From f6248ebf0d79880af97260227e56f5e7b1e0b3d7 Mon Sep 17 00:00:00 2001
From: Eren Terzioglu <eren.terzioglu@espressif.com>
Date: Wed, 26 Jan 2022 10:32:40 +0300
Subject: [PATCH 001/665] esp/vfs: VFS semihosting interface support

---
 components/vfs/openocd_semihosting.h | 233 ++++++++++++++++++---
 components/vfs/vfs_semihost.c        | 293 ++++++++++++++++++++++++++-
 2 files changed, 491 insertions(+), 35 deletions(-)

diff --git a/components/vfs/openocd_semihosting.h b/components/vfs/openocd_semihosting.h
index 32dfeb75a9..bcf5c1eca6 100644
--- a/components/vfs/openocd_semihosting.h
+++ b/components/vfs/openocd_semihosting.h
@@ -31,27 +31,27 @@ extern "C" {
  * these are not supported in ESP-IDF yet.
  */
 
-#define SEMIHOSTING_SYS_CLOCK 0x10
-#define SEMIHOSTING_SYS_CLOSE 0x02
-#define SEMIHOSTING_SYS_ERRNO 0x13
-#define SEMIHOSTING_SYS_EXIT 0x18
-#define SEMIHOSTING_SYS_EXIT_EXTENDED 0x20
-#define SEMIHOSTING_SYS_FLEN 0x0C
-#define SEMIHOSTING_SYS_GET_CMDLINE 0x15
-#define SEMIHOSTING_SYS_HEAPINFO 0x16
-#define SEMIHOSTING_SYS_ISERROR 0x08
-#define SEMIHOSTING_SYS_ISTTY 0x09
-#define SEMIHOSTING_SYS_OPEN 0x01
-#define SEMIHOSTING_SYS_READ 0x06
-#define SEMIHOSTING_SYS_READC 0x07
-#define SEMIHOSTING_SYS_REMOVE 0x0E
-#define SEMIHOSTING_SYS_RENAME 0x0F
-#define SEMIHOSTING_SYS_SEEK 0x0A
-#define SEMIHOSTING_SYS_SYSTEM 0x12
-#define SEMIHOSTING_SYS_TIME 0x11
-#define SEMIHOSTING_SYS_WRITE 0x05
-#define SEMIHOSTING_SYS_WRITEC 0x03
-#define SEMIHOSTING_SYS_WRITE0 0x04
+#define SEMIHOSTING_SYS_OPEN            0x01
+#define SEMIHOSTING_SYS_CLOSE           0x02
+#define SEMIHOSTING_SYS_WRITEC          0x03
+#define SEMIHOSTING_SYS_WRITE0          0x04
+#define SEMIHOSTING_SYS_WRITE           0x05
+#define SEMIHOSTING_SYS_READ            0x06
+#define SEMIHOSTING_SYS_READC           0x07
+#define SEMIHOSTING_SYS_ISERROR         0x08
+#define SEMIHOSTING_SYS_ISTTY           0x09
+#define SEMIHOSTING_SYS_SEEK            0x0A
+#define SEMIHOSTING_SYS_FLEN            0x0C
+#define SEMIHOSTING_SYS_REMOVE          0x0E
+#define SEMIHOSTING_SYS_RENAME          0x0F
+#define SEMIHOSTING_SYS_CLOCK           0x10
+#define SEMIHOSTING_SYS_TIME            0x11
+#define SEMIHOSTING_SYS_SYSTEM          0x12
+#define SEMIHOSTING_SYS_ERRNO           0x13
+#define SEMIHOSTING_SYS_GET_CMDLINE     0x15
+#define SEMIHOSTING_SYS_HEAPINFO        0x16
+#define SEMIHOSTING_SYS_EXIT            0x18
+#define SEMIHOSTING_SYS_EXIT_EXTENDED   0x20
 
 /* This call is an Espressif OpenOCD extension to send the version
  * information to the host. This lets the host support different IDF versions,
@@ -114,7 +114,7 @@ static inline long semihosting_call(long id, long *data, int *out_errno)
     long ret = semihosting_call_noerrno(id, data);
     if (ret < 0) {
         const int semihosting_sys_errno = SEMIHOSTING_SYS_ERRNO;
-        *out_errno = (int) semihosting_call_noerrno(semihosting_sys_errno, NULL);
+        *out_errno = (int)semihosting_call_noerrno(semihosting_sys_errno, NULL);
     }
     return ret;
 }
@@ -124,7 +124,7 @@ static inline int semihosting_open(const char *path, int open_mode, int mode)
     int host_errno = 0;
     long args[] = {(long) path, open_mode, strlen(path), 0};
     (void) mode;  // unused in OpenOCD
-    int result = (int) semihosting_call(SEMIHOSTING_SYS_OPEN, args, &host_errno);
+    int result = (int)semihosting_call(SEMIHOSTING_SYS_OPEN, args, &host_errno);
     if (result < 0) {
         errno = host_errno;
     }
@@ -135,7 +135,7 @@ static inline ssize_t semihosting_write(int fd, const void *data, size_t size)
 {
     int host_errno = 0;
     long args[] = {fd, (long) data, size, 0};
-    ssize_t ret = (ssize_t) semihosting_call(SEMIHOSTING_SYS_WRITE, args, &host_errno);
+    ssize_t ret = (ssize_t)semihosting_call(SEMIHOSTING_SYS_WRITE, args, &host_errno);
     if (ret < 0) {
         errno = host_errno;
         return ret;
@@ -150,7 +150,7 @@ static inline ssize_t semihosting_read(int fd, void *data, size_t size)
 {
     int host_errno = 0;
     long args[] = {fd, (long) data, size, 0};
-    ssize_t ret = (ssize_t) semihosting_call(SEMIHOSTING_SYS_READ, args, &host_errno);
+    ssize_t ret = (ssize_t)semihosting_call(SEMIHOSTING_SYS_READ, args, &host_errno);
     if (ret < 0) {
         errno = host_errno;
         return ret;
@@ -165,7 +165,7 @@ static inline int semihosting_close(int fd)
 {
     int host_errno = 0;
     long args[] = {fd, 0, 0, 0};
-    int ret = (int) semihosting_call(SEMIHOSTING_SYS_CLOSE, args, &host_errno);
+    int ret = (int)semihosting_call(SEMIHOSTING_SYS_CLOSE, args, &host_errno);
     if (ret < 0) {
         errno = host_errno;
     }
@@ -176,7 +176,7 @@ static inline off_t semihosting_seek(int fd, off_t offset, int mode)
 {
     int host_errno = 0;
     long args[] = {fd, offset, mode, 0};
-    off_t ret = (off_t) semihosting_call(ESP_SEMIHOSTING_SYS_SEEK, args, &host_errno);
+    off_t ret = (off_t)semihosting_call(ESP_SEMIHOSTING_SYS_SEEK, args, &host_errno);
     if (ret == -1) {
         errno = host_errno;
     }
@@ -190,11 +190,188 @@ static inline int semihosting_ver_info(void)
         int version;
     } ver_info = { SEMIHOSTING_DRV_VERSION };
     long args[] = {(long) &ver_info, sizeof(ver_info), 0, 0};
-    int ret = (int) semihosting_call(ESP_SEMIHOSTING_SYS_DRV_INFO, args, &host_errno);
+    int ret = (int)semihosting_call(ESP_SEMIHOSTING_SYS_DRV_INFO, args, &host_errno);
     (void) host_errno;  /* errno not set by this call */
     return ret;
 }
 
+static inline int semihosting_fstat(int fd, struct stat *restrict statbuf)
+{
+    int host_errno = 0;
+    long args[] = {fd, (int)statbuf, 0, 0};
+    int ret = (int)semihosting_call(ESP_SEMIHOSTING_SYS_FSTAT, args, &host_errno);
+    if (ret < 0) {
+        errno = host_errno;
+    }
+    return ret;
+}
+
+static inline int semihosting_fsync(int fd)
+{
+    int host_errno = 0;
+    long args[] = {fd, 0, 0, 0};
+    int ret = (int)semihosting_call(ESP_SEMIHOSTING_SYS_FSYNC, args, &host_errno);
+    if (ret < 0) {
+        errno = host_errno;
+    }
+    return ret;
+}
+
+#ifdef CONFIG_VFS_SUPPORT_DIR
+static inline int semihosting_mkdir(const char *host_path, mode_t mode)
+{
+    int host_errno = 0;
+    long args[] = {(long)host_path, mode, strlen(host_path), 0};
+    int ret = (int)semihosting_call(ESP_SEMIHOSTING_SYS_MKDIR, args, &host_errno);
+    if (ret < 0) {
+        errno = host_errno;
+    }
+    return ret;
+}
+
+static inline int semihosting_rmdir(const char *host_path)
+{
+    int host_errno = 0;
+    long args[] = {(long)host_path, strlen(host_path), 0, 0};
+    int ret = (int)semihosting_call(ESP_SEMIHOSTING_SYS_RMDIR, args, &host_errno);
+    if (ret < 0) {
+        errno = host_errno;
+    }
+    return ret;
+}
+
+static inline int semihosting_access(const char *host_path, int mode)
+{
+    int host_errno = 0;
+    long args[] = {(long)host_path, strlen(host_path), mode, 0};
+    int ret = (int)semihosting_call(ESP_SEMIHOSTING_SYS_ACCESS, args, &host_errno);
+    if (ret < 0) {
+        errno = host_errno;
+    }
+    return ret;
+}
+
+static inline int semihosting_truncate(const char *host_path, off_t truncate_length)
+{
+    int host_errno = 0;
+    long args[] = {(long)host_path, strlen(host_path), truncate_length, 0};
+    int ret = (int)semihosting_call(ESP_SEMIHOSTING_SYS_TRUNCATE, args, &host_errno);
+    if (ret < 0) {
+        errno = host_errno;
+    }
+    return ret;
+}
+
+static inline int semihosting_utime(const char *host_path, const struct utimbuf *times)
+{
+    int host_errno = 0;
+    long args[] = {(long)host_path, strlen(host_path), times->actime, times->modtime};
+    int ret = (int)semihosting_call(ESP_SEMIHOSTING_SYS_UTIME, args, &host_errno);
+    if (ret < 0) {
+        errno = host_errno;
+    }
+    return ret;
+}
+
+static inline int semihosting_stat(const char *host_path, struct stat *restrict statbuf)
+{
+    int host_errno = 0;
+    long args[] = {(long)host_path, strlen(host_path), (int)statbuf, 0};
+    int ret = (int)semihosting_call(ESP_SEMIHOSTING_SYS_STAT, args, &host_errno);
+    if (ret < 0) {
+        errno = host_errno;
+    }
+    return ret;
+}
+
+static inline int semihosting_rename(const char *old_path, const char *new_path)
+{
+    int host_errno = 0;
+    long args[] = {(long)old_path, strlen(old_path), (long)new_path, strlen(new_path)};
+    int ret = (int)semihosting_call(SEMIHOSTING_SYS_RENAME, args, &host_errno);
+    if (ret < 0) {
+        errno = host_errno;
+    }
+    return ret;
+}
+
+static inline int semihosting_link(const char *path1, const char *path2)
+{
+    int host_errno = 0;
+    long args[] = {(long)path1, strlen(path1), (long)path2, strlen(path2)};
+    int ret = (int)semihosting_call(ESP_SEMIHOSTING_SYS_LINK, args, &host_errno);
+    if (ret < 0) {
+        errno = host_errno;
+    }
+    return ret;
+}
+
+static inline int semihosting_unlink(const char *path)
+{
+    int host_errno = 0;
+    long args[] = {(long)path, strlen(path), 0, 0};
+    int ret = (int)semihosting_call(ESP_SEMIHOSTING_SYS_UNLINK, args, &host_errno);
+    if (ret < 0) {
+        errno = host_errno;
+    }
+    return ret;
+}
+
+static inline int semihosting_opendir(const char *path, long offset)
+{
+    int host_errno = 0;
+    long args[] = {(long)path, strlen(path), offset, 0};
+    int ret = (int)semihosting_call(ESP_SEMIHOSTING_SYS_OPENDIR, args, &host_errno);
+    if (ret < 0) {
+        errno = host_errno;
+    }
+    return ret;
+}
+
+static inline int semihosting_readdir(int struct_dirent_ptr, long offset)
+{
+    int host_errno = 0;
+    long args[] = {struct_dirent_ptr, offset, 0, 0};
+    int ret = (int)semihosting_call(ESP_SEMIHOSTING_SYS_READDIR, args, &host_errno);
+    if (ret < 0) {
+        errno = host_errno;
+    }
+    return ret;
+}
+
+static inline int semihosting_closedir(long id)
+{
+    int host_errno = 0;
+    long args[] = {id, 0, 0, 0};
+    int ret = (int)semihosting_call(ESP_SEMIHOSTING_SYS_CLOSEDIR, args, &host_errno);
+    if (ret < 0) {
+        errno = host_errno;
+    }
+    return ret;
+}
+
+static inline long semihosting_telldir(long id)
+{
+    int host_errno = 0;
+    long args[] = {id, 0, 0, 0};
+    long ret = semihosting_call(ESP_SEMIHOSTING_SYS_TELLDIR, args, &host_errno);
+    if (ret < 0) {
+        errno = host_errno;
+    }
+    return ret;
+}
+static inline int semihosting_seekdir(long id, long offset)
+{
+    int host_errno = 0;
+    long args[] = {id, offset, 0, 0};
+    int ret = (int)semihosting_call(ESP_SEMIHOSTING_SYS_SEEKDIR, args, &host_errno);
+    if (ret < 0) {
+        errno = host_errno;
+    }
+    return ret;
+}
+
+#endif
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/vfs/vfs_semihost.c b/components/vfs/vfs_semihost.c
index 94161e5e50..9c3aa6bd69 100644
--- a/components/vfs/vfs_semihost.c
+++ b/components/vfs/vfs_semihost.c
@@ -19,8 +19,17 @@
 #define CONFIG_VFS_SEMIHOSTFS_MAX_MOUNT_POINTS 1
 #endif
 
+#ifndef MIN
+#define MIN(a, b) (((a) < (b)) ? (a) : (b))
+#endif
+
 const static char *TAG = "esp_semihost";
 
+typedef struct {
+    char path[256];         /*!< VFS DIR stream path */
+    struct dirent e;        /*!< Last open dirent */
+    long id;                /*!< DIR* unique id */
+} vfs_semihost_dir_t;
 
 /* Additional open flags */
 
@@ -98,24 +107,20 @@ static esp_err_t vfs_semihost_drvinfo(vfs_semihost_ctx_t *ctx)
 
 static int vfs_semihost_open(void* ctx, const char* path, int flags, int mode)
 {
-    int ret_fd = -1;
-
     FAIL_IF_NO_DEBUGGER();
 
     if (path == NULL) {
         errno = ENOENT;
-        return ret_fd;
+        return -1;
     }
 
     ESP_LOGV(TAG, "%s: '%s 0x%x 0x%x'", __func__, path, flags, mode);
-
     int o_mode = get_o_mode(flags);
     if (o_mode == -1) { /* if wrong flags - error */
         errno = EINVAL;
-    } else {
-        ret_fd = semihosting_open(path, o_mode, mode);
+        return -1;
     }
-    return ret_fd;
+    return semihosting_open(path, o_mode, mode);
 }
 
 static ssize_t vfs_semihost_write(void* ctx, int fd, const void * data, size_t size)
@@ -159,6 +164,261 @@ static off_t vfs_semihost_lseek(void* ctx, int fd, off_t offset, int mode)
     return semihosting_seek(fd, offset, mode);
 }
 
+static int vfs_semihost_fstat(void* ctx, int fd, struct stat *restrict statbuf)
+{
+    FAIL_IF_NO_DEBUGGER();
+
+    if (statbuf == NULL) {
+        errno = ENOENT;
+        return -1;
+    }
+
+    ESP_LOGV(TAG, "%s: '0x%x'", __func__, fd);
+    return semihosting_fstat(fd, statbuf);
+}
+
+static int vfs_semihost_fsync(void* ctx, int fd)
+{
+    FAIL_IF_NO_DEBUGGER();
+
+    ESP_LOGV(TAG, "%s: '0x%x'", __func__, fd);
+    return semihosting_fsync(fd);
+}
+
+#ifdef CONFIG_VFS_SUPPORT_DIR
+static int vfs_semihost_mkdir(void* ctx, const char* path, mode_t mode)
+{
+    FAIL_IF_NO_DEBUGGER();
+
+    if (path == NULL) {
+        errno = ENOENT;
+        return -1;
+    }
+
+    ESP_LOGV(TAG, "%s: '%s 0x%x'", __func__, path, mode);
+    return semihosting_mkdir(path, mode);
+}
+
+static int vfs_semihost_rmdir(void* ctx, const char* path)
+{
+    FAIL_IF_NO_DEBUGGER();
+
+    if (path == NULL) {
+        errno = ENOENT;
+        return -1;
+    }
+
+    ESP_LOGV(TAG, "%s: '%s'", __func__, path);
+    return semihosting_rmdir(path);
+}
+
+static int vfs_semihost_access(void* ctx, const char* path, int mode)
+{
+    FAIL_IF_NO_DEBUGGER();
+
+    if (path == NULL) {
+        errno = ENOENT;
+        return -1;
+    }
+
+    ESP_LOGV(TAG, "%s: '%s 0x%x'", __func__, path, mode);
+    return semihosting_access(path, mode);
+}
+
+static int vfs_semihost_truncate(void* ctx, const char* path, off_t length)
+{
+    FAIL_IF_NO_DEBUGGER();
+
+    if (length < 0) {
+        errno = EINVAL;
+        return -1;
+    }
+
+    if (path == NULL) {
+        errno = ENOENT;
+        return -1;
+    }
+
+    ESP_LOGV(TAG, "%s: '%s after %ld bytes'", __func__, path, length);
+    return semihosting_truncate(path, length);
+}
+
+static int vfs_semihost_utime(void* ctx, const char* path, const struct utimbuf *times)
+{
+    FAIL_IF_NO_DEBUGGER();
+
+    if (path == NULL || times == NULL) {
+        errno = ENOENT;
+        return -1;
+    }
+
+    ESP_LOGV(TAG, "%s: '%s'", __func__, path);
+    return semihosting_utime(path, times);
+}
+
+static int vfs_semihost_stat(void* ctx, const char *restrict path, struct stat *restrict statbuf)
+{
+    FAIL_IF_NO_DEBUGGER();
+
+    if (statbuf == NULL || path == NULL) {
+        errno = ENOENT;
+        return -1;
+    }
+
+    ESP_LOGV(TAG, "%s: '%s'", __func__, path);
+    return semihosting_stat(path, statbuf);
+}
+
+static int vfs_semihost_rename(void* ctx, const char *restrict old_name, const char *restrict new_name)
+{
+    FAIL_IF_NO_DEBUGGER();
+
+    if (old_name == NULL || new_name == NULL) {
+        errno = ENOENT;
+        return -1;
+    }
+
+    ESP_LOGV(TAG, "%s: '%s -> %s'", __func__, old_name, new_name);
+    return semihosting_rename(old_name, new_name);
+}
+
+static int vfs_semihost_link(void* ctx, const char *restrict path1, const char *restrict path2)
+{
+    FAIL_IF_NO_DEBUGGER();
+
+    if (path1 == NULL || path2 == NULL) {
+        errno = ENOENT;
+        return -1;
+    }
+
+    ESP_LOGV(TAG, "%s: '%s <-> %s'", __func__, path1, path2);
+    return semihosting_link(path1, path2);
+}
+
+static int vfs_semihost_unlink(void* ctx, const char *restrict path)
+{
+    FAIL_IF_NO_DEBUGGER();
+
+    if (path == NULL) {
+        errno = ENOENT;
+        return -1;
+    }
+
+    ESP_LOGV(TAG, "%s: '%s'", __func__, path);
+    return semihosting_unlink(path);
+}
+
+static DIR* vfs_semihost_opendir(void* ctx, const char *restrict path)
+{
+    if (!cpu_hal_is_debugger_attached()) {
+        return NULL;
+    }
+
+    if (path == NULL) {
+        errno = ENOENT;
+        return NULL;
+    }
+
+    vfs_semihost_dir_t *semihost_dirp = (vfs_semihost_dir_t*)calloc(1, sizeof(vfs_semihost_dir_t));
+    if (semihost_dirp == NULL) {
+        ESP_LOGE("Error", "Error on vfs_semihost_dir_t creation");
+        errno = ENOMEM;
+        return NULL;
+    }
+
+    strncpy(semihost_dirp->path, path, MIN(strlen(path), sizeof(semihost_dirp->path) - 1));
+    ESP_LOGV(TAG, "%s: '%s'", __func__, path);
+    int ret_fd = semihosting_opendir(path, (int)&semihost_dirp->id);
+    if (ret_fd < 0) {
+        free(semihost_dirp);
+        return NULL;
+    }
+    return (DIR *)semihost_dirp;
+}
+
+static int vfs_semihost_closedir(void* ctx, DIR* dirp)
+{
+    FAIL_IF_NO_DEBUGGER();
+
+    vfs_semihost_dir_t *semihost_dirp = (vfs_semihost_dir_t*)dirp;
+    if (semihost_dirp == NULL) {
+        errno = ENOENT;
+        return -1;
+    }
+
+    ESP_LOGV(TAG, "%s: %s %ld", __func__, semihost_dirp->path, semihost_dirp->id);
+    int ret_fd = semihosting_closedir(semihost_dirp->id);
+    free(semihost_dirp);
+    return ret_fd;
+}
+
+static long vfs_semihost_telldir(void* ctx, DIR* dirp)
+{
+    FAIL_IF_NO_DEBUGGER();
+
+    vfs_semihost_dir_t *semihost_dirp = (vfs_semihost_dir_t*)dirp;
+    if (semihost_dirp == NULL) {
+        errno = ENOENT;
+        return -1;
+    }
+
+    ESP_LOGV(TAG, "%s: %s %ld", __func__, semihost_dirp->path, semihost_dirp->id);
+    return semihosting_telldir(semihost_dirp->id);
+}
+
+static int vfs_semihost_readdir_r(void* ctx, DIR* dirp, struct dirent* entry, struct dirent** out_dirent)
+{
+    FAIL_IF_NO_DEBUGGER();
+
+    vfs_semihost_dir_t *semihost_dirp = (vfs_semihost_dir_t *)dirp;
+    if (semihost_dirp == NULL || entry == NULL || out_dirent == NULL) {
+        errno = ENOENT;
+        return -1;
+    }
+
+    ESP_LOGV(TAG, "%s: %s %ld", __func__, semihost_dirp->path, semihost_dirp->id);
+    int ret_fd = semihosting_readdir((int)entry, semihost_dirp->id);
+    if (ret_fd < 0) {
+        if (errno == 0) { /* end of directory */
+            *out_dirent = NULL;
+            return 0;
+        }
+        return errno;
+    }
+    *out_dirent = entry;
+    return 0;
+}
+
+static struct dirent* vfs_semihost_readdir(void* ctx, DIR* dirp)
+{
+    if (!cpu_hal_is_debugger_attached()) {
+        return NULL;
+    }
+
+    vfs_semihost_dir_t *semihost_dirp = (vfs_semihost_dir_t *)dirp;
+    struct dirent *dir_ptr;
+    ESP_LOGV(TAG, "%s: %s %ld", __func__, semihost_dirp->path, semihost_dirp->id);
+    int ret = vfs_semihost_readdir_r(ctx, (DIR*)semihost_dirp, &semihost_dirp->e, &dir_ptr);
+    if (ret != 0) {
+        errno = ret;
+        return NULL;
+    }
+    return dir_ptr;
+}
+
+static void vfs_semihost_seekdir(void* ctx, DIR* pdir, long offset)
+{
+    if (!cpu_hal_is_debugger_attached()) {
+        return;
+    }
+
+    vfs_semihost_dir_t *semihost_dirp = (vfs_semihost_dir_t *) pdir;
+    if (semihost_dirp != NULL) {
+        ESP_LOGV(TAG, "%s: %s %ld '%ld' bytes", __func__, semihost_dirp->path, semihost_dirp->id, offset);
+        semihosting_seekdir(semihost_dirp->id, offset);
+    }
+}
+#endif
 esp_err_t esp_vfs_semihost_register(const char* base_path)
 {
     assert(base_path);
@@ -170,6 +430,25 @@ esp_err_t esp_vfs_semihost_register(const char* base_path)
         .close_p = &vfs_semihost_close,
         .read_p = &vfs_semihost_read,
         .lseek_p = &vfs_semihost_lseek,
+        .fsync_p = &vfs_semihost_fsync,
+        .fstat_p = &vfs_semihost_fstat,
+#ifdef CONFIG_VFS_SUPPORT_DIR
+        .mkdir_p = &vfs_semihost_mkdir,
+        .rmdir_p = &vfs_semihost_rmdir,
+        .access_p = &vfs_semihost_access,
+        .truncate_p = &vfs_semihost_truncate,
+        .utime_p = &vfs_semihost_utime,
+        .stat_p = &vfs_semihost_stat,
+        .rename_p = &vfs_semihost_rename,
+        .link_p = &vfs_semihost_link,
+        .unlink_p = &vfs_semihost_unlink,
+        .opendir_p = &vfs_semihost_opendir,
+        .closedir_p = &vfs_semihost_closedir,
+        .telldir_p = &vfs_semihost_telldir,
+        .readdir_p = &vfs_semihost_readdir,
+        .readdir_r_p = &vfs_semihost_readdir_r,
+        .seekdir_p = &vfs_semihost_seekdir,
+#endif
     };
     ESP_LOGD(TAG, "Register semihosting driver '%s'", base_path);
     if (!cpu_hal_is_debugger_attached()) {

From 8290ee4296185123592619f04cb791ea4bf82ffe Mon Sep 17 00:00:00 2001
From: nathannaveen <42319948+nathannaveen@users.noreply.github.com>
Date: Sun, 3 Jul 2022 00:58:46 +0000
Subject: [PATCH 002/665] chore: Set permissions for GitHub actions
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

 Restrict the GitHub token permissions only to the required ones; this way, even if the attackers will succeed in compromising your workflow, they won’t be able to do much.

- Included permissions for the action. https://github.com/ossf/scorecard/blob/main/docs/checks.md#token-permissions

https://docs.github.com/en/actions/using-workflows/workflow-syntax-for-github-actions#permissions

https://docs.github.com/en/actions/using-jobs/assigning-permissions-to-jobs

[Keeping your GitHub Actions and workflows secure Part 1: Preventing pwn requests](https://securitylab.github.com/research/github-actions-preventing-pwn-requests/)

Signed-off-by: nathannaveen <42319948+nathannaveen@users.noreply.github.com>
---
 .github/workflows/pre_commit_check.yml | 3 +++
 1 file changed, 3 insertions(+)

diff --git a/.github/workflows/pre_commit_check.yml b/.github/workflows/pre_commit_check.yml
index 177d10a573..a193112a0f 100644
--- a/.github/workflows/pre_commit_check.yml
+++ b/.github/workflows/pre_commit_check.yml
@@ -4,6 +4,9 @@ on:
   pull_request:
     types: [opened, reopened, synchronize]
 
+permissions:
+  contents: read
+
 jobs:
   pre_commit_check:
     runs-on: ubuntu-latest

From 5d80b1295f32e51ec314696d8fcfadf7b503e515 Mon Sep 17 00:00:00 2001
From: Anton Maklakov <anton.maklakov@espressif.com>
Date: Tue, 26 Jul 2022 02:51:21 +0000
Subject: [PATCH 003/665] tools: update toolchain version to
 'esp-2022r1-11.2.0'

Closes https://github.com/espressif/esp-idf/issues/6113
---
 tools/toolchain_versions.mk |   6 +-
 tools/tools.json            | 224 ++++++++++++++++++------------------
 2 files changed, 115 insertions(+), 115 deletions(-)

diff --git a/tools/toolchain_versions.mk b/tools/toolchain_versions.mk
index 779475fc8b..ac6175da22 100644
--- a/tools/toolchain_versions.mk
+++ b/tools/toolchain_versions.mk
@@ -1,6 +1,6 @@
-SUPPORTED_TOOLCHAIN_COMMIT_DESC = esp-2022r1-RC1
+SUPPORTED_TOOLCHAIN_COMMIT_DESC = esp-2022r1
 SUPPORTED_TOOLCHAIN_GCC_VERSIONS = 11.2.0
 
-CURRENT_TOOLCHAIN_COMMIT_DESC = esp-2022r1-RC1
-CURRENT_TOOLCHAIN_COMMIT_DESC_SHORT = esp-2022r1-RC1
+CURRENT_TOOLCHAIN_COMMIT_DESC = esp-2022r1
+CURRENT_TOOLCHAIN_COMMIT_DESC_SHORT = esp-2022r1
 CURRENT_TOOLCHAIN_GCC_VERSION = 11.2.0
diff --git a/tools/tools.json b/tools/tools.json
index 84db807837..92e4cca3cf 100644
--- a/tools/tools.json
+++ b/tools/tools.json
@@ -173,51 +173,51 @@
       "versions": [
         {
           "linux-amd64": {
-            "sha256": "5da31dfe66ee97c0e940d81e7fac3fc604bb4cbf75294a29e6d5384ae08102dc",
-            "size": 63661064,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/xtensa-esp32-elf-gcc11_2_0-esp-2022r1-RC1-linux-amd64.tar.xz"
+            "sha256": "698d8407e18275d18feb7d1afdb68800b97904fbe39080422fb8609afa49df30",
+            "size": 64781328,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/xtensa-esp32-elf-gcc11_2_0-esp-2022r1-linux-amd64.tar.xz"
           },
           "linux-arm64": {
-            "sha256": "1c1fadb50ecfd120b714e6ba094dca3f5a6ee511492dc45fe51f2cd2ed70fd61",
-            "size": 57730788,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/xtensa-esp32-elf-gcc11_2_0-esp-2022r1-RC1-linux-arm64.tar.xz"
+            "sha256": "48ed01abff1e89e6fe1c3ebe4e00df6a0a67e53ae24979970464a4a3b64aa622",
+            "size": 60675980,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/xtensa-esp32-elf-gcc11_2_0-esp-2022r1-linux-arm64.tar.xz"
           },
           "linux-armel": {
-            "sha256": "c588a0e760ed81be075a4e7d107e06a6842641c55a9ffd31b13ed258fd32cc7f",
-            "size": 59114212,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/xtensa-esp32-elf-gcc11_2_0-esp-2022r1-RC1-linux-armel.tar.xz"
+            "sha256": "0e6131a9ab4e3da0a153ee75097012823ccf21f90c69368c3bf53c8a086736f8",
+            "size": 59117264,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/xtensa-esp32-elf-gcc11_2_0-esp-2022r1-linux-armel.tar.xz"
           },
           "linux-armhf": {
-            "sha256": "b61488cef94f3ef96863669c8fc54730ac512d5a9cb185affe9ae2f7e2de0cd2",
-            "size": 57097648,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/xtensa-esp32-elf-gcc11_2_0-esp-2022r1-RC1-linux-armhf.tar.xz"
+            "sha256": "74173665e228d8b1c988de0d743607a2f661e2bd24619c246e25dba7a01f46bd",
+            "size": 57942128,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/xtensa-esp32-elf-gcc11_2_0-esp-2022r1-linux-armhf.tar.xz"
           },
           "linux-i686": {
-            "sha256": "05b96a8c369f595698cbe37419c22b32242323d82d61995fa4c86f4398e9bd2c",
-            "size": 66238704,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/xtensa-esp32-elf-gcc11_2_0-esp-2022r1-RC1-linux-i686.tar.xz"
+            "sha256": "d06511bb18057d72b555d6c5b62b0686f19e9f8c7d7eae218b712eed0907dbb2",
+            "size": 65914276,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/xtensa-esp32-elf-gcc11_2_0-esp-2022r1-linux-i686.tar.xz"
           },
           "macos": {
-            "sha256": "8e64d517b08f9e2e98f28f425dea7ae4023fb3b923ebe4e93b701bda2a022740",
-            "size": 65781412,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/xtensa-esp32-elf-gcc11_2_0-esp-2022r1-RC1-macos.tar.xz"
+            "sha256": "1c9d873c56469e3abec1e4214b7200d36804a605d4f0991e539b1577415409bf",
+            "size": 68189688,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/xtensa-esp32-elf-gcc11_2_0-esp-2022r1-macos.tar.xz"
           },
           "macos-arm64": {
-            "sha256": "8e64d517b08f9e2e98f28f425dea7ae4023fb3b923ebe4e93b701bda2a022740",
-            "size": 65781412,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/xtensa-esp32-elf-gcc11_2_0-esp-2022r1-RC1-macos.tar.xz"
+            "sha256": "297249b0dc5307fd496c4d85d960b69824996c0c450a8c92f8414a5fd32a7c3b",
+            "size": 58460768,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/xtensa-esp32-elf-gcc11_2_0-esp-2022r1-macos-arm64.tar.xz"
           },
-          "name": "esp-2022r1-RC1-11.2.0",
+          "name": "esp-2022r1-11.2.0",
           "status": "recommended",
           "win32": {
-            "sha256": "af0a1c38135d5bb28303b8d131cc395ce3c68b675e6a5a5f2fbfb9448125575e",
-            "size": 129791755,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/xtensa-esp32-elf-gcc11_2_0-esp-2022r1-RC1-win32.zip"
+            "sha256": "858ee049d6d8de730ed3e30285c4adc1a9cdfe077b591ed0b6f2bfa5e3564f53",
+            "size": 129786756,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/xtensa-esp32-elf-gcc11_2_0-esp-2022r1-win32.zip"
           },
           "win64": {
-            "sha256": "809d9833b3c183f25b231ff6478de600a633345dd4dbe0ad1cb008cd26ffc730",
-            "size": 133937875,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/xtensa-esp32-elf-gcc11_2_0-esp-2022r1-RC1-win64.zip"
+            "sha256": "f469aff6a71113e3a145466d814184339e02248b158357766970646f5d2a3da7",
+            "size": 133936844,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/xtensa-esp32-elf-gcc11_2_0-esp-2022r1-win64.zip"
           }
         }
       ]
@@ -247,51 +247,51 @@
       "versions": [
         {
           "linux-amd64": {
-            "sha256": "5ddd838f94870aa0a94242895c8dde4da620e8ba3500ca6cec1799ff9ea74ba6",
-            "size": 51391900,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/xtensa-esp32s2-elf-gcc11_2_0-esp-2022r1-RC1-linux-amd64.tar.xz"
+            "sha256": "56e5913b6662b8eec7d6b46780e668bc7e7cebef239e326a74f764c92a3cc841",
+            "size": 51546516,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/xtensa-esp32s2-elf-gcc11_2_0-esp-2022r1-linux-amd64.tar.xz"
           },
           "linux-arm64": {
-            "sha256": "a5c0274b852fc7264b7ee86add55a6f9f1696db78a6eac3cef30c139ffaa3567",
-            "size": 46583544,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/xtensa-esp32s2-elf-gcc11_2_0-esp-2022r1-RC1-linux-arm64.tar.xz"
+            "sha256": "2f0ccc9d40279d6407ed9547250fb0434f16060faa94460c52b74614a38a1e21",
+            "size": 46338036,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/xtensa-esp32s2-elf-gcc11_2_0-esp-2022r1-linux-arm64.tar.xz"
           },
           "linux-armel": {
-            "sha256": "4b2dff672af2601dd2ec1ee5be775fc44fcdc8aaa7093231653d939992e1256f",
-            "size": 43592340,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/xtensa-esp32s2-elf-gcc11_2_0-esp-2022r1-RC1-linux-armel.tar.xz"
+            "sha256": "f71974c4aaf3f637f6adaa28bbbdf3a911db3385e0ab1544844513ec65185cc5",
+            "size": 43326084,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/xtensa-esp32s2-elf-gcc11_2_0-esp-2022r1-linux-armel.tar.xz"
           },
           "linux-armhf": {
-            "sha256": "eb84b3cac471c197de251ee65737b6f095b2ec216f67086bff7b3fbb5d405433",
-            "size": 45879964,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/xtensa-esp32s2-elf-gcc11_2_0-esp-2022r1-RC1-linux-armhf.tar.xz"
+            "sha256": "73e3be22c993f1112fcb1f7631d82552a6b759f82f12cfb78e669c7303d92b25",
+            "size": 44856580,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/xtensa-esp32s2-elf-gcc11_2_0-esp-2022r1-linux-armhf.tar.xz"
           },
           "linux-i686": {
-            "sha256": "5f69ad8c781c1db35da4347467a94921fa9b9781c4e112570fae384ac3113e69",
-            "size": 53635828,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/xtensa-esp32s2-elf-gcc11_2_0-esp-2022r1-RC1-linux-i686.tar.xz"
+            "sha256": "504efe97ce24561537bd442494b1046fc8fb9cc43a1c06ef1afa4652b7517201",
+            "size": 53807024,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/xtensa-esp32s2-elf-gcc11_2_0-esp-2022r1-linux-i686.tar.xz"
           },
           "macos": {
-            "sha256": "77dfcd053503fcc03b0aa8ba4df685d9322d0a6c8f475b715aef9be91e98e92a",
-            "size": 53023284,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/xtensa-esp32s2-elf-gcc11_2_0-esp-2022r1-RC1-macos.tar.xz"
+            "sha256": "f53da9423490001727c5b6c3b8e1602b887783f0ed68e5defbb3c7712ada9631",
+            "size": 53568496,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/xtensa-esp32s2-elf-gcc11_2_0-esp-2022r1-macos.tar.xz"
           },
           "macos-arm64": {
-            "sha256": "77dfcd053503fcc03b0aa8ba4df685d9322d0a6c8f475b715aef9be91e98e92a",
-            "size": 53023284,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/xtensa-esp32s2-elf-gcc11_2_0-esp-2022r1-RC1-macos.tar.xz"
+            "sha256": "3592e0fbdb2ca438c7360d93fd62ef0e05ead2fc8144eff344bbe1971d333287",
+            "size": 44218948,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/xtensa-esp32s2-elf-gcc11_2_0-esp-2022r1-macos-arm64.tar.xz"
           },
-          "name": "esp-2022r1-RC1-11.2.0",
+          "name": "esp-2022r1-11.2.0",
           "status": "recommended",
           "win32": {
-            "sha256": "d98355285baf4cb405de399e1335714b05facbfa79b0469edb0d7eefaeabe5d9",
-            "size": 94982978,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/xtensa-esp32s2-elf-gcc11_2_0-esp-2022r1-RC1-win32.zip"
+            "sha256": "96b873210438713a84ea6e39e591cdbbeef453cb431d8392ac3fa2e68a48bc97",
+            "size": 94981372,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/xtensa-esp32s2-elf-gcc11_2_0-esp-2022r1-win32.zip"
           },
           "win64": {
-            "sha256": "10b69180ad21779f490cbbb08ef3bbcfa993b365e5d75d5e75c87cca251c2635",
-            "size": 99075649,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/xtensa-esp32s2-elf-gcc11_2_0-esp-2022r1-RC1-win64.zip"
+            "sha256": "9ab0387e08047916bbf7ff0d2eb974c710bcf2e042cb04037b4dd93c9186f676",
+            "size": 99074758,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/xtensa-esp32s2-elf-gcc11_2_0-esp-2022r1-win64.zip"
           }
         }
       ]
@@ -321,51 +321,51 @@
       "versions": [
         {
           "linux-amd64": {
-            "sha256": "117a47a535c9c96a36ac0c8b0574143e670cf12df353939819e2e0c94a30d23f",
-            "size": 51692156,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/xtensa-esp32s3-elf-gcc11_2_0-esp-2022r1-RC1-linux-amd64.tar.xz"
+            "sha256": "5058b2e724166c34ca09ec2d5377350252de8bce5039b06c00352f9a8151f76e",
+            "size": 51899328,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/xtensa-esp32s3-elf-gcc11_2_0-esp-2022r1-linux-amd64.tar.xz"
           },
           "linux-arm64": {
-            "sha256": "eef51bd9917b311aebd13b2b560617fb9d4bc900b502d984248bec0be16f3593",
-            "size": 45438876,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/xtensa-esp32s3-elf-gcc11_2_0-esp-2022r1-RC1-linux-arm64.tar.xz"
+            "sha256": "d2c6fb98a5018139a9f5af6eb808e968f1381a5b34547a185f4dec142b0fa44e",
+            "size": 45458872,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/xtensa-esp32s3-elf-gcc11_2_0-esp-2022r1-linux-arm64.tar.xz"
           },
           "linux-armel": {
-            "sha256": "6475f629e08b9fe90e29cbe0fc1688ff2a325e5aff255d72ff0ddcaeb48e7c45",
-            "size": 43905524,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/xtensa-esp32s3-elf-gcc11_2_0-esp-2022r1-RC1-linux-armel.tar.xz"
+            "sha256": "9944e67d95a5de9875670c5cd5cb0bb282ebac235a38b5fd6d53069813fead9e",
+            "size": 44532116,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/xtensa-esp32s3-elf-gcc11_2_0-esp-2022r1-linux-armel.tar.xz"
           },
           "linux-armhf": {
-            "sha256": "2fce387e79d154221a06f9d14b5d190e8afc82cbe92d9bcb70fe616c8440ba19",
-            "size": 44730884,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/xtensa-esp32s3-elf-gcc11_2_0-esp-2022r1-RC1-linux-armhf.tar.xz"
+            "sha256": "c0a8836dd709605f8d68ea1fd6e8ae79b3fa76274bfffdd8e79eeadc8f1f3ce1",
+            "size": 44840304,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/xtensa-esp32s3-elf-gcc11_2_0-esp-2022r1-linux-armhf.tar.xz"
           },
           "linux-i686": {
-            "sha256": "028879201a08d63ec34b31f602cd797956d61a85673ca1a22c3a7fcd669dc7fc",
-            "size": 53850872,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/xtensa-esp32s3-elf-gcc11_2_0-esp-2022r1-RC1-linux-i686.tar.xz"
+            "sha256": "0feccf884e36b6e93c27c793729199b18df22a409557b16c90b2883a6748e041",
+            "size": 53956012,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/xtensa-esp32s3-elf-gcc11_2_0-esp-2022r1-linux-i686.tar.xz"
           },
           "macos": {
-            "sha256": "6755cfd65e26745bd26d1b8990f7c9e8a85cd4b055dc25c27215630ac2d37b1d",
-            "size": 53839732,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/xtensa-esp32s3-elf-gcc11_2_0-esp-2022r1-RC1-macos.tar.xz"
+            "sha256": "2b46730adc6afd8115e0be9365050a87f9523617e5e58ee35cb85ff1ddf2756c",
+            "size": 54256036,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/xtensa-esp32s3-elf-gcc11_2_0-esp-2022r1-macos.tar.xz"
           },
           "macos-arm64": {
-            "sha256": "6755cfd65e26745bd26d1b8990f7c9e8a85cd4b055dc25c27215630ac2d37b1d",
-            "size": 53839732,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/xtensa-esp32s3-elf-gcc11_2_0-esp-2022r1-RC1-macos.tar.xz"
+            "sha256": "bb449ac62b9917638b35234c98ce03ddf1cac75c2d80fbd67c46ecec08369838",
+            "size": 44835256,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/xtensa-esp32s3-elf-gcc11_2_0-esp-2022r1-macos-arm64.tar.xz"
           },
-          "name": "esp-2022r1-RC1-11.2.0",
+          "name": "esp-2022r1-11.2.0",
           "status": "recommended",
           "win32": {
-            "sha256": "9e94507bca64b622d8dad8b8c32e4c533af65c8424ea3950641bb89d80fca7dc",
-            "size": 95246498,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/xtensa-esp32s3-elf-gcc11_2_0-esp-2022r1-RC1-win32.zip"
+            "sha256": "0c9ec6d296b66523e3990b195b6597dfc4030f2335bf904b614f990ad6dabbde",
+            "size": 95241895,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/xtensa-esp32s3-elf-gcc11_2_0-esp-2022r1-win32.zip"
           },
           "win64": {
-            "sha256": "cdfb5aaa27b533c50d6cc8215fa8dba204fad3a68e1d1daf71b446d1faf594bc",
-            "size": 99497106,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/xtensa-esp32s3-elf-gcc11_2_0-esp-2022r1-RC1-win64.zip"
+            "sha256": "7213a0bf22607e9c70febaabef37822c2ae5e071ac53d6467e6031b02bb0b2bf",
+            "size": 99495535,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/xtensa-esp32s3-elf-gcc11_2_0-esp-2022r1-win64.zip"
           }
         }
       ]
@@ -449,51 +449,51 @@
       "versions": [
         {
           "linux-amd64": {
-            "sha256": "504766020be61413031650d32e642d6e69f1205b2cc1691b8fa7e004d2f33322",
-            "size": 95539052,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/riscv32-esp-elf-gcc11_2_0-esp-2022r1-RC1-linux-amd64.tar.xz"
+            "sha256": "52710f804df4a033a2b621cc16cfa21023b42052819a51e35a2a164140bbf665",
+            "size": 110107900,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/riscv32-esp-elf-gcc11_2_0-esp-2022r1-linux-amd64.tar.xz"
           },
           "linux-arm64": {
-            "sha256": "85dab0b6d57fccc85366757bf6b2162da967ed6d80d9734de695b4c48fbd1f94",
-            "size": 90927264,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/riscv32-esp-elf-gcc11_2_0-esp-2022r1-RC1-linux-arm64.tar.xz"
+            "sha256": "812a18f2ecdc3f72c1d098c4e8baa968841099ce9d9ecf95baea85ff71e11013",
+            "size": 104279292,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/riscv32-esp-elf-gcc11_2_0-esp-2022r1-linux-arm64.tar.xz"
           },
           "linux-armel": {
-            "sha256": "8e361785fcde89ce28934cb86ab95bda37a2d95beec37e9800c2a55b94592b35",
-            "size": 89429648,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/riscv32-esp-elf-gcc11_2_0-esp-2022r1-RC1-linux-armel.tar.xz"
+            "sha256": "bc6e3ff8323d1f8b137374788b5615152281aab9e7561c55ab1504145677b6c7",
+            "size": 102802824,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/riscv32-esp-elf-gcc11_2_0-esp-2022r1-linux-armel.tar.xz"
           },
           "linux-armhf": {
-            "sha256": "c81a38675c5f323037dd981cc05f7abcc2119d0d55a28fd7c9d117b68087e0c5",
-            "size": 90271420,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/riscv32-esp-elf-gcc11_2_0-esp-2022r1-RC1-linux-armhf.tar.xz"
+            "sha256": "63f85a089fcd06939ed5e7e72ee5cdca590aa470075e409c0a4c59ef1cab3a7b",
+            "size": 102657540,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/riscv32-esp-elf-gcc11_2_0-esp-2022r1-linux-armhf.tar.xz"
           },
           "linux-i686": {
-            "sha256": "6595de9ebb2b3f86edd2173042a2700e0296bc4a56a6296b4b7b83f1d3dbe474",
-            "size": 99164996,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/riscv32-esp-elf-gcc11_2_0-esp-2022r1-RC1-linux-i686.tar.xz"
+            "sha256": "39d7295c30a23b5ea91baf61c207718ce86d4b1589014b030e121300370f696d",
+            "size": 111505972,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/riscv32-esp-elf-gcc11_2_0-esp-2022r1-linux-i686.tar.xz"
           },
           "macos": {
-            "sha256": "4497a479557e3d5dd6ad6fb8a5085c6c36717121db01dfe0faf3a8b27b37d339",
-            "size": 100787176,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/riscv32-esp-elf-gcc11_2_0-esp-2022r1-RC1-macos.tar.xz"
+            "sha256": "d3a6f42b02a5f1485ba3fa92b8a9d9f307f643420e22b3765e88bbe4570aee01",
+            "size": 112060920,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/riscv32-esp-elf-gcc11_2_0-esp-2022r1-macos.tar.xz"
           },
           "macos-arm64": {
-            "sha256": "4497a479557e3d5dd6ad6fb8a5085c6c36717121db01dfe0faf3a8b27b37d339",
-            "size": 100787176,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/riscv32-esp-elf-gcc11_2_0-esp-2022r1-RC1-macos.tar.xz"
+            "sha256": "23d9a715d932a3af57fd7393b0789f88d0f70fedaf5b803deb9ab81dee271bd6",
+            "size": 101254152,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/riscv32-esp-elf-gcc11_2_0-esp-2022r1-macos-arm64.tar.xz"
           },
-          "name": "esp-2022r1-RC1-11.2.0",
+          "name": "esp-2022r1-11.2.0",
           "status": "recommended",
           "win32": {
-            "sha256": "d6435639f9058c409a4185d4c14a29b09dfca7d6934c59a85d18d4cf75877a63",
-            "size": 232598665,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/riscv32-esp-elf-gcc11_2_0-esp-2022r1-RC1-win32.zip"
+            "sha256": "3e677ef068d7f154d33b0d3788b5f985c5066d110028eac44e0f76b3bda4429b",
+            "size": 268053767,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/riscv32-esp-elf-gcc11_2_0-esp-2022r1-win32.zip"
           },
           "win64": {
-            "sha256": "c6c4d624333dcb93bd65fb19b5c44b4b1daab4642a890d853b2ae89938d37b79",
-            "size": 235685997,
-            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1-RC1/riscv32-esp-elf-gcc11_2_0-esp-2022r1-RC1-win64.zip"
+            "sha256": "324a5c679fef75313766cc48d3433c48bf23985a11b5070c5d19144538c6357b",
+            "size": 271158759,
+            "url": "https://github.com/espressif/crosstool-NG/releases/download/esp-2022r1/riscv32-esp-elf-gcc11_2_0-esp-2022r1-win64.zip"
           }
         }
       ]

From 42a22f149af61fd04c8fa8ae1f09cd63b93fbca2 Mon Sep 17 00:00:00 2001
From: Alexey Lapshin <alexey.lapshin@espressif.com>
Date: Thu, 2 Jun 2022 11:44:56 +0400
Subject: [PATCH 004/665] docs: add debugging freertos objects

---
 .../jtag-debugging/debugging-examples.rst     | 33 ++++++++++++++++---
 docs/en/api-guides/jtag-debugging/index.rst   |  5 +++
 .../jtag-debugging/tips-and-quirks.rst        |  2 ++
 .../jtag-debugging/debugging-examples.rst     |  4 ---
 4 files changed, 36 insertions(+), 8 deletions(-)

diff --git a/docs/en/api-guides/jtag-debugging/debugging-examples.rst b/docs/en/api-guides/jtag-debugging/debugging-examples.rst
index 73f7e1e2d7..3390b20a6f 100644
--- a/docs/en/api-guides/jtag-debugging/debugging-examples.rst
+++ b/docs/en/api-guides/jtag-debugging/debugging-examples.rst
@@ -245,6 +245,7 @@ Examples in this section
 5. :ref:`jtag-debugging-examples-command-line-05`
 6. :ref:`jtag-debugging-examples-command-line-06`
 7. :ref:`jtag-debugging-examples-command-line-07`
+8. :ref:`jtag-debugging-examples-command-line-08`
 
 
 .. _jtag-debugging-examples-command-line-01:
@@ -445,10 +446,6 @@ To check it delete all breakpoints and enter ``c`` to resume application. Then e
 
 In particular case above, the application has been halted in line 52 of code in file ``freertos_hooks.c``. Now you can resume it again by enter ``c`` or do some debugging as discussed below.
 
-.. note::
-
-    In MSYS2 shell Ctrl+C does not halt the target but exists debugger. To resolve this issue consider debugging with :ref:`jtag-debugging-examples-eclipse` or check a workaround under http://www.mingw.org/wiki/Workaround_for_GDB_Ctrl_C_Interrupt.
-
 
 .. _jtag-debugging-examples-command-line-04:
 
@@ -627,6 +624,34 @@ If current value of ``i`` is less than ``2`` and program is resumed, it will bli
     (gdb)
 
 
+.. _jtag-debugging-examples-command-line-08:
+
+Debugging FreeRTOS Objects
+^^^^^^^^^^^^^^^^^^^^^^^^^^
+
+This part might be interesting when you are debugging FreeRTOS tasks interactions.
+Users that need to use the FreeRTOS task interactions can use the GDB ``freertos`` command. The ``freertos`` command is not native to GDB and comes from the `freertos-gdb <https://pypi.org/project/freertos-gdb>`_ Python extension module. The ``freertos`` command contains a series of sub-commands as demonstrated in the code snippet::
+
+    (gdb) freertos
+    "freertos" must be followed by the name of a subcommand.
+    List of freertos subcommands:
+
+    freertos queue --  Generate a print out of the current queues info.
+    freertos semaphore --  Generate a print out of the current semaphores info.
+    freertos task --  Generate a print out of the current tasks and their states.
+    freertos timer --  Generate a print out of the current timers info.
+
+For a more detailed description of this extension, please refer to https://pypi.org/project/freertos-gdb.
+
+.. note::
+
+    The freertos-gdb Python module is included as a Python package requirement by ESP-IDF, thus should be automatically installed (see :ref:`get-started-set-up-tools` for more details).
+
+    The FreeRTOS extension automatically loads in case GDB is executed with command via ``idf.py gdb``. Otherwise, the module could be enabled via the ``python import freertos_gdb`` command inside GDB.
+
+    Users only need to have Python 3.6 (or above) that contains a Python shared library.
+
+
 Obtaining help on commands
 ^^^^^^^^^^^^^^^^^^^^^^^^^^
 
diff --git a/docs/en/api-guides/jtag-debugging/index.rst b/docs/en/api-guides/jtag-debugging/index.rst
index 48a6dc01a8..a2187d7dfb 100644
--- a/docs/en/api-guides/jtag-debugging/index.rst
+++ b/docs/en/api-guides/jtag-debugging/index.rst
@@ -249,6 +249,11 @@ This section is intended for users not familiar with GDB. It presents example de
 
 Similar debugging actions are provided using GDB from :ref:`jtag-debugging-examples-command-line`.
 
+.. note::
+
+    :ref:`jtag-debugging-examples-command-line-08` is currently only available for command line debugging.
+
+
 Before proceeding to examples, set up your {IDF_TARGET_NAME} target and load it with :example:`get-started/blink`.
 
 
diff --git a/docs/en/api-guides/jtag-debugging/tips-and-quirks.rst b/docs/en/api-guides/jtag-debugging/tips-and-quirks.rst
index f881965fb5..edffe00a88 100644
--- a/docs/en/api-guides/jtag-debugging/tips-and-quirks.rst
+++ b/docs/en/api-guides/jtag-debugging/tips-and-quirks.rst
@@ -71,6 +71,8 @@ FreeRTOS support
 
 OpenOCD has explicit support for the ESP-IDF FreeRTOS. GDB can see FreeRTOS tasks as threads. Viewing them all can be done using the GDB ``i threads`` command, changing to a certain task is done with ``thread n``, with ``n`` being the number of the thread. FreeRTOS detection can be disabled in target's configuration. For more details see :ref:`jtag-debugging-tip-openocd-configure-target`.
 
+GDB has a Python extension for FreeRTOS support. ESP-IDF automatically loads this module into GDB with the ``idf.py gdb`` command when the system requirements are met. See more details in :ref:`jtag-debugging-examples-command-line-08`.
+
 .. only:: esp32
 
     .. _jtag-debugging-tip-code-flash-voltage:
diff --git a/docs/zh_CN/api-guides/jtag-debugging/debugging-examples.rst b/docs/zh_CN/api-guides/jtag-debugging/debugging-examples.rst
index 5dd9c6b3b6..7832db9a61 100644
--- a/docs/zh_CN/api-guides/jtag-debugging/debugging-examples.rst
+++ b/docs/zh_CN/api-guides/jtag-debugging/debugging-examples.rst
@@ -445,10 +445,6 @@
 
 在上图所示的情况下，应用程序已经在 ``freertos_hooks.c`` 文件的第 52 行暂停运行，现在您可以通过输入 ``c`` 再次将其恢复运行或者进行如下所述的一些调试工作。
 
-.. note::
-
-	在 MSYS2 的 shell 中输入 Ctrl+C 并不会暂停目标的运行，而是会退出调试器。解决这个问题的方法可以通过 :ref:`使用 Eclipse 来调试 <jtag-debugging-examples-eclipse>` 或者参考 http://www.mingw.org/wiki/Workaround_for_GDB_Ctrl_C_Interrupt 里的解决方案。
-
 
 .. _jtag-debugging-examples-command-line-04:
 

From 966d18e4fd222c0ea0384a364d6a0347d88f753b Mon Sep 17 00:00:00 2001
From: daiziyan <daiziyan@madcowdeMacBook-Air-7.local>
Date: Tue, 5 Jul 2022 16:17:29 +0800
Subject: [PATCH 005/665] docs: add CN translation for debugging-examples

---
 .../jtag-debugging/debugging-examples.rst     | 29 +++++++++++++++++++
 .../zh_CN/api-guides/jtag-debugging/index.rst |  5 ++++
 .../jtag-debugging/tips-and-quirks.rst        | 22 +++++++-------
 3 files changed, 46 insertions(+), 10 deletions(-)

diff --git a/docs/zh_CN/api-guides/jtag-debugging/debugging-examples.rst b/docs/zh_CN/api-guides/jtag-debugging/debugging-examples.rst
index 7832db9a61..3a6fb757a7 100644
--- a/docs/zh_CN/api-guides/jtag-debugging/debugging-examples.rst
+++ b/docs/zh_CN/api-guides/jtag-debugging/debugging-examples.rst
@@ -245,6 +245,7 @@
 5. :ref:`jtag-debugging-examples-command-line-05`
 6. :ref:`jtag-debugging-examples-command-line-06`
 7. :ref:`jtag-debugging-examples-command-line-07`
+8. :ref:`jtag-debugging-examples-command-line-08`
 
 
 .. _jtag-debugging-examples-command-line-01:
@@ -623,6 +624,34 @@
     (gdb)
 
 
+.. _jtag-debugging-examples-command-line-08:
+
+调试 FreeRTOS 对象
+^^^^^^^^^^^^^^^^^^
+
+该部分内容或许可以帮助您调试 FreeRTOS 任务交互。
+需要调试 FreeRTOS 任务交互的用户可使用 GDB 命令 ``freertos``。该命令并非 GDB 原生命令，而是来自于 Python 扩展模块 `freertos-gdb <https://pypi.org/project/freertos-gdb>`_，其包含一系列子命令::
+
+    (gdb) freertos
+    "freertos" 后面必须紧随子命令的名称
+    freertos 子命令如下：
+
+    freertos queue --  打印当前队列信息
+    freertos semaphore --  打印当前信号量信息
+    freertos task --  打印当前任务及其状态
+    freertos timer --  打印当前定时器信息
+
+点击 https://pypi.org/project/freertos-gdb 链接了解此扩展模块的详细信息。
+
+.. note::
+
+    ESP-IDF 在安装 Pyhton 包时会自动安装 freertos-gdb Python 模块，详情请参考 :ref:`get-started-set-up-tools`。
+
+    如果使用 ``idf.py gdb`` 命令运行 GDB，FreeRTOS 扩展会自动加载。也可以使用 GDB 内部命令 ``python import freertos_gdb`` 使能该模块。
+
+    请保证使用 Python 3.6 及以上版本，该版本具有 Python 共享库。
+
+
 获得命令的帮助信息
 ^^^^^^^^^^^^^^^^^^
 
diff --git a/docs/zh_CN/api-guides/jtag-debugging/index.rst b/docs/zh_CN/api-guides/jtag-debugging/index.rst
index 63ad61fa74..f353c3b206 100644
--- a/docs/zh_CN/api-guides/jtag-debugging/index.rst
+++ b/docs/zh_CN/api-guides/jtag-debugging/index.rst
@@ -249,6 +249,11 @@ OpenOCD 安装完成后就可以配置 {IDF_TARGET_NAME} 目标（即带 JTAG 
 
 此外还会提供在 :ref:`在命令行终端进行调试 <jtag-debugging-examples-command-line>` 下使用 GDB 调试的案例。
 
+.. note::
+
+    :ref:`jtag-debugging-examples-command-line-08` 目前仅适用于命令行调试。
+
+
 在演示之前，请完成 {IDF_TARGET_NAME} 目标板设置并加载 :example:`get-started/blink` 至 {IDF_TARGET_NAME} 中。
 
 
diff --git a/docs/zh_CN/api-guides/jtag-debugging/tips-and-quirks.rst b/docs/zh_CN/api-guides/jtag-debugging/tips-and-quirks.rst
index d4fdff2907..23e7c600e2 100644
--- a/docs/zh_CN/api-guides/jtag-debugging/tips-and-quirks.rst
+++ b/docs/zh_CN/api-guides/jtag-debugging/tips-and-quirks.rst
@@ -69,7 +69,9 @@ ESP-IDF 有一些针对 OpenOCD 调试功能的选项可以在编译时进行设
 支持 FreeRTOS
 ^^^^^^^^^^^^^^^^
 
-OpenOCD 完全支持 ESP-IDF 自带的 FreeRTOS 操作系统，GDB 会将 FreeRTOS 中的任务当做线程。使用 GDB 命令 ``i threads`` 可以查看所有的线程，使用命令 ``thread n`` 可以切换到某个具体任务的堆栈，其中 ``n`` 是线程的编号。检测 FreeRTOS 的功能可以在配置目标时被禁用。更多详细信息，请参阅 :ref:`jtag-debugging-tip-openocd-configure-target`.
+OpenOCD 完全支持 ESP-IDF 自带的 FreeRTOS 操作系统，GDB 会将 FreeRTOS 中的任务当做线程。使用 GDB 命令 ``i threads`` 可以查看所有的线程，使用命令 ``thread n`` 可以切换到某个具体任务的堆栈，其中 ``n`` 是线程的编号。检测 FreeRTOS 的功能可以在配置目标时被禁用。更多详细信息，请参阅 :ref:`jtag-debugging-tip-openocd-configure-target`。
+
+GDB 具有 FreeRTOS 支持的 Python 扩展模块。在系统要求满足的情况下，通过 ``idf.py gdb`` 命令，ESP-IDF 会将该模块自动加载到 GDB 中。详细信息请参考 :ref:`jtag-debugging-examples-command-line-08`。
 
 .. only:: esp32
 
@@ -78,7 +80,7 @@ OpenOCD 完全支持 ESP-IDF 自带的 FreeRTOS 操作系统，GDB 会将 FreeRT
     在 OpenOCD 的配置文件中设置 SPI 闪存的工作电压
     ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
 
-    ESP32 的 MTDI 引脚是用于 JTAG 通信的四个引脚之一，同时也是 ESP32 的 bootstrapping 引脚。上电时，ESP32 会在 MTDI 引脚上采样二进制电平，据此来设置内部的稳压器，用于给外部的 SPI 闪存芯片供电。如果上电时 MTDI 引脚上的二进制电平为低电平，则稳压器会被设置为 3.3 V；如果 MTDI 引脚为高电平，则稳压器会被设置为 1.8 V。MTDI 引脚通常需要一个上拉电阻或者直接使能内部的弱下拉电阻（详见 `ESP32 系列芯片技术规格书 <https://www.espressif.com/sites/default/files/documentation/esp32_datasheet_cn.pdf>`_ ），具体取决于所使用的 SPI 芯片的类型。但是一旦连接上 JTAG 后，原来用于实现 bootstrapping 功能的上拉或者下拉电阻都会被覆盖掉。
+    ESP32 的 MTDI 管脚是用于 JTAG 通信的四个管脚之一，同时也是 ESP32 的 bootstrapping 管脚。上电时，ESP32 会在 MTDI 管脚上采样二进制电平，据此来设置内部的稳压器，用于给外部的 SPI 闪存芯片供电。如果上电时 MTDI 管脚上的二进制电平为低电平，则稳压器会被设置为 3.3 V；如果 MTDI 管脚为高电平，则稳压器会被设置为 1.8 V。MTDI 管脚通常需要一个上拉电阻或者直接使能内部的弱下拉电阻（详见 `ESP32 系列芯片技术规格书 <https://www.espressif.com/sites/default/files/documentation/esp32_datasheet_cn.pdf>`_ ），具体取决于所使用的 SPI 芯片的类型。但是一旦连接上 JTAG 后，原来用于实现 bootstrapping 功能的上拉或者下拉电阻都会被覆盖掉。
 
     为了解决这个问题，OpenOCD 的板级配置文件（例如 ESP-WROVER-KIT 开发板的 ``board\esp32-wrover-kit-3.3v.cfg``）提供了 ``ESP32_FLASH_VOLTAGE`` 参数来设置 ``TDO`` 信号线在空闲状态下的二进制电平，这样就可以减少由于闪存电压不正确而导致的应用程序启动不良的几率。
 
@@ -172,7 +174,7 @@ TCL 语言中为变量赋值的语法是:
     * - ``ESP_RTOS``
       - 设置成 ``none`` 可以关闭 OpenOCD 对 RTOS 的支持，这样的话，你将无法在 GDB 中查看到线程列表。这个功能在调试 FreeRTOS 本身的时候会很有用，可以单步调试调度器的代码。
     * - ``ESP_FLASH_SIZE``
-      - 设置成 ``0`` 可以关闭对 Flash 断点的支持。
+      - 设置成 ``0`` 可以关闭对 flash 断点的支持。
     * - ``ESP_SEMIHOST_BASEDIR``
       - 设置 semihosting 在主机端的默认目录。
 
@@ -190,16 +192,16 @@ TCL 语言中为变量赋值的语法是:
 
 .. _jtag-debugging-tip-jtag-pins-reconfigured:
 
-不要将 JTAG 引脚用于其他功能
+不要将 JTAG 管脚用于其他功能
 ^^^^^^^^^^^^^^^^^^^^^^^^^^^^
 
-如果除了 {IDF_TARGET_NAME} 模组和 JTAG 适配器之外的其他硬件也连接到了 JTAG 引脚，那么 JTAG 的操作可能会受到干扰。{IDF_TARGET_NAME} JTAG 使用以下引脚：
+如果除了 {IDF_TARGET_NAME} 模组和 JTAG 适配器之外的其他硬件也连接到了 JTAG 管脚，那么 JTAG 的操作可能会受到干扰。{IDF_TARGET_NAME} JTAG 使用以下管脚：
 
 .. include:: {IDF_TARGET_PATH_NAME}.inc
     :start-after: jtag-pins
     :end-before: ---
 
-如果用户应用程序更改了 JTAG 引脚的配置，JTAG 通信可能会失败。如果 OpenOCD 正确初始化（检测到两个 Tensilica 内核），但在程序运行期间失去了同步并报出大量 DTR/DIR 错误，则应用程序可能将 JTAG 引脚重新配置为其他功能或者用户忘记将 Vtar 连接到 JTAG 适配器。
+如果用户应用程序更改了 JTAG 管脚的配置，JTAG 通信可能会失败。如果 OpenOCD 正确初始化（检测到两个 Tensilica 内核），但在程序运行期间失去了同步并报出大量 DTR/DIR 错误，则应用程序可能将 JTAG 管脚重新配置为其他功能或者用户忘记将 Vtar 连接到 JTAG 适配器。
 
 .. highlight:: none
 
@@ -221,16 +223,16 @@ JTAG 与闪存加密和安全引导
 
 Kconfig 配置项 :ref:`CONFIG_SECURE_BOOT_ALLOW_JTAG` 可以改变这个默认行为，使得用户即使开启了安全引导或者闪存加密，仍会保留 JTAG 的功能。
 
-然而，因为设置 :ref:`软件断点 <jtag-debugging-tip-where-breakpoints>` 的需要，OpenOCD 会尝试自动读写 Flash 中的内容，这会带来两个问题：
+然而，因为设置 :ref:`软件断点 <jtag-debugging-tip-where-breakpoints>` 的需要，OpenOCD 会尝试自动读写 flash 中的内容，这会带来两个问题：
 
-- 软件断点和闪存加密是不兼容的，目前 OpenOCD 尚不支持对 Flash 中的内容进行加密和解密。
+- 软件断点和闪存加密是不兼容的，目前 OpenOCD 尚不支持对 flash 中的内容进行加密和解密。
 - 如果开启了安全引导功能，设置软件断点会改变被签名的程序的摘要，从而使得签名失效。这也意味着，如果设置了软件断点，系统会在下次重启时的签名验证阶段失败，导致无法启动。
 
 关闭 JTAG 的软件断点功能，可以在启动 OpenOCD 时在命令行额外加一项配置参数 ``-c 'set ESP_FLASH_SIZE 0'``，请参考 :ref:`jtag-debugging-tip-openocd-config-vars`。
 
 .. note::
 
-   同样地，当启用该选项，并且调试过程中打了软件断点，之后引导程序将无法校验通过应用程序的签名。
+   同样地，当启用该选项，并且在调试过程中设置了软件断点，引导程序将无法校验通过应用程序的签名。
 
 .. only:: esp32
 
@@ -255,7 +257,7 @@ Kconfig 配置项 :ref:`CONFIG_SECURE_BOOT_ALLOW_JTAG` 可以改变这个默认
     c. 用于调试的操作系统的详细信息。
     d. 操作系统是在本地计算机运行还是在虚拟机上运行？
 
-2.  创建一个能够演示问题的简单示例工程，描述复现该问题的步骤。且这个调试示例不能受到 Wi-Fi 协议栈引入的非确定性行为的影响，因而再次遇到同样问题时，更容易复现。
+2.  创建一个能够演示问题的简单示例工程，描述复现该问题的步骤。且这个调试示例不能受到 Wi-Fi 协议栈引入的非确定性行为的影响，这样再次遇到同样问题时，更容易复现。
 
 .. highlight:: bash
 

From cd70631f135d150289267b969216cbb772800707 Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Tue, 2 Aug 2022 20:41:43 +0200
Subject: [PATCH 006/665] newlib: add test for st_blksize and FILE buffer size

Inspired by https://github.com/joltwallet/esp_littlefs/pull/91/files#r935872478
---
 .../newlib/test_apps/main/CMakeLists.txt      |  3 +-
 components/newlib/test_apps/main/test_file.c  | 94 +++++++++++++++++++
 .../newlib/test_apps/main/test_newlib_main.c  |  1 +
 3 files changed, 97 insertions(+), 1 deletion(-)
 create mode 100644 components/newlib/test_apps/main/test_file.c

diff --git a/components/newlib/test_apps/main/CMakeLists.txt b/components/newlib/test_apps/main/CMakeLists.txt
index 76686cf622..b54d173420 100644
--- a/components/newlib/test_apps/main/CMakeLists.txt
+++ b/components/newlib/test_apps/main/CMakeLists.txt
@@ -2,5 +2,6 @@ idf_component_register(SRCS
                         "test_newlib_main.c"
                         "test_stdatomic.c"
                         "test_misc.c"
+                        "test_file.c"
                        REQUIRES test_utils
-                       PRIV_REQUIRES unity)
+                       PRIV_REQUIRES unity vfs)
diff --git a/components/newlib/test_apps/main/test_file.c b/components/newlib/test_apps/main/test_file.c
new file mode 100644
index 0000000000..e25df6b11a
--- /dev/null
+++ b/components/newlib/test_apps/main/test_file.c
@@ -0,0 +1,94 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+#include <stdio.h>
+#include <stdio_ext.h>
+#include <string.h>
+#include <fcntl.h>
+#include <errno.h>
+#include "esp_vfs.h"
+#include "unity.h"
+#include "unity_fixture.h"
+
+TEST_GROUP(file);
+
+TEST_SETUP(file)
+{
+}
+
+TEST_TEAR_DOWN(file)
+{
+}
+
+/* This test checks that st_blksize value set in struct stat correctly affects the
+ * FILE structure:
+ * - _blksize field should be equal to st_blksize
+ * - buffer size should be equal to st_blksize if it is nonzero, and __BUFSIZ__ otherwise.
+ * This is more of an integration test since some of the functions responsible for this are
+ * in ROM, and have been built without HAVE_BLKSIZE feature for the ESP32 chip.
+ */
+
+typedef struct {
+    unsigned blksize;
+} blksize_test_ctx_t;
+
+static int blksize_test_open(void* ctx, const char * path, int flags, int mode)
+{
+    return 1;
+}
+
+static int blksize_test_fstat(void* ctx, int fd, struct stat * st)
+{
+    blksize_test_ctx_t* test_ctx = (blksize_test_ctx_t*) ctx;
+    memset(st, 0, sizeof(*st));
+    st->st_mode = S_IFREG;
+    st->st_blksize = test_ctx->blksize;
+    return 0;
+}
+
+static ssize_t blksize_test_write(void* ctx, int fd, const void * data, size_t size)
+{
+    return size;
+}
+
+TEST(file, blksize)
+{
+    FILE* f;
+    blksize_test_ctx_t ctx = {};
+    const char c = 42;
+    const esp_vfs_t desc = {
+        .flags = ESP_VFS_FLAG_CONTEXT_PTR,
+        .open_p = blksize_test_open,
+        .fstat_p = blksize_test_fstat,
+        .write_p = blksize_test_write,
+    };
+
+    TEST_ESP_OK(esp_vfs_register("/test", &desc, &ctx));
+
+    /* test with zero st_blksize (=not set) */
+    ctx.blksize = 0;
+    f = fopen("/test/path", "w");
+    TEST_ASSERT_NOT_NULL(f);
+    fwrite(&c, 1, 1, f);
+    TEST_ASSERT_EQUAL(0, f->_blksize);
+    TEST_ASSERT_EQUAL(__BUFSIZ__, __fbufsize(f));
+    fclose(f);
+
+    /* test with non-zero st_blksize */
+    ctx.blksize = 4096;
+    f = fopen("/test/path", "w");
+    TEST_ASSERT_NOT_NULL(f);
+    fwrite(&c, 1, 1, f);
+    TEST_ASSERT_EQUAL(ctx.blksize, f->_blksize);
+    TEST_ASSERT_EQUAL(ctx.blksize, __fbufsize(f));
+    fclose(f);
+
+    TEST_ESP_OK(esp_vfs_unregister("/test"));
+}
+
+TEST_GROUP_RUNNER(file)
+{
+    RUN_TEST_CASE(file, blksize)
+}
diff --git a/components/newlib/test_apps/main/test_newlib_main.c b/components/newlib/test_apps/main/test_newlib_main.c
index 00de90fa06..a18a88d85a 100644
--- a/components/newlib/test_apps/main/test_newlib_main.c
+++ b/components/newlib/test_apps/main/test_newlib_main.c
@@ -10,6 +10,7 @@ static void run_all_tests(void)
 {
     RUN_TEST_GROUP(stdatomic);
     RUN_TEST_GROUP(misc);
+    RUN_TEST_GROUP(file);
 }
 
 void app_main(void)

From 34ff721c92f5a2948a82d72d40af2a40a9f532b0 Mon Sep 17 00:00:00 2001
From: tgotic <tgotic@users.noreply.github.com>
Date: Wed, 3 Aug 2022 14:31:32 +0200
Subject: [PATCH 007/665] [gpio] calloc in critical section

Remove calloc out of critical section. In critical section, assign allocated memory to gpio_isr_func.
Free resources if gpio_isr_register() fails.
---
 components/driver/gpio/gpio.c | 17 ++++++++++-------
 1 file changed, 10 insertions(+), 7 deletions(-)

diff --git a/components/driver/gpio/gpio.c b/components/driver/gpio/gpio.c
index 0abbbeb5e0..8221b7f194 100644
--- a/components/driver/gpio/gpio.c
+++ b/components/driver/gpio/gpio.c
@@ -447,14 +447,17 @@ static void IRAM_ATTR gpio_intr_service(void *arg)
 esp_err_t gpio_install_isr_service(int intr_alloc_flags)
 {
     GPIO_CHECK(gpio_context.gpio_isr_func == NULL, "GPIO isr service already installed", ESP_ERR_INVALID_STATE);
-    esp_err_t ret;
-    portENTER_CRITICAL(&gpio_context.gpio_spinlock);
-    gpio_context.gpio_isr_func = (gpio_isr_func_t *) calloc(GPIO_NUM_MAX, sizeof(gpio_isr_func_t));
-    portEXIT_CRITICAL(&gpio_context.gpio_spinlock);
-    if (gpio_context.gpio_isr_func == NULL) {
-        ret = ESP_ERR_NO_MEM;
-    } else {
+    esp_err_t ret = ESP_ERR_NO_MEM;
+    gpio_isr_func_t *isr_func = (gpio_isr_func_t *) calloc(GPIO_NUM_MAX, sizeof(gpio_isr_func_t));
+    if (isr_func) {
+        portENTER_CRITICAL(&gpio_context.gpio_spinlock);
+        gpio_context.gpio_isr_func = isr_func;
+        portEXIT_CRITICAL(&gpio_context.gpio_spinlock);
         ret = gpio_isr_register(gpio_intr_service, NULL, intr_alloc_flags, &gpio_context.gpio_isr_handle);
+        if (ret != ESP_OK) {
+            // registering failed, free allocated resources
+            gpio_uninstall_isr_service();
+        }
     }
 
     return ret;

From 346cba9c57056aa379e41a38ac229b6c8bcf3bde Mon Sep 17 00:00:00 2001
From: KonstantinKondrashov <konstantin@espressif.com>
Date: Mon, 13 Jun 2022 21:42:28 +0800
Subject: [PATCH 008/665] efuse example: Adds CI tests for ESP32-C2

---
 .gitlab/ci/target-test.yml                    |   6 +
 examples/system/.build-test-rules.yml         |   4 -
 examples/system/efuse/README.md               |   4 +-
 examples/system/efuse/example_test.py         | 118 +++++++++++-------
 examples/system/efuse/main/efuse_main.c       |  14 +++
 .../sdkconfig.ci.virt_sb_v2_and_fe.esp32      |  21 ++++
 .../sdkconfig.ci.virt_sb_v2_and_fe.esp32c2    |  17 +++
 ...=> sdkconfig.ci.virt_sb_v2_and_fe.esp32c3} |   5 +-
 .../sdkconfig.ci.virt_sb_v2_and_fe.esp32s2    |  17 +++
 .../sdkconfig.ci.virt_secure_boot_v2.esp32    |  20 +++
 .../sdkconfig.ci.virt_secure_boot_v2.esp32c2  |  16 +++
 ... sdkconfig.ci.virt_secure_boot_v2.esp32c3} |   5 +-
 .../sdkconfig.ci.virt_secure_boot_v2.esp32s2  |  16 +++
 ...secure_boot_signing_key_ecdsa_nistp256.pem |   5 +
 14 files changed, 214 insertions(+), 54 deletions(-)
 create mode 100644 examples/system/efuse/sdkconfig.ci.virt_sb_v2_and_fe.esp32
 create mode 100644 examples/system/efuse/sdkconfig.ci.virt_sb_v2_and_fe.esp32c2
 rename examples/system/efuse/{sdkconfig.ci.virt_sb_v2_and_fe => sdkconfig.ci.virt_sb_v2_and_fe.esp32c3} (85%)
 create mode 100644 examples/system/efuse/sdkconfig.ci.virt_sb_v2_and_fe.esp32s2
 create mode 100644 examples/system/efuse/sdkconfig.ci.virt_secure_boot_v2.esp32
 create mode 100644 examples/system/efuse/sdkconfig.ci.virt_secure_boot_v2.esp32c2
 rename examples/system/efuse/{sdkconfig.ci.virt_secure_boot_v2 => sdkconfig.ci.virt_secure_boot_v2.esp32c3} (85%)
 create mode 100644 examples/system/efuse/sdkconfig.ci.virt_secure_boot_v2.esp32s2
 create mode 100644 examples/system/efuse/test/secure_boot_signing_key_ecdsa_nistp256.pem

diff --git a/.gitlab/ci/target-test.yml b/.gitlab/ci/target-test.yml
index c4c3591d48..6ca24aa1d1 100644
--- a/.gitlab/ci/target-test.yml
+++ b/.gitlab/ci/target-test.yml
@@ -613,6 +613,12 @@ example_test_C3_GENERIC:
     - ESP32C3
     - Example_GENERIC
 
+example_test_C2_GENERIC:
+  extends: .example_test_esp32c2_template
+  tags:
+    - ESP32C2
+    - Example_GENERIC
+
 example_test_ESP32_SDSPI:
   extends: .example_test_esp32_template
   tags:
diff --git a/examples/system/.build-test-rules.yml b/examples/system/.build-test-rules.yml
index 7cfcddac8d..6235efcdea 100644
--- a/examples/system/.build-test-rules.yml
+++ b/examples/system/.build-test-rules.yml
@@ -43,10 +43,6 @@ examples/system/deep_sleep:
       reason: target esp32c2 is not supported yet
 
 examples/system/efuse:
-  disable:
-    - if: IDF_TARGET == "esp32c2"
-      temporary: true
-      reason: target esp32c2 is not supported yet
   disable_test:
     - if: IDF_TARGET == "esp32s3"
       temporary: true
diff --git a/examples/system/efuse/README.md b/examples/system/efuse/README.md
index 14e9e36e3d..23a722c6d7 100644
--- a/examples/system/efuse/README.md
+++ b/examples/system/efuse/README.md
@@ -1,5 +1,5 @@
-| Supported Targets | ESP32 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
-| ----------------- | ----- | -------- | -------- | -------- |
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- |
 
 # eFuse Example
 
diff --git a/examples/system/efuse/example_test.py b/examples/system/efuse/example_test.py
index 868b2266f2..af5afa9e62 100644
--- a/examples/system/efuse/example_test.py
+++ b/examples/system/efuse/example_test.py
@@ -27,7 +27,7 @@ def erase_field_on_emul_efuse(dut, pos_of_bits):  # type: (ttfw_idf.TinyFW.Env,
     dut.write_flash(flash_files)
 
 
-@ttfw_idf.idf_example_test(env_tag='Example_GENERIC', target=['esp32', 'esp32c3'])
+@ttfw_idf.idf_example_test(env_tag='Example_GENERIC', target=['esp32', 'esp32c3', 'esp32c2'])
 def test_examples_efuse(env, _):  # type: (ttfw_idf.TinyFW.Env, None) -> None
     dut = env.get_dut('efuse', 'examples/system/efuse')
     dut.start_app()
@@ -54,7 +54,7 @@ def test_examples_efuse(env, _):  # type: (ttfw_idf.TinyFW.Env, None) -> None
                    timeout=30)
 
 
-@ttfw_idf.idf_example_test(env_tag='Example_GENERIC', target=['esp32', 'esp32s2', 'esp32c3'])
+@ttfw_idf.idf_example_test(env_tag='Example_GENERIC', target=['esp32', 'esp32s2', 'esp32c3', 'esp32c2'])
 def test_examples_efuse_with_virt_flash_enc(env, _):  # type: (ttfw_idf.TinyFW.Env, None) -> None
     dut = env.get_dut('efuse', 'examples/system/efuse', app_config_name='virt_flash_enc')
     # check and log bin size
@@ -79,7 +79,10 @@ def test_examples_efuse_with_virt_flash_enc(env, _):  # type: (ttfw_idf.TinyFW.E
         dut.expect('Disable JTAG...')
         dut.expect('Disable ROM BASIC interpreter fallback...')
     else:
-        dut.expect('Writing EFUSE_BLK_KEY0 with purpose 4')
+        if dut.TARGET == 'esp32c2':
+            dut.expect('Writing EFUSE_BLK_KEY0 with purpose 1')
+        else:
+            dut.expect('Writing EFUSE_BLK_KEY0 with purpose 4')
         dut.expect('Not disabling UART bootloader encryption')
         dut.expect('Disable UART bootloader cache...')
         dut.expect('Disable JTAG...')
@@ -138,7 +141,7 @@ def test_examples_efuse_with_virt_flash_enc_aes_256(env, _):  # type: (ttfw_idf.
     dut.expect('example: Done')
 
 
-@ttfw_idf.idf_example_test(env_tag='Example_GENERIC', target=['esp32', 'esp32s2', 'esp32c3'])
+@ttfw_idf.idf_example_test(env_tag='Example_GENERIC', target=['esp32', 'esp32s2', 'esp32c3', 'esp32c2'])
 def test_examples_efuse_with_virt_flash_enc_pre_loaded(env, _):  # type: (ttfw_idf.TinyFW.Env, None) -> None
     dut = env.get_dut('efuse', 'examples/system/efuse', app_config_name='virt_flash_enc')
 
@@ -161,6 +164,9 @@ def test_examples_efuse_with_virt_flash_enc_pre_loaded(env, _):  # type: (ttfw_i
         FLASH_CRYPT_CNT = 20
         # Resets eFuse, which enables Flash encryption feature
         erase_field_on_emul_efuse(dut, [FLASH_CRYPT_CNT])
+    elif dut.TARGET == 'esp32c2':
+        FLASH_CRYPT_CNT = 39
+        erase_field_on_emul_efuse(dut, [FLASH_CRYPT_CNT])
     else:
         # offset of this eFuse is taken from components/efuse/{target}/esp_efuse_table.csv
         print(' - Flash emul_efuse with pre-loaded efuses (SPI_BOOT_CRYPT_CNT 1 -> 0)')
@@ -201,7 +207,7 @@ def test_examples_efuse_with_virt_flash_enc_pre_loaded(env, _):  # type: (ttfw_i
     dut.expect('example: Done')
 
 
-@ttfw_idf.idf_example_test(env_tag='Example_GENERIC', target=['esp32', 'esp32s2', 'esp32c3'])
+@ttfw_idf.idf_example_test(env_tag='Example_GENERIC', target=['esp32', 'esp32s2', 'esp32c3', 'esp32c2'])
 def test_examples_efuse_with_virt_flash_enc_release(env, _):  # type: (ttfw_idf.TinyFW.Env, None) -> None
     dut = env.get_dut('efuse', 'examples/system/efuse', app_config_name='virt_flash_enc_release')
     # check and log bin size
@@ -226,7 +232,10 @@ def test_examples_efuse_with_virt_flash_enc_release(env, _):  # type: (ttfw_idf.
         dut.expect('Disable JTAG...')
         dut.expect('Disable ROM BASIC interpreter fallback...')
     else:
-        dut.expect('Writing EFUSE_BLK_KEY0 with purpose 4')
+        if dut.TARGET == 'esp32c2':
+            dut.expect('Writing EFUSE_BLK_KEY0 with purpose 1')
+        else:
+            dut.expect('Writing EFUSE_BLK_KEY0 with purpose 4')
         dut.expect('Disable UART bootloader encryption')
         dut.expect('Disable UART bootloader cache...')
         dut.expect('Disable JTAG...')
@@ -347,7 +356,7 @@ def test_examples_efuse_with_virt_secure_boot_v1_pre_loaded(env, _):  # type: (t
 @ttfw_idf.idf_example_test(env_tag='Example_EthKitV12', target=['esp32'])
 def test_examples_efuse_with_virt_secure_boot_v2(env, _):  # type: (ttfw_idf.TinyFW.Env, None) -> None
     # only for ESP32 ECO3
-    dut = env.get_dut('efuse', 'examples/system/efuse', app_config_name='virt_secure_boot_v2')
+    dut = env.get_dut('efuse', 'examples/system/efuse', app_config_name='virt_secure_boot_v2.' + env.default_dut_cls.TARGET)
     # check and log bin size
     binary_file = os.path.join(dut.app.binary_path, 'bootloader', 'bootloader.bin')
     bin_size = os.path.getsize(binary_file)
@@ -408,7 +417,7 @@ def test_examples_efuse_with_virt_secure_boot_v2(env, _):  # type: (ttfw_idf.Tin
 @ttfw_idf.idf_example_test(env_tag='Example_EthKitV12', target=['esp32'])
 def test_examples_efuse_with_virt_secure_boot_v2_pre_loaded(env, _):  # type: (ttfw_idf.TinyFW.Env, None) -> None
     # only for ESP32 ECO3
-    dut = env.get_dut('efuse', 'examples/system/efuse', app_config_name='virt_secure_boot_v2')
+    dut = env.get_dut('efuse', 'examples/system/efuse', app_config_name='virt_secure_boot_v2.' + env.default_dut_cls.TARGET)
 
     print(' - Erase flash')
     dut.erase_flash()
@@ -469,9 +478,9 @@ def test_examples_efuse_with_virt_secure_boot_v2_pre_loaded(env, _):  # type: (t
     dut.expect('example: Done')
 
 
-@ttfw_idf.idf_example_test(env_tag='Example_GENERIC', target=['esp32s2', 'esp32c3'])
+@ttfw_idf.idf_example_test(env_tag='Example_GENERIC', target=['esp32s2', 'esp32c3', 'esp32c2'])
 def test_examples_efuse_with_virt_secure_boot_v2_esp32xx(env, _):  # type: (ttfw_idf.TinyFW.Env, None) -> None
-    dut = env.get_dut('efuse', 'examples/system/efuse', app_config_name='virt_secure_boot_v2')
+    dut = env.get_dut('efuse', 'examples/system/efuse', app_config_name='virt_secure_boot_v2.' + env.default_dut_cls.TARGET)
     # check and log bin size
     binary_file = os.path.join(dut.app.binary_path, 'bootloader', 'bootloader.bin')
     bin_size = os.path.getsize(binary_file)
@@ -489,24 +498,29 @@ def test_examples_efuse_with_virt_secure_boot_v2_esp32xx(env, _):  # type: (ttfw
 
     dut.expect('Verifying image signature...')
     dut.expect('secure_boot_v2: Secure boot V2 is not enabled yet and eFuse digest keys are not set')
-    dut.expect('secure_boot_v2: Verifying with RSA-PSS...')
+    signed_scheme = 'ECDSA' if dut.TARGET == 'esp32c2' else 'RSA-PSS'
+    dut.expect('secure_boot_v2: Verifying with %s...' % signed_scheme)
     dut.expect('secure_boot_v2: Signature verified successfully!')
 
     dut.expect('secure_boot_v2: enabling secure boot v2...')
     dut.expect('Verifying image signature...')
     dut.expect('secure_boot_v2: Secure boot V2 is not enabled yet and eFuse digest keys are not set')
-    dut.expect('secure_boot_v2: Verifying with RSA-PSS...')
+    dut.expect('secure_boot_v2: Verifying with %s...' % signed_scheme)
     dut.expect('secure_boot_v2: Signature verified successfully!')
     dut.expect('secure_boot_v2: Secure boot digests absent, generating..')
     dut.expect('secure_boot_v2: Digests successfully calculated, 1 valid signatures')
     dut.expect('secure_boot_v2: 1 signature block(s) found appended to the bootloader')
 
-    dut.expect('Writing EFUSE_BLK_KEY0 with purpose 9')
+    if dut.TARGET == 'esp32c2':
+        dut.expect('Writing EFUSE_BLK_KEY0 with purpose 3')
+    else:
+        dut.expect('Writing EFUSE_BLK_KEY0 with purpose 9')
     dut.expect('secure_boot_v2: Digests successfully calculated, 1 valid signatures')
     dut.expect('secure_boot_v2: 1 signature block(s) found appended to the app')
     dut.expect('secure_boot_v2: Application key(0) matches with bootloader key(0)')
-    dut.expect('secure_boot_v2: Revoking empty key digest slot (1)...')
-    dut.expect('secure_boot_v2: Revoking empty key digest slot (2)...')
+    if dut.TARGET != 'esp32c2':
+        dut.expect('secure_boot_v2: Revoking empty key digest slot (1)...')
+        dut.expect('secure_boot_v2: Revoking empty key digest slot (2)...')
     dut.expect('secure_boot_v2: blowing secure boot efuse...')
     dut.expect('UART ROM Download mode kept enabled - SECURITY COMPROMISED')
     dut.expect('Disable hardware & software JTAG...')
@@ -520,7 +534,7 @@ def test_examples_efuse_with_virt_secure_boot_v2_esp32xx(env, _):  # type: (ttfw
     dut.reset()
     dut.expect('Loading virtual efuse blocks from flash')
     dut.expect('Verifying image signature...')
-    dut.expect('secure_boot_v2: Verifying with RSA-PSS...')
+    dut.expect('secure_boot_v2: Verifying with %s...' % signed_scheme)
     dut.expect('secure_boot_v2: Signature verified successfully!')
     dut.expect('secure_boot_v2: enabling secure boot v2...')
     dut.expect('secure_boot_v2: secure boot v2 is already enabled, continuing..')
@@ -528,9 +542,9 @@ def test_examples_efuse_with_virt_secure_boot_v2_esp32xx(env, _):  # type: (ttfw
     dut.expect('example: Done')
 
 
-@ttfw_idf.idf_example_test(env_tag='Example_GENERIC', target=['esp32s2', 'esp32c3'])
+@ttfw_idf.idf_example_test(env_tag='Example_GENERIC', target=['esp32s2', 'esp32c3', 'esp32c2'])
 def test_examples_efuse_with_virt_secure_boot_v2_esp32xx_pre_loaded(env, _):  # type: (ttfw_idf.TinyFW.Env, None) -> None
-    dut = env.get_dut('efuse', 'examples/system/efuse', app_config_name='virt_secure_boot_v2')
+    dut = env.get_dut('efuse', 'examples/system/efuse', app_config_name='virt_secure_boot_v2.' + env.default_dut_cls.TARGET)
 
     print(' - Erase flash')
     dut.erase_flash()
@@ -546,28 +560,34 @@ def test_examples_efuse_with_virt_secure_boot_v2_esp32xx_pre_loaded(env, _):  #
 
     print(' - Flash emul_efuse with pre-loaded efuses (SECURE_BOOT_EN 1 -> 0, SECURE_BOOT_KEY_REVOKE[0..2] -> 0)')
     # offsets of eFuses are taken from components/efuse/{target}/esp_efuse_table.csv
-    SECURE_BOOT_EN = 116
-    SECURE_BOOT_KEY_REVOKE0 = 85
-    SECURE_BOOT_KEY_REVOKE1 = 86
-    SECURE_BOOT_KEY_REVOKE2 = 87
-    # Resets eFuse, which enables Secure boot feature
-    # Resets eFuses, which control digest slots
-    erase_field_on_emul_efuse(dut, [SECURE_BOOT_EN, SECURE_BOOT_KEY_REVOKE0, SECURE_BOOT_KEY_REVOKE1, SECURE_BOOT_KEY_REVOKE2])
+    if dut.TARGET == 'esp32c2':
+        SECURE_BOOT_EN = 53
+        erase_field_on_emul_efuse(dut, [SECURE_BOOT_EN])
+    else:
+        SECURE_BOOT_EN = 116
+        SECURE_BOOT_KEY_REVOKE0 = 85
+        SECURE_BOOT_KEY_REVOKE1 = 86
+        SECURE_BOOT_KEY_REVOKE2 = 87
+        # Resets eFuse, which enables Secure boot feature
+        # Resets eFuses, which control digest slots
+        erase_field_on_emul_efuse(dut, [SECURE_BOOT_EN, SECURE_BOOT_KEY_REVOKE0, SECURE_BOOT_KEY_REVOKE1, SECURE_BOOT_KEY_REVOKE2])
 
     print(' - Start app (flash partition_table and app)')
     dut.start_app()
     dut.expect('Loading virtual efuse blocks from flash')
 
     dut.expect('Verifying image signature...')
-    dut.expect('secure_boot_v2: Verifying with RSA-PSS...')
+    signed_scheme = 'ECDSA' if dut.TARGET == 'esp32c2' else 'RSA-PSS'
+    dut.expect('secure_boot_v2: Verifying with %s...' % signed_scheme)
     dut.expect('secure_boot_v2: Signature verified successfully!')
     dut.expect('secure_boot_v2: Secure boot digests already present')
     dut.expect('secure_boot_v2: Using pre-loaded public key digest in eFuse')
     dut.expect('secure_boot_v2: Digests successfully calculated, 1 valid signatures')
     dut.expect('secure_boot_v2: 1 signature block(s) found appended to the app')
     dut.expect('secure_boot_v2: Application key(0) matches with bootloader key(0)')
-    dut.expect('secure_boot_v2: Revoking empty key digest slot (1)...')
-    dut.expect('secure_boot_v2: Revoking empty key digest slot (2)...')
+    if dut.TARGET != 'esp32c2':
+        dut.expect('secure_boot_v2: Revoking empty key digest slot (1)...')
+        dut.expect('secure_boot_v2: Revoking empty key digest slot (2)...')
 
     dut.expect('secure_boot_v2: blowing secure boot efuse...')
     dut.expect('UART ROM Download mode kept enabled - SECURITY COMPROMISED')
@@ -582,7 +602,7 @@ def test_examples_efuse_with_virt_secure_boot_v2_esp32xx_pre_loaded(env, _):  #
     dut.reset()
     dut.expect('Loading virtual efuse blocks from flash')
     dut.expect('Verifying image signature...')
-    dut.expect('secure_boot_v2: Verifying with RSA-PSS...')
+    dut.expect('secure_boot_v2: Verifying with %s...' % signed_scheme)
     dut.expect('secure_boot_v2: Signature verified successfully!')
     dut.expect('secure_boot_v2: enabling secure boot v2...')
     dut.expect('secure_boot_v2: secure boot v2 is already enabled, continuing..')
@@ -654,7 +674,7 @@ def test_examples_efuse_with_virt_sb_v1_and_fe(env, _):  # type: (ttfw_idf.TinyF
 @ttfw_idf.idf_example_test(env_tag='Example_EthKitV12', target=['esp32'])
 def test_examples_efuse_with_virt_sb_v2_and_fe(env, _):  # type: (ttfw_idf.TinyFW.Env, None) -> None
     # only for ESP32 ECO3
-    dut = env.get_dut('efuse', 'examples/system/efuse', app_config_name='virt_sb_v2_and_fe')
+    dut = env.get_dut('efuse', 'examples/system/efuse', app_config_name='virt_sb_v2_and_fe.' + env.default_dut_cls.TARGET)
     # check and log bin size
     binary_file = os.path.join(dut.app.binary_path, 'bootloader', 'bootloader.bin')
     bin_size = os.path.getsize(binary_file)
@@ -730,9 +750,9 @@ def test_examples_efuse_with_virt_sb_v2_and_fe(env, _):  # type: (ttfw_idf.TinyF
     dut.expect('example: Done')
 
 
-@ttfw_idf.idf_example_test(env_tag='Example_GENERIC', target=['esp32s2', 'esp32c3'])
+@ttfw_idf.idf_example_test(env_tag='Example_GENERIC', target=['esp32s2', 'esp32c3', 'esp32c2'])
 def test_examples_efuse_with_virt_sb_v2_and_fe_esp32xx(env, _):  # type: (ttfw_idf.TinyFW.Env, None) -> None
-    dut = env.get_dut('efuse', 'examples/system/efuse', app_config_name='virt_sb_v2_and_fe')
+    dut = env.get_dut('efuse', 'examples/system/efuse', app_config_name='virt_sb_v2_and_fe.' + env.default_dut_cls.TARGET)
     # check and log bin size
     binary_file = os.path.join(dut.app.binary_path, 'bootloader', 'bootloader.bin')
     bin_size = os.path.getsize(binary_file)
@@ -750,51 +770,65 @@ def test_examples_efuse_with_virt_sb_v2_and_fe_esp32xx(env, _):  # type: (ttfw_i
 
     dut.expect('Verifying image signature...')
     dut.expect('secure_boot_v2: Secure boot V2 is not enabled yet and eFuse digest keys are not set')
-    dut.expect('secure_boot_v2: Verifying with RSA-PSS...')
+    signed_scheme = 'ECDSA' if dut.TARGET == 'esp32c2' else 'RSA-PSS'
+    dut.expect('secure_boot_v2: Verifying with %s...' % signed_scheme)
     dut.expect('secure_boot_v2: Signature verified successfully!')
 
     dut.expect('secure_boot_v2: enabling secure boot v2...')
     dut.expect('Verifying image signature...')
     dut.expect('secure_boot_v2: Secure boot V2 is not enabled yet and eFuse digest keys are not set')
-    dut.expect('secure_boot_v2: Verifying with RSA-PSS...')
+    dut.expect('secure_boot_v2: Verifying with %s...' % signed_scheme)
     dut.expect('secure_boot_v2: Signature verified successfully!')
     dut.expect('secure_boot_v2: Secure boot digests absent, generating..')
     dut.expect('secure_boot_v2: Digests successfully calculated, 1 valid signatures')
     dut.expect('secure_boot_v2: 1 signature block(s) found appended to the bootloader')
 
-    dut.expect('Writing EFUSE_BLK_KEY0 with purpose 9')
+    if dut.TARGET == 'esp32c2':
+        dut.expect('Writing EFUSE_BLK_KEY0 with purpose 3')
+    else:
+        dut.expect('Writing EFUSE_BLK_KEY0 with purpose 9')
     dut.expect('secure_boot_v2: Digests successfully calculated, 1 valid signatures')
     dut.expect('secure_boot_v2: 1 signature block(s) found appended to the app')
     dut.expect('secure_boot_v2: Application key(0) matches with bootloader key(0)')
-    dut.expect('secure_boot_v2: Revoking empty key digest slot (1)...')
-    dut.expect('secure_boot_v2: Revoking empty key digest slot (2)...')
+    if dut.TARGET != 'esp32c2':
+        dut.expect('secure_boot_v2: Revoking empty key digest slot (1)...')
+        dut.expect('secure_boot_v2: Revoking empty key digest slot (2)...')
     dut.expect('secure_boot_v2: blowing secure boot efuse...')
     dut.expect('UART ROM Download mode kept enabled - SECURITY COMPROMISED')
     dut.expect('Disable hardware & software JTAG...')
-    dut.expect('secure_boot_v2: Secure boot permanently enabled')
+
+    if dut.TARGET != 'esp32c2':
+        dut.expect('secure_boot_v2: Secure boot permanently enabled')
 
     dut.expect('Checking flash encryption...')
     dut.expect('flash_encrypt: Generating new flash encryption key...')
-    dut.expect('Writing EFUSE_BLK_KEY1 with purpose 4')
+    if dut.TARGET == 'esp32c2':
+        dut.expect('Writing EFUSE_BLK_KEY0 with purpose 2')
+    else:
+        dut.expect('Writing EFUSE_BLK_KEY1 with purpose 4')
+
     dut.expect('Not disabling UART bootloader encryption')
     dut.expect('Disable UART bootloader cache...')
     dut.expect('Disable JTAG...')
 
+    if dut.TARGET == 'esp32c2':
+        dut.expect('boot: Secure boot permanently enabled')
+
     dut.expect('Verifying image signature...')
-    dut.expect('secure_boot_v2: Verifying with RSA-PSS...')
+    dut.expect('secure_boot_v2: Verifying with %s...' % signed_scheme)
     dut.expect('secure_boot_v2: Signature verified successfully!')
     dut.expect('flash_encrypt: bootloader encrypted successfully')
     dut.expect('flash_encrypt: partition table encrypted and loaded successfully')
 
     dut.expect('Verifying image signature...')
-    dut.expect('secure_boot_v2: Verifying with RSA-PSS...')
+    dut.expect('secure_boot_v2: Verifying with %s...' % signed_scheme)
     dut.expect('secure_boot_v2: Signature verified successfully!')
     dut.expect('flash_encrypt: Flash encryption completed', timeout=90)
     dut.expect('Resetting with flash encryption enabled...')
 
     dut.expect('Loading virtual efuse blocks from flash')
     dut.expect('Verifying image signature...')
-    dut.expect('secure_boot_v2: Verifying with RSA-PSS...')
+    dut.expect('secure_boot_v2: Verifying with %s...' % signed_scheme)
     dut.expect('secure_boot_v2: Signature verified successfully!')
     dut.expect('secure_boot_v2: enabling secure boot v2...')
     dut.expect('secure_boot_v2: secure boot v2 is already enabled, continuing..')
diff --git a/examples/system/efuse/main/efuse_main.c b/examples/system/efuse/main/efuse_main.c
index 1a5c290f07..8c24a407d9 100644
--- a/examples/system/efuse/main/efuse_main.c
+++ b/examples/system/efuse/main/efuse_main.c
@@ -15,6 +15,10 @@
 #include "esp_efuse.h"
 #include "esp_efuse_table.h"
 #include "esp_efuse_custom_table.h"
+#if CONFIG_IDF_TARGET_ESP32C2
+#include "esp_secure_boot.h"
+#include "esp_flash_encrypt.h"
+#endif
 #include "sdkconfig.h"
 
 static const char* TAG = "example";
@@ -138,6 +142,16 @@ void app_main(void)
     read_efuse_fields(&device_desc);
 
     ESP_LOGW(TAG, "This example does not burn any efuse in reality only virtually");
+
+#if CONFIG_IDF_TARGET_ESP32C2
+    if (esp_secure_boot_enabled() || esp_flash_encryption_enabled()) {
+        ESP_LOGW(TAG, "BLOCK3 is used for secure boot or/and flash encryption");
+        ESP_LOGW(TAG, "eFuses from the custom eFuse table can not be used as they are placed in BLOCK3");
+        ESP_LOGI(TAG, "Done");
+        return;
+    }
+#endif
+
 #ifdef CONFIG_EFUSE_VIRTUAL
     ESP_LOGW(TAG, "Write operations in efuse fields are performed virtually");
     if (device_desc.device_role == 0) {
diff --git a/examples/system/efuse/sdkconfig.ci.virt_sb_v2_and_fe.esp32 b/examples/system/efuse/sdkconfig.ci.virt_sb_v2_and_fe.esp32
new file mode 100644
index 0000000000..4abf5fcc95
--- /dev/null
+++ b/examples/system/efuse/sdkconfig.ci.virt_sb_v2_and_fe.esp32
@@ -0,0 +1,21 @@
+# FLASH_ENCRYPTION & SECURE_BOOT_V2 with EFUSE_VIRTUAL_KEEP_IN_FLASH
+
+CONFIG_IDF_TARGET="esp32"
+
+# ESP32 supports SECURE_BOOT_V2 only in ECO3
+CONFIG_ESP32_REV_MIN_3=y
+CONFIG_ESP32_REV_MIN=3
+
+CONFIG_PARTITION_TABLE_OFFSET=0xD000
+CONFIG_PARTITION_TABLE_CUSTOM=y
+CONFIG_PARTITION_TABLE_CUSTOM_FILENAME="test/partitions_efuse_emul.csv"
+
+CONFIG_SECURE_BOOT=y
+CONFIG_SECURE_BOOT_V2_ENABLED=y
+CONFIG_SECURE_BOOT_SIGNING_KEY="test/secure_boot_signing_key.pem"
+
+CONFIG_SECURE_FLASH_ENC_ENABLED=y
+
+# IMPORTANT: ONLY VIRTUAL eFuse MODE!
+CONFIG_EFUSE_VIRTUAL=y
+CONFIG_EFUSE_VIRTUAL_KEEP_IN_FLASH=y
diff --git a/examples/system/efuse/sdkconfig.ci.virt_sb_v2_and_fe.esp32c2 b/examples/system/efuse/sdkconfig.ci.virt_sb_v2_and_fe.esp32c2
new file mode 100644
index 0000000000..2be2ad7ea4
--- /dev/null
+++ b/examples/system/efuse/sdkconfig.ci.virt_sb_v2_and_fe.esp32c2
@@ -0,0 +1,17 @@
+# FLASH_ENCRYPTION & SECURE_BOOT_V2 with EFUSE_VIRTUAL_KEEP_IN_FLASH
+
+CONFIG_IDF_TARGET="esp32c2"
+
+CONFIG_PARTITION_TABLE_OFFSET=0xD000
+CONFIG_PARTITION_TABLE_CUSTOM=y
+CONFIG_PARTITION_TABLE_CUSTOM_FILENAME="test/partitions_efuse_emul.csv"
+
+CONFIG_SECURE_BOOT=y
+CONFIG_SECURE_BOOT_V2_ENABLED=y
+CONFIG_SECURE_BOOT_SIGNING_KEY="test/secure_boot_signing_key_ecdsa_nistp256.pem"
+
+CONFIG_SECURE_FLASH_ENC_ENABLED=y
+
+# IMPORTANT: ONLY VIRTUAL eFuse MODE!
+CONFIG_EFUSE_VIRTUAL=y
+CONFIG_EFUSE_VIRTUAL_KEEP_IN_FLASH=y
diff --git a/examples/system/efuse/sdkconfig.ci.virt_sb_v2_and_fe b/examples/system/efuse/sdkconfig.ci.virt_sb_v2_and_fe.esp32c3
similarity index 85%
rename from examples/system/efuse/sdkconfig.ci.virt_sb_v2_and_fe
rename to examples/system/efuse/sdkconfig.ci.virt_sb_v2_and_fe.esp32c3
index 1f7b03c551..04c2764dfd 100644
--- a/examples/system/efuse/sdkconfig.ci.virt_sb_v2_and_fe
+++ b/examples/system/efuse/sdkconfig.ci.virt_sb_v2_and_fe.esp32c3
@@ -1,8 +1,7 @@
 # FLASH_ENCRYPTION & SECURE_BOOT_V2 with EFUSE_VIRTUAL_KEEP_IN_FLASH
 
-# ESP32 supports SECURE_BOOT_V2 only in ECO3
-CONFIG_ESP32_REV_MIN_3=y
-CONFIG_ESP32_REV_MIN=3
+CONFIG_IDF_TARGET="esp32c3"
+
 # ESP32C3 supports SECURE_BOOT_V2 only in ECO3
 CONFIG_ESP32C3_REV_MIN_3=y
 CONFIG_ESP32C3_REV_MIN=3
diff --git a/examples/system/efuse/sdkconfig.ci.virt_sb_v2_and_fe.esp32s2 b/examples/system/efuse/sdkconfig.ci.virt_sb_v2_and_fe.esp32s2
new file mode 100644
index 0000000000..1ba66bfa5a
--- /dev/null
+++ b/examples/system/efuse/sdkconfig.ci.virt_sb_v2_and_fe.esp32s2
@@ -0,0 +1,17 @@
+# FLASH_ENCRYPTION & SECURE_BOOT_V2 with EFUSE_VIRTUAL_KEEP_IN_FLASH
+
+CONFIG_IDF_TARGET="esp32s2"
+
+CONFIG_PARTITION_TABLE_OFFSET=0xD000
+CONFIG_PARTITION_TABLE_CUSTOM=y
+CONFIG_PARTITION_TABLE_CUSTOM_FILENAME="test/partitions_efuse_emul.csv"
+
+CONFIG_SECURE_BOOT=y
+CONFIG_SECURE_BOOT_V2_ENABLED=y
+CONFIG_SECURE_BOOT_SIGNING_KEY="test/secure_boot_signing_key.pem"
+
+CONFIG_SECURE_FLASH_ENC_ENABLED=y
+
+# IMPORTANT: ONLY VIRTUAL eFuse MODE!
+CONFIG_EFUSE_VIRTUAL=y
+CONFIG_EFUSE_VIRTUAL_KEEP_IN_FLASH=y
diff --git a/examples/system/efuse/sdkconfig.ci.virt_secure_boot_v2.esp32 b/examples/system/efuse/sdkconfig.ci.virt_secure_boot_v2.esp32
new file mode 100644
index 0000000000..da26487548
--- /dev/null
+++ b/examples/system/efuse/sdkconfig.ci.virt_secure_boot_v2.esp32
@@ -0,0 +1,20 @@
+# SECURE_BOOT_V2 with EFUSE_VIRTUAL_KEEP_IN_FLASH
+
+CONFIG_IDF_TARGET="esp32"
+
+# ESP32 supports SECURE_BOOT_V2 only in ECO3
+CONFIG_ESP32_REV_MIN_3=y
+CONFIG_ESP32_REV_MIN=3
+
+CONFIG_PARTITION_TABLE_OFFSET=0xC000
+CONFIG_PARTITION_TABLE_CUSTOM=y
+CONFIG_PARTITION_TABLE_CUSTOM_FILENAME="test/partitions_efuse_emul.csv"
+
+CONFIG_SECURE_BOOT=y
+CONFIG_SECURE_BOOT_V2_ENABLED=y
+CONFIG_SECURE_BOOT_SIGNING_KEY="test/secure_boot_signing_key.pem"
+CONFIG_SECURE_INSECURE_ALLOW_DL_MODE=y
+
+# IMPORTANT: ONLY VIRTUAL eFuse MODE!
+CONFIG_EFUSE_VIRTUAL=y
+CONFIG_EFUSE_VIRTUAL_KEEP_IN_FLASH=y
diff --git a/examples/system/efuse/sdkconfig.ci.virt_secure_boot_v2.esp32c2 b/examples/system/efuse/sdkconfig.ci.virt_secure_boot_v2.esp32c2
new file mode 100644
index 0000000000..6d8478ce4c
--- /dev/null
+++ b/examples/system/efuse/sdkconfig.ci.virt_secure_boot_v2.esp32c2
@@ -0,0 +1,16 @@
+# SECURE_BOOT_V2 with EFUSE_VIRTUAL_KEEP_IN_FLASH
+
+CONFIG_IDF_TARGET="esp32c2"
+
+CONFIG_PARTITION_TABLE_OFFSET=0xC000
+CONFIG_PARTITION_TABLE_CUSTOM=y
+CONFIG_PARTITION_TABLE_CUSTOM_FILENAME="test/partitions_efuse_emul.csv"
+
+CONFIG_SECURE_BOOT=y
+CONFIG_SECURE_BOOT_V2_ENABLED=y
+CONFIG_SECURE_BOOT_SIGNING_KEY="test/secure_boot_signing_key_ecdsa_nistp256.pem"
+CONFIG_SECURE_INSECURE_ALLOW_DL_MODE=y
+
+# IMPORTANT: ONLY VIRTUAL eFuse MODE!
+CONFIG_EFUSE_VIRTUAL=y
+CONFIG_EFUSE_VIRTUAL_KEEP_IN_FLASH=y
diff --git a/examples/system/efuse/sdkconfig.ci.virt_secure_boot_v2 b/examples/system/efuse/sdkconfig.ci.virt_secure_boot_v2.esp32c3
similarity index 85%
rename from examples/system/efuse/sdkconfig.ci.virt_secure_boot_v2
rename to examples/system/efuse/sdkconfig.ci.virt_secure_boot_v2.esp32c3
index 1f31177a3b..35dc608a61 100644
--- a/examples/system/efuse/sdkconfig.ci.virt_secure_boot_v2
+++ b/examples/system/efuse/sdkconfig.ci.virt_secure_boot_v2.esp32c3
@@ -1,8 +1,7 @@
 # SECURE_BOOT_V2 with EFUSE_VIRTUAL_KEEP_IN_FLASH
 
-# ESP32 supports SECURE_BOOT_V2 only in ECO3
-CONFIG_ESP32_REV_MIN_3=y
-CONFIG_ESP32_REV_MIN=3
+CONFIG_IDF_TARGET="esp32c3"
+
 # ESP32C3 supports SECURE_BOOT_V2 only in ECO3
 CONFIG_ESP32C3_REV_MIN_3=y
 CONFIG_ESP32C3_REV_MIN=3
diff --git a/examples/system/efuse/sdkconfig.ci.virt_secure_boot_v2.esp32s2 b/examples/system/efuse/sdkconfig.ci.virt_secure_boot_v2.esp32s2
new file mode 100644
index 0000000000..53b1cbcdd6
--- /dev/null
+++ b/examples/system/efuse/sdkconfig.ci.virt_secure_boot_v2.esp32s2
@@ -0,0 +1,16 @@
+# SECURE_BOOT_V2 with EFUSE_VIRTUAL_KEEP_IN_FLASH
+
+CONFIG_IDF_TARGET="esp32s2"
+
+CONFIG_PARTITION_TABLE_OFFSET=0xC000
+CONFIG_PARTITION_TABLE_CUSTOM=y
+CONFIG_PARTITION_TABLE_CUSTOM_FILENAME="test/partitions_efuse_emul.csv"
+
+CONFIG_SECURE_BOOT=y
+CONFIG_SECURE_BOOT_V2_ENABLED=y
+CONFIG_SECURE_BOOT_SIGNING_KEY="test/secure_boot_signing_key.pem"
+CONFIG_SECURE_INSECURE_ALLOW_DL_MODE=y
+
+# IMPORTANT: ONLY VIRTUAL eFuse MODE!
+CONFIG_EFUSE_VIRTUAL=y
+CONFIG_EFUSE_VIRTUAL_KEEP_IN_FLASH=y
diff --git a/examples/system/efuse/test/secure_boot_signing_key_ecdsa_nistp256.pem b/examples/system/efuse/test/secure_boot_signing_key_ecdsa_nistp256.pem
new file mode 100644
index 0000000000..b885d6c6bc
--- /dev/null
+++ b/examples/system/efuse/test/secure_boot_signing_key_ecdsa_nistp256.pem
@@ -0,0 +1,5 @@
+-----BEGIN EC PRIVATE KEY-----
+MHcCAQEEIKbc9BxtbY3xeDA9J5PCCsPIk7pcTDylSQEzH2qXYcNCoAoGCCqGSM49
+AwEHoUQDQgAEU9yRNPfLJd3+ZsvdjWMqQgGmmccAnwBtb+IJz8KkbbXys38S7D+z
+5MLc+VY2AwGXNUyd0myLInojX2SKUOsOfw==
+-----END EC PRIVATE KEY-----

From 480253d659876af83155d56273f566a1d8c5083b Mon Sep 17 00:00:00 2001
From: tgotic <tgotic@users.noreply.github.com>
Date: Thu, 4 Aug 2022 16:41:18 +0200
Subject: [PATCH 009/665] Move xSemaphoreGive out of configASSERT

xSemaphoreGive won't be executed in configASSERT and semaphore will stay locked if NDEBUG (idf v5) or CONFIG_FREERTOS_ASSERT_DISABLE (idf v3, v4) are defined.
---
 components/esp_ringbuf/ringbuf.c | 6 ++++--
 1 file changed, 4 insertions(+), 2 deletions(-)

diff --git a/components/esp_ringbuf/ringbuf.c b/components/esp_ringbuf/ringbuf.c
index 62184c085d..d32996dc0a 100644
--- a/components/esp_ringbuf/ringbuf.c
+++ b/components/esp_ringbuf/ringbuf.c
@@ -1358,7 +1358,8 @@ BaseType_t xRingbufferAddToQueueSetRead(RingbufHandle_t xRingbuffer, QueueSetHan
     xReturn = xQueueAddToSet(rbGET_RX_SEM_HANDLE(pxRingbuffer), xQueueSet);
     if (xHoldSemaphore == pdTRUE) {
         //Return semaphore if temporarily held
-        configASSERT(xSemaphoreGive(rbGET_RX_SEM_HANDLE(pxRingbuffer)) == pdTRUE);
+        xHoldSemaphore = xSemaphoreGive(rbGET_RX_SEM_HANDLE(pxRingbuffer));
+        configASSERT(xHoldSemaphore == pdTRUE);
     }
     portEXIT_CRITICAL(&pxRingbuffer->mux);
     return xReturn;
@@ -1384,7 +1385,8 @@ BaseType_t xRingbufferRemoveFromQueueSetRead(RingbufHandle_t xRingbuffer, QueueS
     xReturn = xQueueRemoveFromSet(rbGET_RX_SEM_HANDLE(pxRingbuffer), xQueueSet);
     if (xHoldSemaphore == pdTRUE) {
         //Return semaphore if temporarily held
-        configASSERT(xSemaphoreGive(rbGET_RX_SEM_HANDLE(pxRingbuffer)) == pdTRUE);
+        xHoldSemaphore = xSemaphoreGive(rbGET_RX_SEM_HANDLE(pxRingbuffer));
+        configASSERT(xHoldSemaphore == pdTRUE);
     }
     portEXIT_CRITICAL(&pxRingbuffer->mux);
     return xReturn;

From 6e8ebdb6b7589540bef70617ce812dd3b0d55ae3 Mon Sep 17 00:00:00 2001
From: songruojing <songruojing@espressif.com>
Date: Thu, 4 Aug 2022 17:38:54 +0800
Subject: [PATCH 010/665] gpio: fix potential race condition inside
 gpio_install_isr_service

---
 components/driver/gpio/gpio.c | 19 +++++++++++++------
 1 file changed, 13 insertions(+), 6 deletions(-)

diff --git a/components/driver/gpio/gpio.c b/components/driver/gpio/gpio.c
index 8221b7f194..2c95fce523 100644
--- a/components/driver/gpio/gpio.c
+++ b/components/driver/gpio/gpio.c
@@ -451,12 +451,19 @@ esp_err_t gpio_install_isr_service(int intr_alloc_flags)
     gpio_isr_func_t *isr_func = (gpio_isr_func_t *) calloc(GPIO_NUM_MAX, sizeof(gpio_isr_func_t));
     if (isr_func) {
         portENTER_CRITICAL(&gpio_context.gpio_spinlock);
-        gpio_context.gpio_isr_func = isr_func;
-        portEXIT_CRITICAL(&gpio_context.gpio_spinlock);
-        ret = gpio_isr_register(gpio_intr_service, NULL, intr_alloc_flags, &gpio_context.gpio_isr_handle);
-        if (ret != ESP_OK) {
-            // registering failed, free allocated resources
-            gpio_uninstall_isr_service();
+        if (gpio_context.gpio_isr_func == NULL) {
+            gpio_context.gpio_isr_func = isr_func;
+            portEXIT_CRITICAL(&gpio_context.gpio_spinlock);
+            ret = gpio_isr_register(gpio_intr_service, NULL, intr_alloc_flags, &gpio_context.gpio_isr_handle);
+            if (ret != ESP_OK) {
+                // registering failed, uninstall isr service
+                gpio_uninstall_isr_service();
+            }
+        } else {
+            // isr service already installed, free allocated resource
+            portEXIT_CRITICAL(&gpio_context.gpio_spinlock);
+            ret = ESP_ERR_INVALID_STATE;
+            free(isr_func);
         }
     }
 

From 4837ba9b84aa00ff230e729f15728b93d327b352 Mon Sep 17 00:00:00 2001
From: tgotic <tgotic@users.noreply.github.com>
Date: Fri, 5 Aug 2022 10:19:47 +0200
Subject: [PATCH 011/665] rename xHoldSemaphore to result

---
 components/esp_ringbuf/ringbuf.c | 16 ++++++++--------
 1 file changed, 8 insertions(+), 8 deletions(-)

diff --git a/components/esp_ringbuf/ringbuf.c b/components/esp_ringbuf/ringbuf.c
index d32996dc0a..d3151e32b4 100644
--- a/components/esp_ringbuf/ringbuf.c
+++ b/components/esp_ringbuf/ringbuf.c
@@ -1354,12 +1354,12 @@ BaseType_t xRingbufferAddToQueueSetRead(RingbufHandle_t xRingbuffer, QueueSetHan
     BaseType_t xReturn;
     portENTER_CRITICAL(&pxRingbuffer->mux);
     //Cannot add semaphore to queue set if semaphore is not empty. Temporarily hold semaphore
-    BaseType_t xHoldSemaphore = xSemaphoreTake(rbGET_RX_SEM_HANDLE(pxRingbuffer), 0);
+    BaseType_t result = xSemaphoreTake(rbGET_RX_SEM_HANDLE(pxRingbuffer), 0);
     xReturn = xQueueAddToSet(rbGET_RX_SEM_HANDLE(pxRingbuffer), xQueueSet);
-    if (xHoldSemaphore == pdTRUE) {
+    if (result == pdTRUE) {
         //Return semaphore if temporarily held
-        xHoldSemaphore = xSemaphoreGive(rbGET_RX_SEM_HANDLE(pxRingbuffer));
-        configASSERT(xHoldSemaphore == pdTRUE);
+        result = xSemaphoreGive(rbGET_RX_SEM_HANDLE(pxRingbuffer));
+        configASSERT(result == pdTRUE);
     }
     portEXIT_CRITICAL(&pxRingbuffer->mux);
     return xReturn;
@@ -1381,12 +1381,12 @@ BaseType_t xRingbufferRemoveFromQueueSetRead(RingbufHandle_t xRingbuffer, QueueS
     BaseType_t xReturn;
     portENTER_CRITICAL(&pxRingbuffer->mux);
     //Cannot remove semaphore from queue set if semaphore is not empty. Temporarily hold semaphore
-    BaseType_t xHoldSemaphore = xSemaphoreTake(rbGET_RX_SEM_HANDLE(pxRingbuffer), 0);
+    BaseType_t result = xSemaphoreTake(rbGET_RX_SEM_HANDLE(pxRingbuffer), 0);
     xReturn = xQueueRemoveFromSet(rbGET_RX_SEM_HANDLE(pxRingbuffer), xQueueSet);
-    if (xHoldSemaphore == pdTRUE) {
+    if (result == pdTRUE) {
         //Return semaphore if temporarily held
-        xHoldSemaphore = xSemaphoreGive(rbGET_RX_SEM_HANDLE(pxRingbuffer));
-        configASSERT(xHoldSemaphore == pdTRUE);
+        result = xSemaphoreGive(rbGET_RX_SEM_HANDLE(pxRingbuffer));
+        configASSERT(result == pdTRUE);
     }
     portEXIT_CRITICAL(&pxRingbuffer->mux);
     return xReturn;

From ffed60cc93db8149ca7c08a1170d2a976a617a0a Mon Sep 17 00:00:00 2001
From: Marius Vikhammer <marius.vikhammer@espressif.com>
Date: Wed, 3 Aug 2022 13:59:44 +0800
Subject: [PATCH 012/665] ulp-riscv: added lock API to provide mutual exclusion
 when sharing variables between the main CPU and the ULP.

---
 components/ulp/CMakeLists.txt                 |  4 +-
 components/ulp/cmake/CMakeLists.txt           |  4 +-
 .../test_apps/ulp_riscv/main/CMakeLists.txt   |  1 +
 .../test_apps/ulp_riscv/main/test_ulp_riscv.c | 45 ++++++++++++-------
 .../test_apps/ulp_riscv/main/ulp/test_main.c  | 36 ++++++++-------
 .../ulp_riscv/main/ulp/ulp_test_shared.h      | 24 ++++++++++
 .../ulp/ulp_riscv/include/ulp_riscv_lock.h    | 38 ++++++++++++++++
 .../shared/include/ulp_riscv_lock_shared.h    | 35 +++++++++++++++
 .../include/ulp_riscv_lock_ulp_core.h         | 39 ++++++++++++++++
 .../ulp/ulp_riscv/ulp_core/ulp_riscv_lock.c   | 21 +++++++++
 components/ulp/ulp_riscv/ulp_riscv_lock.c     | 27 +++++++++++
 docs/doxygen/Doxyfile_esp32s2                 |  2 +
 docs/doxygen/Doxyfile_esp32s3                 |  2 +
 docs/en/api-reference/system/ulp-risc-v.rst   | 15 ++++++-
 14 files changed, 260 insertions(+), 33 deletions(-)
 create mode 100644 components/ulp/test_apps/ulp_riscv/main/ulp/ulp_test_shared.h
 create mode 100644 components/ulp/ulp_riscv/include/ulp_riscv_lock.h
 create mode 100644 components/ulp/ulp_riscv/shared/include/ulp_riscv_lock_shared.h
 create mode 100644 components/ulp/ulp_riscv/ulp_core/include/ulp_riscv_lock_ulp_core.h
 create mode 100644 components/ulp/ulp_riscv/ulp_core/ulp_riscv_lock.c
 create mode 100644 components/ulp/ulp_riscv/ulp_riscv_lock.c

diff --git a/components/ulp/CMakeLists.txt b/components/ulp/CMakeLists.txt
index ebbab38890..3e5c1f71e1 100644
--- a/components/ulp/CMakeLists.txt
+++ b/components/ulp/CMakeLists.txt
@@ -24,10 +24,12 @@ if(CONFIG_SOC_ULP_SUPPORTED OR CONFIG_SOC_RISCV_COPROC_SUPPORTED)
     elseif(CONFIG_ULP_COPROC_TYPE_RISCV)
         list(APPEND srcs
             "ulp_riscv/ulp_riscv.c"
+            "ulp_riscv/ulp_riscv_lock.c"
             "ulp_riscv/ulp_riscv_adc.c")
 
         list(APPEND includes
-            ulp_riscv/include)
+            ulp_riscv/include
+            ulp_riscv/shared/include)
     endif()
 endif()
 
diff --git a/components/ulp/cmake/CMakeLists.txt b/components/ulp/cmake/CMakeLists.txt
index 028dfdeb98..db665973fe 100644
--- a/components/ulp/cmake/CMakeLists.txt
+++ b/components/ulp/cmake/CMakeLists.txt
@@ -75,6 +75,7 @@ if(ULP_COCPU_IS_RISCV)
     list(APPEND ULP_S_SOURCES
         "${IDF_PATH}/components/ulp/ulp_riscv/ulp_core/start.S"
         "${IDF_PATH}/components/ulp/ulp_riscv/ulp_core/ulp_riscv_adc.c"
+        "${IDF_PATH}/components/ulp/ulp_riscv/ulp_core/ulp_riscv_lock.c"
         "${IDF_PATH}/components/ulp/ulp_riscv/ulp_core/ulp_riscv_uart.c"
         "${IDF_PATH}/components/ulp/ulp_riscv/ulp_core/ulp_riscv_print.c"
         "${IDF_PATH}/components/ulp/ulp_riscv/ulp_core/ulp_riscv_utils.c")
@@ -100,7 +101,8 @@ if(ULP_COCPU_IS_RISCV)
     list(APPEND EXTRA_LINKER_ARGS "-Wl,--gc-sections")
     list(APPEND EXTRA_LINKER_ARGS "-Wl,-Map=\"${CMAKE_CURRENT_BINARY_DIR}/${ULP_APP_NAME}.map\"")
     #Makes the csr utillies for riscv visible:
-    target_include_directories(${ULP_APP_NAME} PRIVATE "${IDF_PATH}/components/ulp/ulp_riscv/ulp_core/include")
+    target_include_directories(${ULP_APP_NAME} PRIVATE "${IDF_PATH}/components/ulp/ulp_riscv/ulp_core/include"
+                                                       "${IDF_PATH}/components/ulp/ulp_riscv/shared/include")
     target_link_libraries(${ULP_APP_NAME} "-T \"${IDF_PATH}/components/ulp/ld/${IDF_TARGET}.periperals.ld\"")
     target_compile_definitions(${ULP_APP_NAME} PRIVATE IS_ULP_COCPU)
 
diff --git a/components/ulp/test_apps/ulp_riscv/main/CMakeLists.txt b/components/ulp/test_apps/ulp_riscv/main/CMakeLists.txt
index 3535f63068..3e153055b5 100644
--- a/components/ulp/test_apps/ulp_riscv/main/CMakeLists.txt
+++ b/components/ulp/test_apps/ulp_riscv/main/CMakeLists.txt
@@ -2,6 +2,7 @@ set(app_sources "test_app_main.c" "test_ulp_riscv.c")
 set(ulp_sources "ulp/test_main.c")
 
 idf_component_register(SRCS ${app_sources}
+                       INCLUDE_DIRS "ulp"
                        REQUIRES ulp unity
                        WHOLE_ARCHIVE)
 
diff --git a/components/ulp/test_apps/ulp_riscv/main/test_ulp_riscv.c b/components/ulp/test_apps/ulp_riscv/main/test_ulp_riscv.c
index 16c0211444..4f49eb7596 100644
--- a/components/ulp/test_apps/ulp_riscv/main/test_ulp_riscv.c
+++ b/components/ulp/test_apps/ulp_riscv/main/test_ulp_riscv.c
@@ -12,27 +12,14 @@
 #include "soc/sens_reg.h"
 #include "soc/rtc_periph.h"
 #include "ulp_riscv.h"
+#include "ulp_riscv_lock.h"
 #include "ulp_test_app.h"
+#include "ulp_test_shared.h"
 #include "unity.h"
 #include <sys/time.h>
 #include "freertos/FreeRTOS.h"
 #include "freertos/task.h"
 
-typedef enum{
-    RISCV_READ_WRITE_TEST = 1,
-    RISCV_DEEP_SLEEP_WAKEUP_TEST,
-    RISCV_LIGHT_SLEEP_WAKEUP_TEST,
-    RISCV_STOP_TEST,
-    RISCV_NO_COMMAND,
-} riscv_test_commands_t;
-
-typedef enum {
-    RISCV_COMMAND_OK = 1,
-    RISCV_COMMAND_NOK,
-    RISCV_COMMAND_INVALID,
-} riscv_test_command_reply_t;
-
-#define XOR_MASK 0xDEADBEEF
 #define ULP_WAKEUP_PERIOD 1000000 // 1 second
 
 extern const uint8_t ulp_main_bin_start[] asm("_binary_ulp_test_app_bin_start");
@@ -212,3 +199,31 @@ TEST_CASE("ULP-RISC-V is able to wakeup main CPU from deep sleep", "[ulp][reset=
     esp_deep_sleep_start();
     UNITY_TEST_FAIL(__LINE__, "Should not get here!");
 }
+
+TEST_CASE("ULP-RISC-V mutex", "[ulp]")
+{
+    /* Load ULP RISC-V firmware and start the ULP RISC-V Coprocessor */
+    load_and_start_ulp_firmware();
+
+    /* Setup test data */
+    ulp_riscv_incrementer = 0;
+    ulp_main_cpu_reply = RISCV_NO_COMMAND;
+    ulp_main_cpu_command = RISCV_MUTEX_TEST;
+
+    ulp_riscv_lock_t *lock = (ulp_riscv_lock_t*)&ulp_lock;
+
+    for (int i = 0; i < MUTEX_TEST_ITERATIONS; i++) {
+        ulp_riscv_lock_acquire(lock);
+        ulp_riscv_incrementer++;
+        ulp_riscv_lock_release(lock);
+    }
+
+    while(ulp_main_cpu_reply != RISCV_COMMAND_OK) {
+        // Wait for ULP to finish
+    }
+
+    /* If the variable is protected there should be no race conditions
+       results should be the sum of increments made by ULP and by main CPU
+    */
+    TEST_ASSERT_EQUAL(2*MUTEX_TEST_ITERATIONS, ulp_riscv_incrementer);
+}
diff --git a/components/ulp/test_apps/ulp_riscv/main/ulp/test_main.c b/components/ulp/test_apps/ulp_riscv/main/ulp/test_main.c
index 16a432571c..1a531cfac2 100644
--- a/components/ulp/test_apps/ulp_riscv/main/ulp/test_main.c
+++ b/components/ulp/test_apps/ulp_riscv/main/ulp/test_main.c
@@ -9,22 +9,9 @@
 #include <stdbool.h>
 #include "ulp_riscv_utils.h"
 #include "ulp_riscv_gpio.h"
+#include "ulp_riscv_lock_ulp_core.h"
+#include "ulp_test_shared.h"
 
-typedef enum{
-    RISCV_READ_WRITE_TEST = 1,
-    RISCV_DEEP_SLEEP_WAKEUP_TEST,
-    RISCV_LIGHT_SLEEP_WAKEUP_TEST,
-    RISCV_STOP_TEST,
-    RISCV_NO_COMMAND,
-} riscv_test_commands_t;
-
-typedef enum {
-    RISCV_COMMAND_OK = 1,
-    RISCV_COMMAND_NOK,
-    RISCV_COMMAND_INVALID,
-} riscv_test_command_reply_t;
-
-#define XOR_MASK 0xDEADBEEF
 
 volatile riscv_test_commands_t main_cpu_command = RISCV_NO_COMMAND;
 volatile riscv_test_command_reply_t main_cpu_reply = RISCV_COMMAND_INVALID;
@@ -33,6 +20,9 @@ volatile uint32_t riscv_test_data_in = 0;
 volatile uint32_t riscv_test_data_out = 0;
 volatile uint32_t riscv_counter = 0;
 
+volatile uint32_t riscv_incrementer = 0;
+ulp_riscv_lock_t lock;
+
 void handle_commands(riscv_test_commands_t cmd)
 {
     riscv_counter++;
@@ -87,6 +77,21 @@ void handle_commands(riscv_test_commands_t cmd)
 
             break;
 
+        case RISCV_MUTEX_TEST:
+            /* Echo the command ID back to the main CPU */
+            command_resp = RISCV_MUTEX_TEST;
+
+            for (int i = 0; i < MUTEX_TEST_ITERATIONS; i++) {
+                ulp_riscv_lock_acquire(&lock);
+                riscv_incrementer++;
+                ulp_riscv_lock_release(&lock);
+            }
+            /* Set the command reply status */
+            main_cpu_reply = RISCV_COMMAND_OK;
+            main_cpu_command = RISCV_NO_COMMAND;
+
+            break;
+
         case RISCV_NO_COMMAND:
             main_cpu_reply = RISCV_COMMAND_OK;
             break;
@@ -99,6 +104,7 @@ void handle_commands(riscv_test_commands_t cmd)
 
 int main (void)
 {
+
     while (1) {
         handle_commands(main_cpu_command);
         break;
diff --git a/components/ulp/test_apps/ulp_riscv/main/ulp/ulp_test_shared.h b/components/ulp/test_apps/ulp_riscv/main/ulp/ulp_test_shared.h
new file mode 100644
index 0000000000..c12f828ad5
--- /dev/null
+++ b/components/ulp/test_apps/ulp_riscv/main/ulp/ulp_test_shared.h
@@ -0,0 +1,24 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+#pragma once
+
+#define MUTEX_TEST_ITERATIONS 100000
+#define XOR_MASK 0xDEADBEEF
+
+typedef enum{
+    RISCV_READ_WRITE_TEST = 1,
+    RISCV_DEEP_SLEEP_WAKEUP_TEST,
+    RISCV_LIGHT_SLEEP_WAKEUP_TEST,
+    RISCV_STOP_TEST,
+    RISCV_MUTEX_TEST,
+    RISCV_NO_COMMAND,
+} riscv_test_commands_t;
+
+typedef enum {
+    RISCV_COMMAND_OK = 1,
+    RISCV_COMMAND_NOK,
+    RISCV_COMMAND_INVALID,
+} riscv_test_command_reply_t;
diff --git a/components/ulp/ulp_riscv/include/ulp_riscv_lock.h b/components/ulp/ulp_riscv/include/ulp_riscv_lock.h
new file mode 100644
index 0000000000..597e3ed463
--- /dev/null
+++ b/components/ulp/ulp_riscv/include/ulp_riscv_lock.h
@@ -0,0 +1,38 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#include "ulp_riscv_lock_shared.h"
+
+/**
+ * @brief Locks are based on the Peterson's algorithm, https://en.wikipedia.org/wiki/Peterson%27s_algorithm
+ *
+ */
+
+/**
+ * @brief Acquire the lock, preventing the ULP from taking until released. Spins until lock is acquired.
+ *
+ * @note  The lock is only designed for being used by a single thread on the main CPU,
+ *        it is not safe to try to acquire it from multiple threads.
+ *
+ * @param lock Pointer to lock struct, shared with ULP
+ */
+void ulp_riscv_lock_acquire(ulp_riscv_lock_t *lock);
+
+/**
+ * @brief Release the lock
+ *
+ * @param lock Pointer to lock struct, shared with ULP
+ */
+void ulp_riscv_lock_release(ulp_riscv_lock_t *lock);
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/ulp/ulp_riscv/shared/include/ulp_riscv_lock_shared.h b/components/ulp/ulp_riscv/shared/include/ulp_riscv_lock_shared.h
new file mode 100644
index 0000000000..67c12dac8c
--- /dev/null
+++ b/components/ulp/ulp_riscv/shared/include/ulp_riscv_lock_shared.h
@@ -0,0 +1,35 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdbool.h>
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/**
+ * @brief Enum representing which processor is allowed to enter the critical section
+ *
+ */
+typedef enum {
+    ULP_RISCV_LOCK_TURN_ULP,        /*!< ULP's turn to enter the critical section */
+    ULP_RISCV_LOCK_TURN_MAIN_CPU,   /*!< Main CPU's turn to enter the critical section */
+} ulp_riscv_lock_turn_t;
+
+/**
+ * @brief Structure representing a lock shared between ULP and main CPU
+ *
+ */
+typedef struct {
+    volatile bool critical_section_flag_ulp;        /*!<  ULP wants to enter the critical sections */
+    volatile bool critical_section_flag_main_cpu;   /*!<  Main CPU wants to enter the critical sections */
+    volatile ulp_riscv_lock_turn_t turn;            /*!<  Which CPU is allowed to enter the critical section */
+} ulp_riscv_lock_t;
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/ulp/ulp_riscv/ulp_core/include/ulp_riscv_lock_ulp_core.h b/components/ulp/ulp_riscv/ulp_core/include/ulp_riscv_lock_ulp_core.h
new file mode 100644
index 0000000000..4f403058a1
--- /dev/null
+++ b/components/ulp/ulp_riscv/ulp_core/include/ulp_riscv_lock_ulp_core.h
@@ -0,0 +1,39 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include "ulp_riscv_lock_shared.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+
+/**
+ * @brief Locks are based on the Peterson's algorithm, https://en.wikipedia.org/wiki/Peterson%27s_algorithm
+ *
+ */
+
+/**
+ * @brief Acquire the lock, preventing the main CPU from taking until released. Spins until lock is acquired.
+ *
+ * @note  The lock is only designed for being used by a single thread on the ULP,
+ *        it is not safe to try to acquire it from multiple threads.
+ *
+ * @param lock Pointer to lock struct, shared with main CPU
+ */
+void ulp_riscv_lock_acquire(ulp_riscv_lock_t *lock);
+
+/**
+ * @brief Release the lock
+ *
+ * @param lock Pointer to lock struct, shared with main CPU
+ */
+void ulp_riscv_lock_release(ulp_riscv_lock_t *lock);
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/ulp/ulp_riscv/ulp_core/ulp_riscv_lock.c b/components/ulp/ulp_riscv/ulp_core/ulp_riscv_lock.c
new file mode 100644
index 0000000000..d6f3b95dbd
--- /dev/null
+++ b/components/ulp/ulp_riscv/ulp_core/ulp_riscv_lock.c
@@ -0,0 +1,21 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#include "ulp_riscv_lock.h"
+#include "ulp_riscv_lock_shared.h"
+
+void ulp_riscv_lock_acquire(ulp_riscv_lock_t *lock)
+{
+    lock->critical_section_flag_ulp = true;
+    lock->turn = ULP_RISCV_LOCK_TURN_MAIN_CPU;
+
+    while (lock->critical_section_flag_main_cpu && (lock->turn == ULP_RISCV_LOCK_TURN_MAIN_CPU)) {
+    }
+}
+
+void ulp_riscv_lock_release(ulp_riscv_lock_t *lock)
+{
+    lock->critical_section_flag_ulp = false;
+}
diff --git a/components/ulp/ulp_riscv/ulp_riscv_lock.c b/components/ulp/ulp_riscv/ulp_riscv_lock.c
new file mode 100644
index 0000000000..cab59a8d0e
--- /dev/null
+++ b/components/ulp/ulp_riscv/ulp_riscv_lock.c
@@ -0,0 +1,27 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#include "ulp_riscv_lock.h"
+#include "ulp_riscv_lock_shared.h"
+
+#include <assert.h>
+
+void ulp_riscv_lock_acquire(ulp_riscv_lock_t *lock)
+{
+    assert(lock);
+
+    lock->critical_section_flag_main_cpu = true;
+    lock->turn = ULP_RISCV_LOCK_TURN_ULP;
+
+    while (lock->critical_section_flag_ulp && (lock->turn == ULP_RISCV_LOCK_TURN_ULP)) {
+    }
+}
+
+void ulp_riscv_lock_release(ulp_riscv_lock_t *lock)
+{
+    assert(lock);
+
+    lock->critical_section_flag_main_cpu = false;
+}
diff --git a/docs/doxygen/Doxyfile_esp32s2 b/docs/doxygen/Doxyfile_esp32s2
index f74884ca20..0aa2a6e963 100644
--- a/docs/doxygen/Doxyfile_esp32s2
+++ b/docs/doxygen/Doxyfile_esp32s2
@@ -25,6 +25,8 @@ INPUT += \
          $(PROJECT_PATH)/components/touch_element/include/touch_element/touch_slider.h \
          $(PROJECT_PATH)/components/ulp/ulp_common/include/$(IDF_TARGET)/ulp_common_defs.h \
          $(PROJECT_PATH)/components/ulp/ulp_fsm/include/$(IDF_TARGET)/ulp.h \
+         $(PROJECT_PATH)/components/ulp/ulp_riscv/include/ulp_riscv_lock.h \
+         $(PROJECT_PATH)/components/ulp/ulp_riscv/shared/include/ulp_riscv_lock_shared.h \
          $(PROJECT_PATH)/components/usb/include/usb/usb_helpers.h \
          $(PROJECT_PATH)/components/usb/include/usb/usb_host.h \
          $(PROJECT_PATH)/components/usb/include/usb/usb_types_ch9.h \
diff --git a/docs/doxygen/Doxyfile_esp32s3 b/docs/doxygen/Doxyfile_esp32s3
index 4c247aaffa..1f6738be6d 100644
--- a/docs/doxygen/Doxyfile_esp32s3
+++ b/docs/doxygen/Doxyfile_esp32s3
@@ -31,6 +31,8 @@ INPUT += \
          $(PROJECT_PATH)/components/soc/$(IDF_TARGET)/include/soc/touch_sensor_channel.h \
          $(PROJECT_PATH)/components/ulp/ulp_common/include/$(IDF_TARGET)/ulp_common_defs.h \
          $(PROJECT_PATH)/components/ulp/ulp_fsm/include/$(IDF_TARGET)/ulp.h \
+         $(PROJECT_PATH)/components/ulp/ulp_riscv/include/ulp_riscv_lock.h \
+         $(PROJECT_PATH)/components/ulp/ulp_riscv/shared/include/ulp_riscv_lock_shared.h \
          $(PROJECT_PATH)/components/usb/include/usb/usb_helpers.h \
          $(PROJECT_PATH)/components/usb/include/usb/usb_host.h \
          $(PROJECT_PATH)/components/usb/include/usb/usb_types_ch9.h \
diff --git a/docs/en/api-reference/system/ulp-risc-v.rst b/docs/en/api-reference/system/ulp-risc-v.rst
index a3088a0954..11b444be07 100644
--- a/docs/en/api-reference/system/ulp-risc-v.rst
+++ b/docs/en/api-reference/system/ulp-risc-v.rst
@@ -98,6 +98,18 @@ To access the ULP RISC-V program variables from the main program, the generated
         ulp_measurement_count = 64;
     }
 
+Mutual Exclusion
+^^^^^^^^^^^^^^^^
+
+If mutual exclusion is needed when accessing a variable shared between the main program and ULP then this can be achieved by using the ULP RISC-V lock API:
+
+ * :cpp:func:`ulp_riscv_lock_acquire`
+ * :cpp:func:`ulp_riscv_lock_release`
+
+The ULP does not have any hardware instructions to facilitate mutual exclusion so the lock API achieves this through a software algorithm (`Peterson's algorithm <https://en.wikipedia.org/wiki/Peterson%27s_algorithm>`_).
+
+The locks are intended to only be called from a single thread in the main program, and will not provide mutual exclusion if used simultaneously from multiple threads.
+
 Starting the ULP RISC-V Program
 -------------------------------
 
@@ -151,7 +163,6 @@ Keeping this in mind, here are some ways that may help you debug you ULP RISC-V
  * Trap signal: the ULP RISC-V has a hardware trap that will trigger under certain conditions, e.g. illegal instruction. This will cause the main CPU to be woken up with the wake-up cause :cpp:enumerator:`ESP_SLEEP_WAKEUP_COCPU_TRAP_TRIG`.
 
 
-
 Application Examples
 --------------------
 
@@ -163,3 +174,5 @@ API Reference
 -------------
 
 .. include-build-file:: inc/ulp_riscv.inc
+.. include-build-file:: inc/ulp_riscv_lock_shared.inc
+.. include-build-file:: inc/ulp_riscv_lock.inc

From 18e19ba3ec1de0a831e58f4e8b58ee2dc691bb89 Mon Sep 17 00:00:00 2001
From: Marius Vikhammer <marius.vikhammer@espressif.com>
Date: Mon, 8 Aug 2022 13:29:17 +0800
Subject: [PATCH 013/665] ci: fix base_mac_address test failure for S2 chips

Some esp32s2 chips was burned with one MAC address by mistake.
The MAC address code contains a special case for these chips,
update MR to handle this special case.
---
 .../pytest_base_mac_address.py                | 24 +++++++++++++++----
 1 file changed, 19 insertions(+), 5 deletions(-)

diff --git a/examples/system/base_mac_address/pytest_base_mac_address.py b/examples/system/base_mac_address/pytest_base_mac_address.py
index ee3dcb7381..a5ec6f03c4 100644
--- a/examples/system/base_mac_address/pytest_base_mac_address.py
+++ b/examples/system/base_mac_address/pytest_base_mac_address.py
@@ -12,16 +12,30 @@ def test_base_mac_address(dut: Dut) -> None:
     hex_r = r', '.join((r'0x([0-9a-f]{1,2})',) * 6)
     mac_m = dut.expect(r'BASE_MAC: Using "' + hex_r + r'" as base MAC address', timeout=5).groups()
 
-    def get_expected_mac_string(increment: int) -> str:
+    def get_expected_mac_string(increment: int, target: str) -> str:
         '''
         Return the string representation of the MAC address mac_m with the last octet incremented.
         mac_m is an array of strings in hexa-decimal format without the '0x' prefix.
         '''
+        # as a result of some esp32s2 chips burned with one MAC address by mistake,
+        # there are some MAC address are reserved for this bug fix.
+        # related mistake MAC address is 0x7cdfa1003000~0x7cdfa1005fff,
+        # reserved MAC address is 0x7cdfa1020000~0x7cdfa1022fff (MAC address + 0x1d000).
+        if target == 'esp32s2' and increment == 1:
+            hex_string = ''.join([m.decode('utf8').rjust(2, '0') for m in mac_m])
+            mac_bytes = int(hex_string, 16)
+
+            if mac_bytes >= int('7cdfa1003000', 16) and mac_bytes <= int('7cdfa1005fff', 16):
+                mac_bytes += int('1d000', 16)
+                hex_string = f'{mac_bytes:x}'
+                # Format the new string to match the expected output from the app (includes stripping leading zeroes)
+                return ', '.join('0x{}'.format(hex_string[i:i + 2].lstrip('0')) for i in range(0, len(hex_string), 2))
+
         return ', '.join(['0x{}'.format(m.decode('utf8')) for m in mac_m[:-1]] + [hex(int(mac_m[-1], 16) + increment)])
 
-    dut.expect_exact('WIFI_STA MAC: ' + get_expected_mac_string(0), timeout=2)
-    dut.expect_exact('SoftAP MAC: ' + get_expected_mac_string(1))
+    dut.expect_exact('WIFI_STA MAC: ' + get_expected_mac_string(0, dut.target), timeout=2)
+    dut.expect_exact('SoftAP MAC: ' + get_expected_mac_string(1, dut.target))
 
     if dut.target != 'esp32s2':
-        dut.expect_exact('BT MAC: ' + get_expected_mac_string(2))
-        dut.expect_exact('Ethernet MAC: ' + get_expected_mac_string(3))
+        dut.expect_exact('BT MAC: ' + get_expected_mac_string(2, dut.target))
+        dut.expect_exact('Ethernet MAC: ' + get_expected_mac_string(3, dut.target))

From f2bca9e71ea4f9bda1daba814cf482da6a8bc94e Mon Sep 17 00:00:00 2001
From: Marius Vikhammer <marius.vikhammer@espressif.com>
Date: Mon, 8 Aug 2022 14:06:59 +0800
Subject: [PATCH 014/665] ci: re-enable running S3 tests by default

---
 .gitlab/ci/dependencies/dependencies.yml | 60 ------------------------
 .gitlab/ci/rules.yml                     | 23 +++++++--
 2 files changed, 19 insertions(+), 64 deletions(-)

diff --git a/.gitlab/ci/dependencies/dependencies.yml b/.gitlab/ci/dependencies/dependencies.yml
index 15adcae2d4..9488e093f7 100644
--- a/.gitlab/ci/dependencies/dependencies.yml
+++ b/.gitlab/ci/dependencies/dependencies.yml
@@ -77,45 +77,6 @@ build:integration_test:
   included_in:
     - build:target_test
 
-# -------------
-# Special Cases
-# -------------
-"build:{0}-esp32s3":
-  matrix:
-    - *target_test
-  labels:
-    - build
-    - "{0}"
-    - target_test
-  patterns:
-    - build_components
-    - build_system
-    - build_target_test
-    - "{0}"
-    - "build-{0}"
-  included_in:
-    - "build:{0}"
-    - build:target_test
-
-"build:component_ut-esp32s3":
-  matrix:
-    - *target_test
-  labels:
-    - build
-    - component_ut
-    - unit_test
-    - target_test
-  patterns:
-    - build_components
-    - build_system
-    - build_target_test
-    - component_ut
-    - unit_test
-    - build-component_ut
-    - build-unit_test
-  included_in:
-    - "build:{0}"
-    - build:target_test
 
 ####################
 # Target Test Jobs #
@@ -214,27 +175,6 @@ build:integration_test:
     - "build:component_ut-esp32c2"
     - build:target_test
 
-# due to the lack of runners, s3 tests will only be triggered by label
-"test:{0}-esp32s3":
-  matrix:
-    - *target_test
-  labels:
-    - "{0}_esp32s3"
-  included_in:
-    - "build:{0}"
-    - "build:{0}-esp32s3"
-    - build:target_test
-
-# overwrite the esp32s3 component ut again
-"test:component_ut-esp32s3": # component_ut will trigger by unit_test as well, since now we have 2 kinds of UT
-  labels:
-    - "component_ut_esp32s3"
-    - "unit_test_esp32s3"
-  included_in:
-    - build:component_ut
-    - "build:component_ut-esp32s3"
-    - build:target_test
-
 "test:integration_test":
   labels:
     - integration_test
diff --git a/.gitlab/ci/rules.yml b/.gitlab/ci/rules.yml
index 5aad86a7ce..97edcf4dbc 100644
--- a/.gitlab/ci/rules.yml
+++ b/.gitlab/ci/rules.yml
@@ -498,8 +498,6 @@
       changes: *patterns-build_system
     - <<: *if-dev-push
       changes: *patterns-component_ut
-    - <<: *if-dev-push
-      changes: *patterns-unit_test
 
 .rules:build:component_ut-esp32:
   rules:
@@ -606,8 +604,6 @@
       changes: *patterns-build_system
     - <<: *if-dev-push
       changes: *patterns-component_ut
-    - <<: *if-dev-push
-      changes: *patterns-unit_test
 
 .rules:build:custom_test:
   rules:
@@ -1473,8 +1469,13 @@
     - <<: *if-protected
     - <<: *if-label-build-only
       when: never
+    - <<: *if-label-component_ut
     - <<: *if-label-component_ut_esp32s3
+    - <<: *if-label-target_test
+    - <<: *if-label-unit_test
     - <<: *if-label-unit_test_esp32s3
+    - <<: *if-dev-push
+      changes: *patterns-component_ut
 
 .rules:test:component_ut-esp32s3-bt:
   rules:
@@ -1808,7 +1809,11 @@
     - <<: *if-protected
     - <<: *if-label-build-only
       when: never
+    - <<: *if-label-custom_test
     - <<: *if-label-custom_test_esp32s3
+    - <<: *if-label-target_test
+    - <<: *if-dev-push
+      changes: *patterns-custom_test
 
 .rules:test:custom_test-esp32s3-bt:
   rules:
@@ -2198,7 +2203,13 @@
     - <<: *if-protected
     - <<: *if-label-build-only
       when: never
+    - <<: *if-label-example_test
     - <<: *if-label-example_test_esp32s3
+    - <<: *if-label-target_test
+    - <<: *if-dev-push
+      changes: *patterns-build-example_test
+    - <<: *if-dev-push
+      changes: *patterns-example_test
 
 .rules:test:example_test-esp32s3-bt:
   rules:
@@ -2582,7 +2593,11 @@
     - <<: *if-protected
     - <<: *if-label-build-only
       when: never
+    - <<: *if-label-target_test
+    - <<: *if-label-unit_test
     - <<: *if-label-unit_test_esp32s3
+    - <<: *if-dev-push
+      changes: *patterns-unit_test
 
 .rules:test:unit_test-esp32s3-bt:
   rules:

From abd754f48794479c021b0d5394634813147aa6f4 Mon Sep 17 00:00:00 2001
From: Roland Dobai <roland@espressif.com>
Date: Mon, 8 Aug 2022 09:43:31 +0200
Subject: [PATCH 015/665] Tools: Detect missing component manager and print
 proper error message

---
 tools/idf.py | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/tools/idf.py b/tools/idf.py
index 2a705e556d..0b91e13ff0 100755
--- a/tools/idf.py
+++ b/tools/idf.py
@@ -39,6 +39,8 @@ try:
     from idf_py_actions.errors import FatalError  # noqa: E402
     from idf_py_actions.tools import (PropertyDict, executable_exists, get_target, idf_version,  # noqa: E402
                                       merge_action_lists, realpath)
+    if os.getenv('IDF_COMPONENT_MANAGER') != '0':
+        from idf_component_manager import idf_extensions
 except ImportError:
     # For example, importing click could cause this.
     print('Please use idf.py only in an ESP-IDF shell environment.', file=sys.stderr)
@@ -672,7 +674,6 @@ def init_cli(verbose_output: List=None) -> Any:
 
     # Load component manager idf.py extensions if not explicitly disabled
     if os.getenv('IDF_COMPONENT_MANAGER') != '0':
-        from idf_component_manager import idf_extensions
         extensions.append(('component_manager_ext', idf_extensions))
 
     # Optional load `pyclang` for additional clang-tidy related functionalities

From d91c8759c00576e5a46135b1a113dcec54dfaaad Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Thu, 4 Aug 2022 13:08:48 +0800
Subject: [PATCH 016/665] driver: remove -Wno-format flag

---
 components/console/linenoise/linenoise.h      |  1 +
 components/driver/CMakeLists.txt              |  2 --
 components/driver/deprecated/i2s_legacy.c     | 10 ++++-----
 components/driver/deprecated/rmt_legacy.c     |  8 +++----
 .../deprecated/rtc_temperature_legacy.c       |  2 +-
 components/driver/gpio/dedic_gpio.c           | 10 ++++-----
 components/driver/gpio/gpio.c                 |  2 +-
 components/driver/gptimer.c                   | 12 +++++-----
 components/driver/i2s/i2s_common.c            | 10 ++++-----
 components/driver/i2s/i2s_pdm.c               |  4 ++--
 components/driver/i2s/i2s_std.c               |  2 +-
 components/driver/i2s/i2s_tdm.c               |  4 ++--
 components/driver/ledc.c                      | 22 +++++++++----------
 components/driver/mcpwm/mcpwm_com.c           |  2 +-
 components/driver/mcpwm/mcpwm_gen.c           |  2 +-
 components/driver/mcpwm/mcpwm_oper.c          |  2 +-
 components/driver/mcpwm/mcpwm_timer.c         |  4 ++--
 components/driver/pulse_cnt.c                 |  2 +-
 components/driver/rmt/rmt_common.c            |  4 ++--
 components/driver/rmt/rmt_rx.c                |  6 ++---
 components/driver/rmt/rmt_tx.c                |  8 +++----
 components/driver/sdm.c                       |  2 +-
 components/driver/sdmmc_host.c                |  2 +-
 components/driver/sdmmc_transaction.c         | 12 +++++-----
 components/driver/sdspi_host.c                |  4 ++--
 components/driver/sdspi_transaction.c         |  2 +-
 components/driver/temperature_sensor.c        |  2 +-
 .../i2s_test_apps/i2s/main/CMakeLists.txt     |  1 -
 .../i2s_test_apps/i2s/main/test_i2s.c         | 13 ++++++-----
 .../legacy_i2s_driver/main/CMakeLists.txt     |  1 -
 .../legacy_i2s_driver/main/test_legacy_i2s.c  | 13 ++++++-----
 .../test_apps/mcpwm/main/CMakeLists.txt       |  1 -
 .../test_apps/mcpwm/main/test_mcpwm_cap.c     |  7 +++---
 .../test_apps/mcpwm/main/test_mcpwm_cmpr.c    |  3 ++-
 .../test_apps/mcpwm/main/test_mcpwm_iram.c    |  3 ++-
 components/esp_lcd/CMakeLists.txt             |  1 -
 components/esp_lcd/include/esp_lcd_panel_io.h |  2 +-
 components/esp_lcd/src/esp_lcd_panel_io_i2s.c |  6 ++---
 components/esp_lcd/src/esp_lcd_panel_io_i80.c |  2 +-
 components/esp_lcd/src/esp_lcd_rgb_panel.c    |  2 +-
 .../test_apps/rgb_lcd/main/CMakeLists.txt     |  1 -
 .../test_apps/rgb_lcd/main/test_rgb_panel.c   |  3 ++-
 .../adc/continuous_read/main/CMakeLists.txt   |  1 -
 .../main/continuous_read_main.c               |  2 +-
 .../gpio/generic_gpio/main/CMakeLists.txt     |  1 -
 .../generic_gpio/main/gpio_example_main.c     |  5 +++--
 .../components/matrix_keyboard/CMakeLists.txt |  1 -
 .../matrix_keyboard/src/matrix_keyboard.c     | 20 +++++------------
 .../gpio/matrix_keyboard/main/CMakeLists.txt  |  1 -
 .../main/matrix_keyboard_example_main.c       |  4 ++--
 .../i2c/i2c_self_test/main/CMakeLists.txt     |  3 +--
 .../i2c/i2c_self_test/main/i2c_example_main.c |  2 +-
 .../i2c/i2c_tools/main/CMakeLists.txt         |  3 +--
 .../i2c/i2c_tools/main/cmd_i2ctools.c         |  2 +-
 .../i2s/i2s_adc_dac/main/CMakeLists.txt       |  1 -
 .../i2s/i2s_adc_dac/main/app_main.c           |  6 ++---
 .../lcd/rgb_panel/main/CMakeLists.txt         |  2 --
 .../main/CMakeLists.txt                       |  1 -
 .../mcpwm_bldc_hall_control_example_main.c    |  2 +-
 .../mcpwm_capture_hc_sr04/main/CMakeLists.txt |  1 -
 .../peripherals/sdio/host/main/CMakeLists.txt |  1 -
 .../peripherals/sdio/host/main/app_main.c     |  2 +-
 .../spi_master/lcd/main/CMakeLists.txt        |  2 --
 .../lcd/main/spi_master_example_main.c        |  3 ++-
 .../append_mode/slave/main/CMakeLists.txt     |  1 -
 .../seg_master/main/CMakeLists.txt            |  1 -
 .../segment_mode/seg_master/main/app_main.c   |  8 +++----
 .../seg_slave/main/CMakeLists.txt             |  1 -
 .../segment_mode/seg_slave/main/app_main.c    |  2 +-
 .../temp_sensor/main/CMakeLists.txt           |  3 +--
 .../main/CMakeLists.txt                       |  1 -
 .../twai_network_example_listen_only_main.c   |  2 +-
 .../twai_network_master/main/CMakeLists.txt   |  1 -
 .../main/twai_network_example_master_main.c   |  2 +-
 .../twai_network_slave/main/CMakeLists.txt    |  1 -
 .../main/twai_network_example_slave_main.c    |  2 +-
 tools/ci/check_copyright_ignore.txt           |  1 -
 tools/ci/check_public_headers_exceptions.txt  | 12 ----------
 78 files changed, 132 insertions(+), 174 deletions(-)

diff --git a/components/console/linenoise/linenoise.h b/components/console/linenoise/linenoise.h
index 730ba9b5b1..98876104aa 100644
--- a/components/console/linenoise/linenoise.h
+++ b/components/console/linenoise/linenoise.h
@@ -44,6 +44,7 @@ extern "C" {
 #endif
 
 #include <stdbool.h>
+#include <stddef.h>
 
 typedef struct linenoiseCompletions {
   size_t len;
diff --git a/components/driver/CMakeLists.txt b/components/driver/CMakeLists.txt
index 729db55b13..4e65c15274 100644
--- a/components/driver/CMakeLists.txt
+++ b/components/driver/CMakeLists.txt
@@ -125,5 +125,3 @@ else()
                         REQUIRES esp_pm esp_ringbuf freertos soc hal esp_hw_support
                         LDFRAGMENTS linker.lf)
 endif()
-
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/components/driver/deprecated/i2s_legacy.c b/components/driver/deprecated/i2s_legacy.c
index 3fe8cc17df..2e36ab2608 100644
--- a/components/driver/deprecated/i2s_legacy.c
+++ b/components/driver/deprecated/i2s_legacy.c
@@ -535,7 +535,7 @@ static esp_err_t i2s_alloc_dma_buffer(i2s_port_t i2s_num, i2s_dma_t *dma_obj)
     if (p_i2s[i2s_num]->dir & I2S_DIR_RX) {
         i2s_ll_rx_set_eof_num(p_i2s[i2s_num]->hal.dev, dma_obj->buf_size);
     }
-    ESP_LOGD(TAG, "DMA Malloc info, datalen=blocksize=%d, dma_desc_num=%d", dma_obj->buf_size, buf_cnt);
+    ESP_LOGD(TAG, "DMA Malloc info, datalen=blocksize=%d, dma_desc_num=%"PRIu32, dma_obj->buf_size, buf_cnt);
     return ESP_OK;
 err:
     /* Delete DMA buffer if failed to allocate memory */
@@ -644,9 +644,9 @@ static uint32_t i2s_config_source_clock(i2s_port_t i2s_num, bool use_apll, uint3
             return 0;
         }
         if (ret == ESP_ERR_INVALID_STATE) {
-            ESP_LOGW(TAG, "APLL is occupied already, it is working at %d Hz", real_freq);
+            ESP_LOGW(TAG, "APLL is occupied already, it is working at %"PRIu32" Hz", real_freq);
         }
-        ESP_LOGD(TAG, "APLL expected frequency is %d Hz, real frequency is %d Hz", expt_freq, real_freq);
+        ESP_LOGD(TAG, "APLL expected frequency is %"PRIu32" Hz, real frequency is %"PRIu32" Hz", expt_freq, real_freq);
         /* In APLL mode, there is no sclk but only mclk, so return 0 here to indicate APLL mode */
         return real_freq;
     }
@@ -804,7 +804,7 @@ static esp_err_t i2s_calculate_clock(i2s_port_t i2s_num, i2s_hal_clock_info_t *c
 
     /* Calculate clock for common mode */
     ESP_RETURN_ON_ERROR(i2s_calculate_common_clock(i2s_num, clk_info), TAG, "Common clock calculate failed");
-    ESP_LOGD(TAG, "[sclk] %d [mclk] %d [mclk_div] %d [bclk] %d [bclk_div] %d",
+    ESP_LOGD(TAG, "[sclk] %"PRIu32" [mclk] %"PRIu32" [mclk_div] %d [bclk] %"PRIu32" [bclk_div] %d",
              clk_info->sclk, clk_info->mclk, clk_info->mclk_div, clk_info->bclk, clk_info->bclk_div);
     return ESP_OK;
 }
@@ -1077,7 +1077,7 @@ esp_err_t i2s_set_clk(i2s_port_t i2s_num, uint32_t rate, uint32_t bits_cfg, i2s_
             slot_mask = (slot_cfg->slot_mode == I2S_SLOT_MODE_MONO) ? 1 : 2;
         }
         ESP_RETURN_ON_FALSE(p_i2s[i2s_num]->total_slot >= (32 - __builtin_clz(slot_mask)), ESP_ERR_INVALID_ARG, TAG,
-                            "The max channel number can't be greater than CH%d\n", p_i2s[i2s_num]->total_slot);
+                            "The max channel number can't be greater than CH%"PRIu32, p_i2s[i2s_num]->total_slot);
         p_i2s[i2s_num]->active_slot = __builtin_popcount(slot_mask);
     } else
 #endif
diff --git a/components/driver/deprecated/rmt_legacy.c b/components/driver/deprecated/rmt_legacy.c
index 53a8e6c79e..d0aadbb618 100644
--- a/components/driver/deprecated/rmt_legacy.c
+++ b/components/driver/deprecated/rmt_legacy.c
@@ -586,11 +586,11 @@ static esp_err_t rmt_internal_config(rmt_dev_t *dev, const rmt_config_t *rmt_par
     s_rmt_source_clock_hz[channel] = rmt_source_clk_hz;
 #else
     if (s_rmt_source_clock_hz && rmt_source_clk_hz != s_rmt_source_clock_hz) {
-        ESP_LOGW(TAG, "RMT clock source has been configured to %d by other channel, now reconfigure it to %d", s_rmt_source_clock_hz, rmt_source_clk_hz);
+        ESP_LOGW(TAG, "RMT clock source has been configured to %"PRIu32" by other channel, now reconfigure it to %"PRIu32, s_rmt_source_clock_hz, rmt_source_clk_hz);
     }
     s_rmt_source_clock_hz = rmt_source_clk_hz;
 #endif
-    ESP_LOGD(TAG, "rmt_source_clk_hz: %d\n", rmt_source_clk_hz);
+    ESP_LOGD(TAG, "rmt_source_clk_hz: %"PRIu32, rmt_source_clk_hz);
 
     if (mode == RMT_MODE_TX) {
         uint16_t carrier_duty_percent = rmt_param->tx_config.carrier_duty_percent;
@@ -625,7 +625,7 @@ static esp_err_t rmt_internal_config(rmt_dev_t *dev, const rmt_config_t *rmt_par
         }
         RMT_EXIT_CRITICAL();
 
-        ESP_LOGD(TAG, "Rmt Tx Channel %u|Gpio %u|Sclk_Hz %u|Div %u|Carrier_Hz %u|Duty %u",
+        ESP_LOGD(TAG, "Rmt Tx Channel %u|Gpio %u|Sclk_Hz %"PRIu32"|Div %u|Carrier_Hz %"PRIu32"|Duty %u",
                  channel, gpio_num, rmt_source_clk_hz, clk_div, carrier_freq_hz, carrier_duty_percent);
     } else if (RMT_MODE_RX == mode) {
         uint8_t filter_cnt = rmt_param->rx_config.filter_ticks_thresh;
@@ -659,7 +659,7 @@ static esp_err_t rmt_internal_config(rmt_dev_t *dev, const rmt_config_t *rmt_par
 #endif
         RMT_EXIT_CRITICAL();
 
-        ESP_LOGD(TAG, "Rmt Rx Channel %u|Gpio %u|Sclk_Hz %u|Div %u|Thresold %u|Filter %u",
+        ESP_LOGD(TAG, "Rmt Rx Channel %u|Gpio %u|Sclk_Hz %"PRIu32"|Div %u|Thresold %u|Filter %u",
                  channel, gpio_num, rmt_source_clk_hz, clk_div, threshold, filter_cnt);
     }
 
diff --git a/components/driver/deprecated/rtc_temperature_legacy.c b/components/driver/deprecated/rtc_temperature_legacy.c
index eb69c7604e..965973dab7 100644
--- a/components/driver/deprecated/rtc_temperature_legacy.c
+++ b/components/driver/deprecated/rtc_temperature_legacy.c
@@ -145,7 +145,7 @@ esp_err_t temp_sensor_read_celsius(float *celsius)
     uint32_t tsens_out = 0;
     temp_sensor_get_config(&tsens);
     temp_sensor_read_raw(&tsens_out);
-    ESP_LOGV(TAG, "tsens_out %d", tsens_out);
+    ESP_LOGV(TAG, "tsens_out %"PRIu32, tsens_out);
     const tsens_dac_offset_t *dac = &dac_offset[tsens.dac_offset];
     *celsius = parse_temp_sensor_raw_value(tsens_out, dac->offset);
     if (*celsius < dac->range_min || *celsius > dac->range_max) {
diff --git a/components/driver/gpio/dedic_gpio.c b/components/driver/gpio/dedic_gpio.c
index 943dcdd2c4..b67217f7d8 100644
--- a/components/driver/gpio/dedic_gpio.c
+++ b/components/driver/gpio/dedic_gpio.c
@@ -67,7 +67,7 @@ struct dedic_gpio_bundle_t {
     int gpio_array[];    // array of GPIO numbers (configured by user)
 };
 
-static esp_err_t dedic_gpio_build_platform(uint32_t core_id)
+static esp_err_t dedic_gpio_build_platform(int core_id)
 {
     esp_err_t ret = ESP_OK;
     if (!s_platform[core_id]) {
@@ -196,7 +196,7 @@ esp_err_t dedic_gpio_new_bundle(const dedic_gpio_bundle_config_t *config, dedic_
     dedic_gpio_bundle_t *bundle = NULL;
     uint32_t out_mask = 0;
     uint32_t in_mask = 0;
-    uint32_t core_id = esp_cpu_get_core_id(); // dedicated GPIO will be binded to the CPU who invokes this API
+    int core_id = esp_cpu_get_core_id(); // dedicated GPIO will be binded to the CPU who invokes this API
 
     ESP_GOTO_ON_FALSE(config && ret_bundle, ESP_ERR_INVALID_ARG, err, TAG, "invalid argument");
     ESP_GOTO_ON_FALSE(config->gpio_array && config->array_size > 0, ESP_ERR_INVALID_ARG, err, TAG, "invalid GPIO array or size");
@@ -233,7 +233,7 @@ esp_err_t dedic_gpio_new_bundle(const dedic_gpio_bundle_config_t *config, dedic_
         }
         portEXIT_CRITICAL(&s_platform[core_id]->spinlock);
         ESP_GOTO_ON_FALSE(out_mask, ESP_ERR_NOT_FOUND, err, TAG, "no free outward channels on core[%d]", core_id);
-        ESP_LOGD(TAG, "new outward bundle(%p) on core[%d], offset=%d, mask(%x)", bundle, core_id, out_offset, out_mask);
+        ESP_LOGD(TAG, "new outward bundle(%p) on core[%d], offset=%"PRIu32", mask(%"PRIx32")", bundle, core_id, out_offset, out_mask);
     }
 
     // configure inwards channels
@@ -255,7 +255,7 @@ esp_err_t dedic_gpio_new_bundle(const dedic_gpio_bundle_config_t *config, dedic_
         }
         portEXIT_CRITICAL(&s_platform[core_id]->spinlock);
         ESP_GOTO_ON_FALSE(in_mask, ESP_ERR_NOT_FOUND, err, TAG, "no free inward channels on core[%d]", core_id);
-        ESP_LOGD(TAG, "new inward bundle(%p) on core[%d], offset=%d, mask(%x)", bundle, core_id, in_offset, in_mask);
+        ESP_LOGD(TAG, "new inward bundle(%p) on core[%d], offset=%"PRIu32", mask(%"PRIx32")", bundle, core_id, in_offset, in_mask);
     }
 
     // route dedicated GPIO channel signals to GPIO matrix
@@ -377,7 +377,7 @@ esp_err_t dedic_gpio_bundle_set_interrupt_and_callback(dedic_gpio_bundle_handle_
 {
     esp_err_t ret = ESP_OK;
     ESP_GOTO_ON_FALSE(bundle, ESP_ERR_INVALID_ARG, err, TAG, "invalid argument");
-    uint32_t core_id = esp_cpu_get_core_id();
+    int core_id = esp_cpu_get_core_id();
     // lazy alloc interrupt
     ESP_GOTO_ON_ERROR(dedic_gpio_install_interrupt(core_id), err, TAG, "allocate interrupt on core %d failed", core_id);
 
diff --git a/components/driver/gpio/gpio.c b/components/driver/gpio/gpio.c
index 0abbbeb5e0..4ced5e8baf 100644
--- a/components/driver/gpio/gpio.c
+++ b/components/driver/gpio/gpio.c
@@ -371,7 +371,7 @@ esp_err_t gpio_config(const gpio_config_t *pGPIOConfig)
                 gpio_pulldown_dis(io_num);
             }
 
-            ESP_LOGI(GPIO_TAG, "GPIO[%d]| InputEn: %d| OutputEn: %d| OpenDrain: %d| Pullup: %d| Pulldown: %d| Intr:%d ", io_num, input_en, output_en, od_en, pu_en, pd_en, pGPIOConfig->intr_type);
+            ESP_LOGI(GPIO_TAG, "GPIO[%"PRIu32"]| InputEn: %d| OutputEn: %d| OpenDrain: %d| Pullup: %d| Pulldown: %d| Intr:%d ", io_num, input_en, output_en, od_en, pu_en, pd_en, pGPIOConfig->intr_type);
             gpio_set_intr_type(io_num, pGPIOConfig->intr_type);
 
             if (pGPIOConfig->intr_type) {
diff --git a/components/driver/gptimer.c b/components/driver/gptimer.c
index 223277f127..21a5597088 100644
--- a/components/driver/gptimer.c
+++ b/components/driver/gptimer.c
@@ -71,9 +71,9 @@ typedef enum {
 struct gptimer_t {
     gptimer_group_t *group;
     int timer_id;
-    unsigned int resolution_hz;
-    unsigned long long reload_count;
-    unsigned long long alarm_count;
+    uint32_t resolution_hz;
+    uint64_t reload_count;
+    uint64_t alarm_count;
     gptimer_count_direction_t direction;
     timer_hal_context_t hal;
     gptimer_fsm_t fsm;
@@ -164,7 +164,7 @@ esp_err_t gptimer_new_timer(const gptimer_config_t *config, gptimer_handle_t *re
     esp_err_t ret = ESP_OK;
     gptimer_t *timer = NULL;
     ESP_GOTO_ON_FALSE(config && ret_timer, ESP_ERR_INVALID_ARG, err, TAG, "invalid argument");
-    ESP_GOTO_ON_FALSE(config->resolution_hz, ESP_ERR_INVALID_ARG, err, TAG, "invalid timer resolution:%d", config->resolution_hz);
+    ESP_GOTO_ON_FALSE(config->resolution_hz, ESP_ERR_INVALID_ARG, err, TAG, "invalid timer resolution:%"PRIu32, config->resolution_hz);
 
     timer = heap_caps_calloc(1, sizeof(gptimer_t), GPTIMER_MEM_ALLOC_CAPS);
     ESP_GOTO_ON_FALSE(timer, ESP_ERR_NO_MEM, err, TAG, "no mem for gptimer");
@@ -197,7 +197,7 @@ esp_err_t gptimer_new_timer(const gptimer_config_t *config, gptimer_handle_t *re
     timer->fsm = GPTIMER_FSM_INIT; // put the timer into init state
     timer->direction = config->direction;
     timer->flags.intr_shared = config->flags.intr_shared;
-    ESP_LOGD(TAG, "new gptimer (%d,%d) at %p, resolution=%uHz", group_id, timer_id, timer, timer->resolution_hz);
+    ESP_LOGD(TAG, "new gptimer (%d,%d) at %p, resolution=%"PRIu32"Hz", group_id, timer_id, timer, timer->resolution_hz);
     *ret_timer = timer;
     return ESP_OK;
 
@@ -474,7 +474,7 @@ static esp_err_t gptimer_select_periph_clock(gptimer_t *timer, gptimer_clock_sou
     timer_ll_set_clock_prescale(timer->hal.dev, timer_id, prescale);
     timer->resolution_hz = counter_src_hz / prescale; // this is the real resolution
     if (timer->resolution_hz != resolution_hz) {
-        ESP_LOGW(TAG, "resolution lost, expect %u, real %u", resolution_hz, timer->resolution_hz);
+        ESP_LOGW(TAG, "resolution lost, expect %"PRIu32", real %"PRIu32, resolution_hz, timer->resolution_hz);
     }
     return ret;
 }
diff --git a/components/driver/i2s/i2s_common.c b/components/driver/i2s/i2s_common.c
index 4a3f8e75be..8aca6e30f6 100644
--- a/components/driver/i2s/i2s_common.c
+++ b/components/driver/i2s/i2s_common.c
@@ -371,7 +371,7 @@ uint32_t i2s_get_buf_size(i2s_chan_handle_t handle, uint32_t data_bit_width, uin
     if (bufsize > I2S_DMA_BUFFER_MAX_SIZE) {
         uint32_t frame_num = I2S_DMA_BUFFER_MAX_SIZE / bytes_per_frame;
         bufsize = frame_num * bytes_per_frame;
-        ESP_LOGW(TAG, "dma frame num is out of dma buffer size, limited to %d", frame_num);
+        ESP_LOGW(TAG, "dma frame num is out of dma buffer size, limited to %"PRIu32, frame_num);
     }
     return bufsize;
 }
@@ -436,7 +436,7 @@ esp_err_t i2s_alloc_dma_desc(i2s_chan_handle_t handle, uint32_t num, uint32_t bu
     if (handle->dir == I2S_DIR_RX) {
         i2s_ll_rx_set_eof_num(handle->controller->hal.dev, bufsize);
     }
-    ESP_LOGD(TAG, "DMA malloc info: dma_desc_num = %d, dma_desc_buf_size = dma_frame_num * slot_num * data_bit_width = %d", num, bufsize);
+    ESP_LOGD(TAG, "DMA malloc info: dma_desc_num = %"PRIu32", dma_desc_buf_size = dma_frame_num * slot_num * data_bit_width = %"PRIu32, num, bufsize);
     return ESP_OK;
 err:
     i2s_free_dma_desc(handle);
@@ -465,10 +465,10 @@ uint32_t i2s_set_get_apll_freq(uint32_t mclk_freq_hz)
         return 0;
     }
     if (ret == ESP_ERR_INVALID_STATE) {
-        ESP_LOGW(TAG, "APLL is occupied already, it is working at %d Hz while the expected frequency is %d Hz", real_freq, expt_freq);
-        ESP_LOGW(TAG, "Trying to work at %d Hz...", real_freq);
+        ESP_LOGW(TAG, "APLL is occupied already, it is working at %"PRIu32" Hz while the expected frequency is %"PRIu32" Hz", real_freq, expt_freq);
+        ESP_LOGW(TAG, "Trying to work at %"PRIu32" Hz...", real_freq);
     }
-    ESP_LOGD(TAG, "APLL expected frequency is %d Hz, real frequency is %d Hz", expt_freq, real_freq);
+    ESP_LOGD(TAG, "APLL expected frequency is %"PRIu32" Hz, real frequency is %"PRIu32" Hz", expt_freq, real_freq);
     return real_freq;
 }
 #endif
diff --git a/components/driver/i2s/i2s_pdm.c b/components/driver/i2s/i2s_pdm.c
index a08d630f30..cb3b2e8c36 100644
--- a/components/driver/i2s/i2s_pdm.c
+++ b/components/driver/i2s/i2s_pdm.c
@@ -61,7 +61,7 @@ static esp_err_t i2s_pdm_tx_set_clock(i2s_chan_handle_t handle, const i2s_pdm_tx
     i2s_hal_clock_info_t clk_info;
     /* Calculate clock parameters */
     ESP_RETURN_ON_ERROR(i2s_pdm_tx_calculate_clock(handle, clk_cfg, &clk_info), TAG, "clock calculate failed");
-    ESP_LOGD(TAG, "Clock division info: [sclk] %d Hz [mdiv] %d [mclk] %d Hz [bdiv] %d [bclk] %d Hz",
+    ESP_LOGD(TAG, "Clock division info: [sclk] %"PRIu32" Hz [mdiv] %d [mclk] %"PRIu32" Hz [bdiv] %d [bclk] %"PRIu32" Hz",
              clk_info.sclk, clk_info.mclk_div, clk_info.mclk, clk_info.bclk_div, clk_info.bclk);
 
     portENTER_CRITICAL(&g_i2s.spinlock);
@@ -348,7 +348,7 @@ static esp_err_t i2s_pdm_rx_set_clock(i2s_chan_handle_t handle, const i2s_pdm_rx
     i2s_hal_clock_info_t clk_info;
     /* Calculate clock parameters */
     ESP_RETURN_ON_ERROR(i2s_pdm_rx_calculate_clock(handle, clk_cfg, &clk_info), TAG, "clock calculate failed");
-    ESP_LOGD(TAG, "Clock division info: [sclk] %d Hz [mdiv] %d [mclk] %d Hz [bdiv] %d [bclk] %d Hz",
+    ESP_LOGD(TAG, "Clock division info: [sclk] %"PRIu32" Hz [mdiv] %d [mclk] %"PRIu32" Hz [bdiv] %d [bclk] %"PRIu32" Hz",
              clk_info.sclk, clk_info.mclk_div, clk_info.mclk, clk_info.bclk_div, clk_info.bclk);
 
     portENTER_CRITICAL(&g_i2s.spinlock);
diff --git a/components/driver/i2s/i2s_std.c b/components/driver/i2s/i2s_std.c
index 5b9ba1e91e..ba1097e908 100644
--- a/components/driver/i2s/i2s_std.c
+++ b/components/driver/i2s/i2s_std.c
@@ -69,7 +69,7 @@ static esp_err_t i2s_std_set_clock(i2s_chan_handle_t handle, const i2s_std_clk_c
     i2s_hal_clock_info_t clk_info;
     /* Calculate clock parameters */
     ESP_RETURN_ON_ERROR(i2s_std_calculate_clock(handle, clk_cfg, &clk_info), TAG, "clock calculate failed");
-    ESP_LOGD(TAG, "Clock division info: [sclk] %d Hz [mdiv] %d [mclk] %d Hz [bdiv] %d [bclk] %d Hz",
+    ESP_LOGD(TAG, "Clock division info: [sclk] %"PRIu32" Hz [mdiv] %d [mclk] %"PRIu32" Hz [bdiv] %d [bclk] %"PRIu32" Hz",
              clk_info.sclk, clk_info.mclk_div, clk_info.mclk, clk_info.bclk_div, clk_info.bclk);
 
     portENTER_CRITICAL(&g_i2s.spinlock);
diff --git a/components/driver/i2s/i2s_tdm.c b/components/driver/i2s/i2s_tdm.c
index aaf39a6632..fdbb9b0174 100644
--- a/components/driver/i2s/i2s_tdm.c
+++ b/components/driver/i2s/i2s_tdm.c
@@ -45,7 +45,7 @@ static esp_err_t i2s_tdm_calculate_clock(i2s_chan_handle_t handle, const i2s_tdm
             clk_info->mclk *= 2;
             clk_info->bclk_div = clk_info->mclk / clk_info->bclk;
             if (clk_info->bclk_div <= 2) {
-                ESP_LOGW(TAG, "the current mclk multiple is too small, adjust the mclk multiple to %d", clk_info->mclk / rate);
+                ESP_LOGW(TAG, "the current mclk multiple is too small, adjust the mclk multiple to %"PRIu32, clk_info->mclk / rate);
             }
         } while (clk_info->bclk_div <= 2);
     } else {
@@ -76,7 +76,7 @@ static esp_err_t i2s_tdm_set_clock(i2s_chan_handle_t handle, const i2s_tdm_clk_c
     i2s_hal_clock_info_t clk_info;
     /* Calculate clock parameters */
     ESP_RETURN_ON_ERROR(i2s_tdm_calculate_clock(handle, clk_cfg, &clk_info), TAG, "clock calculate failed");
-    ESP_LOGD(TAG, "Clock division info: [sclk] %d Hz [mdiv] %d [mclk] %d Hz [bdiv] %d [bclk] %d Hz",
+    ESP_LOGD(TAG, "Clock division info: [sclk] %"PRIu32" Hz [mdiv] %d [mclk] %"PRIu32" Hz [bdiv] %d [bclk] %"PRIu32" Hz",
              clk_info.sclk, clk_info.mclk_div, clk_info.mclk, clk_info.bclk_div, clk_info.bclk);
 
     portENTER_CRITICAL(&g_i2s.spinlock);
diff --git a/components/driver/ledc.c b/components/driver/ledc.c
index 27b5cea484..c05ef9859b 100644
--- a/components/driver/ledc.c
+++ b/components/driver/ledc.c
@@ -103,9 +103,9 @@ static bool ledc_slow_clk_calibrate(void)
         s_ledc_slow_clk_8M = periph_rtc_dig_clk8m_get_freq();
 #if CONFIG_IDF_TARGET_ESP32H2
         /* Workaround: Calibration cannot be done for CLK8M on H2, we just use its theoretic frequency */
-        ESP_LOGD(LEDC_TAG, "Calibration cannot be performed, approximate CLK8M_CLK : %d Hz", s_ledc_slow_clk_8M);
+        ESP_LOGD(LEDC_TAG, "Calibration cannot be performed, approximate CLK8M_CLK : %"PRIu32" Hz", s_ledc_slow_clk_8M);
 #else
-        ESP_LOGD(LEDC_TAG, "Calibrate CLK8M_CLK : %d Hz", s_ledc_slow_clk_8M);
+        ESP_LOGD(LEDC_TAG, "Calibrate CLK8M_CLK : %"PRIu32" Hz", s_ledc_slow_clk_8M);
 #endif
         return true;
     }
@@ -548,7 +548,7 @@ static esp_err_t ledc_set_timer_div(ledc_mode_t speed_mode, ledc_timer_t timer_n
     }
 
     /* The following debug message makes more sense for AUTO mode. */
-    ESP_LOGD(LEDC_TAG, "Using clock source %d (in %s mode), divisor: 0x%x\n",
+    ESP_LOGD(LEDC_TAG, "Using clock source %d (in %s mode), divisor: 0x%"PRIx32,
              timer_clk_src, (speed_mode == LEDC_LOW_SPEED_MODE ? "slow" : "fast"), div_param);
 
     /* The following block configures the global clock.
@@ -587,8 +587,7 @@ static esp_err_t ledc_set_timer_div(ledc_mode_t speed_mode, ledc_timer_t timer_n
     return ESP_OK;
 
 error:
-    ESP_LOGE(LEDC_TAG, "requested frequency and duty resolution can not be achieved, try reducing freq_hz or duty_resolution. div_param=%d",
-             (uint32_t ) div_param);
+    ESP_LOGE(LEDC_TAG, "requested frequency and duty resolution can not be achieved, try reducing freq_hz or duty_resolution. div_param=%"PRIu32, div_param);
     return ESP_FAIL;
 }
 
@@ -603,11 +602,11 @@ esp_err_t ledc_timer_config(const ledc_timer_config_t *timer_conf)
     LEDC_ARG_CHECK(!((timer_conf->clk_cfg == LEDC_USE_RTC8M_CLK) && (speed_mode != LEDC_LOW_SPEED_MODE)), "Only low speed channel support RTC8M_CLK");
     periph_module_enable(PERIPH_LEDC_MODULE);
     if (freq_hz == 0 || duty_resolution == 0 || duty_resolution >= LEDC_TIMER_BIT_MAX) {
-        ESP_LOGE(LEDC_TAG, "freq_hz=%u duty_resolution=%u", freq_hz, duty_resolution);
+        ESP_LOGE(LEDC_TAG, "freq_hz=%"PRIu32" duty_resolution=%"PRIu32, freq_hz, duty_resolution);
         return ESP_ERR_INVALID_ARG;
     }
     if (timer_num > LEDC_TIMER_3) {
-        ESP_LOGE(LEDC_TAG, "invalid timer #%u", timer_num);
+        ESP_LOGE(LEDC_TAG, "invalid timer #%"PRIu32, timer_num);
         return ESP_ERR_INVALID_ARG;
     }
 
@@ -673,9 +672,8 @@ esp_err_t ledc_channel_config(const ledc_channel_config_t *ledc_conf)
     portENTER_CRITICAL(&ledc_spinlock);
     ledc_enable_intr_type(speed_mode, ledc_channel, intr_type);
     portEXIT_CRITICAL(&ledc_spinlock);
-    ESP_LOGD(LEDC_TAG, "LEDC_PWM CHANNEL %1u|GPIO %02u|Duty %04u|Time %01u",
-             ledc_channel, gpio_num, duty, timer_select
-            );
+    ESP_LOGD(LEDC_TAG, "LEDC_PWM CHANNEL %"PRIu32"|GPIO %02u|Duty %04"PRIu32"|Time %"PRIu32,
+             ledc_channel, gpio_num, duty, timer_select);
     /*set LEDC signal in gpio matrix*/
     gpio_hal_iomux_func_sel(GPIO_PIN_MUX_REG[gpio_num], PIN_FUNC_GPIO);
     gpio_set_level(gpio_num, output_invert);
@@ -1048,13 +1046,13 @@ static esp_err_t _ledc_set_fade_with_step(ledc_mode_t speed_mode, ledc_channel_t
         portENTER_CRITICAL(&ledc_spinlock);
         ledc_duty_config(speed_mode, channel, LEDC_VAL_NO_CHANGE, duty_cur, dir, step_num, cycle_num, scale);
         portEXIT_CRITICAL(&ledc_spinlock);
-        ESP_LOGD(LEDC_TAG, "cur duty: %d; target: %d, step: %d, cycle: %d; scale: %d; dir: %d\n",
+        ESP_LOGD(LEDC_TAG, "cur duty: %"PRIu32"; target: %"PRIu32", step: %d, cycle: %d; scale: %d; dir: %d\n",
                  duty_cur, target_duty, step_num, cycle_num, scale, dir);
     } else {
         portENTER_CRITICAL(&ledc_spinlock);
         ledc_duty_config(speed_mode, channel, LEDC_VAL_NO_CHANGE, target_duty, dir, 0, 1, 0);
         portEXIT_CRITICAL(&ledc_spinlock);
-        ESP_LOGD(LEDC_TAG, "Set to target duty: %d", target_duty);
+        ESP_LOGD(LEDC_TAG, "Set to target duty: %"PRIu32, target_duty);
     }
     return ESP_OK;
 }
diff --git a/components/driver/mcpwm/mcpwm_com.c b/components/driver/mcpwm/mcpwm_com.c
index 7d9e555e32..fb9975d650 100644
--- a/components/driver/mcpwm/mcpwm_com.c
+++ b/components/driver/mcpwm/mcpwm_com.c
@@ -129,7 +129,7 @@ esp_err_t mcpwm_select_periph_clock(mcpwm_group_t *group, mcpwm_timer_clock_sour
         }
         mcpwm_ll_group_set_clock_prescale(group->hal.dev, MCPWM_PERIPH_CLOCK_PRE_SCALE);
         group->resolution_hz = periph_src_clk_hz / MCPWM_PERIPH_CLOCK_PRE_SCALE;
-        ESP_LOGD(TAG, "group (%d) clock resolution:%uHz", group->group_id, group->resolution_hz);
+        ESP_LOGD(TAG, "group (%d) clock resolution:%"PRIu32"Hz", group->group_id, group->resolution_hz);
     }
     return ret;
 }
diff --git a/components/driver/mcpwm/mcpwm_gen.c b/components/driver/mcpwm/mcpwm_gen.c
index 41ec7c2f62..eaaf866860 100644
--- a/components/driver/mcpwm/mcpwm_gen.c
+++ b/components/driver/mcpwm/mcpwm_gen.c
@@ -258,7 +258,7 @@ esp_err_t mcpwm_generator_set_dead_time(mcpwm_gen_handle_t in_generator, mcpwm_g
         mcpwm_ll_deadtime_set_falling_delay(hal->dev, oper_id, config->negedge_delay_ticks);
     }
 
-    ESP_LOGD(TAG, "operator (%d,%d) dead time (R:%u,F:%u), topology code:%x", group->group_id, oper_id,
+    ESP_LOGD(TAG, "operator (%d,%d) dead time (R:%"PRIu32",F:%"PRIu32"), topology code:%"PRIx32, group->group_id, oper_id,
              config->posedge_delay_ticks, config->negedge_delay_ticks, mcpwm_ll_deadtime_get_switch_topology(hal->dev, oper_id));
     return ESP_OK;
 }
diff --git a/components/driver/mcpwm/mcpwm_oper.c b/components/driver/mcpwm/mcpwm_oper.c
index cbf3219dea..6a805f8ddc 100644
--- a/components/driver/mcpwm/mcpwm_oper.c
+++ b/components/driver/mcpwm/mcpwm_oper.c
@@ -203,7 +203,7 @@ esp_err_t mcpwm_operator_apply_carrier(mcpwm_oper_handle_t oper, const mcpwm_car
     mcpwm_ll_carrier_enable(hal->dev, oper_id, real_frequency > 0);
 
     if (real_frequency > 0) {
-        ESP_LOGD(TAG, "enable carrier modulation for operator(%d,%d), freq=%uHz, duty=%.2f, FPD=%dus",
+        ESP_LOGD(TAG, "enable carrier modulation for operator(%d,%d), freq=%"PRIu32"Hz, duty=%.2f, FPD=%"PRIu32"us",
                  group->group_id, oper_id, real_frequency, real_duty, real_fpd);
     } else {
         ESP_LOGD(TAG, "disable carrier for operator (%d,%d)", group->group_id, oper_id);
diff --git a/components/driver/mcpwm/mcpwm_timer.c b/components/driver/mcpwm/mcpwm_timer.c
index e816a7db7a..09c22c287d 100644
--- a/components/driver/mcpwm/mcpwm_timer.c
+++ b/components/driver/mcpwm/mcpwm_timer.c
@@ -109,7 +109,7 @@ esp_err_t mcpwm_new_timer(const mcpwm_timer_config_t *config, mcpwm_timer_handle
     mcpwm_ll_timer_set_clock_prescale(hal->dev, timer_id, prescale);
     timer->resolution_hz = group->resolution_hz / prescale;
     if (timer->resolution_hz != config->resolution_hz) {
-        ESP_LOGW(TAG, "adjust timer resolution to %uHz", timer->resolution_hz);
+        ESP_LOGW(TAG, "adjust timer resolution to %"PRIu32"Hz", timer->resolution_hz);
     }
 
     // set the peak tickes that the timer can reach to
@@ -130,7 +130,7 @@ esp_err_t mcpwm_new_timer(const mcpwm_timer_config_t *config, mcpwm_timer_handle
     timer->spinlock = (portMUX_TYPE)portMUX_INITIALIZER_UNLOCKED;
     timer->fsm = MCPWM_TIMER_FSM_INIT;
     *ret_timer = timer;
-    ESP_LOGD(TAG, "new timer(%d,%d) at %p, resolution:%uHz, peak:%u, count_mod:%c",
+    ESP_LOGD(TAG, "new timer(%d,%d) at %p, resolution:%"PRIu32"Hz, peak:%"PRIu32", count_mod:%c",
              group_id, timer_id, timer, timer->resolution_hz, timer->peak_ticks, "SUDB"[timer->count_mode]);
     return ESP_OK;
 
diff --git a/components/driver/pulse_cnt.c b/components/driver/pulse_cnt.c
index c40d9f8a9c..875578e0b1 100644
--- a/components/driver/pulse_cnt.c
+++ b/components/driver/pulse_cnt.c
@@ -81,7 +81,7 @@ typedef enum {
 struct pcnt_unit_t {
     pcnt_group_t *group;                                  // which group the pcnt unit belongs to
     portMUX_TYPE spinlock;                                // Spinlock, stop one unit from accessing different parts of a same register concurrently
-    uint32_t unit_id;                                     // allocated unit numerical ID
+    int unit_id;                                          // allocated unit numerical ID
     int low_limit;                                        // low limit value
     int high_limit;                                       // high limit value
     pcnt_chan_t *channels[SOC_PCNT_CHANNELS_PER_UNIT];    // array of PCNT channels
diff --git a/components/driver/rmt/rmt_common.c b/components/driver/rmt/rmt_common.c
index 308f5ec629..09911b729c 100644
--- a/components/driver/rmt/rmt_common.c
+++ b/components/driver/rmt/rmt_common.c
@@ -66,7 +66,7 @@ rmt_group_t *rmt_acquire_group_handle(int group_id)
     _lock_release(&s_platform.mutex);
 
     if (new_group) {
-        ESP_LOGD(TAG, "new group(%d) at %p, occupy=%x", group_id, group, group->occupy_mask);
+        ESP_LOGD(TAG, "new group(%d) at %p, occupy=%"PRIx32, group_id, group, group->occupy_mask);
     }
     return group;
 }
@@ -153,7 +153,7 @@ esp_err_t rmt_select_periph_clock(rmt_channel_handle_t chan, rmt_clock_source_t
     // no division for group clock source, to achieve highest resolution
     rmt_ll_set_group_clock_src(group->hal.regs, channel_id, clk_src, 1, 1, 0);
     group->resolution_hz = periph_src_clk_hz;
-    ESP_LOGD(TAG, "group clock resolution:%u", group->resolution_hz);
+    ESP_LOGD(TAG, "group clock resolution:%"PRIu32, group->resolution_hz);
     return ret;
 }
 
diff --git a/components/driver/rmt/rmt_rx.c b/components/driver/rmt/rmt_rx.c
index e38ab7231f..9dc3a94d5a 100644
--- a/components/driver/rmt/rmt_rx.c
+++ b/components/driver/rmt/rmt_rx.c
@@ -239,7 +239,7 @@ esp_err_t rmt_new_rx_channel(const rmt_rx_channel_config_t *config, rmt_channel_
     // resolution loss due to division, calculate the real resolution
     rx_channel->base.resolution_hz = group->resolution_hz / real_div;
     if (rx_channel->base.resolution_hz != config->resolution_hz) {
-        ESP_LOGW(TAG, "channel resolution loss, real=%u", rx_channel->base.resolution_hz);
+        ESP_LOGW(TAG, "channel resolution loss, real=%"PRIu32, rx_channel->base.resolution_hz);
     }
 
     rmt_ll_rx_set_mem_blocks(hal->regs, channel_id, rx_channel->base.mem_block_num);
@@ -282,7 +282,7 @@ esp_err_t rmt_new_rx_channel(const rmt_rx_channel_config_t *config, rmt_channel_
     rx_channel->base.disable = rmt_rx_disable;
     // return general channel handle
     *ret_chan = &rx_channel->base;
-    ESP_LOGD(TAG, "new rx channel(%d,%d) at %p, gpio=%d, res=%uHz, hw_mem_base=%p, ping_pong_size=%d",
+    ESP_LOGD(TAG, "new rx channel(%d,%d) at %p, gpio=%d, res=%"PRIu32"Hz, hw_mem_base=%p, ping_pong_size=%d",
              group_id, channel_id, rx_channel, config->gpio_num, rx_channel->base.resolution_hz,
              rx_channel->base.hw_mem_base, rx_channel->ping_pong_symbols);
     return ESP_OK;
@@ -405,7 +405,7 @@ static esp_err_t rmt_rx_demodulate_carrier(rmt_channel_handle_t channel, const r
     portEXIT_CRITICAL(&channel->spinlock);
 
     if (real_frequency > 0) {
-        ESP_LOGD(TAG, "enable carrier demodulation for channel(%d,%d), freq=%uHz", group_id, channel_id, real_frequency);
+        ESP_LOGD(TAG, "enable carrier demodulation for channel(%d,%d), freq=%"PRIu32"Hz", group_id, channel_id, real_frequency);
     } else {
         ESP_LOGD(TAG, "disable carrier demodulation for channel(%d, %d)", group_id, channel_id);
     }
diff --git a/components/driver/rmt/rmt_tx.c b/components/driver/rmt/rmt_tx.c
index b2c6bff66e..5d814a515a 100644
--- a/components/driver/rmt/rmt_tx.c
+++ b/components/driver/rmt/rmt_tx.c
@@ -260,7 +260,7 @@ esp_err_t rmt_new_tx_channel(const rmt_tx_channel_config_t *config, rmt_channel_
     // resolution lost due to division, calculate the real resolution
     tx_channel->base.resolution_hz = group->resolution_hz / real_div;
     if (tx_channel->base.resolution_hz != config->resolution_hz) {
-        ESP_LOGW(TAG, "channel resolution loss, real=%u", tx_channel->base.resolution_hz);
+        ESP_LOGW(TAG, "channel resolution loss, real=%"PRIu32, tx_channel->base.resolution_hz);
     }
 
     rmt_ll_tx_set_mem_blocks(hal->regs, channel_id, tx_channel->base.mem_block_num);
@@ -300,7 +300,7 @@ esp_err_t rmt_new_tx_channel(const rmt_tx_channel_config_t *config, rmt_channel_
     tx_channel->base.disable = rmt_tx_disable;
     // return general channel handle
     *ret_chan = &tx_channel->base;
-    ESP_LOGD(TAG, "new tx channel(%d,%d) at %p, gpio=%d, res=%uHz, hw_mem_base=%p, dma_mem_base=%p, ping_pong_size=%zu, queue_depth=%zu",
+    ESP_LOGD(TAG, "new tx channel(%d,%d) at %p, gpio=%d, res=%"PRIu32"Hz, hw_mem_base=%p, dma_mem_base=%p, ping_pong_size=%zu, queue_depth=%zu",
              group_id, channel_id, tx_channel, config->gpio_num, tx_channel->base.resolution_hz,
              tx_channel->base.hw_mem_base, tx_channel->base.dma_mem_base, tx_channel->ping_pong_symbols, tx_channel->queue_size);
     return ESP_OK;
@@ -380,7 +380,7 @@ esp_err_t rmt_new_sync_manager(const rmt_sync_manager_config_t *config, rmt_sync
 
 
     *ret_synchro = synchro;
-    ESP_LOGD(TAG, "new sync manager at %p, with channel mask:%02x", synchro, synchro->channel_mask);
+    ESP_LOGD(TAG, "new sync manager at %p, with channel mask:%02"PRIx32, synchro, synchro->channel_mask);
     return ESP_OK;
 
 err:
@@ -797,7 +797,7 @@ static esp_err_t rmt_tx_modulate_carrier(rmt_channel_handle_t channel, const rmt
     portEXIT_CRITICAL(&channel->spinlock);
 
     if (real_frequency > 0) {
-        ESP_LOGD(TAG, "enable carrier modulation for channel(%d,%d), freq=%uHz", group_id, channel_id, real_frequency);
+        ESP_LOGD(TAG, "enable carrier modulation for channel(%d,%d), freq=%"PRIu32"Hz", group_id, channel_id, real_frequency);
     } else {
         ESP_LOGD(TAG, "disable carrier modulation for channel(%d,%d)", group_id, channel_id);
     }
diff --git a/components/driver/sdm.c b/components/driver/sdm.c
index 435af6853c..6a0830ca3a 100644
--- a/components/driver/sdm.c
+++ b/components/driver/sdm.c
@@ -247,7 +247,7 @@ esp_err_t sdm_new_channel(const sdm_config_t *config, sdm_channel_handle_t *ret_
     chan->spinlock = (portMUX_TYPE)portMUX_INITIALIZER_UNLOCKED;
     chan->fsm = SDM_FSM_INIT; // put the channel into init state
 
-    ESP_LOGD(TAG, "new sdm channel (%d,%d) at %p, gpio=%d, sample rate=%uHz", group_id, chan_id, chan, chan->gpio_num, chan->sample_rate_hz);
+    ESP_LOGD(TAG, "new sdm channel (%d,%d) at %p, gpio=%d, sample rate=%"PRIu32"Hz", group_id, chan_id, chan, chan->gpio_num, chan->sample_rate_hz);
     *ret_chan = chan;
     return ESP_OK;
 err:
diff --git a/components/driver/sdmmc_host.c b/components/driver/sdmmc_host.c
index 1f2b281602..41438d930f 100644
--- a/components/driver/sdmmc_host.c
+++ b/components/driver/sdmmc_host.c
@@ -270,7 +270,7 @@ esp_err_t sdmmc_host_init(void)
 
     // Reset
     sdmmc_host_reset();
-    ESP_LOGD(TAG, "peripheral version %x, hardware config %08x", SDMMC.verid, SDMMC.hcon);
+    ESP_LOGD(TAG, "peripheral version %"PRIx32", hardware config %08"PRIx32, SDMMC.verid, SDMMC.hcon);
 
     // Clear interrupt status and set interrupt mask to known state
     SDMMC.rintsts.val = 0xffffffff;
diff --git a/components/driver/sdmmc_transaction.c b/components/driver/sdmmc_transaction.c
index e4dc22e465..9c56b1c2f8 100644
--- a/components/driver/sdmmc_transaction.c
+++ b/components/driver/sdmmc_transaction.c
@@ -239,7 +239,7 @@ static esp_err_t handle_idle_state_events(void)
             evt.sdmmc_status &= ~SDMMC_INTMASK_CD;
         }
         if (evt.sdmmc_status != 0 || evt.dma_status != 0) {
-            ESP_LOGE(TAG, "handle_idle_state_events unhandled: %08x %08x",
+            ESP_LOGE(TAG, "handle_idle_state_events unhandled: %08"PRIx32" %08"PRIx32,
                     evt.sdmmc_status, evt.dma_status);
         }
 
@@ -260,13 +260,13 @@ static esp_err_t handle_event(sdmmc_command_t* cmd, sdmmc_req_state_t* state,
         }
         return err;
     }
-    ESP_LOGV(TAG, "sdmmc_handle_event: event %08x %08x, unhandled %08x %08x",
+    ESP_LOGV(TAG, "sdmmc_handle_event: event %08"PRIx32" %08"PRIx32", unhandled %08"PRIx32" %08"PRIx32,
             event.sdmmc_status, event.dma_status,
             unhandled_events->sdmmc_status, unhandled_events->dma_status);
     event.sdmmc_status |= unhandled_events->sdmmc_status;
     event.dma_status |= unhandled_events->dma_status;
     process_events(event, cmd, state, unhandled_events);
-    ESP_LOGV(TAG, "sdmmc_handle_event: events unhandled: %08x %08x", unhandled_events->sdmmc_status, unhandled_events->dma_status);
+    ESP_LOGV(TAG, "sdmmc_handle_event: events unhandled: %08"PRIx32" %08"PRIx32, unhandled_events->sdmmc_status, unhandled_events->dma_status);
     return ESP_OK;
 }
 
@@ -347,7 +347,7 @@ static void process_command_response(uint32_t status, sdmmc_command_t* cmd)
         if (cmd->data) {
             sdmmc_host_dma_stop();
         }
-        ESP_LOGD(TAG, "%s: error 0x%x  (status=%08x)", __func__, err, status);
+        ESP_LOGD(TAG, "%s: error 0x%x  (status=%08"PRIx32")", __func__, err, status);
     }
 }
 
@@ -370,7 +370,7 @@ static void process_data_status(uint32_t status, sdmmc_command_t* cmd)
         if (cmd->data) {
             sdmmc_host_dma_stop();
         }
-        ESP_LOGD(TAG, "%s: error 0x%x (status=%08x)", __func__, cmd->error, status);
+        ESP_LOGD(TAG, "%s: error 0x%x (status=%08"PRIx32")", __func__, cmd->error, status);
     }
 
 }
@@ -391,7 +391,7 @@ static esp_err_t process_events(sdmmc_event_t evt, sdmmc_command_t* cmd,
         "BUSY"
     };
     sdmmc_event_t orig_evt = evt;
-    ESP_LOGV(TAG, "%s: state=%s evt=%x dma=%x", __func__, s_state_names[*pstate],
+    ESP_LOGV(TAG, "%s: state=%s evt=%"PRIx32" dma=%"PRIx32, __func__, s_state_names[*pstate],
             evt.sdmmc_status, evt.dma_status);
     sdmmc_req_state_t next_state = *pstate;
     sdmmc_req_state_t state = (sdmmc_req_state_t) -1;
diff --git a/components/driver/sdspi_host.c b/components/driver/sdspi_host.c
index a09a63595d..184d48d968 100644
--- a/components/driver/sdspi_host.c
+++ b/components/driver/sdspi_host.c
@@ -289,7 +289,7 @@ esp_err_t sdspi_host_set_card_clk(sdspi_dev_handle_t handle, uint32_t freq_khz)
     if (slot == NULL) {
         return ESP_ERR_INVALID_ARG;
     }
-    ESP_LOGD(TAG, "Setting card clock to %d kHz", freq_khz);
+    ESP_LOGD(TAG, "Setting card clock to %"PRIu32" kHz", freq_khz);
     return configure_spi_dev(slot, freq_khz * 1000);
 }
 
@@ -434,7 +434,7 @@ esp_err_t sdspi_host_start_command(sdspi_dev_handle_t handle, sdspi_hw_cmd_t *cm
     uint32_t cmd_arg;
     memcpy(&cmd_arg, cmd->arguments, sizeof(cmd_arg));
     cmd_arg = __builtin_bswap32(cmd_arg);
-    ESP_LOGV(TAG, "%s: slot=%i, CMD%d, arg=0x%08x flags=0x%x, data=%p, data_size=%i crc=0x%02x",
+    ESP_LOGV(TAG, "%s: slot=%i, CMD%d, arg=0x%08"PRIx32" flags=0x%x, data=%p, data_size=%"PRIu32" crc=0x%02x",
              __func__, handle, cmd_index, cmd_arg, flags, data, data_size, cmd->crc7);
 
     spi_device_acquire_bus(slot->spi_handle, portMAX_DELAY);
diff --git a/components/driver/sdspi_transaction.c b/components/driver/sdspi_transaction.c
index 583c6cfc35..f60b9535d0 100644
--- a/components/driver/sdspi_transaction.c
+++ b/components/driver/sdspi_transaction.c
@@ -152,7 +152,7 @@ esp_err_t sdspi_host_do_transaction(int slot, sdmmc_command_t *cmdinfo)
 
     // Extract response bytes and store them into cmdinfo structure
     if (ret == ESP_OK) {
-        ESP_LOGV(TAG, "r1 = 0x%02x hw_cmd.r[0]=0x%08x", hw_cmd.r1, hw_cmd.response[0]);
+        ESP_LOGV(TAG, "r1 = 0x%02x hw_cmd.r[0]=0x%08"PRIx32, hw_cmd.r1, hw_cmd.response[0]);
         // Some errors should be reported using return code
         if (flags & (SDSPI_CMD_FLAG_RSP_R1 | SDSPI_CMD_FLAG_RSP_R1B)) {
             cmdinfo->response[0] = hw_cmd.r1;
diff --git a/components/driver/temperature_sensor.c b/components/driver/temperature_sensor.c
index bb11e3148e..c0e0d9629a 100644
--- a/components/driver/temperature_sensor.c
+++ b/components/driver/temperature_sensor.c
@@ -185,7 +185,7 @@ esp_err_t temperature_sensor_get_celsius(temperature_sensor_handle_t tsens, floa
     ESP_RETURN_ON_FALSE(tsens->fsm == TEMP_SENSOR_FSM_ENABLE, ESP_ERR_INVALID_STATE, TAG, "tsens not enabled yet");
 
     uint32_t tsens_out = temperature_sensor_ll_get_raw_value();
-    ESP_LOGV(TAG, "tsens_out %d", tsens_out);
+    ESP_LOGV(TAG, "tsens_out %"PRIu32, tsens_out);
 
     *out_celsius = parse_temp_sensor_raw_value(tsens_out, tsens->tsens_attribute->offset);
     if (*out_celsius < tsens->tsens_attribute->range_min || *out_celsius > tsens->tsens_attribute->range_max) {
diff --git a/components/driver/test_apps/i2s_test_apps/i2s/main/CMakeLists.txt b/components/driver/test_apps/i2s_test_apps/i2s/main/CMakeLists.txt
index c7f16431cc..22bdc0d96d 100644
--- a/components/driver/test_apps/i2s_test_apps/i2s/main/CMakeLists.txt
+++ b/components/driver/test_apps/i2s_test_apps/i2s/main/CMakeLists.txt
@@ -4,4 +4,3 @@ set(srcs "test_app_main.c"
 
 idf_component_register(SRCS ${srcs}
                        WHOLE_ARCHIVE)
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/components/driver/test_apps/i2s_test_apps/i2s/main/test_i2s.c b/components/driver/test_apps/i2s_test_apps/i2s/main/test_i2s.c
index 52cc31eed6..c787c0f79a 100644
--- a/components/driver/test_apps/i2s_test_apps/i2s/main/test_i2s.c
+++ b/components/driver/test_apps/i2s_test_apps/i2s/main/test_i2s.c
@@ -6,6 +6,7 @@
 
 #include <stdio.h>
 #include <string.h>
+#include <inttypes.h>
 #include "freertos/FreeRTOS.h"
 #include "freertos/task.h"
 #include "freertos/queue.h"
@@ -226,7 +227,7 @@ static void i2s_read_task(void *args) {
     while (task_run_flag) {
         ret = i2s_channel_read(rx_handle, recv_buf, 2000, &recv_size, 300);
         if (ret == ESP_ERR_TIMEOUT) {
-            printf("Read timeout count: %d\n", cnt++);
+            printf("Read timeout count: %"PRIu32"\n", cnt++);
         }
     }
 
@@ -245,7 +246,7 @@ static void i2s_write_task(void *args) {
     while (task_run_flag) {
         ret = i2s_channel_write(tx_handle, send_buf, 2000, &send_size, 300);
         if (ret == ESP_ERR_TIMEOUT) {
-            printf("Write timeout count: %d\n", cnt++);
+            printf("Write timeout count: %"PRIu32"\n", cnt++);
         }
     }
 
@@ -607,7 +608,7 @@ TEST_CASE("I2S_memory_leak_test", "[i2s]")
         TEST_ESP_OK(i2s_del_channel(rx_handle));
         TEST_ASSERT(memory_left == esp_get_free_heap_size());
     }
-    printf("\r\nHeap size after: %d\n", esp_get_free_heap_size());
+    printf("\r\nHeap size after: %"PRIu32"\n", esp_get_free_heap_size());
 }
 
 TEST_CASE("I2S_loopback_test", "[i2s]")
@@ -762,7 +763,7 @@ static void i2s_test_common_sample_rate(i2s_chan_handle_t rx_chan, i2s_std_clk_c
         vTaskDelay(pdMS_TO_TICKS(TEST_I2S_PERIOD_MS));
         TEST_ESP_OK(pcnt_unit_stop(pcnt_unit));
         TEST_ESP_OK(pcnt_unit_get_count(pcnt_unit, &real_pulse));
-        printf("[%d Hz] %d pulses, expected %d, err %d\n", test_freq[i], real_pulse, expt_pulse, real_pulse - expt_pulse);
+        printf("[%"PRIu32" Hz] %d pulses, expected %d, err %d\n", test_freq[i], real_pulse, expt_pulse, real_pulse - expt_pulse);
         TEST_ESP_OK(i2s_channel_disable(rx_chan));
         // Check if the error between real pulse number and expected pulse number is within 1%
         TEST_ASSERT_INT_WITHIN(expt_pulse * 0.01, expt_pulse, real_pulse);
@@ -858,7 +859,7 @@ TEST_CASE("I2S_package_lost_test", "[i2s]")
     size_t bytes_read = 0;
     int i;
     for (i = 0; i < test_num; i++) {
-        printf("Testing %d Hz sample rate\n", test_freq[i]);
+        printf("Testing %"PRIu32" Hz sample rate\n", test_freq[i]);
         std_cfg.clk_cfg.sample_rate_hz = test_freq[i];
         std_cfg.clk_cfg.sample_rate_hz = test_freq[i];
         TEST_ESP_OK(i2s_channel_reconfig_std_clock(rx_handle, &std_cfg.clk_cfg));
@@ -870,7 +871,7 @@ TEST_CASE("I2S_package_lost_test", "[i2s]")
         }
         TEST_ESP_OK(i2s_channel_disable(rx_handle));
         if (count > 0) {
-            printf("package lost detected at %d Hz\n", test_freq[i]);
+            printf("package lost detected at %"PRIu32" Hz\n", test_freq[i]);
             goto finish;
         }
     }
diff --git a/components/driver/test_apps/i2s_test_apps/legacy_i2s_driver/main/CMakeLists.txt b/components/driver/test_apps/i2s_test_apps/legacy_i2s_driver/main/CMakeLists.txt
index fe200a444a..60f64e8760 100644
--- a/components/driver/test_apps/i2s_test_apps/legacy_i2s_driver/main/CMakeLists.txt
+++ b/components/driver/test_apps/i2s_test_apps/legacy_i2s_driver/main/CMakeLists.txt
@@ -3,4 +3,3 @@ set(srcs "test_app_main.c"
 
 idf_component_register(SRCS ${srcs}
                        WHOLE_ARCHIVE)
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/components/driver/test_apps/i2s_test_apps/legacy_i2s_driver/main/test_legacy_i2s.c b/components/driver/test_apps/i2s_test_apps/legacy_i2s_driver/main/test_legacy_i2s.c
index 7d87bfc643..f6309687ee 100644
--- a/components/driver/test_apps/i2s_test_apps/legacy_i2s_driver/main/test_legacy_i2s.c
+++ b/components/driver/test_apps/i2s_test_apps/legacy_i2s_driver/main/test_legacy_i2s.c
@@ -13,6 +13,7 @@
 
 #include <stdio.h>
 #include <string.h>
+#include <inttypes.h>
 #include "freertos/FreeRTOS.h"
 #include "freertos/task.h"
 #include "freertos/queue.h"
@@ -444,7 +445,7 @@ TEST_CASE("I2S_TDM_loopback_test_with_master_tx_and_rx", "[i2s_legacy]")
     TEST_ESP_OK(i2s_driver_install(I2S_NUM_0, &master_i2s_config, 0, NULL));
     TEST_ESP_OK(i2s_set_pin(I2S_NUM_0, &master_pin_config));
     i2s_test_io_config(I2S_TEST_MODE_LOOPBACK);
-    printf("\r\nheap size: %d\n", esp_get_free_heap_size());
+    printf("\r\nheap size: %"PRIu32"\n", esp_get_free_heap_size());
 
     uint8_t *data_wr = (uint8_t *)malloc(sizeof(uint8_t) * 400);
     size_t i2s_bytes_write = 0;
@@ -519,7 +520,7 @@ TEST_CASE("I2S_write_and_read_test_with_master_tx_and_slave_rx", "[i2s_legacy]")
     TEST_ESP_OK(i2s_driver_install(I2S_NUM_0, &master_i2s_config, 0, NULL));
     TEST_ESP_OK(i2s_set_pin(I2S_NUM_0, &master_pin_config));
     i2s_test_io_config(I2S_TEST_MODE_MASTER_TO_SLAVE);
-    printf("\r\nheap size: %d\n", esp_get_free_heap_size());
+    printf("\r\nheap size: %"PRIu32"\n", esp_get_free_heap_size());
 
     i2s_config_t slave_i2s_config = {
         .mode = I2S_MODE_SLAVE | I2S_MODE_RX,
@@ -551,7 +552,7 @@ TEST_CASE("I2S_write_and_read_test_with_master_tx_and_slave_rx", "[i2s_legacy]")
     TEST_ESP_OK(i2s_driver_install(I2S_NUM_1, &slave_i2s_config, 0, NULL));
     TEST_ESP_OK(i2s_set_pin(I2S_NUM_1, &slave_pin_config));
     i2s_test_io_config(I2S_TEST_MODE_MASTER_TO_SLAVE);
-    printf("\r\nheap size: %d\n", esp_get_free_heap_size());
+    printf("\r\nheap size: %"PRIu32"\n", esp_get_free_heap_size());
 
     uint8_t *data_wr = (uint8_t *)malloc(sizeof(uint8_t) * 400);
     size_t i2s_bytes_write = 0;
@@ -623,7 +624,7 @@ TEST_CASE("I2S_write_and_read_test_master_rx_and_slave_tx", "[i2s_legacy]")
     TEST_ESP_OK(i2s_driver_install(I2S_NUM_0, &master_i2s_config, 0, NULL));
     TEST_ESP_OK(i2s_set_pin(I2S_NUM_0, &master_pin_config));
     i2s_test_io_config(I2S_TEST_MODE_SLAVE_TO_MASTER);
-    printf("\r\nheap size: %d\n", esp_get_free_heap_size());
+    printf("\r\nheap size: %"PRIu32"\n", esp_get_free_heap_size());
 
     i2s_config_t slave_i2s_config = {
         .mode = I2S_MODE_SLAVE | I2S_MODE_TX,                                  // Only RX
@@ -655,7 +656,7 @@ TEST_CASE("I2S_write_and_read_test_master_rx_and_slave_tx", "[i2s_legacy]")
     TEST_ESP_OK(i2s_driver_install(I2S_NUM_1, &slave_i2s_config, 0, NULL));
     TEST_ESP_OK(i2s_set_pin(I2S_NUM_1, &slave_pin_config));
     i2s_test_io_config(I2S_TEST_MODE_SLAVE_TO_MASTER);
-    printf("\r\nheap size: %d\n", esp_get_free_heap_size());
+    printf("\r\nheap size: %"PRIu32"\n", esp_get_free_heap_size());
 
     uint8_t *data_wr = (uint8_t *)malloc(sizeof(uint8_t) * 400);
     size_t i2s_bytes_write = 0;
@@ -896,7 +897,7 @@ static void i2s_test_common_sample_rate(i2s_port_t id)
         vTaskDelay(pdMS_TO_TICKS(TEST_I2S_PERIOD_MS));
         TEST_ESP_OK(pcnt_unit_stop(pcnt_unit));
         TEST_ESP_OK(pcnt_unit_get_count(pcnt_unit, &real_pulse));
-        printf("[%d Hz] %d pulses, expected %d, err %d\n", test_freq[i], real_pulse, expt_pulse, real_pulse - expt_pulse);
+        printf("[%"PRIu32" Hz] %d pulses, expected %d, err %d\n", test_freq[i], real_pulse, expt_pulse, real_pulse - expt_pulse);
         // Check if the error between real pulse number and expected pulse number is within 1%
         TEST_ASSERT_INT_WITHIN(expt_pulse * 0.01, expt_pulse, real_pulse);
     }
diff --git a/components/driver/test_apps/mcpwm/main/CMakeLists.txt b/components/driver/test_apps/mcpwm/main/CMakeLists.txt
index 1a38f86ffa..69804189bb 100644
--- a/components/driver/test_apps/mcpwm/main/CMakeLists.txt
+++ b/components/driver/test_apps/mcpwm/main/CMakeLists.txt
@@ -16,4 +16,3 @@ endif()
 # the component can be registered as WHOLE_ARCHIVE
 idf_component_register(SRCS ${srcs}
                        WHOLE_ARCHIVE)
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/components/driver/test_apps/mcpwm/main/test_mcpwm_cap.c b/components/driver/test_apps/mcpwm/main/test_mcpwm_cap.c
index 2a6dd37943..e1fd2f11e1 100644
--- a/components/driver/test_apps/mcpwm/main/test_mcpwm_cap.c
+++ b/components/driver/test_apps/mcpwm/main/test_mcpwm_cap.c
@@ -4,6 +4,7 @@
  * SPDX-License-Identifier: Apache-2.0
  */
 #include <stdio.h>
+#include <inttypes.h>
 #include "freertos/FreeRTOS.h"
 #include "freertos/task.h"
 #include "freertos/event_groups.h"
@@ -110,7 +111,7 @@ TEST_CASE("mcpwm_capture_ext_gpio", "[mcpwm]")
     vTaskDelay(pdMS_TO_TICKS(100));
     gpio_set_level(cap_gpio, 0);
     vTaskDelay(pdMS_TO_TICKS(100));
-    printf("capture value: Pos=%u, Neg=%u\r\n", cap_value[0], cap_value[1]);
+    printf("capture value: Pos=%"PRIu32", Neg=%"PRIu32"\r\n", cap_value[0], cap_value[1]);
     // Capture timer is clocked from APB by default
     uint32_t clk_src_res = esp_clk_apb_freq();
     TEST_ASSERT_UINT_WITHIN(100000, clk_src_res / 10, cap_value[1] - cap_value[0]);
@@ -225,12 +226,12 @@ TEST_CASE("mcpwm_capture_timer_sync_phase_lock", "[mcpwm]")
 
     TEST_ESP_OK(mcpwm_capture_channel_trigger_soft_catch(cap_channel));
     vTaskDelay(pdMS_TO_TICKS(10));
-    printf("capture data before sync: %u\r\n", cap_data);
+    printf("capture data before sync: %"PRIu32"\r\n", cap_data);
 
     TEST_ESP_OK(mcpwm_soft_sync_activate(soft_sync));
     TEST_ESP_OK(mcpwm_capture_channel_trigger_soft_catch(cap_channel));
     vTaskDelay(pdMS_TO_TICKS(10));
-    printf("capture data after sync: %u\r\n", cap_data);
+    printf("capture data after sync: %"PRIu32"\r\n", cap_data);
     TEST_ASSERT_EQUAL(1000, cap_data);
     TEST_ESP_OK(mcpwm_del_capture_channel(cap_channel));
     TEST_ESP_OK(mcpwm_del_capture_timer(cap_timer));
diff --git a/components/driver/test_apps/mcpwm/main/test_mcpwm_cmpr.c b/components/driver/test_apps/mcpwm/main/test_mcpwm_cmpr.c
index 5e0404d18b..93a60c85a0 100644
--- a/components/driver/test_apps/mcpwm/main/test_mcpwm_cmpr.c
+++ b/components/driver/test_apps/mcpwm/main/test_mcpwm_cmpr.c
@@ -3,6 +3,7 @@
  *
  * SPDX-License-Identifier: Apache-2.0
  */
+#include <inttypes.h>
 #include "freertos/FreeRTOS.h"
 #include "freertos/task.h"
 #include "unity.h"
@@ -101,7 +102,7 @@ TEST_CASE("mcpwm_comparator_event_callback", "[mcpwm]")
 
     vTaskDelay(pdMS_TO_TICKS(1000));
     TEST_ESP_OK(mcpwm_timer_start_stop(timer, MCPWM_TIMER_STOP_EMPTY));
-    printf("compare_counts=%u\r\n", compare_counts);
+    printf("compare_counts=%"PRIu32"\r\n", compare_counts);
     // the timer period is 10ms, the expected compare_counts = 1s/10ms = 100
     TEST_ASSERT_INT_WITHIN(1, 100, compare_counts);
 
diff --git a/components/driver/test_apps/mcpwm/main/test_mcpwm_iram.c b/components/driver/test_apps/mcpwm/main/test_mcpwm_iram.c
index 29ed573d50..a59d59e670 100644
--- a/components/driver/test_apps/mcpwm/main/test_mcpwm_iram.c
+++ b/components/driver/test_apps/mcpwm/main/test_mcpwm_iram.c
@@ -4,6 +4,7 @@
  * SPDX-License-Identifier: Apache-2.0
  */
 #include <stdio.h>
+#include <inttypes.h>
 #include "freertos/FreeRTOS.h"
 #include "freertos/task.h"
 #include "freertos/event_groups.h"
@@ -78,7 +79,7 @@ TEST_CASE("mcpwm_capture_iram_safe", "[mcpwm]")
     printf("disable cache, simulate GPIO capture signal\r\n");
     test_mcpwm_capture_gpio_simulate(cap_gpio);
 
-    printf("capture value: Pos=%u, Neg=%u\r\n", cap_value[0], cap_value[1]);
+    printf("capture value: Pos=%"PRIu32", Neg=%"PRIu32"\r\n", cap_value[0], cap_value[1]);
     // Capture timer is clocked from APB by default
     uint32_t clk_src_res = esp_clk_apb_freq();
     TEST_ASSERT_UINT_WITHIN(2000, clk_src_res / 1000, cap_value[1] - cap_value[0]);
diff --git a/components/esp_lcd/CMakeLists.txt b/components/esp_lcd/CMakeLists.txt
index 4382f91ec1..a77acae0d9 100644
--- a/components/esp_lcd/CMakeLists.txt
+++ b/components/esp_lcd/CMakeLists.txt
@@ -21,7 +21,6 @@ idf_component_register(SRCS ${srcs}
                        INCLUDE_DIRS ${includes}
                        PRIV_REQUIRES ${priv_requires}
                        LDFRAGMENTS linker.lf)
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
 
 if(CONFIG_SPIRAM)
     idf_component_optional_requires(PRIVATE esp_psram)
diff --git a/components/esp_lcd/include/esp_lcd_panel_io.h b/components/esp_lcd/include/esp_lcd_panel_io.h
index 9d0196eb71..f702a9251e 100644
--- a/components/esp_lcd/include/esp_lcd_panel_io.h
+++ b/components/esp_lcd/include/esp_lcd_panel_io.h
@@ -208,7 +208,7 @@ esp_err_t esp_lcd_del_i80_bus(esp_lcd_i80_bus_handle_t bus);
  */
 typedef struct {
     int cs_gpio_num;         /*!< GPIO used for CS line, set to -1 will declaim exclusively use of I80 bus */
-    unsigned int pclk_hz;    /*!< Frequency of pixel clock */
+    uint32_t pclk_hz;        /*!< Frequency of pixel clock */
     size_t trans_queue_depth; /*!< Transaction queue size, larger queue, higher throughput */
     esp_lcd_panel_io_color_trans_done_cb_t on_color_trans_done; /*!< Callback invoked when color data was tranferred done */
     void *user_ctx;    /*!< User private data, passed directly to on_color_trans_done's user_ctx */
diff --git a/components/esp_lcd/src/esp_lcd_panel_io_i2s.c b/components/esp_lcd/src/esp_lcd_panel_io_i2s.c
index e57d3303fb..282b8129f8 100644
--- a/components/esp_lcd/src/esp_lcd_panel_io_i2s.c
+++ b/components/esp_lcd/src/esp_lcd_panel_io_i2s.c
@@ -95,7 +95,7 @@ struct lcd_panel_io_i80_t {
     esp_lcd_panel_io_t base;   // Base class of generic lcd panel io
     esp_lcd_i80_bus_t *bus;    // Which bus the device is attached to
     int cs_gpio_num;           // GPIO used for CS line
-    unsigned int pclk_hz;      // PCLK clock frequency
+    uint32_t pclk_hz;          // PCLK clock frequency
     size_t clock_prescale;     // Prescaler coefficient, determined by user's configured PCLK frequency
     QueueHandle_t trans_queue; // Transaction queue, transactions in this queue are pending for scheduler to dispatch
     QueueHandle_t done_queue;  // Transaction done queue, transactions in this queue are finished but not recycled by the caller
@@ -263,7 +263,7 @@ esp_err_t esp_lcd_new_panel_io_i80(esp_lcd_i80_bus_handle_t bus, const esp_lcd_p
     // because we set the I2S's left channel data same to right channel, so f_pclk = f_i2s/pclk_div/2
     uint32_t pclk_prescale = bus->resolution_hz / 2 / io_config->pclk_hz;
     ESP_GOTO_ON_FALSE(pclk_prescale > 0 && pclk_prescale <= I2S_LL_BCK_MAX_PRESCALE, ESP_ERR_NOT_SUPPORTED, err, TAG,
-                      "prescaler can't satisfy PCLK clock %u", io_config->pclk_hz);
+                      "prescaler can't satisfy PCLK clock %"PRIu32"Hz", io_config->pclk_hz);
     i80_device = heap_caps_calloc(1, sizeof(lcd_panel_io_i80_t) + io_config->trans_queue_depth * sizeof(lcd_i80_trans_descriptor_t), LCD_I80_MEM_ALLOC_CAPS);
     ESP_GOTO_ON_FALSE(i80_device, ESP_ERR_NO_MEM, err, TAG, "no mem for i80 panel io");
     // create two queues for i80 device
@@ -302,7 +302,7 @@ esp_err_t esp_lcd_new_panel_io_i80(esp_lcd_i80_bus_handle_t bus, const esp_lcd_p
         gpio_hal_iomux_func_sel(GPIO_PIN_MUX_REG[io_config->cs_gpio_num], PIN_FUNC_GPIO);
     }
     *ret_io = &(i80_device->base);
-    ESP_LOGD(TAG, "new i80 lcd panel io @%p on bus(%d), pclk=%uHz", i80_device, bus->bus_id, i80_device->pclk_hz);
+    ESP_LOGD(TAG, "new i80 lcd panel io @%p on bus(%d), pclk=%"PRIu32"Hz", i80_device, bus->bus_id, i80_device->pclk_hz);
     return ESP_OK;
 
 err:
diff --git a/components/esp_lcd/src/esp_lcd_panel_io_i80.c b/components/esp_lcd/src/esp_lcd_panel_io_i80.c
index a015148e31..fb9aa5cc8f 100644
--- a/components/esp_lcd/src/esp_lcd_panel_io_i80.c
+++ b/components/esp_lcd/src/esp_lcd_panel_io_i80.c
@@ -249,7 +249,7 @@ esp_err_t esp_lcd_new_panel_io_i80(esp_lcd_i80_bus_handle_t bus, const esp_lcd_p
     // check if pixel clock setting is valid
     uint32_t pclk_prescale = bus->resolution_hz / io_config->pclk_hz;
     ESP_GOTO_ON_FALSE(pclk_prescale > 0 && pclk_prescale <= LCD_LL_PCLK_DIV_MAX, ESP_ERR_NOT_SUPPORTED, err, TAG,
-                      "prescaler can't satisfy PCLK clock %u", io_config->pclk_hz);
+                      "prescaler can't satisfy PCLK clock %"PRIu32"Hz", io_config->pclk_hz);
     i80_device = heap_caps_calloc(1, sizeof(lcd_panel_io_i80_t) + io_config->trans_queue_depth * sizeof(lcd_i80_trans_descriptor_t), LCD_I80_MEM_ALLOC_CAPS);
     ESP_GOTO_ON_FALSE(i80_device, ESP_ERR_NO_MEM, err, TAG, "no mem for i80 panel io");
     // create two queues for i80 device
diff --git a/components/esp_lcd/src/esp_lcd_rgb_panel.c b/components/esp_lcd/src/esp_lcd_rgb_panel.c
index 61abf5f1a9..8aa6ea2168 100644
--- a/components/esp_lcd/src/esp_lcd_rgb_panel.c
+++ b/components/esp_lcd/src/esp_lcd_rgb_panel.c
@@ -444,7 +444,7 @@ static esp_err_t rgb_panel_init(esp_lcd_panel_t *panel)
     if (rgb_panel->flags.stream_mode) {
         lcd_rgb_panel_start_transmission(rgb_panel);
     }
-    ESP_LOGD(TAG, "rgb panel(%d) start, pclk=%uHz", rgb_panel->panel_id, rgb_panel->timings.pclk_hz);
+    ESP_LOGD(TAG, "rgb panel(%d) start, pclk=%"PRIu32"Hz", rgb_panel->panel_id, rgb_panel->timings.pclk_hz);
     return ret;
 }
 
diff --git a/components/esp_lcd/test_apps/rgb_lcd/main/CMakeLists.txt b/components/esp_lcd/test_apps/rgb_lcd/main/CMakeLists.txt
index f694abfeab..ade68f9236 100644
--- a/components/esp_lcd/test_apps/rgb_lcd/main/CMakeLists.txt
+++ b/components/esp_lcd/test_apps/rgb_lcd/main/CMakeLists.txt
@@ -5,4 +5,3 @@ set(srcs "test_app_main.c"
 # the component can be registered as WHOLE_ARCHIVE
 idf_component_register(SRCS ${srcs}
                        WHOLE_ARCHIVE)
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/components/esp_lcd/test_apps/rgb_lcd/main/test_rgb_panel.c b/components/esp_lcd/test_apps/rgb_lcd/main/test_rgb_panel.c
index 687d5077a5..24194076fb 100644
--- a/components/esp_lcd/test_apps/rgb_lcd/main/test_rgb_panel.c
+++ b/components/esp_lcd/test_apps/rgb_lcd/main/test_rgb_panel.c
@@ -5,6 +5,7 @@
  */
 #include <stdio.h>
 #include <string.h>
+#include <inttypes.h>
 #include "freertos/FreeRTOS.h"
 #include "freertos/task.h"
 #include "unity.h"
@@ -281,7 +282,7 @@ TEST_CASE("lcd_rgb_panel_iram_safe", "[lcd]")
     printf("disable the cache for a while\r\n");
     test_disable_flash_cache();
     printf("the RGB ISR handle should keep working while the flash cache is disabled\r\n");
-    printf("callback calls: %d\r\n", callback_calls);
+    printf("callback calls: %"PRIu32"\r\n", callback_calls);
     TEST_ASSERT(callback_calls > 2);
 
     printf("delete RGB panel\r\n");
diff --git a/examples/peripherals/adc/continuous_read/main/CMakeLists.txt b/examples/peripherals/adc/continuous_read/main/CMakeLists.txt
index c9dd1dd9cd..902872a063 100644
--- a/examples/peripherals/adc/continuous_read/main/CMakeLists.txt
+++ b/examples/peripherals/adc/continuous_read/main/CMakeLists.txt
@@ -1,3 +1,2 @@
 idf_component_register(SRCS "continuous_read_main.c"
                     INCLUDE_DIRS ".")
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/examples/peripherals/adc/continuous_read/main/continuous_read_main.c b/examples/peripherals/adc/continuous_read/main/continuous_read_main.c
index 47f51edb61..bdfbf8965d 100644
--- a/examples/peripherals/adc/continuous_read/main/continuous_read_main.c
+++ b/examples/peripherals/adc/continuous_read/main/continuous_read_main.c
@@ -133,7 +133,7 @@ void app_main(void)
         while (1) {
             ret = adc_continuous_read(handle, result, EXAMPLE_READ_LEN, &ret_num, 0);
             if (ret == ESP_OK) {
-                ESP_LOGI("TASK", "ret is %x, ret_num is %d", ret, ret_num);
+                ESP_LOGI("TASK", "ret is %x, ret_num is %"PRIu32, ret, ret_num);
                 for (int i = 0; i < ret_num; i += SOC_ADC_DIGI_RESULT_BYTES) {
                     adc_digi_output_data_t *p = (void*)&result[i];
         #if CONFIG_IDF_TARGET_ESP32
diff --git a/examples/peripherals/gpio/generic_gpio/main/CMakeLists.txt b/examples/peripherals/gpio/generic_gpio/main/CMakeLists.txt
index 8adcdef66d..81e99f92f9 100644
--- a/examples/peripherals/gpio/generic_gpio/main/CMakeLists.txt
+++ b/examples/peripherals/gpio/generic_gpio/main/CMakeLists.txt
@@ -1,3 +1,2 @@
 idf_component_register(SRCS "gpio_example_main.c"
                     INCLUDE_DIRS ".")
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/examples/peripherals/gpio/generic_gpio/main/gpio_example_main.c b/examples/peripherals/gpio/generic_gpio/main/gpio_example_main.c
index e0ec63efd1..baa4bcef27 100644
--- a/examples/peripherals/gpio/generic_gpio/main/gpio_example_main.c
+++ b/examples/peripherals/gpio/generic_gpio/main/gpio_example_main.c
@@ -9,6 +9,7 @@
 #include <stdio.h>
 #include <string.h>
 #include <stdlib.h>
+#include <inttypes.h>
 #include "freertos/FreeRTOS.h"
 #include "freertos/task.h"
 #include "freertos/queue.h"
@@ -55,7 +56,7 @@ static void gpio_task_example(void* arg)
     uint32_t io_num;
     for(;;) {
         if(xQueueReceive(gpio_evt_queue, &io_num, portMAX_DELAY)) {
-            printf("GPIO[%d] intr, val: %d\n", io_num, gpio_get_level(io_num));
+            printf("GPIO[%"PRIu32"] intr, val: %d\n", io_num, gpio_get_level(io_num));
         }
     }
 }
@@ -107,7 +108,7 @@ void app_main(void)
     //hook isr handler for specific gpio pin again
     gpio_isr_handler_add(GPIO_INPUT_IO_0, gpio_isr_handler, (void*) GPIO_INPUT_IO_0);
 
-    printf("Minimum free heap size: %d bytes\n", esp_get_minimum_free_heap_size());
+    printf("Minimum free heap size: %"PRIu32" bytes\n", esp_get_minimum_free_heap_size());
 
     int cnt = 0;
     while(1) {
diff --git a/examples/peripherals/gpio/matrix_keyboard/components/matrix_keyboard/CMakeLists.txt b/examples/peripherals/gpio/matrix_keyboard/components/matrix_keyboard/CMakeLists.txt
index 98f9bcab35..167e6b2d80 100644
--- a/examples/peripherals/gpio/matrix_keyboard/components/matrix_keyboard/CMakeLists.txt
+++ b/examples/peripherals/gpio/matrix_keyboard/components/matrix_keyboard/CMakeLists.txt
@@ -5,4 +5,3 @@ idf_component_register(SRCS "${component_srcs}"
                        PRIV_INCLUDE_DIRS ""
                        PRIV_REQUIRES "driver"
                        REQUIRES "")
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/examples/peripherals/gpio/matrix_keyboard/components/matrix_keyboard/src/matrix_keyboard.c b/examples/peripherals/gpio/matrix_keyboard/components/matrix_keyboard/src/matrix_keyboard.c
index e801b02846..b19d4eea71 100644
--- a/examples/peripherals/gpio/matrix_keyboard/components/matrix_keyboard/src/matrix_keyboard.c
+++ b/examples/peripherals/gpio/matrix_keyboard/components/matrix_keyboard/src/matrix_keyboard.c
@@ -1,16 +1,8 @@
-// Copyright 2020 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2020-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 #include <stdlib.h>
 #include "freertos/FreeRTOS.h"
 #include "freertos/task.h"
@@ -67,7 +59,7 @@ static void matrix_kbd_debounce_timer_callback(TimerHandle_t xTimer)
     uint32_t row_out = dedic_gpio_bundle_read_out(mkbd->row_bundle);
     uint32_t col_in = dedic_gpio_bundle_read_in(mkbd->col_bundle);
     row_out = (~row_out) & ((1 << mkbd->nr_row_gpios) - 1);
-    ESP_LOGD(TAG, "row_out=%x, col_in=%x", row_out, col_in);
+    ESP_LOGD(TAG, "row_out=%"PRIx32", col_in=%"PRIx32, row_out, col_in);
     int row = -1;
     int col = -1;
     uint32_t key_code = 0;
diff --git a/examples/peripherals/gpio/matrix_keyboard/main/CMakeLists.txt b/examples/peripherals/gpio/matrix_keyboard/main/CMakeLists.txt
index ad6b382f26..ce42fe41d6 100644
--- a/examples/peripherals/gpio/matrix_keyboard/main/CMakeLists.txt
+++ b/examples/peripherals/gpio/matrix_keyboard/main/CMakeLists.txt
@@ -1,3 +1,2 @@
 idf_component_register(SRCS "matrix_keyboard_example_main.c"
                        INCLUDE_DIRS "")
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/examples/peripherals/gpio/matrix_keyboard/main/matrix_keyboard_example_main.c b/examples/peripherals/gpio/matrix_keyboard/main/matrix_keyboard_example_main.c
index af121e0815..fd1008e90b 100644
--- a/examples/peripherals/gpio/matrix_keyboard/main/matrix_keyboard_example_main.c
+++ b/examples/peripherals/gpio/matrix_keyboard/main/matrix_keyboard_example_main.c
@@ -21,10 +21,10 @@ esp_err_t example_matrix_kbd_event_handler(matrix_kbd_handle_t mkbd_handle, matr
     uint32_t key_code = (uint32_t)event_data;
     switch (event) {
     case MATRIX_KBD_EVENT_DOWN:
-        ESP_LOGI(TAG, "press event, key code = %04x", key_code);
+        ESP_LOGI(TAG, "press event, key code = %04"PRIx32, key_code);
         break;
     case MATRIX_KBD_EVENT_UP:
-        ESP_LOGI(TAG, "release event, key code = %04x", key_code);
+        ESP_LOGI(TAG, "release event, key code = %04"PRIx32, key_code);
         break;
     }
     return ESP_OK;
diff --git a/examples/peripherals/i2c/i2c_self_test/main/CMakeLists.txt b/examples/peripherals/i2c/i2c_self_test/main/CMakeLists.txt
index a1ac988361..3603c38d49 100644
--- a/examples/peripherals/i2c/i2c_self_test/main/CMakeLists.txt
+++ b/examples/peripherals/i2c/i2c_self_test/main/CMakeLists.txt
@@ -1,3 +1,2 @@
 idf_component_register(SRCS "i2c_example_main.c"
-                    INCLUDE_DIRS ".")
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
+                       INCLUDE_DIRS ".")
diff --git a/examples/peripherals/i2c/i2c_self_test/main/i2c_example_main.c b/examples/peripherals/i2c/i2c_self_test/main/i2c_example_main.c
index 184ccfcc35..26b6db52b7 100644
--- a/examples/peripherals/i2c/i2c_self_test/main/i2c_example_main.c
+++ b/examples/peripherals/i2c/i2c_self_test/main/i2c_example_main.c
@@ -213,7 +213,7 @@ static void disp_buf(uint8_t *buf, int len)
 static void i2c_test_task(void *arg)
 {
     int ret;
-    uint32_t task_idx = (uint32_t)arg;
+    int task_idx = (int)arg;
 #if SOC_I2C_NUM > 1
     int i = 0;
     uint8_t *data = (uint8_t *)malloc(DATA_LENGTH);
diff --git a/examples/peripherals/i2c/i2c_tools/main/CMakeLists.txt b/examples/peripherals/i2c/i2c_tools/main/CMakeLists.txt
index d61b866297..60f09894c4 100644
--- a/examples/peripherals/i2c/i2c_tools/main/CMakeLists.txt
+++ b/examples/peripherals/i2c/i2c_tools/main/CMakeLists.txt
@@ -1,4 +1,3 @@
 idf_component_register(SRCS "i2ctools_example_main.c"
                             "cmd_i2ctools.c"
-                    INCLUDE_DIRS ".")
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
+                       INCLUDE_DIRS ".")
diff --git a/examples/peripherals/i2c/i2c_tools/main/cmd_i2ctools.c b/examples/peripherals/i2c/i2c_tools/main/cmd_i2ctools.c
index 28b97b2180..1c5b7595e1 100644
--- a/examples/peripherals/i2c/i2c_tools/main/cmd_i2ctools.c
+++ b/examples/peripherals/i2c/i2c_tools/main/cmd_i2ctools.c
@@ -380,7 +380,7 @@ static int do_i2cdump_cmd(int argc, char **argv)
             } else if ((block[k] & 0xff) < 32 || (block[k] & 0xff) >= 127) {
                 printf("?");
             } else {
-                printf("%c", block[k] & 0xff);
+                printf("%c", (char)(block[k] & 0xff));
             }
         }
         printf("\r\n");
diff --git a/examples/peripherals/i2s/i2s_adc_dac/main/CMakeLists.txt b/examples/peripherals/i2s/i2s_adc_dac/main/CMakeLists.txt
index c31750a8f7..61fac40e63 100644
--- a/examples/peripherals/i2s/i2s_adc_dac/main/CMakeLists.txt
+++ b/examples/peripherals/i2s/i2s_adc_dac/main/CMakeLists.txt
@@ -1,3 +1,2 @@
 idf_component_register(SRCS "app_main.c"
                     INCLUDE_DIRS ".")
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/examples/peripherals/i2s/i2s_adc_dac/main/app_main.c b/examples/peripherals/i2s/i2s_adc_dac/main/app_main.c
index 645c975503..79606b5c37 100644
--- a/examples/peripherals/i2s/i2s_adc_dac/main/app_main.c
+++ b/examples/peripherals/i2s/i2s_adc_dac/main/app_main.c
@@ -101,7 +101,7 @@ void example_erase_flash(void)
     data_partition = esp_partition_find_first(ESP_PARTITION_TYPE_DATA,
             ESP_PARTITION_SUBTYPE_DATA_FAT, PARTITION_NAME);
     if (data_partition != NULL) {
-        printf("partiton addr: 0x%08x; size: %d; label: %s\n", data_partition->address, data_partition->size, data_partition->label);
+        printf("partiton addr: 0x%08"PRIx32"; size: %"PRIu32"; label: %s\n", data_partition->address, data_partition->size, data_partition->label);
     }
     printf("Erase size: %d Bytes\n", FLASH_ERASE_SIZE);
     ESP_ERROR_CHECK(esp_partition_erase_range(data_partition, 0, FLASH_ERASE_SIZE));
@@ -209,7 +209,7 @@ void example_i2s_adc_dac(void*arg)
     data_partition = esp_partition_find_first(ESP_PARTITION_TYPE_DATA,
             ESP_PARTITION_SUBTYPE_DATA_FAT, PARTITION_NAME);
     if (data_partition != NULL) {
-        printf("partiton addr: 0x%08x; size: %d; label: %s\n", data_partition->address, data_partition->size, data_partition->label);
+        printf("partiton addr: 0x%08"PRIx32"; size: %"PRIu32"; label: %s\n", data_partition->address, data_partition->size, data_partition->label);
     } else {
         ESP_LOGE(TAG, "Partition error: can't find partition name: %s\n", PARTITION_NAME);
         vTaskDelete(NULL);
@@ -288,7 +288,7 @@ void adc_read_task(void* arg)
         uint32_t voltage;
         vTaskDelay(200 / portTICK_PERIOD_MS);
         esp_adc_cal_get_voltage(ADC1_TEST_CHANNEL, &characteristics, &voltage);
-        ESP_LOGI(TAG, "%d mV", voltage);
+        ESP_LOGI(TAG, "%"PRIu32" mV", voltage);
     }
 }
 
diff --git a/examples/peripherals/lcd/rgb_panel/main/CMakeLists.txt b/examples/peripherals/lcd/rgb_panel/main/CMakeLists.txt
index 30da0c0318..4e9a3d43e5 100644
--- a/examples/peripherals/lcd/rgb_panel/main/CMakeLists.txt
+++ b/examples/peripherals/lcd/rgb_panel/main/CMakeLists.txt
@@ -1,4 +1,2 @@
 idf_component_register(SRCS "rgb_lcd_example_main.c" "lvgl_demo_ui.c"
                        INCLUDE_DIRS ".")
-
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/examples/peripherals/mcpwm/mcpwm_bldc_hall_control/main/CMakeLists.txt b/examples/peripherals/mcpwm/mcpwm_bldc_hall_control/main/CMakeLists.txt
index 2ecff3751d..1d97d04dc0 100644
--- a/examples/peripherals/mcpwm/mcpwm_bldc_hall_control/main/CMakeLists.txt
+++ b/examples/peripherals/mcpwm/mcpwm_bldc_hall_control/main/CMakeLists.txt
@@ -1,3 +1,2 @@
 idf_component_register(SRCS "mcpwm_bldc_hall_control_example_main.c"
                        INCLUDE_DIRS ".")
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/examples/peripherals/mcpwm/mcpwm_bldc_hall_control/main/mcpwm_bldc_hall_control_example_main.c b/examples/peripherals/mcpwm/mcpwm_bldc_hall_control/main/mcpwm_bldc_hall_control_example_main.c
index 3fcb12d21e..8afae790b3 100644
--- a/examples/peripherals/mcpwm/mcpwm_bldc_hall_control/main/mcpwm_bldc_hall_control_example_main.c
+++ b/examples/peripherals/mcpwm/mcpwm_bldc_hall_control/main/mcpwm_bldc_hall_control_example_main.c
@@ -344,7 +344,7 @@ void app_main(void)
         if (hall_sensor_value >= 1 && hall_sensor_value <= 6) {
             s_hall_actions[hall_sensor_value](generators);
         } else {
-            ESP_LOGE(TAG, "invalid bldc phase, wrong hall sensor value:%d", hall_sensor_value);
+            ESP_LOGE(TAG, "invalid bldc phase, wrong hall sensor value:%"PRIu32, hall_sensor_value);
         }
         ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
     }
diff --git a/examples/peripherals/mcpwm/mcpwm_capture_hc_sr04/main/CMakeLists.txt b/examples/peripherals/mcpwm/mcpwm_capture_hc_sr04/main/CMakeLists.txt
index bd120826dd..450a211ce5 100644
--- a/examples/peripherals/mcpwm/mcpwm_capture_hc_sr04/main/CMakeLists.txt
+++ b/examples/peripherals/mcpwm/mcpwm_capture_hc_sr04/main/CMakeLists.txt
@@ -1,3 +1,2 @@
 idf_component_register(SRCS "mcpwm_capture_hc_sr04.c"
                     INCLUDE_DIRS ".")
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/examples/peripherals/sdio/host/main/CMakeLists.txt b/examples/peripherals/sdio/host/main/CMakeLists.txt
index c31750a8f7..61fac40e63 100644
--- a/examples/peripherals/sdio/host/main/CMakeLists.txt
+++ b/examples/peripherals/sdio/host/main/CMakeLists.txt
@@ -1,3 +1,2 @@
 idf_component_register(SRCS "app_main.c"
                     INCLUDE_DIRS ".")
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/examples/peripherals/sdio/host/main/app_main.c b/examples/peripherals/sdio/host/main/app_main.c
index 2dfa2165d4..0ff49aec61 100644
--- a/examples/peripherals/sdio/host/main/app_main.c
+++ b/examples/peripherals/sdio/host/main/app_main.c
@@ -307,7 +307,7 @@ static esp_err_t get_intr(essl_handle_t handle, uint32_t* out_raw, uint32_t* out
     if (ret != ESP_OK) return ret;
     ret = essl_clear_intr(handle, *out_raw, TIMEOUT_MAX);
     if (ret != ESP_OK) return ret;
-    ESP_LOGD(TAG, "intr: %08X", *out_raw);
+    ESP_LOGD(TAG, "intr: %08"PRIX32, *out_raw);
     return ESP_OK;
 }
 
diff --git a/examples/peripherals/spi_master/lcd/main/CMakeLists.txt b/examples/peripherals/spi_master/lcd/main/CMakeLists.txt
index a59f4a0ae5..0d34bee60e 100644
--- a/examples/peripherals/spi_master/lcd/main/CMakeLists.txt
+++ b/examples/peripherals/spi_master/lcd/main/CMakeLists.txt
@@ -6,5 +6,3 @@ set(srcs "pretty_effect.c"
 idf_component_register(SRCS ${srcs}
                     INCLUDE_DIRS "."
                     EMBED_FILES image.jpg)
-
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/examples/peripherals/spi_master/lcd/main/spi_master_example_main.c b/examples/peripherals/spi_master/lcd/main/spi_master_example_main.c
index f46e4b0a28..fba231f517 100644
--- a/examples/peripherals/spi_master/lcd/main/spi_master_example_main.c
+++ b/examples/peripherals/spi_master/lcd/main/spi_master_example_main.c
@@ -9,6 +9,7 @@
 #include <stdio.h>
 #include <stdlib.h>
 #include <string.h>
+#include <inttypes.h>
 #include "freertos/FreeRTOS.h"
 #include "freertos/task.h"
 #include "esp_system.h"
@@ -272,7 +273,7 @@ void lcd_init(spi_device_handle_t spi)
     int lcd_detected_type = 0;
     int lcd_type;
 
-    printf("LCD ID: %08X\n", lcd_id);
+    printf("LCD ID: %08"PRIx32"\n", lcd_id);
     if ( lcd_id == 0 ) {
         //zero, ili
         lcd_detected_type = LCD_TYPE_ILI;
diff --git a/examples/peripherals/spi_slave_hd/append_mode/slave/main/CMakeLists.txt b/examples/peripherals/spi_slave_hd/append_mode/slave/main/CMakeLists.txt
index c31750a8f7..61fac40e63 100644
--- a/examples/peripherals/spi_slave_hd/append_mode/slave/main/CMakeLists.txt
+++ b/examples/peripherals/spi_slave_hd/append_mode/slave/main/CMakeLists.txt
@@ -1,3 +1,2 @@
 idf_component_register(SRCS "app_main.c"
                     INCLUDE_DIRS ".")
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/examples/peripherals/spi_slave_hd/segment_mode/seg_master/main/CMakeLists.txt b/examples/peripherals/spi_slave_hd/segment_mode/seg_master/main/CMakeLists.txt
index c31750a8f7..61fac40e63 100644
--- a/examples/peripherals/spi_slave_hd/segment_mode/seg_master/main/CMakeLists.txt
+++ b/examples/peripherals/spi_slave_hd/segment_mode/seg_master/main/CMakeLists.txt
@@ -1,3 +1,2 @@
 idf_component_register(SRCS "app_main.c"
                     INCLUDE_DIRS ".")
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/examples/peripherals/spi_slave_hd/segment_mode/seg_master/main/app_main.c b/examples/peripherals/spi_slave_hd/segment_mode/seg_master/main/app_main.c
index 59022bb485..667342090a 100644
--- a/examples/peripherals/spi_slave_hd/segment_mode/seg_master/main/app_main.c
+++ b/examples/peripherals/spi_slave_hd/segment_mode/seg_master/main/app_main.c
@@ -207,8 +207,8 @@ void app_main(void)
     ESP_ERROR_CHECK(get_slave_max_buf_size(spi, &slave_max_tx_buf_size, &slave_max_rx_buf_size));
     uint32_t rx_buf_size = slave_max_tx_buf_size;
     printf("\n\n---------SLAVE INFO---------\n\n");
-    printf("Slave MAX Send Buffer Size:       %d\n", slave_max_tx_buf_size);
-    printf("Slave MAX Receive Buffer Size:    %d\n", slave_max_rx_buf_size);
+    printf("Slave MAX Send Buffer Size:       %"PRIu32"\n", slave_max_tx_buf_size);
+    printf("Slave MAX Receive Buffer Size:    %"PRIu32"\n", slave_max_rx_buf_size);
 
     uint8_t *recv_buf = heap_caps_calloc(1, rx_buf_size, MALLOC_CAP_DMA);
     if (!recv_buf) {
@@ -245,7 +245,7 @@ void app_main(void)
         uint32_t size_can_be_read = get_slave_tx_buf_size(spi) - size_has_read;
 
         if (size_can_be_read > rx_buf_size) {
-            ESP_LOGW(TAG, "Slave is going to send buffer(%d Bytes) larger than pre-negotiated MAX size", size_can_be_read);
+            ESP_LOGW(TAG, "Slave is going to send buffer(%"PRIu32" Bytes) larger than pre-negotiated MAX size", size_can_be_read);
             /**
              * NOTE:
              * In this condition, Master should still increase its counter (``size_has_read``) by the size that Slave has loaded,
@@ -277,7 +277,7 @@ void app_main(void)
         //Prepare your TX transaction in your own way. Here is an example.
         //You can set any size to send (shorter, longer or equal to the Slave Max RX buf size), Slave can get the actual length by ``trans_len`` member of ``spi_slave_hd_data_t``
         uint32_t actual_tx_size = (rand() % (slave_max_rx_buf_size - TX_SIZE_MIN + 1)) + TX_SIZE_MIN;
-        snprintf((char *)send_buf, slave_max_rx_buf_size, "this is master's transaction %d", tx_trans_id);
+        snprintf((char *)send_buf, slave_max_rx_buf_size, "this is master's transaction %"PRIu32, tx_trans_id);
 
         for (int i = 0; i < num_to_send; i++) {
             ESP_ERROR_CHECK(essl_spi_wrdma(spi, send_buf, actual_tx_size, -1, 0));
diff --git a/examples/peripherals/spi_slave_hd/segment_mode/seg_slave/main/CMakeLists.txt b/examples/peripherals/spi_slave_hd/segment_mode/seg_slave/main/CMakeLists.txt
index c31750a8f7..61fac40e63 100644
--- a/examples/peripherals/spi_slave_hd/segment_mode/seg_slave/main/CMakeLists.txt
+++ b/examples/peripherals/spi_slave_hd/segment_mode/seg_slave/main/CMakeLists.txt
@@ -1,3 +1,2 @@
 idf_component_register(SRCS "app_main.c"
                     INCLUDE_DIRS ".")
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/examples/peripherals/spi_slave_hd/segment_mode/seg_slave/main/app_main.c b/examples/peripherals/spi_slave_hd/segment_mode/seg_slave/main/app_main.c
index 0801e8a975..1945f2fed9 100644
--- a/examples/peripherals/spi_slave_hd/segment_mode/seg_slave/main/app_main.c
+++ b/examples/peripherals/spi_slave_hd/segment_mode/seg_slave/main/app_main.c
@@ -156,7 +156,7 @@ static bool get_tx_data(uint8_t *data, uint32_t max_len, uint32_t *out_len)
         return false;
     }
 
-    snprintf((char *)data, *out_len, "Transaction No.%d from slave, length: %d", s_tx_data_id, *out_len);
+    snprintf((char *)data, *out_len, "Transaction No.%"PRIu32" from slave, length: %"PRIu32, s_tx_data_id, *out_len);
     s_tx_data_id++;
     return true;
 }
diff --git a/examples/peripherals/temp_sensor/main/CMakeLists.txt b/examples/peripherals/temp_sensor/main/CMakeLists.txt
index 84c61f9473..8e713a2504 100644
--- a/examples/peripherals/temp_sensor/main/CMakeLists.txt
+++ b/examples/peripherals/temp_sensor/main/CMakeLists.txt
@@ -1,3 +1,2 @@
 idf_component_register(SRCS "temp_sensor_main.c"
-                    INCLUDE_DIRS ".")
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
+                       INCLUDE_DIRS ".")
diff --git a/examples/peripherals/twai/twai_network/twai_network_listen_only/main/CMakeLists.txt b/examples/peripherals/twai/twai_network/twai_network_listen_only/main/CMakeLists.txt
index 0075b952ca..e26450a577 100644
--- a/examples/peripherals/twai/twai_network/twai_network_listen_only/main/CMakeLists.txt
+++ b/examples/peripherals/twai/twai_network/twai_network_listen_only/main/CMakeLists.txt
@@ -1,3 +1,2 @@
 idf_component_register(SRCS "twai_network_example_listen_only_main.c"
                     INCLUDE_DIRS ".")
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/examples/peripherals/twai/twai_network/twai_network_listen_only/main/twai_network_example_listen_only_main.c b/examples/peripherals/twai/twai_network/twai_network_listen_only/main/twai_network_example_listen_only_main.c
index 53474c14d6..0f6b3b7bab 100644
--- a/examples/peripherals/twai/twai_network/twai_network_listen_only/main/twai_network_example_listen_only_main.c
+++ b/examples/peripherals/twai/twai_network/twai_network_listen_only/main/twai_network_example_listen_only_main.c
@@ -78,7 +78,7 @@ static void twai_receive_task(void *arg)
             for (int i = 0; i < rx_msg.data_length_code; i++) {
                 data |= (rx_msg.data[i] << (i * 8));
             }
-            ESP_LOGI(EXAMPLE_TAG, "Received data value %d", data);
+            ESP_LOGI(EXAMPLE_TAG, "Received data value %"PRIu32, data);
         } else if (rx_msg.identifier == ID_MASTER_STOP_CMD) {
             ESP_LOGI(EXAMPLE_TAG, "Received master stop command");
         } else if (rx_msg.identifier == ID_SLAVE_STOP_RESP) {
diff --git a/examples/peripherals/twai/twai_network/twai_network_master/main/CMakeLists.txt b/examples/peripherals/twai/twai_network/twai_network_master/main/CMakeLists.txt
index 06a6d3828a..112b3ca1b4 100644
--- a/examples/peripherals/twai/twai_network/twai_network_master/main/CMakeLists.txt
+++ b/examples/peripherals/twai/twai_network/twai_network_master/main/CMakeLists.txt
@@ -1,3 +1,2 @@
 idf_component_register(SRCS "twai_network_example_master_main.c"
                     INCLUDE_DIRS ".")
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/examples/peripherals/twai/twai_network/twai_network_master/main/twai_network_example_master_main.c b/examples/peripherals/twai/twai_network/twai_network_master/main/twai_network_example_master_main.c
index 6392480630..e1a7007435 100644
--- a/examples/peripherals/twai/twai_network/twai_network_master/main/twai_network_example_master_main.c
+++ b/examples/peripherals/twai/twai_network/twai_network_master/main/twai_network_example_master_main.c
@@ -109,7 +109,7 @@ static void twai_receive_task(void *arg)
                     for (int i = 0; i < rx_msg.data_length_code; i++) {
                         data |= (rx_msg.data[i] << (i * 8));
                     }
-                    ESP_LOGI(EXAMPLE_TAG, "Received data value %d", data);
+                    ESP_LOGI(EXAMPLE_TAG, "Received data value %"PRIu32, data);
                     data_msgs_rec ++;
                 }
             }
diff --git a/examples/peripherals/twai/twai_network/twai_network_slave/main/CMakeLists.txt b/examples/peripherals/twai/twai_network/twai_network_slave/main/CMakeLists.txt
index 7e8c1cd4ec..84241dd1d3 100644
--- a/examples/peripherals/twai/twai_network/twai_network_slave/main/CMakeLists.txt
+++ b/examples/peripherals/twai/twai_network/twai_network_slave/main/CMakeLists.txt
@@ -1,3 +1,2 @@
 idf_component_register(SRCS "twai_network_example_slave_main.c"
                     INCLUDE_DIRS ".")
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/examples/peripherals/twai/twai_network/twai_network_slave/main/twai_network_example_slave_main.c b/examples/peripherals/twai/twai_network/twai_network_slave/main/twai_network_example_slave_main.c
index 1a5785cdaa..836ee61291 100644
--- a/examples/peripherals/twai/twai_network/twai_network_slave/main/twai_network_example_slave_main.c
+++ b/examples/peripherals/twai/twai_network/twai_network_slave/main/twai_network_example_slave_main.c
@@ -146,7 +146,7 @@ static void twai_transmit_task(void *arg)
                     data_message.data[i] = (sensor_data >> (i * 8)) & 0xFF;
                 }
                 twai_transmit(&data_message, portMAX_DELAY);
-                ESP_LOGI(EXAMPLE_TAG, "Transmitted data value %d", sensor_data);
+                ESP_LOGI(EXAMPLE_TAG, "Transmitted data value %"PRIu32, sensor_data);
                 vTaskDelay(pdMS_TO_TICKS(DATA_PERIOD_MS));
                 if (xSemaphoreTake(stop_data_sem, 0) == pdTRUE) {
                     break;
diff --git a/tools/ci/check_copyright_ignore.txt b/tools/ci/check_copyright_ignore.txt
index 062f951c32..bb3f804fd2 100644
--- a/tools/ci/check_copyright_ignore.txt
+++ b/tools/ci/check_copyright_ignore.txt
@@ -1728,7 +1728,6 @@ examples/peripherals/adc/single_read/adc2/main/adc2_example_main.c
 examples/peripherals/gpio/generic_gpio/example_test.py
 examples/peripherals/gpio/generic_gpio/main/gpio_example_main.c
 examples/peripherals/gpio/matrix_keyboard/components/matrix_keyboard/include/matrix_keyboard.h
-examples/peripherals/gpio/matrix_keyboard/components/matrix_keyboard/src/matrix_keyboard.c
 examples/peripherals/gpio/matrix_keyboard/main/matrix_keyboard_example_main.c
 examples/peripherals/i2c/i2c_simple/main/i2c_simple_main.c
 examples/peripherals/i2c/i2c_tools/example_test.py
diff --git a/tools/ci/check_public_headers_exceptions.txt b/tools/ci/check_public_headers_exceptions.txt
index 71b5cd3f5d..065adf8f4d 100644
--- a/tools/ci/check_public_headers_exceptions.txt
+++ b/tools/ci/check_public_headers_exceptions.txt
@@ -24,9 +24,6 @@ components/esp_rom/include/esp32s2/rom/rsa_pss.h
 
 components/esp_common/include/esp_private/
 
-components/esp32/include/esp32/brownout.h
-components/esp32/include/esp32/cache_err_int.h
-
 # LWIP: sockets.h uses #include_next<>, which doesn't work correctly with the checker
 # memp_std.h is supposed to be included multiple times with different settings
 components/lwip/lwip/src/include/lwip/priv/memp_std.h
@@ -115,9 +112,6 @@ components/esp_rom/include/esp32s2/rom/efuse.h
 components/esp_rom/include/esp32s3/rom/rtc.h
 components/esp_rom/include/esp32h2/rom/rtc.h
 components/esp_rom/include/esp32c2/rom/rtc.h
-components/esp32/include/esp32/dport_access.h
-components/esp32/include/rom/sha.h
-components/esp32/include/rom/secure_boot.h
 components/esp_ringbuf/include/freertos/ringbuf.h
 components/esp_wifi/include/esp_wifi_crypto_types.h
 components/esp_wifi/include/esp_coexist_internal.h
@@ -130,7 +124,6 @@ components/esp_netif/include/esp_netif_sta_list.h
 components/esp_netif/include/esp_netif_defaults.h
 components/esp_netif/include/esp_netif_net_stack.h
 components/esp_netif/include/esp_netif_ppp.h
-components/console/linenoise/linenoise.h
 components/protocomm/include/transports/protocomm_httpd.h
 components/fatfs/src/diskio.h
 components/fatfs/diskio/diskio_sdmmc.h
@@ -162,8 +155,3 @@ components/espcoredump/include/port/xtensa/esp_core_dump_summary_port.h
 components/riscv/include/esp_private/panic_reason.h
 components/riscv/include/riscv/interrupt.h
 components/riscv/include/riscv/rvruntime-frames.h
-
-
-### To be fixed: files which don't compile for esp32c2 target:
-
-components/efuse/esp32c2/include/esp_efuse_table.h

From 77d7ab88138c9f4c598a9468d5618fa1eee6b5d9 Mon Sep 17 00:00:00 2001
From: Linda <zhangxiaoyan@espressif.com>
Date: Mon, 8 Aug 2022 17:02:49 +0800
Subject: [PATCH 017/665] docs: update the diagram of FSM of I2S

---
 .../diagrams/i2s/i2s_state_machine.png        | Bin 55562 -> 53484 bytes
 1 file changed, 0 insertions(+), 0 deletions(-)

diff --git a/docs/_static/diagrams/i2s/i2s_state_machine.png b/docs/_static/diagrams/i2s/i2s_state_machine.png
index 8c56ca9063eca4c3017c927008c39bfa2d9ae389..620206077f9cac3a389602ef9adfb9872225c641 100644
GIT binary patch
literal 53484
zcmeAS@N?(olHy`uVBq!ia0y~yU^>OXz$C=M#=yXE_4i9A1_lPk;vjb?hIQv;UNSH+
za29w(7BevLCxS5J3j5`m3=9eko-U3d6>)Foa_$Jd{QLO*XP%c@f~I&(QJS*w%+xc^
zZD+hvdW=*~+AL2wv&Q3uMAwNM{-;8?R&oStW?qZ=|9tbG@1?um?M$Cve16OKf9sy_
z<iET7d(`W{d$QmEjeTEt{nk>mygNHChPXJeAR{xy057LVWhWHDf8GvGk&B&JTofj-
zxb;e<`rG|nQv2uQ@ofnQn;dQlJoUT2F821f`}Os&FD>nst^4sX&`t5Ss{_lY84WE(
za@Ov#!i<6%vmCy^yPJDwN8z>2>He>8Y+QVGWw84SCbxulcXpapeaVnENNCuadHEO{
zznqK#_mx;dfkq912?2dg(^D67v~(~iRi2!rYF6{(gFvKcZm?DPyPT`5LMKP`eKVNw
zRcXR>7L_TVFX_IT!qMRn$l|em$E#JVb6#Cp$s}ULbas~M=H2ghd1p!}eqMb>uyKL#
zgaE!>>{sgrI|Lg2=2}@Qy2h>c+QBg)|D4N<rPJfMrYCN4V{uWqz@jpR`K?`P9Lplt
zgwwj)x15};uB~p_lBb@&)3sa7tp490fhhIKE)FbBUJg!{E9M37cU5R&@tUfYdh3_%
zp1$ezhhIlWsxdjLDlC)<IluD0l7J(VP|(A&U4NwW{-3fE<WOSde5z38TPxPsAv9qE
z*Y?Lx?-%?Izt-s>!0DmEelh#iW)7Dr4J{!%WcB~I-QK^+kEO}O!O5~CE_lAH!Xg%x
zC5PTt{4~GwZ)&NMfD4n*DaS9fe(5j?swyao<{dx1|KYdwYlIsWgeC;=ExLXsU9dxg
zk#l8%b=*JR?e(d1Ianq(v=j;KU1rzq;KJ$Q(R%yir~Dm%wO_j^bg-yQX?|h)HIhZi
zOJRjm*0(n|zg={fznQ=PZ(5B>>i@srx678@P+Sz(lV29_SKGa-fum)5LrYObt@ddb
zg%Xw~jU_)!im$JW{r|Z8_4@ty@^(CA`~Lg9-S0DPe6m@((c88ZpSLwn-EaH(jImkW
zp9<@zQ-bG6@JDejs&76P@mG{l(4()RrKo66$rg?d2R=>~UyrjhjgN1;nI`T2=25r)
zwrgvnZ!e!;m&I@YXT$HiyWj82ZkMZCp;&O<=ChCW%O#WFw2H@h%rt0{N%Z@BcXzq}
z&UrC&B~1Q5>zaH^lu_`693$t`Hygvel@yp%RRl~FO{>0SSpWHOcx~3zRoe<4I%$Wm
zoAaBce7at2&aocJcl&SW?Oyx!<>ljc|Nj(EpVk<$@BhEwZ@cyP6$m~*Iaxh=u2t!q
z1I+wexb^p3kTS_g$lvp^&HCAm<o>OdpP${_ka&2G!M^wVe#ca~e|~oMZ4<X1$D9bh
zS@qr)b4qt{bT}|@cxbR6@O-t1qvL=*OOx7?x*reOvo9^_eEqxb_uKTj*5%u_<=&3E
zyv%p4&rG9t-#cPl-fl`geP{pod)4{U#%Vpd`+h!qcfTX&eg2ZPnx9Xnn^k;BDEG^8
z)c9QeUglrz_1JROtQRb2_cu1JKG)U2vBbr}$x=1P%9F)KK^zoUdOM#8RX=ECH#^w+
zWAC$B*=y3z&kI}V)cSu(+@A0Es>}ZUe13ag^}EdTcE8v7&at?7YfI+iR}ovYrrLhJ
z63puKvqQOWL$}_p6ILZJ67KFQ4SwaS$F}U22%{i}E+gmD3%kPFIvsv+umoy6ZsinK
zyAhqg_i53j$Q{o`k9^AAem5+o&q!1Ja6A8Y&&g^#_oV5s+LLsYYx{@(4kJx5ndhQU
zHQMvfoK_MPXuKmdA>f>D{Z>6Dr3oyJ3pk(3*Z;Y=%y)L$*6i!s!q!GvdOtrmH`})A
z%LYMZw}{8bdV9b09P0ilaQXL}&HdK%O1f*m-`%dDC96G!TmRqW0KX)ImjQwTjDjB=
z9h`2mtH>%bDNT@PX;PbV^I+53TOL~-46d(@zTT)J+B~Ia@3&j0mxfk2{X8P<zePO0
z=HlPp<cK%lj|ltkn3Ec$t+CPR=apdpQp<C#%BT2kzg(y<n(_H?^U?208UJ{hg1-i`
zxGYFvQJLa>%s;)mfg@$2!-bYBe|~<x+wQt&OJ_5`-3{GG%B;;sSywbbW#erjKF71`
z#HYuW%?w==aq+4C<fy`Hk?A*;`)!ggFZVBht`oa!O9Ep;;=(iQByxD&MP|)4@w0f?
zqEof}i7)Hf{i@p|OgkDlo>((-KCSsa;g>p-Qh<X(htsRo>-QCPzfCHhZ201sbpDpQ
zzrQSR-+0s;YgqT|rMmjG<vuf$-rm}}Ie*{JV}IvP;Zi!w@y`5y&E;Ii<Lks)TR;7N
zzyJNVp2rsYQnE`P3cLJg>s<d!i%DsM4I}5%Co^C22nsaH2y$$i@au8E{hR}9gO+yP
zw%%Fv^wjKtI~x+4|9-t5ulFcsZ&m5{?U9?)B73Dw*F<g2+Sj>0a`Q1U{kS)`9;$n&
zp7_Trl>Rl8#pQrKBWLRWH6=?pIvn~qJv^S?V3f>@`*+qLAyl79X@UtO=hGz<U$O`a
zG{y){m~cw;=bJ6s|I^wxM+q_te(-m2x@oU1tI4D^A(=@i$g<3#ZT9qfW1fhs-3=Tn
zz79^7nJHF|EG`P+EGkQiT<xsip4xx&;hHcP2bMp=69T@S_X3q_Pi8c<g!IWyc=+t;
zeIDkpuSyC`p28CX{G?|32`~zt5M|_C88h*`-|kQOWfrSN1qB%Yv#3n@yZO>YB?Tr+
zH3h|~$?PdRDu0?EZV27W(cy53MP<rlw`IaE4lG5k4o+I(Pc~m(_h+{3xhz-Gy!+tu
zxykDO+pJ1oJz2$_W$w)K?A+XJ-KZ@aetv$QzJfJWn@LH5=_JUd^Jbm{xl|BT(cOI5
zE}s{>tK?)L|CO9&95z3nOg789qEY>F>2#y3Ew4lw1qB+HaC&H{_xh-VQco9y)2mgh
z*KJxEy!;u&npvjVY2|lIr_bhC+0nq!;jm9&Lclq3{}u8|3QYSrO5WeQJ547t>2N#$
z_tHIlr|OwNWmneKRW~0TZ2r7|^Q(m%9S%!4JT%---8BkhIpoN&(I)SX#p|1!mzTb|
z5omduu|(VQ<YM>!ZH&xp5wp#5RVFdNa4wBxS>)j0WXTmbtyf9FiD^mVgzLXP9+$t}
z#LDfIk+{QmRqXC<Z}<QIr*}W*rP#x7TS0XmsEXh8{Ytr@Kx2ULg|f_rW$Sx{83j2Q
z7&)IZSa`;YFba04F>*f5_!S%0-N5mLpON$FpO39oN}zz7EifVAT7v*6IFO1Q1*Sqy
z4~^^su*dT_Jv5$A+aD#)C@8?lnc54Y1WyDr37x8ZB~j`PYCeesUX#Eyqe~;32W-MT
zP+=B)d_}a90+Z5$j!nlJI6z@Ot)ZnT@8{}LP`MP~5}6Eco_(6q&{8zd%I&TY$R5`z
zrfi@#o5FS$l_|xi<JWeBv?`sFVg?yCVL7NNbj9%1G>~~3i`Ez_fc&&mRbk<r=zm$U
zC{D8hi7xL8+zv9&K@jE-P_cdIQ}}C;c?hRzGIBn(Dec*%3NjDw50sFAJIx;yJ}Z;2
z=%V<e$lJlma{HgFyHK1~32Ht0%P!9AMDa&7lhCQ1PuE{_1qA`zX-Gk=P{s0Y=X1H&
zx3{mqTX<ad+G2P9&q}A7*?2eI+gp8Gcl({By;Wbk<Rl_>Kn}K4Qdl@g`9oG1C;+&G
zBevztyt*dx@~LUM*;BQ{x3zMMNA*gX<~%($bz9zDtMBhug|6nB19E4F!!!;Ljdac}
zvjjn*Z_l!B=QAl#Yjthp=4B5)e0q91`usfGx8H8(e-Cc$1FI4A5N70jYSI{D3JSpq
zd`vD=v#+nqT^+t&Z^b&NR<3Oc2bo+aUuKLb1t$d|P_fXk)EVSc1!<O~#iv{*>+k<l
zG=2LTaC%gl5X&TV>gLn6*IXP}Toe==Z>-p~=p<+1O9oKro{(VVeA=@x^eEUaE5=2q
z-ZUN56F=qaH+S(l5l|wYBrqXBkJEN8xKxl-atQhPX7l-N%jefc?K~-&v?dE|uOK7m
zQ<s)6<$@gojNjgd3Ni|I_$NF*)_X{qNl8GFN$8Yd(Ka8^Mi-VZC!e^qeEF^+eBrBL
z>ig5*RtQZ9=v(zXbvuWMql1&fVJDVH!WX_Syr{@@QCVT3jP3l>NrD~T4o(iu&MYdB
zr29`*Vd0vK3ZP2K!6~xY5hf0mo>H~YP=U!)@PdnxW{gz?i<6^+;M0H|fo>fRRU951
zOWGG_ajG-M%0K+FdW}%yBMuLZ?3#`S4iSL~0v8el8h@~q)Mk`)ID7$>H0PghiePyp
zG(q6P16W3FtOw;|la2-sNba!X$WVI8Jc&=Raf0B40KS>dseK$%S{hm$JYT%LvjODI
zGXB$cf<N>@8J$Z|fDxR^53n<Grpiw!>ELMTX=o`rA){67vOtAJg~iLs|9RWohIRcL
zsw2L2HbC>`QIO+4AUjTD5iD#JRyZYmeRcKQVSf7?eAaIgrfP@xt!WQm7n6Cv=5z1c
zU9Z<w9#4FGYwNea-|w^Ea(CQor&R5DqCn7t8I;N#LPV7W#F!jKnJzE$-8{Ga-c2>1
z83}8nwr+~toObhSczmvW?U#wgXF+YrzrVk4f4lv@oz6O~OMLx@!{cjHcfa3P9e1<K
z|ABqopNiYn@ArOQm0xEqeC74w^|e-hEG`fBgJMU^#es#3gC&$>P1M#?`~H55R-bly
zx_<ucoXx$t+is@$>E!SG`K;{k*Xy^#qH|N_>;Dw4*sHs6PULsCufI;{h+frWdZ?zb
zPzK!X@#u00Xg%=e=H|80+w;saE+|BAOlp0*@wl8>>M4=zYink1{{M3M{B6bOERQeq
zo13-!&8BW%Ihz}8{POQEnSQ&OE?<7H>~`+-30Hm1@1~@lnzE5s+U&;W^LE*(r>AWN
zwZZjvy-+HDcdS?XZ6mu}!CT$9JvVM`&(Gg}uWI$x6@iD}?faeg`_Jd|Z;y({mmKGl
zFgOrb{noVl>(%hJX=i8YN!2}_8ouj(VNK!F>G5?N<!q~NfSNryZ?CMJ{F?onLFA7A
z|9<CQSrPc{>Gb%h*Vop*o#-yN(W>;-4z2rjzjLcUom7wAGPk(j`klq`zDXzcxzy{Q
zt8<+q%%?A_z@#*x9aKDD(0nzC;|VAnigI4DDhV^*T<R^Zo}zg@u6pg=vfH_4wZBSc
zTbHksEjYkfcE9$!<ToWPPzmz*Sg&`--z}H@Hb0+NeXcXNMYA+ux%w%=NiOTp+x^bD
zoxOhVn{T)C%Xc1f*)8}ieO~3Vv$M_5yKax(lJW3U=lz<`zSfUAl;?QJ8l`mn{qeZ}
z=(lE@C&zlFcUM(^eU&P#?zcsKUd18K@)muknN2_LCUxu1aj^e-B{=uShQx1|{p}+c
zyY<FYFP~G?CH$PD`d7Pe=Ns=Y-ygk6H(Gq9yT#du9aM!$g6fIlj$O)3J5>bO7W(uR
z<y1bKnLfwCRYu9H`rDh#e*1qr{{H*@K5T1N=xm$HO~Mm7GW{cte`a+0*lT{zz$Jcb
z*3~!X?f;i3{r>rUe)+{@7pt%Li_hDx>(bx%;}GYw^82;dId4>beRcE1MCG-)x3`7u
ztt!24cQJ$I>%ZUc^Q+(OT;6RW9=_*=#oxSpdv;oXS<uY4Nw)mX#jU>9SFZ0a&;M>-
z_x;!F_1294UM`=%D<=0y-O(=5+`GF<*PXBZ{cY>&b-PY+KCSpRx8~EyqyKCt{^cm)
zd>RvXH!GUOMM0EF=+w%9%a%$4K}?B4r}qE*wK}%u<59mKbIb2l`t6yt-RBqUZYPBx
z>+*MRSW0%6y<HQu)QfX(*Myi235~sy#>*Z=%&`6OpjmI$X{D{neU`^&nPfit*C(*_
zZo6F73B4T;n6hteSt(n3C9v$nLH6Axo!aYm9P0eeZ~y1Qs*shBE~#3Ty@|-N7ud3-
zPbYHI5!WNh-QtnzYndMUN?H^w=q}Qa-F4+}^|2mFy}QjG7AqB8w!Yu-m~Z;|*g3T>
z7rc}HC$`IqaV`9FCD?zbIh&S}0@FnWg@rP__NToBKe#IBI7u4ToKS4HNc5?Dx3FDq
zSLa_2mmtNCEtC2Vtdpn<*7vBbcse!wpYoKOv(`Dc^Z9XHUmssT`J2Fbmzd5^N=cUQ
zcE8_O>@?3r;MYOJ)6@0Kn|AKFv^6_ieNDI5MU5=O`+L9N%l`Z8Yq8VJ4x??8b~P5L
z{(ZdZv|jN_&3OTR>GRd61aF<+Q7)l$%H_?+k8{iKy?j0ElB1FW(?L-2k@J7$cclqo
zOo;-g_B_hJv0))-z{ssf;-mb-&VpwW{x*}%98+eRa4tG@R8(oz#}=hSb3BYL-urys
z{(fll2h~MBUuI-{y0I}icDHWywi3%Le<oy~*&lg9TzX~S_5RuU`)+dH|M~g(?k)UW
zf1TzCzjQfqG>>0gdy3_|z2EO`o?rj(rt5``t>2QBPp#y7>hkTfpG1q%#2T@-P5LI?
zO4(OeO}&;KFtxLR<B2$^HTkK%N}0)0Re){bnIy|an>ntq@k-?!nj8}sBp6rmkhS{D
zMfcc$2HiJ1mQBj<iSP~8D1U$N?$S7gB@qe{+w)?#JMeF`OFt*G{dJ4FPv&9a%^W^r
z@|W}%?e65Vj#fC~Z}E_2dXVFk8Qa?VWM93}^wX%$l%A~SyXn$W@7ulR_g<8}P;j65
z-~Mrr@gqMLA=fFwH_waJB?_E+^Tx4J@-fFopL09AI653GI6XAlFR$O^#S)|>P_pn0
zpFqy~V~6%E;@WMKv-9aRzZ9hq%|Ej_)^0x<t>tv{w4>V*x%xjJ_0~2y$(cA!xnKG8
zgmQn$Z_EE*ugB+oRH#+`dhqw6dGf~<yUts^UeokX_~DnbuNr<D=jT{news3QzK^5C
z=DV`BD)zJH8h3SRRDV0#z2f)A`5I;u{~6R4w74$VpzeP6cGCI&|0O*f9S#Mcp^@X^
zuU2xT%y9^4Ez(L5Smwfh(~@cT^)->n-D0|3(V{DvIqtip{{8i}P2unF_xod?TtBaL
z@P?J(g+15$!#%buNS#UFeY2MNW9JRuWgj#%mF~T{<EZ%PY>VQ>b@Fw$G*<qtyLIBK
zp=+$X&kljpdn7%!Bzvy=wYJRFfh9;?Vc{Gr>$#dt3zY>_7slMEoL~EG=G}tByoI%=
znDp!epHJfBx}}k)pSrEg`-|hGN#7iwi~B0v`|2nnx6$Vo?@Eb#$77EKvbZSxU{RUU
z{N6cIfhkj2Aa&s!vyN37TUdl*<)2h;u9Zoesml-w8b<VYaI*YiH-%Mcf*Dh1i^DCc
zAXg;;2d27p{C0tUB|q2ges}7WbO%FH$aGhQ0MO{<Q@zqK79;Ni{Q@U)_(OJcJke*|
zf1Q24iM!5bZm!*{R&+FQuz&{U3Tl_n>vp)s`9qW`Ge1JK%YlJIrMUJ(sM`@EZdK3Y
zH_C43GAAtDrNN{WFr%Sm)3Fwg4hP1@l$M4KoeozxmK4=)$d$i+eB$;q;*wy8x;i*n
zM*IuPcU4%-5+ukZ`F4Vqc%zNdgjZibzFNJ0*9)WFtA6}k;UhP5&AJYUC!8J{?sXg-
z4IF>G6+#si+LQ!XnN)Y$E%TlI?1<6tvd@yGqJjdA2?7%W_}b=Q@fJM6)i{ZxaZO1;
zFKF;@$>U!yE-mf;t-xD(x>w5d)I!s&C>ECk{EVEb_ESoFI9ysBtXdpg0#2Uc5c0VG
zweb7h^4)JA3!JXG6ywU`q5x{_Jzt-H#aQr!RbvTf<C^jq-Yy3*jwPReRlHuiJx1%;
z)bO~Mb)bRpPm>#3it2v3?iFgBBjB-I;6x{5RtSrchr-?K$Nla9J~?8fDe<OjA!wMW
z9#o5;SAR8;<4KRhu2zS0Jb{OmCNMJ1+-0|`{C(bJb^o%J627xcPCA?qUCPnnu!==x
zO0eqk&n^lrEJms<P90uqt`i*8*7rL$v)%l9J^uZXPld;2#T|DUMY5nc!+`@7iAU5o
z6h1!I^H9<_t;hT5ju(r%*Z9x3lgxG(?QY=sp{}s-&HSl-;I{r6p%W=A#;e;_7~W?|
zJ3sI3k)pX)r7`!4b{0LYnZKIZ)q&*_D3$&730(~8+$?ErXeo*^VB0jwTW{x)WBu~)
zj~K~o1`09?p5SHVe0rxKd^NaRF`=QQ$jN1)-Ghbgaz)X{6{q>z{d^K|TkEllLOiIe
zw>tfbzMw$k3E>F=eSZWt@Z0@3urz5-?YEm{hk4C8IygEUrg3^`q)YCYB@F6Bf!dUR
zCvkl*{QT@}anjDHtyy}zVs;iiEs)lE?V`}n;i2(-qVW|`Q1_+-)K~Z@;JqOI{5-R=
zHxcU7zTZgZKL~Om6C>wS9fvSsunV~uIiH5CX#G9sxLoy_T>170yT4y9AI@E~M!3;N
zL1Ez>cE12|Q1@wp29wY!DREap3G=);-bXD!qs7;v^F>tz1sZukeR74EP+d@mQB_f4
zVT@4KL%Z^ahg$t~rt3yut3BKQCl!=dzkr5T?1QgrfD~pbDlD8M*0XTklJfWWzJb~m
z8$rXS?YF`t)tPpJ?B;%z6%6Wj)(A`p_{Qkjeq(~7b4<z4PW5>O|3N)14|zt;r(ZUP
z_=0^B#w2tq^Qh#jQ)+&5UbuV`beBmizgrr<B6n(`(ga^nPjJcFZ6L2Ga54#<@;q>9
z;kKNcM(WeT*T=mrJGvrv_cl<HnF5M3PR3Uypg=q!!pQm5XCiO;-s`dDb9v?M?sPu=
z`~ANConxo01Wy<+az2HQZYfRB0)^wrmwP}BOxNk}_y4c6e!u54iwld3f-95IDb1$K
znP69DG6|iUsV4L8*ZzOMvel>YTfI<_wkSy0(L1$NX#%LfD9N-M+_PM;1T^mH74Uq0
z)Yem-PhGpkc82uqDt*lbs(w(qzOz|Wrfl}KzLR^m<g#zxZ;K<J6x(Hl@{&{Max4MO
zRY)bS(gOL$L!FWHY00IKSY@}Kf{RbB-|aZ8x9>+1BWT<YF_fzS3;Tz8#jmcc^wZg%
zb@h~7&4+^p(x5pGUKW)pml*;>!98#_P!GRp)vK8Ob$f+R@BjO4_U|uW%WmhYYbYr&
z6@ogL8DMqu1a>^1SG^|x{=RotEBfVZ&j_QBH=LS$Z<Vy8dcp6v+jqZxd?MQJ&4$BG
zd40e1nIu8UL~zZj5Ku~(q<&!f)vRl4GC_ToQ&Y8XA8O@Z>((o^t>~#&^!B{Dzss+#
z3Z1+@BE7>whH3rYZ?n4fzQ4YHUT^=OqCz1?K@ArNr$}e;EZwJ$1E$wwl9}0fHkf8#
z6Zx{L=I1BS6q_>B3MHnOY99{s+gohBvnJ9Q)Zn-ryZ4oFqXTGkY|HN}m4X6|8w3?r
z#q2K2jow>T+L$S-6|#YqTTEk?j9L2gnYOXJ%eKC}ynOebr=aPc^Hs~=bvWdKGH2WF
zDDY_E4#;3drK;b(O<f!*vmE~a`+GOSSx3I~O5n^qzpvd6_k<?|oU0aJ*{r0%6sRm9
z9U5k0nRV~{-o1<6dW%*{=*aASwQ6<IeZ{X1EJdKXt@aOBw}1+!BgzgTGh+<|v`_h7
zvp8wi7`Zvka^sy1iO$=#*{nCL=x`7L)hZWXZ;E7bQFzZO5Nh}P&E~f+m(LH&E4o*$
zy+?M>gC_1buh;J{ORAh6TgJJ5;U*uJN1%bd3*bRH6QLVB3KxTBm7blQonHUvWBb|p
z_V;y<Bxi4T?H0TF=xBHD$w{i)N?ry<@2lDQ_wV=ndB3-Zt`6JDT9bW!ov9ti#>B&H
zi}jQ$mwHd%W|Vp=VrS9Qo{*j{QSGRuUQ_Rg70u4wHWM^46Sg+W^mbCW?wYEvukyMr
z#aQxoKApDhYFPBmYti|+rLV7rh8XnL^#z4~zgs>(w)}3XUjEM?kNf*4z1$Sa;^P$A
z3>yAonWWNiA+@|=rg8eMe*1qJdzSrsIz9f*`8PK=$FfKyb~!v{zZkVTOjkWYa1%$=
z5#8gVD}#=5#vRdDk}#B6udqn)az_@+w=Plbo)gB4q#64J+$a41`Fy_L9OY|29d{JR
z{QdRyZupHK52scwcI&<Kj;&YPyv!-umF1CO#rM1Av07|`&$8F=4O`%%V8o&_Mfq`-
zBxuy1tMUE*|M%4V=j8-1^VzsEc=@gE_v>CCDVVJ0JLkZi!sD`YAKa<?{dTQmGn-$F
z5aYS+PAyW3|39C%zYVHQS^o7%8qaw!-z;~Q@I~L*W~J3H-|c$6?%E<(?%S2m=YBrR
z^Hsf_<;N4#q?y}AmLzRZ?(X7fncL7(bi-EXw~GTyjj)1|b={we-)}ab&pFh>`R(WP
z`MW#vPfyd$-F~;M_|eA7&(HLvq_;VR{F$A<uW)jc=VY~;;qkRkm9AC4-8y}1-rZZ@
z?p5dCPM=>JqY|Tfi$!nmm!RMG|Nnb_#OQiU7e~v?hL)lkd$n)7IIsu_{dlps|4lQ$
z-3Cxc?8kr5gxqYi+?@Nh-%B4&n9{jIEXZPpNzJd9%gyrcSp0r6+5b%gGv5Ygewzz?
zRxcF3|JS;x^5Mf_{@t>X0;iYHDe^K=Jn_l{G{4<4J9P<1M}vFApL?L0mU~sNb){{q
zwwzYYyT5O5{E7RWu(beNv#+1yvwR}Z=;e^`=Eg?1eXnL1Cda%hKHew$7BmB=+;4N~
zY2<2`c81B`L5AmSKKtzccuab6@(!I|Q0ecnGx}JULkXusPkhx&)#{&5r^hb&0h*&+
z+;4a5)z#JFu^Osd=FGV|QQ7@g_WHfgl+LTqDQGHvb>$>y`qT`8gmm#EM%=-jdXrZz
zQDRC|QdlUXmVZi2P@vJ5L*Ypqk7SZ_J74K;-#KNsGOz6{e(te6I3=rN!ZO2}9|h88
zIWun8KJGC-SMb{*TWON!qo1MrnG$<49dzFBd_M2zRm-n#EM5){PCHpXl&s?DaHtbX
zXzv1bhuQe$a-Pqx-&gwj+SzY6lKcO>$>FH}`gD5yt>k{&w0@gU9i{K@-PPOk!D;*C
zHm@C=HvfJ+22~tJ!m6Tz9H8MbgNi`2js^}3rku($P|I+In&7(A`uk&kGe0lL*>L~M
zfkx)L%Xf4>i?4h-HBZ}i>Ib0&bDkhWkApkkZo7RbdxcIn4<qN(6FZ{Xx*T?JehAq2
zuuXc7#Ov$p=l`x~_o@?kpsZ<rw`B6{BM%na)&6?oe*8*zkHC-D>-W!zNV6|obb5*H
z$_|GBP7e+CtHrOjb96K)8x%frd3|&9^4~GV|Ns5H+ioB7X)=Sn)y_v<+IQ0TvhzrQ
z#_mp??^_j~saSB<^!km}>-W8~t34}sM+<qDU+Dpdz*?pMGi+neTfesn<m6~{m#@9@
zbkn5ccb0ljZ}<{**Qb?%JF`>o^!1e&E?fQtO`*u|Szy-zn*MswXZ@~#|Gs#9O(6Hz
zNz11H7LNE(e#ujPXQ$u$dwYxTD}Gf-X8CbQHEE{pcF+BRf{hBGk<m%puY?N<FuFIe
zCb>+$U-?}2`#}Nwr`uh#bDlL_oh=i!EJQOqWOvimyNhBDzORqpb1m&myy*5*f2DHM
zo}QYb_2c(>?&~*x%%669OXcb{bzeVi``<S^^6}b#e?J_Xb2K~m*PqaBk*!ACo|jGK
zKKJ{}@u%Nj_G`cCPtDG4za{$S$KBP@Z&#(>y|4an&!K;Dn-%lqE%t@14BGeW=gFR@
z+v*-4^L@1{V%wItTS{G5$L;hv`2P6Wn7r3!IaPDMAFqm@vR!uDnuPs2G0B_7@=k3i
z`g!Tv7C+V1K?}FYo97hq$m_hku&}vXYx9R7)jcfJ^yA+h`E+Wk_T8=CtEO~uurz{J
zO6*x;*9977evn<2W9yn%Wc2fd`990*c@@ci6IBEo-+#|})ACMt@v~c{>&0tj)c@C|
z7pt$io_{0bdheX%?fvt<&$l{%bNe#ex-@3(*i&o%&#-@UYI^<Vs;j4Ozp*Ye-SVQ4
z|9^(Ey8gW<dp0fgzIj29cg^QG(=}n|Pi`wXx@$+=`|=c7^=p5>Y`*d{{@B{(^~<ZS
zt-c%f?)_2O@~qWTW^1yYUz<KMm;P{1{{PDUef*Zo8w+DLweCqRnmWJonWT7O2&Xxt
z*sV?4yh)Ms9r(AeKb$nTr6|Hi)7nKri6v@FMk1(fc)Lz(<|EFhT~EDkcUJ$|%=Q2L
z)7Lp)uBg8IfBW5znYA@X{aBr5KJL4-^;Z3?ibreS=6vo-eRJ!2-S*r6;#KBvNiWUb
zd^pW5<l9kwv7N>1a`sQXTk5p;KgZMMcCi_;ZGYbM?OgOXY+G*cr*AjZ>u*iDAHM7U
z+4uJkeQoqGdAilJJ9de<;r{5o^-7o0-vwV*`~Pjb@TtyUFF7ADONE!_u8rM)u_NvO
zuj^9b*ITk@MXY8E<!UK<-4=SMMRA+VwVdMDyW-a}EsR+kBx$|tsMxl&yKKL!zIo05
zcidj^hr9p%bGx>#o!S$9XJd`-#8^W$|9Nx1?6gv>VEJLdd-17bGuzJEbD=H@^FbY&
z&E;3j!G)VZt5e8F%U3Dg>QkbxtWKG{?)K6LU)DL-Z&d&PeYx-)ZTTB}9W>0>MxR_3
z_y2w2#<z+|+jstw{=Pc8Z)Ns%xwz#I&M&vOJRSF=W@2va+Bw|{;(Z$Pt-pv@KdP_4
z700{k#*yq<J3c?tjm>7iYkZgU(em?o2}{Z=me#%3bh~xp?C~pG_ZhyenE3wDFHhNd
z0d?;`9V_#gylUO8o!-}??ymm#^8a4-tJ~$;b0Q1wyznmHa(Gr=oJySjqMjH3HiSQJ
zO75#FShn})S)tXDOV|9hT;RHCUE%T1H?!>;*B-6ae8_#rbF!LmQPRv6pZ0#gC%xm}
z>cbZm6&A|K#-9!n<gjTx%x`~(b7jinlM-=L0@O;&=UXqo*%GOp)BjfMws>usp1>&=
z-`^#7s)W;aUs;*rZni#cea+q*eiDBc|GwSzyWIR!$>XVqoMv8OWl?X{_@-HXZNs<S
zIq#H?xlVO)+PS0dnDD75y6^A*XTL7fB>wO<=PToH>oU*2`ZqiItl`~T*UEmL`PlMF
zSzdp`yTf&*U;mmGZ1*ji|Ci57&B5R1V+&|3;Jv1m-UF5!@zNXj6g+gA-nH?p*=?3P
zN~QKaEGknDzX-jl!lbAgusTe4wps41kM~o&bNW7|{onr~=jW?>u`?5sfB$mree)sh
zYS-C7wM$+{zFrF~Ui<!aG0((ZKknU)k^TR>aOd4G&+ho{`g%>(`o`Y(XYZ@HSKeI3
zd+p7!eC{CmJ;K}8L|x0XEt9t1es<Y5RiRU^g&%%NYES8$F<m!zTVC_cRa^hx=neS4
zAU#<-cvr|q%Tq4bI%AFtpVG0*sr_vd{=D4WWb545Ia*u({@~hpWk+GM`mB&et`DBg
z&M&jRp)if#_REC~N&W24^BP);?(O!F6=4+oz_DS1{#Dlaqq@(WE&O++rQcraca&-2
znfF}X*KD_~PFlWw-9xc0ic)(^cz=Drb7cRUE$V5xkJg0pZ`<<w{{0Y*Vus2?%KKuT
zC|#ESw;^Y8YqkEo?X`}4rpMKUP96Pf9Ht>|+NEc;VVmuR%INRv`it&tj5NKSx!QN}
z?OLmAh1Nw!gikGArngb~-TarY6p!D!y;u3>#Au=aYPYBLo!4j5-}_}!x8CR0v)+0;
zRrXsgzvnWmp`~caUH!+d3K1-z9?#|F{^tK?=V;EUa=gXL{UYkV;aS&+n|~W)75+T=
zw~67yhyUVjPZT#VJ{qrm?IwTynr-}b5zoYa1$GIYl0P5uuBc^pe(*|#Prt6NuaEv+
zoo;dP%%KC~yZ-(zJ?P?Oc~j=;(fak<>y)40_$z-#|3z}^rvGkJf=>p%`+Mqr*>mg9
zF)4L#59>}Y?X~`Q-v0j<HQ!k~{;zVGd|*4M<@yP<%8B3hO8}^KwntfE;hb{4z;+i0
zmPdjL?mM%uugkj_zDf07(muZCv>P+tPm`K>C2;zi2i_X`v0LwL+x19VeZx)Fq!*UF
zckZ3kIb~h)faiDFIeY5}5!ETywx1^N{c}|*Iq;!+xY@>4qTbSr_P)JqzvByUS#QF3
zj`d5THG<z?xgUOOoq6r^S)gjDqsYi<rtYVEKl3sjO@3~<X8Pu)9xuq{^E#B)-<!I4
zj?lgfbG9TNW>cS5|MzS7_m{8Pc%@p7nMn%yFbSPH_+@sLF4IJn37xU}H<l*dXxV?K
z$xLjU>Mi%5Gxd05e;s|$FLs0V{NK$Dy-p!B?`kG_2Ri*+tLgpb1p7bF-~|d>exB$o
zf0tiwwmmn=u3?gg#&KzmID6r@RUa$o&%N6o&~@8=r{C5hv*+uc&3?1k=ZnQRX4N+p
zhA(%`m2D5{D%<PP8dY)r;py2q^2bf*XYC5DczI$|4rqKuEqALblTttu)5>>?&p7RV
zeSgMdrJWmZAFlkZsQgFl?(W&VQoq}yS4{V4`1D=zvAERjy_HQ9t#-W$zbv*c;{Bpy
ztL1Ytzl%;>d}iNCTlX_&`G$(66W`nX*pmBpO|6-)_Q#f@hq*8Iu(o#oikuR#Z2wce
zAE)M?Iwz;2^yL1>eP@n49k&0qUE@=;vQ9?IB*Pa^eqCFTmZcQ=TVwi<O&qDL>-YcL
z)vfpa?d|JT-`+@iNvDSV1NC6*<yW>VDKHtb+^hSYYyJ1j<;nky;+H9WT54;z!_n%P
z-0iS3YmXnA9YJ=SzA7_qr*B^$nmE}%`S(g?p5rf0*Cc*OdX|&m%LML=7Fs8-=y2Eu
z8V{Sj;}&RbtYKp#Gy5*v^5Z>{$)&Ha=@!<mQZQ$Ec4lU>tW`-tb#i>&&!;<IwnXu=
zG!~z?y`IbKdGAx7^*f0UyVa8)f~Ify>`!qCcE~UmNpu?Q{qd-K+i|&SmvjFXNdEz~
zl|9wxrrh0Cy7}JTYWBM_U+uZU>n66>$|U`KvAF-7Q+JjV%Ndm^rd%!#EKJ@Ft#%x1
z+vV$SoU?wv=fEw&t$p^tUMwy<$SS_0v(GM4*7W`KGjZQ;sfjk53xvnlmY&qQd{gN`
zb3@A}eh(|qFi}0H&m4=3x?gS<oz`7j|Nq~%zu*49bDXn(Z(rK^6Yl#Sb!q4P`}5N*
z;Q&MS)m5P;jwfCT3I6!`eE!^sdwILx-dQKH)cg4VmYPnfODB~M9G_v9m%{E39tz|z
zV~jg_ui!9m+0&`vQTyxuu5oJh-LEH}^SbHo@2jiBZ-XX;%kS52{~S2quC^(6Le+e6
z7EtFvxs`q6oh_M{_q>>FC1}Sabn4;fl{!L=Cxm`{JT5<10@OeG`s(WGz4O+Ft&K{l
zd~)l9s`oSrZvB(Gwr{swzN4}%aIxFYchhe13pW0KzyJQaz2BnLr&*W25>Yyx;)T2h
zDpT1Y^_0kW&N~O2*>C@RKL7ov8CxId=T-=ZxlHN*^VnUk@(5^n*yUf@-O}qV&tEbK
zdbA#>e!us5kYU8~g1e>Hmj<<-6Kvc8nsT>rabR)sez5(1-DXASwi_1~I<Kwz`buxr
z&7H;Rt3y|ZW#pclnppqu=W@_+p6h3E-KZ4MgzwzaYms5=<MzgsdcJk*IPiY||93}<
z-rm|8TN1f4T(GFF&39_RIp`8Pc@|K26SV%TXZ?Y<d%xc+d$aNQF5P7+PlCSl3r~c0
z1=Hr&ew#VB;1K7#ujca?hY2>u2)wwsxV`q%Np(M+_uFpg?R?R6iw898JHayK8E7Gf
zf5O#Oq2Hd(&X+ngbM3Mp37)^dy<Ho-yR7VlVmn7X6I1f>zOA51+}by-{B0#~Zd~Mi
ztlV#NNh@rPMxD}xVx}cA8|@f3o{?4&71ZEl<a|2m!sVSx3QUdaA3&>++2v~z<m-Mc
z{P;ij_O`8NxwmfY`~B{<()mEY%L;RwJU)UJ20uR5TRd?WGoQr)KAR5?)-M(`-}%3~
z!@*AIL6n+k^ZC1*A9r<eECDS%3N5noX8|o*o~9R@_4s&y`J)2pU_$g%t<W{8r>DI$
z&FdD^T~qn_*|iOchcDc;%f6=b``PULoKH_qnq^*6`Tc73`kbR(qT8;=RY$(Qw)XCl
z#QC+~Hl8)VZ&R}E^nwDRg#CF(ik_aDdiVMtv)ehF3#7DG8-c7|ToJmHqr>3>XU+e=
z-~DVhO+I#IW$@eE`TMut+?*agS<QD%;p1c59`{-A(mns<f@d=u?;Ur6Pal~%q|I_R
z#Mk{i`Xho_{$GOjUP<G$8(&^t&b_rIGi-ld?RN3p&1q-v@QM0xmEEg+zF@ciUvb9o
z6K9v-t319m$>3wKU}Fl0hlaYd_wg>!lB<~;?G2cUpPiZMS0L2u+VZKnV_nqNRi|t3
zRlQz&mtXs%=ff3|o0r|LP43p+RxmNLPdUl=NcW$(uvgQy!}atYZ_U0gCI4RG{IB=>
z|Cb5gPdz<Na^i=h-Qv6Ns)^~vWGwN~iP&)9+1c68>rSXXvp8blG*5ofBaT0^Wj79T
z*1a`fyHGZb3DlswttGVaOrMUH(u3&@Et}$lK&ww2SZV|wBroR(W_cxF|L39I^_~pZ
z14=1^TR3u$y#4g_^xOxrJByYI@9#)B^5NIl*S#DDrBk&+Pr0r*Jw@}ei%F7HVC>2u
zRrL*(b9-L6y-+$J_=uzEh~@mR_p(;6ofF}{BY1ijhs#uko!^!u$<+V(SoZtvc6ZU{
zH-3{ET8bteDA@rTicFc+pgsk(+9mti8cl&yGxNf~c01hQG>CN73GUFlz9LZhjoRsb
zLP8S)^b{TD>Vc*NW-2+b%viArG{RlQ`Q_#1<8N2?Mcm8Z|Myb#&Ma<GM$V@JJA;pP
zG;p+Zf(DuPXhwhPJz#v^=JBG_HCcPJudn-g&GxIhKWM16Q~3%nXwX~3$H6Hw*@?x-
z`vGX>dD2ejcD`%->;IoITXu`t)4|DdLSFE4R|mve$(?Ek-WhhJ{`1yi<4y>5IiRet
zaLq>WT0r=MyVgkuzFv>dUy`ga?dPv0T^tS$PLYqn<BjkYhg`ai&*#_QbDa(vm=KRC
zaLjl+CGj7phsN*prOM!iW2;$Irflwt?(J+)J}})v@H8k>IySR)dL7~P&~UF|I8h@g
z(D(<m&~X30!1ITE8~&aaJYA#H5z<rj^;PTbgh+8vbhEXCg8GRjXzfU8&n{6(rtNo%
zx^LU@ZM?HCcK3-Jy3YSW6G5OwV+u@g54d(Q$g3&t>dDym<&w8@>h7MaNp{e+n4sl@
zm9M2rb&^>2{eEYyJ}r7%PA0$opMoQ6`nT=u(r~~1e^VTbi$XuBx3{tQ%GMKt4~jo^
zJO$;erAa0^Hw=n+7G-Q`DH7SMH`~>Lg~`#u$x<LMNL|_O!8z;qTN;_!tv1&Dc-ZcK
z=GTjv+R%k=0*wuzY0QqrSI(Xgl&~yX(yjOX<>lj5Utft@{$8B2p`~cb9^Gh=aiA&G
zfOkRZ%5DkAdL;dH%rh^6r`9_n<z<Uir!0P)9jV2nBw)ZKbc(Tf#x7}3rn|dJjm3UX
z?AmzQ&)Rj8<BZ;E0eqXwQ)hE@I4l4SFx{$sRnx-p;biu<{_0mNm%o{j+}Anb=|l5S
zC(A!}(^{1jm>5AjQ38&yyggCn!?)Y{yF+^9Y^x&P-`lHvQlZDqTciEr>P?_s0U|6a
zQ=A{VNeU`5<;b>2tc%~j&-<uG@G_s4HT=t03Y`KkykivPU}WTcDqs<)<}&Gkt9We6
z{Q7@8g-@TIW!kOMyg@>Dp^TXSDLz4g#sk8zS(CEkvgJFjZ=V++XOc0Yda5_yl5LB)
z_RLOoaN)4|aDch&tm$=&jWv%t)x{$If>y&d^V?;7zgr&f;=yv;hx2K|Z~wjGjDj43
zjj5-nMV_5yx;E$Lrm&qwsnI(M7G7NucsOibOy=urYm5J{i`tsip)*ZWNgxkY+mx=9
zcs{Rs-PhOG&r5>Fi=(cui_N{VA`ny|wMaW~teG6Z*C?FY#L?kU!6DF?#QJxZX*O4n
zR{Xv_U*FukoVWk)w+|9p-k^b!XJ=+UK4LUEVbN*O>U`TzCzP-4tF5knKDS)SNpVM-
zmj?Uw@>if@or6;#bY1N3ZENH9?mDoGOH}Jd6DzlfFW<ubsX-+i3KQ&qy-<$cl+t;2
zmg(ueroVnX?$7PF{no+P!VsmkP{v{T%F{{;Ob^urq(jwafp&H5-UFU`d>}N#wtCy#
z+HW^OJ7=c*xxT!za&oVPq0$aF*9FgoP6-xl@&RqV5QD4|J@{#El{Ql=r_W5Iqrbkq
zOkV8XU-p_m>Asku;Iq|ry;7z^JCGLvFY;|zVYEA8!|B$d$%}2pQffDF{`vR&{kGTZ
zcHeq*v^)0K70|laYYGN}?=CIvw*7L!`JkE6k-gIc_%;@&&H}C2;1mdbX8QKBzx~=f
zPaf<Fv=wh;Vp<Yi^YN&7UVUoORCS*j3Eg74MS;)a>;GQW{T6)Eo=ND`&*#ElJy?p|
z8fvRS>kA$U-`G)@tnuMR6o0F9stX%u#r0h+MQn<zvjjP$7;8E8GUS5mH+w4hTz8+5
zbMl!)K=efgf$CZh4fn&(HwCfO2wpgRSzJw4B#<d_m))ThZ<qGPXU-{rW;qXqUR4rE
zVXCTNyIK9JdKqWS%U>Lmb!UFt{i+|dDd@$|7_sgKeWt34Ux$`7D|ta|=zLKy<));H
z!ooR@J61)pH2FC2pI4~%uRU+lXb>x(xJmVLUHD(bV%HC@4*dS{GfDznpvDWz_8D0>
zv#3ll<_Hh%c9_8V;-O^9`<3r!stGK6t?aWc<<|RE_Ejt@Qx-ojj?`h=$MNFfOYX^h
zT^dm17aa~vO9xHovOQdtCCFjKXlv8_#`df2WtKxFwJj&7`TUOk>fYbbQuL)puiN#2
zIHRpiZQ><IK~;$HE+rPH-XNy79n}`Jr%%|sd|&!3hZ*bo4Q@`#+`szY3&9Biee=$z
zZsho(w4i;tzK@m0BB=2leC{*nIx-2Jl5APM%2nY6%a;#4o4#N9?jy```KzE>w9(u0
ztMax?LZ>c%-l-$T7|&w#@xz~YyWg)Vdwc7hx_Ii-Q&Yd4HNSsj-R^f;Q?<j-xr#s9
zwlm|R(rnx6ZKnD6Y!dhX`}JD?_uudL=gM}TTEG8a*6Zu*x3}?1t67=6|M&0t{Q6t^
z`~M_WzuD-1@2jrxb@z2WJl(oGrCy)xxty}@^P^*j&&)K=eSEAJ)Kq$wb>m3xcTl6*
zH2d0(Z@2U3m)CkPb%w3kV`Q3HQIQ8-s~WvNZtt7-`~PptUbpiYsAC6Oaw*&a8qb%l
z`EXEjv32e(6VP1L+tus$ZMs{2-!}Q}lAw>ErKag~3froGsA_?hGM2u+cJ}(l<#Wqs
z=|*lka<AsI@8iaQ7o7QT?tDHkyY%%n-zz@n{_{=d*57ksnqKUz&-+B)IjF7ckCBuV
zi%vRjr30E{uYNW&{mtj|_S<92ZXWGbt=nKeS9NCLtTUx?G4dOycK+91zh{zP@TDN}
z@8U;{zJD_i;d~07*>GUvNO|<ovhq{P?X1;nb6&6AzHPF<-A%WCxm-~31e)ZMtNW2y
z{d(>8o{rOE(K!<tyU!d_nj)?f@nF$;-RNyTCtfa}U$==@+6=t(_<sHWy}~^4H6LB$
z+%mbPC-*RTawwf;PkHpqqgb4K)$Zr>s^9GSd~Wlq(A8o$T_)sc_65F)khiJW5L<AN
zwd`7C`p)XJH#R2o^1a{xf1hm01;<R+xo0e<2KZ_JS`(tSaE|DiEEkq0cLia7f4K<t
zxh0cii_aK_t&6c#@7rDe{@sHQS`)8#*gQCA|Gx&bvrW)aRm*Y9&uP(l8$nZP;vR9=
zzrVP6*jA)6_x{RYb#c#M58LHqTxNP)UJ<zX&1wDpB}#u`t8sT_zCWoxe@nmJuM=~t
z?-U;2`9im~qkN`O>YNWx8pF5cM25e26_0)LukOo5_ucKEK)tZKZMXAw`~KQn^RsC8
zw_Dk<(xTd7B|7W&{mKgWH{uUali;`ev7lRM|Hos}dRcC}%kNb#?>=|Azmb_e>gT7Y
zci(s1D}Q_I>P;sT*?FLD=+^xE_r%ZNXzr+}|M9RL)K!SymNRp0)YelsjdE@nOutun
znAiNq|9{`@L38tSV{eo{o0+~#%VJyp{e9mKaqI60-@M26#r^&Jb2pzgd-vY{|DVmV
zrB_4G>9392TC_gz<5cm$e;<#_$JPp~`D{4WD{ZaVl5hX>iLg1R#nUOlJ=?`@YRueW
zXLR+w*Ho>YU!?Cn`SSAebNePsk8L8yPe{KuzgMwXw))M+u!T;n=GQc0Hpe`^<NQN5
zGvQ8sT+K&U^TKqchq1>y|4evgvGiWby5hd)R{P)Y`<?Ug(b2L)oa#I5%yMsC+4I8k
zy3w}+-ngolOW)n|e5iXVw*2nXcY-nH?J`9jv4uxP-_3gT@5F8GV~0RXKjZ8FZhgD;
zdfYp^6I*Azcz;FyebkfuE)8`l$6vcSIvg}Wsrlv7IE6mJFj?!eEx*3LwvOX?%qMGQ
zG4T}h!l<oTWgm}<TW|bzr}+HM-S79kW(nT2Vg~!%>k~UPiY5rM!B#NaE?B|6(8uwQ
z&`vjlc~!4guCsSpB4wJD;x1FzA{@)HiCwPZz`noVqQyI(K6HuSbA5-+fo1;l^FY(s
zX=i6yPHd}inV@tafA808P3>a;iw`ieTQqu#%w?BeB)QSu%EgHP!i_83@Bcq+@<=Um
zNVzw=rGh`?)$@fN9WU<g-VUmpw_WzL{wcTmiEFa;A<@~D7nJt>kmb*=Ip$pZ@6XR|
zPp3ui;yiL(zW&WG<NSLz-_;t6U$7s4IDdBjzMGwyKh{QXKlimgeA_$;w+YGOb?RMx
z`6u$-1r$mI9-p`WzeifTN0lqNjlHy6Ot<Ftv{Q{Uci08JY@c7u#w+!trY~a2{T};c
z^U8HuPfmOErq_3GLX1J-W2+?wb=lX}ygc?`f}(TIdE4(L|J5Fyu}IYsEcKi6>*x~W
ztA(dh%x1oxW2ad2QJiV|>*+?x$9U4)%k`6#etkNvzgt9j9rwG!nEEY8w;pkMu<dr<
z=DpwV-M;&Lk9qc$QqYR|?EX$u;c}PqMf=6eb(0piY?{A1=y*p12g^JMHMw~kEl+K1
z*l|!Ew0QK?3Ex@l;)04TS`%H5s59|5`f@oIK83CM_xSul?AXUuQ!`4>&$GSj{N&s1
z{PIJMhu+84|1A|){Q2dwe{9QSb^)hp>>j;RrZFN@Jk<G<ly)q!RXBIzr|XW70nZp4
zYk$Ano$r_@_ce+AQGZAJ?y|Qr(JnQbHghuOX9#{>Hfix2&eTOaw)iSOYSD0SINsGB
z5~M#P<HLcpO%FK(e@y!J@Z${Q^ghtehBk%A3+<AQaEQNjWq8bd#7J1FrorQxqTj*y
zKc?GwD<xc!&OUDU`^{rDO^(!}+nq1|e>^Vl*Ae`ngF(tXZ_ekVA08gQdxTA~U&Fz~
zcwNVeWxGK|X}NszYiE%|U593~{i^@@bo%ZUN{_Gk=hdkFp5C{M`?*GS>8EL|j%QM;
z|NQtEwm#0*TyCa{u-H!lUf5cI)TIKocXPMj7222j@tyw4zRM{sMw3r(%e{TeTYvA9
zUnioq-YIgVu48{Ec_;dV{G+L_5A7C@Ejp?CuI|Fl;`H)$<++d2{W*^B=2!bwy(l}-
z$x?Q4Bxo<v6Wc}~j>bbyGhgs9&1k<;_xo)+Xj*@wu)fwA=LbiG{Yx$$0*%yM&y(bc
zx@0a8*DC(Df}i1%*0=lh|Cu(P>b+mR_q_9qtKspbN!*IZ^(4#h6t;Jt`JnKu(dEl+
z?JW;G?cX?8R4B~}pT*(jV*OlTucFi|PIILj9bUH{%$UTH>SCLzD00LyspI;om0YR6
z&N26g@YWn&ow?{(=&BIS4Rd#OiV1fvRtV`lr+i{n`1*JMj=g?2QQ2LL<Ms{CGq<*8
z$J#$UttZzZa8C7<kE4Wf;X(6u`MMp#N9LV)_Ws93;Y)GL1(-S%TWs^yJ7xv(Guh2m
zy~};*(oOUIr4#>^TnTjF+36M0YLv`yzxb@7-QEsE;plbzEgC#CN`6)zKJ+zuQsJv`
zjm=@ro>s#97X>-(_%>rf-G_thuJ^ik$P1)C`=!cp;D2yZYtfn;&wT~+C3jrg^E+kF
ze)U~qs#E^PHCp+BPZcoIozl5TscxsF@J|)dL&6>n%2}tigD!E{{eEM7{E~3O(MDDA
z>EYjOWVog;68rqoYIFSlx_69@E|P&BuZ|_Q%RY;{U%h^%?ZTLfrIm>b&uIH8&72ak
z@Qk+aKett`i4$EzxcO8CPi=H+*U-}OR+`f3BiO6-3pCuSuGX>X__RaX?`;?Esrs6w
z-jLjC^zWId;Y!JS-x_4x=RTR{H`nT_VaM0#H-~4RFy1-YWmU5G%S%gRtvnt&%`+A@
zkeG03@;lKVph~6k@QTpY({y8YTrd@E?J&wzTM}1TTg+SBYh3x6>osdd@sp=NKUdqY
z6z_RBsV8{9(@k&Y$Fr1p*A!@GUGKh8EtoWIE6<Wf!^r2pJd3QuG>*UfcliE{C&#&-
zR@D2K=z3|SfAR{utE9kG>8v2^q+qtl$7TA_(ml7*FGlAm{_4{BBzCcq`>#i+hlr%g
z`>E|oYZM+YJhVFOQxSJQc*TC-_1QYt6q#Bz)TW!6Et<0`K+WnbGmE1~7E9}Y^-IkG
zYF%^voo4<sEUb95@pueN?+Kli`UWcQvnTZg9Q&@b<WZ@iunJeww3xs}uQoh*>$K*+
zz@Hz@?dCZi(T)YmeVRUtK1>xae5}iKXofkL%@aWmpQs9L$1D#kZ?$#(CExV7>Ba5d
zEUIkzbfczt;<><Qx=i_9_bQ*y{l6r*;C`YKhp-xNkN&025htGQ{oC=J`x@hvlsUgd
zPu)|Q^hH8#)xEDLYy}Jbts?eR3vMguJ?6G}<`Q8;zxDt>aLBy!3fl_`8CL~irvt*L
zI&_s{p72)v+%@lGhsUCmPaY{&MMSjEc=jy*it~B{6S*eeStf;<Og0*V)f_gLtRim4
z&I$N-$t<FvUE*<LhsTqJNB)0q@CemN*5^-B+N|?Q`H=IG?i2b=7vD3BRCh<6d9J?b
zjqA#YyL~5meHUxweGu$a`StASf1%QL(ZEj;az|aKd{nnQrL)0li9$fdf~xMn9V(O0
zpIMz-q1+|NdN0Y&#gJ+C7O_8`a@I^UIc)9UbUk_+___St*UhzYtHfi~*7b+{p7dhR
ziZ@k)v(t{;R#>NdBr!+vy||!f6!UlXV*;89xwp0y=G*LH-SKfoRps}UJ;C?ps1(n=
zJpX!J_1U*o2lu`IGL@leySD3|YQg;24U=DYRPzWH+~eDLt@)&irgZE3=94Z{x_66h
z40N)*D7tcgcLPUDlY?3dgVW3o9&48mR(n=B`Dq0v=e==}+Uw-S+I?zIMpEGf!J{1o
zT--4cDsC>VdmcY(F`Ag&VtG7J;MkMDO4Dxo^|i+Y@~a2A3uNCApIzl>r^ns0XFa2k
z@6*I{%-v31?EFr@rkr6m30>GTLrr}$yL$Agxplu@diI8%Q`euNVf<(&YmzHxs#xlz
z|EE$KM8C(0%=F}5-_$7;EO5}K<fSlc-^QOap13OS+xw?b-|I!GRJ`J~M2}gl7nAb?
zQ-j);78Izh>lfMe@b#1xZ$OpVF`qrTOp?YfDU$k2f-8^SE<Ap|y&_0<xsT7}o#%G?
z?Rm@pQawMVV)s!$xsO5md#WdHe{gO$`=@-hnJj`k?8Wx+Z#vh+QN8C%_l^C*>3gyT
zr3FuQ6uz68sBz2Pk|%BoFKBK1PX(4AD!S$|i!|SKb_INP2@6ycc68bkSW)VkGK*u`
z_7i9I)ymo*G@d*sCi1J{LEqVh-=f1GJ{Fkv#4DMff9;_|_L9=UZ<%-AGf1qzTG6`p
z^NZv?kKWFolOr#1(dDn;r8fydGc>zrcq~sy3=Nzw`TV_4M#qfY-EX(C?$cYh{^Yld
z=Rf`|sQvMB`TXQVDc$nbdy_pLe+*i<=TGW7Ua^_Sw4YorKD*4wFZuNos|9@(tsCDj
zJy!7lAumt<(n*>(j;BoJw6s$zI_JOX>yhluE3yq|{$qU_!TEGSh1Xw^Mjhc3$J^Dp
z3%K;3bsar)$av9ON4=YyCa&19U1*<1oX(q%Wo(>A=Y77~%CGMa$>p7_yVB^xxyQY3
zf!vLI_fKwex#i}`%{`@Zx7hj#i=KXG)=+)heNKN~L(3*N(AxKjEMGocIUvyZ1Ja`w
z>x~rjFbAz+77ndd5)fjls%Seh(MVYtB0a6gB6_OZEcmp!l%Vm?NR~^!3O<jFe6}sQ
zeSVccXnqK^2YgBuc&Dro$K)M6lXX3J1-5rPI57#G;uL(z0NUVgYqR)edF0!ENJszC
z`D!aK#PJ3WOE_LUl+-LgeM5y4G7d5#4JarMfNyqQcwlk1tw`P!K}nSdv9Fh!wLM*R
zUO@-4A7H1#f)(+4D^~jop0Hz#eSI_i-F8>b)cs3Jz`Mj#W;V#pi)35(%tgVSrDW}M
zjy?Tps#9tmE-8Xn%X2eTRXl6jbxWl2jqru7^J<^fMNbL%=IwR76LgHiG|m?fXQn>L
z@?$A-akyU9ci?wM80<t6&@%P~?dhWyj|MeL;^J;G@(Ti=Hqd|ISg$mz@^O|gAI@xK
zzOsiSrL$q(SDi+`g)@CyHp%s93S7|y9h|W%^Lcyl)Am0fnyVC<W~wd7w!PdEyguH^
zvb4-9n8nH4!Tjx?g0+7p$kzqvyC_^{DOsC7tKijFZ;j>W{L;G|GB{r>n=8L=s{E(J
z{I6O$Qf4)*`|2a?x3`Y->6M!=eL#o(+}-l|@YYYxbw3>U3N-qF5_;yLmDlxQo9I**
z%r2|j5mtAC-+qO-(u7Q=UDu3#Ex!Izof4eB+}KrN3ror6bNts&@&A0t{?&=a$k*X|
z)iTcIar;|}UcD(<#?dmZA@A1DhfzNj?f)!@>u^}c`6BAP$-^tJrw91WoqJBC@q*9=
zUu*jqZTlzf@>jS8Pna;qzMiQzr|PfJsg;{A&r}kKV%nAY{Mgp-cZ&PJzP)|@-Hyk6
zuP-icudI_W$(Zo<-QC-HJD-ZZzPdU*&uV#?s{@OXo5S}zJqvXUj|!bqbz8yZqEG{J
zW3T^o-RLya>}y*#rJjy@dTMI!!$YlMi`{smcNQ%L_1^#P&bqp4=gT>uT@oiG81EJv
zw{1Hj>a8(dVxg8m;|IYDzSiY-pre*@4m2=sOFKKO$#05&{JpAgZ!)*vud9A%wQL%0
z+voasYJpB%3tJx-d!Z9Pv2bo~^p#B<DN`EW?UXzkz37zc6z>*)^==0XP`pL&Kjt>I
zQw_9`L@z%Qv@dQBOUe1O@%z0rpqt|)8Sic>Zo6kH1Ky&seP6(9r3t)DyPl^t7iHyo
zXe>YGo8IZL0%TV8ccIWUah|fB0eMC5{w|d3a8ToXF>ki#F4fi1PCHZnlx*W@nbeSX
zYiGH3;M2|L?QYMj`<3}r?fE^~SB*&SGgg}dTDBCuzizK-&W#N&vN|VEf`*5#t_(iD
z?OxUENg<QJ6<=Q$n++P1e7oT=Umo|01ykqO|GNoV7_<BBw%KRrSYDoGl9}`*kZtFN
zf~-qRJVEmm&#tI<i|K9xO`(5&cDA@H*!=C451V^$@2UL!rr-WwLHGNAe?I$fUwS*f
z{%`7!GUzUk=}{YNeilV<OlrOTEBETE(7caw-`Tb`K2CpptoI#z{D;HS3ja*e4nOB{
zd_}~@MWL%gPOb`BnFQM8A$)mu{=S`|tHaKMI;7jCCa(tVXWMzSF*<ka)ZOAmeV|$3
zI>8IJ=KKE$-k#mV`Sh}%^;ugH&_MC^dw;**&p&VTxu^Eu&*$4t>+QbLDjxTuPC{m;
zmW@f??zd*Ue?00ozUt!j_1rAe)7$RXRZH8~?Ex*-(7ZZv^<>b{<nGt&cE9;@*}pvI
z<^O*Be=pu}7CHVgUOC&QvdGW%6>P9t*rSt6>CM7+xlN!IM6a%`o&Dm&l7H)FmtEW;
zu+@jJ{?|+O<TD?f0~$`A&ENm`8OtVf%lk#Ab$jJow3<Xep5k{B3p~xQH2tK}BJq!>
zTZBQoN*3HS;|uKF@$dKh{c~@)ReU~dTmJFUQNJ0=7bKNA%6_#r%(pIICw%7XtE-!T
zeSLj<+wHvU+qv84O8<^I>~l|b$>d!jB^x-Fv^KoknR#%=L@y(?DU}m)ZfrPsw}PEt
zE=N43pb@l|rR>v5_1mC5+wboFe!oATUA82^jc0KX=hH8X?`AHa`=&#=ui*EdPYv_T
za%Y)lUpr&_q&cQZV@jp=!6l!&_4jSC{dPln?T^KEm)$1#%``d+I#J?&?f1FA6G1yD
z?@F2Hy?K|-;aw+XlJVe(+M&rOa`%b17$5pKJ-)8cX@0e-y$^%U?+WiDHy*XWo^7ss
zl=DZ;_Q=1&jWy~5U#s)%eyb-t{XA#=zT{$`bpD=;eYW2s)R%y^cOPeB^u6-*05gBd
z{>O@6J{;!1-L1dxMI7(E@_UtK7hT1FK5~=RsjB?<^Lgx(XDz~h1<{&<I~_HIx2pL*
zm|K2tBj~t-+>KY3`AUbIJ3Zd_`(1HhzLHMIH_&l<U%&R6-zyL-XtCWU&}sSW#p2ut
z2O9NW6<_u>j|7cx>$)&jc3hZtJzuGb-{wQZX?>MLm-p3H@BVr%`tIusDN3idc*}P@
zvHNsFdE4)IyRDbG6#l&1!YO>Gd3LAAa=*D;;PVO2ncZsR{F`-a%gW!sANSk8Q~L9T
zx$&rzqW-4d-YwtnRlnaU&%!YO?9uQi-h7fqM>bkLpHuwiO0fUd(|Wtl%&U5(`P^S_
zpN@@^*6nS%(Z_#I_P5&zI$L78KDRu}VbCU;r7j9S63RZ?-tGM!Cm#A(c)!b=2aYD^
zKa19Rrl?OmXjl8|#)`njF($mb6Q8(Fsno4|yY>35+xh$7E~*7h96Ubzx_Hr!8~!GG
zQ=4La<l6b=^X&h8Xnwo-yxlSNuEbc2MSnntJNSzqZm2WbmdNn>ai8_MeZO95i!<*3
z{ciVN3GeXETfV<<=kG7g-#w$`z!dq4?HLyjb-El;S~RiR<HqS8N#i@VGd-Cmv##TO
zCki?+z#eq61Zeb{_50)vpC{CU3dq3S&(oSScilQMBcRWBufvf~7c%ee+WOjjJ!_@t
zN$s>2ar3x;y$nBoJnnyc(OteY@Od-8oyEerbFItElxA|6?yT=vwk~$Jm0?G~v(l8~
zeX?^ioO=`|SoC!W9ujQqe&8gb_$gy|^!B`WHUCb(z9^ly<Dl#Q`&F-X)vtjTlHK@z
zr}(_+l8FjloyR^TJY3i{!L3ADuX2TgTjkMH%#sryn}0nde6_(rVDh&O@Av(V0v+G+
z<<%u`{Zf9@U%c!`l>XQM`}y2j(A%2Bn~UGUMR)xx!T1h_7MsZ&|Jo$J&QLt`LHyCY
zL)x*gmdCjmACkHFercS-l$Y{mNuN(lR0f50vD38c`%a1+W6u%%Y>+zV&Hn%Y&dFbK
zmlxQ;A<d<!@I(0H&r{m#Ef_m3^w0TO7#c3lYcZA4=wNEO$jC19;D{!V;Hi$ZoMX#7
zRF7RXJTCM2m=kEQR<@2idCo6M<2y1Nh2#6A&GUp8o{31*N#uV#=ktsj!$#{*CzR*L
zOTPah^vvb=<<LWQmyezQ&|+!tQzv=4=V#d3sGZr<ViKm-b4;*4`_-)Qk&C(I^IK_~
zcHOW0z0=e1y83rv&@SF994&w6&6b+_$3k1%$?{r=(h`nGpk--KUsUZZayhbY$0M$C
zjid>!Nu5e5d$e4(D9G*c&|?z)=zB!;;_<`zXJ#0#y9XMC=;T|}&tbKwN#?!o9Hmdb
z_vDq%2%q}@`~Lqq21^yz2wJ#^2%d78E4cTG%p~rP8;(Ag@?BKs&v88v+!6Be!_hpK
zyiHD$j_otFV|Q&4&i*3J*j2DZK+rYe(*<?*iS5@xBf9_GQX~x9C7vB@<Lz+a5@zp9
zFLK->lXiof`PA$6``_K;IFK_tcUxhtdxOx?=Z!BpQ(f3?1h>Uq>1AKOeZ$G~1<w_G
zPJCCoz>)AurR(X>!>3=XJ#sghlPoZcBXx#x+pn*$pXYR?t0y0=-t91DM$z5U>pM?a
zGG+by^RrKU+u^B9(tkW#?o~f-Fi2-QDv@@m2sBMqCM^2u;Jo|w|L^)9$tb?DAyIGs
zypNBcY9#+Yt-t@xpI3XoEwk^*b=eZ6FEsJr_xF1$lYENxA4sXJI`1-PyNAyoiQ8Hy
z1rz>!I@T`FByICzXWowgvSl|CEn`Jy&r!9CVkrV`Q~z$)alLsB*HiWRHJ4mpMCcsK
zPS;O*<N95o++DVGim-a!qU0q$1vPtEBRckhPHp-1?d|T)h_8LmO|1^G9CZAr$bW%P
z)+$G7ieN(A7J-8vPdF!b2B=*>FZ|HtfP?x|M#lCAl}8@y<Xfu*&UWO;DV^j>4Pxo&
z3Ffo^Q=s1A`Srsoclp{UM}#ZeIgZ^p*<9WuesX#L#^;yhxty5NmZ%6UU9zE=!|7_W
zn7>B#N){iPJx;bA_gn;1Z#mQ`*9m@Fa&Lm(At&|q6;3lX#3tH_1x#FZAf@$%R;%IR
ziUqOv0*-8+e8MDCYvazn@--hCrTcGm`mf*f$xFR%Z>#T<f<6huL;HR{lNK-h#x>bg
zEsdjw#jIPVoliFEjZ$b_W-z<bOb<iL`y4#Cx_tL0ENb+<x1`O?llhRj%a0j9o>cc4
zJ)U%u^<riIN9q5n>!%-Tkyv<YNm{q=HjmeHCwaaH?J85V+4C?V=isc@?c3$GUaB5Y
znfY5J{~m`yf&6nhkAkM{MxgUyK7tlVy?=3{D?qJ(`WCi0QROL}KPEcA5xpc=akcM*
z>yLmxOX5Co&C-xt)Y)p%>izI&O?=(YrQV+%cs?#r6Y{Y9ctrTFcHS-bmZNS{lFQ{S
z{{46yn{r<GluL5u)%T+Q8j}w-JaF40`c9mmZ_&(?Tu*Pv8daF~DD<86T*mJ*`(&c)
z86!c<r&EH>9Gh-D&X22V`hMJ*&vMCucZbgW;YwwZc_h2>ov7HKkH1}<W}f6~609%a
zyTfH4VY~3n&%?r}IAU7D)&!&p1<aZIL|WKUUFq3dF~My0%Fiz4o?A8cXmbm`J`^oy
zWC<DwegoQf@wa1c%+cLnDtmkT1qy$#3Wi&JZF*r+`M_oKUMDRc;r%t@r+nl*A|K^)
zUzci{@xRKxBUNeQyb8AfV?kBkQ=iq%K3BVx7`1MfzT+<u{-nORws@_<w$M$^4PVUe
zWf<;!a_{Kgj*UKDZCxB42f&9@ykBvmE8yFw(vz*abNmh_smW#RIi((Tns?gug?qSE
zxk6$dDxPwlx<ZgYl573LotB?B==f<&HgkA#>9ppvI}ryXB4&In-|sZDszXIMRdxQf
zLn#d%M*KOK?7WnwRGRi5Pzq|dSSE1Pu|!~|Yl_kg!MP%0ErPDC!h&9lmM+;|v8eB4
z<McxlRs|eufAVpYs;FQtS3Z}3b7#w@>+VOEeJ^A!sz13~HOb4<O+&fJv%e!<J^ASc
zXa2h>cLZwN7$<AE=*V>bsp3}nS$|1E;FQZQ!BsvhUKmfd4oVQHTq3Gk)q8%CPm4|M
zf(l_)r8|4>ehAXv!B@fUFn^EJl)mh?`87U!Kd=~GtZOM+^FsGsRGN<Q#AofD96P^!
zc-AgcW8Yd_(d;NClH5MO=C<?Qe%VCpwlCVpSpOv+G@TrBsS9*!2k0=lIr|qYYCFvg
zKjD%j7__mqL(+*O(e<A0&c#oJHht*x*tmUyj+|ZGVPy-8`K?thp9D6$OsGf@Q=ii5
zA+*!wi9o56Rqqa!P3=3JHz?`_cWNkq^4OceD067;3f0N1EH>5!AG~&`I7tTj>|$L1
zAhX+(@l8jA(7{&OpEq>GlBe_hb7Pq$ALMpowXAK`7U8o6hxI$07rkA{m8!<{V`he~
z<qnsL4`#kevTHHB=n&*yF}2&?W4_{A#cT3MU8ns1{{Fqvm5*;+{s`Sv+2kL+#K0g^
zX;Zhx)5N|TsWk>{g1`0%Ch~0VW}nO>R(eUjFVX0TG|T?m=^x!%SD3z(da^cId*>w%
zn?H{@Q}YAW@(nyB6Oue`F$gQ%sLJOMxc9@<EOhCT?Q>G{Z!HP?&}AFh7_(#kyo6)z
zG53A6JeMZ&9MS%eyrx(`VNLZ)3)R#GpD+72Y%lZiI=NYWtLFW0JN)+_T@}dkN6_Qj
zyw~f)WT)~mNs6D^6W90s)Z})1bHA4M?JKwz3&=h({{6Fq>7_^qy9+n#!eh;oTT4H-
z7*#H_e!pjP^#Y-%%M>CyOq8Sq7ub{p3!ZwSpd8WpL-E$$42hpBI`ZqDzrFeTd9(7z
zzOReE+*4>!eZ;+yg<I)*hZR?#?Y5)IuJ%rI|HOx_tyVRgzth0DMS1<%y?0{zxqFht
zKP&#3nWGSLL$Ik{c~58B@n^cfWw-bQ2(-E62%f(YJS8A4=<(iJ?ms5qI#l76qHa0m
zNzLW(Q>xQr9;unmo9nYcVE(=PCo@w&H5Mp;Wwq{%ShmSk#_lNlla$~YJ__?z8k@P#
zTw%JuxiLILc;dNeW{HW{`*k;{+grt|&YW!)(;+ZP$?3mW)Q=f#O}DFs9piV*<H|pK
zOr?E0dyna{#oJ$OTk`hxpEJS__8nLvckql$#}*z@!49Lwly^G=pH1PuZLBtBvT2*g
zr0=V4pN@aF)i_Bp&XH$wl>?v2qvq>tPSy#{I-xSr!GDVKsfyh5>WSV_KU&PY_jXL0
z+!c65eEpwW5h3vrJsy8uo^=c5bhuuM?3i#&tY2I(|48blGhMH^7qzv^CCMywp6gTB
zacxqRL;PdWzEmZ_^#YClsfGbc)+?ufVZE{O$NB<A_PMU}df5LQk2t*iigf;KgCncW
zGqq329h-GsY|)&@H%pi9&<{B@t*}c$XVv^3#iGW^Hy7z$yz#C2^0%@{54ToXxfuOb
zdUWDR!$#)pKQ30nySE2Od|r|z80fBHyfKVZjgd)|Mcre2BDe3ga`4FwKlVO%o9MeP
z_nh>?7!i&|nH}pZT0169=bxQDVdXY?F=@}&3UeE4Ydc?UUeT{%u>MHrwaM$H)=${?
z;5)PN%A#}EDwiw}iA#~ZZN@Eja{IaOkDf2{-NjmY<z<(Oc$$;Q%q_w$#*?jBOeTxQ
zU7vjK@!Pb??{%*3Kf-cj*2F1F_wqD%&6zR1kHe1fnoc4A<6QmM(R-@(UQXDf_;{AW
zQ-9U(ET5t@p3C)DP2gc<;qBh&VXip0!PWZ74>56F-(_{Ovu&9=Ta5A>PSk(5TQ&LR
zypOBq9i6%4<AiyO?g|_E+Wh{y`C8Lg(KX@<vd*q7hkP2g*xeKOG;QMcRrj1K?xk$H
z*Hth6eVOT*oKI)XIG@&h_Tc#C9AYZFQd`kMFhW>}GxeT8h5YOjZ4<W~R|>mk^5f?U
zZ?j)dwtj?da-Ov&V%wI}3QZocwE&O}&p+?$oAu4!dFNX0jV~7Omq0f>Z}618e=ahU
zd)oTVMoYaSZ_Aqdvi?qeC^dU)!B@58;d=46W?fsE5~}rQv+%iJywYzc&pdti|Mit&
z=gMxqy1%!lK4!zMH2tXLrDxtW9Q$~A-lmfiw|N*Rz2(T(>#F9S`nGPRt>6h3#-I}w
zlMfwAT|YtZq_lC+#E?(TpmUVKgMfRK0_FsK6Pt1DUE<u6=O(W@bhyQ}d*ko*>6^}`
zywWTEH@%Sm{r#2mzGi(te_g8E`rVZ<)0~LwZLD7xEMNWg$E|7W?>(q9|G6u6P32xM
z*82C5{mu3Eyz$#gG^LCDm>1i5ZI<3|%<?@=)a&*k#@&%WH!bbiwf&9hO|f+m>1(CK
zHlDBg|2c3;jpmy4gzeHtm~NY_>TrnQ6bMaQEBd->&!Jfoc4^BpivCr^I$74&ES%Tj
za8E$PPvi4Ng-??^HPUw}oVt0g|N5tzk4Ey{>J6P|@}d{-0c}IJ`&+p4@2~6jfr~h=
zn`{i@T_wVidL;AjtEc9MPdB8^j=ui)Uu=nW*)1dMk_TU!lJzVzym!B!Qg6TN3Fp(S
zsi$sS)ZMnh^tIWI>zl)GeX$SQSuAH;YyJA#wrRcpGh5$QKR5YqeQx=@hx7lZF1NEg
z{rBDK?DB1Qx38U39&z(*#}}z<Ru%DuXLkFoa#ota#<Vdob<xS3zn=FtdHoac=nhD8
zwcE`o@-HcJ+ZmPR$8TTLmbJE6vibg-TL;f^t$B8C`@WwWg%=)rCz&I7JdgR!zXL~Q
zo*a53yYP7WlH!-bO6gDTY<lhL$z`W>{_O8dDW0!BozwNx5Wf2Kv1y&XTF|6_8|2NL
zH0Q@VS2_LMds_OoqVGS?<QcnD)?VHFO8Wc%@AE?LSIKNjZ48jBec4wQarx1Hp^8(<
z_BXlXb&4h?EIP&U$d$Q#bI=p788g+V2tJqp_Un7`9d}!c%lH1IbzWT)bnTzag+sE{
zPneD0uGRF8k^PhR{Pq5=Ge3u0H~#(A+UxabUeCPlhJ>8WM^|)lv`lr#35mS;<j<F)
zs1~E&XE$lh{o}~>`{Jhc+VUG8G%M8v&6w|_`zncB|C?)Ce3Y2P)8Lt=+0)+lcRvZ<
z|C0Om?v3h(zdvuf%pf0_C@!>3le_3+5c>_~T}za<s>mdL_tEpTeY5G{JN=pkDzU2b
z0@S+RxK6ozHEd7S4Y9tpypb}qPSstV`EGuAeW26KJx~As{{Mi_@q|*w-pA)|>|SQN
z`gi_5gX1OH(YqDqSAN~qyX~fG{O+1(*Y$Ezj@x}Xf6hM6_9*95ce}WRyX}8p_5II&
zkhkvKeDQS~+iI8XxG#Hi&n)3fQzEy&&Em~^_I}B92A=c$c1I?k`ZnR_r~S7C8z%`R
z1f9^6cvCd-ykp~}Tas5kUsjrO^Zb;*ex0*E-AuFFad3If&z6rjHYVR?c%Yq`qdK)y
zY2h5sRnNXfqy_T+T&Nwkrl6Y3Jp0<2x7spKlormpQT?&SNdD}{eK9k4Oq(R@=w}pf
zn^OO^MsFU&x`=gKrouNhKM~u^@xFOp?^>UiK}Vly`0uR~&yM;&UnWKAq|20*`A7fm
zj-I`H*-jBImTwn|rFJAga-9M?w;}5OKmS!nA)B86D4)=;t=o3@|3Q2C)J1cyZ<}UY
z^sDS=&(*KJzj@>5sia4`vK;biSYh=0LUDa)UeUiwOI@d#`Z^y2dB0tF`nrrmbDxmA
zqr>%;!N>P5ds^<&{$rEG@5P@Q1-3DL+TE^K{dLoQg+;S#T$M6iR^7~>+F>;DP2gfT
z$)CA3KboX<a)UkU6a3>B-P^OsZOi7ZqP0)8b6gGxe!F2*{w~J)*Neq>|7}<z`9aji
z?pXt9JngLS?zsIwGgyAt8=bgmwz~HBx4dYRMKvc~resdH6F9l_z02`LtF$u`=BHa^
z<CAv3+x7a+^F^8k>1L<gZ9DdTJZfGvr^43HrLR`%;ki|}KnMQ+Ffo{)zAQoc?MFrS
zx*t+f)#i`1^=>ITw^@YMl=klR?Ns@c$T?$@(SbM9SLoC}+WfeNbAo^S@}Ptc24&SI
zPVwZHlVZ2eUM&A}Zd&n&A8)tc=c;Lq7rN=0#dq7+(9DDXP+rY**C{ubHuuZz`TOm*
zUeQsz3qKmJaO~UC@mIAo<5R2Sx1%ceKW#Y7SN!#3=z&9msoNYLTS#2+|HHxj-k0Y$
zhjE)^@()Sr6Zd<2HH_UP`9Xv8zjvjsdMWX-Wz%+HN3$}OgfpMRUQG>;^Gx+feLLro
z*vr_Ggxu-{pSP{kzgH+bJ9P8hZMRA`-CUk5yE=C38tcA0DMeHIZ`X2HZ}WDpe$f20
z?5p;EY3{H8>JrMe!<U7`EVRjbC1m~R-^_LMe*TRXxw5n5YSrymUHNkwme1Q+ZoWNg
z_TS5KcH;X|PT9Tb$(;H^=)t|Se|xra>68R>iZP1mY<jl9d%E5`?^BN2nS!S_t`z4m
zll#OG$`#L>y#9dkIg7)b`gYl8_6subRK<x4m%1Gh4HvMkahowGh~?IiPT{#4&N&LR
z1W$?B74JDJ7JcJx`Te&??rumtd}m$@2N#Q86L+GE?3S}1*Q|QJ|I8Bs29CmQi=5V!
zzQ1?3_SB62*%g^89aCRkUVeLuW^l}r!@uX4JeoAyiofDlr-4(zq*V`|7hj#X;uv3!
z>f6TLYkam}0*<pY9%pI(chPSC7u9y*XD)B2>&3omQTZ*NEPUo+^MOV7=J#thCp+w)
z$?#!kR@$cHvgLC=i$9v@B*j}Qbk^DAa~lI>K+ZNk0W=<WSAC=4rhDn_f8#iM_-`1U
zJgD~T3~Q_XihetV1VJB>Acqg?`Fa8YUu-AN^<jH(tdJvH%|xWdsPa?|lXT%J7lwsB
z8OPGpf(+UO=O0Vc*^+%-Z>9c&gR{QywHWf(9#a-(+GoXX{OgEH<Hkb~hvaHbZ9Vwp
z^luZ>WKpp%6F(kdX>zjd;r?^@N!LeS?|l`=T6C`p`D+-<?Qq*PalXu!j!n}S@A>im
z>$UtRbDB8btzwUk0`JZ5J{=hM<$KlY!k<fa<W+xdaw~h27kxzZ)ZX}?ci+{d&l5hJ
zEuXj3(^lR7+vL4Jjw)sEKmF{RU%zaytW>0}zu?m~kItPww&Q)DwE4NWO^0f)aMwLe
zO~1NQiBo_@#<prpwY6_R@AL8rUbk9{)_gqRD6s$cyWM^oLU&ii@82i9F+8TQ)mp^x
zgwsYB{?a476L;L$6SU|MhoqiDixJb*4w=^bd;k4<t+#yI35DlM8GGl1DBX8a5=@*I
z@a*88_xpbD`Yd>jLqn;HBX!ZajyO9}pK~(CDo0fQx-GdNmo)X$QSo?-gFSb9rA)n|
zG?eFUn7)33;R=DQ8@`E$4%lsSk+$UfEf^A4A}u|0g2I#^(n>R5n6qxYxhixuQ)6eq
zu{eo<2dv^s+g#?pw7zXDcy^{iqElml+mVBpg<sF{ZmGVvr*dDbk+AHM`QnXk48iHA
zr|EM4dFZQm!ZzLLh+&6Ai_sZLXP>sN&BBUj?nk=%Oqt>2GVg??&(Aw1kHl|xngmx&
zZm{pXQ<X2XW5dh^25tI#zXW|xWU>GKGfDWOfSRLEm_)bByN}#SSA<W=d<U%o?o^#D
z$@Mq!kJ6&d?h}8(1Cz(38GiK!q@6Lge9~^{QEe0874(QR^<L43u*Ph&%c>_VPX*V<
zXYRiDWv=s+r4AK>Pam~>YL?gA(B1xja<b2>*6=+ceadBP)AHl?9IkIMs#e?o`R=8r
zj8B<svv*{a<a`w4*fe2+-IMCTzM_5A8lV3<s|fG7*mUm9=5t}(EKL^z9feLy3ZL4e
zruZv#Wss`*iM<^g#qT~|cz$`eAoG($YFgp3rBj(ty9QSTE||XfjCS7p?${1lr6!k1
zO%9P3T}=s@{*Jd779Lh}l4Nu{GO;N^<&~F;(84pX<$@IUILQlGb66;?b&<I#*yLo(
zA?9MX{?_DPjcTX%xh?{}aW0p#r584JxUV_5VTEfZNA-<k|9WLDHk=gh<wy+@+H;b1
z{cFKh_bflQ7}XtEjy5=W(pu$fn@N*a=qiybPkm!Nc4~yLoAdF2OH7imyz&Brv<<R+
zM{jycv9ILxiQDt`=#Br=KX%OhF-3o$Vx8n_k)n6*JraQ%CU;#oEc=@v)O5f-Ve^T?
z7Z(;D)eA~xY7F?!lJ~}<-*@i=i=3oAm8~WUHO|p4*OS#<HhxWzSDJk&n*YtGBV~(T
zYu&s5nDeQNypreEy%o<}6R&rl|NSPXIxl?Z4VhFs4x{Jmo^88*_WsQ$_y4WmYs`2*
z>(;*?i#(VGC7q7(XihW?>foBW$U7!*U1UtMo)NdClFPHmwjNI2XD+TMN+w3OwWx4i
z{r@xP|6SX?_kP+wuRULR|9#cG`_B9CTmF9Y_ipxj5Z?POzy7p`;fI&`F+W(1vOg><
z`<8rJ>{;NkYMDJJT6)CuzudnN=I!Y?-DFXZZ(^h7B$00`yxc0!G@tohXuo&@kICau
z@3O9fNouM*$|Z|@dQ=j5b9kMnfX*Lw)#Frn)3~-Qsa4U=!)~E?i|~fj-ge#4OR~=%
z|E`f<bf&-m>YIy;+iyR5_ItvH1@1F-3-og)JDb@A9-A!PGxdv$q!Qc1wk;2J`MI7*
zP72Wo{5CISgOUu(CoV~Tt`?3(+>vb_%j#z9R{vu=dFXfV1hL)=OdJwy9pBk`Bp%po
z_1Nb!^ZQM%!<S#S>WbFQ@7CBH(fH?r{2u1KmFl-_1Hb)!*je<UiQ9jQ;*6WOJnxw8
z`g}D!K5}!~*?-sk9&JC^5YT;vRYLCdl_~8yd^=XnHV{+UvBN99>jTST@0O2Cye4RT
zmbq6bRuRY1s(4K1yzN3gfwsTj@Bhz#TCwPi9`k$la=|Xs{z8tu3*LF2S}fzk&t4e&
zXvKBeKg-{5+7!Fv`l@&LXXZVNE_}J`+pn3rxm)Y%mrjwcdt!C1_HwFtS-e5<(cJbm
znfbLpZ{OFGQT!`?({$af{I6SX>QvqP(#bpfN3)=^?WXs;j;?ZxycaC@bkhNu*Zm3C
z6@rdz^;*TvD6>+h<&x!uM>j5A=-kwQ-B(=s<U;EXq3E9#W{MkH{5PESpObCYIK!c)
z`3S$iKFdUln^(RRI4<JZc(C|oa@SA4<$iOW6i-cQR+rS*HeABNBHnMrJooLlq)ww$
z$F!Sn-`kac%DQyi*>pr-Sli1l+U5brLe2{3gWdaC_ipg9JJRvF{8gAv;4=Qs$6w1Y
ze~vBVia7B^>6Fdsg{Hrb%>R&D-D}tKN4ZrXwWDlXS<#A#67Ln<9vpwfa9;bNM#YYg
zQ383*AO2TlD4wd=_3_B&1&hu-=q#Tek#MN%&%qNuySnQZZ>|e`SSpt<*{v^Mb+EW4
z_J@G<sl&nNW+=K_baQqXbaVGB7T(eM@u6e$f~4h*6{)|>cNl0K`;ek^>dR#NH<3O&
zkM0rvKKo}^=Hz=Pdm8edO)hI-C=;t*G2_Xr%j}1W3X2TQ)f}DFPnpR1>$qrXRGd+8
zIx<a2$k9hvQo7^dQRNr>lTw*@4>2gF&Yt&OF<L-p+rCcrb8b@<g$1-c{C1bUy~C*K
z!5;nJ?yBgL#S;BSr3Y?%dvK_Tu2=15J;5bjDv%z@75HsuPh_K@-hpfOZ<qTXSs^6H
zxC~Tae$IQe_eeIM<dNCE?jlL253x9T%+cL=MBqnKrx7>fFUcS`9eufi4?15A<XvXp
zWp(2EFzb?h#V$#kga1xE3sk#i5pAtlqoY;PmM?hu^rFrWTs;PI=_mAlHS#%qxhd$_
ze)7@5ZvyucUL7&kX}jTg!h8$kr!MyvyTg;uG4;8IzDl&KkLZ`>3Hl`H)?&_@#Ivnu
zBIx9d)V&IRGd?<tN!0yGv^(`7;^XcIk5&aFi?pv1KWJ6lFoAj7i(0#l4_mi|pFhsb
zcuf9bXisBNN?51+>d@{Ijw#k>y!Qsgu}r$Mf1yz7wl>B1mn?^mtFV9k(7vjI?-C>D
zm)nnS?&1pS5kJ4)%#z{gHcJ(4>A*IJq?(UK$^zLo8zxjHIVjFPDv+8q;pV3HBhCSy
z_uC%aJsf@Nea*RhHJjp=REzPe#M#&^iu>U9tCck_iDPQ~Ovecd^ID=e%uwiV`Y-*p
zDMvuQZ;4Q9hjROtKf3L5;s#uD&zgU1zR|Fz@WO=p$19&zAKdY@rd^g>q(f0I`h@Yl
zcO@<}U3m>pax4^Y*|xxc=dF{9zI#4h5q)`k`}*iBKgu>WB$XffKi7cWL$jNc&;F9%
zuLUzi3SY=|bM9*oFncIs7u^0`<MGyK)(H<<^PMhzRJ+{%fT_~`!z-a|zimQw{%Vq&
z;uQYOi=7>06rW<0^nmH6{_(F@SN=L2k#5)^`ypNM(^W%T@p={ul`~BfT6N6)f^KuD
zbb4GZ^B2ATOXX|6hRe=?87I^pY~OWL%Kb)Jn@);QhkT?$$L7|ahnip6-+%gRchAhG
zao!Z?Qzx<<IGk4=I%v&T{ZRGz=ePWAtf$Xz?|u2oNsVip_8xZ2A3TK*C**tzS{`@u
zOru4I&Bq%@f}g+UJln<|C!cgwG4l)i{gjW*(?#B!MlYY)lD=6r<T!Ku8Qqwjw>)>s
zJZX93q!rw1z>#$KBKt4?*v0+_#ok=vWU;?}O)%nj{>H}*_lh+P#kalC?Cvl5nlioV
zE~CxEKrc0AHz`}Oc$rPBS~h4q+~Dcv7n7Ov%AsMdVwr!$6XDhRf=r%DL9f;x67&fA
zAJ(F=yjdhaYFBgBzeqI?C!R?<S1-A3`^}lIkZvrO^C<sgmXKJ(cDvitG#_&Rj584a
zzE6#%wJcqTPe&+zw#&)1BR5JPEYOpC@5Qlm1!r#3#}ntcb_Y#LQ97`W-MZSs&g1>b
zq&OuO2L(?TFWWE+CeK&*ZwNd+lz2^gs!M|a<F*H!=89%B&j?MJcIAxV)HRFu#o934
z?2$-x)tRLAFf{Es%c67jmZrWIY`b;dWc-kMaddlB{xojJLrYIgYA$Xu;I5o_y0xZg
z-((e~sWKstgD<OmUEfhu^F?i<>A}@fZZEu)q~niHJ(qTbLow04u{CJt-cv2L6V}|j
zzs^H^L+trHww9T9x#nl@?%J)s(f9EjF7{r<6HoNMuhbO2tq^Ks#4^cci4ya|E^fb|
z|6Lm48<kdNIxUD`DUvkwFq#>5>SgFN2F1)TKh#`oLr)kST55i0&Pm63zJEg7^;haJ
zrQB4E=KuTn^Q_DELW&c38)M8oUZ_epf?c?&)OV{m(?o>{{esFYO#Mb5PdydzFpBgq
zTFR?j&6F->5#eR!aY^;po`+9YEZ>)?=WaKhQ^4Ern7rO8#XU|py_U%SRGQGwduqFm
zt++in{|l!kg`Es|nBS~j{(VAg!y3jV+TF7!@HX|x#(2(kQ52Qcd^#<*Eb{qQW!3mg
ztu?1owkw=3n$!A5DMkO`hTyEU$r`Wb_6vUgc<3p|L4_+#?<bTh$17gu%oLTc{SsKd
zP_S~BXRxQ0>!mNAhg=&><{s&7Hh(fhWX_TTm6&BSe9RtR^INLQ+gOtmAamPgnaVru
z198dCCl+1VS^T``=Hy2=+KR4ddj6HR3T*Qz+{rZEY=TyA&AK~TZdt}0O4ADq3f)2`
zRjrN=xv#nG&V#8(kM4<IS?<y7re%@0Q8`@y-Xd@Py(a6Ue`tk1ui1ZERcA|kx7{P1
zf3wOyMNYnLnRW7dhhxl6hSuD#D;`a~xvc%er?n-D;yX9Yu&dp*T6*X5&R)<g*6x^&
zXw#pv_B-<;&V22S`eVJ_UWo7TdC*9bW1ODjBPR(lGlBF=x?U{~h8$0_o4YivSCtpE
zO>Ax7X{52_w~T4l6l-_Ks9XR3{<dyEo;p2NEHpGJK5x=5^O8kpmWoPvB{A>3_T!}b
z{F3O+0=jzs4-Rop;as00qO?fHZk0~a3EQ{p8`Yi(oUaYCeeBpW$!W?*p9yXJ`gJij
zr{vr_gzg>IusJ<X<uk97Etja6Sj?Zpj4pfT{yQY~Mnq96=E0#>lPAlbwfVjg;TF6k
zlXhx;Y=-Qrhm}QljDPyiFgO@%_vMuKdWoH<KVB+s6jT(wbM0lTwD-l}`lnT<2@A}o
zh&QSTYWDMNUy;OqbEDP2ACK?uWlbqhd@l6+kRSJd{={c?jB`x3YI(l8f1%Up$&5R@
za&{VCbm%jj#UWm_;pkb>eKD+OxVV$Lk4s*1y;Ql!`X`6^&cbAwCkwN$uY31_Z~OYn
zMLq4^vp*|T`aEi8<Bh7g$+mo*eANrZ@|P$5tlvIaSElw)@ZjUKu4*~+A27OI?6>>%
zqIG9I=-m753=+m^J-;6^btddR$>bOpaO+5!a>RsPT}50UHJW*s|2+6|&E|7OmTn)f
zeX!nR>hmY(`GiSlpHElYZ`eFJcm7$k+h>lZ29=8lz2|S9Q8m%DLHc3D)gnVK^UH;o
z<=!R*G)ul^G2Zt$za{(jwzanv4@e)kzB8fig7^cr#%1?+YBYZfnx52h+I|OP->$;y
zdHY*h{_K1bt?DLPbXYgHhP`IzMedW={QmVl?>1`^js6hxz_EIdyJWxeQ%5#~vO9ZT
z+&<r`dL$}sSFO?fZHs;{xwbf0#%#7t<tF8#7q&Bk?YccX6z4_t=tY;eyeWuQWPh<^
zszJE*=at^u(z#5NDyk*Zdz8zjbbb88_PY7r!u1cD_lY}C+Nt?v{{KJArBA<5VL!#O
z*F*h=V8??co|E5vy&hj~|3d1?`qJ0euB{5y&c3-R^^J3h*W2=Y&mSo`z1Ywnyv(OC
zd~b2Xq>tzM6LWP`%x+~Y?wNmBvT5F?9c@0|Ee;DgM6#N>bnUyITM8dknzZxs{JRN`
z@A7A*%zK&^kz>PT|KM6!(3(dfDf5m`6WVp^&$<1DT0+MTR-a+*vCdKA4z1uXwh>QJ
z^#wILgj40K7%kgwIK+WYO}pMc!M;BAD`@K|hxE%vg;JS)iQZF0!?w-7t-=17cjK}g
z54QV_5eW}|>bEc*ZBAK~FhRjXbU$bVwv6P%-D^Gs#He|C*xYW3N%e`HArk0t$!}xp
z3G<mcneySX!sYGXPsXdBJ)6xTr!6wqktwjv#Ce;-+g5?p|2nBo6F#1Cc&DhCqih^#
z*zw_3K)sEffb~D$8{G5cjTi#>A~riLe8&^P@%E(p{5M7Nn>T#u<}PS&aoQqzLZ?VU
ziYMjX;usFIzfYX?YvKdk_jt9W6$rANuT+}*o?#jP3hszT!~g!VFZh4WF57V8;B4Rj
zm+U1J=PmSo5xlMJm-eom94*@}e_!*?@=a^s2G{dm^2)BSv`#Qp9bRZ~%I&^DN&C^z
z3(eE~r8T+dy6_v;C3F<DT3bB6>XIS8i_NpmAjrML=w1qkO+-p|x?SnXuRexuJ-Zg!
zPpJGNAFEsPyu+ws{<h689_??P=6E}T#VGRZJlor*qP2-Sn<dV;@2HZw+orRK{g1%E
zCf$TNg4*ZGwCr`bA`FtBYn7TQ&o}#-exdkF=TW7?XD`I<d+hJqsiov7*uPNfZgtB4
zdgR{*i^Lu;aH>dd=KAY)<NV_diE)W~M+KXN`9Hmx8(A>r+uPgvdoE7h*)iwQ8Q+*=
zQ?+hXont$wIpgzX&k0l7@6OXW?H%;r&25TesN=zC=9Q_UM_QUc9$|i(tf%M}lf-cF
zT&cD2YK?7yAB!A#KE@dYIxe#K!XkL^@e6&01Xi}j)&|G03jRr*4=kHjY*u9|Y}0tG
zo2t|(Q<%|vl7G_?74Dl$Vr({Zu!m=`KN09xZkc%hp{z?l(z@HN3;}v9Li}lZA6+Eh
zD=+CWGrFPi`qOFs^7W7ZCVg;-`DwSq;6aTC%RO5TQRc~x(to6n%(i=EmBnY3dYI?E
zD)X<U)8mTnDLz_d6ZmZQ7uA%xt&AVTmo%K3uHo!qqxpQA-oC?!n3@m&|NZa4XYYM!
z{)a4l`<GuAE<IsXJ8kXUimu2`Ve5YP>8_HsZ#s>R@SV4q;jl*F*TmJwGp%<uOcz>j
z*TPiWXtMbF%XK>bZ<C!SDcrVWH?T}K>~manhN*{Du*qE3sPEy??&qCGkJY2CYws4n
zjM%n+deV`IHBK`wn#)W3SZ}JFd2{Lm+p?w)>ps_QjLR(Pm*p%g-?M?^pq;@qFTpZv
zg((8wZ#YsWA3pp-E?MAiWa`w=m=}_N5AZ)`?EhADTK9R~1xvM{Iw`Z97daBi?X6Z{
z&$xL=>fZ=>BV(=m!l;|^jk>+gjg6vz48$%*icR~oVMfY!4%?I*$2U7K$=>e#E_12>
z?OFHfpN|Ug+nH^QnHl(L?euxw_DoA}Eb!XOciZQMShAsp1;@?GV|~lH_a3lIdjI>&
z%grB@^q+~hyfN$v^q*3wuu=HjAKRKAAC9yYsI074RzD?C#PQ)kBeU$uL#I0&(+(Xp
zKKz6!u+gC)(7{elataqy2h-B7?|nuSEBIwo+B;9=udmiux&5YM=S&xyjcqd?7C!tQ
z_aZ<o(x&#Fw)YM8L)Q#$Pn^JX544<Wj`<~jGafDv+2)3HF4a>4Ici~IB0MsCaw@6?
z)O<aRxf#@Qw|$+du`)m4gWP6^1v>j(4{J^Px8QEYX@yf$+;4C){baW{IPEs&B{y5a
zhgE4jtfgn32Bv*<tYG`Gn0bN(U&K$V0RCUiobx7dvMlnNrFlYoN%MY3ABEo&*5<rz
zxw2XI%;vZcP0m>v>I)?Vl78LfPTj=8act7Y3yF!X$9X1kKWt1$S7xqT$o%qXb<YL)
zEs7pf6dxYc-gnXbSHG^6|CGOcp3DC6JZ{@%&?9lr%jS?kLW%r&14WTP0p<Vtmbd&*
zSLAkNJDg;5V&DD?%3`Y~_~kJC|Jt%sW}f&PDJ#yzV|@-GifdkITOIh}GJS@}N^zCx
z<qCVROrNWGOws;@r2Q9Gdx4BPj?BfeH%#8}q|A0zsp{C5pnpMI?3zGHhgI3t`Ldjo
zIi4%2e6cR;Ze4mm^32!1e|jtq3Ov#woGOyfEsk<5J;3?I)A+Hl(%A_9V;YAiN*wMe
zzwz;Z#o|Ia!FL_TZIxyc*Wc`9KkrugPFss-@|FD)g;LcVPUxrb7_m!oS9yOpw86C9
zNbq`d1=EzZ#Rfk#_!cs*ob=8heu74IzY2SRLe~^mo$qI(uff&=q)gB-F05QXPkw{r
zqBC1}{&QQY5U94MdH+K}U-z(|ZVO#*R?n}!!6kR%3Mc!gGustaCj1XkJi}0<SQBS)
zgvB!@Vbflp`z*G1A9%+<RXTNrwMfWji}QSA&*w^~9<c0eSJ*gXk$+HOvj+R`!@{Zi
z1-OJ#_jKI6#p&0Qzo0v=iJOVTPR_~Zs$*iI;}6eO8&r=m3G{rB_z~Myva9>L;Q9u8
zfs@8Z&TZ1*5K6t}o*}>#$>eVH@XBrB)I-smwqCAQ@-i$)ls3$1^ncqn?~(2^_DeBb
zhJLxq_Zv(;F;DABJ~ZLOp?UTHewIC(nLdrlJMvzt%%n{QQ#BTAuY9~%M^x*h@|!CO
z({HFw=4h-D<hafD^!MGMdCfA(*9*foM5M|*ev(+{P%!IZ1h-JC1wVIGOKj$Qj?ak;
zEbcwv6-X^xaYHo8?^F7|ivFWJ_}^<R{r9xS-1D!rW?)-~pz;|PR!<JDBm6;3j?Oj9
zpFjSpxP(D}iF#c{#t+%TEo;^UdCpfqHNkV6n5D|oy%#G46f+V9QV)55=yJ08>nQ$j
z{#(I4O%s+RbsAY1HT-e(FgUE->MohYuK3`B{EmwCHq5+Ar?aN+XJr?jXD7zdVzMDX
zbDG9u#$(xS&p8e%AKRwarYIiRwnw1OVK#?+;&R4(t*>c}%_2@y6g_X=;#}x%zvo`U
z5recfcNBMj;k|ca!E&*j4>eW#`f`r*mY!>QoA4#VB(QAT>OBWp`E9NFCS<o%3H+B-
zIi(|!!Td-(v8G=l(0|HDqm*oQxo<(Lo^Cq9(VUJ>=MPHWdAU5w?|8^6zbT*Wes$+<
zW|+>=SR>%Eh_{JhbGOe6iS8n??G-(oxk-6x`wsUlPuu$;eg2<5r9Opcg?lbqlqsCF
z`_d#^Xu-Yz`{y9LhjV@=#GOl@bY=fU!PF$-o1c`YT{`~ymtTX+BVV;LULgk==@h9=
z+?)@#q?;-BO^lGU5w)%URx(-fh-$?Q{S_9D{YD>8thr~Q;3liEO+YSb9_N1#)wC<h
zreBmMyU+YKsb6%xe*2#rb*g<F=XLHKPvZOhvuuOc(O{0i!@E6qnQi+WxzMRBQpaJ*
zN1G<@g`!8Qox>E11&m%Dx?eHRfcaOWK}$*8j~d%k5Bkz)cuuHG`QY^DQ*Yq6zdrW`
zPd(uOB$#!;(ZeX@$?L$jjP&f~>$M;93)FZB&nu8$%%gcs+Ao6lM&bkmmo5GBNoQ6l
zAG#kI(~!IG(Ph=56+Ii25Aj6Auyz_nXTMm)zw<!xnQf*|?h2=h+1<P~Grx9|?Q|98
zY3pR)=n1%=XOc*~$oK4^z(Rw9AjzMK2f|FwF^T;VQk=lg<hjN1jG&B)+lPOfvU_{g
zk4&i-u3{`aHnU~I$)=r?W1XCI1S&Xc7?aM{G&oO`mGqyY**?L2jyK0=4!&bcJSY7!
z7g}^CtE=-)zWI_e1(w!xtxuf3>=96M=*e6cqMqYfyy9$ryD{UYs^&RQx%M7NK2dC!
z$MIgSeRap>))uFZORaGZ4}M6qsCi7ORbx$>@Nt%bqQkb@pI3T4r6&b*1+potNpk3v
zx=OfQxm%s7a8$?VkAkY&^j%HM&+mA!G3~;`*0cl9luij`i!t1L?e|~s&>^SheGL)6
znA=(c1)5vU`wzyi_@GzOXg)7)PvgrDqk9=irjb1Y$vp2S+{t-+WHt9r)jRA9-|Eb%
z(J|Yf{PAGYA?_#h=W@JiS@&S-mv$@eT<Jt5&|x2|wVUh&?T#$!jb(iG@bR(QzZ^dk
z7e3dQNp$qQpPHS%@T=GNnn^toyM7tpOo*?!b-=(NP;#kagKg4w=GiKOOgllzJ8AkP
z0sRyC0UK_fX@8TZe51sk-=S${{7m=4UzLe<N$(VU4$I$3KbL+^sfIVP?$F1>=Q1v-
zfV=E^TQ+yxZRuF(AQNz~`IMK|<Og%VezXyYw#i+YD7*6&Lt;}!!3ORkrkl+Lt)<rD
zNBTZx^2gl^dBlHGnMGl80he8HmkpazqShKOP3x}-e9>kC5!<So+8_N8dm_8(t^eM3
z!S@~N5=Ez-8g^YwV>6npw42M$HhkAMq1m(EKGU0TZy8>{?4ND8^+EQ#jQdL@*<MH+
zu&HliQuvn;v253m=E#}<{Gv}@Xf$sqdMW+NGe*){N=L^w@%RtHcZ|z!{?Z7y=02+X
z0~9`4)-yvQDjF85*l`F%pPZqbHu>^@@X(CPZG~rg&m@0vwuq<ut<p`Omv}CP?}JQZ
zWsBw1pG<L&>)&@8^_f2_n4>r4xwFXR6`r22?so}4y~5`f7{njUI{%~G1r@Ef^~Sef
zR@^n_Tqu3;40~aowl!0Wr+`zl_{@qNC$&FEdH+~X76?8!t-_Qe^H0&%tMWTi)LVWS
zZ+mI+=iniMM{hcf7Aj1grXsm9WX%mz1)k&isbNyywg2lmHaH)8*K^-Y%*;tan8|aS
zW8(KLtw6rrf4rtlU-GY4HgKIw`^(u!l^x!gB$`Zc;E>mjJ0$*T?~R2&^wr<{?qOIm
z?{R>-(-}(^>3pNzQg1Q@*e2_Jtl1eoTSZyy2-|v9_K1r|m&|3-FP9I0RXvA4!SF?X
z&e{;$FLx`HCxl3gu&!#UC~D|0c1>Beip?_!G!E8$?C28SmdGD96AV`d>8xhd{FbP-
zaZN%~@r+Hu&i|5ZrcbI+a`3A-C%>Up=Gaq<k2y=TLbX7Hj!U;~6}#^bGUNK9wpC}H
z6xf+Ojgk&7D~Ra1GFfKL)Fa}IMa`4LE~QWG%=Zo5?4>v%L^?!s&!lg6!J}rEws?OP
zWlD8W@N_$K*inL8^Iu2f)FaZ2PTMSee80&Ag?hC(Xn~59S4aPV1~<Djp5I?z6~u9c
z2V~8@;1f$6vebeOdp_!Cm~MA5{@<oWKdwiZ>ZpUXJUycR^1c_yY3i}JL+TX;7(seW
z=D$(A6XsD=?^z^Z@t}cuPP*lc-8Pn6!+jUKC}f&xc<HR#_y+7Y)2s!zR9L)R6g=H}
zmc840J?`Bh$-G-rRM;7dVkbw>WbJ!&YVzg$rz<iq<pfw7tX!6_va;TF%4*NgSHu(r
zgg|!P={l*qU`g9#6@JEb6YIa-Oc%cwGHs98ierHa6I7%{Tz{|Ldj@RP*6hW%)LFVf
z!O(NM(!+S!+uur7R%+|F<lnysT7pr&c)1Hl14HtxAEib&Jyvlu&XLN!wdG_Lck!Gk
zokcRs?*+uRIQR&7a0SjYOm5qK?CWX${Uz6rcund&z^%XMLEaCQ?M07|^-jLYan&k>
zWyiwlJsP#YzHn}h5e=&ZUG*g<ZCSLWaDh3e(xN#naY3@J4l@NkxB}%25*k1UXuoT7
z_S_`+pzXZ<zaP%ikE-mJc3y4k^6E;k|JLpI>#VmJg$CFNJTSY}$jq*$X1b)K$mWaN
zRsp7sP70bXmA$6dHatAsF1_-h%1O5e*W>F;*?;Hl{TlXoR(7YrgIS+Jw}tKfeoxzA
z6-(nh+v;7hi(jwbZ)d106zJy@zH*V%f*KB$MveP*zu$uHnBJ*t<5{Xua6PvC=7WRH
zxrbUfuU=Hxx+sN3;WX${hq)DxI`!OlB~9~g+wz80V6qRFKi|6|IYmzu$qg=3POmfi
zwLqZ5p2<_;)a|_8Yj4lGTYTR3G5?CJ8RkrPcb9KpyY1Gg9nYeaSR5LT8WgTQvdMqG
zUF-rCp2lUqv!mMiWMlSJ3gtf%3G|zBXyq=a1u`5*=4$lIT3@T2QL;MPa?8R!_a8Xi
zZ<Ee@!S`)z#>GW@<gZ_EX%G-#(&XsS@K$YU5cna@RH%L`#p6cZ@3(JXEbb3`AF9YC
zbE)R<*XzQ?TKl+mJNODQIX(C<7}27^Evl%%($e6baIlGWBg^Bz-|w3r(%bj@o%QPA
z<$gM^S9neBV_-MAY5D*ZkOE9j3xYUwR8CD@)v!;SrKLeYgQZc}&*I>#>+AC?WL2+r
zA9!(bF=&Hwv7*G+S65fxYg?7-<iK%6ic#=sM0vlKI!lX#0O$g{o!o98w9NDG#XJbH
zWCCqqiWVu1ic<m^xq^jB>C{w**!v<(P75?x^me~7nr)QYHBrhh=r6~gACLR>wj1r-
z<f*MH$mHa}F-4kD@M)3qy7!!niUB4}DUJ;)`J2z0xlUgwKDqV4S@ZjEe$Ba(AO!NH
z!%jhgKt1zEzvc-DFu5uk<lHdW{c_ptoHH{FUH7h^KB@aa-tM<)pmq9%XScd=a4;$c
z__4T5Io-K!pDIg>!$poa8xHg7$;R}{*>>qU>#GSfeo6(Mi}x;Je$wU1H``Zj74Xnv
zQaa`N*79mJ#}xr4{e3?coo+awXy=)$RPgO)`t2(#gL|{rsX94ua5NSvDlCf8Tk=&_
zQGun)?Ez@qZen<N^m|w52vPlQd3SG}v;7_ePQIW}m*MEpn9iJ9>&(H?xJVGRhjOj&
zY_oSwf<djGS>la?%5FD2)#pBOGEjjSuAs0ehHuJOUa;W{;`i5?<=?YWHl5?b@#Wp!
z+hK8)sk>h+>Sk#Z5MXjrC}MG$qTC)K53(qN<=MHpuk|Emnq*E|yZha)qhgD{ui|LT
z-}m#_wfOql>3>tYb+@fpG;O6OC|(5_1)o}c>w2Za($e6Z@ZrHh&_TSrzu&8F?GT9Q
zI50uc`OU+2d9!spr*SYUDzGeaad5HpDhb^tAi$)mcwtqj_U>o1vU7gF-LAh<W^YU_
zN6D)zC%@e-kB9kNL5sy@%3`Omr(BGR0YXgtwqGX1Rz97&YvNiJk=5Uyatf<OOxKHz
zIpuJu7~*ja0fE3irqHRHEG-TvIUJg*zP?Ijm#auPnYyy!mCJ)Im;E-syu4icdW<(X
z%LFPYERtber4`J<(Ktz<;_KD$wdv>Qxn)^&3Y=&;@aN~}+-6?04UWxhk}w^K$_k5Q
z%ob_+gLDYKxV*gobdCd9ecJ)h5zWu%me1S!^;$HO7bpP<STQM`TIjrrskK2sgSAnA
z|DQ|OBGYBd4|+U4*6Xe5_5K<M6T3`7Lv%#pSyQ8u7XhHtf$wg84oR<|3_ZPR-aSz!
zCxsH0U*F&78>gQuS@}@KNkN_kbVQo_6m`Ej88O9o_f!@~=WIOMb06ZZrJ(5Ns;Ua-
z;AjjGjM$LScsk+3o#OM6r>E&U>qfVRnlph`d)a<IW4!I{w%fY`denSp-3X7b4ZYhN
z_PV7(phJdH@aYM~YwRrz0w=^7x1DkCl}bI_&VT;9sBQRTj+##=)y=BE<^2A3J3n>>
z>wmXbS68POKRdIsu;faOq5_MTtAoqV5SFj|1O%8CDqh%@8x7jKzqa`KxrI|#Hm#Co
zd~{>yt38g*Y~Mg9+OCP*9Mk;z+S=Dn6+iYu@|_No(y60L%fGiY2ylpkQ}@s3^YfRq
zfxEL64_n3G+(_;({dmIu|DVr?u7i%V%-{EO+1kC|Zv7Nn`Wzg!_0A41kzR@{Ee<*Y
zH)_A%U0ePA-L>82?<20bPxTOEy7Q>w)yn0&a>OfUOpi>H1f3GTCU$q($*hhnZI%{?
zHK249TE4=_X@QyG44cYLj#E5&)diW3DmDBAosO?}ZtfcK?f2_;zuo)&-cd2IO9hzJ
z7U`&hGSMRrnaU><x4l}mS_%|f3qn}rs^1t|zgW=x<`B1jNuneqem8P-Xoz>uxu>no
zRMD>Dv|tj)gk64{G?=8OU+VBuUQihMQf|e+_uU%d_447a+%qSn3annFEqs&XW&E!^
zVZF|f=c`t3`LaH1m(ev|!N9)K?<<Pr7$sd^I;jdy_}8fs9`yf9?#uZl3yL^8G{X6+
zYj-lRxP)*qc=xyUHGJ`RQ7u^-)Tj!w#;8S0fuF@?%4Y`8{t!7v$s?z}JL+C{_@%xm
z=JYT5>)Wzpj%`g}wK`7e)YYr=LvKq-9$EGFmWzqcFZD%pI9%6m^va647SSHQVyDt6
zQKq>0x;%`MM-F|sborr@!e8M)zVO8%Q4$;(F>Q^DPMv6N=qS=_`SLwNL7`cqJ8#8J
zFOUB&Q?kQ;Cf_OOJuOl0CmQPOva`!-^Q_rQ%@Jq!O8?*H`QK&A<Mm6ohCBD3zV-UE
z*OmyEokA;K&t_FtXpS&QsZw-dSyHcbN^#ZXE-p^S-qRBrLJT7X1p=ovsW3509&srN
zz8V(vOMOwy)>CsIv}MMq?f5JdQY!eAr8G=8Jd|zYwCeqza;JkrERH+0IfTVTZ>jK8
z2M3p(G8(U?RY8^*wP-D10b8QFqCc*egR%E?M?>hwZUu!!I;|coOhz4@FP5!ZyX1?%
z%g(H+)(3en@9-&juDart(kaeYYogX=Nw9qcooHP7`Pt2=?6skW8tVS@a#pX|)U|fc
zr&FS<otN?N|9-D}+n-OTZ+B_0izv9e@BhDQ(CO?so6nkUmaqG95VT!C`|hsNgHKuF
z7x0`q6>@HRd|l@L|NnM_QoU-e`uypKFYK?`H+f6?p+l-Vb2VA_gO2+Z(}_sXjoPBI
zbcV-0-PD}6NX1tdHzYb|-`i7pE9rFX`3+z6eR@K|zJe;F+S;h8x?G19<SHICniW6u
zkv2?fIh=83hM`%(1BdFTQ^VI}US78C`Ml~|JD<<X_SWB9k|LqE`HT_hJVonoH<Fcq
zyKQ7$zwg(pYuoeVt-oFg=GJ?(Zuh%Qi~H?v)&2XK4ytTHRcP^&#Uhsf|9pOXkX?R@
z`TZK>T*LpruJ7mB^yf;j|I|-2_uS)k{{QJ$z#%y<?&%?OS01@>#O}|x+xg!vIP)J}
zC+;OVJJBqyUAC;C`{8N5-8#7&pRP-f_$999rnUN)fI#57eRgY4iM1vQ*#G;HJlnp0
zAE+Apb}c$T5_C)H@3-5xgO5M>_bc1_*^FeFK)cs#HY*+8AlC8e%gf7eLFZ&_%e_6V
zWpPK5=ZC3JpBfxf73F>9v-H@qj-tG&f`R9HC(c`8$Ko<&^?Lu+n_LrpPE3y}>iqlb
z_4+=Z_|mJP*Y?-fKTlki^JIcEU*Wwa^Xq<{{2Nnz*0k*V-SXS>>;Gkfj%$gn`FQl&
z0>|b#KR)&T|MT45Ea!$nbYiP$&ivYM8$k`KY0-I>%^Hs@=bGitvi<wza^CFeMYp%-
zzdx1wy6D4$gXdoFy_L0EQuy-C^!d4<Q$>!;*WY=!=d<7K{QZA>wmG~5O^`~PWK7WA
z`D7C4;*-d^R;72682Iz=?kc^zJ%XV^(ll#IY{^B}Z|`=$zg2cS_qjpB!3L2>yuZF&
z_MiLw=ho|Sn{~I}xzuVOQ~UMmxy65;O!mLE^?Kay3&rQnKT16MdAH(m@7pGBy#nqj
zF>hNnnib#f{di0|R+``LM}qa=FPCF)2icwqUhcQG?(eUgtJm+#dcAi0JlWDKf!p5i
z`~B?A`WiV7=l`F6`dymG$vu6+ITuT_gW`8ndJK<A&hF{&HM@1<PoJ<=)&1J<H-o%&
zpNd@s9asEXEQi%Ppy#Y*@w15KeskYEne1P-%m2njM|RmKC7(}euQzd8v+YI_x3pEs
zinY65t+G6>_q5&A?B>aXWp~SN=dSCWYhAt#boTfxlgvq*=Ur(otU9f`{l@3>_V4!`
zuYSLG`)x(14er_Nb}r*itbQ`lea_!Q*M1gG%W~edRg)){-~0ce72T&+#DU^|d;aQG
zsfiLt5?&nT*58w0oOY&Qa)UUByzss4_v>D(IjDK7NhFES{Nrc!QpG*0*z^26TiJuV
z|9m<vTi7x~zUsxoJ{_ki>1Su9?tZhWTlx3|rft=gd`{<Dc)|C!z6Bk*a(~amHt9Pq
zPq#1U<h2ByC^9pB9{Ajlb-UkLS${gAeAlJ^yzTdh)6;Zi9ou+nJ{)8>OFbo$eRb8;
zURmpFWw$cbZx<eyeJlU}NBiCS|9{u<%u76Udb-ADfr$FQUt@1Ht1mlm`+W{~q$ls*
z2lsoW&C3?5`Ruxq|K-KScRPQ5eVv}G?;`o$&hYY{^X4n`yIDM{CTKjK7?VD?G=_us
zNn0z!j><)ISD!EXYs>TZ^w(aMf3`X?O$)^X`+Q579{qk_|NpjN%rVnX58LIf7QH_1
zzdmkn&W{fdK_^fw_m<Avu~0f#$Khh-ISB!$tzWN2?>_qF_xt_t=Q;XWJ{2*a7J0zv
z+y>>H$MPbQC%@mEaLjMxhxRp_4bmF_pR;~%5j}0~yf?cH`wDnKhiv3s<b3%o_6?WI
z%)%3Sg1OB8_ayD>_8eBqa4y=a$y19p-mXZb@?W^Kvv{uhi!SYT8@%=RUYVGp#;qo@
zXGe{+|7Y|2HILO!=Nxijd6`o5abAqty4(5t?|!Ionldxs!xn{#RE5_Q{M10Vi0$s=
zTQ9chdR(>Td(k*K`<s2z=I6HEOq2dz-cfqIPd4|&1jRm$;P^vw3d?0SG+R_{;xKGq
z@_R-+$1gAKwNLiko$#}!(`cU7E6FwPpoNMlv%IE&R?b{!Q;QK(s+phf_{P#=#@fB}
zG#>AbOYSv|soq`o_SK$JowOzw$s~rnKlkL_j@&+{xN&-1)ygLu1={{ijp>vS6A;sz
z`RLYRnb`;0_idi+^v2pr=gT?k_is9ktd9Ih)G_jltXb$?_eWs=`5noMJsVE67Cb)q
z)kQL>>Q?6Ro%`okJnC%wXZ)_X_wI&c&p-z$*&MH#-D+i&c}c~6M&yD`-mS5xL(Wf+
zue*6vesjWs#e5H!?=e1ab6M9<@zk3(!)uWjlASk1*Z%slad!T`N<ryKt9=t!6i56L
zcZ&^i`>Ld{C}wYMbf_-(VTEPNrzY$L-K|;KtFS%iy8gZ&kMd577#$a@`~L3k+UV_h
zd6T{*O3gfw8VxEx%TumQzWZRa&jB9`ADe@oXY9|r96#d2!8Tcca`be)STV&@K5;D(
z6-vGyO!pFR9e?u9)1rR)z8urXuE|M@{VF!^y;JpiZC}Rcx_vH^{kkcVLS8dDRHky8
zP1P`-*rfPmv3tMVyW0tzjqaPaUT=>x(5!waUGYXkTz|9uneDIF?Y44~i8-;M^v%iY
zmCcGgf3>&r71r46#9R`5y5aaT^@#^va|D8q@vD5enLa=EN49<41?^+9anG*D*WaBO
z|4*J%=;?z;69bkQpR-7wXgD$N&AsaPdl&ZliY?JOVmV{aK{n|fzdrhU7<XrO=($)1
z+g8qVJ$#to{!Q7e4=aR?{VF8pmE5~ua@luo@Imh6{=52ROnZ0})pe%t<#e8Z_|krZ
zSBs2Ri8Bg5ef9SCs;o!}Hp8hJn^jMJQ*se`FYu5huH#_y7o)@nzQ=^Ub~vxQz@5}_
zbDOHD>}0o9OXQv@A1nWS*1Y`4tQ+<=b{tD46>z@Va74&k$7xFQO%;WYJ|6Qlme0HO
zUD&o%$)rg)Snbk+4NJSeTgNZ*iS*erfmQ#dN8@^RxjdU!Eu9k*SsGKEzir-XE*seP
z<iX9ur~T&I27XI4UTJtzr)ov?N};xYQ={4~_Q{Lst#q;M+W7J?m%_51-yxpmGxR;C
zD7G94+RS{!BI!F*Ess#Dhlz{O!~8cPsi#;TAJ_YMAhFk1?Boq&vDYiVv48T3GVdr_
zR`n?GUfJ#3yN{;bl|HBcz_k5C^`bo|)n@P5Af&&g`R;0kz_i4Pt9=t+U`>E*oknrW
zNu`SWj~ryPJvzbQQ9|WB9?6On4*!NXhKdgko>i$Zv|Pb<Q0)mr;|kjk2blAePP$F`
z$oBB=H^ZZQPB$(z=r9r%zkh5oH|NKu?UGG?K1usrB+qcn|M713d$FpvnL0O*`Khw{
z+&NPF`>=zZNo(h{nl(3Xy>`~`=v130nRr|Jyx|jTi7Lk$&D(cm;+kZX1&R-uHML82
z%Zenvh~Id>?{jtHLm`z@fxW(mEI8B?bgKI`jtJaMaXh8xzpPblUWnKf$9xmRQvxS~
zI*q#TY&iC;{{Qdz=broi{dz4f=XB(DxBE<2mF~+qE|Rm4Tcq7Fcvh3)dSP*oUDbN)
zT=g^Et?VC9If8TOi&AVkl&#Y!y4h!1i=~6hUWZKzJC58bGUS-7SlBCb>~OVZ;-Qu`
zJBk?DKAt`D_2JUC6lbN60>X!<_i8+DJtpijN9F!;>$6Mx+S{2;TCA5mQ$KfoF;Czz
z<s&O=Z6b7p6#iA5P~-$HJhxGlX-RO<Q&@3D`);D0JTsT%1L+6sFBKlMN2F%!7f#Vh
z>Zos-;IQfAw2SI<w(tw3dKfCo9%&acI=qOb$wz~?dtQ(#B11O0SgzX0S@))`K(C>B
zT}9nRL9rscY*)2KJSUIvEqH&WUshBs_l?O!-sTCtIV>iz8J-1i+Dy$(RvhjVEKO>>
zw<gk9T<oaRT&qvNbH1wR@J#x9OgeuDt2%em8@{*C{zvXe?v5}>P>(EWX73Jv6EZ>L
zc~-E*FPUloS_8$W2JYqP&<M}J9~OH0kU@vzqBCK(AIo2|=yT2s*fXWVSFl6z$o1u>
zr`hx#isW4WRc<MJ?ub)Np4uWG83kd96n>%30*3aJ9FsU0TN=cjr*!(Z7(9CWRK@0A
zo_-GR<eSWilbZhsG0*YVFn+P}sPUO;Wvkq03W#yA3U3t`ldYIP<I3i(;{C>kS9+yP
ziwY-kaPz6<@d-Finfb@PPv+&nXa2u`zjrt@^MvN|5Kia+UTd9Y?(=g`SD4sSlw+i(
zxEC~H)jauQ&-RklYqu3yd%Wz}Bya!kfX4g66aDqZdLJL$D?Bb+ue{*RwG9hSi&h;}
zGCH%dGh9;W+)nNmR-NRw`#+uA4_@d_u#N07%IolV+t66CuyTIkF(+xJ-nS_e8!GaP
zSMi>_y3F8<rOsdO#d=zcs{{oC*WKH<cGa}dLkgfPJoNkx=Bd=bHN8D!bNcyn9d9?C
z)_Ywf=gf3-pGt3t-OlOFtdAnq-bv&OI7wNbYB6Y2tT=Y^;2YcfD^rE+eQq0bw#+{{
z>2TndiT4iOQ-ZApxbZF~cZu(Ws67>1mR|T)_vxhiJLxa3W()m%zS&HFIqPnc!J3wT
zqQU2j_6KXmcuCGqXwegLa-H|tspW!P(&WyEOW(GzehkjAoVjmicFwcx`iKQad@H0~
z?zQVZy&c9UoLtYb`a{J=ix2JPn)99O=NO(yonEw6^S;&6>UBZC!oB8x&HE%E5a<^-
z|7uF_<0OHdKMu_=^S>@wkzrl(V!{i%L%}jOE2iI)2yz#U3i1{b|JyD7tnkoMv14hv
zTQ&;F_D}vN8kBE4TZhGE%H*r@rqR)oM`peK6=4$dYx+Lv7H^#^o71!v|E|8dPCxsw
z>y*=6+wH=1n2b6=11N_aK;3wmHo28O1%elL@QC|Qop$h?E{9sGsF#z%GL91p$F?MA
zEs45hFZfg{@T-ey@MELEyHjtRI<<JtjdiQncAZwZ7FK_J?N*S29WR%>`h5ND;!j^a
zg%`OwxL9Vjgw|<roKR?ETFj*>#Q1W4N72Mpi?1uWI6O9TDhU1J#Nsk#DNm<^1Dm1X
z-H@$Qr+_-yYm3x(BuY)^e7A=sG}gt^ac=18(5a4Vp59wub9-sM(y6J}ovtc~GWL4E
zbg>i=2-IUg^~>!f#|edLJPWxr7{QiszFHiv?Bwv+NGT!ojS^_sTT!U7fhS36*UBty
z&A-Bd>!P0e6&yCv6TVZ)xoTHOQIpl`X{)uGBTny)|GCZkzsnTu^{uNKo%EM5PX%@K
zp`!_lf~Y;3z}y<=!LHTV&{3osaNV5SjbV|JAk$PA2lIx%vbDXZy|R|<;{^@(G_Md8
z2<($eoT|^#;^4>9#w(rHE?2c;Zuz~+vP+)oPix}%IT~{~Kv#!tyIXeqW~+Ey2D@Cv
zf&)UJF>sOIhK{0(7hbw5DzF@KdeCcrZ^O5@w|761GRa5)ogFD#_v2xr==!28p2j{|
z>!|5^v7kdT*KeG*dZ&{EM+->zjgD0|iV7@TZVBh+SYF$Z=nU#OS8uQT`|H}8NaN>;
zb`Khux%B+?ujn!Dt@>K@%edslg<GtSy5dYu3MMQrQ=FTFSV1H3Tuj<)w@j-2ez&|^
z<l>4z<><1Tsh~D6=yb*DL3{44Wdx673ak5VSw6376<gG5H7-WQ06x$-d*h~kpy4_{
z7Et>cbhc-8-bvNzTR?**v$EH{v^fj9a%gMDMWuAfss&|&J6<lE{pQnY{q5rMH5bDo
z5?gPvI)U920&-7la4X0?I!w#w6m`Xx-Aui<qcA!9(vr@(1&27VZO^}-)P1?yv;{O@
zkqf#4Mx}D|S+ms(r>$P;<iOzq3X&@vt3hL#pPWEfkZ()wx4i}$x&;kx=T7!DE4=+8
z_x854uWM~XW^;i0UV4X*mR^rdzq`A9y|2KPEJXztC1(d0OQVd?4FUp8tqKNtcPwrv
zw#&Y0WS1+rckuQ4{r5m;?pFVNI-Oh7?ff+XrsC)4N>z5IpP!e<?gX9*;gDt&e7Zp}
zw9?6eL!|XUkEHRNkH_V=JM&qlJp9crTQUJOdQ|pu>2$HsWpS(WSgO9fNL;;c*DBBu
z`PI7tTm3jV8oNLvJBBa5CMqhh6e$`MKl8a=a@qGSsME9e+b!+ukAGG3Di(ka7QM1E
z`0c}X`E?7!z+r$gu_C~v?B2KKFrW3A9aENMUS7t!cXj(};l|bL_uT@`vVpG6y~An>
z8PyEo=+JO)U2_UFYHh-D&f+o8?+=Ih-~Rjko`0>6=oBCDSm^7!ySJY%xVS0xbc&hN
zRxu_g1w)Pw4fSQKLjn~8Zgb@9|NCv*_j}d1KOUElzwL0P;PuVW7Z(;bM;nyBy|uM%
zV!&n4fVw!7(y6CTQTGLzoEE5nucH=Ue`cu)sL$b<`ts=$#Sf4B?X4!&oH0CpW1_p<
z%sp%?jyXASs0c9%K6NRZt)<J7CEU2sxqa7-E8%gKOU)QpJPa#;eeG=2_Pkv2*pfir
z#S4~kGb#q;fl_Dhj(wonD^HFuudbe!ef4-(l4q_$gSce>C)@9Lf~9%Gv|AelI(V6s
zPHlY273#tPS{*dQG<(|at^IdS?dsH(KQig>8P(}ANiq+V4<AkH)}8j|*oto;=kPHK
zK0Q)8Q%i@X<v_5%Z7QhWbaJx#Z7=P$Dh{he8WRt<N&cLqcrtt4&a|o9g3bytIVqgu
z=+HR6vpmFHQGvxs>B9c{`s)9Gzu%pDebOuE2Itu__dr*MmA<*L@t4#JF-}Is2^=gg
zQ-m-2u391>!1Pk!M&WT;&=rdt>i_?~&$OaTV1`-lEaj8wb4#ZQPSyiYtc7qf3O@Bx
zT>l=FKaH5)@B6*ZTk`m|KVs22fkl;C3UVA97?kqOTq40qb%hF((y6H~@%P1;oED_8
z<n8(B_Bj1e3#aPzrA%7=4BOvbT^W2lZ`aFZr^4M#K||!vK=pp5r~reL!cPvFq7#bS
z?i8KAxxle`()}4yc?T_@&q;oKtatOp#qQS)xUzN$2rv~oIk;H*?OnJFG%+W_v^o8J
zndajiJxTX#zw55z*&7ncvcn_oKm(&*kK0Tit=r<iK$`x8W&v&~u(UXYDi~y4(J24W
zJ*9B<noVAzTULfieLQ1)KH~biSXs||MW=PMm)^`;E+D|f>EPgE$vAh378j%91bHTz
ze^t-tmV?GFe(qhcT&wTEm6gG{yWeixyn5ZPQ&nGH1b+Or0#pifG%7GDow~%XsKBy{
ztI=<+)lJZJqWZjwq|mLarKCSUpI>h^Y0r7P-#fZpA(K@*6crZ9Y?lkH1x=)KGU_QR
z#{K;Hd_HJ`c-4|kUy8PHyxIT%-?c57!MlIGTD|!11TS%rMIxOI9Yqrlyfjr*V0qLH
zn&Zs59$&xLcaDYOzNu?I&H`QSd9V7tZS|Xt$FpQOP2)K@8ZAK6R?qJR-UV4D)o54y
z>xR*3o#gPi%G8UgFOFsiNEoGb@XA_U0bO@?-5rvXV?dQs_W2cYpn2Ao1MBzydzJUr
z8Z>e%|Nn<OD2qK3toZS;J@@_I?{N_ag#B$2L6ws7$+gkj_4Xy~)dWrFYA`b?ol0eh
zoDYh1BaVVX)+Iet3Rkb&m6fU$csTy=o6YBQ?v`HPn!SGSH9q@41=YXbZom6*ul4&q
zmv@!E4m*5e#Y<2oVPzD2y5!50SD=Z#K#qdjw`b??%d9X{ed_w)-R}3>l>00W=?1C!
z&U)hUDY0EP?YK;_Po?&v^_-w-$1WEKmz^FDzRVI3U^?lT@O*ChHoe$gQ%qTJ&ao_h
z^LqXMZTb8EUIR^f&$g@Gb#{i~;kq9W*?)gLF8>yEAt30S?X<JAQuqJ))Ges>>305p
z$@gdHT3`S7<1xQ-?X5kPpK}g2vGTn+Di(d_)s>aWrLV7TRh<@b2sA0?t-E!~)%EfB
zK~-_Dl<B6W)8lR({j0b8&8Bxz@6~)~-S~7`|NSQKH9H=4y}M?um-2A$3eb^)Tch)K
z9=)2{%xhNQQu*LOV_<#QQ*Mw~oIrJoiALxIP=;`Q(9CaFp!xV%pKSKqTU)u;&XTYF
zGV$Z*kH_V2gKqwAk*fLk^ZB=<;_;xlz0|X_OpBL@6mfaBu5pS|TtDFk=$^c!)BcCs
zcx7+49&l<<Jk+hfuj1CObMx)*3ubbd9+8@K*7V+lyt=e=b6%dXSRzxz=h?o-`Ih4Q
z%gcO=<L+GzkH0(1JU=gc&BnI1JD<(k_U%^o?f}lZLjtE*gjtIGeT*#E-QJS<IPX#O
z4ame~A*j`OZtvn<oQ#SBQcT<LRjrOKK5P2zR`z<)7`2rAQ&TkGJ-=IiztsLocH5V2
z85a);dV8qZPjEh={>0)OQ)b&0=MSK3{T{d3c>HgduX}OARPMnv-RNEN9D4QwuWFwD
ze!ssw<<Ix~_3=+cZ5~yeQ2h4vL)P=?cw2RrmIeWj_J)p4Uz|8N8fQ5+1TffaZ)WE|
zcO&hPVqERl(AfrwP2H<oBOY%(s@$ty^0?Q0TiDttOQz1}+of3jO}iQS?t><F^^W}p
z9XWlZ3^X%y*8KjRZFh>i%NKet`;ymh^Qq(OtE;CgcL>fq?EDWj1bS5Saqe{R-1not
zhK`~;)gE7k!A&NchqmAE6zA^$`>putqmMQ3c0Rx3Tc^M0L(|?bm%PD~vI4zpx8J)p
z@!-|4Xx%MVDmxc|W{-81;wqntf*MD?(&p!GZO_k_wJO=rCu@D{+wJ^(Z@ryMvL9V^
zm(RT(TRvC$L`y}1>sQ5gnMqHct$yd^z;OjsLYdxpnYBq^MJh{2u-f`hE0@oE<#B&S
z;Nm&UcLXo@+xEE6+G>;fNqI&wNzhsB-T#k$zO%D9UA+Fxd(Oz651P1h+GWd5?02vQ
zXYLL`CZ$t`uXsXTIXD_$2s|*j{o&!^*jW~OyKiK#-<#8K`>mk;bcuD0#SY<Zhgy|D
zSA_1KRW&<zTjBKHH=EDfy)#%0p75OjYC}%Gmb_}cfB+M#;)f@b{iS}^{JdHJ|8MLG
zR+UI0Tc#tL_sj3sf+kAJKXTjeezVE@i~Kcl@KmoNs2mlVpykHF(O98qQ1T*R_ro^n
zn5DnIynI}D!dyqwp6N-u+I%B>j_qFx1v|ku3Y4?BOnH3IdDVP@6-g{7mN=Y?Kl1#O
z@AVj)NfphXCxTiw>-K!|x}CAO_sx#SeVgZ&-O`+Y{fo~`0no0q(^j9(S-;=GBT@VN
zo9?UAFZkFEI$PC_%Km?rB)n;|!jV~%SLK6RmHQ!a-{t7wvQy&9mp<^qlMgQz_gf_$
z=0DQrTr%&-4{mD(^9iztloc#x1RhV2RTPmCIjsU}>dvkI_p`5He%-H^ddaOS`#2_8
zCLd^Ee0L!J|G&Sv_iMkOjf~7Q-t%hJ>NneN=M_)i>d^MnvHgdBz59BB^~n=5OI|)`
z=D+56b`HmDP{|Plni2KmU{n;aWSStoXU`om_RNp=FYR~|+nxyA=Q{atn^oQ<<#zq{
z4<{Z<i|CzGXlDJ{r@!w<((7w$qo2IJ$bQH<;Yf#I8EAy~&zYF~xi1%q1^wccGCA?`
zoaOU5kM|t?$?-%o>FoKa?6s*eHp=|Pb|+p+Dk`uzIJiVsfok9s4u^{B@9*B)9Di~_
z_ltn6i=_Uh{daR)MZ*fj8yzYpET3O@tIz6{2Iv|J&<%YPw>q=B_dD#b`wMO}@0`B7
z<mILh%@rLN70b9Ha-MomxO`Qj>FlE3GwNQ<61DSRaXT%L0!;w6#f3<>IPeG_VCFD9
z$nBw%Wq7FU=iKspncn()w^YyllKgtj=DyEz_FpbIzYF5t6j}2A-rgCHzWSXJSm1xM
z$1vrDfP0_f$tMYJ?T2=)X*nvLI&oWH5oFa)4ydzf4_cNW%jj`#^Le}1ht&T(T$N;R
zlz-2r{6qJA&ERD_q92~<w5k170$T5OdsBZ@-AwEIYPDw76VK}$+j_?P>c-w#SGTLa
z{<MDolb`%)H<^sHH%Bo?uXB|BzWXQlnYce6*5BWrd+&hM)zzCn+?QUnXUf_=XN0)#
z&;N3B{kPM1Dz|-H^>wZ1;a%T;J>P%peDSlJUf%kN((5)|IrMy)-~8<OKR<S_y_n(|
zo!wgX?bDU`H{UC{*Mx5VwasbqpZlL#{~7%Dmo_imw)f}L_1AXP$=)vc%66^pu3Mn<
z@9m!=S>En?y-tsZ`Fy^iwct)IUkkRUMH579r-F+xBSnQpI(G$_oD@P>6i&{s`P8X=
zGVn-K(NUAz&+f1tzk2eifX9n%%>QS93-;FCxTE*Y?sacB{JUh9|Bq>P^_AD}b{_AG
zyk2&H$Hw3PBa5HiHahNK_TT<n%h#OKTcvJYI{x=-KF7<~>3KUgyh&TWFE#%BpTlyN
zRkF7?pWU?Wn`HiN_50_y?&{W0yC1i0qw@I^irZ_mw)f9ZbkDzkW!>AGccxjqD*avj
zk7@V!`0ShiqD@Zzwmr40{!)M0hurzM=GZ^ezvTAn+n0~JYhGTeuiYGDRQSlHyw&1f
z{JIl;UVjoD%IqMGvJy}X>w{vLmodrX=f{=1oU|<h1h(&;*lxaN?T?yQ5-O+IbNBA4
zW?ldOMR~p1p0g94&J52>Dizz_)M=E;Yn_vOJOA_3n4L2_jOt%+e#=!>yxx>c>D119
z)$f`kw;g^ezr)BpdU2!dhE(C--=5p&KDc~;$NjC5YxnKFxIfj-p!F9|`}-5ke?Ohp
zZ;#5`U|@6lh|T5|!Dot63|1#7PRL+!nIe3*cGVt%4t}NykA2PWUdc^$ceQ%A>$TqW
zy$vyYo=#B+j5GLBzfi6s>HF@F$>CGW&)qz6Eq-NOpiAY?w$it&8>OT7?&?leJyrAk
z?dIrR1^qR)r{tFVykA>)OXT;b<M(rSi}k)~oqRo><F)SNecP4a{krq__hIg+o3l>q
zNBW((yZuDt*`^os|Nlu(x&MvbPu+i>%t=0v6w&a5pmriFqu|p`2iEj+G`@0ga1NKX
zE-PXGv1pR*w;PA~EFLuM(U<33EjP2{Q)IvI=Fjtg+^S7`w>7u>lScm5Fz4#8lW&%V
zZ4Z5O=kDxOl~eyL|NTCdDgDHE%I3Z0AMdT!<>9RSv_tG#>EhHwO*&JGcKn-l^y1@w
zdpWPlnOu(Pp57;ve89aC4kd*}I<=q%X9|mggx!-xPY!Joxv(WOxO_$aQPJ?8Psa7y
z)*e%&uSVbbTYFBPJI2SL=-Il}H-1)|X=}Ot+-hvL<*Z)K`J)Q;b%ojA|G!L{^8VH4
zX><Rb2><qzfB)_uPutc1PYLfS+V-6<Z~LCy(u=>>@yf^FI3>%aGOz0X!eH@(4<@}^
zeM@b%xrX+$nm51S@8ACQdi?#gGcyE#Ztq;49=>GCm*R=xLEsg4Z$L}?WQ%G8I6~x^
zDkkrAU4O%*;HQ#PT<V@{Pp9Ry|6I}CZ+Na`M*kYo-v0lukL|c}xaP8cezLgj&)!(W
zXVJH}zb!J$d!?V*Y1ID3;>7i*tN3$|E`5E=Pg*beyU!2B=ZX7r-pk%xxH7lq-tKjA
z@8@lvczV^xyKC%omrlMP!}3V*_`2-fTmQXINZPqHrq-{6T{3FXwTDHImxGs7N--&&
zTKaJL_Ev|p$_J*IiZ@Jnsg#v3BlooYe(m)i`If4&FIZRJ{I)M|)!uJ6*I%o;`s>@Z
z$a>j|&o|ZASufZrd-LP^s(t^@%H00&ru@!-VeLJ~K7AES+uNW~EV1FGXTIK~QYF*Z
zt>@D&KHT*GR=51WO&fmh+!U8m{k}_X_3fbJf2J;dyv_NViOrb_e>vy>%QCK?oxYpr
z--W+xgIs2cG=S!jKkK;b%DhniZocspxZBd;?%)!+3sm8Fa!k>F)8zGT-|u(t60X<%
zej6S%m%G+7xaZRX!~3^7`D<Qwyvx6y^Q!A^&4KDZoASJ!J>F~ECO9s-?;OAL|NQd5
zY2RMI|17R}>WS^Xe?MQAU9qi~o#$*M`1Jd}dC9uxe|DEB{}g)a^FFuo;%~E$mv8Eo
ze_HImK3Vp9^sTG!cO=H&IQ#gY(u%1{r=E5Nev8<2;c-Fy74CgbU;WR6MinesT&8HZ
z@7<@vvWkgu+Zsi&K)FYs9ggb0J}SHZ%!cOtzgLcm|1XS<4nMnDetz2X-XE_U<Q0WZ
zUs<0lUu%B-@9p$y3QOmlU)<v^xyWb7=cwiWg@z|?b{N%Lf9X5lvqq#<;Hl61y~c0N
zvrFH_KNR10&i>52?FRpLO>)^O6RF?SJYfTON#sNE(8O6+I1~lAK<g9_tZ-^^c&p@~
zW#Lg2qWLgr;#wEEryu3dZ_CyD`T9b%fvwE;54r#UTXxL1&a{2r8@u7an;pORZOESY
zH*ex9=SlA0aua3Pc!Zw5U!Re@q}}=0p6{FA);x`W$ain?okjm|_hqmb>z<$Sclp|y
zPtkp6mQ_vpTl{n1@$EZ!3;MI|i#A@2yS4W2g>Sb~BA;{CFM7XgTlVTt$26uZ_ZO|o
zd+4ji(%iff9Kj5r5}F^>k>zYG5>Bl*zW?Ln<J@lDZ5k`z1@7}%^WOUMvm0~lpYMLX
zg7bXG?wYTc<==@p7{&Z}BR6$L@y@(w-tJQ(zc|hS*XWFbsV_l`r&W~$@)r5D=I{So
z23oq5`{cyLZ8y{Y?`Bx?<k*UaF69rmve(~SxBFcdGdtgwW`4UJYrZxrbZbl(Evoh5
zI3mYbIVJhN>#79;9p+3^6;3G}y7p(HyIdydcCFI)_iXPetSqZk{BXgU|7Ih*T!wQS
z&&GRutDk@Mo5A0y(cZc2ln~QZ&?s@~m&H+vELv?2OFN8s>wdjl{&vOUzD;trRX0?p
z#{?Pje0g|D@Wu7@^Fb4lWp_)jM^4v^_0r$aA>=Zpo56QIN28XzgUilS))8lgnF5sq
zJQw-g-UqtdyY1k#zemO6bMEdc?cQ}#%ie{>tw$np`P{NuTl4PTl3f&?xpb<N&fX1+
z{y5ql)evu+Jx`43YEMH)k?Hq!x71ipH8{isWffXK;J5#i0P5|{t^4(I+t+K+(-(gI
z<+71u&!<z`pjBX?6>Dqi|Nmo4Y||*7TC#M>oRxgqSKVqs>rfAY#`1aAN7(GWk<@*3
zk=!bmw@MotWHSEi=kNL023kh>E^VI|XDO)T&=bwHe&4Sw_Z?=pGL)^~?ReZ1vuDx|
z1%tFR64Evm8}@!aXRQ}scz<7Q?9*G@a<ljU`?cC}fwt?kory&k7C8D%7r1%r#|z)J
z*HkjHvqhV|wnw|{ykr}2<h$WLDH~UY<>5|_3UmJzdNSX>HalmNr^bDaEdm_kDl@Gr
zB&|wT+$}iF`)+>iuP=r6UteF>-;!Y~&&0I<@3+}^i%#plW4HYC;qcoI<-Uj|DRt$b
zYlgbTbl+SJkJq)1Oxw8i<+9ngK)sv~w>NE7EZNtkA;tJI{^Et!UyC}5RuoKIZooV5
z(}OkZm$)m;{r7YB8LiSl=6MG|7lYlf@}CO2+T-26-+A9R|Nr-U_v`h0j|bGs=rZZV
z>}adHu^~}!HY>Q_bE|*SwBCRotI}5ypP!vQ?KkaWZ2iNI^$T)xxBOaoX|uAz-|qId
z4vpiB<+)b1viUm}ynHx8&|`UhMRBL#I+q`;^Bnj@{(ZUZ9~u4YZu$M2A08eCjr(pZ
ze0=QYyy|x^`Tl*}e8%W>OHWX)*!R!p?Qes|bwGZy{dObym~L0gQ&7)s+oLY+G*;H2
zyQ{<XXPahEtIpf|_1fnD|Gw`}Wi~Q>)5L%J+BDv}S`A*NOZzKUw00EP{93pmD&vC)
z%XB$D$wr@F?bD|T^b}Q3RZPmgwWUzp^@(<T&BxY<nRTyLF3-8LBJkZ`zqwX7`>fwZ
zY+JqK^V;k?^AB_XK4X0T#*K~1Z_k?F-*RrQb@cUhv2&k;mTjNk{cFl$SLM&o&zEzH
z|5_Te(B|KyiC1#OH*KvfpD)+L!1ywrWr0}Wl8z$51);x0dFOe3cgU@`pZxFP#nu}I
zf*f-9ia73n`groF9K-Lw-|yd@_WSdB`+QJ;ywLR<=(?`Ax3(6~G~RYAOFKGu>(x^i
z=iI1&4BG#qC@8bzF;}6@=eM`FZ|9S>ia6dU8@peB=aWgUTbchV+WkDltzYu;-;3Kt
zEhm25c#=N9_FI0Hc64+|_^YK81Sb4zWl8Bg+MzL>BSAIp`h%4$uYN6aSD5|J(V~{E
zC#f@gpNDe+$M+pyuSGknhP3cIu&MjZNSLhVTl910^D{Fai!oNrGrw1n3|jQHHRtA~
zS65e0&o34Jdgsp0;<tCp?}K*E+`d=!TKBmo+xw-{qE5w1?)&*{_U&oWc`wBT16$T^
z&@Ozp^ZBhOCnw+4bDeUC(axi8*Ia>{w=^b(-`puM;onoI6*l$afqMMs7S_2otA|*G
zMl^Cfxn#d><HvK47Iu4muydNExUNEOu~^YxznMly|2ioAto;A?d+yJt)63&7lwOa$
zel4y#_q(%PdYx8fp_^SrLE!1<^XuPjY88mKD}5F6`^Dn^H;4J{w@4bN-C&c>c_7C8
zr$Ca!e#`2ZLkE30tWqqsEFZQA$NZeBCvkG=>%gntPq`QcCj2|<%<nSg@kM^tt4__!
z6?S|nIKlB`aedCr^K&dO%g*7xy_v`J-QC^WP4n*T&{46Jt`YFAv-|fW+1*0%$^`$U
z1^a)!($2oNX6D*Wr?mP^if63Nyu7S0#ys=V5zxxZ>upP?$KCpCl5^t%=rXiD+bUK~
zk4WMKEzZAOH_zgp{l6cFKm2+0R_*_XH#axmb+o8EFwZ1C<^a>nxpuX?3TFrw{rP%5
z{`Qv4%Q;s=!%Gd1q|9hwc)YXqh4ZhUoy`u@4o-<}Hn2S%*B+tZFv<93hTSeX_BkQ#
zuUs5{iTBru2KKqzi-d6V&TD#b>9C^mg!TU(M(%sHYPAz@Z^IRbNjJ6h+tqi9yinLM
zA?Spris&Y;%+@_lNs8Gml@2-eKc9-bmz^{}Q!S9t@d32n^z*Z`(KF0t-+0as+nyKe
zzC`hgK=vnR=S|Y4Sx-F79|}ycM;Y4NGo7VT$Ntxg#S32wDyqB?*!g1f#FWY}lNQKc
zjXhqIn_Id#;ODhYjqrW^T<aRy{0~le*(xBY;qw1aZ{-o);>VGiPG_{9%&s}vnzBRV
z>FlX>;^zyk7R@<%Ip*arx39JJ8JCYQ5#Q}y`1|el-G}G1%hznUyfEge$fDPQTVtPI
z(*u<jU-qJx7EWLJ&#&w^S5<lZ<8lA_YU#NJY<oIowkX*&{GX<s8gXL7${j+24*d!{
zUo>A|TvO6`REkA%)7w&w`)hPsUsZMby0KTvGB5~udb&7<TzT!3Ajq<${$l`#;M0mP
z&W>9zJkaFOvz0MoI{Hd}iTI+^M}=Bge(X7YWZo}{NcrcdjsJYe*JEqUn64ZeaUx*l
z4i142;ZvP!I*+z}S>#;NZd=$U^ZWT8KF3X;RZr}@b@Wvg%h|ArrX3Am^yTL2Et2W4
z(^w%UWy5-KX}hzV0?*%OmTDvBi62>R3a4@KFKPSVR@tGQq7f3)D(KL@NA6+av;Tr6
zZSo~60*YjEf+TjuC3bxI$pR|V-Jf?t%5>K&&F#%DF|wymmh*9hI$8X2`Nr^R>oMOQ
zC5_%%Cj<nRPH5_3j`(xLbJ4Z^7F$D0SLU*uTKHP#or*Kp%kNsMDR~bIlvnaSR(rqq
z`#kHOS+BXi6kVM?rB!?Vo}$Q0_S2mIpK6Vsv|oAAoCEi|t3FJSFFVX@UNT*;U?qd*
z6wv)xMUR#4M3vo4o$l%-lE3Svn)RCvhsEZ7>kl^n`#S!=(FvpL^6r``dJi7l@>HLj
za=4wpJW}A>{rdkJ_A|q82ELAun|i_7X#o$%6zA)~xp!w6Cg(gj(D?3~v)IWNxxxuk
zbJPM)HnPjTFj{Bx<$`ly?V=Y&o{2ZM=f{^vC(E?_`t#iW|Hj4rc2=KWO>zFOl<y*1
z<KSZ1I9KB914Y}b*6;T`K4EnI;-vhkTY@K~`rq>~JX*Rxu(M;+&eLKCB;T_NOJ*LC
ztA4X_g~IvWcUFAWf8X`OQBlB<>FI^iOKg+Mcjw;T_D;-2@1kPNlO2!yieIw!TRxL;
zp8`5U^+c5RqB-_klurFj4%PMV(oo-^zS!)ZMDCuQPYyg4VqUlAshiQdx2_g0&T>KP
zwm-eL4m`)Z_j{c9x{K>#t-r_ZGp~5K)b8z;%QA-VZ*5(zT|Paw%+P<z&WwZ;6BP3f
zJund0Ja$5{JEr>W)^p5GwxAWfhcA2o(n#sI{kGxnx7+7GocrKhtGD9;lR0By<3UGu
z*_7q;>vmbk96K8mowKnOG=HPZC6K3?oY)Xv3#yM7_gS3+?Wg*_y~g%b&G$W@&u#ww
zZuj}8Yipm)Opo!>QnP*Kc`xSH8RMFER<7xO4e}N8g+~Ox_1FJ7e3z;G<<jZ9@<0Fi
z`~CiVo440vihEykCmCCpzsnJit5|q?ru0^qwe^A5<DYUj)(C2}ue1O8Wb(Oby%L6p
zdjJ0W`+K)@SB>;T1?{rF!gKGvHg2y;|M1}8x;3@mZXTcb0kpzf_sCDR>zk9;pV-J7
zc$`h~53jy?=@GxuS65E@+5Jq}zIw*#d3OJPJT7}ax7@0_=A`O$i|D@EW78gYIJ)&p
zrHaRvOx#=wx<&JF11ob-hr49;&e!X9?|S`wX8*B1+1Eu=<`*85%wwNW_K|1X-Sf(S
z{!NR{E3{sArgX`slz*R@(o%dK4|LuQshsjz*754cIUPkzzYVh<%ku1PsBrx7>&wf{
z7d9l6u<=MFfG#96u8R5B@Np^VysE9Y^=e)&onEBGEqTPixo3Cz`@Hh|wcB?yG-#Ln
z)IZj>!=%U5jlZelFt7QJ`^jfGoh`oINX~t|c6(Wy#3tW0veOM7{5;0oeerhI>a{YR
zU)bhv`Y=ryv`S(36~@KAj7wu|Y(V3a+3b^9kIjD1CvA2{@^?+A(e|x@e3NCqCcG9n
zbh>_~!H!3j$7Rb)5@lK<?$mrfyUq`^jqGm4<KA<V&%C$1aLn2#AbnotvafG$UY?l!
z@0beL$@EEz^JIAbuuRy@+*PBH^;dgSRFyABOP_;fiS3T+V|udFFD2;j5%|X@`Sg+0
zzqmDfkG3UxpZv#o@Tg})LVlslo#OMh=RRIs9j-6_%Czv2OZx8(Q(GkOlwObROGui&
z;s1@;oNe><jcx|tw{vnY5HXl<^YMr<sFQMYqPyJ76FPl-If`Zy*5{4S=pXSBcbZZu
zR()#w3hi?OA0ACmf7_;ET>tRL0mjF<U-EXpefCUPM$AHC!{U3KM>e-eZ_B@bZ|~tf
zOqF3TTwfg4-NxFbaeQ00QMgXl<GE6cW!7-Eh&Xp89^75<s8ikQy?%S3fnN)Ef{o#l
zogC8l9#2$u-zAaZA-8?%!=Fbv3Ks}C*?`t!q|MHa5&ck;@WmiZqV`_1g3|i^|8{+5
z>yfv=Ct1*8^!}$s()?;s<*tQ?e|*-vm(x=AfoEO{hlb0P&Xe*A2bm8olon(7DU^Du
zRm1q@!`20LK3>u}8yY`XROB1G%`{RxRhRVWZbDCy!55}E5eEXEpVr@h=W6|>C7yi-
z{c^Uqe60e#uKW^Dy&JksK!c^R=tb2s1LGV8m-k)T>k7DYY<4WY5q)UKhii5}9yIeY
zmF+3JSDBtZc|&DI-NybKvU6B(*u9rgaFeJ$r6hasGw;Wg^wa0XXTDjPAFme8$9PoD
zxLo0gSMYVvR+6{-M7^eHGN*GCcjYT@la=m!Aj0Ur=hcn49OG^l4--G(9Bn?%IT|`#
zW_L?2w|?fB_g*h{SBHkUQOBwWk%CWI%95@evz851V`jY<-ShHcyZk#2slwAOwgpkr
zlX?VO9g=Hy2ANOau(j>@0qJ)SKHuA66#3(=C6DYeo_^-0a@O<APsEtrmht5G7=H6H
zn#Um==g6aQY{n;rQ;vsw)n)vd!?`w>vMcgc@!Xhpc*UphP8~*UGs{29ndjZPQCT=6
z;l`;q*VfMd9Aa=VK&`aq?bhpJhbDAtJpP(sctBC!!@Q|+xqpPq1IEsvMc4Lgyk57d
z)j<(dvs@NT%@Hn})@m&0cg$qFp;&hQ-$%1HacuVx6?+7ly(~M$o%?-W@Eh*9G#Q~A
z(ctCTKHsiv?>E{}C#%@QXYF%Bj!$&|<`?^YPssWS=F~29nYk^d=Ht<I8Xg8M)8{(c
zt3PzDd(g-pV`EV)&fVHBUw5N&!^cIRtM5Jk=H~QF;o6OymH?M$wv|)3C0$R}hq+ib
z)=F&s=%;#0B0cGnfxwZE%c^t?^(1V<-byH*h__oPUct+;Gl5$#^pdZf<DxgVQWYLQ
z=6!cy=`@PVJz+bkPb2xuM==E-1%d324fkJtF+901&nHCSl~ae&$994IL;41LeB5-j
z49--{Qv7v9d%3o;aNxJN-n-@Z@A@h^HrfcUmstubudl_XayL2&Xtb|ee#=TetnImw
z_4a?iUh4-vO?tDI-|&Fn^3!uBgU?k;KD;6IhK>y1n{A24%`TRcZGF>EZ~QHglGMDh
zeagv4_8KjA4zIXXPaWiuwDXzJ+SdQ`+x-L1{x1|hvp)~8_}}=ME$B@3gi0B~d#le?
z$EcrA^%Tf#jT14NH0kdeP-&~5^;lNrR14plt=FRT?7BlO+RrvI6+V;npJ%95F^!W|
z;flg+2Z4`Fk5{@Xto*}wsEb|2)OL>gDIb+56>U$d@=cD&T#{i6REy)kbpD#m6A8s-
zecpx!cUlEf`6d|%3W#mIm9^UP(3wTen`TDbNIT*k#}SwoEy#Rsp<Mlqw)YPL+wKT2
z5<&|T_Rb~t+Z}ZDBlUt##%}yJZLZ}To`*awMGE@+|7_a4vE_nb)`VGd=Y&&pjFy<b
z=sm{CI8$e;#$&@{iU%x3-|P~%*%l*lm@ie+WoCg{j`lgZeDR<4Hje~S_k3$fPq_Wj
zqM1=qS|E|b{Bx{;ahZyxu~L7L;$n@T=RvIr{>5hZ92fmLYkq%+Zk<QOE8a|rfNe_+
z3XbqNvl%XvS@h%I@At8je&ihbCe_Z;+20%^JdNQex7@SC0@a*VQxqRg@z0Trv@&QD
z@K2g&xJ%-GlI^JpNr#j;Za>(-sVFCqvPVefkamkkaCwK}yyQI>D|Y-<X?DM{y!y23
z6n@(;0neAJvq>K6{oeY4_f*ccH8Z=*(-fPJ&w6`ELpAGf_ojDR(HtU8pvuBy%E_60
z6OTRw?+{p{#a(7IXTtNOx4P-xI|L^;U$>ClkSQbdB~sf+FjegSn;VYHR?45_cw<_4
z^oBwX-@=@u6;l*Xoe@vDa$xtFMmr-P19gW7-m0gr^!m8nh~g`G%(<MmVl!v);|V6k
zeC>Y^%$Sj3#Cb97-~6&ip2yz_S+#Hf`EvPuu|T~PfzX4Sl}>TKIkKX6yZR{^i^Ch7
z-dy6`xJl-R!dU?~p@;V+K9>|0tV|Wy?8c*?!k_q?o4M89Jp2W#T>QMl5y}!#JTiv0
z68R@mCTLXqGki?<aah?V%g?A;{~=4+ZgtCgW476xT>Q*S#F%+B&$~yYJlOj|xbu4*
z`{T~bQ#o%Q-^}9HlC>e$b9aQqgV1O9w}>Ci_Wk`c_KMKff3C6hQ}tOsxh{~|CAX!t
zrB*O%qF;g3gP%Ir?ro}Oe_8wSsCewhC8v%Qdxb6VStx$b?I-iOd&fTK%W%HQxm$Q#
zHu7!ewhP=HMrPCB*xs<vf1~xw$F*Wgr=i+4i|I?Mrxlz2GuSdeea7_}%qJ$b<f_|A
zCi*G%Nkw<ns*5mBdi&h`P@;tkUt-@c9geS>?f;%03aK|24)j|fcBJrwgM;A{nNthu
zVm|u(a8XOFK7HSWb)%|?;{7|P_xa?lYQ7?T`1nDA4s$u?`P@6NtXuj|B5051+1cj*
zqYGQNY`n7TgIzb1L7Ri}k<)?ppA3x?pB6V5^;8`R{C_B8`Y8dXl^jPxuX}IYuJdW*
zbnP`8oE&BQdXMdUbb&$q4WE7Mw8<|Qr`%CUn-Q?D<mUrU{l^BeYLR6(Q)9C(lr(Lh
zv$JV`vUaV<-1=$Rn{LiLoZZtP=qGP;{zl|{SLM?1tqKg?6&CA$g}Vd`{q5=~V%n|G
z+1&m*{9{|1P}s|#6>}fovE6#%Sji7{$N!Jkn6HX167c9+cfCnhY5Sh@+a~%oe{d>)
zaY51Y)Kquh$&2bMO;j)TcW9_@_-#@lbR#n~B=u#yXz8+9lSCO`?h;utiNoW+R_DL}
z`*hK|a1Ou3jTUI>ZR7B`o_yQXG|=#6yv?pi7fZRn0Rg%u6<kf;{OvsrU-VNPLSu3S
zC#*ZZEjw#b(xv?sC7aQ@wTv(0Pc*FBaYIQVwm<j!6_=w+>Oa0nL+_Mc+CPCYv~Z)V
z!!Eho>sEGldH#QN@vPFRk1yJrvKAf;7Ko{`NMTu0ugJXWQBrq9iS4%7U}4e8|Bf!6
z?TR)&;_=^!E#&A?F~*lwIlGssX{r6~b~o>a^eN%vgcJU?@~r6U)@8c%^+uVmZ-~z?
z@%}t9v=Iq~zub}mqT<mkOI~k$J8Ra88DI3}?&=KUfI9eKB1fZ_(uRbCO<r|z_r;h}
z9UZo9(=m9h94Rni?b<z69iRb?5N6OZA)wg+@F5x!N(zf)4*La81urrI2{9@vuxRxk
b_|GVJC~<4kgXOXe3=9mOu6{1-oD!M<xu|_n

literal 55562
zcmeAS@N?(olHy`uVBq!ia0y~yU>0X!U^3%iV_;xVT3#y6z`(#*9OUlAu<o49O9lpx
z-6gIOCAk%8nK`Kps>aR`ma36KMt*ULs<Dfzk&$aoYH~?Yex9n4k*bkFZhlH;T4rhr
zM9#>-$Vk_~T-U%N#K1_^*wNTh)!5O{M9<jNAPS;BF+DX8YLKa(fvS;#MuefEs<D%*
zk%3QUUTKA@kwJxpS-hEvrmB&FV?jYqYItgrcV>yIk(;Tpxt_5ZNQ<{eh_8>Tk+Z6i
zK~83Ns;ZHJdunoaK1fSSQDV7XX1=PCo1vwifgZ?-&KX7dxv3x#10y{HJyQb%Q#~_d
zRU-q0PaujxV!?@NiA9-6wt-AYElEs=creP<tx`A5veeHzI6v6JGQ=+e77%5rMa7x<
zc@SkVyFr>uDhpB}qA96mnaQc3a4>dNHFi$POiV9I%vCiq$b<%;vuTi1v59fMOQNoK
zN>x;<UrA{tNV$<gUSclPkbuPWR9!=msIjYgSXo+%nWu?cfN4>Hdzx{1kcnq{Syp6W
zUbtCas&Q0NlyQM&adwDja+q&+N_wETg=t!uforg1qPurix|gA<kyBx?sj87vphvQ*
zk(053aYUtgqJd9QNTjPvMpA&MadDJKlA~vSil0wVs$;oxy1S>7s*ziUS5!`vo4Zqf
zXmWUlkynzDyN`=&fTe4BVY;VTMO9LztA$^bXRwKjud0z-a8Q1UiARxFWMz6}fmdXi
zL9u&UW<jBaS$es-x4UO#c#2Ozc#u(LRd9HqVPHt9QJR5AWNvbLQK3O(o>@VTvwv8+
zMP`Vqk&}~OPIh*PTcN6vTYf}nfoE`)nP0k*S*4?qrI)Ian{j2TkDo<~kE)TAs*#hs
zr@yL^o2rppSy-A$QfiTrNvgTIg<*biYKdh*VR>45uy=q*Ql)`ms%4f@kx!V1xnH`a
zcfLtjnM-oHfw5_#dwGGXky~U~v3Ztxke64GU#6?Cg;_vUmRUt;PO^oiyGdfccalX|
zR#}E;rHMgen7gq>dPPB`v$L^_zq3n<pOIf+SXpqEqq&b|xvG&<erRcUwyKenS6+@u
zdRUH$VNQ`xhHp}VZ-`@IQiw&as*zKwUtytFYO<xP2}qs0p<7aZo`GM1WxAh}afnx*
zyO(QeU_hy>qpFcxaagFUs*zi!ah6G%Poi5%Rz^g5hGDRixoe4uNkx8yf0n6}dz71-
zW2$F}6DSxwv&<YlGm<M+joiE<-Tg8`ERy|_vLe%~%6-Z`-BS&moQndA-HnrSO<dEH
zRE?Y}UHyHsL&BZ%y!}d@vb+icoy&7`y*)BqyiJpfL6H&V6=ZDTTAq~c66WrnUT9G2
z=3|uTnVnu*Y?_~&>ErAfS{@Xb;cgTh>}XM98XA=9WNPUe;A9X~66xg{=3e3!<ZS3t
z;TTyS;T&a=Q||3!5t5%*To_PLWL{xW8JL=16qZ|VQJ7S0YN=}Elx*P<;2DwZk)2pp
zm7AX)o>i7<Y!H@S794I-5$0{?XY6fYSmtR_QtB2J;+0fp6k?p1l2u~p9%>vF5tM4|
z0rFBvPPl)uaTzGwj5E?o3X+YplAIC)3{7&vot#609WyJ6(<*$^TuYtG%F7)Mjoej@
zoC-{hQ;UOK4Du5F0;^I>-HOxw!pb8YeG|))og%Azeezt=JS@w7Jyea{ii}l_+`>%4
z0~5`CsthCYeVxLMa+4CxE1bg&N)pX-y*-nH%u^zB@)A{zoWjDxBTUNzjH0RxRE?Y>
zsw|A0OZ=-sgA0wK%+2x*)5;SqBYZ-QGD;GCicP%S3``15-175{%<`*Ljochv3L;zr
zK#3~HKR6=5*gq%2Bi*Ff)HTV&!aO`b)6C2~+ce11(8E8;Gb+2(H{Ch6z%0ZmxxBL2
zz$Guo(L2S<B)rNnHPt;Y-884rFw8J8Ct20V&DqF3&&M+`tSB<LAgEH+$jL1;F;CUV
z&DEzOGs@YiBF8N<)F?BtJU=@*xVS2@yd=rYFT%trDXqZG&osa>$TG_@DLKj9B{4ZG
zH7v+G(lw*B#3wa1*dQy-C)wL6B_$}w-><UB&(S0`xw0fE)Ga?Vq&%y{)YBuPyf~*S
zU)9LTGAq&Fqc|ls43zisg3P=<ih~Tw!V-gvOby&B4YK{sJVTA0d|V>3a$K^V-An`A
z{ep|K-TVs7(#*;Oi$R5%cVd81MpTt^rFX7Dc40tnPK0M^s)1z`C{I-sxFx0-8l)tJ
z6la!|IXkBLI-482f>VcOSyW_}tB0X$VTz@HVxDo1qpx?Nzp9Z_Mq;UXMQVw+Q&n0(
zgsPESqH&d9PF`@ZXNj?UKt@GXmPdt!d!Tt}iDOkjK%}`(o<(?Qph00(gqvq-xoeh_
ziHW6ma6yh~ifKS_kyB_vRjQF&ZjNtezPY1sQiVk+C>~2HJe`YuT{4VAohz!6jLouB
z-76|`@+@6JC0SOcL3qBKi*a5`a9W<Kk&}6;d8w(ps*zi{kz-b+WmRgKMNUybVX0wA
ziE(gFRH})ui&<$^VR=MlNqJRNT1kLssZp3~L~*W3S+;XPS%`O#ad4HNaWJHyGz!o3
z%rlLOO0A46DRxh>a5GJGH8(a)i*oc1&MGP>HqA{*&$mo6_E0r)s<JTh305_7D|B=9
zFi!)Ouuj1dp{XfudHIEz=AdGsB+?+*)XlBTJ+0W>qddYt%`2t2%*4_nDl6B?JS{)G
zAj+r6D<#V(HObf4CELZqJ3Xn)*w_o?D^(*W=iD&=4BxaA50_k3BR7y2jdHys^0GYA
z%8fxaK$(S$s<E@GksGY;1XrZ0MsCn{im|K5!s$&63<?aME{-7;ac}0b&k%LJ*4F<-
zhE=6AMSz8+*dc(?F+3nZ+^~@`B~*l`BQn5{VbSWOCeec(>t<YVJ<>4a8bgzYBM--<
z5EajV^S9rb_uuHunZ3r}{qFC(8*h8w=9Eu)_|@uFyU&L|5BVCmyX@_)R4pY1CM5+X
zP2~^2Ua!CX<KyGEd%xe?e06pB@;AG7O|WNK6}md@?d|Q`>;C?V+@5#$&&rUk9Ss~E
z4jvqDR0{=#yjMvpDKIrE7$h8Em~EOpjaSa*#;&rrS*F?7cwBa0={Ul<CSv2EWxli1
z7Q6RvTij=L>R7Mz^dBd!f>>M}Sd{!69w|LycDO6fDCi-}*m87N>FYNym(TaR>sq>W
zi_nX^ySIm~i3ns;UK<whR7rtpri;TPrO9iSZtH5`V423SG9Wy@cI(;M=K33QLk@Gf
zEl52*t?YVixu)x?gdZi-I654TaCpSHoO$qS9Y=@5LxC4pS5GgtJ9#;rQ=IYIc?G%U
zJ~M^Z^{q4q1wjA@i;5l><0?H(CM5w|rmL&Nw_6rJ%jk9G@I5cpb8T((?Ny<xoo-l{
zdV(At<n8cCX{$}Csh~h(htQ4e^?QA0zi++%V^e-b?&^7+4IE3RH5_rxs(h8Dq`)Mo
zs_@+SPTTa_!@2Qa{a9QSN?BC&f{q7;3o#0I7%*DSe`vPvjdb4cRpm+wOe>WY3MX1k
z+ck-!!=Z)q#7~~>A5-ra+z#I>3=X2s?kgLwOa%p<kHfk29liR$+ivfBHJ78q;T4BR
z%#yyP>r|MO1QMBw><;JF+%&)QE%d#M151#*!y~0qol;dnfkqDD37;kN9-rR#aNGJS
zbta_=R!l<TE0b4hcQ$ai%xIW%zCb$u8}IhotJZ=7jaLLG?C_BFj`d`5Q8>iX^sYuP
zZqJQ2Ug@;=d%w?H8^8bFER)Qn>v7d<=hpptxjS-g_VsmPTeCuEn`8zpjJ(`$6?FH<
zg4^a-|6cv-;=tmvU;!wMz5Jecf>IDqqk{GP+2;A%o}Hb2yWjp_M*6(UWudD=POACM
z$&fb7+3@o6^4o>SWuI4V%Dk+mu2c2x&CH;}gU4AP2G1xJ`If-5sg`^9`(67uIvO~h
zv^N}at;={BAt=Boc%s!|!rb%ycE3*W+5ai9{&pid_gIhQI`;E6pL=?x&CgYRf0z6B
z_xJMu^&gLlzrVOU^YXHroa%EP)cwC29)I)c^!U8_b-z|l)e1dT_2ork^6|c{mzH|(
z-tRxx>gwNjr?l5^Njp31X0Q3ZjMLNgx7*eJve-DuL)K9?!EsxDz|57gN(xLDRTK&Z
zeRr?E4$4_-0x8cw?|#2;a~rR8)Xhz)Zx^=9Z3_0cz52I4=jXTE`MHN$ILn^TEw@rE
zy67st)4u%Gm6KW5*X6p%OPOROoSvq;`S-is=hM#4O7*w>I^}NF>$PQvdChku?_^uF
zDD(2NZ7C;(vhVNPYnpZCMAVjy#ObkRGk;gdl`grVqPaI_!rR%G`d%f0QuqWF#?EdP
z##beR0*rzU4j1P7UyJUMvAopTGD+3@*2m-W?`8g-n`@meS@7)4OubzXU8RzAy}7PV
z(F|UbbhNANl;-jqcXk%9Eq#6M+EQ=v>c_q2cNXsd_iMHH>P0cdXHD1bd!xGEs>x<j
zQ{H`r&B3=_99R~)Iy_Q}`WBY&>cGO)>7ZsYe}4VHowh%pO#XH&d;QHtuH7=7zu)h_
zuebAw(D(oO`~Pl>uAex0$AkBa-Fi12m#aQg_wQ%=?TyLp(TfY8OmyF+!N$rMw6CU8
zeT#t9nztw79$gLec;@+Q)69hXORQINgUcl@P&Qy#q^Aff)n-1ZIi|NpZ7HW<;P$-O
z?H6Vrs^U?Svh3u(7FY86+F3rE4-V6B9f{)lH+S-m6@iP}{(d^GZ^_rS=M~2%jZ-YY
z*=EkarN*QrAj>2qesSa0DlI0ZfDV?XH#L0nc6Z+G`<=I4^zDU(&a$nd+F=oEqqeSz
z+gtVR@Avz=@9+J5&idNMWOwVwJ;ryM-rqQ68nK}EZt3-#9fHblem<XHe*1=8;Ss@a
z2ifI!IPX2-`o?s#^7++$PA2}Brt@v8o&0W&9;8@SQ7D|~G-KBkjt++sPL`WL=NPB=
z2{Yz+o|fvKWtx3!_xpX>-qZC;n;vhwombqZ+|+2WB4+2N-)zUu&9z=z`1n{Jqs7aR
z=W~ktwq{>HxAy9e@As<TE}vgllx?BrKkv=8I29$mPpgzqELK19jn~M0t1pX-LKTaO
z-lFv4uMsRR3j{b=?*9Dq<8lApbAIz{K6OTG2kx({eSLlXd|oM&6J27uvs_co%rMkD
zwK40e*6M(TO|i9Kuj<{}n0wpI`u(2IZ=Oz%H@h@XuJVcCY}@K>-AM`&KWdd8HFXuO
zUMz5C(k5@VyZba>uh3HgMV6<~gdHA23;e_x1qB#6PW<HgZZToV7nx6L+HU{Yl)vNc
z>U*GCp|9bH>#K-YUZ7e*4OA-}qjs&Zpz7-@v-EQ^t0On3wP?0%eytt0W&^bPI&{<V
zs~5QX@^E;h)M`+wDJanRLI_kXmcG7r_Se_f;;|fxZ-0VX0bj4jZ`TZ7*0QDj)ih8E
zy9CAQ4WBE&UJbv!r}DFskK&xz{F|GW-YvZz>u0kHlnEO+p7=UEa#D5y+vSpQpn-8)
z-d(HeUoV#jm$=5N-DLq4!J^t>TM8c^Te@3wRXj+cQB%VaSGO6Sy&{Z)Cq$SydLlQc
z-F$Gc8C0o6HBZ!R>&{fq)<J4YcpXw=&RwC_-N3P=zu}1MuN$k=1O*x=2r0OB+5G)}
zulju0`Z(E3ac$e9udWK+{O#@S-CvEpTDjKGy=p8d(0E8up)k-QrZf~(9CDa4=AM<x
z`n;+bR8j^cFbRpXx-A!WbzpH(*agZD+0|cTK#u&Rq)@o<Be-x;nvl;VB>vNFnJ}ns
zQxIZN(NjuHD+M=fklF`~f*jn8o!uKEg8mACQnoy&N6Zh7=umJS$R;>p#|eexl`BEk
z3WzWXi92p=xdk@<pprtNpicD)Q;^gIK^7G~qeDJfOF(h)!_VQ-q4FoI0zfV@n%{85
z_1WzJTaf9EhZGbF10_OAeZju6WbEvoARTd6m{Cxmkx6L64h;p1xoV)y7O19BD46<s
z^?R`C){LFpy?h`o0*y7o6Ly?1H<}ABe<ms@6bf=0ubvE676oc4JYBgO?DPl@kC>LD
zlU}uhUF6~L=#cx3Rp8WR)X{Lnl}*yyR}^IJ0)YuTIJ#7?fQ{!6W9;lsxaquB5G2*3
zpinqbFfB+K6wU|AnS{jmDTlX$t@;V_@BOw{jUdxS*cdyz4=q@g-34kloZ$3`X}NRY
z)jY7&goY!oj0azufE?dp#Ms%b5glI(Dnc6XaC*dKlt9zt?1m$*`zF3*0V`u+?CkcK
z5jj@`<cKSvVn^3M))y3*hnyT9Dd|iLu?I!z0e2=Lal1odp<ov|f?RYWB5M`M+9llw
zRs=47^Xv8c?Gu&VZ!K_aJ|ip+YAGyqZokzbsGM_Rg5t}pd9Oerz$nPU!Pwc|AmMZt
z97PJk5&P@*hOUje+9j%;mU?Q+#;w`cqo!(w=6rs3c3bW5vhVLdJw467lRIlR$f}M8
zeijwInuax6AU7%Su&mqrElS$9YD@0jU8bw8RlTNcIM~d7Tekd;V4L15evn%gn2^iT
z#uWkzRe@`xOmA;W^$wfvJxwQbb@=+QD@t0;4u8QxV8NoIXW{}f-ho9(O+b2Yz!jy$
z94m10QgU{9q-3-#%pDX*3YAP7FLJx;PI|sl8x*h(H$aKt?4nowAeV|5F)k8+BX{&&
zKvZ_%i4CQdpuj$1z$7FtnPy-b4hr8(z6~#2@9(PxwRxhlC*~!ur~@hDkN^dcq{~@B
zM!^#^8SaM$fEaTRtc%^<;ttja>L|Qb3t)C}U=dPWpzoya<ayj>YQww!6;W}2#Tp+7
zPT0XQ&-aRwpg^Mx$BD{I8w48faK89=;e`OBAO{y?XZL~#r?;TC;pB!n>bwGi6LwsX
z07=;~c6L9w?V&5eC}?2Z$<51*O$MUa^_vNsivtUCF%|H{DcONVWG9AMC=w?)KtYhG
zW(q1ACUW;O3PPk^6n?O%=r!dlZv}-kii9$UM@&k~%qt#(0*tPDAbY{m0*w!ZC+y(Z
z*L%eYT>?2TK^z3p$I|5Q@JQ*0SrE6Y1B;PD(Z^%b`4QLG#pWLE65V#*?)Ql_OMw}t
z+0$fezg*mweSO`5&o8g8p1$|PA?|f^ug4Vk_R3fqUC5pGgKtaa6$`-*5m45d89i6D
z@r<fK$@7=X=htnz9#?(#obC4*?buyk@)p?t`;jbdQ?cRfOylEP;p=ktR)61iJAeP(
zE>Z1iJJ~cHP8)m1<lNqNw(QM~#O3p<R&C9?>h)+5!?$aiC=KTcg)B{adPU5;%HBq0
zUs}=`TX2xotl)t|^qz{1b1R?CEITS1e&fPIXXA5xCrvCSA8EaQezKp{$*65PnuQa4
z9+rZ7d`m#Rzf*T!t>H+~Yh2LPJw2}Kq@U%}DLNZ&US4GP=Y#X^m&<0qIct93<d=hD
z*T=Kw_iwyjzyIC8y){3JcK>+P4ekohwJyJ9cw8pA-{zCYp_ie?>E}wCo;I?}ZFqRN
zefMkGvKxuto=o<SYUL7*kv(%{@;&3sODeZ_m9Cbpc+hB8_9nty+dlV}iS_F>n|Tzc
z?2ReETe>abAXD|nqvFC+HZk=_Is`#Y#@qXTzkB`4=Kr71cXxJl_sLq{(q6wOX?k4M
zN>G~=)ZqSoegD7Ir>CYCAHUG{@9*#1xAXV!mF|`@&Dyd5_-k#=aMv!8!nd-vRa<mp
zcU@T(zCKS_-LFLHpmx9gza8Cj7u(u+rEh^cElZqI^@YSaXU4LFi*Yf=PHtW{L4n2|
z1%Z&lMu`KF|KII?zs9v&jC1Wyi=R&>&n<9p2>A8o<>NWoa}s}5KAjqVYnpB}54*+0
zrptA2HXgrqGktz8zx|&Lxwp2QytOquT|BO0A*dPnPN;*g<pQYt5VkhTEbWZM?)UqC
z=bW6RdhTG}g$0epZ&rt_+!Q_4w))$aXJ=<y9~4-xu%yrWokjJlmCIwQf0!TY-pakk
zec{|cbN?ylnC0Dh(Q;*iqVpYoR>e&j7nRESlpb!m?6>*X*VpMAJ(jFrGF!IjgrZsL
ztB~8(@At+^-IA~WGg0-~z54&Pzi;3F_sr$o!*=<+_j^9~{r>*u=H|ICx^#uaKdxD~
zzq^5><G?#m38)0l-3|dqTiN?dmLKbtJ}xSL-tPCBudlD4xBLCZIQ!a~nbv=QJnk=_
z*ybYhV@}W0rP7K81xGZ`{L8<$=jPcP!2%-uc0U$;eQ{CwwGhXg!pFxVzrVY?Hs|Ih
zJuL^W@ZaCwzTI?MulNzmL6<L0Cp`8XGPL*>H&@2LWLetTS?4mp-}?FWdc5^PC&gHv
z!e?_g*Zr*$-?$=T<D%czN-2k0IKMre9>1$z{Zja?4=)z?N8R67d)Lz6{_mFV1)vuC
zyZc)vXB^x6{od@WOZWf(``+)v(SLpRUNJ{D@A{_)s`7UWPuOvx15^fbFeM6zpLr2q
za?#bS@>9z53)QVtG=qvf{wB7~|DWz=fANv!9gC-Nudagn!l$R{7Ek0-lI&=o!zIYm
zmwR{D*6tz!U4>tb&3?O2P0>u&@yNft%=gYSnUV{RdO?j6Cs$Uyy|b@&x2SH^6<ML%
ze*b*Au5Cy>ob&F^&OArcq{UHNv-Em(!eX9W3-4R__VRN7a?J=4C9{qhrrFna)XP`B
zSorOv`usN+U2+a>-01p9Y2D4z22l0##?9f86SEVGi-Iyo%B~#=Zhx*t=Wl&Jzy97*
zwp9HkZ#R5vl<!MCSiWdt&m1wY<5q9$|NUGp%xRo<=0wqs&DZOXNv7ZU_xt_(ph<rA
ze@n!7Dy&_Rdwbiq#KUd2Wd}}WUQp2M=!vQS`?a#G`^MUg&E4FK>@EJg$lWOI&ftC-
zee<Ym+;xYTJzuXyUt8$hE_0N1Wx!nP@@>(1J5}G^n7*T<+k+icB{m#sJqBu}JQF;T
zQrOtsqkKBYihIRo@wDfsr|ZxEnyti^(|BrDi;I^{;X%_^S68Puv+)*npWJ(B(d)n8
zZlC`<+4Z@L)r#tehg!`N4lsxtIwVZ^G}R+9mw6(;l5t#Oqxtp3hh=-p*2V3;wN$(I
z*URN?0Sh-A7VF*}tf_ZH@5lE0b(^Qh*IBNfo1^OUYKC~=$A1ci6FZ)k_JD%$k3Fb1
zk%Faj)<DLt?F*#a=YCO}bLG*|Zcuyv&KrB~DL)(LgclsTd9w4${9UE5Z{=>k`%Ell
z^1H+Aw|}Iuz4YjuQsHNPeaGu{yYEyni5X62Ix59pmh-7B_|rAj4ab^Za56Q1QR(X~
zJ@h&2JiC0&gKPaZpU)UyTN$jbuGW!qMDNA9e}a2&oM5$%`Y1agaIxD?Q{^k&8qQxf
zaEqT2dYQfF1ZxbawB0^iOf%#E-}m*gvu^$P`1r0A_oZz=7Aky7IMh_(b#jvG=AiRJ
z8++rAvwZ#cVfFu2?kp|}pq5NiGWS*&78eD6CdZO_1rCA&mZJLg^L71fkDGk6VBy$p
z5_luD^X?=8r4FG>Wge_qS5^c%B`XQG&)&94tSL9%v)JlE1M{2*2_MZ`SugACS{CQR
z9>{X*gjLU<nz_F^)#nvBoxI&8)_91i%uDI*lbU`18-?$$jW+-Of6GMHdo?Wv6SI#9
zi*I2qY>n-R*pRCCN6=)7x8BYpxvysjJN8swoY&Ix__Cwp9{ZYCyH*J@3Zk}s8s@0?
z@(7-o+whJb)F5v}YCSjFaJpQrOya(pzyGgUxS6|5q06=HI$YTtwI7d)7mC{pe^g*v
zFiDOnaIgI(=jg3n4IEEg9UeJ7b_VB|6P2epj8{&~R9f&`+4n){T8@qba-c#_1DqHd
z<}B|qm@G9@jcJ$tC6>6WT@4%_F&R7^4IC+IjF$d0GtIZ&l4sgw|L5VFC>IBoN5TP5
zl<bsc6`7O-7?_IYF(t5=DsEsYsb{%nk~M?F1=Lr3;<Jvg+aXP8!sjV7%Ys+`Rb24<
zu>84It}HGJphnk^o{|=h4hIH~6O~*If>&A&2wnIq7;$+;qLP3mlaTmC<DFJIOfx+l
z&IPC4@?HC_z2O~yy~S!VL4ih4qv?_HB|#+xCPoE?=b8*|0m4k)4&U7qd>6NMIy?bY
z`sbd!+JMXH6Lxf*_i*oM;9zNJn6sQg!qJyQhw-j_qiL^{8q-8&g+f8g$*T`5O_<5@
z#3psw-78u3954QTXy2SA$SBwWYE03^;|$L|K|xi{w7cxBkQ}Iy>|xE=*}Y}9124E2
zaYlK;%ui=F&y3OmmF;x`6Lx%P-t-DAH9>H~4vv|QS7pJv1Q|QKMH;W9f|~aVUZB2g
zO77QCP@`H%U7>KIg|@6F$ONSi_Dn+JQe2S!gC(dLyaQw!qu>d1#?I~<<;$EPDFIGU
z<QQzW0&7~Ss!%vFYTm9{pu(l4wc&_sgwD!3a52~q>a?`1T?Mwb8PuGeu<=R=$VJG_
zae>AJkYlIWUXcPxp|q4)YSa}9A6gfMYJl7~6BP2Fb63cLOm|2Wn6N{GXVtD{V2kH8
z9C1CtyXGCZLBq)D5hEfn#}C}+)exSrqhr(8tL0$R=QbQ^bp!WTI~?|Ldc-`Dp6Lhj
zW21+_gdH6%Gp~ArlzHefc6ML+bmc18={hVbdWVuczdD0LtVTtl@S$=}s4B=slAy_m
z=ANa?z`fD{4v!d?qe59=<5{{Jj<{}kv+x?&v2FqrcANlZK2QKY0QI%+Ph1UZzzd$J
zVG<IbneY770c1K?bHfqW#DJ@&;I7sa78O0Gyo6GJu#|_xqeTr5O27f_GPB``>y)+Y
z_ko%&4&bJX709g)ET4QG9x2^FQPKno78lTXiprTaeqi?%vAFe0rCyJ(-`gu=d5Miz
zDrMdd3G1>oys}nT+<GJuo!fXk*9pzl1^G;A!bebN_g>2@aK$TP*ZB4Ib<iNn+K7!w
zVat3Zqj#6B4P6;@)GYsA&h72_<^T2K_tiW!cQFO|w}FFYR>Kk31!or@14l>!M@;qG
zt!7nUGH&lG%??}aHAN$_nVo-|^}8L)7QCU}5T{>qb9khb`yzBB$muC!jElrUgEqR+
z+fq#Tq@0|zt?Fx*tFF=MDOqbl3PhwBJG-5nS961d;0MPMH+_+<9P?|hDuZJXH2JcL
zr4&3h;L_oc^TjE!n?o`#7StVYWa0FPQQ`1v2RW{R<Bw~@3)bE48?C2Yi^>Rrxc`XI
zgdG<uKq-S!@Ps(yBJtYa-?nlJt7WWp-FM<;0>}yud&bW054R(1K^<sD_k`=~Vz<@&
zEc*R)dVJ2)Q&YEPUDetyF*`S<{`Xt+-+#Z~&%L{=^xJXydeG!a&gEsk@7h`K{DF0Y
ztjph(Tz?cT?%E}?agl3x)W=6hdrdU!ZmgO%zv$_y$W|^<&<K3k${^L%F*`TiJ~z$v
zA!vR|$~5bS-S0QaTeGefT@M0{s4$|Xs7)LSd}4Yr8QtRg+urZ{eeUm{4~O~RJqHZ{
zPh^|(bCzkg)pI%b`uBUkm-*SBvsYqpJW!Z=dRnQ{!jP3gekKYEMcN$vEGOpI|9i=D
z@>s8QF9*95>&2!D$0KVZHy`7aI&!v4RC~^ihdXwazK+^k_4ST_GaK(6|HW>-Ydj~b
z`OR4Y3C|SJ_|2IOlcT_eMzui1hJ;2?_i*2@SK719^XHwNZ-1Y&Bkk-g%jJ6tA0NB6
zA<_Byiuc>^*MS_pOT+mB*To6)^?xqz`~R<6y=|IKWKy@7ZjsW<+4=hl4=r}>7Q417
z)!X_(1M?ct<iwuJ&kIVO-$KFz+NlS%dKs8p7(kuA-!B&Tzj@qmzs=wN?-f_ETibH8
zb8l@a<SSntwsuY3-(Qj!X8$oQe0gc9S^2vd^(FiMeDePN=kxj4lqV0G`L{Xq+g{<b
zeq&($=fmOHBd)HX-07mQmqkVI(&_lE;N-ZD<zDUg*x8oF%Rtir$NtOLez{n7CD8q*
zpu5aNnXF4Q7e#rjcgi?B&-ONGR_Fcx|NCT%&lp}?=*<55#>U0J>qS8+On~t}r$@|>
z^D(C2{M*M8vHruW)$4C%uiu+?d6{o<wz5_EyPUaJrJEl2S^HgiBrwA;xy^UJ-Q9nm
z=l|caRVH?K*;ZkHn~Q!{FIBeZxj-Dc-~*_1v`fAU9^I=Ha`5q)X>>HM;vuW}#1|JA
zx0k-ZcQ@<$I^7~xl@FiK+uy#jGWhM%>2XDZee-Oqqt?gmopS>;G$X($sA0n-B;I;F
zEL@CHP@pk}Qzv@cnRykDIA>cFF1o#RrT=`pYrD(edn~sSy;h*u`s(HK`P)uTR^J`F
z`kdu+8SC$Nir4zhwQ3Drx=tHZ;!IRkC=`smy!x?{0@F){1Lyoe{V32}-LLQO^Tp#T
z7H-YHt|#l;nKE~N?YEh>zg{f<_Te!9?FL5XoCgOQ^Vqc@LDqOhV8RX$UiVnAZ$GIV
z__nJ2e(m<zw(>?P9kGQ+MSs;fOC9IA&n#)2*3&Czd+VIdXP@1#R;|9XZ7*~p{3K|`
zvv2-6u(x)w<n8}kw)^L^*>jnz5A&L56c)xL{gXY={y%T;*D&=z8!m20Jp5;MjA<vR
z$<F~An7pv!6=>?#fTQNqNp-V|4+*Q|_U^h{eBSn5a+%gal>^6ruiNv<D|&0z)b2Ey
zq7#Y-b5=xws}n|bg+jps=9QJ8d2UbnyEzuHwEzi!etgWcJ?hMFn<5@t5|~z|)U>wl
z$wc=zkGl2CUK@di?H!q3Z32~xDxis8%Q~xQP_q1{U{LhLqx#Lp<8N-J&%c`VmPbZj
z=a=2%9^*Gn+<F@pI=81K@Lx#*B{mOv#?J098^g~kDKIIj98gMJB$mJL=d#}%adoHP
z&n}C2s=e=w)!LMed)MSm6}tBOfmT`V_E}+zZp4-SEVjRSLvnS|o-e<C^KB_o?Y_aE
zz5UjM=k=Q;@2@F8UYZqmP|l(_es$cw8NbWdx9{I9ZudX8Kl{&OXVc&5?`!YAm#<0R
zYWw3|*6+NpVyh!|ttib5JoxTi<ndKg_0y)?{9SDO;oK{k+W}in#BKY#a9iQ+pVyk~
z-%M$rmJ++TX62%5JE}Z)Kl&k6c5Pwko%gqS{@;40b9;}w?b}yVH~#0#-WP5CqWtu&
zrMVY2UVZzX{eNklBe(p+*O!)dcgJn`5eH5tE((TBLgJl;mjXfcv%qwQ_^Wom-)!#P
zD#jWc|FE+=$@SZ&dAZs*m#wvaJGWIj=kI*$H?Q=5-<Z4n+PR`zx3B0X`({tMvo_ZM
z%i8?iWp6hz=l#7Uw*FR9@2crrHmP=5u<v!A{K>4?L%96UUgNNv?)P&y=-1!Mxxenu
z<vrP@nSmF7$pv1Ot192hTl32O`J4H7c1^1N^w+Jr{vuoU{T*}mR;LEfHmF{^*Rp=@
z?rXE-|0izQ{rR8hnxdJD+IGySsr$R*?HsfGxx(UGwM4fsmY%vf^!4`J)!k+{`sVI_
zv(;NVa{DyV%|}|xbJuU?T|ITn?W!y1gv8me=_W7r7AdT~we$3wdzW9|TJU()@vV_@
z>>K!+w~G7Q{ao_<*7hz?it2CxwNXAwzT^O>lMaX1*Vev0CY@gr->jGM@rdiqNv=7E
zYuR_5KJ%w+udH>|!ng68r<~ot({<WqKaq#0&Y6B&k#*_#{#!R6Pmj7?d-_KEb(77D
zT+iIPyX`>P8<W{}uF1ETJAGVJyl&2>Gj6`|FO`HgUblL<&-L50KlX3-YR|rPvG?@N
zZ*zCQ$^RddbF}MSs_^e?<w}RN<4PW0PCWZ|K~?Iey7#UTMcL22<Nv)oa<r2@WJ|by
z=96=~Urv2m_IkB;PC|RuH;4DNn~%7D%dVbUAvncw`Sq=*`&Z}b*L~dmRc8AUt*M$>
z+V8Sbmv)J3uF$+wSz|i)?viI`W=_6RS^~~hE})ieh|b!&t_BVfEykdQ1upT`Z?`Ua
zb<#8D&-2&zYfj&AJ@)3$^XumQ+Ik%p0+l=Vy65iR_S$Zp?e4OfZ?|5b=X=^WW{&m4
z>e)XoM*WUn-Bos6bL(2ywU>5&)1LY$>4vxcZQ09pg)0LW`>&pyU+Abj`<}&pv2}kg
z+wIu3QugA8n4oVDo`4H;+pi(k|NnfRyl)z0f;drKp-`}ldv(2%0@FT$7uVL#K7IcE
z)z#raUn?IqU0EcT`_HSps{CQq_xqi--#2gOUp*^(*Tsvyr=_#i{A9Nu`S<ted$Wgk
z{=PZk_B7{B&(z4=SNE1pimrb+_0ADi&CuibcVAe0cfo|VBfI(!&dquww)H{&$0M%a
zzUZ!>8~3EigX?X~-n!X)_g6G~KmPUP*0XDS(pJV?Ui54G`ZU?u)6RQ!e^L_Pvix;z
z_nY3I^*4&eO*dS=73z0NZca}|&7Y6Q-+sLw@Bb@m7r2$#GPmJ~>kZvC|2i8uemE`2
zy1MGy+wJ#n-K%~-H>CEacuBQ*^}c%M*H^#kyIXE&y<5w-Hfi#&tL2%FOW1Ae{A{xW
z)-EZP*=n%b*F~{y-iL6L=1H@6Jjj>c{$|U``G2y4_y4(j?_b&8zdLi63ro(Ay?#gc
z!#6LR!ilmS*Zursj{Mu}bu-EA_pD{twzz42e|<-+#J;M`cK3r7dy7TH=f00kxh(!C
zG5DAHhI#*!r}YG0TN9alc9yB}ztu{h>Pu;YIcNq=0Gve_8O4g1Ctb|{wq?a<^?wPE
z?IRvvn(a~CB`UsiZR&?3$9dJSZHe~(mwkNI@wBxYx##~mxYR;bOD{qq_DTK9ko|dg
z^6tKi&ym-^`@+S0zw-Zhm!rbsoojZ^u-dTjZT;u#dUIc%b?m+S=tD%|#22%;&t+EJ
zwfUWQR_ynaTWMt<>QaLfVmI%8x9jw}ozG@XiSZT}WEA``-=UpPHs{%yng7CN4oa!&
zDP@$DMzXjld}Rre-T6VR<gtqR-o$;ko60_RObgqb^l?YFUfjITyG!c}I&W*f>VEyb
zJo<89W%g3uy1GcGM@eswz0G6%u}yY&&Ocw>JC8EF{(IWrP=3F@@MYL@*+5h7B&{Q?
z+`A$lAB^G`TeSJCPPR+Y?rq_f-&pSkKmU_wD;M)<+v&eQ&xM8U$>8Jm{ghefs`rW0
zr@h;Of%DDQ>v4JNwo?zOD-;I)=m~A+=x|`+*zl~0b^pmXBCN~ih?RV=eN_GX`kSq0
z3u;ZPSDfEhnfLLOQ$|^i)uVIycfW1isx7*`D%5*d2eW?IHN^>9BKg|4HXqa9dQ$#>
zR;kwX4au{oZI3t4-JbdRU%_kLXZLpO7q*P+RM#uIWi-8PUBvd>?ROX5Xxetu_w!w`
zUFTzN95`pOqG(;V-ip~*R%HMGyZQG$w(h&Dr|7=AmXmXL-)T9^)$?L2N{TeI;{Gr5
znVBT4=HpSdv5qB=xipZ4$=l)4A^Xc7F+Yw+f!YWyGaM4%iM4L-y?j>YPg8W%4g33%
zQ(wD(*|SwL+bpMiVpsUHfA5q8+)cI8mw3wl+<$lSqgoe!_P>4RbsLx4{k&TDr*yTj
zXuG*a_Vzh3r=!wtTWZbQapL5gEtB&rQ|@<(3AWC7^jj+a{-r~FyK)`-<S#y+wc35_
zw%PHK^S&C|FA`aEHNpFCG5`PnC%iTt?z_7vV#WRK`S(-wmwtA2V7cT1a_k2o@qZh`
zd_nC1^#kR4c{?7qEh+EevRu~lN-nVb;o<hz*5Z<>rlw&m-$0$=`zt2w_|U&KONddB
z!?H1?W})?y4x?4oznse5W_tIEHrjyNu;vabdViAF&H^o4b4WNd!_ckk%Iy4onOn2|
zZVjI7^-M5gU(L?amzR##?tapxz3#*wz7<E66qt4kPT27w-vJ(aE-eR6OjLe*(OrJ)
z^Lf?hZf(sLpBUG^d^V^_2wHzu_OMm_)`f-6hc6p`bzxER0eR=KH!SR3Iv6f;&$-+#
zS9L;f*Na6QUu`z;{&hmR|He`A_%}xs1Gz;71sV%L<0$9*;9(%B{Nbef{2QQE2vuKS
zm7TZ!9?{IktK_CoyzBI@F75SuE`_a)N?q*Uzs;G?Ql(gG{j{zIjw7JPta#ulz6m=#
zB)wuiKy9%iwSwPox8FW%em^HXwsh)k-&G+igPcSKm_UQnw|QT^+x@=GOv)@L!Xau|
zT1NxNl1U9mT(vTv)#`R~|BqO$241)qu_>jqI6>WiUXF7cPhoe9cGwz;M5UK+f9)!L
z-E;K&Vz=H+pyg-}uWv{^{Kd=*)Ej|zly@I*RfR=?%K=cotNO!1_S`!=3a{<2uivic
z+`aFww1m#JG~1(x`R#L<*?2ZIGPB=eWS4mm&m1zDqr)MJ!z1QLd+eh__SaT{mq2df
zKyLDfu8X;OcHZ}QcW-~YSDhc|W!Pw%eeK3&fBUzK-1h(dHhXUIIm@zlJD*3*wJHsY
znXISIq$Ci+BqaVX(hXr`k;;c#+3O|ao9Z66ioe-#m~XS3ZB+zl3Z?ArEu}CACj0+?
zHv7)Cx*AvYQWeyVTa$i%-n-K;)#p_tF|J>688nnRv*Ac<{k6%kL@Cf{!?|I{kE`MF
zrbpP~e?L>MnQL9X&2O&N&BEid>Q#jtXJ!~4UgkeP@Bh#9^*#L$O5fhP+SxhT&&sp=
zg=v+G!Xp+Hy+6_n@C2bWL7(aUzTfN4&au3FukyL<<Ny73zcQ>}tyuh~L%FX&uuo%o
zz{FQBE=k|s+%(I+rc?d@@AtPelKVFD$y!Am?~}dze>J#I?C$XB(Eg1Ig%9PkuYy-U
zv8sIl4G*--*S(N=)o=grhTY#U!P?Q=)@;qaeeKqk%;dGv+qZ?Sjf(vH>nnGRdw_q;
zu9B5!=UQKXc4lUBeBIBbwf}xT-&Xk8&HBfK=C>D|`AeN%e>lv)ol8`UWh-~qbdC;(
zS)ja_&HzhLjDjATjjY^a7VWcTS3EmAJN@(X^V{dw{W>|zG&{|AmdVCrz0$kihW@O$
zU-$cM`tNtU*Nf^#nJmrqIC>N`cWeLe$Ku-mf4?6){^rKE@{5aHw-r2e`u%Kn{+hhI
zyRI#A<<7pjY3c2ooQhZXRDKQ#S)1L_z~RyYik-G;h}dybKk!|;;FP$2+#8wFy1E|^
z*}pe`(1_o+C;D{Y<}}~cfs5NhSBITl8V*`7@ir=SWss^k;{yvN<<wJC3SWzQP1DId
z+AV&5>)+ekayRQnZ<BcKW|n*Fi4yng>+8*x^!ES%xBK?e%(u6;x>;R*b#-+vXly3w
zDA#tgrpE#TUte7<w(n4^lQPYE;xcI;d(ex+ZlWCyFTmlHgcMHNjj_ASEYtr@kFP5{
z_jgt3>N$)1FZX}$=Wv*#z+ski<ADp4eFs~efPjl+*}FTLG2PQkCn~wdn6Nx-WN_@5
zq8EFsb5haMQ<e*xEF88d#0eO3%zAZowRPd<^LD>2HXhy@0vZEbuz|xPMnvqU?RsrQ
zvXJyYAS@1A<FPh+ds=6A&-)ox3QS4@S)i;lGaQk1oSYr>UtO3HBrDkHA#lO?w7oIB
z;OlV6;CSIGD;2y-SxJDCsVePfdK$uS9K4KsS2!nomAbGfIXaxz`F}<SVf#YG1>&U{
zJ}dh=98@@7%zQe3CZZHkFk$(!h_6@ks-R#83#0AkKgOGnwAQZ)oeb(Vw6rzEU0G<j
z)JlnIqQZjoY4vGHaehJILbsL4vJiI{1tFF%XFi=jgUDV2QcP8W?Z>9P>fmr`YM2-K
zZ)W7ECt+0>tzt5nvq#GG)Vlrus-!K8mheiMoY*7&^~T2J+!q%Xnk60KkTy#3IQGq-
zSDaCh1Juy{{{}gQdMEt-^)+m3R;YH^ni*3ygO6QX7n>crDrDo?+2*&uy}f;RKWOH2
z<KN)Jt`01Rd_lGHZ!d(G+=O?0yOo{$<;BHqrLV88shgq^c!-T(E~orXp}X66-(KvN
zg4Pjj&AOU%dYW$JUyaC3OV-BijSB4U*|tVXpXniJ;$VI+Qd)h?2_7LnQBk~#SxG<=
zoO_}W3Cn06WQ@4Se7ThZ(?msu!iV!$B54<4>4@7<EwbA=bFHg}&niDGWdsK+$~dux
z4oKAxa7mI3%WaJ+93PTE<7X$}OPdtLL2lvYMN;zO=mZv<xl&b3yX>9vlS&OdnRdBP
zVwur@Syk^7qj!53c)4R7&&%ZXvzq-KzPo?OT_Uz@dc!-x|3Bb)Ud7QtzfI-A%PSXz
zFZ>m(5?<ZxDRjYhlFEUaIeLW?`6H}CSX>lpS-vEB$X8#LsbSh>4_by~u$QHz|Htuo
zSimT7GF2I>F#0cVo7eEJ|HAADS)WM_?<T4+K6_l!*<Ews(n8R1o$>;4=U+EgKYIYO
zsz!Qc>r2%I)kp0A!85g|z=du_&I&8jFDxbXE%%PRN|?k_(yzj4Aivx@<_YsOK2b(N
z4|&GD5|@t0nX=Dsc-IeFk>#V$cvtz~$LX-T!lS7nj>q%B<&_K77yMTKq87$JS!F@B
zif6-5i`Yj>@*7H4aCA8Q;&^d%g59@OmOns~k@wxQ60100$bIbJ4=b7+gg~BVn&-!B
z%Xn9Qq4`Fu87ho-l|7lx9DgY!{<C4JGpHr(?x5cW8Vx%LvI?|z>aw@P_m28M@FX!w
zVZ!z9hoBaUS?;YHI|?69TCuReZ!Xe0szWOkTEpK$mr}j!f-a@n<PiS<^LhKVB`+_1
z`*PX;_Wl3=zB9!>?lr%+VO{L*TV0~sIrD43X<jgGD!bIc$joE*|JU{XLHA57{WRTI
zakuq=Vwpz^RzOc+Y1|XX^Z(!X{kh;F{F<DDhI`*^I-PT@M>1?nMj&W3`EK?5y<w}v
z)~ZBJ+8>O$^lH_CM@`u_zg{c`&CX}v*pT?I;qUtwpjJR!^;=WWIPKhklW~2v-y%S(
zch;nyp2oVX&dP7n4iEOytC~#p;3m2Xyos*jxIjU_ExFI~nAbF&mvb(xjoyCisCazN
z)6>(<(~kbtnyI2^qozK$WK!`hZmFFgnscXWg}&MQ{hs&C9Y3B<kAJgtdYlo9L*mpw
zUELd#kKeL<J|}sqc6i_IB~5qa3-wnqyC}GTl4!aQQhs^zB}qXv>)ag6cdP#X{(fIq
zH|z1S-fN&4`Q6XX&fc9ISNAh@`m)WLmzS-XX7lYva@q5_<+nDao?cV-_Ey>3t=Dh;
zd_I4Ef%o?O`+4Sf3Yu*{9ufZb`~CiC&_LI`>USHJ`)w}8G8Z}?c``LTZlkyU-YW%3
zyGvd^3Q9gTRr`70&o`UT=UiCe`0c28yv4`MyUX*XO|zzmY6czo`*+#wyiKj#;!%^;
zeBbPRK5z5=y5DEdzPOxs>dZ{zw`YvcZ(*0KIMBu~pLcq?zIo8mc{QIrL5t|E+g7lw
z^qZ{aTjccm05iYIoNy(Po8FE`S^xHzwrpPRs(Q&!=1;JnrRr+Wo0k{;`+fiat%L0H
zd)#MF*Ne^i{dRl&p|a0>bF9nPfrhv{>S9YSx|V&vTOPf;?CqNtVZRNX!s@pcw#&VG
zQ~vwy_T3&m(=W03zj2a(X>POGJ?O{nuh--ASBI@Fs?`cxGvn=@oyM=FZoHKL|D%2H
z*K5&vIx_WtKI&}(75LZpY(8&yyI1;O_0Ol%pG&e%dORin^6Qok!3(yJ<{w1PESI|(
z)g{x{#_z8?*V(uI8I$^?<bo@jf4(nh<|{IOU~x0P_UqKrcXw{u{dmBfePu<U)7sRs
z{~wRbm;2dkI#~QDzf;(*8@K1is_^yijvOsKE}O1Czh+bMGeKLIkTxF4M|B!kj^20g
zkw{#^Jn>%Zjsq)~eE1C-1L@>kq`yTtz3khYn`I{y+jm%b2tWGKE?;+}Q(fi>xBi|B
z>-PQ1D(7`!@B2MPGdL#d#tg&cImV#*M%zn$Tv~c7+D%#G<_kn_%+?diRR4Bl-Tm6{
zbGK$(OzJlkUlR*jtraUJvnc2P-|yvL1s5jus08g`yQqDPxv8&%>Ck$&Ua5B_Et3EH
zEf&kMFuW|iQU3MS)pI}H1CokavhVIHeLF2Wukdk0nX#B4AE+t%GLgf+&sktz*{#gT
zM@@wXclL1q>Rs`4|BaK{_v`=f-7LC@O`2cMrlS9gec#l_Q#ziO`b+_pZs&g?6}2Z`
zA1$~RnZ9%8{XIvHZoglb-7a6ZW45H))t08s-NFCQn%}oj44BZgxbJiSfrSrbgk%%M
zX6>)c42-Y;TN=jlw251<fX~GE@f6TvtZ&n`LQnmj9hoN+e9P<MFPDe{lf9R=WCn|O
zE{I#tCv*GP*Vnt9JD%j++he(!@7AXW&HPdQa<-e+9dyc^0a|>frmVN8`})e@<E{mp
zy183|<KBKb=RU_Y?~cWB*1OVXIR%1pE@6(>Vz%VozIJVG^z%iG7GF|NO}TmYO9!_L
z!=wHTF{LLx#^(wqvMb4QNFC$8$dlvQSPH84|NQt^_Uq+x>xswj*Z+9fz9w6~^h%(g
zhmwexZqyT{Kn_*?TZb)FPKo`texI@^^v0`yzu%WPNo*8~eqtf|<lR-vKqXKWm5o$i
zDo7SSbXA#Q*%#~H(0u+;s#s0=iwg&r27Y~c`S^+F{!0W}9Yh}7sm=_zdH%CZ{iWp*
zA$|u}s`7SgFtxUx-tzjme0_=Wg)@D^tsjmEJxcoZ<>j|`yWgk9&YNN&bK6^Qr;2xs
zLe8F>zi(J|q)gF`Hao6osC{nZ#-$sMy5_y@$#qWb;(p_OCE>+|g?fi3?^VzfNU#0<
zt#oDBjYbpABlq3qYoD+%JyP3!SCEY(Jm_^t&Yu7Oet$b>{XQjj-pBS@0ddfb;A7q8
zPA06s)AVDyS4gZ(>X7N|c6k>htBkFbUht@CihA0!!XN8)y;>y`{o(2Kcq?}K^!XZ0
z&npBQ_RM;7cEMv8Bkj4tCo>((*E~KS)tGj6)=rZZjm+%3O2y99JZ3oF#r^41vh3A4
zM_k{OZQocrVbzg0HcDMznLm0Zc6Z;o^>X@-h@C}CyC2znx!|nFb#TXli{D!$A2o%n
z{Cv(@KmHMu^`vdbeo0=7GSEw6ReTw!>NTa{(WA5G_e)CiZf-j2>QbcrX3y6@pU>~s
z5Xd(7xSy2kakNWRRqqjR%HLR)B+zh#xeR<<X_7*KK;g%e>hpJ)iv0ic+`jk9$~Ua)
z*SqaLnE&%-Y1*>nPK(F4>?>;`FN0?8w(n~^w8kb|c?a9MG@HW4$0v9!osMQRue4jj
zztk(HAokLlf~u1@zjI}VS?V_N?b`7nC+xx&jrIRK^sa?YsB3$>e)l^o@ts}jdIDuj
zrU(Xpy0oZ+Z=%>ys~*r8eW$p-)YGfSEB`3ydGIFlvcGooxV%Wg#G^CGC(xtOsbtf?
z$6ea%4E8xsnk_K#@suNnU6;Exfhu-H&uaop;~RapOFcgpZg|(QMShMUS9f*c6^~%W
z@OfXR-#FA1t;Ax{Agt!IVP)|0U0(%t^3pEq_}R)AcrTd{?my2~e!g-nn_}_p-0eH(
zRLwb5@u<o5ri<;f^Yh;qeVF;N?(5a?UQ^MyTOxirMiaSz9c(I?lTjw0<gR_K+JM{d
zNy}H}jW(X5$%dxg2W;nc>P-74cB7b2$Kzq*Tc+nplPh#A&PNNp(|zH_aB$+3O^=Rt
z@BXI1;^EyS`Z8H(UfRUcW;R|S!^pnl8xBanyP+>wSory@`R=)kIw}-R^7edm+s@Zi
zD$KzUbf=@P(DvHg0-fUuclO9G?}$;DGOzYqq<Nj-mN#uj`CCP_FKsUJ-r4=OLuNVC
z>^OC|7El=R=pr?K-srQ*c+dGUhs*Ny8HUN>^MfNdBs6wwJqS>?Dfkm%aJt7ZTVjT)
z-<E>j#KUct>2tF;bPK<hh_LbVJhE_^->m~@%rCO0Z7Does3+*NQb2sm<e8N+(Th~r
zWeOUEW!~Q2UjB9o@0*gT!JZ|v!(D`|b5r$~eAp11Z6mhjqOict^%wV6f4^H6=)~~o
z!QnZs*K-taZ%#k&a(3GD!p;uv77^}!^Q&HIZl5t*H(OAs!)X11S+PqZoSj`-u9yVP
z2JOD%Q?%uN$02=0_;uY5w(f_Yqn}tjoj#+lUkcRljf^3&75?CRcVkRV(A*;JC1I7(
zCzthi*_#S;Cb8MAKV)wF?QVH|z0?$M-I<rp9cp;;{coT|?FCcU1qPfi<TQPD?T(Ko
z(Y6uU=3gN0EcBry>jmeFe;j)|uO3w4d?Dv4lwjvKea8uQ9a$|Vr3rRSRfbFY_h#|g
zG2WFwxP4;Oj5wxU?tdQZBa$uSUWrK!%Y&UkeYY3BYxvYW9lm=^V)$IR>xipe!pi_b
zfyOU_7rGT|--H%_09m!CIw=6Q7GPiRl|x^IF4#VjuSaSEQ>V+=Al}@?(c$oprR?o3
zRU0J*rk$YC@cayT>z-EQ52GVVLwdOEyV2&@f1%4k(>pE+{!F{eUK&oxeC(wE%4hS8
zTiQ$))j$J)-^w33>6iU)08eGy<$TdNf2Oii*=e8ME3YaEgn~yUE8!_xh65yj7?(U_
zXZM93+{2cIg0l>9j$5keIT^Fz9JoB<nsE&0$mN6`9A_nP4qXa~FO+1)Id=I-$s`%)
z2(3p<OBxT(AzA{SowzYM;mV4@vcF%i-##%>IrqW>$7g$29Pg9Oc5dg}DyZysV}hcy
z(YE@m9UL7FJ2+m<oN8C?6$2`x#25t)P8S8SD&Jtawmv>TbamL)q@!JtGmTPn-rm|8
zw$w}X_MXbkx%c<o{kyy7=cj}3TB1PHHj+$LX-m&v5fTTDK)E`AR*Givpe*s+?L7st
z#B=elMaQ}tI9ld6%!_=vapMu!svWDt1O*!Z3kJyLJmX<aV_F@$IxTuz&dIEjlao|)
zzrMQK6_wH_c{NC|gNM;}^QGihOr724_bLv9&J_XeX0H8qQ{7hg{Nihm`|a=bS-sK#
zEzn}VzU>Cv+1cjj`79nZtcjl(7qBX1rNeg1o5y_T+1vy*`hNfW{eEr5$4BSf!s9Aa
zuciL~^VwfJcGni$zh5qY`@a9b?afzAh5wAt+dMA1^s;!uDf|CF{da%4<Q+Si&-P0I
zXu9drC7aIfEeZMsOE(%fc14LuEcO#&6#UTHFfY=sv2W!vhewZ)_rpEsI5rJ5lhb<Q
z`I(uZag1&E_Ez71yZ!#VPbGh~W-95Gy}k7`jlur^pJMAzCzNB~70o!xYI$>O_Vu!E
zyYtrXZPfKnP1Ajy=CpTH@^QZEFBjd{1~2ymt&ZH^=Ckmca7ZEJ>)hMhZtnelFI#`_
zm!QU@M>igq%l>}1eE!y)o0}YDRQ0%8baT~@o@3F<nrLRcB1ur7k%jZc%&7`1MC8I0
z3MWSYwde=U^l<C#IKajy170U;eBS2rx*d<W%!^-#JI2U>)-GQ5HUAl!8uazg_x=C3
zHuKwAq&{N0*mPKI%cqC!^1C{Onojv|oGH%Ea#z^j=Alc$(JoPL*2ub}N0)d`2G8QT
z^-76)Rd0&_0vb-y3|=M@5wl^%_r2fmP2Tb0Xw<<KEi)a;k`fm=Wa~C13U3AN@F@os
z2-a4gRP|=uwRt)vcvI92TV1Z_g6;p#n%_TDl-HS5^ZBg#w_mT<@BTbP_i6cg+wXJM
zMsGi7sd8qHT;UNx&hIr>SA~|{Or3snOXlSm+cR_S)&KvS7dEG9#{tXV58LJ692Jk>
z0@^(1+F@Ju<;1GTE0@pP^zd-|?vSZbTeCo?d%RFGjI(?;Bl*pe$$p#8+x<Rc_w$MH
z^}IP7F8f)Zm36Wg*Nb^^M5OlT+wJ%7{4Bp$nSRZ5ntpuV{~yQg->lt!Z&T6JQ#;Ep
zhL^>3>YnWA-hRLC_ELV`hz$qy_Iz-fZCAT1_r`{UV!BaNp3brR_v5i%)tA%y`*&n8
z)V{sCIy_AH(Z`gs+5aZ3`ttkz{@ac0ayxGOd_6PMcy33{gGP3l;9tD|)#uk-(h6De
z;GAOD)Zog0KcB}&Z<3!J9ChW-&(ClFd_He}>EsT(|NR}UwRPM&8Si%#K3<c1dt2U|
z1Cw%1Z*r!C<|h*mvF!f+Zui`|omW7|LxehKiSvm*KK;1z)ym~*rVm%I-?wRB?Qg5u
z2VUjZ|DJ98<$`l$X5fcC&t_%w2p&8X(YNqk*xIO_*#fK$=E)PPm)8FN_VevL>wg=M
z%N0K^ytyg$-Mt47xi-I1H7^uA|L)$7vvqrydQZPq_xtVig4v=wJtRUC_)^p+7@o6T
zB)f<yS<Do)YeyU$^Cq8E^~&Dec{yhxXxVbqmW+uPW_3^Yx4XIabj6d2?lI>*Dl30H
zY=3(-Jbvrm@Aqz7u6gpH{`cGMVM{zFwp7(0;#8N|xzD2gk2t$9d)E{lF26t5<Llqf
zG3iT<FPmd6;}uj`z$I;x@xX<ViOKNF=5+t(F4xw_+rO5w*f=lv<WGxqi$_;Z&U;sW
zw{&{(J-vNDk`6CC;(0{V_Q?e2JEovbimRiyuPc^GY)?L3FPOPeRkCnn(NnME)9ZxR
zzP!A=-@9~ST#(qk`v0}h@9g_@O1tdG!}i<O@Ao|Z=WCs*uPS$5I&a6pja5INPQP24
zzw@b>^9BPx0shTtXN#ELzuA1gY}?%}nUjl;2wH>AH(K4iRis1Uh^Esa?G0bvoHG<j
zdsA4kdHv3eTU%BNi*k5gdRLIQ<Jv6KY#}LgnU=W%v(8*m=7@OzaBX#>uHa+Qw2oeO
z`I-xyj}s5K?Oeh3n3M6)jGy24|Id}RE-QKb<I83L?dA7tuP@yexWoKMeT#}xf0e-U
zd$YJ%B$6A<6mpLDNIqV-H|6A{H71Ac|NS_8*SJUaP4@|h8){M?6LsW4d;S(RWGuW7
znpWqx`;pM!;gR=9Y2Mw=34edRUjNR{t>yjx|Nqwg@7evw<(!J1kla2`S&u1w=?dq0
z#1e|{3*;Va<0w(9mMGuTGIPO=9fga#mleee<v!VYXxipK3Dx>eU4JE}|M^gJ^xu+l
zrAt2(lUNxKZEpJA(aE+b)@PGJnMZdDQ%B)E+p}gX`Cg|8o)BRASs9n+G5yM!4&f8i
zcYKJL`0mP%!pA!vJ-V4be{0>}UzW!gM{Z7gS2Cwa#zdwn&gG}Bg|Ed-izE&fF5{;$
zpF!hI*Ii;hJX%!8b%=TS4QqCH{)qvb)6TAWRr%16`?;(64z|sEmz)Xcxb%Rd>iPot
zGd#!jE-j5c<8e8Cj@KfoJv;VBR?A#{c6RprZ`SMP_Uu@o|K;bJ&F40C3ah_soZR8`
z_0`q6i(iY*DT{mZM^A9x9RDZHCFWdw?0g4*e0)4Nxp#-d4FxkB@Vbohn4H-i4<5{@
zR#Gy*eSKwcI)CB8t(`&&Qi&c1A3pol*~NY7^S`g_>n$%Hc0aJkWBPTzBdmW99&}<+
zcIvQGU@JH$81YBe(dEiPZ4T{Y=1D9Q&-_2W>A~S-nfJY-#{`cbbGx*GJ#fm6`-QbK
zmX}s}I35&SBHOtnKT)_vD4Fl~)6gPe@sDrLnHD+~%4ANz7W3qL=CoUnciyisGyW!#
z{Rgz^^q7?8yv7c$d6hk;b1L5@&Z(X^)#CS5t<a)m?&?p6t2B-<Ix!wRu;aY<9iy<B
zHBKD`{l+I7930ntXs&QP^5JmAvwf~lF6g=NpO3h8^zZr4RrhPZmkJuxRa`TEsqk^)
zEyKmDS(_WwBAOD}w<?*kNStp~)AO+2^<q(X443EkcXu~O`CMT*K3Cjlx?b!Y<|AkF
z7CAM~OzL~iI&Jo?=fBQedMpyOXUgmdc8+$g_WrU0*|-B+uFlqdE_KGv*n9qEQvvZM
z3WmvVr<&#7vS9x+$y={bGy3kX($g1%;%h#(7On}OBq$!!EN;h_k+W)Yd2Sh_(pv56
zgKB5y9e@1NvfpC$y)!n~4;{3BKBqXw<hZc7ORCN6n7W@&&n-+WyQh7!gFEekr|_Y~
zk1{+htW3&*g$H*WJm;eHqW+tQ<RhlQBNDDH58iBU7MiI4k6V8cqf7j{-S2j-sT16J
zXrZ&g`5A_Xb={6%{Isq=BUR?%n~QaGw$0%Z<k^v`&k@?fcX84D`hS(%SwHNw<tq5}
zLjUc{3k#d2yIr;xC~clT=ZLFP*>fu)@s*Vl&!21c=*~-Z2@|~iM?q<?iSL|(IfZov
zXI@`j{d~^X8@<Axg6Gdau4J~ueJA_Q_#NwiIGR-cb>1Va`k39(`-$Pjj(PKI17npY
zXfSqmyLi6b;iC|c@u*3%Flg?H<?5yy)eoO~RPpgy_!%1iv3S+FN8yp>;VV;Xx375f
zh)J-~`Gl2#m_+c5rK+Z?VKGPY(r5pb>foM}`s?A;h{DFjozBxwJbD_^!F}uDSJi3e
zO5G(A{wk^4U2W#=w4Ax;L81rC0b%hao)xNBA2A8GPxi@bGxw9Q=Gf_Sly&pUHOz@M
zMY1iPZ~D?Zx*3_-ES9U87dq||_p4sB<AF?Cyyw&;p98aBi|a;Rd8n|r^929(rMzd@
z9)Fn}HZ@$amGk)g5~Ew3+4@n_UobyAt-rryWo?Izh2o_>FD8}u{^{tB*zFyolGXa8
zFL~|7<@4)aDb0DKbDZBS=kBhp#cK*T6mIEMYu~G|MKG8{n?>y9#5Eri?~2%W)SDew
zFb#BNF#;_ZUKZi?)~Cf`VF&jm+kzB9?t4sEZybA2VtCkh#@wdMek<gbw@-K4^JwW@
zgYKt$eK`Lbcb`3{dM4|*u(-~qv^1XMvz$EUiOhU6u{-5R>-1yJUK0AYTu#j<D{qwO
z)Wy$u#I$_M3!c}idk&pZSZQgozw?7iFO%WZrLKm*&*^AnI;qdASfu~xP<Hy8q(mhF
zi+7z}-0S~$C>)W$$S^1W+M5F1px2K&xsRwnQZv)#x_J0T>PPcF{ytvgwfDkyap*3R
zi;EI5KFPs)q&NJ>?Cl)C?EnAlkG|l$OaA^sg<kE6AuDcFx7$sc<h0MawO+VV=~dCy
z(D1iqv!6~A6FvVf=E!R2%)pQHVmklJw$FU7m|ZV0V~O&{YaJRYuXjphce+&xuQx63
ze=@h}hmzCjUDk_wT;5gGeLmdA!C@#W$e{%~t|Q9rtrkaPO*glG_`T>0z0NLuI(}OE
z)@hRqmc&;)WS!ppUi6Z4#2I(R^tq-SPbN&3JH(?``OM<?&GNugYlF}5DEmd&`0PEi
z;IYARy%*=aB@DXHR5k7_e!i=9o6eSJs(xMk#t)}dFsa5pY04JZdEjT#TlU(cE1f+)
zIDf3Dy1&yQ<D!0l`XaZZH_z%8F$&M|N_*oudr@9c(+m68@){p2J}tBsyJyVYclcyp
zaEEA+;R<WfiQID-UDR8*@RcPeF&a0Es97Ahc<RC{VSS_TtIEAYS6m`f?fW7VUD&uk
zCkp$=9FW}YH`nUw(oDg%35wR&9p7B?Qz|q#p1FMP5_X}rpO3IgGYZ%yPPFyoKO`a8
zSfJF@wn5=7PqnJh+0!fEchp?kn6Z3&SjSeyB~>38ee#Rh&Mnpba@hOh<9SIu$2MC(
zzZC!Jb7VLZJB#4=!a60L!1|3!*E(k@YR#O|s3{olqHTZkI-6+88uynrm)LiP|9mKW
zSVB2=V!Et!gn(^`VB-RTj$g(G8f5|2LCy;CkC>ioY`<xwUoXG>a`bb7+b%2|7a6%;
zDt9o-NXmGLIo>b3otyX9bx~`!B2$IrW0gWZYmSF5s!BXFPP#ua$UeKsagKJ7e}U1>
z#;!YGLOQsAd07|A6kID1`JrXREjBavye|8!4CYMB&S`s&uwFk<c~p<X;Fotx`&QPt
z&f~(?g?z6wB1}&4X#M>V#2=)nC(z8X=S{0*b$+>Knp)?)2TLCBseb9HbI#w@Q$@F{
z>V_qc;UT7w7J<j+Wr}7OwQhNCX_ZWO5ols;Z$GrxB}&vx?QPE$F&1~n?Q_nqe1GNO
z_Edq^p7KShJ+5L~gFPmH+7^1Q&Tdglzs#}CyUXR8SQVXYEe^R9+^E&PD0Ea@TbP@}
z>WIA4+>bsY0uQ?^LOpdEmF_M%XykaPxNU3Qp6wk^T7Mp1x^n4?)uLjJ8g|Uw-AmWa
zu4DQsB>pmgU6caTZs7!Xbr-%&6|I@x3SRnQm*xt*TqB-jE5g*zF;)EL*%<9KztcB)
z`3ld@a@cp)WtFlp!%C6wGo77vd6^nDY?+%6MCWS6Ff|H`=R7`@lb_eh|F-hJuSSf?
z%l%fFK1-%Q4J&Xfx>aTNS66?J*oLx35u<DR8|qr$mrk&A>Wa$S{2?ye!}nC~_jQM|
z3tz4GsjIy4OR7~|`=UbGZ>6M@-y=KxCMB(y6vyO}doxew_Xb^k%}qDlU0MF92(+dz
zm~RsrUd74c7qdjXJ&WIp@zQ(`bEW=SA#B%rK1{T%RkV09?ey;2#JY__k;&p#V&6AU
zY}tNJbF;44xoevbvS)6rIsIbOX}!}?_2TF5tqONk5_p!LFu`KA?my62BV?2HiDn0h
z_%%!HHWsohYU<Dl44-;N!JztE&i7ntGrdG{%b;Z;E(;7eTRuug%-B=%HUV@b&bHbs
zR)QTYjRt!oZZ^$`eSYJo_I~M5mqRxsuXt`-?H04)v*hmU8!MZ;I7HYQ4Q!dYoBP+z
zj0BBcoQ}&{%h58)AtG*#i}sC)-S4MwFkSCu!Leak_gogw!e9|)88hA}{X?I4c%;I&
zs@t*%iHYZ2JbCX&&R)qQt{peG_xkdm`?2+ttiU$euUxlxwbe?y?0egI`DhiV-HT&k
z6E<opIm$<WT)XSJV2yV3TDQ-e=N34=I{Du6jn|W0A%|6bE9F<}rOz#$w%PdhWwoe7
zACgpAyZEg(oop(T^}6zDX0gofnvb&L+dinxTByXdQf0!r^n?rd_On)&i+!usUB32P
zaOUrjxYZjXRc>8tIm&w9{eWglyYRjS+31RypOT(x->gZLSl;^hkIqaby&o20yJafn
z&vNhHk#OdNE?3z;s}~EJ@3gP^v9104)r?~vamlC88%{a3i|bQ^PwL;DvE6f*{m4);
z%e=a3>Jitj1)qEQk6Cdy{aofBaQf-_zbVP-fBu^%f_7@<zM8V};oa<;3%{Pe1=}#T
z@u#!Z)eY5ES5N+mZhrmj<|WhUHy_wibHACM-Bf4)^z;2UTiW**|JRGm(O<p4-1Bv9
zfv9xVAv@5vvTI-WxqdtL$3ExJ&fk&ul~?V0eC_|v!{4OM&YR`jOuT>R(xJJ+M-H6}
zdJ}N`yT^u|T^vig9CjUXje8$&cfea@+S+?RKNP;dw|DOP@C*FA)efyvcz^Ct-TKr?
zJ2Y~{I&Vx!77`QR8T;Yw_WNamylELfIc9wqH0n7h_pVO#2x~mcbLZ5V0Y8Mk9AuY&
zW9Kow>jbO3&=c(!j@nN&{b!q<o$;01>!4$TcC=hlYv`xn4JpT07oW2{ZhPRb#+!&M
zn^L_yyG0Iwj>d^O#Ur2g`E(s??lyJ3TUT_Gdsk22;<|d<jp_Eeo4S^E-)f4Eig@|R
zb<PfruoV5*H@98NyZUEssOszD4AJkq*Vo<4S)2Fw)~RVaNwc@V+ag-NecP+2-8=VJ
zK3Y_^^wG6NVVS=_?C$lmnNyUYT3zViJbQP}W?73z*`Td3!a}ayZ&J7W|312|`enLw
zNlfYP?_YMYzMZH4{Nq9oyNZs>N6(dNDNW#FdMPBnb8GF}TU*~H&+GZv$jmO4ebR&T
ziSnA7Ia@b))!m=F@vX+1?@?-<-2Lu}8$GVPD?G~TClPP()$7|9jUai6lJ9ql{jVA3
z-riO!uli}9`^K7|Mc-ZXWPIj40IdUB%Kt=tFIV~;$Fud?p{t&-S!&AO6F)2{Uc>pb
zUA}IEczn&pvvQvfecw0B=SV|<+3%U3x2DTze@f@Kd?Ii??_Xc>xt(*4C!Kk9b@gr$
z_P(VT@_3G2pZ+t*#Q4A$>u<A}-xxVr@Bj5m`@3t3jN85=b7EhrE9?E>`elB<=JBt?
z+ogY;vdE3ymNPS3{nXSK7ngWWz9T-3-{ynE_E>G>t8tyjCub{M`LWA*&knZRnN>PJ
zq~rHIefarK@%f$l#=>hKt-d<t&11DP2heFNZ`I}Va|-$7cQ(mC=9_lo-|O}J%i_(>
z<<GP(U$<HJ`JvwR9-ps%?3Fg(#h<D8<$+1Y1qJQkWj%ZU|NEWSeY-*@gMH44jp|>!
zf3sE_U)#H7MTME--A7Zy;|epyYfd-Iwtb5Jq4b^C{LTc^W6|65-X2r$3-~tacC-4#
zeMaj}I6l{YS@U-8#$($V_e`?Y?K0(%ul+J{@9%fJ!?xwzl-WJ?dUxsHUtix<Hm?1n
z*JCS|`aCS*K=`Z5ZJ=?T_s^d0w)2m<b9ZxJ?9HF+IZhjXugQL|dn@65?3Dvnrt2RZ
zVO^AXxR(7{)!zt12Ne}Fu7{o7@78MH^k$ac_2O8gve=DXXRY5H&YpEMk@pm6C*Q3l
z{q<Wt|GtX;ZZ<V%fA;=Oxz=SjC*6*^b?@mvAx%fUJ<J}pv+e8mbzfWE;b6nG*sZtd
z{oFg-e7{G>9I5{Q$?u8n`DJWddYcv;`~JZD`;?F$WheJpC+}2$9Ps>WoO4Xcn;RGR
zE(Q&0CO2*Jp04-q@4M7Qg<~EwQx4f)JO5SbCg>2ZI_>CKetEk)8xN<eu5QksruwM)
zQuw~9E?+v#9;iRypTsrwg|*#13*W2vA9rypJY29zRbKyMMYi4v<KquO$DnQ&+Xq_P
zA<1yOk8Ay&PhQidSeCeOonzfynh^4>Gk#~$(&7gKeDjREcN}<mgwgI{i}0Ke6)zUH
z&tVi$kPukj>v-sN!vwSVj8yyL^$!G;%$E7heKjZEsiEfN)!h?UG@A-9v47xEP+Qh|
zaG_4%q88BT<W}M1-09rMn+2>6b?r*_HUf`Hl=7MPnKAWs@bYciKADqwIy?K{)uF4W
z^-3BaD_ppK$rjZ^!s?<IKYTi^59*tO*9?72k||KWa2&M4>ErVH4ow!0M_g_9c09C+
zI}&qTJ8p^Ey&Fnr`)0RqQ`QlvvUyXn^73{UE_0oWCdclH$JabuB-*3=zAc@t?X_Oi
zmJ^`0ed-dGE0ktcNKUX5>1XBdtor&&GM@YSL&tc*s1DHXxXqlkiF*>X&n?uoIk7Q!
zQLABp?*{2R6&-?>PJfi`gey6Yzt+zAk)fEKk)izmSzL-NyP%KPnjIA%4zl01aEy6k
zI&;G1?x}^RoJFifbfd0x+S_x>RF)llcP%>quCGJo+Xs>dKeL>h8Bio7?tbTIZ?~S0
z?2QYz%=P9^*kO_L#9XgxV@8GdYU7f1iYotVKgKs%?B4O9{IB}og#JDIkLA4%yxmrM
z_jp~z?yIxzS)6y(KWDdP6>s&+^y#xoYq!su*>G{|#B}@bI_D;KaU4-TuzUJ<?#U`X
zJZa*Rb=}<+@9)p~Rs89s`tIizlWnJ@)b0-1YrS`ySV+u~>h%xJKiymW-^bxmzTwRt
z-MyarHFkeE?zQ@aeEzpSet+Gx`KL`Q(v2E_fcBy<^PN3MzVczKc$)8#<DVU8emJt+
z<;eueBj5M^Fs~E;7q0aFN5x~4(E5IDy**t80aE69GT|`-cFqe8XUA=N5?{GFE`+gt
zi$ZJTnKz33MgESDHyAPZP5AI?Mby?+4=aLa96hdiY~ito?q?K4PJCZJ!TH8AUupBl
zeUtqTZm{UMcRjK)(?Gj>^6RUCyUTLTjeQ(59`30wz2G-T^Vd63CF?&&{`KuwRn`kQ
z##175vhMG%w~bTGF7oMT9cHu<$Y9^^-J;GX+BaAH+wqOfcR}aBe!1*l{-~)$Am`E4
zWxlhm;x^_cna$t#=)v=_BI)QWtsRdTpWK|gLgJfGNKApvBL2eTXZ>B2wkhb%sC|<5
z)UmU`$>h-X^z-xdWMukT`MDwlO+RyKHg(wg#~j)0nKN5rGGtBG>yV_@$hhzPr3vEw
z_WJy3$vgi4h|W3rR#9gC`VRGXlW*uBR^HcnsgmE^KjuLH<IadT`~Ux|y!UIPewcrV
z!WMyc4(>VSN?vv1a(C7&K47TuR5L8aVB#SamdR2+D^i?39y!Xm)qD4r6|LIaZ|r$G
zJNN&rrEfmJ{$8%>w{xj$ukGS>S62kw3H!J4Y*w7@b-#?ji*ft6Ox!BF@qpO6Uze}-
zWaTdH5<eLjbLZzXeX}n|=jSGX_Y&`q;H|5h*;|>tR8)W0^zJZ)kd7HCUJv&k*zv6U
z^-7Q2vs3C;&t+9^2tM_@?YYr;Ya^K?*S7nQ4!w3=v`==Q=zFo6^=W7SMI}#NlRy1c
zdAj3K*FE27O&2@5d0*w{XY1boaP!$y{od(b^o?yvN4ws=zfpatg)?&B{BmBkjPAbM
zk6~*81Z72(WPgO+Gkx@P!IsJ8CX>I%DSC7K*ZWrfXYB$VF0)<VZM0J#F{wA`&oWBx
z``j(?kt@;kkl7hA<J~9!Fa9N@>tZFqe0jP5`L7~umR^05Nn9&!ESS%%n0%_a`DCxp
z?SP&o6CP|i=9XljQ!4Op(FJif0e$}WZc0a6ZvL3_>cGadX=c@l8!pbfF{x+A2ey^d
z<3y@se@%;i#d%K3ugqp1Xo25mtt-N_gAV(;vNTFs&xwe5Xi>$wkxl<n!k$SzI}S`#
z_Byi2X#Ix*XB9Oqy;UJAAGI*?f1PtF?1ybK!@-JsmCtw1p2ESfXsY}#;eOW5f6r(b
zbUzSP62BAE(e08msrF2Pu1wY~H>>bHhkUp$9(-eV`t6=MayFeeWH&l5VY)ay+A-!r
zo|&$~rehVI;R&s=f|>JHJUHl^c<I1y_Q$d6SL@aPPJGU2w&X|`Puzw*G977YUMKf0
zm|Z4+cgGxG*&8Rcrfbf6-jp}zzuQ&sTaV?}Y~)t^m$2Axb#in6`o!@48_vA@ciyY|
z?IpKsYg3QP9BrNMR_b~DRoVah|D%F8mOU=ZHprRx_v3Ru&@NT81%Km(?PrEmY=5Be
zbV}6>&%XiDe-#gGesev(zI5uuw*uNmd#*^-M}7LgRYgg!BV_U=)5=dNukY=xzIO8D
zud<bO<ziPB_I;20T%-5LO>MWvk076<>U}4gSh?r)pZq<GLo}(GGxE|2jeDjxg)=XM
zl0>^))e7&E=i@eT{>#eI)aVZB-9M#+`_q;}jTww-V#doOZDiQRzI}3*vt4C-(Sz-r
zf${(Ry<fxD{XMrYI;5=7@dc;))NfZ;1|L6bmgfKY(1t4)7do?t`};j=lFZDXKH*L2
z0~f)0U8OsUvkNvoYBDpruvt7Uc;?*shRJTzJWkd5fQRucf|ocLHut<u5Pco6JSs-v
zk$}OSDRGKxIo*u|3mv&+17#Koo-x{_o3}mh?j|M04(_1m0*pTe#W(5*1b{~2j1M0;
z-TYcDN%+@s=FaNoQlTZcChj}Re0MhI$=A!i=eSu*EdJ<Kcf>U(zLG=u@2S_)d^X%2
z+YU4c7&6)4`=ur4;$mgd|J-u|m%eb0aJ0wPlw%z4)?7X{MQFCz(WbX*=4ZAWsdlBT
zE&Wi|eJcB`>v#6)H%=Fq&DUA@|L^Va&4sn!&IZQJvH!>}{r{lU?$znCyI<93+gdC?
z`(b_VxlL!kz1;AuEMV{5#a%NGT<Ok9b&9@vEJ5f&q|+|m^ImG1fAu~dVKsi_^W|e+
z(jvWT&tu!YukOB_9qcIks^b0DIbtR0;^ICl9{-vA_mGN69lPe;n@3&O^lpw<p2vTR
zrRw>)xtrB?e3sH?O`W*v<8-0I!ef%@JEjN(#qSYWe1mP#gQU;gfxDk<GQK^_BQcF5
zeVWxC*@*><0=g{Xr&K&*QgqxU+-KTalXYvZZPCP@9SSUMpS@gIj!$wbVNAELHd(mg
z2y5x2|NRUK>G!pl=vQ*{3qR~M<|x+J?V1@KVsYn2+eQ9DN9&n;`+fI5`Yo~Khl-Zo
zo_~)YY<}0qu4-;>{C<h!QDN~re?CTh5Kz4JaOru=<tu%qzdv5;dUP|VX22R<g<b6*
z)OJn3|Ms7U?<3WQ3Cj$e56zNL;*FEAzUOQa7ay5?!1e^sv~Z8TNjV!1^a|~M)-+x1
zt-@A~^^?M%G`$e+etIeJkQ8Wp`uFNb)u1CVVhd|{rE8<+t~ueF_vq32T<f*39$4y4
zUFkmi|9#(AFa7JcW<Bk?xyd^Et)gB;{Kcvt*Yg~|Pd9&)zxMT?|6$K&>gkE>^f(?n
zb7$!!x0kl3jTDOx?mj#FN%viWW1Af|?TgjAH+SRWg$wvf_k54CDQukYzUvZb>^Eqp
z=8}-fnv=Z>9o<+mFK=9VDMz)(|A}kJqrH#+?y7#&#XZLebdI7sKYK^tf*pknoU9*(
z)Sf&S&6AmvmG&p%_kmfQVw)ahJm^UEFF(2Zutsveqxm^G<FhS|KRRPC%nc7=+<Ls%
zx1!(Gd`W>~+nz0&ulkouJ?4~1Gt5*!C;Bqd#znxO<;>o@TWsdtE7$9&+hBI|@yw2g
zk}r0;>RHUcqBAGsn&5_HfuA*JnyRf6R1Zyl!ISN`L6}e7TF79*&cFv#xC#aHa}w3B
z6&fTzs?}!xcueW}pRVqRbvI<wr{6s!Bq;tdLP6`q!Y5T{(hl>+*}SkR6g;oCWcI|Q
z$v#!Anyzbt6WMyc%57=?&DVElv&*hM8R9mAcjBZJlP9!0?%B8LuGaU1#^-I4=USB(
z1*$4Z?$mwpEbb_yvr5$>_2q`^OvO9z{5&Z?xz_Rfq^r?uZuWj&n<2Ql^>B1lYmjSk
zY;oXrFHY-ag_XZ=Gk3r3Y1X=JEN*rpYr^)&SL)kMw=d1!zT<t&2GLy5=^<;5O266e
zYyIYo^Qs$9KL0;u`prwNn|tj}k2)K-mt0RCOupOTFVbQv{_)=aCDohKCZ<=vIi}>J
zH}TL^uKRkT@6Wm1%l>#Q5*)pbTjrY7sBu*GKh{<}<uN;nNjmN0x``e9Uf+1_n1q-5
zI2d{M%Acv0uU8h;d9=~%%lpbMZmCzfUuXSoit7`%{x0BpBCcRnp@YVnBk8WT&7$hF
zF7Q26$}eB+BE=n&R#JFM@&?D$H_;cLsp?tqFPBf3V?CFYp(MHHX@a!poEs@eS^qku
zC^p=f*-;`k$CpLmob*eZdrhC-)VfVn`(^sP;t|tsL*w&b1#D^rWuBXTTYd0j#iaLr
zX9bdVER^oFZ|-vT@(hbnG1|7G-SzRAW5Q1l)pZ01&FxsQWRZ%J-lL5RWH&rZJjBB$
zDA;1U()S)uy^@*dHv21$7u<b}b{}NQzNTMse|DlSkG03s5P^9v+k{?fzYgBRE9TL-
z<lGI{KR358N>x-4GzgL|zMT}l+f_CD?~!xoGq<n!{O{{t+m8>UtlxL6GJCdV*UmbZ
z{`@eRn;X{L{`zv_=2tgc-QUj*eYtl1x(&1ABJ<4Wg<Ou%c~|SQ{zP2bR_&=9HuJ4c
zGM^uEy4FQs=TTGP`P#*I7YRvM2ij|S>~>ZC^e?sP%<P)3t+K+QK2l3hZTJ3mcjk#|
z-H98gU$52`Og!-OhwzW8C2^ns|A_g~_+w^gjPg8wFZ+u9$>K_4d+I-47BHC-veBa@
zd{6QtH@!!(4)x-U_M8uP2sb8)d8pd3e3{$*;f4{H?Z<t^2U})t|LiUDYptEw9ES`0
ziUU8)d*LJ4;jggvQBy$B8}=7PS$f%80gZtgZ_K{F-G2Yst<Y=I74m95O#Hu2ys_T>
zbwb$THpV~pf`&oGi;T)TnkucQJWVTCYMi-AHp{Qp<GNYT${qbiFS+loe35@;{X+c`
z_gWSazyHQRC1(gvRQO>WSWzx^F2m>Fs!UPwljiZ^9M+7Nwnyk6;!)&Yc4KW<`!uf|
z94WuLr*73+<DaD4|Gn{8L8QmtMh4B9Ps}#2Y~7x{;6#Um7Dvi2V*^p1lHL!XWA^)X
zuL=vEh+s;r*tluIJYKzs9P!=zG?RN5wY_(1*jkyh$H8RoS1~Q630_Qz6>Q5UwXd6c
z6Ep^TyDn=lM@tiE3^b?Vz#^+{jptrRD=ajKYOy-VCbrnUzif8YhreQ?f*z)g8*G?^
z&$?be?E^ZxFw=Z%6pNFqf{%Wfo!8N6li#QuSr>KhyS-EDhK`c9e4~w@<+`^;exEvD
zmQT6K<F1b&XzVq(#bx@*1SVE7@fz&~+1J<Yu5Hotkl9o}S;-@}JC{3~^M=+n?VR6H
zt3p;TFf&(un^YaPZTi#MnmMID?>2oebk<7vpS$gCa<}`oPrS~Ff>zO&kJbqoO#T&m
z<9oG4{2CWSkExGto8OqnD;Z+ceBjN^&3DBfc~8?R)C}kfOKH1nv~y}=4O`kK+biFm
zaDbK~9oOTQ_-V)7mynYvsF%t3=I!Zr*B`$W^>6;EE3}xoF12gNgY1jZ+j0u;zkl#p
zBT-zuCSpU`+go}0&pw~CKHtf`FHY|FUw*rDpI<EQ-_^h6>9^RHlw)pI=gyWCPQ3ni
z9@o6Yx{Z^(4(G-7JgxupSU%5jgO>s428H?g2Nkq_T+q_Y(^7iC-e_RY{P)3ft0vb4
z2OcSH&wF5FmU-z&tx5O!`ID6ntl^hGko@i3`lcNZR!=g&TQWI5R4tT0KFa3DgXUm0
zJpo+_^Nd!0txp@BS*FfUGS=tgu(E4t=6Kd@-WvExTTjh*R!X~USwzYugGC>b<{Bh6
z{jN}#zx;%Gp3j*#o6p;|8r~^6TO;tGIpNO#8}0co=G6cDdCpEt=|lb7y_`GzuKxaC
zzkHFCNkGPh94#r8z%C`<wv-MvUa3qK-wXkzqsx6-*<3wcFD{v=A<D(8q$uhur1WWj
z-0S~$pMSSF_tEBj<ucnn*GuP~F8CIgeRuuVYxllaudQA?*Ow`<f-P<G@>8dD8<!kC
zdRl*fj&9VJ6RS<<oAuW^KC*dqL3s5m%k68DYW{w`4mzp2T;BNdANlymxV=?dudWC@
zELZpA;gUmaKYke+dj~J`DST>@bK?RVzucR&qn;hyb2iJ@{Wz%RGvh&Ddx~@1=Vxa>
zzw*1m6mO*xvNY*v*D-O;%7@h}9h=$mrcLBm`}j2X)!qH||M$GtPI$ike%<RMBHIf7
zS$^L<=iO3K?XVp;Pl48Oc}>-N`l@wp_1mr2!*u6&?WlM@w>;*@h4A>=)bN<XR?rT)
zcc<@gi|d^!_AAVauzlouibrePr=J!2M<1Uw_uMc&Ky_cyx$o*TdY8WS039SDJn_u0
zgCe^ho<C_>6F9dz;;5De`0#zbpX)U>bh`3mKYUW3)AQ%2wUXGklWGwG_dz#I7#^2-
z{EJiPr-OX_4K)*{_Qwa=<xAe4@w&V5xZLY5#Vy?uIlrbK-<*1ST4m^uPp9?gHapEe
z@M=!+xs8g>ZBJTV4^CDt6%?!yot>>Qef{yt3EcU=6q1)}Eaz7=xEW$o^u*)w`<6w4
z_bQ*yO^@AGQW$T2zwo&1+}?iMZ!@xulTH_I;drWeRQi3);U5W~8m4-MEwBh|w<!JO
zXX5(u=&6;?Hq`=iYHa7e-+JM{q`KEl#Shox>u>(}__#Nn|Gmz<`8NBzjLvNePM#`M
z#uQk^*0xtSb-v~PIWOPpTF7^*$Oz3@c(hwQ`s=H!!ncYG-|c*E#b{LXqad6`QD5ff
z2_X|>SBr@jb~O&`A~q&<h8#X;@t8+DZqJTlzMsPE#Xmnib@LG8RIfYO#Cp#2@h#AK
zD9`!YCk4pNagxz+0WJ4xx!fxJvbJ!lO+k|F@=3pMuIN<un>k0}()xINb+sS=nD|uv
zl>A<PJTCwK)x{No%D3zP|DF4o!+K8QzayF5zAHPp&&9Rtmu-qV9KNP7PIJ2dMbHkk
zb35mnWKJqhyI1|*_Iv&-&sxuq757T7$M#)4(kUFfujUHxK_~kInvX7j<JiNkzvsf%
zx4TMT&r$BX@zL(j@i;CQjz=Pj4^<<o-kvj6G4oS;^6C9fi$@*Gb5=NbJUa8}z+~~w
z2RqenaW3pEZd6Fv-@g5Q>t5C`;WHG?3U&z|I}*Ejm1DhA!-aIv!6@GY?SB=5Hn0Bu
ze!qNSuF5gCdUp?{Pa5onuiox-Xt>C}g85L{g9D9v`G*Ym7&yx)9OJ2N|K^(VphIof
zqh{vYD}&XqZ(qsJ^Z+zCo%_7CdV+XuL-w~j#s1qLbu=7)sB~2NeTUUC?$whx#Bx&g
z#hR>UKDJu?BWdaS%k3G$$3*|OzE}TnF+fdc$|diHbZg<556kL}FJ4&_Y5d)W>$lzZ
zFOx#@W-16AO;1p>(DJVr@Q8}3xT<#N<%Yw2-P(G`dZp7rE7La54qX*exc%{z#|s`_
zc<@4fc7^AIlt&$v#%s>(nv_1<EH`Ez2Xh#^#{8BK2Q<IEJ9yDqC1gc_;`)lTYcr32
z4KqK{JXIjA$a4*7l~!c}d;Ig>yGy+H&X{;CO-6T4%l-QQw)xlO+_z?3T^0RTzH+&e
z-Uim$)+H|z{B6HpF|(LC@iB9W#jdzRna2~K{ug?9^6#3O2Q`y8RFkI7iY%1LKEis4
zZR5jEW0~l6-D`!lEi9hR>(E&9_WSMp{kcb2D>r*JWV9%9w$J_}EGlks15|-7Vo$#j
z{qobR#vKRbWU5^Zlv=K`A7NO;(s=Z}pvxMj3eH5=|86}BlYUm~aEA%(xc6H7i}JeO
zSkJ|_5w4wo?LXb$k~w+yQ#pf#2Ej59TOrQ-Nvw?@jPrR4^#97vPCCkZsEuEAlEm`k
zvgLCgOYYtkcBA4rTZ?tl-RPAmiyD4i^6Ol-Vt<5SuZ{JCbElLi+xqy-DLSS3PQBjV
zcS`n@^}jzJm%r=6WgooUuk`Qa+L$#8=jT{nw%t6%<$ylRqJKPJyscNry;PhKSa|S^
zro4<&ON*qE{=<$3JB(kSH0(ViV!V0wiVF$LX1p$(!*x5{;U8$})ucTWq-Bitr?k&3
zl(Bo|XqOYUbltri%SwaUCw%f9D;4w#SY~Ye7PK~M>m263&u%BgHcwzxwevo|HO|X5
zW&*qM1&fl63;p8mmA<-Cm>Bz0IQP(-N}G8t5mWVIZ|&{bJG1iBp@YX8Q%#Qxi=Qc}
z&Mi93Yi<#E{LP-}L4x8flLgd{tm-h|-M_&hK}AdNh4~ia&983EuV2bj*r>6nU&*Q9
zTcJzAf}g^17WdDT3H^Gk8n#YAm?KR_a*l*c<8=E)Q|nrGEclm`q_6St#bMogrxi+E
z5xR#myY4c?-&o9W@UY#y8wR#VEcPTFW!?NN&OSAjpYhPD3F3=f|Fw2<ht=+wR`@{m
zNRN7sP_2*a&!eYaNuROUCic<0N%QYq(Je18FSj;4-6fkmGc@p)>BZ-%i*f~?ypC8o
z*ED-t^|_5zXCqQu=ROymEZ1Uvbxox4d6%%)9N8&H!#r93I4GPt?_mEST=tT;LNaJ2
zR+>R)W-6Or{h^OZZk+5g%V$W|$xLx^vU_BCc*@lOTUPve1YU_{WGUU_dFGt(EFo>Z
zAF}RCCw+R}xZ^<NF+TmHUEDIhbGEsd=`VMV3E)3JE#h9snq$4v&pVg=$rbERPkhvL
zvr=Lc(}T|L8y|L+baT7NY~EoZ6lcHi{R0hkExicCM0t+ClWPjLB>USq$HbIg4fSIY
zQPbo2?zH4c7xz0wn_dI)Uo3l0-oIV$P$8^s|HNDN#^pv1#Wh*goX3R(eJmuuwrt%V
zCH_9p;hshKmtg&iX&<^o#am7bo^tsV_9LRUllQEqPfWq9>*Db>8>jAA;QK=S<eTQs
zSKU)ZO~MXGXga5C5Q+#;3gLY|^Er$9>5qrG6#0x5Ykg*ftPVT7R;}GuaZ9AAa>~?`
zN-YxiMH26WR%#s)U)a#9YO(*vqi($?q2PdBb>6{#L%8fEe+A`7O#z%~nS$IKH_wmz
zTDWV*!!-Mb=Ua@UPx;8|w^p3wwpN^Tyn3cy?5-=V#~-{gSS{-xBOrY4jY*$rr)0Df
z|EKjaOO*8X7|1#KR=k`jAl2e|v@QAL|Cu7<7E3Lv&ID9<-mG>iE~pcJ=y`(AZ<V;%
z(KptcpIf*c=}dQysrY(i;)<A^n~YmUIb^=O9BoavSK|11JnO(5%i=rpWIriw(VMr!
zp++e$>F^=}+b^+Z^^bo%xba{@wfjq@EfHTo99jgr*HB$Vz&!3z`Mg-rIj*-a`0kKb
z^tM>o+2VAxPu6dLQjg*!j}8~7xg6`eM8!FD-{0S&ym^nzmIGN+r*jF5uX$te_}q`r
zVQT~)TjW|C?p&s^FG4WECjZ)+$j1hTh6lUSlsZpJ%4Eyr{F1hBiK$}u*^tgDc#6Na
z>z`XhhLUz%=al&;v%}U#Jq;7Dv@=$#==<a>|K*Ldit@4_juDC*gl5j@T5H}TA<gQ0
zBIT0ZQ(Y!j!H!490k(>JSSE>y$F143ec|kOdv(KyOE&qOKh5VpD^hXV;=L{v9pzG7
zhOgh`A2_LK(;^x3=uG9zC-$x@4ZfV=d2F$<az;^Q;Af|<yBGG_CLYi++8lmn*QWHw
z-fL%sgdaV&jQYspwPz~#t8=H0-rAZSdxLq~y{gx1{X9N6e*!J}N+@O7Z8NX4%r<UK
z>)MzDEs{BDZ#ZW!%5iGiaNoMvUd~^}&FtP|6D1RiT&|5x&dxVq3W&EDDp+~$`N0{j
zAU4;JOPGbxPiQsU7uj2Ve^o4$PlAS6&TuIkamY9M+7vRT-<sOHuqAV2)IqnhPmXVb
z{L}s>o?FHIRmDc2{erN#3`;}s`BjXY&vPWZupH_XHECf@Oy3f|$!~JHv|`8?^IP(H
z9Fn&T{<r0wT3&C|w~_f_$Bxdo^ILn%e`%l7KGbvhc0tk0V2-|&zRx|kx~FbS)1R)c
zlMuTt=jM{IYOX4?4aYgv=X_hV{$ulp$2U)`5?P(?lVi}9nSX?>J?q1rr!&v+D~TnZ
z<Ug+ycJs!EGZHE`+0}n1+MTmV6KYMDuI+p-U-qdvW9fN=gNNi4j_E$0US)Xj@IJFw
zN9SoDxxmOS^Wc}>Y7-9CdE7tuub%S4*yw+$%#;HQ#qP~pvgq03-!2NWEQ`MJ_^=y4
zeHhQ=*~uLz(|Yu0)yLl!bMM);M{KT4{P0QPqmm<!z_UZ$9lbpk%5V02m`oH`Vo>L3
zpHgk<*m1KW$R_cCkDXF`WOiJFMODkZ2Ps8NqUw4_Pb&)+Hm<!gxj>qQ+4xRPNcVJg
z{cDHPgd%f4q|Fgd++<sL@UO-CE!=)=-!>gOe2+>0=wnaoLjK<w1qmI0kMZe$QILJa
zWY}@w^!$RdJ(rhutW5jLvYhkzU2gxR;ySA!rNqD~hfgMU2+mQIk^7bZ#w{mo^$PXX
zx<^haHwo~(nXX_sjbrtq-pIg&XQBruo?C37*(_0atH*Z@hl`9>3!k>B$}isk?E;Bm
zGddYvH27kb9?!LjC|n|=CRPw4n4XiMpJN~5_*P`8xOOe0W7lWj-5=D~6yB3;@96PS
zJ*JoXA?A~drJvn7yYnt{>YcU-Fn#ep!f1a*@Zf<}#-&f$1>e^Cw|`r#|M9RjQ?!5z
z2O|qtnNrw{gd`i~B#XH`fzI<ETAr|Gx;R<yqd>pnd)|BEJwI>!&HwoB@_SbWVU|gi
zacPTco@z3^RGV-maLY@*n4g^vS}Yb9IVU>b*&0;C)Dh*f<NI2vIgZ~t6sn46E>h7G
zcw(`&BlC#SA|CenS7V(#1>e>Aad3rI+ZH;;uC$)4?pQowhDgFx_QJI)OiBWEOo3I`
zpX@TNRn@aNHudJcLzg<$=gs(jw<V_ebji;%3c_(=5lLbj7A#ITj$I$~?EF1erxQ2!
zAMnw-|N6lJhOmho3vb0G9ox6z^6sL{;7zH<)pI)5wpee}^7z54zG<U-%LUarn)ye4
z9w|lsdbxLAsQxhv#fCTkllDug=W3?5Gpsh@uvJsv^EdFOX5>=PMZus;5x%YX?G=-9
zK4+?k3sZ}|VBV2^?1%I^-m9-sFZ*05@b*;5TuUbLhfiDc1y4Pl%i}szNPMP}ynXz)
zLlyC}pJyFWXlLE<-dnSp<$>>xh&Sa8o5FW_2{8(uP-E=uesgi!juUd(Q&pIh0vH-K
z>^|HqcFquN_ttpY$DqDxW91zCo8K3L!X=I=u;%)cRi>(XMXqsAyBatwm;!4aZ0?+I
z>zwl={FE*u-`xb|+BfEjMbXMr^_Y|<aDp_XG$kuldc~+Xd0q$I&C=s=Mec`;|CwdK
zT)V|mdsZ6x&0+Zc=f@|@hs`p3SA(qaV+yRk{$!J=s$P+2d}?<ChfChmCdned4k?R*
z1yT3aS-^Mi=1TI327-?8R0nxs>*^z}-y&A42nsYZak#u~Jg;Lp`?bIA*O0I5^93H<
zHmO<P+0U!h*}%~<+2P7P)15i4o!v2)!fz@mFiniw8L^{a;qOh>(j8O(xIWnP`5frl
z<6B#=$Gu+PwbD#Ufhki_p>U#D4`-@U;Y0zoSQRFv37SlSRS)<j3=Y)t*525VIP=iT
znr@E<<#j&~fwt|$9+4>l-Gn%w)8%FC<kw{rcAO~XUQr|1VbQ2z`yq1ci(6Y)&n>+c
zDVSecKkNPyPvPAUnz%t{qkl_h4b>JDXjBsJxU_rOi3yiV79Vk)<)9@kDA2e_u;Uc-
z{EB~4rdc=U*Z+$&3D~9mnB_-M)%kh0Z!i1XpRI`00$u*On`P0bbtm<%HhE9p@xfVp
z1)q{YB2!@H1N(0`lFf>r`G77fQ@V5OpZVUny;WtO&zeV{o~HXZKJsb+i;DtC<#iPv
zm1c3Tm=u9^o5UDF1B_byf0p^qzLh#XHf?Rx)-Hb6@FzV7Zfs1xJ8wq${aW+%(tv|X
z3QRB61*Vq!{yM2TfAJC5PiIQnIXWDqI9(n#o-fzc3R{zreQnLgM@PGtPn@^u6iXxM
zVs+3_`MuKS=Ul#>3TAOpU}stMVcki_YfRl!c6{*mULmI>5Xcl*@t|MM_Euc=Thr=?
zt>Q|zP8~F=KGGp*R`|#TbZPent#!9Rhg^FpaJ`q>Z?gYLYkZW`SAoV3p^ih$^MCvm
z(~Y{(Djp|sF^q5CO?LU34WMNzudc0?-g9d8F(n12+X5Yjb|2F}t5^7N`m_LB7llPE
zhyERi-(R;E)N1GG)e2tb;}UIIk;X4$aRGGs!FjviIUlsvOLaGJc*H!}!0!?BL||W+
z7^C2Z3-t@D@9Zc99g`(}e2x}t`+;S?v)4Gaa)FLLxiQgQPI6Ay>Sam_Osqm2zg?!y
zpLMsB+dkBz6m(0ET%&IEq2Cf&_xJ7n_;HW+`aMQfywU~T?{_|zd;DAFa63Q$4%Jnl
z+d+=Fe*1NRFZ$4*u=8^6piB!gPC+H>;h|R0-4k5_2RQzGJTCuk%6e9Au^W!;vLYL9
zt=^@iz_gJ?MQ_t}c@@1)$D>q1H>dY7sPox=I-zV<`szwYq?}yw?y|R8Egqmva}N!@
zrgb=gt{q8Pe^C{o<G|DD@$Vje-Cgoh$nf;x<ae7=Pxnk-T=(mxI_L_!!^tyr1RFa9
zC+s*8*X$jW(!Ui{$aF|FetLTPHfSqgabt(!9@tudRU$D=pfkp%YKNbz`ua*VMmeNd
zu)_kBol6-yyWeaK^90>Ftn}epbpFk|<@a-q)6R5ExcboKD`=Nr)z?=yL1&Lmk1gX|
zK5>&5i<6(jBc*Cyox+K>*R(*FzdNyjjtAT>xug2~JHbs>dzO7-JOWB|d3(QJ`yi!x
z+C||AI7D^`iQi0KI|+2sugij>r>8&{eMf$MbyYc~w8HoAlga*TLRW`vD|vYdhbE_l
zTU#>A?v`G^ImfbCDXGxpOwPqct)`imj(`rT$&k>|c2#fz+cX1VlhcCe?RjB~TsR*q
z=XgC-JaBy%XZdXV`nrmqNvcW$f=oi<H?uPkfuI<$H7gW!8S&d4kNdhij$SnUyyddr
zX3!;FRwXY4WEZEd<Y;MVIO6(ED)5m~^_o!7g$^tnHUEA-zqT&c8g#~~QbO(*pPHvr
z!`GC*zxVCqae4Ri6_GkjjA{yn6ZamQ466bJ7@0uV8*a_Meyf?^PJ%IeapogV^*IUK
z@0QIr&A(?eiy>tz2Mg#5+iz07NLI-dpE3M)Lb?Bjr}|tGu&x<~$vIC>Oa!H_45kTJ
zl>{8XzA}OPN>Tm5@oN^o9>=G)?OAwsja#pjpNm=66^%c~PB{s3FoF_-=^}W!K0)}!
z?d|Jzqqm*;_kI8W);mEn&2w%T%r;8x+WY6z=_bg%UZ7x8L9!rVeVpy<i;LS$^X^zY
znRd#CL#E<E<F`Mb&qvR-DrIqDaXIiD95W8^m~rw+I5|l*Y<F31^wzA<j<r)VH?sWt
z{{Fq)lpkk|&vSt8q&v^)5tFjM5uTA+W*k`H*bKTX@Y@k#|CSqGGsV0U4!7}!ZA^0g
z{oyeG+NiBrP0CD450b$FAcJt9+JWO&*X@31CF?Ks$V~5qNuS(5&}}>?CMXJSj(OJQ
z06JbZW&K`+O;Z@oJymR%Nvi+*b-Ji_n9h>0Q)`+y{(QTgAGXkm_4m8o@82{q^9iU3
z3NX$W0%gO)9<Xf4q1g!9S#SM*Px5)&?=c>_QzCCG7koZzZXNit)?y;>Us>z2E!%Q$
zbIsxCXz&N!ezjf^$>IY$pU=yFduwa4z1KzM18M)XLRa1B64kzQaSP~h=t7;3z2^5M
zY$Y~Du+%t#ZqEiCSr;|mu6B+0biHSt-241NXZzf&{eCyyheu=Se9-0BGqv17XG9As
zh^)%FxoKP4St;$vO(`up(^qa}u_}F)61^?QFl?ho4g2F$+UrF?b-Rq<gPD7-$5r3-
zvwoYh`|Y;bf`@iIpI3eB*Vos%pc{(rFZG^&F7WN4*fmF7ciaxY*4e<3GULDu!{j%u
z;&B&_Uokp!v;U^Cv{l|63(!K>;xN$mXKC}iEkR4YK=*dPo#d_eF?nmKx?l%S<GZ`N
zZ#(nbJ~_5@dY8C<9%u@~_QL_@i4P~_I;-k!@{M^4YEN`I%r?sfT^*!%EKV~DbYs=i
zIa5ksU(0>EXNrFOJxi0fx3~9;2}Ei$*(o1*<+`)zX;1Rvy&;QSIKSH}t&K`qw^2pU
z=y;fAcLPVu9EQzT_biyE8=Y4DesB4SwNoou1%Lc}K7VcK>M*nFZ#n8l9u~&^cE484
zt^fD4NsUQqLNe3F)#6cGPxvK!#H6%u_5xkbr`X6TthVFEFY|j9$}QJUE=l1id3Wcg
zTff}fZ}${TZdPC1Q~5b%(}k@{3QUp;0=ugghIaEX=qY%2cE2eI1Knt=sN&!QT3!A2
zR`z<{g{4NCkxU)jhaTUs`Ss`X`P(zo=grI!+ZD&+qQJ}&vG>6j4ZrqFaos!&=cX?`
z;`&T-HH#qVM)L<xCR!Fhd+|6^G57u=&^?(t*>`ts<(0R)<7fZ(%c7Kp)h-S!mwXzo
zc7u*5yrI5yuUKZ=>Z#plm_s=)Dj&Fc(@W_=Ig`v}sV_@5ihU953H#e@@=VQtUXHSR
z-xhwm9|v;F!nnj3zg5ny`E)Yx=@owMWl=jh!u|*5)_OR^|NWA<c!gKAAcwa+Z@28L
zc@NbEmh3y_F2CG&_A@`b>|0w_hOP)u{KG3^#9jaEr8=k-v0l2a?(Z+Nk{1`|L}?UG
z4F02K!^6__MTnC*|K<dn#tmOCZn!bAhWl0D0znS1c-M$EaeHsgtA4k0fnr!Kx8j9$
zvDV+;&W+*X>Etf;7xb9u5D=%NIcw!@W*-HeS`(czmL1wFUvUa?IK``qtjfN=&Mg1l
z9+tJ2QXLfo7Q6AjzP>*GoYN8&y{1dSA^!J;I1YIq+5RD9;~D{o4<a*5L?;C^Ilfq3
zGr#pmO)Z1T@>o^n*3I>7A1&(s{OEZiuOHmmUD5KTTCl@efkR)=G-(TG%hLX~qkS3Q
zk7Y#2x9mGL{mJulb64AnDZZKX=HQCR&CAxt>@-rp<{9&ZWj7bEaHGN=mqSOQx2gC;
z9ISG`X_s;aOVfq$=78f1w(g$)YWC@GQ+Ip__78|<@>H14Y%$?L$jddtPzSze&@y-p
zRlUYMri1HD>Tj=@mKDk;r`!=Z@s#0Q?@=w&43<Ne+z%(YU-;GkYPL<I!k4QGR}3pZ
z?K-SH0c3W7y-1@7=aV9a<q@TK<ph}$UoKAEsH}8X?@}7u!u4zm`zF3~(Uh7GQtGks
zW65rgCq)e1`#4mbpf0|YwoB~>)C~#Wo9<k*oBme2aN_N4;V%^xCY)xJVX84w<c7LI
zY*vixlNk;Izp?~g&3K%~Q}S_VPJCy#L%D3|J${xV%Z9%R`(Hh%hdAQ!e_J<GpQ%vQ
zS=KH;|HW)uf5df4^}HN^?#2q{AKPx{ZJr)qcXQvrU$3`Jnf}hF>{h0F_3yXa-%bhk
z^DMuXdG>w%|KIat>;Hb$J8xC`>c*Lw#=+<QuUfrsQ~kf6$KCqn_J+o--~VryY3{8n
z7TPuUYrp&MoO6T6&-$&&>iGTpzP`D+`9jUl9ap>c_r0jQzc$+Z_2uRMUZow^-Gfir
zbeoGG?ep1|YUSg<#D2-*IU%1PXrFVJt4xVAdwqTV_SmwUs#kL^*VQZ8e7{$n|NHIs
z`!P3zm-%coK4+o)_N#_hyl=JYqZEl2tF+mkGftfbN8L*Glhfu1beK2T|ND^~y(y)0
zYv$#&)xUCYZ8-_LVoKULt>^F8>+xZ$!*oF>^S^Bo_B*jk)=^M=wt4=x`u~5g%hmlz
zRKI4VsRt_2*6;l`E4Jq2(QU8S?OwLkR;aLUgK%~9wwz3N+0rRTj{e{3uxDdffOGD8
zUC<F^ukY^O4!RUtD}3FX7Ma|6XQz17pGd3a(#}3TO?O-3VYc6YKA&G3x3@|xrLa-<
zM)QdW+{c8(>s};&e7zy<tdzOt;UlN@_y2ih_wRVc-q-7PuZh^0R4Hj-xCK;s7@xNh
zw!bV8A2{WC>aGHhm?hmyK6UCeF5-J2XIph+vcKI+xrV7)p_}&A{@x`n>$D_fWl-ef
z&K)zXN>`a?Tu{hPT^1DZ|KDHP<vv~AA+N;W-%FWu5_GC))|C~Cg%g{0XsoflSNU9a
zyVcQEqS~Ho3N}nK&Anx^I(mEFo;07^?_ctRPLus;!{PMn%VqzyWp8gaiiyjm&)X~{
z9^G`|ZH(;91=at4KEJE=8+0^^{@yQ>bmR8ic(?C&-s`KYr|(X?yQ|bMVov$JN+EIU
zHxFD&^d=o~)myRpOn{(<Pt2Wy!@Qtom_>BI#iNegLyOk!`Q&B&^U373&h32fq{8$;
z*B`Gb0Ue0??my@f0Z_FjIO#z52hcH^tED-bT!bGz-S_)l@uH^<%zOo#H&2f(i@f*t
ziD}jq4QZ>A6=&z!-fp#fP!PH{>T0a>4~OM`b9vH1OPq_9Qht1R2)dtr$Nl}k-|b!(
z2db$+XZdbRI?A>E*C){7!S8mzf4A<ToXk_$=_Kab{T>$o|9t-Z>f;e%{~eJ}=GXtb
z$!GaQ;QJv38;yD|*BG1ccZxxciCd?pYOi(e7VA?st4s`B)A8YdoR)^pE6|CnP6a<d
zJ@peQdw;K1d)|#3OTER9Zz_3t3DokHHb`)|cSh>mlfvV&&(luFS3VU5&5p*}XI@%z
z(rlZUnqI`s1+tm9d!@~9U38a!`zc}S;sqfgjB_&NPhTrNc|&l$?#uU}BUE3v$5}m_
zkqkPJ<l5Hk@bB?oo~~ZM@0Q(<2hD4L)fp`;vUqHMuVV4X^qZSf??xz|$$dVzye##C
zyoA2}pAXHxGYk&)u5OpBIx)*U|6N^w@c}M%VL{ME8p5+%II7Nb)SX|W`@QJ?_xttv
zPft%b4@=!)cJbr)i|+C}tLlC}ou23RV^O!>ChK=Ql4qy;YCU3_cRj9pE%)Ikm2Gd=
zxIE%fi#ne^zxJAKdd0lZH4ztW)sw<!Pm+vp?d-1j>a%3O`sHxpllsEfSr+!qyZhzy
zBvtQS<?KvJ$7Rb)9)CZ?t#5Kn_r3fvlgFm@UA(oRyB}li>%U$Nzw1@;_0`q4|9-#U
z-o`7v>o!O7v!CZAk}vgovft}WKHj&rna@f?`0Rv@HpMsh35iQ)ho#DhGPUw19Gdsz
zVBu3%sr>V-582LeJW6@9{eB&v{5frYJC+mc_y2o!D5c<wFz;Q^{ePxeS58zYe*W;}
zzQuVRZR2e3LkHDVxDOsUyt(xCHN9z7mzH?G`_3`3m0NsQbwQE<OH8|jg5hQFdp1wn
zd8MDp{W+rrx+SmDPfEXrMQEYhpS%+j6whfMKdB$LXGiUihwWwOET8W%nrT}1e((1?
z`wJ@y<|GFP9%bb_+{iAMq3qUEz<2LRr?9O1n~z6WotV?--ZY4_`gs&|4(;m}#&c?Y
zHhmF~kM+*wu=#SqIo9+iXs1<aQ{M!cw55XL9~3KfKx;Q{r9C*%XqIt7;rWSApL%>-
zJGtj*&q+^<E!?ojMoc#<BtarvFW%^74WCM~`<`uQ;`P7XQ`jfD`U`*1?{9DC3in+0
zySe>NQ8zd5r(bn8w>chL{CLoOH%@U*mXoDKJqNpt#Cm(3hz$q6G9D@xkn7=hF=Jwx
zc+Q3OanA+aLrxjxw{Cg&BpzW)ni?R_qB~i1vbz7hRp&*`{)MfNd;7|Be(IjbJB<Go
zT+y&LTdJh@;{CiC%W5^c?O&eWn7nvH)u)^#^UlN>o87B;%xms^cE=Z){VB)76CWwX
z**@NCz2AS?dbLUMYU?<iWRu@M`+0T=&!X?UUaz~IW`D>0e$8XGQxeg8+-Dq62Hj@!
zF4k*Nys}ON>qE(NzgspQ`n}R?sut)5njN7oELGsEM2i1Lrq6x)k0<C9sE%P-xqQXC
zeJTR^491twGUrr3Vrrjrvo_7ctxx9V8<!adpL-9V<=(8psm^)4Inqb}VS$11OUt)^
z<lL{%{+MVsXJ(MxBNZ7H8HTV>k24cKGt4(m@B3};$IoZNxAS|GJA>flw^P0UR_-wV
z?R6;gxaKj(Ly-&S*_<hSv*!qpk@1m@|Bt`#($W*KThsGkK}BbQ#1V&oym!xZ$d=tm
zyxqZ_<7#nX+Li4KS~!kmel*+t$mdhgmp2WrokFT}E+{=*^KR$!d1iTcES?)2U3TaQ
z>l?Z1Hyiid%zf7=YFvJ=r##2*<FAasUtxOhG`nP5x2FF46<>VTG*7gz&iD6(J)x{~
z-YrsLv7XFq@%qZ#Bd4yd3SIr_(I3s`nbo)EAL)|d+hK0@Lf*pu>8Yv3`{!Giuba*D
z<8i<J9WRbf!=8+NUoLsy-5<FyIrX&k;g84Uzb>(_OrB-)!u!vWfAat1LkbVF9DUd>
zpLa&){l?>R>*n<+hk5M%-yQCswsz)(2S1;xetJ~-<m>O0W8sdElqOcGT@vrQ6fS(y
zd@iVf*!WG!X=VoKx?E|0pJR#)di(zrZJ*?r#AAH(=n;p1w&ET9EG*~CSTsAI8)-{+
zWT<6IyngfW!Q3Nt9%`}@)q5649{qkS#_G0WaOKlYwW@kXS67`fH)46j`=H`cQvmxM
zkF*anC2!_#zx(ON#|6pDCf%${Gp$Vc)Z}Mkc)G9nw2yxx=kXRvhqTuoHU}yr9;-~=
z_v@9my4k)TkGQw1^xk-o__|ZoKSsg9hP{j3)KAEGjY`~)9Hy_2k~T^%Z<tx{WNz`d
zvtZ?)m64m%DmTx%2a4f}#0^e|R&`8|*ty_bXBT&vX@qUk&N(~ogU$`x%K7MkcL!VA
z{K7XUq}?Zla?6<Zvz|-LvEb9UPCF`?x^bmK;X!Y`|6J|m{QAfL7@z&47bow##s2B9
zU5joA`o{?5UEEome*HYh-^IFnj_gn{=?_p1`}L#RsCsfn@R0-2`Fle(td6m5UbDt+
z;-`MzFj0y6E4|y&FExg)yAf)7%pi46)vJ}PeGe-h^DACjAHP5M)rl6SubsZGqT(&f
z4C1)FS_F*L9$lSWEopAi+oAo7d3CczqmP@4^*$~k@y;v86AJ^T?3?AW@8upfj?y#v
z`tL>6R#t=yIi2~D`t?-xbpyYO>7pun5jUM%KKZHiO!)F_cK)sjA@jESJgI!7^exis
zhG^}SjWH1~GOcc_#zJE3($%h0>YG3@_O_FI4$Gme8GDugEL^ZywzBe*!qawkb^gF<
z8N!|&+;Yp_7;ES}wb#|!zvIBoLqF5grc9nZ<Dp86^8OticP+vu?C7wqGu_YJTFlDs
zUz2lw+oCRR2?f1-_5c6wc{6ja(-l=My*<)1&$_x?5bH2Fv?OAy;=Q>u4G%4t!KvQU
zV_<y5ea(&qu}S^YQ~miC8tZ&LzO3m8t8per088I<pJT7NKmN+t^ZW0o--~W+v@LWz
zV`{wc^YioNiY_g#PyN?OJt+9}`4G4Mj>vN^;YI@DUqru2h)nyG|KYs78HfIn&P8=C
z-a<}O?NjvcN%V!YDR#9e9P8^n^eQ@}ura_nW`j`hjd>d@zPh+<IK;(0PhBNUpi=H=
zSGUV?Xr?ieL&`Ki-=+$kwwCNF^tMkpQ=wgJBmUC;wy?O5K&5-_<$FGNHY)Z0_;7?Z
z>G!qh{L-VFPo1}zw!>r3ch4A=b6(+H4vj32Y!`3~i?=Y%sd&_x$2t9M#=SN5If`q9
z1f-s-&S3}>*fU{Pg|E{aQ~sp5Q*lYx`lqtzGk^RhBb;`(vhw^a)6;KF6&{)>7hTfS
zi*QU(n^Y?h=M*CN@3C%qHK;sj)c6!8vS-f>-KXk-g^dkKp7*TJcGquKI_x8%uQbQs
zDfr*N-}&Jz`_og~Hf)S26qIIb-h6cbP4UCrdS;?xVy-hpXCJ%y=Dn&@e#c3Djiav@
zfBZEuzAj$GdYigl$8I&BKHu4_t=3QE>n)Tl)V?&j2raCz(4O+p(uE@?jCpUxhYCJZ
zrzX4B0L6{>8>*hi@9g*+=KGJcsUlS%%;kUTCgzR4NpF;sKCho78X6;DcG8izrPWZ_
zXVLr5GG7kOd31Ght@eg5N%wC~ciNHqZz>`RE`4)-xw`Yo>~q;o0q*DH!X##JB#6ov
zzP!3OYHQZJ*ds^y&fAAAn^}_Bvw_nZ+-m&yxm-xtu}7D$FkyY0x?V;3C!b~gpY}bO
z=@&6Y{L=JuWhX-7z}-Nft*buu@-#NFZP-3jgu`N;&PJoxj!Bc%_>B4Wr&ScLNN#1-
zFNynbCP2w<M(4xSGjDj*cYHATYSw(L`HWj~+zp$Qn^)X8gtaAqnwN+_n_;l|^x-M&
z28z~Kre0-z)mz+r_(`kl(oIDN&*=DBtu}9&_uznl(9wUwGH)X09XV0Nve5kWtB*a$
zn+#OL#4T7`BK;m+vdnDzV_SG|6~oEf7kUr-dGNe-wd4?yF-+UB$5y$+xrI5=_{=|}
z$;W!6^bNwi3tA#(cJK;1D=4{GsB&!EqMp=sdF!5Lh8666I_H*(8y${g_{Ft3s~|yg
zf7;nudHLMh^7lL)e?~s}q$<2VcGAyUqp~B}-ZJ%vdO41N_S0UZ*JFE3L9yXYZNhn$
z#N02AM>G%3`!~xY>FVLz7tUtMoiq45YyJ)1ySJmSCcF0g-m<WI!>-W6ZTO^BB&a_m
zT(4lx3iWf+wY=(F&wC7Cw!W{l+50}`gUurQs$^wBxiv8gXKutdWjJ0ixb{==sId5(
znU7{ZXwBH9I450ZvfjN_@|8LHHG;Q1q9;8#RosxSTzmR<w($CSoi}Fr#QUo3_lXg1
zv8pN)7CPY~klZkp<=;8$OV#Bc<di<nN&nRPUF>huwzRKv(=|`tzHoMiT2e#0CKJ=f
zgB9P8u%1u)rT%yBciz>~YvR~6!Sz+smEe%@cp;4phR16@AJWoLG$~*y4CA(Ho;5ki
zB7c61^6A6<>}uK)7OHpTck3(5i98D4>$|k2_Cdf#&U4-$WrW{7uds{Tv!~>zwfhU9
z{@w(y_8klKEKXRMS=_wx`PuCJbGMrtlI5y%a@U+S*!5(R_oKvu{q8ObeKV$}-jwOf
z5lDR|y!@WEoJoD!y?gxY4%W#Cg+<LMJi1ab<e2xL+4qfaAAQBNdFvI~#1qFVlfKQ2
zRBoGIcc@$7;-gx{xxXV%YH3t%F22%SYjUGG`Gh0G7vWn=7fd-l-N%V{@&nh-TN6E^
z4|RpM{Lw5sHu>_^7wvN-nuUFT$SGRfJDJcKBK^GmU*qJa!%e}H|7+ZO+sXaz@XO;f
z)$h%oyei^k!W+T9_JUsXw#SxlZ#158Vz{U;d7GnvMd0zg3-<ZWm36ZtOV8~86fPm|
zcY0C1a^C~b`R;G3mp?wbT0ObXz}YEe&*Z%~4xG-6>ybQGvghMbFQrHJ^+_^DGab6Z
z&%4~Ry|{0dN8HR^Y8<6KTmOP?Cs4QC*mS~p4yT-2`wSH)jjGOa758nQbJEXj)H+x^
z`-qq1-#ML<EZk15A79wk+ZG=DEc)=2aRaB!5!>^h6qbSqXeLy3y?W)%v{UB5K9)sZ
zKl>aaeq}_w`4Gz<*m}uNfuq)xqtvJR@R5@n7VzG^xz2ePWb9+fYSF3wDV$G|7=+h_
z-0<0VUEoNGc$t;=3@LA&N88i%er5cLQmt=|e-kkO_O7=Uxu?1l^;d*)zW-w9GoxlT
z`)9uWU#`Br$n7M%`R*?v@t2Bvg%joaPN^PZ`O?r=@R<F`7w~AJ;Do%zS<4)tu2{&~
zRkHes>%<MY#gmV?R#|9G=McWYY;~wtUf}X!@Ti%?uHIEMnV_R)t!f>A)`E+w6Xo`d
z9#b9k*b7#bUjKVhL13Dll$iCRi?0{urh-SeB;LkNne`Q{_R1~4@@|KWeRXS=@#r_k
z>`S@iX{uAUWOC=HPwEhZFV0^p-4g}L2^ZZ%yyb;YJZ1Q1C>DCw9Wrp%-oLAD)g(pG
zSft~M<hEJrLN}j*+IdPBkEW!kfkyArFX=s%m4ghNDcjh3PZM#2_%VcE+o};9Ef;V5
zmUlHMPdLrEMopm6g#$8F>2k~GI?HUxAe+RSxCys!JqMXwbo-l@EemK!&bh%~Eu|3>
zhbNpSukMf$=5UJVb&@T<)6=L29_<r+v2O9H-;EA>>>K3Ygv<Vcj%NPYe|$yTO3?5t
zuaj(WZo9^P@GxRW(fP@5GZiPCW}G9&JjL?`bj<WZxrL-eN5M_dyycyp#cQ2fxw1A+
z5d86S`TR9$XJ>6IdU|S3gj(T5;Wt_)J}gf@w5&8eoaqftS{&*6lS4Ox1|g%jW~HXj
zt6Wz4=0;$zxDgX*;QHib_1ix_J}yq0dBoLk!|DqLf*gmuRebiOdVhk1uKOq571m9l
z@DhE#89Ge7;9+R(V}TWci`%}wzJ9**c#KMCcT7O|%!Nt<Ez><#G@PEX1nTZ3(gEfy
zeGUP?UWJCormhZOzwP<FYQ2J<(1%T&Te7d80}cK-xAUEqRO;-WvoQQ%qN2c*=^hak
zr~95jO?VO=P|nipFyWULQ!;2;^Rlmb<mF|)TiKN}=AJ!sBiS(Zlt}f9h3#wV{{FHQ
z6?-sw2S<W>(A2-K4bwX&ar~HjV4809pSYttzFv;#?)DJ>(cv)Rn2ci3k(c!!4zh2{
zx~e4~7!oR^7_ctJ5;Q7x_utHzR;Q!af*&bO47+R!y3IU*q4C+-*|%qzX6Ia5;<@d1
z-tNwc96JOiuL@m#3pA5+CD>n75OiyChYVw9_X*RTJYtN39^#E`yizxMB#m?4@BO|_
zeO|?(RuK)?*$1wM$LH>Tv#Fa`#=_v1Ldsr_4u=#@j~JJ2FH?7LbU3VHkuuNA$=~~R
z+UaE}CnteV-&O9nnUu9{m;C~kj>>)CZe_m(O*advda+#L3XNuQabO8jRw$e(Wq((f
z3AC~zJg#zSuY{peKLgX_24=nufs5TD=USC2`KZlW_W9x}>vua2M{UoO^<~%;1=74_
zVRWqnh|%S@z<au$S;mD0xkegcYi7(osQ04WRo}P#*UST;+3s#}{cY*<DvzDN8gkbK
zw65bZ%a)>vg-5_^Jl3%6Du16>`|As6LB;K5zO&z4^48zlC8~XESLy3DuH9l`>*Mxr
zn5DNniKFJ*&GfQUn#*?-toZxwwto)TtV=8^dP;Zy7=dPSM47(dDenLJ;^JXWu0DpC
zeKk9|JA=B!8bOB!cY21co&whKibX|l(LLsr{Tv+*6FI-Ux_bKE{{MBeEeaQb25_{(
z*X2Au-oJfU>1#1d|GN@8OwH{4W$uFee?FUiaMg}1ZP1m|l1d7N6BRd{3S)6m_`@PF
zSHs&KwiZCB=KO=D)8mSc+5LL47<5Lmb$YPoAC_r)v00(3LN>m<y!`e>cX`>m=G29t
zyBbv-93Ck#dhBum1*DK_!0Iqv<(OA@iqHFg5sMWMV0wFN>t^LXi$hi4-be;;hvb5i
zi-$d9XZIK5&_2+j0<{mIsVrxH+Z5yUb3F#FA7<N?y@_~zd;9vc^K7lb6VL*Tf*zoi
zS3(;~R)XzxYT(@`9#hbG`^j1nJEqsy*KY?U$qk8zL9>4kjRV9w8#p=~xL8#5f*O`b
zyE?GAEKmSnyc%2g^XayXi%N`KijC*yTHk(lcJ^I4X;qM;1RB?Jdc>@7?*M6K;}GaS
z|F1jm?ygjY^3<8yOu@_jws!09yHR_2QOV0oJ6E-x5@i$=V7xChVaJEu%PW$U6qp><
zK=<H8{r&Yd_v9qiZO7%RS#FA4wQX~Fduwa2{^s%*7aU_i@#nz8rJzu_Fi#N@5e`3i
z;@`i!zrViCD`4AAm4f@V-*1Y?*CgiL3Ks%dA*eB<;Ye#$8_44+9S6?a|9@k*rro*f
z$HVsY6(Xs#d6~8-t`=)?maX}4@TNvkD%kxBoE|YOn{I|=3JNqX5O^?K9F&AFE_P>M
zdTLcVBg;9P&py_Fzg&KMOgdjg9^(7A0uy!wd>3F86lmlTdJv)*rvF3FX>Zk6qlihH
z&WSMg&8dC2^Ev3YwbLPjr@}$8?d0t6NXf)k)7iy=<&Rgwi3y6|Uaek#D|`LkXV<k>
z#kC43Y+36yRqNX^>HLVfR;5S47yr5_@G*9Bmx7Cp6HJYZ`|WO3eS4F6c9!XBr%WxS
zSQd-2Z9z-DuI(;=Uy{1A1{7clS6Ec^obK*1@?&v1pwDuwUq1iuudkc^?S3B74-K+?
zBrwAuvFUE<^;om|e>EG0z=7rgS{Bi?pkyW}*p_%LD13bE+OE><?_cv&>xC26^E?b-
zX6M@inku+IHS{gWmILlADta|nBvy5SPP*sZptvLXc;CA(8mjfeJDyI9&iVT4D(E)L
z`tXpg!XPW=gD$U&Y+hldq`>r0?ZUp=YS4AFrSI?A-f3gIv5VjS&xLc=?`^*OcJKXm
zOZ&jI6|X==>V#U*!h`g6Laq)hN<Ixg{tEk99Gs>TsdW76^1ltr&HB6F7;Qhb1bnHl
z(gaYk`lRAz7AS^1W;#sQi_KX+w`>z5Gux6m(~Ugz8~4@zzSSdX{O0NOc)$E(r+h)t
zqU7Z8NJ)uT*Vxs8<&X1&>G5?NoB6Cx*!}-gygf7Gq&&;Mf4{O<M{Qlj-5#|2$70_Q
zZb5;@2Z9rJaKz1Cc}z)xNl^iu2tn6>f!6JDtl@0uJUiPQRH8&}&%1jlal#sKGLaFO
zu;T<{iKr$hA^-pTeLm<K=Xtf?B0-a64NqnqSP{7R&Bx>N+h1N@{(Og;RvgH6O}-9~
zly1CTeyh8IgJs5n3k#j!P7ROSs2RMB<wn<o(778-_U$>luPe6f=Fz&}Z_UN|zCP;K
zzXe*!V$&Rw3<`)3f{dNq@}_O8l$ewRY?+SBRj;{Q`F!rRMXud1B<Cx4r=Oqq*6+=$
zD=R01?ji*pMh{wG@b&$Ddw0{Iji5*nkYf@Of0*eV2{OTf>CCk6FE1ZYJ3CACz%BO8
zr@+%=6%Sjt<=wTae$dGNX5(==W3%G-J0ABPH1XIf28w)nP~-<Duh3FbV7jPMa7;2i
z;`B7#x2Lq%pW$i%O(KHUVJX{WfG!Nqx~e5E1wM&gzWz@lXrkfo*X!}1H5R{rzu!Ms
zcwgP$s>l0yrOj^a|Nk$0wps2b(AB5YbfaVDmfuKZe?F)9$h&ja?{h#`Tq(Nmez$A&
z+ikb=!d8W7YRB%{@^;_vcVXLdB5x=6+vc3N{a$kamqz%yIaBrH?|r+OF26cpVbgB?
z$(`%-;>+)rZYzB37JlC>_ZDazeQnawu62K2U0t2Nsp6?FC=M5@DHIC6dN#EXRGKM#
zILI!4!&N-?iQSs%>%QDAzb|RuEv{eo^WTTV{M$-i21Rennfdp}<NnG%6F%EMTRyu!
zJ3jk9`$VS>#yZgbjVw%l_KO%l2CRwL$h7*DTj>#YB^JXbgUH=wYlXG`fadHuC0clz
z*b<u$IKEJ*2wM}82%75q`~CiXK8pto)*lWq-#zxdncwaP=mv%Fle1o3T|NElo14X}
za|9eYmR?&MeS5OM-OMb(UGboVrR44KNNJO=KIop<KQ0TL+xf!QMw#yZ`|bARRbq=C
zf==nR=N8i`uy6UHAi`(;#^8C6e9;NTce|x5URu22;Idb5VRPaL{POqv{o9LNyXOQ%
z?I>6%tWwj=6!u4^^2x+^?1Garc73_z4Z3W$a=P-2h|<LKN3Vv*&&@E~<p*+s%K`=_
zA@NsYpd|KynW>}c*4Aw6_F17VO+pL3<m>-zto?LS{oBjs^KYfkuYDHAo^^Fqs%iGM
zEufWfSyxs(oRcT>%s?&7B>}X!>-VE>eb724v-EQ^+gBZW_TzD%^|?O#e-*2Pm-lfW
z)Y6z+@u>5i_8pb5lv`V~)BpbZTD;oK3uLtd(@Mb!J3M;lzXK)J#w~(7J|2^fjbmo#
zE2-b4{$TI-dz-)CufNYRca~Z1tgEZT&)2@_z1&x@0JQyV%T)O%J=65#-?dx^EfOqv
zP%T<x|K!PJ|81Z)o#yg6Nk_ZI%hfhj9p>WDwgNRQ_Csqa4}MUcUJ#-Oa>4{7#&7Zh
z_dx56cHaD9e!u4OS`U+~D<`DPa$d-!EIq=ha0WCjJKL&sRrJGz%Vx8m+yD9CEFM*Q
zT((?g-pq9(pgbn%(a~_k)oDh_L{J%?(#Ie@%W~4UrPJez`tmoYoxO8DGJS4nMuz{h
zEa7u=I5n$5vt<18dMT_O`Q4y7**xdnlR!E<9I7}xVwSWoE)oP)Zc8{nq`osuKDJ~2
zw%pshlmlm*=g%v#+of2^R5KT}WYnzeO+@zneS3dr-rAD+N%AEhsLT;)T+87Rv%(o%
zxlZHckv2Qi#xMWQ>+Ow=i+?}V2wD0@_`z>kW%s@kdzF2rho<kI3aU~ZSi0OC9xcka
zQ!*Xo5Eb8svxoWZ|7`f}5&it!+_zgU`*~aO-<@E|l)wM)Hc(;p?EL(E^E(C2prr{j
zwS7P<kvbeaI6Y!owj`!b<LGFp=jf5QzxQtM_qgqmv)@M)T$((op0nUl$oqSH@3ynQ
z-}PEA`|7Hx_1ddvfm%Qf=Rx<}t#J&I6%=UvAn+i$Aa-|I>HWnoE-&w&Tl?+iLqk2L
zX&Zjdp1k`<9ozkbAATQaSH7TP6v*PDz`&xS$8^DC)gq1#hYuWkJ|2^Pmwo>E{Q7-g
z-`+N_U|Vsll0~3njUBI~(UDmunMy{WSXW@Wt*B7A@Ey2elc{Eqbwy+Mvsu}9Gy`;_
zxA_#mJEbSi0@_dQH^nI-rs$;V&J|6kKr!9u06KlZ#dzf;P`RV{;mKtGT>&djPFCMt
zFe_)7{q@{!ws~_Vho^MTE!*(-yH4KQtoNDa^CAy+z2DLtYgE-~Yx&q*`qDp!-LIY$
zy}KoARr~DUpYjuiZgNla=Dq%ByX7zAwU<wdzWw^Mf6dDUt!4R}yY%Ku?G?N6NA&gD
z+_$!Gcb?|oRR8bq`Lexv+e}vl-MY8$W5Mk0Nqc2)W;-@6TQ3!G`EUImqaDxw=3kHa
zKD}<s&C}PSZ^o8y>3;n#^}G4{3~RC5inAj=pHkWbx|Ov=F-SbVrqJ)z0w++z^T2x+
z6}><AoL0@}=x|8j@R@CPw$`=!SdV1b?y|RQuHP0Gw-&v9@SOFsHEVDGn7{Y?+xy#|
z%|Cl>>&boBwx=##a>TXyu=nk1bNRRxJ8rD4FpR#rf7#oJGuwp3PyfG>vArigZ}vaq
z>W`o8&#dNmaEqx}kb7f`s(*|~7~7+#H-7Igx_-@a#ge~2p6_?tXM28ShV8j^6H2$m
zHEvEjyJ=VHYpMAE>p-`vzFOD>cI$eOTW=Yyn$FST@PGp}0RGOJb0^pAk4Icj3LSm(
z-qGE<?tR_nV^Vfs)`qU$(0%rOq-|p1!BxkPosG_koWJ<ZY5D8<n~Of)Jyk#F@&7kZ
z*(1B7Qnw3<#~uE=_o2P^-O6o8ueIO*`|G=!y56?%V^976CiwgOzq-zP>mJ^`-TQ^b
z*36hw6QMb~;_X7qx6+`EulF^7zF6E}6vZ#92dbg!R1^vy9uEtg>*Bz|<o;l0`aHuq
ze*30QSRFE9M@8|$_-julww8VQxBKSv@-W|sm<@{@A}%$2{=PX&wCt{1OwPaj?!O!J
zHp|9Wnpgij)!eP3w=LXl>%7lzSI_^qv42<S#$D{wOFXvc7~WPi7Yw{@qIqA#(WUIg
z1;y~QYm2}kG#%7Pys5Kl3P*>-1&%qz=Pb`%%(=YG_uQ&?o!sA4OxAz>-|ng?@Z<AJ
zZ|&Qy>TjlQ*pX3uM{e7L<@I-79ol<VD_2=BqBf)Ujhxw+=Fo44ncbs~u8V*2cBe<l
z)1>OuH<gcN)Z_NOuU(@1BXh6szoJsP>(Ns0v!{O7nrD1Y#3t{Kg>!)4EECP;UjrV3
z^4tS+CL!^<Y{9GUEG`NYSWZpX&;R`Ftnt4yp{MpQyuJE3_gubhVaMM*{I_#2@7>vL
zGLL1doTdq=zbQ>{Hl4kHz1-%K)x3A@|LwfEET(?O)wjR5-u_X0b;eT9?(Vl!H(vKG
ze*1mv?3{~#P2a4P+#k6<y#CZ-tHsfx)(`)O85bR`y1FV9bd&Gzuh-*?Ls_SSyO#Sv
zQFJ;jaH)#}OOxA!zu)g~XXBN6vgOv#!;AE)U$IMD{tbV9uO$BU-93|5-=2E@PlB@D
zpR00td-s=ShTOZB_v5@*>AYO)_dA+%Yu?P*^H<<(*0inex8CHl-~G6BZgEKDY>V&b
z*B)W5R`^%5W14Kyahuh9$_sx#`MuSzryy#|^ha-Z-iVXj`Ytx1c>4P7E6wHdcvnv;
zi!77)xwrS{kMhsWI~Lg0Wqh7fW&uf3te}3+c5s8%L;%!u(v8?~;D>Rz=KdWKe_pd$
zKU(+m9mlQr?^Y*@o_dqBcln>3@;!eR#};0?XSU~X<F|9yv)5ca@PGTm+qZLiAOHVk
z+8(jD?*5MC^zilfV;1aCSZ}xff6g44P?5sG2ubt38}6{}`|EwLaJxb7zZ*)`sqg0R
z6A;%9U$;fdG)tl$v@NEif#Z)os2#xzir)!rOm(-41*@$tFZI{kcv1fEvwfM46~eQZ
z^zTV;%)PnksGsekEx+4X9=g{?g>B07{dPC&Dbw-)7r%$yEIqGV+LE-t_~F`^4f>0#
z&i{P({a(4AkZspBVFT8w8{hQzmR+&szEf`Aw`R-g+h@*xH$L@l+v3_f_fYGM_d=N&
zTNkApmc5Cn{&q7x_tB9~*YhsrU7)@(2dF;U5STiNqr>4F=Z~*jR=f|(+n{CpOuAjC
z_Uh_gvQhh5_WnAWwfpl_`P_%6c*9n{Id^U2y?gJhC2D5t{XcbdmFes|X>Wc1=V}JT
zIP7}1m-|ik)7O*#b<9)O<I-xbd9D+kz9!*J%${qq>DA`~Q`a27Df;$+O#ZWFc~-hw
zzmt7byBauHnj4O|8r<^SD#9qp!O$2}|6GZo!zs|U_PLVCSq)_u2Nok2het}z2~*c{
zbU1wBc=C(;?nUK!wcTG^-@P#o?^IG?I;f;jD7fZZP_C;3OO4-ylj`%gfNoKLa&q$9
z8_E4&D|18lra*>lp3O{;+F$n<v@6K(Sy(JMnNL(yC={HzY}!I41*V%yu(~ei%nZY8
zn^I5bh^{U&@<=$;!g+09ZMC#fO2==b?a<c9K^7IgE5@MqfdVrNXsO5UU$0ib{qy<!
z_I<U#(-yF#&eUbPyQ_4wcwEIn&Tci|St+X{rYeI<zeW{>LctSh!Ao5oSehI_J-b51
zpq9&DUS2+a&hGacg^=jdKlV)P_x)ORx9oPV-k#oo6}8`Py61rGa$tD`O6cO?HV}`n
zgniwfyVdXamOW@>zx8(e{XF$K1x{_=A>URC%&;t8_VwM}+jT!4vhM~h*b7}9wlZaT
zHK_bk2m*~(UA<!j8aSHH!p1L`18UHOu8+HGRsQbHzNrhI$YX8I{98FEO9|u$Mo_p-
zXbUoRbznK<oN!}9qFK$4g7kpneX@7YuiO1jN{*R1<s@ho`I8e9-?f)Kof;ms+;1*Z
zO5-Xmkp6#43WX2Xe+$S3ZxTs3HAVBCi)P)eZMoUGx3+A2c6PRVhr>Ic+MiFS=ib>-
z2x`ogbBWmd&Ne$6+ZwV7)C_BBX*lBQAr+L?(ZInn{lKZI+HXPEc}<V2I%)Uog|hYc
zJH>B7hn;LbXLY*le(m=MQqLC8`v3KMJZLw{%_W|ba~>V(Ja+v`^p=do=X1;Ffx24m
zrlFyrP*%9XqN3Myw{8_^bhCrQ=Kr71$2eWTzP`TwdVKxedo`bZS4VDM1{$W5GRw(W
zKBvg5W6jw;n(z01pSSn(Icu}hS0S^l%h#Fa-MIlenFMsx*X{3zJma7Z`<JQ;g%jiE
zLHhY!E)Q;Huitucu{&rO>+Ssde}$DfcXnJXm~g-Tf9>xF&HOpHwq%B_kFy0`H)UP8
z%5SdKw)=IzMOW_GaCb}1&!XQy9{2Z7o|krJ#zPhsrMJ*lzC~i#o{GZsZ~uP3&)@(5
z-)`B`D}l$<en0NB*2}R-=?8`2lb(hnuIDbSP5?EH4W6^aSG`>N?ndwtmz$eX-}c-8
z(-7cYXlrp{e$A)O+Fvi1zxyr8F)?au)=p8rIZvfbvm&-;U0vhSDYWp&?!?1v(HjyP
zK{xM#SCuFkrk|6!ojN`C&UXy~uH*9cdxYa!Tc>>d9l1Hp(vE{~-!i*|0}R?>Ya%pe
zp40$Ye*&~`GUrlQB&f6$aBj%g_)uu((mFk&Gh$m#<e@nNs_}I{m;OHZ^4as(>-TTl
z`|Z|gQ0LG3%LV7R6P)=rf`&#wL#Ci>d*9o$9Y4-KT`xAvdz#M1_xu0f6Vr`K0WCSy
zjoEPlG#s%yXla*l0Hi<Ip5LJ|>qfd^;-Qv3r@g0Yr7rcJUUvM#tJz|mL03va&IvGJ
z?BxE+19qkn<DCC#XJ<(+w0V7P?d?@1Eew4nt2%9dMDD5BSbRxP(c%rqbou%}7eTx8
zM72T+oSJ#hK0P(HxGCkl?e{IV-)<Z}HAVBWOdhCfoeA1+5iOhGn(};Zxn9Y%|NH;{
z+YDOf8<Ch0%KH1-y4dXOYikPaSBI}J(>88VRTK$Z8<m=q;U4hk%VmGi8qn1tD<^Ts
zI&mmU3Alnb;t6~GSu*QJ_Qwa!{CSgkzk!BH^+LQL19l5CSXA`7j`@~@x)csxECPZS
zU*l%*&;0m(Rp{znSKEEm=G4hl%2dfz%hbr!%GAmHxBvg=GRHwDo<D!T-}h7aV9W7t
zabHKf?`*T3e-%L|VTImJY?sYBE?d53ZrQDqo%}8w=dA9(cbHMJnz=<w@K<Yt;|YZf
z0kaJbFBB?v=uhqxSP`AK^QfrfT+6m?Wp8h-tEs!Od?93rEWm_GNZj@Dvfbd^r_1u=
z-XYuXcOK6vb((#{-mv=Hn=Mb~p7e=WsNoUAl6ar#zGxz|?W33Xs^6EoU)l8C72-pM
zQYInsmBt}_;7Chh%F$EvY2P4kro6en!S|HcOyv*XZs+gL?<{$L@9vH7hs<65Y`=!=
zez|P6QTU1?a3{M%V8V_L59iZ9f&z^H1uOo1Jl>lh{lS)7Xt|r<q9fb&rWm<5Twa>D
z;~`u58U0RC<wJ}1{d_iiiCJ6vy0%l1puvMC(D22M+~u=C<6?6dR*NdT_gy*uvF1YG
z-m0%f;IqEJI_8G3f)W#l9%E<sgKcxO^q7<c5}0a#eJQ-3Il=h#e77goindi>4Ek1u
zLWV&#q!>H97ZqNPh5BsHsUsg(<tU}~w@$L>*syVSt+<TnnU~?v;^n09gdHC9X1)VA
zhNf^7@MyX3dR5J(nRw>JSy}6{lH(WcJ{(|{JQ+U|+z_|{Y6$FYO`Xrt(XgJQ=J(s}
zZa;YA=RKRv=k-tN!{_t%w*}p05<!Q;EHBptC7uQj6?cb6N|tfE!1FIbN(VXvT3iHg
zuYcmt1UemR@0Uy7->yaH|J>ZPYAUFp`2iaG?w58C6=oFV5O0(;PK#I_wl?SFB-MA?
z*S!9zURV*RZ2kYw=eMg?ultm*8fpv*oezqj@j<h$RgfLbHEZ62Ze@#a5Bp@^2)a;n
zmRatrzU8{%>*nm&UVRJfu6|HId4*w!D5#$-G{Yow5@<y6*RQgMSv#V)=Y6}Kzh6?`
zIs_7?9-z`MX-)~)g-cu(<lWu%ZuN!STU$Ie<?qh1WtwfCUp9NU<<;&`9_Ylv4;B@@
zN5+>#L6I;)s4;M{+fC#1Hjn)jg1E#QLDf8X{>C`n54wT2!=aDEBjyRmo-R>F!4AI0
z!+h3f+W2I%a)iRT<Qli--i`vT1zxxN9ar4bQ1F=O2_weNZXM=u(8%3Ir4J99`EM<s
zUzhdxSa0{Vhl-oZK0Z3CXOs2r&d#v4QCkHf)q=s<<u8kh-lg*)mY~>dP~K4WHS4=?
zclrI=>seP<scJE*UD#h=585>c8lmOfAi8Q7C{9x5HNf{4bqGD!vT*<Zf4Ajozg+AP
z;+TFj=hS{sYi3cm9@q55O>Ur+eaXY&ky5Y0RB(7zuz-qG&_oibc>Q)e-@cKPkuhw6
zRmqD7`)UJMg{%~aP!Yy-U2NIS)UcI7s=J@ht9DU#0q-Zh4Jt)0EO1oZ<h2YuF!KvE
z&eOlNNQhCeLxa)mm)(~O&flI)_P1gJRYh~F-|gI%a#9FXy(oF9&PiJzx%t>y58K~w
zHeXxd$ejM9{{P=}(Cwqk4{q`TIee0eLg7RegII9S^C#z-IhL3GET4+({(3F??Y-*v
zTc4es9eucscWv?Wb4{X7OdTf@54YWPm#=-YCi~{5rJxy&X}Zy3PT8QAGFsB#rs$w!
z*Oc`4*Vk*i%k!metG1k-ZSKFs$){neW|-a&%a2EdV>x7gXJbzIonis)yb_PASortf
z@Aun2pR>N5xqR-kzInQVi(1yk?!NZx>+9)7lBW*Dvk3GbmnrVKx+3s!+WC38yWj8I
zZCw=sF7XzDHt4>xb@<lZz_G;V!BO$}689<VqPAwO-UHfS=PqBnMbK=i2p^OBoPs9d
z-ugcu+Y6O$Ec2b6^Y~bA-emJ?eQXY!SNALP^`)iV#TK3x^VcNwNEjZvwJmpc(Z5p%
z<XJeXv#za~S^N9#_HBuW+tzA@Zc6b~Hv<h(*N22{1(!H7pxw%X6{6ZqN&<3BhuitL
z`^~koY%VbBJY4_h<8jc`|3kx|X-@<}jn~_2&YujdQMs7?{pIE5(Pw9wx`N|O2{gTM
z>8$=^R|l3$jt?ff%Wag-+i|e<7>}IIjdgp!-6~00ZByfuaC(|9XutjL_3MSjwjP(O
zzHwt?^4h}3$L!W^U8M$UXU<etD4bY%Ov{nQMd1kxXv>E<)7NX!`8#>{d0kZe@N)Tl
zDfw%Uqt#_x@2n1A|3X6F8`M6AjQ~$zWjd3g-RYpmX>eKY%aioub0@5*`ud7hcH=Ag
zc87jB+an$<@R_g^OpHfdCFbnbSr8;BsUR@zU%RYr^|vz&im94RA2~04|02_W-ZQ+T
z;YjPR1`g1g3nZoDV%A0%j+`>$X1Vfz6GNnH3uvBHV^*NskGTzTUUm5k3$E+y{MFYf
zYuUZM^}5y9{U5fi)$!H`jn#e%$x{kYVB9<9ieZtb0$9<LP5LX|ED{d*uWe<0S5lWr
zNc>_}e&lRrrYg;+9DBM-Sq@$Le<-PaSE>Q$ivO&e?}og7BRpZp3A^H{5{^t&nywoz
z)}|Ci{EClw^C9qhK<Ffe1^=eA=)_88G6{)K%&U`}ugg@WncBVOlxBwmSXqERuNvdm
z{R!J<XU&Dpj469K=r83k+tu&G=l!3%Th{KC)G99_mMi}!H7xa3hQ;q@R|oy2ITOPy
zqjm<!3pAb)xKM0k95Xfh2Zu*Y%X;6`iTs=|mOeS`))_Dr>}dCvU2!XXLjQAz7N45I
z1KN<Q5R<CQBnR@pI92?Aa^Dm`i-#<r>o<61t*(@BS>`)CO?__3Bv3cKy!3SZ!mzbb
zH$i*G{_T$5o_B4z|NJ>uf6lM}w=uT-?$vqK?<})#Z_5pPJu&D1>8z)dG<0;zR1!Do
zeHCQ<Y7d(3dX&v1B)%_CE>us4Wm2sssIuJl{a&@Tx}6#NMliny(9xc45+}pBChhp~
z{eFG!=VxcHZA$gFezjt8k(S<y;~j#^Z@ygi-|oz3nKJuX){PAdLF3O^S5{2ySGUq<
zVBp{C>EamjZJE!u|4a8WWu7t!wa(l9)~x#H)9G(tuix(%+<R&ES<u#B(9reVqEnhL
z&sv<_`S*SO|IM%0@4xpnYPp~6Y|G-bS>7jn%94-wnf^L3N!7b6#9`In^&YLS)C4&c
z7(2Te%x0~Uv0-{yr3qT|Ft6s5XZ5q0>1#mqzuWWUrS0qXR7XzJ3f0n1Xj0L$QAnR(
zyRG=v=B-5^@7Mp2+?aH9QdYn1_dA#Eemr3A?0y^IT`E)i=i~9bHCr+-r_BzUSM^F0
zdG}h_F1>v}9xb_LaJ9QxNl)Mu$M<&mx*MIQo!uePao@Wgc7T%3YTMLae@>NGA{&Ja
z%iqPMyDs;eyN$DZ*QZn3;2sj6tksU}h`k!Y%X%J~$kzY)h}gRY>cw#Ofo{WIoA+Rc
z$}9o>?{~}R7asx5W<AdU)nM<+jvQUNd|uXMHQ%Dm)9wHN*$g_Hz^z|yu6hBedlCM>
z{9fhpf-TY}83~~BulC!`<4-@n+x>o5mF=$=i_6~c{eBCy)BDxw%l`J@5}kYJA<Ov&
ziA}bks_yUi`_Vr?J>_LLC`<d_sXniOPq8$?^ufE`@6DVRep<e$qgyk0nZ>yqlkD#n
z9+&-gH9UUjuRt~9hif!0+7&-LQ&<|iuV&}&x99EuZ?XM$Ls`H3Ph#Nwx?d}=u8Xan
zZL~pBeR_+syYvM;&^B$*#JybQ6T$6LlRdn){8yb6uDAZ=6xlDAm-)`#Wf!x*uD1H`
z*XwUrtzK7DyEpIdu1MpVhE}DoLd@fuCj9#T{=J&{B~?9%?^_C&O$yU9at-_0b>JFk
zU_{wPfty9Bw5vd-@R)Vkn-_E5R8;GM=B}U508c#LulsH39dU8T|9`*dCjWW8e*dls
z3Nn9P(i79q%t-8&GTj8)e8q9~;eFkxEd|x$1qTXt{P?@``MlRMceZ9<w@QEUY<7N`
zy-Lf8L#^C*Z97^%pSQoyXZ1qCnP<X@<~{m*J~&C6<;++cz5N{MYMb4Uy0q71Utjl5
zN=BFEviABtkDQL&+M50R$dxB2C*OS!nzgciKBsujiGz$a;7v{Tzg{RmuQ|SKQ3v;&
z-=Mk6PVO+#q|2bQP(xRTl``er*-_YbLnC_In$^||a||rMTyXxJm$;v`^Z#MR?z_c}
z&R>7O-)}8#|ND*c>aex5c5id(6sqhKW9pGilGzDbRCJ(`IhNz<BG>Lac6}9^7ypUt
z&yV@PZ$;Uig2TM))=%n#Y&Dcf2lZOBrS)Zt&ls+oyXW5wzKeYmK+`zA_Am80a>6c`
z-K%`Q$Id?MiiY{S^z-v_-Q_Bm2-|!y6{=+wJpD>_k?2C-j!EVl1^l;6W>22_(INi#
zlga)uHx$Z@-S!@lSTqmRs}5Zea8Pg83#IGFKl=wPQPP{C(x{)zJ$uH926m=dQ#uwr
zlRSFkLEJG`C;M-f?teiyGMNh=Fm8N)c!Hv{h}hKEjcYzR`#U^R`r@m@{MSJtayduh
zfmMgU9bx6O>|^3PablwK+?j7qYQ*l^QoO_8`t25_ndi9W)SE(?^dDY$obsXR+o45b
zIuR3|e*xW_o9A|Scly~`rhY0LS2-QpcsMgDZ2ps{8!J90satt)Ecp8R`tzrbvNskt
z6gwmxn}4(VP?*P+$)Ze7#(P>eZ+gG)ciz|fKkGCeF}bfxIXNkB>eCO0`OCH4=31AR
zF@dV?b2k_9ovBjZCg9g`=&dSCLS5m(ul4``ZqGKKv#{w~%mWMCZ#R;!?Wz2{=gr2+
z{{(;6w@#g#^ItpY_{l@Qu3MW65Ayd}{Z+j;kNb#%c3F(K^yDDXw>_Lkv{u)Gwh#XO
zbXwnU%jLQj^GPp0uZi1q>iCX~ySui&-E>+n&t`JOO=k_mx`?Z<Zf;&KJg37aKjx_L
zTO09+t2J-8UZ1nz_|13s_U>LAv-47yxPBg})Bn}Q!q~InabIxV*Q?>XHzfyaJ!<;1
z@9($h-;ew4=QtdSYw0uh6!H%+Ug%^yzy4pP`M&!Vk9nQHOkV!oCvncT)#2y2Do>X6
z*%Hw9EhZ&#!>SGs;R!oBN<N?dkt67FO|wf~Z^qUqtzE_+K<j<-cE6pL&gIAG$KH2X
zGJQ_s+uPgA&lN6ux#MwPu^<1rV#kxhY!=zp?{+NS&9c1NKtV=U$hh^4TiwT_;_p)X
zl0(<U?6g^a?ld#wqgKZ!=b7DKuibvHNHIbs?VX_Enqw1gc$_+u{SR~iY<X^uR@aUP
z|7MwH@0yt%79Wwg(9go~gPI7h`-RP^S67AReNC)hsqu(Ou=9kb#>S?J_aAD%*p>1-
zeo?LJ?dwakjz8|Ve|IF-rm*m=>2-_1PKh*DP1!}V2M=^9^{u`BJkoZ-eFHzwFY6CB
zvs=5*JECLv_=NBk&^<J(%X?IX6sLS~lqm^w5)ypd!QCRXT7Jp=x?d;H{!$JoxVBQ=
z>Dp|L2U0FN_8b2n|G!*GFCtZ8$;9-diS4r6e8aocS5&T3=$P^4gV4ivpCpAF`+h!?
z1`Q=0^-H)@`Fw8Q$|J7Z+}EAz2KClgY~AtZEN5fN+(mCYxxcBK<lVWkR?1-V$unvH
zw&dJ2Qn&h%m?pdY|C-I`yiSxIVbxEMJHooO$*knLIGY8x#s4)n0^6E5J4y6EzoI(H
z{omQOKaa953@CVUb#-{m?k+988$Y~f2yLEsMrm`A;|wuH<27ap(%TAl@$+Tu2@xqg
zsAHAX7E$A$aa3FV|NF^r>rXzLzxH+TR^@p+61H}kEn9Dxmo)cYi0g0N?ROp>VQAX9
z;YnwB*ddRfzin1?b@0Awd$HvFM;ix)4U?vJWVpu|%zoc1o$o(kd)Bd63H$5*Zd<9e
zdP0o!>>xq$4=MaCt2KTGFKU|gNszlk`xo1JTfa-mtdl<;I+<hei7(utB4PUx*KKZV
zPIYQAc6P7Ww&%?`El{u=I>Nf~r~15#MYq=<NPE#_X1~eHp`&*?M`Z$Qqd|v@P_=Z0
z<mXA>g!Bv2yl?K1^_MUZ_TF)6P2^^tg-%Io673puA2r>`n$y)Otp4n(@be}~|9sb@
zzg+{5vMw*)sB}1s^`ThKr&eaBW{KJ$t0Sz{CLGP$Iy$coF!OKGi`})O_gCB@$4_Q8
z$Fr}e{EpxAr|9eNkheGH?NB&2ztFt?U(NRQ?HgA7(G<Pdw<F=%{KaY9-XB>^6)V@w
z2()j}TG-k0?}@nh#`_CS>i-cG&xuMeojfHz=EI(Z^GAQb-!H#?X0WLEo5@-o?n+Iw
zo(pT+Y&ak%bY51?P(b|2=_kx@U)l0UOikSC@<=J~@+&4mkIsf8u3kS%Hgl-BDF`k<
z(ao*yp7fowRnevCN$$I&ACKQWy0A}F>`acZQtRf%9|_m`ZkEchn<X3les{F=_-aGx
z@Ir?fp()S!pU<4ybA$KpPy0pUuMd1MQnyJw(7>1{&sv(gZ9>&!7R8uHoFcCz&R;xq
zGKp>4RcXJDq{%vpfp6>`eU5xmxhAFFWAQFx-p7cF-!?m@UtV00F~d?V=9IAM$0M!V
zJ?C$_apCU)X8s*#H*b-D>vc%dMPO6Z5w-HP#oupb>x(aQN>ZD-qcG{c=Ip(?N8VL0
z&p5hSdE!5DeSZ5tcA=ncO%Y3#`sPnw#9?@9evs(fmaB%*{*w26tlEVH#ExhtcYdk-
zrC2>dKuhJDbin(PF7CANpo@sEvsW&gFvH-1<Yapr{oqGUMvpnOzO6kl>1w2q`Z2+G
zPuIp&9P0LDc)#1oW_bkfq#Yj)XN1Wf@^N^ibY`vg?HXqV!Q~vsC(U@%G^xCZXZb0S
zFR3|ZsYa{)4p|<MRP~c?7j2(?<Ijy+$&UvF`rjUHH*W5Bew!QS=OR&HFTeUwrQPQ<
z#&_@E6!6VpU8vakM9@Dbf!WWjsZlcZ)yd3I4yj9}*JGcDm2-J*JiaHdpVjzmPExv=
zNV=SQ_v4bA?GI~>K{+l=^x!o6r~Jl>%jVup2}>@RWMMahca=(uP<6tM2|gBLvwvhJ
z&rq8r^s>J5$>i7BT}kY}s{|@kei(}Fc|1?j|4i27AD55cJlwqEv(P!y$7-^R=I#}`
z*OoUYW=`TUHT#XyyOQk}O}E$SnpyGfYk`;0!m1X~1u~-RU5<tBnacf3{A-G6`^KZ0
znH&-=Hc3j;)SIUB*Hx{Skvs45i_>ZKhN;}|`qfuNHYO+?ynX%Xv*Kft+WI}U^CrJB
z{ru`|X@|wJNk?3jbeCkiEO^19qStlKue{6Q5KGr15!E?6^+XyiK)uPXB=&Pw+6Ant
z`OY><y`e3CIG4{7wF$Cvv0j}k^YN76B^lGRTA}|IXKYv3+rhtlzNqKE!b6;?Yf==Z
z{a{djR9?Nh3$*pKfLDo|@yHT3r5OgwECQ2R-`wxA-DWmTvPW;{lSwVdl5GkF{R5N_
z-DE$?(onuheD;T*dVG_)WKs^cRq{0^6r10_`0$Co6R0_Vyyex5|BDuV*{>wJWVVaK
z1JF8{dkw4V3^;x~T-vf&Apf(m@fX&kv)G%99&J@AS#7|6@^ovYUs&v+34bp9zjV-0
zr))`c>!%ZTj9>SICK?Zd=IqXt1+QgxbI@PfU>b2^mGrcK&)uyTsf9e|<@KALv~<CS
zBl8U2A8z^h>C^4^e{cN%bIjwbAR}nKk$i`P7{`mHQ&>-EEec>td|98k(K*(12FsQI
zO*ivam3{-Ael>rmR}ZKcuXN*uoslKD8~<ZP_6jXefq?(sOw;swO&B}7J<Rv_oEKx<
zJ7tq=)Kd``NN<0|bhgP2zv2yU`))mF2Rh=*IJ{F(Wx@0y7U{e0YVAw^w;tt_FXatY
z<z#wQ?|I<T(utt;fiIs;|9Der!StYQ9;;>6#;oA)a7g2LVL4B7-6_)=78Sii*OzTN
z(a!QE=u_fimla-MM=LwU>W3^_^}ltMWvUMw$kpKU4Er16yk2qdR1ui=Ph8Bp=%#o`
z*+tG3|3&A{eb*z#*x8-2b^DsLf{c5o6tTn|wSxNpuF>%EKZCxis^AILM&0ObPd5G7
zGUcqrtDBqCqdo<xDNWE}{1qp0EO1lV>ncHyX$?nQHytV23mSm!aPZ^!^6IL#`qNbb
of*&}(ytwFW-~yW7{qdin$GbYZSNL}t0|Nttr>mdKI;Vst01oO57ytkO


From afe78ba0aae4f6cb2727adf25a014427ed730d11 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Adam=20M=C3=BAdry?= <mudry.ado@gmail.com>
Date: Sun, 7 Aug 2022 17:45:23 +0200
Subject: [PATCH 018/665] sdspi: Allow CS line to be set to GPIO_NUM_NC (-1)

Closes https://github.com/espressif/esp-idf/issues/7852
---
 components/driver/include/driver/sdspi_host.h |  1 +
 components/driver/sdspi_host.c                | 33 +++++++++++++------
 2 files changed, 24 insertions(+), 10 deletions(-)

diff --git a/components/driver/include/driver/sdspi_host.h b/components/driver/include/driver/sdspi_host.h
index 61f29811dd..63ad84aeab 100644
--- a/components/driver/include/driver/sdspi_host.h
+++ b/components/driver/include/driver/sdspi_host.h
@@ -63,6 +63,7 @@ typedef struct {
     gpio_num_t gpio_int;    ///< GPIO number of interrupt line (input) for SDIO card.
 } sdspi_device_config_t;
 
+#define SDSPI_SLOT_NO_CS    GPIO_NUM_NC ///< indicates that card select line is not used
 #define SDSPI_SLOT_NO_CD    GPIO_NUM_NC ///< indicates that card detect line is not used
 #define SDSPI_SLOT_NO_WP    GPIO_NUM_NC ///< indicates that write protect line is not used
 #define SDSPI_SLOT_NO_INT   GPIO_NUM_NC ///< indicates that interrupt line is not used
diff --git a/components/driver/sdspi_host.c b/components/driver/sdspi_host.c
index a09a63595d..1c7f69949d 100644
--- a/components/driver/sdspi_host.c
+++ b/components/driver/sdspi_host.c
@@ -43,7 +43,7 @@
 typedef struct {
     spi_host_device_t   host_id; //!< SPI host id.
     spi_device_handle_t spi_handle; //!< SPI device handle, used for transactions
-    uint8_t gpio_cs;            //!< CS GPIO
+    uint8_t gpio_cs;            //!< CS GPIO, or GPIO_UNUSED
     uint8_t gpio_cd;            //!< Card detect GPIO, or GPIO_UNUSED
     uint8_t gpio_wp;            //!< Write protect GPIO, or GPIO_UNUSED
     uint8_t gpio_int;            //!< Write protect GPIO, or GPIO_UNUSED
@@ -120,13 +120,17 @@ static slot_info_t* remove_slot_info(sdspi_dev_handle_t handle)
 /// Set CS high for given slot
 static void cs_high(slot_info_t *slot)
 {
-    gpio_set_level(slot->gpio_cs, 1);
+    if (slot->gpio_cs != GPIO_UNUSED) {
+        gpio_set_level(slot->gpio_cs, 1);
+    }
 }
 
 /// Set CS low for given slot
 static void cs_low(slot_info_t *slot)
 {
-    gpio_set_level(slot->gpio_cs, 0);
+    if (slot->gpio_cs != GPIO_UNUSED) {
+        gpio_set_level(slot->gpio_cs, 0);
+    }
 }
 
 /// Return true if WP pin is configured and is low
@@ -248,7 +252,9 @@ static esp_err_t deinit_slot(slot_info_t *slot)
         .mode = GPIO_MODE_INPUT,
         .intr_type = GPIO_INTR_DISABLE,
     };
-    gpio_config(&config);
+    if (pin_bit_mask != 0) {
+        gpio_config(&config);
+    }
 
     if (slot->semphr_int) {
         vSemaphoreDelete(slot->semphr_int);
@@ -332,13 +338,20 @@ esp_err_t sdspi_host_init_device(const sdspi_device_config_t* slot_config, sdspi
         .mode = GPIO_MODE_OUTPUT,
         .pin_bit_mask = 1ULL << slot_config->gpio_cs,
     };
-
-    ret = gpio_config(&io_conf);
-    if (ret != ESP_OK) {
-        ESP_LOGD(TAG, "gpio_config (CS) failed with rc=0x%x", ret);
-        goto cleanup;
+    if (slot_config->gpio_cs != SDSPI_SLOT_NO_CS) {
+        slot->gpio_cs = slot_config->gpio_cs;
+    } else {
+        slot->gpio_cs = GPIO_UNUSED;
+    }
+
+    if (slot->gpio_cs != GPIO_UNUSED) {
+        ret = gpio_config(&io_conf);
+        if (ret != ESP_OK) {
+            ESP_LOGD(TAG, "gpio_config (CS) failed with rc=0x%x", ret);
+            goto cleanup;
+        }
+        cs_high(slot);
     }
-    cs_high(slot);
 
     // Configure CD and WP pins
     io_conf = (gpio_config_t) {

From 3b7eee3978c31dde7ee99ca07d0b61739360cc15 Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Mon, 8 Aug 2022 12:57:45 +0200
Subject: [PATCH 019/665] build: fix excluded components being passed to
 component manager

`__COMPONENT_TARGETS` is evaluated very early when components and
component directories are added to the build, which means that all
components (including the ones which are in EXCLUDE_COMPONENTS) have
a build system target defined. The component manager was given the
list of all known components (derived from the list of targets), not
the list of components after EXCLUDE_COMPONENTS were processed.
Because of that, EXCLUDE_COMPONENTS didn't effectively exclude the
component from the consideration of the component manager.
---
 tools/ci/test_build_system_cmake.sh | 8 ++++++++
 tools/cmake/build.cmake             | 6 ++----
 2 files changed, 10 insertions(+), 4 deletions(-)

diff --git a/tools/ci/test_build_system_cmake.sh b/tools/ci/test_build_system_cmake.sh
index 247d3e1e05..f75a3e710b 100755
--- a/tools/ci/test_build_system_cmake.sh
+++ b/tools/ci/test_build_system_cmake.sh
@@ -936,6 +936,14 @@ endmenu\n" >> ${IDF_PATH}/Kconfig
     mv CMakeLists.bak CMakeLists.txt # revert previous modifications
     rm -rf extra_dir components
 
+    print_status "Components in EXCLUDE_COMPONENTS not passed to idf_component_manager"
+    clean_build_dir
+    idf.py create-component -C components/ to_be_excluded || failure "Failed to create a component"
+    echo "invalid syntax..." > components/to_be_excluded/idf_component.yml
+    ! idf.py reconfigure || failure "Build should have failed due to invalid syntax in idf_component.yml"
+    idf.py -DEXCLUDE_COMPONENTS=to_be_excluded reconfigure || failure "Build should have succeeded when the component is excluded"
+    rm -rf components/to_be_excluded
+
     print_status "Create project using idf.py and build it"
     echo "Trying to create project."
     (idf.py -C projects create-project temp_test_project) || failure "Failed to create the project."
diff --git a/tools/cmake/build.cmake b/tools/cmake/build.cmake
index 0a274e89eb..589d163fb7 100644
--- a/tools/cmake/build.cmake
+++ b/tools/cmake/build.cmake
@@ -494,10 +494,8 @@ macro(idf_build_process target)
         set(local_components_list_file ${build_dir}/local_components_list.temp.yml)
 
         set(__contents "components:\n")
-        idf_build_get_property(__component_targets __COMPONENT_TARGETS)
-        foreach(__component_target ${__component_targets})
-            __component_get_property(__component_name ${__component_target} COMPONENT_NAME)
-            __component_get_property(__component_dir ${__component_target} COMPONENT_DIR)
+        foreach(__component_name ${components})
+            idf_component_get_property(__component_dir ${__component_name} COMPONENT_DIR)
             set(__contents "${__contents}  - name: \"${__component_name}\"\n    path: \"${__component_dir}\"\n")
         endforeach()
 

From 0a1d8c1e0908a2b3ee96693fdfe81ea0af5f1684 Mon Sep 17 00:00:00 2001
From: Geng Yuchao <gengyuchao@espressif.com>
Date: Mon, 25 Jul 2022 14:02:07 +0800
Subject: [PATCH 020/665] Fix soc caps define for all chips

---
 .../soc/esp32/include/soc/Kconfig.soc_caps.in | 12 ++++--
 components/soc/esp32/include/soc/soc_caps.h   |  5 ++-
 .../esp32c2/include/soc/Kconfig.soc_caps.in   | 12 ++++--
 components/soc/esp32c2/include/soc/soc_caps.h |  5 ++-
 .../esp32c3/include/soc/Kconfig.soc_caps.in   |  4 ++
 components/soc/esp32c3/include/soc/soc_caps.h |  3 ++
 .../esp32h2/include/soc/Kconfig.soc_caps.in   | 12 ++++--
 components/soc/esp32h2/include/soc/soc_caps.h |  5 ++-
 .../esp32s3/include/soc/Kconfig.soc_caps.in   |  4 ++
 components/soc/esp32s3/include/soc/soc_caps.h |  3 ++
 docs/conf_common.py                           |  2 +-
 docs/en/api-reference/bluetooth/index.rst     |  2 +-
 .../release-5.x/bluetooth-classic.rst         | 23 ----------
 .../release-5.x/bluetooth-low-energy.rst      | 43 +++++++++++++++++++
 .../en/migration-guides/release-5.x/index.rst |  3 +-
 docs/zh_CN/api-reference/bluetooth/index.rst  |  2 +-
 .../release-5.x/bluetooth-low-energy.rst      |  1 +
 .../migration-guides/release-5.x/index.rst    |  3 +-
 18 files changed, 101 insertions(+), 43 deletions(-)
 create mode 100644 docs/en/migration-guides/release-5.x/bluetooth-low-energy.rst
 create mode 100644 docs/zh_CN/migration-guides/release-5.x/bluetooth-low-energy.rst

diff --git a/components/soc/esp32/include/soc/Kconfig.soc_caps.in b/components/soc/esp32/include/soc/Kconfig.soc_caps.in
index 03480b7cd9..c4466d4269 100644
--- a/components/soc/esp32/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32/include/soc/Kconfig.soc_caps.in
@@ -39,10 +39,6 @@ config SOC_BT_SUPPORTED
     bool
     default y
 
-config SOC_CLASSIC_BT_SUPPORTED
-    bool
-    default y
-
 config SOC_PCNT_SUPPORTED
     bool
     default y
@@ -726,3 +722,11 @@ config SOC_WIFI_CSI_SUPPORT
 config SOC_WIFI_MESH_SUPPORT
     bool
     default y
+
+config SOC_BLE_SUPPORTED
+    bool
+    default y
+
+config SOC_BT_CLASSIC_SUPPORTED
+    bool
+    default y
diff --git a/components/soc/esp32/include/soc/soc_caps.h b/components/soc/esp32/include/soc/soc_caps.h
index 3c284abc5e..e9fa2b4228 100644
--- a/components/soc/esp32/include/soc/soc_caps.h
+++ b/components/soc/esp32/include/soc/soc_caps.h
@@ -69,7 +69,6 @@
 #define SOC_MCPWM_SUPPORTED         1
 #define SOC_SDMMC_HOST_SUPPORTED    1
 #define SOC_BT_SUPPORTED            1
-#define SOC_CLASSIC_BT_SUPPORTED    1
 #define SOC_PCNT_SUPPORTED          1
 #define SOC_WIFI_SUPPORTED          1
 #define SOC_SDIO_SLAVE_SUPPORTED    1
@@ -387,3 +386,7 @@
 #define SOC_WIFI_WAPI_SUPPORT           (1)    /*!< Support WAPI */
 #define SOC_WIFI_CSI_SUPPORT            (1)    /*!< Support CSI */
 #define SOC_WIFI_MESH_SUPPORT           (1)    /*!< Support WIFI MESH */
+
+/*---------------------------------- Bluetooth CAPS ----------------------------------*/
+#define SOC_BLE_SUPPORTED               (1)    /*!< Support Bluetooth Low Energy hardware */
+#define SOC_BT_CLASSIC_SUPPORTED        (1)    /*!< Support Bluetooth Classic hardware */
diff --git a/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in b/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in
index d32f09d2c6..e4baa151fd 100644
--- a/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in
@@ -19,10 +19,6 @@ config SOC_BT_SUPPORTED
     bool
     default y
 
-config SOC_ESP_NIMBLE_CONTROLLER
-    bool
-    default y
-
 config SOC_WIFI_SUPPORTED
     bool
     default y
@@ -574,3 +570,11 @@ config SOC_WIFI_CSI_SUPPORT
 config SOC_WIFI_MESH_SUPPORT
     bool
     default n
+
+config SOC_BLE_SUPPORTED
+    bool
+    default y
+
+config SOC_ESP_NIMBLE_CONTROLLER
+    bool
+    default y
diff --git a/components/soc/esp32c2/include/soc/soc_caps.h b/components/soc/esp32c2/include/soc/soc_caps.h
index 10259a7949..965ff9fe1d 100644
--- a/components/soc/esp32c2/include/soc/soc_caps.h
+++ b/components/soc/esp32c2/include/soc/soc_caps.h
@@ -29,7 +29,6 @@
 #define SOC_DEDICATED_GPIO_SUPPORTED    1
 #define SOC_GDMA_SUPPORTED              1
 #define SOC_BT_SUPPORTED                1
-#define SOC_ESP_NIMBLE_CONTROLLER       1
 #define SOC_WIFI_SUPPORTED              1
 #define SOC_ASYNC_MEMCPY_SUPPORTED      1
 #define SOC_SUPPORTS_SECURE_DL_MODE     1
@@ -277,3 +276,7 @@
 #define SOC_WIFI_WAPI_SUPPORT           (0)    /*!< WAPI is not supported */
 #define SOC_WIFI_CSI_SUPPORT            (0)    /*!< CSI is not supported */
 #define SOC_WIFI_MESH_SUPPORT           (0)    /*!< WIFI MESH is not supported */
+
+/*---------------------------------- Bluetooth CAPS ----------------------------------*/
+#define SOC_BLE_SUPPORTED               (1)    /*!< Support Bluetooth Low Energy hardware */
+#define SOC_ESP_NIMBLE_CONTROLLER       (1)    /*!< Support BLE EMBEDDED controller V1 */
diff --git a/components/soc/esp32c3/include/soc/Kconfig.soc_caps.in b/components/soc/esp32c3/include/soc/Kconfig.soc_caps.in
index cf719099f8..83b5f689f9 100644
--- a/components/soc/esp32c3/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32c3/include/soc/Kconfig.soc_caps.in
@@ -810,3 +810,7 @@ config SOC_WIFI_CSI_SUPPORT
 config SOC_WIFI_MESH_SUPPORT
     bool
     default y
+
+config SOC_BLE_SUPPORTED
+    bool
+    default y
diff --git a/components/soc/esp32c3/include/soc/soc_caps.h b/components/soc/esp32c3/include/soc/soc_caps.h
index b69476162f..16a3a21d8b 100644
--- a/components/soc/esp32c3/include/soc/soc_caps.h
+++ b/components/soc/esp32c3/include/soc/soc_caps.h
@@ -374,3 +374,6 @@
 #define SOC_WIFI_WAPI_SUPPORT           (1)    /*!< Support WAPI */
 #define SOC_WIFI_CSI_SUPPORT            (1)    /*!< Support CSI */
 #define SOC_WIFI_MESH_SUPPORT           (1)    /*!< Support WIFI MESH */
+
+/*---------------------------------- Bluetooth CAPS ----------------------------------*/
+#define SOC_BLE_SUPPORTED               (1)    /*!< Support Bluetooth Low Energy hardware */
diff --git a/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in b/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in
index 7c38936113..2852aa37f7 100644
--- a/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in
@@ -23,10 +23,6 @@ config SOC_BT_SUPPORTED
     bool
     default y
 
-config SOC_ESP_NIMBLE_CONTROLLER
-    bool
-    default y
-
 config SOC_ASYNC_MEMCPY_SUPPORTED
     bool
     default y
@@ -738,3 +734,11 @@ config SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC
 config SOC_TEMPERATURE_SENSOR_SUPPORT_XTAL
     bool
     default y
+
+config SOC_BLE_SUPPORTED
+    bool
+    default y
+
+config SOC_ESP_NIMBLE_CONTROLLER
+    bool
+    default y
diff --git a/components/soc/esp32h2/include/soc/soc_caps.h b/components/soc/esp32h2/include/soc/soc_caps.h
index e990dbf6b1..dd42e85503 100644
--- a/components/soc/esp32h2/include/soc/soc_caps.h
+++ b/components/soc/esp32h2/include/soc/soc_caps.h
@@ -38,7 +38,6 @@
 #define SOC_GDMA_SUPPORTED              1
 #define SOC_TWAI_SUPPORTED              1
 #define SOC_BT_SUPPORTED                1
-#define SOC_ESP_NIMBLE_CONTROLLER       1
 #define SOC_ASYNC_MEMCPY_SUPPORTED      1
 #define SOC_USB_SERIAL_JTAG_SUPPORTED   1
 #define SOC_SUPPORTS_SECURE_DL_MODE     1
@@ -358,3 +357,7 @@
 /*-------------------------- Temperature Sensor CAPS -------------------------------------*/
 #define SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC                (1)
 #define SOC_TEMPERATURE_SENSOR_SUPPORT_XTAL                (1)
+
+/*---------------------------------- Bluetooth CAPS ----------------------------------*/
+#define SOC_BLE_SUPPORTED               (1)    /*!< Support Bluetooth Low Energy hardware */
+#define SOC_ESP_NIMBLE_CONTROLLER       (1)    /*!< Support BLE EMBEDDED controller V1 */
diff --git a/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in b/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
index c2ca8c5d34..9ac34bc0ef 100644
--- a/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
@@ -1031,6 +1031,10 @@ config SOC_WIFI_MESH_SUPPORT
     bool
     default y
 
+config SOC_BLE_SUPPORTED
+    bool
+    default y
+
 config SOC_TWAI_BRP_MIN
     int
     default 2
diff --git a/components/soc/esp32s3/include/soc/soc_caps.h b/components/soc/esp32s3/include/soc/soc_caps.h
index f777535268..333d6364c1 100644
--- a/components/soc/esp32s3/include/soc/soc_caps.h
+++ b/components/soc/esp32s3/include/soc/soc_caps.h
@@ -442,3 +442,6 @@
 #define SOC_WIFI_WAPI_SUPPORT           (1)    /*!< Support WAPI */
 #define SOC_WIFI_CSI_SUPPORT            (1)    /*!< Support CSI */
 #define SOC_WIFI_MESH_SUPPORT           (1)    /*!< Support WIFI MESH */
+
+/*---------------------------------- Bluetooth CAPS ----------------------------------*/
+#define SOC_BLE_SUPPORTED               (1)    /*!< Support Bluetooth Low Energy hardware */
diff --git a/docs/conf_common.py b/docs/conf_common.py
index a752816949..6e43ca6600 100644
--- a/docs/conf_common.py
+++ b/docs/conf_common.py
@@ -144,7 +144,7 @@ ESP32C3_DOCS = ['hw-reference/esp32c3/**',
 # format: {tag needed to include: documents to included}, tags are parsed from sdkconfig and peripheral_caps.h headers
 conditional_include_dict = {'SOC_BT_SUPPORTED':BT_DOCS,
                             'SOC_WIFI_SUPPORTED':WIFI_DOCS,
-                            'SOC_CLASSIC_BT_SUPPORTED':CLASSIC_BT_DOCS,
+                            'SOC_BT_CLASSIC_SUPPORTED':CLASSIC_BT_DOCS,
                             'SOC_SUPPORT_COEXISTENCE':COEXISTENCE_DOCS,
                             'SOC_SDMMC_HOST_SUPPORTED':SDMMC_DOCS,
                             'SOC_SDIO_SLAVE_SUPPORTED':SDIO_SLAVE_DOCS,
diff --git a/docs/en/api-reference/bluetooth/index.rst b/docs/en/api-reference/bluetooth/index.rst
index 52326945c6..8863d35595 100644
--- a/docs/en/api-reference/bluetooth/index.rst
+++ b/docs/en/api-reference/bluetooth/index.rst
@@ -8,7 +8,7 @@ Bluetooth API
 
     bt_common
     bt_le
-    :SOC_CLASSIC_BT_SUPPORTED: classic_bt
+    :SOC_BT_CLASSIC_SUPPORTED: classic_bt
     controller_vhci
     esp-ble-mesh
     nimble/index
diff --git a/docs/en/migration-guides/release-5.x/bluetooth-classic.rst b/docs/en/migration-guides/release-5.x/bluetooth-classic.rst
index 3fb7824ea6..fb46287a16 100644
--- a/docs/en/migration-guides/release-5.x/bluetooth-classic.rst
+++ b/docs/en/migration-guides/release-5.x/bluetooth-classic.rst
@@ -4,29 +4,6 @@ Bluetooth Classic
 Bluedroid
 ---------
 
-    The following Bluedroid macros, types, and functions have been renamed:
-
-    - :component_file:`bt/host/bluedroid/api/include/api/esp_gap_ble_api.h`
-
-        - In :cpp:enum:`esp_gap_ble_cb_event_t`
-
-            - ``ESP_GAP_BLE_SET_PREFERED_DEFAULT_PHY_COMPLETE_EVT`` renamed to ``ESP_GAP_BLE_SET_PREFERRED_DEFAULT_PHY_COMPLETE_EVT``
-            - ``ESP_GAP_BLE_SET_PREFERED_PHY_COMPLETE_EVT`` renamed to ``ESP_GAP_BLE_SET_PREFERRED_PHY_COMPLETE_EVT``
-            - ``ESP_GAP_BLE_CHANNEL_SELETE_ALGORITHM_EVT`` renamed to ``ESP_GAP_BLE_CHANNEL_SELECT_ALGORITHM_EVT``
-
-        - ``esp_ble_wl_opration_t`` renamed to :cpp:enum:`esp_ble_wl_operation_t`
-        - ``esp_ble_gap_cb_param_t.pkt_data_lenth_cmpl`` renamed to ``pkt_data_length_cmpl``
-        - ``esp_ble_gap_cb_param_t.update_whitelist_cmpl.wl_opration`` renamed to ``wl_operation``
-        - ``esp_ble_gap_set_prefered_default_phy`` renamed to :cpp:func:`esp_ble_gap_set_preferred_default_phy`
-        - ``esp_ble_gap_set_prefered_phy`` renamed to :cpp:func:`esp_ble_gap_set_preferred_phy`
-
-    - :component_file:`bt/host/bluedroid/api/include/api/esp_gatt_defs.h`
-
-        - In :cpp:enum:`esp_gatt_status_t`
-
-            - ``ESP_GATT_ENCRYPED_MITM`` renamed to ``ESP_GATT_ENCRYPTED_MITM``
-            - ``ESP_GATT_ENCRYPED_NO_MITM`` renamed to ``ESP_GATT_ENCRYPTED_NO_MITM``
-
     - :component_file:`bt/host/bluedroid/api/include/api/esp_hf_defs.h`
 
         - In :cpp:enum:`esp_hf_cme_err_t`
diff --git a/docs/en/migration-guides/release-5.x/bluetooth-low-energy.rst b/docs/en/migration-guides/release-5.x/bluetooth-low-energy.rst
new file mode 100644
index 0000000000..ded3985925
--- /dev/null
+++ b/docs/en/migration-guides/release-5.x/bluetooth-low-energy.rst
@@ -0,0 +1,43 @@
+Bluetooth Low Energy
+====================
+
+Bluedroid
+---------
+
+    The following Bluedroid macros, types, and functions have been renamed:
+
+    - :component_file:`bt/host/bluedroid/api/include/api/esp_gap_ble_api.h`
+
+        - In :cpp:enum:`esp_gap_ble_cb_event_t`
+
+            - ``ESP_GAP_BLE_SET_PREFERED_DEFAULT_PHY_COMPLETE_EVT`` renamed to ``ESP_GAP_BLE_SET_PREFERRED_DEFAULT_PHY_COMPLETE_EVT``
+            - ``ESP_GAP_BLE_SET_PREFERED_PHY_COMPLETE_EVT`` renamed to ``ESP_GAP_BLE_SET_PREFERRED_PHY_COMPLETE_EVT``
+            - ``ESP_GAP_BLE_CHANNEL_SELETE_ALGORITHM_EVT`` renamed to ``ESP_GAP_BLE_CHANNEL_SELECT_ALGORITHM_EVT``
+
+        - ``esp_ble_wl_opration_t`` renamed to :cpp:enum:`esp_ble_wl_operation_t`
+        - ``esp_ble_gap_cb_param_t.pkt_data_lenth_cmpl`` renamed to ``pkt_data_length_cmpl``
+        - ``esp_ble_gap_cb_param_t.update_whitelist_cmpl.wl_opration`` renamed to ``wl_operation``
+        - ``esp_ble_gap_set_prefered_default_phy`` renamed to :cpp:func:`esp_ble_gap_set_preferred_default_phy`
+        - ``esp_ble_gap_set_prefered_phy`` renamed to :cpp:func:`esp_ble_gap_set_preferred_phy`
+
+    - :component_file:`bt/host/bluedroid/api/include/api/esp_gatt_defs.h`
+
+        - In :cpp:enum:`esp_gatt_status_t`
+
+            - ``ESP_GATT_ENCRYPED_MITM`` renamed to ``ESP_GATT_ENCRYPTED_MITM``
+            - ``ESP_GATT_ENCRYPED_NO_MITM`` renamed to ``ESP_GATT_ENCRYPTED_NO_MITM``
+
+Nimble
+--------
+
+    The following Nimble APIs have been removed:
+
+    - :component_file:`bt/host/nimble/esp-hci/include/esp_nimble_hci.h`
+
+        - Remove : esp_err_t esp_nimble_hci_and_controller_init(void);
+
+            - Controller initialization, enable and HCI initialization calls have been moved to `nimble_port_init`. This function can be deleted directly.
+
+        - Remove : esp_err_t esp_nimble_hci_and_controller_deinit(void);
+
+            - Controller deinitialization, disable and HCI deinitialization calls have been moved to `nimble_port_deinit`. This function can be deleted directly.
diff --git a/docs/en/migration-guides/release-5.x/index.rst b/docs/en/migration-guides/release-5.x/index.rst
index c9cc97d89e..eaf292ec93 100644
--- a/docs/en/migration-guides/release-5.x/index.rst
+++ b/docs/en/migration-guides/release-5.x/index.rst
@@ -6,7 +6,8 @@ Migration from 4.4 to 5.0
 .. toctree::
     :maxdepth: 1
 
-    :SOC_CLASSIC_BT_SUPPORTED: bluetooth-classic
+    :SOC_BT_CLASSIC_SUPPORTED: bluetooth-classic
+    bluetooth-low-energy
     build-system
     gcc
     networking
diff --git a/docs/zh_CN/api-reference/bluetooth/index.rst b/docs/zh_CN/api-reference/bluetooth/index.rst
index b1a3f3e0de..088c2975b4 100644
--- a/docs/zh_CN/api-reference/bluetooth/index.rst
+++ b/docs/zh_CN/api-reference/bluetooth/index.rst
@@ -8,7 +8,7 @@
 
    bt_common
    bt_le
-   :SOC_CLASSIC_BT_SUPPORTED: classic_bt
+   :SOC_BT_CLASSIC_SUPPORTED: classic_bt
    controller_vhci
    esp-ble-mesh
    nimble/index
diff --git a/docs/zh_CN/migration-guides/release-5.x/bluetooth-low-energy.rst b/docs/zh_CN/migration-guides/release-5.x/bluetooth-low-energy.rst
new file mode 100644
index 0000000000..15cd74bfc2
--- /dev/null
+++ b/docs/zh_CN/migration-guides/release-5.x/bluetooth-low-energy.rst
@@ -0,0 +1 @@
+.. include:: ../../../en/migration-guides/release-5.x/bluetooth-low-energy.rst
diff --git a/docs/zh_CN/migration-guides/release-5.x/index.rst b/docs/zh_CN/migration-guides/release-5.x/index.rst
index 3c4a3b45e2..c5970670e0 100644
--- a/docs/zh_CN/migration-guides/release-5.x/index.rst
+++ b/docs/zh_CN/migration-guides/release-5.x/index.rst
@@ -6,7 +6,8 @@
 .. toctree::
     :maxdepth: 1
 
-    :SOC_CLASSIC_BT_SUPPORTED: bluetooth-classic
+    :SOC_BT_CLASSIC_SUPPORTED: bluetooth-classic
+    bluetooth-low-energy
     build-system
     gcc
     networking

From 98c0481914801a2b69b13bff22b4d0cc10c149ee Mon Sep 17 00:00:00 2001
From: Geng Yuchao <gengyuchao@espressif.com>
Date: Mon, 25 Jul 2022 14:26:32 +0800
Subject: [PATCH 021/665] Updated the nimble instructions for ESP32.

---
 docs/en/api-reference/bluetooth/nimble/index.rst | 3 +--
 1 file changed, 1 insertion(+), 2 deletions(-)

diff --git a/docs/en/api-reference/bluetooth/nimble/index.rst b/docs/en/api-reference/bluetooth/nimble/index.rst
index 04b0a14e58..fb68debdd8 100644
--- a/docs/en/api-reference/bluetooth/nimble/index.rst
+++ b/docs/en/api-reference/bluetooth/nimble/index.rst
@@ -30,8 +30,7 @@ To begin with, make sure that the NimBLE stack is enabled from menuconfig :ref:`
 
 Typical programming sequence with NimBLE stack consists of the following steps:
     * Initialize NVS flash using :cpp:func:`nvs_flash_init` API. This is because ESP controller uses NVS during initialization.
-    * Call :cpp:func:`esp_nimble_hci_and_controller_init` to initialize ESP controller as well as transport layer. This will also link the host and controller modules together. Alternatively, if ESP controller is already initialized, then :cpp:func:`esp_nimble_hci_init` can be called for the remaining initialization.
-    * Initialize the host stack using ``nimble_port_init``.
+    * Initialize the host and controller stack using ``nimble_port_init``.
     * Initialize the required NimBLE host configuration parameters and callbacks
     * Perform application specific tasks/initialization
     * Run the thread for host stack using ``nimble_port_freertos_init``

From e34e0db12ac2dfb8746c88565d40f3d628e04061 Mon Sep 17 00:00:00 2001
From: Geng Yuchao <gengyuchao@espressif.com>
Date: Mon, 1 Aug 2022 20:16:37 +0800
Subject: [PATCH 022/665] Remove docs not update for classic_bt

---
 docs/docs_not_updated/esp32c2.txt | 1 -
 1 file changed, 1 deletion(-)

diff --git a/docs/docs_not_updated/esp32c2.txt b/docs/docs_not_updated/esp32c2.txt
index 3df61368f7..18c5521ad3 100644
--- a/docs/docs_not_updated/esp32c2.txt
+++ b/docs/docs_not_updated/esp32c2.txt
@@ -42,4 +42,3 @@ api-reference/bluetooth/esp_gatt_defs
 api-reference/bluetooth/esp-ble-mesh
 api-reference/bluetooth/index
 api-reference/bluetooth/esp_gap_ble
-api-reference/bluetooth/classic_bt

From f070ac4da87039265ae93997e5d96862013ab2b1 Mon Sep 17 00:00:00 2001
From: Geng Yuchao <gengyuchao@espressif.com>
Date: Thu, 4 Aug 2022 15:47:00 +0800
Subject: [PATCH 023/665] Update BLE documentation scope

---
 docs/conf_common.py                               | 3 ++-
 docs/en/migration-guides/release-5.x/index.rst    | 2 +-
 docs/zh_CN/migration-guides/release-5.x/index.rst | 2 +-
 3 files changed, 4 insertions(+), 3 deletions(-)

diff --git a/docs/conf_common.py b/docs/conf_common.py
index 6e43ca6600..645ff657f1 100644
--- a/docs/conf_common.py
+++ b/docs/conf_common.py
@@ -34,7 +34,8 @@ BT_DOCS = ['api-guides/blufi.rst',
            'api-reference/bluetooth/esp_blufi.rst',
            'api-reference/bluetooth/esp-ble-mesh.rst',
            'api-reference/bluetooth/index.rst',
-           'api-reference/bluetooth/nimble/index.rst']
+           'api-reference/bluetooth/nimble/index.rst',
+           'migration-guides/release-5.x/bluetooth-low-energy.rst']
 
 CLASSIC_BT_DOCS = ['api-reference/bluetooth/classic_bt.rst',
                    'api-reference/bluetooth/esp_a2dp.rst',
diff --git a/docs/en/migration-guides/release-5.x/index.rst b/docs/en/migration-guides/release-5.x/index.rst
index eaf292ec93..44ccc789be 100644
--- a/docs/en/migration-guides/release-5.x/index.rst
+++ b/docs/en/migration-guides/release-5.x/index.rst
@@ -7,7 +7,7 @@ Migration from 4.4 to 5.0
     :maxdepth: 1
 
     :SOC_BT_CLASSIC_SUPPORTED: bluetooth-classic
-    bluetooth-low-energy
+    :SOC_BLE_SUPPORTED: bluetooth-low-energy
     build-system
     gcc
     networking
diff --git a/docs/zh_CN/migration-guides/release-5.x/index.rst b/docs/zh_CN/migration-guides/release-5.x/index.rst
index c5970670e0..4b476cfa3f 100644
--- a/docs/zh_CN/migration-guides/release-5.x/index.rst
+++ b/docs/zh_CN/migration-guides/release-5.x/index.rst
@@ -7,7 +7,7 @@
     :maxdepth: 1
 
     :SOC_BT_CLASSIC_SUPPORTED: bluetooth-classic
-    bluetooth-low-energy
+    :SOC_BLE_SUPPORTED: bluetooth-low-energy
     build-system
     gcc
     networking

From 38bd98acf0c258abfbbc6e99cbaa3b14c37b4924 Mon Sep 17 00:00:00 2001
From: Chen Yudong <chenyudong@espressif.com>
Date: Wed, 3 Aug 2022 17:36:28 +0800
Subject: [PATCH 024/665] CI: add integration test env

---
 .gitlab-ci.yml                                | 20 ++++---------------
 .gitlab/ci/assign-test.yml                    |  2 +-
 .gitlab/ci/target-test.yml                    | 13 ++++++------
 .../ci/integration_test/prepare_test_bins.py  |  9 ++++++++-
 4 files changed, 19 insertions(+), 25 deletions(-)

diff --git a/.gitlab-ci.yml b/.gitlab-ci.yml
index 78596a86bd..c367f0fd5f 100644
--- a/.gitlab-ci.yml
+++ b/.gitlab-ci.yml
@@ -77,8 +77,6 @@ variables:
 
   # target test repo parameters
   TEST_ENV_CONFIG_REPO: "https://gitlab-ci-token:${BOT_TOKEN}@${CI_SERVER_HOST}:${CI_SERVER_PORT}/qa/ci-test-runner-configs.git"
-  CI_AUTO_TEST_SCRIPT_REPO_URL: "https://gitlab-ci-token:${BOT_TOKEN}@${CI_SERVER_HOST}:${CI_SERVER_PORT}/qa/auto_test_script.git"
-  CI_AUTO_TEST_SCRIPT_REPO_BRANCH: "ci/v4.1"
 
   # cache python dependencies
   PIP_CACHE_DIR: "$CI_PROJECT_DIR/.cache/pip"
@@ -183,20 +181,10 @@ before_script:
 
 .before_script_integration_test:
   before_script:
-    # need to install esptool, needn't install idf python env
-  - source tools/ci/utils.sh
-  - is_based_on_commits $REQUIRED_ANCESTOR_COMMITS
-  - *set_include_nightly_run
-  - source tools/ci/setup_python.sh
-  - add_gitlab_ssh_keys
-  - fetch_submodules
-  # download the constraint file manually
-  - mkdir -p ~/.espressif
-  - wget -O ~/.espressif/${CI_PYTHON_CONSTRAINT_FILE} --header="Authorization:Bearer ${ESPCI_TOKEN}" ${GITLAB_HTTP_SERVER}/api/v4/projects/2581/repository/files/${CI_PYTHON_CONSTRAINT_FILE}/raw
-  - *download_test_python_contraint_file
-  # TODO: remove this, IDFCI-1207
-  - pip install esptool -c ~/.espressif/${CI_PYTHON_CONSTRAINT_FILE}
-  - *download_test_python_tool
+    # needn't install idf python env
+    - source tools/ci/utils.sh
+    - is_based_on_commits $REQUIRED_ANCESTOR_COMMITS
+    - add_gitlab_ssh_keys
 
 .before_script_macos:
   before_script:
diff --git a/.gitlab/ci/assign-test.yml b/.gitlab/ci/assign-test.yml
index 55cc6ca65c..ea342e59ad 100644
--- a/.gitlab/ci/assign-test.yml
+++ b/.gitlab/ci/assign-test.yml
@@ -85,6 +85,7 @@ assign_integration_test:
   extends:
     - .assign_test_template
     - .rules:test:integration_test
+  image: ${CI_INTEGRATION_TEST_ENV_IMAGE}
   needs:
     - build_ssc_esp32
     - build_ssc_esp32c3
@@ -98,7 +99,6 @@ assign_integration_test:
     INTEGRATION_TEST_CASE_PATH: "${CI_PROJECT_DIR}/auto_test_script/TestCaseFiles"
     ASSIGN_TEST_CASE_SCRIPT: "${CI_PROJECT_DIR}/auto_test_script/bin/CIAssignTestCases.py"
     PYTHONPATH: ${CI_PROJECT_DIR}/auto_test_script/packages
-    PYTHON_VER: 3.7.7
   script:
     # clone test script to assign tests
     # can not retry if downing git lfs files failed, so using empty_branch first.
diff --git a/.gitlab/ci/target-test.yml b/.gitlab/ci/target-test.yml
index c4c3591d48..a41ac5208c 100644
--- a/.gitlab/ci/target-test.yml
+++ b/.gitlab/ci/target-test.yml
@@ -1028,6 +1028,8 @@ UT_S3_FLASH:
     - .rules:test:integration_test
     # needn't install idf python env
     - .before_script_integration_test
+  image: ${CI_INTEGRATION_TEST_ENV_IMAGE}
+  cache: []
   needs: # the assign already needs all the build jobs
     - assign_integration_test
   variables:
@@ -1038,10 +1040,9 @@ UT_S3_FLASH:
     KNOWN_ISSUE_FILE: "${CI_PROJECT_DIR}/tools/ci/integration_test/KnownIssues"
     CI_RUNNER_SCRIPT: "${CI_PROJECT_DIR}/auto_test_script/bin/CIRunner.py"
     PREPARE_TEST_BIN_SCRIPT: "${CI_PROJECT_DIR}/tools/ci/integration_test/prepare_test_bins.py"
-    PYTHONPATH: "${CI_PROJECT_DIR}/auto_test_script/packages:${PYTHONPATH}"
+    PYTHONPATH: "${CI_PROJECT_DIR}/auto_test_script/packages:${CI_PROJECT_DIR}/tools/ci/python_packages:${PYTHONPATH}"
+    SETUP_SCRIPT: "${CI_PROJECT_DIR}/auto_test_script/tools/ci/setup_idfci.sh"
     INITIAL_CONDITION_RETRY_COUNT: "1"
-    # auto_test_script only supports python 3.7.x
-    PYTHON_VER: 3.7.7
   script:
     - *define_config_file_name
     # first test if config file exists, if not exist, exit 0
@@ -1054,6 +1055,7 @@ UT_S3_FLASH:
     - retry_failed git clone ${CI_AUTO_TEST_SCRIPT_REPO_URL} -b empty_branch
     - retry_failed git -C auto_test_script checkout -f ${CI_AUTO_TEST_SCRIPT_REPO_BRANCH}
     - python $CHECKOUT_REF_SCRIPT auto_test_script auto_test_script --customized_only
+    - if [ -f ${SETUP_SCRIPT} ]; then ${SETUP_SCRIPT}; fi
     - cat ${KNOWN_ISSUE_FILE} >> ${TEST_CASE_FILE_PATH}/KnownIssues
     # run test
     - python ${PREPARE_TEST_BIN_SCRIPT} $CONFIG_FILE
@@ -1080,10 +1082,6 @@ nvs_compatible_test:
     - *define_config_file_name
     # first test if config file exists, if not exist, exit 0
     - test -e $CONFIG_FILE || exit 0
-    # prepare test utilities
-    - source tools/ci/setup_python.sh
-    - add_gitlab_ssh_keys
-    - fetch_submodules
     # clone local test env configs
     - retry_failed git clone $TEST_ENV_CONFIG_REPO
     - python $CHECKOUT_REF_SCRIPT ci-test-runner-configs ci-test-runner-configs
@@ -1091,6 +1089,7 @@ nvs_compatible_test:
     # can not retry if downing git lfs files failed, so using empty_branch first.
     - retry_failed git clone ${CI_AUTO_TEST_SCRIPT_REPO_URL} -b empty_branch
     - retry_failed git -C auto_test_script checkout -f ${CI_AUTO_TEST_SCRIPT_REPO_BRANCH}
+    - if [ -f ${SETUP_SCRIPT} ]; then ${SETUP_SCRIPT}; fi
     - python $CHECKOUT_REF_SCRIPT auto_test_script auto_test_script --customized_only
     # prepare nvs bins
     - cd auto_test_script
diff --git a/tools/ci/integration_test/prepare_test_bins.py b/tools/ci/integration_test/prepare_test_bins.py
index 8e6598a37e..48d847c7c8 100644
--- a/tools/ci/integration_test/prepare_test_bins.py
+++ b/tools/ci/integration_test/prepare_test_bins.py
@@ -7,7 +7,14 @@ import argparse
 import os
 
 import gitlab
-import gitlab_api
+
+try:
+    import gitlab_api
+except ImportError:
+    import sys
+    sys.path.append(os.path.join(os.path.dirname(__file__), '..', 'python_packages'))
+    import gitlab_api
+
 from AutoTestScript.RunnerConfigs.Config import Config
 
 SSC_BUILD_JOB_MAP = {

From f78298b04a2dde52811da9f61cd16adf5127fbc1 Mon Sep 17 00:00:00 2001
From: tgotic <tgotic@users.noreply.github.com>
Date: Mon, 8 Aug 2022 16:18:16 +0200
Subject: [PATCH 025/665] local copy of btc_msg_t

No need to use local copy of btc_msg_t in btc_transfer_context, create it on heap and pass to osi_thread_post().
---
 components/bt/common/btc/core/btc_task.c | 47 +++++++++++-------------
 1 file changed, 22 insertions(+), 25 deletions(-)

diff --git a/components/bt/common/btc/core/btc_task.c b/components/bt/common/btc/core/btc_task.c
index e611890904..724445c0e8 100644
--- a/components/bt/common/btc/core/btc_task.c
+++ b/components/bt/common/btc/core/btc_task.c
@@ -218,16 +218,7 @@ static void btc_thread_handler(void *arg)
 
 static bt_status_t btc_task_post(btc_msg_t *msg, uint32_t timeout)
 {
-    btc_msg_t *lmsg;
-
-    lmsg = (btc_msg_t *)osi_malloc(sizeof(btc_msg_t));
-    if (lmsg == NULL) {
-        return BT_STATUS_NOMEM;
-    }
-
-    memcpy(lmsg, msg, sizeof(btc_msg_t));
-
-    if (osi_thread_post(btc_thread, btc_thread_handler, lmsg, 0, timeout) == false) {
+    if (osi_thread_post(btc_thread, btc_thread_handler, msg, 0, timeout) == false) {
         return BT_STATUS_BUSY;
     }
 
@@ -245,7 +236,7 @@ static bt_status_t btc_task_post(btc_msg_t *msg, uint32_t timeout)
  */
 bt_status_t btc_transfer_context(btc_msg_t *msg, void *arg, int arg_len, btc_arg_deep_copy_t copy_func)
 {
-    btc_msg_t lmsg;
+    btc_msg_t* lmsg;
 
     if (msg == NULL) {
         return BT_STATUS_PARM_INVALID;
@@ -253,22 +244,28 @@ bt_status_t btc_transfer_context(btc_msg_t *msg, void *arg, int arg_len, btc_arg
 
     BTC_TRACE_DEBUG("%s msg %u %u %u %p\n", __func__, msg->sig, msg->pid, msg->act, arg);
 
-    memcpy(&lmsg, msg, sizeof(btc_msg_t));
-    if (arg) {
-        lmsg.arg = (void *)osi_malloc(arg_len);
-        if (lmsg.arg == NULL) {
-            return BT_STATUS_NOMEM;
-        }
-        memset(lmsg.arg, 0x00, arg_len);    //important, avoid arg which have no length
-        memcpy(lmsg.arg, arg, arg_len);
-        if (copy_func) {
-            copy_func(&lmsg, lmsg.arg, arg);
-        }
-    } else {
-        lmsg.arg = NULL;
+    lmsg = (btc_msg_t *)osi_malloc(sizeof(btc_msg_t));
+    if (lmsg == NULL) {
+        return BT_STATUS_NOMEM;
     }
 
-    return btc_task_post(&lmsg, OSI_THREAD_MAX_TIMEOUT);
+    memcpy(lmsg, msg, sizeof(btc_msg_t));
+    if (arg) {
+        lmsg->arg = (void *)osi_malloc(arg_len);
+        if (lmsg->arg == NULL) {
+            free(lmsg);
+            return BT_STATUS_NOMEM;
+        }
+        memset(lmsg->arg, 0x00, arg_len);    //important, avoid arg which have no length
+        memcpy(lmsg->arg, arg, arg_len);
+        if (copy_func) {
+            copy_func(lmsg, lmsg->arg, arg);
+        }
+    } else {
+        lmsg->arg = NULL;
+    }
+
+    return btc_task_post(lmsg, OSI_THREAD_MAX_TIMEOUT);
 
 }
 

From 2bfffa68ca59fd576e5b8d396002c40821dbce93 Mon Sep 17 00:00:00 2001
From: Alexey Lapshin <alexey.lapshin@espressif.com>
Date: Mon, 8 Aug 2022 17:38:04 +0000
Subject: [PATCH 026/665] tools: update gdb version to '11.2_20220808'

Closes https://github.com/espressif/esp-idf/issues/9522
---
 tools/tools.json | 112 +++++++++++++++++++++++------------------------
 1 file changed, 56 insertions(+), 56 deletions(-)

diff --git a/tools/tools.json b/tools/tools.json
index bc9151c714..f74f24fb99 100644
--- a/tools/tools.json
+++ b/tools/tools.json
@@ -26,51 +26,51 @@
       "versions": [
         {
           "linux-amd64": {
-            "sha256": "f78d520a4302f87a21966486898f44848be390d7b2f734bec0bad00f074295d9",
-            "size": 26942536,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220729/xtensa-esp-elf-gdb-11.2_20220729-x86_64-linux-gnu.tar.gz"
+            "sha256": "a68ba3e142b9c2b1202756ce29f869f808f07298a22c080d061aa606d298a903",
+            "size": 26942439,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/xtensa-esp-elf-gdb-11.2_20220808-x86_64-linux-gnu.tar.gz"
           },
           "linux-arm64": {
-            "sha256": "85712369aa1880d2431dc2f6078b137692c6dcaf8b2d99d09d334af1488d6d27",
-            "size": 27126980,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220729/xtensa-esp-elf-gdb-11.2_20220729-aarch64-linux-gnu.tar.gz"
+            "sha256": "50e6f37db46bed058520fb60734959f70124760e9284005aceae6c65383c0c49",
+            "size": 27128251,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/xtensa-esp-elf-gdb-11.2_20220808-aarch64-linux-gnu.tar.gz"
           },
           "linux-armel": {
-            "sha256": "570f130660a0d9d304eeafad4aaf874f80697897a6be9fe4777ed24feb455063",
-            "size": 25199132,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220729/xtensa-esp-elf-gdb-11.2_20220729-arm-linux-gnueabi.tar.gz"
+            "sha256": "3e587ca9fd1162555df3f2349be4ae86ad9279507500f6e412d5f111c692f84b",
+            "size": 25199023,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/xtensa-esp-elf-gdb-11.2_20220808-arm-linux-gnueabi.tar.gz"
           },
           "linux-armhf": {
-            "sha256": "4eba7e93999e2bfa5352451d320ebeaac5b9e606adaa407e2f72c090842dc31e",
-            "size": 23484789,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220729/xtensa-esp-elf-gdb-11.2_20220729-arm-linux-gnueabihf.tar.gz"
+            "sha256": "3c8e3721784bcb644a4f4fe486fa4939b51cef2a22eda601c830695ab3fc8108",
+            "size": 23483241,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/xtensa-esp-elf-gdb-11.2_20220808-arm-linux-gnueabihf.tar.gz"
           },
           "linux-i686": {
-            "sha256": "924d68835cb7c236127f84faaf26834894f3affa4271c32714994319bd670049",
-            "size": 25972600,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220729/xtensa-esp-elf-gdb-11.2_20220729-i586-linux-gnu.tar.gz"
+            "sha256": "c0a92aa2edc1463ca2cd09c3c9828bc48f2a69402de5ce413abe0a1ce01db8ea",
+            "size": 25972305,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/xtensa-esp-elf-gdb-11.2_20220808-i586-linux-gnu.tar.gz"
           },
           "macos": {
-            "sha256": "f9c87a8cbdfaae9144b148236a3721f691a958e183c581d524735c11d8056993",
-            "size": 36473326,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220729/xtensa-esp-elf-gdb-11.2_20220729-x86_64-apple-darwin14.tar.gz"
+            "sha256": "8a19adf0ffb241727240078b917f50ef5c5340d32bba81e433fcf5c04547bf32",
+            "size": 36473471,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/xtensa-esp-elf-gdb-11.2_20220808-x86_64-apple-darwin14.tar.gz"
           },
           "macos-arm64": {
-            "sha256": "f9c87a8cbdfaae9144b148236a3721f691a958e183c581d524735c11d8056993",
-            "size": 36473326,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220729/xtensa-esp-elf-gdb-11.2_20220729-x86_64-apple-darwin14.tar.gz"
+            "sha256": "8a19adf0ffb241727240078b917f50ef5c5340d32bba81e433fcf5c04547bf32",
+            "size": 36473471,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/xtensa-esp-elf-gdb-11.2_20220808-x86_64-apple-darwin14.tar.gz"
           },
-          "name": "11.2_20220729",
+          "name": "11.2_20220808",
           "status": "recommended",
           "win32": {
-            "sha256": "a575e08eb1c9a3fde54f6c1f4edabf37f18e8469637af18a720fb35b44bfb5a3",
-            "size": 23240692,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220729/xtensa-esp-elf-gdb-11.2_20220729-i686-w64-mingw32.zip"
+            "sha256": "fc6f4ca1cbe00bb51bf49282b276356ec2cba566c314a647892d6213accd6c8a",
+            "size": 23240883,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/xtensa-esp-elf-gdb-11.2_20220808-i686-w64-mingw32.zip"
           },
           "win64": {
-            "sha256": "79f253059524a77aa115e333780e9ae7d44af24bb857e103256140f332a28200",
-            "size": 25132854,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220729/xtensa-esp-elf-gdb-11.2_20220729-x86_64-w64-mingw32.zip"
+            "sha256": "f53af973b66490697bdaa46937fc8fe89c5ca23ecc889be8c918383dcfcf0e0f",
+            "size": 25133502,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/xtensa-esp-elf-gdb-11.2_20220808-x86_64-w64-mingw32.zip"
           }
         }
       ]
@@ -99,51 +99,51 @@
       "versions": [
         {
           "linux-amd64": {
-            "sha256": "fe619ee33f0a586230d704486248b39d4e5f1aa39e377e89cccea40d56b3be11",
-            "size": 26795857,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220729/riscv32-esp-elf-gdb-11.2_20220729-x86_64-linux-gnu.tar.gz"
+            "sha256": "ee1f2f5bfc8805e3887ba628a7475c22b56dfa69f90a1eaec1b1ab7fbff0b27b",
+            "size": 26795828,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/riscv32-esp-elf-gdb-11.2_20220808-x86_64-linux-gnu.tar.gz"
           },
           "linux-arm64": {
-            "sha256": "8772c7a84ff935549f60471182fb53edbe2764492cfaf988cf80b7198b339561",
-            "size": 27018885,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220729/riscv32-esp-elf-gdb-11.2_20220729-aarch64-linux-gnu.tar.gz"
+            "sha256": "1de34770a1421b25eb79e57505d6e5ad3a73b31075064c7667ae66bf060f5746",
+            "size": 27017662,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/riscv32-esp-elf-gdb-11.2_20220808-aarch64-linux-gnu.tar.gz"
           },
           "linux-armel": {
-            "sha256": "43ab8752194682e470955c1fd4c1f773e319d9a6819305c5e40fa42d471564a4",
-            "size": 25531105,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220729/riscv32-esp-elf-gdb-11.2_20220729-arm-linux-gnueabi.tar.gz"
+            "sha256": "edc4ca65cfb59e01cac604e1e8915a6a85c8d44a193f13b5664dd2bcfe144f43",
+            "size": 25530723,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/riscv32-esp-elf-gdb-11.2_20220808-arm-linux-gnueabi.tar.gz"
           },
           "linux-armhf": {
-            "sha256": "331b7c3e2b4ca6dd47cfa611f5eb32d10f89f5a5f5d7159d6134ca7434ea8800",
-            "size": 23773733,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220729/riscv32-esp-elf-gdb-11.2_20220729-arm-linux-gnueabihf.tar.gz"
+            "sha256": "40874852b4a30fd90eb52996f077363bf7645c50f0f7defdf8b8e4adc5f45681",
+            "size": 23773773,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/riscv32-esp-elf-gdb-11.2_20220808-arm-linux-gnueabihf.tar.gz"
           },
           "linux-i686": {
-            "sha256": "b27d6ae348eae1c51f993a4b352739a502dfdb4b123d5ac3770cf96666211e11",
-            "size": 26182611,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220729/riscv32-esp-elf-gdb-11.2_20220729-i586-linux-gnu.tar.gz"
+            "sha256": "0d20d58ea1acc9ae35f455a4139c8cd06174c1f0910a7751793bc4265b464550",
+            "size": 26184428,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/riscv32-esp-elf-gdb-11.2_20220808-i586-linux-gnu.tar.gz"
           },
           "macos": {
-            "sha256": "757417237ed28408b4ab62708be4dc32a57292acd06d3e1f98bcaa233fd8041a",
-            "size": 36494413,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220729/riscv32-esp-elf-gdb-11.2_20220729-x86_64-apple-darwin14.tar.gz"
+            "sha256": "a4a7df6e41e378614af4600ef82f958308e1b0826680763b504c88bd55ca1551",
+            "size": 36498017,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/riscv32-esp-elf-gdb-11.2_20220808-x86_64-apple-darwin14.tar.gz"
           },
           "macos-arm64": {
-            "sha256": "757417237ed28408b4ab62708be4dc32a57292acd06d3e1f98bcaa233fd8041a",
-            "size": 36494413,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220729/riscv32-esp-elf-gdb-11.2_20220729-x86_64-apple-darwin14.tar.gz"
+            "sha256": "a4a7df6e41e378614af4600ef82f958308e1b0826680763b504c88bd55ca1551",
+            "size": 36498017,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/riscv32-esp-elf-gdb-11.2_20220808-x86_64-apple-darwin14.tar.gz"
           },
-          "name": "11.2_20220729",
+          "name": "11.2_20220808",
           "status": "recommended",
           "win32": {
-            "sha256": "110a052a0717b24eb7c9fa1e6170041efd7444492f23a94a91fd798e4d62fa60",
-            "size": 23435344,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220729/riscv32-esp-elf-gdb-11.2_20220729-i686-w64-mingw32.zip"
+            "sha256": "2cb141a778d501c3b885e4f11a25aa24a20b6bf06bc9cfcc12b672418b0e967c",
+            "size": 23435406,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/riscv32-esp-elf-gdb-11.2_20220808-i686-w64-mingw32.zip"
           },
           "win64": {
-            "sha256": "da6a444d076611f9821a88af44e245c27880cac85870a1604b363fc6fad3aadc",
-            "size": 24801843,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220729/riscv32-esp-elf-gdb-11.2_20220729-x86_64-w64-mingw32.zip"
+            "sha256": "01063604e35e3271837eca383ed38e2f069b88c84e5b41a6ad5be7399f14eed7",
+            "size": 24801931,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/riscv32-esp-elf-gdb-11.2_20220808-x86_64-w64-mingw32.zip"
           }
         }
       ]

From a17b207e4fcac5f35d4a3436200a257c9322c849 Mon Sep 17 00:00:00 2001
From: Shang Zhou <shangzhou@espressif.com>
Date: Tue, 9 Aug 2022 11:45:34 +0800
Subject: [PATCH 027/665] docs: Sync up EN and CN lines of ble-mesh, wifi, and
 i2c

---
 docs/en/api-guides/wifi.rst                           | 3 ---
 docs/zh_CN/api-guides/esp-ble-mesh/ble-mesh-index.rst | 4 +---
 docs/zh_CN/api-guides/wifi.rst                        | 3 ++-
 docs/zh_CN/api-reference/peripherals/i2c.rst          | 1 +
 4 files changed, 4 insertions(+), 7 deletions(-)

diff --git a/docs/en/api-guides/wifi.rst b/docs/en/api-guides/wifi.rst
index b94d5239d7..12158ccef6 100644
--- a/docs/en/api-guides/wifi.rst
+++ b/docs/en/api-guides/wifi.rst
@@ -2479,7 +2479,6 @@ The parameters not mentioned in the following table should be set to the default
           - 31.5
           - 27.7
 
-
 .. only:: esp32s3
 
      .. list-table::
@@ -2577,14 +2576,12 @@ The parameters not mentioned in the following table should be set to the default
         The test was performed with a single stream in a shielded box using an ASUS RT-N66U router.
         {IDF_TARGET_NAME}'s CPU is single core with 160 MHz. {IDF_TARGET_NAME}'s flash is in QIO mode with 80 MHz.
 
-
 .. only:: esp32c2
 
     .. note::
         The test was performed with a single stream in a shielded box using an Redmi RM2100 router.
         {IDF_TARGET_NAME}'s CPU is single core with 120 MHz. {IDF_TARGET_NAME}'s flash is in QIO mode with 60 MHz.
 
-
 .. only:: esp32
 
     **Ranks:**
diff --git a/docs/zh_CN/api-guides/esp-ble-mesh/ble-mesh-index.rst b/docs/zh_CN/api-guides/esp-ble-mesh/ble-mesh-index.rst
index bbe638b231..5afeac626d 100644
--- a/docs/zh_CN/api-guides/esp-ble-mesh/ble-mesh-index.rst
+++ b/docs/zh_CN/api-guides/esp-ble-mesh/ble-mesh-index.rst
@@ -4,9 +4,6 @@ ESP-BLE-MESH
 
 :link_to_translation:`en:[English]`
 
-概述
-=====
-
 蓝牙 mesh 网络实现了无线设备的“多对多”通讯，其可用于建立包含大量设备的网络。
 
 设备能将数据中继至不在初始设备无线电覆盖范围内的其他设备。这样，mesh 网络就能够覆盖非常大的物理区域，并且囊括大量设备。Mesh 网络非常适用于楼宇自动化、传感器网络和其他物联网解决方案，这些情景下数以十计、百计、千计的设备需要与其他设备进行安全可靠的通信。
@@ -37,6 +34,7 @@ ESP-BLE-MESH 快速入门
 
 如果您是第一次接触 ESP-IDF，请参见 esp-idf :doc:`../../get-started/index` 来设置开发环境，编译、烧写和运行示例应用程序。
 
+
 硬件及软件准备
 --------------
 
diff --git a/docs/zh_CN/api-guides/wifi.rst b/docs/zh_CN/api-guides/wifi.rst
index 1b03912d14..26816c9694 100644
--- a/docs/zh_CN/api-guides/wifi.rst
+++ b/docs/zh_CN/api-guides/wifi.rst
@@ -5,6 +5,8 @@
 
 {IDF_TARGET_NAME} Wi-Fi 功能列表
 ------------------------------------
+{IDF_TARGET_NAME} 支持以下 Wi-Fi 功能：
+
 .. only:: esp32 or esp32s2 or esp32c3 or esp32s3
 
     - 支持 4 个虚拟接口，即STA、AP、Sniffer 和 reserved。
@@ -1167,7 +1169,6 @@ API esp_wifi_set_config() 可用于配置 AP。下表详细介绍了各个字段
         - beacon 间隔。值为 100 ~ 60000 ms，默认值为 100 ms。如果该值不在上述范围，AP 默认取 100 ms。
 
 
-
 Wi-Fi 协议模式
 +++++++++++++++++++++++++
 
diff --git a/docs/zh_CN/api-reference/peripherals/i2c.rst b/docs/zh_CN/api-reference/peripherals/i2c.rst
index b1bb004acf..4e148f7079 100644
--- a/docs/zh_CN/api-reference/peripherals/i2c.rst
+++ b/docs/zh_CN/api-reference/peripherals/i2c.rst
@@ -105,6 +105,7 @@ I2C 驱动程序管理在 I2C 总线上设备的通信，该驱动程序具备
             .mode = I2C_MODE_SLAVE,
             .slave.addr_10bit_en = 0,
             .slave.slave_addr = ESP_SLAVE_ADDR,      // address of your project
+            .clk_flags = 0,
         };
 
 在此阶段，:cpp:func:`i2c_param_config` 还将其他 I2C 配置参数设置为 I2C 总线协议规范中定义的默认值。有关默认值及修改默认值的详细信息，请参考 :ref:`i2c-api-customized-configuration`。

From 36feb95a9e97ee8b9241b8ecd8132d765955ec91 Mon Sep 17 00:00:00 2001
From: muhaidong <muhaidong@espressif.com>
Date: Tue, 9 Aug 2022 16:49:42 +0800
Subject: [PATCH 028/665] esp_wifi: done beacon monitor timer and eloop timer
 when deinit

---
 components/esp_wifi/lib                | 2 +-
 components/wpa_supplicant/port/eloop.c | 1 +
 2 files changed, 2 insertions(+), 1 deletion(-)

diff --git a/components/esp_wifi/lib b/components/esp_wifi/lib
index fd23b3bc66..cf381efc7e 160000
--- a/components/esp_wifi/lib
+++ b/components/esp_wifi/lib
@@ -1 +1 @@
-Subproject commit fd23b3bc66102918dd0ce6492997f7cfdd6e86c0
+Subproject commit cf381efc7ebd3c607fd9ab00599bb71c95fcc305
diff --git a/components/wpa_supplicant/port/eloop.c b/components/wpa_supplicant/port/eloop.c
index 92aaa02fb2..37ce1a5c4a 100644
--- a/components/wpa_supplicant/port/eloop.c
+++ b/components/wpa_supplicant/port/eloop.c
@@ -366,5 +366,6 @@ void eloop_destroy(void)
 		eloop_data_lock = NULL;
 	}
 	os_timer_disarm(&eloop.eloop_timer);
+	os_timer_done(&eloop.eloop_timer);
 	os_memset(&eloop, 0, sizeof(eloop));
 }

From 54baaa9bc1561823956a4c2dc2159cc0855cdcfc Mon Sep 17 00:00:00 2001
From: Mahavir Jain <mahavir@espressif.com>
Date: Tue, 9 Aug 2022 17:18:29 +0530
Subject: [PATCH 029/665] ci: updates rules to trigger docker build on
 submodules change

---
 .gitlab/ci/dependencies/dependencies.yml | 1 +
 .gitlab/ci/rules.yml                     | 2 ++
 2 files changed, 3 insertions(+)

diff --git a/.gitlab/ci/dependencies/dependencies.yml b/.gitlab/ci/dependencies/dependencies.yml
index 15adcae2d4..a6c7771234 100644
--- a/.gitlab/ci/dependencies/dependencies.yml
+++ b/.gitlab/ci/dependencies/dependencies.yml
@@ -33,6 +33,7 @@
     - docker
   patterns:
     - docker
+    - submodule
 
 "build:windows":
   labels:
diff --git a/.gitlab/ci/rules.yml b/.gitlab/ci/rules.yml
index c356292c50..481a43a580 100644
--- a/.gitlab/ci/rules.yml
+++ b/.gitlab/ci/rules.yml
@@ -736,6 +736,8 @@
     - <<: *if-label-docker
     - <<: *if-dev-push
       changes: *patterns-docker
+    - <<: *if-dev-push
+      changes: *patterns-submodule
 
 .rules:build:example_test:
   rules:

From 35dda59209c21e6bf583fea888e3fb9bc28c8613 Mon Sep 17 00:00:00 2001
From: "simon.chupin" <simon.chupin@espressif.com>
Date: Thu, 7 Jul 2022 14:45:09 +0200
Subject: [PATCH 030/665] tools: remove the dependency on the future package

---
 .../nvs_partition_gen.py                      |  3 --
 .../i2s_adc_dac/tools/generate_audio_file.py  |  3 --
 .../advanced_tests/scripts/test.py            | 16 +-------
 .../pytest_http_server_persistence.py         |  4 --
 .../simple/pytest_http_server_simple.py       |  4 --
 .../mqtt/ssl/mqtt_ssl_example_test.py         |  3 --
 .../protocols/mqtt/ws/mqtt_ws_example_test.py |  3 --
 .../mqtt/wss/mqtt_wss_example_test.py         |  3 --
 .../sockets/tcp_client/example_test.py        |  4 --
 .../sockets/udp_client/example_test.py        |  4 --
 examples/wifi/iperf/iperf_test.py             |  3 --
 tools/ci/check_copyright_ignore.txt           |  1 -
 .../idf_http_server_test/adder.py             |  3 --
 .../idf_http_server_test/client.py            |  3 --
 .../idf_http_server_test/test.py              |  3 --
 .../idf_iperf_test_util/IperfUtility.py       |  1 -
 tools/gdb_panic_server.py                     |  1 -
 tools/gen_esp_err_to_name.py                  | 17 +-------
 tools/idf_monitor.py                          |  1 -
 tools/idf_size.py                             | 39 +++++++++++--------
 tools/kconfig_new/confgen.py                  | 18 +--------
 tools/kconfig_new/confserver.py               |  4 +-
 .../kconfig_new/test/confgen/test_confgen.py  |  4 +-
 tools/ldgen/ldgen.py                          | 10 +----
 tools/mass_mfg/mfg_gen.py                     |  5 +--
 tools/mkdfu.py                                |  6 +--
 tools/mkuf2.py                                |  8 ++--
 tools/requirements/requirements.core.txt      |  1 -
 .../test_idf_monitor/run_test_idf_monitor.py  |  3 --
 29 files changed, 35 insertions(+), 143 deletions(-)

diff --git a/components/nvs_flash/nvs_partition_generator/nvs_partition_gen.py b/components/nvs_flash/nvs_partition_generator/nvs_partition_gen.py
index b515d12ac2..c99db28bdc 100755
--- a/components/nvs_flash/nvs_partition_generator/nvs_partition_gen.py
+++ b/components/nvs_flash/nvs_partition_generator/nvs_partition_gen.py
@@ -7,8 +7,6 @@
 # SPDX-License-Identifier: Apache-2.0
 #
 
-from __future__ import division, print_function
-
 import argparse
 import array
 import binascii
@@ -21,7 +19,6 @@ import random
 import struct
 import sys
 import zlib
-from builtins import bytes, int, range
 from io import open
 
 try:
diff --git a/examples/peripherals/i2s/i2s_adc_dac/tools/generate_audio_file.py b/examples/peripherals/i2s/i2s_adc_dac/tools/generate_audio_file.py
index edc4ae3ea0..2d1a20fcac 100644
--- a/examples/peripherals/i2s/i2s_adc_dac/tools/generate_audio_file.py
+++ b/examples/peripherals/i2s/i2s_adc_dac/tools/generate_audio_file.py
@@ -1,11 +1,8 @@
 # SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
 # SPDX-License-Identifier: Unlicense OR CC0-1.0
-from __future__ import print_function
-
 import os
 import struct
 import wave
-from builtins import range
 
 try:
     from typing import List
diff --git a/examples/protocols/http_server/advanced_tests/scripts/test.py b/examples/protocols/http_server/advanced_tests/scripts/test.py
index dc43fdd197..e3e11b0d15 100644
--- a/examples/protocols/http_server/advanced_tests/scripts/test.py
+++ b/examples/protocols/http_server/advanced_tests/scripts/test.py
@@ -1,18 +1,7 @@
 #!/usr/bin/env python
 #
-# Copyright 2018 Espressif Systems (Shanghai) PTE LTD
-#
-# Licensed under the Apache License, Version 2.0 (the "License");
-# you may not use this file except in compliance with the License.
-# You may obtain a copy of the License at
-#
-#     http://www.apache.org/licenses/LICENSE-2.0
-#
-# Unless required by applicable law or agreed to in writing, software
-# distributed under the License is distributed on an "AS IS" BASIS,
-# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-# See the License for the specific language governing permissions and
-# limitations under the License.
+# SPDX-FileCopyrightText: 2018-2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: Apache-2.0
 
 # Utility for testing the web server. Test cases:
 # Assume the device supports 'n' simultaneous open sockets
@@ -139,7 +128,6 @@ import string
 import sys
 import threading
 import time
-from builtins import object, range, str
 
 try:
     import Utility
diff --git a/examples/protocols/http_server/persistent_sockets/pytest_http_server_persistence.py b/examples/protocols/http_server/persistent_sockets/pytest_http_server_persistence.py
index ac8b3febc3..c0514e54e2 100644
--- a/examples/protocols/http_server/persistent_sockets/pytest_http_server_persistence.py
+++ b/examples/protocols/http_server/persistent_sockets/pytest_http_server_persistence.py
@@ -2,14 +2,10 @@
 #
 # SPDX-FileCopyrightText: 2018-2022 Espressif Systems (Shanghai) CO LTD
 # SPDX-License-Identifier: Apache-2.0
-
-from __future__ import division, print_function, unicode_literals
-
 import logging
 import os
 import random
 import sys
-from builtins import range, str
 
 import pytest
 
diff --git a/examples/protocols/http_server/simple/pytest_http_server_simple.py b/examples/protocols/http_server/simple/pytest_http_server_simple.py
index fc1b3d9b58..eb5d8a95b4 100644
--- a/examples/protocols/http_server/simple/pytest_http_server_simple.py
+++ b/examples/protocols/http_server/simple/pytest_http_server_simple.py
@@ -2,9 +2,6 @@
 #
 # SPDX-FileCopyrightText: 2018-2022 Espressif Systems (Shanghai) CO LTD
 # SPDX-License-Identifier: Apache-2.0
-
-from __future__ import division, print_function, unicode_literals
-
 import logging
 import os
 import random
@@ -13,7 +10,6 @@ import string
 import sys
 import threading
 import time
-from builtins import range
 
 import pytest
 
diff --git a/examples/protocols/mqtt/ssl/mqtt_ssl_example_test.py b/examples/protocols/mqtt/ssl/mqtt_ssl_example_test.py
index 3309ca4d2a..51ac4e9754 100644
--- a/examples/protocols/mqtt/ssl/mqtt_ssl_example_test.py
+++ b/examples/protocols/mqtt/ssl/mqtt_ssl_example_test.py
@@ -1,10 +1,7 @@
-from __future__ import print_function, unicode_literals
-
 import os
 import re
 import ssl
 import sys
-from builtins import str
 from threading import Event, Thread
 
 import paho.mqtt.client as mqtt
diff --git a/examples/protocols/mqtt/ws/mqtt_ws_example_test.py b/examples/protocols/mqtt/ws/mqtt_ws_example_test.py
index 72d4fa71e7..c24cfec336 100644
--- a/examples/protocols/mqtt/ws/mqtt_ws_example_test.py
+++ b/examples/protocols/mqtt/ws/mqtt_ws_example_test.py
@@ -1,9 +1,6 @@
-from __future__ import print_function, unicode_literals
-
 import os
 import re
 import sys
-from builtins import str
 from threading import Event, Thread
 
 import paho.mqtt.client as mqtt
diff --git a/examples/protocols/mqtt/wss/mqtt_wss_example_test.py b/examples/protocols/mqtt/wss/mqtt_wss_example_test.py
index 9f8ab12692..c0a1454dc5 100644
--- a/examples/protocols/mqtt/wss/mqtt_wss_example_test.py
+++ b/examples/protocols/mqtt/wss/mqtt_wss_example_test.py
@@ -1,10 +1,7 @@
-from __future__ import unicode_literals
-
 import os
 import re
 import ssl
 import sys
-from builtins import str
 from threading import Event, Thread
 
 import paho.mqtt.client as mqtt
diff --git a/examples/protocols/sockets/tcp_client/example_test.py b/examples/protocols/sockets/tcp_client/example_test.py
index 3427296b5b..6ab409fda5 100644
--- a/examples/protocols/sockets/tcp_client/example_test.py
+++ b/examples/protocols/sockets/tcp_client/example_test.py
@@ -5,14 +5,10 @@
 # CONDITIONS OF ANY KIND, either express or implied.
 
 # -*- coding: utf-8 -*-
-
-from __future__ import print_function, unicode_literals
-
 import os
 import re
 import socket
 import sys
-from builtins import input
 from threading import Event, Thread
 
 import netifaces
diff --git a/examples/protocols/sockets/udp_client/example_test.py b/examples/protocols/sockets/udp_client/example_test.py
index a5425b8614..5b4593fc15 100644
--- a/examples/protocols/sockets/udp_client/example_test.py
+++ b/examples/protocols/sockets/udp_client/example_test.py
@@ -5,14 +5,10 @@
 # CONDITIONS OF ANY KIND, either express or implied.
 
 # -*- coding: utf-8 -*-
-
-from __future__ import print_function, unicode_literals
-
 import os
 import re
 import socket
 import sys
-from builtins import input
 from threading import Event, Thread
 
 import netifaces
diff --git a/examples/wifi/iperf/iperf_test.py b/examples/wifi/iperf/iperf_test.py
index f95716bfde..a2a83899b0 100644
--- a/examples/wifi/iperf/iperf_test.py
+++ b/examples/wifi/iperf/iperf_test.py
@@ -19,13 +19,10 @@ The test env Example_ShieldBox do need the following config::
     apc_ip: "192.168.1.88"
     pc_nic: "eth0"
 """
-from __future__ import division, unicode_literals
-
 import os
 import re
 import subprocess
 import time
-from builtins import range, str
 
 import ttfw_idf
 from idf_iperf_test_util import Attenuator, IperfUtility, PowerControl, TestReport
diff --git a/tools/ci/check_copyright_ignore.txt b/tools/ci/check_copyright_ignore.txt
index 062f951c32..165b5f2690 100644
--- a/tools/ci/check_copyright_ignore.txt
+++ b/tools/ci/check_copyright_ignore.txt
@@ -1792,7 +1792,6 @@ examples/protocols/http_server/advanced_tests/http_server_advanced_test.py
 examples/protocols/http_server/advanced_tests/main/include/tests.h
 examples/protocols/http_server/advanced_tests/main/main.c
 examples/protocols/http_server/advanced_tests/main/tests.c
-examples/protocols/http_server/advanced_tests/scripts/test.py
 examples/protocols/http_server/captive_portal/example_test.py
 examples/protocols/http_server/captive_portal/main/dns_server.c
 examples/protocols/http_server/captive_portal/main/include/dns_server.h
diff --git a/tools/ci/python_packages/idf_http_server_test/adder.py b/tools/ci/python_packages/idf_http_server_test/adder.py
index d11a8a2c4c..85ff255fa5 100644
--- a/tools/ci/python_packages/idf_http_server_test/adder.py
+++ b/tools/ci/python_packages/idf_http_server_test/adder.py
@@ -3,12 +3,9 @@
 # SPDX-FileCopyrightText: 2018-2022 Espressif Systems (Shanghai) CO LTD
 # SPDX-License-Identifier: Apache-2.0
 
-from __future__ import print_function, unicode_literals
-
 import argparse
 import http.client
 import logging
-from builtins import range, str
 
 
 def start_session(ip, port):
diff --git a/tools/ci/python_packages/idf_http_server_test/client.py b/tools/ci/python_packages/idf_http_server_test/client.py
index 9215fe017e..a8dd67e1bf 100644
--- a/tools/ci/python_packages/idf_http_server_test/client.py
+++ b/tools/ci/python_packages/idf_http_server_test/client.py
@@ -3,13 +3,10 @@
 # SPDX-FileCopyrightText: 2018-2022 Espressif Systems (Shanghai) CO LTD
 # SPDX-License-Identifier: Apache-2.0
 
-from __future__ import print_function, unicode_literals
-
 import argparse
 import errno
 import http.client
 import logging
-from builtins import str
 
 
 def verbose_print(verbosity, *args):
diff --git a/tools/ci/python_packages/idf_http_server_test/test.py b/tools/ci/python_packages/idf_http_server_test/test.py
index dac5e29d8b..0f0db77b03 100644
--- a/tools/ci/python_packages/idf_http_server_test/test.py
+++ b/tools/ci/python_packages/idf_http_server_test/test.py
@@ -118,8 +118,6 @@
 #    - Simple GET on /hello/restart_results (returns the leak results)
 
 
-from __future__ import division, print_function
-
 import argparse
 import http.client
 import logging
@@ -129,7 +127,6 @@ import string
 import sys
 import threading
 import time
-from builtins import object, range, str
 
 _verbose_ = False
 
diff --git a/tools/ci/python_packages/idf_iperf_test_util/IperfUtility.py b/tools/ci/python_packages/idf_iperf_test_util/IperfUtility.py
index 4d928da777..6bc55460a1 100644
--- a/tools/ci/python_packages/idf_iperf_test_util/IperfUtility.py
+++ b/tools/ci/python_packages/idf_iperf_test_util/IperfUtility.py
@@ -4,7 +4,6 @@ import os
 import re
 import subprocess
 import time
-from builtins import object, range, str
 
 from idf_iperf_test_util import LineChart
 from tiny_test_fw import DUT, Utility
diff --git a/tools/gdb_panic_server.py b/tools/gdb_panic_server.py
index cd66a20b11..f576937ed9 100644
--- a/tools/gdb_panic_server.py
+++ b/tools/gdb_panic_server.py
@@ -25,7 +25,6 @@ import binascii
 import logging
 import struct
 import sys
-from builtins import bytes
 from collections import namedtuple
 
 # Used for type annotations only. Silence linter warnings.
diff --git a/tools/gen_esp_err_to_name.py b/tools/gen_esp_err_to_name.py
index b4957d967c..9d1ef8cfc5 100755
--- a/tools/gen_esp_err_to_name.py
+++ b/tools/gen_esp_err_to_name.py
@@ -3,22 +3,6 @@
 # SPDX-FileCopyrightText: 2018-2022 Espressif Systems (Shanghai) CO LTD
 # SPDX-License-Identifier: Apache-2.0
 
-from __future__ import print_function, unicode_literals
-
-import sys
-from typing import Any, List, Optional, TextIO
-
-try:
-    from builtins import object, range, str
-except ImportError:
-    # This should not happen because the Python packages are checked before invoking this script. However, here is
-    # some output which should help if we missed something.
-    print('Import has failed probably because of the missing "future" package. Please install all the packages for '
-          'interpreter {} from the requirements.txt file.'.format(sys.executable))
-    # The path to requirements.txt is not provided because this script could be invoked from an IDF project (then the
-    # requirements.txt from the IDF_PATH should be used) or from the documentation project (then the requirements.txt
-    # for the documentation directory should be used).
-    sys.exit(1)
 import argparse
 import collections
 import fnmatch
@@ -27,6 +11,7 @@ import os
 import re
 import textwrap
 from io import open
+from typing import Any, List, Optional, TextIO
 
 # list files here which should not be parsed
 ignore_files: list  = list()
diff --git a/tools/idf_monitor.py b/tools/idf_monitor.py
index b990ba3be5..8e4e372909 100755
--- a/tools/idf_monitor.py
+++ b/tools/idf_monitor.py
@@ -29,7 +29,6 @@ import subprocess
 import sys
 import threading
 import time
-from builtins import bytes
 from typing import Any, List, Optional, Type, Union
 
 import serial
diff --git a/tools/idf_size.py b/tools/idf_size.py
index bfac433f80..5d5d0e0853 100755
--- a/tools/idf_size.py
+++ b/tools/idf_size.py
@@ -9,8 +9,6 @@
 # SPDX-FileCopyrightText: 2017-2022 Espressif Systems (Shanghai) CO LTD
 # SPDX-License-Identifier: Apache-2.0
 #
-from __future__ import division, print_function, unicode_literals
-
 import argparse
 import collections
 import json
@@ -20,9 +18,16 @@ import sys
 from typing import Any, Callable, Collection, Dict, Iterable, List, Optional, TextIO, Tuple, Union
 
 import yaml
-from future.utils import iteritems
 
-Section = Dict[str, Union[str, int]]
+
+class Section(Dict):
+    # define for python type hints
+    size: int
+    address: int
+    name: str
+    sources: List[Dict]
+
+
 SectionDict = Dict[str, Section]
 
 
@@ -726,7 +731,7 @@ def get_summary(path: str, segments: Dict, sections: Dict, target: str,
         if diff_en:
             reference_json_dic = reference.get_json_dic()
             diff_json_dic = collections.OrderedDict([
-                (k, v - reference_json_dic[k]) for k, v in iteritems(current_json_dic)])
+                (k, v - reference_json_dic[k]) for k, v in current_json_dic.items()])
             output = format_json(collections.OrderedDict([('current', current_json_dic),
                                                           ('reference', reference_json_dic),
                                                           ('diff', diff_json_dic),
@@ -878,7 +883,7 @@ class StructureForDetailedSizes(object):
         Key can be either "archive" (for per-archive data) or "file" (for per-file data) in the result.
         """
         result = {}  # type: Dict[str, Dict[str, int]]
-        for _, section in iteritems(sections):
+        for _, section in sections.items():
             for s in section['sources']:
                 if not s[key] in result:
                     result[s[key]] = {}
@@ -962,7 +967,7 @@ def get_detailed_sizes(sections: Dict, key: str, header: str, as_json: bool=Fals
             header_format = _get_header_format(disp_list)
             output = header_format.format(header, *disp_list)
 
-            for key, data_info in iteritems(data):
+            for key, data_info in data.items():
                 if key not in selection:
                     continue
 
@@ -1003,7 +1008,7 @@ def get_detailed_sizes(sections: Dict, key: str, header: str, as_json: bool=Fals
             output += header_format.format('', *f_print)
             output += header_line
 
-            for key, data_info in iteritems(curr):
+            for key, data_info in curr.items():
                 try:
                     v2 = ref[key]
                 except KeyError:
@@ -1060,7 +1065,7 @@ class StructureForArchiveSymbols(object):
         interested_sections = LinkingSections.filter_sections(sections)
 
         result = dict([(t, {}) for t in interested_sections])  # type: Dict[str, Dict[str, int]]
-        for _, section in iteritems(sections):
+        for _, section in sections.items():
             section_name = section['name']
             if section_name not in interested_sections:
                 continue
@@ -1104,14 +1109,14 @@ def get_archive_symbols(sections: Dict, archive: str, as_json: bool=False, secti
             output = format_json(current)
     else:
         def _get_item_pairs(name: str, section: collections.OrderedDict) -> collections.OrderedDict:
-            return collections.OrderedDict([(key.replace(name + '.', ''), val) for key, val in iteritems(section)])
+            return collections.OrderedDict([(key.replace(name + '.', ''), val) for key, val in section.items()])
 
         def _get_max_len(symbols_dict: Dict) -> Tuple[int, int]:
             # the lists have 0 in them because max() doesn't work with empty lists
             names_max_len = 0
             numbers_max_len = 0
-            for t, s in iteritems(symbols_dict):
-                numbers_max_len = max([numbers_max_len, *[len(str(x)) for _, x in iteritems(s)]])
+            for t, s in symbols_dict.items():
+                numbers_max_len = max([numbers_max_len, *[len(str(x)) for _, x in s.items()]])
                 names_max_len = max([names_max_len, *[len(x) for x in _get_item_pairs(t, s)]])
 
             return names_max_len, numbers_max_len
@@ -1119,12 +1124,12 @@ def get_archive_symbols(sections: Dict, archive: str, as_json: bool=False, secti
         def _get_output(section_symbols: Dict) -> str:
             output = ''
             names_max_len, numbers_max_len  = _get_max_len(section_symbols)
-            for t, s in iteritems(section_symbols):
+            for t, s in section_symbols.items():
                 output += '{}Symbols from section: {}{}'.format(os.linesep, t, os.linesep)
                 item_pairs = _get_item_pairs(t, s)
-                for key, val in iteritems(item_pairs):
+                for key, val in item_pairs.items():
                     output += ' '.join([('\t{:<%d} : {:>%d}\n' % (names_max_len,numbers_max_len)).format(key, val)])
-                section_total = sum([val for _, val in iteritems(item_pairs)])
+                section_total = sum([val for _, val in item_pairs.items()])
                 output += 'Section total: {}{}'.format(section_total, os.linesep)
             return output
 
@@ -1147,8 +1152,8 @@ def get_archive_symbols(sections: Dict, archive: str, as_json: bool=False, secti
                                                           '<CURRENT>',
                                                           '<REFERENCE>',
                                                           '<CURRENT> - <REFERENCE>') + os.linesep
-                current_section_total = sum([val for _, val in iteritems(current_item_pairs)])
-                reference_section_total = sum([val for _, val in iteritems(reference_item_pairs)])
+                current_section_total = sum([val for _, val in current_item_pairs.items()])
+                reference_section_total = sum([val for _, val in reference_item_pairs.items()])
                 diff_section_total = current_section_total - reference_section_total
                 all_item_names = sorted(list(frozenset(current_item_pairs.keys()) |
                                              frozenset(reference_item_pairs.keys())))
diff --git a/tools/kconfig_new/confgen.py b/tools/kconfig_new/confgen.py
index 6b2d3fd33a..922fa6fe15 100755
--- a/tools/kconfig_new/confgen.py
+++ b/tools/kconfig_new/confgen.py
@@ -22,7 +22,6 @@ from collections import defaultdict
 
 import gen_kconfig_doc
 import kconfiglib
-from future.utils import iteritems
 
 __version__ = '0.1'
 
@@ -175,21 +174,6 @@ class DeprecatedOptions(object):
                         f_o.write('#define {}{} {}{}\n'.format(self.config_prefix, dep_opt, self.config_prefix, new_opt))
 
 
-def dict_enc_for_env(dic, encoding=sys.getfilesystemencoding() or 'utf-8'):
-    """
-    This function can be deleted after dropping support for Python 2.
-    There is no rule for it that environment variables cannot be Unicode but usually people try to avoid it.
-    The upstream kconfiglib cannot detect strings properly if the environment variables are "unicode". This is problem
-    only in Python 2.
-    """
-    if sys.version_info[0] >= 3:
-        return dic
-    ret = dict()
-    for (key, value) in iteritems(dic):
-        ret[key.encode(encoding)] = value.encode(encoding)
-    return ret
-
-
 def main():
     parser = argparse.ArgumentParser(description='confgen.py v%s - Config Generation Tool' % __version__, prog=os.path.basename(sys.argv[0]))
 
@@ -251,7 +235,7 @@ def main():
 
     if args.env_file is not None:
         env = json.load(args.env_file)
-        os.environ.update(dict_enc_for_env(env))
+        os.environ.update(env)
 
     config = kconfiglib.Kconfig(args.kconfig)
     config.warn_assign_redun = False
diff --git a/tools/kconfig_new/confserver.py b/tools/kconfig_new/confserver.py
index b0aed9aa35..f54dabcf8a 100755
--- a/tools/kconfig_new/confserver.py
+++ b/tools/kconfig_new/confserver.py
@@ -3,8 +3,6 @@
 # Long-running server process uses stdin & stdout to communicate JSON
 # with a caller
 #
-from __future__ import print_function
-
 import argparse
 import json
 import os
@@ -66,7 +64,7 @@ def main():
 
     if args.env_file is not None:
         env = json.load(args.env_file)
-        os.environ.update(confgen.dict_enc_for_env(env))
+        os.environ.update(env)
 
     run_server(args.kconfig, args.config, args.sdkconfig_rename)
 
diff --git a/tools/kconfig_new/test/confgen/test_confgen.py b/tools/kconfig_new/test/confgen/test_confgen.py
index 00a57c315a..b41808e070 100755
--- a/tools/kconfig_new/test/confgen/test_confgen.py
+++ b/tools/kconfig_new/test/confgen/test_confgen.py
@@ -8,8 +8,6 @@ import tempfile
 import textwrap
 import unittest
 
-from future.utils import iteritems
-
 
 class ConfgenBaseTestCase(unittest.TestCase):
     @classmethod
@@ -36,7 +34,7 @@ class ConfgenBaseTestCase(unittest.TestCase):
     def invoke_confgen(self, args):
         call_args = [sys.executable, '../../confgen.py']
 
-        for (k, v) in iteritems(args):
+        for (k, v) in args.items():
             if k != 'output':
                 if isinstance(v, type('')):  # easy Python 2/3 compatible str/unicode
                     call_args += ['--{}'.format(k), v]
diff --git a/tools/ldgen/ldgen.py b/tools/ldgen/ldgen.py
index 767b34bbc7..5f19b7b553 100755
--- a/tools/ldgen/ldgen.py
+++ b/tools/ldgen/ldgen.py
@@ -21,14 +21,6 @@ from ldgen.linker_script import LinkerScript
 from ldgen.sdkconfig import SDKConfig
 from pyparsing import ParseException, ParseFatalException
 
-try:
-    import confgen
-except Exception:
-    parent_dir_name = os.path.dirname(os.path.dirname(os.path.realpath(__file__)))
-    kconfig_new_dir = os.path.abspath(parent_dir_name + '/kconfig_new')
-    sys.path.insert(0, kconfig_new_dir)
-    import confgen
-
 
 def _update_environment(args):
     env = [(name, value) for (name,value) in (e.split('=',1) for e in args.env)]
@@ -38,7 +30,7 @@ def _update_environment(args):
 
     if args.env_file is not None:
         env = json.load(args.env_file)
-        os.environ.update(confgen.dict_enc_for_env(env))
+        os.environ.update(env)
 
 
 def main():
diff --git a/tools/mass_mfg/mfg_gen.py b/tools/mass_mfg/mfg_gen.py
index 0d4dce1605..600b2d7371 100644
--- a/tools/mass_mfg/mfg_gen.py
+++ b/tools/mass_mfg/mfg_gen.py
@@ -4,15 +4,12 @@
 # SPDX-License-Identifier: Apache-2.0
 #
 
-from __future__ import print_function
-
 import argparse
 import csv
 import distutils.dir_util
 import os
 import sys
-
-from future.moves.itertools import zip_longest
+from itertools import zip_longest
 
 try:
     idf_path = os.environ['IDF_PATH']
diff --git a/tools/mkdfu.py b/tools/mkdfu.py
index 4cd2dacbe5..5c994e71ec 100755
--- a/tools/mkdfu.py
+++ b/tools/mkdfu.py
@@ -21,8 +21,6 @@ import zlib
 from collections import namedtuple
 from functools import partial
 
-from future.utils import iteritems
-
 try:
     import typing
 except ImportError:
@@ -312,9 +310,9 @@ def main():  # type: () -> None
 
         with open(args.json) as f:
             files += [(int(addr, 0),
-                       process_json_file(f_name)) for addr, f_name in iteritems(json.load(f)['flash_files'])]
+                       process_json_file(f_name)) for addr, f_name in json.load(f)['flash_files'].items()]
 
-    files = sorted([(addr, f_name.decode('utf-8') if isinstance(f_name, type(b'')) else f_name) for addr, f_name in iteritems(dict(files))],
+    files = sorted([(addr, f_name) for addr, f_name in dict(files).items()],
                    key=lambda x: x[0])  # remove possible duplicates and sort based on the address
 
     cmd_args = {'output_file': args.output_file,
diff --git a/tools/mkuf2.py b/tools/mkuf2.py
index e76bae895f..fdc8f4bfe5 100755
--- a/tools/mkuf2.py
+++ b/tools/mkuf2.py
@@ -13,8 +13,6 @@ import struct
 from functools import partial
 from typing import Dict, List
 
-from future.utils import iteritems
-
 
 def round_up_int_div(n: int, d: int) -> int:
     # equivalent to math.ceil(n / d)
@@ -172,15 +170,15 @@ def main() -> None:
                 flash_dic = dict((x['offset'], x['file']) for x in bin_selection)
             except KeyError:
                 print('Invalid binary was selected.')
-                valid = [k if all(x in v for x in ('offset', 'file')) else None for k, v in iteritems(json_content)]
+                valid = [k if all(x in v for x in ('offset', 'file')) else None for k, v in json_content.items()]
                 print('Valid ones:', ' '.join(x for x in valid if x))
                 exit(1)
         else:
             flash_dic = json_content['flash_files']
 
-        files += [(parse_addr(addr), process_json_file(f_name)) for addr, f_name in iteritems(flash_dic)]
+        files += [(parse_addr(addr), process_json_file(f_name)) for addr, f_name in flash_dic.items()]
 
-    files = sorted([(addr, f_name) for addr, f_name in iteritems(dict(files))],
+    files = sorted([(addr, f_name) for addr, f_name in dict(files).items()],
                    key=lambda x: x[0])  # remove possible duplicates and sort based on the address
 
     cmd_args = {'output_file': args.output_file,
diff --git a/tools/requirements/requirements.core.txt b/tools/requirements/requirements.core.txt
index fc3cb0b48a..d433d99b86 100644
--- a/tools/requirements/requirements.core.txt
+++ b/tools/requirements/requirements.core.txt
@@ -3,7 +3,6 @@
 setuptools
 click
 pyserial
-future
 cryptography
 pyparsing
 pyelftools
diff --git a/tools/test_idf_monitor/run_test_idf_monitor.py b/tools/test_idf_monitor/run_test_idf_monitor.py
index dc151a16e7..ed4523a098 100755
--- a/tools/test_idf_monitor/run_test_idf_monitor.py
+++ b/tools/test_idf_monitor/run_test_idf_monitor.py
@@ -3,8 +3,6 @@
 # SPDX-FileCopyrightText: 2018-2022 Espressif Systems (Shanghai) CO LTD
 # SPDX-License-Identifier: Apache-2.0
 
-from __future__ import print_function, unicode_literals
-
 import errno
 import filecmp
 import os
@@ -16,7 +14,6 @@ import sys
 import tempfile
 import threading
 import time
-from builtins import object
 from io import open
 
 XTENSA_ARGS = '--toolchain-prefix xtensa-esp32-elf-'

From 887368e7b3b4db1a130b8d1acf009404b91c60d4 Mon Sep 17 00:00:00 2001
From: Roland Dobai <roland@espressif.com>
Date: Fri, 22 Jul 2022 18:23:09 +0200
Subject: [PATCH 031/665] CI: Migrate monitor IDE integration test to pytest

---
 .gitlab/ci/target-test.yml                    | 10 ++
 pytest.ini                                    |  1 +
 tools/requirements/requirements.ci.txt        |  1 +
 .../monitor_ide_integration/app_test.py       | 93 -------------------
 .../pytest_monitor_ide_integration.py         | 92 ++++++++++++++++++
 5 files changed, 104 insertions(+), 93 deletions(-)
 delete mode 100644 tools/test_apps/system/monitor_ide_integration/app_test.py
 create mode 100644 tools/test_apps/system/monitor_ide_integration/pytest_monitor_ide_integration.py

diff --git a/.gitlab/ci/target-test.yml b/.gitlab/ci/target-test.yml
index c4c3591d48..385d7bdc26 100644
--- a/.gitlab/ci/target-test.yml
+++ b/.gitlab/ci/target-test.yml
@@ -332,6 +332,16 @@ test_app_test_pytest_esp32_generic:
   variables:
     SETUP_TOOLS: "1"  # need gdb
 
+test_app_test_pytest_esp32_jtag:
+  extends:
+    - .pytest_test_apps_dir_template
+    - .rules:test:custom_test-esp32
+  needs:
+    - build_pytest_test_apps_esp32
+  tags: [ esp32, test_jtag_arm]
+  variables:
+    SETUP_TOOLS: "1"  # need gdb
+
 test_app_test_pytest_esp32s2_generic:
   extends:
     - .pytest_test_apps_dir_template
diff --git a/pytest.ini b/pytest.ini
index 2433ce2571..4213d0dc13 100644
--- a/pytest.ini
+++ b/pytest.ini
@@ -59,6 +59,7 @@ markers =
   MSPI_F8R8: runner with Octal Flash and Octal PSRAM
   MSPI_F4R8: runner with Quad Flash and Octal PSRAM
   MSPI_F4R4: runner with Quad Flash and Quad PSRAM
+  test_jtag_arm: runner where the chip is accessible through JTAG as well
 
   # multi-dut markers
   multi_dut_generic: tests should be run on generic runners, at least have two duts connected.
diff --git a/tools/requirements/requirements.ci.txt b/tools/requirements/requirements.ci.txt
index b183644fec..a7e9416371 100644
--- a/tools/requirements/requirements.ci.txt
+++ b/tools/requirements/requirements.ci.txt
@@ -7,3 +7,4 @@ idf-build-apps
 junit_xml
 python-gitlab
 pyyaml
+SimpleWebSocketServer
diff --git a/tools/test_apps/system/monitor_ide_integration/app_test.py b/tools/test_apps/system/monitor_ide_integration/app_test.py
deleted file mode 100644
index 4aceecd041..0000000000
--- a/tools/test_apps/system/monitor_ide_integration/app_test.py
+++ /dev/null
@@ -1,93 +0,0 @@
-from __future__ import unicode_literals
-
-import glob
-import json
-import os
-import re
-import threading
-
-import ttfw_idf
-from SimpleWebSocketServer import SimpleWebSocketServer, WebSocket
-from tiny_test_fw import Utility
-
-
-class IDEWSProtocol(WebSocket):
-
-    def handleMessage(self):
-        try:
-            j = json.loads(self.data)
-        except Exception as e:
-            Utility.console_log('Server ignores error: {}'.format(e), 'orange')
-            return
-        event = j.get('event')
-        if event and 'prog' in j and ((event == 'gdb_stub' and 'port' in j) or
-                                      (event == 'coredump' and 'file' in j)):
-            payload = {'event': 'debug_finished'}
-            self.sendMessage(json.dumps(payload))
-            Utility.console_log('Server sent: {}'.format(payload))
-        else:
-            Utility.console_log('Server received: {}'.format(j), 'orange')
-
-    def handleConnected(self):
-        Utility.console_log('{} connected to server'.format(self.address))
-
-    def handleClose(self):
-        Utility.console_log('{} closed the connection'.format(self.address))
-
-
-class WebSocketServer(object):
-    HOST = '127.0.0.1'
-    PORT = 1123
-
-    def run(self):
-        server = SimpleWebSocketServer(self.HOST, self.PORT, IDEWSProtocol)
-        while not self.exit_event.is_set():
-            server.serveonce()
-
-    def __init__(self):
-        self.exit_event = threading.Event()
-        self.thread = threading.Thread(target=self.run)
-        self.thread.start()
-
-    def __enter__(self):
-        return self
-
-    def __exit__(self, exc_type, exc_value, traceback):
-        self.exit_event.set()
-        self.thread.join(10)
-        if self.thread.is_alive():
-            Utility.console_log('Thread cannot be joined', 'orange')
-
-
-@ttfw_idf.idf_custom_test(env_tag='test_jtag_arm', group='test-apps')
-def test_monitor_ide_integration(env, extra_data):
-    config_files = glob.glob(os.path.join(os.path.dirname(__file__), 'sdkconfig.ci.*'))
-    config_names = [os.path.basename(s).replace('sdkconfig.ci.', '') for s in config_files]
-    rel_proj_path = 'tools/test_apps/system/monitor_ide_integration'
-    for name in config_names:
-        Utility.console_log('Checking config "{}"... '.format(name), 'green', end='')
-        dut = env.get_dut('panic', rel_proj_path, app_config_name=name)
-        monitor_path = os.path.join(dut.app.idf_path, 'tools/idf_monitor.py')
-        elf_path = os.path.join(dut.app.binary_path, 'panic.elf')
-        dut.start_app()
-        # Closing the DUT because we will reconnect with IDF Monitor
-        env.close_dut(dut.name)
-
-        with WebSocketServer(), ttfw_idf.CustomProcess(' '.join([monitor_path,
-                                                                 elf_path,
-                                                                 '--port', str(dut.port),
-                                                                 '--ws', 'ws://{}:{}'.format(WebSocketServer.HOST,
-                                                                                             WebSocketServer.PORT)]),
-                                                       logfile='monitor_{}.log'.format(name)) as p:
-            p.pexpect_proc.expect(re.compile(r'Guru Meditation Error'), timeout=10)
-            p.pexpect_proc.expect_exact('Communicating through WebSocket', timeout=5)
-            # "u?" is for Python 2 only in the following regular expressions.
-            # The elements of dictionary can be printed in different order depending on the Python version.
-            p.pexpect_proc.expect(re.compile(r"WebSocket sent: \{u?.*'event': u?'" + name + "'"), timeout=5)
-            p.pexpect_proc.expect_exact('Waiting for debug finished event', timeout=5)
-            p.pexpect_proc.expect(re.compile(r"WebSocket received: \{u?'event': u?'debug_finished'\}"), timeout=5)
-            p.pexpect_proc.expect_exact('Communications through WebSocket is finished', timeout=5)
-
-
-if __name__ == '__main__':
-    test_monitor_ide_integration()
diff --git a/tools/test_apps/system/monitor_ide_integration/pytest_monitor_ide_integration.py b/tools/test_apps/system/monitor_ide_integration/pytest_monitor_ide_integration.py
new file mode 100644
index 0000000000..6ddd1778e7
--- /dev/null
+++ b/tools/test_apps/system/monitor_ide_integration/pytest_monitor_ide_integration.py
@@ -0,0 +1,92 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: Unlicense OR CC0-1.0
+import json
+import logging
+import multiprocessing
+import os
+import re
+import sys
+from types import TracebackType
+from typing import Optional, Type, TypeVar
+
+import pexpect
+import pytest
+from pytest_embedded import Dut
+from SimpleWebSocketServer import SimpleWebSocketServer, WebSocket
+
+WebSocketServerType = TypeVar('WebSocketServerType')
+
+
+class IDEWSProtocol(WebSocket):
+
+    def handleMessage(self) -> None:
+        try:
+            j = json.loads(self.data)
+        except Exception as e:
+            logging.info(f'Server ignores error: {e}')
+            return
+        event = j.get('event')
+        if event and 'prog' in j and ((event == 'gdb_stub' and 'port' in j) or
+                                      (event == 'coredump' and 'file' in j)):
+            payload = {'event': 'debug_finished'}
+            self.sendMessage(json.dumps(payload))
+            logging.info(f'Server sent: {payload}')
+        else:
+            logging.info(f'Server received: {j}')
+
+    def handleConnected(self) -> None:
+        logging.info(f'{self.address} connected to server')
+
+    def handleClose(self) -> None:
+        logging.info(f'{self.address} closed the connection')
+
+
+class WebSocketServer(object):
+    HOST = '127.0.0.1'
+    PORT = 1123
+
+    def run(self) -> None:
+        server = SimpleWebSocketServer(self.HOST, self.PORT, IDEWSProtocol)
+        while not self.exit_event.is_set():
+            server.serveonce()
+
+    def __init__(self) -> None:
+        self.exit_event = multiprocessing.Event()
+        self.proc = multiprocessing.Process(target=self.run)
+        self.proc.start()
+
+    def __enter__(self: WebSocketServerType) -> WebSocketServerType:
+        return self
+
+    def __exit__(self, exc_type: Optional[Type[BaseException]], exc_value: Optional[BaseException], traceback:
+                 Optional[TracebackType]) -> None:
+        self.exit_event.set()
+        self.proc.join(10)
+        if self.proc.is_alive():
+            logging.info('Process cannot be joined')
+
+
+@pytest.mark.esp32
+@pytest.mark.test_jtag_arm
+@pytest.mark.parametrize('config', ['gdb_stub', 'coredump'], indirect=True)
+def test_monitor_ide_integration(config: str, dut: Dut) -> None:
+    # The port needs to be closed because idf_monitor.py will connect to it
+    dut.serial.stop_redirect_thread()
+
+    monitor_py = os.path.join(os.environ['IDF_PATH'], 'tools', 'idf_monitor.py')
+    with open(f'monitor_{config}.log', 'w') as log:
+        monitor_cmd = ' '.join([sys.executable, monitor_py, os.path.join(dut.app.binary_path, 'panic.elf'),
+                                '--port', str(dut.serial.port),
+                                '--ws', f'ws://{WebSocketServer.HOST}:{WebSocketServer.PORT}'])
+        with WebSocketServer(), pexpect.spawn(monitor_cmd,
+                                              logfile=log,
+                                              timeout=60,
+                                              encoding='utf-8',
+                                              codec_errors='ignore') as p:
+            p.expect(re.compile(r'Guru Meditation Error'), timeout=10)
+            p.expect_exact('Communicating through WebSocket', timeout=5)
+            # The elements of dictionary can be printed in different order depending on the Python version.
+            p.expect(re.compile(r"WebSocket sent: \{.*'event': '" + config + "'"), timeout=5)
+            p.expect_exact('Waiting for debug finished event', timeout=5)
+            p.expect(re.compile(r"WebSocket received: \{'event': 'debug_finished'\}"), timeout=5)
+            p.expect_exact('Communications through WebSocket is finished', timeout=5)

From 8b904d0c06a453deefb5b44f410c259f262440c1 Mon Sep 17 00:00:00 2001
From: Mo Fei Fei <mofeifei@espressif.com>
Date: Wed, 10 Aug 2022 11:57:09 +0800
Subject: [PATCH 032/665] Docs: update CN trans for migration-guides/system.rst

---
 docs/zh_CN/migration-guides/release-5.x/system.rst | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/docs/zh_CN/migration-guides/release-5.x/system.rst b/docs/zh_CN/migration-guides/release-5.x/system.rst
index 5c6ca2cc14..9fa7bb5903 100644
--- a/docs/zh_CN/migration-guides/release-5.x/system.rst
+++ b/docs/zh_CN/migration-guides/release-5.x/system.rst
@@ -54,7 +54,7 @@ esp_hw_support
 - ``esp_cpu_get_ccount()``、``esp_cpu_set_ccount()`` 和 ``esp_cpu_in_ocd_debug_mode()`` 已从 ``esp_cpu.h`` 中移除。请分别使用 ``esp_cpu_get_cycle_count()``、``esp_cpu_set_cycle_count()`` 和 ``esp_cpu_dbgr_is_attached()`` 代替。
 - 头文件 ``esp_intr.h`` 已被移除。请包含 ``esp_intr_alloc.h`` 以分配和操作中断。
 - Panic API（即以 ``esp_panic`` 为前缀的函数、类型或宏）已被更新为私有 API。因此，原先的包含路径 ``#include "esp_panic.h"`` 已被移除。如仍需使用 Panic API（并不推荐），请使用 ``#include "esp_private/panic_reason.h"`` 来包含。此外，请包含 ``esp_debug_helpers.h`` 以使用与调试有关的任意辅助函数，如打印回溯。
-- 头文件 ``soc_log.h`` 现更名为 ``esp_hw_log.h``，所有日志宏也从 ``SOC_LOGx`` 更新为 ``ESP_HW_LOGx``。请使用更新后的格式。
+- 头文件 ``soc_log.h`` 现更名为 ``esp_hw_log.h``，并已更新为私有。建议用户使用 ``esp_log.h`` 头文件下的日志 API。
 - 包含头文件 ``spinlock.h``、``clk_ctrl_os.h`` 和 ``rtc_wdt.h`` 时不应当使用 ``soc`` 前缀，如 ``#include "spinlock.h"``。
 - ``esp_chip_info()`` 命令返回芯片版本，格式为 = 100 * ``主要 eFuse 版本`` + ``次要 eFuse 版本``。因此，为适应新格式， ``esp_chip_info_t`` 结构体中的 ``revision`` 被扩展为 uint16_t。
 

From f887922cf4f6456d29390a6e168ade6b11419346 Mon Sep 17 00:00:00 2001
From: Laukik Hase <laukik.hase@espressif.com>
Date: Wed, 10 Aug 2022 10:25:45 +0530
Subject: [PATCH 033/665] protocols/provisioning: Added hints for breaking
 changes - For migrating from ESP-IDF v4.4.x to v5.0

---
 tools/idf_py_actions/hints.yml | 22 ++++++++++++++++++++--
 1 file changed, 20 insertions(+), 2 deletions(-)

diff --git a/tools/idf_py_actions/hints.yml b/tools/idf_py_actions/hints.yml
index d46b191efe..f5da043248 100644
--- a/tools/idf_py_actions/hints.yml
+++ b/tools/idf_py_actions/hints.yml
@@ -52,8 +52,9 @@
 
 -
     re: "error: implicit declaration of function '(\\w+)'"
-    hint: "Maybe you forgot to import {} library(s) in header file or add the necessary REQURIES component. Try to add missing libraries to your project header file or check idf_component_register(REQUIRES ...) section in your component CmakeList.txt file. For more information run 'idf.py docs -sp api-guides/build-system.html'."
+    hint: "Maybe you forgot to import {} library(s) in header file or add the necessary REQURIES component. Try to add missing libraries to your project header file or check idf_component_register(REQUIRES ...) section in your component CmakeList.txt file. For more information run 'idf.py docs -sp api-guides/build-system.html'.\nAlso, please check if the function has been removed, renamed or replaced by an alternative function - refer to the migration guide for more information."
     match_to_output: True
+
 -
     re: "fatal error: esp32\\w*\\/clk.h: No such file or directory"
     hint: "The ESP Clock API (functions/types/macros prefixed with 'esp_clk') has been made into a private API. If users still require usage of the ESP Clock API (though this is not recommended), it can be included via  '#include \"esp_private/esp_clk.h\"'."
@@ -71,7 +72,7 @@
 
 -
     re: "fatal error: [\\w/]+\\.h: No such file or directory"
-    hint: "Please check if you've specified all component dependencies with 'idf_component_register(REQUIRES ...)'. If the component is not present then it should be added by the IDF Component Manager. For more information run 'idf.py docs -sp api-guides/build-system.html'."
+    hint: "Please check if you've specified all component dependencies with 'idf_component_register(REQUIRES ...)'. If the component is not present then it should be added by the IDF Component Manager. For more information run 'idf.py docs -sp api-guides/build-system.html'.\nAlso, please check if the header file has been removed, renamed or relocated - refer to the migration guide for more information."
 
 -
     re: "The CMAKE_[A-Z]+_COMPILER: [\\w+-]+ is not a full path and was not found in the PATH\\."
@@ -85,6 +86,10 @@
     re: "CMake Error at .* \\(message\\): Could not create symbolic link for: error\\.c --> Cannot create a file when that file already exists\\."
     hint: "Run 'idf.py fullclean' and try the build again."
 
+-
+    re: "CMake Error at .* \\(message\\): Directory specified in EXTRA_COMPONENT_DIRS doesn't exist: \\/.*\\/examples\\/common_components\\/.*"
+    hint: "The component with path specified in the EXTRA_COMPONENT_DIRS variable has been moved to IDF component manager (or has been removed).\nPlease look out for component in 'https://components.espressif.com' and add using 'idf.py add-dependency' command.\nRefer to the migration guide for more details."
+
 -
     re: "ImportError: bad magic number in 'kconfiglib':"
     hint: "Run 'idf.py python-clean', and try again"
@@ -104,3 +109,16 @@
 -
     re: "Failed to resolve component 'esp_ipc'"
     hint: "IPC component has been moved to esp_system. Any `REQUIRES esp_ipc` can simply be deleted as esp_system is REQUIRED by default."
+
+-
+    re: "error: invalid use of incomplete typedef 'esp_tls_t'"
+    hint: "The struct 'esp_tls_t' has now been made private - its elements can be only be accessed/modified through respective getter/setter functions. Please refer to the migration guide for more information."
+
+-
+    re: "error: enumeration value 'HTTP_EVENT_REDIRECT' not handled in switch"
+    hint: "The event handler, specified in the 'event_handler' element, of the 'esp_http_client_config_t' struct now needs to handle the new 'HTTP_EVENT_REDIRECT' event case."
+
+-
+    re: "Failed to resolve component '(?!esp_ipc)(\\w+)'"
+    hint: "The component {} has been moved to the IDF component manager or has been removed and refactored into some other component.\nPlease look out for component in 'https://components.espressif.com' and add using 'idf.py add-dependency' command.\nRefer to the migration guide for more details."
+    match_to_output: True

From 51f785fabe6bea35b229b16f4c570dcd059045d2 Mon Sep 17 00:00:00 2001
From: Kapil Gupta <kapil.gupta@espressif.com>
Date: Wed, 10 Aug 2022 12:08:40 +0530
Subject: [PATCH 034/665] wpa_supplicant: Add WPS ssid length validation

---
 components/wpa_supplicant/esp_supplicant/src/esp_wps.c | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/components/wpa_supplicant/esp_supplicant/src/esp_wps.c b/components/wpa_supplicant/esp_supplicant/src/esp_wps.c
index d70717ac41..e12f76dbae 100644
--- a/components/wpa_supplicant/esp_supplicant/src/esp_wps.c
+++ b/components/wpa_supplicant/esp_supplicant/src/esp_wps.c
@@ -397,6 +397,7 @@ wps_parse_scan_result(struct wps_scan_ie *scan)
             for (count = 0; count < WPS_MAX_DIS_AP_NUM; count++) {
                 if (os_memcmp(sm->dis_ap_list[count].bssid, scan->bssid, ETH_ALEN) == 0) {
                     wpa_printf(MSG_INFO, "discard ap bssid "MACSTR, MAC2STR(scan->bssid));
+                    wpabuf_free(buf);
                     return false;
                 }
             }
@@ -404,6 +405,9 @@ wps_parse_scan_result(struct wps_scan_ie *scan)
 
         if (ap_found || sm->ignore_sel_reg) {
             wpabuf_free(buf);
+            if (scan->ssid[1] > SSID_MAX_LEN) {
+                return false;
+	    }
             esp_wifi_enable_sta_privacy_internal();
             os_memset(sm->ssid[0], 0, SSID_MAX_LEN);
             os_memcpy(sm->ssid[0], (char *)&scan->ssid[2], (int)scan->ssid[1]);

From 41c535970336674e62a60709e3c21a0e6728d7b5 Mon Sep 17 00:00:00 2001
From: Sachin Parekh <sachin.parekh@espressif.com>
Date: Mon, 25 Jul 2022 16:13:40 +0530
Subject: [PATCH 035/665] esp32s3: Update world controller headers

---
 components/soc/esp32s3/include/soc/reg_base.h |    2 +-
 .../include/soc/world_controller_reg.h        | 2570 ++++++++++-------
 .../include/soc/world_controller_struct.h     | 2339 ++++++++++-----
 .../soc/esp32s3/ld/esp32s3.peripherals.ld     |    1 +
 tools/ci/check_copyright_ignore.txt           |    1 -
 tools/ci/check_public_headers_exceptions.txt  |    2 -
 6 files changed, 3066 insertions(+), 1849 deletions(-)

diff --git a/components/soc/esp32s3/include/soc/reg_base.h b/components/soc/esp32s3/include/soc/reg_base.h
index 9beea9fde3..ad1b7d143a 100644
--- a/components/soc/esp32s3/include/soc/reg_base.h
+++ b/components/soc/esp32s3/include/soc/reg_base.h
@@ -61,4 +61,4 @@
 #define DR_REG_INTERRUPT_BASE                   0x600C2000
 #define DR_REG_EXTMEM_BASE                      0x600C4000
 #define DR_REG_ASSIST_DEBUG_BASE                0x600CE000
-#define DR_REG_WORLD_CNTL_BASE                  0x600D0000
+#define DR_REG_WCL_BASE                         0x600D0000
diff --git a/components/soc/esp32s3/include/soc/world_controller_reg.h b/components/soc/esp32s3/include/soc/world_controller_reg.h
index 610e66089d..1ba5333cf2 100644
--- a/components/soc/esp32s3/include/soc/world_controller_reg.h
+++ b/components/soc/esp32s3/include/soc/world_controller_reg.h
@@ -1,1084 +1,1504 @@
-// Copyright 2017-2021 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
-#ifndef _SOC_WORLD_CONTROLLER_REG_H_
-#define _SOC_WORLD_CONTROLLER_REG_H_
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
 
-
-#include "soc.h"
+#include <stdint.h>
+#include "soc/soc.h"
 #ifdef __cplusplus
 extern "C" {
 #endif
 
-#define WORLD_CONTROLLER_WCL_CORE_0_ENTRY_1_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x0)
-/* WORLD_CONTROLLER_CORE_0_ENTRY_1_ADDR : R/W ;bitpos:[31:0] ;default: 31'b0 ; */
-/*description: Core_0 Entry 1 address from WORLD1 to WORLD0.*/
-#define WORLD_CONTROLLER_CORE_0_ENTRY_1_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_ENTRY_1_ADDR_M  ((WORLD_CONTROLLER_CORE_0_ENTRY_1_ADDR_V)<<(WORLD_CONTROLLER_CORE_0_ENTRY_1_ADDR_S))
-#define WORLD_CONTROLLER_CORE_0_ENTRY_1_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_ENTRY_1_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_ENTRY_2_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x4)
-/* WORLD_CONTROLLER_CORE_0_ENTRY_2_ADDR : R/W ;bitpos:[31:0] ;default: 31'b0 ; */
-/*description: Core_0 Entry 2 address from WORLD1 to WORLD0.*/
-#define WORLD_CONTROLLER_CORE_0_ENTRY_2_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_ENTRY_2_ADDR_M  ((WORLD_CONTROLLER_CORE_0_ENTRY_2_ADDR_V)<<(WORLD_CONTROLLER_CORE_0_ENTRY_2_ADDR_S))
-#define WORLD_CONTROLLER_CORE_0_ENTRY_2_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_ENTRY_2_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_ENTRY_3_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x8)
-/* WORLD_CONTROLLER_CORE_0_ENTRY_3_ADDR : R/W ;bitpos:[31:0] ;default: 31'b0 ; */
-/*description: Core_0 Entry 3 address from WORLD1 to WORLD0.*/
-#define WORLD_CONTROLLER_CORE_0_ENTRY_3_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_ENTRY_3_ADDR_M  ((WORLD_CONTROLLER_CORE_0_ENTRY_3_ADDR_V)<<(WORLD_CONTROLLER_CORE_0_ENTRY_3_ADDR_S))
-#define WORLD_CONTROLLER_CORE_0_ENTRY_3_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_ENTRY_3_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_ENTRY_4_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0xC)
-/* WORLD_CONTROLLER_CORE_0_ENTRY_4_ADDR : R/W ;bitpos:[31:0] ;default: 31'b0 ; */
-/*description: Core_0 Entry 4 address from WORLD1 to WORLD0.*/
-#define WORLD_CONTROLLER_CORE_0_ENTRY_4_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_ENTRY_4_ADDR_M  ((WORLD_CONTROLLER_CORE_0_ENTRY_4_ADDR_V)<<(WORLD_CONTROLLER_CORE_0_ENTRY_4_ADDR_S))
-#define WORLD_CONTROLLER_CORE_0_ENTRY_4_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_ENTRY_4_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_ENTRY_5_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x10)
-/* WORLD_CONTROLLER_CORE_0_ENTRY_5_ADDR : R/W ;bitpos:[31:0] ;default: 31'b0 ; */
-/*description: Core_0 Entry 5 address from WORLD1 to WORLD0.*/
-#define WORLD_CONTROLLER_CORE_0_ENTRY_5_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_ENTRY_5_ADDR_M  ((WORLD_CONTROLLER_CORE_0_ENTRY_5_ADDR_V)<<(WORLD_CONTROLLER_CORE_0_ENTRY_5_ADDR_S))
-#define WORLD_CONTROLLER_CORE_0_ENTRY_5_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_ENTRY_5_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_ENTRY_6_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x14)
-/* WORLD_CONTROLLER_CORE_0_ENTRY_6_ADDR : R/W ;bitpos:[31:0] ;default: 31'b0 ; */
-/*description: Core_0 Entry 6 address from WORLD1 to WORLD0.*/
-#define WORLD_CONTROLLER_CORE_0_ENTRY_6_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_ENTRY_6_ADDR_M  ((WORLD_CONTROLLER_CORE_0_ENTRY_6_ADDR_V)<<(WORLD_CONTROLLER_CORE_0_ENTRY_6_ADDR_S))
-#define WORLD_CONTROLLER_CORE_0_ENTRY_6_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_ENTRY_6_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_ENTRY_7_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x18)
-/* WORLD_CONTROLLER_CORE_0_ENTRY_7_ADDR : R/W ;bitpos:[31:0] ;default: 31'b0 ; */
-/*description: Core_0 Entry 7 address from WORLD1 to WORLD0.*/
-#define WORLD_CONTROLLER_CORE_0_ENTRY_7_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_ENTRY_7_ADDR_M  ((WORLD_CONTROLLER_CORE_0_ENTRY_7_ADDR_V)<<(WORLD_CONTROLLER_CORE_0_ENTRY_7_ADDR_S))
-#define WORLD_CONTROLLER_CORE_0_ENTRY_7_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_ENTRY_7_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_ENTRY_8_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x1C)
-/* WORLD_CONTROLLER_CORE_0_ENTRY_8_ADDR : R/W ;bitpos:[31:0] ;default: 31'b0 ; */
-/*description: Core_0 Entry 8 address from WORLD1 to WORLD0.*/
-#define WORLD_CONTROLLER_CORE_0_ENTRY_8_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_ENTRY_8_ADDR_M  ((WORLD_CONTROLLER_CORE_0_ENTRY_8_ADDR_V)<<(WORLD_CONTROLLER_CORE_0_ENTRY_8_ADDR_S))
-#define WORLD_CONTROLLER_CORE_0_ENTRY_8_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_ENTRY_8_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_ENTRY_9_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x20)
-/* WORLD_CONTROLLER_CORE_0_ENTRY_9_ADDR : R/W ;bitpos:[31:0] ;default: 31'b0 ; */
-/*description: Core_0 Entry 9 address from WORLD1 to WORLD0.*/
-#define WORLD_CONTROLLER_CORE_0_ENTRY_9_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_ENTRY_9_ADDR_M  ((WORLD_CONTROLLER_CORE_0_ENTRY_9_ADDR_V)<<(WORLD_CONTROLLER_CORE_0_ENTRY_9_ADDR_S))
-#define WORLD_CONTROLLER_CORE_0_ENTRY_9_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_ENTRY_9_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_ENTRY_10_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x24)
-/* WORLD_CONTROLLER_CORE_0_ENTRY_10_ADDR : R/W ;bitpos:[31:0] ;default: 31'b0 ; */
-/*description: Core_0 Entry 10 address from WORLD1 to WORLD0.*/
-#define WORLD_CONTROLLER_CORE_0_ENTRY_10_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_ENTRY_10_ADDR_M  ((WORLD_CONTROLLER_CORE_0_ENTRY_10_ADDR_V)<<(WORLD_CONTROLLER_CORE_0_ENTRY_10_ADDR_S))
-#define WORLD_CONTROLLER_CORE_0_ENTRY_10_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_ENTRY_10_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_ENTRY_11_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x28)
-/* WORLD_CONTROLLER_CORE_0_ENTRY_11_ADDR : R/W ;bitpos:[31:0] ;default: 31'b0 ; */
-/*description: Core_0 Entry 11 address from WORLD1 to WORLD0.*/
-#define WORLD_CONTROLLER_CORE_0_ENTRY_11_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_ENTRY_11_ADDR_M  ((WORLD_CONTROLLER_CORE_0_ENTRY_11_ADDR_V)<<(WORLD_CONTROLLER_CORE_0_ENTRY_11_ADDR_S))
-#define WORLD_CONTROLLER_CORE_0_ENTRY_11_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_ENTRY_11_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_ENTRY_12_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x2C)
-/* WORLD_CONTROLLER_CORE_0_ENTRY_12_ADDR : R/W ;bitpos:[31:0] ;default: 31'b0 ; */
-/*description: Core_0 Entry 12 address from WORLD1 to WORLD0.*/
-#define WORLD_CONTROLLER_CORE_0_ENTRY_12_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_ENTRY_12_ADDR_M  ((WORLD_CONTROLLER_CORE_0_ENTRY_12_ADDR_V)<<(WORLD_CONTROLLER_CORE_0_ENTRY_12_ADDR_S))
-#define WORLD_CONTROLLER_CORE_0_ENTRY_12_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_ENTRY_12_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_ENTRY_13_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x30)
-/* WORLD_CONTROLLER_CORE_0_ENTRY_13_ADDR : R/W ;bitpos:[31:0] ;default: 31'b0 ; */
-/*description: Core_0 Entry 13 address from WORLD1 to WORLD0.*/
-#define WORLD_CONTROLLER_CORE_0_ENTRY_13_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_ENTRY_13_ADDR_M  ((WORLD_CONTROLLER_CORE_0_ENTRY_13_ADDR_V)<<(WORLD_CONTROLLER_CORE_0_ENTRY_13_ADDR_S))
-#define WORLD_CONTROLLER_CORE_0_ENTRY_13_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_ENTRY_13_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_ENTRY_CHECK_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x7C)
-/* WORLD_CONTROLLER_CORE_0_ENTRY_CHECK : R/W ;bitpos:[13:1] ;default: 1'b1 ; */
-/*description: This filed is used to enable entry address check .*/
-#define WORLD_CONTROLLER_CORE_0_ENTRY_CHECK    0x00001FFF
-#define WORLD_CONTROLLER_CORE_0_ENTRY_CHECK_M  ((WORLD_CONTROLLER_CORE_0_ENTRY_CHECK_V)<<(WORLD_CONTROLLER_CORE_0_ENTRY_CHECK_S))
-#define WORLD_CONTROLLER_CORE_0_ENTRY_CHECK_V  0x1FFF
-#define WORLD_CONTROLLER_CORE_0_ENTRY_CHECK_S  1
-
-#define WORLD_CONTROLLER_WCL_CORE_0_MESSAGE_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x100)
-/* WORLD_CONTROLLER_CORE_0_MESSAGE_ADDR : R/W ;bitpos:[31:0] ;default: 32'b0 ; */
-/*description: This field is used to set address that need to write when enter WORLD0.*/
-#define WORLD_CONTROLLER_CORE_0_MESSAGE_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_MESSAGE_ADDR_M  ((WORLD_CONTROLLER_CORE_0_MESSAGE_ADDR_V)<<(WORLD_CONTROLLER_CORE_0_MESSAGE_ADDR_S))
-#define WORLD_CONTROLLER_CORE_0_MESSAGE_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_MESSAGE_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_MESSAGE_MAX_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x104)
-/* WORLD_CONTROLLER_CORE_0_MESSAGE_MAX : R/W ;bitpos:[3:0] ;default: 4'b0 ; */
-/*description: This filed is used to set the max value of clear write_buffer.*/
-#define WORLD_CONTROLLER_CORE_0_MESSAGE_MAX    0x0000000F
-#define WORLD_CONTROLLER_CORE_0_MESSAGE_MAX_M  ((WORLD_CONTROLLER_CORE_0_MESSAGE_MAX_V)<<(WORLD_CONTROLLER_CORE_0_MESSAGE_MAX_S))
-#define WORLD_CONTROLLER_CORE_0_MESSAGE_MAX_V  0xF
-#define WORLD_CONTROLLER_CORE_0_MESSAGE_MAX_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_STATUSTABLE1_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x80)
-/* WORLD_CONTROLLER_CORE_0_CURRENT_1 : R/W ;bitpos:[5] ;default: 1'b0 ; */
-/*description: This bit is used to confirm whether the current state is in entry 1 .*/
-#define WORLD_CONTROLLER_CORE_0_CURRENT_1    (BIT(5))
-#define WORLD_CONTROLLER_CORE_0_CURRENT_1_M  (BIT(5))
-#define WORLD_CONTROLLER_CORE_0_CURRENT_1_V  0x1
-#define WORLD_CONTROLLER_CORE_0_CURRENT_1_S  5
-/* WORLD_CONTROLLER_CORE_0_FROM_ENTRY_1 : R/W ;bitpos:[4:1] ;default: 4'h0 ; */
-/*description: This filed is used to confirm in which entry before enter entry 1.*/
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_1    0x0000000F
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_1_M  ((WORLD_CONTROLLER_CORE_0_FROM_ENTRY_1_V)<<(WORLD_CONTROLLER_CORE_0_FROM_ENTRY_1_S))
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_1_V  0xF
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_1_S  1
-/* WORLD_CONTROLLER_CORE_0_FROM_WORLD_1 : R/W ;bitpos:[0] ;default: 1'b0 ; */
-/*description: This bit is used to confirm world before enter entry 1 .*/
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_1    (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_1_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_1_V  0x1
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_1_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_STATUSTABLE2_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x84)
-/* WORLD_CONTROLLER_CORE_0_CURRENT_2 : R/W ;bitpos:[5] ;default: 1'b0 ; */
-/*description: This bit is used to confirm whether the current state is in entry 2 .*/
-#define WORLD_CONTROLLER_CORE_0_CURRENT_2    (BIT(5))
-#define WORLD_CONTROLLER_CORE_0_CURRENT_2_M  (BIT(5))
-#define WORLD_CONTROLLER_CORE_0_CURRENT_2_V  0x1
-#define WORLD_CONTROLLER_CORE_0_CURRENT_2_S  5
-/* WORLD_CONTROLLER_CORE_0_FROM_ENTRY_2 : R/W ;bitpos:[4:1] ;default: 4'h0 ; */
-/*description: This filed is used to confirm in which entry before enter entry 2.*/
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_2    0x0000000F
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_2_M  ((WORLD_CONTROLLER_CORE_0_FROM_ENTRY_2_V)<<(WORLD_CONTROLLER_CORE_0_FROM_ENTRY_2_S))
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_2_V  0xF
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_2_S  1
-/* WORLD_CONTROLLER_CORE_0_FROM_WORLD_2 : R/W ;bitpos:[0] ;default: 1'b0 ; */
-/*description: This bit is used to confirm world before enter entry 2 .*/
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_2    (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_2_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_2_V  0x1
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_2_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_STATUSTABLE3_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x88)
-/* WORLD_CONTROLLER_CORE_0_CURRENT_3 : R/W ;bitpos:[5] ;default: 1'b0 ; */
-/*description: This bit is used to confirm whether the current state is in entry 3 .*/
-#define WORLD_CONTROLLER_CORE_0_CURRENT_3    (BIT(5))
-#define WORLD_CONTROLLER_CORE_0_CURRENT_3_M  (BIT(5))
-#define WORLD_CONTROLLER_CORE_0_CURRENT_3_V  0x1
-#define WORLD_CONTROLLER_CORE_0_CURRENT_3_S  5
-/* WORLD_CONTROLLER_CORE_0_FROM_ENTRY_3 : R/W ;bitpos:[4:1] ;default: 4'h0 ; */
-/*description: This filed is used to confirm in which entry before enter entry 3.*/
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_3    0x0000000F
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_3_M  ((WORLD_CONTROLLER_CORE_0_FROM_ENTRY_3_V)<<(WORLD_CONTROLLER_CORE_0_FROM_ENTRY_3_S))
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_3_V  0xF
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_3_S  1
-/* WORLD_CONTROLLER_CORE_0_FROM_WORLD_3 : R/W ;bitpos:[0] ;default: 1'b0 ; */
-/*description: This bit is used to confirm world before enter entry 3 .*/
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_3    (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_3_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_3_V  0x1
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_3_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_STATUSTABLE4_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x8C)
-/* WORLD_CONTROLLER_CORE_0_CURRENT_4 : R/W ;bitpos:[5] ;default: 1'b0 ; */
-/*description: This bit is used to confirm whether the current state is in entry 4 .*/
-#define WORLD_CONTROLLER_CORE_0_CURRENT_4    (BIT(5))
-#define WORLD_CONTROLLER_CORE_0_CURRENT_4_M  (BIT(5))
-#define WORLD_CONTROLLER_CORE_0_CURRENT_4_V  0x1
-#define WORLD_CONTROLLER_CORE_0_CURRENT_4_S  5
-/* WORLD_CONTROLLER_CORE_0_FROM_ENTRY_4 : R/W ;bitpos:[4:1] ;default: 4'h0 ; */
-/*description: This filed is used to confirm in which entry before enter entry 4.*/
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_4    0x0000000F
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_4_M  ((WORLD_CONTROLLER_CORE_0_FROM_ENTRY_4_V)<<(WORLD_CONTROLLER_CORE_0_FROM_ENTRY_4_S))
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_4_V  0xF
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_4_S  1
-/* WORLD_CONTROLLER_CORE_0_FROM_WORLD_4 : R/W ;bitpos:[0] ;default: 1'b0 ; */
-/*description: This bit is used to confirm world before enter entry 4 .*/
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_4    (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_4_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_4_V  0x1
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_4_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_STATUSTABLE5_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x90)
-/* WORLD_CONTROLLER_CORE_0_CURRENT_5 : R/W ;bitpos:[5] ;default: 1'b0 ; */
-/*description: This bit is used to confirm whether the current state is in entry 5 .*/
-#define WORLD_CONTROLLER_CORE_0_CURRENT_5    (BIT(5))
-#define WORLD_CONTROLLER_CORE_0_CURRENT_5_M  (BIT(5))
-#define WORLD_CONTROLLER_CORE_0_CURRENT_5_V  0x1
-#define WORLD_CONTROLLER_CORE_0_CURRENT_5_S  5
-/* WORLD_CONTROLLER_CORE_0_FROM_ENTRY_5 : R/W ;bitpos:[4:1] ;default: 4'h0 ; */
-/*description: This filed is used to confirm in which entry before enter entry 5.*/
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_5    0x0000000F
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_5_M  ((WORLD_CONTROLLER_CORE_0_FROM_ENTRY_5_V)<<(WORLD_CONTROLLER_CORE_0_FROM_ENTRY_5_S))
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_5_V  0xF
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_5_S  1
-/* WORLD_CONTROLLER_CORE_0_FROM_WORLD_5 : R/W ;bitpos:[0] ;default: 1'b0 ; */
-/*description: This bit is used to confirm world before enter entry 5 .*/
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_5    (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_5_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_5_V  0x1
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_5_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_STATUSTABLE6_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x94)
-/* WORLD_CONTROLLER_CORE_0_CURRENT_6 : R/W ;bitpos:[5] ;default: 1'b0 ; */
-/*description: This bit is used to confirm whether the current state is in entry 6 .*/
-#define WORLD_CONTROLLER_CORE_0_CURRENT_6    (BIT(5))
-#define WORLD_CONTROLLER_CORE_0_CURRENT_6_M  (BIT(5))
-#define WORLD_CONTROLLER_CORE_0_CURRENT_6_V  0x1
-#define WORLD_CONTROLLER_CORE_0_CURRENT_6_S  5
-/* WORLD_CONTROLLER_CORE_0_FROM_ENTRY_6 : R/W ;bitpos:[4:1] ;default: 4'h0 ; */
-/*description: This filed is used to confirm in which entry before enter entry 6.*/
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_6    0x0000000F
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_6_M  ((WORLD_CONTROLLER_CORE_0_FROM_ENTRY_6_V)<<(WORLD_CONTROLLER_CORE_0_FROM_ENTRY_6_S))
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_6_V  0xF
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_6_S  1
-/* WORLD_CONTROLLER_CORE_0_FROM_WORLD_6 : R/W ;bitpos:[0] ;default: 1'b0 ; */
-/*description: This bit is used to confirm world before enter entry 6 .*/
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_6    (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_6_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_6_V  0x1
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_6_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_STATUSTABLE7_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x98)
-/* WORLD_CONTROLLER_CORE_0_CURRENT_7 : R/W ;bitpos:[5] ;default: 1'b0 ; */
-/*description: This bit is used to confirm whether the current state is in entry 7 .*/
-#define WORLD_CONTROLLER_CORE_0_CURRENT_7    (BIT(5))
-#define WORLD_CONTROLLER_CORE_0_CURRENT_7_M  (BIT(5))
-#define WORLD_CONTROLLER_CORE_0_CURRENT_7_V  0x1
-#define WORLD_CONTROLLER_CORE_0_CURRENT_7_S  5
-/* WORLD_CONTROLLER_CORE_0_FROM_ENTRY_7 : R/W ;bitpos:[4:1] ;default: 4'h0 ; */
-/*description: This filed is used to confirm in which entry before enter entry 7.*/
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_7    0x0000000F
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_7_M  ((WORLD_CONTROLLER_CORE_0_FROM_ENTRY_7_V)<<(WORLD_CONTROLLER_CORE_0_FROM_ENTRY_7_S))
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_7_V  0xF
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_7_S  1
-/* WORLD_CONTROLLER_CORE_0_FROM_WORLD_7 : R/W ;bitpos:[0] ;default: 1'b0 ; */
-/*description: This bit is used to confirm world before enter entry 7 .*/
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_7    (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_7_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_7_V  0x1
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_7_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_STATUSTABLE8_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x9C)
-/* WORLD_CONTROLLER_CORE_0_CURRENT_8 : R/W ;bitpos:[5] ;default: 1'b0 ; */
-/*description: This bit is used to confirm whether the current state is in entry 8 .*/
-#define WORLD_CONTROLLER_CORE_0_CURRENT_8    (BIT(5))
-#define WORLD_CONTROLLER_CORE_0_CURRENT_8_M  (BIT(5))
-#define WORLD_CONTROLLER_CORE_0_CURRENT_8_V  0x1
-#define WORLD_CONTROLLER_CORE_0_CURRENT_8_S  5
-/* WORLD_CONTROLLER_CORE_0_FROM_ENTRY_8 : R/W ;bitpos:[4:1] ;default: 4'h0 ; */
-/*description: This filed is used to confirm in which entry before enter entry 8.*/
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_8    0x0000000F
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_8_M  ((WORLD_CONTROLLER_CORE_0_FROM_ENTRY_8_V)<<(WORLD_CONTROLLER_CORE_0_FROM_ENTRY_8_S))
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_8_V  0xF
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_8_S  1
-/* WORLD_CONTROLLER_CORE_0_FROM_WORLD_8 : R/W ;bitpos:[0] ;default: 1'b0 ; */
-/*description: This bit is used to confirm world before enter entry 8 .*/
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_8    (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_8_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_8_V  0x1
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_8_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_STATUSTABLE9_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0xA0)
-/* WORLD_CONTROLLER_CORE_0_CURRENT_9 : R/W ;bitpos:[5] ;default: 1'b0 ; */
-/*description: This bit is used to confirm whether the current state is in entry 9 .*/
-#define WORLD_CONTROLLER_CORE_0_CURRENT_9    (BIT(5))
-#define WORLD_CONTROLLER_CORE_0_CURRENT_9_M  (BIT(5))
-#define WORLD_CONTROLLER_CORE_0_CURRENT_9_V  0x1
-#define WORLD_CONTROLLER_CORE_0_CURRENT_9_S  5
-/* WORLD_CONTROLLER_CORE_0_FROM_ENTRY_9 : R/W ;bitpos:[4:1] ;default: 4'h0 ; */
-/*description: This filed is used to confirm in which entry before enter entry 9.*/
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_9    0x0000000F
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_9_M  ((WORLD_CONTROLLER_CORE_0_FROM_ENTRY_9_V)<<(WORLD_CONTROLLER_CORE_0_FROM_ENTRY_9_S))
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_9_V  0xF
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_9_S  1
-/* WORLD_CONTROLLER_CORE_0_FROM_WORLD_9 : R/W ;bitpos:[0] ;default: 1'b0 ; */
-/*description: This bit is used to confirm world before enter entry 9 .*/
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_9    (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_9_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_9_V  0x1
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_9_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_STATUSTABLE10_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0xA4)
-/* WORLD_CONTROLLER_CORE_0_CURRENT_10 : R/W ;bitpos:[5] ;default: 1'b0 ; */
-/*description: This bit is used to confirm whether the current state is in entry 10 .*/
-#define WORLD_CONTROLLER_CORE_0_CURRENT_10    (BIT(5))
-#define WORLD_CONTROLLER_CORE_0_CURRENT_10_M  (BIT(5))
-#define WORLD_CONTROLLER_CORE_0_CURRENT_10_V  0x1
-#define WORLD_CONTROLLER_CORE_0_CURRENT_10_S  5
-/* WORLD_CONTROLLER_CORE_0_FROM_ENTRY_10 : R/W ;bitpos:[4:1] ;default: 4'h0 ; */
-/*description: This filed is used to confirm in which entry before enter entry 10.*/
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_10    0x0000000F
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_10_M  ((WORLD_CONTROLLER_CORE_0_FROM_ENTRY_10_V)<<(WORLD_CONTROLLER_CORE_0_FROM_ENTRY_10_S))
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_10_V  0xF
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_10_S  1
-/* WORLD_CONTROLLER_CORE_0_FROM_WORLD_10 : R/W ;bitpos:[0] ;default: 1'b0 ; */
-/*description: This bit is used to confirm world before enter entry 10 .*/
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_10    (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_10_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_10_V  0x1
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_10_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_STATUSTABLE11_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0xA8)
-/* WORLD_CONTROLLER_CORE_0_CURRENT_11 : R/W ;bitpos:[5] ;default: 1'b0 ; */
-/*description: This bit is used to confirm whether the current state is in entry 11 .*/
-#define WORLD_CONTROLLER_CORE_0_CURRENT_11    (BIT(5))
-#define WORLD_CONTROLLER_CORE_0_CURRENT_11_M  (BIT(5))
-#define WORLD_CONTROLLER_CORE_0_CURRENT_11_V  0x1
-#define WORLD_CONTROLLER_CORE_0_CURRENT_11_S  5
-/* WORLD_CONTROLLER_CORE_0_FROM_ENTRY_11 : R/W ;bitpos:[4:1] ;default: 4'h0 ; */
-/*description: This filed is used to confirm in which entry before enter entry 11.*/
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_11    0x0000000F
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_11_M  ((WORLD_CONTROLLER_CORE_0_FROM_ENTRY_11_V)<<(WORLD_CONTROLLER_CORE_0_FROM_ENTRY_11_S))
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_11_V  0xF
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_11_S  1
-/* WORLD_CONTROLLER_CORE_0_FROM_WORLD_11 : R/W ;bitpos:[0] ;default: 1'b0 ; */
-/*description: This bit is used to confirm world before enter entry 11 .*/
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_11    (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_11_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_11_V  0x1
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_11_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_STATUSTABLE12_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0xAC)
-/* WORLD_CONTROLLER_CORE_0_CURRENT_12 : R/W ;bitpos:[5] ;default: 1'b0 ; */
-/*description: This bit is used to confirm whether the current state is in entry 12 .*/
-#define WORLD_CONTROLLER_CORE_0_CURRENT_12    (BIT(5))
-#define WORLD_CONTROLLER_CORE_0_CURRENT_12_M  (BIT(5))
-#define WORLD_CONTROLLER_CORE_0_CURRENT_12_V  0x1
-#define WORLD_CONTROLLER_CORE_0_CURRENT_12_S  5
-/* WORLD_CONTROLLER_CORE_0_FROM_ENTRY_12 : R/W ;bitpos:[4:1] ;default: 4'h0 ; */
-/*description: This filed is used to confirm in which entry before enter entry 12.*/
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_12    0x0000000F
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_12_M  ((WORLD_CONTROLLER_CORE_0_FROM_ENTRY_12_V)<<(WORLD_CONTROLLER_CORE_0_FROM_ENTRY_12_S))
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_12_V  0xF
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_12_S  1
-/* WORLD_CONTROLLER_CORE_0_FROM_WORLD_12 : R/W ;bitpos:[0] ;default: 1'b0 ; */
-/*description: This bit is used to confirm world before enter entry 12 .*/
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_12    (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_12_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_12_V  0x1
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_12_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_STATUSTABLE13_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0xB0)
-/* WORLD_CONTROLLER_CORE_0_CURRENT_13 : R/W ;bitpos:[5] ;default: 1'b0 ; */
-/*description: This bit is used to confirm whether the current state is in entry 13 .*/
-#define WORLD_CONTROLLER_CORE_0_CURRENT_13    (BIT(5))
-#define WORLD_CONTROLLER_CORE_0_CURRENT_13_M  (BIT(5))
-#define WORLD_CONTROLLER_CORE_0_CURRENT_13_V  0x1
-#define WORLD_CONTROLLER_CORE_0_CURRENT_13_S  5
-/* WORLD_CONTROLLER_CORE_0_FROM_ENTRY_13 : R/W ;bitpos:[4:1] ;default: 4'h0 ; */
-/*description: This filed is used to confirm in which entry before enter entry 13.*/
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_13    0x0000000F
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_13_M  ((WORLD_CONTROLLER_CORE_0_FROM_ENTRY_13_V)<<(WORLD_CONTROLLER_CORE_0_FROM_ENTRY_13_S))
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_13_V  0xF
-#define WORLD_CONTROLLER_CORE_0_FROM_ENTRY_13_S  1
-/* WORLD_CONTROLLER_CORE_0_FROM_WORLD_13 : R/W ;bitpos:[0] ;default: 1'b0 ; */
-/*description: This bit is used to confirm world before enter entry 13 .*/
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_13    (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_13_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_13_V  0x1
-#define WORLD_CONTROLLER_CORE_0_FROM_WORLD_13_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_STATUSTABLE_CURRENT_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0xFC)
-/* WORLD_CONTROLLER_CORE_0_STATUSTABLE_CURRENT : R/W ;bitpos:[13:1] ;default: 13'b0 ; */
-/*description: This field is used to quickly read and rewrite the current field of all STATUSTA
-BLE registers.For example.*/
-#define WORLD_CONTROLLER_CORE_0_STATUSTABLE_CURRENT    0x00001FFF
-#define WORLD_CONTROLLER_CORE_0_STATUSTABLE_CURRENT_M  ((WORLD_CONTROLLER_CORE_0_STATUSTABLE_CURRENT_V)<<(WORLD_CONTROLLER_CORE_0_STATUSTABLE_CURRENT_S))
-#define WORLD_CONTROLLER_CORE_0_STATUSTABLE_CURRENT_V  0x1FFF
-#define WORLD_CONTROLLER_CORE_0_STATUSTABLE_CURRENT_S  1
-
-#define WORLD_CONTROLLER_WCL_CORE_0_MESSAGE_PHASE_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x108)
-/* WORLD_CONTROLLER_CORE_0_MESSAGE_ADDRESSPHASE : RO ;bitpos:[6] ;default: 1'b0 ; */
-/*description: If this bit is 1.*/
-#define WORLD_CONTROLLER_CORE_0_MESSAGE_ADDRESSPHASE    (BIT(6))
-#define WORLD_CONTROLLER_CORE_0_MESSAGE_ADDRESSPHASE_M  (BIT(6))
-#define WORLD_CONTROLLER_CORE_0_MESSAGE_ADDRESSPHASE_V  0x1
-#define WORLD_CONTROLLER_CORE_0_MESSAGE_ADDRESSPHASE_S  6
-/* WORLD_CONTROLLER_CORE_0_MESSAGE_DATAPHASE : RO ;bitpos:[5] ;default: 1'b0 ; */
-/*description: If this bit is 1.*/
-#define WORLD_CONTROLLER_CORE_0_MESSAGE_DATAPHASE    (BIT(5))
-#define WORLD_CONTROLLER_CORE_0_MESSAGE_DATAPHASE_M  (BIT(5))
-#define WORLD_CONTROLLER_CORE_0_MESSAGE_DATAPHASE_V  0x1
-#define WORLD_CONTROLLER_CORE_0_MESSAGE_DATAPHASE_S  5
-/* WORLD_CONTROLLER_CORE_0_MESSAGE_EXPECT : RO ;bitpos:[4:1] ;default: 4'b0 ; */
-/*description: This field indicates the data to be written next time.*/
-#define WORLD_CONTROLLER_CORE_0_MESSAGE_EXPECT    0x0000000F
-#define WORLD_CONTROLLER_CORE_0_MESSAGE_EXPECT_M  ((WORLD_CONTROLLER_CORE_0_MESSAGE_EXPECT_V)<<(WORLD_CONTROLLER_CORE_0_MESSAGE_EXPECT_S))
-#define WORLD_CONTROLLER_CORE_0_MESSAGE_EXPECT_V  0xF
-#define WORLD_CONTROLLER_CORE_0_MESSAGE_EXPECT_S  1
-/* WORLD_CONTROLLER_CORE_0_MESSAGE_MATCH : RO ;bitpos:[0] ;default: 1'b0 ; */
-/*description: This bit indicates whether the check is successful.*/
-#define WORLD_CONTROLLER_CORE_0_MESSAGE_MATCH    (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_MESSAGE_MATCH_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_MESSAGE_MATCH_V  0x1
-#define WORLD_CONTROLLER_CORE_0_MESSAGE_MATCH_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_WORLD_TRIGGER_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x140)
-/* WORLD_CONTROLLER_CORE_0_WORLD_TRIGGER_ADDR : RW ;bitpos:[31:0] ;default: 32'b0 ; */
-/*description: This field is used to configure the entry address from WORLD0 to WORLD1.*/
-#define WORLD_CONTROLLER_CORE_0_WORLD_TRIGGER_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_WORLD_TRIGGER_ADDR_M  ((WORLD_CONTROLLER_CORE_0_WORLD_TRIGGER_ADDR_V)<<(WORLD_CONTROLLER_CORE_0_WORLD_TRIGGER_ADDR_S))
-#define WORLD_CONTROLLER_CORE_0_WORLD_TRIGGER_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_WORLD_TRIGGER_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_WORLD_PREPARE_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x144)
-/* WORLD_CONTROLLER_CORE_0_WORLD_PREPARE : R/W ;bitpos:[1:0] ;default: 2'h0 ; */
-/*description: This field to used to set world to enter.*/
-#define WORLD_CONTROLLER_CORE_0_WORLD_PREPARE    0x00000003
-#define WORLD_CONTROLLER_CORE_0_WORLD_PREPARE_M  ((WORLD_CONTROLLER_CORE_0_WORLD_PREPARE_V)<<(WORLD_CONTROLLER_CORE_0_WORLD_PREPARE_S))
-#define WORLD_CONTROLLER_CORE_0_WORLD_PREPARE_V  0x3
-#define WORLD_CONTROLLER_CORE_0_WORLD_PREPARE_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_WORLD_UPDATE_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x148)
-/* WORLD_CONTROLLER_CORE_0_UPDATE : WO ;bitpos:[31:0] ;default: 32'b0 ; */
-/*description: This field is used to update configuration completed.*/
-#define WORLD_CONTROLLER_CORE_0_UPDATE    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_UPDATE_M  ((WORLD_CONTROLLER_CORE_0_UPDATE_V)<<(WORLD_CONTROLLER_CORE_0_UPDATE_S))
-#define WORLD_CONTROLLER_CORE_0_UPDATE_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_UPDATE_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_WORLD_CANCEL_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x14C)
-/* WORLD_CONTROLLER_CORE_0_WORLD_CANCEL : WO ;bitpos:[31:0] ;default: 32'b0 ; */
-/*description: This field is used to cancel switch world configuration.*/
-#define WORLD_CONTROLLER_CORE_0_WORLD_CANCEL    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_WORLD_CANCEL_M  ((WORLD_CONTROLLER_CORE_0_WORLD_CANCEL_V)<<(WORLD_CONTROLLER_CORE_0_WORLD_CANCEL_S))
-#define WORLD_CONTROLLER_CORE_0_WORLD_CANCEL_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_WORLD_CANCEL_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_WORLD_IRAM0_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x150)
-/* WORLD_CONTROLLER_CORE_0_WORLD_IRAM0 : R/W ;bitpos:[1:0] ;default: 2'h0 ; */
-/*description: this field is used to read current world of Iram0 bus.*/
-#define WORLD_CONTROLLER_CORE_0_WORLD_IRAM0    0x00000003
-#define WORLD_CONTROLLER_CORE_0_WORLD_IRAM0_M  ((WORLD_CONTROLLER_CORE_0_WORLD_IRAM0_V)<<(WORLD_CONTROLLER_CORE_0_WORLD_IRAM0_S))
-#define WORLD_CONTROLLER_CORE_0_WORLD_IRAM0_V  0x3
-#define WORLD_CONTROLLER_CORE_0_WORLD_IRAM0_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_WORLD_DRAM0_PIF_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x154)
-/* WORLD_CONTROLLER_CORE_0_WORLD_DRAM0_PIF : R/W ;bitpos:[1:0] ;default: 2'h0 ; */
-/*description: this field is used to read current world of Dram0 bus and PIF bus.*/
-#define WORLD_CONTROLLER_CORE_0_WORLD_DRAM0_PIF    0x00000003
-#define WORLD_CONTROLLER_CORE_0_WORLD_DRAM0_PIF_M  ((WORLD_CONTROLLER_CORE_0_WORLD_DRAM0_PIF_V)<<(WORLD_CONTROLLER_CORE_0_WORLD_DRAM0_PIF_S))
-#define WORLD_CONTROLLER_CORE_0_WORLD_DRAM0_PIF_V  0x3
-#define WORLD_CONTROLLER_CORE_0_WORLD_DRAM0_PIF_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_WORLD_PHASE_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x158)
-/* WORLD_CONTROLLER_CORE_0_WORLD_PHASE : RO ;bitpos:[0] ;default: 1'b0 ; */
-/*description: This bit indicates whether is preparing to switch to WORLD1.*/
-#define WORLD_CONTROLLER_CORE_0_WORLD_PHASE    (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_WORLD_PHASE_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_WORLD_PHASE_V  0x1
-#define WORLD_CONTROLLER_CORE_0_WORLD_PHASE_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_NMI_MASK_ENABLE_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x180)
-/* WORLD_CONTROLLER_CORE_0_NMI_MASK_ENABLE : WO ;bitpos:[31:0] ;default: 32'b0 ; */
-/*description: this field is used to set NMI mask.*/
-#define WORLD_CONTROLLER_CORE_0_NMI_MASK_ENABLE    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_NMI_MASK_ENABLE_M  ((WORLD_CONTROLLER_CORE_0_NMI_MASK_ENABLE_V)<<(WORLD_CONTROLLER_CORE_0_NMI_MASK_ENABLE_S))
-#define WORLD_CONTROLLER_CORE_0_NMI_MASK_ENABLE_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_NMI_MASK_ENABLE_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_NMI_MASK_TRIGGER_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x184)
-/* WORLD_CONTROLLER_CORE_0_NMI_MASK_TRIGGER_ADDR : R/W ;bitpos:[31:0] ;default: 32'b0 ; */
-/*description: this field to used to set trigger address.*/
-#define WORLD_CONTROLLER_CORE_0_NMI_MASK_TRIGGER_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_NMI_MASK_TRIGGER_ADDR_M  ((WORLD_CONTROLLER_CORE_0_NMI_MASK_TRIGGER_ADDR_V)<<(WORLD_CONTROLLER_CORE_0_NMI_MASK_TRIGGER_ADDR_S))
-#define WORLD_CONTROLLER_CORE_0_NMI_MASK_TRIGGER_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_NMI_MASK_TRIGGER_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_NMI_MASK_DISABLE_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x188)
-/* WORLD_CONTROLLER_CORE_0_NMI_MASK_DISABLE : WO ;bitpos:[31:0] ;default: 32'b0 ; */
-/*description: this field is used to disable NMI mask.*/
-#define WORLD_CONTROLLER_CORE_0_NMI_MASK_DISABLE    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_NMI_MASK_DISABLE_M  ((WORLD_CONTROLLER_CORE_0_NMI_MASK_DISABLE_V)<<(WORLD_CONTROLLER_CORE_0_NMI_MASK_DISABLE_S))
-#define WORLD_CONTROLLER_CORE_0_NMI_MASK_DISABLE_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_NMI_MASK_DISABLE_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_NMI_MASK_CANCLE_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x18C)
-/* WORLD_CONTROLLER_CORE_0_NMI_MASK_CANCEL : WO ;bitpos:[31:0] ;default: 32'b0 ; */
-/*description: this field is used to cancel NMI mask disable function..*/
-#define WORLD_CONTROLLER_CORE_0_NMI_MASK_CANCEL    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_NMI_MASK_CANCEL_M  ((WORLD_CONTROLLER_CORE_0_NMI_MASK_CANCEL_V)<<(WORLD_CONTROLLER_CORE_0_NMI_MASK_CANCEL_S))
-#define WORLD_CONTROLLER_CORE_0_NMI_MASK_CANCEL_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_0_NMI_MASK_CANCEL_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_NMI_MASK_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x190)
-/* WORLD_CONTROLLER_CORE_0_NMI_MASK : R/W ;bitpos:[0] ;default: 1'b0 ; */
-/*description: this bit is used to mask NMI interrupt.*/
-#define WORLD_CONTROLLER_CORE_0_NMI_MASK    (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_NMI_MASK_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_NMI_MASK_V  0x1
-#define WORLD_CONTROLLER_CORE_0_NMI_MASK_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_0_NMI_MASK_PHASE_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x194)
-/* WORLD_CONTROLLER_CORE_0_NMI_MASK_PHASE : RO ;bitpos:[0] ;default: 1'b0 ; */
-/*description: this bit is used to indicates whether the NMI interrupt is being masked.*/
-#define WORLD_CONTROLLER_CORE_0_NMI_MASK_PHASE    (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_NMI_MASK_PHASE_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_0_NMI_MASK_PHASE_V  0x1
-#define WORLD_CONTROLLER_CORE_0_NMI_MASK_PHASE_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_ENTRY_1_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x400)
-/* WORLD_CONTROLLER_CORE_1_ENTRY_1_ADDR : R/W ;bitpos:[31:0] ;default: 31'b0 ; */
-/*description: Core_1 Entry 1 address from WORLD1 to WORLD0.*/
-#define WORLD_CONTROLLER_CORE_1_ENTRY_1_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_ENTRY_1_ADDR_M  ((WORLD_CONTROLLER_CORE_1_ENTRY_1_ADDR_V)<<(WORLD_CONTROLLER_CORE_1_ENTRY_1_ADDR_S))
-#define WORLD_CONTROLLER_CORE_1_ENTRY_1_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_ENTRY_1_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_ENTRY_2_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x404)
-/* WORLD_CONTROLLER_CORE_1_ENTRY_2_ADDR : R/W ;bitpos:[31:0] ;default: 31'b0 ; */
-/*description: Core_1 Entry 2 address from WORLD1 to WORLD0.*/
-#define WORLD_CONTROLLER_CORE_1_ENTRY_2_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_ENTRY_2_ADDR_M  ((WORLD_CONTROLLER_CORE_1_ENTRY_2_ADDR_V)<<(WORLD_CONTROLLER_CORE_1_ENTRY_2_ADDR_S))
-#define WORLD_CONTROLLER_CORE_1_ENTRY_2_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_ENTRY_2_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_ENTRY_3_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x408)
-/* WORLD_CONTROLLER_CORE_1_ENTRY_3_ADDR : R/W ;bitpos:[31:0] ;default: 31'b0 ; */
-/*description: Core_1 Entry 3 address from WORLD1 to WORLD0.*/
-#define WORLD_CONTROLLER_CORE_1_ENTRY_3_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_ENTRY_3_ADDR_M  ((WORLD_CONTROLLER_CORE_1_ENTRY_3_ADDR_V)<<(WORLD_CONTROLLER_CORE_1_ENTRY_3_ADDR_S))
-#define WORLD_CONTROLLER_CORE_1_ENTRY_3_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_ENTRY_3_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_ENTRY_4_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x40C)
-/* WORLD_CONTROLLER_CORE_1_ENTRY_4_ADDR : R/W ;bitpos:[31:0] ;default: 31'b0 ; */
-/*description: Core_1 Entry 4 address from WORLD1 to WORLD0.*/
-#define WORLD_CONTROLLER_CORE_1_ENTRY_4_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_ENTRY_4_ADDR_M  ((WORLD_CONTROLLER_CORE_1_ENTRY_4_ADDR_V)<<(WORLD_CONTROLLER_CORE_1_ENTRY_4_ADDR_S))
-#define WORLD_CONTROLLER_CORE_1_ENTRY_4_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_ENTRY_4_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_ENTRY_5_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x410)
-/* WORLD_CONTROLLER_CORE_1_ENTRY_5_ADDR : R/W ;bitpos:[31:0] ;default: 31'b0 ; */
-/*description: Core_1 Entry 5 address from WORLD1 to WORLD0.*/
-#define WORLD_CONTROLLER_CORE_1_ENTRY_5_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_ENTRY_5_ADDR_M  ((WORLD_CONTROLLER_CORE_1_ENTRY_5_ADDR_V)<<(WORLD_CONTROLLER_CORE_1_ENTRY_5_ADDR_S))
-#define WORLD_CONTROLLER_CORE_1_ENTRY_5_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_ENTRY_5_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_ENTRY_6_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x414)
-/* WORLD_CONTROLLER_CORE_1_ENTRY_6_ADDR : R/W ;bitpos:[31:0] ;default: 31'b0 ; */
-/*description: Core_1 Entry 6 address from WORLD1 to WORLD0.*/
-#define WORLD_CONTROLLER_CORE_1_ENTRY_6_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_ENTRY_6_ADDR_M  ((WORLD_CONTROLLER_CORE_1_ENTRY_6_ADDR_V)<<(WORLD_CONTROLLER_CORE_1_ENTRY_6_ADDR_S))
-#define WORLD_CONTROLLER_CORE_1_ENTRY_6_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_ENTRY_6_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_ENTRY_7_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x418)
-/* WORLD_CONTROLLER_CORE_1_ENTRY_7_ADDR : R/W ;bitpos:[31:0] ;default: 31'b0 ; */
-/*description: Core_1 Entry 7 address from WORLD1 to WORLD0.*/
-#define WORLD_CONTROLLER_CORE_1_ENTRY_7_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_ENTRY_7_ADDR_M  ((WORLD_CONTROLLER_CORE_1_ENTRY_7_ADDR_V)<<(WORLD_CONTROLLER_CORE_1_ENTRY_7_ADDR_S))
-#define WORLD_CONTROLLER_CORE_1_ENTRY_7_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_ENTRY_7_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_ENTRY_8_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x41C)
-/* WORLD_CONTROLLER_CORE_1_ENTRY_8_ADDR : R/W ;bitpos:[31:0] ;default: 31'b0 ; */
-/*description: Core_1 Entry 8 address from WORLD1 to WORLD0.*/
-#define WORLD_CONTROLLER_CORE_1_ENTRY_8_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_ENTRY_8_ADDR_M  ((WORLD_CONTROLLER_CORE_1_ENTRY_8_ADDR_V)<<(WORLD_CONTROLLER_CORE_1_ENTRY_8_ADDR_S))
-#define WORLD_CONTROLLER_CORE_1_ENTRY_8_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_ENTRY_8_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_ENTRY_9_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x420)
-/* WORLD_CONTROLLER_CORE_1_ENTRY_9_ADDR : R/W ;bitpos:[31:0] ;default: 31'b0 ; */
-/*description: Core_1 Entry 9 address from WORLD1 to WORLD0.*/
-#define WORLD_CONTROLLER_CORE_1_ENTRY_9_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_ENTRY_9_ADDR_M  ((WORLD_CONTROLLER_CORE_1_ENTRY_9_ADDR_V)<<(WORLD_CONTROLLER_CORE_1_ENTRY_9_ADDR_S))
-#define WORLD_CONTROLLER_CORE_1_ENTRY_9_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_ENTRY_9_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_ENTRY_10_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x424)
-/* WORLD_CONTROLLER_CORE_1_ENTRY_10_ADDR : R/W ;bitpos:[31:0] ;default: 31'b0 ; */
-/*description: Core_1 Entry 10 address from WORLD1 to WORLD0.*/
-#define WORLD_CONTROLLER_CORE_1_ENTRY_10_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_ENTRY_10_ADDR_M  ((WORLD_CONTROLLER_CORE_1_ENTRY_10_ADDR_V)<<(WORLD_CONTROLLER_CORE_1_ENTRY_10_ADDR_S))
-#define WORLD_CONTROLLER_CORE_1_ENTRY_10_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_ENTRY_10_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_ENTRY_11_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x428)
-/* WORLD_CONTROLLER_CORE_1_ENTRY_11_ADDR : R/W ;bitpos:[31:0] ;default: 31'b0 ; */
-/*description: Core_1 Entry 11 address from WORLD1 to WORLD0.*/
-#define WORLD_CONTROLLER_CORE_1_ENTRY_11_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_ENTRY_11_ADDR_M  ((WORLD_CONTROLLER_CORE_1_ENTRY_11_ADDR_V)<<(WORLD_CONTROLLER_CORE_1_ENTRY_11_ADDR_S))
-#define WORLD_CONTROLLER_CORE_1_ENTRY_11_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_ENTRY_11_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_ENTRY_12_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x42C)
-/* WORLD_CONTROLLER_CORE_1_ENTRY_12_ADDR : R/W ;bitpos:[31:0] ;default: 31'b0 ; */
-/*description: Core_1 Entry 12 address from WORLD1 to WORLD0.*/
-#define WORLD_CONTROLLER_CORE_1_ENTRY_12_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_ENTRY_12_ADDR_M  ((WORLD_CONTROLLER_CORE_1_ENTRY_12_ADDR_V)<<(WORLD_CONTROLLER_CORE_1_ENTRY_12_ADDR_S))
-#define WORLD_CONTROLLER_CORE_1_ENTRY_12_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_ENTRY_12_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_ENTRY_13_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x430)
-/* WORLD_CONTROLLER_CORE_1_ENTRY_13_ADDR : R/W ;bitpos:[31:0] ;default: 31'b0 ; */
-/*description: Core_1 Entry 13 address from WORLD1 to WORLD0.*/
-#define WORLD_CONTROLLER_CORE_1_ENTRY_13_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_ENTRY_13_ADDR_M  ((WORLD_CONTROLLER_CORE_1_ENTRY_13_ADDR_V)<<(WORLD_CONTROLLER_CORE_1_ENTRY_13_ADDR_S))
-#define WORLD_CONTROLLER_CORE_1_ENTRY_13_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_ENTRY_13_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_ENTRY_CHECK_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x47C)
-/* WORLD_CONTROLLER_CORE_1_ENTRY_CHECK : R/W ;bitpos:[13:1] ;default: 1'b1 ; */
-/*description: This filed is used to enable entry address check .*/
-#define WORLD_CONTROLLER_CORE_1_ENTRY_CHECK    0x00001FFF
-#define WORLD_CONTROLLER_CORE_1_ENTRY_CHECK_M  ((WORLD_CONTROLLER_CORE_1_ENTRY_CHECK_V)<<(WORLD_CONTROLLER_CORE_1_ENTRY_CHECK_S))
-#define WORLD_CONTROLLER_CORE_1_ENTRY_CHECK_V  0x1FFF
-#define WORLD_CONTROLLER_CORE_1_ENTRY_CHECK_S  1
-
-#define WORLD_CONTROLLER_WCL_CORE_1_MESSAGE_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x500)
-/* WORLD_CONTROLLER_CORE_1_MESSAGE_ADDR : R/W ;bitpos:[31:0] ;default: 32'b0 ; */
-/*description: This field is used to set address that need to write when enter WORLD0.*/
-#define WORLD_CONTROLLER_CORE_1_MESSAGE_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_MESSAGE_ADDR_M  ((WORLD_CONTROLLER_CORE_1_MESSAGE_ADDR_V)<<(WORLD_CONTROLLER_CORE_1_MESSAGE_ADDR_S))
-#define WORLD_CONTROLLER_CORE_1_MESSAGE_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_MESSAGE_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_MESSAGE_MAX_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x504)
-/* WORLD_CONTROLLER_CORE_1_MESSAGE_MAX : R/W ;bitpos:[3:0] ;default: 4'b0 ; */
-/*description: This filed is used to set the max value of clear write_buffer.*/
-#define WORLD_CONTROLLER_CORE_1_MESSAGE_MAX    0x0000000F
-#define WORLD_CONTROLLER_CORE_1_MESSAGE_MAX_M  ((WORLD_CONTROLLER_CORE_1_MESSAGE_MAX_V)<<(WORLD_CONTROLLER_CORE_1_MESSAGE_MAX_S))
-#define WORLD_CONTROLLER_CORE_1_MESSAGE_MAX_V  0xF
-#define WORLD_CONTROLLER_CORE_1_MESSAGE_MAX_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_STATUSTABLE1_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x480)
-/* WORLD_CONTROLLER_CORE_1_CURRENT_1 : R/W ;bitpos:[5] ;default: 1'b0 ; */
-/*description: This bit is used to confirm whether the current state is in entry 1 .*/
-#define WORLD_CONTROLLER_CORE_1_CURRENT_1    (BIT(5))
-#define WORLD_CONTROLLER_CORE_1_CURRENT_1_M  (BIT(5))
-#define WORLD_CONTROLLER_CORE_1_CURRENT_1_V  0x1
-#define WORLD_CONTROLLER_CORE_1_CURRENT_1_S  5
-/* WORLD_CONTROLLER_CORE_1_FROM_ENTRY_1 : R/W ;bitpos:[4:1] ;default: 4'h0 ; */
-/*description: This filed is used to confirm in which entry before enter entry 1.*/
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_1    0x0000000F
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_1_M  ((WORLD_CONTROLLER_CORE_1_FROM_ENTRY_1_V)<<(WORLD_CONTROLLER_CORE_1_FROM_ENTRY_1_S))
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_1_V  0xF
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_1_S  1
-/* WORLD_CONTROLLER_CORE_1_FROM_WORLD_1 : R/W ;bitpos:[0] ;default: 1'b0 ; */
-/*description: This bit is used to confirm world before enter entry 1 .*/
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_1    (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_1_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_1_V  0x1
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_1_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_STATUSTABLE2_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x484)
-/* WORLD_CONTROLLER_CORE_1_CURRENT_2 : R/W ;bitpos:[5] ;default: 1'b0 ; */
-/*description: This bit is used to confirm whether the current state is in entry 2 .*/
-#define WORLD_CONTROLLER_CORE_1_CURRENT_2    (BIT(5))
-#define WORLD_CONTROLLER_CORE_1_CURRENT_2_M  (BIT(5))
-#define WORLD_CONTROLLER_CORE_1_CURRENT_2_V  0x1
-#define WORLD_CONTROLLER_CORE_1_CURRENT_2_S  5
-/* WORLD_CONTROLLER_CORE_1_FROM_ENTRY_2 : R/W ;bitpos:[4:1] ;default: 4'h0 ; */
-/*description: This filed is used to confirm in which entry before enter entry 2.*/
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_2    0x0000000F
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_2_M  ((WORLD_CONTROLLER_CORE_1_FROM_ENTRY_2_V)<<(WORLD_CONTROLLER_CORE_1_FROM_ENTRY_2_S))
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_2_V  0xF
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_2_S  1
-/* WORLD_CONTROLLER_CORE_1_FROM_WORLD_2 : R/W ;bitpos:[0] ;default: 1'b0 ; */
-/*description: This bit is used to confirm world before enter entry 2 .*/
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_2    (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_2_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_2_V  0x1
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_2_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_STATUSTABLE3_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x488)
-/* WORLD_CONTROLLER_CORE_1_CURRENT_3 : R/W ;bitpos:[5] ;default: 1'b0 ; */
-/*description: This bit is used to confirm whether the current state is in entry 3 .*/
-#define WORLD_CONTROLLER_CORE_1_CURRENT_3    (BIT(5))
-#define WORLD_CONTROLLER_CORE_1_CURRENT_3_M  (BIT(5))
-#define WORLD_CONTROLLER_CORE_1_CURRENT_3_V  0x1
-#define WORLD_CONTROLLER_CORE_1_CURRENT_3_S  5
-/* WORLD_CONTROLLER_CORE_1_FROM_ENTRY_3 : R/W ;bitpos:[4:1] ;default: 4'h0 ; */
-/*description: This filed is used to confirm in which entry before enter entry 3.*/
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_3    0x0000000F
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_3_M  ((WORLD_CONTROLLER_CORE_1_FROM_ENTRY_3_V)<<(WORLD_CONTROLLER_CORE_1_FROM_ENTRY_3_S))
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_3_V  0xF
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_3_S  1
-/* WORLD_CONTROLLER_CORE_1_FROM_WORLD_3 : R/W ;bitpos:[0] ;default: 1'b0 ; */
-/*description: This bit is used to confirm world before enter entry 3 .*/
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_3    (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_3_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_3_V  0x1
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_3_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_STATUSTABLE4_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x48C)
-/* WORLD_CONTROLLER_CORE_1_CURRENT_4 : R/W ;bitpos:[5] ;default: 1'b0 ; */
-/*description: This bit is used to confirm whether the current state is in entry 4 .*/
-#define WORLD_CONTROLLER_CORE_1_CURRENT_4    (BIT(5))
-#define WORLD_CONTROLLER_CORE_1_CURRENT_4_M  (BIT(5))
-#define WORLD_CONTROLLER_CORE_1_CURRENT_4_V  0x1
-#define WORLD_CONTROLLER_CORE_1_CURRENT_4_S  5
-/* WORLD_CONTROLLER_CORE_1_FROM_ENTRY_4 : R/W ;bitpos:[4:1] ;default: 4'h0 ; */
-/*description: This filed is used to confirm in which entry before enter entry 4.*/
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_4    0x0000000F
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_4_M  ((WORLD_CONTROLLER_CORE_1_FROM_ENTRY_4_V)<<(WORLD_CONTROLLER_CORE_1_FROM_ENTRY_4_S))
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_4_V  0xF
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_4_S  1
-/* WORLD_CONTROLLER_CORE_1_FROM_WORLD_4 : R/W ;bitpos:[0] ;default: 1'b0 ; */
-/*description: This bit is used to confirm world before enter entry 4 .*/
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_4    (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_4_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_4_V  0x1
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_4_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_STATUSTABLE5_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x490)
-/* WORLD_CONTROLLER_CORE_1_CURRENT_5 : R/W ;bitpos:[5] ;default: 1'b0 ; */
-/*description: This bit is used to confirm whether the current state is in entry 5 .*/
-#define WORLD_CONTROLLER_CORE_1_CURRENT_5    (BIT(5))
-#define WORLD_CONTROLLER_CORE_1_CURRENT_5_M  (BIT(5))
-#define WORLD_CONTROLLER_CORE_1_CURRENT_5_V  0x1
-#define WORLD_CONTROLLER_CORE_1_CURRENT_5_S  5
-/* WORLD_CONTROLLER_CORE_1_FROM_ENTRY_5 : R/W ;bitpos:[4:1] ;default: 4'h0 ; */
-/*description: This filed is used to confirm in which entry before enter entry 5.*/
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_5    0x0000000F
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_5_M  ((WORLD_CONTROLLER_CORE_1_FROM_ENTRY_5_V)<<(WORLD_CONTROLLER_CORE_1_FROM_ENTRY_5_S))
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_5_V  0xF
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_5_S  1
-/* WORLD_CONTROLLER_CORE_1_FROM_WORLD_5 : R/W ;bitpos:[0] ;default: 1'b0 ; */
-/*description: This bit is used to confirm world before enter entry 5 .*/
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_5    (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_5_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_5_V  0x1
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_5_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_STATUSTABLE6_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x494)
-/* WORLD_CONTROLLER_CORE_1_CURRENT_6 : R/W ;bitpos:[5] ;default: 1'b0 ; */
-/*description: This bit is used to confirm whether the current state is in entry 6 .*/
-#define WORLD_CONTROLLER_CORE_1_CURRENT_6    (BIT(5))
-#define WORLD_CONTROLLER_CORE_1_CURRENT_6_M  (BIT(5))
-#define WORLD_CONTROLLER_CORE_1_CURRENT_6_V  0x1
-#define WORLD_CONTROLLER_CORE_1_CURRENT_6_S  5
-/* WORLD_CONTROLLER_CORE_1_FROM_ENTRY_6 : R/W ;bitpos:[4:1] ;default: 4'h0 ; */
-/*description: This filed is used to confirm in which entry before enter entry 6.*/
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_6    0x0000000F
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_6_M  ((WORLD_CONTROLLER_CORE_1_FROM_ENTRY_6_V)<<(WORLD_CONTROLLER_CORE_1_FROM_ENTRY_6_S))
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_6_V  0xF
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_6_S  1
-/* WORLD_CONTROLLER_CORE_1_FROM_WORLD_6 : R/W ;bitpos:[0] ;default: 1'b0 ; */
-/*description: This bit is used to confirm world before enter entry 6 .*/
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_6    (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_6_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_6_V  0x1
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_6_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_STATUSTABLE7_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x498)
-/* WORLD_CONTROLLER_CORE_1_CURRENT_7 : R/W ;bitpos:[5] ;default: 1'b0 ; */
-/*description: This bit is used to confirm whether the current state is in entry 7 .*/
-#define WORLD_CONTROLLER_CORE_1_CURRENT_7    (BIT(5))
-#define WORLD_CONTROLLER_CORE_1_CURRENT_7_M  (BIT(5))
-#define WORLD_CONTROLLER_CORE_1_CURRENT_7_V  0x1
-#define WORLD_CONTROLLER_CORE_1_CURRENT_7_S  5
-/* WORLD_CONTROLLER_CORE_1_FROM_ENTRY_7 : R/W ;bitpos:[4:1] ;default: 4'h0 ; */
-/*description: This filed is used to confirm in which entry before enter entry 7.*/
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_7    0x0000000F
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_7_M  ((WORLD_CONTROLLER_CORE_1_FROM_ENTRY_7_V)<<(WORLD_CONTROLLER_CORE_1_FROM_ENTRY_7_S))
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_7_V  0xF
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_7_S  1
-/* WORLD_CONTROLLER_CORE_1_FROM_WORLD_7 : R/W ;bitpos:[0] ;default: 1'b0 ; */
-/*description: This bit is used to confirm world before enter entry 7 .*/
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_7    (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_7_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_7_V  0x1
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_7_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_STATUSTABLE8_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x49C)
-/* WORLD_CONTROLLER_CORE_1_CURRENT_8 : R/W ;bitpos:[5] ;default: 1'b0 ; */
-/*description: This bit is used to confirm whether the current state is in entry 8 .*/
-#define WORLD_CONTROLLER_CORE_1_CURRENT_8    (BIT(5))
-#define WORLD_CONTROLLER_CORE_1_CURRENT_8_M  (BIT(5))
-#define WORLD_CONTROLLER_CORE_1_CURRENT_8_V  0x1
-#define WORLD_CONTROLLER_CORE_1_CURRENT_8_S  5
-/* WORLD_CONTROLLER_CORE_1_FROM_ENTRY_8 : R/W ;bitpos:[4:1] ;default: 4'h0 ; */
-/*description: This filed is used to confirm in which entry before enter entry 8.*/
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_8    0x0000000F
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_8_M  ((WORLD_CONTROLLER_CORE_1_FROM_ENTRY_8_V)<<(WORLD_CONTROLLER_CORE_1_FROM_ENTRY_8_S))
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_8_V  0xF
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_8_S  1
-/* WORLD_CONTROLLER_CORE_1_FROM_WORLD_8 : R/W ;bitpos:[0] ;default: 1'b0 ; */
-/*description: This bit is used to confirm world before enter entry 8 .*/
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_8    (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_8_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_8_V  0x1
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_8_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_STATUSTABLE9_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x4A0)
-/* WORLD_CONTROLLER_CORE_1_CURRENT_9 : R/W ;bitpos:[5] ;default: 1'b0 ; */
-/*description: This bit is used to confirm whether the current state is in entry 9 .*/
-#define WORLD_CONTROLLER_CORE_1_CURRENT_9    (BIT(5))
-#define WORLD_CONTROLLER_CORE_1_CURRENT_9_M  (BIT(5))
-#define WORLD_CONTROLLER_CORE_1_CURRENT_9_V  0x1
-#define WORLD_CONTROLLER_CORE_1_CURRENT_9_S  5
-/* WORLD_CONTROLLER_CORE_1_FROM_ENTRY_9 : R/W ;bitpos:[4:1] ;default: 4'h0 ; */
-/*description: This filed is used to confirm in which entry before enter entry 9.*/
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_9    0x0000000F
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_9_M  ((WORLD_CONTROLLER_CORE_1_FROM_ENTRY_9_V)<<(WORLD_CONTROLLER_CORE_1_FROM_ENTRY_9_S))
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_9_V  0xF
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_9_S  1
-/* WORLD_CONTROLLER_CORE_1_FROM_WORLD_9 : R/W ;bitpos:[0] ;default: 1'b0 ; */
-/*description: This bit is used to confirm world before enter entry 9 .*/
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_9    (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_9_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_9_V  0x1
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_9_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_STATUSTABLE10_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x4A4)
-/* WORLD_CONTROLLER_CORE_1_CURRENT_10 : R/W ;bitpos:[5] ;default: 1'b0 ; */
-/*description: This bit is used to confirm whether the current state is in entry 10 .*/
-#define WORLD_CONTROLLER_CORE_1_CURRENT_10    (BIT(5))
-#define WORLD_CONTROLLER_CORE_1_CURRENT_10_M  (BIT(5))
-#define WORLD_CONTROLLER_CORE_1_CURRENT_10_V  0x1
-#define WORLD_CONTROLLER_CORE_1_CURRENT_10_S  5
-/* WORLD_CONTROLLER_CORE_1_FROM_ENTRY_10 : R/W ;bitpos:[4:1] ;default: 4'h0 ; */
-/*description: This filed is used to confirm in which entry before enter entry 10.*/
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_10    0x0000000F
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_10_M  ((WORLD_CONTROLLER_CORE_1_FROM_ENTRY_10_V)<<(WORLD_CONTROLLER_CORE_1_FROM_ENTRY_10_S))
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_10_V  0xF
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_10_S  1
-/* WORLD_CONTROLLER_CORE_1_FROM_WORLD_10 : R/W ;bitpos:[0] ;default: 1'b0 ; */
-/*description: This bit is used to confirm world before enter entry 10 .*/
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_10    (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_10_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_10_V  0x1
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_10_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_STATUSTABLE11_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x4A8)
-/* WORLD_CONTROLLER_CORE_1_CURRENT_11 : R/W ;bitpos:[5] ;default: 1'b0 ; */
-/*description: This bit is used to confirm whether the current state is in entry 11 .*/
-#define WORLD_CONTROLLER_CORE_1_CURRENT_11    (BIT(5))
-#define WORLD_CONTROLLER_CORE_1_CURRENT_11_M  (BIT(5))
-#define WORLD_CONTROLLER_CORE_1_CURRENT_11_V  0x1
-#define WORLD_CONTROLLER_CORE_1_CURRENT_11_S  5
-/* WORLD_CONTROLLER_CORE_1_FROM_ENTRY_11 : R/W ;bitpos:[4:1] ;default: 4'h0 ; */
-/*description: This filed is used to confirm in which entry before enter entry 11.*/
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_11    0x0000000F
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_11_M  ((WORLD_CONTROLLER_CORE_1_FROM_ENTRY_11_V)<<(WORLD_CONTROLLER_CORE_1_FROM_ENTRY_11_S))
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_11_V  0xF
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_11_S  1
-/* WORLD_CONTROLLER_CORE_1_FROM_WORLD_11 : R/W ;bitpos:[0] ;default: 1'b0 ; */
-/*description: This bit is used to confirm world before enter entry 11 .*/
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_11    (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_11_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_11_V  0x1
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_11_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_STATUSTABLE12_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x4AC)
-/* WORLD_CONTROLLER_CORE_1_CURRENT_12 : R/W ;bitpos:[5] ;default: 1'b0 ; */
-/*description: This bit is used to confirm whether the current state is in entry 12 .*/
-#define WORLD_CONTROLLER_CORE_1_CURRENT_12    (BIT(5))
-#define WORLD_CONTROLLER_CORE_1_CURRENT_12_M  (BIT(5))
-#define WORLD_CONTROLLER_CORE_1_CURRENT_12_V  0x1
-#define WORLD_CONTROLLER_CORE_1_CURRENT_12_S  5
-/* WORLD_CONTROLLER_CORE_1_FROM_ENTRY_12 : R/W ;bitpos:[4:1] ;default: 4'h0 ; */
-/*description: This filed is used to confirm in which entry before enter entry 12.*/
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_12    0x0000000F
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_12_M  ((WORLD_CONTROLLER_CORE_1_FROM_ENTRY_12_V)<<(WORLD_CONTROLLER_CORE_1_FROM_ENTRY_12_S))
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_12_V  0xF
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_12_S  1
-/* WORLD_CONTROLLER_CORE_1_FROM_WORLD_12 : R/W ;bitpos:[0] ;default: 1'b0 ; */
-/*description: This bit is used to confirm world before enter entry 12 .*/
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_12    (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_12_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_12_V  0x1
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_12_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_STATUSTABLE13_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x4B0)
-/* WORLD_CONTROLLER_CORE_1_CURRENT_13 : R/W ;bitpos:[5] ;default: 1'b0 ; */
-/*description: This bit is used to confirm whether the current state is in entry 13 .*/
-#define WORLD_CONTROLLER_CORE_1_CURRENT_13    (BIT(5))
-#define WORLD_CONTROLLER_CORE_1_CURRENT_13_M  (BIT(5))
-#define WORLD_CONTROLLER_CORE_1_CURRENT_13_V  0x1
-#define WORLD_CONTROLLER_CORE_1_CURRENT_13_S  5
-/* WORLD_CONTROLLER_CORE_1_FROM_ENTRY_13 : R/W ;bitpos:[4:1] ;default: 4'h0 ; */
-/*description: This filed is used to confirm in which entry before enter entry 13.*/
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_13    0x0000000F
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_13_M  ((WORLD_CONTROLLER_CORE_1_FROM_ENTRY_13_V)<<(WORLD_CONTROLLER_CORE_1_FROM_ENTRY_13_S))
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_13_V  0xF
-#define WORLD_CONTROLLER_CORE_1_FROM_ENTRY_13_S  1
-/* WORLD_CONTROLLER_CORE_1_FROM_WORLD_13 : R/W ;bitpos:[0] ;default: 1'b0 ; */
-/*description: This bit is used to confirm world before enter entry 13 .*/
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_13    (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_13_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_13_V  0x1
-#define WORLD_CONTROLLER_CORE_1_FROM_WORLD_13_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_STATUSTABLE_CURRENT_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x4FC)
-/* WORLD_CONTROLLER_CORE_1_STATUSTABLE_CURRENT : R/W ;bitpos:[13:1] ;default: 13'b0 ; */
-/*description: This field is used to quickly read and rewrite the current field of all STATUSTA
-BLE registers.For example.*/
-#define WORLD_CONTROLLER_CORE_1_STATUSTABLE_CURRENT    0x00001FFF
-#define WORLD_CONTROLLER_CORE_1_STATUSTABLE_CURRENT_M  ((WORLD_CONTROLLER_CORE_1_STATUSTABLE_CURRENT_V)<<(WORLD_CONTROLLER_CORE_1_STATUSTABLE_CURRENT_S))
-#define WORLD_CONTROLLER_CORE_1_STATUSTABLE_CURRENT_V  0x1FFF
-#define WORLD_CONTROLLER_CORE_1_STATUSTABLE_CURRENT_S  1
-
-#define WORLD_CONTROLLER_WCL_CORE_1_MESSAGE_PHASE_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x508)
-/* WORLD_CONTROLLER_CORE_1_MESSAGE_ADDRESSPHASE : RO ;bitpos:[6] ;default: 1'b0 ; */
-/*description: If this bit is 1.*/
-#define WORLD_CONTROLLER_CORE_1_MESSAGE_ADDRESSPHASE    (BIT(6))
-#define WORLD_CONTROLLER_CORE_1_MESSAGE_ADDRESSPHASE_M  (BIT(6))
-#define WORLD_CONTROLLER_CORE_1_MESSAGE_ADDRESSPHASE_V  0x1
-#define WORLD_CONTROLLER_CORE_1_MESSAGE_ADDRESSPHASE_S  6
-/* WORLD_CONTROLLER_CORE_1_MESSAGE_DATAPHASE : RO ;bitpos:[5] ;default: 1'b0 ; */
-/*description: If this bit is 1.*/
-#define WORLD_CONTROLLER_CORE_1_MESSAGE_DATAPHASE    (BIT(5))
-#define WORLD_CONTROLLER_CORE_1_MESSAGE_DATAPHASE_M  (BIT(5))
-#define WORLD_CONTROLLER_CORE_1_MESSAGE_DATAPHASE_V  0x1
-#define WORLD_CONTROLLER_CORE_1_MESSAGE_DATAPHASE_S  5
-/* WORLD_CONTROLLER_CORE_1_MESSAGE_EXPECT : RO ;bitpos:[4:1] ;default: 4'b0 ; */
-/*description: This field indicates the data to be written next time.*/
-#define WORLD_CONTROLLER_CORE_1_MESSAGE_EXPECT    0x0000000F
-#define WORLD_CONTROLLER_CORE_1_MESSAGE_EXPECT_M  ((WORLD_CONTROLLER_CORE_1_MESSAGE_EXPECT_V)<<(WORLD_CONTROLLER_CORE_1_MESSAGE_EXPECT_S))
-#define WORLD_CONTROLLER_CORE_1_MESSAGE_EXPECT_V  0xF
-#define WORLD_CONTROLLER_CORE_1_MESSAGE_EXPECT_S  1
-/* WORLD_CONTROLLER_CORE_1_MESSAGE_MATCH : RO ;bitpos:[0] ;default: 1'b0 ; */
-/*description: This bit indicates whether the check is successful.*/
-#define WORLD_CONTROLLER_CORE_1_MESSAGE_MATCH    (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_MESSAGE_MATCH_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_MESSAGE_MATCH_V  0x1
-#define WORLD_CONTROLLER_CORE_1_MESSAGE_MATCH_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_WORLD_TRIGGER_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x540)
-/* WORLD_CONTROLLER_CORE_1_WORLD_TRIGGER_ADDR : RW ;bitpos:[31:0] ;default: 32'b0 ; */
-/*description: This field is used to configure the entry address from WORLD0 to WORLD1.*/
-#define WORLD_CONTROLLER_CORE_1_WORLD_TRIGGER_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_WORLD_TRIGGER_ADDR_M  ((WORLD_CONTROLLER_CORE_1_WORLD_TRIGGER_ADDR_V)<<(WORLD_CONTROLLER_CORE_1_WORLD_TRIGGER_ADDR_S))
-#define WORLD_CONTROLLER_CORE_1_WORLD_TRIGGER_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_WORLD_TRIGGER_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_WORLD_PREPARE_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x544)
-/* WORLD_CONTROLLER_CORE_1_WORLD_PREPARE : R/W ;bitpos:[1:0] ;default: 2'h0 ; */
-/*description: This field to used to set world to enter.*/
-#define WORLD_CONTROLLER_CORE_1_WORLD_PREPARE    0x00000003
-#define WORLD_CONTROLLER_CORE_1_WORLD_PREPARE_M  ((WORLD_CONTROLLER_CORE_1_WORLD_PREPARE_V)<<(WORLD_CONTROLLER_CORE_1_WORLD_PREPARE_S))
-#define WORLD_CONTROLLER_CORE_1_WORLD_PREPARE_V  0x3
-#define WORLD_CONTROLLER_CORE_1_WORLD_PREPARE_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_WORLD_UPDATE_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x548)
-/* WORLD_CONTROLLER_CORE_1_UPDATE : WO ;bitpos:[31:0] ;default: 32'b0 ; */
-/*description: This field is used to update configuration completed.*/
-#define WORLD_CONTROLLER_CORE_1_UPDATE    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_UPDATE_M  ((WORLD_CONTROLLER_CORE_1_UPDATE_V)<<(WORLD_CONTROLLER_CORE_1_UPDATE_S))
-#define WORLD_CONTROLLER_CORE_1_UPDATE_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_UPDATE_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_WORLD_CANCEL_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x54C)
-/* WORLD_CONTROLLER_CORE_1_WORLD_CANCEL : WO ;bitpos:[31:0] ;default: 32'b0 ; */
-/*description: This field is used to cancel switch world configuration.*/
-#define WORLD_CONTROLLER_CORE_1_WORLD_CANCEL    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_WORLD_CANCEL_M  ((WORLD_CONTROLLER_CORE_1_WORLD_CANCEL_V)<<(WORLD_CONTROLLER_CORE_1_WORLD_CANCEL_S))
-#define WORLD_CONTROLLER_CORE_1_WORLD_CANCEL_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_WORLD_CANCEL_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_WORLD_IRAM0_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x550)
-/* WORLD_CONTROLLER_CORE_1_WORLD_IRAM0 : R/W ;bitpos:[1:0] ;default: 2'h0 ; */
-/*description: this field is used to read current world of Iram0 bus.*/
-#define WORLD_CONTROLLER_CORE_1_WORLD_IRAM0    0x00000003
-#define WORLD_CONTROLLER_CORE_1_WORLD_IRAM0_M  ((WORLD_CONTROLLER_CORE_1_WORLD_IRAM0_V)<<(WORLD_CONTROLLER_CORE_1_WORLD_IRAM0_S))
-#define WORLD_CONTROLLER_CORE_1_WORLD_IRAM0_V  0x3
-#define WORLD_CONTROLLER_CORE_1_WORLD_IRAM0_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_WORLD_DRAM0_PIF_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x554)
-/* WORLD_CONTROLLER_CORE_1_WORLD_DRAM0_PIF : R/W ;bitpos:[1:0] ;default: 2'h0 ; */
-/*description: this field is used to read current world of Dram0 bus and PIF bus.*/
-#define WORLD_CONTROLLER_CORE_1_WORLD_DRAM0_PIF    0x00000003
-#define WORLD_CONTROLLER_CORE_1_WORLD_DRAM0_PIF_M  ((WORLD_CONTROLLER_CORE_1_WORLD_DRAM0_PIF_V)<<(WORLD_CONTROLLER_CORE_1_WORLD_DRAM0_PIF_S))
-#define WORLD_CONTROLLER_CORE_1_WORLD_DRAM0_PIF_V  0x3
-#define WORLD_CONTROLLER_CORE_1_WORLD_DRAM0_PIF_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_WORLD_PHASE_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x558)
-/* WORLD_CONTROLLER_CORE_1_WORLD_PHASE : RO ;bitpos:[0] ;default: 1'b0 ; */
-/*description: This bit indicates whether is preparing to switch to WORLD1.*/
-#define WORLD_CONTROLLER_CORE_1_WORLD_PHASE    (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_WORLD_PHASE_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_WORLD_PHASE_V  0x1
-#define WORLD_CONTROLLER_CORE_1_WORLD_PHASE_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_NMI_MASK_ENABLE_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x580)
-/* WORLD_CONTROLLER_CORE_1_NMI_MASK_ENABLE : WO ;bitpos:[31:0] ;default: 32'b0 ; */
-/*description: this field is used to set NMI mask.*/
-#define WORLD_CONTROLLER_CORE_1_NMI_MASK_ENABLE    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_NMI_MASK_ENABLE_M  ((WORLD_CONTROLLER_CORE_1_NMI_MASK_ENABLE_V)<<(WORLD_CONTROLLER_CORE_1_NMI_MASK_ENABLE_S))
-#define WORLD_CONTROLLER_CORE_1_NMI_MASK_ENABLE_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_NMI_MASK_ENABLE_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_NMI_MASK_TRIGGER_ADDR_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x584)
-/* WORLD_CONTROLLER_CORE_1_NMI_MASK_TRIGGER_ADDR : R/W ;bitpos:[31:0] ;default: 32'b0 ; */
-/*description: this field to used to set trigger address.*/
-#define WORLD_CONTROLLER_CORE_1_NMI_MASK_TRIGGER_ADDR    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_NMI_MASK_TRIGGER_ADDR_M  ((WORLD_CONTROLLER_CORE_1_NMI_MASK_TRIGGER_ADDR_V)<<(WORLD_CONTROLLER_CORE_1_NMI_MASK_TRIGGER_ADDR_S))
-#define WORLD_CONTROLLER_CORE_1_NMI_MASK_TRIGGER_ADDR_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_NMI_MASK_TRIGGER_ADDR_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_NMI_MASK_DISABLE_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x588)
-/* WORLD_CONTROLLER_CORE_1_NMI_MASK_DISABLE : WO ;bitpos:[31:0] ;default: 32'b0 ; */
-/*description: this field is used to disable NMI mask.*/
-#define WORLD_CONTROLLER_CORE_1_NMI_MASK_DISABLE    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_NMI_MASK_DISABLE_M  ((WORLD_CONTROLLER_CORE_1_NMI_MASK_DISABLE_V)<<(WORLD_CONTROLLER_CORE_1_NMI_MASK_DISABLE_S))
-#define WORLD_CONTROLLER_CORE_1_NMI_MASK_DISABLE_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_NMI_MASK_DISABLE_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_NMI_MASK_CANCLE_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x58C)
-/* WORLD_CONTROLLER_CORE_1_NMI_MASK_CANCEL : WO ;bitpos:[31:0] ;default: 32'b0 ; */
-/*description: this field is used to cancel NMI mask disable function..*/
-#define WORLD_CONTROLLER_CORE_1_NMI_MASK_CANCEL    0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_NMI_MASK_CANCEL_M  ((WORLD_CONTROLLER_CORE_1_NMI_MASK_CANCEL_V)<<(WORLD_CONTROLLER_CORE_1_NMI_MASK_CANCEL_S))
-#define WORLD_CONTROLLER_CORE_1_NMI_MASK_CANCEL_V  0xFFFFFFFF
-#define WORLD_CONTROLLER_CORE_1_NMI_MASK_CANCEL_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_NMI_MASK_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x590)
-/* WORLD_CONTROLLER_CORE_1_NMI_MASK : R/W ;bitpos:[0] ;default: 1'b0 ; */
-/*description: this bit is used to mask NMI interrupt.*/
-#define WORLD_CONTROLLER_CORE_1_NMI_MASK    (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_NMI_MASK_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_NMI_MASK_V  0x1
-#define WORLD_CONTROLLER_CORE_1_NMI_MASK_S  0
-
-#define WORLD_CONTROLLER_WCL_CORE_1_NMI_MASK_PHASE_REG          (DR_REG_WORLD_CONTROLLER_BASE + 0x594)
-/* WORLD_CONTROLLER_CORE_1_NMI_MASK_PHASE : RO ;bitpos:[0] ;default: 1'b0 ; */
-/*description: this bit is used to indicates whether the NMI interrupt is being masked.*/
-#define WORLD_CONTROLLER_CORE_1_NMI_MASK_PHASE    (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_NMI_MASK_PHASE_M  (BIT(0))
-#define WORLD_CONTROLLER_CORE_1_NMI_MASK_PHASE_V  0x1
-#define WORLD_CONTROLLER_CORE_1_NMI_MASK_PHASE_S  0
-
+/** WCL_Core_0_ENTRY_1_ADDR_REG register
+ *  Core_0 Entry 1 address configuration Register
+ */
+#define WCL_CORE_0_ENTRY_1_ADDR_REG (DR_REG_WCL_BASE + 0x0)
+/** WCL_CORE_0_ENTRY_1_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  Core_0 Entry 1 address from WORLD1 to WORLD0
+ */
+#define WCL_CORE_0_ENTRY_1_ADDR    0xFFFFFFFFU
+#define WCL_CORE_0_ENTRY_1_ADDR_M  (WCL_CORE_0_ENTRY_1_ADDR_V << WCL_CORE_0_ENTRY_1_ADDR_S)
+#define WCL_CORE_0_ENTRY_1_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_0_ENTRY_1_ADDR_S  0
+
+/** WCL_Core_0_ENTRY_2_ADDR_REG register
+ *  Core_0 Entry 2 address configuration Register
+ */
+#define WCL_CORE_0_ENTRY_2_ADDR_REG (DR_REG_WCL_BASE + 0x4)
+/** WCL_CORE_0_ENTRY_2_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  Core_0 Entry 2 address from WORLD1 to WORLD0
+ */
+#define WCL_CORE_0_ENTRY_2_ADDR    0xFFFFFFFFU
+#define WCL_CORE_0_ENTRY_2_ADDR_M  (WCL_CORE_0_ENTRY_2_ADDR_V << WCL_CORE_0_ENTRY_2_ADDR_S)
+#define WCL_CORE_0_ENTRY_2_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_0_ENTRY_2_ADDR_S  0
+
+/** WCL_Core_0_ENTRY_3_ADDR_REG register
+ *  Core_0 Entry 3 address configuration Register
+ */
+#define WCL_CORE_0_ENTRY_3_ADDR_REG (DR_REG_WCL_BASE + 0x8)
+/** WCL_CORE_0_ENTRY_3_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  Core_0 Entry 3 address from WORLD1 to WORLD0
+ */
+#define WCL_CORE_0_ENTRY_3_ADDR    0xFFFFFFFFU
+#define WCL_CORE_0_ENTRY_3_ADDR_M  (WCL_CORE_0_ENTRY_3_ADDR_V << WCL_CORE_0_ENTRY_3_ADDR_S)
+#define WCL_CORE_0_ENTRY_3_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_0_ENTRY_3_ADDR_S  0
+
+/** WCL_Core_0_ENTRY_4_ADDR_REG register
+ *  Core_0 Entry 4 address configuration Register
+ */
+#define WCL_CORE_0_ENTRY_4_ADDR_REG (DR_REG_WCL_BASE + 0xc)
+/** WCL_CORE_0_ENTRY_4_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  Core_0 Entry 4 address from WORLD1 to WORLD0
+ */
+#define WCL_CORE_0_ENTRY_4_ADDR    0xFFFFFFFFU
+#define WCL_CORE_0_ENTRY_4_ADDR_M  (WCL_CORE_0_ENTRY_4_ADDR_V << WCL_CORE_0_ENTRY_4_ADDR_S)
+#define WCL_CORE_0_ENTRY_4_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_0_ENTRY_4_ADDR_S  0
+
+/** WCL_Core_0_ENTRY_5_ADDR_REG register
+ *  Core_0 Entry 5 address configuration Register
+ */
+#define WCL_CORE_0_ENTRY_5_ADDR_REG (DR_REG_WCL_BASE + 0x10)
+/** WCL_CORE_0_ENTRY_5_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  Core_0 Entry 5 address from WORLD1 to WORLD0
+ */
+#define WCL_CORE_0_ENTRY_5_ADDR    0xFFFFFFFFU
+#define WCL_CORE_0_ENTRY_5_ADDR_M  (WCL_CORE_0_ENTRY_5_ADDR_V << WCL_CORE_0_ENTRY_5_ADDR_S)
+#define WCL_CORE_0_ENTRY_5_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_0_ENTRY_5_ADDR_S  0
+
+/** WCL_Core_0_ENTRY_6_ADDR_REG register
+ *  Core_0 Entry 6 address configuration Register
+ */
+#define WCL_CORE_0_ENTRY_6_ADDR_REG (DR_REG_WCL_BASE + 0x14)
+/** WCL_CORE_0_ENTRY_6_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  Core_0 Entry 6 address from WORLD1 to WORLD0
+ */
+#define WCL_CORE_0_ENTRY_6_ADDR    0xFFFFFFFFU
+#define WCL_CORE_0_ENTRY_6_ADDR_M  (WCL_CORE_0_ENTRY_6_ADDR_V << WCL_CORE_0_ENTRY_6_ADDR_S)
+#define WCL_CORE_0_ENTRY_6_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_0_ENTRY_6_ADDR_S  0
+
+/** WCL_Core_0_ENTRY_7_ADDR_REG register
+ *  Core_0 Entry 7 address configuration Register
+ */
+#define WCL_CORE_0_ENTRY_7_ADDR_REG (DR_REG_WCL_BASE + 0x18)
+/** WCL_CORE_0_ENTRY_7_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  Core_0 Entry 7 address from WORLD1 to WORLD0
+ */
+#define WCL_CORE_0_ENTRY_7_ADDR    0xFFFFFFFFU
+#define WCL_CORE_0_ENTRY_7_ADDR_M  (WCL_CORE_0_ENTRY_7_ADDR_V << WCL_CORE_0_ENTRY_7_ADDR_S)
+#define WCL_CORE_0_ENTRY_7_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_0_ENTRY_7_ADDR_S  0
+
+/** WCL_Core_0_ENTRY_8_ADDR_REG register
+ *  Core_0 Entry 8 address configuration Register
+ */
+#define WCL_CORE_0_ENTRY_8_ADDR_REG (DR_REG_WCL_BASE + 0x1c)
+/** WCL_CORE_0_ENTRY_8_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  Core_0 Entry 8 address from WORLD1 to WORLD0
+ */
+#define WCL_CORE_0_ENTRY_8_ADDR    0xFFFFFFFFU
+#define WCL_CORE_0_ENTRY_8_ADDR_M  (WCL_CORE_0_ENTRY_8_ADDR_V << WCL_CORE_0_ENTRY_8_ADDR_S)
+#define WCL_CORE_0_ENTRY_8_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_0_ENTRY_8_ADDR_S  0
+
+/** WCL_Core_0_ENTRY_9_ADDR_REG register
+ *  Core_0 Entry 9 address configuration Register
+ */
+#define WCL_CORE_0_ENTRY_9_ADDR_REG (DR_REG_WCL_BASE + 0x20)
+/** WCL_CORE_0_ENTRY_9_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  Core_0 Entry 9 address from WORLD1 to WORLD0
+ */
+#define WCL_CORE_0_ENTRY_9_ADDR    0xFFFFFFFFU
+#define WCL_CORE_0_ENTRY_9_ADDR_M  (WCL_CORE_0_ENTRY_9_ADDR_V << WCL_CORE_0_ENTRY_9_ADDR_S)
+#define WCL_CORE_0_ENTRY_9_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_0_ENTRY_9_ADDR_S  0
+
+/** WCL_Core_0_ENTRY_10_ADDR_REG register
+ *  Core_0 Entry 10 address configuration Register
+ */
+#define WCL_CORE_0_ENTRY_10_ADDR_REG (DR_REG_WCL_BASE + 0x24)
+/** WCL_CORE_0_ENTRY_10_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  Core_0 Entry 10 address from WORLD1 to WORLD0
+ */
+#define WCL_CORE_0_ENTRY_10_ADDR    0xFFFFFFFFU
+#define WCL_CORE_0_ENTRY_10_ADDR_M  (WCL_CORE_0_ENTRY_10_ADDR_V << WCL_CORE_0_ENTRY_10_ADDR_S)
+#define WCL_CORE_0_ENTRY_10_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_0_ENTRY_10_ADDR_S  0
+
+/** WCL_Core_0_ENTRY_11_ADDR_REG register
+ *  Core_0 Entry 11 address configuration Register
+ */
+#define WCL_CORE_0_ENTRY_11_ADDR_REG (DR_REG_WCL_BASE + 0x28)
+/** WCL_CORE_0_ENTRY_11_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  Core_0 Entry 11 address from WORLD1 to WORLD0
+ */
+#define WCL_CORE_0_ENTRY_11_ADDR    0xFFFFFFFFU
+#define WCL_CORE_0_ENTRY_11_ADDR_M  (WCL_CORE_0_ENTRY_11_ADDR_V << WCL_CORE_0_ENTRY_11_ADDR_S)
+#define WCL_CORE_0_ENTRY_11_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_0_ENTRY_11_ADDR_S  0
+
+/** WCL_Core_0_ENTRY_12_ADDR_REG register
+ *  Core_0 Entry 12 address configuration Register
+ */
+#define WCL_CORE_0_ENTRY_12_ADDR_REG (DR_REG_WCL_BASE + 0x2c)
+/** WCL_CORE_0_ENTRY_12_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  Core_0 Entry 12 address from WORLD1 to WORLD0
+ */
+#define WCL_CORE_0_ENTRY_12_ADDR    0xFFFFFFFFU
+#define WCL_CORE_0_ENTRY_12_ADDR_M  (WCL_CORE_0_ENTRY_12_ADDR_V << WCL_CORE_0_ENTRY_12_ADDR_S)
+#define WCL_CORE_0_ENTRY_12_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_0_ENTRY_12_ADDR_S  0
+
+/** WCL_Core_0_ENTRY_13_ADDR_REG register
+ *  Core_0 Entry 13 address configuration Register
+ */
+#define WCL_CORE_0_ENTRY_13_ADDR_REG (DR_REG_WCL_BASE + 0x30)
+/** WCL_CORE_0_ENTRY_13_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  Core_0 Entry 13 address from WORLD1 to WORLD0
+ */
+#define WCL_CORE_0_ENTRY_13_ADDR    0xFFFFFFFFU
+#define WCL_CORE_0_ENTRY_13_ADDR_M  (WCL_CORE_0_ENTRY_13_ADDR_V << WCL_CORE_0_ENTRY_13_ADDR_S)
+#define WCL_CORE_0_ENTRY_13_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_0_ENTRY_13_ADDR_S  0
+
+/** WCL_Core_0_ENTRY_CHECK_REG register
+ *  Core_0 Entry check configuration Register
+ */
+#define WCL_CORE_0_ENTRY_CHECK_REG (DR_REG_WCL_BASE + 0x7c)
+/** WCL_CORE_0_ENTRY_CHECK : R/W; bitpos: [13:1]; default: 1;
+ *  This filed is used to enable entry address check
+ */
+#define WCL_CORE_0_ENTRY_CHECK    0x00001FFFU
+#define WCL_CORE_0_ENTRY_CHECK_M  (WCL_CORE_0_ENTRY_CHECK_V << WCL_CORE_0_ENTRY_CHECK_S)
+#define WCL_CORE_0_ENTRY_CHECK_V  0x00001FFFU
+#define WCL_CORE_0_ENTRY_CHECK_S  1
+
+/** WCL_Core_0_STATUSTABLE1_REG register
+ *  Status register of world switch of entry 1
+ */
+#define WCL_CORE_0_STATUSTABLE1_REG (DR_REG_WCL_BASE + 0x80)
+/** WCL_CORE_0_FROM_WORLD_1 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to confirm world before enter entry 1
+ */
+#define WCL_CORE_0_FROM_WORLD_1    (BIT(0))
+#define WCL_CORE_0_FROM_WORLD_1_M  (WCL_CORE_0_FROM_WORLD_1_V << WCL_CORE_0_FROM_WORLD_1_S)
+#define WCL_CORE_0_FROM_WORLD_1_V  0x00000001U
+#define WCL_CORE_0_FROM_WORLD_1_S  0
+/** WCL_CORE_0_FROM_ENTRY_1 : R/W; bitpos: [4:1]; default: 0;
+ *  This filed is used to confirm in which entry before enter entry 1
+ */
+#define WCL_CORE_0_FROM_ENTRY_1    0x0000000FU
+#define WCL_CORE_0_FROM_ENTRY_1_M  (WCL_CORE_0_FROM_ENTRY_1_V << WCL_CORE_0_FROM_ENTRY_1_S)
+#define WCL_CORE_0_FROM_ENTRY_1_V  0x0000000FU
+#define WCL_CORE_0_FROM_ENTRY_1_S  1
+/** WCL_CORE_0_CURRENT_1 : R/W; bitpos: [5]; default: 0;
+ *  This bit is used to confirm whether the current state is in entry 1
+ */
+#define WCL_CORE_0_CURRENT_1    (BIT(5))
+#define WCL_CORE_0_CURRENT_1_M  (WCL_CORE_0_CURRENT_1_V << WCL_CORE_0_CURRENT_1_S)
+#define WCL_CORE_0_CURRENT_1_V  0x00000001U
+#define WCL_CORE_0_CURRENT_1_S  5
+
+/** WCL_Core_0_STATUSTABLE2_REG register
+ *  Status register of world switch of entry 2
+ */
+#define WCL_CORE_0_STATUSTABLE2_REG (DR_REG_WCL_BASE + 0x84)
+/** WCL_CORE_0_FROM_WORLD_2 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to confirm world before enter entry 2
+ */
+#define WCL_CORE_0_FROM_WORLD_2    (BIT(0))
+#define WCL_CORE_0_FROM_WORLD_2_M  (WCL_CORE_0_FROM_WORLD_2_V << WCL_CORE_0_FROM_WORLD_2_S)
+#define WCL_CORE_0_FROM_WORLD_2_V  0x00000001U
+#define WCL_CORE_0_FROM_WORLD_2_S  0
+/** WCL_CORE_0_FROM_ENTRY_2 : R/W; bitpos: [4:1]; default: 0;
+ *  This filed is used to confirm in which entry before enter entry 2
+ */
+#define WCL_CORE_0_FROM_ENTRY_2    0x0000000FU
+#define WCL_CORE_0_FROM_ENTRY_2_M  (WCL_CORE_0_FROM_ENTRY_2_V << WCL_CORE_0_FROM_ENTRY_2_S)
+#define WCL_CORE_0_FROM_ENTRY_2_V  0x0000000FU
+#define WCL_CORE_0_FROM_ENTRY_2_S  1
+/** WCL_CORE_0_CURRENT_2 : R/W; bitpos: [5]; default: 0;
+ *  This bit is used to confirm whether the current state is in entry 2
+ */
+#define WCL_CORE_0_CURRENT_2    (BIT(5))
+#define WCL_CORE_0_CURRENT_2_M  (WCL_CORE_0_CURRENT_2_V << WCL_CORE_0_CURRENT_2_S)
+#define WCL_CORE_0_CURRENT_2_V  0x00000001U
+#define WCL_CORE_0_CURRENT_2_S  5
+
+/** WCL_Core_0_STATUSTABLE3_REG register
+ *  Status register of world switch of entry 3
+ */
+#define WCL_CORE_0_STATUSTABLE3_REG (DR_REG_WCL_BASE + 0x88)
+/** WCL_CORE_0_FROM_WORLD_3 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to confirm world before enter entry 3
+ */
+#define WCL_CORE_0_FROM_WORLD_3    (BIT(0))
+#define WCL_CORE_0_FROM_WORLD_3_M  (WCL_CORE_0_FROM_WORLD_3_V << WCL_CORE_0_FROM_WORLD_3_S)
+#define WCL_CORE_0_FROM_WORLD_3_V  0x00000001U
+#define WCL_CORE_0_FROM_WORLD_3_S  0
+/** WCL_CORE_0_FROM_ENTRY_3 : R/W; bitpos: [4:1]; default: 0;
+ *  This filed is used to confirm in which entry before enter entry 3
+ */
+#define WCL_CORE_0_FROM_ENTRY_3    0x0000000FU
+#define WCL_CORE_0_FROM_ENTRY_3_M  (WCL_CORE_0_FROM_ENTRY_3_V << WCL_CORE_0_FROM_ENTRY_3_S)
+#define WCL_CORE_0_FROM_ENTRY_3_V  0x0000000FU
+#define WCL_CORE_0_FROM_ENTRY_3_S  1
+/** WCL_CORE_0_CURRENT_3 : R/W; bitpos: [5]; default: 0;
+ *  This bit is used to confirm whether the current state is in entry 3
+ */
+#define WCL_CORE_0_CURRENT_3    (BIT(5))
+#define WCL_CORE_0_CURRENT_3_M  (WCL_CORE_0_CURRENT_3_V << WCL_CORE_0_CURRENT_3_S)
+#define WCL_CORE_0_CURRENT_3_V  0x00000001U
+#define WCL_CORE_0_CURRENT_3_S  5
+
+/** WCL_Core_0_STATUSTABLE4_REG register
+ *  Status register of world switch of entry 4
+ */
+#define WCL_CORE_0_STATUSTABLE4_REG (DR_REG_WCL_BASE + 0x8c)
+/** WCL_CORE_0_FROM_WORLD_4 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to confirm world before enter entry 4
+ */
+#define WCL_CORE_0_FROM_WORLD_4    (BIT(0))
+#define WCL_CORE_0_FROM_WORLD_4_M  (WCL_CORE_0_FROM_WORLD_4_V << WCL_CORE_0_FROM_WORLD_4_S)
+#define WCL_CORE_0_FROM_WORLD_4_V  0x00000001U
+#define WCL_CORE_0_FROM_WORLD_4_S  0
+/** WCL_CORE_0_FROM_ENTRY_4 : R/W; bitpos: [4:1]; default: 0;
+ *  This filed is used to confirm in which entry before enter entry 4
+ */
+#define WCL_CORE_0_FROM_ENTRY_4    0x0000000FU
+#define WCL_CORE_0_FROM_ENTRY_4_M  (WCL_CORE_0_FROM_ENTRY_4_V << WCL_CORE_0_FROM_ENTRY_4_S)
+#define WCL_CORE_0_FROM_ENTRY_4_V  0x0000000FU
+#define WCL_CORE_0_FROM_ENTRY_4_S  1
+/** WCL_CORE_0_CURRENT_4 : R/W; bitpos: [5]; default: 0;
+ *  This bit is used to confirm whether the current state is in entry 4
+ */
+#define WCL_CORE_0_CURRENT_4    (BIT(5))
+#define WCL_CORE_0_CURRENT_4_M  (WCL_CORE_0_CURRENT_4_V << WCL_CORE_0_CURRENT_4_S)
+#define WCL_CORE_0_CURRENT_4_V  0x00000001U
+#define WCL_CORE_0_CURRENT_4_S  5
+
+/** WCL_Core_0_STATUSTABLE5_REG register
+ *  Status register of world switch of entry 5
+ */
+#define WCL_CORE_0_STATUSTABLE5_REG (DR_REG_WCL_BASE + 0x90)
+/** WCL_CORE_0_FROM_WORLD_5 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to confirm world before enter entry 5
+ */
+#define WCL_CORE_0_FROM_WORLD_5    (BIT(0))
+#define WCL_CORE_0_FROM_WORLD_5_M  (WCL_CORE_0_FROM_WORLD_5_V << WCL_CORE_0_FROM_WORLD_5_S)
+#define WCL_CORE_0_FROM_WORLD_5_V  0x00000001U
+#define WCL_CORE_0_FROM_WORLD_5_S  0
+/** WCL_CORE_0_FROM_ENTRY_5 : R/W; bitpos: [4:1]; default: 0;
+ *  This filed is used to confirm in which entry before enter entry 5
+ */
+#define WCL_CORE_0_FROM_ENTRY_5    0x0000000FU
+#define WCL_CORE_0_FROM_ENTRY_5_M  (WCL_CORE_0_FROM_ENTRY_5_V << WCL_CORE_0_FROM_ENTRY_5_S)
+#define WCL_CORE_0_FROM_ENTRY_5_V  0x0000000FU
+#define WCL_CORE_0_FROM_ENTRY_5_S  1
+/** WCL_CORE_0_CURRENT_5 : R/W; bitpos: [5]; default: 0;
+ *  This bit is used to confirm whether the current state is in entry 5
+ */
+#define WCL_CORE_0_CURRENT_5    (BIT(5))
+#define WCL_CORE_0_CURRENT_5_M  (WCL_CORE_0_CURRENT_5_V << WCL_CORE_0_CURRENT_5_S)
+#define WCL_CORE_0_CURRENT_5_V  0x00000001U
+#define WCL_CORE_0_CURRENT_5_S  5
+
+/** WCL_Core_0_STATUSTABLE6_REG register
+ *  Status register of world switch of entry 6
+ */
+#define WCL_CORE_0_STATUSTABLE6_REG (DR_REG_WCL_BASE + 0x94)
+/** WCL_CORE_0_FROM_WORLD_6 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to confirm world before enter entry 6
+ */
+#define WCL_CORE_0_FROM_WORLD_6    (BIT(0))
+#define WCL_CORE_0_FROM_WORLD_6_M  (WCL_CORE_0_FROM_WORLD_6_V << WCL_CORE_0_FROM_WORLD_6_S)
+#define WCL_CORE_0_FROM_WORLD_6_V  0x00000001U
+#define WCL_CORE_0_FROM_WORLD_6_S  0
+/** WCL_CORE_0_FROM_ENTRY_6 : R/W; bitpos: [4:1]; default: 0;
+ *  This filed is used to confirm in which entry before enter entry 6
+ */
+#define WCL_CORE_0_FROM_ENTRY_6    0x0000000FU
+#define WCL_CORE_0_FROM_ENTRY_6_M  (WCL_CORE_0_FROM_ENTRY_6_V << WCL_CORE_0_FROM_ENTRY_6_S)
+#define WCL_CORE_0_FROM_ENTRY_6_V  0x0000000FU
+#define WCL_CORE_0_FROM_ENTRY_6_S  1
+/** WCL_CORE_0_CURRENT_6 : R/W; bitpos: [5]; default: 0;
+ *  This bit is used to confirm whether the current state is in entry 6
+ */
+#define WCL_CORE_0_CURRENT_6    (BIT(5))
+#define WCL_CORE_0_CURRENT_6_M  (WCL_CORE_0_CURRENT_6_V << WCL_CORE_0_CURRENT_6_S)
+#define WCL_CORE_0_CURRENT_6_V  0x00000001U
+#define WCL_CORE_0_CURRENT_6_S  5
+
+/** WCL_Core_0_STATUSTABLE7_REG register
+ *  Status register of world switch of entry 7
+ */
+#define WCL_CORE_0_STATUSTABLE7_REG (DR_REG_WCL_BASE + 0x98)
+/** WCL_CORE_0_FROM_WORLD_7 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to confirm world before enter entry 7
+ */
+#define WCL_CORE_0_FROM_WORLD_7    (BIT(0))
+#define WCL_CORE_0_FROM_WORLD_7_M  (WCL_CORE_0_FROM_WORLD_7_V << WCL_CORE_0_FROM_WORLD_7_S)
+#define WCL_CORE_0_FROM_WORLD_7_V  0x00000001U
+#define WCL_CORE_0_FROM_WORLD_7_S  0
+/** WCL_CORE_0_FROM_ENTRY_7 : R/W; bitpos: [4:1]; default: 0;
+ *  This filed is used to confirm in which entry before enter entry 7
+ */
+#define WCL_CORE_0_FROM_ENTRY_7    0x0000000FU
+#define WCL_CORE_0_FROM_ENTRY_7_M  (WCL_CORE_0_FROM_ENTRY_7_V << WCL_CORE_0_FROM_ENTRY_7_S)
+#define WCL_CORE_0_FROM_ENTRY_7_V  0x0000000FU
+#define WCL_CORE_0_FROM_ENTRY_7_S  1
+/** WCL_CORE_0_CURRENT_7 : R/W; bitpos: [5]; default: 0;
+ *  This bit is used to confirm whether the current state is in entry 7
+ */
+#define WCL_CORE_0_CURRENT_7    (BIT(5))
+#define WCL_CORE_0_CURRENT_7_M  (WCL_CORE_0_CURRENT_7_V << WCL_CORE_0_CURRENT_7_S)
+#define WCL_CORE_0_CURRENT_7_V  0x00000001U
+#define WCL_CORE_0_CURRENT_7_S  5
+
+/** WCL_Core_0_STATUSTABLE8_REG register
+ *  Status register of world switch of entry 8
+ */
+#define WCL_CORE_0_STATUSTABLE8_REG (DR_REG_WCL_BASE + 0x9c)
+/** WCL_CORE_0_FROM_WORLD_8 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to confirm world before enter entry 8
+ */
+#define WCL_CORE_0_FROM_WORLD_8    (BIT(0))
+#define WCL_CORE_0_FROM_WORLD_8_M  (WCL_CORE_0_FROM_WORLD_8_V << WCL_CORE_0_FROM_WORLD_8_S)
+#define WCL_CORE_0_FROM_WORLD_8_V  0x00000001U
+#define WCL_CORE_0_FROM_WORLD_8_S  0
+/** WCL_CORE_0_FROM_ENTRY_8 : R/W; bitpos: [4:1]; default: 0;
+ *  This filed is used to confirm in which entry before enter entry 8
+ */
+#define WCL_CORE_0_FROM_ENTRY_8    0x0000000FU
+#define WCL_CORE_0_FROM_ENTRY_8_M  (WCL_CORE_0_FROM_ENTRY_8_V << WCL_CORE_0_FROM_ENTRY_8_S)
+#define WCL_CORE_0_FROM_ENTRY_8_V  0x0000000FU
+#define WCL_CORE_0_FROM_ENTRY_8_S  1
+/** WCL_CORE_0_CURRENT_8 : R/W; bitpos: [5]; default: 0;
+ *  This bit is used to confirm whether the current state is in entry 8
+ */
+#define WCL_CORE_0_CURRENT_8    (BIT(5))
+#define WCL_CORE_0_CURRENT_8_M  (WCL_CORE_0_CURRENT_8_V << WCL_CORE_0_CURRENT_8_S)
+#define WCL_CORE_0_CURRENT_8_V  0x00000001U
+#define WCL_CORE_0_CURRENT_8_S  5
+
+/** WCL_Core_0_STATUSTABLE9_REG register
+ *  Status register of world switch of entry 9
+ */
+#define WCL_CORE_0_STATUSTABLE9_REG (DR_REG_WCL_BASE + 0xa0)
+/** WCL_CORE_0_FROM_WORLD_9 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to confirm world before enter entry 9
+ */
+#define WCL_CORE_0_FROM_WORLD_9    (BIT(0))
+#define WCL_CORE_0_FROM_WORLD_9_M  (WCL_CORE_0_FROM_WORLD_9_V << WCL_CORE_0_FROM_WORLD_9_S)
+#define WCL_CORE_0_FROM_WORLD_9_V  0x00000001U
+#define WCL_CORE_0_FROM_WORLD_9_S  0
+/** WCL_CORE_0_FROM_ENTRY_9 : R/W; bitpos: [4:1]; default: 0;
+ *  This filed is used to confirm in which entry before enter entry 9
+ */
+#define WCL_CORE_0_FROM_ENTRY_9    0x0000000FU
+#define WCL_CORE_0_FROM_ENTRY_9_M  (WCL_CORE_0_FROM_ENTRY_9_V << WCL_CORE_0_FROM_ENTRY_9_S)
+#define WCL_CORE_0_FROM_ENTRY_9_V  0x0000000FU
+#define WCL_CORE_0_FROM_ENTRY_9_S  1
+/** WCL_CORE_0_CURRENT_9 : R/W; bitpos: [5]; default: 0;
+ *  This bit is used to confirm whether the current state is in entry 9
+ */
+#define WCL_CORE_0_CURRENT_9    (BIT(5))
+#define WCL_CORE_0_CURRENT_9_M  (WCL_CORE_0_CURRENT_9_V << WCL_CORE_0_CURRENT_9_S)
+#define WCL_CORE_0_CURRENT_9_V  0x00000001U
+#define WCL_CORE_0_CURRENT_9_S  5
+
+/** WCL_Core_0_STATUSTABLE10_REG register
+ *  Status register of world switch of entry 10
+ */
+#define WCL_CORE_0_STATUSTABLE10_REG (DR_REG_WCL_BASE + 0xa4)
+/** WCL_CORE_0_FROM_WORLD_10 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to confirm world before enter entry 10
+ */
+#define WCL_CORE_0_FROM_WORLD_10    (BIT(0))
+#define WCL_CORE_0_FROM_WORLD_10_M  (WCL_CORE_0_FROM_WORLD_10_V << WCL_CORE_0_FROM_WORLD_10_S)
+#define WCL_CORE_0_FROM_WORLD_10_V  0x00000001U
+#define WCL_CORE_0_FROM_WORLD_10_S  0
+/** WCL_CORE_0_FROM_ENTRY_10 : R/W; bitpos: [4:1]; default: 0;
+ *  This filed is used to confirm in which entry before enter entry 10
+ */
+#define WCL_CORE_0_FROM_ENTRY_10    0x0000000FU
+#define WCL_CORE_0_FROM_ENTRY_10_M  (WCL_CORE_0_FROM_ENTRY_10_V << WCL_CORE_0_FROM_ENTRY_10_S)
+#define WCL_CORE_0_FROM_ENTRY_10_V  0x0000000FU
+#define WCL_CORE_0_FROM_ENTRY_10_S  1
+/** WCL_CORE_0_CURRENT_10 : R/W; bitpos: [5]; default: 0;
+ *  This bit is used to confirm whether the current state is in entry 10
+ */
+#define WCL_CORE_0_CURRENT_10    (BIT(5))
+#define WCL_CORE_0_CURRENT_10_M  (WCL_CORE_0_CURRENT_10_V << WCL_CORE_0_CURRENT_10_S)
+#define WCL_CORE_0_CURRENT_10_V  0x00000001U
+#define WCL_CORE_0_CURRENT_10_S  5
+
+/** WCL_Core_0_STATUSTABLE11_REG register
+ *  Status register of world switch of entry 11
+ */
+#define WCL_CORE_0_STATUSTABLE11_REG (DR_REG_WCL_BASE + 0xa8)
+/** WCL_CORE_0_FROM_WORLD_11 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to confirm world before enter entry 11
+ */
+#define WCL_CORE_0_FROM_WORLD_11    (BIT(0))
+#define WCL_CORE_0_FROM_WORLD_11_M  (WCL_CORE_0_FROM_WORLD_11_V << WCL_CORE_0_FROM_WORLD_11_S)
+#define WCL_CORE_0_FROM_WORLD_11_V  0x00000001U
+#define WCL_CORE_0_FROM_WORLD_11_S  0
+/** WCL_CORE_0_FROM_ENTRY_11 : R/W; bitpos: [4:1]; default: 0;
+ *  This filed is used to confirm in which entry before enter entry 11
+ */
+#define WCL_CORE_0_FROM_ENTRY_11    0x0000000FU
+#define WCL_CORE_0_FROM_ENTRY_11_M  (WCL_CORE_0_FROM_ENTRY_11_V << WCL_CORE_0_FROM_ENTRY_11_S)
+#define WCL_CORE_0_FROM_ENTRY_11_V  0x0000000FU
+#define WCL_CORE_0_FROM_ENTRY_11_S  1
+/** WCL_CORE_0_CURRENT_11 : R/W; bitpos: [5]; default: 0;
+ *  This bit is used to confirm whether the current state is in entry 11
+ */
+#define WCL_CORE_0_CURRENT_11    (BIT(5))
+#define WCL_CORE_0_CURRENT_11_M  (WCL_CORE_0_CURRENT_11_V << WCL_CORE_0_CURRENT_11_S)
+#define WCL_CORE_0_CURRENT_11_V  0x00000001U
+#define WCL_CORE_0_CURRENT_11_S  5
+
+/** WCL_Core_0_STATUSTABLE12_REG register
+ *  Status register of world switch of entry 12
+ */
+#define WCL_CORE_0_STATUSTABLE12_REG (DR_REG_WCL_BASE + 0xac)
+/** WCL_CORE_0_FROM_WORLD_12 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to confirm world before enter entry 12
+ */
+#define WCL_CORE_0_FROM_WORLD_12    (BIT(0))
+#define WCL_CORE_0_FROM_WORLD_12_M  (WCL_CORE_0_FROM_WORLD_12_V << WCL_CORE_0_FROM_WORLD_12_S)
+#define WCL_CORE_0_FROM_WORLD_12_V  0x00000001U
+#define WCL_CORE_0_FROM_WORLD_12_S  0
+/** WCL_CORE_0_FROM_ENTRY_12 : R/W; bitpos: [4:1]; default: 0;
+ *  This filed is used to confirm in which entry before enter entry 12
+ */
+#define WCL_CORE_0_FROM_ENTRY_12    0x0000000FU
+#define WCL_CORE_0_FROM_ENTRY_12_M  (WCL_CORE_0_FROM_ENTRY_12_V << WCL_CORE_0_FROM_ENTRY_12_S)
+#define WCL_CORE_0_FROM_ENTRY_12_V  0x0000000FU
+#define WCL_CORE_0_FROM_ENTRY_12_S  1
+/** WCL_CORE_0_CURRENT_12 : R/W; bitpos: [5]; default: 0;
+ *  This bit is used to confirm whether the current state is in entry 12
+ */
+#define WCL_CORE_0_CURRENT_12    (BIT(5))
+#define WCL_CORE_0_CURRENT_12_M  (WCL_CORE_0_CURRENT_12_V << WCL_CORE_0_CURRENT_12_S)
+#define WCL_CORE_0_CURRENT_12_V  0x00000001U
+#define WCL_CORE_0_CURRENT_12_S  5
+
+/** WCL_Core_0_STATUSTABLE13_REG register
+ *  Status register of world switch of entry 13
+ */
+#define WCL_CORE_0_STATUSTABLE13_REG (DR_REG_WCL_BASE + 0xb0)
+/** WCL_CORE_0_FROM_WORLD_13 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to confirm world before enter entry 13
+ */
+#define WCL_CORE_0_FROM_WORLD_13    (BIT(0))
+#define WCL_CORE_0_FROM_WORLD_13_M  (WCL_CORE_0_FROM_WORLD_13_V << WCL_CORE_0_FROM_WORLD_13_S)
+#define WCL_CORE_0_FROM_WORLD_13_V  0x00000001U
+#define WCL_CORE_0_FROM_WORLD_13_S  0
+/** WCL_CORE_0_FROM_ENTRY_13 : R/W; bitpos: [4:1]; default: 0;
+ *  This filed is used to confirm in which entry before enter entry 13
+ */
+#define WCL_CORE_0_FROM_ENTRY_13    0x0000000FU
+#define WCL_CORE_0_FROM_ENTRY_13_M  (WCL_CORE_0_FROM_ENTRY_13_V << WCL_CORE_0_FROM_ENTRY_13_S)
+#define WCL_CORE_0_FROM_ENTRY_13_V  0x0000000FU
+#define WCL_CORE_0_FROM_ENTRY_13_S  1
+/** WCL_CORE_0_CURRENT_13 : R/W; bitpos: [5]; default: 0;
+ *  This bit is used to confirm whether the current state is in entry 13
+ */
+#define WCL_CORE_0_CURRENT_13    (BIT(5))
+#define WCL_CORE_0_CURRENT_13_M  (WCL_CORE_0_CURRENT_13_V << WCL_CORE_0_CURRENT_13_S)
+#define WCL_CORE_0_CURRENT_13_V  0x00000001U
+#define WCL_CORE_0_CURRENT_13_S  5
+
+/** WCL_Core_0_STATUSTABLE_CURRENT_REG register
+ *  Status register of statustable current
+ */
+#define WCL_CORE_0_STATUSTABLE_CURRENT_REG (DR_REG_WCL_BASE + 0xfc)
+/** WCL_CORE_0_STATUSTABLE_CURRENT : R/W; bitpos: [13:1]; default: 0;
+ *  This field is used to quickly read and rewrite the current field of all STATUSTABLE
+ *  registers,for example,bit 1 represents the current field of STATUSTABLE1,bit2
+ *  represents the current field of STATUSTABLE2
+ */
+#define WCL_CORE_0_STATUSTABLE_CURRENT    0x00001FFFU
+#define WCL_CORE_0_STATUSTABLE_CURRENT_M  (WCL_CORE_0_STATUSTABLE_CURRENT_V << WCL_CORE_0_STATUSTABLE_CURRENT_S)
+#define WCL_CORE_0_STATUSTABLE_CURRENT_V  0x00001FFFU
+#define WCL_CORE_0_STATUSTABLE_CURRENT_S  1
+
+/** WCL_Core_0_MESSAGE_ADDR_REG register
+ *  Clear writer_buffer write address configuration register
+ */
+#define WCL_CORE_0_MESSAGE_ADDR_REG (DR_REG_WCL_BASE + 0x100)
+/** WCL_CORE_0_MESSAGE_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  This field is used to set address that need to write when enter WORLD0
+ */
+#define WCL_CORE_0_MESSAGE_ADDR    0xFFFFFFFFU
+#define WCL_CORE_0_MESSAGE_ADDR_M  (WCL_CORE_0_MESSAGE_ADDR_V << WCL_CORE_0_MESSAGE_ADDR_S)
+#define WCL_CORE_0_MESSAGE_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_0_MESSAGE_ADDR_S  0
+
+/** WCL_Core_0_MESSAGE_MAX_REG register
+ *  Clear writer_buffer write number configuration register
+ */
+#define WCL_CORE_0_MESSAGE_MAX_REG (DR_REG_WCL_BASE + 0x104)
+/** WCL_CORE_0_MESSAGE_MAX : R/W; bitpos: [3:0]; default: 0;
+ *  This filed is used to set the max value of clear write_buffer
+ */
+#define WCL_CORE_0_MESSAGE_MAX    0x0000000FU
+#define WCL_CORE_0_MESSAGE_MAX_M  (WCL_CORE_0_MESSAGE_MAX_V << WCL_CORE_0_MESSAGE_MAX_S)
+#define WCL_CORE_0_MESSAGE_MAX_V  0x0000000FU
+#define WCL_CORE_0_MESSAGE_MAX_S  0
+
+/** WCL_Core_0_MESSAGE_PHASE_REG register
+ *  Clear writer_buffer status register
+ */
+#define WCL_CORE_0_MESSAGE_PHASE_REG (DR_REG_WCL_BASE + 0x108)
+/** WCL_CORE_0_MESSAGE_MATCH : RO; bitpos: [0]; default: 0;
+ *  This bit indicates whether the check is successful
+ */
+#define WCL_CORE_0_MESSAGE_MATCH    (BIT(0))
+#define WCL_CORE_0_MESSAGE_MATCH_M  (WCL_CORE_0_MESSAGE_MATCH_V << WCL_CORE_0_MESSAGE_MATCH_S)
+#define WCL_CORE_0_MESSAGE_MATCH_V  0x00000001U
+#define WCL_CORE_0_MESSAGE_MATCH_S  0
+/** WCL_CORE_0_MESSAGE_EXPECT : RO; bitpos: [4:1]; default: 0;
+ *  This field indicates the data to be written next time
+ */
+#define WCL_CORE_0_MESSAGE_EXPECT    0x0000000FU
+#define WCL_CORE_0_MESSAGE_EXPECT_M  (WCL_CORE_0_MESSAGE_EXPECT_V << WCL_CORE_0_MESSAGE_EXPECT_S)
+#define WCL_CORE_0_MESSAGE_EXPECT_V  0x0000000FU
+#define WCL_CORE_0_MESSAGE_EXPECT_S  1
+/** WCL_CORE_0_MESSAGE_DATAPHASE : RO; bitpos: [5]; default: 0;
+ *  If this bit is 1, it means that is checking clear write_buffer operation,and is
+ *  checking data
+ */
+#define WCL_CORE_0_MESSAGE_DATAPHASE    (BIT(5))
+#define WCL_CORE_0_MESSAGE_DATAPHASE_M  (WCL_CORE_0_MESSAGE_DATAPHASE_V << WCL_CORE_0_MESSAGE_DATAPHASE_S)
+#define WCL_CORE_0_MESSAGE_DATAPHASE_V  0x00000001U
+#define WCL_CORE_0_MESSAGE_DATAPHASE_S  5
+/** WCL_CORE_0_MESSAGE_ADDRESSPHASE : RO; bitpos: [6]; default: 0;
+ *  If this bit is 1, it means that is checking clear write_buffer operation,and is
+ *  checking address.
+ */
+#define WCL_CORE_0_MESSAGE_ADDRESSPHASE    (BIT(6))
+#define WCL_CORE_0_MESSAGE_ADDRESSPHASE_M  (WCL_CORE_0_MESSAGE_ADDRESSPHASE_V << WCL_CORE_0_MESSAGE_ADDRESSPHASE_S)
+#define WCL_CORE_0_MESSAGE_ADDRESSPHASE_V  0x00000001U
+#define WCL_CORE_0_MESSAGE_ADDRESSPHASE_S  6
+
+/** WCL_Core_0_World_TRIGGER_ADDR_REG register
+ *  Core_0 trigger address configuration Register
+ */
+#define WCL_CORE_0_WORLD_TRIGGER_ADDR_REG (DR_REG_WCL_BASE + 0x140)
+/** WCL_CORE_0_WORLD_TRIGGER_ADDR : RW; bitpos: [31:0]; default: 0;
+ *  This field is used to configure the entry address from WORLD0 to WORLD1,when the
+ *  CPU executes to this address,switch to WORLD1
+ */
+#define WCL_CORE_0_WORLD_TRIGGER_ADDR    0xFFFFFFFFU
+#define WCL_CORE_0_WORLD_TRIGGER_ADDR_M  (WCL_CORE_0_WORLD_TRIGGER_ADDR_V << WCL_CORE_0_WORLD_TRIGGER_ADDR_S)
+#define WCL_CORE_0_WORLD_TRIGGER_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_0_WORLD_TRIGGER_ADDR_S  0
+
+/** WCL_Core_0_World_PREPARE_REG register
+ *  Core_0 prepare world configuration Register
+ */
+#define WCL_CORE_0_WORLD_PREPARE_REG (DR_REG_WCL_BASE + 0x144)
+/** WCL_CORE_0_WORLD_PREPARE : R/W; bitpos: [1:0]; default: 0;
+ *  This field to used to set world to enter,  2'b01 means WORLD0, 2'b10 means WORLD1
+ */
+#define WCL_CORE_0_WORLD_PREPARE    0x00000003U
+#define WCL_CORE_0_WORLD_PREPARE_M  (WCL_CORE_0_WORLD_PREPARE_V << WCL_CORE_0_WORLD_PREPARE_S)
+#define WCL_CORE_0_WORLD_PREPARE_V  0x00000003U
+#define WCL_CORE_0_WORLD_PREPARE_S  0
+
+/** WCL_Core_0_World_UPDATE_REG register
+ *  Core_0 configuration update register
+ */
+#define WCL_CORE_0_WORLD_UPDATE_REG (DR_REG_WCL_BASE + 0x148)
+/** WCL_CORE_0_UPDATE : WO; bitpos: [31:0]; default: 0;
+ *  This field is used to update configuration completed, can write any value,the
+ *  hardware only checks the write operation of this register and does not case about
+ *  its value
+ */
+#define WCL_CORE_0_UPDATE    0xFFFFFFFFU
+#define WCL_CORE_0_UPDATE_M  (WCL_CORE_0_UPDATE_V << WCL_CORE_0_UPDATE_S)
+#define WCL_CORE_0_UPDATE_V  0xFFFFFFFFU
+#define WCL_CORE_0_UPDATE_S  0
+
+/** WCL_Core_0_World_Cancel_REG register
+ *  Core_0 configuration cancel register
+ */
+#define WCL_CORE_0_WORLD_CANCEL_REG (DR_REG_WCL_BASE + 0x14c)
+/** WCL_CORE_0_WORLD_CANCEL : WO; bitpos: [31:0]; default: 0;
+ *  This field is used to cancel switch world configuration,if the trigger address and
+ *  update configuration complete,use this register to cancel world switch, jujst need
+ *  write any value,the hardware only checks the write operation of this register and
+ *  does not case about its value
+ */
+#define WCL_CORE_0_WORLD_CANCEL    0xFFFFFFFFU
+#define WCL_CORE_0_WORLD_CANCEL_M  (WCL_CORE_0_WORLD_CANCEL_V << WCL_CORE_0_WORLD_CANCEL_S)
+#define WCL_CORE_0_WORLD_CANCEL_V  0xFFFFFFFFU
+#define WCL_CORE_0_WORLD_CANCEL_S  0
+
+/** WCL_Core_0_World_IRam0_REG register
+ *  Core_0 Iram0 world register
+ */
+#define WCL_CORE_0_WORLD_IRAM0_REG (DR_REG_WCL_BASE + 0x150)
+/** WCL_CORE_0_WORLD_IRAM0 : R/W; bitpos: [1:0]; default: 0;
+ *  this field is used to read current world of Iram0 bus
+ */
+#define WCL_CORE_0_WORLD_IRAM0    0x00000003U
+#define WCL_CORE_0_WORLD_IRAM0_M  (WCL_CORE_0_WORLD_IRAM0_V << WCL_CORE_0_WORLD_IRAM0_S)
+#define WCL_CORE_0_WORLD_IRAM0_V  0x00000003U
+#define WCL_CORE_0_WORLD_IRAM0_S  0
+
+/** WCL_Core_0_World_DRam0_PIF_REG register
+ *  Core_0 dram0 and PIF world register
+ */
+#define WCL_CORE_0_WORLD_DRAM0_PIF_REG (DR_REG_WCL_BASE + 0x154)
+/** WCL_CORE_0_WORLD_DRAM0_PIF : R/W; bitpos: [1:0]; default: 0;
+ *  this field is used to read current world of Dram0 bus and PIF bus
+ */
+#define WCL_CORE_0_WORLD_DRAM0_PIF    0x00000003U
+#define WCL_CORE_0_WORLD_DRAM0_PIF_M  (WCL_CORE_0_WORLD_DRAM0_PIF_V << WCL_CORE_0_WORLD_DRAM0_PIF_S)
+#define WCL_CORE_0_WORLD_DRAM0_PIF_V  0x00000003U
+#define WCL_CORE_0_WORLD_DRAM0_PIF_S  0
+
+/** WCL_Core_0_World_Phase_REG register
+ *  Core_0 world status register
+ */
+#define WCL_CORE_0_WORLD_PHASE_REG (DR_REG_WCL_BASE + 0x158)
+/** WCL_CORE_0_WORLD_PHASE : RO; bitpos: [0]; default: 0;
+ *  This bit indicates whether is preparing to switch to WORLD1, 1 means value.
+ */
+#define WCL_CORE_0_WORLD_PHASE    (BIT(0))
+#define WCL_CORE_0_WORLD_PHASE_M  (WCL_CORE_0_WORLD_PHASE_V << WCL_CORE_0_WORLD_PHASE_S)
+#define WCL_CORE_0_WORLD_PHASE_V  0x00000001U
+#define WCL_CORE_0_WORLD_PHASE_S  0
+
+/** WCL_Core_0_NMI_MASK_ENABLE_REG register
+ *  Core_0 NMI mask enable register
+ */
+#define WCL_CORE_0_NMI_MASK_ENABLE_REG (DR_REG_WCL_BASE + 0x180)
+/** WCL_CORE_0_NMI_MASK_ENABLE : WO; bitpos: [31:0]; default: 0;
+ *  this field is used to set NMI mask,it can write any value,when write this
+ *  register,the hardware start masking NMI interrupt
+ */
+#define WCL_CORE_0_NMI_MASK_ENABLE    0xFFFFFFFFU
+#define WCL_CORE_0_NMI_MASK_ENABLE_M  (WCL_CORE_0_NMI_MASK_ENABLE_V << WCL_CORE_0_NMI_MASK_ENABLE_S)
+#define WCL_CORE_0_NMI_MASK_ENABLE_V  0xFFFFFFFFU
+#define WCL_CORE_0_NMI_MASK_ENABLE_S  0
+
+/** WCL_Core_0_NMI_MASK_TRIGGER_ADDR_REG register
+ *  Core_0 NMI mask trigger address register
+ */
+#define WCL_CORE_0_NMI_MASK_TRIGGER_ADDR_REG (DR_REG_WCL_BASE + 0x184)
+/** WCL_CORE_0_NMI_MASK_TRIGGER_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  this field to used to set trigger address, when CPU executes to this address,NMI
+ *  mask automatically fails
+ */
+#define WCL_CORE_0_NMI_MASK_TRIGGER_ADDR    0xFFFFFFFFU
+#define WCL_CORE_0_NMI_MASK_TRIGGER_ADDR_M  (WCL_CORE_0_NMI_MASK_TRIGGER_ADDR_V << WCL_CORE_0_NMI_MASK_TRIGGER_ADDR_S)
+#define WCL_CORE_0_NMI_MASK_TRIGGER_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_0_NMI_MASK_TRIGGER_ADDR_S  0
+
+/** WCL_Core_0_NMI_MASK_DISABLE_REG register
+ *  Core_0 NMI mask disable register
+ */
+#define WCL_CORE_0_NMI_MASK_DISABLE_REG (DR_REG_WCL_BASE + 0x188)
+/** WCL_CORE_0_NMI_MASK_DISABLE : WO; bitpos: [31:0]; default: 0;
+ *  this field is used to disable NMI mask,it will not take effect immediately,only
+ *  when the CPU executes to the trigger address will it start to cancel NMI mask
+ */
+#define WCL_CORE_0_NMI_MASK_DISABLE    0xFFFFFFFFU
+#define WCL_CORE_0_NMI_MASK_DISABLE_M  (WCL_CORE_0_NMI_MASK_DISABLE_V << WCL_CORE_0_NMI_MASK_DISABLE_S)
+#define WCL_CORE_0_NMI_MASK_DISABLE_V  0xFFFFFFFFU
+#define WCL_CORE_0_NMI_MASK_DISABLE_S  0
+
+/** WCL_Core_0_NMI_MASK_CANCLE_REG register
+ *  Core_0 NMI mask disable register
+ */
+#define WCL_CORE_0_NMI_MASK_CANCLE_REG (DR_REG_WCL_BASE + 0x18c)
+/** WCL_CORE_0_NMI_MASK_CANCEL : WO; bitpos: [31:0]; default: 0;
+ *  this field is used to cancel NMI mask disable function.
+ */
+#define WCL_CORE_0_NMI_MASK_CANCEL    0xFFFFFFFFU
+#define WCL_CORE_0_NMI_MASK_CANCEL_M  (WCL_CORE_0_NMI_MASK_CANCEL_V << WCL_CORE_0_NMI_MASK_CANCEL_S)
+#define WCL_CORE_0_NMI_MASK_CANCEL_V  0xFFFFFFFFU
+#define WCL_CORE_0_NMI_MASK_CANCEL_S  0
+
+/** WCL_Core_0_NMI_MASK_REG register
+ *  Core_0 NMI mask register
+ */
+#define WCL_CORE_0_NMI_MASK_REG (DR_REG_WCL_BASE + 0x190)
+/** WCL_CORE_0_NMI_MASK : R/W; bitpos: [0]; default: 0;
+ *  this bit is used to mask NMI interrupt,it can directly mask NMI interrupt
+ */
+#define WCL_CORE_0_NMI_MASK    (BIT(0))
+#define WCL_CORE_0_NMI_MASK_M  (WCL_CORE_0_NMI_MASK_V << WCL_CORE_0_NMI_MASK_S)
+#define WCL_CORE_0_NMI_MASK_V  0x00000001U
+#define WCL_CORE_0_NMI_MASK_S  0
+
+/** WCL_Core_0_NMI_MASK_PHASE_REG register
+ *  Core_0 NMI mask phase register
+ */
+#define WCL_CORE_0_NMI_MASK_PHASE_REG (DR_REG_WCL_BASE + 0x194)
+/** WCL_CORE_0_NMI_MASK_PHASE : RO; bitpos: [0]; default: 0;
+ *  this bit is used to indicates whether the NMI interrupt is being masked, 1 means
+ *  NMI interrupt is being masked
+ */
+#define WCL_CORE_0_NMI_MASK_PHASE    (BIT(0))
+#define WCL_CORE_0_NMI_MASK_PHASE_M  (WCL_CORE_0_NMI_MASK_PHASE_V << WCL_CORE_0_NMI_MASK_PHASE_S)
+#define WCL_CORE_0_NMI_MASK_PHASE_V  0x00000001U
+#define WCL_CORE_0_NMI_MASK_PHASE_S  0
+
+/** WCL_Core_1_ENTRY_1_ADDR_REG register
+ *  Core_1 Entry 1 address configuration Register
+ */
+#define WCL_CORE_1_ENTRY_1_ADDR_REG (DR_REG_WCL_BASE + 0x400)
+/** WCL_CORE_1_ENTRY_1_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  Core_1 Entry 1 address from WORLD1 to WORLD0
+ */
+#define WCL_CORE_1_ENTRY_1_ADDR    0xFFFFFFFFU
+#define WCL_CORE_1_ENTRY_1_ADDR_M  (WCL_CORE_1_ENTRY_1_ADDR_V << WCL_CORE_1_ENTRY_1_ADDR_S)
+#define WCL_CORE_1_ENTRY_1_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_1_ENTRY_1_ADDR_S  0
+
+/** WCL_Core_1_ENTRY_2_ADDR_REG register
+ *  Core_1 Entry 2 address configuration Register
+ */
+#define WCL_CORE_1_ENTRY_2_ADDR_REG (DR_REG_WCL_BASE + 0x404)
+/** WCL_CORE_1_ENTRY_2_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  Core_1 Entry 2 address from WORLD1 to WORLD0
+ */
+#define WCL_CORE_1_ENTRY_2_ADDR    0xFFFFFFFFU
+#define WCL_CORE_1_ENTRY_2_ADDR_M  (WCL_CORE_1_ENTRY_2_ADDR_V << WCL_CORE_1_ENTRY_2_ADDR_S)
+#define WCL_CORE_1_ENTRY_2_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_1_ENTRY_2_ADDR_S  0
+
+/** WCL_Core_1_ENTRY_3_ADDR_REG register
+ *  Core_1 Entry 3 address configuration Register
+ */
+#define WCL_CORE_1_ENTRY_3_ADDR_REG (DR_REG_WCL_BASE + 0x408)
+/** WCL_CORE_1_ENTRY_3_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  Core_1 Entry 3 address from WORLD1 to WORLD0
+ */
+#define WCL_CORE_1_ENTRY_3_ADDR    0xFFFFFFFFU
+#define WCL_CORE_1_ENTRY_3_ADDR_M  (WCL_CORE_1_ENTRY_3_ADDR_V << WCL_CORE_1_ENTRY_3_ADDR_S)
+#define WCL_CORE_1_ENTRY_3_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_1_ENTRY_3_ADDR_S  0
+
+/** WCL_Core_1_ENTRY_4_ADDR_REG register
+ *  Core_1 Entry 4 address configuration Register
+ */
+#define WCL_CORE_1_ENTRY_4_ADDR_REG (DR_REG_WCL_BASE + 0x40c)
+/** WCL_CORE_1_ENTRY_4_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  Core_1 Entry 4 address from WORLD1 to WORLD0
+ */
+#define WCL_CORE_1_ENTRY_4_ADDR    0xFFFFFFFFU
+#define WCL_CORE_1_ENTRY_4_ADDR_M  (WCL_CORE_1_ENTRY_4_ADDR_V << WCL_CORE_1_ENTRY_4_ADDR_S)
+#define WCL_CORE_1_ENTRY_4_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_1_ENTRY_4_ADDR_S  0
+
+/** WCL_Core_1_ENTRY_5_ADDR_REG register
+ *  Core_1 Entry 5 address configuration Register
+ */
+#define WCL_CORE_1_ENTRY_5_ADDR_REG (DR_REG_WCL_BASE + 0x410)
+/** WCL_CORE_1_ENTRY_5_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  Core_1 Entry 5 address from WORLD1 to WORLD0
+ */
+#define WCL_CORE_1_ENTRY_5_ADDR    0xFFFFFFFFU
+#define WCL_CORE_1_ENTRY_5_ADDR_M  (WCL_CORE_1_ENTRY_5_ADDR_V << WCL_CORE_1_ENTRY_5_ADDR_S)
+#define WCL_CORE_1_ENTRY_5_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_1_ENTRY_5_ADDR_S  0
+
+/** WCL_Core_1_ENTRY_6_ADDR_REG register
+ *  Core_1 Entry 6 address configuration Register
+ */
+#define WCL_CORE_1_ENTRY_6_ADDR_REG (DR_REG_WCL_BASE + 0x414)
+/** WCL_CORE_1_ENTRY_6_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  Core_1 Entry 6 address from WORLD1 to WORLD0
+ */
+#define WCL_CORE_1_ENTRY_6_ADDR    0xFFFFFFFFU
+#define WCL_CORE_1_ENTRY_6_ADDR_M  (WCL_CORE_1_ENTRY_6_ADDR_V << WCL_CORE_1_ENTRY_6_ADDR_S)
+#define WCL_CORE_1_ENTRY_6_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_1_ENTRY_6_ADDR_S  0
+
+/** WCL_Core_1_ENTRY_7_ADDR_REG register
+ *  Core_1 Entry 7 address configuration Register
+ */
+#define WCL_CORE_1_ENTRY_7_ADDR_REG (DR_REG_WCL_BASE + 0x418)
+/** WCL_CORE_1_ENTRY_7_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  Core_1 Entry 7 address from WORLD1 to WORLD0
+ */
+#define WCL_CORE_1_ENTRY_7_ADDR    0xFFFFFFFFU
+#define WCL_CORE_1_ENTRY_7_ADDR_M  (WCL_CORE_1_ENTRY_7_ADDR_V << WCL_CORE_1_ENTRY_7_ADDR_S)
+#define WCL_CORE_1_ENTRY_7_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_1_ENTRY_7_ADDR_S  0
+
+/** WCL_Core_1_ENTRY_8_ADDR_REG register
+ *  Core_1 Entry 8 address configuration Register
+ */
+#define WCL_CORE_1_ENTRY_8_ADDR_REG (DR_REG_WCL_BASE + 0x41c)
+/** WCL_CORE_1_ENTRY_8_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  Core_1 Entry 8 address from WORLD1 to WORLD0
+ */
+#define WCL_CORE_1_ENTRY_8_ADDR    0xFFFFFFFFU
+#define WCL_CORE_1_ENTRY_8_ADDR_M  (WCL_CORE_1_ENTRY_8_ADDR_V << WCL_CORE_1_ENTRY_8_ADDR_S)
+#define WCL_CORE_1_ENTRY_8_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_1_ENTRY_8_ADDR_S  0
+
+/** WCL_Core_1_ENTRY_9_ADDR_REG register
+ *  Core_1 Entry 9 address configuration Register
+ */
+#define WCL_CORE_1_ENTRY_9_ADDR_REG (DR_REG_WCL_BASE + 0x420)
+/** WCL_CORE_1_ENTRY_9_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  Core_1 Entry 9 address from WORLD1 to WORLD0
+ */
+#define WCL_CORE_1_ENTRY_9_ADDR    0xFFFFFFFFU
+#define WCL_CORE_1_ENTRY_9_ADDR_M  (WCL_CORE_1_ENTRY_9_ADDR_V << WCL_CORE_1_ENTRY_9_ADDR_S)
+#define WCL_CORE_1_ENTRY_9_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_1_ENTRY_9_ADDR_S  0
+
+/** WCL_Core_1_ENTRY_10_ADDR_REG register
+ *  Core_1 Entry 10 address configuration Register
+ */
+#define WCL_CORE_1_ENTRY_10_ADDR_REG (DR_REG_WCL_BASE + 0x424)
+/** WCL_CORE_1_ENTRY_10_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  Core_1 Entry 10 address from WORLD1 to WORLD0
+ */
+#define WCL_CORE_1_ENTRY_10_ADDR    0xFFFFFFFFU
+#define WCL_CORE_1_ENTRY_10_ADDR_M  (WCL_CORE_1_ENTRY_10_ADDR_V << WCL_CORE_1_ENTRY_10_ADDR_S)
+#define WCL_CORE_1_ENTRY_10_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_1_ENTRY_10_ADDR_S  0
+
+/** WCL_Core_1_ENTRY_11_ADDR_REG register
+ *  Core_1 Entry 11 address configuration Register
+ */
+#define WCL_CORE_1_ENTRY_11_ADDR_REG (DR_REG_WCL_BASE + 0x428)
+/** WCL_CORE_1_ENTRY_11_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  Core_1 Entry 11 address from WORLD1 to WORLD0
+ */
+#define WCL_CORE_1_ENTRY_11_ADDR    0xFFFFFFFFU
+#define WCL_CORE_1_ENTRY_11_ADDR_M  (WCL_CORE_1_ENTRY_11_ADDR_V << WCL_CORE_1_ENTRY_11_ADDR_S)
+#define WCL_CORE_1_ENTRY_11_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_1_ENTRY_11_ADDR_S  0
+
+/** WCL_Core_1_ENTRY_12_ADDR_REG register
+ *  Core_1 Entry 12 address configuration Register
+ */
+#define WCL_CORE_1_ENTRY_12_ADDR_REG (DR_REG_WCL_BASE + 0x42c)
+/** WCL_CORE_1_ENTRY_12_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  Core_1 Entry 12 address from WORLD1 to WORLD0
+ */
+#define WCL_CORE_1_ENTRY_12_ADDR    0xFFFFFFFFU
+#define WCL_CORE_1_ENTRY_12_ADDR_M  (WCL_CORE_1_ENTRY_12_ADDR_V << WCL_CORE_1_ENTRY_12_ADDR_S)
+#define WCL_CORE_1_ENTRY_12_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_1_ENTRY_12_ADDR_S  0
+
+/** WCL_Core_1_ENTRY_13_ADDR_REG register
+ *  Core_1 Entry 13 address configuration Register
+ */
+#define WCL_CORE_1_ENTRY_13_ADDR_REG (DR_REG_WCL_BASE + 0x430)
+/** WCL_CORE_1_ENTRY_13_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  Core_1 Entry 13 address from WORLD1 to WORLD0
+ */
+#define WCL_CORE_1_ENTRY_13_ADDR    0xFFFFFFFFU
+#define WCL_CORE_1_ENTRY_13_ADDR_M  (WCL_CORE_1_ENTRY_13_ADDR_V << WCL_CORE_1_ENTRY_13_ADDR_S)
+#define WCL_CORE_1_ENTRY_13_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_1_ENTRY_13_ADDR_S  0
+
+/** WCL_Core_1_ENTRY_CHECK_REG register
+ *  Core_1 Entry check configuration Register
+ */
+#define WCL_CORE_1_ENTRY_CHECK_REG (DR_REG_WCL_BASE + 0x47c)
+/** WCL_CORE_1_ENTRY_CHECK : R/W; bitpos: [13:1]; default: 1;
+ *  This filed is used to enable entry address check
+ */
+#define WCL_CORE_1_ENTRY_CHECK    0x00001FFFU
+#define WCL_CORE_1_ENTRY_CHECK_M  (WCL_CORE_1_ENTRY_CHECK_V << WCL_CORE_1_ENTRY_CHECK_S)
+#define WCL_CORE_1_ENTRY_CHECK_V  0x00001FFFU
+#define WCL_CORE_1_ENTRY_CHECK_S  1
+
+/** WCL_Core_1_STATUSTABLE1_REG register
+ *  Status register of world switch of entry 1
+ */
+#define WCL_CORE_1_STATUSTABLE1_REG (DR_REG_WCL_BASE + 0x480)
+/** WCL_CORE_1_FROM_WORLD_1 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to confirm world before enter entry 1
+ */
+#define WCL_CORE_1_FROM_WORLD_1    (BIT(0))
+#define WCL_CORE_1_FROM_WORLD_1_M  (WCL_CORE_1_FROM_WORLD_1_V << WCL_CORE_1_FROM_WORLD_1_S)
+#define WCL_CORE_1_FROM_WORLD_1_V  0x00000001U
+#define WCL_CORE_1_FROM_WORLD_1_S  0
+/** WCL_CORE_1_FROM_ENTRY_1 : R/W; bitpos: [4:1]; default: 0;
+ *  This filed is used to confirm in which entry before enter entry 1
+ */
+#define WCL_CORE_1_FROM_ENTRY_1    0x0000000FU
+#define WCL_CORE_1_FROM_ENTRY_1_M  (WCL_CORE_1_FROM_ENTRY_1_V << WCL_CORE_1_FROM_ENTRY_1_S)
+#define WCL_CORE_1_FROM_ENTRY_1_V  0x0000000FU
+#define WCL_CORE_1_FROM_ENTRY_1_S  1
+/** WCL_CORE_1_CURRENT_1 : R/W; bitpos: [5]; default: 0;
+ *  This bit is used to confirm whether the current state is in entry 1
+ */
+#define WCL_CORE_1_CURRENT_1    (BIT(5))
+#define WCL_CORE_1_CURRENT_1_M  (WCL_CORE_1_CURRENT_1_V << WCL_CORE_1_CURRENT_1_S)
+#define WCL_CORE_1_CURRENT_1_V  0x00000001U
+#define WCL_CORE_1_CURRENT_1_S  5
+
+/** WCL_Core_1_STATUSTABLE2_REG register
+ *  Status register of world switch of entry 2
+ */
+#define WCL_CORE_1_STATUSTABLE2_REG (DR_REG_WCL_BASE + 0x484)
+/** WCL_CORE_1_FROM_WORLD_2 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to confirm world before enter entry 2
+ */
+#define WCL_CORE_1_FROM_WORLD_2    (BIT(0))
+#define WCL_CORE_1_FROM_WORLD_2_M  (WCL_CORE_1_FROM_WORLD_2_V << WCL_CORE_1_FROM_WORLD_2_S)
+#define WCL_CORE_1_FROM_WORLD_2_V  0x00000001U
+#define WCL_CORE_1_FROM_WORLD_2_S  0
+/** WCL_CORE_1_FROM_ENTRY_2 : R/W; bitpos: [4:1]; default: 0;
+ *  This filed is used to confirm in which entry before enter entry 2
+ */
+#define WCL_CORE_1_FROM_ENTRY_2    0x0000000FU
+#define WCL_CORE_1_FROM_ENTRY_2_M  (WCL_CORE_1_FROM_ENTRY_2_V << WCL_CORE_1_FROM_ENTRY_2_S)
+#define WCL_CORE_1_FROM_ENTRY_2_V  0x0000000FU
+#define WCL_CORE_1_FROM_ENTRY_2_S  1
+/** WCL_CORE_1_CURRENT_2 : R/W; bitpos: [5]; default: 0;
+ *  This bit is used to confirm whether the current state is in entry 2
+ */
+#define WCL_CORE_1_CURRENT_2    (BIT(5))
+#define WCL_CORE_1_CURRENT_2_M  (WCL_CORE_1_CURRENT_2_V << WCL_CORE_1_CURRENT_2_S)
+#define WCL_CORE_1_CURRENT_2_V  0x00000001U
+#define WCL_CORE_1_CURRENT_2_S  5
+
+/** WCL_Core_1_STATUSTABLE3_REG register
+ *  Status register of world switch of entry 3
+ */
+#define WCL_CORE_1_STATUSTABLE3_REG (DR_REG_WCL_BASE + 0x488)
+/** WCL_CORE_1_FROM_WORLD_3 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to confirm world before enter entry 3
+ */
+#define WCL_CORE_1_FROM_WORLD_3    (BIT(0))
+#define WCL_CORE_1_FROM_WORLD_3_M  (WCL_CORE_1_FROM_WORLD_3_V << WCL_CORE_1_FROM_WORLD_3_S)
+#define WCL_CORE_1_FROM_WORLD_3_V  0x00000001U
+#define WCL_CORE_1_FROM_WORLD_3_S  0
+/** WCL_CORE_1_FROM_ENTRY_3 : R/W; bitpos: [4:1]; default: 0;
+ *  This filed is used to confirm in which entry before enter entry 3
+ */
+#define WCL_CORE_1_FROM_ENTRY_3    0x0000000FU
+#define WCL_CORE_1_FROM_ENTRY_3_M  (WCL_CORE_1_FROM_ENTRY_3_V << WCL_CORE_1_FROM_ENTRY_3_S)
+#define WCL_CORE_1_FROM_ENTRY_3_V  0x0000000FU
+#define WCL_CORE_1_FROM_ENTRY_3_S  1
+/** WCL_CORE_1_CURRENT_3 : R/W; bitpos: [5]; default: 0;
+ *  This bit is used to confirm whether the current state is in entry 3
+ */
+#define WCL_CORE_1_CURRENT_3    (BIT(5))
+#define WCL_CORE_1_CURRENT_3_M  (WCL_CORE_1_CURRENT_3_V << WCL_CORE_1_CURRENT_3_S)
+#define WCL_CORE_1_CURRENT_3_V  0x00000001U
+#define WCL_CORE_1_CURRENT_3_S  5
+
+/** WCL_Core_1_STATUSTABLE4_REG register
+ *  Status register of world switch of entry 4
+ */
+#define WCL_CORE_1_STATUSTABLE4_REG (DR_REG_WCL_BASE + 0x48c)
+/** WCL_CORE_1_FROM_WORLD_4 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to confirm world before enter entry 4
+ */
+#define WCL_CORE_1_FROM_WORLD_4    (BIT(0))
+#define WCL_CORE_1_FROM_WORLD_4_M  (WCL_CORE_1_FROM_WORLD_4_V << WCL_CORE_1_FROM_WORLD_4_S)
+#define WCL_CORE_1_FROM_WORLD_4_V  0x00000001U
+#define WCL_CORE_1_FROM_WORLD_4_S  0
+/** WCL_CORE_1_FROM_ENTRY_4 : R/W; bitpos: [4:1]; default: 0;
+ *  This filed is used to confirm in which entry before enter entry 4
+ */
+#define WCL_CORE_1_FROM_ENTRY_4    0x0000000FU
+#define WCL_CORE_1_FROM_ENTRY_4_M  (WCL_CORE_1_FROM_ENTRY_4_V << WCL_CORE_1_FROM_ENTRY_4_S)
+#define WCL_CORE_1_FROM_ENTRY_4_V  0x0000000FU
+#define WCL_CORE_1_FROM_ENTRY_4_S  1
+/** WCL_CORE_1_CURRENT_4 : R/W; bitpos: [5]; default: 0;
+ *  This bit is used to confirm whether the current state is in entry 4
+ */
+#define WCL_CORE_1_CURRENT_4    (BIT(5))
+#define WCL_CORE_1_CURRENT_4_M  (WCL_CORE_1_CURRENT_4_V << WCL_CORE_1_CURRENT_4_S)
+#define WCL_CORE_1_CURRENT_4_V  0x00000001U
+#define WCL_CORE_1_CURRENT_4_S  5
+
+/** WCL_Core_1_STATUSTABLE5_REG register
+ *  Status register of world switch of entry 5
+ */
+#define WCL_CORE_1_STATUSTABLE5_REG (DR_REG_WCL_BASE + 0x490)
+/** WCL_CORE_1_FROM_WORLD_5 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to confirm world before enter entry 5
+ */
+#define WCL_CORE_1_FROM_WORLD_5    (BIT(0))
+#define WCL_CORE_1_FROM_WORLD_5_M  (WCL_CORE_1_FROM_WORLD_5_V << WCL_CORE_1_FROM_WORLD_5_S)
+#define WCL_CORE_1_FROM_WORLD_5_V  0x00000001U
+#define WCL_CORE_1_FROM_WORLD_5_S  0
+/** WCL_CORE_1_FROM_ENTRY_5 : R/W; bitpos: [4:1]; default: 0;
+ *  This filed is used to confirm in which entry before enter entry 5
+ */
+#define WCL_CORE_1_FROM_ENTRY_5    0x0000000FU
+#define WCL_CORE_1_FROM_ENTRY_5_M  (WCL_CORE_1_FROM_ENTRY_5_V << WCL_CORE_1_FROM_ENTRY_5_S)
+#define WCL_CORE_1_FROM_ENTRY_5_V  0x0000000FU
+#define WCL_CORE_1_FROM_ENTRY_5_S  1
+/** WCL_CORE_1_CURRENT_5 : R/W; bitpos: [5]; default: 0;
+ *  This bit is used to confirm whether the current state is in entry 5
+ */
+#define WCL_CORE_1_CURRENT_5    (BIT(5))
+#define WCL_CORE_1_CURRENT_5_M  (WCL_CORE_1_CURRENT_5_V << WCL_CORE_1_CURRENT_5_S)
+#define WCL_CORE_1_CURRENT_5_V  0x00000001U
+#define WCL_CORE_1_CURRENT_5_S  5
+
+/** WCL_Core_1_STATUSTABLE6_REG register
+ *  Status register of world switch of entry 6
+ */
+#define WCL_CORE_1_STATUSTABLE6_REG (DR_REG_WCL_BASE + 0x494)
+/** WCL_CORE_1_FROM_WORLD_6 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to confirm world before enter entry 6
+ */
+#define WCL_CORE_1_FROM_WORLD_6    (BIT(0))
+#define WCL_CORE_1_FROM_WORLD_6_M  (WCL_CORE_1_FROM_WORLD_6_V << WCL_CORE_1_FROM_WORLD_6_S)
+#define WCL_CORE_1_FROM_WORLD_6_V  0x00000001U
+#define WCL_CORE_1_FROM_WORLD_6_S  0
+/** WCL_CORE_1_FROM_ENTRY_6 : R/W; bitpos: [4:1]; default: 0;
+ *  This filed is used to confirm in which entry before enter entry 6
+ */
+#define WCL_CORE_1_FROM_ENTRY_6    0x0000000FU
+#define WCL_CORE_1_FROM_ENTRY_6_M  (WCL_CORE_1_FROM_ENTRY_6_V << WCL_CORE_1_FROM_ENTRY_6_S)
+#define WCL_CORE_1_FROM_ENTRY_6_V  0x0000000FU
+#define WCL_CORE_1_FROM_ENTRY_6_S  1
+/** WCL_CORE_1_CURRENT_6 : R/W; bitpos: [5]; default: 0;
+ *  This bit is used to confirm whether the current state is in entry 6
+ */
+#define WCL_CORE_1_CURRENT_6    (BIT(5))
+#define WCL_CORE_1_CURRENT_6_M  (WCL_CORE_1_CURRENT_6_V << WCL_CORE_1_CURRENT_6_S)
+#define WCL_CORE_1_CURRENT_6_V  0x00000001U
+#define WCL_CORE_1_CURRENT_6_S  5
+
+/** WCL_Core_1_STATUSTABLE7_REG register
+ *  Status register of world switch of entry 7
+ */
+#define WCL_CORE_1_STATUSTABLE7_REG (DR_REG_WCL_BASE + 0x498)
+/** WCL_CORE_1_FROM_WORLD_7 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to confirm world before enter entry 7
+ */
+#define WCL_CORE_1_FROM_WORLD_7    (BIT(0))
+#define WCL_CORE_1_FROM_WORLD_7_M  (WCL_CORE_1_FROM_WORLD_7_V << WCL_CORE_1_FROM_WORLD_7_S)
+#define WCL_CORE_1_FROM_WORLD_7_V  0x00000001U
+#define WCL_CORE_1_FROM_WORLD_7_S  0
+/** WCL_CORE_1_FROM_ENTRY_7 : R/W; bitpos: [4:1]; default: 0;
+ *  This filed is used to confirm in which entry before enter entry 7
+ */
+#define WCL_CORE_1_FROM_ENTRY_7    0x0000000FU
+#define WCL_CORE_1_FROM_ENTRY_7_M  (WCL_CORE_1_FROM_ENTRY_7_V << WCL_CORE_1_FROM_ENTRY_7_S)
+#define WCL_CORE_1_FROM_ENTRY_7_V  0x0000000FU
+#define WCL_CORE_1_FROM_ENTRY_7_S  1
+/** WCL_CORE_1_CURRENT_7 : R/W; bitpos: [5]; default: 0;
+ *  This bit is used to confirm whether the current state is in entry 7
+ */
+#define WCL_CORE_1_CURRENT_7    (BIT(5))
+#define WCL_CORE_1_CURRENT_7_M  (WCL_CORE_1_CURRENT_7_V << WCL_CORE_1_CURRENT_7_S)
+#define WCL_CORE_1_CURRENT_7_V  0x00000001U
+#define WCL_CORE_1_CURRENT_7_S  5
+
+/** WCL_Core_1_STATUSTABLE8_REG register
+ *  Status register of world switch of entry 8
+ */
+#define WCL_CORE_1_STATUSTABLE8_REG (DR_REG_WCL_BASE + 0x49c)
+/** WCL_CORE_1_FROM_WORLD_8 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to confirm world before enter entry 8
+ */
+#define WCL_CORE_1_FROM_WORLD_8    (BIT(0))
+#define WCL_CORE_1_FROM_WORLD_8_M  (WCL_CORE_1_FROM_WORLD_8_V << WCL_CORE_1_FROM_WORLD_8_S)
+#define WCL_CORE_1_FROM_WORLD_8_V  0x00000001U
+#define WCL_CORE_1_FROM_WORLD_8_S  0
+/** WCL_CORE_1_FROM_ENTRY_8 : R/W; bitpos: [4:1]; default: 0;
+ *  This filed is used to confirm in which entry before enter entry 8
+ */
+#define WCL_CORE_1_FROM_ENTRY_8    0x0000000FU
+#define WCL_CORE_1_FROM_ENTRY_8_M  (WCL_CORE_1_FROM_ENTRY_8_V << WCL_CORE_1_FROM_ENTRY_8_S)
+#define WCL_CORE_1_FROM_ENTRY_8_V  0x0000000FU
+#define WCL_CORE_1_FROM_ENTRY_8_S  1
+/** WCL_CORE_1_CURRENT_8 : R/W; bitpos: [5]; default: 0;
+ *  This bit is used to confirm whether the current state is in entry 8
+ */
+#define WCL_CORE_1_CURRENT_8    (BIT(5))
+#define WCL_CORE_1_CURRENT_8_M  (WCL_CORE_1_CURRENT_8_V << WCL_CORE_1_CURRENT_8_S)
+#define WCL_CORE_1_CURRENT_8_V  0x00000001U
+#define WCL_CORE_1_CURRENT_8_S  5
+
+/** WCL_Core_1_STATUSTABLE9_REG register
+ *  Status register of world switch of entry 9
+ */
+#define WCL_CORE_1_STATUSTABLE9_REG (DR_REG_WCL_BASE + 0x4a0)
+/** WCL_CORE_1_FROM_WORLD_9 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to confirm world before enter entry 9
+ */
+#define WCL_CORE_1_FROM_WORLD_9    (BIT(0))
+#define WCL_CORE_1_FROM_WORLD_9_M  (WCL_CORE_1_FROM_WORLD_9_V << WCL_CORE_1_FROM_WORLD_9_S)
+#define WCL_CORE_1_FROM_WORLD_9_V  0x00000001U
+#define WCL_CORE_1_FROM_WORLD_9_S  0
+/** WCL_CORE_1_FROM_ENTRY_9 : R/W; bitpos: [4:1]; default: 0;
+ *  This filed is used to confirm in which entry before enter entry 9
+ */
+#define WCL_CORE_1_FROM_ENTRY_9    0x0000000FU
+#define WCL_CORE_1_FROM_ENTRY_9_M  (WCL_CORE_1_FROM_ENTRY_9_V << WCL_CORE_1_FROM_ENTRY_9_S)
+#define WCL_CORE_1_FROM_ENTRY_9_V  0x0000000FU
+#define WCL_CORE_1_FROM_ENTRY_9_S  1
+/** WCL_CORE_1_CURRENT_9 : R/W; bitpos: [5]; default: 0;
+ *  This bit is used to confirm whether the current state is in entry 9
+ */
+#define WCL_CORE_1_CURRENT_9    (BIT(5))
+#define WCL_CORE_1_CURRENT_9_M  (WCL_CORE_1_CURRENT_9_V << WCL_CORE_1_CURRENT_9_S)
+#define WCL_CORE_1_CURRENT_9_V  0x00000001U
+#define WCL_CORE_1_CURRENT_9_S  5
+
+/** WCL_Core_1_STATUSTABLE10_REG register
+ *  Status register of world switch of entry 10
+ */
+#define WCL_CORE_1_STATUSTABLE10_REG (DR_REG_WCL_BASE + 0x4a4)
+/** WCL_CORE_1_FROM_WORLD_10 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to confirm world before enter entry 10
+ */
+#define WCL_CORE_1_FROM_WORLD_10    (BIT(0))
+#define WCL_CORE_1_FROM_WORLD_10_M  (WCL_CORE_1_FROM_WORLD_10_V << WCL_CORE_1_FROM_WORLD_10_S)
+#define WCL_CORE_1_FROM_WORLD_10_V  0x00000001U
+#define WCL_CORE_1_FROM_WORLD_10_S  0
+/** WCL_CORE_1_FROM_ENTRY_10 : R/W; bitpos: [4:1]; default: 0;
+ *  This filed is used to confirm in which entry before enter entry 10
+ */
+#define WCL_CORE_1_FROM_ENTRY_10    0x0000000FU
+#define WCL_CORE_1_FROM_ENTRY_10_M  (WCL_CORE_1_FROM_ENTRY_10_V << WCL_CORE_1_FROM_ENTRY_10_S)
+#define WCL_CORE_1_FROM_ENTRY_10_V  0x0000000FU
+#define WCL_CORE_1_FROM_ENTRY_10_S  1
+/** WCL_CORE_1_CURRENT_10 : R/W; bitpos: [5]; default: 0;
+ *  This bit is used to confirm whether the current state is in entry 10
+ */
+#define WCL_CORE_1_CURRENT_10    (BIT(5))
+#define WCL_CORE_1_CURRENT_10_M  (WCL_CORE_1_CURRENT_10_V << WCL_CORE_1_CURRENT_10_S)
+#define WCL_CORE_1_CURRENT_10_V  0x00000001U
+#define WCL_CORE_1_CURRENT_10_S  5
+
+/** WCL_Core_1_STATUSTABLE11_REG register
+ *  Status register of world switch of entry 11
+ */
+#define WCL_CORE_1_STATUSTABLE11_REG (DR_REG_WCL_BASE + 0x4a8)
+/** WCL_CORE_1_FROM_WORLD_11 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to confirm world before enter entry 11
+ */
+#define WCL_CORE_1_FROM_WORLD_11    (BIT(0))
+#define WCL_CORE_1_FROM_WORLD_11_M  (WCL_CORE_1_FROM_WORLD_11_V << WCL_CORE_1_FROM_WORLD_11_S)
+#define WCL_CORE_1_FROM_WORLD_11_V  0x00000001U
+#define WCL_CORE_1_FROM_WORLD_11_S  0
+/** WCL_CORE_1_FROM_ENTRY_11 : R/W; bitpos: [4:1]; default: 0;
+ *  This filed is used to confirm in which entry before enter entry 11
+ */
+#define WCL_CORE_1_FROM_ENTRY_11    0x0000000FU
+#define WCL_CORE_1_FROM_ENTRY_11_M  (WCL_CORE_1_FROM_ENTRY_11_V << WCL_CORE_1_FROM_ENTRY_11_S)
+#define WCL_CORE_1_FROM_ENTRY_11_V  0x0000000FU
+#define WCL_CORE_1_FROM_ENTRY_11_S  1
+/** WCL_CORE_1_CURRENT_11 : R/W; bitpos: [5]; default: 0;
+ *  This bit is used to confirm whether the current state is in entry 11
+ */
+#define WCL_CORE_1_CURRENT_11    (BIT(5))
+#define WCL_CORE_1_CURRENT_11_M  (WCL_CORE_1_CURRENT_11_V << WCL_CORE_1_CURRENT_11_S)
+#define WCL_CORE_1_CURRENT_11_V  0x00000001U
+#define WCL_CORE_1_CURRENT_11_S  5
+
+/** WCL_Core_1_STATUSTABLE12_REG register
+ *  Status register of world switch of entry 12
+ */
+#define WCL_CORE_1_STATUSTABLE12_REG (DR_REG_WCL_BASE + 0x4ac)
+/** WCL_CORE_1_FROM_WORLD_12 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to confirm world before enter entry 12
+ */
+#define WCL_CORE_1_FROM_WORLD_12    (BIT(0))
+#define WCL_CORE_1_FROM_WORLD_12_M  (WCL_CORE_1_FROM_WORLD_12_V << WCL_CORE_1_FROM_WORLD_12_S)
+#define WCL_CORE_1_FROM_WORLD_12_V  0x00000001U
+#define WCL_CORE_1_FROM_WORLD_12_S  0
+/** WCL_CORE_1_FROM_ENTRY_12 : R/W; bitpos: [4:1]; default: 0;
+ *  This filed is used to confirm in which entry before enter entry 12
+ */
+#define WCL_CORE_1_FROM_ENTRY_12    0x0000000FU
+#define WCL_CORE_1_FROM_ENTRY_12_M  (WCL_CORE_1_FROM_ENTRY_12_V << WCL_CORE_1_FROM_ENTRY_12_S)
+#define WCL_CORE_1_FROM_ENTRY_12_V  0x0000000FU
+#define WCL_CORE_1_FROM_ENTRY_12_S  1
+/** WCL_CORE_1_CURRENT_12 : R/W; bitpos: [5]; default: 0;
+ *  This bit is used to confirm whether the current state is in entry 12
+ */
+#define WCL_CORE_1_CURRENT_12    (BIT(5))
+#define WCL_CORE_1_CURRENT_12_M  (WCL_CORE_1_CURRENT_12_V << WCL_CORE_1_CURRENT_12_S)
+#define WCL_CORE_1_CURRENT_12_V  0x00000001U
+#define WCL_CORE_1_CURRENT_12_S  5
+
+/** WCL_Core_1_STATUSTABLE13_REG register
+ *  Status register of world switch of entry 13
+ */
+#define WCL_CORE_1_STATUSTABLE13_REG (DR_REG_WCL_BASE + 0x4b0)
+/** WCL_CORE_1_FROM_WORLD_13 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to confirm world before enter entry 13
+ */
+#define WCL_CORE_1_FROM_WORLD_13    (BIT(0))
+#define WCL_CORE_1_FROM_WORLD_13_M  (WCL_CORE_1_FROM_WORLD_13_V << WCL_CORE_1_FROM_WORLD_13_S)
+#define WCL_CORE_1_FROM_WORLD_13_V  0x00000001U
+#define WCL_CORE_1_FROM_WORLD_13_S  0
+/** WCL_CORE_1_FROM_ENTRY_13 : R/W; bitpos: [4:1]; default: 0;
+ *  This filed is used to confirm in which entry before enter entry 13
+ */
+#define WCL_CORE_1_FROM_ENTRY_13    0x0000000FU
+#define WCL_CORE_1_FROM_ENTRY_13_M  (WCL_CORE_1_FROM_ENTRY_13_V << WCL_CORE_1_FROM_ENTRY_13_S)
+#define WCL_CORE_1_FROM_ENTRY_13_V  0x0000000FU
+#define WCL_CORE_1_FROM_ENTRY_13_S  1
+/** WCL_CORE_1_CURRENT_13 : R/W; bitpos: [5]; default: 0;
+ *  This bit is used to confirm whether the current state is in entry 13
+ */
+#define WCL_CORE_1_CURRENT_13    (BIT(5))
+#define WCL_CORE_1_CURRENT_13_M  (WCL_CORE_1_CURRENT_13_V << WCL_CORE_1_CURRENT_13_S)
+#define WCL_CORE_1_CURRENT_13_V  0x00000001U
+#define WCL_CORE_1_CURRENT_13_S  5
+
+/** WCL_Core_1_STATUSTABLE_CURRENT_REG register
+ *  Status register of statustable current
+ */
+#define WCL_CORE_1_STATUSTABLE_CURRENT_REG (DR_REG_WCL_BASE + 0x4fc)
+/** WCL_CORE_1_STATUSTABLE_CURRENT : R/W; bitpos: [13:1]; default: 0;
+ *  This field is used to quickly read and rewrite the current field of all STATUSTABLE
+ *  registers,for example,bit 1 represents the current field of STATUSTABLE1
+ */
+#define WCL_CORE_1_STATUSTABLE_CURRENT    0x00001FFFU
+#define WCL_CORE_1_STATUSTABLE_CURRENT_M  (WCL_CORE_1_STATUSTABLE_CURRENT_V << WCL_CORE_1_STATUSTABLE_CURRENT_S)
+#define WCL_CORE_1_STATUSTABLE_CURRENT_V  0x00001FFFU
+#define WCL_CORE_1_STATUSTABLE_CURRENT_S  1
+
+/** WCL_Core_1_MESSAGE_ADDR_REG register
+ *  Clear writer_buffer write address configuration register
+ */
+#define WCL_CORE_1_MESSAGE_ADDR_REG (DR_REG_WCL_BASE + 0x500)
+/** WCL_CORE_1_MESSAGE_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  This field is used to set address that need to write when enter WORLD0
+ */
+#define WCL_CORE_1_MESSAGE_ADDR    0xFFFFFFFFU
+#define WCL_CORE_1_MESSAGE_ADDR_M  (WCL_CORE_1_MESSAGE_ADDR_V << WCL_CORE_1_MESSAGE_ADDR_S)
+#define WCL_CORE_1_MESSAGE_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_1_MESSAGE_ADDR_S  0
+
+/** WCL_Core_1_MESSAGE_MAX_REG register
+ *  Clear writer_buffer write number configuration register
+ */
+#define WCL_CORE_1_MESSAGE_MAX_REG (DR_REG_WCL_BASE + 0x504)
+/** WCL_CORE_1_MESSAGE_MAX : R/W; bitpos: [3:0]; default: 0;
+ *  This filed is used to set the max value of clear write_buffer
+ */
+#define WCL_CORE_1_MESSAGE_MAX    0x0000000FU
+#define WCL_CORE_1_MESSAGE_MAX_M  (WCL_CORE_1_MESSAGE_MAX_V << WCL_CORE_1_MESSAGE_MAX_S)
+#define WCL_CORE_1_MESSAGE_MAX_V  0x0000000FU
+#define WCL_CORE_1_MESSAGE_MAX_S  0
+
+/** WCL_Core_1_MESSAGE_PHASE_REG register
+ *  Clear writer_buffer status register
+ */
+#define WCL_CORE_1_MESSAGE_PHASE_REG (DR_REG_WCL_BASE + 0x508)
+/** WCL_CORE_1_MESSAGE_MATCH : RO; bitpos: [0]; default: 0;
+ *  This bit indicates whether the check is successful
+ */
+#define WCL_CORE_1_MESSAGE_MATCH    (BIT(0))
+#define WCL_CORE_1_MESSAGE_MATCH_M  (WCL_CORE_1_MESSAGE_MATCH_V << WCL_CORE_1_MESSAGE_MATCH_S)
+#define WCL_CORE_1_MESSAGE_MATCH_V  0x00000001U
+#define WCL_CORE_1_MESSAGE_MATCH_S  0
+/** WCL_CORE_1_MESSAGE_EXPECT : RO; bitpos: [4:1]; default: 0;
+ *  This field indicates the data to be written next time
+ */
+#define WCL_CORE_1_MESSAGE_EXPECT    0x0000000FU
+#define WCL_CORE_1_MESSAGE_EXPECT_M  (WCL_CORE_1_MESSAGE_EXPECT_V << WCL_CORE_1_MESSAGE_EXPECT_S)
+#define WCL_CORE_1_MESSAGE_EXPECT_V  0x0000000FU
+#define WCL_CORE_1_MESSAGE_EXPECT_S  1
+/** WCL_CORE_1_MESSAGE_DATAPHASE : RO; bitpos: [5]; default: 0;
+ *  If this bit is 1, it means that is checking clear write_buffer operation, and is
+ *  checking data
+ */
+#define WCL_CORE_1_MESSAGE_DATAPHASE    (BIT(5))
+#define WCL_CORE_1_MESSAGE_DATAPHASE_M  (WCL_CORE_1_MESSAGE_DATAPHASE_V << WCL_CORE_1_MESSAGE_DATAPHASE_S)
+#define WCL_CORE_1_MESSAGE_DATAPHASE_V  0x00000001U
+#define WCL_CORE_1_MESSAGE_DATAPHASE_S  5
+/** WCL_CORE_1_MESSAGE_ADDRESSPHASE : RO; bitpos: [6]; default: 0;
+ *  If this bit is 1, it means that is checking clear write_buffer operation, and is
+ *  checking address.
+ */
+#define WCL_CORE_1_MESSAGE_ADDRESSPHASE    (BIT(6))
+#define WCL_CORE_1_MESSAGE_ADDRESSPHASE_M  (WCL_CORE_1_MESSAGE_ADDRESSPHASE_V << WCL_CORE_1_MESSAGE_ADDRESSPHASE_S)
+#define WCL_CORE_1_MESSAGE_ADDRESSPHASE_V  0x00000001U
+#define WCL_CORE_1_MESSAGE_ADDRESSPHASE_S  6
+
+/** WCL_Core_1_World_TRIGGER_ADDR_REG register
+ *  Core_1 trigger address configuration Register
+ */
+#define WCL_CORE_1_WORLD_TRIGGER_ADDR_REG (DR_REG_WCL_BASE + 0x540)
+/** WCL_CORE_1_WORLD_TRIGGER_ADDR : RW; bitpos: [31:0]; default: 0;
+ *  This field is used to configure the entry address from WORLD0 to WORLD1,when the
+ *  CPU executes to this address,switch to WORLD1
+ */
+#define WCL_CORE_1_WORLD_TRIGGER_ADDR    0xFFFFFFFFU
+#define WCL_CORE_1_WORLD_TRIGGER_ADDR_M  (WCL_CORE_1_WORLD_TRIGGER_ADDR_V << WCL_CORE_1_WORLD_TRIGGER_ADDR_S)
+#define WCL_CORE_1_WORLD_TRIGGER_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_1_WORLD_TRIGGER_ADDR_S  0
+
+/** WCL_Core_1_World_PREPARE_REG register
+ *  Core_1 prepare world configuration Register
+ */
+#define WCL_CORE_1_WORLD_PREPARE_REG (DR_REG_WCL_BASE + 0x544)
+/** WCL_CORE_1_WORLD_PREPARE : R/W; bitpos: [1:0]; default: 0;
+ *  This field to used to set world to enter,2'b01 means WORLD0, 2'b10 means WORLD1
+ */
+#define WCL_CORE_1_WORLD_PREPARE    0x00000003U
+#define WCL_CORE_1_WORLD_PREPARE_M  (WCL_CORE_1_WORLD_PREPARE_V << WCL_CORE_1_WORLD_PREPARE_S)
+#define WCL_CORE_1_WORLD_PREPARE_V  0x00000003U
+#define WCL_CORE_1_WORLD_PREPARE_S  0
+
+/** WCL_Core_1_World_UPDATE_REG register
+ *  Core_1 configuration update register
+ */
+#define WCL_CORE_1_WORLD_UPDATE_REG (DR_REG_WCL_BASE + 0x548)
+/** WCL_CORE_1_UPDATE : WO; bitpos: [31:0]; default: 0;
+ *  This field is used to update configuration completed, can write any value,the
+ *  hardware only checks the write operation of this register and does not case about
+ *  its value
+ */
+#define WCL_CORE_1_UPDATE    0xFFFFFFFFU
+#define WCL_CORE_1_UPDATE_M  (WCL_CORE_1_UPDATE_V << WCL_CORE_1_UPDATE_S)
+#define WCL_CORE_1_UPDATE_V  0xFFFFFFFFU
+#define WCL_CORE_1_UPDATE_S  0
+
+/** WCL_Core_1_World_Cancel_REG register
+ *  Core_1 configuration cancel register
+ */
+#define WCL_CORE_1_WORLD_CANCEL_REG (DR_REG_WCL_BASE + 0x54c)
+/** WCL_CORE_1_WORLD_CANCEL : WO; bitpos: [31:0]; default: 0;
+ *  This field is used to cancel switch world configuration,if the trigger address and
+ *  update configuration complete,can use this register to cancel world switch. can
+ *  write any value, the hardware only checks the write operation of this register and
+ *  does not case about its value
+ */
+#define WCL_CORE_1_WORLD_CANCEL    0xFFFFFFFFU
+#define WCL_CORE_1_WORLD_CANCEL_M  (WCL_CORE_1_WORLD_CANCEL_V << WCL_CORE_1_WORLD_CANCEL_S)
+#define WCL_CORE_1_WORLD_CANCEL_V  0xFFFFFFFFU
+#define WCL_CORE_1_WORLD_CANCEL_S  0
+
+/** WCL_Core_1_World_IRam0_REG register
+ *  Core_1 Iram0 world register
+ */
+#define WCL_CORE_1_WORLD_IRAM0_REG (DR_REG_WCL_BASE + 0x550)
+/** WCL_CORE_1_WORLD_IRAM0 : R/W; bitpos: [1:0]; default: 0;
+ *  this field is used to read current world of Iram0 bus
+ */
+#define WCL_CORE_1_WORLD_IRAM0    0x00000003U
+#define WCL_CORE_1_WORLD_IRAM0_M  (WCL_CORE_1_WORLD_IRAM0_V << WCL_CORE_1_WORLD_IRAM0_S)
+#define WCL_CORE_1_WORLD_IRAM0_V  0x00000003U
+#define WCL_CORE_1_WORLD_IRAM0_S  0
+
+/** WCL_Core_1_World_DRam0_PIF_REG register
+ *  Core_1 dram0 and PIF world register
+ */
+#define WCL_CORE_1_WORLD_DRAM0_PIF_REG (DR_REG_WCL_BASE + 0x554)
+/** WCL_CORE_1_WORLD_DRAM0_PIF : R/W; bitpos: [1:0]; default: 0;
+ *  this field is used to read current world of Dram0 bus and PIF bus
+ */
+#define WCL_CORE_1_WORLD_DRAM0_PIF    0x00000003U
+#define WCL_CORE_1_WORLD_DRAM0_PIF_M  (WCL_CORE_1_WORLD_DRAM0_PIF_V << WCL_CORE_1_WORLD_DRAM0_PIF_S)
+#define WCL_CORE_1_WORLD_DRAM0_PIF_V  0x00000003U
+#define WCL_CORE_1_WORLD_DRAM0_PIF_S  0
+
+/** WCL_Core_1_World_Phase_REG register
+ *  Core_0 world status register
+ */
+#define WCL_CORE_1_WORLD_PHASE_REG (DR_REG_WCL_BASE + 0x558)
+/** WCL_CORE_1_WORLD_PHASE : RO; bitpos: [0]; default: 0;
+ *  This bit indicates whether is preparing to switch to WORLD1,1 means value.
+ */
+#define WCL_CORE_1_WORLD_PHASE    (BIT(0))
+#define WCL_CORE_1_WORLD_PHASE_M  (WCL_CORE_1_WORLD_PHASE_V << WCL_CORE_1_WORLD_PHASE_S)
+#define WCL_CORE_1_WORLD_PHASE_V  0x00000001U
+#define WCL_CORE_1_WORLD_PHASE_S  0
+
+/** WCL_Core_1_NMI_MASK_ENABLE_REG register
+ *  Core_1 NMI mask enable register
+ */
+#define WCL_CORE_1_NMI_MASK_ENABLE_REG (DR_REG_WCL_BASE + 0x580)
+/** WCL_CORE_1_NMI_MASK_ENABLE : WO; bitpos: [31:0]; default: 0;
+ *  this field is used to set NMI mask, it can write any value, when write this
+ *  register,the hardware start masking NMI interrupt
+ */
+#define WCL_CORE_1_NMI_MASK_ENABLE    0xFFFFFFFFU
+#define WCL_CORE_1_NMI_MASK_ENABLE_M  (WCL_CORE_1_NMI_MASK_ENABLE_V << WCL_CORE_1_NMI_MASK_ENABLE_S)
+#define WCL_CORE_1_NMI_MASK_ENABLE_V  0xFFFFFFFFU
+#define WCL_CORE_1_NMI_MASK_ENABLE_S  0
+
+/** WCL_Core_1_NMI_MASK_TRIGGER_ADDR_REG register
+ *  Core_1 NMI mask trigger addr register
+ */
+#define WCL_CORE_1_NMI_MASK_TRIGGER_ADDR_REG (DR_REG_WCL_BASE + 0x584)
+/** WCL_CORE_1_NMI_MASK_TRIGGER_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  this field to used to set trigger address
+ */
+#define WCL_CORE_1_NMI_MASK_TRIGGER_ADDR    0xFFFFFFFFU
+#define WCL_CORE_1_NMI_MASK_TRIGGER_ADDR_M  (WCL_CORE_1_NMI_MASK_TRIGGER_ADDR_V << WCL_CORE_1_NMI_MASK_TRIGGER_ADDR_S)
+#define WCL_CORE_1_NMI_MASK_TRIGGER_ADDR_V  0xFFFFFFFFU
+#define WCL_CORE_1_NMI_MASK_TRIGGER_ADDR_S  0
+
+/** WCL_Core_1_NMI_MASK_DISABLE_REG register
+ *  Core_1 NMI mask disable register
+ */
+#define WCL_CORE_1_NMI_MASK_DISABLE_REG (DR_REG_WCL_BASE + 0x588)
+/** WCL_CORE_1_NMI_MASK_DISABLE : WO; bitpos: [31:0]; default: 0;
+ *  this field is used to disable NMI mask, it will not take effect immediately,only
+ *  when the CPU executes to the trigger address will it start to cancel NMI mask
+ */
+#define WCL_CORE_1_NMI_MASK_DISABLE    0xFFFFFFFFU
+#define WCL_CORE_1_NMI_MASK_DISABLE_M  (WCL_CORE_1_NMI_MASK_DISABLE_V << WCL_CORE_1_NMI_MASK_DISABLE_S)
+#define WCL_CORE_1_NMI_MASK_DISABLE_V  0xFFFFFFFFU
+#define WCL_CORE_1_NMI_MASK_DISABLE_S  0
+
+/** WCL_Core_1_NMI_MASK_CANCLE_REG register
+ *  Core_1 NMI mask disable register
+ */
+#define WCL_CORE_1_NMI_MASK_CANCLE_REG (DR_REG_WCL_BASE + 0x58c)
+/** WCL_CORE_1_NMI_MASK_CANCEL : WO; bitpos: [31:0]; default: 0;
+ *  this field is used to cancel NMI mask disable function.
+ */
+#define WCL_CORE_1_NMI_MASK_CANCEL    0xFFFFFFFFU
+#define WCL_CORE_1_NMI_MASK_CANCEL_M  (WCL_CORE_1_NMI_MASK_CANCEL_V << WCL_CORE_1_NMI_MASK_CANCEL_S)
+#define WCL_CORE_1_NMI_MASK_CANCEL_V  0xFFFFFFFFU
+#define WCL_CORE_1_NMI_MASK_CANCEL_S  0
+
+/** WCL_Core_1_NMI_MASK_REG register
+ *  Core_1 NMI mask register
+ */
+#define WCL_CORE_1_NMI_MASK_REG (DR_REG_WCL_BASE + 0x590)
+/** WCL_CORE_1_NMI_MASK : R/W; bitpos: [0]; default: 0;
+ *  this bit is used to mask NMI interrupt,it can directly mask NMI interrupt
+ */
+#define WCL_CORE_1_NMI_MASK    (BIT(0))
+#define WCL_CORE_1_NMI_MASK_M  (WCL_CORE_1_NMI_MASK_V << WCL_CORE_1_NMI_MASK_S)
+#define WCL_CORE_1_NMI_MASK_V  0x00000001U
+#define WCL_CORE_1_NMI_MASK_S  0
+
+/** WCL_Core_1_NMI_MASK_PHASE_REG register
+ *  Core_1 NMI mask phase register
+ */
+#define WCL_CORE_1_NMI_MASK_PHASE_REG (DR_REG_WCL_BASE + 0x594)
+/** WCL_CORE_1_NMI_MASK_PHASE : RO; bitpos: [0]; default: 0;
+ *  this bit is used to indicates whether the NMI interrupt is being masked, 1 means
+ *  NMI interrupt is being masked
+ */
+#define WCL_CORE_1_NMI_MASK_PHASE    (BIT(0))
+#define WCL_CORE_1_NMI_MASK_PHASE_M  (WCL_CORE_1_NMI_MASK_PHASE_V << WCL_CORE_1_NMI_MASK_PHASE_S)
+#define WCL_CORE_1_NMI_MASK_PHASE_V  0x00000001U
+#define WCL_CORE_1_NMI_MASK_PHASE_S  0
 
 #ifdef __cplusplus
 }
 #endif
-
-
-
-#endif /*_SOC_WORLD_CONTROLLER_REG_H_ */
diff --git a/components/soc/esp32s3/include/soc/world_controller_struct.h b/components/soc/esp32s3/include/soc/world_controller_struct.h
index 0791caf4b8..80f6661b35 100644
--- a/components/soc/esp32s3/include/soc/world_controller_struct.h
+++ b/components/soc/esp32s3/include/soc/world_controller_struct.h
@@ -1,7 +1,7 @@
-/*
- * SPDX-FileCopyrightText: 2017-2022 Espressif Systems (Shanghai) CO LTD
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
  *
- * SPDX-License-Identifier: Apache-2.0
+ *  SPDX-License-Identifier: Apache-2.0
  */
 #pragma once
 
@@ -10,773 +10,1572 @@
 extern "C" {
 #endif
 
-typedef volatile struct world_controller_dev_s {
-    uint32_t wcl_core_0_entry_1_addr;
-    uint32_t wcl_core_0_entry_2_addr;
-    uint32_t wcl_core_0_entry_3_addr;
-    uint32_t wcl_core_0_entry_4_addr;
-    uint32_t wcl_core_0_entry_5_addr;
-    uint32_t wcl_core_0_entry_6_addr;
-    uint32_t wcl_core_0_entry_7_addr;
-    uint32_t wcl_core_0_entry_8_addr;
-    uint32_t wcl_core_0_entry_9_addr;
-    uint32_t wcl_core_0_entry_10_addr;
-    uint32_t wcl_core_0_entry_11_addr;
-    uint32_t wcl_core_0_entry_12_addr;
-    uint32_t wcl_core_0_entry_13_addr;
-    uint32_t reserved_34;
-    uint32_t reserved_38;
-    uint32_t reserved_3c;
-    uint32_t reserved_40;
-    uint32_t reserved_44;
-    uint32_t reserved_48;
-    uint32_t reserved_4c;
-    uint32_t reserved_50;
-    uint32_t reserved_54;
-    uint32_t reserved_58;
-    uint32_t reserved_5c;
-    uint32_t reserved_60;
-    uint32_t reserved_64;
-    uint32_t reserved_68;
-    uint32_t reserved_6c;
-    uint32_t reserved_70;
-    uint32_t reserved_74;
-    uint32_t reserved_78;
-    union {
-        struct {
-            uint32_t reserved0                     :    1;
-            uint32_t reg_core_0_entry_check        :    13;  /*This filed is used to enable entry address check */
-            uint32_t reserved14                    :    18;  /*reserved*/
-        };
-        uint32_t val;
-    } wcl_core_0_entry_check;
-    uint32_t reserved_80;
-    uint32_t reserved_84;
-    uint32_t reserved_88;
-    uint32_t reserved_8c;
-    uint32_t reserved_90;
-    uint32_t reserved_94;
-    uint32_t reserved_98;
-    uint32_t reserved_9c;
-    uint32_t reserved_a0;
-    uint32_t reserved_a4;
-    uint32_t reserved_a8;
-    uint32_t reserved_ac;
-    uint32_t reserved_b0;
-    uint32_t reserved_b4;
-    uint32_t reserved_b8;
-    uint32_t reserved_bc;
-    uint32_t reserved_c0;
-    uint32_t reserved_c4;
-    uint32_t reserved_c8;
-    uint32_t reserved_cc;
-    uint32_t reserved_d0;
-    uint32_t reserved_d4;
-    uint32_t reserved_d8;
-    uint32_t reserved_dc;
-    uint32_t reserved_e0;
-    uint32_t reserved_e4;
-    uint32_t reserved_e8;
-    uint32_t reserved_ec;
-    uint32_t reserved_f0;
-    uint32_t reserved_f4;
-    uint32_t reserved_f8;
-    uint32_t reserved_fc;
-    uint32_t wcl_core_0_message_addr;
-    union {
-        struct {
-            uint32_t reg_core_0_message_max        :    4;  /*This filed is used to set the max value of clear write_buffer*/
-            uint32_t reserved4                     :    28;
-        };
-        uint32_t val;
-    } wcl_core_0_message_max;
-    union {
-        struct {
-            uint32_t reg_core_0_from_world_1       :    1;  /*This bit is used to confirm world before enter entry 1 */
-            uint32_t reg_core_0_from_entry_1       :    4;  /*This filed is used to confirm in which entry before enter entry 1*/
-            uint32_t reg_core_0_current_1          :    1;  /*This bit is used to confirm whether the current state is in entry 1 */
-            uint32_t reserved6                     :    26;
-        };
-        uint32_t val;
-    } wcl_core_0_statustable1;
-    union {
-        struct {
-            uint32_t reg_core_0_from_world_2       :    1;  /*This bit is used to confirm world before enter entry 2 */
-            uint32_t reg_core_0_from_entry_2       :    4;  /*This filed is used to confirm in which entry before enter entry 2*/
-            uint32_t reg_core_0_current_2          :    1;  /*This bit is used to confirm whether the current state is in entry 2 */
-            uint32_t reserved6                     :    26;
-        };
-        uint32_t val;
-    } wcl_core_0_statustable2;
-    union {
-        struct {
-            uint32_t reg_core_0_from_world_3       :    1;  /*This bit is used to confirm world before enter entry 3 */
-            uint32_t reg_core_0_from_entry_3       :    4;  /*This filed is used to confirm in which entry before enter entry 3*/
-            uint32_t reg_core_0_current_3          :    1;  /*This bit is used to confirm whether the current state is in entry 3 */
-            uint32_t reserved6                     :    26;
-        };
-        uint32_t val;
-    } wcl_core_0_statustable3;
-    union {
-        struct {
-            uint32_t reg_core_0_from_world_4       :    1;  /*This bit is used to confirm world before enter entry 4 */
-            uint32_t reg_core_0_from_entry_4       :    4;  /*This filed is used to confirm in which entry before enter entry 4*/
-            uint32_t reg_core_0_current_4          :    1;  /*This bit is used to confirm whether the current state is in entry 4 */
-            uint32_t reserved6                     :    26;
-        };
-        uint32_t val;
-    } wcl_core_0_statustable4;
-    union {
-        struct {
-            uint32_t reg_core_0_from_world_5       :    1;  /*This bit is used to confirm world before enter entry 5 */
-            uint32_t reg_core_0_from_entry_5       :    4;  /*This filed is used to confirm in which entry before enter entry 5*/
-            uint32_t reg_core_0_current_5          :    1;  /*This bit is used to confirm whether the current state is in entry 5 */
-            uint32_t reserved6                     :    26;
-        };
-        uint32_t val;
-    } wcl_core_0_statustable5;
-    union {
-        struct {
-            uint32_t reg_core_0_from_world_6       :    1;  /*This bit is used to confirm world before enter entry 6 */
-            uint32_t reg_core_0_from_entry_6       :    4;  /*This filed is used to confirm in which entry before enter entry 6*/
-            uint32_t reg_core_0_current_6          :    1;  /*This bit is used to confirm whether the current state is in entry 6 */
-            uint32_t reserved6                     :    26;
-        };
-        uint32_t val;
-    } wcl_core_0_statustable6;
-    union {
-        struct {
-            uint32_t reg_core_0_from_world_7       :    1;  /*This bit is used to confirm world before enter entry 7 */
-            uint32_t reg_core_0_from_entry_7       :    4;  /*This filed is used to confirm in which entry before enter entry 7*/
-            uint32_t reg_core_0_current_7          :    1;  /*This bit is used to confirm whether the current state is in entry 7 */
-            uint32_t reserved6                     :    26;
-        };
-        uint32_t val;
-    } wcl_core_0_statustable7;
-    union {
-        struct {
-            uint32_t reg_core_0_from_world_8       :    1;  /*This bit is used to confirm world before enter entry 8 */
-            uint32_t reg_core_0_from_entry_8       :    4;  /*This filed is used to confirm in which entry before enter entry 8*/
-            uint32_t reg_core_0_current_8          :    1;  /*This bit is used to confirm whether the current state is in entry 8 */
-            uint32_t reserved6                     :    26;
-        };
-        uint32_t val;
-    } wcl_core_0_statustable8;
-    union {
-        struct {
-            uint32_t reg_core_0_from_world_9       :    1;  /*This bit is used to confirm world before enter entry 9 */
-            uint32_t reg_core_0_from_entry_9       :    4;  /*This filed is used to confirm in which entry before enter entry 9*/
-            uint32_t reg_core_0_current_9          :    1;  /*This bit is used to confirm whether the current state is in entry 9 */
-            uint32_t reserved6                     :    26;
-        };
-        uint32_t val;
-    } wcl_core_0_statustable9;
-    union {
-        struct {
-            uint32_t reg_core_0_from_world_10      :    1;  /*This bit is used to confirm world before enter entry 10 */
-            uint32_t reg_core_0_from_entry_10      :    4;  /*This filed is used to confirm in which entry before enter entry 10*/
-            uint32_t reg_core_0_current_10         :    1;  /*This bit is used to confirm whether the current state is in entry 10 */
-            uint32_t reserved6                     :    26;
-        };
-        uint32_t val;
-    } wcl_core_0_statustable10;
-    union {
-        struct {
-            uint32_t reg_core_0_from_world_11      :    1;  /*This bit is used to confirm world before enter entry 11 */
-            uint32_t reg_core_0_from_entry_11      :    4;  /*This filed is used to confirm in which entry before enter entry 11*/
-            uint32_t reg_core_0_current_11         :    1;  /*This bit is used to confirm whether the current state is in entry 11 */
-            uint32_t reserved6                     :    26;
-        };
-        uint32_t val;
-    } wcl_core_0_statustable11;
-    union {
-        struct {
-            uint32_t core_0_from_world_12          :    1;  /*This bit is used to confirm world before enter entry 12 */
-            uint32_t core_0_from_entry_12          :    4;  /*This filed is used to confirm in which entry before enter entry 12*/
-            uint32_t core_0_current_12             :    1;  /*This bit is used to confirm whether the current state is in entry 12 */
-            uint32_t reserved6                     :    26;
-        };
-        uint32_t val;
-    } wcl_core_0_statustable12;
-    union {
-        struct {
-            uint32_t reg_core_0_from_world_13      :    1;  /*This bit is used to confirm world before enter entry 13 */
-            uint32_t reg_core_0_from_entry_13      :    4;  /*This filed is used to confirm in which entry before enter entry 13*/
-            uint32_t reg_core_0_current_13         :    1;  /*This bit is used to confirm whether the current state is in entry 13 */
-            uint32_t reserved6                     :    26;
-        };
-        uint32_t val;
-    } wcl_core_0_statustable13;
-    uint32_t reserved_b4;
-    uint32_t reserved_b8;
-    uint32_t reserved_bc;
-    uint32_t reserved_c0;
-    uint32_t reserved_c4;
-    uint32_t reserved_c8;
-    uint32_t reserved_cc;
-    uint32_t reserved_d0;
-    uint32_t reserved_d4;
-    uint32_t reserved_d8;
-    uint32_t reserved_dc;
-    uint32_t reserved_e0;
-    uint32_t reserved_e4;
-    uint32_t reserved_e8;
-    uint32_t reserved_ec;
-    uint32_t reserved_f0;
-    uint32_t reserved_f4;
-    uint32_t reserved_f8;
-    union {
-        struct {
-            uint32_t reserved0                     :    1;
-            uint32_t reg_core_0_statustable_current:    13;  /*This field is used to quickly read and rewrite the current field of all STATUSTABLE registers.For example*/
-            uint32_t reserved14                    :    18;
-        };
-        uint32_t val;
-    } wcl_core_0_statustable_current;
-    uint32_t reserved_100;
-    uint32_t reserved_104;
-    union {
-        struct {
-            uint32_t reg_core_0_message_match      :    1;  /*This bit indicates whether the check is successful*/
-            uint32_t reg_core_0_message_expect     :    4;  /*This field indicates the data to be written next time*/
-            uint32_t reg_core_0_message_dataphase  :    1;  /*If this bit is 1*/
-            uint32_t reg_core_0_message_addressphase:    1;  /*If this bit is 1*/
-            uint32_t reserved7                     :    25;
-        };
-        uint32_t val;
-    } wcl_core_0_message_phase;
-    uint32_t reserved_10c;
-    uint32_t reserved_110;
-    uint32_t reserved_114;
-    uint32_t reserved_118;
-    uint32_t reserved_11c;
-    uint32_t reserved_120;
-    uint32_t reserved_124;
-    uint32_t reserved_128;
-    uint32_t reserved_12c;
-    uint32_t reserved_130;
-    uint32_t reserved_134;
-    uint32_t reserved_138;
-    uint32_t reserved_13c;
-    uint32_t wcl_core_0_world_trigger_addr;
-    union {
-        struct {
-            uint32_t reg_core_0_world_prepare      :    2;  /*This field to used to set world to enter*/
-            uint32_t reserved2                     :    30;
-        };
-        uint32_t val;
-    } wcl_core_0_world_prepare;
-    uint32_t wcl_core_0_world_update;
-    uint32_t wcl_core_0_world_cancel;
-    union {
-        struct {
-            uint32_t reg_core_0_world_iram0        :    2;  /*this field is used to read current world of Iram0 bus*/
-            uint32_t reserved2                     :    30;
-        };
-        uint32_t val;
-    } wcl_core_0_world_iram0;
-    union {
-        struct {
-            uint32_t reg_core_0_world_dram0_pif    :    2;  /*this field is used to read current world of Dram0 bus and PIF bus*/
-            uint32_t reserved2                     :    30;
-        };
-        uint32_t val;
-    } wcl_core_0_world_dram0_pif;
-    union {
-        struct {
-            uint32_t reg_core_0_world_phase        :    1;  /*This bit indicates whether is preparing to switch to WORLD1*/
-            uint32_t reserved1                     :    31;
-        };
-        uint32_t val;
-    } wcl_core_0_world_phase;
-    uint32_t reserved_15c;
-    uint32_t reserved_160;
-    uint32_t reserved_164;
-    uint32_t reserved_168;
-    uint32_t reserved_16c;
-    uint32_t reserved_170;
-    uint32_t reserved_174;
-    uint32_t reserved_178;
-    uint32_t reserved_17c;
-    uint32_t wcl_core_0_nmi_mask_enable;
-    uint32_t wcl_core_0_nmi_mask_trigger_addr;
-    uint32_t wcl_core_0_nmi_mask_disable;
-    uint32_t wcl_core_0_nmi_mask_cancle;
-    union {
-        struct {
-            uint32_t reg_core_0_nmi_mask           :    1;  /*this bit is used to mask NMI interrupt*/
-            uint32_t reserved1                     :    31;
-        };
-        uint32_t val;
-    } wcl_core_0_nmi_mask;
-    union {
-        struct {
-            uint32_t reg_core_0_nmi_mask_phase     :    1;  /*this bit is used to indicates whether the NMI interrupt is being masked*/
-            uint32_t reserved1                     :    31;
-        };
-        uint32_t val;
-    } wcl_core_0_nmi_mask_phase;
-    uint32_t reserved_198;
-    uint32_t reserved_19c;
-    uint32_t reserved_1a0;
-    uint32_t reserved_1a4;
-    uint32_t reserved_1a8;
-    uint32_t reserved_1ac;
-    uint32_t reserved_1b0;
-    uint32_t reserved_1b4;
-    uint32_t reserved_1b8;
-    uint32_t reserved_1bc;
-    uint32_t reserved_1c0;
-    uint32_t reserved_1c4;
-    uint32_t reserved_1c8;
-    uint32_t reserved_1cc;
-    uint32_t reserved_1d0;
-    uint32_t reserved_1d4;
-    uint32_t reserved_1d8;
-    uint32_t reserved_1dc;
-    uint32_t reserved_1e0;
-    uint32_t reserved_1e4;
-    uint32_t reserved_1e8;
-    uint32_t reserved_1ec;
-    uint32_t reserved_1f0;
-    uint32_t reserved_1f4;
-    uint32_t reserved_1f8;
-    uint32_t reserved_1fc;
-    uint32_t reserved_200;
-    uint32_t reserved_204;
-    uint32_t reserved_208;
-    uint32_t reserved_20c;
-    uint32_t reserved_210;
-    uint32_t reserved_214;
-    uint32_t reserved_218;
-    uint32_t reserved_21c;
-    uint32_t reserved_220;
-    uint32_t reserved_224;
-    uint32_t reserved_228;
-    uint32_t reserved_22c;
-    uint32_t reserved_230;
-    uint32_t reserved_234;
-    uint32_t reserved_238;
-    uint32_t reserved_23c;
-    uint32_t reserved_240;
-    uint32_t reserved_244;
-    uint32_t reserved_248;
-    uint32_t reserved_24c;
-    uint32_t reserved_250;
-    uint32_t reserved_254;
-    uint32_t reserved_258;
-    uint32_t reserved_25c;
-    uint32_t reserved_260;
-    uint32_t reserved_264;
-    uint32_t reserved_268;
-    uint32_t reserved_26c;
-    uint32_t reserved_270;
-    uint32_t reserved_274;
-    uint32_t reserved_278;
-    uint32_t reserved_27c;
-    uint32_t reserved_280;
-    uint32_t reserved_284;
-    uint32_t reserved_288;
-    uint32_t reserved_28c;
-    uint32_t reserved_290;
-    uint32_t reserved_294;
-    uint32_t reserved_298;
-    uint32_t reserved_29c;
-    uint32_t reserved_2a0;
-    uint32_t reserved_2a4;
-    uint32_t reserved_2a8;
-    uint32_t reserved_2ac;
-    uint32_t reserved_2b0;
-    uint32_t reserved_2b4;
-    uint32_t reserved_2b8;
-    uint32_t reserved_2bc;
-    uint32_t reserved_2c0;
-    uint32_t reserved_2c4;
-    uint32_t reserved_2c8;
-    uint32_t reserved_2cc;
-    uint32_t reserved_2d0;
-    uint32_t reserved_2d4;
-    uint32_t reserved_2d8;
-    uint32_t reserved_2dc;
-    uint32_t reserved_2e0;
-    uint32_t reserved_2e4;
-    uint32_t reserved_2e8;
-    uint32_t reserved_2ec;
-    uint32_t reserved_2f0;
-    uint32_t reserved_2f4;
-    uint32_t reserved_2f8;
-    uint32_t reserved_2fc;
-    uint32_t reserved_300;
-    uint32_t reserved_304;
-    uint32_t reserved_308;
-    uint32_t reserved_30c;
-    uint32_t reserved_310;
-    uint32_t reserved_314;
-    uint32_t reserved_318;
-    uint32_t reserved_31c;
-    uint32_t reserved_320;
-    uint32_t reserved_324;
-    uint32_t reserved_328;
-    uint32_t reserved_32c;
-    uint32_t reserved_330;
-    uint32_t reserved_334;
-    uint32_t reserved_338;
-    uint32_t reserved_33c;
-    uint32_t reserved_340;
-    uint32_t reserved_344;
-    uint32_t reserved_348;
-    uint32_t reserved_34c;
-    uint32_t reserved_350;
-    uint32_t reserved_354;
-    uint32_t reserved_358;
-    uint32_t reserved_35c;
-    uint32_t reserved_360;
-    uint32_t reserved_364;
-    uint32_t reserved_368;
-    uint32_t reserved_36c;
-    uint32_t reserved_370;
-    uint32_t reserved_374;
-    uint32_t reserved_378;
-    uint32_t reserved_37c;
-    uint32_t reserved_380;
-    uint32_t reserved_384;
-    uint32_t reserved_388;
-    uint32_t reserved_38c;
-    uint32_t reserved_390;
-    uint32_t reserved_394;
-    uint32_t reserved_398;
-    uint32_t reserved_39c;
-    uint32_t reserved_3a0;
-    uint32_t reserved_3a4;
-    uint32_t reserved_3a8;
-    uint32_t reserved_3ac;
-    uint32_t reserved_3b0;
-    uint32_t reserved_3b4;
-    uint32_t reserved_3b8;
-    uint32_t reserved_3bc;
-    uint32_t reserved_3c0;
-    uint32_t reserved_3c4;
-    uint32_t reserved_3c8;
-    uint32_t reserved_3cc;
-    uint32_t reserved_3d0;
-    uint32_t reserved_3d4;
-    uint32_t reserved_3d8;
-    uint32_t reserved_3dc;
-    uint32_t reserved_3e0;
-    uint32_t reserved_3e4;
-    uint32_t reserved_3e8;
-    uint32_t reserved_3ec;
-    uint32_t reserved_3f0;
-    uint32_t reserved_3f4;
-    uint32_t reserved_3f8;
-    uint32_t reserved_3fc;
-    uint32_t wcl_core_1_entry_1_addr;
-    uint32_t wcl_core_1_entry_2_addr;
-    uint32_t wcl_core_1_entry_3_addr;
-    uint32_t wcl_core_1_entry_4_addr;
-    uint32_t wcl_core_1_entry_5_addr;
-    uint32_t wcl_core_1_entry_6_addr;
-    uint32_t wcl_core_1_entry_7_addr;
-    uint32_t wcl_core_1_entry_8_addr;
-    uint32_t wcl_core_1_entry_9_addr;
-    uint32_t wcl_core_1_entry_10_addr;
-    uint32_t wcl_core_1_entry_11_addr;
-    uint32_t wcl_core_1_entry_12_addr;
-    uint32_t wcl_core_1_entry_13_addr;
-    uint32_t reserved_434;
-    uint32_t reserved_438;
-    uint32_t reserved_43c;
-    uint32_t reserved_440;
-    uint32_t reserved_444;
-    uint32_t reserved_448;
-    uint32_t reserved_44c;
-    uint32_t reserved_450;
-    uint32_t reserved_454;
-    uint32_t reserved_458;
-    uint32_t reserved_45c;
-    uint32_t reserved_460;
-    uint32_t reserved_464;
-    uint32_t reserved_468;
-    uint32_t reserved_46c;
-    uint32_t reserved_470;
-    uint32_t reserved_474;
-    uint32_t reserved_478;
-    union {
-        struct {
-            uint32_t reserved0                     :    1;
-            uint32_t reg_core_1_entry_check        :    13;  /*This filed is used to enable entry address check */
-            uint32_t reserved14                    :    18;  /*reserved*/
-        };
-        uint32_t val;
-    } wcl_core_1_entry_check;
-    uint32_t reserved_480;
-    uint32_t reserved_484;
-    uint32_t reserved_488;
-    uint32_t reserved_48c;
-    uint32_t reserved_490;
-    uint32_t reserved_494;
-    uint32_t reserved_498;
-    uint32_t reserved_49c;
-    uint32_t reserved_4a0;
-    uint32_t reserved_4a4;
-    uint32_t reserved_4a8;
-    uint32_t reserved_4ac;
-    uint32_t reserved_4b0;
-    uint32_t reserved_4b4;
-    uint32_t reserved_4b8;
-    uint32_t reserved_4bc;
-    uint32_t reserved_4c0;
-    uint32_t reserved_4c4;
-    uint32_t reserved_4c8;
-    uint32_t reserved_4cc;
-    uint32_t reserved_4d0;
-    uint32_t reserved_4d4;
-    uint32_t reserved_4d8;
-    uint32_t reserved_4dc;
-    uint32_t reserved_4e0;
-    uint32_t reserved_4e4;
-    uint32_t reserved_4e8;
-    uint32_t reserved_4ec;
-    uint32_t reserved_4f0;
-    uint32_t reserved_4f4;
-    uint32_t reserved_4f8;
-    uint32_t reserved_4fc;
-    uint32_t wcl_core_1_message_addr;
-    union {
-        struct {
-            uint32_t reg_core_1_message_max        :    4;  /*This filed is used to set the max value of clear write_buffer*/
-            uint32_t reserved4                     :    28;
-        };
-        uint32_t val;
-    } wcl_core_1_message_max;
-    union {
-        struct {
-            uint32_t reg_core_1_from_world_1       :    1;  /*This bit is used to confirm world before enter entry 1 */
-            uint32_t reg_core_1_from_entry_1       :    4;  /*This filed is used to confirm in which entry before enter entry 1*/
-            uint32_t reg_core_1_current_1          :    1;  /*This bit is used to confirm whether the current state is in entry 1 */
-            uint32_t reserved6                     :    26;
-        };
-        uint32_t val;
-    } wcl_core_1_statustable1;
-    union {
-        struct {
-            uint32_t reg_core_1_from_world_2       :    1;  /*This bit is used to confirm world before enter entry 2 */
-            uint32_t reg_core_1_from_entry_2       :    4;  /*This filed is used to confirm in which entry before enter entry 2*/
-            uint32_t reg_core_1_current_2          :    1;  /*This bit is used to confirm whether the current state is in entry 2 */
-            uint32_t reserved6                     :    26;
-        };
-        uint32_t val;
-    } wcl_core_1_statustable2;
-    union {
-        struct {
-            uint32_t reg_core_1_from_world_3       :    1;  /*This bit is used to confirm world before enter entry 3 */
-            uint32_t reg_core_1_from_entry_3       :    4;  /*This filed is used to confirm in which entry before enter entry 3*/
-            uint32_t reg_core_1_current_3          :    1;  /*This bit is used to confirm whether the current state is in entry 3 */
-            uint32_t reserved6                     :    26;
-        };
-        uint32_t val;
-    } wcl_core_1_statustable3;
-    union {
-        struct {
-            uint32_t reg_core_1_from_world_4       :    1;  /*This bit is used to confirm world before enter entry 4 */
-            uint32_t reg_core_1_from_entry_4       :    4;  /*This filed is used to confirm in which entry before enter entry 4*/
-            uint32_t reg_core_1_current_4          :    1;  /*This bit is used to confirm whether the current state is in entry 4 */
-            uint32_t reserved6                     :    26;
-        };
-        uint32_t val;
-    } wcl_core_1_statustable4;
-    union {
-        struct {
-            uint32_t reg_core_1_from_world_5       :    1;  /*This bit is used to confirm world before enter entry 5 */
-            uint32_t reg_core_1_from_entry_5       :    4;  /*This filed is used to confirm in which entry before enter entry 5*/
-            uint32_t reg_core_1_current_5          :    1;  /*This bit is used to confirm whether the current state is in entry 5 */
-            uint32_t reserved6                     :    26;
-        };
-        uint32_t val;
-    } wcl_core_1_statustable5;
-    union {
-        struct {
-            uint32_t reg_core_1_from_world_6       :    1;  /*This bit is used to confirm world before enter entry 6 */
-            uint32_t reg_core_1_from_entry_6       :    4;  /*This filed is used to confirm in which entry before enter entry 6*/
-            uint32_t reg_core_1_current_6          :    1;  /*This bit is used to confirm whether the current state is in entry 6 */
-            uint32_t reserved6                     :    26;
-        };
-        uint32_t val;
-    } wcl_core_1_statustable6;
-    union {
-        struct {
-            uint32_t reg_core_1_from_world_7       :    1;  /*This bit is used to confirm world before enter entry 7 */
-            uint32_t reg_core_1_from_entry_7       :    4;  /*This filed is used to confirm in which entry before enter entry 7*/
-            uint32_t reg_core_1_current_7          :    1;  /*This bit is used to confirm whether the current state is in entry 7 */
-            uint32_t reserved6                     :    26;
-        };
-        uint32_t val;
-    } wcl_core_1_statustable7;
-    union {
-        struct {
-            uint32_t reg_core_1_from_world_8       :    1;  /*This bit is used to confirm world before enter entry 8 */
-            uint32_t reg_core_1_from_entry_8       :    4;  /*This filed is used to confirm in which entry before enter entry 8*/
-            uint32_t reg_core_1_current_8          :    1;  /*This bit is used to confirm whether the current state is in entry 8 */
-            uint32_t reserved6                     :    26;
-        };
-        uint32_t val;
-    } wcl_core_1_statustable8;
-    union {
-        struct {
-            uint32_t reg_core_1_from_world_9       :    1;  /*This bit is used to confirm world before enter entry 9 */
-            uint32_t reg_core_1_from_entry_9       :    4;  /*This filed is used to confirm in which entry before enter entry 9*/
-            uint32_t reg_core_1_current_9          :    1;  /*This bit is used to confirm whether the current state is in entry 9 */
-            uint32_t reserved6                     :    26;
-        };
-        uint32_t val;
-    } wcl_core_1_statustable9;
-    union {
-        struct {
-            uint32_t reg_core_1_from_world_10      :    1;  /*This bit is used to confirm world before enter entry 10 */
-            uint32_t reg_core_1_from_entry_10      :    4;  /*This filed is used to confirm in which entry before enter entry 10*/
-            uint32_t reg_core_1_current_10         :    1;  /*This bit is used to confirm whether the current state is in entry 10 */
-            uint32_t reserved6                     :    26;
-        };
-        uint32_t val;
-    } wcl_core_1_statustable10;
-    union {
-        struct {
-            uint32_t reg_core_1_from_world_11      :    1;  /*This bit is used to confirm world before enter entry 11 */
-            uint32_t reg_core_1_from_entry_11      :    4;  /*This filed is used to confirm in which entry before enter entry 11*/
-            uint32_t reg_core_1_current_11         :    1;  /*This bit is used to confirm whether the current state is in entry 11 */
-            uint32_t reserved6                     :    26;
-        };
-        uint32_t val;
-    } wcl_core_1_statustable11;
-    union {
-        struct {
-            uint32_t core_1_from_world_12          :    1;  /*This bit is used to confirm world before enter entry 12 */
-            uint32_t core_1_from_entry_12          :    4;  /*This filed is used to confirm in which entry before enter entry 12*/
-            uint32_t core_1_current_12             :    1;  /*This bit is used to confirm whether the current state is in entry 12 */
-            uint32_t reserved6                     :    26;
-        };
-        uint32_t val;
-    } wcl_core_1_statustable12;
-    union {
-        struct {
-            uint32_t reg_core_1_from_world_13      :    1;  /*This bit is used to confirm world before enter entry 13 */
-            uint32_t reg_core_1_from_entry_13      :    4;  /*This filed is used to confirm in which entry before enter entry 13*/
-            uint32_t reg_core_1_current_13         :    1;  /*This bit is used to confirm whether the current state is in entry 13 */
-            uint32_t reserved6                     :    26;
-        };
-        uint32_t val;
-    } wcl_core_1_statustable13;
-    uint32_t reserved_4b4;
-    uint32_t reserved_4b8;
-    uint32_t reserved_4bc;
-    uint32_t reserved_4c0;
-    uint32_t reserved_4c4;
-    uint32_t reserved_4c8;
-    uint32_t reserved_4cc;
-    uint32_t reserved_4d0;
-    uint32_t reserved_4d4;
-    uint32_t reserved_4d8;
-    uint32_t reserved_4dc;
-    uint32_t reserved_4e0;
-    uint32_t reserved_4e4;
-    uint32_t reserved_4e8;
-    uint32_t reserved_4ec;
-    uint32_t reserved_4f0;
-    uint32_t reserved_4f4;
-    uint32_t reserved_4f8;
-    union {
-        struct {
-            uint32_t reserved0                     :    1;
-            uint32_t reg_core_1_statustable_current:    13;  /*This field is used to quickly read and rewrite the current field of all STATUSTABLE registers.For example*/
-            uint32_t reserved14                    :    18;
-        };
-        uint32_t val;
-    } wcl_core_1_statustable_current;
-    uint32_t reserved_500;
-    uint32_t reserved_504;
-    union {
-        struct {
-            uint32_t reg_core_1_message_match      :    1;  /*This bit indicates whether the check is successful*/
-            uint32_t reg_core_1_message_expect     :    4;  /*This field indicates the data to be written next time*/
-            uint32_t reg_core_1_message_dataphase  :    1;  /*If this bit is 1*/
-            uint32_t reg_core_1_message_addressphase:    1;  /*If this bit is 1*/
-            uint32_t reserved7                     :    25;
-        };
-        uint32_t val;
-    } wcl_core_1_message_phase;
-    uint32_t reserved_50c;
-    uint32_t reserved_510;
-    uint32_t reserved_514;
-    uint32_t reserved_518;
-    uint32_t reserved_51c;
-    uint32_t reserved_520;
-    uint32_t reserved_524;
-    uint32_t reserved_528;
-    uint32_t reserved_52c;
-    uint32_t reserved_530;
-    uint32_t reserved_534;
-    uint32_t reserved_538;
-    uint32_t reserved_53c;
-    uint32_t wcl_core_1_world_trigger_addr;
-    union {
-        struct {
-            uint32_t reg_core_1_world_prepare      :    2;  /*This field to used to set world to enter*/
-            uint32_t reserved2                     :    30;
-        };
-        uint32_t val;
-    } wcl_core_1_world_prepare;
-    uint32_t wcl_core_1_world_update;
-    uint32_t wcl_core_1_world_cancel;
-    union {
-        struct {
-            uint32_t reg_core_1_world_iram0        :    2;  /*this field is used to read current world of Iram0 bus*/
-            uint32_t reserved2                     :    30;
-        };
-        uint32_t val;
-    } wcl_core_1_world_iram0;
-    union {
-        struct {
-            uint32_t reg_core_1_world_dram0_pif    :    2;  /*this field is used to read current world of Dram0 bus and PIF bus*/
-            uint32_t reserved2                     :    30;
-        };
-        uint32_t val;
-    } wcl_core_1_world_dram0_pif;
-    union {
-        struct {
-            uint32_t reg_core_1_world_phase        :    1;  /*This bit indicates whether is preparing to switch to WORLD1*/
-            uint32_t reserved1                     :    31;
-        };
-        uint32_t val;
-    } wcl_core_1_world_phase;
-    uint32_t reserved_55c;
-    uint32_t reserved_560;
-    uint32_t reserved_564;
-    uint32_t reserved_568;
-    uint32_t reserved_56c;
-    uint32_t reserved_570;
-    uint32_t reserved_574;
-    uint32_t reserved_578;
-    uint32_t reserved_57c;
-    uint32_t wcl_core_1_nmi_mask_enable;
-    uint32_t wcl_core_1_nmi_mask_trigger_addr;
-    uint32_t wcl_core_1_nmi_mask_disable;
-    uint32_t wcl_core_1_nmi_mask_cancle;
-    union {
-        struct {
-            uint32_t reg_core_1_nmi_mask           :    1;  /*this bit is used to mask NMI interrupt*/
-            uint32_t reserved1                     :    31;
-        };
-        uint32_t val;
-    } wcl_core_1_nmi_mask;
-    union {
-        struct {
-            uint32_t reg_core_1_nmi_mask_phase     :    1;  /*this bit is used to indicates whether the NMI interrupt is being masked*/
-            uint32_t reserved1                     :    31;
-        };
-        uint32_t val;
-    } wcl_core_1_nmi_mask_phase;
-} world_controller_dev_t;
-extern world_controller_dev_t WORLD_CONTROLLER;
+/** Group: WORLD1 to WORLD0 configuration Registers */
+/** Type of core_0_entry_1_addr register
+ *  Core_0 Entry 1 address configuration Register
+ */
+typedef union {
+    struct {
+        /** core_0_entry_1_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Core_0 Entry 1 address from WORLD1 to WORLD0
+         */
+        uint32_t core_0_entry_1_addr:32;
+    };
+    uint32_t val;
+} wcl_core_0_entry_1_addr_reg_t;
+
+/** Type of core_0_entry_2_addr register
+ *  Core_0 Entry 2 address configuration Register
+ */
+typedef union {
+    struct {
+        /** core_0_entry_2_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Core_0 Entry 2 address from WORLD1 to WORLD0
+         */
+        uint32_t core_0_entry_2_addr:32;
+    };
+    uint32_t val;
+} wcl_core_0_entry_2_addr_reg_t;
+
+/** Type of core_0_entry_3_addr register
+ *  Core_0 Entry 3 address configuration Register
+ */
+typedef union {
+    struct {
+        /** core_0_entry_3_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Core_0 Entry 3 address from WORLD1 to WORLD0
+         */
+        uint32_t core_0_entry_3_addr:32;
+    };
+    uint32_t val;
+} wcl_core_0_entry_3_addr_reg_t;
+
+/** Type of core_0_entry_4_addr register
+ *  Core_0 Entry 4 address configuration Register
+ */
+typedef union {
+    struct {
+        /** core_0_entry_4_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Core_0 Entry 4 address from WORLD1 to WORLD0
+         */
+        uint32_t core_0_entry_4_addr:32;
+    };
+    uint32_t val;
+} wcl_core_0_entry_4_addr_reg_t;
+
+/** Type of core_0_entry_5_addr register
+ *  Core_0 Entry 5 address configuration Register
+ */
+typedef union {
+    struct {
+        /** core_0_entry_5_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Core_0 Entry 5 address from WORLD1 to WORLD0
+         */
+        uint32_t core_0_entry_5_addr:32;
+    };
+    uint32_t val;
+} wcl_core_0_entry_5_addr_reg_t;
+
+/** Type of core_0_entry_6_addr register
+ *  Core_0 Entry 6 address configuration Register
+ */
+typedef union {
+    struct {
+        /** core_0_entry_6_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Core_0 Entry 6 address from WORLD1 to WORLD0
+         */
+        uint32_t core_0_entry_6_addr:32;
+    };
+    uint32_t val;
+} wcl_core_0_entry_6_addr_reg_t;
+
+/** Type of core_0_entry_7_addr register
+ *  Core_0 Entry 7 address configuration Register
+ */
+typedef union {
+    struct {
+        /** core_0_entry_7_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Core_0 Entry 7 address from WORLD1 to WORLD0
+         */
+        uint32_t core_0_entry_7_addr:32;
+    };
+    uint32_t val;
+} wcl_core_0_entry_7_addr_reg_t;
+
+/** Type of core_0_entry_8_addr register
+ *  Core_0 Entry 8 address configuration Register
+ */
+typedef union {
+    struct {
+        /** core_0_entry_8_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Core_0 Entry 8 address from WORLD1 to WORLD0
+         */
+        uint32_t core_0_entry_8_addr:32;
+    };
+    uint32_t val;
+} wcl_core_0_entry_8_addr_reg_t;
+
+/** Type of core_0_entry_9_addr register
+ *  Core_0 Entry 9 address configuration Register
+ */
+typedef union {
+    struct {
+        /** core_0_entry_9_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Core_0 Entry 9 address from WORLD1 to WORLD0
+         */
+        uint32_t core_0_entry_9_addr:32;
+    };
+    uint32_t val;
+} wcl_core_0_entry_9_addr_reg_t;
+
+/** Type of core_0_entry_10_addr register
+ *  Core_0 Entry 10 address configuration Register
+ */
+typedef union {
+    struct {
+        /** core_0_entry_10_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Core_0 Entry 10 address from WORLD1 to WORLD0
+         */
+        uint32_t core_0_entry_10_addr:32;
+    };
+    uint32_t val;
+} wcl_core_0_entry_10_addr_reg_t;
+
+/** Type of core_0_entry_11_addr register
+ *  Core_0 Entry 11 address configuration Register
+ */
+typedef union {
+    struct {
+        /** core_0_entry_11_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Core_0 Entry 11 address from WORLD1 to WORLD0
+         */
+        uint32_t core_0_entry_11_addr:32;
+    };
+    uint32_t val;
+} wcl_core_0_entry_11_addr_reg_t;
+
+/** Type of core_0_entry_12_addr register
+ *  Core_0 Entry 12 address configuration Register
+ */
+typedef union {
+    struct {
+        /** core_0_entry_12_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Core_0 Entry 12 address from WORLD1 to WORLD0
+         */
+        uint32_t core_0_entry_12_addr:32;
+    };
+    uint32_t val;
+} wcl_core_0_entry_12_addr_reg_t;
+
+/** Type of core_0_entry_13_addr register
+ *  Core_0 Entry 13 address configuration Register
+ */
+typedef union {
+    struct {
+        /** core_0_entry_13_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Core_0 Entry 13 address from WORLD1 to WORLD0
+         */
+        uint32_t core_0_entry_13_addr:32;
+    };
+    uint32_t val;
+} wcl_core_0_entry_13_addr_reg_t;
+
+/** Type of core_0_entry_check register
+ *  Core_0 Entry check configuration Register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:1;
+        /** core_0_entry_check : R/W; bitpos: [13:1]; default: 1;
+         *  This filed is used to enable entry address check
+         */
+        uint32_t core_0_entry_check:13;
+        uint32_t reserved_14:18;
+    };
+    uint32_t val;
+} wcl_core_0_entry_check_reg_t;
+
+/** Type of core_0_message_addr register
+ *  Clear writer_buffer write address configuration register
+ */
+typedef union {
+    struct {
+        /** core_0_message_addr : R/W; bitpos: [31:0]; default: 0;
+         *  This field is used to set address that need to write when enter WORLD0
+         */
+        uint32_t core_0_message_addr:32;
+    };
+    uint32_t val;
+} wcl_core_0_message_addr_reg_t;
+
+/** Type of core_0_message_max register
+ *  Clear writer_buffer write number configuration register
+ */
+typedef union {
+    struct {
+        /** core_0_message_max : R/W; bitpos: [3:0]; default: 0;
+         *  This filed is used to set the max value of clear write_buffer
+         */
+        uint32_t core_0_message_max:4;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} wcl_core_0_message_max_reg_t;
+
+/** Type of core_0_message_phase register
+ *  Clear writer_buffer status register
+ */
+typedef union {
+    struct {
+        /** core_0_message_match : RO; bitpos: [0]; default: 0;
+         *  This bit indicates whether the check is successful
+         */
+        uint32_t core_0_message_match:1;
+        /** core_0_message_expect : RO; bitpos: [4:1]; default: 0;
+         *  This field indicates the data to be written next time
+         */
+        uint32_t core_0_message_expect:4;
+        /** core_0_message_dataphase : RO; bitpos: [5]; default: 0;
+         *  If this bit is 1, it means that is checking clear write_buffer operation,and is
+         *  checking data
+         */
+        uint32_t core_0_message_dataphase:1;
+        /** core_0_message_addressphase : RO; bitpos: [6]; default: 0;
+         *  If this bit is 1, it means that is checking clear write_buffer operation,and is
+         *  checking address.
+         */
+        uint32_t core_0_message_addressphase:1;
+        uint32_t reserved_7:25;
+    };
+    uint32_t val;
+} wcl_core_0_message_phase_reg_t;
+
+/** Type of core_1_entry_1_addr register
+ *  Core_1 Entry 1 address configuration Register
+ */
+typedef union {
+    struct {
+        /** core_1_entry_1_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Core_1 Entry 1 address from WORLD1 to WORLD0
+         */
+        uint32_t core_1_entry_1_addr:32;
+    };
+    uint32_t val;
+} wcl_core_1_entry_1_addr_reg_t;
+
+/** Type of core_1_entry_2_addr register
+ *  Core_1 Entry 2 address configuration Register
+ */
+typedef union {
+    struct {
+        /** core_1_entry_2_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Core_1 Entry 2 address from WORLD1 to WORLD0
+         */
+        uint32_t core_1_entry_2_addr:32;
+    };
+    uint32_t val;
+} wcl_core_1_entry_2_addr_reg_t;
+
+/** Type of core_1_entry_3_addr register
+ *  Core_1 Entry 3 address configuration Register
+ */
+typedef union {
+    struct {
+        /** core_1_entry_3_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Core_1 Entry 3 address from WORLD1 to WORLD0
+         */
+        uint32_t core_1_entry_3_addr:32;
+    };
+    uint32_t val;
+} wcl_core_1_entry_3_addr_reg_t;
+
+/** Type of core_1_entry_4_addr register
+ *  Core_1 Entry 4 address configuration Register
+ */
+typedef union {
+    struct {
+        /** core_1_entry_4_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Core_1 Entry 4 address from WORLD1 to WORLD0
+         */
+        uint32_t core_1_entry_4_addr:32;
+    };
+    uint32_t val;
+} wcl_core_1_entry_4_addr_reg_t;
+
+/** Type of core_1_entry_5_addr register
+ *  Core_1 Entry 5 address configuration Register
+ */
+typedef union {
+    struct {
+        /** core_1_entry_5_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Core_1 Entry 5 address from WORLD1 to WORLD0
+         */
+        uint32_t core_1_entry_5_addr:32;
+    };
+    uint32_t val;
+} wcl_core_1_entry_5_addr_reg_t;
+
+/** Type of core_1_entry_6_addr register
+ *  Core_1 Entry 6 address configuration Register
+ */
+typedef union {
+    struct {
+        /** core_1_entry_6_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Core_1 Entry 6 address from WORLD1 to WORLD0
+         */
+        uint32_t core_1_entry_6_addr:32;
+    };
+    uint32_t val;
+} wcl_core_1_entry_6_addr_reg_t;
+
+/** Type of core_1_entry_7_addr register
+ *  Core_1 Entry 7 address configuration Register
+ */
+typedef union {
+    struct {
+        /** core_1_entry_7_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Core_1 Entry 7 address from WORLD1 to WORLD0
+         */
+        uint32_t core_1_entry_7_addr:32;
+    };
+    uint32_t val;
+} wcl_core_1_entry_7_addr_reg_t;
+
+/** Type of core_1_entry_8_addr register
+ *  Core_1 Entry 8 address configuration Register
+ */
+typedef union {
+    struct {
+        /** core_1_entry_8_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Core_1 Entry 8 address from WORLD1 to WORLD0
+         */
+        uint32_t core_1_entry_8_addr:32;
+    };
+    uint32_t val;
+} wcl_core_1_entry_8_addr_reg_t;
+
+/** Type of core_1_entry_9_addr register
+ *  Core_1 Entry 9 address configuration Register
+ */
+typedef union {
+    struct {
+        /** core_1_entry_9_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Core_1 Entry 9 address from WORLD1 to WORLD0
+         */
+        uint32_t core_1_entry_9_addr:32;
+    };
+    uint32_t val;
+} wcl_core_1_entry_9_addr_reg_t;
+
+/** Type of core_1_entry_10_addr register
+ *  Core_1 Entry 10 address configuration Register
+ */
+typedef union {
+    struct {
+        /** core_1_entry_10_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Core_1 Entry 10 address from WORLD1 to WORLD0
+         */
+        uint32_t core_1_entry_10_addr:32;
+    };
+    uint32_t val;
+} wcl_core_1_entry_10_addr_reg_t;
+
+/** Type of core_1_entry_11_addr register
+ *  Core_1 Entry 11 address configuration Register
+ */
+typedef union {
+    struct {
+        /** core_1_entry_11_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Core_1 Entry 11 address from WORLD1 to WORLD0
+         */
+        uint32_t core_1_entry_11_addr:32;
+    };
+    uint32_t val;
+} wcl_core_1_entry_11_addr_reg_t;
+
+/** Type of core_1_entry_12_addr register
+ *  Core_1 Entry 12 address configuration Register
+ */
+typedef union {
+    struct {
+        /** core_1_entry_12_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Core_1 Entry 12 address from WORLD1 to WORLD0
+         */
+        uint32_t core_1_entry_12_addr:32;
+    };
+    uint32_t val;
+} wcl_core_1_entry_12_addr_reg_t;
+
+/** Type of core_1_entry_13_addr register
+ *  Core_1 Entry 13 address configuration Register
+ */
+typedef union {
+    struct {
+        /** core_1_entry_13_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Core_1 Entry 13 address from WORLD1 to WORLD0
+         */
+        uint32_t core_1_entry_13_addr:32;
+    };
+    uint32_t val;
+} wcl_core_1_entry_13_addr_reg_t;
+
+/** Type of core_1_entry_check register
+ *  Core_1 Entry check configuration Register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:1;
+        /** core_1_entry_check : R/W; bitpos: [13:1]; default: 1;
+         *  This filed is used to enable entry address check
+         */
+        uint32_t core_1_entry_check:13;
+        uint32_t reserved_14:18;
+    };
+    uint32_t val;
+} wcl_core_1_entry_check_reg_t;
+
+/** Type of core_1_message_addr register
+ *  Clear writer_buffer write address configuration register
+ */
+typedef union {
+    struct {
+        /** core_1_message_addr : R/W; bitpos: [31:0]; default: 0;
+         *  This field is used to set address that need to write when enter WORLD0
+         */
+        uint32_t core_1_message_addr:32;
+    };
+    uint32_t val;
+} wcl_core_1_message_addr_reg_t;
+
+/** Type of core_1_message_max register
+ *  Clear writer_buffer write number configuration register
+ */
+typedef union {
+    struct {
+        /** core_1_message_max : R/W; bitpos: [3:0]; default: 0;
+         *  This filed is used to set the max value of clear write_buffer
+         */
+        uint32_t core_1_message_max:4;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} wcl_core_1_message_max_reg_t;
+
+/** Type of core_1_message_phase register
+ *  Clear writer_buffer status register
+ */
+typedef union {
+    struct {
+        /** core_1_message_match : RO; bitpos: [0]; default: 0;
+         *  This bit indicates whether the check is successful
+         */
+        uint32_t core_1_message_match:1;
+        /** core_1_message_expect : RO; bitpos: [4:1]; default: 0;
+         *  This field indicates the data to be written next time
+         */
+        uint32_t core_1_message_expect:4;
+        /** core_1_message_dataphase : RO; bitpos: [5]; default: 0;
+         *  If this bit is 1, it means that is checking clear write_buffer operation, and is
+         *  checking data
+         */
+        uint32_t core_1_message_dataphase:1;
+        /** core_1_message_addressphase : RO; bitpos: [6]; default: 0;
+         *  If this bit is 1, it means that is checking clear write_buffer operation, and is
+         *  checking address.
+         */
+        uint32_t core_1_message_addressphase:1;
+        uint32_t reserved_7:25;
+    };
+    uint32_t val;
+} wcl_core_1_message_phase_reg_t;
+
+
+/** Group: StatusTable Registers */
+/** Type of core_0_statustable1 register
+ *  Status register of world switch of entry 1
+ */
+typedef union {
+    struct {
+        /** core_0_from_world_1 : R/W; bitpos: [0]; default: 0;
+         *  This bit is used to confirm world before enter entry 1
+         */
+        uint32_t core_0_from_world_1:1;
+        /** core_0_from_entry_1 : R/W; bitpos: [4:1]; default: 0;
+         *  This filed is used to confirm in which entry before enter entry 1
+         */
+        uint32_t core_0_from_entry_1:4;
+        /** core_0_current_1 : R/W; bitpos: [5]; default: 0;
+         *  This bit is used to confirm whether the current state is in entry 1
+         */
+        uint32_t core_0_current_1:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} wcl_core_0_statustable1_reg_t;
+
+/** Type of core_0_statustable2 register
+ *  Status register of world switch of entry 2
+ */
+typedef union {
+    struct {
+        /** core_0_from_world_2 : R/W; bitpos: [0]; default: 0;
+         *  This bit is used to confirm world before enter entry 2
+         */
+        uint32_t core_0_from_world_2:1;
+        /** core_0_from_entry_2 : R/W; bitpos: [4:1]; default: 0;
+         *  This filed is used to confirm in which entry before enter entry 2
+         */
+        uint32_t core_0_from_entry_2:4;
+        /** core_0_current_2 : R/W; bitpos: [5]; default: 0;
+         *  This bit is used to confirm whether the current state is in entry 2
+         */
+        uint32_t core_0_current_2:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} wcl_core_0_statustable2_reg_t;
+
+/** Type of core_0_statustable3 register
+ *  Status register of world switch of entry 3
+ */
+typedef union {
+    struct {
+        /** core_0_from_world_3 : R/W; bitpos: [0]; default: 0;
+         *  This bit is used to confirm world before enter entry 3
+         */
+        uint32_t core_0_from_world_3:1;
+        /** core_0_from_entry_3 : R/W; bitpos: [4:1]; default: 0;
+         *  This filed is used to confirm in which entry before enter entry 3
+         */
+        uint32_t core_0_from_entry_3:4;
+        /** core_0_current_3 : R/W; bitpos: [5]; default: 0;
+         *  This bit is used to confirm whether the current state is in entry 3
+         */
+        uint32_t core_0_current_3:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} wcl_core_0_statustable3_reg_t;
+
+/** Type of core_0_statustable4 register
+ *  Status register of world switch of entry 4
+ */
+typedef union {
+    struct {
+        /** core_0_from_world_4 : R/W; bitpos: [0]; default: 0;
+         *  This bit is used to confirm world before enter entry 4
+         */
+        uint32_t core_0_from_world_4:1;
+        /** core_0_from_entry_4 : R/W; bitpos: [4:1]; default: 0;
+         *  This filed is used to confirm in which entry before enter entry 4
+         */
+        uint32_t core_0_from_entry_4:4;
+        /** core_0_current_4 : R/W; bitpos: [5]; default: 0;
+         *  This bit is used to confirm whether the current state is in entry 4
+         */
+        uint32_t core_0_current_4:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} wcl_core_0_statustable4_reg_t;
+
+/** Type of core_0_statustable5 register
+ *  Status register of world switch of entry 5
+ */
+typedef union {
+    struct {
+        /** core_0_from_world_5 : R/W; bitpos: [0]; default: 0;
+         *  This bit is used to confirm world before enter entry 5
+         */
+        uint32_t core_0_from_world_5:1;
+        /** core_0_from_entry_5 : R/W; bitpos: [4:1]; default: 0;
+         *  This filed is used to confirm in which entry before enter entry 5
+         */
+        uint32_t core_0_from_entry_5:4;
+        /** core_0_current_5 : R/W; bitpos: [5]; default: 0;
+         *  This bit is used to confirm whether the current state is in entry 5
+         */
+        uint32_t core_0_current_5:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} wcl_core_0_statustable5_reg_t;
+
+/** Type of core_0_statustable6 register
+ *  Status register of world switch of entry 6
+ */
+typedef union {
+    struct {
+        /** core_0_from_world_6 : R/W; bitpos: [0]; default: 0;
+         *  This bit is used to confirm world before enter entry 6
+         */
+        uint32_t core_0_from_world_6:1;
+        /** core_0_from_entry_6 : R/W; bitpos: [4:1]; default: 0;
+         *  This filed is used to confirm in which entry before enter entry 6
+         */
+        uint32_t core_0_from_entry_6:4;
+        /** core_0_current_6 : R/W; bitpos: [5]; default: 0;
+         *  This bit is used to confirm whether the current state is in entry 6
+         */
+        uint32_t core_0_current_6:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} wcl_core_0_statustable6_reg_t;
+
+/** Type of core_0_statustable7 register
+ *  Status register of world switch of entry 7
+ */
+typedef union {
+    struct {
+        /** core_0_from_world_7 : R/W; bitpos: [0]; default: 0;
+         *  This bit is used to confirm world before enter entry 7
+         */
+        uint32_t core_0_from_world_7:1;
+        /** core_0_from_entry_7 : R/W; bitpos: [4:1]; default: 0;
+         *  This filed is used to confirm in which entry before enter entry 7
+         */
+        uint32_t core_0_from_entry_7:4;
+        /** core_0_current_7 : R/W; bitpos: [5]; default: 0;
+         *  This bit is used to confirm whether the current state is in entry 7
+         */
+        uint32_t core_0_current_7:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} wcl_core_0_statustable7_reg_t;
+
+/** Type of core_0_statustable8 register
+ *  Status register of world switch of entry 8
+ */
+typedef union {
+    struct {
+        /** core_0_from_world_8 : R/W; bitpos: [0]; default: 0;
+         *  This bit is used to confirm world before enter entry 8
+         */
+        uint32_t core_0_from_world_8:1;
+        /** core_0_from_entry_8 : R/W; bitpos: [4:1]; default: 0;
+         *  This filed is used to confirm in which entry before enter entry 8
+         */
+        uint32_t core_0_from_entry_8:4;
+        /** core_0_current_8 : R/W; bitpos: [5]; default: 0;
+         *  This bit is used to confirm whether the current state is in entry 8
+         */
+        uint32_t core_0_current_8:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} wcl_core_0_statustable8_reg_t;
+
+/** Type of core_0_statustable9 register
+ *  Status register of world switch of entry 9
+ */
+typedef union {
+    struct {
+        /** core_0_from_world_9 : R/W; bitpos: [0]; default: 0;
+         *  This bit is used to confirm world before enter entry 9
+         */
+        uint32_t core_0_from_world_9:1;
+        /** core_0_from_entry_9 : R/W; bitpos: [4:1]; default: 0;
+         *  This filed is used to confirm in which entry before enter entry 9
+         */
+        uint32_t core_0_from_entry_9:4;
+        /** core_0_current_9 : R/W; bitpos: [5]; default: 0;
+         *  This bit is used to confirm whether the current state is in entry 9
+         */
+        uint32_t core_0_current_9:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} wcl_core_0_statustable9_reg_t;
+
+/** Type of core_0_statustable10 register
+ *  Status register of world switch of entry 10
+ */
+typedef union {
+    struct {
+        /** core_0_from_world_10 : R/W; bitpos: [0]; default: 0;
+         *  This bit is used to confirm world before enter entry 10
+         */
+        uint32_t core_0_from_world_10:1;
+        /** core_0_from_entry_10 : R/W; bitpos: [4:1]; default: 0;
+         *  This filed is used to confirm in which entry before enter entry 10
+         */
+        uint32_t core_0_from_entry_10:4;
+        /** core_0_current_10 : R/W; bitpos: [5]; default: 0;
+         *  This bit is used to confirm whether the current state is in entry 10
+         */
+        uint32_t core_0_current_10:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} wcl_core_0_statustable10_reg_t;
+
+/** Type of core_0_statustable11 register
+ *  Status register of world switch of entry 11
+ */
+typedef union {
+    struct {
+        /** core_0_from_world_11 : R/W; bitpos: [0]; default: 0;
+         *  This bit is used to confirm world before enter entry 11
+         */
+        uint32_t core_0_from_world_11:1;
+        /** core_0_from_entry_11 : R/W; bitpos: [4:1]; default: 0;
+         *  This filed is used to confirm in which entry before enter entry 11
+         */
+        uint32_t core_0_from_entry_11:4;
+        /** core_0_current_11 : R/W; bitpos: [5]; default: 0;
+         *  This bit is used to confirm whether the current state is in entry 11
+         */
+        uint32_t core_0_current_11:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} wcl_core_0_statustable11_reg_t;
+
+/** Type of core_0_statustable12 register
+ *  Status register of world switch of entry 12
+ */
+typedef union {
+    struct {
+        /** core_0_from_world_12 : R/W; bitpos: [0]; default: 0;
+         *  This bit is used to confirm world before enter entry 12
+         */
+        uint32_t core_0_from_world_12:1;
+        /** core_0_from_entry_12 : R/W; bitpos: [4:1]; default: 0;
+         *  This filed is used to confirm in which entry before enter entry 12
+         */
+        uint32_t core_0_from_entry_12:4;
+        /** core_0_current_12 : R/W; bitpos: [5]; default: 0;
+         *  This bit is used to confirm whether the current state is in entry 12
+         */
+        uint32_t core_0_current_12:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} wcl_core_0_statustable12_reg_t;
+
+/** Type of core_0_statustable13 register
+ *  Status register of world switch of entry 13
+ */
+typedef union {
+    struct {
+        /** core_0_from_world_13 : R/W; bitpos: [0]; default: 0;
+         *  This bit is used to confirm world before enter entry 13
+         */
+        uint32_t core_0_from_world_13:1;
+        /** core_0_from_entry_13 : R/W; bitpos: [4:1]; default: 0;
+         *  This filed is used to confirm in which entry before enter entry 13
+         */
+        uint32_t core_0_from_entry_13:4;
+        /** core_0_current_13 : R/W; bitpos: [5]; default: 0;
+         *  This bit is used to confirm whether the current state is in entry 13
+         */
+        uint32_t core_0_current_13:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} wcl_core_0_statustable13_reg_t;
+
+/** Type of core_0_statustable_current register
+ *  Status register of statustable current
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:1;
+        /** core_0_statustable_current : R/W; bitpos: [13:1]; default: 0;
+         *  This field is used to quickly read and rewrite the current field of all STATUSTABLE
+         *  registers,for example,bit 1 represents the current field of STATUSTABLE1,bit2
+         *  represents the current field of STATUSTABLE2
+         */
+        uint32_t core_0_statustable_current:13;
+        uint32_t reserved_14:18;
+    };
+    uint32_t val;
+} wcl_core_0_statustable_current_reg_t;
+
+/** Type of core_1_statustable1 register
+ *  Status register of world switch of entry 1
+ */
+typedef union {
+    struct {
+        /** core_1_from_world_1 : R/W; bitpos: [0]; default: 0;
+         *  This bit is used to confirm world before enter entry 1
+         */
+        uint32_t core_1_from_world_1:1;
+        /** core_1_from_entry_1 : R/W; bitpos: [4:1]; default: 0;
+         *  This filed is used to confirm in which entry before enter entry 1
+         */
+        uint32_t core_1_from_entry_1:4;
+        /** core_1_current_1 : R/W; bitpos: [5]; default: 0;
+         *  This bit is used to confirm whether the current state is in entry 1
+         */
+        uint32_t core_1_current_1:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} wcl_core_1_statustable1_reg_t;
+
+/** Type of core_1_statustable2 register
+ *  Status register of world switch of entry 2
+ */
+typedef union {
+    struct {
+        /** core_1_from_world_2 : R/W; bitpos: [0]; default: 0;
+         *  This bit is used to confirm world before enter entry 2
+         */
+        uint32_t core_1_from_world_2:1;
+        /** core_1_from_entry_2 : R/W; bitpos: [4:1]; default: 0;
+         *  This filed is used to confirm in which entry before enter entry 2
+         */
+        uint32_t core_1_from_entry_2:4;
+        /** core_1_current_2 : R/W; bitpos: [5]; default: 0;
+         *  This bit is used to confirm whether the current state is in entry 2
+         */
+        uint32_t core_1_current_2:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} wcl_core_1_statustable2_reg_t;
+
+/** Type of core_1_statustable3 register
+ *  Status register of world switch of entry 3
+ */
+typedef union {
+    struct {
+        /** core_1_from_world_3 : R/W; bitpos: [0]; default: 0;
+         *  This bit is used to confirm world before enter entry 3
+         */
+        uint32_t core_1_from_world_3:1;
+        /** core_1_from_entry_3 : R/W; bitpos: [4:1]; default: 0;
+         *  This filed is used to confirm in which entry before enter entry 3
+         */
+        uint32_t core_1_from_entry_3:4;
+        /** core_1_current_3 : R/W; bitpos: [5]; default: 0;
+         *  This bit is used to confirm whether the current state is in entry 3
+         */
+        uint32_t core_1_current_3:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} wcl_core_1_statustable3_reg_t;
+
+/** Type of core_1_statustable4 register
+ *  Status register of world switch of entry 4
+ */
+typedef union {
+    struct {
+        /** core_1_from_world_4 : R/W; bitpos: [0]; default: 0;
+         *  This bit is used to confirm world before enter entry 4
+         */
+        uint32_t core_1_from_world_4:1;
+        /** core_1_from_entry_4 : R/W; bitpos: [4:1]; default: 0;
+         *  This filed is used to confirm in which entry before enter entry 4
+         */
+        uint32_t core_1_from_entry_4:4;
+        /** core_1_current_4 : R/W; bitpos: [5]; default: 0;
+         *  This bit is used to confirm whether the current state is in entry 4
+         */
+        uint32_t core_1_current_4:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} wcl_core_1_statustable4_reg_t;
+
+/** Type of core_1_statustable5 register
+ *  Status register of world switch of entry 5
+ */
+typedef union {
+    struct {
+        /** core_1_from_world_5 : R/W; bitpos: [0]; default: 0;
+         *  This bit is used to confirm world before enter entry 5
+         */
+        uint32_t core_1_from_world_5:1;
+        /** core_1_from_entry_5 : R/W; bitpos: [4:1]; default: 0;
+         *  This filed is used to confirm in which entry before enter entry 5
+         */
+        uint32_t core_1_from_entry_5:4;
+        /** core_1_current_5 : R/W; bitpos: [5]; default: 0;
+         *  This bit is used to confirm whether the current state is in entry 5
+         */
+        uint32_t core_1_current_5:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} wcl_core_1_statustable5_reg_t;
+
+/** Type of core_1_statustable6 register
+ *  Status register of world switch of entry 6
+ */
+typedef union {
+    struct {
+        /** core_1_from_world_6 : R/W; bitpos: [0]; default: 0;
+         *  This bit is used to confirm world before enter entry 6
+         */
+        uint32_t core_1_from_world_6:1;
+        /** core_1_from_entry_6 : R/W; bitpos: [4:1]; default: 0;
+         *  This filed is used to confirm in which entry before enter entry 6
+         */
+        uint32_t core_1_from_entry_6:4;
+        /** core_1_current_6 : R/W; bitpos: [5]; default: 0;
+         *  This bit is used to confirm whether the current state is in entry 6
+         */
+        uint32_t core_1_current_6:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} wcl_core_1_statustable6_reg_t;
+
+/** Type of core_1_statustable7 register
+ *  Status register of world switch of entry 7
+ */
+typedef union {
+    struct {
+        /** core_1_from_world_7 : R/W; bitpos: [0]; default: 0;
+         *  This bit is used to confirm world before enter entry 7
+         */
+        uint32_t core_1_from_world_7:1;
+        /** core_1_from_entry_7 : R/W; bitpos: [4:1]; default: 0;
+         *  This filed is used to confirm in which entry before enter entry 7
+         */
+        uint32_t core_1_from_entry_7:4;
+        /** core_1_current_7 : R/W; bitpos: [5]; default: 0;
+         *  This bit is used to confirm whether the current state is in entry 7
+         */
+        uint32_t core_1_current_7:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} wcl_core_1_statustable7_reg_t;
+
+/** Type of core_1_statustable8 register
+ *  Status register of world switch of entry 8
+ */
+typedef union {
+    struct {
+        /** core_1_from_world_8 : R/W; bitpos: [0]; default: 0;
+         *  This bit is used to confirm world before enter entry 8
+         */
+        uint32_t core_1_from_world_8:1;
+        /** core_1_from_entry_8 : R/W; bitpos: [4:1]; default: 0;
+         *  This filed is used to confirm in which entry before enter entry 8
+         */
+        uint32_t core_1_from_entry_8:4;
+        /** core_1_current_8 : R/W; bitpos: [5]; default: 0;
+         *  This bit is used to confirm whether the current state is in entry 8
+         */
+        uint32_t core_1_current_8:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} wcl_core_1_statustable8_reg_t;
+
+/** Type of core_1_statustable9 register
+ *  Status register of world switch of entry 9
+ */
+typedef union {
+    struct {
+        /** core_1_from_world_9 : R/W; bitpos: [0]; default: 0;
+         *  This bit is used to confirm world before enter entry 9
+         */
+        uint32_t core_1_from_world_9:1;
+        /** core_1_from_entry_9 : R/W; bitpos: [4:1]; default: 0;
+         *  This filed is used to confirm in which entry before enter entry 9
+         */
+        uint32_t core_1_from_entry_9:4;
+        /** core_1_current_9 : R/W; bitpos: [5]; default: 0;
+         *  This bit is used to confirm whether the current state is in entry 9
+         */
+        uint32_t core_1_current_9:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} wcl_core_1_statustable9_reg_t;
+
+/** Type of core_1_statustable10 register
+ *  Status register of world switch of entry 10
+ */
+typedef union {
+    struct {
+        /** core_1_from_world_10 : R/W; bitpos: [0]; default: 0;
+         *  This bit is used to confirm world before enter entry 10
+         */
+        uint32_t core_1_from_world_10:1;
+        /** core_1_from_entry_10 : R/W; bitpos: [4:1]; default: 0;
+         *  This filed is used to confirm in which entry before enter entry 10
+         */
+        uint32_t core_1_from_entry_10:4;
+        /** core_1_current_10 : R/W; bitpos: [5]; default: 0;
+         *  This bit is used to confirm whether the current state is in entry 10
+         */
+        uint32_t core_1_current_10:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} wcl_core_1_statustable10_reg_t;
+
+/** Type of core_1_statustable11 register
+ *  Status register of world switch of entry 11
+ */
+typedef union {
+    struct {
+        /** core_1_from_world_11 : R/W; bitpos: [0]; default: 0;
+         *  This bit is used to confirm world before enter entry 11
+         */
+        uint32_t core_1_from_world_11:1;
+        /** core_1_from_entry_11 : R/W; bitpos: [4:1]; default: 0;
+         *  This filed is used to confirm in which entry before enter entry 11
+         */
+        uint32_t core_1_from_entry_11:4;
+        /** core_1_current_11 : R/W; bitpos: [5]; default: 0;
+         *  This bit is used to confirm whether the current state is in entry 11
+         */
+        uint32_t core_1_current_11:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} wcl_core_1_statustable11_reg_t;
+
+/** Type of core_1_statustable12 register
+ *  Status register of world switch of entry 12
+ */
+typedef union {
+    struct {
+        /** core_1_from_world_12 : R/W; bitpos: [0]; default: 0;
+         *  This bit is used to confirm world before enter entry 12
+         */
+        uint32_t core_1_from_world_12:1;
+        /** core_1_from_entry_12 : R/W; bitpos: [4:1]; default: 0;
+         *  This filed is used to confirm in which entry before enter entry 12
+         */
+        uint32_t core_1_from_entry_12:4;
+        /** core_1_current_12 : R/W; bitpos: [5]; default: 0;
+         *  This bit is used to confirm whether the current state is in entry 12
+         */
+        uint32_t core_1_current_12:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} wcl_core_1_statustable12_reg_t;
+
+/** Type of core_1_statustable13 register
+ *  Status register of world switch of entry 13
+ */
+typedef union {
+    struct {
+        /** core_1_from_world_13 : R/W; bitpos: [0]; default: 0;
+         *  This bit is used to confirm world before enter entry 13
+         */
+        uint32_t core_1_from_world_13:1;
+        /** core_1_from_entry_13 : R/W; bitpos: [4:1]; default: 0;
+         *  This filed is used to confirm in which entry before enter entry 13
+         */
+        uint32_t core_1_from_entry_13:4;
+        /** core_1_current_13 : R/W; bitpos: [5]; default: 0;
+         *  This bit is used to confirm whether the current state is in entry 13
+         */
+        uint32_t core_1_current_13:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} wcl_core_1_statustable13_reg_t;
+
+/** Type of core_1_statustable_current register
+ *  Status register of statustable current
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:1;
+        /** core_1_statustable_current : R/W; bitpos: [13:1]; default: 0;
+         *  This field is used to quickly read and rewrite the current field of all STATUSTABLE
+         *  registers,for example,bit 1 represents the current field of STATUSTABLE1
+         */
+        uint32_t core_1_statustable_current:13;
+        uint32_t reserved_14:18;
+    };
+    uint32_t val;
+} wcl_core_1_statustable_current_reg_t;
+
+
+/** Group: WORLD0 to WORLD1 configuration Registers */
+/** Type of core_0_world_trigger_addr register
+ *  Core_0 trigger address configuration Register
+ */
+typedef union {
+    struct {
+        /** core_0_world_trigger_addr : RW; bitpos: [31:0]; default: 0;
+         *  This field is used to configure the entry address from WORLD0 to WORLD1,when the
+         *  CPU executes to this address,switch to WORLD1
+         */
+        uint32_t core_0_world_trigger_addr:32;
+    };
+    uint32_t val;
+} wcl_core_0_world_trigger_addr_reg_t;
+
+/** Type of core_0_world_prepare register
+ *  Core_0 prepare world configuration Register
+ */
+typedef union {
+    struct {
+        /** core_0_world_prepare : R/W; bitpos: [1:0]; default: 0;
+         *  This field to used to set world to enter,  2'b01 means WORLD0, 2'b10 means WORLD1
+         */
+        uint32_t core_0_world_prepare:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} wcl_core_0_world_prepare_reg_t;
+
+/** Type of core_0_world_update register
+ *  Core_0 configuration update register
+ */
+typedef union {
+    struct {
+        /** core_0_update : WO; bitpos: [31:0]; default: 0;
+         *  This field is used to update configuration completed, can write any value,the
+         *  hardware only checks the write operation of this register and does not case about
+         *  its value
+         */
+        uint32_t core_0_update:32;
+    };
+    uint32_t val;
+} wcl_core_0_world_update_reg_t;
+
+/** Type of core_0_world_cancel register
+ *  Core_0 configuration cancel register
+ */
+typedef union {
+    struct {
+        /** core_0_world_cancel : WO; bitpos: [31:0]; default: 0;
+         *  This field is used to cancel switch world configuration,if the trigger address and
+         *  update configuration complete,use this register to cancel world switch, jujst need
+         *  write any value,the hardware only checks the write operation of this register and
+         *  does not case about its value
+         */
+        uint32_t core_0_world_cancel:32;
+    };
+    uint32_t val;
+} wcl_core_0_world_cancel_reg_t;
+
+/** Type of core_0_world_iram0 register
+ *  Core_0 Iram0 world register
+ */
+typedef union {
+    struct {
+        /** core_0_world_iram0 : R/W; bitpos: [1:0]; default: 0;
+         *  this field is used to read current world of Iram0 bus
+         */
+        uint32_t core_0_world_iram0:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} wcl_core_0_world_iram0_reg_t;
+
+/** Type of core_0_world_dram0_pif register
+ *  Core_0 dram0 and PIF world register
+ */
+typedef union {
+    struct {
+        /** core_0_world_dram0_pif : R/W; bitpos: [1:0]; default: 0;
+         *  this field is used to read current world of Dram0 bus and PIF bus
+         */
+        uint32_t core_0_world_dram0_pif:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} wcl_core_0_world_dram0_pif_reg_t;
+
+/** Type of core_0_world_phase register
+ *  Core_0 world status register
+ */
+typedef union {
+    struct {
+        /** core_0_world_phase : RO; bitpos: [0]; default: 0;
+         *  This bit indicates whether is preparing to switch to WORLD1, 1 means value.
+         */
+        uint32_t core_0_world_phase:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} wcl_core_0_world_phase_reg_t;
+
+/** Type of core_1_world_trigger_addr register
+ *  Core_1 trigger address configuration Register
+ */
+typedef union {
+    struct {
+        /** core_1_world_trigger_addr : RW; bitpos: [31:0]; default: 0;
+         *  This field is used to configure the entry address from WORLD0 to WORLD1,when the
+         *  CPU executes to this address,switch to WORLD1
+         */
+        uint32_t core_1_world_trigger_addr:32;
+    };
+    uint32_t val;
+} wcl_core_1_world_trigger_addr_reg_t;
+
+/** Type of core_1_world_prepare register
+ *  Core_1 prepare world configuration Register
+ */
+typedef union {
+    struct {
+        /** core_1_world_prepare : R/W; bitpos: [1:0]; default: 0;
+         *  This field to used to set world to enter,2'b01 means WORLD0, 2'b10 means WORLD1
+         */
+        uint32_t core_1_world_prepare:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} wcl_core_1_world_prepare_reg_t;
+
+/** Type of core_1_world_update register
+ *  Core_1 configuration update register
+ */
+typedef union {
+    struct {
+        /** core_1_update : WO; bitpos: [31:0]; default: 0;
+         *  This field is used to update configuration completed, can write any value,the
+         *  hardware only checks the write operation of this register and does not case about
+         *  its value
+         */
+        uint32_t core_1_update:32;
+    };
+    uint32_t val;
+} wcl_core_1_world_update_reg_t;
+
+/** Type of core_1_world_cancel register
+ *  Core_1 configuration cancel register
+ */
+typedef union {
+    struct {
+        /** core_1_world_cancel : WO; bitpos: [31:0]; default: 0;
+         *  This field is used to cancel switch world configuration,if the trigger address and
+         *  update configuration complete,can use this register to cancel world switch. can
+         *  write any value, the hardware only checks the write operation of this register and
+         *  does not case about its value
+         */
+        uint32_t core_1_world_cancel:32;
+    };
+    uint32_t val;
+} wcl_core_1_world_cancel_reg_t;
+
+/** Type of core_1_world_iram0 register
+ *  Core_1 Iram0 world register
+ */
+typedef union {
+    struct {
+        /** core_1_world_iram0 : R/W; bitpos: [1:0]; default: 0;
+         *  this field is used to read current world of Iram0 bus
+         */
+        uint32_t core_1_world_iram0:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} wcl_core_1_world_iram0_reg_t;
+
+/** Type of core_1_world_dram0_pif register
+ *  Core_1 dram0 and PIF world register
+ */
+typedef union {
+    struct {
+        /** core_1_world_dram0_pif : R/W; bitpos: [1:0]; default: 0;
+         *  this field is used to read current world of Dram0 bus and PIF bus
+         */
+        uint32_t core_1_world_dram0_pif:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} wcl_core_1_world_dram0_pif_reg_t;
+
+/** Type of core_1_world_phase register
+ *  Core_0 world status register
+ */
+typedef union {
+    struct {
+        /** core_1_world_phase : RO; bitpos: [0]; default: 0;
+         *  This bit indicates whether is preparing to switch to WORLD1,1 means value.
+         */
+        uint32_t core_1_world_phase:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} wcl_core_1_world_phase_reg_t;
+
+
+/** Group: NMI mask configuration Registers */
+/** Type of core_0_nmi_mask_enable register
+ *  Core_0 NMI mask enable register
+ */
+typedef union {
+    struct {
+        /** core_0_nmi_mask_enable : WO; bitpos: [31:0]; default: 0;
+         *  this field is used to set NMI mask,it can write any value,when write this
+         *  register,the hardware start masking NMI interrupt
+         */
+        uint32_t core_0_nmi_mask_enable:32;
+    };
+    uint32_t val;
+} wcl_core_0_nmi_mask_enable_reg_t;
+
+/** Type of core_0_nmi_mask_trigger_addr register
+ *  Core_0 NMI mask trigger address register
+ */
+typedef union {
+    struct {
+        /** core_0_nmi_mask_trigger_addr : R/W; bitpos: [31:0]; default: 0;
+         *  this field to used to set trigger address, when CPU executes to this address,NMI
+         *  mask automatically fails
+         */
+        uint32_t core_0_nmi_mask_trigger_addr:32;
+    };
+    uint32_t val;
+} wcl_core_0_nmi_mask_trigger_addr_reg_t;
+
+/** Type of core_0_nmi_mask_disable register
+ *  Core_0 NMI mask disable register
+ */
+typedef union {
+    struct {
+        /** core_0_nmi_mask_disable : WO; bitpos: [31:0]; default: 0;
+         *  this field is used to disable NMI mask,it will not take effect immediately,only
+         *  when the CPU executes to the trigger address will it start to cancel NMI mask
+         */
+        uint32_t core_0_nmi_mask_disable:32;
+    };
+    uint32_t val;
+} wcl_core_0_nmi_mask_disable_reg_t;
+
+/** Type of core_0_nmi_mask_cancle register
+ *  Core_0 NMI mask disable register
+ */
+typedef union {
+    struct {
+        /** core_0_nmi_mask_cancel : WO; bitpos: [31:0]; default: 0;
+         *  this field is used to cancel NMI mask disable function.
+         */
+        uint32_t core_0_nmi_mask_cancel:32;
+    };
+    uint32_t val;
+} wcl_core_0_nmi_mask_cancle_reg_t;
+
+/** Type of core_0_nmi_mask register
+ *  Core_0 NMI mask register
+ */
+typedef union {
+    struct {
+        /** core_0_nmi_mask : R/W; bitpos: [0]; default: 0;
+         *  this bit is used to mask NMI interrupt,it can directly mask NMI interrupt
+         */
+        uint32_t core_0_nmi_mask:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} wcl_core_0_nmi_mask_reg_t;
+
+/** Type of core_0_nmi_mask_phase register
+ *  Core_0 NMI mask phase register
+ */
+typedef union {
+    struct {
+        /** core_0_nmi_mask_phase : RO; bitpos: [0]; default: 0;
+         *  this bit is used to indicates whether the NMI interrupt is being masked, 1 means
+         *  NMI interrupt is being masked
+         */
+        uint32_t core_0_nmi_mask_phase:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} wcl_core_0_nmi_mask_phase_reg_t;
+
+/** Type of core_1_nmi_mask_enable register
+ *  Core_1 NMI mask enable register
+ */
+typedef union {
+    struct {
+        /** core_1_nmi_mask_enable : WO; bitpos: [31:0]; default: 0;
+         *  this field is used to set NMI mask, it can write any value, when write this
+         *  register,the hardware start masking NMI interrupt
+         */
+        uint32_t core_1_nmi_mask_enable:32;
+    };
+    uint32_t val;
+} wcl_core_1_nmi_mask_enable_reg_t;
+
+/** Type of core_1_nmi_mask_trigger_addr register
+ *  Core_1 NMI mask trigger addr register
+ */
+typedef union {
+    struct {
+        /** core_1_nmi_mask_trigger_addr : R/W; bitpos: [31:0]; default: 0;
+         *  this field to used to set trigger address
+         */
+        uint32_t core_1_nmi_mask_trigger_addr:32;
+    };
+    uint32_t val;
+} wcl_core_1_nmi_mask_trigger_addr_reg_t;
+
+/** Type of core_1_nmi_mask_disable register
+ *  Core_1 NMI mask disable register
+ */
+typedef union {
+    struct {
+        /** core_1_nmi_mask_disable : WO; bitpos: [31:0]; default: 0;
+         *  this field is used to disable NMI mask, it will not take effect immediately,only
+         *  when the CPU executes to the trigger address will it start to cancel NMI mask
+         */
+        uint32_t core_1_nmi_mask_disable:32;
+    };
+    uint32_t val;
+} wcl_core_1_nmi_mask_disable_reg_t;
+
+/** Type of core_1_nmi_mask_cancle register
+ *  Core_1 NMI mask disable register
+ */
+typedef union {
+    struct {
+        /** core_1_nmi_mask_cancel : WO; bitpos: [31:0]; default: 0;
+         *  this field is used to cancel NMI mask disable function.
+         */
+        uint32_t core_1_nmi_mask_cancel:32;
+    };
+    uint32_t val;
+} wcl_core_1_nmi_mask_cancle_reg_t;
+
+/** Type of core_1_nmi_mask register
+ *  Core_1 NMI mask register
+ */
+typedef union {
+    struct {
+        /** core_1_nmi_mask : R/W; bitpos: [0]; default: 0;
+         *  this bit is used to mask NMI interrupt,it can directly mask NMI interrupt
+         */
+        uint32_t core_1_nmi_mask:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} wcl_core_1_nmi_mask_reg_t;
+
+/** Type of core_1_nmi_mask_phase register
+ *  Core_1 NMI mask phase register
+ */
+typedef union {
+    struct {
+        /** core_1_nmi_mask_phase : RO; bitpos: [0]; default: 0;
+         *  this bit is used to indicates whether the NMI interrupt is being masked, 1 means
+         *  NMI interrupt is being masked
+         */
+        uint32_t core_1_nmi_mask_phase:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} wcl_core_1_nmi_mask_phase_reg_t;
+
+
+typedef struct {
+    volatile wcl_core_0_entry_1_addr_reg_t core_0_entry_1_addr;
+    volatile wcl_core_0_entry_2_addr_reg_t core_0_entry_2_addr;
+    volatile wcl_core_0_entry_3_addr_reg_t core_0_entry_3_addr;
+    volatile wcl_core_0_entry_4_addr_reg_t core_0_entry_4_addr;
+    volatile wcl_core_0_entry_5_addr_reg_t core_0_entry_5_addr;
+    volatile wcl_core_0_entry_6_addr_reg_t core_0_entry_6_addr;
+    volatile wcl_core_0_entry_7_addr_reg_t core_0_entry_7_addr;
+    volatile wcl_core_0_entry_8_addr_reg_t core_0_entry_8_addr;
+    volatile wcl_core_0_entry_9_addr_reg_t core_0_entry_9_addr;
+    volatile wcl_core_0_entry_10_addr_reg_t core_0_entry_10_addr;
+    volatile wcl_core_0_entry_11_addr_reg_t core_0_entry_11_addr;
+    volatile wcl_core_0_entry_12_addr_reg_t core_0_entry_12_addr;
+    volatile wcl_core_0_entry_13_addr_reg_t core_0_entry_13_addr;
+    uint32_t reserved_034[18];
+    volatile wcl_core_0_entry_check_reg_t core_0_entry_check;
+    volatile wcl_core_0_statustable1_reg_t core_0_statustable1;
+    volatile wcl_core_0_statustable2_reg_t core_0_statustable2;
+    volatile wcl_core_0_statustable3_reg_t core_0_statustable3;
+    volatile wcl_core_0_statustable4_reg_t core_0_statustable4;
+    volatile wcl_core_0_statustable5_reg_t core_0_statustable5;
+    volatile wcl_core_0_statustable6_reg_t core_0_statustable6;
+    volatile wcl_core_0_statustable7_reg_t core_0_statustable7;
+    volatile wcl_core_0_statustable8_reg_t core_0_statustable8;
+    volatile wcl_core_0_statustable9_reg_t core_0_statustable9;
+    volatile wcl_core_0_statustable10_reg_t core_0_statustable10;
+    volatile wcl_core_0_statustable11_reg_t core_0_statustable11;
+    volatile wcl_core_0_statustable12_reg_t core_0_statustable12;
+    volatile wcl_core_0_statustable13_reg_t core_0_statustable13;
+    uint32_t reserved_0b4[18];
+    volatile wcl_core_0_statustable_current_reg_t core_0_statustable_current;
+    volatile wcl_core_0_message_addr_reg_t core_0_message_addr;
+    volatile wcl_core_0_message_max_reg_t core_0_message_max;
+    volatile wcl_core_0_message_phase_reg_t core_0_message_phase;
+    uint32_t reserved_10c[13];
+    volatile wcl_core_0_world_trigger_addr_reg_t core_0_world_trigger_addr;
+    volatile wcl_core_0_world_prepare_reg_t core_0_world_prepare;
+    volatile wcl_core_0_world_update_reg_t core_0_world_update;
+    volatile wcl_core_0_world_cancel_reg_t core_0_world_cancel;
+    volatile wcl_core_0_world_iram0_reg_t core_0_world_iram0;
+    volatile wcl_core_0_world_dram0_pif_reg_t core_0_world_dram0_pif;
+    volatile wcl_core_0_world_phase_reg_t core_0_world_phase;
+    uint32_t reserved_15c[9];
+    volatile wcl_core_0_nmi_mask_enable_reg_t core_0_nmi_mask_enable;
+    volatile wcl_core_0_nmi_mask_trigger_addr_reg_t core_0_nmi_mask_trigger_addr;
+    volatile wcl_core_0_nmi_mask_disable_reg_t core_0_nmi_mask_disable;
+    volatile wcl_core_0_nmi_mask_cancle_reg_t core_0_nmi_mask_cancle;
+    volatile wcl_core_0_nmi_mask_reg_t core_0_nmi_mask;
+    volatile wcl_core_0_nmi_mask_phase_reg_t core_0_nmi_mask_phase;
+    uint32_t reserved_198[154];
+    volatile wcl_core_1_entry_1_addr_reg_t core_1_entry_1_addr;
+    volatile wcl_core_1_entry_2_addr_reg_t core_1_entry_2_addr;
+    volatile wcl_core_1_entry_3_addr_reg_t core_1_entry_3_addr;
+    volatile wcl_core_1_entry_4_addr_reg_t core_1_entry_4_addr;
+    volatile wcl_core_1_entry_5_addr_reg_t core_1_entry_5_addr;
+    volatile wcl_core_1_entry_6_addr_reg_t core_1_entry_6_addr;
+    volatile wcl_core_1_entry_7_addr_reg_t core_1_entry_7_addr;
+    volatile wcl_core_1_entry_8_addr_reg_t core_1_entry_8_addr;
+    volatile wcl_core_1_entry_9_addr_reg_t core_1_entry_9_addr;
+    volatile wcl_core_1_entry_10_addr_reg_t core_1_entry_10_addr;
+    volatile wcl_core_1_entry_11_addr_reg_t core_1_entry_11_addr;
+    volatile wcl_core_1_entry_12_addr_reg_t core_1_entry_12_addr;
+    volatile wcl_core_1_entry_13_addr_reg_t core_1_entry_13_addr;
+    uint32_t reserved_434[18];
+    volatile wcl_core_1_entry_check_reg_t core_1_entry_check;
+    volatile wcl_core_1_statustable1_reg_t core_1_statustable1;
+    volatile wcl_core_1_statustable2_reg_t core_1_statustable2;
+    volatile wcl_core_1_statustable3_reg_t core_1_statustable3;
+    volatile wcl_core_1_statustable4_reg_t core_1_statustable4;
+    volatile wcl_core_1_statustable5_reg_t core_1_statustable5;
+    volatile wcl_core_1_statustable6_reg_t core_1_statustable6;
+    volatile wcl_core_1_statustable7_reg_t core_1_statustable7;
+    volatile wcl_core_1_statustable8_reg_t core_1_statustable8;
+    volatile wcl_core_1_statustable9_reg_t core_1_statustable9;
+    volatile wcl_core_1_statustable10_reg_t core_1_statustable10;
+    volatile wcl_core_1_statustable11_reg_t core_1_statustable11;
+    volatile wcl_core_1_statustable12_reg_t core_1_statustable12;
+    volatile wcl_core_1_statustable13_reg_t core_1_statustable13;
+    uint32_t reserved_4b4[18];
+    volatile wcl_core_1_statustable_current_reg_t core_1_statustable_current;
+    volatile wcl_core_1_message_addr_reg_t core_1_message_addr;
+    volatile wcl_core_1_message_max_reg_t core_1_message_max;
+    volatile wcl_core_1_message_phase_reg_t core_1_message_phase;
+    uint32_t reserved_50c[13];
+    volatile wcl_core_1_world_trigger_addr_reg_t core_1_world_trigger_addr;
+    volatile wcl_core_1_world_prepare_reg_t core_1_world_prepare;
+    volatile wcl_core_1_world_update_reg_t core_1_world_update;
+    volatile wcl_core_1_world_cancel_reg_t core_1_world_cancel;
+    volatile wcl_core_1_world_iram0_reg_t core_1_world_iram0;
+    volatile wcl_core_1_world_dram0_pif_reg_t core_1_world_dram0_pif;
+    volatile wcl_core_1_world_phase_reg_t core_1_world_phase;
+    uint32_t reserved_55c[9];
+    volatile wcl_core_1_nmi_mask_enable_reg_t core_1_nmi_mask_enable;
+    volatile wcl_core_1_nmi_mask_trigger_addr_reg_t core_1_nmi_mask_trigger_addr;
+    volatile wcl_core_1_nmi_mask_disable_reg_t core_1_nmi_mask_disable;
+    volatile wcl_core_1_nmi_mask_cancle_reg_t core_1_nmi_mask_cancle;
+    volatile wcl_core_1_nmi_mask_reg_t core_1_nmi_mask;
+    volatile wcl_core_1_nmi_mask_phase_reg_t core_1_nmi_mask_phase;
+} wcl_dev_t;
+
+extern wcl_dev_t WORLD_CONTROLLER;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(wcl_dev_t) == 0x598, "Invalid size of wcl_dev_t structure");
+#endif
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/soc/esp32s3/ld/esp32s3.peripherals.ld b/components/soc/esp32s3/ld/esp32s3.peripherals.ld
index de6ed0abcf..66ed5c0387 100644
--- a/components/soc/esp32s3/ld/esp32s3.peripherals.ld
+++ b/components/soc/esp32s3/ld/esp32s3.peripherals.ld
@@ -47,3 +47,4 @@ PROVIDE ( USB_SERIAL_JTAG  = 0x60038000 );
 PROVIDE ( USB0     = 0x60080000 );
 PROVIDE ( USBH     = 0x60080000 );
 PROVIDE ( USB_WRAP = 0x60039000 );
+PROVIDE ( WORLD_CONTROLLER = 0x600D0000 );
diff --git a/tools/ci/check_copyright_ignore.txt b/tools/ci/check_copyright_ignore.txt
index bdaaa3d546..e35ce9e501 100644
--- a/tools/ci/check_copyright_ignore.txt
+++ b/tools/ci/check_copyright_ignore.txt
@@ -1258,7 +1258,6 @@ components/soc/esp32s3/include/soc/usb_wrap_reg.h
 components/soc/esp32s3/include/soc/usb_wrap_struct.h
 components/soc/esp32s3/include/soc/usbh_struct.h
 components/soc/esp32s3/include/soc/wdev_reg.h
-components/soc/esp32s3/include/soc/world_controller_reg.h
 components/soc/esp32s3/interrupts.c
 components/soc/esp32s3/ledc_periph.c
 components/soc/esp32s3/rtc_io_periph.c
diff --git a/tools/ci/check_public_headers_exceptions.txt b/tools/ci/check_public_headers_exceptions.txt
index 71b5cd3f5d..c812a8080a 100644
--- a/tools/ci/check_public_headers_exceptions.txt
+++ b/tools/ci/check_public_headers_exceptions.txt
@@ -152,8 +152,6 @@ components/esp_rom/include/esp32/rom/uart.h
 
 ### To be fixed: files which don't compile for esp32s3 target:
 
-components/soc/esp32s3/include/soc/world_controller_struct.h
-
 
 ### To be fixed: files which don't compile for esp32c3 target:
 

From d422e2e7fadd37c703841b855f30110eb44fd5c1 Mon Sep 17 00:00:00 2001
From: daiziyan <daiziyan@madcowdeMacBook-Air-9.local>
Date: Thu, 4 Aug 2022 18:17:53 +0800
Subject: [PATCH 036/665] docs: updated trans for ulp-risc-v,fatfs and
 sleep_modes

---
 docs/en/api-reference/system/ulp-risc-v.rst   | 11 ++++----
 docs/zh_CN/api-reference/storage/fatfs.rst    |  5 +++-
 .../api-reference/system/sleep_modes.rst      |  6 +++--
 .../zh_CN/api-reference/system/ulp-risc-v.rst | 26 ++++++++++++++++---
 4 files changed, 36 insertions(+), 12 deletions(-)

diff --git a/docs/en/api-reference/system/ulp-risc-v.rst b/docs/en/api-reference/system/ulp-risc-v.rst
index a3088a0954..2a1d87daf0 100644
--- a/docs/en/api-reference/system/ulp-risc-v.rst
+++ b/docs/en/api-reference/system/ulp-risc-v.rst
@@ -35,7 +35,7 @@ To compile the ULP RISC-V code as part of the component, the following steps mus
 
  The first argument to ``ulp_embed_binary`` specifies the ULP binary name. The name specified here will also be used by other generated artifacts such as the ELF file, map file, header file and linker export file. The second argument specifies the ULP source files.  Finally, the third argument specifies the list of component source files which include the header file to be generated. This list is needed to build the dependencies correctly and ensure that the generated header file will be created before any of these files are compiled. See the section below for the concept of generated header files for ULP applications.
 
-3. Build the application as usual (e.g. `idf.py app`).
+3. Build the application as usual (e.g., `idf.py app`).
 
    Inside, the build system will take the following steps to build ULP program:
 
@@ -142,21 +142,22 @@ To disable the timer (effectively preventing the ULP program from running again)
 Debugging Your ULP RISC-V Program
 ----------------------------------
 
-When programming the ULP RISC-V it can sometimes be challenging to figure out why the program is not behaving as expected. Due to the simplicity of the core many of the standard methods of debugging, e.g. JTAG or ``printf``, are simply not available.
+When programming the ULP RISC-V, it can sometimes be challenging to figure out why the program is not behaving as expected. Due to the simplicity of the core, many of the standard methods of debugging, e.g., JTAG or ``printf``, are simply not available.
 
 Keeping this in mind, here are some ways that may help you debug you ULP RISC-V program:
 
  * Share program state through shared variables: as described in :ref:`ulp-riscv-access-variables`, both the main CPU and the ULP core can easily access global variables in RTC memory. Writing state information to such a variable from the ULP and reading it from the main CPU can help you discern what is happening on the ULP core. The downside of this approach is that it requires the main CPU to be awake, which will not always be the case. Keeping the main CPU awake might even, in some cases, mask problems, as some issues may only occur when certain power domains are powered down.
- * Printing using the bit-banged UART driver: the ULP RISC-V component comes with a low-speed bit-banged UART TX driver that can be used for printing information independently of the main CPU state. See :example:`system/ulp_riscv/uart_print` for an example of how to use this driver.
- * Trap signal: the ULP RISC-V has a hardware trap that will trigger under certain conditions, e.g. illegal instruction. This will cause the main CPU to be woken up with the wake-up cause :cpp:enumerator:`ESP_SLEEP_WAKEUP_COCPU_TRAP_TRIG`.
 
+ * Use the bit-banged UART driver to print: the ULP RISC-V component comes with a low-speed bit-banged UART TX driver that can be used for printing information independently of the main CPU state. See :example:`system/ulp_riscv/uart_print` for an example of how to use this driver.
+
+ * Trap signal: the ULP RISC-V has a hardware trap that will trigger under certain conditions, e.g., illegal instruction. This will cause the main CPU to be woken up with the wake-up cause :cpp:enumerator:`ESP_SLEEP_WAKEUP_COCPU_TRAP_TRIG`.
 
 
 Application Examples
 --------------------
 
 * ULP RISC-V Coprocessor polls GPIO while main CPU is in deep sleep: :example:`system/ulp_riscv/gpio`.
-* ULP RISC-V Coprocessor uses bit-banged UART tx to print: :example:`system/ulp_riscv/uart_print`.
+* ULP RISC-V Coprocessor uses bit-banged UART driver to print: :example:`system/ulp_riscv/uart_print`.
 * ULP RISC-V Coprocessor reads external temperature sensor while main CPU is in deep sleep: :example:`system/ulp_riscv/ds18b20_onewire`.
 
 API Reference
diff --git a/docs/zh_CN/api-reference/storage/fatfs.rst b/docs/zh_CN/api-reference/storage/fatfs.rst
index c3aa464dc3..5cddab2e3b 100644
--- a/docs/zh_CN/api-reference/storage/fatfs.rst
+++ b/docs/zh_CN/api-reference/storage/fatfs.rst
@@ -121,7 +121,10 @@ FatFs 分区生成器
 
 2. base_dir - 目录名称，该目录会被编码为 FatFs 分区，也可以选择将其被烧录进设备。但注意必须在分区表中指定合适的分区大小。
 
-3. ``FLASH_IN_PROJECT`` 标志 - 用户可以通过指定 ``FLASH_IN_PROJECT``，选择在执行 ``idf.py flash -p <PORT>`` 时让分区镜像自动与应用程序二进制文件、分区表等一同烧录进设备。
+3. ``FLASH_IN_PROJECT`` 标志 - 可选参数，用户可以通过指定 ``FLASH_IN_PROJECT``，选择在执行 ``idf.py flash -p <PORT>`` 时让分区镜像自动与应用程序二进制文件、分区表等一同烧录进设备。
+
+4. ``PRESERVE_TIME`` 标志 - 可选参数，用户可强制让目标镜像保留源文件夹的时间戳。如果不保留，每个目标镜像的时间戳都将设置为 FATFS 默认初始时间（1980 年 1 月 1 日）。
+
 
 例如::
 
diff --git a/docs/zh_CN/api-reference/system/sleep_modes.rst b/docs/zh_CN/api-reference/system/sleep_modes.rst
index f8b679a543..83f7b42ef4 100644
--- a/docs/zh_CN/api-reference/system/sleep_modes.rst
+++ b/docs/zh_CN/api-reference/system/sleep_modes.rst
@@ -171,7 +171,9 @@ RTC 外设和内存断电
 Flash 断电
 ----------
 
-默认情况下，调用函数 :cpp:func:`esp_light_sleep_start` 后， **不会** 断电 flash。在 sleep 过程中断电 flash 存在风险。因为 flash 断电需要时间，但是在此期间，系统有可能被唤醒。此时 flash 重新被上电，断电尚未完成又重新上电的硬件行为有概率导致 flash 不能正常工作。如果用户为 flash 供电电路添加了滤波电容，断电所需时间可能会更长。此外，即使可以预知 flash 彻底断电所需的时间，有时也不能通过设置足够长的睡眠时间来确保 flash 断电的安全（比如，突发的异步唤醒源会使得实际的睡眠时间不可控）。
+默认情况下，调用函数 :cpp:func:`esp_light_sleep_start` 后， flash **不会** 断电，因为在 sleep 过程中断电 flash 存在风险。具体而言，flash 断电需要时间，但是在此期间，系统有可能被唤醒，导致 flash 重新被上电。此时，断电尚未完成又重新上电的硬件行为有可能导致 flash 无法正常工作。
+
+理论上讲，在 flash 完全断电后可以仅唤醒系统，然而现实情况是 flash 断电所需的时间很难预测。如果用户为 flash 供电电路添加了滤波电容，断电所需时间可能会更长。此外，即使可以预知 flash 彻底断电所需的时间，有时也不能通过设置足够长的睡眠时间来确保 flash 断电的安全（比如，突发的异步唤醒源会使得实际的睡眠时间不可控）。
 
 .. warning::
     如果在 flash 的供电电路上添加了滤波电容，那么应当尽一切可能避免 flash 断电。
@@ -193,7 +195,7 @@ Flash 断电
 
     .. list::
 
-        - Light sleep 时，ESP-IDF 并未提供保证 flash 一定会被断电的机制。
+        - Light sleep 时，ESP-IDF 没有提供保证 flash 一定会被断电的机制。
         - 不管用户的配置如何，函数 :cpp:func:`esp_deep_sleep_start` 都会强制断电 flash。
 
 进入 Light-sleep 模式
diff --git a/docs/zh_CN/api-reference/system/ulp-risc-v.rst b/docs/zh_CN/api-reference/system/ulp-risc-v.rst
index f3c2d2c09b..5c9156e243 100644
--- a/docs/zh_CN/api-reference/system/ulp-risc-v.rst
+++ b/docs/zh_CN/api-reference/system/ulp-risc-v.rst
@@ -11,7 +11,7 @@ ULP RISC-V 协处理器代码以 C 语言（或汇编语言）编写，使用基
 
 如果您已依照 :doc:`快速入门指南 <../../../get-started/index>` 中的介绍安装好了 ESP-IDF 及其 CMake 构建系统，那么 ULP RISC-V 工具链已经被默认安装到了您的开发环境中。
 
-.. note: 在早期版本的ESP-IDF中，RISC-V工具链具有不同的名称：`riscv-none-embed-gcc`。
+.. note: 在早期版本的 ESP-IDF 中，RISC-V 工具链具有不同的名称：`riscv-none-embed-gcc`。
 
 编译 ULP RISC-V 代码
 -----------------------------
@@ -51,18 +51,20 @@ ULP RISC-V 协处理器代码以 C 语言（或汇编语言）编写，使用基
 
    6. **创建 LD 导出脚本和头文件** （``ulp_app_name.ld`` 和 ``ulp_app_name.h``），包含来自 ``ulp_app_name.sym`` 的符号。此步骤可借助 ``esp32ulp_mapgen.py`` 工具来完成。
 
-   7. **将生成的二进制文件添加到要嵌入应用程序的二进制文件列表中。** 
+   7. **将生成的二进制文件添加到要嵌入应用程序的二进制文件列表中。**
+
+.. _ulp-riscv-access-variables:
 
 访问 ULP RISC-V 程序变量
 ----------------------------
 
-在 ULP RISC-V 程序中定义的全局符号也可以在主程序中使用。 
+在 ULP RISC-V 程序中定义的全局符号也可以在主程序中使用。
 
 例如，ULP RISC-V 程序可以定义 ``measurement_count`` 变量，此变量可以定义程序从深度睡眠中唤醒芯片之前需要进行的 ADC 测量的次数。
 
 .. code-block:: c
 
-    volatile int measurement_count; 
+    volatile int measurement_count;
 
     int some_function()
     {
@@ -136,10 +138,26 @@ ULP RISC-V 协处理器由定时器启动，调用 :cpp:func:`ulp_riscv_run` 即
 
 如需禁用定时器（有效防止 ULP 程序再次运行），请清除 ``RTC_CNTL_STATE0_REG`` 寄存器中的 ``RTC_CNTL_ULP_CP_SLP_TIMER_EN`` 位，此项操作可在 ULP 代码或主程序中进行。
 
+
+调试 ULP RISC-V 程序
+----------------------------------
+
+在对 ULP RISC-V 进行编程时，若程序未按预期运行，有时很难找出的原因。因为其内核的简单性，许多标准的调试方法如 JTAG 或 ``printf`` 无法使用。
+
+以下方法可以帮助您调试 ULP RISC-V 程序：
+
+ * 通过共享变量查看程序状态：如 :ref:`ulp-riscv-access-variables` 中所述，主 CPU 以及 ULP 内核都可以轻松访问 RTC 内存中的全局变量。通过 ULP 向该变量中写入状态信息，然后通过主 CPU 读取状态信息，可帮助您了解 ULP 内核的状态。该方法的缺点在于它要求主 CPU 一直处于唤醒状态，但现实情况可能并非如此。有时，保持主 CPU 处于唤醒状态还可能会掩盖一些问题，因为某些问题可能仅在特定电源域断电时才会出现。
+
+ * 使用 bit-banged UART 驱动程序打印：ULP RISC-V 组件中有一个低速 bit-banged UART TX 驱动程序，可用于打印独立于主 CPU 状态的信息。有关如何使用此驱动程序的示例，请参阅 :example:`system/ulp_riscv/uart_print`。
+
+ * 陷阱信号：ULP RISC-V 有一个硬件陷阱，将在特定条件下触发，例如非法指令。这将导致主 CPU 被 :cpp:enumerator:`ESP_SLEEP_WAKEUP_COCPU_TRAP_TRIG` 唤醒。
+
+
 应用示例
 --------------------
 
 * 主处理器处于 Deep-sleep 状态时，ULP RISC-V 协处理器轮询 GPIO：:example:`system/ulp_riscv/gpio`。
+* ULP RISC-V 协处理器使用 bit-banged UART 驱动程序打印: :example:`system/ulp_riscv/uart_print`.
 * 主处理器处于 Deep-sleep 状态时，ULP RISC-V 协处理器读取外部温度传感器：:example:`system/ulp_riscv/ds18b20_onewire`。
 
 API 参考

From 5804d2b6a7dd2731b0b639925edb569751670c66 Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Wed, 10 Aug 2022 14:13:48 +0800
Subject: [PATCH 037/665] freertos: Fix flakey event group unit tests

The event group unit tests would previously use a single call bit (the
"BIT_CALL" macro) to unblock all the test tasks. However, if one or more tasks
were delayed in calling xEventGroupWaitBits(), the other tasks would clear the
test bits, leading to the test deadlocking.

This commit updates the bits used so that each task gets their own CALL and
RESPONSE bits.
---
 .../event_groups/test_freertos_eventgroups.c  | 34 +++++++++----------
 1 file changed, 17 insertions(+), 17 deletions(-)

diff --git a/components/freertos/test/integration/event_groups/test_freertos_eventgroups.c b/components/freertos/test/integration/event_groups/test_freertos_eventgroups.c
index a4521ec91e..e0a9e8c9e6 100644
--- a/components/freertos/test/integration/event_groups/test_freertos_eventgroups.c
+++ b/components/freertos/test/integration/event_groups/test_freertos_eventgroups.c
@@ -15,11 +15,13 @@
 #include "unity.h"
 #include "unity_test_utils.h"
 
-#define BIT_CALL (1 << 0)
-#define BIT_RESPONSE(TASK) (1 << (TASK+1))
-#define ALL_RESPONSE_BITS (((1 << NUM_TASKS) - 1) << 1)
+#define NUM_TASKS               8
+#define ALL_TASK_BITS           ((1 << NUM_TASKS) - 1)
+#define BIT_CALL(task)          (1 << (task))
+#define BIT_RESPONSE(task)      (1 << ((task) + NUM_TASKS))
+#define ALL_CALL_BITS           (ALL_TASK_BITS)
+#define ALL_RESPONSE_BITS       (ALL_TASK_BITS << NUM_TASKS)
 
-static const int NUM_TASKS = 8;
 static const int COUNT = 1000;
 static EventGroupHandle_t eg;
 static SemaphoreHandle_t done_sem;
@@ -33,7 +35,7 @@ static void task_event_group_call_response(void *param)
     for (int i = 0; i < COUNT; i++) {
         /* Wait until the common "call" bit is set, starts off all tasks
            (clear on return) */
-        TEST_ASSERT( xEventGroupWaitBits(eg, BIT_CALL, true, false, portMAX_DELAY) );
+        TEST_ASSERT( xEventGroupWaitBits(eg, BIT_CALL(task_num), true, false, portMAX_DELAY) );
 
         /* Set our individual "response" bit */
         xEventGroupSetBits(eg, BIT_RESPONSE(task_num));
@@ -55,20 +57,20 @@ TEST_CASE("FreeRTOS Event Groups", "[freertos]")
     /* Note: task_event_group_call_response all have higher priority than this task, so on this core
        they will always preempt this task.
 
-       This is important because we need to know all tasks have blocked on BIT_CALL each time we signal it,
-       or they get out of sync.
+       This is important because we need to know all tasks have blocked on their own BIT_CALL(task_num) each time we
+       signal it, or they get out of sync.
      */
     for (int c = 0; c < NUM_TASKS; c++) {
         xTaskCreatePinnedToCore(task_event_group_call_response, "tsk_call_resp", 4096, (void *)c, configMAX_PRIORITIES - 1, &task_handles[c], c % portNUM_PROCESSORS);
     }
 
     /* Tasks all start instantly, but this task will resume running at the same time as the higher priority tasks on the
-       other processor may still be setting up, so allow time for them to also block on BIT_CALL... */
+       other processor may still be setting up, so allow time for them to also block on BIT_CALL()... */
     vTaskDelay(10);
 
     for (int i = 0; i < COUNT; i++) {
-        /* signal all tasks with "CALL" bit... */
-        xEventGroupSetBits(eg, BIT_CALL);
+        /* signal all the "CALL" bits of each task */
+        xEventGroupSetBits(eg, ALL_CALL_BITS);
 
         /* Wait until all tasks have set their respective response bits */
         TEST_ASSERT_EQUAL_HEX16(ALL_RESPONSE_BITS, xEventGroupWaitBits(eg, ALL_RESPONSE_BITS, true, true, portMAX_DELAY));
@@ -87,8 +89,6 @@ TEST_CASE("FreeRTOS Event Groups", "[freertos]")
     vEventGroupDelete(eg);
 }
 
-#define BIT_DONE(X) (1<<(NUM_TASKS+1+X))
-
 static void task_test_sync(void *param)
 {
     int task_num = (int)param;
@@ -97,11 +97,11 @@ static void task_test_sync(void *param)
 
     for (int i = 0; i < COUNT; i++) {
         /* set our bit, and wait on all tasks to set their bits */
-        xEventGroupSync(eg, BIT_RESPONSE(task_num), ALL_RESPONSE_BITS, portMAX_DELAY);
+        xEventGroupSync(eg, BIT_CALL(task_num), ALL_CALL_BITS, portMAX_DELAY);
         /* clear our bit */
-        xEventGroupClearBits(eg, BIT_RESPONSE(task_num));
+        xEventGroupClearBits(eg, BIT_CALL(task_num));
     }
-    int after_done = xEventGroupSetBits(eg, BIT_DONE(task_num));
+    int after_done = xEventGroupSetBits(eg, BIT_RESPONSE(task_num));
 
     printf("Done %d = 0x%08x\n", task_num, after_done);
 
@@ -119,8 +119,8 @@ TEST_CASE("FreeRTOS Event Group Sync", "[freertos]")
     }
 
     for (int c = 0; c < NUM_TASKS; c++) {
-        printf("Waiting on %d (0x%08x)\n", c, BIT_DONE(c));
-        TEST_ASSERT( xEventGroupWaitBits(eg, BIT_DONE(c), false, false, portMAX_DELAY) );
+        printf("Waiting on %d (0x%08x)\n", c, BIT_RESPONSE(c));
+        TEST_ASSERT( xEventGroupWaitBits(eg, BIT_RESPONSE(c), false, false, portMAX_DELAY) );
     }
 
     /* Ensure all tasks cleaned up correctly */

From 2a6c6c18f7a1e317201c1f49faea19bc480ca5e7 Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Thu, 28 Jul 2022 13:49:44 +0800
Subject: [PATCH 038/665] esp_hw_support: esp_clk should use spinlock instead
 of mutex

esp_clk used to be protected using _lock_t (i.e., a FreeRTOS Mutex). However, esp_clk API is current called from
from critical sections, thus mutex should not be used (as they can be blocking).

This commit updates esp_clk to use spinlocks for critical sections instead.
---
 components/esp_hw_support/esp_clk.c | 7 ++++---
 1 file changed, 4 insertions(+), 3 deletions(-)

diff --git a/components/esp_hw_support/esp_clk.c b/components/esp_hw_support/esp_clk.c
index 0fd5deec93..8ede56603e 100644
--- a/components/esp_hw_support/esp_clk.c
+++ b/components/esp_hw_support/esp_clk.c
@@ -8,6 +8,7 @@
 #include <sys/param.h>
 #include <sys/lock.h>
 
+#include "freertos/FreeRTOS.h"
 #include "esp_attr.h"
 #include "soc/rtc.h"
 #include "soc/soc_caps.h"
@@ -46,7 +47,7 @@ extern uint32_t g_ticks_per_us_app;
 #endif
 #endif
 
-static _lock_t s_esp_rtc_time_lock;
+static portMUX_TYPE s_esp_rtc_time_lock = portMUX_INITIALIZER_UNLOCKED;
 
 // TODO: IDF-4239
 static RTC_DATA_ATTR uint64_t s_esp_rtc_time_us = 0, s_rtc_last_ticks = 0;
@@ -94,7 +95,7 @@ uint64_t esp_rtc_get_time_us(void)
     //IDF-3901
     return 0;
 #endif
-    _lock_acquire(&s_esp_rtc_time_lock);
+    portENTER_CRITICAL_SAFE(&s_esp_rtc_time_lock);
     const uint32_t cal = esp_clk_slowclk_cal_get();
     const uint64_t rtc_this_ticks = rtc_time_get();
     const uint64_t ticks = rtc_this_ticks - s_rtc_last_ticks;
@@ -115,7 +116,7 @@ uint64_t esp_rtc_get_time_us(void)
                                    ((ticks_high * cal) << (32 - RTC_CLK_CAL_FRACT));
     s_esp_rtc_time_us += delta_time_us;
     s_rtc_last_ticks = rtc_this_ticks;
-    _lock_release(&s_esp_rtc_time_lock);
+    portEXIT_CRITICAL_SAFE(&s_esp_rtc_time_lock);
     return s_esp_rtc_time_us;
 }
 

From a73dd07d12a75db035b7ec9496a21473afcd4612 Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Thu, 28 Jul 2022 14:20:16 +0800
Subject: [PATCH 039/665] esp_hw_support: Fix esp_light_sleep_start() deadlock

esp_light_sleep_start() will stall the other CPU via esp_ipc_isr_stall_other_cpu(). After stalling the other CPU,
will call esp_clk_... API which themselves take locks. If the other stalled CPU is holding those locks, this will
result in a deadlock.

This commit adds a workaround calling esp_clk_private_lock() to take the lock before stalling the other CPU.
---
 components/esp_hw_support/esp_clk.c            | 10 ++++++++++
 .../include/esp_private/esp_clk.h              | 13 +++++++++++++
 components/esp_hw_support/sleep_modes.c        | 18 ++++++++++++++++++
 components/esp_system/include/esp_ipc_isr.h    |  1 +
 .../include/esp_private/esp_timer_private.h    |  4 ++--
 5 files changed, 44 insertions(+), 2 deletions(-)

diff --git a/components/esp_hw_support/esp_clk.c b/components/esp_hw_support/esp_clk.c
index 8ede56603e..2421196646 100644
--- a/components/esp_hw_support/esp_clk.c
+++ b/components/esp_hw_support/esp_clk.c
@@ -144,3 +144,13 @@ uint64_t esp_clk_rtc_time(void)
     return 0;
 #endif
 }
+
+void esp_clk_private_lock(void)
+{
+    portENTER_CRITICAL(&s_esp_rtc_time_lock);
+}
+
+void esp_clk_private_unlock(void)
+{
+    portEXIT_CRITICAL(&s_esp_rtc_time_lock);
+}
diff --git a/components/esp_hw_support/include/esp_private/esp_clk.h b/components/esp_hw_support/include/esp_private/esp_clk.h
index 8462b032ee..01b2849f8a 100644
--- a/components/esp_hw_support/include/esp_private/esp_clk.h
+++ b/components/esp_hw_support/include/esp_private/esp_clk.h
@@ -82,6 +82,19 @@ int esp_clk_xtal_freq(void);
  */
 uint64_t esp_clk_rtc_time(void);
 
+/**
+ * @brief obtain internal critical section used esp_clk implementation.
+ *
+ * This is used by the esp_light_sleep_start() to avoid deadlocking when it
+ * calls esp_clk related API after stalling the other CPU.
+ */
+void esp_clk_private_lock(void);
+
+/**
+ * @brief counterpart of esp_clk_private_lock
+ */
+void esp_clk_private_unlock(void);
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/esp_hw_support/sleep_modes.c b/components/esp_hw_support/sleep_modes.c
index 58caee9b3e..154b9bb649 100644
--- a/components/esp_hw_support/sleep_modes.c
+++ b/components/esp_hw_support/sleep_modes.c
@@ -665,12 +665,29 @@ esp_err_t esp_light_sleep_start(void)
     s_config.ccount_ticks_record = esp_cpu_get_cycle_count();
     static portMUX_TYPE light_sleep_lock = portMUX_INITIALIZER_UNLOCKED;
     portENTER_CRITICAL(&light_sleep_lock);
+    /*
+    Note: We are about to stall the other CPU via the esp_ipc_isr_stall_other_cpu(). However, there is a chance of
+    deadlock if after stalling the other CPU, we attempt to take spinlocks already held by the other CPU that is.
+
+    Thus any functions that we call after stalling the other CPU will need to have the locks taken first to avoid
+    deadlock.
+
+    Todo: IDF-5257
+    */
+
     /* We will be calling esp_timer_private_set inside DPORT access critical
      * section. Make sure the code on the other CPU is not holding esp_timer
      * lock, otherwise there will be deadlock.
      */
     esp_timer_private_lock();
 
+    /* We will be calling esp_rtc_get_time_us() below. Make sure the code on the other CPU is not holding the
+     * esp_rtc_get_time_us() lock, otherwise there will be deadlock. esp_rtc_get_time_us() is called via:
+     *
+     * - esp_clk_slowclk_cal_set() -> esp_rtc_get_time_us()
+     */
+    esp_clk_private_lock();
+
     s_config.rtc_ticks_at_sleep_start = rtc_time_get();
     uint32_t ccount_at_sleep_start = esp_cpu_get_cycle_count();
     uint64_t high_res_time_at_start = esp_timer_get_time();
@@ -793,6 +810,7 @@ esp_err_t esp_light_sleep_start(void)
     }
     esp_set_time_from_rtc();
 
+    esp_clk_private_unlock();
     esp_timer_private_unlock();
     esp_ipc_isr_release_other_cpu();
     if (!wdt_was_enabled) {
diff --git a/components/esp_system/include/esp_ipc_isr.h b/components/esp_system/include/esp_ipc_isr.h
index 22fa5b10b0..70290ba561 100644
--- a/components/esp_system/include/esp_ipc_isr.h
+++ b/components/esp_system/include/esp_ipc_isr.h
@@ -62,6 +62,7 @@ void esp_ipc_isr_asm_call_blocking(esp_ipc_isr_func_t func, void* arg);
  * - If the stall feature is paused using esp_ipc_isr_stall_pause(), this function will have no effect
  *
  * @note This function is not available in single-core mode.
+ * @note It is the caller's responsibility to avoid deadlocking on spinlocks
  */
 void esp_ipc_isr_stall_other_cpu(void);
 
diff --git a/components/esp_timer/include/esp_private/esp_timer_private.h b/components/esp_timer/include/esp_private/esp_timer_private.h
index 4744b20a39..37aaeac03f 100644
--- a/components/esp_timer/include/esp_private/esp_timer_private.h
+++ b/components/esp_timer/include/esp_private/esp_timer_private.h
@@ -51,11 +51,11 @@ void esp_timer_private_set(uint64_t new_us);
 void esp_timer_private_advance(int64_t time_diff_us);
 
 /**
- * @brief obtain internal critical section used esp_timer implementation
+ * @brief obtain internal critical section used in the esp_timer implementation
  * This can be used when a sequence of calls to esp_timer has to be made,
  * and it is necessary that the state of the timer is consistent between
  * the calls. Should be treated in the same way as a spinlock.
- * Call esp_timer_unlock to release the lock
+ * Call esp_timer_private_unlock to release the lock
  */
 void esp_timer_private_lock(void);
 

From 694c54595b1c796a45dc8545225c745b2c86a36f Mon Sep 17 00:00:00 2001
From: Mo Fei Fei <mofeifei@espressif.com>
Date: Wed, 10 Aug 2022 18:55:39 +0800
Subject: [PATCH 040/665] Docs: update CN trans for several docs in api-guides

---
 docs/en/api-guides/fatal-errors.rst           |  4 ++--
 .../api-guides/linker-script-generation.rst   |  2 +-
 docs/en/api-guides/memory-types.rst           |  1 +
 docs/zh_CN/api-guides/bootloader.rst          |  1 -
 docs/zh_CN/api-guides/fatal-errors.rst        | 21 +++++++++++++++++++
 .../api-guides/linker-script-generation.rst   | 11 +++++-----
 6 files changed, 31 insertions(+), 9 deletions(-)

diff --git a/docs/en/api-guides/fatal-errors.rst b/docs/en/api-guides/fatal-errors.rst
index 851a44469b..2342325b58 100644
--- a/docs/en/api-guides/fatal-errors.rst
+++ b/docs/en/api-guides/fatal-errors.rst
@@ -284,7 +284,7 @@ The GDB prompt can be used to inspect CPU registers, local and static variables,
 RTC Watchdog Timeout
 --------------------
 
-The RTC watchdog is used in the startup code to keep track of execution time and also helps to prevent a lock up caused by an unstable power source, it is enabled by default, see :ref:`CONFIG_BOOTLOADER_WDT_ENABLE`. If the execution time is exceeded, the RTC watchdog will restart the system. In this case, the ROM bootloader will print a message with the ``RTC Watchdog Timeout`` reason for the reboot.
+The RTC watchdog is used in the startup code to keep track of execution time and it also helps to prevent a lock-up caused by an unstable power source. It is enabled by default (see :ref:`CONFIG_BOOTLOADER_WDT_ENABLE`). If the execution time is exceeded, the RTC watchdog will restart the system. In this case, the ROM bootloader will print a message with the ``RTC Watchdog Timeout`` reason for the reboot.
 
 .. only:: esp32
 
@@ -298,7 +298,7 @@ The RTC watchdog is used in the startup code to keep track of execution time and
 
         rst:0x10 (RTCWDT_RTC_RST)
 
-The RTC watchdog covers the execution time from the first stage bootloader (ROM bootloader) to application startup. It is initially set in the ROM bootloader, then configured in the bootloader with the :ref:`CONFIG_BOOTLOADER_WDT_TIME_MS` option (9000ms by default). During the application initialization stage, it is reconfigured again because the source of the slow clock may have changed, and finally disabled right before the ``app_main()`` call. There is an option :ref:`CONFIG_BOOTLOADER_WDT_DISABLE_IN_USER_CODE` which allows the RTC watchdog to not be disabled before ``app_main`` and instead the RTC watchdog remains active and must be explicitly reset in your application.
+The RTC watchdog covers the execution time from the first stage bootloader (ROM bootloader) to application startup. It is initially set in the ROM bootloader, then configured in the bootloader with the :ref:`CONFIG_BOOTLOADER_WDT_TIME_MS` option (9000 ms by default). During the application initialization stage, it is reconfigured because the source of the slow clock may have changed, and finally disabled right before the ``app_main()`` call. There is an option :ref:`CONFIG_BOOTLOADER_WDT_DISABLE_IN_USER_CODE` which prevents the RTC watchdog from being disabled before ``app_main``. Instead, the RTC watchdog remains active and must be fed periodically in your application's code.
 
 .. _Guru-Meditation-Errors:
 
diff --git a/docs/en/api-guides/linker-script-generation.rst b/docs/en/api-guides/linker-script-generation.rst
index 53f24e6f5e..2770ada499 100644
--- a/docs/en/api-guides/linker-script-generation.rst
+++ b/docs/en/api-guides/linker-script-generation.rst
@@ -13,7 +13,7 @@ For example, it may be necessary to place:
 
     * critical code in RAM for performance reasons.
     * executable code in IRAM so that it can be ran while cache is disabled.
-    :SOC_RTC_MEM_SUPPORTED: * code in RTC memory for use in a wake stub or the ULP coprocessor.
+    :SOC_RTC_MEM_SUPPORTED: * code in RTC memory for use in a wake stub.
     :SOC_ULP_SUPPORTED: * code in RTC memory for use by the ULP coprocessor.
 
 With the linker script generation mechanism, it is possible to specify these placements at the component level within ESP-IDF. The component presents information on how it would like to place its symbols, objects or the entire archive. During build, the information presented by the components are collected, parsed and processed; and the placement rules generated is used to link the app.
diff --git a/docs/en/api-guides/memory-types.rst b/docs/en/api-guides/memory-types.rst
index 1fa849bbd8..8cc3bddb8e 100644
--- a/docs/en/api-guides/memory-types.rst
+++ b/docs/en/api-guides/memory-types.rst
@@ -127,6 +127,7 @@ If a function is not explicitly placed into :ref:`iram` or RTC memory, it is pla
 
 During :doc:`startup`, the bootloader (which runs from IRAM) configures the MMU flash cache to map the app's instruction code region to the instruction space. Flash accessed via the MMU is cached using some internal SRAM and accessing cached flash data is as fast as accessing other types of internal memory.
 
+
 .. _drom:
 
 DROM (data stored in flash)
diff --git a/docs/zh_CN/api-guides/bootloader.rst b/docs/zh_CN/api-guides/bootloader.rst
index 8094562644..903ca26d3c 100644
--- a/docs/zh_CN/api-guides/bootloader.rst
+++ b/docs/zh_CN/api-guides/bootloader.rst
@@ -150,7 +150,6 @@ ROM 中的 :ref:`first-stage-bootloader` 从 flash 中读取 :ref:`second-stage-
 
     引导加载程序有 :ref:`CONFIG_BOOTLOADER_SKIP_VALIDATE_IN_DEEP_SLEEP` 选项，可以减少从深度睡眠中唤醒的时间（有利于降低功耗）。当 :ref:`CONFIG_SECURE_BOOT` 选项禁用时，该选项可用。由于无需镜像校验，唤醒时间减少。在第一次启动时，引导加载程序将启动的应用程序的地址存储在 RTC FAST 存储器中。而在唤醒过程中，这个地址用于启动而无需任何检查，从而实现了快速加载。
 
-
 自定义引导加载程序
 ----------------------
 
diff --git a/docs/zh_CN/api-guides/fatal-errors.rst b/docs/zh_CN/api-guides/fatal-errors.rst
index 76410711e2..53d4eea467 100644
--- a/docs/zh_CN/api-guides/fatal-errors.rst
+++ b/docs/zh_CN/api-guides/fatal-errors.rst
@@ -279,6 +279,27 @@ GDB Stub
 
 在 GDB 会话中，我们可以检查 CPU 寄存器，本地和静态变量以及内存中任意位置的值。但是不支持设置断点，改变 PC 值或者恢复程序的运行。若要复位程序，请退出 GDB 会话，在 IDF 监视器 中连续输入 Ctrl-T Ctrl-R，或者按下开发板上的复位按键也可以重新运行程序。
 
+.. _RTC-Watchdog-Timeout:
+
+RTC 看门狗超时
+----------------
+
+RTC 看门狗在启动代码中用于跟踪执行时间，也有助于防止由于电源不稳定引起的锁定。RTC 看门狗默认启用，参见 :ref:`CONFIG_BOOTLOADER_WDT_ENABLE`。如果执行时间超时，RTC 看门狗将自动重启系统。此时，ROM 引导加载程序将打印消息 ``RTC Watchdog Timeout`` 说明重启原因。
+
+.. only:: esp32
+
+    ::
+
+        rst:0x10 (RTCWDT_RTC_RESET)
+
+.. only:: not esp32
+
+    ::
+
+        rst:0x10 (RTCWDT_RTC_RST)
+
+RTC 看门狗涵盖了从一级引导程序（ROM 引导程序）到应用程序启动的执行时间，最初在 ROM 引导程序中设置，而后在引导程序中使用 :ref:`CONFIG_BOOTLOADER_WDT_TIME_MS` 选项进行配置（默认 9000 ms）。在应用初始化阶段，由于慢速时钟源可能已更改，RTC 看门狗将被重新配置，最后在调用 ``app_main()`` 之前被禁用。可以使用选项 :ref:`CONFIG_BOOTLOADER_WDT_DISABLE_IN_USER_CODE` 以保证 RTC 看门狗在调用 ``app_main`` 之前不被禁用，而是保持运行状态，用户需要在应用代码中定期“喂狗”。
+
 .. _Guru-Meditation-Errors:
 
 Guru Meditation 错误
diff --git a/docs/zh_CN/api-guides/linker-script-generation.rst b/docs/zh_CN/api-guides/linker-script-generation.rst
index fac18dc0e4..a86d19f092 100644
--- a/docs/zh_CN/api-guides/linker-script-generation.rst
+++ b/docs/zh_CN/api-guides/linker-script-generation.rst
@@ -7,13 +7,14 @@
 
 {IDF_TARGET_NAME} 中有多个用于存放代码和数据的 :ref:`内存区域<memory-layout>` 。代码和只读数据默认存放在 flash 中，可写数据存放在 RAM 中。不过有时，用户必须更改默认存放区域。
 
-.. only:: SOC_ULP_SUPPORTED
+例如：
 
-    例如为了提高性能，将关键代码存放到 RAM 中，或者将代码存放到 RTC 存储器中以便在 wake up stub 和 ULP 协处理器中使用。
+.. list::
 
-.. only:: not SOC_ULP_SUPPORTED
-
-    例如为了提高性能，将关键代码存放到 RAM 中，或者将代码存放到 RTC 存储器中以便在wake up stub 中使用。
+    * 将关键代码存放到 RAM 中以提高性能；
+    * 将可执行代码存放到 IRAM 中，以便在缓存被禁用时运行这些代码；
+    :SOC_RTC_MEM_SUPPORTED: * 将代码存放到 RTC 存储器中，以便在 wake stub 中使用；
+    :SOC_ULP_SUPPORTED: * 将代码存放到 RTC 内存中，以便 ULP 协处理器使用。
 
 链接器脚本生成机制可以让用户指定代码和数据在 ESP-IDF 组件中的存放区域。组件包含如何存放符号、目标或完整库的信息。在构建应用程序时，组件中的这些信息会被收集、解析并处理；生成的存放规则用于链接应用程序。
 

From e6c313b5f0230117c22f0a2d42278951fecbdf8b Mon Sep 17 00:00:00 2001
From: Roland Dobai <roland@espressif.com>
Date: Wed, 10 Aug 2022 13:45:32 +0200
Subject: [PATCH 041/665] Tools: Upgrade pip and setuptools if venv is not able

venv upgrades pip and setuptools by the --upgrade-deps option available
since Python 3.9. This commit adds manual upgrade for Pythons 3.7 and 3.8.
---
 tools/idf_tools.py | 9 +++++++++
 1 file changed, 9 insertions(+)

diff --git a/tools/idf_tools.py b/tools/idf_tools.py
index 13073e3e48..eaef2fcee2 100755
--- a/tools/idf_tools.py
+++ b/tools/idf_tools.py
@@ -1977,6 +1977,8 @@ def action_install_python_env(args):  # type: ignore
         warn('Removing the existing Python environment in {}'.format(idf_python_env_path))
         shutil.rmtree(idf_python_env_path)
 
+    venv_can_upgrade = False
+
     if not os.path.exists(virtualenv_python):
         try:
             import venv  # noqa: F401
@@ -1986,6 +1988,7 @@ def action_install_python_env(args):  # type: ignore
             if sys.version_info[:2] >= (3, 9):
                 # upgrade pip & setuptools
                 virtualenv_options += ['--upgrade-deps']
+                venv_can_upgrade = True
 
             info('Creating a new Python environment in {}'.format(idf_python_env_path))
             subprocess.check_call([sys.executable, '-m', 'venv',
@@ -2000,6 +2003,12 @@ def action_install_python_env(args):  # type: ignore
     if env_copy.get('PIP_USER')  == 'yes':
         warn('Found PIP_USER="yes" in the environment. Disabling PIP_USER in this shell to install packages into a virtual environment.')
         env_copy['PIP_USER'] = 'no'
+
+    if not venv_can_upgrade:
+        info('Upgrading pip and setuptools...')
+        subprocess.check_call([virtualenv_python, '-m', 'pip', 'install', '--upgrade', 'pip', 'setuptools'],
+                              stdout=sys.stdout, stderr=sys.stderr, env=env_copy)
+
     run_args = [virtualenv_python, '-m', 'pip', 'install', '--no-warn-script-location']
     requirements_file_list = get_requirements(args.features)
     for requirement_file in requirements_file_list:

From d777b790d0f6d091cd606443edd18a0cb135af19 Mon Sep 17 00:00:00 2001
From: Tomas Rezucha <tomas.rezucha@espressif.com>
Date: Fri, 22 Jul 2022 10:20:21 +0200
Subject: [PATCH 042/665] tinyusb: Add TinyUSB example tests

---
 .gitlab/ci/dependencies/dependencies.yml      |   1 +
 .gitlab/ci/rules.yml                          | 301 ++++++++++++++++++
 .gitlab/ci/target-test.yml                    |   8 +
 .../api-reference/peripherals/usb_device.rst  |  35 +-
 .../usb/device/.build-test-rules.yml          |   9 +
 .../tusb_console/pytest_usb_device_console.py |  35 ++
 .../device/tusb_hid/pytest_usb_device_hid.py  |  12 +
 .../device/tusb_midi/main/tusb_midi_main.c    |   1 +
 .../tusb_midi/pytest_usb_device_midi.py       |  13 +
 .../tusb_sample_descriptor/CMakeLists.txt     |   6 -
 .../device/tusb_sample_descriptor/README.md   | 123 -------
 .../main/CMakeLists.txt                       |   2 -
 .../main/Kconfig.projbuild                    |  10 -
 .../main/tusb_sample_descriptor_main.c        |  70 ----
 .../tusb_sample_descriptor/sdkconfig.defaults |   5 -
 .../pytest_usb_device_serial.py               |  29 ++
 .../device/tusb_serial_device/sdkconfig.ci    |   0
 pytest.ini                                    |   1 +
 tools/ci/check_copyright_config.yaml          |   4 +-
 19 files changed, 431 insertions(+), 234 deletions(-)
 create mode 100644 examples/peripherals/usb/device/.build-test-rules.yml
 create mode 100644 examples/peripherals/usb/device/tusb_console/pytest_usb_device_console.py
 create mode 100644 examples/peripherals/usb/device/tusb_hid/pytest_usb_device_hid.py
 create mode 100644 examples/peripherals/usb/device/tusb_midi/pytest_usb_device_midi.py
 delete mode 100644 examples/peripherals/usb/device/tusb_sample_descriptor/CMakeLists.txt
 delete mode 100644 examples/peripherals/usb/device/tusb_sample_descriptor/README.md
 delete mode 100644 examples/peripherals/usb/device/tusb_sample_descriptor/main/CMakeLists.txt
 delete mode 100644 examples/peripherals/usb/device/tusb_sample_descriptor/main/Kconfig.projbuild
 delete mode 100644 examples/peripherals/usb/device/tusb_sample_descriptor/main/tusb_sample_descriptor_main.c
 delete mode 100644 examples/peripherals/usb/device/tusb_sample_descriptor/sdkconfig.defaults
 create mode 100644 examples/peripherals/usb/device/tusb_serial_device/pytest_usb_device_serial.py
 create mode 100644 examples/peripherals/usb/device/tusb_serial_device/sdkconfig.ci

diff --git a/.gitlab/ci/dependencies/dependencies.yml b/.gitlab/ci/dependencies/dependencies.yml
index 15adcae2d4..e073762912 100644
--- a/.gitlab/ci/dependencies/dependencies.yml
+++ b/.gitlab/ci/dependencies/dependencies.yml
@@ -167,6 +167,7 @@ build:integration_test:
       - wifi      # example_test_002, example_test*wifi*
       - ethernet  # example_test*ethernet*
       - sdio      # UT_044, UT_045
+      - usb       # USB Device & Host tests
   patterns:
     - "{0}-{1}-{2}"
     - "{0}-{2}"
diff --git a/.gitlab/ci/rules.yml b/.gitlab/ci/rules.yml
index c356292c50..2e4eff95e6 100644
--- a/.gitlab/ci/rules.yml
+++ b/.gitlab/ci/rules.yml
@@ -221,6 +221,15 @@
   - "components/driver/**/*"
   - "components/sdmmc/**/*"
 
+# for jobs: example_test_pytest_esp32s3_usb_device and test_app_test_pytest_esp32s2_usb_host:
+.patterns-example_test-usb: &patterns-example_test-usb
+  - "components/hal/usb*.c"
+  - "components/hal/esp32s*/include/hal/usb*.h"
+  - "components/tinyusb/**/**/*"
+  - "components/usb/**/*"
+  - "examples/peripherals/usb/host/**/**/**/*"
+  - "examples/peripherals/usb/device/**/**/*"
+
 
 ##############
 # if anchors #
@@ -765,6 +774,8 @@
       changes: *patterns-example_test-bt
     - <<: *if-dev-push
       changes: *patterns-example_test-ethernet
+    - <<: *if-dev-push
+      changes: *patterns-example_test-usb
     - <<: *if-dev-push
       changes: *patterns-example_test-wifi
 
@@ -791,6 +802,8 @@
       changes: *patterns-example_test-bt
     - <<: *if-dev-push
       changes: *patterns-example_test-ethernet
+    - <<: *if-dev-push
+      changes: *patterns-example_test-usb
     - <<: *if-dev-push
       changes: *patterns-example_test-wifi
 
@@ -811,6 +824,8 @@
       changes: *patterns-example_test-bt
     - <<: *if-dev-push
       changes: *patterns-example_test-ethernet
+    - <<: *if-dev-push
+      changes: *patterns-example_test-usb
     - <<: *if-dev-push
       changes: *patterns-example_test-wifi
 
@@ -836,6 +851,8 @@
       changes: *patterns-example_test-bt
     - <<: *if-dev-push
       changes: *patterns-example_test-ethernet
+    - <<: *if-dev-push
+      changes: *patterns-example_test-usb
     - <<: *if-dev-push
       changes: *patterns-example_test-wifi
 
@@ -860,6 +877,8 @@
       changes: *patterns-example_test-bt
     - <<: *if-dev-push
       changes: *patterns-example_test-ethernet
+    - <<: *if-dev-push
+      changes: *patterns-example_test-usb
     - <<: *if-dev-push
       changes: *patterns-example_test-wifi
 
@@ -884,6 +903,8 @@
       changes: *patterns-example_test-bt
     - <<: *if-dev-push
       changes: *patterns-example_test-ethernet
+    - <<: *if-dev-push
+      changes: *patterns-example_test-usb
     - <<: *if-dev-push
       changes: *patterns-example_test-wifi
 
@@ -908,6 +929,8 @@
       changes: *patterns-example_test-bt
     - <<: *if-dev-push
       changes: *patterns-example_test-ethernet
+    - <<: *if-dev-push
+      changes: *patterns-example_test-usb
     - <<: *if-dev-push
       changes: *patterns-example_test-wifi
 
@@ -993,6 +1016,8 @@
       changes: *patterns-example_test-bt
     - <<: *if-dev-push
       changes: *patterns-example_test-ethernet
+    - <<: *if-dev-push
+      changes: *patterns-example_test-usb
     - <<: *if-dev-push
       changes: *patterns-example_test-wifi
     - <<: *if-dev-push
@@ -1225,6 +1250,17 @@
     - <<: *if-label-component_ut_esp32
     - <<: *if-label-target_test
 
+.rules:test:component_ut-esp32-usb:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-component_ut
+    - <<: *if-label-component_ut_esp32
+    - <<: *if-label-target_test
+
 .rules:test:component_ut-esp32-wifi:
   rules:
     - <<: *if-revert-branch
@@ -1279,6 +1315,17 @@
     - <<: *if-label-component_ut_esp32c2
     - <<: *if-label-target_test
 
+.rules:test:component_ut-esp32c2-usb:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-component_ut
+    - <<: *if-label-component_ut_esp32c2
+    - <<: *if-label-target_test
+
 .rules:test:component_ut-esp32c2-wifi:
   rules:
     - <<: *if-revert-branch
@@ -1338,6 +1385,17 @@
     - <<: *if-label-component_ut_esp32c3
     - <<: *if-label-target_test
 
+.rules:test:component_ut-esp32c3-usb:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-component_ut
+    - <<: *if-label-component_ut_esp32c3
+    - <<: *if-label-target_test
+
 .rules:test:component_ut-esp32c3-wifi:
   rules:
     - <<: *if-revert-branch
@@ -1397,6 +1455,17 @@
     - <<: *if-label-component_ut_esp32h2
     - <<: *if-label-target_test
 
+.rules:test:component_ut-esp32h2-usb:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-component_ut
+    - <<: *if-label-component_ut_esp32h2
+    - <<: *if-label-target_test
+
 .rules:test:component_ut-esp32h2-wifi:
   rules:
     - <<: *if-revert-branch
@@ -1456,6 +1525,17 @@
     - <<: *if-label-component_ut_esp32s2
     - <<: *if-label-target_test
 
+.rules:test:component_ut-esp32s2-usb:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-component_ut
+    - <<: *if-label-component_ut_esp32s2
+    - <<: *if-label-target_test
+
 .rules:test:component_ut-esp32s2-wifi:
   rules:
     - <<: *if-revert-branch
@@ -1510,6 +1590,17 @@
     - <<: *if-label-component_ut_esp32s3
     - <<: *if-label-target_test
 
+.rules:test:component_ut-esp32s3-usb:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-component_ut
+    - <<: *if-label-component_ut_esp32s3
+    - <<: *if-label-target_test
+
 .rules:test:component_ut-esp32s3-wifi:
   rules:
     - <<: *if-revert-branch
@@ -1567,6 +1658,17 @@
     - <<: *if-label-custom_test_esp32
     - <<: *if-label-target_test
 
+.rules:test:custom_test-esp32-usb:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-custom_test
+    - <<: *if-label-custom_test_esp32
+    - <<: *if-label-target_test
+
 .rules:test:custom_test-esp32-wifi:
   rules:
     - <<: *if-revert-branch
@@ -1620,6 +1722,17 @@
     - <<: *if-label-custom_test_esp32c2
     - <<: *if-label-target_test
 
+.rules:test:custom_test-esp32c2-usb:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-custom_test
+    - <<: *if-label-custom_test_esp32c2
+    - <<: *if-label-target_test
+
 .rules:test:custom_test-esp32c2-wifi:
   rules:
     - <<: *if-revert-branch
@@ -1677,6 +1790,17 @@
     - <<: *if-label-custom_test_esp32c3
     - <<: *if-label-target_test
 
+.rules:test:custom_test-esp32c3-usb:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-custom_test
+    - <<: *if-label-custom_test_esp32c3
+    - <<: *if-label-target_test
+
 .rules:test:custom_test-esp32c3-wifi:
   rules:
     - <<: *if-revert-branch
@@ -1734,6 +1858,17 @@
     - <<: *if-label-custom_test_esp32h2
     - <<: *if-label-target_test
 
+.rules:test:custom_test-esp32h2-usb:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-custom_test
+    - <<: *if-label-custom_test_esp32h2
+    - <<: *if-label-target_test
+
 .rules:test:custom_test-esp32h2-wifi:
   rules:
     - <<: *if-revert-branch
@@ -1791,6 +1926,17 @@
     - <<: *if-label-custom_test_esp32s2
     - <<: *if-label-target_test
 
+.rules:test:custom_test-esp32s2-usb:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-custom_test
+    - <<: *if-label-custom_test_esp32s2
+    - <<: *if-label-target_test
+
 .rules:test:custom_test-esp32s2-wifi:
   rules:
     - <<: *if-revert-branch
@@ -1844,6 +1990,17 @@
     - <<: *if-label-custom_test_esp32s3
     - <<: *if-label-target_test
 
+.rules:test:custom_test-esp32s3-usb:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-custom_test
+    - <<: *if-label-custom_test_esp32s3
+    - <<: *if-label-target_test
+
 .rules:test:custom_test-esp32s3-wifi:
   rules:
     - <<: *if-revert-branch
@@ -1916,6 +2073,19 @@
     - <<: *if-label-example_test_esp32
     - <<: *if-label-target_test
 
+.rules:test:example_test-esp32-usb:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-example_test
+    - <<: *if-label-example_test_esp32
+    - <<: *if-label-target_test
+    - <<: *if-dev-push
+      changes: *patterns-example_test-usb
+
 .rules:test:example_test-esp32-wifi:
   rules:
     - <<: *if-revert-branch
@@ -1975,6 +2145,19 @@
     - <<: *if-label-example_test_esp32c2
     - <<: *if-label-target_test
 
+.rules:test:example_test-esp32c2-usb:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-example_test
+    - <<: *if-label-example_test_esp32c2
+    - <<: *if-label-target_test
+    - <<: *if-dev-push
+      changes: *patterns-example_test-usb
+
 .rules:test:example_test-esp32c2-wifi:
   rules:
     - <<: *if-revert-branch
@@ -2049,6 +2232,19 @@
     - <<: *if-label-example_test_esp32c3
     - <<: *if-label-target_test
 
+.rules:test:example_test-esp32c3-usb:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-example_test
+    - <<: *if-label-example_test_esp32c3
+    - <<: *if-label-target_test
+    - <<: *if-dev-push
+      changes: *patterns-example_test-usb
+
 .rules:test:example_test-esp32c3-wifi:
   rules:
     - <<: *if-revert-branch
@@ -2114,6 +2310,19 @@
     - <<: *if-label-example_test_esp32h2
     - <<: *if-label-target_test
 
+.rules:test:example_test-esp32h2-usb:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-example_test
+    - <<: *if-label-example_test_esp32h2
+    - <<: *if-label-target_test
+    - <<: *if-dev-push
+      changes: *patterns-example_test-usb
+
 .rules:test:example_test-esp32h2-wifi:
   rules:
     - <<: *if-revert-branch
@@ -2179,6 +2388,19 @@
     - <<: *if-label-example_test_esp32s2
     - <<: *if-label-target_test
 
+.rules:test:example_test-esp32s2-usb:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-example_test
+    - <<: *if-label-example_test_esp32s2
+    - <<: *if-label-target_test
+    - <<: *if-dev-push
+      changes: *patterns-example_test-usb
+
 .rules:test:example_test-esp32s2-wifi:
   rules:
     - <<: *if-revert-branch
@@ -2238,6 +2460,19 @@
     - <<: *if-label-example_test_esp32s3
     - <<: *if-label-target_test
 
+.rules:test:example_test-esp32s3-usb:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-example_test
+    - <<: *if-label-example_test_esp32s3
+    - <<: *if-label-target_test
+    - <<: *if-dev-push
+      changes: *patterns-example_test-usb
+
 .rules:test:example_test-esp32s3-wifi:
   rules:
     - <<: *if-revert-branch
@@ -2333,6 +2568,17 @@
     - <<: *if-dev-push
       changes: *patterns-unit_test-sdio
 
+.rules:test:unit_test-esp32-usb:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-target_test
+    - <<: *if-label-unit_test
+    - <<: *if-label-unit_test_esp32
+
 .rules:test:unit_test-esp32-wifi:
   rules:
     - <<: *if-revert-branch
@@ -2388,6 +2634,17 @@
     - <<: *if-dev-push
       changes: *patterns-unit_test-sdio
 
+.rules:test:unit_test-esp32c2-usb:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-target_test
+    - <<: *if-label-unit_test
+    - <<: *if-label-unit_test_esp32c2
+
 .rules:test:unit_test-esp32c2-wifi:
   rules:
     - <<: *if-revert-branch
@@ -2447,6 +2704,17 @@
     - <<: *if-dev-push
       changes: *patterns-unit_test-sdio
 
+.rules:test:unit_test-esp32c3-usb:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-target_test
+    - <<: *if-label-unit_test
+    - <<: *if-label-unit_test_esp32c3
+
 .rules:test:unit_test-esp32c3-wifi:
   rules:
     - <<: *if-revert-branch
@@ -2506,6 +2774,17 @@
     - <<: *if-dev-push
       changes: *patterns-unit_test-sdio
 
+.rules:test:unit_test-esp32h2-usb:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-target_test
+    - <<: *if-label-unit_test
+    - <<: *if-label-unit_test_esp32h2
+
 .rules:test:unit_test-esp32h2-wifi:
   rules:
     - <<: *if-revert-branch
@@ -2565,6 +2844,17 @@
     - <<: *if-dev-push
       changes: *patterns-unit_test-sdio
 
+.rules:test:unit_test-esp32s2-usb:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-target_test
+    - <<: *if-label-unit_test
+    - <<: *if-label-unit_test_esp32s2
+
 .rules:test:unit_test-esp32s2-wifi:
   rules:
     - <<: *if-revert-branch
@@ -2620,6 +2910,17 @@
     - <<: *if-dev-push
       changes: *patterns-unit_test-sdio
 
+.rules:test:unit_test-esp32s3-usb:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-target_test
+    - <<: *if-label-unit_test
+    - <<: *if-label-unit_test_esp32s3
+
 .rules:test:unit_test-esp32s3-wifi:
   rules:
     - <<: *if-revert-branch
diff --git a/.gitlab/ci/target-test.yml b/.gitlab/ci/target-test.yml
index 6ca24aa1d1..4172143173 100644
--- a/.gitlab/ci/target-test.yml
+++ b/.gitlab/ci/target-test.yml
@@ -208,6 +208,14 @@ example_test_pytest_esp32c3_flash_encryption:
     - build_pytest_examples_esp32c3
   tags: [ esp32c3, flash_encryption ]
 
+example_test_pytest_esp32s2_usb_device:
+  extends:
+    - .pytest_examples_dir_template
+    - .rules:test:example_test-esp32s2-usb
+  needs:
+    - build_pytest_examples_esp32s2
+  tags: [ esp32s2, usb_device ]
+
 .pytest_components_dir_template:
   extends: .pytest_template
   variables:
diff --git a/docs/en/api-reference/peripherals/usb_device.rst b/docs/en/api-reference/peripherals/usb_device.rst
index fed107be45..79c4934552 100644
--- a/docs/en/api-reference/peripherals/usb_device.rst
+++ b/docs/en/api-reference/peripherals/usb_device.rst
@@ -11,7 +11,7 @@ USB Device Driver
 Overview
 --------
 
-The driver allows users to use {IDF_TARGET_NAME} chips to develop USB devices on a top of the TinyUSB stack. TinyUSB is integrated with ESP-IDF to provide USB features of the framework. Using this driver the chip works as a composite device supporting several USB devices simultaneously. Currently, only the Communications Device Class (CDC) type of the device with the Abstract Control Model (ACM) subclass and the Musical Instrument Digital Interface (MIDI) are supported.
+The driver allows you to use {IDF_TARGET_NAME} chips to develop USB devices on a top of TinyUSB stack. TinyUSB is integrated with ESP-IDF to provide USB features of the framework. Using this driver the chip works as simple or composite device supporting several USB devices simultaneously.
 
 Our USB-OTG implementation is limited to {IDF_TARGET_USB_EP_NUM} number of USB endpoints ({IDF_TARGET_USB_EP_NUM_INOUT} IN/OUT endpoints and {IDF_TARGET_USB_EP_NUM_IN} IN endpoint) - find more information in `technical reference manual <{IDF_TARGET_TRM_EN_URL}>`_.
 
@@ -20,8 +20,8 @@ Features
 
 - Configuration of device and string USB descriptors
 - USB Serial Device (CDC-ACM)
-- Input and output through USB Serial Device
-- USB MIDI Device
+- Input and output streams through USB Serial Device
+- Other USB classes (MIDI, MSC, HID...) support directly via TinyUSB
 
 
 Hardware USB Connection
@@ -67,9 +67,9 @@ Via Menuconfig options you can specify:
 Descriptors Configuration
 ^^^^^^^^^^^^^^^^^^^^^^^^^
 
-The driver's descriptors are provided by the :cpp:type:`tinyusb_config_t` structure's :cpp:member:`descriptor` and :cpp:member:`string_descriptor` members. Therefore, users should initialize :cpp:type:`tinyusb_config_t` to their desired descriptor before calling :cpp:func:`tinyusb_driver_install` to install driver.
+The driver's descriptors are provided by :cpp:type:`tinyusb_config_t` structure's :cpp:member:`device_descriptor`, :cpp:member:`configuration_descriptor` and :cpp:member:`string_descriptor` members. Therefore, you should initialize :cpp:type:`tinyusb_config_t` with your desired descriptors before calling :cpp:func:`tinyusb_driver_install` to install the driver.
 
-However, the driver also provides a default descriptor. The driver can be installed with the default descriptor by setting the :cpp:member:`descriptor` and :cpp:member:`string_descriptor` members of :cpp:type:`tinyusb_config_t` to `NULL` before calling :cpp:func:`tinyusb_driver_install`. The driver's default descriptor is specified using Menuconfig, where the following fields should be configured:
+However, the driver also provides default descriptors. You can install the driver with default device and string descriptors by setting the :cpp:member:`device_descriptor` and :cpp:member:`string_descriptor` members of :cpp:type:`tinyusb_config_t` to `NULL` before calling :cpp:func:`tinyusb_driver_install`. To lower your development effort we also provide default configuration descriptor for CDC and MSC class, as these classes rarely require custom configuration. The driver's default device descriptor is specified using Menuconfig, where the following fields should be configured:
 
 - PID
 - VID
@@ -79,31 +79,32 @@ However, the driver also provides a default descriptor. The driver can be instal
 - Name of CDC device if it is On
 - Serial number
 
-If you want to use own descriptors with extended modification, you can define them during the driver installation process
+If you want to use your own descriptors with extended modification, you can define them during the driver installation process.
 
 
 Install Driver
 --------------
 To initialize the driver, users should call :cpp:func:`tinyusb_driver_install`. The driver's configuration is specified in a :cpp:type:`tinyusb_config_t` structure that is passed as an argument to :cpp:func:`tinyusb_driver_install`.
 
- Note that the :cpp:type:`tinyusb_config_t` structure can be zero initialized (e.g. ``tinyusb_config_t tusb_cfg = { 0 }``) or partially (as shown below). For any member that is initialized to `0` or `NULL`, the driver will use its default configuration values for that member (see example below)
+ Note that the :cpp:type:`tinyusb_config_t` structure can be zero initialized (e.g. ``const tinyusb_config_t tusb_cfg = { 0 };``) or partially (as shown below). For any member that is initialized to `0` or `NULL`, the driver will use its default configuration values for that member (see example below)
 
 .. code-block:: c
 
-    tinyusb_config_t partial_init = {
-        .descriptor = NULL;         //Uses default descriptor specified in Menuconfig
-        .string_descriptor = NULL;  //Uses default string specified in Menuconfig
-        .external_phy = false;
-    }
+    const tinyusb_config_t partial_init = {
+        .device_descriptor = NULL,  // Use default device descriptor specified in Menuconfig
+        .string_descriptor = NULL,  // Use default string descriptors specified in Menuconfig
+        .external_phy = false,      // Use internal USB PHY
+        .configuration_descriptor = NULL, // Use default configuration descriptor according to settings in Menuconfig
+    };
 
 USB Serial Device (CDC-ACM)
 ---------------------------
 
-If the CDC option is enabled in Menuconfig, the USB Serial Device could be initialized with :cpp:func:`tusb_cdc_acm_init` according to the settings from :cpp:type:`tinyusb_config_cdcacm_t` (see example below).
+If the CDC option is enabled in Menuconfig, the USB Serial Device can be initialized with :cpp:func:`tusb_cdc_acm_init` according to the settings from :cpp:type:`tinyusb_config_cdcacm_t` (see example below).
 
 .. code-block:: c
 
-    tinyusb_config_cdcacm_t acm_cfg = {
+    const tinyusb_config_cdcacm_t acm_cfg = {
         .usb_dev = TINYUSB_USBDEV_0,
         .cdc_port = TINYUSB_CDC_ACM_0,
         .rx_unread_buf_sz = 64,
@@ -119,7 +120,7 @@ To specify callbacks you can either set the pointer to your :cpp:type:`tusb_cdca
 USB Serial Console
 ^^^^^^^^^^^^^^^^^^
 
-The driver allows to redirect all standard application strings (stdin/out/err) to the USB Serial Device and return them to UART using :cpp:func:`esp_tusb_init_console`/:cpp:func:`esp_tusb_deinit_console` functions.
+The driver allows to redirect all standard application streams (stdinm stdout, stderr) to the USB Serial Device and return them to UART using :cpp:func:`esp_tusb_init_console`/:cpp:func:`esp_tusb_deinit_console` functions.
 
 
 Application Examples
@@ -135,12 +136,12 @@ The table below describes the code examples available in the directory :example:
      - Description
    * - :example:`peripherals/usb/device/tusb_console`
      - How to set up {IDF_TARGET_NAME} chip to get log output via Serial Device connection
-   * - :example:`peripherals/usb/device/tusb_sample_descriptor`
-     - How to set up {IDF_TARGET_NAME} chip to work as a Generic USB Device with a user-defined descriptor
    * - :example:`peripherals/usb/device/tusb_serial_device`
      - How to set up {IDF_TARGET_NAME} chip to work as a USB Serial Device
    * - :example:`peripherals/usb/device/tusb_midi`
      - How to set up {IDF_TARGET_NAME} chip to work as a USB MIDI Device
+   * - :example:`peripherals/usb/device/tusb_hid`
+     - How to set up {IDF_TARGET_NAME} chip to work as a USB Human Interface Device
 
 
 API Reference
diff --git a/examples/peripherals/usb/device/.build-test-rules.yml b/examples/peripherals/usb/device/.build-test-rules.yml
new file mode 100644
index 0000000000..2e88c76571
--- /dev/null
+++ b/examples/peripherals/usb/device/.build-test-rules.yml
@@ -0,0 +1,9 @@
+# Documentation: .gitlab/ci/README.md#manifest-file-to-control-the-buildtest-apps
+
+examples/peripherals/usb/device:
+  enable:
+    - if: SOC_USB_OTG_SUPPORTED == 1
+  disable_test:
+    - if: IDF_TARGET == "esp32s3"
+      temporary: true
+      reason: lack of runners
diff --git a/examples/peripherals/usb/device/tusb_console/pytest_usb_device_console.py b/examples/peripherals/usb/device/tusb_console/pytest_usb_device_console.py
new file mode 100644
index 0000000000..0cd523dad9
--- /dev/null
+++ b/examples/peripherals/usb/device/tusb_console/pytest_usb_device_console.py
@@ -0,0 +1,35 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: CC0-1.0
+from time import sleep
+
+import pytest
+from pytest_embedded import Dut
+from serial import Serial
+from serial.tools.list_ports import comports
+
+
+@pytest.mark.esp32s2
+@pytest.mark.usb_device
+def test_usb_device_console_example(dut: Dut) -> None:
+    dut.expect_exact('USB initialization DONE')
+    dut.expect_exact('example: log -> UART')
+    dut.expect_exact('example: print -> stdout')
+    dut.expect_exact('example: print -> stderr')
+
+    # Find device with Espressif TinyUSB VID/PID
+    sleep(2)  # Some time for the OS to enumerate our USB device
+    ports = comports()
+    for port, _, hwid in ports:
+        if '303A:4001' in hwid:
+            with Serial(port) as s:
+                # Assert TinyUSB output: Read 3 lines and check their content
+                serial_output = list()
+                serial_output.append(s.readline())
+                serial_output.append(s.readline())
+                serial_output.append(s.readline())
+                assert any(b'example: log -> USB' in out for out in serial_output)
+                assert any(b'example: print -> stdout' in out for out in serial_output)
+                assert any(b'example: print -> stderr' in out for out in serial_output)
+            return
+
+    raise Exception('TinyUSB COM port not found')
diff --git a/examples/peripherals/usb/device/tusb_hid/pytest_usb_device_hid.py b/examples/peripherals/usb/device/tusb_hid/pytest_usb_device_hid.py
new file mode 100644
index 0000000000..f38b3a7415
--- /dev/null
+++ b/examples/peripherals/usb/device/tusb_hid/pytest_usb_device_hid.py
@@ -0,0 +1,12 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: CC0-1.0
+import pytest
+from pytest_embedded import Dut
+
+
+@pytest.mark.esp32s2
+@pytest.mark.usb_device
+def test_usb_device_hid_example(dut: Dut) -> None:
+    dut.expect_exact('USB initialization DONE')
+    dut.expect_exact('Sending Keyboard report')
+    dut.expect_exact('Sending Mouse report')
diff --git a/examples/peripherals/usb/device/tusb_midi/main/tusb_midi_main.c b/examples/peripherals/usb/device/tusb_midi/main/tusb_midi_main.c
index 231393e5ef..c6dccf8392 100644
--- a/examples/peripherals/usb/device/tusb_midi/main/tusb_midi_main.c
+++ b/examples/peripherals/usb/device/tusb_midi/main/tusb_midi_main.c
@@ -57,6 +57,7 @@ static void periodic_midi_write_example_cb(void *arg)
     }
 
     // Send Note On for current position at full velocity (127) on channel 1.
+    ESP_LOGI(TAG, "Writing MIDI data %d", note_sequence[note_pos]);
     uint8_t note_on[3] = {0x90 | channel, note_sequence[note_pos], 127};
     tud_midi_stream_write(cable_num, note_on, 3);
 
diff --git a/examples/peripherals/usb/device/tusb_midi/pytest_usb_device_midi.py b/examples/peripherals/usb/device/tusb_midi/pytest_usb_device_midi.py
new file mode 100644
index 0000000000..b0b55a1f28
--- /dev/null
+++ b/examples/peripherals/usb/device/tusb_midi/pytest_usb_device_midi.py
@@ -0,0 +1,13 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: CC0-1.0
+import pytest
+from pytest_embedded import Dut
+
+
+@pytest.mark.esp32s2
+@pytest.mark.usb_device
+def test_usb_device_midi_example(dut: Dut) -> None:
+    dut.expect_exact('USB initialization DONE')
+    dut.expect_exact('MIDI write task init')
+    dut.expect_exact('MIDI read task init')
+    dut.expect_exact('Writing MIDI data 74')
diff --git a/examples/peripherals/usb/device/tusb_sample_descriptor/CMakeLists.txt b/examples/peripherals/usb/device/tusb_sample_descriptor/CMakeLists.txt
deleted file mode 100644
index 67cc4b7d05..0000000000
--- a/examples/peripherals/usb/device/tusb_sample_descriptor/CMakeLists.txt
+++ /dev/null
@@ -1,6 +0,0 @@
-# The following five lines of boilerplate have to be in your project's
-# CMakeLists in this exact order for cmake to work correctly
-cmake_minimum_required(VERSION 3.16)
-
-include($ENV{IDF_PATH}/tools/cmake/project.cmake)
-project(tusb_sample_descriptor)
diff --git a/examples/peripherals/usb/device/tusb_sample_descriptor/README.md b/examples/peripherals/usb/device/tusb_sample_descriptor/README.md
deleted file mode 100644
index 2f0f8cb6aa..0000000000
--- a/examples/peripherals/usb/device/tusb_sample_descriptor/README.md
+++ /dev/null
@@ -1,123 +0,0 @@
-| Supported Targets | ESP32-S2 | ESP32-S3 |
-| ----------------- | -------- | -------- |
-
-# TinyUSB Sample Descriptor
-
-(See the README.md file in the upper level 'examples' directory for more information about examples.)
-
-This example is demonstrating how to set up ESP chip to work as a Generic USB Device with a user-defined descriptor. You can specify a manufacturer, device's name, ID and other USB-devices parameters responsible for identification by host.
-
-As a USB stack, a TinyUSB component is used.
-
-## How to use example
-
-### Hardware Required
-
-Any ESP boards that have USB-OTG supported.
-
-#### Pin Assignment
-
-See common pin assignments for USB Device examples from [upper level](../../README.md#common-pin-assignments).
-
-### Configure the project
-
-There are two ways to set up a descriptor - using Menuconfig tool and in-code
-
-#### In-code setting up
-
-For the manual descriptor configuration use the default example's settings and modify `my_descriptor` in [source code](main/tusb_sample_descriptor_main.c) according to your needs
-
-#### Menuconfig
-
-If you want to set up the descriptor using Menuconfig UI:
-
-1. Execute in the terminal from the example's directory: `idf.py menuconfig`
-
-2. Turn off `Set up a USB descriptor manually in code` parameter at `Example Configuration`
-
-3. Follow `Component config -> TinyUSB -> Descriptor configuration` for all available configurations.
-
-### Build and Flash
-
-Build the project and flash it to the board, then run monitor tool to view serial output:
-
-```bash
-idf.py -p PORT flash monitor
-```
-
-(Replace PORT with the name of the serial port to use.)
-
-(To exit the serial monitor, type ``Ctrl-]``.)
-
-See the Getting Started Guide for full steps to configure and use ESP-IDF to build projects.
-
-## Example Output
-
-After the flashing you should see the output:
-
-```
-I (287) example: USB initialization
-I (287) tusb_desc:
-┌─────────────────────────────────┐
-│  USB Device Descriptor Summary  │
-├───────────────────┬─────────────┤
-│bDeviceClass       │ 0           │
-├───────────────────┼─────────────┤
-│bDeviceSubClass    │ 0           │
-├───────────────────┼─────────────┤
-│bDeviceProtocol    │ 0           │
-├───────────────────┼─────────────┤
-│bMaxPacketSize0    │ 64          │
-├───────────────────┼─────────────┤
-│idVendor           │ 0x303a      │
-├───────────────────┼─────────────┤
-│idProduct          │ 0x3000      │
-├───────────────────┼─────────────┤
-│bcdDevice          │ 0x101       │
-├───────────────────┼─────────────┤
-│iManufacturer      │ 0x1         │
-├───────────────────┼─────────────┤
-│iProduct           │ 0x2         │
-├───────────────────┼─────────────┤
-│iSerialNumber      │ 0x3         │
-├───────────────────┼─────────────┤
-│bNumConfigurations │ 0x1         │
-└───────────────────┴─────────────┘
-I (457) TinyUSB: TinyUSB Driver installed
-I (467) example: USB initialization DONE
-```
-
-From PC, running `lsusb -v`, you should find the device's descriptor like:
-```
-Bus 001 Device 007: ID 303a:3000 I My Custom Device
-Device Descriptor:
-  bLength                18
-  bDescriptorType         1
-  bcdUSB               2.00
-  bDeviceClass            0
-  bDeviceSubClass         0
-  bDeviceProtocol         0
-  bMaxPacketSize0        64
-  idVendor           0x303a
-  idProduct          0x3000
-  bcdDevice            1.01
-  iManufacturer           1 I
-  iProduct                2 My Custom Device
-  iSerial                 3 012-345
-  bNumConfigurations      1
-  Configuration Descriptor:
-    bLength                 9
-    bDescriptorType         2
-    wTotalLength       0x0009
-    bNumInterfaces          0
-    bConfigurationValue     1
-    iConfiguration          0
-    bmAttributes         0xa0
-      (Bus Powered)
-      Remote Wakeup
-    MaxPower              100mA
-can't get device qualifier: Resource temporarily unavailable
-can't get debug descriptor: Resource temporarily unavailable
-Device Status:     0x0000
-  (Bus Powered)
-```
diff --git a/examples/peripherals/usb/device/tusb_sample_descriptor/main/CMakeLists.txt b/examples/peripherals/usb/device/tusb_sample_descriptor/main/CMakeLists.txt
deleted file mode 100644
index 6581258cb9..0000000000
--- a/examples/peripherals/usb/device/tusb_sample_descriptor/main/CMakeLists.txt
+++ /dev/null
@@ -1,2 +0,0 @@
-idf_component_register(SRCS "tusb_sample_descriptor_main.c"
-                       INCLUDE_DIRS .)
diff --git a/examples/peripherals/usb/device/tusb_sample_descriptor/main/Kconfig.projbuild b/examples/peripherals/usb/device/tusb_sample_descriptor/main/Kconfig.projbuild
deleted file mode 100644
index 49a79fe590..0000000000
--- a/examples/peripherals/usb/device/tusb_sample_descriptor/main/Kconfig.projbuild
+++ /dev/null
@@ -1,10 +0,0 @@
-menu "Example Configuration"
-
-    config EXAMPLE_MANUAL_DESC
-        bool "Set up a USB descriptor manually in code"
-        default y
-        help
-            You can set up a descriptor using Menuconfig or independently of
-            your project configuration - manually in code
-
-endmenu
diff --git a/examples/peripherals/usb/device/tusb_sample_descriptor/main/tusb_sample_descriptor_main.c b/examples/peripherals/usb/device/tusb_sample_descriptor/main/tusb_sample_descriptor_main.c
deleted file mode 100644
index 9bae30a4ff..0000000000
--- a/examples/peripherals/usb/device/tusb_sample_descriptor/main/tusb_sample_descriptor_main.c
+++ /dev/null
@@ -1,70 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Unlicense OR CC0-1.0
- */
-
-#include <stdlib.h>
-#include "esp_log.h"
-#include "driver/gpio.h"
-#include "freertos/FreeRTOS.h"
-#include "freertos/task.h"
-#include "tinyusb.h"
-#include "sdkconfig.h"
-
-static const char *TAG = "example";
-
-void app_main(void)
-{
-    ESP_LOGI(TAG, "USB initialization");
-
-#if CONFIG_EXAMPLE_MANUAL_DESC
-    // Setting of descriptor. You can use descriptor_tinyusb and
-    // descriptor_str_tinyusb as a reference
-    tusb_desc_device_t my_descriptor = {
-        .bLength = sizeof(my_descriptor),
-        .bDescriptorType = TUSB_DESC_DEVICE,
-        .bcdUSB = 0x0200, // USB version. 0x0200 means version 2.0
-        .bDeviceClass = TUSB_CLASS_UNSPECIFIED,
-        .bMaxPacketSize0 = CFG_TUD_ENDPOINT0_SIZE,
-
-        .idVendor = 0x303A,
-        .idProduct = 0x3000,
-        .bcdDevice = 0x0101, // Device FW version
-
-        .iManufacturer = 0x01, // see string_descriptor[1] bellow
-        .iProduct = 0x02,      // see string_descriptor[2] bellow
-        .iSerialNumber = 0x03, // see string_descriptor[3] bellow
-
-        .bNumConfigurations = 0x01
-    };
-
-    tusb_desc_strarray_device_t my_string_descriptor = {
-        // array of pointer to string descriptors
-        (char[]){0x09, 0x04}, // 0: is supported language is English (0x0409)
-        "I",                  // 1: Manufacturer
-        "My Custom Device",   // 2: Product
-        "012-345",            // 3: Serials, should use chip ID
-    };
-
-    const tinyusb_config_t tusb_cfg = {
-        .descriptor = &my_descriptor,
-        .string_descriptor = my_string_descriptor,
-        .external_phy = false,
-        .configuration_descriptor = NULL,
-    };
-
-#else
-
-    const tinyusb_config_t tusb_cfg = {
-        .device_descriptor = NULL,
-        .string_descriptor = NULL,
-        .external_phy = false,
-        .configuration_descriptor = NULL,
-    };
-
-#endif
-
-    ESP_ERROR_CHECK(tinyusb_driver_install(&tusb_cfg));
-    ESP_LOGI(TAG, "USB initialization DONE");
-}
diff --git a/examples/peripherals/usb/device/tusb_sample_descriptor/sdkconfig.defaults b/examples/peripherals/usb/device/tusb_sample_descriptor/sdkconfig.defaults
deleted file mode 100644
index 9e66e7cc08..0000000000
--- a/examples/peripherals/usb/device/tusb_sample_descriptor/sdkconfig.defaults
+++ /dev/null
@@ -1,5 +0,0 @@
-CONFIG_TINYUSB=y
-CONFIG_TINYUSB_DESC_USE_ESPRESSIF_VID=n
-CONFIG_TINYUSB_DESC_CUSTOM_VID=0x303A
-CONFIG_TINYUSB_DESC_USE_DEFAULT_PID=n
-CONFIG_TINYUSB_DESC_CUSTOM_PID=0x3000
diff --git a/examples/peripherals/usb/device/tusb_serial_device/pytest_usb_device_serial.py b/examples/peripherals/usb/device/tusb_serial_device/pytest_usb_device_serial.py
new file mode 100644
index 0000000000..bcf6c90203
--- /dev/null
+++ b/examples/peripherals/usb/device/tusb_serial_device/pytest_usb_device_serial.py
@@ -0,0 +1,29 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: CC0-1.0
+from time import sleep
+
+import pytest
+from pytest_embedded import Dut
+from serial import Serial
+from serial.tools.list_ports import comports
+
+
+@pytest.mark.esp32s2
+@pytest.mark.usb_device
+def test_usb_device_serial_example(dut: Dut) -> None:
+    dut.expect_exact('USB initialization DONE')
+    sleep(2)  # Some time for the OS to enumerate our USB device
+
+    # Find device with Espressif TinyUSB VID/PID
+    ports = comports()
+    for port, _, hwid in ports:
+        if '303A:4001' in hwid:
+            with Serial(port) as s:
+                s.write('text\r\n'.encode())  # Write dummy text to COM port
+                dut.expect_exact('Data from channel 0:')  # Check ESP log
+                dut.expect_exact('|text..|')
+                res = s.readline()  # Check COM echo
+                assert b'text\r\n' in res
+            return
+
+    raise Exception('TinyUSB COM port not found')
diff --git a/examples/peripherals/usb/device/tusb_serial_device/sdkconfig.ci b/examples/peripherals/usb/device/tusb_serial_device/sdkconfig.ci
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/pytest.ini b/pytest.ini
index 2433ce2571..b9f404abf1 100644
--- a/pytest.ini
+++ b/pytest.ini
@@ -37,6 +37,7 @@ markers =
   quad_psram: runners with quad psram
   octal_psram: runners with octal psram
   usb_host: usb host runners
+  usb_device: usb device runners
   ethernet_ota: ethernet OTA runners
   flash_encryption: Flash Encryption runners
   flash_encryption_f4r8: Flash Encryption runners with 4-line flash and 8-line psram
diff --git a/tools/ci/check_copyright_config.yaml b/tools/ci/check_copyright_config.yaml
index bb99c7d0b6..2e626652d2 100644
--- a/tools/ci/check_copyright_config.yaml
+++ b/tools/ci/check_copyright_config.yaml
@@ -143,7 +143,9 @@ tinyusb:
     - 'examples/peripherals/usb/device/tusb_midi/'
   allowed_licenses:
     - Apache-2.0
-    - MIT
+    - MIT           # Example derived from TinyUSB code by HaThach
+    - Unlicense
+    - CC0-1.0
 
 # files matching this section do not perform the check
 # file patterns starting with ! are negated, meaning files matching them won't match the section.

From bd418e7a76d675ae8857b6dd136610fd35df68bd Mon Sep 17 00:00:00 2001
From: wangjialiang <wangjialiang@espressif.com>
Date: Thu, 4 Mar 2021 16:06:24 +0800
Subject: [PATCH 043/665] ble_mesh: stack: Fix invalid provisioning pdu type
 check

For case MESH/NODE/PROV/BI-15-C
---
 components/bt/esp_ble_mesh/mesh_core/prov.c | 31 +++++++++++++--------
 1 file changed, 20 insertions(+), 11 deletions(-)

diff --git a/components/bt/esp_ble_mesh/mesh_core/prov.c b/components/bt/esp_ble_mesh/mesh_core/prov.c
index 4e9813f7c6..cb3ddae2e2 100644
--- a/components/bt/esp_ble_mesh/mesh_core/prov.c
+++ b/components/bt/esp_ble_mesh/mesh_core/prov.c
@@ -1450,18 +1450,22 @@ static void prov_msg_recv(void)
         return;
     }
 
-    if (type != PROV_FAILED && type != link.expect) {
-        BT_WARN("Unexpected msg 0x%02x != 0x%02x", type, link.expect);
-        prov_send_fail_msg(PROV_ERR_UNEXP_PDU);
-        return;
-    }
-
+    /* For case MESH/NODE/PROV/BI-15-C, when the node receive a Provisioning PDU
+     * with the Type field set to the lowest unsupported or RFU value, it sends a
+     * Provisioning Failed PDU with the Error Code field set to Invalid PDU(0x01).
+     */
     if (type >= ARRAY_SIZE(prov_handlers)) {
         BT_ERR("Unknown provisioning PDU type 0x%02x", type);
         prov_send_fail_msg(PROV_ERR_NVAL_PDU);
         return;
     }
 
+    if (type != PROV_FAILED && type != link.expect) {
+        BT_WARN("Unexpected msg 0x%02x != 0x%02x", type, link.expect);
+        prov_send_fail_msg(PROV_ERR_UNEXP_PDU);
+        return;
+    }
+
     if (1 + prov_handlers[type].len != link.rx.buf->len) {
         BT_ERR("Invalid length %u for type 0x%02x",
                 link.rx.buf->len, type);
@@ -1666,15 +1670,20 @@ int bt_mesh_pb_gatt_recv(struct bt_mesh_conn *conn, struct net_buf_simple *buf)
         return -EINVAL;
     }
 
+    /* For case MESH/NODE/PROV/BI-15-C, when the node receive a Provisioning PDU
+     * with the Type field set to the lowest unsupported or RFU value, it sends a
+     * Provisioning Failed PDU with the Error Code field set to Invalid PDU(0x01).
+     */
     type = net_buf_simple_pull_u8(buf);
-    if (type != PROV_FAILED && type != link.expect) {
-        BT_WARN("Unexpected msg 0x%02x != 0x%02x", type, link.expect);
-        prov_send_fail_msg(PROV_ERR_UNEXP_PDU);
+    if (type >= ARRAY_SIZE(prov_handlers)) {
+        BT_ERR("Unknown provisioning PDU type 0x%02x", type);
+        prov_send_fail_msg(PROV_ERR_NVAL_PDU);
         return -EINVAL;
     }
 
-    if (type >= ARRAY_SIZE(prov_handlers)) {
-        BT_ERR("Unknown provisioning PDU type 0x%02x", type);
+    if (type != PROV_FAILED && type != link.expect) {
+        BT_WARN("Unexpected msg 0x%02x != 0x%02x", type, link.expect);
+        prov_send_fail_msg(PROV_ERR_UNEXP_PDU);
         return -EINVAL;
     }
 

From fc9edce9bc995564c7b12f91d6b5f3c68071aa25 Mon Sep 17 00:00:00 2001
From: wangjialiang <wangjialiang@espressif.com>
Date: Thu, 4 Mar 2021 15:27:21 +0800
Subject: [PATCH 044/665] ble_mesh: stack: Fix PB-GATT not check invalid link
 flag

For case MESH/NODE/PROV/BI-03-C
---
 components/bt/esp_ble_mesh/mesh_core/prov.c | 10 ++++++++++
 1 file changed, 10 insertions(+)

diff --git a/components/bt/esp_ble_mesh/mesh_core/prov.c b/components/bt/esp_ble_mesh/mesh_core/prov.c
index cb3ddae2e2..f9de1e271c 100644
--- a/components/bt/esp_ble_mesh/mesh_core/prov.c
+++ b/components/bt/esp_ble_mesh/mesh_core/prov.c
@@ -1670,6 +1670,16 @@ int bt_mesh_pb_gatt_recv(struct bt_mesh_conn *conn, struct net_buf_simple *buf)
         return -EINVAL;
     }
 
+    /* For case MESH/NODE/PROV/BI-03-C, if the link is closed, when the node receive
+     * a Provisioning PDU , it will send a Provisioning Failed PDU with the Error Code
+     * field set to Unexpected PDU(0x03). 
+     */
+    if (bt_mesh_atomic_test_bit(link.flags, LINK_INVALID)) {
+        BT_WARN("Unexpected msg 0x%02x on invalid link", type);
+        prov_send_fail_msg(PROV_ERR_UNEXP_PDU);
+        return -EINVAL;
+    }
+
     /* For case MESH/NODE/PROV/BI-15-C, when the node receive a Provisioning PDU
      * with the Type field set to the lowest unsupported or RFU value, it sends a
      * Provisioning Failed PDU with the Error Code field set to Invalid PDU(0x01).

From 5830ac8b12954c09f4af89072cf33b5b639729a0 Mon Sep 17 00:00:00 2001
From: wangjialiang <wangjialiang@espressif.com>
Date: Sat, 20 Mar 2021 13:49:36 +0800
Subject: [PATCH 045/665] ble_mesh: stack: Fix ignore connectable PB-ADV PDU
 containing a Link Open message.

For case MESH/NODE/PBADV/BI-04-C
---
 components/bt/esp_ble_mesh/mesh_core/scan.c | 3 ---
 1 file changed, 3 deletions(-)

diff --git a/components/bt/esp_ble_mesh/mesh_core/scan.c b/components/bt/esp_ble_mesh/mesh_core/scan.c
index 753f19bb9c..b840eff9d0 100644
--- a/components/bt/esp_ble_mesh/mesh_core/scan.c
+++ b/components/bt/esp_ble_mesh/mesh_core/scan.c
@@ -233,14 +233,11 @@ static void bt_mesh_scan_cb(const bt_mesh_addr_t *addr,
 
         buf->len = len - 1;
 
-#if 0
-        /* TODO: Check with BLE Mesh BQB test cases */
         if ((type == BLE_MESH_DATA_MESH_PROV || type == BLE_MESH_DATA_MESH_MESSAGE ||
             type == BLE_MESH_DATA_MESH_BEACON) && (adv_type != BLE_MESH_ADV_NONCONN_IND)) {
             BT_DBG("Ignore mesh packet (type 0x%02x) with adv_type 0x%02x", type, adv_type);
             return;
         }
-#endif
 
         switch (type) {
         case BLE_MESH_DATA_MESH_MESSAGE:

From ee7d448e3ce107ffb64757d4271ea9bba80ed989 Mon Sep 17 00:00:00 2001
From: wangjialiang <wangjialiang@espressif.com>
Date: Thu, 21 Jul 2022 20:25:19 +0800
Subject: [PATCH 046/665] ble_mesh: stack: The value of expect_ack_for will be
 rewrited after send_pub_key().

For case MESH/PVNR/PROV/BV-04-C
---
 components/bt/esp_ble_mesh/mesh_core/provisioner_prov.c | 6 ++++++
 1 file changed, 6 insertions(+)

diff --git a/components/bt/esp_ble_mesh/mesh_core/provisioner_prov.c b/components/bt/esp_ble_mesh/mesh_core/provisioner_prov.c
index 4945e1faee..60ac6c2f03 100644
--- a/components/bt/esp_ble_mesh/mesh_core/provisioner_prov.c
+++ b/components/bt/esp_ble_mesh/mesh_core/provisioner_prov.c
@@ -2943,6 +2943,12 @@ static void gen_prov_ack(const uint8_t idx, struct prov_rx *rx, struct net_buf_s
         case PROV_START:
             pub_key_oob = link[idx].conf_inputs[13];
             send_pub_key(idx, pub_key_oob);
+            /* For case MESH/PVNR/PROV/BV-04-C, if using OOB public key,
+             * the value of expect_ack_for shall be PROV_PUB_KEY.
+             */
+            if (pub_key_oob) {
+                return;
+            }
             break;
         case PROV_PUB_KEY:
             prov_gen_dh_key(idx);

From 0cb883b407da463f49f13a9d691c3e6a7a388bba Mon Sep 17 00:00:00 2001
From: wangjialiang <wangjialiang@espressif.com>
Date: Wed, 7 Apr 2021 17:10:54 +0800
Subject: [PATCH 047/665] ble_mesh: stack: The Heartbeat Publication Period Log
 value can set to 0x11, range: [0, 0x11]

---
 components/bt/esp_ble_mesh/mesh_core/cfg_srv.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/bt/esp_ble_mesh/mesh_core/cfg_srv.c b/components/bt/esp_ble_mesh/mesh_core/cfg_srv.c
index 12f910986d..c6606efba8 100644
--- a/components/bt/esp_ble_mesh/mesh_core/cfg_srv.c
+++ b/components/bt/esp_ble_mesh/mesh_core/cfg_srv.c
@@ -3049,7 +3049,7 @@ static void heartbeat_pub_set(struct bt_mesh_model *model,
         goto failed;
     }
 
-    if (param->period_log > 0x10) {
+    if (param->period_log > 0x11) {
         status = STATUS_CANNOT_SET;
         goto failed;
     }

From 59c1e9a25db12fec86d24322e067d448212b6d9b Mon Sep 17 00:00:00 2001
From: wangjialiang <wangjialiang@espressif.com>
Date: Wed, 7 Apr 2021 17:09:58 +0800
Subject: [PATCH 048/665] ble_mesh: stack: the count_log field should be set to
 0 when HBS is sent.

For MESH/NODE/CFG/HBS/BV-02-C
---
 components/bt/esp_ble_mesh/mesh_core/cfg_srv.c | 12 ++++++++----
 1 file changed, 8 insertions(+), 4 deletions(-)

diff --git a/components/bt/esp_ble_mesh/mesh_core/cfg_srv.c b/components/bt/esp_ble_mesh/mesh_core/cfg_srv.c
index c6606efba8..c49cea5309 100644
--- a/components/bt/esp_ble_mesh/mesh_core/cfg_srv.c
+++ b/components/bt/esp_ble_mesh/mesh_core/cfg_srv.c
@@ -3202,19 +3202,18 @@ static void heartbeat_sub_set(struct bt_mesh_model *model,
     }
 
     if (sub_src == BLE_MESH_ADDR_UNASSIGNED ||
-            sub_dst == BLE_MESH_ADDR_UNASSIGNED ||
-            sub_period == 0x00) {
+        sub_dst == BLE_MESH_ADDR_UNASSIGNED ||
+        sub_period == 0x00) {
         /* Only an explicit address change to unassigned should
          * trigger clearing of the values according to
          * MESH/NODE/CFG/HBS/BV-02-C.
          */
         if (sub_src == BLE_MESH_ADDR_UNASSIGNED ||
-                sub_dst == BLE_MESH_ADDR_UNASSIGNED) {
+            sub_dst == BLE_MESH_ADDR_UNASSIGNED) {
             cfg->hb_sub.src = BLE_MESH_ADDR_UNASSIGNED;
             cfg->hb_sub.dst = BLE_MESH_ADDR_UNASSIGNED;
             cfg->hb_sub.min_hops = BLE_MESH_TTL_MAX;
             cfg->hb_sub.max_hops = 0U;
-            cfg->hb_sub.count = 0U;
         }
 
         period_ms = 0;
@@ -3240,6 +3239,11 @@ static void heartbeat_sub_set(struct bt_mesh_model *model,
 
     hb_sub_send_status(model, ctx, STATUS_SUCCESS);
 
+    /* For case MESH/NODE/CFG/HBS/BV-02-C, set count_log to 0
+     * when Heartbeat Subscription Status message is sent.
+     */
+    cfg->hb_sub.count = 0U;
+
     /* MESH/NODE/CFG/HBS/BV-01-C expects the MinHops to be 0x7f after
      * disabling subscription, but 0x00 for subsequent Get requests.
      */

From 3632250884c33c3dfb6e30d877df58de25430f95 Mon Sep 17 00:00:00 2001
From: wangjialiang <wangjialiang@espressif.com>
Date: Wed, 3 Aug 2022 21:16:01 +0800
Subject: [PATCH 049/665] ble_mesh: stack: Add a check if the appkey is bound
 to the model.

For case MESH/NODE/CFG/MP/BI-03-C
---
 .../bt/esp_ble_mesh/mesh_core/cfg_srv.c       | 21 ++++++++++++++++++-
 1 file changed, 20 insertions(+), 1 deletion(-)

diff --git a/components/bt/esp_ble_mesh/mesh_core/cfg_srv.c b/components/bt/esp_ble_mesh/mesh_core/cfg_srv.c
index c49cea5309..7a0c52a8e7 100644
--- a/components/bt/esp_ble_mesh/mesh_core/cfg_srv.c
+++ b/components/bt/esp_ble_mesh/mesh_core/cfg_srv.c
@@ -197,6 +197,21 @@ static bool app_key_is_valid(uint16_t app_idx)
     return false;
 }
 
+static bool mod_pub_app_key_bound(struct bt_mesh_model *model,
+                                  uint16_t app_idx)
+{
+    int i;
+
+    for (i = 0; i < ARRAY_SIZE(model->keys); i++) {
+        if (model->keys[i] == app_idx) {
+            return true;
+        }
+    }
+
+    BT_ERR("Appkey(0x%02x) not bound to this model.", app_idx);
+    return false;
+}
+
 static uint8_t _mod_pub_set(struct bt_mesh_model *model, uint16_t pub_addr,
                             uint16_t app_idx, uint8_t cred_flag, uint8_t ttl, uint8_t period,
                             uint8_t retransmit, bool store)
@@ -237,7 +252,11 @@ static uint8_t _mod_pub_set(struct bt_mesh_model *model, uint16_t pub_addr,
         return STATUS_SUCCESS;
     }
 
-    if (!bt_mesh_app_key_find(app_idx)) {
+    /* For case MESH/NODE/CFG/MP/BI-03-C, need to check if appkey 
+     * is bound to model identified by the ModelIdentifier.
+     */
+    if (!bt_mesh_app_key_find(app_idx) ||
+        !mod_pub_app_key_bound(model, app_idx)) {
         return STATUS_INVALID_APPKEY;
     }
 

From e814f57b0f8f3458769066d0925baa0da7b5ca95 Mon Sep 17 00:00:00 2001
From: wangjialiang <wangjialiang@espressif.com>
Date: Thu, 18 Mar 2021 17:27:19 +0800
Subject: [PATCH 050/665] ble_mesh: stack: Fix kr from non-primary subnet
 shouldn't ignore

For case MESH/NODE/KR/BV-02-C
---
 components/bt/esp_ble_mesh/mesh_core/beacon.c | 24 ++++++++++++++++---
 .../bt/esp_ble_mesh/mesh_core/cfg_srv.c       |  2 +-
 components/bt/esp_ble_mesh/mesh_core/prov.c   |  2 +-
 3 files changed, 23 insertions(+), 5 deletions(-)

diff --git a/components/bt/esp_ble_mesh/mesh_core/beacon.c b/components/bt/esp_ble_mesh/mesh_core/beacon.c
index 31d09aa05a..981f88edcd 100644
--- a/components/bt/esp_ble_mesh/mesh_core/beacon.c
+++ b/components/bt/esp_ble_mesh/mesh_core/beacon.c
@@ -374,9 +374,19 @@ static void secure_beacon_recv(struct net_buf_simple *buf)
 
     cache_add(data, sub);
 
-    /* If we have NetKey0 accept initiation only from it */
+    /* Spec v1.0.1, Section 3.8.4:
+     * If a node on a primary subnet receives an update on
+     * the primary subnet, it shall propagate the IV update
+     * to all other subnets. If a node on a primary subnet
+     * receives an IV update on any other subnet, the update
+     * shall be ignored.
+     * If a node on a primary subnet receives an key update
+     * on any other subnet, the update shall not be ignored.
+     */
     if (bt_mesh_primary_subnet_exist() &&
-            sub->net_idx != BLE_MESH_KEY_PRIMARY) {
+        sub->net_idx != BLE_MESH_KEY_PRIMARY &&
+        BLE_MESH_IV_UPDATE(flags) &&
+        !BLE_MESH_KEY_REFRESH(flags)) {
         BT_WARN("Ignoring secure beacon on non-primary subnet");
         goto update_stats;
     }
@@ -390,7 +400,15 @@ static void secure_beacon_recv(struct net_buf_simple *buf)
         bt_mesh_beacon_ivu_initiator(false);
     }
 
-    iv_change = bt_mesh_net_iv_update(iv_index, BLE_MESH_IV_UPDATE(flags));
+    /* If a node on a primary subnet receives an IV update on any other subnet,
+     * the IV update shall be ignored. And if a node on a non-primary subnet
+     * receives an IV update on primary subnet, the IV update shall be ignored,
+     * because it doesn't have a primary network key.
+     */
+    if ((bt_mesh_primary_subnet_exist() && sub->net_idx == BLE_MESH_KEY_PRIMARY) ||
+        (!bt_mesh_primary_subnet_exist() && sub->net_idx != BLE_MESH_KEY_PRIMARY)) {
+        iv_change = bt_mesh_net_iv_update(iv_index, BLE_MESH_IV_UPDATE(flags));
+    }
 
     kr_change = bt_mesh_kr_update(sub, BLE_MESH_KEY_REFRESH(flags), new_key);
     if (kr_change) {
diff --git a/components/bt/esp_ble_mesh/mesh_core/cfg_srv.c b/components/bt/esp_ble_mesh/mesh_core/cfg_srv.c
index 7a0c52a8e7..2818936d91 100644
--- a/components/bt/esp_ble_mesh/mesh_core/cfg_srv.c
+++ b/components/bt/esp_ble_mesh/mesh_core/cfg_srv.c
@@ -252,7 +252,7 @@ static uint8_t _mod_pub_set(struct bt_mesh_model *model, uint16_t pub_addr,
         return STATUS_SUCCESS;
     }
 
-    /* For case MESH/NODE/CFG/MP/BI-03-C, need to check if appkey 
+    /* For case MESH/NODE/CFG/MP/BI-03-C, need to check if appkey
      * is bound to model identified by the ModelIdentifier.
      */
     if (!bt_mesh_app_key_find(app_idx) ||
diff --git a/components/bt/esp_ble_mesh/mesh_core/prov.c b/components/bt/esp_ble_mesh/mesh_core/prov.c
index f9de1e271c..c18c6949cf 100644
--- a/components/bt/esp_ble_mesh/mesh_core/prov.c
+++ b/components/bt/esp_ble_mesh/mesh_core/prov.c
@@ -1672,7 +1672,7 @@ int bt_mesh_pb_gatt_recv(struct bt_mesh_conn *conn, struct net_buf_simple *buf)
 
     /* For case MESH/NODE/PROV/BI-03-C, if the link is closed, when the node receive
      * a Provisioning PDU , it will send a Provisioning Failed PDU with the Error Code
-     * field set to Unexpected PDU(0x03). 
+     * field set to Unexpected PDU(0x03).
      */
     if (bt_mesh_atomic_test_bit(link.flags, LINK_INVALID)) {
         BT_WARN("Unexpected msg 0x%02x on invalid link", type);

From 505d330cdc511123b924bb8318fa002a22df7273 Mon Sep 17 00:00:00 2001
From: Ondrej Kosta <ondrej.kosta@espressif.com>
Date: Wed, 10 Aug 2022 16:11:08 +0200
Subject: [PATCH 051/665] eth_iperf_test: improved regex to properly evaluate
 IP address

---
 examples/ethernet/iperf/iperf_test.py | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/examples/ethernet/iperf/iperf_test.py b/examples/ethernet/iperf/iperf_test.py
index 9fe3f9f2be..1233369257 100644
--- a/examples/ethernet/iperf/iperf_test.py
+++ b/examples/ethernet/iperf/iperf_test.py
@@ -26,7 +26,7 @@ except ImportError:
     # Only used for type annotations
     pass
 
-NO_BANDWIDTH_LIMIT = -1  # iperf send bandwith is not limited
+NO_BANDWIDTH_LIMIT = -1  # iperf send bandwidth is not limited
 
 
 class IperfTestUtilityEth(IperfUtility.IperfTestUtility):
@@ -50,7 +50,7 @@ class IperfTestUtilityEth(IperfUtility.IperfTestUtility):
         self.dut.write('ethernet start')
         time.sleep(10)
         self.dut.write('ethernet info')
-        dut_ip = self.dut.expect(re.compile(r'ETHIP: (\d+[.]\d+[.]\d+[.]\d+)'))[0]
+        dut_ip = self.dut.expect(re.compile(r'ETHIP: (\d+[.]\d+[.]\d+[.]\d+)\r'))[0]
         rssi = 0
         return dut_ip, rssi
 

From 677793c28faa09f48edb6c6a5c80132257279e30 Mon Sep 17 00:00:00 2001
From: Armando <douyiwen@espressif.com>
Date: Thu, 4 Aug 2022 16:41:33 +0800
Subject: [PATCH 052/665] doc: improve adc migration guide

---
 docs/en/api-reference/peripherals/adc_continuous.rst           | 1 +
 docs/en/migration-guides/release-5.x/peripherals.rst           | 2 +-
 docs/en/migration-guides/release-5.x/removed-components.rst    | 3 +++
 docs/zh_CN/migration-guides/release-5.x/removed-components.rst | 3 +++
 4 files changed, 8 insertions(+), 1 deletion(-)

diff --git a/docs/en/api-reference/peripherals/adc_continuous.rst b/docs/en/api-reference/peripherals/adc_continuous.rst
index 6f30edafbe..af75f7b460 100644
--- a/docs/en/api-reference/peripherals/adc_continuous.rst
+++ b/docs/en/api-reference/peripherals/adc_continuous.rst
@@ -18,6 +18,7 @@ Driver Concepts
 ^^^^^^^^^^^^^^^
 
 ADC continuous mode conversion is made up with multiple Conversion Frames.
+
 - Conversion Frame: One Conversion Frame contains multiple Conversion Results. Conversion Frame size is configured in :cpp:func:`adc_continuous_new_handle`, in bytes.
 - Conversion Result: One Conversion Result contains multiple bytes (see :c:macro:`SOC_ADC_DIGI_RESULT_BYTES`). Its structure is :cpp:type:`adc_digi_output_data_t`, including ADC unit, ADC channel and raw data.
 
diff --git a/docs/en/migration-guides/release-5.x/peripherals.rst b/docs/en/migration-guides/release-5.x/peripherals.rst
index 15c4a742fd..7d2f3e15f8 100644
--- a/docs/en/migration-guides/release-5.x/peripherals.rst
+++ b/docs/en/migration-guides/release-5.x/peripherals.rst
@@ -18,7 +18,7 @@ ADC
 
 - ADC oneshot mode driver has been redesigned. New driver is in ``esp_adc`` component and the include path is ``esp_adc/adc_oneshot.h``. Legacy driver is still available in the previous include path ``driver/adc.h``. However, by default, including ``driver/adc.h`` will bring a build warning like `legacy adc driver is deprecated, please migrate to use esp_adc/adc_oneshot.h and esp_adc/adc_continuous.h for oneshot mode and continuous mode drivers respectively`. The warning can be suppressed by the Kconfig option :ref:`CONFIG_ADC_SUPPRESS_DEPRECATE_WARN`.
 - ADC continuous mode driver has been moved from ``driver`` component to ``esp_adc`` component. Include path has been changed from ``driver/adc.h`` to ``esp_adc/adc_continuous.h``. Legacy driver is still available in the previous include path ``driver/adc.h``. Similarly, including it will bring a build warning, and it can be suppressed by the Kconfig option :ref:`CONFIG_ADC_SUPPRESS_DEPRECATE_WARN`.
-- ADC calibration driver has been redesigned. New driver is in ``esp_adc`` component and the include path is ``esp_adc/adc_cali.h`` and ``esp_adc/adc_cali_scheme.h``. Legacy driver is still available by including ``esp_adc_cal.h``. However, by default, including ``esp_adc_cal.h`` will bring a build warning like `legacy adc calibration driver is deprecated, please migrate to use esp_adc/adc_cali.h and esp_adc/adc_cali_scheme.h`. The warning can be suppressed by the Kconfig option :ref:`CONFIG_ADC_CALI_SUPPRESS_DEPRECATE_WARN`.
+- ADC calibration driver has been redesigned. New driver is in ``esp_adc`` component and the include path is ``esp_adc/adc_cali.h`` and ``esp_adc/adc_cali_scheme.h``. Legacy driver is still available by including ``esp_adc_cal.h``. However, you should add ``esp_adc`` component to the list of component requirements in CMakeLists.txt. By default, including ``esp_adc_cal.h`` will bring a build warning like `legacy adc calibration driver is deprecated, please migrate to use esp_adc/adc_cali.h and esp_adc/adc_cali_scheme.h`. The warning can be suppressed by the Kconfig option :ref:`CONFIG_ADC_CALI_SUPPRESS_DEPRECATE_WARN`.
 - API ``adc_power_acquire`` and ``adc_power_release`` have been deprecated. These two are used by other drivers to maintain ADC power due to hardware limitation. After this change, ADC power will still be handled by the drivers. However, for users who are interested in this, the include path has been changed from ``driver/adc.h`` to ``esp_private/adc_share_hw_ctrl.h``.
 - Previous ``driver/adc2_wifi_private.h`` has been moved to ``esp_private/adc_share_hw_ctrl.h``.
 - Enums ``ADC_UNIT_BOTH``, ``ADC_UNIT_ALTER`` and ``ADC_UNIT_MAX`` in ``adc_unit_t`` have been removed.
diff --git a/docs/en/migration-guides/release-5.x/removed-components.rst b/docs/en/migration-guides/release-5.x/removed-components.rst
index 9a3289dcb2..864a068ea7 100644
--- a/docs/en/migration-guides/release-5.x/removed-components.rst
+++ b/docs/en/migration-guides/release-5.x/removed-components.rst
@@ -40,6 +40,9 @@ The following components are removed since they were deprecated in IDF v4.x:
 .. note::
     OpenSSL-API component is no longer supported. It is not available in the IDF Component Registry, either. Please use :doc:`ESP-TLS </api-reference/protocols/esp_tls>` or :component:`mbedtls` API directly.
 
+.. note::
+    ``esp_adc_cal`` component is no longer supported. New adc calibration driver is in ``esp_adc`` component. Legacy adc calibration driver has been moved into ``esp_adc`` component. To use legacy ``esp_adc_cal`` driver APIs, you should add ``esp_adc`` component to the list of component requirements in CMakeLists.txt. Also check :doc:`Peripherals Migration Guide </migration-guides/release-5.x/peripherals>` for more details.
+
 The targets components are no longer necessary after refactoring and have been removed:
 
  * ``esp32``
diff --git a/docs/zh_CN/migration-guides/release-5.x/removed-components.rst b/docs/zh_CN/migration-guides/release-5.x/removed-components.rst
index fe05889c6c..1050593192 100644
--- a/docs/zh_CN/migration-guides/release-5.x/removed-components.rst
+++ b/docs/zh_CN/migration-guides/release-5.x/removed-components.rst
@@ -40,6 +40,9 @@ IDF v4.x 版本中已不再使用以下组件，这些组件已弃用：
 .. note::
     不再支持 OpenSSL-API 组件。IDF Component Registry 中也没有该组件。请直接使用 :doc:`ESP-TLS </api-reference/protocols/esp_tls>` 或 :component:`mbedtls` API。
 
+.. note::
+    不再支持 esp_adc_cal 组件。 新的 adc 校准驱动在 esp_adc 组件中。旧版 adc 校准驱动已被迁移进 esp_adc 组件中。 要使用旧版 esp_adc_cal 驱动接口，你应该在 CMakeLists.txt 文件的组件依赖列表中增加 esp_adc 。更多细节请查看 :doc:`Peripherals Migration Guide </migration-guides/release-5.x/peripherals>`。
+
 版本更新后无需目标组件，因此以下目标组件也已经从 ESP-IDF 中删除：
 
  * ``esp32``

From d792b49804fb0275682f36a47894a90a27091291 Mon Sep 17 00:00:00 2001
From: Armando <douyiwen@espressif.com>
Date: Thu, 4 Aug 2022 16:42:21 +0800
Subject: [PATCH 053/665] idf.py hints: add build error hints when legacy adc
 calibration driver is used

---
 tools/idf_py_actions/hints.yml | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/tools/idf_py_actions/hints.yml b/tools/idf_py_actions/hints.yml
index f5da043248..53ce4b5640 100644
--- a/tools/idf_py_actions/hints.yml
+++ b/tools/idf_py_actions/hints.yml
@@ -70,6 +70,10 @@
     re: "fatal error: trax.h: No such file or directory"
     hint: "The Trax API (functions/types/macros prefixed with 'trax_') has been made into a private API. If users still require usage of the Trax API (though this is not recommended), it can be included via  '#include \"esp_private/trax.h\"'."
 
+-
+    re: "fatal error: esp_adc_cal.h: No such file or directory"
+    hint: "``esp_adc_cal`` component is no longer supported. New adc calibration driver is in ``esp_adc``. Legacy adc calibration driver has been moved into ``esp_adc`` component. To use legacy ``esp_adc_cal`` driver APIs, you should add ``esp_adc`` component to the list of component requirements in CMakeLists.txt. For more information run 'idf.py docs -sp migration-guides/release-5.x/peripherals.html'."
+
 -
     re: "fatal error: [\\w/]+\\.h: No such file or directory"
     hint: "Please check if you've specified all component dependencies with 'idf_component_register(REQUIRES ...)'. If the component is not present then it should be added by the IDF Component Manager. For more information run 'idf.py docs -sp api-guides/build-system.html'.\nAlso, please check if the header file has been removed, renamed or relocated - refer to the migration guide for more information."

From 49613ab832dba205a2cc244332d709326355375f Mon Sep 17 00:00:00 2001
From: Omar Chebib <omar.chebib@espressif.com>
Date: Thu, 11 Aug 2022 10:58:43 +0800
Subject: [PATCH 054/665] Build: add hints for the breaking changes of
 esp_system related components

---
 tools/idf_py_actions/hints.yml | 39 ++++++++++++++++++++++++++++++++++
 1 file changed, 39 insertions(+)

diff --git a/tools/idf_py_actions/hints.yml b/tools/idf_py_actions/hints.yml
index d46b191efe..39405f3567 100644
--- a/tools/idf_py_actions/hints.yml
+++ b/tools/idf_py_actions/hints.yml
@@ -8,6 +8,10 @@
 # - Do not use more than one whitespace in a row. The script automatically merges several whitespaces into one when capturing output
 # - Do not use \n in your regex. They are all automatically deletes by the script when capturing output
 
+-
+    re: "warning: passing argument 1 of 'esp_secure_boot_read_key_digests' from incompatible pointer type"
+    hint: "The parameter type of the function esp_secure_boot_read_key_digests() has been changed from ets_secure_boot_key_digests_t* to esp_secure_boot_key_digests_t*."
+
 -
     re: "error: implicit declaration of function 'bootloader_common_get_reset_reason'"
     hint: "'bootloader_common_get_reset_reason()' has been removed. Please use the function 'esp_rom_get_reset_reason()' in the ROM component."
@@ -25,6 +29,36 @@
     hint: "Use esp_cpu_{}et_cycle_count() defined in esp_cpu.h instead."
     match_to_output: True
 
+-
+    re: "error: implicit declaration of function 'esp_efuse_get_chip_ver'"
+    hint: "Function esp_efuse_get_chip_ver() has been removed. Use efuse_hal_get_major_chip_version(), efuse_hal_get_minor_chip_version() or efuse_hal_chip_revision() instead."
+
+-
+    re: "error: implicit declaration of function '(esp_random|esp_fill_random)'"
+    hint: "esp_random.h header file is not included by esp_system.h anymore. It shall then be manually included with #include \"esp_random.h\""
+
+-
+    re: "error: implicit declaration of function '(esp_base_mac_addr_(s|g)et|esp_efuse_mac_get_(custom|default)|esp_read_mac|esp_derive_local_mac)'"
+    hint: "esp_mac.h header file is not included by esp_system.h anymore. It shall then be manually included with #include \"esp_mac.h\""
+
+-
+    re: "error: (implicit declaration of function 'esp_chip_info'|unknown type name 'esp_chip_info_t')"
+    hint: "esp_chip_info.h header file is not included by esp_system.h anymore. It shall then be manually included with #include \"esp_chip_info.h\""
+
+-
+    re: "error: implicit declaration of function 'esp_int_wdt_\\w+'"
+    hint: "The Interrupt Watchdog API has been made private, it shall not be used anymore. You can still force its inclusion with #include \"esp_private/esp_int_wdt.h\" (not recommended)"
+
+-
+    re: "error: implicit declaration of function '(esp_spiram_get_chip_size|esp_spiram_get_size)'"
+    hint: "{}() has been deleted, please use esp_psram_get_size() instead."
+    match_to_output: True
+
+-
+    re: "fatal error: (spiram.h|esp_spiram.h): No such file or directory"
+    hint: "{} was removed. Include esp_psram.h instead. Make sure to also add esp_psram as a dependency in your CMakeLists.txt file."
+    match_to_output: True
+
 -
     re: "fatal error: (soc/cpu.h|compare_set.h): No such file or directory"
     hint: "{} was removed. Include and use the API function provided by esp_cpu.h instead."
@@ -50,10 +84,15 @@
     hint: "{} was renamed and made private. Consider using the logging APIs provided under esp_log.h instead."
     match_to_output: True
 
+-
+    re: "fatal error: eh_frame_parser.h: No such file or directory"
+    hint: "Backtrace Parser API (eh_frame_parser.h) has been made private, it shall not be used anymore. You can still force its inclusion with #include \"esp_private/eh_frame_parser.h\" (not recommended)"
+
 -
     re: "error: implicit declaration of function '(\\w+)'"
     hint: "Maybe you forgot to import {} library(s) in header file or add the necessary REQURIES component. Try to add missing libraries to your project header file or check idf_component_register(REQUIRES ...) section in your component CmakeList.txt file. For more information run 'idf.py docs -sp api-guides/build-system.html'."
     match_to_output: True
+
 -
     re: "fatal error: esp32\\w*\\/clk.h: No such file or directory"
     hint: "The ESP Clock API (functions/types/macros prefixed with 'esp_clk') has been made into a private API. If users still require usage of the ESP Clock API (though this is not recommended), it can be included via  '#include \"esp_private/esp_clk.h\"'."

From b250589f2fb972951c6216f941a632739147c45c Mon Sep 17 00:00:00 2001
From: "chaijie@espressif.com" <chaijie@espressif.com>
Date: Mon, 25 Jul 2022 17:18:18 +0800
Subject: [PATCH 055/665] set fosc div to 1 to make chip run stablly for C2

---
 components/soc/esp32c2/include/soc/rtc.h | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/soc/esp32c2/include/soc/rtc.h b/components/soc/esp32c2/include/soc/rtc.h
index 093c920594..f8a9c045ae 100644
--- a/components/soc/esp32c2/include/soc/rtc.h
+++ b/components/soc/esp32c2/include/soc/rtc.h
@@ -179,7 +179,7 @@ typedef struct {
     .fast_clk_src = SOC_RTC_FAST_CLK_SRC_RC_FAST, \
     .slow_clk_src = SOC_RTC_SLOW_CLK_SRC_RC_SLOW, \
     .clk_rtc_clk_div = 0, \
-    .clk_8m_clk_div = 0, \
+    .clk_8m_clk_div = 1, \
     .slow_clk_dcap = RTC_CNTL_SCK_DCAP_DEFAULT, \
     .clk_8m_dfreq = RTC_CNTL_CK8M_DFREQ_DEFAULT, \
 }

From 0fd305da2de6c5792ad534b105749f718847981d Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Fri, 29 Jul 2022 19:31:24 +0800
Subject: [PATCH 056/665] freertos: Add new macro to check for yielding

When a FreeRTOS function unblocks a task, that function will check whether
the unblocked task requires a yield to be called. This is currently done by
having each function individually check if the unblocked task has a higher
priority than the both cores, and yielding the appropriate core.

This commit adds the macros list below to abstract away the yielding checking
procedure. This will allow the code to match upstream more closely.

- prvCheckForYield()
- prvCheckForYieldUsingPriority()
---
 components/freertos/FreeRTOS-Kernel/tasks.c | 94 +++++++++++++++++++++
 1 file changed, 94 insertions(+)

diff --git a/components/freertos/FreeRTOS-Kernel/tasks.c b/components/freertos/FreeRTOS-Kernel/tasks.c
index 6b2252071e..a98b8931b4 100644
--- a/components/freertos/FreeRTOS-Kernel/tasks.c
+++ b/components/freertos/FreeRTOS-Kernel/tasks.c
@@ -249,6 +249,15 @@ extern void esp_vApplicationIdleHook(void);
     tracePOST_MOVED_TASK_TO_READY_STATE( pxTCB )
 /*-----------------------------------------------------------*/
 
+#if ( configNUM_CORES > 1 )
+    #define prvCheckForYield( pxTCB, xCurCoreID, xYieldEqualPriority )                                      ( prvCheckForYieldUsingPrioritySMP( ( pxTCB )->uxPriority, ( pxTCB )->xCoreID, xCurCoreID, xYieldEqualPriority ) == pdTRUE )
+    #define prvCheckForYieldUsingPriority( uxTaskPriority, xTaskCoreID, xCurCoreID, xYieldEqualPriority )   ( prvCheckForYieldUsingPrioritySMP( uxTaskPriority, xTaskCoreID, xCurCoreID, xYieldEqualPriority ) == pdTRUE )
+#else
+    #define prvCheckForYield( pxTargetTCB, xCurCoreID, xYieldEqualPriority )                                ( ( ( pxTargetTCB )->uxPriority + ( ( xYieldEqualPriority == pdTRUE ) ? 1 : 0 ) ) > pxCurrentTCB[ 0 ]->uxPriority )
+    #define prvCheckForYieldUsingPriority( uxTaskPriority, xTaskCoreID, xCurCoreID, xYieldEqualPriority )   ( ( uxTaskPriority + ( ( xYieldEqualPriority == pdTRUE ) ? 1 : 0 ) ) >= pxCurrentTCB[ 0 ]->uxPriority )
+#endif /* configNUM_CORES > 1 */
+/*-----------------------------------------------------------*/
+
 #define tskCAN_RUN_HERE( cpuid ) ( cpuid==xPortGetCoreID() || cpuid==tskNO_AFFINITY )
 
 /*
@@ -625,6 +634,49 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
                                       TaskFunction_t pxTaskCode,
                                       BaseType_t xCoreID ) PRIVILEGED_FUNCTION;
 
+
+#if ( configNUM_CORES > 1 )
+
+/*
+ * Check whether a yield (on either core) is required after unblocking (or
+ * changing the priority of) a particular task.
+ *
+ * - This function is the SMP replacement for checking if an unblocked task has
+ *   a higher (or equal) priority than the current task.
+ * - It should be called before calling taskYIELD_IF_USING_PREEMPTION() or
+ *   before setting xYieldRequired
+ * - If it is the other core that requires a yield, this function will
+ *   internally trigger the other core to yield
+ *
+ * Note: In some special instances, a yield is triggered if the unblocked task
+ *       has an equal priority (such as in xTaskResumeAll). Thus the
+ *       xYieldEqualPriority parameter specifies whether to yield if the current
+ *       task has equal priority.
+ *
+ * Scheduling Algorithm:
+ * This function will bias towards yielding the current core.
+ * - If the unblocked task has a higher (or equal) priority than then current
+ *   core, the current core is yielded regardless of the current priority of the
+ *   other core.
+ * - A core (current or other) will only yield if their schedulers are not
+ *   suspended.
+ *
+ * Todo: This can be optimized (IDF-5772)
+ *
+ * Entry:
+ * - This function must be called in a critical section
+ * - A task must just have been unblocked, or its priority raised
+ * Exit:
+ * - Returns pdTRUE if the current core requires yielding
+ * - The other core will be triggered to yield if required
+ */
+static BaseType_t prvCheckForYieldUsingPrioritySMP( UBaseType_t uxTaskPriority,
+                                                    BaseType_t xTaskCoreID,
+                                                    BaseType_t xCurCoreID,
+                                                    BaseType_t xYieldEqualPriority ) PRIVILEGED_FUNCTION;
+
+#endif /* configNUM_CORES > 1 */
+
 /*
  * freertos_tasks_c_additions_init() should only be called if the user definable
  * macro FREERTOS_TASKS_C_ADDITIONS_INIT() is defined, as that is the only macro
@@ -1326,6 +1378,48 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
 }
 /*-----------------------------------------------------------*/
 
+#if ( configNUM_CORES > 1 )
+
+    static BaseType_t prvCheckForYieldUsingPrioritySMP( UBaseType_t uxTaskPriority,
+                                                        BaseType_t xTaskCoreID,
+                                                        BaseType_t xCurCoreID,
+                                                        BaseType_t xYieldEqualPriority )
+    {
+        if( xYieldEqualPriority == pdTRUE )
+        {
+            /* Increment the task priority to achieve the same affect as if( uxTaskPriority >= pxCurrentTCB->uxPriority ) */
+            uxTaskPriority++;
+        }
+
+        /* Indicate whether the current core needs to yield */
+        BaseType_t xYieldRequiredCurrentCore;
+
+        /* If the target task can run on the current core, and has a higher priority than the current core, then yield the current core */
+        if( ( ( xTaskCoreID == xCurCoreID ) || ( xTaskCoreID == tskNO_AFFINITY ) ) && ( uxTaskPriority > pxCurrentTCB[ xCurCoreID ]->uxPriority ) )
+        {
+            /* Return true for the caller to yield the current core */
+            xYieldRequiredCurrentCore = pdTRUE;
+        }
+        /* If the target task can run on the other core, and has a higher priority then the other core, and the other core has not suspended scheduling, the yield the other core */
+        else if(    ( ( xTaskCoreID == !xCurCoreID ) || ( xTaskCoreID == tskNO_AFFINITY ) )
+                 && ( uxTaskPriority > pxCurrentTCB[ !xCurCoreID ]->uxPriority )
+                 && ( uxSchedulerSuspended[ !xCurCoreID ] == ( UBaseType_t ) pdFALSE ) )
+        {
+            /* Signal the other core to yield */
+            vPortYieldOtherCore( !xCurCoreID );
+            xYieldRequiredCurrentCore = pdFALSE;
+        }
+        else
+        {
+            xYieldRequiredCurrentCore = pdFALSE;
+        }
+
+        return xYieldRequiredCurrentCore;
+    }
+
+#endif /* configNUM_CORES > 1 */
+/*-----------------------------------------------------------*/
+
 #if ( INCLUDE_vTaskDelete == 1 )
 
     void vTaskDelete( TaskHandle_t xTaskToDelete )

From 287ab7566b9dd8b974a6a530431dc6ac5dc7aa7c Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Mon, 1 Aug 2022 15:57:51 +0800
Subject: [PATCH 057/665] freertos: Use check yielding macros

This commit updates various FreeRTOS functions to call the newly added
prvCheckForYield() and prvCheckForYieldUsingPriority() when checking for
yielding. This allows the source code to match upstream more closely.
---
 components/freertos/FreeRTOS-Kernel/tasks.c | 135 ++++++++------------
 1 file changed, 50 insertions(+), 85 deletions(-)

diff --git a/components/freertos/FreeRTOS-Kernel/tasks.c b/components/freertos/FreeRTOS-Kernel/tasks.c
index a98b8931b4..eb01826a2b 100644
--- a/components/freertos/FreeRTOS-Kernel/tasks.c
+++ b/components/freertos/FreeRTOS-Kernel/tasks.c
@@ -1244,7 +1244,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
                                       TaskFunction_t pxTaskCode,
                                       BaseType_t xCoreID )
 {
-    TCB_t *curTCB, *tcb0, *tcb1;
+    TCB_t *tcb0, *tcb1;
 
     #if (configNUM_CORES < 2)
     xCoreID = 0;
@@ -1354,21 +1354,17 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
          * then it should run now. */
         taskENTER_CRITICAL();
 
-        curTCB = pxCurrentTCB[ xCoreID ];
-        if( curTCB == NULL || curTCB->uxPriority < pxNewTCB->uxPriority )
+        /* If the created task is of a higher priority than the current task
+         * then it should run now. */
+        if( pxCurrentTCB[ xPortGetCoreID() ] == NULL || prvCheckForYield( pxNewTCB, xPortGetCoreID(), pdTRUE ) )
         {
-            if( xCoreID == xPortGetCoreID() )
-            {
-                taskYIELD_IF_USING_PREEMPTION();
-            }
-            else {
-                taskYIELD_OTHER_CORE(xCoreID, pxNewTCB->uxPriority);
-            }
+            taskYIELD_IF_USING_PREEMPTION();
         }
         else
         {
             mtCOVERAGE_TEST_MARKER();
         }
+
         taskEXIT_CRITICAL();
     }
     else
@@ -1909,19 +1905,15 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
                  * priority than the calling task. */
                 if( uxNewPriority > uxCurrentBasePriority )
                 {
-                    if( pxTCB != pxCurrentTCB[xPortGetCoreID()] )
+                    if( pxTCB != pxCurrentTCB[ xPortGetCoreID() ] )
                     {
                         /* The priority of a task other than the currently
                          * running task is being raised.  Is the priority being
                          * raised above that of the running task? */
-                        if ( tskCAN_RUN_HERE(pxTCB->xCoreID) && uxNewPriority >= pxCurrentTCB[ xPortGetCoreID() ]->uxPriority )
+                        if ( prvCheckForYieldUsingPriority( uxNewPriority, pxTCB->xCoreID, xPortGetCoreID(), pdTRUE ) )
                         {
                             xYieldRequired = pdTRUE;
                         }
-                        else if ( pxTCB->xCoreID != xPortGetCoreID() )
-                        {
-                            taskYIELD_OTHER_CORE( pxTCB->xCoreID, uxNewPriority );
-                        }
                         else
                         {
                             mtCOVERAGE_TEST_MARKER();
@@ -1934,31 +1926,13 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
                          * priority task able to run so no yield is required. */
                     }
                 }
-                else if( pxTCB == pxCurrentTCB[xPortGetCoreID()] )
+                else if( pxTCB == pxCurrentTCB[ xPortGetCoreID() ] )
                 {
                     /* Setting the priority of the running task down means
                      * there may now be another task of higher priority that
                      * is ready to execute. */
                     xYieldRequired = pdTRUE;
                 }
-                else if( pxTCB != pxCurrentTCB[xPortGetCoreID()] )
-                {
-                    /* The priority of a task other than the currently
-                     * running task is being raised.  Is the priority being
-                     * raised above that of the running task? */
-                    if( uxNewPriority >= pxCurrentTCB[xPortGetCoreID()]->uxPriority )
-                    {
-                        xYieldRequired = pdTRUE;
-                    }
-                    else if ( pxTCB->xCoreID != xPortGetCoreID() )      //Need to check if not currently running on other core
-                    {
-                        taskYIELD_OTHER_CORE( pxTCB->xCoreID, uxNewPriority );
-                    }
-                    else
-                    {
-                        mtCOVERAGE_TEST_MARKER();
-                    }
-                }
                 else
                 {
                     /* Setting the priority of any other task down does not
@@ -2236,12 +2210,12 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
 
         /* It does not make sense to resume the calling task. */
         configASSERT( xTaskToResume );
-        taskENTER_CRITICAL();
 
-        /* The parameter cannot be NULL as it is impossible to resume the
-         * currently executing task. */
-        if( ( pxTCB != pxCurrentTCB[xPortGetCoreID()] ) && ( pxTCB != NULL ) )
+        taskENTER_CRITICAL();
         {
+            /* The parameter cannot be NULL as it is impossible to resume the
+             * currently executing task. */
+            if( ( pxTCB != pxCurrentTCB[xPortGetCoreID()] ) && ( pxTCB != NULL ) )
             {
                 if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
                 {
@@ -2252,18 +2226,14 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
                     ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
                     prvAddTaskToReadyList( pxTCB );
 
-                    /* We may have just resumed a higher priority task. */
-                    if( tskCAN_RUN_HERE(pxTCB->xCoreID) && pxTCB->uxPriority >= pxCurrentTCB[ xPortGetCoreID() ]->uxPriority )
+                    /* A higher priority task may have just been resumed. */
+                    if( prvCheckForYield( pxTCB, xPortGetCoreID(), pdTRUE ) )
                     {
                         /* This yield may not cause the task just resumed to run,
                          * but will leave the lists in the correct state for the
                          * next yield. */
                         taskYIELD_IF_USING_PREEMPTION();
                     }
-                    else if( pxTCB->xCoreID != xPortGetCoreID() )
-                    {
-                        taskYIELD_OTHER_CORE( pxTCB->xCoreID, pxTCB->uxPriority );
-                    }
                     else
                     {
                         mtCOVERAGE_TEST_MARKER();
@@ -2274,10 +2244,10 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
                     mtCOVERAGE_TEST_MARKER();
                 }
             }
-        }
-        else
-        {
-            mtCOVERAGE_TEST_MARKER();
+            else
+            {
+                mtCOVERAGE_TEST_MARKER();
+            }
         }
         taskEXIT_CRITICAL();
     }
@@ -2311,7 +2281,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
          * simple as possible.  More information (albeit Cortex-M specific) is
          * provided on the following link:
          * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
-        //portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
+        portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 
         taskENTER_CRITICAL_ISR();
         {
@@ -2320,32 +2290,33 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
                 traceTASK_RESUME_FROM_ISR( pxTCB );
 
                 /* Check the ready lists can be accessed. */
-                if( uxSchedulerSuspended[xPortGetCoreID()] == ( UBaseType_t ) pdFALSE )
+                if( uxSchedulerSuspended[ xPortGetCoreID() ] == ( UBaseType_t ) pdFALSE )
                 {
-
-                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
-                    prvAddTaskToReadyList( pxTCB );
-
-                    if( tskCAN_RUN_HERE( pxTCB->xCoreID ) && pxTCB->uxPriority >= pxCurrentTCB[ xPortGetCoreID() ]->uxPriority )
+                    /* Ready lists can be accessed so move the task from the
+                     * suspended list to the ready list directly. */
+                    if( prvCheckForYield( pxTCB, xPortGetCoreID(), pdTRUE ) )
                     {
                         xYieldRequired = pdTRUE;
-                    }
-                    else if ( pxTCB->xCoreID != xPortGetCoreID() )
-                    {
-                        taskYIELD_OTHER_CORE( pxTCB->xCoreID, pxTCB->uxPriority);
+
+                        /* Mark that a yield is pending in case the user is not
+                         * using the return value to initiate a context switch
+                         * from the ISR using portYIELD_FROM_ISR. */
+                        xYieldPending[ xPortGetCoreID() ] = pdTRUE;
                     }
                     else
                     {
                         mtCOVERAGE_TEST_MARKER();
                     }
 
+                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
+                    prvAddTaskToReadyList( pxTCB );
                 }
                 else
                 {
                     /* The delayed or ready lists cannot be accessed so the task
                      * is held in the pending ready list until the scheduler is
                      * unsuspended. */
-                    vListInsertEnd( &( xPendingReadyList[xPortGetCoreID()] ), &( pxTCB->xEventListItem ) );
+                    vListInsertEnd( &( xPendingReadyList[ xPortGetCoreID() ] ), &( pxTCB->xEventListItem ) );
                 }
             }
             else
@@ -2377,7 +2348,7 @@ void vTaskStartScheduler( void )
             uint32_t ulIdleTaskStackSize;
 
             /* The Idle task is created using user provided RAM - obtain the
-            address of the RAM then create the idle task. */
+             * address of the RAM then create the idle task. */
             vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
             xIdleTaskHandle[ xCoreID ] = xTaskCreateStaticPinnedToCore( prvIdleTask,
                                                     configIDLE_TASK_NAME,
@@ -2643,7 +2614,7 @@ BaseType_t xTaskResumeAll( void )
 
                     /* If the moved task has a priority higher than the current
                      * task then a yield must be performed. */
-                    if( pxTCB->uxPriority >= pxCurrentTCB[ xCoreID ]->uxPriority )
+                    if( prvCheckForYield( pxTCB, xPortGetCoreID(), pdTRUE ) )
                     {
                         xYieldPending[ xCoreID ] = pdTRUE;
                     }
@@ -3144,15 +3115,11 @@ BaseType_t xTaskCatchUpTicks( TickType_t xTicksToCatchUp )
                         /* Preemption is on, but a context switch should only be
                          *  performed if the unblocked task has a priority that is
                          *  equal to or higher than the currently executing task. */
-                        if( tskCAN_RUN_HERE(pxTCB->xCoreID) && pxTCB->uxPriority >= pxCurrentTCB[ xPortGetCoreID() ]->uxPriority  )
+                        if( prvCheckForYield( pxTCB, xPortGetCoreID(), pdFALSE ) )
                         {
                             /* Pend the yield to be performed when the scheduler
                              * is unsuspended. */
-                            xYieldPending[xPortGetCoreID()] = pdTRUE;
-                        }
-                        else if ( pxTCB->xCoreID != xPortGetCoreID() )
-                        {
-                            taskYIELD_OTHER_CORE( pxTCB->xCoreID, pxTCB->uxPriority );
+                            xYieldPending[ xPortGetCoreID() ] = pdTRUE;
                         }
                         else
                         {
@@ -5885,15 +5852,11 @@ TickType_t uxTaskResetEventItemValue( void )
                     }
                 #endif
 
-                if( tskCAN_RUN_HERE(pxTCB->xCoreID) && pxTCB->uxPriority > pxCurrentTCB[ xPortGetCoreID() ]->uxPriority )
+                if( prvCheckForYield( pxTCB, xPortGetCoreID(), pdFALSE ) )
                 {
                     /* The notified task has a priority above the currently
                      * executing task so a yield is required. */
-                    portYIELD_WITHIN_API();
-                }
-                else if ( pxTCB->xCoreID != xPortGetCoreID() )
-                {
-                    taskYIELD_OTHER_CORE(pxTCB->xCoreID, pxTCB->uxPriority);
+                    taskYIELD_IF_USING_PREEMPTION();
                 }
                 else
                 {
@@ -6023,7 +5986,7 @@ TickType_t uxTaskResetEventItemValue( void )
                     vListInsertEnd( &( xPendingReadyList[xPortGetCoreID()] ), &( pxTCB->xEventListItem ) );
                 }
 
-                if( tskCAN_RUN_HERE(pxTCB->xCoreID) && pxTCB->uxPriority > pxCurrentTCB[ xPortGetCoreID() ]->uxPriority )
+                if( prvCheckForYield( pxTCB, xPortGetCoreID(), pdFALSE ) )
                 {
                     /* The notified task has a priority above the currently
                      * executing task so a yield is required. */
@@ -6031,10 +5994,11 @@ TickType_t uxTaskResetEventItemValue( void )
                     {
                         *pxHigherPriorityTaskWoken = pdTRUE;
                     }
-                }
-                else if ( pxTCB->xCoreID != xPortGetCoreID() )
-                {
-                    taskYIELD_OTHER_CORE( pxTCB->xCoreID, pxTCB->uxPriority );
+
+                    /* Mark that a yield is pending in case the user is not
+                     * using the "xHigherPriorityTaskWoken" parameter to an ISR
+                     * safe FreeRTOS function. */
+                    xYieldPending[ xPortGetCoreID() ] = pdTRUE;
                 }
                 else
                 {
@@ -6113,7 +6077,7 @@ TickType_t uxTaskResetEventItemValue( void )
                     vListInsertEnd( &( xPendingReadyList[xPortGetCoreID()] ), &( pxTCB->xEventListItem ) );
                 }
 
-                if( tskCAN_RUN_HERE(pxTCB->xCoreID) && pxTCB->uxPriority > pxCurrentTCB[ xPortGetCoreID() ]->uxPriority )
+                if( prvCheckForYield( pxTCB, xPortGetCoreID(), pdFALSE ) )
                 {
                     /* The notified task has a priority above the currently
                      * executing task so a yield is required. */
@@ -6121,10 +6085,11 @@ TickType_t uxTaskResetEventItemValue( void )
                     {
                         *pxHigherPriorityTaskWoken = pdTRUE;
                     }
-                }
-                else if ( pxTCB->xCoreID != xPortGetCoreID() )
-                {
-                    taskYIELD_OTHER_CORE( pxTCB->xCoreID, pxTCB->uxPriority );
+
+                    /* Mark that a yield is pending in case the user is not
+                     * using the "xHigherPriorityTaskWoken" parameter in an ISR
+                     * safe FreeRTOS function. */
+                    xYieldPending[ xPortGetCoreID() ] = pdTRUE;
                 }
                 else
                 {

From 85c009eb67c0c4966ec115ad34f816f878d65294 Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Thu, 11 Aug 2022 15:56:49 +0800
Subject: [PATCH 058/665] esp_event: Fix flakey esp_event example test

The execution order of the "task_event_source" and "application_task" tasks
on startup can vary. This will result a different order of logs, thus leading
to the example test failing.

This commit synchronizes both tasks on startup.
---
 .../esp_event/user_event_loops/main/main.c    | 23 +++++++++++++++----
 1 file changed, 18 insertions(+), 5 deletions(-)

diff --git a/examples/system/esp_event/user_event_loops/main/main.c b/examples/system/esp_event/user_event_loops/main/main.c
index fe83df2d12..f99d2d1def 100644
--- a/examples/system/esp_event/user_event_loops/main/main.c
+++ b/examples/system/esp_event/user_event_loops/main/main.c
@@ -23,6 +23,9 @@ esp_event_loop_handle_t loop_without_task;
 
 static void application_task(void* args)
 {
+    // Wait to be started by the main task
+    ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
+
     while(1) {
         ESP_LOGI(TAG, "application_task: running application task");
         esp_event_loop_run(loop_without_task, 100);
@@ -58,6 +61,9 @@ static void task_iteration_handler(void* handler_args, esp_event_base_t base, in
 
 static void task_event_source(void* args)
 {
+    // Wait to be started by the main task
+    ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
+
     for(int iteration = 1; iteration <= TASK_ITERATIONS_COUNT; iteration++) {
         esp_event_loop_handle_t loop_to_post_to;
 
@@ -112,12 +118,19 @@ void app_main(void)
     ESP_ERROR_CHECK(esp_event_handler_instance_register_with(loop_with_task, TASK_EVENTS, TASK_ITERATION_EVENT, task_iteration_handler, loop_with_task, NULL));
     ESP_ERROR_CHECK(esp_event_handler_instance_register_with(loop_without_task, TASK_EVENTS, TASK_ITERATION_EVENT, task_iteration_handler, loop_without_task, NULL));
 
+    // Create the event source task
+    TaskHandle_t task_event_source_hdl;
     ESP_LOGI(TAG, "starting event source");
+    xTaskCreate(task_event_source, "task_event_source", 3072, NULL, uxTaskPriorityGet(NULL) + 1, &task_event_source_hdl);
 
-    // Create the event source task with the same priority as the current task
-    xTaskCreate(task_event_source, "task_event_source", 3072, NULL, uxTaskPriorityGet(NULL), NULL);
-
+    // Create the application task
+    TaskHandle_t application_task_hdl;
     ESP_LOGI(TAG, "starting application task");
-    // Create the application task with the same priority as the current task
-    xTaskCreate(application_task, "application_task", 3072, NULL, uxTaskPriorityGet(NULL), NULL);
+    xTaskCreate(application_task, "application_task", 3072, NULL, uxTaskPriorityGet(NULL) + 1, &application_task_hdl);
+
+    // Start the event source task first to post an event
+    xTaskNotifyGive(task_event_source_hdl);
+
+    // Start the application task to run the event handlers
+    xTaskNotifyGive(application_task_hdl);
 }

From 9a6101bfed294cdc338c7a59e14e952bb7df85a7 Mon Sep 17 00:00:00 2001
From: wangmengyang <wangmengyang@espressif.com>
Date: Thu, 11 Aug 2022 16:08:44 +0800
Subject: [PATCH 059/665] components/bt: fixed the invalid workqueue number for
 BTU thread in Bluedroid

There should be only one workqueue for BTU task. The queue length for the second workqueue of BTU can be uninitialized and caused memory overflow and corruption.

Closes https://github.com/espressif/esp-idf/issues/9507
---
 components/bt/host/bluedroid/stack/btu/btu_init.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/bt/host/bluedroid/stack/btu/btu_init.c b/components/bt/host/bluedroid/stack/btu/btu_init.c
index aff092dc35..615fbf8019 100644
--- a/components/bt/host/bluedroid/stack/btu/btu_init.c
+++ b/components/bt/host/bluedroid/stack/btu/btu_init.c
@@ -48,7 +48,7 @@
 #define BTU_TASK_STACK_SIZE             (BT_BTU_TASK_STACK_SIZE + BT_TASK_EXTRA_STACK_SIZE)
 #define BTU_TASK_PRIO                   (BT_TASK_MAX_PRIORITIES - 5)
 #define BTU_TASK_NAME                   "BTU_TASK"
-#define BTU_TASK_WORKQUEUE_NUM          (2)
+#define BTU_TASK_WORKQUEUE_NUM          (1)
 #define BTU_TASK_WORKQUEUE0_LEN         (0)
 
 hash_map_t *btu_general_alarm_hash_map;

From 587ecc6fe8ccbb59bc5658e5b31400d03d9f21f9 Mon Sep 17 00:00:00 2001
From: Erhan Kurubas <erhan.kurubas@espressif.com>
Date: Tue, 2 Aug 2022 23:06:23 +0200
Subject: [PATCH 060/665] examples/sysview: add missing supported targets to
 readme

---
 examples/system/.build-test-rules.yml              | 12 ++----------
 examples/system/sysview_tracing/README.md          |  6 +++---
 examples/system/sysview_tracing_heap_log/README.md |  4 ++--
 3 files changed, 7 insertions(+), 15 deletions(-)

diff --git a/examples/system/.build-test-rules.yml b/examples/system/.build-test-rules.yml
index 6235efcdea..26179c8764 100644
--- a/examples/system/.build-test-rules.yml
+++ b/examples/system/.build-test-rules.yml
@@ -143,22 +143,14 @@ examples/system/startup_time:
       reason: lack of runners
 
 examples/system/sysview_tracing:
-  enable:
-    - if: IDF_TARGET in ["esp32", "esp32c3", "esp32s2"]
-      temporary: true
-      reason: the other targets are not tested yet
   disable_test:
-    - if: IDF_TARGET == "esp32s2" or IDF_TARGET == "esp32c3"
+    - if: IDF_TARGET != "esp32"
       temporary: true
       reason: lack of runners
 
 examples/system/sysview_tracing_heap_log:
-  enable:
-    - if: IDF_TARGET in ["esp32", "esp32c3", "esp32s2"]
-      temporary: true
-      reason: the other targets are not tested yet
   disable_test:
-    - if: IDF_TARGET == "esp32s2" or IDF_TARGET == "esp32c3"
+    - if: IDF_TARGET != "esp32"
       temporary: true
       reason: lack of runners
 
diff --git a/examples/system/sysview_tracing/README.md b/examples/system/sysview_tracing/README.md
index fff1141ebc..04dd0f3288 100644
--- a/examples/system/sysview_tracing/README.md
+++ b/examples/system/sysview_tracing/README.md
@@ -1,5 +1,5 @@
-| Supported Targets | ESP32 | ESP32-C3 | ESP32-S2 |
-| ----------------- | ----- | -------- | -------- |
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- |
 # Example: Application Level Tracing - SystemView Tracing (sysview_tracing)
 
 This test code shows how to perform system-wide behavioral analysis of the program using [SEGGER SystemView tool](https://www.segger.com/products/development-tools/systemview/).
@@ -127,7 +127,7 @@ NOTE: In order to run this example you need OpenOCD version `v0.10.0-esp32-20181
     xtensa-esp32-elf-gdb -x gdbinit build/sysview_tracing.elf
     ```
 
-    **Note:** Replace `xtensa-esp32-elf-gdb` with `xtensa-esp32s2-elf-gdb` if running the example on ESP32-S2.
+    **Note:** Replace `xtensa-esp32-elf-gdb` with the related gdb tool (e.g. `xtensa-esp32s2-elf-gdb`, `xtensa-esp32s3-elf-gdb` or `riscv32-esp-elf-gdb`) if running the example on different chip.
 
 7.  When program prints the last message, interrupt its execution (e.g. by pressing `CTRL+C`) and type the following command in GDB console to stop tracing:
 
diff --git a/examples/system/sysview_tracing_heap_log/README.md b/examples/system/sysview_tracing_heap_log/README.md
index 63b8cb17c5..590e3b56cc 100644
--- a/examples/system/sysview_tracing_heap_log/README.md
+++ b/examples/system/sysview_tracing_heap_log/README.md
@@ -1,5 +1,5 @@
-| Supported Targets | ESP32 | ESP32-C3 | ESP32-S2 |
-| ----------------- | ----- | -------- | -------- |
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- |
 
 # SystemView Heap and Log Tracing Example
 

From f8d439dee308cf7b3a61e7f7698a68bb1a2f3c35 Mon Sep 17 00:00:00 2001
From: Erhan Kurubas <erhan.kurubas@espressif.com>
Date: Wed, 3 Aug 2022 15:22:49 +0200
Subject: [PATCH 061/665] replace CAN with TWAI in the esp_isr_names table

---
 components/soc/esp32/interrupts.c   | 20 ++++++--------------
 components/soc/esp32s2/interrupts.c | 20 ++++++--------------
 tools/ci/check_copyright_ignore.txt |  2 --
 3 files changed, 12 insertions(+), 30 deletions(-)

diff --git a/components/soc/esp32/interrupts.c b/components/soc/esp32/interrupts.c
index ed23bbd42b..76b3032a19 100644
--- a/components/soc/esp32/interrupts.c
+++ b/components/soc/esp32/interrupts.c
@@ -1,16 +1,8 @@
-// Copyright 2019 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2019-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 #include "soc/interrupts.h"
 
@@ -60,7 +52,7 @@ const char * const esp_isr_names[ETS_MAX_INTR_SOURCE] = {
     [42] = "PWM3",
     [43] = "LEDC",
     [44] = "EFUSE",
-    [45] = "CAN",
+    [45] = "TWAI",
     [46] = "RTC_CORE",
     [47] = "RMT",
     [48] = "PCNT",
diff --git a/components/soc/esp32s2/interrupts.c b/components/soc/esp32s2/interrupts.c
index d84a9dac57..460c907ef0 100644
--- a/components/soc/esp32s2/interrupts.c
+++ b/components/soc/esp32s2/interrupts.c
@@ -1,16 +1,8 @@
-// Copyright 2019 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2019-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 #include "soc/interrupts.h"
 
@@ -62,7 +54,7 @@ const char * const esp_isr_names[ETS_MAX_INTR_SOURCE] = {
     [44] = "PWM3",
     [45] = "LEDC",
     [46] = "EFUSE",
-    [47] = "CAN",
+    [47] = "TWAI",
     [48] = "USB",
     [49] = "RTC_CORE",
     [50] = "RMT",
diff --git a/tools/ci/check_copyright_ignore.txt b/tools/ci/check_copyright_ignore.txt
index 2de1bea9a5..5dbddc2771 100644
--- a/tools/ci/check_copyright_ignore.txt
+++ b/tools/ci/check_copyright_ignore.txt
@@ -1032,7 +1032,6 @@ components/soc/esp32/include/soc/uart_struct.h
 components/soc/esp32/include/soc/uhci_reg.h
 components/soc/esp32/include/soc/uhci_struct.h
 components/soc/esp32/include/soc/wdev_reg.h
-components/soc/esp32/interrupts.c
 components/soc/esp32/ledc_periph.c
 components/soc/esp32/sdio_slave_periph.c
 components/soc/esp32/sdmmc_periph.c
@@ -1174,7 +1173,6 @@ components/soc/esp32s2/include/soc/usb_wrap_reg.h
 components/soc/esp32s2/include/soc/usb_wrap_struct.h
 components/soc/esp32s2/include/soc/usbh_struct.h
 components/soc/esp32s2/include/soc/wdev_reg.h
-components/soc/esp32s2/interrupts.c
 components/soc/esp32s2/ledc_periph.c
 components/soc/esp32s2/spi_periph.c
 components/soc/esp32s2/uart_periph.c

From 66e3a6f6a343cc0d73c2d74491e0e9e3efadef85 Mon Sep 17 00:00:00 2001
From: Erhan Kurubas <erhan.kurubas@espressif.com>
Date: Wed, 3 Aug 2022 14:55:11 +0200
Subject: [PATCH 062/665] esp32s3: fix interrupt names used by SystemView

---
 .../soc/esp32s3/include/soc/periph_defs.h     |   2 +-
 components/soc/esp32s3/interrupts.c           | 178 ++++++++++--------
 tools/ci/check_copyright_ignore.txt           |   1 -
 3 files changed, 99 insertions(+), 82 deletions(-)

diff --git a/components/soc/esp32s3/include/soc/periph_defs.h b/components/soc/esp32s3/include/soc/periph_defs.h
index 78510ca83f..0d16f7fda7 100644
--- a/components/soc/esp32s3/include/soc/periph_defs.h
+++ b/components/soc/esp32s3/include/soc/periph_defs.h
@@ -151,7 +151,7 @@ typedef enum {
     ETS_CACHE_CORE0_ACS_INTR_SOURCE,
     ETS_CACHE_CORE1_ACS_INTR_SOURCE,
     ETS_USB_SERIAL_JTAG_INTR_SOURCE,
-    ETS_PREI_BACKUP_INTR_SOURCE,
+    ETS_PERI_BACKUP_INTR_SOURCE,
     ETS_DMA_EXTMEM_REJECT_SOURCE,
     ETS_MAX_INTR_SOURCE,                        /**< number of interrupt sources */
 } periph_interrput_t;
diff --git a/components/soc/esp32s3/interrupts.c b/components/soc/esp32s3/interrupts.c
index 1de9d9057b..3f074b00b9 100644
--- a/components/soc/esp32s3/interrupts.c
+++ b/components/soc/esp32s3/interrupts.c
@@ -1,87 +1,105 @@
-// Copyright 2020 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2020-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 #include "soc/interrupts.h"
 
 const char *const esp_isr_names[ETS_MAX_INTR_SOURCE] = {
     [0] = "WIFI_MAC",
     [1] = "WIFI_NMI",
-    [2] = "WIFI_BB",
-    [3] = "BT_MAC",
-    [4] = "BT_BB",
-    [5] = "BT_BB_NMI",
-    [6] = "RWBT",
-    [7] = "RWBLE",
-    [8] = "RWBT_NMI",
-    [9] = "RWBLE_NMI",
-    [10] = "SLC0",
-    [11] = "SLC1",
-    [12] = "UHCI0",
-    [13] = "UHCI1",
-    [14] = "TG0_T0_LEVEL",
-    [15] = "TG0_T1_LEVEL",
-    [16] = "TG0_WDT_LEVEL",
-    [17] = "TG0_LACT_LEVEL",
-    [18] = "TG1_T0_LEVEL",
-    [19] = "TG1_T1_LEVEL",
-    [20] = "TG1_WDT_LEVEL",
-    [21] = "TG1_LACT_LEVEL",
-    [22] = "GPIO",
-    [23] = "GPIO_NMI",
-    [24] = "FROM_CPU0",
-    [25] = "FROM_CPU1",
-    [26] = "FROM_CPU2",
-    [27] = "FROM_CPU3",
-    [28] = "SPI0",
-    [29] = "SPI1",
-    [30] = "SPI2",
-    [31] = "SPI3",
-    [32] = "I2S0",
-    [33] = "I2S1",
-    [34] = "UART0",
-    [35] = "UART1",
-    [36] = "UART2",
-    [37] = "SDIO_HOST",
-    [38] = "ETH_MAC",
-    [39] = "PWM0",
-    [40] = "PWM1",
-    [41] = "PWM2",
-    [42] = "PWM3",
-    [43] = "LEDC",
-    [44] = "EFUSE",
-    [45] = "TWAI",
-    [46] = "RTC_CORE",
-    [47] = "RMT",
-    [48] = "PCNT",
-    [49] = "I2C_EXT0",
-    [50] = "I2C_EXT1",
-    [51] = "RSA",
-    [52] = "SPI1_DMA",
-    [53] = "SPI2_DMA",
-    [54] = "SPI3_DMA",
-    [55] = "WDT",
-    [56] = "TIMER1",
-    [57] = "TIMER2",
-    [58] = "TG0_T0_EDGE",
-    [59] = "TG0_T1_EDGE",
-    [60] = "TG0_WDT_EDGE",
-    [61] = "TG0_LACT_EDGE",
-    [62] = "TG1_T0_EDGE",
-    [63] = "TG1_T1_EDGE",
-    [64] = "TG1_WDT_EDGE",
-    [65] = "TG1_LACT_EDGE",
-    [66] = "MMU_IA",
-    [67] = "MPU_IA",
-    [68] = "CACHE_IA",
+    [2] = "WIFI_PWR",
+    [3] = "WIFI_BB",
+    [4] = "BT_MAC",
+    [5] = "BT_BB",
+    [6] = "BT_BB_NMI",
+    [7] = "RWBT",
+    [8] = "RWBLE",
+    [9] = "RWBT_NMI",
+    [10] = "RWBLE_NMI",
+    [11] = "I2C_MASTER",
+    [12] = "SLC0",
+    [13] = "SLC1",
+    [14] = "UHCI0",
+    [15] = "UHCI1",
+    [16] = "GPIO",
+    [17] = "GPIO_NMI",
+    [18] = "GPIO_INTR_2",
+    [19] = "GPIO_NMI_2",
+    [20] = "SPI1",
+    [21] = "SPI2",
+    [22] = "SPI3",
+    [24] = "LCD_CAM",
+    [25] = "I2S0",
+    [26] = "I2S1",
+    [27] = "UART0",
+    [28] = "UART1",
+    [29] = "UART2",
+    [30] = "SDIO_HOST",
+    [31] = "PWM0",
+    [32] = "PWM1",
+    [35] = "LEDC",
+    [36] = "EFUSE",
+    [37] = "TWAI",
+    [38] = "USB",
+    [39] = "RTC_CORE",
+    [40] = "RMT",
+    [41] = "PCNT",
+    [42] = "I2C_EXT0",
+    [43] = "I2C_EXT1",
+    [44] = "SPI2_DMA",
+    [45] = "SPI3_DMA",
+    [47] = "WDT",
+    [48] = "TIMER1",
+    [49] = "TIMER2",
+    [50] = "TG0_T0_LEVEL",
+    [51] = "TG0_T1_LEVEL",
+    [52] = "TG0_WDT_LEVEL",
+    [53] = "TG1_T0_LEVEL",
+    [54] = "TG1_T1_LEVEL",
+    [55] = "TG1_WDT_LEVEL",
+    [56] = "CACHE_IA",
+    [57] = "SYSTIMER_TARGET0",
+    [58] = "SYSTIMER_TARGET1",
+    [59] = "SYSTIMER_TARGET2",
+    [60] = "SPI_MEM_REJECT_CACHE",
+    [61] = "DCACHE_PRELOAD0",
+    [62] = "ICACHE_PRELOAD0",
+    [63] = "DCACHE_SYNC0",
+    [64] = "ICACHE_SYNC0",
+    [65] = "APB_ADC",
+    [66] = "DMA_IN_CH0",
+    [67] = "DMA_IN_CH1",
+    [68] = "DMA_IN_CH2",
+    [69] = "DMA_IN_CH3",
+    [70] = "DMA_IN_CH4",
+    [71] = "DMA_OUT_CH0",
+    [72] = "DMA_OUT_CH1",
+    [73] = "DMA_OUT_CH2",
+    [74] = "DMA_OUT_CH3",
+    [75] = "DMA_OUT_CH4",
+    [76] = "RSA",
+    [77] = "SHA",
+    [78] = "AES",
+    [79] = "FROM_CPU_INTR0",
+    [80] = "FROM_CPU_INTR1",
+    [81] = "FROM_CPU_INTR2",
+    [82] = "FROM_CPU_INTR3",
+    [83] = "ASSIST_DEBUG",
+    [84] = "DMA_APBPERI_PMS",
+    [85] = "CORE0_IRAM0_PMS",
+    [86] = "CORE0_DRAM0_PMS",
+    [87] = "CORE0_PIF_PMS",
+    [88] = "CORE0_PIF_PMS_SIZE",
+    [89] = "CORE1_IRAM0_PMS",
+    [90] = "CORE1_DRAM0_PMS",
+    [91] = "CORE1_PIF_PMS",
+    [92] = "CORE1_PIF_PMS_SIZE",
+    [93] = "BACKUP_PMS_VIOLATE",
+    [94] = "CACHE_CORE0_ACS",
+    [95] = "CACHE_CORE1_ACS",
+    [96] = "USB_SERIAL_JTAG",
+    [97] = "PERI_BACKUP",
+    [98] = "DMA_EXTMEM_REJECT",
 };
diff --git a/tools/ci/check_copyright_ignore.txt b/tools/ci/check_copyright_ignore.txt
index 5dbddc2771..2a4e8c7192 100644
--- a/tools/ci/check_copyright_ignore.txt
+++ b/tools/ci/check_copyright_ignore.txt
@@ -1256,7 +1256,6 @@ components/soc/esp32s3/include/soc/usb_wrap_reg.h
 components/soc/esp32s3/include/soc/usb_wrap_struct.h
 components/soc/esp32s3/include/soc/usbh_struct.h
 components/soc/esp32s3/include/soc/wdev_reg.h
-components/soc/esp32s3/interrupts.c
 components/soc/esp32s3/ledc_periph.c
 components/soc/esp32s3/rtc_io_periph.c
 components/soc/esp32s3/sdio_slave_periph.c

From 8b756f071c903211af401913a76b12257838bd69 Mon Sep 17 00:00:00 2001
From: Marius Vikhammer <marius.vikhammer@espressif.com>
Date: Thu, 11 Aug 2022 18:08:00 +0800
Subject: [PATCH 063/665] docs: remove C2 datasheet from link check ignore

---
 docs/conf_common.py | 1 -
 1 file changed, 1 deletion(-)

diff --git a/docs/conf_common.py b/docs/conf_common.py
index a752816949..2d6b7033ca 100644
--- a/docs/conf_common.py
+++ b/docs/conf_common.py
@@ -223,7 +223,6 @@ linkcheck_exclude_documents = ['index',  # several false positives due to the wa
 linkcheck_ignore = ['https://webhome.phy.duke.edu/~rgb/General/dieharder.php',  # Certificate error
                     'https://dl.espressif.com/dl/esp32s3_rom.elf',  # Not published
                     'https://docs.espressif.com/projects/esptool/en/latest/esp32c2/espefuse/index.html',  # Not published
-                    'https://www.espressif.com/sites/default/files/documentation/esp32-c2_datasheet_en.pdf',  # Not published
                     ]
 
 

From f5f66b9f1ddea549f0610fff5f6272f4779581cc Mon Sep 17 00:00:00 2001
From: wangziyan <wangziyan@Wang-Ziyans-MacBook-Pro.local>
Date: Thu, 11 Aug 2022 19:11:02 +0800
Subject: [PATCH 064/665] docs: update user-guide-devkitm-1.rst

---
 docs/_static/ESP32_DevKitM-1_pinlayout.png    | Bin 0 -> 410187 bytes
 .../esp32/user-guide-devkitm-1.rst            |  25 +++++++++++----
 .../esp32/user-guide-devkitm-1.rst            |  29 +++++++++++++-----
 3 files changed, 41 insertions(+), 13 deletions(-)
 create mode 100644 docs/_static/ESP32_DevKitM-1_pinlayout.png

diff --git a/docs/_static/ESP32_DevKitM-1_pinlayout.png b/docs/_static/ESP32_DevKitM-1_pinlayout.png
new file mode 100644
index 0000000000000000000000000000000000000000..359251737f67c43414a6d19563185214095782b5
GIT binary patch
literal 410187
zcmeAS@N?(olHy`uVBq!ia0y~yU~^z#U`gO$V_;y|Xg_NQ0|NtRfk$L91A}@T2s55P
z7}3YTz#v)T8c`CQpH@<ySd_|8US6)3nU`IhoLG>mmtT}V`<;yx1A_vCr;B4q#hf>H
zD{Dfo{<QyazBql;25k<NuCVOFgDhGzSzNX}3YxB$_19^2?%k-&-2L0GuF5$%XAYyw
z6))}mxAF@!w{D9nxV~!bwvC~hDvaDmRvcZlHLEEoV1nw&GqrW~XIKtD@k^U@#z)NV
z{q^j)^-tzipSL{eGi~R2%k#>sxRelJ(Z3@vUvdfvBEV8<W(5}nxbohB!3n{2`O7yd
z?c(Ax8Z3}BF?^Fl-~Q$54iHbexLlcC8xUer@x9T{ulVu1*!eeiY+SkgxwDJQO2N>#
zFD>Eu=d0E1(_Qjm5B}^p%=N&&A&=!rsbJ;F>zDrgam<ddUa$Vl!^Nf35Rsuo(qBK>
z=sf%GAAW`>%Zm0fy>|I{yW{-M{}V!A-#hu?OGk$WD^CO5^vVkRfSM(*Ux+r;a365g
zjC;mZ!F3_Pu{73~ZMnOPiziY}{oQ-)r0eAer*gSmTsFvcmA-oQ>X4#x_`+3MZ%WTb
zU+z0`{=Vgt?1nmd2Zf^xLqg>`o>*M(jr`ePe)+qofMDP%2?j-IA+e}#;li9hKJ#DA
zUYuoSBYl6{&m)|RP2SvNI%>|)as27+&@EgO(giZ>Hf;FzRd-(U6tP%_iLOjNzL`Ny
z{SRNgX}T4j$DV&gP%u>#QE*&&ZaPi$JVSwfgIM5P!(GeXeZ02qY~y3Km5*(h78o3T
z7sX)1Jn_DWOOd>5ZtiKjwT%wv(w4vUVr^n@TXJckhFtE+i}}5gk=sp=S_%jTnj-~h
zZB+8jALki=sk?Ab%P+rb`}D!A@Hn=Hv#CepLmz}Qu$64B=BV4b{O145hvVyh9^S^A
zFI)eI@#nt}N*w!`-^Z%{4oFz6d~W9A@b%T3yNeZ-7WpMGv~)nhuQg}Y{Uny^{xVv?
z&YV#u5})JScs0W6UrxtAMokv=NrDfYHS+RKN^VLyb871D?=zhvFHRRJ5^tEOS#tG7
z$2`-l(!0Cfo$KuAusX)T0V{F8`YQP)XI>0uIM*Y)W6gr9zw4uCOM7+i*KDf3Z1bu<
z#BlwFZSVGNGqqjRDDhp7A>L<UzwSD#VE%QH->YUlzot1^-Cyq2u6GM3dZ_HT{@Zb)
zee2e(|Gl2x$-KPmXZhP(r5P47a`)yMGS+NKJ3Gr<=*;n%7KM*K-hH!wZS3vs`S-UJ
zK0dZA#E*}K>FBCiv)c-zqoShzZLa(KEBEe86#)*OVwrTG_?mgK*YE!ObXq_E%^6c+
zH6Mwm-+yy6JSj=f5sZwNp8rozO@Kq@<*s*)a=!1^#_s;MSLC_niTB^-*%A`WpYPnf
zZQHl4@4j4||FgP^36`T=VlM`SnFO1N{Ry}e9q`%ngK{&U=)t|csjkMglaI&R6@~tF
zW03fJY1enfPfw3+dh~kXE)LoER+c9OzrXyhE<WEN>uTHC$QhsGl$2CeRsSzuWiK?*
zlc7fG?rnv|tNNKOwl6OB^7ifzyK1@dGoQ!d8UD-`$5+3d66|;K?#5*I-0f@~#yK}O
z%x!ddU>F*^A?@s}@X2%jE$NV%)>l|uT&&#a@ZkNbs>`!Xv*&qywGy1zDXf03K<0Tn
zgWAq@uS>pH^F0t`h=2K_#dETntZ1jpGX@L(%!+xncK0_k*v)^l$3ekB;J{Rdbtg`q
zwA>ZlT=yt}fj5p<sc7<Ji@5vUtPEOKueNO2@+Bv9ubH~~^OPme|NY5gn0)zy|NbXm
zzOX=(TStf0YQ=&tj*B8BewR!(vA%!$6^lr)^16KA!%H5$uPgG|n(+14(N$Km2j;2R
z$~@dv!C;*B!^rBq*)reR)9ec$9dT#W5ud2Zu*s-QLEy)>RqL1wI2)KZ8K$xEFcnPf
z*b@^KRaGf={43)OEv5eHQ>NUB4hfl3lI|H87?|hjdGfK+r-oJY8g%Y5>uGB4)Dh}j
z!(5=b>4%Mc{hyD?j8_<TusZB&lFu|RdvjxtgF-?7Dm&H(AqB-wVIOASagWSC&Y;0u
zz_Vz703U+^&w+LZJGKqR-#$v)&3`|2alhTKwJ$F(cdyFYcQa+JE`vd!OJDd^f5l&W
zEd?%K|E=e;-~7MW#H!HRn-ZV<ea<~^lg`uNX+Jza^eQJqU&q;}3@+Or*0#L({6%lk
z#amg)KFMm&ov%#SiP(^^W))wry<NhAhU@G0e!Df-)=>SFPIhixT-?2TkESR+IycMo
z_2PMRgh83_YmnbNC5FR{4lMREd-Gy<f9I%+PYFHpwU%GWS=8!EpybL6iy39Que>T%
zF?JEzpP?aJzv;40_?B}EH!OR%@NBBEUC0i8=8W(2mh}cp-LJ~cV>GbmE%wYh-Y2_X
zV4{9{@|v)vOPBs<PLRA5(7tr~iQuc&Uf$l@uUxreGw*Dp>yz0(fBvjyIP>Pko<D#7
z{BOS!v~j6#X6DPCN=53M_B^P&w8T@n#_ql`gWcS-g}ak(Y)G_cFDUdspIm>KfrBCY
ztv#d6l%)@+NhSM)>utH#$6UbL@REVg^Xo1Tm8M_6e%W5T#mlgY!G`;RYqHO#sT^^|
zJJ=j5yOwJ&GXGwFTy8ewmF^R(`yQ{+(bxC)o_Bh7-mc6O^K7gA!mn-?Jo~d!f<a|<
z{^eVFYiqd=6ft;T60F(rbXqjq+dDfy^Dv|{TdXd%Te<1lK86Qn4E)l`vvyn0&)INo
zU;mZ5`6h}|Ew>mKNM2;PkjL=8`^5gxuch<PZ(p`&kImAWNmJym-HH~BoqO>bU-Fsd
zmn@EjFz_>FY!7mE5o2pUIKLuRywfGm`OEVRdF%3bHjD>Wm7HC#y=Lov*DufScpEpI
zUuL~v=AriwUiTW7FDpJHXRv?e%9ppy=Kp7(`^VM`RJQ!R|IAakZ-W25<2Hs>U)$98
zp6gz^{L>ow3l@csJieOF*Lmc_{KdpYd}di^N8E~?Rd;?jK3d<i>h1@928r0c@6NxU
zCR%%ry;91-@zLt7iwcV_I<u~R^=h|OotBrE*Ex}i-o}=0dloHPbnxfTpW7GzXR(j6
zTvc`a%F5u?aWx;0%0|ll?s8BlsL##Kof@9(>3MRcQjx2fx=G@p7Dr1<%l$6=Dbif+
zhq+ysTxYjWI)8e5Rh8UtWj2RJQRN&dhZ~+Of1@q-BckiYwH515u?I+1$M7d?-};S{
z;d_s?`Mds=@Aw2KGOoHc^L=Q|!o~V4w3H@ttl9ciX;Vz-bgATRWsCe74*dD~xxYB}
zdpm<3i@}b~*S8m1EV@7WeY?}b+5NWPZm`DQ)ZLtLuxaB&k0)6S@$Sc0TTimo{I+8I
zwYa1n&+K!jcrx!MUQS)hxbjB!V|xZU@rlQ|xVYxcw=7<keo)hEc4NkWYlGa|3)XI(
z&-#I7&-VTQbOJvp%Q`K*Fq6Sfy8Or11cM(DQoH1P`u>;2@Fs*w9b;tBiQQ$we_*TU
zu{U9kyW^DRwsLiLbabqkA5^;D`AhAJF73~|F1a7PwN;*>LgSmm<0p#>17<Ql2-2|H
zui#^FPc$T-Pp16bi(BDg%m);&mj1sHWA%_n^n1R?pZzs_F+W*d{5*Hf+FZTPx6Z5T
z>GS9H+%IotUY737%F5csaX^2w?S_t+-WN*g`jPeXii?W$7!9m$KlYntlG)M`Gwp5R
zZjIOHxm^tzE_JVs*mx*BK0aSyZ{swR{qgF&3<k^xdVc--)yvT5Rs4UY#PU^B8R{gs
zTE$kr5=!>5xY`|ieJ|g|I}=|Td4y`ee*IcqKW@*D?76->g*sjI9JkyE+SSAS;d_9_
zm;DD53|`m!RNq+0uy6gU`}r9eH)Ob4^W-cF9{e|a8h9TZAq?{x%Rf9`ck0xs)w_3S
z>Zz`(l52Q>Og4^DL6&hs%DO!tk4fjxv912Lt)ygI>FaCxOd3A!@q4c}v2ypZ8mwLZ
z+!2)e_eMKEc+q_1<X)3+FDEa~zMlW$#h>zJBE02MHOhBoepdYc_JRHJt5-Igb&r%K
zgd`p7`8oUkn)wTriWx;pi>eM^E&O*SBC00O@od|3#)OiyyLKHr=_-C;>T<>>syp62
zIh*PlFTq>!F6HIA8(e=U3!7*+Ja>6=HjiiHxz`Ii=3I63d0xt(-{lb=yzP4F$6eNp
zf6R{-|Lxf4KJ&#@iPLVAKG{l#)}AYz<EuHZZpo^7(-zFX%+%=Mmz(?6j@xay@9b&%
zN}czDH5<}hpR5ge{@QR|y3|jV^ToCeQ<WZ-rTSbi6&9Pr-+p*`r^lk|W%5iFQ7*go
zIJ<|ImwvsqEvO>ypNi7|cUk{e-I_c9Ze2g)gt${tv-uyCGn_krsK8dX(>@?HpXtL<
z*KV=e)N^wzSN;<`HD&X+H#a}u=n~cTd(B!J{AX3w?yY6p4WHeUo9FE>xpvj|H+Ob^
zuF8J9r*6W%^!<XXL%-<k32(G9$h))SeMVZi`PVIqzP`TUj2xxgm9y72*X@fs5@juO
z;QdAB=w;wEo-cUvx6}e=28W|NZ@!*$c5>JL6<Xm8zbfrj<R2a4WIoK!C3U*%K4Xe*
z$n{kop$``bY6pgXJ=t{T>1pM~jlUH?IXFjt+_~sol7rRef)WiDe{(-QtK|uyv7!tj
zYgVn!($U^0ap14V2mAF-rzS3B@TjZ%r#R6=<znxn)!EtE_0u{FL%(*g_?~}%bMx~v
zyI2mc@CmvaeSJ;j<PXcL_DCA1{kT{2`K)^A*4V1Fl6~)v$eNm(o({I%xn;|js?gXs
z7flRg`1+l;EPE3NDvTvMjhRzERet+p*KxwQnVtV%Q0VRX>rI3vx~yM6cU9CbQ1jBr
zFfU!TGVb5@ZQH(m%Q=@`e|R>}-V0r#+BF@^x?gJi_^8$}pJ~UD!Z|1V9*ZzqTq>ON
zk-<-7VmE_?%m0Ej<pm$a8hqvYw=?EAo6MSd=H%J4XG5<=t)Kd6?nlE#6E7DDS{^T)
z(^<E_o~PlW-Te0&4Cx*vqQ`IX{rYid_4<8QyJvsS*vfq|w^NZJo+;qf_uu@dPoA`t
zxVR|$x$>`=JkNr?%n$llxy5AWF8i5s+WkYFZ;sO!(~pJfzol6p@MXVsHosSqye;Tj
zpm=09Khp>G1I4$02)DMjihplnNH+U(AnNv9ky-`@K}&Im_}{V<gtFJ#i*Us<JdkJT
zs;;sF<-aTJ9d)+fF7D@AeSQCpZ7=_B`ZzytPRO4ot$7SzPJh_<(t_=RzH@-)h5csl
z?rf?oj{KN!Hr>~PS84v0RRLEIU41RDTkyG?<%i&s;P=U&AD&9)o!rH|mYr*rxsJOD
z>vr?2p1h5VR?d}BPMzqX^6>YhJ9qA+&Xh1dRvaVv)7PKHepk}ZPfrD}m)6f;u+v)e
z!sH^E=j&W@?dGq)dqdXtysob9%$R^#8F#9UME`ggy^F8*{-CUO@%0hb0(Ud@P4<uY
zCLF2D?Rhy-rs(U}ubUa>%v-Qi?0`=4nfOU1n>T%J7S#^>5m)_o>&bPm;}{+&rKqXj
z|9ET$zp!akHanArmy2J})%6S(ss~pdWvJtRz&%&yKI?~cm+gjjw;Vry_%5hh_f4k3
z_1Z0c<{i=pI(`U;e%+<&J?&1_*Q??0-#v+G$T;xaRdA<wXt+eOQ0~lZh7VE=?$dQ5
zjmm$2d;6I&ruo~^gGI^{PY5wQFG<w1eVUhi##DB0!rHU0Ti8yg3;6ylm1>wQxYl#x
ziSSvoX7z2mR(DV0bKEX9@0Z1wea(3pKbS0H+*fg)amK`~Sn=b9&vvc5z0S>}uCDIX
z>e5X<8{eOQ&ms7euOaWMW#H8x=AIuPf2s1GrX#tb_V>5RE-5Xm`WOlX7JZFewj#^_
zy^D&HlF}l(q|Zw@-5F-EFbLeazAeq|@DfgS&M%xAZKa!TKjf-mF4%uDBJ4|>kJi52
z?+5zdTkLst)|R2+)~#t551hZJFa5uTd#}7hWY=Fl!K1<QK62$rYb30>R+;}<vN7k+
z$&C+us{3M?9=M+0mKPA3DSbQhaO}>a)bMxJOSCTjp61gxlhfAdej_vcyE_||zw-FW
z+MJKrUst=odY<)<s>_phX~l+^Ui`k?(ymu>sXVj7-kz=BBwWh#Dt?~aQTRBmwCrlh
zn?KVT_H4<yxhayDmsgx&26IBq_q5r&A{ZXXZ#*89{WgSQztfjv<$H?PY!#PGuAA<3
zo$G-kLvgR++`czb$#UDT&ErWhz2)B9{`SVk$2Kn8mzN#e%&^Y%*qZleTsJzL-nua0
zg>UHJdb#Cua@X3PlK6by@7(h1U97AANmkpiJ`l^!-PbWke)mJ^_&vL>7Ba+bxHj*I
zg2#Iy@B7~+8XDX`pK@$wn_K>N>-Be@TlaT$bxpr)w)0Je(8alN)hl21uia{Ier(B~
z((R(ZWlb$_TI{|1?d|P;h7ZU8&HdT~>OUEsw-sG$9(^_TV%3+ummc?(%RJXqi4&YB
zbu?XMhi?7z2d|~Qj_YgKJepy>v8IxR!7X(C{g%wjemQrxE|uxxS~4v%HRZ@x+l{54
zZfttE+ANQqq2=%Ww*9HHHd%i-4Ia<c46ZX!+w91xwCFEeaKcwR`=;`PpRIchua}vp
zo;fqqIJ(D>KO`)yF3d%b{exrquh&}1XS#Rp+&P(Xjc0*Z<)H~*)mO<Lw>&9fyjc5S
zzgh80_6-+S`-ZBQE?Rw^q2{2(=bz`;>~C?gHQT#CVmf<I+vS&F@|k%F1{L+GsZU)5
ze=03{d2dgR)B)v<((kTtM`ZtHkZULxe7*JO&!5lVu(!Th&3NSf1#OXu@7`$i-2Z!#
z>A|$TFYe$Xs{G}>9-;T*SFT)VJ`jDm??kywy5*MH2m5P#1uy>3u6ccR|Nii*J0Gk2
z!$MoR!}3>%T+L_jFm1hj@oe6|xocl;<+`@+uY+t1*ZY!(&b9CQChxMYR8s0nVp#Is
z^8Di)#~JG8oO28bZ9e#5y+CZ@{E1A_C(q0@e!kys{`=P-?(vo9q^72Nx?h)0&Rf4?
zMTMsC<(>KmKN_wqOX%5oUgC3zmD*#Ad#-mF-kASqIU2XP-l1f9(4tt2R0gA<1Kn2Y
zVjK2wAJ{2(_AA4=Ii}gy+;7ee?avHf;1{~So3+F0XjF8|x0Ubfo`3)S|L)b3pkAKf
z*Ho?Q`{MTZXZ_QvzrH};!PeMkiStTjzpu|OJ=!U7vsym4#P{yszDL~*L1+C<YKt>3
zhOV72vhLOgb=JJkHkU)!yQaFhTw(QTyxOf3wIzdP&+B5F)SjF3It`OwHt(C+xi2^{
zF7Ds1t>5ez!jEk4JdxRP&F18eQ>RXqYinzlGfN0upK>uNtW&1=jN$56uV34{{a(A9
z)z)zSyp*1w5ia}UA|rQ7UX%^`xNe4h{l8jKQBnOR#WC4$85#J>WYU+s-lgoi#544N
zcZTdt-(wQyb02>#ojP@@J!`>6_sjbk<|Ovqob*)lt3>jd`D?ajGi>2~B-fb1yR6#!
z=H1d8=F?Zb{`~V6Ys9anIdkUZ>gwvA?9%pYDgR{x9^1>AXOJlHsX&6kA^AJEi_8{I
zos^DvR&HtUZa+SM&0QI1PVHLDV6ZCf@aEp7uFIXDSTZ<IDqVD75x-a0JgJ?_-tjVg
zcz@~B35TCrxAtD2KKb&0RRO`b^CcKwy3U$Co8R-omoT&E7n$YS+!<U#kEdocO`STG
z>HYlnvo~isM_*p<-ye}J&Ct`EEp=7+^UF-BwOOUUsi{vFGU#<=i(N0x-+s;SMP9(6
zsNaz;`H$xFK9FE2h}~Ywm+OBwY3*8}iSB*2-)=lzxop|yYtuSCc2BjjoBzJC^7FH$
zsjmCCemkus6kk)5Z6L8nS@v%=XR8z20e+iV_ZSPR%3p1X$UfeE;$~s{cJ}6j@hTSe
zJ36-ftu5MfJo9*q)56G=J^D(kwY0SU&3aUFJ8pYK==9^V^K#ej)xUcE<)Kz?e%6A-
zI}hDYpFSNQyQARYax3fQ^UTWM-C<+6|MJD00F97^s~{t`6PFjnrL5t<XcEL!E6X6|
z-LLJazRA4g^2~o5_FNFqu-d(0+q+x_jTI|b=go;J(Tk~+a)_Jsn!T;Ih(GO&h2-h!
z?rztv*4_y)yT|cmdai#_!<xJNib}8EgThzlxa75}&8B{S+n!HKE#>S>&)wd9|GmA5
z3}1EaeBrAaC)w7=EQr-wbVq*0s;F#zb_3S8+($(je<(E^-+k#jw1=q9aL(uBq-F-6
z@T)Jse*G$X?bgm?Gu(rB<n3OicW9sXFG0R`_XV|c+x<3Qd&aaQIMn@^sqV|X`?5Vh
znHi?a`OdDjyZ`d()2I2R#T^Z+?n#ut$z_<wD8Rs8IY)lIMQbqw!^Y26vJ8P&+Zp}{
z9|+9llh;;y&Rn4})$Y*452hLaf7b`5KL^h&U5U5oQjWgwyYtl_VTJ`7&YQRv9ViR^
z+04Pm@+E_zomn&HY3`iICr*{C*M7U=9QOb5e1?DxtJbaBxaLQaOSV$kjr9z{QukKv
z-y^VtnSqPn{@J=?+vE0fUHravqdq6QiQgQHO$l#r$*sISi+A1YWt-!;zXsWUwdv-F
zkKZDm-S9<e-RnH>3ne9C>XTAiTU%#8tleB6u<e-uU;Fv*7BY_F`74&6bd)>3Ev;5;
zZ--&p?hcixo%O!yzl8-iUW<FY>)mM&+aH4OBV4*S>UUf{=y5{gvsA<WN|V?<IX5@u
zv0J%5@n(3`EdT2B&$^eTb>*#23-g(NtaQI@cD(SMj=p}qt?=V-tQ%wH-e&z=@#;><
zy6xBa*gw48arnGc@}@~*6F_y@if|#G{J$GCA7%H{J&~FA#;EiwcdO}ZeXSL7^<|D<
z+x%DGw&7ATX4uKz)NgIg%gXmL^U2LNhl}?%a<4MiY4=)GHLozfP3MMHWsb?yZ=aqD
zuGkVSuzcskCGp|$YD(hgW*8p6e);o)GeQ%)m-xP&lM{G#<zzKqE2Z0ygWeyJRoHvF
zx`U1BQU0QNn=&pg5-fgp=4U?t8O_IK@9w;8|IXF9M#QJ@YTU<NEB{F+pIMf3MseQO
zGM*17?aOlaOnkfZi`l9w`$elCJPtlKH)pM_#nlq;Yf;NLZTj^8!Nj_?-Oob9!ul8r
zQYU?$#`q)V&c=(pyu9&FCbBWpSH9YA!)HIg)1hVSx6=&o+<wo$E8F*YPHbS{M!mbq
z-yFXy?Xq6>HoJ7u)^9q=XN*19{gr!^#n8!7UJsfux%ki5aK~5K6A#&C1h`{%{7ac_
zIZMg%cgj4CHMO<e4WbNTIr9u2{?1!h=X_)??}>+VXPixZ^x)=pe<}N)8^o{WGdDCH
zRDNdq?v@d2*GkWIvR5DR?cj4@We~ZtrheDPH9zthzFqq#u;b<`Ppw7=g{2|~Ic>tC
zqkl)SzrD>M^QN%o)-vDOVbiBgvs<}p_heorrLzqGCQqLHdHPiC@OS3j&e2g(m!^p>
zTe9TIF9(GOTNx}hL)S)bPCFZKWsxe)uztZ^OI1}>ZEtVy`JPWJ*(PW!y<hdJc<a`!
z`Rdk@E<(C$@-m$+Amjgqg-QoYh_Cv!@3Docsi|qF(bbfu{nqyN>t6q>e0ytajK)kB
zW(82XUA=Xi+=0SEU*_4fXXi5(MDqJ+gJN)|#?{bcuk(+DMcTK0d%5l2xwB{AmU%5&
zCp7W=(W`SZY~$`SUw#?dW0;uz)|TN>_$BU!Vum|2lfu0p$o>gn@b5UWc-1eVhVMOw
z^3mDsziak6D@{Dn$*_;@0Z)JS{_M522PHo5c4_95xBIhjZS?kkJa5Z?)NtSBXgJc8
zHoxCqPbu^MUqP<cWsE;;Z~f=J$@}26sHo`b%eHB&YV6`wggUqUWzSH!_55Kj+XmyK
zdci;0&rUX6b~CD4yJ7wj)3dA-3>Y@0oSekS@Tl8j9T!`3XzW~WP^}-h|G|j^5&t@D
zSFGY<Zs_>jSfw`ghs!?uKbv(M3pewxTASaIFTFSKt{=mG7lnfF;K`+D%pQh66x^Sh
zy{;AbDHIYL654uq)1z*g2cjyPUF$AnOEJ0s*AeSs44Lj^r&+hI>&}&D7jl_EQ6Crb
zRhL1Q)gjLH_wSgsULjjmjutX7oIQK?A!uCu{`>jcv#zdMb2V2~aJ}m)h6`(>mYjTZ
zb90S2M<r}6!1ETD+;y+ptZ&9n7r)whVl9IZn}f>})6lsS7F14J<>ytp=0@?_rAwFg
zw;X;bzyHst)A^+a?^efsKcD2b>Q#S`Y`DvURU9l#`m0}U^<=Vp`N-Y8?w`!@pMnf*
z4wDiXmVE!oyyw3`OxD`cPoF;3nN)v!<8tw=-O19}^HT+tKCSoZ&0PDn`$Rb7orZ6M
zuXOt!&oNIwH%IRD)|IQKSICyjJl~mfe(Cfoskh7u3<Xj_91RiK`fcSG-%V$X$?A!e
zzn{?aQ{uqujmPg^yA>?R%XEa@=->IM-*XI~)vn*Te%Gs2%OV(_A20MxkIFtSk$lh7
z>_3YhtHA!+AGM*iOS=D7Zo0-Mz$^9axT$IP3D$!NAAXkfU5|YF^yz=6*>{7l-HK=U
zk#{GvUotr@CDZFP!<obTtatg%vakQ=32H1=#BNAF-sjEO(`9|;t~{uLyXC&Hhs89<
z>U=NR&^6vsXPpZQBWlFWr-_<t1U%Q6$8WulJvzIBfgvk9+KqX8E@w~l#YaEh3BGsD
zf2(;eQ%84RxB%~*2M=EH{?D9YvM(s)vAEMwX$`-7-x*pM79@N);cou^&Zl+9$|n3)
zx}<O9&~f7Ms$ce*Z!Ymah<;e`<8x|iYI=Bh`2I=9_SyQ*Fh~sX^E>xnE#qCtHz7ey
zJ#B68O!n?oV#>ejE^WT~{Bz~K@)w-zUfT)nK0i%w(W>~5KWo&dPn%Y^aM`kB#f~2y
z9Blr-DfxIGKcmcqV;lR$C#Ewu9w^<qb?f$J8{=Oo@-(P~C9Qp1#IlaL-uRf!)D;)s
zf4?ur*IwW8O?w*SgGbAjEz^(8u77HA?o)D~<+8G0UtUh+Ib*mw<g3#9$4ZlQTz%Tt
zY-N@`ZYjnPb6u3-u<Mf(H(oXASBrG9HH6pL-DkCp+<hR*TJWOu&yQhm&zp+g($dk1
zxqIQl2KKl4ht#7&H(lp7zhfYE;JnSOe+&t2hH2qi#RkXzq#kTyRd-jKnDu7%s*H|~
z7|sJ_1wV~kvZrnNYks#qLm=5v>+yC~rJ%^jms_3Rgddyn?A*8MCqP4)t|mW3_D|AO
zQW9rvKDhj{X;{7BZQC#Z8CY)1mB*IrHEe!-K7M0TtAFU@=44Pq*k2;q$RZfjoLyw+
za94KY_Q0KAU0ruRe)VeB(#U_yDtB>TynFwo2v@+0CgU2Z$Qu!1d)z|BMX&Aq#1Rt9
zV6kG`K1QW<(`j<)3@aVHj$YdO=<ms+{k>6J6Kxqp_+$#B51-Q&=bn(^TJyT}|L=2C
zG|l@XcNUqiT6HKYs)n6qD#L|G-1RdKUBCQVw(yAHY4hA$A$$ojvv%8EDZQ({+-GLc
zrJGYC`X1j24GNkR6viNU^7P4*nvPA^r+1W?#Rlzsz3b`RJ;zS}x^?T;nk9YyM<=?=
z{d};@clIj=k)=CdH-~)v=%7$glbf5nTQ(*%G_;zj@j&m3V|raIG7Q_NOq;eZHaPfm
z!mQuRbdm+X9O)8V%RTYkaZOoXtNeR=$|pamv==yFy6*M5RqNN^Pg?tT^VV-+*>8`2
zetv%bgg&QJH&fQyN*;)m^L@|Sd~oaCH+6Gf@7lWV^);pyj33-X_sU)jasGI)|38xf
z1Cy;}N{8sheXMf!vz3aXzolQXK0C*9Gi$?jzJ-g|Y?Wmzi;jvqb+In>fIS<p)R(Iv
z&GKtcojx5e`cWfndDYUbW)I6!lh4>Q+PuG5vUBUU%loIV-MXCNN6DQ;@rw@LQ93a@
zJ_Jwnc;cV2|M5}Qf=UC48jaZGug=~V?VetX{QUfU{`RZ8_wD<~#NfWoR!zw~i@mxE
zG`QOFO`PlIy<Z<UI8Ib_&}p6epi!?ZQb~#5Y?|2L<l+ZA{DZ!%*u{Fa)NSE?#tEkm
zU6#3i^lpaktJqM{Z<_18AMToHscWs5^Y_U5iKz^;SSwymII-ZZY|Qm^o%nq=LboM1
zC^O%czjx)zm6r)ktL7;vEnohLp+LxrZ=LO}r#H*}Z(WWpKmO_IY307hHM|aLaoZPP
zJg9V8(Yfsp%Ypeu2J2S5I={?krjY`3ZLpXj!zJ#OuWDSvBh`x;8iE;Pcpu1JFa3Y<
z!i5hTw{E)?RlR%bx1#K~KT^zFs!#En-wEJ&P`BPp@Mq?<ydP_s3K$y>_ZTWBpP8rA
zGjqb$Z|)4sDoxggUcH}QZMSz$ID?A5y87|#bbf{h$E5RZ1THc}M6Y{nVZ46tw_73E
zPH!F`VCLT={r2_Mo-&!`TNb|-y7J6|>EisCex3n;{zN99S$6K*)2D6Hc@naG?ekd;
z)ao)A!X=a6`5w3UJJm3a+a_r9(Xz%P-TW(ZADy=Y*R4~S)8BIy6wclIat-S_CWg6D
z7sQrF$UZ;X=6RIcF!$EIYK_*brR5zj${ST&-4=P7?f?1eUdc7k>XFq4PNj&id@y^h
zynIOX{f2^bGcI10Ubbl4wxyfnUGhVNgM*)2oIA;I&!_yp(x<l@laE)W2A*vDx^?T;
zOkeA{i>`X?{g-(yBs_foBa3s-Cp12nJYde$*pRNUYSk*OIkRV1%Qf6jOSscKd-m+}
z=N<M>aph_F;&e<x{6HncuA*Q=aR<!?ZN@vS39=3SN!G6au18fD{7So3dhM2jxA*C8
zhCR<d-<zQ5{4ajmvLL1hQGz?O9v*6KPs#N0zjjM=)vK+k`fn`GeNS4?{j249*@J1*
zrnR&_n>B0JGUkr{JNAKrfq|E=dd8Gq4fSP^>$iWm>s_a8toZ7)52vobtUY7mgstBg
z7~(ta=dFA6{Ms$%sHmuUj0V>hS9Tgc`&QC(`Tozp|K>Av)H4^)+gkSC>_dP?iPWO~
zlW*<1DRKGcp)ydt=JGe_#=(0%ymp0sS$`|OyeiFSnsutLyYGjq;r7Dk?EU#OtIpi}
zK6P>U^}C!e{)AWsI6jTO+;?O4s+*0^tN&EY&$fB^<8ZXSX2fo@*IzwCzcL*!Jon<1
zvby^7pCQLqtXuc*_yk4gV~jr*u3G2vohdAr*YZIFGgIcP)y8EVC$5`Lv(oLp_WSR@
z;_Tf53c*+NOTJcq`&pxTH#y_CP4|iWjBnn(u@RPFP)Jn#3Tor7Tf6pe+hdF69Vgyj
ztXr5>UQ)F%OFbie{^T2vAM%`Ad;i5$Yi5p)r*HSGh;Z4iT(x~c?ZS8GBsyO3zh23Z
zxAmIc3yX7$y1Ke}U(U#0l~l?V)od)TD7B_joU!2O)$sVa>*6Pze8OPi80yc_e)#j+
zt@~LMdJOZ^Giw+QfT|IO4;*{;t8;5>X@#X1+tnU99>*?w+*5*~@wmLM;LC4ZjDkOR
zuZj~aw|FR@rtr%+Z|z^xTkC(=*I!)Zs{HKC%+L2l+V^w3ZMJ&9@|Cb=-24e!%M=>a
z8EVW9Y8tQE>b)y)N9}&Y{Cj);AF10PbL-g#<^;2bZbpaD$MM{~40UsRe}eLf;8)i6
zHF5v*k~1%sF*u7BmE7Le^lH~_>C;{P3<bI0-6n26eAY5FTD{-4^v9~++l&hqJQKYg
z5M|=paCve}O~$`-j?<ZU$TGNH-}5OY`DNjMmM1It)(P&IxSlEE&fd!Mx%c1yfBov}
z>fl=bTdAPRf#Hr=b;747C!NdR-g@d?7VGEd$Jj8x!(+Eq7sG>HdE3Od?0dQEUC-9+
z>t);ixtITCaVWUDDm0c$Zsn`)t5>i7_xn8OR%iXZ<$iOmQhtAX>-paC_uqd`#|!gV
z3zmiNUZoa$B{nwpZ#Y9eYs1Fm<Ii{{3=}eR7ySA2$L4xzIzt50`zc=}YimQp!|kV^
z{MX4iq3@5Z<c^O|EY9sZH%Fd_EnFvZ)0303)@5e`uD)lmSU5ZQ1Y^O%*SjvS-Rj-O
zFCQlueehnaJy)w!ZnIe5Dn92e7GD$?+(W~{#1_|nd{WzSVo!p>j13+&>U))yHYdyf
z4lU(qSlIFGx;|TgM0p+GB6Icg+^tU2*_sa?zhu(S7n$v@7}Zcc#r^Z;$H#iTGnaZs
zFAT`owMy^(w<itCm#4aEGTW4I*tzcZ#cNL{KjvTYiaT>gcQ}K>zpqc9@-bXbyuYZb
zQdd{^ena`fGX3e*GP|{TceB+n$gvn~Z7x2>P?7cV(NXoYvrJcC7m0tpw#M$h??jI$
zNpF7N+FNk2iPbHXpW(yL9p2MYv~=fh{Z_~j|0>N~UozRMsut8a6<j)fRZ`H$Dvf1K
zR;v4UE~q+OI$K?I|JttEj3w&2L7tmue=n#Fyl4q(#w>jGjOAFYOj*r(CW&hwmllb-
z)G>y(u3D7yr?#POQcZ07Vs>T)+tjP8LRVhvzF}7S>dN|eH#aXAl>2HSbNuA@9cp*C
zF-5Fj#m^^e^<~`+-+${Wcn)N9-fCmE5bWeWChn><F=k2rcb~95KOS|jyjFkHtn$+n
z$%h3M#tmiXS3b6w`)lUC9firl4I%F<?}>4+cnL%=xG`;2+T*XTl1CUklGaNnUkY>B
zVV$&F@f~BqdC&-1uZz<1)vq!c)RbmTTc&+}vHXG3=<RvDI&ph`{4u$+$K<Zg&4mo7
znhz%2`u9LOS?c0Jdx6i-&+C_g7cCszcmFVRNNMZVZ>NvVNWWw%uiq`EE5-OAlHquj
z$#upZ8Na@~TqzQBTb}om)r-$RZQ@T~yXC*QHXy0LV~z+{>7V@>Myslp9Dn%m<T~SH
zdlJ|FHGUK(cr>d@g}33%eEWK)Tg!dA6l`}ourq#$i4|U6aekgHe{}ZwzPB-pSwM}J
zt=H_>7Ucd5s8<o%DfjliORls*!U6qF=GKrlrqfog2`dHWbT}xe?+ZKj;;QttI)lnP
z#t%F0cfDZ!aBj;4Cd;=68h1z@;BU;R?K_)#)Y11}+}j!7nO&FnckR30-gfwV*ZuU3
z?+<OSP_F?kDNTu;o4$;>>z)fg3sXLm#k$?KD_`v}&Azs0R$FFi>YMv(BR4NQ%(_}t
zRW-fygltB9`)8l|=fB_Cl6iSqnKHxW)oY`+W>qT)RB#_Kv^A(%F19xK{y_#0d1FxN
z#PB2Z4P$ohzQ-2Fcdm=>d9kjobK~&~BD?2oOFuvFe%FcVn?g$NcrWgVk>g<t*8DTi
zY@<lR{cYF&@f|pP<2zdlU&HVG9S_@*pPidK``n(!>Z4iae*_Oy^grumIA?II;@VCH
zh65byn<si4F=lvVac<$d+j^$yb+gJ&RahEKo$Qh_bJel@#d_PWO_NMsWxeZKY3%wc
zMgLTd*4y_P|F9q6>E9O2ct=<1{+omMm1~do-Y{oiVwkSD>+!O+^W*FPeqFh45_k#f
zt$vGowk=Fu2YGK8uN0^-{MR#a^(%9x9WU;B9`7r7z|CR6s3pwk(_H?I)t@P5>&~1*
zj~B1L{#TO0jo<3Uw_|go>o^`<mW_RG^+PI&al)akU;pRnXvgs;6tPc#va9)t2!sDJ
ztL=ZU)CEeHo}FcS-e-<Q;i|_Ls~JR&m`;ClW8>p6hWoD@SEhRR+niTA6fN~vq<g{l
z!ecXRMMXukdkpuR9s6@b!kG6!quu=X5`sV38sZslOj<HqKO`(HZrabA+ct|HXkuh$
zlbQPVfqV3^8T%Q2Y;(WNsH>~XZEX0=*Zi&t%Yn-o`>W&`{_#Hea)VFI>&$EUbGgSP
z&R^fXO6~5%iD{Z^je@Qoe-Jxo_2Hx!*KXA?#P@?65rx;DK7Cr7_~XMvapo0X1?R47
zYisA9IB?^ym(Gf>({~)Myix9W$ZyF!re4qxV#fYYAGh6I&GJKl;Yi`WYZrI6uc`aG
zzjgKNe-RsYy<67wiZ@<+#Y*jf7dM&qOnFqWsGz=2(s&W~v{kDPY3;Cl8QN70YT5n&
z==$+_%Jdy~{VV<cp18F&`~TWi_Fflij($8YUteMN-1*9MLxxNIlF4^Iefo60`QU^6
zUc>v^IyyEI2X?-w(7s-(bm?N*nUajovk&zcE;Gtx^{jlsyLwKqA^)M@@(Z|=TNhk@
zHZ3|&a!d91clHOWzaFpdV6)#8)v|Ye=iNW{hZbi#vrkX8W|%Z7;?|1zN|V~R)1vb}
z`g|5Gmb+E&``_-{jpWO7x8)}L`JJ1&IsN>-va6xtrca+gpWlDv{_~p)174gm>A(NJ
z<3z8g-%jH|g?@0r)PJAZD?Pj6+T1@?iM4@&uQb<%Y~8Ty-OP)orRpnRUG2EH+~e7c
zW833?Kf8Bcsq#CMN11%G%i(ov=d+l|^v1JX?PHklo2a)%-tyB4WqFnl``jnrfBw02
zN5-TMyMrPTzZ+*7r*C7ZsJXc*)!*F2<W6J8+3t$tAz@*1?HPAF*ICFPu-mC6dpxr+
zwtV*e_n^-EcFE+bQax|Mo$;amJ=Qh?7k}~eFHi1q?H23J$jhq}x_7YuKf{kbhR=H6
z^(|i2|Mcn8(%)_M!NI}nb#io-)K{zu|G3(;b6wz7M!ELc6P7){cKDp%oND%l*BkQ#
zs$Q&%-JN#8+JdP<+<w3DS<~cuAAkQ%-{Q+`o_%di|C+7O86r3zT=>BqQo3^Mx7cK#
zW&76G#u-S|T#Jh4R(Npn&YSPQ>nF8l#!Q($efs6Od@{#5muDM+Tc>jsCsd2f;7s`O
zp|MD=;oMTQu&YiFmh+|_&FB8Wuqbnbb&+mEJhMY$?%Q?8HZ5vr*tumfw@m4BrV2)e
zGX6U|jq0C2NGqA5>Cnn3a0}eAYII0YUBs>M*!SeOnvP#uY!2U)jnmKNL~hHuDay;s
zoBBaxm#&ifqSuTQp8u}e%O$wdcf#xU5=$Pc{RCA)yzPh2Ge|tY_(!V2`101z%G*{i
zxG%OO>}v6zzU~vko$CZA=E|L4FO|F}D=KBGVcO)a-z*vC=U3Z=@$8LdNO^dubv{!;
z)SZXZ=FFM1`;x`lG=}suv(4Y%m-}3+F2+*Hc!06+tR2Jm^YiWhU+L=Vx|%u1zkajC
z0j~bX-;ZY5riSG6dw>_2mZpUG-n}pF-EF22#a${kiN!(cbf2|f$T8;+8}-fq{BhLZ
zw~d*BYqhz}9gCGKWVE`i<pTS&XV~mpQgHQ`DZ_$CHfpP;msPmVmcG&+zIW&Hjcb1J
zR@~=jVBjcO5FS{5>wV~9Yla}R+*>B~p`oJU%LG+HiEbt+(RG}VjmuqC6|wF4<=Gt_
z*S9$>5N5q3wDDRWcl%-egTLp`y>;i#oyjx5X_=m$rhA(4gKz(`wX1$Pu}{zYYB4Q;
zt?Zn6GfQWOzwHwi*NM2G7a_^luJ8Q&{{8;*bFH^4_I|#Z+*7F=xY%&nxxzW01@5{E
z=P!7@%ReI9e)6%OU(ETLD{SA*c>Vcj-mA`&;3m&k%~e{f)|zstn@tg&`?T~HyQ^!n
z`E)URCW}(7Pu8tAa(U-|mM2Gkyw_U5dUgGsCcaIaZ=UY@fB9FUx86Ul1&{B3Z+cW~
zpZop)|9y8?pGo`B{K&E|c=CeG5AO1{M`E2_G!qz7>{XPua?avA^U9@4Qm|0ig!iT2
z{?E_P+cRFA`swW@R>mKv8yK1W<{GD;W4|kzTz~1tjUTxTi*0AUGdrdd^K-$f|GpQl
zXfxHfwzm2+WQZT=a8dgG<m;AeRt$Q*_WI68&s&EC27U}@5NH1I>!u{<gO{K@dFI`k
zphvG?a!Mq}2zKhv`w>uCS=pZ71u9!QG_t-3J`Ph53lTVRmV@Qi(v4j_Q>sI5t(|8t
za3KG_zINZc3jw8}rGcA1x};>iKHk1}L!ER(-{o-aV|xtC-rT!#HqYd<bJMwxNr`XS
z&L3U1rM@_JJKMeYJ0Dt{I~h5TFL3@5h7<ozW~<r=gda|>f4u9RBj>DLF+De;s{3B=
zI)89C!*}Jw?fmx3%|#mDYp>bLzH-&qjI58p|87^^`G=R`ZBas}M~&7>Il<Lei?_R9
zHeb6n_w$i?d=G*PpZ_^6@j2$0+I7a{Gev?s%^W|c&ze1Z{)TIOXI?Ft^m&#1<kD5Y
zq#4q;*cBBO)!jG@9)VMOWj#&5e?@}do6U>P`d$8h%WQwR)x!*ic+Y~Z_gl|o{Y|-@
zXT#`O<nJPQphvP=Ja}csqXxGr`3F8YR^Q)kd8zJT^clU5I`&naVyVkoJ1U<2>64sz
za^q!<z_pkA_HDCUyKUPyWfi_{b4BVGEPj6T{rB%vThD)7xs8!w-Rrb3=`Nwdwe`Q=
zzRs>c$Z(?WMCn}@?M>fbi}<X1HM2X|MQZn@`CGs3W{`8<GNEeE?qj{u=6_eMUiZmM
z-bF6STK=7LNxI{n-IK5S8XU`E{jmPW<IY!|UnW>ztV=zvA^0<B_W8YC^Yt&Yu;y%1
zl;F{0EXZzp=E?9beq)lW|Jz+3e(igbUMnWoV|e!1jOS7EnSP0GphEG=d(n0GK5&TC
zGcd5`96nN5&CF-#qE=S1@kPru{^M7#nmT_Bn)L9~_B|W_P0nG_dizTC*k|{sZ}$R1
zMb{tg*IIR7D<U*}{+jjgg08;pymjc|2HuJ{3tswqd3otE7j%TrUiIyD>r$nlxeH#V
z2;O{tZ{6!%ob#W1s077@giM*eVy`&|3)6H43k%23?lYyzKRr2_{9s}(GlNUY{y2ks
z@*6m+^o6)u^%yTm@UZ=#ak9{5iOIpem%h%F*}gsas=i9btB}MWH+p}~X83a>TY_Qg
z)TvWHSAS|NjThcsS!dp0Y&+{dyMg)9b@P}$H19~BKi|IoUrSe4SLxjuNl_BX_cmSo
zCwSmyZvXMFh4x!O^M)Dmf7WQ4n{SU@_(iTjcG3Tyx~q%dp8opvt2blK`Ng`I_xuxl
zCu;2g&NwT6A1PcHRO-)Y;PYo6y8y?Wo?ExXT0aN2b8i>@y=0NtiQBVM7M6SG<ta9N
zXE@N9<6mYc^Z(wg$*bP+33kr5aaz3kwcLvxlfRreeY$%4&YhL~HexNEC$2Nh5#wOl
zwb`J|IXCxh>PL2OZ*Td6*zM8QJ}yrb1ZPfIakuntecAH=_xwV$8EOtM&aBAHe7TV!
zF4OkI$K&$mJkn-4;x=NByH2qF{Q2`e8&l(wgS%Z^o?M+ZYgSolBy;0|{Lrn@rX{W^
zEDbHCzAjI${z%?<;D+m6NpXk14i*NUPgx<M%T~R644T6a`D)DYZrincHYG0tszGbu
z{Ju+gPuDved{x_K);-1#NxP1})?Tyq_<`!|H``QNw?6(Y+3`ZJ^|S4)?;R(e9!&U9
zm+T{+zUzPFmW+!X&z?Q2W~g9W;qrw2V1hwl)b?77zRwM>cYS0OI9_`9s8UgxKBt$i
za|{E^f#>3SF%=mWGIsKB^Y7W;k<L0Hk$h*V_w=|;rLV7DWbpfF@zg8(?d@YTq&HjY
z3*LP9af@1%FL<8brS{B=tFQ0nXz1<>V)@QA<Bmpko(@Bu%sI)Jr~L14FdZ<yyOm4s
z?(^c(as@jF!Q;z+q<r1;DzBu*O5t6@-s@eTH)+rKd-ChMzNS~<brYAgZ;9Ml^z@yB
z!UvfKeKm_zl|9CKOI%!L?d@Cr%2R35$?pmOqjs0&9xK1_Mdf;Fw#;$s&i>cC)ED|P
zq&z;>>)Yt?z&~Su#ipx{9v_S+E^_(qyR6GYEql$s&D*wJ(|&trqEb;6+ws=N7XE3Q
z>QC7$JMgMjhGFxz{QLV9MY!f_zn#Wja{k)d=;;g+uP>I&H&k1^^UI}^QNMo&Xqec_
z-k-nJd-^lQSyd;pcRznDD|#*OHE0hC%ZKm^cKdA>eZ^G<5_|T)Hom(*BKz;PTc>Bw
zo_$@>@dNXLNeKo&euw;Cvtq>$>jtU*Wyadt+Ttat^FB_~jh>dgcI}pH^R6D%o5%7Y
z?~Y--h0H!4xtHr@j-Rah_}L{%^X@tKN3p@?Elvy9rx$t!T>bH0l|g1>!9%C>YcGR}
z6PGLBMXu%i;8h6=4tz4J?b4#v$JfN{jAoh6m{Fb_*EqG~iSEtk3oJa#HC<BX@0)bp
zDkS~=p=*IxUz>}riQ8ZCe(|n%Whs?{^Ey&W9iz-vygD>*p7SzZX|p$}47!}NZeL|A
zlzGnfW%Dl4RaX1k+v+y%+VyL_t%=!EPG*I@*C(#}m64kIbXI^yN#Yx|+Ub$m>`~e8
z84H%We}1-S&z{-4F4yy0_=Qdn4-4Cuves66TG^`0YqmCT&%67}nnAtF#Qb;7zA67E
zL}hnJMMZ@%a#Wb?fA;yOT6jo^%4u~khBaGR7Y4krW{6`g5Epv#!)439Q(t2xlFFJM
z7q8vQy>@HtElG7HA+FYaS1w!#;62dM@%-A!lq5#;^+_+TGj!bl^gGKy;!kw=v6CXn
zXWBd7B~%_?92xR8FZ=Dv$T>l4uiG4YSn$VB0n~|CdUg2FKE?msooU+yCPtf07mKw3
zZ4|j$>c_A_=71W5Dbvi$CNCae=E}}4-?}$$0cWtz)-H>4_oNoCOYpelx%1(Zt;~<I
zEK-7eeb0I`)J<CZ(a6_DE^c?(+x68|ax=q1L$|UYXk$4$zuP__Ha3<yq0mizs_Uv>
z7jA9MuD{LfoL?&Qe3G2R^h-UO8-%2j*8VMF`}Nl#tj99+`07{hx8>da6`%dKh@qdk
z;-182^{L&-FPrsP4A?m@?dv$vpMHMc-nGKTuYCO&KA1FYU%Pexr=K<Z_4W1hrwbd*
z+iE6$@ofV)V~yIuOnZHO{rfW>+2}Dp*n0K7er09l|I6+B_e&N&?lqTtu`4gn+xxTu
zLwo0miL0tq8ZsHYLQHR-o5#+@&8<JrvN+9ackwNwV}FiDRjW7TSDTz?E%4G1(c))o
z4qf?Wd&b2@6LocUpNEEp{qqPtURq|yc}H@#_w7Ru58Ir3eeu!rPKo4u8?VjdeZb1V
ze#G=SQ$@wUKR?w&Lqb%3vFqg?>y`eVRa?9F`nK=cP75#GZ#wuuUMO}qXd-`i*;^^o
z{Cj)!p1Z4pB5TnbiOoe%-{m$Q5T8AF*>lk!Yr6iVeO|K2v2|-{`Jvrm598iX6_tO*
z@OU!M#^f{iukYRd-T0!v;>qai9Y5^ftf=))h)LYB<%OrNbbWT>*I#SyJox)%xxH=n
z<z>DOB@<(#Hut4W?)dZSFu(ntP3HU5&#{EA6`a^9=iBZx%j9Lp)z#tqZ+?3)%QXAh
z)G1Rq7IC}(e)D<Fs&al=t1rK8KiKSlXmPIc>eZ{WH`(Z=GB7K2#tKv~xqbG<tyNzI
zJKo*fA>=T5YZ-6DbjCf3pamT63^Ia}i&iN!%Jja-`Y3$y<L5mJ5<K5rL`<!x9M*!Z
z1-Q${oS-zZW8<|vwh!ilD;Y1WSS8PJLrY1SQD)sLbp{J&2lt~h|JjwixKNon<N8Wp
zU*G7pTQgr|$?rEmR-=1&?y{R#uiaW5Y`Iam{&<wjkrl5V%`{FgQ%}9k&nVNL!JvCj
zB=m3h)-v0MbjCF-AIutb8DbcklNo0}W}L&kKqT{?Z+cJV?Wo^8Ld*X#HQZ%*=lgue
z%aop#o3G8|e;~PKeYDY;(!0yoY*m*?-c#1K<m{K1mzA&GidT$UvR8NiD!atBwGs#B
zyDVWmpcg8upya;#RVTwamICQTj47|wvfnx?eOlXhF7WC~x%T!pr-hNSvFb|aLqbB<
zyuQW)n$%ly-g?8fZ;N$>`+qv!nEqLY<@l;on~r(99_9|aUOMCJA@-RoFZA8Nu9<av
zU!~~O#gl#1H@!X_o3EOcW3li@L}AT&1`D4B`|rhACEk58tF-eH=kl|lNjipgb1e!V
zF)Mva7PJ&T&^S}h+}AGX>hl`A`<MRe>P~!YVY=#<?D}mHvJ+~V6jr@rnjy=<GL89%
zVZ&wyp7TFkE<bi=IKT2$ZuYe`o;&sOrCLJ2rZVi8wkmn?|7h90k|nHhn%_dK_eM-N
z>Smm<Pm}+^lpD$OXCI%tW8xYHF{xy&OSU`X5=<IiuCm(u_Ml%){=E}t&)S*`yS`W%
z9mcf7N`fb>e7kb;8NKYc;*2(pH_lIN|G4pZ|6}P*TRtR6TJbfkdGRD~(;DMrHu7Ap
zdVyE(FRY!A!PBr@Oh2yX(wfN4cBh`${HgnYsldWU_-*+`j--R{^!~{$Jtw(zRqRPi
z8=cnI+aCSjT>kuH;MMQ{j^DpO)8|{Qx&%k}re>WcrY6lD*P_0Pt-N<@RcQ3rUz@vg
zMW+hf(#op7z3O||#<g+P)vK@SW#x8X(^6WY(y%5`ox}5lo0Hfi&$MU1e=Dc>cpREF
zq2g1Oom}OFnZ@V6|F)d$>2dCN&HngK1{MYe2Cul?TYpUEK7O9#^R4S^O`NaUR3*IH
zk=c7zG5&ni_H~atdS0(9j!xcRb4OITr*iw(%ZoA>PrAcpS;mmGrT#~s?7eelQ+;I1
z*Lwfjnk#9TpStydPm6r++SuJ@@t3|%GO7FXqvgYg50|+dYwY5~#k<|jO-<*1^KEW)
zSWtO+neXxWL2o*g#n)HoK5?$A`}g2o&iSa{PQk&K=Ud$tla;;uwDs4YKYzAP`WHJ%
z&2Nsx`;QfV+ANt_S+Bm>>SosD*UUY9=ulluc=&bQ%e!*#?D%+L;)540Po6%V`=R$_
zWo6~-FOqVdpCjEFE^Ytg7t|H?kGbpZ!MZZ(<UHGpnsvWsmODE;uiyRu-|y4ay9HQk
z6*2?;{Lan3do#n&@7%#VckWnb&HVp`uk?Sti|jil3(3Xq{dLKwr|JH_DkM_!plIhj
zySd-aPif^A-#2CUZ0mrz=Z&q`ZQS_Lf9KAf)1N<iGUwXsQXPJq4+r)g?H0eEwzk&u
z&ml$z1_q0J3q++?c`ftVd1S{P{S{A_Ezdq|v#)Sz@Uc5HrtSZ^xXk+hL;iouxR3ku
z=5Df|c=hb7SNUw=52ij?URORPrpi-yvv<k1ieI}Y)fIi2ENbk2?8j`Ux}=mm`$^lc
zL}%|eQ^>z8@Bh?h_vtoX=~XIUPh7eC^XE_7s>9Ls6X(yrzvl8EskPah4E>h6w^zPe
zyZ-a4(A82`jGWmnsERqhcP=U_+V<?plNw_!Ev>^6#obHlUz+GIl1trhnC2J~a;1X3
zMSkt;@;9%SeLJOkS2vUIq5FDnk0{NT?0MU(Q~dnSeR;=cANBOf6O(68p4@p_v{NtS
zbd~7x)lQd$^`^hR0}87;E8erS&Cjo&=K8>T^TUPha=#vw+_IlsR8;gY_|o}ZH~v_9
z?l(O4CBtB2!NWt-dkwF9ta^E}j)8%J;R`SGr_cP$*Wdf0D*4;glh@7a_O2LtnHgs9
zTA3%SE!}dr{6ZIR=u7$BKf4Ue*7f}K&<(!5<!j=v_SxHNZhc$ke<?hFkDYCH$Sh8l
zbJMRXC4XI(BF45RJLT7_-kUGwb91)eOL%!@WBdoxO0(#hx1;A7&h|YJbK&+wb_NSs
zWrwIW*Cl7YzaSA@vZwal-tYISJkNVpz1w(Pt~)a$V@HH;@mJr8CP6_*JWC>#U*;yC
z@qYR8W&N(d-){H+^Z&CXBHLSKt>v$u9UUD1Uv8=1R8&+{=2dk;;`4<^N4wASvM^2e
z+U26VKJW~u+2g5G(tCc|XTQxaE-Lb?=(u~a$ME;st+H{`<+eQkv3pKn_SL$B@79@k
zuL}0Iy1!!D_vPW2;*!tsC7(I>;>C-(=~cfrw#!vzEL{?5|K}mUIvZ2t`W30U{S(y-
zR`>@sE~)pb%Kh@<qIMsP_}!=Blh)b%@=QLXziT7^%GBP;i|_CMdiT!py^|KH_`XZI
zeZsX{ELQ*Jf2*5e7d>;?{gyU>V(`}q<$j+0tgK(#mPo6}W_uKETw;1`#`pe>=hrRH
zw%#<&qu=<LiR|6)f~o0?{s%uS+b#X4uD<`z9Ggwogc%qZE;#;jpB<+$%c`t7`kAC>
zaBAsdr&;#(39o*{|8QdRpSv|HxFGA{mVUFp-j{y<UhdytV1CudOz(O@r1g%sU&7!1
zdC33I<fZb~nv#?r&AC?JK3~gfOo_U_;LFKd>aSKwi<g+XiZLwsE%D6if6mFXXG?e9
zeW%#ykg#N{*+B_mRn2=*(rc%&E?T{2Yv`m^ck{lR?Z3ZYTV4HmiCFhPAH!oa<o|tW
zcV=!puyaydRQBU5M$6M$mRKd9am>zLx};zA>GLN~Wbz%AzXb2xx$~pm^z1oX%_4QV
zTUA%3K76CKl}A#yr?)rue3aq**qu9fHuvdN%uDI{=&{P+*c4W###&2D%UUxJP+~6N
z>M5K$$NXKG^6w3HbGNO!=5_w$i|x#Iw`SarjeR@c&dl&g`m^Yl(r&XpycGMrE#<vu
z{NBpq@~^B67G_KWAQKoEzHo!H|19Ts6HM<<oFaB7AvB@4HdOC(-|B-~jdK6~5|$Uu
z@3Abn_u}HFcR7;PolCq`TesbO92@yLqUv7T{_^XU3=Doej2sZ-eog&*dAWPbk5|u5
z-&%hvW81CulW*(HeCt-Wd+J@i#m(1tt%@}Z(4O8oCA7rB?3je{k%-<6mo&DXkrGH*
zlBNAOa?^gF_`RC%d*;b7D0F~p7X}7~zhNJ*6wcJkUO&lj{$!Kr`F;~ijn*t-QvSVf
z$^L6$mG@J6`59i+vM4~D(4ZpuSZkJ5Vui;6^Gm0CCIn8Kn3O6iYtUsjDL$xo>#=m7
z2g2Id^R{o<ebZ#U^p8Nt)cooE3>p0}+ZY%u`d<Io4Ka*?fuUxbKm(j}T#*4({(|{^
z&J0Xo1_J|wOgoZxK3HflFciqZ0-Ay0fd$No3=9VfIUHbm8y=5Z01b=LAObb0z=2^g
znu@^Tz`(#Tn$ch(F<MkWt1U`PQ}rd=xj}*IcXf&9WTP0p>&$y&*?0AC-Ij57mMQ=D
zGFgzM-EVLq{b6QmkLR?K^!)3M?~;3Nsz7=@2QrhnbU>;=7`5D*!2~k9Pee#)(T*KE
zE@vHnTXy>K#}zAAdNw*dm~#8$@4u_ot+RXic+sLoeml>fld-FbxOQu@m71oeXWsVT
zTYl%|<%NZYUd`Oj3^H523tY8;jk|K?$~`^jNmp*%sJO(~ar^DH1&+<Tw)VZfz5Vq2
z@AI!1a&mHhs<2spx7^v88C(f97<XxI0GR^9sHrCr?EEj>jSdf%T-$GO?8MVwU+NZ4
zw%uoa?d*%}HCsPb?N#4XUr|xP9|m^EaW_zP*HE``*RH6gOP8wesZUB;bm`KirhacP
zuaMy2;zP&#Wh{e^&6vFEV+5bP-I_;_9!<7NJJ7&*ch`hn_upR!ojp_WKX9>IY4m-N
za|$+rgSX*)gM-3?XV0EZwga8K$nZ=1+Mupu75B!1T>qftn8ePz?<QM4OZm<Y64>Gn
z3Ll0q8#Zh(m|J|#a&K%~8^63>_FGTc$3=!2G7Jn12hxSXv2wv*APuDDh5rw3Xv2wt
z0kyzib^z42sB$PQEZn~B`RAX0zh=C8m38&{_3~)mMu!ErZ-Jy6=7Hmc;Y-7;S+nlx
zIhK}|?u`XWFnp1M7yz<`Zsq3!_a8O;9y~vL_UzsWP6h^shJTPIT%YK}m6vZYW|xHh
znHOwjr?$q;S!lcFq2e90wO`A7d3%d;usr$vGbAwZ;_as(2fs*nssgva7A*IX-4e6$
zVd$hKU8`1V>DqowR(6_gQv6~!SD|TkL{a0n8l#=<t4h|*nk9Ah>QzkvjxS}JAQOHm
zx`Enk2PWFQb1?WbVab&ntCHW`4Xmn}>J+1U+03=#)f9=?`)j{`6>pITsjuP&$BWF$
zcLkeY?b&$n_|d6}>ZLVL70W*qXUDFxxstmS-0VBY01nm$<;d)>&-vS49oi_WWht@J
zcelSDgQiYl=Gl3hO?B4Byyj+KvFqBmfTbX_8|FEH6UK3^l?AW)-!Gf{>0|!-&a1b(
zZ2y5y6J=<yYe&wa64{cc_!$@;l<eHObKRUda~$&W)@7faW%_^po;`ou)?c43At_n8
zV0*T;?8S>0HAO{54_EExE0OO%epy6LZr{e8J9qBfo^2UgxBq@{bhNdBvGM1vM~)ns
z|L0x#{@WLCn}WRYR}kb|2m24-_y4zjv-9~pYkhtF_wrMxPMs(zDQUO;_S?R`zJEUd
zjb==ll5*<QsiwuVY~}jZ{O7H?aN)u|9d7l+=jY~X>FM#=@$vG8W@Kb6Sh(<^@$Y+E
zuC3a$=Z-{j4LhIAhnR|ot@~rQ<=nhpwOfyYfnmXZaMSq(`?}rlb}7E!_xs&8Md!9F
zZf<UBY)p;!^j1c*Ffp2%n6SvlSHIo5>&qqY>WxZs*0i;;)qdZ7f9n1B(^YoH=()PM
zd?^aOt8Qbnr|9Xash!5@=W2e*|Nn7(?%r5_P{(lo1~v``1_%3qprB8;TUuD+U0hm{
z5A~lra^%RDGENImK|#Sjxs8`^+?Zif`|C@ye9ec0=KDTPU4P_TnJohYgG0R&D6%f_
zzqz-!`qYDi&9Sz&zszlHVh*?QPCk8f{Y;0|%a$!u*?xQNu3fv<e=pMo>k+zin-%26
z=du<B3OQ$H7}{R@cV}mD>Bpnu+Io6^ldfF3vSiUBCEK4*CR^3~DCqynT_YBeEy}^-
zQ(5_Qy6WFG+h2p?<rg=ov(QkdU}IzRqcUfTKXb5j-^TAB-~LdEvfDpVMO8)R#irAG
z!H$lNb^m|gKmGi3=B+K6vy9XG^7eiWv;BBPc==WF3v=6eBp1D2zd!Ed$B$h6{Nb^&
zbG^L0zC7yIU$tk?p1b=bHF>+bzs)U*=k3iCo#x^->C)xPe=lCVINNV^1t`6$w}R@M
z1@mVbt@5(mE;=Vn`v14)%vCG+Cad&HoBOr4w*LCMzFzjuzNDjEq9P(M7PiY-t*vW#
z_wDNXx=>$V-(Sz||F3-YDr;`(wa8fpiA{OCUaHyt`|<egx4nN~Ii>n*zF)NTvGxt&
z#rb+OH9R+6n{`<WTsC?tgNpsXlMK~dFI`uetN${BTew;!)x&Foh}KINy(BY_TWXre
zqkg}88G7qGuZ%@N-1_Z@KZ}ZrZn}0#V)4AVY8DGYPEJlPPR_u*yu1%PudWWyzPTy2
z>c_)&QEBPbvu4eTTl3+J!7-kRUs|H-{vCaB<XYR7Nq;8onZ$Jb#`>tB#wGW?f9>7+
zE#fz*1hoa%x?il1&G<QK+N!6A?iZHZx9TOSF7>QBF7eqs`|Wf8g}vu{926EPI=5vU
zY+`*o&wSa_rNujAKK=f?H&E)rxfV`gD_)CNuU|JWcHEY8^Ah*ext7Ofy!Wc|Q5UN!
zQFGEw^avMH;hk90y5x3`;q|C&{&`99ph_YWoKgOE89w_wsZRam)G1SzL~c&gR8@8T
z`t|FreYLwkeg53MSoECrdmCYKarNxA_iDf2ec<}%^LhLDix)3OZO@ylrL8@6>eQtV
z54W@b*3j1v4-A~BrKP3vk}LVl>1($t)BmKLpYZ2T&DAScwn)FdC{?%PZXPRB?SHlp
z4hjm>PphuKzM9|ehl8)LZ&z1WP*v3~Hh#G^69npV%b1dT9zA|s`u%SCcIlZZJ%KJR
zE+1-Nha8(xKl#fJ72}i>0<oo6Lr<ML6%-si`P<vu%df}R$5wxTH&x~A3`6JSV?7g9
zbfdTF{P?pba<fU%6OYN$r>9?E8@;@zhbOl3>C}UEQqt0)K|zbAYKOo2@bK_vmAxrF
zJC7Lg@Gvki>}}Zpgn_|fe`3!^kE&A=kE=c$WZ#-_km+(+VS(qZ-R0|-`OZ%B_VzwI
z+23wu=H+FcllFa{`~F3`{qLD7FK4FDyZGbd<I<N)r@uODe*em!pP#p;oSanlc1xSu
z{a@F%Z%I7dR&RW)XT!BTYi0GSwxdUnYAP!)zH1VGEox_s-p-iiRg){vfBOAbOGhUp
zENq%t-klYT7AYM)azsN{*Z1-=-^&Y~+qa~i784Z_$#{NlE-2++x_r5Mcg~z;w$<M<
zK0iAvd&nw#t(LZSXjs^_+p6ETq^r#Q{eFKuXoT%)+3wr9HIF*gOTJzWf4%j3+~q$%
zKZ8Qqd(t%h_;qjI<V0qdKJGPtbuBvosx!ZB%C)u8>Fzxe3)AOSE^{sl2@YNiDg?i6
zJT5m|`K6ZU`gx6?L5;Rskfe0d$Fq6=-?#bMA0Hh(7PWf${JN<1dp>pXvM_<l*|T@c
z@2_34Vg(=jzZdTIm$KLIT^75$tn}uOdwZ+D9$@ANdC>fB$>dF&H-EiX{XX;4lap!J
z*TsJK-nH`hxi#XhuCAI!Mn*q&eAWB4(7FBFO;ZQ6oEr<yobk!Mzc2Rp_xIDU6dl~Q
zY?+&N*_(i{uxV*$W`OnyXWiddd+Pl8>pwm|HqE%OAbDGKVBkXMcD~Yzx)&D~8Xa4)
zaG@hRpUevbEl?A(tEVR<GjrvuSFfyO<mKhpFIl4EdFkKZ-_~n(J}TQib>6&n*BtZ(
zI99A!;o<A+`}SLRPtTPGM&?~>u1YLk=-lp=#o5`_-EF-^P+EHRlqn)tuU%WUWlPA)
zl`Fe?d*5z4-_gO5nvzoTuW4@L*|TTgzRLc6uViOTR$kt_wU?^q7(SEn^!)t%{Pn~9
z_Bx(buU0Pq@_GLMn5$Q>&N9oLC8is7<z4m8t8Z>@{(3gQE_nZ+r~3UjkAHc2Ik%!>
z$G#s&^=IvVzc0Gq?$?Ty>(*`ap02mo4LlI^f)zw9u$O#Twi}d=l|A?Wy1KsPxNJGg
z`ZN1KpR+D|d1<MZu5NDmg+^xfDf8y7OP^mGR{ZSD%S|7h+xcFW@Bckl<>mDKf0kZb
z8@*gm+3m%@-|w%l-G0yNsD$xO_j9jUO3DH^?_LwJ(MdaO%><Ryw6s^7PU~G>5x6)c
zB4WkU)6>82)ZD-)XS3qMg#cA`b!{7)n2j4Zu3Eo7JTh|Ts@1DiJzHB_tqLAAEc2VY
zYQ+kT+`GF%XPe~))zs`sN=~-UEx*67Hfn!e?eg23Hf_3c=gyj^r>CEO{<-vqoUriX
z6DK@G#l=^zSh3==nVR366^+d7t2S&fh)9nHrGv7vZB9;3Q|8aV|1zWP%9Rja34;Zv
zqhj^K4HzQ#R&CYN*0z3QT=5}c>5?TYmMwFO-kvx0_~XEwoHd_5eF}+-yO;QX%9JT~
z!VNq!76Hk}dR`htX(}o@`uh6b+Etppe0^?tW?o*O;W3`K8~OU)c26ofZ~NV2(!HwJ
zYaej%d;Yq8|KBq6`!&IahHt04X=!L&SP{7R%ZtVRuX@ezS?uy%Z1%cwP4srZ-rnA-
z=X1+*JUlvfzFxO`OTs~>%_T1{-Lpyu%_I~<Vy{!eswCrs-!J=rAN#{5?fZ3g{i?Si
z5&HZ8YyuVi{l!H^TT)I6rKYF9-gZ0BdSRcGl+>5w_WuI8#dI!wd3jkivuDYlJnPAJ
zY0u8goMo8Y78De;rSfx{?Vk^a*JdyHVp;v|&BYysk3+)3mi_(x{dCmo88ak6_3$wX
zQ4x_9d-lZi_Vz|?&6>K*clNTx!)=+@*Tvr2Rl0ha-`rc7yH!<HCoTDW&f4GIf9<oP
zogr~?dh^dOU$aIhH7#x1?Yb{37E2nZY3S(qObUsPUcG0JjjTn112a1x&o=YqV?7W4
z?Jj>G78p2j)v8rfX3SWzX_JwwyL<MdBb{$=<;I>~vN|f-{k@5)>B>!;f(i=@rR?i!
zcAGglJ6q4$egA!UW#!JK<Yd#tLoI&4-*AVmk6U|nb+~s{CGYwjkGSTR->b~Z$+`0D
z>+7whudmH}b1yb5%*;P%{W|t5yVf1I|Nqn9^U_)K`)dT1-B`Bo|8z?G)cOBk+^^36
z|0i8kOzhRC)B4vh``fR5^yrcBtLMGu_coN@EuAiDQ?cRFrAt+MjiBaO-@^BQOqm!M
z3fQ*9PF_^HYxewqUzV#`T3Y`2b84z~ZfI!ehr-OvmHYnxegFDq`uwYp`|a=P$yiRi
z_N{+j`u)sj=jX2nRjG07!$HANQL*FM+3cOiUYG6udjJ35`?YBz9tr{h3IYMCsY|b|
zi4?Bcw`7US?d|#DK|zy_^-3@Q^r<NK-kwOi`TmuamAgJ1;tmZBUHa)$k*TSv^V2p>
z*jj*6NhXh=sHmvrwcGRjJv;(pV(u8e?&;{@U=v>Jc;ce6`>kz);^NB}EmHbfv+qH+
ztgP(aRQt7Cmn>UWw(CRr>u)n=%y@k5R@wjLuQ$V0)YV_FTD|VlkB^T*m1yeeX_;47
zh3<{LCVBanT~=*<?Mv_YOQPX1f_L`i-riQm*s(RN{9fg9v)o%tPV4WFVds;vSXdWz
ze>-S^;l}o72be+C?M3tOr7R2#FC^Q!xw%V!d`R@Xq&ht&N#&(?{I5xSe?FVtU)lKX
z`u=}gK{eHl8#f+EaUFkDw6o;r)9K!mK7IPMWZFgf&b>b_CVzW(clFxn?OEU7-Tn0Y
zFBc2b!TR5~ZpnZB`n9XK_v*X5yH&UL_+?l>^-oP*dawGut*e{ct2@Q#r(Q9VO8Wcj
z>%oZv?EG>zYo&g9NvO!~pLQ+bu%_OQ2TXU%@7K<<C|p$b=ElNJn~dhxe!IEr=d;;g
zzpk&3UAc0l?ajURrlwz0Jr7sCd~7|b>EQjX*W*@Cm>_U=zI}XWXXmPwD_?H<aOjYe
zZp@B=NmJ&{tGgp?dhEq9>3ox*)93d)xAV=tXU@yOz);X7!N|nG@N4qgxb@-Z?S8L$
zxAVDN?eE+7!%9oH#?}3N`uN=M{Iyrj_kHAD8^3?w-MMFTLAmAKot<5sofmVr-(9vc
zcsZz16SXO&Q)TVeYhk5T4<s+#JoN5v>gQ)?xi~p5{(iq-Ke<P5*Na679|EJJZ!g#T
zVQy-A^6^I&_vc&uYDJ}_R)N|Q-{0NkVqpSRo~+_A3)ZaB5fu|#wP=x3X=$mHML|Nl
z>%RVP58LIpRomp;Fj%@|3Cn$RR#w)7rFJoT(;q#4Y+Cc<L)qfVed~6X-rsgh@5Ws#
zt(9->*!kt&1e{*tIax$XN@`8&(^FFqUew9k9?i_o7vkpD=H%?0+7p<Wxzg^(gXRYs
z6FWLMK!Y4z9UU*WT<hxU;;Wrkey_4NO=QaT*Szbpg`}mWW6mFqT0LRH1i4sk_enN#
z{%g0EmG_rjVog5dJ?Y=)i|+DQ=U5h-Bpzbf`}f=Js!u1?x0b)Zr+2@8ZQaN2_!n)`
zc^96Xd^^o3YkEQ5-`DZsE-o$W_I&a(uKt$uv&Qaj_4~bHmyX}9a{@J)ITgTthm&5O
zyX!wR%k!K)al+v9v$L0#`)!isDxXYzz}M)o;IiwgrPEd>*8O=b4{8X_&6Bq(SplvS
z9>2Z4{q?uo`PY~E&R(;mefMXVUz6Uv$pIy$s{en#KP}r`de-zhs3Ovv?mcnh#Hj6g
zvGX|{ot&JWeEvCQ+O%c6c3FjnhQ8eU{a&z(OUto7+0{>;q&$84R8xQ><L<7~S(e4i
zy1KeRRpg;VhxoWN%AZ|W==@f0JDX@`W~P^?XJBPz<?gS6r%s&`;b1W-dUE1H@%w$h
z^9)KdWLqcB`0>(Vo`b@I)YH?pzCQl=qlTj5!r1-p*Dpo={_yZ{Xk_HghwJ`dx)cOz
zi0SG1DZBTDI66AEw_aGidbMfww>N(0?>_%r`eL(w<nFSyUESTymn~G))lWYyIvFKB
zN9yd#HCvA!n{jCS{W|N{pn~n|5n=y~YilBBnP!I-%>VW4m!J5i=~4IEx8E(B9kxF1
z?$cd*{<dF33hcIqt`2+I$S$|x{oe2M{4W*Xtu_P2MJJ@q*|zmsde6?oufOgqyjyy`
z)n}H8XYsQ$fk8o&R<2sLskOBgRJDeLg{gU#ot&hqW@;KLU;pRj+0&qQ5}%BPLUPZx
zoSRCXzmD7gTX@aXnW?csOG|4@{{4O1vVC;6UVCS|SiPFf)zx+7x^;R#ZoK~b>L9!P
z6qUb!p4(qPF;TgBeP}+Y4fybIyJ_8@3edQMcu8JHMnGNNzGMCJ>o+DJ&pO=3o0X9f
z;OW`P#xJ*Ku5~#m56Sf}Kg{&peYSOZ-g0HR7`^Gsd}phzzb?&V3aYpdvdgb{JIgr8
z`^Lp>y+3|b@XA_kxoZa+8@OV0Y4NI6UeD(g_c=K`H#d5Fd3jCe-gf-hu~(0}_4)kR
z)wlYjZp*%|7aAI>si)_6xQ+MngM-b@$^lXC$F5wvR%U4$78P~tqB6^`DI1fIzgjjs
z@6z7y_q08$9yGEyDa+f)^@AFkzy7`t`K(g=<59Q%uK3!op|J%AS*2_$He_XIZ_U4N
zSNrGV@lREICoMTHUmx@Tv;F_YlO|1iaPalDwU>W<d@L#{x$@DYByG>1KYz|LO7$`j
z{Zh3T)WDQpVw1A=?ZvB485tNF)`4at8|scm{hnr+Hg8G%`q<rOg>P?dy%czP$Ch8G
z<Nqb8ZjDylwQ{BBdAr{^yZ>HWAHV+V>+9vW<}P`@cI*8&eYbwEa!^?C<41+3Zh7bW
zh>cE@nu4{zPQ55Usp)e3&KN!4Stg#3kM#y;X0GJo;(GG6YHQ|YwX^eVqXPp2L5<JA
zz=_9tBp1)MF89jflr}Ol@>|`uEqKLNznvvtR!sW%__(}rM&ZsFDbuWw4<EZkwYQYM
z4ogi-n-`*+ySygruhh1+swyf=?%w^kHZeT@*Q|LxJv}{TjP3W|U*Ep}Z?5O1{<<&9
zbF1I&tonS`yn6K>x%9PX&5y<Cz0~LB<(>Hd*Y*9o?toghx3=fUw?F6R;#y*6Z=9W-
zeY<UMZm9RJ`%%Boyu1dg5awushHEaokI0TUJ*G3gWbcyCs!KgzWiiz#Yla5xSrQ;C
z+EKF5?Gl?O|F?GQ`QdA$mTCqsd$Df!yGzCAZI@q<tM-+Yl-%`nS~RHtwl@0rHSY=Y
z=B=y!{Y}%@IJmX7H7hIY(w5B2U+z`EKl%Rq>J=+InAvzPoSSP6YDvtPAt9NZvi7ZU
zcBG81scC3CpKOq;YwM&*ld5*lu{-_z^H%O!v)o%EfA;L$`E$qO>NyWQIOb@)te&)P
z(v&sAzjr>H8lslDIqFdFIup-ZYA^Gz-AdM92bz8SVgUA*zU)qe@28dJEqH%_dwcnP
z{r~FN+OJoCz4WiwT7P}@h7AUxVPUUY#p7PQ{bY6G%$X~%uCAUsXU>}3+uJ-RvGGbR
znK47+>a}aHE-ZBR^7rR|_x@`YDEUp9BC>Sp($bsjjz6BL^7h8Y#fOz1&YU?DG%D6^
zsus0eI?MK3$kx7lE7q(D$;w*QV`x?KVgeU8cXM{9M^Ht@j!Ty=g+xWII(F<>S?-p;
z9u8jKspp?_>s`5bDr)tsS6PzDyJDCZtv`MG^kvcTn1$Bwb~t-a*Sq@pyuE&M4`?9j
z=+UE@KR-R)8~aEyaqU;HUl%8WMhy>aw3}VOlYxQZ!IZT(rPlwis5z9mwQz;rmb;I)
zW?#>Gdu!{dGiN}({%v`8Z#_*qReNxTVe*#D%WA!{)?sz~L8C6Qey>w{0?W#_Nl8hi
ztj!hI*a8}W*|cfXgObSH)RdGJixw@q+tD1Bw>{dqjmL8B=S*G)J~<nW>8F>jS)=pz
z=H}(j^(RlB^z!z;{O;~<>(~$0R#s7&nVDI6dDo8hN?X6p{_){q>^`>I*xcM)gEiG}
zHXeWSwMtY@PA_}yG~MWHiHzUx@0qvMeqZsc;CZGMKZ`+AP%nJ{xbZPCTsSYY>T|~9
zb35cRcdssG{xxgG3XNU~L#Nx@axcHQxcKS!-_7D*g@uGvw)ULr=<5rMh?wE!?fvzn
z`uvPTEu06p`u0tmGiQxu@v{}%wrxASZNdbBrOTIVTUqToyluve84q?T9B$_iPfJUi
zUhARDUHQ9aU)lNA*4CGQKA-2GcX)<jvPs5;1rInThpkoib?cXtjnUaV_4eDan3y>+
zdedX{rk}I_|A()(y}h0NyrQbAt8v<yfRK<WHgf%Xdp;bxEO)X<ZB686H)*q+3$5aD
zE0!!#0j0dh{r1-mHnUs5`F*mH!&6XJ8Z?0VVJ3K}y`fIi%q&b;&F4a&tTm`Y&AVgK
z+S;mVV`C!`F=hJn?7O>4ySlqCKRG%1X;JCc5TEW18#a`6&)F_2Cs%jJR4pkfNkmw<
z_)Kk-d$o+NrRC3-+g;t(Wem@Xc3N#I-*Vx?g)+ypA8)<!o;7=R=^EApAge7P^KHM@
zUbqm@D{1WJ>+7qfs~hU+=~<wqv;FqkBS&07Wln9`$70YRtHX8h+}DNot!-^u#>T-j
zXU^Ok3%ZJoVZm&fY94!#8W28^E}#rrD6-%M$NY2h<pGP^uV^T4i?o{`nCd&@T5k8{
zSxqcI|13M5d^c}<-oBq{s%mOkUte84b>_^KGc%1r<%Ip;m;O<EtG-Iw2ro!aU1pkb
z>qfJb)rPphhjpeEcW*@tE!@-O^7fAS)!U%bpCO|eH2V7`{@4yPugFP4ecNAiX+9O!
zyjahqoDm!3+5F|7@U^Pli_gq^!pZsKnf{xrTW=oi;`m&CqwcTj?~p13pYwa?E#1G~
z>-Cmi%i?DlH#Q{R+L}Fm--lNH6B3K(|9PSga+>M&7-t41_Y)qOSN_l5AN;)ER^zg#
z+z;Qk7mwe5{N;%E;jP*KU$QG6o8hghYw_trV)oljm-Dvd{x(XxqC4xwWVeX@eY;Qe
zs)v<&P7Zn0Ic>f5Ym3Nt4Sd&khwR9jmuqpYZs*RO>7HI+fA>$k_f2T~?YC3Ec>4MI
zo!$8D_Sebtm+boUkC8F^_tX1t^^$A;IV`C7@%Q`m@}0r!3UehFa@I{}JAJB{?euRS
zW4)g-K^N09&+e(*_PG8Z1A~Rf{y(l<3=CiLt$R5?d)=R0vfSIt{@%YZqs@Ms`lC+%
zn{N1X_mb>?mv1c!UcDv#sN2skm-BNkST?`v+Zi9VDExbE?rgO=v1^alSv$F3<KXx5
z^19R~YyD;R{XcHkW6S5Z@yV`|wJysz-Y0wN+_|udiXBqY($yb)8iYY3tF0|9AQ{<h
zvBhUifBksezcu~*Jigm%eJif@zrV3&MMrYHy3O}F&Q-tmmHzrzto-HOtSQ0kE=w4P
zURpirP@hd{qoLaEsNJ8YNZUTzHNCewdS0D%@{WBXWj8fr47N?`dGqpG;VLFQO{c6m
zpEv#7d?)I|x2<LQug#KsBDZ8*l%2FsJG0}8k<;4#PtTt{`*->Mcm0Sx6(4tPlP=SZ
zEb2Xdt5q*q&Es#yy{zn~W^UEfbWU!+rYBYP|8ITv?#j#ZXG+ti$W6VNFkR*A&K0Zk
zH&1f&W;ffPBGxxEzy9j&uM7+qf`7ezAH=}0pgt<uXGwUK_oXCR^*<XXZCqaAsp@95
zdFf}piDh?_&)f*kT&%t`CXE07&X+qLx<^m<*T1?p{!K-pg^G%cUij(tQ?1M2T~VK3
zBXsB4_ur;@cXnLX-_ib~#?I8-y!=PT>8RChZET<cz?Cak9^Q5>naN$<IrrC!l`8{%
zeSMez-jcU|we`pKuEoWhYxeb-KVoNUEc?3McK@}%(b@0b{MdGUTdnP%f5Q76f24e~
zy*z31<gdN?HO|}b*X=%ZC~8xyV>8>!eZSvb{_^s&b*(SkQu8?hKQ3xr5x&s8J?H9;
z#N&H*?)N@6L%?%?xc85V^-m5fzid^$?RRs^(qo&`r<bYvU;LW*ae3kPJ#W8ypM5xK
z-E{w-;`=kyyn;ZpfEO3J?w|Z+N?(h7?VRXKOY^o@r{?9o3tj6krWd*CgzDcw_e1<1
zla@)m{Cd}W+MfkqJALa7zDq3@Pc_+L&dtr~9q3W9tLNor$7t(gqGcs}UlwJ)d}cqx
zy?V1A14ES%sGM=wFQoU^=aP@7*Ph3GuJMJfoU%qPY9=9PU0qjIesrxaco{Tvg8}ca
z%kxug<U(z}&3JXMO8bV}CEM>B&rWGy-H|t!ujc=6uU)_MT;t1TI<fOlvyuDR)fMu$
z{{Qk-@qfM2Jrgf4DOXkfeonIdUDwN{Qs#f2=wGP&Iq7fJ=fftV(_Gl*|Nedd|GJBd
z-MuGWTNk@}YxZ@v?Qiey4xc)8>hkyk{>XhbJEf$o&MlcdckbF1D>OnwLNX4w@qYSQ
zV|47q>#tf`T3*6xJ^@Kdi%y+7HD&sAaT`4wn;7Rdo{Jk2536|I-kyIQR40gusb#NS
zvlTRK5EK;U#-4L;Ph@LrD;Gci^z+YyGcr~z^O?D5#*7)s*Zy9M&ev2?aVdUwCbPW#
zx4V4pl2fO=&dxIR-nen&tsRAnA$>Lxaq;CZFE7^?;K;bSDb?uMi$&dfK_MZhOMFdD
zO+mwRdb{5kMP_eJI?82gW~Qa0;xcpQOexc>D~0jr4;^xPdw+ktar!x%f8F=FK_i@j
zfeS%1c-`Xq*VO0NECO}$MMYn3JT4bpS$TYB*}vp_>xB92qbi-&>?{52clY0iC49=u
z{0`W7I;)y`&#Hg2bFKTl*~_ODJel(2+l%v_!q)o}a(cYO`S!+&^Y05}PChs7{;!b2
ziv4yPb+PN;SGiriXH=VeMrrQ+!qg8Fb}h?#yZY{`{cmbc)dlSieZDO1we(~8eDS^<
z>lw@EuityvE6Ay0R-Vk(3qH~Xt&405SLLs})~=fWVtcgM?X3LY*X_>8t~{QmYrOCs
zM{W7f=WiZ9^Q()KRAs$WrTV+l_?eRKuHZ}4+4<$xL~c%-+1AFk_tPougA=u`$5pTG
z?CQGo`~Cj>X!oB!^K2p~tNWXM{P=Oz+O=2Pc%|Q*nyTBJ1DdUsxO_7veNx%`d%1V>
zwzKie<-B_J>dULu>u)(IEVytX0Mt@d)6wzCzP@hjZ1enUyykZjqV~HpH#WR_{d#Np
z`?%eepPyZGFpatNA2gh?IIpv7RzgqYja&W|Y0Dlh^EFPClr++tUSn!%wWoObD*GP?
zsvbR_`se3)X-}=Xe?R$@i-gk7n+ZC%t=PBVfZVSai_6ac%*qP+cPsl^nb40?wX#bp
zuKn`)Hl3Z5?(4sAWVZTp(S6&(4FQv$bae#$`t#Fm(y4!6)L*a8{28TsW>%_F8{gH3
zxwmuvetYZn^N{#1o^x4tzfM$ndx_X*Pvi9VpKfgxwQZ$m@6n^H>fYPl4hc-`*~<Su
zX48|!%hvqnKe<+Q(iDq7eoOm)2DX<;ufD#zpmJNUY{gciWq*!&1XUhPir)G6`J^Qi
zJ}^p^ovcds>3HS!f8}5KIPn_ZyYnn~_vg$uTo+(!{^t5RbM=U=(qB@hnEcUG?fo(D
zqYK|871o-st8{;^?)sd!k@5e-$NQE!+igG9a<qrXZre5WeBZ`X+jTa5O?|InlGV|c
zvOmAa+Ue<R@mr_n`g=|aI&PaJ)L!T8TWY=a`Q1pf%o}sP<h~|+`1AK{`<0OG!R_Dn
zC9MAbZ++D3KEM4T%xZR-PK(dyz0|+3<kjB)t0!$OkCOi2<#zw}mrXyP->Cei%gFG+
z06ge^U&A1+VM%n9yn5~X>SM*%BC~GojV{_PT6)p7Yu5`U<&$A{pL-^rU;g5>e)xk6
z3;me|rhA|Keoy;+Wctcy=j*4bEWJ}c|Bj|+)~&7HY9=9pH*a>GIybGxF4Xq_o@3sg
z-=&LBD_{G!Ox$mG@b$F$x7NhuO}`qtx$El@@59aK!Bfxq&ri>_`F^K(`IYlCO)5X7
z@JbjgIQ;qS*|VokpT0c9FnP+%nVQKxvu4lUnty*^nX>AkLx)O0s{sT!R&3f7lznZ@
z#N&@IE^urXk(OTl=1q>Po7<_V)lE%Ixi>etZcaZx4K&veYCM5Tq^)7u*VbH|rW<XN
zduz+%Yi~bRY$<;q$17_UGASf9^lIX&jh({ks}?M9`1<uLs9V1~cjd~Jpg90F|9N*7
z<|g;pecyRL^Jtf-lu5<}Hh#NrzSr3K<*wY?ntk=gjTJwB{CIrr-t2F0ZZ0;zSK(}a
zr=YowS9;m4TT!~PyF%Le%lBl=oOo%|gP$uctT+2TZj-(AOSVwG`o&%Mf3+v0c1KU@
zF|42P<-Pm1xj_s@f78{J>Za(u&zWtgXIt{Gd)8b_{~+&-z?%_^iiOl(FWcC?b$!|H
zdw0K2y0myxiQl1=(CX8nkJny!@Z{pGDQ51|Q)<uN`Sq;gHMhyibt}Cd2kA{YF1qaQ
zRq2u&;o6>E{N7iC=l{O2#65N8t>|UCQ{^*U9#!tD`ca>8t3mrrY`*{I_C2DLmQ*kQ
zbIQkO?&2>ibUY{hzEOUipR=>%zQW7jlSE`?*DiE!FOvu~&A6a&^ytx-kNfSXsr1U*
z$A!mLF8%nkMoUNM$^yq`lk#^l$|u*w><nUN<C$RSmbX26;lhQRuCeXkucfVh_S97E
zx1gcd4<8CZ70}Tx(OK5z>m*IHrtryFEXcjRZL3Im%B`)pZbe0AiwX-b<`h<&@$&NW
z*RA4l8@6uUI!Wa1$BK7mm%d!9TI|*n@ak%~w4`!<?A$$1pK|&7hW`2Ta@FlEp6f0I
zv@R{T?J!i)^GkgBGV9L%`yQJNA0N~F*TgN7krj0G{=c$A58W@RPM>kZbFxbI)qn_%
z@QNKuZ9IW4Vbe70|CUB?PwnnGExP7tOHEbh!mVuig&PfzMTA%EP&p|prx#waW6gQ>
z`xDns=Hv|YNLsYWy+7>p!RAk5;@T#<zJbr@EZ%S>Wb^x%%h&c8=4HR1?0xjvi5xM#
z@Evy+a(*%oU;QwlZo~U!yQXEn>(LH*cVSxUzDei)^;z!tynhX^iFV<S`WX{8OjEce
zDs=bVoMhwYnksuz&uW)vG%X5BTe+{MvY`6ai}oo-YS%r2YH#j;vQ{%7<x^|d={f6}
z<?k;R=5)BDxUr~RZN<Ktoi)6wT>djwte6tnHRq@K=Ew5NIl+JBLUW>%E}ySGw4^UO
zDU1Kl;VLCIjnpIGQ`g3;zJ9mq+I@}3eG{xr9PRRFzB)bawD8Q8FRq-|w8~xA>2ory
z@Skqjq(ez=Cq#u-zuLQha!+8)vr;dKqV8Gz?*o5Mli#|B@6z@wMowZ34DOK8OgD#F
zy0yD*<o{gcy6xNg`l<gDPP3kKtpB^Z^XH%EqGow>CN5d^e17;D@qG(soUf02_oL$H
z>eZsA+0$&&=c>N``szZrzSkr#`3eWq`k&o@u3nwAWX<+_L0|6d<dXjV@=SQ=rRl0)
zI~i0=53Wv3zdHZZ$IHj%uL$ec{<2V3b}oK??rLaw?9#o}-$A=rue9<0pTGAv-{e(R
z@)rMWFPD{_`nK=1*tEDM>%OQlxv_dT@kW0U5596^QpTdrgEJ(eg%)o-dSj8&H<zPL
z4GO+hvD3Egy?%49?&b6E`)AI*d-E8Rmc;qzl{G1Omf!DKm!7Xa|NGrfuBxgmQ*-mj
zU#mPlJs1A<E7%(+&tp-t^kPOwf4{n>X6LP2QI{@X_IzdHpxJUD#pvSCb)Tk8nKI#P
zVPT<&sOUxcn>TODSe0~~Ipbp@#p~WLr)q7z`~LO16B873?(CR&?3kO9a)0#%JC~9Y
zlg(*o7j4-xWz(k1o1XAKsQ<Ta=QF7`Ug={G54T6|EK=<j*MGKs|6kqc?Rih<mfz#N
zS$FD%Fn1lxcl*Wvb}%V8b%-PsJ$SfzZkTPeJ%dps$3!jv1?vKe4aJWy|2BuIGVE4T
z8gE38OVRtb?wbMM<QSwDrUriV-?-ap{bBK?`JcDHwO7^BnK%8MZHue?(JxoHD_&o?
z|KsVd%1^zmPnE9CIHS$}ZgRHweYS*?A9lM=vYb5Yno!-AqBUD~zv|@aemt|%+I3T<
zLO9Rwtrc0{WrY+DPVwtEwyRqBxh<YSMdtk185V_$7;fw+R0b9LmX?-ts^9HQI@H3M
z1ZuWEY?q(*pniT#-Os0o9u|DK;LP88W=q7zq*l;TeMisCG;Tfqc%rbn-;uXvpU+vp
zKe6uRm3y_{V<Q6s9DICurpK1e?C9@*ey8}n=;`VD(;1vPHVY)#G+fB&m}~B@z@ppE
z7x;Ppe~*`6l}fA@rJoV_WO4aStE#Ht?u14MudI9Z@w-;7{=Id+qT$4jkB=Ew{5xNt
z;vFZ)V3<B%S4rJZ<=LCfuBQ(+|6RrYc-7jaUtTW%YuvcZUp?zr$wLjzg+>Mc9`MhY
zvj0O<NmwZB@3}>9w>o8SRWgxUQg3xtM^od?t$mvd?Ok6#`+8Bl^PWk=i7iJ>rtWq3
z`PQGQpK&=f<=0iF0~a?4Cx5X}GF~U9YnrY4gIQ_g;dfkTG=3^y{r!$pCRkwdU*RR+
zf4qt{72B&L%{9+GyCdxe>sP0Y-WFG$!*`>6?mkrCpfa~zHIs3rr9M||g%Jm@>F;;b
za=%79-zqeF$A2zqqsm<8UtjoLO0Mx|YDKygU-f$P^!??45Be`Zv+Vo5)ZZmFrqeKM
z4@V3~%5sJ|i!{0x{m~C(6mSg`aShyOtfEpT_iDr5KSqZV6rQz7UvO~~s(Uu`$E?{K
z_kL(%Y5CjC|KZxzg}uG1j~;brR{X0}(%&z`@cZ|Bc4l>6{e2w<Qk^>=vTeC|v87+W
zfBQzk+o$!}`=2&^bm~aocknWAqEYFRHC~<eJDZ+#8uD$C>b(AZ|1A01FM{*yeraw_
zKcDvH#l=4#+U<|zZ4V9!IdZI5+Opum0Z-ZYufrlEZ@zu^|I3$>HDTISd*{uyE}t}U
zqGL)*%7#3b_^7C;j?T`PWj)7^xvg5gTGDvg_bdNQO-=vKa}<=7?Y)_^Y|EA@H*Q4C
znl($pJTGQHvx3{=iD%CEeERh1m+9jr`c52Qs{X!=DUfQ|S^Rv`j2S0_{cVq4T<p$R
z@!=r5<@Y<qmcQR@wygPKQ2qTKZ{GZ>N$;ml*)icu)}nRm@@^U0vAaExpSYIQtSo9D
z<BDVUC;lftD4$y{^zUYFKBK8aXn(Ec?2jLVtL$EExx&qGBk*ga!4Jj<ljH7jFS+;9
zbMx)C)2|t9Eo^GpL)BG(tIw~A`H^I>;L?jVPbW8t?<_iEJ7?w>+j+NY*%|gnna3ZK
zm|Rhu==wja*W+d_*LA}!``x|0y;U7NJvkWy0|PU*-m1I0>E`Zo{bqK4P;j1^Zy(Q4
z^Xa7ersW}7Z(qHB{qxP{^G}{mkJoGCk!-q{@#VbE$N9}{2LwDASrekS`)y;lS#sR@
z?<`XxhxCnKidq70eJBvp+vUMAx9`{0)v2!^9{zia|9}X`x2iW~x0>Y{e51FYI?*ZI
zdM!ms$5OJ~*?Ir%H{HuO3i>B2AKPNm!_1a&=9Cb_wzIQuH_I!yNCX{Ge48b84Yn4*
zDOvW|3PT>7>gW$&le8=RuF2P0?YMVw1NUCb$uktUbN4EGW$|v@60-i-oPsb9Yc_AQ
zXFpz6-0hw6eupF9oZX==%l<Z;nrr^}^R}d}xjk;ud=7sf9=9rW3abCI^08fd@3od|
z0=_P{`2Vc^5o3|_cE01JO}W=kI)47n5q!slA!^n2fZ`7e?QZ9+`!nO(t*<j4rzd(w
zs?1s)<`wRp@mH_;sD1b4n^SIA7Cw1CpZo5co15w{H;cFiiad>WVs!v9Tz{U+@SiET
z=}d;o&zb3en$?1Wz8?{`;FtYmU$S$<-fvPH&F}j>c{)A0`l+ar`0wB&CVPG)d00oS
zo;oF+>G3Q(`K|r7ZQ2G0xE?e_JZM}0a7*9pt558{xz%3CIFR)%VRQMFfNxcM*F<gY
z3SAwx@M6Xc^L)9<YQB%2&CY+eY<AwOtqwn49(Y+&#@*nddGYmEpP5Fjd-m9D%e~!p
z{`uhylS$L29h;!&+|+u1Z=AlUsOXNnd8<~h&dkhwIW6o|+UCT~H!ozE?2YUG^QY$3
z>(?_4lidn#Ui4eP@Y|NCxx7*)9eb<4U%GJNz=1~Qmuu4;^VxW%j=Z|MdgbcX&g<>V
zeBWHUbZJ6KdSqne!Pg&hHxxbfvitYrao*|hH4z7|t&N^&R1$DC%Wh}k0T1sJ|D@Uv
z8;VHW>W}qaI_02Xh2~O!j=&~+hEMe+oDC1w=U#b!_x8MJ_pZCLU-~=6{C9l5dEam8
z&qnL`*8Tt8Cmk7kXJTcx&mWz-iJxVh7Z-OJswI}2Zdmwdf9<@0mV@zZE0?Xcc%pQD
z+f)w+7s>u?CU=gThtq#=+``^^JN|rQl?;a>2S5M&X-=!nSBI^gwAigz$cf`knKkGN
z$Y*w2xBd%>m+EEfK6+_hly(K*EkDNW@`SX9ott`OI2*oHW!e@!+41eFL@(2U+agxd
z$6x#3X8rN|S17B)ElFcz*OCQ&6L#;D3$Ls^k?qE{tM(G-Lhfa|m;|DdPgKp{-r9CZ
zyhFOkn$3G#!Hu%ZQM==237_N2)Y5vK<&dCX-M{TuuEp#k&Ta`umshPfy5gM|e`jB@
z^nCB}(obL4PC90*H|dxy-;dYjAvyaUt7JqEex0|i=*`sm0#oZ)8NPM>_j<B%zrStn
zQ-+MM7w=v>%KMjf*^QGGGNQ3f774a33Ew#9_koJ|InzQITtFrKl=nQG`_?t9ZCcv;
zr&D<8u@t3;3)@}ZoHbwE+bg=%dm2MR^-I;H{C$$2=UBSLm&@LIkzq4+s!9DPPY>&R
zZESshb2^UYsJ*=C-nsj&*_Ob-DY4J>Err<3{BrZ&9)0_N!}fW1{2k`=ztO#WTfoVn
z_E*WV9?8QEjLa8amOOd>eEyY<`#2>fC2g-UFm`lwJUC-~-o?waxY*d#)Ktc<Mxxj4
z@B~F?hWf<EpFS0BiP8-W4D69KUKVYTc*CH6<LynGjJD<7J+-Iuvs063YHBK|z2!Ms
zt@X^c%$yt^zEj^#eyiBo$<6h1FD*4)?A~wpuK4=vuPN#2#SacJp0jw|lbm<|&K)1`
z)1Axxt*`Eh(-&6rNw~Eo^U9Sg8**+M@vt$A$Cd~_KGvK3^V8FV2Qy#%EUmMVn(h2;
zI$QHXfg9I8Ut@4#WPY)N`O;0{1KbXK1eBt@ZdP8|xmV-7VnVq;Z}wqH#-2Bsv6C;`
zPq-adym-~pj>EjSB}L6;o3C}m3IDp~-7n!+b)=x?(&=}v&j0*<ZgxuZ;^Up_j%DGt
zVa_HSk4>5I)bQcI<8Qy(`?UzjimtkSUq80F@ooR@>)W?(O*EQmAi=|M@O#elDEYsJ
z)!*JEY%E!Q_0*M>!IAsxYUlsnvV6|uAh!GdP9;8>A4;wE=@|)?-|ghzQvIfEkFIWu
zs_MjohpmhLJe~eK_W$AM1s)C=Yp+dsddqLK|DLsLFIX1b__=F4yL;;XO)0FVdG~bQ
zT9+l9Iic{diQDDS_x<`_^DEt|q@@40H{@L|z9qFSctcv%eD*AhPyCYRKf)GXbq_54
zGCfG%Zoz4>rV~BdtPT-RG%l&_SG>inIZ-m4JNjex!3QlDUT|*aIhJW(5%c`o)V+_C
zTP`GcMm2odb}>l$*R72zx(Zr<i<W#*Xz6R2STFGH)AyyTe`e_G{yML$b7_9l<-0{D
zPi7tA-#xkIB0op}=2?sM_o>^S^V>XC#mHVN{`;zcu0<MMpWZHGQUEa))uel@$dsRT
zamLvf#>R#3?)%^V_LgBw-mR9*Pbr6(ny)hC-roNB#&-V4D*{z)KXEW@3y)t~%ix*3
zb&<dC(V5f5bC&0x7CWTw$CG)S=l0Sm(`%TQ-&EdwQ$~hm<qFepTVEPpy>Y1N<$4CU
z9*Ki@b{3yJapJ(!qQIb_L#L){|NQg${L5MF|8IM7G+xa*nzi-Pty^Bn2?~6Fn3vm%
z3cc^VnsxMP(Zi1wP0Z_BTU$XX`Q&8va_@Rmy9xFC^_AUv4m>UTYPoxfeq>~%h=@o)
zWMt);-1gEc-+JkpK5El+BAd>pB_C*Dba8Q+Fn6wRcDA;(d0xu*cNcCrrrtfdH+<Kd
z_uc*d@ybj0{9~D2En6Y8f#E)LTyw(R35AWhbt+3^u3tX4IA1uNQUCjvyzHmP&q!^U
z(b@S~a=yj%?R<Zyg7Ee8`fB&ClunSa)2nD)UVgvv?p21lP5iYt!@g>E>)5Bp9lQEy
zt#kd<wQ|;KwJe{F|9lnO7Fu^}ep;1^>Ot}Kx(3OIQj8KeMr7pW@%`KVxoY;=wv#DJ
zmX<S>-TPRY7o0tN_V2$tQkF$3$;bPSJ}lT!_BLu~!a*j(>}xuOPfiHly!~6##%9jV
z&FS0?%I<v^u08Xg{A}_jE)OP?b6s3Dxw#pK4tLHn^Sx5{p>c|xywhUEqE9KazQ29_
zeQTy=g~0D^xkgWKWw$CSHs1L8+4XIg=-;Yyx45`E=9zNGy09!e*qrG<U(_(MsXomk
zTKe26uO-Ku&p&laHc05`|IVJ%azNm{zR|nPtXJ1R9-1`igNga$+`MD2KR)2OA}l1u
z8?{-|KUvx1C0iulk?+5iSaw8xT50(~ooAY(iP&DRI~#U8U7P)Qd9ne&ix)rJX9u2V
zeO3O?j%>czy8J@acFF$DQn3+Cp2`2!yv*bE_U1|N`XDmt*dO1JcY6#?Ruu4j+q69;
z`J>UMXLXuA6BkPwRPNM>sh&2)&ivK}i=g5-0fiNJDkpDQ7Neo#`Fz5x&yzI%)Pz0v
zOmd8>RVh6DUhLS3i$C_{-r$O7a#(CU+2&uS;M79ZTwZI9yI*QwW@+-=jSSdYQOMt`
z)wM|D)b=@C4H}^Q@@cN(gYE-50=;^6^Bk+ccWslkE_ipl-As?~bQ3GXmNikLo94eg
zD(+eJM9?Iy_(P#}tru5wadGDDZM?_-{e2-Myz$KZ`)lV$ajace!xef}T2sS(;?zr3
zZ+fdYWaj6bczoqb$gNwqBDUp7-ez`O@Sim_G}Oe*Y|_k`l6$=GyetWdj`ntQbK8GQ
zLt9(f($aE<+Nvc>ST^63;i;3cC}=o!%4?bL>^92}zpUa43k%h^#9OZoJN@8bGpL79
zxctJeZIZ@mJiflZcgpYA_Q+UHn*aaLb5O&{{9eW4<8RI1bv`_HwDxZ1-R-{B$$fhR
z?L9SRojODhs2=F&U~%}c{KzGSsXww?zi8wcyswJ&Si7+L>hr0t>o+KTj&eJG{=veT
z^EYj-GEF_}zCmKw^7D)ZzvtMp*|!~?b5hm0PH|1+7HfNnqV^LV5}NVn_V$PK-O*pZ
zG)^N(=cdi}g!MP#cTb#H80=}18gM=ATy|wW*S6B*E%jaBw!|>(pYx+>MV9Up`Q3SM
z3l;9JF5T0=zoI55G*tBK*RMy894WY4dcE_}qohlhE?vklF)=Y=VXm$I_GY4{re@Nw
zFE5p>tY$5A{yX#JF1CYJ!h(VaE1%C5U-Nro_I15WmoH1&)mVtfRV=J{xAVCZ*TVC&
z&HaDW*gbmu*ieGU#LR4yl8L}ZwgRTfORszXon>nD?oM%Q>Jg4ZK|w9Mw~09?DOs(a
zI&IIM39l!7n>@e8X8GHr$8PV;HOsR9<)Ic+GI7JaLbh|4g5LaHA^K#^nj`zF&950I
zd+d0jbg}G<#;gwoJ(-ydCTrqk=lEVK`k-*_;^I#G_cn=ghD^07Ds4L~mK=Akf895u
zjZbu9`n=B7%h>X>wU3GXf1^<D%siKCdwpYyb<>0-uVp(jdt!8&uP<DiX#I1(@0)K`
zEARck9oKC5_UL(Ou6fIoe)l)uPMyEkSz_^V!KwRNZZ-1<Z~Uunl>4bD(bKA3k^6MZ
z^0hL1Erk_JLf*Z~{1kS-=AN0Cd8`uqyuH3N9xa<(aqRG-qU&poQvVn`rTZ+~nWg&G
zeg4t7j}v9KB+NHB>Z_dhLVxAS-^Is&9zUP(!?kST#h=WzmtHTZdA;@0)kpJNXPSI7
z1Z6OWhZi49*5o;Uh?4zf5WFk8+o9l5pa-a5ZP~k$p##(m)3`6Wc!|zU{UfUngvRZj
zJMFyvag$W8hmE_x@7=ofiv4dL)9-iH7bZ`*@a@&=BmaM0UvTlkjqUvI%XjDRHIvqT
zeJyd8&CCyTWEgBrO|RI06*2vOpWi|5hTMctC-dL=^uOJEK6uC5uE(d@`5%1dy!T(p
zB=*XwsS9WB-4dnCEw1<E!NKO`wTvYTjxRVn$Fi7%pI=>Hzu&o?Pf$*-&u{tSty`xu
zGP6yXI`!)MZJ$4XzPY#BJZ-b&_S?MzN-5hs3JVSG=C6-FHD}J8IeD#D{Eyt*TfK74
znj_CYZ%jQccFyMW8M*DJPn=M&x3`aAcl0{>>+9>xyu4>8CMxfU(PQJ6yYss6)$7+c
z_t)F&P3N9|`lxt(jblyCpG@=QBPm7?i*`zw<w(S>pZ@Gw+P8OiPhVK*d@*aQh=>Tw
z`xERMYx&Zv<3xnpWb0+ynu?5f^Sjqgy~|!NwZ^;Qrc;OKfw~9B4(wW9wMW$^;q3X8
z&o_1-eRad|%-db(9v6RHUHW-v&5hVIp8I<?au!QSnonIdP3ha!JcaFf!VG5VyrQ~4
z_byw#Nn(+Nka43``~H6pTMQ?LoK9dov1?mVUW}<{oc*i*M`xD2FAV$j^u`?1ny4Q_
z=il#kzh-Tf=9A*ytEi+it?R&pw+B{SY<XS9C&1;Ix#Q+<E&=vC@4r@6KAjr=<j>E~
zM;jQKC5+Q}bai##+}_@Qb#*v<vrzQ597P+OIdkU79P5>Czx*=g^fcX?e?OluJjlF#
zc3WFpUgpNMb8|Fh_}Jb1WD>8hi)8?9Y&mx97+3Sb11+4wKR%t-&&<ehSbjOtM5=K2
z-6>P2PMkkqzx>UOi#xvs%)b4$?vA+FHb>@s<{RJN9K3x?OIh7lsO^YLNn~V2j#<uZ
zvxggR3r6XlvrEgZl#(tC3wyNnw(1XNk!`)wobna|rzO)nt}S+7x?TR|n=Jc(5xcUp
zH}*&>AKJY6;OnD-K~9gKo!zuGxOdSmf4hlsvw1&v2p*a;xA*+ZC0}0z=17})l-Jf~
z+@CeOFf8m+>CVktLaf+%1b)59I3y(eaod&)d+P0Z<7)(Yws2_5U;BCE^~EA)ftNXU
zF3Bfn-~Dyh?!)^$-Gv*U_|EyZC-1h!>~BA>o4%X$HvVU?YJQUTkMNASvz+<8vroA?
zE$$X*$kD2v{wFm3)C@;+&g3f*Ef*5?fAfFaRK8^U{FQg!gwB7Eacb#ai=CI}x!=5&
zo$7K+)hXRaQR!{ck}sDcKB<LP*J(OF%F|s|^PBh5tfGwuE<Hk0wJjyL_*>@ezaHAY
z`{#x&qWX)Abp_KO$K8zhl-4hp_cGVDiCLfj+v?BYic?p4m)Ngh$ap|}nM((U`WmLD
z#TRa!@K`eC$1ahosU`b^cj@0+p|Rw8_xj+*8(IbX`7i%ddwOm1n_r%Wv(FaY+LC#&
zX@6AjlatovhB}w)dTgEdevH)mUtw&WGV^NI)A0SjL=6oMpFDdeBr4i^HA_`Tr^k1;
z+1IM_zu^a;e{SW8h%Y{C>NEFNy6y{s+}zx|T=C8JzP`V6INA?8Mn_9KbxgP^{b0T3
z!=jy_e(-0BwQJYDD6v`-mhExz!@8r_Z%g(bv+M5OzICghnAo*kX-(DK+}wkI=lZF~
zt*`glvv)`FZ?n1Cy$lDh#JoLi{oQx@W!ChAUyi)~+9u-8Uazob`7Tx4onNm-H=keZ
zw)o}es(C$|&slZ5c8e{%n#K5`!sbQEu7vveHJ?1cm3rz=nR@Be<^A_MFJAb6#vpF~
zgKzui9bD%u%Q)fGDX;vrv}fM)Yd)RqTy}uTfny`*|D5(_2e|^q3p^>Fn!jag=l%*8
zeD`%yzNh-jlwS|td;AZIuRS}f#_n8X@ya`UN?r!Z{+n6$y!_q*`;`y3MCE>{E#j(Z
zSp9zQ_j}hFx&Hlm?%r^F|GQ?X%a@$8DoY-Jy>#jPOzHa~ym#goUXR_+d}Dje8F8t5
zhvo~t+mh%vqu27|9J_k!EAqd(zgVpPee20=)k3d>TNjI+e!6^@HaO}_17Jg^#oM?O
zx!Ui0{V@Eu=y0voJqL~k;U{J%&bD^TP5v~cU#XP0fx*Rn$Ishucc1im7q7ME{PyFU
zzwAu>v1`ht{|EW&4y*`VT=Dno^~g;roQa8vcPgLHZE0=&_@J4;=(O(knx)S#-8{+W
zFy-=Lb5RD%z{ze`i|_Xr8%p)XCLet)YV+ljfZfeG5}W>L^EB|VZDX3de0q%X(l;CT
zxraZu(>rwPbft9?$NkH*U)r9!magts`QfnkgJk(XNnevB*Eq>?H2q=P(JQ<{u#hX~
zQ`O%6yWa2n?G!X!_V4BS>#lKqwAMUw;9i+cWa0BU$~`k@?p^oYQfA8jACFen&ATo8
z?cn=O?{{gZG}L`BGIUw~^t*=`llnC0587fg>m&nbUjP1c_QIOmUoYK_`r})=GF(VT
z>IX}NRno>grK^4~1~ok6#YGuFLlYuTt+RIvR59}~3;n)zjyuVANvPAB{$zd$FO94g
z|M^okJ=A{v#`BdX15<)Y#m<L|n8ePmaasSmvS9l{&-32$X&>(05~=$2a!1NZp(RuH
ze7luBr}&&@kDTqScKJGqhWmftmD~LP^Lfg&X?0JZvuH7V+W)A8zkwk|WqZ+YQFjUJ
zCErUT*t^&KDZQz{ClaxH?eA4g3JgviFAvQB$nH3ALXchYo?M@ruottp8N?qDc<5Ze
z=Iz(8S&Q0&vw98|uF2i+7j)rK$>i@xMfcY4iz_;*dTXMxJD+Mm$e-D-WA|Ie=v}`E
z+At?tn>(fc|KDcQsN639j$}Lg|J^1*yKLj~UoNPA_j0$u`JjcC2D4oF=hVr|EZ3Yb
zp6+ZDx;fqZ{KoBJBCdf`^36k;q2oAfID>XI?rr@4%jDbZ_vbVp7G(bX{mF69r$DRV
z^DB}=%7iZp=Ix1d46T*e&F{V`GhfFq{C#qV-t_J-UrHE?ii<%*ChI;|?Nw1xsmWy&
zaQ(SVBy`4(rx%SSY!=Ksx%l--uT0fbua4bYw0Om(BiHU^e3R?^;r2^uX$-%Q{Y<lM
zcNOm5InaKfJ>GY{pM3tFk8R>7c>jD~Yx-ecH6Qcx8n%a-@8e!d^VPCVhLnr%f}j~i
zr1h5?v-}$WXU$(v9>2GvyZm0Idd2a&!a~ENM`c&qURxLIotXGA{Hm|3<x{@t5f(8;
zQB!3Dz=i~hEEU&c05_z%7R?b^f8D#dxVZoIwe|7;dB3}X(-5e+75K;Rc+Cn>_Jk@0
zrLwL?8tSglL0g1M5!avd7ej{&psK+7{+tgqg$(cpPFe85KtC|dJZ}AgYio`_4f}pt
z!^?lsnmivj{ailYUR}1DeZhB?!S;%{2JV7+bIRo&fh3U$JZmNgS?z!K*mZ_&jK%Ib
zmcm&lyfPg*{uga`pAao@&|P}+j~s8Ny#61%b}!OczV*!(vATjV$;s~5g@qq->E&l#
z+-z#zwLN_KCVTrw+LqG<oEU<c`OUpFpN3!B0QFr>`wDRDvM6TRoo$wvwU4AS8S-%0
zU;S%&cFV)hvKL;~tk17V$qKwa)%)n|X$DVJ7n~FnDAuy7sG3+d!Me0!`h7+H^>255
zn`7?U6J5k9b&Pr9@&(Oxb|$%@OLoobm@L=x_tsJ8)yL1trE`Cm`?cJrz@}Z;$%f~T
z(gy>74#Qxt$l^VB->uI~ezoKEEN7P)ckf<%SvtwESz6L~$3*XQdZ{n%+k+z#f9=|}
zNMrdFzva%$FF!1>*tPz$*T45oOnS59rFaC&#1hMl&6l_Bv^1^RV%WJ~_w=!cm*y43
zw+K`{*nhyX(N&&XQOr|w_x?ct14rCl=Pd8Df315)z)ER?jPWkbEfrf5P1=tJt-Scy
z>e{z>W%fzVK^t<uChgq&`jqwiJ(sggq}E@{FuB}#BlyDpe+A60cJtrgUFto3-J4xS
zzc-(MmHg_Jp0LxIsS|pp+`s!`v%puo`T5Nkvf||`p3m)FzRMb%Bx-(hlqyeLq|tRL
zesbR38ug~73Ovhq=`S}{EbyBDzC8Y4?y19XPs<7ApPT%_XhH?o?y_B3lYZpw@s9hI
z^}A{3>7z*tA7*l1T)rup;jg5`o8IfKYi^$E{w+WG`q%Vo#UnxwrXFzS|2I3-j``XA
zH+S!+ZI1MtZN|HNbF$OPo{d}Ye1FWGVe&V7*Gkv(XZibIim`b5`W{U%2nYyZIKXRu
z$HB>o$!vD-_j}d-mo8nJ{IY6(jh#HG5<h-DrkFQ)x!>Dl{--4+uh(v8oA2K1=3MdP
zx^Vn_%VM?1$NQhRipMS3xG`C$^v{ovHUEF#e}2~de#-TAv5LPr7|UaeCloIW`TE<!
zn&0i?>HYnO-oEru43CU_dG^einwOLP?RNf)_|2^-$M}xnmT-1v!+sCV_b<xTs|?>=
zf7I5o&}OA^p^%`I-%t68PD)E3%sj@HceAY7-e60~%S$&8810L_zg4?I`~BYUancSC
znfZApJMCfSvEF*u>g^Se2%`_{cH3EBl?7+mr?(;bcS_yNlHbp6n{>FV^KtGK+`sXv
zb6ur&-unN)Q(W3uyEi^Jocb%x-2GG(;{^^0+Y6@-94WAgJ2|l{?2}iN#k}>Z&3=bx
z<Y;GZOtiRb*Oe{vM9lOt_ZCC7+g>xy+5b>!+@&V2dbKYhzMaoNIFoBG&&=p6KAR77
zH-srmn4j=+tFg#ipAtWD?w>BRT~brBl2UfD&iCJBeBUp#_y4=Z#`oXO*3bR4o&Ct{
zV3wk-4lP^X3yUpO|LOBzWkTEGGO6w;>vN|UDW?`4_g(!?jNkX@+8d{L$x9zdxH_@2
zOzD}6^1Cp7(dgGJtuKgd>NPy(aOp?Jt*p5rZ#T*Qe)LVDFh|5wc+tfdrY2(B0`_cU
z^PerAyrppo=S7eCOEOAJ3w|&8cu^vm=SH7dvUY}IL7>NcN&h=1JZy5~xWYp(hTQ3L
z@#@_1<$BS_=yZMY=ia>UAIg7FzBc2G<VWKTFBWGMT`fMct$WimWri1~i9LPu1#Omv
zS7j801SZ*cO!-%MIMFaY=~DZ$C6;$KFz;S%cR}^whZ`q(dSqH1CfwiBf9IC3M~cA@
z!DYPZ5pPt4d?jC)RB1(X-H6>Qw*E`Ymeqn$Zb$sot{O@7UMSj;XziY}dqvFg&A;bQ
zuz&aZ7ndTBgWUwKJ#2e8YGiisaW9=B|K<P9SL?DFR5Y(0+&?|<@B;gNhgeykrmg#b
zxMI(~z8x1Psd{gS(6RY^##kq6OGoDAWfP}QZ$Fx(sH@v+{eI8qlwJ4KMHznH|KQ8&
zAS5KT<JGFw9v&VEx3}f4iP+e*dfl!r$7Z&|7Z()cDju@ld3V86O#F=2^KaUHGT%4G
z{WF+b|JU63$BzAs0*Wqd1uXRpU#9=qe@O12yojvMQXQLj=U96FZr!0#Ws;v=V#{9E
zYh^4f^n7BPY}57U3%9MEk~?+&r8nQ|^LcttDxRDp`9giu)yqDGml?I9|HO82`=^G)
zy!gHTVBpzzv$h^QzH*x56BS*BLjul|SI^Vewp+AF)qY2u@)n-%lZgpWG8P>Y$|$>i
zBX)CN)3LpK=U%(KTI}?E-Pm1UcoH6ONIdKlwRYO0M@etWtQkIj{HUU$a^cb?r^Lj>
zg5zJllmrC_PYeo*iSendtSpFib7K?hR{e3~VZnt97aVH${@;B##c1NxsjQ&cV_#q2
zyVJzQ#1>tD?dj{w`e%N)uCDHloNW)jF|Ka>89wW5p;Ujm^}qLw42Ob(43;fvaBE(^
zapJZ`N;Q1!w>}i~NJ=tndGfS$w?^X1l`qzW-QnfkvFgu3>)IThwjUJ?QT=kRyMCK5
z^mtLylAgM-zmsu3f4VDcpI>9{!pn(LCL9gh{?ydyg>QJjtAoSFOge9N?}syI;`$%1
zT6O5|g@$WM2WL!cJC}9zdC@~1?Zctcb5ve^IN0-M_q$hSpWVU5!%}lC)@h40x{7=z
z=l?Yl?ETRkxBTJ9`8==9GA`YC^w3;ie%ft5)57Dfl1U+LOP8npsL8i2x2um>cC7W|
z1^)I9N6m%h6Z35n9&bzM|EA4iROrFtz5aw);lzcL1GS{*#QdKAchka~XKTGTxdxR)
zocMK1&HVfRdHUwE8wx-FWOnhJ-f*t8|LyeO+_NPoBs`h;x~=2PkqeGHrdq$=@qTN~
z%TGVpd+W>MX6<<P=79yP-TWsH%e$UfORr-1*nV<*-Oe{k6_fl9@;4Z-JO60S{vJVw
z_Iuio?{=H9owqi+d}gV3dfD!Cp}TX|?5y3c6LncIMdH_AlXE|xvn2NL?d6O9SJYuz
z{$^U$<Y_M)!<OAK_Th=PX;6MY{qwg)yvIwwHyhqMuqbu1%eAH@6P})PGe6Jw&*NBs
z*ON<Aja#q3d@T6*_Q7rGwkA<2=X_KCzW;WbxBi4{2CMjf^H3fud(|6l*PkXI-5Q<x
zZc`HDpTFBIx7VuGAG2rZb<6m9QnJ5;oBe)ESj)eZn<4+~zUM@!EI#z8vf|mPyz8qL
zsm`~r-Rbh|TJE#wkN+vQ9rNLd{NKH``02S<SC6zU|L|KgV{^+R*jj-6Zo!R{ov+ES
zxqoV}^nQQeY)*#%F&k!woPIDNw`*3>&f2p%IeztJs}5d#yfgii(WN!cO}E#asPA*%
z{<mXC=O2yVQXh{m)<5~kPVei}AMAVQ9ME4fMbxR|dn5OU<wvYmGI)evpBG<p=OBN>
znkiz>{MS8N+$+1j{nxLmMT-_OboBN<eQ>aO&xb?Y40r1P|5Z^@35boon_S)X$#>Pd
zb<Zxk%cs7&vJ!O0m(M(#nbW3;{rkGUzVLy=_ngwIx&5!j%1&q8(4T%z`{`TLl{en}
zdVKe**`NC5q73!CI=>|i1a_EyxX)>*`Z*^5VE@O?^y2SN!aKRVIU?VEv)uW+yESKh
z)XCQ7yp+0Urf*lXG`MWq_JsG}m#0&UBF@bGQ}#((@$LH+QAgj++A8$m*2M3f+U@sy
z1!Rqr^JHE>oyz?E^z?84<r<1NuY0_W^L*Ls$Hmp}C!PKz_vTu@;?IwFo<7<+^UpuW
z16v9nIwcy-jM!JR^9(l&TN}UpxjB}_E{TbXt*xy>2@emoCjI&GQ89OI^!7f}>}wtk
zFE20ec5HO~d+yu&`{#GR-={6h$8Kq9sidsj{OD0qT+K&U&81KNd_FIJxSfCbh7A*#
z+4)W!Y-TS$$SPi9J^#_8B)dN!oF#wc*qna;Id)ay?&S(DS`EiCR30AUcD=r!@k@n9
z?YGF4o1;8;d~jk6`0(7m{C8ac3<Jjqx1I%sx6NLyUbW;}j@rvjr(4ctEiF7P7WL`V
zudmSxI+~p=-TGp?Ixa|a%BZS_?El>NW!u(;oZQ^smVUXJzEod8r3-9I-;&JZe6z~m
zPkVd&%aVVa&!=2o7rW$sN$?A^pi3Ld)^5qY$CGfy<7aq6TK%te;MPA=qqVlEYoN$d
zeLF>cHzA?56<_Wu?fkNJagl%HT#wCt@%rb481&b#n^0f3*}?92;mS9A-p;?TGvR&C
znrTwK4<5e$bFlwX6nlNdH2wOIe-wYd?2AfL{$=iAqHyqp@^yaE!ij9#WOAN-d(L-i
z{=df!HUBOfDfwC*>RlM0ufJC7`NHj7Pv<dN7YbI@mH%{DDEQ$AyXvQ<=T9-LSW#Z|
z`Euo^6`Oe1x_vnD_1}Zz^O&s7?I)|hul>3rC!@?bKSsxV-h4HNO_L7qtjg1hoBw29
zz5K-b+Vvh;CQZ>|OS!Xm@O2uvhi<>i)AO>5Z}Ga59RC{U*X9{LEKH0wXMAutd)uk0
z=I^Gou3qIKBYpHye|pCgng3@d{s^3?Q<FQ%z)f1?$CgRk#d9b8kKE%awszgIIS=yl
z53FIS+fhAFVq1m7{&l(j=PL7>PDD*;Is7c`Ywqr+pMJi6(zbMGPzLL+xU}D2QjVm)
z<gv16b>G|lG=2SK>3<WtuPsQtH~Dd^UQBm`%J!0bY&;A<9-jDp<a_&_t|@kLC-=^e
zwx6&0KCXUWOzfVXFCFh@I{w@DIQ`Sdx#p)9EsL3Smigz=BlVmO``_;g+*kP_kRdC|
z8@!OQBUha1;QQr!RNapFExR%AxUIC<$=%oI>vKzeH#AXeUmAShk>wbtw9M5#TmFB)
zv$syM{?{k3Suv$4E<Fier<54hv`NU#*w|$9S|IF+{qeJ_mla)Jb+RVthZ2L8@F9V7
zcaQII31|QJf7g^vN*~^TJ9s|QspCvt{F~$pnX1OeuFn1NFWr|%*Ynd+@pyxR2M)*j
zWW9rfh0``mHY{19q9ex5%gd{NHQx27maDtFaq20N7J-oP@MN>ulID3bQoi5qd)0V0
z3#Qs`+$5dICV%<3%>Ca!91B^evB=q}E&bx9x%a?*=F`(S6#ZVPZR6Z8EPQBk)jIpB
zNhhE2U%scTrPC-II=}GuteY{vFB-`G_@t#3#kE1osr+`#KgRNP(FacN^j1CahH<))
z@!O=b(De_O&-b0u>-S&w_y0SewSV3?H{Y|tl3DNRD#87(N|i;|*M8dN?{;c=`F%yk
zb#jI4XH5N8%OG<v%<jy8_5G3c^ZwjiW&HHF`+T;9#Bcu9GB(qh5+^Ks-LUyrwJsZv
z#DO0lAAhXc3mT01G`IZTL<ZxuGYV>IUt-GN-a5Mf|KI$bRbR6-m!>>9F_A~sN@V`|
z<JIr?s?YUPfBEvI&n%Np!{lQIH9rb&-MUrre((1s=dTN<Y`gt-&(~|wpPKpYCOm!m
zbjkAN#b2+6bFaS2)!?>xr_7EuwZC^1pA&pIbLI~jzE^gCL&Ela>RJ=O+3nYzyq0%A
z;+UKkD?V)E1{En^PYAwZcAS^|Zu#}eKbqw^VqI8rTU)36|9yYctF_yg+)g`ek-$*+
zeBSN%A`|B=Q+s9iFXCG5pN%=TH4+Trxw!?A(TNM~+cR8Qw`zx-=n9XYdUoed1(v|e
z%egQ9`zMlA^{<(Knf!HD@YuyuYu~frQLa8u<s%o?tz2m)w;?d<@qxEfKlSLWHehEv
zbp74O`(LMv<v(dFzQpk3{j)3?z5faaW*$~L>1X!vv*){tcN28hd|GbvGbz7WW>(s}
z@Or(O^E3|eN`2D4z2ohC_ND3*E@d5`sP^;Wwy2zM7q+-mbIpGGtCm+rCwt=mU8zet
zHoh{HE|t;ARMa+%VOn(cW$J0idb=Mhl^31x`LKNNudk=wQ`Vjp-NARFdi@D8aX-%|
z^72!R>JnI-4*WZm7WVD~e^IQhd27V#c@t-fnaOWxywGwlj!UJdQz_9$<l7~)tYYbt
zv*sV^IL)@<Z|6JBFuwiaZJSS??OWb=!rN|^;wCW_!?*VYAFcg-{dA%IX|bs0wqMO<
z_u_UqRxw|<c>gwNrp2*(^SYzctfrlhR&S4;rFQJk{R4He_s=O^^5xlk;=fJZugkKZ
z4!r)y$<wO6`o{mPi6tf_tD3bHvJ#FLui)qB?OSrTi~C%KW=yE-%eE-XpW%mF488mx
z-OxB?b~UkJh8jalrf*ICiCl&~bADI<eAUR_^fqVRkAO7SzE{_-`-;j3-HqzGdsU&{
z_@(K@tdIA1&JN$-+Bk8sio&fux^Gr|TFx&oXWc2dF_@v^!D;QM3)$-3db_4E{ruDP
zH!0(ci`y~Z<oLH$d6BlZ6>|#awracIac)tZw(6P_!#S`0b25^ZerH|({BGiL&+UAR
z7cFgIE|qTj{qjtYu+x{Y%PO<_tfQuvM(yL%V7=79-MGK>ZXib@OW#cW6DhAc64RD$
zN#OkcWn<}mH-0YPjo0qnIkPGCG^k7S;b+Z@603K6zsCs)3;+CdT7UOak)SETsaIA6
z#uT454G9VP@M3X)P-NuEBb~xKA2f0A_<pat^3zH6m8)K@_-a^`5G=p;>*I=>zBL>6
zC2s?rWb^uQF++lsK>Pl0$ED{^+t2q$bwi%jhsx`+tpaHau1m!pt~=GVBJP^*nSY#a
zb7!8K=JYOdKgaUx|L?{m*`E+!nqTg%93kw{yLIiS;KH(BQ<p?+>NMwFa5MLDz~M5R
z#;CWVx<9Af;%D5T@jIO<!S`g*J-a^=59WKCn^?75zMQ_%;CFgb?#tVsHZKbQx#mSE
z=K@iyRl;2=3SCmg)%&yT&Pu$f-@B~G;nj*umxB1%*&e5#o#mR7qx16R%Y!E23}&-^
zpFMv*dH($KS5^iaO7*^AV&s^8_L#eTt&0Ah4^D;GBGWn7U!U*v8B}`A%|64hBS!Dr
z`}_O{=Gj(1@vr|CEGR4M>*v=OvA1fghyj!0BZe(v+|LsKIn>`hHFcBahWU%POqq5k
z=4G+fMLG9bJ6>28w;0;WhL@U}{{OrFP5!>X&leVE=!z{l?tHfXpYq;DlhRAiCwoqh
zQSxbKU)<f}Qq}jj_EB#3V$Fbf_w0=xmmeHFl)asO`d01wmrMK3d1~q^yKyYMtoWrW
zMWJ=^hpKj_+OsP{z(b#$ka5MO_CB%VKC*JH*%SJ`(^R+`LU+I3{r+mRV&j(Z)Kb4&
z&GK*grfvJOy7!yI$+kOeHgPAv1YSH+KFjvg&2ty_wMd&Bah055uNTG;ax><}?W+ID
zwE;y7`nU3dR`ObZ{=4%?FB@;>$HXI1rA!NUZA_k>HM=`vwcQPQO_RHy8hiKLvj468
z{;W{eH<MFqetIT7xhk3TTiCrye&U3J2VaF|ZdLHya-H2%;<fxKtv_qJzCCdNz3pwO
z-K|$KB6VS|ms&DT7V_|I^_Gzqy`x?4>Uv^V+u^f{{ae|1?d@*;zPsR>$o~Z2YF**}
z!`|6zg|o9PrX8^A^`F6Lq|_$7?5qCoMPFhMZFzX+{0^-fVY9clHXW-~d^`K=M3vd>
zM#^8=nI5dj^`HOT%%Et?eqDd#cIh&f>EfnOFTGf!YNXTmW`*IK)v^2zITc+0qc-#x
z%w?Tmv-LG!S;*Q$_wNfbq`3D!o&UL<{dQF7AF29VZ}!i;ebs@lV2yd#WIyKFL0+0I
zHyC2L?zm28=nzN}*)aR@oU78}Pp!VW)pGEEPBN;>EG=Q#xh?nhv2D4xC2XrqZr;2p
z(d%}v;&HFsWiHKAD<6IS`Qv^4|I^~}HG(nQa&McJy}fnx>-Bj5kdP1$29<9r_q8`p
zJa>+N>(r@Jy<g0DcyapTxoJ&`OV<cF$*{FCeZQ#6Izix(`+?21rV;yvgVMh5$xC=5
z$?#^~PnqT0d*>`EKGFAT#-1OkN4cbAWUn7x(ywsWs%K(haI>i+-?jYLpIa^|w=qu$
z-*5S3_dAEbYL@DMjV}JPy!Gzf9C6p`U2B`aMpqWRHr-q2?)9WlwAXO<StgEa9GU;i
zb8>Xv8XMhGRaftxGe>6T#EFVMZpym4x-yoR3J)K8cXzj>Q3{8$TaUx~>zj+8`xO=c
z=D5a?w|%yAJD*|ZC6%C{rcA}==LsG!Je;phn=ij<{qo@XzYkBD+iPbf_3~@b*KfBs
z?X`2Sf06um|Li+ozgAdZjVdZz^*^zr`*37rWlZfW{mTaRw?f@LIqlMyf1e}}?>|ui
zJk<VA9kQgN$m!jV70Rubms@B3yuI7?@2<H4%Rj!qW|#fgC4)J)g8Aw>{rNLh)cD@*
zur5vC7hA?xaHsz2f`oWkJ$e59u{WL{WIkK|dhzbd$-Qn1uKqHAQ=`0;$L2ytRUdOk
zNz=seAI9cSboHl}R{H8xR56{jG(6JVvA}Hm_uaj<a`m^BE^JXN`19>)Jp08uIiZ^4
z73Y?Oe|oCS-rV0FKg}=2&Har}hV`viH&&i5ytV!96#0AFwk@yM+_8E%^MTve+|+~C
zEw^pW>-`IAC$H|Sf3t7t`{$Md#vi=;_dlpqe_O7f?RuPH|LNPuj(z$sAUo~EktIK4
zEFa|+y*8T|y}h$ya{aV3$2R@{;PvirkGD<t{Qm#!#h2GVSle8`u(r(8US?{L)oz_^
z{st8e#iXTE<`%z-Il{TbMD(~U*K0rJs(pK^zrRa;e{V03yxp8Xdd%frMXP?+?90>a
zW3Z9qKX3EdXZzE=HB-Jv^G9y|mF>-c`r8BkhB+4x@9OsZ;UVyc=L(D6=d>lUXDXTN
zMPlwhSiz;~WM}@D>)En+!8_mAI@j}Rmi!C75wz3kRxEE)%%Mo0-jfff3(pq^4G`?E
zi<{4(cx(Uu{=3&MEOeH%Dp|phk(v3hRXlFO+O=yHZ@>5|Yo6%h>Z;iCBK-E=Z|_^a
zzwwio<qcBW5~ZW;o^*T1M+>V<|MtpO=_x+{7Fx6L%K@u2o{7ThkBTi;{QdEG{rh(C
zqGyf&pCPNBE!8?p%KjGrnSNe=((|5v(c<IBjB*-So8y|TC;VEd?`q1&z;;Bsv-?8u
z?JE<dmcM>{Pb6%sq1NF;M-EQp2t0NFzWy}MKsLFZc^>`st@)=m2ZlXga_`-=`EOP%
zHo4HA{MAtRT!(3l_#9oMq=x!uoyWB`R~H7PfA?@W5@pS1m!$mXrhC@xKjjfz^Yx!3
zL~>6uP?uzk`16scaZ1J?VNZ$5(zb}|>-XaRpEz%)@5wMF|D(Us3hNB@pJyc4&h$8E
zuw1&nakZ(bjm70hDOY59?qq5y)P~u(Tc2g(?B_mw_l{u3r%IK%zvr76MwRe2n1uiM
zo$U8*{{CwV6m8B4Y&xg@=lbe1brS2pED*I)Q#<$ga8v!q)1{xE9BHY1bSZKFtBvdb
z+x`++`%X<N))Z9lt}Opj>z+07ZoJI(Mg2-=tyE?#Q@uFFvFGCaP0Kc{e5@C@dv#;`
zwm$+5_kHT7?tB?uQ1^}Z$+g@?N8kFFUV5`FFz5W@8}p9;@2z8)Y}a(-gGk1WKD(yB
z2TZ@{O_RHHi@~3{o<XVcbK`WYwX=nP{J(vG`HOBvby@7=Lh)3-hb5UAd9Qy+N{Wdc
z)7^fj>1tN${e876>gu55K=#Dxzu*7gZhqabm!7izf%~*ho;;b7n)<c+_vG63S8h2O
z1yv>|C)*#fZ(eN9w82Bu{(a)z{Dz|rO9Ya7rWBd8yl(U1$@$Fi?|gHf&P<(y@d<lp
zHyzviL`63t=a5W~mGSy#|0eSH*&UvrR^ze7aO3T7?63Bv)ZW}(QKR?m+S=*tueX0I
z^pZU;F}*-cIeB?!IiJ1UpLG(F*0Bsv%4crfzU&F_wJCcPFDtiwKGYOrX!*3}(V^g#
znc7RW6<rLJ9+p@c&h%+%ExmHhNP=fkt*k?F@n#kmm*t1<y*0Lf6Pp&1b8AcIqD4xT
zCsn6&Y`*E^=Ehc9DqHws&KwywemS4yWM#JI#x-kn)O=?hNvps3PVQxi)h+Hd)2IE)
zUgoLU{QSYIEBg$MCr|S;ez`?0cz=-J)@;iPf%MFkJu|JtUCz%?oRgZmY3+&?@xOOv
zXR9iFF*M9Lboe7{TBF3}OHH?TWM#duS?!YiqT*~e)A@rR&sZ^b%(9yLVy1EH_MJ0V
zZNES5-L4B!R+}z=UJD*6Dbj&V#C~z#etXAf?b|;te`2z%X>eU~Tzcp4OFAECPygld
zP-Mf)hF+`Pvm;i|v;SYPq2f=o(9J8a65q{;P~-0v`2RiPo#E{t=ck)~x-+K&l-=_6
zP71AGw|2^Ju36Q0|E=Y{TJ(3{JJ%VHmA)K__|qI+HMi}`4uh<mJhNxFR^*llif2A}
zcY4ziVfiU1GP>u1200q0TEEUH{&^$*js3F~KHSR2I!D}Ic=i}Q`0U9yjpcIXTlRB#
z^#)oK{;kSM);0b8XS1!&NjElKpTsAVc&^=*opnvKw#>#!S)!(Jl|)^nm0f?z<-hDI
z2j)HJda^>>*yYiVjC0kR?m5+OI<CB8O|G*E$k@`vzwVaOS2f*dD$0q5Rg4SFUw24l
z91DDZDABrX!^(FK!b_#IJZFm?Z%S7OkI|a`mhzk{b9&2C<)hlcVc&nRJJWUc>!%+1
zw9bRwK{x*0NHlt`w#Yc^<Ce;m_ul&7e9Bq=j#bQLckUX!xMO>IR`00$!hA^EwkZ4Q
z@+FaMUuT`lj=VQNwKV(tlm~?mSGu$vWnLg$HR&w#%JPs6>&uv1dw-wokvTcnQorkX
z*&m;(rPJs4S37aAEdA#EX5GIzKR%e`&HZ7b%^kmNh352%%M9l_W<T6-m;0~b!n#+c
zXHM_v@;v!G>5}_|G)bQw_qzP6nwzWa%x^E9@^>EBB|op1Voqxq^w{+j1sDXKR2Yq!
zX4{sp*>;<IGP6k7jKUpTBzTYWMSXkXkeFfHz{)KqASrqB+uPeSO)`b7=JrMB@11(&
zh)dq?w`QUYfqvSChK4aE7hMlVGQ4dO0Ih>lY`$IDdTrfq`RVI^OZOhTCHzx{VM36c
zppy(k+vEQ_8Rxf~vv(YiH-EyZnOf=pyMJFSM-^v7O~DsQJ&6+Kj}J5dR33BRQ}v*K
ziuv=$hp%6LCbRMFldpT&9b5d4Z+NlTV`Iu<;eYS1rF=e+(D3uFa{uW<&h*a6%<hx&
z`)045I)BpSEe$gpA3c9BTkFJh$L3w(!^v@FS8Mcc+mxL<x#yhxo)6nDJy`SZ=dA~K
z8GTqyrcRye;_hDjY-W1bu3c7{1`-msx8{G^uxV2e)08Pw7$!`cc5H!Tvw>9akz>b{
zmh!C2eqLhr^k6eP=!nWW#_4@O?tR~<uBEM=T3KmXSXg*wwz<EDX666C-&0*&Sh~e@
zg^Hh_6Ls&Gn`&xmda&$Em929--_aB!!@55eg3{96ck|L;Uvv22(NXJ>>Ds~KpRBz0
z=g%2zd@5!CY8DzwELpv4)`ll3i<bF`imu-)R&@95;r8}3moiSC=Kgm(dHdxZrP_%v
zU(R6XSF5|I6!`5B_odr+e!pLqV9m}iWL#|))!o|C%I$hsJl?}MLSp0R=iCj~l-)nD
zWX;|2`qhQw$Am0XyEf$BQ22WBVoQ1&(}Pv3UR}>;^^K4yd_GtGjC0$A;++|PK6$U~
z?r{;9?A*OgEIe1&L(|r7{;9PqK*fpIerRhhC+}?aizm$`KksFfRs4Lb?f%5ryjP(3
z__3nMMC0}A-~L`#-G2J``gkiH`F{@u46QDo+HBs-(dY11^F@5zYule?a<$6??v*9B
zMVMGNx=t2u%Jty1i~oP@N&SA6=qEg#EDE;wPFR=si(a?g7XMB^=h-=N{?qR3<dvSy
z5j;G{IH~FFd+n@e`i&*=zqw~e?%dp0`8cWa-?fPcbK@d|FWOB$n!Nqhya@&S8gi1S
z%yaDivvXhgy&b{ZuD>*hD7h1|)g$8ap_3NcjnlgNJe9@&r$@O*Eq@ed_xq<_<gSHc
z4U<Yu*X*m^KIiWT$)qP!C42U4Qr5kBZh0S*K|&Z)ceoF~-gyh{MtOPL@S4K&b~``z
z|CP3{_}``f^pWUg*E=UX#P-@*-k5g%CHGp}BA)7at&}gNGne>uJ^fY7&Ggef;cosn
z&*}RMY8PL7@lU%zSK#}1S@TmXHn2>byrto`nvJwk(94fs|L0x$y=<R)+p!<{eSRBL
zKA+m@epLV3xvAEx!#9^)=6^CjtwzJ`h~LARmH*G*t8I4=UCJ->f1c*dnP1{O6$Pr^
z$Ijw1n<Ba<A-eo}-`+L5In2W9x0Sx#_3D;@h^T9-t4@i?lJ5+hoG)!>+I|1?Z$`=_
zPkz@6w)3BVoVfG*o#OL%W}caA`QGyR-=pPyOxa@mYxmx;=5|d_a5=QI$HU_K`g?a?
zG1rtmU}XqP*?auRl+zM2<!bWr0S%7N-~Oqte(o$1vH8NB2U?Fi%glGJEdR*nu#7`-
zm$&A3CiBOCXWMYCdE=4Fx4iG`ZDk4j9Y1DBeLnn5WB>8Q#KbrE_Rd!Ip7x+@_se^G
zt^JlyR(9_Th>i6P37HbVeAA*iUTTv&<M#gf?8~8e;blqAy*)SI@BMXo9mkq7+s0>o
z?A*4q624wrv5mXz%<cn=56o{7=)ZPOYDVzx{8aCQ{0(pYPtR|+S3T7{Idc-X?e<>`
z#n*kF?|Ybk**r~$J89pyx0jc&uijmI@&Wr1zl3`$RQH{~^!m50BHQt~XYbnkP0KE_
zf7<)@`{~tH=Y_9-tMrMv{oL@t@5+DA`u3kJb+>2V^K;HQpSefB^xUrbYGGp*cgM(m
z+lQO$D|xn=H{>0dGF3bL)RHAC6KBjgQF=Z0`D$f#^>$uqGlmIMryiZA8!cgwzz`l&
z*t-7AuF}_0f7V28%@Wnr)GT><sa4WAtpjuhN?gfB*Fza5n=&t}85!^Wem8D!)y1vZ
z;d*;MIDLFy|Nr*)RuvPIDc<^fuatwXX4v=R5qD(pV`+nra#nX8m+X;UP;t{p@_V~I
zM{ttT#o*=F>dzPMoOOnwbFSIh_i~jP2b<L5Te_y}PF|M1POxo*L6ZIshbQ_m8cVPJ
zvW?jlBU1BcW6xZ>*oaG)H!fLzU0-w7Z10cL<A0qC-jvkZv-1Iy;FZ1Bj$6Ik8qFn=
z@9y4Sc=fE2s*1pswbBpfdJ0))PFg>2lWBIrx+v9Ff&1mZU&j~U4qXUd9L1&3m!2C0
z+OS)H{DZamKWF~(c!NXMlm6|W?Y&}SwRMZz7any*C5G+pn{tu`XSFD7p0}B;(z<Ti
zI{i;iU#}3(xn{huUghLPwS}HHW@k^$E}#0iVC#NoTRo))<6mw<(rF@P%hig#Wd77F
zxHNsopEn0Dvdk)3b353vF7xpgE`wd=78?`mPEY>ucbn0vRk8cb{A2`NvwA!&?oOKP
zp7rF`+*FeqEi1;yzuYcqt9oS2O8I<HYiD79xrvIC&Bli>6TjQ)iOpT?ti#)7{(92!
zV+yvD_Im%B{=s9eM7QcGmy_?jwE81n)`acJpMQL1;M{cO|Idx~r>=X|vW(@@(>W|o
zlXMRSzMHi3wbzNrU>>2SM`u;~dozoCF7|PGm2F?|%)Mu)x7B=E|2qdbO57Ar8E2<F
zn_hXNOP1x>EDuX%v6Y_R>SF%y2|CxIXmHKv<2kPQJmK1gzP!uUf_JT5cI3{o`Qyu2
zX<s@0%cK+1?<X6_&)X6a!~19Vx_NdN7rzv@o#v1{Lu2#v({EPo&C&kF*nYh2rofSz
zn)hlBX>YoJ{8^sWqEeqrt}ZkFtUq{bkG{sn%HN#5R>H}XmQ57970!?n`gTfok^SL^
z8yj6XSR@6TUr3rZaTLqQo%Jodns@C<-81nHK@K;ydH&Zs8ZGXGZ4;?|?#&gmqwoB7
zdu9EM@2vSQ7456uGgL9oe<*wOFZaFFjqj!h>1C|$Td+XEvg%95eIbLDoMHd|Zugb=
zBKuo!MtDxzH)rR9U9TofpP6Ghxub(4uJWm9)t48J*Vo1VeAKPaQ1Rg)`_EUa*WcLk
zat7Pp?VguSa(E|wjw`(y+9PH9YRMdL%gSeGW<IW#Ewz#rJALwGp-ti;mS5lBpWl4m
z?)JOnbu)@u>|;w-9De?*B30=BpAFsb3+w9ksq5;#ef#wE^!V!!Pi1i`DmCUPaJ&zS
zvS-l#aIR;z*3v(_rXGIzG2Ku(QAYk%&)M@!j9)TKikNpUd9cpHwv21-%{N++{!1@Q
zi+FIq^<ARcn3T<TGqifv83s=Cqm$&`&0n<SROG3Do6hb#ZaB@4r)##y63a%R+ks}{
z>z3RIyFWko%FGwi#%(_igg7xN)uu*8T?;s1tetkk`v14>`@fn<@VsuE(9pne>GEYx
zet!4MCS6@!79}fQX5ZLZoGv6RTx)DEb?%>sudk|w#f(FToL;3Bv9PjE46|N+Fl(!j
z#EaNx9}hG#?>m2O!UTb!pglYHZQ8WSK!Qg_Rh9AH9m%lOQ@gsjPM!Lbwyf^!1%BPv
zs<5>H&ir$?|K509$@hb>(~_%i4VEuS=<0WWQL;l@YlECsOWO9u+anB?FEgw5&HDD{
z;FKvXiYhGOk&@?_@|miWQ<mr--1YZ_pv~8V)5AEM56<?n)#7^j@xht%%Xg-3DNz${
zjNO&M!RuOVQSjvX;}fT|gY*=vq>@Wa=FO6N!@F*$od!p7QPJky0#WhD8d|FymrGBr
zd%ySgY~3ZGwo2C}9>{v-Td9Zkyyv~vb>R8LPv_M?+wjL+iY)Qx$}0T-?2OmE-#Wj|
z3qA|!v$sX(|IK?>VSeCo(nlTHPpSfqxw1dAUzYo(v)#M0^y-_X^L^sAwKw~J3%Y%Y
z_tE?BrzH3J{qdCVvV0N2z_O+2!Fp%8YP+bFjwjQ?@~WFoZYmVJ$tUC#!=ZEV_QgoP
z7UoEYdd*bV=;P*m4Gcc>C!Efmp0;f_Z`ty`+w<QYU+4VKJE66uWx~99=dP`do-Jcs
z`>W*I+GzJU<GBgyO<WCs?EXYCPAGhQ%rN7^0zOuU9=4N@&EF<utY7A>xh*9>%%FJQ
zyZ)=|zUNvCG72y#9*KFNxW_y0DuZIhXLjEyZ+{eCe_U0V{ia}^S=*xg)j6+uEg5f~
z=<jcPa#Q2r-tIIH{sVg|Kf5u=GoAguX#PAg=IdwYT5p$1_}|3(lI;hFM1hgNlx=F4
z!F9IcS&MJJm8pHbHu$fU`4sKe9XfySRfo@i)dmjpPq!C=SLu4S_srOw$YYhJ{8E$k
znQ-j?o6U<3B_Hb1O`B^Q^{Qyiov2IyR&wuGQrxI~<LSgt_V%{MNxqN&_IDlita>8P
znzW)N;-ZsYcf9wd7b^}dnHZ?+KD*&<zMS6HsTTdZfiBW2BHT9?E!<nVe@{yM<G+*b
zL}FX!WiL%x@L^qky_W}nRXXcMIrf9IcGogW_A{^E+~iZu$^X9Ax2|&0Ev1$UnH}rD
zC7K#Idi^ZcZvSB-&cHaM%uUWbc21|}g0DBjT~pPb?Z4NY%YLYD;ZyZ~Sl}n88dmP8
zzE-Ekn`_7J>MULE_Tj|->VUwv_1e~ri~_P7L{>yk*XNedTdI?hFZ*(Ow?(jo|7<0R
z+zkS44%e?4I`w<!FFPgTIZtuIHeruBHcy>4u%A36YW!r~G3)m`9`kv7c$`>jH8+oE
z!hx4N-)t7W!Cqrk{_f6J-*0+xYwRl?959(HknZ)OWy&(O)V|<^>3R=;UAQpq^;MI#
zS+B1x68rvNs^tTR;-@9c)*4#Rl~*}4clD(C;LQ)05+P#%8eN~Hm0Bd4%h&#X8g!~`
zee=B_1{MXwW5-g{pB5ZjkaVaiw(fVISY*UDwLbrS{!5OP{ralBis8ij!!P9+RvND<
zmo!#?Zm=Ml)y=u~!iB}0WpX@EA5ZoCv%zxL&7X1VS`1A46i!%Hq&L;xn-`e?UW}{J
z^=bc$FTX`sgHy+%EgoJwr7RYDH^}I2`f#OM(&n=x+uWpFmllhU8BI+=!mg?6H4io}
z`jeJ>NAlpYxq>s8O{|XI<lrs}N;RDnobfUG-K&(zL0JdH_ut|Kt^WYE7|gxktHl{i
zcsG64O?f_l-s1P7PfHTZUs)8WaOCS1xq?@oxd!@$=dSy@3gQ+d@>4X{wdL<1>$Slx
z6sT_&Y3#R#1tyaCsrP+eO^~H2ixT)QNL*RmbMNI;m$qF6J6T<ys%?A2o&5ZufyvvD
z?E!&){Dy*jZC|w(7YFek6yp!uJ?~8oxBc5Lh3zMbR?S`xb(R-1#2T5&7t7c8mR2$~
z`IlPzsk`mnTy=KxVy@d-=KeZ-W()iOn%*k0Dqf&HS6g2vfAyW2-L4W<i|TsKwk}KI
zRt#<D%=eG<XZ_heZIi#3rgfE^q6?dWd<XNr2|@d=U$nAvT0c3)?kR_{`g0+vCt2Ih
zOl0C-Uw>`pdvn+MXO?N4%G9;GbI{kA&!{fI&?@$_eXeHW-#(AHh&!#ytjFa!1f6<V
z->t9xv13Zn)xz*w9`~bN#j7pn-U>ET5UGB{;l<N9=TgB6=A4gmT;gXZ%)53<_n+&L
z7rZThqTX6bW~s1l{&jNJwNo;6-ZR!Z9;y2BYWv?#p$A9iiTgkN@$pjas@vcIKJ`)f
z_=nvwfg-Ly<xRgGyDF%+`Q!QnI+~r9SKnI7aykl5`fstp_Sb3S$F*~Re?DR}w{u>-
zP{-`XxaAu<m(M;d^m7*TYvbalSHJD*H5Tt~5IVV*;~!6nW$W9|lREn39%&qo-8lW~
zJ0ZP$f4Avmo;P&r@JJAza4q3;j^<NqS=;(#M@Pq^FE1`y$n^cn732TEqtd!|ci6Vo
zeX93WKb_~_ed)*R<dhVZ#Kc4ytCANLvu`HOT9&x^W=;S4U9Ys<dZoUu-tKH^SN!bE
z$Gv@4bNRZTUZ3wdao#+?xVU-uf3Ng=|HVsgf2Mlk!L#g~(wi*5oT=Zdp1s}mSMK@q
z=f5vmx^(Z}nxCIu-&*C&agjfQo#k5ICg$WNQ)b`#7!qY#ypiL^{$BGYYeQuPrptz*
zN)}7)l~_d>^SLX&%$D4=DDU^9qfY+*d2R*9%Mb5;T;XX_vWD^5*%zweW_Px}b-s9f
zLGr#SKCUv4U$5A*EQI6U<(D(>KVJ0h?qP7wvb0?(13I3;Yj@AiRNqCHb7J&W%U3*b
zKfOf7?a*Ath->{jQ+<^V*nHf3&}V%=>m%2Y4~sXNG*(=3xp1oT(cXXt?tKD{svqK6
z{0mlDZ%}y@(In5XjDu&RvV^?d1m)QD&UJ5X-l*<5*q@Y8`F5Llt3cuLOKsOU82SIF
zrtfZ+XSl2`llsjv(s$eZ+HW`S6dsoa?HA{fxBKH_793b-3ObrC`}(r_Rh@=qVt4i|
zjy=fF(0%f-^Y!<Os<W;dZgu8Z$ZmH;`p*rv9QHE@s<-~`ySd`%p(2&(%oA&OewxuN
zU*O~TP}tL{r)9Uvje=`V6FD|iOy^i&?k#9@c;&wGIT}o|lQsr@I@@l2bk44`x9vrO
zzczgp(hE7*KUpovEAQf+KU-24dRSlW1(z&OZ>-GR)U`;%YxfS`w(m?|cJ(Y@_x{=I
zFBeQamtH+Pt@-Mw%cZRqCMV}!4t9--`K(;NU4GrP^>tI351g3y@K0jM8jtSH559Tu
zJ&F8TlRWXxhUJTHCQD!Dw8*c}nf%MWV~K{b-*&gKg>$Fg_Ii3scWH&m$v=^?E-o7`
zUcYupOMJHR>L=m$;*Y<1<XPHBmb?~u68=8ed()GLOz&UZFRWGGk&&{-qto#5H5F^V
z@XzN?+1&rv_HNcZt)Ry`y#4Q=8A;t^Rhy+bhdU|i@TbnhizR-0<TGw~epqJb*RRd{
zY7;XZeJXP|ytlH}iV1mo<HR2&f4P6#8rmM`ePy&_yL)45p16AF0~T(*)wB1^_xkzt
zXtUA(=Rxs1uXJwg*|ERfV%NTw(E8gqA5Pr;u~}K7sJhKVLa6hcf`)yJ^RwrbpQcYY
z>U<@6s^$M{b(87G9u<fEekJ$c#a__dV2*5l>dCq9ua?hx&C|p!)+eycKzV-rKF6qT
z84iiWV_%pIRv$Z6%yEp-B~s|8^Yz<D8g6j5%vz+eU3_BXzSjIr_a|C+T^C5}dUo)k
z{Eu~0ql*Kx&Zj5;oBrweoc@U(d9pv6JosKd`(6`wvuwLfz&_T7e}?G>wvWv&TCU+|
zXxA?Lbh7dJQ~lPj&AIw7ikJ@zpI5ar;N5%9q3&#=-T9iCraR{|ft0(c&Aa|)YxS$=
zuXWe0I=s4}<=VQ!x0k}juiNcm%x6f+e_Obnfqz?Bjr&~NMGXgSZ^bmO>5P1yviZ~V
zi2bT{Ccep^pPijDWlF)rR&k@$QzBt&qmG`MsvW)3GqA4Kw)$Jjr6rzqw_5}<X1N6f
z2t*m5%*)$lG5NxRzO^mMTo-nH?)v*D_27c!lk<xeFEAG{8)t8S%dm@CoKe1X$FZn&
z%sSj}os1kj98|>1ch7yu`CK5a>)5MRN~?>+@5@G>ST#qL!N#mi(k-^({f{DdLF=yY
z&tDgs7gppvIu%zx^>6aA->lAd_x`VmnZKQ<Ay2S*=aS#Hi>jXp^jHb+yvqLL*9GZM
z`y;<jzE$Pgn^JW>+BGU7pQ(4D$d#0hZ!WAZa-H`7RlU=T9rZ8jU0N*rmYc=uf6nG(
zF1h?=54(@Rq@O~|xE7{oJeuvKekNtwUvIIie_pI!T>WLP%Z&DJr`KGS8@`0{>`J(#
z{LiE0f#ji-j)M>NmL1wR_06g8DN~c>W0mq1)C!v3|FpC{8e;kV)S6G_g;ic1TX+^m
zU$Lz_zyH+E=yy7Eyq!*1E@_L^&6+baM}N=#@_d;|KiUjlINb>U)S|QXug~%e-7iI~
zf*Cws9(t#_<kn9AXCZYhhhv}AzEfy<@?R`heD?15ikB54Iur~n>bN%6%4G`m6y4@N
z8CTn9;?AQ|_#vBV!JiASH<^5XdMi6qA@$95CwYOs#YOx(rPt?t*y}LC>YMjM^P>+6
zr%m4aN~iNny>PS=oAA}Yae@-2Obg8)ZjxK5l`pAUJ%7rq-Mb2l{~Y;JHDSUL?r5F`
zqB(nGkA1CoV|bFgFYuO^c~$@GLV3lxdSdHl9e%QAf5<7bu;oT<YLjhVO-?&Md2iOL
zFFUke*c7g1D7cz3adX|WDVLfp*XVaT-xoQz>hF`B9X?(j#;+oe*cdkL3`#v51lp!}
zUjf=hGWpZjo7`yJ(vW!f5QBzB`J(Hbi=2Dsm}*3ocym4Z=-QqVwWf96+$I4l#|<~F
z1Gb)e#>S~SRgdw+>Er4Jx3`Ee1_V7_bn98#rv{Cnq_atf=XIG`KQCpHn|U|XN9utu
zccI4pw!2FWmz7%x|90={-n9M1;-h@O%J~%S4z-+p=*ZNlX8W9{SFm|^+oucFGmS2+
zSspxP<`E5HzUjvn)<{?F{l5KE=w#uYAMd0vZqVP}wn0JpId6Aj(0`A@%crZKoI89^
z{>Nqa<Ay8imq<(!<Z_s>^x%V-lRrAIue1KGb40eczVZ9+eVaXIzmdHnKTS$y+rGkp
zYpiBWO}tm$uC_@!DkJCM(9x*4J+-5D{<BXvdrE_fy-U~*9zA{R$1Bad(XECj9QJ2h
zEjE93M0~T^sTp>OJo~rreo<AYw9G&`FM752GV|51D?4Mhq%650S$gAiY)IPG3z;D%
znUfzK*{8bml8~gsttS>XeE;hjcQ`&=;@hSC{CLv+ZH4{c1Y^(nDs0<tKDF&&O#NP!
zTTi#o`?~!4&Ux7kmz=6UU-|LgWrrr)?%i$8qPIEC+6v>Q+Z!9?O`7pHw2kM&Oi2-Q
z$p)ip#>Qg;KEE86mF#oVx%XQ{KYzD3o20WR*GUCE1JUKj&pkXf_eJTw12?XmyI%18
z!Sz-Ft4*uFDJ(tqVhOk8R1;sD-7nepov2}L@UFV!yhXKh@l|#M=_U!OdNb!o=abHz
zDtx06=Nl8iB`Mfkd)`(53yaj=_nh5|Gd8?Cl72=g{7wDxt2J`wkLS+aEgqq?^h%4s
zdFFn`dO@c%(}S$6|1fQP@W^xL@sc?g6=s$l3;ehBM18~7DU+6ZPv4Yt)99S-_n2iq
zGY|dv`1t3?<MNRkla6*~Y+58^-h9xZs>&)d^4@}+yF~}soIl%lKU(~z=Usiy>iZ@B
zYnO#T_bN+iEBkWccGmy>E?zsu9XK|!<QqH*>oa69N?Yi`^YTo^2e#?+XYc50Sx_=Z
z&YJzyb_Ic+mnDMfD(4eEDai_*JaD6v<;B@4H$Dq+D4qT2<Fm6zkn?%r|5e2XFPmL_
z5{ynN-ks?2ZF=sp0BHkBsd}^io;WR@T?|F5`2$kUE{y*Y@$2{;MI)uQ4~M4RPKn+5
z@ucy|wRQ{+`)3q>>6TP~leao%?r%<p&DDQ<FLsJ|t`lTteE&R4mNWg#j~Ji1H)lo*
zDlBE6YcNs9jJY#f<mw*{#*#xW=U=e52Fm+|9lb44y0GW{9<P?!zaM^?l2rUuNYbcf
z$%Ragh2qv+@>2w#DJog!xIOmP+~t1%aMu~fODp)5FB#2nNak{q*sz;>LIsOLGqaHg
z-)zT~Z`Cs<$m$q=Ve<Kvu}S+LtHPB#-OtWlw11~*_Uzmw%c=6$^BmP#_$5@L1@GNa
zYisb(5p13~i+lQ8kH4lLE2djrk#^c}<=$+bXBL5FFL*Ug#TT9w7nTVZ=lJr!O-RCa
z)`K6K`;H&nD7;c{#eW|DKKt$|7w2;?<Ua6N<5=KU@!$;or0TzOSKU#)aeBL1o!&ox
zA90N@jDidj%)x?A{kP*9o_$<qwNY&S(a73{4Nts1q<$?s5n~t;b%<Ty^7BN-3HzUJ
zGi#Q=_jyLm`MZ(D5`TiOa|l@7uk${VptSp*&&hw!FGx0Rbm4L1*nhr7(YnfTE5A<m
z=Of_W+MF`Ts*=pv2|<sq?#r(!+<r!L({Co$$-mq`{aECD=hG)S&I_8y&K&3eBF^yK
z_DlB`>%I0iiw`sJ_-K=#@Nn<@Pd~1UyDwShxl5hB@a2siWx6X3Q$0*3v$-tHoV5Gj
zUjKDBU&<bp6U=$CEmL#R$Bf(T_s>pQT|TAo<c^AWJ2XP)*jmi0*ReZdFD5@NxXs1*
zeV3ln@*C$u{ohYu_&8DRpUKk63>BXqAO5uXD(j2VrsM10X&w9C`()nB%th;Rw!3tD
zbeJs66q>s(^RsW+cOAyM;G~|$s;V<DTE2L^N%d1QYVwp4bbYsL+1#A}?>@)BTv0T!
zuFU4LSg*)kJ)fi-bMHp}@3;N3SF3l+$wH6*Cyz6;Q=V<IVc0civcvMii%bWEL>(@z
z$XN3H#<c9~lBILLeo|Oy{OZIXqyDAS*GxZ`Wj<{MgPN_igU8zBuVqrgy_#okys>K(
zsEU5D^@`rb%I_EIy9<JO*iUW$a9~w&O6T3*e~gsa3^(77_0{{<d!KKz>o%Exm)?68
z7H+q;*nWC`Mdj^Sn|+1TY?goCddKn!@5FrDGrZbu9t{&3IP#=E_$#*b@qf2Dxcc_{
zsSM%Y=c%WC{bg;=S1~KpQa<>h#<R7u_33vno?lruRk@{a`uRI9*FP|p@V!3V_vq@L
zEl>U8ZWS$GuN(g5kM{L%wJm#QH9rY?%YH!Q<Wz^vi~@=+49l+D)r5N8*SLKBqnb-U
z(=q1%x&N=`MV9PnUN<*Ne(CL5fq%VbvpBq}u#ual7klc`Qg6^{vNLTejkLqp<&>rD
zUG(SHw*32kb#->u<?nKYX8e8~|NqvKKP&2%c07)FlNqvq5+AEWi@?VNFK)H#o8S0q
zbdTXghN8=!DMtGj=N8I55DGTW&;QQ*cfOLM#$2V>g71FRF}bfcX6)efdA5x4yqV><
zk6*(-c|Y_z=lNf`oUgJsku$i{Nd3dHZ|px-KFI!g=7)TXn(e;x;ff_^B)@Djc)|3;
z?02nL&KzCSmx)fFRBbGh7S5PgsC_@>Z+mU(>>o=DRPU$l*Dqf6O|hk~-Y-HI)Iy8+
z6SC3jyD;YjnM=VLYoEmVZz@n_D!%*pO;>qJ(G8!85=C}Zu?li$y=p$(l=%A4;!f+6
zaD8>vH$jKa{@t*f`$tiI`pb(s9El2+C2Uo(3*!H>pN>nveDQVaj!Fh$tMy`H&Ppc}
zr*GK*WPZ)g{oOX(qqlLGsBKpLA6B^}DbPJ$ih*lY_=n_cGcV<IEG|D&Gg0oRdYkHA
z<x_9=pO9LfKkWsJufXjJ+3e}2v;W4I=6-F<*;1mU^Hb>5=6kAIi%;(0ng8L+&3lo8
z+hTgAsT>MQ?|#)Jy0w&Bh;5%ji(bR4CQ+Hl>WNqGTz&DS@yM5X>PxPb_3SG+&b+DM
zI5R_uy?wmInZhTz`y9irvF&E~WOiSHd9gcpaEAV)Uv`R3kI%btFuU%4=9&F*mf87>
zHx7z6FFhXlYP;`?vvvK+zipJXitTehN^#BTfSkg1Dt{7$k$X9%#(TF*?)d=6%HM3u
z`rpX41?sQZR$Wmz)BFeHhVLG{pYPe<Sa<IW=U*k(1KXp$S8~@eObOjx@nY{8vDY{1
zuW(hk|EY?4*)4m~mZv!`Ana|@$yrPcHnX1CYkz+7W8cI@?nMHDif&%3Vss*EBA99{
z>nC(@W!~DTU#hh7<F+2|$p)=bC!-=g9&RgYJNMG<{mqq1<*}ZhbEg-4cwJLhl_tOV
z|GjRz@TFZ}|KCvF9XCUR;ah#(lwA+l9iC0EOsSix&bX;w<Iz;T_)~)4zdh(-t+l?>
zJKex!(gc<KKhJjW-sYLUwfxG`wMR~hZ#MI4IFYB=P@cKE?Rm!wsY^@teLw#rj;%#v
z$KFqi(rzy*W>aB2!nW*!a*+hX`rQ53#s4teh~GBT-8|;ro2`?A9v3|2<K*bS_N(eI
zbFzAZA&c_FJ-dGk#@D`oUl|j3?Qvb=C3Yi?Jfr)m`cG!BDL0UAve5tQ-!eP-rN|t|
zjk?#jvxGStPV<Yo_qmQC?rs&o-dSs*@LiG`EfE)-iXS!lZT<f(RBNe@kkcC0V~q97
zW-@dLJYsg>m&w_)e&K-wzxehpk@#I$`by2^=7rZPa%ZDE&!#!A&!06b;pV1Po#<u1
zx~E(|eW;ZibcXcoocr7J<(Dq~H+PArq3?8?Hyv)ryDwe3q`0<*kKxO4X%;=^Fw-0V
zlmob2nCe;NKCX`F$aoN|z^{?9?$Nr<Gh}Y@@>nS^p0sDR(Z21!4dXvBFE~-v(thpV
z!lTEYUSlg^oHJ|h(W1GBe+kG>VLQ-XJ%7TiFX!z3ygShzbNhLqQ1fmBrH3)!rsgI^
z2mTcb4a&;c`tg2|``;~{yUza+6|Zg)@Vy){i&w?0W={NGnfBcRlNF~Onef>nXk*8d
z4c@E{Wk=aPUViKSU@n~`c`<XL#)>#S?(8~+-H)2Z=7;aB<>o7AY-{);cG@J(Q00R1
zv$*@odo${0Ua%@FXPo^xZ^Fid!Y&04Y?%)?-;Deba5rypnnK+545pTYBF={%gxAb}
zwe3;pCY#r>_v@zXvd^`fu%gGh<@797-HFZ{r{^D*xp#iO+}wLk8J~O{ioQI5o$~6&
zde@9gC7*cA7wuea*!oRH;l^zB<ps~1_dQ)_(m%B+w_N_VM|WDqoK%^=FQsN$z1y#(
z^;nEy&CzU)TVFk--Ocp({lDzAdawBIT=$g6Ra%?u6?C2&39;?f=#s9H&xko|I2SZL
z7&s-^4?Ge)#f-Dj&+M1wk0Yj%hZcx0ITp3S+VtPg%Cg;cKaRCjPCs@+cjIHbW09N}
z7v6I?{LpDP%Z_rlSudu>?3X$A_y0}(elhEs{`0azx@{%AiB9`H7{cD_9DbQ+$s`mS
zU0*kIa+|P>)HO+2F$d4k+nj|<w<q87pMP`Z)}8i!Cl2L`^31*L`(=;H%&FV+kLKoA
zcCMNfJ5@+vq2|55HxF3y)xBQcOZMJ!TTZd_p5UaQ$y46u|Fv<_mnh8de{3~>LJ+?|
z?#h1Y)X+CdCJJ5R>iJ(v-%Yv6y(9Ih#(wh)skZNg8H6Y4GbW^dI}~<aH1pfH)DVlV
z4ZB{?pM5!b`IUL@ISE{W&wg!@RXoO#C;uo`==564$f^gbS~5pX%4+}DCz!Ep+?ye4
z|E%WC?RVP*+3(zb!cado=+v>sp1l>!3eUL}Tc&)i?{(^U-QazD#pccn3%;oq=XLtA
zD>~+#TD_-U+k3j6?YdtgPp?mzJNIn%`n}guem^?eJv)b+_g%!h{$q!n|MXqInX|3V
zVZT_H`INf_bLBOcx^qlyHD~xFF2(B5@VsGJ;9RyjsrUY~OCL6Tx%Yejn^m?9d&;hb
z=^Xp@`$cK|_k#~t^52^?yUzCU<a8sWmrM+1&uU#mV_VO57##iiFLw6o!|w}|3dEJp
zd}R9be7c{{&MEgUF5a+9>*u2ftKa^cbm2$bYESW-qTDAtc1?Y9!TadNRr)DOCw?-d
zgziyhEYh-5QvPIi=q$4b&(4M;6S!F%R^}?dF4oJoc->S`TwitMj`xzv9UNR9?vwdG
zt=g9rep~05-<RIl3kxS~c3FI8TkC@c9;V*8f7ef5;K|~V&ZBDd*MHyfr3$Au-}@@7
zY-@IE(>?WF$8A;kes2G;Lu<u}I`>(J=YPo#_jttmqBk+Z`&#ha{W8@z^=Bxv3Eg_h
zKSjPyx_PG^+k-V$7bY&hl6aL>d&Rl`Z4Z8IX3)6zxnlRUeOZ1Lw?g;T-#)#)V^Qos
z$G$&n%TGP{p{b<uP-f0m_F467Q!c*-&pVvTZ-&%I$CuoCx6r$3yYj!urL0@bD=U3-
z+3S5W9HdpFEz5J|x?c!1uMc)u-kj%oujLsd+yDD3gnw5v%g<8#Sru&ff4j=+tA0~=
z{ZelFn?E^`S1$bK?cd6G>`O%EWPE)3eS^!)j<@oCx1Sx95p=lzS@`DWA0C^xUXkSv
znEYP0^!17lWl8NNS+yoFKW?}_&-n$*K~6EP{)lLu*M(Vo?tRX_|JnBa+(f0!kdotm
z8m%lV@-A!?6TZ=@9Qu1j(KJCR0oR%UDYv;RPc9TM*~$2U&0yM_`o8Pi@8AFR`puVf
za$KApF8VwbS=M1JO&1vQ>t?pe)};11<^4$GXgn71jHj+M`?p<_%j3Uy`+uMM(kXZL
z$duC)f*vnjTmECNzr2Ix2Vd^98yRXF>diL4w|r1_fP;tC%<M+^^ok`MKlW{X&izAd
z=K5{2_ro20o3mEe%hvw>wlsQsUd`95;U(|y&GnqD78n(EYWMqn-Ips51x?pDRrvbO
zPUGZbJqPo)Z!UQmB*T|q@O$0vcaJ9f+bJ4vu5)t<^}RgPS2i&6@%M5iW+o;+X8Y|$
z9x4;~?%X}IFT8PjLxiHsiYc2m9o)BW>;L=wIhpH{oCTO0*O{*Kvboe7C(*H0g?U20
zt<Mz8#&;8)v%P<RXY}{@cq}q@R`b*L`;V6D{+plQ8@l_Iz4c+=jaPQO+OO;~BbjkU
z))tkEJNz#1tUfXO(9=SL`oBJr8E5mp%J6dDtXSyx-Y7ycaC_H}2`iVh#Wp&M`z%cs
zPu=Fruw!f1K3j{JGOoFPF&{z%Wi4hsXwY+sYBN;$7r9aGH&guFiPILkM741-%+{Xn
zTUkHp>bbwY{x{dS=0!e$tp)Hpu4ne_+_$TxZm+l!ue5KkoO4oux#9BT`neZo*@dT{
zRpeVIaYy07!;F}gP0jizSG+6lYIv}2%A4wG&n8W6zp7WSY8#eRb*FoIS%E{vtDL~P
zAGt3xKkSlf4*FoxuWRpD&2qF)eTUg`afh7ytc!Mih}N{#J#UkB@}K_hAGh>UFE^^?
zxihv}%T3^HjuQ%u&ClB>6pNlaawj=WF@1GB{U1Afs#}l(_qtO8(|f!V-oE29dzWj?
zvB~oC?Ra6yq$g(_18X+l{QdZ*(1PS!CnCiDUHG=?*=(cLPd2<ue6+^#;-0-m{q;I_
zI?ZRQ!tCsp+zhPl*SAtJf3teQnp3W^dXuib{=Uu7?$D6~>lXegI`I3)o`v`JNc~LZ
z`{XsNOwYvqxnNx|%deQ3T`PRI*uC3mSNHa<t+nf$$eJZL<!>aeY~<Oub#?i(6OUvV
zHtpA*v{E?P_1G2_rQNLoyUyPZ6r3gF@#{*(wmr9Ab$Ps<w0)t-^sCK=0p~C5-qo3(
zfBRAH{Dy<(=^LsOoB6ajpR#Ay@W&pXP!MaptDCVe<o)6kRV_0Pr0Bh^n?GZJUE7|-
zqXLy>w{qS|{wmwN{&VjA-l;!L+gB8b{GK*9>+H2f^0jjt(wClnwAwkJ$w2d|(U~>{
zlb4Cv7x`!KIv!zPR=A@`{r9Oovgz$wWfNpB&3!WA-M(Kf7YZ*QcrL*4Z}wNdYVW_l
zExtDXQCd3Z=EZEKrFS%2ZZPpM=q)j02%2sF<j<|7es9hBnQP}QSfFsfdi8=UccLzu
zO%0h*Q2i>tE${BG!oOdy2S-Mpys<I4aA(YuCr?0&lWo7>Ijr0-b9<9&SJ5I@clYAY
zXU!jftSGRW+aqDv6dqUETKoGO=ot3dfB&2Hea~0je?&iG_0c0oYSfqRc_*>@H~$9_
z0S+HVF-8u>M-7TwQ~xO~jk$T}ptGFdcjo?`ChWJn>QWNkxTKZs?>2R}f1JO1`9<w4
zmGk~lx8HRB-&Q4cyE{CwH1ucF(X}Ua?z`<=+))tB^Stce;uWViUa_tc$xN(exDoSX
zt$930)9LDa=S}y@i>3BCJzF<duYBs7?Ej&RbD|ELJdRtsZT`xVH)>a|Os*^R=U6fS
zFQb6GO{>;(xlP()lVUdpF!6X*c$Rej;ZAG*pXI)D>ikW+e+a((G$r`4)twymD(^c{
zz4|Yh7F_)HwVPMU-{*k@LtmKb32()VU*x(PE%q}nX<I&3((-{XOWd@dM$=XZPD$IR
zAk8Mu!1Ju)eops-8=Wji{l3(mU_aV(Tw+Gk;u`BbcSW{for`zh3-6R(_u<?r0jov3
z?s$a$E1GllEjQ0rw|pM;%op`6PVNu;*i&7m@8>9vkWZ?%*Xc`LsoTGL&)L_(RUbkR
z1+7;y$a4A2s-muc3w(0mDbJ;lRUx;Rq}!f7^XGq_x90p5k%EgWES|;RbdC9Wg)j1s
zo8E-KJHz(<T-svH?q>M^)VfD&8UsV3?)JQq^ebFCxz+y3_MeBpEe`!T$6jZa-^H|h
z`**MZQRdC*DypmhGC1aGmRUmK&mSyq-?_ve#LjyCZ|2;ix3&9EG4Bl9cQ543l!F&-
z{vOXu`nfFWP;+n3``2?lKRwzcb6?3tyuVXf*)V`*=AOkZ>u1eS;5s$eCe-@$k<3pu
zj6RFMF@2jiSBW9)-oDUx@w2!cT--Q}_seNtTCO4>@!EcK;;;0@E$3D!Cwiz<P44^S
zo4TepWjo7_KZh89#ZGsNh!P0TpQpoDGqK&y!Tr~iif?su4o?f`2M;0dTDrR9tvs89
z&;EjQb*URHKHLnP`7>26w=iT^#P1J!mB${}9-R<v{K7=bOXTeumBI*>KwIaV|1<O2
zt(1=0-g0MAy;80*Z{vdXD{PXUw*TJd%}~DKtMG%Q_dH#<pWb)V5n4QX*~eQmqmMp2
zl;3HjzAePG^;%9>?oQur@fSZcvK^nRdSLgPt8bg*1?AsXN6D?cb=v*+yoZzCl^6eh
z5PtN)49|)s?VVed=h|C;Q2J@w-ofwn_^amao8h}U4^Or3;P+Wv|E7Y$OuXi`_4z4V
zvR{Z9O0*w8C4E~y;}T!_)k0POzbyF-Dcb}dDQYei&S%e1-?MqaEH&lKqZgHoZ~kmt
za%8*B;^n5V%Uyoi%GuReSeL(hGBrHz;j7i_)$Hu%J)c+2*8sXHcdp;^Nei@>w;pU}
z4~~sJduL}c<Bl(vym$Wl^}6!)+U>J+_b0lmn8($;Ir!x3ZROi~SNwv!RtqFq76{(6
zQ7FB+ZT->ee$8XEwU<OX&i%nr!Si71+VanLj)X30|Ni*x%IcdlzKd4Hp0?-BefKJD
z`kq}oe#=;DCC*~Fz-e1AztN+n@I~m(oe8Y#b9cMnv;E>*=-FTG!T(<W)Em~Gw<fZU
z3BK>rb2R_(HAJ)7=`SnY%h^y=t$6**y!Wpw>I=@Ay!;R`^XhBIMY<;!=~Z5Q6IblI
z@vVk_&Q4z@ksCim@*8gCpYkg^YQ4$-P4b}?{O*e;#{Qd^A7Ao7!qDoeG1sc_fV}%n
zQ}TqI&ao<Nf0ewydiLSqH{wTD2xq<W%(@Y(w4lt*z39bLB?oy$WAFIPk5SuHu3VX%
z==q*wvtr|o1;zr04jjA`uDR;x!hI7Gn)$YQy}0`!A~`|*lKTHQyYup@6>qLSpIKCY
z?)TGYzjAw-6dtY&S7>3({wP&se(ik3OOvF98(jEQZA!&lcgrtLxP8|s^F_3hPNmwk
zj>biL(>)vt*i7&9SSW5*0rkat8c$vk`Rj0T-tmpo^CxO1?-RIq_uT@k_r+OVQ8ly8
zwcqwkUG(r%<jvK~y!v-v+%zvpIsY@SQSB%HMSAu<_wyoZef+^ELn3-{S6f<jx!0{Y
zHD!`sXxMvxkF{n@AI>blxyij~!wZqrNBiuTbXNb{>z{RL_x^P`kN+rszHhJ5KkdfR
zEfWiSUJEli<aIXd*K6fn=YO8HyZ!b5o!<AV9J?g$n>T%KubzHcV_nI|;I}^fAN00|
zrj~A>k)4t-UErdv<^-+P(u_W@<WH)<=C<r=ZnwA4_<UOC(V~fkF(#+1FMKLk*c-n8
z+|>L3g6ugq<VS6gxN9skJ^Jv|YZ6yfMRt2XUa1<%;h5H{`6JfzAq!*pu`j&J78jeg
zUO4z|J71#y_ida1B=G*6eVXIFjLUZJ$rhVdNmS1?pCEEuUnYBF^I~bQ8{Z4p-TC#)
zF(&N&iQwv)lfNIUQ9u8~J$_=LqmZq>r(2aurTx@R>4AML99`y@lik$gD}z@w${AY)
zZrk4Vjm3fCn*NREwI>wY?_Bgf!r!S<=b>WCT2@zSDIDF|eBp}2n^Zp=zW;oA;ajDv
zX9|}$&s2E%Tty%(T27%h%jT+k?w^ADWh!g_J+F`dmvHG(_&P?l{}VnNUR}NH#Of+r
zl`1!0b=58EdS?$V?2=t`>T8)_X2w20OU>Eu6XZp#BbT&){XErr@nxQ{l>MhCuG+h2
z+uOLvEc;VmdMuNIUWqoCbAC`~|EDSbwl<34$_}lYK|f^oE^@nMd&&C5t^>1<F0%c9
z+&uC<LxLGgp=bZ@l||D&Ufj2QHcQeP_mwZB4{m<D>%rM-*$M^^CO!6hOz&3S-R|R6
zxni+s-9D|x*=Z@;VmAo-HlGjw+21GT^q{Qz|Gn<+ZcndO=N|@zg}L?1+1}Wi9o~L^
zsfKz~WTd23Y^_86!$Yk%-j=1EpVuqkt3F-!9Cym?MuT6ax%Z9wc~hT9-`KVP?b1H0
z7p!|2C!BQZXgnadAn)wF@F?#|9}ZtF`u{=w=(z_WRqyq0pE-NK@5wAXeq)O~qhPD}
z=EKR41CH{UiPkhnf39<TeqH9!3iF>&nKL!?Hf-+T^-^4aOj_lYnB|NQi|;Mv-*5Lv
zEUbL#o<+x-lRW-Ja<HgwTU@i{z2v>z2^qJNIKIi|8?ya=s&w(Hn$3GbOQ$7m-&FP=
z`yDu4(C~ygv;P6U>AkH%2A&@4@^0)~^XdBw+20&YvaY80lS{Aa8%HKZt82^dc5ymk
zsnRlsx#8~I^WP5rell;7dQ=Ug6c^u#58egyM67xlYImH_sa<-wk)hkLbIOO)g*&=6
zHm-dh@KgFz!Oh!ssU|0bXC2F1_}J>ei^A~7Yxb7?YT$_9xl46}Nxy9RS;v@b%T8x!
zt@D~=%3gT=-g=$D<krp46rQ%nO)o8Fnj&8n`^q=)kdSE<!=^tU>OWX`r<Q#G-J)6~
z!FW(|$C{f{WPXURbNd;0>(QpPg_T(sY`$)GZ+?94h>)p_`&GNXe<f>OvO=EfE;jkB
z+VuFm+Oq30iLs`kUTeQHng<pCT-SR};!?(X2F=VLHjHncMr+*L+pyuv>B5^uQtwV(
zsbp6IFRA+^t&;LMP7|~eF!R_6%h&DR2e~>qtO8597!}2s<$Qk?HGlEpR6260sAk`q
zTSx!h`4#xOYOaFG1&7|dm$Q;SCodHi5KB4o@>)%94u9hs!AU1y&y(Gl*jQojln}%E
z#p)q%&H<UcBav_2inqVNCpS&Z#pU{gu+vZ0>3(C4Vc<!#wQ4>PSzFWDID1m1-jNyX
zPkWq&r*-&Q@n<(Y*|pbgF6U;&4Of@!KCXR1f~(=`)r82}m-_|k7AUgxmu$Zwc|#`L
zH0q<(vNu(}+ot?q9NQw0|3LO-EY}{+JCVDy_e}ZJF2=t`R76C@y<hI_>GA{<kGP%n
z#<5mcw-heff4<J+!OQQ)f423?SWc3&t@`k6cD|YB{|nCi8%tgWndRTRv+(nl>B};2
z<a}L!JTyG^=!(F_ey4U$nVf!Zj^)1Vfy*x^Zk)5{j@#$w=hIJ4Qq8#;G+*oSn$72u
zUR_za=jXH8Ik&f+U0>r?WU7B}cPm5k@ArnY)OI}oY4>N#>V3gh_V)KDPn-7b+oz|e
z`%5`>7+M5oH#i>XyY*j>HOFDslucJlRoeGzJYp_+WA6Is`$PE*p0EGkWQRN7nlF5C
zfpO9W)`ar%H=mdJP7->V_~+E=C+CjNc9BS{TTtuythPjnVX~rFe_HOW{KsED9qPIF
zNvz>*_tE(*do*Uvo>$Gq%Ca=^<I{<malQ|~?~rvpUOI2VjZO)lK;3uWcdS}*?*FeH
z=Po+5ekn+s@12^xvl@JY2ka7vOL>Ri-?<_0yN_kd28T}{tA9S5my|I5g4p-}I~Mos
zzJH^<>i(XV2z8Un!@ttoe^*_6*6Dv(*JAz^fz7SvGrww@fBBZz^DFv%+ULwGmDMk{
zZ?f5(x#)_p2eX~%i|2Qgm;Y{y_KVPYR5~eLAjW60s&8FsZ<B(oMc*o)qU=pS4xbBu
z()KvFO+bk$|I?E%Y_sQ254v}2-eYNY2Zlw5Wo_!On+YY~62B0+-F6at{HwRq|33~1
zW}I-pJ>Hn%(xeF!1lELU%lThU_<n=&=$XBB{BF*-9R+-w)5X(1+~nu1yX~LAuta|Y
zUxtOk!~URC=C_Lf?0D|#<7;`^X}5t(y2Y{c+xb}R{e*lEh*#~X{n_(NvcUU$m%#Gb
z$Co~dVmUtjz|#^%%dV7vJ^MagZJWKlUSk=Ttbd2w>BPBS3+MiGh}o|mRqOvWXGhE}
zufF%wX4rgEPVAGo@u)8StK+6Ro6kG$Exz<y?)Q53y!YnL?`-Gof&~0l$b9X~4GW8}
zm0W+#W4mM->zr5H=J>VvJ^zyN&eq=6de>3;Q=gA4f2j6`+2P2aS-IA>okq;Za?4M4
z&r(^x*7zZ_pf1bb)(1y)m(=svl<_>>?OA%8BPYC){pqDMn{3a|yWuCS=%T;J`#}lw
zG=}nP&zLiVix~wP6uM_er^!88Bgp!q^lZKUnvIeb-&d!I)lEM0a@r|pR);!yzjg+X
zXroE1cUE7k+qFDwYlND%{)FZC-=CUR>pOj)RUmlL{mcWC9V9;JYd#H@U7P%dNicBM
zQCA61(M4|^I{f;rcNkkvi-_9Cu%Bt=;tLrG-#>Mybbs$F-`1%xc^+esP`k}h$1lk$
zB{x)4-oHHiZReH^$CNkxPM-L%?6PP^t=IBPc~*`a1>U?fUHnxtv<tL0_Kz8Cf%2*U
z4bzwuN<nKRq$8Z(fALZ}Jg35@>5q_c^!N5pkM#|&-0(YZ=OW7Rv-XEBi^HogucHoj
z>|0vmw?<LthVRs?4rTjVd##mkZc$%!RN-MK59FeuMH*d~?6f#{f$Y-ga;oc`>8d^H
z!?Vb6k)^7)`C2x<b-1xIuMHx*NaJlml&UY}as}|3NKi=|DB@}<2#Hl>vA`+!Wg!cX
zz!49VdRp!d9>7Ntbp3fZkP&k0smRge853MuEjjrM6_2dU>s>Tw-x)@^BxM<vS+>h}
zX@bK<qifNY0|l$37k~@>ML&d{QW!2CP}5xcIc2{7iAN9rY^>~&4{`Z^C9A}Wv*GT_
z<lFxY_C-mb|2}*1MH5lMz<=9SkKf!;5u~U5Yl@J3>i1lIJ^lyFV<*<^F`D?-y~+Q^
z&lUk@#wAns&)MJwUMCwU^0Xd0Cn#(5Y?^6j-r_{INjxjxDc7;=5PVbaeR$FQ`I2+4
zSNu0l+IY0njQ2>vfg-M16;Tsk$O!H9WtYFJogQLx&pvG>hoR+<<_1QOGs_qCG6XrN
z+j?zU+{5zn;Ei+1G4G_dRot=J@>{iXhw^h_r!(wwEG!#*ISd`WB5!@1w*CBtxYR#i
zZ|!wyG3nhrgW06*t6p-%dn3KGT#5f)+n&(;Gr#_|*8k=btCLrsry6HxZPRzS5m2&Y
z^2)`ZW*QmIKVRqbr1j`ai`e6KH{(DHXPNZY)c(;d*f`}=i;ubF_hlU`?T*yMG9-UV
zJM^LM-WI?1W#)m&T}vF&50on1D)eDFn(@Yn<6g9#vs~7m-+$jK9a`|XC}BoJ1k11B
z3#T5dZ&W_v_;_|~?T;M2pzN5GdwVKtO?+oByZmyJzpL==l|h%cgzheX|F7ucB3Ivg
z`+wUBT=cUQ=Xjx~@Fv9M!*&m@7!R(N2fyQtpS%jbD+fwfmUB5ZXV*1`gVwM;<C(qr
zUzp;N$1BeLzQ(!6qw;@Sx|>b>_LuTW7cB(dGb}GwKdPzZZE}S7`)Nt}tGP3`c+Amf
zS?}FpIaQb0VcX*54Xk<6n_j5L-TA6tSzLXJTQQBHJ4-&RV!HNUE{kxv=hL@Ax1!1L
zwddb{@lVy}&-B<AvtM4w^{bpZG5TLV!_A+*_Dp)a-xxi5^eAF?nQrv<yr<{u{~3#Q
zw_aTxzB%petjC#Et4(|lr)~Zz7Z2NrHrL<M5_u!q?z0g(V#oUB{R0C9?f?JTod0|4
z^|;erqS`0Uo%^P(&vM5$TmE_9x%}^zW^X$m+<X4}LDBX4nkUbnS6{kx>0aEvnxCb)
zvidC*A{7iPem@pDz@+)~@7p{V?lxPsJZ_(7ntNYbFflh>e(1hLxZ=fa$s)(QZLZcw
ze=^-;QSy)7?8kI4t$%X2zU%|u73XK0pXb@b5aV0j6u!J&HgEgyN$v7=72ER<Cl$_a
zaBo-;d}G~x8^+Zp{NdkrhR9i7%>`xQDVHZgrXb!Lz3JmMfAui_?xer<i>+d$B3a8!
z&Q{xdc5hBFGqr!U_0}`R<tKKhbO>B9R-LgW!dS2WNy5I~GmEeBZ9Ta_{EHvAn&zdJ
zvr7xN+&Fk|j@12sdYz3DykGw^T{Yu(_m<hWZP}4ooF>1&|4(^(dxPcPW}Q-|UnP8s
zrpI~?>)xCi`!>6NE<<yloTj6S+pG;%HgD{LoC9~3tLzoIv*+W>hx&Q~@_eE%>KcAU
z@-Qm03AMX32JBkjb?VKp=W+r$3WY9H-WU2d&V6NLz3tJjzU=+46E04+F>AXp#X;t&
z-zW3wfpr^>t?#i^YWQ(b@J5%cNRDRy<5On(o2ofDos}<2vWT{?eX>sX*yAfTrQW`i
zwr;u*ZdVt;^6Uh|DdW|e_D^#AE$?{znc(3xN$1AtIWl(xynGvF9WE#Q`df7DQfK#(
zn@%5CE3BU%^11k>N6In6K}7VNkkRSwK`CGV9W#Hy<iY>?_4RXH?uM<`a#C{t$9QG<
zpZVpm-^eob_l8}oYx;M)@u=8t;dkQT3w@Ike^c#!->nDjj_FIHk0c~92OGZVky(2#
zrTisZN;Bh5rx!2ei`hOpW?I;ml}*o4SpQ6c;phF&f6j?NUAs0mUa>{cf?>%6*`I&S
zHi+auzZRnT^m^_dm$g|k44s_?AKv|$Z@_LM8FFV8v*p2<|1TW&KivR2^JI!<@QJf$
zRaI46SFO@wVq((J(^J#b?A-l+pLGB8Cr>;Bz|9nGh9r}J_SMg2<wB?a`*?olJWr#S
zwk;D{95`C;t!^k~-Po|EYuB`^u~S3C%LD(cyb-o$$I-rZsk#ag0fB-nORfhnu{e2p
zystI-3fa8Q#8M(&W;_4+L(cE>zTLAfK0W7s<^AyUdn!MF`2OAIw3fDZ<c0)BQ&ZD3
zbFHVJxBK0*W{u8#v;9)BXXdZ7ueg=G_p599y`QUgm+xN9)FGfGXTkKMap&3H^I2pZ
zHcd&lJ8Ahx{}J1Nm47!U-B-UNa`wQ9&X!+C1Jc(&sfacEeagJ*{d{I+btRYA#&=(>
zdF=63E@z#azzI3WzZ{0HKYJ#I@19?j-B`Zc|AxmUr}jlxUudp4pBVkI{6@^$>uUt0
zs@nNf6*q`8{u1z#`g|j3kIe4XUn`}vx|Zet&`|ob>*9kIimQ{9kH6kz`}X0!_sdU<
z+uhPuli2bsU-y`at%L97xI3G^?v%{%ab3>2<YZ*e)rT9;ujp2}afN^Gv8J<;PNkRi
z=Dcfr_G|Bj%&5aNZ^nj3$o||hd$G{0lE5D?AJ_KXeWr8#;VPvAH-sCqUi+!!nK=1R
z&}43ix@{Mecm8Ah47R2V0r}?->dHp+WZv7iq$H_SEU~z1-fE#fi@Q8~&6;1i%h#4@
z7R<bvqh?_tvHY@UX6EeY`6VV&y=|vXdCi(-^E`0%)kza3I5;>k@bdCLdG@U8{b{SY
zeJ4(M%un7JwKgO?{IXHJfS6d@#f&A!F?!;vs;UjofA#kEsu~yw?7r)lnyMNa8mb$5
zx?y3z%_on0^NuF<vCU&L`0?E#`^Ab#%iL58sm~XFA6;nd%6uVYv-Hbv77CobjKQC+
z8y2tRSibeb?XZk5Gn#Ck-?<smv-oWJCf#KZ{z)(gPrTH+w#<Ipt-o`xy}qHxd_H;i
z<j)URICAJp#WLijGjH3)e9y?)fh($3ATQl^+pZiR$G-wn%nX-u4_^%FIUQDasPJpu
z#}__<H>8VeUvXM2D>l;kdi~RpUQw=Ar-eUS7dcJW5aDWlG=*o@-{h9K^opqUmp`1d
zt+ifbqO-pA!vpK~C+n0;|J+|c+2#JbxyS9}_b#7gzrWPOtzGKpX<p4m{!RINw^py-
zQUCCup62JjlbL6h`)=ys{QB2$Uih^m`TuwMhh4R<csMOYQ1(%DTuA2Q&i?)rx$N0L
zFHh}E%2<`ZrFC}PsY#K?Uv=`D8~r~vPswy$=!c0y`))-YyWHL9)qXnp*`%F+T~jt3
zj6VKwlFj}vGyaq~YckD~Gx>e|X!znv)*5Gv)IZDEC&x)CFl?Is<nzr?>AlBgr@T0S
zRr^?}#d%g~?TFg{c{BI#`?@{%)RYLlI185<$~FDPmoKwNd_Ewz@?tiJCuhQwJNK0S
z-g@^$M?2-@m9NXU{yLa(vG}C5v+JuZ7W4o1rkaT@tJhZk#a8&WtME{2@#i_2o!j4k
zJpV<wbMm5y?*-Fh{{OIJO7i)m_daN0rm~miTD^V$&W7#$|M;;KqyBlz|JzJw-T&0Z
zvQ|JU&#T_a=Y6SumGA41o-dyrZ(4fhwnc24gmPu-r)_-Cwbqx}*WWbqmRob{+?<8)
zyW$o)*PMDEZS46@C)Tw?v+KX~$Bi%K4eu?l$^U63ciW)3OU++pv$@_4*Cy4o%l-UH
z)xNKv=d*TilSeVr=i~L>P6_$)*5ax5$6xRM?{g#I-HXb(70)jGHu|r!yoyck<6*`-
z%1h6PJJs<1;o8Cf!;{IQI&Y83_bo^H8>alIQsdWsy8G<f$@3;oocQMU_Wten>t@e1
zPB%(9AuzAv5$CGat1F*ObnocwRJ8w}(!MU>Px=g-N~0jJXXoa2pG`~t_U7i9na1s`
z++rnB@yn;)F?xGLvbXfC>(829R?}{^>A9ZEJ}v*DLw@H0<Fmi(xJ&Z&cE9&|Bl&69
zh1tqK+`E4mu0DS_=6brGRqw&&ah}O~*XwRFcRpFUF+TCaFE@oX<sqLheY?L|>%DVf
z?t6Ai{lsPdKbzieKbh(tcRXJH$YN!C!RAG3zo$%({9IXbc<LvIr(z82ysIZjUzY#A
zvwynTGsEhu8IfsckFViQxj4m1@s@>^$IE9|@77P5FB8)+#is0H(8q^o_x`Z<`1|9X
zc59sUk!OG6Pw$!4&v1c*S-3h!h%J}n^=G}wVeX2OfuCK^Z@8J^^7`{p-P{}-J7=+L
zwFf8MFn8Ti+0*~FESxoRDgWs?r>4J@v+3?xkzV`8F6gJ#@6+?AOrC6We(8I@^b@m|
z*|yAdH&iU#%5Y<fy|di<$e#In(@vhWW;yW5*><U)u!HyRZ6PLkN!|x_BJ<CCUdo*D
z`NiV?JT^V%7dJPnUtZ=b92y$>=j;0VuXgq6XJ@INNi*&i)1CDD`+Ic*g9(wF(>gmk
z!j_-v>f*Xr`#m-?I@;UAgJb)>s_gcS*;!c;n^HP$>i$?vk16W(@bb!vXKi@(Dl4w)
zrRvNH6Ao<2yzJuP(cxcNR%Rw&`(@&h$5(&8xz~TRS&H{_)G1}q;zZ$fFE8XjeHgBJ
z>!Y>gETia_@Bf4uSfkTUzPj_Bk>j0R_YK8-u7*ps{lU||Zul<4a?Eex?Gvg@3l`?+
z9uMpPUisbdhq|EsBj<<WR%g=Bv|W<7*p~K4^Zw*r{eRtF_!!Qec2!h&x!L<#N%KGP
zPG0Kn;k{F?oywJ94)(OFUw$Fu?34Uiin*mXReB=TzC3$p_cphbedURH`m6i)J-xg9
z;w(cJ6=C~7&QU6oPho2T5_!CqXZ+6H^y$Rwdqtd`e!Bh)+vlGuYjs)}pi!4Or!pZ5
z#Qc+F@PcQ$^2b2!xafKM^J9yA(w<%w&b#>e!Wk9D4JoyqH9uEB{`5C=?dlJ4|JCC6
z{kdAWvnIOr3P;7WW%CyKJ24y$HJkVI$&8v0cV%{_`Ktyhvh8w;*)frI`!^xOg>GeX
z>z+22^PRNcGf($^e5gmr21fhI?;q!W>_58aL*}|W)5HCJR!pqCuEO2husuxVRR8rV
zr&&`%ZdZP|D^s~=3umv}hdaJ2l}yjgudV!g=leCspVM94Q*#$j_HK7A_^tZ!o@bNQ
z>dEH&PEIerXQ^`i-CC#hqG#sKQZQkfz~VBkSlwX7U&AHw_wU|zKecq@3@2;*Z&T|}
zOj-Tzrt0VGQ-#fqdS+@L?_SY3ud{W-y~dbr87&6x5+|c$Pdzs_JE@<ZJCRlT6lc%(
zHS_%D$Q;%EttayGdfEFe|JM~f%x-phwZ$T5E8jJn4eoj~cg5w+s%LO+;G4VhwP1*e
z6|X3JR^-oipPw(EN~heLWmHlZrMB-vJOf9^+Vaf*3W|ace%bLC``%*aFwr?zH_!fm
z#lo7L$Du{F51*^B^S`+8|Bx;JiSY8jfnrzWl@3liHotA3F2lV$zZ?EM`k>7)C7QdU
z<}y#^mNfl_@IM+W&Ohw*4L^O{%y0Vf*PC8S+qJp7>n}__wDw};ad-A-#`%X!;_j45
zmwwX<YGOCAdS}E?H`lDa<-olh{m6q~^ph%5{)%!eOmutyd!xjm3%?g%WdHO))9+&M
z*?Mu$m!e*AIsdE!IVN6sI=PmsB<kc3$Mk(3C6_jA;``0SWV5|P&bBJSK%%3s&yB+|
zAV8qBv{d$$wn%z&TN_)Bne^AMUoB+#=GFhJ?31%S6<dDy>0iF>sR8e^oOESBKQ3XN
zeDLUtf1=B;x>elKU6+6F&+I9eG?$hz=_-n*n?7f^%<VDLyAW-&ux**j{d2vw&lieX
ziKW}0m%Y!Q{%zI8nwkfaPCbFLxAtv+Z#eH(jjXj-n9u_LXZIA>CtsOWS^U2FQ|sI9
zUJTnyKJI?seqt-DH{*`<3#*d?uB4n=^V4Qe;;cQ{S2cES{UNRN=TT+R8KcB&(F_GU
z=hn>o%r6&F-dU6Lxa6jiR{XT0_6$2snKgIL72nRA^nKkth3n7in*^llCjV=>z@f`=
z#`eq^wqHB$gni1ky(scn*Ld&wn=cx;4KtiKSf18c7w?yJg7*v8e);y*({x#{pDeB1
zKdIX5pN_O_rNowlcE{(%@18Q(wfxkgUF!`q4oe7pHcvGCws1q9WHeV=rTVGz>3=-s
zR@TLuS$$fuxpGhNp)<;i9iQy)XM4B&v|$u@_g*ku>W%x#?azPo?A-iAZ|C-sbvZ?1
zf@yLG7t9E^J@0vP>jB>7pLa6PDZf{#q@>i;)Wl@>;{o%`>C@dKA|xiO`@d7Ds`-4@
zyy)krr<;~6X<4v9VVUo2HHNZxcQnJ-#b}1Fk9%wT%y+ig#-gWQI};DHt-P8w)3SIO
z2PbFZ=Vxd4e7{%y>GOH}>DAxgeXWWyH9q@_XAi5@vnyFT@%}I8S#Ek7ANw#}wxwgk
zyzgeWbvRyEp65JV&#D^pUiWjqMEAk{p?d_SY&nzniPSATToCbD^V}R=?rkyZ*`KE;
zaClh$JejjB=l|qQCFf-#Cw?w}zwgrC;#82aYTt7s=YD52t&~@6>D!_BUqouIeWCMx
zQK_{vS1ryDEUww;UmxmzZ%N8^`P8!?T_u>Sg{)H+a=fmbzTHOavE;;>gL#QOUiJ%p
zg9_emtnb=9&DeKgfQCp{vFKCAMIgqy3(NoZy)O%!5P!|ZcX6<tp|&f_ugYi1`|iD(
z8PeNtaPqa<F|LOCzX2}6#StqNSBg~~{rR}e`(5ql1v#A6TZ__Lee4^bdsL_ObPA;{
zo|e2cEN%ZR-M4=J_h)|#Kb;zVYUR4(UsvvzYzSL-JNoFp$Go4;-mG=0n7~*+xlh(|
zs|%a7io&b4eqryv_=NO&aI0A!>$$8t^YeM<O-oK0|9o2H{qw>ZmBObpGUEPP$+vqO
zz23R^(p8zD)eG*Z9skNJn6_BVe(|(6HE|BhEqnh8);4#@$vD*p3P1gw<uOOZ_14w9
zH-4Ua$aj3#^ZCa&T(!FK>yl&T*RDdP!XS~w@^6)=#chk@+oSCI!Y67~(W}Uki~W~U
zKhJ5em49+_MdLiqIg{pw*4QOa_SvcPtjA@-feQOe>%N`Yy?#gX@-tQT;tg|BTZ`UX
z?=%Vh>BlqcR!2nC-t_{Z;R#RQ{?lHPV;7${eG2De<rd3JEf+YJL?><d#mj1t;d{no
z@A=PvZ~os=Q-1&Py}D~p^e66hvYr#R@BHtEOUG<h&FXr}eE7fWF4k{u3O52j*<O6c
z!r9@LF1vcRx@=V|-@>DxAFn)ny((N;e!acMeT(|(FNDn|**#P~sdfK=?0x?4eaRPQ
z?NIv4&m!ftCoyi1qLa_Y2%f|z*WNKNShbR6^=3JSSO(e9*=a2Tjt6!;JIjAd<S&B=
zqhUqZpMSmc8;{IjV>){-INXL&Qgff>>+m%Z2c7wCk2JAzZ@B%o=EFhuJEhlSO-xM#
zgM*!YecNTea~+LLyt}K^XQojrBQx8CnKL;Lyk5WmT<P^#cQ-e;_FuJ=>u;5tD=(e)
zRC<yB@{<}0LjLdi`)|MbFHo^<XO75+$1iUstxogt-m+@u+0`%i+kCQG|1PUk1LT`e
zi}Nd;6Si(xUBYYa9bUNS8^iiJ`+4nS861xlbiMBHdYsn(e3?ttVRklY<(U_9*%;QR
z+|#`-Uc-0b@$9ry{dH5-n|deCxt_}wFIzd8pU;MO?M}ZLQwn4kKh`^(^r59Gr{v0~
z-&37$OQ{?`8n4=8Wz4p=Q!SmjaoM%s*?DKHH@TlUtEBcp>C3GInRQvaOuH42XWJdq
zm1U7;=VaKudQ#MF##L*qHCFwe)hw#-HCOGz^Bb$z%ue-tYHtzrwQY~mT1SqBhm(Ai
z_m^?@_C4n5uI6u;^h-3vJhke-e8wBs8JSBg4!t%qN-z>KXL4NfzmlQlXRjE8D)0UB
zA8Y!;_O_nB+i^KopWS7@N|Vpo^@&Xpy$er1+cy86OnFg}5yNb=+)3?xvQDe7o@!}f
zxwvV+?#!7pZ{(Q0Dcim0&8E{X-WI#|R@-v3^RO`stNAb_TwfQvX~&Jt6I5($?nv)i
zw`!Hwv**u~x8FW_=FF70M_g;y>K5&|c_C0Df7MOz==E&npFeMAeYq`>OR}T>iA&3|
z215<mm)jIg_Qh?mN@i&^oURb-du4i!d%~NLCgJtVO<o5ccr2T=Wr^a_$#=Gjdq%HS
ze-m5!ZvT?{BNn@yQqS2leBhSVIvn&)gyHGU^Hqn78Aaay*=yq7BY12<$t1O0Q8#a?
zZM&L9($Bq9cw;hU?IhDmc_xo&U$u#~^MwRo_IIvQ&iC4W+Ux4Z)=e90cm->paVA^$
zUorb({%bPJo7a~dK^<VHkKB%&3ZOpm3$AD1tlgHf2G4(y^6W<j<Gc@{u?x$KJyss_
zif*4HAG!1ET+^2hQRe6QUw)0edSh-L+tLUQ&YW0}h_K6rTk{q~9<TiC<l<d9_v?|#
z`)!kL+h@mLbn%?c`R{FeHsc55jE;Vj!YwDfx_>avD`qNqP|@uEhhfQul7P~vJ@$M$
zc78Y4NzJs-^!l=Q-)>O(BitS{VZ;CC$3}%gQ#$0I&J^jAdm{P%Mwd|35q^f3(?s&W
z*U0f6^_7XJne#xU{-mUeSFe=BqukOTr=8|+>iWCY?snATHv5pcvO|VTZh!wUY55V3
zhC5SL?-});F5b5*`d7lG%6;0aKifO5H#D-!TeUqmc=nHvx*09g41#%-lb3TfB%4-S
z`#jpJy7XrEl9M+b%ASV3|EGL)_sY%TLKz&Ysuc{8Po)|Bd4BEpi}IhLDb{=8!>@Pt
zo45XmX0WsQVDeY_*kp+*=MHs$3wpm|*`k#lzr*|wJ^XfL!S+ytAdbRS8>Gq-rhcE}
z2|E6jbsgKY3w{iOPG6WdJ-BkR=j^j<r!8!LoC(`f{o82g2jg8EZrL23Hhuc%E5ZH~
zr%gMytMqlj&X_CLuU}s7FCVrxs<i8#NY{UvyzR4petsSt_wF_0*MGm?8|U4z=#&5M
zyIxT2%jI=b%dXGbwqU^nHN_*ou^Cl6detR@PB|$aQB)AE5Sejh+a`fWY&IwN`&aP$
z?GS0Ia%`}hk?~)SAx9^M?Lcd%`J#MbuGJg<8R*^oHHYVG_rmA|eLdfOybW2=nyJ@>
z+qb@!yK;QCb&CJbs`vlc+<D!zzfF>}>vHk7?_ZxH?c@`f;?l#KQ2a4`?mhkE$Nj|_
zc6(pH@Z`&r*8;hdGNzlZS$c6|cjW!K7N<@6uIngWdsJEX<k}u}My)mWr{>*JW$N8K
zW6l;|i<qlZ%>EpBxN3T;XRW)VleW*1$YqKxd=swR@|&l=Xh~wL59jXSmYMF0uCobe
zNr8seSfZMIC4an3;xzAPTd*b3b@}nkORmB<-&h7+zG5|h?Zq2^@0P?e2s%~logH=L
z#kBo(b#*UF_60N9R(&~;VPaJCqriX0xi@e0dV@nlU44Cd9UUD(=j%Rd;?`TRW5*28
zWnE`yoBzI2y6An$QSXdTxh-n<pZ(=~zIMOQHPO0<y6bg+@Oa-5ZCQFxyX9EJ=9MkW
zX5D3Rnfv~-f50K17B~Oge@3f{?@w#o80;EwsC1D@_B@tO&590phSk<C-9IimIp4gc
zCz~H$aC5cBovOue?7mqiZdsyuw~WgyUit31w#nO8TmAA^`fb-5Cf{SYLjT&SwI-o&
zm#oZES3FsMu~Kc?G)GRG$c;{*=F5JUDGcD&i}9oW>D${1qGm=O{On!4drG*|@~<YF
zt^KumTlu5%<>z_+pRL~^>|7PK=V|!)`?}Iy(dsAW@3*{~z54FUXFt#T<*g2Tyz*T}
zdUEvaQmOlv%M@3N<?S`_yD>L!US!pqmcQI<75+x`yB}@r|D1aCUzA=&s=!9&LmY2K
zJyO4QI<s!=kXiKehv`{4F~8gU)pwdWc<<wTIc>)q_4DG2v6EuC`>VE3t`~Jqh<V=G
z^ZWj!BMs4$GgfW-{P)cnzUSWBQSpIu@~r>;QuvpDMCrY!{&ul~(!@RfyX#|%jzr&k
zu;Ss<*za?`6kjuOpIEr#t!&GrX-{_VE3>eO*eTonQG!`X&A|3+oRN3<#Mqs^47CP+
zFBj~1sG-WcGsUG(-9i4$8^`+R=d<;`%=EBf-5GRhS=n#1$AS(?EdmRJPMtDKz5KH2
z$3?l`XJ^*$7b}UnZ|CLhT|4Q6+3~*r+g0tuHO@`>_Q;)EZ#uVP&HJ~v=1UkvthRle
zt-E=0ZDa+@1inPkk9U-JsT6IucWba_-{<1(q17O|^ZnzZt@pOe$^6^*{eSN{t9kdU
zw1ejTn0di0zI}JBZRc)hS%%Ge6OOypsxk2{Tyy4kgV_3s+x}?16w~wG*=$v<s{d}s
zUl#T7Nzs4pG6joYrp?rhdFQtBGD|?ZwZqb_H!rVGGqgJEyD9v}e3u0q&8u<^3a6d!
z-0UMf`&0U<$EMwT_I~Z2rT@$I?Dsr*op^_}Z=Z0#IV}~YymYcdvesRlaK)Bsmwvrx
zbljlX9C2Et$@lNX9hxiOYY4?pymsN&y+^B3@?SEi|8c#PVRG;MowsGb|A;y*xcH;)
z<obQTvfkf_jEt=L`}KOP)a|E5AMaJaKj}GHt#h7j^`gr!J9>Ln&CJ47R8>EovwlBk
z)BI(#_L_v{e8{twDy}^xd(A29v%TU9%lAGn_Z|Pp{jS22rF6d|!<A?CI<LF;A5L9=
zL|{Ts{SgVNQ*|yGHr;7==ISi_v9r)@s=`v{i*vG<J^fv8lp?)5Dkl_N%N0J;U~~ax
zgXM0Q5;@-_%garC{*_xW`FGm{kzBXMFE8!ku6#Og=iNL(H7BMoAy>DzadCXQ9(cLn
zRp+BULE5#u*$p&q8b^M<o?2;SbmKs=`O>niBgdGpP6@fWa!v7v*tAxgsFF|edn!}s
zefm)#oVIw{v9!j8<$KZ_SDx0@)YxA6dcL{Bl;i7s#rT%bX1{lGV&w5C+enkV%<Rji
zos$=HbbRe#3a>SFQ&<|F@}j!7d}G<Wd%}JKUv_ACF^J@Ut|$+YTcezop>g+EOSQAd
zRsn(JMf+C#wfXfjxblMX365TcIv*DI{o3EA&2-|iSi5%e?Y!krZr|Qk-Mi!0@4`jR
z3`z-4=9nC_y%}yIV*c^ul&_moc^IaDn6tj=m-CLL+`Si!G>Vk&%T%}jzCKUC-DRHs
zx;(zSm*!2al)vy|#nLlXF?Ho{?oM9k$7T^%F3{lM%(0R2q{y{urwOh<jtXaW<*mEC
z>(kb2aR-y7Z53nXq&_M>S3Q%G_33@(wohvB<abS&@_^B1@6W2RC;Qx^ZWM^k**>jt
zqOhch>CCl9?=RTCq5s;Ae{%)dOJb^c^qKn^87qVq?Z3WkjcWDp<p(CK+a}z&_G$j9
zTkD?QwiGnm-L~u4wd)>x<Icaixp`xRPD)yukg%}x|9^is-hNy2>*exO+%AQFg|~CJ
zUtH|Y|EA3P_O{%|-TF4#XViUWIFy!d^*^z#Yu0?TpAm6yi`VWvbm-8&L&di9Id}zh
zm&RQ4yczSLNFjpbqQBQp_C1x(Y-ZPI^6R`?qT6`#4BNW(o5KV1bQSLC_az#NZ{GPL
z``yn(o0A8be_Y<M-P-h3`<{M{JR7&xtrJRF=LcS^*mJo`_sP|F?n;6jzgl_|oIh*T
zZNBG}6cEo)lpQ_4T<}?*jb+tL559NjyY76i$h&>k?z~gugI#vTI~D&L1}5sJy!)lO
z>Fr<1&VKLAytCCtx=HIgKFx0l`%$@vH~ZfAZ!0ge6l{5w+ZVQ1_wSdFF2DMh$3Llg
zxV&Fk?}Jz2p0tVE^IA)dO|Ql7STgm|ul1>gf6LWv%NW{sPvd%>cIfQlm!fvdEw5bV
z;+z!s@O$T#4Zm9jthClfZ`^J5tkW{;t5}fL#$BJDPCR9vStM3@`i|b-?|TpBecv<h
z<=1`pFHg(eeYfxQ(?uIM3f9-x=j-)}^-p*f5N?-i|LcXaWzCNQQ0N~zeArs_jFt2H
z>%pO+M;EzvFNs^PuBO(Oc(|?e%a;-%VPV7BXHCqi?9_DiqSI?lrmS0H@%i0kF4d{+
z|Mi-M>U5XfcDy?A`jYz#uGjFGL|yvGEy?2$a;#Ws)BX4h8Mbm0967Idw{4PNx>(Vj
z=}^YY-fIF~r|<1rx8UzLf5(iTBfQn|9KC|=rt*8^Z9pRc?qPgWFO@zj-_nrL@7`Tv
znz-8XY(`j=mF;#=132K%q(ILLqFk*`g<f}>7Qg-e)+*{asH9N6T2|%q+c3Q<X?mSv
z{+)Q|(7nui!#+%x4tAOUj`2u~<V;h|Y3cdzVh&`S7mq%*bjk&L%?ZEPztPK*o}2P)
z&W++nlfN$gq~G0l>iV?jzdPg~irFq?oaf23*Uvd-hhVec;bXN|L#|nVFwUq*a9h;D
zV|YRP-u&ImN`x6!mxW%+C|)R7aQo=TNBY;li|9>%^3%UKHMF_;9_PQ7=vm?7kG^$I
zzWAN3|GAH6n(6T{k>WSMh5FWiRhi<qf1UNBxf4WeEn4Kn-HIQ+Zg%~(_3lKylgHG*
zdpFqTSK9b4YHuk54Omv}YF*K&81vzif?-`<8^eX!TUpe9Ci7ga-uAZ?#Nv8)Ye`&X
zm~QKA+sVe_dkrJL%#rf;@M5T4=lS56?BrI<M@t$dY7C;j#B9r0BJn*W{$faO`rGE}
zrJ51`kDh4gaLzl)xjjBu%wg`{uB*pwwF~lJn#cQi%{V#nRqT^%sdEdGo}9JiKf!8U
zr~ZHIe@*$1%6Ihp6p~pOtQM*tv*%oVt^aOn_Fksrwa#K)EeGx$Vg2&N-}%0nQ-;PG
z`!nY*g}VGW`uW8Q)t;`oUNs3?f0d6-7Bge|(9+0gVCKJWNehpIf<~T2+uBOj<#*rC
zd@_Nr%u93o{3rLtgS_tVC}@~+iLK`Dp32bEb&4)3Yne_Q3jVTpZ|?l#Tz@k+&HtI5
zP&O~WrI%Z8N5g~(0-H8%k}ynSv9130<lXM~&z4S)do;;g&+>7hNZ0(?3!U39tq#}c
zleIdsulBcueVxtr`*puLU&~wlyS(UR%JW}tzYJ&kJYBvcZ2LTiKMr0y<uhh}-M`BB
zqJ@H#zs1V^^H=2W&)BoEWt!YCZHC~<^~Zhx&T~*&nWOc{rKa==@4Y*J8RpCVn%)0H
zQ1*gz8MhCsjgo8DiG-$}haqO7pOgOyF}#!bFiAqHR#EdH^9<uJv4RWummLc`$A9+w
z568gCm8GA`Cd%BIe>XMzX3UqRGQ#G)oOhQkzWl=QweA_|uPb*L{w+)_z4p2Ao3W9e
z!c5M)%P!x2bh0<_aYA`?_3NCQAyL~ETKYKt7kb=z61Kf+BTr{-Fi+3V-5loqhhDB)
zx};9Ex6g**)!X)(zP%gDR^Ev#nSDlQ-);9l7r2Dke6tUg?7h|$c3CQG!<L8DoB|0R
z$5dx)<j1&I9=3{k=f=b{?~e4`*4s?}LSNpxZa-POwEuU9yu-%Z51*TEIQm*oL80N_
z-`}A7J&jU0s`kohF5SLo#fi)AZf<P`QoSiD754<WxNDuGnPjZXdX{=mKLxpy7_=W{
z_m?~|dHM6Y+wUm-`u5h_!GWQ*wN=KxE`}*$ZP=Qy_rIs}7=*~YSi`^9vaw;s$$Rz3
z4&0M{Wil;)LBeZZqx#D{FSnF!vEQ*<{pZfLdb5vp`9^4OzZ|eliotvP%Zx2`SDxt~
zeY?havFYX9CrJ;*jX3u1lupzvpJb8vHM5=DR&ZkNe34}j{+Wcne{`bD@lvMl5s@p?
zPkd3g>Ph_YzR@y=B~i0n$oNMoV?g1L)R?|329qe`C}$3*$B{J(C1-CRI?j3JY0-q+
z`|?4vG8%O+HTVTUtT{s4FMpjGw!C&$*}}3c>A5z4>iTM)e$RZg=-|UQc2VaieN|O|
zdpfK5<ArL=qJQ~8M-QZM=ii@uPbzC+x1~ebvn!vrr&fMC=e@gg^)Z*?t1~j@%TL<W
z-KZqD*DR99mzPOF@z9Y=JDHF8>ZhJull;}@M_ymew`KDlH90<vG0?bkyS~h^+5Ap;
zO-tu&y$<FB=T|&kIMef9Renvh!u>yH_peGU_-kFDIU!@q3(vXFR{lS`_IBz=v-4ce
z&I|f>doAPgZkpM`DQGfno8G<IJF{xCBbGl>3%fU0^YgU|mdSTQm#&$)*}boN)%q9p
z-a>!#GiB{R_bM}#NXwu6vi^9*_wxA?Cv)5N1?}y&gy&U!dSZAcI-=}snq}?J2*FuW
zCq(D>fBW{dY)7HBzwD`ntxLKWzpM?ldGJwg=a03D_x6R|-RzwgIU!cP^{p$Txfe%e
z=JEHbJL2b@=#V%*zir>+&yu@SuOHU3HG5@zQM-hLVI$+oJ@qFO3-8bJEJ}Z=^(=Rf
z*T2*^MHlUpZ1Ur`+_!df4Ho=t=6C#M*@CMtB&6$ElOM1D@N)Z(hZ^%`Y6Khjzu6z1
z^YDF9=&QXk6DpX~Vil}<8+lvfH*C+5&0~+quH1Iot^7&+0iFjziY{GKjM#tJE@1b1
zai{o6i^)yXoV((uZZOVmXR;E_E^qmr!_Lk=dG6e^i(I=iva%M1uaApZ8&*_Ql#!F8
zqN38WYSp@@oIx7@=C-u921Z1jIMm9`_~YB{{GH$LRqy<K&f0qI{>prgu-Rhvk6*SI
z74K$!ZFJZ__T!fy3^Um8=(YUtE<Ukm_w3Wxww#r|Bqw=Fyf13j7crmiP4ksc%{g%8
z$^F9ITQTc=XTM(iTrhw4H-)`R-v>Y1^Q^!{YT?tVCvP8tPD4L$eY^c+Lh=$&fL>1C
z|M6b@>RDbDC67Zl?W;^GcY9T<v?FrKxef_;w<8w$cQxm;p8T>Qu%~Y~&xe+izy3C`
z-uqPk{p{rTDYmyl0uFm0F=TylHE3G&=XpF|rJs5F-Tk24+qdoWp{6MptUWmQ9)5l^
zDD|#i+0o6hRzId}us+#Qb?tVY(<7<EC7(*SiQiRY^m?^_vHua}ievHZr{4-PoRYdO
zBwHX@@aT`cx)YaO!S1{5CQ@fz8oIi;w&mYH_uydjOtais*TpndUteFpeBHUt7Aap}
zT{TivbX>B0`Q&-;D&H4b&0Q0>ch}{QuV26Z`Q@_z)6(m)>c76ec6W4SeEYd#%kj5m
z!otFbr-sM9EcTP-V~?--*g9pcetPzw-l^}I&9}clEL3heZO7@oZ?*aNdtL0iU%FxA
zuN%AP-co3pw&2}$rhr|~&u`jh*)vPPDrmU~$6Uin2X<s$c~a}~?^$-rpAY=4^-o+T
zspaSMT3&m@`z!ck{~V8sSGFG8o11d?PxOnHY_+aa7j~=HI~4qW;l2z>-qh?pUzLB`
z-Td`)r)-E^UF#*=wF}QLGMXp2P_w+^wfpz_K$q|J6Ax?uI=w8b|DXDU_PXmHUpIhz
zPK#un%1WnsfVximGurNM{^>f`?N8z>j`J!<%dNHcbnbKi%BiMxqv5XR&#G+6pr-wv
zr&*hAPVU-&Bjnj+9T|li@yCBMAATX0DC9R?W%q)>b$6p%znXlCJmNlM#s&SB83N5K
zHt*6{x9PNQdzMBHpMUAY2L)%`c%}KT1jO7lR66kDOM+5!jWgrgd$CV>Pm8`;|G4Sk
zLzNck*1M`FPi0S7T^?H1uX<p~(?8FWbI$L3%$xGuT<^x8LmR4}clYa0?pQjlVzb9S
z6}Iicn||xYFP}AU`q78-sY_DQO+(vX?{#8q*n7@1cHh*d-lsdPPtFy(WZW>tJK4}(
zvi0<{X+K||IvE?<RpP00_l!!c%-w~)7q4k~m6iQ9-*j!k!sk~al-O9fd;J26mpDGF
ziFB!5IJF_dK1i?EGLdh>qufxD_bZevEE|q^PMrHKe#6G5Nw!zZ?G@7hlwMLQ)NZ<d
zVDqAigexjWhmJp5&o4IBxAjxSUB|L1>y}&$?Dl+q{wL?WlYQ?$+Z}lIMq^QL=k7TZ
zo}Jt(W+qbW>H7Ip;N)}jKYk3KBy#2cWShNZ>tkwbHZIqH*{L^K&TP__4T3Gdk0zDh
zw1_KjFg-3_z1N1}5mS|sTAq~Pv%D+Tt8CaM?O|&HZiH{_T<dyYVd9j$N4stHPjK(9
zIduD?%%e2>c|ZPlH&!>sI%s^T4?3mpceQ>0{{1qxRVHS$pGSH0WIkEjzJ0On*&2nV
zp>AomHZ5w^tL3bUpZPE`Ggm(DHTUrLUYve@-n|V@{I*{N?$><gy}d2hI&iu@=l0uo
z%Tf)^?-VdEcI*AMy=Uo<?}gv*mRH-m_qsLDkAMENxlT(^P|)VX0p>kF9(CVqc`nx7
zTK#^nc=ypmhg!K$p8Dk5Rr7cKryZ5AHeQx{z1ei*o*#}~<-2$6xG{Ccj34K=-><u!
z_-OlT4n?Jgm;?M391)lQ_%r)V463W#^o?0wq`dvx^P|(gNEb3{^7L8FcW~C&`i+b0
zHUH-AHFLk;Gc)_gW#V*t-6hkw{_WeoaLOwxpS@f2Ej2uE`HF+ehqzfJCq8~DYsAug
z&86<HqM2CjOW!!Y3;IbqiOc%VYc`a!&QCOKsT5wk{dtD3*iO^mauJr!=l*AGpRwfX
zC*HH&raZR-COPG^+H_vjmNKupo!Q#CqTwXV%wLHY+_>6zdxb@p2ZVgzYVPj*{XzD}
z%g2Mm_Rr$VK7R6l!2U!RwmHu?ufMgc`_Zp_o8x*VU%37&GfeHBt(hCa>(KH);?S9S
z)mILFV%_3$%H);OOTkaGpZ(Q;FpY2iKGi3$w({Kk`*CsU0k&IDnmoO{l<e%}>g($R
z<Ky-D<?Zeq+^wvl(o*;LSK`J9m)O|3XHK2^^z87*&z~3j%lDi6rll=2FAvVj(rRpM
z+;KOr?Cq`A+i%?#Uo<FKp#JFAzrVltCayhDT>JIK#pZ?vhJ{zNR<2t&?f190ix(dJ
zU1`pkELZttqHJXMQ6U?}yC3@JbQmu98kKo4Z2SDSP4XYPrTgLo>StwryAZMQ;&MNS
zFRl`2I3re<C#<*k3HVdOu&QrwbII*nS9S|D@3aOj`*V426)fU-H*LZ9_nJ#elGfkU
z&E~d0p8EdR?}_Im8dcvFF=+Mg<2-Ab&y=k1n%{Nw-VFEJkLLG&fwWv@f4t#YaQGL~
zgPhkFT&%P?sv<OfZO^f;UW?f^;vzE-yC-j2QZBJy?Z2@93BAs<s*-aHx8Av!`WVzJ
zT==7P0Smb8Rnn=rJ@<O{-`ISGrzeXf{-nt5+136+^m+ZEPqOXVl`lW<DgO6RmF0hl
z*^9i}-)<$aAGrMJakRr9Uxi(A#;@-C9LujV_|W%ca$D7pFI~Kw%+@=HESoRA-Nnw%
z{oIV}o02aj8M2>D?kGMG9a^Tl@dM|rppBDxcmI*lmbdgg_CQaeWd`4tlxMo^hZ>m_
z7RM%i@ypb2U^uf!VgCKt$|a}GZpcdg+p$1?cX3nAw`d))s_*a4PScIH+OqS{r_(og
zm1_U|seb-s(J~FjC-u$$r!X*qjyK+ve4OvpsZ)D?|M~Oh$J_k+)0dWd?>*$fT{U<1
z^M4zrGp@WEEBClypMAOQ_4#bsuXW!%7jR%`5%6c?XYyOX$H91wIXP9l?oR3*{ds(E
z&(Gh|HoqXBSs=DV_-DCdA(Q{QSqGCh-TYo0IBiFehnUiaIg7s5i#P3+Iyg0a*-2-H
z;^*gj4JCNI8y}|M+;n;2t+!?I*7^7LJY~2U-{G*lx4*Ib+@@IBjyInT>K-QhSJZk;
zpStI3@cFsrfu6DjvA=rG9e%DU!qw{Z(c2v|nPs8dc6WE?Cbq)8Ep{G~HLt{$AHO0v
zk@2G9F=4-|=Tprr_uY)UR<P*P<}QJ&9-Efj{`+p)bhmXm@qf1b&=54)FWMn^z@J;^
zzp;S1)fpLcqc=yggf~2Yn>_Uz*YB6d>t0IrDwH==ygpy_Yu>lk=k+?5?ljF7<PlAH
zx2E|&OP;z_HLu`0HKwJv&3W#4-m;K2mDxJ&!<9z!)a9I==UEhwbZ=?fy^(41k}1;u
zmyUR+GjSaF;>mia?5N<EU6c0<hh3AZNJ`A#CjaB6{_puMLJt4TfB17Lq&MxK-_4$P
z=3UT@9cP*ko~d4JK6UFpxi<U742zhjF;AXdF3NCt=@i!3w~N2uT{J!JFgF`_bIZE!
z@8P_9YbRDEYqb7i$nwAaVLre1q`N^M{;hgxw7d3UJG<+SYv+2M40sOiEIn)`t0JT^
z<wI<WWVgD{gmc@D8mFDPux#nlvllW<E;qcpu=V-n$OV_)maV^<VY1%#(+TCbdJ2l0
z#0puP;=Ny}sysi^DnG^G^8E}?>%>ha+fTdw{I`79x{iOl1w^<bbhrFbe#=$)NW~5^
z*m5Y4sly4>uHZUaFX+_q`D4qWD7~d`HvK-<$s*A3&an5-ucpU6(h+_8=dZsP8khTI
z_1D0fO-6mU+Jw)s&o!OG@M-_Soq7#h4ALA}FRMSDJTa(ynePva?b3YDST{Xsx7c@I
zsB^b){rdUd42<hJiYx_qbY6Ce&wyA7N-9s@v`-BHj}9*kD3R2B%9U{R{LS>di8Ghq
ze|dEC`=yg4ZhJ&bklpPZ5SF@R!J9jCI>I#0vAs4r95G$8ZU6kqM`pPF`5P0F8}+H{
z?~0ZG&vUi}d8yB<aR7S{WbPvs=%6!Ks}p0xX<dss@6SK{Guh28SflQvNknOi?9cmN
z#^4|T_2~ZSFS5MN2GR(2qrJGPscHIcmZO=MZrtd&n`eJJ4KCO9-*E~%H1t{@)wk*I
z|1+tnsj1kkz2%Vj_S?RGetde<UtgIDF1Emad}IO-?$$^3Y|Ag7ytX#_{5DCrW1SXS
zum>n^0OcaMi=g)XIls`x0VeUHH1F5<HHx+?r#*0B*W12e%_)y(2Nn39u_`^ixh-I!
zg*nGY3yC|syW}?ZvanjL$i6Z$JSXk;zl2k(deU#(fcyzI^&*>U1BmgcN5bUyagMp?
z^gra>F4TKi67{<5PifB0m9K2o?|sfcB(l<3`=4;x+|@TWOtV*7zt%Q%uVH+LgT1=o
zf6m!{ZqABrr+f~@d<))hpV@3t@*scH2cKhtPAW|N%z+1-G@o8Fez|;ghRLMWYGNN=
zbARUCS~9QWSHV8}{F-acz12?t=PsKg=)_?n_4LZ0{ViduZEvfUcy$~-m^)oQ@zaK&
zFT47>7To5|E^qsMYLZHqwvT<KjpC7l2mhX(O<y`?c74(Ew-QD3Ir3MiUcK4!FQioW
zWJv3`#s8jfdstGqOXF|iE}NyY@hRO7%m2Qyx4xyU@^yOpiA%v(XWLe9Gt|-1=_>wU
zzWZ+8b~&q(6(tuJxi0s)w>f_!M}ei^-@ic>8=^Px?h7%Smun3U`XBL59$V-5gW@JO
z<$>+$=H4G?T?_V3d46xnAxkICrt-I!eqA{yt{$@e%^dY-nLc0kg)Z6|?C|TR$p@Lo
z8XwwbHi*BUBz`-p>|BHn&(uk~mpmv_`1xk$^`0kNj%r1Vp1bAz$3Z##eO+W&>C#>S
zC6*g(DwXbSl0m2Z{mTD*`|<nt>5GfqlQ&oT8>=;UFMoF;so?#q$y;*FTn@S4Kl=IA
zr6s}FLN)$Lcl7lw+qZAtuV2CEUw(fTcm8tuJKKdGH>R<z?rV?tPQLw5VE*5uM~|*M
za^y()zQ5mY&-TCCF0jaa18YWP#s!9+2|@2{mohF-xRUfR{q!@_VwKCh2j}byQnnDU
zbC7fU6gA_)`tD`k@7p)oxJ$gAJ)`%*_Bq_=`-Fo#6DEdz_#v9PX+`cq<$fC@*TonA
zNJ<>sDZ6Qx;Ezi$OU_mQ`FQ;McHJA_7kW&udZx5fg2T%C*<W#GO;IVk(yR)j$6Pb(
zx19|HC&~S?khHnTyJu&1?HcFh(X316<wpPWwpdYarM~X>?H7kCleV67xq1A+)AZXb
zif8mPJ$9|16#RNwo#vU|uziyZ{^dxQsvUB#mg34>antqw-~7|b%U5Z)RLJiTTftPu
zDBKXG;ObTB^?uRhi*XEsOwaD`oc^#@+kf@^>(jnHXwKjLS0q@ZYxAk8;c+KVOjI_U
zeKx~HYRQx*Po8`@CY>J;efy%OuGW^$>+*Lz3l=Osog9%H^{%Fj!SeXuy}x&9HE<}J
zRIK~I&*AiuBB=?iDIS`4W6hSxCff@rZfes>mM~1e<-U61^A>?mi`R8}@0+VCE%siR
z(PQ7Y%g6gU&HG)vJnP;HWhAHNJP6q$r7YSTol)|HN#K=vk3w+#7AfPf<AtZB&6A3!
z{kp<l;H_?!&Uw{$ci}GEMUfr%6PS4REh;FzocAi{=DoK8`xmy%bYCE-CiSLWbKU=Q
zx8*d-y!3vR#_yC)xVNX$pNapE^tsFXC%YvaQ|`C<WP0FU|54G5iueMyN3#~$PR*Nf
zDSy|Uifz2mSeaRTZf+PT{XbXpoBJ-FZLZqapV7g4g%9~nUvlnM%JYX-KYuPWx|4TO
ze*FtQp~Zi!-X@>lSoQN)(RrtBf|&<nEVY74`b{2|c=CyxZpz8td8cT>GVgC0EPt{h
zSSGWzblnJ0E?fSjB2xJN`&Cm`mxn$o@|K%DRmX|RCQv*k&(n2nvuyk8C+4?L74B3m
z_kF1r^!RV>uiCoIbv9v1tO+^y1@z=4HHDOH%-)?{`*^Q>S885yWrOEw-pR?X_m40f
z(q&syCjPtV_0Q+0lp<p?y-Qz|zGoKhonr4}{ZTnBLgVqgH`)w*HFNaK_f{T>7Mt?o
zylXzsw|UQ(X<3)DhVkiZPugieW!v1-j@cIsK730FTHhtySeW*vl&@=B=)|9=5+nEQ
zz4~&&@5+fi6&to|+zC0@|9^Vvt;u15%+3;3`Tl~oDk8mM0mW+?=cKwCecpPwWoe|v
z`<*-w%XUQ8oV3cnFFfz0Kp=DT&EMx^W`12C;}pas@#}bq;7q}m`YrO?qS$}FK6UfQ
zk-D1!mrO48zLh`lmDg8iLF69}<D&(x=j}UsIzF;UE3eo#wP;6`xb~-elOvx>a~QRK
zzVLy6@AFd+w*}t}IWq0h`ltOr=POM-Blm;<qV9$8?bW&8{~9f~5^m_}D2$nB6#a$c
z759OSvvlmN|CG;+{MEeu-;^h}CFP1aFaEQ=z@_WT>;Ci8hwL1UKZl~z6P~!NdsV8x
z@t<diiReb7@9{OoZ|46vzU%MY(lzXl{L1=T1w0R&d3M&i;pqWJn}r+d_|I6c<$o*U
zBNbJ3>k<0_-{Ag@W$6|_m+rg%^UKT2FR!nc7Zen{@wO~0JNx9RQ;!z++x^<<6Q)sT
z<mu_zBWF8n{k~saQ?<iCJ(=vksp4aj-o776c{`tq#Z^3P<;$(BzdG@<kUhhn9=&&a
zp9z%P7(ej&^xWs5a@~%GmkkU?A1nC%SnaIe%FQke{V+Fviu)f9Gq<ADSMn!1B>Y!s
z&dQ3`bYE4zS?PQ2w`uDSgZ6POj+%S^O`i1BYf9Uu)*Qd}N7dt{SUFFO!=j_tSAIOZ
zm;cn8Q)?NPwD&(cHD$MJ|ARUXmddTaf4=!(|D<oyd+Qr!R_~0KsovMzHmyckJk|bv
z@H9cgKFO8eJ9jjQXwB}5to@_>^XWzNiI;4zr9M)9Af{5!e9YrzQpKHiCk|bE8Cm7i
z($|><5?-8q(Q=;EW1rm=m9MuH+)97@xcu_}AnE-m?dinCO{aFvRos}*u~_fY@;fir
zDR2HESGgri(evPbQO||@ziQr(E!ux(Tk7J=Ka6euDGN$htn}Y`HuBW5Ka!i)B=S0J
z3ES{x{&AQ4i}USkX1Xn|WKgiPn<uF3#xeWsu}!I`_uOCLt+&%<#@V!OIX9I)fBMAW
z;q9IL;laT}NgFR*xNu-y?CzAbv}NaK?5+B`sQ&*yB^@1}_QQ^mk&?U1-%oSmVB?i4
zaa#DlUA}IDsHo_XW5+-ncm(C-`UIMG?Xvpx>C=;MZ*Lb`$fP|u+%8wO;{BOAf3_{6
z_K({3s<$jlj+^s|+5hCSS3Zl__o$RClZg4o)m8TAT=krTch@T`q^)AmxNGcwOZwIx
z<<i-H33o~u0}4M_X0E;S=<@ap5}dxfrZ(KjbV~0!^mfI<jYZs7-Q%Wi+tsXY6~e&7
zsOj>p_EpRC#cJPkB?XK_Gk6mtw6C4)a;|4}$baV-a%}UV;v9dk?Te?KsQbM4uSd8t
zU$$MT>**z151CJztC^x8xL01}*a4F}>)2j(Pd~kh*<U%<mtmpQ$>qPry6tM0oxWV3
zpbc&`Fie50`O!1@b5A$9@uSm$4I%z2&6BdM-S)O6)XR$Vaf$DJbjD`yj~Q<!3pm_=
z$2j-f<&0uZhksR0JmvAz6c|>$lD!fgJICH&&bz?6N57a&m(S6<#8L6*mxy7dg9O9Q
zrD1dQPR{s}p!SVlbh`aaP43gVU)~FPlynHLJ}bQF*7+4rFC_{lW%zUV|9ic`WcHRL
z?K3-gjgyLZSVrZz-kvip`P!0*cYC(XW;mglb0q1SVQPiSWcHTM`}>O=-kn~nZgb<n
z*U3p6Z^ej&-FhMS(0#o{{V!FvuI%}Dl_&bl_%r+K^ZEV1<8E0Befgg|$zzTTYlG@R
zowB`^N2>3%G05tsma>NRI9Bm6TD9GqtF>wRv(HDb&R%j`^WqDZ@LEeZm3i-1MwhOT
zOWx4<&-}YX`jrmQ){cj@Iz00)M=$Z|JSwv0c&2UYj(2=2|FzmqPwx|oYG#Y>ZN9a~
z?a}eJ$rW`|EWSiGe&IHqU}4EM{cL$)(Uk=WLh7y)_ivN=&|$}%@4sy08MoNRsT=M!
zy6|$SZK|K}BjHXK=cik{)$jgO+x}U);oUU5Jq8ci1#^0iJj;5LaW;;LccG8xzPXNp
zlaGEqUG3F;?8t%@CmBpEvMywPk=UB1_pWer#FW1>>)-B+|Mgn;2<tbMQ+H%{ukK9V
z8ku1#m-uGU5$T=zC!7>p+Wzcn-ce|5_K)k>k$63^oZWNv`}go2ICHOF?T&umqBi9j
zrHwrOJ6jSB#f!hMDtx0GfBeJ^O&hys#c$TB)t!kyv|z=_JLV;dg3t2y%r@;`5O?I;
zuDCO2>cZ#w@a_=4z+`zqNpq<;$4CALh7b4@j|2yux;(qpmeW{Gd`_VCUO%JK7(xB|
zOS@iGzPPZEN8WDE*VorK*Zwa1_v5(zrn<jX$NJ^_Pd`oi_~@wp^qX8q{gqTzTj$J?
z30oJ#=@1wwn3$M&X1@LWpP!#6Z;Ytf<Dle}(<2{J=a#%w{pzG?5y$r}UOrdv^}A>L
z=X+~zW@r(Z&m7LM+0vOY<<ap)`{PBNK|`LO9vv}lnVGa<_biL3&Fu`%9MjeAANz14
z-mo~*{EL+H^6%HZC*?i7>|Fo&y><HI<=iS}3NthQ%URqp>$~>G^?FVH+$kTjpYc@t
zXS7Uf`Xv*S$G-USGDEF*MjyY=EkAj_=pUoQ`U{FNGmExMNScdo)|)Wtn2n?K%6gA4
ztTwi3I}3Ka{WD{K3**G+h2I}scUiL2n)~~?sX}=*1xqW^6GS!(TzI0hXvxFsMa+6j
zW~VOG$dA!y6lz+>wqQ-7F7LNwo{l&LrN8O{nRkz!TV%cDh-XKpf$iaUVp0!hZ&KR*
zCvw&7vQsS!vR!>1td|h^yh&rl-;j6u^<L9V*QHhbVP|^KzBoB$uPuASzl+>1IS-ba
zSbE=xELomY^5mlSpYuxhidYx#u2q}%{L3V>bWNs7e_rp1TYT})!c?2?qfS*-RqY>g
zR<2wLx`%e|+m8k>@9s9gyxd<r$ji&i>&3OT(w&{1PRlQ!%)Py>((Zew@X;F^lNmE|
za*pI}7Zw+H&&gSHV^eCkkH39k$T{EHW|hYUoC2bvx&)fy_Et@tHcgFB#zJBB>eY-)
zU#tGwO7TA2)cgGS|IOw19|nfLWInz>y~^|bQ~?g%mV1szn-ZL3MUQS>_wLoI*SDl!
zop+7B{peIwcuux^;D+^G3ql-U?rr<h^2KcLocr?TGgF+H7Vg;f`lk)Q|BUMMw%^aB
z7@1qXw|y@?wNTD#@7sntX|DLgvHKf4rd&4IerLgjkY9{ve~T-YxJ_cSRqF|RJFjup
z-2QCN2T>|tcDqL;wKFO(`vpe*c7Cx}sYGp4-~XT+ll@o@Jl8pr;d^wN0iz<%qNKy~
z`F~k2yC>pa@@$LVck9(+k5|N~7#}|?94PsmGyQGW%T<3TehFO9S$)aVWLizf?mFdZ
zHxd`tG3~1=Y4d2gFxlckTwweMwx!v1>JuG(zRgRSzr*DP&%_F;?TKA)yp!%^ByM>g
z@ayo>TM?|D9C=S9?z1ceou9H_4SEUXtOry2I`!7o*X`C>SycRViOD)^<6s{tsq@L7
zxpq`-+qO$V`Qo8=<2H_l&hoz+cjI!4Y!pwO_?n)^(Xf5L_Vb(m-Kho|k{1r2b3MMi
zMEmZAOl9F2CMNR|0*anz?|!;T_m)@t4i9DXxtE<;tX0@|zF)hy=;t)6W&S=7rxkBL
zGUee%8@qh@{`1-smiPK3JX784>bZ5c_P>3uOe)7`{doNHmPGnl{Ry9^y*<7_+@>m3
zzR)R7r+nW1;FzD^bvG@%dA`T|TT9rSFK0J=ewJIQWPP;DPo0BJ)y@9{mq23uU+Fbf
zzx+=-u&KPW(l4x4_LLX*fBD^%-R63D(f&#E)a3X2`#*iNGud_jXCsN)Z2K_Vjm>*b
zS6}*kB_+kd=>MImMd#C_&c3~uzHCxqO%uZg)mbNJOkg;ud^%*2@v9l19&s!*e|h7#
ztL6NdEnZc#|3(O(nPXJlF`@lp{?}=4_h$Z>s}r{>wdhr?o0fP@-5d{@6|7fToH*7$
z&Dx^CP~KA$dSu4r8`1kGR!^I+m>qNL^J{VQN!-8h)g7pQ`aPb1TIf2Vb<%&9SnPj)
zcFxt`QE_)l*!%w#%(PMdt(7PJvuj0xSixO$WmSh3!#3$QTiuomAMc&pZ<v00uF!*1
zjr?7wi{3x~mFT~5O^F@vysWtUzZmXMul1U|olmjk&*v*!pB&*)wYKWly?T1)wfAN$
zP37C|PtCq9m*n$G(x&Lo^Oy_Y#qQnuX5c7!K;rmQhvlHFRvc#EVVR-4G^aP@ETbHQ
zP@`~z>)pD8{7QDWyzk5Ty4U>qanLl8al)KAGS}9}pKoI2W+<?bSrfZ^+ScsrMaN~!
zS1@#Z>fTuUyUfq}t%;i7oQ~UXm!+Sdw<dCPTY^Ey;fD*-&(F)bwMFwv-Ju6kM*>w2
zN!#yuwt-2(sl(;Lk7@1tTW)`4x|M!})2Ty6lRwsFw{keE`0Xg6_`7zmQXlEA6fwzp
z`Yv^O@KYT&1@$zI=}+#JAJ}+ZSH^W_vi^SgFC3SD-#<EY@4o}Z(s^mu`ooP^K3DxT
z?_z$ZRCwfz&sVcL9vn+N&pG#kasBtpHv1o@X-<rpRxKaSSK|?5T`?^p>eIqCrQs7Y
z&Z?Lv%EYFA+qK~QS|<+K&t<kJS4Y2_e0Z||!+iA`<#Vr#h1ciL?zDe#^`_1rxr<@?
zi&s4KohfAKn&RT0eE8q&iAD}?UrHDQZhTnA(qZ!ba$GSBTP%y|xv5unUfa0-U#O<l
zpP4a_qcpvx?H8Tf8@9}Co@U9Rma8+|nya~c=WUD9FMaowrOA(Hmq*pH7{&w7PVG+h
zT)b`4v-V5gsf*S+%;5D*IT~|nT~_YVi9EB;yLlIvMI7sqRBjPi6ScK#{r-PZebVNA
zCnu|SZ%jVkWtx5M#FQx_eb(<R7^dk&9-5@;y=2OyGiQ82TB7Whs~$Ki9<TH3+uPHd
zQcp+hsVIE$sP5_1aIU$2$4^bwj@(hOki}s3*&ccOxF3K2eLFl;re(>wx)`o$b97|i
zhJ}`?tvjE)sPey(<lIWZwFmqAbS^e;IKrp=V69_*m$KI5np4;BJ6u@r>hY*5zTNhv
zOUecJi(Q*ji;qrMC^?c6+jX+;#Uz7ux8!eF`Fk`hY2@!ba_4u3*8e$+o~F0{-4q=E
z!OGBfy+ZAi>_rPd@Mij3an9d7W7F2_G9SDzuJgaVgy&bsDU1Fsf&YaJZS{}GepfcF
zo~Nqz`@2(m$C1d-w!g*vCtUk+@rzaE)Q*>hhQH14_T7(VbO<Ptf|QIJ?mplntEM<}
zpPJ%qdNaQM#i0!hkJ*kS7`@0SW3TvUtows;!`>4I<L}+Oz4qo8VfLe34X)DJnY?uj
zSImA^JXpK#_l?k3EL(1SF|(gsV7INFhi&hIbvKW<pZ?AqwQGI7uGVDrCr7&&XO=xu
z?!992Gh)lWwlgZ+&YP7bubO)?)a+R`>DqJE(nk&ZAN`&;yU+5J$HVPYLvphcp7_>E
zR8&sW_`7e}=Z)T=0?7W{y`wF^izO>ur$u}{!gure9h2PFQ|YN&*z6g;)y18=cmA}h
z!^KHjac};%%2bEftJ#^o*s%O#ko!@=nd_EX{d(8ud+GKX-?AO6Y-`F^mR(PciO((a
zPZvmh-f@<5{+HEvmWbXuH)DdsqX!wk<}B{5f4jNbDYqmp*vetjT6X3~#~BRLKhItG
zfc?O^Tc$Q!vZ|J^pE||yn`z#p1`ZbfeGy3+mppIqO!QF6&#l(Da^KooZld`2{n0bN
znzgC>Kf1kWXHDz}wzR!dJtL=2N_p+*<|3aJle$LZYTgmQEolrF-dvvd_}#8jh8w*X
zRc;!sED%ws<q>zXxpuT*QsbIw|LgC3t9eqVc;x$m!ULuyLJWdVdw6a%9%{CYpS@O>
zZ~DY1R;xVkesM9knyVsl#cJiMRga!b_CJ=kSx{cyzof*(Z@F;$;l`6GPRlO~zLA(2
zGG)GFVWFY-biJo%jL#p*+rGK>cUjolDAoh#=31{@$;t1MuClxDRn5$Y$GdOcx;2sg
zrwoHcj~GiH!?Z28|H%e0A7Kt>@^2~CapCzO6~J8*rJwP@cTTQ%YlOE^v(Q$F)2C;@
z=VY~K_;w{f;n^u}E7=)S96!C@`XIpJmt{oWddJS=!kL$tnDcY%Jx)#At#R+}M+@=q
z^BW`cQ$tRP?9-~4`*bOHMBFZiIO`wzj}Fysm%kAH`uXa^;rfhaSJ$x~NZK$t>-@4E
znd((1GU|OYAG`kup1nb0lIN!REw}g2&-m=X<S4%OV8^Fr=Tp3nWGY>=YU;EV?_BUD
z=xxlobFcQF?0Tku_*jCWig4m9=l3_HSsL^&IBZVmkL@)1zO+=-b8E6|Mzz9=Md$X;
zo6@1_63Kju4Yn3w<|ilZ*d;vj_2oy8XKN>Nb8)4d4rh4u=+TAOU%$M+FR#eL%gej)
z0egl$`_ZFE+e_1re0X?xV}#D46)QZRJ%9fB?e_a+Hg=&7IqAobrTurjF?snGn@J&g
z`_$h=<bTdn3idxNGu69hest^hO7mqMcI;n-=a%l=R#kC7`-ZUp0V(rYE53YQp<g51
zaN^5nRtM*gF|)Lz_O%;%)E<;>{~W@<vgYvorMiWS4BUAYGA}H4I>oTmK1PlC-nq>o
zo-da#{86j3QQ7lFIlH0ldLh&5c~hUA_{U(eY8r!3_*s4yX1|gu>1QYQEoA6;aN?dk
z_&B-@$l-UEDvB3M=RB`?R9@TS$FV7RO+}64yq{~T>pj%nW;1B4Equ%`b8}V8H9Ib?
zyFw4vW!k#trA6ObTYc|_?&(#w3y&}7=@UI%?Ot?hf(660{I!Q)zppYfQ}mj>WyOlm
zZMt(Z?x#C#>71pO+f;j~K_bu6+?zopeCN+M$6s9t+>~nST+OV1p6lwr6?Y=epP2ot
zgHb$n(~D=k>`NwQtxwBd%;Hiq&1|CV#AU2%S!FUm=l*FInz<}>(*#G)x9ghcyT4#f
ze*dcegdKa#9L=`-6PO*I9;+(T*U0sbS6nKmu<-8P`K`RSJ4}v#Ji-~@zU<BGyHoFM
z{?oI;{KC<{@5O@HELXONxjo+f=sUkvAIs`8?ULr@T+8>r-C4<;mv#54%FQZ){LIzD
zGO1n9=NaBo>9&9Ibg}LEiw`aaJ<eGh=^5pcuXlFue2HSAvgDE%I~-0Y@$K(Ud9coT
zkBx88sXotB<%?Jy>Xcgq7E0<ka1^o@TxdEqw{z2P{<|*}N~}DWob`9!{B856v*!0F
zOrL)I&CSi6EKE5!HZZn3?^fQvXwjn;=ay<5zvV7pd&FH{c82S#yXE(76QWCwT>QJH
zWQFXa;+-+g7n@|-gKpS8ojc`{ev5`1cf%czb_R|QCI#;fT7B7eM}I<sultrIsX94#
z+O7&5yzl=@@5;G{*$=+G_v5twcIe;s$J`YbJC7e_(9xXNZsWoGrDfWAzvb%<zgTiU
z;QzIvZ0ZELi|s7gw+^;RZ(94Ty2_0|rRx9g*1HnTJ7c|;CY*l0+VB3hU(VM3&6AG(
z{L-_tsb@vEOLpMrP0Rd0ux^P;uFjf&SUhKnWnsP0#%Y2tS~^vJpH#W&FXYXocGBzk
zqk#Iu!T%+9{bOnJyEZLeoB7h+r!$xjersI+;dRw(ujzb}y!=067h1n5TiZAD_+!rB
zS}h0CHVaBhuDrT*#X2`RM?<LwRqtshUS3|#-F@`XhlhtH?P_*#ur;rV-riUL|M&e(
zraN?(zA4I6-1W3}u_;f`PRl*#s^89go^tBKO{L^Bw+{&!PwC<{KRspP=EH}+IKAjR
zxr?RY*re}E?#H&7=56UXw=3p~c-HEw9<#UQ?D?0!DOYd0EAquOXy;G8nTFqN883u<
z^Yj*Y{J@6y7O#|BwLim`w6*(szL;<82^acey5RC{r{7UB7k@j04xkh1g`7X<uA>^p
z?NYNN$$s^=>*cQ{+M{Q$@#rv;{a86W`d3H4Nz1!=S6(j2-(@D4VAOK9x!~9e7ltOs
zlh<Fbs(f_#Q1idUJ9mQAmCcm?7)joJS2%fhZqS?6TTOFrTvz#A<x+6`r|r?t*Lek=
z+wO79Vx06rvc1DZ`=+j`^_q`rliH3vC}-VpWY!B~(_UHmDJ7Qct~InL*PnKAUu;%+
zX_wRE<qz^MoKq}m>Il*9J$g>>HrpP@IJpn0FMiJZ`YdCjo!!HRveol%XqxX2bNKc|
z#IHidKjzQf&PT0s^S%8S^DmiJwWw5;)uBmu?xbaR8^l^XHhy1nt2E(n*XHVY_6GeI
ziT~a$uiSZ9cA2bc_10n+iR6pi&1LS!QC3qlCYOch{w};yskJljp~stJ8F_LanZo&h
zX$P@YmLE^H+5FCJk<Z5-pP6U2)NS9mH!U<nXKnIT$xODeQbQT;3CuQ^Pwsnup-ILq
zfn~$8yZZul<E0zq`M=dPdanInxT8N$&(*77*Wr3Q&{^77vs~9-Z-2VB{>{ebyKmNM
z?3bzk_j&%$KcCOv++CiZ5xx2Ii@LB`a}w><FJ+iaW4_H-<iRt6@63yo`>Qh=`&1NN
zTBdBOZS0scZN2J&zH?S)5t1w_+v~nHit(&0&eoPy_T9MTR`tafwg$3~Blm7`y8my%
zbpLPr4$SE-mwTeQrM4`JS8&D`u|1935*(*^?$+BPfBfK{4IjfKvpvNY2m7Z--M@V!
zYO~OVu!V2Rv$*f4s6SoXC3SC#ZSpz+$-w8WO>%2ru4l+O=EL>+{*n#<d^0b&PD-(#
z82EBM_hh?iF26k&UAj1pZPk)OyR-9RcQA`?TJus^=3Xs({l9yAS(ft8H4w^|cHbOc
z?f<g1HDYzx{zVseZ+$DJYSpjS$>;sm%I;f*O~l$T9=5l&*M5l}cw5%aq$DUf_j=mv
zzS`g4K7P6Ee|pazn@yWGxrBv@na%E<sO&yz{`~Xb-rkNre(kC0_L8rvmm)7;eae4_
zSGq7n_vpL|CdPQ?udVqLj7rKPW_L_EDWS8H<uBhF!^0P)lefI}R8QWL`lwh;_)F&3
z>MzfxY_KvqK1+b@(XTr)ztUWm&1*HyQ(1S*l--)A*)=*q_CuEA!3F-+@ryRM9Mg_s
zs&S0}US|hBk=4@V?!wvNVS%!sj$M7X-__)9uPIm;wxjwNr)JM9@!AKCb0g-jzndv9
zpZR1;;>U$=#U}S<9#=14-M_VZmdb%A4>^|{nORvA*ZAl0=GgmhzrXnX`$=W}T?PML
z>AidYpWVCZWaS6zs_XBr{%i2-G&SB*9xb)p*gdP%RO^+^l<O59z2?H1rUBRAB)d;+
z)~{QmCNU+#$13R2nOlyIf@YIVK1`D9nCA3a{g0`?&(G%ti5s$nbJl7*TM19iO#abp
zdF#}~%BWqF9_6oAahP9xsq^h+vz>x76H{NvSCw8no2dPNq1gQ3*^yGE(f7A~<dpch
zTqdXU*|uXsuRhBztl!7SdR>^^HF?X+Or4^jjobR>e%_kUZ+WZ3)-^g)$lzBNL)YxG
zpr@C<#ou|K_wb8p(Oq-pr_#6OUVQppb9wvm(=X?zo?6Mh=xMQZ-lTaB*AGfH^j<y9
z;bG4<ccQ0m`BbJkR~{?ruvrJO-Hh1D(tXgce+A=@=D4z}Yg22VCVi4NW4@rgO0~9i
zeWT>*b5FkTubK04VXyAhs8f@5uWCD$|CY*GGcjo1t)u%NFP*Y7=#;xvU$ECsxf^#r
zeVB7$yTfcw>(x&m9%g^}J4Ey8%D2DQtS~G#$&&K<@#kTFcsFP$&g$&hvrCpN`SAPx
z|9QseZ9cC!w^-wNl#2@sGdrJ(zJC9nJ$p9%S65X{+!%4_R`|8ZT`yKve{280hIR6!
zN&9S$oPVXEnL2CAr_X-7sznPJ)fSk}56Hed;i4{o{q@lM7yr&+4|sUPeW$W~!^^+#
z4~c&%xO-^go;{j>*8TaG_y3)U-ano0mE4Pd9>4Xv@aOE^Ioum|R<ZtDAg);Ab8?r>
zmcKi`+!x5~a#f0~@0ca9cFsSwchQC0Z2mg0wn^USo44jtkbds^$lm>`R}&p%W_(+{
z>1TAzJ|Ul97H^j2*!=U-nzf(nt^EDR$%aO6Qzwd5nuR4x?MtwAT*=BKWjp)OI#XBP
z{8MMAem`;7^gjo8-Ho0|mzlS{%8x{~B^s&-Pm$}Ay2qFh@aeIV?x&n29cPJ||7LBF
z2>QVKN^?!UbxBOXrENZJ897(#_%}wajaYljmoIIz<(5Z_7cNwMlN}TkbR)d|aO3&s
zi&w1h*p_$x+&R9l`6g15wpAu~4fF0;Ff}r)4qyN5@Av!DH>aPU=C{18Hg|rM;0m|u
zdbtD7^^U(j!T<NQ&)a$RCmOc*?fPTMQp>*1qW9gxrTZ^QzFE>&5vcO)-~2Mctd$=b
zAFPO4we{>Cj^?Fr%e@xsPJVHwd)L>R-O7arcyc~I{$TQU!M+E)E$2Lby)bX}yZ@C}
zlPz0n<KFexgG#2>a5S8cWNA><TAw<{_QLix3SX@bZHg+J7wrwIR;T0zYCC{V+I60E
z@WHEVC6aG-?**K8uhq6Jj}hXJyA&Ps?Yr)#Ujkbl%BEWUNOR_$+;;5qhoyUuPDv~@
zvG~(-zIW-elc)Ej{^qYdey{!XcjM9$CP_}QdpnaSfK*@YjlEvIBJWe+Exp>%)%WMk
zIMs4Tf-x#;ZMEJRvGw|TldHYv)@)rjOY^XB#Vh{5N2X`5?%XPES-4@E)9Y4!uO(9q
z_SN&4`<)ee{oO3^=7UrhKM||B3l2U^_n&EIDPZzZv%pN(Ty_ha<+O7*l)l%lUCP#V
za$E7aJ%x*|XKLP<bVz;K`QH_L1gsoiy|CaBvlV^)>c_uC-5Z;~?X>0DWi|VSj&%4s
z>(DoU*YL~@bboIgbn|B-r*zz@>7A7qdG;H+tMFd@x4=(E=I|78_YPb6=_mKbPmzDM
z^w{MGkAJssKP@bGQdl|vmGiG16@h!#PP`JhQH7@`?fdc6yZa6o{g_|m@}JvC<L^GU
z^10L31aCRnc`MfU%G---m-m<*cR%nmi0$X|W6@7*lkW=)UpoJE=}GCMxBlLjF-i4W
zx>-ZSB=h|wMq`PIHjxZRB7=6M9_fD699uvAsIT?R{jcSHUYAR6@2!dC@t@@qz~-bG
zXLs+n&C|Y`pf|RaU$?A%v*z!_L&tJeqKqY`ty$V08NYI=hiCVTv-#|IoO@T#nR6qt
z$J3VC|G-i2+3)yz4_`mBfA{aG(j-O$jvX-^hQVGh-J>r~Y%RO~qUrF<HET|JeXPqq
z{)^@Awk+?M8;_?<5qY=ocb<=$u&Jr31P|M+*|T3>T`j)1`unq&%jerI`mAwkqgmOT
zh;ufdeM+p}+HLq&eubThT~9e;uj(}WdF4-@NAER#ccFKer`JmXCmomF%VJn-Zftt(
zwME2oYs+<B&SbwQ!Vmm~PI61<r9S)dv&Yl6dHS-Pq}-!Ui_WsIyOACGQfJww)J@y=
zzGQwkMS1dajs}flrtLiyfi+v6OYU5s$o>BPoTK^dXC54Tc)rt-Q~d#NmBrHI`HVlx
z|7nYuW^#uXJw9%<^!a<2ygLyLpM=y3PIrhOJ#@(Y>9ki*Rc;yWRQj&J=vJuL`WFX#
z{AYLRzeqgy%-Z?7eE<CZh7FHYCn>ak&A)6Pc-ki7$_KrmZFd<2Id+}s+dJ#cjn%Hd
zlfPa2H~CQ;|E?O{ThbE@oWFGKR{Qc}$(yH1m;YHmIrl0uN8|tIEfPVlUPn^YzWlH#
z;hVm{=c?-ErREpP>RawT_|5i$e+k2z`}^lFTc)O@th^I+tc;^0V`OCHLea9PPj7v#
zzP&BiNLAHUru<Ifp}g&rr!V(il7DxXXhZDovcQ-apR_bJ&{>2xHYT&@ZJ)ib_V=Tr
zoj)G7%kx$8%G=lNvH17n@y+e|@}{PyM~)mx*cw&1Gv>`r;V|}8)(gxtZfxv-a<E>Q
zG5_{nlc~{Z9^tt^79Bk{>8HuGGuOi$J3eG`?KPZrqD1#!{GLxXH>E5(JglQtp8k`+
z7&*Or)!Y74vtl==_*_#xl;FAS`;)VaR(??~Ii{g>d0Ei(|6IIB-^+eoC6N6`La6Ay
zco3V$?~mn|F7J@7{-k+G=H~n*j{TioyymTQm21C5JEiv=60_%<d$4bJo$}S&|FyP0
z|Ff^>^v*b!rSrW{U0B|#>&NZ2^YyjIx%ci~>wNNivFvuxQT2ajtz_s}q|sI6ac;(n
z^KZWP{tUXby7a5d2Gz}%gXKj}{gW)4D3||i-RJ7A-EntSn}crOzqKv-*2|gs&rffX
z>bFSG5fWz4ob3E`tK7br%dUbS_-4h_t*fk>{pYi#?U5sng>#I<c0b;@?d0)UcX_XD
zz4EMJ2eXOg-`HzXlGm(*zIboH_~eUnLvY)XjR~QusTCD3=GH_8J{R3DIsHiG<E@>)
z7HOFm@6(yceLZusSZk=>DyiC@^Szmsz6r^7!v3`}8n*is6h5Ec{P<p5*JQ`INi)QK
zQ+A1_FKz#-|K?!q`rge+xw6UEt_n`hUH;zkrHKCeW3kIwCxQAUt3C$(OV-`}eELaV
z{ilzMGuE%(eeLvZVX@P~|IH$v`1mFt_#$_r;YwKe8SRM--$c0oF3;R*e77|2Od#7Y
z|I-Wd(uMDGHZauue^C~5RnGF$wS7vZB{C})KQ0KXykVd&AKu%(LPz?Y)qBRT-Zf|I
z?v%#;(baZ56@LBHyvdVX*Iy16uxh+7n{a-4s?M&|#Z#g-P8B_0YyAAJ=jXUxL5DQ&
zi=IFHFndb)lXD_}AGu8uo!V{xV(ErLX>ac>Cs!&s&WchCjS7z{F|o;<^g`6u;!0l9
zF_V3oRo#!4&E2!(C12!Yy~ls-%)32x%O`~G_KMu_JoD$hzDTA6FSC<^p9--Z>0erZ
z`iaZb%`?82pG!(?3==+*w4u0aTUgg&@h=;;B`L1YnRjrV)!K;ln`P2p#r?atR(wyf
zKI8WVzIwi(tA;XeexEv}C_kLN?CEFGm480&IrsjEt%T;o&rdZIZ~NJNbm{8uuKaXT
zedp6@(H*_LPuJJ~)n@Rw`>Ep8p?uDMy~goNkB)X*{(LgI^6l2^d@KBmPwQ@%xnQ^d
z%DHW|flt!R<-YAawQ9|p`;x^+lHVTsoWVHZa;rddL+pY1(cku}Sc^={c)w(?PSgyi
zotD$Ch%S{cetzj>jO7PMwj=!u-RJ-N(QMZ>t8Bxfkk$Q46BnL8n~-j~tYKlNdgq)O
ziHY;qdwV_GxIU44ecn$0Yn56%7QD}WG-X<7nd!SCyPN;!)TFydXYEOe785pJ#(3e$
zTIFMNjvVR9%vl|IaN4V<GrorTo!`fGA*f*O`ajdcx8Kv=etk{e+ef$A{U^LXb6e}5
zL;K0^cennZ@Kx?@@s3+NjdI@H7oDRZob!0&?5bo#mB-(v20xB+oxFT4&*fR0>^=6L
z^I5z4Gf(r+uf-`#KhNHf`!#QEz#jb@CpI0@G`eTjr}F#c6IELs6-Tjml1jFXW!!cu
zy~h$hq;5%4>}U8<V|TCWwXS95r<93v=lW)4X&p?M@aR#}z8{acUw+QK|7@yuxR9je
z$qk8zXBZ?h9ZZ<8HhTM}jEhQ~0z7P$&*zpu(Of=9iH%q4$bm*?#@weTmiazh9kVA+
zUvGN1gTkNb%X+2FC(WMiotLM#fR*d>=g*N_GA8E4HZrj=Hy*fb<T35S)>{6idsR#B
zHJ`l4{U*0|+qxo-Us9YEuO}R24u8hxbiK@eVrIG`b6yN@bcRlD_xIm1sz!Ft*%A%Z
zlRG85cGofg7L!+>-2NxlMa5rf+jV({&eeIgeShQSuDN=!-8Fi!R`_7q>bWiVoL*g6
z?t0<6%iDY68NRPW_r2>ks=Xqur1m;U%KM)3i+sM``}0bKj2;}iyrXy7CH~a2^PXqE
zy&Sl;<<nR56QF63A9m(U57tDwzT}_2eZ8vq71qjs1;@Zw1$$X6{3j7A;u^Rs`HZgi
zan6!>@0Pz8*6wy!SGbjT<T-!at16xsiRzbbmDcQAck}qWOWUrvvF%kjmbc)fr~|i^
zOtjTpg=={SUQajKY2`mR^#b>zTsEn>bv3%5*_d8BsQbl!eKI4|zq7J1?n#kA`#OO-
z5uJ@{HGKAr`QPK(U(72@D(0IfzNaL$RD)Hl;ovIw{41@m`eis5iqBZwvrvJ*p@r*$
zeED`8{rXce6D2QfbmB6K`ab(>*qJJ6-+Q;3#qQZk2_BPZ5m?x{XIf)tUv7<~{@kV4
zjb7)@_>v~G@7RWuPV<`|{9EdC_vfrXk1~#_w^T6i;90@+jN$vXH?vfh#+0mh{I+cO
z9D_tB4fQ=21)fa(eQn~@st+NFvb7tPT94m<A-(PGr_=h!Uw<_!e-{Iqh5YpC(+tyW
zF^2E=s`ZPXpW|J<dVz-h@?d}4sfNkNK72UL-<~_)Fqw^8Oo!vDNygRv>B8slZDd@$
z@b`S%phLFjpML!NY@4WpsHkY;JlpDh|E`9|$JQ=M&iAa{&bW5Muc`#$0@eqNRi2us
z`O5yZguBc;cp$2IYJj5N<a<r7`O8m+Ur$xo`T1bU|HC)(dfe2%m{j)bO!g0-zusXc
z-!c6;YTeKB1Z+#)!Z<u^7ft@NgeACWTbIUXhFLbd3x1#0%>EVeZdK)}_LN^+Y<4C*
zJ2R8*LGZ1m=FAsfmfUz-Cd0?Rmi4%`kp$0;w`Ftu)Yl%I*cbKt<IkEMcVop1-gm{V
zKb~WDdDg#G&Aa6*9yF>mY^zgvrttG`;`|2^!d2W=!7`5V%#Qn+8#<l@FPJQPcI}^c
zTz7b*|2Zq?D7VNptF|t<@3_GEZNI`92@~H{Nl~Cd@gfn(p!myef!k~Cebh_OD@%S3
zp8I%yy_7=R*S=Rp|1as5-uZZHUHq@3*`ij3cVDTy=jYu0Frz{}EMb=F#OYjXXM8=M
zcSW~Wvi^U=x^$+7>+ZUfzE<<kd;M2~wbB0%OWv+<KmEMB6^CjjX7LzFpRCMS8Cz%f
zNnx`pyM5oW8ZD{s2D#6*i+*0@bLN=HvZi(00RaPdugcu=zV{Lgj2?Z(pU=ojd-hoy
zxW=Skd)M)FT{_#N&+XGETEE?L`NYYS4{xT=S5;JOJaXj71(i={W*UR`=SFUR_TXru
z=u`WX875_xfp=yGyM-3M54FDVny>cfM4@@Jug|XRzI1q-d^ZC}gFq6;2BD1jhKE&}
zPr2_});;Q8)PMY7`nQr_au1i^PGq&OQ*un$XLsOiynjCTuQT^mjF_s@lr6<So?ca+
zX`FV^{-K;;uB1yqmBxx{Q~Ukj)@m>3pLROx_L(`Bms#%c-(iudeERACoTdbWitA@)
z8b9BfE0lEFCXfA{=!LKPCHBpCxN8<ASFQc_iu?YeFYTx6-hJQZ7No~o{@izR{=Ylm
z!PF`L%OF#nGTREbuaOdP`R4r3NbOU-A<Mpod9vAQy|*uhPCkCbdZS~>;nI%e=@S3;
zPjN6|<H(tzsDJN%=xpI<oi51}5*@zO7i6%1Fil){-%UT>_@d04Zx_QRW&Nqy_1ARg
z&k4Ew&Zmz&?{<h!uq$YuvMKsv_c<m7hQKm;^Y}gOliflVzE0Y8;q6u9@2`38{n*3a
z_~7B$8OxR~4UCNJynp{EmzL|#{E4&go|rrRy_)sei>b3WX>t4Soqd>p?v;NQVc<KN
zA`j>&h*h|G{rsTFXL;a*y6d!Z`RD94OBDHKbuP>-a7_!&IKSXsKyJNP(1i?>P5)Nk
zKXGc^tv$P4RbI0?r+%1j%E+%!vg4~`*?fDCvY)#Tt=)bvtGA;=LbJu=<*KviJ(pkp
z$<*kuFmC<*9|xHEOLplz{atxTN^xexwpo|2L`pw(*ro8UAtgSS>;C+TMIqvTu7M)1
zmTZt55Ge9Ae8Fl4kJWOTdVUgNu5s_(l9X$IFgLxbGJaj|wz<Mrsh3ameTax+!jlH8
zW6!Q$vOe5+_R;aD7lR}6o*&QMxaNk4`-X0XhZ}hiH#XU>;(*=Q6xcd-`@g%7pUbr^
z`m@NB(>|~J>G9l+_TK}*<9UH1t}ol-L*ha}P6BoGVWNRkk{ww=J$|?VnDKM|VkQMp
z1_m{wLF0g6_Mh{Cu<MzS%=!0x1-O;HNTW;WSl-uUL)Kk)>t0=18B=hO)&60J$kXZW
z>nFS1`Xlk>({nknIUoaL4gTC=hB~e;PAquB<zt}*mriK0eakwMaY3zQb}ZYq_dU<<
zYX?W{)Ren<)MowJw8L3j|FOHT(Xj7-VqyM#Zpg76j$2cfS~=f7y=u*$4Z72Q-d`3N
zk!PLuT-b?+VM0)zecD_th=r%tL+@?s`n3A%d)q^Io;=iHQEu3A?v_XA3JsOD+a`s~
zZ_hjXiT$sMsriOu%=~*zoZs0mYqmSq_AU3pzSU(DBwkx4#J5~M|Is<yqAr7X_IH<$
z7qtK0jL&|#W&XXr)y0>6&0FQT6&WtPEIBjJc6NfnkIOcUu9iN9g@rtlMlJGnKN?@W
z$T(;FJ!aPI*)z@a<@BbnzMNcQ_2cc7q&oAh3oeVwXLjnHoBQI?o5!bTY}aU>Zg=X~
zb8&YYH^mmd3ho^{o_>sZAf)-!@TcP}%itIH);|f`+q?OTn^1!@U)YO}lFBPKE)QN|
z{LohHv4xOOOwgv=3O`@Ge!1z*0WqhXS*K63$sS*<JoCZA`Li$So(<Y`a_!^Cf|paA
zkI((QjWgKbM5NPkk6k<F{p-n^xTe?S^Uar*pAK}-1;_sX%PntSh1r2)e9HgCV)M?&
zrB(L?CX{X{3zGZ!B(hlfplSEd+n>Lm+}*#WKly0h_S2lgY7ahcIs3QgMf~x{=6RfJ
ze^^X;RV8e0V>qR2)(3?XuHvyr8W@>1bah#8HOVhvb%?9^==v|Z{`sC)t5!>xWC-;3
z_8wnizy0>veYL;)JmZgd2{hIH{q=GB{y$Hj%boH+mtyqsgmS+^i^KZs!SV6^*Iyrf
z{~dHhLXV`emF>Ip;%}e+ne4s0cAlv8<DLKK?__DpwdY2ylvg}%72s#6f4QM@*_2I>
zw;i5Vy?2Jl-TD1Fnm77)2p`mc$bO60W=Dlo|LJL8Go$Yb?``cXZ=7iV{=&cISB0MV
zGwV+(jy6AYSLxVm)_kU$_K$b)c{(K;9C&(}{dB7R_XtQXIu9956LI}{b>?p0o{O)4
zoXUHZYWOnQ`8Knod0xHbJqK9<xj!2uH+O7%qGa&s+w{Qq_dEiAbr|tGtbc9u)OX6w
zm9s0(ecQdRKH`HnN7EK@`L|CWzTQ@9{ey9Wz~j_srnh&#`<Pe~b0IJw;K2TWU)LvF
zpNMDJeDln+v$G>NCLJ|=xqjouiK(aSDvR^K->ZIq-nQj`hp@lR#9zOv<m!GT>g{@=
z<kll0$o0qO$AjjS)YQO;2#K;YQ#StQ*Z#q1km$jCS$+D4Z_{VC+qx;bNEP^>KFl7y
z@1J}@zd%yol(}oGUd-F``pAnT7i%&%EM_-&b>>UAwC5gE-sS5%7rpu0UjkbTaO~}y
z@@=;N?-@E@;C}1x*16=|-uY7HmO*T+Ofz#%E8UtSP}Zjv&RP0yTWkKuYbL*r_a0ke
z9Q5wS@pZdOOJYt4<$Er5zrvv8YZ$WA>t^8Z<Ou26hFx(Nn>)8JdBA6JGj@AlRCz0F
z#gi$O5i^f5-+ta5vhcCB!rhFs2NFEh9;`k5`b2(ZVrfKj8{>n_JAMWirX4yXV=55r
zqMvf1{d{1<^33Cm>*s1JvF|mM^1rOt^l#bWy0^U3LUb<f<k%~_f45BeU$vAA&6<n&
ztCB;OANP29ICej0af*FOTgQcO3-(LSU%lpX;R~LLH-wHYHg^;JaP85We|B$nzB<b}
zBPX};f5HLJ1HsMrgKu6tCenVgE<tB;s!busy?ejrB|LB~dbj6nQcK+NLlw6zRy(FI
zzqwnyeY@_7Y~wVc%y;ezFP7Ze8C0!XBB*ks?{JpSap@IHZ|<JW_I=uhZ)=$x)%o%n
z_4a?;cAcA>^V?&qp40wIA6xhQl6bTxcccFL{cOwkv-I!hVqlD{l8rxmSIuwMJniuE
zUyHOsrQ#=h*cE&~rwTgh&ul(mr13IvqGWC2je85eY+U~?^xD+>3@jI3uj%poFD`je
zT;W3Nt)I=lI(MwQ3?=ggvt{qSocZdm^pC3Z25xhX$nM`Ae5UR#XXM9VyUm9SkIrnp
zp>tQi<ld_K^J;!lfhQNqPj<S!YSk)(*=LUzRqU6DTR*+4i>vJ2ol2iy+54HEPk(ZK
z(xNjdMy+9=b>jEUF-$(z@@?vrDFz7#8a6O=IO^|wX3pwfvd-II|Iy^7D@`o<fBUbq
zXHHun@<Usp@jm0s1HD^V-T7vlHuFa{%P;@(L-#s=b(chOP{iz9)73k^-WLAIYJ0}2
zP%v=Wj}3oC`)Wb6pkY(%_4H2foqu`rVeu`0iXX2ny0>n*!3&>1nJ?^*MDAVZc>2ZC
zo7XqAwuk#pXYGw<oN?=SRG!qoCV{tNx8G*pIP=z9?PQg|D)Xb`2EUJ_9$H}B_KiKY
z;rezvh5NVug{z#IVdB5%JO9a8j!TS>e%;X#`gPYW`DD9DeSIU#g_mc(%-Z6{@Fv#6
zXV+`<giYU7lF!5>_U2d1GgQp}zUlXU%UgwQ96A>(Q~LgUNa&mt(XsTj(%S#}Tee<H
z<CKTzJ8!&MEwJeAUV$&x8ZlL?e9qK5xGeE``6Xih>M61FQ%`J}sLvhk^kYfA!GlFr
z&vjO9`xmd#C42id{}P^gswHokv>5YwpT1r<o%iT_W`U_?e3{De?>1}-ytJp@@Tm6r
zsgCu=f|`?0N_>9DxLW@2yP~qXS!x&eMV`<3;ZftsSIm%IcIK**^|!23v-c%bUYxnm
z@Tsb;(xxQ6r3>E0hggT7I`blv$N%qggO`Ulr-+*GIlgMrOC#G?F>T9iY7hK4HG5x5
z>C2;+R&+mVS<{;MyY`@)-7PuYWSwUI8|(pZV-6ncnw`2fo0mhU>SVV<+r`vWZE*GT
zZ#t~0v0v+bZt4;~wypQK?XOf+^_4&2ahc(w`oHsE`gTv#dLGpE>b|1>OGTr_`b!RO
zo~rx%J-f=rX^CI@cJnoF*tq+fq)uB(&#nwMm8{Q`tXIh$mR@uG@%48rdVAc``x4l0
z9eH-%Z~5do7K?s$^v^fhrKQ8Lsp8`!=37smJbCc>C*O|Q|Mp*n+<j*Is?IFu#sP2r
zy(K(uOJq8GrOl0UW^ChHuxL?J<mR;2Z#UnTB_$;ty2bx8*x%{QMAo%A(-<DJU;l7*
z)ssB=%R#>%cTH<Q@1eO@_x5~NIreoTPIszRwmPug*Q!$OQ4~(dxfOZG_?s?E6KIuJ
z%on{NuVYJnpI%wxeepHVkEY!7zaQJ44}7Zg@JG+*7vkn!)yMZ8-r|4xhspo>o3>P%
z@0b5FgQ242t7?(^T`7jT`QJNc-1^;bQQNy`-&@AWr#jF6*lq7><a}KDrbYi~X#6v;
z<@-5jD^8L>_5bXuPyS0C)1RDb<nMg*!ZGH?`!d7y%X2TS*&cXfM{j=j{i&jTOl~Uv
zV$0Lxk1pN$z59FFxk>vLxaYU5ZsfMEyv07%?wM?2ue@{c&E;2~{ttfDYZxKyCveeL
zk8A5mnf(qfD*je?);WW6M9li^50>0F_rKJW<k_*|7?0wz>sy`Ddlv0`5c+b>FR_-!
zC41Ug9nQW>=h)$$y5KNZ|FKE@1#jXtbU!|J$vLm>d1|kG`qd<vsrLnER#{~#$K_c5
zlef?kKYe1$X4jl=SC{lxM*o=OdMR?V)|Kh^L*1@!n|UeWwW83k`@SxpG+ma>bIe}A
zqVQnt(zNHo3l$s>+`nTc;kd`RNm_u1StF++IPG|x?j&Wuqf7daORsQTzj=~eDc{=P
zXWLxdmhaasIdlTF;5PNM(wk*DLCVXx7Tf(vKmYJ-y7$$;Mu(<2|NpVuCF{w{FWvit
zbJkaR=;_*o^7+&R9Jzfg@QT6o+EV>CR-+|6ADmyNUdr)MF@BXaF=6(BBlGTe<$rQN
zrFP!0;o$q+)F-aYKR<Tt-v}zS7yY>&0BwWUg_cY@D7(7q%5L+C@z(4P%iQN_zgaeK
z#@DE*=@G9v81C#dlDZR}@$KEREgzN3Le4u0EjYJVj$yT-vIxV?;NMJs@qsrim69Yr
zPPW^4_=5Ib&ytq+9sTl`mfOAg2uj>%&OCWKJ)Z5sA#VLAKOXlVPcYb!cX!wSPR{zp
z7dx(I*}kgtQM+s?(Oa|xG$8t7VLJl{3)7UTTT>@jy;`}PFT;Mx`-@lWBrk1$xPeLG
zfP?~T?$zVgZ@2B|wYjz_UuVOog5yF3#yhv#oPWCWf4jqn+MCO5HayxBFng)0{D;VY
z-9MTinx3m)^P}tiX}i?WpXqySQjN`$MNV$hDZ92tFv#oY?`ac0O`632k=1s_SF>{`
zcQQ6iH@~lIfA2RF!)vYmQ{T_o=&urGY_atC(VAKI?fu_uj#pc!x2kRUeY7tv=-N`1
zC}V~jF<X1G#rSyN-hZz%X?c3Q>a0DbKbC&8OlvXZ;47A#bwFx$txol<?+?~Q`W}dO
zuDxizDeHE;)7q@^^V57)KYPd-dB5P9*j~<cK*rdK;YY0K4r#N;nRncRZ>op9uL)XY
zEbt}sz2QRR$y2@?Fz~jn_YS{%i}_d4)pe7${w!AbuPS-@agt(5+84FAQKI+1moYXS
zyTlrjvm=tpWNNLF@3(u0=9MUYtj!lb_kMY6ocsRm({BB-<e2Mu?AtCki8Gxnd$uM%
z=l&tJ;?~EC>F3WTC&aw|zgot-@E6xc$;~G^tor}#n(onS!Q8ATw0!*xt>fiKZXa7H
ze9KF&egS9u_J*kIQeD!|JQwTP@Xjy~a1Y%3O<5pS$|LPdtILcc4iEF+v-c~izjI@d
zxmO!vwePiok!RrH-3)J5*2c}7v)AcJr2A$2#I_$Bzi@FXs5Co3I+0JWJCwgr11D6C
z|JEw(V*j?z-sI71Gr6&opKG^f_ku407ypPdT;*FE=UjAT<(!M<;=#YC8(IA|Rr0yX
z(sZsbwsd8g{o_`FPtSi{uhaQ>(S3T`$voZ!)9p*od-?nGi`s3!{kBKaxb0}S_~$#t
z=M7U%2$;TH|0f)DVcN%!4`0rEw0LjqmUr`7K0N-qbm`J?*+<W}m~NP;zf>pBHoz;A
z>rH0mkLi8S1)XAaS~z6Zygzky55od+wqM(P{?tb=xw=tqy4lpunU`nGu<T{Yu8P>T
zKP+wU)Q_3B?*5tA(9PxUIQ{(Y^b$R_y{rver*=Etp1o)5n|0Cb4t{3}F5U{iZJER4
zWh2+%d(~UT!QmI9h52)~dv?n4XY4XpYUJKK9KX-rev5#cQ*>ib*&?HJ=?_da+59Fa
z9jH9Vd`Zi4_10T<oVEE2|KFUdlzu8~qR9(G$K6uzeV@(`o^9Wru)9!>FZ`?#XF{*M
z^SLQ&7u~;7G|}!^ZepLL2v=Rn^o#f0U6#%BJau7t%Y~VozoZJobQup^3c7zJaHqzb
z&-Vg<_Ofg^(zZOy#P!Rv>q|@*otON1D8X+@-hFM8_y5)Q^x9f~`Nca&&Gq<|$e;^)
zN-COb>bV=vym-0j@AXB$wohbPS)PC7?e$lOdAw`==G@)y<#Y0;8k^c*R?iAAH$|Qq
zUp5}OeM~6-@*^GIdA{v)H+gy4tM<P4Zm4*DW81%n9~MV~)5M?fAn@`6P>1Mr$F7E+
z72I2Pmo)pX(Xetit1RPcSR2YOG$pR;czpZS32j#=xShYDeX?ifxkY;)uPD#|QORD<
z@@3az|LVL8+rK_6u<-ElVR^7-^SMPkcg|$x7Gro&v=ekr*n$NQR-9j{ar}_(_B&2t
zVPbXr=krRNeYh5VYsuRcfr~YCb(bz%rgkN4z4fkJ8f=FJ<@Yb0oNL`+cVLCzw^%px
z{JhJrc^1x+S$nWO+HIf59#zvT&-U~SXJ&-2fA;XP9p_(r4dy*NKJwW#u46t>bun!H
z;me8z7k)+DU$?Bitfz6e`+mhqxsf?5<IaiyT;K9`ed+YzTYK0QOP07lF<5&(H!1yX
z|0Vf1Ri?Aghc<2gRn5?HL3nCm+>L*a-Y-A-<e-1Yi!<F9B;U+fT;$nvN_E-sl8w(-
zHyXVtFS%J>e)UbASc~Ja?>i$Ua%~MFf;wJ)j9z4{FVgDmZ@Z>Ssc`Rl)pg&u-r9O9
z*70K3%1iGvH9y?_RCS8)zWB{gRosIAs+5^o_LQ>xJuBh!@km;H@BK)Zr`y<_eVgjo
zeV@j+$nAc8P3Fs^z#AW?$xNtN@3F;K<<OP(D;>ts+xBZR{yCVo?{4`XnHgUecy!xv
zH|sTNd}b&TmKWGK?V^spmGYJPo>Y$KU)J-o#$?6XZ`%FrW!}D^hfTWLt+%c(0*^U8
zz3vPtCR~4pP88~YQ6OL7`ItS#q+Zi~$yq_RSe3Bks*L$@5jVoV8r)tbr*`R1f68x_
zwk7AB^mUfF&b#`S!6U`Qy3t<t@baP^V%z>LU-$AwSV~3ht__FI%{I$@G%I`E!(Fe}
zDXXiut9nms*?Rr;SNBpoSIaQaP0LkPR;Q=yFW<OvB4{-K$&-|{^YiXz{=Ri=@$bl$
znH;B2iFEY##&XzHPH_I>VDuqO{r5Z8WlV-n9Wk0u%{Z>|O5VEk%<{qFb5`5ZKS@8R
z%0J+{baRJFG=H0lZ%XA$rg>4tx-%#K-BEVpzLo5ie$n`i_ai%QzfUN<xcki-+lprk
zHa)ZT*b;TKHmNP}=@qff5+!b%lG(OyxhXsA%{ED;o%wHK4As8!n1$;;-Y1%V`r1_a
zwbQ1ZNzXi4lWFSm;pEP*kAC!gme`Q4Gkf(k#*$rY&W3KDH7Qg)>*$%UVT+7zg*9?4
zbZ470W$n(WY3qM0Pn(hGk{+k?==Z&zi_=<7^F-Q(=e+1Tm#{qTdhnGuRbI1{iaI>3
zW-d9{&%M{M?ZlS*9PUrc@Ai3Ie^)CwKY6{6+@F>UvxP58-+q-=F}p0eQ?|{rYDU9#
zr`lQ3VYez~m$!d?S}GE-<4Xvq!1dQsLGF7r9{swfrM2Dm#x%9l!ID*ftyB-ke^)!t
zmlbO-kS=@n#h2@?ap_CXZJp+J-i)E=m&BZXPGQqybXpArk|llqw@4}}zp4pRQfn9O
zEdQ;ov7%bG!R>um<dqM4n+{hm+8v~HPGA9R;H|cMKdaq9NomS|TP+6g=+vq8U49ep
z7tTH$ePZ9P@C}liPWbMcFSt^_tLnPitGlx;G=E!r&9+;(=cTdKo#>Sl;tdrHm{%+I
zroEqc&hO&Ngoe_fQ~7*%KP^w(zCHDymd56XUtbzX_P=@e<?hjkH`71|c&-Xv{o?X+
z{@dI0pHKGRvis=TFl{G}Z}09_KVc4^lB}Vn)%ExH_s<8}<ry~Q+%$T(<1t^}{=eS>
zq_%&v+IOA*`nyFR9_N}x-<(*-=b>rNt@w?>@&K#D>$Sgx8$!11@%8u6?6$JD`(AaC
zCx-un>%Y@6GrudOf8RIn)3X{e(Y?+~H(x%?u$JT3_tg1v8}8<8@Lau7cXGfI&1q@z
zwqNIIg-xwJwqwi6KZze6C+*)H5N6fA)8;$l#Ei2CqzgX#P7J%RsI4`9f6s4+FC9_`
zro9q9bF*f;PxlL6hq}XRYU#0lYg9Y0ipB>$UzOnW%ko8wSV-=djMb$~O>bEwJ6}XR
zT$ybZth3iIQg>Ckjh5_G?}F=Vozpj*{;|)TdqTzRt=_HY1R5_$I%gg%Y4iB9EQ0A?
z)ve{HUU@zH@$*pV?zUx{eqOq~Vd}C^=R02)8&@Us*d4!jII8b?@tbK^t>+&RxjFyF
zo7EojpZiYyPiy&N*}YQ#&vc(oS+%6<*xt=qhG&0^3r;ngdadc*SJw4ybG={q%y_f+
zf~4}s<#VnDEnlMZrp9WnWr#YfgO~ifU%t7uKW;L%gm&oXR0JQ3bnm{lC3Nj-dxlAG
zCreEEv*JeJ-xX^L*ByJRz4+$pSov9db{}Gr(Tmrdt^MBa!B@dU4QFpK@4c`tQ>|8~
zEZAS>UemX=9(^-f9Mjc}UkObVGHh)q*}VCe;mvDIrHMhH1#<D6q70yvDDpJ?sNg}P
z-OXAG8z1k>y=t7g=r7B}jQJ;i$jNUic(3urO1je1_@wtN$!pt|e01)TeqQ=|PMy5T
zRhcjA-v8H_?tZ@icG66PCC@JOT5n8=J;ZqXUiJIE%;z5$eLTR-FLTjS<mvJaMNhq!
z`OI|MU-$RM&SG`F>D|ZW>*rX%-!pl~jvdUm{%<hl+aBJ2wB*OZLkR-Yay#rx4j=xk
zS786aUGd1{ATR!c;M4m=V_EGPw%O{3_x^9s*tSgQ<GF9{FC}d!2pj7^YD@h8pe^zL
zg01t|8m8QxJ$--SjmwX|yjkts|J+ws{QsSb)pNGL)|?krz1C;rcafVHn`aciY70m>
zB>v^YcGLZn*D_AO&s*d1r9+CrA?^^%Jj=?|6>qor2d7S2%Rc?-zxg|~-cQ_6Tp#|&
zuC@2pDW>&La#<n|9LeL2sh%|B&0Y`bk3kg|T-a9Lsha;~Yma{MA11+xcg&98Pd=p1
zlyJLd^%TbMivG$aX+rFGoF6q*A3FDV#h<=if2QxUz4J}$+I@}OkIAi;TGP*L{Cs5J
zd$m)uY|kfkN;~`X-=Abz=Xhgh)^{8K+K0CjYiB6`zVy6j@4_<2cx6%PJg(ozq}ODA
znYBgj%CYx)>CcyEuFb8v$T)A^wWdPNwYgo=_mVw6-M`4G9P~>wZ-(?MeGOZe8ATE^
zzj@vGVe?Px+LV9mqVug*D^4~3wWW7=`5pO}f}f*5Ui|iA+k>_X#ZK1_1xUA>&)@pA
ze#+N8-3sM}mn08vdN;=(lxC*<uY;Ffr>5F2t-hC5C~g&}n^)t0t@>Kv>noR%JR}oJ
zPv)nFy-8(onO%Hz(Vve?TznKS-QnMC$G3g|B(38?tLC0Q{Oc>L)Qv6w-%a~}z5Q+U
z{weSOnR>7L%Wtzc?|1#Tch)wmv}zyx_`WxIvgdow%n28q-YbZ05Dz$blx@?xT`RKR
zr-nz~-MaSc_T4*_cI{fU`oyUwR-GFg8kFW<$Yy%E*VpLnpMNtZq<A<vxqq*j*RKBL
zUh#R`@8{0!o%#9R=XuxdJd#898}&5L;a{@k(6Qg%LeaYR&*v1sxVV^ociG!V&HQ!>
zMn;o5h1HD`4lsa<#XWKP(pxicZ43<!JzD*K@9}$kt7lI$H8J^cMA*OJtm*ZDurRTJ
zeb+LR&ZTSq`PFoneee3#`|6Y8lkDG^y-#N=;QuEmzrE{((1S<EN@dw1wYL{+x1BeA
zPg}da?%p~7^Zr^p3!hWFB<COMtod`RbwuQj8CuirEv&462d-JBP_)WyTjc#od*83z
z`+I3vRP>|$X49@cFFyQe;j1lAykCf#2CZr9-E%AV)#^JtMXs67KY!FRf7RKi_S+)s
z=PsXB8U5eO@vYxg)g`-IZYHf*p`TRya(h<gLG|BVwHqoX{mMBUvod4@%Z6(rIw5x9
zhP+p2&wdqTXYTs?k206dIh#G}g0|I6S?45t{;13pr8Y~Req;C0=d}VGVvn8+4~Y$w
zZZ4~t>wSF6=eHK3lM490ZP4L~Uh^Yn>8f>Ks<XK4loMDwKbdSj|Mre_fcwwB=^?)V
z+OLS|e|&!{+Wp;k;m`>2|K9oBZyjr&T7COx5E=TWLel-v&ZJFl57+81TJ}IWG<?^Z
zm3rwvKP~(F<8{%avUf|jeJI|O_kZu|eM!C!Gi&$Eo3-qJ_oJH!pRdS`zJAiS?ckf*
z)6zCa|7>_(lxlkX!KW!^zEyk^!v8XIZ%<nhaeO7q%-sxjSuwXyuKp*m{=9v;XX07$
zH7EAR?X*$No##J&`yA1q*V(t6T^_>_VxE&5x4g!r!n<JCXQ|+L)|{gIS6{Ar{9@{|
z%vsAa_j6pjxxCuM_p*ua<vP!MXQx%O${n6xyg$~f)NZL)^tHO<THcI@m;2ivdGge~
z<M6|P#qRyf79KrvELi`<!&}_trMvjHyYG0P|2JZzrcy%X_Po10o=%I_(9=^>Q)@dr
z+x+t8bbl`|uOGi&umAaO_xrvpi8964<EnLk{`@J?=J@~LU;f?uM76^Vl8^N$U)ZGl
z`r~nVbzR-J9apE%m~moD=H<SK+T)YYzIwd#_Vr8Vi&tH~{pKA1vuDfMgF<ir*%RsL
z*l2ER`!{}m&8L%F*>7xdR{CU8VE%wjt5M>Cd%~0~%bvxuweKe^PiimfPqf^VEq$r;
zkH7oO1L|So({<;pS;cT|ueP}KA?X7TpX$9{G9~bRXCh~I`QFVXlCC%TWxszeS<-1>
z99{T%iRUS9gYvm|R`Sf7BK)7xdwtXW_*?FOpH`T=fC6qy@^hE}%&s7&$=ek>w)Fox
zeOvm8^5#cuBF<B{_;s>A_?onCwc?q#hu(cIdzZhw%}VN2_l@8w$K&IwBKDT0MAtpp
z^D$7%Zhpbp*4+lB20}|V9Xs@R{ns4PKMWE^DIAuTmNx(YeD;}RG4ZmWb??sN=bzqg
zzrQVTa+%UB`+B>L8*}Se_)Z4<+m;@AWpz&~hVA?Rz54vIyE_GIPh08C->cm7QvW+2
zN1aR}Ka+Ap@CSDLt_IJ!oOKLq>f`QS|E^YfTjW^$+lya}*#+;++-dCcp>rl%vB1@~
zslOhJ{S(L%G}F{C-nXOYzt*hzFJ70goVCAj-j^?xKjv~Q*K%c&W!cH!zWL4Zg2OU*
z-tEj@aqpE|VD*-7^*WsajY(^dAJ6`)AAUb&YlQjA`Bi!6sv=V)?kq@{5p+a$d)qcg
zk)s^;l`YfPod~*le7Ef^P?D65wqjTWN}9L+uQ}E?A-b>Jx^KC;_|gqIwIadi&OTi7
zZ|RM1vtKV*b?wlh_m5_Njx<UQy=L~>fQNah$lqUI55Fu43JY^{b!Gkg>#MU%#O|`(
z*|#&*`PvU3oS^7zrFWxou66mQl9!j_V@_>;Wo7*R?_T}o{JPIB8GpZEymr>#=RWsm
zK7U|8Uwz|?-z<Cf9hQzMRPfT=-Z6(WhR=necuG*KY>rsMU!JW}7GE>Aysvm|8~F6`
zeD$X-6Ks;oj<?n^>b+iVcF9J*7vz`BTb$194v^gS?|AO%(htWY_il`;Nm08lAo}ju
zYf-M#Id4vtKY0CMXVLcCzDY?+lhyr?8Sw0h(+^(e<LI&>Lg!BH_q#u=R=HTOQ&Lj$
z@b|ZWQ<asKWu^DUc&SLuKAUOhrym!Re5R(ma9T$I|JAK&W#TM>L5bFFxq*5QdXu*~
zgLAft@9&wH7zH3~UWVzn6AqvI_W9=a^m}_M&&)P|ud&7BvY*e>P_a|1qn0;=)3NVm
zleb5bWZtu7fMW#|Auxt)W)({Z*n6{<l|FdfZ~yGFzrF37syTko1v4Q21}VKJ3602E
z%Q9s@RM@D8Kq44qRMhbjE**$-kjT2iFB~vO9uD~8w|<%b_ADi**or+)o~^xCqYs_b
z<gmMU_VO0tHsuqi56Fp@ybki-aM!!Gx$`co<C<GCj;Xy*E6n|&9@rvQ!T`#j)+)*J
zKTo~WG+~#0UpB|%%tyKB(=Q*tQXcY7u=2=;i?)9vw!Cz?<`DF?#B|x=8i(ZlLYvk5
zFC<@F*7xRTL%~y5D=l@tPv!fTS=H!o*}2w3sK9;#!=6=Bemx0z_43cZggYmH`dI2u
zZ+Wq8_ME-SJ&~U;M{c!zlwsz2*)L<^LAiB13&fxI>mA7Zx;5(kH;(T5p2t&JV>MT9
zko)$}Wr=-3_~Z5GwU%C!D_i<o^4F$_Q~T6TK7VIn>~KXPOD0q1yG&l1_&NRc?|%IH
zbu~Px&(86ktUdeRZ9ykXuKw!XJAbFQ>IvDVzY$wrMr@d|V(yfsF~@hyf<k|ptSuz?
zOK&w)U$c5M@7L~w<)SR5hs*Xvmn0R2Mo1JM-z2-}inL$%<C~`b-`D3xX`To^v)Ae1
zS+h-ToHP28gZ(+ox~>EpmFunuf7LnrrjbO^%NWC{KX>>^`WPoPTrHY&xlF76!s6R4
z=kkj#-9Hk!x7oFA=F04OVOwSM8I^>XYS>at^>(?q9MfJZCYRD}eKhOi#}iw6=UmzU
zrQzwXlGTrP-oF0nS9|84*NeCKUA4`)py1LnRXbd+b6M6c!Bn%^v!5kzyqQz-@=~j;
zb=j8aec3^}{&zRc`>~>}>~zGLuFrm2DIxof<f=5gx8CNnJ*TU5w^8-LJ}<S76C6vg
z9CKc`<)U(bhvEIBlfSVnYdtP3S9kHC8DHs+TnimBi{y1V>~ZBRAOHM*91{E4YvR}U
zMv*PiNutghOJp`&`?G2Dhf^^>{WRyjEnfL+!P8wkwN+wn?u>q*b;#qdYj1IoLHXVk
z=Jiv|KRnu^c&c{K>?NQ?eQV-UW`$YHGNYFB?E5-9V)xBok{9If&M#oN<lFh@;=4jW
ziJI5u>FfWz);#)8P(E@!x6j4&bu$&1co=@pp8JTi|3tgEU-;u!=i*hivCU{dSb2PR
z?{6mgb|sB@3l>zUU3*gCb}jT$_2HbU_dC!2<FEg)nCk{Z4@+9NNBPo_n+vxswdIf9
zz4Gvb<92O~*JF0fmRdgZ`@R=K8`ec{&r1n3O_>Q>3y_-1s`L8ta(*SJpdcan+Ao4$
zviI#SAHKReTz}G}NqoEK#qKVfID2+AOVkosuEPcuPbRv1`1pXfrhUIx-LDzEOh8J?
z%h8ds{?B9i=v-mphmU67z9uMqacBDxWv9C~mBnWJtFsh#f8w{Rozubbf$!gg<KK=Q
zl{^rwWaJ`ytUdF^=_JGU4OUvMYx=ymC*Lpq_=C;KsKNfK<<68hw~M|_4__f9Cz$Lk
z|4;SMlVjg9*^e)I5YiHCzDN6fYV4|aY!&Hym&|DT;Ui+(SI*oowUGZq&62s@Y3rwc
z4FCH6jx#qn_5Zbb!2l|wu4#&Ge#_hK_}_h53QLJ*$kob-t&81iw{2pX-z2T?F>T6>
zZN|zuC)S4M*FAjCEH^>$RLjJ|NpkWn*O%Xz7JmHDe6K6BWUtQ6>gVW@6*xMRdC?N@
zEpyqn_urXRWfvd3Y+CM`1Ir)Wi(l&9a=3nVutVh5*;B1oUA>-t>VxKvcXv{D9lg!m
z_gudF+lo6%^=Z8eZ4b>b(DDmPe!F9D*Vo-yKfYgQUA17%SK$K(&4kP2C#jWnA6ztb
z>8shLPnp-Kz24vOIXA^t!C-0X&mWExdukReXULg5f4SKo>*blT5ncw#^WWaTqF26l
z`l>rt+v;bm|5VTOhFN^_h4<HAewi~xr;o+@T@?S%)2AbTpYjWx6niyf-RTt>ZTBw5
za)pPiNcGQsb;UAIb62>AbKYA$PG@C99k!{vvu<uv@K4>pbM}gP3w!3xQ?=XvsQIM5
zNohxKokjPIeTkbg&&h55x!2aWRCT_L^Z)GKUM24Xcs3vW*7~#Ncfq%pWv}8HmYIfp
zHhIKf*AlsSr@>=3wqtYk_`EGl*A;CGTl47iob6Y>b(w<XYCqV|Iycq7QggL_LgmBb
zS(T0U#aBxI&YPg(?snkgnR`E0+=|>O*Dx>8d8fu>wU=V|<QwKreO+09ygMuTCBN^}
z^Ip5V1UsJ#i_hu0xgjWE_hkO^J!eiGI=c2;XjX>)x_7@d81nP0Caqn=^Zm*u5fA$d
zmSPh_9;`YRpU-Z`V8(dy0Plgv?6>|U%r)E563jkT=1bXi{~IT_uU@RFll^ZFzqDD;
z!^7>t(b3%<3Q7?=VmyZ*JelmD_V7@v{ci@3v^2H9zrWkRsnQYSo?rLtrC`RyG7Ue=
zry@LuAIz(M_pnVm@4@x`|4e`W{Au&?i13}_^R{2!-=DuVo7vd+u0f&u@@Dzp7ELyH
z>W-S_)xVo?&-giGGo!o#XMOm;qJ)6QyPV|(!w&84^Qr%!d`0Tyj~;1Bp?WnwZ;R4-
zS=*+rf7Cr^`^}JV%4M6ItK0Wp+p^LrFfRVYsY6F~&i-atIwj`rcfqMrx2zx7S*4$j
zzw&I;e1;P}GDnV_iB?svVNhb*d3AQghQF>`w^ewqUdG#JKe;e=`N>_ARA24C{ZDQ~
zUc@2Gp7&*oRocsz-wQrH?UU%9%|G>5Ehu~LaQKY$fuFCdi}!2Pe^6Gc)l%eqyky@W
z_Rvi~BN>itxRm;1HdDZscX3Zw-DP#icvRW4{IA;@#k&Fb*zS~CUJ<KZcB=fJ@d92>
z=KosTHrx|gw>SD~_?nkrH2J$^d`iy$o_%iOr)v*a-S+)@?|VqC>+3aX2MyH)r&jJ}
z2zguS9{P4BdqX0pa^?x`w{4|apTt*m-Oc~me>G+K=?m9c3?Ht#>2~oK`)s`fYS|*4
z&GA{A<<f6{UsZCNTjSxmukTN_eb;;XRVOiTN^L~{zQX?QL&q=O={)uL^Ko{bjfFv{
z>W>O=zvg-$`t<ASjxGF3#;?LSH>W3d$S${@9`w9CEBa>lj=fXoOfiZ-({{LC??b?Q
z%_U3TNpIc#$hT%yW1Qi4q30Ib3u<qlPG7M%^fM#J)~^eyugn#awGo<pV`cI4pn%N*
zx%%@v&x)MBpz`1Hm)-YA%gWweR{q5&<aBQOp<Dh}o=r+;IMK0dqTWK`qi<I~TE2I`
zq;k;L@CUcPo!bm<Y}wmGEA)&fvGzSKg?)(<a|{in8fI1Lt2uLQlJc?8jN25{R9RQo
zCw0qq&b~~=+-u23oeWurJPYsqUcD}f<BDm;%Ipsp&2?Mut>l~e>&!2{YERb({L{-P
z7amS#)L2yz`25o)ecQIe!^x?Kl2?buc``5FtmM(L<zdc;q|Fi%Z3QniIgRQw1^xHz
z4pw!)ol=k{F;P+MPMm9CEBEfB^D{FqX@0z8su=5%ke|t{SSDN><ZMx&(R1g=Be$)k
z`LPbwa{Cs|?vWK>J#fsnw8q(z>zwTG+xf@maDRVW&%?Z|bZXq>Acl^Y!g|vG=3Xwj
zv#o&p_qD6xJ2tjQJ0yH@j@(rDEl(_NZ;a-AC!WMZ)r*(>cKx^fWA>*xGuAk&^!F)R
z98;5z`?|R6mE@@j(MC(JFV$o@e#_vtFBALsD|x>pKgN7Im|@61^TU<ul_yuL7sm+M
z>b+CiZLc5HXJNfpZRvyD4<8RcdA7ju(@Mihb#6AQuUFmpGq3*U2J5PVUz?d(7Nj_<
zzO&N5xcA%AjPUD!-mSU+Z}R;jW{2q$eCEl1UV4O0_3_7@Cs*HeONp>)etiDP6FuRS
zSBu`AO5=L8Wr`=mm0j8!XUonwaz@oQZ~9H?e@9;5<X?T|!o4q@mYp2YI&$-8C#CB-
zrv0}&zAWYxv+_Nm$ul$y-??har!V(^dS=VXPgnZGH&=Y0%@A|<d!Ufa%PCf$H_U8)
zDQP+-c#?Y2Yw^XIk{X2(hbq53`MIR!8_R>sck?%Ftx*-+>-qYp^v;UU*;)S>{l5A(
zu-;%j6XsRv@<jfCe8X(lCz?yAd{2nm&Aju?8e3WMtmd<?9zQbtd1lV_t(lQ!WoCbW
zeO<h2RhRj_isnU&l+^sc*|+??7M(9U@mtodi3yu;YUt=J*|TTP&(F_`Kc6-Ke282B
zLD_Ci4Gjew8-v_XpO$XpHc{D2``Es&S&$yZJG*>)t-npfZRz^DB~zkU6_mIe3wvMl
zX)+YOi|OR@eXi8-<AKRM>EEK9eI<KN9iI0}w<SthQlMHYIaoja((le0M=zDst}PBv
zG+PtlTc%dBzqK;@f4}7Fyye~=<uB!{wI+V6*mKG`FqV(6`@hV*DJ6=R-Oq|{PF#9q
zr+EMQqcf(Qw$ObV^z-$p`zyb1-_PRUc7)+r`EJK!OJdwsm`-9_Z~VZnH0V;RjaAjY
ziW<FrH;wzBT#)NIzoT*TB)usoxp!-BU;pq<_r0kb`?v47e(TUL?}}3@E<MY3x%jl0
z%lV&FtGBV-cKz>>uhmXd&b!wB)H?IcqG_?a(5<IVn)iSDvkF|zm0B39=H+q7@?Y-S
ziR`8K&VD;`?620IbzD5&5=v^1Hpxw!bk;w3$G3Y8)kPu4&Td*iH_Uxj$lICA8F&s~
zyYg?_j;wMM+3bi*t}V;s_!@%ZPHo@car@=|XWfa)D*w(j<nnH2He9n{kM23~%bU#t
zn0VH&iFXgV5TLV+W0KSH$-zJQ7&;d|pCnNw$9qpmOL|i$zh(F2V0$6wGgGX?7fzYI
zV}h{<&t3<vRrX;|?}Z+*JeFYC`uOA3ALsi8ovMzkU+VqBW#8GI4l{Y!4^B&Q%H7ML
zQNHeoK>fL^FCGNWne}buj9!5~`>e9=?(X1}^Q}2CGbrZ!)=$5rI`}`z&-Qq|t}h@u
zzmwl`vQ_yy2CZ|2R?R~Hv>5I`>j}?`7uBe<P2X!%7a6~GZzwCI5vL=2zvkAgWtq3m
zH+@=J{4M_5>*v>28-CXfUtjm=zf<i$gL;EUx5PJH?Xa#3m~OLg*-P%fncsE8mEZkv
zy!-w9S}mg^hh)W<cPf6kSKd13?{CppO)s^t_8Ob5+H>h!@#^g*#|~s1<Ly7X`~m;w
z?JGa_uL+uNyD`kSBBwWM)4n~SKkfJIjP2c*zVp}dL$+KAe>x)Ggf-jm+Zwxf!vXn<
z6PiUvAJ4D8dTnp%k(S6EUk`-{Htw&Vv0Ck4<yNWh$3wGTF5_})K6~f;>MsrI!prAP
zJfc~vd~;s>^{o5fq~4o4IJ}>JGjGxNR85Wfi}u}d^$C;UbY6VR=Gyd2c0vBp{}+qJ
zZ1dUqde4`=TD^+fQ<yHK7irzqf5pUgZ~r59)5WLTU*&(4U-4Z(e%YMVf6J#j3%x0^
z))zcnlCjf)XLG^3)y_v{Qj)%lyPkRRY2mDy8w2)U`KrA2>)$=itF)DrTMX-8>f81A
zTc+y=uK)HoWUt|$;;j!ZrT)IB-F8*7#P(6W!{d1i|4+HGAf+rk_ra_F>Xr9vCN0(b
zZ{T|O=T(WVs|&xld0(%+6+hSh{6f2oHzBic{0(D}`}Z&D>#JSAMIGYamMzmc6Cmw1
zT_}h1ai5}ox91t18)nU??Y%<7Yo;uFmRBd{>~qKLiK~;e^{#t&|CmhQH~+{|`I5v(
ze<I4l)*TiQo+;Qo>zjVkhX)<zoZDIgAKkgVs&-nzy4Mdx{;vA?{Iu7~+RqFBF#ivJ
z(0M>pcHR@eE}qhh)_YeyZh9-RH~!X|udlBg*ZwNu;^Nxz{a*D<la+t{tbDEKadB~Z
z`1z%MdU7(R`t8;!Q>GZy{we{@?09)`wYIi0KJ|YU-&H7ae})_Xi<qvRwJs`B61RW6
z?$!-EoAJkT+r~4F+BeUnw%wdB@v3j3v1h@O&D+zY_eV}SYAXLd@ss=A9X~%$%*mA5
zd-0O*{Qi_Xdjg*2)JZjblr&EeGVa&iJxOwPekeogS5}|M84JV2>iW)#9Eo*~7u=kf
zdhuNN&PR()Oe+)3zaDFIpQ7+5?*X?^u0M-{p2gIKoav9x|G9dr;|RBlz`ono^N-i<
z2)g_4=}NDK9eiF&dN=-WaG3Hz`bmPijrgMKJE{ynwbzAP?~_=$P4Cq@v-&BEPHj7%
zqa`X*yeYzYckzyo>FZZF`EoD1a;);8R{l|wrBkNQnD<>^T8(G0<Y6JVjOpEhcH(yB
zqK<)wH@1FdJ8(I`=UYtR&0^Q5e@o^vWvsY$W6PQqAMMx$=9z^u?BP}In9<=e`_2}A
z|604*VlFFd|8LWKvuw{hFNUmcvF$v^mdudeA#-5$tCMSIaXS><NcGhZDZ25LX+pFm
z`~0GblBL}eNr~=1wRP?py6E0B4AH$Ivh<qh-Sv0&9T41i`diGZf4dDs)}Gn#$f(jb
z&wqpJ)HjP>>fEm`4YszsZyED6>>Oi)$0Hv@X~ikmbRRF)&3rXExAsbV^sW`Msrr{|
zZoiq6;H{-R`M#i_@oMh(0j#F-zr#7&7}MoLQo)7H+zXIFr?tsRDi{2I&6-s;pJ~aG
zRmH__^QMS4o=pn4{@`irPs>wpzh2*66fLT~J+w3{<<Ly##VikAZ%wV)wrOYa$^~m0
ztK;roN|UvlpLCV4zJ0wzbvyHc754-q&azG2DtGVKrTLpqKmGXe{P|B;R>TQj(zl&*
zLV)|JX<plRp66|!Cq4biYPl-BXhVt$+q3HLl9Tq-|DE}G@&@;)lYf`Zc(ipY&pyq`
z`+|d)K3KkK+wFIOIaTJ<cQiiisajzEcl}!}`@i?Yu0Ecm$F!j~(N6mQ$K@A-?2aC@
z+?g|H@@xJ#HL+*T^t5I@soiVw_GBHqEUTx4kZZ-P|1<3N*KS>v&$A}veWB6&Meju%
zQkL28OP-;cAU|<tV{M@1bM>Sdt&2>jru6tv39NtNdp1tp-fpw2=(<nr>v*Q?N-CIX
z%&gn^@87?f+3y2?Zaq6$c)jMoS*Azhw^y#Su@jd*J#E!TN%M|Z2@6gy*s;+<=b?tk
z|Cs;mOQ-NRT;C)gCR}|-?clQjw&U|pUf)?9x#6wrw_dZ(P3i*jbKFv$IZuDG%USjQ
zm0iDq%0r!Ze~NU<`D$m*Sa6`ys3woC(_{5ThhCw^yx#xwx92Ym((-qyJ7O<>!t_A+
z?|coV^NeN+>HkZ0S=r6^n@@f`xBcqM*Z1Qdem32|bWfaq{=T1T-qUm*p3+{gqNmp<
zsvRct%g^MkM#Szi-PhOFDjOS5K0DjoIQyDT-u}O3zrMUYye@Y4jZLZE4nL>-xYqc#
zd7{*gy&)kXU+fQ*G9+;Pd!G?{KwNiPJzofe;E&*^dj$eEdKmm`$P~Pgmbd#|xS`&j
zcKfXlF8tWcP*Hlf`OVs!w?fjAU-JL?cl%?m*_qWgIax9vp9S0TmGr(9HlD>X`~SfX
zQ26XS_TXT&wEW{sa^=b9))Esd<haZKO<r0lzro}^b7}7V<4;fB<KMC>JND!CteEYY
zMNywrY!2U@6udW(^HBKC;v3PM&)zrl$XqSE?Zdt!U#o-uJkR*Qe&4E>5|4h_>TT<A
zwD8^^YT7zKc*nDI%bIWhejLJj;qxIU!`qK;**-fLWGDXAI!#cfSV}N+a;L|Bw^iTv
zEN3`0Sv_$^(~5KdIr5!31z+x0v&mg0vbK7`Wo7fT-&mZ4&K-MR8noe=-__I~(n9mh
zLc7duucpavto^5v7OnGDG<(I3uT=-ECO-Q-E7&r+wENFmm9}~9M@9OA<R&@&eLr<h
z*G;YrE}^BZ{>O4!JUs7SU$r64aCX=HtnGWBo(uK;|6MlW-$#LLwTIv87}jX-iZ`wJ
zn_mo>>-z1!@5Zk!yKBAG4xd{w<$uRnnbX@gN#<zt`s`G5N?NXU2{Z=(Hr)|C7{7&&
z^VF9A+n=?sf1wt(+3|b|d*1p-^4!JNU!U6O-QjY`^R(6Le?Q@tu>8aI$<d9$jCag6
zV>boOVvn@>a4c+U_$8ZJDLMN+PI?ut*v#h2ePEOCRFfUI@0aH!OMgBs_2K6%{_OjA
z6c`Ex!*ar!?PI5E&R?VR^sXwaO-<_duu?_0)z!K4SFU8*ka<onbjz})gXXDT*F;y=
zRDO@zv+mpN&^^n77=`X#oo{Vza`XPe*g3H`-<h>*n^<yuU=Q;$m#a9^Fr#JS_pe#y
zwH4PBKK?He2!E$!WZZJ)a?(ke`6~L~BbH=wzcQ5iZ`R41*C+jUMU49j)2{t<eq{#d
zSG(2<^4C<?9jJbHs7Lzffd^~8tYoO!oG!;MbX#J<iX4rF$6_yT*>f=3eWvmJ8xKU1
znrGb>OzVC2Fz`LoKZnzAc<UD}xo6My?8+1G8FRi?&x`#RZ8k+Ox41q|-Sfa?_8gHb
z8cWUIZ_l}(@?tt;aP&HXi6;-p%3itY<#OVnt>$j~$qPAnzXe1lXKvL~S8rFJUo)xr
zyzTU+rl!NU`j^S_ZcabX_v3G?cwEME6_*ydd+Dl5CJUUeuUNZQmW$`@k!6-%E0=Y;
zPYKEsyxD8dP{jV5)!{?Gz|2#OSIq771%&Ug3f8lfq(807S*8$Y@ptyJB0qoL@;Xbk
zgxlP^V%x(jEsd|*PkQisFZT!81Q(Z_0HFu_=S{Pk?ap0QlgIVCY_iz2t6Cm+<{h>C
zzbyXD%AV6Z<{4jJ#^90a%=!L(#mb*@3k<fKzTBz1MSbJmTm9yuYj?-1^3Bvtt5&*r
zH^24W_OA1<m!uqCys9GDefsOemjkwj9ZcD1b!qmrx6(TUr&_yLN_BO5{NL)b#CKuF
z-}jEC@A8**T+tRZ44%8c;goH$r^FZYoWw{LSKh;s+iVuB(bef*(Q}_MV8gR>+cxRU
z`u2DEj&IRfvDSqVyDzEcFvZOm-u!UEu0-Rde)S1C!6%cot`&Ag_+DJn7Vnt#LzJoO
z&Z+Xqec!X5hMui=U)uWLEvfmuf@Mxp^56Rb?@#7`-_fLV_Wkr%ZO!vfuUR@}gJ;K#
zz*DEUZQ8%>-|x^_{n4N~lr8h^Wf?A-_+IAo?6~VPJ;S=~z-@1?h)wHCU#;9`5&KX7
z`o)FUobQ$A?%m&aLSQq4){Qi!JBezBr{*i)%HpfpvbS)Z0OJp}-E)rLyIFZ4!8f*f
z|Gy0n4%|+evH0irTWtE<V`peR>`j&1v1Roa@BBI8i{h6|3EO$)&{Nen_ScRG<}bg!
z^B+6++lgUGzuO+?eh?H%R(|})W!stjxmGKmZeuui>_Ok^TlY7LO}g-H$!GVb)yMAt
zRBwCGu|0V2^_zK->rWro-fN#{b+2%9yZ7|TNwcm+JO6#2b@`5MP0d~ZQ&L&aj@=dS
zu)XAUeY0@H|6_Uqix^(rIlIzm(HqVu*WV~yk@B2i*}@SWGh1`nx)-JP59V|HeLQ#l
z$49Sj^Z&5AzUwdJTmf&Ewi!%TpPi(F<KJpC2iyxd;@j;mAUowqFZ2ATzZm@=2ix7d
z{mJG#U;SLEaLc`m+AnKYSs3=ttrt(f*K+-NV&%c(9g^z*65OJ59K;_iHM_RAr~XTO
zs0*9c(y;9j<~8>pKA3Ot*P-prZ~xf855K<EU@iUHIKO|&6cHmMqaV*^=fAkO*ZS`6
za&;x8Ce!R|f8MA&T>oc&r{Zz1PSlo;*xhBOx~og&?xinPE2vI2o9*3rm;Hu{NC%@_
zZt~rn1O@?prGs88rycg*W&TembA8=mFD`-b*I9hC+;0kNthwvD!c=JYNyjC&^P<XM
zFZi{->JI0R_3P)qop<(r_`RwI=Z0CwvX@^KX}SAm!M)2ilBF}Q&Of+%?cXh_LH*Ve
z(+h3mpYA)YzB@jA@~-=;&5zGN&|hAobiMAD|J#-Km@a)Qm@=!W|73jS<a$5u$#c&X
zZ(=^A^3?jjXYR%6S~g#cnilzsxxZN{@k{_zUxijbU)}cV@aqhFfz7&s3^rf?S*ES&
zTW2BVZa3@gM~P_$Q$8heda0?rE6L&#FJE=<!<KmNhV!pgjB>T!-MTwN>6h?4v(P!I
zr<u<MA8L5+%ENuN@_lgh7uVaOW`S?kRZL#9quqmZx6dBCdIRO<pUy6`Iz7jJV}ZB%
zRG~Ua!-LB`V@^ago$*}K67LrHHmPjN{!1azUOVhV7X`(A3)y>o)t}jX6^lPq%zl5|
z@tMji+g5gs+Jv~LORi0I-m#WndDkA@_;)h00&_rF$>i;HS7<GyS%0gS;rqUAp<n&^
z6Ms#WEV{Xpvu5wUIi}XDZr`#wFl+8VBf~^7zjx9nxAzv8MVw`O&fA@M@KT@p?AX1V
z-FROM>ZS8{J=^O4-RSSxx2F=#KOPl!zU}kz%b_Njtu@)IOQ+_Y%C_>mx^>k@3!%k1
zUp%=LtGCxLI#<m0+d8*PJNAw4O7$CQ3QW&=dpU3H^N-@V{poee!%sr0cBi7&o!(_6
zdiYKLGtK%}!WZt@1z%1%{bz4(8H2^6w>-Nvof*u|e=h&`Tu)Q6)JJBfc$uP(>FiZ9
z_3;q}YkJo`SDEnlS>vx8R_gzc8`*q~J5wgyoOf!1D!-Y3(Eai(tK0TjhWs5(U9xBA
z#^j|xn7m}F^(zqt!MlHyBVw+~Nv*QEp}e+2>U7nbc}5L$UinVBDlU-fpAhuj`sqe_
z_0^i(##by~2JbAtvHw=h-2C64L_%MkS$rz=*2=!ErK<NAP2u01_;AaU_>ZaU?2rF=
zp(ie!!soa!B6<(YY|RdiXqnd1-JpSUhULrS92YH?mK0=mXi?Z)&vI!;-esn5hB^;p
zu8HY`a%P0n4@XVYY0XQf{Bm?LV~9N9>TsIj#ExV0>w~<u&QE43u#oXx9~-#yZNhB9
z1$%CF-M;+CXvwl=Mb~4?AC~Rj`JjnAz$-8$#3e0F?fd<Ddw-jcM-t!qU+xp>KI)W`
z^4fFF)Sx5Bk3TN3V45aARrX%`Qi~6ppLO^5*T-v?zEun}7ye<Kz<!QNjG@Cr#9-0J
zGa^f`sORR|Jn{de@F61cZr-Qt@(C|q99tq+{^>)x@QhD^Y|B;rpY*Hmz5cB4{oh|X
zpR%?E-wg1XyZmu=ZQ0516*YQi+NK%@uYYn_b~A&-tOB!%-zpfw#Ov>_Y_>E18^stA
zx54A@jQt(*pT$>h*T11#cyQ&HPPwD=Ug^$gowUtK!OmZI-7%4_HcgF$xruy=N?*NB
zmGATVcubvP%GHZg-#vdXAmFo2<He5v{!ZO3>VhxB83X1%pZ~;0>8+O3{HqH4{$FPN
zzVpMDl|jKfb{zKDWSgY$t>fR1*R!2mZcSNMr4*#Myx?rC#{Bw(z=-MH9G(`^Pm8zD
z>Zp}hW${Vcyt`=Isjg~|N3!XQJ}`CNotkg9_Pt!K^zKvf$?iXO%BGwTYKyQiFYdNj
z^D@Fmkg@dtl=5D!RevW{`3uIyA7A-QOZwX72f7E-x)hCnm3=%f{3yRH>xbwR%jom5
zm*?3|eZO(zlfu%pWBx*tCNmg0^-t{E>A_HAXZ1a#A2RmN4IO*;SXej7tjJp@ChpJ&
zxrcMiP1=qxOFI>MeoeS6tAyFJE1!JJESG=jd~$O2?$eJ#mxf%ev{>q|a`mg6n2zqN
z58VIm<a6yPaMAfF7<O;h_Wd<~f(=tm=ap?gt-CV)_PuNI>-6PBkDshnVo|U<bISK|
z&=dRnqN~pC+*-4BU60}4MHPur{*fEjbes_IzU=aTv)#?rQ<`q4<?-EkemJ~rGI!h2
zPv7~Auf93|w~=xE%vP?_g%9T6-Fp6t3FD7%4|BHGF0{YuoRY>NzRx(wNY6t>!>S<V
z%+LQ)YH7PWpIkJIa6UUFXT_u6?&cZ|Q|s?9V~e>S>NKh8$Jtk#Q!dwkOV}j!WycQg
z+jb|Ef1kapwJKfXZ{1`)Pvt+8*SLS@d%Q*c_sMnsTvy-eTl1M+oxc0W!<T1!>NL6o
z`M;=Tx@?(}5<bbqXx5R$z(2}g7yH@Y+F$6$w|IH_L^HL%K>lyXr1GYH*pe`3sb0~(
zPuq_Qhx}$VxVU`JnW*aZyYhcX8<~AAn&f1Z;`%UMr8Q++bbVkfpKIyb<p*a>s5Cw-
zd``T9BU)$w+wV(iwiHi0wfg3{-?!r*Ejn|*@coACOY7fc{+KfT^R8dN)$H&6^#67(
zNA=*ub8kLx-?;2Yc3F6?f|*9^<Vk-j&tDhQchr<m-y{9wXT{Swr6s)YPru(Ud*8&r
zWA&u-R@Lin8OYZ&q^#=r6RG)BbfTfjd1<5n30kLhd6d@Q@C$mg(Dvi6!@myjJ(=up
zH#7J4wvXHQ|Lv8|-!pN=3XOS{&m<W@1kd3E&#kviDW6rQGPmy6%Q^M`es*|VUUJ(@
z(}ksfdFigzPo<T1);&7seD8k$&A|3OZ~sjRGFAG-T447<T8dfW$8#1#=BWp!zs;4O
zbfUiTIK#h<zx3oJZTlyBKAute&8zNAyi3XB6I-{5Sbx7zq_?d0Sh`Q}VX5`&`MfQ_
z;j`&?yjJytFB@QM0hVVe7jL&YF1q*K^J$L8OUkckyxO~U&g42%hWXF`%zi7H&2XYa
z;=oJIaF72tE;GE4vz&4NTXoRB)3eu`P0>rPekyh8@b7}u_xHO`8m#t+wz=r&Sy7W`
zX2!Pkb>hM%ZdNPX-4kcLQQ@1ZX}GuEKlkMJ9oglAB2VQ*t_SR8O`loMxA;Wf^~A!I
zu8R^c`rcUi%6xntwC5lHs|2-sW@q?<+|G(l*6n-nVq!<)(rquePi@=J;t~97b(3lN
zs$Gv%8Ezc@J<;TiDd%gWi8Y_!f2hpj+tI&FB&u3GVADtcf4?_#WG=7KQH$nT*!eto
zYq?$0jgI&K*Dy@Ut)JNT>aVdrQ^0HE9}+tf?l(zY5A%9GO;FZG=%7#GTcNDj-LuS2
zbnFTIb;Q=I@U74)X*1yzPo*2Px{inY#(n+GIQ4op7t^-8>b9S<COPS4?OMs__ow|y
z*uJ%0S^HIXzu?a*c;r1v&Twi$biC&Jc+ZwvhCs)|5qpw5KK+_?dH%d9M)6Vm?Cw90
zyYuCHms8;5Tc=L#d409x$#zxcS5;nf?{C_@$Z&@8mbs^cAgyp!S#T@d>IujC`u*z;
z&GVL?-1G0L{qB(cUj#h+Hhz9Fg=c5(GqtC$7kK|!XufUb?BmN%?08t{yIB2H_MJWd
zohz4HUDnRF_4$39t@L_}iRH?2mg)1SaVYpr@1MUdBq;LoPQFfKcDIuo<Q_7(Se)^(
zRqkAWZF+FTyGIXi-oC2)IM%4nMJ9aiyZ0hm>q-n?Pu{!AcyS1W%ZZOE73tC^BDv~B
z?`ls0WnWd^H8q9O=YswR&tTO)E%`G+|4>lV%eqAIZ+hBG_ubjA_jOCe9$vds+e0^h
z-Cy}?`To463ops1tkTYVur_#KNctXwfL-$@A2@LT*Y88#W+5BjHrM=bS)h54XU?<u
zxcGNU8n;dz$h=!1W_n>J1IK~wmp6wx@0^`j{%yjR%a1**ZTZ4`+j;+=Te$B|>-D#v
z|L1VLc~Ew}VugOWY45ugHv&)Z>E0il{<n6*oL>>~j2dy_C)Lf@gp?lTWjOu+-_JAV
z=XU&in%xj=ch`1yRsPypv%YqG>5+0fzao)A<l5Ub&v*4!SIZhUU#io!UHnJ$`{6Yg
zWA44StJC^3WzVd)e`>$3UA1W81kStpQ@M@vSQgw0J-2)I{KT?t_RPJPgAZT(6w1>h
zeR{!;%gm>0_PpNexAkD8$KLY?H_y#0$==*h{gK^9jj6bCxAgVei^ujT%0_K5Y0TEY
zQ|i$h`K8wBz<aUo)-JC94jb>>xznKj=JcskC(fM7G2OXknJj;|xPIE38yolh`}JBx
z)HI%XYS5js+qr8`<)7tE^!DSh4dTD^@y@hEM$-1VJuh}VIQWzOAH#_X!I!K#?0NYy
z-?L6vI)D5AwKVJTiS*Rj%B^SKe>?a5V7}f1^V<I|-%lJY;r;Hf7aOp<dugRS!#}@A
zS=0YJ{`mInx5P|~xL-$l^0dkww`Z=={5fmRs@^@j-Z_Ro)k+NN-~IH?y8VoQuAkd(
zZhP|e&C9djeLtx<Gv<Ot)w)}uem()>dN0g+_nJoE4A|8pxjH{s&G7WflhX^HPl#mN
zusu!M`1-xYMXSu3lG@qt2}p3qFfQ2Rw`W~Zjc!oBrpUcxWsCM``0GBkj#oDM7^4)l
z{)_zb<<q+E<_B*1_ub31Y+1WXj6&ay%K`V;_S|E05<17az@pl!M2TV1l--&8`*s+A
zsLWcS{kQRz?fX@mWc3%<<TWj7OWfr4u<%*nzFIZA_5T<4{_47V<V&5v<g4;~R-E~I
z-g#*a@4v^{6PF1Za`@WtuU|c<YwqSLn`>Mzuj-n!z0+f^PsXLAL0ilBb-nr)?Q>1z
zPN}6xe#Mrv`}evSUQT-2TgA`MX>#`8zSW;hMYCRO{{DBrXm;$>^{c;pSgoq~L}rrH
z@rR*bMXuKPm0fgRwd-I#f5C69fFHN!ey}-Z7n3Br{Nblx=Oc@5tk)>lTfX9(_qOS0
zk33!-XqzlI;lzT2E^NHV-mX?!{^<UdokbgFCC}Q{y@8*@M$V_Awsgmyrxnthk3S9B
z=UnpP<dU{{&;2{pmu$&fxvDVt|Hn&qHT4Uwhd_!M@r#x-O?@wKIVVwie3PM9%ETa<
zIJ*gAXVetU4t1ShuCc0Mp~#Y>?1CxT{~6CoEuU_C^sN8d+iTe_CW^g!RXf)!zjT9+
znxfvNuH(1w96Kkl&~b`Y{>#tG`>WjkNk2dO*VaRN^AdSUwb_lz_xzk&XSc07H@E#m
z3H!vEitIX@zyB7xQ+if5{@_M4o^Hq3K-+!a*zcB{kV|!~3=KA54_T?8et)%Eu3h%L
zlFyYt<TBqCaBg*bw4o(9EWY7%^^?yf-4aJ`{B2x!>DQlU=j^W9d^wpD(YfL1qfoh1
zudU}--wEzN^}EY^`@i5)yR6G;(obdo2rqojT+jOL=~SzD&8;gIzm?@{m$I!g;pP43
zXFL1q@z?z86*RZ~t&F|(>E|a4xmwkNO}`D3k6l>o&L3CzGxbfGHD7!4rJ(v}Q|$l$
zJg*b6q2cN2>Dxo^a=yQny<XMcUjDGbi~IZkCtly4bd)RY%#1>osInB_83v6XA0L-5
zvweMi{qw)y??2!B{odnA-g=fyy4IgShf}ff%bj`LZ!fpu&%$=ONA~}J@=KfN@kHFy
z-`w?ocQ&uu;?LJ@mOgkmGg2q=>Kvtw3l<!hJ#XH>_5OB0p9BOaDE>>-zUh#kAi05S
zhhPEoOs|#K4nK&J_}EjjwQci7se3j0{6_5pdEE=I%<SKNRQQXm`Lef_=27Cpi{5Z{
zNKCmZE>rO73$vlL*rGR`7Ph7#yJv0kzNV$0URSvDSK{g0LXXWp%3d;&_gdbWc-Y|P
z$FichNwqQ?mn*g{z58`uo6sxmu<g75v3v`z6-aLD2`(+ZcKW80jsV}g_x9bIOxw4I
zvRzd^mSbUXr0aILtMugU@=~sxc78Lj{C^;?bpbp?djz(GvUkVh-+>8xcrHE9c>8$i
z?CR4CdN!0@*N==pXS+Vna$$a)(i-;}+uqz1JpE1gGrQxSdgfA2_KAxgXGncb$p6-R
zB;)*=dGf0_>AGujRw=X2pZVeMJGs)E-)c{vo1varQ7LHge#N^z#v#%_?^~@@Yu|Lr
z*XQ1su3tY2W-BUj9`I7wc=S=d_ENR-wBLW36&Owy`u!_AFSY2<t=bHm1G{n)@BFR*
zyRy9WpKi|f+bh@q|LLc<npuJUc>=S7{@yP_rKPgZ|KC5JwRO_;>DRR?3O6`8Ijvav
z^3RIC&+g&{=cnjO%&mF7f0M%8o7}<7(_}jtI2t;77^X4k7OUM`JLT0Cjm?h!Ub|TB
zINy5pJMY_7YV@OUO0B+J-S!_`Tg&b@>E?U)96!Qs_wZA*XM5?2s@M>vWyd`4-VU1k
zoze1sY=zRC)#r*9SGczP-lVp28UKknTa7Lm%xE-tQDOE@<M)v#kC%1+4S5}t51#(|
zyXK`x#4OOF)xRJ9czV0Ou>aF1-~QlpT4&;o{x5cUb2e@~Y*cjO?nU?MpMJhF^pUQs
zsQbaSl*zjNU6^oJ!)dwcm7PuH5-Tb!&$)m4`&jztzmI+AzXyi!EHnMSx^u0SwB7s_
zWz6Dp4E--1Ijj)heNo}~oQBnt9<0hO`FusFZ~bFG)A`f)K6?7Nck`8S_f?W!E13jm
zGVI|hVgJYd=Uc(6JHaAHO6%p$+zsAV5cGdj+3B6OhxX|2Hps5C$~%AXtLDEs&GNS{
ziVF%J?2$As*l8u+^7`Up_QUP`_HX{m`Fvnbcv#LUGUe9J^i$WE`(|ma-0<nT<;<GB
zM$7IRwR>xRZSL@4jAL+W6mNWPwfpa?-&ge(JU_5|iMumzxP;iHDU1Fl^7Q&RUSUz)
zWUeyx+*5y>sG2Df8|pr$t_qFYD;K^(DB;wt|EK1*bw89iqHQ3%c3DnD!I!w_$(|x|
zOHUj>y{RsIRhV!?{Iz&p=C(b19e>SOXdc&h=ZV?znfzS3X<`0v)|Sb?-v(Y|UseKH
zvRW4KNA~yOdZs$7d%2d0vJ0eNIhq>ESM2{Q6y@F9C~#NvqKD>J<_qC2F0u;~_bi<n
zCO6~a^mm%3J(58__j|IGoMS6$of2pEnnoY``Q~_qm)08D@MW3oCtrWvRQfuMjZfyp
ziHXYm5oQ1W{Cx84nNh}tkChy?PnU71+1pH+%s$0vQ@mvC<g8APj{%|CYRe5~$ZuBu
zndN%Mk)4yjH7HBZ;CsP3*46VvqZ{1&a!&j4{8e9}^x*L0yM6Jqv^RyA{S(Onr>jhR
zX-JnjbJjQG;w4S;y18e06SLnnK5zLMzb)}FTUU2C|L%FV)!$?qul@NHp(EDR+{_<w
zEX68||5N#_^XfX0qQVB-kAEyNSqE7Sk~!;}_ag8DYmf!k8fC4^HY6W^xV$ajlD!+;
zO9zRUmAqsCE&K%w9KSjv*lqHxOHUh8{iH0LN^eT{1$KkV8PKMK->Mg2TOxcf_pN@h
z!lSAA4ZDu8sAOSJ)MC(r?pez+Z|NVsIDa8*M*&RhWs|oOmtmT98*VNUu)MeS!WQBA
zN7p=8xDHXZMR=xP<5I9OWle&D#sX`mtg;gOZ9H2foku(A&4r|2C9BoWJUsTid6Jj(
zYV-EZ8JSGl=6~~-%NJS5+{oE>c-`_<uV(C7VsGtLD&z6OXXavEqbo;`CV!H=xxHtd
z=hho*?C!`l-~H*Rb6?`<pY=kT8ny*m>zfso%ovu292Q&+uGCF@FaK+YC97k0pQi5I
zcc^ZY(=UysPJQLoekw{q$}4iJUH)#5_mh8|x%y1-r!x80N{JOelJD*l?$<I6SpEL#
zCsB=CZ*JNo_wk4|J9-HguZg}MRBJeKYqiIBE6&gh4{vbHpPsaSvOZhL$7j3WYrQ}C
z#@l5bOB~A~mnX3atAb9IcKE&zc)#wdP03reT}P~#r%AINaWyOWc0%c#T;!2Yyc2Cc
zR{48ruXSIoslH`n^6^Xi>;E5KmwvQMH0RcqmmFJOOkcWeS=){qH<+hc&O4|qIKv=K
z-`wX;=h;`>5$T4%Px!1<HC{T+`~025Z(3LWdA&HKX5V3HH&rEm=KcA9{y+9w>CU(M
z(BCh6J=-*AXr%=SSp7+u{r1X@MH)Pw$@-VRnf{hoDRLtw@ZffP-{5!KxYpFW2Tkb=
zZeS6amV9U5d|APoMH)hhmDg0ZF5DYbyh*aFe;-rf@olZ{6CG!ANS{o5xx_Q~{`%|Z
zC-U(4ISH;mP_kzBkNrL(r3d^DKUlrSbJeo9PS;%<dl)?#`(jvj#oDpD39gvBA~L)G
z-#-)I%Uce^Dm>o(#W!a<UGQ0;-EeNAum>a8!gYuCCI86vUjP5&f4ACw`FAIO^4pbA
z#d>D>@AI?l%1yp4uswQbYTUzJ>{pju{e5lDzinRxjn^j`#Qf}*v*+4)yy@?O+ReE$
zcP($I|FXw#-TgmZv+mC1bxC3QAZ1eO7RM&Syj|wYJ?q4Tey(}@N^Qfs*B{<=c+;tw
zKM!c-{W|Tyb(+cDDPnDykD9RGa{CUWloJAN{PKR0k&?yF&R9zMUaw1>G<mYM&gH$;
z<zeej+p(?9eB0J(z2natTiI#Gl3lBhzg1JccXIy!o80lo<=2{Zo)B4(df;)t(k6G!
zudfzfy|Lzd?<BcNXT(1)zw~v&`nAW+8Jd`slx`Fsi`n`1v*)Y*zo)IAr!N@BUoYIO
zoqB(+^Zh()_dm}~tJl@MY<>O9Kgjy~+F85(+7b*-H#F`)p>m5WL@fGw-UMm&)Rp?*
zbnh923yGW&Y5vI2QD-e%+^c?vJ@oanQ;YwqeY7#*W1r%FX2N$4iSmX`#b@-qoi6W7
zxmEsPFW=W!&yu$kgZ4fNKyuAB&BN~^%I0~dIC@Oj`SRYwuUfC9nB=E%Z<}c_^VYwr
z7az6e=$>M~=~L3V@!@C9ZzARoKFQSh2WCu|*`lGX*S~1Nnnt$rVp+v9;iMn8AAQ!$
zdTpJT9lKY2y+7-fi>lZ9j<3EE`hX{5d;b628tHdokH6?h)jhw&U0;)T<+%UJJ0S+O
z{3>s>71R!jJ*(Ha8vFd<?F)C_O?%BCwd#(>`^NoOEQQ{*lyM%4eZ8<In%B-hq4Ka!
zgtP9CJ9aUqxqN;vC!EX@xN0mi`RIbAaNVz|>l$`3zB)adT`R)*tV9}f|K;xG_qr`l
zwA{S+ta);?^s2k}ZS;!$ssm!T6}^#pnLXnt8^`@{&;lfmXq~5DTc=!m{y4kFBlw8I
zkxL;w+t0i1U2eAEQ-ZgI8t0w-xx1y-XW8+a1sj}PcvrB+)--zd>wvTC*WG=iU}wSW
z>?3mhY0%?!8FuDLYBz*#y*l6&6f!|~*Q4Hh`=>7G-F)SA?z|grN=gTO{v7O=Z}`vT
z&t%?x;<eXGQP2W?*OpzCZ_1^uME~4SH`~<MzV7Y`-Sa$4Qq2~5PF53?kvX#_a<hl0
zCum8>l2xm^*2V4?5)wMJdc9oP{I%b>r%#{mUKMqV@pR7ZZEq#Es$F>L+-)uTC*x&L
zqHE4A(Nnv-cguYF=b|Dr<KmCk(!KV}na+2fsGkxvl|43dG2?cxqL6sATgkWUy{vA?
zc*PWG$vs`RBaff=-mYt{B1IOC6Ik4>60c=+&8^m0uWz%&YRUwiuK#lk-Pis8WAyb_
z+fJdRMtu<;k;%M=WqN|*YTiAY=&a^#(b0H5xcigo{q;vSB$h5=WXns}+xPdKGDDjt
zhvChSm9GN!ol92{HcX5-G^_6WE^SBI7rV4)tob*k*>1h?)3x~*|8<nf+XdQ%JM88y
z)<~KWJ-7Mq%(tBpO+p_lUlm;aV_*GTRz7s9?T7bs=Xt*84dUPw;E;XE<rP@CQRnE^
zbxGIfzh1R^-RoCT*W<3Yb?w^K)Re@?qUrU1FRK&N%f0?;m*2ndH=mi}!Q>cGSbqQe
z=acD1@9&l0ul&BZ^8LNycb3mNf_5FtR+TP4E3C{Gr`dnjTA}UrmbR%?z6&G|JY4tn
zcKmuyM-E-Re$jsOpxJH`hOZ}I$nv={XX%Z*p=-ZxUD#n3CepsUZ(CRP+G9OoKcsKo
zotJiJ(^mPG3qm<B)^2&PwfJV_oBPd9-VJ(!i_L^)ubz_@u6bPhcr#C?#1_FDF{u%A
zTRA+YPg*+vy>R%MH|pYVXKN?5_I-88I=waj{&PK>b#5(gJMS~toO4T={n7QbsrA2K
zbJnb3?bQ=VF31;PYF8ECzIfZ=D%p!g`?nYT*{i)p&EysX!=1isuN6$HOm-=}|7oJ&
ze{f=GcE=HcE6gtoA8mN@<J{_{{7a8_9>02T;^L+HHhSEb9)Fp;`+|gn*PU~_1Q_+@
zX7~p^D|zS0!DwF3Ry1q<#2W$~{LQD>G}ea8m@+sqElAyyU)r#@xv=22mF^X}?{B>O
z8#g#;tZ#3Udhcc_Wg;!Gz0Ymm>RsilR;*a@$19LmK??-bQ(vsTeb&nOy>yAx-LB>B
zKhE;qkvrL^%xm-aXkcVi?(^Q;)!lU`W!;bc%FO5GKX-B>qnqyc*m){?GE%+wtZ#0x
zw$+IUKll2+Sc&ICA@Rf~2QxL3T;3b(G2@fb<A44A`o}AKY%(|Q{CS-@Qb})5sZefl
z#f`!xjp6%FPG=Q0o44OEmgh9b*X-}du75lI_qfiC-YB^l)0EWs`&=H|IxN0=l>M~#
zlRNXhYQOHU%~@a|eOvph`k&O@=aNe648B}@`||RG+>6J4Fkbk+N@dxf&oYb~e*d+Z
zc5lz!@_T``PCE+UtHj%TZ$A>0rd%G#DLwz(G~U*=!kb>yE%d2M-|)h0m#Nc~wbu^b
za{qQ(Hed6U(?ZdnI-TI2DwWB~_ose%dgbf#C0nv?*59y|lxW)P%+BfhdUZs>Nh?Wn
zi#giibJg#Z@$1jp_hoDC&qIMqPn#mH+3t#8SO1AYS?-mtoBgbt4-KEiZm=?_4?XJM
z-(O#|;Txabl(@&oSv~hZK33=7z2iVg{9UVR*6yP8&kz6YKcx}O^jS~y%Wn0x>)f_Y
zsXKpr_xq`#XOHfwc;|IdJ88xJkMH7Z8}CGJ<l1}e#M-~{0@Ih=ZHilbM_aGIS=HVC
z!Q9yIiRIdIy#D<^`yPH2SKiab(qFQ9Rf3*=-d@h-$NkoKB<?9Z*jDyDG=2S(?e~ue
z7|y8wGF#E^_IFqHhteWyOw3d6Jx$Ym8mD+f^nm4ozX#s?ZFsL)eD~;27S=ht40Tqg
zGe75D_h|XswcqEQetPI-h=|zZW4((PENHkMSKZsv!Xj7kfU(C-xor2WLl3U|xVp0b
z{`S`TZ5bCgcm1`xd3rm%=Jd)aNcBG1c3;l6@+jYqf0Js&*7q-6`E$zhnC%RT4!Q-?
z%Wvm56g&uf@N>SZzyj`c&-7#c8O7!Q@-ImDc+6-D(=gg?<F{?<{{zz2|N1vATWn)n
zCaC;q`Ia|IbL6buUw{92vQhm>+ob%ROOBuYQ+Oh0fBGl?*7={GEYns!@Zm@I&f*8z
zN`@<zum6+qH7)LL;cT0r<ra*5U6%93&qv?%I~|{>`=Gpg^4~lrO#!D5{oK#G<>T6`
z8yguO+NKHGzwk|5ecScjC&zuYRep8~C5)URd2{rnyTlYs*phzl*Em#t=SeV&vaQMW
zcMA1qU0!~Z+GV;cVbb|nwKEfyHE)(pUSoT!bn!Yxjk)v0<#KA5dyDHuOZKXEuRK-f
zX0?{J?rZZSwMjN*GZ`{8{<R(Ao&NL5`5BY+Z%GB;x)iXb;ZW~o(dC|NJA1sjTEgVp
zj;B7nQ2y~##nR${H!Ml)dvtsjM()dXub0tY8~WNoAo+q(^|vxZ)iX!znR!n>>%PR#
zDWG#+R^fGy*A@A_W>fBe(GreId~|$qa_ZDl+nI*_69fzAU&xL=9xmq2_nKR8I`6l?
zK3=z#&-_w}pXqM3GWXuGd7tc0YQ3)7l=M&UlJfg+lS}K5#y@R5wVdIFWTE=Zi~XF7
z*Im`!d~aJnZ)><mw{rWE3)&~UYQtuHUCS0ad-a^TOUq9zYFlscYLVpC+JzlP{okgF
zo7bFu_GtCe+sRisXMA3-yy&@u?Ro{#{^u+1@e9uVnX$Y2QqaChe@ul_B2Ja6RJ{NF
z>F)QFs}AckCvZu7+&VIsX~Dh(IoH|s&v#F2I}mb7|D32oK}6AspZligWG@kn65bej
zzPn>fw7{%s8`msZnPmDiTkX^~w`u1*X7BNT!Te|MYnf>>r^@c@OMCA-n&7wSc#Evl
zV(uk5-}i3%^+B7VMEc`S4$nPvmYp(vvfggLH-Fq*!&yHLzVDcD<aCXj_{+k8@;CFR
z<m``h`&Q?1B*m_4X^!U4Z2he3X}_i<JFVtlnsE2%rj1{!c^qGUnX$n&<7;Bbn_7>s
zH2ddo8Q<9%#MjI|x#peSWB2`e2EU~ap4f7Y?X>iRXZ|Yp-!@JC&egVT%d}9lL*IWt
z`1oF>a_XsVru9NRFYYZ{9Fwpoc4BdaR?UxU$NMeUK7Dn6u**{ScYAX>pHt7jP?gm|
zfq{X6neAB&AUe=eQ)=_)qRx)|-MJ6jiss~<{P9na=QPLDm#?e3q~mYuUw^lHs=L=3
zr3*_^A1&};*mpao@iw!iY8dB-D_b*@eC`*#@#BxrTeaZetE4{-9BpYOHY@GtU2u?n
zfA6aMkyh!ID~dndea5whuU}@GoYFD=jt5^|StD*$ROg&ow|LjVlO6XGdrt8v>mAal
z`+i66=h<gok=LIH3A4KfU4D^rZ<bMH-10RXe}BKP?h@R4ctuvhr>DP)B;}R}@0XQ5
zZ983!bG!Q~{cBTxp8WE6o0k21;pL~BU5>a%>6mlwc=4n7MRn|^e5Je9RpnuK_Hu_8
z{}wH~egDKkfi>!-K|0L&zRG_uxqSS%L3Go`6*CW52#2q;@}IG|*F+@Z=66rKsOGkP
z;p!6&jGW$7aL+VSoTj}`QuoWV`SP27?b)B+`LO;~>lY8cbJ`2C>KFS+2r6D$cI0>E
zsyRKM-fk_r{>J8hCA*8{i_%sj!|(H|_j~1@Tr1SZ;N!P*9(!A@3d6Rke-C`?l3x-j
zu5_$){>dLpw0{=-kN<lszUqtf7Ae`qLd%TS{pLB;bMeu>tItp87yVaskI)x<UN+lp
z?%qkP?eUXTr^PV5lmE4E#)KN)uyp46>H8aw9De$;+}QMOnG?@Mo1KMf3?~=P%+ZZL
zw(wRi%PZ#}zPECHJodHeF1^2b(*xuAJYnI=tGS;2+GlPp&1m4dXg%Lk#Rn6GOD^i(
zJD(bKYVW=O@l1B?%QzL^O$rJt-+9=-!A*H*Ld4Va_v#N>KCNRDVAy=qr=r3_QBm>A
zH7)HBZ!fPED^@6|s<t|}UwI+0KW$6YTgj6f1*N1;?I?VF;dTAoOz|E!<%0(ghJ<Qr
zU;6#!<>4P69~WB4)cknZzT@t{^AG>ozV7VZP<rKxCnr~dq0#C#(P%%**h6dYoxd4$
z%8fzsNX`StDbJ6bH)`P77wyvCr?7hQrhsIT_4D`lNfZlh-BvVB?)L;YcimcLcSEg*
z<~5R2+#-WlE57h}>&JIBPuaMLMe?EZkJ~HskNTe8^km|$yJt?<_08P-uSGyAOswYE
zv`a^Y6tt^!{QLg7WwiG7s@~tYziO|{)Pj{KdSp&^KVK`fT~A)+^xB{Ml1;3#B4bVV
zpZzXn<>b`hSF~B=jMdc-E*t;Gi%fj^zy0teXWw_XgBBYmbV(>W2`y9F!uVj#=W9Eq
z7h3+U-u3K6G{@YT4{mt6EV=9D@hDX(|Ea;tE!(8{oF}jUKG&__&(Rk>7k9il^?BE~
z8}1xyIrnNdK4|fFs9It9%Z}mOE?K*y*&c^NQeABqTx1oz^p@*Y-`~sSJjGWeCLOEO
zXUO_|?{L_5=T|+3J95@0OLGbf$=*pYotRhnBp~;$%aTf!yH4vwO1IexDH#4R+H%Nc
zvU0!H>#9r2?-%8N5kB;8Rf7Ld=1a=5Et2eA?-m*xzFd@<k<6~2`DdEi@xVvT%LOv!
zPQF<3{>Y=lo|~?Gn)}6L`3uofc?Nc^c?%YKc6v<}E7Wd&^k0#|OIkem?jFZBiC-XN
z3|{X}yyRN!x4oWIGgf9z4cqM15p0rG-7}r0ErhKFc(>4)!$jlM$A263yEHy$yvnJz
zi26S7jp$GHi4sMUd*9ZJ{nq}cCFsIxYQTN+%j5O)FGqPK-~7Jsec!P+WvAYCeA(?<
zdhT_Qm-xh&^>4mR<MG}%O-ww=Il$`Kiir`cqr`($c<RDimd3Pyu~>PwT7J2y|E$I5
z#T_>aJ1k}{zb<ZIBBFof;tc16GZsur=NA4x!TRXKB$3Q~8=s%^ey9F<u-(;X|MJ$Q
zB^!A<WE?#nJ>4O@RV06>TiMay&K$a)$<sO-Iu=&U;k_bLEB|uM<b$2z9S3F<#!lPJ
z+N(F=-Qs;hQMD3VkJ~Le`r~3#%WcQYvML#-AO7BL%6s_XBHN83pG%-qh%~-f=+)ji
zG&dl%@w3r`T@wou?GHXsS2<ex;g;6PGYgwe)+VMi)@%#ixvevC!y7rr9g@@Dv_555
zHE!c@``+@jUgS%C%%v1|2}W~XwsR}Cuj}gS>N+*k(X?R&2+R@b6=?2@KmX;Wf9j?c
zmyX^0qc(4knr}&ekl2*EEsIzj%DT-A3j>xgRD4`rlUb~Btnr>_W6w)zz5{>dWu`^*
zX->4c7aw+J$-#-SlhTjfuy}N+H^kg(=d+`GH|_JB$x^p#RY>1iuH#j66cZ2r;@X)P
zuj_otx#D%7-6HoGhJ$Icr^`bYU*)hY3|O*atHsZViF4~T9eZBLwz(g&-Ml%~Z=<L~
zn5o6iWUunV$46K;Cgje{k>-6Z-_4yG8vEPks#O1u2S0KZ@19keFW<cPp6A_*YDw&E
z6YDaS*q@7Txn2KO`S;Sj2Rjubj+?$dFMcs{VNdO*`4L5j!z_QSn|DYi_efOc^TmqV
zDaBJ4Mc(*v#c`5;fJh#1YuL8^6P*uz;Fxr5Zq>P<;FiXP<;$5jJbPGMbh+5>ecenu
z(}z<IWj?Kmb~?9Rbzj`<KkFX(hHP3n>yd9)Tzo$7EQSSwQF-U8{1|l3RrgQde*e;@
z`G1}qnC#=RZ&mDXdHEl+*K80gD16m>$NUTPMg1%uhSPnuJz*J7civsr$>wfayjS>T
z-a*Nj2{on+=W}+t<>~z7Yp@N?u6%gsX;RF0$(l|7Ir~iCJYOfOymE8+kG`wsMJ9Wd
z+8){Y8D2<O|7dFN_Dh0o0msU&nLBYP8?1a9a!W*)<yC{hgGrB1)tPC23_H|heMa_<
zD%;mj{Rb9b%s6r8%#)SN=Q(+u{Pp#9ZK~Vii4!KQlQa)KC#R{Y$s=p^<%#I-69=2w
z&qqY3gIC8pHnV;F^ZESZ>#t{;W{Zh+v#t$0{rCI*^Tp?XYTsf@`|~CvxZzW@r6_ZU
zfD(5`<gq`2vlsOT@+f3Fb^HrD73{YsyZn>1ulnZw_tWk;_gI4by#0^Cgjr@?AJ)9s
zc;)u$Kd<ujq7Tj4+n;b@){j@0yqHQHzjR9-owT_4#JZbG%Tw=YmpC1MwC83~`O_?h
zb+13KxWFYF?X~~;#IM1s2mTz^Kh3Z9R`_m{@r-GO>nn<{%h$Z`kc!q^pR<3f_v)3t
z1?vL#r1^C&h<GZRs~PQgcA|Oop(M{_kN7)&M<?8l*&7$;Ii16MA6xB#mF*_k-berK
z_u9Ugtygcxm5<r2nmG)Hf9HuEjb1mIL8_KRv2(iO((Y%o*3M9N7n)U~det(YA>i5D
z`3GhcvZ%)>Eh!1S<tX2(7O&1QOY6FTM6KRJ&+DDLlK+3X+I{ZNYyl_tr~i(pl%9K?
z@#Ub!?C#s`&xCyPewy$9CoGvMr#Z<febf3!`VC8}Urc3E*#9orK`1xu(wwWe$|i+>
z*7NgcZnzWvlSA&My_?pW`P$sCo==SaZ6^Nhj2K(4h2k;0DbZmGrD7-J0>5)M%$aq4
z$>G>$2j{de$xI6C)68yr*FM+nzp|(AaIpLK3HOyQTzI3Uy8WB(OWt19@1Zt5p35yB
zsj<a#9r)L^|HPzYt_rqA0e@yI8U8T(7Ougqedessg65Rx+kWkp{Z`H$wCm#R$(%3k
zdY7FtZBdKuoRZgKu}|}2Rj*c^ib0yqLeJ}**;m;(6F9t-b)H5scx}J0l-*yu<W1R!
z_eLf!y)0TMgfM(%oqwur(fSMQDw7I5CkjZ}{%XkEG0S_!$=c})et2{A&3AhA;e5-%
z*K<QR{S~u6e5aG6Yrd1ik$@#7#W`nPZpLh8ZRl$DKfPf|aCw}s#HW1*t=|@}Eb?vt
zt80@a;c--UvAak~@H5dpUni%$4rDl~%sq8NMDEX&$te%{3|@#VKDHz7!*y?#?X_Az
z3uKS9d#QaFeWTqbK3(hg9Wy_}x;GjP-uEVWaK8VeV)?0OfxF2W8}?^wawq0UtYUO=
zb#;9j-U)3wzvOy5h08FJt*452GMgJmgRQ&t?kg7#gsA#ERnBb|d(5u!({WnP+E+Q|
z_H0X8xf`bLUbQm6NKkaq@r-~wZ$Epjt-B|m>)980DB9%aorqc1;dj!PY8XwscH^Uz
zJ;RU8eBE-Nmwpu!<{ilpZWUd-x=GyL%)`XmMn)^^(cV<oqT7k7s$1Q)5B25me{Xt{
zqxZpw>qkT0uAIJ+`LN6W*OQJMteo5azsO|Qjjwt0=KSb)R4NV9VYqutL;H4LO}JC{
zN9HMW6x+qMK5oe7Gu`xS;ohPn&3iqi#EVbuv=%<s>5v`rtL(k|@js`E_UV57z0Nda
zhw1mE`-V-Ata%On-z+F#JLAR5x%%B*-RMPj8FRhP^gNm1bIA8pW!>!W+pcivZhUsF
zK+IaZ?$w6a#s$#@`HWsWrU+j&FH&J@yqug~{8H%tH`%A!8+J(<zHWLcZQ7O0`+Mc)
zaDk+bCkG$O3(H>UopNEHj_ohS?CyPEvW@i&rcO0h5lff-z3STMfAj2%x5O1bE4X6l
z#4+)9r$w5AL;<sRw3(OYT&Iq!2bO9iZurBa;M5_JAn$c=f^b#)jI(L?{|6>67w^;3
zIM90X!LernQ>==gpG$prXQ%A7+OJo`GjrbD`t11h&Bl_KL1sA_^2gpzcUo<`bNVd5
z@?XK?(@(b^UZ|0zzvBT@R(5vfub0a&W^J|k{buu*cXwyMd2`L+U0~u{-rLI$74A3n
zt*rbRqIhJR@S97Iaw8R%=4`d_t_<Lq$gi?k!f9RJ?#Tj=Vje_`G-tN!Uw$EY<Y@2v
z9}Acl9cSFItboyUo6#ZPjWf11GK55S|K(B2?KD*Xd5C@5+&43&m$t}6g@2m*KKA)1
zi<=?4Ix-J_zoehFCI0V|2|i(d(-)nKJGpOF>7MQ16(g@y>^Qv5wyC3Uo3yjh-o!SM
zE%&~Aac}$eSHjt-^F<|l;>qhA*<amso}Ny*dy&6(r@2&@_@#h70c>u)qRX=xKAwD?
zwZ!bbtfc*qTtSiNn+*kS<w{AdmGr)8^orYV>a!CQl}vtC1<w8KHvRCc7d{(Vj{3Uo
z%AJz)cki3Zhl+wC#&UZtJEs*yGYUF0aJ(~%b@^T^!%+P=k?UHlj_fqE^_scadg~7T
z(wC6<uGQEk=fXCp`RGjdoChoplj8rcWLdHOt*YS@qeo3@##_r<SLEJv+?mSi{`%hJ
zvhd?^?TO1689Zzv=FYwE+}I{JqvX_i<^BJX_y1dwchBeaN5(V1QkJENbg<p7)0!Pt
zye6-2&DOUr%Q=^+noK`B@%3MuM|YQ-{+W2pclSnVhk!RORq;`echA@Q_CNHROy%Y9
zytPs7nmGy+Uw-FG_NZ^Ua4}++%g1Y(&6ZgvZ3|3fd@HBC|2g@MVd88K-&vkF-&Ie@
zlYVw0u)(2f&XuhnjaXHuTwA%w_*fE`v`5AzQ>FvC>kr-Aa6ej0^QM{iGT&R;Ooyia
zUi9q+yNQVIi=yApPF!R<aB+ff_ebZ<Th6in_WOBW>zG$B;8-}hFrrBFPC;wV?A6Oz
z6EC}7Sae!zWxJJj%gn^nhnt*JKU`Lvu{Ug!^8UN~8iek>nrk|#a4(Da7t4(f&zES-
z@BaRyXnk_=p;gTVZ#^v3BMs7XPydy;6(|fE&ecknzsj%(1U_x9_}yo>kMqI1#l1G4
ze_qt{J;%(`HEH#}m(SPRnOFA8_MY`h`*3{yOU<@r+izv0*=={1)6V`@TVLU}s^G6#
z>kR{D2KjXwmWeI*8m4_)`_FAs+p=r#)81F6h?@mQWgmY!jmM8WF`+*pZq`-rm~T(?
zBC`uG1#Y`E?L+v@`Qj%}?Je!8UTD8^@*|Ee^F+<JHdnlgw;FNgcv|FfT>6>&zkC6I
zNS~tZCH;ey>08z&_nDQ&cphL~&nMudZDFy#;Zbkymv2s74Gggh@`IcA&Ju7|nZGSC
zDb!TlxH!;!|LPyNer!FofLGy+MDG+iJIfD0INy6t4m0F1v6Qayyc(TRbS3c`YjT!y
zyWe7U%O(7byAn(?JUG0Rl@#WAWh<W5<Gy`*dT`Roqbqn5GVY|f9r0Jx-C`fE|E@85
z*918phkoIcEFoT+ulsIqlRwHZNwbAxLXg>Z&E0$%oGtgBc5aU=|E0K!x2p3k%k~z(
z<%gdZ{XCSoa>bmEZEU;Faq#fiWX@feU?SDo*{P_eb}W5P@$S1%o;{m1Y0{%~hKsNL
z=FNWMBC~ye!OoaKhY<Cvw=V@gnz&elZGxxll)L?(csRaZ%WStf_}=uu><>E*F0|=?
zFZszVSxEo;RQpYNTDoyX4C2e~o!IftxWjb$g3B*%hHvegE4tb$H(q&*#2(Kjy2n)u
z^GdFGIBYqQP;S0?agFNJYsoK6-OhFH?=b9~K3VFPf6V?Z+o!1eDAe7t^qwAnDWle*
zJY%!e{+#ErK^b3^R1&qMYB?MWCv$eq)=|3r-{IY-gO~1l-dJngc=~nd;)|@mw{5Lp
zH4!;CnOF7xqzBss1?*UoJ?@)vy%rXpR$}V(B10p(W${amX`i059FO;j_+%O)SHrf}
z?uxkF>Wx3Lvx?#-f^%R-yinU7{l2ww@2ed>I^XYoT@W68YsZWu6HdPrGYXEF)4o)|
zYSmiljTS`=C)WMjZSq3NHS0%jMr)_XXAh;b%AWmuqW@In^sL#w^_irU#P?Ye0^hsN
z8$b5=Dt#m7>D+nK{VxCdy?wX!K0Vdm?i;~%``^fZO;5bwCX{tb>B<z>s3UKaia)+j
zNxf_pAG_T=vAR3GD=gWK(^GZf<flq<>9%L@#h5ba&ECI9ZhGsk#qvTk3;CB_(2+Vl
zEou7`ftncW#Cxw};(xH7-FkbYx!f^{IgTEOLSAw2cX%vYt-*QFzrIJ@{)g^;Nz1iA
zMe^n--d2k(zp1t1>f4W%E;nD7&%dOw&^7M5<d3~uBv?#$DYR^xT$mC)>&=JT<tp!E
zls)<z;|fpR_f2NKd~a&a-o=mqX6<<{Uot6~MWdMgRqnsqpy#q(GkJ5(P6fwhECFZt
z(+i{=LO{T;%Vo!HwKSF=C83;$t6DE<8w#{vcFqmH?xYxcMO%31yNiqxU#0f%k&Nm+
z@YeF@oYi}-Io?+};bFk-P`7ub)4Ma-PoACZl=ZWj^)^px_FWmhtVg@oh8BIDC+vSA
z>QjS?o7BZjR=uO=oQl>g+A~q;RQA-)&u{bPzHsJT$^P+hrQ)HK3llD$J@f2M)r3pu
zFHJVEnRMdbsgQ~v&3jvpzdZQ%!vf>Xm(`_4v*X{`_&eR%P{0^a>hN(+rp5*#bCo$a
z8sCa*WqpydId?huPNR?$w?hWY#lMF&ZeP1q?xg)Ek9+&!!^fS&e{4GwQ@GA!=YjgI
zx(@Rt@4l?dGtrwp`zrri+jmXe>JF8`uUGB8C+K`LX4jPO-|bYY+jzwu?>he?;F?;x
zZRpvfZ&v-7xW4$m;`gw1Z#TqoKfO0~!@^@4PQ8Kq1oRt!1t>9130;=^bj8N0g=Zg`
zur#F~(|b1ONB53h=MV4M^|!3=+WV)CSJzsd+_Hi3%)Bk#8O7yEXFR8vJzdDXgrQ=W
zaN!mQu@C)xr{=i^=1BzzEv>)3EN990V(Aa}IQ=E=<^Ej0?O?&8D)pl;FI~vUm34bn
zVwJc1tr-(D^UbZ<;+&kEJyND!$Bwy)=|mKS*>Z=3^r@SfO>390lQ^Jn?(5*dkeK-I
z{N-7f|EvwU{`2j7PCmYS9Dg=Xezl;YIrT!}z6JXk?HL1|Iz%*|ZZu2XyJvnp^Zm<=
z%Oup8E?a4>-XJzX%&g(dhl30{_TM<!SDP0*?^nNAI_dYKlQ$2{J7xN2O@!ipi$6x{
zMm`lwX0Ljdw1|1vMO}-->(@jV=&M$4`CeJQph~$u%J|^-ycg1@UDuDV7w>d@*&>~6
z_1W!Zfxx2-8=re!3-@iSiVe~!VO-nU6Z?&e%REM}^jOB3z+{fD`AUa^(=`)&g!Gqw
zd(l33-sP7<0(L$OH>9T&6t*1*VOo5iRbkC>T_u&5SxZWk3<Rgu%+<L6J7M~iOS*0%
z!5Q|G&d2KUG_KtDb}IY)kKXg{2H3>kdiCu=VPwj7!TH?5HyHMB+w#D??d1CZE^2Kt
zdb`@s9e5N_RQ2?F{iDgJ-)5$zznoi?|C8Bemb*~$JO!gg?;O|js%k!w+Iaojg!Svr
zhW4Ee_1l^*?8+N|qUl%PUXJJuR^1aS1Tr|xc^6%r_cmOwg-<h9W>r<^;j8OUb~Gfq
z%sf6puyVe^%cPfrb+a|HA~d3J8DuGEDDgLk70PYeeJay<#mf(Mo37<7Ot?EmIIexx
z9rM(bUw54{e6Pq<I<p<~`y@R(YYSsb#c{)fh2nw&b|D#GPwg-;`Dqmx|D&~}s`z0B
z??VZu-~tm_>vuMHW$g9rH~PF^aJ5}<R*9-p_P5htnFJ=5Njq*7e^6+;=pw7|<gaTs
zOwpbE&Ch0C-|?F<3XF+dXI(OSJp5NbpMBxQ#ChxVt5#Y4F*^8hdIHb61-Cy`D%F4e
z`BrG3_uE40Fxi&4eveJNG=JK@o2}u|*AlsyHU9mJ9gEv4-X6IrTfP0K#+Sb8>Z4U_
zljDr`Jig7e-}31B_`6HNMNqzL@ix`~(6qzPugXhxEbDF`@}2tWVSoP#wb`>1B^TZ?
z(Ol@gdY+lgio@@|2qawi@ZgKc#YbliH~CAPzc=CDQnRo(>n1WJ|7t7#xk4iB&6>1#
z{!8axtA9G1>F4k1-%tLwx2Oqv?B3mD*5015xldYMjYCo4z>25WxOa0l$nNC5V!HFi
z%#3HB0u5PaO}V;c=1E71FQ<M^xuP-I{^7Cn|M$Hw^<-MGafhVy1is)MjmH+H<wq9n
z{%qd%lC#U)@X5M)JUhKRPw)A=Raxl4g+EH16O0U}Ev)x&Uo8B>CyMRvykkeq+2&0Q
z%}BkSz4G){27{Mt9hG!KBcF=T6+Jao`<&>(PR8X|=G|M9dWZWj>w#<2`Ge=@f7LFZ
zk#n43RqoO)M|$^LzOKAzYtg*(=J}0Fa|)Lm|7*V<tMotrs>aVJ%Vw&Z)-k+U^JAh_
zH7nD>+`sWcR=sj-FBC@q7jF%Fkx_DG!{Qp&#A6xj&elxXA*MRXu#02zrlhM+=U(Z5
zZ8uqvb9%xRHiedB;(o_oZVbK|vqUCfgR__A?#cVNFP&2Ep~)|!zucU&==7ym+ELrM
z6`3+)Isbj)yfsgE>72XU&i>iNFlXKT`tB!Ute38JXFWR7siLA15EpmuNT=}2`}^(t
z?S5%|es(tb)s>a@zb&-1(r3xn|Cw0*e(&_^cRSlbc>Ddj+u>%_-*Wc-xn#d4Ht*ug
z%DGRbvTXgU<?Q6dH}}c*U#q@HUbuKVOZUR3O}n?GE*4m1-*u7Yf&SdBvR4)tE5Gc&
zx54W0BfTeGUv@{vf8zbTY5rkd>ub+-ZLQjGPv?K?zgqo6<hRW`c5U#g^<5|w^!(D6
z-7bsF&pYg2adC^p*6SkYr!xpoTA$|e#-&7x*(u{hSBO)x>294XH?8>=yBwD@R#*M{
zhgZoWQA;jdnD;2R=Kb3JUv`MBU+_5m`+UwVzYI!_Whh<BQ#N|c&u~Si($^_FC};a-
zxw)ER&H?;){8Z<pWqi6S`($E9zh(}@vJH$~haxi!SiUkSPPo)+xI_He3BigO-y5$*
z^M#71Oq%7D@5gjN|BvVc%RHXoTRT|VcegRrDqU<${^-Hp`ZfN?DR=c+?W&ghEp8H;
z+t)mBczQp@dxhrg-B;fKog4eLCuXvJV4lXFKTD4B2iOE?>6}_^p#AN=l8uAmHCCx0
z$%}7`1#{(2H{6(hq~XSNmj=DYtk-UQp?hC=FUTvNrnvNUx<x1dEG>pd%~Q`?<^RxO
z*xr{cdvd|WS%xg%KKy;@^YQH~3mtcj+kf37D<5!XYDQmMXJe756;-Q|mu?%h>w?sw
zLQ`$89}9MzeBravBy`QOr)RCF8GLbGXs-Qm=b6C89(xluznGNnB0WoM+UZAY_fJ2&
z)%t?u;+J+s`vmS?C_VPz-Vwfvz=kCShx1dDUnZGE8FL=C6LTub-J9clG2G*&TXu&^
z;)&f(tNEQdbPsX{d&=!TlfOan*4M;2@zK}1L^owz_R+j+#<cjj(B!W^yAO7m?E2)W
z@h&UbIN_ddQ(fnV^&IyiIPX{NEzy$tQ_f@JRALZg$|SeXBlG*)tLocSYIg=}?tdjC
zF=<iGZVhg=G%f8#`)=JV`@cwd8@QY*x)xvyYbqT(EVT0B$H&{nLvL05JDvRL<Lb*t
zcqi}LsJ_3`m%YFL-edo@M^B#S{`|E0a?p_}i5Gq3WK`$q@iV&Vws+0;+mX+`x-4|_
zigJzVbA-=2Uk*MRyWjIuWy%~b{WGTo4jWBb;ka@m<C==9jvcS>=FE(}aO88m+~oc<
zKBAk|%9C%+ut+q@FnDEpC2Ee%{s%KyIykO<zVIdF<ApCFv)<-0^>h^_z5J#XUndZ~
z;G3<8Yv_(^D-=I_xt`qc<k#9yH@sYT3Q1%?I`_!ir6f#aWAmZEHs*Qf=RcbL!*hGe
z-^uJ22H_uLEDY8+$OS)oQC(^zzQ-z{r+S~glk$ZZEWhnTOT;vVlXiaT7Ib=Udg;p!
zgFgE!F<NGJr2%=BKc8s-UJ||O$FH?Tw<Z}X)kUyue-^7VC(OL+^GQ)dS;IdE?<p<W
zJ#(3n^z3<Ozs)Z3DzGZ)GoKjKec;ETYtm0oKduwubj;jiUATP3)~V&5C(CT~=Wh4<
z(ka8|uzf+vzI|KV{*)eGT9p4ZYTn(Vy)`vg!jpndmG-<XYn|Y6W>>--Icxo#y@IP(
zPZUU2+5i5#1qhpk3%kvgY+P_NH8F7AqmYZ*NgBpgcl+IU6?#wCSNmuG-M;bkV+XGS
zlMiLfo#xHaZ{Ti}bn0MVGDY+NuY*7Wqu6|}WZ$z^Whw2(d+wj-4&Ruzyq;zLg$n^i
zMMXbeEbgCSmMdjj^<}}9EmJOC3R>nj*DD}EK&<;|x~#YB)9H&=uKa7Aarqv{9KEyW
zxms0K*W8t?RCD>fP2JY1gZ03F#&QnDdmoN9?>Zfw8t?9QMQqdkl*%W&EqWeqDb9`z
zHJE;Iqwo%cuWavRzDSv;*t*Vqs=?;_eCHenfq$njs4tH>{+2mTR5wo9zxSu#8ofE^
zyKkqR?B}ylV|SUaUe(6`XfgL@*R^Zsc&s-+_UqC5pZ8wpPLwnZin;aKFGfyX?&Y`E
zbHAQ9?mzkXu;{jguOC>YE;asB7rP;!?4jnlc)y?r|G8&MCC4OMuC*+E!>;r6G-HSC
zhe;g%I~jY+r`FwBaNRZMzqrM&tSMW})8?=ES+?b@d()SInSW(UkN@kOB=S3oF<{$c
zzMGT2J1#c8oSoHrfn7yNqMC8qCV9Ub`}AAFK8B0r?z&W-yQ@D+!%0YA+2p5H;@W#E
z+I%)@yZe7Q9pSC;Y$=(&?#Y}9a$5X$7r#|Sm8jiwGU8sSGv|wkb?evplf??H8J6~T
z7w(8Y95Jh8Badf=KaXbx|LoNwd(}kN9`o6otAG5J-K!w^)T1`qmz46q*Y3Bl4VPI{
z<t4YOs#A99_LGI0_MDsTW^&qY<KDhpa;;lr$Heg8d{T)E(x1epxZKs2xn~f`mdnCd
z&da`f-XsQg?fH`q@BZtZa_rC4Ehlcb21>V1(c=rZe{cQ0O1M}^RaoFhqy<y*v7fQd
z-aoxQ-LBBy8Zh^B)$-@!vugGRyxQaT^xyHC-=I++pM`%pe0O!dI=nt$)7S5tZl7RP
zGDwq=4CZS2awF3)>W|El<9-*H%{0nAR3<1;$XCc5FPggh-L%fb_M%d2XU^JlGvd_r
z<a`T_vy;Db7C+%w^vlNOY2$LgTiXs7wS2l;Kc$d4PBc;Ty7083xfA5rosy3vT0ROl
zH~1Cv-%cmm>));JKff-7ZSUT6w|>gU=KErSd*3bJS!K(6^!|@itU7Erc~yBd&d9JC
zw{z;0sj7tKbW9R|(wh43`m@Q>(e?Fmoac30^|xu=ziy)-F{^3)Ue8+A!ta`%m;Y~-
zTqnnO`=8Q^Z4OJWZ}@vgDC%<$hxCo`Ia@Y^dYK{TxK@G3%Uz!?$*Icy@$KRFyq~w;
zPMlu5H!yPIwJU2h6sP5_Rx&%IAgt7rl#n&y#-vzv+aS&Sm9NWwpSRz4FXG@sq1AJ$
z{HAzxaUOX2X+m&P>d9@Z^nQN!=JY>zcJk`)SBvWYa|p^O9=Y@;DcX<ucAv?KMP5gL
zY{+ppU6>}j)Kpg5z3iFUsabBz@1NSlmVdARXtb7P)IA-2SvlQF$vzgblWKp8iLKF|
zezo^h*Nr(!+VAzXr`ZZKxvYqEFI_y@_vY84k7B8<s~TGEYYnm<-+x~7aR=MStc)Us
zo7`O=ENq|r4|!;v7QC~!wEyk&gPv)EQxX={q|5G3d;Zh!TGZ16QE8Lg_v?MD?AA!#
z@Zy&4rw>g@m+FM|ohF^R@p|r*oHY}5*(NMAlD_%*w!X*ebMLBxUM>0>dgkT#<~Q}h
zt2$(5+T4~e)VqG@;rgyr=ZT_oBTuipSy>VDkL%E$qp6$pwtG%_8}Mj-_7|z1g;ix|
z&ncG&t}HS6<!&JGp}#zA@8;i4Ki}_Tv5C1g<+!i?m+9im&nanVt>L)98l0`Y_(V}e
zo?h^zX}9nA>YNImBRwltR{KVI$eIbR(`5F)j!6&xRiAw`DDPil!<<=VvpqOpwhJ^Z
z{`xy&j(N10Mwf12vi9SxZ_6i0nocrE=E>`yeCU{SP4N?5uh~;xZ?X9=%plZ!$?)Zw
zkf`p6$Pbd%r>5>KcpJy}tVYFu%}y)B;>P{V8xJ%)b?j&SUU~YNho-dE?Ty9-MLxG+
zYXR({rW~=X&9*ubRGgG0{iSB_t@^90{gyi~4%{=psHmvsKeNSLKhW8D*Vab+hq_Gt
zulVhqy~q81Gu77=8|==07;#QzTAD0(nChq9o~_IGy#J)TQ6zNEtm!f06|y^+k3N1}
z?$qIXVC%h2;eJ~dyPT?HKeBq`;>rchMsYW)l(W0{J=yc_awoUX(N|e1@n5UHg{(^q
zKibcbqZ{iLT5Q;!W%bWiJo-~atjYcSXur2+oC&371>gG@KRvo~vxJOwAj`|cH^R5h
z<5i76J+<|7jpCMRa=!zrmbf2bUnaDGd(oX)=RY<1Kk554RaP$ez%~xvcu)SbP9J!g
z64&4N_q~@BbGEhaao4Ut{ud<<6;#c?`!ieZ<b#%#PWgV0={-j-?P*%p^>ow1f_>&^
z1a7=8JMnALf---v?W?o<W4CYao3$rQ-Ddk@w(V<u%tY#ay;msD)fDqSs<k4*)!8$9
zigW*MucQ0gmntq<f8o{P+S{>bRlR1*{r|q=_*EC*dpWN@|9@G2&(w0g*Yv$kJLcXK
znB^Kj>HA|1$$3@X7uZ#T%HJes_3u-^t+wIY0prQ+C+~89>$Vii%epx){CA&7#_iVq
zOgCamdVP3y_6RsHGkBr2aktjW%zGOBS8JP&&n{lP;GHqgEsl7hPmfn_em|wP^z)zN
zX=SQDGmcI?&A;<+YSs@OB_=nHxoQHd7dLELrn>3UuC}V*bvGZ}a9>e4f#ZVugOcl)
z6Ygt&&a(d?nZ@<$`J;mCCzf1T-Rddce>L*N#$Df2r(Ts_6}Tbgm%`4f`+^@=d}y1t
zC2Z|tqu)ErHd)OU>5qxNo2RvT{^6T5?&is4uZ>aFw&hD)e_yxtLelEnjce=pzaF>y
zv^sj@`$S0r%czPyarV7S?@!*X<K4FOj)G6(U&hA09}ReqeqLHqK2Lw0?$(|8o(s7}
z`SLZi+n;i@&R*tS{N*Q;f<~Fpv`?ZDr|K4H{eCZW;AV`=$7ick9j-(uwghtY25#fc
zyefIsGCyJMEd}Sv>qXlZ%=73MuKt@B`QG%IY53a7Q*WN%`dijgw_Vl2_guD6Z=i+F
zsr=1q-(_3O9I|>h9+J4jexzK%R$=9Zot2_n9zOV~JNq-!&PTZ?f5bH{;ZSw_*=Tff
zx4q-e@8-J-rl+_!7QOkErja|LW;=J^mcFBrbpb^iwuJ7RX1I1r!CUr8uGI;z7#vFs
zM6Mosep|&mdT*P<zK%aTe1oh-MMXuY#tT1ciA)Fu7wLO?_9n;fIJ_jjDdorh&lcC`
z$oqfS2wtvrQ&~04vi|N&e(#U@36l@Lo3rWLTEndzM~ctXv+nqv!+mv{ocPhnbvHYm
zr?0Ip*`K5J{+7#clb=R&ZmrInxZUFTf0dG3Ty~S1R@Zeh&lkBFX?11Y#R=Y#R}+89
z{M`^+^f}mxqfq~Y&;!OY#^%61_P;zeKl^XdcSuNBAY)r)QdYfM>G8DF{Y76}W5eI<
zvTfSG=j!y{YUMxM++AG_6Amzht;<=z;LqLnb;pnON?Vq_iJ0F1IXmgvn#d{BrY*Xd
z@#6mfDPq&hPkeiOyYll{^YaZU>C<M+kZ^Kxs{8o(-|P7QAf-IgW<48|kI&oi?)m(B
zzk&jT;N^Z#JJsj?XjN%pSUmgs`}@9bLD%=r@Y3?V^YM>DmUPtT^eI!P?hFnJvWwf6
zb92q*iS8U9H497w`h|p6n|pDrunRghIZKP(PDRX>FX_}v+nX8B{}xWOSWsMiag%nc
z;(>cVAH^}A?~d2FQd~0MezEcLl3SDWqGztT@&AUt;;EUgAL{P^y>l%2l5zcF4uux|
zz&!&0cTdc5J3Qs(OfQaI%<&!ROCBuTtb6Tai%Ohd!kt$2Kdj+zDjl{-?D1<q(Nk@}
z^8MwP2swAz*t7n{Y%4_amZimMnlmfp&0<Q@>oR{6=~Ba1dR=+{iyN-KuCA`GPuDDd
z23axsQYibrRB-g;Rg&zV>R75B=2ht|(n~PQa4Be*cJ5!)A)mii6Zu%G1wQRtw&6ix
z_I;_vJM283G#CA{RnVWbA;Rfuq}Z41PPQMEE7ny_cxenu0gQDr>ap7C1#74Hu!nK1
zuw5PWk4JU>?Y1pXf}{6M+a6SY>1|1`d|aHPXTcgr!#ajDuev@iHoo`UYO4SK_kGK`
zFV@bQwbkZh-Tbm+{0*yCt>WvIXDEJt?r*<o-Ik+C8v{Z^OK;Wp_QrnS7xc6ALeBM1
z2c#q4oa1~O^jEpH@y_?Cdi%%6C7+c&P!Q-!`m=%Y^6sQR3^%^6*|Q`^ce4~<@ROWJ
zSCXqapG2D0dAwoz#(7fNO8Rhgk32)<<)^2m%ojK6UoC&TQgI<;#Ji6LmG?70iOB`W
z6fNtYa#rSnxg7uI240~x>Ul5i`_fpfC;SoQeZEz~p1~;nL_4bwgBYW|e%g{#FBJ<F
zPcp|%)cf_jN1ox+-=hyCIg-peoPJ22-#ouJ<K%fW=6k!tOzT#FHfQV#g!WHELPGvI
z3pmXPICTFD)4nO2UMFs~`oxgAFg}X;dR)u_%b8m<O#UT1&vrh|KRfBim*4NET%V&N
zf1qAbS5CounvSLN+nb=}_x`qXF72Pa`7Pt6z18KHE?@SKD1Uuzt%{o3zejQkx)~;u
zy4|N57AF~c7QQV#@YGaIY>iLCLw`<-*tgeb&eh}>U{G|?`M|EgQ{nHm^K;4V5YPx8
z82`+7Im-wd`UBxl@=a4NvF)i@cKhyh=|j!=Uz80FxXz#ArsO2E!?x*?mat{(L5tYs
z(%R4M#W&yd@$%wwZsW03etY%WwSQW?3hCUNZ=L~fvyM?;YhC!rMMy}fqa)*e>lg0_
zA34O<cBfz5Rq<$X&KHjyC6x=Vi$mQVBN<pzpT+x#X{K6!_@H0r04mVHc<TRv5atfh
z`Zy5gV(>j{wM~}CzVhgQMJ;XZlV{GP{Q2=QeTnV#(??eXE<WcGozB$j)_gMM(cJQT
zmfFYve>$zda{c?NIlmUW_ixI-zps9=OYGt;r(80x{-5VQ1!N`|pQ@LFwt+!8$aSgk
zv$M0yx4Hgsy^wLvFYAE6{ogNZWWvF6VB%>#vnl5;uvQG>RJ|;+Szz@r;^}@q=%g+v
zoKf+o`1V=ME-;m>iVC_Ho$haOJJc+@!?x*Dmh$dmC(ZSNlWkY8*pgsW@nU+If4__N
z!8G-0X|k<P)5>J|j%Hn+m-`W1{zHgc;EAMv>=O0Q{T=mIUY?(8S*QD=<@C?TvmfiE
zNArPdjbK*}L6$q*OPJ$5HO1$3mZ|gVKfl$@?a`I}ZbOZGnZ*10$%p>!nP6OKAv*QH
z#~C&A>#=jrUn%zH<SE#$z1`YG=dQ%@IqxT}%(nTPI9*_o`3Ls**RL;`a&!6J74VQb
z^<Tott8!avKw#icbAw0xv)dOuJujrD5NH~9TzLb>$$qC(>1O+^l8SFH+FH)vXO_Xs
z->`?t!%^wnq$$h$53nV%%iWXx_v@K|=I0CZ^`B+;A9&Atho`8)LE`+f75n*?h#pbn
z%(qin{#$bz{~2*M{yTaPsuY9`=EzF^@1AgDX@dBq?|fW#^Xy`OnRNBr>zS;sF7CZh
zz-=I5v0IO0`45>7I}U{PEj66K{*7GT$;#MU{^2Z&Eo?vJW?V`8tfTpK&bl}95)vBj
z{c^o`?`d_#saHNZmUE1ErOnHKa{US4uCF{3d+n`=YIxw!uM4kcN!r)hxGkP|>Xa9s
zj77uIOFwUQEZLDZZ*R7I=S5j*&f7t;`41*;|6TMTW5fM#n>HDhdwHEYetMej?9xqU
zEdnPGlqp==y;4j<ZRr`?l?<^9zUMyLwjl41=?3YKR-ZNdidoXjnKU;lTQHrue6ynT
z=GILsb3e{If0Scw+wX~U+CO}qf9m7}6Rv}4+n=mmBl+p|HrIape>=`S{&;7>#f&_b
zO$?uJ3U2cDSRfL?XY>6=a{o_BzU}%#X^W@cHf_4^<>4xOUehCoqsaC{t5{mP-}JuC
zx|6`scxt8-Xm#ozaic%?e6K4XtzHoqr|$k>TF||{Pp1mzGw1BA{=v}irXzUb$7bDI
zlI|U?R;yp1Qhc9RY^P^uB+2<F=zwc_^qP46M}OI8mT3#^tlh_9dN3*B%FSu7_KPxl
zpYiqa{<(Jx?_Aw43m=|g*0aA|G?$Y(<FVnY?9DGH8@tcDbE<%;MWCK-9^;(@Y6&J6
zc)m;zlC!+|Pgc@FZm;HS?zYf5lVtS&YR}ETzNOyf+#JivPoAXAnl&q8ONQXjpFbHu
z=N|p}*k6C-ZQlN*IM=5+2DQIRj`c`3pMJV%<;u<j2OJp8a&H~^^YioVtNi?BAKo3d
z?(BWBOLp@@&*N{;^DSDTbYT11)ocQaEevK%hZ}3&KTApAHgKBvj3w_tb5iD&1hx6!
zF2Bu@b`s&sda&r}<y6K4`}B|0a?BIXT6g-g(}6i>nC~1)zVvyy{a;N34UHGs51KaX
zUO#`}*~f}?^?yDdf6n}7rhd@Y4J<E8r#<}@s+_ny?6hj_x(Q3uqs1U4p>g9Xnb5$W
z`pzH!2y8x{*82L`7tYVKZ-rg6elqE8=#-F~o_)LzR(*bCHTPHDmQ60x!fqSBGL5m*
zYI`WTP)WzbJ+yi9TX(4^+h=QSytRAT87}@y#<@N^k(!Q57nUsDcJbu8J#ITo(oI84
z`F<^9G5k6wW4=ya|B^+16Spq9=IAtK;_LJNA10gbKcr^=+f#BfyTn!>dEwI=dISW8
z7A#(K?%b-oTR*kShHeQJ?0GGJu+>?~)n&uHKcCX<{;u?SHr+hCRbYMpj`Yv>ruTe*
zdoAlnShm4Yb-#TZFYn7db64{<Uk-!9hHCvqZN7rXPPo|kSzkNUyeaAN^&M+^8D2CW
z>XfdZ%AoNxv9ILz)TxUv9<FcJRP!`>_HIHcyO|a*w`0UJjYGfZYL_@Z+>z^RA}TZC
z>h0-|Hkk>P-}CvR7`Q0!f7Hzx+ubd{-$+?>Zl{aK^kA`C``g$3u1q-DvV>n)s=4#o
zB$>!<&$#cDy?&~<`JLngf44LGviW~Jtn_Eug{yKlFwYk|acJw>UAJDW31GW__40Lf
zz1g#mHKkQnBnp;R)^Y1!lrl-VJHe~J`>{(wQ|B@+YgOs&C-W@bH%{5IZqD1Evsr${
z%~t8Fi`V;JQ?X_9yLVG&FedWsS=-)mj*FGk)UsD5E<mSv`jkl)T3vP5)w`D!Nxzo6
z`+hg~x!PUxIXa9sm7g<=+_dx7`n@amDe~;Jj%CQH{kdU{<&}!do6nrD?0Bg^BY`jO
zv3trdd4rY|uI+0>!ruI!ed(!`tzqPO&R#tM@0aD5MC$r3%uKSLay!#fX*J*83%9oK
zm3I=Kp*11zRM}rgul~#7ViU`>k8L=(Xl2dL9F3@gQ?()z#`7i|$vh-*g}GOcCB0aY
zw{`yMwxspN-4_HdJ{DtAa_8P_DcQey-m_V}o2;Jm+UTXKmOxs;9mf{wFIifn$}my#
zdjiKh<vVAOZhCZJa)FTSjC*rjLgw%P@poCwHY1&-_fI~XmAha|L1D0fK2v#X+sE=f
z$NC*=HG-?|xcp!7*=2)blbbuQ`>V1|n;sZP-l*tEaJDc{wS9fPZ13JlYoDHea_`hu
zhM2q06O+!ItSc3hsf!ddlVegaHR<-g{7zuy!oLg_*9sc)i|<d`S-QLS>-pDqa}x{2
zg~Vqx`MuE0JeBHskNwT+DE5X(`9t|tcf8z=1St7_G_lCK5wxr2eg8Q{i=(11H*FAn
zakKUGHAN>5W3Lz54bK~wH{88v_MY{f#Z@zR{uOqqkJ%5%UjB4rgZiXZyRNxzem=Kc
z?r<CL;zf&^CQJ}`x978;-One&-`?GQon8<aXn8v&CB>lViHDe8%!!}R=bt~;EB*7|
z@As0HMJmQ=XA(|N)3tjX%e_6W@XM4Qc?QKsy?1-9+N<MV{x3c<rz7dlgabSajw%%O
zZGY1~|FVX|{@q8tHzv>ESs-e4Og;8w#}CaGsl^+2&eq5|@$C4a^Cwr{WjyefIsVuZ
z?k{iS^VdId_^M_$UC+_0f5x1uxo3K0-hQu%jWvmXrxDNS(4yJrefgcpUZu9gOS3d{
zPbEkGJ6;riwEu0&Yq2>8zx4ce$qZgMXZqhg@sTZ>eJ>@ycg8(*F07Jyv+|dxp2Z)j
zvh7>@TlCY<h%3uYj?tO&d@)ClUH^n7t6Ns@3<#5}ICb4G=UTB-GRI=Q_pvwM*t#cs
z$RDb{qt<g!vf;qZn4Ybl)Fb09`1h9=owqi0pR1nr`QAid(bc=|Jhuv#xmYXz{p-Y%
z+Xc71Qk+jJz2W_R`|9=o_SNZf@~)Nk|GpbnzfYTdwsvB3i?V><PF5B{7eP_}J+5oM
z=H+hP`s(`RYpcFq3tM}wD&)3S+=JE?3QUVmXbNzoJ1M9<*;i&>efIP3WV6{VGAu_H
z{d@Me>Z8)<GoNifpE2HSe7?r7nvIkBoe;ylRZ}<Rz0aOlt9f{y(4h-EotLc7+q>rG
z-<lNb%n!|n68fBZO^OOGzrVeA#oSEe!e#SRefn}lntAu{p7Cq%dY5~jh3Yn@GVEqQ
z*c=!bcwR894s^CBQ^L(nsUe}Ej0Pny0)Bma>m3<6^Utf*>l?zZ-il10>+0jfBVYSv
z;+mB!857>z*!bnu)zz0v%QQri?(Qlr`tsr;Q^Ltfs#mUEV=}1vl3`?QymI~e=bO*l
zO@8>+!(Ohxebp+hZ8<lajz7+{j9+~)p`!Nsx>)gNU;I{Yy-_t+{L8ds+qP^x+NWUk
zImu^R+=&U(8>+YG==^r6$iALb_-(S`&G2nI^L&jS-1APpd0gqq`b^EY6NL;iKQu2&
zjau?b`H8j0UH0jZvfoHt_0v!jVm~L$(Ym0zf6dL$PATy*^Q8@M8ClJ@zV8^h_i^Wm
zvYc-*KId#01GbjV3vphXU66eyVNvzm_LCE}dDO%i^EG?f?@jf6dTX)kfe!&4<ulcf
z6|WDeF6y%a1N*cR){ee&=Xo*(%9WO8I_!!)BQ@PcL4}hoG)IiNVaJChBI{~4IjFhJ
zo?)uD@^qcpx^+v|X`U!H=M!Ky+QNT-)-i^^mt^OdXoQ8BvOIY%y=r&PeW&*!(&uCB
z9gbN0vN%ur6eWN2q?sCDm+0T>n>&ARy=$a>@z%|VBXfc;{Wu!TdMQPq=asngq|-eo
z6;|YOeeg}(%dq5b(u3C7Y+d^@%l<e{UG<CMZ<XZ?8w<alcj9N~|J&`(6k}vL_5Pf>
zny>CUZhM=Z^lXNTpRJ-}%+DucJC~oyb|~oIX!%34iRWmF;@c^fvGXo7wye0l%S+9F
zj_<df+c{dAq&_T`=sm)3?W!`rMDg~#osMSVQxZyC+<$5Pe`LQ!!{JfeJe?Tk<H1@>
zSKR)!)kWh;T-kgN3B%akeXF_xM1<VW3S4X9`L^%-4j&0iXA7fG93~+b7cp!+vV3yc
zDH*4;zDfTViK{rAQ~lm?B+!_{<f_moGa>t$RUQ(ylXd&gPCfW+S^WR>BeMAiIIqi8
z#VyW%t6y~f!kS&OC&f1AyQV%_tfzMR;D+oXtC+=;<s}bwRdYRA^?N&0!WO9=4=#5q
zB_}B{%=41x{Au{)oQG&v<c3f4m}V9^=``0*)MbmC)p|8`(aJTE1s0sY6nS<SG|yb$
zFW40*@M*Ql^&c-y6&oF=r+2&i<e&cW&#x_Zvh&$*ZejN>YsE+u1gfo*VgDT-axsiC
zsn@jlUDHRUZT=z*t@&>jr&TL6{mXxQe^U6(Nzt}~cS28l%6&3$GUVQ0-M>crpExJ;
zJ2B3`dB@)0JABZ0`y`tuh9-_)?lz&?u2;XgFENW>slxYbvVc>y>~4O&WeZCZm#kCH
zoYnEJR4!{lpvjy1-yOQSkAMG-vj|RanJOt%eW>$DN{q(0_4{0|P5&eAx^Y6)p<*T#
z#duRTZ>DowW*!o=Z=5tW-Gd?hmQG@~bnpH`X<zo~4^HixGi9Mahv|!D6*oP<Jh>#P
z%X#E!$&RNUQWe`ZqRV4nAK&}r*7N&<>p2dtSDlb^{?W#h-ma^Z*)>D?s=QA0oJ)?m
zHPh$h9+xwbSHh!s`O?ZReP7D_PDDR{r}w^nZ_m$}U=qsHA>Vv7!F{UYokli0{mQwu
zy|*Rj+jUnT+o##nHIuF0G{}oh)#t&MH`+&;SL;7LT|3M4hpDri+R=%=i}$m2A3XQq
zNavhMm74qGjQV7^zJ4Kkb$WK2osS3GM;58VS;>;~>&#xB+h_Ct?%E^ICf|O~WmtTC
z^{2zid;4^kv#2oSJuuW<>dx_z<AY5>tH2{a&D6IOODaCD{N10WVCLOXtS0|Jo_mvW
z>dKWXr%ajh;mc)zW`p8qKF`k0y}i<OZ{N9(D%#rJixw$O(~Wj3EHpH~SD|cO_U6Is
z_50J#%rIQCeEIg^h9j=OXWD&x5Gb4N5+_@0JnP0z{Z}5d|C#;yuO4(NpRq-tyYcd&
z-+f+;N&-oL9O`%z3~y8xJaXspoyFs@cRg3<sm{#w!o+*>7LV_0%xcc_J3G&L%g$tx
zl}lCsKRtgx#wq@~hoS0Yr8jE2x3U)RpJrPs9a;aOc+=v~l{ufp52bn@5&!gv*UZSG
zP-%Huykgv~qUC?SZ)0cZ*uJbN?Oo}dIfWBnJbiO~+N$+Oq+9vj<MhOu=c@b1DPCIq
zE8zX=Lpd9ajGl%V8r0d8ubZQ(+OuNPoc0HPhl0|)ee4P?uV0AS9vG6h*Z$IU?bk*<
z+f44T+aHeJEtmdEGNmV8p~c`)x%gs@v_(P7gm3>AU-a_9bE6wEZXu^i7FC}WTerrN
z<7mt82T8YP*Ol}ieDdmzti~iZdzZ8Co@?GNXkOCWb8~8~>ykQ!uRMYApX4<U3o0dV
ze!ggiRe#Ry4gYfkH~+5WOep15G<^Tf?Dw<BYk!(;nmgscdSWTBvd9W&4Y4<z!Ud^u
zN?p_ar@q@z<i+u>;?cv`cFkA3qi^xbSO_SxWM5m;so^kb^5m1}&mT`PaJg2Te7sLp
zU%!9N8Xbl+X~o?a;+8F6-u>s#AHVa80vsC>4l;o*SPKgi3k(e0^Xt{>CCitCu4Zcy
z*z@U>Hp7yoOFRGkscAZ>a4<n&b!ae;?@XiCpP!#^PCqaAwjpTN_4V=fadS3JS+L!t
zXidwW+a7X%6c`laMZ0dc3b+Z*t>oNoC)uI7s^8<x?zMMKnSC2W|J~KS^5)-eGw+9s
zORAg_x76KwsmtOJd$QhQ!!z-qRcpDft(bDzL#BZJVRGlMzxgL8#8>a#ZKN;0?T6u9
zxx?Y{3aiR(6d6SpH&1!!&wca-&->dRwI`)>&;8{SoLp(RHrv86=H1psUv8gHy?gI^
zG@C`*X@+z1ET4B<o6Ca0-1$tqvN!adJI|pgpm6(GTl&pqQfl}2h0QB`Uln;*Lg7|k
z%BKYpX7BP+Ud?^|<cjt6ldjoY`Dc6&lkJ(3d;fXbxhWxr3WpnaTOQG$e^1MQfBIgV
zx9`4wI{Wmg?X<A_)rIRi%4cb4WF}qvEB&;x{-58xs^?af|D~%_7H{9ne)63We{x=&
z?)iV0-6Esj9!@kZc(#IN<K`=ecYe>GqAEJ;(}PY{)ld8C-%n!*_wyF6z5GUI&1d7^
z2Yo-y`E7nG-gdk1s#Ph^Uby(lykJUr7jm}w$-Mga)Am=^?XLMhn`=#4E4O-9oPm&<
zx9c26flp=|KK?6ydhGZ4slV-N!kA3L-}X<Ls{3>L7PZt#rRUBvEe!Z|(*DUTd!I?K
z-_KK=-L*ZT&r{|3quqTP8(bdEF!qozlwGpq$J_R&v!eYcy?$pCI<4-PP|!D<oE}@<
z=|=*MCuDW#_Q&Y$uYTb4QuA)7sbTYyjp<4UaynP;i)&bzYwg}O_1@*+59X|a&6Dm(
zuDl^^y^Q5!*zcd+72b9)qZFp!-Q~&T^C!5@rO@crw7L`@AC)J;GwW}0{k*>9`_te;
z?x&lg%{{NKua!~bEjIix$;Zdcx&2>t)78|ZU);(qNg^Wq_Re1}EOu)D(mI8B%ZJ60
z`_?`CAS=^kz;W)^dx^vi8WpRpTdey&UO66fciV!UWz17qzk4)HS?J&O;!C6o-wtNY
z<|*s;g{*31`=%qQ$}N8Eq^<WcmpUzL`*TxUxgS5dCu)3)BT3JZLwTXY-m(p6ERUPq
z_ep+vyXgFL<tN*|&nddiG(9J9-Hk{7SKd`iE=oEbyQv^?k4}w!;Iy^7!-A`p%)7U;
z;pi(Vw^tp{S%a2-xqVvc+Gh7d*UED@6*PLAP0?duDg2w4S$&SpyW_R$42C?}uai7V
zp9I|6GC5x7-1O;nccSO*HVC}8?@>wQwJpn??~B(@QBB|Xd`frMmMId?zyF@g@Z;|E
z;3xOZ{zNgo$-i}SO>1FM@l&pxV;Xs~Km8L!&eUvqE<fjc-6os&%_%zzt{Y2;3h$Tx
z$uF}^g5loXpCZ%i@3cp9KeDWL)H(W<RYFv_vT*U%o!_p1I<o7v#pk;j=OP8pTU*a#
zdGMr%d+R|?gX0$hgD)4Swg0bo_PV)fZ#8d*L-$d;&mLCAmdsC{Uy=WsaEyO#*7my>
zE;O8e+LcrP<6*l_%#I14&)dr{4&1)|;?Iu(K|xMoVPfg?D%GmLze_ziN%hQJ>*<l3
z(=P5V&o6s-=jOV9oz7VS`;LoW{;{y#Tr9I&KuK(d)V-QzXV>j-{Xbu;rNesG#wT}A
zn0U|mR<pP0g1qD`6G{IK6QlRfIkuBq*fKxSXn&N^w6~_&R$KOFKaD(7ar|8OY?Fg;
zrkv^a+>-ubJFof2-TKR2?qzSb_n69EZqI(;z5Bo59Xg#k>tYVR;SYLR`Ci?9-qCQr
zUGYzLn7p515v{fP*PkerTh{0GONx%ME^+_5@K$w$xBWZa^?!4AObJTOc_sN|R~yp<
zfirHWeG6Swcy<JHBraL?A+fCPPITUXgV=XJG=i_a`DY!Jbx*$UNw90lubpc*y?gKY
z@KD9hT*n@p4bQwZozEV58s}Y;7tL<hsO=ri-NN*BM$Su%Ny}Wmz5AizEvDBqSv7vH
zD&vw@%L@|cc=XtvfUO14iIGtEzJ4axH0ET^Tjq{0H=S}Xb{Ab&XHI$86cM>Y!L4f5
ze#V6f{qncBMNM(7Sl_PKywr2S<&K=l$VeA=_sb{kKAy9Ff1>j9vy&j~;4u5~^|)%^
zbF<C;?LHh}4)QwL#LB(o{Bvb(?e33{j~i!S(-Cn^{Q2qWlqpj#l=(=T<vh@@|Jhyh
z<)XW$hQ@)UjRpUHKJON5<xt?}=HAPG?f<jQ)0mDXO!oZwnc>FwuRk|^`0KLst?lwV
zyC3zGbt&cYz1E14P%p1FatIUq$C|idQq>`2i%EX(lA?B{z3;mGw2$97<>f5xloRpY
z+Mk6cvHe|n_s_N%ZPO=?5^Ij6#0cEn{{HpnC+GT$Z?Dzw-ft86?vF+IyV%00B|27r
zWkePWn?7N*TBmOt8h>iiRAX?qeZBiz$MlWLKd+R16|s2T;UDA<0?*w$)-hbX_*2sG
z;jgKBDbGDQrEL_M9MA4rvrN;$W2#A2lSx(6#G?8QTXmLrE#tYmZ~gs<xO2~xbe9A#
zHb3$B{oASDRS*77oS3roX!Vne<=;=8vhv*_6QnA?X5EvA+q<o=E}nAzhlbq>P3x9R
ze~&+VqIgT<er%}X>1>nND@(1Vf9wkQ{b06@Mc55pwj`NZ4C^+<Njp1sMl*f!?f01;
zIMs_S<DU4wRY5hOOIc={bZbj;ZJSmp)gf;tx=`Z7_0WJ{FTE8)nS8gt`5h5F!=jr1
zsLbt3jwR<h>=Sn}thl+Qr&;^HV;d98-LG%{|ES#gzB&E&+2D|C2@_5J$xJ#n-`VHh
zjxymC-%~6KPd-0bzn*2~r47--LAQ<BI2b11oL~Cl<7fSoE{0rXdOE4^CpBxRwKj^U
zms!Te*EU@3&s+XM_H0wli>rHC9sb{p@@V$e7Y*F9L*~Mv)U|ab*1B;@v*WZLt=!RC
zblKZo?i-iF?<*oY7uA+%Mb^BvdYR9|R8ZioyS_K}R^GZbg=xp`O%wl_UOLn2i}}lg
z2bGe8l-|$%z4ePZo7Ee0sjGa#fjj>S-kEyZa7OY;i;uC2EfY^Q{Wf7_TEHg7@iRM+
znRlYuLWj9wVmUoiw$@CL`|~cXGo*0Y*&`P^m%hCi6#d2M-mR||lhhuc+QG3p+aT!c
z<sJXmc05>8bbEg0Mx8I!Cacp|{+gIoojM_@OIT8UpSDPIZ*%lJ4sC<JzJLXC`B%9(
z6<n%aXRsPEKFZDH;peXX_wVleR8I?^7MD%S{s`wq8}7aQyxsi9k@BhW8DbL_{Z2i%
zVaepeS&t`p{M-1mY~?9|pjCTz{N!7CN`NnzM|qN|<r8b`c}p&Bo-aIUxsmScBB3`g
zO@3wn+*TvVkowNHX2<W!8by7flLtS<R5`CLI}~IT!cpie{y$H^=}$0+;hzhIZLEuQ
zCrvAl{yjNv%aRui=H-{an>uxrotoa0a{jx}tF&bmx3|V`$q@AQ^;J<(aXB?jKmOe9
z{QbT6-@o_aShl!0=ElBS>uxdKq%SWng0}3=DLSR;;_hyoc!&km2S`o*9by}~a^CyW
zJ<hkf+uGXxwf~%J*R_nLjM@9vmcKF?JnwhExbT=mag9^Qeon=AFIK%@X6qvID|oXW
zb3)z2#amidGu;T=J4@P5-nV$e;{Im+Cr@W@3R5?0ei5~EX2$shhZ{kEude;>Sso#<
zKjFIZ6tlN33Kp7wZ5TIfF0<V%cI;%j*}r9%*<I7VI52M5nZ<f9L3pX}ZjIbam*lp#
z=(%{O-DO;CI`hb$+e-gMlB@G&7G^B`6LYiJL+;atf@O0(H3Ix^{(7ByV!37&f8BTM
z$Q=fLRjc>Ez3~6y0ye1?x^=Cq=FVDlXKHb7if+2UM7!lG{krdRtID(FN)2<Th|gWC
z>h$kc!OXI=Ee4NH?Q)U+eeAwh!;CZCO3%3hHounq<7?gNHP6fEnd*$iMFGveCR6s^
z&s!6uC3~$W_eIgff6r#;fBJIS|Mavw{!SgrRh(C@Uj6v-xIA;gDb3{q^77~R)&7py
zS5q1Omt*_wvxi!_m!5xqIBoOA{q@<i_%)Yqy_w#Xaiis6Tfi36#F+WBU2@J{ogr&!
zGF5-km)kqvR!^HWVZT^>vZCnh{OP^yb`GCsSUfs0dBs6Drh9*{i2m>H(k=IB*fA$t
z`TDVhzN0hC)Pi^ec0PUgVQco@e~kH>b>HQf=7s5RZAhOV_AK}7tDK$bTHEfZF69xL
zYQ(#Et7&=o*>}$~b)s8tPHeXQ=i>7%$Kg`QH^<#Sr#8J?x4#br&iS+5Rq=O!p5Ag>
zqqn`Q-2F@Ev-Q`Xcb;+4*4!wz?QQYqFT3YOo>bqx<>-%jMehSW*99e+@-t~BhOcaY
zlOny}db=s#|7VNb;(jdIay9B?-jhY1nkgy~M|RkpeO2}J+OBu8r;@iAzFYfcoA&+i
zm#i@=JI_@7RrFe2yX1KEj<<VqHdfSbmAQCab3wE5u8qsr={~bKTYRK?gT%^hZMq-i
zGPZhcKek*j<IT;O=*O2C3*PI$F<_F+(x1|ApD6WF-RJd}#hZ67Vp(z|qj*x~xwDH_
zzOc^pzLvt|_2b=yMUOYz*Y}mha^1h9pZhVb%HLn`XYr;Zx0aWeSu3+&zj|uV=W5RI
zb!q_}C$ETjO`ZL!-XJsmw4v1Z>dbX7A8fqHSG}m!lb`q9C+6A*M`!l@tgW}3wcBml
z`nP|gJT<NNX)pD<xodUm{L5Ud98B|sR&mK&O}czQ%35Z1Hiu(8Yw6MTf|E;C`;K%T
zNs03~yDq(d#rne&D<3&sd~`8z?_<v>5z}13u9+=1y8iCD7qw3W6z~4q`8VHHVhzje
z(<|?Nyb{>2s`osK=NXIO^lDj$-4o&&lxphLZbyIhvwm$RkXlsue#dsD>znR{AN{*p
zKd*eg@9AAUi<6#xxfjma5XydwyNFNq<TdR};fwcw{Z-x68&b_bA>+Kl%Ci<R(_G|c
zE|HwT7HY4bv#YoH-M5`g3`shib8dfEW3apNHD-y;3pHWgl+f}yj7wyK%A{}2@@3`Y
zwb{?MLqOtQ^FHMri<)fL-qK`qeYAyrMLw5(_>w0dkITOgct1OT-^1DYR`>F)td37s
z^`5pN<)l!Kne^c{-ovlIZYq3y%<uKCIkKXU-JNoNfAdOCeq51I!#_*RQ&X8gNpq<`
zM<5FiV;(DCZQvi#AF1WCX6?cMB6!S_4p*)!yO!xDRNh}bIiq-W^2yrO=a#!>G8$;5
zTJ4?l*FrT|c#Zhg{AUYx?>L>Tdec~`e)^V^#R?POWZ&?s3b|i){`$L)%~}0N)aqlG
ztT9}(qkpSQkFV9=b*53lo>nUUA<?V0{f+!4^?R8?RIta3dhIX!Lsuy3U%f5Ac+ms7
z$`(PZ{*Gt2N`(Zbt+@6jK=;tQUz5x;Z+u_oBUQ1z!_U6mXz}K`mlj(`wcOqJiz%x+
zUNP~&|HQsm-Nw0UyuX#LN?H!OUGtppYU8B6{hs>Y_9sgwERxm@-yvPdW0P!^e0iB~
zkDTqSFD1FXds0pctz30?`C<+hrYqO3O`0_6(m8EG2iMLTwbnmZuZZpS$$20Dz{7^q
z{gEfrf$KZwe&RLX_QdJsmm_<wu3lpN)+e#^9QSmYxo!7@zlt(+X-ZAj1r49i=;0RZ
zYCX28e}!&U=aPf`TeObODwA90&O3Rnc%bL<1#Nq-ysMnJ;>k;wr9Q`}mU4#Pmd_41
zFFxdcNaWwzYi}wW+y1^Ueeo{ioG+-A<^KG58@QP@Guc@C$&wqM9cB-?SN!?6RCd$N
z`<r9R;`UFoRxx|^LQYiI^HOWW3k_wp#R|6fytdqJxSV#R+C%8;5eZ}S^OsmY%Efmq
zzpp>>b-7u|n;mZ@Y87+RSf}s(E3r7|*0$xAEmI1vXYYQ}9R5Ynxp)rGiIR>>T4$q|
zZ29$K(&trmYv&$(l@Y!!B3icKibHwr_W#R*n*SBl2ezMW58U@D_mx?_CgUO__DipO
zUPlW%$lW-*uYca;y?*=MmiX=B_<E$+^}^z_iN&FrrzhV2I^X1q>!kp3BbALuW*E#c
z+5B#b;6{}v?!loKzM5`Ojbaf9bonv6DdO=Niy$li3za$_cAFktt9!61fF<Z{)vj0H
zt0D^St@3Cs7Vi^3S0c^eHoNh1oQ&qIQ+tl^mvnjZ^B$90t$C#_=591g?JAwv&{l!D
z@%-WMS1WVs`hN3SWURMf-;@2ecKqQHCmv?s@GDtg%+aR%J!WRH3#iaod1PtI)ti?R
zx)c@P`w8BEzn!BwbjsTOc11i3BRu5)&MHvxI}-f2v^`}d!$Jq$u2%;#d=*n~2rtU{
z%j>>eLiSsVw^%^dw><)!>SB`JE=nf;ePT(vo<Ex8f)*ETkX&34IcY_f@bTTP@jSnZ
zEtbrE(ml!i#i?04TBjwu%uEVsVchDw!?Hb6cuvJFjybPtrr!DW)MU}wk1^I?67wX!
zv8>|xc<<bPw^v6ZgnoQ(;rA^3l9qY0zB2#%eWl+mg8Cb_c0Y7su5DydbeS_{(^|K@
zgdhKXb6FQ9#<_Vntz(c?Uuvry_3wj8y}f#Z=E2K%?p3Sn>Gi#NlVg^1!vWOGoKwh_
znwq-j_q*M(UluJcuK8HCx90EH>l5F;Ubnl?wOefKX~v=#wRKB&?0tL7d-25x-jXYG
zwh8g7EL8n$H^uydh=QgQNAwNuHLYUB-&d{sC7u@4P_qA(@(MNsEwvai-SqIjY!1$A
zTRimm7hj5dS6Mb+TDd-db==wJ)%xybn`1IxJ3cZw8uZpy;AS4D?u~Dj_hogz_T<_~
zoO$T-;ND>k)|y^xjo4bxlm#<|#W|CI%wd%Bx}SVqz4Fr3TGnqZlUsD_Ou7#GJvy-a
zLx}G3mk-kCeyi3oh%)KlIj!Z^+e5M|<1%|CJx+wT9-QRhbL{68vAuT|*F{g!sQWIL
zWR&(e`%bInDt*J5#V&{cl`9u3I>&v}o3AE1xqFFYy_o0EdLbr7?QQ>7Zr!Y>S9oKw
zbIX6bO~UULBO@c1EM4llP2G2vN?i5Zt$d2x`E2(cUbyz`-MsSc*{_(h>osSevO6%d
zZr=v=p5t#$9DDS}|JaW5qu=;1@5)j4F?{$T>2CdE8NQ=eRxQYUx%z1F;rm;pqwjds
ze2w0CjPLkVQ}+;&J9ihCf<{*bxc2>Gdh;>)gZW#gWx|s!-9vKg*Tl-FzFt4w&0A^X
zPV=rEbFu|A9v#@Vx^%iPWc*Hc7n2L9y<u;+?_S7#2{HMsHFu(p%m3f(zOTr8-wEHX
z#m`yy9)16B<6i5Tg)P2Edwt|&j=xkEKC(ML^hCgp!1*QCZp{leEcq=m!TNi3fq8pD
z1aFLiVx-OQhjx|k{z^aPP5&Yk?&JGDpuRrTxP0F>?_bPXOGE8y8V_q{?bFVB@<g%F
zM@mNfUUaA;V~!Z}<HI}c%|y*T8`f6Ows`I@ojT{TOSAfs$Kl_F_Xg+W@U|af5}0*h
zqx-XtcawC5^aQ?b**7D3@`vkLX;TZE)fojoReqGY(VCQVc5z~#uaW@Y%GAD#cKe!r
zO@$U@<}+@4lJls|XW5s@^)6G?*}CVhcvJIg`}SjxzlBaa@#}4r1Y6>Z9}@N-ey$Fw
z+3PSXwv*-6YRMn7#Z8u8`j;!@z^nCENOgNfJx6oGv+Tu37yjP2C%1Tcxwp@@X2<E7
z^FHntle_Rqd(E1p2dXo9_NWA}sY}_-(=t``qGZ{mww*V=9&9|f%S!3n`YTRBGv2U$
z(m$PadVkkeS*Eu5>8IPCm$|=co8>%ZeYWl03G2VkGnygdQ^u^eyLaRErx&L+il+yC
z^W|N-desEQrOrv2?w3S_e%)OZd0q7H<R5nXl}djY9}3<X!)7ITM!rkHZOfC%4?N~{
zC>JKB+{^u#yusr02ic_7N|PC~mOt)R7li9DACNM3x%J46Gy2U5581`0Q+o<Ox7sE$
z@h;`o{QJ#lWtq~HRrfy5;Hmg_G5gJICB5%edqTBWYX3Yh*uOI4WoHm?C1=GqH>doq
zstlzJ)zaGnpRYcU>iKAnoq1>b^)pka*Ur&io__uz|Khl}A-9U2pPIR8)lY`0^J=gB
zUS+lVQs3Foc*Uh%friCNw<6c*T-A|3zU172yb`5}IV)p2k0vOeda`KOP8}hww3=Tx
zeNLWP5<h$AnZ9$+`-Sf*+pf}o|E6Nn{`&9LDYK7kOH;q^rKw(SCZ^cJy23%YZeHWG
z`-_+ES?bH)m=O_p>0{$9PQG^KPtohv{I2slwaZPoF=4fks;+MD?fm_+p`kNvtIeD^
zUcGwd;p4NU{QW(fZ#R<fep$Bo^ZvsbCXY(2tT}v_PFb>KiGb);JC~r;+~YM7?oO$(
zyT4@>6@B_0bZT|qrrqg{zZtZn=1t&dXc5p`plbX{H0V^nb+*k5H$(A?NUy0)uR?iz
z=NvgRC;Mm3``0l$GZ=QRTeznn>-ju`^Lcw_o}H?l@#T8Zvv)I^Uj}?L%UOCczWcJw
zY0tgqmR4jlGMxOT^XbvnJD$<2!oGQ2h<bWgopGY%wjJhLYC(&O7*=pd^J`ql%n6hH
z^k8l5^{55gzP~6;jrEH?xqqd`4si!59nLSaH@a)MsjEfz%dK^9J@`b)>^mFd1%Yp2
zJ$}~0&6Z*fNB-Dv+wGWa^t|KNqUrqB@od37=e}%aELb+T)A;Qf5BqahBqek^TmEd7
z$X&@|^E-oU|797^<q3t~4og{YntRDXaMRuHT?-dB&X^(b=+Pq$y=zW4j~zXl8K?a<
z_W9IFL2?tP9m(2Sbk6d*LQBHaQ&W3nEGOODTWy?nW=7s#F86*p-8p{h3j;dd-rm0b
zcDh-GlAeoOwvk#j8}Cx?42@U?$Bq|qn@>u7SL@Q0YF1r&`J<E$=Z-^h0lrVWEu-G^
zw>ZVT>z!p@`8CVwpOntIx*Ly=GYZ`QuJ-8nJrPM~pKGZhB6pnqZ6+mc(i3Ocwqv3o
zzdXb0Y>u$&2D4t9C2dd<_!N3E;@d<snZ?ex9=UP3UwY!a+xk~ZB6zCa%3cXFSKp!g
zo$pKk&eX4ICa({0{9ABp?)tZr*8eG+U{To6t?lpoe112-{*u~K&zUmz24PRq-9E0r
z&nvWg+trCe+0ULV{CMa4`@5eCxCH70o-XzGe!BkrDUt9wlicoy?7p#KdEmF#PhV`=
zr@x?VRfuPwY4N`wDT4BABmenI%c<w2x$6Dc)imASUP1lI@vg#3y?Hy9?bpyKJgw=R
z<eD?3bCZ<3{F-Y?mHjWI&u)-WfA>s4_;d2n6Z<a8toXL^!|VbZjwf=gU$YZ#B&xHm
zxVK@-mX*aDmp(Cg(3b9UH2l5SVq?E0K9>#^O|SpBD}=f3N`w6Q#@HK|e_i<9WbJZw
zR{v7do!d7o|IVtJd1q<sJdOBo`I7cEvo@%uO{hP8dQsKgq?HkGlnSr#WbOOi^y_VQ
z)t|<x21Qm*hDtncLT=|pt{w5Yv($RU%`d79XWzZ(Z!BgIS*-A1$oKi?FVEhmJQaIu
zt^W5&h1!|Z;y<USZT$0po69dVOP)FZE_o#SZ<t`J$~pP4$IDe(*K8Lbef00yL8qJL
zVY@osN*~oXo3B--r*Tv&d)fb=dm}y{;VY{xa9GycyZrqclZj?w+*>bZ*Dy_%lhWb3
ze?y%=FNZh(qUhAwuQliF@8831G~?qXkBP?0t;hb#8TtDuWp;G)o`3u9V$4q|ra!KG
zuC9Am>T2xbv#r^DS&ioRy1+&kubzYc8IxHqCG@G*UeRV+7!X;oea*d(D%)-d9+I=~
z+Y+eXz4!ETd9xI^kXM-!YfrN5St^q;d5cNm1DiyDi-|MVST0IB{onP}+|2Z(P3dlS
zNwZJcPboe6-|CI!vw6EbE3&U&irLM0^o4@jpNsF-U3te^9HO_^KTfmfnuu=TGM))$
zpHvwyR6K}{jQ`}eL|@bS%KO><wjWa-6|Gk;J@WZb^mfNzQrl$9WO6@V%Y7jbw^~>3
z<Z+I)l}1Orqu)*0-t(i~!nB$%Gte^0_ouqi)rq&43Z(k~P1CYbl|6O-<!5cT<!1yI
zv~Jv0^}+ek;zji*n0<FghI|n+E~-2Ezqc~BX2b8w5Xq#pcUu{1_I)q)lH&F(O!@rk
z<?YDo560h2MTFA5Q;TkRl?PYowX69(YV4FxG__ihYv<9VJ9qc7EIG&b?`mf0hH8Jj
zTFwzKswi_WO)$!0_0ASig#$kugg;!K_5N{na8TajHK)9?oUUJAWPL3sdwz4}rza;x
zL`6Ry5%&MEI{t6hj~^9sRUX{j-(M{5S8BQNx#7hhjTu&@TIq8N*}4|FOi|GNp62cJ
zY}=ZfuO7XMbg$oI8lBv~@1vrJ=Id60c!tZ3+8o*r4c?5#QGF9sV@=#U(-um(Xt^CZ
z9sTavMNe-D0sFS+%X1TM?lU*kh;`p>d11?J*<4Z1M7QO0_1x9x%T?;d-}wK1jpYx`
z+u7GX{Mu%J>UF!FqMm%k`i|{i7v0(&KkwRat;8UmH>+-+=n6V(t#fbIsg*a2Ux-_K
zF{s?CE-bv4D{^g3qVv(9eOk5icmAwTa`+RmPWDrW$ENfIbF0h`;hR?$Su(`^5IR}F
zvW~C$P1}@*^`f0WKNraVk=b88-Ndq}HK|8QWX1B8PP0#~nDX*Q%wdC@mk-}w&b?UG
z@tVlr$pQRR-oEWK|5CV6LiUERdg2z9N9E$~Hj2?U=AdrJ$*ZXb$3gY^p@|hjY3^qK
z@(%Sex}?W6ByG4Dvwvpu{kuYyFP8EAU%kQNbH~X&Gj=_yzgT`u?xEce%d@=EhO-_k
zyGh=A75Y~0iehLT*POeX_7*?)bL*2ixh3<mi<cJ{UwiYu+TTnYvahf6xP5W4yRfXR
zE)UyT=BzU_3{A|;HkG`*B)69%?aU0tq@<)9yUX>xr|T`<wr!g6d7H_>ewMCp?(Lm@
z>eQ(YcCWlVJ@NP&L%r$UOO~iCnW7W7XU4H(Zih-$Hr!mpa?SII2g79DxpOpEyC(ls
zuUH*^vSB+<`YRrWn%-8HJ4Y`GowHpmk)y&}=OLlnX%T$>K!)$J>l>!NlI>sobEmVv
zsNzP;>zyxpx(if%4!n|Tllm0&ZSJ$Rw;ug{xbDxSTX)a5{0{bz{yNFPdQ+i_Z<oZD
zl2+Y3k!dd)R~%I1TeDYdlU(oFzgt0ly{V<G8tZRs6fa*Ve(%=TAFr-?i)`+AyVmvm
z=WA<n?=MVn_CMzh?WXsEyXiL-|MM+!W@=nyr0=hHM>~K1-RM7`u9SR?4O|?vdvW#k
zw`;3s?|6Fj?Wbv*H@nO?v97(e<%1uqs;`Lbm$KX2TCeZdSZulAl=kvvox<$9ED9HR
zGfcVqBVzmNjqdW?oQ7%7=3IKkWN&CMw%SvWd*8YVx4-ZF`Ifu&)3xHwM?0Bg=2#q1
z4dJ~1ZpHJ1+q;(Rj^xgqJTc+vtjk+i?ka|Es`1wC-xn=&Q@^#sPxRFCE}q!tCmTNM
zrD!-jEH*!RPyD`WOl9)PIbWk07yQ~gMXxUKUHqS*CGXbN-_@*+FPUDD#(zxE&qXe)
zZ1elW=}W5r^Eq(GZv887e)`_#eDQBrV%`{=u0F6}_rA+}6z&QdC+zW%FpQO6zA9+*
zOYW}c|6NZ72((0`{`hr3`#|r34fiew7c7bR81^&b`}Vmj9Nz}8?^~I6Cb!b!a&C%$
zuJ5zFEm9Iisrj>BGhKO?m2_MB_mf-8%iL_VwYFdR{OpSUQ%!$9;gyRYOOzJdGpyoz
zr5PKk%Q&fh_pQp9B|ROgsV+KGXTN&c$;9$tvG%nS$AZ>N{5mbe7PI20-Zyhr&5FId
zS17snIq3NKYt<d)-7fr%&&&3qW#Xpv2P>moulA`stdfbSo_c2PHb)m#f8~AWdqcK!
zR$r0Sb?R%Y&39d+&*;;alj&~}xMP#v;zbYEdF(uTlfQd&e2Vo0P0O4WCJx>W^9%&t
z7d@M)a+P7LtA1c$!E_b_>rIAj$*Z;5tS|08*T3bfdEWak5>M~n)p`3dx%H}PPfuZf
zx2?CE_twcNJKdXGcsFwCbN^^<*(m?EQm}qS<T=TT`4UqM8XY->Suz%`*k{$G^5*iU
zbpn4MoA~!;6x)bDy?g9d^ZcR(ndbhvI~=e5UVY?dZQheVb>_@bJEs1;E&p`s*;}R=
ze7kPm-!XaP%5(#>uRR`fx0l<TQ-3%?#d4iuMDMI3^J}xtEa|y9@o|0Vt_D-lAGW+U
zMKc!ull5gZa^)yw+Q9fDw&K2Y(5ZQU9jZ<|%AYjT`tyrA<L)rk?YGUOdP71oxSrZp
ze@ocDy^VRz+O<pl=i9xxb93{Lr&d<>D&Es{5>HLhJTu>Z{;gZz;xdY#pL-in@7_82
z?r+&A->g18j|rXIy7hM7Tqcz>_b-YlY;F;#ZAg0X?8Cn4OQ*yhyMO1)f;F}e<2GuV
z&0jcMJG|g{*X5mgFOr|^YBMr_*55GgMUC^(pqhpA)_(T$viF~JZ}-)OPft01=Z-(2
zy#4x`hi_&57oD20C+C1|QrbCF2B)ct)85y&FTZwQp*b<X$EBKWf6nCP$~Wg7)n~U?
zxp(WIgtXSQQ;*u1=Ec;{-IMp?@uQ}H``H)l+S${-Z?5v}<~)`PX0|vXEk8}=^JnBP
zZul>|sCuq@&bg}sVk@dwg%uWDexG_^Ge1N6tu-F^v>IN-Jr}(D+U8=x1Lw*mTms?W
zL{}*CJHBUJ)fK<6>i1%!7psqC_^N4rHDSmqvr)WV)p+dtf97pB1dpV|x;?%2d-r?$
z)vE0$UT=E)Yth0d_C|*P`<2wP`&Q`wTK?s#xWLpRsX)zJhF2#{e<kam@p@L6-Q7*c
zKP5#;ZD-iYFu(4XW}`!cu%AU^;9|GT$7@$UJgvWf%I>naT_$HvpH?<C6`g-x{3ah;
zvrg=-dwdIa?wpxm;Boto+~42dm;2ARGch&YSn$wk$&@wm`{(W1V`F4wWbt;(<saYo
z|Myi8Sg>=a<m|I<Zf<OO+h;d5F<o05t=`?$wZL~zWN7I8(9mm~%{#<Y9OFgr?c%iv
zPJiGt_hME;(FfyG*J9Njl}whl39xB*R&Hk$$kAI|^?Y(j-ro7=_N4N+Yri(iwQ)4(
z{e6Gwst@NcMemkt5xN<^`?qD}{`YG=q|<*@9!WW)rdHfn5U%sO?CteME}1qT7{C60
z=6<R*X<FZrP9?R^Nql*`rZ%L@UwoPF{Oe|JPqtX_J-4P_nZK~L0GVwn5|<9;ym|ow
zf1U{LGM(3V?tC}5Ud8DR=C;L(29G1Y%@)W#^wJ>cvcQ6SvPaSkCrrIl%Q1ED)3`kk
zYm}WFiq^31c3rsVnEXlpA|20?nVp3aD_4BI{2+7wgX=jV9$lu%AuQ~#|Fl1o|EcuE
zaNf3WKLs1}>x`fAI|-ajTPtx^BaJ&Kl+(0a?~lQ8l?2ZhtvtUz%G|h{`i{Ri$7tFP
zk*0T5HKFWEmG*o`MP&O;7m6=@rncwlQIAmR)dycWXmG8%FP^E*<HjQ<?ZHtc9erGQ
zejg8O<~oheDatFvxE{OPZ>u`a{OGJB+Z0iUGY_AA&DeN!_QoA&en>M_XjM<kR#iLQ
zr@QcXf%4PW*~&?kM>RUmU0_+u``bp4^_*c+JjdZ1|0h46mRsfQ6T+h-7IkCd<GzDW
z4#`Ztohw^^InSxlN~BqKv8iOs#D?W8E9GME&0e>`h2O>S#;!Z-+3wo%J`a@-nrZRG
zX=m!G=tcV{tZ@;zzsdOCG`A@yU44rqRerwRcx1&4kHRl*3L3@Yf+2_ZpEpxv%{`{^
zC^wVE$!^u2r7bDvg*w~+oY<5av+=L%&sz^)aVcJ7P`)@tUY@ah;oXmimrR-6_v6T|
z2L%>Setdka%%r*6^2q*YYn3hEo!H~BFJ}G$+w=T6;bytFOn!ZRecbrGjdMwfiQn?c
zmx9h-F1WX+5_DO}n#j$|Hoq$=`S*NI>9xow&!2yO(9FM0d;j-))s?^BZr9Y%$OyMv
z6EEw3XAkF7j^O8iJ|1P%iM%{3f6<;jHdE%#{rl?C(e8dT7BMFd)*EbJn8O%eH{54(
zTrhvirWL!tG3Se|+_>}2HZ{S@g5yz>JGU<lydLA|TU@!j#^WykvUJHqqKOK+TH>1z
zdhOgTaX#>wpMmt6CGKApm$2QuzePB-ZOfj(58dbWC#=t_^>*=$@Z;ZGc{^!~$|8xm
zEVEAsRIm8MxWVFcK+oK2Gv*Zw(`tBGW8c}&(>SK#v(03Ql*)s<{UNv4dh@e6^+=aZ
z)R||Vf3NdEy2I}2d++9{3viUYviz$2_;6EGQ}MI&^W|^-npP2TC|B2-=b44iHj|d5
zWA8OHpI=lK5$@V(sxnWiMBd7M;_qeFf8N<nypYBa^!4(^0+$4i=W@Z!yeG`|J0@;e
zB$4AG>6H8PEeET!#dJT70RD#sv%4;K2K1~@%(u>uR^-um_{UE7YwxuXpKm2CNeAz5
zX-_DQ+%33rk~Ler!v9NePrd}@#utBFE{G~vS=l?YoxPn^cE#M5<&&FA>~Z5Cay(~C
zKOI`nRwjM^`>N$!Po_Om-ro0Xz9I+b$<JK@`LSPr>^O1#-K+aOdu0^m*(UAI{CnBy
zL#r0g^}gzw&?7eQ6F)v<=={WF@Xw-ejqK%k3B|V9xtDY2x}SOPv6cO2;y!*My8w>Z
z|Lm24Dw&=KXD5kpoi7$?nws2e{8q>4xc-}O-$5&AQV#!<xBFQ#KX^Nbw@=;l-+N87
zZ){Ha@=#1V-g9a;Tdaoi$1Q%f?q7IU+W2Sx>wfGmt$JeOqkI0zxr*UA^^W_lPyXf9
zp?KhW!(QKyhl5Vt-j#7FnJ=_~A!T`0#jo%81%<B~GlnH@oIHEJM3GD9!sMi+g57sn
znr(w6UcUHqfkUyQw|D8XWy_A|rukYO$k)H;>i^mH|Les*|9;k$?cS8UkbzOaX%2@@
zb6NHt>!nlpzbyHC;kJu@uu1%pFAL8H+TX2O@#jb5P4&>csH%lAH-a|2(-lmfYNN|K
zoy)>$>eY#pi%(@Gc1z!VS{HvftW5XZf5S7O{emBM+8;4JtT*YXZtC|t#pgAe4}M@W
z_;N#bS#;mgIX@ehH|&1D_xrsK&zw4RKkszqc*nYESLSWyOYVD>Vs3_)1Um<PnD%M%
zu74h{LQcvy>rXi^|9&Aju3yM#Lq=g{2<Jsj%rKjwuGnE+^H%wAnvvE?z2NQFKCr)L
zI(yIIL;KVac~z}Vet}1)-?y=RmXQ8?`#I^9yj8_M9EzJnzpBgV1+0)WU9wL0`}M7{
zvmX3+{bMfAb6EAzz0kS;>nHR&9x*RJc{4WZLS9wyoP-9)RYiaHIJRh>O4zid{I!<w
zhpE3(7QDQ%J4&|c=EPjrh+Sevp6g$gPcM0uq@W_FdZevU{IuTLWdAz%Cz4J*A*{#0
z{>xdXva8U%*6D0X?yK8kp1~*1KYFWwYTofzT*@sL>=k?+%yF#irf+J0r*`+kOePiu
z%X7zb!*kMI;;svBb6WMFS#+h%?=n8S|NMHvS1$exG)fEL-5$4X@{t?sY+t^b?enL!
zPH+BNzgHXHM`$`Qv<OUR_FuqR_@D2NPXC9)c^A$mNjN^!P%~<I_~8^&qDq4Af;$r(
zZ$5nW@4yvpt=5AgVReQ(Kc_z~&+jZ*{6r;m!Y^k@X2uygnPNQG^q%`oth@UBUVToi
zemz5rgQymJsPcV2JO8p>X(CP?zu)c7Z&|gfxv|f@g5OZ8mu>RNly~d=6a+r7Hy>Oa
zby%b85wllA>i2uq`OBluo&7Jkv8(arDkuBHit}{cn~vVRo@bz5Qmr@d)%yO-AE)HG
zGz+;M7v4O-yjE|j`}1W>7lXiOW!LZqNc_Ke@rOguDPmXm^ZF$vOBpg1?Uy%Bb`P60
z|FTC-4}ZPG!d2%EwY@d0*=03z(<*sa77N+AkGoE4%(PiFX=8KN3D5G!8(2S@NNZ?r
z|D5Y6GrxYeOR>1uq2!eejJ^uIGnP!5d;H3ki*WFhGureu)Z#xqmeWr4&kNX~KC8+0
z;{VgmuU`Cl!ok7{3iT_8AJ_Zdc<dZr2UYyy#fy?=xx)_NE*}Q*JiQ&%2ZURL%=me8
zp|(Q_c2HOLf=d82S%Zn^&IeE5U|0nbc%I(=v4S7&mgTli9O?qfOYi*OZ!vF?huYkL
zqfdmjB&Xc&IQ>#xL@4B1<c%H5ZT<Vb7AE+A`Jbd=Wo4hWNY*jUPb2xw1F5Rzl^ta)
z8K0zXMyI8}-4-EMH`A+h@6Q>s{u~oI6qc^BNt+94C4oZXPkjr>qdz5$e@!#}>D0DN
zVTwrO72AD>JX*9Sh_0ylcy@BKS!vkw+wr}f;l7_tG^fU}=KOzcC}({|OYunC-ldW8
z=jPelm%O-FnKbjF+tZVZPXbs4>uubABs(gp251I^-#_LWuRO8++Rd#V5wm8`&{A#Y
zVY*%@@$5WTXpnAVa;ea1HUDV`oxjI_m}U@iSVd7%kCpRya*uAsY0pn`D#}j|H`?rB
zU&|9Dnw7Tn^tsEc<)+_LwwxyLDC&Xd0j-t@o;k`-Cw?td`Es(L_<QK>6MkQ}Xq!u^
z?47jdi`OTkVkb*&^JAYsWdB`}Z}d07`QpW&fyTv7miu=ln45Y3zMeTn*Q3sl`KKjs
zj8Uz;{@(dVrRS$ESatt>g;U4!hWPgX|7K75wCw%$<mzAlgU%S;+Ib^EQS@YD{f#ck
z^_Fd?R``75QkK0Y@?U$&5$2rfX?A~;rmcCs=G?XIM;tUQB|QY4{y%%mskkCUMS2_8
zwDa?Htz+(IuitxZ%Cu=^Mg}ZD4A)CCuUa)tvuo3nd)4pnUW{yAo8P%ZU=G_C!#_)|
z|2*C|;Yjn63+q3;?6|q<UqwGCskpm8k5F3jM&bU&ix+=(8h`p$YRFdqf_2H9+C9fV
z2`4OcToJyuswRe)!Kvfwe#ug4r#r1j>gF6Tdn1s;>sk4<)4y)_vZXKdAFbsS`sv^J
zqS~hYTe8ccDAuoC_9wWvZ=I4mPd`oLLpjUdzUMdU`Z#VVs)j#}SJ<DWY5i2!P^v;w
zqTr94n441Hww3GK9L}=++wisWXNvzTZpCE`^O@Srj;{C8d@lD^BC5bbrs&U)k3VYm
zdE9(p$7}Ozwr|8)+sRj^h27fmQQvuG?wfmu?q+Q@Dt_kE)!iMryX@_Esqg+1TUuD!
z_~rQ=GBY)!x96q)`SJ0_+gsVGFE1@!vUKUh>C@Q{tc%^Pp{14d>dHzEMGh7wo#<^n
zb$@?NoH~{Dz_YWnSFT>2{OCw0!<FmTKfm36->Bq8z@$l&7$Wvoney`T#`b0Z`0y|#
zHTC1&^80}yAzzy3{y#r)^*ODybCRmI>;8WX*R=T)Wq+$KYwGmr?VC1lj*s0_@iDYL
zTfgN8?<}P)y5`<DH>Z1+f7$Ey<oL4<M`k*I3M^N$lH!zMmulEO?aZ|LY)y?C|0Am%
z<E9jRE0nqJFU83!^o(zw?)9xx?iQc773O6-Y~N^iyfDMPi{)AM-g~d*s$MMI;1J)@
z^z%;FgS-QUHtgS(m&G0W&pS(ZzV$t3NWo(n_Trj>m6g5muX|fg2&H#KKiMLE-0gPs
z)AX};Q{D18>H~y}B7L|x4P&K$hhAe<D&_53kgsoj(M<VjFJsrKy(?Z#to=T#m#g;j
z+Z#GuTYVkB$$b&x$*jGh!}e&-+Wy69^Sw%w7sTFn3IDzE*B`A=-nXy6yiPryXBco-
zBEf%VyYtuGT@7`Te2*6ST-n_$@~&7o=;=*Go=D~OvF3?yKP%g;t~Y)rIAOcY$@IMk
zrCL=LMJ0JI!~{0|nWr{?*@}oW>s*-LS^e26>VCC7K;%r}N{QUSAFs7IO|J2naC|(v
zeS6PLn_nNVW*<J)f1c%#kmb6&4a!Hk8g}oQ*|7ZTkM(cu82nrL>x0>w|C${aSK;eA
zI4@=4&TIZpr&T%a`}R4hOlqTg)Q79=AHsh3zp{DTDJI0`)+})4UCxq?S8lJ%H&w{I
zaXss*+}uQW!_E^wdd-*vS6<`$yUNjW)4n5{9|?Xuw<G##rM3Bf&2wQQ_riF}nlH{`
za@ep_#&pS7-4?;gw!#eo3;3E>W<Q^>U_Y1Xg$qW3Gv3~OSoXE$&(+*4t}}i27+CiF
zp7`qGnTZEvrgop4);2}4ruR1I&sDds2Jn=f3AB{Z>15f<{=qaaKX>g6gPTTM3@g4V
z9cEjoR;}hF5$G(}boObxZ0kXp{(~aI@0PPjmVGn0btynZ`{1)rbw)3K*1V2Rx^>`Y
z(bFsDM>SZy1!oCeQs_x><5##g%O$s%m3>y(WA5{N9VI-u&f7XTd=0!^Ga*2_eG*Hw
zm6~eNYUY5;F>U%+UWGi|q%uj=R-h#z|8Ll<nuqt}q@TL)F`YVP#XXHf4wb=zQ}2Dd
zxKfABIy2DnNYvz&pF@K#ZQy;xv~0>rn~CLX4aDvA<=^GaYY|}jAwBEUW9|gI4>F)#
zcC4CDR~`2ICMfWh<HG@7R@<;Th9&A%JKxW8s{4FnLfKQj>D{;U_s`w2!-9*OyU=QG
zgpSy;UTOEZIJx!v|NYu1^Q(W}j2RMcy;7_VH*?ZnUt7x~XES5R4hsg*3f!Qepe22`
z-!5CRqGO`6`yvf4x&HRl)6*tSoG7?5I4Y{^_~XtTd5eOE{QZBY+138Ku)n^Zfs2c4
zS4cxl>D5pkNu!q1*VhW~*M9%_s9S$i($OyY61h4(ADOUHms9)=l8;Z{3=}$Aefm=0
zj|!&_mIsX=(z*-&haZ^VDzM&LbG21|WyP;^qB}j4Bl3Hfd+Vm{F`a6XE*~Pf=uWK9
z*6$7}^G{D|IV-`cAaJ58UUgnVa?1X*60N5vU0G)zf5O>!c6qC##K}V5gPDDc&xJb%
z{uNvD=7)^ehNY9mrh0GP-oyOv?%b=LZ1d(B#UIhz>+mo0_wPe1*?u}5QaCEndT~<A
z6h@|bwG-LYs@a@oaQxB=yxns<q3`&kH{6FjF6@@yzkA2w3Z7>XJj)`S{$)8e&XYc|
zJyw}v#X+~GeR)c=N;jJs+}td1=tAaZ=ldt!vbDMnUQ6UtdY)XASoY1)(2BFd>x22*
zYkd4anWp7d1^Y-9EsU|xzqe;H58L787cX9Xwqk|Gtl6_yuDtlBjfai-<jGlbYZonQ
zO4#uAZuZuw&hGBRufGOGM@wsNznOF7*s*PW(V-tJY~Id`J$dq^1W#MpaV8HRpCc(o
zuD^V|v;WqzGBHX?OK0Zg^_@}qWB=`(wOyCd|Htp&Z<}&g<dU?fN5h4s;ejg`b*$i+
z!~0Yx;{4|A_vf}h75OUg^+?$@YwiSF$0slLdaP#@_HwFPKYQ)@_x-+RkwOZB?;YlT
ze|=Q@jE(X6n)I~tZ!@2N*7f1#;PBY{|KD%@Ikwf?O7B0nY5!1g`E`PkdNPmCk+-Xk
z#?>CF-dp<1LF!nI!|eCF-x~%=oxdL1y?Gsj-^WdfM(WH~ch=4Nm1`@({Ai-^F=Jkh
z?XvEZ3p)?$3(ZyJ2)L0wi~F8cGiz{wI?pl#nXQ&LR$Y>w<-`(q-#Xr@+9&Y*)_*#t
zCLnMw)`Zc;`Ej`0481S>2OebWbxfPB|E)A+`>ne*8};Vz*FO_xJ4yG<-p#K)_s&{=
z{^s&;@~hKQ-W$m6Fp5-al4k9gq{Ys^x7_2cbyRIswabHJ7eC&y&<bPvD;0m^)GFCM
zyH(tEBf<}K#J#QfbSp$YdX1U*{Pp???-o5?73`$&{_gF&%m21Ji{AO`wu@=Uj(C>u
z@iSExK0D@qYhsPIf8Cswd~)j<6-@Oeh%YOj)Y5V6<h!OKYySQ99!t}&ez_JM!=Jw+
z|ALV1oqU7#OYd*0s_!-1dHTQSx9#=eY{eR~%WSmXR>gI^u#qgBvvukdz1sMvYk!GM
zQBtt#jO#xu-thLnxu4}KTm6R2?PsT5$UA%@@|)su@pGXJ&%R}<_*Qu|O{%WyPhGE}
z_IkGEs+8YBRW=_QXWTA-dLw*u=)YH$3@v5SUbk}fyH~H9wYI-6XkMwa$G%^JAGy1~
zehV%v;GX&aPw|4qyWZSAI`^MJK;ggLzDM~R4)&K%UFcsi=k0a-t?_HCi{@|F%}g<w
zyifL7vG1!>Z)E-$wQv2uJ^bpE>Uc9xS^3j5uK)J(2ufz?U3=+Zect_b-|An@boj(=
zX7o<}?~>C`zU9<@b)R;B_h#R&S@9hcH|Bqtx-R&(@-DZ{ee3m~J^mcNN-uo-^GV--
zdA~fUb?@b;z1!bshsCNa)Jzk*x54%8@9Ty_ZLS8TFImsND?NHq>fW0Vu`{H<&u0Ix
z8~&nXkMCahx<?;eABkUS?RxW5=DtZNqf6QUZkMuJrs}hapSGP1@D$gvefeBH|F`Ta
zlh3{kXC{hIta(_(xI#1P@WoK^s@$tDnO~G-E@Md1d%O76sq$@4g%%pKUCzAYnEC6|
zx+#+{^;|!Bzj8j4Yr&tXDm=ejT<-tayJ1?MV)k8@r&~mmjFw+0jM>Goq+WPo%r~JX
z;dRUYPWZX#4qx9|$;DC14K5|MPD)ny*&QzKvtNDauRrqygAd7u?y)Y{c70r>_1@Zk
zX+`<R>`UH9Kgd-a>F-=wZm{;Z59inJFW<snuX*%a`Tgf#=c+?z)bspbwcoGz`OCEE
zgGO;T3zwf-d+y1~h4J1|5%u!3<zj5T-fF}+HXJ;(xAys|7e`(TT&(;aKhw5<`u4ki
zxqBnNe(JdTrEAZD<^8@pxhtzKzh6;&%|Pp8l$^{5y=7|GH{A(4vU&Ep)arvqO20ql
zTq^x^ZexF_r22Cs8$tcN2W3mIC<^Wrli;)Ah$+3*eU~k7he>zB=Eq;8=Q+GT_jJzv
z-7Tfo(#8vVWUZ&onk5xi^-}fSuGe~J(v11-{}{L}p1A+-+x-2Oj89^mT_nu&WUj|m
z>+-cXgX)y?w%;?DJhU&o6e*9Z{h|K$_wUpFn^J;JwwCJpN6c@s{%FI@eb746nzdt9
ze)TJLNtOtqAKy<N>9_FK;{Q_LelJkD=9;|D-BaE6KF>Xl#=U#_TT6WF{96}P7>-_(
zv9tTo^Q-*XY@XiP2Oc-ueXLZ=KNWpM__bazgSbk}(Yv+(^dA1}O`h^+*5Whw%4XjR
z+aSU)`QH5YU;EXSh1Y+~D_)Rdd_L#j+*A3EGXx%<SGJ$3|3B}E8mlcslkhsFx&!S=
z>(4znesu1h{cAnNb%ggXIQQgF!DKD_Uy6&qt8Y6W!|A(A?xJa5sqEHBnMlJB%Qcn^
z5`U62?7w((^2j^=J7>RYl6<`7*VeqIgZ9UMSKn(Wy1nAm?|F;<`mfscDc0_`xvcaR
zvGtEnoO&4dJJ>Bxz}eySqNvh;-({k!JDCLLcJ_(C7u>5UvviJ3)QknQ{Fbzr@9TdN
zr|%VPxYVki^QQE=ki7olhRF4g<>k-Ju@jkepV_CGjd#*Q=k`hS=AGM9`B}svAwgmL
zy{gp=d%oSuUbSV5$lkdAqe+QpW*CCbDJ*+`?`(K{?Ni(KD_26)d}m$BnKNbf?9+dK
zehzhYWu0qPnsjAFVAAHB6`#+VhgMcvc6N5&sd(JW^x<K<{HjfxjPiCqomO?f(e2Zx
zPZ4{owpvwOczxlby@tk%hqa%dShuuG-I4m!v`fJJfh{MG{G~6)0;X=Cu;#1qRLfUN
zLg(Y3T;6#*(DUd=eT_Tc>rdTuk+6}St9Mpl7RzL<r%RR<h#qC17iQ|3U9-(J((2;N
zNzF`6d!K38*G*p}b!5^v=Y10zJ~-;i9S+;r-}C>=hq&iYy2Co-3(Ob%v@lxoH{=m}
zoywx@8j*@)_0w0f75XJSo2UO|^}NYb!X+<W0D&J%7jY^`N$odsS^m5B@`?7IJ5m2O
zFLpWF{`+K$V_=NEQQwz2QG6-aKU^$2f1ozwdVtk2)*^-7ZSs7THnY35-_DsXb!4-7
ziO5{P9}fdqv%gJUy~AL#kBp3Kj<tQ1a)Xb&@cABZp(Ag@YW8lNaMyixXi7&XC$sXB
zaQ1GUi0}tnw=Fq!@VYd2C->*akLm>P7#Q`vNs`X~Hs#}=CgoStHhvTmOnP*GHdo}<
z?LLfOUW=TGU*|2#xbI%XiGOdTOqZ3<;CUf)NZa_*lUb3~A(2~~+1GnbYT>8{DR};x
z`wFje^3zBA1n(4jHr@Gs&9OCT|8?hThNoMCHx*kl{Cik9<97Mc)YVJ>9B^Y;^Rs>G
z3*M5Qk3$XBmn3SRUY_xJ`zZ+#y+CKRNfsaD9G3@Io{qME_*`7j{rc`_UH9%ctyP&m
zN!I%!dj!XOV=?a_f6bfwwuCY@p37Kt+4p?sIgtY&Ro@3q-WtAj{}(?_Pic=kH(nOK
zIepVsd-0ue&$j$q+7~(RuJ`|>SH9oQ^V;9k_{~}peNp1G)0eJp@UZusJ>@{9dAUMm
z$dsB3`7>8(Zxz05-?Mt3l$O=vzB|6EGCy>pf40wF@_nslODV6A!`Gd*Q#a;+`Fm2c
zl|ik>$RkL<_h{hbl;6@bLu6Nn${suF(cYcxx4)P>qC59Z)%J_l=fa+4SbP@TnazGr
z&a}W=rDD&wqHT8;SoPdcP<*>Qpt6S1?{%TlE}O0(zaq2v^)lBUi!43QbU?;%&Vi1F
zH&z?3wD`C4dBjueJ;ynHXFc1?_w2;O8E0gpzFhjP*&!h~xARiZ&Ks+~X$J?0bH1-I
ze>nHu(l;NhZ)kmA_`Ul;*i^sJbKzbO)%JXD77{R<(2-X^>5uGpliz24vX(2?9jIn<
zy0=a8Y}~DAXP4{hOO&b`vmRyMIFe!Yw&#)F0_y{!vhSbFvs=%7VAY$SIodz^jij9=
zF8-5}6sgu+|9;Q)^zZfQ`x-C5O-On4{)N2pG<WtImHG%vpV~?P!cBGFaY@d$>Ake8
z#_rblC8t)||5IkRoAQt|JTOl?>E6LeFHQ5{%W@MZc3v0A;Ca@$bvomPbM~`DBj*=w
zDA5)R<_Nwdmr`&im8XAy*V5zvJXh3<+ze&EIc58VplrLvlh!Sb{vnX|rK(ZV`*%`S
zyP`qI@y2$)!pgjr|9`IyTBVr(GslMM#8V}qrBi-oCMK#cxP0(Mqy64xpKds^+A(#^
zpD!;dDJdc@zPa*qTGh8N96R~io12=LCQX`TQTFDB<n7vZ0%BsvV$1KkmX#H+e>G{6
z(6-#$Zh;e@{|XBUc~D@Xp{aTB=_i*!OBudZt5@&69TFb?xWGa~OUr5b<;1N~g%&a)
zVPRF<SFT-qG;e$LbZ>9(LJOHG)2CNoKYHw#QQ4aa`Rb<T=E|p2!!u^gD6x={;9<Ly
z9<|_+cu(B=^gBBWRa8|IH{aZFGe;+SThE_A&zkc3r+7V5dL8xR=@*vSb9vqcp6XgV
zaryln^M2jD(<Ty`Z*t|o;KZE=;v1q}o@9O%{v=U8OKBqK^vi3PZWGwgk=7sKn&QCJ
zx;3(9vf=ciXvNsW?8au9Qian(`a<4(&8y!~qHWDJeX^KYgI%EV&h77|Cq-_Imesg>
zXil#271_P<V)nHP@#%l&`c`&}IIKUx{p0e3pNoWTPj9wMOn=B_YVplTQmmf!{Jj5b
z?`*A^a7yR?(cZiNl$3?nD=yAqU;qBs;$52_+ZH(<x@vRbz5J&Ovo7k+-5$68x!BSj
z3)fy(+4cPMrFDl(a;CCtSpH~o`toDDw8FxZ<_cB)%I+oWr>iKvZQNFNSLx_W{e~AD
zT{~MI{OF8W<bHahsB=i{QMvbKzQ@@b1rHlU2JO8lxpd}wZ9|ssi}r07o=Dr)%GC%i
zy<@S8zjD2Az?+IMYUhokjyQNc+B!w1>Si_1-uNk3#MUmfs^54?vPpH(Y2}C{JvE)L
zd|mu!^KPu!emba-{i;cu{+6b7vAefv6wL9+&DGToTNCj0Vv~@#`0*PXlT!~iv1T1^
z<1Kk}W8#t}Dti0>6wNfxpEt{*aM6nrtFZNPzG2hyU9SE5`g-N+)xn;go|iTzyD#&b
ztM&Q$`S6!7=iRTG>sQWg_2|PY0jEbFT$7BJ2UPyy)+)9OXZs&<CUEf)kt;Ws=Wjpl
zRro7@>OB$7gPh?P*Bvg=xwu%RI5YmK^v>!kFXQ_M-mW+#Q>i%Z#l;zm^(L*^I(@~f
zrqp}6Hs9|jFFQG>$MO?XR#zBvz`U>ip|M-MO4y7a%D!Ls{<CgOUs24qW96$FHvBW`
zkY`Zzyu4)Ho{Kj<-itfN{?uDlv_FhNFtfknSbePA^gprRSN`%&xv+BvpUtIZldphk
zwF?&P7g+>&d*cO_)7E_o*HT#fa+fk|m|e^??ghKlqn0GA?Z{XRTMH1Q5U8j&El>a9
z*Vdc!Iv6)QS{-BE^xI=<x$J?%lP9?@7vA<S;-qc<GV?uIt65)jeK4PUZ}!FeOOkJ`
zuwbmH4czwYdY4W9ZFTL>A@lnj?QTyGx2~xESjZ|Mlrdr9T_?|O{weupVyo7hi5UI-
zlcD6~lXG@O(ChD&S#kFajKWHoPM1&naOaOQ*Mr@<u2}~kKljX;AurtS^6}s$nKQnN
z{QE?&Z2VlXb=QvkmXOHTmu)nK?z~`sQSfln)kz-@KIT%$`tY>m$6ethef=-%m^t1X
za}_&DoqDQL`!06Xx)&A=o2H9jsQV);WS_Q6WX-($uTFN}=wA1^Lq7HAo63(>Pgi|*
zS@)#oKflh&yV19KtLnL}CNH11*z~=7=)QdBgLB!0B<^!Q{WfQ{=7p+<oxfG%Bs@KW
z6kMydKIEq>nH=@`{aN{B+-qycS6g;P{J&Diu=U-^TA%xdZcdZV^3-hDyr!~dz0{Y2
z^ox?EB5yPvKYpk^_4Z1JE7zvit87}X&KmUYSx}h$F89)1N`8;nw(o6A^SNKPB<|Hm
znZMuPo2~9?l~c^Wecw3bx%Q*mcjO&%C-$D*%%@d7wYh5c-jFB9VlSA?Y~Na<?aDqc
zDDdw5X*c#2AAP&R!Nnic1-T{E?-91+dEoiy%YR=Mk}wpB4&7BA%WTy=^FfQJ#?wX1
z3RI`PxY(k0-{axF{ePAeTL^AnJja<^SjxuoqU0GZou^@fhKpk6oexj_#&nAB|KZn>
z86Ub;*F2s(<IKvlzb;ERXWD=9z9`wG;Z;9x(_;B8ch%BGt(*lm{=GMC*+o6yl|p(f
z1}}Q<T=|>H_~X$9nP+BuCNR&JuZraD&7XJg@8vJgLlbkwB%j`{s5sC*N$i=Y=oY=_
z+D*Q1uiSW&8T3};`R&8`%oAkp%zel?Z$VeOdHm{a*Zm!2H2ym7HA-5`(<keH{KCDI
zDes^3E&aRE%68Fu1)k2i4#&%C_q^U`{fB>_#g!Se?!Q{IEc%DQ{3`}*#?Ag^xh^UK
z60!S#oLBSZZWOX%P1k4tSGdXUmQ#=qZ{k6F-LEnZ^G)vWI&5lcx@1YkvlHLm-}f)w
zy52!fPVV1oA%~`>CQ$qL=8nS0p4%fg9}8Egd1rawM@dprQYUK5iS)b4{kG3G*Sxu5
zX!rL^@chz#n@85-U#~^y|I|4@+kCxi^}GH5>z<vNdHCF1Ys>$CK39Id8t$L<d%fh|
zxbwmOwyl247jM`wA@A<4iF4<kUEFVX>d(*5H#ZzKzkH{2{?~1nwtH93W)WDRe_?|D
z%g1W3?T;uoY+?V!n5(}|_(a5APoa3<Hx=R&89764dG9E`>2T`RV%B~3pX}mgYHkW&
zy4_N%`nodx`(lnm&xJp8e(hf5z58Fy$H%Lmgryf1pMU=GGW#dzf8SrV|9Q{2W83NE
zMZ&iBPxK$IpS?bqp}T+2@;K?8fxFuHlf0g@Ki#QozT%&uIP-=VCvInzUzF0yIr^%p
zW%W}3D;#Hz31mfiIH!oPF(>BkQ+epjxMKAU=hS!m3vYTqJh6M#ivz(s-p;FzpZkAq
z(d}-Iw*{ML=%k04tu^^v`gFzFMFsC4tMLAhI}@nf`O4CJ)3w-D4_Y=l9xT!^Oy=~Q
zrRMs3UI>FL`#-J)Oox66&wA6@rg7(YOHkhZjC~WT1ea>%8#->BE-=f)*NboOofjoj
z?7T&-_RP-}6}T3!WBAx$R&a~j&Y3YkVy|2)K6CbL>cc~=TDrQvR;5-yzizsjlXLr-
zrg7572nnN<j_rPvZohr@dj0;e?f2_;m%O;pI6Hq|<e@`{PMkZJc6OHO*<<|ee6m52
zk&$bnxBK<V+sFO-{{H-ni;GolZTBYL{t@N=;ef+p^;MT2$UpY=4vpU97Ap6j>1kO&
z(Tmj7O+Tht2ClQ}`ex6(pzGWJ)+>hAM<iyrRNQhddUWGmNk~fVnyl{Y%uas})O%%I
zDs`FveN)K)<>`B0EKoMNx%jc^o!t|bNH1NMv6V^VY=x|Y<e$Zy?<=-5Op&PyH04O)
zZBe=VqWZt^`lSWm58o46B6{3znMv}x@;~W3KFeZHt(~E>FKRkR?X99ZDKL1hHH%@<
z!jIaE7P-i$*f>t-;54~ldeLV(i?QcL#vP(LXDuoluPpoGv58?rP58?G`H6lT->Ovq
zxMX?Ir{Uz}pl7?~yEguK{W9#nx<h8@>6PKPB70QaDleUQGVO-n&!mf6_b%V>%dWlm
zwq;D$TKh1A!~l`l+w5Em?nO>oJa6u`z;zNrM?2yYABBNrKV1@c-}_rrWk;wwTg0UE
zpO>he_&c%c<Kbez-C>|I{Ka2gmLp3aY>V{2<sRG=Wcyxxsr9tW3Uv$?tGqOCKc2lv
zrS8pp)n`opzc}Y!++NqZc-53cz45}PPq?h^e%W&+MgD-j(Zox4SD*O#FP3$I`Hq^Y
z>I;5vQDL<B5V?)3!{B7YZ>!6-QHxU6>sr11x?X$h=Kq&<*z7O0E)kULRH*Y{VPLmE
zAL!fKvdhT&X0}a|*TFs`uCghDb3{(~3pzY%tN6At)apdUli76-E?l>?JN?!wYRC4H
zMdjCyy;mvCKeU^zIRB+fpq}fwV?xvJ?+$*N|2;*k=;j|MzdQSW94L-hq_1d@r18Tw
zD0s`Z#Gpl2S&qlIo=aG`tblc?<a!P7FBzPkd*ZmhpAA`liu-QVl%j<(VN8eH1&Z&T
zPTI2MLD{vS9p4MDPPl#Ns>RR7j(Ke+0;Nl5&yp0l{@?Z^x7T8$=h9r??LJQC(K%bu
zeBp_-fjghN&eLmR+Y6lq9D)kWn|$W&T=Twv@A@xE3Z`Fd-j`LH>Mmb$vAc0gSu=~m
zcD2n%bERHL*$FW0Ufn0#s=ep+cd_-0uLXK8Fr1<Hu=#|>{m!eAz8&!_{=C1tIvQA%
zm>&K3bK!K(iNEFz;T$^`-kxt^|4?gE)9y)u`zD8PzyI{@^|*5af|^THdn$tNS$q_6
zWOvYfDl+kE#ie-LGn`Bv9Y+{nHgK+ZDq`ZJ!|1Z@_sd7@6*jm3`sTfQGcWzm^!U1$
zxu;K^`t<Q!?A|KVnKPH~6W?z#CCF~)yL!%+_IBg+b2380!atwQ&OdSbwDn)V{Z4Is
zvRzlRp3Y34$7s`Z>C{whL#bY$83qeyG6)G)rQM&}5is9yvYxs5cPqi2pG0=ET={Ri
zXv(jRiA#fCt>}<p3u;hjm~ZEjV)KD@o=BB$+nScI2lPK)n#O<2_)!gm*;BnmYt}VL
z6dN5}cI^I(J(FG3)!M%(TzDX9_cUbwuj+fMXFi{~J8A!llQ+CKs{XgWYFaa)B-i6@
zu>FfS61T!x0(nh6TuNGg9^azTppmih$F!4koThg!y;s<9?uGT0&C_yK6>=C9-!2!J
zW8j%1TD|hr|9P9vTn}}gyMERo(JLbB6b!ON(zO~Y-j-TxSbyp>a_<%KzQSQ6_y3f&
z*$TagcaqXadZu1jBCT=jyLgnf*@fS(0wUF#r*hTvZ?8RN^RD4X`?q8ETf|GB?q<Ay
zzkcq)ruyCc=DiNw_3;Q-)!Ab`%NIj#>T_~(vY5({WFqD1>#M4w(jsSD#UQ7+c;VhX
zd*&SN7GJHsZikbSvhvE+s~?}%-ygEPJMQ+*;^nXI@893j-k!WMVo%ea!*Atz=9Mc<
zUn}6AD|YOFOH$Q-r9j(xN27MNu9~wx<mSY3|6AKn$GQF7=-=_?m&CLcf`7hD@NvEQ
z&^#pLQt2c4OU%vjDt^&|&rWa~u&E`kwsLuR&pkBYjjGV4e_5Z(@4Q`WU2f%)uC(Rv
zdj^dge;0h>_7k3L$?ARPXvot_m-71`=O5H&iSn*_zyH&fn-{@N<sU~EgGYdh*p{^#
z80fk%yzw)y{};Z@YDR4FuDcBW3riZbUi;5}Vkl|zezupR@7(UbkBxiEs>R=Xzj$T4
z)aK8<{(FsO?JpRn+1~a)!^l>`biDiZkE+Kj<8}YM>JLmV{<&uTTKyflMiu84Zn@=H
zH<NcRhhiG@+cR!er5B7>cx!lX+q!q!igV|cZ7i~DjxJetx@!M{Fm8n^`}0SZY~J>0
zOaAt}cHZ>0$5+S5FR&=|+Fx_uO7vRwlpSkKX9!<%D4B7){Gh$jyjgFWS1j}FU|f9D
z;g*X3-WklFH*s>9uVnmQI!$l#?agoatqY@K=kQc74Q5Q@_@a^D#&AA9+V%Ept}SBC
z`}aM(v3xFf!L2(_^0RezPB73pl&x&iWsxd*bw(3U$v&gTme0yNKCNE(DeY9b*Ul)r
zh9JE)snNDf9K5Z2{p;pNEjnnuS?RZN=-mJEG2e`QriCymw*^M;S?60jm+PXWW4go6
zw-QWB99_GEPW9KWnI%@w>fgoxzpQpcsO*v*p0j$`&IF1xeq~K5RhzQ<t!Cn#b6!*T
zf3_21t5*x$o7Q>xRt?iN-FfHJFGopj?el8#N!(*twfg(!=$x~OuMV-ym;Tbfare;$
z#t)bCA9z{z;a_IUthPfhO4rRwJ6f7OM~?A`zx;z(^%n*&nF}=4+2(fc3tZe`x_m<L
z+qsL6+)wy6r@crp|E0(N7aMyslSQf)$Szll*9<K^wCipK%Y+cYjT%d5wT0ht*qgz!
zB}Q^9tIsiG|N0c8U3-{Ltc=+H?)h(<>^~(;%*>ivT8k7_&*Y2lje9@&pSPxKL4m>P
zX}ZaGb`&mIw(J*2S^BTokDu?xPYJ5q@^1I6i-&gk*f5=7)!lOU;*$FfVz)9Ep4%ZF
z{CD#@$Cw=}j|ca7W}VUadS+R6#LTZV%PXB;z3uUw<u>8uXOG)~JDSe^?Dnr?kedH`
zE8l(hn6;OU%Zy&yyp2!aw@mKM|9L(BJEtao6h3-m$&2EjE4$jaH{6bG-<mVK+|nRv
zh51%dhlB6hMZ7#S+Gk&Q$^4PumjC~S&m7)6L;3VyFOSk{`&axhPoSv8&E<>6(=UCz
zTK(sPud;d<-t;z@X`Rp~<ClHeuT3qk`Grr&Q{6*}XBQehmv)-GPF>}t+e+>F1JBC?
zk2w4}P~Uk_ziZZ^sUapik27$Ux@mg*w;oM;`0Mrh@89;9y}gwdSUPp;RE?z>D?VSG
zbtd2UXy)F1PdiGN#>hll`yKsK7pfDed{I(o#$vamJ}FH{&hX-rs~wZ&JS??E6@2a8
z?ODr(75!iBujid8Eqe3w3hn#7Ym4mb4&LSP+cD`=vi$Zt7dcsu#zoD4bZT?G>opst
z-F9vsmrPckiY_@+$!S;{C%S*ayDOn@mOeRtKP_cJTU%S(vGwx43>Po_5MB6XUE1bz
zyZb{v&X-kv^-p`!k(3J$i?-h@v|fM3Eh|SMR`|@OlIqU$egD*COTPvCb3K_-u}98z
zLG`3o<)2~m;tO12Z)~2+^YYT2!1K=viXT+)mX?{f7iC>NuKjt%*11(dmfP<gyE21e
znt9}WA>jwP=C4|BZeQZL;^u)Xk-J0VI(v8PW$Op)cRbvuEtGn4+oQJP?5}I~F5VNs
z_(=Zdz2c^?`YDWty`?5OODpX(m5<!e2<=$-@4ue^jF!E71om%;U`h(E4dQ3$@O$qY
z&pKiIr^jio7o=~U;hg)j<}>%BE!Q^u-l=&?M9Q;$rN2kP@qH?>KO5fEe>Gcr=TY&z
z%<!YhTt*9Gx;j6zb#J#w>6myf{K(~i9eY$CwYPFRT+BP~9dmSI7So}_9WU>%yICp0
z{M91swwllum!pCG4dNp54XSz#ukN@_e0d}}B=x#czEAS17Ri~@y)wFP-k!IAZ%_XE
zyKi#sKX{s5-qthe!4U^0<v%MlS2!;(HZA^d>fWoeXYp}qe;5CZOQj)C>s+6H)Q>9V
zJ9gk(#3DB)fqO6QGN&6cU#zT~<UDzqXYR*c#{7&cmoLlUZJ+)%T#3ypuE+z_Tkzf0
z*XHy_i7n~ZpV&h|=?Sa7p5K^Nc=m|k2a){#S3mc#Y<cbN^FCZ9|8~#(lw{X$Hcpe5
zCwK0Y*t_v(vBUBLg$d!cEUiugyIT3vYR{RUxoPHH$|<e$*vcn=<9lV%>J_CSff;9?
z-9BR;ax9bU`17m&Ijpk}aenV#x<v1Mx}?JTU51yI+zC4&>ur1V%6zGBriUM?8*M%9
zeCA%&?DE;=W%j46cgsKBbAo%OZIbBr`QMf9%ht6=rHi^5w>P@`C-pthZ1@+)ovVNC
z{d4}9p5v!?Hzt0qzs|IN?x&W-y2JHe+EIONS-O17143`#XpdW;{_D%jme$sdnU~ds
zgoP#TYAjMyQ)@mR760?$Fn@Z9O|S9shXobc6aGw#++SxatmgCJVY|GWOGj_-)5-pJ
zj1J2$Cz{Q!-KM|V%JbZcu%MuaoA+C*sHB*FIHp<lk=g3O&wKMv2p^D8@Nuy+?G<3m
z&+V^gy1(tp#(I<F2C>8MKV|V<R!)+*dx%|`<Gy_5{JpNPXI%WP%EWuNnc>uHu9NGm
zJf`mLxqEc=mF+Y0&4nk;mR<ad<D}wUPp)_GjNLr=-YLpS+XSk0_wVs<UF*WzC97W+
zE}L3f`Rduc^Pa71XJ}QQb}V7iZF^<0cBf3V@v-VPeUJIN;wMY-gBmc$W3}q9|7B_6
zJs@KnrnK9x@1BTTz@4Z6uW~+Y`0$V^VYN*|(7DMyyf*XaPgs%}6nw?zYp{2VN|no$
zhO$~u$-SXGb@Mc0{iT+;@5!7{!p6<n{M<9(&C)9(YgMZcPkrT*&Udl%`z|Y)c@GzF
zJXx{r<$vj0(cYz{rt$TEw@TU9?b(ujy|1H#V}4nEeZ89B91SI>)Kt}j2M@;7{e1fA
zeEq-AQ?4&mlua%zH4P2zeJr`~qphb)|Jqjy$FKDSRs~x$3OaN6?sIK=te(`jM_}^K
z!=AtSIpozCN=0|yF4?CpBw;ASFnuq}a#QiS2YoyasT?R?-;|^;+FWn)VCV9u$L;d&
z{#`GAv4^p6NzXkk-sH6pcAUOA`_{uv)iTX4=}Oz~M_<zWsrE|i+oY{!bFvgqJ=y>K
z;*y0R@X`Lsm%M5zDXIMuW#@LTU^=L-vT(tjb4^=W_w3gRXZ&;jib$sX)B8p2>Kl^6
zS2E48v6<Cf)tY#L`=empnLT!)=ib*@si&RL-nj8~$Md6)C$65Xx@vCcdNYxt7Zs-k
zHFhpFdsnF(Yy0J$;@5NEkNa!aG3eZVxUulkh78Z_d^Z-ocjAu!{S?2xRXvq(K~Uz!
z%osjH=?#{5*4%uqxhU@fw~|7WZ^70%!OK~_%5>SE9@Dq!yTNUn_^fKbgOJ|NScX-b
zza?v*JRCQx|Mo+{rdy@oEplc#DH*7jupWqdQF&AU?p`OxmhY0z75fbtUht?T>CN#v
zwA482ZS8Y$IsQe=Pn}AvUUl^a?>Zdp5G(({Q~cScnKgU7q%Xyra&T*`un2p7`C7w^
z)(axW6K$O&zIx?*?llqHe)#OQa3hfejsCW#DOGnSxV(=JHeh+N@d&HIqor|1FDB~Q
zcZ)xq`2R_=?#AW=E&c3XyZgkxsL8IJeyr&6Hp5&ixB0h&UzX)6J<F*7<J?=a&+6Xi
zpy;gS%Pt5%OyFAi<>bqS=3ABP9<(>T(75w?hL+Wb9;S}hzn4k;i4JeEHF;SjAnO;s
z(0pm*-ebY?iaY*_lvKq(k4<*4Q7i8HK7Wo*XSMK|iHAGi{IaNXoGUoDvth$OiC33r
z?s$FKRPs-<=dOaCElbZGh}t%H&e`jlg0+7QYt&C@ZxWxd{jC|Rz_cRig`T<VOkb<!
zACJ9vOGRBsL2mu?qG-kF&(j$SqSuQr_5PtCCRf*f_vmUrE5;9Rp1r=3{8}$mKYw;%
z)JNuo@QYeqYv*mrEdO5V%f##WL;B2}%g;?OcFx<hi)ovv&f>ZCCgoq|`5wP;PohNa
zk<Q8^*PnB&FRt2W9(+meNmI*e&X3&({N+8?dz}A%ccqNQoq0c%S*@o8ar=GB-xrj%
zENE3^XztPw-3?pn3WE+;334vmn0I3J@)y;OL0OKM?KXd6F5Ff3EBsSI-^^uwI~Ke5
zFH1h&H)ZP7!lR<$7q;ie|NFLm|Hhi1MeFu_3b|QlV)Adhg$!TXxjCMRiHf12p?m)S
z`z>St&NJ0A`<l+Tx3`~f{`>H8`m?9CD%afu0>!$Yp2*y{`hSp@?b<0>nrHH~FFcs~
z;BQjr2?m=*oCku{Ut23QZud`nerfT%OU{{z%sbxh5w{50HMO<<{;|4A>0fWn(XY(-
zDlzYtMeBOwXODuG_lw0%{M*U2L+7bkl}p8z+y4xcCFhpx_22E7o&;L>anH>8to4s3
zDWUS63_9nncCzoe{rUFAwAS^9J9ver6-l%G&&cY&9yrZ1eCKQR4%w||<&LNK7#axf
zU!do*#MZ?*@#`dK{mQIQSNnNou06I`W4Yr^>XoV0U5ndQeDci9GC21?$YW{w>b^7g
zO6Z%zsrrY*N(HuWW^1nJnKonN*W0D4saM1}yY^0b_2>P`+hwya%|7({b&|<Hvlmkj
zTeE3teOlt`>*J$hXgKk}0S7i7355qMnXf9Cz4%(i#KdGE!K15Z{-D6(#F;Zsy7l)3
z=uPil7rWai=Y~Q4?;jr@gL;l<&iLG`|6iNB`KE`bXX1qgj%UwVD=9U#w6L7B|6k+Q
zBcaG3ZI+WUOYd}=Sy<)yqxN5HtYWsfH6`gYK3$|$t|)rk?t{p>;@gGSo|>2GS@}E@
z`Qv<EdD(YuA(3)PFH6n8g?_VT9eWrHf3TK<hP_<A*W3#}{P?(~m!|r`kKv1qSsrc@
zO<r#qRR6!6F`-Yc)$qZW(sy5$6*MIsXHL+)-+DSO?0z`sqVMWU{!Xc~7V_AaF?Eag
zKF;iyVxUQ4m*>}W{-}4w`+wBq<>lq=y>Al5($RKoJ;&03=691@7p$}0_*UM#=*4}*
z8J~liD&8IQEBZXA_S7?rt;_GZpZ@&fy5Wp{vduG1_f9_Vb8}YhT5YahSC+S5eO+EM
z@yQDYyIuR+uUy%AE9UNk>P@ZR-@Scj`!D$V@>4C1f}pi&zbaDY{#vmaE-2=ZzkA>L
zjo)_jw^!Lu7u}fovQqN*`EN<bzIH!&zrB3o85?ccMYj4A=dV5Y-Q_a3H_LaS35IJo
zo}5+Q^2RlP#ka@rrySA#r?GKyzRP>@j&m>CH!qu`{CVEm`p%-s`+pffa=Y*G=_<eH
zpBpb<FgIV6^tmFM8o2HFWT|BdZ^c{6WZgV&IauBM&{Hzw6N^<d<3;Jrj&B*fQ|<E(
z$Hg^hn#_vpKP#O5FR&@7nmJ&{Kkuazq_QKgXmgpy3hZCd!Z69rt+C19eO=hp$ayD!
zytudU&X(k!5((j6)op<WpZQIVls^Z(-@75yD#9pv_o@4@KAyPqD~gR%-0jlKPZoN0
zyXVLJDYJjS@9WXaFN@u^lAnM3`t9O>{<$yyxBGp1TRQvdKYu^D+)E96Pn|p@y={fI
z7|*mL-HUd-J?_1ycBlX6nRXLT#3^2S&Ue4*{;9PQh5z+hnOe1a-fS&i*ED<Sy-bB|
z@1>J?JQgg=;8m5ZcX#nG_@na2xmx)8fB8vU-)*{FcSL&6XRb2)HK+RPI4YD3t^7|2
zHph!N7ETYIdi%wJ*%kks=D&}BcFAtlI}_nQRr@s-RoQ3<+RpnL86UoH_Nh7R89QEm
z?3wXe{gv&!MYs1HKlx){_U0%R(VL$+d-il}xMJP$_IF#v>22E4OW&s?W^V{j51R8Y
zTr@QP$(`;)VymBr#`rjM)MUQaeRY(3x@S^=cv}39pd7u`;RPAo#qNI<G85;W=smJP
zPiOv`CkL-CzS4I{)Moe3sIPA}<Ueg{@th-H->M-}WtdPJ_WAnR>&eAeFP*dRT5Wy*
z_|>`ZKfm05D(;y1yrv~3{Sv2oKF_kwIqzLB*nYdMsCjXhaiQuwb{__{PLDZ3TH^ic
z<qQFgbF99f;S7o9ePbbUsv$3R`TZTN*WP{kdWDyp`|*W^&U?P!tM-{`)H-E~2%oIg
zk%i9fJ03J~fB61=`MPy)GcTK%{F4p|3;T4CU4F}se=cTkd5=F7>1o@>zE|_=pWQ`j
z8cU~ioMDz@dM7aP=BdZ${<r_~-KMoP%4;sG!!!4+*AH$6CHozyNxHqQX=%-td^Piu
z|Hhy-3Prb=r$iKUezf*wEdTg-p~Tb*-hTdHM}FtjfBVzANi$#2f6Z>6v(`U^Y?a%L
z71CtZ_e7|dh0itDy|(JjPaT^-d<<`!FI5zO30qk<ML4O;!R7e8MO*jm|L(88my^$Y
zzH$qLvVZOd{kDdPq~Cj0H#XdkY(6Kz!4bNXd++|k7x%_ZV%x~1u<W}`=S$o6!`f`x
z*(aZElj-AAzE-uqx9GO!E&I#Xd>InbBJck0S4(ELovVLZu({sE@nd+v#IG+kf9LDe
z{gb^Zz3x-o`W^q?d+p}izuv$3%iONF#^HaOY|mLtn^9OIV}36C`agXiUe~LuUC(PD
zc+VJIRb}PgFQ;m0IrHV^<<;BEcgE;MZ#z@H22=oNUQ)@g{{HUn%X@ow>%{Ge$i2B~
z>CCg1mX<p4`(k=!t;5{<WHfi~+^MCZ(IIDBm9Y8dk8ij0LtR~2wZql~Opht*?2$6{
zGBP#}Ei6pty3Hx9R?+{w#42)g+S$&RTc*7@x{qVWl0?^pBL+g}|NAlAIj2?9rVx<F
zRc8A@m~)|d+l7~x&Zs4y^(xwaKH%D=ZSH1jJoD~X{GZx=sb{B%d<9>|o^n;m^(%fY
zdd;w;@1EYjx4#4?mB=1_sXu4a{|QI#D_RL(yCiS1Ep5y9c`l{%JyW*ZdwV=G(L7t@
z?fUi4YLhFq+#J##uV%=`?XLTy7kcyc>oq$??r-_20$p9~XaZhc+!k#)?^<`=qjQU|
zKI@<M+{<lVDC3U1UH0{JR;uy#3N`4xJ^RM$jUc<3%$k6wrhYeTx7>Pu^wPVM;_uQg
zvqI(<u$A&nW0>666{RkHN&CvLFfN7T-LH0}U6V7dOJK2`tea%?LPKZ!<eB-QufJES
z-81^Ure=%H^h;Uk-TK>(ik8_$y^DThwS1q&uDdUv-P_K$>SFC7$thwwV)eGJQ~9R7
z*9pBnTcmpa&y$H;4fi(Ht#rI}E=k39_pGVar>;Ev!sW6-bE5j`IjJube{I+uaL+_2
zg1bL($HVM5p{i%!oQnM>80ucO`b4Af5q%}O?T6jYZmbnq^WVu*OM3hHIE(O5*_*Br
z?=L<Qm+IZTZPKkhJfR!X<nk`Q-ee713$Xk6=AfN2GBvOJwHE!i(9wL}86TmOx4U<h
zvUTXkY3~^{Zf}mdnj$~t)}CWKd8;cKTc!7XbDL?At$ow__jj$TA1Q{%%bnyC7M5J+
z>e^nnT<g;I1up-p{;pfje{RxGeMbKo$xJu?JaT;1^)~J!^MZtQ%h&VnEaz#g+IWO5
zU|QhOWszSiAB#qG=dAj)W9k{#N{cM1y>@r`%;RHsIxg+&UwZiHMIni&?OTtW`)GRf
z)rD|5|KClrPkU=k7pByI?p!{(u%b}z|BGENUuR5nso0)yp8Ij5*3^9m9<PnuvAoH5
z^QDbqH*4*Jci*#G^XE`c(4O<fYjW5BTd}HmP0Ny5M<o_4S6V&o@BdRluGM=gXUfZ0
z_#a$X`}t{Y%j{mpk2kXWf~MGYe>$A6Jw<xyohLanmo*8m|9oYgf%@eM#(TD<tkv?G
zuiCe&WW8)vu(ek4KE{0uSH*QO1f23bxbF8<%^k}dq?gKwEIps~@z30Cm#5!dqZ#9P
z@7wLE@df@Df4e>^3kwY27dut{=K<-`pt<`aEOT9T+ZcDenRmXRnRnGaZj1Wse@|s<
zi(Q<_!6WaH%`)NEBGFYRa;M*#bnMZgqc8Op9<f^~e``Cm(<*LH?j*1I+a2aH&(quX
ztl;;heOV!oOuuwU=ry(_c)k8~a;4o8v!|8&#J8T)vRl1<<F$*Q(lcIe<iFZ?=&9ZF
z$bi>{S$AT$w7vA+wbI-A&%7rO<|!%3th}*UOulx$Qvdh$BGJW_X_rk)xaFN@)bsdl
zpZjK2vyRmtzSL4yhMFDk^;4$2RXI1QY5zf|PSfeVJMV8=dq8+c;I7GU+wB6@dOx^l
z^tthQBg+GSrB4<Y7M$3#bV}A{qb~;!sr)L}&7QS#eQ3xvi63dDYtCCOzWCzo#d$Ml
zzI^=hb=mHhH#a|Duf-ddn5ZZ!dY0R8{^=`MuO@DvAL;o1zS2}vwtZ2e=cimeetXaR
zuC)_Wp3c9Qy}x%4+aEy>wmh+kUk_aQwe1<}9KQuQ_Vrvn>1E#cfAfF;+v;1%y>r7~
zkw<4%UfG$YvF2=&|3#}Z(X~to&gb@@TyJ^m-lMO&-|Dv%?f*XWjzihs`~{bDpKmOE
ze3kWMxS_%`p^XyGD>sO5Hhdqw)v{c0Rh;+AEux#Xs_oq7%8PzWDid25kX^LTCbVm<
z?!!YhjXqC3*)z6;zFDeKE0(uApX>T3<@XwMHJx%q=bh+UtlhqP!46J|vnv;ww?15R
zdhxc5sjE&!`!owX<X-d&T{7qFx*3;eRX<uKR%pGtrtbXRZ$eMEhz88vE|FgAJ9%<H
zZ_K=njvo38J*%{qo9^FuUhVqP(CN#&E~R^xzB9Lb9y{yftmohF<pwK+$o==ZIxR2n
z=ga#S=0BQw|GxGA2WMs)$Fs>5?u-GQ3ZbQ|+q+|j#mDd8mv7n>^!EP#`I|Pm8SY)M
zpyBE1>E_ax)6>&`Z!s4=YMyte<MPXpy1KfSwzfsrUq|k%*?H>h*{^ol^*<i6ySPa9
zx*a-nNJCFA?dPYbs~&DYp0zb7IQa0z#qRzhcV5TnU7zn_vEo7Ag5_Il)ZN2)LZ`jB
z_~P$l*X7@j2Np+!rkp<>_Ed85t<}b}W0J-7sy7xz^#@P=F8j{RD!Jm<%Js>QG``>Y
z|7WSint9K=IvBHG@<*KB7F_p5d44VT_rIR3E<EDf_kO&4`t6#Jx1MEfio3dgz3!*p
zX}b2m7+?HhXnpZ_<+<o3GS}`*J6_+*ddd8o&+^ipvCyibaEWQ_5fc-Wx=5Z~`KK#f
zYP$}7x^LxHRKl>mx7+^dmYdSu{j1*`D!%vlx>i@_>}Nc`m=aFgHd|>l>o~2{OTWEg
zzU;)E&Chc7u`j*C6uH2@XAkeHr%7Dto%f7`Jf%b{Po2NIfBnsxOOKw|i*qe4c`>gl
zBGy*;!3*|B@!8LUS%v?vX3tX<ocsQ`ea;8Z^^=QkpSW3cxc)Euy_9zjA?G8P?}-;Z
zZWj>xHR<R|fr@<jGc#-=ccz^axqEBfo@Fi8b!N%uSzM)6nc}rBSvv9AZritXmg@C9
zZlxl2gY9)66(+DvVZQrX*~zc-W=<IB%=EO)mDlf@{w$cSR(3b<;raa1+-Fzi1O*+p
z=iQCiylm$&&^2FS>*LNoJiPXtQH5X9#)utnHl5ycdVcLUNl8id(rxz7UtC=+K0Ur}
zXZg?5`unf2ObkonEBJV;+1k@L<L{Dm$CdWwHurBYXY;75+ox@5`SY-<_q01TYTr6e
z%s#-gKum*8sPXTCO0T(g;-UTaCvFEi?+A@r$A6d2`IgL;-<y>;1Rrd9Iysc@z`dVF
ztPhz#Uh(<0Uij+U^D|y$&)Cv(I?m_bH|z7iO0%?;_FQ|L^^e2Lcczi+{k_%S%NsM(
zZ?Bv0u=V!aeR<E$%)HO^=8w;$-YT(&D|eP2Ybo8+eV~Ke-_R{U=Dx|->E-_utqUTz
zpVa!lMLIhJ1pY8xP;xLascX%tt9-C1kw5Rn%aYe}BC3n02>dOUKm0Ig*Po)_n(=yb
z^+MY(Y@6fq-?}Ss)19Y9|8ificHV2*$i8pe&lAUfw|^6kDSsg{dCCPwf5%JlYF%6j
ztD{$LZ##2y&z^(kC7WiwVal7Q`q_^CuI_?gO)T?$gBjPPngyp$`#NR6FVoilYt21b
zmp0`D?fCa^!>mVVvnSR}Ud6mK>pzp4<_^K5l^&l(l>TeS^a)KqJgfB6>nCLz3!WZ%
zYp;Cj?G?*4k;`lNcF0^UTkw?A(pB|PS!4Mw-?01UEpfI#mlQFV_x|zOCt_>N@{3u~
ze)Y#(2hA^e*8fiRI<CBS)xY>=!Bx?qh{>mKv)>Cau2&1b$D+ry?17;DoddjU1?~Ng
zNyjf?=sLN$$WNLxDE<29OZ%<1&bYLE$BrGYADJKg{eJ)d%4c(fC3x8K3u7A&957zZ
z`*HuVq>VprtiPPOlp)%?H}w4B^<SU7y#4+1+QTmwi}pWb{ZyY{V!x5$*ZGrw4<tOW
zv3caKYOvDu5&MCA;a79-=1pa-yLg7LXW3-Mj%!k@T>69453DoZ5>xW0zQxy(&ES5@
z!@2ME0^>rr9~UvLKR<m_Xw04E50n}sEQ|$zhgjqutxGy<wQ|anvXC8(#rLFF%qtSy
zre&UAHhWE&*_t`__4~MYWIj7H^K)Z#gWZ8hdE<FZ<`dX;iY;XH?LVI}zL%u8w|;qF
zUW~%uX3_1+K1@Lt&4v4J$CbVMIOF)uFFkYQ|D|iZ65!LEq5mOo`$@0h6X4>c&NM?%
z0le4-G}<cQa-`unw>j?*FU_qhxBlKH!g$GH{+6O;v9ny~Z~2tw)Ny!a@=yMWHCr?$
z&RI0ycJ6uowhI>mK-Uw$|1`(4_{QGq?~z+p<nqW`O^MFid33i;^|ze0dfw6(UyBIq
zpGiISLMBOhR{ZWsT*C3|dXf)*V#)dTjOp@uQAQ>OrGpi(7+RU+=dJqI4w~-*<74@f
zph++AO!$Q#yaif}OBydIu-~-`xukcZ@wBeU)SnyQ7Z{Z4`aJu0?ZWG?Ev>DU)A?mA
z94aecze=3T?c(MJS~>f^sIbuRR`mgYb<1tjru>jP!|0dw`isnI?k5H7SifsNimUfy
zba94*#ibdV8$f&hz?eZ}z0sz`@*g+N9?x-c;o!?V^DD_j>ii<p+~XN0ziz|_1uf!K
zNI!6Kk3-+Hznd;C$OL6gF#aQUkwpMB1OvvsmlHNd%&;n5Rc@)T-@j<lqRknBw>|v)
zzHN;6Zd?i)^@iY&(GI867eLtP<j2*{-3*Y00iZCk;4RxdH+FYf<#cUrZIFwWuUT{E
zc-{2VrDAIlsxDmkaeo155dkckmoMD5ZJKMhSmktXZf=k^b#?XQ$LqkZgb=;=nLsPA
zpw=@wB=t<qlhw);e{<leP}eEnH#QPZkyBsh%r3je$;tU}*Xwnk_4a>0XDwq<@IWW(
zikVgUyE9v_$GwiN`+m24<ISA(i;Lp**!C{UZubg$lx^^P_l8?vQl7GJ`d(mQwtHG)
z1U%#)$2bW)fJ5EH#N?c!%M#fFeF5g01ygQ)xo`K(^>5eChm(>^a^f$q@zuPs#k}YH
zzqw}?>YT2>J*8MoP|?KX%I+L!)T9{wyrHj@esNa3+CMe(>wTx6o$4;)G_#(y_4>7!
zkvsIJ^^2(ng;qaXAE`8n=?=5TgZEx552xQ*2~Kt(;#fWpIO$nvt`6%|T+|`Wn&)zn
zS@Fx4>dXZj6lKJZCT*WBUj4@})jU`3#{vGgrFq|#xsEY^%s8JU@1ha3A#i8x=Iv)B
zcP-1jeR`9^0k(4PKYSrl9uIDA`Ydyh_lai2%VU2JJ<fU+H~-q&BFzu=4)QGfHzy`&
zYq<a5_mfLrV0CFjkbtD&{F6#|*uF43otxL$u*i4wQ9bEZX7jsdC7<c;dh%|nzgBwo
zH(|m01kHKHY&#-d+_aa5ZNK;^Y~giHxt$*c#QF6sT73<cq-!$on)>lqQ^>v;$?x|K
zT%8}!QPaD0s<`~EvgNjKOK!9L+C9VQmxcH@-AA1}@BTFWy_~yE>5|+H7ME-5cLloq
z(!Tm*j*alS>X3I|xgSq#kXXd~Z;Nh@Yk++_Z@Po*hImc8E`fV<>?3c^HnY?Je5~nR
zoFgye#bfJML`{h0`kJTp>0yfL&E*Uip8aNvUpr-2Y)hj?-AS$O!H&~9YMvUsh?n{G
zsA|4VYxDmdJEvbdsjOkj)nVmr_OD1V%XQ=7wH2@1!`W)rggh=zP+RnRQ~&GIL+__9
z>UX$s)8woA;uX#oOGG~B=Edz?IQ`Q{uA9GSei4`DSBU9QlFGb&<Ab@6<c6zn)AG)*
zd^LL+FSl67zV6wXR<f5H?|ta5WBWU2M?=hm>Zi|I<$^=gE+4xa?>Xh*$!4x~3_^^$
zA-|t5X1mcoyZ@C|#q#^Pt9BmmKBg}e_$sGA-qgh8oa;Azf$paDjT6&vPm4F=(wh3{
z)x6*<Mh%VicM2N)mj92^^!2gQZE{*^pI=w`VKYPhRQ=?yJH(jxp4*iAT!l-9>-*dO
zl`G#fe`vnb(pUaa{8P~~jUz`3*jCEBuMuiq*TLVIeQsN%!|bE|!YfZLS@1$2wr|h+
zQ~ul6cI;uh!yD1)vw(d9{}Rom=T^Mh25BmN_N@N$qL+PV%8Qdn`-KC!(rTw1d&GOu
z?ln8VT+hjrq_a}}X_e<~zfYJo%d521^!=XCe8>A_t%Wb2=X7D&8}~l;+_`hhmMyD1
za%QKOhX=>TjT`T!F5etFYYv-0QsIYZi>*7mw`{ALzsXCveBXukJ4*HMcm4TO6JAvG
zsoi^;&d#4Dzq?OFJ*ZJwUKeV!Ax^Wj?)Dn{h4C(If2Lk_l$ESg`+KFl>{`4EtC{43
zP4CrL2Q`SN9OUMbv$<V1ceO^uBlhsS%hjT1YVOi~%6vb#3*0u6Rg7P_JLkh`>Fvxs
zyXqfr)u`lmnXU52QoxR%XJg#%Pba(QbQ>R8f9n|2gH4-rubn@`*y62L9vsO~Eq3Cr
zRfXh*`DymO!3rPZw*S3zZ1SnSg^esN2cC23S>7(2`}oR&9ov43eAPWLkM)v2J9p!Y
z%Wsw!K3h{RG4sOjuFLxmXU_SZ5qDflN=kQ8%l5#Yo>w2kFaB;d&t7lwYu_r}n=UTX
z+YM(0yIN+Sy#KesX(!_bmwqLU#4d&@|9-666#DM-yX-z0zk)|!nF0#mIEO~>Ss3}>
zu~3-9Z-x%r|A;B8r|sIbcGaI7_8YIu*sgtBcQBUo^_SzvIK7`9OVtN$E?K1;$L|pF
zisz5h@2=BfP7m*?Pf_39B5?I_=EdKxNxD&MPi?kS+;!c1k#W_W8B<Pot=99uDzbk0
zwu-su4NKXKAI^QJYLK*}fiL@}nHS$*-@o?N&t>J@OaJ{ofAd~=ROZ!g)zjOa+^aq)
znw-PKlDx|Ig#~9zfR6#AP!z}B7BMFU2MxBIu7ixp2PBx^-JQ0(YQ1*m?|HwEzgf3s
zQqJio<@2TAoxlJ5ru!_*)O(i3#pkN;NqxC`Q(({b;++y@UzhdfDPEE1IkoZFTw5bU
zulf1{ix#RX*xwIx&+KL29eH@tX5)VCg4mDFTkpi*>GC>oWg(}JoPfGan6B<S1?#?D
zPgePE-Epf*?Z&0-&@+-#Pn@tbOEk{R$l~3we@W=NdtvUmi~D(&H=bU;%q{cdFXs^R
zpHF7J{Tgzu+VJJoJ0|wpZP$*4*`HspHI+eYYQnb;7PW8v!eNu!#L6e+e>XXCHTo4t
zYtmD-!=H1`$UGCs<g;BUuxIPKNxiMU-+TYQ?f-qgD(fp3^WXc6Cx1$QuqbYczlQ+B
z{kyx}w}n(JO09jie6qE=>q1|zsMUK+<npGnhfR4@e6+9s-n!HmraM!7JVm6MXKj<x
zca0A@y*FQ6xPbkovHjdRH%}g#mg>}|5_((e=C3n~H^YjvK7QW3TrIF5bJ~XV*&IKe
zL*8d3oqz4RsVv`^S?{b`a?v7<|NH#jRehCUuv*==vY$_o;r_qG?K!KzDTOpKPEWh|
zd{0TD*QLknJ{P8hw%+-9DlpezLDkE|jej0o;uV*3J-&HH8;8*JE%x&RxPNr1^vXA^
z-=f|4Y~qB1-k|*-Ydt?dk9~dPeA|z1)?Ydt+nTD`uk2O(I44Q3WeYoNn~lbP??;vl
zO)4gPSbRdmKdWnsJZ*POes<=KE06CiHJw`)vueM}<lRx*uT$5(YMauUT@~x(zC3?n
z%jV1|wRh^L<EO5QT+3&AaH+}K(<t@$p5^alD`KYY;9@+n;ah6lyHcg&b{vflGA`%Y
zS^k=&lXp)%wC+o<{6Wc?;*%2JcDpTIyyz>3yxbq{qwD@MESXijb45bt^xGxBWA_|b
zdy>)oJ~OMjl#rqeSAp-34`mOS6ZE|_)~s$k?w>oszen&V@A4&o0y0{p#pRM7&#QPf
z>(*0`n>TMt^txSJ8-09D<Yo_V@8rL~zAjn1wD7Fy^@8iM<$wJr{rk^iHMh^Pna#C-
z_Uzg9VO#?3hYwy@=)Cy&?QOZr5<K%39L;nocw2eg&+{jvK>p|A$A_Hne0*~tc;7sM
zB&n`X%n6A<-d80w2_(&$QuJ1{T<X|{>dKq9_E$e`cQCN4wG+O4UispTKK&QV_I%~I
zKSd|q|82R4%Ji@MxtD7i-&%6?`hkPTbc<?ldNC>5Kfd(L(5y7?OwI1KRlR?9rC2hE
z<;pz&vTvSa=j7JF<b}s#PhDU7{?z+ZVP)R=j)x@DzV8ZR*t6?--pvP{b2qE>d_BDS
zfF*x-`8wv%o=?hl=MTNO{fo0<k?GZ<|DVd1$0RSBcaoo{=aN(bd#3L96V9tot-O0V
z^!}anI;)@D#x16YJNBzOT;1kYwzta1OeW{x#q*~QxZYGMY~bA+>s?$Zy*tiQt$Y8<
zm*4jFv1jj^xX}EISmt8c6<@Vxb>Fu5<JqcHvtJ~;t#jl4^WqHi?{5e_Wgu_*C%n>v
z{r1s|SEqhDz~vgBcHYeJ*S5MtmN)zk$S%q7-FoNG7ssZ17iQKyxqQI%zIo41@79<p
z7D-~qw%FbMG}lOC!I#V8str;3DurKSbS#@&z1AMQ9pQU-+SN^4chvs%mok^HO=`=q
z+u>>U_Wp{V;v%!o#m~7UKLr1}=^gmYKfU~sj4^+**E)s|SEdE*FJ7CYZQEg~Eq{E%
zOQj3fRJ8ZiDBr5T_2qQn?3_h)zol+QEn4&N*AbIR$L8vP;mmB=llQ8;PE-1Oj)$Pq
zmy6S^-S~Fg`|q>Pt1G<i$*mIM-^aIp-omJvJ*%c>@8)^St}$?i>5BV$TI&7(`|+4m
zWX#$RGaqw3nsMX4-Xq<pSFv^5WOFCJF1z-a|C^8cia_pVe1!&!wueUeO1+A$`!;pU
zsr6-79)D{+;b&%49+JefR`hG!zI&1WtJOR1u6ekL?~kR!+|&B^|1A>=xb~`(`SHvN
z`QqCO{@;I-Ib}B2>|Gax(ytY~yb^M8V=YVA<Th?KmCM#wHTL`yc>UcBWODP9rfq7M
z9TOtE`_&tET7KMrWYJsotXtPkof2!UH_5tuvipB8!;RSD=~EKZBiaj1B)4(52F~^~
zxZ>6Qf5DoPTDQgN>V<6wQ*P;X-i!A5Rlx3@8u{64Ph(a~fboT&4%44++5Jp!W$^LK
z*9*HDZbbi9m*mlutDgC-^~lTi&Z_hLo7PmSs^zNfeO!O_-&^nLCBMB_Wc=jGSNL^S
zj6q%}UhmkK>1P5C26MD%7Ak#vbK3Pnu;S|Pcck~$U0TrI67_t+#}}tB$v(3$oo4f>
zc)fU4w!J`8!|plTZsn&0pDao_(Qf)RM`vYm>$NGo4a+mtzqZet##sKd@ZOw=j4z%R
z?Dxd?@=InYKhT`IuFL<US^3k`rpHX?{CzLT@NU=pl*b$E-A+$xx6uocD&Btmqgmec
zukG{m_g`=P&b{@Xr^W@Rt9{YCYG3yDT|DwMMs*Kwbjsg}(-%EgjoG=|-ktprv)ReZ
zL0h!#OQzjB@;pxc%QYqeEv9!yx3cz6^;LbZ<Qx~|zUM~WdPjao|JIz9aoxM?lKYQo
zH?{1EU%Z*0>%Cwz%igP(F7IFtKdO~-;`-LQ`?D`ber62{+WI(6l1uAPgK4hZG{4ue
z?ji4g?dAFPiqSyb_wclx0SqQ`)vmi<*S*>1`)R`Q7O&)mRnOlVz38u7pY~vF?ECJC
z6)S@>f6mzONxAgLXQqo+J2(G3@c7beEfuBHoE589+$=8t5_!{DJi%+0B16`<e}>QI
zZeDu+_#C6<(UyD-0#a{oPEYc+b<f~A$x_R^L%MDXuY3H%l=th-O>%eIf4k2*?d;M2
zlcsI?>9o}F@w&fZW@4J3_g|ahnRGBVan`&kclX|(`|wPB*ReUbpGK|Q#Gm5*bbsNK
zxNf^T7xtNf0`<2IZ-#u)|MTvJU1ig`^Y#s&{i+UL{;~deChLjJIma?f4&K{-)Zj`C
zi@@|+PQhhsl<#bPow@oqWA-b{LsKjm8?Mb-Uof?v#o^L{_Lhr=Tnynixvcc&aMtFF
zUfWX4aN&iJOZ3||iDR0%Pfjb@xf}LPQPfx1uxze!$+dq|{#AVREEkJPX6w6?y?ai%
zn2xY$^z;+I4xhgq_1E;Ivz+@<Gr<p20_$I_xA>HIAaX-b!}hjWw%-{9uD>oa`6Z!W
z$#@~^uc@l^xyg?8$_giB_6J2wN*CbTqO?@r`;^X_%+E(AnkuU(&iB>b8O)L*``|>G
zltp=r`1$IM8C6o=^KPq4NBy}w)qUg31Y>rusGpagRwg|&aJ78;wf({>*2`@cEpe+S
ztzT<t`8dZsyCToC@q~BqB9E)P|IGN3mB!~S5ZrFD<JC!9ql2s7PP>+!p8jFB`1jL`
zyv#4RTNu2$nsJ3`z5S7mS?1^0Yq_dEIC!)&=~aUJmiqS4(_0kz40AU$-~L}1;5J3U
z`&nAo(aV=PJXhp?T6mRX(`23;ogAivwN_kB2X;s(U1`#+ms8PM*;ShRc%fKb%@TvC
zc}7NlJbTTybH6p7CwIzS{I5d)nlQ7<YbDClYpg?$Jk{{ozx`(ay=6=PAB|kJ_Lw$*
zZP2+b>TMl6WQ^^?8RmvM-@9Y-Ywmo#IN5z}Y_$s~_n96zV$UZa{O%pU!v%3CHr1W!
zOD7p>2JW%^s6EqA(~)PdnfTT?RZwljl);mw^nJs}iB7jx?e(e6*&y-t_P!mjYo^r3
zdp}E2uRZ4}e9p0K-;ToBZrRstn)>`1g?Hr?l>HQAk?eQ=`CfHu|B-1H`64PY>;B}w
z(9Za$6eCb3ezqcLLe1nNtt)IE8_u&`4mf!5=EHpBNf8e$^p<f>Z_J%{pm1SP%wLz|
zmo#VZ6Af0m!!sen=lMm=_%5GpdxlrGQzcBr&Yjp3aOT|3F4y^AC$epwxifZu`NoO^
z^D8o+=YE=d$X#-tiL;1GkK=kX!AXu$f6uPbtZNnuS4<9iUhsa$_g25$1-cKIG$rTR
zG#7u$6Zl@cf5Q7yBL06r|GszR%$w66S#2{yqC%X`u8Hg3`R;S#l<hKV_a@wtl{Kl#
zu1Gw-_6V=S{_{$O&koj~sxP<J<C?}$B{Kc{^d(d56p!2wSTi$U$jL@?>6@F}*O_&!
zcK=Y{YAo4wW`58)ZTYXSw%OR)&Shrj`*5%NJ>!Q1%=`)4Z)aw`(yI7rc`(DoDEr!)
z7a#BKt=80kKXbyP{fsMDt~C7e{@&i-TbNXO-n_{P3J(7HuzlUjvPZdf&wAFsS$6fL
zVP1gk&X;RtG+)Q9C}FxI^Y3@-luy<Sibtdp+;+TC*K|1d(`81^-pD(#Grd+snth9(
zGjZjav%3G>_Bfg+Uw&3pH(&ba({xsm-QSEgAB#UZ%KP?C%$pVeW<_5=J7I6mUrXiB
zPC8LXFK)eh-(~W4x0={ZF=`T*E3#f~SGqdKTj9y_li{Zoo~tZNjn%QU`@`g)w^uRk
zu7|<0kH<f1yEHj|jH!Bm;BiS<LyO_}Gy9{}{hz+Cf1~qKqNdbuiuehu!<ygp^*iI7
z^RHfzop12;q2rsHry8r*-xLZpn)CA#hv65grR(;aGB{1B4%6afHQV^;53f<ZquS$l
zItmZ?ni|#^Pm(Bz+*VP3ZTqJi(`|!ImiKg|KNO$bsu;&Ebf+}VNZnczB)>CZ>y?{Z
z0;~4_xO%PQte|DOTKAsH%pI@yJUY;2l-Y5;@Mc@)p-E{=wq9yJw@NWRtjj}A?zp@7
ze+|_~)BnHteB$%p=cjH@6fjTN<RM|VIeM0p9skn#`#R3OTk_!gdG6-mz`9l@yAUba
zm6OH09`(<kDw-{-I5qi1N#c2VXN?EqzQ4`A7;2rYGB1k@e%Yn@*GI7B)~~)L??d}J
zw%VCZ%KUXk`$)fe|Kw#??3Vb(w=7>45mNKh?aNHd<8!rnIwg0k?z<Ef)M01X+qnPt
z@(VN8wET$+iLyOsSnPU{z5nE?()Y`L+OE34qBUy<ORVFvnXZ?Uoh-N-UY|epU{?A!
zuV%liJ8jsa`FCrq{8;dQ>E5Gn1Un5=xz!Z^eY$7(^Iy4o{WY`6ZOhl67iXP$YR?1i
zmJ6973`y}lJI}+`0$lsRQujM)p^yKCa_`r@&r=HTZmv#M(Aa&UYQdV&J%4?dhH&o4
z51co{Fyy8(i?h&HuMG)7T@n9sRr~7#R2WO7L_Z(1m}z%K(e262MQ@e=zTB!6w{PSA
z7gKY3E?Jas3EuM~a%Iia&qfnIJ+rSf`2F|aUy;MTC9hePu3EJR^u~v5tI=cRnI-aR
zZdc)nd9$h~ut-e!;{MC}y%@v41ZAnMyp3Kd5#k%3o$$!K`rQ3?$)5j;C;LC=Uet+v
zfA3DLWp(yD*X3m{r@3CsDRwMk@Z5Sv^k(7o!WI841F!7~k}_F2_qV_Tjp%Pz?&yBM
zZnI|2RG#U7cTU**M=!`dU;DtsYTbFu?k=i2zxU$DuG70%)@pWdo3*~+dj6qFM%`;T
z<+&GLdRRVPu|>-F)y*T%<CLSauX)x-b9y$*39<cFaAFkK+A5j-D)NT0c*o)S{L>a5
zILWIM5*1xu9XHYDN8l^|{T@fRsRllFY54Kx^y06~D~nx&FU}6~YUS^Ezg1%Exr=X0
zXPpk~`gQpH=@Wmgxu?0Fj#+v-b9HvS_1A0rZfq9s-VxV*QR;H0R;1pm{yieb+qrin
zKev8lJhdy{?OBfZr;<%->x7(^hPS+MTHra?x#peeqP5?wUuN50db?MRaos0>jlYQt
zd06}97j05Lqq(`&^y?cxmB#g7HIBZ1?v?-fUPfb-wEL$6?5zRXzt3*FwLVj;PMRV4
z&xyQLKEW&RsvA0(R5soZO7sk@FxYxb&Fghis#M>e_(V_3=!js^+JLk3st?|8%om$+
z#qk|irbS1R1gk^MJ5!E}S2b7ed?LGN-64rcKkuW*cf2-N42hc5Zlk#6SP6p^pRMrX
z9R=U^hf5rKy@%(g%hPT5T{1<rbR&iB#HLL#X5{!K9k{YL;_@@DsmJ`Tp1bX*vHGG^
zu)jsxykGJkc7Hp4MNpq>=3b8-(%Zc9Kige$+oz;+(l|r!_lD@FapfD9oE2ZzQW$%V
zJ*xjg(9e7yPvaKbV#nu66E8e3mx;9wbK}WZJ#+tOpM-VA!~cKh^eq2aFTPyt{Z|ve
z$0q;66;`}@btq=vPp_T-o!!4&5BcOby^OO~v|D;}v5??X_w<Y}ema`zf?V4aQw6eb
z-H}K;J*`ep@TvRLZ}(5t%FlSZPc$rYV`(Q3tN+<cW>50d&KD_uU%TPNvmjT2=P%Yq
z{H};?y~t`+d0~F5>QkRd?0;PwmehQnYV@E}v}{U_h5x&FN%ijQ=O_N#CUnL#eS*~=
zOU48*iDuPGwjef(FYg&YJy^ce=*8Nj3GyAfe`A(1AB<_7b9v+Wy+?I>cK&p?eEx3j
zCy%Ali~Wwy5#(I7>fY&|)aWN5Y`-r+=cn15?4EhQ)6#7>yQ>)$M=&XJe&16WF>hnZ
z<T*QYx@&TMB^L^Bl70K*ZskoS{j)Bii~C*s-%d-vyEoMD_usUi?dE)^*}`*HcyBj9
zvE;Vd$<J~(^uABuvgrD%9R*37GIDqgl5dLr{9AWa`^#4S(@z(<mwPwtOrA8u>PF*r
z`A4VJzn|Fr?w;2Ailpr&zny%fB+mcY=oRsK;oh}6^X9d!);%EV|7P0fe>;57{W~1?
z^Wpa{)@dz&mZcnavQkV>Gny9Sd}Vg>gGX=j)_U^QM;%=J>-$shTD!^B|3iE3t$RAB
z{1{jEF2RPE{=A}vmT56d^WtQ`wboqP7xd5cukg;_U%ySTwf<igvTw%snKg&DIqkE3
zE6q8<;(*_!3G-Zyyk(yz9FiA#dYr%h-g)6`qMr&+bNzgHNZ#*e_mT%ru0K9J^}YS{
z_vd|+v+FkdGNt&3i-i80c3{PVcw^ONfeXa8ahyD7qOqI1h3k^M*o|AQ3s>j})Z2ON
zUvy`KA7kwLZ$+<77M<$fl)B+8+wC_6UyL}eeEq}rNMGzm`k_Ll<y%@KWKM<`-98cS
zvTUpT)V1zApLHu19X!6W=$_Z^J?V#kZd$f>iTCa9@YK`Xc77AH4_$K-e|le$A@66}
ztQxa3d!}!bd2)wewkZ7Ub_tWTX?<0`FRrlJ*?*IIUOPkK{9gmdbylCuw`kdJ@BPKD
z*87NY+u~o@c~RCAH`{M0_^5u<<o7Fs%r!mUv&EgAL!$+suPbq>@3w!-t&yczYhykq
zrQ}eQqU%q=fB)A%Ja~%f*t{jR{fWlECFgv<teoX5bLs2M=TDv#{QY`;^4z(y!f_{`
zf4;cffByWMwU;e=|9h&asToy%N>THlcV>y_<QXQJLZ6?VO}@4!(r2a-YqzS|pC3CM
zOIL*0+g`f7WZ`lHdnP9iYk`?_{@+^o;^v3@kxqZM>=9cU{j)Xde(jHG#h>fWO3oA)
zn!+ge<Dt;A^&QU-^<Uai^p#;-NbSX?|AM2Z6+El9lDk*I%HTZdoWgy>S=+zapLult
zmn-|5HdE!N+PmLRV%RVDYl?^I^PnqxrhA8_p60gqn_Ql6;qRsLxhnqri!0wWG@_=?
zt3JM0|JI+gEY%a7PVOweG1X~etE=LbCdTPnP4fAh<=x}8Uq0SdWy<`=^lkFbkUw5K
zvp%Z5%;z@xaZ1MRZ`jQ3pPnrh46IwTx3azF(6%7E%y>ony-Ab5m}&kA`r7AqZ{|)v
zyS!M%`F?*q!ro`NtYG;ow&c4`%c2I${}QS^AFZ^un|-KRANnctx%;Q3cJp0%&8oT@
zyEkoIBAID%<Iv~5VJFSiYE&7y^iC=1UFTU~q&oFp!x5H%F9(y0e*b-b`tA4m`p$K&
z>Xv`j+n)k)%Ky0vUi!MLV5NbDabdVz;_uq$r_OHopLkT>R#~uVP33-}XFdCDm-#O>
zo>2a?)@iNz#hMIlYq=k-cPdW1R6ckby=3{jD^pHsPSzKbnmqN{;oCR%l&rGZ_9u~Z
zLfx~gPAjf(C_eL;ad+d{YlqLCiP+|<S5>opP2QJ>8?r2`Qx<8gDk=WQeEaE7{+#LB
z`@=7_uep6!z;^rF0^?$L>zTGn69YUxUD)mZbjs4%PgwciPMDv&u6I`b9G>m*7raGM
zX06QoQusIi`$^61`IC&N<xV_b6Qfi6FG9M#P0aqe{f5}MuUF(E!=9_2Ta);3NlIYU
z<HR#(?N6<3pIZ8-bE@m7PX_;O>tlqB+teO>YmNAH$IkNMwcbzL!ud`lcx*}t;+o8M
zlsUn0)y}_7aY-)o)<#>U^ZG9c-!$=)m45oYt)ch+^*0M8T>N6P@cJqS9#h}i{0AaV
zPMKE=MJz<M-+et={Pfh{k3~=IcHaponwRtCO~=aDd{aI@tZV=C=!3w`CwH6OQkUf)
zdaI;Tt8-uZ$;7t(j0IaBicWhkXry5qtAB&JCS-<AxV+Yc>a2GYoiZe*d`X{}mu>#-
znn#^ub=)>NWyAWJ0$Q@A?DL)+P?y~F;c-Z1La2UZ{g0z7raJ~-w10Z={I65B+Bu(2
z+%oJ+IyI;JqT#bC?-zeqoU-%(VV1~!KfNTmb`^fv*VnQq{`i%R>H0w;w*S&hj+vY}
z`L^qP^Zakqe%qIvc=WY+%FpPwjyJzgo5ktve(h`-C-eE)Yn|GHFZ&+uI5oxKj8=q_
z)d^+c&+kQ?mM;JIfm@_*k{&4Qu!p6d{B`(zJFn91!jiWYJM&w8r{!3Lv+XgBxcqFA
z$%}=-eBsfX-!p!zOPJEWUqbD6)_&*obBe`(xD;J>&)s30t>~1SvH$)W*Nd;Oy!&5V
z(qq$m>UZ?k&)-(;QF-LLz;s!%-#kB!3rt2WrnPoixj9*ff82T9qPcPPhJDITO*@?m
z%F0t+@1N_Ncy-IwHLruz7oLC5(qLPxDEQPpUE&d2a)-3nk>4tMpOsox-F<xfVm0Tq
zDaI3x98R`<e)@0f$D;eEEF!l)7Q6Y=vb25Mt@n$Q!^%HMIs_)To--BO>-l%$^n$7N
zJps}l@?ZHUUihx2bJCb&$7#*`MPD_IQ?BlQ-y=EuR<r-nDc8m9PR)DjB=={_cAlTJ
zFG@_>xa@5I%Ee*A%Ev8x=d1fwH_SPfImb<Wh2q}Nr;@y8DVqFR^5W&LX8+?I`hRne
z&X_yd(8}%6i{fsMU#|qTnCHf3zKs-D4vCuOZRfDo`^Y34+3IIbN_ktio#{R#Cl((l
z9yupv!mq>Ul|ydLS83#6jr!Qyx|A_~x5A=-7d}S>JxlVn?SA7qpHtw9Y?WB}PxZUs
zguj?ST=j!z+h4CV-ya?~jPzah{&oAZjgg^ZcG=_n;Ff2(rT3G4XSbg-b6CKkKY8n+
z><=f`Rjzm)Q#UK>Z^OiA+ZYr*O<JbfYp5zTIZ6s&%ep1d&hVqCT6VShb*2lCI6vK4
z6|^#N{+$1pvqOEP7a1%&zgBBv>(Z_wO^Hc0`<71A-+r}JGCN+urE=|bS@+l{>9a1*
zdtw#LepEYAYTLC<%U7^A)E-@1vu$VF=i}<er5l{r+z8NB{%R(hllCm2eMe1}R=d`n
zPjmCN7S--tyK2r4Ketk5F-@-i_wVnkAJ=)SF2sJrQ&Q0X>9jVzEiAQ)QhZxCWPNm-
zX=oUDW0Mch4wKos=jBxL=OsCA|2NNeQ`YW9Co(n5H)maRTNz|lQS(1w_fpTlj^SVa
zH|$QocKIi_F$>cx?$|Za+pMz!cm2OB#J5JHTQd8(f_3urXUq!>%VnROTFd)nsifs&
z{pOaFE2p1RENg68d)~eH@k%Gf(5UUZ1M5{o>^PnY3Y5#K#HnY5t@+aNpLNBV3wxxP
z&OX>7Af(sc^?S;;k6s?ux3)Pwb#}3}d38Ue&bCQFX4dL0vbQt>ZaZ=<l!(*(yD~I|
z$%03-$0N`z?fm;4u5y`oI2)!YUYou)q4s81-t%TQf6>`m_LGe_=?hCOv{f{9p1dsS
zx^~zc{daqO*_^r*UboKOerj{kI+3tg8|9$1Pq{DIYs$V%&Db4PE}2^=ZWhb5FX2tw
z?M1zh7yVhfgIV{@s@U`AUVXds)aZzT;*pPM<^?s>J^XLqv2Eg~83IY%20{@$C7qHQ
zEjvV2GoNs(x~m26UYc9B>bJentF-0Y76v(L=&aV%(o)jX<I_|X6&01SsW6DzzG_w1
zu3f>xO#jUfJ^uLN>-Bi|{`$P{A)%q7&in8G-*3G9@dC$Yi{EcHbFwgbXa=qf$uK!J
zE#uvtogty28|(l7%lIp-YWtpZQ*d&Rxl3_z@qXbm%nXYICe7T&Bx`#tj9G8WlSAAM
z`;V6BwD9eaU%|SoH*{{f<nyD?%j+*n-ki?(;r-(Eo3{N}`{L)KXM6AbJG&<DHj7i8
zRol9t)qVT7URlW-*!t1BwSHo$Tx#$CbvdfmtM;d5TnbsXL|;H!+io(0Id8pR%5AP6
zU#BNO_1?UVd#lCAZK2mQ-d_C~^KFaD8cDaTGSk8wU(v;R?@l+k-dyzN_c|NChUFK}
zzpIy1UblTFXZiQ^7hm@tJ$9V`L>;#gi^I!bQD(N43=EP@vFl}%uV;51f3~py_VW1p
z?1pVwt^!Z;UrWxP5Rq`$(nGMLw(@e>&6qWN%6Z$PBI>Sf7g8uK+3iqxCikaHMdyz_
z5lds8>Sqgmdi^@9>7Kw<YpKk&UlRNbL5<tT6T?ib^8KdVo5q&G`PuK`(!2LVy0?cJ
z9=a&8_K2v)y?aYn|5w{vdTR6Ph~I4IE*2Xud-6cS%zMi;xfd4~CA~N2T6>i-sOZPn
z-AmVd8dhZ9*gJ0-b9B<LfY-h%JhSDB?+7m2V#6Tyea&<uktKD<!@opr5b3?ycWz?O
z?sZ1o24y+I9G|bW<}zl@s#Q7q^1~13OY&2uT-7>%_GwtfyD)!)D!vD29(vuldNn$$
zQ^V71mF=D1&k{4Q%)PViN>YIP&-dzfI+JemX*z|5M>m*X3ro0gRPW3|1K-rGaoc2a
zlx!6_7r#65t1a@dh*Ws)s>IWdOaGVdmikeZZhN_1t>D=PmXB}OvE97!DE-(b-J%*t
znfhI8%Ejx9^{;9$n8{@<IxC&>_Z{0G$IigzN{2Ha6jVyvtzQ}byzFD!!zWf#G|w&R
z<ej`a^rk@K%yRkTzE0~4Pu;rqb&BcwC2J~E-~3i~{?Wwyqlq_UdrfDoJwvb7x1aMl
z_C695<alnd{Y8I%%R}yKk9k8jZ~x^#!_@Li*ZwA(<GqX4Se{Au+O?yzG3m<lGx^_@
z0yC3EJy&fw-e8-pxNw5|j_mzY*P6awaigmCi(NLieD3naPdkh@a)@qfpT{#-@XOW9
z1z+Sd&Q@A*zf-aMUKLpWA(Jzqq{k)yb^rdgGma&%_e%f2+coB!(#4>iQB6rF*Z(Ok
zeX;)XJg*fU-0MZBTIWs6RQ|8`W+wN_JO6I4m~<#~W7l7KtCUL()r%i)+tuvlT6UaW
zFXU9kO`~(_FY;d*#Ch+U8}7s?el}Hp(KXc*TPD_vf3yq_+WL80o^!-p4x<+bFYlN;
zNnUSC?Rh=1s_ghPCogBL3^}yJRYWe-I)Ad};s07Xnwu|31aVeqaj@PM;A<D<e6QC0
zPVaHr`F$daS4^hXHC(&Hy}8(E+Zk39nM%v3=O3OoFO8CR|F@I(xU4awnZoAXM%lM&
z5__bzl($?Fvl9z`mu=go`<ZFW?sp0c&%bY3|5d`Oc)i|Vmv`GAp74$cKJS+Qy5F>v
z@9e{^_r&-L?}dC(JDaM#C^@3~L7~OG(r9)M$&S8$p2|b@wXw(6)O^0W>HEyxEf)=?
z7AH?}Xw$g8#e;3{R`uO3;u5ltTb;Mf?l6<7ZFShN`jE+kwN7oH=d$medno+WyW@XN
z>f$WcGFbLrw&-0a5c|As#~Sa3Zxw64y2nkM$SS|!;R$Y|%m>U$sV9UFO);2v>yUfr
z`MqqaDXG><VM=FJ^S!s)33`7j5uCo);#HV*;l&d3y!TGic;?R9;I^VSrKdJL!&h>K
zO!5Rp{jI<MT}e!wHYI;&)VI0CJ{(i0Em+_9YVP*=B@g?KNQyf3o}1HrY(d4svX~vp
z|J_e9geXZEuaoR#lZ%<7ZZwze*Rt6wGe2$obbOXvu3YeAQP)!oKW)?d%52+VKPTh5
z+nu*J<1cj`UGVH&tL4S#(KjDFe%ar(Sa#*rrq9RJA8vU)!`$uTogWJ~{A>~T>I+}v
z+Lg7(@N3s9TOk3>ho8Q%v_6y#7jO@4p5EiaY~0Ry(fsU*x$9+vBrHSMJaNvye(C$2
zk`#|k&(A8osZ48&n+z@-i@XmPzT{#Bt=-s=I<w<-ve-0}#UbtHYp&kjeX85(-@1!!
z$L`;a7i_5s_dfe>Uh9{QsoM7)zphhDQ5T<k?z)Ghod2m0KOP(HpC7l;Gj3DfDvvk$
z$+v{P>Lxr|zxw9)u=WDCP1f0a__lSfjTT|;P+Y&)LNVuH=zl$y*@w6$oL=y#&Y?+9
zhU@&^&Dr&*T&q94^IEyZx-MGqnQzdUy#f#KJZ6{LmT>V{;rSg;FP8b<i+cB7L@3|w
znyQCNaq)U_2K%s@DyOVTy)!TFld?A0mHRL4)t#pnzB5&3ZrZhF_RLyK&1Z2tYQEM)
z|Elwu8JYcj5ufxU|NcE^l4nodBG(wUsX^S|Lu8AWW_hXAc6L|BO&mMcB{vE@s#y@M
zvw8C2yr1V=?n`YwlJw>BomCn$>wY|J&pXV{xaY$m?*A9J{)>L_vEs&tg|YvyT(}T=
z^Vj{JS+izI{QAHB(TR!5Tefb!c<tJ;*X#HDMMg?)PCu`vuiu|OzjmAVUyIlE-_}~>
z7`_eFo1V>Nu#nxi-}7ePC7q>TxD@*sn;WcOEMZ`rx9swt3zF}IErgb|uqv`kZ(}NW
z{2{%wMV_Ui=rr$?tukG5{3U)ai!T`}#%`Rnrg*yh?K1Y=_d3Ite$bnE$5U|14lc=A
zCZ<;R=gt1Eo%VfKlYNdwc-gvY8;&cn71tXRojYsur=M7)zgn`iI6iQL!DRjV-E$Xw
z|8bE;+uYp4;mFfjf?AEX(Sp0e-oJ?CyRt^pZ_~K~p)ajBzMk4B_px-_nzDm=XU|Rk
zEH+tQrXt4f;G9JtLhl{>R(}5SgTr%@4$N6Ig;TLwhy8-(Btfm#@S<?JPR;Dq7CnZl
z?9NHwuN}F2aKef;d-pxFQaaVo;k55YjCEABQf0Ti&AYv?-gF5%F9?-1uFnpha`i%_
zaKZJ^vYqGWq$uy-Z{VJyDk(7`b>X?E=~ti4<GgAlH1*@{@LN;=mwi`I$;xVy+v>G*
zZtU@>j_nyc>-^ll{PTLf=hIjH+fy^E)^@!-EL3o7iw}SMmRm(Hj{GT)YWg%+c5TV=
zE7n0zCth}RIi<`Np1bee)Dlj!R{#7QUTzlWNn+&<72VTVW=}i(RAABSYsOct+CyH?
z$(tWJd;g3{%bup(5}%MW({oemvPr@RH#g^s?w_<Z_rB}vRiSQ1Z^e_YJ-wivC&&=G
zcK-JpMadqg9xs0*81OnyzxrsrV$QE`Q*u997#a5}&RoK0`C`|Xt^XZo8kX(6AQ4pf
z>^|ciMW=&iS={oA)6Uy&+PvmQ<OlY~fQOlP{BCPL+wy|P|F9Y-$K0iJ&-cGMINR&q
z(v?4S=lp$tY*w9~)>_?HcMFUnCM{cNn)aYncEQ6J+A3dm^X@g3&%R}&bWyCTOCZCV
zFE00?v(e>``!2kge5h;bQYDd+;PMBYtIF?RP2Ho^@gzDhQzwIGWnl7=VAlh&eg|UP
zu1#q*%A3D<^Ou8DEczzwpV_vkKFRk#>$EA6M^fXZ7Voi=e00dG_1UHEORvpozG)eG
zW3yOio3j3Y5$`2=Yj?}+&2R9~*uG%)twYC?e&tzw+T$blWy1-H&-#fS@@`kxEj6mV
zaM<wudI70NoAg;1?0h1t$*gO^{wEML^8U=o)p4b1`(CZtW&cXFSIH?nSi7w1dC*L=
zSMp3OzDrMMuKe{${cEc4>~7Pww&C5Y9|cRk*zkUHy50c+^N<(0tSd@6w_N?}5PXx}
zu(l)bN%HcKpAWxmuaH_^C}rz(_TKNz)qmA?U1(+6*fZ&RsX+MAtTijs6;naox|2Wd
zWG9J*HrFZ~`|;32(&3cDl$%CsJ&yTr+pmXq@Mwpc{JL>tmp!Y~3PUTm1;)=AnpVkf
zKY5NjJ?5G!$J9gaD@s2e`5NW&_o47<b?aSU*lK&bthE(F-rkd)Xt8kOrgsS!R!Uqs
z?G-eKPxIlmaK00-+U7;BtvKvdJlj+Fqk*OB4(pshYt?vrb?e-|Z(V$Kg~5vu8J+&E
zHkUF(?rc<0mys907ZEMDwZ>Y`=3(!G$n{+dFXjXspAzkRD(K6b<3~U3{TkYHa{K2m
zr9YEyO<>7cmTXc!`GRe|qngy>S#8a_Dk3*BG)ui5zU;T?UY~dO=GsR}Ovx3GpJ#qJ
z9+4(BH+FAvlEM@lIp_5!m+oBB>#z5B<MGFG9QT_w1Is7PDtIxuXy5Mg^+MK`amNqo
zs~xX#-yAQeDfIjHk7wU^s~lKy|Ep+Zx=P`}<HD7-HU5VVd3U;P<Wmt4d+=)0)Cu7X
zPTX1C0!+2?8+w|jy;l&~mUPXcx}Z0>p(At-$I3n0@Ax+M=l){ZbI|P9k$#8Oml7|`
zSXnx~^yRBneDB`hpSt$R%iR5T4~;*y9DX%(OIS<5MZ>*qmTzXgdnwXfnR6>9Px7ld
zlcN0h{{@91g`gqEY<qdH$kU2ES;Ehs=q7$_sJ7JpuJvzUwq)<UtQIc$3%=hf9X9^(
zWB7N|_hz=nJ$W`omwL^o_xMsDAFki)aNV)f^-9;pw?EG>THwVg7r$nnuA$*X!{lQD
zAt6WJ-QB(TdH%kiY4fUHX*w<ZzwwLee}4ga`SV||$IIK+y;`~a#?IpBoKb(u6CWIC
z1YP@e@v-{63a0+&%UgMVS}tC(qNDoV&h~D-T^+OYc6Hv}T^<}=UGs4H@!OAI=-pj(
zR`_z<s*qJ;4_sz$^wkKP=U*25O|FYcC6r^~^q{gHbHRx>cJ^K0e_;Z{josRxS)w;i
zmiXFrddsuR*A10soj$x`>#-~I=aq6^-mJ&CU`M5V{k<(7W%Kltf4vV7duhxRe52@=
zY=+{+8RvMN=Lv|eb(frB;K<`M!{Ny9WXJo_N4lKPpIGcWxAX|Z#?Rg7RxNyA*%c7S
zrm`(Zc;7UJwhGzWXG=H!-}~72Xo45dXU^Wb6b~&+dxqdko<CSb^m~i%%j<_oiO!GR
z8~N=@z#?P&N4a(zAHAKQyl;w8&IhBnor+4uLBDUk;chn!eSQ0RW$BFXT~j!37K<O4
zuz#+3=*y%zngOq;KAxa&_T^-!%K3#3GwhlpH?~_e{%zU6bJ`-&es}GZ`Sq(WMBV=R
z;Y6wHjc)Iy7hQ67n*P0ezP+M*TI6A2gO^uZoF>KF@AtoE_O0jtH&&%RZ~bSB|7rYI
zZTk8u%N8TG>-WAX>wWw+{pm%ou*q%g;!imP+A@D`pStE&#iEzYH4n2TwrqU8CvGv1
z&vS$5<IXAT7Y1&%KYQZ;#7*z!6$d_^En>P?i&1Bn9glyl-m+W$sp6-NuK!NCp(nt(
z?4yKf<`Ky@1H0nZA5R?IzT7K)#d0idkMK$D;}3s{TSR;>>Ca&QvG0laCHbIlv;GRb
z6F52TrFte~)K()~HYfFPjvrBc!M_e4(%2g*Y%eIwdw<qxyC)a+b1$*2-e_RGJfWn=
zX{p)7EC2a-yf(WKw9_i;`pkNE&f0qK1Hqmrzl$Gx^7e;j!0SUl;}6BjIxSV!`>e#^
zbkK~au$iM`^~D#HH>B$<c=+Oe^_6^;KU3E~75H|B^+y!n;_c6br|*q0nZB>w>vy2y
z1ljTp>puBgY}w^-tNLi)^vw_a?tHa>p!I*p@9L}D+f8|XRxexfZl0X!s}HwC3{$qG
z$Ll#fD3v`h&5VEla+{jEi7Rw#wzz-K26c|)8+d*OW<Tz%F-?2!QZnt{k0`$RJDTMd
z)qI|MN%-Tm<*$EV4*RS-@7UWJLdS)_m|v`TGhc<j%3@jHqq~!wF5GW9H%a>IvW?5m
zIj;3rd9k+llv&8HCG%C9Uud=jB)>0BEqS+L*;&{8v&U~cFYf4Dp<C1QY|{2cTYgzd
z6f>;YQYi6=ZSh5QL9QJd|MKQdxm(dO=h%7q<;Bn;L5~-kqCcCxpQIa_-SKDF=VKWb
zf7Y-ROs&7N_N!}4rjV2KwU&O@V>ilOo^RT=>pkO!Wpi4OO_0f5eJNtY()q_%Du`q}
ze6W0P>Rrdy$g*$$7hjlpd+!Y1LT3-Div1HF3PdxUY?c?b@_sM;Ma$zwb+$$SiMkry
z_KqXpuSEXV*eMzybbyiN&PBT_c5T>NfRx#G`6na}PnFfmPySbX`{_03vmA`u|1X+u
z5gD<PqpaQ8%U4pQe_`|K+NRLcAMEZP|Ma$_YWn<3QK^ac<!g**oql|hzk63|%AS7$
z`zsUo@A)=!Z_&BC(NB%#r@IKxnBQ}(llf8So4G9wp3EZe+hUK4h`(Otmil>CN;pqr
zU)a{@|E}MTMEPr^y<yV{ih1?;cSOXGqbY_T`<bWI==j<0eZE9)`m!^gewU7E^?Z8h
zua)AxbM~_2u7I=)q8lw;Cbb`RKOC6RlXb4Hbjpkm?f*h@^PimMj6b<-(Y)Qur`N~p
zGhRBTHX-1`znUvnqO9Uat0Z>3t_jJ@Tu|igES`ONM~rdp`A`<C+wnGsKvRL$>FfKy
zt?dt<Qt71HzrXl$Dz{A6g|1~E(v%(=Ez)uP)_vji)^EwjpEd|=$qSg*_Lb+tcehHb
zphZSrGTi=+jCLEBdjx2G_AmTwH|wzC>u1mP1by#Co%?%1asIt)d$ny2Z2DUKlsDV$
z6liX5xA`3P*|q9?fm?Qet5y+O>vev{m2Vf;DNjmwV=da9eS587{l)Lw@0cg5zH{K-
zUT@reHt~B!z@gnTnRhzXFL*89-d3vGr8>t!;m{$8xpUtyowB$8^XVx;vzAQp-qknb
z50{02oz3>(LY4H(%<3<8Z=Yh6mb5z8YNx_`myE27k3MfdZ+r6O$vbtw-=3LcIr;Uv
z-F?w{J6S_-Bw6U{>RPecr+a7$I=R%_yZ^cK^8fs%DU-I}tLk=_ubuMbNlMzeH+GCB
z4!)01ie6WD%1u7AUChhZH@0q4zG<je=Cq)FcYMqJneC=bunWwLv&i>Qalf$i`0Lx2
zliK^-pRb#h&uC%%oU2EQdwZ>M^XV|z`SMlS|L5;~*gf&jr_D_3{?shcS#!VUP+`H(
zSDJk4dUL1z>wdwVaqX6*sNb?(+uvDdUWvG{V#|`qs^Y+ZL3*d+yR_y!`1<Bf_K9t!
z@`trod_T4$<?C-(wy4cYBJ)3eP%!*IccW8!V4t$0$?oQJs}gUlpHkp3aYI<D^b}K@
z^f0b%XUhC}=ej!oYx=fAf|c8N=a1FKEyq?oJKSo2V(xkw+lMnsT&`|w%ZNC8F#K!R
z!u8+hTv-wBzUAMwHjVWcE?#Cn5W46?Am`6(8gsYtxCRPxt`+6zlJn-;yLBl`)YMlW
z|K6TE-9$}$+MI(7TSVSZWcVkh`f&ZVdwD08Y}P&{x!*f-a&-51hOSR4bq9{j$Ue&7
zW6M`{d&TW<sb9pu9Qza}$S<_l`Q+9`{%11uvsXAOytcl79yIOtuX$3v|570xOY6<Y
zgOgNJ-aKh6bh_$jm|&iL;=Gak`bZH~(|Icr&%Y7myci>Qz9#05ZvNve?t<s`{3oOT
z*Ez&}xWM=G1-t89+0NYw@tue2`(LK_3u&}G%3M3;yUy~Y+|5dVdMdJR`$(N}dn&yu
zH|W%rto-TUS6r>1vTB-X$ksIr@5#PCnQ$d7;qv$8OJ2(E(~nfJ*Yue_`}F!r3{}0t
zYj?$3zT&;MX<f#$m~a#4bygE}w};(PaNhL%VehKw{hgN{a)!*=vd=Ab;q<>;i~%pR
z`t39poVI4^n!0y)qW72UmS2Ku&gp;LeR{>s;_WuyzKT>Pgih;u5_)0Ql<y%czAWjj
z@KoWg@~D{oy{P0Z%gb!b8&9K_GflnbR`Xt!sY8obi7BUH$-nZ+hTmcrUexZ|e$LXS
z@Amp*O}c;oWYkM0-|tlu+P>tR+NF4Z#gv>C$9}|xKlnZ+c=L0)$~Ui#pEUY!N>OS2
z@$pkA$5gXf*B5O~i#5qV>fgBdJMW4uW+@k(y|0QlDCqqzatKTU4c;92zKe;WxmKX<
zN22X3bD<!w6<e0{R|YTPt2W!Dt)^FfQS+jPqDty_MZLZ24!zj@BJ;+z+~2>P&wDf+
zOI|O;wPV*5_a}x~Yv=ZCeBb2}H?@yz%eJValW)wcRMhg_o!D}0g3t0JpZ*I9eV(3F
z=6C3|Rm18(${|_8FBkupoIHQ&a*hhG)Z_W4B0XPCax6ZX^Q}EMec!d@6((Vq-2V8M
z1io+kQMt2rzT0+-w~R%g4oR#4*T&GRp0-lci+c@Jw?>~ck^SACv$~tN{L!i(Q*2MW
zZqL~%ko9Pj$n;aIWVd_xPfl8x;5Da3sQHW0s_%aqe>tD`a(}ngX|2CX`7yDJ5nrsF
zGB%{g`b3}IZX&P#?tf>%*3V^`UNaPW`X;9I)yK=kTE}^*yj*-=z-j67Z65?zmFZ2j
z@|I8Zoagv!#q}c_*Dv?byuJ40qvCvlX;&&GWEUIUU{`dG)7loJ?|3O{Z<wdr^72V`
zpF{;eTuttf?wZor_tRyYM@Xqcvc--7kD~MY`A(bXNvg1=MD8f8n^y6r`Q20j*^lpj
zX;q$+SboC8<ioA^Y+d@>u6xf8)IBFP^MrJK=!v!L{&_pUTzX~nbNT72?wyP0TD-N|
zm>9qKjIUwYX_j`UNxiMHGrgMqjvhLxnbPLW#B*|E*JpK=)BO8ZKYE+5{q)X7zl-W;
zj|5+T-p%`a){`4`W`PqjkG<vnbZwUw=Y}%(W}D)QMKjFRI%AKnonsgfIN^<6k!zB{
z?zdO}<u_z5&|oxDx8h_~(LQ%yVKGzl>SC9JhkV#{P6@Hw=bT^tP$uR18F6=x?6!$<
z#*+dwS*+tNy-r%CUjB1;Z}rnT;qIMH-J1-SOSzsjH#OSV@A@Qu!ojZ3`=|H1N9}yG
zd!<sQhm2x<$E;Z2p53b*7((*1r`(RS*!lF_yX)N&wb}8Hs-kzi*}XF9diHUSDyJ{I
z6`HSU@&CT}uI}+|NnKI7nsuNZQ!o8_MStJZnpk_@Kll*4Oy<$sFWi@kZk1Y`XYW{F
zeaLMp>!x@HU!jQQ&9}JL+B<!XXH+a`k^JzfdcoIf2d|!H#m9z?$%<3%@ocScUm`7<
zKk<+J!gr;Njves~^Y#Y(FFU`__joE(EL+Eh0E2%<jj5ZK1Z{NU^18<Sx!LGIcJ;ey
z`z61H8>)ZLnsoMNQt{ROsoP2q6q;wb&ngSN8+PaEpP75bjJ2NXFeY49EhzjKbWLo(
zZ{%smeHP!WHdpB;-JDV1IhB3BqDJ$a>(9*@YGOa}xt{IXe01&Nf9E1C!<hmi_IGC9
zoNl1|Tj)-mxc-|RQ@MZNJvHNsWzNc|X7vlFuB>Tgc(eNVM7I7(2aa9$x!%)ad))oN
z+5@Rh9qmh|1aTNn`?g0>yZ`<c?JjNK5c3zFUG|lS4!zq@8DDee<C@6L1v_JGemrQt
zkz+PZC-Tsy)YBDzJ|3?R`v1R|qt$84wr$*fO$X;4{q{fKQ9+<%Vf;6hth@i8uUNP4
z*+h4_#9v=t9zWZ;DK*|E{Jj0Q$?G>}zV|;BeouGFlwPNf(gQqGCR9wcs25*YF>xzH
zcHi|l>GNC<&flH7cjtG;W6RI0U!8OMbo#qT-HWbgzLfdDmw8omx8;QmtS)O<UmQ5n
z+2dtrY~??HZuQz5Av>e;R>z%QUHxuad4IItxpRBj79UgUGkrfP*jQiCESAYMSGA_-
zN&Xhrm^r@}Dla?#^s`n=*wXZq(-%K|c<hGDNkNn6GJl;8<p}znuqoKM=*f*gR~-53
zgA^IpymWiE$I9!;Ilq^W&K4evXXBpgHlfr_=$Q!fx*+q{??P;Jx9=^Ok?38O>}k58
z;xo_2=Vz4!0tyn<p4wmATwmEKvwuy4=Xd^|XIv-eO;p*GuEBJ0t9kx(_0z16idlbr
zyy&F%XQBP$y7-3T39%vh`6{VPn(r6~SM2=%O0Iqbd-$}|8@)ffu9rONQ&+H{fN#s<
zOREZ|?pk?cjZJWV@tv%Mf1TAq3eJkBuKx*6JG(z{$=N?k1)`Ym{W6+q^3G<VVbn*n
zkf7a#q71t3<)@BJOz%AMF#S>X8nqW?6N}n}oUWHfaOU3*+A@6^v-HOAvcC5g{dT$9
zCi+84Yw6na8iMu-O!oI|)*b(TYe#-_&ujZQmEPI?+qa1vpOERa^Ozjd+TIl`(t<4$
zzP!J2?lphm_1EoBR-5w+OlCW>IipHy{aVXPrf=J?g`RxrEbQ`Mhr52SV*HxBk@}C%
zN)_Jwk@D|f<;*+rHAzpM3{)y>b6fvhz2md7!p+KWx8I+N1(9iLQoEk!?)fJWpZ7ZJ
zOrqI}nWi?4M+#=FYP>0CSh~WwZtLE8^|is8%lSP87XQAv^ZBHhjXx)N`^ibD|5`G$
zpt^a__qm7aUvJfV*5jq3e^!OzO`7iWUjIh{t+Qj@WB&x)&{;oYqMjO0$KyYoCwWe8
z<e1v<NQ(byDcAdijUhFT{P&d^y7k&MZ)Ushe4YHt*4}IT{y8D1Expb$o;TamSoZ!?
zzzOG2@9QspI86Tv<*S}EU}4yuXz=sgQju$R*Oun_8)&?ATo^XfbMw4j&)L4S_qXib
z`hBarZNNspqo4Ku{n%UL`ssmt%jW;KJG8<cXKPNeD$ZYc?G^`XRL0t0LJKcVGA`X~
zVCANiDp3BoOz6{eEjh8X)v2+|UCyfSy*I&~)u~rCQ%cI2tFB!0>h9^D8R9wSGJmbl
zs&egLckSq8!*8;QWqvN{=Z;>ldg5|7`TP!ssmFS@SISSlo!`^vf9k^WmV4LatG}sU
zk*yHgyH$VNm(K=jJ>gR(ZL68{(>rrzoHTDZtHOign-A}LN`0A7!1qIVU6=pIts-7)
zEyGuAEo@<0yCvl4K6cK()4F~*7%yx2_(Eqd=g-+IZ91=)mv2~h#xdDLv?|-)r&E~0
z^Xa+hlnc?_mM?iqp2e}$el?tD*ZH%YtN2pLqfKI+r`mGW_bdy@>^!|oqTy8T{)vL`
zStozyd8iZ7X8YSHaPRXtP9gXA(n(I~)}QKBncf*m8eU=vI9SHXzA!s())L0=oekS-
z*R8nwUHxU|E!p7Z4_|1T$ke(r#eUkdYHQ(*L!J9UYlE2ORMVEJ=I--2@!Ry<8`nke
zE^OYk?t}iNc{?3moU!~eZ>zJ(bRGAl-G}E@D)PF=9Shy~%05l6_oH&bxBcM?&QtRD
z1^tTRn>^hjP(pTb!MFY0uWY~13#u=?+1+~4(5~uE%%^2JdcO^p`CYi~aI;_hbX@ux
z;cZ`v3!mNhJNvJUUy?KW-{RR;z5lu9guyz{^4b@J8x^v=@;&DX1|N^zJ?|XX1mS~o
zY=nCadl#&qx6Apwi>=44SLTy$yf53bOh?BvICJH%Ny+zpCa*j^UwqjS&WAHr3VaB;
z820(9e^fx~3HO)$+^O%*tUV-PK4r?o^PLm+b2is1#9gmj_5F^nW6;K@Q8%lv`6YVI
zaY)*Kd&SNBddeG?XmC0(-;<i<b#EysFzzl`)9e_}ywpBU=d#;h=ObUEcr-e1YHh!-
zqO3PfC~iWF6l+qR`ll6n9}53lyFZDqyBQv1q1h_y9vyM{Y}#^VuWXw;KY|wSdE6AY
zsC-pt_PG$9`&!a_-sr!bnR<Qy_A84*xhoIP;W1n`-!@D0+9S?QUjxo39h54~nl@*y
z<lQa3FVoePFDlsmSm!nEdezR4NB<VxJQQQNYyI4dwNwA~hwZ8?_!$@(wYXvdXnW=U
zwR%&#)0cF*uYa@p$ZNgKr}ye*Co(vFXghZJv{0USg4~W3;vA~)U5_tW?3nK%rgKK5
zviP!r+Lq`yw~Ty2TZ!Vm8(zuwzWMXpaOdOvw?6;YUGH0XY1NY>_Phd-!E;i43%MG)
zdcT^;6fNAI=^?d<V?#)kD6{_gzHPdH7KG$fKm6c%-@87$Vf(UL<#b#7m?!7_60hWo
z@+<l`_upOrO~=kc!}EH$-jBF*Re3ukDk{yG^}|_grp|u-^NZHeUuA#fe_5Zbd~d{e
zRxxYuA|r=KTfHQ-^94=z=&r1iSrVQg$KJM2Agg(my22GEg@Rgc&C?E#8+KGq`c?k$
zK#1qHVy4$V9{V(XLQGB8zVpi2UTN2Ipi(zNZR>o$s6{dBKP7Tr5x1ytys{zS(21$-
z^A5{@I_diNy{Ph}bR(t6PSLxs@{@v7%dfwY`&|7$>PvACi-O<#C$Ajq#eTmwKe=j~
zlHC2GwK*TnJ9h58Ug&vn?t%Y_@An*Dv*H}vzv}1TcJJMIS}(d`>5eb=aumvXj<H<P
zs5=&s)ET(OP|Ev_RP-A`-m-&YZ+MToz27^%_3hp}drQxKKmO+4-QB&cAu2QPfBvw+
z`1zSL*2T-`d=BGyVfSzISI>E|rL`6E&Ov>g|82G2F8Odjbf3_?$Wqy*^J;dve|>bu
zF1+>jG_l%ahrN597Thyp;*+1a@!9X=pAYc#n3xAQd~eK_zFn8GJkMjf2J3uXpQn2!
z-<Imxb!a(vu=2E8J9$%6(-tR1Ep6?c-|tn=G)!i@9$#;37XAF_3x4setgMPR8`D}{
z91rfBnz~=bEboql;(kx#__~{gaW8qTlW#=6uv?JyLe#Wu+8X~m<;VX%j^trJk?*3y
zeu8~nW=^%I=G6-a%XDTfH0!VQD04}_xViN9yIZ|ye!PnKXYyt~kB8j(FMFaH7hm`}
zYg7KpZ)Nk!mUm8EdAvC8p6<h^n}5ajyXtIOlrnGD{^z>yVoTQT%J}ftNb|MK1DQaL
zY2x(<51-ZxE$w~jon>vXr-I3p<+gr7bc|8L?QRK8#^py-cb~MeVinP;tSH{Gz~aD-
z*}o^>FmKyayy=G3_Meh+1#xDM`5n8Q^u6Woo_WM>wsMzK@|;Tn&mMnG-XC_{-qdH4
zdRg)n(_`j))?GM#?mSOw(XSs%KA5jRKJnxii%phHN&kGacZKl${eAoT>VW2RE3$uk
zy_-@}w0y~8c2R3P?L)z@4$Ix%TAq1uQPI9VRZFdY&1*Dzr|*`w<<;D;XKd3aX88#2
zy17~FIjh>Kn;NA)%dNAQe0Y8RLQdIKyPyA6{_c2r!Q#M*yF1(7uD`o-mXfiT*q(M}
z)$T2e>%99X&kBARw(e)!-C}wE{_<`Aey2?}{;K9FW!3ra_`h>E<_BHLxoa;Qe3JjY
z(A{E#lZX8mJddn5RNA7=b@Su1yIhVdC)g;59n+{-@^#y7E*qPF^Y6aeb^pnUrRv`&
zT(y3E$n~Uk(%*Gf|9)KxEB%{alv0tWbGW#->2v5;$Fk|Ax~Zp5f9Bc{>FPUwie9kW
za)Z<@hVQ<xmu?d)$>o_Zkj%Y&8LLHIgwV~qb3R=?#kIAt+_rw^R@b{GTbIu<(rOKM
zGwsXPuDSE`SJ~B&E4HUHJ8!sW?U_4!*|#azpNnrwb6*>^acf)nGtq)~M@sVktQDLZ
z5-I**o%uHHr49*&_ivs3&-Bk_v$5OqisqwNewa-V{GDx-R4?n79~$yq^E8*<+e;M@
z8w^%N7r*Uwx$YqptDNe6Gnw7Q|IPHAp09rvdTk50JOAs_?a&(ni$7@fK4+bCs=(=`
zk!kgR=a~NclWzPDa?a_g5<R+ledxbmvKiMhVtSK<4+nlIf0+Ba%Wm=~-QVSQA8%d`
z+||Eed&ei;{=jV?>qNhZC2mx2wf(HU&1Tsi-5?INuY38zA7wl$K6ih4(9V+`L397l
z%F3Lu;@;m?ugpH=b)NrcuX+E^ilQTY9V>bt^+>lAU#MLa7P~r1!r__rj84OKZ+QcP
z4W{onvsr0<_*0{<@c89X%XPZWTF5SC=lJQh^3F%5r?ce(_TBRRUA&X$rcm2M9|^Y;
z;cl@P(?fD<W3Gxx9lNum;BH^J5|2Sx`l_y1W`U13)w_S3C2h4f@RmrW@E5Vbjc+q&
z&C!<Dn!fr;-SuwURpNn~?m_XtbWi@x7mDuQ)vW3MXKF)w_zpj<20nl78;cG`uI(4S
znj3Va=;^n=tM`k~wiMlH@iBD$;;if155NA~m8+%sovTo_?~vf^_VsDD*869!*~MQQ
z6Vtia^Ig4j^8U3Ir}o)qJZ?`boNV|kRPe0Z&1dZ&P23)duiX=s+EeE_ssG37D`Isw
zKE>TqKlfvy#pCw2>9wJ!8~$&3`CK#J<K(T`p|2jWtEN7<`)FmvqF3I}7)7Gz?zx=C
zJozx6;oki|K0ddS-_9;-%Gi^?@#xK2m#ntB@LyY8Vn552?c$n;Pp3uXd{jt!(j~$@
z>uBqx=3FN|(`X$fu`dD4x}SBUWKQ0=GxJ5G)Ss``4li%qx!F-Nr#zhBRN&L}g^`OL
zR~EbrHgGDR{i@bvq0_w%gA>c_yjm|Xn?5XNxWH_>rH3oCw?nkr$KGZ0gVlHMe2Tdz
zXD~H$!Ic@3-T!khTik!SL4ZrsX5X{FM|Z4Ia9OiG+Ek{jH^JlLgY5q|?oO6D;u^W~
zd)o>9kBc&$z8^UkTo!VL?eOo*ESrL2T`YB`T>YWBmhZxpd#4t0<}GIx@x3Uq_MGIR
z*ooUpmTJG+GjY>5k3u2w)TO)ZJSIO}Y#QjtZ98dhNOhA)_^(-4p5C4ke@w3`spRM1
zPtSgGRR-SDxK^*i@~GPFVaL|M$?q2~+>@R7&CoU`;*D(j6rP_YS>Mg>C!ed3-gq;R
z#l~^fw(E;`1#H>ZyFyG+?QZMt+0DD0^h;TJ6+E2o&scO{-};|(^pute`$r;DVP7-!
zZ1{37`)`fAe{XAUy0o{<4P(U+=6^K~joSW-=lH%cz9{8-zpU&@hGO%%sXamdzE!bo
z9aG<DoC($ExVyMoFtvN}p=g)Z?HV!bon4f7ZH#k|U0}7S&s{h#T4!3=dtUzq(<Wr?
zTP`amE@@cHa3gxRX#9%6#AQ965mR*e*3K<o7}TY<bne|pDo3v}PdA+<<X>meI$f@z
zsWN6$=CZ8VEfxC(CVn^A^Rz6XqR_tC(9<SZ^Xt2P+xok@f`rw44m>xWBA=JuG5vjn
zSJ9t;u8n^-Sat5Vu~bNk&C1d;zgr?)e!sSS$GoPFg0EM@C(oRD^6T~Z`Wvo3TaG;~
zGOVlF%zpE@eEpesciGb%tVF)Ny*<5CSiNof^Yiol4Q_nfn|Ep2ME8(S7v^7o^Zoks
zdE&oaCAho0x|}R6EjQc!{c_p9WK-nw4nvMxJr5awscv9dtWm}BV*Qj`w@yCm*%8{;
zaVl}D?y|p5s}fvJl@_N5y<WfMPPD@YW!8R~h=1>wmG8PO=I!}6@7vUM2FLO&;;yr2
zU5M^I%);dLyhs0hko<k+^~<9+=rI)WxvX3Fz-NQ-<cEjCg%_yZzr2*^#k;(|jw_LG
z1NSXd%TW>R7ML#FdURdj?Dq%b%M;G8yqc-FuUtfNzTeYryWAqDx=-*lU$L^gen(bH
zzVBuo0gmWwnUgOY1Xk!d^KbcUmQki2C|P^qjo+T9)gPyB&F9#*E2*IDw96W^Jxi-O
zu59@)eS48`!7`~n)q9U(Szhrxo__S<F{#N7T&y3%#oB-077h~Zo|=%$su=(I#;J)@
z+KeqHPuM>1*B@UE+ZK-RJ#{G;b%o#mxb<pfS)I_^4SrqS+a7&>J!R{Pjgu}$d_Ma4
z>dH07*N*R6dt`^M;A^FG=as&k?oqmxxp1B0kz;?VM9!AJvs!deT<M0zyW*Rszf#>E
zmPKf+{kD1e8F9JU)^DXeH<~$FiG*(XE4xNa(NwW$jXZ~D)HR_krl%ytQ<p9>JFv`F
zE^68Ow;B5at_v*MweROVZ|{-|+Gks@uiso(J~!~N|BAp2VKIA~th;l*8bxV7ySXJ}
zyPBEPDQ^$+I%z>}v$GzWulP-+&1A3T?O5|NBWbza2Ilw;HxI1plwB>>>ZC4^WxsUd
z-AiT?hvio}xnvja(V8U}uv)BDt<33^yT^Bhq@&ABm%q=9x-Z1)RiZcB%ENa1uhh;<
zb83_?Y~ACY$g+B~v{<xEW80y!%Y3CR%FE^(&VS2b`{Zc&=Dhz$ezGoD;M4rEGWhDX
zt@$S^Hh!>li*o0CR@EqY^^(!u(&`_tx5<U9TH}1;4&!Uf$+xHMtJ`L?q(!nlN@2C~
z(G|Rp)+@cxWnl?F^ucdC=dV+II|6D?Ki*~{wzYkInR1nS>B(I^N-MPe<V&Xg`thJV
zt!RZIuY#JIn(U@;yp~~`KlC*1Ymb_y_G@mKLRk87Q@K}NcB$95tN%5M%i)@TKw0(f
zkJ}rMOU=5LdHGpHS!&9C#YO8vyPCZZ-Df=cvCM8yZp8AeS<&$~m)S*ME4+9;o<m-9
zcG<;8>~5l_Yj=dF&0nb4&p2~#&iBnl4_^r{SsCV0Euy<V<ywb+-KFXvM~`N4lRd`k
zf-m=8yyw-aek6y-|Ka?3drF(M*FXOD>*$6;ANT8uE$8k_E`661Wmwtwgz^09XM4W2
z^Igrfz3%r><l)Mg!%L<AFO9od{{Ecc#GD?1H%r7;-)Hv=kCnKv)vSTxN!qo~H@2?s
zC@b|nxXskQYxO_FmS1h#9FG(h7KVgxpBo}q{bu8t`S$-e`0o^vmp}h>y7}~s$}bn)
z`By8wcznG7`J!$;E`9qy9}fSY?0SKJO6KJ61xK%(3vSu+<m~zC4_BfmcFmAK%)q3e
zG`Zn?hR^paCuF@=-rl|G?+0s@^I}KSFGg;eAF<cl=}*Z~|L@JdT>mWcSIxS=<&j+F
z^4)GPBpWaDEltpsEG>;!vo%_B`TdFg?ez=0!v8$cJQm(^L4RN5+^u^ukMf82zRBGf
zG5>v*%8A6rfX<-peU&92gMC*YJ0J0YOY^N@i~RzN4P4KDE2v*RI@_H0-IwxtAOEO*
z{kw}<|H_|khln)C{U6%fkGDE=K3g+UFyjxm#I2Ll+WEVfSdEwQhHRc4raN1?Q18cb
zzWtNuFPxTlzVm*!b!AQa+kLmr=KNi9U;m-)om7^6jC!YL-^y7L|9x3c)}C@U`8WR_
z8=YTt{D!$zEn9hgdDkjkn>8gj>qPo1SMNwYqPps$l=h}PvvBQ)W{tJt|NqPs*f`<)
z?S$pm_ZJ=a;hGj#67W4Y>HX;!c7Im-^>41d7jZRU--`sk<^yR<cjO!}`Fhpy?TIJi
z&6x~_hK4VvSQa0-q<^GhqXEm&eXD=}J#yntq@PK4yS$C)mzJh`i`Ipo_{}N6q4Z`W
z`_E19Emy^AA8vVF|3ZxCWJ-xqhW?Rf3L7F^gC5JCJNGN(8tY%)dk^%l$VP{1p8a+A
zQM>!r*Vn$xu}NR8@K8g6|BB*%^~Y5%mPhV=%wO@xYyG|8`h-@oZ@vK&oD{!&<$d+0
z?2dtJ#HorF!Ir(N>y+Nu%6OzNG>Ds<;8=Zq;T(Z@qo}RXy5D}7r_9)75VJCk|EhE2
z_9-pDY@f79bp+;WJ>KfdA1Iaep!<I6r#HUWBVcO*Ugd7zDm<;I!9>e0p6!yM$b!pL
zf?|tOv(GayO_+D-z*+H}q=3BREA2~U?P6yfdz}C6*yF#RCGPtxe3&~<UOaqi#>d^d
zDo4uZd|I^c;HlvJuTPra-?Ga76Tv3HAh=VaLgMjVJK-HZTg92Kb5@3*zWBp3dh=w?
z-(g(QZz^OwMUFn%@O*-lgUC~jYw~+LTV?mg%TF<{X1{o>*=wraoZJ4Lw&&7H)h(^g
z#)ob`{`m6WU;W?KW^_7DjR?rjd+;W8#kczHs>W{o9IYu!gm(RvIdykF6YE!{UuLu2
z&&q#%bE&NOTJPShK>par5svTwCHL=N92@rf$DSQm&iz_*FEBnXq;ST*3e#1kS3WK6
z?}=V?Yj3~Hvo+~cf_NOCyPyC2y;vb&eL`|icfS9*(6@beub-c|X2Q8ZrIK*_hr5qH
z^D0j$EUW0xI<@}ytM7k8K6lHDyK+i-v-`ePh<z=)Xzlys8cPi$o*#HG+iiMmk!7%z
zZ?nJ`k)KoVwa#g2m*D-gE2-c4`RcweoUfmIm>77r&-1$Y^3MO~hs5r#zWj3;*EP20
zdzbpy17jU>3d2?_ue_X}bs_peu;Y8i+F;gIripK@A`D8i)L+{B@LBsXcXUF)$;6fp
z4uQo}UPW!3=VoQpU}CtaUi5gMMykVlDWS(qEly5_t<9m)kAD1U4=EEbop<Qze%aY)
z-R9fX9y;AErn_jzjvbSA>mpOq(u{H<iof;w&Nh?%mU)tom2daCkBhw}tXDM6dH40m
zah4Tpw{Kc~;_RfaoHd&idVjTjD^0Rr#>nE}vZldV^Q-ccN&`a}`1$^bPE%eI1QbbJ
zobfJee~)}@;>}|f({g+MZ!G^E@2nw`bbg-g!>4U+eA&MLl|EM32!48P-@Ex|y{+B;
zW9;{remq#7*&Zb_CCKrB&J&1HAo3FDGR7ltkRpHN*fF_lnj3z7eVxASfDz0EhK4`q
zKi+WWeI`f?7JNxEjRh8hot-D`IM|xs+}&-yr)Gz%e}&CFj-O{mBGeGzKlcna0bv-J
zTpJJ`etb>jW`+&7-(I<TRW_;fTmP+FQE_!YQ!jr=L|FI9zI7(kX@q0#J-oe@m6aa{
zbZ?A*^6Z(Av~=}~qljQLH2fK9sO;ba1$BuX9lRZZUZH<%jyGRq)|z3lXbR)rtj_+A
z!d#rGSNXznx*ktv&CIzi{I$3vDd|)9v8Nn`mv$r_<6E^L+|5?con!s^L+_HzyRWN$
zxcEKu%9Z~W!8(GSYyn=faf<E;&+QigrzX$kXJ#r-vpE{U+AMNJHmj14yQN`S@Pd+k
zQWbq#dFxLHPOqOXP;jF!c!iG0w)xRVKu5Zoq+C4Yetb>d`oDZLleY_6ooafbdE{^L
z>F?f7jh6yk9dkbaUv=)z)otw@r!6N59KKla?~hPfXO`2M<Sn=E>~a*a{Ko4R(IV*8
zVJ~vX^kRU|q;!2tNBxVjFW0lL<TEwUx9t|+zsr~P`|}7TBiRbB4zY>b8;hp~?PC_$
z?VYmJwBU5B^vmh7x0mTEnmNorW3^0f`*eM=^2Zae7q84WXzy41KU>Cp)s)reZ#w0K
zJW-Z?%r|M$gJhTgUV1Y&b*JBdd9wQR<-k`D`qY)mna$1q{cQ+(^{n}JvP$#1>A|5B
zRxa`gRQUaBedGu0$(kMK6ytSdHpOHqRZKnCrqa7U-9Pl-w_kVk^Z5c#Se)6Y-Sp{2
z#_HmSyH{pqt;l7c$a=j;W~t_Bjin*e_Z9AUVG+GD@vhy+`nosD+N*B8Hhwp&)soB9
zQ`7V3&ZpLI1Z_ID6&2oj@&0P=TbuvI&mzil?%O%?x3+aG`}@A{{M1z!UB#Z=E4keD
zZPs*Kb+c-l;~Y;k3;y1D^!L27NV`*w?U$UboBw|EzPmu4f0cN~xB1}~40~nPd=5OH
z^YdqaZqldwy(^k!XU?86<InX?X?-$_4;nk{ch)_f=;a`CewXc?3B`?{m^u^||KIb0
zO)xL8<E7tSPNf>p3HSADYR=4CR{H(a>|mC+oQ-RoHE-+lwgxGz=lb)~&2+0&L#hz_
z8AdhvpohDfoZKJRwH0&sY901mf0|+ACnkee0^aOd_qz`EWoR6W-Z<;D`9JTyH>Unm
zG7_7?zhzE|?cyoB-Z-RYC~0YV`OYw4oWK6&v`hNC``p(>x=vZW)^Ck%naGZvuNE%+
z{iVSEVT<sIvuBsCS<|!qe%<VV71_V-V@{kpwP@S6X{z4SWU>Nxo#|Ac=TTW{85;Wb
z6|3*JgFDrq7N1;SUb6GQb^OxLH>7t8zV1TqZ@tN`7ThV4%yVs$z1GrsZ#N0Z8hqlD
z%<FzETyDj_jzx^`uS(EH@0Qd1W~{Qyj4IuK<|I=bi<+F(!Mc?zdKbi(EVlaHzRa|H
zoz(31R`I}B7wWU?by}=qKYlOl*RAVtOFcf}b-4RZC*J=qD?f`SEn~E|xb|XJ-N8xq
zJ>1$q%J0>FkBGgT)^$R#J!nI`h*zz!$j%Mtea&<8qqe4P^SRcN-Z-y4VAKCfkrzsP
zlD2+cUbjE!>^=LUldK1t7fj-tS&;Zd_CsvftkAj@s)mL?^ADOd%$PA_%jsL@PgyQj
z#BV-!!zFw5i%ZVDD<+7am1@l>3+M`15V=w*$#wHliQ49`8h7t6-8L;k_U?wA#(}%!
z<KHgh`@PleNK;z(nPRz5;chzF*CbpvFZ!ZTwW0FP;>bH4M;X1;MOL_NKB|<&=+Ij8
zLeYQu@oPGIM;^KGR|V`^m?H9HkxFZDpKTcH@pBPhCb&+P)N5DW<7=?u@`L=cB|?oE
z;m1$8&W}GXpYv|MOuoA1wYKBZN&YkWWAFd}UKO>d`A3Gf={$v_qIFKazb}|5p1P@%
zt+3+pS9h!0qdTHcu3E57@shQf?M=ryx4rh7A9*K~?=t)Hy2Q=f?8Vo9W%)GqtWnxW
z=EYs_CR?U+?(ypW6&kjjb@k~9=fh<kwpx6jmdkMO)VcTa7h9J6GmMB8+ap@Hs_csU
z7VAejN78mWI$r%|#WasO_{FYCvPV*PUu^C=rMvav-y3(tbojUx_xml__wg5}#baLE
z9qZK^xJ>8A=PZ*hH)jvEe)Tb|<$Uf=*7t_jSAMqDd0cy>j4O&e-EXhlt@3HPHuFTc
z%s94B?uEvS1M?Wa$y|7SVE54%yX|jWIxsKw#N*p+RgY~K?wB_5)x^&HQx3k5qoXR`
zEpz{_c1z5E?fywZ=kuI;9YvL-E^bR>zdwQNA?FnrnRB_l2QR&{y(X|mc?J8S(|Xw^
zGY$U=2!6^odze|Jzr~>LhOS@G-J3Ub_`F_~2a9LKPkgiO*aWe=!rc*?tL}T2*0Q$7
z7ymp~zjC?tZXG4116~OR8yG6sD>iJb+!FL^!Irmcc@+ZJDXhP<bIOq$>-I*^j@Y9&
z@wL3X#Kw0`+<FRDR<qRSRWvQ`x0@CJ|JU^=&z}p6ind<Odb;g)p0&iq`obA(6aMQS
z<6HA!pZ0a7-<e#sAD-^3`4Agbv2!(>fS@Ns8KdEWGsmvhGrVfhSsIe+e*0awVEKs$
zFLb6wF19+yGU17r`pv10_E#J>rk5YFzM9*8^pb_1Q^40osgkRIY)c|yZs<;AZ2vbw
zJbs1Zo*Y5#n}wA-)*4Q!_@w#qO<s7PNV(d{btPFfqHor|z94DF;`6&`Rn>RK%H{1!
zTNpURUkLgZ9Fc6?cCbyrF@N(K-P^aa^ZRe;m~Wh!_h+l4mf3Z;FWW6l9#y+O?${i-
z`L=VcqqBPTD~Z*Yojx^0=#=%&x+|CUUF!G6HBGk1CTxE?<Ct8o>*h?By^2k|6F<2x
z-@U=gH0zV}1!gO*r@=4O|G3Wm`}R=wF<C{gTK=s4N;<NgnH^W%7VPSo@czKLjhq)v
z-f-S!I2a$<bgAAZdFO$}i{)cYlAkO+oilC4h36WjU;4KdE1b$yw7cb%nk&%%{=k#I
z!pP3fO#zX@9W%K9L>vJRbA()FU3vfb-o5c0rHhK6fNJA=W$*V2n@l{v(DG7*j+jnh
z;0lL^fWrsxDzi5~D@Z8Z$x&(Z;@@BC*MB@jgt>a({=B~bU6gUO-^B;EPXf{t1#{Mw
z2xvRzGp;%s@nd>h24Bv)k}nh57i_<~gp0kk$#tti=ADqM4KX#QA3oH*RXE0}X&4a1
zTq=8Jri+3tp9wG5Dupff=Xb7QpV?5gt!n=hBSXVXapU&J&Q4G1u>CrLV(j`%+vY5`
z7Z1NQ!>qO|{QiPdX0{&3RzwQjer(>5^m;k-)b(k$3@87tTY7uJZ<d7jlej~!o{M~#
zD_j-p^ZlVer^C-_$2FsVKIiD&Ypd1%PWhke#g)e|PMPS)e=T_5Px)0TclS-r=-c7=
z#jehE$t<UrSEkmuKHStjWq+Oe$D7YD)&97=s6_s@o&3TY)7KkrOg>>-*c&nTu4d$C
z@z7l#?W%mEH2Q9&rK{NnG%v4Fd>Z|4;j1pYZi|+*UbXB)F`ci>CN2uSzT(r_eyR4h
zlbT0kET7Gi7i&yC_G3?l+@1~jEj9ZZ&K>tY{o}ax?kRV*Y6`!1@LkpUzJF`*-p{p$
zw!3%lsLb-0yko3(CoEF@LF4xFRh8Pi!^{$D;%u(ZnW!77dG=J-s$UB4YvRvrmVX~;
zdpTxL+1~{mky*BmcF}?7?4Q32Q=DtIDeNk{<;Q8MTnqf$W=EfYsruJwR&(qp@4a`d
z)7zuA9Sv9!Q|z{Fj^VoK-Jg7S<Q1kFtoT>Beou91vPn?O(kEA@yLtX!Ig?>e@iG3a
z)AirlZo9?ZZBKreJI(gV^_BMm&+nREzS5OHPw7h1BFlm*v*UNnJr-S_t$a~?`!&Pw
zZ(3JnM5^wuOW*UwR#|zD!jX9KC$nc?UzPg*O;t%z$*%6n^Q0B``uRDVB)dE2cZmAu
zC*SJ{eYIjY`>7SHe{U)*v-@wEy^zUy<;Uk;msuaQI?i8tY3tP^X}e~AI+bzK=2pR-
z&|OJaKU@F!b4t{U|Ha{Ei+`tro+-|8I-~O9v*(k&A{s5H$`^d#bKPJPbYhCP!e`IL
z^(TcV{9o>oJ!`RfioO03ncI8(zB_%iU+`esy2yKMIU;j(n@%;QZulMK`qWzC&)TGk
zXRer}UCQ_~V@|D}INzS=pu0C8`eyxkTC=BC?flxEfvQ$PGi#$9pL`biv|+~w;dwEo
zTeZGE`TW2z-sAs~i-Jip|IdERs{AN^L)Y)0#ScZxt=Er6NGsoMu4?cv|2JDbJf?U3
z#TS;g@AK!(E;lwi%jn?2T3LVF*k<D&t&qjaC3_Z2*Gv8L?>qCuH0*3ZQ0<;%HGbWl
z9Zv*puKnl#bn4j5Rk`z4ruiK)sMC0mwDgLV;7?uyu^oICtG%!9=$=zv^si3Z{=f=R
zqp}26?(1r8*QZXKmb6jA>*Bq=)tggKi-GnIF}&OVzwXiF$NyK0yjK#kyMMU#u<yNi
zu32p1K6kg>KgQqC?RWp6cz5uJU*CV<itkGNvx4E@ogMFZ6gYn<7rg)Hot)79u(_{C
zekbSQAD=%gKjAGU9VdQ;Sx5I@54%{r!`AgZ?rP`M&FeCPH^0z2vTar9nV9O$Q9)lc
zpMTlk`LeRUdq-4$ZrzOK;jyb3mVMbZgPZ-Ha$(<-g5SSBvD)l-;<R;lnR0?e;6JNp
zrZXoLx^>%e|GdqgzT(t2F9Ytb=Y8{)KdTx4E{u|}XZZDZ8~gJ8mSGHLdp6GA`CNyq
ze)XeGcVl+_ox%~hcWT|X+K3b1%h!cZjh=OSoeF=)(<jf}y?)(DJO03-c7puBeU7?&
z>Xn=8?@xX_Uq($=Rv)Ckewl7SZ0QVvZi9#0Y$R<L>u+1}Z2pQ0SJh&_e||^Pc3ak8
zEM)qy;H~ab_TFI2w_6P-RYzHIzq@<D+<ZOn{P;_P8|QpKtWtRFcE!IA|B#=@qF4$!
zZgrQRn6qc{|26jO73{wM*{zcK<Kx>?OMdUw+4)d{b%N2akg7RFD{njwW(=t6=(-xe
z`Sn`%&;{o<oc#L#@nfOu^*q&fb5GvupC8QdvGVcD@{`I!pG-G=IhH)Na9x;@->!(D
z{y)57;fsSq4!9qk^)sjXW!O}sXC_s1i@Phl%QwGzxAI}JRMF|%k9^)8+;;t4Kx(%=
z*Xft%PNZHa)$b14P;tzHb-{yIM~#o|$?mMmQSs`t`#r;Cou#t%pX%zrR;i|S_x>()
z+50I}ai?Tn+}^x^cK=^j&*uhln}uAozI(PbJ?->`xQ!V}N7m-ui$4E1|82<YveLC7
z=YQ;}(6e6J{w3GY?q1l7hg;WoUt#a|mYgqsURnHm_k^t*4jup9?R_;nUVPHTH&5Qq
zZg)Act1{pAvb<5<|GJrhG4*NNc+T`WvXroTZx8u=;I?&WowoZDPUc6IKNi(pD*8Q5
z<>-xy$IA{1z1~)IY3=FI)K~_Qi(Xeg7r&cP{KTVukH_MVhaZ(qw#c01^7VaxL~pf4
zM6~zWMXsx=UItC_w{%Tn<6oBc)a#V}PnAazvo3pnyBaQCeEj+R@PC_(-kdyHV*kJ9
z;+rz9eLtK+^<!@>ef|2yy}3tDPCh#G;t#6;uKYT?r}OLA{aJeKhWW!2%ANL~JTh-=
z?Ot>}KAd6JUB7QVl5ITtdln?M@lL*xc-YG3+&Ol+059`r!WWs@CmE%7{rL87>4T@!
zXP?s*?S6XlYw?pD-x;2Z|LLxLe{~6O<&v{|uLbO!^ESRGV54oF_p=?AOaYs|rG@S~
zSn)JE_T?Ab)b@_F<?CJum(^Am{g8^v`S`_pZNQO7Di3a+eb!&472=(`d%~UXQj>ng
zs)wbQKi>4hE{oef?fs+AQ{;L|{$%++`|(}H?D3bf+fM(AzUl3BNcEke&0zi9KkTdO
zX9ts_zJD=`cKI&amY}zLzrFLt)(4KOji+u|*zcKhOw!}=4(l5M4mX$m4*fap_(_Ss
zla8eOFHgFCSwwHYO;Wp9wbEaIees61^S^}eyX9-~nEi6`C8moyd0f-u*J*9Dy<6cb
zA-s48<IWeM6Mi#BRJR)_+`TdLIR96>A1S&q|5kBHTNX`vaP#G%CpH(37-ZG#;?t{*
z+_=28{t&D1gLTF&J#Ny)k+OHbcRqS}zDL~s=VGTMc231*HVc0ggvxy=f3T`H&O}&v
za&3|nXtd<k0?Qw!PT!}!wn?>rur^XU?pxUUtgTZgTzM{~8Bw-T=&YO5yZKgg9FC;U
zm(S}yZPoth>h;#W{wCQbH;>n7ep?a8QmY#Bu7dH4LSf|d2Yz-zFHWsk$(lM_&dEf&
zaAvyT+$tH#<hbdwpO3BV$~`Z1x0cKBuD@#XmF`W+_bRT|{s>MgEnB|tiME%yt-!|l
zw+{7lUU`3Droo&STZB9OtmD4v*~N#xtzvDM!dUL*^?$a&+U6oTsp-ns7U~K&U9W1|
zvwJ~H#P+GdZmPw{cI1UzV|{Y;JolAqZZC!xGoK}SoR>J2&0Mqlnnb``jXVX#TgN6(
zmsRvMG~+r|TeE2m&vxg>PbO-9IbU#k&s5Rhd;AvvI{LBS{)?!u@U;B34}X6RJ(YQV
zhK-4*8n5q@oBiKizSMtx?G%)h>mxJiNWR*VN4zgS9r^w9)k^-)R|}nmm&Ut^oZf!b
zpx$>Wld{p%&eMGperRZGZ@+F-@4HlLp0u(%ug8On-oH+=_OA)P&1JLZR^aN4iPbjR
zM^ApZ6Tzg|DtKYxva6~mZrwO_!sgyN7VDkMm$px5pEF-I`rqd5XDhEislH*6&cD$%
z=F7ZE=K{-lr}QXKu6%vv{gg|hf6u)+xKh7YtReQZ*Nv~Pon7a9C+)ePDtO;|)}qv@
zN51zZeXg$7j0;;?B{NmW*5Bvx4)^vG+xWRdu6{eG&ch(K`&i_BS=E!wk3NL`i2V7d
ztm&)b)&FbGY*1Xhdd{y+iGOZbsLwame-m=t)-0qg?o#)xSUIsfn;9o~mn>Dyyp(il
z@t=S{91+0^bzCL8nI8Fxne~LUMDbh^o;}}J=zOE?bu;&#h@=JQ#ha9m8!VdgkDEhF
z=)CBn<E4LDa_%mC<N6^t<j8zYm)^!Xkxp0Hxt{h%-#?IQvTU!F;q#h22~%%|X(F|U
zE<N&}dRyx7McZX34QF1i$UECBxVx_YwsC~1w0qi|lYzG9RPIew3a_u-GHdr+&(N6t
z-hC(Mcx_$ZV>w$sh_y7DaYxya{V7G?DzC7ws;qrn`$B8Qxi`gI=iGXol=Rl~&cDO?
z49ZNY$v>0Arq%hHm#e8ii#Z^<Gknvc3c34lYsF_jdvGw>Zh82hglp6FpPY_ezi73<
zSH{Dcrzdv!>il7Sq0|2VXz%~}MN^`#|M-6RK+XdnLC+wszZwfaC>8v9F^T!!zaxc5
z1=%J{)ebLuyY>2{2@@Kwzdo90-s3rIS>nbB4wkx|a&7ER&d$u!<LfM!&n=6Zz3tQ~
zuYLdjRr}d|bYU>dzjtQ){kqfn^}nMZJ?goBV@>4d7nhgwKR({ip78S0(lt?AyYB!0
z_dR1)+x6E^uZG8`etB_`N6LhwVg0^eU5_3mowNI$bHKpr>|E>VkNd3q=FE{{cy?~?
zY0c$xnoeIeTU+7h$M^ki`ThPnT|W1uq$G>SJ;omX{_dAe{?yqYJ$iJ{&u6o9-(B4^
z&opJJ><so|r<{h3&00UJB0uf3b}#aL{Qtbh(pQWwPa=E1A3rLyfHCEZvXR0v_L*<D
ze(iX9TKRZg?`^Tu?{4+hY)cl~7r=ZtxIa1Pm&l_xCqsUpI`ntCSnaWMv$pp5*iN+L
zJiIgc&+ejk?zUGiJvuLFa_;nQ)&_HP+Y^(NoG(_^e5;Hxeq<S_VR!4Fjdk|5RVQy=
zR@Kjx;g_}c*ZWm6Vb#a!#by7cXHF<&TgqEqk^H#!)ss2)9&wi<^yEKv+}Zo0JomV{
zQ_z`XcH-JsUS85let6*XY|(qQe&-JerXLQ!`>l4%pOb4lTwhcsNim;0z3lsxlFH04
z;;V|hW#5Ugr`K2ZxGc3=dGl@J*E6zSI!esT(l6KgEMm~II_!FLSJt-Ln3k)ViBIPL
zzVQ3XyPiF}@*i)nyf0IEoI&#cb>)CvNq1N8)`$#TyQ|-KN?m%|1D_lFiwZA``*ayx
zb5Yt`)ULBT<e){vue+~BW<8ua(V{|WQRbDLXvYQHm_$vEF=!?)yYPBWH0x50_<xr7
zKG~}DTg+Ut@c2WovlC1C;}?8!xX$~^cKKh|pkqFaOM^FN$?ZFp^ypWwTIG$DZF@^z
z*Uf!>A^N_cds4YTuScu?f*m0)Zd>+bdaeFjvwvULyH37iU%DUr?>{xEYga?mzO~cz
z!=>imxKm<&^KOht=&uZ;tSQ&oJiJRjyb*Qx=(+8c*xH|eJ#>;#_VX2uoH7$7UBh`4
zj`R3E*~k5>Lv2HryYA_2S0)JLraqdW;wLdrMP5gbxBE5si<<50CbdXNAFe)Lbanlv
zBagXPR<72nczK%1PiCS|)}FaXXRrQQS38yI#l%NXR-W#kkg>e=s&!W6wykZPl^=WF
zNgp>3e{!;te_i0zQpTjaVR5_47A#S<u$uC9VfU|7GwKR&-0r<HZ6a&q0r|oS+zMgZ
zna}4af14r_qTulM)zt;Bcl`c(c<OBJtKQS!U6=7Iws=wYZ04eyZ?EXY`-S()e|wU$
z>;JoQB{S)Jd#gXbyVtuq-G5GGWQqOv7|kEw_lGX%=96rEloYzZa52M<;$p$oqVMnR
zZOP(|7h5W_ZHdaIWxm4MG3`&={0?6KD<sppa;>z}zoJ)N&rRjm@5`Na^vJz%uba#2
zHJ1MNd{evBgFRLAk<oI+-izgC<zj)F$AjW8?RlTaoTt9@qD5@@7tMRKzPhOTE0{gz
z;aa=#&1r^90Uw)#cE$H3`?4<B_e8sCpV5~D-L0(h0UO_13RTB@{W>vo)7#AlwH98N
z?|5a_xnTQ*z25&XsDhS_O)NfRQ+VXrLiX&Hw|*LVwRXHMRJ)kD-0SDG<KJJ~ZMq?R
zLgss4hM4)&Xt~8Fe_U+gsAnm3T0Luy{JOSPY!=BHKJx6hPe1s!Q{Z(|<#kTm$%#Mn
ze&oo`u@Uf-Oj#pewtUe&_UC=A;`#zkR(n3oP4wCMLZjlv_NKFocDz^qao($=%)!s7
z=TzgQs2TfDTGS<8wq2#?P*>0V>Zr%*rJbE8>yjbO5e2Ek(f$5e-}bCLwcY04M>j8Z
zyWcim*Zxg?u|;^pPNN=AkJTo-`)1Vbn0!p=%T$3+Qy+GmRknJYlEwXuNnrlx`WuU@
z7Pi~G`BAjylQ|!YxA{HaoT}e(>T?4(eG^++BLD9eZ;AZBo*Rp+%{hGzUb0_tPkoJG
z_#=%?eZL|W1*=QT>2#kDU#lLlwfcV8RO=ock(JHwra$>-KEdpZ;mUiTrv)kM-|K2!
zmGk+q&~!`Q>X6-;vBitmZvD5*q1b9smj48G`xD^|VcjRDT+~cavHZYV@^0>4XGR}e
zt*MH($twG=NXM}kJmi#AIeKHo3f>R({Odza<&<SF?BB1kq(1GsS9eTV5&uP##DBB6
z@@fjbEtDU1&lg|uxPALv6Z?;K`!1Cpof=v<(@t~lLCcFTb|qaCXZ_++dQt!Ij30Xq
z_j5Gd?|H5EF)-}gl**ltR`O~|1nv1&y0Ge3mojJ#>Sgt^>9^zWF0+dYI_B<uil^V9
z@%g_g>J0g{;a8@dI~_DP%ie06QBdN=`Y5%q<*k46y<QqB&b*`fa>t}MCR5z~4y-P}
z^7-o4)glhBHn1$ypP{nX&uj7hnUXm*+5EzJ=6&0L-rc*W`We6P^$6X{3gc_XLQ?bP
z{`Y>GA`xdFw%qmXivL?X)KtE7F4Sh5@b9vbr<{QMiS?gv8OE=^w6!g$=Af-~NHB|c
z_=e*VC$mgu{3&?O7P@QOtR3##R|wCO()(LCTao+S%>^t%&UU{A&R$KLv*vfgd*5R_
z-}<&GPvh*1n^3hkpkVXHdpG$P9dlS9(X{k|6vxNqPEU6qvzzpfU&hky)~epeBL9xf
zdhPmM`;p(vPnH|DZCARn!e#Y8mx<fGE-X4Yk8j`H2-9QC8A%TpIezChaSPPht5NfR
z|E7m>r8$qEtX9p>;aL3sAZ#tbu6WU_?^Aqln%^<Vn#SWH*RN2s>$570uk2*Y(5%0r
zd-h!{_;jk{-QmKU&zTC&Kl*&-P!m5xMCiA*RX=8|f3iX@{gQT_!R^&ypWm!{z4DW(
zG|w-!o+asb95yBWJ{)JER;;!65&P!dY0T#5>>Df6&9(L(HDQ@ORdJg{-<ubkIy$(O
znOG9Sx|e-#@KRv3;Qdh^uJ?K03BS)1CKWs=z3MI}xYFjv?sEP6HJ^F6-><V?x^(H0
z<Hw7yhK5g^I@PtZ((>!q-*tX`>Rw)6J3gPYw$6Efcei<Dq}$3xr%rjv@UcruN~)+y
zxhXHd?CIp>wB!7@x3>!|WKvR77iLPy^|QAhb}T9?+TkA)BeQku)`zL9uXY`Ns9<Vp
zx<}8-YL@xEipT2K@Bg#qm`T_FzJ340&zd7gj%-Le%B3U5ZE0zFr}TR4ovPPse?%|w
zlDzl-fztH0@3-xlJ34q4TH62d)}8gQH<96`rjqm2Anotr(;Qg$clGpVq*dKpyCZkw
zlk0hp`sefVFJDuYema@Q-?mSxe#zUfzxTd3EWdsEh~>Mdb1!=rM#MZh#-HkWarv8-
zch{Udz1x++?#{nCw{B+?%$rv}o8ipeUnc$QcQ`TDY)M{L_4CQvNl)IK%iOE~@G9?j
zqjkSCnGDh|JHOhy)_>FTyzX89SNNwo9ec?k)VC|!^Uk|@!b?Nv_=T*RJWqX@;D;8C
z*jU$JH&ps&Ognk1J~w~!-=^K>D|R{Qhb?d2{9IO9^6?~#XZsvK-OCqSv2gk~HLa_i
z+Yg;z6BuvO%YNn1Z?j3pH!ozatEkepzq8j)C#vSX#>?_FexYA3<tHnT%O$6N>DhN|
z>)zVEzy7^{J$qKjw<CEbQ+{teUUrvb)32YhS*Po{l#~*qA9bv@UH9_+q4n|XJp4Zb
z`Ok=NwATFbhBb6==EjSTEpqDdS`4lC_ndrJE+5FCdVlZP3H$e{zI(UVQ>svDDfj*N
zlXA}GMK0;F6K#;){61Kf``_gXncjED-_$QizPjw_jYW?<WQ<n&&USLsa=kz8b(x5H
z%keAc|7rTSed|(Gzp5&)s~K#5{?;mnbvC-e%lwNrCPnLR-@i-u&+pjsv~5RrtbL>V
zz3^Rgc8GKGtJV8#7j<;s+MeagvhH8#v<xPBUCpQGu5WKYe&4@tN4ux9kn*qVRZS)*
zOYXDQraYS9;`Xg`YI(gzpnu(j^=!{vytDSqeSbZC<+6|8D~~Vp+;aKQGTW~)zmBji
zecdH)r~TmUY&P$zNzE(Wmwvi)yqe=>m+S0Rp57abx7GiSykPe1`s!7?8s?ZS`|I(x
z=qX41mlur88<sCw;H1bER~PxyyT@?yx3AY-zQ5mpKKt^lDVo7Yrp@p;+$S4S^U-zs
z)O&@(Y8^LnesFPX);tw$4GO9Kt@~0uPUG8?lt;(<rfv$ms4g40xk%MiJ6x+_jrMvG
z?-CQ!Zt>N>d}kl34N+)FKhF22v(sYpE&V_Zuh}>5G1hLKeRFd`l=>!(HS0<qZ92Cs
z?fh+(Z~H_ZmtOj|F|WuVXGKJpcA?70o6o&#Pue6arTQ!EywA%Nu<PHsjvg+~y?RbB
ze_vZWJ-4ReShMi-mE0Vvuk%9ZZF+yWwkte-^`c<)PTO7lw#W7;1+F~aeCg)yAOAyE
zv@-5BepGz!xZvz|uF9MLp57=Z>zrh2E;#$=ZN0b3JsBxIb)j!A?p>+-r{mEvk0W7A
zwA?e+{D^YRvNQAl_|vN5Q_RCp$p>@I?>!awX_$9%!)BRd_g8;leR%GB;^(_g^Yhvs
zKHmAW;Q0C;`Ipyrc2(P(eA`*TzULGBLw$A5{<?KLKHP7!5%)3ZQO*8#U`u-RX$jsa
z`vqISuLLy%lEfH{4GlA!HIky&zczaj_p-jq^~Zc=wIYS+=pTwng_CAfvwGI1b*wKF
z-dFa?^mwYjc*88){NTCyKHDBeyR__>+$X}||I++Nbj86H6Q;lVWB&bj%$q>lLUn(I
zZO3mu{A(uoMJ#y7n<Q3&xmi~_^&+Y^a+$oz%nwgIW&VG0p~1`!?L?QyKkHpi&YC@C
z|F*|dJoLOvkGwgQC1^BBw&#uX>5iDklh)shyuOt2=YlyIj6cd^Reg`~8w4fj-q?_z
z+Ix6eq06+yp33}%4>PaXYj^#N4E*x)VVbw&Z&TSdVhc56!!FuoW$~Ob{I);AS@fXT
zR_%S+Ujn3O$lgtxee&=mi95z^QT`Le?X)@aMYdc_OEdfMM~5-u-}$v!-~R;Zl=Ui~
zd$-4|>SLEzS#7G%iB0|fqV98gr#QA9zjiBfx6-=Wo4cgCrb%BE^gYJkuw^1=huRCq
zxsyU;gL_haJcJq+rA{@Gv}gFTAnEVxi965#o-^^_d~Lt!_Th8%roWvhWOz8!Yc8vs
z6<@=x8fQ<@$q)IqYr68t3hFc$DHnC#5c_&@_9A<&`%PYtZ}xO>bV}v_iT%x+_?TTn
zP$~3%X~mAR{`)Q^$yIwD7=QFW_d8PYKjqjL<%^k5&ehldHa?{k_Dij2LH;3*qQ~u<
zHmBLXRphw2k(qVDjm@iLT_c5=CmmDbaJ+l|(V_msufwO-$oAcln2=KOV!KJ*ksHDu
z`6kQq*2S<n+&@;{c=%P?xAj~VKc}qSQ(MKk{CS+*y>szrB?NC?yJw$ZEx^jsSl}4H
zG=yQXhSh<ux#z-{%<h=d=@IJwJFl?EfIaySLq{*ygAMLdUH7Zs+rHcRTn^N?es*>?
zCtGvP|G(eUt~8$1?^@hv)phEWSKiL2Vqt3{9Npa5jML9OS-1P$q353s6Am<V{5x65
z{(a4ss%u*g9Xhn~cZJ{ntT(&8HASy&(p<WY!IydQ>?nD6mp<W%R)U&uGw!E)@7(yc
z%$LX0lC43%Y;TkP6^AgN{~xTkpNn^OX1{lE=f|@z6S;1GjLTCxH_^v!OQ1-d<HI{2
zx_2r@9Pe_|f2u5WoYSFeH#>uG+vFyz$6udr*wI<KMgHo7pR&1k)_<;>-kK)5tv2Am
zEb(%!21Z>ar(4P|csIVf`Id`A+T7@vI@f`3{@qH)m=CrIMBmppIJfwYyjgL?8>y9t
zg%~uVf^IG?jD5ACrQq(St@`h~GH!nj<(zlv#P1LOs{1D`+vv1@@}-Qkt7ck9d^xbp
z?Dgyo8CC7?Uac)uS(@B$F7jZi_H5CM|6T=Um9Jq_SoZvao_c5ZSy@J<7mV_%y1i;%
z`6kCqlKcIWA8g&c<YoM18Qq(fzwNeuzx@36-g8!$(*9&@<uJ_CZmv2uVRDws>D(K^
z_m|$!tax1U_wmxy#K-Ihp4ooYxw+-N$={cre3vHobaY?euNl@9=)HdBynD}2-{${x
z#e`Ej;?yc@`Fj4BsV6M*OP6M?;(o#Zs%G;wkACYV={*crs-5pxSGQNaZlA<={_ju!
z@1Gvr-ffk`ui^c}t|(3NanbvCcR_ihWc~D6Q-7zg@0GTXyHoq?fxh<QCwspi%3QXq
zN&9kv&Z_%60!>}-X~!PloH?1PAg%1~#}(Qv*;yL@p9qI;-<JDpgTbO(wfE)}Hor8j
zTxs&x`%P`6OSSV;E~kG*lYX6<&@$(K@<#Qb@IR@u|K3<!T&Ui!F0x|Lg2FuM+mFpN
z!VYVmn`>ewBOA2wYiCEU_ICUG%fg;DE@FRubMp(Er6Ch$e2HHe88aofZpN-h=XdYn
zFF)m??6vfXc8%__Uke>Xr{11_U%xWwQ{MC$@6;c!jXONAHC=nDm6!VsKiMVTeL`_N
z9A?;wT@yc$-1~kX=ic7(yT4Z-xNgCo&mkeG?E7}*#tXX*57qm1M-}Gl8-KcZbXP(^
z|6dE?({)!fL37da#!N?!99iPcV)K*5=I6syTalT3i}pP!PVIlGeDZIez(xzrsLH8c
zFKR2Fq<EM-+Ps`OVDkSqE)$VUxd-lddd_b;I?v-oyrA3))>?b7Y2roxw*;mwT=%1x
zYg(+7p~crJx(@tT7TiqgO?oY>5gIM@Dg45d+QpH#wLb3lifU>u|98tKvF7t^rF;L@
zWwYLkDLY(u_tKAz_7-oYe0P1x@)uaGc4k*vLd3K~T=MCEYEzGFt$O`TQRwwHfybL3
zeSN*>Q)%Mz$*#-KPT06D)bX6!%-QD_a<=<EKBYO6>BD<{u8<=;x6TSv|I(?J9AotF
zmO`|>&XJi3;WsDmI(gvp=G32)qphc|UYW4N_Ey)~yI+-FCR9u|TYCD}!*#r?_N~ai
zc*1w*o@f#6_YwQN?3ZTucy5VkdDD4za&3HRL+SdrNe6b`ob&CLgypAmj4tKoYVYT5
z`WtZR<<wsDg5WI^*gT(0)`#s|$sywKD^{SKD`GP5V%OmN7y3hvA2j7Kk`oG;@ISq^
zYtQt#*PeMSlZs~z+-5Ov-X4=0^^l708NcejcijIqG5LA-X(`_xTfwCzX=`_{y<B}T
z(X_{n_u#G$rF{&gjarLx3N3Wrb$kswd+h$Pv&Rw(H!gTkJ55w_@~$fyi`_gO@0z9M
z?Vq{uu3C}T`tBV?Hy-Qg{+hG5G&;blY{7NAbv`SDR&5na)ph&#|DV#MFt4p!0{+Rn
z#WFOk)86uiJwE4ZBKO13?smtI9zA+yo~?CKtd|$p(xq!(o&7UCI6VCLt*vgiPS{rS
zJihnr?Cj1yvwf1g)&<AK$-TQ=QhRM(Z1=LvhfZHxTU#I6g@%T*Fg1QCN?p2e!;P)k
z;TE}*k6+&R@zxSa!GmeWHZRl9&N_P5{Qj9OnU`nSR+}|CF!*-wSw6R~xjHOn;_dEr
zuMIDBPTVzfTOwB*;}Ug)opZOXHtbmu=&)N+ebr<|=gYr0Yzq`Ddpsj@%bK|*FP|U2
z8MRYsPtCyt)-&xM<f~ZlDj!U@j!*J``;6~<{&th)so6#b=7Hh{`?P)EM~6SYp|#+*
z@;~;1s6{K5WzRd}d#sN)|H<k<`CgX)IupOlnBY_MK4aCk(mAVEWZEPYM+*3EFw<II
z8yf5JRK4Jk@nO|{=_0PDwIfY8@14I<_qVm2W>lP{*^VWAy~n5CDU@3LEnrdk&4k24
zvwC*suM?9SmZf%Y&c1k@L9Bh_{)F1n+fzc<3iuv=l~)(z!gsH}xZ?edg1=U=2Ty<I
z`cV~nJ?puvW$*o!o8BF`WaVZ#`>MXEY2BshtDhov?w#iSf2W;IS!e$?!|Y=Yo?Tlf
z3Z)-^eZ6wGa5HPe?ZlYHuYP$*uC`TV^|);L=SD`~F{w;@rz7bladHVR;VT~eJ6pQM
zkahXJRX?g$eEhw_a&GQ6%aD$U4L5`jot~v?RJ)YRG+^W3%AjBOJ+?QNcW=*9<xRc6
z>cy3lg6G#iOwhRUrj|eds@I;-)rH6S)yy9ItSZ~vlV;r3?!_woe51YWy;G?_vdkX!
zNOL&EUOfJL`mZxt5+9uQG5cS><r4GE<UqlakY9Dz_E={susFLd{Cw~3gF}lSynio!
znjv*<&$6ez-)q-w-pTJ!*`42Oo^VB^GxO^4BS)U3Ll^eB3g)aWSa;{!6}zAWO|9*A
zD=)SE4gTW5JJtH1uhaX}%DY^a%5<O2t$4Bg$z3(Cmm0PW8GN9oc+%@&7MnKnJ=%2|
zZP#{J<|xk6jnQ7RT4dc0C)IEJoMbjuE+}zooF=E|^y|dTMK_Z!HgC<iCSl~ZU&Z>F
zZ@?;H-A3)qk_fYS-|L^Om|yG?+j#lZE(T-!yQ}|IWG!>C)(yGJKK0&F#iYWih8?GU
z%eQB4&Tz_*w_f#?W##v_j-sd&uLX~`-Ti9wHF4joyLVO9`SR^U-D906Y|66#nHrZ?
z8@Zrtdda#!`I8KHM?YcE-#z=X$Kn9Vl^g8Klgcj%$%st(J>ze#wsU~SCw9q-x@`&z
z+C}!yw03-R@!0b<zhAga>g!lq<LtZJsMFO$I@8DG)U~S`{xjz{sJEQWRV<CL`FY<(
zE7Np#o1B5#bIzR?eg3}C=zK4E^wRO|7nE#|+O52q>$59}?fAmT)@6s5uI*=>V84IM
zPL8Ucso7a|vL8+AiY^+3Zdx?!ir~kf_$NmN^OHZkuMXO|b*YiN)qLGuy-gb`q)+=C
z@nfk@{^Ij2naOH}K!>c*c{8p>=B~9n+LKr&Yzv6$;Js33Gy9^u<NNPC%xB(di%iXL
zo&9hA-p_pftGwj@Kc73(r^=s0aY9Rgv&KSgjde;&Cw4U{iHS&aUE8`=R_An7Sm5=e
z>$*inmuhHeD7e0yd%=@~<x;i(vOW9l^Ndtf90JNO-v3@VFMVFhJIn8PiqGHqH1D&S
z=o|)1(YEhx3MIU+kH0#TUr~Pi@GV7)$aDRBSKUl2);3;I8X6cf`SkUb`59jS{MFyO
zm9-Z7HGVU2s$I0gf8Fc%qCPwNC&sHSH@X{q|GajGI(x0>{1x0c=WL#`fBoKDj}srQ
znH{lIG(Y|2L;uLK3bE(M<6772Htbm7(l_n>@n`1~6K-+tN@f&llsr3SFT)?+4b0++
zEk{=^w_`lb_8??gVgA+s!68*uAD{Fee<*TFOL}|ZY2EDtqN1*$p`zVlx=Gjd9?Mn!
z`FMQi`+dI)c1BI(`0<~;sHo`2uh;9PbECKAL@s{+^5x4V%a@zq+Lmyz$?bmm+gnd1
zk5~2OmnU;SUNl=`P0Y?opU+wMFP~S{<=oCUaqir+4-PiJyttUXuC6ZU_BD%BE{P}C
z?+)kkk~*4Q&d$cRZed}@>c<~hA2mEnTI0*A$8gAX$=+3FB|Be)eJ|JJ-E%_fk?_&f
z10By!ZPLEPxvBlK=^FdbjX&AbHYg?tUN4<}DM#Hq>+{L=HizCdZC!J2&id}l_8Hsa
zY>!^ud1cqCjnTCo++Hc+2c!HWV<ueu`s;aaVyW51f1E5gdkY*6mN_3^t<ie*=GkrU
zx9yPH`#tI_kD}I1gITuESE>|V-Bq|-q+7gXzg^$_W$$vf$u_*$%+ufh=kC%K(YEhD
ztg!R#Es)-Kcx@TC^1avUo{t}&xEpq6x^jI`xbJC^jIYNTGVZEhdAydZ^xpjAC!cQC
zk9+FbRQL0G^U_4WEn*9&iS6H#-TkSjWv|i?mu-u!zRz%+lD{O;H$FILkNwr$KRjZu
zH>S4zO1TmBUHIxWspo0@eFvV2cWmDDrseoL%`-V>oK@X{GROPxPW+QKEl2mkuZ4yj
z8@?v&%;J9f{!bA5TIap5Q*U05y1{xvd)-=jFQHpMHkvPP;-8*2Nksg?N4ES9S04U}
zo3zAl^NW3WR_^YnS%3Yzq1v6@f%32SO^*Kade1E>rK&gkil<2ztq4Do`P?SU>Ey9q
zmTzw|RgCvPVAA~YuwATw>*_T;-W3+xCQNX99{*i7eWjuMitk#2uMJxR4*$30T|YTk
z@z$Q0xX?YV&8OMse!0^XbpJw!9)HJC?T$mt>sL;H|MB|%3Lc)?rs@md*61&}x4^*S
zU6rQYmx)%ZdHhWUrN14}(>40>d#OuFt;GBX?^f&<+jt}M@_Sj&zjl##&k5gu&RZBJ
zUHg^qRaw`p<!bf!OAZOCJ(9jQ|JvTTNo#b=&E9LOy~<f6CiA&XkSW`NX-&0D#i#R!
zqEAmfW2IW)RPi|7!D;Ss_cYEYQ=~dCt`+mhV4Z!bcT-10a##PE%b#}r{I5N6Ugt^4
zLp+VCNlBMj#AR&jW*?Q)EBnv#%06uUvdIS)ec?ZG`?F1CbY6bgiIx1NPgk5d@JO`h
zs$AFNQ!`vzkHp1`OTFf1{lMq9D73%6<LImIh&>#gyZdG^&fjt)>g?s^TfU!&C|<fN
zb}GvjIlt9;{*|{lUKdC==DIyxb51GOv%d7|lgH9#4JURTncI8r{<HS0)=dp75|3O_
zP1UnCI=*;=r6||cqvuYzP1Rl%d*+{J`|~vE!VY!5{)zkM&ho39m0TIS=;P*HEe2@?
zB4UO%8pq-V&YnH&FYsVDW8TrpFFr2oPFhl3!yvD7GUe*IN5WhW&G+mH&acg#ZfC6h
zcFJV^hNZWAUEVzZ%JI2{=f#C%{in|v*+@;xw-*yrQaaK7TE9cA;rjlw7oyT1d$#8<
zy}bE^vY6t_T@?(cj8}i)+?xDxQ^lbmm00oHFRV7+V3{9aJ@Iby&Xlxz&et*?r5l@N
zjV~8k-+41TJ0hLG%I4za2{s$n>Vq=VTzBc@n}s3L>*DQ0nr{Ez{Ar`e-=8OAUkN8I
zkNa4p_3fP9A`O<UpOas#KAFV7A#o#T?E0MJGb)??Uhmp=qvh-6@1M?^zAialf5|j)
zhv2WI?>fr!dlqGF+$nYcuu=lA>8F}4KX(gQu@yMKTixp%dsXh(;u|Z%D_VS4aQA+#
zj9oXuCF6I~#O;S4F$<bI{f^YNZx1VXdal}ZRle`e+9`T$?^!lTa>wL}OD43;xix1q
zOG9+^zu-sByN$EYe_nI;*Rz)EFE+nE{<>Ma{iXf2*lMq*><7N>5uJB*%kApDI&ot8
zYm$<S)=xi@_HoggZ5JLtylA(>dVTzkdHVtnM-;tCUbc2Gn|}A)hF$3o-!UnNRrQ}J
z7HkQaud(N~&d*new{zqKUES{gp)xr1ec)9!wJWQl*sdJ6k%-+N>%wFpqQr37|I)YH
ztA3RoHZv~zQ?T_8!w$~&O@A_WB$(vfFxXY{(kU}jGjIFs+4=is9&Bc3HaWFCA*pCt
zp@odkY_s0A(c2%rfA3#XViFk{xn$Y0PfsTMKe9P@>qkJ@Y2Dkim2Fo~T-e0M%KFy!
z=-yweR^3~^>g>+jf6o|7u6?+9f%)-0r{!z|Z!5<B_~G(5rs{<-gI<sH`HpYqpARqW
z|Cx1vwYtsvoxlGbZPsoxeER&Nj@SIkO9jmgeC52W`_3^wc(tzIBm4i4U5{g5bMD`|
zM$aUxs&nBSi7U_alm6@#X;_^4yKu+s_&sZRwep^1O*A?9;h)C&HHSj8_gwelm-K2|
z^0DyvbFbspH@Y8G)c?A7bK<}6Qku$U`}V{$eyb~VVZ6n|lm1~!-i?~I6+a_i7FWBw
z?YZuMpkjag=1=~UOzip=XLChV{AK(4X}i#*2lq8<o_3zNAN%U#zdawermW;ImYgbc
zXosq^%9_ji-!1a^+<W~`#{@H^yBaQC+4kLkcA|Ob)#ER`EAA)$*zV1;AY=E$>;+oq
zC%kU9`gSzQcuM`jx$II4Cl>MUT$FOY>dw|s1+ho#Yg}I0I@K%|eo^*4djFrJS9rus
zWEW1%j!8@8&DXJ6B(Hngg=O9zE5}8Lqn|l`4xT%w=H-E~FRv0Rmfgq|J2qebY-+ms
zeD%eOu21>4$(ua$DDTZu-*+!8P3OdgtGj1U-_LzorswDHu)V*2zWw!rojppWe!Z9B
zlh=XFN}0jWC9f>(l^0i&F1mIy<?rRA{xNbt_hjua++VRh&$r<Jzj;>s-rg2AEP9gp
zciq$I?OBeo^ZFL-tF@I=)Lob~U(t<KO+A_0FvVp3hXSVRFANKc?%S~zh)B&7_}0O(
zrtX;O3*q#N&#P|xdJ8Yz&f*$XvtPD<@h5?u)^ZmQT`||Rv{~)Bv;N7>8-H&ves$#C
zd<Tastr4%M9A{jsci{AT*{Q6r3&PSFFIfGIPg)zSRsHj*koAx3jXz!fUwUVH$b3!w
z+=+`PJ8SD-y7lSrjlaSfceAUy>;G>$Q<=5p>iiFW-vieF<?WGkoL%>R{<YGOIp4OW
z<<45dkSP0JVTUEN)=^Eq=&Z|4RyD7B6j%y&J)Hga*xzE;c#l=VHtNTvPF^~wp})FK
zwDi%RWMx+U)rR8LoAmTg?31~1d(#SjwrkGI*Ci(<6>0hK3kVBOR*Sf+6QJ#Hdgt1z
z+agh=vmXgs6>a<P`}zC7%@^zP(j|9V%jJcw*mmO&XI8Z(gZs6(l~YTn)tCLRu<G>@
zzW<@Ig1u~^QoicX>i?cD)7d-U{4x-Xl@kaN>=qZ@d3sj%uPIliyi=(@efQR~`@4l^
z{?G_@eZ4~WwtvX_=`0GxmsQqk-uAwBZTHr<2mDnRy<QwNZL7m-uKviY+x-4b-{NQY
zj4^oP?mNQCq6$VYGdbT^ELT?vTm9~`icuj~dl=v4Rf~Kh5+<HbjcqsaZTfTg8PmB}
zLT6SmPP8eGb>I2#sO+rxsv_t9r?<I(<|W%H|8o6sLG)wM`_zpQx=mM=YBoI4*m6MY
z?bduF6HPq_E0^CN&&A$dvf_?o@8d6P=DsoGzHfImy5`lS)_&<rvp!e1oqT$E+sjY6
ztu?z9`zQWYu6*3*qN!Cb@aTOjN6wx2Q_r>gBMbfZ9ht%M&L-yEB;Dh!_QHKF={wSy
z9y8wJ?NqTi*Z(Ss-T3#P2OHPDF;tv4(fGIbr5_eywsmJV8K(uXd>8q5wD@h<)9VKH
zccOI9o5Vb>-&4Qa?K}764SJ0+n;-c<T2+|5mRr7{ppfsIgY@)z+Z&rBj8dY?C5_G&
zy!MNpa`uhjYCp?sJ8ySI{*372n|Uqv*PVM4?@hMqxV<vst=J~>xp8;yzPo<B_}pdB
zM{CLi1>QDCwB){Dw(<Ap!=;B+SLbfKm3rXlytz7z6JjcIE<IS+)U$iar}@2`E*KvB
zwncktSLw0;-^wmLp77v4f6Z>kpXVo-@-C8ZUh!M;m7U{Vg)oimhkIXM7r(W)Y>oWe
zG>)$eXB5XZDu2&fU=W-zr|G@7wEC;==ekqP7-cJJUsP$X)y)uEwMz9*@d=@qVs&B+
zxlC3D@AX@aO21~@owmIx{d)ZJ^E|WE#gD|DeK6xRi%9-z`K{}+=Ec`DPc1!lXJzxg
zC9w(O2O<>q7@Xsf42zk3`swGz5hWjL-O6`OKDV&8GW|zc)0@PIBd0#~=zHkj?bNdH
zs{Fgfy1wVUq0aX8A`|zo%;GChcH1%A=)vvFnQOKjI`-}F!7uMVomTr{pPQZYP*P6L
zud2$*I8B02$GMFs@yravAAkCsd}qwK5*!?S_|DGa=#cWS-wa~%4rcvK&2F>L{rmOW
zg|91Cb)CrRDF~nJ`sC`a1<%T_h2C7Ys@iYM{=M48u~T=f*=J%{Hh1@b(@9Ef#!KEl
zwYl&=_T5YC$1V57dM6zFbd1;2zc7}$^5bE_-%n51Uam~O{rA_eYt>tWGvqsY-<&$G
ze0j;Kz_$6*H(s!>e(#;Lt~=L0`+f1P{a*`qDtycO<;FWXAwQYN{;u)c7JH|Q4Z8Ww
zeC(auZnP}P=2?Htb$i~WE3L;4%`e{|Uj8&jOOf;67HjoMo0N}VJDPv9cH{E%uY$t-
zZ=da(`I12<V#3L1*ZD6z|JFC>bI2r~d6#&P7@W9ae*J=b`GyTWu(bfZ)qA&Zk<8H1
zIyOi4T<`6+%3IZ@Is4`rt(ki05T|s>o$t@RT!IYDm-C2kKiqrt_4J$CegA*faQfS%
zg%sc2wJ<0&;B++S{Z&n?Rn))TKk;gHVAPUG&;Oq)efNC!<?MOy_<s35!SqVQdx^&u
zWnSw#ui<TKv;5Qb+O>h{@oJ18@4o!|W&5MDD+&B&b^GVc=TTNqcjbH;zjw*o<F;B4
zPdanHty^cI?X`j3eV&m@Sn-#tKiVt9w{;wK`XpSu#3q@aJ<V=ammb5W#?$@x-@kp|
zm$ARkagvDm0sD3DHMZ~Fw!4$@+{c=2O5LBUS|;5%H-G!P7iyKNTYvnH`1pO}r}OJC
zMSq!4@$Pi<uU~IFFIgU&uP^^r^`&L#ybT+5mzK^jUw?m|#>9ii9=-8BoRs45JmFn+
z`ucNG6VFa~w@~FM>xZAtwofzacypC&KWyS!T`s=4pjpsK@5udQzrUA>&)+p+%iHMR
zhR;8yL~gM2zyJT<j&;lZ-zdFZ+}D~qt1^C)%$b#s*5|(sU7!`_^`G|+!ws$AU`>Bd
z#Rb*nhuZk2K5%S4@b=iN_x@K4@AWyJJjtRe&&?dOt5n<d^mKEn{hwlYf9UH~)v%oT
zp<932tT{5JB6F-<icZcleKmW6!o9%2EqkAe6^e*I7M1FXSQ{d5>vfV%S=~7_O6uIB
zq#Q-XEptsgV^UKqS|z)hH|5@rlBqf^C+WHRw7$4^><iuM*VjM_w94LGSTw($?L=|l
zk7XL>MRQ(V)&G+->Da4{mR=XrE=~KATO@n+?9SPH_r01tUwr9a_iN8Q=UH(&n|Dm)
zskN!xJzur>u}iM`3vJF0DX;1F@}lXbdS>^{IwBG;=jvKrpPabym!R>3WWjFn%IbNG
zmGW6<O6Onv@wslwg_dZI)3f{|pEU(<3!b)f!XsySL7{TlwUgr~p2+iG@aotzS<lLE
z-+N!RmCo>qXg_)U(BozM9P>^+?mf2h$A{%VT>o`mXzASY^7pn7@!YGkHnFYuOq_W%
zbtZdN>f&S1eZ*q&IM(g{XCKGiD*EAT*pDpZn0xGI_KGqmTKxhaq_#%BPQ1vs_@C{3
zZEblGx9@F-&vS3p>)<s$l;HczC3EF%$sD))8A)@pl9Gyk&ENvp!X>-Cw!it~Walms
zUh_j)_k8rdBexc<x)7nFdwR}t)2Hl9R_O^AICt^yTP;?-<jRyc2Tq%}H8C3pl=Dty
zeQi^krG4q-&3_Z3-aJhD+SjmY?~|PWv!|u&D=qlS@saOM)2{55diRzbZTHLAaf2h>
zSFf^qp838jy3@pDYxui$9oE`id?b8DcC~It)8F+ES6MAeo#|#Vanj+<A3o(S7OP(J
zgXQ~zRRxO+`R=W?dH#Og+3TnN%wLfsu#0iQu7b5<%Wlr@nY>v|e2UceZuO(OFSDMW
zTXSgEjLPgHO&#lHPbvz}DXv{r*g5^|p#$p_bz<^clDy8YOS(5JrcdOG$)rgk4_EpJ
zmmWQ*bk3V=>IVgVt?ZZ_Pu<J;=38{k$}*QumX5!-axt6BrTxVdSbjukYL#y&aNf7>
zPNvSO=^<7#x2t`>;n;upY1lM5ar2#<^fZ@f+1P6P*58Uf^wZW!^~im<%B|g3cYA-i
z&09I|$cwsrVOewYo~=Fk^mS>a?;(K|ucjQAT|C`Zf3rBF`0bjtYijHGTX&z9YMpk&
z{JlovdFg8vb!+#WjEO#R>v=!tj=rMlV()YxA87KK!~1Dc$deG`&F_WY8Y<4)_PnjT
zykqXB#i2{|&t0tj+?TYGD?2`;&UR%+{OL*8nAcR6nYT}Wp7qFdqtK)W{hM#OzI&E*
z_v^}qJ1q9-_{W;&oxC0QDD!gY>u+<MYniSz-CZj4(^7upfqy@zzL`IJ<xB5ZPW}zv
z7mjb(C~e*!SZy%l&GY`!L$M35$TdA$-~aT}hT{(JcnYpN9Q~DCnr-~xM01yJ(1vSE
zXPl^s(TrtT7|!+0q9EMisoK&FD_x^DTNGzrnco)jXU%~wIp>n4b&C25K4(|j99e6x
z^7_LM&MzGjN{n%eB4O#pOKR4yJ8d>;TKI0Q$O&l{<{?(I%GckYwLQdGJ4pKOeAm*A
zt>({l9zJ_t{bEH+^wQb_eip^OCF<Ol?_FH{^!LJZUvgZJ<v7*MiYgDgD!chk;F;X}
z-xGbFSHF<BG`l36Yj*MUO)nnQ_dL#3Pkqn6Ye_2eRh{{a=b0`ZIILtOx?}&kH@2a<
zcJFR`{`heFM*I>6&DC2B%PSujX#f2AQ$<xZacflJ&KS^$-K$qw>-K!|$}tPRWAgKH
zP|&-h=BpR&e6#1w<$L8<uW|6Dnem4H)UM>+!To}xM|`5`fvu&f`tx&+UrpY+>bpp#
z_8RN$^6}4t)cx1XosP_PGhA_Ysmrgei`Q(MkUDkqjY*q(z6dFQKl7;B_~r}gvyG2*
zeQ&Yfn76;{{5O-jbMH@>^RRYh7tP$WWPV@A{)uve&PUE`cg#8EyvD*P`nByphO%et
zpS_bme{tg5{E64<K8jp@@*(+H`YyfImA2~-gx`;g-uZ3k$IbG>75DdV<+rx;U~l~*
z-xqoF+7ye3s`p{MU7v+#&!75A$X(g;VCds(pB9HM(L1x~O~&ItjP`dnx_&=@ddcS(
z5}Y~Dy>n+yUQ^n-D|^~UzWes-!Jo^gnPty?vnFrmBfE5O!S`yq*XEgTQ(u+e5wUme
zlqKOC>hqR~z0p)&F?as*{k&gUe($qd^>eq^(-Ws^`u}YBetPjM@u~M$*ssg-ueoBL
z@4L7B_^oQY-@7@^o307o@z?!G+VQ|^6$^K2S<jW#k6FF8y=QX6H`|T3YBlWlbT{dC
zZ_W7a<-hmTnUHP!3$|{PE86<QRb9bM-|O2t)%>$Iy4E`m2kYnGH4jOXy%5&y)}0?x
z&Cpf8eqqM#Al4O{HeLs>Ew%8HKE37W?&}XkCERior=>@`9+Nw~YZv3yo$U@5Pc~KW
z)id34{LqTSl~?b1Zx@>|EjCpnDdv>0y!-`gJ;P7udEZE#Sta89&-e7YOG~4<Q_9^Q
zTl^2*ny2=+dU{-;pGdQiv&w<vUT$@!ufI>r5N4hyJYibs(I3-;O72(&PMRaoF@O8T
zW2@%6>a70UcTT@_LrJ#dWSgq57BYF?Ql@Nv9${j%iHp~A<FSWnpL*_AJ)Llk$BSoL
zg1vNfuy^Fdpe4oO&x7Vm+<h7JEyd()>*VMfpUCO+f?Z43cHiZFb+vtm=)<G0m*3rF
z`*-K_xbPj)3i$__)>>5v>|YmqR7|2{SIm_6w_Jbr$#MnEp1W4`+p^E9?q%CnopwDc
z_xM-Y^`{55Vm7%PO%m+B>*tW9<Z3_n*6!=E(cagN%V!td-}hrnzJ8dz{3>Ik6<)qq
zFX=|xbn%ww>bj?&yRzWl-=pekY~B6*qU?MDbEhpktD3vsqJUv_KmWN+$2KjqlDU#*
z9x8VIdhuc5yX#lq*zwx?XUNrxu<O&_E>=k{n_Md++UDH5`4xw%<mQ#Sw{I`;D}AZw
zWt0{iyeahcUS$w#&cC?D*;^CtcS}hW@9Z#jV9-4s<?)KY)^yEd*+;^YdOCVf{h6;}
zYvn%Ibot|6huHh9;b%AgHeT?xU{&|_;F<ep?V0PZ<=}eHt0+h=aQ=k4NB3VTX`cQS
z=D+qyNZ-2o3!dJ*FC<djTJiJv<Fc@zm@k5=FaHNNygKwXD(Pcpk!+}Vepu=Cs$<te
z(~nHq`&G_0Cut+Az@2wqMdg)BK2`;vSw!;NCj55zy|H5X#4mg1%?XN_yR0V8+&!pu
z^}QgqdF<1_izzWB{EVBi*Ryi}!LKumSbo_pwlRp25a2h{*15~8uOC<@lX>Uk7p56|
z1%qZixn9EDKPTyckB?7O#}<nRpjF-fHNVyAHlCAu#`t{x%Y7zGLbq#1)F%7A`1fj!
z&6>*H{vt{LdjeDq7T%8dEA-$^_4RLs-8wFvzw%`-oYt}_sQlv@+ajK?ci}9%U-jNE
z_5CNfUoYdYka!R|Q(Dhrzo5lypYqj;>9%*KKKS-eUFLn)n=ISNH6QPDv9=$2+yCOm
zcZM4Z;YkmLGqPU(j#qp(zp4CA=jm*|Ll@iqbV@XK?y#8Nxa<GQ<wrIdO)MA8`|;NL
z7x#t7%}eLVsj{EYx#{}oU%!96=S2a*pW4TmmNVUMNa1<k|87;)sfwC^|NdE3d`R$b
z%5C_){_gpu&YS!;g(rtReE+^Y_2jQ*rxtVys~e@Cli`wz$S8Y%Z|=tA<Daes`#=20
z`#5v<j6eFEpURCM=SO$s#+JT1RVp&&#>_u4`9)m)t=CSTJ6Cq}`0@G;6(1kXuJ^5X
zNl`OkeEjeH!GN|m$1B9<7(I*Gzx?U%2kUr#o7Ngw75%al_{XjDecjVd`Rh&Rtv`QK
z+@Hz+#7FH%=@a;r7r(4?zT^3O^P`2bQ8gc~tM}(I7XRhg@k~!Pu(@N+|JMzYt9*XN
z%lxSCbZU#fJDsPh)S2r*!|!WxnT~b=PrqzBI-hMJV_eMV<=52z&K1u)asA7jY4+}Q
z+dIy5Sr@(drN2+&^{ua0g3ID}{}pzbRdMsrw1_=>IqiPGncSEE_2J>Dso%O6`~H2#
zVI%(k!{L6Woc|tw*4mwEy#L_lZ|TSKm2&^qy3Z-e;r{L${(QZUkKDzljym5yOg{7Y
z@>YYdXX8tIrY#E4&CBzWT0WmqLHKr44fn0T^_LohAG7R~uKitate~d$pWUDsba;!2
z_jK>AI{K3yYHVj*9T+uj=NXm*tSJljq;H%Mv;Gf5#OF_uvyb{3ojAQ9)8X`=)&Kbw
zoi=jZ?=;#I_mlBMN1xt`MtjY7)}q&#>KS;?)k~K$Np{t|ICl5?;y(;8*2gD2X^&w1
z^F2KD&eE>U9l~{YQq`k0PP3;arYbO(+8?;G@>N{b(tAq^B;AbeUpDsrz4j+-cTHc>
zom6(s6Ojj3b4GXm-Fm9uDvtG8!i+zv$r?_1d7YmgyX>)9t;}7Qb$8J&zU8ei=a*%L
z{bc-b&icJcP#wdPB})uSUxft!O#IZoY|Eiz%<I1?eDyf}sWIj0?+*u7+e&HL*CoGW
zDPwGuIMuI}5aT^Xo<Vx~3)h{mckE2DZ<kTs;b;A7!h-aWp9@78v{}{K4sWP>%6{N*
z)zisb&Mf;_`mXI&Kd-S)%KWNp-{iVi!n6KQKfyRnBj&F_^7<X#?h;W2p|T%7?Yez;
zm9pc$Ko#$a_HPbHP2_6HRk8`y-MaVHRC$Ki%jbV>UGYuu2gAdTKa(P&mmf$IPCB&L
z|JTQD{})b=_iB(2{j%z-KEK5OqvFZ240o6Lt<C*^LOGo2afAGi{F6CK6|F6Ez9ico
zPBag_x^&gd12TcO`{RBxUifUa_6Do+-2&mZoO$KPtg2+h)+b0k`<3%fS?u?EyS}sf
zVSZ&itNp*!hZnBB!oc2G9+Nl8_7p!u?Q;$m9u_$kvxJ!U|FdNdBu?mWs9W~w@R29m
zkA4B2PzXNZ>}Rur(!B$@4&n)YtMqJ->dDRe%&;;&;5?IBOwo*WAAL*j=53$&`LX@|
zBNNNMTvu%|GyJKX{Jp67X{-B=qztu%jlQM4PeaX~t?zg?*>z(`h-vA*-)n6g7+h3j
zoCSq=_N-r}x%|e_BQWsfzsfSuswpu4$$tj*;D#&0vVp!qPMV31d~@_pXnsjN-k9K}
zea1#kP3>!hj@R@ZMYp!ERJd{9F>-0|;hS}D{P+(&wAsk`I)5eH6NZL{nUc?Pu7OQG
za^wh$fz$Vtr}J+L2&t*<FTazQ`2C<mnLLlp<yf$vA%rDs{R@RDYB<2zL@m&UVCVsA
zDAd3GheJTQYz7war@kG<SrDrr<j?<n#+<u4p@5S?P|;LHb&8-^NcZ7P#qB4~o!gS2
zwQ5cJu52~6{n9#O9vQ)YPCl&v_UUP@UYqjd$HwOY40+q<ynHtkVXw&ngiHSP2~1>2
z5E5XmS+nZ)zuU)UCWM^$s?2|RadPHlqv_ER8!ek=azC<|^7Q-tcU_$)-;3$bE;@Q)
zaZKUCKqaTFSyQG@sW!}al}^*m^A0_`K3uBHgXh?0h6lc(w!c<On?k%`XlVG;z76EV
zpUoSp`&@R<{Ue%aA<$d-|KGI`t~X^nXKp=ys6F}ks?~`P8}_ezr=PT&{o>}v3C35B
z+Z!EavhRMSogHVFU3|FdssG&k&zkG@Fh134)Z?hXAsQBXs`0JTr-KK=uhq7$GSjJd
zw6j0mdx!IjxXPn5Up|$)a&B;aIJdp@&7#NL?X`;HyIP|g_Z6|dw=PXCz5Zx%Ud}3A
zZuwWMj)l&3kE>*R|F$xEe#Xm<E=TzOFw6<v{!&j+a?z^S^^Vv5JC829Qyi)_eeU$i
zLsntkMUMMz*uLvLcp54DGq3dZf46WSpStT?xYj1#dTaesCc5sB)j>u+wV0xgg@21H
z-+WcMRNs0iz$J=V+91WQVYcg%^{dkUK5~=3@H%nlJ-H(x^Er}q%c54T4cz!(Q$=9%
z#=zgvUmj0i5TL!m{cep!-owNCeUop_n|_{6^V)9Kb8JlK0?g~pHLfsNANc$3aL;d{
zr4w^DJzLM*9^K;UP=DZiPsyk44uOq_^HTRsU;ldQzVo>{nGrTG_L<7YW>qqLadL4w
zA7cK0gNA8Gj_{YWTQ9Sp%a748vTi-Sp@7@V|HtD~pBT8VD!mCZmw)r_-16YS^248G
zH$TnkE)dT<=f+_b{P)k{1;;9OP37P9{#o!cGr99q&ZkU>*uiaaTIRgftK&R&Z}xTj
z_sJVSdA9jrk@$(53(}L$taALuAn*9m{e}3t;CG2hMQsxwUrY1x@u_Ri`R~&frF+Kh
zOzZdmtW4V3dw1ykG}2|Wczv&wf5iuzF3IbUt}E@hviAG>`loB^8Q1JDPS{a(vL=Lm
z?#p$5uW_7Nt@CmBGynfTH%dLQ{Q1c90jJ}c*DEUT`8V7?_9|k!g3%Z5e`^mtF}|zW
z5MTXX{OywouN6FR+g<4jzA8Ggo{2v}CqkCVidoWO(W{l;?Ioe@lB}%0$aVLt&o)lh
zvhO?owr&6Z`6n*%PVC**FKynpulDz*^7nDi&dzpsbUe8J<*Lq;@4FoA)s6pco4Vu0
zDY5sH<KLWp@_f=s-A~_gP9rx*{I~A!&|z$2vTR^j+mO1->dO}Y2Nu8Vl<&8dBpz9x
z%l`1Y!NflocTc-`KW_C>hVv)IgBvxU?f%wsW@TIUvR5~vTvG1Fv+rwr^)`K1@P13B
zcHKw&mi+(n)tZs*-tK2c8)^>8M;`oa?bI^!brbu&MZtyp_j>Mes`(L+aA)Sb>-C-Q
zSI5TG#riw5-Tu1NC)7Mxpg8UacjTK@&${MazuNm;{L_*{!p|z^O?l6{?uA(xFE`Ij
z3(*v=7w=QfJaJzk(_44vO7EQ`Ps&>|9rKbtS*Ksmd6}`*fL+mG(dXKZqpLmVPU^XN
zC2Wb{ECa#Wwmj*%jINpQt4{q@VtXiGsK?;?QvSi3bKj=?Y~xi}aP?>D+Zw-I*Q&|i
zYMp-zU3eC>@#mIfZ#5RKD%d+MwXS*B?6!Ifx%UfPnr_9s`nfKT{oF04Q=7#ft~tl3
zVDgVG$1c!9%UHwiPiCyI;+n@PYqmM8>M{$OxB1JI<Dc?N8S4`N_C8)AoL;JDnp(X=
z>&}Cf!UCo|_b=F836op)<b%%nGX47!PLGZ))?ob|Cz(`!rH-dZs^b2viycpYI(8~v
zT6xwmd0AJMc>Cv7H+Sq8*&hA!!m<A1U2`MszaBl6vnuOu$AO!jieKIeXw=z-6?Mz*
zs`59iHjdi2?q#azzbo23N6P*^$`$51J$F}LKBwl(HlHhtYZYp(SgKx453{nI5`K0X
z^U@VgHB<DTf6d7GvCV$-q^rBT7&matxvkuDkCXAy<5b1X8^Y>uL^*^xUcPUwcWS!*
zSB~5*_6IEQI={TI>!nPv=<D{=M)7v9|CO>|+h_72dh1D@5O&x3^}I>BRk_R|Pvw?m
z{PtqV`KRdeMY_*_wMAg)DkJ`kgUgQY$m(&`+!)cZ?|~J=Cv%-8+f?Km9;{>jkU!fa
z)KALQI;`^6x6G@38{(Wdw!3uhUe<N$%-*OSwW{xKX&tJX*Y3Z%;uQb;B_;Qd?Rw09
z`PG}#3@73YxwkK#cI|m=>(SRYn8Iz(bxk^5bp2et=#ICMGix`q&b+k2W{ESyUbSuF
z4bI+0rnR1Z%g@-KYOniV_K9O_pV9JZX(5FLg=V6bSAF|LtK(GWuFuf^7kJNN_1%>9
z`d4D-rv^-ocP`jtAG<!oJL9^;M)n&TwlOFBzVl}toVO|M_-~gVZMR<*I#)0H)z)!T
zZHmk)m9MXL&PGgqZYjP!IPz;nSGwbx>$;pRC10k0d0+hH!lsx<?XH66TS7M<`n9c`
z@7|PIQ4=|Rb|#qhU(>eF5z}wmvUg70#OK}%!Zns|WnD5Y=jv0*&6=xqkKEUuk-f|A
zQRd~PeqF0Jm)3q$>YFCdkWg~my7NQs?H4<^`S&fJ`E(^i%kOQ8DZgiT@W0CYBe&H0
z>+a_NitAr>xc?NCzA^Qn;dDXa8-lx!wx8(=5nHw|`3mE?PD$US9|zKozw@3y{W0H_
zCu^8~&B^I;RT0{;_}%N|1JfP2F7WLT{PF$dH~ZMCa!otkr|c3t`QPnLvzIP!4+y&V
zW8T@5Cl6k~J{@#>?v*Pc&(6*D4!f40v?ed9$ZhA#OJ6Pr)iq4?f4;78rOn5*?U(K5
zb<AmA_=jN!n=|7kmK_c*=R&WBs^9r3@@1yd`qnc0jh`0#UkLy?OM8EW*4)%5AxkzZ
zC7ZE#ZD%rAcG<S&_ciOK3Rl+^-3{I`vDfnc;#bT3ue5&2Elphf{B7T#&|PNPiVSvU
z^=?P*dwlOGK5|~nCGTlsn9SU@v!zc|9=s>W)4O+8%Y!(fl>P-P)Y_j)&VN1aPU_jx
zpMRvR-!p~VX~+9)PzaV5V>|wHqRq}`2ARmI>sNC3+fJ@I^oHk8^z`KS{ZZzkkymGZ
zi#1by>HBokkA;CHlG4hKh5xQhu{d!zYK^tMoy*OMT28lqPp$~nN$hNVB>XD$`#Rt2
zZ+u<VrCz0d?ESFp`q{UgauRA`yIU_Ep1MTu#HB5+H(8GTxb&OvaZH%qtVOTP;<nqW
z9TA=;p&@ztvq^5Cnb_<J6`?wY&4*Ms%+)tN%GbB%)OFC>ovXW!|5%{URK9+1^?~L^
zRn-~&#UFdUGPc>jDw_25u{uLUPT8T~JcsS|JlB-jui`e=yz^;qSnBfXSMA?-3cTMS
zaf&Z*sm|4odoN@Kohv@It~l*@t$%*it6P7XJ71VH-G9N?v}@%_`$es{>z7!)=cvoI
z61enMX3o^5Pu9(QeN#Q_gT$JBjUsPjTtma8#PqEdJ)1vvztoCrOtjGU(zv(P>vYie
zqq`=uo_=q!|M>kq@g2fC^Hq-h`px%3=1u15hasQ5vVT^l8%{OVb7J1J<I9?3r~bD6
z*|4?YOpUYHyQu;vEblt0oH*}RId!t{%G6zD<%aLXR<Y<ZHBWMSd08>w&)&6DLM(0+
z?r^&PPV3mipd_U|I}I%F1n<ALGDY;-hO}}+Q$F*?I<sRuSyxw_J!Hgwf6eL7HSh1M
z&Tx!vRy}astFU$QQ%%=h#(P(?N7qIlf3MF}Yt1_Gj@^U}4*Dxslx@t5@65Xs-lb*E
zqZ2imFWp}D+2PMzk8ic#b7=@qKe;w$mE}`=h6k^&PU~A(&gJ0sZt*G!w>J;#(l447
ztoc!~_2AQWOYUs+-+X%C;vH4iigtT5#7nk5-&gW@!L3S{{we2{9-G<S(fe*<eZG?S
zvM097WDmbPaQv2Ak@oZqzn?-3x7zP{G=z(5uDrRb-P?{?LG6Wp%g;HwOSfuPt@x2_
z)#7{Tyx9B9%PW^g#q6E>W|OPNyY8Abdw64ZKQ7*RF)1-C;P%BI+xJCed2P#n*eF@b
zoTj+zyfjn5hUbxM=Li38`>L+;Pi^CG^#!jE1Xj-Iy0bK@>WMak)1&pr^*_~Y{C)Ic
zS!ht~7EkVP`<qs8OFhr`eu2v&tG{1wR9I>kgvnmpwD|L^xz~TUd{NqR_$^bwyq{aA
zUA3L98)m;~QoP;6rmEC;Lb@ks<jz@jBV+ELu7r<=A}b?4m-%OhgdcH>IDYbnd#}Li
zZ~@cQYK<Geo32fH%Pf)i`I&A)%_;Gs$sF^3PPAPhtoSxx?EQgr3-YqG`GaR}k2!6$
z|KKB0kC5~Aa@BFyMINj=dFj)eqgS@xPErz<Kl)5uo#EA*BayWstGmnsC+?P+b@BD~
zSKnB|?r&SPPHWTld#k^eIwh??X#Q!Ba9`xNXVxKCIUN#advkW|b7A26?t6XKroFwd
zs@Tg^*F2t^#Q&z}cA(SEi#wxgD#B{(^@1MeK9G7cjZ-05@`jw-ce}DTQtV5fX~*Za
zoMPjf_4d$%ZHi9cB?@*V#P0fZj!R=@)}5PydlO1F2}p8SE;Xp${HeAp&`gK3tt|JS
z&G)BT@7G(&*ZgOWsav$s!0@MS0;u;^_k6`C7AFOVl<(<Bl5$@K#>8%l&DOre@xEq%
z1$!Celv969qk?w{H@vuKd_-MEvf<Ml)ms6Km$Y7Ha%R}dFm&5C&3VgjR`uHbYfYfi
zt~>RA6qhFa-+$s>)p^aMHS;H=M18GTcar<^+f`3K_%Gg~^xb`qY2}ue|MxLitTNuJ
zRBoBbDct$a);VS?>yo<rt6eX5HoWjwS@gNqcU$=MHxEwSDvS!=CEa~?ewgh%;q9v@
zZ9235>RS`F9f}`?Gp^Ro3K3hQSbv_ItLKhsw4T7Vf6k(kx3qoScr&atZ_Nrj7MuU(
zV&2<7JO559Qx|F27dd@-UaNTiOC4VI_y!-To71G@Z?4?UH`ii~o2{YXy*)+Q;hnu-
zGOrw4E57~d-uL~lZr_((7=K(rtvBcP5`F7Sr+0krwY{~lH-7Ryy@>h8U&S7MmAw7K
zr?s(5{M+5;Z87@zNMhc+smtth%+~C3{*%k&$CdiVGH}w3bN4sb|K$_^#x+^+?<}{9
zBJG+TCLxE<>A=<k2#3y#Ek4h%-Svr6!;EhAuB*E%^M5w2_13(#FNoP%<?_#G;zyr}
z-`Eh5)OP>Oz3uNVo;njEp#9cO(y8`kV{g=Y2F{mt^S0PM=i)N^?{Kj%l<UH;J*zwZ
zp0-t*<|f#yQu4d#+y4I(+P?3NI8+tuaP5=7=H2aqjC+`zZQnj$H*a;GyRM=5T@|zc
zZu>PELM>lDSu?Z#^Qunqa{_sDj}^B0p4_f_;sE<@27%wpJv`$lJ(jfJ?~#A5YDM<q
zI>sHcdDs3V_y7Cy#LxfWh49Hs@86v(we{}bT^5~k633ceU&~$}ef#vyeibvV_toL<
zKYzSQowa%EjA<8ErE@&4lTfN#E2Uk<W_Q8$UPtVTgB$DSd<_VXG0h9Jo%cxdeN||5
zr@U0_=0isprtaKgtM1fit<V4R{_}t-QQsagAI|?hWp*Wtq1eHB_T?K(xJ<vWZC#hO
zXU#nhrSOtn{hZyqR?OF(uzHtWNlo#hSI@4Vo&0t7mhF;a=8n5szGjCcCZGGBGHv-K
z<06jBZ1u`@agIB#wl4bPdF<p3J$|F7%TKR}FW9~8_F|sy-RlCS>t9x|Z?C&Qd(SDJ
zUt9Ne*q6_6Db}(4VwiZ+a<6r){`0s01H$K|tWZykSpJO3IAm*-%RT0IjPFDzO8%1G
z^)Al*(+B-q`WMchOnsjE>ENLqZnwF)xMo-ut6jW!u}9LltzE9FgPEQ0!&&qD1urfv
zyuawQn%e*3ra!VVR!^pDero%2PF-);r|D15trSlSTk*<>K`@eW4*MPMKT518ei|QD
zU!i=~ZUxK3fB)VaE&A)rU~zZrm0j5%HnSG_K3aU|Lu|Owsc%Mm{_>WrnXGBMo9XrD
zeUC5Bch5ZEQ9Rpba_;XvDY@62ct7SH{bK)DqtNkgz?7_X)_vO;+)8)&+TH){fA8Ku
zbJiEqrHbV$|4&!EU&-AaAvv{RwaxCjJ$ja3Jd5w{PkN$Wm(KgJIrF&qmpx1OKHod}
z|MMWv*cneN+kUZB%l==-Dp0CDJI?yRrRwcfO|G#9d#8WdzulN2Z@Cgv=i^(RUm6Ua
z^+m3|yRP@~o%BgZ-i91uN)nuu|5jms>;@;}u&1*1J!ze9<j(9+bv|N$YQo1D)4VnJ
z#H#$?DZE$H3#z`b@!z^Co1?;0mVbU~c<JN$+<@&~w-)7WWv?`RwU|+E=fOv*ikUTY
zj?580c<A-@)k>4^zxna#_Fngo5)Kvb9}3+|kJwyWbUkeH*T?FwL<PLATc>rzm$bV*
zH9VX*#kn}{%AEN<NAH|qobFX{y-_Cek6h}?+ad?HhswNlyQ{Zume!`aKOu}v!c~`k
zPMdz@+4YEfIn^gquH85H_<Or_@!b`-ms-6y*tz<7Ro&)m&*Qc21anvFp1r(kjme*6
z;g==Ok1O3~FTC#gYx@5ybLQ{s`TTL!p2LgY-Q(J~_ZGXE_Uh*%*Na|f?>0Gby(%cO
z?*2uuvsx=2F4TUM`enfix75e_4)bQ$20UMP&i3Lvxj(gQeCFS9og~cEuRm#inONcf
z-M>xNP0in2ds2I4>ZP8$Tqc_L%eOS;UwgWe!=^6OX>#T1ug<qmuzMR<);hK^-N+R?
z_g?ha(b_|)0ow)6|C?7=6+P3?GO#cI@z++#Uk4}o2vmNM=RQCGvf(^y)(q*ArCazU
z`mEQp^)nq2^S$ozxN^dz?-na&F9|#EvHiqx#ucTa4^nwuH+c9wkeIfN_lm-Mm-BYK
z$CssF@m^zN;?uo)n@RY&b9*#dD$A$0T<Bz(QZ{AICsi(|{;>0%+t-SwnpQt4IGN6M
zLGw*r=NJ3wvOD`31f*-$y8M`X`9%f8PEq?!pDwtrdbQ`*W|7LB?X8&%b_@Ti>O2fP
zWwd|dA!g$%Hx4>Q99qjDB45L=b&1n=hR5uE`J4{9m0Drd8rNQUbL7@{zp+XRH+c3^
zESh26EvGf#0+<%-Pi$E6aEY#U^z7&!dpZ64+vYtsdsF{<p8mw`uRYJ+{pz#0X#-!m
zN5&zS$KN^MsisD9_x_81b9U?FgKu@FPwKhJC2--F(jhCUZ&s`HH2vnU>|2$rxhhJ1
zzgD7b{_(e~4uwWH#2-m$N^<jl^?mP^z*3gh)#YcVP1kLDK2uhtSTgtgJY6NTIahB+
z<ot`sX}s_=?xyYWc-^r5Y3GHfEZS0j@|I0xXtY?X=7zHwA9HQ=1sYZ@I-ByRCUbG|
z$4}j=n{H2TlK6ad)8gV4CyaSM*C?NxIJr0S+qB&a{TPLA=C1m2?QHs;b44d_mhFFj
zd@Fm&g1;BGCVk~P78>1fReQ>UZQ&i$>whPoQhmB=O8=Y7yNw^pGkoc5ZP&}Qk_-Rd
zF1TJQ_j@+K{hv^dkIhl)5xNDg@rjoNEWTH&uGaH<uz#J{yIlu<>_5f0FRtM9&O@KO
zA3R(?rP#`>T&LMp^U&|rA`-oKYRrD!n<dQG(RosGnQP%1Umu@yB1#<7<@TFqe^&90
zzI6Wc$}{n`f9hJw_k|z$(DfnHCh%**=iKJ{E3GSTGdg(O+1eq)%`AJRjOXjA{yVYf
zH{>U-k&C$F%N=}wQ5;8xX5T5EZ}qnwFHie&6|~NEO`Xe?$lU3vx=Rec>N;dxesBAc
z^Q9+b9qr>IZcZNF8mE8tU3p*q>fwC1%+P~YHBHq5)#tV+ZDb9Y_EmS?Ehe2XdnW0M
zWh`5Fdog(N)jkn)>ynu$9P;wghPRd3MUubYnAQGS%={|M!;d2+A;~~HxNF9TqAtG*
zOV{#innrff6QAA;i+cHF+CxL51;qxUSM`?F%vm+vW~=M_y6paU)=`a1S^3r|eR$L2
zCnWvSIV((c`@U`7|G!*dll}jQ?{8kRUEH-}59PKkn`-#*sYvas%OPt^cfAypKe6H7
z!!>u}PPF#tUOFY^?6K$j+`YdZg}>x7$V`cTd0DYz&!nilpV#$dzui##TM?;NHoH|b
zT-{@JfHgzsMn<2VR*piqf12OEzFkcA;;-WQABwup#b^6)7=N<4re?cpP2=@z^*8_C
z%AI9Y+qCR_T^!?;rwXaRSbS&NIU0+d3Fy8%-Ot=c+ibrB*LMB%&r`fhUf*}m&U_{I
z=HSGVJ$19@oHKnXKilI@YTGB}^0(J>W|!^E`+Zz=*3LJN#kN0u`CGa?qc%Qxng4}N
zUt}3Vp3Aufc!$pXFWY2dbXj=ygpynxhI3ltxomC1*Os1ik!Ub~EdI(mR{Z5D_uvqn
zLl0KoRe2ee{BY;v6=qko?Za&6ExOG7?A7YT&!tx%Yra}#8s^4TKK<n%?dz|!4}Sjg
zbsP7V9|^2x^4gu(k8C@W8}(pP|F7<N?fjzc;-BZo*}vf4rvG(vas8DyXP2kn-1Twl
z-(O+v`L^>_%X2UOGSs*e-KKEwoYwo@uRkBSbN{>SOOadcO{;v~MHlYtoAY}8^fR0n
zrkmYcv~+8$@2&k`+f()y7MlNk`69+e$H${8iXkulR($-eip@+idbbZ>xVb30XnNxI
zUmt!Ph<x;1^vEjZ;vc8?1pEczj~~*1++?bJv&R49x?n4Lja!G3?f=dUEN0qS8CZTw
z_9)BE!<OpDK5+c<KPB7~f8*fipZ;AFzkycU+&RT_gemUeo!TzNRs8ZF`&M1s{p(6~
ztxCd?^#8sbUy3K)+4<y(sQ-bTd;Mh|X=!VBOB$zrIAeVNL4ifZgGTlZ5k3<yKly%m
z=ks}|ZNJ|+{N&{1mseiSV5)p|Wu=O$s_82073qp*ul286&zoIS_3(j<ihxAq_pe*o
zT)+PBU$eUS))e{FEmxOUGVchK%}aLqJv*S(xc2edo<FDN+n?ur)TheqdGh~G&yq>z
z+ied#{T%&q{n=wmHyU0DmT<m3er9g)&Ofg;&NsyVk5#W-oVW1#w<pt8^;Sr`pXN9C
zcbi4l)I4B*eEnXgp4XogY8UY=pWd`eC+=p+?0>0oEBa<hFPUA`bM#90Begjn_KNP>
z_kAr>u2i0I_k@yI8-_kEb-}w$8F%&9-28jrH)hHD?Xe5&@9cEF%eVBt?c5i|)$R<p
z;;+oAdU|}7dfBTl4VG561?%*7W_Md@^&DM$$ad)&+09Y$oby)y@A?t-xqPbBJc;o6
z6^?%^-0CjG|5;pf!dvs<-MsFvuJhM_u|H{_aqQGI&45>h)^|V)*Vb>3UhscQ{nFL*
zZmeYJe0(c$YqY?Iwry5b;u36OlK1z$o0xcq?{JaD-_!M3r@nCRdc8GTRH5#T^CR)Q
zjj#6bl<g_#&HHh?vZ~}`wU!unVX~aS{TI({J!Tz#l)C)!*ULwqiM#w<IQLCO;hwyz
zk{NP8UKEy2nRoB+qjf8lieI+p)c@1E`{xLU?w!ON5?iEf+!$CSS*tt`*KU*5Nj|e>
zZPn}j<(YLWn^y=}Pv`5H&~qoN|IWX+Y{_TB-|KzLxm~xRr~8+SK~;cAUTgSs`D+t{
z&0d%4FMZJ^+ZqwAbcXqRf9K>UEe>3#WbS-_7iatZAaB*n%h6x<9(A8}MOUl5;HUkz
zm$CV8FTPnMrPTa3##Y74==18GA2#~#db{A^+26ko@yz{_?`&w4<)E^d%_Zn{$>#&r
zze`TsH+vC0f7z<&#6uU%=1k3~Si}A!s<NtvU9yCUzij%UL%fxDzP$32HB8-H7ps1{
zUoxfQlh&j4d3(M64zIYD$E$AmDUhMg$|mUf`_2oMyPHc&k7ektyLW9x-cse}pVf!H
z{Jt_TDrz(L?4$F~J>>83UOjVf@Rx*(zZsT@?mhix?xMW4s@os2vvPd5mTnN3A6Idk
zN6_ZNZf(1589I-AXUtdhyQ-b_>gG)I(Eayrdzq)*Tg0&T&w2Gr=Q|cX2tTXxV9TTh
zu4S{86jJhcMt`rr?)m*p{{`mm-I<3qSXis$FYLYV@_OFShqE@OtyyToBj0h?{$0yk
zv-aDO=g!?+RK2h7%AB|S8V)I!E?+9xm%Z_q(3N*y0p@w>mirzuf8;ZnvP#dLv-(;4
z%XvQ&XKk(A#B?Q0=1b0L@5(!$WBAuqi|v+O+7ZFoDgEBE?W&wx2D`K7gpZ%+m;OIg
zu~zF&MvniEvpYO{Bw8mk_Ny5hz04HcIC1;y%)7sRx4fGty=LY8?`u9=W&Yvwi@oIj
zy-s%N%-L$IZil*N9CA4{+px(-bf>l4HQUdJO=^#_f_milFW4R7`LpF>uZ&Q+YzOQ1
z&3oS6S^s^?^PFmj*T;`X=1O>_<n6e)d97Vkn}0!hjq~q{TO6Hx*(N4$_l-Ed`{*lC
zAJ=<a-_G=3S^Ro^a6`vB{?3R#$@xE@vE4hiaZdu<{iO~!Y)^&0muM~t6uO~v?9jn8
z(mYR(tG`xwp{M$)F11vvq@(5K<DSnFw|L*}I`Dx{(kk}j?pVp6`bVFdO_6K1KB#T)
z(C$8!uU|{FR8X;Pe^$-@!n9`j<G-F?{wL_;^RIn|oPwI#{^YV6ua2YLYRjIAMKgr`
z-YDRv=l<ALC*0RgvGDOp-^!j3=e~EYR+C>{9-RGW!j6v}5t?>iIO_zPH?o%;u+Nfs
zdecqs(S#qfdA{FxbM(pEIgcuLrsmFD5>{O?`I}$cs^(i=CMz0N9s2sC?b}z4IEJEa
z_6z>4)f0Gs;M|t|3B3_(>O_|9^?iA9r+VgBmg7aC0kNB!U;RIRud>}U@E-r4&*#3~
z-o5vp_VJ6ByF3C}HcIbq5S_fj)5NV;HLL5Ggz2$a5~f)`K5IM{U0ktIp{ql|<NaLg
zb>FwumfyQCzj=3gb#=K;$AX_{pI6pAxmWpoZh2bzy-#c3N*9{yPIf-OMj)-4^JHsr
z=H1`nx3tA4gq7*`HB~O!`$;sju;<XMn7)wOE${1fFZHboy0-hRUU|bQHvX%=aqngb
zAIUQn;PJXOm+_YK?1bg+!8#_}em~vjb@s3eN3Ju|hwuGaPkyg9J>Rm-Og_83)XQ0B
z)4{-_ojlqXMELgCBu>8*yjoMZENu6Wuim?tDl1lbyf0$E5%w}Adg<iK<IfHDT=3g;
zx5HlJ<8G#ww<qS_OHi@7{&KQYZA^%=d7D|N|DIsg^nP#gota{OlGD$1%U|DAR?hzX
z{%*f>)^_e^W()2XUy=LG%_(iE+ANF0HEIPFpXRPQQN3i9*OQ-Ct4*$_Hiz!EU+Fbx
z>TRXBOM9&agM*}kcsG?F{A={!ijDX;-9K|>ihnaDo|be;I_WWI>cw|Q{!X;~Y0b3o
z!MfXr_g#NCJ?QEb*5CK5Vx-<)ly>ya(mQ!rjXA;ZY+vT-(5=Rw^4)J%OzLu1zN+y1
zer*tw2AkoI@0QJe=hO_(yZyZtCS|rIxXzVx@pJKR|N4!ZZl|7QetrD5VB?>EYgNP|
zW)|d13a{4}o*lnxg0lYQDH2n?rGEaox0d0@+z&tZMjPJj6-v0weRtaTdwlk?Q}u$_
zZcZ#bmU%*Mw$n9<w=-)B&PLtb;8^`FbiV1wM_Y~tv8k?1jp~a`6zKWwxLrU+)Be`0
zo0nf5zPySvoF}c7(_ZtkPP_a)zx1u&?6~`P@+cggbaKmuWpB?*=S_PpZFljV;)_Rj
z_n!Y4_*C1_{KCuZtA|#G>{aVOZSQ}hhxz$F+1ZwpOJ=L-SJ&M2U!uKW@8|lM>bY|w
zEy9;XZJs%!R%rh9JxA@!ZKN#o<BzA^+Uu(_D@dvG-R-@;TdKFdw>miE$j#I!kFWJP
z|9H<`kXU=bLh;C)x?Pi*TU6Ko=MwkQEaz0b#`w75bi<647fv1T7puyweP6pqos;wK
ze)qz4+|5NVobEbS`iZ!n=447Rnz<orvCZX-yu4>Gm(M@;uwcQeEcvxBUdU8>d3#&F
z-}5;mJNxj<lA^Pw*FUVU|J$8<dYT{yOVTU;Q@_1dmTR2tw~8+*E#;L;kYUg*+|F9S
z{Qj#(y?6mr*@Kz~?*n<c7c$s0OEua(F5utUWZ9=!E8BRPt(L!mUpwx>T-)<*r?zih
z^W<26`VkF>J&fYH_uTC6d}q4uf5GWM1kc~);Rc#weW&gD8^X8$^}E*Uw7DkWBU3uh
zu34YXJf0a^Ffk(d|HPR4J6gW>-aS_&DjPj>My-*f>9_Bk$?rTmCms+#cS2>SMdP!z
zvTve8&L5f2llbM2QsDPg?=ugc=YGE&`a1Ef@NN&S4Tev@J@onUF=6Ag&e)<Os<VU^
zr@0!>|6k_)WX{$4TdkkAm`%w0oxc6Ut@m7)0$(a6FKJ$2zi*>{ZiJAf@RqHA-LJ2o
zd^URP{0)h<((C8!aQPfF_r~6D^3|c4DRSi^?&r7eJI65p-=1pQiyPu*Z(pjV{9HnJ
z-ignj%&tCA72z{{680!_P0yOcJYm)=pBgi)sCu7y_OaNCs`rtXj?Hh;T|MJV=km@~
z+voRW2YJewNfvjhO}Y2AKi(sMvzkRt++W4F(cvyz6E~<#u&XP(a^JQv?CpWbt;$7y
z*YEKft^Lz-;W>lWA{V7aYfAUjO?{=Nf7LfGYnE+_h0l*>kM;4Yd-C$%UHPW*_MF2K
zo(E@=jaUvW+UmRKk7w?Zcjy1@GES4dC(bFxyxi}?x0L#d%|Uv%*Zej6y4G%9<@zYK
z2%f;N&5oX-i`!SZ@oR72Ui@u}&Lp9p6+%|Aj7<ygUw$2~{Ja0MT2^gMd8n|rd1jl|
z`*m4KX_Z>)Q<fJVTT-$yDSLKKF`LEzd!<F6E~MnmH`Z{ge*BH?=h@TMO6SX-p5v?h
zHbp1#&B7OkvuX_Q$99!AY4~0iNw+=h#W;h9&*cPLdB!i@LrG_*`JOw!;@uDPtFr&!
zef_uMN7LFLO>0do?2jc%b_Pn`n7wXawxN*dY{Pz*V8ff8>Y3-&Z?qhp;28EuCuScP
z&!H~;8$PqEbH98JyIaBB8?xnZbLY-_HxA{t52m6?@2<{?a7(-KcrCy4nhhVUa!>R+
zZA^KT7o`>JdwNA&sq6ReHxD}>et$>$*K`-&Z(M;Q>W=xszPII%O)_envdG&*_wU3P
zYbw1z?>S{Xd&7de@9(&KofK6OkJpnj`|H%y({eYcdEtb9BMITI(+OS&CzhK9eGT6J
zP;938N6CpXHt{BTmwRsLcsdIn>Im6eVp_u!v~=}9=bX&R8&t}rB{)1Y&u6+CX3ftm
zx~S^3D(+=gRM+aC+^fRQT>TcjEN^1Rt8DcLxeH3q#~VZzr#@S8zhlcL`R-+J`Q@%0
z3i}+8dGzK7!%%Jgsm=aT%5P>GZ%~{5IP*HstwUV>zj(Kwy2I(;`J~D6%G$khrY|nd
z3w{xK^1_XkY;z6I>)dfWJukiB$=p`ULXJ+$<rgA<>n+gqVA%EQ-c*H`D{5!gI2fuW
zZWI5`@liE7MR*49gtYcM7d}Vs;bqe5Inx}dIJ+TQ%xe$hhq8ln^F77>h7_E$Fpx|*
z$MQD3B3W1G+P6u6%9ZzQ7Ca}%E$%1qr)2pO(=UE4-}^&#H!R;?6el<5nxFe~j>Xyz
zB_;a~dPuANy74--zjDR#BF9aYiCaWgr@oIrAya2<`S_p0q@wc+3U4!~@a?x<Hg}3r
zuF<;{RiVG`hAI^wIq#`CPk+~|d)+z-40q0+P7)J#yniq<L-I^!%GCdUGlaVeMdtKR
zaf~Xny{F5=Z?Q7YG=5s!6#2UAb+4}f{i5Ao#rf-Y!PYfOhSg?iy8HI$tgmrgHZ@jz
zQjz~<vBK8RPV+S0yWO3x)Zyu6xbMut(sa=-!{$jFqIut}F8}<rkNNp;uPsuZ-j`-^
zM`yQwWPNm7hX2$x7Vg}04Aoh8dCqx1*uwd8VtJyo>-3mi8><gaos^OEX+z4XB4G(B
zA(!>{Z`aRQ>oR+y$Zj*;oYn98O4qHL6uVWg=(5g}^avIOTf5xPH(v62RUI#Tb@b};
zr`;;ECw{HA`kCUq{pvo2Z$H1an+AWL_F?Na!LT}p9j~<m{>F(+W{plOyu&4sJ#Cxa
z>pR;8Z+aWt-dx+TW#eWKY3tVwX|+y)8dmSs8U;*rs+r4kGlZ3w?kv9>_<8G&&9}uu
zPEKHQ>Djer#?t+_Y!)Of`n5UD^5HF`iFQuhk`t{WZtGlG*Y&lHBYNpKmHH?)*2|Xy
z|7u0Yt?7CF+e`E66po;&SJw9J^SdDZ_l?Nn2UnJ>A4_GjeECap39s*>)z=P-^XK$`
zIoe>r_(W}*kXS-aUR2-RDQC_K&+pxG_ht6Oi>CHnyV_UoOc$EMs3)<g@<8j_w%^Lv
z<Cq-U*UwBVFW2kgi#I+yFUlzA=M%MKQCt1a+fV;<#3-iGZ(7)Xx#B;UChk|bJIg!t
zIp4ioe^Zv+dA~%YLibrqM$Ca-ajDW5L=?guw}^KNJkoivlX;7zv)82m2d1(e$e5sV
z>raWr*7HB6hR40UetPj@=kuK_KA&B<W=+qvYhmwpx(i#)EjYwEr~F>!jhtHU_rbF9
zZ=*eZKYjfZoSC0LpY=@F<12fEPIWv9^?E7h^oG@qdH<5>Oe_^VKTbOE?qVxgan}1v
z$=BOaCbF-mKK(v%{teyi%Cy6|S6o|)4OB{*mh<nL^qBh``+~E#Pn^4E`ghy>q_bTb
z9^XoH`mDCCPd0u!^Z4Xsd6D9{GABcIu~?o1)xZDUdcSAsinbZGZ(nFT6~E06HCn<T
zsI0H|=y9}}z_&?nx@SE-D<rVed6Gbv!cLdj*}p$kh5QaEcp^L7@8cSsD-9`^KZ|}m
zyR~^&>X*Iim76#E&iQnuWyiCqqe~2aPFu*7@c8rZ0OqJ@rxk_k59(xEa<~eg*}ZCa
zuiXTp@Uwb3kw+tpxgO>6WxFXd{OeOYbgJKgG5m|v%_k=oyy^P=XjgdiQMYF)y2t81
z&-(6cF17ob&Y2BGe{Z@jQn`I>hNI^eYvw=ZDKknGxQtC)|1aZ8KhuBd;j4H@aW(zJ
zO&1s3J$K7ic8S`oMTf41nN~mLmM>lJ?&H>a^6;dS{@V?Td(wQi<oRE3cpp-?OReO7
z=;N+c+czK6_1AD0S(5#I!Kz8G)bxFKvdcXdaV<EvaVFD)=B>8hy^NmiKJERBuhR4W
z%g^S;zrF=s{ix3+BR(P3exlCrPNoHCH#ctGdi{i2czFnOv&RCBpGt3@If^XLQ1p1c
z`=0!Vd$kACqV8sUZ1z=BPSlDl)0Mxt?O65G8*|)U(+>GOG<iEMDq3FfoTrf5O(VA{
zOJWp@C+|~kF?htk?ed!_K|7hxdXX~9zj(gNEGs;H*Qor@<3n>SW~`Z5&eXABe{Y-b
z{t3Ff=k=`95ixSRBYA7~e!-JdD_2xRhkJMF2~Jz`uFyuO<Nb~QtG?{k^3dGrv_vG{
z@9?vD*D3Sam39{B9ZFcb`kn19tvH4BGtLn*${UyZ9=iKU)opc}j@XxSms=r!*9r-^
zdGkAOio2ioc^iAmyCe48#YvKpi{FbbI4Lb<{y)m>{VRLcd8;FT*ZOcC<v1!7-gjx=
zhb`+|SH-m?9h_q#;{V%C=+g28PpPi^v971*rF+QM=w5qLB=ht6w-eD;22K(lnwOg7
zO5W6mo@($;>HDL4^5|#R^tZc(4rE;I;cQlXUv~9=;}pjhgM=;5O0*rO*nK;<+5Nz}
z3lcB+5ADB}ao?lxM8wvkoTaussoUF*iO=TTBpV>IYWr5RU$<`sE!K4C`t@zro9B6t
z=Y^M)^s((?a&dni?Qyx!{X==)`*Ow?YyLY}eL63Gvi0+XRr9ait)DjYaDIQ(oSQ-F
zNuF}8QZJ5N-^#vlhN{A(Pv>0?Ew^-<zgd{Lf%_4slNAG7u-Eoho`Aitb{oCP6jD=s
z8*yk;$zomp>{l!?zVmCRo@QDgVft`CPnKY6%vtRZrEibSv0!mOSh++bmc^m^DL4C`
z<AJW7JzAGo4(ZOVtNZXnOtPOz`G)g~TtnF?4T<^;<{ZPUy2GkB&7Pfq*Y|D1gUePM
zOOmsnI4$lLuKeR3b!gK9t;%P6S9OHD$Fo%BZ16qyVrxysX0bQP!gd19pM@;Sv&4c9
z$^R3ce_*eE%86IO5{pYYojOh|i{bs1bnf+j+p}JNhLQXM!nexTEJ^*Fq#IWhWc71-
z?A_;X>e;V$-uT=uR8SuD^?v&Az2V)5k6bAJ%$RZaYU}c=?e|5G1Ws|dc*aLd?7O`E
ztv460P2D#kHA!Jf!-i!t6?<oznzequKSNDq@}c(YYp3?ke#Bib!qMs_+;!lQ!NaUK
z^~no=g^JDl82RL0`oDcKDgFMvE7Q+!Gx{1H74vfG{yQqQv9>L2K^b}9557xzUsh~%
zZ^3L~uHC)MX5YDb!TVa--xhV{{bzq2Q~i_pwm)V2&O+E)0QQ>ae-f{kG|M(Re3N)~
zXyN)jdv!h>OF8$TFFD>}s$<>$PrC!Vgd6@GG18N$QfBa9zkjL&zrXpy2h2&yF)ezW
zDNO(0D4#!m`asPAwH67rrEgZg<Yr$hx8kkAU9tW9*2_&g_4@s`5MH)s3mLv+eX^(j
z{r!D&Z*}>T8@%Rs4m|F+Usv7uqDFbe+O?{NhJvnv0ijb>y{A1W+PULF6Zfx>N0ocx
z-$sA@u}Ejv(nT7v8F5m76WN0rmjAZ+CN_&n#h)W_TF|#SKTbLSfB$BE?NJY_BUNI}
z&n`Av&UKk=md5Wt`^<$cohq|T_zz6qes}%P`7IWUzi6G)*vr*m_1x}Vd}Za4?sfV#
zw#P291c%&X7wU;}(a$%qx>&PIx4*i-I(kWjQDyOUVV#w~()Yjpek{e@=na#v#``tj
z6ShcxC}rD_8lhopJAH2cxAnZ6mSkk}#xIv&>D8oox+;3t()-1SQhGff{xM(9+3cEl
z@$2i9zqfukxw754yYY2yX4;;&%-l=kt#eoMXuI|8PoHvPw$SUDxdz&EKK?OWRN$tz
zb#>H_C)ao<?sPrzBbFg`Lv>%6&&Bf&hMDKR*cM$+V9wOJ5>VZx>R3EcPGRfR{fj%h
z%;h>mH0=J1C3<y<p3qFwP7S}Ko@2Rm%lin|v+nv|Zl~qVYV}Uf3`_|L{q%VGwo|*N
z{b*U%c%kZEn%$Pdh0mjIr<o;~d7YbkOIEe??mWMbhulr?E^K>q>_n8@mI)#Gdh!<M
zJ$^_%i~G$xIgop*w8e?7dz2nr<L)|Y=sfvm+}kHJzprA?S+M9WtJbam3oB)2v>V!e
z_YYiuxNBAArUQkFKRv}edRkWA@L^pNaok|-2i}kKWq(fGrhCk%Pq#v~WL--5Y2i0n
zm5&<!u6_T@U<t!aO(WsH<1cTYo_FoJ#`(Gio!>fEdn_0Jk&{1m$Gz}Ws>t#fH3pl;
zsIahj#oB}adjHMo^<Eh-Z*)VL%`3fLuynod?s*5UZV6Enk5v;g>N`BmO0Ze8_0Gq7
zp>w~EUb?-qGLkb<A^p(gLlf)y?)B+jS@Z8;xEWK(nOPHKF0AIf+Ivk#sMzl!9~W!0
zrs&FFhN>cyW|(%b`_=y_%Y2Q?$Ld$0X8iVI>up<-J@jVj-_eafRWL(+srw7HqXI#@
zcn#dQys2a>e?8r3XT?5`6Bc~gry_Wsl@uMb*NZtj-@AVO*RmM}Av~rp+*W;j&sx1$
zLRe7o=U%B#clg?WecG~C-SD-`p0~3%s!g99V-vq6bf3)i{FL){oQrk)7pxc6J?`Gj
z(xUuchG&^b(?7FAmY#>@oSh_;6HgvKzd3&29rpeI9VSiZ*>B<e;mXn`zy2jwDHo<E
zT(f($K}Tuhafx@|nytT_dGjozvfno3{O7AZp#Fg83&xqHCHoFq-1^Ozcp>!nww#-v
zc^>{xnz-fNHK9$VA^RN{^vg&+JldV)v*^v1+(iYq_HW(KYc`47L~-$MUt=e~Q?|kj
zOStE?CMhY_o^rg~eST;A+5aXU=^6_Qj$Mduy`*f@d(^P&%_nx2prxzd)wUQ+u>bi!
zu#}Hg_t~;(PtIK3VPUkgy|^}|=f_k7bw0%x*$X#6o4cY|Rmsii&#g;V&+PYj?yA+w
z^i(@HZ_?G>Uh{YCaa`rBxUf%prqEW4bDo<gOcZ*oB5-({R&HU+W{DYAN~)7iKVDo~
ztAD2a`mP^$5AFT5ZhG12o%?Sq%&)G05TlisKVg-c?+criYoaYCCK$R*v9r#)!@gBv
z|HC&*i2*F#*GxB8#=mEs({o$r&d&JT3NvISZxrp;b&+*eQ*v^ff9~(?iCGN`+^hX;
zog-&D{r|Rm%ls>$OHcMsZudEo@b+ULr(@8|87s1PXO&&t@P=1v+Fr-cyIgC(ou4tm
z<)CC#%<WmO=TFazQwb6c)KfkDTqI#jX7{b)|CXUK`~J8jdR_R(SKaodl6Q8aVR+U;
zmT!B)*&W_`<pu{=Rpm_)I+9^(@M6ll3n{7hPd=XHpU&mo)%m~fzxU2(ow0vo)!KGl
zT`TzdvY@!AtE~2%iJhuDfA0!vt?hoL{C{WkuX`P5cGPd#VBvFReRlHW&%YP-vG)A)
zyWljh#o2vs)SuXk&vFyKIVslPSI%+B|F`2=)X&qY>8IuEEaL9{IjM6q+VbLT-Lvrw
z31$(J^J|lq)RY`6RB1H}x$RWS;HNqB{Coc&3=P)P=N`YbD&l>=d~dbH<fO#h!%24Q
zE45$Eu$-yCWJ>ezpX(jGGA9PbUEJ-f`SiELjW56E#I^4i{`LPa^A_6(FG<m^wJYBq
zXxh{GqCjf#6pfiPXWps%{dP|Mzn^zXF8ki8c-$+PSmfx)=)|MKcln}aQO=zm6aW7H
zZd~@}hR4lSp{px?KAq0V!o<>i(KBTB?ftj5U%Db@x_|Y~ojbYtKdgP`p}98bl>N7h
zcMdx+=svl7reL9fk|2lvnRPGLzwPP#vu=M~UfwmG_5ON0Wi}r?wbtA3(WdewB@4HT
z+UN2+OHZDR`TS62T}A$iJ0%RwQ_J#&ug1>$e&EWT%}UHoS2NO`wuvoE%Rc?-#1A`_
zQYQa7JDjGd^glYPyZ`COt@e@ye+5k{7d^YR@cGkZzf0HHm)lr6p81{7#_?bF8_!Gb
z#b*!fke|xcaQA&%(ysc2XSX){ojW$~a;`<<7AYk*UWVrLXP!=4YTRmi^-TT#|4U>3
z{_uOWv@SOK$m*giPcH_#bfu-a#)>a^wD{f5ZTg2>T70;R?^(z7?Ag&_`+sffLC^Va
zlF}^AUUxhf*z|@9p6_|`Fj)C1+v>SXgmTY5S#wK`@z27q{TtgS9h$O4Go2}RmeGk&
zQLeSAo(h#eo~+2WZ1d^(W&NV`;+}7dPt-f+Z<)k%V9uO_9rE^?L2iDFQ~w@+^W(Ix
z(V8uSO%l9UPRYJKv+J+-&ixmg7jf*X4vM=YeC1qLZm(r+O4o~-pAP4l8d&5%_~643
z+AFuqiEHcRV@n0kJ^lEmI<$7*{kiWL_DAms|M%+X-A|j^%}(9lv&Wr{U*J$l^@@Js
z(=rp~xELq5XYD%wp-xF|O<HU9v+13mm#1#7^H;a8%$i+Nz5Doy1tv%KxcmK&i@d+J
z<JUUZEjt!3E>oM)<+0T-rT#ZlSjgF_`R_HRtj=C{O^IJ(vw`N_Uy=R`=J{*;P4oVC
zc3S>>jY-+r>nE?W*<i5k;7$*wDNADd96cB8d+p4WrG9qZQ<Yh#Pi)Ipy!vYH#_V6V
zy5~P+9z9v~@m}VqyK|dU&&wz}UAne=->dw?cXvsZzs|DRYxAHbNpWX^-n?zRSMq<%
zytBJv)}6nOJFldiVM^9uS$%Mh*TXN{U7}v{7ns!?y4Rn6qPcg=1?k1Q{ZoW;EpJBt
zmgjsJGyj&v4C{ZK6YJl2J89gKvfG(a7jwVCa$`?RPbR~XX*JWEG}m)R&zk11y7Wa-
zOVY9TxA+^9iV`+uK3=Tp8T_cVpHX4){<BXGS?-9w9<cqL+s^chDm!2AKb&$y;<Cu6
z8}E7zB0Obl){1S~{VjH1*WR>W7o;6ESZdeqm}STRw=ODc-;z7Vn)5y`^x%{9ZJR3f
zQDE9mi8Cuj&i@E_((`*U$9LPE1$qp1+tc=^_{k_SobkN7QS0xzyxVFkwKht9omCdG
zgX`Z04m+OK44HV1i1?MNcH3t?XnA<|>v@j1#ox^wi^XdqZ_c$=u~{K0Vqq$>E+@1m
zu17IxpP=mAe4$<J9ewA_XH0tUb^h7)BW5gztEZ`p$LR=NQY+{F{9XUbr|d5aQoqlC
zxu!Cjt!AU%T_?kdGF<8x_B=Lhx@X0i;5%DO=I8SXp!)P(t>3mcf0}*t=4h`uxftZ1
zjP(_9T5Q&uOYKF@9rG_RU2m}?v@K-iuSY?aKc18xnq<?pr}KQ*Dt*0aP8$OX-grAn
ztTB08(Q@o;`Kg1;a|F_=H7%3n1=+J%ll`RJo_)A&5b@c?>*G_7qb})ZqXVbu=8Ec1
zw0xC!W?=#M+u!lsg)>dL&Ko^osp^?(xBt{PE%p9Afr|Bp`4e_L>tWiM7{5Gb|L*$k
zX$IVOYbTq}4cF1L(PMX2xc27dq@_2_p2^PF&8sQfos%VfBP%t2?(Fks+l%h32&pT+
zneg$@qo|!57jZ|guQ-^P6}@NA$I3NRBf?hA{4{AvNBD8WRK7oqC#QAk#YG0G=kHzM
z5@V(vUQx5^&g}<j?+R}onwYR;<K5%!irc?`Q4xN8N@hw*G^<10tk#>4FW-#0=z60o
z@7D^EKG|tK`U^f?+5LNQowMSHSt0MAcjPgib0~Qe;~V}|OsLz<=t(ty$1MJNlMiJq
zdr;#0^1`l<!8W{88A?KP)GBYJaQXdT7~mt8>32@4bj!2@7k1_^X32>7*LKFPZk>Up
zkwoF$$%_(i?l)<@VVK_4u)6u2?RJ?f*3;{6T|JcHfADgM>)%Onf_+mC2<>XU(!<3W
zcg=3=>{I>HTYWuO&K0f;*K3OnII!sTqQ`>%`>U4(^l&x%pI1yRP&!w|KmYDZRg>7y
zKlCiWtqPhrCI9g!(alGX?SDJD%QNwd=+Q-KuEy2&D<%imnau$iB(UNA;;Nu_)h^+>
z<&s?Wzq)-lt-l~;TX?N9;{Wx%J-c^J5tf%zHaaD1lK*PL&frT&I(D}Hsl2e8{p*?{
zwWWb|uAB_=_qW6yYx%RO(vI;Q*9yD1du8+Y?E1r4`0&E~Nr|V$SHHeLUA6C1oq6Wz
z?E4E3hDrw4#r&(Bl0HX)LC9BgPUtUYyY;oRyZUr>)>h4Z%zf^;`0;&8Vmb8=tBg+U
zN!-raAiDMa2JIyr`_k?x$5?z>&ah@pZU05d%aU^qWy=?Ii*NrU){tD}ml}2N<_e<|
z^RM5Pxy&CgewzPT<kv^O58NIYDIRGK^3rUX!O-)j&?Zmol~6{W`Q&*u8P|$dZ+ENy
zHmB;<${jI!?{>Y`3knY2`Rmo{osavhD_$&Y=UZ7TJ9qtL`@foIbB?v~O5fO!=<M_J
zRjy{u|2H!p?TFl~dyV^Dz{H?!9Ex_%!F4fwH3C*9;u{vVUiiJ>{pN!c4&6TRw^p_~
z^L4GyS?k${mL%HLev-O(`?tAO&BlkKhu^%vactHvSA|8Yev6I!9?y6ato-=P%%%1M
zt6$xloGmT(`OvicCvL0nS2(Bn+fePO(znu_De9uJdO>S%np9`~JfC-VMY`L;pLYy@
zswSF6tbBLNv&*zwTK!)n!=6oV|9SkIFt23F+kYGuy%QSmznI{7@Ynt~iTBxgg%k|W
zpL%orSm(j?XGz}uW;Qc_ofbTl5T;?NIs1u_^*XkEmHuP5mY1F8yv`@KjfeYl_&G7@
z`S;rcSd{hk7A4k7TmOsIRljdCC6d2al;f<0V!79>6LS}7GK&2#nfqn;BGK%<AGiJf
z`KjO9^4qmUpZ(cOJme?39R5`{)7CJQ$69~>b2omOU(3~3rgp~s`RFq-B;oMwhs!tL
zI(vrwI7dTl{<RZ#-(P$5*5{`{$Lq7xvL@{EkDJ7r{>S6V{Gz1-Y>U5`g-$g6Ta&m&
z{qg&ZMK8I}cASXZ=$YnY6Pn^<!<+BS%IGg%sa_k-ZMr+$yXfxDeBrs(*CvNpP22SI
zd)F@i_`~<3)F-$32)%slpY+uC@}qs>)fYM1V*hp+s4jh&yY5)zR^Ml5F0@S3m9{%}
zdBgwH0Zg+O+MX}2Z2t4=XzZt(uiZN*A6vRPF<+e9Zmso$uVOV}`suyC;>m2PA3ua1
zKGObrR%+CuPRrxz-Qr@`Pu(@$$Te#oOVgzAX;)6J_CG5gK5vqK&>Od~cP}PrmL<>6
zmR|4wwpcfRv&0NDqt=k!Y6s*dO;=Fk_n)S{ee35_ldLKq%`h>nP2t)e7oh~wwE0x<
z(GDl;xc#T>r(eyEJL}f^_;j#j-~<JRNjYw5{r<~09Xxw3OI(sqxc_g#4v9(A9d;WZ
zI3@em=*`+qCB@p+S$A3fPV?{hY|G?fGQG&@WK!VepJr#@rCxfxUe)|%j;?)EwW#f0
z-H?|H_i2ZDDz;2alr*25bCqSM=CzGH=lAr!_2pMgouGEzsA-k<q}_`TF4c5-HCO(G
z&u`8{3sf#Vz1?|vyZ*AbdjIuqUN>b7iD-J#Go!`huL6%4*D@UeN#(lM)rFjO*W)sM
zXR0_nC=Y*}7uk7n($NJsPq*HT>k9eH@^|eMzX~sg9a3T^_wma9-Z?KxvHa2HLm4NJ
z%qvx53pRRp&D5m5=tk>QncnES?$w!|8h5@Hfcl&=tl|N?za3})Vs@eBCsX?2q*>eU
z%K!A^UZx|!=FR50bNS`KziRWo`9@53pKSkA{?OGgGkK)L%dYK_vvfbS+^Hz-N2Qog
zq=He~|2gY^x&D~Dd+E_Yy_O^{O_gaEFR#~0{vpeBU|y|KTD7KQyzy7*y0Qzm`j6b%
z++vx@B6i&4%}is5Rae&Tj$7p@-q*x!I3xJuZmkvf3$mBI?GY^J%KnrQ)TOsH^LI1z
zw)Hb)EIyrQT~PM6KlQ?D%k*2t=LA-&-dEjOu`lE1=bksKD!r{foflr&ys!U$sAJGQ
z%UjkL_B1tY|NVRVvI9Z_=?!n{B%C)r*milLhHt?^m$f-J^K{dX8_z#fs(xs7ICtIu
zeJVG#c6<$4dyaXb<<p)150_0&@L}9jI`_d`-$}*CxZ2XP7jFKy?@fYS=6ivCR#x{l
zN?1Xyj``^qb^a+WnHI-u8^$>A8}Fv=OfIYTbp)y8ycJY4d|uKs&4+28)hqKmN=vVp
zrA}M&@Y2Nkz76Se{Ws&fcBiU_YU@qgDLhZ$+Zo9l#_1eubM<qp=h>+UcQ-8Wdo^|X
z$w!axi=T8Af0!59cri?2jb`%4vUdv#FY7OrDhdAl^y;Q3Ev`yizhqfu-(R%(+1nlK
z6MglLOLZNW`e1fx$6H1z^ZTmRQLR7bR2P`)Dl0m7%Lxnr^Ln&trqw*rro<ql_1{hJ
zMO{4bWFeoQ-28KUr%&%ZEq_ZTdN-fIx`a$wNj~A}XU;r5^tfop2aC7nId4B57d4l7
za9#iH#Ql3JCd`POcWi6AnA^QZhk#2L-gUn=*VOlXwC`u?#NzdKYaN~}i@XtZQT6}U
zHS^A-2v0wI>hbaWFZ1><I(YW{|Bc#7Uro0hkh^-U#fV+_l*}XZ^=~G=Uz2krLm;Mp
z+q4D0=g+?yd{<;`%%n-zdmO(;_B=|Pz;3pF>ZG~n?`pBf*Yy`n@lE)Uy1z4Kcj{xI
zZ~JQepWOTY_qAiB+5hc_;tYBe@9(w$a*l1~|2OkZ)?a+$bnjVInN9g-oxMN&67?mH
zEvU4=ervLpX?J|rb3?ZcPx+L7@8D*<@&DWWB~r3%iw;hCRU>7=JY#B5*76TKe3ocM
z*1Zpt^!$@6;Ipfc<C~1O^LhOR``rJ$PtLpY?ajV(4ATGi^{4K?CuF%kcm3q+e$iU~
z)n$uLNW8otBD-+cR_(0?8O`TTbmm<3N=pwm+HL*sU3z(5pZ1!Ypp_1*;zg6!Yo*?~
zx>P`_K5Jh_U(4ezZbtRLg>wYD5}wb#8d4*(cjfdGbDO`<o_B}k{$zuygWK2{pQs+L
z*Gm&Smzwr4=I!pV+MLX|i^o}iJ)88<Ui|PS6aNh+*?i`HHBlkDGj(U*HMQCBit8n(
z)lpB^>7Nb<)Twr+6h76q+4gIehxEgiHw>3QpI3a-aq(I1gQL3pkFJ=pqioK$lQs4C
zKMNl9l!(`6T)#g5VDg+ltUDNW&z#jf@Y^Bc^d>K_o!j;c|8@#}*en_uQ}e2EQQFtD
z?C~k?f8T!potc|^^zp}l=;+h6-|rsR-G1j#?)JNF7gy+;m+sq}bMy6rRR`T1uN_oh
zlKbB1<I!b@mospF)S1PUGEd+U-vX%}nk8?Z&Z~5;+WbmvXXdHHi%!LP_#A4p&6WOf
zb5ih*#6!YUmi0VjPp;?B=!`AjvToU7>G`gomb{s~Gv|rEa{YPfGHtd*foy59)BM_T
zN3uL7+?TFhZ?XA!R9W_Caho4czo)vNc(v0exy_*6Y1tEXK1KVDx23+_-CM8d#;BB;
zC%f-?{(+ANc6zd!b)}~_wupYuot#_k-0yPW$owf2jVvY#ii>W1e)ruUVc~UGA3fPE
zwRg?`({j`9@AfSV$vTviKDRwQy&jST=FU0xB|ft%-GBD{RsOS894@|Db0TK8wPo*}
zlXv9=yz}m#XcSRknE$V4ame3QGfEB%xW$AV>FC}fwtAZB!@O^<hZ5vEzC7fc#I>bH
zTdcivV|eNFO|RCJZ2Wz9mhJ9qz13wWIJ@;G8f@KPRu%O3;eEk0>7B;<%NDq61caZ}
zE8AbOoM(rr^MYTg>y!26T#vN`Yg&Cj=CSvi?CKRY+Eae}dzJnBY8F}ba;{S95fd)I
zy+Tg!ox)Q~>Si!cwD}@&NO7ai%bz0iDt*8ITd~opYPQyV!AW0*>hAx(vv#WAzdz^d
zeoo%peZ>Eqp3rQqT~D5MHL@OfU0z;vUVHab-{)f8naaU4#6G<$t8Bh<MAGf`dijuK
zQ%*fA#pyebKR5VZp{p`^mDe}(W9H|USo;LN{_x)CTuMe=(~g?x-FLRE?~dQU$NgSa
z-NqdSRc7LT=dXQQRPyWR+tt-6sm;&c&do4(**bA{+QWT6Qy)!L-D(pSt9km<TOQ8J
zttz*BV``(y*G)QBHvdla>$ukjVRotytsHZjKI|)Cf0gk)M@j#s&ZkL-<|RzJb*?-z
z_V?i(-we6jPHo=xId93$KE<<TJvT0XSuuqraOrfn>&u_0%xiO5y3f1YF5v!G#>Jc8
zu`XDb{XnMB&|}uFNtJFKX<oU$^$&uZ;;dHPS1^3OrC?I_TiNy1^LKqU_cXoGYPnHl
zb8K~qli|Y?_WDJ27p@ltD6VKtQd;|keFdX>T{x?*^?!xg+w5DUN)mk~+f7q>g1%nd
z^I1^R@6y|xA2WIc_aDeOdoZwoG57aBy9=Ton%9apZh2elS9Y~ryUS`-och);T9dlh
z3&>v0Keb9!{N$mP>p82hb>7(QCld7a(vF{cHzR-F|Df3$W`F+2nKP3LtTJ|52yga3
zG|Ncu)0#WFt5-yq@8zj@rCe#m5aj$&ocSJG)c1c=m#zJN?1a-JMZ@1JC+s*)A1qn@
zj(JwOozCu8TlOY-ohV+s_LJzX@A^G+lD#yhT{GnGdh+NeyU(t9F$U~MCp2tN*0wF)
zS8?mw=_`}oceV6n&JaGGvGxc1wJj%?O#L@u&c=QYhWzJcSz)#7mmgZOQhEE|$O*<T
z5+jax#QeDX^VatZH#qt06e^XU^p>1<>O85i<5fk)3#YYxr`gN*C|0I*hAm$x?DxC*
zN$Y#=b27~7S*ME3!VagNFIBg<S6IY*CH(Q4HH(Ww1U4ovD=jJ6=eefNZAQ+@8jZv@
z(^8v7{U=KIt&3&(`!+&maR5))p1IalM{kJS2r`{slz%*o=UGV4HJPS=Wi_!E7Z$A1
zd@OLN;rveXNgduAVmX<U4Q_to_;ssb`x=!O{pXACCHNiAk#7mvTXD<W^^|U(phg?Z
zk}u5$3IQK>XLD5SGGBb{$wiK%m(uNjA4<{gP>Gwos=s0T#0A?YZfHth@ax?*(=Rc}
ztF*39IX~Ioe|Ki(KCPpt=9FaTZMy5>y?lOKnD2pHV{MV=8PaEdiODCjdL&L0-F?-;
zd3FCZyOzV5o@#E>Rgz4lGjhIf%*;<$+3&tbBqd66*8GN(3j(e`OD*53{U~Vuyc8wl
zt3K1MJwg|&KfAMpMfs=XMXUC*^oCo{-t|UTP3pV|T0$eTDtb@Oo!hOq4hP-OGYyy_
zI@^BnwwvC&jT^462@t9>6D`fVV>`K*Yt@p#nR`BcKYm4b|Hm7zMLJr38bk<fNE2_I
zV)6a^+zWT6MSD5rX&Ol!3EeF0pDfQ5qqsqw=jfzq?XSK+Sar8|z3H_kKMgjaZuca=
zlTKfMzgTsnXMb?@dtJ$&62g-{ly7r67wVIiv-6hQ(a^2JE7=S!jSQBj9QhKd6e954
zzcS}%^!IL7XVEE7pSdJwIZb1goU$d{MPEa>c&$V(+a6iQ8rgpxADmXra#*&0$unC|
z*-0IX4H)xh&p&qd?Zg17&PubMYx|Vr%C1%!ME(Az!1eg;2Y080nUi}``uyAsHMhKd
zr?jTS@D`8Cvna<bubKD0Kgs<1IP>d53D!QPT;sP{Umm@FvroPAi<iYqKFji(p4>+a
zHENU&vLyuROj*`*Ft6ysqjig~?KBtCzNgTWqMEUAr&P>Tmee=Jr#3uI4q9~or<i|k
zNL{~(x7yK@vv!xK9uJE;d{TYsHqO&N8b@xp=h=s{tt<~s2sx8-i_0nZy6e$R(;ZjD
z9y%NSUq@c@L!vx`;t}f%>G!e+?jGRIxOPt5Q&U{#Ma}NJddvOi_g!CI``VL}F>Xio
zRY&#8e?{3^=JsK7q0?s1K7GFKoAJB7-{WS@GCA+;8o1+Oo3w_G&Xa4=`MsRFOBR35
zO}sTj?A`y5%b3I89Cg;`duZ=ntXzNn>Qz>6FRy?9{{4O*U%8@Ia8~H)yagN;;t_mz
znzwaGsxG}_b>ZjZcOs7`vu`|=vHbo)`{Qv=ZEG9!;<b6-{oV2BuAsKC4<FB=2K5Jr
z^!FNei+3M%i>MSlCjP~xcRO3+5{pWevS1_Lb6&4vMfcwFIFR$=w%MVl@88&-TYX?o
z|FaY3b^3Ao0i5d$W=yduUL?5W$Yn9xeKUo7HPl)cn0p*p?ABWNrIhuTPu9K3OPHj;
z$w)iqPk6RgcH)vp56gbLc&*7~Znt{7rp*0W?&7Nsw>GGVOm=c#DjeQymZt62XzBTS
z{qn81Zz$EgZBX|(AnRhNIYan&n9c9IjO*_|wtvc3dGV5{{ah<2kFUj5Pg*yoJYi(2
zuNGcqAGRRhryxOJs_$UV;ma|-tJD1FpPYR5<jjc8-GM!6Hom_<n!M>>$(-PM{^+z|
zE{{83e}6E`T&T@EjitwP<%tA_`0R3{jN&Y_LkTJuZaQ6feJsQKP(t~an`H;?etoi}
z+I~mgiLd{+E|I=$=e2S6vee}>3#*#m@M|)*T<EE4xiD$Q^%kBoqu?{3Iy2RF<1A6P
z=_-?Q%r9PhnqKTGE_eUn)16-1q$NY=bX;9?;m*tS__?#cU5L`Zn6*IRw3mX$&Ct8<
zH}n@fWzN%Gb>?yK&G74g=iWTS^>nGH%FUiFWj}9j+1@>`lDn79F;ecv<6W?|0ChPx
z)_sUuzJIHoLu~i;yBD9@*Zo`^d~MGzN162!KMpKWi4sXv(y(Q@I-#-OASq~zjQzfZ
z?S=hEXLO#O(XQlUQTzJ?+iqnsjYB<w8<hh;vj4u7&vmA4%8X0%-bznl;W^ag@`!)i
z(K+HFcUe-u%bi@IvXCR$$C5!P)JtzpwBG-{UrPhmuthSuL^txZ1Q<kZ3gF@VVQV^Z
z&XkV{zLLTxy)TM8*0b+h_rv+EY^D$AQ3)T<A9JdeEA<){tSU<UY4h{hu5i~*&qUTH
zoePJYX0EZ+SeEkVT~^aQxrsV0O$V>YD*1jbSE^q7lXqDP&$Amf9=0EMuNGwURyp3r
zQx(v>vCF+#Q?jK=s=)23m|$0DLC3odN-OvO>QZD(+@KH|fBrZBRewgsMX#iFBxk&B
z4q%S0u-+y(&G*Cw8}q8Z8s?9Ol>+u3NIIjo@c5ob{7&KaUN^qDNX%qs6g7Lpo-Y5j
zr6KX=g!yctx*PV&_wSg(;%j^LVPistjiAsI)f4IbJH#(uw4C*VOF(vRKBIJ;K-uEf
z<Dmy@KJuQrYy8P+|BJV=mnLuPn!X~g@@BYP${Nkb5;dQ0G2ZQceeHjU+53t&tK+yh
zeLeD|Y{U0S=*=$q`@EUg?Qpk8-``W>FWQ6E(>}~T&BkBRpMG!ew}!+``#y5m8EYLp
zJ>AwsSLyAKM{Sz-olmeg-dHp3evrx=@t~OEH}YY7r1f^k>&UD;aKEwBePec@&)=UM
zX?Luv4t#%iGx7b&X|n8mAHRi8I5C&0@M&(5pGwD{H?2uVAIuYuT(A0AG2vsY^$YHN
z?S0q2-r4li^XHH7w`~GR8XG3PP&wA!a5<%Z);+l|VGRsD5?4+xw!hnOR%m|FqD^{@
zujORCtHa;4*=TEbx3y)sE*5AqK5sL*{9Yw{?b(%|bDwn?YybRr^Y^25|DR2Yk*loq
z2)X$%pn-uy@tliy$Gu|TAJv*qb3e|p|HoI@quO2m_GgMrmHIxX4POttt7=`ZG4Xdh
z)Ae3-y|^^zKhYVbBELnC8k+MxJ>q_x&!XSPJ~8kP=VgA`oxZKB-%lu3HuMd<Yf?Ey
zYwCWbr-t#LkM_$n>8<>9TeCjqXF|mz%XiySJ?rMb)NI-FWA&Mr%z=|~lMlX4X3P1#
zY=6%5(`NOj4?p4F=4JZh?$mzYXi>eY+|4ueO#H7Vx^GO6XP>(2l<DVFyN}QC<vx<I
z@Pqk-9qWHTI(%-GsI9Gh)#cFda-!b;|J8bqehkul;I91q#P>t23!neAG5EXMY@Xc{
zwxVOUW)IAFq+fJ-`EKg^r_z2)wRUc+S=aMMQ!sp5(<dAE2eLiQSpxQMcAu{`u734G
zCKf!FvAqLi9g8}5tBqpkdH#RdDw^-_$hiFfC9!|?vB#OQAE$=@bPJw!a++zeLor|c
z@n?Mb&%agFnj~|0#W-z>4E&MsL`L%Qe?68*H>CH?&<kA7<!bq+>DQz;EWdvo^qk3j
zwX(kSa^3Xr(OFKqnbTONudT_s#ig0ts&+chTJPiw?m1nn`W!Ua&nf-nbrmg9c<Pp4
zeQ43l`rj7Uj(97`B|Iz<Rns<j@V-{XLuX5rEbF&@XMa1Htjm7=VRtio`ZWo4txZ=O
zB4#_iR=1yE-%;p1V|ReWtfn(Z4zLtX5lxxLW_0JP$f~+Wr#fW5Tof(&oLOepUtbfR
zUwp_}UFAm&qlfF}KX%?;lHobC_K7GkG=GZu^XXLX6j2_TUymQ_8&^Jgs#s$2bwZfc
ze|yWPH>&b>RG4>e`)B*f#;$e$pK5{sF?0Oi=U#gl1WIpt4&1Mk+2Y*1>*V5Xd>s^y
zbj&a4OG?la$o9K?-IB}ETdTCs=o<%f{OLUc;zH|1a?T3W{JAA_b9w3s=A?rWoR=L{
zWM97fdTdUPk=l}IwwUeZAv^c1^8Xt(Z>2+p%E7PAhB|YVpC4JL+$x}*H^WGBrJvh}
zwXw~f0j*O+8TUUu{CHl>t>tDfZ_Ezoo4U#>T2QI~ungawJX5KD$yX8qD|f6sbo17g
zcfI;y*UWi6H)}nys^0W`a{v2TlE&9`Vl;Sq9<hWPxp8b_iSJ+Z(nBG1R?DGhF2?fn
z<J5lt*=x2}OHFZx7E7d4jqSpxy_`SA8W-MwuF))K`XKkmvFPI~C#kt^kc_a|G~e)d
zfsKE&<;evS!R#{Gq4{&oC3^I8zFc&fYT|iPY<Ba})aBp*@+qyG$B`s8f%OxI{<&1+
z4qbtWo<Fw}Z$E$WqGm3r(31s&x%q-l-R%<;m#(o*cq;d0IRj&W$c(6aXV!G~_GrCT
z(7owyps^x*+orm7qyK+x+GVG9w!aoDDcQI6My}(z8DYn#d=g`OYFT)LxnyT=$hDgh
zJ1u*++n-*zc60vE(+@*HaVEqNy~is6Y#E4{`@jE%T8$MH+*evMrS8FkDe~-2p@}zt
zl}uYJZ&9|X@7(|LIeE<7_NUSxy8m?Ft?i*1dqA;z|Em`;@TdNP^ki=bckJMK!9viI
z`x0#6-}4Ki3Q*h8ssF`@fC0G`3D5m+3ChcT*uc5}GRGF*WrV4oo6#b`l`t`ASN|2$
z<NVpl*N&*U@xD_qJ?XBXk&&@+Q{D3B@6(=d*nh8V$*x6<KldKZ39`&AVh(oOZlH0#
z_3*ppms3;f_x4VmeYv9E)l9Gd;f7d$jzqQzLBIH-7bBefzu!WKYr@<7PL=tyAGauk
zbH%O{;%B-Q8eyK+cjsRG+|u=3LX!`<gifea`CVoa5E8=jb(zBH_Bfr{zt*W9Io9gq
zkZQs8P5Jg=<>rR65VM|n>f67CKfmg`=mNv!2`O?X_toC@VATwjIy33%^WKTPwO0id
z>SE7Egc^AXx__4qQ1x56;pse^Yn~HouUbAkmU>v^r~zweTH^)V7mwUlIqY?O`1!p2
z%w4P3OU=JydpaYt%+FmgwM(Skzo_KN$JK2Qo~`V!+sUQ*yQcr0ICoo9(VB+;-!G+f
ze(^f;YyN4=*S}U5e{u?x3z6(^`s(p*t@%5vAnWe|%YHq2(|$zw%g2j-`!_gT`o8;u
zyi>={1HlfP1RjMxs1EY_fAG7NU6HZPpGVcVHTARmEvL<Wwsg;$x!!(v&+nf9{KN9=
zY>&Uy&9)Deo$LI3N8#B!H81@x$z0skF-66`^=96(-pq%qiobt6awzCt?6l8Q*Q>Yu
zQ2lWF!v6PDgYJEvD*e{+=h>uLuO26@oFo)p&%?52<`s*!Ak8WJu6wyNEqo--b-VBW
zA@TCNs#o{D`s24JPK(25az~5u-TnCrb_tK)o{4OJ^Sk`_qhFfJp{{;GODt9uzYTX4
z-NbbC!^<n~cJD7&B%JDvPg&h%<LG$g>$%q@i@jb>?uyy}>fy@l->Zw$c^|i?^e|0R
zzPVjOW!0*Hg+C&y!a3*dTcs1DZM3m~$?;NO$@e~%po6Qq%wkM}zWuJwjZkotPH3u{
za{Y$8l<QLE1sh7<$VA?~{?Xq~@K}#k-{AuZod1ox<6Mslx0ohBJL&uP>djB9B=kj(
zt$3tSfB3#z$hY5bbY}jLefjG1jvZ#AHR=r~tp12kXH2jzS>v!z%;wMA|M?2PCZ0cX
zRDC{2a+vb|X&-`19M35#CahfbY4JR!PixnACrLi><XkR)cAu=63Zuw8^I1D9Z`|Bu
z9JA+PsNwB|2mS{(EWWW@xvfDot3keZUql|q^u4=cpGY>@D5|D&3%GBtkJlCwJ;+_L
zqwt)I<ivG%_s*A;sAM|1V)4zrb~l<%m6nTs@Z6E`>3rDJ4u=nsODsNXe0yEbtoZLO
ze?|R{XZ^>`+q%Q<nEcdHJSsm?ME>kL*|3%yA};?5ZY_@2;TONF9j9xOP~mo9rTgaW
z`vLnn7RCK7w$$IGF#oH*;hhDa*0j8I-<-^F!dZTCtf@t`S>e@h`%i>FUa8+QgQv!8
z%ZCU2L8qkoxAG^xDce2AuGT7Uy?Kz?jsqv<^Wyx2oD|lXm4&Jn{dG<**u|gozUW$H
zI^&1=|NlI{V6|p(G0TZ_=hD8txw#`o@893|_1~lO&%Mc7H+#4ByR!Jo{SEf}<D^2v
z!o$UNG&O(z{{4P`{nN&C;!ZJKdv2`$;idUB{_#5(d!HTAJtnFj>XHmu+wXK(RB=u4
z5LdY!a?rH<`3cpBn|>d8y_4&pJ-5Z{jBjtHPt8(z#b2lQd@ZMVP2Jxm2icB(&@uS@
zqV)BK%S@lnCCf+uOxcle?e6@D*tgf%Cq8O_5ooYas!3l&bN~K77c~Wc9=&_D$N8b8
z%H+PZ>%SHRw%&e!?s5LZrsv-|vln%<FL~nL@KWR3TaS%e3Oj#2x_Gy!<16=(fW?R6
z8y@#1?eEhP3Q?>)sl21^(VRTVqsLeu$+$l3cX$~1=HB(LhNX2=S06t&+4@lGZ1Ikb
z8aB)_#Ui`Ey>-8&##-J#Px-%qrf|9R!e@CC>{)-BYD*v0dl2=+xO?Bd*EQCbC9Egz
zI^8syRPSZ+{X^Ny2LU~0J=bKGygK}T)gt-BZ}VB44BLObQh%`WZRLvCR>`NuPmY00
z$Hw!GbKZT{k<gvVQhRpA!S&`sZ2>wnaw=CiiZlBEeV9{Kdg1UH!|C47m$5#oQLLEi
z{6WlUMzCO4Yr}TMln}Yzi<6elTweLg;!3$Ahq7C=+zEv`|J?c4EnViUm}8MOFXrp3
zvWe*&8|FCAh&bD3B9eGedWCz@jbCC1v(6k{5K;I$J7DSe1L{Z4yUlNXtgky+wmh_W
znNr2v`~!<FKQDWjmwRm9%-)MB*SJ&}S;X&6Jsy2LZo5(JjHg_hk~J3Vvo}j@m?>%%
z!^m{dxjOu97_-=9r|jwf72ckHtb8%+K$_`=TQBXO*fD7^O?s=w<mkEFx<Mf4yVv(C
zTl>%DM1Q<|a=Oyg{oE;k<V>9oPMN~Bs%!u1uM>WYW}ZtpG-E=`t773Vbz2R?Bzz=t
zJ6F`{JFdUIdey7U;Qu>{PQE|-nsw5HB8C0C*By9t!H#jiw!?+hm#!N!_`hyco`1tg
z$AU}v!?vFp>kAaGzPs;Z$o0lDY>j4`)wkUrw#m;jZcGwc!sqE^$YrIq`*vUtQ}HCt
zW$T}*D0c-aKHwAj;3B<PVlCSwZ=nDmuDMt9Y;^bW1^DmqJr`a7iOJAOt42-HG{*k!
ztnR~;{MxtA49jO;WwYm)Zd&tHo88}LUbp)GfcO0Ny;J1fj`p0*I4=I>5%0I$2bZO<
z_OJQdqP^W#`+wPjT}~aQ2Pz(TKk!w^`Dp8S>fhQQj}~rcQaLE~q;>ax73HT7j{Q1s
zzNGlL@WoxPC5_Vz^6pqLESbWg=;810&f!>HZQXD8OJmio?{lV3oah)CDe1(Km6f$(
z#flEAxTvU88xjxS*ion)8X7vWsQvK4D=ULDv$B%DzPif5BX2k7%9SfCK3iK^-Plw4
z+41h;a}(3w+}L>IZJCvo)s3y$;&T4mFRr_ok#cE?=aZ*THzptFGt0f@5*aBubLOni
zIX~upuG+gMa`UqN-V6ngI@OKp{#3}-{YVsXeK@cB-N6*2g&JJD%ilj+xqM!iW%{L#
zFu7fc%8wL67k>YnEAf8)iM~Iw>zQ0Q9x`Y(rtF%kFr87>Vd4~{Yq8pXYIk+p)I~Pj
zo6=$#GcD_^+R;g#?dx03{Fxmk=R29isdfY!PMjXm<|wh^<*m!_Z)6I%3Hf;b2$i4L
zV0=#R0sFZ~6Zd`P^D9(uHxyb12wAS<&^dYQ&y{MuSCu@EW@oR>Oq<j#^r7s>)}7mq
z|MHMv>9h=6lbL3<`cC22>(6Z^SyrZYN}TbkDb8Iacyx)t2Nup9yWgLmm#k`dyleSc
z|KtA(;+J|W`2CqVXY;4euhn_YBzop6KXt5JD7~grLdWb+?Aj9vbKaj~m?0EAF-WLj
zn{1Kvp@c&j{%S8?Iq<g3@7?kJ#__N}S?}(&wsrkae!utd>Q$G%zdwI#`SmaNggII+
zSZla;B{**UeoyrD3gc}TFD8bpNj|!<JIQ&?4OZ67OG}&;CbWFH=U?=z>i-Q(bxTc&
zf_vZpPJLe+yYs=DP2Zxj--pgCvp<;`ul%(BDx>TAP=i;ZbMox--hVuq!Zx?baruQ;
zUmkw{|K0pE+uWw3D;93OTYjgM=gs5j+j}dl_LVDUe9`)MGJ5{JDc?OflP`WSPWY=I
z_IJj`s9;y`P|ImEEZ!7$Dn9=+iCxa~(Z}oCIAdEn^Cz6KnwOp-%B>bFBo}Y&moNH1
z_wHmr;kL->UDxkB&0fxOGk5)J4(7C2BfFPJo~}K1U)Lf+uxiaOMvs~;yZBk(PrvX;
z+-HA5$DMtzg$+HJUpIOzd=aoEY=Y4I<;8zAqokcKKKi~@xpr>$#(*y`&a7NzcPz5+
zysTEcrj)Rix0O>yfpyo1>gfK}@*-<__nLA~*b&YD@O=b-%dw6{fq&Qio%d|Qzl$%f
z?w$W-=ZD|71e}@|ZDv1TzJDKg8OIE(CpI^CeNQg5Y}zh3x4OPpPiC$q>;CJF$0Oz5
z^e5aeJ@7p5$@x0|u4_&AtOOX!Unl;#H?1#SGGNQId$-qevnx)h+kVU6$#F6FYyaJ^
zYYPs2`23_XR=)e9RO{7-P>m{)T>T?5m-^3NZV`wQnd_^2`?bR_>+6dSlq)ag-@klk
z^zC1E;tc{)U$!}FNGZSDmQ=IOt|O(YanV+#Dd)c4d7tb0%lf$c_3ux=Z&6_WJxA}a
z=#O(vZ{M5gRb2_cxY$^A@kRFsrJ;{AwO?Kmn<rVc?vM5(K~^t&wsSAblXKiWdRvy2
zY1nqHQ@+G>G3@KERTJ#KGCfy}|G(+}`9J$vj=%l8LB0L8Yx_s#<YR7$eY0*np0(=k
z_Y=4FsC&-*(z!u>KKCX6f8U#z?lzTgSkbs$(Ed{;W5B+rS~ml}_<gw7(X-k^=Jzy)
z6}CTgLapC(&Gg-J%;J&zK7}`)p9Q;i)qmgldWG$WC2P)Be_Bx*ZlYFnF7I`4%S!t%
zMqSsuDt?LXkad;$SGeO#b+o~aO(*B<jn$AcUb;V4W48Bn<0mos8)Wvcm(8!X?0YqT
zrS*?3C0ki|S1s|6Ry|{QSwQxTUY@(4=>GdE(c1gjIf5V9$_Xwmb*`Aq_qbiNNT%@c
ze4%MGR<ba$-05@5`mR5Pw>4kb{Ew%g?Thscs{)UP_U?Yl(CeCi`k3<jVjbZP*Je2U
zIq|&J_9aitBCEMow@$A(TOD&vzG~(ZPWi44SGZT6u5UagyZw8Gc=NMRu7*GF**wZ$
zC;A93_O#EO8(^Y#YJ04{G*_JbV#818o8`NXU;HGtV5|Ck-&0HcTdzl+Y!u}@Xk?t8
zE4-}ZVn|NB!fXD$JRFPI?|O!Oi*?HO3AnAjcgxjv%X2=bUb-CSbZ3LQ%aexL&68)H
zkM;k0k3IG8!lPfryN>z1*>K#|<yfdjRB6!nN~uhpn)Xw3>n9poeiyX<V)$@Hr1QmB
zFKw;LFYMu3XnHJo(?^+`F~20EoONby-o`c8vUQiUe&Ei(VcbniZ^sEco2q}{nlLHH
zzTH#vbnE5lgI&y>2aVFxbHyJXo0zkHhpXJGcpeTm*ZZzzSLPmC@%Bygt!-a(w04JV
ztM;<gULKht8hzYS-Y;HsYv0#5Yk%&}DU?l#xg<1EuCCH!?)LC|TKre{vN*UMx%$M#
zUPI^CmxQ08eW5v;yPc%A7|xlqHJYJj-+jHk|E5hSI;OHu&q#UQ(hU!Fw@r&zb~Mm@
zDm*dAzFqBkUY(weW7S{X!(Z~m?nWP|Ra1V?uuJv%d6CxF^={b)MaP#ZW%dS6Wm!G{
zulnlwKie60d|0c$WcS^J>Dyy2J)g1n&Eokf&V`Ke|KGAP7W@+aKQUQ<FJr?j=Sm$r
z&2W$X^A~>Be{^TM{R9T~x~PNa{r|*<yydq#EHK@8jwQdnwz2=5m8|#nt)Id8qSDE0
z)4!^`T{DbVP3}GSdis=WR+ZJMJ7e~5pE&ur%jfNzFaKKexU&EKB;K`h$I@=^e7Z$s
z;^ZV(j)LmHId&J0JU-2pnp^yT%B6Ilo~M^4KXQ#)vy1V|Pt|BXvyb0S743Xnz%B0Y
z|KQcl&V##l?3wgvR@t<FL5kPk=cc^cz#+HGz<9|z`#*7~gXhalWDqVswDap15krN*
zyBS+||NXOJ?X>6nb*AO6yTE(psj=|Rr(Z-qetjk-Ru>^)q?ePXyM4|yowVMrLuo<N
zXFuPkGfjToI*BF6|J-QXKkvf^x2~fKQv><yRYhvw>xlAJUkmtf&`HxIYSObf?MG_!
zd#^3Z3%TRFHDujChp;vO7?!wXl=Q^?n9FeD_j#t58t0f5zV_U9IdjB##r?0`t@5^7
zj-oq)pWoM0YM<Y-D15HroUKcztgmsu_GequnQnO@LFeT`Tk9;B-v8syB#|6^V(;Tz
z#ton2(>?QNTZ#E_&RlXXTH(#j#{pYj&6@K4Rc_m|zq6<1?M{57aMHH>Wzru8iK0ZU
z<@&Pv3}t)54)B}jaDR(0>6^Q{e7;PLyWRHr*SOT%!=`+`{kU?|);*U4gr_Dye-iH2
zePyNL!H7-Ytjzb{+aLX|Vr_%q^|Yc(#)n-GEKvG8X|H$xhr3&EFS&o&J~2Y0=_LOX
zgKy_@5_#V1EU)n8oj-r8<FWp}2Z!b_=bV4~{N-c*&2KGUe?F;Hn<n#G?w0m-{X6U{
zx@JwDC#hJZ@9Uf%cKyho^{0NmIrFuw^V7SZ&*$4m%{xAu@$vC3Pl|U|y;!VtbDHcL
z|JZ8F`y%`FroXA3ArWjOKQ~V3ldbvAtea6knb*JjwR%l)*oKN{Vul(<S2RDqGc|tt
z?bZB?T2<?$zwMYYy;Qi3Z{ex8#h*$KX7AbdIlp3;M3d;k#DgoI&zxSW94{AjhI{}0
zOWE~vXI1K!_twfbuwOg-c>AaIu2(YRWUKc5NI7qGbGeB|%Z$#fKNAjYJ)rl%Cqbt`
zd==A|{cYWTdX{OA*$+H<SlV+oGvW0=KWFEnBBPlzXUbTWbZj#V-6?6{Vq$Lo{U`_f
zfhC@kXV}$Rm6n#exVt|t+F9{zX8MY?YoGply<XkieEO|hQP0lJJ^ktF>B!w>y6W>P
zl%CJ4*8BSPtBaePQQ;$(xVoRI$9kpRb8>VF3kxgu#z{#@W#r`ik!L>fpUvX?onk?!
z1s5|6X8P#F@0(Nl`kG<Z6%D=pe~O}_q6&83ee&$tru6f2YJPJ(YHDl(0|PTmq*kpC
z-FDXAsKG<?<IgKwbAEk!$#AFmyluqVFfqLt4>vcq*4Ea8uUi{fpUc~Ue94<GzUkR_
zi8=3*)6VXZyZYlI$DKQcZ%P#QJiZfrJWg6viu*oWkNo3D&x`(kP(Q&VFK2WA#j3=o
z6PNDU^w^I_O8EXf;jA?oh2|Uf{z{L#`!ifiwl(SEmG_e3@~gt*e%$_9RC-cf!|Cu-
zXSqjn-t6ZnK7Q}k>+;XZ7kBI2`ze0&o~xyrK+MeF9Xl+Z*M&{jNq(3w&Z6F{^4j5^
z?bC#QbA_ezBTt)JF?##e#`DZMwdpxH15~6brPrE8GQ5ecYFV#;TSmuR=j<6?*5zfV
zisVYy+WyI9oh|nC<TB;Cx%}rh89ldO?0TywqGi#&M{CMA|C?A_^qTwUlekI8)=YP6
zT{E$A{*+H|r$(ogvp3i&CLFrkJfq@$LShe()zg4Y>)Q0s-PAa2q!Y6*a~VU0*Y=oS
zd$WR{)fzbR%$R=S*zxb5U;nL6d2~eMnf`p09M8EdylbDn{Zn!Iz0v>GMVnj7<AvAr
zO4sdv7P_S8<c<%Ff|h@l#I1hveaDS|{g+i7o^(w1uzSju*mXYO{Lb4e@9vv4Nq;{7
zyLPs?y&gB%dzOBhzI4-@<>goE<V@x<hTEw9c~`d0-o~Ga!&R~H+0!Gwmi{l^Tx6)Y
zJ!|FtpT@27_Iitt&+)lsSueb9SI{?`;?xgwdH4Q~P3-VllJQe1^80Tur8Zy1)O%|W
ziQE=+(NR6iYOV3-Mf|16;9m!h-9BC)KIh9LjU{u6zi}4csmUt(P+R?X(kwOe`T1)m
z&R@G;$@t)rZ0@!%mY3dFf1hxtXhG+d2<7ebCu*tj@wu-Stf-xI*H!n=@9w0^1zYOd
zc3)(Ed#A!{lf<+%*FcuK{VDOC&HUFxPEEc2TEbqV=eVA{z?$yc>MPfjZ%iug{Zr#?
z+If-f-rv&~ChU@1mGSu4^l#n`JuJfI^Jc0Y<Jqz}kR@;Z{NCTvmEXFPA|vH@z3V@_
zZS#w+#zn9HGDLQ!$?Y)+=J7FEe04?tt=KDv9?us!dH8AW!>IY6&Uvo3EUYqn&u}gO
z-G0}c$VI2_h1YNNTh<rMTv1;8&u+f%ju3`3yZ&>|v`kf7Ki6p6`8vC=7pJG>oHMv*
zSsnF3YVOG%Tf^3a#m|Zl>DEtv_QCJks!y@EfBc#!?fP@w+Jni4H=Qk>#_OLtBb>&t
zfJ4kK<lJ{>-ZL+<{>+%TG0<hE`lijV^eQ)ei)47TX7kKh-xh!PC0n!az82$~HW{~L
z`xPFonOi2@zkcGMU(;_y|6OpVYtO`soa<R$YcK6L^XGK+%|HFuv_I*>5rg~ySC84X
z|H|xc=TBo$i#1v-EY{8PdZlCS#N*dJ;_fQV4FAkh<*TCnc)qY^qWB_?(!P(L>Qi;?
zH!Muq$KuhyW75RJ^PF?trcS(No0_AyJ0{G!&aJ^$IdWIkRtZ7o{3fs8slC=SuL$oK
zvn#i)jCW(bUwi9{e5+-aQmFO&Nn6?Hv$7cO<nMmbSl%Kb8guryMx1^8uISI5@;~=<
z$P^emtuUJZ#d4+P2Nl!m{}=O@PFb{hvcV@-!D&^60W)>~%FXh!Uzl@Q)ky1g+9Nlc
z#jp6c$7xG*-Df!<Q_Cc&zE+swE9?5ejc?g9dE_0Rt;tn<f8_O=1xssKxBix&I`5mp
z@2ei1{cryJ*z`87s$nX5W+LRaUnhriIUAqiU%gpg(}K7C49e`C?fR<oewpU|?&WKz
zJlk}B#ohlazU+Mc`*x1V+SVO{=es(-XgBS$(5&4urQY{s+fO5<zg$Ac_GmF^mETc(
z{psohrsN+So6_D3FyvhIw}q_*@I5LYwCiQk%IztJ8(vpw{;ilhbxTN%ckaE#m)>e{
z&FKtzF!$=}qf;bW%U>EK+?sq&rSj1xxyP4ZuX%K!t0J>Y#{F0iFVljBAAC=3kJDx}
z*=4ZFUt6r}T;JwQ{`Ptqv6}Zz7bn+dHC~Wd^zrvC%N<INzieXvTCfD(EEkykx#7YK
z>#w?Rzea1`tl0J@E8+#W=43m;Yd>}>9=FL=U1j(AgSLhgcjV@BP`kFR>AL3qvb`)F
zvY!MDo&PD?<f_X2%WT=AdQLg>&ZKkSUzI=1)Lypnhw>{v8%1WfNh=t+J7l+cl$eTH
z&i)p#>!Z!ftdq`O?{4k&StD_*bS6uWymC<D@#dx~c9**si(?{qKYUVc>OR)IuDSAU
zg6JL4{g(UAy>3%I+%3+zj8A2UrS7`+<@Hnc?BEKq{Xe^7^)-e2c6H~Q{xcWeVG~f?
zvGuoM`eVKr-Jb{VuY0y9&s@_b^}lP#pSsN=PR>sb-2NT&<4}-3|2%I0y)$0LerH)*
z;*_jX`${X3<Mh$@nadV_&|PxhIpULL#AAQat(E?ArIV&!at}VK&hX-l=8VN^kG^lc
z81&EA-Fn;UWtaR7j{AsKd9xKBo-Z=>cK+1P$J01mlb0=gAv?><j!(~z;cRNW!r#0z
z7bka~*weRR3b)I{S1T{w+#wv$E4g;+{l{774olgyC*KGNQmfPXw6AOGrT0t{`_ehW
zIW0IHvb|JtU->&N=3cz=Npg(u?j`qT>8{~ip3ozqu2Exs!)^QGj%~YmU-+DiNLrTM
zIakqVqVUQa`xeA^_b%Ex!S1hk;s)MB&odXT%;@~ZH|g9lsrpqb?7w_6oVm&Lm&PRZ
zS}l>@&RfjqF9dw3dT^yQPS=#_jr;EX){8d1SIGNu`Ox!KOVj>8Za5-h$d-L4$D}R8
zCRcTa((#8`=N7NcV?OplFd}K$M1xnV7sGbj{own@adPrB&ges#9{bymJ>vhcGi#&j
zygu8fHd^KXo<^+d5r~?kUZ+#?Oe9Ks|MINk@m6<IB|MbE3wjcN-n>|!SaB!#(9^Yv
z^=FeATxJ{-NT1v5DD1m?`DNv8o4&Hw{4-0^3HIc)?)SJX@$v4$oXDHMdPO)Uiq%On
zRBrXZbYWf9nKajXM_#lXWm<6Tqc-o`+Z^V-O82bTCz}b{AAhE6XYnjw<@Wi5FV`l;
ze%!O*po`bKO)p;Y|Lo*Bnf<ub^5&+LjTSH8xi2~XH0AW}Zs%uh8;*pu&8d@PSi1ke
zTX7}lL`mk(^Pzit*BTa@h={YSzyIUb{-ZCt*H7+R^x^jF^PD%&zTS~?+s$s@w;aZ%
zjnnV9=$bi($=^`sTlcGN)}OyA^DKlFnA%@QHSTd?a+}+9cFj|dQtS3pw>`Q|4R!7w
z3l2~3_MU%Fceae&w{i~K=E=G@&PI7<%?UAC;na3rUvg&Z<5p=l?p`I06*=kdj>eIk
zX?|yV73?<6`6uD9ZqC#bzRQ<#H2AX5I-y@YK_vIdkvklG)3$cXwnr~nxOm;xvvOr(
zCX=UTq?JsYJ8@=N;nV%!PrOnyUtM;s_|^}J5~+i?Y<b`4XHH(g<@kS}S+qu1LUNq)
z(W`!Gy<JKFmPA}i>V5QV`giaBEs2t5{|W<_d33(C?FwElxToTA!o<l*4+~tS=dWGw
zv_5zR2UqMTuKCd+87yWD?l&Dp<}$85*{7On;9>9kbCts5RqH1(%oP6@>(Xz{y8pK4
z)wc72TdEcvKd1Wj%<YzALT)dwcdIsBTcZ`(a>>%2doSbKn{96EwU|ZrcFu|Zuk2I!
z@<+_uD>*;K6j=nFmkSw|%v$j?xAlsIPsUj@kyv%%i2)`DKQYfv433f7xqZK)i5s_X
z<?IaGP0?Ap4-dW0VDng&@3+HC$zOP3BMZ;oMVAxIe*6&$ySs0(`xKS~@5;Lbq#Tc(
zEbNIiXmCtd?^JypcJkV%GMz#<y<e%bHXM=6)XYwQe@Qumhij+!@`*O8QEw{NI<%$E
za{WBfjH_<N5rJjNM@%Jo_S($tI?Ma#U(tHa$f|@>`-_e)`Ca7TbnjEpt8b>Kmv{y$
z)t1G0EIB3bsL`}}zm4OPvmHzG>Wz2b*P9f#++Jd>QbI&b?32<`1Hpu_TdH@=>sDqJ
ztcp9k?Unq}z+~aeLFbawUa2OXyw~o0ZF%TXc?JW`LOJ8hdWwf6)c^f@o%8eZMAc0v
zLzR!I&vDwkyDy*n-hx%Wy+%8V&#X@J`!#h-b@We*_nv=#SQ@`hJ118mo!FKk_xr67
z!?NWu2kt(;cVLO_uI9%RR(Req`=zR~X*ILtF^!Va#6P?hFEqB_zwq(Bf6%G93{D;C
zjr<LtTLrdzY5uRdA^fVY^4*ii{a<WSi$XgXpFHljcMBA8>ybG4?Ck8HPbT~Ccp|j*
z{k{7Ce-}@C`u%riR@S49$FF>Sd(mA!^~?;zkg%{xlP4cu<l4Pr#fk@;PU|IKTNAk^
zcK0;P;%6HwKd0IKc)&bq(xe@)*X@?DF4K9x_q!Yex0ud?y?f`H->><+<Mt2xAOFSd
z=J)eTn|*lPZ(sC$Zn;tAr<7}JqmQqN+`MAVnkSv=^Eh_ay$muncyx$cUqw~5b@}|d
zUH8um$ucdzo40(`DlSb`U0q!ni-LwTXU+&Pd-zpxOLqS4{`RVGg@O6wwkw;<+`nwR
zCpCjRZgSAl38GGW*#4}2e5X*-LCsdZXwAwL1|JWLsqX$UjRIW1Uz=^*Si@S?J5lpw
zy0Q6Vt+<<o=_mGPd)ps=S!`hV&}5m~eCI`~lcnpV&aPj2ddcP20>P8cAA6ep`12oe
z%S(#PappM_E$T1a-BIgjce-A#efdn|O?i*5oXPGqUEWoF?c79$$B&+W_}(ecx%%CU
zOvycU{P)F6IhVXPSmV`UD06a8SDcMbvHts*?9J!BoboR}%6lofbwl|}!6osN?6ms=
z&C?8Dyh-`^t|fHS$`g%-LFbRIUd|o8iPL@RWZU<$jv7sh;!7tP*}CP_D#o{^Mihi>
z+5CE~Q;8a{^19P1&znS6)#pFiuKu~oX1%#jT>?k2*t1oBsqxbS_ipx7>**JnS^U`0
z_2vH;-xPET-At@n=jMxC2)d+q*}qTtq`Hgo_pck3>W_vCd2Y*ed1%U%20GGj$>Ngz
z3>)|*x&uUHma>1?W~#XN)jgA}FF9;6+X56=c&o2JT&1m?^+YF0{mkJ>76ET+-$iNG
z%9&Jc-sOMk6|3yM3a7=c+1nmoE?Fga>D)f=BXcYCJUk!&>)j!}YD0RzYS|-6k-9$?
zPOIPD-qRQ0pVE7==~|9+iN)+0k2hb4JOt{~+}oCRs8}ueyp-#&o!>k5gy&6_a*ffS
znC!6NI#*7b?pIy8ZSr|)RzBxDc%;A2$re1D8@F@+64M>i{d*0C<P#UHJ9_vbSLq+?
zId(~hzV0b|Eg+b9HSqeQ#K-^K7QL}j<Kaq=*fsT^goE1Cmd|Il-gH{b@#*yK8`JK)
z><B%6Wuf34Lq)eWcjDByN^M=I*FV3sTH2$-WWww;Rr9l2d+ao?zs*g#daepo=-*nG
z9G=J>{b{zUL(P)L@O(+7Lpo7>(=2b)?P%?6K0L!rXOiPdvBH~|t5b?+i|>v+t-bw8
zM^A;Ylxu=v+cK*T?(37MCM11sRLh!mw?|gu*oG2m{yFm%*VW~%pJHIQcH<|j4*5%a
zd!_$<?(vW<Z(_Oe<JD$G>4fA8mw<JvEq6?x)%<(Iu_KeM61f;AN-{TH=W<Q_;(Gm2
zPTrFb>+LtzeH4E4|DAE+-R-lNo|N<ZJMplNWqn)0R+Gs_Wk$^DbF}(%qO|$e|7`rO
zZ|NHI^=Q;gn<ATrMUB~l$K`%56m(m*Y`utDuF_N8_`tV6B4?GpR61xiUE^}ggzUTf
zs=Q`TOTM&pLV|Vcof+;e*RShvOWjjh|BQ3eo6j31*#htHn|bP*JfrEVl&W9n53Q2#
zxE+3e;<4`&F1dT%_<3YjdZ*323Br@?1wLN0ys|xi>5`YsE3dnBOPmf#(!I>EL6XhT
z>|v>5%e3aL=aa4+n=DmlI5}uqXFlID@Admd6^<``9F_2C<2T1I3wC$PeiDdFXEpu(
zUv;7#&%?zo5vM9McqU%pV!N#%b9Hs*`r8V;-(nK|?b>fB@;_YhYvQ(BU;kG5fkviH
z^Tg`nt$Ewyjz3>D=~_$WAu03S$F~OFEbnSNv|Ytx5!=1W5b@Ss&F2?hbWiA=@0@bY
z_lEF!k@oPusj(4}>n7LDT4=1E`KnX9#V|)=ZK(alpl>^`NIY&eEmK=|BA`v<WqDxv
zi_|S`5jmX8h33|(Z)>^ia&XnhP3t|{-+4&=pSMAMZtIubEA%UP<EvM0IdWEX+mCsU
z*%O)b#lN=4O$z$;Z^PZM?PAI%YHL1j?mV$aEc(*SMFm%XED&@#&~id+o%6!u65pz$
zGv7>D-4M6f>`<`&!m9Jk6>~#fQsShOWL|ScA6l8g^UBWS;*1T;=eRo`ls@?R;>~(a
zscliG!XM<^P~uHgZne#{i%ORHYuLbYA#69F``cf9wGVZK-1NoPJ*&MGxVdeUZup5W
zE45u+o^3UmUe|Q~vcs1Lzgwr+oidBp+U;iY^A4|xT%~{Q`p)Ho)=wOBJ{G$?)DK?z
zW%q?Bqn6u&4%tupJ>pmMc<&97INT;={UtDP(?^-B8Y(*^Q~pP~*zJldxK(g<#>aDP
zo_UKN%(?jC?Aj*JZk7G=jbAh(K8HKDNR~}M_<VnJAiH=^Gxu@MxERq1y~>W&f?0ki
z|2wkxon|O{pq<EEv`ao;r%FAe_l@kN4_~xb-21FB?Z(R&x-(b&UUZ>w_4XynopamH
z-)*=a+I(<Yuj#*(D6M_0R~pkePP_h!75P`xRARPr%EPPG@6>g^9<pDv|I2R8zi(?e
z1*R1-K3mb>az0etM$F;oH0_jITjE_(uJLB{79Nr@6)exTn|eF{ZKA*m+YKJuuID;s
z^emaT!71W#nxOqB*T5}Rt5_`lJmz>=CQ|n0ax~A3&EXnW)>YnC>!u~heF<j%ztP3t
zaWVJd_u0#fe&=3#y^3u@*R{5Ta<{&oJN9-;?k<<Fejc;@Pdz#B@}wa;Lo3cJ`fh&x
z4SB(r;h?U>`|RZfS6L)i_<wy@y-|Jc-}dk2tpZY$)ax|9Oe={xwSQ68_xroPO%3Jp
zv$}S|A^OlurUhH8L`|#Zr!)%KCI9fSdAsV-{zu<uH+>azI=#R+yTwhs&oIa0uVF((
z(y|2afXmiXa%|kUO<7&@G<5eruas-O$HNj8%6<qR60(*JzZ~aPx7*>AUI<g&#h>$j
zceAX%#U9!h`etpV#trs|$0ly6bP{j*v#b8}scZ5b8+{V1eyu;W==_mIrxz^Al+2x%
zG*hf@Cc};3()m+<1h(|uxlzy6(Ddv2jj%%J54@_k&mVo8@3Q)fy?y1JQZwgdIZ?ZM
zYiX}%r_KD;r*<+lE6qy(wfp%j;U-;gvEoNf)i?kCWVgs#74kNwJz=)lKbK3#=4&uc
zyI(W$#^<N*JaY=QmjC&@Ga=S{TQ1ME(DEM)KUeQltURMqrdMyiM5n=de~td1IQ@&v
z#TGvgE?;slhjGH$(5Du&t$LsEn)XEowW%>g?_S<09zMmRSLw&gi-w1iu1t{3PkZ{!
z%IvABXM=dYjLtEBuE*WISBqZi&n+o8pEF6vq$}a`LA7@kUmL!ZYSgCpb}iZ}f3Hz6
zO!oR2Pa%fx{hAZK!=|yHUwVAz2_FvMqf^2!o%-v|=h>?iQFgyzqD*eeqXh=j*62L{
z_{hn!I%LX)Op`s^cR9VYStGSF&qg&;qwB%%+^v6-UnX*H$cYt|ziS-Rb83^ZrFm0n
zwN!z{-W=;IJ%?W=7kHh2pL}jcMp2N?lj++FuWqhZ5#X8qzTu=Q&*d+&$F?@FzrXfe
z;?3j}J1aMSsNVZT_uZWAvz?JH{lS-&p6c(6H+vUqerc`i?vob(<0e*IIvTR}XGa73
zBYDNLM>e1ifNkD4yYi_y>jR#r&()pO@$mAmP&Wq8;`PE(i(6mu#s}<pQ@HZQmmjw8
z67K%Z@DsaR)1K?8b}8-1DiJAHzNGec;|D!1pQe4i^I+|++V&FDYJ--SJ4*g~Dp{HL
zXmS@HEx(>Kb#dNFp=lP%Z@22*ll(h5XLT5_kF?xP_g^}ui?V*7ZhyL-{|zS_YunP9
zuE$P(bm85|I#t-c+0g0y59_NXzWe{x_TTvtG2v4rpOv~~dG`O8`j^s<O)^uSc8yEj
z+y9U2E8VDDukTjK%uUU><y-8~yKP6}kIPICejnOinf3Z=<E~SxzyBS4vt`~vf&4f7
z{KK}37H1tZy<_@~*U%<Sis|6<_P9e&vnM|m_7m(~Clz<Uc0G&7CcXzxzGyR4)O=oA
zR6A2jbI;~9)9z(8`f1DJ&iwu@_tfLFotA8CP34PJx8rA(tdo4!zwI_s{q%uz{-&*;
z+=bRgF1hLalymP~J9|CF7DkR8db%%*UKxknlD1yO{-e5fYN3utZ@#kGqaT@k$Dg&_
zO02Py_nxko`uEq@n5vgcZ9W`ewvge=%F6nsv9R1{mI>$NlP-mYhRW`JOBO9^>f$Pu
z`}^gxf8>@7!Iv*zwzRfxtod2QaO%{l73<cisjIiIjovP|_Q(H&{~rlB2}nzOySTVa
zc(-Qb#)*u~YzEoabi&sC`8?%V)Y@rh&iKr$|5qvEs%XFea^>mgpT8~$khcAC{-(@v
zzDyf6<_>`*4S@>``z}AdV!eWGf{x-51I?%JlGk>x?lV3kd&a=LuZB%g#B56aQRmms
z*o%|(Z~it|o)UBS@x7(L{~ul0_IAz$llk@YK3Fm<xg}m~{g`_&deO;P_2nw_b#LwM
zd+<jpujApH#_h}>9(`l|beqrrZm+0zMddR!L$iM=ZAX0)%g;t--9G)}*N4?Sy>=59
zUaVbSTl9PGpX%GZd)GxLvPN!p-JY^_Sq5|Da<vDgzgFD6?ek{_2ix4qXWo@}Ro&VD
zD}Q%NcB}AS-_x$Emv{fTDCiSy;!{)lFu&-@*O@ma`R<ryqa(RHXxo%kfipnq@tLMp
z_Q!SGxo-ZrQ738eBKlFU((g4YO2xmnUwfq!rFPHSgW;e@Ute(1fjusBdgZ?SEwRvu
z3_knl%KFrXsLdIvTlbXw^>q4`x<O5?y7)rqwl~MOKXCtgW{3K9j)mqyn;xm&EJ@g0
z)hMuJ&OQePmeAMsi(gDuS8;f{Uf%G}y#7|zRD;0ewBX%8Z`WNtFEQEY4(F<#$|v3R
zr%##6ukH^tQ8~9~O?)a#!0xxzT4D7Xf8|PTyJuSTpW*(mC$e`}?RV}}rl6K5b8JE`
z9s?Ca4cGIfmD<v8obWU1o_hQBleO!gcs8(p4my%*EOfJGL1+7YdzqU0`kC{!l-5|S
zlDZr7>q_3uJImh1x24|LF!R@R?Vsm1Uutm^TyrPzc=LPNX^gK{d(7^WRCY>TGR-W1
z!#e-?$-2vUdJ_&UFxZ$B+*?x<xv(a+G0^39>6%-S`u0)5oCi|Xk9He$PdhA{8}s%3
z-b=41&-lW1`kl1mBW0dB=Bj<>^%{rYPnTJlcl_ZeL#4xR<uV$D1;>=FQ=C`t3ZFki
z_}u5~{6cEZ>DITS=cs?*5y-*!=Zk2mYkS5zjipK7-z#p4NXb%rzJHew)1Oag>?1zE
zv3I>QLGWNQgX`?N(C#3SXSP3Av1F`V`K0%<TF0+LHP`n3*fHbp0pX&*kCwNrUOMvy
zWAn~Wmra8fUwt$^XkYomoWLD<qWk|<FWgaalIyDDsd&@K0|)B%F45yK<~zJ3RQ+6Y
z>G=~<$Ja9yP2VxwBY1_;p0mMHQ<kbPuTh)yCS5Rho*LgZTlMnr``T;U7!RdMxb!{_
z{}yJi!FcJA{_$1v9p~?#Th-LL>FU~bp4HiMN+<2)6}KFTOk)bT^k<<>#CMs-b3JCO
zKc_Crm2=8inScMxxmCND2uKO#Ea%#*))jHO<W%&&FzppG@p4YyYosc#g>9et>u@)7
zh~uWT_su`7L>{L`ub+1BTSJc4l2d(x?FY?v#Ip%_p9xu0xT<zl%HNrrw!TtlSoK|Z
z%EOm;pRv9?o*>_(o2a*LTJw!b=Rz`1yS~3TEwuXG<V(+87IQ0umeOo^E-?A`h7~Vj
z{MUFaV_SD!D#@^omwCa?C&@Pheuycgp1oI}&?O-owC(<Lo=sOXdOxO|yQRgm&Cw<G
zzHZhxyDR*b*&^STY-Z57Te2}n@2`*T#{7jm?<WNA+7_LE^1!?rv%XtjSH1hJ@pj$K
z?;F1C$_m&Lc4_%~!DSs6kMPy{Ov&425uxvTp_pf}(W;Oy8}G5bQZjK<+LR}@^|#om
z6O7wC_q`IDR@TZ;aOF>zYMNH!%IV#0P3BgM7)xEA|A}qLTCwWR&*=|trFYJ4yk418
z)Ux=MdgR{s^BH*N-B&Q#Rq*ASj*Mw`LCAlnw+HKmZC~gK9p9(;Cyw3eV&LZgfikB1
z%d+cZC;W8FmvwlyM)#12<-8MXUave|KXKO{*G*Z^V`Fz6R!wfVQ%ez#vf_N~u;g3!
z%yb{CIc73@>SlcHQHj6$|I@{<P29&0+7`2l@6p=%UF7PIjaxa?^e0tVm3Z*ivpz5L
zzpwN!{Pf8$|E>E@Gd#*vj`^}_-*KMG02jVJx<7VTywy}R30OPTzAPd(|A<umssih-
z33cXedRxR89%fEwY<jlo{Ksw6Ps~vKFOZlyy?a_$zG{PITGVldDE9+D7*|c*v|9D!
z`9p!5r`_74-g$B-|5c^e3rjAme#(exyYzg?y9dFSq|Ch|lKfmQ-uh4-%^_jW(37Z@
zzwP|xj@`O0mNIuf?uZUuALE*=R2?@nWBu)(#bvr@kG?<s?bq2_yZt-gaL?hjHgM}X
zG^=1&#_Hd1`Q2w*rtP{lKh(a|^w@)9a{&(RH~L9M;#}Exa_00}YuqjAd^6A9`B&#F
zKg9(X-6vXRXMb36(9Yt?p4DFkrrnTiSsK%zTGp1aI<|lDEB2cae;h9e-Q9XGD%fel
z@$)zLwEsIGWGu_zA8p9^xIHS~y!5C3m(@KCZ%&GLY?$)-<E~YjarW!mpT?hfcdPzF
z_M(|nZ{B1#t9>yeqf}n$T9MGoL~)_?nVMO*uLVE-;V73`Gyh#l2xCc5>d%5I?cZzi
zXC!K{^=i$K&#KUTQmvUAHq|@v*h2TrLiIDdOw?5B6<Pvr1eHx)ll?lgLAXQi?RlF*
zHP-C#O^+w5=G47b6|}C9$SpP9a_vj(`+XCP(uAf~mv8uZHQn_Xr}2{OPkE-vJGfL$
zV{ys-S2s^ePJ7aEAEnw$C6=H5Xm^}_7ZUNy_FqSwT;s_Fi6PT?C&xK@ozVZEd_G`r
z7$=wb>FeR_z48p&+pm9JovXY#=fzg8xcN_-<FzhivK-@6T(a({bE@<EQ$BOU5-zNq
zJ@MDHeT#j*M77=txw`vr`~BBVqB?5}H+}ceRyNM<Ik%;=v|1{~(bc+NUwg{+v%YBs
zT}#`)pPUf#b;guQ=jCNIlMa0m3Elqr1UqZdeZf*bQ4RO<uWy)sGlV{TlbfxU@P}c=
z-Cwej&+j&0c(EasZ+W8sf192h=BpQeAKTN*(j(6>Z(7x=>-BO)xnE}Nys_Dho5A(^
zW#-GX*5ys`{rIw{Hfiex37;(@Z=YS5#J*(rLaw!s-d{X-$NRE?l;gkYPp`bonzYfs
zwR_?8<(+#{Rcp`PT&Ko=J6?0b=6ESpqh~9)rcYU^m0SL=tBC0sKSTQB_B~HmecG^e
z&160A#o--ti_Z05y*>L^YM-BkeCM$Rb@sdO>F`*VKe&8p!hNZ|hj`nqU%IT}Tqx+o
znSAx3e(j{!{AWa$WiZ=KpI^%Vb}A!(<XZQ+2QI&{bdkDRR#*5#btMOH;j=9Xk+)Zc
zeT{tXvf4{J@N%3`$g8hy3olL<<k(YZE`54GpWOYRpUiLXh51BjJ1_Qs;PKh+(<}4I
z;rnN@E{=O~m0?jZkB!aGV3~Ppa`#Il&!3OD{#dG<`*DjvZRU%^4AKvn_i@Wi3EI^n
zuzx{N;$2^J<_-ZRsT;koe1(2F?K+tAZpqAUOTJgD*KusGG<flM$F9KNB4T2j3LZM0
zv-#|^%y+h%v-AHc$0tslX!HNiX9*s*Q>RaB>gc5W`SH<0X70T$xw*L<iV`Ln0(JZ4
zx9^@@e&hZ3#TUQ$|14P};51?KWaqLnv$V}KzkMtF^!fA6?fLQZD}Dd@JNfwVD7*D2
zn3;*~zwaLzDS3N){_?F~f9%-X-&XngS>ZX$=K&EBC!+IL?%a33?sx9GozJ8|3uV5%
zyd1ebPxgNO|G$Oy$zNYxeRJpLOBvw>Im{8e%XE8t7v?Z-6g)ot_`=WsCTv_55*j+U
za7rbE)n|rj9-7v==YrmeJIOF!YN&qU)~VhygQ<qqgmJG>`tmt$MMn%wmj|u#y_;V@
zalP9b)d(x$ZTYKT-M%m-BXq80v~BMe*`vEl1D;rHkrh$PK5fS>XCJV?_0_hdM`tp5
zx~&@Tnr3U}+&cVv_xq{g&+HCecp?1jONMFY+BG)k^=HMF%B;A5=ytXI6n5z=8EL)l
z_mkJk76oca?LE|Z-b*tsRQd67mySE9FCTeV-t{X+;*M_Iw*4g$^FCd>@gQopjcQb>
z$gh2q8a^@~xcVmX|M69iox-!cT(vtSuWh{cF5}JhC~0#onYpf_XUq2nN)(-6D7q@>
z;=Egy?eXOwrX;Y5dDpy%dYu#Uy=v$5Wrj~Cg-kRsYr4jj&T(~_+hhL4^9@{76FNeE
zFUq@Je$Xgp>(ebF?^JZEWwxCOTvYaX``@h9wFe{wxa#_6ui84FrQdshKSOR9!><n&
zZTGHvx-a7I=e2ylDm=CI$I9o)ekTPVT2B73#Vp{Gps0@O-gi$;yA*8ixdd&wRsQp7
z?%!3vXEbJQuid+HR>Mc;g!07yG6h15c$Sp8`0xK+-0I?$llFCQb<L#w?O)DS>a!f&
zTXR6+qPSb?%D5Za<yTHS@a-?#K0m(fYVpA<6>e#(+;)a7@BckrW>RpQtAWztYsq)6
zmY(1-c6T*2ysdXEwf$kiuZTas&*QGXpK5#TZo|uB%P*(P|9tyZylCYbiC`CziJ6g8
z-oA)#zbJnr>5*jV!K+1IH}iM@nZG~z8?%4FCfB>)`R5tS_lCW7cjaiCQ`V;wv)xN1
z|J|K#O_OgE9GOpa?u+N?&`$LH1zQUckm+mcwZeJk;oz3@_xs!o4Q*?CGYX#u-rhFv
z(lh^*)Ytrbr!5zB^VyZcaLeYXdv5ra%2f<2%GQ8Ny$`=+WimsQGotVOyuoYP(^2h~
z;(ph4ZL+NBTJ03i%SH@7QB!3X99{bA-jXjDU)lMzWb&xRrk@Jj@3el?bT{#H2ZH&_
z7s_xazCC(#3w!n-nKz#4Nw$mKwp`C&y7rfPWc&v<##PJx9<#qVvoeEsRnMh+6(v!p
z7|vYGvMckimSlX~&gGeWakt|2ZDId=RDZcBvES2-Is4o3SLWI{*K)2U?><z{%Fw8Z
zJ=R|l7V+5W>%UFj_Z;W%mdmfUj0#rjOujF$(OLXb*zU$@pU$TSpWI}3`n#2Orp=})
zGY)=F=(e6YYp*-^udu|I8QafacDeB5V&kzzs*3w%x4t%L?N=#!F!zvv8JFUgEg^N{
zB~RXRubTHoG*jyHt_{c9w?#K@xTj{nR@3mw><qm~zpL-6o2FOY^8Q#ktK-Zr&irUW
zt70wPr}4?&HnvM-dKIOj53TgrKl_tz_({g%@0{LeI$!9{+#$;<aj1>$^L7)tO6w(B
zeXr*C-&%KX!3(99gJvF4Ny`>qY+YGWQYzj2eD!x5g|&s7TQ@fU+PwCidDbpNu9EiM
zUj@!Coi8}C&~)03$*!^gx-Y#B;x+!bI8Nl)2EiGN)h^uI(EG}kzhs(fC(BLyhbc+N
z<#PNbWsmWT&VN54#=y^D<>NnF_^SU&zYcxu?pC7Cd+mH|#-@-jyZ-&X-}Bh0K|{(V
zKfdGsZLvulE2}rny>{yTl6zJTF8uq#HKMdbcmGp6e0lw=Z8x|MT?*m<`fO7FlI3e#
zW+?tYFt0*QD%QfzKRLaQE!^~f{^Ff)ge4~z&u92xrCnh9{l|)`1;&*-0v22BnJcX{
z*RuD=MEw=rcjoOsz0Py#u0?wjrKeiIn_#$;pSxF2rua(=XuX5vm+-)Uzj;4pw8`~v
z7E+ewocOEJVa2TLKcD|L)_GdvaJK!D<6F_LdoEH7S=4P6TB3NaczUJ#h-^D@`GQo^
z2KBSY=b6O2@b8=7G++JHy6&|BJSzS_0vZ-<{J}hj_wQ+O?JeK>%KtnU-p~Ha;g{_}
z7q3{w)bnuy8ZS&^e=C$^yj!^|UTQ0+(#0|<wp<?1Z$DLTKJPww@%zW(gDN-Qy?xUh
z$f?gYza-gw#YCs}SMke~-)s$Msc>S9xo7{K_ef;udy!80_51l3Mx2s+D{u8*DRO82
z@`#@=Y!6+%bY{=;xXJr%eqJctklU<jGbu4W_RxFzJ$^sm<tinA@;t&PC6&Y=Y4$%!
z>-(F8)02)?+`6q1v%Tw3>FOi5#N{7P`o3?X<YeoL3Dq-S=*^vYVyW?!KT>(?=Zo*N
zQR)x*TlgqvvZLeWgOahgYidr3RJS)=xw1@6agL>yR*U?P$MM>g-##lJjN<p*{&7C5
zrIPJAmzGfX(#5mqmw!9!o@Jz=AzPYL(o*%6y=CpYhaYPd6@$L+DYmFxbL*zU@+WQG
z3p2ySVl4yC#P4vH%U<N(8)$l_#J}oYx%J1Lw=YVZ$>_1&d;M3FSwP%pdG+w%l3#vN
zy1p-Nh)C)FG6<C@zc%GkNy6qH$@*CvmhvmVp45Ky-}JmmLElpP_ydZb)W#@fmzf*>
zJ^3)@Oy_Z-{3C%kfA3<*%Hvn?uwJ@-)z{4RZ;zX+CY)QH+@gEa<>@xIZ+oJ@9RFTY
z+4jZz*6aU2EMtW?&q{V;TCrjIY-^r(e%tizbdud$yA8S74010T6sDAJU2`Lb-)XM$
zt{`92omm@SFOImCsvLJa?ig#ldV7sW_p%!GHM<HH`E+`ycz@TmdDWhFWyMABweyzA
zd0vga%R6JsHTxxdxE_2n?DpLJd_%%h7nynYJ_~#6t1bBcVWQuaZ%)Nq<*zarg>WQJ
z3M!jhvTjLmqLjORqS2qqqk9A2zfNS}d~jNS|C7`DS372X`0zo_>*>1{>(@V@|NoDA
z+3va4@AphDK5r|&|Gs?E7DK7tAAjp!y?z}i!n!uB`}*p0q3)**Kcz3Y{L<q6p3ffs
z{`{8nCQm-RB5-lUwwy?Vm4E(sO4wGJsL!u4>bmrEp0Tm9q<x*u{Q7^EtgNi=JAdE!
zcr`p;u_fW#o0}19!=$97K2+`9^Xt{>7bRBfcD>Sic4nq?V4z@S<=@4kulV|p3!f3c
zB)fF!QbjgFhQ$l#|CIjKp!ucl;n%9gjsIF&M7|ZR;ke3hY4)_|>sMGh9kO2cvhl#R
zJ2y(}O0O^C;Pv*mma%#EarcbfHX$qj9XP^okg0QIMri7-OSS*4RyE$da<KdD<hZEa
zXFGM*RXsYBIb+M;?!FJ6{MA|41FuzaG#;9<BeKWeqV-_l<D;(kmw1{cR-NCO@#5*q
zS5dzMSL(zCpFQ*3eUg=K+XfTk*w57^?$K*+1y-#VTi9`K>$Y|E$+gdlm0gc8Xm72a
zedA-)|6?8xBrohYy?gV)yPjtqmoDr6U}cEj)Oo_u>`R&KyfFQZhYvR$6Vd$h_g;E-
z&)kXo?tV{fydM?(|9ir$zU;kyY`ZRBDQgdyqIYGn!mke{+tPT%1$PDqd~v&_#kbgS
zM%7-vgqku5>3Nd(AFg0NeLZ~Rs`=+U8a4WNiM=n>wJHmKUcD~2WU@r=lgq!|S?(Y0
zYZA+=D2(5bv)lD_w>hs^=R~$ii+gwMt=sow?Xwl<`QBXJE$t;G8^_5p`{j)ghnt;h
zg~wb<*H<suWvj9*^3vzOs(ljOn|DrpE5En({M)2Yz2(8belJU|N{cseU+q;IzFI4N
z*X_{A+ahw3Qfc=lDj&If&E9$M`TKphm)D)Pa(Z4feS6z|FZ~J1kLQbv)v}o#PRMCH
znBo$n%y-T9__<RHj$4`ib?}qh;67uk=L?gE6*ayxtLh)Fc<+6E;^E70Uq`F`T>GWQ
z((I$JV5U^R=WGwJ8$Xw{%+)tKv_ARlL`kCw>{srq=Fj!Faz14*rSea}cHT7s@iVTB
zSt^Zg@_L6Z>p5SXvEhi%K_O#T7rs5sO`*cgmUWJ2SI;ua-07fUBC_vleQl3h>AcT7
z|5fPxiZL}2tM_m@78<e0f62}_p9SXL4t!s_`e}Aa?f32}ab4zfG=<&vD)~%Iz9=QU
zL4AI+?N6CR|D7F=N|%5C>G$`Y6(`42ji=?UmlV6dsHb<_zwG0DQD_m{y)MHV7Tu}$
zALpHHZ?UiQTM$1ruc-IUxr;J3g1>w{>Z`Y#dB5V{t08=RkJ=;my*hXLl%ll5Jfa`H
zRD9aHJf<Vy%a)Lu=G%b|-bcURn0zi|X5+Vi$~XS4EB#~KacW=liZ|9QEB=P=du#PF
zi|^MYg}-_-SM7xj8Z4x@U!J;lsXoiT+3((mrh7T%dpdLIMmh5w+pus)H2?RoBNr3j
zO62q2{nE}WTP>P>eBPOBAM<mMf8STX@W2Jb<^SV&lKb?2|GVFpeC`DMgT^@3#$C<l
zPc%(UZmzeD-!uQ$VSR7c?4$3qUz_eaAY;q9H?-HM=fp10BTxPXd+e89Xvijdnz41e
z;+p!nm&dsmN_a@ER@*(*PTi_ltMKsrUx&{wGK@Lv{ouRF<I=LK4bpFRrp(#mmeKq1
z%A4QfSxxWt&cD94zVzq$;sV!6HlJRf+?00TKGb!8K!;pO{`^t_r{;}|<L|6x|NZr2
z`M31EdOdrsEPk8j`>zkkn0D?+^#2y}<@CJ!edj}+|80*n`tUsG*6p`7x<_9>KiPbL
z$>~jJr-OEPF$&GKZ2h1oq9GM)kr}*C_}L5LjJ1E}eOi0{OZA89xlgkyX6Gt6y|h1`
zm!DztNiNTw(JENTQ`k=6F0U0w)tL=?@uv5mrJp<yzd1X8`{%7|^yjJXx16D8K0Q{i
z-(*#7!nLK7r0P6RY>hhF)zlYt+-lp@c=hs-Z<7*Ma_^Gzf753Fop;L)zJN<#44GO#
zdcNn}the>KYuAg5b!!hEn9;rd@YPE_hB{4&>9LnS?@K<=k{$9&r97Ma@%ne3k;^Y;
z&HVjg^QU*RqMr_J-#20My8Xh<XZx<-JeR-TUi?p<sA5&k`s(iJ$eqry40q#B9%J6C
zZMA#x*1PSuS95W`+*r$<>hA12Sxdk@qO>J)%ap5@Ka-M8mu}sweWur{^+o~n+1$8&
z_hJrDJ^yZE-{OGWt=oPVl&T!%lQ3ZNc=IFn`lFZEcW`mIzy5B1vb;{~@jum{LLqh!
zcW{*UoQyl>6klMzI!>(ZgGI}-$xKe^y$;C%qD$T_(=z4Rq5Nsh>Wxl;OkOo#C%zN=
zDm&|u(Z3HjukNos+Si(XT9*6#w95ZGb+`PzB%hQ0we5V$P5%6%C*D(Mot-5Yv)Jj@
zOar}1FBDfjto#$t-WhyPM!P1@zAJ1(b)kOpGVVvmT2?C_`W<?3{Z5y=B1ijPygaco
z!+Lo_Z`{Kz<;OY`!<Pl`T|M#X^0kxg%KwWzV9XC+$dT0EYUi$@G=oR%O3GXBW9z0g
z?*DXlq4Z6MOJ8^WJ^Q9=^@OS0^QQZ{@(Bo7?>U^Ye#PI=tJhu{nj0jUyuBB8??&zV
zm|BtZ+WWr*-i|wV>(coh)n|Qv)?T!B&y5b<{c5LlTF0?_sxRk7rmJ6C;w2m!t7Q7S
zNq}p4N=&a~@}t(7(m#^wY%^s`rq<8@q4+%IK4Zf*Cqu3J`uzIs4C@`&FMQ#@pw6A^
z%Y*fN0s;BfUN;-}D@aBCn!kIgc|~p0v~B;Ue*AEl|GTx-;+;EZUb_~yXz}9AtSlux
zy}k_wUw2!B?wZcaOFP~tYcbakG_t`UBrNRd<CF6H+ds~m$D1NIr+qc3W0^2%(xEw)
z$B(Lg+|Mc`EIiXV-LK=LGDGvh1Ci--TaR9<?>h7EQM-KIf^FNTRepB5ytL9r?q20{
zSrJ#xI^qAhcWS@iee$gBU8~fr|92u*=JVYQ|CMWYyQ<I5?>);uXZ@c#4ei$ddWD>p
zlv|50`1y0w`c1wcYxo1+uQ~8KeClH6!|uvU=U*?sd-{88{`b2AnwbTmoA<r(mWwd&
z_vf=IzET!mUQm|ZGR?(XopoE-Md5VM_dA|>?EfY*wNEMUe`;4v(dp1nox0&CSnd6T
zGL63mI<9i;)K6L4E0?6cPx)2BnOx>0d%ml4%)i|qz_N4tQu(iyACr|?9R4<@Es1Bl
ze(;8%?cCG5)@|(yGk9*l_~?shwt(r^4{h3+y>$EDdbTa=CaT)bQ+CL3I=bq++8VBP
zTUGae^Ar4Zdy!4t**{_XY(J@I_FOT38t?3SB_Xs@IraSCiueyE*VtZm_XIAS_ptH)
zJGHATH2!8)?|ygC<@g`@8_le9{J$g`Dju79@4+g4{&xq<bZnw`Nmcdp*>8FBzUcJ*
zWhW2y%T0aOqQe&RamI@itk)OM75%C=ZT)JOGJ~eIH}5L^emz~dqsyb$P-gn#u-xF~
zh1$0FS{C0uE-t<LX7Q48*S%qaDz1`(P8$;ImBa0~hs*tIKJnQ>_ObF8#ZsO>@1olO
zJ(!yB^|WPw&ZP4Fr2)&1&Z_wGiSf{i_YvY%6Q?q$#ni6;Vs+b*<5+Cr=Xzho@QuIA
z83pDpb=%OYx`OTIuBK+i+_h)Jd7mV9&i$RGxwW?LGyCiRy5V9yQ?<E|ow~1`_cHMQ
zr)i=!)9oGB+1Nzot&dQcJx7cA;eivZ8cHGM558Mx7QJ1(;Gb!ojg8N?UH$8La$lc#
zDw!s8?YXJ%IomZ_GZglpme<%mC0?}0rgNi@>Lm-Y>EWf1u4Gz0=iBQx_y3%Ge(e65
z)zkO>nU}Wf)yFx$3wgTh^0l8vub)~O?{@l8>GD&zn9nOL74Nm1^kIwN&e-e@)!JL<
z4~bY#dv?ix<&VF|{=H7V)!qDS#=6d>jR{U))~&Grv&d`V62qYS7f0*tkBcmnvY+dF
zS7!F^ufElP!??nFC;z;kc5>6%=_egbnsgs-;nVtmFR@2Ly`j$1kGaAsMR2aAXs?}#
z$I9(x<}!7jO)eK_^sT&m?8HaeueaojVlGr~3SYn3=*jFA_kI`jXV2=}bN>I~dzJ0s
zflGP+l;?RDU9M(z;*YiB;OOe$=vtKcc1<_$jjQMHxyDLwi@koREB7sv633zi3ZYe#
z<D9GBzrA<oTV1`6P?0ASV~Eb@>UqCa%AcK?S$^(}ZSlFv*|!6m4!&^rJmq6~k3mjh
zNAI-TH`NU~&7Rk;f3@f#%l4gdjfZX~?0YVK>Gh7qp~{b6Ob(p5cfz9P|JVA=epR{N
zVbuLn8*#i|A<tSVPuD6?*fOo}xPAz?ere6`)HSme*u}R`e3QGq^X9EtH}-9o`sS+J
zFFZFiTjQD?m%eUsweL&sw9fDM=gn%D)YolYUuF`Xefs==^@m$T6w)*pr1o0!y4m+k
zyYQ>u$jq-Vy6Q`9S8&?I?Vs&3y-r6?|8wW9#v$`1;&q9&uTA?)?dNs9(PuqizJq;Y
ztlYZ4ff`K7$A#=aOuj7DW8xa}y<Y47gt!~t^-8&KB^+(GKHNQP-W#oE{>F{T9q$aC
zrA?Oa30?2Y<F#W_nfRJuxA_{I%<rrGtd`5Z61lVWSA2cM@7o>kel`WEX-}=ZKY4$;
zm8#}{(F;!LrmZK<+ivXJJmuysuI-zrZ2EFOx@4~C&G^iPM-Q<JUrUslHM>p8AWx?7
z?>)<<-*h}@YFggj>gZRo+?vyC$En>7kB-<a@V)Tr4y%?%B9mUU+0sn;iF;FvY9Fcf
zJ7;s>e;~I-c4y#E_ud6BF05X%e(#pZ_p_F*I1$&<A-&kLWk%fk6;|Es`!DR<BDd?u
zlv@jwsvA@Cc0?U{te{Y(A{e{8TK2tVubIX6t4vb`Oc-Zt&)#yW|HdTS$W<~?>F-La
zqmy#a?ed%^^G-)QxZT_9r1hLL8`dp)rjTkn>(a{fFWjfjuklT(@xAz^|Gz`)uWxx9
z=d@n6-=tc-Y0C9Chm&~H16EtU`r)|H<MQ?U`IkgqR^MIQQ};-8<B!PMT9=X*O|CNd
z^X_=+0pI@%KCd|T^V$CTXO3In?blD<@?(NYmCfSi`*mdXF9dD=!DcF9!8SvBZB3qi
z%(-NFxoKzFPjh@Q{q$xD->D?4%J5g;I9`9xJpbBP{Mbq>)rR@~6RnSL4~vbOUn7|L
z`(e?k)v*#Hcgj;2d7Zv`D8SS_^H$M{9!~%F6FSeool;*nP03ZAqdrvq@vgnIdam>J
zuk8P5y{1}YuCU3^u=kmf7PAj;oxJ(n$5}_~=bFyCtt>J%vq<8@oSM{~(=P3O{n0{J
zLTBHR{#Cv0t9Xv|?+pEXZ<W?krBwAtg~7pVo^o?!t(Uwd?IXr?D{FGstV2GG8h7_b
zMcZWFpM9e7cuZ;YWVQ=whdPB%nY!4>t=hb`v$sAwSMb=A<(lR)OMh;?z9vXoF8KN1
zMEx>>E2q3Xb~jY5?`%66^*X?<HNJ)a`JHR?>i%EgVcE8K-O*;dAFk6Fw(QktvkSIv
zU~0bUuzvRK!iV)$+81;j)<+t~l<qg2c;#v3ncZL93$1N_v~BabIeYik8J8B%GCj4z
zylV9U7T-qkYnBr_z1vqF_%TiUOOg3>4u?An3V767Z{82lcaMB)d1u+IkOrk_v)x?R
z7z(1#i-*KGSlivUZ}#2UJ^Sqyxj1XTWqR@o{%iIJl|5N+vC_u+Q+PmFaEDW2^m*~A
zfin#>l(&DIv9RZqOY7n%EejJ~2|j#1B~r)pul#DG=bN;O^Y)6Lcz0;)lIv<LVQkyF
zPpnC^%kMgotF&oz;nyIpD@XtAT9mgt=+r4g?+^8J7rcv9GFqKDSF*CMA}WvJPRExR
zZC>7Tb{>fXy4&vr{oncZTJ&ps-Gle<&#!*Bvps!YW!s4p9`~x>+luK%f!6Bu+kE2q
zez#oy@9*#FH#enP%=H7Uou8oSyyN@5>YeZR{r2$o{>+vAr8r?@#EXlIf3k8mtc%_K
z=y~}ouiV8KJzQK^8XNCTOJQVWR8dj6Qvd1|A2;{sTXD++x_W!p-WL-VejGaeWQvlJ
z(Wfm>m|xu9o?pA^!?F(_KU!w~o};%qZ0(}x?Rh_b{rYqxx&Pyf#r;M1YrlVdv-x~b
zSlF>`xw_mdFN(-ol{~l>o&U8e?zP>%efxIYy(j!*%N=9s$xEJA$m%;fI<otHivByj
z!$)x9vNMh0%%vxf>aD)LV#+JVD@Xlnm+aidZ2d{I;cV#1V{?u&+_~~s)2j9B<IjJM
zBj)~e-F*GynPabKe5$pV`~R`X%!EVoh75bx_6gC_Oh2Z{o!9QZDBhYBbX`4UfvQOR
z?Q^@>64U*UEV!|er&GRvXIafXTc^_xwLSh?$|#Di<n3Qse|?$-N5^O7C9w>qOSiti
zB^_nHsWO!9ZS3vG>pOXNgkM(8t@S<qx1eC&w{^Y}LI)dmTQB6{YWBSN_n3>@{;T2A
z&s}~Secb)|iskmL>czQ=@jbE1=d`we>&tcwkKVAnXVKqTuFp?|SFe2Fl6yz=l3l}U
zG2YNb+307z98oXU^G!dNxGn3iOT_Zzzdg&Z6&`&0A@kJX6`pgZs)j7d;$E~-SzWW)
zb@t=-GI=)#>0HCrDc`jiH;89-S316}3S8Zwu)(Zn#a@TmOjF+8?>HXGe9B?A_WRJ%
zhpx3sk6zTg-tYJFsEFYMp_;{gtv?oin{z6IDb=A<o%zEoku;H8m4$J$&cw}ac03q-
zeS7#sMO|s(wfC2|^6$+F5Sg1@{6LbYi_>|Lq_x7QCC9}>Ep7%|=gl`;H#LZB-t6L#
zus1q+MLEGS4^s|Zwg%xR>mu2o1YA3L_}#kOt6O8G%@w+Kz0Q(-dfIibsdK;l_pLfQ
zw;PruSgFd)o^O%W8*#>sd0EtB@ySPL+`6(c_IRx8f6rjap9eMzO}eneIjZ|(M?mC^
z^KIqvsmJI1&)oF)?R%yRUoWLF-mv^Hys7RMk3-@qN3(j9;LIYG>(?Kf9b0ngOw#+#
z4(>fYj+~oA7x)XQetRpUSJ%w!s-JbNY+jHJZ_>YT3%-pyOXsh#uyWb<?2g*;=dW_Q
z)^t@eMdh7eH?e=w6wcPhmIbRNB>s1PGCo>ZcUwMm$^Xg_%l=7GpX~M53-8|DP}Kg+
zR3uTh>!v`<{-v^wc2V|Wam8nLTzR1QHDtZ~g0C0yLp)|n2b}V7J-1!tO{LGAt*;GB
zJCCe=*ql-RQ0%F=-GoJl*H7O2)y!}P(=6YfTAQagy9Kt(Hec-DQTJX`*QrBEp-QFm
zaJb1U@i(fsPu~98@Z^16$SQ8>_PMzo7iF4Gnos-S_uoCkIyWY&=11uI`;9@zZyhs#
zA|vF!Cg|V9!v(jDG<<*0XsSJbrR{3*<06@ATWt|HZ;iD5EQ@y8`4y~Q?O>xD<`?p$
zru%qkW02dU-}~3Ua%%tS&bRpO&(~71<-SK9i^}h){;ZzA$Y}dZft*r_Gm0~6k~y;N
zTRZw@8HRmSeE<4e#jMELt9ma5{Wml>v-!AV^~sxdp<Lh2XBde#`UiynIrJ+#dy!Wn
zX9oMJhKe~6e{MgNw-iY)wc3{ScDwZ5*Que?-`{w2zc1{0-O3v0=zU_W3Hmp+cG}-n
zeLC}V02}vOwzF&VgPScocKnmqTH5pEePu`&-#_kvBVX(NO}pkT?zvUFb(`X@=iR65
zvsfM#223&vW>A_ecSNdC?^J@Lq)r6WB$LCH{>?H9T_pj%;`vjX0$y+QZ{XLt%WI~-
zg|GQ`TlUjM%@6)>`D6Xnt51J>_V@SaCUz;xKD@|!D1G+q>T6N+Z2$Qm%4|LGYL-r)
zZShrpndfz~S07u7UVXgt*Za!dauW{y)vu6!T{g{Zw$Ji~)7_8l(q6hML6l)y!?zNd
zVvk7Wb4P_PG@jb?R7C!#e&XAF^;N%(wUk~u9(jBygLCP-8OBHLU)3mC-EFRzlajmB
z^Ns3lO{+gv4`tsg?7Lt6>O;Bhk;@0>?!L<^y~k>K*PGTS@2^dfv2%>gG_6>-O8W1y
zul4aqzh2i_)75`QCH;1Y;D;X?|6Yr%b9|U=@JsmOPdg>6`^%qt6^1_+p3%}VyJ@d~
z<<|IsKcXexc4A>C9_y$V|2?wn$V>I5Hrb4+FXs#1`6ZQ9y?@=JUAC-`4!#f$oL{l8
z??Yd?z`c)szlud=fAP2ep8s{ya+9ylYXp@!a;t?u{=FCa?b7^Lca-`yX6X7xZ!zum
z4-i_*c0Tygw&37Oj>-NaYWFj;PJIs&Z#Mk+$8^=YV7~Vi>JMe#hcIlLl)FUdb@ip`
z{fj>tu<n+hx<c;!$_;#%IXvequ{l@dQ&(t_8yT1SSGm1<YkBBFt)TF}4_57KD~v0x
z-%p=W{BP}|T{cZ?Gi0akjM|gc+`YYVb%WS!U$&nmi3O`GPwAFvW%E5u?mBc`#5eM+
zoYAT0^Y$<;NdMx!s`SIvulJ9a*ev-bVxyS3RDPrBZ!ydDXM;pvU7zl4B^O#2uD5TQ
z1kb564;R%}UoCc>UbH^F_TN5*_1Wc>t8PsADK2@lY%$k&X^-<SreEp1Q?>f1&UUXK
zEIVdB=IHZX;a~K<xZt0yzmxH;`L8B9)zuWY{rY#4og@3QT>ouf&s%~uOwAHCziq!B
zXF1MV+n2=Plyvy9Et7xEG$r}_mt#x&zCWMGnR}(UxNly_x9j`PO_-O<9J<;geqY6o
z>8G^TD5_m)n%_V1sXB*mX#3fR4|nc#e>(qqdBEbTcH<Sr8@x_#ohWcK;%1E!TM1v<
zts7yd)?cf7J+U+Q>i65-Pv5G}{PX;E$;+#H0j2rE2mZKMuWT}6mwmLwz4Y6wm~YFo
zyRX>ZVk>$tnj7MhtFbKcuG7y4@7`ryyX5n;&|mZO_2;LjIxo6<qWF-ZM#x;I)Puij
z&I-E~o;V--)3WP{noCa0<~<X>tdE;|MEiZ{NAdfM4*l+Rl=S`4a!esl-2J(YzFfQ6
z{<HD>9in<?FB8(+>D&5!C&y${j^Y4|ylT<b=&kn?FMfO4@_k>&1-a)J-_1H6a!BH=
z#XTV**OTu|mtUD@X<wu9Hvh-+EYrMMTpn*6J;ZYp)yl6vXG-8(@k9T_(*;gFV$8AY
zuc^I?kKOASwEy~=O-xC(GiMq4xqjtRToul7Ng?si+@p_Q*B3t$G&^(S{JVaWyBF`B
zzx1*oQpZy`+VEBHy;pyxS1sb<THN1gE1#XJSGj+GmwkBmwn-L7votf4U%#$CnSRgH
z*3m}q;qBRGr>Azet=i%E(C4hg@~l%^mb_VhYTs$kBvsg2082@p9s7+1W1D}x{uX%Z
zN%j%-8$QQoF<lCK#{8%#;%z>IIm0yZ?LO0{yZ>46h}r7XH&^S>#8S0)YHPavj-5VS
z9}s)U)V;H%p-)F5evMqTd0d(3nuo2r<|n^67GFJ@o1YYMh~=puf8(@(7&&(R{GB`P
zj{WTjtAF@x-g%*%i?@nGX1|scs5bn6w@^QO^Rv(Eb>sNNO1SN(J9tZQ^X)(Q?2f8J
zg8tLB!D9a;iW@H;xazg?cec2@IwPZlXu&7ZlWbE$XWcAS>4=k!es;9XCcC_)y0*Wk
zXG!pKzh0+U)2FrtHn+FsF5b0Es`;RUpC4cKce%~8W*a86B_HoQnzYfN`diMW%UdgN
zHL-G^IDJ}KO|8v$w%Nw2t>vE%rJkNPw=iPOhYtll%Y^x-^0F}t3JRvAY^muJ6c<0<
z!YRzbbxDksPtN8<6DxPY&X|&yms$fC_eCz!jo8qzxB9zL(h-hHllq=|RKMMNeZ`6u
z36G9+evOk*RaHGR$5Qx$Q%SF+F<X3myh{tn%9_g0mBq7^w6tEOYhDhTrW1K+qVg=K
z%D=z9{`mDPX=B6;%VM>|?b(wLf)r;>{T@;O_t)3uB7E8!8XZfPsC0GhvAr@S$hS&s
z?S0X{<BJU>{N7ha{SN+dl6$Lw;75(6&lv03muW4H6BqP<Ti#%+v}yUy$HKo1*6(Tg
z-fJfjf7h({$b)xB*h?Oq<u(t@IKAjt?WYOzjvN2IqyIwQII8iP@Aib6ja7xGeLp2%
z3qNz?Pk3e7izHK>M5fP4pQfIEtZ+i8&;8DxZGYbfh3qc4W}jwK{;e{Yb;j0$4b4f%
zKYdhnzq0)IyovdJ``mXwkn?%>aZXV;_wwCr_oH4vU~P|EzQ!%OL+i!PzqXEgVJkFJ
zLrQkXMVI`2woJF^g?6sad+D@??=7dV+ThoCgrDm>m!+lYX2%<Rjk^CWkMu>}`dpDv
zr?%VPXX)?W&N=^!^iAK)e0S^fqvQt<YSzBHxcS#Av*+3S+glb2#{Jw7$NSq$s;xao
zs4+k9mX7drp5Tjnop=6yp?WIr)e&=->g(%vY=6piZ^plctNzE%73hDkrYM>7%CC)A
zQY)v(tYrBR@?8ClOChgQw@J;)_%jpqF8^EIWc6j?_b=<GEZ)PB-Sf<K_WnA?r|er}
zbXueLO<YmDKA`dKxrcLJ#%q@Qn$`v0+N%+<-N7Mv#S;A*Um^87i<N%IJ4N(=p0at7
z#QYB|ehZ3oCw;J69Qr$Z`QtS@jxpzc$tWJZJzY6ZU7<VhiQ;jQw$eQxOP76lC$Plo
z`0vkWdS$O%G5>b;`I(G9|L|u8b>{<a9gq5X|9@%l%AaLU%swq_Gb#(?KJQGGGJ4z{
zQdt}&esygrL%iK3Z`o7p)K2`rGA(tHv+kaPVD+n3UbC5Ftd+t_v)`UimY1FAANI^>
zQM!ce<27gM7A*HVyZNHswXXF?4{TF@s&i{aB@b()@1C;iNn9&<UthJl)X)F!-MW3Z
z<5cFaIkB+5U7_^x2@5Z+xl=-SX2iZexUVSPaB7*kSKwp$m;d9p1k8!kuU>re%#HN>
z7LP0E9)J31WlQq9W2X`lo;08Ldd_Y7cxj#aopTFQyDj$=alY@7Uc$5}X{FYg!;gyu
zuWy!r{`dakuSPqL{Lfy{w#=EstUG9x-IFPoW7`hLHeFp*Iql84dY7n44{jV6IeJv~
zoAzYK*SoD+{?9d2yuQ+v{gKN0Pt|=Q=a<yp5ZUGWH(1rxrsu)Iln?6bgNzS#ZkTtv
z<4EW!-Ljl>I%~F8+6H;uTXt$<)7`1w*H0Yh*ie$<vt0Sqikd))6RTtVHs)r}mB^di
zZ7#UZ{o&=78E2EWsR`IWaAu9_<6CUW(tJ`r`lOlHWjj_ARnORn&mZ{e)%P5}pKYsK
zR{UhQoO-Uxblur=-d<MO_FhNyPL|TawUeeU4^s@9p8v3-FFre`@7(lfGPAuqXaBM7
z_pE%j=ht7RYLPRJ(Tf?kEP3-!IZXSbMZwKt!{3==-&?Eae>wFr%Yc2N$-W&2W6nCh
z>$86PW67<v56eU*?|mxPDgR+1SI_RAbJL${_TO$hn6cEd`Q9Su_1C&;ldSqOA4sao
zaeX_#U`b>7o`$;$dlYZg9Li=$`R4s$m)>;Se&+5Zsky<%yZ-I*jO>%#ps$pCx8;`+
zXLDNi_Z?q*SFK9uP063BliQ{rZrA8pBC$8TGG^-6g}b=E+ZS&-oipi;u6cKUhJ5PB
zeD6O8&WHS(by2ALT=uC)^F2x*T6OXLlTO{>5%8xXmGgy%&-?44*OtA0ox0`6_OH9@
z`ghNIqdWO%+^U-^S=C~eE~>H#U;kmn=WCi)KZ0sy*?veZk$oV0Pvr{N(e-k>&Aq=L
zIQn1g-7MuZd%_GqTOC!N?oh$-W9Gx<JTn4k*T25{{^6u|2783p?DU@)$Mf#lvrqH#
zXWjg`{OJ}E1%^{+Cnr5{5?OZY&H5v8+cs|u+ZH0dBJ`=g@btwIralpI?v>AC41XP4
zF{_I?Vom3i)N`&je5<(nbsa3V`U5t6m+aXWIAiVF!Vo#N^xGmUPyOy&(9(J8&HRoX
zt2a)~S!(jNe)*S0r6IBlEmEh2*H|-T9}(#4-`BjiV)2!ux@YeH-Jp>gB;oVJoo}&C
zwct@rULGx5y*qtQD^L7oi@tb_ZML?CU*+zTpKo(r=W1~LvEj1I%`MNlziJ)&yY%IJ
zrjGm@3aQ_^k3QZOJazx1NmKq`+pThK%G)WMdUkI8=skBwHdjH2%!Ex}&d>TPlqscH
z{J1n|=4aE!kKtOI>!oehY2_T9t>JrBNbshYnV0hY>;=nm+B<IhMIO6zEBmTWRMGbT
zu>oF^J^xs?|Knz@p3nC1qixsEy9u)$<kL&lQYDK&%BW|D-ZPS!>i$ajV0!+}$fif@
zL#8$GNz^K>Sa+vkZNXNN<$Ge~UvE@OH}o=%>nS$#u&X!X`eyH6`caKDuXO7smNGZV
zGgF?|_*VWp&NORx^xaakBY_+J9bVtyeI_vH>MZH(iwplJeCj@)<Evuu&M0*1{uqJh
zcm6$2y?ZhC6>I7P&)LS4dp7Ot-DB}dYya{^&jhCOt>xX8;y<lr!Rjgdm)hDL<Iq}t
zJvd@-RFK!bmHtihBJJcCf66v{Sh-a@lxy|gwH#S7w-OeusIt8;`%?9-Q+~MOKHH5F
z${MTgIru$Q(p-JBdA;VWo=wX{b(^|_eutgZ;0{y$rppwNcK_(KH~T$f9<V&k?ovE(
zsnP3rqRR|B+j~FG3g2AAd@k2GW5<uyw$%@Q9Gm7i*Dbbd@17|KBJ#t3|FB~|`nYWM
zjCao~{$6vA-oE(tj+CV8FPT@^UCLjp#vWH)-D1bgn($%^yNbm+)1B4ZR-bCJscCk4
zVf9Vx*Z<O0Ek~~J^3pb&8MQHhvyn-D$+O$3mk%0EjSNv<aP)2MtIZ-i(<*wpxW6wf
zZn9@LGJSfWQAc-)|F=TVlg6Lk-uZDVZ)cs$8mr~83UzjFWlKXpJ-!!Yd8f(c6@&d7
z4Yk!7{V}#WQKfz#)NkBB^6*X8zH@6H-Co<uG$AzR@UrGqnVe%@XI_e(%GKK@V`o;e
z*>a2P(>I5t@@i7I->GO+TYUBSiD%8JIya*<c!iC3*+$7eH51q5Em~lat=<>eYWnBx
zRa>LVkUg&?(wDBdbMjB=&rd(I-u@Knx3ROxxg0L-&6e{df<u0esH(`@h`t@t)j7}B
z{$+}e>vG}U>Gji9y=ik>)7kqIwx?|iSt=j>=TzJ`#cg{Q3t2uedMYf~zgMGs(%$To
zu|HSd;La*`>27y^Z?7=1`MB_{<d#pIy$5sGFRFO%#bu@|(s1g^T_vSc(`tA8n^|;w
zmBy`wx=LBX*&26#$?8Qfb>ZLZ75UgIVCJ^jhkU!2Wc)62IJ@t`+^4h6_F6xm&lSg)
zmHhO;^vH@Bxl7?P!9n5AZbbe*633bIbUD+bKPUdLyrP}AWAP!+)Mc@JwNpdi_XghX
zt111;X8FNYO!nAut^XPEF=pnGue(ydx6fjF@?w&WrtiwEBF}|O4dpL|i++eZ|9;8!
zwYi}s?*n+$Tr<5y+n=R-x=!PreDy?Mq-I6TJ?0Hlj_wSqTH^II@A5B;>1WTnH&65a
zzuQXC+Q6rBj$GZWsY=oD)-kKU1m^Gicz2Dg^8Sk7_c^|&hsr&g_P*-Wj<W5SY-?6<
zZD<KdIh|PfOFier&#292rQsh--|oKgEbEqZR`frklWT0ATxDCjwQ{{#O8wc~)4xtE
zeVZ5lHam8G@aeM68c+8Zg-CDDP*l!|^sQ<Zxm_%k%N#NHCu?=rwTa<N@3ud>D`WAe
zvF3Kl!)YHiKj;Xs-dR7TN=R4J>cDTMqEoYa`1j?V)h>T)ReA97ifz)78??@4-`;+|
z?(~61=9$LneC>R)pKg7B)U7{n!@fClWQvMr<+*RaefCf*_v|~{>;C>y+s?dvuKXg!
zwBplKYQ(%xJEv<c-7`g=VXjqa(uW5J*F+X)ox1+)!}sscFL~>)4Zo+cRKlV_Au=*@
z`4v6go&Tn73-rFRA+h=TcTw%W%EGg=&ENlc^mWP7r4y%JOKNx8mV5iyi;IgRcbDZZ
zHmiR!(Oqh)zNY!-v%4gY@#g-Lv=w|^)>f$UIh|kln|y*+)QQ!rrv^!1m~xEaztzP?
z?&F@N_g}s`JR$E+NXqGF+um0dd+wfXss5^_Nhfj2jn9#jE&I=I4O^O5c=h}G(yq40
zH)D6WosxBp`<w0fHliZ^U{>D0b<1P!)y;Y(a7%iz(Zslo^Yi=m>9TkAKW)@sc`|=f
z{n@p=y&KK484ub`Ji=b0azMtZQFrpz$oNyQZn5gHc2D<P7xDMc+2VN&_jr1~KR)qD
z=7{nV9m}%&Z;tX^v)kt0bo;k<_7wf2?OJ>9Z=I^QYSY`Ij6^ZjcBwu7EMoslH_ObL
z?|Yo{qn5%o@$%mGH(y<Y(kD#VrW3!a=&kR*?7ODA!FSU0H6HDiyS3YFS-u9_=EhH7
zviNjQOncNkm1XO;Yp1n&<F>m`f99Fm7kjlb^4-7qSv%&+iC)tbxG!KFT4}oE{{;Qr
z|E6;>aaI0b=KMYPcENLTeXXNk+Kfcr$21y67KBx3bFALXxB2(e*Q#kpzG@k4WM}Kv
zU;5iTU`y#rkv!Y9)|jdL=HJ!7udz{iU3lHbTtf+6k^fto{*=ah-E2(u-0=C@nWNLH
zT^6zV2h?qR>(KIO{<Ppd$ve&7Yn@w^ar~3p&RbsJ*B+OVXj^>kwt4+sn~zsQw7oq{
z+~Vs`@#QQ^xvq6Gem{fA%{2M**%l%0Q+iJ77S1r2)mbgS-a1B3?)Qt1JJqhztxbux
zPLUg(jXh3jt(xe|emW#;UiqEhTDxaQ|JxkC&f0#O<J{&@kA|6V7D<V%IiK#z-7}Mc
zFD0z-ulMdJzXT0eh3{54#B^3<s`bxL1#+kBFWESHt&YjDig1ezy)5W+hv})=^zavJ
zb{TBnCS|^T@3!!D(t?Z6y_NFvXqf4IGjz?(V6FLU&n)#jsT^QG?Yy3yS^CE7QpeWZ
zjn>+jXt%0#i9TbUTG`UD4T<$LYjy=?R|mebf8W=2<5LRXdxbl<vJMD*+!3R-E_}aR
z^XYSo^`>@wn;Ys={$9Ym(DwJm@4KQq-`u(Sdd7hj5x?Tf&op0oB<~PVqy5q-jp=K#
z>6Q)0uGehvC_DSVh1pwt)v2bKM^)dJ{{7Is<h$u)!{1k=JC}ydp3(Zqy=7v9q{8k`
z+M1i+hopW>KDXU0T}|`o=7Q_bE}vK(b8gw1*Q$rCoPN&S@?nML)NW7RT7R#cS>{QV
zxhJ$|TdzLZxb=9l`sW=xw=8coKDBMm%1O~bbvYe{r(V6owf%<1x_drRH{FxUpKmm)
zUE}gQe$5}<Tmubxu2o@^Lk<0lw6=Wp-M)O5sC&ET@(;g5X2jduJX&;OTNt0nK9{>z
zJDaxa+4ygJ|JP}+(jjMtbFWIeg40Y-MMrJlm#%;LmTK|gt3o36meU%}oq8eMczRy@
z+KjbRmemH$|Gw4a?P4|M13TVY>c-92w)`cxZPHqyOV8Gy61pMzAwmDPZ{@M{TQm0O
zs2|nbykWY@wu<$7F}g~5soF8h4C`h&t>0=@?#rlG-4~Lg`@yV0^vHsW6n>p|T+t16
zrcbLq;;TC&7Q1O~j%Q+9tp7Cfv*!63x}}_3=U$aO{z{yG-7Ka%+k7<7&$_?n&@#(Y
zMrq0Vw^bE8>sNnoSfP2}yYgAiTKhFO+zU_X$fWL;irv1pVz0>Zh|t*C6?0OL$CfL;
zn-!yZ{?{q(J0cB?aWAX3=G-@SKkH=3dLVG-qrJx>z2{y!o_hZBHUHTst_KEhjK3XT
ze%`iB({JX|Q<v?(PTKwBL-wPxX{)T7i>hzx_36CTTlhBbpngt6kemIS(3K%ibcCWk
zPutXK7w;E!FWt3iY6h46_RUkyd_5_2$*)^Xa7uxwT>sohQzAv=Ya(6lbli5kwoF=e
zhnfD?o42Igj~;aUel>Ki+S8ez_gstkTyCqvSU6p?d#mZG2hEqKxmF%a530=3nVfF$
zQQp9%={eT{uRzu_Sx$!Awr|^eFN*VbaZ7ZY<}LR_`(z^a#aH}gU$N@#;_R4$i~C#l
z^R^n^6*Y965X`pOJe%`!|3;q5=T~&*|6^HUys_`LY4qKcfIY2NwXUc19V?F4Cw%G6
zzgBl7cCvP9;ln!RH3heKu6fQIw6%1a(eJiTmb^|eb2uk@@-I50cy?Rs=2sn4Ocu}i
z85wAE_pMf?Ov3%?t9p+gE!VL6_es5N!V%91rrjp_{!i9T`?J^ouhgP7+YhVOPF|Yx
zE+%zKUd@7*?D}5e|6&1M)7QV!`p#%G(^1B4AM>txsT*e{?-zEnmtDS-mv2|~<6<S7
z58m@O<gSr_UdnBoIMXuw(}t}DLVsr;TQKj|k53Ki4A<`0=I!~kW4eaLXBC(Irc<Jx
zZknMdZIqnL%JtQzI4*pJW_t9Rwk^`a-p5Zr_RGlM`R$`^(A4XnCN!lV2rv6_y2P_=
z&i<g8J*+i41|P3meDs_+jm02y-X~>|8+{YD{FcqU`O3psW9d8QI0l=H$y*p5OfST`
z_^tZ*{rmUniq35ns&DIFtY_a*QE-p5?~@x#TFs5l{Od<eZk7N0`CM33^yr(LoA++>
zpKaDV(>VQ+rRS#G_odcGZ-4gd^?Livoi{h9U$54i({tfMz%rlAJG@JlFaP}Uxcue)
z_5amu9n^egTv)<>Vs81pn<to;Bp>fnQ8zDJcY9Bz@%{S$wcSrxcKrQzo0FT{I&mg5
zJKvlD%a74Zo!j|hN-nzY`T1;i-0l1w583K|JY?UrY0uvJX68A6z8`#h#C6*qeVw%i
z#;I=ko4EUQIi5aywo6!8*gj%c$;&6k6XP|%au(<Yu%$4^UJzQM-g$!4xKw+}tM5A5
zO;!d^d{S1deUtwAj%}^rjf|#^-jlZe`^swiT-EVz?Y5^`9*<6BSo!-{JgiRnd-?Yg
zz4h1i&y<Vpc%<jK?d)8Oi#M$7-r6pSYy9S}#2@&WZQrg$?E?pPoBJ@CazA{2`Iemf
zhW(wV+2`NT&im<qG)3%>R`RO&S?ljyUDg?W@73!XBhmPp8SMtoa=5SZ%-pdvrAoVu
z`OMw5c@7`V3er05>*H%=A2@%S!56f-XsMCwv(JKE`~O6#^Jmvf+bP!0ddqw?*7;qZ
zb=}wRof(f`w(n9u-OaGuK78$ziK-dzuNbST6bjWnd_Hf(`|~%es=N1e)Rl?M7k4Rm
z+#&eL>d)FwD_5rI8N6F^{O_qBt-K0L-aZlDmiTdD{ppW8EzcRTa_PODr8DbV{M{<a
z6U#3c^`D;Kxc0$5mdf{6ObY9n{IuCUWNrT`z2DvHc)+HmYrf|)<6}=|FVOk-Hsf8g
zRb$bU@FTo$9DcYvsw}R)rx40en=hKaeXmOOgZu-}9#1x$tEHCxT6kOQP5pmQrp{4Y
zbTs;JTtdm*Ps|HWvv__kyd;10vcu^xo^uS7^Gh~g&;OX;esb22Zd-mPIo92R?*a?z
z?x&n}GPjJpBfPtaS#BNswPLA{9`*bk&(i)hA3uD<>M8qyFJURkX%pDzvGC2a<&-Y;
zI5_#L7~3^Xdj_*TMjsRd=XnRzte>z-IJ96_3;V2>*9|@9zDPFwE4FLhWtYItAn&7(
zB}140VUYN9YM0LDv$g_H5~tkK^?fq^SM0(Ki?5^!F1zLQ$BlR9#;|I0u1^bm<~%!C
zJoCW!rax)-W~Pg;6pMJ>=vnqH&N6nAEQ7XNM|P#rbq)UOS`n>ck6ykhl<KaLV-HCU
znzwygxysZZ#-VjrJ{f(`z4as4;qA7Sx`A~j$GhcAAMNJV<xYN5q#ZZ^_CC+2>=|Oe
zk89gA+^cxpdw=ey$I};C<_pTt5AJd+begsL^!4vo4ypc|Xj${4K=~>A0eAV@D;_@?
zqfYFoj(_V|#r?TaWXg|%|Jk;CrpVhHZ)g79n6RZ)%6dYL(Np#Yg-t&bC8IX9?$!=E
zS$ciWu~Xen=T?1kUctCcdxthp+jUKQhIi9Dzc=+TPGfj__S#2vrvqvm4l-}w(!8<U
za}%#Z<vE$}2kLX@v;+wUt`WF$v-bKtO)m4U#S7vJXZ!AbHAS95I$rWiqhrd3pqkEK
zsq?twyB{t|{`nx7r}XP=r-v*z7k#+1M>FNYR8Y2HnK7@U)?a6OWrESIJ>RY*zx;bA
zBU__A@XUe3mZhio8=k!TH1W8v{n8&S89P}|yyutR;P+tJ-n%<$eAwUqHArgNvCH>K
zlugX({KTHxG7Yw8+&rs;>ljM*M;YBIW8<)4d-L?Woqn#5=mxI`v+}|V?{)}A9eTu<
zykyz!I6e0roIeB~hF?7P|6l>Ldt-fP_q?yC_!(wy6?h`^AXb6<ioRjpD#o&gUE+V*
zUY+V+W~t0S;j!h009Grl`sjNK`$NCY*7Wzwb5!`OJ~c7iT`FDXSMOtk$19`X*h^MF
z*Xq7~^HYt)e)X<LD^^r*oFlQ+?yl>Jlc)dIZP+#O^!bTmN0X|H^u?+V+^l7*(Ox<0
z-dBF}6BjRD{Mj5h`^O)?1<D_mcIf22+~`}`aHX(rKa*Oo@ABN3$CVp6a&8G9+s%Eu
zKtXrI#ec?*npbn?O?W&x@c*pRgZhsdg=A&VJ~`Rj`~UN&PZi(qme-5%Pk48Cck#{C
z-a~gcXJ6M7)6I&!l=&mo)}ik7_rESbqVB|$7qW%VneV$`>&Fl0-Wh!QI!nSX;!fMA
zRmXxC%|Fe|;-D$Y{6}7ZX^*Z_w0}`YU!R}ubN^_`2SS(ipYeWjPkDQ0;Zmja`>(y-
zLEw4GkI1Q_bM-IlMn!w|PZOJ?H%~60=u^}F_+4t<&Gz%k{)!0h+;&|4x83}XsH2DH
z|B<|K@!~~GOQj%QoBzevcPDwPXm4|wBoXa<z3gcVyLG`X9+4?OHat!+a82Fsv!vtV
zV)x6-{pY*gmR9?cr+K)Y|M{Kb^SN90?%Fl0{{L@t(O+Nu&p$ZWENPhJviNP@_Surg
zX>)>N_f~&@_NaUIxlHTiV?FajIg`pID$5g<<m)ca%6qGoAs+A9aMgF}S&yo9Q)Ank
zH(H-Nad6+!4iCK#57rkM$<DQx(7q>evE-7$+-I3@OqMSOfzP`gzh48n{UQi3DwrPk
z$~w1RbWxc5^Y5LPQxlFKOemB2bJsHSHSC_!7k^&<DD|0Af&<jKmaum8!N9pfi@E3K
zZ@u%LclzrmnrEVd+(4lV#m{pVwI8?yvKNGZhE_i6RNoMx6A}_)GINTpiOH1Z^QvA=
zd9~&CTi<J`Tcavptz6#G)s=K>OQ!BQ&cL9crrU3iWtf;nySZp+X<4aS*6WLihzN*^
zmL4){ZEam1@_cUjJ<psRovBl&-pJYJ_WSRjKYl;=?T*n~wQAL@HQB$uymWDK`S9a$
z|NKpB5SNfz)$<_v;N1GIpe|;1zCWv;iwN?tId_XHl<l6&%+7aVYxecD(=s*{8%`em
zZqH=@_lxk|U8UJ&`%gbjy1p)UdC2mUDM|PD)uwCR(hLj>Ydf0sGxYpQP>@6L=i83q
z4e&5!5RiGWB>Og(6Vu!swq1XcxPJ#VuPFSpCouTD+Y6Qc<He_r>%{Jw^5H{4QgX84
zOrH)8FHMKfb)b#?jg5`E>(1Z5FTeTbos8W_lN1dM1nlkY*Z&P$J@vo=hnkw2J=@q>
zSQrw_X20Hk{c7UYsM$8{>({^6JQ)=da^%|DXi19#1-52JK}HkTAYWhJ`1-%5PoF;3
zUB`dUZ^wpdT6_GaUNgL^ax6?(=E0InX-c}sPhHHZ&zkKCjYW5N_vhwK>li?B2*N)n
z7yB&_%9EMx_ug-*MBn97i#cr5^821F&X1ZL`k=gw#m4(ajv43(+_<Wjs;5q!dL^o$
z)U<!U{bV&?tEInq*qrw=EmfR2aiY&mBi79~-)#NAs9Wz*6Sv-h<HwI@|6bxb`9p<G
z#M*1WaupR7L24$Syz<0y(xgclx3|63Jjp$4)2Xbjk4mfr1+7Y69JpJ4|L<}h%~TVP
z$L-H2*cf&1IB`sI50|%Y%}%9x`gI-uBd4@^t<*>;dV9UxRpoz=_EnG{!1(86#Fe}M
zro0JUWpBVM!Q)~Qeva3T{l|_2JQ|J1R-Zne$Q-WrWZ9uJ$6e?BzS;6`W+2zHn3;!;
za2sbPot0tezIk{?@n?yP+b2x7dv{`!Z|`R(9vO=X9UUC|{{O3%;XAIc^L4#<><V?;
zhuhs891hG6`Y9;)=E3~!@0UjJezrGG$w}r;)zLsV-ZPIc&b)i#jD2nE!XPc78%$eP
z-8FI5yc+Jp<+uA1Tgl$o-cP+xRPSq8&HS@b<M7Gfrb|C09LO~YOg8xVdiUomiXojz
z^P4Q+dDul5I_;^ObAI(s*#_&z&mu<_oUim|{l+A3@9{~7Mc;m@Z#mDK)`|PO3-r1)
z9y~Ao`TOe%#;J;OKaV}#@+bYp>})TocW=tyU*nj3yma{i2?e<e$&cr9Iazv@Y4`uS
ze=MB6PV=~}dw;s|krgwVE{IzcGOdi4v!3uwP)zzyMQ)Wuob2~M^PI)b!qx)()w=WY
zp}dzw^R?r@=7?(gH#u|$y<xiN|4xg$|Nj2sZBi*l2B9r=8jH?1b?mohxx;os^k`P|
zqpN!1rxv#T4qq3ttfM9`q-#Her^A7p6TfV4ZSZyEI#jcJ>h@oKlV7#{{$9H>>F8Nm
zrp1Df0!+$WuUYDfh;$^)zJ2t}yztYrHtU{$FR8j~{x(Q~b#8voT`%A84;H!sX<J+#
z7Alz?epvFtF!o5D+SfUn|Ni|mN;x60-sR!tNv2QTy+2ln^zXmgYHGdbtE;kGPr{QE
z6My{pF=6i9vlErwe>|I=Ka1D?%Z=pziSy>&d-QqN-MmekHfiYU9(`LTEFs|$6EkNz
z`;n6#K0Z%wrq8!sYv40k-T#`X!q$@4*Lr`y-~WG0-`>Z4)*9N{*@cz;$DRHB_*7L@
zEoAtbnwmPgx|B3DRvayDX=^h|KPR(k^XAvvzrMRWJMZqUjm6LX81(jj3ChaKnqi(V
z=iV=u8`8di{_N}T?mGT%nfAQ;r1rPeQ=gv)gp}p<nwpzmpF3m5kAs(%daKWW5Wp}c
z=>7uTD`HpkxY(z4oR}fTeUZoZUEq6{Z^@gC<|Vpz-9O|~wD<VYAEMVi6b}?<z2oJY
zxinz^N!GLX8N7RLOnyIAdKJU9`=&4c^PK4BNdIN>XPH1q-$8}P?0Ys9ay$IreVyN+
zBT+HEKJj0F<D>3X4-UL8_kaJ2p~9&BxqzI-?IcrYHaWey^A7km?5w`ZASkx#{>{w_
z2GN>os^y~W2j=Nt39hJMDNRehVsFW3bLZAu{ZEPq{{7Ut^Y)SUgFBmbuIEd!vfIiX
zEBoIq!+68gJvJlY3~ST*O&RqSQyx8C7hY&zb>QmdN9Xf+A;s|G&+5t3gSJa1SUEhn
zvGGUQ`+F;V&NecK)O_ZBSbldY!zppSCCeN?rTzbW?yyyb!MZ;+Uia$d8D1}NWQi?g
zZJQu4Co^+O-5<kqUrK&CvrDgG{Pkbz`t_h)+x68eQ%+BnXJBhC_}|O^^JRd+)6nBR
zyTjJSoIEvE`{nKJ`nA8lBtAIM2)aRY%NCQecXv*%3SI5zeeBDZ63|kNb91dX-rVEN
zC&|NRRrcmYhoJI{`}^xBC(bXaoB!nb^UrU$-``aGyG%<<YtJ{$r5U%k={mRbrQX<(
zDACt{vrK5w;>9yfGKG#FJ<20t&@gM3R8UaRhTCs_=2}f{m#bPaantMdkAwU@e=-Wl
zragZz-2dUp?O4B;77R<TD40BDKk#*H{eD)xFfU%QiC>q;Wa`HLU-+(H_SBPIs+;XD
zDoaXKa|+gd46!<WLgW7VRXsaJZfx22ux(xc<LpZ!y>f-YN#~QxANI@W+~jJKy7$WK
zrO2)Oua9rHd!BtWc83^)eK5mf;d~X%oC!wKIw|3DiIu;WPm0>Nd}7YUYi2Rm>bg#?
z_nW-F@64L}@3KFoXWXf<YW)_TxX<uL%v2ejn>zQG*Eih_HNBDWsJK<?>zY}`^P0Yk
z91pR!b4+8iowJ1DQ~8vW`_A`k#!U?@yk~s(b!vIouBA$wXMLH<I%TQZzWWpJHoq*&
z)fT;F#}MAz-ZcMI%KbMbT1L4)Tz^a`31t$z+dL({g@3B0*|*whik7px{9pc?QPW$p
zd!6aW!%9<bW-YNf>~?EYjpZ&Aaqote|Dw$7_Q$_jI?HJL<)<Hy@NotIyzQNO{|(Rj
zUp#6@7qIV6;4@g&GnIAHCYA3=;&u7V*YoydUkGJ;^0eW|yHirvH%89nGS@ryxTqnh
zr9{#t;kVtX7vde8P5isc*BzKPJ1X96MY4R&;#&#l{TKhaVD@&_8poEea-0qa+tv$i
zSKEFtM{&*dpAo{lG*S&7Xq=lk$u@g~cuEpypURTo0R_8H-Y+=w!FJ1UgEI#OLzcc>
zsP%cl_pP&PJ6_atYG~MRQN1>A{>F^Ewa!&{k9SKP*<qk}NIfe-{r%USi@4Nh^G{1&
zU6^brDPg@JGCg3M{7MB=|7!lNeV?BGnU~nYJ}Y$TU0v&7?VDTni=5Zg@hr_2KCoa(
zLepBc(7fW)jc2s3z1KeaRIF)@n%g|#u=p^RPp4&aEF=03KRuWb&?7JMGIai7Rh@e!
zXB^km&YAk~u5%}c(dtQF)7RXOKlSd)DYqgCp03yD`;R{S^x@~KJ8G$>8atNMtE5d%
zO3zYt-?Vx?m&WQ7jPK^mJ893u=KHg-;%d1}?C)kKiIUTEg(O6|9a0nRUf-{BWmK7G
z9V7IMC+Y2L<5{(t+vV-NZt<?IP2+o;eEpAqXyL0wpM7;M<!?3b>do~CD3SR+z0UR6
zw69vrep_Bj{&SUKNnXs^g{k*7QVk4JUe!Jlm$}8o+%505JY9eGC*!IgQJQC8Z+E^C
z^2cXwXx`N%%@vn;Rx|6!W=I!p{?yTI%i4ea{>6g*jYrt}!o!N0_{udy&mEo=ym5xt
zalu1>*@VO^T>pOEu{20)u4c+~{X<Vz9!TL>;C*Cq-1XN7PtN;u{76=w@9zsMzy8j;
zQ<+qpIyri$$nxD=_U&ofuW^F?-5t~DyJ-d=G`N}`9e*rs7IAgTThN^Q*59dHgf4z9
zWDThKkXm>(<9w@sf_hW*{RL<Kb#^RgOD|m&@~pOhZH6*KW8w6qUWsKsbssx!x2?^X
zJ7rmIPes(To3Ews%w2Hp`t|tk<ADn2Uh!xZ?K}E-RYr{65_QM5>p~f(-sE1gD}$NA
zt(fDXC%@V6nvm!ElTYnQjoK}t<5E`Zw2;R_o8Rl?#qWDgu^sC>DpfeoC^}m4(ZR@4
z7q8&^#{;KwB^*4kd$)b~%e(8-rXD}~+$5kbg2_tY&NH{vkNMpdG8U`*y+ZF5t?Is(
z{Ha@c&0*QEMqQgj=4|uPDxMy6{hqGsrqhQtf+vJcKdz@2ZFbf5^@izh^OpTl)(Bqk
z$%1RihXbd--gdrqr$Kc^^yRnDHhTY?r~Ya`+tK*O{2K?{&T}*z-7o9-ae6Z6n?*g-
z1Y%5CL!Q-Xi{9+slHKa(wNc}1{VM;N@@swB_OUP>y5)Z`CHL}+KcSW0OSI}$71ypm
zDs(5fF<`@YPr>bJ;?IPy^gb{%*J$WkQ<<cFFQ$GCD6ob9FWXWz%`5a@m)rDb;<wrt
zT)VE>y_HwapSN$*+@M+iB+tE?EFCqoW)a8hlI_#aJkpuEswp%?eC_(&)u%u5N-z0v
z#pB?;dZn#?%RwXEZ|=ugYV&)Xy!hR}N^k!KI~FycoGW&ZbS5_aHQvCoMSaOz-Ftsq
z76)j3-gi9i*W|FU9qH#~HtqI(60dH%&`%lOp*c6dEo5m8?+2f|-xoYd5xwLh*ZxU=
z--4WjOiai7k6Tq3JS%&9V&B_szy4k{PD_wA={O`F$Dr`#+3e2x-?{6pl-}*1zxZ%l
z;{C1N3opD+T-s)@T~sxzA-=&g`SL8@>QbeqKe0XX^A5Y;-;%c_|Mj)CId^x7HaIr3
z8J4|?m^68E<nFS!nyQP-tmfAIdbxZ}<mR?#d#2jT@w4;EJUGzE4C><C&fDF)VnzJ1
z1;O8E*d5cqDJIw7{`2$m%_T1{rOg)?R8&=Moiasa-|u(Ud3(Qx-P)3Q`BCwgcXwy^
z^zg*h{Y*V){ocl{U+(OgnYWUDEBD(t{r>jWvfzP3?N5i*-P&#`=HYiaE%)a$zSs9s
zvHd>9Iq`1r@9*w{kxUDw{1TL4y2Gn7f0~1XNBTU6#*+!p9yZQ5*fTY3s{592W*W-d
zzgKl`jAsjaye`dYxi!b87V}llPdl&wbnM&z#r0<-OqZ?Q?(CiEE4Q2by3phKC%g|&
zUmfwkjA6&o*1(xNtX?vHeYH*VQ)$<=bhfBN5;uQIxozDUsM^Y#Q2wz0)oNwq*YaDI
zY+$r8`5?Uh-YcQJu;;2iPxf6E=PEdO;%1NO0p$m8PfnOJ=fDE?NenAaZC=eBpVD!B
zX=tv&s$aERH5fi}*zYZ#@_u>lYW>^QUe#`UuSIJnGaKePsQUUmINW%8>Eoq^F(#Y)
zr}zAQ|7OX)J%8LSw`@o~-(TOOfBla^Ol$eaZv|2X<?5!t4_yt~v3^h7Jz3-afaMIH
zdo-fH&bu`4uKd!KwVRFi)Gbhsd$ID@{i~k8l~znq-MMJO>iB^9|EhodKgq))dhIcj
zX!XI;v!_D$)b3m$BCEcCfzu?m%B|stW<;O-@yqvQ+&@7E!N12=ooIY~;{J|~PtLbl
z4hRW(-cHFi+??_H`=c`JkG(z%KIg92y5GUF{#R80{^s2NSf#p+xtX*7Ecj%R^CUka
zqTbg~d0nWZ?5_zsE0)QuXUMGns;sr>eFj62U9H!fpOP2dmjAAse(?!gr<d1<=Ler`
z>%CW{I@K?)zIOhU5UbgD;*S>>_jzT_>wSH`KlRp*uu};u^j9(5i<_nTUdM80VB^IF
z6>nyhW%=0ar*<>lm>hTV{=cp6O3pgIr-EW0K9SFVJN=7I_2R!vL-oY+wFDaW_jNtr
zX2|(!M#qZT?#DkL?XTSP!!@h6n(v*^p$@r)uRa|NoD#P4M@?wnWZ6Gw#no4w6hF%R
zVLfYRk;-l<!DT&FiQntn<L>`GxvS{q>}#v!@6TB{_d-H|xZRgE3_1TE@V?r{thLBl
zJoCd|!8CjAw{3kXr;q1v{P8f;YtMc5tnYu$?@0aV<{7!!C%5W<X;n<!+E<4EvNS#I
zPrcb6yD(?z(U>0}cs_FTt+iIWcl}K4GOs3AS?<bPRzKK8^JHCm)#qEWcI;Q3xa0(T
zLFK9&!5=IbY!}Ce%vFBJx*{}#g=xi&hQc*|yFHx#oKw`ibehqP@yZdAO`l#A6z=Hm
zyWf91IobbT@{gI1XWLwRyK$rTe@4rYFHwK_1eeuq4cvRx@ngwdv;QjswbmRq@w#jm
znEG-)cZ1O{p_xmrMo#->A7jeeqT;8t?|wB`>Ve0r93<Cjq=r0{{onsL-j(B&!)rzE
zz4KOH*fu%T;f#dQHTCT;j^=Z|iK)NWcKuOd=%mfLtEMcgeG+Q7=5ef+$;b5!KiEnG
zU)uMHGc;Si_))b-<HMDJ<qVuXds|NE@h_aa+-qv;nW=53riD3+X)N6{%{DaR_ez<6
z>z40$W69u_`s8P9amA?x5|QB=OTKPB!uumYGj&a_zWo#<P5<S;Z){hH@UaW@jaywI
zBl4y;i0hl}?Iy9y9J%(PGygu?`-*YJi8z;M$6oJQcieo7dEnjo>vWY@*%a@ySQWHo
zTgQGU)}!$kpIF}M6PmjJIp<qDE#`}R;{wJ0yX4NdZC~WPzUrj##h-HPA0NKuA6RMq
z-ga3*ph{@e&Z{X20*hKXx$|o0ZgS(vEXgaJ8aQ?Tq=p@*Lkd>!XLzv2#^>b4a>kA~
zzjkotnQkomtth4C;B?zR^r7r~mIG3C>sFnLfB03$tz=*Oi+TF1lFzCg*s7&aCgUE?
zWBsx?`wM6OtH{eeYGw91tiR_S4%;+!N8S6xEiGC{RDV|g_jEYpdgN=Zcjs}(Q=c4r
zwey(fKX~VBcfD^_Na%+8wi#=4XH8L+Qmj6G_UkFzKp*=J0edh1G|F5Pdc{(4|Meg9
zte{}Ik0=lOp}zZZpYByJ`SM!5bp9T8Ie~^t{B{fqKUS>{5YwH~yR^1?4KsVz@!AiJ
zr;-%Y+RP@NpKmvJZ)0PKUUZwG#f%l|TT2<41y&th^50kB!ShA_K`&2on;qUzJnJ0e
z!}sscPYsVdY5V=o;j7`<*Jk|w_V)1Ok6U)Ud-W<SuHqqU*!sA;kB)x3awTM5-LFhO
zdAmE0KF{IWRen;x|Mb&GU$4j8C%)M7_~hBMPk%n2pMJbgc6rIVUC&>gn5g{YhfMdB
zkbnS(ph?%8ESjsulFjDMyX3AZaqIP!PfInH{%I`S8vp-tLipYPkEaAJ7oEK4_5G`r
zb%8$^V<vwQI2^6|_{)_Ke~w8@8lOKkqcTkH|3|J(tAnI$KkMi3Z1ucf_N=>kJwt)(
zachq6y-$~(H8)O;-2aPhSH-;bXKYtUs@=Q%T~_q<{l3FXt#_mqO7DE)UH>!Vy}hA^
za`~6a;G^sraqJ%%Wq-K8zaAQNqe1QIx&o2U2j{&s%JfW^v^}rne^u|;*S>uW@{5<n
zd^+8`yX}Aa`#p!3Xk4=Yw{o7%X5-n#DJLzP8@e<S9Q*?VTn@gO`MI)+?OesYc{h#c
zzdScziA!sd#tes|X<Ih5sOFqYOjE!9zW?6byNS%Z8`S6ht(;ezuxs`Gb*tX3o3}E5
z?|W`#e%o#DeM(JN-IqNuEko^h&y%q8hSh(BepY>7|HS<I`ssGz4UX5-jDP*JV>t3{
zQ~Qzr`S)*~?&h3-I{oeEC+6mBrq7cKZCRmRwE4v{-cL)H{QT6q<NT9@si_JJ{!fjR
zm9sgv-y-73x3Yln7tam{*H7`6w4eB%CsOCLn0WaW7m2@VDMo*`$%VYleR)>svgvy%
zl~@L^uyd0w*Wb}8j@ubowc3k8<HtLDlRWN<m?iTn*LJ)rWvWXTwOoHk<@(>$raS+C
zb_*?>Q1`9((7n=t<*%-Nz0}@nsmEJ>)3GRSZ)Dz#(rtJCzGq*ud=tx*bMBA5?A`_?
zvHKr*&r`qN^GT(W#`(;BYd0J^oO(WQqWPXZv2r@a!m^1E9&PkI^pdaO^J>da&%%qJ
z96x=<?!0b6>o(onaYq|+tj*_6RupkHsP+^L{<qCD?&F=XofXNJyZG9ab`>RQrSo+k
ze#`sm$eg{O*05hc{aOCD#{C~w@vo*%Q`4(2>)!MAtE|!bCG#Y9H?CG+!WFM@;%9&E
z6z^>-GX0+E>Ob3*zRjaS@vclvdD<+21NP6Joivt@(SKi^KmE(EW*^DPCn68eZkb*m
zbJcl{`KrII%<5nJpPk}d8FFnahx|(OnY`xAfoo;Azq4Qeu+;Kn<()OP@2_rXvz&B!
zN9xhM%F|tUi{89lbz;JW)%6*-Ppr;cRuaw^f3JM<ghqyDy*+cR&Babt7p;0SvwxpP
zui!Va=bx|bo>BYt=c0Y9nhsuG_vDClbW4_vzt_3!?Hku7n5JCNsQWX+-0$4&cN6A6
zKXTfXHQZylzW$n=wd(Eq#k)_v|2|J6cHiF_C52x)_B!wQd-TjrttSU(`7_)I{AN<T
zJvw?%#J*E+)%M@J>i=wtU8A3&vBt~Fi8=PGD+TBJ6$m#?TUD}~qjXY)hDh!n*Sz`9
zCs=-dQ*?h)=cUM76M`JPw959LS-1Z8$=vxfQa+xqpTy9&h5LeJ)ZQbxkIKb2KK|^o
z^Y?7VO-a}71HT9^;i->~NSfW2;hL{(^p<JK7v*L<rAg;p@`Luy`tz0bN!`uRXLUD2
zr{z_9FjcJD-nMP(b35@(!ZR&{MI)KMD$YK;^3GqWYBB!Fx9tp1&gI^eav-|zoJhNB
zTEyohWfq_OeTsz->{|q^y3Fogyb#Z~Gyi18OP$=EeVNajcy?wd=11=O>ZsW=ucfZP
zRqczl^TAo#DetDoJ~<dF?!A9ENA)R775+NSH#a*^Wn}4dEZUUT_Dyu%{y4L56LTW2
z6cju)nfW_4d}sQ{2^apRb=ylW)?Iy&%_TKXtc=h9Y+7Z()smT?Bj?=t))^UQQju~?
z=sbtEI?HoKPU(0?ukH3?yTW$HmrWJj9cQ_PW25am0R@8y<H99#?`PF>9Cb)JcC<l7
zV#RT>dZlA+tfCChRyeABs}E{ekaXSt<WG~Ry!q0K+}GpPnfGn`ymjl*bF4Fqj{jLQ
z;ex>J$No$Qo?AIQY?D@Xh<X3JRkuz@^YA}ahk!jl<6f?Nb*DUFeX)PU|0jP9%yM)%
z*kYd4h$)xXOw`Kewqs}6X!|Z_-45$LU+3I<$(EHNryvCZ`{kP^+`RRQzcxtd*}>+I
z;$n~fd~|Or&6?5i>gHz8s&A1chK4uJ+f1Hy-cC8|SBXH=udAy+=G<;u8LnSqxN2F@
z&uh^vuV1bBxBtI#(w_>Q!?PE~X&QKN6duvu-aqZxPa~tru`f#9_f4|5zS=3^E11E~
zFL&lhr?97&*P<<3rZhD%iRs0hxVBdJ@SQF01`<zt&F>|gpJzLF-Q>$JpBxpBf3olQ
zyWdA`98Kyh@74dWHOswq<>li&ar*1`ev>M{Uuzz_tHd(r=hfBW?WdkTe_nh&w!HPN
zy~&@@GOyDU4Cg+)a3Qj^v^18_n6HQBOar^=n^5I=2E7AZe;9x4cjgyyy2EmXaqY3!
zUiOnc=dAfxA9OvN;YZ5zVx6pQTIG@dmaozMC6%vWlNz{m_l)MP){z^Y`!4&kgSqj*
zn(bR}c0?2#ISXAqx+On%r~fpQmPHlix8t84Su<1V;;fS^CB;9!&+VTSy>s4YyY7j?
z#_0uz7d($X!|;CHtt0PN`MO9fI#KjR_3}b4;b^b=LzfL2lQp|@1rKYk>hAqA`B7o`
z&xr3yddYGxobS(+Ou8=4s>^0yzP0~UY-z~5RnGYrPX^DI)M&eN#aE}gV)h$bTW5~B
z3!XJ}uU{Xn-)t9p;qHf1dE54E_h)+ZbCtoFxSQ9cE*(2kYT>p0;=1L>D_?OvSo%G8
z;_rRotsReer`DAG3R-EbIb-qcPbW*}PH9>la`w5%)vZrUJ*31Azg*8Ry87Qn=E=_I
z7uc8a-p=1-<^1=lo@K*s7v8y|Ushhf8#_mRb@`ewZVtyo9-))9|2$-l-0K`WH~Poj
z`i^(yM&I5v9_hDmzw++hjfK~uf_Di`yeZzWceDKD-i4b^U8{9|dhO|^jeM_mmb!e)
z5jyte+O(hbO4a=;wU>Gy9T5LN<>FsIp>J>04Ba@4SRL2rY<qY4G5@5^@wG17<O?Q=
zrMr1`+ABovbv_$7Wp2vEh83khoo_R&v$PH6V4VFqtMc3BTE*Uf`^w8tzUVmo{EsNp
zIr+H?4EO$Sb2t~hE-pRm;n`O9pB0(j{5^A+{g$-kZ&rE|Dje*(<!-~23GvSkJ`Gg2
z%zn)*61w91;Uy0Xoj4-4E}muS9jciAv8|}BbhB|~iPGe@<K6n#r+7B3^v{_TJ9+J&
z$EW1hc9~0Zrv0<pyL!g<MG~_kkH2(2<lMsAd@ygVY<jo<k;tesZ8!55o6jzsHnn9N
z<BKm<Nk&&XeY}0vu(aIE;L2r=_<5{Y>BaZQ9-hzNsK-yPYOea<zvqz}TWm#Tcipc?
z@9eu4t(870RmwGaUd7U*b%GozN*lMT1-s5->-ypm8c{0oyM3y`%UN66@(j0gEY|az
zwsYFV@Sl8@Q{T7DRae++vA4RQ>U+SeKNHWaknFvuB)jO`ZuSW|dOO3TdS@yre@fbQ
z{Eiw|_I{qZ?iyR9)}PBbt+MIhV*iWn*-xBaT#&r-A;0g-OC^Z{@9>-cS48y}t*Z!Z
z&Xt_?gw^R`{T0VGlkbbC3hZCbvVVEYAzpLO$&33psP-r?d)=$Fzh>&K^DCb(e)0B-
zsJ;{1-y4(9s~9C)J>7X;dFgz&^=%FAu`U8URZh31E=neERQGpcvz?M#?V<Li-pM8H
zoXFHl-|I^Y4*LdOylvqA?YP9m-V2eO71~aT`=tU!cC{YMUbw)d!*1fs%Pn85mu}9H
zEIoQZDEv=u_c@M=Qy*FR0ye!B{4$Ma(dPAP%Wkh-^y`58+*dmi4s>3h*?xUyJI{{P
zUoR?^jEb#X?eBXY2yPRoQZf#myDa5&e9EN*>8>fqmM%(p?JT5HSMI&>&U?L#i}@3I
zmAroTsi*pUzujV4W$^68za6X1nFFRS*ZXI5vwC6i7p_jebB|ivx2a2Kd}K0m`=X#!
zSo5Oz>p_3MmBET??(%O=rYHE$SfCg5VM-gz2DgwvoyK3ELM!I%?mRWaFXWn!lyjx)
zvUnW<u6w)gisbGwRrwY2rmlBY?f;iw`sXyP?^>{)&Ht+#XUBs5o-Qlz{bv+BnJzrl
zaPFCn-K_#uue$avt9f3WE1kpan$G=NzWnUA4+XJ7LLb7IrtVn1J<0zkv*UfmhY6ya
ztZI{ZeHkuZ0D~W~i8;B8|E}4*VSeefU8`0tYhxCVQOFk8R|^PreVaaC&@xwQqIkT|
z+4T8>l^>5by!y+yz~7Ve=Ev!)3`_p1zFN{|r^zY8+T@tEfcwKm{p(x$gj3(wD1CS)
z@kMC&RsY`Lzgm)lf(Q52{;qgFw_HQdZqwCM4Bg`Te5%XrgkHURRq^}n_Me~U_g{}$
zv%j{kQy?Py`nuGUlT_Vn_FRAc^sM>)ClA}@-Iiz9f30wJb=7!sb>W_Wzh3KZbG7FC
zyoQ7O#4oe*;}(aKmcL%Ldi8O}$G6P64#;WFJ|yj-8SB)s*CGCjj9Vg8hrlDr2j9N&
zTr;<s<u-R_MYmK{M)u7jhIO((RLq=%>srFi?|JUs@A>DYxH;SEd*>u$*Rd?Pu(RDM
z{dCL6UKO*JYYaDnuYU3ImQ-0^rQLbWXVRLROcNMiF25GtY5gE;{V$()b;8rX*Sat~
zx&HRi%B|t1zFfb)>K^;H&)Dc{&f3p>o4)R?Ejq(o>$1H#$iQ8?FnpWr<$ni+N@cbm
zk=m#_tK;1&KecH&YZe9m$vE=-%XSMpqtkBZxv%`Y`{~?1K3ju{GtETyTD_0ju*)WA
zK9AR*uZ$gex6B^SZ@&G-Y=i2onKtE9EH*5eBLDubj{3H+F!7wPu{Wfux@GtJ&gChQ
zyCb*le5C?=^*4tzoG)cf+f@y@86<gvwwv1=t34pAXQ9QWymwvw#<SaIJ-+<H?6G0s
zzK65f9G@-uz$7HwWRR+KY1Q*r#+N+0j5>nZk3IOxK6C%BHO|*HjUB&Q+}g5yTkDRi
zUF|O1GGVrcWm~PXi?T0hHoZRQmCaQdEI;9Wt+brc+HyCR&OkRmc_D3vx_h_lu1x+?
zVa#C3ez^34>`y(;j-Ix^46LbgGS{vxZ_!bct>3?>{e<?q=QDTye!_ftbM&!w{M-J`
zUG@A&@r|EvnZow|+;c&)SLMqacc1C+p6JZEo_BY4@W$}3FMM8Eces6AEI3)Wrpf;M
zZvDdRA&mlaKKGkHS@@K(<&n8kRDZ)HQPat5R?J*`FFo{~?-Z-)0{PZ6Lyo5e$!4wV
z4|*<iP5hohwv8{hZO<-`OUlcWOj9Pk3UC&jx+BVOMtO_T^?oDePe~6AzH;7{o3i%%
zPSbZTYYNr3-D1=HJLUO4hnVxbHyoSSVET=P@xj{DOEWIZZrb*s+qo|zsxWTye@({t
zQtsJv4@Pbii9TfE^KIFjh~9b9rtEf8g4i~w&(~BkPVf43=ehNkSC86ZYXR=W2TF=7
zizshpogcjMd;F2_wJgzpB6zO()U2yrShVa!UCR7jMk0Ny6YiQ`daud3S#|dJ)jUD-
ze%pN9`|hBSF_ZV1j<$cdd_SHqKRN4<|LrxCSLby0oZA;QLuT(Soy&q!w#6+MlDl5?
zoep+$`6T(mmvhJJx@Ah=RUcK~Z8uz`eQk%~4yjLhvV5R+eJz*5%2U<i&8FQe)|~D*
zGe`3dZ=8Ma625x%CtHIj|JQuFQ@`z|kWh1uZ-CEyuasX`F35!+)sp;Rw)eW$_kF%G
z=dC+mm+m)k|F-zq0~?>dd%7$WR<u<w`Sl>@<=Wf6A;(GtXId(&{E$!%Njw(2wbAY4
z;)x6P7gye9n8dzUq2!oEPUmAr&zIla5C2-6@wfNVyppyHlF1V;`Tx76ox1#}qeH%*
zO67~}h5uIG_-eFn)BIWc&cE<k!c!gm;;g2NN}u~FhNYJM@>PrY_8&H#b%8~I7Yusu
z>xSm<*Ij+Te!fGc<*y?yLUQ#nGuU~RKAu!}eLF$1L94{YZ+6??ImH|1))+0jw|Al(
z|5f=_C)Jj2&s6e#QL@5Y^6L7COV69zKKOI7G@SdLB5&<<IX&+FMR&*Cyv2s!+fOg`
zOW>0>>v?#%JvcP<D7$>k1;y&GU%%=^Y<RHZ_15C&es%wTrnB)#6kORRb+M@7PZ3MA
z<Fj*ftFM%Gb#?uCxqQBab=e!i+cWHHt-Pn{JbZ9)nZ-Z3_lfhSmL1_|DF5*>h~uH_
z*C!d=%B$EtvL#K$7jP-8bmC~9vgv2f>jQ1|d$&AfR1!JUa8&+_;1ouYh1{KTkB#+J
zuiX)md$soL_f}4Y%d?IyJ-7b!(~F|w?VsAVwCTU#{QEz^UvRVESGUh>hxhvM9q&5C
z8nV+n<@<}oq@Zu6HuiZdcYJ!iZ_}~pdz&^i)bT!Ce`@;`kKiSZt8D!iZOZ+!%V2Kr
z`nP$XZQQCa*X-PWu77{x)V-RYK4||@4$|@Ynbfo4h*aeFOL|52r{4$MmO8(1-t!Ni
zrMmO(C`j8nu*J+(-R0xM^>+4$PYDk_Hg9^{{I_S%YIV-$kdI1FTO_J{J(Zt7KKy)T
zMjww!r%jjM9)73yyZoM1Omf`1Mu2JI<>vjlhFUMaZ_2-CypYl2=aiR+WbRL?Uv)dR
zpL?Okl{XQ($?WsRgtFGW+}mne-(K=`J5RTSY~q7imxG-r`<L&ZtG)f*>lw?#H$03@
zxFCPi+C(6uYP!T1rnyQpDx)qdbu|_BSG>Pnz`t~RezsTE9<%Lj<>K4FByd@~JFAuL
z)vHO{WVk16LG#R8`PSynDXLKw4?q9?^n}q+#dYOFrrpaUT+f%xzEim1EvMVuizhZn
zUOy>6Z=Nc{xqrV`7k%fyU!pZ_$vQ=wh0DKvh@Wj!Y8sLJs33I8#t#Q?A36H|+;lH>
zr|@T?d)))?iYxL@u;b)!`R3WAbJIL9%{AW5>&Q-}b5>H#dR-N_PxhSr;Zrm9w(gaM
zVa{smOKPvonBREkllaZ(pX>RqFSe|56|MYpu+R6&u2Xf3lCE=S@$uHOXdb@D^}6BF
z{QoMkOYI+c?2owd$p1*f*&`Ac=Y9#4@1D!OY03TAC1N66p3L(F`>vd<$SM!o@$c8-
ze@shWgzC>Y79+;yEhWggoJnYYwtWzrBilw7{(~|%*PnfIzx|TNqATIKhceC{iT!Il
z?ZrZu)UyjpqBVTE?%j&{bUj9mcUs7!s=uyF<{P-biLPo}qaAl;+1p8Hzn}WGN!8-g
za_;Oqof5f`63V+Kl^x2N_&c?1cI_ew8Qxr5tM`F(7oNPm_F~xL=Wew}v(5xE7ly7m
zG|#4U#hIClezH_mTLh^ue(|>Ab<su1<PTSJrZ#k(+S4-W?DrN<PSxo5(~ot$v$(XJ
z)BRQDlKx*2Z{okTAD*{7>HF#{&+3J=p0DMuzt6U3>87gxITt1NtuFfRZIt=J{_wl-
zxrS`jr*1BM%zV!%<wEntX}!AtT;?qG=4884zTnbHf!y3ge_Qdn_ZXcP>OA+<`o2eU
z+kL5eBdf))KI*s3dvRvwlxH><Uw;1aia%(>v#x;uKVlxfPf;wf2s-bc9#X$;rP9;q
zbM5-wytl}}JMYp{oLM-oe|maFH_GMjudi3?zKVvv-@E)@MNif*qqi|zIO6N<x~_V?
z+J8lU)7H<=g;%U#I57Xd$-&eUr?`G^|G6(BLUU=)&#nJvZQs4-)eAActGm7=3h$n*
z?*D9(_Z5|0FJHd&nQu3D#|{fNez`NI*JCa#&XzXIS+MTii#h|dO(iccB_}Nx)MY=R
zfBf8B>;6;OD=gis@9r*n>6DU^a%0=4SBtB|PObJmYtI%O6m-x2%w{RYrB}Q)=Vu+g
zGr2+D^vRKvz0$1$VG9hopMTkwbDa0NSb*@n_bVc}4;*RZ?BKTde|RhZ*15+Y63^ZL
z`T7(0j;Ff~V|H$kx7NPC_4d13)7wr=r%pUEcD}v%Z0DDrKxgK6D<bZ0oZ!hjIeoX5
zxk3H;*LyZRRFj;-xae$WNpDc;`~^p4r~OgP^^pnWohSWxo}7kWv~`?I>S`yS{WB$V
z?JhV8^6c`9eK~Lc9-jQQ^B0*;6}qw^sMqZ3p$lKvs9n^^^e{0Fo2T{Ym&>L<8{g{e
zOLcBn=Ue^FVx@j~YeSs)($=f`+osQbk@ryhUb()8Li#zzqGvJ-vdVw3WV&o(Wtme@
zu7Aw#V*HYx5a%B$b0#_LKYewMisSr+hdmcC$%(%+Ds4J;FE=7srpWc+#as=BbIq0v
zKVn~b6*jMZDZ8pa;J^HrO3td+h0mUwNeH-n=f8WbK}ya$eUnKp2b)Hunf{mOYx&Nv
zOz!h`P2V=r_OIi`x0{Z;E-v@H<Qd#4TeWNgM|yxpqMk6j*WEcE4^-`3e9-yPB4J@y
z?Um+Hso{;QV*6eQb}pQGU_mfTZ19>~S+PauWEJ+u%-te=-QH@->Bl$yZ+{c{_4|0`
zr%uc2r@Z?4)6Ms8ioLe;w)pI#&sVMZPVw>YHQBK`mf_8r_cvOqs`f~_u5dc>*m!qm
zBk#9!a)RgO-HvfH%=O#yQp%v@*wz<3Zf7Q5<gxgFiEr*^OHJlBuZAYy>=k$JKgkuF
zGU<-ISliUMmLK_js(%}=e8KyqZg)ef{?<8Drbw)wxMkI@uxhiD%vXyo0&Lqi{ZdW5
zu5{=IZ@1!1ThaBOFaPuWw0Ta%&ZSTEg$|^ha1!)Q-gA0;|5SGUDfVyYtL#7XR?A%M
zt`dLj%zJ_*T~m8JN;mD^@ox5pTCOd>-c-%~y~56*{S|ZZij)6!{z&Yd+i~RM6)`=9
z`malio;T_2%s<Iunz$?JP{P>^4ROa`oSR*9zDKXrk9WPtpB!D`RU)=mbKbEUiF1$E
zt2%@{TdE-9Fro63(nQm5(F^PHgiQI`PhOPvKD=9H;d$ni{&;Pji?1p~W*Ry-%;JgD
zaAUg1wd&Ko#U;P*uUH?!?Q~Ge{@sPoE$>oY^AC&F3vF$UpSZuO?abdz-DiG3oYMBs
zC@JIF!y7WL>8e_<y%+<+zm&Sqx~O(BHlO3^{0~=hoYQ-bO<c6>cE`DWv)+8nZndox
zV(9zA9au7LTd(QjjrF~PcTdXg4^!c*2x53~_T&vA^%ZY31ma(Hi3e}|Evi*CKlJ_g
zBbN{5crNX&-k7(1jdq;R<M`~PfTQokRU39^37@+(P42+Nm*R>dUvHk0_&oE4QQpjq
zKX)`(c4}XJFL3QfphT{(VnFMK)+3Y8Z76n3(|GRVvt8QI{Tuh&%d>?&CBH3WSaGVF
zzv0I|e$L`62d?>S^}g_aN#*~FtYW^K>z^^Kyzy6yp>XdzQMT+I)0gIy?awNaIm_(g
z3<i(Oof)o~^G~>3dtEQ^@5kd6W_eR~?XY<CZkIQM#s1%VA#Q9;A%CCSANl|Dyu|L6
z57%kmuT<Z1fA;kD^yhv)wp9~;yjUEv@2A>E^Lrc)cNZ<Ynku^Cmv~Op@*CkPix(ZM
z$f%gdw>hu+N0#>f`~Bya>$%xKof3Rwf4%*A+wU@-o}PD#&)d%MQL~Zr&tB#v<NIQ@
z^UYnQ+I9Qo_s0ERRlTQJrPBVElD>ZbtXWbrebXwLq%7ZVxje(7P$}q?L87(<Pn)Vs
ze#+rKjfD8_x3a0V=Qc*p<WN|uBkr_@!H-FgbzklcQ&v;+4(W{IYezGlX-hIJZ2q59
z-Qw;)>->ZxA8l$+mDg<l&-}&fcGCH2n^M<k%($QQ`#{UaqKro^0q%aM_I3F#^}ZRs
zcV>UNopSn@%7B=g?+XPJJC+^U8t?b6tlQvquE>?Q&wev+X6!IhEeLv5`6ZX*zEHB?
zqd9M~Z^r&LzI`gZDDnJmiHRlCB7(O}@bX_MGttCT!>Qf;f!caEUi;wbJL@e^Br2@A
zFy&9p`9n%Y&!2iT?2SC0d7f8j<>E&j@8lfM?o)H0qi9|#y6%#R(Q(xYCMHt*tq*M9
zo<E5p`v2yB;dgIamG7QX_4X5#j=QP+SI>U0o|ibo?)^Gb_AXmu`0~DT%e^&=E0RUK
z;tam!XX!O=J^#!rz3}%vJtKw4zgPGyzjgjgx^edIM%5WE|27p#UcRmOEB;>V&iV+o
z)7#3=G=8|OslDXh9hHFjUoz}3K7YhxwrAJuRQ}w_45g_b?LCjUG`_jebmGwa|H`|4
z_PVRgHJQ5Lc;{yazQV)jg{B?RX^JyfJ$>cszH@(hS9ey=cetc^`9p}vgql@Wkxy+l
z@JjML&^*07>2v>)FY?~kuGn)I$IM!zf3I72^L`JRVn%8CnRgN&X8iWP?mcChTFK52
z`iG`noBXFW|HP!w`N|2(9SkQXToRfv>6DfH_y5(?Yu@+OCApmUSZAl)dwsvvp7b+&
zL{*DEy>Pjxdh(F*^)Diy!=|0!*gQ`&S?I{7+|W0A1+v@T$^Qw^c)v@*+sD$7(^aAF
zPL!(dv2D)Z&ql}HQMxm25yvs!9!1M2+0C1Tbmv^LpS5(h_RQUjT>RwbD*Q@wDR|!+
zdt|$P_=&{Ww@G&nL@a5!>D}#ot?he{%4S8CX>sZj7mX)<ijv>W9ka)vet${Cta}Tm
z&z+{!R$Bhy<EEr%CO0N@{ossJb7b3aT>aznvrB_G8ZX`|+qYnwM8QFxY5RVdXLWz7
z{QYP0(GREdr&Mj8xpscNN{WKR_uz9JTMs8}n`D?{vi#oP6)}H)%s*Q0Z>w;rt#?wa
z+gzbd>VmTcT$q%jEMsT8%=&F)^p&}A!?R?qJFAyokM~=X+QXnx{MRMGtakfHwpEq^
zw#!?2=O!r{XR(<zTX{;S$~jDbp?x#@XIR8eJI?RP0vDBzeq>kbiCy_!e8XNH8=iil
z6wcf)mC-MFCZ^2W<6+^w?{MU%h^o1jH>6k?_V4B>|9bw#S<jT-zkV}h_HzDuT`+aM
z!m{7FtByO~?BBHQ!|HGTm-h6rv2*^NFJRTo?EdQKi?f|OR&Nj3_gZy9rqDi<=kF_4
zUGroJev%+~|99LXBfW(wpZDrINy&OG=1o8OJ>*^HiJwX(OZe*DXS}i9aIBAMp>pjN
znZV)?!h1@0Udni{n)C5hz=L&BxA(-qZcW)K(!&~RaLVebdtmq$j_{lPmtNoLHqFb?
z2yfk;rF^VoS%}WZzjA_3FE%cp(|d7R@BLVpliT)}-6}pdv98m=o&UIyF;n!Ph$TD$
zTRx^~raFkSl%(CcI$QJhKaUe-mllY(+?&&4`!#0O_xc;_YMWJgqYtfAXnwMOuhXeE
znW%}9#x1r_WfmEwckNo#YV`Wa(L?X`mhDU086vzk{^EnmO=@T6acpwrI<rEtZuYH-
zW}y;qeH9O6eSUs&*P?=poAxE?TFyV}A(`=ayW``py60;r{`$03=*k@>&cAY^eP33J
z<nC!*wWqxEZKXMzw^r=2zbaba_bH|>kaPcKBKYNcVDtyq<?9_^emlP5SpU&!1zMSl
z?F6g$$?7%liwbJntNLYGMb;;K)%vrkK`(TajB2%3D*w~{rX#19y5aAAi?fy{EMW(N
z{Z3BXzhy=C#bvjbnwD)baOYL{+hUpYo<G_7`9;U)M(eW~W-%;U2nHXmlNzQ(Z{ym?
zBf-4D#YLd}xU55P)R|qb-5UE|>)ou0zPkIp(ESPFhvGwA?p{CpOk%0Z|5Ms0|GY7l
znXLYJ#+qZbW%+kJPOgb$nBusAMecX&?CXh5jz7wLZG!z@M^sF6j@+{=byDH#t6n7~
zCVcJ9U2N}XELx=G<>hta)TyN7eX?(F>FDU>l-H+!sIUnM4HXm@FaL2!)`7e6>XD7_
zx)&{4l$_@6<rx?lxSQ$3EYoa@-)}bme7SsnR7X+rv7XGpy3=y(t*L2~9$Sg8<6LlT
zW%|`?GY*Ttk;z}gr6A6&_>W11vE1a%?*Olx%cQR!OHcWCq5bH(6>%lekvkfWhxtAK
z)#z`mktowFbY+W*(8+bDcz@iQF~wpE=S<@xGh^3r)$XhOV1IP=>~|BYSDSynx2^pm
zCv$N1y@Ne={7#2w>{^;5>Az;4rnK-3^_!b^ti74y;N=pYC;e;IjLnZTw@qC?C3K$9
zE_eQA>1Q@f=+*Mq)X&=y7`DnYesA37&+$xx+7G4ny1KvTzIt`i>iKsBy)^hPyk2Ay
z<bM2Oe%i8#e<!|OID6;+CLM;Rx|8dEvg%Z4%+`qt=WN)1?fe@~?<Y&j+q$O+Ct1D}
zG*t;aAf58}bXLdGGo77I`C;lCh1p#vTCDK=aqHXszcPLdj1fOm_^P`7`gW{te_^ZJ
zeD89I|I|}=tg=4eKHq<7&aS2p8*=VRh0ggF^0Po}Cu3Gt*W`NwPJIra+WT(kM4It0
zwhdG3-|w?zUR~*nsLIu+Z+w1u_)_euF7~I=`_+}I`8t!&sej&cdv?+R@pozO=j?C)
zRsH_It<q7|u8w!*LMzi_gteZp)NuJ_WjFDO%?{%?#TTOGH$7gfqsWo(5YS-p^Fs3X
z={qW`?%7rT-;z^!v?XL?VgA~fxtISfx@Ft?)#k(d*iZW6WrE68ZbpmJmsIJqsD2Kc
zQj$^dry|nuVp;Q?!mLd*ijsta{d~B#?%%O0IrqAD)A95&ZrSpp{TXZ}8@n%?ub*7$
z`t{EDdwP}sU2i_x6UaHo+{<@Y+<V?nho1j_y6cXb;@h3sRb9sdA_dcA_2aI4>)eYt
zSNs0mq~6X)(w5aNzwB%SUQMe!`jx?z{d;wsoZ^hGl!)xFCbw_Pb@R91e3$U7z5B_Y
zXnkSU+1Eb2z5h;>q3hm(4>PZCuR8NW`rna#Q|%}HzB|39=<m@-{rA^Q|JK5$uX|G3
zu_MSzv*F6`Pldm`Pxj1mR5NyZxRxt>e^TzjP}yD2*p42&@MM{xo?#MG;Wgo-_fBm;
z)c0Qcf5G9uPn6cbvfVcAj{e<$YW$v@t*K&hXB$o)c+s~_QKBFyexq3QA&VT&<!!G5
z<2TM~Dy^Sl^x&ApUEaygXD=>%q1^GdF#5%hO)`pE-1}dBI30h{UEscenc)N7<u>10
zy|(`iW&7)=W2kIkStZPKC3xFk!<!Of-kN`cj(yt^`a)OphLC!}i<ZjbmJ2K6R2+`J
zo1S|1V88Qknas-tOXhi}Jo5?M`CL@9L@a67T@K#&e3Avh+dfNX@tJY&)vT~z@HpP9
z!J0AI;K8DONxXud!W|y7Zd{3<`dTCAyL)9uUFQzDSK1aY)-Tq2AM3TvPUG*_hdXPm
znv}oBFf8E-2>+w|)cT*=>#nP%e7#K$U-y-#er;5ncvh%dXye^{HKXKZEAIVI+<jd`
z>$6bHg@-z^LZ6ZtI4ZQ4*glm>^ta`ot0)v-%h-3Nc;oUpci+TCf)+^}e#6d^&v7zL
z@lgH!h-CMbOd-s5;c=_42m5}xD>Qkp`n4Ov6O0@p&n0g%+_^h|=SbOp-np83DnH)*
z{%A7O=ud89udHj${K&KGK5l+n>N?v)^1*{u-l^9+rCU$lYrgXEJxBV<q)dOi?uP9)
zB0}pj4*MD@eGEzLd*ko4-`(Zo`SS7~KQBlw>NvU2?90v9XBMZNj*q&g`rz4vQ{1WF
zer!D?WIbt#<N2;bU(G!dlIO2nlUdksEK%?lzZH1ombdr5@a)zXOAi<+L~V>P;Fnya
zrp?dx@y(si^z2|K@0&g>hWt`37hZCNgg?G})o9(0r0vPpKT}F3PW<udbD?f@+n3)T
zndJ}9m!JCS<bSu{w+^LkK53YItVOL>)=d7r{U)*YwZ)tl&ENGry0-lA=WL(ZX1x=Y
z-4|(a1$lwCEVc7m2FX>uP~7+95%;w<nZMTkJHX7pq5l6r1L^Je>#R*pkL$Uf+WY;U
z_ja~^*@iW1bmZ#)e4Mb{D}BeSRjWVzj#jh&XM1UNxc<An-|s0~eVZ1Yw{VwLP1DDT
z?sAIy`tK#K_&nY9dR_954-Xffzj*Ot&6kVrA|fWfZlHrSmMmNL>5TFD7TMn)4)cHh
zcwBz_2REzC0LlKi{cA6mR{lGjcjoUt&3*NOfq@Fz+OO}f-~aE|sxrQ8am5zF8_Y|X
z<}d0?^<S9wNJe34j(J7Z{?{(^Unu4nxvk`WSmNYAeZ@bQnU7X}4GW6c-u}$eRA}u?
z4JY^3-5lo^dY)o6IwjKYDleC{{8)6~=EzGis}DMUUvW^PM2+k9w+Zp$c6CxB!iCeW
zh?SQ9TIF22QF^gw=Zm(x624oP_xv@zohcG9;m+T;t)JxUg+C{W)~qgZi`{1H%gY`#
z_qmhV>B@vo<HVvDAFs2o&@K|bx->I&*YacjwUNJtFHDRyTeK;c#m3RgJp6H{fcTn^
zYCYesT^F<Jwtdm_);g-<^`C_-uh~}j{a_4~Q2r9~zBp*+>Z~Xy^^P+khjp&LDHr^5
zdV^Wz>pwfZqOR>P+`s#jdu^*b*AvnDY2tgg|5;`@(`s+Ms6fyb-IF&p*p%mea{6;_
zT2jM3u~ysN_Ewu^^Ggj&tIdRSRNLDPtu`vonab<$%2@h)TQko#jr2bM!?SM5E__iq
zUG_+20{aOCtIfW?YxI`xTD!5viOp)WXnv^XzFE_D#_M#>)KKG|_sNNA-79@Jm$i29
z53QB&tj(Mme?xcI<>1FY6}67vM9ex}Y%k?#a9P}C<eRd>DYT@e@rZ=7UU|b`Ro$c7
z-GPY#;q0A(Zd$Kua_&W6U#RlpY-gXrh5g<vhJtKf*?XRdUY~rw;Qve>uGmRetA7M2
zGC2rdP`16ZT1jBS!VlpK)C}eCT=h$uGVxQCyma~XpvPSG{a<~y7iP2^kD6{D(*LZ)
zccW0Y`G)mN=1ubQ7f{rT_<82UdAT#`3;Z^SbgWpvZppq~LcuM}(LO(zT6SGZ+Vj=#
zOrOS@K;J_fc5jmkPqnOC%;_F<x{zUkO}=<2`=<+%JStyhTW+pv(<%v@@^IzqgBiUF
zN`8BL_kPuT<rSKES4#GFMA^Cc;2Ga8$}GIl{_}t&gP5~cm%&5cDUZ2VeBbT2G2xmz
zv(WPGnqQ`!y}{aTCn<2Hvi$Kk^Um*VM;im>-2<vte&6~<MaZfB>V(P@VORJ0%`lXn
zbx(MogXld6*X+9j4n_B_)D<1v#_w`}!Ms!^8LMC!tG&$&_V)$s&{~+VC2i%mSNsai
zulBAqKAN~;$-)=PA9j9wSS*{dYVo<AgL8^rSY8$Wz3R&I?Q;tj7_I1It_oiCEAkg-
z#VHQCPxk_N_`V#oNV(9x-fqu&o@pU1NlFh^^Z53ePyPO2b-4Ijj)nZKZ?o>%G0ZiT
znyY9P5~sn|BY5}X>_?nzF%_@NWUW5#yZ#_OrN2A%=CuAJbDchfOkNwobIn9#uk8G6
zd%N(<-@_J47)D%@itfK3d`s!d<VBkmN}ieh=23XC`dEUeGsoAzf?uvb`aWfw#`3lb
zp&xf!S(tqvPhYfsvH4NuR0W-nyDu(N<M_UldjexA&*j;|fhA^4`?6-KtMc!Tmpb+O
z>`95-nH)!3*4xRySA3tVvi{57fO|8(_ZjTYsZoE(;+pTSp?kmipo6W^1GkH}1-d3K
zxPNq^oN(8{Mggm)I&p=-FJ==Qnf8779`M*Q<$&xpezt5jw`lPuM)i5Ga#@(yO*p%4
zf>Fa4YiGs%O!u^;CePBg(ssK3Kvbt$K_umZ^t7108*O`k-*#r(dt!lqZusfBEHzg-
z7P=eWaP;~*lY6c@)4~-$w=>Q23U?^_)X@FpSDF8ci&}_w{O-k$ES2qiYglshno6cQ
zefY~zU*&V^dH<DT8y^KQvMlhQ9yM?8<McDf`i`#9(=aW5Jh^$rikB5}EhkQR%<)T~
z(QsiFL(%86=IxVK$aDYuvfTdS>hQ_j`_vj_r2Doq7-e5uvth|&_tT-_u}5EA^yN;D
z7IrAHk_GKl{rv1~;&Ce(zBzvCjbTDo@x^g+)93BnfArh7A8Dyf{rfL#>y(_`DB!@*
zBJiA9Uf9lTug20nOO=m*-{;6vn)2D#h0XolJS7XcI+w6+h3`81Joa7N@zC>QVwcNz
zK7)VPSBF{bUACm~-JHO;``qm;(`VlK>iRsKr<|=*N3h`Z{HLw*rg_nY$6w@i@$6~m
zc{<_eTV)Q9ldGp5?Am><M)5kc!JGcqYpQ1dSLK|p*#BqlJvp(-eLwm6vaWyoJpcXl
z&*59=-1+0HsNu%8KK|>Q75>uZwjn139>l8D)*qd<wT=IvH!JI%&$j|<7~VhOEN<ye
zU-~3#!P}b`A9piz{Il5F&!fBezEw1j%fr|N2kYaq##Qs*i*&7fYh!+u-R{wYQ{8>-
z-<{e8H$;d(_%!cwO2&t~HtsR2J?1$ST=}Ri{L5DFQT6u!wVB8Nh`cP9x8{ElFU6Us
zQvZJYT=yAESKZouPn@rRV)z6f=RZb|Ur(G+drK;@GxMq?FN6Qru(I0A?`PcET)X^K
z+3nbw-~A#UeO6A{%~KG$KeOm<;H{r`7quR^1YX;6;m6&J@uy^3B(_TW2^d5*nkB1p
zD)3L@bK1qeMpn>ePe3fE{j`Ih*LzmJN&DJwc>CL}oi9%|+7yKH%{=)wy!hvNLz|!P
z=Y?F8uqy3yR^MY<cl(dN&O9y_Cfy_a3u5_~nA@FQwBpVYU-5UD;RauRvc9jGc=Uhm
z+<QuS|2H~$S%z~I>VMF9^?qmNfw{7_b-zy+$qL;5-Ji7U-XW1hg_X*a4>|Q;7jfOF
z+g#h#81F9_A}slyN9yOR-=9+=gs$y=x`ioW<6FNIu(be>9w&VhU{u%E=-lt8I{U_d
z=amodFW#SR&gpctPfGnlW$Cu$E8b7SZ0EI>pOj2|$Fg`{<UVf2V{3M#{?K4eHEFsL
zzk=^S?;pn}jxR6k%ly5xX~PlQ?0D%{OzULIu6L<_WjyB~^ZU1wfWw|YPY*gz|Jgoq
z@_QZerd!`m$sDg}d@JVvSN#6}&r>!meYbg1WW6HKtGVYjJ=!#PEuL><=T&o%ft`tq
zTi*8>!%1Ijz4Mdu9{jSj?^a)W=p{!`tA*Y3qf3r(<`mtGxDxPQpjLm<><SN_o400f
zJW!z6@lW;jr0;(-1G_GL%T{`@_6ujm%XK9(O3fndqSL<3*SapdYyJO_pTBllCT)u>
zn${xMHS6)Cjuq#s@4nHQbN}DReV?)p7H(YdprC@;@srC0{ok=V-Lv1nDC=CqsQ0t7
zuOi|Ai>ykaOh<QX_PTA_Y}vEFPH6nq@Zd(z@yh$XdF5xgD^BlW>U;4$fnn9eHD?8D
z>`QMYPI{cN<#eIth3pIn`18m^^Y>w{EBnh{evV&pZoTWfMh?CD3XR8Y(+W>r2>O+F
zT_E?nAP1M1wr|c2$&=xyC*Rof`b2W&|7$<vXMC{_>nL+d__N-)KGVp4UH{`ble;9Y
z?r(Y%qHfkbzpB4)50m!l?XI7HPD(koDoQQb{+fs8f4!Cp-VNTG{4(Df!fyPV^~e6f
z|GwO_ef<BF^rQGQ6qT%+rWA?jxc~h<Kkco(+fxS1{bjcQ#D8)yE%~JT;qCg^>3s&J
z4R^Tr{K~%mc*P9W=GuqVSL}O}k6c)}N$SUg>+6o^_c8`Q<y-K#rC!S2=YRZervJ<t
zOdV|yaP0k@gn$okXI1Qr75<+c?&|z_$FgIY5B|2k+_T@{@AY+DL8r79yxPEOY61gw
z$G6O1=?WgK2N93UdyXb4+Wx&h|BYRofdo%VO3I&GS0T9)LcS1y7vc*SF1*M!apJ_7
z(yO5=YX4qkvh+!}2*ebfROOMrR+i)mY43x{-p8!)rE3>1T*zqc6jpy!@TabL{+3pO
zrjL)03rqiwJ~w^MLOA$X?I7#`bEQdL>6x_8hFjA&M)dvqk#~2O?BZL0-Y?YPs{Q@V
zHp}|>?b7QI*MZ0%_no|(*1-%aymBMQY?;qYr<4>GwaJ~gZbe;N6M1-7>1(T!nvf6?
zQBl$3YwQ981Kmq&N=i(eI+8<X|My+Acya%&V;AF=$KRR<30V+%EMFSQ6QC;U7_auy
z{4(CaGWo`a1zS#?I5s!1X0KA?qpok^ukP3VetY9>*|#@0n~y&}_^_bhX6p2bQ>Gkg
zV&&$m{&(h#&$l->i+yehiHeq9S-AR3)!Xc%Y!6N6|Mp_FQzlM4cx!8R|1G|Tiy11a
zs!wO!$l~7XXH@2)ss3fPg7wwTt1<`PUfsC=#Hm$lFV<{VW8D7zhUHCe#S(^~QwI!<
zSHV2L@T0ZU@6_cG?#JD(922>En3DK{ukfWX%gzm5&+^P$Q(V^d>p$%y?$tY<Z<@>V
zI`(E#yxXMig?m@+`17W==3BDS`g3QGT|V_B@BhEQhO^J!ssI1?N6o$q-#CTU3SO;T
zUgp6dX_6suzyAN<i>AvO4>q%B-;>@i2%3t%v$MFrbM3vo)yYOP`#RTNleoBj(r&%G
zo=H8+kM4UDqQ0C*_i6v+@1G96Sy!`L?cs{^>Mc9CD>gj*&+o1IzwnCN?2EsnE;?(R
zIpDx{@Nm0ZSkDgKlQLV%7k-Giws<qgis_7HeRmJeirk#CVXKjUH~*tOFWj4bME=}k
zZ(bn$WLx!&ZGxRSYmaQ2?e7yPa^Hhh@c;dFcMXrUKS&4&tdshB=F_ihTs(g+pEp~4
zzjTvQYFB{B-TK{4`%{}7W1Q5@)>l;>S+?zzO@NR1(ennZefMlXXmD`Vczn~gn|Aip
zp}SEt^{;WRzI>#U=~9bL-t(ic{#cpC-f_>%U47u&PNiTr2|0^D-y?V(CVD7pT>Bk)
z?{QM(wXB8hEt}S=A8xj)^0@FQi>d2~u*j22?MS;XQ7^OCp6NT^diV7+6-AF}3wqbf
zI!wI6R+{sozVS@v<_SBrq>ls$?0>c6m$o1Sm*NhQpX+ZeHZ9x3_XV;+KuT)Agj0vg
z1J?&N4+<tHyIWP3Z5CL>wIjr<vV!$NxPtM`quk|rN~i9<%AYA<<y!P_2UAu0)uP{<
znOA&o`M>Vv#l`HuzrW`fwr3F2jXJW#bFx*)^nJCzCrzAq@ZaCx*4I0n14LSb{cXRl
z$jSKg-NVy!Vf_BOoSU1TuE_PBVeoK8-+Yryq19n)7p+<Ibk2#L$=o~tKDu+*Z>jsu
zTAPYezL_V#?)h5zOz^rZhaqpps+-G}w+N^Po%-H)BZK+xJ26i+>HDhl-QFutVpCCw
zn(y&HU$JDv7XIDG&I@kWnWrUgmRIj_rqe+AKjSWK(F^iFKm6U_vMSg1;GDBgEbIPn
zp0jOF;rUmy-Hv%N>%aOM)8g{sb=<Y&CLx}X^}BM9ELNT$|Ji5p=~)6D6SuG3aa?Cg
zwWEsy%ct%4ul(0?VsJcp!a8hi_>w(kM>ngl$-h%x&-jw<;OeTAGmjruUf%HQh4jjb
z6%G5(c|BaZY_C(zmYKT^Ka0D@-YJUV7p~$g-qsQ7c(7Fb>r};$nU`fIu4<p&SnS~a
z?slS-o8^4I|J(YHM031*WgL3V^xZu(_c@BcKQLYJEr_`<^*^?ys(<EU&0AK{cP@Wl
zwCuf-{U3!dA63sd6|^gb9Q1g-olnVu^UyWRq?rx&-)3rUH+{R?N_a}RgXQD!H4h7$
zg8FxSlk}+NusmJAB+P^nKH=Ibpu`%%mSR?;rlr-jYu7F@;U6-8%YSGj>=Q`ZHRaRc
z#al{!45gWEN>5Ka+$DeZ<=v&zs`YLkTyy<*OYZg8UsY683{p=`5j*~(#7e|fQ6i^w
zVHt-ai+D@{<9XZfF%dJCo--<Yb0gk{XVS5asi&rBK6&!w!FTzO`BH4WQZDcB?X?d1
zcFy{}immP31cMXL&d#p<{dT*v*{4sRqBs<qt3nEIZ#mp8e|BfiCA)8;Q9sLkpNn7N
zR#Xa5-^TFF<d3yzMI48rzgOjv)enBfD+|5-do$Jd(6t?B*K8Ne^;&W--hJxwCCP0n
zi;R^#_L#~xCoS2tkHLSz)uTV#UDr!=n5jSfxO>INY03+w4eI~o7$$#o{d73}s7yDf
zShGZ-i~0)>Ssg2-ARU&yj#+%WqF%5*(_nrkp?prs-0u2Bciqj)BQMM>+2M7kBD??3
z&Wyf>e+z!U^E7-uXZO=9uG;S;WEV>u30m^zs-$(-!Hy(@hwICoUh`SZbuyeG(AC#)
zy!6U8sScKpS6<zAE0JY1XXx3HdsSQL>8<3o?_Fk;UfJ2NXEpcin!}Y-%x)ddyZU&|
zcVU~b-03`=TpLq<$ZGq=em=9}D!=HY#0F81N&Ock`&11NaPx~!GS!~Bo5Akhscff*
zS)1)9u6c2q5wue*Xw~`1RmnzW!Tee=t2GN(#jWfzm?&6k7`W`<p#|Mb?oIb!TD?_g
z)$cZk4fFIah9_Mz@BP}CU_15eYmH)EW`%QAN`>1D6Gc}StX+8IXKZt=vgE|e9b4zA
z@N_XR*YE!`%W~7AeTp_q5|%L8pS`E$w|B+*n9Z4e9#_4?6g*z%v~w(U&-Zj=tNn5J
zsEkzy=h2pflbj3!`tQeHiTr$A)#=5B*^?b!e7G*Y;(FAA=>@t56?esx?p)ZsH2btn
z;lzgj7tT~Wa@bZC3kCi9Snbt!a>n;)$Mg=D^seLYH5Fg1&b%|H<&gF4=N(i21wR$G
zQJM0??u?tk&+BVeFY0&5_j6;j{Sm`%G4E)NYyRN`PxTk;kG|K-lc_$&lKAu5&7_?B
z-A~kxe2rY7!#?wicKG(vo+^(bhfLio<$uak+B<t2G`Oc+bu6`QV0}_M;lB9C3nEX}
zC|3!X!ZXqLW2+s~{{Q=1`Q@Vf(H|clZ;V>Y@aE>`_MOGgKYcjNfBM#~sE<#l#}^&q
zRA(@#{FGAn=c79V=omCMKA96+GB1OU%-Zp=O}gUCMR!J1cPCFzPIi8|ly`S_?)iEx
z`q1N#dz4##_;^*O7}xJ-xU43pVz}(;34ymor!E+=eP5GwxNlj?<*Qe(vNSvHDt|A>
zWvjZ>g~PG3va&t*`|Iodo6p<L{`vWN`L4JH&jfdVIK<umBBHmi(Bx4_^pfSvjf<c8
z+^c%MR@ur<Pp?mV-Ht`hss1(}T_#PM^y6W>{EAhp9(}p&|9oEcyN4^6&&%4nN1)(y
z>+Zn5gvz&H#or{pJQlHMpPzh<X%@#!sVkgP4VMF1udZ%Pw~m(<bry;@>yp2_h`spm
zf%F&h^+H{<vRbnICGBNqoV7Q<<L2;dW_g?>U$PE^kmu6fGjgA5|G56__l@|?v3E@W
z_?~-H6neul?rur@oXx>&A1!&adgjgN>y^$;;%d-;@vxm){^R-H?WdyhD{k!FyesDD
z+{5=oqEAgLeEnU$Ezd+zWS)KM$``WMMj_{!w^~<J-8C&Lei<}3q@wnY%*Vr$H6^PX
z3_dDndYDXKE3MD)Nle_h`p~2av2z0->YZm*j65ALzhK>hd3*A`BmQ3Di`=QbMMJ`S
zPUpw-{6e<+9?t1O>zD67bo$owqNkhOw@oaKQcB-v>tk{0YB{G+k^TAfgJ(=H1z-Mn
zvT@(^l%hw6Yh6ROt@1y)K&9T*k~?kPw7T*M(x1<ZF|1G1opAMc$iak1r=5>Hc)fem
z)BC?842rk1?6__3$`R{*^j&Wpcdw{**8OUaGcW6o<sMu<aZ~uMnb*6HOui*&Zf<K8
z`73tojm_+n>b~_VDXq453goDIz4FIT_HXsyn!a2OW0+w1)L$v@#LFpbqfhMf|EI{P
zb29ct@n>nKgvW=UpK7?x>G0=7v4>oF=LVJ1z~A>HU5`#%`sVi&c_XFG{CC$^1hLfS
znVqq+E;(Bj^LfjLa!HSa=Km+P+SfE#+V$?+zW?&3g+>Q<{r20R_f%GS->%SoA}s4<
z@2Yq0K6jo=JNogb&tHEP{e0Np>N4Z&p6c}dW~t|<i_1*tHlHFaoA_W^@uj0X7!7Zn
zv8rJ_Ic-l=+}~FV?(Eo|d@JR;i1zjQGu7I@cO1zH`S7dx$+O)vwl8uy7a!`Cwx~6I
z{Y%NP>6@hVyUoK+^iLOCcwMum;(Wt~zgzX}r`v9JWjbQXbEhb;&0=Rf&os8*tII+@
z|9SrVY2&01-|M3G%-o*;T01MIPOl;-_y&Xh?|Y1g7Gzu2#s2v|f32MS``+po?RCpz
zicd*jP^sHf^-CadODeNkwaWJOH}%h!nHIe`6uG^7YQ7!&fv3gwQ;y!Qd$#&_e%|K&
z>tlELy^Gw`akT%wGDFLvgl=C2tJT`f%g;=3UKZbc$-v;hsc+`POU3?vQ%!CwU*(@<
zo%Zx|=zK51l^pBXHb?}$od2PP;e>8=99sbEgfk~3m984jluh*yeDo)7)>qG-*PC2i
zBz7w=mG@+DoxyPA6Z7-ae`ZydbngsxnaRE-<8b4v{)ozgSw1~89OnOEKYVM~;y0OI
zbMAXC)|)liSiC#q^n|umY=RnJx_(c-5%j6yPTa4E$BJf*|0`?fzA$Ht%N4Po#J*o8
zY1dtktNXs6jIUkEazQfrMQPqnh8tTqZ2xlQ*#cv?$rc|Z1*aOyE|g&8V2imTcINqm
zQ<*|6H<zyym^R~~!j-zO*WNAz?NErkwDH4|zAfAy@?Q&A%w>!hwR>)t^~rwPQ|oz(
z5**@|$-D16U0U#*)#2r~_SBQtA{ivsNPd~IW&PRe#g&nZb-UlCzZFy{2+vLWzQ{4r
z-09JQbQhoNuLDY^wONG*?<$?9bG~-p#uEjbXR~jwQJ5!Mb#H;=p9_*oo-#kSbex(a
zcrCuPmD_T|Bc{wgDVOV<(oUs3zg~aX$rlj)gY~KPyh(NbneD%L7979H-n#IitY)*^
zpLa<ysi!sW|J<@>eT;Zm*hTjXpXWG%Mu)4tZvJ##HO29(>}0#Dbp=bdt#fACGxbT0
znDDFFUoOt)a(}gx;mKcvFe~rrEvKTA+$WiRa!%Zm+PdwkXsz?VSCW_RZ}4zBu=w_~
zj@HJwo{)f}{d$k5ac19nA@*GFX3ct?vz1L-gwwiDeBpLvyZN<L{^iQMj355Lxm#Wl
z68h`F$M-X*8NHm#GHF7~v<rd)Azcbd2iIjg#>QUXy8hSY(zmZSW#7CS8-7ji8{3+_
z++Kl8zRP)Oyxf~^^!Crc9Vb<swK^7ksGE1(-KhBe+~W6lb{0S1^L&r~MM?9C206=^
zPQ-t;j-7b9NMB-Nm8z$5Z+1=Ox5*;w_Md(KcPq=W$p&9EMW>bMol42Qb-n1+Ci&~C
z(ef`JbVyIpY&i2-R(4+c)7|r2XEJrXsWn~qtM<*GstMnAt=ic7Me*;Ht*25pPTu`T
zD0XYUS)_PX?d^+l?0W8YrAN6nZvXSYUw7-xUQfG^!J-1!j5^M|)mW7Acz(&#dDjC4
zmig>4EMF&8rg(i1i^_(N`dy8l1z)pgh3_*D<J#i%algpIMuQKIXLlY>Ja+Tg>)kd1
z5v<zZ4+wuYv43N7&9lFCF8}s7*@e7MrX0%lHa)Mu<hJ0adxjsbsCHduZ(NyKe4G1W
z|7O$p+@`1BHQXfczr13dSZ`UgQ&R4?Q*c14&Aw-KM>jl~mb+_j!r$hL4gWYl{CV0n
z`Im(G13CSgjhz2Jw5jbEy71iLo#_GYyV)D;IU6_>TLd1>SUAOt{hW+xmdO3O-)lGB
ze*5I<(~sY7=Rf{fF~cNNsQgYLyZ+uULbtc)tDBfiIpLxF^i{Y1z7rD^oij2rKG^1M
zl`_BG*x2ae<`xtid-l=M?#|B6#79RuedgKBe0h1fapt8Z4DE*t#Xn3}-u9V&hSjnc
z6Rz9-ZBg3KaAJCV-O1_kbvI8+-7WuiGyU<$iXVSIpXbloYghZL;Bl{c(&n3d-qumS
zHLd=(?icp6Xl!d^OFKXB?$exw*CtJxwBzZtXbw)!m)AZeCMHgqGUda=c6p`^IX8{o
z?fLBYZqMg)Wv`EY@m;65I6QXy?aNU)Day*m+7X-VekFwOUH9_8e&$+j#wkJiO#iQc
zxueMHz;=JF(qeW)9tGtjjsG)$$To^u?=-zxGyglI)Y*@==N`Q2k*-WU99t1}_C#dl
z57Dpdvf7ULJ~*<Z_@%UE(`ozj38@doZ>`bE@_IFu;mpl{7SX4}nF{=l@!qj{lezTb
znft%hj(+`ZVfuCZoJmENCl~&`diH+bRk^onwn-fP^MB0L_b5^jR{Q1NpX7Q_{K?gK
zPktORej$3RpS^GXV!dA~f!QS;OYfEOzOa|E$kcz`C32rxQ~kK$HSHO%{^q7jrPNPo
zzy4M=Gl$1{z3<}xu6wWCR@c3tI(wBtr0<_+uP2B6+29dVnrF6eAA5Ood)@P|Du2(&
zWu5HNwbHSan0)leuSm;`?b92>mtA`PM#b-k_uOCKzJ0yBt05(B)|r|4eL)PB_ERS9
zUea@;F>#6STSu4o0$$t0%C~l!mDSDa-@P!k%<*#0q#q|<Tv~nMmk~pHY3I7rcULhu
z1+yn_V!aeFqj~eK7Y8oO@h{A5mMnOD*=y$7D{pRk)ZXJ$+U%$BY{z8|&yzv3<@N_v
zOT9LXX5Prsp0tVeS6r~B@U#aPp6zFNQTVB3(s?7R{n_7h7cMktzi_X)Q`)xo&iQ%H
zGj$`HoIhIq-K~9w@!+v<Yu(n$ry3=5^0`*qhP=<Y8hGQ%%*9)Fd1}7BCdHJiHfa&_
ziu^Adly-N`Fpy>rc9OVodYw(&TKo7wC*Qq==iJ+(I{P;S-hYu8AAI1z(~B&uGb-Ob
zW7IO$>-goye}9d(vdW1=C+re?-bt^!_IB0FPkY}@7CFOhp1$e<gE8yV-ZdxIDOnsi
zGlNku#%y8xuawHpZ8JnYFCMd7cVeBA&WS@4?k(hbDZ7ekt=ivjhnTj#U9YOG+R}1@
z;hTv02Ic!Z{BAOzwJ8r?_DWRR!?991K6iam!TSKeQ(Y+uULCt0#m_D&Y!z;Jo_{Xn
zZ`Cc%O*3!3{qNPobs)`fV_LXrp8shk-}uhj=0!s5m~Nf5y%7<7^j3Mg;j{1CAFf!L
zbawaVKlA!u&2@Y>Q=Dl-`Ol<RUR@n;XM5({*I{Tn6n*J#`w_JXX75C@x<1|9og?@=
zTrbelTdd%p@%xO)L31h&$G(aBW6COhUEsF)<b9KuCvN+Bz1c`J&q!0r!lQQ4zZFh7
zwHo;mCl}dH-r{a9koDSq{)*@+;lHmp--@Z(e=pp0_PmGBjWym0Ue*4iv~9ZWv1gCi
zZ-)NsnRjh{0AtNYW#{Ww<%|X@|KhcbGAzEX+gr2$y-)1r9doyw$d<hJcz;&H9iGsj
z?H<#wNz2aX`t{{P3}cD@_6%)X_x)>~gqB?j*w{Af&dysY-9g`OaJC%rHxmo!I&k7)
z$n*N9&1LKhJ1=u^ymdeSIDPfo`6@4(Xa0Qf^-A#8@47mTwi}N7s_136alJL{ozwbw
z>$fc|4-N&d3();PZ(W!9f7fQSYxnbg>UcO#Di{<=$fdJxb^Xkku_n)RrsTvT%d^*~
z9_UbHapO4{cr$33nnsdFU)R<v)Af}NY6KKNE}vlV<^HO5B^%2^*04HcuRH9-`(XD(
z52>%qxO{Dd-Je>m`hNbJTK1An$NTav<JN{e+0%1Vs?j!&$?)$xl{L>>wVuxoWEW*&
zT%kLw|8}5Dz?H%l^?0X<^PjKoQ@vc0`|$d{)I(MC+D|5#Tow}W_BfPz<w-q{gY!-P
zsOr013VW`zHY{3K!T9c2(4KkIeoJ^e=q$AL%l~Q@v+|W!6dQX4b9KTdmf(q>jpF=m
zC$0<^nq<(r!?AzWpU`mWOxA--M9pXTZ0W49(7Jv(V)EPHyEi^-_#}49C1n2Xkb|>c
zZwX3U^y|*8L;<Bk?`3vQS=3v<$nwGBGmT4nX0K;D%>Jk}G<f1?p<Az2);wpu@z_5Y
zRQo=vdh>N|`n3o1Sls&$zRp~r_W$y-zY&X9e>;0j&fM|ln@km+x){+lJLA-Qt9)nb
zlxcn6<92mld1meXz`5TAZw31ooZ)o&_D}ZVUcDeo?&I0+N27eUajZG08S-|1^JcyF
z1t%VJbk28qRJb{$^xf}Uuh+RAJ`i|1cpXzu%)a;QF8$H<Ec|D1RQta4Z(~(%C+5Up
zxtw$D#k~(SZ@O;C;{WoV@i}k%<~FT!m2RISS8wu_)8Di4%#6K;8|{1Et(BO`6u$q~
z*V?Y24^P*2?fdxQqE*C3_sjZmh1Ud5__VB#TDocOcGgw025P+jEI7|eFSB@;KkJcH
zMd`|Aw-!p=7vJ_o`ZiMsXCrI5hR~sh?Xe%uhFPRb%(0Ysc7L6Oo%7=Y#ydSM4lM#s
z9E!V4q!ON;nRzO2`{ug8Rem-fU1FoNd%l>?^tn@V+4suTpXC)*HgdndygVHL|5rGu
zp5rs0H+}l?Et!`YB<yM|xW#l5-rU%Dr}FvSGcybyr_?DjPI%J7R&_+?&zt@<W#hl@
zdH=s{-=F&B#l^RJugiAt{CX|=W5urNj}}{shP}VHccyK1+3v3rQJZh(_{=nF&AhxU
zapQ@#Z`a>^a&q#^o14}1_y0AktgM`?mu)s%(!S2-`TTmj#>U3Edbe*qI@)ddbV~4v
zGiOpxPt&!K;ghTV5}3F9tyxl1(k&f(qs^Zdd_P?Ox0$;^W2sSNop1fVORrXj8!{=>
zP7RtFwf&UvUEg<E%Vz2v)Bl>yX79D&=()Zw(>tHua$3x`TAG%-quuz@`lFA(`tSa7
z@!ayrS^qg_UOaAGd@1Nr(_~MsmxmYqeZR74mu;2TtEpTMp89^zoW5Of^QMB-Yw@B7
zZb!>M0|_<gf8TTH^zyv0zl+?8g3cF5?x@!*U8glow8pI{qn_<}U-sp^_1_AvPM>MD
zzKorLyExtW^OL1oS_X|P4zQe(VQqQ)-d1o*{PSfevy?syB~M8_*i}^3)1{PM#pNx3
z^VT!dX?A;j#n)*a7fN~7<nJG%seatB@>#&wb4Ofv{b#l9lo#u~zP7UZk5lZ9TRZ;g
z?yFXgyxeQ0zk8oX!s*?=ONuufe0?qJN3Y}&KCbuoW-m^-bHDc{d-T1V$JM9nexIuC
zKUc;-_Ts|W_51hb^{zXaZT-=}W?=%CZ!P0dZ@UE*C)uSEPV6lXO~^4~<-T`G^>lRF
zqpwz<-IksS)7q|=`kQ-u<`%X0-5zZBlXc|FA61Ifd`{bbD}`^%<dRpWTniE|?tb(8
z!F}J0T*94`mo2_~uKAw-`pu2G=kMH!V?UR%cI)O+_RzwqlXu76TgWK)H&@=Y&_g8h
zWSMDt;ljLmj)fn8u;f{*yXM}GKmOG}|7-5|Nu0JBe04GZj;PIzPTHgYx9XN>@B6s5
zPomFxg&kx}GkbES;PU3%C5unLh~VSiR&cQMWA60&yxG^J-tAkl-74KjMm^1K#r6Fs
zuYcdOE!f_~Hr7{G@W7*9QJcRn>v#+Paen;L#k*wDwWCk_^Dmk5=H-Y9ufI2M>7{Cx
z;-@EVuh`$ey_(T$)f|hvac*DV{;}End#dcNP3v;C%qEA=zxL3}YvY@x|5pTt-(3^F
z|EJQqTT+Xe*J@T>N<S3x%V)+a#(O)yglx^ecs*raW#hab_553JhJ-}PpR0aV%DW-`
zrc&JhvngADKEBCg_ulB&T%+ET-)$C2zs?Fdc+6BKh4=B4YWdu1Jq@>Pj_mczO*Q}6
zlmy2<S6E%Ia4pSnpSV+Q?F;F@?p?3N0`6^?bd|L}<Fi!nyr8VP);A)*nKVD@x%gZx
z_(fy)&lyvC;~pM+vwH1P{?}UV7aMnM{*yWB@N!|<8k>_3r?0&9>wR?EkxG8M9}9iL
z-h6bMv&!f>YwW()l^Lf5Q~G7|b(WY~?|-v;ZfP~cigR<lZ!LLxN=Tqv)qt_wxo&&>
z`PXYy>c4K4Iv_U5@zxSiEsZRZi<0I+yZ&-AFdb$W60uyQsXCQ?wk>b<8_z3Kb&g$*
z@OrnY+r;E7U&ox4b4o4u9gliDQ@<l9ep}Cj7mqppcRE>Wb-Nn~z}5o%KfgWZ->UnW
z>9Ktqw-{Z1|0XDPo11`y*@R~d9Y*K6Id$1@x_BI#vh1;`_w=`a@^3%B>h<u}?5)>>
z`z;mPwoIO`745;cF_M2}lc~APl@~Kl%@HrT`fsO3s@lgLky=V$y{dTX{oejiIxOD6
z<^S#e{f;TxA-?~POD!n*{diwl+t(89rDvw(R0dq1TJ!w7)x(qGi+#eRPE8XQv7Pl{
zo_N5HZ)x{==Ki{*`sRmCZ1vq^`O51z2OUkj=brFG;s4_IsXbvoo*!Y=`o3@3=}p$s
z%NKTf>}{HK_Pel5wa~T+C9}G_x2Ey>9h0+W>|ZUkeer~b3;$YFe3q)+|B=__v9IO8
zhsKQcljpFiXSh%O_*3&<iT=Zr(@QG%Y`y-}dikO1SdW4)5>E@KZMQuCDJ*7Pu)0pz
z#LVjnd>x?&FD4gUd$%MZ_xAfao8I=n{IzMRMzO-lWcv_B&gGYqU-(Sj{J`byntOiV
zmfLPUo_Z%ds(I3j>a=xE)q$%*b6sa|f4b|}yP_F|Vm{|uJ}4;5Uio>rm-*{Cum9KM
zcX8MK?)rG+{<*+A)og#h3mttf9W|}E`r)c&seP|`@BjBKyvq6E()S-}-6c!PdA{WS
z>f80Z_Utt#245eJBke!+fB#83TfO?ATmp-JpMUf3^C5Ts^gUboQy}MZ&->L8yXD^*
zzO(;vn8kymeJ!iOKY6L`;{QG_H7rhb;NOv<vgaSOgV?KM0$(m~l~MUQRij0~sUz7l
zB_~H`v72OMkX-$r!r16&?}~~Y`cn@{=kIYW-TL3-_DtjSqSLzD3vTCbH!Od5$4ol+
z{4CS#inm*@@A&y_w&nXhpJx~*A1m})8QNZ6zH7bZS#gJ)BMaH>8I+vn+*lJApEck7
ze$C|X_o~l-uW@o>3SQ=;sI1()XV0Eysf+h>etdYyBWE*1R6A@#+1seHx3^qNOHHG)
zo0^(Dyu6ZLTv*s6Y24P)(JXi6=F(%wrcIn{#Jr?-ZU4oGm-g4!gVxnvTN8Qs)z#G}
z&z<|WG-C7392GS+qlym+$9g24V`A<&=I`IOZCd&L+Ud5{-+ssy?~JkectjYqd->C+
zqWw>km3QB87v<RX_<Zo3|G$<kTC`~Mt{r?P&#TW}j{4npIdiSK=F)G>dmF47_s@y<
zT6yunatGZDdG~hSc<lMY@Sem(d!0O`1QxS7a_k=uYVP|Iw3_?*!;5dP&+Xtddi6TP
zBz0~{$I_PcUqR`*H|%eJXFRp~u4mcNEThH84Gey%Y%Ta76C1I;y?*__W;^A#QsAo3
ze&t0Ic6)}PLp@RYPy3v-W?d?bc-4H{W#%P+Zv_jzhC`uGb*f8d+kOALQR{V=$ks0t
z*UHu{xXUXS_NREapQWXrYJdOXtnC-FYkDq5?qAgN>;Zej>U)QGiI*`4gukfgJCY(f
zm+`3dDk~eewXMr<aQd5Gid$P>w>@v}zMAtj$=l*QlDye}FYQ*>T7Nr2Lu1+F$o&1c
zi&lNI*fS+(UD8eE+h68Y9@};%%s*tiR9oO@WtFQQ?}K-}GQNAK@$IU$3yMB}Khk5<
zyP-#L)q~mQyGs}HytEZ4ZrG^LdVkNwtf<E6e}1n2t-D%>@yq_iW$)*3_`SLO&g?AX
zL7u(;YoC@~3EW+7%zA&{I%)6Ej>2g{x8CM1pA%lPV(JqM<%(UqH!O_KmA`rXh5i4s
zTFbKs`5WHuEX_Ipwrbgovq?!VZH0Mzc5b*J{)a(X_WJ4ga=9O@E7rWWS$b>3mjKoc
z8Of}syvLs3c=_$q)mcWhhb0eYRk(R?c)ag=`Kx~?%iO;5zTa}_;_B`EAy>cVZF_p{
z<FO{Dcq!ff=_mTGd0J;0?G`_ueEInMO@E#)4>|Rs@X5N^zT-b1?=uhTm-l~lqw`Ii
zP5+yp^H<g__j!G-I{i}bL@uUV)p;eCqGjLxpLZ(KO7)LXs;T<~QFG^1M!kH~-KXZI
z7N7ikYjyO!{*D6=SB3v@wbJ~;#QNaNl;D>U*Ar(m>3*Eydu(sy)a2&-#i6~@oqTrl
z1fqX2T08BYe|N)@&75|%)3f4Mn7%E2xaxMV?h=06Hv8pCzwSH7o-Ds2R<mYx@%{X`
zu4fO}B^bFFwl5awe|#aG$2z+_XzP2~MMilC<mzW>-Tl{c@!=hj9V>3xv#+&1^5wVv
zq2P5NW_Mng`e4S!8%{<A*PaIK`RH#|dMHVBVvXie>35&5mSpnPF+?<1CvKB^zJGDn
z-uv53w$!v|=%2eam!&0jl0nY0u6N(nUwQ3cyzPN-?A+gSvL8*R1#NsCDQo|PQ*_dW
z!ki7-QPmoEzjgF^><zm4W-lj)tV8nGv^59!a&*q_xE|~NZ`JD3V=HHeW;~iXBR8;O
z&ePcZ9iA0kh6xK(ZXdSN`>d~JP$ZG)`8;6f`&<UTIXi_el;~NkGLzY`^xOHPHyFRK
zTG2DRrvCl!cRY8i#5{5zUT;yE;}!Dj>y5|DHNyYK?U~2M<n;G+pzD$tzEdux@7Q;|
zE-uNr7C%++!%r7xmg7C<O^!?NUzYj9@L|{M6*v9{ZSQvvf8|}jpyc-ABYZoiZ&*^?
zbKvBs(_60JEj;D?wlHAYUw_$21*^FFEEzYO%Ji@1viaJg;-k9hyQ!8z5ldXSsjKw=
zHMZ-*zH_DJpDw%`nzUrI)K%$aysehn57#KVDO7&z>XZI^WBRP!{^3j9ocC8Kn_g=S
zdwSsd?8I9F7N)@;51%_{Uw!myz-<miM$nk%)arzXWfecG&pzXO$NpOC;mUl|<I6Su
zWN*BDCVBbxj=I_{=Qyr3e5{JkZ##Ybzzvh5ukB5?Zd4R{T=#u}2ZIZTVvE3Wp{sK)
zaVeOai#O;-Z(DJ#b#ptf^s?(~vwvRvb(r5?KtSNY*X!};*F<jKbysm;{r@_Kq~v7A
zrUpU#Dt^A^2M6TCj|6IRaDDi}q>#6L_N-Y_$9g0W?<joi;o*^RdYZ1yuNR9&L}h>R
zr*|JcbYo+(r1iBKiSIvF6zsms!m{Oddtt=XY11B+Sk+IO616{V?fJil4$WWYuqvoa
zP}$8OspVtg$Ev*+bI&!;dU<i?)6>(pSDtzN@x!g`^;;`#EH-q{^q$LNe=9P6=iPS_
z3*LrI-uA8JLxlc=GiCF3FVEa<=#W({eZ`mgb?!0;9be0{vza-J)%8`aHY{!XSSf!r
z=;{rl->-fx{Qu~Cv%KogmCcVH&pjXX`c*}l&xWO`SBgs)|JPaf?Cq_!>^%~1+Llb<
zStt9)pY_9~WA@qW^Q`v0jhQt2a(wRWxvR_T13i+rcE9+y@QZ|~>%p!*>+V-wv#c^i
zSz4kuwo0z#d)>ABdZG2FZTnRGI~K1yaj>gC=l!+mt`3*8OTL#%t&XXfbFB1^*sX8s
zwHJSRX_Z}hR9N-0GKoi1`0<NMr=D3;zfN6uBeMJ0?acP_Y_({ERhbP9t8dwFyB72N
zu+Wvi-!BQ}=&ar=cmJ1cpjYC1%LCuHTN>PWU-|ayg^0L@#U=KqQWRBGxvPWXm45XH
zzW!g=cx~RcgH2a<C`|iby(Rzu^qiF`-yXe-J?+%oqmWqm^x*j*MrGTnJ2msG0#lXE
zx;x+hv%GYD+Mi8s=l<Td+F$%^<LX~4ZWKt*JgJz$E3c#b^2;19ZnJako3j3!O}oD1
z&%F12v)K4|E-kItGmCMr(~Iku&viyleD!Dl+RMCt`Y+0qynWmLKGT}JyK3dHKl7wR
zlYLE>|9cv5^?ljXyLRubgoUz?bjn_}&ufd@{IqiV%V&}bwTs^e1Ul+2Z8`O7`p2*9
z6s>GORf)<Q&D_x7vu2sWujBVz7ccL4vuWDIcbOCStLuLH&UN6SUW)5I(OXYnT5!Dj
zGUc+(r@Kj;e%q#pxlOq6^sD@Y#nu+jZoNKoIV9Y3<+k@9|1A}Nxn$z{6$d&NMl?_E
z^w`<cG39hf?!}sKb>*w#yH+<`*muM{Hoe>Ik7xGXy^?!mKU#R3EI6~RW7)TvogVvm
z8eZMGxl5B_(V^<N8z#aFtDk;~YSP%eQaiS3wW4@-fWMQF-_m6djQ6MdK2xabs|#;j
zRCGSuLhE+Pv)?CU>pJ~x-ieBeSjuD<=qpXqS5^8M6gqud$KGzWQW=;0Uw*lKTVz%}
zd&@8*_t-Y2pk>WQfs_9m_Fj!%sUPcAa3<o=Wc_6|&yDZi%5#VibDXIBVTaaA-9KFo
z8~#}t6wToB-{}<ku6p;`I@fReW^Gtf{9%Wd=3T4B(f8Bi{F~p$uqZFM9F==<`Yo|Z
z%NG5<yV7TxK$rQy$aYo#{NgzC{rj)(+`M(QUi*zT`-Ns%@NU)>>fg*1e7W}6!DUj`
zB3E}7m%eGJ7L{;3c<j|W^@qD;b>A;sY01zuu}Mecm4!}YXNB$8h_{(sQ{HVT_`Q3z
z$>J*M%nhfqOa%{aP&&@hSF+?7Bd=dFn_G*lmzBrD$U7oOIQjGb|GbtZ{czKClk>je
zUpU$yU+(#zXYX2g?eZ;s*05|>-}SN=kLsM9u&nyermFwUfnm@8+b~>n{-rmOp#wB#
z)2I4w(ITZiar$bLI~keTHWWN`x>xhrchcm^JAXXtwvPGuZuk3VYc`)tdT>C`ZNrvH
zGc(WdoIiPzQG?;%<(r@EH@eUM9~hbaHfN{aPTQ_ozozB(NSSsOpSKlXfBp2ewb3(8
zv!~@>b1y0R;wb9$zUOAnu^hAVy$=!}e5{DroW^@xzW&eoPgVQPN=r*~?(F!OUa33z
zWXX*t`MEO<li7-&pG!U5Hmz@B*DLw&k(%G*?`LnneVyU|>y)Vi3cNcO&wc)n>kRXv
zsX?||ukBnrFI&#alK;oDy}ax$g+c{xi<i&KN|#LBmT~ED`v#r=!FIPknsh3@^m%)?
z(D0|5KeM#g{>QWT=6|ddU##u@Dtgv5kz4IX?v3~FGaUW;+xqUYMkA%RPaitxuMCJ5
z(a+!IUcYs@YQoa9ar@<_9ng@LOqX(edvCewik85M6*6%g&5hwpRy2t|l`VU6gx}Qa
zrPS(}E25Seeu|>AMe|Z#yja5h;>Ye^#{VWdu3C5E;GLECU%p$mZq>>B52*~DvJ!rg
z;$Q9V&Hh$9Tj|Bxy=F=K)=!<LU~K+u?n)-*T$SG5g-PkU6~1r%KW4TsU&yxpbmz$|
zWd$wHh{x4>3b#0BS+4F~5LWCy{p6KPXBV8&{hufMB|y!%(Xi9PD{B6+e|z-USHGY6
z=Js?(bKBL2jM{$BE1&XY)4TQ0f6U{5HSySk-S+|+136jLmj>_7-yN=L^I}?E|136h
z?rYPFkFAI}qjpq$wfEM;H}^U+p3PiPbyV)w*A>eS_FjH_G|h0Lko1vrd#dbWqI`l%
z7?iC&oK0<PdA5gdF7)TsubH|$Jm+;ySYYu2WxGrD3mj@%1i$F4ep&b7*%$U}Kl*Zg
zW=!pulUTOMc`c6zU*g$wSyL7r{;Z*(Gw0y*_;ahS&sWviDE`;qcKPk~w<XtK6UjAn
zd+)yd>)UTtQk$cjePw5)v!7U9CGQ_>usi&Q>al{UYK7l8r(CH&{%g@~Q&)k6&g7U=
z*R_-iI2JN8|5?YeTRU#aj=Xt!CDQ}$Z4lbN{d1&aUcT(sb9Y;AT<YBJAL_dGzJ%);
zU&kY@5~>VZGXFC3rmXy%92fk-b+_w<*_K+@H)h{6kQJEbS#XB4<@+v|n~&9mgzRT7
zIPuVAinOqBvr_xynn%k|<#aEpcs#%K={<9+yY25dIOJC`%<6W${a8Jj(~HGqV`P2s
zF~uu0)+Dy5&2_%IuYA{?Wk&2m_fC7ri_I#Ka-4X4<+G%x4>iMA%xXGcbNp;hx7yDZ
z{?LFg8Cjp~73)iHe@Sh)U*55}h<W$({tJwW%p84|jT`3e4^;d(dE@aub&V{QIRD?*
zzcq9u*8Q$p!KB>Ac+B)_<mSuU;~5$!Dtkzp`$slcGYL$rY1O*_(`S2=@V;46QNQn{
zXH@z}Ew}1EwWG0Rp}%JT=B8Tjb63`;b1=SO?u*>K=}mp<JSOk#Q{{GRh1={_?wQAS
zs(imo#HW(|u1$;k)fKM%s5$=S_vTBtdcW-oSjKRu`fuB(*z*sw4ARc9w(%}Gt^Zu!
zab}K+?DsCF<g|9v9pWFI=LN97o$qefIPqBZi_+^4@=Ezbc7Es8`o3?WZsW%<wzd6T
zFU#3WUE_ad-C4kIv937mz+>?PE14HwT=DVH?$uWJZ{9O>`*3)5V)@2E<0ZDtvxEM<
zePgrX-RF;1KZ+)&<*@m@;I5ZQzw%~B=AuWdec$FM2VBm6qmlPLbN-)Y4P{k5|7XvX
zd;Q;r;a%SS!&}rC1r%EZoMgN|ty;BehJC$V@G_r=`+mO*<`&nxQhv8|x}UfA<44{4
z?+RQzLqkQk-zn;jU$wk%#@RHz-EWMR`J3mxh_86a+ORe1^>M!IeKI<`@4n-1c%#pC
z=r!x)m77hiuI;JY{N+mt6EpM1sI@(k#%&vukN-;JiqH{TxBuTSXRqecCAv{tIxbuY
zh&s<F6c8MI`2WA}`{%2$Uh~&AHJy5KvHRjFPT9RDQ$AUT^REfrynaJ<<zMSf`%mPD
z%<b#wxbZ=G9rJyrqYg3!W*<y`ylOM~&T?<z*1YnJ>}$MP%)Up9#ox|9z2(d69V`CJ
zuF;P?5*_{Duj<GIK4yjU>vqpw`g8u4-!au)uf9);-8gICMCBbypB+o@PujfYaP0Ay
zd)KR3Zn2j-TmJKX`R?sWMW2@5v3gX=`r*ST@2}f`-}_p<&u~)_zXa<&Mz%l8#Gf$;
zpOZ3wxYDgkvwZQ#dwe@AX6EOA_pfJ4;4_$5RAlp5&M>QRO>Ld{t;IJ#I_{IJb+;G2
zsoo+ie=5lSPignJU8Z}Ns~G&474r3>>*+05^B!J#-oARx=^%}m*n{ojI#)xhclmW*
zS+j7<#M*9e4>|eMp7p1LT(h-Hj-HEZN@ljmbend|&fLFzJ4e-@3ml7#51**B=ih$V
zx#YjW8sEkLRu}b{?UZWzUb;Q^*6W2uulZeg=Q;e@(H-*hSN_)Hf$e+K<CWOwu{b<U
zTkPhT9J!BeiftvssT|kpn0;R&*S!kbbB-;m*zDoD)kl*06@IR<Uo|)1X2ITbY&r)M
zRpx(o-}-;@^4+y@Ez9_izRp>YxBueJ4Bkx7_7`h(92aui%!t`COEfg>@uT;fi%T3^
zC)>}t7JRojFn_D^`ndO+ud1&6yp$VSb?1PGX<~th^JVAA?WZMdt1lh!5K_uL^LO26
z$^N|lw4d9w{G=pKUJVwyIxF_-uZfnHRi`>6+{z}jy_)hnOg=>HnEbY|SB1>VS5G=G
zsz|M~+o{T@<h;g5T6Q%<-Hl6oBZW0TI=Zw*Mee?A@t%qKjEQgD!Y!F)otswpEuL}w
z|G%)cwsKd0FY&xpBau~db?Wp_ckBPH>)MugKuF@qh5LWD-FA0NJ{c^)w?%i$rOrCT
z`mn=m&rgj0YiD}y?5!j&)e}i~ghj5`KK}k|YM*IUedukIl@lG6J2v}&`FmIUPg2+G
zeGAvrN#0EDfBn#QUTE#&eAa-gy|YWQj)ZERnACAN*28aS{l|)@%WluVn>KBMOI2T0
zuxS1+_v_Pjmv5}%{<`%3>z?548Vvr64Lwwqo)%U0RQN5leWJHJBK+<A;tl#w|L<bl
z=&~%<IpR{}g1sScs;=q(ow|FYNVG@(tpB;39jZ!Cxk9(TpR0HO`i3K$4WgAlRJ}5c
zblw>0{BhT7#RX3-`&Um|aN^+?8RPJqZ}w{5{l?#Ae)salo@urwXD@AIIWp1WQ)uX>
zr;K+4Hntsmwf2gr{-s*K(|K9tl4{-mdt@h@_I#KpE-<%HnL%{-F7XK#6O32|L`)|g
z5j-!sS^nGkqjw{G0={H0IsIO|*Kf+nCS8@Y9-o))^*#Ufwb6@3Q)Ye;Nq*LQJ+@g_
zW$nxRTW9Dfx-9WoUUJ($;F*I^+dp^LrLo<MvxIkgpTEAgd)D@x3AGa6mFt3+`aV;b
z#jKrhhT|eTOOMvKJx#hglaH<9z4bW9+GEvEnU5ByH{9xtijzyXoOYlBG*A3=_q@xd
zKjmM%urpuX@ImL1(fh?IuMcOuRo!y@WsACh_|DV%mO6qHcdU^FjT`ix;uTr9J92r?
z|1j63f9Ku$)4xLV$DXsF)QSbZ?chAZ|Erxz<NjBhTdxnvl^dl+vzW5ZUu?^#)A%tV
z>-nx1n|{<E`>d5%Xy)^RU0gPu#q?Rpq<^dYW%kreE!_GqWv}7s#|IcZA_V^2*X+8u
zci}F^XY1bla_I4EzTX%6=dbbEL%ACYq*<aKu3H%pdB3c3^T`#lMfWA$qSJI={`vc(
zV(+s_fnDD22kW05-sU7Rn{hdBR;3)nQ<l?;zQ5tkT<*qQv-5VH+?R1tY3hs_Cw_f>
zeYK5O`qq<w`R9MX-+#VczV3wO^DXw143(9e@7#$|Qc~J*yI0=bIQ<;x76pcij~m_|
z?GK4ePW}AOfGxFTz4KcKcCpgB=X1*|p3hz9{^swk3L81QUoVt{f`j`@g6j-p^u*8G
z|F`jbzHn)S<)x(LWJ${+m8VaiW~>cdRcWx~*d;&qyO(+|R_wLrvyAxhch@^{hxc9A
zZmphD#lJ&thok1#9<yC;`8iQ3(e4NN8@eC;%&Jq>i)OhNDg9niyGkchu(|TnlcOTn
z-!DE`dg0}ipMM{?&zy5<(ym8WS4Llrj{d*Q{(R+3^|08*^78-JN{N*l6`wm3Y<jLp
z=#5+Y_1n?%Y3ad?x4v{J+L(N+6}>X$+@ky^9QSN$r~gt)pH`Rs`tX;2siSunM;Cp$
zZ~aTQ^nJ$Ts?YDX9j_>SJipZU)4lHoUB}a#3{NvZ*!|n=WvIX8S7)CvVRLc6V8@Hc
z-b|P~e_Kz<-lC@}`_Da>m4Ev2FY|0uhkN`>*Ze6rQ_g>Vn)7?Q(Wh<uPF;SXs&VU?
z_fpe;7ag@;8!c9-I@IB@?zH9I?R%%Q*RJ(8D~;t&xyPIRWoftCiWU17{;B&N5*mKR
zqacSttvl)WopssHCfxp8jo+@l=v8gP`_!)~naSbcy!@^cu}NpHXxzL0`K!*1o{N=N
zm)6SLFLkcw5Bs)cAJ5MBwpSx&xfcY*Pr2!J^_%FFbtYDgr>>t>FZ?u><>+#wFOB?D
zR__w2K3{h%Tkp37!}`?|ZQt9jyS)5=s4Jh;@eTWH7R?cDWjXfkPzra-|K;b)s^bq|
zYQOmT%WIIfa%Ww~LO1uwm#^0Ml*D?~_5}t$y~TXJwlq%e_*c$k7dHw1_?ZjW)fE*_
zH+Hm(jXNZ%oGdXz=+I{Kv{kY{OIui?Ji7QY*4@9D+J1Yo{QJwy!OkIBF#^T!<rZyw
zw_5c;Re`v~>d23m<Tr;TZ81FkxF>KU&x_P>bKBj%^}F`8tW-{tm?d^f`oDQV?)kOK
zx{5OjcDL?5%DZRlf(zG=ssF#=Z@T;l7pIBw=U@M_?!J?<eZAUd(jw*`-{1dUc_~Z$
zsi|Mk<7R`IBB!^9Z`{A~UuRiG98(?h7VAA0YHRf`|NHo-|6R+S?SHKQO<GbjU(-85
z;Q84aXLnU;*&Y8SXD@tpy7%9PxAFBy>W?j1{rcJ3%Z!R^xh81uyU<mz^yk}yd&-t3
z+iv{!k*8zt?HgPVK80-D_#<!c{;aa?+a^j>iOt-||Kpau!Mpsd>P(f?ucyDP`}BOn
z45!kxH_WTz&&ck(u8|*caMhpelEugETNea>WGY~MaG&`;XDes*9ha*4dqOJjZr$<f
zd-B%hOaT*(xzl6$90Qd-rM~W3-)q}He{Gdq{+sxh+v)?hd|a2ezkk{SmrZ(C_T^^2
zT~=^+?XG=as(r2*9GcWq{i621?^RyWV?CP=bSN&Fzsc|BWB*KJ;f1zmOLe@q+xwk-
z#y;EH?Pc*Vztqjk1@FC9I#s^k;nfe;Q&*<s87})jzvJb9b=C_38{6)Fc9(daxou%3
zzwmSE*@l9*9-BB-&$;%jBJ^FQZ2DV1CgrwYw~QX_*%fwQe%7V8|DOb;o%>=_*LVMW
zK<!H*u4_`QSCnUU%@2QD-M(k4ZsYzdAGxR4<}rb~2akNem;I8v`B*)X*Xz*bh*N#%
zFP9e2o$_Me_DKd$?rSOi<O<#OR^Dpc|GipTXLqEqwehPYzbcF0T_iSV$!qWZ`S-5s
z2ZmfQ*{~?`&Vl`_cQn?2{~NpKV_xj0w->K<KPU~oe37T?S)?4p@9A+XUU!KzBy9e^
z?EK5!Aq8I~n4EqGh3{$jG}m8vYN7JR$okNWf8RM}i>GC?u#45%hk$B?FT0uFmQLLN
zN()p?Zj$vEy!_ovsK46t?Vqd(d9n3Nzn`@KvA5myr+o09pLM*)Eaw?KiTBFpk4tBL
z){x<FF<@icu4&1u_EyYeE;W2H?e(kOt4)M|X-+X}QmlN-vT3~xcX(fJ<zL^*g1d}c
zcQWZLh|h^!c98XQ{Iz{1p>sFRc)06h!QBeixTS&?FXuCS_51O?=KuAd_e=jV{*AnU
zSljpakCSJ+Hu`Q3J1@s|vp)RG-f-h|)flT&D?B&-b3A&lC|RxhD9d@>ruVg5A3R$)
z|NS0`F!$XB8rqzoPQo9l%(dB5g8JXx*qD6m!b0b-x!dn91MOVR$<Yz(ZsoWCGl7*`
z>_zPEGR7C7tHU(g4?he){^;54d^HOTiODBjGFN^)T=M?j-ZS&<?{D|X%+%bubLW|P
zwzET5hcUjn7FGXa^Sd1Jd;eC6_ow98z4$66b+%@M!O8a<7dp2aWnNO5SMi9`M@^XD
z?uSBeZ?DGE4;3~xzgGO`pa1N^h4U|uU-`6R<;xux9&TK=Q||ae4u1aSt5#LJF65v7
zY^LW~(8)SaPEL;8kid9)n(pW5Z}+O-=WecxoZ7p7+R@@$H=5U{Zmx=EvHsRBQ?uCm
zyT}Ljp1yydrv_;sxW4dvO1ie)j|Jb(?G3e+x1TmUYmVrhFJ~prdF*Zz<P7fM@>#HI
z;}qVd-I2j2^JgvlbJzQmoze}VTZsohFZyL$RlM>)|G!Vmns!=iU;p^K()mlJ<n|S3
zUKmFBGUn(;pW9QL|KjOdH(#qer76?b=WTv_iA~uwXz%Ve*Wb7MR<WH}d2dA{uhlfm
zxIKKr%l_YV(h<pDv8cjXH2V1#o`CPW_UP;@pWG)cws4K2*p~3$T{D<7`j_on68Qe#
zo(X@R{!<RxzqfYpz3mHH7{$K_31*hv;p1;zt$pLqFFW3V9gAYtS0|S5R{kM<YWMd_
z&AUNoPcxU!RAOLIVDNNt3~Anf?Qot)cxUpWjja(U{_bnJJ74_O9o3}~OuqZRS!G9W
zvVT$+ziMja%BEDesP#=#pX&TRZkDw95N98+LVcuU^)u1erTTB2s!b1UuP=-F`Snxu
z{D0aj{%^~3_C3cYrOj0s_IvrN44t#dmmi0}kej?NAhFghfwy;&Ub(cWwAiadM~g4`
zN}iBW-I-JMh-<FJ%k5egEBT)}Sch7N1@3xe9J}jR_Wf_CuAMm?8MxxH|1aOmMF&IP
z$GIOp)_N;8x^efqu2pYDD`Nj0U#C|tee3nHz&w_gRhz;Et|&Jz*dcPJ@!*vwISXnI
zGsXV-`+LC(Q|<T3X?xW8m%V&yy6%DK&Cq?nWaD`G_igpQ|9kemQ#nC%td!dNr%C;e
zjd+;iS|)1!>96}%tGjV|HEFBo)fFi{-lP;#GNX4^mHGSs0Y|21pW1cRaZdE32cOi<
zUTXWlTj=(MQ{B|AW0REl=WEk879_W_WfW9JOuYMZ>!w`?eM|FBR|Z^9*u$>Z|7_ax
zZ7)x&s~XiMw0QOMFWPeJ<Z^BAiqg1!d3rtXqR(Iam;F{V@4;)+rAxkZsA*ks^Gjs*
z-WKxd*mhR88=)WXJugqwtz6Nde&L7SyqAyt6tzs7FYJ)Z-8QrG*UySOdT#<Z*7d9R
zTY0j#w5{Gz_fOL;+345g%4e+%Gjzk67AJSUn!AvFUajG`71M&eI-A|MtUSBy&*jvx
zoi;Y>VsC6LnAr3{>v)>o{fX-sZFZ%aJ)YI{`s=Sn)&-S4e8+lS%U`ZlHQsPLh;z%4
z%P;hnUfX$DfA7`rzt3GzOFjJZ8-JL|?Z9s;)mrhNvlCw5Qn>B?|Kzz(|6iRr@UX}K
zuiMNJhHS393!#0z5x$AKr4Ay+=VX^o&%3kwUuM&OhAY!`FV0wVDsbPS?X_=nm(+ac
zW~hjnS|R0q^Z((Ux8&+qZDRX=D1~p?!W!1AmG58AS~jy*F1<B>F0*Nf&iiXS->y3S
z@pfC;^~YH^R<Hhk{_9fhO*b#Exbs^ru3Y!*L4F4Jr&V6t?fXtjwVl0pTb!XVB!5}W
zckUgpzyG|oz$YxGv|8i-U#8IN`x#fwd`~`OF9|qf(R%X7z4do~r|n++COV&gM}2oE
zzwtx8gpTDKTmIV5NtRi^AZ~_^qREu?OVs{5$Iks9c=@B&=lkLP%>9cU!k_Q;-@RGY
zDsby}T_4}CffwZN^e(+JT_@+&5A#_s3&Vr={btoFPW!o6JoV=P3%y%!a;-o7{$tl&
z{U)P_Ss9*tQ?|JU?fcCtBf7fgAb-QE+RYnVrM6Bxvn@j=G`sZYJMmk8?TW2uy;9BO
ziZT0_o%=-F$A@u^DXV;@``2Y=uT4XwOhsRJ@4qM)zO*Q0tMB}%$=~O#)Bo*gdM)R8
zn*UO*@AVn$C-0i%x-WH3sijE%Pw8m~D%Ko4X>u(kc*8ff*l?SE(9m00wN_lYY+sjY
z$h+FLw;8P&(%<HtD&OC5{iS>aN1t8er#aILrs#iXeeGp-ce$_H>_aI><*fT&?cx7x
zZyjeYm)^Nf^G{RTrfIW^O@Gc$;`C8b*kb>zLBb~WbcV)%$La5DmZi4!Jo<XC|84w1
z`*pQKKQ`w-{T_BuCE0*6f9;3++jUtDu6rc5A7)kEx}jwIv&CC=kDkw#j-K{0OJil@
z-PBpzr(azAfc?O&y&ra8H&y>0{H2R!Is3kQOvd{!?yFL{pVPY6_q)F----1`X?bhT
zWL~{jv)InlxIZuRdgb|yI(xZua*H}R8}-c&y$PMQz4rLU)`@)ICah?l<*x}^_W4nJ
z`4l5YeTMMz^pA%>OnQ2NVQs1SN&ot&vfZ)s3l4GCWp>N$NYkF|CU-~Yk@~$?hmUvv
zwKmh+`z5HUxw-P?(&-x_bU=$sYJNVQ&M>F&nB<umhKKb#O8)(Pp1l1wCnu+(l2Q|M
zrHx!X<Ii_o+}z4qTC46p|Muplb54%V|DWd<PEFYP>(%PpOWdr&Qd3e2{{Q_he`(k9
zIYnG2Po9j>5nHtQ_PL%7QEOAu(|@O>mbiO(a2OiqW_R7rG266xb7yz=<DbvxFJHJ&
zb+7OKy1z4wQn`%N&wYu0zH0Tlq<?>Y=APSoB0&B8{ms*Uta!Kl&#HBs3l1kAz7c<A
zlGEx98!k+qHS5={@c7!VyYuo_$a<~ZDWTkOx-llfV1xXN<y+qw^`E~`eRcaq=NUJy
z7R8!BQTN(WTTnLh%p9xtHhZNX7@9t}<K>q;tWqzT#NIl&GO}p-+nZlr$;EDao6fmq
z-S-Fcs`~dW;Yj%T_V|DH_4|H4uXs3rvfI^}Q}$I{*+0FW&EVI!rOy}n=3hMM(|Y(|
zR#=SH#@yxg+1}ejC(gb7_e#e85U-7wUKRNMeK%8BTaJnQ=N`_Ok|npV>iL>>am)Fn
z*d4f|`$}hRWwfLDs(=6fxT)@47o?=;o^75Nd;Z=j^T_Ce#cb0om@OV};)%5_UuTq_
z8F#tMyMA5S(bTgaSVeC=UUO@K_V>Mii%p+@F!0*{KlOrZ72AQfovXG>?qj>OJ7ROR
zlh86D8S90Yv+G}8+n>Gucewe9WiAJ|oZ<e;)o`}>%2WyC$#pRow;a~7daQQF(bn4L
z-@Ids&Sg*i^GB>gW{&BPqS*GT6HGhbJ6v9~Wd331bjJeqqetUo)>!NA`FFXvai7@V
zOWCpdx9nyzDz$)?Wp!P<#T~PF$}gE6k`jj*e`ZJP-~004`K8ZlW;=#;7o+|wb*tKZ
z%Cgr<JNx6|+y1DWv#&$<{7B52{eWG<byah7^XzG#gW}@OiO1J49yqB!-)DW?-akwV
zXG=qt`OQ7`;o;%iIqP@rnzjAD-46Ln!fHMVZ*FYNm0Q1lz5R>a&iTjoRDNcVurAXP
zR`bdDyyx&kix(kThuitnUtL+5D_3qc_sl%o-FFXM{r2|u&3$`w*S!gkt6X~b`id1B
z3!eu!SA03<t8%O?_R6kB$Bx<hr~hKL=i8j!_)y~LrNstrM`AC{eZYQT*Z$X&+3&5%
z<9>H?{@cABrjdM~etqNStXWWbeMv>ly~<nWQ-0~yUc4_CRy=LSL%$1;9b`ZH`K`X|
z<P!CK^SxQwC4WRrqO@<Ud)VvN^#Ah$yUXTl6Tj@A_P6ln+r`hc*XFsd-nf9->h?AL
zd5d_iEI)Pn@Zxzf?@mwO_$NNuPU7crdAFHop0Q84wmkDn;{3J@Gi^UPnX50;Gvhm*
z|DR%3uok@+-gHR%|K11j!ZHl}P0^}FC*zBLiU^x0TnYT4TGArMJb#C-jg7M0{SS}1
zjlUi*HeVrl>x}IwkGq%uo#<3fN&R<q*NQy3iH*u4Ue(>%;%`45@|pZ-=4qoX!VeB{
zZ)LyoboTQPl3mh`k6-+-`?g`jt>D0Aefs?Kjy2C$tvr(PDo}^*pXCdsy$gOmJShHZ
z&eh_pg^jbU17gnf^Rz_d1m1X)IahD-t<{VlxtA*5Us4$#S&?#}@|O8lmDfstZ%x~o
zW!trT@2p_a7TJ?!X2$HQE6?@qKb`XTrPlKD`Rq43(!xAt&il`}U}EZS|H5r$_k&rd
z4KK~(d%k?%x@9h___~)ev&gQz%^b>G!)nu1S9rJo)}%8Gf=(QYM>hItir)Mh#L#kK
zFQdwDt5usSmTWO+UUKt_p=(UtFT1K^TkqHJ(z9-wZs(Qy_}sVp%RSQOea7c)CWpt@
zPSuUx_CwD8>6BoLzh5rz{QYisp~bB-nQ{?^l`B>}xS76tKD(S1e}m1>l;txUcc~aV
zL@imq{PO{3{y!^nOGFqxR@m5lyK(R;`+E%rrVlrg`(>|vKP&g-;VI*9MsJreH8J1L
zyZ+MX<JC<SX|;2_TuX1?U)i3`#?cV8O1(f`fYE0C)_)HJwqN~Uu5~fcdHVjG$H#+n
zyO(@c;<Rs;3w!k}X2tHQ;ja|GhD9)(y7P6C`+AM6?Dbc#mubg;J9N9vHA2d{&Tw-&
zpWB4x3k#2YUVUrjkz3aa>*HkQLhcrHOs(znomNqPxQSi8M3OOV!M{EI+k&m@-5SHB
z<li`MKi6t*rm;Kn@0Nqj&Z&3ZwhF#^aqHOj-L>-7KHQfojPx$wJ@s>Q>bgypF?ZK*
zEi&OQy)@xh^xdx<0tu&ML?0FYRcczWzvA|qyMKDLmp=HVTor3;G==-`mxJOfULRPm
zeh0LWljEcC#i;O-;*0O}zOVlD^isvXI643Maa&WCh6+o*I`TG9B%EbKojc1<)w$`s
zk$Wl(o!fXGu3Eir(S{8I?S~ybJUBjn{J17+>#DmC+6DHTmGY*|`x!5#Uq9#21G~^A
zs#k^O9xYmS?$EtM3D?rwgKvNM{AbUlsOL=eHZr$wnR%DT<$eo)<5(MMJ~^7Zf%AXd
zZNJp3i_foecmK2JXh)x-l*!5c^QxDgW`AwfBe{FOO*3E8Mep6U^4hyJFLP{>kGi-y
zIpSICuMMRU@^5$j6*N!NJCXj!eG&tBYX6AgfwyJlzxG_`zWu#zL+$&8qPg=di`77-
z)`J6$EbQ!{>#}B<X4ho)-wF;4bj-`kn|*xsYW{uaH?3N=>Td4Vb$<(1@GVnoeGye!
zTDtpvX!!Gt>a6VS+jp<|pL}StIjLAg+e|*@nMnKLg)w^Jx0_U*Kx?F&I_CF4H-z*t
zs!i^kZ}s)%p;qq59R-Qor^oNBu{=Fp-(F|^-m<q**Ve^WM{HBAi<)hgn{;`ZZ+mL=
z&6_t<($nRq<^H|$>h<fXESEt|48@iom7e#!L4EIzWQVM*teK~uPI3}!cgT9SbwYAs
zhK?9_XlSUGme#A6%6G*;$~YAJRE5A<uf>8bB_+jXch%Rd$yc>XIa_~NYA#)|YE{wF
z<;$m^oooI5wenp#n3hRQ-XJeLlK5~^eg2*LL!9b!wq;#i^-$TZCqQj7XTQ5zONo0`
z)vxtxXD|8dDkv~)zFD(m_Q%x=rW{JzIAQke*SeaTfx>D&7GFKKdxA`I>PYT|2ZnXo
z8;|HsDJKh;&n>$Z9KAhnZ`u2Mdl}t#`R*4J>;A91`DTt?T9dolWX|>1U;n=S`s=2W
zmq9Xo#|3k)u6K`!m?3A7aNycP=k|Hk@ArP6Cj0Um*anWmHGz|khlALUZWO=U`P_|#
zl~r}e-FL^7?@o)~#I3)_Kv7LCEzr-ePqZiSull@-MW1)S-?v%z<+i^vZG5t??rzPV
zzH-?zHiqt_k7k-=UYfoAZrN>T_Z^x0E5cTX?)`c#dUt<`H6$J^rg=hE!Z~&Dy}7;p
z{p_EgpZl|j95^vi`E>R7cYmMFu`JHBJmmX3Ql|V);Z#LM#m)PFzuRqZa=z;2?d|z*
zJJsji5ZAESv{o3JR?c|}mOw)PR{5z}rrB<nMgF|Fy?wo$NyY_@wOfC4Y=50Tb=tJD
zzZ(({cg_BP?%X*(Jq?YDZywtq;me`8%b7_5V%QeZJ*BU&nV&j+`Ypr7ix;;pcI(~6
zabxKeF55%7zi(<R)oGBksrWGA$dMy+efejHt&K9}wD`?o<_iis(Do%2$Q&?-;w`DI
z>F4Kh7;r`U&$0OEIs5E4dxps;ue?5C_V)SWDOu}EgCc^1i(@J(cCcw^YI3ezz1mvs
zQUfQ%A9Z_|uz~Ymi$LyCW`5?I2Yw##J<zr6`7-9_hEK|ux6BXK@2Sn-CJ@28qjBwl
zZ1)Ae5a)AT)P*Kl(83&WcpnLL4@!WV3l?Y*c(g(p=1i!FlT4`!1E}=_^#`aOw73tN
z>R@U(3a>z?Lf|5beO6fPg9RqcFpF2vwU1CoDz*r?%R+WwBSc0W#i7_jD5U<Mzc<%C
zy!Ki7y#F;@-%B%bzU5G4={TEk;MlQ-k4@V*tq$^DuH{)e>14^JyD$Bg?>6@Q?sL9m
zl4sD|%a<p=^C?f8G|Sj_?yRVosYRiZ(#)xwXZW5tA=J$x<dNaH`@+7Mmv*0zU){TJ
z(mPS6=Gc8->*hXA{t`X^_hnIb+xfq1_A@XrbXc$`FhGIABY_4elcAx*nSlw$QQ~9d
zfU!q4jE2%^(iqJT!=ThKod1nMuC1@H&wk>UAIoj|7#Kc$PEAXDCNCx?7WZq*aYk^N
zr)0uVcrMhd>eFR8b_RwYKZRsv=l;v=he-YiVB!X=Vqjo!kzo>mu>}e_9AIpRBZ>?V
z)eH;_g6#|}FbQ%rOz`h0_Pc!f^86RJ>1k;urlzXT@6^t<H#Plw;h2rBt?v5kzXR6s
zLTzw3v)r~}e(2u4d#x%zEzx~?<I9(lxA*tg`<;3)=knRv=2vgr$gs7wm6DgAt}=6G
zP*Bj6xpUVZI^+}{5U^m$k|hT!+xcWSojiGx^?OHGS5QpMoJo@>Z!LQ2wLR;q*3lzp
z{(kH2>sz&SscUX-Zt*)!&(6-yQ)kYER95cP*3}ISxpL>tY0Kr;u7z#gvLzxse0p13
z8xx~zPR^R5qM|Kzf2+bnLbgnC-*n)_iH=vVU$5P|HT3V_zl{NEW@ce8U%rgmS+tak
zn>#iy?_JYISnw6B=WsYQW7e#o`1t#^bFHncRw=vpMdatdZ>l|K$;;25T~QHXo_}wP
zsCL+kso`;)E$Yn7%*9RJ0qbISr-g=wS`|EKh~Ajwn(%w6_w+UE*6BU5eEj&al)QYn
zyL)@=-l|ajJs+C7`}+9a$V*9GvVOlu*yzK@3Y)C#?BM9=*`XmJFFMud?O3j=`t|Eq
ztLkrSTBCd)eXO{0`}XR4_u{Tzy?V2enLWnS^W@$bIcO9#u>M%_m)XqLcCB+e-&s!k
zGd_}%l2O}oK%p&nqW0LaV<kU6Bu4A#boTa!*3|rIdK()XyQ}K!t3}uQJ3Avc9CG>8
zD!F#;T5q}Mz0&3-udb}LeCQq%GiRD^^s+N&e2yMFruQ=nY8Qi!sJ6p24Sjuo>+*Lz
zJ3lE_sJaFRPiA9hXO2%#Pk%i#eO}?olP4Q<larIPva*6=WADa#=hS{(9bY=h#L#fz
zwQFIqI|>f|S-Mh9UA^?}Ez{h4dn^lTs;YLG<=lAC)z!t6c>2hZmUD9~lYM=C8z1l5
zz1#QFoa@PHTKf9osi{j(pE)z-i8gE5mluK3l9HS<<&Tf?YU}94T+*7rZ}%hNT=t!<
z+0$=tNNhe+Gkb5``dzzsm;U^enw^&ycS_aN$Y@bxBcrRUtERQJb;=3hGmk&6Siao-
z-=(CLD_5R6b!u1kO5Nvke*OAoVrI7N#fuD8b#-lBUEMd8j~_qYRs6h9O-*gelqpM=
zEKymyWC=^0HZ)8gOm=42<ig3x8MQ6vW^DiK*RN+A-;NCkSn%M3^Q1|WCT%Hv>=qgl
zvSZq`X|C(V#l@Guc=5u4pTGb3;%;$$wr}6RePe6t>6JF$C2L)#Go!%Y!{frQudic+
zgM$;?lae0INuD%$^4F*O^*7JPFPt=Y?podGZ99UO`>~#rm6eSxIa6nBY`m-Z`MEi{
zPoF+5J|-?Iy7bPSn5WO4?K*evoMqy%mzS5nJvCLkaeaK<&(!enaC3Ey&aSRY+j4Km
z6mW>xoZFm!KB~C*bCcT#PEO8S`)YTuUa=yg;NFoVEqXCK5`2AqKULTie>-~YSk~25
zp||!{moI3EaCdJ%H{V`<)04=YoHblrTwC(*+qvfpLj&Z;6M+Vui${*Q+?c13nVH!b
z<X2c&So|$^SBa;wv2j>P$dgT*H$R_J)79G>8X0-hwpZEG@}?)33dg^z3X`6h1oJ=p
zSP>E*FK==D%$BsXvn)Fue0+Rve2V!TAH3uD8IT8O%#dK6zTc|k#e}ud+s{3H_DoAx
zH`h;M((Kv0Uwj4aB;c;wJL&z`@X*l6n3y@y+w)=*e$TZo|1x?0pCf8&YR`I(*Z(_m
zq{VNpRjOS7@!UH*3NL<cs<e@d-CgF}Z})43kgzZ)an7}=y!4D+=iu@Cdn!Sv+lrjM
z3oRxd2)i(Ba*>sl{k41l@7)u&_ROpO78xEAqT&fER93HC$th!QYrA&WE~~3oug;vQ
zsjcn(^XJc~&1t?1&Rp4>k(oKuxUHwBXTot)GqY8@cHNp&EF~+;yQZO|ukV_$zs<u<
zn>SCdIsfe0Gt2KWSwFRngY)v%-MV#)>2_6hb?K)ko|9`1o;o#EJ2WKZN!a>0*-g(q
zHvITeAu2AeZD$wv_U&7)xWd5L*xc;v>q-Ly1B=eRJTXzZQ6Tx|rqo;8^XH#FapJ;>
z6CHiB)@io3wvC@pojx5~Q?qAIu~pTV7jr%+TU$qGUt3f7@#Du=uU~IIcI=qL<X<me
zX3n)NRuiaOvSdld@jh8SW8+|BW8+sZUk29J?rr5h2aS9NetyOi%+u!2Uw`RR(A^z{
z$p`J~{X6&Vv%7lj+O1WgtGA?|m)jnpTu{Gr`As<mF&VX%sFM$$f2=UEv9U>y_VMZ2
zmVf_U*xIPAPp)6ScFpYh)+I}qzKlC}e`9j{>z6ML>;LyA1P2FaWo8C?dw0*ZuaDbZ
z{=RJK(xr*(zn;=wzvIf45KmCr{&Gw@pXE?%XD4TAdAYW^dHCA3Ym0wvcyn*>?Vrty
zrc4pB{d7Y4-G_&V)qXnl^!4$rjoRw9J@4+U;7!>-KRvDb`E)w-($%L<ow{>vZFK3k
zH<8_aeb-*RcriyP^5n^rr%s;^c5-S`iLVF>419R&_U*{O&~(8t-+*a?YFBsn<oZvw
z`+oZF`2P0x^G%yKhlYoz|GUbx@Xnsf;NalkvJVdqZqU}cSNr|$2H7p!b8kO8w3Y!>
zJbQU{EnBwi$;XN(aw|HP!`1@Kx%}nJmUHuLvr9`$ttvhw+$jDFN(XOlY&`IH@uEfV
zc20K<3!4^K`Bb$0-=E6erLV6w#mUr7o;>;2OaJ<;j~_qk+1uMcG5lQJz9w$(E!OWb
zk`fXDpcHlc_H&!fpP!$PE?E5QXRYm@M9=8x+jBmf<=@-$VC%7?M>EgQvpr|eX3V{3
z*}8Rlf8XB!w>C93Rnyu!T03k_!O^2fwKOz1{uaQao|o~2kf?}A#{YkRz4iWX$-Jx<
z8Wy&zua9r*_U+N-<=cP#`t|I~;R#E=eJlI=^{ej6gS+CLoSMqs+<18E^y$NL!C_&`
zHf=Ie|2b=7{JxsV=jZ2}pS&*f=WhA^t=HqKb>F;x`QpWeiOTM0<i%WEU0)t(WX}8f
z>8ZEe^7yK%UGplRNtzoOE!wutthA&gB0qn9TU(o$%<qTo@=<kl|0d1*{3lN3-^O$N
zbFHkc#rO6de{ATP_ph>?yCW$nX-nnjw5wOHuxw*p|0y#gW5f6R_3_qaZwjVPomyUP
z3H4tCdk4c4#@RDxPORVR7!opti;F8HAmD*Y{NZ=co~6m!*WF1=OJjP@!^_*s>!78r
z&HQxoqeqWo!osF~`t<4DEq&#Pl9DZExwn>p7SRYC`11AZ$;TfxLVm7&eSQ7wCnqO2
zwmsgsabwl5m&@<&U6=A<eb0yWcRV~j16^HPwY0S6JmF3P)r<d(;wL$^DLp)+zxrvt
z?&t8_oLgHwIXO8Kou`Uwhj~nD3h(sb4)1E&RQtPZ`m9;2cI~p_)|>zI`PV8?I*#5~
zv-9-HlRIC3g?fsCpN;VZbJ?34hNn-Rx-?BU`p%yTN?KZ8OP4NPwSIlLySsbB@1(?I
zi~H?fJ@Y@)e)+<M1(z;eny~QLhYuf`uBv}-W?FxJb@B6aH=mxK&U`y4IQZ+E&FAlh
zAO3dmprfp1(UEU&ZVDHDvbVI1?6>*U!JW6MPXC~vyZiAulR_gSBPT8C>ETh=+@No5
zZJm=p@xi2+&*xvicoDEdRDbc}#a=!>Q;Pl4mTk?xp7r+D*1VFEkiC2NzIyp`<FaMT
zENvsAqN8=y)zdw-qhX$rmuEa7#LLIGYTrJ)C;M7jSf);y;_=CM#q}#!Uc9=xIxH@3
zT~ia&^r=&q?$}|`+uy%>>C#j`&t*4mL_B@=%x;3=Jgd@E=jPe2-n7X`R73<+nw&jz
zhGo_|cKO+J=h~(pJ^bRu3Q)0m_wL=s+`_`bsQq<&U%z@46drzkPPK0Qz8cTe-E8da
zUmwf=zfn|F6cQHptf;tn>ZD0ZC$Dc_ylYq0xgA|yU5DaM@6S5+`s=EF`{HzUbsK9n
zH8mSIELyU}<?7X|jRlYYe!stc#}13>^XJP)^coo(FMjqcEi^p*_PM#%v4w>j!`4PE
z1tp<^IA7o1)YR0ShYlS&P`f^U|GLfT=Wk8l_eIs*#AHeEa=)9PN<J`f;-txwr_PzP
z=Fy|1?MX+u_I^HR-FRJ0TH5;uywp-)nxOjX_3O(kgO@v*sl;!~nd#-_^~|Th-_LK=
zx^;e~rKO3pXLw(F+;9KRY3+?2@pAp{;p^kBUR@n7zW4pM+}qE3wy#^4=l4U=GdMWd
zs{CEdiPxZQ#qZ*NO*_-3(cP!1tLq!RJ&#vfWY51}ucytJvEt*$kE~~}$k%?k=y3Q`
zPY+LMSQyBrN$;ycrzu7|IW+|Z1wHv%WolxwCBfCl&8_X)`gr~SToV1q7awlt2PqH|
z5;8F|+Vo&fV<V%iZPk@Wj~;EQ`B|i@s+w6;ROEL;R91Fv=<2Y$UnODwl#^kaz^-F#
z94sp<%k}P~pckn0d4KP%+>;|aX6kaVJ?rl6z54F%Zsyfea-c-9bouh^f`Sk0j*E$k
zg37|~Hpg?8y}i9>Z>FW)+E=?fdT-U&Id4G)#m0>rcU62`^mG2nBS%`))YQac%y)>~
zSQoo{&P-6w*m|S#-&B=4P|cN}A7AkH#*K)#x3`~Px^!u4Z7ekLHn5+6XO{Rc^2)t?
z|B^lR>*i$h@ba$Qx3BJ^D0kh-lPB{IxA8Wvx0UOUijKZ|^Jb>Av-7MubEaH>9SRDp
z;NYp#r$6uN>T>$Fd&SC?7q46id9V-EmYHpTQ?Bp$<G|?X*|%=r&Mhbi2o4TzbbFqe
znR)8$+0xY1)UN*i_=3Fb?A3Yq_wC&x?Wv`sQ=%QdF6Pq4@^^PGu8rP)<@W9D$B!S+
znl&q^q-2Ybu<+KLn?~V5K|(L?3%>dC@^abJQ&SII*WdSJ(eB#c+t}FHa<a0#Kpm{z
zWp5X02ZDMakB{+|mX^+}XLYZs*&`$@JazKq$6Z}rB3g4K<mAGVlNVQ2RpsR5_?)v;
zRaa;K)tQo#!V(u<T)Y`1o|2;SVNY;y@YbTIr#76IW)PTp=FQ1Hd-i;{e_IF%JSKrZ
zJhSB+YMyGx7ykRF$iVPNM+wp+evs~d<t{%g0Wkc?LFp;0z4$S6>a1C>rs+nDz3>*g
zvqlDD9z(-Xfrba^*N*i{Z!LU$>_m1DGgPAD#Saf#D4W=!P2US(`x{hFp6OC~JE0`{
zQswhG&x7TJ7#I%JCbL2YKJA~M(K&TypW@55CGS10R9`mDT>HDkosEH^;6I0howJpd
zRmtyfZ~dz!e)P<oF(aV5dN&&zo88pk{Cs??_U?^MPEMYG3fv6QIk|uO7kw31_T1Yl
zFIUWbT5sjd#K7>QLZfkO$H$L_clT5V-@SX+%*JL-XD279k7I2e{rdX)a!pN5?sK57
zXl`z3boA`ro}P@7l90l}!c*tYg}J)6MsLfxS=;~o?e_cIR;<vd{rft;+}rl~-tYG|
z&zvcldw<{ErOTJ!|GxKcTYG!y*H@v&#<@2)9X)#NSewl`%jL6XNmbg&Mei<q%e?b@
z`pq+EdZMDDu3Wm5bolV$S##!u)YR;`bm>w^NXQc}FE0_%uLYk@%$p}CYgcpQ)TvWj
z%HQ8p-Cr&@Wp()aTT8vCf4LIuztc4PTFs^H|9xi6nG;f6y!qCxTR9~qA;H1HULGC+
zRaLt{J^RAKjc0N$W`FtiZPm`5H`&<OOpJ^c&73K@blI|1J9gZdI(@qS&%dU|#-N_q
ztn06@URxV|_+QWWFJE4qnyP*6{(b%R*H?e}QnEI3^D$9zaea%jq$H=UTeqrtW@cut
zTeL{&&ENd{`_^8&7B+bas9Kpm-Te7H(BQz+)6;i{t`2M6du(g=^^)i3WVQA6%Oxcx
zy{qmrFfiDkKl3KjbH8j_`Mf3ngD-W@zth3Mz#zxNG{L||u7BUxwfQrP_x*hI;zfq5
zt7~RKL4d5R?5fqPH~;<pU4KSP_3O3U*X-VH{h>4`XAK)W`_;>r7ytTIRsHAV@w>Z9
z=ilLaG;Nw#rHx!@SlB6fr;5FCwV!9--*V)L3#b>qcRA<BDN{tge*3m+@nYxT;NWf5
z-``Dme*M}tP%q@u=g(88O%uEEZ*6|<>0`%^efhe+{_fEue`@ypoi%$lsQF-QJax*H
z6&p5OIC}hec2QB#-o1Ov{{5+3y=v8^<bK;{U0q#vZy!DqeljOGH+OATR#r}0nwzDi
z<*74gLUMA}sHv-8y?JwGTN|6VuW#&^zlEQl`GPvV6DGL0x}LOLZe9Lv#n!D?U%h_)
z^-;He8?SNG@z3vezmF;|-mH>&xQ&;q^c*NWKRxj*KBsAD7#J8Bn3b0oR$RP!ZS;1(
z&;R2<X(2avt;)$WI{NzOS^w`9sQG_+x&Q3?t)QW$Cgur{e#ojdYtDqNjS~I#e%-QV
zYT5bu;eLL79H7y(X;1o9e*U+$RLY#cq+a#q)tkBcGj8TRzw>+ku?O#_&YbG;i+yu^
zmFiZns=JoglhanK{#~`C{%u<QL-WmRC+$;tSzmI__k7-Mg_o|+@0g!i<8x`fchz~z
z?`0Qi7peS}_B?!Ur~UrZGv-bDlIrO?>6gmfX<uZY-<iw)dDY>2-(@}Ri_ZOBZt&Y$
z<?o{6cYA;D_;z{HyqSNCf-Z%6)<2&!+hlWyXT9D_|GCBH@3TKJFxW8I%Nt+#uBoTz
z_xk$!>#we^j;*TNb;jrM<HuI@|MtZ0uZvapo3o**sfl%R*VCs@qc*4Yo<4PIQvIUe
zkB)Yiy}YD4*RJ-~r_Z0A{r=hVRDXY08n^y?qc78}ne(b%X@39vzW)BYxV@`FSBIUQ
zxnRnY#zw}_@bKuEm^t6x+<g4*+sUsUVX?8frKP2}b`~#>-d*;#$^YT>sZ)2(wJv{k
zYO1zX*_#=lURK`cXJ_YM%J}H{slvvp>dT7Kl9G(WZM?TOrFMIJctjN3IdGui++6E)
z_dc18$K|Tetc~Aq_vEXQv2kc*<jb&iF)KlRx_z4}L4LV+FD^7R^ycG!`+XS?B11z(
zIqVNf%E?_@8N6J_$|?$UNllB<-@kvWp3g0R^XlqqEe(x;6;l-q4Gm|_n|G~UzAnSx
z?&p)Hja#;E%}hv8C;%1ra(2eIbu+^+EUSM#XLmx{e!a}~D*yE-|BtzpuEa1gMB{$N
z|EWt<em2dqH`#1E$x7w#ye02FR?W5jw|Y`t_$7Xo(6f2JC#n3m-{-CJ*Vr@OaI>jn
z@5A`1Uw%)T^>p?d{*!0^MO=FC@vDE*K2^=&OY1#<Re!R5e14U>%3igXvp?<i|EKP`
zKRNBU{nbE527wkig+v#3_t&T6|82UxEqC_m6DK&P%=h&1xiZhTIwmJ)jg4IYuiw9)
z&-wml^Z8x2)!%kZ)ehIPvx}P~A}_x_c6Zs%IdfzzpO?J8wwB$@??2bng0AlFtyx!B
z9f*)?dGaL1_S=nQze#>`EE47V)i<2CT>kiY|Lp6puTJ*2dpT+HWczP__r$$dFFMx@
zN*=NMY9jUbewhRsK)E60lD3Rj+U!NEcwB+0scBez{Qr&bYqx(tdcM2;tKE+s*Gtd6
z1XTv_-sRc;|MNNT`np)f!~7@3b8NofDbD-*>#J4qv!2#h%u}XMUw*#+-{-uyx3+qD
zdrzKu^30U^^W}d;?v37X@xp}#w{AtPjohpzu%M;r=cm-qReM*hSrhW1Ys#86YYyyv
z_3D+=vUxXe-UN+ru8ZHl?&8IZtiSF5d~ojW?G4S$e7Pu@m4V>^^Vjpu|7zSX)lXA-
z9y7mY>H0r*-zBp<>>khgZT$Ss{=##%>Ms{9xj#F$u+Xu%xqa`Xd%PRpMqIeQc2d+6
zZtp+;mM;0f?S{gcob^loJ6^hcZs+~tbG4@}zfb?v>i7Tj8^fJx-?-Dh^`ChYerAov
zi$4~|)(L5yY2Oyj{JU)C+PT~ROB(;~y;<wuB6&Q___wZc^*_DGz6P7a&%W87&b)Z{
zPQ%}G>g&ImPWAr9`ZG+Z)<5X_o6_s&{)MNc?axb#H{Q%{9>~bxAhCvlQ&~&PtFW+8
z@%zk~Nl8ghK2}VbF~cG~eut;eNpr^=SFbMZ?BtwWa^Lt$-1_j+($ZDy*KdFLF!AV-
zBP(|7h}d2Bw&?Tm;!jUJr6naV?yLPB<K)z2Wo`ZSAiMmGC)(bhuSMsxs%brb{CI2q
z|9`5z*=J{&?yCH}Ebs2FrJtXlXZK2s-BS^`ckkY)y;WPAPB-)N@xA);^0Jwsp`xc%
z&5sSN>`dqF|JNie?I`vOUl$YT?A*-D!*jxN`IIRlpy8B$n@=a^h?;{s1Z8h#sH&>I
z{CHfxe7aujrLEc5b1Et#E?&H-rKfidl$jHXZodBd>ebcNSvfg8Q*L{DdIpx2ZS(T>
zem+GCRK$bK=H<=I$?=I>AMWYtdFsT83vIm8F^-N0o1Q=Zf92oj^Y-sIZQiWv37SuM
z_%P9P-}i7IpPp&@@#}b{&32qQ<MZ^%lZ^ZOYTv!MxH!?9MfceMlfPbHU!R?l;sWZ&
z?W@^&=xhASwQEDGt9R$#-gb6v#Kxq9{|>kF&sMShey6zcdrPt3`~Cm-ef|11v!o>C
z@#Du`{r%xVL6bgx`gCYr(vKa#e*Fpw4^Q8ofB)K(Crc(xnlxqR%$1uq8HLBh*r>;V
zJP{i^_v@E0CtiQmvb2m;RaLEeGSU6cAB7LcdZn{6GB$K|afJs3EsEZrw{qvso5zkH
z4-E)-prx(-T&DWxr>6%>g@uGdVq(_3y}e!k$Ijiej~#Q{x@F6Y1C7jj_V=&*7p0`Q
zn3|eiyM22#s5krMiH4Qct*_s|-~RXa_uX}|yJP(Q`{&wLUyG}LyVcTuc{l4EQ1`pW
zUi;ye?b}~pSs6TS`t;?X^5lKp_uYxpbGL5Y>N&}2>H;k-tsozto?W|lKmAxCHs$=M
z?|h(w{pz)Av+NBfE_wGZue7Wz>+&*Re$^ej%HGbJHEWhwY~QxJzrQBf`Y<psC{3N2
z>Rn}-aXH@dxm(k|f83t`LxSeisBYS)c7IjZ`9-fMZA$-N<Fn5wzCJPS<)kpLU%{U7
z)4#kwqZ4?^&-4G?J=uR&E~(E?`yYB~@+aHL$)DD?a6F%`viIp6YvDZ?EuT--FS+=p
zmhViTVd$m!SvOCg+gYx<)Z0qw<)$TmKfS8{?wo1+c#gI1%8*O{6<_u&(e&J(pJrcp
z?r+$Iw{_8%@=t{?dewjC&H6OvZp$+|<}c!WC;i(zQ?}^b-)`5q_z&4qMw|6KJ2#(y
z*0IENl9cLSWzX{`zdPQM^0Zc|b-m>6z0-_=;d?j36T6uGb+L~hKR$K-eEgTmmp=bg
z-+%eirFYhUX3U&<k-zQ(^X}s3eV~5N%$X|>9&|J{HC?%V`}MfmuU9P@9m~tNv$3%;
z33qL-Rag0`wz;~his`tTs_Na#5umCzuKsW7?y9e=yu7_d#l@F*i|a>ud7WyKW4L_z
z@~f9GIoJ5Sc>Q{IvF`IZXF%B_fB)ZYr6naAs;aI_moDw<>Iw=EpZ@CAtCHW}a;twn
zogQ0KvPC6+!o_>{*0r>-{C&V~zv1D-L{LY-)HGCCS$S9C<2E*S_P1BV<L3%*kg+T}
z5)~aib;5)Nd-mAOoXN(<cIC#670Z^X{oWe?d+UK8(b3V&$AA4c26a}qZVg?#cI~$G
z^K#*FadywY#_T9K=;iJGbpD-bOEzvathA8>^%KsXIg?RQapRBT8S#A|SV3b{ixw$~
ziiv@mpx@r!-u~qK$uD2F@X1=G+`W6ZtFLcb{no(z{PnkP-*%pN`TqU<w{PFx+K}jc
z;;*c%EcdpvXU?qHw=XVj*_JIPOP4P{{rc;w{rlsm>%|5Y7jNGC?N&B-Q(OPx_`GwL
z%g>zgNli=3%E{5W5c028JdVTU)V_j;O;@j6(Xg_LIz3%KyryQ)uV24Pett^bx^3Gn
zZ~eVbn(jY$c6QFn&kwJv+69`zh>eYHtPKnd42z6>Ij7jF^wkto6B8Dv{vA6kK+Wof
z3mtQFbHClnUaxEUqww6yUAt~^adU?T1u32U{<+}A1;yF3W(9?XO*`Ym%gZYzFVF9D
zWA;qY2+F;x*SfD?y$bU4J2&aw^Z(WAs;a6_{y~Q}E?v4*^58(DtM|3ay>Yy}yq-ZP
zHdX!m?pj~J|J|LPi=UpJu5Yny$r6{$%*?Eej0@M+Ml&z`2x{(Jym;}}j>5&iKOE+l
zueiJC<jIo<ZZumyH!*tjTXz4NHE$g6i!m@fNWXh}(xT>ld~qKYpU3Q;xmPoOrt-<~
zPcMzd8)n=T`{@<+_uZRiizod%n8V+%{#5(z*Lh3+pFXqbY4phpkLT<*dmohV{Y%(0
zeuBQvPhrn;?dlC-mrfq#D>(Oe;SzfusrTk8f4l6sJXBu3w|>4V?fd_wHA}b0m7TkK
zTHNTz`MX*#YmI*&Keuz{&9n9szwAC|X&(LQ&5W6Uf4<S0pHQ#y^7y%(_A~ZgtDjJE
z`pmwEb6#JJopE!$ht{<BKii68FNx177Eaq1cPZ7_yZjvQy|=d*81CpZO;81uMaPaE
zyK?hpW^Qh-mX6MqdwZ*=-?^WZlH&6A?c1)du35&Kb?fI8clGvOJ*~h0%^%?fj~_p-
z`u%qM+V$)GLDdwfH#jdoCT7k0+PB&7X5as_OjSkYPO<Qp1kg;`-s<hvWp8H8wJ1FF
zXW@}xf7_?e*3XOFmNT>N=k)rUKW8ua|49E|(h0Q}p`oGIE?!*N)x~A|@5keF|4-Jf
zzrMQse(m+VdwW)Dhp)?ce5|+l-0T@M0<yAJeS3RbJmRc@k<lXge;?YfUBAA3-8#Le
z&z^Zr%7gSY*G6n~(%<(ZNx^4gjqt^PqDFP8si~mm6=?QxPW3No|M1Yzo3l)_nclPZ
zA76a!TG-w%m%O>><<`{f(bCfT6Tj=nj|xybK012#wY8tus;ytMrlg%;e%s8MlC1r?
zhT?iL8{WOkd;09zs{@V9jVCLf&(VwDw`OztdAkXmPhY&q0F7ITiin(vEHyAT1`ox#
zySIb-3A)kSY&veQ+`m6w-GAPe7cVkw|9-i=Zo>wH4fzEH0imIxjn_+mf6E2sHcd@W
z{k>m;5?FhS{nF3P*{B`9?!}dr!Qb9&KCky<U(C)TS5HsRsy7>tGijIoSr@x|Sz8+$
zbY7wH`?g{~kR$o+|9}ittd45Abouh)i4z5X_J22*`(9yF^{`d^&Z()|sz2|2cJG(l
z`e0IJWo0F3QfB|b??EOeCNor8vliId*{uT&B>MRD@X6Wic<{W;?myRx6)RS3c<)=!
zU~Ob1WW-=-oO^4_$+=dgr}ScXrQF`0U*6o@ysPx}G%YPHu{Eo>mu}x4{`~xW{@?TD
zWMY2&z6>2MV!glk)~%?y_VxEZefqSe>g%iB_oNvZ6b|i?`tqEAZn3$O%;)l78Vr&7
zY1wm&dHL%z<fGTjG(CBJwo=@_tJ42V%kE2ha!xYyuJXE6_&jF)%&lIxtaiV>@rU~y
z8%Mp?%ljw8AH8({^!4M8*{=2S#+zk4|3_Ss`^nVuRPo(?kuT2=Px|-$X7OT`zqLQZ
zg4WEpH4of(PyO)b<M%(9*OZ^zo1b?1)6`Y7Hfy==yM8wztzL9XuG_u_)fk3N>EA4$
zpSphMulKo~$8Hv$z5Zm*>=}QHAHVrO-5WHTW@Eyl;9c_TOXg?ur@C5NmlpTi?Rw(B
zvwCkFXzpW9@v0RoE*yW^EhsCyHaxB})$hZk88cSAy}f-mD43Iz7w6vH^;I~VVPn=+
zt+jD`qkMh$)pzIK*%A1U^G@~Cj};|fUxhARw(K0Iy-NJa6?3i2cg;4>ztt;kp7YNo
zEi3C))ALD_CM}vYN$BeJ>)8nj3IYv3es5a?YNn~Y+mw3x%NgVIXLgqDxV|~-s@Bpa
zOEOYYT!e*%8#`~$n>X(OSIh31y6tAqFaP}4`S#wud#b)g{=U91UtL|@)z>#qxXxqW
z$!7(s8{W0gY@MUh*Vh-8n!5D$ix(UI{rlG+`bak-H+OC2-niWR`)Wah+%I3g1g-P<
zygqMN$;(Nem(I<#em;fY*cjBiTDNrRQBV_l;X=i;`ubrZAxmn1f7|&}b+*dOM@PHG
zgoPLHt^R(FljD!J(YlzONoUWVt$Ng{zGaHTmv3)xcXf4f?Ex=acz#ZHZS?lMbJe;b
zl6J<IKRrFY^-B7kJ9pMdo9Aih>E#`K@*h-5%G>3DO0ADa#bbAfDt$gbam#`&p$7l=
z9i25}`t<3mckPOrt{;Ex+1c5l(b3sy%g)X=*MC`C{QR8k-JQkhn(ca^VW7~^&}ow<
zE&BWW`|g6;Dh39Ix@j|S>Yv;$^zh!aFTd5EHrGe~NSyJwPA4-;{;d2TVbA@d&mv~t
z{J*9@th46@<KH}k^O~OVh39&8i_UCWlCI+G_38sV!z7d4Ob=^+{;IK2effXp-KX!F
zH-+yzc5h*g|0Q|PU&hbplymN9j+wqi^Uk@O3m(j<NnQSL<&x}4b<X>QVjos~y;%I0
z`Da-7ALH692Wk@^AJ~~DVl~BcT8Y&Qt4Z&_>Rns$si}tX%!J}~-}S!piv1I3V_=X2
z&0^fzUA}(y%$XN2T$mswCH02g{zoIIIe+)<<ahr*S%O;Un^I42$-cgh_5Y9R&u7ig
z#y6?nxV1G~Jm&uWI~Du>{HXyAx@BZ|T)upnYwNB@iJW@O+pdUmFDxl5%c`o1dinAt
z*VPx1K@UvNiOb5$e%g6vn)K$27cU-Y*=R42k&zJ)7B;P`yZikum3yzhuG+jAG}bC5
zCAF!ulhfDF@6`RvDixc`b8>u6o;;~|+}P4`<*#2=m3!m9e*Jp$>+9>GF)?c%*eL}D
z26}mUUAl22>HoC<9_i`J)6&wW%%8tMgMSu#W=%~@Zf-7UX8z;HLSG*rmRV8yW*^_0
zTUo7||L2LiVtw$9&FTILqAmMtrtc34(fH??{l8l63YWI=<x^9&uim(^;@r7&tc)j4
zP1Sa8lXrG@mXeeVOiO##v?;f)v$Io5O6t;+Cr>8L`~Tv_3RP8A)?;t^pA;1pP5aWF
z=;Y*dg6+}guV22r`0?>^TH3AM<?rX%ss0O9udS`UwZFdpgq*>`ANA=mIvO9|bN~8l
z^u%zsS#Htub8|PZTBWtS?(Z%yZ|}p?Ue40Dw~wD~mdjP$ylR!!=jp$=(^FDhj`zuK
zUa>;M_VXEI{-x!-3=9X<pGbeI{q^s0mGKp~=XYd{vnPib?SA<_b0UMwzP9`S;yuK#
z`PLf5&HMY_x?AS)p*0yFt+iejPvUyYEw2*K@QMHF>;E6O8i>y|+<bP@vFR4q{`+6L
zown_`Ww}yC`%GKC_y-#uFL9sS8NK=T`)}P}<$liE<-JcRuKw+u-yh%X?4CAfMsCV{
zg_m9(cc-f^wSL~mCY%51>syZWH+ttK85;aW8BYkY`X2}j3)^))zW(m2)vI;&_4VI8
zSy=41+<*SI?Ca|^m6e^(+yCFgEh^B{)5G%W3;XWrX)gl<1H1bBumAY5Lrq=Xej~$@
z<;&f-Zr$qT>wERdlO<W%*`Yx}i+-lIOgkjcv~}y&m1{$8p1Q*TJr`iD?wjKoHge}D
zt(VLS+Pz?b!_lKhvobR;b_%Qed}>t!HDWU}S8D6%%n^<Q_3Vyx3O}1)@{L`jv$Ipt
znXle{a)6q;dg;GEm7lBj&YCw5G_qgz{+{fnDYue@PaOPn{%zc^i+A+vg}=15wH^5J
z=<(yJGiK~~v7}<f>z1nX-tw#(=PY~s`%j;FXJu$-Y`l2o%9RJsJ8Jx!8t%=>|L4#7
zvV;VO{JmeVEs}p5<@G`N=b<eR_Oqv@)udLw53AGq@n`qT*RL-}=kHCG>vymI_NMUj
z>G-eTzpq}p)OB_E`mm^|TTKPW>-+!xtMm2o(Xh0P<mBXR+#fFXTk?x}bbQX#4i(T6
zxkpF4cNHD|UVVL<ZuGQ2Cl4Gsa>Uh}^V+p*dR70<oayP4u}qpgd2-dOmCNt^`BcWh
zz%bu%>#rY-CwA1#f5QLV_GeX`N6@aBPpzI?J(o{OoBc%F{Og9wC)qFl7RpTil0Ipl
z{1&SxElaLH)xLT~?48T=JCo{H7M$Cgoc2HPQljy1{ZF>fpMLr(ICEnDQuoD6?2R`&
zPm-JXW%cG{&TsB%WpVp9JTZU5ZKv{b&XRc3&3Qj(?fLK3k@%-+ChrMz_AmOXf7zeM
ztWdpLuk-SFnwWZg<(j0QQd8?4gH8v<8#6H2dviFvbI!?G)79Nw`t+3O)-79Zbct$<
z`P^YO_d9p$)TM*X?6Es;eT)D1X}bK0Ne`CRSp9Ycjc)FKzc2fo<=eZvuk-TqzWnj=
z@wa!o-`{#}|NrNN#PdN@rcP~LbM^i9D+vlR#+N~h2&1EC=iS+n7#kZaB_ng?!Gi@-
z($Z^}EOGI-|GUN57&O{5xBQ;r^Eqbu_tuzZU)!-|%a#Mib&q?^b#_eL^CVl%-pWeK
zh{My{`?C1{AFk$xh6_Q(&$SB|7A#t{$nvk`oMI_y>FA>1s{bipk4M&S4gnPdzkXGL
zCRITTh}6~9H@sT7dv~<`uZ#WDu4JpIs=Ds~_j>=n7v@Gke%EYIeJcOmw$Oa%&Yhr^
zpxEA%LHpx5IXR`||Gzk#^sgX&rFPx1W5>jJTXyZ*1zO?wxxxk<<Fib&#bh4W$NBpD
zW@Tk@{Vw2_x67H7AL>_GS-IfM?Jr+SZY(%2&vG}{6|_?H+WPqQvt~(&ii@}BtopZM
zj!osIU%!5B$-8UST4e`LIq?(LyC1(hd!_Ca?UfGuiu}6&R)3E_ZN4#Y^Z&hzDtRxb
z*V?@}fBBQC?0k;GJI71US#H0vJT6N0@6XtEg@Kp;uUZf%eQsx+@o#3&?ayRy>%3eq
zax1m9PK@!~&U&NUKL0*{V&!6<^l$c(_h-I|T58-k{x_*6@v^?htpA<!)ja*ZUrqnA
zqxjtZtf&1?tFP@>c-gij9yEOry!rQj<@?o-8<zNZ{`b68&$;Ve{IB@+#qWOP9RBgY
zu58ZVN&n0}WfS9WY5ts7dSbe6`~ee#-(LgI{%v^v=Pv_;jR=dv_mltgo&PW2-hB4V
znHS6L|E}D+Ws8Qoy8C(C?{{KnbJxdQzI=Jsj2QtwK4)T2TmG!Q<M|l0(&NH~31)eB
zR?L|r^YqD+6)RVI=H}+ETD59Zz|(zVySLXfRaRA1IUfGVe)ddAM8t|ihn&=ZhNa!v
zRq73D>OXsyc6VQGbY*2_R!+_q(9GeD4UYYGzg|p|yYcDi>8Bqnu3Wz^UZ(2f<kZ9`
zXY-=&&tv)98<UT}+4+24ab;!Yq#DPj;=GfqGydFvztnHR@1N@Ho%gmM-dXl`mdeYY
z&*zu(S0C-HH$DF3$r3j=H?i1<Lc+p}Z`_Eew3%o5H=^lhc%6>v3J$xnqM}cYd)24w
zMn7A&Y}uQ0bFELEI1!MRwoK*audlDSmA$=nAZx+Pmzihvd!Ns_JlDEBBrHtq)82~L
z*K}pA%g(5P79XwKvBTntL{L!BmgM7o8{R+XxBqiNO<jF!<>$1c$B(m19X@{K2&f2K
zym+zVe)YKZ<`-rsYc{&2rY`+lwRc<E*;)Q;@-I%+4hM~=%$Xwt>K)F%QOn4{ASd?x
zPREk}-xcpKzI(=Q!j{~!%g;rsF4^x``Rn$%o%<_hJmxxXd3{a)uL&*I$E06LJilY^
zl#@MW{gsFnudjHliaa#q-o!6{GirN(WwiQQ{NG-@&i=^G$&>!Q-E&sF`P=`qvB$n1
z|GaOX;>+*vjKuzL<d!<h{<iqjROiq2e~%^oW@M;{c=4l3eopbLSFa|iq^6{tndu-c
zFMoY@{=Q6IU0p3r&5H+{+2yN#DAr!lPJDW5YI!VUQd(DMCudF9@47A9wt)t6K_j%^
z-ri;wul#gUJvJw24X77+?i{Q3BIeXOr>PfCo;*2m=E}8eb1$C!(=UCe#me5!E-w4p
z8cvfRaxyYgmN@kH|GfYF=#isGS1wrKFkL@BuH>duQBl!@zaP(8zn}5HGIn3h&91Jl
zX)(vn*jwJccu{bZP0)_#Px(2WzRu???YsV(cgjqztxOLS*BturohdVubN{Vd_4j|)
zIzN+t{9bU<?A>2pF}!^F(#yx^%7Ft7yLRt>Z`HQ+!}r&jd3k(y7H`-P5E~l{8Vvv~
zo?W$a<;B<Q_vd}CZ_B&CPq+WL@Fw+BPft%TeR4vuyR#D%9EaQFC+Rob-jW%7<NqJ~
z<)8`m*=D&xVPRnpV(J5~-`e$|IqvS=yPz7^&CTtEfYucY(7LxjiWd%FyLxr0ar(K4
zprA>7G8O`xzJO+>4sp#pP<QLhvnx&W-s*0&%n07G>=mdul3<!(kd>7M?uOORx|yGr
z<_5}E|Nhk-J$f|r>Z;JjT47<~s>i+NYj*FBmNw73a@pVhtz3yd-}>vj6Ao1s6a=K7
zn`3zLd*`d&v4`&mCstKeojdX=sEXTT-}TBzM>xB?x-Q+@Tm5{>E-yd7YoHY@#eT>8
z<+uNIY~TO01hgu7cKs&{MMcN#>+7yUyC9!u&#m4Y7rVbM_ISVi|A@`gu3o(w78;uR
zui!Aqf&Yra{&C(sbH>NqI*$9@M*~B{g^!Q->uc0M-Cp~<?D~}}A{?hwRxVm}C^RJG
z%+G&ImM?$(;9xUoP~+9BS3#hKDfjlQ%)Px$x6;kl*f@CR%$cAi1EHZ)f6iZC>}Q^L
z=fdyz`{h4X{)~^Vt=;SE=f}3KysYe1yZxVqXX7P>L`9cw*<w<;_nzf_`;*tVKYd&m
z@APrH)9Q8W%<3B+g4PT^KHks1E&s-bgP!}?ZXEpUI;YsG{N0@1zCJB``}mhHUwZG`
zKQr_5v$KAa`ed!QJ^1~0&gHey+rNCfov;6M>+z#USMJ#pQ(9Wu`2E4Xz16XGb^C7J
zzFqq3OXlwf&HOoEUtI;wb*j9~|Mx8a&HDep*1x^5(0N<l-Ce8?53$SFEC9uQR@N%J
z?>o=$tmdqIH}$`5OmJ}W!M`EPmM;$t4NX0G{Ev>LwDjeRi`~zj`SRtmf4i<H2LnUH
zhPdnQsy&aMW{b(aDR25`qxsT({*eWBd|$jy2`yd3z_3Gq$^ov!ufM)JHC208(bF!_
z7_Y5u?B&asr6eRK9Df{GQnKaS+uP5ZPW$%u_p=}BgsfL?ohwrN^=kOtzb0JYtM>jn
zSH3SfGBVQ3)AQnq6CJ;P|9(0rI5qX@qTa@4(837Ne5`-{ui(?CPJvbjsi~=bIjUdx
zah>pV&@j-)kA=B6H>sw~T=wZx5opwV@nUCCJ3xJ2g;K%UO`D9$UtiO;uK%~k)XYrF
z%q)zVnfceN@cpkAEn2iC`?{XFiAjpAtn9CQ-}j}@oH-NJM80xmN>x>riLI^dk0t;A
zeyZBLYVF$4*x0$Cfw7e<SI(L_^Wxjv+fD84)?K=E>3~+_rAtAed91l}=l=S(eSfZ`
zq$DU0*4OV(N=lkCVZwr+j$JCc(c65Yx963DMvKJbYc8gyq^#Jq$>>SNrcIl+Bp>Iy
ze*OA#=XSoE=jK}9-TTe?259WB<i&)mSFf(zxbb38P>>0DHBIM+ze-+SULm2OOAj7&
zto?oa{<bY!wm9runR<F!>znr*3Lm?D|M&a-?dtb?(@jlHK}FAp4;$Rv+}>$MM68-K
zM+P)H4%#09TEc$%+&R8I?|=XL^<)nBmx2@L&x7_q=*8|@^1lB6@34S?1v_?F{H)%y
zWXX~jC)MZgdEWVxSK4gF`t|<T*T-L%&fk*=D%|}2ub(;7Q&nAUYH7K1$yL6Ca+Oa6
zuV1<(q){&>FTcK-oqyNFiGsd<ep<S^x&fE6-`?6<e2zEt(CXEzPpf2RWO&^F`>y=(
zzrCBQzGl6>z5RW1tFWb|Wz_DnwNg@2Uw*w_fBV!_ZO}TqbLaee`}?)k)!koTTl?E$
zdxgfTRjYDpYGN*4yjb;q?{_D=#aCB{pO3uA#=y|fZ}EKHtec6R=g;T;@-_Y){QS<3
zH(3+nxvc)=&n;ePuiI8_6s^_uftjJ<w+n;Nv0bIFMa0FQM@2=g*}gqoR(9XK_>Uhy
zYU%1;RqnUhlrYK4%&hDr<B`8pj)E3umy~QNDk_R`c5c4AtJM3P<<g}~Gfz*`UAJdX
z%|T1;ur&ceL6@2~Ma(wKouqR8#*GYSX6CN$?&zRQg?f&M^=u3K42|F3+<Y7~uG`ku
zW@2I@67e%IDr(irm73x4@%iQN?gaYy^cWc#F-?B^?~`qBZ!c)588r02AKX4Yb?Q`5
zV&cNj(^pQaSuOPG^XJ3gN<IAizSY07H@F7c=F!r^a(7SV<z2gXgBHX5_)!6B5Z~UG
zt5<QzQc=-y{_i`_@4URceC^)7v2*9n_44rvadmComUs7+UfiCH=H_Na=?VEaH@Sj_
zeIECkzv)z;SFm*HQblLh=X0c_r9s6Gc)or?is8<kJFO}{EU+$rH|OiOZ&@`pF_My!
zRbMW;$EKw%TeW)i+5L|W>zkQ{fwm-7|Nr}a?dHwFwY9aNoDNFqZM@PYPfko^ZI0cZ
zH#aFcIkvQP>)oBj?#<23r_P<b_U-NM*s`*1pf$+{pH5QIw6(qa^!fAKd%xV{*p_-)
zY;DBGL$SL`PVU;Z>&orhtCuWMdHVeM>OFgE&SkZO)+xMslXLaz)tUQ`gw)jR`B(q#
zosHeQU4DOlyf#jMcEWVB&!m$V%`&UxFED3hY6jdY>e`^t)UZoSOK$b+jraati!BW=
z6A!=g^+u?;xL{yFpk`1M*OW`sE@@{@ewOntyU3?+=kw3MA6ri@R&!s!<>}`dn_n45
zpKa~#XB*u=|ND34esSHXBd@NmR=4>&f7&#+y1IW$T#vR2fYwr<n{D1NtnSxw?wp^L
zl$60tpC!wd1w}=j^2v@k5^Rure_t$UMZ=?6+3P0yEf?N>*KV1v+hW1R7cHKCS|;sN
zY9VtuD?KkyFEcZf^L%y#ue6y*`{9EhA0KyhZVr>bl(ca}&CjB+^>Mn#&!-zmoH&0z
zeb>r$Mn*;{b#?nB;*(YCZ2h;&e*9~=OQ1R`YSx+a=jWF!@$>TP;;Pf=TBOmn$miXC
z3C@O;#aA!<;EJm4`7vFe^Uv|0`LjTB8mC+y#XNaCKlkj}v*#JN&pDfVEZEX_x$&o(
zPPfG_i!Wwg?+Os=c3T{L&6iO(K(N<sav7I8XobMH_xJU6#JG<hJ$mV7Ns`e_4z}i!
zl9G;Jzp9uT8Ny>rug-XI?q%2Vb+bIJ{h!BhwI6=*^;e7IT<*pxlL{<q9Ah^>{`&3P
zrsC&*7w_Knjf<0GWo0$8`=u<wbLsy5^A8>@*fF8IboF^fS4nS<jThgRy`TBE4CI?r
zJC#~27}j+Dm16zJbjK=d((@%#-dnuq4Hj_?6mj)*V093AYQxd$bmhvG3l}aZ?1|HF
zbV#VU;u#n?QAblVQ1(QAaFExl*RNNuT`RhF?b_s^RWr|~6%`lX+?0BH>37Gq8q+mI
z83ILI1NBOsIzkUfJ1kP~-E+W8Gxcv}?i6r<c?oGTEYj#IV(fHVe0Xton$<0jz$rJE
zGbwZ}(l~XyQQ(p70ey+tVYm73s4cx?sNEX`b(w9^I*_i5FH4q(Dtmye5OEDWC$9Na
z*r`MKKzd`)1C0;sgHBD}eA@`*mB1+*Ll|73%0yfPr$|l=+Q)jw{Px=buz@qrT$wsw
z6s!`=hpN;w0=o|EQgGyh15MSP)d5)*n7#AK3Wg3;g<Xp@rprM54^{#-ROIQT#bE!z
zO$0Myicnk#(J{rlFL9f6f#Rp%f46MgmSiHOsiEOv;agm6d@y0coH;UU!d|z0XJ=!3
z@#c++sp-@;YjhZH-M;<u<x53l<H>X8%#qx_dfmFbQ<-PdjPth74$yG%_2p&Y7SnN9
zKHKV=X#VGlu+^nL)sJu6P2ID{CMYO~;l<0B3%74CKUI0@(xn2cxeP4Lj<aUZUOwk|
zf<Zt;gvHa6#k@Q`0nyRk{{H<PE=o6Y%szeooLX0B=hU&}^VY3fFJ8H#@~6&TZ8GQf
z+qN%loSmIb%*`*~zkmL~frbmOzow+8pRWA;EYU<N{mQeH+ZV4~adC8HEZbds>vL#m
zXyV3*N%QUp-`rcheZ{I(NvEgj7M+`8xqK^6gZaG*=P6UC7M|AKeqzs_J(uIoRRno~
zR>=u=y6kwr@As3G<6nGSl>}$ap8fLm>%*_Vc4e4&MMce;W1P+>DJhwrYil>Zf7>=Q
z9Wm~mJ9kd@(_Xq{^XAEYeSB=}?5-9v$8yXj&z!0G`O_z%y0p^L(u?=+_aA<!U~6mp
za+9=_RELX_h?rQC!3ujta8!X(0VsX8dVh^mU2ys3jh)5I87kga-`74~{>fEI@ZYcN
z`@1|;4&B<C{q)pSZFQZ;KR!Nw^y1>;n9{4EMsf@**R2y%_nVXO@zK#IPoA8Zxh?zo
zxw%fKPNtteckbD@+xgS&=J#KZtM+A>GHse)cI?}?Z{OV7n(gFY7#JuRy**Dh?%3<~
z`}KbP`n4?P-V49CuU=&pJ~=T_^Lga163y4w)=p-KTR(kzTvg_&dD*ki9^3o<p7q<m
zkzrxS{{8*!Y9a+1Q=aR0{K5r+<9)KA=0wiTO|Hk7%?pFP%HG}4JjTATPtI2B)2B~2
zc9pJ{k-u<bb9(=Z6)O_{7+M!TYPqpJU;cV*`COa33@$O1l{+oU-bh4m%b9qYx8cjT
zZ=0&W=LLp@xHvi<>^XmUv#L~YP;9JkRMf30vcHV4-nw<_zyXHS({yK>EGS(zYu2oa
zmrJL+XoyJtpJq|;03`AFl=ga?#|%CiB9DGPpD%v*?%gNPpBG>DHCMIGGc`5c^Yhv4
zMf>;LU%bt9;Azpunx93M`S<obG}qG7a&dKK4Ua9II!A}$(<$xs9Q*H|-+lk@yUh8;
z$Whj1Bpt$_!Z`V)OIVoL+_`hNY~Mb4{(SpqfBX9QlqPa8=<4bwJv}v5*h)D%I+`(8
z#3d##Z{3ujt~+<`7{4ls+nm<xW47pU(nf{^6RF588G;A4xYaZ4xSN-^>!sSwTer0M
z<n4U?{P<Rft)28SwQqaMNuf7o)t7QTeSLj*^qsW2`}p7@P;)h6W0LEo$~2=%i`K2{
z1EuX7Ic8@0_jF?Q#2K2KoA>;BwR+LYm7RBYmv`sh-qss=e|G*p%~!8p6<EluiQev)
zmXdPe{{8cy=*-U6Ucdj}t{Yo2FVCpl6Q{p&<;p43rg<&D?3tDIs$jv=l`A`Ct;;%g
zzuT34Z0?D-Z{L3T{{8Ze8yb%m*DNzKFmNa@H<#;ge|)@u{_c(gJaeo{x%S^bzbW<f
zxnCT;r%rh>ZpgT}s95TOq?8m>!ox$YPo6$KdFG6d(nOBseshJ6_sK3^v!>_Eml84k
zxSCt9JJ|2<+P!=E9MAzri}vi1nd|4CnW+h?)bh3qce+SONiEvCHT25Ws~0a`Jb18~
z{pg;`&uO|0%b@wGYmr9!o79O-laI)TPv2#b>2l$GnejPmSu2H~lV^)-c?!tp#^|Xp
zyB~N?Q<T9|$=-hcxpRI|QBf{+b^m7g9on|djNwh0wXCeHhvspcR5`BJ4;3~`mMnQt
zV9^$@uc^6k$&x2M)-uy|qs>xZNp>GS)W$2FwneY|s8d~?U892o)1e$Qe~y1W+X@~!
zN&1JI#_CP)7S#?rlQA!XA;s;pitzhC`(LeE-PSC>pjYYUp32RCp6b_YN=Zw9{QdXv
z%iT^31)e^A`r>QVw%prlxn|M}-mcHRz3t@kc~xE^;o+OBzP>WdToJZ5N_F$*&Bs|5
z7#SNE?!Nnpzy3$_i&w7}EnC*+qTHeO`IPp0pKO+M8KtGApp%xGIBJfBhJ|q{vT%#(
zSgbzH%hr75`t`>}JI`ftt#XOc6aRjv_<W0?v)**?S!dHgtq3hGts{?)cKiR{RsZ+v
zb=Tx%<>Ke(mhRhU_p;>a)2CCWPfs?Qx#Qz8>Em<m7rMH-7QMZ-H6$#IkG&IG;TV5k
zovd`3!+c@#R)HN1mvgo_dj$#RU;bUwDd#c!ZQ2>7)hwTL%#*fpoUrM=$>cD*CHa8-
z(Zag=?{|%grp+$<_EwzxLb3e@Rt={~O*=fSTh6zIB)rmjJAK{u$8-N4{iBgCVxh6B
zaXH5)jn_}E`0v(AfAjX|(G00OdE0Gjer)LIe<HDV=~7ovlP@Uf(8I&+FW<aLDM?SR
zuC~6IF=fx5J%)`F`}+89-MV$+^l4>l>)&&>#e1FHn0(wof=4HE(~~*tUMD^J{F7mA
z*r^J)#e%D^f=Zl)0T~tym#$oKv5;A|Vns*AhvY9dpio(~s3~~4-^P-cmmYqfbhT2@
zX~O*Z^6Pgh%y{Vj{jB+Yoy8Y53@%yPO>N~CH!6P@!x_bp|NY(F^tb*`E?f{uO-)sj
z<2iHc6sW*33Y^=y<KRJ1T?wk8Bl?x3dV@kkU2ALia<DK(tPSJh;!4TN(vs_MZ)$2X
zJb3hCR(5u$i;_;vj)F6FvNAGDmMv@Bvc=@tnVHVDwYFQgZe6s0zkK)6Lw|mLPWALW
z*|V*76N9%+g@u8E!Q#}uu&^*Uo7^~0&(1aL*ZWu8aat(A&MzmzFxxEGOX5$*<(DOg
zPg}oj>kW>MwtiYRZORm%9d(fS)hqK4={8Aj(3fVN?=XSM!1dar;{0vb*PofSJ=y+6
z<OJ;pMh_UL6+C*G{OIBC>8I~*zPq9&PE2#jM~*7HGcW$xls*uBnq(~h!${5USlvg)
zbra5?D{Iy()nb_B;^)U#wRhgSb$U(<FBHsL>Y?J~?#_Pn=+WdRmBrRF(NR$>8IDsf
zp3ce5eR`mg`B9hlx(Uy%7??KH|F4@kY0{xds@_+^AIvy&#;2;f+Op_L$BDCNWhZ-`
zdH>zm#H8hHnzZqx!;e35G^8w!-L!dgs;g`3i&w8^l^Gm<|DD-qmXprRi*rw0)^*A?
znrSd|OZ$aMSK2IeO-)T7J)It(R>Ir!?ORz^cJ|TS?RV8KUlOu!2#t;Hol@j9foY4v
z)o*Waw;q4Y=&=6!<%<^&zBu=P$`p~AIt)R9fr>nA%pfns^)J^sed^Ss6BCt7%KBsr
zZ``<{u_tc*o<E;XFW>!hG8YRI11Gc1<%<_C9N1U;+a)nk@%8of)8D>*>$!aG>eb2;
zJd>tQJzCOz>G=8f%@3cPoV;k|%FIikU2;pf8o;Grk!Izu6*JN=eU{naQtF^}N;T2Y
z>ff)~MISHho_6a0+_%SiHu^6~Ot+r2I&HUR*P=P5k}rPh=6AJ6DF092CS9x<%s4^i
zOO>sqrRA0_TQ1zY=eH-KG(BB?q6f?N+q$uO;#PC}u3fukSnBXdbJLx?@0OXfk3aUj
z@iEs#%JbU88a)$p^T%JSChwa+efseqR~+{4-P@zDViy$^b*sg}Swm!2iCptRhs4B(
zTW;;C`kDo*>1NHI{qyeoI(1Nq_WbPZc7Y~Pi^W4Ta(mw08M8z_=K6SgdP=P6=vSMW
z6W=4&>(<$S%frm;Nm5{Rw6~`x=jmy>lO-i3dHDD?mA{X>c<0WUdA8Lqi<0gJd1+~D
zw;oOMyb<~T(`kL~{^QPpfr8;Ng{?mR{_b9$?(XdDd@=%)S($e2-u?2`t3_M3m}KV8
zShr5^O_?=lRH3!C)kR70)$7+ccbBiXsQIxWVq4D5mZopZ7q46A$FMx~!QICnHxxhj
zdstwx<KM5>%hyc2bnBK@!^86{jURrjaEXnLy>uXE&%cWqAj2LOR2+Kk-Y+Mr?l<Sa
z+cM*uD<Ju3O842z$6K9W-PBu9vhDUFjZ=}SEOozLFJAQWuJ#k}&37ew1tcn%LOwVL
z>NzqU<gfIeve|2&;qBg?AuAb9sDMfXZ}0Amygadwhwd)!o-NJ8wrTU`_TadeC00%g
z1?JA3dn3o}(&h8Mzm7hiSFM+rp8;w5+2${{{r3L8edhW%y4&w4xr;ZluUNlcJyJ@(
zVX61@O?h{Bajxu+t9rR~$>$q6X7BcXzn7U??&ik!zUI00(>_^im+)}$-DPius=vKC
zn6~-h=btw=rFQFRX-OIT*OWMK^85JX^<sBNpJxvaHYa6dbi8?!bL{>6?z30J<8|G|
zf1EpUBH{D1v!6QE=LwuWdzOcX$6()y>gsCixb@RhPfs)4m%M-L)~U~)rCqvwdFR76
z={ENl9EzZ9yzky5%gRqrrW`%LdGqF-Pp3scd7<#=(o*l0Yt}5;y?ge&dGn0lt$F|I
z)uK(Cgy#Ak-;{bft;Cm)j}NqmI?-t6ja{X$w=@}kOnUS3<;(P%zu}>wfuW(Mi_;}^
zr*(dPHf#3ml`B>p$lLC(-LV*wn*?_*)A-xCo{u%#dw1J6p8YGXN1oUe$J=0k$8G+8
zp52*tr(^C5F|<d?PiyqJZkc;y(Hs2<iE*m4e$SuQTkAhL`~I;zJ^USw38tyC@w=87
zGfR}LTvPae`-j$9Wxj&!4A8Xz7MK3b47{yX5OFQZ{5-p+B$w%>$Mzm7uV(K(=65h_
z&f%^(?korXJ^OxQ#hiP4pWU1^u}Ct_`C7~M!xtTGoU6}gM<0uR^~*iTx7+pigR;o$
zpEnn8;$vi+J5S!eHb!S>b?2PFuY}llitl*3XPxn9zmDtIra5wyH@s(YsXFdA{eQ=S
zD#<Ul>MwuX`!enAzcz)xX)mhfqV{PCvRzo3_1?8=*?qUySu;K-J6>U*Dy{y%##pq$
zz;TDLQo6o2TU*YFJ<h)^1Gw+Wrsv-*tc+)R&d##;yyNBN=l(w5k;}W}zNUew;}!0I
zMxN*2D@@s=|Ey`@=7!kc);|C9EY8oLn|`3<$!>*fu?(Fi`kq=0Mx7OW|1Xw0L`6rp
z-p!MLcjfHq(~I}+mF++7Tvqn2An?n}zJDEVi{ISZs-1ZL!6a30H5LH|F`Wp5WgE)o
zTz+Y@Ui>6T(D&h#S+lGjnr^@CYcpetN7%I^`jH!zUU)vAdGhkFAg?}od%az|cSr84
zv8>uV@71fUs;Vjhr-1Nq^-rHZ9V@XqKEJ|$%Xvp>U6ZO^C$C()R`leAV2_*f_1N;e
zuKyQK)7U%tWD2O&*w)5oWo4zt;_&F`c41aczqwYbAjc?7e)~RU(M64`SFbKvzT98x
zz=o)`obCaZGJLys@0OI2nRBt~xU`JSlcVDCA{R5Jl)k=pawdzD^Fjg8@Eu3{;X75Y
z*IxFM6qT<Pv=?`O{p!`D1C7kWcFAkPv}c>;&MM&H;^sbi`m}ddo}5*QhmYtRX$gr0
zP{(ii<-)_f<~|xi>miBPu=~`9&Ee1N-%W6-Tv*llhChVKK>zXIn0eos882M;t^Lh(
zzx%8&d|a2`vpvZ8o&Hc}dU#pXI<a?GqF?gQW0-d=Z<c@Jue&9`zXe|_%)4%T`&pWe
zN8+#D8n1tR`cQuJ%ao@vksp?LnCr_L=c>F)PQP1q^R<1=z1x<uYPG*URBqn?v+?u3
ze@oZpbCkcz6^{GP*7w=z>!r^{@~=0=p5JxoepkSf_WdEfSM<+pic^l+md)96J3Yp~
zSdB$Q_@Uhc@#k5x#vfWg?>n~BpQGgQyT>U4yXu*H=TA7?IAIEFLNu>)`|^4lpQ8zS
z*P7TFu7z&MnBSlwbH)Gvj90;16+B9$zJE|XpV>GoSbkE;-|t((4VSL@?)-0m*7w^B
z%`Cz+CJJv>o+G%|IYE!@apj3s0Uu%=&)x5>4}I{<WXjaIAGHx~=2P~qknKOrXSulH
z)|=f;=8>nRzMU^~)^pWjFyd@K+;}tR*yE1^T&)*gf8DZud;dyZgI#<cWo2cTe#xJ7
zS$uKH%elw;T{@!o*X^B?_qM$_^WmXZqsZ8vlo&m6?XWd7F4}BlIMMUW6I4Wky7X(J
zwtB6L+RD{%b#?gV8#hi!=kHNmwQALickjfu->>^!z+O`mug+a?#JYL8l^QQE@0(j&
zy+NIXyt}iu*d1G{Aor!C->0K{xpDE%7*6hv<F6;HaLx05dSzwskH2+cYa$Ax7W2AY
z|7jU(H@|=XpQrjs1qBmQPfr6iT34n^J^k?T@S^3*+jXP2oq2Jq>-y)8>#~x%0vs3a
z+_8E1HKlRppFcG_b8c>0^4hBE%Znw8=N@`!pug|OA`TWN&`_%ySC$sIdmM9Skx{}m
zPG%<ArG5V0+oSB2SgpL~&Y$%`b<6GT^Ov7K+EVST_+`n9VuKf#KeS45`oB0J9MO~a
z<<Oyk6%$v;{I)&6=DgC;8K)CIh&+7ZGe1piiA0g1^qdx@+8>ACx~Ny4xSKV{+2WSJ
z!6n;=w$11I&YFnVujqAI99?p#=Wd9T#-(okJ4T1gjzwwnfONjd;c1oXbZHmzb?tnd
ztfa+!<=Y>VZF$1d-T#zyjxpV0k6X0udArbo%$o{bviyk`dTVE#UUB|Fmd*k3EVUU6
zF8gpWhb1cpxqWDjp0L=;lGSR>GE0sxJZ-Oz?=g?-a;!daQ9f_(hj}+A^u|Sagk8P0
zq<lis2}P~LKMtMs{C4!_WpRz=SAQ>mc%S)V-{p4<Tcx@=+}SzZY=rM!<}^0DEaNn>
z?$1Lrheg6}KEHg9eP8*0o&O(&g?<tnXLfbE)bg}Ssh=^Qb=G8hz>@q!g<>zZ6#LF^
z)4$>}qp{rRHsgftM`{#)^4{9{tWt*UyT=)CmYe*IpX&_7x&87kS^bihoAe?_*u8Cu
z4okA$k5gNhe`*cn7I0}_@bdDcYwI14a35k=_GjYHGaLVHbFk%@E0$pRtl7YM2X7l+
z<D7@KyA8!lqFxp8MBcJGB-imJbNx)NgPVM^yVvtDoebXK|DeL4Y@=7MZD#bs_xj53
zqo-x&@?UAX$F^;&Ku+VqTII_#J}IWI6nikiG56L%^W|~dQ#B)!YE$<mN8NV6obGgM
z>#cqA6|y`VMcz2KH@rCV)KWgd;>W|EswFmBid=o{EHB?n%=DX~@Kx&Vjh5Ys9~fA&
z-0u1Bb(@{`VuRR(4Y7;|gCEoeR^KmUeQ|lq^*^Dvvfa!hra71}Ft5*AFF9vImF|pZ
zPAf$B=w}?~-IAQ4*H$on+uLhbZ=I04eJk+o4VH_H5;vFw=a<P`+SZUdu}tpUeztv!
z7hfygyDh$|j$N~R>*I_2t6x1XFnhU!Glbzu%#6QrU$|!oFm1o>8yhRTcJ103XP-U%
zCI2z=(a}rMQBg;_M72|Dwwx$&Z+P*w>fMgVeJ%AfkK0?WpEJ`z;lRe^;|5Z_$xK>K
z99>;qC(fRodfw)9&xZ<|D_5=rM6Fu-x%c`Hk83Zb>wnqV#VVDSmL5LXuN%EhMdoI)
zW+!|9lN}SQO-)T(4nJ%;dft(n<ItDx-Th&ak(wn|cRv))UTN%m(Zs;uz_+)zUE|~B
zy{GFvJ*B;V&d0Nke`G+Lgw##c_UT7QMOFOyc%1bBGrx^OtH9x{^;T9^px*uQHP_#k
zeSXl)&$s{D?c1m2|Nl5%JgxuL*6VS?a{cY9-qYrM+Xxxh-Z{b3$&Eo%`OMjh37^ib
zpOhNge>bFSieQU`<kZ<&aR+)oZxy_-fBlIG3q9mpUw+@9^jt8}RP5L^@ue%@XWq-G
z+RifL{U3|&&HHqMc%pQ77L-hIUdw;_*S+I~QR|b|{(i1>bx%gcy<6|*7p!>uILL2t
zaKQS_ANpF~9$Fw>`9MSB<-$FWS8v+&o1GzN)^6_|IoB^esckFyY!q~sdxDWu<nie#
zuGh;MHb{JqeEqNW#K!vud**y=lzo$3*U!^peSuSX`cpf#E@S%!fm`Lj7X~P^N872~
zW{YEZAlq%#8ae-HHt+UR*Z$c*-V%58>*sG=n#zB^?QmogNw1r*bX~oe=Egp2P30@!
z{!G~(WpDM&I=}C4)ul7tmREm!Gd(;PA$>QZC#rYPx`oqIz5f@xq;{yiH{NvV^NE5B
z>R0!4Xn&Fy=R56jJTm$IWtoi1`8_V}7dVBzH~$YjQ(h<2?6=#Uzs0(8@5i~DvR{;T
z8QUM}n)9Axv0d_yiqMkU;CV0pm@%yWT&L3|%YV`Ehf&qUrpv3Q7Or^vkCQ#xUWd`A
zN<I5?z2cpf+nJ6uF(l{C+8w+j=Q{6yxv7q?s{c>l9%Zk!v}c3KZ|S7Y*Q>Yi?s52j
zq3)Tr{IXrYe{WLxy!cQ~LE(a*dpGU-UdXU+{`Xx4QP&IC{FQI(&s5sG&spa6k3%iL
zXZ04(6W{qw+Vb8{-pG3&OIt1!U!Syr;YQ$QuWvv2Hx`~No0xsyZS!~jC9}jQq{a29
zcvT+1{-pC<K2w6(j);k$J7!F-yZ@omNMOywfY*nM9?yB}blaToU7S{{%BlR*UyEuV
zzIUy=^;YKnpY&7K`?OfCrak}Dtx;MhG}qvGpFey1EjvBw-}BfKia**t+z{iKd_TV+
z;#z{SsB-EI<+t_vt8Mxj17`eNccXNrZHHFprB{D1Pg`RByry%Lk*Cd@KN2@|U;dJ8
zIPzQl?aQj)RVQ}vR?TZY^j|3D9^=~kP1E$fOT;wlq9(|lz9IUx`9k*G4_CK){rboA
z^S)rpUVf{6{BQd`y5@K0F65hb^~k(?=O;X=^PKSe=f=03W)4@)I`=32x^3|MdDE1L
zSMUDhbAQ^;dv^ZhEq|>=Y_v}NY}xkC;{5+ZEBQ}oGV5Nu8YQ4)#j&@Z;dpJ7!;<&<
z%GZ5PzGr<V^rD{i&Fd|H87}-fAN5PW;gW3A6xZbGwj0D(Z9CDjIJ!mdnVnw29rJHr
z->EPB$GG<HHtocJ@~mw?R!n?x!c1<H$D)6or_a_!-2UF2@AUWglY$8;FFKaIR=;(A
znbTVtk4THGV;Uy4ahLwRzqS6TfA(wHnqX;J5&OpI{hYe-6I1T!p7^^)EXJa8?Kb{T
z`?OB{<0$#h#TGYpN$%BYi?=)P5a;33{Smm;)u@DH&imFq>p9!_n!hx^)ynv5_N2CO
zNu=ueENwmQX(u$M{0p71$$|Tb<eXb|Ie(@sd2Fbg5dKHHk;nPh<S2s`|3zQSpJDoV
z&ZJfAZtOJLEMuJS{4v4Z+q=7i-P}#w^xEsMJ7V;1-M-!ax_-&><;Hifm^yLH@k>8c
zKe=>;w(<4bx4l(_4yJ8ZeUo55)93KwJR7<5AHsWjdU!YuEG%Yx$ac3$4cessN?S_{
zG>2j!)qAJr^I4;LQE!99?yEn}b`A*(<7z%=kS209<70@Yv9GhKg@s3Pu`w$vE9dLL
zIoW&n?gdQ-FWSC+`qkCpr%PX7n|n=T%9=GgmgVnaK7IbI{-?WtiNWl%hu0r{`uw@~
z1-FAe{8u;?4QBcz|C_7*^y$-(@bJl#CmS!E)(@V$JGE3vs`mwB)UW?7ap?<>d<^uG
zoiDg>#q@Iv!`0?qPn&gm>Q8@;)f*cQ=hmy=&#2nI=FKm2pQ^XJ<2oN7j+ys+hQZ6Z
zbKX=<Ih;FxlI_0j8zjA5x)j@cU2nHuwP>&P{eCL8RC?+4c)!la%4bghxShFue{F)g
z`z<?Nev|$F*Gm3#OtzbR`m>yH+Tj~tv@Ey1e)&yy!S#9(#V<Oge>Y!vy{6&8t3&o3
zGQWAJl-K$03#o3+`Sfp^%x_+u^1s~-5tIIw20r>>@Xv!ie_KsJSoOaCs}U!D9ZGMr
zp0OO%_gsC~UQn%;Eq`lW$h+)a;bEorZZ;A|QJ&9^vpAG~|K7g8`InRKkHb;tel1;B
zFZ4d*imKVUn|fj?e{BO_s!M!aa6NKI+Bt5e%bR9_8i?iB)=r+=yj#;}|7_QD^#Tmq
z#qy%voAx(MNjzn}U$1}b|7ISST^@!z3U97U-TM3Zp#|Pc*E~M`$>a9&r4Ad;eANw{
z^6#BtZb{VoL*jXhvR{}objk8hOp9YWkh-&<tNhj4ABW#gDX)t)tNw40DE*sRbV_+m
z=)3$n2f6ou+$E<fb{X5ZSbvpGUUqtGesbsQ)ib`Fi<scTT_v(K+ke$<pQ9FQ!v&`@
zzN)IXdue#Wd+$u?uKOY%>p#zxpI`FJC1zXp%dfJFuGdR6_AR~n-(RBi7IVyN?)jp{
z#&RhdR}NhKcK+03+4~0;Y!>eNCcOT=U?*SUn#bIm*8J_}e6Q~{cYaFZwdWk}?3Js(
zF8<{5e7m7^Ow7dpEgt@o)&)w(_sv|l@cKu#KIN9ir|arPZ=IN@wC>FRsT-uaE$)2N
ze7oyS4a;K1(r?8-z0~G?*nD)iv-C{Hgxgbow3$EWj{2bdsCC)?=_WQR6NQaMdAQ57
zWv?@MWc=8$<l*5-EBI^LReI$ohvZGTa!*t84*N2t6F+kvmA*FKy5Pu*dN%egwcdQ&
zcYk&d_^s#pzWBiocj=D;Umed{t6tsiaY$}$vF&Tc+^W~BHl8+~-m~Vsr1am5zhx@w
zmd%|nxxKkAX&ZNo;H>=$?b$6m><mA}UH4bLYVO&mKlRETMb7f<gOk2U3%}pIhCl1z
zv;y-vcT_AZ*IvszzITG?@92Op$+{ed8^l-TO)#k`dG-7Aj|`#r-98eEkL*|ejsFm<
z`@`^q)|9CpujHpJXl{Dn!!q;Hp|=IE@>OeZC%^66s=IG}ka?4#KetQDJ<Ct?&M|$i
zQ@ya<>FCr+%6^`&udA}D@7Qno?MC#p%-`2`Gdq<|npNJH^Zev%RrPBgO}YU;W{CaC
z_&4WC#=Ip(d#}CwQ!n_!?W-aubA<kNx7k1Xe0QEc*ZAgU#LL@_QjA8e73#^+(b8&@
zJ#XY}<9u0pCvSUBZm#Ilr%ydJ^?x0@Hhon^ZOg%fj!UL+&i~P0E;rj}nc?CZ2Wxhr
z&gHhJ&z_b2%<k%S5;P&#Cu7-kH!uD6wp=4)<IihyPPh7ad4^9n`(wNBy#u#UNm*G?
zRMf03dEKX<P6`bTU9@gp-XRY*2}wnxxYAP7pi`dR^XG#PxV^E_x#jRfPS=O&SqGa~
zbs{z>JT%*~b?e9F_J2Js=K7iC-?K@Z)zrjv>C&YSReRsu-tM1sW5dHe@7uR+GrL#u
zm^X226ll0D<YF;+1%qDX$Mu%I_u^0H+-BQ&;b&yxg{47HD|=R2eGlf@d05$H)0*oY
zeFvwfIN$$&a#No^vw{9&XQl<qez(hH{;%c?c=~hR7Afu%Tkm%S&Oev1L2Pv<U)W`t
zKM%_;Mfz=fYZZ9=^JUHb%x;V9zM1cLPrJQN_3|buPZ3X%M!wxEXE;<W2{_TYF8}1I
zb?zHxd+l8LWyu9j<*;PNAg|mwNj0tJ9dE7+cU3Uvs<1U!zn#l4=S`K%wXc8p6;k3}
z=^jd(<-V@=cEPMwCnI|D92N+t&6&2^_4)<vP1~LyFH(rGO|x3PQK0-)ZprU&m)}aC
zlo6Wh_|5EJZ_Mof#fj!qlddcUHEGt>&W?EShsQemy65gpyRc-zgB|RP?V59LFMAjg
zr}z8ooEN{+pQY~MZ%}?azc;tL%!lWfiCB8AXTyTr2dsW2b=(ahpC?5mJo3AE;rr`{
z$wjNaPnXH5^mx_MX)RXWI!$iPjDHV2xh}tFe6aRf|B1Bs?@xL}DtgPv%YAPB6>wX9
z$>kzZzt>egyLbfqstjM`-0)RhtiCuqgTGq({iH?@^{T{!Njej_H`^)4e0#k?s$0Wr
zzqo)&<$Osw-N`+k?+>ID^8CMN_u)~`>%5RExrypl`#Y~%v`33w$!27qTsAi)@;dW|
z?Jx6gKCb3=2>V_$zo4W+?S1}}J!kfd3cg&v=yUvJz58>2ox5TBIsQt?e-4LdH@0)M
zr}DnLa{I;S{w1th?|;l%^X{Lbq~`REOP@@*@LFeyM3HdJbnBGG-@`Yp`K;|EebZ>Q
zYv=O#FJEdpmiJy#uY6&yYnHL>arK3NE4~#U+~26@**5tF!<WBtlfJt$3R%?~eTqAO
zc|w`;lKsKbu8AE>!_7ohBEP5QUOA9a`rT_+z3rq$*)J9>ahH~Cd2PIr;h6kZK^ca-
z{*A8_J?`qf_@jSv(ch-P#lK!uie<f@!m(JafZ;`@*QNiP%r+gE!QEHhdzY`_-2W*h
z_N>jnRWi*vzPwzpIcw#Ns(DRkb|3t?ooR8kO6+t)&-;u1&WhMQ|Du~F!xy{NtZr|v
zbM2~E-ni~cT>ihFlmz{VWq}7`j_mGmK6(E872b_+e>SQFtX}&1)NiR7&$Evn|Eunn
z`<Y+0w!Sf;Tjj4?qv19CC-w_j)84#R_^hYvJL}-mrE;I&UFzB(JtvB>`1|&)xu!>g
zT8?kmUYBou<&N2<dlwm3Ej-L~ox$_&iof#<rz@03=P<35ZNB*Vgn&%E-R$eTUwK%%
zhcKjYWoBmHcw1&8$8R;auk!OV-x+FhA1un=%xIXneB)H^?!ylcByD`~`KLwI7Y*(3
zzP}G-q@)%tT*%m9S^SJ=|GT1{8*aZXDJ#2l=Z?*@lhyslos*N5-4+-6oE6hlwJv`r
zQd(M?lA5|P_qLhk-HDvHx95YlNs5Sx#eHbKbbR>^CJk-v#ryZq|MTaM;lV>)U0q9#
zo`3x8?Cj(J{{GI)%zSuaqVkk!(~>quym<NY;f;;Si+1g*I%E^%rKP3Sax`h-0)>;}
z3yYVmTGbUESLrIj!?rE&uGaG1|4yCq`u6s=I>WpD|Nlvf*U0-Xzg+nBYWQjKxC+OR
zkPwBXBH?kBOMOgkC9h(7wmi9@V1lf58HXZ^`JIBpTh5n)%dIKhkt(kiZ+l)JG39He
zL(t{VwL9;8o$G0>Z{z$s<HcW5SIO^z6TX>?Ecx5Zu;TsScs`T;{>zS7?b*|~De(SG
zRp*6nImd(;qXd>(JYM+lD-T=tOut{+4PU0D=FHk0JcIWpPpjX>=la)wm9eV4F6VS{
zYf@seH4A<d=lMcyi?Y(zEm|MH#5pfq7I^zY%UKit?u7+D>bpEP-TT%kp858_aplVG
z2I`ONo~7K;XYebtwUUux(m400L*S5u?{|K+JLx67ZxgGpD$UG{be@*WT=^}!^>mr6
zSo7@4neqq3v*$Zbw<?TY#K^PD<jck=#e0FWF9lz!3w`5Xe&bS>Uq;PCH%^Y#h9CDj
zhOlwERe2gdQD~9tKG^G*asT$-#>bq`4PU&8u`b_!V#^vOiH{dv+dJ7TY?qjRLs{Y@
z&+-dgrx|}Si<a=dRXn|`(NdB>U`E|~h81srUYzoM*7B<V{eRE$tIYQ^dfRZ~$LA9{
z5|tM!OC}_(T5zV~WARz>JSo#(%LR3^)#hX?zm~W?E$=>~-&ebXb9%l9Oej-l%`E4-
z&=mIJLC>vX&&$iROXV5<s0+!LJLi0H-tqU$ZzHdN3wqT!w>tbkEs!I3JJNREexX~(
zSWml^pYYGf)>$AV7s{;`_gdrL!+YOk*NUC|@afdnw_f`zmvrp@E#0(dy@Ac710NSG
z_^jT!-CoXt$)O>WPsdW_LVDJ1iw*9pE0gA_tnRTZezYmcG2@G5)Y|Tk>;2sqxUH^D
z++Fmjbn)iwmHUzwZ|~sgiE@9FUOUNZd*`c=(*H3@@#-gPrYoqLT{`r+SoiI;!Yd1w
zJG?#dznOhm_=h^1L^;W+kJmQ^tZ{pF;b6q?y(e$4i!lmeNRhgeXRhu)PerJ6!u09p
z51r3EEn0Z}H75(x;ZkQkx4CoYg1RH?!+$rtdH3!aXt2d^x$(o`x1d}%`D)gVXS1@^
zM2gm}Spzz2<)!bzKR-V|{q*$o@jch>-#@?kyxr^)xz$%sZOgsA?9XGV_bPQSmrg&@
z$jt8I@6Uhq=uxA%7ynL7R8|t;*iiJ;%WZq~^2>!!r-q-J9#`eL=f|V&q=$!EQ_|8-
z?b~M;7#Z0)Ws+(3wG$T?OV!xjFDR_u8#jN$GUq$Dwq_p}>Edg3Vrf3OMD}X_zMsoJ
z{N5_v{llaC@$vrdV{UJ~zwfF1thVH4R$kt+b?f{NcvP+Y@sV}I&74o4PV3Ll68GDX
zeO)gwB&6l?%PA8*T()fAe)-a+ri&RelbJldJbit6U%q^~BWB%_)83w*iI0!<7F}N#
z3!3Nv;luA|`l!k9vCH+RpLsEN+cvXbzkf$=Okz!!@|dx*tBXr<sfwy<Yx42F&gA1l
z{1bI_bYy}fY=k-mc(N?pg;^*1x!2X%fo5IT@B6iC#hNuswrvZ0^8ESadGq?>)=zJ4
zZUzl?pYwa$_9*Aw>btwkx%c1iKbt1a$I`z&<Km+2uD{H|<;cCbtX=gQ#=&8n`424q
zHck%q%Qs8;nD&}IwetD(!l>&H{r1L+Ecwe@Y<%zZ#BKh@A~^?=3MNn7<aVIm`$AX#
zZQsuy-DjyPFirG}TM?)A_+VQF<GYs{Cu<^R@ZQ|=&Hj8g?{<#~cXn2IWVCLdEb+be
zs=RiZp1_`>tkp6ceIomN``sjXu7NsS-y+hN3RLAR+j*<{Vbn_9u-*4JN_<W}EnS_T
zc`5y4)nnO9X<CY>clG_bvfDN8mG2ZQ`-2zz&MT&}%ryv}^V5;(p`X<6I^(o|JyWKN
zEWNL<wQHa5<HgRacJ0%?zj1|k#?h^%hs5)yF$78`xWA3E+;w3$Xej-bx5lfZE4-C2
zZ({5B*N(}#lAdtkrX<g`qs!*n+r--hm<p`%-RJNARhR9M>|(cvQ`Btw@2uQDF*DLt
z;m*nVtDl|nDCy`ejuY7VZSCYW$u6<y>rd;vX4`n+=l4TP${+B`EH5tjRFXTn^H|rO
z<q})>^?y9Bx3KW}#efxwKhoP%d1IZ|Ge^zZ;jn{S()-|I;mQ0B5**i(j75)s-+g78
zpf$hqR?hrwPj>8!-K^N%yjFhFaqInkmv_mPzp{35ycK)qWCcUTa^V-Vs+jc)mpSRK
zopf$d>7H`?i4|7$YlLkd`#GM!9Cd5aNxS%jkig=(VlExOwp`@@Xr&Z-TV<coiN7{W
z;wIaicw@b6=}a$;ZG9J&!ylEptXcfaNoV@ed)=&lQTwJ;RDOK){9)dOn+*|)6}473
zu4gMNF$v2*n4|F5O?QFdinhrc*%RJMvp(B-^7%*k_Aj%yBt81bP_*aA_VqG{=0@%1
zX%3ctdg-J5q%G2u^ztIUPZs)a&XRe1OO({x{;cb3AIqKiw`0L0uFn5Eriq=|7I)!$
zdZ(gvP*SS)G4aItC9(dF2N&Pkw@HU}QPf+}j-~Uujs->k_4E#BixN<NeC_0P>D6yp
z8VtRq8I_oC)os+d+9azRKk>wdZGYB$KkCLl_kMfk)X)B`4$BrUSl}?vrZR|u^K$gd
z604%3qKwSUgAWU0wrsWD6Q?gKs@%GSjg4)^iWLi1tk6ibTC{K9zK{C7g6|*5o_+rL
z;pd-|&P|>@+gkCGOsC6-3LDSoo$SoZlHc9gd8guWZ_)dEdl&86HS5)@R}byyg{_|2
zD{X#?m0QebM*h7$l`++Cw-(*sR|{I=msFqXqb3Ym?BYF5$8*=YZ{JR~OZDlUu#+t<
zEfxM&TU`A4!+A+b$)5Ka@7}$WE6z!L^5fVu!RhgJKYOYleg6D8Gc!|?Z(W1grDwOY
z*H4v{RIb#QmXiALvqmR=U(Km29!HNJU9xQ1DNyNk?_S)OD%+bkZ?1{i83dX`t+1JA
zXd0uXy>-!~lU%Fk^Z)((_se(nidBlo^0uF^Sn=bfhNkAhr$r|hyZ3kP+GX|X_3Ov^
zoEPj?-^nxQ7Soxq*xhpO${*YK`S|$Q{~asdeOLILH@E<q(tS7Jg~<9jw~XGtue^D!
zH)h)R85wVCyA~GA<#A8Czqsiui}K!(^8crjZtsMx1z27ZwO&ZIuiZd;PLjqA2ftTl
zvwqhdKl#r6>7zI66HU)07Jp>CX!Svy$4Xl7c4-Ok-g5`1@%!HFt6;BpJ5?l>TH6=$
zIcVYavun;cuK%y`mf8Bm#`_0KKgS98*7^%it&^Fy+CX~Fo`Ag}^Ip})q&<mK6SLf}
z@a2%-tV+(XWW|FW?P2fdGkjpv@-%$1QR%s0;EXbTNzG*U7rTS=69cbJcb)t_v*w|j
zWS_0;9cc?Qn@39x{^p%w6IZv|Z)@{Q#ZUc=&Y532OV9at*wsrmFSH8s<u-h2%-LeS
z^8MeLUs`9q_&j~$yiGmQUHlzs@8umhHm#B7aI@J{^~x>s?N7$;&HGQBx>GMMsX1M^
zk1udS8GHL}J6-9${-=VT-|v+9{dLW$-xE7r+BLlP^G`7OVr#edvy#%^E#Ll2mcPo4
znfQN4#_Rij%Tj$0Jx;r_eDjH){7&mP^DOV5)#vv9a?G^f^JjdCvRZv>p8Wiadp+wH
zFa_nO#vS|ZX{sym_;P`7zNC8Q+xmHXuFQ^z|H6Lp!f%zTxvhu3ly6*|HnoS{gJ)OB
zwP*jGS{66UWc|I-Qa1lpb<DFH`2wG1`IS>$B6{+Sg2Dv)_%1#9`*zE%NvV5hg;v^&
z@b2B8rV*p=yzzCB#ubIN#}+-AEBL%wp_2X7&ww8@7JR7Q=vTL8N@(eKFDK7mmR538
zm)uwJ*vl8T#aDl>|AshkTa})GUy~Fr@qXp^QmTz|Sop!vaRHyvdyBtsKZIwQ+7#_q
z+7Q2d>D^C%d>;MUabO>x*dCn;bso2uiRQikv;N8Tj)RPn8z1=m{X1#j^W^*&36*;f
zgmCn+v#gDu|I4bIJ?f0=tq$?pwrNsXMsw{arPO*P+~?@NcOj_#=DI6P!Ljy}6c&E{
z@5!}a{X~_0%HDW|<r6s<{T1}M%d>L!fxo(r_v{&iyn97E?mpjM>mBrGi^6;Eg#A(8
zzRNaeYOehiKdVZ%P*DHNAHF&KS&RzrxuY7ZFT6Ul<*)UVIzF#|8Xv-&c(NDw*Bn3i
zx&Gw$>=mghqBjp+XPL;jmd)$(a@EiCg?GrY9pBBeFw9_jlOAi;{|d#_xR-O^vc;?d
zHL|+8yEXOn=6z|}@$=d2<$Dss*2SDWHC5aH_n}`0*zFA7R<;V%d}x-Rb8(lKmzRd7
z=FFmbyWj7tK6ZOU+1sd{Wp8guo}D~(s_En08GV2L)V$mETJPrV+uhe+yLxq=O*{Os
zz~@)UpFcl8Yiepvl<Q~Tf4~1`&asyzYIBZfZJk$kJAe1vZJy7q=l<Pa^RsB0zI}Bi
zk9qDb74zI%EE%PiRn^s!Qc{P~Hcwn}&NDT2>4ldi;5GO^Z{EC_b8AbcQ#Cu=mW5M4
zUWr;50NR~XR8%xcY+?WDvuEdinXx8*f84rw`@gd}X8ej!-JEh#Xqrx>(c;SGS@khl
zSz6)owOeEM*V+F4`}aqU-JypDV%@DhJv~dF|7hcte$vJ(y)5VW-|zSB7xID@^|pR#
zbp&r1c{=A)Yt-L`9`kkQD2Tc%+yM>A)a%^!4{4L=>1CN<bjo4Ftc3~8s(t+nu1C7;
z`TX1Ccly$6ng6ntj1<IEYdv=a=R2#P;bF^u$tyE$p@;tNS7s-kuB#Wlxvf{{)GwPL
zw-0REFQjhiGX8mJ#@4*`u<Wyi8S>2sqiQxzkyp3<uQ&Hv>7mr!eXf!5LRatFFR%~j
z^qbM)ww0mD{?4g{4buX2()X!Y?cu$6<MP(^=JzzG@7kxxb?IHgzQ>6z7mP)+9)!IA
zfAret*e|<8A}9Sc+^F(f+a-0vx`o#*?)>tUT)(k!&EL<TRyEz{n4PJY*4*uNUb!gl
z7<)^P?aH^jGU^g9mtFbkS#n56>7wGSJ^LSL{7!G*Up+0Q&c{R2bH=$$g9z`b&kc*-
z-u5uoSG>GQs(wdr+r9Y0J+J4d)O<PiE_n9SqU+mT*VRgMZ?a=O;IN_X*gka?hsxvO
zOYHBQsX4BG^iI!rrlx%kmdyvHs{XWB?ET2M^UhcOMHZi%6<C-Xv;0bGowxD+3AI*N
zisfO;=4^3i6Xa?06YS&@v~RzcRU0wu%gjTWvHsiMO1-M8J2t21cXF`zEw+DNrQi8A
z&;1eT-n8Fi^LI%rw(^O2ab5<uq^+;n78yinKWe@2-tE$!@us>f>A17YBIm=c7bkx_
ze(rI~%N2fA|D4lqnsF_E>J@Z$X-HYE`?>NOCkB@!*7c8{CuvM;j#pBj<DPGFS6Mu@
z))6$Z8}$5m=P7}C3u{@F_p&I<^_Bk-Rz25mWd3;XkHc$0rQQcqv950(7cPZJetlWg
z_}Dlp@SDBBRK;Dj>=w8FNm@#*VLu?Al@<{1t?{aNtEy2^tWcUl#NmVwS9ZMqq%ZUO
zN7ChMlax1CuV1|Q=^cBo=?5+-UN{=0<z6fBise3I=kr2c(a@L$Zr-XQc^9K@?ibcF
z_b|Gzdm(bG`j6+fEC0&;Kf@z4y`r3hY3ePTME)!L!yo;!UhCIlkmcBMYq!eJ`xm?N
z+M^b}ojvJFZqq{NTSZE?Q6FEwFp=xZ{nx~zxM9r|u9fb;wgie#l~&mqFBYMHJt+38
z4foso(<X}@*tV|iU-;IEtRELWyVcjVwQ%#cy$rSIvo+^7Z8WKzXxElK;lzfp!;3#A
z3q5CNITrJxGRWw|EQO^dDJ-4uS1fs+dGLZ=ZawR&g++5!o_}WY)@k;-etzL!>mrNP
zkmKLC{(Lig%U`*y#!7##6oy5fU6<Vd25fbGR3mUH|0<K^MMa4k;a&AB*Y18^zA@8I
z!{GdNCX0FhCvN$B`-F$wd40#}RzepzwjR$~)MGu-dY^XZudND^=hq+Gck@r>$ph;m
z{!XuKxNxcYtKDK>^DoP``TXCw@$*TJkoy`Zf6X}X1ho3${9gU6t+q1nFLy0`eR)gq
zp8DlsC2{HfTMMgRs+?cgwo*ONuiYa0Ww@RSWXIu|GHVgni&?Ax{JOqhjFpu&=kBi3
zQ~YxZEPNJS$pTH5eLiD+D95b$e(iTpMHW#}(LLX8WrHr^F4}ca)HQHQu_wnyr2T=<
z&*k@b|DQPN`}~(hJi9^;brvn=7k<%NdFVu&#olvHCQ=f9q9(#sb6Y*Wys?Rp^A8m9
z{nWD2F<n{dujlJ2FI>GY<;p}JJ5u{}!y0h==S}Uj>(cM%e6n-qU^bezOH*>LfikCh
z?(3A>tAy29c4=-;UG>#Hb<(+$H-4!WoqFq$a{12mmeXanrMC9Z&raKKt1atz*|N+y
zI;_E1(qjGf$O%SszQoMwyZC&T$e&lS-cSAppDD_FEAIDY3*#@%<$DDrJ|Fm+dGJD<
z=N0~!?*&roU0!?GznYeuouKjD=UDE9UA_;jbuKP-xYo`(Ej8-mhgY-p_VzvSZhfE@
zc2YcTx8!ssQzn<dDaET+t?J4!vC91T`68dZozAOQuO2P7S`xQ@`S$JMSFT+X>UE3U
zTlKX-YVE00UWq1BGp)<t?YzSRZc2){N{V%UaG(3`470*yc6){=OXi+V7dl`OeURTn
z?nj5WNl=<k^s<YM^D^R}F1@G6*1R>OygonbyX0j~DIc+#3-|o@tqrs^Wc}hZ_vA12
z$!T#-r^{pw_C9)kxpZ5Te0p|d`r|!v#p_&W#PO{ye#!Onq3%bcNoP0TosxNRdDhDA
zw(j5sy;m~+Ea9q~<A1ECpq9r?zWv|yg&!Ad{V05xrO-P)eYfCrEr>Tyz5g!E)w<#K
zTc6PX%nwdXRF<(QNI29Y*4+vkYG~ya=i7hn{{8;A^`M&cuA6q(qB&|Hogz;!egAUV
z>3kBOa)j0G+`uU>Pk2Oj9<EZon9=a--v7C8pT+3#$;Y3XwO%>h?#QbgYlUlzABVb?
zr^T;mkqesERLR#NvR3Z!1;w>x9Yu9Bxeh+KlvTmvpLyJAXMt;F!`4roH}j4y^<s4p
zaozcVrP;Bns)~bUi~52`TV2&wUtFZoRiqfeDBv16WqbR58R6?3vieNNZsv6_(nz1)
z@~<P|?_TeepE=u8Z$v+u?Xl0|_SpcDr!oS6ri6Yvy!mdA_smzmAtFzkl8t7bIC*m6
ziWMD;7A;zG^ci$BXsX$s?432O8uHT&J}2>XEs8l&)$*W^Tk8kohOYHY_vgP&)95O?
zX6wbvf4)pvuXL4rAh^;7$9>w1cTYcwyX=&7{F}4gHE_!2NB$h^_EdM?vAoSY)59%N
z*WPnVIdkdeyHc)!=Q>#8*v&Ra)wS(TP1z=0vNBk617xN7Iiaac-hm=d-#-7DmH3YT
z!-59uhSMrfI=U6Z|KBucm=ibkUH6<8jSt(_e$Y{|V@Y4H^y{ZELsZI?WWj^-?_$;Z
z&y_VVd%D1Y={jR{gOWmV*lpzxiu$J>*PDG&oblJn@cC>Nri%34lAE0#*}pw+?J1Dq
zx~YBZrjKvTd}j7QcPA{Gql&T-R-6y)Ca^Cdt_1C=_3ncy2d`rVPpEeloeTuU4O|t3
zp=a54Gw(pFmzSr8$;P_be#;Lh%&6Jk>ZG`2ibStlONI5deb%*g`{zHOUmv$*`SRkw
zU$4)<%w+m8S*PVdhRM8ZMotR_YHMr1d<Uo4n>jmT)?JQ@Gm%o2;q$M!n_#fuvaj4~
z9=2xTIP1Hg*RNXDwP}-4;Zf1>6Mz2HBs`fj@6?NJYPaUieDm7n`h%G=tGUn4|Nkdl
zkcVyO<38(Uwe#8!Coa0!`St2Dt82!#*Oe!7O!P=O^>W$g$`wdHTcoks^=pjk#p~CP
z=hy$f-D2D2#1W$>zI5r*qKAiCg{|bu-`r4~HGB5WO{v{;jML9mX1)*E6Q>W_OyIXX
zSTAl*#kE_Yjc_L?tGC{MJMHMvqr&(4U6d+p=4F;{o4?Yw`ddd=7nckld-=V}=RILB
zKL4!vdNtfNIQVi4U*_VACsL=!s)etMv0VHuBs?6naZJVL`Ijo&pFe-<#O^Aw&@j9;
z+22l6i1m$*7<Xl5C1{~)T1tw~YT4A()I+boJ}TPT7T-Ppa`4V~yI!YwdU7&MojUc+
z&CThDzHume`1`Ayn@_)VDQM>8$&(8r@7}#@^ZU(a;b+%hmPD)#dv<Q_>8I1<_0Fb!
z-m>kr)8mg7LTu~QHm9GL3k(gN`oVVdO`pI(!RfJOGkyI1=Wked|Np=5O18FhLGAcc
z#e3JR>0xH)^O3ZT-jKj}J*N2V&ixV4{02!<Pfb=ZoDkt*V{UD2J-pvtNwBKAIx|0i
z`QE*;6?@~>?ReD1y^s0A^Ur~SfsTQJ6C?Iid|b12`}+0$U0qx}Y|R>adh@oHO_@41
zFfg$2)@Ob`zDpM_G@MO4{I=|IfyENP<%`#@^}TZadhvq;j0-QneDdk(>GVBserQbE
z5ugFuA;HVbYhq&3agr(9)z$UI*D42T-^*98y5{EU_V)HZS~fdx(&Fi}J;KAq<@(!O
zxy99FG#`{$d3t(!TJ1lYH1or(yLsx?*3u0Q3JvF<AAbGy((T*cuCA>!?Cb5M&GV*w
zEbC7PZ{%j!5~yl7zyI7hzf-49Wn^RsfEEn9O0!tT`YoTlWy_X__y5+}gGQZ0LknMB
z(JXvEx7=&@-MVA1H{O2R!@sQOS%HP#kMnkrAaf0z;(gP;Yx&zWr|E91S~9yPOj_1{
zWG=^a1J4r*7nYtYvrcPvxTP{9ZMST?lfoaXMQi6z{(j|5S@gX;(4>^6re@B)J(W)C
z@s*X9)!*NV9`Bb=e|u}I*43-7Pp+&C22DDrq@`WD{Q3V)>-RraoqpY4f9|ev^?P3@
zr;bEvGY%t>K*#9p=&kl^?>-J+x;yH2)b8lF7p{GKzGgvbgTje8&It};J3UX_d#v_d
zt^EA+@5i6U6`l0;h*<eyPrUxW2i5Zn=Y9P9?6>W6%jYljR`ae5=~DHcwxOqoXaCmo
zXV0ce^|FC>n|5_^ojQFwdGcN9ix)30K2&dbtl+}~$E=*3BR4mvYg$@bE_hUVagl4z
z62U_c3mzP3WWI9kTHE8}{g-3Q@0zYVv}@hEK8A!_TQV6>pPgmet*WZ(n`N_c<Hm?h
zDV_1ve#?b@eSIw|KdG3Sm>kG4y9_$T`P@{eg%YLwQoU|(?(Cf0*4|$D?2P0r`}%*r
zOFPb=Jehd&=FPh6Z_2Fgemr2l^!jT?Muvl<<3Z8ylP67Tnw^_xDZ|%(_+f!w`_=!;
zT&6RW8zqPdE?Va0>D(Z5;D-9NyaEXUrncFi9?xOm<T$l*TJov{o~#Qhr7=8a47Lg(
z2YdPNi0vtR@cB$tuF9UOKTY>e2|4{RV2<YAU?S<kcqil=e@DT~31`ifN`jXcEt7uq
z@Le0j`Agf(8ulu({{1yO=kkM)(<R0Scon95Mny?=b$353v3giyrEjg@csI|zzTQ5?
zNb=C(!|s3WOiWl7U+mbhVMD|6*Jsm=qoSh?O-x)Gp1YKJd2y*s;(mYo@ZrNR-oIym
zV5w<mG-YCpo_j>ZjQH8LwY4u^y=pp|q_{KY+@nX24CXy&Nam51m3{H{t!n#W#;s9j
zCrz64$8QDmya{erbNd+jnW~q_WNobqsa(HDS6BDK>#r(Py&{8xf(}&9(ui6s#?B|R
zV8aFjov1Axd%xeSp8oYu$m**BtC^+m8XFrI{`pZDu{JD1M@&Pc>-4ni+=7a>wsTF*
z%qAU8npt4GF{0<@=Jd_mwwYbZ+FGzPM&k74Lr;qqZrmt%@ZiD6>%L!gP!Uqp*5)oO
zEX?`+?d_GTS6fe=^71jsnc=n6DK1XVy6z9?5P82<`Nt%9*qFCO>7Ge5))C`AnPRjo
zKtn)UTDo9wiIwb`G~+{u4=Yafx_I|)@49t*MOJe;`1#W_Gc%LVt-k%%Ejn8I*RNk5
z3IYli7C&aS9GmQ+;^E=Z5VyYlW{w)eoq~f83oK;#+KYQ5_w*_qZJF=b(O&S+<WtDL
zmXG2N585tFh-EYXdn^9jF5x8%lNeQ;8@@8B*6m2ru1&q4w(YN$cX?>V#5j@H0>5+|
zKZvrG#c`HS&a2>iF3iK|$&kB|vER=7w%z8|++P{1Qg>Z^$Ts2hkrX3FhNkA`^%|O+
z{gxkI7rR?SQ<HOb*jlNt=N4VeSg~uDl=n29#F;Z^*6pu+{3U+Mni+m`EE+|%!#3>L
zVG%DK8XC%AbF4RZciGQ>PHO7vkGI{<OKx}`@~@GZ9du*VdfNlSQJFV4rM`Kz5tLJI
zZf<8||I0J2<k1n%C(oZJe|vLtU+~}M{_~ejn<mEK;O)&F6%|!e^yKN&pL0#hci+{}
z*LSb1wCwd*;+vY98nGdP5wy@I+3onT43nhq@9wHh^w?1KHOuVgA8z4R!)K=xi%f;f
zq<h^M99&$EEP2%%@}hrw^wO<cMay=}ZogA>y0p4HY-LEqjsnHod#lYu!^4B?>i)IZ
zrZGvfs5jlrId*MrwEnvm2LHN=mc`F{xMIWN;{1AhduLde>t$zUDXk5A9lm|hBBt_t
zmFm)&6)X(R2OIA0E}tB?{=2rm2p6-O@&2Ga)hb3tpO*dq2Z_tWJFn@~PcBkb%1P(Z
z4A$jtKfF^*rRl@FQ@LN>?wx%@ep%Fvi8ikPC!G}7C3}D?@6&^VJRS~?<OAQ*GhhFW
zzVWPlS=2mf$vlRgJimVb4vdNMaat(g>gpQ2C}Yjam5!dCoUN^`iU0om)KOAm;%h%F
zelPR=y}h6dUe%_bo;Y*nNfjZ^Q>RX8C@C=+r=R<B(k96AooU^XW5<38Y4Y>(F5I(c
z&aGRw3LYF_l*(LEXf^l7)@*TJUf#r8TQX0aI+euL$`rL$Y`NduMO|H79x6ijSN{9+
zr$%l1Y0t$M6$}jpBO@dCZPPnvyx{ulz^Ev%l`B_zczY+iw46KVcPYcfqVN&R(xpo`
zp42!X%g0{!{+_Sja?q4OI#+AbCC(M<UghQH3<??=FIGu7NF-<E=Y!%}bE?;wS*F=R
z)#tM31g*X*(0Od%)7P(Fb#zRaIMFaoa`|P;cY8WrlsH%>7oYU;@Mv&a*l;t)t-RcP
zPup&9LjwZ`27`-F-o<rr2nq^%`1z$heE2XxYihyHm>2KfxkW}w&b26PTC`{plUllc
z<tLSuAzEi<oA<Z2v>Zq=0)@txD%*2&ES*0;JNtQU@8O3B&ds$xnP8xxsmW<+Y3ZXj
z`CyLO;<amgU%h^<uKK;gLWb|k_3Mk*uI2ss@#6=zMf-zd^seuCtt-HB>~1imgtsu)
zI=wBh$Dw5|kH?;pOuqKdoK6QC?(5ulJNw&wBmc4}34J4t|4a!-Lrx!jSg=lyg+ua1
z{P~O9Ua8+$wrl0I=Weap>+~8=rX12<zvq$hhW-$?bMtJi7fkvRmAv_8!K*8pL0VHI
zw&%^&XWZhVbnwf|%Zb}>M`mVfUcGvC;erJWiHV5?7BU*z+RaW29kQ}stuU*uuD*Ed
zR@a0H0&5~Sw^dHPp*59j<Hn6|=9b@ExNV!+moHxw)YRA*0-~e47cNv>vUF+U#YL`m
zN7qNKbxTQ6ss8<T`^z&kji*eWd{{+@bJ3zj1|}v)Or&^O+1c5r9PSR$I=U)!^`B?v
zs;aFoORQeKeCe2<uOAc?q-GMIw_UpW`#aUWas8pI!!~MjE;OCE&u_k+Z-cu0iKkmG
zUb^(?c5#oPg$y4<Lx9GSO{u461X+IEu+D5Y@6n@2Ss0Ad&PW8yExy>XZk?Wrs%r1+
z$c^>?{}uAj)`{NM;~VzV&xM1Zzx`&;u?rV2wD2e}Gc#LMf79vUsI07<JS)A`snKC)
zz@kNq9+d5ljEt1rx@}ufNy(QLMmKNX1h>FeehFV0@@8?roznV;r@eiBd3o5FCrzHb
zvFNFn{rPE6o}^s6bH`_Tc8j*A=EBM9{!Aa<SgxNw#cL^OEB?)t-hkwV7c&-I%s3YF
zdCeLfowz+Ss%L{s^TRt|3NW2#H>ztnnPi}zW~%h0aKlcW7slHkhMbp+m~(8UK=GwB
z-Lc)(#``_z9%K9S@5^Jx`=384bqOf$|8Op^bk@b(EVtJMXG<r4t`gSkKH77lb@4j+
zmlfiA&v*hJ-%=3rP!QLAn4~vD_VD$!@%sEv|4muee*XBqZQ(cHO$$G!<F0aG&5Nlg
zcy_WTHL~1YmL^jEw&CJJ`OSU`N0>BIl#ZH8ua6SqVlc4g5nsR9;lPJKYj3}J{CM__
zBgp~r%5{#nr*Sl#_jSGRw34B-TZxfDY%TBJr<0=(cTOk`w<)rl>v3yUV%eMJ^Y=XO
zPzvf=F;ko`&C175!b(>n&;0k%Ws_I9MtttS$-;1a-m1h~o2TEqtfF$~=QA6ohROR^
zrQcnyXCLeG&v~Ustgx?a`_?sYezp~!ZcAM`F+hZIV-QF1d|p}iUx{!2t@rQ$+}X;Y
z%3R0yVBX4UPu*Ij9rPFldry5$*nT_FMCzfb(VDouvwXja{F-{<+BLTJ!;O;0X+L`8
zl|6lYTrx8?fBpKUHivz|&Yd@>|M`{lbftrWgP$KCC@!BpOY7?FOjLf&67*$th?a_)
z+M=C1CEvb%JK1jHx)3eF6FWqNg`4Nilat_S<J=w^6XP>??%W+;uSG{DJ=$u!p!Ca&
zz)M+MJNo*LeR+9Ve>LyM2%f24Ps`6HZ9I@;mi+$SUJ-He_Nm(8eO%jF7}C$pQJm<(
zvit74&npTnWM<gaf@Wxsz4?4+XK_ML@611Uyeld!QZ{WY){4uE(8`}}Haqu9e%NYJ
z(DIXG5^KV=d)$=wRN7C|i7YzGw)S(SL&Dam#O=2^Kb$F7m^69v&7*Ss_iA79+CP1I
zXJ;`BLu+fRFyCv_z!W1%w|l?ywo9jNmULSz_<ql4zOyq7nTwyF+xw_4RO_n7`!y3=
zT3ZVrvx8ct7IS9z-Tvph-JzjZy#3yPpL5?o&U|UFvhl!w>9em)9;zSxz9HCl_xi<C
zrn@h(k!!uEEvO>-TlV+9O#cgO3(Na<#hF)d*<0<Kn5jFLF{^gdNgmxJ{LlNj7I$0U
z<4sC?eq_Jz`YE?3$shQCu5RY6_EjHRZGT?>8*8JygrW7Kc466rA2U*urfB|nx%Pc<
zl*hjNrIV96&d;stkbPTIe(3Mrd7mt6lCRxg;aJYr|5kU;tH*cC+|4^#gKGXBa0**%
z`|P{4vWmu?A36>DW8c=Pb2Iw;gx;Si{b=LEwLe)Hp4Camb=*IAr*F0NIZGRLj+?WE
zE(+bMjxCD3_wkp_tbZ?6=KRUE<*V8KsOxukyg=XX`}$H}Yc9++e)PjXJL2o=c?O@I
zIvH-xwy|3IX}?LL6PrNO`o3qqWhL{Oru`{mJ6o?Lz4i93kN=)c;yf)MDd2N+w$Q^Z
zJC4ms-x$=gRsa05H)sFtGJckH<7;bB*w^*bI?K#cb*j|*^ZwTHy}JMU$ZqNW`lJ#u
zo;T~BzqnuMzv1`pWl__l1@jnovT(IBNt@@%lpe0wYmk+ly|Mg#+^*m6cCWv+^0oIv
z-oL@|@%4rK_!z`L*+i@r-hQs?uuAXJH(%5=uD>i<{EEdZ&TiA%&z<MjpK^BBnrg(L
z{JE*e+u51fM2felxLE(Tf?=TF91F*<U%v*dz8bMH>1e9<{Kt<UZ>;(GDe!ZufkeTN
z4~d{l{t62Xbt5;Wgv^{Z>*8`%&=lRV&(jin7Oq>@C&I-lBqVffYVNf)kvf{1nM#Le
zh{PRsS9siYHqALTb?JT6PM4-$Y4c4Rg)YW-H8wJagoFgRyB`;AcM|SCD!{=au~R)(
zPy9=jZ3jnUVq*A}It4B+u86X-ZTC%&NmNx=7d|+^xN6lZr-%p%y>rqgpuWMMqR)^*
z_F(~o+5t7Uf6w}PU-my<xF_94z1sTz@paSc4K`nHm?_v@Q2xwZ!{=H34(%AR?ut@1
z9Y5t;ZKfM`+OQY6Fd05k5|v0cu=>&wq@ox!vB9mDb&cQTcxkRefk{_x3UD6DkiB*w
zVSj<qjp|KzpGdUL-YKBe+j8$3KO?8$axeE4I#NA`8M<>{7@Edkv$?`M@6ftu`!`FZ
zO5L6O)$zNI1Z*t;uMhX^X7^8Ze*0~{TB?b!R1oS&ERU>B-u+|C-=nD_j}&gihH-c>
ztPJ3rew%ak=^m9*vks26hoyGhZ2dEx#i_?g^x~-$o~T_HGjk-K_AZ>(q8K=rRf*Ax
zm-oW$Urg(oZ)Q5&-oREC{vbc&>;ul4=O1$4yxzXYf%BD)%)1Kq+q3_jTBB#oqS6xd
z=BJw3t*;zYU6uW&_Dx&3*{+{mv2%ey^}bl1GTB9<Cpo6NF3wzW>H6{zjdmA}=F4wC
zRPtyZaTJ&&5Vl;BC(omGp1?IGAtznV*4aA~i+EV4SUSn|Yq%<@I9ayk{H^=!uF~Ko
z^JcPTgj6R>>9ZBJPhz(}S@80O;Z~M6=_*V@k6uRKU%X{PO@{8=ij}WCmu>%=Tzu{S
zr8O^Ze`x-hf9Y{``sQZ~Uv>6|i&X4UKHbTZw1nmPqVreU7_+~>_-NU7U`F*6^Uk0e
z$M1^bD;G{{IrPZn(95zP>x>!S9TAasn75e!3PZGA=*e@R?PkAu9U-Xc`fHZNoZku?
z>ZY}{Z153XW5w>X_uuzPT7G=4OGM5bO?a{CfK|oI_XUj+4HHaMU4j(ZUh@`2#V$Uz
zLiovq6)qAs=`6*uKbLEBavs$5^0=z>LaJwjwEFXhrC;3BC5w%htnFU<gY{v=_fs)K
zCtKG1S*jMn_U4CbuC%TSqhjVf=MBHy{x?s}Q|FFRU+|&9Dvr;!MMQ76bQ>Rc&fz}q
z>(U2b?H3FB_RPh=-1(^etc!&nr=5&LcRc-A5_GiJ;)9n%z#^tD4$UuT)gnrh*Du%c
zVG3Qt(_G57WA5bW#S>pI%s1+_mYW#Eu{`yQ+)jzq9v;U|E}reP6JJS2=W7WFI<&0L
z{UFWFG*P<gHshX}SgSoJAFxe0?V>ex(TWuvTeokY9Jk)RzP{d}zcsrtJaSEdhC!Ic
zk_QhS81f1?e$dKiuAIUk?)R-fM9hByA9KOY#5yL!$i+?9gHs9$F6jTXW{A(wY(Dtl
zcka<HQAS(sW6g$bmo5dZTD7VvYAxu9*c&JAXoYicjp_v*L}GrwX0nvD^u~;fivoX|
zndRI#u*a<>`FLNTyF0s<wzj6B;Y7~XLk(}sN=pxBm?S+rGjsB}`-NLSsB!XdNxzz9
zdTm|oX@>K&-rn5Y-s7fxZl108^u=@Xv$GE$m#_EfF+6hYn39$jm!hJgkKT0W_170K
zS@NXozRuq2IJL>XRp;aMTv}$#kT^5XcDAflNyn>KuQZH}Crj&tI^BmK7OXSsDR_P2
zzc2^C&woY611sm<{c-Ul_roylUwldKm%V*-Kgx6kb~=B!yL0`eKRdqe`xWJ_UKdql
zzxtZoQQg4PAKxtMKk>+9(VFkcIz9JaXn&simpfwrPFa>i&Xx8{e=n<LS89BI`{=t(
zkCv`dzfphgFDH}GqrJS%EDZJQZyma}>>t0YrqIS;vYNjy{#m<4<6++Zk0IIp5802u
zOJLj0H+kXd8y#<b^_dvDgO^@@)KWcB=80v=w<mM{FLvcDf4uhA^AAZ^C-X4e+qbyg
zg{kxXmcQlC_j$Q~EKl@5t<5p1EjjLt)SnMOVs!%NwjTdf?;Cr}En==(g)OJw_jiZC
z_pePan=TsIrD9Y1x?V%OWSalHxMJ;jdiTy`vHLqYIMpnDz`sTBZD0qB_$Q-%3xBfy
z3;b)lY+B2s-No^XD>r7>?*AHX^`YcrT9|QwP1YJ`GhM&$?^<8hNG!7}*7p1Uj+H@W
z<>rs)Z`&p&f8VyRP4pyxgM-11(jVs@PJJ`yoyoG+v&ZI76Bka-6Dfb+aJ_li?JF(s
zWp?$J&YtyQ<s03Kf?xeFQoifed|&bW_w(!B-!E?2aP!CGm--v?in;eyo&L<iaMJPe
z$9rv#ueO&w_$S-B_})+RCH8&mMgQG=@4V#xrN;R(``fSb&2!nJ#JPTb?mmU$OUoTq
z8crIv=(^{nn=-31G*oZi*Z6<tM{glcm4q|AyQ}{=PusjG-?^$oo&CjnZ~2dvwxQYm
z8?Rq830k2eRi0WiwJ!XdM76^6-(MWgeGj~|Ro333Or5#mzOJo{q$2B&+?)Rm=5FQh
zKmSLT(ILvi?%r(!58GvFHXDq4D^JgTcei`aho2L=Lkf(=<23$TRj+@@+Tyi%!`r?*
zrUv%1Wt-%Jxx<#)bmX6{>XiB_TJhyE)3-~jxaM!awz=EpSHpYx-OW==-hSw9mq_ce
ze(<_Mc$$wQOXF0%>!9qva&<BTn@P=$)}F70C;sLb&HcUL^!Dd=)k&;J&+$6nt+x^|
z*Oz%!VL4;=!w15lZ=U4ayySUzd-IH-yxj}*ll9teZMXjLFx}s1y6uLdoewsa=+x%1
zc{ba8Uw``Dv6c6)J-+aLm4w8Cj!BQs)t_JfBsGwMA$hy#s)&BQC;BJlH$5~fK2SFO
zZ<?C#|1Hl0p5Mt&O?<a~(~3{?&))c2pm}<iw%qFfX5Auz^IoRqwXLe(nsEN{^5auJ
zC;9zdCs(#u_;~%g#PU7QKAJ>+dc(7-ZtK*YbMtDB7wR(}*w6KS(>-IWmh{yd6K^wh
zo#Fl_-G2DZq5P@;6B$1E9(J3w!lk14rlMG|MAJ|I3O?twd@mO>?<Ldvt3O^_b@<K0
zQ=$9H_7sQxEHbwH_et{Do#|n`Eb7`1=FXm!o?ZCk_tkw~%i}W=5-;1h-Puw3aL41X
zJ4GhdDHeG?Zohlu;{(sMt2ZZBrpvsm+uyOq%37+tO!<3b3d4bfxs2=etq#PLneV$(
z%HApJloMS&#q{kfHcpQI?Q4}w_sCew*_=GL?^@R$_Q@Onl(VYvPycbO_|HqJvOnok
z3<n;seXXJ4*{E!9b9z#^OVFc59&>(#%0A2gc*g%)?8k~pxr??n*Mj{uRle!#`tx6B
zFD{lZNj%Q1KI86-Bd_+KUDV`$Ibioz*|52?JNcI-+`oQqLsxywJ;lb;&J&7ct#_}S
zA(i`__t1$C5#sIpXX@mAKcd?e$66Z}CKkOh>FA9A&(6#=PJFuDJo0-)obtU14$8gE
z(^n;%&CX2OIk94I$U0M{i5x<mEX>TzFW$fZ{`>jYv_h-7`?4oTvLD!-=iVo?u&ax!
zrLFDJIqUZ+;_d5q&C;0a#lga~<8IyzpJjpjSBGe=xSBOz+{?p*<JYfWpo=!8vd_JK
z^{VFK`E@fNJic)Me*eRVi6@>G9XWQa?^mpXz>i}hVq$HftHTU8M)bUT^{PQm|M5YI
z!yg|X?=);nJw0t>>FaA7EsLLRICI8FMMb4Y`dy|`#o?5jIon=uyS}%g*CYIw&m(A~
zu!phvzIS$yk?2FC^GpBct~X}z;5y|P_ChD6^_)|SjhyqgI)($+x&Qloethlm-QxN~
z%k6y9>h=D!bx%0{xYP3gm*B9|EnGWhO241?TR2CLTj|Nii0QvrnHo%2@;_{x^L}yO
z29f#yHD=d7evowR!7=glf72d?{*yZpKjWiLtA}!J9NX4i!f$>W$EQa3-8okm{EPKk
zex7@ri{Q0oc11TY3o7-xL~S_kaWT`z{N=CJL3Z8Ii>4iZ^y&Y;KyRnQC7)%#Wu3iT
zup?KaC$90T<~$RQ`?G&brM8}Ps=UvbW4WpAZDu9w#jX@kneCx8C9(2R?TrZ^Q+aOw
z+W7Q@)VC)Suf92ZE4{XT^1jF)=Cj0ii~YC!&R+BCaLTvqUHO|mDi5tFo$)8e<>B04
z_Y-f}F>F;4DNnDtyWdvn%ZyncuXp8dWb_tKnwt3|=AFOVmGsX6rr);wk!R?4eDgiE
zf8+k}T+SaGFJ@;R|3CMy;qQMNt#25se&2j~?{5K3{{zlD?Pafq&(INjKj*jYmu+?$
zM-T2$|2&(8;bvm-$D@DlPw-GUSj~I>@y_7+>9x<k6{gN9yQlCp$#2ff+wXVhmCky=
zYiO!l^3A2K+pU)M+qQjd3@^;LKL*)5ef9qL=5aGUI_ty!H^{!O;b#(hbn(w~jR+~j
zh2P@W{gV4!#j`i`w@h99H;L>^zun~$9L}^z?QY{x=$N%?U$OmMmd1_?kwy)Z&tElW
zI1wSw9(m)1^J32JZVM{?`G0ABQD98GXuMNJpmJMu{8G90Z6O=Kn~QFC_75|heXw)R
zZ=s3B@ec%^c6KXo{H5Qj64+Vr;-uEL-`&e+UVe1wkM7MGKRu)v5`N~V2YuS4G2?fR
z#h<-dVIPAg$4jfIoN!XD`|nbuILq!$+C3Y!x9-0RGrUDt*YBR(nzo|gdGu#bK~>k2
z`q>*le_lRg<L$0L?ZJhw`HMLimN+Ku|F-1d;?h_<iGp80+1M&<6c*)k%9z#v&Hk)m
zq%YC@l}+YH8Ef_pySgunzbQv;k^S_?_T_r1Lko37*L;#c%fqnCi*3XIXwf%+&#Inz
z-C1;6{PM&-HA&GLd36>Z4<a|ux_<l5JJaI*yt3|FC#-PYkzOs>x@2|0UoY-$^}kqN
zufC#O8><uccj<-y?;|=`x;!+`?YqXc{c!Jw%&aH&lelhAVE+35B?CiBzMsMYVK*OH
z{r1rJ4tK3(Jt8C;xBj2yT((#^U&r#qy@;X-H^1<Kdb~nnzwSTouAAlU>Al#&$tnCJ
zL$>XMk6$id<9U2xnpW7yBx7N1*Be{16<wdOBtCaue&h7d>WI_(;!^HOwpT`P`upVE
zy*V9C$1f>{vDmrP=qhgLv^`)kxvjb(hOx(R{-nY^dpI6H44qQ7S5VE##f630AvQL4
z%G|lOif>nacRl}<>kXfnlvLNbbAB&MtW?z1`+wc7cB)UYn1A6yz?W~|oYr4go^ZT*
z`?<<W#skk24W`M2&z3Y!>zVl{dj0jsZ@1rHcHu(6o!akrCtnM)mf@4JC}_BK>z075
zZ12_8;r_R(Q#M8Di0!zWCvZ{q`<w`!V{f<LKX<SGe{EJ)R#Vj4W!=3=WxGKK&vbNl
z&YW`m!d1|$<co`o_r(|qf1Jj_&3$-N>ggMxHZ5qGd)R9AIk%6dZ9bS`;-og&*Gm6v
zia__#2`5uFM6ETD;JIF!x3_KM>9fZVL8lxf<(Zx+$FEv?i2HqP+h@i8edgayPx0t}
ziT!{0<?)-}mWkJ@|6l54X||-kQ^o1Lb?qK4=7q|KQY2-pY(i`FnHvHkO>}+l^k}p`
zPkGn0gO`QDY`Wz3<u)!2>Q_Q%=&)Tr{Cwf<5=X%wa}R6Ze0i^S-~auw|E<q-?c-&g
zcv{0r?medgzk=69o0l7oetvu{`L%4Uh)!pNheF%U%mdO}?dN|fzxtb3|AGJ0_~f2S
zzQwA3zs(pHWUk;^f5nEELC0~b>*-1F-18~~-{#iNeLC0Q<6r-)_Zw$53eCAHm%M$c
zjfdc;iY2VioeS+$LOXQ0USF0|J?mg-ednXu>g!V-9h@p`3zj&sf;_ip;ZmWimj!fs
z4@~g2zM06tFi&gW^qF(ncHHsXrT?4LMN_Y9@%cLy3;#&-FvOfWxi98}`>Ae?Spm2I
zJ}V2!;@=pmIbXTC_QLC0;R%!0$zF)8Hngr%eH0q`gx6kdt<2xG|Ic*(zB$2{yZf>W
zzu*6b{?A%JN_ToRocee8$K{#pjTj;(ZIJAIm6`laTkzER_rBfn8k!9I0%DclPyhJB
zbo-*H>Xx-W|9E(BZecvWd-v1%IqsLeZ(RJM^!vd&#YtSECpdPpo^=kLo>QNHTl&X+
zOMPb#C7JjC5<>U{7#JK~6q0tFTYk&!zyq<1B6DNU*~<T0^=)n0wL%|m=XTatESAge
z&u_V0|IL3<?VsgRWxvkzcAVlr=q$Q@qK8_GksF(HJ8S#C=(9pyN)t91Fs-tXwA9s8
zaOs&S$D-^RFYm3epfq3JYu;*Bh8F+u<ZsuFCKjgag#OvvnYyN*nL*~qeXg*-S=u6j
zL1AAOzqD(0s@NvgAF}>iuz^hVE;jf2nrXaOc$9Z3u-si<qVaR-^1p}l(;YMf6E@sy
zaE@Lj!EoZRYR=94w4h^i3oSk!-u&as!=)xhH+R09BdDMDR;oCE##Zs7IbKa}(%w@H
zjgFl8bZ54;UGb#S`BE;A9(ja)$hbA5YvQ}$<`-6m4NFufO01Cmc9Nf=dVkb8q3JG4
z|E?8iB-?)0nZzkLNz9_?%+Zdi;vq+rQ{_GH{3*~-T3Qel`{Tt$qi36TCYoE_w3QbL
zJSJOc$IQhbQN8BIu3sF?44E5d7`^LoF6e4v*syAPbi}*#Nt&P6RdC2_AKv0C=iKq^
zteJ(bUP@k%x{v^mY}yh14^NgDeT`h$F-fVgP{pb*uEOp8-zZD#zfR07N=>&<3K*O7
zoIJhAAR_<6S^rn7Bvw3nV(|U;f}UxLwYfSuRp*Vh3ODXQyYSy#znuC9EX7f=0$%Ih
z?>$~H*Qw)9O9AtV)I$=^m6et~ZjWcEUsrDmH(Yf!D{=enzcxB;ZEY9s-nCuj7ZfCP
zB*}2r?AaG@-t7GG<40iXn=<PyQM!*F+0={dS-9y-m90eb;zOU7EMLC))vK&kYu7Hl
zb0@~^Qug7OB~FV!?)b87*|J}9?=mwp*KFTDebuT}8fIqK{43X9e|_=ZJ-&?*Z>EPI
zdM*3VwC@k-)c*cUmx7oYT)V}7R+h~;oA&13-q~zyY!l|q>r?ff7V}xgz;F5GbR7>5
z4~`d+#fDl_xwOOArO4O)Pz((TQLwO(0L>fTmzI`(ShRE5k>88AZx?s(ms6eV*M8!J
z$CKyJ<9A)EoHS{YLH<3Pu%IBP-{0Ra|N8p6zlP*47bQl)gL&HzKP>ohcH!-}Ztm{K
zLw_d=i;K4}Tc&p9%9S3jt5<K{?CgBDaVC%3;)~nUFJHP;@k5&rGOGRBVgFL*yk|`f
zEho6<wmw?-wqpH5f1MDqUeK7F%e?n337#w|O6SWXi!PMhh?ys#doRFC$ngQQ-{EhJ
z4D$k_83fjT(AcOfBED~PRNJbHMj^bXT`Qg3+O`UDs{DAoDcM9f$85_qzbiZ<zl-!^
z`24oZGEdXXI4heWwd&AnQ~%9zo9p|$7-N62ti8Cf{rV3>G3T=WP2OrDN+DuzXLHZJ
zT72pH8<PX?HaTd8DENpq_eaMc-gD#Y4DsD!+>gzZ692d{HH2r)OR|>w|19{BI=gTC
z-<rNj-fIu17+96?G~~Z!UTFVbR7Logw)*ka#({FD|BL3%`?i0BMemAN_D!8F=EhcR
zwnp>Ax4ECRZJRKWZL9ai{Jdla55*wm7`b-F)2)}^#2r3)wE9U_&-G`U4!kmQROM)l
zd9prazSiS|>T_4jRQ#az`||sar9T#N-@m<czVD*T^?4jW_F4uN>In!P;Zn4#O_4k*
z(st-hy0iby2dy!($u+gBAKQLkzVP&;-D$737%?pAn(nM2dO%t#dxdGi3hmz;gty-Q
zV>@k2di(J|Zed4Hb1?AC75`;Y5_$ggW5Wq%^>?}tRyDsbPyYTx@!_JsJ*sVi`?Zzy
zT+F1iWMv;F8)+yl{c+~wQ;}H<n-*Sfx@Wvg@UxAfX?x+38uw>xi?^=N50QL-D}wD!
z!A+a<xsQKZ3TwAaXl1(={PWw<N@ma32kl<W_TlghRw^y!S$6mF&+4$BMcm8}jBm9p
zTU~QZaQfNac}8>B-=A1yY~Fm@ZX1`1#nsF6TvR`8WoNKWwVLt!Pp@s-+OyNWpFG-U
zF+XMp;}fA9Ic9TgDle56Tg>&l@wV*Cw{M3M3>*{$5?)?f$~g7Dsj2CedvZ5ir*s5_
zgd91NWT>R1wBTyi#^UFGr_P;AOWG(A8yj2l?#|8z#hFWjG@qTHf4)z~(n-Gdi(qPc
zy0V$sG|j1A5jtWeB_#pL$;z8HZ4wX{KhEI4PoUL_aq`KQ!|nXRSy@`eR&xt>#+*2F
z#w8_1<<g}~7p`1sk+m+nuqJYIL_vW;TYGz8SeP4IGh=3EW?iM<rp=odUd*^~?_OW+
z?{61-B#meIs5!^S%lpl>a?RT=UHtsqSL0<ZZEa2(B8!$UXIJ-|vtY*#i?q!*6()KV
z=uXOx=L}mdI(P0|1_Q6i*tj@9W@hFICsP8nrrIt2e00UttZ9=c8?UTmXJh;GZO-9`
z4Og>V%gfEzglUU#v37NJsja!w*VlLK(b4Xk2b<Yno|ve-Bt&cG^^CCaaQCE*5-V4(
z6wZ46=H})r*RGj8dw+SEZ}P;66YH*TiCUX)6Si73Y_+J>+;h|CtJ>MgfzILF!l<dQ
z&u=xCue7xE#@=f4+#4Gjd#4H??{-jd@bTf<wR`u*?CW~7>}sthdo7ial4^2Wyl~;d
z1Dq`S?SKB%faZ9wUcFjiAtNF$e}0aidQ?=@vAKskFWkA~bNKMQABTHD^V1SMY$fI8
zhu@Ydo0*C2+_`h{t4JNO`GUFvCr_TNyJs?Y?%c=I`uqCQ!e?d7Jq&J?J)hin(y-;y
zJlh%4yV<^{)lEKCWuGR$^$$10hk$#=0`tNTNWEz`uxwi(!k!#{`u@#z&+32OI>E7*
z_3t!371q@LtpATDtg>Auwxs=xOY=LPy0S-?_sJiATKM>srEQJfvevV0vv+>D;BI;5
zjmd-Co8uO#e0^c3?v#06&ZhWLFynsjIeGqmdnA@Vw?3TwW9OdDZcIW-`gb0yUNou^
z+q*2x;*MDdYmf@Nzx(!;oQ9`F;+sD3J+^ewp7inY<MPb`nIg+t&mNS`j9+roaCJfS
zr{*uao~568W8$C~l$`##JE#1#_P%{a&fE*P_Q^M;DQ)1ixO}D~!iV94)f>*&uPx@s
zD@V<IV=NQ<M)#p_lAh%8?k0yF+K;sv8sg{t;jzB<({7sTz4k*dL?7!NIQrWs`(q9F
za<=mf6B&AT>StcidiPHt-fq7c|8qO%{hGh!pQY)E9L;ygYf&#fxA9!LB!k7>GPZ^!
z5lsal2L{GHa)EI%`#$#NPx0bD+3xiw&}=*3^#c$0O=vd>o7$BZd|AU;m|@3x>3e!t
z|DE-C*YV`JruLuDcaNRrcCXkb#k_U#)L-J(r<bhja`Z{m$T`gS$Mmc7GlSh5KHiP?
zoNMq)VZHd>pDqs)BeU*rouDJiI8WuF-fZb(dE6m|MJabAz2Cb3iVSF~51I6^%=q5@
z7@-etU*45YeAC32wBq6shJcJVE)^96ap#C-^+}(a@2{M*LvEP@i+BB0e})U2){FmA
z6W*hE(CyTTJ3J~1DY+f)KfQee)O`*(zuF_>^s@DL;jO)#9A^U@@24E{zA10G{ctb4
z_q542NsnG8TlHlnUcITvJvHH@{-+mjOWkLt9^exaNUO19O==aW6_uOYsT9N&*&z|O
zmwDmy>nB%jK5Qgl!Tv!*+MIdS|Eq_@?B;rV&ztM`ipBDm)|VHWvMdY|w`|*V*QQDQ
zk1IU!-9uEnCBQBIQQg;d>%ScOC1qvvcIRB4=zRM_I&sZBjDnZf*PDo(``Rw;px1c#
zp+jow(-p5>T9zzPIWyC^y|t~4ZO!Y@dF-G9WW|ZkLfbPgDs9WYu6HSGt6l112L*??
zIJq}v)>+xv?pNoV<w_k%GSt@8RP1$o{Q1I%ML{bCWM$u0TL=q^=|&y-_V%{>^K)|#
z?<{_9bMo?}$q#*})ZFWCl#-I#kbYin|2HEeqYW7smG-yq4bV7pYist+dwZ)_E?vs1
ztE;=uim8#I_}Q7n%F4>RB5xHTornz$vi5azR;^kU5E|;*;68Kilqp|2tvBXvjbeVs
zuRn3(#3`V%tB{wMmo+C?M@(5=oxQcSHD}YqULzx;1(#n21O_(lt^R(gjaPcc>8DL$
zt6j^=w&{!9UMi9A&+L$sqoZfm@S?;jexIm5QzJuRVd05$=h9ZLTseKNM$N-RtvMAH
zGe9L$`gysi{dKmxr=*_&m4ol@?q0cmJ%4R&?Y=%`Wo5(icQIy{ew3)XxVV7s272@2
z;^L6-@aLzuDv5P(OgP8{y7u8-%FD@1H*Yq65Vayi%V)mb+^0{UvifA$U;BKdJ80z*
z4`z=ATcta1zkSwu4YKz1PKm*x6+e#FYyH>y?ffE;Yx2<t-%s}ioW2nGW#;WaBFFTe
z9oe5fKehkN57ye^Yu#H6{>i;qv)6-fR^OZtl@Z_NpSIjveQ#BL-`Vb1=hKtzS}j7Y
zOkZjXF7-InbHcS^*^|1kOMep&R54G}n=kY`yH$U}+0=udmiWiMGwJdETp$|V_B%81
z(A^);-%52&IQmmnc|ONWMdOc;S@VO70{A91FFX9mB+32q{Tbbs8(05Ky)*Nl#Xj5D
zs#X$PMK>=BXZoNrH(&bNgNb|QUw$>^{K6g8>}|PGD^%p3R)qc+w7AQ+C-k@Xw}5-b
zU)Dy}FF*Qm_JZwSl~paoZzdLlW>|`i{(t|nr=#^p(ZTncmM4mL<hovBKG7fJbl+k_
zMbP_0E=)GHudA0#Yf-W<GGs`|{<~h1!Gt%I`GZPmeW@?AXKT^^4H*m<GILlSaL)Yp
znDzFFHwF*Fm-7EUdEmf;ttCo+Q~P{p-e2~o<7kA$`}sfWl-}gmPtHB}k1w_L+@bsV
zt5v!$cg*=v`S{w!D65Y_Pba_eX5GL1cCfrt;uo$<w|`BPEaGPHSNc8oto~u+IR6=|
zraXw*vu)YL6eU)tCI5DES^3WUsK%E1*!}bNNhb|k?oavKpT7q*C-Lmq8rQlfLJSUt
z*UPp@zpB~fa^msFFKgci?qAB>xk@L-XZl9Ll?N+-cpa2qnYTei-faI1ajtHL(;;p9
znHbo18C`EU?VzCaWS)Q9-sc}Lzc~|c`<j7CE<3_oG1Kcwo!Lyj`t`pi6(_&@t}#nh
zOR#I+rzfnQk&?D~vS(+%&AC^;EbvcL!J7J9y-4=AGd|u-X<!U}Zp-4g|H28e|2qB8
z>Z+yEYE37r39rgnada`y{JMIfm@@O1(mrd-vaP4_+z_0y;=tYacfD@SN))NnWIn*U
zzNPa+!Bs7xllmGjzxKMlsoG(ZP<wj<b9#Kf^S$Pi5q}@)ME(4uE6lai<VsE&gT~iw
z8EbwxGe-W($=Pr&xhLr8semt!UoPpGps-6}!@44!H*V_R>Q^_dt*zucdY1cmvTydv
z{aG9bHN93meroaOZ`QR)qlU&P=0lsW?)ZMV^-9$O`JepNJa?z+`|CwkT>Zaw!3*`v
zwQL=$1V7h2)A!Z+|1iWWPOSC3OtfFDDszC_=?QymxKz(y+jPmkXKwx}Yx|R@7jOL3
z&zf@aR^&(htc&6AJx<rb)&eYazj8*P=HC~utRD-wnFJO0X)v{w8E;!_`zwCob%lh2
zRjE4yAF@p_3|M{j#*V_|1JVvELXK<0*h37M90CIcXZ!f|fA~<4b8AcI)-78SDk^4(
zaIt!Oc{N3?Z9AFb<mbo7q<YQI+uPa8i|h64*Uf&*n=ij?30mn=P+)NA&>=U?slvj-
zh5!G4-+b?0+>EnnCsK^;Q?~|a9J#dAJJQjS(aPF7abtvs-t^5oc3AYJJ_*zi+3~o~
zIwC(`|JScy3EOXbE)CkaWXY0-N=JtN=N?W@Ot0U+Z@-$=8l(5Ua@vWfMLBnNOyq2B
z^q-cJlA>T{Hm&#Sx0Da-K1S3YJ#ys7w+8c@d#BGdPT!Py`B-1=tJF2ym?ut|V)AU>
zWUr+GT2qsyxUQ{_fA6`@)Guzr&CTh*dw7*5o=7*D?eSxE=ew5^f18+^iUtM-*5wKd
zE(y{U;X10?D+gZ6-M@V=XzF0S`4N{%H&$QG0*%qFS-O<fYHnYOkz{vIk4s31hzuY5
zqsNbDhP<lxN;)^kQpeuD{!ENq`Mt{Y1AkO!&YaoN+nc&}?OKD`XGLUW&P<v#Nn!Fy
z0bya|m-ZVrr=68b4f(PtMC*9W{|OT&7=FLzvFCeeSeTfQkdR*FzeknOxrd#S3Jaz)
z*6Ce|J?2*P@v&1`{Wmet7<}O>6Bf_I3neWYwcZL&`BulnP_g)1WQOkCH{YhTYZ^Zh
zJ8?8C<E(7O{)em<cll<>9A0sK>d#NA3=P*VoqJW9dL=tAm7yT4TIRmRjv2LCx5T`7
z=QS?%{C+Uw`obNrnYZxFXJvNYyN-t;p*W6%|8i!|0r_(^owgG`GtZLW&381`dc)?Q
z@+Z1Aoc1rB%h+)4T7OmSO#e=q4!vaMSEZ>h%zD?psoMUqGNtW|lj9Ym9e4O_;{Sz~
zx!;=Zp&{_|P+sM2$t`89HSbL<+ZG75J1FuwMZP~?vGJAXv#(yDfwY_x%a$(foL%Vt
zD_LSgNuvAZ?uwP4JlPmTZ#Cys{iul&*e&N(Xs~6P-=4_dI&o`%YBD!mH??=)zqEO+
zUuB1pGq<An>Wle#$9F&f$C97)#$gLzwp;Ax-D~&#{8pvI6IC6sUfa2S;l2F^$pt&s
zc7!flRQ5q-+tvTG=DxVcd0_H(@Ep#kCH@DG&Z*e`uwO^lV*aBL$$bTpS8pX(Y<-rw
zP3L3Xss5NAw%AGs%lg7kj^EB6+8<Pv!FZ<t+>%ZFV|yk0Q_K9K9dE@`%Bqj8-u!i5
zeD(Rpm29<^b)~O9ziFH!A2h*4M)WT`sOkJt(bzCS@^``=>*xO({F0e>tACz7MY4*!
zX{lg_q+NGy?)uHSU-y4L`+noP?;q<9&)=x?(r(8L;rCbm_ocRo1g+8H{q@;0LhBdb
zqtdhIH>e~Ee^M6zo$}2n<+76BRKCg1{eN@wAG{B}|Ml(C_<6r%e!tQ^AKYOg^!D)9
z8(067Z`1i0d?j<o0*k+QUmm})*m&MzmQuAM<-DVP&-TaK%=zfg5XbJa;DGrFQ<c0p
z3z;<WFTHM8_FgW0$j%n>Z}H5h_LICmZm;^JCSj#J!F*<d^tTt>cl6k5Cm&CHTxL`v
zb9vE^=Tc|>RjH-bsxp6lU$*GwV!0zCZHKI07@9<tmc5wmvu{EW^Q^=@d%tN!|M_e)
ztIVH?#p#g4Tt?OXD^h*szcMg%)h}$^dHqz-^&=B*pS(~QaXPR1p%~Kx?syZi)Ow5K
zi}E=awk+Z}Q=`J0dVaog@&4YuTR#azf4e<%$`%u@m)S`R^UWTf_{_WJPk!&?ZO;vM
z)+B#B=jlI_@9gfXh_Bjf_w7vN*;k}D+x=MozJOC~tJ(#_Mf}3%$~yO|ZTs*tM#{2n
zp_uRyu8H|ESJ!V*sH{|(6z-DzOnK#s+TG1v^?|2P#pgKPOP_4`TzaO(?<nnCeBTsJ
zf_Z=c{I{05Y+1h1#OoTO9jofM9=MU3`gxnr;vYXBdT4Yt>^$GLdHwcBcYe<;u)cF+
z*Dr(UpU0WJVq`jhL@OKI$#eU7-qhmPWGS;EyEC=oPA!pJ%wEj)+0er=(d<rI+q1Q0
zN6vDy7aPv0{p(b*hw-dITzts{-I^?`qi48W|1=fc==J+D<>iIoRiCexTT9BQ{ZB7D
zE1l~RC)s)>)bK>T3h&qVWfN{cO#2^KIYYO~YI;z(>*5C&O$@dlzr7-{+FaWE*z5k+
zrw+9i9Ba`lE8Zjc;?0{od<l0!i_8CPe^j>n<1y*{2{C%dZNJ|ser(HPA;Xv6rLf4g
zu&|JEQ$~@64BvCN#HV4uw3ThFt`^-{ku&dGuFbUn*{fdIx8%#lR5{nI_Tiu3Z?CJb
zW?uYo+jdv;BQusw+JCpK&B%%C!|qM)H~W@NUzZyGe|x@g^^2&o0?m1gma_!;yjM_2
z(|WoiiDQOC%8rXySy+UG?(qFT+-KOjuw$-x+dQLwqnc~ijWoVDrtoZ?_3`=?{`EiP
zguPg=tNwR>wMs%GIpxKADXaIY#&ai4cU@TN->={JW66#)mHT4WUAKw-S{VDha+U_4
z!e92B%THo5Ergq@8wxDU71yp^yCG_=hK9xu{hBAm&}BXr|MwcSeLu*nAaky_Upjhu
zREzv(`Q7!Nx3@9<xD|4`$Teo!v&Nm0Gpb9TPB2jo`@8dkK2LM#`vb@0?P^0yWUg!f
zEPXR4K&MLWe7;N@A2**}U}@#!9p|Lxy`HA>C#(PU{$Sy4{nGa9WbZH>dU&UWg_Sk&
zXqV`|lo!wq0Wy5)NpJS^%j@26yUf6~JZhTs#K*C>FQ(@u@A{lLKaa(V=lO@rlg_?z
z>p5U3x+mf%OR%?7fO$mO%R|%8U#$JUG4}eV=1wJsd8N$!%o4KFf7O=$d>jW_cEGB7
z!cnPd;o+uj&9xh(kMSjbzwdGM{_KUe)@MWl=Y6>3yf$r%?2G2pb#r;R=ltiAcu;Wo
z?~{<zh02GW6AB@L6Qf$ep~KgHc&BB=PqDL!OfpOcWkPm*?VmkU1@g|^E|-_K|9QCd
z$@DFy#?1FrVw7g8wIBX@<lupQTUvAfy#|>jY|(8F9&LsCc22{az5R2Oc=(w%#BDMF
zsdjMSFHXE$Klvjw!@QK)+l?+PW_S~<%iVr>r<H+$G_%~ZWBu9u<_*v(d@yC~`7J-~
zy@B{N!2sK<n+h!EXdmN!VA{yN`TPCzem+|b8h_~B{=&~D!f0Uvk#3wR`9VtI)ZIg7
zf3sID-6{D%aRbDI1?z-tSj5^7KfF_ubI<LNV}dfX8IuNsfbW5`;>+3&o?<v1(ruV3
z&~{?6%YMm1g98><oqWWYau{|=1h6V@d%t`3R==%2!cQ%$w2$*fc{>;>bj)KCY-9ND
zyZyf83CH;d_STsuB&6MGk@Mh5V7U~(bej%K_->Iy!uL~V=iS>sJ(vORu^81Ij4hDS
zA#ixj`7Z|vd+>k}SO^+~<}#p^1P%x!^)h_V+nS{vpx#2E?i6$^i)xUTY(LC6`6SE6
z2%e=umJ6+V3?p>JEav)Yh;Vhdm_HNRc{eXYN6g@u!c;FsvF_zjOEizBZC<!((<F)H
z6DLn5W^Mho>ia>7=Cf(dhaWchsO?UCwrBr-d0$`O6r-66Q@sSm#g7LC2QQCWqnVnJ
zz|h;<D<Uj>c+#Xv>mu!+pPSq4w|w!13jxz+&a6E93*Ae4?b5-!>!xaGYA(EX?ONgK
zl(e)>hYmU2|8H$&6%Zco9vd6G;bzXh*G4mWcJADn^X$w_0S-6odj`iAT+9dv40KeR
z%*o*3;^E<Opox_`A|T+xl9csp*0i`SUbttE&9vFGr8oHG=IUx`X?ZLRNO*c`s*m1u
zW`=EfcfEQH_iswtD3P>LV&TGt9{&F68#iv8Jn6W1b+z@XRjXDkU(TMl{dRe*+GIsD
zGqIH`SLzrVUi7!zU;n@E)%*9~v)$DuJE~1qw6dC&nx5{gHaT`vey>~esZ(A|4R7A$
zm=!-eV|ZH5t_IYnXJqi6u9tf8;zh>Okvd{I_xH`+(>7=KyItL^Iu?9AhB8(q9k*`X
znlO8Ix3{D{Xi&q}*0$n7BfHv_@bYr=RjXI8+`L)XZ@F+odcN(41I#%}pPwDw%?H|z
zXJ}~1cpS9h@zskL4k;-r({!Vcb#OE{H~;wYxc}v&PePq6NgE|DUc7kX%$XELMMdFh
zN4wn?AKaLH{LigzH*-K&X}v7nG4aCduPfH9X*v9G!IC9QvdzQ`3kx-Lbz5)dsI@vB
zeDwJ7`p|G_`h!vDmONyePzafH7U*<g>=k2pP+-B);D0b8D#|Nrtys}c8Bb5o2`5tw
zBzRuDeCZe&Df#vL_vEXqLKllndiwOKhPJly#)zIXXM8-C27USZb>ZH<vVZ^n-BS42
z%`8xV(&tT+4<>vtKGd^h<x0-ueX`1(E={4U!+!S2Gb9*D9FS=CTFNxheS414%m)P)
z7jEC~zI7{VmSwRTXbF?%(JW6-&d~61W(Fr`XF(Ymo<;|T$tPLXhIK!CmIk_O8q~3I
zb8A~a?`BTh!Gwkwy><^3req$gxqN=hh2Oq?8xk7YdUbX9<`pYe6#ibna;0MPK?a5k
z875Qa&p*HC@otIkqfGfXFE958@BZ!Ex@uKdTYEbrL)q?HqstGS7hhbkb}cU_C+7_N
z`hPQuPf36Vs0uU}-#PK==+UDg!NJT79UUDG1qB9k{M6al*a|jId>vGA{b07s&Kbh$
zeiPglJ4QrEi0Q?=m>oU+G;8xghDL`6pIef84kj2J$lJbn`EvHDQ>Shzdg?W8&K#S>
z$~9ryUS3`vI%3H$FD=zkQ)Ba6{&~~&M&rsUUaDd1<Idiz{T^#o@j>Bk@p;?HMysI3
zdx3?_xu-#2*;?Z~YZpsgW1T(YY1T<&(VDl}@srtDSzSBxrwH&1yFV=2xg=QkNQi<6
z*ZPe6^+AQZ?*=h+t(^9lYa<s+Qy#-p`+pz%nYFK5TxZE+n90yBuAi2fnJKI#EhpD^
z=#bO288bR2p87g(p4^)|J15_|b?d^_tF1eBSlrKNYi3;TKVNNQL=QM8u(SWJ18uFn
zdgaQ3EnB8c(}^q!^(!hbDFN-!RuSslkaku|OiJp<&C2(Czi*nTxI>1I{oFj;?n~hH
z#h{J3Zc={77O!2)d-dv7f$pObJByyKnEXg@I=8N_u0`=PpM-9f2GDl#mKK)#|G!q*
zdU<)RSiG1SG@<zW-R^v!=3@^YD3n;qE?T^}maSplJh_-tlU>(_E#ACYn3<WGgP;HV
z@3RjJ92Q@6SR3}cM|JYihXo7Ptm$cSQtayLVmf7SV$!m=`un7d87+q&GBg<S7Ab4$
z>Mor%ONxb^J^AOSr#VahOg62H>H74kC?q^w*}_61``VgBq0W?$nG+@mfcmC&va`>o
zO_?$!AUIgqZ=Q|k$&)9A#c~o781$xdM@B||kn&p+^s?pf*}`>viHV6b43pWkw6z1{
z;`|;<euS3!c_CTb0vRRVCABayEs`)WJ>}7+z;H<OWp$QdlfljnoaS6STmpGst{Wb3
zz2Bt3aP@XZ1j7{Lw(p%EE`9MmQxV#-yUph7mEg^cHe3n56%{{xU$^Ot-0SJzHG6vJ
zi-UHKFXmOfTDg|5{qfB7d6mnGSGDexe84tg^_fMk-Ar2llai7q%$d{k>{;5EZ{L1N
zI!H-L9guJ?D>HMGvS&y*H^*|#x^;cCX3Yu+2`M>h=~z`=4cfUP#MK(Hx5~7;qhm%v
z?8b<mna1g$J08n+-+eySP*6%*nv<cZxL8obr!PRmrK-v*C^&fL)vUPzvlSH;Blgu;
zR)4)3elo)(si2@>%EUw7wY9d4^CqP7wKFp_Gnc%(W7*Z)D;pj;d;a|MeX`bW>F4Gw
zoT?rEYwFbu6VR?J>vFx_7Ce_-EUUli<d{iwad92vsZ|x~6p)qW&6ikr>((vrZL2T8
z3<wQn-5JwY`udt->!JG|cGDKVD7uhgqM@s+I@POnYxea`o$ojq0yIQ4baYaDeSJ-A
zY<P~{Xh|uykh$=(gn?ma%sIEJ+L)Z0jkn*vc>NkwjXEuKNJ&XKU_U2syR_eOVW!3d
z@9k!<@DVpQ0d2GA=yYjXut33M>EivKZ_2ED+?3Cx8M81kig2+uH8tt|Y`^=oC@~>{
zfv=s}Yw4#+r4q>?V{hiPIW2Su3AwT(xoG#@3t3wYX8H(lwRUuL95`B?q0-vgx@O_R
zMiVLCv~zPTA3kS-G%e1l&waIBV=l`N+lEq$|5c_-mpiVzmu>faGE@9#?WP6=HXXJ^
z!{mxhY0|Z+ztp~c3pp*?0lKrA@c}EteAf6%zUPyDG#ZZoo4@yWU;pb}?_B>!r&lo=
zyx7aE!sWQ3LE(mDm#>m*=&31hUaz*fJ!$HXqkf+ry|(z*vhedd<(uYpI}7KD-Yi<=
zvPn1UXh<@%>&7NomcR}^o?i=i3>cPeul+AEPw*6jM8gDypx?iLzW6N2o__A;bD#U!
z>$j#D-Mr2xYxSkKnVtV%;zst8{f`+ZoS$f6XkEEz)AsGt859f+3s04&&h%+}@ghTl
zhwaPv@BSQf&P=_SaimjN{lx39Nzc#CW&CY%rp=IT`)yvOSzE)8RwO-Z3R*em<M##&
zP8pq@F??I2-s)d8y*nd1DoTNa>C)xP4?k8Ee0>$VW$V_&!)?6A>!dn5I~{9kY;N7Y
zooF;u;oHg&ReM*gT)D8LgJa2(B@Z4Q?RM<1+_P(!m6FnvCr^B;V@;%Z&GPP?I8wZF
z{rdS|yU)G7z5V3tuZuQpDDe7_thjZ{mIZtE%(;?f`t8k4<K;%VN*kA4`!Okdv!=H8
z;(7Dr81@OJii(Od)SPc$U;p>@zwFYdr$kq+T|0Ne$3-Dpfk8n=3(rU~Y}vm3@#B8`
zWq0nxtclv%6&e;6<n7J<rp$WLqD4*b-e0<Su~9pG-Gvh;PPE)kPEHOC33>8<e(|R#
zp08fKm{IiKy3s8xBEsTnRmI-8nB8T)uU@@Uo1!%NWQvEszq_aB$tiDU@7iS*5)v}u
z?6=Ic@`?(JvbVR6Zi#w3<*~V`>BCb~wN2~<JY7zlIC0=uuXN;sGg&J`y8isBDSLa%
zG%GL9&C&6o&-9MR7JZK`-t7zcs+K#+<AXbcV7IMU-(xWb#Wq8kb#>kUb|u*V{+Yy|
zzQ?(pFOzW&Q^1}Z$qy~^4rVa?`FCNV^Q&fd{(akSH1C{$H~gpbe9>bPbNtk8<j%*w
zO)n@AU|5z?Im1VdVISuMha<Pu{a2hj`r?HKs2IrGE`57j?(6_Bt%$hw;#aR;{ZO^{
z#L1I0FKfN;;JBaP^y}9zPT`H^ryqZGxO2aRapt^vayN3!R8&<R7X~=24O6zWlhd27
zy`oO4wY9a!u<g_-um3qE#l^;J!nDKIL>RtjjXQk!@P-JTj_&T+-!{(I|G3A<$mq}B
z=r2{azkdA^TjTDQo~{nsUC!0Y#BcjWV79k|&y%8^1+TB^GJ&p%WUti?4hs6y`*QK3
zMH41ZZk{toMkjL9k^N_98mF&Vwv27z!i5o=(|EOYbyHbcSwB?RSQJ0wF*P-1z4QIR
z0R~WwziRDTRzb(5K?h%dWiws3Y?;~|o61SYjvWJ;2HJTyX_C;iDN|bh{i`b}Dfuzq
z*=#niprGK1)2E$1JvpQI*V&#vd6Mygc6?ZPxOw9Jxb@=4`{mUQH!okYq9gatj)|R;
z;=R4S8zOXs-(9|OqoZ3~e^S_L*Th7{qN1V&SF;RlY<h~HpY!cByL#oygEu!fgN|p&
zyKA+r`g>kjRMe@Yq@)X%E;SjapYxGkc<Rg<mIlt}Ckkbb7s{0HUscsT&5LCZyWF1#
zJAQLFa{PGtc6-MCB>vP%*AFzy%aq$IG3d)%m1O)(;(t<i%-Esn!%6k|Kh(d7aIuzH
z$rcqAMTCWgUC_RE)K182sSv0Z{in8W%e-}artWxjD{HG?#tu21?xRhM-TNmUet2M-
zZgfOcR8+us>%vDYoj0}Q`q|YcbC&Ivy?OIy#QwU!bB;}%KmUAIcJ|2>qlX_J9-cB~
zO3RHK5n_UZjW1rj&`j-aD*gP-_fyqg4<Da7+rBqP{L|9bK5hT(&6}KSmoGc}`ua|p
zIMML&P8C&EMI$4jwQJXEXlXUMEp`kI6>V*4QLwd@4O?9rm;C<Sx2Zq9{r%%F=v3~$
z%eVR}*UFHtRjahJGBRdNkS$h!%<}r$+T_n`7iJhp6ui2kImv4&XibB#adMiGnOR%%
z@xGt&26@}1ot>QvcE;S;ka&1XPtQ!9=xsbr3LEzAv-9%uataK**phwY?%m#L)5Ka@
zTOVF@m;ais3%Uwo%^ICO-|tn2#Krk#W@ZK(NwKlBPn<HPWo!2JU%wx-TsA(MxBc;<
zR&E!U8=KSn?H!8K_ngTvNy^ALQGfg0-QAH5n<8{{b$O5X%P((hV>@;F^k?}U>(=qv
z+S-D4L(j9VKKA{2qN}UxiuLQ~f0A1ips^wGa2w~@r)$Hs@6~+vef9EX<LRfL_V1r@
zHZ5jnQR|i{UAg){A30~L%$zy%&ED_#7JvKpt>JG0L;M0W9UUIFX2!hjzt^4q3QjS{
zYbSa(ggego>uqqn@Vg8X3)`Rn)9)?Xr0+EOOEWvaod(CD$K|`_m7LPjmeup6<>c_#
z+S(dO@RV=8KVyc3&8HK}EDZbq|9wC6rcJf<)T!Fxi&m`Y*tKg{!J8W!8|-(a8cA-;
zz3uk$<;w{tQ+AZSmD*kN^HXeZ>7ExaGIU~hUHPBieUxeQ&7QtKJ`0&X%eSvDy2~$}
zGDRe2S4n5=?y}s2$0T~5&##|nBE?(x^K`t??z??UmZ<p5`@T6sCnGO!Uitr9zc2p#
z`x~@Y<?7X|72ofci|?MklIcJ<gIv^;!aLi4@Lc6#acuBg-t4xxF-EWbZr<@1FEoDr
z`gP&@b$7Pr#9Q;^A4lql)eEG)y|p!`=A`QS>#yTu<yLIr`H-2AvP;O{c;n5Sk}od;
zXPixQadrI}p2@y=`*!mOZ+(4zC1hon=HA}M8vDs(X;9+*eYJ1S%rs6hky?2D^}_3~
z|4x3Gn3#Ct+_|*M%F4@Z&OB_)J7e^oeXUB|eDlKP%g(a0vKO+p{u2tE+!-lnG?VAC
zdgJ9wmkJ&pVg;><$=mL{GUS}aze9(d%6@&x+*SHoOjT9YaPrBPUTJf`+a<OVix)3u
zNw~F7^|LBl%AGv(S+i$PoI96yuHSJLq0Sq>SxQSwH$<)7l6<_+a{o!`Ubm32ut_%>
zY;M>Y=}kW^|7GTyJ$vT-`u%%j;$gOJ0>aOeE@U6=5)EdOnK*GGsE+dX=KfM;yJ_=g
z^*^?@wzB*-9}cv<7CQ6z&Xp@q@=w{>{V@Eu<FWi}2V2KIarz}zvK<+x#3%3CWyRDm
zY0@Ok>m3~vX3w@xtzWrvrSQD(4eQ@~rKG5^v9TFgS-p}EuC28-Jhq|g>nqLFEgc-7
zzIbzU^Od`IZQmA~85s#FD=Tk^TFb%vx9Hn~C*UgXU-)OSw+ab|llmWTUUo&dT_Nyr
zVqV*E!yPvcbIwvrlkQ--(YEgJW24%4$ERs2B}%Vrxh!Mx_)oXjgf@ripG+7Mmi)e3
z{mSrvk4jeK`UBG|H?ClD{Be5s-FCm_hmFtMIA6SYG5BBEn;V8@Ute9Vd><{qQr|iu
z0W=-wG-1L7gU3ymc%{u2ELp;mwpsG++qaJ4X&hlOF*0%$4;nR@%XY?S=<6T9xj8-3
zpj(mge$#;uA3mJlE1wn?Cidvjqk_-ReE&as_2o-R&h2fvrz$IL<Upmxnq9ko70W&r
z4=pb@Pwoly_dlP+Ztt?2Pu6Nm(T4{IS8lzubN4Z31>+lgDvJ+@H%4$RTey&M=FFMK
z-=1!`nPXA*M&jn%vL{cU`p(Re{r}M5?(CgE+N|ea{q<;7L90{a!Gn%5dnzU_;}-Mz
z_Ga_>U+Phk$pt%OB&4LAKvztBt*ZHQ(f!Ml$^L9}T?ORi`i{$0_we%aF5J9X*lqE|
z9yet-cXvZ0qo&u_*Mnl~+q=8c8_XS3Q&kOCUJNfQGXw1(UB;d8;%n88yLl<;>HaUi
zDo#E*VbY|gZQIPYY}uk<Z(o0G<MQRpl}$`UczJmZBzTsDtyZ5BJ&S*1$@Q9FX=hw`
zreto70(F=s%gaxjKD}Mpy)U4;+WOb8Urc`2&OiC}_4Sgl)ep;d2Zo2Y&zLbo^ZaWE
zB_*W~KOXo0o?k83&#pI}`|sbsI|?7OnVOm&d|P(;$%Df+61{H!4VgQ8dQx<CbxjNm
z9B$scDcolsZIEO2_wQd8hK(CHI`+;tY&&<(Z_BoApbqEFoOuFIWd6IJep+-e#i+4E
z;05>Vn9lf9$EG_=OGq$)8iK*`@%N|v?&<4eV$cygy=7)b(tgR=XOA%}fU4Z%cek^&
zso$^-{4!Z!;!l~9m-m%iSLAQ(N!}v2>{|GZfY<94>y}<VX2(!^hOemi>gL41+5f7S
z=UI6MrRrGey-7{pD_{F;@!7f!H^XaQ@U1`1GkvS9^V$EiXa2V1tFm7?yHALdYfJ5>
ziIME-@2_eEt14-|f6u|dBU*n<qWFB-^vt6=zw13^ck;EJdT*56Flo0?rOGDx9IhX4
zBzM$Kkepp-_&)i(>yt_E9Yr_JJJZHL)AN5k1H(!su8*tZ6&W`0-cK--V`yZs>2c+2
z`163>o+Ef=$n5uJ_WgFhG+f=?LE|N<si|kuHiHK8R8>_?D*e>0tfT}51tH^C|L(6$
z@+|B>-hA<5poR$OY$F~Xo(EsA$EP=}-_)=px1_|xM2c4;Swd3Mal!qWmoH{*_3-pm
zWLU9ootv*Oukd?)4yH$s9}5Z!GIk$rx_2+GM}Mo{xr@Afe1~3tRWdRvx|Y2E<1uNU
zl_5&j*0ZPS$M@+*Z#(e%>!Uk6i~r@CNb#=8tnz}b1rQPv`jfi!_U+ruVci#AmU#I2
z9lLQu;!9QSfkMl<ei~D~TwGiZJpSk-5%1%}BP1-GXg1r>#H3}z27?HlX${Xo!z4@%
z+1J<kN}jlJLjqK{F1whqq4sxKS7+zJb+Nlw?AkS}wXF@bHQH~vaBOUBM`vf__19mg
zzw`I-aHy%VSrVkl#>Teb`fK$wk*ls|rKF}ht_*QnfBpCAUFBtEhn^NG8X5|6wKBOa
z7EB8B^7rRg5#kIA4i*#=Vp<u()qS+-+O@Fyll84mj2o>yKnqhhZx)o3>sz)=?aTM?
z%1TO1mX?+qZsx35x9;0_x7bZ7oGC_<R@T;nf`W}pmZ<RX@GMxkkkM<Y(CO*=?IBvO
zxw&iqM^x>VQ&v{?S#w2DN~-J0law7XdL<<#3i|r|QESC~eSL++I<%*HJ$e3ISw*E~
z*Y4dj6*wk%Eq(Fg#g5xN(x0mK?q>M&E3fPj>oI19&l6_O?3_1G&cwuI!QQ=dg@lBd
z{Mc^2Et9b>>+w+&-n4o1#=N_`G;a%n78Bgb`@Y52?Fhg0&KSGror#VDpo?$ZTtL@u
zUA=zYdG*z#qg|rKxA+Ae^`<N9>G5scxbe-2iOT<c`g(eLEZ=G?DLKuVk#=Btq*VC2
z7{!e|{tG-mh-!x^7#U4s+;{cW-Me=sWM$`?6|*tSnmwEILoG-Aj)KHP;=YAT9g~xl
zpFV$nz9P4iqqVj5&7Ys2O>As>wq{>Hx4UMFhtJA6nSVYjvaMAS@;tC$rr&bss3<AW
zivP=(jh{1gxGg?-nBV@)t=qRj!$Z%{%~jqSbyi4N`1uz3P8X(5m!>IGM2;Lgw(0)g
zcjZ^EU1QsPv*x;O;E`<WSmuh4-*ztBdd?*#SMbaYTRHwyr%tU{y_(yl<-`e(B}<lo
z#=n*ZZCo9`-mhX^*W-|tA)mQg{KPWkAN|<9d-w9#t;*9+r^j4e9H1e=5Ow19DR2Yr
zyX#?&Z1HNIgB}rowYkp!P-8e?_bB?~YOZ+JtFOX6B;#7<NuM`l2yoAJDmnN6K*W1@
zlQs3Z7sC#n+A7Jw;pZ(q<2c(+GiI;5MH!FfmwelNdq(PmKj}p=ok~K2lIIy2c+CIH
z?C54Vv8F>|;_p*$cD>#Ep~`OVmakQB=HD$;4{Tk(bi<Rs1(DW&x@X_%t1F4Qad^gc
z&f~Vz_I{E)75#>BMaZfghH~3Xg|NI0QEMfnrJFBixWvcHuUfr&<_-tH<(D6>Tt08n
zj~^BP|GK%kflfcUcKdespFcG=e?A;eF_F4>=T47l_O%Dk&d%OZ@>1ycx$=F^3?CkK
z>l?KnZd_mYb+yUPKh@#k;`b^Z^NO8$f3#h$s^ik-%Zv=KudO}2tMv7Y`Tt(dpAn)p
zchbp6B~~BrRlnbOdwV`J!@i$q^MwQ#?%5-w9k!;yYw4l>`ah2)@86D!ieg~cx^?TB
zhXnzJg@)JG$NNv$i%rs-&b>N({jqm<cYA70Z8Bt2ataR@kE{P%YF3w+SXXD4dvDLp
z{S4o)t&O%QdcvWsRP#Fez7j*l*Q?=?<>lr<!NH(2Rivb)51+69SIow+bm`J9m7ml8
zzt8&^u|5C(vFQB0rVnKf9X>p9?%dvU=gu{V#@NX5S5;LpFbE0?=6rv5cS+c4#fcsh
z=FaT}Era~<!2r~Um^-&O`}(?vFD@>AGtpgc;mP8*$MU;x+=u{;GcR^1mf!#5sQ!%$
z7X-@Q-f}&8@?=IvhC@=4(v~RQxZ1Cw)22;pdwYAk|BR3iReLLbzug`g8!PMN?ELY`
zWPhOt+#;RlZ(q6;6tlC4HT(LyujeaMQ&WGgKk3YG>ynt580=LR9ulIUt$ljGL-E~R
zr9ZCM{|$duU;#QMFluX-=(^b5ZTIfQfjYtJ^J^x}@l&7Ux4b?t{q!{5A79tkpXFg=
z23ggcU(<X{_s5s{r)THyJ1He4wJc`xP5~Ch(r;^b{CvPTp|Y!^BY|OA?u%Tr*@bUz
z7)nV>I@Z;Jx?9V1r!Tphl?a}qVDg)HE;XriQ|jqyih6o{3>!*chkg5aT>kRc*VjE)
zUp=?-`JoE%ffRRMW*TJk_uf2_VgxFB)h2J;w8`kz`}h1iVq;?F?60g23KFV*zxVr!
z_3Qc5&(B-BHhR0?&V6C4ul`TFfBUv|uBZOuiyV_rw%q&`k&>SN_*k#>hYA~k*`fD&
zH?mB+{gy9+?`7V1>)_4BhOdw0Z9l(r{h421U(a+~>=+j(cP7nv)v8sX&gHG$<@&Sp
zE%jTS8aHe(;Nj&xm|}Fdl)>fCriUd~%*z&ZT~DhCyKq;k{>;rQSFS8ry_!2PF!08{
z+TT-pmcPEfp8d}Eno|#0y?MIc+}?iv{_m7^bNtj9XO#QP_kqTHc2v9EN#aj1n>8b-
z<6!^3Rqr<+Y@5%>uxQ#p)1>MDryMfg*E+G!oPpuikG(7mr#3JhSzp&0Gfm7a;(ze}
zeJqh0i$3#Dv`W&QbFGZ$id;(G?)B*m6ImWg-fyz1l0F&ISrB>K@XoJI_7Q^f{_$!k
zcb&ZT->^99mcXnpqEc_I&g3{>zJB8U`k#u@FDrzDTzNKqf8jY{#e&YeuG1Pn^Dv~m
zN^wd1uc}$vs?f<*c3GF_+JFCNo66Yk#AjTZ%;Ei0%X4a>!lXmF<_T+l%bKmJ=M{>S
zNaC)0_Fr-4mT%jS%n;veJ}+5rI_Iq$Z!avhcki08^h1@7!S|^LZ+r-TRvOK~P?RgS
z=<~mMQxaJVdagRI>fyI&bJ(^1-*(NJx<Zu}kHUX$GT<@)-?LMe`NEML=Za(7Po`d7
zy#CeioIhsEw#9G!aOV94r4r2?=j(|p{^)(Ss9il%wMzr!<jmx4j*B{4PTyh;{#|e2
zxTsMrO`AbM=clJeX=}<$>vL^Ub*&w5_A4-Ki2wcm%xfuD&LWqm|8!fA*s{#D64c8U
zKeJbUL*p;;gM0K&Tv_R%Q8kqzVa3b&kxwS=SK4XDJ?-FUgOER(pLf(~uRR<z&#mGZ
z_mT@~hhCQ+u)NmMc)NYZ)e6lQueWMQJlhua!T7<~s>R|-f-&yy>_x@J6Q@pXeP8q3
z+QiJPZQC}pnEiEgOUr)6S^L|3WI1~L_~R!hC$HJGN$BX&qZ+!pOWEaXCj9$*|NmY4
zd;v+x&I=a;dU|?%eoJp%xUeyHZ<VOpWX{CIM9}Dms;a7@zCOQs{=GS+dq9QY#EBC@
zN3^Y4rDbAf2I^`vv-1U%l$hMQbt@n&?ASED*e>1ZZ5I~z+j+fx`}R!I#vk7UV`6$9
zK744YU$bWI+SH>*kE*0?+;KPW&CSj2I%3>)pJ(4U*nG2R`TV+BMn*;fF)=;d;(9;c
zXK#%v{PiVs+Jp%Xv(59}5)&2m;`hmfeDjWpkva0<_|D?z7jE1*0V<m-D;pmdtPWqV
zro=VlFXNAA??SXhot&K~PM_}1aN+uO^Tdx^{gyW$f9#l@t?lOS9vK%W7q%vXar)`j
z>+$t-BiDx6{QYuy%9JUfUh}2n^7UuR-rezxS}V49?_N+BYO>eTAHS~emn%4AtgFkr
zckkYRYo_=0@$LC|OnS}s?c!XmOta1Nmx*eJC47B#H6%RT{Gm-&cJ|DR8AsN|?)F%G
zQNh?)*u76CaplUDThh)-J$drPL206o#eD0(SvPNO&DPY_<*lr&)X>&W?lA;acuTHk
zO$1N!Jd>2~Hcmfhu=;A3ZS^<MtfikHpCk|4w#v_GT)ezTFI*6~SNU8vZDYiTJH_WO
zmUQPoPfW~yQe0=lVC0{ioV-uJlkwD39$wyuKR!NA*%}oX5^^N%^fu7JjVDtMefUst
z;MT7shXlLHlY}~t{AZgqZCV@XxQCCczol#4H=SH~liP9n@0n}GmRNA=EZcC_MQw88
z_jh+e?XN44GcBVwr=4xtXku>OY}oeZO^#0VHk}6+t5>aBv2-b`udi?LJNuam95=S-
z%P05fdR%M!acAT0x7<-|-it3ftPDAnw)tSvMwUC<e=K!a8+KlMwFfA4(l$nbbc41%
z)&Bm*suM5P)5_!3($;n;$1FJ~hX+*c{L}jufAM7r_qId6F^me!g3m44y?Zvp{jc25
zsx+s1ok%g-5u+Ee_FATK^gFkR2no=Lf`Ng-`tMQ?E^o^FtgCzs+-558|8c1PCZ}gb
z55s}SCWmhP`2REC-0YuBpyhvNp-L4eAvxvaCv=x_eDz)DIrSrl_bvY07eb}h{9pOM
zy6DlY{|Z8Ou^Uu_RRfQ=+VU_=^5P55xFo!RFRtbCot6tr)CHy$HGE0;nwk1Q=E}ur
z&*{HHTaLU{Td5`JB6P#|x?wQGlVF~b^uo2buT`r5nAp|xHr!K*yLsi`@(Cvn2~7NH
z<Mc>=$ur@~e+Q0K%(@}Fq)VeI`H9(*QxYvl>{}+Z>}63hyY<&jByql<p4Q>;pMBaV
z1g3p5nRM;nw3usrJtg~ieXqD3dGc3QMA3WY>raeop~sXSH?CHh*nar!3-)Ba6CnrF
zkG8AHDuh-{{BOm-^`DfAhQPEv@(dTkzg}mknQ54K@^_+n=pudw&yat)hbGNa=&u$L
zn#tESL8fAkn^8zzzvmOd6L;$7ro0N-@s{mITfWoEXujB6<|pp_wo^X%y?Ppps>-JV
z4k1&I369dcWf>GaYPwGdUHilSGH71o?R(tC_cb#fmnmBPKdutGe9`k?<}($p{(8T-
z^PZ2~afKzTSY8CpYdn3)?XRhQ(ylA(6*vAUEwW}axb>BfC6i;z#@h?JG>(beF*tSG
zr>k)sYFcya_k(8s8JAx!Nj*KyQE8%riVDl=>H6-Dj*NRhpR-=Gb}jFtrpqs0WK=z9
zWdF1OwUCgI+8JgZKE6j!r^lxyc`kAI9ATb!2Xshf*t!_cq@BtPj?=x~y?N7eGsn%x
zhlh=gEh0Bpm&NhJ_Z@pGJ}SL_`?mF9f`g|grwA7-Xzy$t>%aQH*Xw^aTNfMF`FSZ#
zRIs#^bYVF*!@gQkMTLbyKwR8BF)%YaS~@!;!@=2^S@^uIot@nZ1`jVUt_}`oXXhVJ
zCi_b~m>tgp%4JVaO*NQ(R=_x3jhmbM@b~@yYyZ2<xtn+V<KyG%XBs7V*#5i<-~Z|U
zw&Lf0Obyqrg>_tCw`<p|sne$YGOjxE{N&E!=Mm}Y&wFb9?S4KHE_-@P^#A^+MV4V}
zqgo$5O5)<@|86hObhdEH^y!CRmMEE<i|^dI6SP2O?ONCPc=_nfX}p|G3`>JLKRT|z
zbt|fD`6pg)Z|}t$HyVb7gfM(aEoy0PJ!>^TX=_yB<72!G`&^$^R#yHi7SWy`5)xui
zc<`&!_hk?5q|4>q_W9p@`z=%Xrr&bmwQJWh)Xd~~{Qug`o1Of2KN{YYS#Qg^X_Wne
znIR}BNP@w{)ORhbm4yYz?6YjWZpOLx%{xI;C611ad*bv#NAvG8zdUn>kJ^9f#0{za
zr%s*ns41S&7qKp@X4g}nEm68<Z*Cl9aXhd#diw>FmB&_9*na-}dFG9Vs!#Phckbl*
zu+*CE@*S_$SAW^RcsDI<_1urlx%)aeGBYz78bHV1@b2BUYZn8{{~u>d*62oWGuT*p
z^W)>=nlpGhPDVvXCz{Px1TRW24o_yXtM%<Xd*S%!3Y(1VY~~Ly*}pq^`1+<YT)1$-
zq4Cts&QgCyACL68XR@~X{bW#8>WDYXyT4D?U{c2Bn@y+eX8J`%Nio+r9(;N4_nx@-
zJ-)Bn+S(jkxbIzW12x<%`esYdy!HL=MayeFA8mCdJ|D2WR+Bzkgy(g9^TvbXZw$WA
zb@^K@xaRMlcbxG-?0ND@rS&|i%v;$d88Q~tzU8<wQI*5Dib*e<-RhKlYFl*u!Jf1K
zxf%rKeLQqTNPV5*m+=3*ulN2;Ka;o1^zn_wMRgvT(SE_#-mxil3T=DHHRD!2H$%sn
ze{!Cph7wtothJ%_N2~H`CR@5?DF!chklt?n;2&F7-4Q8!pS0NUd5L$g&r3~i6W;gH
zJzur|GKb*|W`?uJiz6>z^m$gsqoDR*fU)IXmwj?GufEaYwfhqo1g8BFVaeoB+Vn4f
z(uu<lC04s%zUXtUYE{S0w)N~X&I%7D@4NUM>{j`w9(rc)_4wDvkFNRWVIiIOb!ty|
zt2iTrlF|Hj{T~;*pFQ5W=J6rtH7_&Nq_h6r&)M*BeuCK?7KRzO?mN6*sdTOWxBRj<
z(W^Q>n!CQ=^F`(LzF(!+N`GduF+9wyXL2+vRNDPALoNG<!NlH@KXMEUuB>HYSh3i<
z_Mk<z{h7AKYu3M7AMx1zWzLq@Z!PERo7bDo<^@&Y_P=kQzmZ@6JG$)SBi9`<dIExB
zYolBri}SrIv8s1|f9+b>mhIbrGfOnQH~;E0d7su)uKWMKZGQ>sl^r?a($mv(=7+UW
zMA6PW_Iw+IxRP_6PQLi~%-T?wE%HvDIU76s!mC-FGj1H-zJLFHdrAAdbw}=Boh;7m
zzulrjFI07!ZZzB0sJH8bjP8ES&dx4;eNA_cZMB&G{y#?9`T6q;_b0hd{8-HN_|zxn
zA0>e~2Hn%utqUG7yuG!x`_Q370l~qCmvP_gG5=|CdG7n1+bqTVPpX~oWiie_QERAM
zW%9c_D<OdabT<5*J26X^F5URyLqUa&9H{MZYioAO)+j+y(bkWqyvL6nEBN%pGpR?>
z+*~|p<rVvjR*^|bi~gTgR#s-dzCPZ)yxctR-k#2;CMJ)iK_KmCW*W0Fu(GmVo_1l@
z>PL@~(zZr{b_gEtmtXEKSJ}ckYlDcih@hYhAG-`6dykv4sk!;#r$vb`FD?C7RkK-A
zTKe$C#qOGFYHX2_kve*Md|6wi;?|2VUc5LXBV)m`WojNvgG59{S^xG4NlSP8&Nkb)
zIsN>loyE^R7GK=Z(!wIq>&C;+@0|0-<nmurDc&<_#yo7!7Y<HuRY<$PW$RYo%p<n*
zuD_lua8ax`f8CO+S?V<%Vq#*OrcD!DwQ^-+h}P0Whn&<VpENKsYWno4Xw&Vt9^T&E
zzdp|HRN%O=F_|4y?_^|TaH#vwThcC9mEqMdGW~SxyLWjE`}ld6U*>E-+<5O^oKU<v
zXljvrBIBl#mq8)n;fuF!6<xS+;g+PMTxw=Fb`?BiiqsKXvV6I|M?j#88RzcFY+fJ@
zf`WntJ7ZqFed`(;Dth$Dk%YImw(3|}N!`7B7c@<F@@bKnm>ApcyL@}&`cIwm;`*|1
zSJqXnYxnN?ZO^;gq`-0F^yy~Ek?qmZ(s_4xxmJIFm-<=Pe(J1QT|0JINbs<MM)*TQ
zLXIq2wCK<A7jNFU`1<m$joCSgHLEIr^GyRAo1PUbR<OR$J`8R$9Y5Q9BRc7m%GUSW
zCRpEQF;~nq4?Xx=t~vFAu*+ismX-R=kt;vzew(~9c*5rVghTzIJJo6r*`29P6*ygR
z)@|KMhRn^5LaH`;!ne-9O^Dn6^PC|!Bg4d-^?fJa*w6nsL#gx%o6B=qrKRf_9-rEp
zToZOWrOAbNr<yRsgiRk0d)go2Eb`TwlE}KR*mzEZ#lD>{_Ww<`aL@h||0i~v-2bh-
z(@wwB{`^K_Z5l(zyOg{W&Yw6LbpED4D4fZ_aOU-ajO)7{-$%=BVtMp+6aQ~7v75f-
zUg8rOTu%s9+?_v-<-0{M1H<zOS!Rc(BhzgSZhbYoytHnvNa9bAn;-VwNRho8zVB4J
zkiC2TC-r)#<^J>2-oAaCk(cLITx{&^<FjPT7Ly$@dNX{~D)z>4G&N|4uk(44I$_>C
zyX8mABqb#|xVf9prXAK^zvqxdvPHoIhP!Xy=kLDTw{fFkN2KW8yLUM_IX{LAOG-%0
z_`Xk72-L0s^`tHZ#a~#rX_JuIY~JSP=6%=21^wn&96Yj9Vr`i9+c{n}HGB4-*>y01
zA(<y{yL8Y>5l&9d7q4E;3aWI>agY-hZhm@tdU8QQ!7a;Gixw$;s<7En`1shC^~&8x
zo3`JttM*&J`QN`fwgw?#;lF>oCQqLH^4xufAM1*1YHY5pjds_Y-p#tZBUEXk!<*Md
ze|{7$yZ$;bCgzO6zuuqR>(;O5|M>AEXj$1zAGKvcE5)`fvHgDYA>)KhjwXibr(0L8
z(h3O;^{q5?b9GHT-X|;EB$T)Pwmk2e)vKLjWAAR!f8;J-JEb#!iclxZ?d|#Lpz=W4
zJnurUwE3TWlZN##tLp0hHO-y9BkO+J=0Jac{yuqozu({9CQnw^^`B=WS@6ebCJ$(R
z-|6Z4{J&<LJb7|MgwBii??H#F9{AhV(gIrJc=lR%@}@U$a%T9b-Pu*jz1(l^qT1iz
z3=MxPYinm;d-iPR%$Z5Po?ZR@|L^Q;admZdTp9$L+$!5$dux;9;lqc2JeL1&vDEX*
z!^7==x7U7M9iRF*+`6TuCE@qCw{Nbj3=WBm>^ybKOX~j|FE6h{({!W7-ozZ8l=6Q6
ze>+JYwwg~T)wkr{-p0AUf8$0&8S65g2g&O%W&{KU9Xi5)xK-l(xw+OiKR!Oba?>WE
z(9lqo$tVA4J3o5#XhY`ZWvsPpIyv}lJ}_u&Yb!S&G<a&rY<G5(hK5E$)!unMZpxtJ
zt)%w%&zU2`k~L@P<(C_hkMn`1fLE<pp<vis{KxXX?}Nq;u;{ZhlCR#pIr8!G@#Q`7
z0xg;LccP=C4@!Jazh5A8yin%&-Q&;Zm;JWf$RD5VQQ7w7md=T-GYe+b^42}QwZ>Zb
zc0=utS4-aK8lQJGe7{5|ao6SL=Wcb*d;R}<OKoM$;?HusXI!25?||r}6D1wdAJ1Q@
z{rWoRk3{?Jy5@(|rmM?bPJKOZlYXa-kf&<C5GU7{(AxREWqVsc^oVO{J^$Uv|L*_a
zLkA8xFjVE$bayf`OuT&OQGS%&^#!db%qsG{_yrtSNq+x-@cr~k^>q`z?W(;VziQ5n
zLrpA}Gp<|yYs>upvXH0FN^B-yTtBbS&E@;A-u+g`acSjML5bNrPTjgx&ZVn9ee;GV
ze*<2GO*SjD4tcm*aBh9aE<O1li~g6*s7}d#sCz;pC@AQ|o6YAZU4D7w!2^XWS*9gc
zvUB{@&&{<yo?|Ah7r(FP>+9>u|Ns46a{YDU_S=H;^88c1TIc`!vfR-=%-PvFp~rD)
z(8Eskc?ug}eskJU^pxxNzFO<IcXm#`bm`Kcr#rt??X5rfwC2wXcl%i%*lygp)3a%l
z5gTZDSwm0H&B=*r-{-mS1N{B@pA=apB_)Aof?s^C`oA@DcbV?fXU{<MNKFb0_U*fO
zfA+T3tGP2XGb=tEWY2tlZtjdd8C!OOPtW)8^*x&0e^)bELLpmGQ<IaElXJz|wR1NZ
zlqrUUhAv#PgyrGGhd(ac{|zp(km=~|Zod4|rLxkJxh8e(ysB54r%s%3aC1A>!X;#!
z>QP}MC&9yZ<ml0dACJqcPd@qNePqpgi~4^yr_Y>O^5H{4{o#_2g)s}>OgMPc{Nb}^
zc86sXXUyneX6G~58^=HSq)XUp(Y)=_QESCKJw0`7ZEL-5&GK3*w0QdFSux-3t*oSe
ze}A9O%gg)X^=swrw|RTrn!kK0nKo&X(esb$>gvWzgF0{AIAFW`Na*j<(o%++-UCO?
z=Q->(U~z2lQFHe2;7CeJQd?rrws^;m8KR=13wQ69W@~OdcI?=LqMZsHOeRviLPA0j
zSy@>JLJr)y69Y0hdGe=4i<FjK&3ah06I7#hbb#jNd(NCW6M1~v^y$Z^cs*@7b{4e2
z;N!=Sj#EEPJpEKdPj6oFvnGj}l`B^|78e_XvUY)Wubc7f&srBAgZ#U`=Bf6Yef#A8
z{{8#pW5t4t855>WJ9b2BTCw5n#|y$%Z>;{FckSXu#slIXICy#Imi-axWGUJylbD#;
z(bqTcb45~8Qb0`1nPt^|?rv_6RxY2H1PYS3Z&kP7=AG)*dgV&Uv}x1Ko>n}3_z>il
za^>;^*MBFyzqfbI?%mR{v9T!|BNQf|TyXhiL{!wQ{ri?WEj*CiZ+q<Bk~2cdpfM8A
ziV{IVLB`+H820H~vGd6!tX;cS_@4TrMT<Z>{#SyA{T@9^GP|2K<;|NMF=1ijrE_LG
zEj+L;c6UU4yu6i_RYpmPNRMI0)+iS@w@p)~Ole>gI3|&If1huY0?XG~kj~2P<B|+#
z_QqX&eqzagf0w6!c$aiZsI0elV%}c+bam3F|BXl79;p3&&A_lRaI2Duc#*G^N5CP&
zF#FerXWAwwoME16CHZPauff*;Vk##VcHU%~sWmmnc`~!k!Oi_4hXa1bPTTM+e2Mqp
z{0+RZ#{xd<Cz{oqFfm*zGV6zgPHpOj*?CUO{M<Yq)ouDBo4ok$d*2)VE^-ggf7!r$
zpTQyEm73m@&lbM_{_}fR3Hf<z=NuN@aOY*E;JlByuh#z*EWTa6kmsy>#WU_Jb^jF8
z<aZr9G->{#3ro}!jpLXOC|plF`+ds$o}(PkN*h@ulcw)?x%Tg}j>*%Rmh1cEUe`@`
zP1)x#YsT7+llCm94@hd1wq9__U)<OI`%mwstrwRX9G}uu`KF-9)bB?7<vXC+dZSXU
zB(6HAW!J(ZT&C&2K4y50Vft3#r2jK!s)+n;i@C-(<G0_2i}&~?IgPkF>pAZ2=9pC5
z_so9rK8HJb<=<nT$20wW(99oER%Yhv;sP4q5bI_Y6%_?dhY1^l<`8c@c%bm<^Jh&P
z8=0V$BFf6jJ1Re`F*jVi7`SEIwxo)RibMNi^``Il*>nB%SM%d~dV0%l+=#ex^=e{9
z21j9G;lJN}{QRJ1DQLNq;rDO9jOO?(^N(LFt{>NOH4C%^a>|Su9NkBoZg0<j44PK|
zF1>Nhq#KKitdy0NSFBz8_5ba+WruUj7H`~m(SE(+y??i|*Kd6EC`m<KJ-7mNbr1Wh
z)vE(TLys~nSiHFT=G!u%>fg6=%wBx00(GYT*MTauZMDD4xVX8U%gaFvl_C=p6?^rc
zfBp4({pLS^YCy+vBqT6IMn-~K&Gjes89>W38E0(!S(%@&pLb`6Ve-w52M;>l*-^;6
zc=2N4Z;6|4et5Nd{iaEigu43s+g+3nZq2@4@b#6Yj^QoXT7c01pF!JS*6;bm<?Zj^
ze*N{)3l}Er=iFs+?$|N6YxnQ_Ctd4!@!{d&oXg96|792a`%}5C<Ykc1anN~if6b2w
zrTO~$=A@*w?Ao>K&+U%h=SLr$?v*y55u>NR_~P`=YuB&0bBpU8$lChr{Q5<Unlz_+
z2^qIWMMcfHnzi)ZyF9hH$sp;61wY<jzH;Trv17;n+y-@-rtklw3UW?}maD%%e_X}E
z@K1%?o<|$(iCh0~UHKtakquW)?OnHf_itu~YO!h=8FT5`XWI_9^G{absCcz<xkSF)
z*}L6RQc@uIMr}&rG|RtN^S^dQ!5tZai_2PCTDmvqp9EF>tF!JeyMExq*Q0XBb3z2O
zC+vBbJ87l5-iqR=FE4g|QTfcu!r+=AXH*{YLwasB`{|3{PO@$LlE~~ib>oX28>aVu
ztz#)o;k>jxR*7LnZFkLHg-iPzcTC-{urYI6#*)XrC9##WRK@l??z*!6(2XDG1*$WA
z)a&<8XK=bcb@@$?<FgqWmTcX>c*B(C2lx2BIG>Za?V)r>{9kP@|KIOt%-MJ;@}GwE
z+dBSA{~MhwthelLo>+6t+v9eO+pHP63=GHa6wHcV$Pw8z@tpmF*Pp^A96Ypby=T4f
z{a0&RBXGV$#Utvw*-B+^HJRhDH!ghmSAvb<<<jRKlJ8!ZKHL}F=e4S*ec`9wXKsAa
z4?Y*TsN>Ug?ri(*wO(u-3`f@fVRcQbJ#HSio_X6s=>Ye&?RP^ur)`?*v&!qhrM-7q
z7<lE?jJB_37o4fDP<K`Tq*+Ykwcyo~5445F=GJ!{OV923D(8B<)z(LLtK7=jev@Vt
z8r}IO4Qlv2wMkN8$grArbj~xe6-r$bH~s5Z303{^{o$4u7bE{^Y@VIxC^)NsO{^&k
zL+SffGp{E*m%QT_-2A3~($fDXU()3hI9=BVRs1qno3r?8h2-3){f66Xf1P}<&y@6|
z@?P+p|B+V=1uowI|M&iO=7=3^)9#30dv|yD$-M2!B_&f{mRM<NYBu_)9p3$Z-|1DW
zS1-Jn@nP@#+WsCl<$rJQ|H}=mt6sir*`gggW>i&IOENrp{yaD)My9H&>ci{!|G)Ol
z<G=8-q~cMhI%uha-*Vx|$VkwJz#BIt{ymNV*Lrrj{wWI{hgS!i*>{U&?6_lL!*Hmu
zd(EOnOroNqQ)bTWTpPXpUcJ7@yM3U^igVWQ1(JC{GgGtY+&xwpZw68=Q~rOoolidp
z)4v@z9&@m9a%DU&a}u1z%}~&D?^|kKg?iY>N!gbc^xb1}T-22O#Y~6!`GVfNj133V
zR<#^A<mlAlS=C|6z)*Z&^M9@CCyy12uQ{*tWdCgSKq9-L^Z}DZv9shho}g5jm}`BS
zl5CSRleaT}NUh)Tww9qLb-@vamfMC58yk1UOlDk~XSw85L`97921)(HnHQNEObl;3
zs2ngWk(Haysd7R<Xur77PQGc4#pUnj^KIYD|7~K{{Zb{(D;H-ghPoVjEY-O5zi|CY
z{nQA?C%1GsHU;d+wcWrM_vO34ph{Lo()LCVChz}}9#cOGERou=W^RGC+PWICe&uh5
zg*~Q+Uh~E5a}(anDdftNbL{koD%lCEgCBm4cqp-!nbSz)@U;6o!$K3{#FunsoVcR-
zFW05XgvBdXamgu(9c$+9(~)@g)jsdkhMI;Y1wGdezJ1XgGnb8_;HK5z=l(*fQxZ=r
z2CE-TecNz1<Z1oC2@35#PiIdrkGjQR;E`hG@kH=LRnET!6JjQ_&9oA23gKP8Q?zg6
zO4a)P1ridUliqG(*7<Sn+x&^n?R<M#9;_FymbsJu{$~1o)s39i53)PzzP<{bV^=%N
z@YsY|v$~p^n6ff55`2AqyN!;mS)*g~`HZp2zEy77+1h<_wx^Ep^!%RcxBPJNd0Y1+
z&Z_m-x%bBPZ`x#J7Hk$g!Oo`Q!-IXh<y6E4_!|oDD1ENl`{Tvpe$Z@u_Vsn3im2OG
zrH{Mo^wUG_@^v0=iv^c1U8<w~`d!dJ%Xf7L!0YYenc6*8oIPC1pe<IdA#=Po?cT}z
z=fCNHQ($<|ZvQ87iPORi76H50$L`qr3b4E=vC^38RbTw;qpjIKjUz%og*sUlFJAnw
zZgsqv*HWRNl_FuQug0%>t#^}AMAoL_!#AflJ+rfZ^@YnEuhnC5JaBDobflXb8yg#2
zM#-0XD_Tz#W@KeKWn^f8b_O=fgZo&ul`<)D&khzdyxaG{{CHu!1<Q-M2j=U2vv9Hh
zdD6cpZvFRchGk_(p1spf^6#BDPmYI&r$(_^z9HZ6$%P97Y;0`%N)GZLxZZvw$4o!u
zLv!Wcd-)$998d2~ZzuqpuPZQ*@lc`6_osoiGvow0_Om+f1#jYLG`PYoWHaeEOZ1#y
zPR14`FD^`Gh-3ay&3F8+`msH6?>D#e$?j4=m38lQ1seybGYB2#2|O5nqx#8FHHPbA
z)jBfA@5-{>aQw0IQ0pZ9qz}vtd~!BFw%vXk$NPYzhIg`M-)?hWrXQ>gOKpC9{P{o<
zvf#0hy9MmHT1mmH{}`=34=nCUw3J8^uXdSluCzl^V8`O`wS5fS4A0j{-%FP`(2)@J
zrtl8$v(~vRC6$t^WDb11`upaIq<+nac0O4zh7HmVS{pRpTZS>j@4MyBuqW=l?cY7~
z^&JIdKG?pCcUv5{{`)%b3!F^}pDS$Ue*OB@wEo9o`3le7=LPxUAtcA}5VTCV57ctq
zq0bk`)D2?6g)I6W@A%CJQw|9SFj;>8A)^3T7qZ%S*5E=55oRE@cWT{t-C*8v9aM=w
zJ3D(xfX0Tx$Hx{}ov7X$7qhQsW{#OO=n^L-C8cFKhb5f7y}4h#ew|rSA)z;&J8P>H
zXj8C`PRhfF4~wPJA#1BsQ&Kj3`SPXV_Lr|;7cN`Y#^MN?bqZb?!q9MexxaAo{CTrn
zlo~^{T4VIwD=I9!eSKSF^yXi#SQDnL7rV>lasK3!DFG`(E@W-hv9y$oT3dGQ@0TxM
z7OY&^`Rn)Z#O=2gCwd4-Np)@6VghQ|oJiT!@ZGxlo6gR=c^)c4IrsL=<aBy)<Nk*a
z23lHL91Nh|Lt^5?Ip-#$1>NtY2aFReH$<%k-9j0uGi`y|YuBewpN7Q8^D~?{dv@-p
z@?#Qy^X+_db8`b$hIn{-Haaal@Zf<0XhGerTV9|6AWcn8NBPScCPC5B(uWQo7Sv!c
zGBIfZ?bbd0^w754+kX!7Gh}3EAO68`LPce&*T&S-(=wU08+XL$frfE+`#TD3NIJ^3
zE$iy42I(Dl^FV_ySMJ^8W0-LI>4glFf}Jr25<CVHJfI<)+}qnWwzRZpet-YsMZ@8T
z3=Bt(9|!I1W$X`*jP!hDaW~IgR7{Lb^vNT5jPE!feE<Kic&YZ=w%f0Ee&;;+P+_*y
z!rilLHCPYMn=|iT``_QT+@|Z!3kz~GBrzU&aN2OcIs-@a8%G@_QHG~U{7Hf@87{1e
zuHAT(@e9+ABNE2?-xBuu?BmIwz<ua#8EADz%I2HTO7_2cm38I%b!P#VioN$5ZeM|1
zcX{#R#T%Q``6qkX*G5D|M}t;HSXF=1vHg6;*hgvNovW1$2VT6;=##Vc@>^bf%;DH%
ze>=;E6^j=yUa@xV(!M^vIo9QUlO|2NQ6edRIdEmjjqUmK?N=mhjk<X4n%mZ`TUV@D
zvEagmfN4{wnm)AaF|7IX@%WXSH#vLVnt7$oHavNfBJlIx_cLk6>*DwOojrTjqVA8y
z+uPgwU0q#$EzJZSwWdD0wl;c8%1I%$d+{k|voBt|#<nwtZ~0}*<)2{z_|CgKs{YgD
zT$e8r4Nn!i6pz_$zkiE|gSFthy~umtAc0n$Zwfok&v#$A<29%5_Uql-ritnQ`zXI!
z@}i)6^8Z<%&Fhn6CNS2ub!1pKJZF5vwjlD!!vY!e@-n3=`2&u}A`U0<KReyP?$D%=
zmLbvWwkCf6yx2VzhATQ2$E`npb#=I=sw!*TdhyuUSjO$IU%XIYIC1*)Y=J)v4Lv<P
zAt50LQj8J{3IsN8+*n?!7q(gybUyO#yM13@U*G)Z&6~{aSF^TC*w33VLEy;o<D38g
zIsac}`f1k5CtF^;cws3UFTm2$QuFJtiHZu##*G_&1XxzBTIEz*Ynz&y>U&~WMrNjC
zdb+v@7pq*|k3=)e-)^g~F50qXis#axRqNLuzqvX6<;Ual^MxKLfHp2J*tJV4H#hgh
zi4!wEd|$On>r>U<6KBsJT^qgqSxFqYs4tW`Ui;Hz|BpvroFBY}TDCsUPcK=oAM|vG
zJ};w7D~pI$$G+R2CeN?Y|J-i>XZ=yR5Cs<zwg>i%Z=&C9ERZP=pTaPY>4SveU(4h-
zQ;*7B_}gdh$babR>FFyMFJ?Y^^r()muI`H8pyk<TW*UnK3O456-sXF|ILT(C%jJ|L
zv13mjoQS#kwoJyhYRZ{3<7;ao4}bdf>DeBBrKSo!uGUBEjv2?r#K<t$FwQ!;YV~SP
zhOqT<wyHl2@7>y(J=1C7fe#-Hs;a7(@`3{b4zM^LI6K>1{fp(s+ix>+a$JIfgcdDY
zRB=-qR@kOp`E$v;-=pC(!?km}438InXPT?Pv3~2{$M*jUHnJN@3br!uU;yu7>*P6b
z+U3jLqjD$y_OUypfp!Djx)t^0$&&>O7AUOvJ>zT|Xm6ef7i-zuTc)b3lQ%6{qQb^t
zo_}x2y?ggGe@jV8HTf-fUhwSY!J?fppaeeCM@>XbENS1_y}Nhseps|qKwiH8!i5W!
z{pm)AKNg3rR=<<C`DTKNl%vax7^!TdnLccW4p*;U6)iY9HEOL}S(#Z|d;7(kH(&1m
z`|a)Rg57r`b{47f*Fh@lLK*YL*Tmyvls{J0vpd+nJ|=VgZuY;0PmhYrN566GI1zsD
z(RYSV;-HGRR;|v><!HBU$8SmfM$_hV=lrHjpB|i)q;ze4y!@3TJ0vm+cHgb|@v!~o
z6VAU5Ma9Jz@89pAHcbpPtpi%nbmvZtn51OqrcFkZPNrz+>dp<iq!}UC&kmZdI(X3W
z$<wEaXJ?r@&h_^7?X|ys_+i0?4<8J6?b-#}WPa(=C01?`gJT!2TybHTFm0My;{L;j
z4>Qy(-Sp(s&FbB*?(Uo0+SrVwmh0b+jEFcPB`y8(+1c4sCQUkYC(j%-PPB33#*W_J
zxho^BVYOs@Svw!+l7Kx-N>`KkpXPa*NS#Pdc62G|?>l5^!C}DWxY8xUlauj)N2TRw
zJ%|1yA9|$~Gq$FzT$lFk-Ma<v7I$=WSL{BX)L5PKX5Dd<c$LYDRp;fH7=kM;i@$xZ
ze|CJz%aQ;!b?1PU4>m?5Tz>s<V}#x3$LCrVrZYD&JS%J7dAHkk&d<-K;{T`Lb8h!L
zB5z}{)#vE*_l6AC;?)A6cH$C-IHnDy8`+EYKVqDaDbec&YSWfj$!^QPFBih8eM|zh
z5TT?*#Jc=l%E7c8j;4l7mx7)Z?F5~35E~o&kB4ohPh0KpZyP^+_)s~w{rc;r{r3MP
z_U_%=(baWmSLy2}zL=Q(b+!pdQVR+Mw&&elv}n<y1?x^P`IzwLoOo#eapui8dv@&t
zU*ua-Vp3F8q?VJv{Wjx|S<Bg-c`SUx{dhnJZcLmvukYHmu#)of<dhVavfZ-L+j1V>
zgtRmZWsaX+;j33KbD-;}-0`~tQ@mW>-EzG(M<(HpllAu(8o%yUbyv#rz3}p4U|4*8
z9V52@L*Vl#6Ku4&&b`ZH5oJ(xI<)yb+aKSoT_v1{)6duG?Z2<IEpO?BLrycYvlDf+
zlNlVE7|zbUzb<)x;eQVy7MC|S92aVb`Bbc#ah&<`&(CK{eimK$J*l-_`Q^{&oD8@A
z|C~Sb`?>dTTZR6fP+oHGOv}qZm1Z>`A2q$J7F4<Q^piTno_#l%84sL(tOGjLrK7fB
z_pV(5!NJVyukSvwcvhU37uUaU`TwUeJh*-TpP6+0vDhgSCNzMSito3T<L6;x=3#68
zzin;w_D2UAnXlZsbt<mv<<j$sPwv>{DlYOl7I7N1h4l!t0%OG5Fi;t=BuEpqi8{q7
zGT{5}f`?3BzkEq}e5_YTQ&aQB<IYHBx5a|H%ibm_Dk^5=<SbdXOzlRFS<Q!o>>*K6
zr-Filp4I4W-MY14_gw`g9zMQB8#fAiPuJspwGWgalKu-G`0i$9W7E^t#<ptJszVnp
z2)w<wx7sh>D%VV!Pu|Yvp|_48XyW|n(W9HEaYt*Mp01z1cJ11d&(C~~W}ofo={XW3
zXACR-_RZm_coP?IDf;=x<0W36j1tW|w~6U3o_O-{Bag{*c{4pY<{0Z}Fbk?=eeJo)
zuEHTO#jAqpOT`@i*>U{SPd@p-ee?G6I(|mMB~iLIV%!l8o&J+fDqPKYur1<1jNbp;
zrXWr!bNvUU78kxf>SjEypdm7$t?f{*+2QQXzV;%WEJ1Vm-c6h+xmmSjwprkdQ&SV-
z^xgF0+cs~XzH-whjg+57Ez_q>I-Zo6eD!K$zv9%UB|!%L>}Q@f8LaDHz98h+`Bs%l
z{@aUpD|UA<6z_g0CpohqPJyX-=K&kJh7<ek*WcxvbkgC`pGFs_rl6DWe)<R`=!;o0
zIJpQiT+@Fh@vgMBwH35*e&vc48He89y?gh^LH@b}_bMLux=P(VvuM#G(27S!hPaA{
ztSnp&Hvj*8{;_-i@7<b>k4{h5e|$52ekw07Z^X77$$8c9EJ6E3LCK=}@8j2X+l3FD
z1{J7+{0%G%uD?#)7_lMktdyCNQPadi`CmzCjmIB5exDnvy|Fx~O<GDyKwP|i!UTc;
z_g#|I4nKIHAdw83sr`OILtlUSzI}F}BSBTw)tMQ(y1Q?_y1F_rFwk*(-rYkhgO|Vf
zcw9c+YHpt2^G8KHHzXcrb932I@Q^8XPsPN4{MF@h@}-q;`TrEBo%T^XnR4HwZB2`<
z4kM%Dn<gc#9U^PD*{`1xmYu(Td))SI*Y8C|uN7aNyEgVh+;uG`){tooiOY31u`s3F
zpYCbosWvm^+sx0ulf^dsI59Og*u1~qEq?M$`M%FJ`!}aNvpjF9ZeVbs-2QK8fB*Zd
z6|t+YCcU|_aZlo5wpA-vI_Bo;y7fpHKKOXzY0;8p%a{u0AD%QxD8HV6f1_Id;?mO$
z;mc;&${S3b$6s9A+0%2RLr}S<|FZ7(J4H8DkFhukfYFXhgTQM`x9_T3Icd^@Pde+e
z?``eA?LYTZ+|gA_R4jha*fO1!T{-DxP>`x><C35aha1l=QZjk|<cAUG6i!Z#+1Asi
zaB}WD`Dxo?_rGb(E&5R|2Ol3leD4y|UG@22qSH>#n0|b&xPIC0o+UvU^<R{k8h-WL
zr$r|#GhMzUQ2KoC69cKh-{-9Flu9SZ$u+6_l}w*tH1ooa!o}-F!X0XC4n04wzVv(b
zCUt`+1`-x2r$iVWJ{;-fm}fE3s=MpLj!a>7`|mQ04tJ~HZ``_1E@-P%;OXg;PhFla
z#IWY;*Nk6(inndw;vgl$@^-Sn5W|-FHk}X7_)PF&TYj>o?d$8Cw^EO8doS^{C}Wu~
zGsBkoR!>h?z0}c4iYzc#Icf63nTE|h&(Cet(&XH@I!y5P+Z7SJr!gw%SkE@OynOfO
z@UnML)=8Rn+W%l=boe^|{~5*LWfRhVl|+<Uc|0jPp{#W0`QJO1FZTbL#HjFYqPvHn
zB<J64xj8n~Vnw}dobzf!_Wo3BKRf@u^|uR=n+2@0#kR`Y_f5NVN4oM*>6fMEJ6{Dc
zdg$+*`XD?iN(yx7)xw1fGqSP{-T(K^{K~a!pMHFN{PJPDJm@CvmxuZ7WiAw(SXf9f
zGBRFx{WaWX-Gm7OkX>Lu_Repd((vAE{q@IZ&F???@uT9`yYl_rlE!HdK>NlejnlqV
z<`^0pa`5xJS65q0NlPbwXQ}<`>E+dQF{5RF(Pu?PMGr48Cue77DJdy7)4YY#z5TCo
zO?NeMe1E)CSUuzSx3_oyJ$?2}=)t^<?{U{|ratZVTkd@RHs~BLDO*#=etCPp+uQS(
zcZ=%_J>UzdXlA$<Vxzw@q$~6CvcjSwqZmDLE-o%MTj%)`CpH=;A4~Z10(2Z#%ju_1
zd3k!VC#AQ==zV9kW!o*^>eP61bNc5uH#b+lyR*}#^i@dN&X^M?PcHoS?OWXK>eC%t
zw{QRcJMGQV>#sQ(*n*65E-mrosrj3x%h99&Mg|Oqhix0Q7hcKYESMf(G|%$#TdQJM
z)|`K88#)AP-|rQfF^em^);6lB_-3AgLdKg2mwScmj15XwQXBd0JWd^PnQ{7bqD4uE
zuBmCjk)vOK$w}KJGMUV~dc!xquJWXu^1{t&fp1oY?yK)Q;lc1uhpjV+^L>)pB(J;E
zD~)A4YHqJ^?{C|=h)Hj=<fQ`+E$8O>GAM9!I=)#I`mQiMWPz&r^xo&^90g^0y?uGt
z%=?^}oz?X4Mc|CCu0MVnZg)$?S5BIguy(EMW%2k8E4PR+78Z8w{2u4jf3)n>5tovf
zJsi`IGG!(xm>8%3`nzs@M;}|InCdKV@7;ITe=o0eaoK*RZ{LQ?o$H=%;%VnEe!Z{u
zj;Xh+m`KaHCZ_lRor*&&ELCC#abE6qcDHBEVqjSID9Pmgjf2Y$9g?>E!6@L$|6PE=
zh4(u{UdsQ!_y7AYT)5Ccf@g+Rsn-85%k7`q|9$BX8ep!tv!ig%Yt9R{zg{fP$jn>_
z+Uca+Z_~6n{rsiu^?ThIHq`tq5)l;*tgf~;H8l-PPFA-4dL?+@?~2c7%~vj6+6vkP
zcK`K`1q&LYqM|ZRPEuuPu>bRr|H`FHPSR#M3qULB4<;=5_N}by>D2I=?VQ})hue6i
zS8Uxn^-Gm)?wuWl2Z|fku3h`%>iW7?^?4Od@gGx``_4Aw{delx>Z@5>wr!i_w|p_T
zxL$y-FYnc>S1<C{ePF(C_WS#L^|WQ@?SA)kb#<-SvuBQ!l+=rt%jbW~ojhYk$DKPd
zS=rf(_w2E`^s;12`gysozI}3WX69>7zpht^nRJ5Tqq3cy+~)N2-+s5>%G>_<#>Qk3
z0f7hEYU_elI=Ix{V`Dfs-`;=i+O-n)bv91U&X$KZFIu#Dv+x<7oiXpe_i{2UTD*AY
zo;`DXrcbn66SlfG`P8XXNs~{y96fsU#>QlJ(79wXA|fU)YRgKOeic&poyF38uwl|9
zp*J@+Hox2VJCE<hr-!~vgA{dic-F36tD&iRaE4*>uRGH(zx-lq;P2zJ=L!4T9Xl+}
z%rfmheE6{9CVOzPFTmm`A@HnWp71Smq5PMN_nmV1sm#y+-Bcz2)~>0tZ{KdXcD?w{
z_Wi!E0v9_JSvDCPcP<Hvc>Q`|^!|IlYkT${<hs9a(c)Uwxl-G65_iuRJ!-4DXi>w8
z_0JpGjUL_)KHSEelbzL+cFUwiKgPr8{Gy!;3Lh&3YCOouc0T;;>l;gToy!>@PC~9O
zQ&LjG+V$?Q_tn-;+Z)s?!^x0wZ*%+F(o%!)kPY8Xs(Z=_GP=63%!yqkWm5A^(z?gZ
zBK^GEi#In_E@%Adi@dZ{$@zSpZ0vV;W{ult{nV{KeX_W6`_8{3opHZS!b2B+ec;HD
z;96p$DJ&!~VS>Xlxr5^MI-#KjTedq3in7l3JO0+TDcfA-*=xnmPC7CBn7YMunHbi@
z@0YuJ^(qGs&zDfCmoHv`R+lrBf1S8tgF#Aqdh)$Jl`IVGd@=`)bP8`QeC#&q^wS@I
z-`Dp)dzM!B?PmJRuh-*22Yvke@wi`5LZV~C27`G2D9{mkprvHnFLjpB-u-SD_s*T5
zRnmu-cuxLs#`ye${QBS0Uf$jxci;cp_ipd^xEEim)<kdT`}px=bKDwl7YWm>Db~AJ
z@4EGVj;!(H2M3!$E77)Z*^=<=%*-uSU$gdny%xPC@i5!FT^A}J9%{X@EmvAcj9blT
zM#J>@x|#oe9Jk+eHtp~<-RO)@Pfk|+`}y2bU7h{B{ePRg<@alUoXxLu?zjDRqgVEi
z$i6}sh9mu;>-|ErPUV<^67+=APxnfdegCs}^{Q1`TefX;T79*sre@FkPX`V-c&G^7
zcv~jH!?yo>wt)mk!SaK#oJvk*WoEN|)K;xsd-U7e+b`Gce)meOK!RiU-M(3~q!=7R
zu1wW;J8|w@+Tx2Iyu7@iQattaw9@Q#c6EO$>?%Ge%(bbU<kly1GWP$9lF~mv3O7aQ
zaPacFUN62ge`E6TxQ{<rq0JY8JQ2OkGZ`o7Slqb#J(0my>dCzKE8i3ye0cIsdCAL@
zirk!yXM!K?OxIM8?q9`tZ<61ef&-Z*d>Lnc<=)=0c?E~wYS9l@4ldXGtHmxn;nO$0
zk9tj$*;oY`Zp@m!o3&-vxBWXrBB#H9b?@`zH!m1=$0&5NY??43kCFR+giW{1@2CmS
zUj)gy%Smx%*Z#e}znaP7O~HYyr5m3Jus+|DJo$^x(PC!y|1Goow_ADS=ISyZc)fnV
z-~IppzSmw~AHALL{_lI=YbJjc6%_@IF}yCZ5)hQD|5G^W^i$9#)Ve>9<&7C!+}$6y
z+y7AnEmxMW|MPKy+OO+tquW8H8#6QW#cS8xjArs=W@fHfx9*rTzby*`XkB0a%}uPq
z%X|)&@B2KLaqojIQM&tnz0&UL?ELt3d+pMGJ6E;Iocwk_6w=evlV4p~xglz8LYjw)
z(2^xfN>+dQv^xH8SA6~7(jGZmDRKQcl~$+5mKK&1DMmi?Y$VNQ^PcHB+AV(gMWy|G
z^Za`Wew_+2!b+2D&WLcax>bdBy}7@Ce$}^K85tQ4g@uMHLY!{BQl&=)LzE6Ja_zP-
zG7<ufk)1rLxcu_V^61%TpZ&gm^CoBWK~Qfz=jNtXA2s2mq$IYh{}<~Eb+UAe>pxqt
zK*7Ysq$2oj&GmjMQ?8F6KW>Q7xv?wsbomn4T7XjRt5>d+WdBRq7*X)x0Ham?zdiaV
zl#Q%lMV&yEarLHWjx86W^WT0us#$SKMdNSH@y~v*Cc7}LT;A1iMfd{)!}5zSX0HkV
z5}|V4c=y7$M>tEwL>f|zT=b&duDGkVtcxkzZ5_QZTR0)@{`;V<zb5^DQMOxej+-)b
zgObsv=zycscRtd8aH)B*w`F>Mf|HmO*ZYm7xexB$kEq&YZhm;SqOeh|Rb{i_r3DHs
z>1jd?GrYVH>P_EmXnCji{L*=@%~uvLPrv^A_4^7BEmsGho^qad(v{!zc{vsL|9-ct
zeq~6FqWC&)D}RS;vqcMEUD5paX7l+!-!?JaS-RxYr%x9yTws{%_x$t$4Q=huxxry!
z#~7+o)4zmXU8?;)X4=V=PpmvCMv_88LNzy)($CM6{qV8!<kKS1j`fuxk8W&Cj@X#Q
z`v2$o`ft16{`mM9bm!IWZMln0v#$kYWv$AOsXe>2^7Jp}cSV2i-P;FQySdOb``U#&
zJBtIu!rD%+j8p#6ac1Ufmz0JW_O!FJj;>w1_R5tjEubn@NJwZw(8>$fuC>jYB_$yE
z?Ck90v+OP<v3u)HPd+(Gbx-PPv8;@Y1NZh;XFfdCy0?i<zWz_)eEBFLVPV7kdwUeQ
zO*E!@>BR1uvOVXf)6%6&Ir#XNty!bPb|?P;C~??Ue*;zKWp8dcGBPr9aB($Ve(4e&
zEj>e$tCfjcOeY~QKR^JI3|dyVo#0CNU^-)+@U&S{C1PSub0;=lm}$Jw%TH~0Tz|t3
zixbL97dF({E_P3A^IhNWyS`n?NGP!Up69YdPJEyI4oshNAa(P?$8RF}&Ye+7bz)i+
zzD^~&)>b<yxpPU7NzRQ2v#)G4H!He*adCjEYM?`mj8po#mi=lkrytT2f5XQ7Br&mL
z&ttw#uSx={!tD6l4DID-Ng9LNfOih_Pu{tR>C=aT6Ne9j`a^FxCj=x!NgaB2PBq<~
zefxZyo4N9Ov(J|MDNom1dX8H>V(K)vd!OItHq}|qDlW2k*2u1*pvT9VeQm<pm7I))
zg%dQU7R)-kZ&S>-X=3rmJpU~2pL9B<NoiU2ZYg(n_8Tu*JePJv?VBT$o10-<aNzrm
z6<eY}>HO4>iW4SM7QSjFF*_Iz{FMnfazvrzna_&Lmp$Jtf4|K9g0M}c(UQi-l&ddy
zq|cuz&2{lW(3ExS?wt*4Wdtpp1QlL39}X~Ayk5Kg!}b0DMC<>)j{kXLqOwWxvoqfJ
z_N`jQ#ZbdNozda-%f%sqfs6-Y`(z8!+bVcd)~(5|T&3p!UxvZM)AQrha`_dPE?r{O
zpY`t{f4v824rO1hHR$->Gd$f#o&JWlKa@LoYu7HT`{zMvU>)P4EnBuY_Qt+g_VUtf
zj_J-U4s4!UQ<W?&C7X4nMTLbA2d$hkWnR_l*p(q#cZ$#3&Y3^I|I?=;Eq(p=(@&eC
z*1APSNf{X%?_57Arna-A<H3_BDX&&b?(kZA2y`8-y8k?tG`HB;x%#t}EiHFmpDq1>
zZ%#`~%ZCm@WwzK~UV77&EiEPg_1)JtF%jt&(|rV*LeI~4kB*k!<0!u~rf;eD^rFyE
zQ7<pA6&p7Su3ft}KtrUXr^h8JNvU7jeBJruuB)%|?TGJ;TI*I+WTd35?D`}WmS*Rb
zFgWS$yjr>@^L5y^`&HVk{_}boZbYygIo34SZ$?*l;^*x~vm|?^%?h4uN?qdR)ug4_
zdE=>5dZ6H}?fK~p8?IenocOnjZ?^UHD~sJ6ZL>r+9%ekeF`0p3`c<y!N14j39=>_w
z;+?10t{>rWFnD>8yJO@1IE8(3qO~Eq87I#^U6Fd)V^x^5oD>(VgMR8$&+Xm(`IXvb
zRu4Bt)ZDhPwhH+F@wkj#{l4ALU1MZ!<h5Vi%(eUP8A*-FlNR{+xV$(s)8N@tL56MH
zw=ucwJH!2VTke}pQJ%J0B2LfGC{DlHb*_oY<oS~w`@^f4%wmr}+H^C)T;jot<svh7
zZW8(`Uw2~R=Jd%~Pdrvkn*4B6#D&6tHc|X?Dfya4>FMfG#l@B--*P6gup9^qX7={w
z4OzKzUs2eb0*C#z*6rtJxiW6tIHA40y1MR%oU&_(h>DiznWs-PZf<Vh`+WV^2aeM+
zO+*BwxyyE5*ptrB?mx>VwtxBC7lG5VO+*C5+Yfvxxe*=p%VwQ4Q}NdVenyA01^f@(
zzFqRx|9H3jzVFA6A1x|ADCFMXC+q6!dY4J+@69cl!uH?q6q{6k%h~hoR`!)Uch0O1
zU(d!+^Xuhu9tKraRi1`vy3uX=`~OS=9g1^V`A3DO+hW0;J9kEGNMO8I|G)Ou#$@(o
z{`2j2G|MV9KetW3v!f8SFwCIvkxS4Qozim7^mB7Q_I^JxQ5n?QyOCpdr|7gU2Or<D
zBb~xWYi>Q2jCtZMVerZPV(sG9YuEmjIk4%WTsyb}Y%Z=eOITjs{zvMXCIyZ|yo>)#
z4Yy<X@b;nH@d*k|IvN}kydIiJ)lUBT_nwPhyN(7&-?wje+tpW!Tsm;T(KKp*j>`lM
zk$867brVz+9&~*-75V*w+jA*%)f_hEnuAQ2eCGG{af@HrQu^9Ff6@yh!w>eF=WV~+
zAGYOF(qf%pbLa7nKvgxhM_aGQEe5rIwWe}4?0)k5<Ye`YWpAVI?I={1tNjwVCU*C<
zPoF*+)c^aFx4!ZByWRZR*Vn184dZ6W$jm$l+Jdou?>8xi?@9OO%#oR8mMf(r#{KWl
zbNk2ZcE59qh>(!0`QUhOXR-Rf5AF6Bw(tL&yXW&c>mTd?|I*KY&~oVT;f+~Wwa%S9
z=@=CyWtMZpVdl)47hZp@`2Y9&#}|wHnHZFmm2ci(bT55=t=M_H-#SyLPCXdyx^(&b
z+V|DqCi3rZZx7dgzk6IzQ1Hf<OySh@^urk@kJfI#cc@ELTVeX?jYUtr&YeDe*#6%~
z{#kalR&jMdQ|rFpEnj#s19Wf%)4p>*KvAV%_mMklV^ZsSeUH>sRZy(&`SGaxQEkeH
z7zUvkk>w|KTOEZN1;9<*7DXi{g(d}#`!!3~@7d(Ulq2)5kmFE*AmfC4Gj4kNJ^%4!
z{@*nPJB~ZK{AYgf{IG4G^xPOd_nI1;95d+>tGV}2ssHWl=xA_S=ulg`_x|g}ixwpq
zNF;2(y*^{k!i5X>>GZDFG%yel>rOpzHRzY}<dX-^yjXpFgMq?)!_V8>ss-+cEMl1k
zPCnpK6rO-pS9dLST4-_BWpaD9PLqL%)u+!lqr$JRo%#E0U&p<@a!vAb*^Fx#4R-AE
zaxyR5EjxAU)akXq_em|UE`9sBP<5T_2j&A4%(TlbWSqCHpFKtJ0QX_rj(nq&1^f=s
zGLOYkAWuSn-wUSC$!G3Z-f<ReS(uQW<C5;kxF%Lg`u>#}=Vz|HHlOFa!JZjAWe;p;
zxY1Uv)1<&-$=={TV`s?@_D{ZQ;1B~ln4`&n!&84xL0jiL_Tu|@SF<|q5R{#2pfCIT
zQMc@2+X?Gt{A6g@%@8yD3xlJ;x>hv?@0pda3;3VR_G58?G#fx<;)J02)p_m0GdQ2!
zc_`Pdz!APi^2~XQtFL}4$5$MzpWL2!?2ILY8q*JJ7qbq9J10&t{1G~!AvRxe9p^=s
zSg^kmJ37=}G%0YHFQ0V(PujAc7kO;Qntv`^dD*{V;@zj#d3G*-JG_POPU$$olJ>fw
z|8bXxO4{<vk?uk#Utat0;cxKuH9I%GyLw$fu$3W#LxI!bi|MXt;k<hXxF0_|w{IhZ
z0snV}wm|6y?e}8u?b@%Ni7{pQEyU&s^F&(*M+0~e3>=k*zB*4iAO!LlIEg_S52f8<
z%Aq14*&oLQp(znbPyp0NbOHMdqz1}p$(OlV!2h7?*qIe;*SaPrEBCl5N3IQHVPjJ=
zGMaSx(j|q-ynnughJ+kQ+UT(Qs*-`hhfT**w%-m64sLF1W7`y=Q(!eWKx--oFYnVG
zJ1kn-+rRJfjg6JPb^CVheqq57Em0<BW<fbQzRo4pGHVttWL&#;?cQ&~va)Z>|DOTP
zy<NF-Wx~abmeWt0yp}q}#K`o^SPB*G{IjY5d)B4bUoX7=%E8U;?BjFBbf<rsTWP83
zt5>g1q!=~MTo|IY@M4CAnVHzci4*tcJ+6IM;i)2|G1ZHOl@&Cu;&LVT_o`J|GkliC
z{r2?ma0m#vFhQpM^i!wYT-{l-W?i^<&(CZ&Z)0O)M_1RQD_5>K?ll7)MCqQHsrjVH
zGAKCs_nmVI1`f+FE1H;yY}~l9HZMFXifi{>zD}2>FJHdIJ->1~Y2$)Lix%BZ4O%I}
z$jDeH&%gO*&#6<V9A%>u5)`&Xy<L#^_-Tn%U~FvfvSn(oUc6}dUg+uJ@nE8|`?spK
z{HE`-S1s@8;Bawu{aN?^=e;bm*|qN_H8nM-*Zi}X>jyf8X5YSfXVQ#g^u(`ZnJOtM
zSr{4$dMzzF(eDe5JaFvp_}IbVA^)b#8npR*Q`Fjj>y`<t`z3sQbo9>sC9A?69U1v#
zty~xij?0#Rc*^21Lo)sRyrVOX(@*4W|1B%bkYOU_Gs~p&^5x65;UZ#UL7AB=@Bh^j
z;qsYj)Ox&E`uXe~x|*5`yT$dt-TF2yI`82;#tGN1g}u4Gy?@s1+10u65fL6<ONETn
z&OF$%WlN*nE7L>+i4D28%{JZ4k+3e)NlHrkk#&E0-1_79_ExW4yY}q;t1JwTj*byq
zG6c(cTjto+-g^I&m0@dCucUEWK~d4B_nS7SpP%Hn{PotilT^JcG?*01cFX?%aoqky
z+UBpj)-70Y;QOr|vm8}7-|TU2=L<|oPyoeM&6`)RUKKn!Aqd)9lasUN{@Yu(Zfz)k
z9~XbcY4OD`mf!mN`0i)loIhcLz?qrG?T;TlVqkdt_U+%i_x?3CHlVng-#>Tm+#4Gb
zo9};bKXk~ctE1xps393{Y!MI{>ABp0{=3qjM>>TCMMaM`{NDTKFu(nm-}j<oVtkhS
z%{_E!skfzx$(8rDQ>ILLaARX~irMVHvA#l`ES{d8Gc1eMR)?(8wvvNnyN6b8|K%7g
z^y*6=@}3oA+EB8?z3{DPDg!(J-G3*T0+@g3?+q`!%b+K~%6MT{L&iSNXWuzE_DS|_
zR_9bGWmG(D+xJj`ktx>UKtX@<3J(Tt=2D>t2O^%`6D~g#T6}qLAy3=cH0P`=t)Spw
zOC=?ypp_!Ixw#gVpH!}1y$U){<jVzT{=)jztFp7R3!j{r=;+(<?Mczj4b|WCR;^mq
z6r*>1ie_-c>Z?i`8XSD>%yZ|?z3{RGa+gV1%#MP_OP4QK`!48{G-mtw@#C2@2D8tu
zSigSxs#RJtwpCMf#JD$Y+9biS%x~@~VRgSFCnu|~T(X2^vYM}xo15GE&fw;Q4d?Cu
z&&e^91|6+GbLPp57cWlmT52G{qoJd-<j^4}P{MjsX5BAo{LIVm@C3uzXK(B*UVfkR
z&+4NYCXY_*?^oG<mv3!Y_s7S_i#<FzIygWlw!SRU(9=_EKKQ`AnweqKrcDuxFCKVV
zawuuzf=!zyy?Xt6WBPfyS@!jI)y9fqIuQr_mJ9FPx%0}ED=lx{<n(oS9}e(k+a054
zA;Y(1=~6{i)up$yAFp1&?^Ex~gY5E8_8DoeQ+IWBW!cdz{`T!#4L!YO-mFLVG^!t%
z+nZoCGaxL?t!l3vXuf3k`+c*Om6Qa8gqm({PXB)E`pwPhEBEe|eSEy%JtHGy`)hr3
z=QB@>4n8eXR90q=T070z*;#S=>5Escv@CY-4=OG;{`UU9zxOnqommI>aSE$_SP{5*
z!u<LE&(F_4{^H`|i8E)O<Z3;%o!9tq-gaeGRaQ?=PZ=>WwxvOx*RF-h*w@YZQf2$?
z%}r<R@O5v#{;@26#seBbn&hD(VOwQ#>GEYu6&02<Jc}=OoI2&TtKy^5sZ*y6>i+yt
ztUkvLu6Mt5|8r*xS<mo7jzO5Qi|t2L-F3d*ZQoU6#7}&FpJsd|KJ~`m{%ax3Khz&Y
zaMx|G>Uf`$AsA>^V9$7;-GIH}O<I-N9i8JhFQ2`$|H16CH!KHOcjyT`W%_Y5;@RWF
zw##NWax{DaEnnOB`(1Lc+vT@KOM^OZ=k4yb|MS6l6Zq)hcVV}dt_Bq^_x8?qa&i(7
z5NK#?YdbA<8nkV5)haGf!LcnzlAXOg{)2#sNXv{F5<YV*CVG2&2L=T_`kwEUl9ICB
zr?K$yvBK0;)v~v@Tq`RpCCu|=LbODuc&SeDTDrbuYS79zrSs49?5+Mj>1>*FQIV0D
zPQ-=WO-5Q;T!DdsGQz^me}8|!y#L=<{jUE0_oa60O_yH=oqHUZp00lB^5wvom>S=A
z-{0KaoU;8k=tSvOZt*hf@T{%3zW<myeY&#3f%*b#J-v0&E7yH|e0+1c(~lb)lR?XL
zT%OE!_&!ZAXl2NYpFd(bXZp1Lez&{d*=d))!;4?H3}*U(mae(D9GP(U{nZ0!G<0=Y
z1rz`M`MIa`b(ogE{_!=Dn}6wwFAdPR@O3N84)y=VMMW!i?UH(aZtmjB&(Ah`Ej{$&
z;^OMN`*!S*c>DJ4g{-YI^78g7#}|cY75@MG{rjm;l9oj(PEJl0kB{|&u59T(T6ERR
zMN@=JLxhWkg~fm&NJC`rylR)0soLS+PJIYi84|H6g|q(CNp;ZaL(iT)%Ts;$>eZ{7
zgZ)Rl#fy`YlD6MwXJb=RQ)@FeHZJ_};o<DB#T&s*mFrS#XL5hI%~1ODLiyFnr&%2(
zg642MxX*Y~>cXt&2kUE#cep?Cw+rlHiSU1Spk0B(T!Tr4M<*%apyi_Zz6^1!n}2*L
z5Ust;l<DlIG;zWDlT|Z)p3PqJZuS0F^V1G$lM`QFT6*XDl5a~(N=hCaYUNf?(uvx#
zB3xmSwvtm+l$4l$oXrFAvnM7hFT9v>;7mqVmehwGS=rea@7&>88r1pb%^SP$U(1&-
z2jw8W>D<rH&3(OfqTlkv|Nj1dIsgA3b<myapaZGyg+6fZow>38e_d8i&XGGii+Apy
z<k8M2y9iY6q^B>xUpv>joDU@M>Q$pI-^Xtul9oj&^PhKhOqevuXhofhu$m8p;K3B5
zg^L#_AK1Pdw6fi{Sw604r_8;p|L!sLoPK)f;$rug7Zy5)1P4F<US?`)YEkk+V6JWT
zw^uy7_(2;KU%YUrsj*qKXpw-hF!SoGU5$3@Vk_nB+3ws7ygn;N@BQZE-VqTJPl_yO
z+`R7JHnZ^25l*X;7Xn|eE_Yde`Qe3y&LzLTyj1)h?c?%d^`5C-OF!*>|4pZ`^wSeh
zraR|<&O6w@j){qBL&8C(Z`b|Z!HtSUkBhI|8O||Ys6N`Qz+tWs#`MSf!uNXXJIXI#
zG6k+-`61r@pk1LRSwLYT!+tyVKRG*&fAUplQkcGQ+cvSebLVz+bbOFjDYTHev9nlx
z=GnA6Ww&#~uaqxbvxY}+I=8Z0&xhLzx8+xs6fAYv>nOAQvgL!@At50G3`>?Sjooze
z=Z%fYk_=kf+Pi%h&9f|Ki?8{}I(5pF0}l%vlqNbXzx?pc&CNIVR2IjZ{?or59$)L4
znwomz)Tu}Rq|&oZq%36kL_|as%+06A=!I{8z1Nmw)~s0%-hM66ytk(3*|TSgu`~51
zdek(w*;O5m2{tt~HJE+2qpRx^tEY+(=c2`nZ&uq?vt{+TDHjzNgQ_h~PR{EkdyXDG
z%EEAOQsKS-ds8>Eo&Fv3GV0UIss{xY4+<<8b{O|Dlq)EinN8#7=H6KTKJJy|7Q>l7
zpyk7&qN0gMIs|LY+T^qD2^HKctkTcU$Y2mm{PW`@bJvlWw{7pirS6?4FRDK?M6oaU
zukYNXaHk>0e>d}->zqoQ%<~N=nA~v|WJ!GC*$_WRd6xB^$3N7BRX4D$*thTAb@RnL
zc1R>9CPr+@2wZ>l&%H|lXV0DmjYxbCmCIgGVkOJykd*W&)U$Qd&76H#Uo~s`U%hdI
zgQ26ld-szaixw?%a50#D_QjhwE&%}oR#sM^V@9}mc#dpJJzcYOV~n0Ss6hovJ#%w)
zwX{Ij5nZ}`dE(5Ol_%e(pPzU3?AfzdE?j5`UhX$>yM5QegaZ!`w`(dWFo3R0%Kz{%
zXiJpt^r=%X{`~y>;2D#wD;j+K{QDnyrZyjB05_qHmZYv@TfA-^U)p9#tGRt$U0nil
za`#rB3HS2iDzTE)i`mg&Tm9|Ar>CbQl_nl|T9kNxo^8tJn;QxqI)O||dt7EUS3_I7
z*+=d0iHXXL3@1;Xw5a)Euxj<{#H~@kb=<E_pEXO0iS6629n(&oI(6VoM@PpCu?;>x
zK1Ysp3QwFqz5VX)^2@g0?;JLodFH!an%Qi_^m8(OeSQ1X9<N!wy7_2Qqu0_`(^Mbn
z%1g+}>HVq#_rnbSy!c(jP=Byj=#K{vd)|Bol{UeiFt=3W3DtrbModCXlWe%(u8L;(
zeL(zZZ0L6%#%uT7H{56})Q`J+{+j<8_NLuaI&!x&uv#V5Gd}oq=j*|A&W}<Lp1$oV
z=a0Mh*M*(A|J=9wyU!~RwC*~6`+Y*HD)U0E1s?1nTX*Qsp2=48Q~A62j-L63vwE(l
z>0CFh;{9?X?Su8<I-^gG?HoHwcN~AH+TGi_#QVM1^ph;^&ddeOp&vL;oM>2bIw^Jf
zO`h~%VVUL?JxmM}?SFDUS?o43^L<?2?<c}5o}Y0%ahQMd;#FO<<LZ8HI<D^T;c({G
zRu(0bzki<R=<2XAXiS<UV35d^VrW<(*=sQ0hBMl;^Y^YPA{s$K2lT|Pii>x@^|#Cv
zN|`vZ;KkPsb1a!Vy;!gINKVM!I$=e~hVamZ#qZ;Gv{fj6TI#{XJaI=VH>1Pd#r>P^
z`d<}T>DIj9cHZae>dO<A7c?-eSmwvduqFQ<&$~?)5vI9PBA%WFCgzKc&BY7z_xpBj
zF_AFOe>QFVy<Jl6B|ANs_HZQ}19kkpSRB|go}ZihB-U~5)htk4elr&=e{;id)tWU&
zzP!A=Grhmz^ut)*TGdFE+QOYNpmNqyhR?;tML{R$!QRh%Zc4_6XMT6pn(DMP=wOP`
z!5lMX4GoT}y>e%IZrr$$*C^iU($vzz(j#G*bmCvpwX0VjJ~-GcA}-zzYGti3-0q`x
zc#&&&#ph>dr%a#TzGH{Qkz>b_&d;-bQed&6<mDyD)Nf0cEnBp0o7mB#M?ri0LCXt-
zIzgudfCiO)e0bDVRb!22FVkLqwX2z(U+4j!0nf8-&Y8#iWcTUJ{1+!}oOUK*Z=8Q`
zZ!c)M^w}AP&Hb|0poXWgn$L@?!H=_6uUXS_H_tsQYt{QZnj%~oTcbikLKf`Vb0_~l
zUww|5^rz3C1LNZOwnp_9K0X$Eb|HV)$&^E#!s;9h%Y0^DdR;no>eQoEd*@|=dj*20
z&YgQUS=~RVw$|3IU#_>OrzhLUZ};6kW%oV-hLp6lqU$_;2lw0uXA6ax+CK~pUmnUG
zZLq1f{&49o%g*&)4ZlxMxXH(2caS55Vd?&|c(Z5EdzkKi=-I43n>oXjG3@x&{p-cw
zDfD~@Ui7s@bVGvf;RL2zJ`G-c5$hFR+v)LCq%Qrhzxe9fnzKv_>+k!|n9TR*d3w+N
zr#tjtZ(vZjO)ZqY?kSM-!<BgwJHsC1JIsm?PCk@#4*&RmkMqIuI~U&?O+U$UxcdFV
zhcB1kd^+>^u6alQeqF!h+_`skipExDZ=KFI^KaU`G}YlZ=dRCwLFZ?)Z@anT?PPz8
zgfkK?>m!*zuMEEO<<sfu=Id1_CLD2>pJ-(*-K)QsCI5r+qm|1Ae*b#C_nvdqzc1=n
z{(op+<KcPmMC@)31}}BrB=0ymhK40UJ$LraP1(3Hqvj#&wmFu~J;&T8eVK8&=+)O1
z5qoCnrk{(swn4w!r)`02H^YMHfVJ9{NlHT3)_?zfFLG}ZYcw}k&Gm5I=wrunZ`WK`
zulXXVdFk@SFRxa=ICJ*tv-|(11^dla`nsnw#jddF?D6%h|2@8ZUa)uGff$23%s<tH
z7$-1-)}!pc+xP8T*{T&Q4*dH1`sKCg{HI&CnA|sGWo12a{=B=J8=IQn91E52uXVkj
zuAk!_8!Ou<YklptuY!&a&*x`nUw?Irj*Iil&CT6#`z@%N2o4rLlV%*ECHn0AeES6l
z4mccp+Fx${{_P&&Cs(gtU9oDF6R1s?)3H!%d$NH<P45eF-KZnYn%#>pW*C&ei@CSA
z+8nfv<<X-@7jE6^iq6~F>fR$^xS~)%@Y%V!r&q3AsiCE{Xx1#L8{l2)FTPfZh=^Qx
zc({Gy)Tu`wAM5>G{YP9sZpo=rUJ+}<X85SRD6zWnwk*R$>dXwo<QvnXd}f>V%JQ+_
zx^-*CrcFYxudiQjS^TWP%gbx~TNNQrF};`*|NlI<*R;2n_gg+$FK$oAj~^92^X>l5
z>fgU)$&u(|Yj4*sU%Ir=)s<CLT>SEji;I815&ryg`FtUU2pzHbpBrDi$k2({(6D~G
zP(;~o+1+Jtl{Vk(>FME#U*;X|(o*^P*~e#RXRlnbf+J|<6fQ0<0a@AJ$jxc7laC*r
zU6^DbVUTpBBaTt!{qJKA#_Pc2HUjJP_NDJ|H&EDoY2Unp`YPtf-8Kq7ymu@cKQQ|*
z?VTtXpFdxM@x~m7xr_m)8VgJlwlRLqb#M__Fkx4{UuV&O?qKG(X%BL?{w`Wy_^}~~
zaf&(PD~5zkVj8(D=c?6yqzWknzy4>rpY22kbI{_3^;&l#H5dwZNc{NM{^qoYBGa-8
zyVG%Nn72H9R~xgY{C<6S^5aI&s0GVJS7b0Pa$?vkxFYA>|C+yV6*m0SKGq}hV0yWr
zT6Uwn9z)zeriwIW=cNo<wtKbQTbMR3e8=FM%WY8K^ZQSZ^>aJ*>7Vl7Z+suYsIXs*
zBard3ZTF#XF(vDleV><I%U-Z-)o-)kTn)F6F>~Lo`43wQ;3;_EVA6w_{;8K=UVL|^
zZ-c{vEu1%s89llgoopxfEMCOfeaz_8>^uEeS6kni|M&K;9(z-+8P-xAoQ3(5i{&yt
zemU85m7&;eXLIQ8bIhmJcb-2zk4a(utJk$G+IO#K9%h_;_OFda#FKq@OZ%rK&R|wp
z-nr<B!?mrN9yS)+CJB{1dFC{6Qquz0Zh?P49v4XVUit85^WA;!UWX4o$jN4|nj*em
zXwwc0i|D8WVXsBs9{;kwexb2?dnzZV$gjKam0oPS4Jr^qe*gbB|Gk8YqvHfuw_V1u
zvu5o|-4$}TRD7~e*~!8QAzYC;Ix{5CwXqf0tG;j!Ti0S`Ej?{>`ojND_4muQNAZ3>
zIoTlZ-kH8%RV$|JD4zZMUHMO^`hxnep(XF`a#!c-K2dg4NV%%D>B&<=h854xHtU#)
z73@s-@j{t_;dV|&<?q}Gzj-O0UacqQ|C^GsaU;k7kNqp(U3C9Fhke4)<IZBDtQK=O
zT)(<7dqKw(FOLwd4R`s%-PxaXc1~Dvb%U7b*Qz(EA3wh95xM)I>0Ph=f6K+*ZS7D0
zRNm<7PP8jzT9tWOU{jW;<o4WTh5+BWT&}yS*E-#1mp5Rzaq9HNAAdf}eE)V^<nt-*
zkc|lkzfRk>g`<I^A%-={EVJQQzx?~Z6E|<#v?24dnpMFA23I$?qKpiU7(MYm8A~Ta
zL&FoNP9@Dgd+qJFdz?1A@AAz)%eFGaYC)XrJt3QW$BxF{%rP@D|Nc+ldiaM0%a*al
z&JH;Jv}nol<;vRH-R!$JSt%$mn9b(3?cc0_@9iGp!xt}J^ziX<DJ?ZEDk}2Oo30G$
z*L!$*?Rs=6F%ER~YT7r}id}uzXJ33=VwJf0ri07gO&Z{1MgLShdH#Iynl(I{nwqim
zxtpg=n9$JD!oqfk_g!>U)P);2JVZrB4J3F#_a(5huoP5Py=P5TowvnJe`!!>PY;jJ
zT&t<=+P|3#%$I(9(AUQYTCNTn(|P#t;hoJlw??f!_UGs4%Hw^qB_AKTvaqs#)tX+a
z8=)f>5+3fXH(gmpg~jdh^~kde7cQJ|G6l36r@DIg{kHcmPpb92RfM)|-Fh%u>}{3i
z#V2oFuUxspvNo(6G|=?3J$7kO;=@C&e||onfB9&)_`;x-Y_bM>V$Ss3xf2809TyTZ
z<^H9nd*2;ji`MNB1s6XON|W2F8JH(sTiUbo;1j+akyj0im-bvQ+of;+>(F)iJw^Wx
z|NXosT(bC5V|cibUnt}A>_+!Aru{eB_EgUZ{8RLuKbued!>8#z@j0dc_dP5;^djOx
zhUA2)PxvYfn9u*6{PFhN1~q{nua>{7mC<BPtNdj=>+J#C`lKgMm~ToRxF#=DlIw8i
zG7o2M?d;mt19t-7E#NTzaN~E+e)*#JkEd31p4TaiXJ_yeSD4E1UWO@b|MmYa;hw_D
z-&qsBvp$$8d0>Tvg5eYfgMS}w4;^9oUc0wiprVNJ;m+H48(Rfb1)gfU$6R6X`6b`>
zQ)s5rf33plH@U)go$o)$<KxRzX8Tlb$DiLk?9BJ)vi|u#w?+RvQ~AF}L#ubMbN#}1
zHhbSYp78O##BZ)UzpH;I9@>AlY`VqgUoU1@dl(<wJmWokaijbh)jyw#6Ao*BdmH}K
z;_xemebagO{LO9Ja=N@}n%{$O_l^6eGtTTh@XPd_QEDk$`GRBC({8Re>YK`Vc~YaS
zy;{rayZuwY7w-J8-@_aKwZ3m1x6PZGaf}XJ@yq{K`yTIG`0w}qbOwo?#p<kg%cQRq
z-#r-G>D4-8Yqsa-2h9`O+M3pemAt#(|4aT)L+;b39r4@yoWj<*++IF^(Z7$!XFe%f
zGJVPf6$^>0<@e9dW#?C_IV<I|{}Wf_xp}Tf_f+a|^0~c{&Y$qCkzIk4i^+QKiyQl7
zOIL?)Uc8VovEQz1#@6hUlcu+C`+o0nNBTU)$J65%J>36q_4(`jo?g*3`S(bi;lQRD
z5?uQ}`<<9PspfkBsx>M*!(RWsyYl+tmrJMb`1yT5JHwH^f6Z9$7qZW~zV2)Mr!J0*
z`ujRQ{Qto}smgnQdD)_eH`9OX92EKYWHJlG+5f-ypXpoA+<G>DU+1#;zo*J|o(Zc*
z6#xHwq|Ew85~KCpjNdPmUF<&dnB4y*CKX@7nBaC|`#x8O3p?xW--Nz<kTNms^ty9?
z_xCZ2>$#k;{eIx;V)Kk}<?^>m`P<kSHeBxf)+-(O`-JitGijy&pX~+zemb3U@_hT|
zrL6aOW}mD59k8>)aPwhC&j10pKllF!p4j_+*ZFk&@6Y=mzOQfJyq0&J+}_mNc0U?I
zFE0x`Vf%eS+|s7gIc_Ibg|aX_3tpaJTYqnR?(6&i`(8|sZ>#!O!;+Hn!zgDRyU>GM
zX2<q+b}*bs4Oo5E!_Uvn(UI}g>C=XlpHd8rWAwzOq@+GvbeI2XIeYi%$$e&thgd+%
z0;czvWSL04D6ujzF`2O4adUW3kWkqAxVO94Y}_aqy*=;k=Y8tFvs#`!NnyJq+?BQU
z*Cu1#J(G{EUAwlUxA$%N?Q`e+ZscsstJUh@0Ijo`G)V|_0dI1$@~c;`0>Z=F_w2Fp
z^7TEsr}Fc<iljSFiw@>(PyYPuZ0)-h8#V~Ewze+0m{9;4FRb!;^!Tx*z5RTKn2VOL
zH8nIi9334mWNig4;+L@~Xz1$h4h#sm@OmQ~XdhW$M+bx8Pr3cCeFFjnCQX_Y5E9aI
z>Xg?Po(6_@c6?l|Okt}<y_SC3<W<hQ<>T(}zvj(kzBf;zY`5(E+HaBb`7=B{Il<kK
zPZK5xtclpz#Q2@1&d-l8G(0@{`nuRHIX8{uJPJN%ZMyvyG_Lfr#42O!Ek@RvCQ`lY
zL*_ay+@Yp=HAYYT+q=8oPoF*oUC?)FsrO&D&wCs-@?Y-BmNgItmw7J~({`{MD7bsw
znS9ZRbHh99mi;z7Pp&e|e{NW}|M=dsv-l<C*O%4rsLHZkeC@$IUc=+Y@2y?ARot0U
zeH(5be6fLP{~sBPfI}~~FnJ$m)Ynu0QzH3ryS2nJJ?<x8WDk_zOTA+_@52Y42jZtW
z-^-<x{9RVOhUZ7E-edRAoZFW%?vM36aq|8D>Z098ZLhsQ_a!CsjPjqq0*|kiJh-{^
zU2fe^%L&mZDjt>{%5B#0mtMp2thX#Zl;Ob4S^thNn#8>RO+v<$mj7|@_-37v=FPFc
z{{L@G&C1{Gw;rgo@8_z#ZTX<rwrBb~wT#1!?fHstv=i2xV+%W9m>&J-c6Cp%=sTXN
zg@rBV-wiG;y8Ha?*VqHck4t`KD{u1;H&i?zFIU2DKkvtkk1q=!^yUl7&E)*^H1W`r
z_2EmMoetb)zay!;zq&zSIpe$eUKU};D)LrZ|M+;4^MUny11ILj>g7zk%<d?(rKLU-
zEnpJ7p8936b|*`azh`N6tu2GXH~#ts8;;90uU*7+cKyCnua<gizSwqq!QE}WUg~}+
zm+$SB`F0~&WXqMmvqIC;4@+loMD3en#V_~dfNQshlvvxjzrPt7l<!sdJB6)rc)k1m
zqT0Vze9?PnIlbG>zcGKGr|If2Lsk|CDKWOMcXkGxpZ$E^m-iRB7pn(pDe`hVJGilh
zTwcalkltEx)5|;Y$M5?$FJ57Jy2MjtTa{_j{fg$E_?m;;HW_(b$?`aS$iZu=b;K>_
z7tZ{Oua1hJ3=D7IHUCeG;zWnN1&Sx#`@Zbnt70M1xH+v+mTyb`tt)S>rl&tl`yuSF
z@Z?^#=ggU$%MUgjdp<9@eYt=BZFc#BC&uR|C|OE2Zok9y`Q+peY|?uo1sbe5l)L+m
zb@baQMTUq>nK|>tjlI&p;{We@pAZ-)=d-(f^VTgQT~AV6_I+T=l&fHnonOy)xLy9&
zHf|4p_utRXX58N)sQCRJ_t!m@9J~ION!b6F3AF!j*?Om1f6m&q8Fg<>*&1HN|F1d_
z|G~ZT*ScHTSr`8NdVS~5?)y9Y-%j=y*j%Qoa_}I>uE!uBu$*P)|6-NLkg!_xnErm3
z7s~w(dowPUiZUoBJUBbE)lraf!s#b-A8d)xVQEkm^4$NIDJv`M!o`b?M~=9xxSDn3
z$Pu0w%zjQzOyXi<L6w!3X=i2>x~e8LH8)!-DLuL*&F2skBXj-QHIQ7dr17%*$t%~C
zTo>x?>3L(eQfs1zLDm(G9x2nVSUvGuw{8W5hPE1~p9{#$)SNVV^295upXw~PMCr1#
zv;VF&HkIJH@UjH7o;)W<XNp(q`rIBj<!^6qyK7D5a%m}keooQM>{`C&LTyLT{k#tz
zJxY4@Lh$6bOBp5-tB$|V`n1pNOj_}J`xj?=?(Qz1d^O9}#f9Zdl`W_R`Zrbmhp>PE
zgHqGoy!OKnUwkgTc=4hmgMfs@jokmBiN6KW|NGai3DZ7x`gCASjL&3s|99pU4lbav
z*8ID>rb<amZ_K}M7qubbpy~Onk4Cf4-q=@by>-hL&`qet&(7>jQET7MGWBGNlZy+>
ztl6^*KRj@ZDiFQwxcBMKSFc_fBpu<<iQ6;dca_ZI#fudupG?>q1zKHk<j9fLraIs`
z<Cex9hO_2RH(@&c|3t;xxI;e#-}!WCMkRDj`|zNoeA%Jru~~cHTeQd7I`B<rD6Ttw
zcb0U%&Dn@~oIYMZc9pmJJkp%J<bTy}|NTjS9!qR^YVvqtG>4X@f!)IDmCNkkrA{$r
z>~(W{S1+Wdvg36A*XQE%js3!z-ijUDeP8uR)wAwR?mPe6$FlC(an<%gek$*un!URw
zeRy^1-SKy4bzYvH81&$)3`2sA+3{Mtq^k4@-#@JnTCmxB!wJh1mmJO<IB&MQzi^e<
zkMFJT)Lu92J|f9bQ^oY-O7Q)CJ1*L~F}(PY5_(-iLS6fg{db-QA4yJ@6L%sl>+e0^
zw}1OLL%ErrCwv&1nD*V<c9`qWd%o}IxAzyPudOgnnq{kfCft`<O;u>$Dh9K;X);=J
zcRupXPwcn7P-@V&Z^iR7jo-TUH4?sLXaof_rfvE6v7e`tWmdZ!6N8D(SCQ@c_j;!7
z|I=zbYZge&ie<jdg}2Q%9A<P45_+QSuJq#F?#{Jg7GJ7Z^rPF_(&x8Uos(g3IDT!d
z&eaToO-ZZ_2e#DPdpkQN*p~Md-mewelH$3&@aC!0fqRo!Z)ayaPM_h-UH!(e#rE5b
z_ou6WPt(1y|I4KJyz7fj3WfR3=ezplWx=*>O>4sf92i7izT7Z%YV0SO%FUiCii!a}
z((cn1yGMS1EWi1(zo|IGgzT*fJ7u<Yah06C@WRV5jc4ViO$wZxjh7P|Y;5N$Of-nm
zi}>_8(Xv+R)XB+$o3cbbm6al-<oKqaY}wW;z58vu2-k{beyvA>k2;A7GFEzd&F_66
zJ->b)bNYF=2Wz)GnI*Aoyvftj=5%rKpUUU|{;r7J+Qq1_cgqwJP0fIcXBV7o96OKA
z|JxJ&?~A&Jlas*T*YV%0`EI5;KR?*KK~%i?ZP|*=n*|Nhc#`7l=jJS3nsaBDXx}om
zk~cRRA3Qz1Fmh{`3@@+F^{j(@?6>}X?2r4sW%?8YhDqwGKY3j^@7pLb6wUln^__k9
zgb4y{cP20R>-*^0lP3Z0?(AwlGY)+G_>p<v{3T0NSlHP?%l1I)k}s&;3y*elWAmG9
z)w*k!)s-t(6ci8EPn&i%3$(0-gW(tV6b}`lmey9#G9bU@ll|vfxmN9+H)+zObuW5P
zT=qWj-j0i#d*S7m8g_Q~^4BvjzuXBb6Yl06Kh(+{sWla}%3w+D?{62oM73|kXD-<{
zW$IK#OUs@2r@p>t<P*O5;oq%KYI8G8X2m`Ka${pMXd2|><KxMvrfBZTysW0Bq2b`;
z!}DkA-&frsTCNop7PDs04vdWKymIAA-0dAPdLfmUtancfF_z!~EpFoDduM#QW9G+`
z>hmXD%y3CgR!&O#75_wi`ss}+Cxz~9O68t9efr}gox&zEwZ2i&(Ho1O`@MSc!XYh9
zZPTVrY+vd?r_)@yawXx)iohAB*<$(k_RKtW>Xd-Aboa*O<9t6YtgWp<da^Pz9iyV8
zHf`SgoA;83icm^Q%7Z^YKZ825M~@!;DyhTR@a$O{3k%Dg59?JSg^u>N$1)op%P6a!
zx-0zTewyI3{<3tfl=L0dxnGVydlB|t?z=y;-A}oLFN@L@=B!{y`}R-gUhhr58*|@r
zmb%K%e`sZ+I-m1h!YPM}>d*@NcdJsay!~|0D*CaWU|KN~d)M8i>tvcad?fZBH)weO
z`v153zvgqMd$HBsm$f~0gstkA;I<$0ZDa+usvk()SpWA&_30`>##MGza%JB%CjPzS
z*5>0BVJImf`}*Ja4?KrneV2SMv**u8&g-l@!?@q8Y<~JB^ToWnS=PnHirw9xeOKMK
zS-NNL+O-ASwm681vbqKd`MCETDEXjp<@0lA+k82vcl)I0{{DVADx{@DeZI?uNvac$
z9y=5l%lmm{aDeaJSG(`uFu(U<?}<5U*D^fVZT~)X+U9ij5}s?HpC{^Sd`R`&QvYk^
z`p(@kt6hWg^fZHlALit>eSPG5|7}LY(?!wuYsF{f*Gn@dA5-|Waydi8jXd|eude1)
z{Qnzw+uJrY_!rj%hK6_U_DOg9>slHLA5SRzrsMkWiMoNjUC+1rf5Hq2KOQjm&9#|n
z^8G%4W{3!5L*Z$$9k*`petSGFxVh;=L7PjH;Q#OSBEL>3cl^J7e?`foBll)%W|>an
zlTo-jMYF)f>`=|8C)aCzep!n9?UnQJWLy&DpwxJ0^NfpOHXjsLY+b=2dh_N!!--Cf
zflr^RboaYIcylx5&MUr(?X@2m+4bZ798XU>m}(@*Q1ax-fr}R|RL9(Vezr6s(shT`
zy4xO~3U*g~RQmM!^WSMVPM$yS?(EFGB<Q7Rx<(9_;LorEaZ%BqVVS=#-*hkekrl8q
zWQI{H7xRI6w$&%BFW#AYG2_U#+}kHoj1;Y`cHLGfEi5#&>D^F$ciq~xy$t2Yysn?t
zkJ-^s`uf_%-S79^PM>xp05rvIYHptV=t!r8VG>JHa<XCSDUofr--0gCvXo)Yzg70<
zN8ztW-TEt5t>V(N@7)io>E-R~PC8r+Fp}zx*q$f5HhOzsS63HX&F*e-{YQU(ey)p`
zetvGQb8xV5ic#cxotc|989jOaT-nG-=<;&^^j4?FpP!#^c2PR`@NoOerQV;{G=4DC
zurGY%vi>=<F=(~WqI2i`SlHQ>_4Lk_&)xpB(#y+hKBJ~m)Ar8l!orUYN_~!wj{Ek3
z7T>u(OkEZjr6YF#@ud0l?H}BJSz?uQch^)aYwL+~=bpX1%vU<#!{S}Lq(HYrT(}Sb
z+60<vBneu$6tq&ry<cvro4?lE07D6$8=F$OLCp+p?e6F2=2|a^Q=Y8upSCrsciT3z
zoZH)aZ{4a|e)e{b8R#62ZFzTZy{;|#{Os(Oyt`Jnw&mXb;64GeA#Yvl^1R~jM>?+V
z@Q$ecq5oic^uB-VE+)R6SGnNbT*3RNmA6mW{p6zEgL&I;OwYVH-!=K}L4I-O=d1qa
z7e9CT{y+8CJ>g%>p*J4Lo$e7yh*UFBJa|{2c7dJMxrzt+J?+;G|Lv+TILN=CdcljL
zlCqb-E3<d)-V;`IWU2k`Z+q?=&nvFEu2Rlia$xS%PZxN;pTGC)@x)jAzP~+tiIcm;
zd<uI*rR2N+uX!9MU;O{JsxS4Y%7d5ZB_94iDDgG;*vF#pPbUi>P5+e7aM)e`p^aet
zgws1qPKkV*HoM5o^yjRm(>C3ys#&H><_X<2JO5{5VfXL98h`HppZg?A*J|I7CTp9?
zHx1YCc{Fdw{avC7@1{)+m^k<B|M`1A^YpLY_3dB1Z>Z$gduy{!PE(D1cg)PpXh*|A
zHfA$ZMNXCPY62BIS%id~tTbCx%y&*<VOq$_+{bu(N4RHR*0ifSk&DfIbKMqS6!E?J
zzWrj4>7^A>ZhF7J+x%J({4Fy5eet<Do3F*aj+d5t^)LIxnH0XuPnhP{w(~D8{hW5~
z^ZR;c22kImhOH#tdEZyvNlTU;D*2@HDk*73&CjB=`3vqhu`rpWq#OVI^wj6?lgVdd
z0vUz61;1Shj(g7-{`--m9gjHU_WOK+Ph4}CAGDHaa-96X%I*ilnY3mNGqHow+bpK@
zYB8&N`nes*-5$#mV<D3_v8ZwW{Og}5+%4j+`TRNY{Y%HcJ(6ou|5l}GX-e*9X0sQT
z;k&`!BpCEO<!Ry6?bFuA@!oIczWcvBDe2Dh?A*LEd58Z$pKo|wBJksv(vO4e?Q_2;
zxP1J`!m#a}U;gUl!t;8IW<HQqPzEiSi;D7E?myoxB}IjanK^O$?Ta^Wa^7w5I6q0%
zTTMsKPBJMuIWQpL0H3^_Pj7E;Mpl;6bYG@M2Din6ckkXUuxyNNIyiahx^;ZHxw%hf
zovi=&r}9#UiHE;`dS~;I`9;OWi3Sn@(b3&|tG@?jWN0WUD=Ug{Exi14LD0$v1r`Eg
zVr{eY_uV{v^5*^f{le;g0g;iCpluy8GH2eDS!bF^tq9R#VQ1%`ef7Rsz-xU?&6k_b
zzgf3(rDJWa?V?4C4D#>Ud}r3s*XQ?IDx@`)tF^VY<Z-Wg-|vS@E@s?mdLI}V_~G;C
z=Cf(daqG*|eN)oXs?Mg(;8?nJ>4mJVOJqATrca-K`RC{76KBspedzGvySFt(xETBl
zzjn%OUcbKo)alcpje;(2ZlL9tVXH;w&YfFexpcZ-?5RI&e+#m<MuApYst9p%adF+b
z-n6>jf4-gX@9*zH8|HhXFW4Fz3;X)|255+Ywh|vbeq0$cHlDRr%4#m3(!>+Wr<)C*
ziB0~#Y_rjfEn7^&A|pMEcFK59*E?D<=SyH<AZSmab<Gb0Q8BSeK5EH@g@uo;<i)*~
z3N;w7R#8??zVmzQwr!KHX0>{#I7LQEPMtcn@~)nNfdJ_8lm=stvKJQ=g}7QH_Ev4R
zUae$eA_6+(9dy$KGdtgfW4+SHRo~saaf4%L%)5QxqN1WM+`jD%I<#I_m$%`woq<%Z
z00+y8)vFgzWO8*{C@|YRzpQ^^e?LFyTJvvjZaTkx`}W6=$NhKDJ2G5&{WT*$zdXBz
z=UU>+_wU`WAK;nw=1tB&r-Kg*EM)ke2N^Q&*wVjlJ=4YuD?2~hXLEd&dd~Cj4CCKp
z{@!z)?(nf~DPithc%b^eg2@(UdpXq=f%XQLX|J6e)KqnR<bM9p&r_(WZVl#;E#R8C
zy2|FXZtW*orh}R*cp2>PTmCHHnw#G6{2Jrt<VO8DN{58`l6=&AWgFby^MuJ%WPSSf
zzfS+~v&xn)9t(b|Iu(mg5aZ0zXTE2DFyI=KND8C>eWsifsx>8TiS9eorAxDxXZ-rx
z-LUw-^NK*m&y(hyJ9BYe|H7K`rNPz9_FUbWAIFrikx_omzNmXAm&dMgVR*4_+PR{G
zIc6{HfAct&-|t;<|8L)s!a|>Ib+$XbtY`YoXM4bt2O90IVJ|VSE`QgubuBO7UOBs+
zJI|#uI|^kN8&{RTcRR4F)Z@<9?vnidyzc(|pJ&?7|C6_a@wu>&-pbii`t45DJU^@K
z871||{%6Y*ZgHb)*PrW5o-(6jg1daHif(U<pz!2Y&gy59pQ86j?6od4*zNcH+#3l^
z=cW5sa`H7ZE_#vCp`@HBZK7!S=J$Q|{i&xDR<3J{U0s?rjf15?g2zC{;=#Rh%fb$C
z$d_ljww9TN>HB}ZBb}WdfBqD2Dla`46wMu&qoZ>2T>8&|yMpDjnHe=2ecC$a|LyV6
zIhNq~<>R8?ADmn4zlto1tLpp{zP_zQ#*Tl#bpDc#=kwdw?v*v`WxF)f*ine{&D^;c
z__baiJ(Kpr{-1>6{Xc3BEbVdq_hha2Y<p>aKT_^uP*~a0yK#pvhgt+P@i+81czJR8
zs0l|!MJ)(gxj;&wh-uE#63~RV;_+o3Dorj*Gq+Ua2L%be+xc9s?A;y9tgNi2sI_fT
zwT7wJ&YwTOcDdn}nEnWzHW#IX6|FP3M(OUH^H`{pg{_&9t@&WGm~FwvH{nT1N?KZ4
zEB5Y{ZBGBl&cdQ#Y&<zNJ)PgWEGS6mOO>sZv~=OaL#zo3g^@a9%ErdR++sQ(GzuRV
zSlmfA2<7u>ba=2ee%J2Zfk8n|Ml*TL@0Lt<f6&&kA?vEvx0~tn1B;7|^<s7ytb1@!
zw*1b)Cq<TeF*_V&Wo0w6cSn4m)*&D(+dF5DOh3b9?(08#k2CT!%$+;;$u2V$A<ivP
zx?7^&8uUuFIyp9Mo^#X1Wp{9J@XVu03!gnpTmSu76DzmPsXaGy%s{0O3lrls{rGcC
zY(ZABPo6vh-J`uWZ1IW}8Fw62l@8t7njPut%DQURsuN31nJtc+DJn98w)QSuxbWRm
zSy@@o)iEI<Q^Fg+9c*cBRkX2@soE>Y)yl-l$*G{^p(5m=qP(Pr*~8nr*>AaXX{l+S
zthL+g>+9vi^v;?tyEl)0U7@G9xAa#FXTk2HK1ve>9_ZMb3#}{VYi9->CV4<|gVZhg
znKNg;6DoIgb$xuv^yS;PM<1lOU(9H^nBj7wK|!wI<38!re)-o^JUlqw?Ru>j78=_6
z>sQsK43i5yUg^A?oQ_FJN}D!qy753^Wzb5NWFAIF#u)pS!=M7@T*!h$R~15by)_Zg
zV4b$qdhV-#LCe=2WnV7&FZ2yh9m9dz`t%<s*S1JLbf{oR*uvmD_rO1?1xX&qj-9tl
z=lERCH7(tRdH;>0AI_$po9=RX0?)@!VG38|H8R=C!i@fueJ_yqH)Fb4cwnB^gR@R;
z{d4*PHA>GlwB;p)nJ1t7&*)$t@N<Fh>zHM-C;q(M&e&ad^uq%o1<fe|7oYL4+?iUx
z(Ppaoz7++xB3DaQ&fXh(Zb5_h<0U~SH@xL}*z)Jm_S5sU9?Uru%${lxyZ69rclL7!
zPv?|&^X~Y&p2t4Qe}ZSD?NuJ}TaD3af?8A0J>K%&;<kj%>R%<shhMvMri-3y^^!IC
z&D!=qidARMLlH%LRrY&YMeFK67PIYTjhNuF;a1}%u?4paE}DghT{xU?B$Lk&c2>oO
zl__7GQGQ<Hjqs;2_iw$uvpoNT_1}F`Y|X6!w;tJ?|8digfkA=6)5S65+UDDm?@p+y
zv|1j$^uLOuVsppCI|{Nhw56otUOig9jUi+2C7Uge9lyR<+|%O3b!Ug*#`^!(j14Q7
zuynP{r>%Q4p>C(lvr}F_&dg-?F5Ma(ytw?l982CEj@ePY`wq9?&DGkLmpV~@uZv^!
zHibt&pEEYds7>DeMR;>W!u71XNe>r4eDSt4&w7I8qYJMuZcF9%zO#3>i=be~ugCJ9
zfB(KW{$Kj~!Tu!HMe%hrOWyBc&i3YRQB+J|7B!Tqt@X<l*gTW5A-RM1nQ?l=fi_-|
zpQqy|WmmtA&UgI$WO7{l)UV&cWuAGi(}lm^537FSWoXmipYmvl%A|9%ScSSD8c1E-
zU2SePuYTT5HnpH#7ydq$_pvHgV{CYLxBMVmsKLf<TNadG*ZXm9{(F&_?YA%1KV;gn
ze&4BGag|52>m~c;-H)%Y@7-`*-u*`T{_c7H_N|HE^L{*ezI$`nn<(91($b02PgZZy
znkryscF52ma@*rp@fjLcvzXrRV7?T&`NH4l_L~>5%N2a<z4^QNR>d2M*Vbh{OJ2U5
zkd}IIS;(UICj?9Od|;BU(P6l-_ov$Dnby}M|7D$*t2oUgq^^3f{^_a2#>Lu<>;;Lt
za(9F&maWX36|TV5`ly&;yI*Lv+GI|*#eyy@Gkweymp^%WC~NDX43k3-3l3bretmVr
z_mUe|u3vw?Ez`#M7-RbXZ{NQ=YfbH|kONivZ#JLT(9z+UZI-)hm3~zFVaCN5LAO>e
z4B)7*|6j;%zKrXb#J$?@v74gS?)ZMMT7B-x64krXwY9aNOFg+-C!9=C=2{&8vgXIb
z_7nq&4V9mtB|38UsfVow-Mj3<5+8qG@c5q}A0LNAM|U6X7T^4)u_TS}d6A>b>Ez^O
z?&Y`n_}ULYjB$GrozL{+R>|zbqd}jGozhG`JebY%UW`9pUX9u6{|la3Oa5KZY_bde
zQ>pE^FgfEglksAX^J_|{-QV?iJ<t59{d?`(AD{f3kl(ZJ!XME9*AVuEKZ|CD3#d$W
znly)Jb`<Y#2h*u59VDc<CV3_1=kH(PS~ydHjlDTiCvNV`$E_+t95uCx--Aw7YSeX$
zEAQMfBPYvLD(!5N-d-;L*-cHyu3no_*6G5K{P?}|B5(cg=4X%8|4?MTTdi*uSH=1E
zyj`{G+@4sTBPj-DN3TBJCAP!Lwk6(BxbRthXvfhc7S`Cv$$dwXKF-+uYOmqEf2C7d
zcZr?4&cV`@DW3lB-MhA<NsdKDMtVzoZci=A|MB~G{H2{SoG-psN${|RNA7rO_Pono
zM=aS!_3{)i)gwuUY3Jtr6pc6vDl7S(-)i5+_$K>uF6(h_^HiqI$@<H5zehGq|IRc&
z+-Gs%oYlgw*l)03&ShmVcrc&kPtmToGkDG<H7?y&cIx)r6=KI#WwW`M%-8If|Mu@+
zVQ#ifA=9n>|7AgSdD8uw$+yh%)0~+_f(8FDJeVkHv`=<j-t?Fk+xPb_sDAHSUu$bs
z|FK*9ZOXl;2m4R6^EVW%<GOY0)`{cCkL&uJ-Dwh&+O@8=;nLQY?3lFk^UfYm?J@ul
z%gr#&zP6)DRR$FC1s2Jlk4-<Yy^C>M$}ZiVN|jG?+3Gtt%S<t^>N)Ty-s*n2=;3s;
zcp>iklM}?A>SQi8W$Jyqc>4ZF1#Zvs6Y@_izs<q0fua5rqa3rro;0)Pvt0fj5k6D$
zN~DA1Q47l#b5q~#p4VBn_3>@FTg-1fby`)&iFn46n~n1R+Xb&1*)Sa1`6#i+QAZ4P
zf>DlAl<1s^FW<jk{^d&v&(-dSKKfy+MNghQ+0oxWKQDNl<d-VjM~@y=1av~`sVfI1
zm}?&kIs~vNq?~!X-n>iNEk3`PLDhHq^Bc$N9^|~fal6oBaWK<~I+MF@J7yf8v2oH1
zJ;nl-hWjPA5AXbA(c_kJzan|p*&WX$bY|7DCMrF+Cv$9_SmBb@LhBe0fupzG*tLLH
zfUo`V&b|ft_ZTjeF+9AS%hi5(rdEc&!Y!_E+co|Cca@wI(iLNx&(tw5FWN%p+)`%;
zVdi&p&)#_Xa@*6W=c_~Go`IU}?O;dqJ&$VmyH_BAo8gzlg6#Y>#rERbi!2-RnRZ35
zKk|T`;fX<6Q$r5ZKZb-?B1bJ{&V_R_7ql_@|6<%+@!|36#`FfLQ9gn;%%JLeUGNKO
zW5$PW4XMmK{9c`z#M)4}YwZlV8FC80Z`_W}Hjr+(_i|ejmm%{SQGsdAd&8{m9`k7t
zQrgH8!KEM>f6=&|!IpX5?$`4eteL-D&OKh@&@hp4+RJUpvu1p9&|q{kykItYWA;nS
zs?Y<>3eW@-%)$?I1=umgPY-w}6k0%Kk*J-|9x#H!4ib_O?}J0(x{M72G<=anW%!=Y
zYG!x9V$j2w;*Mpv8?@){+h<o&T6!?S;6T>aL+8))Z``=?!}st1z4~&^X1D8p|NOam
z{rdICjW*xxId{(Q%eQZf_V1SuS_#_V%E7}U^Hrk9u%xsUbjw%TX33<D5_NTTp!2VM
z)Mj7$Y&iSui`TC|N2pEoc<}f!^Tr69SNm*jZ8zM^VQ82zL4bor`S?34Yimar0S*=p
zPEN*Tp1XJN3U8X)As{7XwXim(q_mU~beyiE%i_H3%{MPxzHFQ}dtGti!mC*i3oP#Z
z=WccCa8dg4^JniZ^T!9XwmPl9Uad3PYpL?KTmy-OjS+j|rXM(3EK|kTT-ckRkg(u)
z)P>hyH$<&vI3`ydK0p4{j^6fp^W-FW*p3`K)@Qlx-h~Vki<%z>s%mOUCnu@CF`8kq
zR)U9Z%l7SuGfbQm1RRtmDp**6c2LCqK5d$(=b|Lo;`DII`s8C0`+hv)PU=Ynorq?X
z{KSgC`zR9w=$IN0lTZFj{gyZ1&0{zCGf#exo{mn=5i=P+_AODm4A1w<$jI0{+SX%O
zQc|*D`SRnn_kaHWt*oPy6Ji|;T7%*2%*@5b6;V;~!@$}^inpq&Dq(AsqF6WRs$)4h
zK6&~1iMca<)FgV{`cs8ES&}y1c>T>;@{WD8<l6JRY|J5AqCRTEEKH1l{`?UT7iV7?
zV)g7JN>Yfa|G;p9L!#I1&HerJZ{5D#zE)W&B{eni<RsO}WgB|iPo46zDt~up!_&{t
z&L$T>KgY^&<89fSo15E1v_vJO-}(D`dLHZ&)t+IV4!RVetE($x#pc_t9v&P<Mn*U0
zSQhJj^qFH~ZvObj#^gBbGuN++XJ%&3FwdVC9^Ef*@254DiviRJnKo<ItFIDTQ@O0m
z->EQs`2PL)wYAYR&!!#z_V%{ANkGs_5q`TL50=PWu`YkN<ln!#JLUIl&zwJ>e<gP-
z_*QAdWw}N(d7`)F6yE;)bb9=y3kgCGc&30hq#GIvZcaa+HktEEX-P@K^>wjvxm;Xa
zPGMnUvrV(7-FCct;X(sw0y!*9EN{odw#3?NSFW^x?rCyRIMB>*cVZ9g?y`4xJlz%x
z^4ol9sIE;+R0NH_9OyN_cjD6J%X@FF4qN^4sCc}<gFSuk_W%EPS}a0CM@MC8P-nY*
z-Hq3kJ*{Wcob&Vbebg?eZpbT==yekj7Y_~y5CC-$SMD>0Y+}83Eo}Yk+S*#st#z&3
z;+qckWnJHEB+}^6uwa3Likg~|we{>u?lqOpOM@I2UsSNRt`1_<5(nMh5FO3UFvGfB
z@7dYe&$q_&urb^H{SsWns=WW(*7cP(`$4na>lmK@`uaLDCuhy|$0wf_$yk+iFeoS~
zF_qsbJig(v;W5x0`lnAtpTs1@xmrPofac}tNo(GCRA2!*<9TC*jgCTabac0I`nihS
z*&U!u>E67_nKoz6o49*7Zgf0)l(b$}cdD15tZZ*j56`q2GhUS1uzf$DV3v2sLdRn9
z<(C05F>mVBc-#~O6m)fYyTx>qYy?2%)SQ=3Tpbu#lioTsO(^)8e#V!b=OEvMPqi%Z
zD-AqYuD_bm*T~Glu)D0*ooNBL)0MEJ3w|gk{CG1*dq(Pg?Vhb2EhkxA1d|WF-1fZa
zK!*y`qSv49F*6*S!NVh5ZWqJNp`a3Qpk%h;R0AdMH)T_q`wlOU-?=bv*V~=*cBIuG
z(G%T#v*+8lvX-_sB|AGgMMXs)6(PsP7Xy5Kc~`Aottix)@$gXV^s_f-O`3G5skvEk
z`f1OF0SbnOf}Ne6I!a21_Vylr*bua`#Cor@lhce4E!XsP_0Z7Jg&Q{tGQ3zeJMYtm
z%^Npfd|ObwReP#e;^vzdu3mM`&CR`#wROe1b;~S^pZUDBWMgMnHZ&AuNZ1&WU?8y|
zL@O{dl5=a6ue4cC!s4_4^t81XPnjaJ{^0ViuC7FGRwhOxW8?PR)nTg_UVbScC}?;_
z(qi7sE5V&1T1OL(FWUa~-ib43T3nPGk0v#qOldlq;uIb(er}#^_p4V~Q5%z3y*)i=
zPVud)tMl;oW=`fw+bn5oYnzduf4oyz-D73Qqi3`8(_C1l2VWOmAk`JLQsqG9+ErJx
zR8&+d*1UiDvhiYui-*UFj?KqTpFXXrtDAc#*)G)J*oE7-yYJnLyK?pF#GsXXV%le!
ztqIe9Qe>&5tgOCu|G|U<eX`b|i5d$F2}wyw9R&pjzINuld-n!tO<fYS612MP&6}L{
z*Nei!#Ev8xo=Mwm9lU1u?%RKPqPAv<7TX%TJ^u6aGYiAanKOgGodK;&_4DhyuCo<%
zrR$tdQ>mv<pNdFJzc$@qc+E6t`)$y6x*!b^0j|~)Cr&uz<meRN{Vmno_N2&CN?JP6
zY<A|~Uti<S?_au<HEpwG@v}1@cT5M}c_Jz*D!{?w;qUM6<HIA|eRM;F&Wks1mQ0%_
zmSH0G<HwJHqM}b5w#DwBT((;_ZL_4>WX`CyVrS2u&B)7J*3!aqr{uEl;ik6F&(Eie
zb+f9fs-_stoG^Vl`%Ir>ZE5mlB_#>p-`%}(|9=022MH-@X`2=-P%t<KI!&Uqv=p?n
z=Sr68-Ll)c$!zm1K^6VXta;%|jyyKZ5Bvm@)_LkL;ojx<IwQVbQQn;C!7clGwliUi
z9=o#tyTSbD<<p87OXF*88(tkfth6}n7cWOkzoW{j;`{y63ya>BI5F%w^L20Eg6#kQ
zq&eAQik;6(I52T299Xp6Z`uTAdz+7^7S&$Pz4n!XzoDlAI&Avr@nhR*>gwv7Pn__O
zv8kAlm6ZiLrpH^)(nM(D#EGE2NB;i&B3!IWN=i2Z-1j*s99R{)I>O7V>p0JCN#nE)
zM~=AEe7l)`<;IPUqut_%pNbS&$bibkV-ldTpR{vxUS3SAs<L8cSQ^w>{QR8n&&6gs
zIy}zI?pAa8=GXtTEG;Qnuy7%xq@-lr_ulUAW~YS?-rn4kCQY)rR$5-Zc<tJ=dwaPT
z26UvJp2l09CnhE~$#1!{m)EH&sXKkd?CtH>oAtT+`SD3dJv)<Pv~bU!IjdH!D){ig
zF{!6_hM}>P(afA17NuonN!QoKUb%FsiCbI`R4zSy_)wtx=!KUh1~YvQpGsI6qV?m~
zuR|$Dj!T0Aot&E7XJ>7dVlcS$rs8^qnW-r+w@~KRs4d&J@kxJPc__o=(c*r)U2*Z|
z$3V*oK*`<E@S?1Uv`<`|oUsItMdha_9e-!cpKq^o`f!E`=xULy>}>D?puJV5(pBgA
zm+jwwU-pFL+LkLW1+n3#rlu!Op8Ob*zA+*oJiPtJjffsmiQ=u7FJ5ds$e6<rpds?&
z-8;FjQe~-jCsK^oL~rk7Wo4~g<L~dE-YupJ8fE9z)i#^4YnPRh63@A1uim~rdUJES
zq5wz1>$TfAtyr;Q;cmnB!;Cv)_@;V2E#*;GQfjl+mPpRX&2<e76x_OPThjA$b4z}|
z-CoVIJ@)(OoyE@+jAl-lGsi}!`e@eHM+X|2L5caxmlB=$eRmf39y#J-mVQnK)GD}j
z`*z`z6M|9O^X{5{pLgbAfyEr{>Efb4w$1op)UffjeUZf+?U@`LA66?QyzV!>@#C|`
ziRHH!EWGofByiH%hudY3d|LN;1w(uB*TV+=g5PwiUR}xeXVv|qSk3r&cI?TSBG;cj
z>HYZN`SbRL2l>T~)6O(FC^THnD!p!BZXuJAmDLoZ=boRx{`y}YHs&WqmTp?Y#*!^g
zib27_d#8za_VkpzuHex#UUW4pabtvnShqWm34>qz7v1f5K280zijAE;`B;x6L&LXk
z-vnisT3TB6bOeNjndQvx>f#dOU^#K}<j!^XS!!x)LCY+jajlTCue+1IbInNsIk~>b
z&1sAbQBhGG1#AzKl9CvB&NIDy{TfvB8yOiXh;{Ex>)c`F^61f{J$<vYw^g~ivhwPF
zF8lT-Qc3B_vuAPB45xc71zjDzZvV+Cd!>3oHv-vIPU4fXa8UP~v*6shbAsDbdloKT
z%6jzZ(UK1j9JO?GKsO((U-~}gcD9Ms9J|_Cpy5t+|9MMh&64U*cl7t?zjf;tgT>~1
zPl|T_&fjxWZyiHeS=qM^RmM~!NiHs~8y->y_X=29#r5OPNF-ZSeOYn+laHQW%npX#
zcl%}<r&qldXg}O|?3f$qln9VRTwPrkf0Ji8GsklB&mTV?yt%pABxLoXUAv^rX7g57
zRwl<)uX|m*<oUD+onvoqZr-~MRP~34vnw6a-G0YN=f^`Q9kJwxhgx%vc8SK_Hk9hk
z$j)}Isj*>8_gHZ?%ix%RoE)G2L4JmF)i$Q4rB04fN=`{hN@jU?PB1YuU%Yv<^U|eD
zob1A{U%g5&kN{nXC8`}(ah7k2*V2f+Ri?t-M*}oO-epe$b$#ZXKFiJZN1|naBfGuD
zoa|0ZC2PLFD`fA*_bu;~o~P%v>1ONE1fBd{xep60f;p1U>%6i2Is2vA<EZxZ1|O#O
z!w<z4lua!b<Y0O6>eZr6n~Yf4*pe<U^OZXnH2ZAZ-QDHE{{H-J(-!ZVv!mrO`*g9Q
zo2lDxCvLuZOhn=TstFz{3<g<lz5Dmu2L%UTyl{b`)v0mE4hshHW^YYRO%9G7%e+|p
zW}P|XV`6H$aP3;&uV25OI6ZsT_azMt3~UWCN*5Uf<mJytMMZfm3<&V@>iYewjMe7R
zqenBsRxjPQ&20OQPY-fCI4)ki7}u{p`Q(IY)7pOhs?reQDo@z7em&>}01rREeL2Z`
zLY+37{QBhW?Nr~+I-3S+-p`sf%Vt`5Xz0aLQ?=Vu-+cN0J^B5;y(U*SMh6EwKYaKw
zVsl!rJ6r47w8M?e?0Yhc1Q<Y<&;0xIbIsDFN9WF5c>Q(Zg9D7)o2|68xbAtG@g5D;
z%iHqc$WnvqZ#gHP7G;=7nV6U;SX<wIT~=CJsv^|+VC|FHe#<{!m@Uxhvf*Y9sNu6>
zg~poL-Pf`Uyj6r0t*vLzwJdIX_3G7~gZ8t}wyj#F)z#4<VOX4Lu<mVCRMdj2Sr55b
zO3TWemIf)Rs~`XSNBY#y&(Avz+ontrX=!Wgt6Vd&r2f_G*9Rq}#T1I>Za<pDnEYna
zmf$@PA3ttRJw0t>?C!EaUtiu&pFgWlF^!Cm_h)FE`c|rI{(SjMmoI}(S^D*>s;jSW
z-#X@ppqh8*pFInXurWSdemVDe$mRSu%?pE>CthK13{2kt+=o4EGw0s7S^}H`lMIrh
zayQ=2xeyZ0z;Gxi-RYISbaKBof91zSiyX5fXHK@qfB5kIY~5tRwdq|Cq(z!;%&EMb
zu(14%nRLta^(Cc?j<juOT(dWZeFn$sI2)Z!w`=WLAN*ZB^YFu%y9PFUKdgMzygV-M
z)6<gKMQaZ+D@;CMnrvlZapUmB+4JY0zjgbz=fVKci9vF^q(Kv<^XADtdGe&9^g=A(
zu3ftl%w{W2^f1`r6Xf8~uv_Kg!DjZ%kB^QjpVRuM_436F28Nc_*4|e;PMtoT%*)Fg
z5*FsRZVh9&?!S*`j_nhYybvc@xYt49fJ@r>-6u|*NXX62RhfP|bJZ`m)mMcW`Xiqx
zziiN$>LtX%($UrBR9<eLotdfF>-Ly02{f?R>*nI((({6WZI1Da*kn0*`S)_g$8LmL
zKJ!{Cl(bRe=g*%yc6M@Rvw4el&dJKk3W$mEIeGG=obg?LIUA3xtx}zxohQzpPghh_
zyzu&~hPL+NW5>Y#(!AYo&9*o1*s^6xRCM&+LysLD9Svrm4Oo43#flXL=|L*$>W7aX
zZ<n<!YH4a}+EDT`s64(e+{enw3N(ei+;6VZ%8*k@$;r#Fbozl-`X(@2iBFk3*EVO*
z)+k-j5}JAQ>~t1no6QE@2yQg{Y{Z@l!`YU_YDba`fBpJZ@aPEVq|;9=3LmlP#_zlH
zy3{25nodYa2&e#@GIi?F4vw#1zZ%RwE0HOm|K!;-qoqNfsi~>&?ze$z4X)N1#_4>Y
z)!6uA_AGCk);F7@#}L$1?(gSs%Uape-tMd*uweOec2`%|Cu?PHE)^0MW}fN8)_jm*
zs@GG#nEuwQS+3>f<_taA^MCxP2#byNmFj&q>CIEn5K+30oOYvy8C(4U7VXXQbwATH
z*6)r;vM@`Ri~e@s{(yV`UE?h4+5i6V346~Kz9o`=e!++J`%AMd^`ef6*?;=6;qBSI
zwichyWoKCYQT<w)rNGPK<dMXcmcL{6(z{#uls10<{_gMosy?pxzp^(Rp1t<JCF5hz
z`o8q`zRj&ZQP0i$1C&~Il(+;XH{YCN{odK($dA9f&Z_r6y8HXur2GPnx`3;uYwt6u
z#hS;(o6l!>kUd{6(O7Kl48LNvqx<D=x}@#p<FDH=ed)R#l{bEM<>n_pFaGapZu^<L
z%#ukV|L)dFUrvST{JJLm?seq)z(;F)PjfQ7`*r)bPTe~t3km0&?DfZ2n*X0}rGMpM
z;^ss4Izoj%yElAVDIVeTEvDw@<>f2#&hzzu`|EUg;?{qD+rHfPcUG7)!RfrNzDD8a
z?u|3P{rXcIHGjQuqTYikzdCq7{|Vb{-H^9e^sm`-m)MCD1Voh@BQzTNOMX02-aU6=
zTw=-p_u7IA)|L#7bxL1mzFm?1w)tAZ*R1X{?j1i)bPMOm@-2wI-@h*Ib!hNZZ5@Z6
zD>u6T^~f#ejkW#z;!3ss^Op~fM+a*dMKqoFE89@JRQY$;G3Sg13Hy7qoRkzFUX9K5
zS-e%j{OU_(o501+^M597ZN3s=f2QM8>&Ybdz^!~gUp8_~wA{Z@GWo^3txh*{9d~cL
z|5zeWQ7Gm74hzGpNu>)GFPG=#QhvjCo?BTdqUp~Sha+uXieiGLU%qTke!k`1KXoQE
zy`3upPf1+3n(eyy7KiKeqn$ev8I#VO=Wudr;a{S(XkDDP_Nt2um)0gtHa6Gm{4(Lf
z#t7Mf%-?~9j{NM*DoTubu@ZKV{_(NB(a0<RKY!|re(6n3f?^tKa}TzC_EOefb7|rI
zX9r}xl|B|Y>Xd%@^0@PQ*36y%ldftfHN`VOV4QH8g}=c^VD{NI<MeX^4|IMSRmch^
zUR@QM^ZVOdP-o%Bjfj-AG|;*_&@RT97#T60h!0c$s2Ci(W4wFwrcDYmU!472BDUp7
z-riqtzjfQTMO(K{O)-)@bm)+Ppx{9zB_#n-(XUfE8;y?z#K!V&jpD7ZuV1osY45JR
z-Y$1l&q&M2fDR8-QBza0u#l+Q`%imgwbskGZ$T&5yZ_lW;bh8<O{u3_*2{)pNLlsE
zW&L%~StAX>{KvQ2SXh8YH7~sW`r`HL;`2`7tFLx+bTkBLluSPvq&4-OLfh$`*4K2Z
zuFo(xH+NnermUiJ#P-?3g$tFZ&D|XYy1nAo)@)muvxbI-YnCo;{q^hDh0B*8%UMH~
z-LbH<S7+q3w6r8#T@|`!{rY|rsor+IzST8X7rA!dIp`Z7AFraW4r-d73EkzdHhJgK
z^GkzX?vTCQJkva1E;~0@wfSHJXf?8nl4C`Mg_E<hprqu<MT-`>o$->;U$;*pbI$8m
zuiQlJ*RNQyVBbDF&>`D9jVu__mmN7ZRXeh}+WPAC>&YJ<9gW-kP(_H-$k-UP^ti2!
z4Rrj(qD4(H*Pm2$c6U2hR9JwTl65&*S%=QdG=BK{b@xOjg>|1wr!UH0bTMPW_16>U
z&b8I~?W8tY(cXSOsAdNh^3l=Wj*gD+?lXsHuJPu~5)^D|Zca3iP%BwK%SX-Nn1TqG
zp<H5d_=5UXUjM-3-Nr&24I|hSzVwUfo6NUx`gExI-Tz!MW5$H5@j23^`>o^Zge5+d
z&#QbMT9m7AU)S)={)2?Dr=FGb*0sJB&*w2++GfJUP}A&u@%q)qZIhBh^6LBd?fWa?
z9knCphT*O!UoHM!zwe+R^!S<l{v&$r3yMykOnz~dM|-mud;M=4v%f!O&3<1y8(eqh
zbnlV)wyXAkc$pg}v^?2pwqMKg>$P}KjfqPC|K-O{`}XxzSVpu|;<c>1r)A8fW3F$w
z`sRwV{h!_QFI=?$%fvKMLi2REvle&5s~E{w-`*TJGuvE2ty-@qR`$X+6DKKwmJ3fz
zByL>|m@>a<(H{}kBS$vgv6i1PA(!b;^MNny4lFMB%W7YAv@+HFTD&LGe8tJ6<NNzp
zetfmgOiWbi<E~!rwFkSl+Uun<6uj@su-T?J?@z7XuO1n`w)%JBkG9^;J-l!Ivt_K0
zzTZC~ajh(PH|PG}OFHLT)<6B7{4Aa2VLJa3KI?XFE#-SR7ALf8?OJ|VhrehNvw)<E
zV_@(1_eVNEO#U5|;hAP|&w7bd=w`-)|CIJr)N6INw%pH|y!oxG_}uU3@0d1!3S!#u
zxrDuIRq30HriCWvSA)x^87}zJB)9*jTKc*KXTKtbx{nFBHrTy=we`{3TCQzxZyfc^
zn*UE@x{6Z&`=F|#WTAck-DI`bUT^OB@aFEx!?%)ner#GIY+wDKso3Db*W>AdH9Oo{
zy{aDdsr>n}mpjM*<cX(8+dqAYHTKYvsoQ;J%eRNs>#rHT6j0BCtp!j#xY}0lS1#Wh
zjl6Uw#)m(3PnNuH>R32CAaE<6|GvQEcGegBS|uAJ=8CtyzdO%k|L+}{A8e=X{<89s
zrK`UFN}25+=M)}hRuFD5Y*Tjco8Y(HIVVS_t*f2+T#@|h@bzh+Aqr7(@yQW7X|ArW
zA_4*pv-5UkUJ;TDK6!Goy64IeB^4Ex;^*gNzb&3RWlD?nyB*C_r%eNmj`OfF^RO|`
znmwDdV4AC^xA);gt=!9FzB??wxWoJHm+#*fFJI2i*31Yxc>nsk)I)`5PMtV?I$2j&
zHzY33Z{oy>XVNxT+MZv{x-!Jd=Rx(0UnjS5Tcij1Z`sp(G^sI0j~zUuXEnD^N=hnW
zYm{N~F&@y^U5>o8baz`D+lmmaB}<nc%rJ3Ue|@*{JSS&o#i?Gln_Oak$v@WII%WFw
z<FjVZUb$vXPf~L7%&S>@b8g8`pS@tgg2becE-f7$9NY7{PQSc=<%&y#@$B>$KX}je
zWn^V7TCzl?{~zeg<~f$dZEuTLGIk#P@$1*4bJp)uR8>_~rk_qUnz<lEE7nm$NeOhm
z&B;lsIh*`yu9v=9duH0<hYrrp%uP*AcMi@uc;aah2Mg2s^VtgnI##UEFflV*w0n28
z3vZ8Q@v{x9R%vPJ>#H|99N=MN4qF#v`S5vVT$~)JA_xr$5fE(bICdssQ`Fqe33^X0
zZK4`74(PSCwSkWXbz9u%x4hYJ`QcV>agKt2>r&IxH{ZE)$CKSDCfQ;~$-M}lFLz=c
ztHWQqgJ*8_q+3d79EpB0&HVpinKEg+>R-_zn_mlm|8%@t-+<wQnfasm=sY!s8=tQ6
ziOqbe^H=j*sUOP=bIFHXbse>T6E2lL{?j;j#@2U!<<Yn2S9EOA?ft;ZdHC-7+9N@E
zJ2)8@ScSLg$5&i>&0pESiud^cUqXxxCJF+4yLk(X#hn~jqW7~-y?wv^Qx4}%U9pzs
z=^O9tmT#(GQEawm&kF&O)a3&6rggTknlDKEzP#h)yzU)$Se3sWK70OupKj$F%@VUK
zN$36NFXDFpmhk&Af8dulHezOnCBt83WjQ=mf4^|`M;p&SsUC502R51CF<!Iw+viY?
z-yd|1zGr}1Nz(!gv>6uU{TI)$temqb{rM(K>FrDmT>syHHz+F)`gTlLCvDqin}X9X
zokD8<=)W@mqEz^?XjyjQzH0s7_cos~H;~{v7O?ZL?G^bOu1cLEg+IGztXtZ-gt0N_
z=wtg952aSm=VvB}cewB{c-j51-X$%qQTkNZ=k}!z?)GmJObj?q|NG6Zqhl${@F0Qb
zsr<gqU(LHcH6|(~{u5dju607)phNfnz2dmvYoDF|zaZ~CpHWE$!!d>K9ygH7-X1e$
zXxO%Cvc~TRzMuL#oNk>mUGwDb^^-U5cCLwjpY$_YPV!3nRgJp0{8tv|xcZdYz1cP~
zeedaRzJ-r#M2p_lFl_qJ{r=WpHD$j&AGxB=i%j&q-n-#R$(g&qIA(ABajg6AuD7yW
z9ev5g+wGc+-|z8K^wg9q^O-U^|DPm7!Qt|M?5yYiU8-ddd;d>lpR-rFs%~84?|(lf
zH%I>d_-RjtQCaDN-5cjMaNgU=!#dflqATLZnU@(#PbxS6xo|UYOWBNxw$5#Tt~k`>
zmdZ$lsLfgT`d~d<+7fp*?+qrWf68wAT*AJ_tj(^w_}KqkZsiYGmZ>l`tP*493oF^|
z5U+T5mjaWfVRCwFeSr%rqafF(Lk7y1#P|P<vby{2vQdBJ+lP%w9IY&8C-gLWD_Vtc
zO`Ndc)h3?PdNVZsZ{IxC^C;7<#4>}lV?Q5X=U;xg|9<X=6T1Wi1Vpu3=ZA2lE|*;P
zZ{pTf%FZeix>z%0Ie30}uz2)*X<c;r&BRPaF`=ZxwF;j_4`pn0zMJ|n<NHJVImu3n
z2aPuPXo)!}i5*BwH;8=G(f^^b-=)EAso>($gNM#2=$zzn%Wjuk|E`E_OG&Mn$n_T+
zl&o1+e?F8^9cW#AbKc}PXCB>%eKa#Ryv(uRc4@4RO+Ztxw^C+YltSF^cRIWNmrq@@
z`}$|ePm{~_H#o#APCLuD?C8vc6~E3&vK)|QxtQ_$W2&e6>de>8E-DAg^Su}RD3H&I
zl5t%6wW|MdU4={QsxakfGwqIRPui33{wa`IeeIz`r1-8cVQ)0wI;Bo-G-T*s*Sq*;
zr_r5KXO*{_FXwz{{dkU1)zAFJ%{eNP`?jjh+a&a-@cJc>J@pa2^7}3yU`TLV!Y>yq
z?a%PxxBsk&^7*`djaQbp=XEt||Jb<Kqd8VJ_KdsIfmm<llku;<6dSSq`8PRjn}zWV
zGu_T3?Cw`GUhjDEe1m0%D1#isPM!}8CoB?s9^TlPtTO$ypp;ZsQ&W@R+;~AjK~Tq3
zTT2Ucn&d<el|yIE@1Ie7ePo_SYHF%Q`8%0EfB$YwJ1b=tqz1ZYK5yq!v9zsGpq27#
z!@B$W_=?Vof!3s#mv48^oV)UXXpUso>9^bOzYBeEO&T<?-`D4sovnQ(%k=26V@gU%
z5mUadI;i@?=IYyBb9#eTmK^FkJ#U^Izc0sumkDQ1pLVXR`?n!mNl&lO)Wl>$(8?uS
zwwOHQDmilGhyg?1-2Q9V!nX5uM6GReP>=}xpKPEf%i8MH`0ZO+S6`pp#l+gJkF=Q0
zA_{I#l{A=it~2}E?*}|hYu4yI6S7;sZk?Nt508?PQiPAs8P!ywo|X`;qnDO?-<+iC
zec|ri-gocvN=i!u-QC%5-M+mrK;y&w|9{#+%Q4L)_ljLFeWT00VCPQBw9S&1mX?Rt
zd9J?7)qIda>Ckcc`Zr(M3RpwkiqGu+q6#{y@XwFJNheb#Yo*SZGNom~0);EruQ!8E
z;$)hc^Tq07(ng7})mLSCW@v=17A@K-BPb}ixUV)TNl8dpc;?BJqF#9`D=Uw+VTV(U
z9-f(LoMIrM_IFOv*Y^pwt2P#}+8wKY7c8jr2;5VT+0dC@&(IL^tcG8RPxG(TtQR%w
z3wVB=<?iV#)-Mm-{oH=Tmsf(b=JaiunqBZ}?SI#!+sZSp?Xs49aOP2lWhD<o!DVCn
za&~(LPzzG-UfBf0;|0g(uG`9)D*uO>A>mS4;{WyYmM*>jQ~t>L=tK8*E^mlBFXH&-
zHT%K{rp<BgN7w&ly#Hg*4A$eSi~c>x)B3glzM_sQ^D;Tzo><w4&zGm)%wQBa5c$a5
zC|T@X<>TaU$A5CBTzehx?_qSvhd25&_q-6eSO3CHsga?Rd-~#)KMcI?RnNULH8tYz
z;rQM6U3J)O<94gge-pMmdFz||`4_L%*Bwh+w~zPJWA>Lvr0ZS2$wp_KJGS=Rfg{!H
zgSYRI3*1~RU~J8A8lQLE{r)YVGY=a)UNz6s-#$54;da8o!}lBW6AZrn{Zqf<$5wlb
z<N68$>Grk#GG^LLiymhjeQck?*Dl*yU(Ly2kbXIg#pT$7tmFGve!NjPr|PwSifOEl
z@s*gGmVMP*rg647z4>|a`^l#lrn|Z<F8f}#De??QPv`Qd_p8sn{vCGpxqRT?##j#T
zlMM@FTiXuDFRHnHyX5}u`I~#1qA#khcRyLZ-dRED@r(I&j_ayizOt7G7SsrNM}{?g
z`+T*c_HNClnZ6%5dEAcw%!=q$PCq}d>h*dS2JU_T?&r;xDYL$}w_bPa92>Ss7ZayR
zK>;66?l1Uux%}lkbGyXIZ1Y8%7mBIA-^-WjARxN`pOMa9+ZpBm7f;#$bfRbdXD{Za
zgqK$zAF=<(lDm4&B(e1gny0yJm>NKx2aEayb*tCeiSI5R($`_KoGm}+%*Ms?`3+yr
zXG;9nnWx#d=32^u(_cy$cAqQRw0LS12TO~x{#o@-kA{{4`8V2c53RSKWXupTNwjBa
z<UtmO^?#PPzU&oO=dLaGm0@&94c3?Y>&;tiVf*sUTV^etxu)OBAHUu$dM0Dz<B+{_
z^*`L$Sbua)5P8|XYnxq8gh=E6U8apr%yZs9+v_I%Z(sO9JDWvraajzYa=OSuBCm4a
zl&`aLDzbuw?(SBSYS-HJ@s0iKnd?J3{_daSuB7<z_4<&FuhN*`?Na3GU)#N0p?>1-
zv(x`yK2tWg?A$l|kDrv3nCdqBp1XFIe|co5kxuomD=QxV`^Km$!Cal(&$Pc*W$v`|
zd<TWMt6ysTl=rN_K<7N)!Q$^K!8Z<6T1b32da~@#x5sK}TaEAR*JA6xKhMMWty;;q
z2t)h3KWq2BE@Ah({`%%*>B$-w{8^fB_PyU9cU<e~UXE|#iO;)#sz{lvaqE^{|28jK
zUas&}-M_E<jWWX)@$CP<q%+rg-ND1FlRx%GKU(3K*>d#Rfj2JC%TqF&<?jF8A7vJ#
z@Zy~6L>2~l@vIrEU8ES^XuV9)-sG%dZ_4nnF{$L$+8vhqJWNctO8;tDzMomCbbZEy
zQzAd#q*(ucFjIz$S0MRy@5L|I^`mV0_O0I{%*U2vy)Myyul>|(XZeqBzjowu-y^<j
z`NavJ*K6ImEzG!GzssR!2fxX#hmM<yb!&6tGsVA6FWoq`*vV5%OrcQW_2Y~CL#k!U
zOY=C=)K4vVGwaS<t?M&xth^;RXVu$-cTX=8P!c}uuC$<TcC)NTG24-%V5Sc*8jLP%
z%#yuwSL}P`oxM6;3=blvitWEyX1MurNG|_u$@)T}Ro4=Z?z`ld6D8I9_4A<@U-d=B
ze>-c;sEFh{w?ksT(92SuWFFA)^yla2l~q(&KnwAWXH1+q^X0sUvXYXPdLM7CT(D=4
zjH;^YllSlYzrMb{dE=byhRcy6!otmwo6{a1lg>~1ey5l}8Z^7Z!EzzP<Xw?fuxn9~
zkzCaa#cvm!`8W1Tn;UhyG@UyKy7|Coh3xe+FIQU%KPY;9Npxn<F>eP42GCtnAe^`7
zquaK+zg1=b|9;>6^Yim+-jJQA)ORw;H-EK{IdbfnQTySCdM7VmzuvxLg+`D1YxWN^
zpI2KxPFLB(x-w?-P4}v2Jm)?Y8WunESrfIjtF^Ut;r8v~&(F_yPfS#-{qynom!snG
z7oKVfy10O@o~Wv_64Q@6W0rH{z`K3F^Tb3%SZ1GX>+0(AbPbBN5@_Dq69XCqc2IDr
zs`|B|blpDTPM41E?$5ub&zjYB=FAzx%}GVY#gc+M=bH-)ekyZxIdS%EDqlNu+3wny
z^SaYxt>)$(I?mj1?3mk)oNbAZo-2dKVs`AXc=F`Qf&~j2?t)fFh3?w8ZXMscPnp7v
zhR@^<cd|VA^XHF(07t_1+s8w%oeGW0vDsfO1M2d`C?#GlywKHuuW(w@zQ1uP_aEx?
zN7pBa|JpSts%x(Jt2?*V_@?aq^{G|;<>z#{#pmZ&_LSNEmVGttI)ApgUA>{%{$KfQ
z7GH(x0`8s-v;C{I`p!SQsPiHR^-W~%+uuAgZ(YFVBdw<|tPXs1V}AY9k8$ajN|lqp
z=0^N_yIgRlW%><6H>X$n&R-nN+|r%bUVb*eX8syA<#%;&mA@U>z59l<yletPz@J~I
zH$>`Nop1?~ulb&#`#W)OqpH3(gT&#NjO~9bEPh=2d_;yXCI3#>^K;)fsr#8!?a}{Q
zTK?$B{dh)(HGgkvzu9?9ZrjhR{Kx<DPTHBKJWnfhLvMZ6Y(|IjVCJeRYhS#6bzo)v
zKYfM=*Y5w3uih1N^xd!9?8)1rKQza0k`F1}xIW+hl-$k06KOh;oCa-e&eb;OZtAP>
z{IA_H%Qkjh+CgTek7w2UnHc)^eJb8G)7K+ri_HJ^J}3XhdrE)i{PM5v+TtwdyZ2-}
z&d%&_`E&H$(@%$*LG`-QN`AT9(WmxpTs-0Khq>toWcbn_qzb4AB)m-i-+%Yp?duWO
z)|SU!`W}67^ZpbSkwaN;4)6S5(=hjZUHiXHI?eZL6Ko~7&XeNIU8?@!pY!&M_vYLC
z^3CR*D7pC|SDvo`*XQF$(hGbw7X{As{AcI1W}Y-#xaY#+vuzj6%7taMTzyu2j{fvH
zc<#Cf><kOe=Nxw_QGdj4;wiyw62<-LGSkP!)xjD!;#=z9WFF4meS1cT(t*j+lQWLa
z5tuVodVy(#qJThA@Z7t*m2O8eCO$l)(9zmrdD5t(rKN9P-IXm81<8II^KRNS@2Xn+
zWBvZC8=l`=mmbu~aQ^OOpN$Xa-9L5y-dvxZCmEGndiOjoFsLc<In1D-<k9pbBmRi{
zj|buW%L5}CB;LygJrtKW+oV@(pBFFFna{)0A9JMjr$hdhhbeQ73pUg_vh1rXmXTfa
z!YzEgsFA$lyZwf<7?!7<zIVy*&nsoi>UVFezFjml{j<c$rqEsJWR2VRUKN)g3p|q#
z?PF}Osf$t&JM-n;dqpO(6pQP!5<%Bif0)C!*G-y*>Cmg4=jLy@TDg$L;<Qiiw9rKt
zzb)Po_T27Y#v6;92N@Jj#J4<o(H-fkXk>V=K8^3~zeqdXvs}lftIn;+o?moivEDhJ
zrjR##j?KPh`~Ina-4yTme>U^Ybh?gw)YAR8WpQfI`B_gi;-jpzCH(J9^iVW1l;LYj
z4&7C_Ra8q@+2(}h&V?JQe%O`f&bz<ao&DC_>2@h^B;4KyoLllxQXx5E`|ZLP7ZkIy
zvYbLfM6RugJnSZ%T?RU7Mr|@@(nbldr9z>hp)+i&zol-TY}oebQPQe)>)Z+o46dz<
zwO;q&xW}0phRlYBh5;HP7haZ3zQiWM+34_K-b*<-xxS_*rfuox<*W)Hv9PkRZ1{NX
zYJYck@%3f%y?(D#ef9b^C&Q&nm(>0+KY0DR`^=d$h57HFKW~5VAmK%c)%F{OE-o$Y
z(|WwwU6uw-yqJ;FU|gKC=XghNZz+4oy6J}HceRx*=f$3GXY&XO4xTt`)+rw~VJj=E
z1!1dKE?mf%wN(nVS-tf2waPEnyM4M!8yg!z*T=TDwwg>jcQnJ`*q!TzRaLv%C%P>b
zgzWq}?A666{=2WE;4rUwOpsc10{C*5i}&vJ_4M?3Zl64DTHEII^GYTrS7M*#m@Hbn
z_~ONjj5}leoX^+WfC^y`6{oDMS4-Z=a@=}wXJ@g&OrIAoUrJ7wJDw1tCEDY*xc%9g
z3V}`+&?!Rc>FT#`-P$wFP}(OtTAFdkGo!<xwY0^qMVT)@POf-=DSJwW%|3aC3A>7T
zx&6;K=@_xKm5FMV*EAgMx8ZxZK*wWxp3_hF|1FXAg-S=)+%{8IvOT>xccBMM=l;*P
zC$cd8V6(g*7&3LK-^Q=4ryt5cJG1S4#NNiObFBPUZB~`bRngZzaBTYhIaj!sYI{4q
zdCk81X3MwFp$rZE`!`R`xUfWc_f~n^u4&z6-Krd(CDR1wmA;Pksr$oFYHr%|dPdpo
ztFi{C_P?L)qaoy|@S((}%<Rf8)`!n+KS(e%Wc-<&ptSkfh65`i&g`jdu8ypa*RPtQ
zo508J(6aM;UG1H>rEx2cetU24({*X`27WG<$g}hAb6z^2;IhPW|KmmJ&mFJdYWcU%
zj_JUa(5DOymeSjeHlBZ>+UND}tCVGqS^pb;hK%*r><k=pC$=?sJpUehX_Dxg5Bd6m
z?y;gW&6|3fl7tH$Pqvr)ZrSJdE|y<OFJDpn|BKu#yGoH&r-E*rQ8SUb)vK)kzvtTD
zKmK{vk3WkiUp2N*|69A);%EQ<fZ&UYf3i>Oe))U(tdEM^?fJ#72j8>^uG@XzwkWXs
z@VhH-6PCX^_Wi8t=e-qs%fI-nv$-lSKi9LdPH72`#kTzxSNUS+^R6y(>fq2=bM2t%
zZd<#Uu4r+W1q$X<`ogjz6Swkh*X?nr^J2){A|@uR<vRITi)7%w8MDPY{!C$DYFPYy
zO9Ic1$^(}7ml!G<9-7Ix!1RWIsE%V?5yO<`BOB-c4`;S63gh0G(G+U%OE2yCiJI0K
zvxOKsJsPg@8UOn;^YTi$2ii%XQb2o?^M_aK%)WnnKC9~E9sAcaJv=P_Tw)U9=G4#6
zPdjRAwPKg<k8^7|MMNL%`Bvp?_9xSwJ9>&_&l{DQ){BpZW}RLjQ+es;%g?qyZvH-(
zkegS;;L7GLApGd>EWQt-j?a`^j=pkuKEd$acFPU>_i)di=9X9*ry;xk+QvxcNY&lP
z1MN;F6xm7F9$9QJ%s&0^r->DL*;@_2%zVo+v2&w=GRIC$MvYb9=KT1+xH|ZSdUWs|
z#(kH#t7KMQsmfVwe(OShGRG(3#JDJhyg9;;^cc+r<+M7EI<ua;Uq1P0pZLA}l+edK
z8eQyP4`--eirKL#WKq-lP0ufe^6)qGG#yPkcyDjD=i-YBii(V^tgOn@CQJF$*4k!e
zWeJFjx2t+j+aPOQcA-;PUBkv^PAuQ?GY=GeU0hheMW43urR&#0i`$o-*tweLd<B!;
z^rqGGxwyGsJ~-G6x;{}%%<S6|Eu}+kywdA->NKoev}_q0S1VIpU0pKQX@Aj;8#n5`
zWq9%RSK=-;MMcFAA3rvFEp?jzS@n*rh@}4Y+cVnR+c!UZmiFr1yKhmO!>kp=EH2qT
ze*OBjUcO2CIhj5G|NUMPwDQg@gLQAD+ou<CBp;M$j$1EpeE7syotZwFi%y;L$}o{S
zk+LcAI%psNK?&)=+fEuHyPAvMzI{9WjYRy;qNl3y)l7{Hv(5A6%B>|OCD&})Gzqi<
z=3>S%8}_|%@6SysoLgR1^{b<H{q@&^0s;nEoi@j2{QfoLg~Ti$H5u!&9)=3tU^B6o
zFJG?Nym_*gwl-*qu1l{*^TCETw&jPFm6adws&WI3Mm&FYSai;e6YrCrs=wbk_hWu;
z)VqzzpaF-E%Ke*HtdV&>CH`2z_osYa=c7-^-Htx?W!1LC-#zTpYwx{T;+b-|YVqQQ
zVylXmGBikfha1g4`o`}3)BC>_xjjGC{Qu0~-LmcHp$%of*f+T@ZJhUh={CVrb0!6_
zER0~9eV4_1efh<-&ihAs61(@YKkE26{gX^jLC4|PSN0PE4oLXeMzOf`#PaRf9^1;l
zf8WG6*Z!ZsSKGe5bYA)6|8_T69GO%OG8X6;W(0I^TBaH~Dfi~Ir#CGsAFKIZHha5X
zIrrA~+*$wb{EW+-wahxV?(OVtp260A$;Y?loRpfT<GqMYGf?Eann#0*!vuzn&p-cW
zwlZ*JP;m@grgMM(>rbVT2M${DpHr&5|9oe@{kQ-3=6^P2mp^{>{}1)D$5Y=g-;(=q
z$64P6DndLzE`GBA&z8DP>~-HhfzR{alxc2XkneZ**X`$9bYfdW(!G{Hf0lgAfaCZQ
z&0pX9k`GDL+AI6FCmiUXxQsvG=L1EVKZpMxW;~EQ|KRuex6bP9ox9=O?3+u@oOFFU
zuX+3a><0dLtJ8C)aqiHW9Pm21I<jt3?7MA>&YA~r35njhC(swWS?A~G%bVpx1vE~E
zKDcDGEq<jpbH$U+Kgr?CfApVoTjeN{;wpD;_Kcq|ehGWAzRcVIJ+ZylexvU6+;yjV
z*n0N=J;w2W`T8rH=9XrKh0AartG{4ZY~3id^PgFG>Y`;Da~T~BjwEjRrO=zZf_L#%
z_Id-J`mVK%tG`TS-+M^LAZpKz$kk~MIZY>wq<{X8DSc!SX>jBrcZ=fO&*j}0id{>7
z$L-o@!~Fk;wyBP<-mwEaq@5?rpUv=idR}$6b%#x_&aQhuFFl#~_tBR&p=Wpdw@3WE
zZ2kG>u1h?7cElfVIN{TJ@MCMbw;|h=sV?vOi;vGcaqIT!)<ZH*hf5TK*j{np&wS4C
zVQaeA&GT<H4_u$8mpc8~*?BX{SRNFx8$RZG;B{W7{_7u>L!Xx||8wYmSpmbvqLlrg
zOEjy0cd2GZZb<2i-FiTr<MGYdp8+S1T)ZdeZD=dqpfAuCqvcdvXk~p-X12?u4#}p4
z{c)ezl%DU&naCm(X*q?#GpVdhOx<rz!sgAJSFB%uyieA8n#higQEPV;JY@3r_6FSp
zw9{$ffpxLFf9x!Neq*L_`VHgrHk%WQltSayi@)FdU2b!Pj)t~2NTGPHQl8oD!ne0f
zx8>e8i;Iey^+7zU`5?pQn>?K^Lf79^)zrvL*N;zQ09{45Pw461SFc_f7#laAJLfmY
zqOeKUw(3h?+J-ePlhyr=rk`e=>(~DF_V)TDrYybb+-ujaU9);Mx6(w8-{0OwUs|(t
zYCuH932STX$mr<kL(iT$$xoO#QP4t$&tvJODf2ku*Ii!jZ`^+PW2f~rhJe7p#%a^U
zzI^$T@b}kOLu1)Lb@o<PRuT-LHDdd(uZ`Xw5Fale9_906yNgn1+;^{~LOq5z-j=a6
zA9NL7{CV%cU$1j6FZ12AZ=YS_rYmpD7Vq6_o7dA_Xf-z@Gc&QawpO6i<;MQ{dLO1)
z#eMhg#Z8+wt!>ewMN3|<T)FaL__~<H>3XqA{r3MV?rc3^dHlcu1}|^#_b2ZOMn*=i
zShvnCK3?8$uGLYwx*v)2Ud;OVvj${p*>2fGZ|1#wm&cZH@KbngZS9#9qlFtcPE>z=
zwD|Qk-5)h}DQRhHzFW>7w>*B~g21|%orhxd#Jjq>0>Z<$|6qT<a^*@#cX#$2GwE}4
zt&e|udt3aw@wvwzA6!`(tRuj&V964db@C$5WsdjDr`yfvPfbm&xxCC*v%guuiDPH5
z?ec!d=t$<*3Holc>=+m_x=xG#yy6~J|0$k_!E5{b)@?>c+Lzv!J-jAuf2bmw`^;Y1
z6VaQ+vgcRG$>#6x^8WuTw_~Z%8rxrz8b-nT?c5Bzc%v;C%xZozTby|uuwwItzxU2d
zFo@*c+P0>Y=|D=j^lOW6!g;bUj!u35-+75k;909R^}mWIXk7}}P^PSA6_vQBuyt+y
zv*MVkv-yk5t=Ii~Zok>I-L6VPONQ%E=FFDMMvbrkf6nJ&I92|RoncAlCQF929lsQ-
z{N$UDoAF-1;_lDVE#drenykdGA9j9!f4<+ia-Uw_yO$k54_hqX#C9r2_s-?uim&1G
z(nG7|AO3yrcc-xU%$!qF8pTBqw?%z;HGO`nD8Jkj=I4HTJMP{5xH02W(%oQv1>ecN
zH$QG{wVN~{@2^-ymG#9xhu?49GpqDYqTKO2cB)P1%Hx_(8+FF+|Mq*rspQAvN2AM_
zdJ?O4$iL11E1`P3Z1GR_|59^xr>uIk*4pserIu~xbuDvFNiBK)?BS{Xe{GqSPELHY
zNsDEV+@BAd`8RKx`}=>eS}klXK;X{riR;#`YE8bxay&)lLEOgY2{{)^cF2qW`?+4=
z!;YJ0uh%g!T$nON*?Ib(_iam@JpOuaoO<MlP2~G;^W%&@Ut?si`?33VgyS@s`+uBF
ze}B4Pe(Xz?N7^kxhxHd*O<Q07cyo`b?A5NR(fQ_^*J*`3TKF~6a4)A&<tP8>owvoi
zs%!t0ZE~Lf_u|gQ=R5!GzbM7o6#sJDL2-`7%K|u;#vJ+OlNa-PWAcqR2k({Mys&C%
zL6!54d*Yq}erJC%E_wWCZRVe+{q2h$2c0^4@sdaRqGcAc`-?0t-T9UDoM%}Yvw`n#
zONOu&p$;lZ9PO4}`RYl>mhJJpzBQt>HNE`VMw6Wq%kv^W_R4=L7G&njJLCED-liL6
zIp;jsG`v-NxeqWq+@8Rk92_T-DQdCH_LKRuKhK_jUMZ6F=aF*jnq>yEbC}ng&lJ|v
zPdf0;ig(|q2t(!u<F#RDESNP;g(lpVGW9d@Klqm0Q7i32n%h4&|0(N#OfPq@TvU`3
zsioQX?!@8f>1St@u_%Zcz9@de(=o+3+V8^hrS;R~^XE0`MV~9XmiggQy7momb*mqD
z)SjOF(VRFZfBwORzLphL>2kAvrx*Ua#-ozdb~t+LjnMUp^&jMGFD7yt+owG<osj-u
zb@l$8{ees>o#)Q^nOR$RZ`oqfayT(&Ple&bvl`0E&E_U13>_@W{`2k59(q_{@{`fU
zYo0`}+n29jK{GXPHXfIY4l+8LVw9Mb#U<vg(rs^NckW1%;ra9D`|Vio+`kXny}2@k
zYiCT~vSrI!w5NHf7&hL&c{38U%zo+e<%>6L5U{kgj8U6>@NL=Q6eGjMhM$fcoo8G9
zNXSfCS@}%XR;RUL`YT&b2j$-1H~042vNRK^kN2wIZ&aUOGiiO8!=<-nhZ8z{*5BKd
zdU_MnGjY9`gp-p3BO@bgK0iBqvEF*_xgBkfi#a>D{9GTuyR7%*)1n`L>nd#IcHDiJ
zVVtuwrjMDOuV8Q7{y7izyZx3kC-d0N=kM9ra<cc(AtyT<n=>|Y{9WDM!FlKAX|2EB
z{qSKT!+~dKX9rtNYjjXpX5MQsdEw&4%D+-B&oa#p%6c<LYim?*>Fa9?_wJR=-}h7P
z_LfZH@YPofEMzirb5s463tzo@)$sSPW4+RA)~@B9I(6!WmnAV;Qx82YTDW=h<ic~w
zOc#|Vazw2a6YFLLRgzAV4!!^GykonriU`-jojYf4-L{QO_0*1_l`ZF=AO7;iL|RG;
zw3Rk9GxO3haKSIssZu3ZZ8I<9JSZY%Y$^=$zRkJdo_4s6m)kCNTiM$v9)AAhq9P&C
zo#3n2t#d0YGfVGrJ)XY(_Q#*+>+7z*Gw;5+HCw#gYHm(VjZFUjzh>HcdTnv*pBL?v
zv7667dGh3(oE)A;2Zlpm&sn<H*V`Kz8;j31HL|qqOg`RcxHYPG(ITZ4SF`jcdORrF
zX<%b>W=)v3iV)|wcXwxhNWcE%iHcs#jss2$1#0Z%_r&R^rKK&Z&0Mv5^~UP&?{=L3
z_T`JqboK^Nl{RnQx#w}gLY*w^d@>I}Vd3oTydgqo&8k&gk&%&eiut;a9;&LY7UW==
zFn4Y*yL^qoJE`rr-(HLhvo3$<Q~F)li9_+D#G93F;c>rDr6)-xX>Z<o<KNT!QJ128
za&<S{(c}L5Wc&Z#=TqFP=C@iNzwz~SPFf0sdHpBmvKRgTy6iu$eP6gdby9E4KZfV~
zKC8dEQ~pn-?1lH6z3dFH=l{})s{b=zV&@;mf7>=r=~NM7*(<lA+iRn>=i+xuGk(A1
zzxeI4JlAFKfUWNXZGO)EFRgp>%aiT@=l(x`-u~dOzWsgc9<M+ChpF(#`TvT){@Web
z*|&G2!mqk_v$kF=ylPX!0<y8d-~ZuLeVN3}Svemn3zxe8fAjvw>G+ySzWm=GpE2Km
zZcDLOv*ARJO(v@Ieq8(hWA^^P+-C}&I!mmpIZ<@|iu?U|y~tTY{&m0a|2$v!nmcF9
zPa(JHSrK)2+gPv9j^EC>GyB@1OSc>A?}VP6;nC95bj6$L{m--OKkxf~KQ*{E_Q%0=
zzD;LTHY=|Cd)(ewO)UBK`FhoN7SGqNJl=T!zxTg?+xH!e`+Ze>(Qo_RYq<LVoGcHr
z)0g}6%6!MhuUf`2KLynPzsbJ%Rde&!if{A(w|5^&>Nt|LqT9=`=A}-X{@h+Y<!Prj
z{5>6i^jrMDw=+upzLq}x^8aV^i=th;(FI?u?>|2|Z%VuagKI>b@jlT*hZoLlJ-0ow
zT;TqXhYbI(|6ksBRb=Vodi(HG{~k?Us4CmOzy9=r{}02nA|0p6*#E3z-fd^VJ=LkF
zt;=Ul{`|NaR?j(EbDy1mubFWBwaJfH!K!D(IUYY)CR4ySXNMf;hU!0wF|W5Kf4`+O
z<=N7Q_I|EO0phpPKm2T0s=r)QaJuWj+Xa7Di>v)y_e-bjNuy25$|Y;AKXG%M#$)~3
z<j3mkZ9i|$J}v#;|9^(^WY35axAudNj+)1Jn{2SF&t}{I&&BYQsZq^q@2fclhnk<4
zyZ_r}RaW}ZDDb4ueZDI5Dd`WU^NT0?F8s8P#kHo<fJaQ<t4MT(rq}U5MSgRb-^XtM
z6koGrf}z;Vr61!?ha4)k-KZ<xZuWFTkBR4(&G&25r*Lzw+UfW2sMxf10?sO3HEa2r
zh3o%b7UW~N<)c~mf2Yy6>hseMCVh9-6nBhxUhS>1S9QW^mmgP;cimWT7sj$$nV~hL
z<;(5A!S{0Kb<I}Y6f%do{?}s0fA{xqpZ9cC>W|g>VVmRs{N{TX>lC?qfA#4D*Qc(U
zp%>k^|KBC4XJ6VBCL5ekQHq&;J*2KS@=4=+zQcQjq91;EvWd-4%$0M3YlV$mNqM<?
zZT#x1o7&pg&RHJ6xjB92;fDu~^-3Gszu1#~T`$jU_RSwZDoVZ`O}cF+!Lw%XUfW;!
zlTWftK6zwY&P^e49v&8^7cXDV+~1|KGp6tDZROt6C04TAa&I4FXJeajHOn<WU*BMT
zU#_1YA4pL6Yox#=<=5BO?_WIY*XK?bCD7K({Xd`0&PhvSTkbzUt>5O;iA}S3?`tYX
zOq)4V(wsSMWeba!l3aiLS>9vpOpH9dysEKwH*;qEoIlY+<;2;uu91<F>({RJy=Cz`
zZ{o?6iwRYEd3lG_Up=3;$7|{T<3*gugO&y*uKb(IQnz0|e0^N6^~u?@XD?naDlWeM
z#hP_4aup94^~Abwu8rQl=xIyCi5{uMwp(|eYHMp>ynny{+qZ8o-f$}zF)vxTkTH6D
zUT<XG`FXZ~_I|&YEG#TMW5$e*Z-EhBli&UQ{rz)eBcqv_8E8{O^Fe{l`!8L(w4w5I
z+P<>4x0amLTUavDL206bzCQocr%(56+h+E#^2+7Qn_s+PQz(kJtodQEzwE8l>v!*t
zot<soX!+fGWk}bmRja0?@2i=kBE-ojZ+GVQ?b{cxT{|}E?ekf)q}Iglp2j@!cmMU*
zv0v==rk$0N<7>b9;DN%MvfUFLdUIcdM|8Zsz5R0vXa4N7V%L}0+S<x4UAlC|+O@t`
zo0qIztGi6!$K9Qs!C-Hke6jD-Cr=){xVZSwsj1pI6%`U|*RC~87U^_}*j=W(E${9u
zgHF{yXD(%Jy&~Tt;B>;v^IvzJP<7qo*LU(v3^w}oz4_#|@8M1Hg;$Q8TN3{4$)g9?
z_e-ucUjO^W`wamG4bAcY)uyjBQc$sPIHA*a{NE?}pDF3mmx`6`A73&u{c$Ke{pW@D
z<%T~VN<Q1@tL!_O*Vj{W{f%0MXP=9ohFyQ$nP02FOuxlN?fCisKSbVJd=vJ$v+H1!
zo&2Y)>z_*9;~SKejaD!D_c6V)tWtE7xA=SWvJcYrM_W}Uc<4A*`RRSiy5{=3g5!(y
zwg={VUq0P4exFdaf!}U=bLy+^ilgtCCoI*RxH~O3Wlg5nlIKqn_pD`|*?M$E^_Q0!
zH&-?NV*7JxqxPQXSE2*bo+rH(KA*hfrOX~aYc6xQwDlRQvp&9lzI*4=_1sA-Mf^^y
z)O{#spW&g@Y81`Q5K;V~@Q+{j#Ax=a3G2=}zh3>nb#wjS<32BH6@|P%{P`Z&Yw}Z9
zi<QCV$L;zv+iU(!Uwrn#QKO&kr$yZU$*sKe+hE@{t8>fSe@&P-xjozdhn|{s{-&Nk
zNBGx!rWDoue5-cv-!<(ImNF~ud^b3BP+?j7uLV2z{`cDc_TcCH)l<1uS1}|!U;j_<
z{-6DIoU?8xpI*D_Xt>|jPy3ADJ4{>WbatV7;;ySr1qK{<f1O~iS{8lX@Kz0{X}^r?
zwYO@oKEM6hYwvRR@%c|1r>RxEF+Q;}qPgoXyTU}*fB)80y)cNYc`71aby`P7H@I1U
zZ{57vd9lZ@IG8iZnVYz#YTVnTTxGMg%jD0usfl(sYq^cv6f4r!1UwaW*q&z`vQz$V
z-S*$+|0d-BU%I|-OVP0fr?ef?CjH&T@>f5xG`*o?hsL_an-9xYZi=s1^#9rf=Kr7G
zY5af0XnT9Ropg9r`eNTR&53fcb^oenRi}T<zW?^o{%;Y6(ecX;&D$EuQM{o1jHqwO
z8F3!f`1ub&y5HA-|GZvCFKPZ=>78L}X*EB-fA9I@_1%5{|M|O34@;j?-fL&KC-&Ei
zn)Y7#yYr6U`Dfs_-Ot^;aO>^9^?$4R|F<?*ZQE)kTzxI|pghmw<RhIIZ*Mm23DcKI
zj>uu_xh>yx@mFA_-fr!Ve}(3HWw(A<hbtQkH+alk7XN>G-oLBMy&{sgO6`8NIbl=P
z$NzH;K3&&$eRPG-KP5J}*sH78|F^+v4%gE%JNHaXZ3&9{UwP|@c1h-%jZwYIw~KD}
zpZEW8$48P`$&;Hw!mwH~i6<;QWpD6i#*+SBNon(V{Hp}`m@lup5y?_qd&92z|JL~S
z<I-E#Bp;D1KXEU2-l26?ybKGf&xrb-<KPj~zmziZh?9ay+gZ_;gO83{Utjj)z??YM
z&F>U;xhpT_`1!Wh{4vji!+z5H3$oQ_osimG@o}@7@wI8ICd^fAJumOJKT|9}cH@V~
zXSYw*pY!<D+m^<w6MyW!8SD7x#TyGLEu#fzrznX$dSSe?a8YX4{?f{qOCK;S*m<6B
zV~1=1!n2}B%<FEPumAYaWAShI?HP-0U1jDal;r$#cvESX`uXwE{h80_-;Hiqdv&JI
zY|ZAwvPae?vfrCE*+AIv!N+4UY%c2>cfRImR^@*)$@<W{u*bKrrkF_GXZ!GD?wZ5T
zKOcM_zejLNgic$~N*4>6w%28M1E+dTHMsEn`|rj6$Ml!(3EpIQ;_0W1l`|a_1Zu0w
z6i;q@S+vu@*qC|!_3i)-mYp$uZ{EDg;Qje?Pn`b0-~0d1KAB=v^R9S)bdbMDqd{1w
z%cKp7AOAdU@TipA7{Swjyg9*OM#=qiM=jegzl<rduihKS!qhn9ujY>j&HNGZ@$zMF
zZX68GjeB2WB|f)n#*00XC;q%Qs+U%p$Pu)%#P!$K7AM6Wci+8`2v(I@opL<V!p=b@
zWA+;vp=*=p&D)nDd$YCg=g-g2BlGk1x8>hIcYSU2^h@QDr#?oW`oVH&pYOK(mSUru
zbssBiX3Ut;aQty&j9$Cna__1hr-cH`mMwcwU~$0G9dZKxq<P8@3nVUIzFc4-6QCh-
zu};@pl!L{<)|PksZQl9k*=PE&P4#NMbLY;I>u-wAKXy=PkpKI_T}NGAed#=dMh6D5
zZq=%~^t3dm#TSoE<%)h|aprk}1;dg1zhm{p4?X-a>0Pw<-gg$yXUv@0csH;8{`+>P
zg&lSMJ8xT5eo~Q^mOjj_zvsa8Dp_t$f%)gz&smCav2KaVz4TG#*H7iCUW!w_9)HVJ
zI`nU5{=)22ufHD3F+2RU$WcYeacPjEy?y<`$0eVhc%~UhY{<WF_pk7ab5hUSi?6?m
zzyH<7q1du!*7TkqO&t&I!>VPToGX#5mp%Ufh4~DDAM$xt?E6o5ZuPHYJOBT*whY6)
z-<$8J?gb5Dg>v6tBdZ*KuDSiN#UJtiC**&$#>ao#b|0i*?)yD$drY$*ZuCulb4;|M
z*yi8a`iH&xb*ZWQ9vJQYxivn;JnpAmT+L6F^)(+Ztm=Cz_u=jIFF)?Dw(VfA`~69`
zVX4>*kBKo_PHwX#{PH=xD{s}VoKj@yqI0P|NmcV{l8V;;((MLp9!D3sPS*ZDE2fuc
z{r^B_<_7Wq%jWX?>)hG=xNhP^wSxzJxu?J8Z*APJxBQ;YUq9Q;+VcDV$4I`GD}C5q
zfBRpcM~mWv=kxwZ*YC~`O`m&r{kyyFap5y#^!#7Gteoi4($mw!I(_2F6iwC@(~Z~^
zZ)}Nq`SPWQzkhtq!P_nBnb}!cL3K%0E0cY<+;QTZ{8J*iTaH^HC`>D|;d+XZqt?`<
zv$IUS@2yjqdQa8cGXGtP^h%-bqo<`NCu~gKdgbxvpyPK^j2x9FF4$%D@p2w_<hzfa
zX&Y;IU$EqK`F8S;+XL?0?7W?Oj&dyBuqEp4q-pd0wWconQ}Vay{Nu((MwaG-OU|C3
zJke`u;pWdmk#8){On)<DSy6uMtJ32V&Shn0Vz2f-`B-6KW(FE9oib@g*4C<vZQqL5
z9yvchL{p?|N?K9t;l!T){^cca1)Mk(y9HT4sHMzc+)(tj;pA~W<#_(keSFJipXF$G
zKB2YJ;qJrqAARd<ba(l@n^k33@Xpq(?5~lFl3~~OcSoL`ubr7+@$UKijN3m;U;q5D
zbn}@zm-*Dh7S}wl%lUU_`p;j>?W&i@zwXQZb4LHeSO0px)ZKDXZx^mHvv2xw{i+-b
zL&L-04}Q$vy^}LuL1u34hDq<jCOvxWQ^zpzlE?flPuLkEa_VZn&o%sab+PIj{rELW
z@jsXAz5B4_hU`CKkF}E?9Bu!?ZP)sOyXE7xr$=mk-c9@ZRPx7Jb?+JW636EMuQ2#_
zGxOX(eO3E+a$XG+ru6jo8Xk+-a^}?E6KR_dJ}pXodu!|Wl;D(2C1ty1{gw-tmX^v_
zTN)I7|MKOF!OD=XO`A4dl{;m-a{G4ihXoZEKPAj(6YFMebYOUWeSLrSJU<S_7M<(f
zsT=mD9EtC^ahKO)((ct2pUeK7`uL2sKK|C9L(@0>Y}H@;<9&$q{Qpd5cK=(eKb3F2
zl)F2;n&UfLTmIgVrh`}I*cg1+)A!BRJ^7EzBB*{<f6c4CpAK61T(;8_G)_tN_>k$*
z&=a|*;+cNb`<>NqdW;*^|0z~4uX37kJ7#WUfAeGi@WPDmwjlpStPPtoefs^Yk{qjZ
zi;9GdX7YUf`t|#rvy+w_%Q16Sn|${==Wc)LbC%ok?w%6mVpY|ctf8gV6t?=Q_sq9N
z`;BLx4bTu-v3hlMO`;Qrq6%w$SjYa~lMCOl9N)a!R?O){SM_G+^7kytzyCelkpDYB
zu5wm)q2Pf_%X5UAPQ01Qe{0(PEA!UO+3DG@(H1Fo%-Fa7JA<ji{_Yj*9EzakF4sai
zg%*KNFF!7yJHfH}J=2d%S^cd7o0JYE{IGuUfnA^R`<>)Z*7eIXYdbcZGlXrtm8{sZ
zrXyOX<$T<~c6O`qYK8B+mzKU$Z2=|P76B)ZE8br}>|b(x`r$+yzP8n?ZRMO!Y>H(3
z6Ry$YtN-%D?(a#Tm>KkH(~qy65WS1>K|N2~#;bDtiYb;m<aw4KI2^BIDrFY@>G5Mn
zV+XJU!#K_|D7H-SUvDq#?rG8DCKw>WcIn+QGZ!A?^5nhWcNsijeh~Mza1EPaJM*Gy
zV}*M2R!gUtmYchG3HEKUXz>(Dex&+9`0B%1h8x)HUZ1M!2;furpL|oJz5R1Rla$?e
zd$x(XI=lFpS9Ei>|5ef}Tl>u*jCr~N`}0Lp_kQ=<@%vW1xnEJA|NWg?PH8YYft<9-
z3CaNR?pUv25d#GzNCqSz;PlRV3InRhiQ0A{1y}$<6z+T<z=SHI_+9p77Jq|^nSnvW
z!-t7s;o-->R{hQ5Pe01S#CYc1xu#;ijS)Oky;xU<?7DTh>(QL#vNAEbes-ma95ZLm
z4A2nKT>rS4-!6fxmFf2O{O6t13U|hQsIW=sanzdXv^2<3Wl_zOy?w=eyYKR?zb<WC
zfBDj-u<D5JPd{r4EMz!Xm^}Rb-P6*Z$*#>$N@9|gm0h!BNlSQmxc*DyhXoP`6AY@(
z-S0p2&|r?AI#VOVlOoGYmoFcbh<=->d$L#B+`!iMEU2ToE@)*~wFSas+D$?V-bXBt
zpVr@hW{Q{UysB3#TO8j`HL<ll+t${$;QH%Adld&Yb@hvvE*&~{{P@AjH}5WIm}uzg
zx|WujUe7SOc>VURTNiHKk`lHR={`E)WXgpMlMAoE?%A}-D6{F&)$sV#xb^1mzNXKs
zRMR`~{QK|1&(D0XUB2A>bN<Dwtr-~^4^mT8y}8o*dV3e{-!IS0%WJs4{cvJQS=pk!
zd*@otJvZa~kt9PdF0O#MxO3Xt+R02u^7njXE4GliSl{iUq#?q!B1CJ-)Ttj$v#%Xd
z@xNF1JJ-zESlE2s;dcJdckbMAJwCtZV#bk~#_2&_&!$b8vS8o7dGjp_n^s=UlCiBa
zd3TGm)v4m?)bI!mkwcBl>=lWLiFc~j#qK_~YuBy|H*TDG{p!`Dd-8H}$9{f(F3Iqs
z#7f4hMB|~Um91@W^6|c-we4rloMBy`J^O5%w0WLE^TCD$gN`j*Ojw#7fBdb>Fp;`)
z<;sU&zp6TpK58vL!DR?Op-AQS*6i>@e;HlQy?lLr{pN)W6?ep}oAKSq$Y=v-o-!_O
z-<r49GJHI|ypAhFHobcFO7$*(dwcuGf4|=w_qsJdpI5E-OLF$vw$4t@jIB`_TW_WI
zx(o2IeSEcg{iXy1j)@*E&*xS5sqeP;@%4RpxBPyuwYUfutC5k>f~#49k&!1iZ{93^
z_uZK@Jb8C^9CUMc7vx}BwBGm_XrQ#Kiz_ZTcyf`E>D0pW%Y#;aIAeUiK;hHp)ytQ&
zCvB8CDHNtQxwE&wKl$=9-*TH{{$2O(#W5V1WttsUsRB<^JEJuiH?ibxm)6zQJ@dBA
zd1c7DZv}RRRaI354-c^(vve;jGuslSn_?tcV<&$m%{a$QI>$_UPn`bk&FTIo23jmL
zE?>H|AVlk+MDy{-jhA1x+|4_F;snR;vbR!F($YU~ZOwkXEjlQuDZ!v)-#)t*Cq<6V
z)}Q|Kt!4N?2k4wVcg{&`>Y_!9m}btL$-&mVAwp-yoH?Kr5D^+GDp&Ktao-J}-g)!n
z*ci5M-For85MO)Yqa&PYMl%mcI2RTg8W|fO1U0OW967?$<EGr>rhGZWWY2;H3cKv~
z-<Rjz(tR|k<#1w!joghKv!34GjqBFw*?hZ^9HTd#nW3w@yD}_HOj=5+>HKqNPfyM%
zUQcD&<6V^mTXN4lE!ru-*S;`B>#-0+&`Oc0wPFtoB*eN|<JOz!$xNO+`9p;b1H<Br
zC%Cw|A2YpjTP#?&U;gLMpPa|9-M)SLPo2F)vV^Q`>+#2)7RJtMlNT;p#1yw){P5w!
z7wgq;o6jkZ*<UyJ?w(5F(9qC|FBjb_<Kp5>1fPBWnP4DM0LpV0FE%>2^L?B%XHLuO
zD9$;>GtQ=&n40QJF@O$q%Fl22P;qi}bo}yX=A1c4u3Qm0H^&lmCgkzet5&_cRq<S?
z(`CZRlnEzO4A;;0QH$AC(wTc}3un~YZ+(+aD=RA(?7o}O(^%ZMaG|1#w?N^!hu?pL
z&dyYcYd)xOC(k@BJw4Gx3Y7K3A|pF(tG^X=s(kD}y>6Wz$fUw^3xie$1O_thjN#jV
zzklUQ&4{&O5o^P)UB50q`A4K);vJ=l94}wK^qfAse*W%)hfI@CKaI#b^y>11M@PGP
z7_O~}bpDM<eExw<DU58*jL*-_O|IKtzqS2S=hG6a#g5DNR)1I1nV!7)X2IuYXO}SE
zef26U=k_*TH3w5;<K}no@~+*y*|}_)+Oq<SN2h!_|I0~ACd&1*_xAP{8rwT96adYM
zr=_Pay!^7@!GXpd>c@Q5g#G5*o&ELu_rjo+H?FOXp3HW7Pn<pv8*_=3tdWt?qV?Oi
zZ$F%3q^PXS+;96$V*YPA0nRKb9=0u8wy50YXXlsenW<=OY1zqd|7Swv+AtGS(~Y&i
zzZEjv*iop=P|$t!P>r3ul$2D(rX!A8C04R_pJ$#wQu}@Wzc0&k($d)4`DDGU4y)MP
z%eyTWeEj(F4Exs!H8pb>Cq^1Pe*Cy_J}(Q?hN!gx8X_l7o$9K-|N3iENr{NpQlZw?
z))%i|A3kt^;o910@$GB8mL7U{clXY#Sw}y7FbLL~dSh>O`Ju-rEsy{F{QTyP8xnmo
zmXkj0zRRbvc+;jy=H}*`laKdpbeFF!asBqa1~gu}c=2M6RwwVMI32O%$H#gj_Sf0Y
zpT8q3FE4HF+O<2XzG|&rv*wAs`^;sVHW^KsI`!^VhvN8ndFBRQX|o5<&dz@E_HAlu
zX(@M}v9YnRzy05mGe&Xi#hICzL33iv%*-2Z=DayEQMu4_!o!E4iN}eZE=q51Y;3-M
z_3F{HLYr^q>?nIHwfXj2?a!+D!K<%Ue7l*hS>O+;!xdWuHZgcL=qT9Q%5L4dl|hNo
zaAC}`xkXlUH$>=gur*(-`m^#%O!@A+8*b)&sIcK^KMcClz-@77bo=?|&G+B8`>1*U
zcw#5OsaL%>&SUAN9m^juH!}FB3CHM(A4xLY5~UkdyQ{XOMC4(Cgw<TV%$K6QZq0kE
zzkhOhx@ywNQ>PB~$y!%rW@_H6es6p2-aWp(as87fO`3A-`t94@FJESYu6dj2F6a4U
z%J#VR#~Yd1e|&s=JTf|3`r5kK*<0Q_*Vo%0dT5Z9m6gOa`S9VxJPc;}_hhF3VNhCH
z<mK%h7!z}5y3~Vn=g%Jpou7KY>b0(!g++&L^|zWF)fqvdAt6V4-IR@I`mEWr$0qH5
zPk+C%v9a*XnKKP$`f#u?8TzmH_wi{c=Gz-Le*+6><ksT(iZyFoJUuzzzkZ!uTU(oR
zcUNh-h|Ipy*J5t&?uB1o1kRf{vGL~3$TPaGYLib+m^Y7aX%Oc`kCxoq+g4wA6wbgP
z-vhcMpm3&7+vVl{o0re4>eByG@~=olRP^JSGd^rClZt|agSqwAU(A@G6M6l@g#*#i
z(KBzqZ9D#W=i`~Va{cUTlR53?^Ji_fdbp9R)u~|j-3cBl7hfNL{L#hx9A~W;OVLi7
zylp3vk`1JK16GFI*j1|i{_WdTv2NC~-LhF*t(LxD9H6nG>}}MP>C-=#->;n>xi&0j
zXHo0hTU)i$!lqBSQ~RKiy`r|Z_E2f2i4^F3R_WejQ;uy2YKhc!P+4hSE^mBn(!Vzw
zZ|2OHGsne3#w{=J-J+)_bIhc5#JHIn8AP~Pzf{#8ni=Z1T=-Cq<U^T{6*dp%DC_F-
z_H3My+Td|>{mPY^9WF{wo<C2{Q>w5#XSr<o^2DuCf;?;sgH|rM{4(jC=AoS@EZLKD
zP9lmd#rZZ<7$P0~{P>EBiYx?X7GAi0yV||qv)V>(j(z>S-oCzLdzW9$DtvIDvE|^$
zoqF;6&fL0vTX<i1P*Bs}>hEszzs;L7=g7&)>XD#%hkM)%1urkDUb}w1-M0GMhgq{`
zy?Fih?c0pZ%*5i?H<>3!GVt4e5s1%voWAh>@gSzpr!_Awx&Hd%jT<NQ<M*A3ii(Qx
z^z`&{d=Fad!!X+{*DLA~8w2P{#_O*Wjb>iBeOvnaedi08FCR`ZioB!KUSPq)&~0WV
z-sz%g>U{p}S=MBoD6!XZymvTjb9~f-&%9n3z#-PnI(6#Q6Q@o+N={DBDJl|jb#=X%
z>Z2ySdv9OM@vw?l`*-b{m7bcaXlpAQwp!HK*qAfDN2m4lQzvh4ZtId40bgdldG#u3
zd*0oy=xrM|2>kx`_HkxrW=2NFfg?v)*2V2T_3i!r{fqpc-}gIK#E_AdmDH{3Af_bN
zy*PEzJC#f^uGR~8?wq-G>(-*@76P6DcE4UMHuPMua;4^;zu#`J*|9^S-{unsd&B1R
z^F|Nnym<4*B|Sa;i`;I|)Jf&%XR7_F2?-2yibFy}8x28cO@U63UcWy7U}Q9Rpw?82
zf(H!sf4^RjEH5`V%e^JyE5^&qd+_l`1!ZOClau6&RbS<PE;NwpwJ3ch!mRZ4OWmKx
z^6uX^IxRf#-2VU18MVgN*4?M4>u>&fJu5X;6|^$SJo?1rkDw*;Idx6$I%11AZk%|2
zerM^M8-~wHtUf;K*8g<ypyQoAmBzP(UruzFdwBHd(Td-1x6eHN^w8se`*WaZToaak
z#>y=3&J2T{>6>pByt}h=N4B%t<izjq?(SK%h{-`^W!0Y_A76;i-0i<4NORwZR{aZS
zq#&Im4#g*Sj+_(vFTT9I{N|G<Dqh~+puNs|Q@tJ*SR@!o+<5Uq<4&Hrn0Et*|KnF*
zt1?WaAhY=w?%qAi!^V7WzWw<YwhOMVt{(pW?MIV5C3yH)m?Y%n`o8TIxU-{>Syxxr
zXYs{^&(F@rtPMN-{4;2611~@S<1a5Szv)z;7ZG$*W?|!olPOIH6Fe&0js;!0a^=CR
ztE)Fet<|)B`}X^9Lt9&325+hG$VkckcQt01nwT76J<;+vCOTSLJmlQDbH}b+5xI5i
z)(pSpkF~FQyHylPIb4dg``+~CO^${L*NwN|X8e;$+bp>-fTL=!UDUnonwmMHqN1+f
z-yb=`($GIiqxk0AvIrfql+;w$^IN;RxbEyK<p!08buYIp&C1VDudJ*z?36h8`Mmvk
zV`JloU#l+Ox^>FR%BtY+uhMPV*Y(ax9A@UXIS^m}xAfYL8x`l(mgtCif9d>fZJEDo
z_ija@&VaD6wm*Mr<hWWv*(fb7t>D=i$+9OWCbGT<4W+~=O*Cje$gnrAf9G-At42vq
zN^4fF>SCVQ65;O7{`&p<<I{Abh0e)Eb*)*W^P<FRhL0K#AD^4|>fYX7Lk10f{rGRY
z?D--iBQtVxo?KrSn=I7HGTS`A@7-e;&->r+*UvwhVzef9w^-KJS?AB3F<7`JCNMDY
zjL$v?g@*0->t>%lcW%+PZDLQKK8;xzkWf`6b@uGpH=mxK_E{P7X{UWW3uvu{ST`$I
zE0d+Ar9jn>Go^oi6fO(Vx_IG2!<R25c^e}l>g(;JqN4+2Vq}W@Eav)wG8t%%-@=8A
zM~@zjQJQ!l$87P=oipd!R!>_QqBU>&boQ-Ly}7ryeSG#T?U<!|a&mIX{3Vkb)L?D8
z6MOrG6y$}cpKd*Q@??hPl%4OdUb#{*`|LCW3Df(1verUuBCA)g{t4>A@~}B?X_?@m
z;^gbgyT9(Q)$5lp6F*m{@bK~~3UDmgw#_U`?nvJD$G^V5_E{VDc;)hWT{A@&UVr^_
z_xpXPebj{2)YKMSekmrK@94<L#mx<BvwnKwxhxEH4D^J_lMfdc7f+l!xAr)r`pOU~
zUxOu+7z!<9E-HKoN}JEY`0M7)n=S9vv+DG2Y{?Xsmyt;cTP>=;|Bun-*IzGWZM~4S
z)yCYs{AS~)Z{Nz;T+*7(<X6?`C-yk5zn)xBAn^F{<BKh`FMM9SU;)F+moF!HEj6rl
zX!$3vHI-}T%$bF+=UV@Eu2{Qk*R1=yO1pV^couBjSQvTm<;9DEIw4NohHYE6m|VGj
z{c~R*-?O5fi{7WEraCUZm{3w;lF9t;>JiKSZ?huT*dI&Uw0ZN#3(ovUzbsq1diCS=
z`+jK|&ps<5FYiBNhtQPi(+@xXSkQd%z^BijHzpo#OYKcgOJfULEoy0LdGU3~>Z?v`
z!w%<dKb&K>d``ejZF6&RwaJ`jvwI(Y(~)^-SFpVI_Vm+fn;){<|8TrCIeKZ(!<p&x
z9?qOO^Tvim=5?{V*)~S(d11G1&6*>9verN5d`ga48}|6q)6-`X3^we%9_8)LJ$vrl
zquX+C|G4w@*^?&@tFL~#9$!B<c7NSmP-Et;a{uw>cKNy);^N}!d)=<DkMBP_+x)X7
zXR6*rkBIPaaW^-&h`PGElD(kyt#<Q4E$k<$si_xBGqy&p2+^wh^u+Vpty`x+3tQI(
zt=y1!7}OGPFx>X$b02hQj6?CeomWGRPmP^?!-+M`2?i3=-$blf_A}-)v+JDVioJ0a
zd*fDwtjfq2P?U%Z4sMn<&s(s5J^$@(x!s;-98c%Jdi{E_<C1&#;*MGRM+vRkv}w|8
zAGK{)SU4C!ZH@T7Ra3uy`Enp{`{Od>1U8p>+jKQG54Q12SH#8Ln{;h@$Akj{S$FkY
z3w);CN_VITy7&J3@x9_aY=#B~4R7AOY1#V8*vP2h%ZtFehlg0rEG;<~U+lQ8nk*rp
zxivU6w6#~-{8P%~kH7zZ`2DwF_uYcscO_(GQtsZpo6vLAv~$0>sF)b2;z%=*TFiLy
z<Hy2fK`R$=D$Mn3zj*OthLHaY#|bZD9?x04f4_ayI}gxcz?wBWXU?2CkYcnnrb<JG
z?{MCB<w)o6J8z2%8ML;x8veF7Hy6Kr`SQhtpL?G?J3HH8rcc1?s}cL_YR^>L&DYP&
zpZMp`pB=xa`7Q6>UGBLwC?q_5@!GY#$;rt&kuNt*ouVPA_GkCboio3F`*w`wbnw)9
z^Ug7D*!g{W$a{J1Uc+q<-pqZf=5l>~ynH#o(7J^?Pu{=%+#b~CsAN&F(mtKF_0a3D
z$5dy|uX?4qFXB<<<72%w|8jOcdX#kU>eZvqzP<fWwO2w`*459C@0prCi>j(>;mJ@~
z4cAg*6~Oc)dD7IWtvx+F7BYN$zTL`RvuF_$D=TZv>Z{A{G~7rqSg?KjbYEXz#}#w!
zuHT9J^YZ0O4L!ZKg9!&tobcFU-g-8z`DTt=TwL6i5`l({51Y4dpWfTkb7XBa2g9zI
zb*k*;szRJ)@9v!3o_m{Z@kNgAqlZ9k!Hp3QK2{jm*zhzTJn-$^-P79I+SB(bKNF~$
zx<sf)geluQ*Gi6uE!oce`iBn&OpOjPpFi*1v}seplM{mPN~{dc%-UA2)Ks(C`L1mD
z#cS8v4jyzY`|{#qi*4Aws@H3G9AEOZ$P#4i^jSSozK47m6gechS`*A>Cr=Wu+B;90
zhb_%)c3?z=#M}Rd_6HeUs_t0K^?OmWYloysXlUr4TU)c&?B73M_17DxKXvvN&pp#w
z=USC^bskOHaX0VB-@2STI}F#cw>T~A$Xrvi{>8g@ZpFpMlTSajD0v|;UtVQ<)LO&6
zg3qen?R@?tNO<e^YW0n`PoCSY6{*D2aV9MzFYnle3j$^D?(BS1r{4Kaf8{;<uvt-S
zk8M70_j{wtjh5`hJb#VlmpSL3XWtpq_x*mo{X<LTKYKn@*c4vBT-4t>;mb^GvDH_(
z&RN#j$)B5JIk_avM?t{j2Lls)Ecac!2<wj-2FE^}Q11Wm`T2R{%{P0tZ8O`lb*rI5
zkY38^X}UEV?L_7j*L*n0zGnY^d8LUQKY#uN4dzF!eO9znCO0?tOxot7wd>Zc>yzeT
zyLR>J(Nm{STYk9srvImELCf-4ck{}>{C|G><jF>_rCydF)FyfaL`8L7x^(G9dajxD
ztXZ>WT+BGK)O&h_tLxE8Ro!QfTK3z`+!Mh+b!Ur8^X<287BX>LM5YHk(+DhDw0wDc
zr;AcZXsGV4*r{HkmoLmJ?wdGKFlI+VqvhOl8TOq&=WFZewD_nsyC^lr=(UHfe!6t&
z((ffNSMM}3GMWJCitUKevykb__|KmxsW>s&Xl6uWqN4aD)y`8Ioc@2SZRYJ*u>AUK
zRsl~RP#0)v!}1OG&)FiLYiVgUIW2s!cI{f9g#n;y@!cF=7N*r^#tJj%&6A7SQ!(*m
zijj<6jYXo7^U4se=V^07s#-Ztb9o-#eKN)9;M+21t*MJvuGD<@Oi`@+;rHK(1`>-n
zAB5c1s}-G`A^eW{d(xuprK-Ekxvoc8$oNHx1*{BlS{bq~qkl^4F(Dqd$$hRG3)R2)
zD8Xy^<;<!Mc5YI=Z2opXRkq)LD<Lo6el#i3ZLwh3YEgCnc`5!jA6fJ@G(3L&ym&G2
z%lGfjOM@P6JTCY6bG6c!FJDyt!~_NkhG>Z%JAV9OiPgk;^ZFVa8Be5a+M&Lz)#2m5
z+TRt6g8a077hinv;9&EgcKbhypMTcOm^(MNh@ZdlW=`Aj$BtE1Rfj$WpG-+faab5|
z;Pux-NgH);DT9YpKAxQ^%g27~`0+r{*lgRS9>Xb9ryhL$^%J+a-i8#_j<Pp5Ha=1R
z@IJI^ubi!|t%SUMKU?4Pb8#onoon+^JACAb%a;G`Zi_o-tBP{98km@{C`@wkp7MiP
zsk39^M8PFSn>}>IK%GcX$H)8f)vH$vw?_5u*<(}p=m_VxbJp)SsL!itTE2X_`}CRf
z=DB%#p0pLt+*|os4Kz-D>C&YSH<J55u359D<#eWr)SG*IfA<~NWmyvJ$)sy;aQFWG
z^9?69ik<6p`St4;D3V$ZC-(IAGBP}?+qYmrLw|4Y#)}sNw*~B<@q6k7jVl=@7FAzf
ztg5R|)T!Dl$8Y=P!t!?!@Y+$u(yL(&)7B{7tx>(VZbhB5bPo;|e*NZ+OMSh)wuXj>
z)E+^m4`082Ej-!ZYH%zdI{NhN*|R|%qtj>4K9%cd&%VB{SKE2f#S8;O!^V>*PfnS{
zd9uZ6p{w^?4;7&f(7@`$Da{KO259`cQXU%{>$TZkB3VOM*VW&j|JLo>;%@{We62Dx
zFknzH<KWV{^QY#Wh4^iLr%zAn>YR3N*f8PymoEmBPacusV}JJTKZDY7m*tlaCKw#Z
zFj0H^KhZ$q!S~;RK|xKmzrU&80d123brkpR-MePfCZnZuqhexu9zJ}?%KXe}!`Cx2
zjo;iYzn|*fC-bmaI1997ICXOQ(L2Ar)6&#HE8&7?s&0)r)YG}tghPDY&8Ks|A50K9
zeE6_H_t76a=l|ZhV^W+$O4#ky>-U{<b9Wd1wkYDv*6iyujz4y+tFtRADq6ID`qZfl
zckYyQTPzqH9Nc|Re|i!Bj@c5)hEE0Ghq$@1xhM%PTfTg;ZFN}p1QYYwXCKVbuRM0r
z>pf`MG9=U7sTN!J(>bi?^2?rS0kgUd*%UwQi_oo9ta$eQ_v1y@aqGq9`qf{iUtbf+
zJkg^Ca`BX^PCaXl$esM`?BtWz#5q_tT)FiR)I+$wKHfjdkAs1Yon4TFWkJx&pjm$t
zx8ME<N_s0-YJv{CShz6p<b2Vb8ygzCk0$Z(@-E!H+xnr=!T=7)Fe_-FdWN;Pdj`vz
zpp`<?GKK!UNw-fv6#S&K;M~RAw@){m=$YH!eEs#&R&Mbdt=!@>PNw{d*tYWe>w^-_
zCsUek=J?IHbK&*ZImLa_=6Nb_|0_<}ziQR0M@BPwI{&R+wW`TOrRii!)Q4LhOZM%X
z$Ir*7HaAiUw95-L@YPy;@%iV6zrMcKF*i3?i_kNe>2tAm-kKwKyf|5yK)r5I0<EjF
zn^*JcWWVZ9K@OG+_wVyFXz1$3mQ*H|`ER=9$}L#+UPN46+1A$fVI`<!U9?E4;GCg_
z#f(eecT{{-+FkluOht%OuI9tR8J`0dUv%-#0v)=l`s%of!Au{E!bdJ=YHz>)?tY$i
z@x>XJzWa$L^JHdba<DaP#&e(SIGO}9TZC)j(xs}I#|~y~U3cP}*rKr26X(w5U4FT9
z-MV#4PM?+U4g#$n^82xQCOo@+XP?EmiDCYE@mwQ4mOsr06HGb|Npxo_?3*xirsSUg
z|9-Dowv0_wR5a$toU2*AY*pgg=NDamS&^Ns{rbg=hN!h}d3kzH3k8lHI|iBoc=rAG
z<hrnxA&YkGkN^$Y?~KvV(C~=3w|v6}fu&2AN=Ql`oSnb#<hGofhqgxLZdtkcU_t`u
z+M1l4C*Gc6pj{vP>*j9VzJ2kcMNF-&tuc!)HW;!^KizuppyRdc*V&Irl)bqzv4E}p
zYF4kBdX1g@ojmi|^X45pa)ia=`H9n~4<F{Ym-&A4<;%>1bBq0d`1$)Ee*RfeTU$HI
zJ#KAS^7C_Z{~YGG?@?pQ%F5c|w%E}?qUC6kV|KRo=9@Vlkez?YeG@Ncw48o==-JuX
z;&W;rl~{phZl=wh+uPN}HE;fW{-r^k4hjsj&$g{wrw3{vPxWf$l{UL`Q3P}ta)5@&
z+x-UC*4&*gO=r%WnX!C}ubS|#-MbG;9A4%-`(4Up?_~iR6Xwp9-P=}T6?>;#bdplo
zYEvua6utG=yDwf0^jLa{mHAE4P8nBMR|5$i2?>b<yGmaR@USIrzrDDV_hFS-_ff;^
z&0(uuQ&UyX&9gn-Cu4a?RfrRGvBK-uuOCaT3l9%>UVpuKVMtJUxp^OGTwS89ynOS)
zgN{$0KVKfBcQ$Xkd;dy-BV|@|&tz>aQn)lZDR1S5*Voq@Hy>=+vc)7MEbP<6hYwp`
z`+9pv2Q5+(Tzs)(-#)u1PoFw!O+A#g_0g}dug|<JS+r}H)kE7fyN7WZ1`>;2f2!Im
z&<Q%&CicVTV&Oz?-SE)RqwenRk@4~JtJkmZe_gF|C%);RLX4hxv4xC*R4)e$Q-Fqu
zMaheRL%;9Nv#tJd<_yo~n>iJrL9W<XSuZay&=!;9j~lOM9ewaXL0VqE|F$@&|N1)r
z@v+|ScgsQR*lyjrHEEyz<daFicBZ7KC+Fnw`1<;;S-22Xe)#zNAD`;z<C>hTY(CRx
z&ECDTdeghFUb|M*>&AS}Qb&xNjg9TbjT;jCejL@m_cb%uy6nvZ(9S?#UtiG7$JD7)
zK_f@+zaP#qTfBaK|IWL4Hs9|QU)%_?sH{v3)cu=nmitJk^GV-#PDJBScM3z~ffp|{
z&ds$J7rwgfW=_T9UULZn&JFv1JnHu5dZQu2WdOP?sPEgiZ!=1}T$FO|?kc^g_M&R9
zoT;hli<d7Cvdh;9Z0=jNO3TOJKe?*P>gDs-uU`EC^#^*wHa!KMmQ?rgkt=B4YP+n0
zP{i!p?-LY{9z9x<mDM%#Y+6Zqx%=$(=a+_PZOp!|H&2Hn+e9kSMC!5K@{1V(;o-+$
zzj`HPcC7aM-SU|ix)~V!=GmNNc+e^y_n^4>hN-FPgws#|Tw3a#Q&1q#+}vDvTT4UZ
zz`okwKmI%@_xI;d?nyj5%ar>K>w<0D#F&|x4;gyR(A3n?IRc8nxn}3<{{Q`c^Uh}n
zi#Bkj_Io<V?=5@w)SNtCtoq{XubrF|c6{HwY15*;kwryCkAzs8o0}iZS-fUV&c#Vi
zp`oF75)3x%+h?~e@2*we_S=iE>kD}L?EQF58Z?UX^ZES#ooZ$8@15<JwLa!I$KoKL
ztksdHMU|J9xK>qJ@vt$2_Vj?dLc*-?ET0Rc-O^c}exzN#?u43}T2kEZ%Fk+f_x7A*
z09{4Y+uM8bD_5s||M6z;>3XVX&t-0nnlf#gp0>l=5-Z_*%3fYx8?vvjQ(bGUtjt_m
zTKeMEtFFlF&(6*ke&^nJ{4wY<E*~}L!orVDw>3018(qLRbluJCpPBirY<J<qL#;dB
zF9^^Gh>h(9^_G9yX0RB|<Z<tpdkRW3%*@P&$CKBsS+i!xk!Lq<NC+P@`@e6Kh+IE=
z`1&~Cs+dr%P@l+sYooV+I(hQsjOsZ~3msftk8YYQEY-`_Z~xE2zWSSvw3O7L3l{?J
zR0y4I*(F_KB?}6R^YiV`@7lF%k+JM^p|m#~X8HHd_^Js@OG-9=*c_-e_1;B0cp^Qq
zxAkuSU$!2%$F~{e_Fw*LG1o6bXWEkY-A9vjrfr$wJ!5U6+3cC;pM&}YQEQ(aJ$kf|
zal_1+k~eb9GPXvY(T_GZGi$qeG4R><-xDWJJb3!lDNs-T<Hy2^y>TL<qN;0-pR;WL
zAX1T;nR#f*!I;gPH%rLM9)0shhr9joi4!LtL`Ftx=;*|J+5FjZuAfA&+l{y1UigUa
zjOqLHrzS2WWJ*D;*=$~8V`Ibho#53MDJdyOOpnbwpJ1S(qa79#Ba{2hZhAq@vE#>Q
z9)H~Eq0$t!_F2_lxys7Q!qdNN?EbuPw@<Q~%h%2?ANR%S(VW9MW+3#iU_*fg&oK!j
zW8<B1>;0uPWMpMs4J3T3VxAk%^zjIZ^IU%U=ofp?LX8=hU-o$SEIE~70^0kw{<?l<
zSaU%v=h^$hg6C4FdWo8I9{{i8RNZ6tjJwszK!S%s>FFw_Mh2m&(v!TFa(egw{98B2
zvbgQ+nKKEmudM|wRMC6+sKBD&@iAV|%AVNWWgk;cZdkce6WoUJS}HXE@0;}CSK-Vx
zTl^<o%rKd8`_7%Lt$HihOz}~3PE1VnN*3%(3=0$cQ)lny?mqMI!v+^6M^8`BLn-Ud
zKL@pLf>ydL`g}IS<WSPa1FydtP4zn3-Q6v&)A_t;XM)-6iPNTu1y9qHO#ILJyw_mf
z&nMu8I}>Nl-1#I<$RTC^3?DTgfB(%11{!B}Jz`~L<xJ=L_e9-3v23?2DAD;(;qXzr
zx#Rg{50%1B#p$P8FJ271kz=Md(PP5w+0wo?{yshj9)Dc0VS~ZC%32GVV<%2{TzcJ7
z%(wU=$L5<n+i#!En=bd*YOY@1v+e?WZEbDuUG=T0LVxE(y|LkHKWreuGh^1QB&YM@
z59MZSTm&tTw6WpYefOM-5NA<Q(T_hao~tC1tG`tJJ!&0=C~Cu4R2?`Xm-Y4WfhM)v
z<*GXBFL^CHbM72?L6D`TWyP<T%ir&xeSmA%-TAEMd3O?=7-Cn3C`s^u_WzgdmOXm(
z=#6c;((x;vTwWW!z2NC7(QT!#!}iUY<o@K}!=jxZKAqOzyk?D#&F?pxOa9(X$5`%l
z`pV_Yho2Pv-1J+0%`$7vqhB%)OE~-b@`4UAS-yO^p{Xfr|8eF{m!?&#v|fDuHDjjf
zNzfw4jS(`Jr#IGEUHs|}pFsZfaRCd5;%Na6mVnUEqgS)OE~?dd=jyh2qNWH}NLbjq
zZvl3O63Hh{o{S9hZ!WOtIeF4EBqT&fGt%i@esXfMkKXjlNTwA{59HKwvTKde6L(P(
zyaZa|r7@ptPO-&YKMj#C)vtw$-_5t*<~=46TmM~CtI-waj62pDY#fU7onF3tx!ShH
zU-a0GMZC99E^iN78S_>V-e7F0(dr1RW`Oh%;G){SM6GS}YJlqi8}MYGGbc>s=l|O~
zn}s<VH9DGjX4IESH#k=Ot2SUweGn<?cwgRxfnkDj0|OXXGI4-uOo8Gzav$2ZUb8gb
zf7hC!A%Et~?C)$03=9vprKN!x3=9qKI}b2{br-P+fN2GH21YPrQ~(?dq=d)6&bNt=
TK3Jr7fpmJh`njxgN@xNA^?PVK

literal 0
HcmV?d00001

diff --git a/docs/en/hw-reference/esp32/user-guide-devkitm-1.rst b/docs/en/hw-reference/esp32/user-guide-devkitm-1.rst
index ccefa7b274..7941fae53f 100644
--- a/docs/en/hw-reference/esp32/user-guide-devkitm-1.rst
+++ b/docs/en/hw-reference/esp32/user-guide-devkitm-1.rst
@@ -168,7 +168,7 @@ The table below provides the Name and Function of pins on both sides of the boar
 
    * - No.
      - Name
-     - Type
+     - Type [1]_
      - Function
    * - 1
      - GND
@@ -237,7 +237,7 @@ The table below provides the Name and Function of pins on both sides of the boar
    * - 17
      - IO12
      - I/O
-     - GPIO12, ADC2_CH5, TOUCH5, RTC_GPIO15, MTDI, HSPIQ, HS2_DATA2, SD_DATA2, EMAC_TXD3
+     - GPIO12, ADC2_CH5, TOUCH5, RTC_GPIO15, MTDI [2]_, HSPIQ, HS2_DATA2, SD_DATA2, EMAC_TXD3
    * - 18
      - IO13
      - I/O
@@ -245,15 +245,15 @@ The table below provides the Name and Function of pins on both sides of the boar
    * - 19
      - IO15
      - I/O
-     - GPIO15, ADC2_CH3, TOUCH3, RTC_GPIO13, MTDO, HSPICS0, HS2_CMD, SD_CMD, EMAC_RXD3
+     - GPIO15, ADC2_CH3, TOUCH3, RTC_GPIO13, MTDO [2]_, HSPICS0, HS2_CMD, SD_CMD, EMAC_RXD3
    * - 20
      - IO2
      - I/O
-     - GPIO2, ADC2_CH2, TOUCH2, RTC_GPIO12, HSPIWP, HS2_DATA0, SD_DATA0
+     - GPIO2 [2]_, ADC2_CH2, TOUCH2, RTC_GPIO12, HSPIWP, HS2_DATA0, SD_DATA0
    * - 21
      - IO0
      - I/O
-     - GPIO0, ADC2_CH1, TOUCH1, RTC_GPIO11, CLK_OUT1, EMAC_TX_CLK
+     - GPIO0 [2]_, ADC2_CH1, TOUCH1, RTC_GPIO11, CLK_OUT1, EMAC_TX_CLK
    * - 22
      - IO4
      - I/O
@@ -269,7 +269,7 @@ The table below provides the Name and Function of pins on both sides of the boar
    * - 25
      - IO5
      - I/O
-     - GPIO5, HS1_DATA6, VSPICS0, EMAC_RX_CLK
+     - GPIO5 [2]_, HS1_DATA6, VSPICS0, EMAC_RX_CLK
    * - 26
      - IO18
      - I/O
@@ -299,6 +299,19 @@ The table below provides the Name and Function of pins on both sides of the boar
      - I/O
      - GPIO3, U0RXD, CLK_OUT2
 
+.. [1] P: Power supply; I: Input; O: Output.
+.. [2] MTDI, GPIO0, GPIO2, MTDO, and GPIO5 are strapping pins. These pins are used to control several chip functions depending on binary voltage values applied to the pins during chip power-up or system reset. For description and application of the strapping pins, please refer to `ESP32 Datasheet`_ > Section *Strapping Pins*.
+
+Pin Layout
+^^^^^^^^^^^
+
+.. figure:: ../../../_static/ESP32_DevKitM-1_pinlayout.png
+    :align: center
+    :scale: 43%
+    :alt: ESP32-DevKitM-1 (click to enlarge)
+    :figclass: align-center
+
+    ESP32-DevKitM-1 (click to enlarge)
 
 Hardware Revision Details
 ============================
diff --git a/docs/zh_CN/hw-reference/esp32/user-guide-devkitm-1.rst b/docs/zh_CN/hw-reference/esp32/user-guide-devkitm-1.rst
index b27ed0bd91..006a4036a1 100644
--- a/docs/zh_CN/hw-reference/esp32/user-guide-devkitm-1.rst
+++ b/docs/zh_CN/hw-reference/esp32/user-guide-devkitm-1.rst
@@ -168,7 +168,7 @@ ESP32-DevKitM-1 的主要组件和连接方式如下图所示。
       
    * - 编号
      - 名称 
-     - 类型
+     - 类型 [1]_
      - 功能     
    * - 1
      - GND 
@@ -237,7 +237,7 @@ ESP32-DevKitM-1 的主要组件和连接方式如下图所示。
    * - 17
      - IO12 
      - I/O 
-     - GPIO12, ADC2_CH5, TOUCH5, RTC_GPIO15, MTDI, HSPIQ, HS2_DATA2, SD_DATA2, EMAC_TXD3       
+     - GPIO12, ADC2_CH5, TOUCH5, RTC_GPIO15, MTDI [2]_, HSPIQ, HS2_DATA2, SD_DATA2, EMAC_TXD3       
    * - 18
      - IO13 
      - I/O 
@@ -245,15 +245,15 @@ ESP32-DevKitM-1 的主要组件和连接方式如下图所示。
    * - 19
      - IO15 
      - I/O 
-     - GPIO15, ADC2_CH3, TOUCH3, RTC_GPIO13, MTDO, HSPICS0, HS2_CMD, SD_CMD, EMAC_RXD3      
+     - GPIO15, ADC2_CH3, TOUCH3, RTC_GPIO13, MTDO [2]_, HSPICS0, HS2_CMD, SD_CMD, EMAC_RXD3      
    * - 20
      - IO2 
      - I/O 
-     - GPIO2, ADC2_CH2, TOUCH2, RTC_GPIO12, HSPIWP, HS2_DATA0, SD_DATA0      
+     - GPIO2 [2]_, ADC2_CH2, TOUCH2, RTC_GPIO12, HSPIWP, HS2_DATA0, SD_DATA0      
    * - 21
      - IO0 
      - I/O 
-     - GPIO0, ADC2_CH1, TOUCH1, RTC_GPIO11, CLK_OUT1, EMAC_TX_CLK      
+     - GPIO0 [2]_, ADC2_CH1, TOUCH1, RTC_GPIO11, CLK_OUT1, EMAC_TX_CLK      
    * - 22
      - IO4 
      - I/O 
@@ -269,7 +269,7 @@ ESP32-DevKitM-1 的主要组件和连接方式如下图所示。
    * - 25
      - IO5 
      - I/O 
-     - GPIO5, HS1_DATA6, VSPICS0, EMAC_RX_CLK      
+     - GPIO5 [2]_, HS1_DATA6, VSPICS0, EMAC_RX_CLK      
    * - 26
      - IO18 
      - I/O 
@@ -297,8 +297,23 @@ ESP32-DevKitM-1 的主要组件和连接方式如下图所示。
    * - 32
      - RXD0 
      - I/O 
-     - GPIO3, U0RXD, CLK_OUT2     
+     - GPIO3, U0RXD, CLK_OUT2
 
+.. [1] P：电源；I：输入；O：输出。
+.. [2] MTDI、GPIO0、GPIO2、MTDO 和 GPIO5 为 Strapping 管脚。在芯片上电和系统复位过程中，Strapping 管脚根据管脚的二进制电压值控制芯片功能。Strapping 管脚的具体描述和应用，请参考 `《ESP32 技术规格书》`_ > 章节 Strapping 管脚。
+
+管脚布局
+^^^^^^^^
+
+ESP32-DevKitM-1 的主要组件和连接方式如下图所示。
+
+.. figure:: ../../../_static/ESP32_DevKitM-1_pinlayout.png
+    :align: center
+    :scale: 43%
+    :alt: ESP32-DevKitM-1 （点击放大）
+    :figclass: align-center
+
+    ESP32-DevKitM-1 （点击放大）
 
 硬件修订历史
 ===============

From 453ecbe9f249c9578b37f58f2820b888551f1452 Mon Sep 17 00:00:00 2001
From: chenjianhua <chenjianhua@espressif.com>
Date: Thu, 11 Aug 2022 19:41:35 +0800
Subject: [PATCH 065/665] fix esp hid crash when auth failed

---
 components/esp_hid/src/ble_hidh.c | 2 ++
 components/esp_hid/src/esp_hidh.c | 5 ++++-
 2 files changed, 6 insertions(+), 1 deletion(-)

diff --git a/components/esp_hid/src/ble_hidh.c b/components/esp_hid/src/ble_hidh.c
index a76febfbf1..f4daf07148 100644
--- a/components/esp_hid/src/ble_hidh.c
+++ b/components/esp_hid/src/ble_hidh.c
@@ -104,6 +104,8 @@ static void read_device_services(esp_gatt_if_t gattc_if, esp_hidh_dev_t *dev)
             ESP_LOGE(TAG, "malloc report maps failed");
             return;
         }
+        /* read characteristic value may failed, so we should init report maps */
+        memset(dev->config.report_maps, 0, dev->config.report_maps_len * sizeof(esp_hid_raw_report_map_t));
 
         for (uint16_t s = 0; s < dcount; s++) {
             suuid = service_result[s].uuid.uuid.uuid16;
diff --git a/components/esp_hid/src/esp_hidh.c b/components/esp_hid/src/esp_hidh.c
index c871ee9881..b052cc472f 100644
--- a/components/esp_hid/src/esp_hidh.c
+++ b/components/esp_hid/src/esp_hidh.c
@@ -657,7 +657,10 @@ static void esp_hidh_dev_resources_free(esp_hidh_dev_t *dev)
     free((void *)dev->config.manufacturer_name);
     free((void *)dev->config.serial_number);
     for (uint8_t d = 0; d < dev->config.report_maps_len; d++) {
-        free((void *)dev->config.report_maps[d].data);
+        /* data of report map maybe is NULL */
+        if (dev->config.report_maps[d].data) {
+            free((void *)dev->config.report_maps[d].data);
+        }
     }
     free((void *)dev->config.report_maps);
     esp_hidh_dev_report_t *r;

From e414dd7e073fef89587e420e19955e5b5a2eb5b3 Mon Sep 17 00:00:00 2001
From: zwj <zhiweijian@espressif.com>
Date: Wed, 10 Aug 2022 15:53:12 +0800
Subject: [PATCH 066/665] fix extend adv set remove failed

---
 components/bt/host/bluedroid/bta/dm/bta_dm_api.c | 1 +
 1 file changed, 1 insertion(+)

diff --git a/components/bt/host/bluedroid/bta/dm/bta_dm_api.c b/components/bt/host/bluedroid/bta/dm/bta_dm_api.c
index ca1fc27a94..c00c624bc5 100644
--- a/components/bt/host/bluedroid/bta/dm/bta_dm_api.c
+++ b/components/bt/host/bluedroid/bta/dm/bta_dm_api.c
@@ -2820,6 +2820,7 @@ void BTA_DmBleGapExtAdvSetRemove(UINT8 instance)
     if ((p_msg = (tBTA_DM_API_BLE_EXT_ADV_SET_REMOVE *) osi_malloc(sizeof(tBTA_DM_API_BLE_EXT_ADV_SET_REMOVE))) != NULL) {
         memset(p_msg, 0, sizeof(tBTA_DM_API_BLE_EXT_ADV_SET_REMOVE));
         p_msg->hdr.event = BTA_DM_API_EXT_ADV_SET_REMOVE_EVT;
+        p_msg->instance = instance;
         //start sent the msg to the bta system control moudle
         bta_sys_sendmsg(p_msg);
     } else {

From 788f7265c0e7bb0eed0584f513930a5ae418d3d8 Mon Sep 17 00:00:00 2001
From: zwj <zhiweijian@espressif.com>
Date: Mon, 1 Aug 2022 15:30:14 +0800
Subject: [PATCH 067/665] Update BLE lib for ESP32-C3 and ESP32-S3 - update ble
 tx power level mapping - Fixed ble sch_arb assert

---
 components/bt/controller/esp32c3/Kconfig.in   | 36 +++++++++----------
 components/bt/controller/esp32s3/Kconfig.in   | 36 +++++++++----------
 components/bt/controller/lib_esp32c3_family   |  2 +-
 .../bt/include/esp32c3/include/esp_bt.h       | 32 ++++++++---------
 .../bt/include/esp32s3/include/esp_bt.h       | 34 +++++++++---------
 5 files changed, 70 insertions(+), 70 deletions(-)

diff --git a/components/bt/controller/esp32c3/Kconfig.in b/components/bt/controller/esp32c3/Kconfig.in
index 94b31a3d84..9d409ab269 100644
--- a/components/bt/controller/esp32c3/Kconfig.in
+++ b/components/bt/controller/esp32c3/Kconfig.in
@@ -138,8 +138,6 @@ choice BT_CTRL_DFT_TX_POWER_LEVEL
     help
         Specify default Tx power level
 
-    config BT_CTRL_DFT_TX_POWER_LEVEL_N27
-        bool "-27dBm"
     config BT_CTRL_DFT_TX_POWER_LEVEL_N24
         bool "-24dBm"
     config BT_CTRL_DFT_TX_POWER_LEVEL_N21
@@ -170,26 +168,28 @@ choice BT_CTRL_DFT_TX_POWER_LEVEL
         bool "+15dBm"
     config BT_CTRL_DFT_TX_POWER_LEVEL_P18
         bool "+18dBm"
+    config BT_CTRL_DFT_TX_POWER_LEVEL_P21
+        bool "+21dBm"
 endchoice
 
 config BT_CTRL_DFT_TX_POWER_LEVEL_EFF
     int
-    default 0 if BT_CTRL_DFT_TX_POWER_LEVEL_N27
-    default 1 if BT_CTRL_DFT_TX_POWER_LEVEL_N24
-    default 2 if BT_CTRL_DFT_TX_POWER_LEVEL_N21
-    default 3 if BT_CTRL_DFT_TX_POWER_LEVEL_N18
-    default 4 if BT_CTRL_DFT_TX_POWER_LEVEL_N15
-    default 5 if BT_CTRL_DFT_TX_POWER_LEVEL_N12
-    default 6 if BT_CTRL_DFT_TX_POWER_LEVEL_N9
-    default 7 if BT_CTRL_DFT_TX_POWER_LEVEL_N6
-    default 8 if BT_CTRL_DFT_TX_POWER_LEVEL_N3
-    default 9 if BT_CTRL_DFT_TX_POWER_LEVEL_N0
-    default 10 if BT_CTRL_DFT_TX_POWER_LEVEL_P3
-    default 11 if BT_CTRL_DFT_TX_POWER_LEVEL_P6
-    default 12 if BT_CTRL_DFT_TX_POWER_LEVEL_P9
-    default 13 if BT_CTRL_DFT_TX_POWER_LEVEL_P12
-    default 14 if BT_CTRL_DFT_TX_POWER_LEVEL_P15
-    default 15 if BT_CTRL_DFT_TX_POWER_LEVEL_P18
+    default 0 if BT_CTRL_DFT_TX_POWER_LEVEL_N24
+    default 1 if BT_CTRL_DFT_TX_POWER_LEVEL_N21
+    default 2 if BT_CTRL_DFT_TX_POWER_LEVEL_N18
+    default 3 if BT_CTRL_DFT_TX_POWER_LEVEL_N15
+    default 4 if BT_CTRL_DFT_TX_POWER_LEVEL_N12
+    default 5 if BT_CTRL_DFT_TX_POWER_LEVEL_N9
+    default 6 if BT_CTRL_DFT_TX_POWER_LEVEL_N6
+    default 7 if BT_CTRL_DFT_TX_POWER_LEVEL_N3
+    default 8 if BT_CTRL_DFT_TX_POWER_LEVEL_N0
+    default 9 if BT_CTRL_DFT_TX_POWER_LEVEL_P3
+    default 10 if BT_CTRL_DFT_TX_POWER_LEVEL_P6
+    default 11 if BT_CTRL_DFT_TX_POWER_LEVEL_P9
+    default 12 if BT_CTRL_DFT_TX_POWER_LEVEL_P12
+    default 13 if BT_CTRL_DFT_TX_POWER_LEVEL_P15
+    default 14 if BT_CTRL_DFT_TX_POWER_LEVEL_P18
+    default 15 if BT_CTRL_DFT_TX_POWER_LEVEL_P21
     default 0
 
 config BT_CTRL_BLE_ADV_REPORT_FLOW_CTRL_SUPP
diff --git a/components/bt/controller/esp32s3/Kconfig.in b/components/bt/controller/esp32s3/Kconfig.in
index db6cb10e57..66ae91a5a3 100644
--- a/components/bt/controller/esp32s3/Kconfig.in
+++ b/components/bt/controller/esp32s3/Kconfig.in
@@ -153,8 +153,6 @@ choice BT_CTRL_DFT_TX_POWER_LEVEL
     help
         Specify default Tx power level
 
-    config BT_CTRL_DFT_TX_POWER_LEVEL_N27
-        bool "-27dBm"
     config BT_CTRL_DFT_TX_POWER_LEVEL_N24
         bool "-24dBm"
     config BT_CTRL_DFT_TX_POWER_LEVEL_N21
@@ -185,27 +183,29 @@ choice BT_CTRL_DFT_TX_POWER_LEVEL
         bool "+15dBm"
     config BT_CTRL_DFT_TX_POWER_LEVEL_P18
         bool "+18dBm"
+    config BT_CTRL_DFT_TX_POWER_LEVEL_P18
+        bool "+21dBm"
 
 endchoice
 
 config BT_CTRL_DFT_TX_POWER_LEVEL_EFF
     int
-    default 0 if BT_CTRL_DFT_TX_POWER_LEVEL_N27
-    default 1 if BT_CTRL_DFT_TX_POWER_LEVEL_N24
-    default 2 if BT_CTRL_DFT_TX_POWER_LEVEL_N21
-    default 3 if BT_CTRL_DFT_TX_POWER_LEVEL_N18
-    default 4 if BT_CTRL_DFT_TX_POWER_LEVEL_N15
-    default 5 if BT_CTRL_DFT_TX_POWER_LEVEL_N12
-    default 6 if BT_CTRL_DFT_TX_POWER_LEVEL_N9
-    default 7 if BT_CTRL_DFT_TX_POWER_LEVEL_N6
-    default 8 if BT_CTRL_DFT_TX_POWER_LEVEL_N3
-    default 9 if BT_CTRL_DFT_TX_POWER_LEVEL_N0
-    default 10 if BT_CTRL_DFT_TX_POWER_LEVEL_P3
-    default 11 if BT_CTRL_DFT_TX_POWER_LEVEL_P6
-    default 12 if BT_CTRL_DFT_TX_POWER_LEVEL_P9
-    default 13 if BT_CTRL_DFT_TX_POWER_LEVEL_P12
-    default 14 if BT_CTRL_DFT_TX_POWER_LEVEL_P15
-    default 15 if BT_CTRL_DFT_TX_POWER_LEVEL_P18
+    default 0 if BT_CTRL_DFT_TX_POWER_LEVEL_N24
+    default 1 if BT_CTRL_DFT_TX_POWER_LEVEL_N21
+    default 2 if BT_CTRL_DFT_TX_POWER_LEVEL_N18
+    default 3 if BT_CTRL_DFT_TX_POWER_LEVEL_N15
+    default 4 if BT_CTRL_DFT_TX_POWER_LEVEL_N12
+    default 5 if BT_CTRL_DFT_TX_POWER_LEVEL_N9
+    default 6 if BT_CTRL_DFT_TX_POWER_LEVEL_N6
+    default 7 if BT_CTRL_DFT_TX_POWER_LEVEL_N3
+    default 8 if BT_CTRL_DFT_TX_POWER_LEVEL_N0
+    default 9 if BT_CTRL_DFT_TX_POWER_LEVEL_P3
+    default 10 if BT_CTRL_DFT_TX_POWER_LEVEL_P6
+    default 11 if BT_CTRL_DFT_TX_POWER_LEVEL_P9
+    default 12 if BT_CTRL_DFT_TX_POWER_LEVEL_P12
+    default 13 if BT_CTRL_DFT_TX_POWER_LEVEL_P15
+    default 14 if BT_CTRL_DFT_TX_POWER_LEVEL_P18
+    default 15 if BT_CTRL_DFT_TX_POWER_LEVEL_P21
 
     default 0
 
diff --git a/components/bt/controller/lib_esp32c3_family b/components/bt/controller/lib_esp32c3_family
index d1c2082e56..3b0038690a 160000
--- a/components/bt/controller/lib_esp32c3_family
+++ b/components/bt/controller/lib_esp32c3_family
@@ -1 +1 @@
-Subproject commit d1c2082e5633a89c6fd6051c7761c1e697cb7a2e
+Subproject commit 3b0038690a644498d6d80f1de8df0efff8cd8cf5
diff --git a/components/bt/include/esp32c3/include/esp_bt.h b/components/bt/include/esp32c3/include/esp_bt.h
index 2ec3064d6e..ed979ff58c 100644
--- a/components/bt/include/esp32c3/include/esp_bt.h
+++ b/components/bt/include/esp32c3/include/esp_bt.h
@@ -290,22 +290,22 @@ typedef enum {
  * @brief Bluetooth TX power level(index), it's just a index corresponding to power(dbm).
  */
 typedef enum {
-    ESP_PWR_LVL_N27 = 0,              /*!< Corresponding to -27dbm */
-    ESP_PWR_LVL_N24 = 1,              /*!< Corresponding to -24dbm */
-    ESP_PWR_LVL_N21 = 2,              /*!< Corresponding to -21dbm */
-    ESP_PWR_LVL_N18 = 3,              /*!< Corresponding to -18dbm */
-    ESP_PWR_LVL_N15 = 4,              /*!< Corresponding to -15dbm */
-    ESP_PWR_LVL_N12 = 5,              /*!< Corresponding to -12dbm */
-    ESP_PWR_LVL_N9  = 6,              /*!< Corresponding to  -9dbm */
-    ESP_PWR_LVL_N6  = 7,              /*!< Corresponding to  -6dbm */
-    ESP_PWR_LVL_N3  = 8,              /*!< Corresponding to  -3dbm */
-    ESP_PWR_LVL_N0  = 9,              /*!< Corresponding to   0dbm */
-    ESP_PWR_LVL_P3  = 10,             /*!< Corresponding to  +3dbm */
-    ESP_PWR_LVL_P6  = 11,             /*!< Corresponding to  +6dbm */
-    ESP_PWR_LVL_P9  = 12,             /*!< Corresponding to  +9dbm */
-    ESP_PWR_LVL_P12 = 13,             /*!< Corresponding to  +12dbm */
-    ESP_PWR_LVL_P15 = 14,             /*!< Corresponding to  +15dbm */
-    ESP_PWR_LVL_P18 = 15,             /*!< Corresponding to  +18dbm */
+    ESP_PWR_LVL_N24 = 0,              /*!< Corresponding to -24dbm */
+    ESP_PWR_LVL_N21 = 1,              /*!< Corresponding to -21dbm */
+    ESP_PWR_LVL_N18 = 2,              /*!< Corresponding to -18dbm */
+    ESP_PWR_LVL_N15 = 3,              /*!< Corresponding to -15dbm */
+    ESP_PWR_LVL_N12 = 4,              /*!< Corresponding to -12dbm */
+    ESP_PWR_LVL_N9  = 5,              /*!< Corresponding to  -9dbm */
+    ESP_PWR_LVL_N6  = 6,              /*!< Corresponding to  -6dbm */
+    ESP_PWR_LVL_N3  = 7,              /*!< Corresponding to  -3dbm */
+    ESP_PWR_LVL_N0  = 8,              /*!< Corresponding to   0dbm */
+    ESP_PWR_LVL_P3  = 9,              /*!< Corresponding to  +3dbm */
+    ESP_PWR_LVL_P6  = 10,             /*!< Corresponding to  +6dbm */
+    ESP_PWR_LVL_P9  = 11,             /*!< Corresponding to  +9dbm */
+    ESP_PWR_LVL_P12 = 12,             /*!< Corresponding to  +12dbm */
+    ESP_PWR_LVL_P15 = 13,             /*!< Corresponding to  +15dbm */
+    ESP_PWR_LVL_P18 = 14,             /*!< Corresponding to  +18dbm */
+    ESP_PWR_LVL_P21 = 15,             /*!< Corresponding to  +21dbm */
     ESP_PWR_LVL_INVALID = 0xFF,         /*!< Indicates an invalid value */
 } esp_power_level_t;
 
diff --git a/components/bt/include/esp32s3/include/esp_bt.h b/components/bt/include/esp32s3/include/esp_bt.h
index 7bc1f0b6e2..ad97b75ecc 100644
--- a/components/bt/include/esp32s3/include/esp_bt.h
+++ b/components/bt/include/esp32s3/include/esp_bt.h
@@ -289,23 +289,23 @@ typedef enum {
  * @brief Bluetooth TX power level(index), it's just a index corresponding to power(dbm).
  */
 typedef enum {
-    ESP_PWR_LVL_N27 = 0,              /*!< Corresponding to -27dbm */
-    ESP_PWR_LVL_N24 = 1,              /*!< Corresponding to -24dbm */
-    ESP_PWR_LVL_N21 = 2,              /*!< Corresponding to -21dbm */
-    ESP_PWR_LVL_N18 = 3,              /*!< Corresponding to -18dbm */
-    ESP_PWR_LVL_N15 = 4,              /*!< Corresponding to -15dbm */
-    ESP_PWR_LVL_N12 = 5,              /*!< Corresponding to -12dbm */
-    ESP_PWR_LVL_N9  = 6,              /*!< Corresponding to  -9dbm */
-    ESP_PWR_LVL_N6  = 7,              /*!< Corresponding to  -6dbm */
-    ESP_PWR_LVL_N3  = 8,              /*!< Corresponding to  -3dbm */
-    ESP_PWR_LVL_N0  = 9,              /*!< Corresponding to   0dbm */
-    ESP_PWR_LVL_P3  = 10,             /*!< Corresponding to  +3dbm */
-    ESP_PWR_LVL_P6  = 11,             /*!< Corresponding to  +6dbm */
-    ESP_PWR_LVL_P9  = 12,             /*!< Corresponding to  +9dbm */
-    ESP_PWR_LVL_P12 = 13,             /*!< Corresponding to  +12dbm */
-    ESP_PWR_LVL_P15 = 14,             /*!< Corresponding to  +15dbm */
-    ESP_PWR_LVL_P18 = 15,             /*!< Corresponding to  +18dbm */
-    ESP_PWR_LVL_INVALID = 0xFF,       /*!< Indicates an invalid value */
+    ESP_PWR_LVL_N24 = 0,              /*!< Corresponding to -24dbm */
+    ESP_PWR_LVL_N21 = 1,              /*!< Corresponding to -21dbm */
+    ESP_PWR_LVL_N18 = 2,              /*!< Corresponding to -18dbm */
+    ESP_PWR_LVL_N15 = 3,              /*!< Corresponding to -15dbm */
+    ESP_PWR_LVL_N12 = 4,              /*!< Corresponding to -12dbm */
+    ESP_PWR_LVL_N9  = 5,              /*!< Corresponding to  -9dbm */
+    ESP_PWR_LVL_N6  = 6,              /*!< Corresponding to  -6dbm */
+    ESP_PWR_LVL_N3  = 7,              /*!< Corresponding to  -3dbm */
+    ESP_PWR_LVL_N0  = 8,              /*!< Corresponding to   0dbm */
+    ESP_PWR_LVL_P3  = 9,              /*!< Corresponding to  +3dbm */
+    ESP_PWR_LVL_P6  = 10,             /*!< Corresponding to  +6dbm */
+    ESP_PWR_LVL_P9  = 11,             /*!< Corresponding to  +9dbm */
+    ESP_PWR_LVL_P12 = 12,             /*!< Corresponding to  +12dbm */
+    ESP_PWR_LVL_P15 = 13,             /*!< Corresponding to  +15dbm */
+    ESP_PWR_LVL_P18 = 14,             /*!< Corresponding to  +18dbm */
+    ESP_PWR_LVL_P21 = 15,             /*!< Corresponding to  +21dbm */
+    ESP_PWR_LVL_INVALID = 0xFF,         /*!< Indicates an invalid value */
 } esp_power_level_t;
 
 /**

From 60bdc4a02312fb310f5f2652147ce605bffe54f0 Mon Sep 17 00:00:00 2001
From: tgotic <tgotic@users.noreply.github.com>
Date: Thu, 11 Aug 2022 18:14:35 +0200
Subject: [PATCH 068/665] update code to use osi_free()

---
 components/bt/common/btc/core/btc_task.c | 5 +++--
 1 file changed, 3 insertions(+), 2 deletions(-)

diff --git a/components/bt/common/btc/core/btc_task.c b/components/bt/common/btc/core/btc_task.c
index 724445c0e8..b094e045df 100644
--- a/components/bt/common/btc/core/btc_task.c
+++ b/components/bt/common/btc/core/btc_task.c
@@ -238,7 +238,8 @@ bt_status_t btc_transfer_context(btc_msg_t *msg, void *arg, int arg_len, btc_arg
 {
     btc_msg_t* lmsg;
 
-    if (msg == NULL) {
+    //                              arg XOR arg_len
+    if ((msg == NULL) || ((arg == NULL) == !(arg_len == 0))) {
         return BT_STATUS_PARM_INVALID;
     }
 
@@ -253,7 +254,7 @@ bt_status_t btc_transfer_context(btc_msg_t *msg, void *arg, int arg_len, btc_arg
     if (arg) {
         lmsg->arg = (void *)osi_malloc(arg_len);
         if (lmsg->arg == NULL) {
-            free(lmsg);
+            osi_free(lmsg);
             return BT_STATUS_NOMEM;
         }
         memset(lmsg->arg, 0x00, arg_len);    //important, avoid arg which have no length

From dfafa619c72865e769546f04157b7ad1648e24b2 Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Thu, 11 Aug 2022 14:54:50 +0800
Subject: [PATCH 069/665] led_strip: use component manager in the example

---
 .../led_strip/CMakeLists.txt                  |   9 --
 .../common_components/led_strip/README.md     |  15 ---
 .../led_strip/include/led_strip.h             |  95 --------------
 .../led_strip/interface/led_strip_interface.h |  78 -----------
 .../led_strip/src/led_strip_api.c             |  35 -----
 .../led_strip/src/led_strip_rmt_dev.c         | 112 ----------------
 .../led_strip/src/led_strip_rmt_encoder.c     | 124 ------------------
 .../led_strip/src/led_strip_rmt_encoder.h     |  36 -----
 examples/get-started/blink/CMakeLists.txt     |   2 -
 examples/get-started/blink/README.md          |   8 +-
 .../blink/main/blink_example_main.c           |   5 +-
 .../get-started/blink/main/idf_component.yml  |   2 +
 .../light_sample/light_bulb/CMakeLists.txt    |   4 +-
 .../light_bulb/main/idf_component.yml         |   1 +
 .../light_bulb/main/light_driver.c            |   5 +-
 15 files changed, 16 insertions(+), 515 deletions(-)
 delete mode 100644 examples/common_components/led_strip/CMakeLists.txt
 delete mode 100644 examples/common_components/led_strip/README.md
 delete mode 100644 examples/common_components/led_strip/include/led_strip.h
 delete mode 100644 examples/common_components/led_strip/interface/led_strip_interface.h
 delete mode 100644 examples/common_components/led_strip/src/led_strip_api.c
 delete mode 100644 examples/common_components/led_strip/src/led_strip_rmt_dev.c
 delete mode 100644 examples/common_components/led_strip/src/led_strip_rmt_encoder.c
 delete mode 100644 examples/common_components/led_strip/src/led_strip_rmt_encoder.h
 create mode 100644 examples/get-started/blink/main/idf_component.yml

diff --git a/examples/common_components/led_strip/CMakeLists.txt b/examples/common_components/led_strip/CMakeLists.txt
deleted file mode 100644
index bdf92d10fc..0000000000
--- a/examples/common_components/led_strip/CMakeLists.txt
+++ /dev/null
@@ -1,9 +0,0 @@
-set(srcs "src/led_strip_api.c")
-
-if(CONFIG_SOC_RMT_SUPPORTED)
-    list(APPEND srcs "src/led_strip_rmt_dev.c" "src/led_strip_rmt_encoder.c")
-endif()
-
-idf_component_register(SRCS ${srcs}
-                       INCLUDE_DIRS "include" "interface"
-                       PRIV_REQUIRES "driver")
diff --git a/examples/common_components/led_strip/README.md b/examples/common_components/led_strip/README.md
deleted file mode 100644
index 8f3dae326e..0000000000
--- a/examples/common_components/led_strip/README.md
+++ /dev/null
@@ -1,15 +0,0 @@
-# LED Strip Component
-
-This directory contains an implementation for addressable LEDs by different peripherals. Currently only RMT is supported as the led strip backend.
-
-It's compatible with:
-
-* [WS2812](http://www.world-semi.com/Certifications/WS2812B.html)
-* SK68XX
-
-This component is used as part of the following ESP-IDF examples:
-- [Blink Example](../../get-started/blink).
-
-To learn more about how to use this component, please check API Documentation from header file [led_strip.h](./include/led_strip.h).
-
-Please note that this component is not considered to be a part of ESP-IDF stable API. It may change and it may be removed in the future releases.
diff --git a/examples/common_components/led_strip/include/led_strip.h b/examples/common_components/led_strip/include/led_strip.h
deleted file mode 100644
index d49a530ca4..0000000000
--- a/examples/common_components/led_strip/include/led_strip.h
+++ /dev/null
@@ -1,95 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2019-2022 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-#pragma once
-
-#include <stdint.h>
-#include "esp_err.h"
-
-#ifdef __cplusplus
-extern "C" {
-#endif
-
-/**
- * @brief LED strip handle
- */
-typedef struct led_strip_t *led_strip_handle_t;
-
-/**
- * @brief Set RGB for a specific pixel
- *
- * @param strip: LED strip
- * @param index: index of pixel to set
- * @param red: red part of color
- * @param green: green part of color
- * @param blue: blue part of color
- *
- * @return
- *      - ESP_OK: Set RGB for a specific pixel successfully
- *      - ESP_ERR_INVALID_ARG: Set RGB for a specific pixel failed because of invalid parameters
- *      - ESP_FAIL: Set RGB for a specific pixel failed because other error occurred
- */
-esp_err_t led_strip_set_pixel(led_strip_handle_t strip, uint32_t index, uint32_t red, uint32_t green, uint32_t blue);
-
-/**
- * @brief Refresh memory colors to LEDs
- *
- * @param strip: LED strip
- *
- * @return
- *      - ESP_OK: Refresh successfully
- *      - ESP_FAIL: Refresh failed because some other error occurred
- *
- * @note:
- *      After updating the LED colors in the memory, a following invocation of this API is needed to flush colors to strip.
- */
-esp_err_t led_strip_refresh(led_strip_handle_t strip);
-
-/**
- * @brief Clear LED strip (turn off all LEDs)
- *
- * @param strip: LED strip
- *
- * @return
- *      - ESP_OK: Clear LEDs successfully
- *      - ESP_FAIL: Clear LEDs failed because some other error occurred
- */
-esp_err_t led_strip_clear(led_strip_handle_t strip);
-
-/**
- * @brief Free LED strip resources
- *
- * @param strip: LED strip
- *
- * @return
- *      - ESP_OK: Free resources successfully
- *      - ESP_FAIL: Free resources failed because error occurred
- */
-esp_err_t led_strip_del(led_strip_handle_t strip);
-
-/**
- * @brief LED Strip Configuration
- */
-typedef struct {
-    uint32_t strip_gpio_num; /*!< GPIO number that used by LED strip */
-    uint32_t max_leds;       /*!< Maximum LEDs in a single strip */
-} led_strip_config_t;
-
-/**
- * @brief Create LED strip based on RMT TX channel
- *
- * @param config LED strip specific configuration
- * @param ret_strip Returned LED strip handle
- * @return
- *      - ESP_OK: create LED strip handle successfully
- *      - ESP_ERR_INVALID_ARG: create LED strip handle failed because of invalid argument
- *      - ESP_ERR_NO_MEM: create LED strip handle failed because of out of memory
- *      - ESP_FAIL: create LED strip handle failed because some other error
- */
-esp_err_t led_strip_new_rmt_device(const led_strip_config_t *config, led_strip_handle_t *ret_strip);
-
-#ifdef __cplusplus
-}
-#endif
diff --git a/examples/common_components/led_strip/interface/led_strip_interface.h b/examples/common_components/led_strip/interface/led_strip_interface.h
deleted file mode 100644
index 3ba15df2ba..0000000000
--- a/examples/common_components/led_strip/interface/led_strip_interface.h
+++ /dev/null
@@ -1,78 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-#pragma once
-
-#include <stdint.h>
-#include "esp_err.h"
-
-#ifdef __cplusplus
-extern "C" {
-#endif
-
-typedef struct led_strip_t led_strip_t; /*!< Type of LED strip */
-
-/**
- * @brief LED strip interface definition
- */
-struct led_strip_t {
-    /**
-     * @brief Set RGB for a specific pixel
-     *
-     * @param strip: LED strip
-     * @param index: index of pixel to set
-     * @param red: red part of color
-     * @param green: green part of color
-     * @param blue: blue part of color
-     *
-     * @return
-     *      - ESP_OK: Set RGB for a specific pixel successfully
-     *      - ESP_ERR_INVALID_ARG: Set RGB for a specific pixel failed because of invalid parameters
-     *      - ESP_FAIL: Set RGB for a specific pixel failed because other error occurred
-     */
-    esp_err_t (*set_pixel)(led_strip_t *strip, uint32_t index, uint32_t red, uint32_t green, uint32_t blue);
-
-    /**
-     * @brief Refresh memory colors to LEDs
-     *
-     * @param strip: LED strip
-     * @param timeout_ms: timeout value for refreshing task
-     *
-     * @return
-     *      - ESP_OK: Refresh successfully
-     *      - ESP_FAIL: Refresh failed because some other error occurred
-     *
-     * @note:
-     *      After updating the LED colors in the memory, a following invocation of this API is needed to flush colors to strip.
-     */
-    esp_err_t (*refresh)(led_strip_t *strip);
-
-    /**
-     * @brief Clear LED strip (turn off all LEDs)
-     *
-     * @param strip: LED strip
-     * @param timeout_ms: timeout value for clearing task
-     *
-     * @return
-     *      - ESP_OK: Clear LEDs successfully
-     *      - ESP_FAIL: Clear LEDs failed because some other error occurred
-     */
-    esp_err_t (*clear)(led_strip_t *strip);
-
-    /**
-     * @brief Free LED strip resources
-     *
-     * @param strip: LED strip
-     *
-     * @return
-     *      - ESP_OK: Free resources successfully
-     *      - ESP_FAIL: Free resources failed because error occurred
-     */
-    esp_err_t (*del)(led_strip_t *strip);
-};
-
-#ifdef __cplusplus
-}
-#endif
diff --git a/examples/common_components/led_strip/src/led_strip_api.c b/examples/common_components/led_strip/src/led_strip_api.c
deleted file mode 100644
index b2fbf8f175..0000000000
--- a/examples/common_components/led_strip/src/led_strip_api.c
+++ /dev/null
@@ -1,35 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-#include "esp_log.h"
-#include "esp_check.h"
-#include "led_strip.h"
-#include "led_strip_interface.h"
-
-static const char *TAG = "led_strip";
-
-esp_err_t led_strip_set_pixel(led_strip_handle_t strip, uint32_t index, uint32_t red, uint32_t green, uint32_t blue)
-{
-    ESP_RETURN_ON_FALSE(strip, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
-    return strip->set_pixel(strip, index, red, green, blue);
-}
-
-esp_err_t led_strip_refresh(led_strip_handle_t strip)
-{
-    ESP_RETURN_ON_FALSE(strip, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
-    return strip->refresh(strip);
-}
-
-esp_err_t led_strip_clear(led_strip_handle_t strip)
-{
-    ESP_RETURN_ON_FALSE(strip, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
-    return strip->clear(strip);
-}
-
-esp_err_t led_strip_del(led_strip_handle_t strip)
-{
-    ESP_RETURN_ON_FALSE(strip, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
-    return strip->del(strip);
-}
diff --git a/examples/common_components/led_strip/src/led_strip_rmt_dev.c b/examples/common_components/led_strip/src/led_strip_rmt_dev.c
deleted file mode 100644
index 7658df8c93..0000000000
--- a/examples/common_components/led_strip/src/led_strip_rmt_dev.c
+++ /dev/null
@@ -1,112 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2019-2022 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-#include <stdlib.h>
-#include <string.h>
-#include <sys/cdefs.h>
-#include "esp_log.h"
-#include "esp_check.h"
-#include "driver/rmt_tx.h"
-#include "led_strip.h"
-#include "led_strip_interface.h"
-#include "led_strip_rmt_encoder.h"
-
-#define LED_SRIP_RMT_RESOLUTION 10000000 // 10MHz resolution
-
-static const char *TAG = "led_strip_rmt";
-
-typedef struct {
-    led_strip_t base;
-    rmt_channel_handle_t rmt_chan;
-    rmt_encoder_handle_t strip_encoder;
-    uint32_t strip_len;
-    uint8_t pixel_buf[];
-} led_strip_rmt_obj;
-
-static esp_err_t led_strip_rmt_set_pixel(led_strip_t *strip, uint32_t index, uint32_t red, uint32_t green, uint32_t blue)
-{
-    led_strip_rmt_obj *rmt_strip = __containerof(strip, led_strip_rmt_obj, base);
-    ESP_RETURN_ON_FALSE(index < rmt_strip->strip_len, ESP_ERR_INVALID_ARG, TAG, "index out of maximum number of LEDs");
-    uint32_t start = index * 3;
-    // In thr order of GRB, as LED strip like WS2812 sends out pixels in this order
-    rmt_strip->pixel_buf[start + 0] = green & 0xFF;
-    rmt_strip->pixel_buf[start + 1] = red & 0xFF;
-    rmt_strip->pixel_buf[start + 2] = blue & 0xFF;
-    return ESP_OK;
-}
-
-static esp_err_t led_strip_rmt_refresh(led_strip_t *strip)
-{
-    led_strip_rmt_obj *rmt_strip = __containerof(strip, led_strip_rmt_obj, base);
-    rmt_transmit_config_t tx_conf = {
-        .loop_count = 0,
-    };
-    ESP_RETURN_ON_ERROR(rmt_transmit(rmt_strip->rmt_chan, rmt_strip->strip_encoder, rmt_strip->pixel_buf,
-                                     rmt_strip->strip_len * 3, &tx_conf), TAG, "transmit pixels by RMT failed");
-    ESP_RETURN_ON_ERROR(rmt_tx_wait_all_done(rmt_strip->rmt_chan, -1), TAG, "flush RMT channel failed");
-    return ESP_OK;
-}
-
-static esp_err_t led_strip_rmt_clear(led_strip_t *strip)
-{
-    led_strip_rmt_obj *rmt_strip = __containerof(strip, led_strip_rmt_obj, base);
-    // Write zero to turn off all leds
-    memset(rmt_strip->pixel_buf, 0, rmt_strip->strip_len * 3);
-    return led_strip_rmt_refresh(strip);
-}
-
-static esp_err_t led_strip_rmt_del(led_strip_t *strip)
-{
-    led_strip_rmt_obj *rmt_strip = __containerof(strip, led_strip_rmt_obj, base);
-    ESP_RETURN_ON_ERROR(rmt_disable(rmt_strip->rmt_chan), TAG, "disable RMT channel failed");
-    ESP_RETURN_ON_ERROR(rmt_del_channel(rmt_strip->rmt_chan), TAG, "delete RMT channel failed");
-    ESP_RETURN_ON_ERROR(rmt_del_encoder(rmt_strip->strip_encoder), TAG, "delete strip encoder failed");
-    free(rmt_strip);
-    return ESP_OK;
-}
-
-esp_err_t led_strip_new_rmt_device(const led_strip_config_t *config, led_strip_handle_t *ret_strip)
-{
-    led_strip_rmt_obj *rmt_strip = NULL;
-    esp_err_t ret = ESP_OK;
-    ESP_GOTO_ON_FALSE(config && ret_strip, ESP_ERR_INVALID_ARG, err, TAG, "invalid argument");
-    rmt_strip = calloc(1, sizeof(led_strip_rmt_obj) + config->max_leds * 3);
-    ESP_GOTO_ON_FALSE(rmt_strip, ESP_ERR_NO_MEM, err, TAG, "no mem for rmt strip");
-    rmt_tx_channel_config_t rmt_chan_config = {
-        .clk_src = RMT_CLK_SRC_DEFAULT,
-        .gpio_num = config->strip_gpio_num,
-        .mem_block_symbols = 64,
-        .resolution_hz = LED_SRIP_RMT_RESOLUTION,
-        .trans_queue_depth = 4,
-    };
-    ESP_GOTO_ON_ERROR(rmt_new_tx_channel(&rmt_chan_config, &rmt_strip->rmt_chan), err, TAG, "create RMT TX channel failed");
-
-    led_strip_encoder_config_t strip_encoder_conf = {
-        .resolution = LED_SRIP_RMT_RESOLUTION,
-    };
-    ESP_GOTO_ON_ERROR(rmt_new_led_strip_encoder(&strip_encoder_conf, &rmt_strip->strip_encoder), err, TAG, "create LED strip encoder failed");
-
-    ESP_GOTO_ON_ERROR(rmt_enable(rmt_strip->rmt_chan), err, TAG, "enable RMT channel failed");
-
-    rmt_strip->strip_len = config->max_leds;
-    rmt_strip->base.set_pixel = led_strip_rmt_set_pixel;
-    rmt_strip->base.refresh = led_strip_rmt_refresh;
-    rmt_strip->base.clear = led_strip_rmt_clear;
-    rmt_strip->base.del = led_strip_rmt_del;
-
-    *ret_strip = &rmt_strip->base;
-    return ESP_OK;
-err:
-    if (rmt_strip) {
-        if (rmt_strip->rmt_chan) {
-            rmt_del_channel(rmt_strip->rmt_chan);
-        }
-        if (rmt_strip->strip_encoder) {
-            rmt_del_encoder(rmt_strip->strip_encoder);
-        }
-        free(rmt_strip);
-    }
-    return ret;
-}
diff --git a/examples/common_components/led_strip/src/led_strip_rmt_encoder.c b/examples/common_components/led_strip/src/led_strip_rmt_encoder.c
deleted file mode 100644
index aa05fd3daf..0000000000
--- a/examples/common_components/led_strip/src/led_strip_rmt_encoder.c
+++ /dev/null
@@ -1,124 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-
-#include "esp_check.h"
-#include "led_strip_rmt_encoder.h"
-
-static const char *TAG = "led_encoder";
-
-typedef struct {
-    rmt_encoder_t base;
-    rmt_encoder_t *bytes_encoder;
-    rmt_encoder_t *copy_encoder;
-    int state;
-    rmt_symbol_word_t reset_code;
-} rmt_led_strip_encoder_t;
-
-static size_t rmt_encode_led_strip(rmt_encoder_t *encoder, rmt_channel_handle_t channel, const void *primary_data, size_t data_size, rmt_encode_state_t *ret_state)
-{
-    rmt_led_strip_encoder_t *led_encoder = __containerof(encoder, rmt_led_strip_encoder_t, base);
-    rmt_encoder_handle_t bytes_encoder = led_encoder->bytes_encoder;
-    rmt_encoder_handle_t copy_encoder = led_encoder->copy_encoder;
-    rmt_encode_state_t session_state = 0;
-    rmt_encode_state_t state = 0;
-    size_t encoded_symbols = 0;
-    switch (led_encoder->state) {
-    case 0: // send RGB data
-        encoded_symbols += bytes_encoder->encode(bytes_encoder, channel, primary_data, data_size, &session_state);
-        if (session_state & RMT_ENCODING_COMPLETE) {
-            led_encoder->state = 1; // switch to next state when current encoding session finished
-        }
-        if (session_state & RMT_ENCODING_MEM_FULL) {
-            state |= RMT_ENCODING_MEM_FULL;
-            goto out; // yield if there's no free space for encoding artifacts
-        }
-    // fall-through
-    case 1: // send reset code
-        encoded_symbols += copy_encoder->encode(copy_encoder, channel, &led_encoder->reset_code,
-                                                sizeof(led_encoder->reset_code), &session_state);
-        if (session_state & RMT_ENCODING_COMPLETE) {
-            led_encoder->state = 0; // back to the initial encoding session
-            state |= RMT_ENCODING_COMPLETE;
-        }
-        if (session_state & RMT_ENCODING_MEM_FULL) {
-            state |= RMT_ENCODING_MEM_FULL;
-            goto out; // yield if there's no free space for encoding artifacts
-        }
-    }
-out:
-    *ret_state = state;
-    return encoded_symbols;
-}
-
-static esp_err_t rmt_del_led_strip_encoder(rmt_encoder_t *encoder)
-{
-    rmt_led_strip_encoder_t *led_encoder = __containerof(encoder, rmt_led_strip_encoder_t, base);
-    rmt_del_encoder(led_encoder->bytes_encoder);
-    rmt_del_encoder(led_encoder->copy_encoder);
-    free(led_encoder);
-    return ESP_OK;
-}
-
-static esp_err_t rmt_led_strip_encoder_reset(rmt_encoder_t *encoder)
-{
-    rmt_led_strip_encoder_t *led_encoder = __containerof(encoder, rmt_led_strip_encoder_t, base);
-    rmt_encoder_reset(led_encoder->bytes_encoder);
-    rmt_encoder_reset(led_encoder->copy_encoder);
-    led_encoder->state = 0;
-    return ESP_OK;
-}
-
-esp_err_t rmt_new_led_strip_encoder(const led_strip_encoder_config_t *config, rmt_encoder_handle_t *ret_encoder)
-{
-    esp_err_t ret = ESP_OK;
-    rmt_led_strip_encoder_t *led_encoder = NULL;
-    ESP_GOTO_ON_FALSE(config && ret_encoder, ESP_ERR_INVALID_ARG, err, TAG, "invalid argument");
-    led_encoder = calloc(1, sizeof(rmt_led_strip_encoder_t));
-    ESP_GOTO_ON_FALSE(led_encoder, ESP_ERR_NO_MEM, err, TAG, "no mem for led strip encoder");
-    led_encoder->base.encode = rmt_encode_led_strip;
-    led_encoder->base.del = rmt_del_led_strip_encoder;
-    led_encoder->base.reset = rmt_led_strip_encoder_reset;
-    // different led strip might have its own timing requirements, following parameter is for WS2812
-    rmt_bytes_encoder_config_t bytes_encoder_config = {
-        .bit0 = {
-            .level0 = 1,
-            .duration0 = 0.3 * config->resolution / 1000000, // T0H=0.3us
-            .level1 = 0,
-            .duration1 = 0.9 * config->resolution / 1000000, // T0L=0.9us
-        },
-        .bit1 = {
-            .level0 = 1,
-            .duration0 = 0.9 * config->resolution / 1000000, // T1H=0.9us
-            .level1 = 0,
-            .duration1 = 0.3 * config->resolution / 1000000, // T1L=0.3us
-        },
-        .flags.msb_first = 1 // WS2812 transfer bit order: G7...G0R7...R0B7...B0
-    };
-    ESP_GOTO_ON_ERROR(rmt_new_bytes_encoder(&bytes_encoder_config, &led_encoder->bytes_encoder), err, TAG, "create bytes encoder failed");
-    rmt_copy_encoder_config_t copy_encoder_config = {};
-    ESP_GOTO_ON_ERROR(rmt_new_copy_encoder(&copy_encoder_config, &led_encoder->copy_encoder), err, TAG, "create copy encoder failed");
-
-    uint32_t reset_ticks = config->resolution / 1000000 * 50 / 2; // reset code duration defaults to 50us
-    led_encoder->reset_code = (rmt_symbol_word_t) {
-        .level0 = 0,
-        .duration0 = reset_ticks,
-        .level1 = 0,
-        .duration1 = reset_ticks,
-    };
-    *ret_encoder = &led_encoder->base;
-    return ESP_OK;
-err:
-    if (led_encoder) {
-        if (led_encoder->bytes_encoder) {
-            rmt_del_encoder(led_encoder->bytes_encoder);
-        }
-        if (led_encoder->copy_encoder) {
-            rmt_del_encoder(led_encoder->copy_encoder);
-        }
-        free(led_encoder);
-    }
-    return ret;
-}
diff --git a/examples/common_components/led_strip/src/led_strip_rmt_encoder.h b/examples/common_components/led_strip/src/led_strip_rmt_encoder.h
deleted file mode 100644
index db5ef076b3..0000000000
--- a/examples/common_components/led_strip/src/led_strip_rmt_encoder.h
+++ /dev/null
@@ -1,36 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-#pragma once
-
-#include <stdint.h>
-#include "driver/rmt_encoder.h"
-
-#ifdef __cplusplus
-extern "C" {
-#endif
-
-/**
- * @brief Type of led strip encoder configuration
- */
-typedef struct {
-    uint32_t resolution; /*!< Encoder resolution, in Hz */
-} led_strip_encoder_config_t;
-
-/**
- * @brief Create RMT encoder for encoding LED strip pixels into RMT symbols
- *
- * @param[in] config Encoder configuration
- * @param[out] ret_encoder Returned encoder handle
- * @return
- *      - ESP_ERR_INVALID_ARG for any invalid arguments
- *      - ESP_ERR_NO_MEM out of memory when creating led strip encoder
- *      - ESP_OK if creating encoder successfully
- */
-esp_err_t rmt_new_led_strip_encoder(const led_strip_encoder_config_t *config, rmt_encoder_handle_t *ret_encoder);
-
-#ifdef __cplusplus
-}
-#endif
diff --git a/examples/get-started/blink/CMakeLists.txt b/examples/get-started/blink/CMakeLists.txt
index c7b0832ffc..489742ae56 100644
--- a/examples/get-started/blink/CMakeLists.txt
+++ b/examples/get-started/blink/CMakeLists.txt
@@ -2,7 +2,5 @@
 # CMakeLists in this exact order for cmake to work correctly
 cmake_minimum_required(VERSION 3.16)
 
-set(EXTRA_COMPONENT_DIRS $ENV{IDF_PATH}/examples/common_components/led_strip)
-
 include($ENV{IDF_PATH}/tools/cmake/project.cmake)
 project(blink)
diff --git a/examples/get-started/blink/README.md b/examples/get-started/blink/README.md
index 3c9864fc27..b44a692fcc 100644
--- a/examples/get-started/blink/README.md
+++ b/examples/get-started/blink/README.md
@@ -5,9 +5,9 @@
 
 (See the README.md file in the upper level 'examples' directory for more information about examples.)
 
-This example demonstrates how to blink a LED using GPIO or RMT for the addressable LED, i.e. [WS2812](http://www.world-semi.com/Certifications/WS2812B.html).
+This example demonstrates how to blink a LED using GPIO or using the [led_strip](https://components.espressif.com/component/espressif/led_strip) component for the addressable LED, i.e. [WS2812](http://www.world-semi.com/Certifications/WS2812B.html).
 
-See the RMT examples in the [RMT Peripheral](../../peripherals/rmt) for more information about how to use it.
+The `led_strip` is installed via [component manager](main/idf_component.yml).
 
 ## How to Use Example
 
@@ -37,7 +37,7 @@ Open the project configuration menu (`idf.py menuconfig`).
 In the `Example Configuration` menu:
 
 * Select the LED type in the `Blink LED type` option.
-    * Use `GPIO` for regular LED blink.
+  * Use `GPIO` for regular LED blink.
 * Set the GPIO number used for the signal in the `Blink GPIO number` option.
 * Set the blinking period in the `Blink period in ms` option.
 
@@ -53,7 +53,7 @@ See the [Getting Started Guide](https://docs.espressif.com/projects/esp-idf/en/l
 
 As you run the example, you will see the LED blinking, according to the previously defined period. For the addressable LED, you can also change the LED color by setting the `led_strip_set_pixel(led_strip, 0, 16, 16, 16);` (LED Strip, Pixel Number, Red, Green, Blue) with values from 0 to 255 in the [source file](main/blink_example_main.c).
 
-```
+```text
 I (315) example: Example configured to blink addressable LED!
 I (325) example: Turning the LED OFF!
 I (1325) example: Turning the LED ON!
diff --git a/examples/get-started/blink/main/blink_example_main.c b/examples/get-started/blink/main/blink_example_main.c
index 3320ead77a..8a7c4ed50b 100644
--- a/examples/get-started/blink/main/blink_example_main.c
+++ b/examples/get-started/blink/main/blink_example_main.c
@@ -49,7 +49,10 @@ static void configure_led(void)
         .strip_gpio_num = BLINK_GPIO,
         .max_leds = 1, // at least one LED on board
     };
-    ESP_ERROR_CHECK(led_strip_new_rmt_device(&strip_config, &led_strip));
+    led_strip_rmt_config_t rmt_config = {
+        .resolution_hz = 10 * 1000 * 1000, // 10MHz
+    };
+    ESP_ERROR_CHECK(led_strip_new_rmt_device(&strip_config, &rmt_config, &led_strip));
     /* Set all LED off to clear all pixels */
     led_strip_clear(led_strip);
 }
diff --git a/examples/get-started/blink/main/idf_component.yml b/examples/get-started/blink/main/idf_component.yml
new file mode 100644
index 0000000000..234f9781ac
--- /dev/null
+++ b/examples/get-started/blink/main/idf_component.yml
@@ -0,0 +1,2 @@
+dependencies:
+  espressif/led_strip: "^2.0.0"
diff --git a/examples/zigbee/light_sample/light_bulb/CMakeLists.txt b/examples/zigbee/light_sample/light_bulb/CMakeLists.txt
index 1302519c20..3c60c93069 100644
--- a/examples/zigbee/light_sample/light_bulb/CMakeLists.txt
+++ b/examples/zigbee/light_sample/light_bulb/CMakeLists.txt
@@ -1,8 +1,6 @@
 # The following lines of boilerplate have to be in your project's CMakeLists
 # in this exact order for cmake to work correctly
 cmake_minimum_required(VERSION 3.16)
-set(EXTRA_COMPONENT_DIRS
-    $ENV{IDF_PATH}/examples/common_components/led_strip
-    )
+
 include($ENV{IDF_PATH}/tools/cmake/project.cmake)
 project(light_bulb)
diff --git a/examples/zigbee/light_sample/light_bulb/main/idf_component.yml b/examples/zigbee/light_sample/light_bulb/main/idf_component.yml
index b13132f298..92103ca698 100644
--- a/examples/zigbee/light_sample/light_bulb/main/idf_component.yml
+++ b/examples/zigbee/light_sample/light_bulb/main/idf_component.yml
@@ -1,6 +1,7 @@
 ## IDF Component Manager Manifest File
 dependencies:
   espressif/esp-zboss-lib: "~0.0.4"
+  espressif/led_strip: "~2.0.0"
   ## Required IDF version
   idf:
     version: ">=5.0.0"
diff --git a/examples/zigbee/light_sample/light_bulb/main/light_driver.c b/examples/zigbee/light_sample/light_bulb/main/light_driver.c
index 9d6413eaea..aea5651c61 100644
--- a/examples/zigbee/light_sample/light_bulb/main/light_driver.c
+++ b/examples/zigbee/light_sample/light_bulb/main/light_driver.c
@@ -53,6 +53,9 @@ void light_driver_init(bool power)
         .max_leds = CONFIG_EXAMPLE_STRIP_LED_NUMBER,
         .strip_gpio_num = CONFIG_EXAMPLE_STRIP_LED_GPIO,
     };
-    ESP_ERROR_CHECK(led_strip_new_rmt_device(&led_strip_conf, &s_led_strip));
+    led_strip_rmt_config_t rmt_conf = {
+        .resolution_hz = 10 * 1000 * 1000, // 10MHz
+    };
+    ESP_ERROR_CHECK(led_strip_new_rmt_device(&led_strip_conf, &rmt_conf, &s_led_strip));
     light_driver_set_power(power);
 }

From f24983a94275a1ce69c37b304f95e65be41f8329 Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Sat, 6 Aug 2022 14:52:22 +0800
Subject: [PATCH 070/665] unity_utils: added helper function to disable cache
 and run user function

---
 components/driver/mcpwm/mcpwm_cap.c           |  2 +-
 components/driver/mcpwm/mcpwm_cmpr.c          |  2 +-
 components/driver/mcpwm/mcpwm_fault.c         |  2 +-
 components/driver/mcpwm/mcpwm_oper.c          |  2 +-
 components/driver/pulse_cnt.c                 |  2 +-
 .../test_apps/gptimer/main/CMakeLists.txt     |  7 +-
 .../gptimer/main/test_gptimer_iram.c          | 86 +++++--------------
 .../test_apps/mcpwm/main/test_mcpwm_iram.c    | 11 +--
 .../test_apps/pulse_cnt/main/CMakeLists.txt   |  7 +-
 .../pulse_cnt/main/test_pulse_cnt_iram.c      | 18 ++--
 components/unity/CMakeLists.txt               |  6 +-
 components/unity/include/unity_test_utils.h   |  1 +
 .../unity/include/unity_test_utils_cache.h    | 25 ++++++
 components/unity/unity_utils_cache.c          | 22 +++++
 14 files changed, 99 insertions(+), 94 deletions(-)
 create mode 100644 components/unity/include/unity_test_utils_cache.h
 create mode 100644 components/unity/unity_utils_cache.c

diff --git a/components/driver/mcpwm/mcpwm_cap.c b/components/driver/mcpwm/mcpwm_cap.c
index 94667a6f14..e45804a905 100644
--- a/components/driver/mcpwm/mcpwm_cap.c
+++ b/components/driver/mcpwm/mcpwm_cap.c
@@ -317,7 +317,7 @@ esp_err_t mcpwm_capture_channel_register_event_callbacks(mcpwm_cap_channel_handl
 
     // lazy install interrupt service
     if (!cap_channel->intr) {
-        // we want the interrupt servie to be enabled after allocation successfully
+        // we want the interrupt service to be enabled after allocation successfully
         int isr_flags = MCPWM_INTR_ALLOC_FLAG & ~ ESP_INTR_FLAG_INTRDISABLED;
         ESP_RETURN_ON_ERROR(esp_intr_alloc_intrstatus(mcpwm_periph_signals.groups[group_id].irq_id, isr_flags,
                             (uint32_t)mcpwm_ll_intr_get_status_reg(hal->dev), MCPWM_LL_EVENT_CAPTURE(cap_chan_id),
diff --git a/components/driver/mcpwm/mcpwm_cmpr.c b/components/driver/mcpwm/mcpwm_cmpr.c
index c0f9e82aad..6211d88919 100644
--- a/components/driver/mcpwm/mcpwm_cmpr.c
+++ b/components/driver/mcpwm/mcpwm_cmpr.c
@@ -160,7 +160,7 @@ esp_err_t mcpwm_comparator_register_event_callbacks(mcpwm_cmpr_handle_t cmpr, co
 
     // lazy install interrupt service
     if (!cmpr->intr) {
-        // we want the interrupt servie to be enabled after allocation successfully
+        // we want the interrupt service to be enabled after allocation successfully
         int isr_flags = MCPWM_INTR_ALLOC_FLAG & ~ ESP_INTR_FLAG_INTRDISABLED;
         ESP_RETURN_ON_ERROR(esp_intr_alloc_intrstatus(mcpwm_periph_signals.groups[group_id].irq_id, isr_flags,
                             (uint32_t)mcpwm_ll_intr_get_status_reg(hal->dev), MCPWM_LL_EVENT_CMP_EQUAL(oper_id, cmpr_id),
diff --git a/components/driver/mcpwm/mcpwm_fault.c b/components/driver/mcpwm/mcpwm_fault.c
index e8b21f43e1..f17a32bfe8 100644
--- a/components/driver/mcpwm/mcpwm_fault.c
+++ b/components/driver/mcpwm/mcpwm_fault.c
@@ -243,7 +243,7 @@ esp_err_t mcpwm_fault_register_event_callbacks(mcpwm_fault_handle_t fault, const
 
     // lazy install interrupt service
     if (!gpio_fault->intr) {
-        // we want the interrupt servie to be enabled after allocation successfully
+        // we want the interrupt service to be enabled after allocation successfully
         int isr_flags = MCPWM_INTR_ALLOC_FLAG & ~ESP_INTR_FLAG_INTRDISABLED;
         ESP_RETURN_ON_ERROR(esp_intr_alloc_intrstatus(mcpwm_periph_signals.groups[group_id].irq_id, isr_flags,
                             (uint32_t)mcpwm_ll_intr_get_status_reg(hal->dev), MCPWM_LL_EVENT_FAULT_MASK(fault_id),
diff --git a/components/driver/mcpwm/mcpwm_oper.c b/components/driver/mcpwm/mcpwm_oper.c
index 6a805f8ddc..852a57f958 100644
--- a/components/driver/mcpwm/mcpwm_oper.c
+++ b/components/driver/mcpwm/mcpwm_oper.c
@@ -233,7 +233,7 @@ esp_err_t mcpwm_operator_register_event_callbacks(mcpwm_oper_handle_t oper, cons
 
     // lazy install interrupt service
     if (!oper->intr) {
-        // we want the interrupt servie to be enabled after allocation successfully
+        // we want the interrupt service to be enabled after allocation successfully
         int isr_flags = MCPWM_INTR_ALLOC_FLAG & ~ ESP_INTR_FLAG_INTRDISABLED;
         ESP_RETURN_ON_ERROR(esp_intr_alloc_intrstatus(mcpwm_periph_signals.groups[group_id].irq_id, isr_flags,
                             (uint32_t)mcpwm_ll_intr_get_status_reg(hal->dev), MCPWM_LL_EVENT_OPER_MASK(oper_id),
diff --git a/components/driver/pulse_cnt.c b/components/driver/pulse_cnt.c
index 875578e0b1..ee9e88ee87 100644
--- a/components/driver/pulse_cnt.c
+++ b/components/driver/pulse_cnt.c
@@ -98,7 +98,7 @@ struct pcnt_unit_t {
 
 struct pcnt_chan_t {
     pcnt_unit_t *unit;   // pointer to the PCNT unit where it derives from
-    uint32_t channel_id; // channel ID, index from 0
+    int channel_id;      // channel ID, index from 0
     int edge_gpio_num;
     int level_gpio_num;
 };
diff --git a/components/driver/test_apps/gptimer/main/CMakeLists.txt b/components/driver/test_apps/gptimer/main/CMakeLists.txt
index 4170f3fd44..be6096026a 100644
--- a/components/driver/test_apps/gptimer/main/CMakeLists.txt
+++ b/components/driver/test_apps/gptimer/main/CMakeLists.txt
@@ -1,6 +1,9 @@
 set(srcs "test_app_main.c"
-         "test_gptimer.c"
-         "test_gptimer_iram.c")
+         "test_gptimer.c")
+
+if(CONFIG_GPTIMER_ISR_IRAM_SAFE)
+    list(APPEND srcs "test_gptimer_iram.c")
+endif()
 
 # In order for the cases defined by `TEST_CASE` to be linked into the final elf,
 # the component can be registered as WHOLE_ARCHIVE
diff --git a/components/driver/test_apps/gptimer/main/test_gptimer_iram.c b/components/driver/test_apps/gptimer/main/test_gptimer_iram.c
index fcf3cce7d1..2ff59fc5fa 100644
--- a/components/driver/test_apps/gptimer/main/test_gptimer_iram.c
+++ b/components/driver/test_apps/gptimer/main/test_gptimer_iram.c
@@ -5,102 +5,58 @@
  */
 
 #include <stdio.h>
-#include "sdkconfig.h"
-#include "freertos/FreeRTOS.h"
-#include "freertos/task.h"
-#include "freertos/semphr.h"
+#include <inttypes.h>
 #include "unity.h"
+#include "unity_test_utils.h"
+#include "esp_attr.h"
 #include "driver/gptimer.h"
-#include "spi_flash_mmap.h"
-#include "esp_flash.h"
-#include "soc/soc_caps.h"
-
-#if CONFIG_GPTIMER_ISR_IRAM_SAFE
-
-typedef struct {
-    size_t buf_size;
-    uint8_t *buf;
-    size_t flash_addr;
-    size_t repeat_count;
-    SemaphoreHandle_t done_sem;
-} read_task_arg_t;
-
-typedef struct {
-    size_t delay_time_us;
-    size_t repeat_count;
-} block_task_arg_t;
 
 static bool IRAM_ATTR on_gptimer_alarm_cb(gptimer_handle_t timer, const gptimer_alarm_event_data_t *edata, void *user_ctx)
 {
-    block_task_arg_t *arg = (block_task_arg_t *)user_ctx;
-    esp_rom_delay_us(arg->delay_time_us);
-    arg->repeat_count++;
+    uint32_t *alarm_counts = (uint32_t *)user_ctx;
+    (*alarm_counts)++;
     return false;
 }
 
-static void flash_read_task(void *varg)
+static void IRAM_ATTR test_delay_post_cache_disable(void *args)
 {
-    read_task_arg_t *arg = (read_task_arg_t *)varg;
-    for (size_t i = 0; i < arg->repeat_count; i++) {
-        TEST_ESP_OK(esp_flash_read(NULL, arg->buf, arg->flash_addr, arg->buf_size));
-    }
-    xSemaphoreGive(arg->done_sem);
-    vTaskDelete(NULL);
+    esp_rom_delay_us(1000);
 }
 
-TEST_CASE("gptimer_iram_interrupt_safe", "[gptimer]")
+TEST_CASE("gptimer_interrupt_iram_safe", "[gptimer]")
 {
     gptimer_handle_t gptimer = NULL;
-    const size_t size = 128;
-    uint8_t *buf = malloc(size);
-    TEST_ASSERT_NOT_NULL(buf);
-    SemaphoreHandle_t done_sem = xSemaphoreCreateBinary();
-    TEST_ASSERT_NOT_NULL(done_sem);
-    read_task_arg_t read_arg = {
-        .buf_size = size,
-        .buf = buf,
-        .flash_addr = 0,
-        .repeat_count = 1000,
-        .done_sem = done_sem,
-    };
-
-    block_task_arg_t block_arg = {
-        .repeat_count = 0,
-        .delay_time_us = 100,
-    };
-
     gptimer_config_t timer_config = {
         .clk_src = GPTIMER_CLK_SRC_DEFAULT,
         .direction = GPTIMER_COUNT_UP,
-        .resolution_hz = 1 * 1000 * 1000,
+        .resolution_hz = 1 * 1000 * 1000, // 1MHz, 1 tick = 1us
     };
     TEST_ESP_OK(gptimer_new_timer(&timer_config, &gptimer));
     gptimer_event_callbacks_t cbs = {
         .on_alarm = on_gptimer_alarm_cb,
     };
+    uint32_t alarm_counts = 0;
+    TEST_ESP_OK(gptimer_register_event_callbacks(gptimer, &cbs, &alarm_counts));
     gptimer_alarm_config_t alarm_config = {
         .reload_count = 0,
-        .alarm_count = 120,
+        .alarm_count = 100, // 100us per alarm event
         .flags.auto_reload_on_alarm = true,
     };
     TEST_ESP_OK(gptimer_set_alarm_action(gptimer, &alarm_config));
-    TEST_ESP_OK(gptimer_register_event_callbacks(gptimer, &cbs, &block_arg));
     TEST_ESP_OK(gptimer_enable(gptimer));
     TEST_ESP_OK(gptimer_start(gptimer));
 
-    xTaskCreatePinnedToCore(flash_read_task, "read_flash", 2048, &read_arg, 3, NULL, portNUM_PROCESSORS - 1);
-    // wait for task done
-    xSemaphoreTake(done_sem, portMAX_DELAY);
-    printf("alarm callback runs %d times\r\n", block_arg.repeat_count);
-    TEST_ASSERT_GREATER_THAN(1000, block_arg.repeat_count);
+    vTaskDelay(pdMS_TO_TICKS(10));
+
+    printf("disable flash cache and check the alarm events are still in working\r\n");
+    for (int i = 0; i < 10; i++) {
+        unity_utils_run_cache_disable_stub(test_delay_post_cache_disable, NULL);
+    }
+    printf("alarm counts: %"PRIu32"\r\n", alarm_counts);
+    TEST_ASSERT_GREATER_THAN(150, alarm_counts);
+
     // delete gptimer
     TEST_ESP_OK(gptimer_stop(gptimer));
     TEST_ESP_OK(gptimer_disable(gptimer));
     TEST_ESP_OK(gptimer_del_timer(gptimer));
-    vSemaphoreDelete(done_sem);
-    free(buf);
-    // leave time for IDLE task to recycle deleted task
-    vTaskDelay(2);
 }
-
-#endif // CONFIG_GPTIMER_ISR_IRAM_SAFE
diff --git a/components/driver/test_apps/mcpwm/main/test_mcpwm_iram.c b/components/driver/test_apps/mcpwm/main/test_mcpwm_iram.c
index a59d59e670..d65159c859 100644
--- a/components/driver/test_apps/mcpwm/main/test_mcpwm_iram.c
+++ b/components/driver/test_apps/mcpwm/main/test_mcpwm_iram.c
@@ -9,9 +9,9 @@
 #include "freertos/task.h"
 #include "freertos/event_groups.h"
 #include "unity.h"
+#include "unity_test_utils.h"
 #include "soc/soc_caps.h"
 #include "esp_private/esp_clk.h"
-#include "esp_private/spi_flash_os.h"
 #include "driver/mcpwm_cap.h"
 #include "driver/mcpwm_sync.h"
 #include "driver/gpio.h"
@@ -28,15 +28,12 @@ static bool IRAM_ATTR test_capture_callback_iram_safe(mcpwm_cap_channel_handle_t
     return false;
 }
 
-static void IRAM_ATTR test_mcpwm_capture_gpio_simulate(int gpio_sig)
+static void IRAM_ATTR test_simulate_input_post_cache_disable(void *args)
 {
-    // disable flash cache
-    spi_flash_guard_get()->start();
+    int gpio_sig = (int)args;
     gpio_set_level(gpio_sig, 1);
     esp_rom_delay_us(1000);
     gpio_set_level(gpio_sig, 0);
-    // enable flash cache
-    spi_flash_guard_get()->end();
 }
 
 TEST_CASE("mcpwm_capture_iram_safe", "[mcpwm]")
@@ -77,7 +74,7 @@ TEST_CASE("mcpwm_capture_iram_safe", "[mcpwm]")
     TEST_ESP_OK(mcpwm_capture_timer_start(cap_timer));
 
     printf("disable cache, simulate GPIO capture signal\r\n");
-    test_mcpwm_capture_gpio_simulate(cap_gpio);
+    unity_utils_run_cache_disable_stub(test_simulate_input_post_cache_disable, (void *)cap_gpio);
 
     printf("capture value: Pos=%"PRIu32", Neg=%"PRIu32"\r\n", cap_value[0], cap_value[1]);
     // Capture timer is clocked from APB by default
diff --git a/components/driver/test_apps/pulse_cnt/main/CMakeLists.txt b/components/driver/test_apps/pulse_cnt/main/CMakeLists.txt
index 4e70ee7087..3bfb46de82 100644
--- a/components/driver/test_apps/pulse_cnt/main/CMakeLists.txt
+++ b/components/driver/test_apps/pulse_cnt/main/CMakeLists.txt
@@ -1,7 +1,10 @@
 set(srcs "test_app_main.c"
          "test_pulse_cnt_simulator.c"
-         "test_pulse_cnt.c"
-         "test_pulse_cnt_iram.c")
+         "test_pulse_cnt.c")
+
+if(CONFIG_PCNT_ISR_IRAM_SAFE)
+    list(APPEND srcs "test_pulse_cnt_iram.c")
+endif()
 
 # In order for the cases defined by `TEST_CASE` to be linked into the final elf,
 # the component can be registered as WHOLE_ARCHIVE
diff --git a/components/driver/test_apps/pulse_cnt/main/test_pulse_cnt_iram.c b/components/driver/test_apps/pulse_cnt/main/test_pulse_cnt_iram.c
index e07c224df0..8803b17b10 100644
--- a/components/driver/test_apps/pulse_cnt/main/test_pulse_cnt_iram.c
+++ b/components/driver/test_apps/pulse_cnt/main/test_pulse_cnt_iram.c
@@ -10,16 +10,14 @@
 #include "freertos/task.h"
 #include "freertos/semphr.h"
 #include "unity.h"
+#include "unity_test_utils.h"
 #include "driver/pulse_cnt.h"
 #include "driver/gpio.h"
 #include "spi_flash_mmap.h"
 #include "esp_attr.h"
 #include "soc/soc_caps.h"
-#include "esp_private/spi_flash_os.h"
 #include "test_pulse_cnt_board.h"
 
-#if CONFIG_PCNT_ISR_IRAM_SAFE
-
 static bool IRAM_ATTR test_pcnt_iram_safe_callback(pcnt_unit_handle_t unit, const pcnt_watch_event_data_t *event_data, void *user_data)
 {
     uint32_t *data = (uint32_t *)user_data;
@@ -29,13 +27,10 @@ static bool IRAM_ATTR test_pcnt_iram_safe_callback(pcnt_unit_handle_t unit, cons
     return false;
 }
 
-static void IRAM_ATTR test_pcnt_iram_simulation(int gpio_sig)
+static void IRAM_ATTR test_simulate_input_post_cache_disable(void *args)
 {
-    // disable flash cache
-    spi_flash_guard_get()->start();
+    int gpio_sig = (int)args;
     test_gpio_simulate_rising_edge(gpio_sig, 2);
-    // enable flash cache
-    spi_flash_guard_get()->end();
 }
 
 TEST_CASE("pcnt_iram_interrupt_safe", "[pcnt]")
@@ -83,8 +78,9 @@ TEST_CASE("pcnt_iram_interrupt_safe", "[pcnt]")
 
     printf("disable cache and check interrupt triggered\r\n");
     TEST_ESP_OK(pcnt_unit_clear_count(unit));
-    // the function that will disable the flash must be placed in the IRAM
-    test_pcnt_iram_simulation(TEST_PCNT_GPIO_A);
+
+    // disable flash cache and run simulation
+    unity_utils_run_cache_disable_stub(test_simulate_input_post_cache_disable, (void *)TEST_PCNT_GPIO_A);
     // check if the interrupt has fired up
     TEST_ASSERT_EQUAL(1, num_of_event_triggered);
 
@@ -101,5 +97,3 @@ TEST_CASE("pcnt_iram_interrupt_safe", "[pcnt]")
     TEST_ESP_OK(pcnt_del_channel(channelB));
     TEST_ESP_OK(pcnt_del_unit(unit));
 }
-
-#endif // CONFIG_PCNT_ISR_IRAM_SAFE
diff --git a/components/unity/CMakeLists.txt b/components/unity/CMakeLists.txt
index bc8818b32e..9659dbba89 100644
--- a/components/unity/CMakeLists.txt
+++ b/components/unity/CMakeLists.txt
@@ -17,7 +17,7 @@ if(CONFIG_UNITY_ENABLE_IDF_TEST_RUNNER)
     list(APPEND srcs "unity_runner.c")
     # Note the following files are not compatible with the Linux target.
     # On Linux, these are masked because we also don't use the IDF test runner there
-    list(APPEND srcs "unity_utils_freertos.c")
+    list(APPEND srcs "unity_utils_freertos.c" "unity_utils_cache.c")
     list(APPEND requires "freertos")
 endif()
 
@@ -39,6 +39,10 @@ idf_component_register(SRCS "${srcs}"
                     INCLUDE_DIRS ${includes}
                     REQUIRES ${requires})
 
+if(CONFIG_UNITY_ENABLE_IDF_TEST_RUNNER)
+    idf_component_optional_requires(PRIVATE spi_flash)
+endif()
+
 if(NOT "${target}" STREQUAL "linux")
     target_compile_definitions(${COMPONENT_LIB} PUBLIC
         -DUNITY_INCLUDE_CONFIG_H
diff --git a/components/unity/include/unity_test_utils.h b/components/unity/include/unity_test_utils.h
index c9f38613e7..42afe6bb48 100644
--- a/components/unity/include/unity_test_utils.h
+++ b/components/unity/include/unity_test_utils.h
@@ -10,6 +10,7 @@
 #include "freertos/FreeRTOS.h"
 #include "freertos/task.h"
 #include "unity_test_utils_memory.h"
+#include "unity_test_utils_cache.h"
 
 #ifdef __cplusplus
 extern "C" {
diff --git a/components/unity/include/unity_test_utils_cache.h b/components/unity/include/unity_test_utils_cache.h
new file mode 100644
index 0000000000..6c33b6dead
--- /dev/null
+++ b/components/unity/include/unity_test_utils_cache.h
@@ -0,0 +1,25 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/**
+ * @brief Disable flash cache and run user stub function and then enable flash cache again
+ *
+ * @note You should make sure the passed-in function is in internal RAM.
+ *
+ * @param post_cache_disable User function to be invoked after cache is disabled.
+ * @param user_ctx User context to be passed to user function.
+ */
+void unity_utils_run_cache_disable_stub(void (*post_cache_disable)(void *), void *user_ctx);
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/unity/unity_utils_cache.c b/components/unity/unity_utils_cache.c
new file mode 100644
index 0000000000..5d44ec0a0e
--- /dev/null
+++ b/components/unity/unity_utils_cache.c
@@ -0,0 +1,22 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "unity.h"
+#include "unity_test_utils_cache.h"
+#include "esp_attr.h"
+#include "esp_memory_utils.h"
+#include "esp_private/spi_flash_os.h"
+
+IRAM_ATTR void unity_utils_run_cache_disable_stub(void (*post_cache_disable)(void *), void *user_ctx)
+{
+    // callback function must reside in IRAM
+    TEST_ASSERT_TRUE(esp_ptr_in_iram(post_cache_disable));
+    // disable flash cache
+    spi_flash_guard_get()->start();
+    post_cache_disable(user_ctx);
+    // enable flash cache
+    spi_flash_guard_get()->end();
+}

From 6f2ac1ce2a14f8fa670edddef49b2801497201fa Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Mon, 1 Aug 2022 14:16:47 +0800
Subject: [PATCH 071/665] rmt: add iram safe test

Closes https://github.com/espressif/esp-idf/issues/9487
---
 components/driver/deprecated/rmt_legacy.c     |  16 +-
 .../legacy_rmt_driver/main/CMakeLists.txt     |   1 -
 .../legacy_rmt_driver/main/test_legacy_rmt.c  |  54 +++++-
 .../driver/test_apps/rmt/main/CMakeLists.txt  |   4 +
 .../driver/test_apps/rmt/main/test_rmt_iram.c | 180 ++++++++++++++++++
 .../driver/test_apps/rmt/main/test_rmt_rx.c   |  14 +-
 .../rmt/main/test_util_rmt_encoders.c         |   9 +
 .../test_apps/rmt/sdkconfig.ci.iram_safe      |   1 +
 components/hal/esp32/include/hal/rmt_ll.h     |  17 ++
 components/hal/esp32c3/include/hal/rmt_ll.h   |  20 ++
 components/hal/esp32h2/include/hal/rmt_ll.h   |  20 ++
 components/hal/esp32s2/include/hal/rmt_ll.h   |  18 ++
 components/hal/esp32s3/include/hal/rmt_ll.h   |  20 ++
 13 files changed, 348 insertions(+), 26 deletions(-)
 create mode 100644 components/driver/test_apps/rmt/main/test_rmt_iram.c

diff --git a/components/driver/deprecated/rmt_legacy.c b/components/driver/deprecated/rmt_legacy.c
index d0aadbb618..dbbc1886e6 100644
--- a/components/driver/deprecated/rmt_legacy.c
+++ b/components/driver/deprecated/rmt_legacy.c
@@ -936,13 +936,9 @@ esp_err_t rmt_driver_uninstall(rmt_channel_t channel)
     RMT_ENTER_CRITICAL();
     // check channel's working mode
     if (p_rmt_obj[channel]->rx_buf) {
-        rmt_ll_enable_interrupt(rmt_contex.hal.regs, RMT_LL_EVENT_RX_DONE(RMT_DECODE_RX_CHANNEL(channel)), false);
-        rmt_ll_enable_interrupt(rmt_contex.hal.regs, RMT_LL_EVENT_RX_ERROR(RMT_DECODE_RX_CHANNEL(channel)), false);
-#if SOC_RMT_SUPPORT_RX_PINGPONG
-        rmt_ll_enable_interrupt(rmt_contex.hal.regs, RMT_LL_EVENT_RX_THRES(RMT_DECODE_RX_CHANNEL(channel)), false);
-#endif
+        rmt_ll_enable_interrupt(rmt_contex.hal.regs, RMT_LL_EVENT_RX_MASK(RMT_DECODE_RX_CHANNEL(channel)) | RMT_LL_EVENT_RX_ERROR(RMT_DECODE_RX_CHANNEL(channel)), false);
     } else {
-        rmt_ll_enable_interrupt(rmt_contex.hal.regs, RMT_LL_EVENT_TX_DONE(channel) | RMT_LL_EVENT_TX_ERROR(channel) | RMT_LL_EVENT_TX_THRES(channel), false);
+        rmt_ll_enable_interrupt(rmt_contex.hal.regs, RMT_LL_EVENT_TX_MASK(channel) | RMT_LL_EVENT_TX_ERROR(channel), false);
     }
     RMT_EXIT_CRITICAL();
 
@@ -1001,10 +997,10 @@ esp_err_t rmt_driver_install(rmt_channel_t channel, size_t rx_buf_size, int intr
     }
 
 #if CONFIG_RINGBUF_PLACE_ISR_FUNCTIONS_INTO_FLASH
-            if (intr_alloc_flags & ESP_INTR_FLAG_IRAM ) {
-                ESP_LOGE(TAG, "ringbuf ISR functions in flash, but used in IRAM interrupt");
-                return ESP_ERR_INVALID_ARG;
-            }
+    if (intr_alloc_flags & ESP_INTR_FLAG_IRAM ) {
+        ESP_LOGE(TAG, "ringbuf ISR functions in flash, but used in IRAM interrupt");
+        return ESP_ERR_INVALID_ARG;
+    }
 #endif
 
 #if !CONFIG_SPIRAM_USE_MALLOC
diff --git a/components/driver/test_apps/legacy_rmt_driver/main/CMakeLists.txt b/components/driver/test_apps/legacy_rmt_driver/main/CMakeLists.txt
index 7acd36f508..f8bd38290a 100644
--- a/components/driver/test_apps/legacy_rmt_driver/main/CMakeLists.txt
+++ b/components/driver/test_apps/legacy_rmt_driver/main/CMakeLists.txt
@@ -3,4 +3,3 @@ set(srcs "test_app_main.c"
 
 idf_component_register(SRCS ${srcs}
                        WHOLE_ARCHIVE)
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/components/driver/test_apps/legacy_rmt_driver/main/test_legacy_rmt.c b/components/driver/test_apps/legacy_rmt_driver/main/test_legacy_rmt.c
index 35d1e1f79d..6e7e67ecdc 100644
--- a/components/driver/test_apps/legacy_rmt_driver/main/test_legacy_rmt.c
+++ b/components/driver/test_apps/legacy_rmt_driver/main/test_legacy_rmt.c
@@ -13,8 +13,8 @@
 #include "esp_log.h"
 #include "esp_cpu.h"
 #include "unity.h"
+#include "unity_test_utils.h"
 #include "esp_rom_gpio.h"
-
 #include "ir_tools.h"
 #include "driver/rmt.h"
 
@@ -295,7 +295,7 @@ static void do_nec_tx_rx(uint32_t flags)
     // build NEC codes
     cmd = 0x20;
     while (cmd <= 0x30) {
-        ESP_LOGI(TAG, "Send command 0x%x to address 0x%x", cmd, addr);
+        ESP_LOGI(TAG, "Send command 0x%"PRIx32" to address 0x%"PRIx32, cmd, addr);
         // Send new key code
         TEST_ESP_OK(s_ir_builder->build_frame(s_ir_builder, addr, cmd));
         TEST_ESP_OK(s_ir_builder->get_result(s_ir_builder, &items, &length));
@@ -315,7 +315,7 @@ static void do_nec_tx_rx(uint32_t flags)
             length /= 4; // one RMT = 4 Bytes
             if (s_ir_parser->input(s_ir_parser, items, length) == ESP_OK) {
                 if (s_ir_parser->get_scan_code(s_ir_parser, &addr, &cmd, &repeat) == ESP_OK) {
-                    ESP_LOGI(TAG, "Scan Code %s --- addr: 0x%04x cmd: 0x%04x", repeat ? "(repeat)" : "", addr, cmd);
+                    ESP_LOGI(TAG, "Scan Code %s --- addr: 0x%04"PRIx32" cmd: 0x%04"PRIx32, repeat ? "(repeat)" : "", addr, cmd);
                 }
             }
             vRingbufferReturnItem(rb, (void *) items);
@@ -397,7 +397,7 @@ TEST_CASE("RMT TX stop", "[rmt]")
     vTaskDelay(pdMS_TO_TICKS(1000));
 
     // build NEC codes
-    ESP_LOGI(TAG, "Plan to send command 0x%x~0x%x to address 0x%x", cmd, cmd + count, addr);
+    ESP_LOGI(TAG, "Plan to send command 0x%"PRIx32"~0x%"PRIx32" to address 0x%"PRIx32, cmd, cmd + count, addr);
     for (int i = 0; i <= count; i++) {
         TEST_ESP_OK(s_ir_builder->build_frame(s_ir_builder, addr, cmd));
         cmd++;
@@ -417,7 +417,7 @@ TEST_CASE("RMT TX stop", "[rmt]")
             length /= 4; // one RMT = 4 Bytes
             if (s_ir_parser->input(s_ir_parser, frames, length) == ESP_OK) {
                 if (s_ir_parser->get_scan_code(s_ir_parser, &addr, &cmd, &repeat) == ESP_OK) {
-                    ESP_LOGI(TAG, "Scan Code %s --- addr: 0x%04x cmd: 0x%04x", repeat ? "(repeat)" : "", addr, cmd);
+                    ESP_LOGI(TAG, "Scan Code %s --- addr: 0x%04"PRIx32"cmd: 0x%04"PRIx32, repeat ? "(repeat)" : "", addr, cmd);
                     num++;
                 }
             }
@@ -527,12 +527,14 @@ TEST_CASE("RMT TX simultaneously", "[rmt]")
     TEST_ESP_OK(rmt_wait_tx_done(channel0, portMAX_DELAY));
     TEST_ESP_OK(rmt_wait_tx_done(channel1, portMAX_DELAY));
 
-    ESP_LOGI(TAG, "tx_end_time0=%u, tx_end_time1=%u", tx_end_time0, tx_end_time1);
+    ESP_LOGI(TAG, "tx_end_time0=%"PRIu32", tx_end_time1=%"PRIu32, tx_end_time0, tx_end_time1);
     TEST_ASSERT_LESS_OR_EQUAL_UINT32(2000, tx_end_time1 - tx_end_time0);
 
     TEST_ESP_OK(rmt_remove_channel_from_group(channel0));
     TEST_ESP_OK(rmt_remove_channel_from_group(channel1));
 
+    rmt_register_tx_end_callback(NULL, NULL);
+
     TEST_ESP_OK(rmt_driver_uninstall(channel0));
     TEST_ESP_OK(rmt_driver_uninstall(channel1));
 
@@ -568,7 +570,7 @@ TEST_CASE("RMT TX loop", "[rmt]")
     // register callback functions, invoked when tx loop count to ceiling
     rmt_register_tx_end_callback(rmt_tx_loop_end, NULL);
     // build NEC codes
-    ESP_LOGI(TAG, "Send command 0x%x to address 0x%x", cmd, addr);
+    ESP_LOGI(TAG, "Send command 0x%"PRIx32" to address 0x%"PRIx32, cmd, addr);
     // Send new key code
     TEST_ESP_OK(s_ir_builder->build_frame(s_ir_builder, addr, cmd));
     TEST_ESP_OK(s_ir_builder->get_result(s_ir_builder, &items, &length));
@@ -582,7 +584,7 @@ TEST_CASE("RMT TX loop", "[rmt]")
             if (s_ir_parser->input(s_ir_parser, items, length) == ESP_OK) {
                 if (s_ir_parser->get_scan_code(s_ir_parser, &addr, &cmd, &repeat) == ESP_OK) {
                     count++;
-                    ESP_LOGI(TAG, "Scan Code %s --- addr: 0x%04x cmd: 0x%04x", repeat ? "(repeat)" : "", addr, cmd);
+                    ESP_LOGI(TAG, "Scan Code %s --- addr: 0x%04"PRIx32" cmd: 0x%04"PRIx32, repeat ? "(repeat)" : "", addr, cmd);
                 }
             }
             vRingbufferReturnItem(rb, (void *) items);
@@ -593,6 +595,42 @@ TEST_CASE("RMT TX loop", "[rmt]")
     }
 
     TEST_ASSERT_EQUAL(10, count);
+    rmt_register_tx_end_callback(NULL, NULL);
     rmt_clean_testbench(tx_channel, rx_channel);
 }
 #endif
+
+static void IRAM_ATTR test_delay_post_cache_disable(void *args)
+{
+    esp_rom_delay_us(10000);
+}
+
+TEST_CASE("RMT Interrupt IRAM Safe", "[rmt]")
+{
+    rmt_config_t tx = {
+        .channel = RMT_CHANNEL_0,
+        .gpio_num = 0,
+        .mem_block_num = 1,
+        .clk_div = 40,
+        .rmt_mode = RMT_MODE_TX,
+    };
+    TEST_ESP_OK(rmt_config(&tx));
+    TEST_ESP_OK(rmt_set_source_clk(tx.channel, RMT_BASECLK_APB));
+    // install interrupt with IRAM safe
+    TEST_ESP_OK(rmt_driver_install(tx.channel, 0, ESP_INTR_FLAG_IRAM));
+
+    // send a large buffer, ensure the RMT hardware is still in work when we disable the flash cache afterwords
+    rmt_item32_t items[256] = {};
+    for (int i = 0; i < 256; i++) {
+        items[i].level0 = 0;
+        items[i].duration0 = 1;
+        items[i].level1 = 1;
+        items[i].duration1 = 1;
+    }
+    rmt_write_items(RMT_CHANNEL_0, items, 256, false);
+
+    unity_utils_run_cache_disable_stub(test_delay_post_cache_disable, NULL);
+
+    TEST_ESP_OK(rmt_wait_tx_done(RMT_CHANNEL_0, portMAX_DELAY));
+    TEST_ESP_OK(rmt_driver_uninstall(RMT_CHANNEL_0));
+}
diff --git a/components/driver/test_apps/rmt/main/CMakeLists.txt b/components/driver/test_apps/rmt/main/CMakeLists.txt
index 84ab9ed8dd..c686daddcc 100644
--- a/components/driver/test_apps/rmt/main/CMakeLists.txt
+++ b/components/driver/test_apps/rmt/main/CMakeLists.txt
@@ -4,5 +4,9 @@ set(srcs "test_app_main.c"
          "test_rmt_rx.c"
          "test_util_rmt_encoders.c")
 
+if(CONFIG_RMT_ISR_IRAM_SAFE)
+    list(APPEND srcs "test_rmt_iram.c")
+endif()
+
 idf_component_register(SRCS "${srcs}"
                        WHOLE_ARCHIVE)
diff --git a/components/driver/test_apps/rmt/main/test_rmt_iram.c b/components/driver/test_apps/rmt/main/test_rmt_iram.c
new file mode 100644
index 0000000000..d0e150fab6
--- /dev/null
+++ b/components/driver/test_apps/rmt/main/test_rmt_iram.c
@@ -0,0 +1,180 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#include <stdio.h>
+#include <string.h>
+#include "sdkconfig.h"
+#include "freertos/FreeRTOS.h"
+#include "freertos/task.h"
+#include "unity.h"
+#include "unity_test_utils.h"
+#include "driver/rmt_tx.h"
+#include "driver/rmt_rx.h"
+#include "driver/gpio.h"
+#include "esp_timer.h"
+#include "soc/soc_caps.h"
+#include "test_util_rmt_encoders.h"
+
+static void IRAM_ATTR test_delay_post_cache_disable(void *args)
+{
+    esp_rom_delay_us(10000);
+}
+
+static void test_rmt_tx_iram_safe(size_t mem_block_symbols, bool with_dma)
+{
+    rmt_tx_channel_config_t tx_channel_cfg = {
+        .mem_block_symbols = mem_block_symbols,
+        .clk_src = RMT_CLK_SRC_DEFAULT,
+        .resolution_hz = 10000000, // 10MHz, 1 tick = 0.1us (led strip needs a high resolution)
+        .trans_queue_depth = 4,
+        .gpio_num = 0,
+        .flags.with_dma = with_dma,
+    };
+    printf("install tx channel\r\n");
+    rmt_channel_handle_t tx_channel_multi_leds = NULL;
+    TEST_ESP_OK(rmt_new_tx_channel(&tx_channel_cfg, &tx_channel_multi_leds));
+    printf("install led strip encoder\r\n");
+    rmt_encoder_handle_t led_strip_encoder = NULL;
+    TEST_ESP_OK(test_rmt_new_led_strip_encoder(&led_strip_encoder));
+    printf("enable tx channel\r\n");
+    TEST_ESP_OK(rmt_enable(tx_channel_multi_leds));
+
+    // Mutiple LEDs (ping-pong in the background)
+    printf("ping pong transmission: light up 100 RGB LEDs\r\n");
+    rmt_transmit_config_t transmit_config = {
+        .loop_count = 0, // no loop
+    };
+
+    const int test_led_num = 100;
+    uint8_t leds_grb[test_led_num * 3];
+    // color: Material Design Green-A200 (#69F0AE)
+    for (int i = 0; i < test_led_num * 3; i += 3) {
+        leds_grb[i + 0] = 0xF0;
+        leds_grb[i + 1] = 0x69;
+        leds_grb[i + 2] = 0xAE;
+    }
+    printf("start transmission and stop immediately, only a few LEDs are light up\r\n");
+    TEST_ESP_OK(rmt_transmit(tx_channel_multi_leds, led_strip_encoder, leds_grb, test_led_num * 3, &transmit_config));
+    // this second transmission will stay in the queue and shouldn't be dispatched until we restart the tx channel later
+    TEST_ESP_OK(rmt_transmit(tx_channel_multi_leds, led_strip_encoder, leds_grb, test_led_num * 3, &transmit_config));
+
+    unity_utils_run_cache_disable_stub(test_delay_post_cache_disable, NULL);
+
+    // color: Material Design Orange-900 (#E65100)
+    for (int i = 0; i < test_led_num * 3; i += 3) {
+        leds_grb[i + 0] = 0x51;
+        leds_grb[i + 1] = 0xE6;
+        leds_grb[i + 2] = 0x00;
+    }
+    TEST_ESP_OK(rmt_transmit(tx_channel_multi_leds, led_strip_encoder, leds_grb, test_led_num * 3, &transmit_config));
+    TEST_ESP_OK(rmt_tx_wait_all_done(tx_channel_multi_leds, -1));
+
+    printf("disable tx channel\r\n");
+    TEST_ESP_OK(rmt_disable(tx_channel_multi_leds));
+    printf("remove tx channel and led strip encoder\r\n");
+    TEST_ESP_OK(rmt_del_channel(tx_channel_multi_leds));
+    TEST_ESP_OK(rmt_del_encoder(led_strip_encoder));
+}
+
+TEST_CASE("rmt_tx_iram_safe_no_dma", "[rmt]")
+{
+    test_rmt_tx_iram_safe(SOC_RMT_MEM_WORDS_PER_CHANNEL, false);
+}
+
+#if SOC_RMT_SUPPORT_DMA
+TEST_CASE("rmt_tx_iram_safe_with_dma", "[rmt]")
+{
+    test_rmt_tx_iram_safe(1024, true);
+}
+#endif
+
+
+static void IRAM_ATTR test_simulate_input_post_cache_disable(void *args)
+{
+    int gpio_num = (int)args;
+    // simulate input signal, should only be recognized as one RMT symbol
+    gpio_set_level(gpio_num, 0);
+    esp_rom_delay_us(50);
+    gpio_set_level(gpio_num, 1);
+    esp_rom_delay_us(50);
+    gpio_set_level(gpio_num, 0);
+    esp_rom_delay_us(20000);
+}
+
+typedef struct {
+    TaskHandle_t task_to_notify;
+    size_t received_symbol_num;
+} test_nec_rx_user_data_t;
+
+IRAM_ATTR
+static bool test_rmt_rx_done_callback(rmt_channel_handle_t channel, const rmt_rx_done_event_data_t *edata, void *user_data)
+{
+    BaseType_t high_task_wakeup = pdFALSE;
+    test_nec_rx_user_data_t *test_user_data = (test_nec_rx_user_data_t *)user_data;
+    test_user_data->received_symbol_num = edata->num_symbols;
+    vTaskNotifyGiveFromISR(test_user_data->task_to_notify, &high_task_wakeup);
+    return high_task_wakeup == pdTRUE;
+}
+
+static void test_rmt_rx_iram_safe(size_t mem_block_symbols, bool with_dma, rmt_clock_source_t clk_src)
+{
+    rmt_rx_channel_config_t rx_channel_cfg = {
+        .clk_src = clk_src,
+        .resolution_hz = 1000000, // 1MHz, 1 tick = 1us
+        .mem_block_symbols = mem_block_symbols,
+        .gpio_num = 0,
+        .flags.with_dma = with_dma,
+        .flags.io_loop_back = true, // the GPIO will act like a loopback
+    };
+    printf("install rx channel\r\n");
+    rmt_channel_handle_t rx_channel = NULL;
+    TEST_ESP_OK(rmt_new_rx_channel(&rx_channel_cfg, &rx_channel));
+
+    // initialize the GPIO level to low
+    TEST_ESP_OK(gpio_set_level(0, 0));
+
+    printf("register rx event callbacks\r\n");
+    rmt_rx_event_callbacks_t cbs = {
+        .on_recv_done = test_rmt_rx_done_callback,
+    };
+    test_nec_rx_user_data_t test_user_data = {
+        .task_to_notify = xTaskGetCurrentTaskHandle(),
+    };
+    TEST_ESP_OK(rmt_rx_register_event_callbacks(rx_channel, &cbs, &test_user_data));
+
+    printf("enable rx channel\r\n");
+    TEST_ESP_OK(rmt_enable(rx_channel));
+
+    rmt_symbol_word_t remote_codes[128];
+
+    rmt_receive_config_t receive_config = {
+        .signal_range_min_ns = 1250,
+        .signal_range_max_ns = 12000000,
+    };
+
+    // ready to receive
+    TEST_ESP_OK(rmt_receive(rx_channel, remote_codes, sizeof(remote_codes), &receive_config));
+
+    // disable the flash cache, and simulate input signal by GPIO
+    unity_utils_run_cache_disable_stub(test_simulate_input_post_cache_disable, 0);
+    TEST_ASSERT_EQUAL(1, test_user_data.received_symbol_num);
+
+    printf("disable rx channels\r\n");
+    TEST_ESP_OK(rmt_disable(rx_channel));
+    printf("delete channels and encoder\r\n");
+    TEST_ESP_OK(rmt_del_channel(rx_channel));
+}
+
+TEST_CASE("rmt_rx_iram_safe_no_dma", "[rmt]")
+{
+    test_rmt_rx_iram_safe(SOC_RMT_MEM_WORDS_PER_CHANNEL, false, RMT_CLK_SRC_DEFAULT);
+}
+
+#if SOC_RMT_SUPPORT_DMA
+TEST_CASE("rmt_rx_iram_safe_with_dma", "[rmt]")
+{
+    test_rmt_rx_iram_safe(128, true, RMT_CLK_SRC_DEFAULT);
+}
+#endif
diff --git a/components/driver/test_apps/rmt/main/test_rmt_rx.c b/components/driver/test_apps/rmt/main/test_rmt_rx.c
index 72559a4242..dfbcdac378 100644
--- a/components/driver/test_apps/rmt/main/test_rmt_rx.c
+++ b/components/driver/test_apps/rmt/main/test_rmt_rx.c
@@ -35,8 +35,8 @@ static bool test_rmt_rx_done_callback(rmt_channel_handle_t channel, const rmt_rx
     for (size_t i = 0; i < edata->num_symbols; i++) {
         esp_rom_printf("{%d:%d},{%d:%d}\r\n", remote_codes[i].level0, remote_codes[i].duration0, remote_codes[i].level1, remote_codes[i].duration1);
     }
-    vTaskNotifyGiveFromISR(test_user_data->task_to_notify, &high_task_wakeup);
     test_user_data->received_symbol_num = edata->num_symbols;
+    vTaskNotifyGiveFromISR(test_user_data->task_to_notify, &high_task_wakeup);
     return high_task_wakeup == pdTRUE;
 }
 
@@ -100,7 +100,7 @@ static void test_rmt_rx_nec_carrier(size_t mem_block_symbols, bool with_dma, rmt
         0x0440, 0x3003 // address, command
     }, 4, &transmit_config));
     TEST_ASSERT_NOT_EQUAL(0, ulTaskNotifyTake(pdFALSE, pdMS_TO_TICKS(1000)));
-    TEST_ASSERT_EQUAL(test_user_data.received_symbol_num, 34);
+    TEST_ASSERT_EQUAL(34, test_user_data.received_symbol_num);
 
     TEST_ESP_OK(rmt_receive(rx_channel, remote_codes, sizeof(remote_codes), &receive_config));
     printf("send NEC frame without carrier\r\n");
@@ -108,7 +108,7 @@ static void test_rmt_rx_nec_carrier(size_t mem_block_symbols, bool with_dma, rmt
         0x0440, 0x3003 // address, command
     }, 4, &transmit_config));
     TEST_ASSERT_NOT_EQUAL(0, ulTaskNotifyTake(pdFALSE, pdMS_TO_TICKS(1000)));
-    TEST_ASSERT_EQUAL(test_user_data.received_symbol_num, 34);
+    TEST_ASSERT_EQUAL(34, test_user_data.received_symbol_num);
 
 #if SOC_RMT_SUPPORT_RX_PINGPONG
     // ready to receive
@@ -118,7 +118,7 @@ static void test_rmt_rx_nec_carrier(size_t mem_block_symbols, bool with_dma, rmt
         0xFF00, 0xFF00, 0xFF00, 0xFF00
     }, 8, &transmit_config));
     TEST_ASSERT_NOT_EQUAL(0, ulTaskNotifyTake(pdFALSE, pdMS_TO_TICKS(1000)));
-    TEST_ASSERT_EQUAL(test_user_data.received_symbol_num, 66);
+    TEST_ASSERT_EQUAL(66, test_user_data.received_symbol_num);
 #else
     // ready to receive
     TEST_ESP_OK(rmt_receive(rx_channel, remote_codes, sizeof(remote_codes), &receive_config));
@@ -150,7 +150,7 @@ static void test_rmt_rx_nec_carrier(size_t mem_block_symbols, bool with_dma, rmt
         0x0440, 0x3003 // address, command
     }, 4, &transmit_config));
     TEST_ASSERT_NOT_EQUAL(0, ulTaskNotifyTake(pdFALSE, pdMS_TO_TICKS(1000)));
-    TEST_ASSERT_EQUAL(test_user_data.received_symbol_num, 34);
+    TEST_ASSERT_EQUAL(34, test_user_data.received_symbol_num);
 
 #if SOC_RMT_SUPPORT_RX_PINGPONG
     TEST_ESP_OK(rmt_receive(rx_channel, remote_codes, sizeof(remote_codes), &receive_config));
@@ -159,7 +159,7 @@ static void test_rmt_rx_nec_carrier(size_t mem_block_symbols, bool with_dma, rmt
         0xFF00, 0xFF00, 0xFF00, 0xFF00
     }, 8, &transmit_config));
     TEST_ASSERT_NOT_EQUAL(0, ulTaskNotifyTake(pdFALSE, pdMS_TO_TICKS(1000)));
-    TEST_ASSERT_EQUAL(test_user_data.received_symbol_num, 66);
+    TEST_ASSERT_EQUAL(66, test_user_data.received_symbol_num);
 #endif // SOC_RMT_SUPPORT_RX_PINGPONG
 
     printf("disable modulation and demodulation for tx and rx channels\r\n");
@@ -173,7 +173,7 @@ static void test_rmt_rx_nec_carrier(size_t mem_block_symbols, bool with_dma, rmt
         0x0440, 0x3003 // address, command
     }, 4, &transmit_config));
     TEST_ASSERT_NOT_EQUAL(0, ulTaskNotifyTake(pdFALSE, pdMS_TO_TICKS(1000)));
-    TEST_ASSERT_EQUAL(test_user_data.received_symbol_num, 34);
+    TEST_ASSERT_EQUAL(34, test_user_data.received_symbol_num);
 
     TEST_ESP_OK(rmt_tx_wait_all_done(tx_channel, -1));
     printf("disable tx and rx channels\r\n");
diff --git a/components/driver/test_apps/rmt/main/test_util_rmt_encoders.c b/components/driver/test_apps/rmt/main/test_util_rmt_encoders.c
index e99bad5d53..ae69e35edb 100644
--- a/components/driver/test_apps/rmt/main/test_util_rmt_encoders.c
+++ b/components/driver/test_apps/rmt/main/test_util_rmt_encoders.c
@@ -6,8 +6,16 @@
 #include <stdio.h>
 #include <string.h>
 #include <sys/cdefs.h>
+#include "sdkconfig.h"
 #include "unity.h"
 #include "driver/rmt_encoder.h"
+#include "esp_attr.h"
+
+#if CONFIG_RMT_ISR_IRAM_SAFE
+#define TEST_RMT_ENCODER_ATTR IRAM_ATTR
+#else
+#define TEST_RMT_ENCODER_ATTR
+#endif
 
 typedef struct {
     rmt_encoder_t base;
@@ -17,6 +25,7 @@ typedef struct {
     rmt_symbol_word_t reset_code;
 } rmt_led_strip_encoder_t;
 
+TEST_RMT_ENCODER_ATTR
 static size_t rmt_encode_led_strip(rmt_encoder_t *encoder, rmt_channel_handle_t channel, const void *primary_data, size_t data_size, rmt_encode_state_t *ret_state)
 {
     rmt_led_strip_encoder_t *led_encoder = __containerof(encoder, rmt_led_strip_encoder_t, base);
diff --git a/components/driver/test_apps/rmt/sdkconfig.ci.iram_safe b/components/driver/test_apps/rmt/sdkconfig.ci.iram_safe
index 086b2260dd..3e489aef4b 100644
--- a/components/driver/test_apps/rmt/sdkconfig.ci.iram_safe
+++ b/components/driver/test_apps/rmt/sdkconfig.ci.iram_safe
@@ -1,5 +1,6 @@
 CONFIG_COMPILER_DUMP_RTL_FILES=y
 CONFIG_RMT_ISR_IRAM_SAFE=y
+CONFIG_GPIO_CTRL_FUNC_IN_IRAM=y
 CONFIG_COMPILER_OPTIMIZATION_NONE=y
 # silent the error check, as the error string are stored in rodata, causing RTL check failure
 CONFIG_COMPILER_OPTIMIZATION_CHECKS_SILENT=y
diff --git a/components/hal/esp32/include/hal/rmt_ll.h b/components/hal/esp32/include/hal/rmt_ll.h
index b1735e5e6b..9936a5cf78 100644
--- a/components/hal/esp32/include/hal/rmt_ll.h
+++ b/components/hal/esp32/include/hal/rmt_ll.h
@@ -504,48 +504,57 @@ static inline uint32_t rmt_ll_rx_get_interrupt_status(rmt_dev_t *dev, uint32_t c
 /////////////////////////////They might be removed in the next major release (ESP-IDF 6.0)//////////////////////////////
 ////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_tx_get_status_word(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->status_ch[channel];
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_rx_get_status_word(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->status_ch[channel];
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_tx_get_channel_clock_div(rmt_dev_t *dev, uint32_t channel)
 {
     uint32_t div = HAL_FORCE_READ_U32_REG_FIELD(dev->conf_ch[channel].conf0, div_cnt);
     return div == 0 ? 256 : div;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_rx_get_channel_clock_div(rmt_dev_t *dev, uint32_t channel)
 {
     uint32_t div = HAL_FORCE_READ_U32_REG_FIELD(dev->conf_ch[channel].conf0, div_cnt);
     return div == 0 ? 256 : div;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_rx_get_idle_thres(rmt_dev_t *dev, uint32_t channel)
 {
     return HAL_FORCE_READ_U32_REG_FIELD(dev->conf_ch[channel].conf0, idle_thres);
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_tx_get_mem_blocks(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->conf_ch[channel].conf0.mem_size;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_rx_get_mem_blocks(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->conf_ch[channel].conf0.mem_size;
 }
 
+__attribute__((always_inline))
 static inline bool rmt_ll_tx_is_loop_enabled(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->conf_ch[channel].conf1.tx_conti_mode;
 }
 
+__attribute__((always_inline))
 static inline rmt_clock_source_t rmt_ll_get_group_clock_src(rmt_dev_t *dev, uint32_t channel)
 {
     if (dev->conf_ch[channel].conf1.ref_always_on) {
@@ -554,11 +563,13 @@ static inline rmt_clock_source_t rmt_ll_get_group_clock_src(rmt_dev_t *dev, uint
     return RMT_CLK_SRC_REF_TICK;
 }
 
+__attribute__((always_inline))
 static inline bool rmt_ll_tx_is_idle_enabled(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->conf_ch[channel].conf1.idle_out_en;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_tx_get_idle_level(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->conf_ch[channel].conf1.idle_out_lv;
@@ -570,11 +581,13 @@ static inline bool rmt_ll_is_mem_powered_down(rmt_dev_t *dev)
     return dev->conf_ch[0].conf0.mem_pd;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_rx_get_mem_owner(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->conf_ch[channel].conf1.mem_owner;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_tx_end_interrupt_status(rmt_dev_t *dev)
 {
     uint32_t status = dev->int_st.val;
@@ -582,6 +595,7 @@ static inline uint32_t rmt_ll_get_tx_end_interrupt_status(rmt_dev_t *dev)
            ((status & 0x1000) >> 8) | ((status & 0x8000) >> 10) | ((status & 0x40000) >> 12) | ((status & 0x200000) >> 14);
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_rx_end_interrupt_status(rmt_dev_t *dev)
 {
     uint32_t status = dev->int_st.val;
@@ -589,6 +603,7 @@ static inline uint32_t rmt_ll_get_rx_end_interrupt_status(rmt_dev_t *dev)
            ((status & 0x2000) >> 9) | ((status & 0x10000) >> 11) | ((status & 0x80000) >> 13) | ((status & 0x400000) >> 15);
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_tx_err_interrupt_status(rmt_dev_t *dev)
 {
     uint32_t status =  dev->int_st.val;
@@ -596,6 +611,7 @@ static inline uint32_t rmt_ll_get_tx_err_interrupt_status(rmt_dev_t *dev)
            ((status & 0x4000) >> 10) | ((status & 0x20000) >> 12) | ((status & 0x100000) >> 14) | ((status & 0x800000) >> 16);
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_rx_err_interrupt_status(rmt_dev_t *dev)
 {
     uint32_t status =  dev->int_st.val;
@@ -603,6 +619,7 @@ static inline uint32_t rmt_ll_get_rx_err_interrupt_status(rmt_dev_t *dev)
            ((status & 0x4000) >> 10) | ((status & 0x20000) >> 12) | ((status & 0x100000) >> 14) | ((status & 0x800000) >> 16);
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_tx_thres_interrupt_status(rmt_dev_t *dev)
 {
     uint32_t status =  dev->int_st.val;
diff --git a/components/hal/esp32c3/include/hal/rmt_ll.h b/components/hal/esp32c3/include/hal/rmt_ll.h
index 177e4ecea8..2658a453bf 100644
--- a/components/hal/esp32c3/include/hal/rmt_ll.h
+++ b/components/hal/esp32c3/include/hal/rmt_ll.h
@@ -684,48 +684,57 @@ static inline uint32_t rmt_ll_rx_get_interrupt_status(rmt_dev_t *dev, uint32_t c
 /////////////////////////////They might be removed in the next major release (ESP-IDF 6.0)//////////////////////////////
 ////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_tx_get_status_word(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->tx_status[channel].val;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_rx_get_status_word(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->rx_status[channel].val;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_tx_get_channel_clock_div(rmt_dev_t *dev, uint32_t channel)
 {
     uint32_t div = HAL_FORCE_READ_U32_REG_FIELD(dev->tx_conf[channel], div_cnt);
     return div == 0 ? 256 : div;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_rx_get_channel_clock_div(rmt_dev_t *dev, uint32_t channel)
 {
     uint32_t div = HAL_FORCE_READ_U32_REG_FIELD(dev->rx_conf[channel].conf0, div_cnt);
     return div == 0 ? 256 : div;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_rx_get_idle_thres(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->rx_conf[channel].conf0.idle_thres;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_tx_get_mem_blocks(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->tx_conf[channel].mem_size;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_rx_get_mem_blocks(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->rx_conf[channel].conf0.mem_size;
 }
 
+__attribute__((always_inline))
 static inline bool rmt_ll_tx_is_loop_enabled(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->tx_conf[channel].tx_conti_mode;
 }
 
+__attribute__((always_inline))
 static inline rmt_clock_source_t rmt_ll_get_group_clock_src(rmt_dev_t *dev, uint32_t channel)
 {
     rmt_clock_source_t clk_src = RMT_CLK_SRC_APB;
@@ -743,11 +752,13 @@ static inline rmt_clock_source_t rmt_ll_get_group_clock_src(rmt_dev_t *dev, uint
     return clk_src;
 }
 
+__attribute__((always_inline))
 static inline bool rmt_ll_tx_is_idle_enabled(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->tx_conf[channel].idle_out_en;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_tx_get_idle_level(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->tx_conf[channel].idle_out_lv;
@@ -761,46 +772,55 @@ static inline bool rmt_ll_is_mem_powered_down(rmt_dev_t *dev)
     return (dev->sys_conf.mem_force_pd) || !(dev->sys_conf.mem_force_pu);
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_rx_get_mem_owner(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->rx_conf[channel].conf1.mem_owner;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_rx_get_limit(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->rx_lim[channel].rx_lim;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_tx_end_interrupt_status(rmt_dev_t *dev)
 {
     return dev->int_st.val & 0x03;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_rx_end_interrupt_status(rmt_dev_t *dev)
 {
     return (dev->int_st.val >> 2) & 0x03;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_tx_err_interrupt_status(rmt_dev_t *dev)
 {
     return (dev->int_st.val >> 4) & 0x03;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_rx_err_interrupt_status(rmt_dev_t *dev)
 {
     return (dev->int_st.val >> 6) & 0x03;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_tx_thres_interrupt_status(rmt_dev_t *dev)
 {
     return (dev->int_st.val >> 8) & 0x03;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_rx_thres_interrupt_status(rmt_dev_t *dev)
 {
     return (dev->int_st.val >> 10) & 0x03;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_tx_loop_interrupt_status(rmt_dev_t *dev)
 {
     return (dev->int_st.val >> 12) & 0x03;
diff --git a/components/hal/esp32h2/include/hal/rmt_ll.h b/components/hal/esp32h2/include/hal/rmt_ll.h
index ce76e09e73..5e9a3f38e0 100644
--- a/components/hal/esp32h2/include/hal/rmt_ll.h
+++ b/components/hal/esp32h2/include/hal/rmt_ll.h
@@ -684,48 +684,57 @@ static inline uint32_t rmt_ll_rx_get_interrupt_status(rmt_dev_t *dev, uint32_t c
 /////////////////////////////They might be removed in the next major release (ESP-IDF 6.0)//////////////////////////////
 ////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_tx_get_status_word(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->tx_status[channel].val;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_rx_get_status_word(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->rx_status[channel].val;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_tx_get_channel_clock_div(rmt_dev_t *dev, uint32_t channel)
 {
     uint32_t div = HAL_FORCE_READ_U32_REG_FIELD(dev->tx_conf[channel], div_cnt);
     return div == 0 ? 256 : div;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_rx_get_channel_clock_div(rmt_dev_t *dev, uint32_t channel)
 {
     uint32_t div = HAL_FORCE_READ_U32_REG_FIELD(dev->rx_conf[channel].conf0, div_cnt);
     return div == 0 ? 256 : div;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_rx_get_idle_thres(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->rx_conf[channel].conf0.idle_thres;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_tx_get_mem_blocks(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->tx_conf[channel].mem_size;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_rx_get_mem_blocks(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->rx_conf[channel].conf0.mem_size;
 }
 
+__attribute__((always_inline))
 static inline bool rmt_ll_tx_is_loop_enabled(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->tx_conf[channel].tx_conti_mode;
 }
 
+__attribute__((always_inline))
 static inline rmt_clock_source_t rmt_ll_get_group_clock_src(rmt_dev_t *dev, uint32_t channel)
 {
     rmt_clock_source_t clk_src = RMT_CLK_SRC_AHB;
@@ -743,11 +752,13 @@ static inline rmt_clock_source_t rmt_ll_get_group_clock_src(rmt_dev_t *dev, uint
     return clk_src;
 }
 
+__attribute__((always_inline))
 static inline bool rmt_ll_tx_is_idle_enabled(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->tx_conf[channel].idle_out_en;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_tx_get_idle_level(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->tx_conf[channel].idle_out_lv;
@@ -761,46 +772,55 @@ static inline bool rmt_ll_is_mem_powered_down(rmt_dev_t *dev)
     return (dev->sys_conf.mem_force_pd) || !(dev->sys_conf.mem_force_pu);
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_rx_get_mem_owner(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->rx_conf[channel].conf1.mem_owner;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_rx_get_limit(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->rx_lim[channel].rx_lim;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_tx_end_interrupt_status(rmt_dev_t *dev)
 {
     return dev->int_st.val & 0x03;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_rx_end_interrupt_status(rmt_dev_t *dev)
 {
     return (dev->int_st.val >> 2) & 0x03;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_tx_err_interrupt_status(rmt_dev_t *dev)
 {
     return (dev->int_st.val >> 4) & 0x03;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_rx_err_interrupt_status(rmt_dev_t *dev)
 {
     return (dev->int_st.val >> 6) & 0x03;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_tx_thres_interrupt_status(rmt_dev_t *dev)
 {
     return (dev->int_st.val >> 8) & 0x03;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_rx_thres_interrupt_status(rmt_dev_t *dev)
 {
     return (dev->int_st.val >> 10) & 0x03;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_tx_loop_interrupt_status(rmt_dev_t *dev)
 {
     return (dev->int_st.val >> 12) & 0x03;
diff --git a/components/hal/esp32s2/include/hal/rmt_ll.h b/components/hal/esp32s2/include/hal/rmt_ll.h
index 5a453d1f32..49ad57b9f0 100644
--- a/components/hal/esp32s2/include/hal/rmt_ll.h
+++ b/components/hal/esp32s2/include/hal/rmt_ll.h
@@ -649,48 +649,57 @@ static inline uint32_t rmt_ll_rx_get_interrupt_status(rmt_dev_t *dev, uint32_t c
 /////////////////////////////They might be removed in the next major release (ESP-IDF 6.0)//////////////////////////////
 ////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_tx_get_status_word(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->chnstatus[channel].val;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_rx_get_status_word(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->chnstatus[channel].val;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_tx_get_channel_clock_div(rmt_dev_t *dev, uint32_t channel)
 {
     uint32_t div = HAL_FORCE_READ_U32_REG_FIELD(dev->conf_ch[channel].conf0, div_cnt_chn);
     return div == 0 ? 256 : div;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_rx_get_channel_clock_div(rmt_dev_t *dev, uint32_t channel)
 {
     uint32_t div = HAL_FORCE_READ_U32_REG_FIELD(dev->conf_ch[channel].conf0, div_cnt_chn);
     return div == 0 ? 256 : div;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_rx_get_idle_thres(rmt_dev_t *dev, uint32_t channel)
 {
     return HAL_FORCE_READ_U32_REG_FIELD(dev->conf_ch[channel].conf0, idle_thres_chn);
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_tx_get_mem_blocks(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->conf_ch[channel].conf0.mem_size_chn;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_rx_get_mem_blocks(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->conf_ch[channel].conf0.mem_size_chn;
 }
 
+__attribute__((always_inline))
 static inline bool rmt_ll_tx_is_loop_enabled(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->conf_ch[channel].conf1.tx_conti_mode_chn;
 }
 
+__attribute__((always_inline))
 static inline rmt_clock_source_t rmt_ll_get_group_clock_src(rmt_dev_t *dev, uint32_t channel)
 {
     if (dev->conf_ch[channel].conf1.ref_always_on_chn) {
@@ -699,11 +708,13 @@ static inline rmt_clock_source_t rmt_ll_get_group_clock_src(rmt_dev_t *dev, uint
     return RMT_CLK_SRC_REF_TICK;
 }
 
+__attribute__((always_inline))
 static inline bool rmt_ll_tx_is_idle_enabled(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->conf_ch[channel].conf1.idle_out_en_chn;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_tx_get_idle_level(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->conf_ch[channel].conf1.idle_out_lv_chn;
@@ -717,41 +728,48 @@ static inline bool rmt_ll_is_mem_powered_down(rmt_dev_t *dev)
     return (dev->apb_conf.mem_force_pd) || !(dev->apb_conf.mem_force_pu);
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_rx_get_mem_owner(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->conf_ch[channel].conf1.mem_owner_chn;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_tx_end_interrupt_status(rmt_dev_t *dev)
 {
     uint32_t status = dev->int_st.val;
     return ((status & 0x01) >> 0) | ((status & 0x08) >> 2) | ((status & 0x40) >> 4) | ((status & 0x200) >> 6);
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_rx_end_interrupt_status(rmt_dev_t *dev)
 {
     uint32_t status = dev->int_st.val;
     return ((status & 0x02) >> 1) | ((status & 0x10) >> 3) | ((status & 0x80) >> 5) | ((status & 0x400) >> 7);
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_tx_err_interrupt_status(rmt_dev_t *dev)
 {
     uint32_t status =  dev->int_st.val;
     return ((status & 0x04) >> 2) | ((status & 0x20) >> 4) | ((status & 0x100) >> 6) | ((status & 0x800) >> 8);
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_rx_err_interrupt_status(rmt_dev_t *dev)
 {
     uint32_t status =  dev->int_st.val;
     return ((status & 0x04) >> 2) | ((status & 0x20) >> 4) | ((status & 0x100) >> 6) | ((status & 0x800) >> 8);
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_tx_thres_interrupt_status(rmt_dev_t *dev)
 {
     uint32_t status =  dev->int_st.val;
     return (status & 0xF000) >> 12;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_tx_loop_interrupt_status(rmt_dev_t *dev)
 {
     uint32_t status =  dev->int_st.val;
diff --git a/components/hal/esp32s3/include/hal/rmt_ll.h b/components/hal/esp32s3/include/hal/rmt_ll.h
index 7b2ba02876..2096a92624 100644
--- a/components/hal/esp32s3/include/hal/rmt_ll.h
+++ b/components/hal/esp32s3/include/hal/rmt_ll.h
@@ -722,48 +722,57 @@ static inline uint32_t rmt_ll_rx_get_interrupt_status(rmt_dev_t *dev, uint32_t c
 /////////////////////////////They might be removed in the next major release (ESP-IDF 6.0)//////////////////////////////
 ////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_tx_get_status_word(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->chnstatus[channel].val;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_rx_get_status_word(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->chmstatus[channel].val;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_tx_get_channel_clock_div(rmt_dev_t *dev, uint32_t channel)
 {
     uint32_t div = HAL_FORCE_READ_U32_REG_FIELD(dev->chnconf0[channel], div_cnt_chn);
     return div == 0 ? 256 : div;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_rx_get_channel_clock_div(rmt_dev_t *dev, uint32_t channel)
 {
     uint32_t div = HAL_FORCE_READ_U32_REG_FIELD(dev->chmconf[channel].conf0, div_cnt_chm);
     return div == 0 ? 256 : div;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_rx_get_idle_thres(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->chmconf[channel].conf0.idle_thres_chm;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_tx_get_mem_blocks(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->chnconf0[channel].mem_size_chn;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_rx_get_mem_blocks(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->chmconf[channel].conf0.mem_size_chm;
 }
 
+__attribute__((always_inline))
 static inline bool rmt_ll_tx_is_loop_enabled(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->chnconf0[channel].tx_conti_mode_chn;
 }
 
+__attribute__((always_inline))
 static inline rmt_clock_source_t rmt_ll_get_group_clock_src(rmt_dev_t *dev, uint32_t channel)
 {
     rmt_clock_source_t clk_src = RMT_CLK_SRC_APB;
@@ -781,11 +790,13 @@ static inline rmt_clock_source_t rmt_ll_get_group_clock_src(rmt_dev_t *dev, uint
     return clk_src;
 }
 
+__attribute__((always_inline))
 static inline bool rmt_ll_tx_is_idle_enabled(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->chnconf0[channel].idle_out_en_chn;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_tx_get_idle_level(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->chnconf0[channel].idle_out_lv_chn;
@@ -799,46 +810,55 @@ static inline bool rmt_ll_is_mem_powered_down(rmt_dev_t *dev)
     return (dev->sys_conf.mem_force_pd) || !(dev->sys_conf.mem_force_pu);
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_rx_get_mem_owner(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->chmconf[channel].conf1.mem_owner_chm;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_rx_get_limit(rmt_dev_t *dev, uint32_t channel)
 {
     return dev->chm_rx_lim[channel].rx_lim_chm;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_tx_end_interrupt_status(rmt_dev_t *dev)
 {
     return dev->int_st.val & 0x0F;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_rx_end_interrupt_status(rmt_dev_t *dev)
 {
     return (dev->int_st.val >> 16) & 0x0F;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_tx_err_interrupt_status(rmt_dev_t *dev)
 {
     return (dev->int_st.val >> 4) & 0x0F;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_rx_err_interrupt_status(rmt_dev_t *dev)
 {
     return (dev->int_st.val >> 20) & 0x0F;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_tx_thres_interrupt_status(rmt_dev_t *dev)
 {
     return (dev->int_st.val >> 8) & 0x0F;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_rx_thres_interrupt_status(rmt_dev_t *dev)
 {
     return (dev->int_st.val >> 24) & 0x0F;
 }
 
+__attribute__((always_inline))
 static inline uint32_t rmt_ll_get_tx_loop_interrupt_status(rmt_dev_t *dev)
 {
     return (dev->int_st.val >> 12) & 0x0F;

From 203830e12b25fcd07a250b753cda0a324b3320af Mon Sep 17 00:00:00 2001
From: Mahavir Jain <mahavir@espressif.com>
Date: Mon, 25 Jul 2022 11:56:18 +0530
Subject: [PATCH 072/665] esp-cryptoautlib: remove submodule and use from IDF
 component manager

---
 .gitmodules                                                   | 4 ----
 components/mbedtls/CMakeLists.txt                             | 3 +--
 .../atecc608_ecdsa/components/esp-cryptoauthlib               | 1 -
 3 files changed, 1 insertion(+), 7 deletions(-)
 delete mode 160000 examples/peripherals/secure_element/atecc608_ecdsa/components/esp-cryptoauthlib

diff --git a/.gitmodules b/.gitmodules
index 23c0bc2d55..c440cdcc39 100644
--- a/.gitmodules
+++ b/.gitmodules
@@ -51,10 +51,6 @@
 	path = components/tinyusb/tinyusb
 	url = ../../espressif/tinyusb.git
 
-[submodule "examples/peripherals/secure_element/atecc608_ecdsa/components/esp-cryptoauthlib"]
-	path = examples/peripherals/secure_element/atecc608_ecdsa/components/esp-cryptoauthlib
-	url = ../../espressif/esp-cryptoauthlib.git
-
 [submodule "components/cmock/CMock"]
 	path = components/cmock/CMock
 	url = ../../ThrowTheSwitch/CMock.git
diff --git a/components/mbedtls/CMakeLists.txt b/components/mbedtls/CMakeLists.txt
index 51d6331978..eb2ac55173 100644
--- a/components/mbedtls/CMakeLists.txt
+++ b/components/mbedtls/CMakeLists.txt
@@ -268,6 +268,5 @@ endif()
 
 # Link esp-cryptoauthlib to mbedtls
 if(CONFIG_ATCA_MBEDTLS_ECDSA)
-    idf_component_get_property(cryptoauthlib esp-cryptoauthlib COMPONENT_LIB)
-    target_link_libraries(${COMPONENT_LIB} ${linkage_type} ${cryptoauthlib})
+    idf_component_optional_requires(PRIVATE espressif__esp-cryptoauthlib esp-cryptoauthlib)
 endif()
diff --git a/examples/peripherals/secure_element/atecc608_ecdsa/components/esp-cryptoauthlib b/examples/peripherals/secure_element/atecc608_ecdsa/components/esp-cryptoauthlib
deleted file mode 160000
index 985ea960f8..0000000000
--- a/examples/peripherals/secure_element/atecc608_ecdsa/components/esp-cryptoauthlib
+++ /dev/null
@@ -1 +0,0 @@
-Subproject commit 985ea960f83f67f66881e2dae57097e2a07b92a0

From 7c28b449502b3d780f75fc6486bafa4f2ab67150 Mon Sep 17 00:00:00 2001
From: Mahavir Jain <mahavir@espressif.com>
Date: Mon, 25 Jul 2022 12:00:28 +0530
Subject: [PATCH 073/665] examples/secure_element: add component manifest file
 for cryptoauthlib

---
 .../secure_element/atecc608_ecdsa/main/idf_component.yml       | 3 +++
 1 file changed, 3 insertions(+)
 create mode 100644 examples/peripherals/secure_element/atecc608_ecdsa/main/idf_component.yml

diff --git a/examples/peripherals/secure_element/atecc608_ecdsa/main/idf_component.yml b/examples/peripherals/secure_element/atecc608_ecdsa/main/idf_component.yml
new file mode 100644
index 0000000000..6eb177a228
--- /dev/null
+++ b/examples/peripherals/secure_element/atecc608_ecdsa/main/idf_component.yml
@@ -0,0 +1,3 @@
+## IDF Component Manager Manifest File
+dependencies:
+  espressif/esp-cryptoauthlib: "^3.3.1"

From 1edc761ef20d3056b44ca2b333fb753f2896252a Mon Sep 17 00:00:00 2001
From: Mahavir Jain <mahavir@espressif.com>
Date: Mon, 25 Jul 2022 13:51:52 +0530
Subject: [PATCH 074/665] cleanup remaining references for esp-cryptoauthlib

---
 .flake8                            | 1 -
 .gitlab/ci/rules.yml               | 1 -
 docs/en/COPYRIGHT.rst              | 3 ---
 tools/ci/check_readme_links.py     | 6 ------
 tools/ci/static-analysis-rules.yml | 1 -
 5 files changed, 12 deletions(-)

diff --git a/.flake8 b/.flake8
index 0a4be0a0f7..7fe9791683 100644
--- a/.flake8
+++ b/.flake8
@@ -149,7 +149,6 @@ exclude =
         components/tinyusb,
         components/unity/unity,
         components/spiffs/spiffs,
-        examples/peripherals/secure_element/atecc608_ecdsa/components/esp-cryptoauthlib,
     # autogenerated scripts
         components/protocomm/python/constants_pb2.py,
         components/protocomm/python/sec0_pb2.py,
diff --git a/.gitlab/ci/rules.yml b/.gitlab/ci/rules.yml
index 2e4eff95e6..cdc84ea7fa 100644
--- a/.gitlab/ci/rules.yml
+++ b/.gitlab/ci/rules.yml
@@ -173,7 +173,6 @@
   - "components/tinyusb/tinyusb"
   - "components/unity/unity"
   - "components/heap/tlsf"
-  - "examples/peripherals/secure_element/atecc608_ecdsa/components/esp-cryptoauthlib"
   - ".gitmodules"
 
 # for jobs: example_test*flash_encryption_wifi_high_traffic
diff --git a/docs/en/COPYRIGHT.rst b/docs/en/COPYRIGHT.rst
index 1ce90ddd22..f36b7fda61 100644
--- a/docs/en/COPYRIGHT.rst
+++ b/docs/en/COPYRIGHT.rst
@@ -55,8 +55,6 @@ These third party libraries can be included into the application (firmware) prod
 
 * `mynewt-nimble`_ Apache Mynewt NimBLE, Copyright 2015-2018, The Apache Software Foundation, is licensed under Apache License 2.0 as described in :component_file:`LICENSE file<bt/host/nimble/nimble/LICENSE>`.
 
-* `cryptoauthlib`_ Microchip CryptoAuthentication Library - Copyright (c) 2015 - 2018 Microchip Technology Inc, is licensed under common Microchip software License as described in :example_file:`LICENSE file <peripherals/secure_element/atecc608_ecdsa/components/esp-cryptoauthlib/cryptoauthlib/LICENSE>`
-
 * `TLSF allocator <https://github.com/espressif/tlsf>` Two Level Segregated Fit memory allocator, Copyright (c) 2006-2016, Matthew Conte, and licensed under the BSD 3-clause license.
 
 * `qrcode`_ QR Code generator library Copyright (c) Project Nayuki, is licensed under MIT license.
@@ -167,7 +165,6 @@ Copyright (C) 2011, ChaN, all right reserved.
 .. _ESP-IDF Programming Guide: https://docs.espressif.com/projects/esp-idf/en/latest/
 .. _sphinx_idf_theme: https://github.com/espressif/sphinx_idf_theme
 .. _sphinx_rtd_theme: https://github.com/readthedocs/sphinx_rtd_theme
-.. _cryptoauthlib: https://github.com/MicrochipTech/cryptoauthlib
 .. _qrcode: https://github.com/nayuki/QR-Code-generator
 .. _freemodbus: https://github.com/armink/FreeModbus_Slave-Master-RTT-STM32
 .. _SEGGER SystemView: https://www.segger.com/downloads/systemview/
diff --git a/tools/ci/check_readme_links.py b/tools/ci/check_readme_links.py
index 80ed216d54..bf33b4a06f 100755
--- a/tools/ci/check_readme_links.py
+++ b/tools/ci/check_readme_links.py
@@ -18,8 +18,6 @@ from collections import defaultdict, namedtuple
 from pathlib import Path
 from typing import List
 
-EXCLUDE_DOCS_LIST = ['examples/peripherals/secure_element/atecc608_ecdsa/components/esp-cryptoauthlib/cryptoauthlib/**']
-
 # The apple apps links are not accessible from the company network for some reason
 EXCLUDE_URL_LIST = ['https://apps.apple.com/in/app/esp-ble-provisioning/id1473590141', 'https://apps.apple.com/in/app/esp-softap-provisioning/id1474040630']
 
@@ -98,10 +96,6 @@ def get_md_links(folder: str) -> List:
     links = []
 
     for path in (idf_path / folder).rglob('*.md'):
-        if any([path.relative_to(idf_path).match(exclude_doc) for exclude_doc in EXCLUDE_DOCS_LIST]):
-            print('{} - excluded'.format(path))
-            continue
-
         with path.open(encoding='utf8') as f:
             content = f.read()
 
diff --git a/tools/ci/static-analysis-rules.yml b/tools/ci/static-analysis-rules.yml
index f729329f02..d67022c636 100644
--- a/tools/ci/static-analysis-rules.yml
+++ b/tools/ci/static-analysis-rules.yml
@@ -30,7 +30,6 @@ skip:
   - "components/tinyusb/tinyusb"
   - "components/unity/unity"
   - "components/heap/tlsf"
-  - "examples/peripherals/secure_element/atecc608_ecdsa/components/esp-cryptoauthlib"
 
   # disabled temporarily to pass the CI
   - "components/bt/common/btc/core/btc_task.c"

From ccbdadbcd172f207b597731b1896bf551dc9544b Mon Sep 17 00:00:00 2001
From: Mahavir Jain <mahavir@espressif.com>
Date: Mon, 25 Jul 2022 13:54:06 +0530
Subject: [PATCH 075/665] Add entry for cryptoauthlib component manager
 migration

---
 docs/en/migration-guides/release-5.x/removed-components.rst | 1 +
 1 file changed, 1 insertion(+)

diff --git a/docs/en/migration-guides/release-5.x/removed-components.rst b/docs/en/migration-guides/release-5.x/removed-components.rst
index 864a068ea7..8b67e707c9 100644
--- a/docs/en/migration-guides/release-5.x/removed-components.rst
+++ b/docs/en/migration-guides/release-5.x/removed-components.rst
@@ -18,6 +18,7 @@ Following components are removed from ESP-IDF and moved to `IDF Component Regist
 * `sh2lib <https://components.espressif.com/component/espressif/sh2lib>`_
 * `expat <https://components.espressif.com/component/espressif/expat>`_
 * `coap <https://components.espressif.com/component/espressif/coap>`_
+* `esp-cryptoauthlib <https://components.espressif.com/component/espressif/esp-cryptoauthlib>`_
 
 .. note::
     Please note that http parser functionality which was previously part of ``nghttp`` component is now part of :component:`http_parser <http_parser>` component.

From 42b4601039285e36f307fc683db081bb32473c19 Mon Sep 17 00:00:00 2001
From: Mahavir Jain <mahavir@espressif.com>
Date: Tue, 26 Jul 2022 12:02:36 +0530
Subject: [PATCH 076/665] tools: add hint for using esp-cryptoauthlib from
 manager

---
 tools/idf_py_actions/hints.yml | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/tools/idf_py_actions/hints.yml b/tools/idf_py_actions/hints.yml
index 10e6e31dce..9767c27332 100644
--- a/tools/idf_py_actions/hints.yml
+++ b/tools/idf_py_actions/hints.yml
@@ -112,6 +112,10 @@
     re: "fatal error: esp_adc_cal.h: No such file or directory"
     hint: "``esp_adc_cal`` component is no longer supported. New adc calibration driver is in ``esp_adc``. Legacy adc calibration driver has been moved into ``esp_adc`` component. To use legacy ``esp_adc_cal`` driver APIs, you should add ``esp_adc`` component to the list of component requirements in CMakeLists.txt. For more information run 'idf.py docs -sp migration-guides/release-5.x/peripherals.html'."
 
+-
+    re: "fatal error: .*atca_mbedtls_wrap\\.h: No such file or directory"
+    hint: "To use CONFIG_ESP_TLS_USE_SECURE_ELEMENT option, please install `esp-cryptoauthlib` using 'idf.py add-dependency espressif/esp-cryptoauthlib'"
+
 -
     re: "fatal error: [\\w/]+\\.h: No such file or directory"
     hint: "Please check if you've specified all component dependencies with 'idf_component_register(REQUIRES ...)'. If the component is not present then it should be added by the IDF Component Manager. For more information run 'idf.py docs -sp api-guides/build-system.html'.\nAlso, please check if the header file has been removed, renamed or relocated - refer to the migration guide for more information."

From bab38307974b19cbeb933c6eafdeec461724124b Mon Sep 17 00:00:00 2001
From: Roland Dobai <roland@espressif.com>
Date: Wed, 10 Aug 2022 09:01:57 +0200
Subject: [PATCH 077/665] Tools: Fix flake8 version 5 warnings

---
 .gitlab-ci.yml                                     |  2 +-
 .pre-commit-config.yaml                            |  2 +-
 components/espcoredump/espcoredump.py              |  4 ++--
 .../mbedtls/esp_crt_bundle/gen_crt_bundle.py       |  2 +-
 components/spiffs/spiffsgen.py                     |  8 ++++----
 examples/system/esp_timer/pytest_esp_timer.py      | 14 +++++++-------
 examples/system/light_sleep/pytest_light_sleep.py  |  8 ++++----
 tools/ci/python_packages/ttfw_idf/IDFDUT.py        |  2 +-
 tools/gen_esp_err_to_name.py                       |  4 ++--
 tools/idf_tools.py                                 | 12 ++++++------
 tools/kconfig_new/gen_kconfig_doc.py               |  2 +-
 tools/ldgen/ldgen/generation.py                    |  6 +++---
 tools/ldgen/ldgen/output_commands.py               |  6 +++---
 tools/mkuf2.py                                     |  2 +-
 .../mqtt/publish_connect_test/app_test.py          |  4 ++--
 15 files changed, 39 insertions(+), 39 deletions(-)

diff --git a/.gitlab-ci.yml b/.gitlab-ci.yml
index 35ccc993c9..780dbf8186 100644
--- a/.gitlab-ci.yml
+++ b/.gitlab-ci.yml
@@ -63,7 +63,7 @@ variables:
   BOT_DOCKER_IMAGE_TAG: ":latest"
 
   ESP_IDF_DOC_ENV_IMAGE: "$CI_DOCKER_REGISTRY/esp-idf-doc-env-v5.0:2-3"
-  ESP_ENV_IMAGE: "$CI_DOCKER_REGISTRY/esp-env-v5.0:2"
+  ESP_ENV_IMAGE: "$CI_DOCKER_REGISTRY/esp-env-v5.0:3"
   AFL_FUZZER_TEST_IMAGE: "$CI_DOCKER_REGISTRY/afl-fuzzer-test-v5.0:2-1"
   CLANG_STATIC_ANALYSIS_IMAGE: "${CI_DOCKER_REGISTRY}/clang-static-analysis-v5.0:2-1"
   TARGET_TEST_ENV_IMAGE: "$CI_DOCKER_REGISTRY/target-test-env-v5.0:2"
diff --git a/.pre-commit-config.yaml b/.pre-commit-config.yaml
index 632952fb7a..8d4d2fdf49 100644
--- a/.pre-commit-config.yaml
+++ b/.pre-commit-config.yaml
@@ -30,7 +30,7 @@ repos:
         args: ['-f=lf']
       - id: double-quote-string-fixer
   - repo: https://gitlab.com/pycqa/flake8
-    rev: 3.9.2
+    rev: 5.0.4
     hooks:
       - id: flake8
         args: ['--config=.flake8', '--tee', '--benchmark']
diff --git a/components/espcoredump/espcoredump.py b/components/espcoredump/espcoredump.py
index 0dc03dd603..b17f234b56 100755
--- a/components/espcoredump/espcoredump.py
+++ b/components/espcoredump/espcoredump.py
@@ -51,8 +51,8 @@ def main():  # type: () -> None
     # pass the extra_gdbinit_file if the build is reproducible
     kwargs['extra_gdbinit_file'] = get_prefix_map_gdbinit_path(kwargs['prog'])
 
-    del(kwargs['debug'])
-    del(kwargs['operation'])
+    del kwargs['debug']
+    del kwargs['operation']
 
     espcoredump = CoreDump(**kwargs)
     temp_core_files = None
diff --git a/components/mbedtls/esp_crt_bundle/gen_crt_bundle.py b/components/mbedtls/esp_crt_bundle/gen_crt_bundle.py
index 6c5d18edff..0211514a46 100755
--- a/components/mbedtls/esp_crt_bundle/gen_crt_bundle.py
+++ b/components/mbedtls/esp_crt_bundle/gen_crt_bundle.py
@@ -107,7 +107,7 @@ class CertificateBundle:
             if start is True:
                 crt += strg
 
-        if(count == 0):
+        if count == 0:
             raise InputError('No certificate found')
 
         status('Successfully added %d certificates' % count)
diff --git a/components/spiffs/spiffsgen.py b/components/spiffs/spiffsgen.py
index 9a1dae4ad6..45f84492f8 100755
--- a/components/spiffs/spiffsgen.py
+++ b/components/spiffs/spiffsgen.py
@@ -167,7 +167,7 @@ class SpiffsObjLuPage(SpiffsPage):
             img += struct.pack(SpiffsPage._endianness_dict[self.build_config.endianness] +
                                SpiffsPage._len_dict[self.build_config.obj_id_len], obj_id)
 
-        assert(len(img) <= self.build_config.page_size)
+        assert len(img) <= self.build_config.page_size
 
         img += b'\xFF' * (self.build_config.page_size - len(img))
 
@@ -249,7 +249,7 @@ class SpiffsObjIndexPage(SpiffsObjPageWithIdx):
             img += struct.pack(SpiffsPage._endianness_dict[self.build_config.endianness] +
                                SpiffsPage._len_dict[self.build_config.page_ix_len], page)
 
-        assert(len(img) <= self.build_config.page_size)
+        assert len(img) <= self.build_config.page_size
 
         img += b'\xFF' * (self.build_config.page_size - len(img))
 
@@ -275,7 +275,7 @@ class SpiffsObjDataPage(SpiffsObjPageWithIdx):
 
         img += self.contents
 
-        assert(len(img) <= self.build_config.page_size)
+        assert len(img) <= self.build_config.page_size
 
         img += b'\xFF' * (self.build_config.page_size - len(img))
 
@@ -374,7 +374,7 @@ class SpiffsBlock(object):
             for page in self.pages:
                 img += page.to_binary()
 
-        assert(len(img) <= self.build_config.block_size)
+        assert len(img) <= self.build_config.block_size
 
         img += b'\xFF' * (self.build_config.block_size - len(img))
         return img
diff --git a/examples/system/esp_timer/pytest_esp_timer.py b/examples/system/esp_timer/pytest_esp_timer.py
index 229a95afb8..4a7924282f 100644
--- a/examples/system/esp_timer/pytest_esp_timer.py
+++ b/examples/system/esp_timer/pytest_esp_timer.py
@@ -48,22 +48,22 @@ def test_esp_timer(dut: Dut) -> None:
     logging.info('Start time: {} us'.format(start_time))
 
     match = dut.expect(TIMER_DUMP_LINE_REGEX, timeout=2)
-    assert(match.group(1).decode('utf8') == 'periodic' and int(match.group(2)) == INITIAL_TIMER_PERIOD)
+    assert match.group(1).decode('utf8') == 'periodic' and int(match.group(2)) == INITIAL_TIMER_PERIOD
     match = dut.expect(TIMER_DUMP_LINE_REGEX, timeout=2)
-    assert(match.group(1).decode('utf8') == 'one-shot' and int(match.group(2)) == 0)
+    assert match.group(1).decode('utf8') == 'one-shot' and int(match.group(2)) == 0
 
     for i in range(0, 5):
         match = dut.expect(PERIODIC_TIMER_REGEX, timeout=2)
         cur_time = int(match.group(1))
         diff = start_time + (i + 1) * INITIAL_TIMER_PERIOD - cur_time
         logging.info('Callback #{}, time: {} us, diff: {} us'.format(i, cur_time, diff))
-        assert(abs(diff) < 100)
+        assert abs(diff) < 100
 
     match = dut.expect(ONE_SHOT_REGEX, timeout=3)
     one_shot_timer_time = int(match.group(1))
     diff = start_time + ONE_SHOT_TIMER_PERIOD - one_shot_timer_time
     logging.info('One-shot timer, time: {} us, diff: {}'.format(one_shot_timer_time, diff))
-    assert(abs(diff) < 350)
+    assert abs(diff) < 350
 
     match = dut.expect(RESTART_REGEX, timeout=3)
     start_time = int(match.group(1))
@@ -74,7 +74,7 @@ def test_esp_timer(dut: Dut) -> None:
         cur_time = int(match.group(1))
         diff = start_time + (i + 1) * FINAL_TIMER_PERIOD - cur_time
         logging.info('Callback #{}, time: {} us, diff: {} us'.format(i, cur_time, diff))
-        assert(abs(diff) < 100)
+        assert abs(diff) < 100
 
     match = dut.expect(LIGHT_SLEEP_ENTER_REGEX, timeout=2)
     sleep_enter_time = int(match.group(1))
@@ -85,13 +85,13 @@ def test_esp_timer(dut: Dut) -> None:
     logging.info('Enter sleep: {}, exit sleep: {}, slept: {}'.format(
         sleep_enter_time, sleep_exit_time, sleep_time))
 
-    assert(abs(sleep_time - LIGHT_SLEEP_TIME) < 1000)
+    assert abs(sleep_time - LIGHT_SLEEP_TIME) < 1000
 
     for i in range(5, 7):
         match = dut.expect(PERIODIC_TIMER_REGEX, timeout=2)
         cur_time = int(match.group(1))
         diff = abs(start_time + (i + 1) * FINAL_TIMER_PERIOD - cur_time)
         logging.info('Callback #{}, time: {} us, diff: {} us'.format(i, cur_time, diff))
-        assert(diff < 100)
+        assert diff < 100
 
     dut.expect(STOP_REGEX, timeout=2)
diff --git a/examples/system/light_sleep/pytest_light_sleep.py b/examples/system/light_sleep/pytest_light_sleep.py
index 4f9025aa59..4b0fc8c9a7 100644
--- a/examples/system/light_sleep/pytest_light_sleep.py
+++ b/examples/system/light_sleep/pytest_light_sleep.py
@@ -39,7 +39,7 @@ def test_light_sleep(dut: Dut) -> None:
     match = dut.expect(EXIT_SLEEP_REGEX)
     logging.info('Got second sleep period, wakeup from {}, slept for {}'.format(match.group(1), match.group(3)))
     # sleep time error should be less than 1ms
-    assert(match.group(1).decode('utf8') == 'timer' and int(match.group(3)) >= WAKEUP_INTERVAL_MS - 1 and int(match.group(3)) <= WAKEUP_INTERVAL_MS + 1)
+    assert match.group(1).decode('utf8') == 'timer' and int(match.group(3)) >= WAKEUP_INTERVAL_MS - 1 and int(match.group(3)) <= WAKEUP_INTERVAL_MS + 1
 
     # this time we'll test gpio wakeup
     dut.expect_exact(ENTERING_SLEEP_STR)
@@ -48,7 +48,7 @@ def test_light_sleep(dut: Dut) -> None:
     time.sleep(1)
     match = dut.expect(EXIT_SLEEP_PIN_REGEX)
     logging.info('Got third sleep period, wakeup from {}, slept for {}'.format(match.group(1), match.group(3)))
-    assert(int(match.group(3)) < WAKEUP_INTERVAL_MS)
+    assert int(match.group(3)) < WAKEUP_INTERVAL_MS
 
     dut.expect(WAITING_FOR_GPIO_STR)
     logging.info('Is waiting for GPIO...')
@@ -62,9 +62,9 @@ def test_light_sleep(dut: Dut) -> None:
     time.sleep(1)
     match = dut.expect(EXIT_SLEEP_UART_REGEX)
     logging.info('Got third sleep period, wakeup from {}, slept for {}'.format(match.group(1), match.group(3)))
-    assert(int(match.group(3)) < WAKEUP_INTERVAL_MS)
+    assert int(match.group(3)) < WAKEUP_INTERVAL_MS
     logging.info('Went to sleep again')
 
     match = dut.expect(EXIT_SLEEP_REGEX)
-    assert(match.group(1).decode('utf8') == 'timer' and int(match.group(3)) >= WAKEUP_INTERVAL_MS - 1 and int(match.group(3)) <= WAKEUP_INTERVAL_MS + 1)
+    assert match.group(1).decode('utf8') == 'timer' and int(match.group(3)) >= WAKEUP_INTERVAL_MS - 1 and int(match.group(3)) <= WAKEUP_INTERVAL_MS + 1
     logging.info('Woke up from timer again')
diff --git a/tools/ci/python_packages/ttfw_idf/IDFDUT.py b/tools/ci/python_packages/ttfw_idf/IDFDUT.py
index f3d69becc1..aa4e106abb 100644
--- a/tools/ci/python_packages/ttfw_idf/IDFDUT.py
+++ b/tools/ci/python_packages/ttfw_idf/IDFDUT.py
@@ -216,7 +216,7 @@ class IDFDUT(DUT.SerialDUT):
             if expected_rom_class and type(inst) != expected_rom_class:
                 raise RuntimeError('Target not expected')
             return inst.read_mac() is not None, get_target_by_rom_class(type(inst))
-        except(FatalError, RuntimeError):
+        except (FatalError, RuntimeError):
             return False, None
         finally:
             if inst is not None:
diff --git a/tools/gen_esp_err_to_name.py b/tools/gen_esp_err_to_name.py
index b4957d967c..5d80e02f61 100755
--- a/tools/gen_esp_err_to_name.py
+++ b/tools/gen_esp_err_to_name.py
@@ -83,9 +83,9 @@ class ErrItem(object):
         base = '_BASE'
 
         if self.file == other.file:
-            if self.name.endswith(base) and not(other.name.endswith(base)):
+            if self.name.endswith(base) and not other.name.endswith(base):
                 return 1
-            elif not(self.name.endswith(base)) and other.name.endswith(base):
+            elif not self.name.endswith(base) and other.name.endswith(base):
                 return -1
 
         self_key = self.file + self.name
diff --git a/tools/idf_tools.py b/tools/idf_tools.py
index eaef2fcee2..37f2b9ce0a 100755
--- a/tools/idf_tools.py
+++ b/tools/idf_tools.py
@@ -599,14 +599,14 @@ class IDFTool(object):
         self.versions = OrderedDict()  # type: Dict[str, IDFToolVersion]
 
     def add_version(self, version):  # type: (IDFToolVersion) -> None
-        assert(type(version) is IDFToolVersion)
+        assert type(version) is IDFToolVersion
         self.versions[version.version] = version
 
     def get_path(self):  # type: () -> str
         return os.path.join(global_idf_tools_path or '', 'tools', self.name)
 
     def get_path_for_version(self, version):  # type: (str) -> str
-        assert(version in self.versions)
+        assert version in self.versions
         return os.path.join(self.get_path(), version)
 
     def get_export_paths(self, version):  # type: (str) -> List[str]
@@ -732,7 +732,7 @@ class IDFTool(object):
                     self.versions_installed.append(version)
 
     def download(self, version):  # type: (str) -> None
-        assert(version in self.versions)
+        assert version in self.versions
         download_obj = self.versions[version].get_download_for_platform(self._platform)
         if not download_obj:
             fatal('No packages for tool {} platform {}!'.format(self.name, self._platform))
@@ -768,12 +768,12 @@ class IDFTool(object):
     def install(self, version):  # type: (str) -> None
         # Currently this is called after calling 'download' method, so here are a few asserts
         # for the conditions which should be true once that method is done.
-        assert (version in self.versions)
+        assert version in self.versions
         download_obj = self.versions[version].get_download_for_platform(self._platform)
-        assert (download_obj is not None)
+        assert download_obj is not None
         archive_name = os.path.basename(download_obj.url)
         archive_path = os.path.join(global_idf_tools_path or '', 'dist', archive_name)
-        assert (os.path.isfile(archive_path))
+        assert os.path.isfile(archive_path)
         dest_dir = self.get_path_for_version(version)
         if os.path.exists(dest_dir):
             warn('destination path already exists, removing')
diff --git a/tools/kconfig_new/gen_kconfig_doc.py b/tools/kconfig_new/gen_kconfig_doc.py
index 9cacb27d01..67479921e6 100644
--- a/tools/kconfig_new/gen_kconfig_doc.py
+++ b/tools/kconfig_new/gen_kconfig_doc.py
@@ -170,7 +170,7 @@ def get_link_anchor(node):
     try:
         return 'CONFIG_%s' % node.item.name
     except AttributeError:
-        assert(node_is_menu(node))  # only menus should have no item.name
+        assert node_is_menu(node)  # only menus should have no item.name
 
     # for menus, build a link anchor out of the parents
     result = []
diff --git a/tools/ldgen/ldgen/generation.py b/tools/ldgen/ldgen/generation.py
index f4e87d849e..2b67dec896 100644
--- a/tools/ldgen/ldgen/generation.py
+++ b/tools/ldgen/ldgen/generation.py
@@ -134,9 +134,9 @@ class EntityNode:
 
     def add_child(self, entity):
         child_specificity = self.entity.specificity.value + 1
-        assert (child_specificity <= Entity.Specificity.SYMBOL.value)
+        assert child_specificity <= Entity.Specificity.SYMBOL.value
         name = entity[Entity.Specificity(child_specificity)]
-        assert (name and name != Entity.ALL)
+        assert name and name != Entity.ALL
 
         child = [c for c in self.children if c.name == name]
         assert (len(child) <= 1)
@@ -174,7 +174,7 @@ class EntityNode:
         for sections in self.get_output_sections():
             placement = self.placements[sections]
             if placement.is_significant():
-                assert (placement.node == self)
+                assert placement.node == self
 
                 keep = False
                 sort = None
diff --git a/tools/ldgen/ldgen/output_commands.py b/tools/ldgen/ldgen/output_commands.py
index 7df4a85210..ae8e2b7027 100644
--- a/tools/ldgen/ldgen/output_commands.py
+++ b/tools/ldgen/ldgen/output_commands.py
@@ -65,7 +65,7 @@ class InputSectionDesc:
     """
 
     def __init__(self, entity, sections, exclusions=None, keep=False, sort=None):
-        assert (entity.specificity != Entity.Specificity.SYMBOL)
+        assert entity.specificity != Entity.Specificity.SYMBOL
 
         self.entity = entity
         self.sections = set(sections)
@@ -73,8 +73,8 @@ class InputSectionDesc:
         self.exclusions = set()
 
         if exclusions:
-            assert (not [e for e in exclusions if e.specificity == Entity.Specificity.SYMBOL or
-                         e.specificity == Entity.Specificity.NONE])
+            assert not [e for e in exclusions if e.specificity == Entity.Specificity.SYMBOL or
+                        e.specificity == Entity.Specificity.NONE]
             self.exclusions = set(exclusions)
         else:
             self.exclusions = set()
diff --git a/tools/mkuf2.py b/tools/mkuf2.py
index e76bae895f..393338d08e 100755
--- a/tools/mkuf2.py
+++ b/tools/mkuf2.py
@@ -66,7 +66,7 @@ class UF2Writer(object):
         md5_part = self._to_uint32(addr)
         md5_part += self._to_uint32(len_chunk)
         md5_part += hashlib.md5(chunk).digest()
-        assert(len(md5_part) == self.UF2_MD5_PART_SIZE)
+        assert len(md5_part) == self.UF2_MD5_PART_SIZE
 
         block += md5_part
         block += b'\x00' * (self.UF2_DATA_SIZE - self.UF2_MD5_PART_SIZE - len_chunk)
diff --git a/tools/test_apps/protocols/mqtt/publish_connect_test/app_test.py b/tools/test_apps/protocols/mqtt/publish_connect_test/app_test.py
index c4f28d27b9..f87c376357 100644
--- a/tools/test_apps/protocols/mqtt/publish_connect_test/app_test.py
+++ b/tools/test_apps/protocols/mqtt/publish_connect_test/app_test.py
@@ -31,7 +31,7 @@ def set_server_cert_cn(ip):
          '-CAkey', _path('ca.key'), '-CAcreateserial', '-out', _path('srv.crt'), '-days', '360']]
     for args in arg_list:
         if subprocess.check_call(args) != 0:
-            raise('openssl command {} failed'.format(args))
+            raise RuntimeError('openssl command {} failed'.format(args))
 
 
 # Publisher class creating a python client to send/receive published data from esp-mqtt client
@@ -264,7 +264,7 @@ def connection_tests(dut, cases, dut_ip):
             dut.expect('MQTT_EVENT_ERROR: Test={}'.format(test_nr), timeout=30)
             dut.expect('ESP-TLS ERROR: ESP_ERR_MBEDTLS_SSL_HANDSHAKE_FAILED')  # expect ... handshake error (PEER_DID_NOT_RETURN_A_CERTIFICATE)
             if 'PEER_DID_NOT_RETURN_A_CERTIFICATE' not in s.get_last_ssl_error():
-                raise('Unexpected ssl error from the server {}'.format(s.get_last_ssl_error()))
+                raise RuntimeError('Unexpected ssl error from the server {}'.format(s.get_last_ssl_error()))
 
     for case in ['CONFIG_EXAMPLE_CONNECT_CASE_MUTUAL_AUTH', 'CONFIG_EXAMPLE_CONNECT_CASE_MUTUAL_AUTH_KEY_PWD']:
         # These cases connect to server with both server and client verification (client key might be password protected)

From e22e7dd670e8d3a4f532f747a01c1b29aae9fa03 Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Fri, 12 Aug 2022 15:52:14 +0800
Subject: [PATCH 078/665] freertos: Revert critical section macro

This commit reverts the previous "taskENTER_CRTIICAL();" so that the argument
is now provided for better code readability. The names of the spinlocks have
also been updated.
---
 .../freertos/FreeRTOS-Kernel/event_groups.c   |  68 ++---
 .../FreeRTOS-Kernel/include/freertos/task.h   |   8 +-
 components/freertos/FreeRTOS-Kernel/queue.c   | 166 +++++------
 .../freertos/FreeRTOS-Kernel/stream_buffer.c  |  43 +--
 components/freertos/FreeRTOS-Kernel/tasks.c   | 275 +++++++++---------
 components/freertos/FreeRTOS-Kernel/timers.c  |  49 ++--
 6 files changed, 276 insertions(+), 333 deletions(-)

diff --git a/components/freertos/FreeRTOS-Kernel/event_groups.c b/components/freertos/FreeRTOS-Kernel/event_groups.c
index 0d35f33244..eb52cb8b03 100644
--- a/components/freertos/FreeRTOS-Kernel/event_groups.c
+++ b/components/freertos/FreeRTOS-Kernel/event_groups.c
@@ -45,18 +45,6 @@
 #include "timers.h"
 #include "event_groups.h"
 
-#ifdef ESP_PLATFORM
-#define taskCRITICAL_MUX &pxEventBits->eventGroupMux
-#undef taskENTER_CRITICAL
-#undef taskEXIT_CRITICAL
-#undef taskENTER_CRITICAL_ISR
-#undef taskEXIT_CRITICAL_ISR
-#define taskENTER_CRITICAL( )     portENTER_CRITICAL( taskCRITICAL_MUX )
-#define taskEXIT_CRITICAL( )            portEXIT_CRITICAL( taskCRITICAL_MUX )
-#define taskENTER_CRITICAL_ISR( )     portENTER_CRITICAL_ISR( taskCRITICAL_MUX )
-#define taskEXIT_CRITICAL_ISR( )        portEXIT_CRITICAL_ISR( taskCRITICAL_MUX )
-#endif
-
 /* Lint e961, e750 and e9021 are suppressed as a MISRA exception justified
  * because the MPU ports require MPU_WRAPPERS_INCLUDED_FROM_API_FILE to be defined
  * for the header files above, but not in this file, in order to generate the
@@ -92,7 +80,7 @@ typedef struct EventGroupDef_t
     #endif
 
 #ifdef ESP_PLATFORM
-    portMUX_TYPE eventGroupMux;     //Mutex required due to SMP
+    portMUX_TYPE xEventGroupLock;   /* Spinlock required for SMP critical sections */
 #endif // ESP_PLATFORM
 } EventGroup_t;
 
@@ -150,7 +138,7 @@ static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits,
 
             traceEVENT_GROUP_CREATE( pxEventBits );
 #ifdef ESP_PLATFORM
-            portMUX_INITIALIZE( &pxEventBits->eventGroupMux );
+            portMUX_INITIALIZE( &pxEventBits->xEventGroupLock );
 #endif // ESP_PLATFORM
         }
         else
@@ -203,7 +191,7 @@ static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits,
             #endif /* configSUPPORT_STATIC_ALLOCATION */
 
 #ifdef ESP_PLATFORM
-            portMUX_INITIALIZE( &pxEventBits->eventGroupMux );
+            portMUX_INITIALIZE( &pxEventBits->xEventGroupLock );
 #endif // ESP_PLATFORM
 
             traceEVENT_GROUP_CREATE( pxEventBits );
@@ -240,7 +228,7 @@ EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup,
     #endif
 
 #ifdef ESP_PLATFORM // IDF-3755
-    taskENTER_CRITICAL();
+    taskENTER_CRITICAL( &( pxEventBits->xEventGroupLock ) );
 #else
     vTaskSuspendAll();
 #endif // ESP_PLATFORM
@@ -287,7 +275,7 @@ EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup,
         }
     }
 #ifdef ESP_PLATFORM // IDF-3755
-    taskEXIT_CRITICAL();
+    taskEXIT_CRITICAL( &( pxEventBits->xEventGroupLock ) );
 #else
     xAlreadyYielded = xTaskResumeAll();
 #endif // ESP_PLATFORM
@@ -316,7 +304,7 @@ EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup,
         if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
         {
             /* The task timed out, just return the current event bit value. */
-            taskENTER_CRITICAL();
+            taskENTER_CRITICAL( &( pxEventBits->xEventGroupLock ) );
             {
                 uxReturn = pxEventBits->uxEventBits;
 
@@ -333,7 +321,7 @@ EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup,
                     mtCOVERAGE_TEST_MARKER();
                 }
             }
-            taskEXIT_CRITICAL();
+            taskEXIT_CRITICAL( &( pxEventBits->xEventGroupLock ) );
 
             xTimeoutOccurred = pdTRUE;
         }
@@ -383,7 +371,7 @@ EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup,
     #endif
 
 #ifdef ESP_PLATFORM // IDF-3755
-    taskENTER_CRITICAL();
+    taskENTER_CRITICAL( &( pxEventBits->xEventGroupLock ) );
 #else
     vTaskSuspendAll();
 #endif // ESP_PLATFORM
@@ -455,7 +443,7 @@ EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup,
         }
     }
 #ifdef ESP_PLATFORM // IDF-3755
-    taskEXIT_CRITICAL();
+    taskEXIT_CRITICAL( &( pxEventBits->xEventGroupLock ) );
 #else
     xAlreadyYielded = xTaskResumeAll();
 #endif // ESP_PLATFORM
@@ -483,7 +471,7 @@ EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup,
 
         if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
         {
-            taskENTER_CRITICAL();
+            taskENTER_CRITICAL( &( pxEventBits->xEventGroupLock ) );
             {
                 /* The task timed out, just return the current event bit value. */
                 uxReturn = pxEventBits->uxEventBits;
@@ -508,7 +496,7 @@ EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup,
 
                 xTimeoutOccurred = pdTRUE;
             }
-            taskEXIT_CRITICAL();
+            taskEXIT_CRITICAL( &( pxEventBits->xEventGroupLock ) );
         }
         else
         {
@@ -539,7 +527,7 @@ EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup,
     configASSERT( xEventGroup );
     configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 
-    taskENTER_CRITICAL();
+    taskENTER_CRITICAL( &( pxEventBits->xEventGroupLock ) );
     {
         traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );
 
@@ -550,7 +538,7 @@ EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup,
         /* Clear the bits. */
         pxEventBits->uxEventBits &= ~uxBitsToClear;
     }
-    taskEXIT_CRITICAL();
+    taskEXIT_CRITICAL( &( pxEventBits->xEventGroupLock ) );
 
     return uxReturn;
 }
@@ -606,11 +594,10 @@ EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup,
     pxList = &( pxEventBits->xTasksWaitingForBits );
     pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 #ifdef ESP_PLATFORM // IDF-3755
-    taskENTER_CRITICAL();
-    /* The critical section above only takes the event groups spinlock. However, we are about to traverse a task list.
-     * Thus we need call the function below to take the task list spinlock located in tasks.c. Not doing so will risk
-     * the task list's being changed while be are traversing it. */
-    vTaskTakeEventListLock();
+    taskENTER_CRITICAL( &( pxEventBits->xEventGroupLock ) );
+    /* We are about to traverse a task list which is a kernel data structure.
+     * Thus we need to call vTaskTakeKernelLock() to take the kernel lock. */
+    vTaskTakeKernelLock();
 #else
     vTaskSuspendAll();
 #endif // ESP_PLATFORM
@@ -686,9 +673,9 @@ EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup,
         pxEventBits->uxEventBits &= ~uxBitsToClear;
     }
 #ifdef ESP_PLATFORM // IDF-3755
-    /* Release the previously held task list spinlock, then release the event group spinlock. */
-    vTaskReleaseEventListLock();
-    taskEXIT_CRITICAL();
+    /* Release the previously taken kernel lock, then release the event group spinlock. */
+    vTaskReleaseKernelLock();
+    taskEXIT_CRITICAL( &( pxEventBits->xEventGroupLock ) );
 #else
     ( void ) xTaskResumeAll();
 #endif // ESP_PLATFORM
@@ -705,12 +692,11 @@ void vEventGroupDelete( EventGroupHandle_t xEventGroup )
     traceEVENT_GROUP_DELETE( xEventGroup );
 
     // IDF-3755
-    taskENTER_CRITICAL();
+    taskENTER_CRITICAL( &( pxEventBits->xEventGroupLock ) );
 #ifdef ESP_PLATFORM
-    /* The critical section above only takes the event groups spinlock. However, we are about to traverse a task list.
-     * Thus we need call the function below to take the task list spinlock located in tasks.c. Not doing so will risk
-     * the task list's being changed while be are traversing it. */
-    vTaskTakeEventListLock();
+    /* We are about to traverse a task list which is a kernel data structure.
+     * Thus we need to call vTaskTakeKernelLock() to take the kernel lock. */
+    vTaskTakeKernelLock();
 #endif
     {
         while( listCURRENT_LIST_LENGTH( pxTasksWaitingForBits ) > ( UBaseType_t ) 0 )
@@ -722,10 +708,10 @@ void vEventGroupDelete( EventGroupHandle_t xEventGroup )
         }
     }
 #ifdef ESP_PLATFORM
-    /* Release the previously held task list spinlock. */
-    vTaskReleaseEventListLock();
+    /* Release the previously taken kernel lock. */
+    vTaskReleaseKernelLock();
 #endif
-    taskEXIT_CRITICAL();
+    taskEXIT_CRITICAL( &( pxEventBits->xEventGroupLock ) );
 
         #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) )
             {
diff --git a/components/freertos/FreeRTOS-Kernel/include/freertos/task.h b/components/freertos/FreeRTOS-Kernel/include/freertos/task.h
index 0cd5f1b94a..a3893e45b9 100644
--- a/components/freertos/FreeRTOS-Kernel/include/freertos/task.h
+++ b/components/freertos/FreeRTOS-Kernel/include/freertos/task.h
@@ -3391,8 +3391,8 @@ void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
  * THIS FUNCTION MUST NOT BE USED FROM APPLICATION CODE.  IT IS AN
  * INTERFACE WHICH IS FOR THE EXCLUSIVE USE OF THE SCHEDULER.
  *
- * This function is a wrapper to take the "xTaskQueueMutex" spinlock of tasks.c.
- * This lock is taken whenver any of the task lists or event lists are
+ * This function is a wrapper to take the "xKernelLock" spinlock of tasks.c.
+ * This lock is taken whenver any of the kernel's data structures are
  * accessed/modified, such as when adding/removing tasks to/from the delayed
  * task list or various event lists.
  *
@@ -3401,8 +3401,8 @@ void vTaskPlaceOnEventListRestricted( List_t * const pxEventList,
  * of delegating the entire responsibility to one of vTask...EventList()
  * functions).
  */
-void vTaskTakeEventListLock( void );
-void vTaskReleaseEventListLock( void );
+void vTaskTakeKernelLock( void );
+void vTaskReleaseKernelLock( void );
 #endif //  ESP_PLATFORM
 
 /*
diff --git a/components/freertos/FreeRTOS-Kernel/queue.c b/components/freertos/FreeRTOS-Kernel/queue.c
index bd40e8057b..5d797765a2 100644
--- a/components/freertos/FreeRTOS-Kernel/queue.c
+++ b/components/freertos/FreeRTOS-Kernel/queue.c
@@ -47,18 +47,6 @@
     #include "croutine.h"
 #endif
 
-#ifdef ESP_PLATFORM
-#define taskCRITICAL_MUX &((Queue_t *)pxQueue)->mux
-#undef taskENTER_CRITICAL
-#undef taskEXIT_CRITICAL
-#undef taskENTER_CRITICAL_ISR
-#undef taskEXIT_CRITICAL_ISR
-#define taskENTER_CRITICAL( )     portENTER_CRITICAL( taskCRITICAL_MUX )
-#define taskEXIT_CRITICAL( )            portEXIT_CRITICAL( taskCRITICAL_MUX )
-#define taskENTER_CRITICAL_ISR( )     portENTER_CRITICAL_ISR( taskCRITICAL_MUX )
-#define taskEXIT_CRITICAL_ISR( )        portEXIT_CRITICAL_ISR( taskCRITICAL_MUX )
-#endif
-
 /* Lint e9021, e961 and e750 are suppressed as a MISRA exception justified
  * because the MPU ports require MPU_WRAPPERS_INCLUDED_FROM_API_FILE to be defined
  * for the header files above, but not in this file, in order to generate the
@@ -148,7 +136,7 @@ typedef struct QueueDefinition /* The old naming convention is used to prevent b
         uint8_t ucQueueType;
     #endif
 #ifdef ESP_PLATFORM
-    portMUX_TYPE mux;       //Mutex required due to SMP
+    portMUX_TYPE xQueueLock;    /* Spinlock required for SMP critical sections */
 #endif // ESP_PLATFORM
 } xQUEUE;
 
@@ -183,8 +171,8 @@ typedef xQUEUE Queue_t;
  * array position being vacant. */
     PRIVILEGED_DATA QueueRegistryItem_t xQueueRegistry[ configQUEUE_REGISTRY_SIZE ];
 #ifdef ESP_PLATFORM
-    //Need to add queue registry mutex to protect against simultaneous access
-    static portMUX_TYPE queue_registry_spinlock = portMUX_INITIALIZER_UNLOCKED;
+    /* Spinlock required in SMP when accessing the queue registry */
+    static portMUX_TYPE xQueueRegistryLock = portMUX_INITIALIZER_UNLOCKED;
 #endif // ESP_PLATFORM
 #endif /* configQUEUE_REGISTRY_SIZE */
 
@@ -272,7 +260,7 @@ static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
  * accessing the queue event lists.
  */
 #define prvLockQueue( pxQueue )                            \
-    taskENTER_CRITICAL();                                  \
+    taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );        \
     {                                                      \
         if( ( pxQueue )->cRxLock == queueUNLOCKED )        \
         {                                                  \
@@ -283,7 +271,7 @@ static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
             ( pxQueue )->cTxLock = queueLOCKED_UNMODIFIED; \
         }                                                  \
     }                                                      \
-    taskEXIT_CRITICAL()
+    taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) )
 /*-----------------------------------------------------------*/
 
 BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
@@ -296,11 +284,11 @@ BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
 #ifdef ESP_PLATFORM
     if( xNewQueue == pdTRUE )
     {
-        portMUX_INITIALIZE(&pxQueue->mux);
+        portMUX_INITIALIZE( &( pxQueue->xQueueLock ) );
     }
 #endif // ESP_PLATFORM
 
-    taskENTER_CRITICAL();
+    taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
     {
         pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
         pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
@@ -339,7 +327,7 @@ BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
             vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
         }
     }
-    taskEXIT_CRITICAL();
+    taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
 
     /* A value is returned for calling semantic consistency with previous
      * versions. */
@@ -545,7 +533,7 @@ static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
             /* In case this is a recursive mutex. */
             pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 #ifdef ESP_PLATFORM
-            portMUX_INITIALIZE(&pxNewQueue->mux);
+            portMUX_INITIALIZE( &( pxNewQueue->xQueueLock ) );
 #endif // ESP_PLATFORM
             traceCREATE_MUTEX( pxNewQueue );
 
@@ -613,7 +601,7 @@ static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
 #ifdef ESP_PLATFORM
         Queue_t * const pxQueue = (Queue_t *)pxSemaphore;
 #endif
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
         {
             if( pxSemaphore->uxQueueType == queueQUEUE_IS_MUTEX )
             {
@@ -624,7 +612,7 @@ static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                 pxReturn = NULL;
             }
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
 
         return pxReturn;
     } /*lint !e818 xSemaphore cannot be a pointer to const because it is a typedef. */
@@ -844,7 +832,7 @@ BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
      * interest of execution time efficiency. */
     for( ; ; )
     {
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
         {
             /* Is there room on the queue now?  The running task must be the
              * highest priority task wanting to access the queue.  If the head item
@@ -950,7 +938,7 @@ BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                     }
                 #endif /* configUSE_QUEUE_SETS */
 
-                taskEXIT_CRITICAL();
+                taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
                 return pdPASS;
             }
             else
@@ -959,7 +947,7 @@ BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                 {
                     /* The queue was full and no block time is specified (or
                      * the block time has expired) so leave now. */
-                    taskEXIT_CRITICAL();
+                    taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
 
                     /* Return to the original privilege level before exiting
                      * the function. */
@@ -980,13 +968,13 @@ BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                 }
             }
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
 
         /* Interrupts and other tasks can send to and receive from the queue
          * now the critical section has been exited. */
 
 #ifdef ESP_PLATFORM // IDF-3755
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
 #else
         vTaskSuspendAll();
 #endif // ESP_PLATFORM
@@ -1013,7 +1001,7 @@ BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                  * case the yield will not cause a context switch unless there
                  * is also a higher priority task in the pending ready list. */
 #ifdef ESP_PLATFORM // IDF-3755
-                taskEXIT_CRITICAL();
+                taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
 #else
                 if( xTaskResumeAll() == pdFALSE )
 #endif // ESP_PLATFORM
@@ -1027,7 +1015,7 @@ BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                 /* Try again. */
                 prvUnlockQueue( pxQueue );
 #ifdef ESP_PLATFORM // IDF-3755
-                taskEXIT_CRITICAL();
+                taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
 #else
                 ( void ) xTaskResumeAll();
 #endif // ESP_PLATFORM
@@ -1038,7 +1026,7 @@ BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
             /* The timeout has expired. */
             prvUnlockQueue( pxQueue );
 #ifdef ESP_PLATFORM // IDF-3755
-            taskEXIT_CRITICAL();
+            taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
 #else
             ( void ) xTaskResumeAll();
 #endif // ESP_PLATFORM
@@ -1086,7 +1074,7 @@ BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
      * post). */
     uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
     {
-        taskENTER_CRITICAL_ISR();
+        taskENTER_CRITICAL_ISR( &( pxQueue->xQueueLock ) );
 
         if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
         {
@@ -1200,7 +1188,7 @@ BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
             xReturn = errQUEUE_FULL;
         }
 
-        taskEXIT_CRITICAL_ISR();
+        taskEXIT_CRITICAL_ISR( &( pxQueue->xQueueLock ) );
     }
     portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 
@@ -1250,7 +1238,7 @@ BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
 
     uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
     {
-        taskENTER_CRITICAL_ISR();
+        taskENTER_CRITICAL_ISR( &( pxQueue->xQueueLock ) );
 
         const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 
@@ -1369,7 +1357,7 @@ BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
             traceQUEUE_GIVE_FROM_ISR_FAILED( pxQueue );
             xReturn = errQUEUE_FULL;
         }
-        taskEXIT_CRITICAL_ISR();
+        taskEXIT_CRITICAL_ISR( &( pxQueue->xQueueLock ) );
     }
     portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 
@@ -1404,7 +1392,7 @@ BaseType_t xQueueReceive( QueueHandle_t xQueue,
      * interest of execution time efficiency. */
     for( ; ; )
     {
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
         {
             const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 
@@ -1436,7 +1424,7 @@ BaseType_t xQueueReceive( QueueHandle_t xQueue,
                     mtCOVERAGE_TEST_MARKER();
                 }
 
-                taskEXIT_CRITICAL();
+                taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
                 return pdPASS;
             }
             else
@@ -1445,7 +1433,7 @@ BaseType_t xQueueReceive( QueueHandle_t xQueue,
                 {
                     /* The queue was empty and no block time is specified (or
                      * the block time has expired) so leave now. */
-                    taskEXIT_CRITICAL();
+                    taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
                     traceQUEUE_RECEIVE_FAILED( pxQueue );
                     return errQUEUE_EMPTY;
                 }
@@ -1463,13 +1451,13 @@ BaseType_t xQueueReceive( QueueHandle_t xQueue,
                 }
             }
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
 
         /* Interrupts and other tasks can send to and receive from the queue
          * now the critical section has been exited. */
 
 #ifdef ESP_PLATFORM // IDF-3755
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
 #else
         vTaskSuspendAll();
 #endif // ESP_PLATFORM
@@ -1486,7 +1474,7 @@ BaseType_t xQueueReceive( QueueHandle_t xQueue,
                 vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
                 prvUnlockQueue( pxQueue );
 #ifdef ESP_PLATFORM // IDF-3755
-                taskEXIT_CRITICAL();
+                taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
 #else
                 if( xTaskResumeAll() == pdFALSE )
 #endif // ESP_PLATFORM
@@ -1506,7 +1494,7 @@ BaseType_t xQueueReceive( QueueHandle_t xQueue,
                  * data. */
                 prvUnlockQueue( pxQueue );
 #ifdef ESP_PLATFORM // IDF-3755
-                taskEXIT_CRITICAL();
+                taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
 #else
                 ( void ) xTaskResumeAll();
 #endif // ESP_PLATFORM
@@ -1518,7 +1506,7 @@ BaseType_t xQueueReceive( QueueHandle_t xQueue,
              * back and attempt to read the data. */
             prvUnlockQueue( pxQueue );
 #ifdef ESP_PLATFORM // IDF-3755
-            taskEXIT_CRITICAL();
+            taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
 #else
             ( void ) xTaskResumeAll();
 #endif // ESP_PLATFORM
@@ -1567,7 +1555,7 @@ BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
      * of execution time efficiency. */
     for( ; ; )
     {
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
         {
             /* Semaphores are queues with an item size of 0, and where the
              * number of messages in the queue is the semaphore's count value. */
@@ -1616,7 +1604,7 @@ BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                     mtCOVERAGE_TEST_MARKER();
                 }
 
-                taskEXIT_CRITICAL();
+                taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
                 return pdPASS;
             }
             else
@@ -1634,7 +1622,7 @@ BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
 
                     /* The semaphore count was 0 and no block time is specified
                      * (or the block time has expired) so exit now. */
-                    taskEXIT_CRITICAL();
+                    taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
                     traceQUEUE_RECEIVE_FAILED( pxQueue );
                     return errQUEUE_EMPTY;
                 }
@@ -1652,13 +1640,13 @@ BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                 }
             }
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
 
         /* Interrupts and other tasks can give to and take from the semaphore
          * now the critical section has been exited. */
 
 #ifdef ESP_PLATFORM // IDF-3755
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
 #else
         vTaskSuspendAll();
 #endif // ESP_PLATFORM
@@ -1679,11 +1667,11 @@ BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                     {
                         if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
                         {
-                            taskENTER_CRITICAL();
+                            taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
                             {
                                 xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
                             }
-                            taskEXIT_CRITICAL();
+                            taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
                         }
                         else
                         {
@@ -1695,7 +1683,7 @@ BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                 vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
                 prvUnlockQueue( pxQueue );
 #ifdef ESP_PLATFORM // IDF-3755
-                taskEXIT_CRITICAL();
+                taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
 #else
                 if( xTaskResumeAll() == pdFALSE )
 #endif // ESP_PLATFORM
@@ -1715,7 +1703,7 @@ BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                  * attempt to take the semaphore again. */
                 prvUnlockQueue( pxQueue );
 #ifdef ESP_PLATFORM // IDF-3755
-                taskEXIT_CRITICAL();
+                taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
 #else
                 ( void ) xTaskResumeAll();
 #endif // ESP_PLATFORM
@@ -1726,7 +1714,7 @@ BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
             /* Timed out. */
             prvUnlockQueue( pxQueue );
 #ifdef ESP_PLATFORM // IDF-3755
-            taskEXIT_CRITICAL();
+            taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
 #else
             ( void ) xTaskResumeAll();
 #endif // ESP_PLATFORM
@@ -1744,7 +1732,7 @@ BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                          * test the mutex type again to check it is actually a mutex. */
                         if( xInheritanceOccurred != pdFALSE )
                         {
-                            taskENTER_CRITICAL();
+                            taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
                             {
                                 UBaseType_t uxHighestWaitingPriority;
 
@@ -1756,7 +1744,7 @@ BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
                                 uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
                                 vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
                             }
-                            taskEXIT_CRITICAL();
+                            taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
                         }
                     }
                 #endif /* configUSE_MUTEXES */
@@ -1801,7 +1789,7 @@ BaseType_t xQueuePeek( QueueHandle_t xQueue,
      * interest of execution time efficiency. */
     for( ; ; )
     {
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
         {
             const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 
@@ -1839,7 +1827,7 @@ BaseType_t xQueuePeek( QueueHandle_t xQueue,
                     mtCOVERAGE_TEST_MARKER();
                 }
 
-                taskEXIT_CRITICAL();
+                taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
                 return pdPASS;
             }
             else
@@ -1848,7 +1836,7 @@ BaseType_t xQueuePeek( QueueHandle_t xQueue,
                 {
                     /* The queue was empty and no block time is specified (or
                      * the block time has expired) so leave now. */
-                    taskEXIT_CRITICAL();
+                    taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
                     traceQUEUE_PEEK_FAILED( pxQueue );
                     return errQUEUE_EMPTY;
                 }
@@ -1867,13 +1855,13 @@ BaseType_t xQueuePeek( QueueHandle_t xQueue,
                 }
             }
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
 
         /* Interrupts and other tasks can send to and receive from the queue
          * now the critical section has been exited. */
 
 #ifdef ESP_PLATFORM // IDF-3755
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
 #else
         vTaskSuspendAll();
 #endif // ESP_PLATFORM
@@ -1890,7 +1878,7 @@ BaseType_t xQueuePeek( QueueHandle_t xQueue,
                 vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
                 prvUnlockQueue( pxQueue );
 #ifdef ESP_PLATFORM // IDF-3755
-                taskEXIT_CRITICAL();
+                taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
 #else
                 if( xTaskResumeAll() == pdFALSE )
 #endif // ESP_PLATFORM
@@ -1910,7 +1898,7 @@ BaseType_t xQueuePeek( QueueHandle_t xQueue,
                  * state, instead return to try and obtain the data. */
                 prvUnlockQueue( pxQueue );
 #ifdef ESP_PLATFORM // IDF-3755
-                taskEXIT_CRITICAL();
+                taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
 #else
                 ( void ) xTaskResumeAll();
 #endif // ESP_PLATFORM
@@ -1922,7 +1910,7 @@ BaseType_t xQueuePeek( QueueHandle_t xQueue,
              * exit, otherwise go back and try to read the data again. */
             prvUnlockQueue( pxQueue );
 #ifdef ESP_PLATFORM // IDF-3755
-            taskEXIT_CRITICAL();
+            taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
 #else
             ( void ) xTaskResumeAll();
 #endif // ESP_PLATFORM
@@ -1970,7 +1958,7 @@ BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
 
     uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
     {
-        taskENTER_CRITICAL_ISR();
+        taskENTER_CRITICAL_ISR( &( pxQueue->xQueueLock ) );
 
         const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 
@@ -2029,7 +2017,7 @@ BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
             xReturn = pdFAIL;
             traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
         }
-        taskEXIT_CRITICAL_ISR();
+        taskEXIT_CRITICAL_ISR( &( pxQueue->xQueueLock ) );
     }
     portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 
@@ -2066,7 +2054,7 @@ BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,
     portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 
     uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
-    taskENTER_CRITICAL_ISR();
+    taskENTER_CRITICAL_ISR( &( pxQueue->xQueueLock ) );
     {
         /* Cannot block in an ISR, so check there is data available. */
         if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
@@ -2087,7 +2075,7 @@ BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,
             traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue );
         }
     }
-    taskEXIT_CRITICAL_ISR();
+    taskEXIT_CRITICAL_ISR( &( pxQueue->xQueueLock ) );
     portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 
     return xReturn;
@@ -2101,11 +2089,11 @@ UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
 
     configASSERT( xQueue );
 
-    taskENTER_CRITICAL();
+    taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
     {
         uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
     }
-    taskEXIT_CRITICAL();
+    taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
 
     return uxReturn;
 } /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
@@ -2118,11 +2106,11 @@ UBaseType_t uxQueueSpacesAvailable( const QueueHandle_t xQueue )
 
     configASSERT( pxQueue );
 
-    taskENTER_CRITICAL();
+    taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
     {
         uxReturn = pxQueue->uxLength - pxQueue->uxMessagesWaiting;
     }
-    taskEXIT_CRITICAL();
+    taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
 
     return uxReturn;
 } /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
@@ -2352,7 +2340,7 @@ static void prvUnlockQueue( Queue_t * const pxQueue )
      * removed from the queue while the queue was locked.  When a queue is
      * locked items can be added or removed, but the event lists cannot be
      * updated. */
-    taskENTER_CRITICAL();
+    taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
     {
         int8_t cTxLock = pxQueue->cTxLock;
 
@@ -2430,10 +2418,10 @@ static void prvUnlockQueue( Queue_t * const pxQueue )
 
         pxQueue->cTxLock = queueUNLOCKED;
     }
-    taskEXIT_CRITICAL();
+    taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
 
     /* Do the same for the Rx lock. */
-    taskENTER_CRITICAL();
+    taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
     {
         int8_t cRxLock = pxQueue->cRxLock;
 
@@ -2460,14 +2448,14 @@ static void prvUnlockQueue( Queue_t * const pxQueue )
 
         pxQueue->cRxLock = queueUNLOCKED;
     }
-    taskEXIT_CRITICAL();
+    taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
 }
 /*-----------------------------------------------------------*/
 
 static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
 {
     BaseType_t xReturn;
-    taskENTER_CRITICAL();
+    taskENTER_CRITICAL( &( ( ( Queue_t * ) pxQueue )->xQueueLock ) );
     {
         if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0 )
         {
@@ -2478,7 +2466,7 @@ static BaseType_t prvIsQueueEmpty( const Queue_t * pxQueue )
             xReturn = pdFALSE;
         }
     }
-    taskEXIT_CRITICAL();
+    taskEXIT_CRITICAL( &( ( ( Queue_t * ) pxQueue )->xQueueLock ) );
 
     return xReturn;
 }
@@ -2837,7 +2825,7 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
     {
         UBaseType_t ux;
 
-        portENTER_CRITICAL(&queue_registry_spinlock);
+        taskENTER_CRITICAL( &xQueueRegistryLock );
         /* See if there is an empty space in the registry.  A NULL name denotes
          * a free slot. */
         for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
@@ -2856,7 +2844,7 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
                 mtCOVERAGE_TEST_MARKER();
             }
         }
-        portEXIT_CRITICAL(&queue_registry_spinlock);
+        taskEXIT_CRITICAL( &xQueueRegistryLock );
     }
 
 #endif /* configQUEUE_REGISTRY_SIZE */
@@ -2869,7 +2857,7 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
         UBaseType_t ux;
         const char * pcReturn = NULL; /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
 
-        portENTER_CRITICAL(&queue_registry_spinlock);
+        taskENTER_CRITICAL( &xQueueRegistryLock );
 
         /* Note there is nothing here to protect against another task adding or
          * removing entries from the registry while it is being searched. */
@@ -2886,7 +2874,7 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
                 mtCOVERAGE_TEST_MARKER();
             }
         }
-        portEXIT_CRITICAL(&queue_registry_spinlock);
+        taskEXIT_CRITICAL( &xQueueRegistryLock );
 
         return pcReturn;
     } /*lint !e818 xQueue cannot be a pointer to const because it is a typedef. */
@@ -2900,7 +2888,7 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
     {
         UBaseType_t ux;
 
-        portENTER_CRITICAL(&queue_registry_spinlock);
+        taskENTER_CRITICAL( &xQueueRegistryLock );
 
         /* See if the handle of the queue being unregistered in actually in the
          * registry. */
@@ -2922,7 +2910,7 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
                 mtCOVERAGE_TEST_MARKER();
             }
         }
-        portEXIT_CRITICAL(&queue_registry_spinlock);
+        taskEXIT_CRITICAL( &xQueueRegistryLock );
 
     } /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 
@@ -2993,7 +2981,7 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
         Queue_t * pxQueue = (Queue_t * )xQueueOrSemaphore;
 #endif
 
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
         {
             if( ( ( Queue_t * ) xQueueOrSemaphore )->pxQueueSetContainer != NULL )
             {
@@ -3012,7 +3000,7 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
                 xReturn = pdPASS;
             }
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
 
         return xReturn;
     }
@@ -3045,12 +3033,12 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
 #ifdef ESP_PLATFORM
             Queue_t* pxQueue = (Queue_t*)pxQueueOrSemaphore;
 #endif
-            taskENTER_CRITICAL();
+            taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
             {
                 /* The queue is no longer contained in the set. */
                 pxQueueOrSemaphore->pxQueueSetContainer = NULL;
             }
-            taskEXIT_CRITICAL();
+            taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
             xReturn = pdPASS;
         }
 
@@ -3103,7 +3091,7 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
         configASSERT( pxQueueSetContainer ); /* LCOV_EXCL_BR_LINE */
 
         //Acquire the Queue set's spinlock
-        portENTER_CRITICAL(&(pxQueueSetContainer->mux));
+        taskENTER_CRITICAL( &( pxQueueSetContainer->xQueueLock ) );
 
         configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
 
@@ -3146,7 +3134,7 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
         }
 
         //Release the Queue set's spinlock
-        portEXIT_CRITICAL(&(pxQueueSetContainer->mux));
+        taskEXIT_CRITICAL( &( pxQueueSetContainer->xQueueLock ) );
 
         return xReturn;
     }
diff --git a/components/freertos/FreeRTOS-Kernel/stream_buffer.c b/components/freertos/FreeRTOS-Kernel/stream_buffer.c
index 2cfb4aade6..f10b24437e 100644
--- a/components/freertos/FreeRTOS-Kernel/stream_buffer.c
+++ b/components/freertos/FreeRTOS-Kernel/stream_buffer.c
@@ -45,18 +45,6 @@
 #include "task.h"
 #include "stream_buffer.h"
 
-#ifdef ESP_PLATFORM
-#define taskCRITICAL_MUX &pxStreamBuffer->xStreamBufferMux
-#undef taskENTER_CRITICAL
-#undef taskEXIT_CRITICAL
-#undef taskENTER_CRITICAL_ISR
-#undef taskEXIT_CRITICAL_ISR
-#define taskENTER_CRITICAL( )     portENTER_CRITICAL( taskCRITICAL_MUX )
-#define taskEXIT_CRITICAL( )            portEXIT_CRITICAL( taskCRITICAL_MUX )
-#define taskENTER_CRITICAL_ISR( )     portENTER_CRITICAL_ISR( taskCRITICAL_MUX )
-#define taskEXIT_CRITICAL_ISR( )        portEXIT_CRITICAL_ISR( taskCRITICAL_MUX )
-#endif
-
 #if ( configUSE_TASK_NOTIFICATIONS != 1 )
     #error configUSE_TASK_NOTIFICATIONS must be set to 1 to build stream_buffer.c
 #endif
@@ -75,7 +63,7 @@
 #ifndef sbRECEIVE_COMPLETED
 #ifdef ESP_PLATFORM // IDF-3775
     #define sbRECEIVE_COMPLETED( pxStreamBuffer )                         \
-    taskENTER_CRITICAL();                                                 \
+    taskENTER_CRITICAL( &( pxStreamBuffer->xStreamBufferLock ) );         \
     {                                                                     \
         if( ( pxStreamBuffer )->xTaskWaitingToSend != NULL )              \
         {                                                                 \
@@ -85,7 +73,7 @@
             ( pxStreamBuffer )->xTaskWaitingToSend = NULL;                \
         }                                                                 \
     }                                                                     \
-    taskEXIT_CRITICAL();
+    taskEXIT_CRITICAL( &( pxStreamBuffer->xStreamBufferLock ) );
 #else
     #define sbRECEIVE_COMPLETED( pxStreamBuffer )                         \
     vTaskSuspendAll();                                                    \
@@ -129,7 +117,7 @@
 #ifndef sbSEND_COMPLETED
 #ifdef ESP_PLATFORM // IDF-3755
     #define sbSEND_COMPLETED( pxStreamBuffer )                               \
-    taskENTER_CRITICAL();                                                    \
+    taskENTER_CRITICAL( &( pxStreamBuffer->xStreamBufferLock ) );            \
     {                                                                        \
         if( ( pxStreamBuffer )->xTaskWaitingToReceive != NULL )              \
         {                                                                    \
@@ -139,7 +127,7 @@
             ( pxStreamBuffer )->xTaskWaitingToReceive = NULL;                \
         }                                                                    \
     }                                                                        \
-    taskEXIT_CRITICAL();
+    taskEXIT_CRITICAL( &( pxStreamBuffer->xStreamBufferLock ) );
 #else
     #define sbSEND_COMPLETED( pxStreamBuffer )                               \
     vTaskSuspendAll();                                                       \
@@ -202,8 +190,7 @@ typedef struct StreamBufferDef_t                 /*lint !e9058 Style convention
         UBaseType_t uxStreamBufferNumber; /* Used for tracing purposes. */
     #endif
 #ifdef ESP_PLATFORM
-    /* Mutex required due to SMP. This field shall be the last one of the structure. */
-    portMUX_TYPE xStreamBufferMux;
+    portMUX_TYPE xStreamBufferLock;     /* Spinlock required for SMP critical sections */
 #endif // ESP_PLATFORM
 } StreamBuffer_t;
 
@@ -485,7 +472,7 @@ BaseType_t xStreamBufferReset( StreamBufferHandle_t xStreamBuffer )
     #endif
 
     /* Can only reset a message buffer if there are no tasks blocked on it. */
-    taskENTER_CRITICAL();
+    taskENTER_CRITICAL( &( pxStreamBuffer->xStreamBufferLock ) );
     {
         if( pxStreamBuffer->xTaskWaitingToReceive == NULL )
         {
@@ -520,7 +507,7 @@ BaseType_t xStreamBufferReset( StreamBufferHandle_t xStreamBuffer )
             }
         }
     }
-    taskEXIT_CRITICAL();
+    taskEXIT_CRITICAL( &( pxStreamBuffer->xStreamBufferLock ) );
 
     return xReturn;
 }
@@ -657,7 +644,7 @@ size_t xStreamBufferSend( StreamBufferHandle_t xStreamBuffer,
         {
             /* Wait until the required number of bytes are free in the message
              * buffer. */
-            taskENTER_CRITICAL();
+            taskENTER_CRITICAL( &( pxStreamBuffer->xStreamBufferLock ) );
             {
                 xSpace = xStreamBufferSpacesAvailable( pxStreamBuffer );
 
@@ -672,11 +659,11 @@ size_t xStreamBufferSend( StreamBufferHandle_t xStreamBuffer,
                 }
                 else
                 {
-                    taskEXIT_CRITICAL();
+                    taskEXIT_CRITICAL( &( pxStreamBuffer->xStreamBufferLock ) );
                     break;
                 }
             }
-            taskEXIT_CRITICAL();
+            taskEXIT_CRITICAL( &( pxStreamBuffer->xStreamBufferLock ) );
 
             traceBLOCKING_ON_STREAM_BUFFER_SEND( xStreamBuffer );
             ( void ) xTaskNotifyWait( ( uint32_t ) 0, ( uint32_t ) 0, NULL, xTicksToWait );
@@ -855,7 +842,7 @@ size_t xStreamBufferReceive( StreamBufferHandle_t xStreamBuffer,
     {
         /* Checking if there is data and clearing the notification state must be
          * performed atomically. */
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &( pxStreamBuffer->xStreamBufferLock ) );
         {
             xBytesAvailable = prvBytesInBuffer( pxStreamBuffer );
 
@@ -878,7 +865,7 @@ size_t xStreamBufferReceive( StreamBufferHandle_t xStreamBuffer,
                 mtCOVERAGE_TEST_MARKER();
             }
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &( pxStreamBuffer->xStreamBufferLock ) );
 
         if( xBytesAvailable <= xBytesToStoreMessageLength )
         {
@@ -1358,7 +1345,7 @@ static void prvInitialiseNewStreamBuffer( StreamBuffer_t * const pxStreamBuffer,
     pxStreamBuffer->xTriggerLevelBytes = xTriggerLevelBytes;
     pxStreamBuffer->ucFlags = ucFlags;
 #ifdef ESP_PLATFORM
-    portMUX_INITIALIZE( &pxStreamBuffer->xStreamBufferMux );
+    portMUX_INITIALIZE( &( pxStreamBuffer->xStreamBufferLock ) );
 #endif // ESP_PLATFORM
 }
 
@@ -1386,8 +1373,8 @@ static void prvInitialiseNewStreamBuffer( StreamBuffer_t * const pxStreamBuffer,
 
         /* Do not include the spinlock in the part to reset!
          * Thus, make sure the spinlock is the last field of the structure. */
-        _Static_assert( offsetof(StreamBuffer_t, xStreamBufferMux) == sizeof( StreamBuffer_t ) - sizeof(portMUX_TYPE),
-                        "xStreamBufferMux must be the last field of structure StreamBuffer_t" );
+        _Static_assert( offsetof(StreamBuffer_t, xStreamBufferLock) == sizeof( StreamBuffer_t ) - sizeof(portMUX_TYPE),
+                        "xStreamBufferLock must be the last field of structure StreamBuffer_t" );
         const size_t erasable = sizeof( StreamBuffer_t ) - sizeof(portMUX_TYPE);
         ( void ) memset( ( void * ) pxStreamBuffer, 0x00, erasable ); /*lint !e9087 memset() requires void *. */
         pxStreamBuffer->pucBuffer = pucBuffer;
diff --git a/components/freertos/FreeRTOS-Kernel/tasks.c b/components/freertos/FreeRTOS-Kernel/tasks.c
index eb01826a2b..c6db0ad3b7 100644
--- a/components/freertos/FreeRTOS-Kernel/tasks.c
+++ b/components/freertos/FreeRTOS-Kernel/tasks.c
@@ -47,15 +47,6 @@
 #include "stack_macros.h"
 
 #ifdef ESP_PLATFORM
-#define taskCRITICAL_MUX &xTaskQueueMutex
-#undef taskENTER_CRITICAL
-#undef taskEXIT_CRITICAL
-#undef taskENTER_CRITICAL_ISR
-#undef taskEXIT_CRITICAL_ISR
-#define taskENTER_CRITICAL( )           portENTER_CRITICAL( taskCRITICAL_MUX )
-#define taskEXIT_CRITICAL( )            portEXIT_CRITICAL( taskCRITICAL_MUX )
-#define taskENTER_CRITICAL_ISR( )       portENTER_CRITICAL_ISR( taskCRITICAL_MUX )
-#define taskEXIT_CRITICAL_ISR( )        portEXIT_CRITICAL_ISR( taskCRITICAL_MUX )
 #undef _REENT_INIT_PTR
 #define _REENT_INIT_PTR                 esp_reent_init
 extern void esp_vApplicationIdleHook(void);
@@ -395,7 +386,9 @@ PRIVILEGED_DATA static List_t * volatile pxOverflowDelayedTaskList;      /*< Poi
 PRIVILEGED_DATA static List_t xPendingReadyList[ configNUM_CORES ];                      /*< Tasks that have been readied while the scheduler was suspended.  They will be moved to the ready list when the scheduler is resumed. */
 
 #ifdef ESP_PLATFORM
-PRIVILEGED_DATA static portMUX_TYPE xTaskQueueMutex = portMUX_INITIALIZER_UNLOCKED;
+/* Spinlock required for SMP critical sections. This lock protects all of the
+ * kernel's data structures such as various tasks lists, flags, and tick counts. */
+PRIVILEGED_DATA static portMUX_TYPE xKernelLock = portMUX_INITIALIZER_UNLOCKED;
 #endif // ESP_PLATFORM
 
 #if ( INCLUDE_vTaskDelete == 1 )
@@ -1252,7 +1245,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
 
     /* Ensure interrupts don't access the task lists while the lists are being
      * updated. */
-    taskENTER_CRITICAL();
+    taskENTER_CRITICAL( &xKernelLock );
     {
         uxCurrentNumberOfTasks++;
 
@@ -1346,13 +1339,13 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
 
         portSETUP_TCB( pxNewTCB );
     }
-    taskEXIT_CRITICAL();
+    taskEXIT_CRITICAL( &xKernelLock );
 
     if( xSchedulerRunning != pdFALSE )
     {
         /* If the created task is of a higher priority than the current task
          * then it should run now. */
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xKernelLock );
 
         /* If the created task is of a higher priority than the current task
          * then it should run now. */
@@ -1365,7 +1358,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
             mtCOVERAGE_TEST_MARKER();
         }
 
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xKernelLock );
     }
     else
     {
@@ -1425,7 +1418,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
         BaseType_t core;
         BaseType_t xFreeNow = 0;
 
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xKernelLock );
         {
             core = xPortGetCoreID();
             curTCB = pxCurrentTCB[core];
@@ -1490,13 +1483,13 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
                 {
                     /* SMP case of deleting a task running on a different core. Same issue
                     as a task deleting itself, but we need to send a yield to this task now
-                    before we release xTaskQueueMutex.
+                    before we release xKernelLock.
 
                     Specifically there is a case where the other core may already be spinning on
-                    xTaskQueueMutex waiting to go into a blocked state. A check is added in
+                    xKernelLock waiting to go into a blocked state. A check is added in
                     prvAddCurrentTaskToDelayedList() to prevent it from removing itself from
                     xTasksWaitingTermination list in this case (instead it will immediately
-                    release xTaskQueueMutex again and be yielded before the FreeRTOS function
+                    release xKernelLock again and be yielded before the FreeRTOS function
                     returns.) */
                     vPortYieldOtherCore( !core );
                 }
@@ -1513,7 +1506,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
 
             traceTASK_DELETE( pxTCB );
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xKernelLock );
 
         if(xFreeNow == pdTRUE) {
             #if ( configNUM_THREAD_LOCAL_STORAGE_POINTERS > 0 ) && ( configTHREAD_LOCAL_STORAGE_DELETE_CALLBACKS )
@@ -1568,7 +1561,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
         configASSERT( xTaskGetSchedulerState() != taskSCHEDULER_SUSPENDED );
 
 #ifdef ESP_PLATFORM // IDF-3755
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xKernelLock );
 #else
         vTaskSuspendAll();
 #endif // ESP_PLATFORM
@@ -1628,7 +1621,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
             }
         }
 #ifdef ESP_PLATFORM // IDF-3755
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xKernelLock );
 #else
         xAlreadyYielded = xTaskResumeAll();
 #endif // ESP_PLATFORM
@@ -1662,7 +1655,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
         {
             configASSERT( xTaskGetSchedulerState() != taskSCHEDULER_SUSPENDED );
 #ifdef ESP_PLATFORM // IDF-3755
-            taskENTER_CRITICAL();
+            taskENTER_CRITICAL( &xKernelLock );
 #else
             vTaskSuspendAll();
 #endif // ESP_PLATFORM
@@ -1679,7 +1672,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
                 prvAddCurrentTaskToDelayedList( xPortGetCoreID(), xTicksToDelay );
             }
 #ifdef ESP_PLATFORM // IDF-3755
-            taskEXIT_CRITICAL();
+            taskEXIT_CRITICAL( &xKernelLock );
 #else
             xAlreadyYielded = xTaskResumeAll();
 #endif // ESP_PLATFORM
@@ -1706,7 +1699,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
 
         configASSERT( pxTCB );
 
-        taskENTER_CRITICAL();     //Need critical section incase either core context switches in between
+        taskENTER_CRITICAL( &xKernelLock );     //Need critical section incase either core context switches in between
         if( pxTCB == pxCurrentTCB[xPortGetCoreID()])
         {
             /* The task calling this function is querying its own state. */
@@ -1790,7 +1783,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
                 eReturn = eReady;
             }
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xKernelLock );
 
         return eReturn;
     } /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
@@ -1805,14 +1798,14 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
         TCB_t const * pxTCB;
         UBaseType_t uxReturn;
 
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xKernelLock );
         {
             /* If null is passed in here then it is the priority of the task
              * that called uxTaskPriorityGet() that is being queried. */
             pxTCB = prvGetTCBFromHandle( xTask );
             uxReturn = pxTCB->uxPriority;
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xKernelLock );
 
         return uxReturn;
     }
@@ -1845,14 +1838,14 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
          * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
         portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 
-        portENTER_CRITICAL_ISR(&xTaskQueueMutex );
+        taskENTER_CRITICAL_ISR( &xKernelLock );
         {
             /* If null is passed in here then it is the priority of the calling
              * task that is being queried. */
             pxTCB = prvGetTCBFromHandle( xTask );
             uxReturn = pxTCB->uxPriority;
         }
-        portEXIT_CRITICAL_ISR(&xTaskQueueMutex);
+        taskEXIT_CRITICAL_ISR( &xKernelLock );
 
         return uxReturn;
     }
@@ -1881,7 +1874,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
             mtCOVERAGE_TEST_MARKER();
         }
 
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xKernelLock );
         {
             /* If null is passed in here then it is the priority of the calling
              * task that is being changed. */
@@ -2020,7 +2013,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
                 ( void ) uxPriorityUsedOnEntry;
             }
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xKernelLock );
     }
 
 #endif /* INCLUDE_vTaskPrioritySet */
@@ -2033,7 +2026,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
         TCB_t * pxTCB;
         TCB_t * curTCB;
 
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xKernelLock );
         {
             /* If null is passed in here then it is the running task that is
              * being suspended. */
@@ -2081,17 +2074,17 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
                 }
             #endif /* if ( configUSE_TASK_NOTIFICATIONS == 1 ) */
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xKernelLock );
 
         if( xSchedulerRunning != pdFALSE )
         {
             /* Reset the next expected unblock time in case it referred to the
              * task that is now in the Suspended state. */
-            taskENTER_CRITICAL();
+            taskENTER_CRITICAL( &xKernelLock );
             {
                 prvResetNextTaskUnblockTime();
             }
-            taskEXIT_CRITICAL();
+            taskEXIT_CRITICAL( &xKernelLock );
         }
         else
         {
@@ -2103,9 +2096,9 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
             if( xSchedulerRunning != pdFALSE )
             {
                 /* The current task has just been suspended. */
-                taskENTER_CRITICAL();
+                taskENTER_CRITICAL( &xKernelLock );
                 BaseType_t suspended = uxSchedulerSuspended[xPortGetCoreID()];
-                taskEXIT_CRITICAL();
+                taskEXIT_CRITICAL( &xKernelLock );
 
                 configASSERT( suspended == 0 );
                 (void)suspended;
@@ -2122,9 +2115,9 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
                      * NULL so when the next task is created pxCurrentTCB will
                      * be set to point to it no matter what its relative priority
                      * is. */
-                    taskENTER_CRITICAL();
+                    taskENTER_CRITICAL( &xKernelLock );
                     pxCurrentTCB[ xPortGetCoreID() ] = NULL;
-                    taskEXIT_CRITICAL();
+                    taskEXIT_CRITICAL( &xKernelLock );
                 }
                 else
                 {
@@ -2139,11 +2132,11 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
                 /* A task other than the currently running task was suspended,
                  * reset the next expected unblock time in case it referred to the
                  * task that is now in the Suspended state. */
-                taskENTER_CRITICAL();
+                taskENTER_CRITICAL( &xKernelLock );
                 {
                     prvResetNextTaskUnblockTime();
                 }
-                taskEXIT_CRITICAL();
+                taskEXIT_CRITICAL( &xKernelLock );
             }
             else
             {
@@ -2211,7 +2204,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
         /* It does not make sense to resume the calling task. */
         configASSERT( xTaskToResume );
 
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xKernelLock );
         {
             /* The parameter cannot be NULL as it is impossible to resume the
              * currently executing task. */
@@ -2249,7 +2242,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
                 mtCOVERAGE_TEST_MARKER();
             }
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xKernelLock );
     }
 
 #endif /* INCLUDE_vTaskSuspend */
@@ -2283,7 +2276,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
          * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
         portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 
-        taskENTER_CRITICAL_ISR();
+        taskENTER_CRITICAL_ISR( &xKernelLock );
         {
             if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
             {
@@ -2324,7 +2317,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
                 mtCOVERAGE_TEST_MARKER();
             }
         }
-        taskEXIT_CRITICAL_ISR();
+        taskEXIT_CRITICAL_ISR( &xKernelLock );
 
         return xYieldRequired;
     }
@@ -2540,7 +2533,7 @@ void vTaskSuspendAll( void )
     TickType_t xReturn;
 
 
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xKernelLock );
         if( pxCurrentTCB[ xPortGetCoreID() ]->uxPriority > tskIDLE_PRIORITY )
         {
             xReturn = 0;
@@ -2567,7 +2560,7 @@ void vTaskSuspendAll( void )
         {
             xReturn = xNextTaskUnblockTime - xTickCount;
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xKernelLock );
 
         return xReturn;
     }
@@ -2589,7 +2582,7 @@ BaseType_t xTaskResumeAll( void )
      * removed task will have been added to the xPendingReadyList.  Once the
      * scheduler has been resumed it is safe to move all the pending ready
      * tasks from this list into their appropriate ready list. */
-    taskENTER_CRITICAL();
+    taskENTER_CRITICAL( &xKernelLock );
     {
 #ifdef ESP_PLATFORM
         /* Minor optimization. Core ID can't change while inside a critical section */
@@ -2691,7 +2684,7 @@ BaseType_t xTaskResumeAll( void )
             mtCOVERAGE_TEST_MARKER();
         }
     }
-    taskEXIT_CRITICAL();
+    taskEXIT_CRITICAL( &xKernelLock );
 
     return xAlreadyYielded;
 }
@@ -2838,7 +2831,7 @@ char * pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char
         configASSERT( strlen( pcNameToQuery ) < configMAX_TASK_NAME_LEN );
 
 #ifdef ESP_PLATFORM // IDF-3755
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xKernelLock );
 #else
         vTaskSuspendAll();
 #endif // ESP_PLATFORM
@@ -2888,7 +2881,7 @@ char * pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char
             #endif
         }
 #ifdef ESP_PLATFORM // IDF-3755
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xKernelLock );
 #else
         ( void ) xTaskResumeAll();
 #endif // ESP_PLATFORM
@@ -2908,7 +2901,7 @@ char * pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char
         UBaseType_t uxTask = 0, uxQueue = configMAX_PRIORITIES;
 
 #ifdef ESP_PLATFORM // IDF-3755
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xKernelLock );
 #else
         vTaskSuspendAll();
 #endif // ESP_PLATFORM
@@ -2971,7 +2964,7 @@ char * pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char
             }
         }
 #ifdef ESP_PLATFORM // IDF-3755
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xKernelLock );
 #else
         ( void ) xTaskResumeAll();
 #endif // ESP_PLATFORM
@@ -3011,7 +3004,7 @@ char * pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char
     {
 #ifdef ESP_PLATFORM
         /* For SMP, we require a critical section to access xTickCount */
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xKernelLock );
 #endif
         /* Correct the tick count value after a period during which the tick
          * was suppressed.  Note this does *not* call the tick hook function for
@@ -3020,7 +3013,7 @@ char * pcTaskGetName( TaskHandle_t xTaskToQuery ) /*lint !e971 Unqualified char
         xTickCount += xTicksToJump;
         traceINCREASE_TICK_COUNT( xTicksToJump );
 #ifdef ESP_PLATFORM
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xKernelLock );
 #endif
     }
 
@@ -3045,9 +3038,9 @@ BaseType_t xTaskCatchUpTicks( TickType_t xTicksToCatchUp )
 #ifdef ESP_PLATFORM
     /* For SMP, we still require a critical section to access xPendedTicks even
      * if the scheduler is disabled. */
-    taskENTER_CRITICAL();
+    taskENTER_CRITICAL( &xKernelLock );
     xPendedTicks += xTicksToCatchUp;
-    taskEXIT_CRITICAL();
+    taskEXIT_CRITICAL( &xKernelLock );
 #else // ESP_PLATFORM
     xPendedTicks += xTicksToCatchUp;
 #endif // ESP_PLATFORM
@@ -3067,7 +3060,7 @@ BaseType_t xTaskCatchUpTicks( TickType_t xTicksToCatchUp )
         configASSERT( pxTCB );
 
 #ifdef ESP_PLATFORM // IDF-3755
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xKernelLock );
 #else
         vTaskSuspendAll();
 #endif // ESP_PLATFORM
@@ -3087,7 +3080,7 @@ BaseType_t xTaskCatchUpTicks( TickType_t xTicksToCatchUp )
                  * the event list too.  Interrupts can touch the event list item,
                  * even though the scheduler is suspended, so a critical section
                  * is used. */
-                taskENTER_CRITICAL();
+                taskENTER_CRITICAL( &xKernelLock );
                 {
                     if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
                     {
@@ -3103,7 +3096,7 @@ BaseType_t xTaskCatchUpTicks( TickType_t xTicksToCatchUp )
                         mtCOVERAGE_TEST_MARKER();
                     }
                 }
-                taskEXIT_CRITICAL();
+                taskEXIT_CRITICAL( &xKernelLock );
 
                 /* Place the unblocked task into the appropriate ready list. */
                 prvAddTaskToReadyList( pxTCB );
@@ -3134,7 +3127,7 @@ BaseType_t xTaskCatchUpTicks( TickType_t xTicksToCatchUp )
             }
         }
 #ifdef ESP_PLATFORM // IDF-3755
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xKernelLock );
 #else
         ( void ) xTaskResumeAll();
 #endif // ESP_PLATFORM
@@ -3170,7 +3163,7 @@ BaseType_t xTaskIncrementTick( void )
      * - Other cores could be accessing them simultaneously
      * - Unlike other ports, we call xTaskIncrementTick() without disabling nested
      *   interrupts, which in turn is disabled by the critical section. */
-    taskENTER_CRITICAL_ISR();
+    taskENTER_CRITICAL_ISR( &xKernelLock );
 #endif // ESP_PLATFORM
 
     if( uxSchedulerSuspended[ 0 ] == ( UBaseType_t ) pdFALSE )
@@ -3302,7 +3295,7 @@ BaseType_t xTaskIncrementTick( void )
             TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
         #endif /* configUSE_TICK_HOOK */
         /* Exit the critical section as we have finished accessing the kernel data structures. */
-        taskEXIT_CRITICAL_ISR();
+        taskEXIT_CRITICAL_ISR( &xKernelLock );
 #endif // ESP_PLATFORM
 
         #if ( configUSE_TICK_HOOK == 1 )
@@ -3342,7 +3335,7 @@ BaseType_t xTaskIncrementTick( void )
         ++xPendedTicks;
 #ifdef ESP_PLATFORM
         /* Exit the critical section as we have finished accessing the kernel data structures. */
-        taskEXIT_CRITICAL_ISR();
+        taskEXIT_CRITICAL_ISR( &xKernelLock );
 #endif // ESP_PLATFORM
 
         /* The tick hook gets called at regular intervals, even if the
@@ -3381,7 +3374,7 @@ BaseType_t xTaskIncrementTick( void )
             * - Unlike other ports, we call xTaskIncrementTick() without disabling
             *   nested interrupts, which in turn is disabled by the critical
             *   section. */
-            taskENTER_CRITICAL_ISR();
+            taskENTER_CRITICAL_ISR( &xKernelLock );
 
             /* A task being unblocked cannot cause an immediate context switch
              * if preemption is turned off. */
@@ -3415,7 +3408,7 @@ BaseType_t xTaskIncrementTick( void )
             #endif /* ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) ) */
 
             /* Exit the critical section as we have finished accessing the kernel data structures. */
-            taskEXIT_CRITICAL_ISR();
+            taskEXIT_CRITICAL_ISR( &xKernelLock );
 
             #if ( configUSE_PREEMPTION == 1 )
                 {
@@ -3463,11 +3456,11 @@ BaseType_t xTaskIncrementTick( void )
 
         /* Save the hook function in the TCB.  A critical section is required as
          * the value can be accessed from an interrupt. */
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xKernelLock );
         {
             xTCB->pxTaskTag = pxHookFunction;
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xKernelLock );
     }
 
 #endif /* configUSE_APPLICATION_TASK_TAG */
@@ -3485,11 +3478,11 @@ BaseType_t xTaskIncrementTick( void )
 
         /* Save the hook function in the TCB.  A critical section is required as
          * the value can be accessed from an interrupt. */
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xKernelLock );
         {
             xReturn = pxTCB->pxTaskTag;
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xKernelLock );
 
         return xReturn;
     }
@@ -3513,7 +3506,7 @@ BaseType_t xTaskIncrementTick( void )
         /* Save the hook function in the TCB.  A critical section is required as
          * the value can be accessed from an interrupt. */
 #ifdef ESP_PLATFORM
-        portENTER_CRITICAL_ISR(&xTaskQueueMutex);
+        taskENTER_CRITICAL_ISR( &xKernelLock );
 #else
         uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 #endif
@@ -3521,7 +3514,7 @@ BaseType_t xTaskIncrementTick( void )
             xReturn = pxTCB->pxTaskTag;
         }
 #ifdef ESP_PLATFORM
-        portEXIT_CRITICAL_ISR(&xTaskQueueMutex);
+        taskEXIT_CRITICAL_ISR( &xKernelLock );
 #else
         portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 #endif
@@ -3659,7 +3652,7 @@ void vTaskSwitchContext( void )
      * - ISR dispatcher when return from an ISR (interrupts will already be disabled)
      * - vTaskSuspend() which is not in a critical section
      * Therefore, we enter a critical section ISR version to ensure safety */
-    taskENTER_CRITICAL_ISR();
+    taskENTER_CRITICAL_ISR( &xKernelLock );
 #endif // ESP_PLATFORM
     if( uxSchedulerSuspended[ xPortGetCoreID() ] != ( UBaseType_t ) pdFALSE )
     {
@@ -3749,7 +3742,7 @@ void vTaskSwitchContext( void )
     }
 #ifdef ESP_PLATFORM
     /* Exit the critical section previously entered */
-    taskEXIT_CRITICAL_ISR();
+    taskEXIT_CRITICAL_ISR( &xKernelLock );
 #endif // ESP_PLATFORM
 }
 /*-----------------------------------------------------------*/
@@ -3758,7 +3751,7 @@ void vTaskPlaceOnEventList( List_t * const pxEventList,
                             const TickType_t xTicksToWait )
 {
     configASSERT( pxEventList );
-    taskENTER_CRITICAL();
+    taskENTER_CRITICAL( &xKernelLock );
 
     /* THIS FUNCTION MUST BE CALLED WITH EITHER INTERRUPTS DISABLED OR THE
      * SCHEDULER SUSPENDED AND THE QUEUE BEING ACCESSED LOCKED. */
@@ -3770,7 +3763,7 @@ void vTaskPlaceOnEventList( List_t * const pxEventList,
     vListInsert( pxEventList, &( pxCurrentTCB[xPortGetCoreID()]->xEventListItem ) );
 
     prvAddCurrentTaskToDelayedList( xPortGetCoreID(), xTicksToWait);
-    taskEXIT_CRITICAL();
+    taskEXIT_CRITICAL( &xKernelLock );
 }
 /*-----------------------------------------------------------*/
 
@@ -3779,7 +3772,7 @@ void vTaskPlaceOnUnorderedEventList( List_t * pxEventList,
                                      const TickType_t xTicksToWait )
 {
     configASSERT( pxEventList );
-    taskENTER_CRITICAL();
+    taskENTER_CRITICAL( &xKernelLock );
 
     /* Store the item value in the event list item.  It is safe to access the
      * event list item here as interrupts won't access the event list item of a
@@ -3794,7 +3787,7 @@ void vTaskPlaceOnUnorderedEventList( List_t * pxEventList,
     vListInsertEnd( pxEventList, &( pxCurrentTCB[xPortGetCoreID()]->xEventListItem ) );
 
     prvAddCurrentTaskToDelayedList( xPortGetCoreID(), xTicksToWait );
-    taskEXIT_CRITICAL();
+    taskEXIT_CRITICAL( &xKernelLock );
 }
 /*-----------------------------------------------------------*/
 
@@ -3802,7 +3795,7 @@ void vTaskPlaceOnUnorderedEventList( List_t * pxEventList,
 
     void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
     {
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xKernelLock );
         configASSERT( pxEventList );
 
         /* This function should not be called by application code hence the
@@ -3827,7 +3820,7 @@ void vTaskPlaceOnUnorderedEventList( List_t * pxEventList,
 
         traceTASK_DELAY_UNTIL( );
         prvAddCurrentTaskToDelayedList( xPortGetCoreID(), xTicksToWait );
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xKernelLock );
     }
 
 #endif /* configUSE_TIMERS */
@@ -3840,7 +3833,7 @@ BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
     BaseType_t xTaskCanBeReady;
     UBaseType_t i, uxTargetCPU;
 
-    taskENTER_CRITICAL_ISR();
+    taskENTER_CRITICAL_ISR( &xKernelLock );
     /* THIS FUNCTION MUST BE CALLED FROM A CRITICAL SECTION.  It can also be
      * called from a critical section within an ISR. */
 
@@ -3862,7 +3855,7 @@ BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
     }
     else
     {
-        taskEXIT_CRITICAL_ISR();
+        taskEXIT_CRITICAL_ISR( &xKernelLock );
         return pdFALSE;
     }
 
@@ -3932,22 +3925,22 @@ BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
     }
     #endif
 
-    taskEXIT_CRITICAL_ISR();
+    taskEXIT_CRITICAL_ISR( &xKernelLock );
     return xReturn;
 }
 /*-----------------------------------------------------------*/
 
 #ifdef ESP_PLATFORM
-void vTaskTakeEventListLock( void )
+void vTaskTakeKernelLock( void )
 {
-    /* We call the tasks.c critical section macro to take xTaskQueueMutex */
-    taskENTER_CRITICAL();
+    /* We call the tasks.c critical section macro to take xKernelLock */
+    taskENTER_CRITICAL( &xKernelLock );
 }
 
-void vTaskReleaseEventListLock( void )
+void vTaskReleaseKernelLock( void )
 {
-    /* We call the tasks.c critical section macro to release xTaskQueueMutex */
-    taskEXIT_CRITICAL();
+    /* We call the tasks.c critical section macro to release xKernelLock */
+    taskEXIT_CRITICAL( &xKernelLock );
 }
 #endif // ESP_PLATFORM
 
@@ -3956,7 +3949,7 @@ void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem,
 {
     TCB_t * pxUnblockedTCB;
 
-    taskENTER_CRITICAL();
+    taskENTER_CRITICAL( &xKernelLock );
 
     /* Store the new item value in the event list. */
     listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
@@ -3984,19 +3977,19 @@ void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem,
         taskYIELD_OTHER_CORE( pxUnblockedTCB->xCoreID, pxUnblockedTCB->uxPriority );
     }
 
-    taskEXIT_CRITICAL();
+    taskEXIT_CRITICAL( &xKernelLock );
 }
 /*-----------------------------------------------------------*/
 
 void vTaskSetTimeOutState( TimeOut_t * const pxTimeOut )
 {
     configASSERT( pxTimeOut );
-    taskENTER_CRITICAL();
+    taskENTER_CRITICAL( &xKernelLock );
     {
         pxTimeOut->xOverflowCount = xNumOfOverflows;
         pxTimeOut->xTimeOnEntering = xTickCount;
     }
-    taskEXIT_CRITICAL();
+    taskEXIT_CRITICAL( &xKernelLock );
 }
 /*-----------------------------------------------------------*/
 
@@ -4016,7 +4009,7 @@ void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
      */
     #if ( ( ESP_PLATFORM == 1 ) && ( configNUM_CORES > 1 ) )
         configASSERT( pxTimeOut );
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xKernelLock );
     #endif // ( ( ESP_PLATFORM == 1 ) && ( configNUM_CORES > 1 ) )
 
         /* For internal use only as it does not use a critical section. */
@@ -4024,7 +4017,7 @@ void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
         pxTimeOut->xTimeOnEntering = xTickCount;
 
     #if ( ( ESP_PLATFORM == 1 ) && ( configNUM_CORES > 1 ) )
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xKernelLock );
     #endif // ( ( ESP_PLATFORM == 1 ) && ( configNUM_CORES > 1 ) )
 }
 /*-----------------------------------------------------------*/
@@ -4037,7 +4030,7 @@ BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
     configASSERT( pxTimeOut );
     configASSERT( pxTicksToWait );
 
-    taskENTER_CRITICAL();
+    taskENTER_CRITICAL( &xKernelLock );
     {
         /* Minor optimisation.  The tick count cannot change in this block. */
         const TickType_t xConstTickCount = xTickCount;
@@ -4087,7 +4080,7 @@ BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
             xReturn = pdTRUE;
         }
     }
-    taskEXIT_CRITICAL();
+    taskEXIT_CRITICAL( &xKernelLock );
 
     return xReturn;
 }
@@ -4236,7 +4229,7 @@ static portTASK_FUNCTION( prvIdleTask, pvParameters )
                 if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
                 {
 #ifdef ESP_PLATFORM // IDF-3755
-                    taskENTER_CRITICAL();
+                    taskENTER_CRITICAL( &xKernelLock );
 #else
                     vTaskSuspendAll();
 #endif // ESP_PLATFORM
@@ -4264,7 +4257,7 @@ static portTASK_FUNCTION( prvIdleTask, pvParameters )
                         }
                     }
 #ifdef ESP_PLATFORM // IDF-3755
-                    taskEXIT_CRITICAL();
+                    taskEXIT_CRITICAL( &xKernelLock );
 #else
                     ( void ) xTaskResumeAll();
 #endif // ESP_PLATFORM
@@ -4287,7 +4280,7 @@ static portTASK_FUNCTION( prvIdleTask, pvParameters )
         const UBaseType_t uxNonApplicationTasks = 1;
         eSleepModeStatus eReturn = eStandardSleep;
 
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xKernelLock );
         if( listCURRENT_LIST_LENGTH( &xPendingReadyList[xPortGetCoreID()] ) != 0 )
         {
             /* A task was made ready while the scheduler was suspended. */
@@ -4313,7 +4306,7 @@ static portTASK_FUNCTION( prvIdleTask, pvParameters )
                 mtCOVERAGE_TEST_MARKER();
             }
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xKernelLock );
 
         return eReturn;
     }
@@ -4331,11 +4324,11 @@ static portTASK_FUNCTION( prvIdleTask, pvParameters )
 
         if( xIndex < configNUM_THREAD_LOCAL_STORAGE_POINTERS )
         {
-            taskENTER_CRITICAL();
+            taskENTER_CRITICAL( &xKernelLock );
             pxTCB = prvGetTCBFromHandle( xTaskToSet );
             pxTCB->pvThreadLocalStoragePointers[ xIndex ] = pvValue;
             pxTCB->pvThreadLocalStoragePointersDelCallback[ xIndex ] = xDelCallback;
-            taskEXIT_CRITICAL();
+            taskEXIT_CRITICAL( &xKernelLock );
         }
     }
 
@@ -4354,10 +4347,10 @@ static portTASK_FUNCTION( prvIdleTask, pvParameters )
 
         if( xIndex < configNUM_THREAD_LOCAL_STORAGE_POINTERS )
         {
-            taskENTER_CRITICAL();
+            taskENTER_CRITICAL( &xKernelLock );
             pxTCB = prvGetTCBFromHandle( xTaskToSet );
             pxTCB->pvThreadLocalStoragePointers[ xIndex ] = pvValue;
-            taskEXIT_CRITICAL();
+            taskEXIT_CRITICAL( &xKernelLock );
         }
     }
 #endif /* configTHREAD_LOCAL_STORAGE_DELETE_CALLBACKS */
@@ -4454,13 +4447,13 @@ static void prvCheckTasksWaitingTermination( void )
             BaseType_t xListIsEmpty;
             BaseType_t core = xPortGetCoreID();
 
-            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
+            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL( &xKernelLock )
              * being called too often in the idle task. */
             while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
             {
                 TCB_t *pxTCB = NULL;
 
-                taskENTER_CRITICAL();
+                taskENTER_CRITICAL( &xKernelLock );
                 {
                     xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
                     if( xListIsEmpty == pdFALSE )
@@ -4487,7 +4480,7 @@ static void prvCheckTasksWaitingTermination( void )
                         }
                     }
                 }
-                taskEXIT_CRITICAL();    //Need to call deletion callbacks outside critical section
+                taskEXIT_CRITICAL( &xKernelLock );    //Need to call deletion callbacks outside critical section
 
                 if (pxTCB != NULL) {    //Call deletion callbacks and free TCB memory
                     #if ( configNUM_THREAD_LOCAL_STORAGE_POINTERS > 0 ) && ( configTHREAD_LOCAL_STORAGE_DELETE_CALLBACKS )
@@ -4569,7 +4562,7 @@ static void prvCheckTasksWaitingTermination( void )
                         if( eState == eSuspended )
                         {
 #ifdef ESP_PLATFORM // IDF-3755
-                            taskENTER_CRITICAL();
+                            taskENTER_CRITICAL( &xKernelLock );
 #else
                             vTaskSuspendAll();
 #endif // ESP_PLATFORM
@@ -4580,7 +4573,7 @@ static void prvCheckTasksWaitingTermination( void )
                                 }
                             }
 #ifdef ESP_PLATFORM // IDF-3755
-                            taskEXIT_CRITICAL();
+                            taskEXIT_CRITICAL( &xKernelLock );
 #else
                             ( void ) xTaskResumeAll();
 #endif // ESP_PLATFORM
@@ -4935,7 +4928,7 @@ static void prvResetNextTaskUnblockTime( void )
         TCB_t * const pxMutexHolderTCB = pxMutexHolder;
         BaseType_t xReturn = pdFALSE;
 
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xKernelLock );
         /* If the mutex was given back by an interrupt while the queue was
          * locked then the mutex holder might now be NULL.  _RB_ Is this still
          * needed as interrupts can no longer use mutexes? */
@@ -5012,7 +5005,7 @@ static void prvResetNextTaskUnblockTime( void )
         {
             mtCOVERAGE_TEST_MARKER();
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xKernelLock );
 
         return xReturn;
     }
@@ -5027,7 +5020,7 @@ static void prvResetNextTaskUnblockTime( void )
         TCB_t * const pxTCB = pxMutexHolder;
         BaseType_t xReturn = pdFALSE;
 
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xKernelLock );
         if( pxMutexHolder != NULL )
         {
             /* A task can only have an inherited priority if it holds the mutex.
@@ -5094,7 +5087,7 @@ static void prvResetNextTaskUnblockTime( void )
         {
             mtCOVERAGE_TEST_MARKER();
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xKernelLock );
 
         return xReturn;
     }
@@ -5111,7 +5104,7 @@ static void prvResetNextTaskUnblockTime( void )
         UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
         const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xKernelLock );
         if( pxMutexHolder != NULL )
         {
             /* If pxMutexHolder is not NULL then the holder must hold at least
@@ -5204,7 +5197,7 @@ static void prvResetNextTaskUnblockTime( void )
         {
             mtCOVERAGE_TEST_MARKER();
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xKernelLock );
     }
 
 #endif /* configUSE_MUTEXES */
@@ -5539,13 +5532,13 @@ TickType_t uxTaskResetEventItemValue( void )
 {
     TickType_t uxReturn;
 
-    taskENTER_CRITICAL();
+    taskENTER_CRITICAL( &xKernelLock );
     uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB[ xPortGetCoreID() ]->xEventListItem ) );
 
     /* Reset the event list item to its normal value - so it can be used with
      * queues and semaphores. */
     listSET_LIST_ITEM_VALUE( &( pxCurrentTCB[ xPortGetCoreID() ]->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB[ xPortGetCoreID() ]->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
-    taskEXIT_CRITICAL();
+    taskEXIT_CRITICAL( &xKernelLock );
 
     return uxReturn;
 }
@@ -5559,13 +5552,13 @@ TickType_t uxTaskResetEventItemValue( void )
 
         /* If xSemaphoreCreateMutex() is called before any tasks have been created
          * then pxCurrentTCB will be NULL. */
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xKernelLock );
         if( pxCurrentTCB[ xPortGetCoreID() ] != NULL )
         {
             ( pxCurrentTCB[ xPortGetCoreID() ]->uxMutexesHeld )++;
         }
         curTCB = pxCurrentTCB[ xPortGetCoreID() ];
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xKernelLock );
 
         return curTCB;
     }
@@ -5593,7 +5586,7 @@ TickType_t uxTaskResetEventItemValue( void )
 
         configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xKernelLock );
         {
             /* Only block if the notification count is not already non-zero. */
             if( pxCurrentTCB[xPortGetCoreID()]->ulNotifiedValue[ uxIndexToWait ] == 0UL )
@@ -5622,9 +5615,9 @@ TickType_t uxTaskResetEventItemValue( void )
                 mtCOVERAGE_TEST_MARKER();
             }
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xKernelLock );
 
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xKernelLock );
         {
             traceTASK_NOTIFY_TAKE( uxIndexToWait );
             ulReturn = pxCurrentTCB[xPortGetCoreID()]->ulNotifiedValue[ uxIndexToWait ];
@@ -5647,7 +5640,7 @@ TickType_t uxTaskResetEventItemValue( void )
 
             pxCurrentTCB[xPortGetCoreID()]->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xKernelLock );
 
         return ulReturn;
     }
@@ -5679,7 +5672,7 @@ TickType_t uxTaskResetEventItemValue( void )
 
         configASSERT( uxIndexToWait < configTASK_NOTIFICATION_ARRAY_ENTRIES );
 
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xKernelLock );
         {
             /* Only block if a notification is not already pending. */
             if( pxCurrentTCB[xPortGetCoreID()]->ucNotifyState[ uxIndexToWait ] != taskNOTIFICATION_RECEIVED )
@@ -5713,9 +5706,9 @@ TickType_t uxTaskResetEventItemValue( void )
                 mtCOVERAGE_TEST_MARKER();
             }
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xKernelLock );
 
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xKernelLock );
         {
             traceTASK_NOTIFY_WAIT( uxIndexToWait );
 
@@ -5745,7 +5738,7 @@ TickType_t uxTaskResetEventItemValue( void )
 
             pxCurrentTCB[xPortGetCoreID()]->ucNotifyState[ uxIndexToWait ] = taskNOT_WAITING_NOTIFICATION;
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xKernelLock );
 
         return xReturn;
     }
@@ -5769,7 +5762,7 @@ TickType_t uxTaskResetEventItemValue( void )
         configASSERT( xTaskToNotify );
         pxTCB = xTaskToNotify;
 
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xKernelLock );
         {
             if( pulPreviousNotificationValue != NULL )
             {
@@ -5868,7 +5861,7 @@ TickType_t uxTaskResetEventItemValue( void )
                 mtCOVERAGE_TEST_MARKER();
             }
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xKernelLock );
 
         return xReturn;
     }
@@ -5912,7 +5905,7 @@ TickType_t uxTaskResetEventItemValue( void )
 
         pxTCB = xTaskToNotify;
 
-        taskENTER_CRITICAL_ISR();
+        taskENTER_CRITICAL_ISR( &xKernelLock );
         {
             if( pulPreviousNotificationValue != NULL )
             {
@@ -6006,7 +5999,7 @@ TickType_t uxTaskResetEventItemValue( void )
                 }
             }
         }
-        taskEXIT_CRITICAL_ISR();
+        taskEXIT_CRITICAL_ISR( &xKernelLock );
 
         return xReturn;
     }
@@ -6047,7 +6040,7 @@ TickType_t uxTaskResetEventItemValue( void )
 
         pxTCB = xTaskToNotify;
 
-        taskENTER_CRITICAL_ISR();
+        taskENTER_CRITICAL_ISR( &xKernelLock );
         {
             ucOriginalNotifyState = pxTCB->ucNotifyState[ uxIndexToNotify ];
             pxTCB->ucNotifyState[ uxIndexToNotify ] = taskNOTIFICATION_RECEIVED;
@@ -6097,7 +6090,7 @@ TickType_t uxTaskResetEventItemValue( void )
                 }
             }
         }
-        taskEXIT_CRITICAL_ISR();
+        taskEXIT_CRITICAL_ISR( &xKernelLock );
     }
 
 #endif /* configUSE_TASK_NOTIFICATIONS */
@@ -6117,7 +6110,7 @@ TickType_t uxTaskResetEventItemValue( void )
          * its notification state cleared. */
         pxTCB = prvGetTCBFromHandle( xTask );
 
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xKernelLock );
         {
             if( pxTCB->ucNotifyState[ uxIndexToClear ] == taskNOTIFICATION_RECEIVED )
             {
@@ -6129,7 +6122,7 @@ TickType_t uxTaskResetEventItemValue( void )
                 xReturn = pdFAIL;
             }
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xKernelLock );
 
         return xReturn;
     }
@@ -6150,14 +6143,14 @@ TickType_t uxTaskResetEventItemValue( void )
          * its notification state cleared. */
         pxTCB = prvGetTCBFromHandle( xTask );
 
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xKernelLock );
         {
             /* Return the notification as it was before the bits were cleared,
              * then clear the bit mask. */
             ulReturn = pxTCB->ulNotifiedValue[ uxIndexToClear ];
             pxTCB->ulNotifiedValue[ uxIndexToClear ] &= ~ulBitsToClear;
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xKernelLock );
 
         return ulReturn;
     }
@@ -6169,9 +6162,9 @@ TickType_t uxTaskResetEventItemValue( void )
 
     uint32_t ulTaskGetIdleRunTimeCounter( void )
     {
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xKernelLock );
         tskTCB *pxTCB = (tskTCB *)xIdleTaskHandle[xPortGetCoreID()];
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xKernelLock );
 
         return pxTCB->ulRunTimeCounter;
     }
@@ -6185,7 +6178,7 @@ static void prvAddCurrentTaskToDelayedList( const portBASE_TYPE xCoreID, const T
     const TickType_t xConstTickCount = xTickCount;
 
     if (configNUM_CORES > 1 && listIS_CONTAINED_WITHIN(&xTasksWaitingTermination,  &( pxCurrentTCB[xCoreID]->xStateListItem))) {
-        /* vTaskDelete() has been called to delete this task. This would have happened from the other core while this task was spinning on xTaskQueueMutex,
+        /* vTaskDelete() has been called to delete this task. This would have happened from the other core while this task was spinning on xKernelLock,
            so don't move the running task to the delayed list - as soon as this core re-enables interrupts this task will
            be suspended permanently */
         return;
diff --git a/components/freertos/FreeRTOS-Kernel/timers.c b/components/freertos/FreeRTOS-Kernel/timers.c
index 1356f7853f..4baf423a0e 100644
--- a/components/freertos/FreeRTOS-Kernel/timers.c
+++ b/components/freertos/FreeRTOS-Kernel/timers.c
@@ -48,18 +48,6 @@
     #error configUSE_TIMERS must be set to 1 to make the xTimerPendFunctionCall() function available.
 #endif
 
-#ifdef ESP_PLATFORM
-#define taskCRITICAL_MUX &xTimerMux
-#undef taskENTER_CRITICAL
-#undef taskEXIT_CRITICAL
-#undef taskENTER_CRITICAL_ISR
-#undef taskEXIT_CRITICAL_ISR
-#define taskENTER_CRITICAL( )     portENTER_CRITICAL( taskCRITICAL_MUX )
-#define taskEXIT_CRITICAL( )            portEXIT_CRITICAL( taskCRITICAL_MUX )
-#define taskENTER_CRITICAL_ISR( )     portENTER_CRITICAL_ISR( taskCRITICAL_MUX )
-#define taskEXIT_CRITICAL_ISR( )        portEXIT_CRITICAL_ISR( taskCRITICAL_MUX )
-#endif
-
 /* Lint e9021, e961 and e750 are suppressed as a MISRA exception justified
  * because the MPU ports require MPU_WRAPPERS_INCLUDED_FROM_API_FILE to be defined
  * for the header files above, but not in this file, in order to generate the
@@ -160,8 +148,9 @@
     PRIVILEGED_DATA static TaskHandle_t xTimerTaskHandle = NULL;
 
 #ifdef ESP_PLATFORM
-/* Mux. We use a single mux for all the timers for now. ToDo: maybe increase granularity here? */
-PRIVILEGED_DATA portMUX_TYPE xTimerMux = portMUX_INITIALIZER_UNLOCKED;
+/* Spinlock required in SMP when accessing the timers. For now we use a single lock
+ * Todo: Each timer could possible have its own lock for increased granularity. */
+PRIVILEGED_DATA portMUX_TYPE xTimerLock = portMUX_INITIALIZER_UNLOCKED;
 #endif // ESP_PLATFORM
 
 /*lint -restore */
@@ -470,7 +459,7 @@ PRIVILEGED_DATA portMUX_TYPE xTimerMux = portMUX_INITIALIZER_UNLOCKED;
         Timer_t * pxTimer = xTimer;
 
         configASSERT( xTimer );
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xTimerLock );
         {
             if( uxAutoReload != pdFALSE )
             {
@@ -481,7 +470,7 @@ PRIVILEGED_DATA portMUX_TYPE xTimerMux = portMUX_INITIALIZER_UNLOCKED;
                 pxTimer->ucStatus &= ~tmrSTATUS_IS_AUTORELOAD;
             }
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xTimerLock );
     }
 /*-----------------------------------------------------------*/
 
@@ -491,7 +480,7 @@ PRIVILEGED_DATA portMUX_TYPE xTimerMux = portMUX_INITIALIZER_UNLOCKED;
         UBaseType_t uxReturn;
 
         configASSERT( xTimer );
-        taskENTER_CRITICAL( );
+        taskENTER_CRITICAL( &xTimerLock );
         {
             if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) == 0 )
             {
@@ -504,7 +493,7 @@ PRIVILEGED_DATA portMUX_TYPE xTimerMux = portMUX_INITIALIZER_UNLOCKED;
                 uxReturn = ( UBaseType_t ) pdTRUE;
             }
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xTimerLock );
 
         return uxReturn;
     }
@@ -616,7 +605,7 @@ PRIVILEGED_DATA portMUX_TYPE xTimerMux = portMUX_INITIALIZER_UNLOCKED;
         BaseType_t xTimerListsWereSwitched;
 
 #ifdef ESP_PLATFORM
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xTimerLock );
 #else
         vTaskSuspendAll();
 #endif // ESP_PLATFORM
@@ -634,7 +623,7 @@ PRIVILEGED_DATA portMUX_TYPE xTimerMux = portMUX_INITIALIZER_UNLOCKED;
                 if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
                 {
 #ifdef ESP_PLATFORM
-                    taskEXIT_CRITICAL();
+                    taskEXIT_CRITICAL( &xTimerLock );
 #else
                     ( void ) xTaskResumeAll();
 #endif // ESP_PLATFORM
@@ -658,7 +647,7 @@ PRIVILEGED_DATA portMUX_TYPE xTimerMux = portMUX_INITIALIZER_UNLOCKED;
                     vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 
 #ifdef ESP_PLATFORM // IDF-3755
-                    taskEXIT_CRITICAL();
+                    taskEXIT_CRITICAL( &xTimerLock );
 #else
                     if( xTaskResumeAll() == pdFALSE )
 #endif // ESP_PLATFORM
@@ -680,7 +669,7 @@ PRIVILEGED_DATA portMUX_TYPE xTimerMux = portMUX_INITIALIZER_UNLOCKED;
             else
             {
 #ifdef ESP_PLATFORM // IDF-3755
-                taskEXIT_CRITICAL();
+                taskEXIT_CRITICAL( &xTimerLock );
 #else
                 ( void ) xTaskResumeAll();
 #endif // ESP_PLATFORM
@@ -999,7 +988,7 @@ PRIVILEGED_DATA portMUX_TYPE xTimerMux = portMUX_INITIALIZER_UNLOCKED;
         /* Check that the list from which active timers are referenced, and the
          * queue used to communicate with the timer service, have been
          * initialised. */
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xTimerLock );
         {
             if( xTimerQueue == NULL )
             {
@@ -1041,7 +1030,7 @@ PRIVILEGED_DATA portMUX_TYPE xTimerMux = portMUX_INITIALIZER_UNLOCKED;
                 mtCOVERAGE_TEST_MARKER();
             }
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xTimerLock );
     }
 /*-----------------------------------------------------------*/
 
@@ -1053,7 +1042,7 @@ PRIVILEGED_DATA portMUX_TYPE xTimerMux = portMUX_INITIALIZER_UNLOCKED;
         configASSERT( xTimer );
 
         /* Is the timer in the list of active timers? */
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xTimerLock );
         {
             if( ( pxTimer->ucStatus & tmrSTATUS_IS_ACTIVE ) == 0 )
             {
@@ -1064,7 +1053,7 @@ PRIVILEGED_DATA portMUX_TYPE xTimerMux = portMUX_INITIALIZER_UNLOCKED;
                 xReturn = pdTRUE;
             }
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xTimerLock );
 
         return xReturn;
     } /*lint !e818 Can't be pointer to const due to the typedef. */
@@ -1077,11 +1066,11 @@ PRIVILEGED_DATA portMUX_TYPE xTimerMux = portMUX_INITIALIZER_UNLOCKED;
 
         configASSERT( xTimer );
 
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xTimerLock );
         {
             pvReturn = pxTimer->pvTimerID;
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xTimerLock );
 
         return pvReturn;
     }
@@ -1094,11 +1083,11 @@ PRIVILEGED_DATA portMUX_TYPE xTimerMux = portMUX_INITIALIZER_UNLOCKED;
 
         configASSERT( xTimer );
 
-        taskENTER_CRITICAL();
+        taskENTER_CRITICAL( &xTimerLock );
         {
             pxTimer->pvTimerID = pvNewID;
         }
-        taskEXIT_CRITICAL();
+        taskEXIT_CRITICAL( &xTimerLock );
     }
 /*-----------------------------------------------------------*/
 

From 3850fe14b68e26817e382e0a9e49cbbad6e0e0bb Mon Sep 17 00:00:00 2001
From: xiongweichao <xiongweichao@espressif.com>
Date: Fri, 12 Aug 2022 16:44:48 +0800
Subject: [PATCH 079/665] bt: Fixed that i2s_channel_disable was not called
 before calling i2s_channel_reconfig_std_clock in the A2DP sink example, which
 caused reconfiguring the I2S clock to fail

---
 .../bluetooth/bluedroid/classic_bt/a2dp_sink/main/bt_app_av.c   | 2 ++
 .../bluetooth/bluedroid/coex/a2dp_gatts_coex/main/bt_app_av.c   | 2 ++
 2 files changed, 4 insertions(+)

diff --git a/examples/bluetooth/bluedroid/classic_bt/a2dp_sink/main/bt_app_av.c b/examples/bluetooth/bluedroid/classic_bt/a2dp_sink/main/bt_app_av.c
index 3238cc3f27..9f161d5392 100644
--- a/examples/bluetooth/bluedroid/classic_bt/a2dp_sink/main/bt_app_av.c
+++ b/examples/bluetooth/bluedroid/classic_bt/a2dp_sink/main/bt_app_av.c
@@ -313,8 +313,10 @@ static void bt_av_hdl_a2d_evt(uint16_t event, void *p_param)
         #ifdef CONFIG_EXAMPLE_A2DP_SINK_OUTPUT_INTERNAL_DAC
             i2s_set_clk(0, sample_rate, 16, 2);
         #else
+            i2s_channel_disable(tx_chan);
             i2s_std_clk_config_t clk_cfg = I2S_STD_CLK_DEFAULT_CONFIG(sample_rate);
             i2s_channel_reconfig_std_clock(tx_chan, &clk_cfg);
+            i2s_channel_enable(tx_chan);
         #endif
             ESP_LOGI(BT_AV_TAG, "Configure audio player: %x-%x-%x-%x",
                      a2d->audio_cfg.mcc.cie.sbc[0],
diff --git a/examples/bluetooth/bluedroid/coex/a2dp_gatts_coex/main/bt_app_av.c b/examples/bluetooth/bluedroid/coex/a2dp_gatts_coex/main/bt_app_av.c
index f8ee8f811b..151ff86f86 100644
--- a/examples/bluetooth/bluedroid/coex/a2dp_gatts_coex/main/bt_app_av.c
+++ b/examples/bluetooth/bluedroid/coex/a2dp_gatts_coex/main/bt_app_av.c
@@ -173,8 +173,10 @@ static void bt_av_hdl_a2d_evt(uint16_t event, void *p_param)
         #ifdef CONFIG_EXAMPLE_A2DP_SINK_OUTPUT_INTERNAL_DAC
             i2s_set_clk(0, sample_rate, 16, 2);
         #else
+            i2s_channel_disable(tx_chan);
             i2s_std_clk_config_t clk_cfg = I2S_STD_CLK_DEFAULT_CONFIG(sample_rate);
             i2s_channel_reconfig_std_clock(tx_chan, &clk_cfg);
+            i2s_channel_enable(tx_chan);
         #endif
 
             ESP_LOGI(BT_AV_TAG, "Configure audio player %x-%x-%x-%x",

From 23441c21022c4fd4528774ce7c865adb9c93fe16 Mon Sep 17 00:00:00 2001
From: Roland Dobai <roland@espressif.com>
Date: Fri, 12 Aug 2022 16:50:30 +0200
Subject: [PATCH 080/665] Tools: Correct idf.py hints for possible syntax
 errors

---
 tools/idf_py_actions/hints.yml | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/tools/idf_py_actions/hints.yml b/tools/idf_py_actions/hints.yml
index 10e6e31dce..82ab7a4d66 100644
--- a/tools/idf_py_actions/hints.yml
+++ b/tools/idf_py_actions/hints.yml
@@ -90,7 +90,7 @@
 
 -
     re: "error: implicit declaration of function '(\\w+)'"
-    hint: "Maybe you forgot to import {} library(s) in header file or add the necessary REQURIES component. Try to add missing libraries to your project header file or check idf_component_register(REQUIRES ...) section in your component CmakeList.txt file. For more information run 'idf.py docs -sp api-guides/build-system.html'.\nAlso, please check if the function has been removed, renamed or replaced by an alternative function - refer to the migration guide for more information."
+    hint: "Please check that the function name is correct. Also it is possible that you've forgot to import {} library(s) in header file or add the necessary REQURIES component. Try to add missing libraries to your project header file or check idf_component_register(REQUIRES ...) section in your component CmakeList.txt file. For more information run 'idf.py docs -sp api-guides/build-system.html'.\nAlso, please check if the function has been removed, renamed or replaced by an alternative function - refer to the migration guide for more information."
     match_to_output: True
 
 -
@@ -114,7 +114,7 @@
 
 -
     re: "fatal error: [\\w/]+\\.h: No such file or directory"
-    hint: "Please check if you've specified all component dependencies with 'idf_component_register(REQUIRES ...)'. If the component is not present then it should be added by the IDF Component Manager. For more information run 'idf.py docs -sp api-guides/build-system.html'.\nAlso, please check if the header file has been removed, renamed or relocated - refer to the migration guide for more information."
+    hint: "Please make sure that the header name is correct. Also please check if you've specified all component dependencies with 'idf_component_register(REQUIRES ...)'. If the component is not present then it should be added by the IDF Component Manager. For more information run 'idf.py docs -sp api-guides/build-system.html'.\nAlso, please check if the header file has been removed, renamed or relocated - refer to the migration guide for more information."
 
 -
     re: "The CMAKE_[A-Z]+_COMPILER: [\\w+-]+ is not a full path and was not found in the PATH\\."

From 24fc499b6cd1a5ad77c592d2d3baa5b1a905cd60 Mon Sep 17 00:00:00 2001
From: Marek Fiala <marek.fiala@espressif.com>
Date: Thu, 11 Aug 2022 14:31:02 +0200
Subject: [PATCH 081/665] Tools: Added test_idf_tools_python_env output log
 file

---
 .gitlab/ci/host-test.yml                          | 1 +
 tools/test_idf_tools/test_idf_tools_python_env.py | 8 +++++++-
 2 files changed, 8 insertions(+), 1 deletion(-)

diff --git a/.gitlab/ci/host-test.yml b/.gitlab/ci/host-test.yml
index 9bc91765b6..b2333592ca 100644
--- a/.gitlab/ci/host-test.yml
+++ b/.gitlab/ci/host-test.yml
@@ -210,6 +210,7 @@ test_idf_tools:
     when: on_failure
     paths:
       - tools/tools.new.json
+      - tools/test_idf_tools/test_python_env_logs.txt
     expire_in: 1 week
   script:
     # Remove Xtensa and ULP toolchains from the PATH, tests will expect a clean environment
diff --git a/tools/test_idf_tools/test_idf_tools_python_env.py b/tools/test_idf_tools/test_idf_tools_python_env.py
index 985ae140a0..3d2da27ef1 100644
--- a/tools/test_idf_tools/test_idf_tools_python_env.py
+++ b/tools/test_idf_tools/test_idf_tools_python_env.py
@@ -1,6 +1,7 @@
 # SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
 # SPDX-License-Identifier: Apache-2.0
 
+import inspect
 import os
 import shutil
 import subprocess
@@ -34,7 +35,12 @@ class TestPythonInstall(unittest.TestCase):
     def run_idf_tools(self, extra_args):  # type: (List[str]) -> str
         args = [sys.executable, '../idf_tools.py'] + extra_args
         ret = subprocess.run(args, stdout=subprocess.PIPE, stderr=subprocess.STDOUT, timeout=120)
-        return ret.stdout.decode('utf-8', 'ignore')
+        decoded_output = ret.stdout.decode('utf-8', 'ignore')
+        with open(os.path.join(IDF_PATH, 'tools', 'test_idf_tools', 'test_python_env_logs.txt'), 'a+') as w:
+            # stack() returns list of callers frame records. [1] represent caller of this function
+            w.write('============================= ' + inspect.stack()[1].function + ' =============================\n')
+            w.write(decoded_output)
+        return decoded_output
 
     def test_default_arguments(self):  # type: () -> None
         output = self.run_idf_tools(['check-python-dependencies'])

From 677a0c438d2494e17443c0e5663b4bbc9dec9ceb Mon Sep 17 00:00:00 2001
From: meawoppl <meawoppl@gmail.com>
Date: Sun, 12 Jun 2022 13:10:42 -0700
Subject: [PATCH 082/665] spi_master: added a device flag
 "SPI_DEVICE_NO_RETURN_RESULT"

Add this flag to select if returning done transaction descriptors from ISR.
You should get the finished transaction descriptor by the callback "post_cb"
if you using this flag, if not, same as the past.

Close https://github.com/espressif/esp-idf/pull/9141
---
 components/driver/include/driver/spi_master.h | 2 +-
 components/driver/spi_master.c                | 8 ++++++--
 2 files changed, 7 insertions(+), 3 deletions(-)

diff --git a/components/driver/include/driver/spi_master.h b/components/driver/include/driver/spi_master.h
index 3c599ae9e0..16c9e26e79 100644
--- a/components/driver/include/driver/spi_master.h
+++ b/components/driver/include/driver/spi_master.h
@@ -43,7 +43,7 @@ extern "C"
   */
 #define SPI_DEVICE_NO_DUMMY                (1<<6)
 #define SPI_DEVICE_DDRCLK                  (1<<7)
-
+#define SPI_DEVICE_NO_RETURN_RESULT        (1<<8)  ///< Don't return the descriptor to the host on completion (use post_cb to notify instead)
 
 typedef struct spi_transaction_t spi_transaction_t;
 typedef void(*transaction_cb_t)(spi_transaction_t *trans);
diff --git a/components/driver/spi_master.c b/components/driver/spi_master.c
index 0a7cac3523..c6f9d5004c 100644
--- a/components/driver/spi_master.c
+++ b/components/driver/spi_master.c
@@ -612,9 +612,13 @@ static void SPI_MASTER_ISR_ATTR spi_intr(void *arg)
 
         //cur_cs is changed to DEV_NUM_MAX here
         spi_post_trans(host);
+
+        if (!(host->device[cs]->cfg.flags & SPI_DEVICE_NO_RETURN_RESULT)) {
+            //Return transaction descriptor.
+            xQueueSendFromISR(host->device[cs]->ret_queue, &host->cur_trans_buf, &do_yield);
+        }
+
         // spi_bus_lock_bg_pause(bus_attr->lock);
-        //Return transaction descriptor.
-        xQueueSendFromISR(host->device[cs]->ret_queue, &host->cur_trans_buf, &do_yield);
 #ifdef CONFIG_PM_ENABLE
         //Release APB frequency lock
         esp_pm_lock_release(bus_attr->pm_lock);

From 0d881fc9e091357161b6be9a25a40caf288c41e2 Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Mon, 8 Aug 2022 14:50:58 +0800
Subject: [PATCH 083/665] driver: specify the interrupt priority

Closes https://github.com/espressif/esp-idf/issues/9520
---
 components/driver/i2s/i2s_common.c            | 4 ++--
 components/driver/mcpwm/mcpwm_private.h       | 4 ++--
 components/driver/pulse_cnt.c                 | 4 ++--
 components/driver/rmt/rmt_private.h           | 4 ++--
 components/esp_hw_support/gdma.c              | 4 ++--
 components/esp_lcd/src/esp_lcd_panel_io_i2s.c | 2 +-
 components/esp_lcd/src/esp_lcd_panel_io_i80.c | 2 +-
 components/esp_lcd/src/esp_lcd_rgb_panel.c    | 2 +-
 8 files changed, 13 insertions(+), 13 deletions(-)

diff --git a/components/driver/i2s/i2s_common.c b/components/driver/i2s/i2s_common.c
index 8aca6e30f6..807c0fd672 100644
--- a/components/driver/i2s/i2s_common.c
+++ b/components/driver/i2s/i2s_common.c
@@ -55,10 +55,10 @@
 // If ISR handler is allowed to run whilst cache is disabled,
 // Make sure all the code and related variables used by the handler are in the SRAM
 #if CONFIG_I2S_ISR_IRAM_SAFE
-#define I2S_INTR_ALLOC_FLAGS    (ESP_INTR_FLAG_IRAM | ESP_INTR_FLAG_INTRDISABLED | ESP_INTR_FLAG_SHARED)
+#define I2S_INTR_ALLOC_FLAGS    (ESP_INTR_FLAG_IRAM | ESP_INTR_FLAG_INTRDISABLED | ESP_INTR_FLAG_SHARED | ESP_INTR_FLAG_LOWMED)
 #define I2S_MEM_ALLOC_CAPS      (MALLOC_CAP_INTERNAL | MALLOC_CAP_8BIT)
 #else
-#define I2S_INTR_ALLOC_FLAGS    (ESP_INTR_FLAG_INTRDISABLED | ESP_INTR_FLAG_SHARED)
+#define I2S_INTR_ALLOC_FLAGS    (ESP_INTR_FLAG_INTRDISABLED | ESP_INTR_FLAG_SHARED | ESP_INTR_FLAG_LOWMED)
 #define I2S_MEM_ALLOC_CAPS      MALLOC_CAP_DEFAULT
 #endif //CONFIG_I2S_ISR_IRAM_SAFE
 #define I2S_DMA_ALLOC_CAPS      (MALLOC_CAP_INTERNAL | MALLOC_CAP_DMA)
diff --git a/components/driver/mcpwm/mcpwm_private.h b/components/driver/mcpwm/mcpwm_private.h
index b5881280f8..eb176fc29e 100644
--- a/components/driver/mcpwm/mcpwm_private.h
+++ b/components/driver/mcpwm/mcpwm_private.h
@@ -29,9 +29,9 @@ extern "C" {
 #endif
 
 #if CONFIG_MCPWM_ISR_IRAM_SAFE
-#define MCPWM_INTR_ALLOC_FLAG     (ESP_INTR_FLAG_SHARED | ESP_INTR_FLAG_INTRDISABLED | ESP_INTR_FLAG_IRAM)
+#define MCPWM_INTR_ALLOC_FLAG     (ESP_INTR_FLAG_LOWMED | ESP_INTR_FLAG_SHARED | ESP_INTR_FLAG_INTRDISABLED | ESP_INTR_FLAG_IRAM)
 #else
-#define MCPWM_INTR_ALLOC_FLAG     (ESP_INTR_FLAG_SHARED | ESP_INTR_FLAG_INTRDISABLED)
+#define MCPWM_INTR_ALLOC_FLAG     (ESP_INTR_FLAG_LOWMED | ESP_INTR_FLAG_SHARED | ESP_INTR_FLAG_INTRDISABLED)
 #endif
 
 #define MCPWM_PERIPH_CLOCK_PRE_SCALE (2)
diff --git a/components/driver/pulse_cnt.c b/components/driver/pulse_cnt.c
index ee9e88ee87..cb4081673d 100644
--- a/components/driver/pulse_cnt.c
+++ b/components/driver/pulse_cnt.c
@@ -41,9 +41,9 @@
 #endif
 
 #if CONFIG_PCNT_ISR_IRAM_SAFE
-#define PCNT_INTR_ALLOC_FLAGS (ESP_INTR_FLAG_IRAM | ESP_INTR_FLAG_INTRDISABLED | ESP_INTR_FLAG_SHARED)
+#define PCNT_INTR_ALLOC_FLAGS (ESP_INTR_FLAG_LOWMED | ESP_INTR_FLAG_IRAM | ESP_INTR_FLAG_INTRDISABLED | ESP_INTR_FLAG_SHARED)
 #else
-#define PCNT_INTR_ALLOC_FLAGS (ESP_INTR_FLAG_INTRDISABLED | ESP_INTR_FLAG_SHARED)
+#define PCNT_INTR_ALLOC_FLAGS (ESP_INTR_FLAG_LOWMED | ESP_INTR_FLAG_INTRDISABLED | ESP_INTR_FLAG_SHARED)
 #endif
 
 #define PCNT_PM_LOCK_NAME_LEN_MAX 16
diff --git a/components/driver/rmt/rmt_private.h b/components/driver/rmt/rmt_private.h
index 19a80b028c..a5e0319a1f 100644
--- a/components/driver/rmt/rmt_private.h
+++ b/components/driver/rmt/rmt_private.h
@@ -34,9 +34,9 @@ extern "C" {
 
 // RMT driver object is per-channel, the interrupt source is shared between channels
 #if CONFIG_RMT_ISR_IRAM_SAFE
-#define RMT_INTR_ALLOC_FLAG     (ESP_INTR_FLAG_SHARED | ESP_INTR_FLAG_IRAM)
+#define RMT_INTR_ALLOC_FLAG     (ESP_INTR_FLAG_LOWMED | ESP_INTR_FLAG_SHARED | ESP_INTR_FLAG_IRAM)
 #else
-#define RMT_INTR_ALLOC_FLAG     ESP_INTR_FLAG_SHARED
+#define RMT_INTR_ALLOC_FLAG     (ESP_INTR_FLAG_LOWMED | ESP_INTR_FLAG_SHARED)
 #endif
 
 // Hopefully the channel offset won't change in other targets
diff --git a/components/esp_hw_support/gdma.c b/components/esp_hw_support/gdma.c
index cd2e6cf62c..6ffa28fc8b 100644
--- a/components/esp_hw_support/gdma.c
+++ b/components/esp_hw_support/gdma.c
@@ -764,7 +764,7 @@ static esp_err_t gdma_install_rx_interrupt(gdma_rx_channel_t *rx_chan)
     // pre-alloc a interrupt handle, with handler disabled
     int isr_flags = GDMA_INTR_ALLOC_FLAGS;
 #if SOC_GDMA_TX_RX_SHARE_INTERRUPT
-    isr_flags |= ESP_INTR_FLAG_SHARED;
+    isr_flags |= ESP_INTR_FLAG_SHARED | ESP_INTR_FLAG_LOWMED;
 #endif
     intr_handle_t intr = NULL;
     ret = esp_intr_alloc_intrstatus(gdma_periph_signals.groups[group->group_id].pairs[pair->pair_id].rx_irq_id, isr_flags,
@@ -791,7 +791,7 @@ static esp_err_t gdma_install_tx_interrupt(gdma_tx_channel_t *tx_chan)
     // pre-alloc a interrupt handle, with handler disabled
     int isr_flags = GDMA_INTR_ALLOC_FLAGS;
 #if SOC_GDMA_TX_RX_SHARE_INTERRUPT
-    isr_flags |= ESP_INTR_FLAG_SHARED;
+    isr_flags |= ESP_INTR_FLAG_SHARED | ESP_INTR_FLAG_LOWMED;
 #endif
     intr_handle_t intr = NULL;
     ret = esp_intr_alloc_intrstatus(gdma_periph_signals.groups[group->group_id].pairs[pair->pair_id].tx_irq_id, isr_flags,
diff --git a/components/esp_lcd/src/esp_lcd_panel_io_i2s.c b/components/esp_lcd/src/esp_lcd_panel_io_i2s.c
index 282b8129f8..22b20499c4 100644
--- a/components/esp_lcd/src/esp_lcd_panel_io_i2s.c
+++ b/components/esp_lcd/src/esp_lcd_panel_io_i2s.c
@@ -170,7 +170,7 @@ esp_err_t esp_lcd_new_i80_bus(const esp_lcd_i80_bus_config_t *bus_config, esp_lc
     i2s_ll_tx_reset_fifo(bus->hal.dev);
     // install interrupt service, (I2S LCD mode only uses the "TX Unit", which leaves "RX Unit" for other purpose)
     // So the interrupt should also be able to share with other functionality
-    int isr_flags = LCD_I80_INTR_ALLOC_FLAGS | ESP_INTR_FLAG_SHARED;
+    int isr_flags = LCD_I80_INTR_ALLOC_FLAGS | ESP_INTR_FLAG_SHARED | ESP_INTR_FLAG_LOWMED;
     ret = esp_intr_alloc_intrstatus(lcd_periph_signals.buses[bus->bus_id].irq_id, isr_flags,
                                     (uint32_t)i2s_ll_get_intr_status_reg(bus->hal.dev),
                                     I2S_LL_EVENT_TX_EOF, lcd_default_isr_handler, bus, &bus->intr);
diff --git a/components/esp_lcd/src/esp_lcd_panel_io_i80.c b/components/esp_lcd/src/esp_lcd_panel_io_i80.c
index fb9aa5cc8f..f5e42e0836 100644
--- a/components/esp_lcd/src/esp_lcd_panel_io_i80.c
+++ b/components/esp_lcd/src/esp_lcd_panel_io_i80.c
@@ -153,7 +153,7 @@ esp_err_t esp_lcd_new_i80_bus(const esp_lcd_i80_bus_config_t *bus_config, esp_lc
     ESP_GOTO_ON_ERROR(ret, err, TAG, "select periph clock %d failed", bus_config->clk_src);
     // install interrupt service, (LCD peripheral shares the same interrupt source with Camera peripheral with different mask)
     // interrupt is disabled by default
-    int isr_flags = LCD_I80_INTR_ALLOC_FLAGS | ESP_INTR_FLAG_SHARED;
+    int isr_flags = LCD_I80_INTR_ALLOC_FLAGS | ESP_INTR_FLAG_SHARED | ESP_INTR_FLAG_LOWMED;
     ret = esp_intr_alloc_intrstatus(lcd_periph_signals.buses[bus_id].irq_id, isr_flags,
                                     (uint32_t)lcd_ll_get_interrupt_status_reg(bus->hal.dev),
                                     LCD_LL_EVENT_TRANS_DONE, lcd_default_isr_handler, bus, &bus->intr);
diff --git a/components/esp_lcd/src/esp_lcd_rgb_panel.c b/components/esp_lcd/src/esp_lcd_rgb_panel.c
index 8aa6ea2168..a8c8c992a1 100644
--- a/components/esp_lcd/src/esp_lcd_rgb_panel.c
+++ b/components/esp_lcd/src/esp_lcd_rgb_panel.c
@@ -278,7 +278,7 @@ esp_err_t esp_lcd_new_rgb_panel(const esp_lcd_rgb_panel_config_t *rgb_panel_conf
         rgb_panel->lcd_clk_flags |= LCD_HAL_PCLK_FLAG_ALLOW_EQUAL_SYSCLK;
     }
     // install interrupt service, (LCD peripheral shares the interrupt source with Camera by different mask)
-    int isr_flags = LCD_RGB_INTR_ALLOC_FLAGS | ESP_INTR_FLAG_SHARED;
+    int isr_flags = LCD_RGB_INTR_ALLOC_FLAGS | ESP_INTR_FLAG_SHARED | ESP_INTR_FLAG_LOWMED;
     ret = esp_intr_alloc_intrstatus(lcd_periph_signals.panels[panel_id].irq_id, isr_flags,
                                     (uint32_t)lcd_ll_get_interrupt_status_reg(rgb_panel->hal.dev),
                                     LCD_LL_EVENT_VSYNC_END, lcd_default_isr_handler, rgb_panel, &rgb_panel->intr);

From 970d4cab09d88c327be8fb38cda815967d8e5585 Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Mon, 8 Aug 2022 15:47:30 +0800
Subject: [PATCH 084/665] driver: add doc on how to unregister event callbacks

Closes https://github.com/espressif/esp-idf/pull/9523
---
 components/driver/gptimer.c                    | 2 +-
 components/driver/include/driver/gptimer.h     | 3 ++-
 components/driver/include/driver/mcpwm_cap.h   | 2 ++
 components/driver/include/driver/mcpwm_cmpr.h  | 2 ++
 components/driver/include/driver/mcpwm_fault.h | 2 ++
 components/driver/include/driver/mcpwm_oper.h  | 2 ++
 components/driver/include/driver/mcpwm_timer.h | 3 +++
 components/driver/include/driver/pulse_cnt.h   | 3 ++-
 components/driver/mcpwm/mcpwm_timer.c          | 2 +-
 components/driver/pulse_cnt.c                  | 2 +-
 10 files changed, 18 insertions(+), 5 deletions(-)

diff --git a/components/driver/gptimer.c b/components/driver/gptimer.c
index 7f921c389c..f9d8f68c68 100644
--- a/components/driver/gptimer.c
+++ b/components/driver/gptimer.c
@@ -245,7 +245,6 @@ esp_err_t gptimer_register_event_callbacks(gptimer_handle_t timer, const gptimer
 {
     gptimer_group_t *group = NULL;
     ESP_RETURN_ON_FALSE(timer && cbs, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
-    ESP_RETURN_ON_FALSE(timer->fsm == GPTIMER_FSM_INIT, ESP_ERR_INVALID_STATE, TAG, "timer not in init state");
     group = timer->group;
     int group_id = group->group_id;
     int timer_id = timer->timer_id;
@@ -261,6 +260,7 @@ esp_err_t gptimer_register_event_callbacks(gptimer_handle_t timer, const gptimer
 
     // lazy install interrupt service
     if (!timer->intr) {
+        ESP_RETURN_ON_FALSE(timer->fsm == GPTIMER_FSM_INIT, ESP_ERR_INVALID_STATE, TAG, "timer not in init state");
         // if user wants to control the interrupt allocation more precisely, we can expose more flags in `gptimer_config_t`
         int isr_flags = timer->flags.intr_shared ? ESP_INTR_FLAG_SHARED | GPTIMER_INTR_ALLOC_FLAGS : GPTIMER_INTR_ALLOC_FLAGS;
         ESP_RETURN_ON_ERROR(esp_intr_alloc_intrstatus(timer_group_periph_signals.groups[group_id].timer_irq_id[timer_id], isr_flags,
diff --git a/components/driver/include/driver/gptimer.h b/components/driver/include/driver/gptimer.h
index e6fe50420d..1f4f9cd9a8 100644
--- a/components/driver/include/driver/gptimer.h
+++ b/components/driver/include/driver/gptimer.h
@@ -138,7 +138,8 @@ esp_err_t gptimer_get_raw_count(gptimer_handle_t timer, uint64_t *value);
  * @brief Set callbacks for GPTimer
  *
  * @note User registered callbacks are expected to be runnable within ISR context
- * @note This function should be called when the timer is in the init state (i.e. before calling `gptimer_enable()`)
+ * @note The first call to this function needs to be before the call to `gptimer_enable`
+ * @note User can deregister a previously registered callback by calling this function and setting the callback member in the `cbs` structure to NULL.
  *
  * @param[in] timer Timer handle created by `gptimer_new_timer()`
  * @param[in] cbs Group of callback functions
diff --git a/components/driver/include/driver/mcpwm_cap.h b/components/driver/include/driver/mcpwm_cap.h
index 54aa3db59b..782b7042ab 100644
--- a/components/driver/include/driver/mcpwm_cap.h
+++ b/components/driver/include/driver/mcpwm_cap.h
@@ -168,6 +168,8 @@ typedef struct {
 /**
  * @brief Set event callbacks for MCPWM capture channel
  *
+ * @note User can deregister a previously registered callback by calling this function and setting the callback member in the `cbs` structure to NULL.
+ *
  * @param[in] cap_channel MCPWM capture channel handle, allocated by `mcpwm_new_capture_channel()`
  * @param[in] cbs Group of callback functions
  * @param[in] user_data User data, which will be passed to callback functions directly
diff --git a/components/driver/include/driver/mcpwm_cmpr.h b/components/driver/include/driver/mcpwm_cmpr.h
index d539f8a220..8ebae75736 100644
--- a/components/driver/include/driver/mcpwm_cmpr.h
+++ b/components/driver/include/driver/mcpwm_cmpr.h
@@ -63,6 +63,8 @@ typedef struct {
 /**
  * @brief Set event callbacks for MCPWM comparator
  *
+ * @note User can deregister a previously registered callback by calling this function and setting the callback member in the `cbs` structure to NULL.
+ *
  * @param[in] cmpr MCPWM comparator handle, allocated by `mcpwm_new_comparator()`
  * @param[in] cbs Group of callback functions
  * @param[in] user_data User data, which will be passed to callback functions directly
diff --git a/components/driver/include/driver/mcpwm_fault.h b/components/driver/include/driver/mcpwm_fault.h
index ddc635c679..e9833c4996 100644
--- a/components/driver/include/driver/mcpwm_fault.h
+++ b/components/driver/include/driver/mcpwm_fault.h
@@ -97,6 +97,8 @@ typedef struct {
 /**
  * @brief Set event callbacks for MCPWM fault
  *
+ * @note User can deregister a previously registered callback by calling this function and setting the callback member in the `cbs` structure to NULL.
+ *
  * @param[in] fault MCPWM GPIO fault handle, allocated by `mcpwm_new_gpio_fault()`
  * @param[in] cbs Group of callback functions
  * @param[in] user_data User data, which will be passed to callback functions directly
diff --git a/components/driver/include/driver/mcpwm_oper.h b/components/driver/include/driver/mcpwm_oper.h
index 5f89f806fc..bc30887295 100644
--- a/components/driver/include/driver/mcpwm_oper.h
+++ b/components/driver/include/driver/mcpwm_oper.h
@@ -119,6 +119,8 @@ typedef struct {
 /**
  * @brief Set event callbacks for MCPWM operator
  *
+ * @note User can deregister a previously registered callback by calling this function and setting the callback member in the `cbs` structure to NULL.
+ *
  * @param[in] oper MCPWM operator handle, allocated by `mcpwm_new_operator()`
  * @param[in] cbs Group of callback functions
  * @param[in] user_data User data, which will be passed to callback functions directly
diff --git a/components/driver/include/driver/mcpwm_timer.h b/components/driver/include/driver/mcpwm_timer.h
index 3bcec03ab5..1cb1d6d8cf 100644
--- a/components/driver/include/driver/mcpwm_timer.h
+++ b/components/driver/include/driver/mcpwm_timer.h
@@ -107,6 +107,9 @@ esp_err_t mcpwm_timer_start_stop(mcpwm_timer_handle_t timer, mcpwm_timer_start_s
 /**
  * @brief Set event callbacks for MCPWM timer
  *
+ * @note The first call to this function needs to be before the call to `mcpwm_timer_enable`
+ * @note User can deregister a previously registered callback by calling this function and setting the callback member in the `cbs` structure to NULL.
+ *
  * @param[in] timer MCPWM timer handle, allocated by `mcpwm_new_timer()`
  * @param[in] cbs Group of callback functions
  * @param[in] user_data User data, which will be passed to callback functions directly
diff --git a/components/driver/include/driver/pulse_cnt.h b/components/driver/include/driver/pulse_cnt.h
index ccaffead23..cef84b447f 100644
--- a/components/driver/include/driver/pulse_cnt.h
+++ b/components/driver/include/driver/pulse_cnt.h
@@ -233,7 +233,8 @@ esp_err_t pcnt_unit_get_count(pcnt_unit_handle_t unit, int *value);
  * @brief Set event callbacks for PCNT unit
  *
  * @note User registered callbacks are expected to be runnable within ISR context
- * @note This function is only allowed to be called when the unit is in the init state (i.e. before calling `pcnt_unit_enable()`)
+ * @note The first call to this function needs to be before the call to `pcnt_unit_enable`
+ * @note User can deregister a previously registered callback by calling this function and setting the callback member in the `cbs` structure to NULL.
  *
  * @param[in] unit PCNT unit handle created by `pcnt_new_unit()`
  * @param[in] cbs Group of callback functions
diff --git a/components/driver/mcpwm/mcpwm_timer.c b/components/driver/mcpwm/mcpwm_timer.c
index 09c22c287d..31ff2ded68 100644
--- a/components/driver/mcpwm/mcpwm_timer.c
+++ b/components/driver/mcpwm/mcpwm_timer.c
@@ -166,7 +166,6 @@ esp_err_t mcpwm_del_timer(mcpwm_timer_handle_t timer)
 esp_err_t mcpwm_timer_register_event_callbacks(mcpwm_timer_handle_t timer, const mcpwm_timer_event_callbacks_t *cbs, void *user_data)
 {
     ESP_RETURN_ON_FALSE(timer && cbs, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
-    ESP_RETURN_ON_FALSE(timer->fsm == MCPWM_TIMER_FSM_INIT, ESP_ERR_INVALID_STATE, TAG, "timer not in init state");
     mcpwm_group_t *group = timer->group;
     int group_id = group->group_id;
     int timer_id = timer->timer_id;
@@ -189,6 +188,7 @@ esp_err_t mcpwm_timer_register_event_callbacks(mcpwm_timer_handle_t timer, const
 
     // lazy install interrupt service
     if (!timer->intr) {
+        ESP_RETURN_ON_FALSE(timer->fsm == MCPWM_TIMER_FSM_INIT, ESP_ERR_INVALID_STATE, TAG, "timer not in init state");
         int isr_flags = MCPWM_INTR_ALLOC_FLAG;
         ESP_RETURN_ON_ERROR(esp_intr_alloc_intrstatus(mcpwm_periph_signals.groups[group_id].irq_id, isr_flags,
                             (uint32_t)mcpwm_ll_intr_get_status_reg(hal->dev), MCPWM_LL_EVENT_TIMER_MASK(timer_id),
diff --git a/components/driver/pulse_cnt.c b/components/driver/pulse_cnt.c
index cb4081673d..6f8237d109 100644
--- a/components/driver/pulse_cnt.c
+++ b/components/driver/pulse_cnt.c
@@ -366,7 +366,6 @@ esp_err_t pcnt_unit_register_event_callbacks(pcnt_unit_handle_t unit, const pcnt
 {
     ESP_RETURN_ON_FALSE(unit && cbs, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
     // unit event callbacks should be registered in init state
-    ESP_RETURN_ON_FALSE(unit->fsm == PCNT_UNIT_FSM_INIT, ESP_ERR_INVALID_STATE, TAG, "unit not in init state");
     pcnt_group_t *group = unit->group;
     int group_id = group->group_id;
     int unit_id = unit->unit_id;
@@ -382,6 +381,7 @@ esp_err_t pcnt_unit_register_event_callbacks(pcnt_unit_handle_t unit, const pcnt
 
     // lazy install interrupt service
     if (!unit->intr) {
+        ESP_RETURN_ON_FALSE(unit->fsm == PCNT_UNIT_FSM_INIT, ESP_ERR_INVALID_STATE, TAG, "unit not in init state");
         int isr_flags = PCNT_INTR_ALLOC_FLAGS;
         ESP_RETURN_ON_ERROR(esp_intr_alloc_intrstatus(pcnt_periph_signals.groups[group_id].irq, isr_flags,
                             (uint32_t)pcnt_ll_get_intr_status_reg(group->hal.dev), PCNT_LL_UNIT_WATCH_EVENT(unit_id),

From 1d4c08cef441ba45ecf75a73de9885db549a867e Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Tue, 9 Aug 2022 13:51:56 +0800
Subject: [PATCH 085/665] mcpwm: added enable/disable functions

Closes https://github.com/espressif/esp-idf/pull/9523
---
 components/driver/deprecated/mcpwm_legacy.c   |  2 +-
 components/driver/gptimer.c                   |  2 +-
 components/driver/include/driver/mcpwm_cap.h  | 32 +++++++++++++
 components/driver/mcpwm/mcpwm_cap.c           | 46 ++++++++++++++++---
 components/driver/mcpwm/mcpwm_private.h       |  8 +++-
 components/driver/pulse_cnt.c                 |  2 +-
 .../test_apps/mcpwm/main/test_mcpwm_cap.c     | 15 ++++++
 .../test_apps/mcpwm/main/test_mcpwm_cmpr.c    |  2 +-
 .../test_apps/mcpwm/main/test_mcpwm_iram.c    |  4 ++
 docs/en/api-reference/peripherals/mcpwm.rst   |  5 ++
 .../release-5.x/peripherals.rst               |  2 +-
 .../mcpwm_bldc_hall_control_example_main.c    |  9 ++++
 .../main/mcpwm_capture_hc_sr04.c              |  3 ++
 .../mcpwm_capture_hc_sr04/pytest_hc_sr04.py   |  1 +
 14 files changed, 121 insertions(+), 12 deletions(-)

diff --git a/components/driver/deprecated/mcpwm_legacy.c b/components/driver/deprecated/mcpwm_legacy.c
index 51a501563d..c7aeaa944c 100644
--- a/components/driver/deprecated/mcpwm_legacy.c
+++ b/components/driver/deprecated/mcpwm_legacy.c
@@ -787,7 +787,7 @@ esp_err_t mcpwm_capture_enable_channel(mcpwm_unit_t mcpwm_num, mcpwm_capture_cha
     mcpwm_ll_capture_enable_negedge(hal->dev, cap_channel, cap_conf->cap_edge & MCPWM_NEG_EDGE);
     mcpwm_ll_capture_enable_posedge(hal->dev, cap_channel, cap_conf->cap_edge & MCPWM_POS_EDGE);
     mcpwm_ll_capture_set_prescale(hal->dev, cap_channel, cap_conf->cap_prescale);
-    // capture feature should be used with interupt, so enable it by default
+    // capture feature should be used with interrupt, so enable it by default
     mcpwm_ll_intr_enable(hal->dev, MCPWM_LL_EVENT_CAPTURE(cap_channel), true);
     mcpwm_ll_intr_clear_capture_status(hal->dev, 1 << cap_channel);
     mcpwm_critical_exit(mcpwm_num);
diff --git a/components/driver/gptimer.c b/components/driver/gptimer.c
index f9d8f68c68..39732aa1c2 100644
--- a/components/driver/gptimer.c
+++ b/components/driver/gptimer.c
@@ -318,7 +318,7 @@ esp_err_t gptimer_enable(gptimer_handle_t timer)
     if (timer->pm_lock) {
         ESP_RETURN_ON_ERROR(esp_pm_lock_acquire(timer->pm_lock), TAG, "acquire pm_lock failed");
     }
-    // enable interrupt interupt service
+    // enable interrupt service
     if (timer->intr) {
         ESP_RETURN_ON_ERROR(esp_intr_enable(timer->intr), TAG, "enable interrupt service failed");
     }
diff --git a/components/driver/include/driver/mcpwm_cap.h b/components/driver/include/driver/mcpwm_cap.h
index 782b7042ab..d40ef2fd1a 100644
--- a/components/driver/include/driver/mcpwm_cap.h
+++ b/components/driver/include/driver/mcpwm_cap.h
@@ -134,6 +134,8 @@ typedef struct {
 /**
  * @brief Create MCPWM capture channel
  *
+ * @note The created capture channel won't be enabled until calling `mcpwm_capture_channel_enable`
+ *
  * @param[in] cap_timer MCPWM capture timer, allocated by `mcpwm_new_capture_timer()`, will be connected to the new capture channel
  * @param[in] config MCPWM capture channel configuration
  * @param[out] ret_cap_channel Returned MCPWM capture channel
@@ -157,6 +159,33 @@ esp_err_t mcpwm_new_capture_channel(mcpwm_cap_timer_handle_t cap_timer, const mc
  */
 esp_err_t mcpwm_del_capture_channel(mcpwm_cap_channel_handle_t cap_channel);
 
+/**
+ * @brief Enable MCPWM capture channel
+ *
+ * @note This function will transit the channel state from init to enable.
+ * @note This function will enable the interrupt service, if it's lazy installed in `mcpwm_capture_channel_register_event_callbacks()`.
+ *
+ * @param[in] cap_channel MCPWM capture channel handle, allocated by `mcpwm_new_capture_channel()`
+ * @return
+ *      - ESP_OK: Enable MCPWM capture channel successfully
+ *      - ESP_ERR_INVALID_ARG: Enable MCPWM capture channel failed because of invalid argument
+ *      - ESP_ERR_INVALID_STATE: Enable MCPWM capture channel failed because the channel is already enabled
+ *      - ESP_FAIL: Enable MCPWM capture channel failed because of other error
+ */
+esp_err_t mcpwm_capture_channel_enable(mcpwm_cap_channel_handle_t cap_channel);
+
+/**
+ * @brief Disable MCPWM capture channel
+ *
+ * @param[in] cap_channel MCPWM capture channel handle, allocated by `mcpwm_new_capture_channel()`
+ * @return
+ *      - ESP_OK: Disable MCPWM capture channel successfully
+ *      - ESP_ERR_INVALID_ARG: Disable MCPWM capture channel failed because of invalid argument
+ *      - ESP_ERR_INVALID_STATE: Disable MCPWM capture channel failed because the channel is not enabled yet
+ *      - ESP_FAIL: Disable MCPWM capture channel failed because of other error
+ */
+esp_err_t mcpwm_capture_channel_disable(mcpwm_cap_channel_handle_t cap_channel);
+
 /**
  * @brief Group of supported MCPWM capture event callbacks
  * @note The callbacks are all running under ISR environment
@@ -168,6 +197,7 @@ typedef struct {
 /**
  * @brief Set event callbacks for MCPWM capture channel
  *
+ * @note The first call to this function needs to be before the call to `mcpwm_capture_channel_enable`
  * @note User can deregister a previously registered callback by calling this function and setting the callback member in the `cbs` structure to NULL.
  *
  * @param[in] cap_channel MCPWM capture channel handle, allocated by `mcpwm_new_capture_channel()`
@@ -176,6 +206,7 @@ typedef struct {
  * @return
  *      - ESP_OK: Set event callbacks successfully
  *      - ESP_ERR_INVALID_ARG: Set event callbacks failed because of invalid argument
+ *      - ESP_ERR_INVALID_STATE: Set event callbacks failed because the channel is not in init state
  *      - ESP_FAIL: Set event callbacks failed because of other error
  */
 esp_err_t mcpwm_capture_channel_register_event_callbacks(mcpwm_cap_channel_handle_t cap_channel, const mcpwm_capture_event_callbacks_t *cbs, void *user_data);
@@ -187,6 +218,7 @@ esp_err_t mcpwm_capture_channel_register_event_callbacks(mcpwm_cap_channel_handl
  * @return
  *      - ESP_OK: Trigger software catch successfully
  *      - ESP_ERR_INVALID_ARG: Trigger software catch failed because of invalid argument
+ *      - ESP_ERR_INVALID_STATE: Trigger software catch failed because the channel is not enabled yet
  *      - ESP_FAIL: Trigger software catch failed because of other error
  */
 esp_err_t mcpwm_capture_channel_trigger_soft_catch(mcpwm_cap_channel_handle_t cap_channel);
diff --git a/components/driver/mcpwm/mcpwm_cap.c b/components/driver/mcpwm/mcpwm_cap.c
index e45804a905..75bb74045f 100644
--- a/components/driver/mcpwm/mcpwm_cap.c
+++ b/components/driver/mcpwm/mcpwm_cap.c
@@ -242,7 +242,6 @@ esp_err_t mcpwm_new_capture_channel(mcpwm_cap_timer_handle_t cap_timer, const mc
     mcpwm_hal_context_t *hal = &group->hal;
     int cap_chan_id = cap_chan->cap_chan_id;
 
-    mcpwm_ll_capture_enable_channel(hal->dev, cap_chan_id, true); // enable channel
     mcpwm_ll_capture_enable_negedge(hal->dev, cap_chan_id, config->flags.neg_edge);
     mcpwm_ll_capture_enable_posedge(hal->dev, cap_chan_id, config->flags.pos_edge);
     mcpwm_ll_invert_input(hal->dev, cap_chan_id, config->flags.invert_cap_signal);
@@ -262,6 +261,7 @@ esp_err_t mcpwm_new_capture_channel(mcpwm_cap_timer_handle_t cap_timer, const mc
     }
 
     cap_chan->gpio_num = config->gpio_num;
+    cap_chan->fsm = MCPWM_CAP_CHAN_FSM_INIT;
     *ret_cap_channel = cap_chan;
     ESP_LOGD(TAG, "new capture channel (%d,%d) at %p", group->group_id, cap_chan_id, cap_chan);
     return ESP_OK;
@@ -275,6 +275,7 @@ err:
 esp_err_t mcpwm_del_capture_channel(mcpwm_cap_channel_handle_t cap_channel)
 {
     ESP_RETURN_ON_FALSE(cap_channel, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
+    ESP_RETURN_ON_FALSE(cap_channel->fsm == MCPWM_CAP_CHAN_FSM_INIT, ESP_ERR_INVALID_STATE, TAG, "channel not in init state");
     mcpwm_cap_timer_t *cap_timer = cap_channel->cap_timer;
     mcpwm_group_t *group = cap_timer->group;
     mcpwm_hal_context_t *hal = &group->hal;
@@ -290,14 +291,46 @@ esp_err_t mcpwm_del_capture_channel(mcpwm_cap_channel_handle_t cap_channel)
     mcpwm_ll_intr_clear_status(hal->dev, MCPWM_LL_EVENT_CAPTURE(cap_chan_id));
     portEXIT_CRITICAL(&group->spinlock);
 
-    // disable capture channel
-    mcpwm_ll_capture_enable_channel(group->hal.dev, cap_channel->cap_chan_id, false);
-
     // recycle memory resource
     ESP_RETURN_ON_ERROR(mcpwm_capture_channel_destory(cap_channel), TAG, "destory capture channel failed");
     return ESP_OK;
 }
 
+esp_err_t mcpwm_capture_channel_enable(mcpwm_cap_channel_handle_t cap_channel)
+{
+    ESP_RETURN_ON_FALSE(cap_channel, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
+    ESP_RETURN_ON_FALSE(cap_channel->fsm == MCPWM_CAP_CHAN_FSM_INIT, ESP_ERR_INVALID_STATE, TAG, "channel not in init state");
+    mcpwm_hal_context_t *hal = &cap_channel->cap_timer->group->hal;
+
+    // enable interrupt service
+    if (cap_channel->intr) {
+        ESP_RETURN_ON_ERROR(esp_intr_enable(cap_channel->intr), TAG, "enable interrupt service failed");
+    }
+    // enable channel
+    mcpwm_ll_capture_enable_channel(hal->dev, cap_channel->cap_chan_id, true);
+
+    cap_channel->fsm = MCPWM_CAP_CHAN_FSM_ENABLE;
+    return ESP_OK;
+}
+
+esp_err_t mcpwm_capture_channel_disable(mcpwm_cap_channel_handle_t cap_channel)
+{
+    ESP_RETURN_ON_FALSE(cap_channel, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
+    ESP_RETURN_ON_FALSE(cap_channel->fsm == MCPWM_CAP_CHAN_FSM_ENABLE, ESP_ERR_INVALID_STATE, TAG, "channel not in enable state");
+    mcpwm_hal_context_t *hal = &cap_channel->cap_timer->group->hal;
+
+    // disable channel
+    mcpwm_ll_capture_enable_channel(hal->dev, cap_channel->cap_chan_id, false);
+
+    // disable interrupt service
+    if (cap_channel->intr) {
+        ESP_RETURN_ON_ERROR(esp_intr_disable(cap_channel->intr), TAG, "disable interrupt service failed");
+    }
+
+    cap_channel->fsm = MCPWM_CAP_CHAN_FSM_INIT;
+    return ESP_OK;
+}
+
 esp_err_t mcpwm_capture_channel_register_event_callbacks(mcpwm_cap_channel_handle_t cap_channel, const mcpwm_capture_event_callbacks_t *cbs, void *user_data)
 {
     ESP_RETURN_ON_FALSE(cap_channel && cbs, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
@@ -317,8 +350,8 @@ esp_err_t mcpwm_capture_channel_register_event_callbacks(mcpwm_cap_channel_handl
 
     // lazy install interrupt service
     if (!cap_channel->intr) {
-        // we want the interrupt service to be enabled after allocation successfully
-        int isr_flags = MCPWM_INTR_ALLOC_FLAG & ~ ESP_INTR_FLAG_INTRDISABLED;
+        ESP_RETURN_ON_FALSE(cap_channel->fsm == MCPWM_CAP_CHAN_FSM_INIT, ESP_ERR_INVALID_STATE, TAG, "channel not in init state");
+        int isr_flags = MCPWM_INTR_ALLOC_FLAG;
         ESP_RETURN_ON_ERROR(esp_intr_alloc_intrstatus(mcpwm_periph_signals.groups[group_id].irq_id, isr_flags,
                             (uint32_t)mcpwm_ll_intr_get_status_reg(hal->dev), MCPWM_LL_EVENT_CAPTURE(cap_chan_id),
                             mcpwm_capture_default_isr, cap_channel, &cap_channel->intr), TAG, "install interrupt service for cap channel failed");
@@ -337,6 +370,7 @@ esp_err_t mcpwm_capture_channel_register_event_callbacks(mcpwm_cap_channel_handl
 esp_err_t mcpwm_capture_channel_trigger_soft_catch(mcpwm_cap_channel_handle_t cap_channel)
 {
     ESP_RETURN_ON_FALSE(cap_channel, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
+    ESP_RETURN_ON_FALSE(cap_channel->fsm == MCPWM_CAP_CHAN_FSM_ENABLE, ESP_ERR_INVALID_STATE, TAG, "channel not enabled yet");
     mcpwm_cap_timer_t *cap_timer = cap_channel->cap_timer;
     mcpwm_group_t *group = cap_timer->group;
 
diff --git a/components/driver/mcpwm/mcpwm_private.h b/components/driver/mcpwm/mcpwm_private.h
index eb176fc29e..5b5ef12e7b 100644
--- a/components/driver/mcpwm/mcpwm_private.h
+++ b/components/driver/mcpwm/mcpwm_private.h
@@ -193,6 +193,11 @@ typedef enum {
     MCPWM_CAP_TIMER_FSM_ENABLE,
 } mcpwm_cap_timer_fsm_t;
 
+typedef enum {
+    MCPWM_CAP_CHAN_FSM_INIT,
+    MCPWM_CAP_CHAN_FSM_ENABLE,
+} mcpwm_cap_channel_fsm_t;
+
 struct mcpwm_cap_timer_t {
     mcpwm_group_t *group;   // which group the capture timer belongs to
     portMUX_TYPE spinlock;  // spin lock, to prevent concurrently accessing capture timer level resources, including registers
@@ -206,7 +211,8 @@ struct mcpwm_cap_channel_t {
     int cap_chan_id;                  // capture channel ID, index from 0
     mcpwm_cap_timer_t *cap_timer;     // which capture timer that the channel resides in
     uint32_t prescale;                // prescale of capture signal
-    int gpio_num;                 // GPIO number used by the channel
+    int gpio_num;                     // GPIO number used by the channel
+    mcpwm_cap_channel_fsm_t fsm;      // driver FSM
     intr_handle_t intr;               // Interrupt handle
     mcpwm_capture_event_cb_t on_cap;  // Callback function which would be invoked in capture interrupt routine
     void *user_data;                  // user data which would be passed to the capture callback
diff --git a/components/driver/pulse_cnt.c b/components/driver/pulse_cnt.c
index 6f8237d109..cd56d273bb 100644
--- a/components/driver/pulse_cnt.c
+++ b/components/driver/pulse_cnt.c
@@ -283,7 +283,7 @@ esp_err_t pcnt_unit_enable(pcnt_unit_handle_t unit)
     if (unit->pm_lock) {
         ESP_RETURN_ON_ERROR(esp_pm_lock_acquire(unit->pm_lock), TAG, "acquire pm_lock failed");
     }
-    // enable interupt service
+    // enable interrupt service
     if (unit->intr) {
         ESP_RETURN_ON_ERROR(esp_intr_enable(unit->intr), TAG, "enable interrupt service failed");
     }
diff --git a/components/driver/test_apps/mcpwm/main/test_mcpwm_cap.c b/components/driver/test_apps/mcpwm/main/test_mcpwm_cap.c
index e1fd2f11e1..911f2e8dcc 100644
--- a/components/driver/test_apps/mcpwm/main/test_mcpwm_cap.c
+++ b/components/driver/test_apps/mcpwm/main/test_mcpwm_cap.c
@@ -102,6 +102,9 @@ TEST_CASE("mcpwm_capture_ext_gpio", "[mcpwm]")
     uint32_t cap_value[2] = {0};
     TEST_ESP_OK(mcpwm_capture_channel_register_event_callbacks(pps_channel, &cbs, cap_value));
 
+    printf("enable capture channel\r\n");
+    TEST_ESP_OK(mcpwm_capture_channel_enable(pps_channel));
+
     printf("enable and start capture timer\r\n");
     TEST_ESP_OK(mcpwm_capture_timer_enable(cap_timer));
     TEST_ESP_OK(mcpwm_capture_timer_start(cap_timer));
@@ -117,6 +120,7 @@ TEST_CASE("mcpwm_capture_ext_gpio", "[mcpwm]")
     TEST_ASSERT_UINT_WITHIN(100000, clk_src_res / 10, cap_value[1] - cap_value[0]);
 
     printf("uninstall capture channel and timer\r\n");
+    TEST_ESP_OK(mcpwm_capture_channel_disable(pps_channel));
     TEST_ESP_OK(mcpwm_del_capture_channel(pps_channel));
     TEST_ESP_OK(mcpwm_capture_timer_disable(cap_timer));
     TEST_ESP_OK(mcpwm_del_capture_timer(cap_timer));
@@ -154,12 +158,17 @@ TEST_CASE("mcpwm_capture_software_catch", "[mcpwm]")
     test_soft_catch_user_data_t test_callback_data = {};
     TEST_ESP_OK(mcpwm_new_capture_channel(cap_timer, &cap_chan_config, &cap_channel));
 
+    TEST_ESP_ERR(ESP_ERR_INVALID_STATE, mcpwm_capture_channel_trigger_soft_catch(cap_channel));
+
     printf("register event callback for capture channel\r\n");
     mcpwm_capture_event_callbacks_t cbs = {
         .on_cap = soft_cap_callback,
     };
     TEST_ESP_OK(mcpwm_capture_channel_register_event_callbacks(cap_channel, &cbs, &test_callback_data));
 
+    printf("enable capture channel\r\n");
+    TEST_ESP_OK(mcpwm_capture_channel_enable(cap_channel));
+
     printf("enable and start capture timer\r\n");
     TEST_ESP_OK(mcpwm_capture_timer_enable(cap_timer));
     TEST_ESP_OK(mcpwm_capture_timer_start(cap_timer));
@@ -179,6 +188,7 @@ TEST_CASE("mcpwm_capture_software_catch", "[mcpwm]")
     TEST_ASSERT_UINT_WITHIN(80000, clk_src_res / 100, delta);
 
     printf("uninstall capture channel and timer\r\n");
+    TEST_ESP_OK(mcpwm_capture_channel_disable(cap_channel));
     TEST_ESP_OK(mcpwm_capture_timer_disable(cap_timer));
     TEST_ESP_OK(mcpwm_del_capture_channel(cap_channel));
     TEST_ESP_OK(mcpwm_del_capture_timer(cap_timer));
@@ -211,6 +221,7 @@ TEST_CASE("mcpwm_capture_timer_sync_phase_lock", "[mcpwm]")
         .sync_src = soft_sync,
     };
     TEST_ESP_OK(mcpwm_capture_timer_set_phase_on_sync(cap_timer, &sync_config));
+
     mcpwm_cap_channel_handle_t cap_channel = NULL;
     mcpwm_capture_channel_config_t cap_chan_config = {
         .gpio_num = -1, // don't need any GPIO, we use software to trigger a catch
@@ -224,6 +235,9 @@ TEST_CASE("mcpwm_capture_timer_sync_phase_lock", "[mcpwm]")
     uint32_t cap_data;
     TEST_ESP_OK(mcpwm_capture_channel_register_event_callbacks(cap_channel, &cbs, &cap_data));
 
+    printf("enable capture channel\r\n");
+    TEST_ESP_OK(mcpwm_capture_channel_enable(cap_channel));
+
     TEST_ESP_OK(mcpwm_capture_channel_trigger_soft_catch(cap_channel));
     vTaskDelay(pdMS_TO_TICKS(10));
     printf("capture data before sync: %"PRIu32"\r\n", cap_data);
@@ -233,6 +247,7 @@ TEST_CASE("mcpwm_capture_timer_sync_phase_lock", "[mcpwm]")
     vTaskDelay(pdMS_TO_TICKS(10));
     printf("capture data after sync: %"PRIu32"\r\n", cap_data);
     TEST_ASSERT_EQUAL(1000, cap_data);
+    TEST_ESP_OK(mcpwm_capture_channel_disable(cap_channel));
     TEST_ESP_OK(mcpwm_del_capture_channel(cap_channel));
     TEST_ESP_OK(mcpwm_del_capture_timer(cap_timer));
     TEST_ESP_OK(mcpwm_del_sync_src(soft_sync));
diff --git a/components/driver/test_apps/mcpwm/main/test_mcpwm_cmpr.c b/components/driver/test_apps/mcpwm/main/test_mcpwm_cmpr.c
index 93a60c85a0..e5a6d4d01f 100644
--- a/components/driver/test_apps/mcpwm/main/test_mcpwm_cmpr.c
+++ b/components/driver/test_apps/mcpwm/main/test_mcpwm_cmpr.c
@@ -76,7 +76,7 @@ TEST_CASE("mcpwm_comparator_event_callback", "[mcpwm]")
         .group_id = 0,
     };
     mcpwm_comparator_config_t comparator_config = {};
-    printf("install timer, operator and comparator");
+    printf("install timer, operator and comparator\r\n");
     TEST_ESP_OK(mcpwm_new_timer(&timer_config, &timer));
     TEST_ESP_OK(mcpwm_new_operator(&operator_config, &operator));
     TEST_ESP_OK(mcpwm_new_comparator(operator, &comparator_config, &comparator));
diff --git a/components/driver/test_apps/mcpwm/main/test_mcpwm_iram.c b/components/driver/test_apps/mcpwm/main/test_mcpwm_iram.c
index d65159c859..12227242ba 100644
--- a/components/driver/test_apps/mcpwm/main/test_mcpwm_iram.c
+++ b/components/driver/test_apps/mcpwm/main/test_mcpwm_iram.c
@@ -69,6 +69,9 @@ TEST_CASE("mcpwm_capture_iram_safe", "[mcpwm]")
     uint32_t cap_value[2] = {0};
     TEST_ESP_OK(mcpwm_capture_channel_register_event_callbacks(pps_channel, &cbs, cap_value));
 
+    printf("enable capture channel\r\n");
+    TEST_ESP_OK(mcpwm_capture_channel_enable(pps_channel));
+
     printf("enable and start capture timer\r\n");
     TEST_ESP_OK(mcpwm_capture_timer_enable(cap_timer));
     TEST_ESP_OK(mcpwm_capture_timer_start(cap_timer));
@@ -82,6 +85,7 @@ TEST_CASE("mcpwm_capture_iram_safe", "[mcpwm]")
     TEST_ASSERT_UINT_WITHIN(2000, clk_src_res / 1000, cap_value[1] - cap_value[0]);
 
     printf("uninstall capture channel and timer\r\n");
+    TEST_ESP_OK(mcpwm_capture_channel_disable(pps_channel));
     TEST_ESP_OK(mcpwm_del_capture_channel(pps_channel));
     TEST_ESP_OK(mcpwm_capture_timer_disable(cap_timer));
     TEST_ESP_OK(mcpwm_del_capture_timer(cap_timer));
diff --git a/docs/en/api-reference/peripherals/mcpwm.rst b/docs/en/api-reference/peripherals/mcpwm.rst
index 6166899582..dce2b56de6 100644
--- a/docs/en/api-reference/peripherals/mcpwm.rst
+++ b/docs/en/api-reference/peripherals/mcpwm.rst
@@ -814,6 +814,11 @@ The parameter ``user_data`` of :cpp:func:`mcpwm_capture_channel_register_event_c
 
 This function will lazy install interrupt service for the MCPWM capture channel, whereas the service can only be removed in :cpp:type:`mcpwm_del_capture_channel`.
 
+Enable and Disable Capture Channel
+~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
+
+The capture channel is not enabled after allocation by :cpp:func:`mcpwm_new_capture_channel`. You should call :cpp:func:`mcpwm_capture_channel_enable` and :cpp:func:`mcpwm_capture_channel_disable` accordingly to enable or disable the channel. If the interrupt service is lazy installed during registering event callbacks for the channel in :cpp:func:`mcpwm_capture_channel_register_event_callbacks`, :cpp:func:`mcpwm_capture_channel_enable` will enable the interrupt service as well.
+
 Enable and Disable Capture Timer
 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 
diff --git a/docs/en/migration-guides/release-5.x/peripherals.rst b/docs/en/migration-guides/release-5.x/peripherals.rst
index 7d2f3e15f8..15103a50cf 100644
--- a/docs/en/migration-guides/release-5.x/peripherals.rst
+++ b/docs/en/migration-guides/release-5.x/peripherals.rst
@@ -308,7 +308,7 @@ LCD
     - ``mcpwm_fault_set_oneshot_mode``, ``mcpwm_fault_set_cyc_mode`` are replaced by :cpp:func:`mcpwm_operator_set_brake_on_fault` and :cpp:func:`mcpwm_generator_set_actions_on_brake_event`.
     - ``mcpwm_capture_enable`` is removed. It's duplicated to :cpp:func:`mcpwm_capture_enable_channel`.
     - ``mcpwm_capture_disable`` is removed. It's duplicated to :cpp:func:`mcpwm_capture_capture_disable_channel`.
-    - ``mcpwm_capture_enable_channel`` and ``mcpwm_capture_disable_channel`` are replaced by :cpp:func:`mcpwm_new_capture_channel` and :cpp:func:`mcpwm_del_capture_channel`.
+    - ``mcpwm_capture_enable_channel`` and ``mcpwm_capture_disable_channel`` are replaced by :cpp:func:`mcpwm_capture_channel_enable` and :cpp:func:`mcpwm_capture_channel_disable`.
     - ``mcpwm_capture_signal_get_value`` and ``mcpwm_capture_signal_get_edge``: Capture timer count value and capture edge are provided in the capture event callback, via :cpp:type:`mcpwm_capture_event_data_t`. Capture data are only valuable when capture event happens. Providing single API to fetch capture data is meaningless.
     - ``mcpwm_sync_enable`` is removed. It's duplicated to :cpp:func:`mcpwm_sync_configure`.
     - ``mcpwm_sync_configure`` is replaced by :cpp:func:`mcpwm_timer_set_phase_on_sync`.
diff --git a/examples/peripherals/mcpwm/mcpwm_bldc_hall_control/main/mcpwm_bldc_hall_control_example_main.c b/examples/peripherals/mcpwm/mcpwm_bldc_hall_control/main/mcpwm_bldc_hall_control_example_main.c
index 8afae790b3..f6e4d86bd1 100644
--- a/examples/peripherals/mcpwm/mcpwm_bldc_hall_control/main/mcpwm_bldc_hall_control_example_main.c
+++ b/examples/peripherals/mcpwm/mcpwm_bldc_hall_control/main/mcpwm_bldc_hall_control_example_main.c
@@ -321,6 +321,15 @@ void app_main(void)
         ESP_ERROR_CHECK(mcpwm_capture_channel_register_event_callbacks(cap_channels[i], &cbs, task_to_notify));
     }
 
+    ESP_LOGI(TAG, "Enable capture channels");
+    for (int i = 0; i < 3; i++) {
+        ESP_ERROR_CHECK(mcpwm_capture_channel_enable(cap_channels[i]));
+    }
+
+    ESP_LOGI(TAG, "Enable and start capture timer");
+    ESP_ERROR_CHECK(mcpwm_capture_timer_enable(cap_timer));
+    ESP_ERROR_CHECK(mcpwm_capture_timer_start(cap_timer));
+
     ESP_LOGI(TAG, "Start a timer to adjust motor speed periodically");
     esp_timer_handle_t periodic_timer = NULL;
     const esp_timer_create_args_t periodic_timer_args = {
diff --git a/examples/peripherals/mcpwm/mcpwm_capture_hc_sr04/main/mcpwm_capture_hc_sr04.c b/examples/peripherals/mcpwm/mcpwm_capture_hc_sr04/main/mcpwm_capture_hc_sr04.c
index b18fbfe81e..10e8a55eef 100644
--- a/examples/peripherals/mcpwm/mcpwm_capture_hc_sr04/main/mcpwm_capture_hc_sr04.c
+++ b/examples/peripherals/mcpwm/mcpwm_capture_hc_sr04/main/mcpwm_capture_hc_sr04.c
@@ -83,6 +83,9 @@ void app_main(void)
     };
     ESP_ERROR_CHECK(mcpwm_capture_channel_register_event_callbacks(cap_chan, &cbs, cur_task));
 
+    ESP_LOGI(TAG, "Enable capture channel");
+    ESP_ERROR_CHECK(mcpwm_capture_channel_enable(cap_chan));
+
     ESP_LOGI(TAG, "Configure Trig pin");
     gpio_config_t io_conf = {
         .mode = GPIO_MODE_OUTPUT,
diff --git a/examples/peripherals/mcpwm/mcpwm_capture_hc_sr04/pytest_hc_sr04.py b/examples/peripherals/mcpwm/mcpwm_capture_hc_sr04/pytest_hc_sr04.py
index 6e519dff82..70ca04bc69 100644
--- a/examples/peripherals/mcpwm/mcpwm_capture_hc_sr04/pytest_hc_sr04.py
+++ b/examples/peripherals/mcpwm/mcpwm_capture_hc_sr04/pytest_hc_sr04.py
@@ -12,5 +12,6 @@ def test_hc_sr04_example(dut: Dut) -> None:
     dut.expect_exact('example: Install capture timer')
     dut.expect_exact('example: Install capture channel')
     dut.expect_exact('example: Register capture callback')
+    dut.expect_exact('example: Enable capture channel')
     dut.expect_exact('example: Configure Trig pin')
     dut.expect_exact('example: Enable and start capture timer')

From 6261eae50cd4b88781b6fec63c0007bfe6c8e2dc Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Thu, 11 Aug 2022 13:34:26 +0800
Subject: [PATCH 086/665] bdc_motor: component moved to registry

---
 .../mcpwm/mcpwm_bdc_speed_control/README.md   |   4 +-
 .../components/bdc_motor/CMakeLists.txt       |   9 -
 .../components/bdc_motor/README.md            |   7 -
 .../components/bdc_motor/include/bdc_motor.h  | 145 --------------
 .../bdc_motor/interface/bdc_motor_interface.h | 116 -----------
 .../components/bdc_motor/src/bdc_motor.c      |  62 ------
 .../bdc_motor/src/bdc_motor_mcpwm_impl.c      | 185 ------------------
 .../main/idf_component.yml                    |   1 +
 8 files changed, 3 insertions(+), 526 deletions(-)
 delete mode 100644 examples/peripherals/mcpwm/mcpwm_bdc_speed_control/components/bdc_motor/CMakeLists.txt
 delete mode 100644 examples/peripherals/mcpwm/mcpwm_bdc_speed_control/components/bdc_motor/README.md
 delete mode 100644 examples/peripherals/mcpwm/mcpwm_bdc_speed_control/components/bdc_motor/include/bdc_motor.h
 delete mode 100644 examples/peripherals/mcpwm/mcpwm_bdc_speed_control/components/bdc_motor/interface/bdc_motor_interface.h
 delete mode 100644 examples/peripherals/mcpwm/mcpwm_bdc_speed_control/components/bdc_motor/src/bdc_motor.c
 delete mode 100644 examples/peripherals/mcpwm/mcpwm_bdc_speed_control/components/bdc_motor/src/bdc_motor_mcpwm_impl.c

diff --git a/examples/peripherals/mcpwm/mcpwm_bdc_speed_control/README.md b/examples/peripherals/mcpwm/mcpwm_bdc_speed_control/README.md
index 09ab448a55..6693150462 100644
--- a/examples/peripherals/mcpwm/mcpwm_bdc_speed_control/README.md
+++ b/examples/peripherals/mcpwm/mcpwm_bdc_speed_control/README.md
@@ -4,11 +4,11 @@
 
 (See the README.md file in the upper level 'examples' directory for more information about examples.)
 
-This example mainly illustrates how to drive a brushed DC motor by generating two specific PWM signals. However the PWM signals from ESP chip can't drive motors directly as the motor usually consumes high current. So an H-bridge like [DRV8848](https://www.ti.com/product/DRV8848) should be used to provide the needed voltage and current for brushed DC motor. To simplify the DC motor control of MCPWM peripheral driver, there's a component called [bdc_motor](components/bdc_motor/README.md) which abstracts the common operations into a generic interface. The most useful operations are: `forward`, `reverse`, `coast` and `brake`.
+This example mainly illustrates how to drive a brushed DC motor by generating two specific PWM signals. However the PWM signals from ESP chip can't drive motors directly as the motor usually consumes high current. So an H-bridge like [DRV8848](https://www.ti.com/product/DRV8848) should be used to provide the needed voltage and current for brushed DC motor. To simplify the DC motor control of MCPWM peripheral driver, there's a component called [bdc_motor](https://components.espressif.com/component/espressif/bdc_motor) which abstracts the common operations into a generic interface. The most useful operations are: `forward`, `reverse`, `coast` and `brake`.
 
 To measure the speed of motor, a photoelectric encoder is used to generate the "speed feedback" signals (e.g. a pair of quadrature signal). In the example, we use the PCNT peripheral to decode that quadrature signals. For more information, please refer to [rotary encoder example](../../pcnt/rotary_encoder/README.md) as well.
 
-The example uses a simple PID algorithm to keep the motor spin in a stable speed. The PID component is fetched from the [IDF Component Registry](https://components.espressif.com/component/espressif/pid_ctrl).
+The example uses a simple PID algorithm to keep the motor spin in a stable speed. Like the [bdc_motor](https://components.espressif.com/component/espressif/bdc_motor), the [PID component](https://components.espressif.com/component/espressif/pid_ctrl) is also managed by the component manager. These components' dependencies are listed in the [manifest file](main/idf_component.yml).
 
 ## How to Use Example
 
diff --git a/examples/peripherals/mcpwm/mcpwm_bdc_speed_control/components/bdc_motor/CMakeLists.txt b/examples/peripherals/mcpwm/mcpwm_bdc_speed_control/components/bdc_motor/CMakeLists.txt
deleted file mode 100644
index e8f680b259..0000000000
--- a/examples/peripherals/mcpwm/mcpwm_bdc_speed_control/components/bdc_motor/CMakeLists.txt
+++ /dev/null
@@ -1,9 +0,0 @@
-set(srcs "src/bdc_motor.c")
-
-if(CONFIG_SOC_MCPWM_SUPPORTED)
-    list(APPEND srcs "src/bdc_motor_mcpwm_impl.c")
-endif()
-
-idf_component_register(SRCS ${srcs}
-                       INCLUDE_DIRS "include" "interface"
-                       PRIV_REQUIRES "driver")
diff --git a/examples/peripherals/mcpwm/mcpwm_bdc_speed_control/components/bdc_motor/README.md b/examples/peripherals/mcpwm/mcpwm_bdc_speed_control/components/bdc_motor/README.md
deleted file mode 100644
index 8918067552..0000000000
--- a/examples/peripherals/mcpwm/mcpwm_bdc_speed_control/components/bdc_motor/README.md
+++ /dev/null
@@ -1,7 +0,0 @@
-# Brushed DC Motor Component
-
-This directory contains an implementation for Brushed DC Motor by different peripherals. Currently only MCPWM is supported as the BDC motor backend.
-
-To learn more about how to use this component, please check API Documentation from header file [bdc_motor.h](./include/bdc_motor.h).
-
-Please note that this component is not considered to be a part of ESP-IDF stable API. It may change and it may be removed in the future releases.
diff --git a/examples/peripherals/mcpwm/mcpwm_bdc_speed_control/components/bdc_motor/include/bdc_motor.h b/examples/peripherals/mcpwm/mcpwm_bdc_speed_control/components/bdc_motor/include/bdc_motor.h
deleted file mode 100644
index 1b102d91f6..0000000000
--- a/examples/peripherals/mcpwm/mcpwm_bdc_speed_control/components/bdc_motor/include/bdc_motor.h
+++ /dev/null
@@ -1,145 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-#pragma once
-
-#include <stdint.h>
-#include "esp_err.h"
-
-#ifdef __cplusplus
-extern "C" {
-#endif
-
-/**
- * @brief Brushed DC Motor handle
- */
-typedef struct bdc_motor_t *bdc_motor_handle_t;
-
-/**
- * @brief Enable BDC motor
- *
- * @param motor: BDC Motor handle
- *
- * @return
- *      - ESP_OK: Enable motor successfully
- *      - ESP_ERR_INVALID_ARG: Enable motor failed because of invalid parameters
- *      - ESP_FAIL: Enable motor failed because other error occurred
- */
-esp_err_t bdc_motor_enable(bdc_motor_handle_t motor);
-
-/**
- * @brief Disable BDC motor
- *
- * @param motor: BDC Motor handle
- *
- * @return
- *      - ESP_OK: Disable motor successfully
- *      - ESP_ERR_INVALID_ARG: Disable motor failed because of invalid parameters
- *      - ESP_FAIL: Disable motor failed because other error occurred
- */
-esp_err_t bdc_motor_disable(bdc_motor_handle_t motor);
-
-/**
- * @brief Set speed for bdc motor
- *
- * @param motor: BDC Motor handle
- * @param speed: BDC speed
- *
- * @return
- *      - ESP_OK: Set motor speed successfully
- *      - ESP_ERR_INVALID_ARG: Set motor speed failed because of invalid parameters
- *      - ESP_FAIL: Set motor speed failed because other error occurred
- */
-esp_err_t bdc_motor_set_speed(bdc_motor_handle_t motor, uint32_t speed);
-
-/**
- * @brief Forward BDC motor
- *
- * @param motor: BDC Motor handle
- *
- * @return
- *      - ESP_OK: Forward motor successfully
- *      - ESP_FAIL: Forward motor failed because some other error occurred
- */
-esp_err_t bdc_motor_forward(bdc_motor_handle_t motor);
-
-/**
- * @brief Reverse BDC Motor
- *
- * @param strip: BDC Motor handle
- *
- * @return
- *      - ESP_OK: Reverse motor successfully
- *      - ESP_FAIL: Reverse motor failed because some other error occurred
- */
-esp_err_t bdc_motor_reverse(bdc_motor_handle_t motor);
-
-/**
- * @brief Stop motor in a coast way (a.k.a Fast Decay)
- *
- * @param motor: BDC Motor handle
- *
- * @return
- *      - ESP_OK: Stop motor successfully
- *      - ESP_FAIL: Stop motor failed because some other error occurred
- */
-esp_err_t bdc_motor_coast(bdc_motor_handle_t motor);
-
-/**
- * @brief Stop motor in a brake way (a.k.a Slow Decay)
- *
- * @param motor: BDC Motor handle
- *
- * @return
- *      - ESP_OK: Stop motor successfully
- *      - ESP_FAIL: Stop motor failed because some other error occurred
- */
-esp_err_t bdc_motor_brake(bdc_motor_handle_t motor);
-
-/**
- * @brief Free BDC Motor resources
- *
- * @param strip: BDC Motor handle
- *
- * @return
- *      - ESP_OK: Free resources successfully
- *      - ESP_FAIL: Free resources failed because error occurred
- */
-esp_err_t bdc_motor_del(bdc_motor_handle_t motor);
-
-/**
- * @brief BDC Motor Configuration
- */
-typedef struct {
-    uint32_t pwma_gpio_num; /*!< BDC Motor PWM A gpio number */
-    uint32_t pwmb_gpio_num; /*!< BDC Motor PWM B gpio number */
-    uint32_t pwm_freq_hz;   /*!< PWM frequency, in Hz */
-} bdc_motor_config_t;
-
-/**
- * @brief BDC Motor MCPWM specific configuration
- */
-typedef struct {
-    int group_id;           /*!< MCPWM group number */
-    uint32_t resolution_hz; /*!< MCPWM timer resolution */
-} bdc_motor_mcpwm_config_t;
-
-/**
- * @brief Create BDC Motor based on MCPWM peripheral
- *
- * @param motor_config: BDC Motor configuration
- * @param mcpwm_config: MCPWM specific configuration
- * @param ret_motor Returned BDC Motor handle
- * @return
- *      - ESP_OK: Create BDC Motor handle successfully
- *      - ESP_ERR_INVALID_ARG: Create BDC Motor handle failed because of invalid argument
- *      - ESP_ERR_NO_MEM: Create BDC Motor handle failed because of out of memory
- *      - ESP_FAIL: Create BDC Motor handle failed because some other error
- */
-esp_err_t bdc_motor_new_mcpwm_device(const bdc_motor_config_t *motor_config, const bdc_motor_mcpwm_config_t *mcpwm_config, bdc_motor_handle_t *ret_motor);
-
-#ifdef __cplusplus
-}
-#endif
diff --git a/examples/peripherals/mcpwm/mcpwm_bdc_speed_control/components/bdc_motor/interface/bdc_motor_interface.h b/examples/peripherals/mcpwm/mcpwm_bdc_speed_control/components/bdc_motor/interface/bdc_motor_interface.h
deleted file mode 100644
index 35e9697ac2..0000000000
--- a/examples/peripherals/mcpwm/mcpwm_bdc_speed_control/components/bdc_motor/interface/bdc_motor_interface.h
+++ /dev/null
@@ -1,116 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-#pragma once
-
-#include <stdint.h>
-#include "esp_err.h"
-
-#ifdef __cplusplus
-extern "C" {
-#endif
-
-typedef struct bdc_motor_t bdc_motor_t; /*!< Type of BDC motor */
-
-/**
- * @brief BDC motor interface definition
- */
-struct bdc_motor_t {
-    /**
-     * @brief Enable BDC motor
-     *
-     * @param motor: BDC Motor handle
-     *
-     * @return
-     *      - ESP_OK: Enable motor successfully
-     *      - ESP_ERR_INVALID_ARG: Enable motor failed because of invalid parameters
-     *      - ESP_FAIL: Enable motor failed because other error occurred
-     */
-    esp_err_t (*enable)(bdc_motor_t *motor);
-
-    /**
-     * @brief Disable BDC motor
-     *
-     * @param motor: BDC Motor handle
-     *
-     * @return
-     *      - ESP_OK: Disable motor successfully
-     *      - ESP_ERR_INVALID_ARG: Disable motor failed because of invalid parameters
-     *      - ESP_FAIL: Disable motor failed because other error occurred
-     */
-    esp_err_t (*disable)(bdc_motor_t *motor);
-
-    /**
-     * @brief Set speed for bdc motor
-     *
-     * @param motor: BDC Motor handle
-     * @param speed: BDC speed
-     *
-     * @return
-     *      - ESP_OK: Set motor speed successfully
-     *      - ESP_ERR_INVALID_ARG: Set motor speed failed because of invalid parameters
-     *      - ESP_FAIL: Set motor speed failed because other error occurred
-     */
-    esp_err_t (*set_speed)(bdc_motor_t *motor, uint32_t speed);
-
-    /**
-     * @brief Forward BDC motor
-     *
-     * @param motor: BDC Motor handle
-     *
-     * @return
-     *      - ESP_OK: Forward motor successfully
-     *      - ESP_FAIL: Forward motor failed because some other error occurred
-     */
-    esp_err_t (*forward)(bdc_motor_t *motor);
-
-    /**
-     * @brief Reverse BDC Motor
-     *
-     * @param motor: BDC Motor handle
-     *
-     * @return
-     *      - ESP_OK: Reverse motor successfully
-     *      - ESP_FAIL: Reverse motor failed because some other error occurred
-     */
-    esp_err_t (*reverse)(bdc_motor_t *motor);
-
-    /**
-     * @brief Stop motor in a coast way (a.k.a Fast Decay)
-     *
-     * @param motor: BDC Motor handle
-     *
-     * @return
-     *      - ESP_OK: Stop motor successfully
-     *      - ESP_FAIL: Stop motor failed because some other error occurred
-     */
-    esp_err_t (*coast)(bdc_motor_t *motor);
-
-    /**
-     * @brief Stop motor in a brake way (a.k.a Slow Decay)
-     *
-     * @param motor: BDC Motor handle
-     *
-     * @return
-     *      - ESP_OK: Stop motor successfully
-     *      - ESP_FAIL: Stop motor failed because some other error occurred
-     */
-    esp_err_t (*brake)(bdc_motor_t *motor);
-
-    /**
-     * @brief Free BDC Motor handle resources
-     *
-     * @param motor: BDC Motor handle
-     *
-     * @return
-     *      - ESP_OK: Free resources successfully
-     *      - ESP_FAIL: Free resources failed because error occurred
-     */
-    esp_err_t (*del)(bdc_motor_t *motor);
-};
-
-#ifdef __cplusplus
-}
-#endif
diff --git a/examples/peripherals/mcpwm/mcpwm_bdc_speed_control/components/bdc_motor/src/bdc_motor.c b/examples/peripherals/mcpwm/mcpwm_bdc_speed_control/components/bdc_motor/src/bdc_motor.c
deleted file mode 100644
index fbbc440312..0000000000
--- a/examples/peripherals/mcpwm/mcpwm_bdc_speed_control/components/bdc_motor/src/bdc_motor.c
+++ /dev/null
@@ -1,62 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-#include <stdlib.h>
-#include <string.h>
-#include <sys/cdefs.h>
-#include "esp_log.h"
-#include "esp_check.h"
-#include "bdc_motor.h"
-#include "bdc_motor_interface.h"
-
-static const char *TAG = "bdc_motor";
-
-esp_err_t bdc_motor_enable(bdc_motor_handle_t motor)
-{
-    ESP_RETURN_ON_FALSE(motor, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
-    return motor->enable(motor);
-}
-
-esp_err_t bdc_motor_disable(bdc_motor_handle_t motor)
-{
-    ESP_RETURN_ON_FALSE(motor, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
-    return motor->disable(motor);
-}
-
-esp_err_t bdc_motor_set_speed(bdc_motor_handle_t motor, uint32_t speed)
-{
-    ESP_RETURN_ON_FALSE(motor, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
-    return motor->set_speed(motor, speed);
-}
-
-esp_err_t bdc_motor_forward(bdc_motor_handle_t motor)
-{
-    ESP_RETURN_ON_FALSE(motor, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
-    return motor->forward(motor);
-}
-
-esp_err_t bdc_motor_reverse(bdc_motor_handle_t motor)
-{
-    ESP_RETURN_ON_FALSE(motor, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
-    return motor->reverse(motor);
-}
-
-esp_err_t bdc_motor_coast(bdc_motor_handle_t motor)
-{
-    ESP_RETURN_ON_FALSE(motor, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
-    return motor->coast(motor);
-}
-
-esp_err_t bdc_motor_brake(bdc_motor_handle_t motor)
-{
-    ESP_RETURN_ON_FALSE(motor, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
-    return motor->brake(motor);
-}
-
-esp_err_t bdc_motor_del(bdc_motor_handle_t motor)
-{
-    ESP_RETURN_ON_FALSE(motor, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
-    return motor->del(motor);
-}
diff --git a/examples/peripherals/mcpwm/mcpwm_bdc_speed_control/components/bdc_motor/src/bdc_motor_mcpwm_impl.c b/examples/peripherals/mcpwm/mcpwm_bdc_speed_control/components/bdc_motor/src/bdc_motor_mcpwm_impl.c
deleted file mode 100644
index 2b502a6a44..0000000000
--- a/examples/peripherals/mcpwm/mcpwm_bdc_speed_control/components/bdc_motor/src/bdc_motor_mcpwm_impl.c
+++ /dev/null
@@ -1,185 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-#include <stdlib.h>
-#include <string.h>
-#include <sys/cdefs.h>
-#include "esp_log.h"
-#include "esp_check.h"
-#include "driver/mcpwm_prelude.h"
-#include "bdc_motor.h"
-#include "bdc_motor_interface.h"
-
-static const char *TAG = "bdc_motor_mcpwm";
-
-typedef struct {
-    bdc_motor_t base;
-    mcpwm_timer_handle_t timer;
-    mcpwm_oper_handle_t operator;
-    mcpwm_cmpr_handle_t cmpa;
-    mcpwm_cmpr_handle_t cmpb;
-    mcpwm_gen_handle_t gena;
-    mcpwm_gen_handle_t genb;
-} bdc_motor_mcpwm_obj;
-
-static esp_err_t bdc_motor_mcpwm_set_speed(bdc_motor_t *motor, uint32_t speed)
-{
-    bdc_motor_mcpwm_obj *mcpwm_motor = __containerof(motor, bdc_motor_mcpwm_obj, base);
-    ESP_RETURN_ON_ERROR(mcpwm_comparator_set_compare_value(mcpwm_motor->cmpa, speed), TAG, "set compare value failed");
-    ESP_RETURN_ON_ERROR(mcpwm_comparator_set_compare_value(mcpwm_motor->cmpb, speed), TAG, "set compare value failed");
-    return ESP_OK;
-}
-
-static esp_err_t bdc_motor_mcpwm_enable(bdc_motor_t *motor)
-{
-    bdc_motor_mcpwm_obj *mcpwm_motor = __containerof(motor, bdc_motor_mcpwm_obj, base);
-    ESP_RETURN_ON_ERROR(mcpwm_timer_enable(mcpwm_motor->timer), TAG, "enable timer failed");
-    ESP_RETURN_ON_ERROR(mcpwm_timer_start_stop(mcpwm_motor->timer, MCPWM_TIMER_START_NO_STOP), TAG, "start timer failed");
-    return ESP_OK;
-}
-
-static esp_err_t bdc_motor_mcpwm_disable(bdc_motor_t *motor)
-{
-    bdc_motor_mcpwm_obj *mcpwm_motor = __containerof(motor, bdc_motor_mcpwm_obj, base);
-    ESP_RETURN_ON_ERROR(mcpwm_timer_start_stop(mcpwm_motor->timer, MCPWM_TIMER_STOP_EMPTY), TAG, "stop timer failed");
-    ESP_RETURN_ON_ERROR(mcpwm_timer_disable(mcpwm_motor->timer), TAG, "disable timer failed");
-    return ESP_OK;
-}
-
-static esp_err_t bdc_motor_mcpwm_forward(bdc_motor_t *motor)
-{
-    bdc_motor_mcpwm_obj *mcpwm_motor = __containerof(motor, bdc_motor_mcpwm_obj, base);
-    ESP_RETURN_ON_ERROR(mcpwm_generator_set_force_level(mcpwm_motor->gena, -1, true), TAG, "disable force level for gena failed");
-    ESP_RETURN_ON_ERROR(mcpwm_generator_set_force_level(mcpwm_motor->genb, 0, true), TAG, "set force level for genb failed");
-    return ESP_OK;
-}
-
-static esp_err_t bdc_motor_mcpwm_reverse(bdc_motor_t *motor)
-{
-    bdc_motor_mcpwm_obj *mcpwm_motor = __containerof(motor, bdc_motor_mcpwm_obj, base);
-    ESP_RETURN_ON_ERROR(mcpwm_generator_set_force_level(mcpwm_motor->genb, -1, true), TAG, "disable force level for genb failed");
-    ESP_RETURN_ON_ERROR(mcpwm_generator_set_force_level(mcpwm_motor->gena, 0, true), TAG, "set force level for gena failed");
-    return ESP_OK;
-}
-
-static esp_err_t bdc_motor_mcpwm_coast(bdc_motor_t *motor)
-{
-    bdc_motor_mcpwm_obj *mcpwm_motor = __containerof(motor, bdc_motor_mcpwm_obj, base);
-    ESP_RETURN_ON_ERROR(mcpwm_generator_set_force_level(mcpwm_motor->gena, 0, true), TAG, "set force level for gena failed");
-    ESP_RETURN_ON_ERROR(mcpwm_generator_set_force_level(mcpwm_motor->genb, 0, true), TAG, "set force level for genb failed");
-    return ESP_OK;
-}
-
-static esp_err_t bdc_motor_mcpwm_brake(bdc_motor_t *motor)
-{
-    bdc_motor_mcpwm_obj *mcpwm_motor = __containerof(motor, bdc_motor_mcpwm_obj, base);
-    ESP_RETURN_ON_ERROR(mcpwm_generator_set_force_level(mcpwm_motor->gena, 1, true), TAG, "set force level for gena failed");
-    ESP_RETURN_ON_ERROR(mcpwm_generator_set_force_level(mcpwm_motor->genb, 1, true), TAG, "set force level for genb failed");
-    return ESP_OK;
-}
-
-static esp_err_t bdc_motor_mcpwm_del(bdc_motor_t *motor)
-{
-    bdc_motor_mcpwm_obj *mcpwm_motor = __containerof(motor, bdc_motor_mcpwm_obj, base);
-    mcpwm_del_generator(mcpwm_motor->gena);
-    mcpwm_del_generator(mcpwm_motor->genb);
-    mcpwm_del_comparator(mcpwm_motor->cmpa);
-    mcpwm_del_comparator(mcpwm_motor->cmpb);
-    mcpwm_del_operator(mcpwm_motor->operator);
-    mcpwm_del_timer(mcpwm_motor->timer);
-    free(mcpwm_motor);
-    return ESP_OK;
-}
-
-esp_err_t bdc_motor_new_mcpwm_device(const bdc_motor_config_t *motor_config, const bdc_motor_mcpwm_config_t *mcpwm_config, bdc_motor_handle_t *ret_motor)
-{
-    bdc_motor_mcpwm_obj *mcpwm_motor = NULL;
-    esp_err_t ret = ESP_OK;
-    ESP_GOTO_ON_FALSE(motor_config && mcpwm_config && ret_motor, ESP_ERR_INVALID_ARG, err, TAG, "invalid argument");
-    mcpwm_motor = calloc(1, sizeof(bdc_motor_mcpwm_obj));
-    ESP_GOTO_ON_FALSE(mcpwm_motor, ESP_ERR_NO_MEM, err, TAG, "no mem for rmt motor");
-
-    // mcpwm timer
-    mcpwm_timer_config_t timer_config = {
-        .group_id = mcpwm_config->group_id,
-        .clk_src = MCPWM_TIMER_CLK_SRC_DEFAULT,
-        .resolution_hz = mcpwm_config->resolution_hz,
-        .period_ticks = mcpwm_config->resolution_hz / motor_config->pwm_freq_hz,
-        .count_mode = MCPWM_TIMER_COUNT_MODE_UP,
-    };
-    ESP_GOTO_ON_ERROR(mcpwm_new_timer(&timer_config, &mcpwm_motor->timer), err, TAG, "create MCPWM timer failed");
-
-    mcpwm_operator_config_t operator_config = {
-        .group_id = mcpwm_config->group_id,
-    };
-    ESP_GOTO_ON_ERROR(mcpwm_new_operator(&operator_config, &mcpwm_motor->operator), err, TAG, "create MCPWM operator failed");
-
-    ESP_GOTO_ON_ERROR(mcpwm_operator_connect_timer(mcpwm_motor->operator, mcpwm_motor->timer), err, TAG, "connect timer and operator failed");
-
-    mcpwm_comparator_config_t comparator_config = {
-        .flags.update_cmp_on_tez = true,
-    };
-    ESP_GOTO_ON_ERROR(mcpwm_new_comparator(mcpwm_motor->operator, &comparator_config, &mcpwm_motor->cmpa), err, TAG, "create comparator failed");
-    ESP_GOTO_ON_ERROR(mcpwm_new_comparator(mcpwm_motor->operator, &comparator_config, &mcpwm_motor->cmpb), err, TAG, "create comparator failed");
-
-    // set the initial compare value for both comparators
-    mcpwm_comparator_set_compare_value(mcpwm_motor->cmpa, 0);
-    mcpwm_comparator_set_compare_value(mcpwm_motor->cmpb, 0);
-
-    mcpwm_generator_config_t generator_config = {
-        .gen_gpio_num = motor_config->pwma_gpio_num,
-    };
-    ESP_GOTO_ON_ERROR(mcpwm_new_generator(mcpwm_motor->operator, &generator_config, &mcpwm_motor->gena), err, TAG, "create generator failed");
-    generator_config.gen_gpio_num = motor_config->pwmb_gpio_num;
-    ESP_GOTO_ON_ERROR(mcpwm_new_generator(mcpwm_motor->operator, &generator_config, &mcpwm_motor->genb), err, TAG, "create generator failed");
-
-    mcpwm_generator_set_actions_on_timer_event(mcpwm_motor->gena,
-            MCPWM_GEN_TIMER_EVENT_ACTION(MCPWM_TIMER_DIRECTION_UP, MCPWM_TIMER_EVENT_EMPTY, MCPWM_GEN_ACTION_HIGH),
-            MCPWM_GEN_TIMER_EVENT_ACTION_END());
-    mcpwm_generator_set_actions_on_compare_event(mcpwm_motor->gena,
-            MCPWM_GEN_COMPARE_EVENT_ACTION(MCPWM_TIMER_DIRECTION_UP, mcpwm_motor->cmpa, MCPWM_GEN_ACTION_LOW),
-            MCPWM_GEN_COMPARE_EVENT_ACTION_END());
-    mcpwm_generator_set_actions_on_timer_event(mcpwm_motor->genb,
-            MCPWM_GEN_TIMER_EVENT_ACTION(MCPWM_TIMER_DIRECTION_UP, MCPWM_TIMER_EVENT_EMPTY, MCPWM_GEN_ACTION_HIGH),
-            MCPWM_GEN_TIMER_EVENT_ACTION_END());
-    mcpwm_generator_set_actions_on_compare_event(mcpwm_motor->genb,
-            MCPWM_GEN_COMPARE_EVENT_ACTION(MCPWM_TIMER_DIRECTION_UP, mcpwm_motor->cmpb, MCPWM_GEN_ACTION_LOW),
-            MCPWM_GEN_COMPARE_EVENT_ACTION_END());
-
-    mcpwm_motor->base.enable = bdc_motor_mcpwm_enable;
-    mcpwm_motor->base.disable = bdc_motor_mcpwm_disable;
-    mcpwm_motor->base.forward = bdc_motor_mcpwm_forward;
-    mcpwm_motor->base.reverse = bdc_motor_mcpwm_reverse;
-    mcpwm_motor->base.coast = bdc_motor_mcpwm_coast;
-    mcpwm_motor->base.brake = bdc_motor_mcpwm_brake;
-    mcpwm_motor->base.set_speed = bdc_motor_mcpwm_set_speed;
-    mcpwm_motor->base.del = bdc_motor_mcpwm_del;
-    *ret_motor = &mcpwm_motor->base;
-    return ESP_OK;
-
-err:
-    if (mcpwm_motor) {
-        if (mcpwm_motor->gena) {
-            mcpwm_del_generator(mcpwm_motor->gena);
-        }
-        if (mcpwm_motor->genb) {
-            mcpwm_del_generator(mcpwm_motor->genb);
-        }
-        if (mcpwm_motor->cmpa) {
-            mcpwm_del_comparator(mcpwm_motor->cmpa);
-        }
-        if (mcpwm_motor->cmpb) {
-            mcpwm_del_comparator(mcpwm_motor->cmpb);
-        }
-        if (mcpwm_motor->operator) {
-            mcpwm_del_operator(mcpwm_motor->operator);
-        }
-        if (mcpwm_motor->timer) {
-            mcpwm_del_timer(mcpwm_motor->timer);
-        }
-        free(mcpwm_motor);
-    }
-    return ret;
-}
diff --git a/examples/peripherals/mcpwm/mcpwm_bdc_speed_control/main/idf_component.yml b/examples/peripherals/mcpwm/mcpwm_bdc_speed_control/main/idf_component.yml
index 7d51337b61..4beea621a6 100644
--- a/examples/peripherals/mcpwm/mcpwm_bdc_speed_control/main/idf_component.yml
+++ b/examples/peripherals/mcpwm/mcpwm_bdc_speed_control/main/idf_component.yml
@@ -1,2 +1,3 @@
 dependencies:
   pid_ctrl: "^0.1.1"
+  bdc_motor: "^0.1.0"

From 26dc5fe1889b35a914433fe1b5c6518e6163d82f Mon Sep 17 00:00:00 2001
From: Marius Vikhammer <marius.vikhammer@espressif.com>
Date: Tue, 9 Aug 2022 10:11:11 +0800
Subject: [PATCH 087/665] docs: update storage and sleep docs for C2

---
 docs/docs_not_updated/esp32c2.txt                 | 15 ---------------
 docs/en/api-reference/storage/nvs_flash.rst       |  2 +-
 docs/en/api-reference/storage/spi_flash.rst       |  2 +-
 docs/en/api-reference/storage/spiffs.rst          |  2 +-
 .../system/inc/power_management_esp32.rst         |  2 +-
 .../inc/power_management_esp32s2_and_later.rst    | 14 ++++++++------
 docs/en/api-reference/system/sleep_modes.rst      | 11 +++++------
 docs/zh_CN/api-reference/storage/spiffs.rst       |  2 +-
 .../inc/power_management_esp32s2_and_later.rst    | 13 ++++++++-----
 docs/zh_CN/api-reference/system/sleep_modes.rst   |  9 ++++-----
 10 files changed, 30 insertions(+), 42 deletions(-)

diff --git a/docs/docs_not_updated/esp32c2.txt b/docs/docs_not_updated/esp32c2.txt
index 18c5521ad3..c931d880a0 100644
--- a/docs/docs_not_updated/esp32c2.txt
+++ b/docs/docs_not_updated/esp32c2.txt
@@ -4,22 +4,7 @@ api-guides/esp-ble-mesh/ble-mesh-feature-list
 api-guides/esp-ble-mesh/ble-mesh-terminology
 api-guides/esp-ble-mesh/ble-mesh-architecture
 api-guides/esp-ble-mesh/ble-mesh-faq
-api-reference/storage/vfs
-api-reference/storage/spiffs
-api-reference/storage/wear-levelling
-api-reference/storage/fatfs
-api-reference/storage/nvs_partition_gen
-api-reference/storage/spi_flash_concurrency
-api-reference/storage/spi_flash
-api-reference/storage/spi_flash_override_driver
-api-reference/storage/nvs_flash
-api-reference/storage/sdmmc
-api-reference/storage/mass_mfg
-api-reference/storage/index
-api-reference/system/sleep_modes
-api-reference/system/power_management
 api-reference/system/wdts
-api-reference/system/inc/power_management_esp32s2_and_later
 api-reference/bluetooth/esp_spp
 api-reference/bluetooth/esp_avrc
 api-reference/bluetooth/controller_vhci
diff --git a/docs/en/api-reference/storage/nvs_flash.rst b/docs/en/api-reference/storage/nvs_flash.rst
index cdf2004eb5..3e1b679f52 100644
--- a/docs/en/api-reference/storage/nvs_flash.rst
+++ b/docs/en/api-reference/storage/nvs_flash.rst
@@ -89,7 +89,7 @@ For using NVS encryption, the partition table must contain the :ref:`nvs_key_par
 NVS Key Partition
 ^^^^^^^^^^^^^^^^^
 
-    An application requiring NVS encryption support needs to be compiled with a key-partition of the type `data` and subtype `key`. This partition should be marked as `encrypted` and its size should be the minimum partition size (4KB). Refer to :doc:`Partition Tables <../../api-guides/partition-tables>` for more details. Two additional partition tables which contain the :ref:`nvs_key_partition` are provided under the partition table option (menuconfig->Partition Table). They can be directly used for :ref:`nvs_encryption`. The structure of these partitions is depicted below.
+An application requiring NVS encryption support needs to be compiled with a key-partition of the type `data` and subtype `key`. This partition should be marked as `encrypted` and its size should be the minimum partition size (4KB). Refer to :doc:`Partition Tables <../../api-guides/partition-tables>` for more details. Two additional partition tables which contain the :ref:`nvs_key_partition` are provided under the partition table option (menuconfig->Partition Table). They can be directly used for :ref:`nvs_encryption`. The structure of these partitions is depicted below.
 
 .. highlight:: none
 
diff --git a/docs/en/api-reference/storage/spi_flash.rst b/docs/en/api-reference/storage/spi_flash.rst
index 6b5de93aea..3b9f8de750 100644
--- a/docs/en/api-reference/storage/spi_flash.rst
+++ b/docs/en/api-reference/storage/spi_flash.rst
@@ -153,7 +153,7 @@ Refer to the :doc:`Flash Encryption documentation </security/flash-encryption>`
 Memory Mapping API
 ------------------
 
-{IDF_TARGET_CACHE_SIZE:default="64 KB"}
+{IDF_TARGET_CACHE_SIZE:default="64 KB",esp32c2=16~64 KB}
 
 {IDF_TARGET_NAME} features memory hardware which allows regions of flash memory to be mapped into instruction and data address spaces. This mapping works only for read operations. It is not possible to modify contents of flash memory by writing to a mapped memory region.
 
diff --git a/docs/en/api-reference/storage/spiffs.rst b/docs/en/api-reference/storage/spiffs.rst
index 28edf80759..7c040e54a4 100644
--- a/docs/en/api-reference/storage/spiffs.rst
+++ b/docs/en/api-reference/storage/spiffs.rst
@@ -17,7 +17,7 @@ Notes
  - SPIFFS is able to reliably utilize only around 75% of assigned partition space.
  - When the filesystem is running out of space, the garbage collector is trying to find free space by scanning the filesystem multiple times, which can take up to several seconds per write function call, depending on required space. This is caused by the SPIFFS design and the issue has been reported multiple times (e.g. `here <https://github.com/espressif/esp-idf/issues/1737>`_) and in the official `SPIFFS github repository <https://github.com/pellepl/spiffs/issues/>`_. The issue can be partially mitigated by the `SPIFFS configuration <https://github.com/pellepl/spiffs/wiki/Configure-spiffs>`_.
  - Deleting a file does not always remove the whole file, which leaves unusable sections throughout the filesystem.
- - When ESP32 experiences a power loss during a file system operation it could result in SPIFFS corruption. However the file system still might be recovered via ``esp_spiffs_check`` function. More details in the official SPIFFS `FAQ <https://github.com/pellepl/spiffs/wiki/FAQ>`.
+ - When the chip experiences a power loss during a file system operation it could result in SPIFFS corruption. However the file system still might be recovered via ``esp_spiffs_check`` function. More details in the official SPIFFS `FAQ <https://github.com/pellepl/spiffs/wiki/FAQ>`.
 
 Tools
 -----
diff --git a/docs/en/api-reference/system/inc/power_management_esp32.rst b/docs/en/api-reference/system/inc/power_management_esp32.rst
index d4f3512363..6a91d2026f 100644
--- a/docs/en/api-reference/system/inc/power_management_esp32.rst
+++ b/docs/en/api-reference/system/inc/power_management_esp32.rst
@@ -1,5 +1,5 @@
 +---------------+---------------------------------------+-------------------------------------+
-| Max CPU       |            Lock Acquisition           | CPU and APB Frequncies              |
+| Max CPU       |            Lock Acquisition           | CPU and APB Frequencies             |
 | Frequency Set |                                       |                                     |
 +---------------+---------------------------------------+-------------------------------------+
 |      240      | | Any of ``ESP_PM_CPU_FREQ_MAX``      |                                     |
diff --git a/docs/en/api-reference/system/inc/power_management_esp32s2_and_later.rst b/docs/en/api-reference/system/inc/power_management_esp32s2_and_later.rst
index b9e846342a..cbb78544d5 100644
--- a/docs/en/api-reference/system/inc/power_management_esp32s2_and_later.rst
+++ b/docs/en/api-reference/system/inc/power_management_esp32s2_and_later.rst
@@ -1,27 +1,29 @@
+{IDF_TARGET_APB_FREQ: default="80 Mhz", esp32c2="40 MHz"}
+
 +---------------+---------------------------------------+-------------------------------------+
-| Max CPU       |            Lock Acquisition           | CPU and APB Frequncies              |
+| Max CPU       |            Lock Acquisition           | CPU and APB Frequencies             |
 | Frequency Set |                                       |                                     |
 +---------------+---------------------------------------+-------------------------------------+
 |      240      | ``ESP_PM_CPU_FREQ_MAX`` acquired      | | CPU: 240 MHz                      |
-|               |                                       | | APB: 80 MHz                       |
+|               |                                       | | APB: {IDF_TARGET_APB_FREQ}                       |
 +               +---------------------------------------+-------------------------------------+
 |               | ``ESP_PM_APB_FREQ_MAX`` acquired,     | | CPU: 80 MHz                       |
-|               | ``ESP_PM_CPU_FREQ_MAX`` not acquired  | | APB: 80 MHz                       |
+|               | ``ESP_PM_CPU_FREQ_MAX`` not acquired  | | APB: {IDF_TARGET_APB_FREQ}                       |
 +               +---------------------------------------+-------------------------------------+
 |               |                  None                 | Min values for both frequencies set |
 |               |                                       | with :cpp:func:`esp_pm_configure`   |
 +---------------+---------------------------------------+-------------------------------------+
 |      160      | ``ESP_PM_CPU_FREQ_MAX`` acquired      | | CPU: 160 MHz                      |
-|               |                                       | | APB: 80 MHz                       |
+|               |                                       | | APB: {IDF_TARGET_APB_FREQ}                       |
 +               +---------------------------------------+-------------------------------------+
 |               | ``ESP_PM_APB_FREQ_MAX`` acquired,     | | CPU: 80 MHz                       |
-|               | ``ESP_PM_CPU_FREQ_MAX`` not acquired  | | APB: 80 MHz                       |
+|               | ``ESP_PM_CPU_FREQ_MAX`` not acquired  | | APB: {IDF_TARGET_APB_FREQ}                       |
 +               +---------------------------------------+-------------------------------------+
 |               |                  None                 | Min values for both frequencies set |
 |               |                                       | with :cpp:func:`esp_pm_configure`   |
 +---------------+---------------------------------------+-------------------------------------+
 |       80      | | Any of ``ESP_PM_CPU_FREQ_MAX``      | | CPU: 80 MHz                       |
-|               | | or ``ESP_PM_APB_FREQ_MAX`` acquired | | APB: 80 MHz                       |
+|               | | or ``ESP_PM_APB_FREQ_MAX`` acquired | | APB: {IDF_TARGET_APB_FREQ}                       |
 +               +---------------------------------------+-------------------------------------+
 |               |                  None                 | Min values for both frequencies set |
 |               |                                       | with :cpp:func:`esp_pm_configure`   |
diff --git a/docs/en/api-reference/system/sleep_modes.rst b/docs/en/api-reference/system/sleep_modes.rst
index ace78939b7..792038c1ee 100644
--- a/docs/en/api-reference/system/sleep_modes.rst
+++ b/docs/en/api-reference/system/sleep_modes.rst
@@ -16,9 +16,8 @@ In Deep-sleep mode, the CPUs, most of the RAM, and all digital peripherals that
     .. list::
 
         - RTC controller
-        - RTC peripherals
         :SOC_ULP_SUPPORTED: - ULP coprocessor
-        - RTC fast memory
+        :SOC_RTC_FAST_MEM_SUPPORTED: - RTC fast memory
         :SOC_RTC_SLOW_MEM_SUPPORTED: - RTC slow memory
 
 There are several wakeup sources in Deep-sleep and Light-sleep modes. These sources can also be combined so that the chip will wake up when any of the sources are triggered. Wakeup sources can be enabled using ``esp_sleep_enable_X_wakeup`` APIs and can be disabled using :cpp:func:`esp_sleep_disable_wakeup_source` API. Next section describes these APIs in detail. Wakeup sources can be configured at any moment before entering Light-sleep or Deep-sleep mode.
@@ -164,7 +163,7 @@ By default, :cpp:func:`esp_deep_sleep_start` and :cpp:func:`esp_light_sleep_star
 
     If some variables in the program are placed into RTC slow memory (for example, using ``RTC_DATA_ATTR`` attribute), RTC slow memory will be kept powered on by default. This can be overridden using :cpp:func:`esp_sleep_pd_config` function, if desired.
 
-.. only:: not SOC_RTC_SLOW_MEM_SUPPORTED
+.. only:: not SOC_RTC_SLOW_MEM_SUPPORTED and SOC_RTC_FAST_MEM_SUPPORTED
 
     In {IDF_TARGET_NAME}, there is only RTC fast memory, so if some variables in the program are marked by ``RTC_DATA_ATTR``, ``RTC_SLOW_ATTR`` or ``RTC_FAST_ATTR`` attributes, all of them go to RTC fast memory. It will be kept powered on by default. This can be overridden using :cpp:func:`esp_sleep_pd_config` function, if desired.
 
@@ -213,7 +212,7 @@ Configuring IOs
 
 Some {IDF_TARGET_NAME} IOs have internal pullups or pulldowns, which are enabled by default. If an external circuit drives this pin in Deep-sleep mode, current consumption may increase due to current flowing through these pullups and pulldowns.
 
-.. only:: not esp32c3
+.. only:: SOC_RTCIO_HOLD_SUPPORTED
 
     To isolate a pin to prevent extra current draw, call :cpp:func:`rtc_gpio_isolate` function.
 
@@ -223,7 +222,7 @@ Some {IDF_TARGET_NAME} IOs have internal pullups or pulldowns, which are enabled
 
 	rtc_gpio_isolate(GPIO_NUM_12);
 
-.. only:: esp32c3
+.. only:: esp32c2 or esp32c3
 
     In Deep-sleep mode:
         - digital GPIOs (GPIO6 ~ 21) are in a high impedance state.
@@ -267,7 +266,7 @@ Application Example
 
     - :example:`system/deep_sleep`: the usage of various Deep-sleep wakeup triggers and ULP coprocessor programming.
 
-.. only:: esp32c3
+.. only:: esp32c3 or esp32c2
 
     - :example:`system/deep_sleep`: the usage of Deep-sleep wakeup triggered by timer.
 
diff --git a/docs/zh_CN/api-reference/storage/spiffs.rst b/docs/zh_CN/api-reference/storage/spiffs.rst
index 913891eb43..5d863b7dcc 100644
--- a/docs/zh_CN/api-reference/storage/spiffs.rst
+++ b/docs/zh_CN/api-reference/storage/spiffs.rst
@@ -17,7 +17,7 @@ SPIFFS 是一个用于 SPI NOR flash 设备的嵌入式文件系统，支持磨
  - SPIFFS 只能稳定地使用约 75% 的指定分区容量。
  - 当文件系统空间不足时，垃圾收集器会尝试多次扫描文件系统来寻找可用空间。根据所需空间的不同，写操作会被调用多次，每次函数调用将花费几秒。同一操作可能会花费不同时长的问题缘于 SPIFFS 的设计，且已在官方的 `SPIFFS github 仓库 <https://github.com/pellepl/spiffs/issues/>`_ 或是 <https://github.com/espressif/esp-idf/issues/1737>`_ 中被多次报告。这个问题可以通过 `SPIFFS 配置 <https://github.com/pellepl/spiffs/wiki/Configure-spiffs>`_ 部分缓解。
  - 被删除文件通常不会被完全清除，会在文件系统中遗留下无法使用的部分。
- - 如果 ESP32 在文件系统操作期间断电，可能会导致 SPIFFS 损坏。但是仍可通过 ``esp_spiffs_check`` 函数恢复文件系统。详情请参阅官方 SPIFFS `FAQ <https://github.com/pellepl/spiffs/wiki/FAQ>`。
+ - 如果 {IDF_TARGET_NAME} 在文件系统操作期间断电，可能会导致 SPIFFS 损坏。但是仍可通过 ``esp_spiffs_check`` 函数恢复文件系统。详情请参阅官方 SPIFFS `FAQ <https://github.com/pellepl/spiffs/wiki/FAQ>`。
 
 工具
 -----
diff --git a/docs/zh_CN/api-reference/system/inc/power_management_esp32s2_and_later.rst b/docs/zh_CN/api-reference/system/inc/power_management_esp32s2_and_later.rst
index 4054209783..305580945d 100644
--- a/docs/zh_CN/api-reference/system/inc/power_management_esp32s2_and_later.rst
+++ b/docs/zh_CN/api-reference/system/inc/power_management_esp32s2_and_later.rst
@@ -1,27 +1,30 @@
+{IDF_TARGET_APB_FREQ: default="80 Mhz", esp32c2="40 MHz"}
+
+
 +---------------+---------------------------------------+-------------------------------------+
 | CPU 最高频率  |            电源管理锁获取情况         | APB 频率和 CPU 频率                 |
 |               |                                       |                                     |
 +---------------+---------------------------------------+-------------------------------------+
 |      240      | 获取 ``ESP_PM_CPU_FREQ_MAX``          | | CPU: 240 MHz                      |
-|               |                                       | | APB: 80 MHz                       |
+|               |                                       | | APB: {IDF_TARGET_APB_FREQ}                       |
 +               +---------------------------------------+-------------------------------------+
 |               | | 获取 ``ESP_PM_APB_FREQ_MAX``,       | | CPU: 80 MHz                       |
-|               | | 未获得 ``ESP_PM_CPU_FREQ_MAX``      | | APB: 80 MHz                       |
+|               | | 未获得 ``ESP_PM_CPU_FREQ_MAX``      | | APB: {IDF_TARGET_APB_FREQ}                       |
 +               +---------------------------------------+-------------------------------------+
 |               |                  无                   | 使用 :cpp:func:`esp_pm_configure`   |
 |               |                                       | 为二者设置最小值                    |
 +---------------+---------------------------------------+-------------------------------------+
 |      160      | 获取 ``ESP_PM_CPU_FREQ_MAX``          | | CPU: 160 MHz                      |
-|               |                                       | | APB: 80 MHz                       |
+|               |                                       | | APB: {IDF_TARGET_APB_FREQ}                       |
 +               +---------------------------------------+-------------------------------------+
 |               | | 获取 ``ESP_PM_APB_FREQ_MAX``,       | | CPU: 80 MHz                       |
-|               | | 未获得 ``ESP_PM_CPU_FREQ_MAX``      | | APB: 80 MHz                       |
+|               | | 未获得 ``ESP_PM_CPU_FREQ_MAX``      | | APB: {IDF_TARGET_APB_FREQ}                       |
 +               +---------------------------------------+-------------------------------------+
 |               |                  无                   | 使用 :cpp:func:`esp_pm_configure`   |
 |               |                                       | 为二者设置最小值                    |
 +---------------+---------------------------------------+-------------------------------------+
 |       80      | | 获取  ``ESP_PM_CPU_FREQ_MAX``       | | CPU: 80 MHz                       |
-|               | | 或 ``ESP_PM_APB_FREQ_MAX``          | | APB: 80 MHz                       |
+|               | | 或 ``ESP_PM_APB_FREQ_MAX``          | | APB: {IDF_TARGET_APB_FREQ}                       |
 +               +---------------------------------------+-------------------------------------+
 |               |                  无                   | 使用 :cpp:func:`esp_pm_configure`   |
 |               |                                       | 为二者设置最小值                    |
diff --git a/docs/zh_CN/api-reference/system/sleep_modes.rst b/docs/zh_CN/api-reference/system/sleep_modes.rst
index 83f7b42ef4..6fc8fa7a05 100644
--- a/docs/zh_CN/api-reference/system/sleep_modes.rst
+++ b/docs/zh_CN/api-reference/system/sleep_modes.rst
@@ -16,9 +16,8 @@
     .. list::
 
         - RTC 控制器
-        - RTC 外设
         :SOC_ULP_SUPPORTED: - ULP 协处理器
-        - RTC 高速内存
+        :SOC_RTC_FAST_MEM_SUPPORTED: - RTC 高速内存
         :SOC_RTC_SLOW_MEM_SUPPORTED: - RTC 低速内存
 
 Light-sleep 和 Deep-sleep 模式有多种唤醒源。这些唤醒源也可以组合在一起，此时任何一个唤醒源都可以触发唤醒。通过 API ``esp_sleep_enable_X_wakeup`` 可启用唤醒源，通过 API :cpp:func:`esp_sleep_disable_wakeup_source` 可禁用唤醒源，详见下一小节。在系统进入 Light-sleep 或 Deep-sleep 模式前，可以在任意时刻配置唤醒源。
@@ -164,7 +163,7 @@ RTC 外设和内存断电
 
     如果程序中的某些值被放入 RTC 低速内存中（例如使用 ``RTC_DATA_ATTR`` 属性），RTC 低速内存将默认保持供电。如果有需要，也可以使用函数 :cpp:func:`esp_sleep_pd_config` 对其进行修改。
 
-.. only:: not SOC_RTC_SLOW_MEM_SUPPORTED
+.. only:: not SOC_RTC_SLOW_MEM_SUPPORTED and SOC_RTC_FAST_MEM_SUPPORTED
 
     {IDF_TARGET_NAME} 中只有 RTC 高速内存，因此，如果程序中的某些值被标记为 ``RTC_DATA_ATTR``、``RTC_SLOW_ATTR`` 或 ``RTC_FAST_ATTR`` 属性，那么所有这些值都将被存入 RTC 高速内存，默认情况下保持供电。如果有需要，您也可以使用函数 :cpp:func:`esp_sleep_pd_config` 对其进行修改。
 
@@ -213,7 +212,7 @@ Flash 断电
 
 一些 {IDF_TARGET_NAME} IO 在默认情况下启用内部上拉或下拉电阻。如果这些管脚在 Deep-sleep 模式下中受外部电路驱动，电流流经这些上下拉电阻时，可能会增加电流消耗。
 
-.. only:: not esp32c3
+.. only:: SOC_RTCIO_HOLD_SUPPORTED
 
     想要隔离这些管脚以避免额外的电流消耗，请调用 :cpp:func:`rtc_gpio_isolate` 函数。
 
@@ -223,7 +222,7 @@ Flash 断电
 
 	rtc_gpio_isolate(GPIO_NUM_12);
 
-.. only:: esp32c3
+.. only:: esp32c2 or esp32c3
 
     在 Deep-sleep 模式中：
         - 数字 GPIO (GPIO6 ~ 21) 处于高阻态。

From 488ad6ff2a0a40fb505d698a44104904365a5eb6 Mon Sep 17 00:00:00 2001
From: Mo Fei Fei <mofeifei@espressif.com>
Date: Mon, 15 Aug 2022 15:09:27 +0800
Subject: [PATCH 088/665] Docs: Add CN translation for gcc.rst and
 provisioning.rst

---
 docs/en/migration-guides/release-5.x/gcc.rst  | 125 ++++++++---------
 .../release-5.x/provisioning.rst              |  18 +--
 .../migration-guides/release-5.x/gcc.rst      | 130 +++++++++++++++++-
 .../release-5.x/provisioning.rst              |  26 +++-
 4 files changed, 226 insertions(+), 73 deletions(-)

diff --git a/docs/en/migration-guides/release-5.x/gcc.rst b/docs/en/migration-guides/release-5.x/gcc.rst
index 1057ee03af..7e02212ab3 100644
--- a/docs/en/migration-guides/release-5.x/gcc.rst
+++ b/docs/en/migration-guides/release-5.x/gcc.rst
@@ -1,64 +1,32 @@
 GCC 
 ***
 
-Previous GCC version was 8.4.0
+:link_to_translation:`zh_CN:[中文]`
 
 
-Official GNU porting guides for your code
-=========================================
+GCC Version
+===========
+
+The previous GCC version was GCC 8.4.0. This has now been upgraded to GCC 11.2.0 on all targets. Users that need to port their code from GCC 8.4.0 to 11.2.0 should refer to the series of official GCC porting guides listed below:
+
+* `Porting to GCC 9 <https://gcc.gnu.org/gcc-9/porting_to.html>`_
+* `Porting to GCC 10 <https://gcc.gnu.org/gcc-10/porting_to.html>`_
+* `Porting to GCC 11 <https://gcc.gnu.org/gcc-11/porting_to.html>`_
 
 
-* https://gcc.gnu.org/gcc-9/porting_to.html
+Warnings
+========
 
-* https://gcc.gnu.org/gcc-10/porting_to.html
+The upgrade to GCC 11.2.0 has resulted in the addition of new warnings, or enhancements to existing warnings. The full details of all GCC warnings can be found in `GCC Warning Options <https://gcc.gnu.org/onlinedocs/gcc-11.2.0/gcc/Warning-Options.html>`_. Users are advised to double-check their code, then fix the warnings if possible. Unfortunately, depending on the warning and the complexity of the user's code, some warnings will be false positives that require non-trivial fixes. In such cases, users can choose to suppress the warning in multiple ways. This section outlines some common warnings that users are likely to encounter, and ways to suppress them.
 
-* https://gcc.gnu.org/gcc-11/porting_to.html
+.. warning::
+    Users are advised to check that a warning is indeed a false positive before attempting to suppress them it.
 
 
-Espressif Toolchain changes
-===========================
+``-Wstringop-overflow``, ``-Wstringop-overread``, ``-Wstringop-truncation``, and ``-Warray-bounds``
+--------------------------------------------------------------------------------------------------------
 
-
-``int32_t`` and ``uint32_t`` for Xtensa compiler
-------------------------------------------------
-
-The types ``int32_t`` and ``uint32_t`` have been changed from ``int`` and ``unsigned int`` to ``long`` and ``unsigned long``. Upstream GCC uses ``long`` integers for int32_t/uint32_t on Xtensa, RISC-V and other architectures.
-
-+---------+--------------------------+-----------------+
-|         | 2021r2 and older, GCC 8  | 2022r1, GCC 11  |
-+=========+==========================+=================+
-| xtensa  | (unsigned) int           | (unsigned) long |
-+---------+--------------------------+-----------------+
-| riscv32 | (unsigned) long          | (unsigned) long |
-+---------+--------------------------+-----------------+
-
-
-The most cases in code are related to the formatting. Using ``%i``, ``%x``, etc., should be replaced to ``PRIi32``, ``PRIxx``, and others from ``<inttypes.h>``.
-
-In other cases it should be noted that enums have ``int`` type.
-
-In common, ``int32_t`` and ``int`` are different types, as well as ``uint32_t`` and ``unsigned int``.
-
-
-Removing of ``CONFIG_COMPILER_DISABLE_GCC8_WARNINGS`` build option
-------------------------------------------------------------------
-
-``CONFIG_COMPILER_DISABLE_GCC8_WARNINGS`` option was introduced to help transition from rigid GCC 5 toolchain to new ones with helping build ancient code. Enough time has passed to fix the warnings.
-
-For now in GCC 11, the suggestion is to review your own code to comply compiler warnings.
-
-
-Common cases in code
-====================
-
-
-``-Wstringop-overflow``, ``-Wstringop-overread``, ``-Wstringop-truncation``, and ``-Warray-bounds`` warnings
-------------------------------------------------------------------------------------------------------------
-
-Warning details: https://gcc.gnu.org/onlinedocs/gcc-11.2.0/gcc/Warning-Options.html
-
-Double check your code then fix please. Unfortunately, not all seemingly simple ways to satisfy the compiler will work.
-You can supress such warnings if the compiler worried for nothing.
+Users that use memory/string copy/compare functions will run into one of the ``-Wstringop`` warnings if the compiler cannot properly determine the size of the memory/string. The examples below demonstrate code that triggers these warnings and how to suppress them.
 
 .. code-block:: c
 
@@ -80,15 +48,10 @@ You can supress such warnings if the compiler worried for nothing.
     #pragma GCC diagnostic pop
 
 
+``-Waddress-of-packed-member``
+--------------------------------
 
-``-Waddress-of-packed-member`` warning
---------------------------------------
-
-Warning details: https://gcc.gnu.org/onlinedocs/gcc-11.2.0/gcc/Warning-Options.html
-
-Double check your code then fix please.
-
-Unaligned pointer value for data doesn't have penalty for xtensa and riscv32 Espressif chips so we can ignore it in most cases.
+GCC will issue this warning when accessing an unaligned member of a packed ``struct`` due to the incurred penalty of unaligned memory access. However, all ESP chips (on both Xtensa and RISC-V architectures) allow for unaligned memory access and incur no extra penalty. Thus, this warning can be ignored in most cases.
 
 .. code-block:: none
 
@@ -98,7 +61,7 @@ Unaligned pointer value for data doesn't have penalty for xtensa and riscv32 Esp
           |                     ^~~~~~~~~~~~~
 
 
-on CMake level for tons of cases:
+If the warning occurs in multiple places across multiple source files, users can suppress the warning at the CMake level as demonstrated below.
 
 .. code-block:: cmake
 
@@ -109,7 +72,7 @@ on CMake level for tons of cases:
         "host/bluedroid/btc/profile/std/gatt/btc_gatts.c"
         PROPERTIES COMPILE_FLAGS -Wno-address-of-packed-member)
 
-or on code level:
+However, if there are only one or two instances, users can suppress the warning directly in the source code itself as demonstrated below.
 
 .. code-block:: c
 
@@ -121,8 +84,46 @@ or on code level:
     #pragma GCC diagnostic pop
 
 
-
-``llabs()`` for 64-bit integers
+``llabs()`` for 64-bit Integers
 -------------------------------
 
-The function ``abs()`` from stdlib.h takes ``int`` argument. Please use ``llabs()`` for types that intended to be 64-bit. In particular it's important for ``time_t``.
+The function ``abs()`` from stdlib.h takes ``int`` argument. Please use ``llabs()`` for types that are intended to be 64-bit. It is particularly important for ``time_t``.
+
+
+Espressif Toolchain Changes
+===========================
+
+``int32_t`` and ``uint32_t`` for Xtensa Compiler
+------------------------------------------------
+
+The types ``int32_t`` and ``uint32_t`` have been changed from the previous ``int`` and ``unsigned int`` to ``long`` and ``unsigned long`` respectively for the Xtensa compiler. This change now matches upstream GCC which ``long`` integers for ``int32_t`` and ``uint32_t`` on Xtensa, RISC-V, and other architectures.
+
+
+.. list-table::
+   :widths: 20 45 35
+   :header-rows: 1
+
+   * - 
+     - 2021r2 and older, GCC 8
+     - 2022r1, GCC 11
+   * - Xtensa
+     - (unsigned) int
+     - (unsigned) long
+   * - riscv32
+     - (unsigned) long 
+     - (unsigned) long
+
+
+The change mostly affects code that formats strings using types provided by ``<inttypes.h>``. Users will need to replace placeholders such as ``%i`` and ``%x`` with ``PRIi32`` and ``PRIxx`` respectively.
+
+In other cases, it should be noted that enums have the ``int`` type.
+
+In common, ``int32_t`` and ``int``, as well as ``uint32_t`` and ``unsigned int``, are different types.
+
+
+Removing ``CONFIG_COMPILER_DISABLE_GCC8_WARNINGS`` Build Option
+------------------------------------------------------------------
+
+``CONFIG_COMPILER_DISABLE_GCC8_WARNINGS`` option was introduced to allow building of legacy code dating from the rigid GCC 5 toolchain. However, enough time has passed to allow for the warnings to be fixed, thus this option has been removed.
+
+For now in GCC 11, users are advised to review their code and fix the compiler warnings where possible.
diff --git a/docs/en/migration-guides/release-5.x/provisioning.rst b/docs/en/migration-guides/release-5.x/provisioning.rst
index 3fdc7d1e60..96f2617fff 100644
--- a/docs/en/migration-guides/release-5.x/provisioning.rst
+++ b/docs/en/migration-guides/release-5.x/provisioning.rst
@@ -1,25 +1,25 @@
 Provisioning
 ============
 
+:link_to_translation:`zh_CN:[中文]`
+
 Protocomm
 ---------
 
-The :cpp:func:`protocomm_set_security` API now takes a parameter ``sec_params`` as input instead of ``pop`` (deprecated).
-This parameter should contain the structure (containing the security parameters) as required by the protocol version used.
+The ``pop`` field in the :cpp:func:`protocomm_set_security` API is now deprecated. Please use the ``sec_params`` field instead of ``pop``. This parameter should contain the structure (including the security parameters) as required by the protocol version used.
 
-For example when using security version 2, the ``sec_params`` parameter should contain the pointer to the structure of type :cpp:type:`protocomm_security2_params_t`.
+For example, when using security version 2, the ``sec_params`` parameter should contain the pointer to the structure of type :cpp:type:`protocomm_security2_params_t`.
 
 Wi-Fi Provisioning
 ------------------
 
-The :cpp:func:`wifi_prov_mgr_start_provisioning` API now takes a parameter ``wifi_prov_sec_params`` as input instead of ``pop``.
-This parameter should contain the structure (containing the security parameters) as required by the protocol version used.
+The ``pop`` field in the :cpp:func:`wifi_prov_mgr_start_provisioning` API is now deprecated. Please use the ``wifi_prov_sec_params`` field instead of ``pop``. This parameter should contain the structure (containing the security parameters) as required by the protocol version used.
 
-For example when using security version 2, the ``wifi_prov_sec_params`` parameter should contain the pointer to the structure of type :cpp:type:`wifi_prov_security2_params_t`.
+For example, when using security version 2, the ``wifi_prov_sec_params`` parameter should contain the pointer to the structure of type :cpp:type:`wifi_prov_security2_params_t`.
 
 ESP Local Control
 -----------------
-The `pop` field in :cpp:type:`esp_local_ctrl_proto_sec_cfg_t` is now deprecated, use ``sec_params`` field instead of ``pop``.
-This field should contain the structure (containing the security parameters) as required by the protocol version used.
 
-For example when using security version 2, the ``sec_params`` field should contain pointer to the structure of type :cpp:type:`esp_local_ctrl_security2_params_t`.
+The ``pop`` field in the :cpp:type:`esp_local_ctrl_proto_sec_cfg_t` API is now deprecated. Please use the ``sec_params`` field instead of ``pop``. This field should contain the structure (containing the security parameters) as required by the protocol version used.
+
+For example, when using security version 2, the ``sec_params`` field should contain pointer to the structure of type :cpp:type:`esp_local_ctrl_security2_params_t`.
diff --git a/docs/zh_CN/migration-guides/release-5.x/gcc.rst b/docs/zh_CN/migration-guides/release-5.x/gcc.rst
index 532a3c0e03..898f44ed6c 100644
--- a/docs/zh_CN/migration-guides/release-5.x/gcc.rst
+++ b/docs/zh_CN/migration-guides/release-5.x/gcc.rst
@@ -1 +1,129 @@
-.. include:: ../../../en/migration-guides/release-5.x/gcc.rst
+GCC 
+***
+
+:link_to_translation:`en:[English]`
+
+
+GCC 版本
+========
+
+ESP-IDF 之前使用的 GCC 版本为 8.4.0，现已针对所有芯片目标升级至 GCC 11.2.0。若需要将您的代码从 GCC 8.4.0 迁移到 GCC 11.2.0，请参考以下官方 GCC 迁移指南。
+
+* `迁移至 GCC 9 <https://gcc.gnu.org/gcc-9/porting_to.html>`_
+* `迁移至 GCC 10 <https://gcc.gnu.org/gcc-10/porting_to.html>`_
+* `迁移至 GCC 11 <https://gcc.gnu.org/gcc-11/porting_to.html>`_
+
+
+警告
+====
+
+升级至 GCC 11.2.0 后会触发新警告，或是导致原有警告内容发生变化。所有 GCC 警告的详细内容，请参考 `GCC 警告选项 <https://gcc.gnu.org/onlinedocs/gcc-11.2.0/gcc/Warning-Options.html>`_。建议用户仔细检查代码，并设法解决这些警告。但由于某些警告的特殊性及用户代码的复杂性，有些警告可能为误报，需要进行关键修复。在这种情况下，用户可以采取多种方式来抑制这些警告。本节介绍了用户可能遇到的常见警告及如何抑制这些警告。
+
+.. 注意::
+    建议用户在抑制警告之前仔细确认该警告是否确实为误报。
+
+
+``-Wstringop-overflow``、``-Wstringop-overread``、``-Wstringop-truncation`` 和 ``-Warray-bounds``
+--------------------------------------------------------------------------------------------------
+
+如果编译器不能准确判断内存或字符串的大小，使用 memory/string copy/compare 函数的用户会遇到某种 ``-Wstringop`` 警告。下文展示了触发这些警告的代码，并介绍了如何抑制这些警告。
+
+.. code-block:: c
+
+    #pragma GCC diagnostic push
+    #pragma GCC diagnostic ignored "-Wstringop-overflow"
+    #pragma GCC diagnostic ignored "-Warray-bounds"
+        memset(RTC_SLOW_MEM, 0, CONFIG_ULP_COPROC_RESERVE_MEM); // <<-- 此行触发了警告
+    #pragma GCC diagnostic pop
+
+
+.. code-block:: c
+
+    #pragma GCC diagnostic push
+    #if __GNUC__ >= 11
+    #pragma GCC diagnostic ignored "-Wstringop-overread" // <<-- 此键从 GCC 11 开始引入
+    #endif
+    #pragma GCC diagnostic ignored "-Warray-bounds"（-Warray-bounds）。
+                memcpy(backup_write_data, (void *)EFUSE_PGM_DATA0_REG, sizeof(backup_write_data)); // <<-- 此行触发了警告
+    #pragma GCC diagnostic pop
+
+
+``-Waddress-of-packed-member``
+---------------------------------
+
+当访问打包 ``struct`` 中的某个未对齐成员时，由于非对齐内存访问会对性能产生影响，GCC 会触发 ``-Waddress-of-packed-member`` 警告。然而，所有基于 Xtensa 或 RISC-V 架构的 ESP 芯片都允许非对齐内存访问，并且不会产生额外的性能影响。因此，在大多数情况下，可以忽略此问题。
+
+.. code-block:: none
+
+    components/bt/host/bluedroid/btc/profile/std/gatt/btc_gatt_util.c: In function 'btc_to_bta_gatt_id':
+    components/bt/host/bluedroid/btc/profile/std/gatt/btc_gatt_util.c:105:21: warning: taking address of packed member of 'struct <anonymous>' may result in an unaligned pointer value [-Waddress-of-packed-member]
+      105 |     btc_to_bta_uuid(&p_dest->uuid, &p_src->uuid);
+          |                     ^~~~~~~~~~~~~
+
+
+如果该警告在多个源文件中多次出现，可以在 CMake 级别抑制该警告，如下所示。
+
+.. code-block:: cmake
+
+    set_source_files_properties(
+        "host/bluedroid/bta/gatt/bta_gattc_act.c"
+        "host/bluedroid/bta/gatt/bta_gattc_cache.c"
+        "host/bluedroid/btc/profile/std/gatt/btc_gatt_util.c"
+        "host/bluedroid/btc/profile/std/gatt/btc_gatts.c"
+        PROPERTIES COMPILE_FLAGS -Wno-address-of-packed-member)
+
+但如果只有一或两处警告，可以直接在源代码中进行抑制，如下所示。
+
+.. code-block:: c
+
+    #pragma GCC diagnostic push
+    #if     __GNUC__ >= 9
+    #pragma GCC diagnostic ignored "-Waddress-of-packed-member" <<-- 此键从 GCC 11 开始引入
+    #endif
+        uint32_t* reg_ptr = (uint32_t*)src;
+    #pragma GCC diagnostic pop
+
+
+``llabs()`` 用于 64 位整数
+-------------------------------
+
+stdlib.h 中的函数 ``abs()`` 需要使用 ``int`` 参数。请在计划为 64 位的类型中使用 ``llabs()``，尤其是 ``time_t``。
+
+
+乐鑫工具链更新
+=================
+
+Xtensa 编译器中的 ``int32_t`` 和 ``uint32_t``
+---------------------------------------------------
+
+在 Xtensa 编译器中，``int32_t`` 和 ``uint32_t`` 类型已分别从 ``int`` 和 ``unsigned int`` 更新为 ``long`` 和 ``unsigned long``。此更新现与上游 GCC 相匹配，上游 GCC 在 Xtensa、RISC-V 和其他架构上使用 ``long`` 整数来表示 ``int32_t`` 和 ``uint32_t``。
+
+
+.. list-table::
+   :widths: 20 45 35
+   :header-rows: 1
+
+   * - 
+     - 2021r2 及以上版本，GCC 8
+     - 2022r1，GCC 11
+   * - Xtensa
+     - (unsigned) int
+     - (unsigned) long
+   * - riscv32
+     - (unsigned) long 
+     - (unsigned) long
+
+
+上述变化主要影响到使用 ``<inttypes.h>`` 提供的类型来格式化字符串的代码。请使用 ``PRIi32``、``PRIxx`` 等占位符来分别替换 ``%i``、``%x`` 等。
+
+在其他情况下，请注意枚举支持 ``int`` 类型。
+
+通常，``int32_t`` 和 ``int`` 为不同的类型。同样，``uint32_t`` 和 ``unsigned int`` 也为不同的类型。
+
+
+移除构建选项 ``CONFIG_COMPILER_DISABLE_GCC8_WARNINGS``
+----------------------------------------------------------
+
+原有的 ``CONFIG_COMPILER_DISABLE_GCC8_WARNINGS`` 选项用于构建使用现已僵化的 GCC 5 工具链编写的陈旧代码。但由于已经过去较长时间，现在可以对警告进行修复，因此该选项已被移除。
+
+目前，在 GCC 11 中，建议用户仔细检查代码，尽量解决编译器警告。
diff --git a/docs/zh_CN/migration-guides/release-5.x/provisioning.rst b/docs/zh_CN/migration-guides/release-5.x/provisioning.rst
index 2664b06a35..a723e49b37 100644
--- a/docs/zh_CN/migration-guides/release-5.x/provisioning.rst
+++ b/docs/zh_CN/migration-guides/release-5.x/provisioning.rst
@@ -1 +1,25 @@
-.. include:: ../../../en/migration-guides/release-5.x/provisioning.rst
+配置
+======
+
+:link_to_translation:`en:[English]`
+
+Protocomm
+---------
+
+:cpp:func:`protocomm_set_security` API 中的 ``pop`` 字段现已弃用。请使用 ``sec_params`` 字段来代替 ``pop``。此参数应包含所使用的协议版本所要求的结构（包括安全参数）。
+
+例如，当使用安全版本 2 时，``sec_params`` 参数应包含指向 :cpp:type:`protocomm_security2_params_t` 类型结构的指针。
+
+Wi-Fi 配置
+-------------
+
+:cpp:func:`wifi_prov_mgr_start_provisioning`  API 中的 ``pop`` 字段现已弃用。请使用 ``wifi_prov_sec_params`` 字段来代替 ``pop``。此参数应包含所使用的协议版本所要求的结构（包括安全参数）。
+
+例如，当使用安全版本 2 时，``wifi_prov_sec_params`` 参数应包含指向 :cpp:type:`wifi_prov_security2_params_t` 类型结构的指针。
+
+ESP 本地控制
+-----------------
+
+:cpp:type:`esp_local_ctrl_proto_sec_cfg_t` API 中的 ``pop`` 字段现已弃用。请使用 ``sec_params`` 字段来代替 ``pop``。此参数应包含所使用的协议版本所要求的结构（包括安全参数）。
+
+例如，当使用安全版本 2 时，``sec_params`` 字段应包含指向 :cpp:type:`esp_local_ctrl_security2_params_t` 类型结构的指针。

From ea26e6a635b45ef7115a0c8099190bffe902a650 Mon Sep 17 00:00:00 2001
From: Shang Zhou <shangzhou@espressif.com>
Date: Mon, 15 Aug 2022 15:27:40 +0800
Subject: [PATCH 089/665] docs: Update CN version for MR19453

---
 docs/en/api-reference/storage/nvs_flash.rst                   | 4 ++--
 docs/en/api-reference/storage/spi_flash.rst                   | 3 ++-
 docs/zh_CN/api-reference/storage/nvs_flash.rst                | 4 ++--
 docs/zh_CN/api-reference/storage/spi_flash.rst                | 4 ++--
 .../system/inc/power_management_esp32s2_and_later.rst         | 1 -
 docs/zh_CN/api-reference/system/sleep_modes.rst               | 2 +-
 6 files changed, 9 insertions(+), 9 deletions(-)

diff --git a/docs/en/api-reference/storage/nvs_flash.rst b/docs/en/api-reference/storage/nvs_flash.rst
index 3e1b679f52..03891c4a27 100644
--- a/docs/en/api-reference/storage/nvs_flash.rst
+++ b/docs/en/api-reference/storage/nvs_flash.rst
@@ -82,14 +82,14 @@ Data stored in NVS partitions can be encrypted using AES-XTS in the manner simil
 
 The NVS Encryption is enabled by default when :doc:`Flash Encryption <../../security/flash-encryption>` is enabled. This is done because Wi-Fi driver stores credentials (like SSID and passphrase) in the default NVS partition. It is important to encrypt them as default choice if platform level encryption is already enabled.
 
-For using NVS encryption, the partition table must contain the :ref:`nvs_key_partition`. Two partition tables containing the :ref:`nvs_key_partition` are provided for NVS encryption under the partition table option (menuconfig->Partition Table). They can be selected with the project configuration menu (``idf.py menuconfig``). Please refer to the example :example:`security/flash_encryption` for how to configure and use NVS encryption feature.
+For using NVS encryption, the partition table must contain the :ref:`nvs_key_partition`. Two partition tables containing the :ref:`nvs_key_partition` are provided for NVS encryption under the partition table option (``menuconfig`` > ``Partition Table``). They can be selected with the project configuration menu (``idf.py menuconfig``). Please refer to the example :example:`security/flash_encryption` for how to configure and use NVS encryption feature.
 
 .. _nvs_key_partition:
 
 NVS Key Partition
 ^^^^^^^^^^^^^^^^^
 
-An application requiring NVS encryption support needs to be compiled with a key-partition of the type `data` and subtype `key`. This partition should be marked as `encrypted` and its size should be the minimum partition size (4KB). Refer to :doc:`Partition Tables <../../api-guides/partition-tables>` for more details. Two additional partition tables which contain the :ref:`nvs_key_partition` are provided under the partition table option (menuconfig->Partition Table). They can be directly used for :ref:`nvs_encryption`. The structure of these partitions is depicted below.
+An application requiring NVS encryption support needs to be compiled with a key-partition of the type `data` and subtype `key`. This partition should be marked as `encrypted` and its size should be the minimum partition size (4KB). Refer to :doc:`Partition Tables <../../api-guides/partition-tables>` for more details. Two additional partition tables which contain the :ref:`nvs_key_partition` are provided under the partition table option (``menuconfig`` > ``Partition Table``). They can be directly used for :ref:`nvs_encryption`. The structure of these partitions is depicted below.
 
 .. highlight:: none
 
diff --git a/docs/en/api-reference/storage/spi_flash.rst b/docs/en/api-reference/storage/spi_flash.rst
index 3b9f8de750..b55e58e2a9 100644
--- a/docs/en/api-reference/storage/spi_flash.rst
+++ b/docs/en/api-reference/storage/spi_flash.rst
@@ -286,4 +286,5 @@ API Reference - Partition Table
 API Reference - Flash Encrypt
 -----------------------------
 
-.. include-build-file:: inc/esp_flash_encrypt.inc
\ No newline at end of file
+.. include-build-file:: inc/esp_flash_encrypt.inc
+    
\ No newline at end of file
diff --git a/docs/zh_CN/api-reference/storage/nvs_flash.rst b/docs/zh_CN/api-reference/storage/nvs_flash.rst
index 2e2756897c..5712541f09 100644
--- a/docs/zh_CN/api-reference/storage/nvs_flash.rst
+++ b/docs/zh_CN/api-reference/storage/nvs_flash.rst
@@ -82,14 +82,14 @@ NVS 分区内存储的数据可使用 AES-XTS 进行加密，类似于 IEEE P161
 
 启用 :doc:`Flash 加密 <../../security/flash-encryption>` 时，默认启用 NVS 加密。这是因为 Wi-Fi 驱动在默认的 NVS 分区中存储了凭证（如 SSID 和密码）。如已启用平台级加密，那么同时默认启用 NVS 加密有其必要性。
 
-使用 NVS 加密，分区表必须包含 :ref:`nvs_key_partition`。在分区表选项 (menuconfig->Partition Table) 下，为 NVS 加密提供了两个包含 :ref:`nvs_key_partition` 的分区表，您可以通过工程配置菜单 (``idf.py menuconfig``) 进行选择。请参考 :example:`security/flash_encryption` 中的例子，了解如何配置和使用 NVS 加密功能。
+使用 NVS 加密，分区表必须包含 :ref:`nvs_key_partition`。在分区表选项 (``menuconfig`` > ``Partition Table``) 下，为 NVS 加密提供了两个包含 :ref:`nvs_key_partition` 的分区表，您可以通过工程配置菜单 (``idf.py menuconfig``) 进行选择。请参考 :example:`security/flash_encryption` 中的例子，了解如何配置和使用 NVS 加密功能。
 
 .. _nvs_key_partition:
 
 NVS 密钥分区
 ^^^^^^^^^^^^^^^^^
 
-    应用程序如果想使用 NVS 加密，则需要编译进一个类型为 `data`，子类型为 `key` 的密钥分区。该分区应标记为 `已加密` 且最小为 4096 字节。如需了解更多详细信息，请参考 :doc:`分区表 <../../api-guides/partition-tables>`。在分区表选项 (menuconfig->Partition Table) 下提供了两个包含 :ref:`nvs_key_partition` 的额外分区表，可以直接用于 :ref:`nvs_encryption`。这些分区的具体结构见下表：
+应用程序如果想使用 NVS 加密，则需要编译进一个类型为 `data`，子类型为 `key` 的密钥分区。该分区应标记为 `已加密` 且最小为 4096 字节。如需了解更多详细信息，请参考 :doc:`分区表 <../../api-guides/partition-tables>`。在分区表选项 (``menuconfig`` > ``Partition Table``) 下提供了两个包含 :ref:`nvs_key_partition` 的额外分区表，可以直接用于 :ref:`nvs_encryption`。这些分区的具体结构见下表：
 
 .. highlight:: none
 
diff --git a/docs/zh_CN/api-reference/storage/spi_flash.rst b/docs/zh_CN/api-reference/storage/spi_flash.rst
index 02baed68dd..f3ef3d5e4e 100644
--- a/docs/zh_CN/api-reference/storage/spi_flash.rst
+++ b/docs/zh_CN/api-reference/storage/spi_flash.rst
@@ -153,7 +153,7 @@ SPI Flash 加密
 内存映射 API
 ------------------
 
-{IDF_TARGET_CACHE_SIZE:default="64 KB"}
+{IDF_TARGET_CACHE_SIZE:default="64 KB",esp32c2=16~64 KB}
 
 {IDF_TARGET_NAME} 的内存硬件可以将 flash 部分区域映射到指令地址空间和数据地址空间。此映射仅用于读操作，不能通过写入 flash 映射的存储区域来改变 flash 中的内容。
 
@@ -286,4 +286,4 @@ SPI Flash API 参考
 Flash 加密 API 参考
 -----------------------------
 
-.. include-build-file:: inc/esp_flash_encrypt.inc
\ No newline at end of file
+.. include-build-file:: inc/esp_flash_encrypt.inc
diff --git a/docs/zh_CN/api-reference/system/inc/power_management_esp32s2_and_later.rst b/docs/zh_CN/api-reference/system/inc/power_management_esp32s2_and_later.rst
index 305580945d..7d77823835 100644
--- a/docs/zh_CN/api-reference/system/inc/power_management_esp32s2_and_later.rst
+++ b/docs/zh_CN/api-reference/system/inc/power_management_esp32s2_and_later.rst
@@ -1,6 +1,5 @@
 {IDF_TARGET_APB_FREQ: default="80 Mhz", esp32c2="40 MHz"}
 
-
 +---------------+---------------------------------------+-------------------------------------+
 | CPU 最高频率  |            电源管理锁获取情况         | APB 频率和 CPU 频率                 |
 |               |                                       |                                     |
diff --git a/docs/zh_CN/api-reference/system/sleep_modes.rst b/docs/zh_CN/api-reference/system/sleep_modes.rst
index 6fc8fa7a05..f25f316517 100644
--- a/docs/zh_CN/api-reference/system/sleep_modes.rst
+++ b/docs/zh_CN/api-reference/system/sleep_modes.rst
@@ -266,7 +266,7 @@ UART 输出处理
 
     - :example:`system/deep_sleep`：如何使用 Deep-sleep 唤醒触发器和 ULP 协处理器编程。
 
-.. only:: esp32c3
+.. only:: esp32c3 or esp32c2
 
     - :example:`system/deep_sleep`：如何通过定时器触发 Deep-sleep 唤醒。
 

From c70094f64a0ab8c9b9225d50e79dd91254e3aa48 Mon Sep 17 00:00:00 2001
From: jingli <jingli@espressif.com>
Date: Mon, 15 Aug 2022 16:31:54 +0800
Subject: [PATCH 090/665] esp32c2/clk_cali: fix rtc slow clk cali logic

---
 .../esp_hw_support/port/esp32c2/rtc_time.c      | 17 +++++++++++------
 1 file changed, 11 insertions(+), 6 deletions(-)

diff --git a/components/esp_hw_support/port/esp32c2/rtc_time.c b/components/esp_hw_support/port/esp32c2/rtc_time.c
index 600f0d16cb..ad77188b05 100644
--- a/components/esp_hw_support/port/esp32c2/rtc_time.c
+++ b/components/esp_hw_support/port/esp32c2/rtc_time.c
@@ -57,16 +57,21 @@ uint32_t rtc_clk_cal_internal(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles)
         rtc_clk_8m_enable(true, true);
         clk_ll_rc_fast_d256_digi_enable();
     }
-    /* Prepare calibration */
-    REG_SET_FIELD(TIMG_RTCCALICFG_REG(0), TIMG_RTC_CALI_CLK_SEL, cal_clk);
     /* There may be another calibration process already running during we call this function,
      * so we should wait the last process is done.
      */
-    if (!GET_PERI_REG_MASK(TIMG_RTCCALICFG2_REG(0), TIMG_RTC_CALI_TIMEOUT)) {
-        if (GET_PERI_REG_MASK(TIMG_RTCCALICFG_REG(0), TIMG_RTC_CALI_START_CYCLING)) {
-            while (!GET_PERI_REG_MASK(TIMG_RTCCALICFG_REG(0), TIMG_RTC_CALI_RDY));
-        }
+    if (GET_PERI_REG_MASK(TIMG_RTCCALICFG_REG(0), TIMG_RTC_CALI_START_CYCLING)) {
+        /**
+         * Set a small timeout threshold to accelerate the generation of timeout.
+         * The internal circuit will be reset when the timeout occurs and will not affect the next calibration.
+         */
+        REG_SET_FIELD(TIMG_RTCCALICFG2_REG(0), TIMG_RTC_CALI_TIMEOUT_THRES, 1);
+        while (!GET_PERI_REG_MASK(TIMG_RTCCALICFG_REG(0), TIMG_RTC_CALI_RDY)
+               && !GET_PERI_REG_MASK(TIMG_RTCCALICFG2_REG(0), TIMG_RTC_CALI_TIMEOUT));
     }
+
+    /* Prepare calibration */
+    REG_SET_FIELD(TIMG_RTCCALICFG_REG(0), TIMG_RTC_CALI_CLK_SEL, cal_clk);
     CLEAR_PERI_REG_MASK(TIMG_RTCCALICFG_REG(0), TIMG_RTC_CALI_START_CYCLING);
     REG_SET_FIELD(TIMG_RTCCALICFG_REG(0), TIMG_RTC_CALI_MAX, slowclk_cycles);
     /* Figure out how long to wait for calibration to finish */

From 6b010612a2bc92ccf75ff3f580c713c1a9f1b972 Mon Sep 17 00:00:00 2001
From: Sudeep Mohanty <sudeep.mohanty@espressif.com>
Date: Mon, 15 Aug 2022 10:11:46 +0200
Subject: [PATCH 091/665] rtci2c: Corrected the register base addr reference
 for RTC I2C on esp32s3

This commit corrects the register base address reference for RTC I2C on
esp32s3.
---
 .../soc/esp32s3/include/soc/rtc_i2c_reg.h     | 62 +++++++++----------
 1 file changed, 31 insertions(+), 31 deletions(-)

diff --git a/components/soc/esp32s3/include/soc/rtc_i2c_reg.h b/components/soc/esp32s3/include/soc/rtc_i2c_reg.h
index 3c065af259..322f28192e 100644
--- a/components/soc/esp32s3/include/soc/rtc_i2c_reg.h
+++ b/components/soc/esp32s3/include/soc/rtc_i2c_reg.h
@@ -23,7 +23,7 @@ extern "C" {
 /** RTC_I2C_SCL_LOW_REG register
  *  configure low scl period
  */
-#define RTC_I2C_SCL_LOW_REG (DR_REG_RTC_BASE + 0x0)
+#define RTC_I2C_SCL_LOW_REG (DR_REG_RTC_I2C_BASE + 0x0)
 /** RTC_I2C_SCL_LOW_PERIOD_REG : R/W; bitpos: [19:0]; default: 256;
  *  time period that scl =0
  */
@@ -35,7 +35,7 @@ extern "C" {
 /** RTC_I2C_CTRL_REG register
  *  configure i2c ctrl
  */
-#define RTC_I2C_CTRL_REG (DR_REG_RTC_BASE + 0x4)
+#define RTC_I2C_CTRL_REG (DR_REG_RTC_I2C_BASE + 0x4)
 /** RTC_I2C_SDA_FORCE_OUT : R/W; bitpos: [0]; default: 0;
  *  1=push pull,0=open drain
  */
@@ -103,7 +103,7 @@ extern "C" {
 /** RTC_I2C_STATUS_REG register
  *  get i2c status
  */
-#define RTC_I2C_STATUS_REG (DR_REG_RTC_BASE + 0x8)
+#define RTC_I2C_STATUS_REG (DR_REG_RTC_I2C_BASE + 0x8)
 /** RTC_I2C_ACK_REC : RO; bitpos: [0]; default: 0;
  *  ack response
  */
@@ -178,7 +178,7 @@ extern "C" {
 /** RTC_I2C_TO_REG register
  *  configure time out
  */
-#define RTC_I2C_TO_REG (DR_REG_RTC_BASE + 0xc)
+#define RTC_I2C_TO_REG (DR_REG_RTC_I2C_BASE + 0xc)
 /** RTC_I2C_TIME_OUT_REG : R/W; bitpos: [19:0]; default: 65536;
  *  time out threshold
  */
@@ -190,7 +190,7 @@ extern "C" {
 /** RTC_I2C_SLAVE_ADDR_REG register
  *  configure slave id
  */
-#define RTC_I2C_SLAVE_ADDR_REG (DR_REG_RTC_BASE + 0x10)
+#define RTC_I2C_SLAVE_ADDR_REG (DR_REG_RTC_I2C_BASE + 0x10)
 /** RTC_I2C_SLAVE_ADDR : R/W; bitpos: [14:0]; default: 0;
  *  slave address
  */
@@ -209,7 +209,7 @@ extern "C" {
 /** RTC_I2C_SCL_HIGH_REG register
  *  configure high scl period
  */
-#define RTC_I2C_SCL_HIGH_REG (DR_REG_RTC_BASE + 0x14)
+#define RTC_I2C_SCL_HIGH_REG (DR_REG_RTC_I2C_BASE + 0x14)
 /** RTC_I2C_SCL_HIGH_PERIOD_REG : R/W; bitpos: [19:0]; default: 256;
  *  time period that scl = 1
  */
@@ -221,7 +221,7 @@ extern "C" {
 /** RTC_I2C_SDA_DUTY_REG register
  *  configure sda duty
  */
-#define RTC_I2C_SDA_DUTY_REG (DR_REG_RTC_BASE + 0x18)
+#define RTC_I2C_SDA_DUTY_REG (DR_REG_RTC_I2C_BASE + 0x18)
 /** RTC_I2C_SDA_DUTY_NUM : R/W; bitpos: [19:0]; default: 16;
  *  time period for SDA to toggle after SCL goes low
  */
@@ -233,7 +233,7 @@ extern "C" {
 /** RTC_I2C_SCL_START_PERIOD_REG register
  *  configure scl start period
  */
-#define RTC_I2C_SCL_START_PERIOD_REG (DR_REG_RTC_BASE + 0x1c)
+#define RTC_I2C_SCL_START_PERIOD_REG (DR_REG_RTC_I2C_BASE + 0x1c)
 /** RTC_I2C_SCL_START_PERIOD : R/W; bitpos: [19:0]; default: 8;
  *  time period for SCL to toggle after I2C start is triggered
  */
@@ -245,7 +245,7 @@ extern "C" {
 /** RTC_I2C_SCL_STOP_PERIOD_REG register
  *  configure scl stop period
  */
-#define RTC_I2C_SCL_STOP_PERIOD_REG (DR_REG_RTC_BASE + 0x20)
+#define RTC_I2C_SCL_STOP_PERIOD_REG (DR_REG_RTC_I2C_BASE + 0x20)
 /** RTC_I2C_SCL_STOP_PERIOD : R/W; bitpos: [19:0]; default: 8;
  *  time period for SCL to stop after I2C end is triggered
  */
@@ -257,7 +257,7 @@ extern "C" {
 /** RTC_I2C_INT_CLR_REG register
  *  interrupt clear register
  */
-#define RTC_I2C_INT_CLR_REG (DR_REG_RTC_BASE + 0x24)
+#define RTC_I2C_INT_CLR_REG (DR_REG_RTC_I2C_BASE + 0x24)
 /** RTC_I2C_SLAVE_TRAN_COMP_INT_CLR : WO; bitpos: [0]; default: 0;
  *  clear slave transit complete interrupt
  */
@@ -325,7 +325,7 @@ extern "C" {
 /** RTC_I2C_INT_RAW_REG register
  *  interrupt raw register
  */
-#define RTC_I2C_INT_RAW_REG (DR_REG_RTC_BASE + 0x28)
+#define RTC_I2C_INT_RAW_REG (DR_REG_RTC_I2C_BASE + 0x28)
 /** RTC_I2C_SLAVE_TRAN_COMP_INT_RAW : RO; bitpos: [0]; default: 0;
  *  slave transit complete interrupt raw
  */
@@ -393,7 +393,7 @@ extern "C" {
 /** RTC_I2C_INT_ST_REG register
  *  interrupt state register
  */
-#define RTC_I2C_INT_ST_REG (DR_REG_RTC_BASE + 0x2c)
+#define RTC_I2C_INT_ST_REG (DR_REG_RTC_I2C_BASE + 0x2c)
 /** RTC_I2C_SLAVE_TRAN_COMP_INT_ST : RO; bitpos: [0]; default: 0;
  *  slave transit complete interrupt state
  */
@@ -461,7 +461,7 @@ extern "C" {
 /** RTC_I2C_INT_ENA_REG register
  *  interrupt enable register
  */
-#define RTC_I2C_INT_ENA_REG (DR_REG_RTC_BASE + 0x30)
+#define RTC_I2C_INT_ENA_REG (DR_REG_RTC_I2C_BASE + 0x30)
 /** RTC_I2C_SLAVE_TRAN_COMP_INT_ENA : R/W; bitpos: [0]; default: 0;
  *  enable slave transit complete interrupt
  */
@@ -529,7 +529,7 @@ extern "C" {
 /** RTC_I2C_DATA_REG register
  *  get i2c data status
  */
-#define RTC_I2C_DATA_REG (DR_REG_RTC_BASE + 0x34)
+#define RTC_I2C_DATA_REG (DR_REG_RTC_I2C_BASE + 0x34)
 /** RTC_I2C_I2C_RDATA : RO; bitpos: [7:0]; default: 0;
  *  data received
  */
@@ -555,7 +555,7 @@ extern "C" {
 /** RTC_I2C_CMD0_REG register
  *  i2c commond0 register
  */
-#define RTC_I2C_CMD0_REG (DR_REG_RTC_BASE + 0x38)
+#define RTC_I2C_CMD0_REG (DR_REG_RTC_I2C_BASE + 0x38)
 /** RTC_I2C_COMMAND0 : R/W; bitpos: [13:0]; default: 2307;
  *  command0
  */
@@ -574,7 +574,7 @@ extern "C" {
 /** RTC_I2C_CMD1_REG register
  *  i2c commond1 register
  */
-#define RTC_I2C_CMD1_REG (DR_REG_RTC_BASE + 0x3c)
+#define RTC_I2C_CMD1_REG (DR_REG_RTC_I2C_BASE + 0x3c)
 /** RTC_I2C_COMMAND1 : R/W; bitpos: [13:0]; default: 6401;
  *  command1
  */
@@ -593,7 +593,7 @@ extern "C" {
 /** RTC_I2C_CMD2_REG register
  *  i2c commond2 register
  */
-#define RTC_I2C_CMD2_REG (DR_REG_RTC_BASE + 0x40)
+#define RTC_I2C_CMD2_REG (DR_REG_RTC_I2C_BASE + 0x40)
 /** RTC_I2C_COMMAND2 : R/W; bitpos: [13:0]; default: 2306;
  *  command2
  */
@@ -612,7 +612,7 @@ extern "C" {
 /** RTC_I2C_CMD3_REG register
  *  i2c commond3 register
  */
-#define RTC_I2C_CMD3_REG (DR_REG_RTC_BASE + 0x44)
+#define RTC_I2C_CMD3_REG (DR_REG_RTC_I2C_BASE + 0x44)
 /** RTC_I2C_COMMAND3 : R/W; bitpos: [13:0]; default: 257;
  *  command3
  */
@@ -631,7 +631,7 @@ extern "C" {
 /** RTC_I2C_CMD4_REG register
  *  i2c commond4 register
  */
-#define RTC_I2C_CMD4_REG (DR_REG_RTC_BASE + 0x48)
+#define RTC_I2C_CMD4_REG (DR_REG_RTC_I2C_BASE + 0x48)
 /** RTC_I2C_COMMAND4 : R/W; bitpos: [13:0]; default: 2305;
  *  command4
  */
@@ -650,7 +650,7 @@ extern "C" {
 /** RTC_I2C_CMD5_REG register
  *  i2c commond5_register
  */
-#define RTC_I2C_CMD5_REG (DR_REG_RTC_BASE + 0x4c)
+#define RTC_I2C_CMD5_REG (DR_REG_RTC_I2C_BASE + 0x4c)
 /** RTC_I2C_COMMAND5 : R/W; bitpos: [13:0]; default: 5889;
  *  command5
  */
@@ -669,7 +669,7 @@ extern "C" {
 /** RTC_I2C_CMD6_REG register
  *  i2c commond6 register
  */
-#define RTC_I2C_CMD6_REG (DR_REG_RTC_BASE + 0x50)
+#define RTC_I2C_CMD6_REG (DR_REG_RTC_I2C_BASE + 0x50)
 /** RTC_I2C_COMMAND6 : R/W; bitpos: [13:0]; default: 6401;
  *  command6
  */
@@ -688,7 +688,7 @@ extern "C" {
 /** RTC_I2C_CMD7_REG register
  *  i2c commond7 register
  */
-#define RTC_I2C_CMD7_REG (DR_REG_RTC_BASE + 0x54)
+#define RTC_I2C_CMD7_REG (DR_REG_RTC_I2C_BASE + 0x54)
 /** RTC_I2C_COMMAND7 : R/W; bitpos: [13:0]; default: 2308;
  *  command7
  */
@@ -707,7 +707,7 @@ extern "C" {
 /** RTC_I2C_CMD8_REG register
  *  i2c commond8 register
  */
-#define RTC_I2C_CMD8_REG (DR_REG_RTC_BASE + 0x58)
+#define RTC_I2C_CMD8_REG (DR_REG_RTC_I2C_BASE + 0x58)
 /** RTC_I2C_COMMAND8 : R/W; bitpos: [13:0]; default: 6401;
  *  command8
  */
@@ -726,7 +726,7 @@ extern "C" {
 /** RTC_I2C_CMD9_REG register
  *  i2c commond9 register
  */
-#define RTC_I2C_CMD9_REG (DR_REG_RTC_BASE + 0x5c)
+#define RTC_I2C_CMD9_REG (DR_REG_RTC_I2C_BASE + 0x5c)
 /** RTC_I2C_COMMAND9 : R/W; bitpos: [13:0]; default: 2307;
  *  command9
  */
@@ -745,7 +745,7 @@ extern "C" {
 /** RTC_I2C_CMD10_REG register
  *  i2c commond10 register
  */
-#define RTC_I2C_CMD10_REG (DR_REG_RTC_BASE + 0x60)
+#define RTC_I2C_CMD10_REG (DR_REG_RTC_I2C_BASE + 0x60)
 /** RTC_I2C_COMMAND10 : R/W; bitpos: [13:0]; default: 257;
  *  command10
  */
@@ -764,7 +764,7 @@ extern "C" {
 /** RTC_I2C_CMD11_REG register
  *  i2c commond11 register
  */
-#define RTC_I2C_CMD11_REG (DR_REG_RTC_BASE + 0x64)
+#define RTC_I2C_CMD11_REG (DR_REG_RTC_I2C_BASE + 0x64)
 /** RTC_I2C_COMMAND11 : R/W; bitpos: [13:0]; default: 2305;
  *  command11
  */
@@ -783,7 +783,7 @@ extern "C" {
 /** RTC_I2C_CMD12_REG register
  *  i2c commond12 register
  */
-#define RTC_I2C_CMD12_REG (DR_REG_RTC_BASE + 0x68)
+#define RTC_I2C_CMD12_REG (DR_REG_RTC_I2C_BASE + 0x68)
 /** RTC_I2C_COMMAND12 : R/W; bitpos: [13:0]; default: 5889;
  *  command12
  */
@@ -802,7 +802,7 @@ extern "C" {
 /** RTC_I2C_CMD13_REG register
  *  i2c commond13 register
  */
-#define RTC_I2C_CMD13_REG (DR_REG_RTC_BASE + 0x6c)
+#define RTC_I2C_CMD13_REG (DR_REG_RTC_I2C_BASE + 0x6c)
 /** RTC_I2C_COMMAND13 : R/W; bitpos: [13:0]; default: 6401;
  *  command13
  */
@@ -821,7 +821,7 @@ extern "C" {
 /** RTC_I2C_CMD14_REG register
  *  i2c commond14 register
  */
-#define RTC_I2C_CMD14_REG (DR_REG_RTC_BASE + 0x70)
+#define RTC_I2C_CMD14_REG (DR_REG_RTC_I2C_BASE + 0x70)
 /** RTC_I2C_COMMAND14 : R/W; bitpos: [13:0]; default: 0;
  *  command14
  */
@@ -840,7 +840,7 @@ extern "C" {
 /** RTC_I2C_CMD15_REG register
  *  i2c commond15 register
  */
-#define RTC_I2C_CMD15_REG (DR_REG_RTC_BASE + 0x74)
+#define RTC_I2C_CMD15_REG (DR_REG_RTC_I2C_BASE + 0x74)
 /** RTC_I2C_COMMAND15 : R/W; bitpos: [13:0]; default: 0;
  *  command15
  */
@@ -859,7 +859,7 @@ extern "C" {
 /** RTC_I2C_DATE_REG register
  *  version register
  */
-#define RTC_I2C_DATE_REG (DR_REG_RTC_BASE + 0xfc)
+#define RTC_I2C_DATE_REG (DR_REG_RTC_I2C_BASE + 0xfc)
 /** RTC_I2C_I2C_DATE : R/W; bitpos: [27:0]; default: 26235664;
  *  version
  */

From 80c821a9aa744b706924242d492fd7a96c513158 Mon Sep 17 00:00:00 2001
From: zlq <zhuliqun@espressif.com>
Date: Thu, 5 May 2022 19:35:43 +0800
Subject: [PATCH 092/665] 1.add ldo parameters in efuse table; 2.set ldo based
 on pvt-efuse; 3.ldo voltage is changed based on cpu freq

---
 components/efuse/esp32s3/esp_efuse_table.c    |  47 ++++++-
 components/efuse/esp32s3/esp_efuse_table.csv  |   8 ++
 .../efuse/esp32s3/include/esp_efuse_table.h   |   7 +-
 .../esp_hw_support/port/esp32s3/rtc_clk.c     |  84 ++++++++----
 .../esp_hw_support/port/esp32s3/rtc_init.c    | 128 +++++++++++++++++-
 components/soc/esp32s3/include/soc/rtc.h      |  16 +++
 .../soc/esp32s3/include/soc/rtc_cntl_reg.h    |  10 +-
 7 files changed, 266 insertions(+), 34 deletions(-)

diff --git a/components/efuse/esp32s3/esp_efuse_table.c b/components/efuse/esp32s3/esp_efuse_table.c
index 0b71165ba9..b2a99a0b83 100644
--- a/components/efuse/esp32s3/esp_efuse_table.c
+++ b/components/efuse/esp32s3/esp_efuse_table.c
@@ -9,7 +9,7 @@
 #include <assert.h>
 #include "esp_efuse_table.h"
 
-// md5_digest_table 8c7a031bb0def28f2123ac5ee2a48d43
+// md5_digest_table 87c5ae68b74dbafb114e14f6febff9e2
 // This file was generated from the file esp_efuse_table.csv. DO NOT CHANGE THIS FILE MANUALLY.
 // If you want to change some fields, you need to change esp_efuse_table.csv file
 // then run `efuse_common_table` or `efuse_custom_table` command it will generate this file.
@@ -549,6 +549,26 @@ static const esp_efuse_desc_t SYS_DATA_PART2[] = {
     {EFUSE_BLK10, 0, 256}, 	 // System configuration,
 };
 
+static const esp_efuse_desc_t K_RTC_LDO[] = {
+    {EFUSE_BLK1, 141, 7}, 	 // BLOCK1 K_RTC_LDO,
+};
+
+static const esp_efuse_desc_t K_DIG_LDO[] = {
+    {EFUSE_BLK1, 148, 7}, 	 // BLOCK1 K_DIG_LDO,
+};
+
+static const esp_efuse_desc_t V_RTC_DBIAS20[] = {
+    {EFUSE_BLK1, 155, 8}, 	 // BLOCK1 voltage of rtc dbias20,
+};
+
+static const esp_efuse_desc_t V_DIG_DBIAS20[] = {
+    {EFUSE_BLK1, 163, 8}, 	 // BLOCK1 voltage of digital dbias20,
+};
+
+static const esp_efuse_desc_t DIG_DBIAS_HVT[] = {
+    {EFUSE_BLK1, 171, 5}, 	 // BLOCK1 digital dbias when hvt,
+};
+
 
 
 
@@ -1218,3 +1238,28 @@ const esp_efuse_desc_t* ESP_EFUSE_SYS_DATA_PART2[] = {
     &SYS_DATA_PART2[0],    		// System configuration
     NULL
 };
+
+const esp_efuse_desc_t* ESP_EFUSE_K_RTC_LDO[] = {
+    &K_RTC_LDO[0],    		// BLOCK1 K_RTC_LDO
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_K_DIG_LDO[] = {
+    &K_DIG_LDO[0],    		// BLOCK1 K_DIG_LDO
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_V_RTC_DBIAS20[] = {
+    &V_RTC_DBIAS20[0],    		// BLOCK1 voltage of rtc dbias20
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_V_DIG_DBIAS20[] = {
+    &V_DIG_DBIAS20[0],    		// BLOCK1 voltage of digital dbias20
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_DIG_DBIAS_HVT[] = {
+    &DIG_DBIAS_HVT[0],    		// BLOCK1 digital dbias when hvt
+    NULL
+};
diff --git a/components/efuse/esp32s3/esp_efuse_table.csv b/components/efuse/esp32s3/esp_efuse_table.csv
index f7df89471d..8efee7c24b 100644
--- a/components/efuse/esp32s3/esp_efuse_table.csv
+++ b/components/efuse/esp32s3/esp_efuse_table.csv
@@ -183,3 +183,11 @@ KEY3,                                     EFUSE_BLK7,    0,  256,     Key3 or us
 KEY4,                                     EFUSE_BLK8,    0,  256,     Key4 or user data
 KEY5,                                     EFUSE_BLK9,    0,  256,     Key5 or user data
 SYS_DATA_PART2,                           EFUSE_BLK10,   0,  256,     System configuration
+
+# AUTO CONFIG DIG&RTC DBIAS#
+################
+K_RTC_LDO,                            EFUSE_BLK1,  141,    7,     BLOCK1 K_RTC_LDO
+K_DIG_LDO,                            EFUSE_BLK1,  148,    7,     BLOCK1 K_DIG_LDO
+V_RTC_DBIAS20,                        EFUSE_BLK1,  155,    8,     BLOCK1 voltage of rtc dbias20
+V_DIG_DBIAS20,                        EFUSE_BLK1,  163,    8,     BLOCK1 voltage of digital dbias20
+DIG_DBIAS_HVT,                        EFUSE_BLK1,  171,    5,     BLOCK1 digital dbias when hvt
diff --git a/components/efuse/esp32s3/include/esp_efuse_table.h b/components/efuse/esp32s3/include/esp_efuse_table.h
index 2f347c4341..93be6aae49 100644
--- a/components/efuse/esp32s3/include/esp_efuse_table.h
+++ b/components/efuse/esp32s3/include/esp_efuse_table.h
@@ -10,7 +10,7 @@ extern "C" {
 
 #include "esp_efuse.h"
 
-// md5_digest_table 8c7a031bb0def28f2123ac5ee2a48d43
+// md5_digest_table 87c5ae68b74dbafb114e14f6febff9e2
 // This file was generated from the file esp_efuse_table.csv. DO NOT CHANGE THIS FILE MANUALLY.
 // If you want to change some fields, you need to change esp_efuse_table.csv file
 // then run `efuse_common_table` or `efuse_custom_table` command it will generate this file.
@@ -149,6 +149,11 @@ extern const esp_efuse_desc_t* ESP_EFUSE_KEY3[];
 extern const esp_efuse_desc_t* ESP_EFUSE_KEY4[];
 extern const esp_efuse_desc_t* ESP_EFUSE_KEY5[];
 extern const esp_efuse_desc_t* ESP_EFUSE_SYS_DATA_PART2[];
+extern const esp_efuse_desc_t* ESP_EFUSE_K_RTC_LDO[];
+extern const esp_efuse_desc_t* ESP_EFUSE_K_DIG_LDO[];
+extern const esp_efuse_desc_t* ESP_EFUSE_V_RTC_DBIAS20[];
+extern const esp_efuse_desc_t* ESP_EFUSE_V_DIG_DBIAS20[];
+extern const esp_efuse_desc_t* ESP_EFUSE_DIG_DBIAS_HVT[];
 
 #ifdef __cplusplus
 }
diff --git a/components/esp_hw_support/port/esp32s3/rtc_clk.c b/components/esp_hw_support/port/esp32s3/rtc_clk.c
index 39c33ec6ec..d595ca20e2 100644
--- a/components/esp_hw_support/port/esp32s3/rtc_clk.c
+++ b/components/esp_hw_support/port/esp32s3/rtc_clk.c
@@ -30,10 +30,15 @@ static uint32_t s_cur_pll_freq;
 
 static uint32_t s_apb_freq;
 
-static void rtc_clk_cpu_freq_to_xtal(int freq, int div);
+void rtc_clk_cpu_freq_to_xtal(int freq, int div);
 static void rtc_clk_cpu_freq_to_8m(void);
 static bool rtc_clk_set_bbpll_always_on(void);
 
+extern uint32_t g_dig_dbias_pvt_240m;
+extern uint32_t g_rtc_dbias_pvt_240m;
+extern uint32_t g_dig_dbias_pvt_non_240m;
+extern uint32_t g_rtc_dbias_pvt_non_240m;
+
 void rtc_clk_32k_enable(bool enable)
 {
     if (enable) {
@@ -94,18 +99,6 @@ bool rtc_clk_8md256_enabled(void)
     return clk_ll_rc_fast_d256_is_enabled();
 }
 
-static void wait_dig_dbias_valid(uint64_t rtc_cycles)
-{
-    soc_rtc_slow_clk_src_t slow_clk_freq = rtc_clk_slow_src_get();
-    rtc_cal_sel_t cal_clk = RTC_CAL_RTC_MUX;
-    if (slow_clk_freq == SOC_RTC_SLOW_CLK_SRC_XTAL32K) {
-        cal_clk = RTC_CAL_32K_XTAL;
-    } else if (slow_clk_freq == SOC_RTC_SLOW_CLK_SRC_RC_FAST_D256) {
-        cal_clk = RTC_CAL_8MD256;
-    }
-    rtc_clk_cal(cal_clk, rtc_cycles);
-}
-
 void rtc_clk_slow_src_set(soc_rtc_slow_clk_src_t clk_src)
 {
     clk_ll_rtc_slow_set_src(clk_src);
@@ -182,17 +175,45 @@ static void rtc_clk_bbpll_configure(rtc_xtal_freq_t xtal_freq, int pll_freq)
  */
 static void rtc_clk_cpu_freq_to_pll_mhz(int cpu_freq_mhz)
 {
-    int dbias = (cpu_freq_mhz == 240) ? DIG_DBIAS_240M : DIG_DBIAS_80M_160M;
-    REGI2C_WRITE_MASK(I2C_DIG_REG, I2C_DIG_REG_EXT_DIG_DREG, dbias);
-    REGI2C_WRITE_MASK(I2C_DIG_REG, I2C_DIG_REG_EXT_RTC_DREG, dbias);
-    wait_dig_dbias_valid(2);
+    /* cpu_frequency < 240M: dbias = pvt-dig + 2;
+       cpu_frequency = 240M: dbias = pvt-dig + 3;
+     */
+    if (cpu_freq_mhz != 240) {
+        REGI2C_WRITE_MASK(I2C_DIG_REG, I2C_DIG_REG_EXT_RTC_DREG, g_rtc_dbias_pvt_non_240m);
+        REGI2C_WRITE_MASK(I2C_DIG_REG, I2C_DIG_REG_EXT_DIG_DREG, g_dig_dbias_pvt_non_240m);
+    } else {
+        REGI2C_WRITE_MASK(I2C_DIG_REG, I2C_DIG_REG_EXT_RTC_DREG, g_rtc_dbias_pvt_240m);
+        REGI2C_WRITE_MASK(I2C_DIG_REG, I2C_DIG_REG_EXT_DIG_DREG, g_dig_dbias_pvt_240m);
+    }
+    esp_rom_delay_us(40);
 
-    clk_ll_cpu_set_freq_mhz_from_pll(cpu_freq_mhz);
-    clk_ll_cpu_set_divider(1);
-    /* switch clock source */
-    clk_ll_cpu_set_src(SOC_CPU_CLK_SRC_PLL);
-    rtc_clk_apb_freq_update(80 * MHZ);
-    ets_update_cpu_frequency(cpu_freq_mhz);
+    /* There are totally 6 LDO slaves(all on by default). At the moment of swithing LDO slave, LDO voltage will also change instantaneously.
+     * LDO slave can reduce the voltage change caused by switching frequency.
+     * CPU frequency <= 40M : just open 3 LDO slaves; CPU frequency = 80M : open 4 LDO slaves; CPU frequency = 160M : open 5 LDO slaves; CPU frequency = 240M : open 6 LDO slaves;
+     *
+     * LDO voltage will decrease at the moment of switching from low frequency to high frequency; otherwise, LDO voltage will increase.
+     * In order to reduce LDO voltage drop, LDO voltage should rise first then fall.
+     */
+    int pd_slave = cpu_freq_mhz / 80;
+    rtc_cpu_freq_config_t cur_config;
+    rtc_clk_cpu_freq_get_config(&cur_config);
+    if (cpu_freq_mhz > cur_config.freq_mhz) {
+        REG_SET_FIELD(RTC_CNTL_DATE_REG, RTC_CNTL_SLAVE_PD,  DEFAULT_LDO_SLAVE >> pd_slave);
+        clk_ll_cpu_set_freq_mhz_from_pll(cpu_freq_mhz);
+        clk_ll_cpu_set_divider(1);
+        /* switch clock source */
+        clk_ll_cpu_set_src(SOC_CPU_CLK_SRC_PLL);
+        rtc_clk_apb_freq_update(80 * MHZ);
+        ets_update_cpu_frequency(cpu_freq_mhz);
+    } else {
+        clk_ll_cpu_set_freq_mhz_from_pll(cpu_freq_mhz);
+        clk_ll_cpu_set_divider(1);
+        /* switch clock source */
+        clk_ll_cpu_set_src(SOC_CPU_CLK_SRC_PLL);
+        rtc_clk_apb_freq_update(80 * MHZ);
+        ets_update_cpu_frequency(cpu_freq_mhz);
+        REG_SET_FIELD(RTC_CNTL_DATE_REG, RTC_CNTL_SLAVE_PD,  DEFAULT_LDO_SLAVE >> pd_slave);
+    }
 }
 
 bool rtc_clk_cpu_freq_mhz_to_config(uint32_t freq_mhz, rtc_cpu_freq_config_t *out_config)
@@ -336,30 +357,33 @@ void rtc_clk_cpu_freq_set_xtal(void)
 
 /**
  * Switch to XTAL frequency. Does not disable the PLL.
+ * Public function for testing only.
  */
-static void rtc_clk_cpu_freq_to_xtal(int freq, int div)
+void rtc_clk_cpu_freq_to_xtal(int freq, int div)
 {
+    REGI2C_WRITE_MASK(I2C_DIG_REG, I2C_DIG_REG_EXT_RTC_DREG, g_rtc_dbias_pvt_non_240m);
+    REGI2C_WRITE_MASK(I2C_DIG_REG, I2C_DIG_REG_EXT_DIG_DREG, g_dig_dbias_pvt_non_240m);
+    esp_rom_delay_us(40);
     ets_update_cpu_frequency(freq);
-    /* set digital voltage for different cpu freq from xtal */
-    int dbias = (freq <= 2) ? DIG_DBIAS_2M : DIG_DBIAS_XTAL;
-    REGI2C_WRITE_MASK(I2C_DIG_REG, I2C_DIG_REG_EXT_DIG_DREG, dbias);
-    wait_dig_dbias_valid(2);
     /* Set divider from XTAL to APB clock. Need to set divider to 1 (reg. value 0) first. */
     clk_ll_cpu_set_divider(1);
     clk_ll_cpu_set_divider(div);
     /* switch clock source */
     clk_ll_cpu_set_src(SOC_CPU_CLK_SRC_XTAL);
     rtc_clk_apb_freq_update(freq * MHZ);
+    REG_SET_FIELD(RTC_CNTL_DATE_REG, RTC_CNTL_SLAVE_PD,  DEFAULT_LDO_SLAVE);
 }
 
 static void rtc_clk_cpu_freq_to_8m(void)
 {
     ets_update_cpu_frequency(20);
-    REGI2C_WRITE_MASK(I2C_DIG_REG, I2C_DIG_REG_EXT_DIG_DREG, DIG_DBIAS_XTAL);
-    wait_dig_dbias_valid(2);
+    REGI2C_WRITE_MASK(I2C_DIG_REG, I2C_DIG_REG_EXT_RTC_DREG, g_rtc_dbias_pvt_non_240m);
+    REGI2C_WRITE_MASK(I2C_DIG_REG, I2C_DIG_REG_EXT_DIG_DREG, g_dig_dbias_pvt_non_240m);
+    esp_rom_delay_us(40);
     clk_ll_cpu_set_divider(1);
     clk_ll_cpu_set_src(SOC_CPU_CLK_SRC_RC_FAST);
     rtc_clk_apb_freq_update(SOC_CLK_RC_FAST_FREQ_APPROX);
+    REG_SET_FIELD(RTC_CNTL_DATE_REG, RTC_CNTL_SLAVE_PD,  DEFAULT_LDO_SLAVE);
 }
 
 rtc_xtal_freq_t rtc_clk_xtal_freq_get(void)
diff --git a/components/esp_hw_support/port/esp32s3/rtc_init.c b/components/esp_hw_support/port/esp32s3/rtc_init.c
index 266e330c15..b4e364594f 100644
--- a/components/esp_hw_support/port/esp32s3/rtc_init.c
+++ b/components/esp_hw_support/port/esp32s3/rtc_init.c
@@ -24,7 +24,7 @@
 #include "esp_efuse.h"
 #include "esp_efuse_table.h"
 #include "esp_private/spi_flash_os.h"
-
+#include "hal/efuse_hal.h"
 
 #define RTC_CNTL_MEM_FORCE_NOISO (RTC_CNTL_SLOWMEM_FORCE_NOISO | RTC_CNTL_FASTMEM_FORCE_NOISO)
 
@@ -32,6 +32,13 @@ static const char *TAG = "rtcinit";
 
 static void set_ocode_by_efuse(int calib_version);
 static void calibrate_ocode(void);
+static void rtc_set_stored_dbias(void);
+
+// Initial values are used for bootloader, and these variables will be re-assigned based on efuse values during application startup
+uint32_t g_dig_dbias_pvt_240m = 28;
+uint32_t g_rtc_dbias_pvt_240m = 28;
+uint32_t g_dig_dbias_pvt_non_240m = 27;
+uint32_t g_rtc_dbias_pvt_non_240m = 27;
 
 void rtc_init(rtc_config_t cfg)
 {
@@ -89,6 +96,12 @@ void rtc_init(rtc_config_t cfg)
         }
     }
 
+    //LDO dbias initialization
+    rtc_set_stored_dbias();
+
+    REGI2C_WRITE_MASK(I2C_DIG_REG, I2C_DIG_REG_EXT_RTC_DREG, g_rtc_dbias_pvt_non_240m);
+    REGI2C_WRITE_MASK(I2C_DIG_REG, I2C_DIG_REG_EXT_DIG_DREG, g_dig_dbias_pvt_non_240m);
+
     if (cfg.clkctl_init) {
         //clear CMMU clock force on
         CLEAR_PERI_REG_MASK(EXTMEM_CACHE_MMU_POWER_CTRL_REG, EXTMEM_CACHE_MMU_MEM_FORCE_ON);
@@ -301,3 +314,116 @@ static void calibrate_ocode(void)
     spi_timing_change_speed_mode_cache_safe(false);
 #endif
 }
+
+static uint32_t get_dig_dbias_by_efuse(uint8_t pvt_scheme_ver)
+{
+    assert(pvt_scheme_ver == 1);
+    uint32_t dig_dbias = 28;
+    esp_err_t err = esp_efuse_read_field_blob(ESP_EFUSE_DIG_DBIAS_HVT, &dig_dbias, ESP_EFUSE_DIG_DBIAS_HVT[0]->bit_count);
+    if (err != ESP_OK) {
+        dig_dbias = 28;
+        ESP_HW_LOGW(TAG, "efuse read fail, set default dig_dbias value: %d\n", dig_dbias);
+    }
+    return dig_dbias;
+}
+
+static uint32_t get_rtc_dbias_by_efuse(uint8_t pvt_scheme_ver, uint32_t dig_dbias)
+{
+    assert(pvt_scheme_ver == 1);
+    uint32_t rtc_dbias = 0;
+    signed int k_rtc_ldo = 0, k_dig_ldo = 0, v_rtc_bias20 = 0, v_dig_bias20 = 0;
+    esp_err_t err0 = esp_efuse_read_field_blob(ESP_EFUSE_K_RTC_LDO, &k_rtc_ldo, ESP_EFUSE_K_RTC_LDO[0]->bit_count);
+    esp_err_t err1 = esp_efuse_read_field_blob(ESP_EFUSE_K_DIG_LDO, &k_dig_ldo, ESP_EFUSE_K_DIG_LDO[0]->bit_count);
+    esp_err_t err2 = esp_efuse_read_field_blob(ESP_EFUSE_V_RTC_DBIAS20, &v_rtc_bias20, ESP_EFUSE_V_RTC_DBIAS20[0]->bit_count);
+    esp_err_t err3 = esp_efuse_read_field_blob(ESP_EFUSE_V_DIG_DBIAS20, &v_dig_bias20, ESP_EFUSE_V_DIG_DBIAS20[0]->bit_count);
+    if ((err0 != ESP_OK) | (err1 != ESP_OK) | (err2 != ESP_OK) | (err3 != ESP_OK)) {
+        k_rtc_ldo = 0;
+        k_dig_ldo = 0;
+        v_rtc_bias20 = 0;
+        v_dig_bias20 = 0;
+        ESP_HW_LOGW(TAG, "efuse read fail, k_rtc_ldo: %d, k_dig_ldo: %d, v_rtc_bias20: %d,  v_dig_bias20: %d\n", k_rtc_ldo, k_dig_ldo, v_rtc_bias20, v_dig_bias20);
+        }
+
+    k_rtc_ldo =  ((k_rtc_ldo & BIT(6)) != 0)? -(k_rtc_ldo & 0x3f): (uint8_t)k_rtc_ldo;
+    k_dig_ldo =  ((k_dig_ldo & BIT(6)) != 0)? -(k_dig_ldo & 0x3f): (uint8_t)k_dig_ldo;
+    v_rtc_bias20 =  ((v_rtc_bias20 & BIT(7)) != 0)? -(v_rtc_bias20 & 0x7f): (uint8_t)v_rtc_bias20;
+    v_dig_bias20 =  ((v_dig_bias20 & BIT(7)) != 0)? -(v_dig_bias20 & 0x7f): (uint8_t)v_dig_bias20;
+
+    uint32_t v_rtc_dbias20_real_mul10000 = V_RTC_MID_MUL10000 + v_rtc_bias20 * 10000 / 500;
+    uint32_t v_dig_dbias20_real_mul10000 = V_DIG_MID_MUL10000 + v_dig_bias20 * 10000 / 500;
+    signed int k_rtc_ldo_real_mul10000 = K_RTC_MID_MUL10000 + k_rtc_ldo;
+    signed int k_dig_ldo_real_mul10000 = K_DIG_MID_MUL10000 + k_dig_ldo;
+    uint32_t v_dig_nearest_1v15_mul10000 = v_dig_dbias20_real_mul10000 + k_dig_ldo_real_mul10000 * (dig_dbias - 20);
+    for (rtc_dbias = 15; rtc_dbias < 31; rtc_dbias++) {
+        uint32_t v_rtc_nearest_1v15_mul10000 = 0;
+        v_rtc_nearest_1v15_mul10000 = v_rtc_dbias20_real_mul10000 + k_rtc_ldo_real_mul10000 * (rtc_dbias - 20);
+        if (v_rtc_nearest_1v15_mul10000 >= v_dig_nearest_1v15_mul10000 - 250) {
+            break;
+        }
+    }
+    return rtc_dbias;
+}
+
+static uint32_t get_dig1v3_dbias_by_efuse(uint8_t pvt_scheme_ver)
+{
+    assert(pvt_scheme_ver == 1);
+    signed int k_dig_ldo = 0, v_dig_bias20 = 0;
+    esp_err_t err0 = esp_efuse_read_field_blob(ESP_EFUSE_K_DIG_LDO, &k_dig_ldo, ESP_EFUSE_K_DIG_LDO[0]->bit_count);
+    esp_err_t err1 = esp_efuse_read_field_blob(ESP_EFUSE_V_DIG_DBIAS20, &v_dig_bias20, ESP_EFUSE_V_DIG_DBIAS20[0]->bit_count);
+    if ((err0 != ESP_OK) | (err1 != ESP_OK)) {
+        k_dig_ldo = 0;
+        v_dig_bias20 = 0;
+        ESP_HW_LOGW(TAG, "efuse read fail, k_dig_ldo: %d,  v_dig_bias20: %d\n",  k_dig_ldo, v_dig_bias20);
+    }
+
+    k_dig_ldo =  ((k_dig_ldo & BIT(6)) != 0)? -(k_dig_ldo & 0x3f): (uint8_t)k_dig_ldo;
+    v_dig_bias20 =  ((v_dig_bias20 & BIT(7)) != 0)? -(v_dig_bias20 & 0x7f): (uint8_t)v_dig_bias20;
+
+    uint32_t v_dig_dbias20_real_mul10000 = V_DIG_MID_MUL10000 + v_dig_bias20 * 10000 / 500;
+    signed int k_dig_ldo_real_mul10000 = K_DIG_MID_MUL10000 + k_dig_ldo;
+    uint32_t dig_dbias =15;
+    for (dig_dbias = 15; dig_dbias < 31; dig_dbias++) {
+        uint32_t v_dig_nearest_1v3_mul10000 = 0;
+        v_dig_nearest_1v3_mul10000 = v_dig_dbias20_real_mul10000 + k_dig_ldo_real_mul10000 * (dig_dbias - 20);
+        if (v_dig_nearest_1v3_mul10000 >= 13000) {
+            break;
+        }
+    }
+    return dig_dbias;
+}
+
+static void rtc_set_stored_dbias(void)
+{
+    /*
+    1. a reasonable dig_dbias which by scaning pvt to make 240 CPU run successful stored in efuse;
+    2. also we store some value in efuse, include:
+        k_rtc_ldo (slope of rtc voltage & rtc_dbias);
+        k_dig_ldo (slope of digital voltage & digital_dbias);
+        v_rtc_bias20 (rtc voltage when rtc dbais is 20);
+        v_dig_bias20 (digital voltage when digital dbais is 20).
+    3. a reasonable rtc_dbias can be calculated by a certion formula.
+    4. save these values for reuse
+    */
+    uint8_t blk_minor = efuse_ll_get_blk_version_minor();
+    uint8_t blk_major = efuse_ll_get_blk_version_major();
+    uint8_t pvt_scheme_ver = 0;
+    if ( (blk_major <= 1 && blk_minor == 1) || blk_major > 1 || (blk_major == 1 && blk_minor >= 2) ) {
+        /* PVT supported after blk_ver 1.2 */
+        pvt_scheme_ver = 1;
+    }
+
+    if (pvt_scheme_ver == 1) {
+        uint32_t dig1v3_dbias = get_dig1v3_dbias_by_efuse(pvt_scheme_ver);
+        uint32_t dig_dbias = get_dig_dbias_by_efuse(pvt_scheme_ver);
+        if (dig_dbias != 0) {
+            g_dig_dbias_pvt_240m = MIN(dig1v3_dbias, dig_dbias + 3);
+            g_dig_dbias_pvt_non_240m = MIN(dig1v3_dbias, dig_dbias + 2);
+            g_rtc_dbias_pvt_240m = get_rtc_dbias_by_efuse(pvt_scheme_ver, g_dig_dbias_pvt_240m);
+            g_rtc_dbias_pvt_non_240m = get_rtc_dbias_by_efuse(pvt_scheme_ver, g_dig_dbias_pvt_non_240m);
+        } else {
+            ESP_HW_LOGD(TAG, "not burn core voltage in efuse or burn wrong voltage value in blk version: 0%d\n", pvt_scheme_ver);
+        }
+    } else {
+        ESP_HW_LOGD(TAG, "core voltage not decided in efuse, use default value.");
+    }
+}
diff --git a/components/soc/esp32s3/include/soc/rtc.h b/components/soc/esp32s3/include/soc/rtc.h
index a67396f1c8..bd2ad0492d 100644
--- a/components/soc/esp32s3/include/soc/rtc.h
+++ b/components/soc/esp32s3/include/soc/rtc.h
@@ -126,6 +126,22 @@ set sleep_init default param
 #define RTC_CNTL_DG_VDD_DRV_B_SLP_DEFAULT 0xf
 
 
+/*
+The follow value is used to get a reasonable rtc voltage dbias value according to digital dbias & some other value
+storing in efuse
+*/
+#define K_RTC_MID_MUL10000 198
+#define K_DIG_MID_MUL10000 211
+#define V_RTC_MID_MUL10000  10181
+#define V_DIG_MID_MUL10000  10841
+
+/*
+set LDO slave during CPU switch
+*/
+#define DEFAULT_LDO_SLAVE 0x7
+
+
+
 /**
  * @brief Possible main XTAL frequency values.
  *
diff --git a/components/soc/esp32s3/include/soc/rtc_cntl_reg.h b/components/soc/esp32s3/include/soc/rtc_cntl_reg.h
index 19cdfeb234..48927f3d53 100644
--- a/components/soc/esp32s3/include/soc/rtc_cntl_reg.h
+++ b/components/soc/esp32s3/include/soc/rtc_cntl_reg.h
@@ -3683,6 +3683,9 @@ ork.*/
 #define RTC_CNTL_DISABLE_RTC_CPU_V  0x1
 #define RTC_CNTL_DISABLE_RTC_CPU_S  31
 
+/*
+Due to the LDO slaves, RTC_CNTL_DATE_REG[18:13] can only be used for LDO adjustment.
+*/
 #define RTC_CNTL_DATE_REG          (DR_REG_RTCCNTL_BASE + 0x1FC)
 /* RTC_CNTL_DATE : R/W ;bitpos:[27:0] ;default: 28'h2101271 ; */
 /*description: .*/
@@ -3690,7 +3693,12 @@ ork.*/
 #define RTC_CNTL_DATE_M  ((RTC_CNTL_DATE_V)<<(RTC_CNTL_DATE_S))
 #define RTC_CNTL_DATE_V  0xFFFFFFF
 #define RTC_CNTL_DATE_S  0
-
+/*LDO SLAVE : R/W ;bitpos:[18:13] ; default: 6'd0 ;*/
+/*description: .*/
+#define RTC_CNTL_SLAVE_PD    0x0000003F
+#define RTC_CNTL_SLAVE_PD_M  ((RTC_CNTL_SLAVE_V)<<(RTC_CNTL_SLAVE_S))
+#define RTC_CNTL_SLAVE_PD_V  0x3F
+#define RTC_CNTL_SLAVE_PD_S  13
 
 #ifdef __cplusplus
 }

From f6d9617b28ffaedc3190ff74d00401619cd02431 Mon Sep 17 00:00:00 2001
From: Sudeep Mohanty <sudeep.mohanty@espressif.com>
Date: Fri, 12 Aug 2022 13:56:50 +0200
Subject: [PATCH 093/665] hints: added compilation hints for FreeRTOS breaking
 changes

---
 tools/idf_py_actions/hints.yml | 25 ++++++++++++++++++++++++-
 1 file changed, 24 insertions(+), 1 deletion(-)

diff --git a/tools/idf_py_actions/hints.yml b/tools/idf_py_actions/hints.yml
index 10e6e31dce..38690374a4 100644
--- a/tools/idf_py_actions/hints.yml
+++ b/tools/idf_py_actions/hints.yml
@@ -87,7 +87,30 @@
 -
     re: "fatal error: eh_frame_parser.h: No such file or directory"
     hint: "Backtrace Parser API (eh_frame_parser.h) has been made private, it shall not be used anymore. You can still force its inclusion with #include \"esp_private/eh_frame_parser.h\" (not recommended)"
-
+-
+    re: "error: unknown type name '(portTickType|xTaskHandle|xQueueHandle|xSemaphoreHandle|xQueueSetHandle|xQueueSetMemberHandle|xTimeOutType|xMemoryRegion|xTaskParameters|xTaskStatusType|xTimerHandle|xCoRoutineHandle|pdTASK_HOOK_CODE|tmrTIMER_CALLBACK|pdTASK_CODE|xListItem|xList)'"
+    hint: "You maybe using pre FreeRTOS V8.0.0 data types. The backward compatibility of such data types is no longer enabled by default. Please turn on CONFIG_FREERTOS_ENABLE_BACKWARD_COMPATIBILITY explicitly to use such data types."
+    match_to_output: True
+-
+    re: "error: 'portTICK_RATE_MS' undeclared"
+    hint: "You maybe using pre FreeRTOS V8.0.0 APIs. The backward compatibility of such APIs is no longer enabled by default. Please turn on CONFIG_FREERTOS_ENABLE_BACKWARD_COMPATIBILITY explicitly to use such APIs."
+    match_to_output: True
+-
+    re: "error: implicit declaration of function '(eTaskStateGet|pcTaskGetTaskName|pcTimerGetTimerName|pcQueueGetQueueName|vTaskGetTaskInfo|xTaskGetIdleRunTimeCounter)'"
+    hint: "You maybe using pre FreeRTOS V8.0.0 APIs. The backward compatibility of such APIs is no longer enabled by default. Please turn on CONFIG_FREERTOS_ENABLE_BACKWARD_COMPATIBILITY explicitly to use such APIs."
+    match_to_output: True
+-
+    re: "error: unknown type name 'TaskSnapshot_t'"
+    hint: "The header file task_snapshot.h is no longer included as part of freertos/task.h. Users need to include freertos/task_snapshot.h explicitly."
+    match_to_output: True
+-
+    re: "error: implicit declaration of function '(pxTaskGetNext|vTaskGetSnapshot|uxTaskGetSnapshotAll)'"
+    hint: "The header file task_snapshot.h is no longer included as part of freertos/task.h. Users need to include freertos/task_snapshot.h explicitly."
+    match_to_output: True
+-
+    re: "error: implicit declaration of function '(portENTER_CRITICAL_NESTED|portEXIT_CRITICAL_NESTED|vPortCPUInitializeMutex|vPortCPUAcquireMutex|vPortCPUAcquireMutexTimeout|vPortCPUReleaseMutex)'"
+    hint: "The header file portmacro_deprecated.h has been removed. Users should refer the migration guide for alternative functions."
+    match_to_output: True
 -
     re: "error: implicit declaration of function '(\\w+)'"
     hint: "Maybe you forgot to import {} library(s) in header file or add the necessary REQURIES component. Try to add missing libraries to your project header file or check idf_component_register(REQUIRES ...) section in your component CmakeList.txt file. For more information run 'idf.py docs -sp api-guides/build-system.html'.\nAlso, please check if the function has been removed, renamed or replaced by an alternative function - refer to the migration guide for more information."

From 152ce8884b5d73aa51a3bfa62f3bc4e7a0ed49df Mon Sep 17 00:00:00 2001
From: Roland Dobai <roland@espressif.com>
Date: Fri, 12 Aug 2022 14:01:30 +0200
Subject: [PATCH 094/665] Tools: Fix idf.py hints to be enabled all the time
 and being able to disable them

---
 docs/en/api-guides/tools/idf-py.rst | 2 +-
 tools/idf_py_actions/core_ext.py    | 6 ++----
 tools/idf_py_actions/serial_ext.py  | 2 +-
 tools/idf_py_actions/tools.py       | 8 ++++----
 4 files changed, 8 insertions(+), 10 deletions(-)

diff --git a/docs/en/api-guides/tools/idf-py.rst b/docs/en/api-guides/tools/idf-py.rst
index 2dbad4c627..8f4cfc9102 100644
--- a/docs/en/api-guides/tools/idf-py.rst
+++ b/docs/en/api-guides/tools/idf-py.rst
@@ -146,7 +146,7 @@ or partition table as applicable.
 Hints on how to resolve errors
 ==============================
 
-``idf.py`` will try to suggest hints on how to resolve errors. It works with a database of hints stored in :idf_file:`tools/idf_py_actions/hints.yml` and the hints will be printed if a match is found for the given error. ``idf.py menuconfig`` is not supported by automatic hints on resolving errors.
+``idf.py`` will try to suggest hints on how to resolve errors. It works with a database of hints stored in :idf_file:`tools/idf_py_actions/hints.yml` and the hints will be printed if a match is found for the given error. The menuconfig, gdb and openocd targets are not supported at the moment by automatic hints on resolving errors.
 
 The ``--no-hints`` argument of ``idf.py`` can be used to turn the hints off in case they are not desired.
 
diff --git a/tools/idf_py_actions/core_ext.py b/tools/idf_py_actions/core_ext.py
index 074c41316f..1793ea14d9 100644
--- a/tools/idf_py_actions/core_ext.py
+++ b/tools/idf_py_actions/core_ext.py
@@ -30,9 +30,8 @@ def action_extensions(base_actions: Dict, project_path: str) -> Any:
         Calls ensure_build_directory() which will run cmake to generate a build
         directory (with the specified generator) as needed.
         """
-        hints = not args.no_hints
         ensure_build_directory(args, ctx.info_name)
-        run_target(target_name, args, force_progression=GENERATORS[args.generator].get('force_progression', False), hints=hints)
+        run_target(target_name, args, force_progression=GENERATORS[args.generator].get('force_progression', False))
 
     def size_target(target_name: str, ctx: Context, args: PropertyDict) -> None:
         """
@@ -45,10 +44,9 @@ def action_extensions(base_actions: Dict, project_path: str) -> Any:
         def tool_error_handler(e: int, stdout: str, stderr: str) -> None:
             print_hints(stdout, stderr)
 
-        hints = not args.no_hints
         ensure_build_directory(args, ctx.info_name)
         run_target('all', args, force_progression=GENERATORS[args.generator].get('force_progression', False),
-                   custom_error_handler=tool_error_handler, hints=hints)
+                   custom_error_handler=tool_error_handler)
         run_target(target_name, args)
 
     def list_build_system_targets(target_name: str, ctx: Context, args: PropertyDict) -> None:
diff --git a/tools/idf_py_actions/serial_ext.py b/tools/idf_py_actions/serial_ext.py
index d44c2f5f60..70a51ec54f 100644
--- a/tools/idf_py_actions/serial_ext.py
+++ b/tools/idf_py_actions/serial_ext.py
@@ -175,7 +175,7 @@ def action_extensions(base_actions: Dict, project_path: str) -> Dict:
         ensure_build_directory(args, ctx.info_name)
         esptool_args = _get_esptool_args(args)
         esptool_args += ['erase_flash']
-        RunTool('esptool.py', esptool_args, args.build_dir)()
+        RunTool('esptool.py', esptool_args, args.build_dir, hints=not args.no_hints)()
 
     def global_callback(ctx: click.core.Context, global_args: Dict, tasks: PropertyDict) -> None:
         encryption = any([task.name in ('encrypted-flash', 'encrypted-app-flash') for task in tasks])
diff --git a/tools/idf_py_actions/tools.py b/tools/idf_py_actions/tools.py
index 0020818758..f0646d0f9a 100644
--- a/tools/idf_py_actions/tools.py
+++ b/tools/idf_py_actions/tools.py
@@ -117,7 +117,7 @@ def fit_text_in_terminal(out: str) -> str:
 
 class RunTool:
     def __init__(self, tool_name: str, args: List, cwd: str, env: Dict=None, custom_error_handler: FunctionType=None, build_dir: str=None,
-                 hints: bool=False, force_progression: bool=False, interactive: bool=False) -> None:
+                 hints: bool=True, force_progression: bool=False, interactive: bool=False) -> None:
         self.tool_name = tool_name
         self.args = args
         self.cwd = cwd
@@ -234,12 +234,12 @@ class RunTool:
 
 
 def run_tool(*args: Any, **kwargs: Any) -> None:
-    # Added in case some one use run_tool externally in a idf.py extensions
+    # Added in case someone uses run_tool externally in idf.py extensions
     return RunTool(*args, **kwargs)()
 
 
 def run_target(target_name: str, args: 'PropertyDict', env: Optional[Dict]=None,
-               custom_error_handler: FunctionType=None, force_progression: bool=False, hints: bool=False, interactive: bool=False) -> None:
+               custom_error_handler: FunctionType=None, force_progression: bool=False, interactive: bool=False) -> None:
     """Run target in build directory."""
     if env is None:
         env = {}
@@ -250,7 +250,7 @@ def run_target(target_name: str, args: 'PropertyDict', env: Optional[Dict]=None,
     if args.verbose:
         generator_cmd += [GENERATORS[args.generator]['verbose_flag']]
 
-    RunTool(generator_cmd[0], generator_cmd + [target_name], args.build_dir, env, custom_error_handler, hints=hints,
+    RunTool(generator_cmd[0], generator_cmd + [target_name], args.build_dir, env, custom_error_handler, hints=not args.no_hints,
             force_progression=force_progression, interactive=interactive)()
 
 

From 82bf6c09350d482b65b07b11a2e844720107d84f Mon Sep 17 00:00:00 2001
From: Kang Zuoling <kangzuoling@espressif.com>
Date: Wed, 31 Mar 2021 19:57:54 +0800
Subject: [PATCH 095/665] add skip calibration and wakeup channel, fix isr in
 sleep mode

---
 components/touch_element/Kconfig              |  10 +
 .../include/touch_element/touch_element.h     |  15 +
 .../touch_element/touch_element_private.h     |  28 ++
 components/touch_element/touch_button.c       |  37 +++
 components/touch_element/touch_element.c      | 273 +++++++++++++++++-
 components/touch_element/touch_matrix.c       |  42 +++
 components/touch_element/touch_slider.c       |  42 +++
 .../touch_element_sleep/CMakeLists.txt        |   8 +
 .../touch_element_sleep/main/CMakeLists.txt   |   2 +
 .../main/Kconfig.projbuild                    |  15 +
 .../main/touch_element_sleep.c                | 143 +++++++++
 .../main/tp_interrupt_main.c                  |   9 +
 12 files changed, 612 insertions(+), 12 deletions(-)
 create mode 100644 components/touch_element/Kconfig
 create mode 100644 examples/peripherals/touch_element/touch_element_sleep/CMakeLists.txt
 create mode 100644 examples/peripherals/touch_element/touch_element_sleep/main/CMakeLists.txt
 create mode 100644 examples/peripherals/touch_element/touch_element_sleep/main/Kconfig.projbuild
 create mode 100644 examples/peripherals/touch_element/touch_element_sleep/main/touch_element_sleep.c

diff --git a/components/touch_element/Kconfig b/components/touch_element/Kconfig
new file mode 100644
index 0000000000..3aafd12e64
--- /dev/null
+++ b/components/touch_element/Kconfig
@@ -0,0 +1,10 @@
+menu "Touch Element"
+
+    config TE_SKIP_DSLEEP_WAKEUP_CALIBRATION
+        bool "Enable skip deep sleep wakeup calibration"
+        default n
+        help
+            This option allows to store all Touch Sensor channels' threshold into RTC Fast Memory. So that Touch Sensor
+            threshold will only be configured once after Power-on Reset.
+
+endmenu
\ No newline at end of file
diff --git a/components/touch_element/include/touch_element/touch_element.h b/components/touch_element/include/touch_element/touch_element.h
index 429fc2503f..c172d853b7 100644
--- a/components/touch_element/include/touch_element/touch_element.h
+++ b/components/touch_element/include/touch_element/touch_element.h
@@ -256,6 +256,21 @@ esp_err_t touch_element_waterproof_add(touch_elem_handle_t element_handle);
  */
 esp_err_t touch_element_waterproof_remove(touch_elem_handle_t element_handle);
 
+typedef struct {
+    uint16_t scan_time;
+    uint16_t sleep_time;
+} touch_elem_sleep_config_t;
+
+esp_err_t touch_element_sleep_install(touch_elem_sleep_config_t *sleep_config);
+void touch_element_sleep_uninstall(void);
+esp_err_t touch_element_sleep_add_wakeup(touch_elem_handle_t element_handle);
+esp_err_t touch_element_sleep_remove_wakeup(touch_elem_handle_t element_handle);
+esp_err_t touch_element_sleep_add_wakeup_channel(touch_pad_t wakeup_channel);
+esp_err_t touch_element_sleep_remove_wakeup_channel(touch_pad_t wakeup_channel);
+#ifdef CONFIG_TE_SKIP_DSLEEP_WAKEUP_CALIBRATION
+esp_err_t touch_element_sleep_config_wakeup_calibration(touch_elem_handle_t element_handle, bool en);
+#endif
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/touch_element/include/touch_element/touch_element_private.h b/components/touch_element/include/touch_element/touch_element_private.h
index 49971ae2d4..fb287d33a1 100644
--- a/components/touch_element/include/touch_element/touch_element_private.h
+++ b/components/touch_element/include/touch_element/touch_element_private.h
@@ -10,6 +10,8 @@
 #include "touch_element/touch_button.h"
 #include "touch_element/touch_slider.h"
 #include "touch_element/touch_matrix.h"
+#include "esp_pm.h"
+#include "sdkconfig.h"
 
 #ifdef __cplusplus
 extern "C" {
@@ -54,6 +56,9 @@ typedef struct {
     touch_pad_t channel;          //!< Touch channel number(index)
     te_dev_type_t type;           //!< Touch channel type  TODO: need to refactor as te_class_type_t
     te_dev_state_t state;         //!< Touch channel current state
+#ifdef  CONFIG_TE_SKIP_DSLEEP_WAKEUP_CALIBRATION
+    bool is_use_last_threshold;
+#endif
 } te_dev_t;
 
 typedef enum {
@@ -69,6 +74,7 @@ typedef struct  {
     esp_err_t (*set_threshold) (void);
     void (*process_state) (void);
     void (*update_state) (touch_pad_t, te_state_t);
+    touch_elem_handle_t (*search_channel_handle) (touch_pad_t);
 } te_object_methods_t;
 
 /* -------------------------------------------- Waterproof basic type --------------------------------------------- */
@@ -79,6 +85,16 @@ struct te_waterproof_s {
     bool is_shield_level_set;                   //Waterproof shield level setting bit
 };
 typedef struct te_waterproof_s* te_waterproof_handle_t;
+/* -------------------------------------------- Sleep basic type --------------------------------------------- */
+struct te_sleep_s {
+    touch_elem_handle_t wakeup_handle;
+    esp_pm_lock_handle_t pm_lock;
+#ifdef  CONFIG_TE_SKIP_DSLEEP_WAKEUP_CALIBRATION
+    uint32_t *non_volatile_threshold;
+#endif
+};
+
+typedef struct te_sleep_s* te_sleep_handle_t;
 /* -------------------------------------------- Button basic type --------------------------------------------- */
 typedef struct {
     touch_elem_dispatch_t dispatch_method;      //Button dispatch method
@@ -170,6 +186,18 @@ void te_object_method_register(te_object_methods_t *object_methods, te_class_typ
 void te_object_method_unregister(te_class_type_t object_type);
 bool te_object_check_channel(const touch_pad_t *channel_array, uint8_t channel_sum);
 bool waterproof_check_mask_handle(touch_elem_handle_t te_handle);
+bool te_is_touch_dsleep_wakeup(void);
+inline touch_pad_t te_get_sleep_channel(void);
+
+bool button_object_handle_check(touch_elem_handle_t element_handle);
+bool slider_object_handle_check(touch_elem_handle_t element_handle);
+bool matrix_object_handle_check(touch_elem_handle_t element_handle);
+
+#ifdef CONFIG_TE_SKIP_DSLEEP_WAKEUP_CALIBRATION
+void button_config_wakeup_calibration(te_button_handle_t button_handle, bool en);
+void slider_config_wakeup_calibration(te_slider_handle_t slider_handle, bool en);
+void matrix_config_wakeup_calibration(te_matrix_handle_t matrix_handle, bool en);
+#endif
 /* ------------------------------------------------------------------------------------------------------------------ */
 
 #ifdef __cplusplus
diff --git a/components/touch_element/touch_button.c b/components/touch_element/touch_button.c
index 7a93d03f93..cf775435bd 100644
--- a/components/touch_element/touch_button.c
+++ b/components/touch_element/touch_button.c
@@ -40,6 +40,7 @@ static bool button_object_check_channel(touch_pad_t channel_num);
 static esp_err_t button_object_set_threshold(void);
 static void button_object_process_state(void);
 static void button_object_update_state(touch_pad_t channel_num, te_state_t channel_state);
+static te_button_handle_t button_object_search_channel_handle(touch_pad_t channel_num);
 /* ------------------------------------------------------------------------------------------------------------------ */
 
 esp_err_t touch_button_install(const touch_button_global_config_t *global_config)
@@ -268,6 +269,21 @@ static void button_object_update_state(touch_pad_t channel_num, te_state_t chann
     }
 }
 
+static te_button_handle_t button_object_search_channel_handle(touch_pad_t channel_num)
+{
+    te_button_handle_list_t *item;
+    te_button_handle_t button_handle = NULL;
+    SLIST_FOREACH(item, &s_te_btn_obj->handle_list, next) {
+        touch_pad_t button_channel = item->button_handle->device->channel;
+        if (channel_num == button_channel) {
+            button_handle = item->button_handle;
+            break;
+        }
+    }
+
+    return button_handle;
+}
+
 static esp_err_t button_object_add_instance(te_button_handle_t button_handle)
 {
     te_button_handle_list_t *item = (te_button_handle_list_t *)calloc(1, sizeof(te_button_handle_list_t));
@@ -296,6 +312,20 @@ static esp_err_t button_object_remove_instance(te_button_handle_t button_handle)
     return ret;
 }
 
+bool button_object_handle_check(touch_elem_handle_t element_handle)
+{
+    te_button_handle_list_t *item;
+    xSemaphoreTake(s_te_btn_obj->mutex, portMAX_DELAY);
+    SLIST_FOREACH(item, &s_te_btn_obj->handle_list, next) {
+        if (element_handle == item->button_handle) {
+            xSemaphoreGive(s_te_btn_obj->mutex);
+            return true;
+        }
+    }
+    xSemaphoreGive(s_te_btn_obj->mutex);
+    return false;
+}
+
 static bool button_channel_check(te_button_handle_t button_handle, touch_pad_t channel_num)
 {
     return (channel_num == button_handle->device->channel);
@@ -346,6 +376,13 @@ static inline void button_dispatch(te_button_handle_t button_handle, touch_elem_
     }
 }
 
+#ifdef CONFIG_TE_SKIP_DSLEEP_WAKEUP_CALIBRATION
+void button_config_wakeup_calibration(te_button_handle_t button_handle, bool en)
+{
+    button_handle->device->is_use_last_threshold = en;
+}
+#endif
+
 /**
  * @brief Button process
  *
diff --git a/components/touch_element/touch_element.c b/components/touch_element/touch_element.c
index ec465c95b3..90c888ba1a 100644
--- a/components/touch_element/touch_element.c
+++ b/components/touch_element/touch_element.c
@@ -9,11 +9,15 @@
 #include "freertos/FreeRTOS.h"
 #include "freertos/semphr.h"
 #include "freertos/queue.h"
+#include "esp_sleep.h"
 #include "esp_timer.h"
 #include "esp_log.h"
 #include "hal/touch_sensor_hal.h"  //TODO: remove hal
 #include "touch_element/touch_element_private.h"
 
+#include "esp32s2/rom/rtc.h"
+
+
 #define TE_CLASS_ITEM(cls, cls_type, cls_item)  ((&((cls)[cls_type]))->cls_item)
 
 #define TE_CLASS_FOREACH(cls_var, cls_start, cls_end)                         \
@@ -87,15 +91,21 @@ typedef struct {
     te_object_methods_t object_methods[TE_CLS_TYPE_MAX];    //Class(object) methods
     touch_elem_global_config_t *global_config;              //Global initialization
     te_waterproof_handle_t waterproof_handle;               //Waterproof configuration
+    te_sleep_handle_t sleep_handle;
     esp_timer_handle_t proc_timer;                          //Processing timer handle
     QueueHandle_t event_msg_queue;                          //Application event message queue (for user)
     QueueHandle_t intr_msg_queue;                           //Interrupt message (for internal)
     SemaphoreHandle_t mutex;                                //Global resource mutex
     bool is_set_threshold;                                  //Threshold configuration state bit
     uint32_t denoise_channel_raw;                           //De-noise channel(TO) raw signal
+//    touch_elem_sleep_config_t *sleep_config;
+//    esp_pm_lock_handle_t pm_lock_handle;
 } te_obj_t;
 
 static te_obj_t *s_te_obj = NULL;
+#ifdef  CONFIG_TE_SKIP_DSLEEP_WAKEUP_CALIBRATION
+RTC_FAST_ATTR uint32_t threshold_shadow[TOUCH_PAD_MAX - 1] = {0};
+#endif
 
 /**
  * Internal de-noise channel(Touch channel 0) equivalent capacitance table, depends on hardware design
@@ -313,6 +323,36 @@ esp_err_t te_event_give(touch_elem_message_t te_message)
     return ESP_OK;
 }
 
+uint32_t te_get_threshold(touch_pad_t channel_num)
+{
+    uint32_t threshold = 0;
+    touch_pad_sleep_channel_t sleep_channel_info;
+    touch_pad_sleep_channel_get_info(&sleep_channel_info);
+    if (channel_num != sleep_channel_info.touch_num) {
+        touch_pad_get_thresh(channel_num, &threshold);
+    } else {
+        touch_pad_sleep_get_threshold(channel_num, &threshold);
+    }
+    return threshold;
+}
+
+bool te_is_touch_dsleep_wakeup(void)
+{
+    RESET_REASON rtc_reset_reason = rtc_get_reset_reason(0);
+    if (rtc_reset_reason != DEEPSLEEP_RESET) {
+        return false;
+    }
+    esp_sleep_wakeup_cause_t wakeup_reason = esp_sleep_get_wakeup_cause();
+    return wakeup_reason == ESP_SLEEP_WAKEUP_TOUCHPAD;
+}
+
+inline touch_pad_t te_get_sleep_channel(void)
+{
+    touch_pad_sleep_channel_t sleep_channel_info;
+    touch_pad_sleep_channel_get_info(&sleep_channel_info);
+    return sleep_channel_info.touch_num;
+}
+
 /**
  * @brief Touch sensor interrupt service routine
  *
@@ -323,22 +363,39 @@ static void te_intr_cb(void *arg)
 {
     TE_UNUSED(arg);
     static int scan_done_cnt = 0;
+    static uint32_t touch_pre_trig_status = 0;
     int task_awoken = pdFALSE;
     te_intr_msg_t te_intr_msg;
     /*< Figure out which touch sensor channel is triggered and the trigger type */
     uint32_t intr_mask = touch_pad_read_intr_status_mask();
-    te_intr_msg.channel_num = touch_pad_get_current_meas_channel();
     if (intr_mask == 0x0) {  //For dummy interrupt
         return;
     }
+
     bool need_send_queue = true;
-    if (intr_mask & TOUCH_PAD_INTR_MASK_ACTIVE) {
-        te_intr_msg.channel_state = TE_STATE_PRESS;
-        te_intr_msg.intr_type = TE_INTR_PRESS;
-    } else if (intr_mask & TOUCH_PAD_INTR_MASK_INACTIVE) {
-        te_intr_msg.channel_state = TE_STATE_RELEASE;
-        te_intr_msg.intr_type = TE_INTR_RELEASE;
-    } else if (intr_mask & TOUCH_PAD_INTR_MASK_TIMEOUT) {
+    uint8_t pad_num = 0;
+    uint32_t touch_trig_status = touch_pad_get_status();
+    uint32_t touch_trig_diff = touch_trig_status ^ touch_pre_trig_status;
+    while (touch_trig_diff) {
+        if (touch_trig_diff & 0x1) {
+            if (touch_trig_status & BIT(pad_num)) {
+                if (s_te_obj->sleep_handle != NULL) {
+                    esp_pm_lock_acquire(s_te_obj->sleep_handle->pm_lock);
+                }
+                te_intr_msg.channel_state = TE_STATE_PRESS;
+                te_intr_msg.intr_type = TE_INTR_PRESS;
+            } else {
+                te_intr_msg.channel_state = TE_STATE_RELEASE;
+                te_intr_msg.intr_type = TE_INTR_RELEASE;
+            }
+            touch_pre_trig_status = touch_trig_status;
+            te_intr_msg.channel_num = pad_num;
+        }
+        pad_num++;
+        touch_trig_diff >>= 1;
+    }
+
+    if (intr_mask & TOUCH_PAD_INTR_MASK_TIMEOUT) {
         te_intr_msg.channel_state = TE_STATE_IDLE;
         te_intr_msg.intr_type = TE_INTR_TIMEOUT;
     } else if (intr_mask & TOUCH_PAD_INTR_MASK_SCAN_DONE) {
@@ -355,7 +412,7 @@ static void te_intr_cb(void *arg)
         /*< De-noise channel signal must be read at the time between SCAN_DONE and next measurement beginning(sleep)!!! */
         touch_pad_denoise_read_data(&s_te_obj->denoise_channel_raw); //Update de-noise signal
     } else {
-        te_intr_msg.intr_type = TE_INTR_MAX;  // Unknown Exception
+//        te_intr_msg.intr_type = TE_INTR_MAX;  // Unknown Exception
     }
     if (need_send_queue) {
         xQueueSendFromISR(s_te_obj->intr_msg_queue, &te_intr_msg, &task_awoken);
@@ -385,11 +442,19 @@ static void te_proc_timer_cb(void *arg)
     if (ret == pdPASS) {
         if (te_intr_msg.intr_type == TE_INTR_PRESS || te_intr_msg.intr_type == TE_INTR_RELEASE) {
             te_object_update_state(te_intr_msg);
+            if (te_intr_msg.intr_type == TE_INTR_RELEASE) {
+                if (s_te_obj->sleep_handle != NULL) {
+                    esp_pm_lock_release(s_te_obj->sleep_handle->pm_lock);
+                }
+            }
         } else if (te_intr_msg.intr_type == TE_INTR_SCAN_DONE) {
             if (s_te_obj->is_set_threshold != true) {
                 s_te_obj->is_set_threshold = true;
                 te_object_set_threshold();  //TODO: add set threshold error processing
                 ESP_LOGD(TE_DEBUG_TAG, "Set threshold");
+                if (s_te_obj->sleep_handle != NULL) {
+                    esp_pm_lock_release(s_te_obj->sleep_handle->pm_lock);
+                }
             }
             if (waterproof_check_state()) {
                 te_waterproof_handle_t waterproof_handle = s_te_obj->waterproof_handle;
@@ -500,6 +565,9 @@ esp_err_t te_dev_init(te_dev_t **device, uint8_t device_num, te_dev_type_t type,
         device[idx]->sens = sens[idx] * divider;
         device[idx]->type = type;
         device[idx]->state = TE_STATE_IDLE;
+#ifdef CONFIG_TE_SKIP_DSLEEP_WAKEUP_CALIBRATION
+        device[idx]->is_use_last_threshold = false;
+#endif
         esp_err_t ret = touch_pad_config(device[idx]->channel);
         TE_CHECK(ret == ESP_OK, ret);
     }
@@ -513,10 +581,48 @@ void te_dev_deinit(te_dev_t **device, uint8_t device_num)
     }
 }
 
+esp_err_t te_config_thresh(touch_pad_t channel_num, uint32_t threshold)
+{
+    esp_err_t ret;
+    touch_pad_sleep_channel_t sleep_channel_info;
+    touch_pad_sleep_channel_get_info(&sleep_channel_info);
+    if (channel_num != sleep_channel_info.touch_num) {
+        ret = touch_pad_set_thresh(channel_num, threshold);
+    } else {
+        ret = touch_pad_sleep_set_threshold(channel_num, threshold);
+    }
+    return ret;
+}
+
 esp_err_t te_dev_set_threshold(te_dev_t *device)
 {
-    uint32_t smo_val = te_read_smooth_signal(device->channel);
-    esp_err_t ret = touch_pad_set_thresh(device->channel, device->sens * smo_val);
+    esp_err_t ret = ESP_OK;
+    uint32_t smo_val = 0;
+#ifdef CONFIG_TE_SKIP_DSLEEP_WAKEUP_CALIBRATION
+    if (s_te_obj->sleep_handle == NULL) {
+        ESP_LOGE(TE_TAG, "Touch Element sleep is not installed");
+        return ESP_ERR_INVALID_STATE;
+    }
+    if (device->is_use_last_threshold) {
+        if (te_is_touch_dsleep_wakeup()) {  //Deep sleep wakeup reset
+            touch_pad_t sleep_channel = te_get_sleep_channel();
+            ets_printf("----config rtc %ld   %ld\n", s_te_obj->sleep_handle->non_volatile_threshold[device->channel - 1], sleep_channel);
+            ret = te_config_thresh(device->channel, s_te_obj->sleep_handle->non_volatile_threshold[device->channel - 1]);
+        } else {  //Other reset
+            smo_val = te_read_smooth_signal(device->channel);
+            ret = te_config_thresh(device->channel, device->sens * smo_val);
+            uint32_t threshold = te_get_threshold(device->channel);
+            s_te_obj->sleep_handle->non_volatile_threshold[device->channel - 1] = threshold;  //Write threshold into RTC Fast Memory
+        }
+    } else {
+        smo_val = te_read_smooth_signal(device->channel);
+        ret = te_config_thresh(device->channel, device->sens * smo_val);
+    }
+
+#else
+    smo_val = te_read_smooth_signal(device->channel);
+    ret = te_config_thresh(device->channel, device->sens * smo_val);
+#endif
     ESP_LOGD(TE_DEBUG_TAG, "channel: %"PRIu8", smo_val: %"PRIu32, device->channel, smo_val);
     return ret;
 }
@@ -648,7 +754,8 @@ static esp_err_t te_sw_init(const touch_elem_sw_config_t *software_init)
     const esp_timer_create_args_t te_proc_timer_args = {
         .name = "te_proc_timer_cb",
         .arg  = NULL,
-        .callback = &te_proc_timer_cb
+        .callback = &te_proc_timer_cb,
+        .skip_unhandled_events = true,
     };
     ret = esp_timer_create(&te_proc_timer_args, &s_te_obj->proc_timer);
     TE_CHECK_GOTO(ret == ESP_OK, cleanup);
@@ -879,3 +986,145 @@ static void waterproof_guard_update_state(touch_pad_t current_channel, te_state_
     }
     ESP_LOGD(TE_DEBUG_TAG, "waterproof guard state update  %d", guard_device->state);
 }
+
+esp_err_t touch_element_sleep_install(touch_elem_sleep_config_t *sleep_config)
+{
+    TE_CHECK(s_te_obj != NULL, ESP_ERR_INVALID_STATE);
+    TE_CHECK(s_te_obj->sleep_handle == NULL, ESP_ERR_INVALID_STATE);
+    TE_CHECK(sleep_config != NULL, ESP_ERR_INVALID_ARG);
+
+    s_te_obj->sleep_handle = calloc(1, sizeof(struct te_sleep_s));
+    if (s_te_obj->sleep_handle == NULL) {
+        return ESP_ERR_NO_MEM;
+    }
+
+    esp_err_t ret;
+    touch_pad_sleep_channel_set_work_time(sleep_config->sleep_time, sleep_config->scan_time);
+    ret = esp_sleep_enable_touchpad_wakeup();
+    TE_CHECK_GOTO(ret == ESP_OK, cleanup);
+
+#ifdef CONFIG_TE_SKIP_DSLEEP_WAKEUP_CALIBRATION
+    ret = esp_sleep_pd_config(ESP_PD_DOMAIN_RTC_FAST_MEM, ESP_PD_OPTION_ON);
+    TE_CHECK_GOTO(ret == ESP_OK, cleanup);
+    s_te_obj->sleep_handle->non_volatile_threshold = threshold_shadow;
+#endif
+
+    ret = esp_pm_lock_create(ESP_PM_NO_LIGHT_SLEEP, 0, "touch_element", &s_te_obj->sleep_handle->pm_lock);
+    TE_CHECK_GOTO(ret == ESP_OK, cleanup);
+    ret = esp_pm_lock_acquire(s_te_obj->sleep_handle->pm_lock);
+    TE_CHECK_GOTO(ret == ESP_OK, cleanup);
+    return ESP_OK;
+
+cleanup:
+    if (s_te_obj->sleep_handle->pm_lock != NULL) {
+        esp_err_t del_ret = esp_pm_lock_delete(s_te_obj->sleep_handle->pm_lock);
+        if (del_ret != ESP_OK) {
+            abort();
+        }
+    }
+    TE_FREE_AND_NULL(s_te_obj->sleep_handle);
+    return ret;
+}
+
+void touch_element_sleep_uninstall(void)
+{
+    esp_err_t ret;
+    if (s_te_obj->sleep_handle->pm_lock != NULL) {
+        ret = esp_pm_lock_delete(s_te_obj->sleep_handle->pm_lock);
+        if (ret != ESP_OK) {
+            abort();
+        }
+    }
+    if (s_te_obj->sleep_handle->wakeup_handle != NULL) {
+        te_button_handle_t button_handle = s_te_obj->sleep_handle->wakeup_handle;
+        ret = touch_pad_sleep_channel_enable(button_handle->device->channel, false);
+        if (ret != ESP_OK) {
+            abort();
+        }
+    }
+    s_te_obj->sleep_handle->pm_lock = NULL;
+    s_te_obj->sleep_handle->wakeup_handle = NULL;
+    TE_FREE_AND_NULL(s_te_obj->sleep_handle);
+}
+
+esp_err_t touch_element_sleep_add_wakeup(touch_elem_handle_t element_handle)
+{
+    TE_CHECK(s_te_obj->sleep_handle != NULL, ESP_ERR_INVALID_STATE);
+    TE_CHECK(element_handle != NULL, ESP_ERR_INVALID_ARG);
+    if (s_te_obj->sleep_handle->wakeup_handle != NULL) {
+        ESP_LOGE(TE_TAG, "sleep not null");
+        return ESP_ERR_NOT_SUPPORTED;   //Only support one channel/element as the deep sleep wakeup channel/element
+    }
+    if (!button_object_handle_check(element_handle)) {
+        ESP_LOGE(TE_TAG, "not button handle");
+        return ESP_ERR_NOT_SUPPORTED;  //Only support button element as the deep sleep wakeup channel
+    }
+    s_te_obj->sleep_handle->wakeup_handle = element_handle;
+    te_button_handle_t button_handle = element_handle;
+    esp_err_t ret = touch_pad_sleep_channel_enable(button_handle->device->channel, true);
+    if (ret != ESP_OK) {
+        return ret;
+    }
+    return ESP_OK;
+}
+
+esp_err_t touch_element_sleep_remove_wakeup(touch_elem_handle_t element_handle)
+{
+    TE_CHECK(s_te_obj->sleep_handle != NULL, ESP_ERR_INVALID_STATE);
+    TE_CHECK(element_handle != NULL, ESP_ERR_INVALID_ARG);
+    TE_CHECK(s_te_obj->sleep_handle->wakeup_handle != NULL &&
+             s_te_obj->sleep_handle->wakeup_handle == element_handle,
+             ESP_ERR_NOT_FOUND);
+    s_te_obj->sleep_handle->wakeup_handle = NULL;
+
+    te_button_handle_t button_handle = element_handle;  //Now we are sure it's absolutely a button element
+    esp_err_t ret = touch_pad_sleep_channel_enable(button_handle->device->channel, false);
+    if (ret != ESP_OK) {
+        return ret;
+    }
+    return ESP_OK;
+}
+
+esp_err_t touch_element_sleep_add_wakeup_channel(touch_pad_t wakeup_channel)
+{
+    TE_CHECK(s_te_obj->sleep_handle != NULL, ESP_ERR_INVALID_STATE);
+    TE_CHECK(wakeup_channel > TOUCH_PAD_NUM0 && wakeup_channel < TOUCH_PAD_MAX, ESP_ERR_INVALID_ARG);
+    touch_pad_sleep_channel_t sleep_channel_info;
+    touch_pad_sleep_channel_get_info(&sleep_channel_info);
+    if (sleep_channel_info.touch_num == wakeup_channel) {
+        return ESP_ERR_INVALID_ARG;
+    }
+    esp_err_t ret = touch_pad_sleep_channel_enable(wakeup_channel, true);
+    if (ret != ESP_OK) {
+        return ret;
+    }
+    return ESP_OK;
+}
+
+esp_err_t touch_element_sleep_remove_wakeup_channel(touch_pad_t wakeup_channel)
+{
+    TE_CHECK(s_te_obj->sleep_handle != NULL, ESP_ERR_INVALID_STATE);
+    TE_CHECK(wakeup_channel > TOUCH_PAD_NUM0 && wakeup_channel < TOUCH_PAD_MAX, ESP_ERR_INVALID_ARG);
+    esp_err_t ret = touch_pad_sleep_channel_enable(wakeup_channel, false);
+    if (ret != ESP_OK) {
+        return ret;
+    }
+    return ESP_OK;
+}
+
+#ifdef CONFIG_TE_SKIP_DSLEEP_WAKEUP_CALIBRATION
+esp_err_t touch_element_sleep_config_wakeup_calibration(touch_elem_handle_t element_handle, bool en)
+{
+    TE_CHECK(element_handle != NULL, ESP_ERR_INVALID_ARG);
+    if (button_object_handle_check(element_handle)) {
+        button_config_wakeup_calibration(element_handle, en);
+    } else if (slider_object_handle_check(element_handle)) {
+        slider_config_wakeup_calibration(element_handle, en);
+    } else if (matrix_object_handle_check(element_handle)) {
+        matrix_config_wakeup_calibration(element_handle, en);
+    } else {
+        return ESP_ERR_NOT_FOUND;
+    }
+    return ESP_OK;
+}
+#endif
\ No newline at end of file
diff --git a/components/touch_element/touch_matrix.c b/components/touch_element/touch_matrix.c
index 8b61b07baf..2cbdb7b41c 100644
--- a/components/touch_element/touch_matrix.c
+++ b/components/touch_element/touch_matrix.c
@@ -43,6 +43,7 @@ static bool matrix_object_check_channel(touch_pad_t channel_num);
 static esp_err_t matrix_object_set_threshold(void);
 static void matrix_object_process_state(void);
 static void matrix_object_update_state(touch_pad_t channel_num, te_state_t channel_state);
+static te_matrix_handle_t matrix_object_search_channel_handle(touch_pad_t channel_num);
 /* ------------------------------------------------------------------------------------------------------------------ */
 
 esp_err_t touch_matrix_install(const touch_matrix_global_config_t *global_config)
@@ -307,6 +308,24 @@ static void matrix_object_update_state(touch_pad_t channel_num, te_state_t chann
     }
 }
 
+static te_matrix_handle_t matrix_object_search_channel_handle(touch_pad_t channel_num)
+{
+    te_matrix_handle_list_t *item;
+    te_matrix_handle_t matrix_handle = NULL;
+    SLIST_FOREACH(item, &s_te_mat_obj->handle_list, next) {
+        for (int idx = 0; idx < item->matrix_handle->x_channel_num + item->matrix_handle->y_channel_num; idx++) {
+            touch_pad_t matrix_channel = item->matrix_handle->device[idx]->channel;
+            if (channel_num == matrix_channel) {
+                matrix_handle = item->matrix_handle;
+                goto found;
+            }
+        }
+    }
+
+found:
+    return matrix_handle;
+}
+
 static esp_err_t matrix_object_add_instance(te_matrix_handle_t matrix_handle)
 {
     te_matrix_handle_list_t *item = (te_matrix_handle_list_t *)calloc(1, sizeof(te_matrix_handle_list_t));
@@ -335,6 +354,20 @@ static esp_err_t matrix_object_remove_instance(te_matrix_handle_t matrix_handle)
     return ret;
 }
 
+bool matrix_object_handle_check(touch_elem_handle_t element_handle)
+{
+    te_matrix_handle_list_t *item;
+    xSemaphoreTake(s_te_mat_obj->mutex, portMAX_DELAY);
+    SLIST_FOREACH(item, &s_te_mat_obj->handle_list, next) {
+        if (element_handle == item->matrix_handle) {
+            xSemaphoreGive(s_te_mat_obj->mutex);
+            return true;
+        }
+    }
+    xSemaphoreGive(s_te_mat_obj->mutex);
+    return false;
+}
+
 static bool matrix_channel_check(te_matrix_handle_t matrix_handle, touch_pad_t channel_num)
 {
     te_dev_t *device;
@@ -403,6 +436,15 @@ static inline void matrix_dispatch(te_matrix_handle_t matrix_handle, touch_elem_
     }
 }
 
+#ifdef CONFIG_TE_SKIP_DSLEEP_WAKEUP_CALIBRATION
+void matrix_config_wakeup_calibration(te_matrix_handle_t matrix_handle, bool en)
+{
+    for (int idx = 0; idx < matrix_handle->x_channel_num + matrix_handle->y_channel_num; ++idx) {
+        matrix_handle->device[idx]->is_use_last_threshold = en;
+    }
+}
+#endif
+
 /**
  * @brief   Scan the matrix channel
  *
diff --git a/components/touch_element/touch_slider.c b/components/touch_element/touch_slider.c
index 15acaa8802..f5a35c5dc2 100644
--- a/components/touch_element/touch_slider.c
+++ b/components/touch_element/touch_slider.c
@@ -49,6 +49,7 @@ static bool slider_object_check_channel(touch_pad_t channel_num);
 static esp_err_t slider_object_set_threshold(void);
 static void slider_object_process_state(void);
 static void slider_object_update_state(touch_pad_t channel_num, te_state_t channel_state);
+static te_slider_handle_t slider_object_search_channel_handle(touch_pad_t channel_num);
 /* ------------------------------------------------------------------------------------------------------------------ */
 
 esp_err_t touch_slider_install(const touch_slider_global_config_t *global_config)
@@ -300,6 +301,24 @@ static void slider_object_update_state(touch_pad_t channel_num, te_state_t chann
     }
 }
 
+static te_slider_handle_t slider_object_search_channel_handle(touch_pad_t channel_num)
+{
+    te_slider_handle_list_t *item;
+    te_slider_handle_t slider_handle = NULL;
+    SLIST_FOREACH(item, &s_te_sld_obj->handle_list, next) {
+        for (int idx = 0; idx < item->slider_handle->channel_sum; idx++) {
+            touch_pad_t slider_channel = item->slider_handle->device[idx]->channel;
+            if (channel_num == slider_channel) {
+                slider_handle = item->slider_handle;
+                goto found;
+            }
+        }
+    }
+
+found:
+    return slider_handle;
+}
+
 static esp_err_t slider_object_add_instance(te_slider_handle_t slider_handle)
 {
     te_slider_handle_list_t *item = (te_slider_handle_list_t *)calloc(1, sizeof(te_slider_handle_list_t));
@@ -328,6 +347,20 @@ static esp_err_t slider_object_remove_instance(te_slider_handle_t slider_handle)
     return ret;
 }
 
+bool slider_object_handle_check(touch_elem_handle_t element_handle)
+{
+    te_slider_handle_list_t *item;
+    xSemaphoreTake(s_te_sld_obj->mutex, portMAX_DELAY);
+    SLIST_FOREACH(item, &s_te_sld_obj->handle_list, next) {
+        if (element_handle == item->slider_handle) {
+            xSemaphoreGive(s_te_sld_obj->mutex);
+            return true;
+        }
+    }
+    xSemaphoreGive(s_te_sld_obj->mutex);
+    return false;
+}
+
 static bool slider_channel_check(te_slider_handle_t slider_handle, touch_pad_t channel_num)
 {
     te_dev_t *device;
@@ -406,6 +439,15 @@ static inline void slider_dispatch(te_slider_handle_t slider_handle, touch_elem_
     }
 }
 
+#ifdef CONFIG_TE_SKIP_DSLEEP_WAKEUP_CALIBRATION
+void slider_config_wakeup_calibration(te_slider_handle_t slider_handle, bool en)
+{
+    for (int idx = 0; idx < slider_handle->channel_sum; ++idx) {
+        slider_handle->device[idx]->is_use_last_threshold = en;
+    }
+}
+#endif
+
 /**
  * @brief Slider process
  *
diff --git a/examples/peripherals/touch_element/touch_element_sleep/CMakeLists.txt b/examples/peripherals/touch_element/touch_element_sleep/CMakeLists.txt
new file mode 100644
index 0000000000..1b4cd9e672
--- /dev/null
+++ b/examples/peripherals/touch_element/touch_element_sleep/CMakeLists.txt
@@ -0,0 +1,8 @@
+# For more information about build system see
+# https://docs.espressif.com/projects/esp-idf/en/latest/api-guides/build-system.html
+# The following five lines of boilerplate have to be in your project's
+# CMakeLists in this exact order for cmake to work correctly
+cmake_minimum_required(VERSION 3.5)
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+project(touch_element_sleep)
diff --git a/examples/peripherals/touch_element/touch_element_sleep/main/CMakeLists.txt b/examples/peripherals/touch_element/touch_element_sleep/main/CMakeLists.txt
new file mode 100644
index 0000000000..5ad924d077
--- /dev/null
+++ b/examples/peripherals/touch_element/touch_element_sleep/main/CMakeLists.txt
@@ -0,0 +1,2 @@
+idf_component_register(SRCS "touch_element_sleep.c"
+                    INCLUDE_DIRS ".")
diff --git a/examples/peripherals/touch_element/touch_element_sleep/main/Kconfig.projbuild b/examples/peripherals/touch_element/touch_element_sleep/main/Kconfig.projbuild
new file mode 100644
index 0000000000..2518e7429a
--- /dev/null
+++ b/examples/peripherals/touch_element/touch_element_sleep/main/Kconfig.projbuild
@@ -0,0 +1,15 @@
+menu "Example Configuration"
+
+    choice TOUCH_SENSOR_EXAMPLE_TYPE
+        bool "Select touch element dispatch method"
+        default TOUCH_ELEM_EVENT
+        help
+            Select touch element dispatch method (event task or callback) for this example.
+
+        config TOUCH_ELEM_EVENT
+            bool "Dispatch by event task"
+        config TOUCH_ELEM_CALLBACK
+            bool "Dispatch by callback"
+    endchoice
+
+endmenu
diff --git a/examples/peripherals/touch_element/touch_element_sleep/main/touch_element_sleep.c b/examples/peripherals/touch_element/touch_element_sleep/main/touch_element_sleep.c
new file mode 100644
index 0000000000..d0777077b5
--- /dev/null
+++ b/examples/peripherals/touch_element/touch_element_sleep/main/touch_element_sleep.c
@@ -0,0 +1,143 @@
+/* Touch Sensor - Example
+
+   For other examples please check:
+   https://github.com/espressif/esp-idf/tree/master/examples
+
+   See README.md file to get detailed usage of this example.
+
+   This example code is in the Public Domain (or CC0 licensed, at your option.)
+
+   Unless required by applicable law or agreed to in writing, this
+   software is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+   CONDITIONS OF ANY KIND, either express or implied.
+*/
+
+#include "freertos/FreeRTOS.h"
+#include "freertos/task.h"
+#include "touch_element/touch_button.h"
+#include "esp_log.h"
+#include "esp_sleep.h"
+#include "soc/soc.h"
+#include "soc/rtc_cntl_reg.h"
+#include "esp_pm.h"
+
+static const char *TAG = "Touch Button Example";
+#define TOUCH_BUTTON_NUM     5
+
+/* Touch buttons handle */
+static touch_button_handle_t button_handle[TOUCH_BUTTON_NUM];
+
+/* Touch buttons channel array */
+static const touch_pad_t channel_array[TOUCH_BUTTON_NUM] = {
+    TOUCH_PAD_NUM1,
+    TOUCH_PAD_NUM2,
+    TOUCH_PAD_NUM3,
+    TOUCH_PAD_NUM4,
+    TOUCH_PAD_NUM5,
+};
+
+/* Touch buttons channel sensitivity array */
+static const float channel_sens_array[TOUCH_BUTTON_NUM] = {
+    0.03F,
+    0.03F,
+    0.03F,
+    0.03F,
+    0.03F,
+};
+
+#ifdef CONFIG_TOUCH_ELEM_EVENT
+/* Button event handler task */
+static void button_handler_task(void *arg)
+{
+    (void) arg; //Unused
+    touch_elem_message_t element_message;
+    while (1) {
+        /* Waiting for touch element messages */
+        touch_element_message_receive(&element_message, portMAX_DELAY);
+        if (element_message.element_type != TOUCH_ELEM_TYPE_BUTTON) {
+            continue;
+        }
+        /* Decode message */
+        const touch_button_message_t *button_message = touch_button_get_message(&element_message);
+        if (button_message->event == TOUCH_BUTTON_EVT_ON_PRESS) {
+            ESP_LOGI(TAG, "Button[%d] Press", (uint32_t)element_message.arg);
+        } else if (button_message->event == TOUCH_BUTTON_EVT_ON_RELEASE) {
+            ESP_LOGI(TAG, "Button[%d] Release", (uint32_t)element_message.arg);
+        } else if (button_message->event == TOUCH_BUTTON_EVT_ON_LONGPRESS) {
+            ESP_LOGI(TAG, "Button[%d] LongPress", (uint32_t)element_message.arg);
+        }
+    }
+}
+#elif CONFIG_TOUCH_ELEM_CALLBACK
+/* Button callback routine */
+static void button_handler(touch_button_handle_t out_handle, touch_button_message_t *out_message, void *arg)
+{
+    (void) out_handle; //Unused
+    if (out_message->event == TOUCH_BUTTON_EVT_ON_PRESS) {
+        ESP_LOGI(TAG, "Button[%d] Press", (uint32_t)arg);
+        if (out_handle == button_handle[0]) {
+//            esp_deep_sleep_start();
+        } else if (out_handle == button_handle[1]) {
+            esp_deep_sleep_start();
+        }
+    } else if (out_message->event == TOUCH_BUTTON_EVT_ON_RELEASE) {
+        ESP_LOGI(TAG, "Button[%d] Release", (uint32_t)arg);
+    } else if (out_message->event == TOUCH_BUTTON_EVT_ON_LONGPRESS) {
+        ESP_LOGI(TAG, "Button[%d] LongPress", (uint32_t)arg);
+    }
+}
+#endif
+
+void app_main(void)
+{
+//    esp_pm_config_esp32s2_t pm_config = {
+//        .max_freq_mhz = 160,
+//        .min_freq_mhz = 160,
+//        .light_sleep_enable = true
+//    };
+//    ESP_ERROR_CHECK( esp_pm_configure(&pm_config) );
+    /* Initialize Touch Element library */
+    touch_elem_global_config_t global_config = TOUCH_ELEM_GLOBAL_DEFAULT_CONFIG();
+    ESP_ERROR_CHECK(touch_element_install(&global_config));
+    ESP_LOGI(TAG, "Touch element library installed");
+
+    touch_button_global_config_t button_global_config = TOUCH_BUTTON_GLOBAL_DEFAULT_CONFIG();
+    ESP_ERROR_CHECK(touch_button_install(&button_global_config));
+    ESP_LOGI(TAG, "Touch button installed");
+    for (int i = 0; i < TOUCH_BUTTON_NUM; i++) {
+        touch_button_config_t button_config = {
+            .channel_num = channel_array[i],
+            .channel_sens = channel_sens_array[i]
+        };
+        /* Create Touch buttons */
+        ESP_ERROR_CHECK(touch_button_create(&button_config, &button_handle[i]));
+        /* Subscribe touch button events (On Press, On Release, On LongPress) */
+        ESP_ERROR_CHECK(touch_button_subscribe_event(button_handle[i], TOUCH_ELEM_EVENT_ON_PRESS | TOUCH_ELEM_EVENT_ON_RELEASE | TOUCH_ELEM_EVENT_ON_LONGPRESS,
+                                                     (void *)channel_array[i]));
+#ifdef CONFIG_TOUCH_ELEM_EVENT
+        /* Set EVENT as the dispatch method */
+        ESP_ERROR_CHECK(touch_button_set_dispatch_method(button_handle[i], TOUCH_ELEM_DISP_EVENT));
+#elif CONFIG_TOUCH_ELEM_CALLBACK
+        /* Set EVENT as the dispatch method */
+        ESP_ERROR_CHECK(touch_button_set_dispatch_method(button_handle[i], TOUCH_ELEM_DISP_CALLBACK));
+        /* Register a handler function to handle event messages */
+        ESP_ERROR_CHECK(touch_button_set_callback(button_handle[i], button_handler));
+#endif
+        /* Set LongPress event trigger threshold time */
+        ESP_ERROR_CHECK(touch_button_set_longpress(button_handle[i], 1000));
+    }
+    ESP_LOGI(TAG, "Touch buttons created");
+    touch_elem_sleep_config_t sleep_config = {
+        .scan_time = global_config.hardware.sample_count,
+        .sleep_time = global_config.hardware.sleep_cycle,
+    };
+    ESP_ERROR_CHECK(touch_element_sleep_install(&sleep_config));
+    ESP_ERROR_CHECK(touch_element_sleep_add_wakeup(button_handle[0]));
+    ESP_ERROR_CHECK(touch_element_sleep_config_wakeup_calibration(button_handle[0], true));
+    touch_pad_sleep_channel_t sleep_channel_info;
+    touch_pad_sleep_channel_get_info(&sleep_channel_info);
+    printf("----------%d\n", sleep_channel_info.touch_num);
+    touch_element_start();
+    ESP_LOGI(TAG, "Touch element library start");
+    vTaskDelay(pdMS_TO_TICKS(1000));
+}
diff --git a/examples/peripherals/touch_sensor/touch_sensor_v2/touch_pad_interrupt/main/tp_interrupt_main.c b/examples/peripherals/touch_sensor/touch_sensor_v2/touch_pad_interrupt/main/tp_interrupt_main.c
index 1285558143..20271deafe 100644
--- a/examples/peripherals/touch_sensor/touch_sensor_v2/touch_pad_interrupt/main/tp_interrupt_main.c
+++ b/examples/peripherals/touch_sensor/touch_sensor_v2/touch_pad_interrupt/main/tp_interrupt_main.c
@@ -144,6 +144,8 @@ static void tp_example_read_task(void *pvParameter)
     }
 }
 
+#include "esp_sleep.h"
+#include "hal/touch_sensor_ll.h"
 void app_main(void)
 {
     if (que_touch == NULL) {
@@ -209,4 +211,11 @@ void app_main(void)
 
     // Start a task to show what pads have been touched
     xTaskCreate(&tp_example_read_task, "touch_pad_read_task", 4096, NULL, 5, NULL);
+
+    touch_ll_sleep_low_power(true);
+    while (1) {
+        esp_sleep_enable_timer_wakeup(100 * 1000);
+        esp_light_sleep_start();
+        vTaskDelay(pdMS_TO_TICKS(100));
+    }
 }

From 0f1eb82acd3d810493a184ce96e8d3c2256a759e Mon Sep 17 00:00:00 2001
From: Kang Zuoling <kangzuoling@espressif.com>
Date: Fri, 28 May 2021 17:42:38 +0800
Subject: [PATCH 096/665] add touch element deep sleep example and auto sleep
 example

---
 components/touch_element/touch_element.c      |  10 ++
 .../touch_element_sleep/main/CMakeLists.txt   |   2 -
 .../main/Kconfig.projbuild                    |  15 --
 .../CMakeLists.txt                            |   2 +-
 .../touch_elem_auto_sleep/main/CMakeLists.txt |   2 +
 .../main/Kconfig.projbuild                    |  17 +++
 .../main/example_main.c}                      |  66 ++++-----
 .../touch_elem_deep_sleep/CMakeLists.txt      |   8 ++
 .../touch_elem_deep_sleep/main/CMakeLists.txt |   2 +
 .../main/Kconfig.projbuild                    |  69 ++++++++++
 .../main/touch_elem_deep_sleep.c              | 130 ++++++++++++++++++
 11 files changed, 262 insertions(+), 61 deletions(-)
 delete mode 100644 examples/peripherals/touch_element/touch_element_sleep/main/CMakeLists.txt
 delete mode 100644 examples/peripherals/touch_element/touch_element_sleep/main/Kconfig.projbuild
 rename examples/peripherals/touch_element/touch_element_sleep/{ => touch_elem_auto_sleep}/CMakeLists.txt (91%)
 create mode 100644 examples/peripherals/touch_element/touch_element_sleep/touch_elem_auto_sleep/main/CMakeLists.txt
 create mode 100644 examples/peripherals/touch_element/touch_element_sleep/touch_elem_auto_sleep/main/Kconfig.projbuild
 rename examples/peripherals/touch_element/touch_element_sleep/{main/touch_element_sleep.c => touch_elem_auto_sleep/main/example_main.c} (67%)
 create mode 100644 examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/CMakeLists.txt
 create mode 100644 examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/main/CMakeLists.txt
 create mode 100644 examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/main/Kconfig.projbuild
 create mode 100644 examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/main/touch_elem_deep_sleep.c

diff --git a/components/touch_element/touch_element.c b/components/touch_element/touch_element.c
index 90c888ba1a..1409dd6aa9 100644
--- a/components/touch_element/touch_element.c
+++ b/components/touch_element/touch_element.c
@@ -380,7 +380,9 @@ static void te_intr_cb(void *arg)
         if (touch_trig_diff & 0x1) {
             if (touch_trig_status & BIT(pad_num)) {
                 if (s_te_obj->sleep_handle != NULL) {
+#ifdef CONFIG_PM_ENABLE
                     esp_pm_lock_acquire(s_te_obj->sleep_handle->pm_lock);
+#endif
                 }
                 te_intr_msg.channel_state = TE_STATE_PRESS;
                 te_intr_msg.intr_type = TE_INTR_PRESS;
@@ -444,7 +446,9 @@ static void te_proc_timer_cb(void *arg)
             te_object_update_state(te_intr_msg);
             if (te_intr_msg.intr_type == TE_INTR_RELEASE) {
                 if (s_te_obj->sleep_handle != NULL) {
+#ifdef CONFIG_PM_ENABLE
                     esp_pm_lock_release(s_te_obj->sleep_handle->pm_lock);
+#endif
                 }
             }
         } else if (te_intr_msg.intr_type == TE_INTR_SCAN_DONE) {
@@ -453,7 +457,9 @@ static void te_proc_timer_cb(void *arg)
                 te_object_set_threshold();  //TODO: add set threshold error processing
                 ESP_LOGD(TE_DEBUG_TAG, "Set threshold");
                 if (s_te_obj->sleep_handle != NULL) {
+#ifdef CONFIG_PM_ENABLE
                     esp_pm_lock_release(s_te_obj->sleep_handle->pm_lock);
+#endif
                 }
             }
             if (waterproof_check_state()) {
@@ -1009,10 +1015,12 @@ esp_err_t touch_element_sleep_install(touch_elem_sleep_config_t *sleep_config)
     s_te_obj->sleep_handle->non_volatile_threshold = threshold_shadow;
 #endif
 
+#ifdef CONFIG_PM_ENABLE
     ret = esp_pm_lock_create(ESP_PM_NO_LIGHT_SLEEP, 0, "touch_element", &s_te_obj->sleep_handle->pm_lock);
     TE_CHECK_GOTO(ret == ESP_OK, cleanup);
     ret = esp_pm_lock_acquire(s_te_obj->sleep_handle->pm_lock);
     TE_CHECK_GOTO(ret == ESP_OK, cleanup);
+#endif
     return ESP_OK;
 
 cleanup:
@@ -1030,10 +1038,12 @@ void touch_element_sleep_uninstall(void)
 {
     esp_err_t ret;
     if (s_te_obj->sleep_handle->pm_lock != NULL) {
+#ifdef CONFIG_PM_ENABLE
         ret = esp_pm_lock_delete(s_te_obj->sleep_handle->pm_lock);
         if (ret != ESP_OK) {
             abort();
         }
+#endif
     }
     if (s_te_obj->sleep_handle->wakeup_handle != NULL) {
         te_button_handle_t button_handle = s_te_obj->sleep_handle->wakeup_handle;
diff --git a/examples/peripherals/touch_element/touch_element_sleep/main/CMakeLists.txt b/examples/peripherals/touch_element/touch_element_sleep/main/CMakeLists.txt
deleted file mode 100644
index 5ad924d077..0000000000
--- a/examples/peripherals/touch_element/touch_element_sleep/main/CMakeLists.txt
+++ /dev/null
@@ -1,2 +0,0 @@
-idf_component_register(SRCS "touch_element_sleep.c"
-                    INCLUDE_DIRS ".")
diff --git a/examples/peripherals/touch_element/touch_element_sleep/main/Kconfig.projbuild b/examples/peripherals/touch_element/touch_element_sleep/main/Kconfig.projbuild
deleted file mode 100644
index 2518e7429a..0000000000
--- a/examples/peripherals/touch_element/touch_element_sleep/main/Kconfig.projbuild
+++ /dev/null
@@ -1,15 +0,0 @@
-menu "Example Configuration"
-
-    choice TOUCH_SENSOR_EXAMPLE_TYPE
-        bool "Select touch element dispatch method"
-        default TOUCH_ELEM_EVENT
-        help
-            Select touch element dispatch method (event task or callback) for this example.
-
-        config TOUCH_ELEM_EVENT
-            bool "Dispatch by event task"
-        config TOUCH_ELEM_CALLBACK
-            bool "Dispatch by callback"
-    endchoice
-
-endmenu
diff --git a/examples/peripherals/touch_element/touch_element_sleep/CMakeLists.txt b/examples/peripherals/touch_element/touch_element_sleep/touch_elem_auto_sleep/CMakeLists.txt
similarity index 91%
rename from examples/peripherals/touch_element/touch_element_sleep/CMakeLists.txt
rename to examples/peripherals/touch_element/touch_element_sleep/touch_elem_auto_sleep/CMakeLists.txt
index 1b4cd9e672..3c81ebef01 100644
--- a/examples/peripherals/touch_element/touch_element_sleep/CMakeLists.txt
+++ b/examples/peripherals/touch_element/touch_element_sleep/touch_elem_auto_sleep/CMakeLists.txt
@@ -5,4 +5,4 @@
 cmake_minimum_required(VERSION 3.5)
 
 include($ENV{IDF_PATH}/tools/cmake/project.cmake)
-project(touch_element_sleep)
+project(touch_elem_auto_sleep)
diff --git a/examples/peripherals/touch_element/touch_element_sleep/touch_elem_auto_sleep/main/CMakeLists.txt b/examples/peripherals/touch_element/touch_element_sleep/touch_elem_auto_sleep/main/CMakeLists.txt
new file mode 100644
index 0000000000..b5b2d66b77
--- /dev/null
+++ b/examples/peripherals/touch_element/touch_element_sleep/touch_elem_auto_sleep/main/CMakeLists.txt
@@ -0,0 +1,2 @@
+idf_component_register(SRCS "example_main.c"
+                    INCLUDE_DIRS ".")
diff --git a/examples/peripherals/touch_element/touch_element_sleep/touch_elem_auto_sleep/main/Kconfig.projbuild b/examples/peripherals/touch_element/touch_element_sleep/touch_elem_auto_sleep/main/Kconfig.projbuild
new file mode 100644
index 0000000000..c30707c9ab
--- /dev/null
+++ b/examples/peripherals/touch_element/touch_element_sleep/touch_elem_auto_sleep/main/Kconfig.projbuild
@@ -0,0 +1,17 @@
+menu "Example Configuration"
+
+    config TE_PM_ENABLE
+        bool "Touch Element power management"
+        default y
+
+    config TE_MAX_CPU_FREQ
+        int "Touch Element sleep DFS maximum cpu frequency"
+        depends on PM_DFS_INIT_AUTO
+        default ESP32S2_DEFAULT_CPU_FREQ_MHZ
+
+    config TE_MIN_CPU_FREQ
+        int "Touch Element sleep DFS minimum cpu frequency"
+        depends on PM_DFS_INIT_AUTO
+        default 10
+
+endmenu
diff --git a/examples/peripherals/touch_element/touch_element_sleep/main/touch_element_sleep.c b/examples/peripherals/touch_element/touch_element_sleep/touch_elem_auto_sleep/main/example_main.c
similarity index 67%
rename from examples/peripherals/touch_element/touch_element_sleep/main/touch_element_sleep.c
rename to examples/peripherals/touch_element/touch_element_sleep/touch_elem_auto_sleep/main/example_main.c
index d0777077b5..1e04204aca 100644
--- a/examples/peripherals/touch_element/touch_element_sleep/main/touch_element_sleep.c
+++ b/examples/peripherals/touch_element/touch_element_sleep/touch_elem_auto_sleep/main/example_main.c
@@ -14,14 +14,12 @@
 
 #include "freertos/FreeRTOS.h"
 #include "freertos/task.h"
-#include "touch_element/touch_button.h"
 #include "esp_log.h"
-#include "esp_sleep.h"
-#include "soc/soc.h"
-#include "soc/rtc_cntl_reg.h"
 #include "esp_pm.h"
+#include "touch_element/touch_button.h"
+
+static const char *TAG = "Touch elem auto sleep";
 
-static const char *TAG = "Touch Button Example";
 #define TOUCH_BUTTON_NUM     5
 
 /* Touch buttons handle */
@@ -45,7 +43,6 @@ static const float channel_sens_array[TOUCH_BUTTON_NUM] = {
     0.03F,
 };
 
-#ifdef CONFIG_TOUCH_ELEM_EVENT
 /* Button event handler task */
 static void button_handler_task(void *arg)
 {
@@ -68,34 +65,24 @@ static void button_handler_task(void *arg)
         }
     }
 }
-#elif CONFIG_TOUCH_ELEM_CALLBACK
-/* Button callback routine */
-static void button_handler(touch_button_handle_t out_handle, touch_button_message_t *out_message, void *arg)
-{
-    (void) out_handle; //Unused
-    if (out_message->event == TOUCH_BUTTON_EVT_ON_PRESS) {
-        ESP_LOGI(TAG, "Button[%d] Press", (uint32_t)arg);
-        if (out_handle == button_handle[0]) {
-//            esp_deep_sleep_start();
-        } else if (out_handle == button_handle[1]) {
-            esp_deep_sleep_start();
-        }
-    } else if (out_message->event == TOUCH_BUTTON_EVT_ON_RELEASE) {
-        ESP_LOGI(TAG, "Button[%d] Release", (uint32_t)arg);
-    } else if (out_message->event == TOUCH_BUTTON_EVT_ON_LONGPRESS) {
-        ESP_LOGI(TAG, "Button[%d] LongPress", (uint32_t)arg);
-    }
-}
-#endif
+
 
 void app_main(void)
 {
-//    esp_pm_config_esp32s2_t pm_config = {
-//        .max_freq_mhz = 160,
-//        .min_freq_mhz = 160,
-//        .light_sleep_enable = true
-//    };
-//    ESP_ERROR_CHECK( esp_pm_configure(&pm_config) );
+#ifdef CONFIG_PM_ENABLE  //System power management
+    esp_pm_config_esp32s2_t pm_config = {
+#ifdef CONFIG_PM_DFS_INIT_AUTO  //Power management dynamic frequency scaling
+        .max_freq_mhz = CONFIG_TE_MAX_CPU_FREQ,
+        .min_freq_mhz = CONFIG_TE_MIN_CPU_FREQ,
+#endif
+#ifdef CONFIG_FREERTOS_USE_TICKLESS_IDLE //FreeRTOS tickless
+        .light_sleep_enable = true
+#else
+        .light_sleep_enable = false
+#endif
+    };
+    ESP_ERROR_CHECK( esp_pm_configure(&pm_config));
+#endif
     /* Initialize Touch Element library */
     touch_elem_global_config_t global_config = TOUCH_ELEM_GLOBAL_DEFAULT_CONFIG();
     ESP_ERROR_CHECK(touch_element_install(&global_config));
@@ -114,30 +101,23 @@ void app_main(void)
         /* Subscribe touch button events (On Press, On Release, On LongPress) */
         ESP_ERROR_CHECK(touch_button_subscribe_event(button_handle[i], TOUCH_ELEM_EVENT_ON_PRESS | TOUCH_ELEM_EVENT_ON_RELEASE | TOUCH_ELEM_EVENT_ON_LONGPRESS,
                                                      (void *)channel_array[i]));
-#ifdef CONFIG_TOUCH_ELEM_EVENT
         /* Set EVENT as the dispatch method */
         ESP_ERROR_CHECK(touch_button_set_dispatch_method(button_handle[i], TOUCH_ELEM_DISP_EVENT));
-#elif CONFIG_TOUCH_ELEM_CALLBACK
-        /* Set EVENT as the dispatch method */
-        ESP_ERROR_CHECK(touch_button_set_dispatch_method(button_handle[i], TOUCH_ELEM_DISP_CALLBACK));
-        /* Register a handler function to handle event messages */
-        ESP_ERROR_CHECK(touch_button_set_callback(button_handle[i], button_handler));
-#endif
         /* Set LongPress event trigger threshold time */
         ESP_ERROR_CHECK(touch_button_set_longpress(button_handle[i], 1000));
     }
     ESP_LOGI(TAG, "Touch buttons created");
+
+#ifdef CONFIG_TE_PM_ENABLE
     touch_elem_sleep_config_t sleep_config = {
         .scan_time = global_config.hardware.sample_count,
         .sleep_time = global_config.hardware.sleep_cycle,
     };
     ESP_ERROR_CHECK(touch_element_sleep_install(&sleep_config));
-    ESP_ERROR_CHECK(touch_element_sleep_add_wakeup(button_handle[0]));
-    ESP_ERROR_CHECK(touch_element_sleep_config_wakeup_calibration(button_handle[0], true));
-    touch_pad_sleep_channel_t sleep_channel_info;
-    touch_pad_sleep_channel_get_info(&sleep_channel_info);
-    printf("----------%d\n", sleep_channel_info.touch_num);
+#endif
+
     touch_element_start();
     ESP_LOGI(TAG, "Touch element library start");
+    xTaskCreate(&button_handler_task, "button_handler_task", 4 * 1024, NULL, 5, NULL);
     vTaskDelay(pdMS_TO_TICKS(1000));
 }
diff --git a/examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/CMakeLists.txt b/examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/CMakeLists.txt
new file mode 100644
index 0000000000..3be0e36916
--- /dev/null
+++ b/examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/CMakeLists.txt
@@ -0,0 +1,8 @@
+# For more information about build system see
+# https://docs.espressif.com/projects/esp-idf/en/latest/api-guides/build-system.html
+# The following five lines of boilerplate have to be in your project's
+# CMakeLists in this exact order for cmake to work correctly
+cmake_minimum_required(VERSION 3.5)
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+project(touch_elem_deep_sleep)
diff --git a/examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/main/CMakeLists.txt b/examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/main/CMakeLists.txt
new file mode 100644
index 0000000000..d7a6bf5299
--- /dev/null
+++ b/examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/main/CMakeLists.txt
@@ -0,0 +1,2 @@
+idf_component_register(SRCS "touch_elem_deep_sleep.c"
+                    INCLUDE_DIRS ".")
diff --git a/examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/main/Kconfig.projbuild b/examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/main/Kconfig.projbuild
new file mode 100644
index 0000000000..c0558306d4
--- /dev/null
+++ b/examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/main/Kconfig.projbuild
@@ -0,0 +1,69 @@
+menu "Example Configuration"
+
+    choice
+
+        prompt "Select a button as Deep Sleep wakeup source"
+        default TE_WAKEUP_USE_BUTTON_1
+
+        config TE_WAKEUP_USE_BUTTON_1
+            bool "Button 1"
+
+        config TE_WAKEUP_USE_BUTTON_2
+            bool "Button 2"
+
+        config TE_WAKEUP_USE_BUTTON_3
+            bool "Button 3"
+
+        config TE_WAKEUP_USE_BUTTON_4
+            bool "Button 4"
+
+        config TE_WAKEUP_USE_BUTTON_5
+            bool "Button 5"
+
+    endchoice
+
+    config TE_WAKEUP_BUTTON_INDEX
+        int
+        default 0 if TE_WAKEUP_USE_BUTTON_1
+        default 1 if TE_WAKEUP_USE_BUTTON_2
+        default 2 if TE_WAKEUP_USE_BUTTON_3
+        default 3 if TE_WAKEUP_USE_BUTTON_4
+        default 4 if TE_WAKEUP_USE_BUTTON_5
+
+    choice
+
+        prompt "Select a button as Deep Sleep entry"
+        default TE_ENTRY_USE_BUTTON_1
+
+        config TE_ENTRY_USE_BUTTON_1
+            bool "Button 1"
+
+        config TE_ENTRY_USE_BUTTON_2
+            bool "Button 2"
+
+        config TE_ENTRY_USE_BUTTON_3
+            bool "Button 3"
+
+        config TE_ENTRY_USE_BUTTON_4
+            bool "Button 4"
+
+        config TE_ENTRY_USE_BUTTON_5
+            bool "Button 5"
+
+    endchoice
+
+    config TE_ENTRY_BUTTON_INDEX
+        int
+        default 0 if TE_ENTRY_USE_BUTTON_1
+        default 1 if TE_ENTRY_USE_BUTTON_2
+        default 2 if TE_ENTRY_USE_BUTTON_3
+        default 3 if TE_ENTRY_USE_BUTTON_4
+        default 4 if TE_ENTRY_USE_BUTTON_5
+
+    config TE_SKIP_CALIBRATION
+        bool "Touch Element skip wakeup calibration"
+        depends on TE_SKIP_DSLEEP_WAKEUP_CALIBRATION
+        default y
+
+
+endmenu
diff --git a/examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/main/touch_elem_deep_sleep.c b/examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/main/touch_elem_deep_sleep.c
new file mode 100644
index 0000000000..714f1c7c4e
--- /dev/null
+++ b/examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/main/touch_elem_deep_sleep.c
@@ -0,0 +1,130 @@
+/* Touch Sensor - Example
+
+   For other examples please check:
+   https://github.com/espressif/esp-idf/tree/master/examples
+
+   See README.md file to get detailed usage of this example.
+
+   This example code is in the Public Domain (or CC0 licensed, at your option.)
+
+   Unless required by applicable law or agreed to in writing, this
+   software is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+   CONDITIONS OF ANY KIND, either express or implied.
+*/
+
+#include "freertos/FreeRTOS.h"
+#include "freertos/task.h"
+#include "esp_log.h"
+#include "esp_sleep.h"
+#include "touch_element/touch_button.h"
+
+static const char *TAG = "Touch Button Example";
+
+#define TOUCH_BUTTON_NUM     5
+
+/* Touch buttons handle */
+static touch_button_handle_t button_handle[TOUCH_BUTTON_NUM];
+static touch_button_handle_t wakeup_button_handle = NULL;
+static touch_button_handle_t entry_button_handle = NULL;
+
+
+/* Touch buttons channel array */
+static const touch_pad_t channel_array[TOUCH_BUTTON_NUM] = {
+    TOUCH_PAD_NUM1,
+    TOUCH_PAD_NUM2,
+    TOUCH_PAD_NUM3,
+    TOUCH_PAD_NUM4,
+    TOUCH_PAD_NUM5,
+};
+
+/* Touch buttons channel sensitivity array */
+static const float channel_sens_array[TOUCH_BUTTON_NUM] = {
+    0.03F,
+    0.03F,
+    0.03F,
+    0.03F,
+    0.03F,
+};
+
+/* Button event handler task */
+static void button_handler_task(void *arg)
+{
+    (void) arg; //Unused
+    touch_elem_message_t element_message;
+    while (1) {
+        /* Waiting for touch element messages */
+        touch_element_message_receive(&element_message, portMAX_DELAY);
+        if (element_message.element_type != TOUCH_ELEM_TYPE_BUTTON) {
+            continue;
+        }
+        /* Decode message */
+        const touch_button_message_t *button_message = touch_button_get_message(&element_message);
+
+        if (element_message.handle == entry_button_handle) {
+            if (button_message->event == TOUCH_BUTTON_EVT_ON_PRESS) {
+                ESP_LOGI(TAG, "Entering Deep sleep ...");
+                fflush(stdout);
+                esp_deep_sleep_start();
+            }
+        }
+
+        if (button_message->event == TOUCH_BUTTON_EVT_ON_PRESS) {
+            ESP_LOGI(TAG, "Button[%d] Press", (uint32_t)element_message.arg);
+        } else if (button_message->event == TOUCH_BUTTON_EVT_ON_RELEASE) {
+            ESP_LOGI(TAG, "Button[%d] Release", (uint32_t)element_message.arg);
+        } else if (button_message->event == TOUCH_BUTTON_EVT_ON_LONGPRESS) {
+            ESP_LOGI(TAG, "Button[%d] LongPress", (uint32_t)element_message.arg);
+        }
+    }
+}
+
+void app_main(void)
+{
+    esp_sleep_wakeup_cause_t wakeup_ret = esp_sleep_get_wakeup_cause();
+    printf("------%d\n", wakeup_ret);
+    /* Initialize Touch Element library */
+    touch_elem_global_config_t global_config = TOUCH_ELEM_GLOBAL_DEFAULT_CONFIG();
+    ESP_ERROR_CHECK(touch_element_install(&global_config));
+    ESP_LOGI(TAG, "Touch element library installed");
+
+    touch_button_global_config_t button_global_config = TOUCH_BUTTON_GLOBAL_DEFAULT_CONFIG();
+    ESP_ERROR_CHECK(touch_button_install(&button_global_config));
+    ESP_LOGI(TAG, "Touch button installed");
+    for (int i = 0; i < TOUCH_BUTTON_NUM; i++) {
+        touch_button_config_t button_config = {
+            .channel_num = channel_array[i],
+            .channel_sens = channel_sens_array[i]
+        };
+        /* Create Touch buttons */
+        ESP_ERROR_CHECK(touch_button_create(&button_config, &button_handle[i]));
+        /* Subscribe touch button events (On Press, On Release, On LongPress) */
+        if (i == CONFIG_TE_WAKEUP_BUTTON_INDEX || i == CONFIG_TE_ENTRY_BUTTON_INDEX) {
+            continue;
+        } else {
+            ESP_ERROR_CHECK(touch_button_subscribe_event(button_handle[i], TOUCH_ELEM_EVENT_ON_PRESS | TOUCH_ELEM_EVENT_ON_RELEASE, (void *)channel_array[i]));
+        }
+
+        /* Set EVENT as the dispatch method */
+        ESP_ERROR_CHECK(touch_button_set_dispatch_method(button_handle[i], TOUCH_ELEM_DISP_EVENT));
+    }
+    wakeup_button_handle = button_handle[CONFIG_TE_WAKEUP_BUTTON_INDEX];
+    entry_button_handle = button_handle[CONFIG_TE_ENTRY_BUTTON_INDEX];
+    ESP_ERROR_CHECK(touch_button_subscribe_event(entry_button_handle, TOUCH_ELEM_EVENT_ON_PRESS, (void *)channel_array[CONFIG_TE_ENTRY_BUTTON_INDEX]));
+    ESP_ERROR_CHECK(touch_button_set_dispatch_method(entry_button_handle, TOUCH_ELEM_DISP_EVENT));
+    ESP_LOGI(TAG, "Touch buttons created");
+
+    touch_elem_sleep_config_t sleep_config = {
+        .scan_time = global_config.hardware.sample_count,
+        .sleep_time = global_config.hardware.sleep_cycle,
+    };
+    ESP_ERROR_CHECK(touch_element_sleep_install(&sleep_config));
+    ESP_ERROR_CHECK(touch_element_sleep_add_wakeup(wakeup_button_handle));
+#ifdef CONFIG_TE_SKIP_CALIBRATION
+    ESP_ERROR_CHECK(touch_element_sleep_config_wakeup_calibration(wakeup_button_handle, true));
+#endif
+
+    touch_element_start();
+    ESP_LOGI(TAG, "Touch element library start");
+    xTaskCreate(&button_handler_task, "button_handler_task", 4 * 1024, NULL, 5, NULL);
+    ESP_LOGI(TAG, "Press Button[%d] to enter sleep and press Button[%d] to wakeup system", channel_array[CONFIG_TE_ENTRY_BUTTON_INDEX], channel_array[CONFIG_TE_WAKEUP_BUTTON_INDEX]);
+}

From 62ab4456a86f1d2637f8e154b89ca015be684b61 Mon Sep 17 00:00:00 2001
From: laokaiyao <laokaiyao@espressif.com>
Date: Fri, 26 Nov 2021 18:09:24 +0800
Subject: [PATCH 097/665] touch_sleep: complete the support for touch sleep

---
 components/esp_hw_support/sleep_modes.c       |   1 +
 .../hal/esp32/include/hal/rtc_cntl_ll.h       |   5 +
 .../hal/esp32s2/include/hal/rtc_cntl_ll.h     |   5 +
 .../hal/esp32s3/include/hal/rtc_cntl_ll.h     |   5 +
 components/soc/esp32s2/include/soc/soc_caps.h |   2 +-
 components/touch_element/Kconfig              |  10 -
 .../include/touch_element/touch_element.h     |  88 ++++++-
 .../touch_element/touch_element_private.h     |  25 +-
 components/touch_element/touch_button.c       |  26 +-
 components/touch_element/touch_element.c      | 249 ++++++++----------
 components/touch_element/touch_matrix.c       |  29 +-
 components/touch_element/touch_slider.c       |  29 +-
 .../peripherals/touch_element.rst             |  28 ++
 .../touch_elem_auto_sleep/CMakeLists.txt      |   8 -
 .../touch_elem_auto_sleep/main/CMakeLists.txt |   2 -
 .../main/Kconfig.projbuild                    |  17 --
 .../touch_elem_deep_sleep/CMakeLists.txt      |   8 -
 .../touch_elem_deep_sleep/main/CMakeLists.txt |   2 -
 .../main/Kconfig.projbuild                    |  69 -----
 .../main/touch_elem_deep_sleep.c              | 130 ---------
 .../main/tp_interrupt_main.c                  |   9 -
 examples/system/light_sleep/README.md         |  13 +
 .../system/light_sleep/main/CMakeLists.txt    |   6 +
 .../light_sleep/main/light_sleep_example.h    |   4 +
 .../main/light_sleep_example_main.c           |   9 +
 .../light_sleep/main/touch_wakeup.c}          |  76 ++----
 26 files changed, 314 insertions(+), 541 deletions(-)
 delete mode 100644 components/touch_element/Kconfig
 delete mode 100644 examples/peripherals/touch_element/touch_element_sleep/touch_elem_auto_sleep/CMakeLists.txt
 delete mode 100644 examples/peripherals/touch_element/touch_element_sleep/touch_elem_auto_sleep/main/CMakeLists.txt
 delete mode 100644 examples/peripherals/touch_element/touch_element_sleep/touch_elem_auto_sleep/main/Kconfig.projbuild
 delete mode 100644 examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/CMakeLists.txt
 delete mode 100644 examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/main/CMakeLists.txt
 delete mode 100644 examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/main/Kconfig.projbuild
 delete mode 100644 examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/main/touch_elem_deep_sleep.c
 rename examples/{peripherals/touch_element/touch_element_sleep/touch_elem_auto_sleep/main/example_main.c => system/light_sleep/main/touch_wakeup.c} (58%)

diff --git a/components/esp_hw_support/sleep_modes.c b/components/esp_hw_support/sleep_modes.c
index 154b9bb649..16b886e3be 100644
--- a/components/esp_hw_support/sleep_modes.c
+++ b/components/esp_hw_support/sleep_modes.c
@@ -23,6 +23,7 @@
 #include "soc/soc_caps.h"
 #include "driver/rtc_io.h"
 #include "hal/rtc_io_hal.h"
+#include "hal/rtc_cntl_ll.h"
 
 #include "driver/uart.h"
 
diff --git a/components/hal/esp32/include/hal/rtc_cntl_ll.h b/components/hal/esp32/include/hal/rtc_cntl_ll.h
index 31caf551bf..19c12f69af 100644
--- a/components/hal/esp32/include/hal/rtc_cntl_ll.h
+++ b/components/hal/esp32/include/hal/rtc_cntl_ll.h
@@ -47,6 +47,11 @@ static inline void rtc_cntl_ll_ulp_int_clear(void)
     REG_SET_BIT(RTC_CNTL_INT_CLR_REG, RTC_CNTL_SAR_INT_CLR);
 }
 
+static inline void rtc_cntl_ll_timer2_set_touch_wait_cycle(uint32_t wait_cycle)
+{
+    REG_SET_FIELD(RTC_CNTL_TIMER2_REG, RTC_CNTL_ULPCP_TOUCH_START_WAIT, wait_cycle);
+}
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/hal/esp32s2/include/hal/rtc_cntl_ll.h b/components/hal/esp32s2/include/hal/rtc_cntl_ll.h
index ffba472c47..d70b997482 100644
--- a/components/hal/esp32s2/include/hal/rtc_cntl_ll.h
+++ b/components/hal/esp32s2/include/hal/rtc_cntl_ll.h
@@ -47,6 +47,11 @@ static inline void rtc_cntl_ll_ulp_int_clear(void)
     REG_SET_BIT(RTC_CNTL_INT_CLR_REG, RTC_CNTL_COCPU_TRAP_INT_CLR);
 }
 
+static inline void rtc_cntl_ll_timer2_set_touch_wait_cycle(uint32_t wait_cycle)
+{
+    REG_SET_FIELD(RTC_CNTL_TIMER2_REG, RTC_CNTL_ULPCP_TOUCH_START_WAIT, wait_cycle);
+}
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/hal/esp32s3/include/hal/rtc_cntl_ll.h b/components/hal/esp32s3/include/hal/rtc_cntl_ll.h
index 3dfa5e3e71..bdf20068cb 100644
--- a/components/hal/esp32s3/include/hal/rtc_cntl_ll.h
+++ b/components/hal/esp32s3/include/hal/rtc_cntl_ll.h
@@ -127,6 +127,11 @@ static inline void rtc_cntl_ll_ulp_int_clear(void)
     REG_SET_BIT(RTC_CNTL_INT_CLR_REG, RTC_CNTL_COCPU_TRAP_INT_CLR);
 }
 
+static inline void rtc_cntl_ll_timer2_set_touch_wait_cycle(uint32_t wait_cycle)
+{
+    REG_SET_FIELD(RTC_CNTL_TIMER2_REG, RTC_CNTL_ULPCP_TOUCH_START_WAIT, wait_cycle);
+}
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/soc/esp32s2/include/soc/soc_caps.h b/components/soc/esp32s2/include/soc/soc_caps.h
index 5bdc088149..36509a74f9 100644
--- a/components/soc/esp32s2/include/soc/soc_caps.h
+++ b/components/soc/esp32s2/include/soc/soc_caps.h
@@ -292,7 +292,7 @@
 /*-------------------------- TOUCH SENSOR CAPS -------------------------------*/
 #define SOC_TOUCH_VERSION_2                 (1)     /*!<Hardware version of touch sensor */
 #define SOC_TOUCH_SENSOR_NUM                (15)    /*!<15 Touch channels */
-#define SOC_TOUCH_PROXIMITY_CHANNEL_NUM     (3)     /* Sopport touch proximity channel number. */
+#define SOC_TOUCH_PROXIMITY_CHANNEL_NUM     (3)     /*!<Support touch proximity channel number. */
 
 #define SOC_TOUCH_PAD_THRESHOLD_MAX         (0x1FFFFF)  /*!<If set touch threshold max value, The touch sensor can't be in touched status */
 #define SOC_TOUCH_PAD_MEASURE_WAIT_MAX      (0xFF)  /*!<The timer frequency is 8Mhz, the max value is 0xff */
diff --git a/components/touch_element/Kconfig b/components/touch_element/Kconfig
deleted file mode 100644
index 3aafd12e64..0000000000
--- a/components/touch_element/Kconfig
+++ /dev/null
@@ -1,10 +0,0 @@
-menu "Touch Element"
-
-    config TE_SKIP_DSLEEP_WAKEUP_CALIBRATION
-        bool "Enable skip deep sleep wakeup calibration"
-        default n
-        help
-            This option allows to store all Touch Sensor channels' threshold into RTC Fast Memory. So that Touch Sensor
-            threshold will only be configured once after Power-on Reset.
-
-endmenu
\ No newline at end of file
diff --git a/components/touch_element/include/touch_element/touch_element.h b/components/touch_element/include/touch_element/touch_element.h
index c172d853b7..902c23e94b 100644
--- a/components/touch_element/include/touch_element/touch_element.h
+++ b/components/touch_element/include/touch_element/touch_element.h
@@ -94,6 +94,14 @@ typedef struct {
     touch_pad_t guard_channel;     //!< Waterproof Guard-Sensor channel number (index)
     float guard_sensitivity;       //!< Waterproof Guard-Sensor sensitivity
 } touch_elem_waterproof_config_t;
+
+/**
+ * @brief   Touch element sleep configuration passed to touch_element_enable_light_sleep or touch_element_enable_deep_sleep
+*/
+typedef struct {
+    uint16_t sample_count;                     //!< scan times in every measurement, normally equal to the 'sample_count' field in 'touch_elem_hw_config_t'.
+    uint16_t sleep_cycle;                    //!< sleep_cycle decide the interval between two measurements， t_sleep = sleep_cycle / (RTC_SLOW_CLK frequency), normally equal to the 'sleep_cycle' field in 'touch_elem_hw_config_t'.
+} touch_elem_sleep_config_t;
 /* ------------------------------------------------------------------------------------------------------------------ */
 typedef void *touch_elem_handle_t;        //!< Touch element handle type
 typedef uint32_t touch_elem_event_t;      //!< Touch element event type
@@ -256,20 +264,74 @@ esp_err_t touch_element_waterproof_add(touch_elem_handle_t element_handle);
  */
 esp_err_t touch_element_waterproof_remove(touch_elem_handle_t element_handle);
 
-typedef struct {
-    uint16_t scan_time;
-    uint16_t sleep_time;
-} touch_elem_sleep_config_t;
+/**
+ * @brief   Touch element light sleep initialization
+ *
+ * @note    It should be called after touch button element installed.
+ *          Any of installed touch element can wake up from the light sleep
+ *
+ * @param[in] sleep_config Sleep configurations, set NULL to use default config
+ * @return
+ *      - ESP_OK: Successfully initialized touch sleep
+ *      - ESP_ERR_INVALID_STATE: Touch element is not installed or touch sleep has been installed
+ *      - ESP_ERR_INVALID_ARG: inputed argument is NULL
+ *      - ESP_ERR_NO_MEM: no memory for touch sleep struct
+ *      - ESP_ERR_NOT_SUPPORTED: inputed wakeup_elem_handle is not touch_button_handle_t type, currently only touch_button_handle_t supported
+ */
+esp_err_t touch_element_enable_light_sleep(const touch_elem_sleep_config_t *sleep_config);
 
-esp_err_t touch_element_sleep_install(touch_elem_sleep_config_t *sleep_config);
-void touch_element_sleep_uninstall(void);
-esp_err_t touch_element_sleep_add_wakeup(touch_elem_handle_t element_handle);
-esp_err_t touch_element_sleep_remove_wakeup(touch_elem_handle_t element_handle);
-esp_err_t touch_element_sleep_add_wakeup_channel(touch_pad_t wakeup_channel);
-esp_err_t touch_element_sleep_remove_wakeup_channel(touch_pad_t wakeup_channel);
-#ifdef CONFIG_TE_SKIP_DSLEEP_WAKEUP_CALIBRATION
-esp_err_t touch_element_sleep_config_wakeup_calibration(touch_elem_handle_t element_handle, bool en);
-#endif
+/**
+ * @brief   Release the resources that allocated by touch_element_enable_deep_sleep()
+ *
+ * This function will also disable the touch sensor to wake up the device
+ *
+ * @return
+ *      - ESP_OK: uninstall success
+ *      - ESP_ERR_INVALID_STATE: touch sleep has not been installed
+ */
+esp_err_t touch_element_disable_light_sleep(void);
+
+/**
+ * @brief   Touch element deep sleep initialization
+ *
+ * This function will enable the device wake-up from deep sleep or light sleep by touch sensor
+ *
+ * @note    It should be called after touch button element installed.
+ *          Only one touch button can be registered as the deep sleep wake-up button
+ *
+ * @param[in] wakeup_elem_handle    Touch element instance handle for waking up the device, only support button element
+ * @param[in] sleep_config          Sleep configurations, set NULL to use default config
+ *
+ * @return
+ *      - ESP_OK: Successfully initialized touch sleep
+ *      - ESP_ERR_INVALID_STATE: Touch element is not installed or touch sleep has been installed
+ *      - ESP_ERR_INVALID_ARG: inputed argument is NULL
+ *      - ESP_ERR_NO_MEM: no memory for touch sleep struct
+ *      - ESP_ERR_NOT_SUPPORTED: inputed wakeup_elem_handle is not touch_button_handle_t type, currently only touch_button_handle_t supported
+ */
+esp_err_t touch_element_enable_deep_sleep(touch_elem_handle_t wakeup_elem_handle, const touch_elem_sleep_config_t *sleep_config);
+
+/**
+ * @brief   Release the resources that allocated by touch_element_enable_deep_sleep()
+ *
+ * This function will also disable the touch sensor to wake up the device
+ *
+ * @return
+ *      - ESP_OK: uninstall success
+ *      - ESP_ERR_INVALID_STATE: touch sleep has not been installed
+ */
+esp_err_t touch_element_disable_deep_sleep(void);
+
+/**
+ * @brief   Touch element wake up calibrations
+ *
+ * This function will also disable the touch sensor to wake up the device
+ *
+ * @return
+ *      - ESP_OK: uninstall success
+ *      - ESP_ERR_INVALID_STATE: touch sleep has not been installed
+ */
+esp_err_t touch_element_sleep_enable_wakeup_calibration(touch_elem_handle_t element_handle, bool en);
 
 #ifdef __cplusplus
 }
diff --git a/components/touch_element/include/touch_element/touch_element_private.h b/components/touch_element/include/touch_element/touch_element_private.h
index fb287d33a1..fe09bb31f4 100644
--- a/components/touch_element/include/touch_element/touch_element_private.h
+++ b/components/touch_element/include/touch_element/touch_element_private.h
@@ -1,5 +1,5 @@
 /*
- * SPDX-FileCopyrightText: 2016-2022 Espressif Systems (Shanghai) CO LTD
+ * SPDX-FileCopyrightText: 2016-2021 Espressif Systems (Shanghai) CO LTD
  *
  * SPDX-License-Identifier: Apache-2.0
  */
@@ -56,9 +56,7 @@ typedef struct {
     touch_pad_t channel;          //!< Touch channel number(index)
     te_dev_type_t type;           //!< Touch channel type  TODO: need to refactor as te_class_type_t
     te_dev_state_t state;         //!< Touch channel current state
-#ifdef  CONFIG_TE_SKIP_DSLEEP_WAKEUP_CALIBRATION
     bool is_use_last_threshold;
-#endif
 } te_dev_t;
 
 typedef enum {
@@ -74,7 +72,6 @@ typedef struct  {
     esp_err_t (*set_threshold) (void);
     void (*process_state) (void);
     void (*update_state) (touch_pad_t, te_state_t);
-    touch_elem_handle_t (*search_channel_handle) (touch_pad_t);
 } te_object_methods_t;
 
 /* -------------------------------------------- Waterproof basic type --------------------------------------------- */
@@ -88,10 +85,10 @@ typedef struct te_waterproof_s* te_waterproof_handle_t;
 /* -------------------------------------------- Sleep basic type --------------------------------------------- */
 struct te_sleep_s {
     touch_elem_handle_t wakeup_handle;
+#ifdef CONFIG_PM_ENABLE
     esp_pm_lock_handle_t pm_lock;
-#ifdef  CONFIG_TE_SKIP_DSLEEP_WAKEUP_CALIBRATION
-    uint32_t *non_volatile_threshold;
 #endif
+    uint32_t *non_volatile_threshold;
 };
 
 typedef struct te_sleep_s* te_sleep_handle_t;
@@ -187,17 +184,15 @@ void te_object_method_unregister(te_class_type_t object_type);
 bool te_object_check_channel(const touch_pad_t *channel_array, uint8_t channel_sum);
 bool waterproof_check_mask_handle(touch_elem_handle_t te_handle);
 bool te_is_touch_dsleep_wakeup(void);
-inline touch_pad_t te_get_sleep_channel(void);
+touch_pad_t te_get_sleep_channel(void);
 
-bool button_object_handle_check(touch_elem_handle_t element_handle);
-bool slider_object_handle_check(touch_elem_handle_t element_handle);
-bool matrix_object_handle_check(touch_elem_handle_t element_handle);
+bool is_button_object_handle(touch_elem_handle_t element_handle);
+bool is_slider_object_handle(touch_elem_handle_t element_handle);
+bool is_matrix_object_handle(touch_elem_handle_t element_handle);
 
-#ifdef CONFIG_TE_SKIP_DSLEEP_WAKEUP_CALIBRATION
-void button_config_wakeup_calibration(te_button_handle_t button_handle, bool en);
-void slider_config_wakeup_calibration(te_slider_handle_t slider_handle, bool en);
-void matrix_config_wakeup_calibration(te_matrix_handle_t matrix_handle, bool en);
-#endif
+void button_enable_wakeup_calibration(te_button_handle_t button_handle, bool en);
+void slider_enable_wakeup_calibration(te_slider_handle_t slider_handle, bool en);
+void matrix_enable_wakeup_calibration(te_matrix_handle_t matrix_handle, bool en);
 /* ------------------------------------------------------------------------------------------------------------------ */
 
 #ifdef __cplusplus
diff --git a/components/touch_element/touch_button.c b/components/touch_element/touch_button.c
index cf775435bd..6c0dd3680f 100644
--- a/components/touch_element/touch_button.c
+++ b/components/touch_element/touch_button.c
@@ -1,5 +1,5 @@
 /*
- * SPDX-FileCopyrightText: 2016-2022 Espressif Systems (Shanghai) CO LTD
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
  *
  * SPDX-License-Identifier: Apache-2.0
  */
@@ -40,7 +40,6 @@ static bool button_object_check_channel(touch_pad_t channel_num);
 static esp_err_t button_object_set_threshold(void);
 static void button_object_process_state(void);
 static void button_object_update_state(touch_pad_t channel_num, te_state_t channel_state);
-static te_button_handle_t button_object_search_channel_handle(touch_pad_t channel_num);
 /* ------------------------------------------------------------------------------------------------------------------ */
 
 esp_err_t touch_button_install(const touch_button_global_config_t *global_config)
@@ -269,21 +268,6 @@ static void button_object_update_state(touch_pad_t channel_num, te_state_t chann
     }
 }
 
-static te_button_handle_t button_object_search_channel_handle(touch_pad_t channel_num)
-{
-    te_button_handle_list_t *item;
-    te_button_handle_t button_handle = NULL;
-    SLIST_FOREACH(item, &s_te_btn_obj->handle_list, next) {
-        touch_pad_t button_channel = item->button_handle->device->channel;
-        if (channel_num == button_channel) {
-            button_handle = item->button_handle;
-            break;
-        }
-    }
-
-    return button_handle;
-}
-
 static esp_err_t button_object_add_instance(te_button_handle_t button_handle)
 {
     te_button_handle_list_t *item = (te_button_handle_list_t *)calloc(1, sizeof(te_button_handle_list_t));
@@ -312,7 +296,7 @@ static esp_err_t button_object_remove_instance(te_button_handle_t button_handle)
     return ret;
 }
 
-bool button_object_handle_check(touch_elem_handle_t element_handle)
+bool is_button_object_handle(touch_elem_handle_t element_handle)
 {
     te_button_handle_list_t *item;
     xSemaphoreTake(s_te_btn_obj->mutex, portMAX_DELAY);
@@ -376,12 +360,10 @@ static inline void button_dispatch(te_button_handle_t button_handle, touch_elem_
     }
 }
 
-#ifdef CONFIG_TE_SKIP_DSLEEP_WAKEUP_CALIBRATION
-void button_config_wakeup_calibration(te_button_handle_t button_handle, bool en)
+void button_enable_wakeup_calibration(te_button_handle_t button_handle, bool en)
 {
-    button_handle->device->is_use_last_threshold = en;
+    button_handle->device->is_use_last_threshold = !en;
 }
-#endif
 
 /**
  * @brief Button process
diff --git a/components/touch_element/touch_element.c b/components/touch_element/touch_element.c
index 1409dd6aa9..d8d656e858 100644
--- a/components/touch_element/touch_element.c
+++ b/components/touch_element/touch_element.c
@@ -11,11 +11,11 @@
 #include "freertos/queue.h"
 #include "esp_sleep.h"
 #include "esp_timer.h"
-#include "esp_log.h"
+#include "esp_check.h"
 #include "hal/touch_sensor_hal.h"  //TODO: remove hal
 #include "touch_element/touch_element_private.h"
 
-#include "esp32s2/rom/rtc.h"
+#include "esp_rom_sys.h"
 
 
 #define TE_CLASS_ITEM(cls, cls_type, cls_item)  ((&((cls)[cls_type]))->cls_item)
@@ -98,14 +98,10 @@ typedef struct {
     SemaphoreHandle_t mutex;                                //Global resource mutex
     bool is_set_threshold;                                  //Threshold configuration state bit
     uint32_t denoise_channel_raw;                           //De-noise channel(TO) raw signal
-//    touch_elem_sleep_config_t *sleep_config;
-//    esp_pm_lock_handle_t pm_lock_handle;
 } te_obj_t;
 
 static te_obj_t *s_te_obj = NULL;
-#ifdef  CONFIG_TE_SKIP_DSLEEP_WAKEUP_CALIBRATION
 RTC_FAST_ATTR uint32_t threshold_shadow[TOUCH_PAD_MAX - 1] = {0};
-#endif
 
 /**
  * Internal de-noise channel(Touch channel 0) equivalent capacitance table, depends on hardware design
@@ -338,15 +334,15 @@ uint32_t te_get_threshold(touch_pad_t channel_num)
 
 bool te_is_touch_dsleep_wakeup(void)
 {
-    RESET_REASON rtc_reset_reason = rtc_get_reset_reason(0);
-    if (rtc_reset_reason != DEEPSLEEP_RESET) {
+    soc_reset_reason_t reset_reason = esp_rom_get_reset_reason(0);
+    if (reset_reason != RESET_REASON_CORE_DEEP_SLEEP) {
         return false;
     }
     esp_sleep_wakeup_cause_t wakeup_reason = esp_sleep_get_wakeup_cause();
     return wakeup_reason == ESP_SLEEP_WAKEUP_TOUCHPAD;
 }
 
-inline touch_pad_t te_get_sleep_channel(void)
+touch_pad_t te_get_sleep_channel(void)
 {
     touch_pad_sleep_channel_t sleep_channel_info;
     touch_pad_sleep_channel_get_info(&sleep_channel_info);
@@ -413,8 +409,6 @@ static void te_intr_cb(void *arg)
         }
         /*< De-noise channel signal must be read at the time between SCAN_DONE and next measurement beginning(sleep)!!! */
         touch_pad_denoise_read_data(&s_te_obj->denoise_channel_raw); //Update de-noise signal
-    } else {
-//        te_intr_msg.intr_type = TE_INTR_MAX;  // Unknown Exception
     }
     if (need_send_queue) {
         xQueueSendFromISR(s_te_obj->intr_msg_queue, &te_intr_msg, &task_awoken);
@@ -444,12 +438,10 @@ static void te_proc_timer_cb(void *arg)
     if (ret == pdPASS) {
         if (te_intr_msg.intr_type == TE_INTR_PRESS || te_intr_msg.intr_type == TE_INTR_RELEASE) {
             te_object_update_state(te_intr_msg);
-            if (te_intr_msg.intr_type == TE_INTR_RELEASE) {
-                if (s_te_obj->sleep_handle != NULL) {
+            if ((s_te_obj->sleep_handle != NULL) && (te_intr_msg.intr_type == TE_INTR_RELEASE)) {
 #ifdef CONFIG_PM_ENABLE
-                    esp_pm_lock_release(s_te_obj->sleep_handle->pm_lock);
+                esp_pm_lock_release(s_te_obj->sleep_handle->pm_lock);
 #endif
-                }
             }
         } else if (te_intr_msg.intr_type == TE_INTR_SCAN_DONE) {
             if (s_te_obj->is_set_threshold != true) {
@@ -571,9 +563,7 @@ esp_err_t te_dev_init(te_dev_t **device, uint8_t device_num, te_dev_type_t type,
         device[idx]->sens = sens[idx] * divider;
         device[idx]->type = type;
         device[idx]->state = TE_STATE_IDLE;
-#ifdef CONFIG_TE_SKIP_DSLEEP_WAKEUP_CALIBRATION
         device[idx]->is_use_last_threshold = false;
-#endif
         esp_err_t ret = touch_pad_config(device[idx]->channel);
         TE_CHECK(ret == ESP_OK, ret);
     }
@@ -587,7 +577,7 @@ void te_dev_deinit(te_dev_t **device, uint8_t device_num)
     }
 }
 
-esp_err_t te_config_thresh(touch_pad_t channel_num, uint32_t threshold)
+static esp_err_t te_config_thresh(touch_pad_t channel_num, uint32_t threshold)
 {
     esp_err_t ret;
     touch_pad_sleep_channel_t sleep_channel_info;
@@ -604,15 +594,9 @@ esp_err_t te_dev_set_threshold(te_dev_t *device)
 {
     esp_err_t ret = ESP_OK;
     uint32_t smo_val = 0;
-#ifdef CONFIG_TE_SKIP_DSLEEP_WAKEUP_CALIBRATION
-    if (s_te_obj->sleep_handle == NULL) {
-        ESP_LOGE(TE_TAG, "Touch Element sleep is not installed");
-        return ESP_ERR_INVALID_STATE;
-    }
-    if (device->is_use_last_threshold) {
+
+    if (s_te_obj->sleep_handle && device->is_use_last_threshold) {
         if (te_is_touch_dsleep_wakeup()) {  //Deep sleep wakeup reset
-            touch_pad_t sleep_channel = te_get_sleep_channel();
-            ets_printf("----config rtc %ld   %ld\n", s_te_obj->sleep_handle->non_volatile_threshold[device->channel - 1], sleep_channel);
             ret = te_config_thresh(device->channel, s_te_obj->sleep_handle->non_volatile_threshold[device->channel - 1]);
         } else {  //Other reset
             smo_val = te_read_smooth_signal(device->channel);
@@ -624,11 +608,6 @@ esp_err_t te_dev_set_threshold(te_dev_t *device)
         smo_val = te_read_smooth_signal(device->channel);
         ret = te_config_thresh(device->channel, device->sens * smo_val);
     }
-
-#else
-    smo_val = te_read_smooth_signal(device->channel);
-    ret = te_config_thresh(device->channel, device->sens * smo_val);
-#endif
     ESP_LOGD(TE_DEBUG_TAG, "channel: %"PRIu8", smo_val: %"PRIu32, device->channel, smo_val);
     return ret;
 }
@@ -993,148 +972,146 @@ static void waterproof_guard_update_state(touch_pad_t current_channel, te_state_
     ESP_LOGD(TE_DEBUG_TAG, "waterproof guard state update  %d", guard_device->state);
 }
 
-esp_err_t touch_element_sleep_install(touch_elem_sleep_config_t *sleep_config)
+esp_err_t touch_element_enable_light_sleep(const touch_elem_sleep_config_t *sleep_config)
 {
     TE_CHECK(s_te_obj != NULL, ESP_ERR_INVALID_STATE);
     TE_CHECK(s_te_obj->sleep_handle == NULL, ESP_ERR_INVALID_STATE);
-    TE_CHECK(sleep_config != NULL, ESP_ERR_INVALID_ARG);
-
-    s_te_obj->sleep_handle = calloc(1, sizeof(struct te_sleep_s));
-    if (s_te_obj->sleep_handle == NULL) {
-        return ESP_ERR_NO_MEM;
+    uint16_t sample_count = 500;
+    uint16_t sleep_cycle = 0x0f;
+    if (sleep_config) {
+        sample_count = sleep_config->sample_count;
+        sleep_cycle = sleep_config->sleep_cycle;
     }
 
-    esp_err_t ret;
-    touch_pad_sleep_channel_set_work_time(sleep_config->sleep_time, sleep_config->scan_time);
-    ret = esp_sleep_enable_touchpad_wakeup();
-    TE_CHECK_GOTO(ret == ESP_OK, cleanup);
+    s_te_obj->sleep_handle = calloc(1, sizeof(struct te_sleep_s));
+    TE_CHECK(s_te_obj->sleep_handle, ESP_ERR_NO_MEM);
 
-#ifdef CONFIG_TE_SKIP_DSLEEP_WAKEUP_CALIBRATION
-    ret = esp_sleep_pd_config(ESP_PD_DOMAIN_RTC_FAST_MEM, ESP_PD_OPTION_ON);
-    TE_CHECK_GOTO(ret == ESP_OK, cleanup);
+    esp_err_t ret = ESP_OK;
+    touch_pad_sleep_channel_set_work_time(sleep_cycle, sample_count);
+    TE_CHECK_GOTO(esp_sleep_enable_touchpad_wakeup() == ESP_OK,  cleanup);
+
+    TE_CHECK_GOTO(esp_sleep_pd_config(ESP_PD_DOMAIN_RTC_PERIPH, ESP_PD_OPTION_ON) == ESP_OK,  cleanup);
     s_te_obj->sleep_handle->non_volatile_threshold = threshold_shadow;
-#endif
 
 #ifdef CONFIG_PM_ENABLE
-    ret = esp_pm_lock_create(ESP_PM_NO_LIGHT_SLEEP, 0, "touch_element", &s_te_obj->sleep_handle->pm_lock);
-    TE_CHECK_GOTO(ret == ESP_OK, cleanup);
-    ret = esp_pm_lock_acquire(s_te_obj->sleep_handle->pm_lock);
-    TE_CHECK_GOTO(ret == ESP_OK, cleanup);
+    TE_CHECK_GOTO(esp_pm_lock_create(ESP_PM_NO_LIGHT_SLEEP, 0, "touch_element", &s_te_obj->sleep_handle->pm_lock) == ESP_OK,  cleanup);
+    TE_CHECK_GOTO(esp_pm_lock_acquire(s_te_obj->sleep_handle->pm_lock) == ESP_OK,  cleanup);
 #endif
+
     return ESP_OK;
 
 cleanup:
+#ifdef CONFIG_PM_ENABLE
     if (s_te_obj->sleep_handle->pm_lock != NULL) {
-        esp_err_t del_ret = esp_pm_lock_delete(s_te_obj->sleep_handle->pm_lock);
-        if (del_ret != ESP_OK) {
+        if (esp_pm_lock_delete(s_te_obj->sleep_handle->pm_lock) != ESP_OK) {
             abort();
         }
     }
+#endif
     TE_FREE_AND_NULL(s_te_obj->sleep_handle);
     return ret;
 }
 
-void touch_element_sleep_uninstall(void)
+esp_err_t touch_element_disable_light_sleep(void)
 {
-    esp_err_t ret;
-    if (s_te_obj->sleep_handle->pm_lock != NULL) {
+    TE_CHECK(s_te_obj->sleep_handle, ESP_ERR_INVALID_STATE);
 #ifdef CONFIG_PM_ENABLE
-        ret = esp_pm_lock_delete(s_te_obj->sleep_handle->pm_lock);
-        if (ret != ESP_OK) {
-            abort();
-        }
+    if (s_te_obj->sleep_handle->pm_lock != NULL) {
+        /* Sleep channel is going to uninstall, pm lock is not needed anymore,
+           but we need to make sure that pm lock has been released before delete it. */
+        while(esp_pm_lock_release(s_te_obj->sleep_handle->pm_lock) == ESP_OK);
+        esp_err_t ret = esp_pm_lock_delete(s_te_obj->sleep_handle->pm_lock);
+        TE_CHECK(ret == ESP_OK, ret);
+        s_te_obj->sleep_handle->pm_lock = NULL;
+    }
 #endif
+    esp_sleep_disable_wakeup_source(ESP_SLEEP_WAKEUP_TOUCHPAD);
+    TE_FREE_AND_NULL(s_te_obj->sleep_handle);
+    return ESP_OK;
+}
+
+esp_err_t touch_element_enable_deep_sleep(touch_elem_handle_t wakeup_elem_handle, const touch_elem_sleep_config_t *sleep_config)
+{
+    TE_CHECK(s_te_obj != NULL, ESP_ERR_INVALID_STATE);
+    TE_CHECK(s_te_obj->sleep_handle == NULL, ESP_ERR_INVALID_STATE);
+    TE_CHECK(wakeup_elem_handle != NULL, ESP_ERR_INVALID_ARG);
+    TE_CHECK(sleep_config != NULL, ESP_ERR_INVALID_ARG);
+    uint16_t sample_count = 500;
+    uint16_t sleep_cycle = 0x0f;
+    if (sleep_config) {
+        sample_count = sleep_config->sample_count;
+        sleep_cycle = sleep_config->sleep_cycle;
     }
-    if (s_te_obj->sleep_handle->wakeup_handle != NULL) {
-        te_button_handle_t button_handle = s_te_obj->sleep_handle->wakeup_handle;
-        ret = touch_pad_sleep_channel_enable(button_handle->device->channel, false);
-        if (ret != ESP_OK) {
+
+    s_te_obj->sleep_handle = calloc(1, sizeof(struct te_sleep_s));
+    TE_CHECK(s_te_obj->sleep_handle, ESP_ERR_NO_MEM);
+
+    esp_err_t ret = ESP_OK;
+    touch_pad_sleep_channel_set_work_time(sleep_cycle, sample_count);
+    TE_CHECK_GOTO(esp_sleep_enable_touchpad_wakeup() == ESP_OK,  cleanup);
+
+    TE_CHECK_GOTO(esp_sleep_pd_config(ESP_PD_DOMAIN_RTC_PERIPH, ESP_PD_OPTION_ON) == ESP_OK, cleanup);
+    s_te_obj->sleep_handle->non_volatile_threshold = threshold_shadow;
+
+#ifdef CONFIG_PM_ENABLE
+    TE_CHECK_GOTO(esp_pm_lock_create(ESP_PM_NO_LIGHT_SLEEP, 0, "touch_element", &s_te_obj->sleep_handle->pm_lock) == ESP_OK,  cleanup);
+    TE_CHECK_GOTO(esp_pm_lock_acquire(s_te_obj->sleep_handle->pm_lock) == ESP_OK,  cleanup);
+#endif
+    //Only support one channel/element as the deep sleep wakeup channel/element
+    TE_CHECK(is_button_object_handle(wakeup_elem_handle), ESP_ERR_NOT_SUPPORTED);
+    s_te_obj->sleep_handle->wakeup_handle = wakeup_elem_handle;
+    te_button_handle_t button_handle = wakeup_elem_handle;
+    ret = touch_pad_sleep_channel_enable(button_handle->device->channel, true);
+    TE_CHECK(ret == ESP_OK, ret);
+
+    return ESP_OK;
+
+cleanup:
+#ifdef CONFIG_PM_ENABLE
+    if (s_te_obj->sleep_handle->pm_lock != NULL) {
+        if (esp_pm_lock_delete(s_te_obj->sleep_handle->pm_lock) != ESP_OK) {
             abort();
         }
     }
-    s_te_obj->sleep_handle->pm_lock = NULL;
+#endif
+    TE_FREE_AND_NULL(s_te_obj->sleep_handle);
+    return ret;
+}
+
+esp_err_t touch_element_disable_deep_sleep(void)
+{
+    TE_CHECK(s_te_obj->sleep_handle, ESP_ERR_INVALID_STATE);
+    esp_err_t ret;
+#ifdef CONFIG_PM_ENABLE
+    if (s_te_obj->sleep_handle->pm_lock != NULL) {
+        /* Sleep channel is going to uninstall, pm lock is not needed anymore,
+           but we need to make sure that pm lock has been released before delete it. */
+        while(esp_pm_lock_release(s_te_obj->sleep_handle->pm_lock) == ESP_OK);
+        ret = esp_pm_lock_delete(s_te_obj->sleep_handle->pm_lock);
+        TE_CHECK(ret == ESP_OK, ret);
+        s_te_obj->sleep_handle->pm_lock = NULL;
+    }
+#endif
+    te_button_handle_t button_handle = s_te_obj->sleep_handle->wakeup_handle;
+    ret = touch_pad_sleep_channel_enable(button_handle->device->channel, false);
+    TE_CHECK(ret == ESP_OK, ret);
+    esp_sleep_disable_wakeup_source(ESP_SLEEP_WAKEUP_TOUCHPAD);
     s_te_obj->sleep_handle->wakeup_handle = NULL;
     TE_FREE_AND_NULL(s_te_obj->sleep_handle);
-}
-
-esp_err_t touch_element_sleep_add_wakeup(touch_elem_handle_t element_handle)
-{
-    TE_CHECK(s_te_obj->sleep_handle != NULL, ESP_ERR_INVALID_STATE);
-    TE_CHECK(element_handle != NULL, ESP_ERR_INVALID_ARG);
-    if (s_te_obj->sleep_handle->wakeup_handle != NULL) {
-        ESP_LOGE(TE_TAG, "sleep not null");
-        return ESP_ERR_NOT_SUPPORTED;   //Only support one channel/element as the deep sleep wakeup channel/element
-    }
-    if (!button_object_handle_check(element_handle)) {
-        ESP_LOGE(TE_TAG, "not button handle");
-        return ESP_ERR_NOT_SUPPORTED;  //Only support button element as the deep sleep wakeup channel
-    }
-    s_te_obj->sleep_handle->wakeup_handle = element_handle;
-    te_button_handle_t button_handle = element_handle;
-    esp_err_t ret = touch_pad_sleep_channel_enable(button_handle->device->channel, true);
-    if (ret != ESP_OK) {
-        return ret;
-    }
     return ESP_OK;
 }
 
-esp_err_t touch_element_sleep_remove_wakeup(touch_elem_handle_t element_handle)
-{
-    TE_CHECK(s_te_obj->sleep_handle != NULL, ESP_ERR_INVALID_STATE);
-    TE_CHECK(element_handle != NULL, ESP_ERR_INVALID_ARG);
-    TE_CHECK(s_te_obj->sleep_handle->wakeup_handle != NULL &&
-             s_te_obj->sleep_handle->wakeup_handle == element_handle,
-             ESP_ERR_NOT_FOUND);
-    s_te_obj->sleep_handle->wakeup_handle = NULL;
-
-    te_button_handle_t button_handle = element_handle;  //Now we are sure it's absolutely a button element
-    esp_err_t ret = touch_pad_sleep_channel_enable(button_handle->device->channel, false);
-    if (ret != ESP_OK) {
-        return ret;
-    }
-    return ESP_OK;
-}
-
-esp_err_t touch_element_sleep_add_wakeup_channel(touch_pad_t wakeup_channel)
-{
-    TE_CHECK(s_te_obj->sleep_handle != NULL, ESP_ERR_INVALID_STATE);
-    TE_CHECK(wakeup_channel > TOUCH_PAD_NUM0 && wakeup_channel < TOUCH_PAD_MAX, ESP_ERR_INVALID_ARG);
-    touch_pad_sleep_channel_t sleep_channel_info;
-    touch_pad_sleep_channel_get_info(&sleep_channel_info);
-    if (sleep_channel_info.touch_num == wakeup_channel) {
-        return ESP_ERR_INVALID_ARG;
-    }
-    esp_err_t ret = touch_pad_sleep_channel_enable(wakeup_channel, true);
-    if (ret != ESP_OK) {
-        return ret;
-    }
-    return ESP_OK;
-}
-
-esp_err_t touch_element_sleep_remove_wakeup_channel(touch_pad_t wakeup_channel)
-{
-    TE_CHECK(s_te_obj->sleep_handle != NULL, ESP_ERR_INVALID_STATE);
-    TE_CHECK(wakeup_channel > TOUCH_PAD_NUM0 && wakeup_channel < TOUCH_PAD_MAX, ESP_ERR_INVALID_ARG);
-    esp_err_t ret = touch_pad_sleep_channel_enable(wakeup_channel, false);
-    if (ret != ESP_OK) {
-        return ret;
-    }
-    return ESP_OK;
-}
-
-#ifdef CONFIG_TE_SKIP_DSLEEP_WAKEUP_CALIBRATION
-esp_err_t touch_element_sleep_config_wakeup_calibration(touch_elem_handle_t element_handle, bool en)
+esp_err_t touch_element_sleep_enable_wakeup_calibration(touch_elem_handle_t element_handle, bool en)
 {
     TE_CHECK(element_handle != NULL, ESP_ERR_INVALID_ARG);
-    if (button_object_handle_check(element_handle)) {
-        button_config_wakeup_calibration(element_handle, en);
-    } else if (slider_object_handle_check(element_handle)) {
-        slider_config_wakeup_calibration(element_handle, en);
-    } else if (matrix_object_handle_check(element_handle)) {
-        matrix_config_wakeup_calibration(element_handle, en);
+    if (is_button_object_handle(element_handle)) {
+        button_enable_wakeup_calibration(element_handle, en);
+    } else if (is_slider_object_handle(element_handle)) {
+        slider_enable_wakeup_calibration(element_handle, en);
+    } else if (is_matrix_object_handle(element_handle)) {
+        matrix_enable_wakeup_calibration(element_handle, en);
     } else {
         return ESP_ERR_NOT_FOUND;
     }
     return ESP_OK;
 }
-#endif
\ No newline at end of file
diff --git a/components/touch_element/touch_matrix.c b/components/touch_element/touch_matrix.c
index 2cbdb7b41c..1bc554834e 100644
--- a/components/touch_element/touch_matrix.c
+++ b/components/touch_element/touch_matrix.c
@@ -1,5 +1,5 @@
 /*
- * SPDX-FileCopyrightText: 2016-2022 Espressif Systems (Shanghai) CO LTD
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
  *
  * SPDX-License-Identifier: Apache-2.0
  */
@@ -43,7 +43,6 @@ static bool matrix_object_check_channel(touch_pad_t channel_num);
 static esp_err_t matrix_object_set_threshold(void);
 static void matrix_object_process_state(void);
 static void matrix_object_update_state(touch_pad_t channel_num, te_state_t channel_state);
-static te_matrix_handle_t matrix_object_search_channel_handle(touch_pad_t channel_num);
 /* ------------------------------------------------------------------------------------------------------------------ */
 
 esp_err_t touch_matrix_install(const touch_matrix_global_config_t *global_config)
@@ -308,24 +307,6 @@ static void matrix_object_update_state(touch_pad_t channel_num, te_state_t chann
     }
 }
 
-static te_matrix_handle_t matrix_object_search_channel_handle(touch_pad_t channel_num)
-{
-    te_matrix_handle_list_t *item;
-    te_matrix_handle_t matrix_handle = NULL;
-    SLIST_FOREACH(item, &s_te_mat_obj->handle_list, next) {
-        for (int idx = 0; idx < item->matrix_handle->x_channel_num + item->matrix_handle->y_channel_num; idx++) {
-            touch_pad_t matrix_channel = item->matrix_handle->device[idx]->channel;
-            if (channel_num == matrix_channel) {
-                matrix_handle = item->matrix_handle;
-                goto found;
-            }
-        }
-    }
-
-found:
-    return matrix_handle;
-}
-
 static esp_err_t matrix_object_add_instance(te_matrix_handle_t matrix_handle)
 {
     te_matrix_handle_list_t *item = (te_matrix_handle_list_t *)calloc(1, sizeof(te_matrix_handle_list_t));
@@ -354,7 +335,7 @@ static esp_err_t matrix_object_remove_instance(te_matrix_handle_t matrix_handle)
     return ret;
 }
 
-bool matrix_object_handle_check(touch_elem_handle_t element_handle)
+bool is_matrix_object_handle(touch_elem_handle_t element_handle)
 {
     te_matrix_handle_list_t *item;
     xSemaphoreTake(s_te_mat_obj->mutex, portMAX_DELAY);
@@ -436,14 +417,12 @@ static inline void matrix_dispatch(te_matrix_handle_t matrix_handle, touch_elem_
     }
 }
 
-#ifdef CONFIG_TE_SKIP_DSLEEP_WAKEUP_CALIBRATION
-void matrix_config_wakeup_calibration(te_matrix_handle_t matrix_handle, bool en)
+void matrix_enable_wakeup_calibration(te_matrix_handle_t matrix_handle, bool en)
 {
     for (int idx = 0; idx < matrix_handle->x_channel_num + matrix_handle->y_channel_num; ++idx) {
-        matrix_handle->device[idx]->is_use_last_threshold = en;
+        matrix_handle->device[idx]->is_use_last_threshold = !en;
     }
 }
-#endif
 
 /**
  * @brief   Scan the matrix channel
diff --git a/components/touch_element/touch_slider.c b/components/touch_element/touch_slider.c
index f5a35c5dc2..ad506597e0 100644
--- a/components/touch_element/touch_slider.c
+++ b/components/touch_element/touch_slider.c
@@ -1,5 +1,5 @@
 /*
- * SPDX-FileCopyrightText: 2016-2022 Espressif Systems (Shanghai) CO LTD
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
  *
  * SPDX-License-Identifier: Apache-2.0
  */
@@ -49,7 +49,6 @@ static bool slider_object_check_channel(touch_pad_t channel_num);
 static esp_err_t slider_object_set_threshold(void);
 static void slider_object_process_state(void);
 static void slider_object_update_state(touch_pad_t channel_num, te_state_t channel_state);
-static te_slider_handle_t slider_object_search_channel_handle(touch_pad_t channel_num);
 /* ------------------------------------------------------------------------------------------------------------------ */
 
 esp_err_t touch_slider_install(const touch_slider_global_config_t *global_config)
@@ -301,24 +300,6 @@ static void slider_object_update_state(touch_pad_t channel_num, te_state_t chann
     }
 }
 
-static te_slider_handle_t slider_object_search_channel_handle(touch_pad_t channel_num)
-{
-    te_slider_handle_list_t *item;
-    te_slider_handle_t slider_handle = NULL;
-    SLIST_FOREACH(item, &s_te_sld_obj->handle_list, next) {
-        for (int idx = 0; idx < item->slider_handle->channel_sum; idx++) {
-            touch_pad_t slider_channel = item->slider_handle->device[idx]->channel;
-            if (channel_num == slider_channel) {
-                slider_handle = item->slider_handle;
-                goto found;
-            }
-        }
-    }
-
-found:
-    return slider_handle;
-}
-
 static esp_err_t slider_object_add_instance(te_slider_handle_t slider_handle)
 {
     te_slider_handle_list_t *item = (te_slider_handle_list_t *)calloc(1, sizeof(te_slider_handle_list_t));
@@ -347,7 +328,7 @@ static esp_err_t slider_object_remove_instance(te_slider_handle_t slider_handle)
     return ret;
 }
 
-bool slider_object_handle_check(touch_elem_handle_t element_handle)
+bool is_slider_object_handle(touch_elem_handle_t element_handle)
 {
     te_slider_handle_list_t *item;
     xSemaphoreTake(s_te_sld_obj->mutex, portMAX_DELAY);
@@ -439,14 +420,12 @@ static inline void slider_dispatch(te_slider_handle_t slider_handle, touch_elem_
     }
 }
 
-#ifdef CONFIG_TE_SKIP_DSLEEP_WAKEUP_CALIBRATION
-void slider_config_wakeup_calibration(te_slider_handle_t slider_handle, bool en)
+void slider_enable_wakeup_calibration(te_slider_handle_t slider_handle, bool en)
 {
     for (int idx = 0; idx < slider_handle->channel_sum; ++idx) {
-        slider_handle->device[idx]->is_use_last_threshold = en;
+        slider_handle->device[idx]->is_use_last_threshold = !en;
     }
 }
-#endif
 
 /**
  * @brief Slider process
diff --git a/docs/en/api-reference/peripherals/touch_element.rst b/docs/en/api-reference/peripherals/touch_element.rst
index 869f950c0d..86797227c0 100644
--- a/docs/en/api-reference/peripherals/touch_element.rst
+++ b/docs/en/api-reference/peripherals/touch_element.rst
@@ -355,6 +355,34 @@ In code, the waterproof configuration may look like as follows:
         ...
     }
 
+Wakeup from Light/Deep Sleep
+^^^^^^^^^^^^^^^^^^^^^^^^^^^^
+
+Only Touch Button can be configured as wake up source.
+
+Light or deep sleep are both supported to be waken up by touch sensor. For the light sleep, any installed touch button can wake it up. But only the sleep button can wake up from deep sleep, and the touch sensor will do a calibration immediately, the reference value will be calibrated to a wrong value if our finger doesn't remove timely. Though the wrong reference value will recover after the finger remove away and have no affect to the driver logic, if you don't want to see a wrong reference value while waking up from deep sleep, you can call :cpp:func:`touch_element_sleep_enable_wakeup_calibration` to disable the wakeup calibration.
+
+The Touch Element Wakeup example is available in `example/system/light_sleep` directory.
+
+.. code-block:: c
+
+    void app_main()
+    {
+        ...
+        touch_element_install();
+        touch_button_install();                 //Initialize the touch button
+        touch_button_create(&element_handle);  //Create a new Touch element
+
+        ...
+
+        // ESP_ERROR_CHECK(touch_element_enable_light_sleep(&sleep_config));
+        ESP_ERROR_CHECK(touch_element_enable_deep_sleep(button_handle[0], &sleep_config));
+        // ESP_ERROR_CHECK(touch_element_sleep_enable_wakeup_calibration(button_handle[0], false)); // (optional) Disable wakeup calibration to prevent updating the base line to a wrong value
+
+        touch_element_start();
+
+        ...
+    }
 
 Application Example
 -------------------
diff --git a/examples/peripherals/touch_element/touch_element_sleep/touch_elem_auto_sleep/CMakeLists.txt b/examples/peripherals/touch_element/touch_element_sleep/touch_elem_auto_sleep/CMakeLists.txt
deleted file mode 100644
index 3c81ebef01..0000000000
--- a/examples/peripherals/touch_element/touch_element_sleep/touch_elem_auto_sleep/CMakeLists.txt
+++ /dev/null
@@ -1,8 +0,0 @@
-# For more information about build system see
-# https://docs.espressif.com/projects/esp-idf/en/latest/api-guides/build-system.html
-# The following five lines of boilerplate have to be in your project's
-# CMakeLists in this exact order for cmake to work correctly
-cmake_minimum_required(VERSION 3.5)
-
-include($ENV{IDF_PATH}/tools/cmake/project.cmake)
-project(touch_elem_auto_sleep)
diff --git a/examples/peripherals/touch_element/touch_element_sleep/touch_elem_auto_sleep/main/CMakeLists.txt b/examples/peripherals/touch_element/touch_element_sleep/touch_elem_auto_sleep/main/CMakeLists.txt
deleted file mode 100644
index b5b2d66b77..0000000000
--- a/examples/peripherals/touch_element/touch_element_sleep/touch_elem_auto_sleep/main/CMakeLists.txt
+++ /dev/null
@@ -1,2 +0,0 @@
-idf_component_register(SRCS "example_main.c"
-                    INCLUDE_DIRS ".")
diff --git a/examples/peripherals/touch_element/touch_element_sleep/touch_elem_auto_sleep/main/Kconfig.projbuild b/examples/peripherals/touch_element/touch_element_sleep/touch_elem_auto_sleep/main/Kconfig.projbuild
deleted file mode 100644
index c30707c9ab..0000000000
--- a/examples/peripherals/touch_element/touch_element_sleep/touch_elem_auto_sleep/main/Kconfig.projbuild
+++ /dev/null
@@ -1,17 +0,0 @@
-menu "Example Configuration"
-
-    config TE_PM_ENABLE
-        bool "Touch Element power management"
-        default y
-
-    config TE_MAX_CPU_FREQ
-        int "Touch Element sleep DFS maximum cpu frequency"
-        depends on PM_DFS_INIT_AUTO
-        default ESP32S2_DEFAULT_CPU_FREQ_MHZ
-
-    config TE_MIN_CPU_FREQ
-        int "Touch Element sleep DFS minimum cpu frequency"
-        depends on PM_DFS_INIT_AUTO
-        default 10
-
-endmenu
diff --git a/examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/CMakeLists.txt b/examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/CMakeLists.txt
deleted file mode 100644
index 3be0e36916..0000000000
--- a/examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/CMakeLists.txt
+++ /dev/null
@@ -1,8 +0,0 @@
-# For more information about build system see
-# https://docs.espressif.com/projects/esp-idf/en/latest/api-guides/build-system.html
-# The following five lines of boilerplate have to be in your project's
-# CMakeLists in this exact order for cmake to work correctly
-cmake_minimum_required(VERSION 3.5)
-
-include($ENV{IDF_PATH}/tools/cmake/project.cmake)
-project(touch_elem_deep_sleep)
diff --git a/examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/main/CMakeLists.txt b/examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/main/CMakeLists.txt
deleted file mode 100644
index d7a6bf5299..0000000000
--- a/examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/main/CMakeLists.txt
+++ /dev/null
@@ -1,2 +0,0 @@
-idf_component_register(SRCS "touch_elem_deep_sleep.c"
-                    INCLUDE_DIRS ".")
diff --git a/examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/main/Kconfig.projbuild b/examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/main/Kconfig.projbuild
deleted file mode 100644
index c0558306d4..0000000000
--- a/examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/main/Kconfig.projbuild
+++ /dev/null
@@ -1,69 +0,0 @@
-menu "Example Configuration"
-
-    choice
-
-        prompt "Select a button as Deep Sleep wakeup source"
-        default TE_WAKEUP_USE_BUTTON_1
-
-        config TE_WAKEUP_USE_BUTTON_1
-            bool "Button 1"
-
-        config TE_WAKEUP_USE_BUTTON_2
-            bool "Button 2"
-
-        config TE_WAKEUP_USE_BUTTON_3
-            bool "Button 3"
-
-        config TE_WAKEUP_USE_BUTTON_4
-            bool "Button 4"
-
-        config TE_WAKEUP_USE_BUTTON_5
-            bool "Button 5"
-
-    endchoice
-
-    config TE_WAKEUP_BUTTON_INDEX
-        int
-        default 0 if TE_WAKEUP_USE_BUTTON_1
-        default 1 if TE_WAKEUP_USE_BUTTON_2
-        default 2 if TE_WAKEUP_USE_BUTTON_3
-        default 3 if TE_WAKEUP_USE_BUTTON_4
-        default 4 if TE_WAKEUP_USE_BUTTON_5
-
-    choice
-
-        prompt "Select a button as Deep Sleep entry"
-        default TE_ENTRY_USE_BUTTON_1
-
-        config TE_ENTRY_USE_BUTTON_1
-            bool "Button 1"
-
-        config TE_ENTRY_USE_BUTTON_2
-            bool "Button 2"
-
-        config TE_ENTRY_USE_BUTTON_3
-            bool "Button 3"
-
-        config TE_ENTRY_USE_BUTTON_4
-            bool "Button 4"
-
-        config TE_ENTRY_USE_BUTTON_5
-            bool "Button 5"
-
-    endchoice
-
-    config TE_ENTRY_BUTTON_INDEX
-        int
-        default 0 if TE_ENTRY_USE_BUTTON_1
-        default 1 if TE_ENTRY_USE_BUTTON_2
-        default 2 if TE_ENTRY_USE_BUTTON_3
-        default 3 if TE_ENTRY_USE_BUTTON_4
-        default 4 if TE_ENTRY_USE_BUTTON_5
-
-    config TE_SKIP_CALIBRATION
-        bool "Touch Element skip wakeup calibration"
-        depends on TE_SKIP_DSLEEP_WAKEUP_CALIBRATION
-        default y
-
-
-endmenu
diff --git a/examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/main/touch_elem_deep_sleep.c b/examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/main/touch_elem_deep_sleep.c
deleted file mode 100644
index 714f1c7c4e..0000000000
--- a/examples/peripherals/touch_element/touch_element_sleep/touch_elem_deep_sleep/main/touch_elem_deep_sleep.c
+++ /dev/null
@@ -1,130 +0,0 @@
-/* Touch Sensor - Example
-
-   For other examples please check:
-   https://github.com/espressif/esp-idf/tree/master/examples
-
-   See README.md file to get detailed usage of this example.
-
-   This example code is in the Public Domain (or CC0 licensed, at your option.)
-
-   Unless required by applicable law or agreed to in writing, this
-   software is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
-   CONDITIONS OF ANY KIND, either express or implied.
-*/
-
-#include "freertos/FreeRTOS.h"
-#include "freertos/task.h"
-#include "esp_log.h"
-#include "esp_sleep.h"
-#include "touch_element/touch_button.h"
-
-static const char *TAG = "Touch Button Example";
-
-#define TOUCH_BUTTON_NUM     5
-
-/* Touch buttons handle */
-static touch_button_handle_t button_handle[TOUCH_BUTTON_NUM];
-static touch_button_handle_t wakeup_button_handle = NULL;
-static touch_button_handle_t entry_button_handle = NULL;
-
-
-/* Touch buttons channel array */
-static const touch_pad_t channel_array[TOUCH_BUTTON_NUM] = {
-    TOUCH_PAD_NUM1,
-    TOUCH_PAD_NUM2,
-    TOUCH_PAD_NUM3,
-    TOUCH_PAD_NUM4,
-    TOUCH_PAD_NUM5,
-};
-
-/* Touch buttons channel sensitivity array */
-static const float channel_sens_array[TOUCH_BUTTON_NUM] = {
-    0.03F,
-    0.03F,
-    0.03F,
-    0.03F,
-    0.03F,
-};
-
-/* Button event handler task */
-static void button_handler_task(void *arg)
-{
-    (void) arg; //Unused
-    touch_elem_message_t element_message;
-    while (1) {
-        /* Waiting for touch element messages */
-        touch_element_message_receive(&element_message, portMAX_DELAY);
-        if (element_message.element_type != TOUCH_ELEM_TYPE_BUTTON) {
-            continue;
-        }
-        /* Decode message */
-        const touch_button_message_t *button_message = touch_button_get_message(&element_message);
-
-        if (element_message.handle == entry_button_handle) {
-            if (button_message->event == TOUCH_BUTTON_EVT_ON_PRESS) {
-                ESP_LOGI(TAG, "Entering Deep sleep ...");
-                fflush(stdout);
-                esp_deep_sleep_start();
-            }
-        }
-
-        if (button_message->event == TOUCH_BUTTON_EVT_ON_PRESS) {
-            ESP_LOGI(TAG, "Button[%d] Press", (uint32_t)element_message.arg);
-        } else if (button_message->event == TOUCH_BUTTON_EVT_ON_RELEASE) {
-            ESP_LOGI(TAG, "Button[%d] Release", (uint32_t)element_message.arg);
-        } else if (button_message->event == TOUCH_BUTTON_EVT_ON_LONGPRESS) {
-            ESP_LOGI(TAG, "Button[%d] LongPress", (uint32_t)element_message.arg);
-        }
-    }
-}
-
-void app_main(void)
-{
-    esp_sleep_wakeup_cause_t wakeup_ret = esp_sleep_get_wakeup_cause();
-    printf("------%d\n", wakeup_ret);
-    /* Initialize Touch Element library */
-    touch_elem_global_config_t global_config = TOUCH_ELEM_GLOBAL_DEFAULT_CONFIG();
-    ESP_ERROR_CHECK(touch_element_install(&global_config));
-    ESP_LOGI(TAG, "Touch element library installed");
-
-    touch_button_global_config_t button_global_config = TOUCH_BUTTON_GLOBAL_DEFAULT_CONFIG();
-    ESP_ERROR_CHECK(touch_button_install(&button_global_config));
-    ESP_LOGI(TAG, "Touch button installed");
-    for (int i = 0; i < TOUCH_BUTTON_NUM; i++) {
-        touch_button_config_t button_config = {
-            .channel_num = channel_array[i],
-            .channel_sens = channel_sens_array[i]
-        };
-        /* Create Touch buttons */
-        ESP_ERROR_CHECK(touch_button_create(&button_config, &button_handle[i]));
-        /* Subscribe touch button events (On Press, On Release, On LongPress) */
-        if (i == CONFIG_TE_WAKEUP_BUTTON_INDEX || i == CONFIG_TE_ENTRY_BUTTON_INDEX) {
-            continue;
-        } else {
-            ESP_ERROR_CHECK(touch_button_subscribe_event(button_handle[i], TOUCH_ELEM_EVENT_ON_PRESS | TOUCH_ELEM_EVENT_ON_RELEASE, (void *)channel_array[i]));
-        }
-
-        /* Set EVENT as the dispatch method */
-        ESP_ERROR_CHECK(touch_button_set_dispatch_method(button_handle[i], TOUCH_ELEM_DISP_EVENT));
-    }
-    wakeup_button_handle = button_handle[CONFIG_TE_WAKEUP_BUTTON_INDEX];
-    entry_button_handle = button_handle[CONFIG_TE_ENTRY_BUTTON_INDEX];
-    ESP_ERROR_CHECK(touch_button_subscribe_event(entry_button_handle, TOUCH_ELEM_EVENT_ON_PRESS, (void *)channel_array[CONFIG_TE_ENTRY_BUTTON_INDEX]));
-    ESP_ERROR_CHECK(touch_button_set_dispatch_method(entry_button_handle, TOUCH_ELEM_DISP_EVENT));
-    ESP_LOGI(TAG, "Touch buttons created");
-
-    touch_elem_sleep_config_t sleep_config = {
-        .scan_time = global_config.hardware.sample_count,
-        .sleep_time = global_config.hardware.sleep_cycle,
-    };
-    ESP_ERROR_CHECK(touch_element_sleep_install(&sleep_config));
-    ESP_ERROR_CHECK(touch_element_sleep_add_wakeup(wakeup_button_handle));
-#ifdef CONFIG_TE_SKIP_CALIBRATION
-    ESP_ERROR_CHECK(touch_element_sleep_config_wakeup_calibration(wakeup_button_handle, true));
-#endif
-
-    touch_element_start();
-    ESP_LOGI(TAG, "Touch element library start");
-    xTaskCreate(&button_handler_task, "button_handler_task", 4 * 1024, NULL, 5, NULL);
-    ESP_LOGI(TAG, "Press Button[%d] to enter sleep and press Button[%d] to wakeup system", channel_array[CONFIG_TE_ENTRY_BUTTON_INDEX], channel_array[CONFIG_TE_WAKEUP_BUTTON_INDEX]);
-}
diff --git a/examples/peripherals/touch_sensor/touch_sensor_v2/touch_pad_interrupt/main/tp_interrupt_main.c b/examples/peripherals/touch_sensor/touch_sensor_v2/touch_pad_interrupt/main/tp_interrupt_main.c
index 20271deafe..1285558143 100644
--- a/examples/peripherals/touch_sensor/touch_sensor_v2/touch_pad_interrupt/main/tp_interrupt_main.c
+++ b/examples/peripherals/touch_sensor/touch_sensor_v2/touch_pad_interrupt/main/tp_interrupt_main.c
@@ -144,8 +144,6 @@ static void tp_example_read_task(void *pvParameter)
     }
 }
 
-#include "esp_sleep.h"
-#include "hal/touch_sensor_ll.h"
 void app_main(void)
 {
     if (que_touch == NULL) {
@@ -211,11 +209,4 @@ void app_main(void)
 
     // Start a task to show what pads have been touched
     xTaskCreate(&tp_example_read_task, "touch_pad_read_task", 4096, NULL, 5, NULL);
-
-    touch_ll_sleep_low_power(true);
-    while (1) {
-        esp_sleep_enable_timer_wakeup(100 * 1000);
-        esp_light_sleep_start();
-        vTaskDelay(pdMS_TO_TICKS(100));
-    }
 }
diff --git a/examples/system/light_sleep/README.md b/examples/system/light_sleep/README.md
index 1a24c4ebce..70ada8ab88 100644
--- a/examples/system/light_sleep/README.md
+++ b/examples/system/light_sleep/README.md
@@ -61,6 +61,14 @@ Note #2: only UART0 and UART1 (if has) are supported to be configured as wake up
 
 Note #3: due to limitation of the HW, the bytes that received during light sleep is only used for waking up, and it will not be received by UART peripheral or passed to the driver.
 
+### Wake-up by Touch Pad
+
+For this example, pressing any registered touch buttons can wake up the chip.
+
+Note #1: For light sleep, all registered touch buttons can wake up the chip. But only the channel which is configured as wake up channel can wake up the chip from deep sleep.
+
+Note #2: Waking-up by touch pad relies on 'touch_element' driver, which can only support ESP32-S2 and ESP32-S3 currently.
+
 ```
 Entering light sleep
 Returned from light sleep, reason: timer, t=2713 ms, slept for 1999 ms
@@ -83,6 +91,11 @@ Entering light sleep
 Returned from light sleep, reason: pin, t=12564 ms, slept for 1 ms
 Waiting for GPIO9 to go high...
 Entering light sleep
+...
+I (361) touch_wakeup: Button[1] Press
+Returned from light sleep, reason: touch, t=14471 ms, slept for 467 ms
+Entering light sleep
+
 ...
 ```
 
diff --git a/examples/system/light_sleep/main/CMakeLists.txt b/examples/system/light_sleep/main/CMakeLists.txt
index d5b05c298c..25d2112b95 100644
--- a/examples/system/light_sleep/main/CMakeLists.txt
+++ b/examples/system/light_sleep/main/CMakeLists.txt
@@ -3,5 +3,11 @@ set(srcs "light_sleep_example_main.c"
          "timer_wakeup.c"
          "uart_wakeup.c")
 
+set(TOUCH_ELEMENT_COMPATIBLE_TARGETS "esp32s2" "esp32s3")
+
+if(IDF_TARGET IN_LIST TOUCH_ELEMENT_COMPATIBLE_TARGETS)
+    list(APPEND srcs "touch_wakeup.c")
+endif()
+
 idf_component_register(SRCS ${srcs}
                        INCLUDE_DIRS ".")
diff --git a/examples/system/light_sleep/main/light_sleep_example.h b/examples/system/light_sleep/main/light_sleep_example.h
index b3faf43f57..c3401c4aed 100644
--- a/examples/system/light_sleep/main/light_sleep_example.h
+++ b/examples/system/light_sleep/main/light_sleep_example.h
@@ -18,6 +18,10 @@ esp_err_t example_register_timer_wakeup(void);
 
 esp_err_t example_register_uart_wakeup(void);
 
+#if CONFIG_IDF_TARGET_ESP32S2 || CONFIG_IDF_TARGET_ESP32S3
+void example_register_touch_wakeup(void);
+#endif
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/examples/system/light_sleep/main/light_sleep_example_main.c b/examples/system/light_sleep/main/light_sleep_example_main.c
index fccb36883f..4beb322e20 100644
--- a/examples/system/light_sleep/main/light_sleep_example_main.c
+++ b/examples/system/light_sleep/main/light_sleep_example_main.c
@@ -50,6 +50,11 @@ static void light_sleep_task(void *args)
                  * Otherwise the chip may fall sleep again before running uart task */
                 vTaskDelay(1);
                 break;
+#if CONFIG_IDF_TARGET_ESP32S2 || CONFIG_IDF_TARGET_ESP32S3
+            case ESP_SLEEP_WAKEUP_TOUCHPAD:
+                wakeup_reason = "touch";
+                break;
+#endif
             default:
                 wakeup_reason = "other";
                 break;
@@ -72,6 +77,10 @@ void app_main(void)
     example_register_timer_wakeup();
     /* Enable wakeup from light sleep by uart */
     example_register_uart_wakeup();
+#if CONFIG_IDF_TARGET_ESP32S2 || CONFIG_IDF_TARGET_ESP32S3
+    /* Enable wakeup from light sleep by touch element */
+    example_register_touch_wakeup();
+#endif
 
     xTaskCreate(light_sleep_task, "light_sleep_task", 4096, NULL, 6, NULL);
 }
diff --git a/examples/peripherals/touch_element/touch_element_sleep/touch_elem_auto_sleep/main/example_main.c b/examples/system/light_sleep/main/touch_wakeup.c
similarity index 58%
rename from examples/peripherals/touch_element/touch_element_sleep/touch_elem_auto_sleep/main/example_main.c
rename to examples/system/light_sleep/main/touch_wakeup.c
index 1e04204aca..92d0668c10 100644
--- a/examples/peripherals/touch_element/touch_element_sleep/touch_elem_auto_sleep/main/example_main.c
+++ b/examples/system/light_sleep/main/touch_wakeup.c
@@ -1,30 +1,22 @@
-/* Touch Sensor - Example
-
-   For other examples please check:
-   https://github.com/espressif/esp-idf/tree/master/examples
-
-   See README.md file to get detailed usage of this example.
-
-   This example code is in the Public Domain (or CC0 licensed, at your option.)
-
-   Unless required by applicable law or agreed to in writing, this
-   software is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
-   CONDITIONS OF ANY KIND, either express or implied.
-*/
-
+/*
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
 #include "freertos/FreeRTOS.h"
 #include "freertos/task.h"
 #include "esp_log.h"
-#include "esp_pm.h"
+#include "esp_sleep.h"
 #include "touch_element/touch_button.h"
 
-static const char *TAG = "Touch elem auto sleep";
+static const char *TAG = "touch_wakeup";
 
-#define TOUCH_BUTTON_NUM     5
+#define TOUCH_BUTTON_NUM            5
 
 /* Touch buttons handle */
 static touch_button_handle_t button_handle[TOUCH_BUTTON_NUM];
 
+
 /* Touch buttons channel array */
 static const touch_pad_t channel_array[TOUCH_BUTTON_NUM] = {
     TOUCH_PAD_NUM1,
@@ -57,32 +49,18 @@ static void button_handler_task(void *arg)
         /* Decode message */
         const touch_button_message_t *button_message = touch_button_get_message(&element_message);
         if (button_message->event == TOUCH_BUTTON_EVT_ON_PRESS) {
-            ESP_LOGI(TAG, "Button[%d] Press", (uint32_t)element_message.arg);
+            ESP_LOGI(TAG, "Button[%"PRIu32"] Press", (uint32_t)element_message.arg);
         } else if (button_message->event == TOUCH_BUTTON_EVT_ON_RELEASE) {
-            ESP_LOGI(TAG, "Button[%d] Release", (uint32_t)element_message.arg);
+            ESP_LOGI(TAG, "Button[%"PRIu32"] Release", (uint32_t)element_message.arg);
         } else if (button_message->event == TOUCH_BUTTON_EVT_ON_LONGPRESS) {
-            ESP_LOGI(TAG, "Button[%d] LongPress", (uint32_t)element_message.arg);
+            ESP_LOGI(TAG, "Button[%"PRIu32"] LongPress", (uint32_t)element_message.arg);
         }
     }
+    vTaskDelete(NULL);
 }
 
-
-void app_main(void)
+esp_err_t example_register_touch_wakeup(void)
 {
-#ifdef CONFIG_PM_ENABLE  //System power management
-    esp_pm_config_esp32s2_t pm_config = {
-#ifdef CONFIG_PM_DFS_INIT_AUTO  //Power management dynamic frequency scaling
-        .max_freq_mhz = CONFIG_TE_MAX_CPU_FREQ,
-        .min_freq_mhz = CONFIG_TE_MIN_CPU_FREQ,
-#endif
-#ifdef CONFIG_FREERTOS_USE_TICKLESS_IDLE //FreeRTOS tickless
-        .light_sleep_enable = true
-#else
-        .light_sleep_enable = false
-#endif
-    };
-    ESP_ERROR_CHECK( esp_pm_configure(&pm_config));
-#endif
     /* Initialize Touch Element library */
     touch_elem_global_config_t global_config = TOUCH_ELEM_GLOBAL_DEFAULT_CONFIG();
     ESP_ERROR_CHECK(touch_element_install(&global_config));
@@ -98,26 +76,26 @@ void app_main(void)
         };
         /* Create Touch buttons */
         ESP_ERROR_CHECK(touch_button_create(&button_config, &button_handle[i]));
-        /* Subscribe touch button events (On Press, On Release, On LongPress) */
-        ESP_ERROR_CHECK(touch_button_subscribe_event(button_handle[i], TOUCH_ELEM_EVENT_ON_PRESS | TOUCH_ELEM_EVENT_ON_RELEASE | TOUCH_ELEM_EVENT_ON_LONGPRESS,
-                                                     (void *)channel_array[i]));
         /* Set EVENT as the dispatch method */
         ESP_ERROR_CHECK(touch_button_set_dispatch_method(button_handle[i], TOUCH_ELEM_DISP_EVENT));
-        /* Set LongPress event trigger threshold time */
-        ESP_ERROR_CHECK(touch_button_set_longpress(button_handle[i], 1000));
+        /* Subscribe touch button events (On Press, On Release, On LongPress) */
+        ESP_ERROR_CHECK(touch_button_subscribe_event(button_handle[i],
+                                                     TOUCH_ELEM_EVENT_ON_PRESS |
+                                                     TOUCH_ELEM_EVENT_ON_RELEASE |
+                                                     TOUCH_ELEM_EVENT_ON_LONGPRESS,
+                                                     (void *)channel_array[i]));
     }
     ESP_LOGI(TAG, "Touch buttons created");
 
-#ifdef CONFIG_TE_PM_ENABLE
     touch_elem_sleep_config_t sleep_config = {
-        .scan_time = global_config.hardware.sample_count,
-        .sleep_time = global_config.hardware.sleep_cycle,
+        .sample_count = global_config.hardware.sample_count,
+        .sleep_cycle = global_config.hardware.sleep_cycle,
     };
-    ESP_ERROR_CHECK(touch_element_sleep_install(&sleep_config));
-#endif
+    /* Enable one of registered touch button as light/deep sleep wake-up source */
+    ESP_ERROR_CHECK(touch_element_enable_light_sleep(&sleep_config));
 
     touch_element_start();
-    ESP_LOGI(TAG, "Touch element library start");
-    xTaskCreate(&button_handler_task, "button_handler_task", 4 * 1024, NULL, 5, NULL);
-    vTaskDelay(pdMS_TO_TICKS(1000));
+    xTaskCreate(&button_handler_task, "button_handler_task", 4 * 1024, NULL, 6, NULL);
+    ESP_LOGI(TAG, "touch wakeup source is ready");
+    return ESP_OK;
 }

From 1ac3fc79b71dd6253237cfe2a6f51c940c6a6c60 Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Mon, 15 Aug 2022 18:09:45 +0200
Subject: [PATCH 098/665] unity: add linux port

This allows using unity fixture in Linux host tests
---
 components/unity/CMakeLists.txt     |  9 +++----
 components/unity/unity_port_linux.c | 42 +++++++++++++++++++++++++++++
 2 files changed, 46 insertions(+), 5 deletions(-)
 create mode 100644 components/unity/unity_port_linux.c

diff --git a/components/unity/CMakeLists.txt b/components/unity/CMakeLists.txt
index 9659dbba89..ff521fa1d4 100644
--- a/components/unity/CMakeLists.txt
+++ b/components/unity/CMakeLists.txt
@@ -32,6 +32,7 @@ if(NOT "${target}" STREQUAL "linux")
     list(APPEND srcs "unity_port_esp32.c")
     list(APPEND srcs "port/esp/unity_utils_memory_esp.c")
 else()
+    list(APPEND srcs "unity_port_linux.c")
     list(APPEND srcs "port/linux/unity_utils_memory_linux.c")
 endif()
 
@@ -43,10 +44,8 @@ if(CONFIG_UNITY_ENABLE_IDF_TEST_RUNNER)
     idf_component_optional_requires(PRIVATE spi_flash)
 endif()
 
-if(NOT "${target}" STREQUAL "linux")
-    target_compile_definitions(${COMPONENT_LIB} PUBLIC
-        -DUNITY_INCLUDE_CONFIG_H
-    )
-endif()
+target_compile_definitions(${COMPONENT_LIB} PUBLIC
+    -DUNITY_INCLUDE_CONFIG_H
+)
 
 target_compile_options(${COMPONENT_LIB} PRIVATE -Wno-unused-const-variable)
diff --git a/components/unity/unity_port_linux.c b/components/unity/unity_port_linux.c
new file mode 100644
index 0000000000..a295879c33
--- /dev/null
+++ b/components/unity/unity_port_linux.c
@@ -0,0 +1,42 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#include <string.h>
+#include <stdbool.h>
+#include <unistd.h>
+#include <stdio.h>
+#include <sys/time.h>
+#include "unity.h"
+#include "sdkconfig.h"
+
+
+static struct timeval s_test_start, s_test_stop;
+
+void unity_putc(int c)
+{
+    putc(c, stdout);
+}
+
+void unity_flush(void)
+{
+    fflush(stdout);
+    fsync(fileno(stdout));
+}
+
+void unity_exec_time_start(void)
+{
+    gettimeofday(&s_test_start, NULL);
+}
+
+void unity_exec_time_stop(void)
+{
+    gettimeofday(&s_test_stop, NULL);
+}
+
+uint32_t unity_exec_time_get_ms(void)
+{
+    return (uint32_t) (((s_test_stop.tv_sec * 1000000ULL + s_test_stop.tv_usec) -
+                        (s_test_start.tv_sec * 1000000ULL + s_test_start.tv_usec)) / 1000);
+}

From 91d0e016a118b30dc33a34973ddff7f657ae8fd1 Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Mon, 15 Aug 2022 18:12:04 +0200
Subject: [PATCH 099/665] spi_flash: fix build for Linux target

CONFIG_MMU_PAGE_SIZE is not defined for the Linux target, add a
fallback definition.
---
 components/spi_flash/partition.c | 9 ++++++++-
 1 file changed, 8 insertions(+), 1 deletion(-)

diff --git a/components/spi_flash/partition.c b/components/spi_flash/partition.c
index 1ff38261aa..a161c484e5 100644
--- a/components/spi_flash/partition.c
+++ b/components/spi_flash/partition.c
@@ -30,6 +30,13 @@
 #include "esp_private/partition_linux.h"
 #endif
 
+#ifndef CONFIG_IDF_TARGET_LINUX
+#define MMU_PAGE_SIZE CONFIG_MMU_PAGE_SIZE
+#else
+// No relation to the page size on Linux; assume the same value as on ESP32
+#define MMU_PAGE_SIZE 65536
+#endif // CONFIG_MMU_PAGE_SIZE
+
 #ifndef NDEBUG
 // Enable built-in checks in queue.h in debug builds
 #define INVARIANTS
@@ -78,7 +85,7 @@ static esp_err_t load_partitions(void)
     esp_rom_md5_init(&context);
 #endif
 
-    uint32_t partition_align_pg_size = (ESP_PARTITION_TABLE_OFFSET) & ~(CONFIG_MMU_PAGE_SIZE - 1);
+    uint32_t partition_align_pg_size = (ESP_PARTITION_TABLE_OFFSET) & ~(MMU_PAGE_SIZE - 1);
     uint32_t partition_pad = ESP_PARTITION_TABLE_OFFSET - partition_align_pg_size;
 
 #if CONFIG_IDF_TARGET_LINUX

From ab02e156015ca551d7a92ef0db04fdbf03b41246 Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Mon, 15 Aug 2022 18:13:47 +0200
Subject: [PATCH 100/665] spi_flash: use Unity fixture in the partition API
 test

---
 .../partition_api_test/CMakeLists.txt         |  2 +
 .../partition_api_test/main/CMakeLists.txt    |  4 +-
 ...tion_api_test.cpp => partition_api_test.c} | 97 ++++++++++++-------
 .../partition_api_test/sdkconfig.defaults     |  1 +
 4 files changed, 65 insertions(+), 39 deletions(-)
 rename components/spi_flash/host_test/partition_api_test/main/{partition_api_test.cpp => partition_api_test.c} (55%)

diff --git a/components/spi_flash/host_test/partition_api_test/CMakeLists.txt b/components/spi_flash/host_test/partition_api_test/CMakeLists.txt
index 469a614a14..3986bdb314 100644
--- a/components/spi_flash/host_test/partition_api_test/CMakeLists.txt
+++ b/components/spi_flash/host_test/partition_api_test/CMakeLists.txt
@@ -7,3 +7,5 @@ set(COMPONENTS main)
 list(APPEND EXTRA_COMPONENT_DIRS "$ENV{IDF_PATH}/tools/mocks/freertos/")
 
 project(partition_api_test)
+
+add_dependencies(partition_api_test.elf partition-table)
diff --git a/components/spi_flash/host_test/partition_api_test/main/CMakeLists.txt b/components/spi_flash/host_test/partition_api_test/main/CMakeLists.txt
index 408a6111e1..a43dde98bf 100644
--- a/components/spi_flash/host_test/partition_api_test/main/CMakeLists.txt
+++ b/components/spi_flash/host_test/partition_api_test/main/CMakeLists.txt
@@ -1,2 +1,2 @@
-idf_component_register(SRCS "partition_api_test.cpp"
-                       REQUIRES spi_flash)
+idf_component_register(SRCS "partition_api_test.c"
+                       REQUIRES spi_flash unity)
diff --git a/components/spi_flash/host_test/partition_api_test/main/partition_api_test.cpp b/components/spi_flash/host_test/partition_api_test/main/partition_api_test.c
similarity index 55%
rename from components/spi_flash/host_test/partition_api_test/main/partition_api_test.cpp
rename to components/spi_flash/host_test/partition_api_test/main/partition_api_test.c
index 4ee8849496..a4d5278c0a 100644
--- a/components/spi_flash/host_test/partition_api_test/main/partition_api_test.cpp
+++ b/components/spi_flash/host_test/partition_api_test/main/partition_api_test.c
@@ -10,64 +10,74 @@
 #include "esp_err.h"
 #include "esp_partition.h"
 #include "esp_private/partition_linux.h"
+#include "unity.h"
+#include "unity_fixture.h"
 
-int main(int argc, char **argv)
+
+TEST_GROUP(partition_api);
+
+TEST_SETUP(partition_api)
 {
-    printf("Partition API Linux emulation test: ");
+}
 
-    ////////////////////////////////////////
-    //PARTITION LOOKUP:
+TEST_TEAR_DOWN(partition_api)
+{
+}
 
-    //1. esp_partition_find (label=STORAGE)
+TEST(partition_api, test_partition_find_basic)
+{
     esp_partition_iterator_t iter = esp_partition_find(ESP_PARTITION_TYPE_DATA, ESP_PARTITION_SUBTYPE_ANY, "storage");
-    assert(iter);
+    TEST_ASSERT_NOT_NULL(iter);
 
-    //2. esp_partition_get (label=STORAGE)
     const esp_partition_t *part = esp_partition_get(iter);
-    assert(part);
+    TEST_ASSERT_NOT_NULL(part);
 
-    //3. esp_partition_iterator_release (label STORAGE iter): assumed OK
     esp_partition_iterator_release(iter);
+}
 
-    ////////////////////////////////////////
-    //ITERATORS, PARTITION PROPERTIES:
-
-    //4. esp_partition_find_first (type=APP, subtype=ANY)
-    const esp_partition_t *partition_app = esp_partition_find_first(ESP_PARTITION_TYPE_APP, ESP_PARTITION_SUBTYPE_ANY, NULL);
-    assert(partition_app);
-
-    //5. enumerate all APP partitions
-    iter = esp_partition_find(ESP_PARTITION_TYPE_APP, ESP_PARTITION_SUBTYPE_ANY, NULL);
-    assert(iter);
+TEST(partition_api, test_partition_find_app)
+{
+    esp_partition_iterator_t iter = esp_partition_find(ESP_PARTITION_TYPE_APP, ESP_PARTITION_SUBTYPE_ANY, NULL);
+    TEST_ASSERT_NOT_NULL(iter);
     size_t counter = 0;
 
     while (iter != NULL) {
         const esp_partition_t *part_data = esp_partition_get(iter);
         counter++;
-        assert(part_data);
+        TEST_ASSERT_NOT_NULL(part_data);
         iter = esp_partition_next(iter);
     }
     esp_partition_iterator_release(iter);
+}
 
-    //6. enumerate all DATA partitions and print details for each
-    iter = esp_partition_find(ESP_PARTITION_TYPE_DATA, ESP_PARTITION_SUBTYPE_ANY, NULL);
-    assert(iter);
-    counter = 0;
+TEST(partition_api, test_partition_find_data)
+{
+    esp_partition_iterator_t iter = esp_partition_find(ESP_PARTITION_TYPE_DATA, ESP_PARTITION_SUBTYPE_ANY, NULL);
+    TEST_ASSERT_NOT_NULL(iter);
+    size_t counter = 0;
 
     while (iter != NULL) {
         const esp_partition_t *part_data = esp_partition_get(iter);
         counter++;
-        assert(part_data);
+        TEST_ASSERT_NOT_NULL(part_data);
         iter = esp_partition_next(iter);
     }
     esp_partition_iterator_release(iter);
+}
+
+TEST(partition_api, test_partition_find_first)
+{
+    const esp_partition_t *partition_app = esp_partition_find_first(ESP_PARTITION_TYPE_APP, ESP_PARTITION_SUBTYPE_ANY, NULL);
+    TEST_ASSERT_NOT_NULL(partition_app);
 
-    //7. esp_partition_find_first (type=DATA, label=STORAGE)
     const esp_partition_t *partition_data = esp_partition_find_first(ESP_PARTITION_TYPE_DATA, ESP_PARTITION_SUBTYPE_ANY, "storage");
-    assert(partition_data);
+    TEST_ASSERT_NOT_NULL(partition_data);
+}
 
-    /////////////////////////////////////
-    //OPERATIONS
+TEST(partition_api, test_partition_ops)
+{
+    const esp_partition_t *partition_data = esp_partition_find_first(ESP_PARTITION_TYPE_DATA, ESP_PARTITION_SUBTYPE_ANY, "storage");
+    TEST_ASSERT_NOT_NULL(partition_data);
 
     uint8_t buff[] = "ABCDEFGHIJKLMNOP";
     size_t bufsize = sizeof(buff);
@@ -75,12 +85,12 @@ int main(int argc, char **argv)
 
     //8. esp_partition_write/raw
     esp_err_t err = esp_partition_write(partition_data, off, (const void *)buff, bufsize);
-    assert(err == ESP_OK);
+    TEST_ESP_OK(err);
 
     //9. esp_partition_read/raw
     uint8_t buffout[32] = {0};
     err = esp_partition_read(partition_data, off, (void *)buffout, bufsize);
-    assert(err == ESP_OK);
+    TEST_ESP_OK(err);
 
     //10. esp_partition_erase_range
     uint8_t buferase[bufsize];
@@ -90,17 +100,30 @@ int main(int argc, char **argv)
 
     err = esp_partition_erase_range(partition_data, sector_off, SPI_FLASH_SEC_SIZE);
     assert(esp_partition_read(partition_data, off, (void *)buffout, bufsize) == ESP_OK);
-    assert(err == ESP_OK && memcmp(buffout, buferase, bufsize) == 0);
+    TEST_ESP_OK(err);
+    TEST_ASSERT_EQUAL(0, memcmp(buffout, buferase, bufsize));
 
     //11. esp_partition_verify (partition_data)
     const esp_partition_t *verified_partition = esp_partition_verify(partition_data);
-    assert(verified_partition != NULL);
+    TEST_ASSERT_NOT_NULL(verified_partition);
+}
 
-    //12. release SPI FLASH emulation block from memory
-    err = esp_partition_file_munmap();
-    assert(err == ESP_OK);
+TEST_GROUP_RUNNER(partition_api)
+{
+    RUN_TEST_CASE(partition_api, test_partition_find_basic);
+    RUN_TEST_CASE(partition_api, test_partition_find_app);
+    RUN_TEST_CASE(partition_api, test_partition_find_data);
+    RUN_TEST_CASE(partition_api, test_partition_find_first);
+    RUN_TEST_CASE(partition_api, test_partition_ops);
+}
 
-    printf("OK\n");
+static void run_all_tests(void)
+{
+    RUN_TEST_GROUP(partition_api);
+}
 
+int main(int argc, char **argv)
+{
+    UNITY_MAIN_FUNC(run_all_tests);
     return 0;
 }
diff --git a/components/spi_flash/host_test/partition_api_test/sdkconfig.defaults b/components/spi_flash/host_test/partition_api_test/sdkconfig.defaults
index 47666febd9..275e768c6c 100644
--- a/components/spi_flash/host_test/partition_api_test/sdkconfig.defaults
+++ b/components/spi_flash/host_test/partition_api_test/sdkconfig.defaults
@@ -1,6 +1,7 @@
 CONFIG_IDF_TARGET="linux"
 CONFIG_COMPILER_CXX_EXCEPTIONS=y
 CONFIG_UNITY_ENABLE_IDF_TEST_RUNNER=n
+CONFIG_UNITY_ENABLE_FIXTURE=y
 CONFIG_PARTITION_TABLE_CUSTOM=y
 CONFIG_PARTITION_TABLE_CUSTOM_FILENAME="partition_table.csv"
 CONFIG_ESPTOOLPY_FLASHSIZE="4MB"

From 181105cddb376e41bd596e77bc9a7e6756b8fb28 Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Mon, 15 Aug 2022 18:25:14 +0200
Subject: [PATCH 101/665] ci: run partition API test on host

---
 .gitlab/ci/host-test.yml | 8 ++++++++
 1 file changed, 8 insertions(+)

diff --git a/.gitlab/ci/host-test.yml b/.gitlab/ci/host-test.yml
index b2333592ca..834de0ffe7 100644
--- a/.gitlab/ci/host-test.yml
+++ b/.gitlab/ci/host-test.yml
@@ -431,6 +431,14 @@ test_linux_example:
     - timeout 5 ./build/linux_host_app.elf >test.log || true
     - grep "Restarting" test.log
 
+test_partition_api_host:
+  extends: .host_test_template
+  script:
+    - cd ${IDF_PATH}/components/spi_flash/host_test/partition_api_test
+    - idf.py build
+    - timeout 5 ./build/partition_api_test.elf >test.log
+    - grep " 0 Failures" test.log
+
 test_gen_soc_caps_kconfig:
   extends: .host_test_template
   script:

From 746f4b814c3c68bfdc1e31ec6f7ad9e8b20af774 Mon Sep 17 00:00:00 2001
From: "Michael (XIAO Xufeng)" <xiaoxufeng@espressif.com>
Date: Thu, 28 Jul 2022 10:47:13 +0800
Subject: [PATCH 102/665] uart: move frequency of clock sources out of HAL

---
 components/driver/include/driver/uart.h       | 12 ++++
 components/driver/uart.c                      | 68 ++++++++++++++++++-
 components/esp_hw_support/test/test_dport.c   | 11 ++-
 components/esp_pm/pm_impl.c                   |  7 +-
 components/esp_system/test/test_sleep.c       |  6 +-
 components/hal/esp32/include/hal/uart_ll.h    | 40 +++--------
 components/hal/esp32c2/include/hal/uart_ll.h  | 29 ++------
 components/hal/esp32c3/include/hal/uart_ll.h  | 28 ++------
 components/hal/esp32h2/include/hal/uart_ll.h  | 28 ++------
 components/hal/esp32s2/include/hal/uart_ll.h  | 22 ++----
 components/hal/esp32s3/include/hal/uart_ll.h  | 28 ++------
 components/hal/include/hal/uart_hal.h         |  6 +-
 components/hal/uart_hal.c                     | 11 ++-
 .../soc/esp32/include/soc/Kconfig.soc_caps.in |  4 ++
 components/soc/esp32/include/soc/soc_caps.h   |  1 +
 .../esp32c2/include/soc/Kconfig.soc_caps.in   |  4 ++
 components/soc/esp32c2/include/soc/soc_caps.h |  5 +-
 .../esp32c3/include/soc/Kconfig.soc_caps.in   |  4 ++
 components/soc/esp32c3/include/soc/soc_caps.h |  5 +-
 .../esp32h2/include/soc/Kconfig.soc_caps.in   |  4 ++
 components/soc/esp32h2/include/soc/soc_caps.h |  5 +-
 .../esp32s2/include/soc/Kconfig.soc_caps.in   |  4 ++
 components/soc/esp32s2/include/soc/soc_caps.h |  1 +
 .../esp32s3/include/soc/Kconfig.soc_caps.in   |  4 ++
 components/soc/esp32s3/include/soc/soc_caps.h |  1 +
 tools/ci/check_copyright_ignore.txt           |  1 -
 26 files changed, 172 insertions(+), 167 deletions(-)

diff --git a/components/driver/include/driver/uart.h b/components/driver/include/driver/uart.h
index c2eada0bf4..b410d2917e 100644
--- a/components/driver/include/driver/uart.h
+++ b/components/driver/include/driver/uart.h
@@ -195,6 +195,18 @@ esp_err_t uart_set_parity(uart_port_t uart_num, uart_parity_t parity_mode);
  */
 esp_err_t uart_get_parity(uart_port_t uart_num, uart_parity_t* parity_mode);
 
+/**
+ * @brief Get the frequency of a clock source for the UART
+ *
+ * @param sclk Clock source
+ * @param[out] out_freq_hz Output of frequency, in Hz
+ *
+ * @return
+ *  - ESP_ERR_INVALID_ARG: if the clock source is not supported
+ *  - otherwise ESP_OK
+ */
+esp_err_t uart_get_sclk_freq(uart_sclk_t sclk, uint32_t* out_freq_hz);
+
 /**
  * @brief Set UART baud rate.
  *
diff --git a/components/driver/uart.c b/components/driver/uart.c
index ca67130f43..b68b2900e1 100644
--- a/components/driver/uart.c
+++ b/components/driver/uart.c
@@ -17,6 +17,7 @@
 #include "freertos/ringbuf.h"
 #include "hal/uart_hal.h"
 #include "hal/gpio_hal.h"
+#include "hal/clk_tree_ll.h"
 #include "soc/uart_periph.h"
 #include "soc/rtc_cntl_reg.h"
 #include "driver/uart.h"
@@ -199,6 +200,47 @@ static void uart_module_disable(uart_port_t uart_num)
     UART_EXIT_CRITICAL(&(uart_context[uart_num].spinlock));
 }
 
+esp_err_t uart_get_sclk_freq(uart_sclk_t sclk, uint32_t* out_freq_hz)
+{
+    uint32_t freq;
+    switch (sclk) {
+#if SOC_UART_SUPPORT_APB_CLK
+    case UART_SCLK_APB:
+        freq = esp_clk_apb_freq();
+        break;
+#endif
+#if SOC_UART_SUPPORT_AHB_CLK
+    case UART_SCLK_AHB:
+        freq = APB_CLK_FREQ;    //This only exist on H2. Fix this when H2 MP is supported.
+        break;
+#endif
+#if SOC_UART_SUPPORT_PLL_F40M_CLK
+    case UART_SCLK_PLL_F40M:
+        freq = 40 * MHZ;
+        break;
+#endif
+#if SOC_UART_SUPPORT_REF_TICK
+    case UART_SCLK_REF_TICK:
+        freq = REF_CLK_FREQ;
+        break;
+#endif
+#if SOC_UART_SUPPORT_RTC_CLK
+    case UART_SCLK_RTC:
+        freq = RTC_CLK_FREQ;
+        break;
+#endif
+#if SOC_UART_SUPPORT_XTAL_CLK
+    case UART_SCLK_XTAL:
+        freq = esp_clk_xtal_freq();
+        break;
+#endif
+    default:
+        return ESP_ERR_INVALID_ARG;
+    }
+    *out_freq_hz = freq;
+    return ESP_OK;
+}
+
 esp_err_t uart_set_word_length(uart_port_t uart_num, uart_word_length_t data_bit)
 {
     ESP_RETURN_ON_FALSE((uart_num < UART_NUM_MAX), ESP_FAIL, UART_TAG, "uart_num error");
@@ -256,8 +298,16 @@ esp_err_t uart_get_parity(uart_port_t uart_num, uart_parity_t *parity_mode)
 esp_err_t uart_set_baudrate(uart_port_t uart_num, uint32_t baud_rate)
 {
     ESP_RETURN_ON_FALSE((uart_num < UART_NUM_MAX), ESP_FAIL, UART_TAG, "uart_num error");
+
+    uart_sclk_t src_clk;
+    uint32_t sclk_freq;
+
+    uart_hal_get_sclk(&(uart_context[uart_num].hal), &src_clk);
+    esp_err_t err = uart_get_sclk_freq(src_clk, &sclk_freq);
+    assert(err == ESP_OK);
+
     UART_ENTER_CRITICAL(&(uart_context[uart_num].spinlock));
-    uart_hal_set_baudrate(&(uart_context[uart_num].hal), baud_rate);
+    uart_hal_set_baudrate(&(uart_context[uart_num].hal), baud_rate, sclk_freq);
     UART_EXIT_CRITICAL(&(uart_context[uart_num].spinlock));
     return ESP_OK;
 }
@@ -265,8 +315,16 @@ esp_err_t uart_set_baudrate(uart_port_t uart_num, uint32_t baud_rate)
 esp_err_t uart_get_baudrate(uart_port_t uart_num, uint32_t *baudrate)
 {
     ESP_RETURN_ON_FALSE((uart_num < UART_NUM_MAX), ESP_FAIL, UART_TAG, "uart_num error");
+
+    uart_sclk_t src_clk;
+    uint32_t sclk_freq;
+
+    uart_hal_get_sclk(&(uart_context[uart_num].hal), &src_clk);
+    esp_err_t err = uart_get_sclk_freq(src_clk, &sclk_freq);
+    assert(err == ESP_OK);
+
     UART_ENTER_CRITICAL(&(uart_context[uart_num].spinlock));
-    uart_hal_get_baudrate(&(uart_context[uart_num].hal), baudrate);
+    uart_hal_get_baudrate(&(uart_context[uart_num].hal), baudrate, sclk_freq);
     UART_EXIT_CRITICAL(&(uart_context[uart_num].spinlock));
     return ESP_OK;
 }
@@ -688,10 +746,14 @@ esp_err_t uart_param_config(uart_port_t uart_num, const uart_config_t *uart_conf
         periph_rtc_dig_clk8m_enable();
     }
 #endif
+    uint32_t sclk_freq;
+    esp_err_t err = uart_get_sclk_freq(uart_config->source_clk, &sclk_freq);
+    assert(err == ESP_OK);
+
     UART_ENTER_CRITICAL(&(uart_context[uart_num].spinlock));
     uart_hal_init(&(uart_context[uart_num].hal), uart_num);
     uart_hal_set_sclk(&(uart_context[uart_num].hal), uart_config->source_clk);
-    uart_hal_set_baudrate(&(uart_context[uart_num].hal), uart_config->baud_rate);
+    uart_hal_set_baudrate(&(uart_context[uart_num].hal), uart_config->baud_rate, sclk_freq);
     uart_hal_set_parity(&(uart_context[uart_num].hal), uart_config->parity);
     uart_hal_set_data_bit_num(&(uart_context[uart_num].hal), uart_config->data_bits);
     uart_hal_set_stop_bits(&(uart_context[uart_num].hal), uart_config->stop_bits);
diff --git a/components/esp_hw_support/test/test_dport.c b/components/esp_hw_support/test/test_dport.c
index 97a971aefe..02975e42ea 100644
--- a/components/esp_hw_support/test/test_dport.c
+++ b/components/esp_hw_support/test/test_dport.c
@@ -17,6 +17,7 @@
 #include "freertos/task.h"
 #include "freertos/semphr.h"
 #include "freertos/xtensa_timer.h"
+#include "driver/uart.h"
 #include "unity.h"
 #include "test_utils.h"
 #include "esp_rom_uart.h"
@@ -140,7 +141,10 @@ void run_tasks_with_change_freq_cpu(int cpu_freq_mhz)
         esp_rom_uart_tx_wait_idle(uart_num);
         rtc_clk_cpu_freq_set_config(&new_config);
         uart_ll_set_sclk(UART_LL_GET_HW(uart_num), UART_SCLK_DEFAULT);
-        uart_ll_set_baudrate(UART_LL_GET_HW(uart_num), uart_baud);
+
+        uint32_t sclk_freq;
+        TEST_ESP_OK(uart_get_sclk_freq(UART_SCLK_DEFAULT, &sclk_freq));
+        uart_ll_set_baudrate(UART_LL_GET_HW(uart_num), uart_baud, sclk_freq);
         /* adjust RTOS ticks */
         _xt_tick_divisor = cpu_freq_mhz * 1000000 / XT_TICK_PER_SEC;
         vTaskDelay(2);
@@ -153,7 +157,10 @@ void run_tasks_with_change_freq_cpu(int cpu_freq_mhz)
     esp_rom_uart_tx_wait_idle(uart_num);
     rtc_clk_cpu_freq_set_config(&old_config);
     uart_ll_set_sclk(UART_LL_GET_HW(uart_num), UART_SCLK_DEFAULT);
-    uart_ll_set_baudrate(UART_LL_GET_HW(uart_num), uart_baud);
+
+    uint32_t sclk_freq;
+    TEST_ESP_OK(uart_get_sclk_freq(UART_SCLK_DEFAULT, &sclk_freq));
+    uart_ll_set_baudrate(UART_LL_GET_HW(uart_num), uart_baud, sclk_freq);
     _xt_tick_divisor = old_config.freq_mhz * 1000000 / XT_TICK_PER_SEC;
 }
 
diff --git a/components/esp_pm/pm_impl.c b/components/esp_pm/pm_impl.c
index d00f24a9aa..36ece69223 100644
--- a/components/esp_pm/pm_impl.c
+++ b/components/esp_pm/pm_impl.c
@@ -20,6 +20,7 @@
 #include "soc/rtc.h"
 #include "hal/uart_ll.h"
 #include "hal/uart_types.h"
+#include "driver/uart.h"
 
 #include "freertos/FreeRTOS.h"
 #include "freertos/task.h"
@@ -732,7 +733,11 @@ void esp_pm_impl_init(void)
     while(!uart_ll_is_tx_idle(UART_LL_GET_HW(CONFIG_ESP_CONSOLE_UART_NUM)));
     /* When DFS is enabled, override system setting and use REFTICK as UART clock source */
     uart_ll_set_sclk(UART_LL_GET_HW(CONFIG_ESP_CONSOLE_UART_NUM), clk_source);
-    uart_ll_set_baudrate(UART_LL_GET_HW(CONFIG_ESP_CONSOLE_UART_NUM), CONFIG_ESP_CONSOLE_UART_BAUDRATE);
+
+    uint32_t sclk_freq;
+    esp_err_t err = uart_get_sclk_freq(clk_source, &sclk_freq);
+    assert(err == ESP_OK);
+    uart_ll_set_baudrate(UART_LL_GET_HW(CONFIG_ESP_CONSOLE_UART_NUM), CONFIG_ESP_CONSOLE_UART_BAUDRATE, sclk_freq);
 #endif // CONFIG_ESP_CONSOLE_UART
 
 #ifdef CONFIG_PM_TRACE
diff --git a/components/esp_system/test/test_sleep.c b/components/esp_system/test/test_sleep.c
index 9979b1e624..1a9e2d4df0 100644
--- a/components/esp_system/test/test_sleep.c
+++ b/components/esp_system/test/test_sleep.c
@@ -15,6 +15,7 @@
 #include "soc/gpio_periph.h"
 #include "hal/uart_types.h"
 #include "hal/uart_ll.h"
+#include "driver/uart.h"
 #include "soc/rtc.h"            // for wakeup trigger defines
 #include "soc/rtc_periph.h"     // for read rtc registers directly (cause)
 #include "soc/soc.h"            // for direct register read macros
@@ -208,7 +209,10 @@ TEST_CASE("light sleep and frequency switching", "[deepsleep]")
     clk_source = UART_SCLK_XTAL;
 #endif
     uart_ll_set_sclk(UART_LL_GET_HW(CONFIG_ESP_CONSOLE_UART_NUM), clk_source);
-    uart_ll_set_baudrate(UART_LL_GET_HW(CONFIG_ESP_CONSOLE_UART_NUM), CONFIG_ESP_CONSOLE_UART_BAUDRATE);
+
+    uint32_t sclk_freq;
+    TEST_ESP_OK(uart_get_sclk_freq(clk_source, &sclk_freq));
+    uart_ll_set_baudrate(UART_LL_GET_HW(CONFIG_ESP_CONSOLE_UART_NUM), CONFIG_ESP_CONSOLE_UART_BAUDRATE, sclk_freq);
 #endif
 
     rtc_cpu_freq_config_t config_xtal, config_default;
diff --git a/components/hal/esp32/include/hal/uart_ll.h b/components/hal/esp32/include/hal/uart_ll.h
index de8fc640ff..7e8e6ae050 100644
--- a/components/hal/esp32/include/hal/uart_ll.h
+++ b/components/hal/esp32/include/hal/uart_ll.h
@@ -1,16 +1,8 @@
-// Copyright 2015-2019 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 // The LL layer for UART register operations.
 // Note that most of the register operations in this layer are non-atomic operations.
@@ -89,31 +81,19 @@ FORCE_INLINE_ATTR void uart_ll_get_sclk(uart_dev_t *hw, uart_sclk_t* source_clk)
     *source_clk = hw->conf0.tick_ref_always_on ? UART_SCLK_APB : UART_SCLK_REF_TICK;
 }
 
-/**
- * @brief  Get the UART source clock frequency.
- *
- * @param  hw Beginning address of the peripheral registers.
- *
- * @return Current source clock frequency
- */
-FORCE_INLINE_ATTR uint32_t uart_ll_get_sclk_freq(uart_dev_t *hw)
-{
-    return (hw->conf0.tick_ref_always_on) ? APB_CLK_FREQ : REF_CLK_FREQ;
-}
-
 /**
  * @brief  Configure the baud-rate.
  *
  * @param  hw Beginning address of the peripheral registers.
  * @param  baud The baud-rate to be set. When the source clock is APB, the max baud-rate is `UART_LL_BITRATE_MAX`
+ * @param  sclk_freq Frequency of the clock source of UART, in Hz.
 
  * @return None
  */
-FORCE_INLINE_ATTR void uart_ll_set_baudrate(uart_dev_t *hw, uint32_t baud)
+FORCE_INLINE_ATTR void uart_ll_set_baudrate(uart_dev_t *hw, uint32_t baud, uint32_t sclk_freq)
 {
-    uint32_t sclk_freq, clk_div;
+    uint32_t clk_div;
 
-    sclk_freq = uart_ll_get_sclk_freq(hw);
     clk_div = ((sclk_freq) << 4) / baud;
     // The baud-rate configuration register is divided into
     // an integer part and a fractional part.
@@ -125,12 +105,12 @@ FORCE_INLINE_ATTR void uart_ll_set_baudrate(uart_dev_t *hw, uint32_t baud)
  * @brief  Get the current baud-rate.
  *
  * @param  hw Beginning address of the peripheral registers.
+ * @param  sclk_freq Frequency of the clock source of UART, in Hz.
  *
  * @return The current baudrate
  */
-FORCE_INLINE_ATTR uint32_t uart_ll_get_baudrate(uart_dev_t *hw)
+FORCE_INLINE_ATTR uint32_t uart_ll_get_baudrate(uart_dev_t *hw, uint32_t sclk_freq)
 {
-    uint32_t sclk_freq = uart_ll_get_sclk_freq(hw);
     typeof(hw->clk_div) div_reg = hw->clk_div;
     return ((sclk_freq << 4)) / ((div_reg.div_int << 4) | div_reg.div_frag);
 }
diff --git a/components/hal/esp32c2/include/hal/uart_ll.h b/components/hal/esp32c2/include/hal/uart_ll.h
index 8d38c0e9e1..eb6752f2d1 100644
--- a/components/hal/esp32c2/include/hal/uart_ll.h
+++ b/components/hal/esp32c2/include/hal/uart_ll.h
@@ -11,7 +11,6 @@
 #pragma once
 #include "hal/uart_types.h"
 #include "soc/uart_periph.h"
-#include "hal/clk_tree_ll.h"
 
 #ifdef __cplusplus
 extern "C" {
@@ -142,38 +141,18 @@ static inline void uart_ll_get_sclk(uart_dev_t *hw, uart_sclk_t *source_clk)
     }
 }
 
-/**
- * @brief  Get the UART source clock frequency.
- *
- * @param  hw Beginning address of the peripheral registers.
- *
- * @return Current source clock frequency
- */
-static inline uint32_t uart_ll_get_sclk_freq(uart_dev_t *hw)
-{
-    switch (hw->clk_conf.sclk_sel) {
-        default:
-        case 1:
-            return APB_CLK_FREQ;
-        case 2:
-            return RTC_CLK_FREQ;
-        case 3:
-            return clk_ll_xtal_load_freq_mhz() * MHZ;
-    }
-}
-
 /**
  * @brief  Configure the baud-rate.
  *
  * @param  hw Beginning address of the peripheral registers.
  * @param  baud The baud rate to be set.
+ * @param  sclk_freq Frequency of the clock source of UART, in Hz.
  *
  * @return None
  */
-static inline void uart_ll_set_baudrate(uart_dev_t *hw, uint32_t baud)
+static inline void uart_ll_set_baudrate(uart_dev_t *hw, uint32_t baud, uint32_t sclk_freq)
 {
 #define DIV_UP(a, b)    (((a) + (b) - 1) / (b))
-    uint32_t sclk_freq = uart_ll_get_sclk_freq(hw);
     const uint32_t max_div = BIT(12) - 1;   // UART divider integer part only has 12 bits
     int sclk_div = DIV_UP(sclk_freq, max_div * baud);
 
@@ -190,12 +169,12 @@ static inline void uart_ll_set_baudrate(uart_dev_t *hw, uint32_t baud)
  * @brief  Get the current baud-rate.
  *
  * @param  hw Beginning address of the peripheral registers.
+ * @param  sclk_freq Frequency of the clock source of UART, in Hz.
  *
  * @return The current baudrate
  */
-static inline uint32_t uart_ll_get_baudrate(uart_dev_t *hw)
+static inline uint32_t uart_ll_get_baudrate(uart_dev_t *hw, uint32_t sclk_freq)
 {
-    uint32_t sclk_freq = uart_ll_get_sclk_freq(hw);
     typeof(hw->clk_div) div_reg = hw->clk_div;
     return ((sclk_freq << 4)) / (((div_reg.div_int << 4) | div_reg.div_frag) * (hw->clk_conf.sclk_div_num + 1));
 }
diff --git a/components/hal/esp32c3/include/hal/uart_ll.h b/components/hal/esp32c3/include/hal/uart_ll.h
index 7757929adb..067c79ce37 100644
--- a/components/hal/esp32c3/include/hal/uart_ll.h
+++ b/components/hal/esp32c3/include/hal/uart_ll.h
@@ -144,38 +144,18 @@ static inline void uart_ll_get_sclk(uart_dev_t *hw, uart_sclk_t *source_clk)
     }
 }
 
-/**
- * @brief  Get the UART source clock frequency.
- *
- * @param  hw Beginning address of the peripheral registers.
- *
- * @return Current source clock frequency
- */
-static inline uint32_t uart_ll_get_sclk_freq(uart_dev_t *hw)
-{
-    switch (hw->clk_conf.sclk_sel) {
-        default:
-        case 1:
-            return APB_CLK_FREQ;
-        case 2:
-            return RTC_CLK_FREQ;
-        case 3:
-            return XTAL_CLK_FREQ;
-    }
-}
-
 /**
  * @brief  Configure the baud-rate.
  *
  * @param  hw Beginning address of the peripheral registers.
  * @param  baud The baud rate to be set.
+ * @param  sclk_freq Frequency of the clock source of UART, in Hz.
  *
  * @return None
  */
-static inline void uart_ll_set_baudrate(uart_dev_t *hw, uint32_t baud)
+static inline void uart_ll_set_baudrate(uart_dev_t *hw, uint32_t baud, uint32_t sclk_freq)
 {
 #define DIV_UP(a, b)    (((a) + (b) - 1) / (b))
-    uint32_t sclk_freq = uart_ll_get_sclk_freq(hw);
     const uint32_t max_div = BIT(12) - 1;   // UART divider integer part only has 12 bits
     int sclk_div = DIV_UP(sclk_freq, max_div * baud);
 
@@ -192,12 +172,12 @@ static inline void uart_ll_set_baudrate(uart_dev_t *hw, uint32_t baud)
  * @brief  Get the current baud-rate.
  *
  * @param  hw Beginning address of the peripheral registers.
+ * @param  sclk_freq Frequency of the clock source of UART, in Hz.
  *
  * @return The current baudrate
  */
-static inline uint32_t uart_ll_get_baudrate(uart_dev_t *hw)
+static inline uint32_t uart_ll_get_baudrate(uart_dev_t *hw, uint32_t sclk_freq)
 {
-    uint32_t sclk_freq = uart_ll_get_sclk_freq(hw);
     typeof(hw->clk_div) div_reg = hw->clk_div;
     return ((sclk_freq << 4)) / (((div_reg.div_int << 4) | div_reg.div_frag) * (HAL_FORCE_READ_U32_REG_FIELD(hw->clk_conf, sclk_div_num) + 1));
 }
diff --git a/components/hal/esp32h2/include/hal/uart_ll.h b/components/hal/esp32h2/include/hal/uart_ll.h
index 3e9e15f983..d0eeca30a6 100644
--- a/components/hal/esp32h2/include/hal/uart_ll.h
+++ b/components/hal/esp32h2/include/hal/uart_ll.h
@@ -144,38 +144,18 @@ static inline void uart_ll_get_sclk(uart_dev_t *hw, uart_sclk_t *source_clk)
     }
 }
 
-/**
- * @brief  Get the UART source clock frequency.
- *
- * @param  hw Beginning address of the peripheral registers.
- *
- * @return Current source clock frequency
- */
-static inline uint32_t uart_ll_get_sclk_freq(uart_dev_t *hw)
-{
-    switch (hw->clk_conf.sclk_sel) {
-        default:
-        case 1:
-            return APB_CLK_FREQ;
-        case 2:
-            return RTC_CLK_FREQ;
-        case 3:
-            return XTAL_CLK_FREQ;
-    }
-}
-
 /**
  * @brief  Configure the baud-rate.
  *
  * @param  hw Beginning address of the peripheral registers.
  * @param  baud The baud rate to be set.
+ * @param  sclk_freq Frequency of the clock source of UART, in Hz.
  *
  * @return None
  */
-static inline void uart_ll_set_baudrate(uart_dev_t *hw, uint32_t baud)
+static inline void uart_ll_set_baudrate(uart_dev_t *hw, uint32_t baud, uint32_t sclk_freq)
 {
 #define DIV_UP(a, b)    (((a) + (b) - 1) / (b))
-    uint32_t sclk_freq = uart_ll_get_sclk_freq(hw);
     const uint32_t max_div = BIT(12) - 1;   // UART divider integer part only has 12 bits
     int sclk_div = DIV_UP(sclk_freq, max_div * baud);
 
@@ -192,12 +172,12 @@ static inline void uart_ll_set_baudrate(uart_dev_t *hw, uint32_t baud)
  * @brief  Get the current baud-rate.
  *
  * @param  hw Beginning address of the peripheral registers.
+ * @param  sclk_freq Frequency of the clock source of UART, in Hz.
  *
  * @return The current baudrate
  */
-static inline uint32_t uart_ll_get_baudrate(uart_dev_t *hw)
+static inline uint32_t uart_ll_get_baudrate(uart_dev_t *hw, uint32_t sclk_freq)
 {
-    uint32_t sclk_freq = uart_ll_get_sclk_freq(hw);
     typeof(hw->clk_div) div_reg = hw->clk_div;
     return ((sclk_freq << 4)) / (((div_reg.div_int << 4) | div_reg.div_frag) * (HAL_FORCE_READ_U32_REG_FIELD(hw->clk_conf, sclk_div_num) + 1));
 }
diff --git a/components/hal/esp32s2/include/hal/uart_ll.h b/components/hal/esp32s2/include/hal/uart_ll.h
index b5e27a37bd..90e7fb01d8 100644
--- a/components/hal/esp32s2/include/hal/uart_ll.h
+++ b/components/hal/esp32s2/include/hal/uart_ll.h
@@ -79,31 +79,19 @@ FORCE_INLINE_ATTR void uart_ll_get_sclk(uart_dev_t *hw, uart_sclk_t* source_clk)
     *source_clk = hw->conf0.tick_ref_always_on ? UART_SCLK_APB : UART_SCLK_REF_TICK;
 }
 
-/**
- * @brief  Get the UART source clock frequency.
- *
- * @param  hw Beginning address of the peripheral registers.
- *
- * @return Current source clock frequency
- */
-FORCE_INLINE_ATTR uint32_t uart_ll_get_sclk_freq(uart_dev_t *hw)
-{
-    return (hw->conf0.tick_ref_always_on) ? APB_CLK_FREQ : REF_CLK_FREQ;
-}
-
 /**
  * @brief  Configure the baud-rate.
  *
  * @param  hw Beginning address of the peripheral registers.
  * @param  baud The baud rate to be set. When the source clock is APB, the max baud rate is `UART_LL_BITRATE_MAX`
+ * @param  sclk_freq Frequency of the clock source of UART, in Hz.
 
  * @return None
  */
-FORCE_INLINE_ATTR void uart_ll_set_baudrate(uart_dev_t *hw, uint32_t baud)
+FORCE_INLINE_ATTR void uart_ll_set_baudrate(uart_dev_t *hw, uint32_t baud, uint32_t sclk_freq)
 {
-    uint32_t sclk_freq, clk_div;
+    uint32_t clk_div;
 
-    sclk_freq = uart_ll_get_sclk_freq(hw);
     clk_div = ((sclk_freq) << 4) / baud;
     // The baud rate configuration register is divided into
     // an integer part and a fractional part.
@@ -115,12 +103,12 @@ FORCE_INLINE_ATTR void uart_ll_set_baudrate(uart_dev_t *hw, uint32_t baud)
  * @brief  Get the current baud-rate.
  *
  * @param  hw Beginning address of the peripheral registers.
+ * @param  sclk_freq Frequency of the clock source of UART, in Hz.
  *
  * @return The current baudrate
  */
-FORCE_INLINE_ATTR uint32_t uart_ll_get_baudrate(uart_dev_t *hw)
+FORCE_INLINE_ATTR uint32_t uart_ll_get_baudrate(uart_dev_t *hw, uint32_t sclk_freq)
 {
-    uint32_t sclk_freq = uart_ll_get_sclk_freq(hw);
     typeof(hw->clk_div) div_reg = hw->clk_div;
     return ((sclk_freq << 4)) / ((div_reg.div_int << 4) | div_reg.div_frag);
 }
diff --git a/components/hal/esp32s3/include/hal/uart_ll.h b/components/hal/esp32s3/include/hal/uart_ll.h
index d1afedc577..261f0e9dd8 100644
--- a/components/hal/esp32s3/include/hal/uart_ll.h
+++ b/components/hal/esp32s3/include/hal/uart_ll.h
@@ -117,38 +117,18 @@ FORCE_INLINE_ATTR void uart_ll_get_sclk(uart_dev_t *hw, uart_sclk_t *source_clk)
     }
 }
 
-/**
- * @brief  Get the UART source clock frequency.
- *
- * @param  hw Beginning address of the peripheral registers.
- *
- * @return Current source clock frequency
- */
-FORCE_INLINE_ATTR uint32_t uart_ll_get_sclk_freq(uart_dev_t *hw)
-{
-    switch (hw->clk_conf.sclk_sel) {
-        default:
-        case 1:
-            return APB_CLK_FREQ;
-        case 2:
-            return RTC_CLK_FREQ;
-        case 3:
-            return XTAL_CLK_FREQ;
-    }
-}
-
 /**
  * @brief  Configure the baud-rate.
  *
  * @param  hw Beginning address of the peripheral registers.
  * @param  baud The baud rate to be set.
+ * @param  sclk_freq Frequency of the clock source of UART, in Hz.
  *
  * @return None
  */
-FORCE_INLINE_ATTR void uart_ll_set_baudrate(uart_dev_t *hw, uint32_t baud)
+FORCE_INLINE_ATTR void uart_ll_set_baudrate(uart_dev_t *hw, uint32_t baud, uint32_t sclk_freq)
 {
 #define DIV_UP(a, b)    (((a) + (b) - 1) / (b))
-    uint32_t sclk_freq = uart_ll_get_sclk_freq(hw);
     const uint32_t max_div = BIT(12) - 1;   // UART divider integer part only has 12 bits
     int sclk_div = DIV_UP(sclk_freq, max_div * baud);
 
@@ -165,12 +145,12 @@ FORCE_INLINE_ATTR void uart_ll_set_baudrate(uart_dev_t *hw, uint32_t baud)
  * @brief  Get the current baud-rate.
  *
  * @param  hw Beginning address of the peripheral registers.
+ * @param  sclk_freq Frequency of the clock source of UART, in Hz.
  *
  * @return The current baudrate
  */
-FORCE_INLINE_ATTR uint32_t uart_ll_get_baudrate(uart_dev_t *hw)
+FORCE_INLINE_ATTR uint32_t uart_ll_get_baudrate(uart_dev_t *hw, uint32_t sclk_freq)
 {
-    uint32_t sclk_freq = uart_ll_get_sclk_freq(hw);
     uart_clkdiv_reg_t div_reg = hw->clkdiv;
     return ((sclk_freq << 4)) /
         (((div_reg.clkdiv << 4) | div_reg.clkdiv_frag) * (HAL_FORCE_READ_U32_REG_FIELD(hw->clk_conf, sclk_div_num) + 1));
diff --git a/components/hal/include/hal/uart_hal.h b/components/hal/include/hal/uart_hal.h
index 6445d76967..89c89ed400 100644
--- a/components/hal/include/hal/uart_hal.h
+++ b/components/hal/include/hal/uart_hal.h
@@ -203,10 +203,11 @@ void uart_hal_get_sclk(uart_hal_context_t *hal, uart_sclk_t *sclk);
  *
  * @param  hal Context of the HAL layer
  * @param  baud_rate The baud-rate to be set
+ * @param  sclk_freq Frequency of the clock source of UART, in Hz.
  *
  * @return None
  */
-void uart_hal_set_baudrate(uart_hal_context_t *hal, uint32_t baud_rate);
+void uart_hal_set_baudrate(uart_hal_context_t *hal, uint32_t baud_rate, uint32_t sclk_freq);
 
 /**
  * @brief  Configure the UART stop bit
@@ -408,10 +409,11 @@ void uart_hal_get_parity(uart_hal_context_t *hal, uart_parity_t *parity_mode);
  *
  * @param  hal Context of the HAL layer
  * @param  baud_rate Pointer to accept the current baud-rate
+ * @param  sclk_freq Frequency of the clock source of UART, in Hz.
  *
  * @return None
  */
-void uart_hal_get_baudrate(uart_hal_context_t *hal, uint32_t *baud_rate);
+void uart_hal_get_baudrate(uart_hal_context_t *hal, uint32_t *baud_rate, uint32_t sclk_freq);
 
 /**
  * @brief Get the hw flow control configuration
diff --git a/components/hal/uart_hal.c b/components/hal/uart_hal.c
index 3e6862d0cb..5656b2def9 100644
--- a/components/hal/uart_hal.c
+++ b/components/hal/uart_hal.c
@@ -17,14 +17,14 @@ void uart_hal_get_sclk(uart_hal_context_t *hal, uart_sclk_t *sclk)
     uart_ll_get_sclk(hal->dev, sclk);
 }
 
-void uart_hal_set_baudrate(uart_hal_context_t *hal, uint32_t baud_rate)
+void uart_hal_set_baudrate(uart_hal_context_t *hal, uint32_t baud_rate, uint32_t sclk_freq)
 {
-    uart_ll_set_baudrate(hal->dev, baud_rate);
+    uart_ll_set_baudrate(hal->dev, baud_rate, sclk_freq);
 }
 
-void uart_hal_get_baudrate(uart_hal_context_t *hal, uint32_t *baud_rate)
+void uart_hal_get_baudrate(uart_hal_context_t *hal, uint32_t *baud_rate, uint32_t sclk_freq)
 {
-    *baud_rate = uart_ll_get_baudrate(hal->dev);
+    *baud_rate = uart_ll_get_baudrate(hal->dev, sclk_freq);
 }
 
 void uart_hal_set_stop_bits(uart_hal_context_t *hal, uart_stop_bits_t stop_bit)
@@ -131,9 +131,6 @@ void uart_hal_init(uart_hal_context_t *hal, int uart_num)
 {
     // Set default clock source
     uart_ll_set_sclk(hal->dev, UART_SCLK_DEFAULT);
-    // Set default baud: 115200, use APB clock.
-    const uint32_t baud_def = 115200;
-    uart_ll_set_baudrate(hal->dev, baud_def);
     // Set UART mode.
     uart_ll_set_mode(hal->dev, UART_MODE_UART);
     // Disable UART parity
diff --git a/components/soc/esp32/include/soc/Kconfig.soc_caps.in b/components/soc/esp32/include/soc/Kconfig.soc_caps.in
index c4466d4269..e66cff9f1d 100644
--- a/components/soc/esp32/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32/include/soc/Kconfig.soc_caps.in
@@ -595,6 +595,10 @@ config SOC_UART_NUM
     int
     default 3
 
+config SOC_UART_SUPPORT_APB_CLK
+    bool
+    default y
+
 config SOC_UART_SUPPORT_REF_TICK
     bool
     default y
diff --git a/components/soc/esp32/include/soc/soc_caps.h b/components/soc/esp32/include/soc/soc_caps.h
index e9fa2b4228..5c82fc76d6 100644
--- a/components/soc/esp32/include/soc/soc_caps.h
+++ b/components/soc/esp32/include/soc/soc_caps.h
@@ -305,6 +305,7 @@
 /*-------------------------- UART CAPS ---------------------------------------*/
 // ESP32 have 3 UART.
 #define SOC_UART_NUM                (3)
+#define SOC_UART_SUPPORT_APB_CLK    (1)         /*!< Support APB as the clock source */
 #define SOC_UART_SUPPORT_REF_TICK   (1)         /*!< Support REF_TICK as the clock source */
 #define SOC_UART_FIFO_LEN           (128)       /*!< The UART hardware FIFO length */
 #define SOC_UART_BITRATE_MAX        (5000000)   /*!< Max bit rate supported by UART */
diff --git a/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in b/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in
index e4baa151fd..177dc74bdc 100644
--- a/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in
@@ -495,6 +495,10 @@ config SOC_UART_SUPPORT_WAKEUP_INT
     bool
     default y
 
+config SOC_UART_SUPPORT_PLL_F40M_CLK
+    bool
+    default y
+
 config SOC_UART_SUPPORT_RTC_CLK
     bool
     default y
diff --git a/components/soc/esp32c2/include/soc/soc_caps.h b/components/soc/esp32c2/include/soc/soc_caps.h
index 965ff9fe1d..98d6674a1f 100644
--- a/components/soc/esp32c2/include/soc/soc_caps.h
+++ b/components/soc/esp32c2/include/soc/soc_caps.h
@@ -240,8 +240,9 @@
 #define SOC_UART_FIFO_LEN           (128)      /*!< The UART hardware FIFO length */
 #define SOC_UART_BITRATE_MAX        (5000000)  /*!< Max bit rate supported by UART */
 #define SOC_UART_SUPPORT_WAKEUP_INT (1)         /*!< Support UART wakeup interrupt */
-#define SOC_UART_SUPPORT_RTC_CLK    (1)
-#define SOC_UART_SUPPORT_XTAL_CLK   (1)
+#define SOC_UART_SUPPORT_PLL_F40M_CLK (1)   /*!< Support APB as the clock source */
+#define SOC_UART_SUPPORT_RTC_CLK    (1)     /*!< Support RTC clock as the clock source */
+#define SOC_UART_SUPPORT_XTAL_CLK   (1)     /*!< Support XTAL clock as the clock source */
 
 // UART has an extra TX_WAIT_SEND state when the FIFO is not empty and XOFF is enabled
 #define SOC_UART_SUPPORT_FSM_TX_WAIT_SEND   (1)
diff --git a/components/soc/esp32c3/include/soc/Kconfig.soc_caps.in b/components/soc/esp32c3/include/soc/Kconfig.soc_caps.in
index 83b5f689f9..b7ef94e4b3 100644
--- a/components/soc/esp32c3/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32c3/include/soc/Kconfig.soc_caps.in
@@ -723,6 +723,10 @@ config SOC_UART_BITRATE_MAX
     int
     default 5000000
 
+config SOC_UART_SUPPORT_APB_CLK
+    bool
+    default y
+
 config SOC_UART_SUPPORT_RTC_CLK
     bool
     default y
diff --git a/components/soc/esp32c3/include/soc/soc_caps.h b/components/soc/esp32c3/include/soc/soc_caps.h
index 16a3a21d8b..57d9172c4b 100644
--- a/components/soc/esp32c3/include/soc/soc_caps.h
+++ b/components/soc/esp32c3/include/soc/soc_caps.h
@@ -334,8 +334,9 @@
 #define SOC_UART_FIFO_LEN           (128)      /*!< The UART hardware FIFO length */
 #define SOC_UART_BITRATE_MAX        (5000000)  /*!< Max bit rate supported by UART */
 
-#define SOC_UART_SUPPORT_RTC_CLK    (1)
-#define SOC_UART_SUPPORT_XTAL_CLK   (1)
+#define SOC_UART_SUPPORT_APB_CLK    (1)     /*!< Support APB as the clock source */
+#define SOC_UART_SUPPORT_RTC_CLK    (1)     /*!< Support RTC clock as the clock source */
+#define SOC_UART_SUPPORT_XTAL_CLK   (1)     /*!< Support XTAL clock as the clock source */
 #define SOC_UART_SUPPORT_WAKEUP_INT (1)         /*!< Support UART wakeup interrupt */
 #define SOC_UART_REQUIRE_CORE_RESET (1)
 
diff --git a/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in b/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in
index 2852aa37f7..6b24c9e14d 100644
--- a/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in
@@ -691,6 +691,10 @@ config SOC_UART_SUPPORT_WAKEUP_INT
     bool
     default y
 
+config SOC_UART_SUPPORT_AHB_CLK
+    bool
+    default y
+
 config SOC_UART_SUPPORT_RTC_CLK
     bool
     default y
diff --git a/components/soc/esp32h2/include/soc/soc_caps.h b/components/soc/esp32h2/include/soc/soc_caps.h
index dd42e85503..98f1917bc9 100644
--- a/components/soc/esp32h2/include/soc/soc_caps.h
+++ b/components/soc/esp32h2/include/soc/soc_caps.h
@@ -333,8 +333,9 @@
 #define SOC_UART_FIFO_LEN           (128)      /*!< The UART hardware FIFO length */
 #define SOC_UART_BITRATE_MAX        (5000000)  /*!< Max bit rate supported by UART */
 #define SOC_UART_SUPPORT_WAKEUP_INT (1)        /*!< Support UART wakeup interrupt */
-#define SOC_UART_SUPPORT_RTC_CLK    (1)
-#define SOC_UART_SUPPORT_XTAL_CLK   (1)
+#define SOC_UART_SUPPORT_AHB_CLK    (1)     /*!< Support AHB as the clock source */
+#define SOC_UART_SUPPORT_RTC_CLK    (1)     /*!< Support RTC clock as the clock source */
+#define SOC_UART_SUPPORT_XTAL_CLK   (1)     /*!< Support XTAL clock as the clock source */
 
 // UART has an extra TX_WAIT_SEND state when the FIFO is not empty and XOFF is enabled
 #define SOC_UART_SUPPORT_FSM_TX_WAIT_SEND   (1)
diff --git a/components/soc/esp32s2/include/soc/Kconfig.soc_caps.in b/components/soc/esp32s2/include/soc/Kconfig.soc_caps.in
index aa1161a6c4..5745f484f1 100644
--- a/components/soc/esp32s2/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32s2/include/soc/Kconfig.soc_caps.in
@@ -691,6 +691,10 @@ config SOC_UART_SUPPORT_WAKEUP_INT
     bool
     default y
 
+config SOC_UART_SUPPORT_APB_CLK
+    bool
+    default y
+
 config SOC_UART_SUPPORT_REF_TICK
     bool
     default y
diff --git a/components/soc/esp32s2/include/soc/soc_caps.h b/components/soc/esp32s2/include/soc/soc_caps.h
index 5bdc088149..abe7b30877 100644
--- a/components/soc/esp32s2/include/soc/soc_caps.h
+++ b/components/soc/esp32s2/include/soc/soc_caps.h
@@ -306,6 +306,7 @@
 // ESP32-S2 has 2 UART.
 #define SOC_UART_NUM                (2)
 #define SOC_UART_SUPPORT_WAKEUP_INT (1)         /*!< Support UART wakeup interrupt */
+#define SOC_UART_SUPPORT_APB_CLK    (1)         /*!< Support APB as the clock source */
 #define SOC_UART_SUPPORT_REF_TICK   (1)         /*!< Support REF_TICK as the clock source */
 #define SOC_UART_FIFO_LEN           (128)       /*!< The UART hardware FIFO length */
 #define SOC_UART_BITRATE_MAX        (5000000)   /*!< Max bit rate supported by UART */
diff --git a/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in b/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
index 9ac34bc0ef..523c1ce28e 100644
--- a/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
@@ -787,6 +787,10 @@ config SOC_UART_SUPPORT_WAKEUP_INT
     bool
     default y
 
+config SOC_UART_SUPPORT_APB_CLK
+    bool
+    default y
+
 config SOC_UART_SUPPORT_RTC_CLK
     bool
     default y
diff --git a/components/soc/esp32s3/include/soc/soc_caps.h b/components/soc/esp32s3/include/soc/soc_caps.h
index 333d6364c1..b38f6a5d75 100644
--- a/components/soc/esp32s3/include/soc/soc_caps.h
+++ b/components/soc/esp32s3/include/soc/soc_caps.h
@@ -322,6 +322,7 @@
 // UART has an extra TX_WAIT_SEND state when the FIFO is not empty and XOFF is enabled
 #define SOC_UART_SUPPORT_FSM_TX_WAIT_SEND   (1)
 #define SOC_UART_SUPPORT_WAKEUP_INT (1)        /*!< Support UART wakeup interrupt */
+#define SOC_UART_SUPPORT_APB_CLK    (1)     /*!< Support APB as the clock source */
 #define SOC_UART_SUPPORT_RTC_CLK    (1)     /*!< Support RTC clock as the clock source */
 #define SOC_UART_SUPPORT_XTAL_CLK   (1)     /*!< Support XTAL clock as the clock source */
 #define SOC_UART_REQUIRE_CORE_RESET (1)
diff --git a/tools/ci/check_copyright_ignore.txt b/tools/ci/check_copyright_ignore.txt
index d0f5a7c197..ee86aacd99 100644
--- a/tools/ci/check_copyright_ignore.txt
+++ b/tools/ci/check_copyright_ignore.txt
@@ -732,7 +732,6 @@ components/hal/esp32/include/hal/rwdt_ll.h
 components/hal/esp32/include/hal/spi_flash_encrypted_ll.h
 components/hal/esp32/include/hal/touch_sensor_hal.h
 components/hal/esp32/include/hal/trace_ll.h
-components/hal/esp32/include/hal/uart_ll.h
 components/hal/esp32c3/hmac_hal.c
 components/hal/esp32c3/include/hal/aes_ll.h
 components/hal/esp32c3/include/hal/ds_ll.h

From ce80aae46040baca0a846b098e23f973bdb2f3b6 Mon Sep 17 00:00:00 2001
From: "Michael (XIAO Xufeng)" <xiaoxufeng@espressif.com>
Date: Thu, 28 Jul 2022 10:49:39 +0800
Subject: [PATCH 103/665] docs: update console frequency for ESP32-C2

---
 docs/en/get-started/establish-serial-connection.rst | 12 ++++++++++--
 1 file changed, 10 insertions(+), 2 deletions(-)

diff --git a/docs/en/get-started/establish-serial-connection.rst b/docs/en/get-started/establish-serial-connection.rst
index 3e76eaf508..664d8c3cf8 100644
--- a/docs/en/get-started/establish-serial-connection.rst
+++ b/docs/en/get-started/establish-serial-connection.rst
@@ -243,12 +243,20 @@ Verify serial connection
 
 Now verify that the serial connection is operational. You can do this using a serial terminal program by checking if you get any output on the terminal after resetting {IDF_TARGET_NAME}.
 
+.. only:: esp32c2
+
+    The default console baudrate on ESP32-C2 is 115200 when using a 40MHz XTAL, or 74880 when using a 26MHz XTAL.
+
+.. only:: not esp32c2
+
+    The default console baudrate on {IDF_TARGET_NAME} is 115200.
+
 Windows and Linux
 ^^^^^^^^^^^^^^^^^
 
 In this example we will use `PuTTY SSH Client <https://www.putty.org/>`_ that is available for both Windows and Linux. You can use other serial programs and set communication parameters like below.
 
-Run terminal, set identified serial port, baud rate = 115200, data bits = 8, stop bits = 1, and parity = N. Below are example screen shots of setting the port and such transmission parameters (in short described as  115200-8-1-N) on Windows and Linux. Remember to select exactly the same serial port you have identified in steps above.
+Run terminal, set identified serial port, baud rate = 115200 (change this to the default baudrate your chip is using), data bits = 8, stop bits = 1, and parity = N. Below are example screen shots of setting the port and such transmission parameters (in short described as  115200-8-1-N) on Windows and Linux. Remember to select exactly the same serial port you have identified in steps above.
 
 .. figure:: ../../_static/putty-settings-windows.png
     :align: center
@@ -283,7 +291,7 @@ To spare you the trouble of installing a serial terminal program, macOS offers t
 
     /dev/cu.Bluetooth-Incoming-Port /dev/cu.SLAB_USBtoUART      /dev/cu.SLAB_USBtoUART7
 
-- The output will vary depending on the type and the number of boards connected to your PC. Then pick the device name of your board and run::
+- The output will vary depending on the type and the number of boards connected to your PC. Then pick the device name of your board and run (change 115200 to the default baudrate your chip is using)::
 
     screen /dev/cu.device_name 115200
 

From ad2a15d5496feb42d655244f1f922b6d61bba87a Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Mon, 25 Jul 2022 14:41:51 +0200
Subject: [PATCH 104/665] ci: enable artifacts for test_pytest_qemu

---
 .gitlab/ci/host-test.yml | 10 +++++++++-
 1 file changed, 9 insertions(+), 1 deletion(-)

diff --git a/.gitlab/ci/host-test.yml b/.gitlab/ci/host-test.yml
index b2333592ca..97640cdd57 100644
--- a/.gitlab/ci/host-test.yml
+++ b/.gitlab/ci/host-test.yml
@@ -442,9 +442,17 @@ test_pytest_qemu:
     - .host_test_template
     - .before_script_build_jobs
   image: $QEMU_IMAGE
+  artifacts:
+    when: always
+    paths:
+      - XUNIT_RESULT.xml
+      - pytest_embedded_log/
+    reports:
+      junit: XUNIT_RESULT.xml
+    expire_in: 1 week
   script:
     - run_cmd python tools/ci/ci_build_apps.py . -vv
       --target esp32
       --pytest-apps
       -m qemu
-    - pytest --target esp32 -m qemu --embedded-services idf,qemu
+    - pytest --target esp32 -m qemu --embedded-services idf,qemu --junitxml=XUNIT_RESULT.xml

From f1aa0eb15be1bec20dd76d5c44325e8798ce406f Mon Sep 17 00:00:00 2001
From: Harshit Malpani <harshit.malpani@espressif.com>
Date: Thu, 28 Jul 2022 17:48:40 +0530
Subject: [PATCH 105/665] example: Add coap_client example_test

---
 examples/protocols/.build-test-rules.yml      |  7 +++----
 examples/protocols/coap_client/README.md      |  4 ++--
 .../coap_client/pytest_coap_client_example.py | 21 +++++++++++++++++++
 examples/protocols/coap_client/sdkconfig.ci   |  8 +++++++
 4 files changed, 34 insertions(+), 6 deletions(-)
 create mode 100644 examples/protocols/coap_client/pytest_coap_client_example.py
 create mode 100644 examples/protocols/coap_client/sdkconfig.ci

diff --git a/examples/protocols/.build-test-rules.yml b/examples/protocols/.build-test-rules.yml
index dd07fc0a53..37eb932ba0 100644
--- a/examples/protocols/.build-test-rules.yml
+++ b/examples/protocols/.build-test-rules.yml
@@ -53,10 +53,9 @@ examples/protocols/asio/udp_echo_server:
       reason: lack of runners
 
 examples/protocols/coap_client:
-  disable:
-    - if: IDF_TARGET == "esp32c2"
-      temporary: true
-      reason: target esp32c2 is not supported yet
+  disable_test:
+    - if: IDF_TARGET != "esp32"
+      reason: running this test on single platform is sufficient for coverage
 
 examples/protocols/coap_server:
   disable:
diff --git a/examples/protocols/coap_client/README.md b/examples/protocols/coap_client/README.md
index 6a3ea197d5..a9b39c55cd 100644
--- a/examples/protocols/coap_client/README.md
+++ b/examples/protocols/coap_client/README.md
@@ -1,5 +1,5 @@
-| Supported Targets | ESP32 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
-| ----------------- | ----- | -------- | -------- | -------- |
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- |
 
 
 # CoAP client example
diff --git a/examples/protocols/coap_client/pytest_coap_client_example.py b/examples/protocols/coap_client/pytest_coap_client_example.py
new file mode 100644
index 0000000000..6e70feb74c
--- /dev/null
+++ b/examples/protocols/coap_client/pytest_coap_client_example.py
@@ -0,0 +1,21 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: Unlicense OR CC0-1.0
+import pexpect
+import pytest
+from pytest_embedded import Dut
+
+
+@pytest.mark.esp32
+@pytest.mark.ethernet
+def test_coap_example(dut: Dut) -> None:
+    dut.expect('Loaded app from partition at offset', timeout=30)
+    try:
+        dut.expect(r'IPv4 address: (\d+\.\d+\.\d+\.\d+)[^\d]', timeout=30)
+    except pexpect.exceptions.TIMEOUT:
+        raise ValueError('ENV_TEST_FAILURE: Cannot connect to AP/Ethernet')
+
+    dut.expect('DNS lookup succeeded', timeout=30)
+    dut.expect('Received', timeout=30)
+    dut.expect(r'This server is using the Eclipse Californium \(Cf\) CoAP framework', timeout=30)
+    dut.expect(r'published under EPL\+EDL: http://www\.eclipse\.org/californium/', timeout=30)
+    dut.expect('Starting again!', timeout=30)
diff --git a/examples/protocols/coap_client/sdkconfig.ci b/examples/protocols/coap_client/sdkconfig.ci
new file mode 100644
index 0000000000..f958eb22e9
--- /dev/null
+++ b/examples/protocols/coap_client/sdkconfig.ci
@@ -0,0 +1,8 @@
+CONFIG_EXAMPLE_CONNECT_ETHERNET=y
+CONFIG_EXAMPLE_CONNECT_WIFI=n
+CONFIG_EXAMPLE_USE_INTERNAL_ETHERNET=y
+CONFIG_EXAMPLE_ETH_PHY_IP101=y
+CONFIG_EXAMPLE_ETH_MDC_GPIO=23
+CONFIG_EXAMPLE_ETH_MDIO_GPIO=18
+CONFIG_EXAMPLE_ETH_PHY_RST_GPIO=5
+CONFIG_EXAMPLE_ETH_PHY_ADDR=1

From c78f126eed97302168590563d9551e0385d56939 Mon Sep 17 00:00:00 2001
From: Alex Lisitsyn <aleks@espressif.com>
Date: Tue, 16 Aug 2022 13:10:13 +0800
Subject: [PATCH 106/665] driver: uart rs485 fix test sync issues and fail
 threshold

---
 components/driver/test/test_rs485.c | 24 +++++++++++++++---------
 1 file changed, 15 insertions(+), 9 deletions(-)

diff --git a/components/driver/test/test_rs485.c b/components/driver/test/test_rs485.c
index b716d18da3..d2f0f5ad14 100644
--- a/components/driver/test/test_rs485.c
+++ b/components/driver/test/test_rs485.c
@@ -23,14 +23,20 @@
 #define UART1_RTS_PIN   (18)
 
 // Number of packets to be send during test
-#define PACKETS_NUMBER  (40)
+#define PACKETS_NUMBER  (30)
 
 // Wait timeout for uart driver
-#define PACKET_READ_TICS    (1000 / portTICK_PERIOD_MS)
+#define PACKET_READ_TICS        (2000 / portTICK_PERIOD_MS)
+// This is for workarond to avoid master-slave syncronization issues
+// when slave gets the "Master_started" signal with delay ~2-3 seconds
+#define TEST_ALLOW_PROC_FAIL    (10)
+#define TEST_CHECK_PROC_FAIL(fails, threshold) TEST_ASSERT((fails * 100 / PACKETS_NUMBER) <= threshold)
 
 #if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32S2, ESP32S3, ESP32C3, ESP32C2, ESP32H2)
 //No runners
 
+static const char *TAG = "rs485_test";
+
 // The table for fast CRC16 calculation
 static const uint8_t crc_hi[] = {
     0x00, 0xC1, 0x81, 0x40, 0x01, 0xC0, 0x80, 0x41, 0x01, 0xC0, 0x80, 0x41,
@@ -160,7 +166,7 @@ static void rs485_init(void)
         .rx_flow_ctrl_thresh = 120,
         .source_clk = UART_SCLK_DEFAULT,
     };
-    printf("RS485 port initialization...\r\n");
+    ESP_LOGI(TAG, "RS485 port initialization...");
     TEST_ESP_OK(uart_wait_tx_idle_polling(UART_NUM1));
     // Configure UART1 parameters
     TEST_ESP_OK(uart_param_config(UART_NUM1, &uart_config));
@@ -199,9 +205,9 @@ static void rs485_slave(void)
     rs485_init();
     uint8_t* slave_data = (uint8_t*) malloc(BUF_SIZE);
     uint16_t err_count = 0, good_count = 0;
-    printf("Start recieve loop.\r\n");
     unity_send_signal("Slave_ready");
     unity_wait_for_signal("Master_started");
+    ESP_LOGI(TAG, "Start recieve loop.");
     for(int pack_count = 0; pack_count < PACKETS_NUMBER; pack_count++) {
         //Read slave_data from UART
         int len = uart_read_bytes(UART_NUM1, slave_data, BUF_SIZE, PACKET_READ_TICS);
@@ -223,12 +229,12 @@ static void rs485_slave(void)
             err_count++;
         }
     }
-    printf("Test completed. Received packets = %d, errors = %d\r\n", good_count, err_count);
+    ESP_LOGI(TAG, "Test completed. Received packets = %d, errors = %d", good_count, err_count);
     // Wait for packet to be sent
     uart_wait_tx_done(UART_NUM1, PACKET_READ_TICS);
     free(slave_data);
     uart_driver_delete(UART_NUM1);
-    TEST_ASSERT(err_count < 2);
+    TEST_CHECK_PROC_FAIL(err_count, TEST_ALLOW_PROC_FAIL);
 }
 
 // Master test of multi device test case.
@@ -243,7 +249,7 @@ static void rs485_master(void)
     // The master test case should be synchronized with slave
     unity_wait_for_signal("Slave_ready");
     unity_send_signal("Master_started");
-    printf("Start recieve loop.\r\n");
+    ESP_LOGI(TAG, "Start recieve loop.");
     for(int i = 0; i < PACKETS_NUMBER; i++) {
         // Form random buffer with CRC16
         buffer_fill_random(master_buffer, BUF_SIZE);
@@ -276,8 +282,8 @@ static void rs485_master(void)
     free(master_buffer);
     free(slave_buffer);
     uart_driver_delete(UART_NUM1);
-    TEST_ASSERT(err_count <= 1);
-    printf("Test completed. Received packets = %d, errors = %d\r\n", (uint16_t)good_count, (uint16_t)err_count);
+    ESP_LOGI(TAG, "Test completed. Received packets = %d, errors = %d", good_count, err_count);
+    TEST_CHECK_PROC_FAIL(err_count, TEST_ALLOW_PROC_FAIL);
 }
 
 /*

From 1e3bbd03de0ad1e2b25ee595b13addf951d66d32 Mon Sep 17 00:00:00 2001
From: Mahavir Jain <mahavir@espressif.com>
Date: Mon, 15 Aug 2022 11:19:12 +0530
Subject: [PATCH 107/665] examples: blufi: fix API usage for generating dhm
 secret

API usage for `mbedtls_dhm_calc_secret` was incorrect, fixed by
providing correct RNG function pointer. This behavior was changed in
mbedTLS-3.x update.

Tested BluFi provisioning with this fix.

Closes IDF-5796
Closes https://github.com/espressif/esp-idf/issues/9488
---
 examples/bluetooth/blufi/main/blufi_security.c | 15 +++++++++++----
 1 file changed, 11 insertions(+), 4 deletions(-)

diff --git a/examples/bluetooth/blufi/main/blufi_security.c b/examples/bluetooth/blufi/main/blufi_security.c
index bfec66c845..5dd304b034 100644
--- a/examples/bluetooth/blufi/main/blufi_security.c
+++ b/examples/bluetooth/blufi/main/blufi_security.c
@@ -104,18 +104,25 @@ void blufi_dh_negotiate_data_handler(uint8_t *data, int len, uint8_t **output_da
         }
         free(blufi_sec->dh_param);
         blufi_sec->dh_param = NULL;
-        ret = mbedtls_dhm_make_public(&blufi_sec->dhm, (int) mbedtls_mpi_size( &blufi_sec->dhm.MBEDTLS_PRIVATE(P) ), blufi_sec->self_public_key, mbedtls_mpi_size( &blufi_sec->dhm.MBEDTLS_PRIVATE(P) ), myrand, NULL);
+
+        const int dhm_len = mbedtls_dhm_get_len(&blufi_sec->dhm);
+        ret = mbedtls_dhm_make_public(&blufi_sec->dhm, dhm_len, blufi_sec->self_public_key, dhm_len, myrand, NULL);
         if (ret) {
             BLUFI_ERROR("%s make public failed %d\n", __func__, ret);
             btc_blufi_report_error(ESP_BLUFI_MAKE_PUBLIC_ERROR);
             return;
         }
 
-        mbedtls_dhm_calc_secret( &blufi_sec->dhm,
+        ret = mbedtls_dhm_calc_secret( &blufi_sec->dhm,
                 blufi_sec->share_key,
                 SHARE_KEY_BIT_LEN,
                 &blufi_sec->share_len,
-                NULL, NULL);
+                myrand, NULL);
+        if (ret) {
+            BLUFI_ERROR("%s mbedtls_dhm_calc_secret failed %d\n", __func__, ret);
+            btc_blufi_report_error(ESP_BLUFI_DH_PARAM_ERROR);
+            return;
+        }
 
         ret = mbedtls_md5(blufi_sec->share_key, blufi_sec->share_len, blufi_sec->psk);
 
@@ -129,7 +136,7 @@ void blufi_dh_negotiate_data_handler(uint8_t *data, int len, uint8_t **output_da
 
         /* alloc output data */
         *output_data = &blufi_sec->self_public_key[0];
-        *output_len = mbedtls_mpi_size( &blufi_sec->dhm.MBEDTLS_PRIVATE(P) );
+        *output_len = dhm_len;
         *need_free = false;
 
     }

From bc372f8f559cf7b34bc86e289a5458db27de2b7c Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Mon, 18 Jul 2022 18:07:32 +0800
Subject: [PATCH 108/665] rgb_lcd: deprecate esp_lcd_color_space_t

---
 .../esp_lcd/include/esp_lcd_panel_vendor.h       |  5 ++++-
 components/esp_lcd/include/esp_lcd_types.h       | 16 +++++++++++++---
 components/esp_lcd/src/esp_lcd_panel_nt35510.c   |  6 +++---
 components/esp_lcd/src/esp_lcd_panel_ssd1306.c   |  1 -
 components/esp_lcd/src/esp_lcd_panel_st7789.c    |  6 +++---
 .../test_apps/i2c_lcd/main/test_i2c_lcd_panel.c  |  1 -
 .../test_apps/i80_lcd/main/test_i80_lcd_panel.c  |  4 ++--
 .../test_apps/spi_lcd/main/test_spi_lcd_panel.c  |  6 +++---
 components/hal/include/hal/lcd_types.h           |  8 ++++++++
 .../migration-guides/release-5.x/peripherals.rst |  1 +
 .../lcd/i2c_oled/main/i2c_oled_example_main.c    |  1 -
 .../main/i80_controller_example_main.c           |  6 +++---
 .../main/spi_lcd_touch_example_main.c            |  4 ++--
 .../lcd/tjpgd/main/lcd_tjpgd_example_main.c      |  2 +-
 14 files changed, 43 insertions(+), 24 deletions(-)

diff --git a/components/esp_lcd/include/esp_lcd_panel_vendor.h b/components/esp_lcd/include/esp_lcd_panel_vendor.h
index 2503adeb7e..7dfeda7671 100644
--- a/components/esp_lcd/include/esp_lcd_panel_vendor.h
+++ b/components/esp_lcd/include/esp_lcd_panel_vendor.h
@@ -18,7 +18,10 @@ extern "C" {
  */
 typedef struct {
     int reset_gpio_num; /*!< GPIO used to reset the LCD panel, set to -1 if it's not used */
-    esp_lcd_color_space_t color_space; /*!< Set the color space used by the LCD panel */
+    union {
+        lcd_color_rgb_endian_t color_space; /*!< @deprecated Set RGB color space, please use rgb_endian instead */
+        lcd_color_rgb_endian_t rgb_endian;  /*!< Set RGB data endian: RGB or BGR */
+    };
     unsigned int bits_per_pixel;       /*!< Color depth, in bpp */
     struct {
         unsigned int reset_active_high: 1; /*!< Setting this if the panel reset is high level active */
diff --git a/components/esp_lcd/include/esp_lcd_types.h b/components/esp_lcd/include/esp_lcd_types.h
index 7d4953247f..e0b2c330bf 100644
--- a/components/esp_lcd/include/esp_lcd_types.h
+++ b/components/esp_lcd/include/esp_lcd_types.h
@@ -1,10 +1,12 @@
 /*
- * SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
  *
  * SPDX-License-Identifier: Apache-2.0
  */
 #pragma once
 
+#include "hal/lcd_types.h"
+
 #ifdef __cplusplus
 extern "C" {
 #endif
@@ -12,14 +14,22 @@ extern "C" {
 typedef struct esp_lcd_panel_io_t *esp_lcd_panel_io_handle_t; /*!< Type of LCD panel IO handle */
 typedef struct esp_lcd_panel_t *esp_lcd_panel_handle_t;       /*!< Type of LCD panel handle */
 
+/** @cond */
 /**
- * @brief LCD color space type definition
+ * @brief LCD color space type definition (WRONG!)
+ * @deprecated RGB and BGR should belong to the same color space, but this enum take them both as two different color spaces.
+ *             If you want to use a enum to describe a color space, please use lcd_color_space_t instead.
  */
 typedef enum {
     ESP_LCD_COLOR_SPACE_RGB,        /*!< Color space: RGB */
     ESP_LCD_COLOR_SPACE_BGR,        /*!< Color space: BGR */
     ESP_LCD_COLOR_SPACE_MONOCHROME, /*!< Color space: monochrome */
-} esp_lcd_color_space_t;
+} esp_lcd_color_space_t __attribute__((deprecated));
+
+// Ensure binary compatibility with lcd_color_rgb_endian_t
+_Static_assert((lcd_color_rgb_endian_t)ESP_LCD_COLOR_SPACE_RGB == LCD_RGB_ENDIAN_RGB, "ESP_LCD_COLOR_SPACE_RGB is not compatible with LCD_RGB_ENDIAN_RGB");
+_Static_assert((lcd_color_rgb_endian_t)ESP_LCD_COLOR_SPACE_BGR == LCD_RGB_ENDIAN_BGR, "ESP_LCD_COLOR_SPACE_BGR is not compatible with LCD_RGB_ENDIAN_BGR");
+/** @endcond */
 
 #ifdef __cplusplus
 }
diff --git a/components/esp_lcd/src/esp_lcd_panel_nt35510.c b/components/esp_lcd/src/esp_lcd_panel_nt35510.c
index 8a66a5a77b..ed036a3435 100644
--- a/components/esp_lcd/src/esp_lcd_panel_nt35510.c
+++ b/components/esp_lcd/src/esp_lcd_panel_nt35510.c
@@ -66,11 +66,11 @@ esp_err_t esp_lcd_new_panel_nt35510(const esp_lcd_panel_io_handle_t io, const es
         ESP_GOTO_ON_ERROR(gpio_config(&io_conf), err, TAG, "configure GPIO for RST line failed");
     }
 
-    switch (panel_dev_config->color_space) {
-    case ESP_LCD_COLOR_SPACE_RGB:
+    switch (panel_dev_config->rgb_endian) {
+    case LCD_RGB_ENDIAN_RGB:
         nt35510->madctl_val = 0;
         break;
-    case ESP_LCD_COLOR_SPACE_BGR:
+    case LCD_RGB_ENDIAN_BGR:
         nt35510->madctl_val |= LCD_CMD_BGR_BIT;
         break;
     default:
diff --git a/components/esp_lcd/src/esp_lcd_panel_ssd1306.c b/components/esp_lcd/src/esp_lcd_panel_ssd1306.c
index 494f319483..86d73bfde8 100644
--- a/components/esp_lcd/src/esp_lcd_panel_ssd1306.c
+++ b/components/esp_lcd/src/esp_lcd_panel_ssd1306.c
@@ -66,7 +66,6 @@ esp_err_t esp_lcd_new_panel_ssd1306(const esp_lcd_panel_io_handle_t io, const es
     esp_err_t ret = ESP_OK;
     ssd1306_panel_t *ssd1306 = NULL;
     ESP_GOTO_ON_FALSE(io && panel_dev_config && ret_panel, ESP_ERR_INVALID_ARG, err, TAG, "invalid argument");
-    ESP_GOTO_ON_FALSE(panel_dev_config->color_space == ESP_LCD_COLOR_SPACE_MONOCHROME, ESP_ERR_INVALID_ARG, err, TAG, "support monochrome only");
     ESP_GOTO_ON_FALSE(panel_dev_config->bits_per_pixel == 1, ESP_ERR_INVALID_ARG, err, TAG, "bpp must be 1");
     ssd1306 = calloc(1, sizeof(ssd1306_panel_t));
     ESP_GOTO_ON_FALSE(ssd1306, ESP_ERR_NO_MEM, err, TAG, "no mem for ssd1306 panel");
diff --git a/components/esp_lcd/src/esp_lcd_panel_st7789.c b/components/esp_lcd/src/esp_lcd_panel_st7789.c
index eb9364dd26..987f0681ac 100644
--- a/components/esp_lcd/src/esp_lcd_panel_st7789.c
+++ b/components/esp_lcd/src/esp_lcd_panel_st7789.c
@@ -66,11 +66,11 @@ esp_err_t esp_lcd_new_panel_st7789(const esp_lcd_panel_io_handle_t io, const esp
         ESP_GOTO_ON_ERROR(gpio_config(&io_conf), err, TAG, "configure GPIO for RST line failed");
     }
 
-    switch (panel_dev_config->color_space) {
-    case ESP_LCD_COLOR_SPACE_RGB:
+    switch (panel_dev_config->rgb_endian) {
+    case LCD_RGB_ENDIAN_RGB:
         st7789->madctl_val = 0;
         break;
-    case ESP_LCD_COLOR_SPACE_BGR:
+    case LCD_RGB_ENDIAN_BGR:
         st7789->madctl_val |= LCD_CMD_BGR_BIT;
         break;
     default:
diff --git a/components/esp_lcd/test_apps/i2c_lcd/main/test_i2c_lcd_panel.c b/components/esp_lcd/test_apps/i2c_lcd/main/test_i2c_lcd_panel.c
index 52d9fe95e6..f0653a286a 100644
--- a/components/esp_lcd/test_apps/i2c_lcd/main/test_i2c_lcd_panel.c
+++ b/components/esp_lcd/test_apps/i2c_lcd/main/test_i2c_lcd_panel.c
@@ -50,7 +50,6 @@ TEST_CASE("lcd_panel_with_i2c_interface_(ssd1306)", "[lcd]")
     esp_lcd_panel_handle_t panel_handle = NULL;
     esp_lcd_panel_dev_config_t panel_config = {
         .bits_per_pixel = 1,
-        .color_space = ESP_LCD_COLOR_SPACE_MONOCHROME,
         .reset_gpio_num = -1,
     };
     TEST_ESP_OK(esp_lcd_new_panel_ssd1306(io_handle, &panel_config, &panel_handle));
diff --git a/components/esp_lcd/test_apps/i80_lcd/main/test_i80_lcd_panel.c b/components/esp_lcd/test_apps/i80_lcd/main/test_i80_lcd_panel.c
index b06da4e986..91d743b698 100644
--- a/components/esp_lcd/test_apps/i80_lcd/main/test_i80_lcd_panel.c
+++ b/components/esp_lcd/test_apps/i80_lcd/main/test_i80_lcd_panel.c
@@ -299,7 +299,7 @@ TEST_CASE("lcd_panel_i80_io_test", "[lcd]")
     esp_lcd_panel_handle_t panel_handle = NULL;
     esp_lcd_panel_dev_config_t panel_config = {
         .reset_gpio_num = TEST_LCD_RST_GPIO,
-        .color_space = ESP_LCD_COLOR_SPACE_RGB,
+        .rgb_endian = LCD_RGB_ENDIAN_RGB,
         .bits_per_pixel = 16,
     };
 
@@ -419,7 +419,7 @@ TEST_CASE("lcd_panel_with_i80_interface_(st7789, 8bits)", "[lcd]")
     esp_lcd_panel_handle_t panel_handle = NULL;
     esp_lcd_panel_dev_config_t panel_config = {
         .reset_gpio_num = TEST_LCD_RST_GPIO,
-        .color_space = ESP_LCD_COLOR_SPACE_RGB,
+        .rgb_endian = LCD_RGB_ENDIAN_RGB,
         .bits_per_pixel = 16,
     };
     TEST_ESP_OK(esp_lcd_new_panel_st7789(io_handle, &panel_config, &panel_handle));
diff --git a/components/esp_lcd/test_apps/spi_lcd/main/test_spi_lcd_panel.c b/components/esp_lcd/test_apps/spi_lcd/main/test_spi_lcd_panel.c
index 8a9a561e0b..382e2bc9ad 100644
--- a/components/esp_lcd/test_apps/spi_lcd/main/test_spi_lcd_panel.c
+++ b/components/esp_lcd/test_apps/spi_lcd/main/test_spi_lcd_panel.c
@@ -150,7 +150,7 @@ TEST_CASE("lcd_panel_with_8-line_spi_interface_(st7789)", "[lcd]")
     test_spi_lcd_common_initialize(&io_handle, NULL, NULL, 8, 8, true);
     esp_lcd_panel_dev_config_t panel_config = {
         .reset_gpio_num = TEST_LCD_RST_GPIO,
-        .color_space = ESP_LCD_COLOR_SPACE_RGB,
+        .rgb_endian = LCD_RGB_ENDIAN_RGB,
         .bits_per_pixel = 16,
     };
     TEST_ESP_OK(esp_lcd_new_panel_st7789(io_handle, &panel_config, &panel_handle));
@@ -164,7 +164,7 @@ TEST_CASE("lcd_panel_with_8-line_spi_interface_(nt35510)", "[lcd]")
     test_spi_lcd_common_initialize(&io_handle, NULL, NULL, 16, 16, true);
     esp_lcd_panel_dev_config_t panel_config = {
         .reset_gpio_num = TEST_LCD_RST_GPIO,
-        .color_space = ESP_LCD_COLOR_SPACE_RGB,
+        .rgb_endian = LCD_RGB_ENDIAN_RGB,
         .bits_per_pixel = 16,
     };
     TEST_ESP_OK(esp_lcd_new_panel_nt35510(io_handle, &panel_config, &panel_handle));
@@ -179,7 +179,7 @@ TEST_CASE("lcd_panel_with_1-line_spi_interface_(st7789)", "[lcd]")
     test_spi_lcd_common_initialize(&io_handle, NULL, NULL, 8, 8, false);
     esp_lcd_panel_dev_config_t panel_config = {
         .reset_gpio_num = TEST_LCD_RST_GPIO,
-        .color_space = ESP_LCD_COLOR_SPACE_RGB,
+        .rgb_endian = LCD_RGB_ENDIAN_RGB,
         .bits_per_pixel = 16,
     };
     TEST_ESP_OK(esp_lcd_new_panel_st7789(io_handle, &panel_config, &panel_handle));
diff --git a/components/hal/include/hal/lcd_types.h b/components/hal/include/hal/lcd_types.h
index 6236585417..010a44566c 100644
--- a/components/hal/include/hal/lcd_types.h
+++ b/components/hal/include/hal/lcd_types.h
@@ -20,6 +20,14 @@ extern "C" {
 typedef soc_periph_lcd_clk_src_t lcd_clock_source_t;
 #endif
 
+/**
+ * @brief RGB color endian
+ */
+typedef enum {
+    LCD_RGB_ENDIAN_RGB, /*!< RGB data endian: RGB */
+    LCD_RGB_ENDIAN_BGR, /*!< RGB data endian: BGR */
+} lcd_color_rgb_endian_t;
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/docs/en/migration-guides/release-5.x/peripherals.rst b/docs/en/migration-guides/release-5.x/peripherals.rst
index 15103a50cf..d888a25b6f 100644
--- a/docs/en/migration-guides/release-5.x/peripherals.rst
+++ b/docs/en/migration-guides/release-5.x/peripherals.rst
@@ -254,6 +254,7 @@ LCD
 - The way to register RGB panel event callbacks has been moved from the :cpp:type:`esp_lcd_rgb_panel_config_t` into a separate API :cpp:func:`esp_lcd_rgb_panel_register_event_callbacks`. However, the event callback signature is not changed.
 - Previous ``relax_on_idle`` flag in :cpp:type:`esp_lcd_rgb_panel_config_t` has been renamed into :cpp:member:`esp_lcd_rgb_panel_config_t::refresh_on_demand`, which expresses the same meaning but with a clear name.
 - If the RGB LCD is created with the ``refresh_on_demand`` flag enabled, the driver won't start a refresh in the :cpp:func:`esp_lcd_panel_draw_bitmap`. Now you have to call :cpp:func:`esp_lcd_rgb_panel_refresh` to refresh the screen by yourself.
+- :cpp:type:`esp_lcd_color_space_t` is deprecated, please use :cpp:type:`lcd_color_space_t` to describe the color space, and use :cpp:type:`lcd_color_rgb_endian_t` to describe the data order of RGB color.
 
 .. only:: SOC_MCPWM_SUPPORTED
 
diff --git a/examples/peripherals/lcd/i2c_oled/main/i2c_oled_example_main.c b/examples/peripherals/lcd/i2c_oled/main/i2c_oled_example_main.c
index 638652e51c..f21f5654c6 100644
--- a/examples/peripherals/lcd/i2c_oled/main/i2c_oled_example_main.c
+++ b/examples/peripherals/lcd/i2c_oled/main/i2c_oled_example_main.c
@@ -117,7 +117,6 @@ void app_main(void)
     esp_lcd_panel_handle_t panel_handle = NULL;
     esp_lcd_panel_dev_config_t panel_config = {
         .bits_per_pixel = 1,
-        .color_space = ESP_LCD_COLOR_SPACE_MONOCHROME,
         .reset_gpio_num = EXAMPLE_PIN_NUM_RST,
     };
     ESP_ERROR_CHECK(esp_lcd_new_panel_ssd1306(io_handle, &panel_config, &panel_handle));
diff --git a/examples/peripherals/lcd/i80_controller/main/i80_controller_example_main.c b/examples/peripherals/lcd/i80_controller/main/i80_controller_example_main.c
index d71f186e36..8c2090f4a9 100644
--- a/examples/peripherals/lcd/i80_controller/main/i80_controller_example_main.c
+++ b/examples/peripherals/lcd/i80_controller/main/i80_controller_example_main.c
@@ -211,7 +211,7 @@ void app_main(void)
     ESP_LOGI(TAG, "Install LCD driver of st7789");
     esp_lcd_panel_dev_config_t panel_config = {
         .reset_gpio_num = EXAMPLE_PIN_NUM_RST,
-        .color_space = ESP_LCD_COLOR_SPACE_RGB,
+        .rgb_endian = LCD_RGB_ENDIAN_RGB,
         .bits_per_pixel = 16,
     };
     ESP_ERROR_CHECK(esp_lcd_new_panel_st7789(io_handle, &panel_config, &panel_handle));
@@ -226,7 +226,7 @@ void app_main(void)
     ESP_LOGI(TAG, "Install LCD driver of nt35510");
     esp_lcd_panel_dev_config_t panel_config = {
         .reset_gpio_num = EXAMPLE_PIN_NUM_RST,
-        .color_space = ESP_LCD_COLOR_SPACE_BGR,
+        .rgb_endian = LCD_RGB_ENDIAN_BGR,
         .bits_per_pixel = 16,
     };
     ESP_ERROR_CHECK(esp_lcd_new_panel_nt35510(io_handle, &panel_config, &panel_handle));
@@ -244,7 +244,7 @@ void app_main(void)
     ESP_LOGI(TAG, "Install LCD driver of ili9341 (st7789 compatible)");
     esp_lcd_panel_dev_config_t panel_config = {
         .reset_gpio_num = EXAMPLE_PIN_NUM_RST,
-        .color_space = ESP_LCD_COLOR_SPACE_BGR,
+        .rgb_endian = LCD_RGB_ENDIAN_BGR,
         .bits_per_pixel = 16,
     };
     ESP_ERROR_CHECK(esp_lcd_new_panel_st7789(io_handle, &panel_config, &panel_handle));
diff --git a/examples/peripherals/lcd/spi_lcd_touch/main/spi_lcd_touch_example_main.c b/examples/peripherals/lcd/spi_lcd_touch/main/spi_lcd_touch_example_main.c
index 4b3e51939d..3808948879 100644
--- a/examples/peripherals/lcd/spi_lcd_touch/main/spi_lcd_touch_example_main.c
+++ b/examples/peripherals/lcd/spi_lcd_touch/main/spi_lcd_touch_example_main.c
@@ -208,9 +208,9 @@ void app_main(void)
     esp_lcd_panel_dev_config_t panel_config = {
         .reset_gpio_num = EXAMPLE_PIN_NUM_LCD_RST,
 #if CONFIG_EXAMPLE_LCD_CONTROLLER_ILI9341
-        .color_space = ESP_LCD_COLOR_SPACE_RGB,
+        .rgb_endian = LCD_RGB_ENDIAN_RGB,
 #elif CONFIG_EXAMPLE_LCD_CONTROLLER_GC9A01
-        .color_space = ESP_LCD_COLOR_SPACE_BGR,
+        .rgb_endian = LCD_RGB_ENDIAN_BGR,
 #endif
         .bits_per_pixel = 16,
     };
diff --git a/examples/peripherals/lcd/tjpgd/main/lcd_tjpgd_example_main.c b/examples/peripherals/lcd/tjpgd/main/lcd_tjpgd_example_main.c
index 9fb00d9a66..99231c8568 100644
--- a/examples/peripherals/lcd/tjpgd/main/lcd_tjpgd_example_main.c
+++ b/examples/peripherals/lcd/tjpgd/main/lcd_tjpgd_example_main.c
@@ -130,7 +130,7 @@ void app_main(void)
     esp_lcd_panel_handle_t panel_handle = NULL;
     esp_lcd_panel_dev_config_t panel_config = {
         .reset_gpio_num = EXAMPLE_PIN_NUM_RST,
-        .color_space = ESP_LCD_COLOR_SPACE_BGR,
+        .rgb_endian = LCD_RGB_ENDIAN_BGR,
         .bits_per_pixel = 16,
     };
     // Initialize the LCD configuration

From dba5ff8b3abbdb77def2caa106f91403b76b05a2 Mon Sep 17 00:00:00 2001
From: Tim Pambor <tp@osasysteme.de>
Date: Tue, 16 Aug 2022 09:33:31 +0200
Subject: [PATCH 109/665] Add git-lfs to docker container

---
 tools/docker/Dockerfile | 1 +
 1 file changed, 1 insertion(+)

diff --git a/tools/docker/Dockerfile b/tools/docker/Dockerfile
index ab0d018cd8..73ae8e0a8e 100644
--- a/tools/docker/Dockerfile
+++ b/tools/docker/Dockerfile
@@ -14,6 +14,7 @@ RUN : \
     curl \
     flex \
     git \
+    git-lfs \
     gperf \
     lcov \
     libbsd-dev \

From 0013ad5bb9da1520e0e48450c66c35205ee86417 Mon Sep 17 00:00:00 2001
From: AndriiFilippov <andrii.filippov@espressif.com>
Date: Fri, 29 Jul 2022 14:19:30 +0200
Subject: [PATCH 110/665] Replaced logging tags with lower case in
 tcp_transport component to unite all tags under common structure.

---
 components/tcp_transport/transport.c          | 2 +-
 components/tcp_transport/transport_internal.c | 2 +-
 components/tcp_transport/transport_ssl.c      | 2 +-
 components/tcp_transport/transport_ws.c       | 2 +-
 4 files changed, 4 insertions(+), 4 deletions(-)

diff --git a/components/tcp_transport/transport.c b/components/tcp_transport/transport.c
index b7d504e71e..5ec2195125 100644
--- a/components/tcp_transport/transport.c
+++ b/components/tcp_transport/transport.c
@@ -15,7 +15,7 @@
 #include "esp_transport_internal.h"
 #include "esp_transport.h"
 
-static const char *TAG = "TRANSPORT";
+static const char *TAG = "transport";
 
 /**
  * This list will hold all transport available
diff --git a/components/tcp_transport/transport_internal.c b/components/tcp_transport/transport_internal.c
index 33354686e7..08e8c82648 100644
--- a/components/tcp_transport/transport_internal.c
+++ b/components/tcp_transport/transport_internal.c
@@ -6,7 +6,7 @@
 
 #include "esp_transport_internal.h"
 
-static const char *TAG = "TRANSPORT";
+static const char *TAG = "transport";
 struct timeval* esp_transport_utils_ms_to_timeval(int timeout_ms, struct timeval *tv)
 {
     if (timeout_ms == -1) {
diff --git a/components/tcp_transport/transport_ssl.c b/components/tcp_transport/transport_ssl.c
index bb352461fd..bd86b37a2c 100644
--- a/components/tcp_transport/transport_ssl.c
+++ b/components/tcp_transport/transport_ssl.c
@@ -20,7 +20,7 @@
     transport_esp_tls_t *ssl = ssl_get_context_data(t);  \
     if (!ssl) { return; }
 
-static const char *TAG = "TRANSPORT_BASE";
+static const char *TAG = "transport_base";
 
 typedef enum {
     TRANS_SSL_INIT = 0,
diff --git a/components/tcp_transport/transport_ws.c b/components/tcp_transport/transport_ws.c
index 7004660f45..c0d91a1579 100644
--- a/components/tcp_transport/transport_ws.c
+++ b/components/tcp_transport/transport_ws.c
@@ -17,7 +17,7 @@
 #include "errno.h"
 #include "esp_tls_crypto.h"
 
-static const char *TAG = "TRANSPORT_WS";
+static const char *TAG = "transport_ws";
 
 #define WS_BUFFER_SIZE              CONFIG_WS_BUFFER_SIZE
 #define WS_FIN                      0x80

From 5433abebfadba06a8cfed9ec36a090715ab7d5c6 Mon Sep 17 00:00:00 2001
From: AndriiFilippov <andrii.filippov@espressif.com>
Date: Wed, 20 Jul 2022 15:58:57 +0200
Subject: [PATCH 111/665] Re-enable unit test for C2 tcp_transport

---
 components/tcp_transport/test/test_transport_connect.c | 6 ------
 1 file changed, 6 deletions(-)

diff --git a/components/tcp_transport/test/test_transport_connect.c b/components/tcp_transport/test/test_transport_connect.c
index 8a4bbdb827..681cf6ecaa 100644
--- a/components/tcp_transport/test/test_transport_connect.c
+++ b/components/tcp_transport/test/test_transport_connect.c
@@ -49,8 +49,6 @@ TEST_CASE("tcp_transport: connect timeout", "[tcp_transport]")
     esp_transport_list_destroy(transport_list);
 }
 
-#if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)
-//IDF-5144
 TEST_CASE("ssl_transport: connect timeout", "[tcp_transport]")
 {
     // Init the transport under test
@@ -123,7 +121,6 @@ TEST_CASE("ssl_transport: Keep alive test", "[tcp_transport]")
     esp_transport_close(ssl);
     esp_transport_list_destroy(transport_list);
 }
-#endif //!TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)
 
 TEST_CASE("ws_transport: Keep alive test", "[tcp_transport]")
 {
@@ -154,8 +151,6 @@ TEST_CASE("ws_transport: Keep alive test", "[tcp_transport]")
     esp_transport_list_destroy(transport_list);
 }
 
-#if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)
-//IDF-5144
 // Note: This functionality is tested and kept only for compatibility reasons with IDF <= 4.x
 //       It is strongly encouraged to use transport within lists only
 TEST_CASE("ssl_transport: Check that parameters (keepalive) are set independently on the list", "[tcp_transport]")
@@ -183,4 +178,3 @@ TEST_CASE("ssl_transport: Check that parameters (keepalive) are set independentl
     esp_transport_close(ssl);
     esp_transport_destroy(ssl);
 }
-#endif //!TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)

From af1eca80d5f8d1e36ce670f273c22f8913af2deb Mon Sep 17 00:00:00 2001
From: Mahavir Jain <mahavir@espressif.com>
Date: Tue, 16 Aug 2022 15:52:14 +0530
Subject: [PATCH 112/665] docs: update copyright page for removed (migrated)
 components

---
 docs/en/COPYRIGHT.rst                                       | 6 ------
 docs/en/migration-guides/release-5.x/removed-components.rst | 1 +
 2 files changed, 1 insertion(+), 6 deletions(-)

diff --git a/docs/en/COPYRIGHT.rst b/docs/en/COPYRIGHT.rst
index f36b7fda61..329d295bbc 100644
--- a/docs/en/COPYRIGHT.rst
+++ b/docs/en/COPYRIGHT.rst
@@ -57,14 +57,10 @@ These third party libraries can be included into the application (firmware) prod
 
 * `TLSF allocator <https://github.com/espressif/tlsf>` Two Level Segregated Fit memory allocator, Copyright (c) 2006-2016, Matthew Conte, and licensed under the BSD 3-clause license.
 
-* `qrcode`_ QR Code generator library Copyright (c) Project Nayuki, is licensed under MIT license.
-
 * :component:`openthread`, Copyright (c) The OpenThread Authors, is licensed under BSD License as described in :component_file:`LICENSE file<openthread/openthread/LICENSE>`.
 
 * :component_file:`UBSAN runtime <esp_system/ubsan.c>` — Copyright (c) 2016, Linaro Limited and Jiří Zárevúcky, licensed under the BSD 2-clause license.
 
-* `freemodbus`_ Copyright (c) 2006-2013 Christian Walter, Armink and licensed under the BSD license.
-
 * :component:`HTTP Parser <http_parser>` Based on src/http/ngx_http_parse.c from NGINX copyright Igor Sysoev. Additional changes are licensed under the same terms as NGINX and Joyent, Inc. and other Node contributors. For details please check :component_file:`LICENSE file<http_parser/LICENSE.txt>`.
 
 * `SEGGER SystemView`_ target-side library, Copyright (c) 2015-2017  SEGGER Microcontroller GmbH & Co. KG, is licensed under BSD 3-clause license.
@@ -165,6 +161,4 @@ Copyright (C) 2011, ChaN, all right reserved.
 .. _ESP-IDF Programming Guide: https://docs.espressif.com/projects/esp-idf/en/latest/
 .. _sphinx_idf_theme: https://github.com/espressif/sphinx_idf_theme
 .. _sphinx_rtd_theme: https://github.com/readthedocs/sphinx_rtd_theme
-.. _qrcode: https://github.com/nayuki/QR-Code-generator
-.. _freemodbus: https://github.com/armink/FreeModbus_Slave-Master-RTT-STM32
 .. _SEGGER SystemView: https://www.segger.com/downloads/systemview/
diff --git a/docs/en/migration-guides/release-5.x/removed-components.rst b/docs/en/migration-guides/release-5.x/removed-components.rst
index 8b67e707c9..7d32006a84 100644
--- a/docs/en/migration-guides/release-5.x/removed-components.rst
+++ b/docs/en/migration-guides/release-5.x/removed-components.rst
@@ -19,6 +19,7 @@ Following components are removed from ESP-IDF and moved to `IDF Component Regist
 * `expat <https://components.espressif.com/component/espressif/expat>`_
 * `coap <https://components.espressif.com/component/espressif/coap>`_
 * `esp-cryptoauthlib <https://components.espressif.com/component/espressif/esp-cryptoauthlib>`_
+* `qrcode <https://components.espressif.com/component/espressif/qrcode>`_
 
 .. note::
     Please note that http parser functionality which was previously part of ``nghttp`` component is now part of :component:`http_parser <http_parser>` component.

From 14c6d3a8894d300588e51d7823aa67311425fc85 Mon Sep 17 00:00:00 2001
From: David Cermak <cermak@espressif.com>
Date: Wed, 29 Jun 2022 13:09:14 +0200
Subject: [PATCH 113/665] lwip: Reference official 2.1.3-esp branch

Actual changes against 2.1.3-esp-dev:
* Fix IPv6 zoning violations
* Melted on-demand timer's commits into one
---
 components/lwip/lwip | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/lwip/lwip b/components/lwip/lwip
index 3f5a04bc63..ec115c720b 160000
--- a/components/lwip/lwip
+++ b/components/lwip/lwip
@@ -1 +1 @@
-Subproject commit 3f5a04bc63c8c1b1509bfe06cf941a51c9e80d4a
+Subproject commit ec115c720b8909364ec5898dc5cc430cc898192d

From 83b8556f107fc3d5fd411eb7a2bba185f988cc0f Mon Sep 17 00:00:00 2001
From: David Cermak <cermak@espressif.com>
Date: Fri, 22 Jul 2022 17:37:47 +0200
Subject: [PATCH 114/665] esp_netif: Migrate SLIP interface to user-space

---
 components/esp_netif/CMakeLists.txt           |   5 -
 components/esp_netif/esp_netif_defaults.c     |   2 -
 .../esp_netif/include/esp_netif_defaults.h    |  32 +-
 components/esp_netif/include/esp_netif_slip.h |  82 -----
 .../esp_netif/include/esp_netif_types.h       |   3 +-
 .../include/lwip/esp_netif_net_stack.h        |   7 -
 .../esp_netif/loopback/esp_netif_loopback.c   |   1 -
 components/esp_netif/lwip/esp_netif_lwip.c    |  49 +--
 .../esp_netif/lwip/esp_netif_lwip_internal.h  |  10 +-
 .../esp_netif/lwip/esp_netif_lwip_ppp.c       |   2 +-
 .../esp_netif/lwip/esp_netif_lwip_slip.c      | 307 ------------------
 .../esp_netif/lwip/esp_netif_lwip_slip.h      |  58 ----
 examples/protocols/slip/slip_udp/README.md    |   6 +-
 .../components/slip_modem/CMakeLists.txt      |   2 +-
 .../slip_modem/include/slip_modem.h           |  70 ++--
 .../slip_modem/library/slip_modem.c           |  78 +++--
 .../slip_modem/library/slip_modem_netif.c     | 192 +++++++++++
 .../slip_modem/library/slip_modem_netif.h     |  42 +++
 .../slip/slip_udp/main/Kconfig.projbuild      |   4 +-
 .../slip/slip_udp/main/slip_client_main.c     |  41 +--
 tools/ci/check_copyright_ignore.txt           |   3 -
 21 files changed, 368 insertions(+), 628 deletions(-)
 delete mode 100644 components/esp_netif/include/esp_netif_slip.h
 delete mode 100644 components/esp_netif/lwip/esp_netif_lwip_slip.c
 delete mode 100644 components/esp_netif/lwip/esp_netif_lwip_slip.h
 create mode 100644 examples/protocols/slip/slip_udp/components/slip_modem/library/slip_modem_netif.c
 create mode 100644 examples/protocols/slip/slip_udp/components/slip_modem/library/slip_modem_netif.h

diff --git a/components/esp_netif/CMakeLists.txt b/components/esp_netif/CMakeLists.txt
index 663a41648a..6eb4d85911 100644
--- a/components/esp_netif/CMakeLists.txt
+++ b/components/esp_netif/CMakeLists.txt
@@ -19,11 +19,6 @@ set(srcs
 set(include_dirs "include")
 set(priv_include_dirs "lwip" "private_include")
 
-if(CONFIG_LWIP_SLIP_SUPPORT)
-list(APPEND srcs
-    "lwip/esp_netif_lwip_slip.c")
-endif()
-
 if(CONFIG_PPP_SUPPORT)
 list(APPEND srcs
     "lwip/esp_netif_lwip_ppp.c")
diff --git a/components/esp_netif/esp_netif_defaults.c b/components/esp_netif/esp_netif_defaults.c
index 950772a720..a49c69d85b 100644
--- a/components/esp_netif/esp_netif_defaults.c
+++ b/components/esp_netif/esp_netif_defaults.c
@@ -32,5 +32,3 @@ const esp_netif_inherent_config_t _g_esp_netif_inherent_ap_config = ESP_NETIF_IN
 const esp_netif_inherent_config_t _g_esp_netif_inherent_eth_config = ESP_NETIF_INHERENT_DEFAULT_ETH();
 
 const esp_netif_inherent_config_t _g_esp_netif_inherent_ppp_config = ESP_NETIF_INHERENT_DEFAULT_PPP();
-
-const esp_netif_inherent_config_t _g_esp_netif_inherent_slip_config = ESP_NETIF_INHERENT_DEFAULT_SLIP();
diff --git a/components/esp_netif/include/esp_netif_defaults.h b/components/esp_netif/include/esp_netif_defaults.h
index fdf7f32a76..90fbca16dd 100644
--- a/components/esp_netif/include/esp_netif_defaults.h
+++ b/components/esp_netif/include/esp_netif_defaults.h
@@ -72,18 +72,7 @@ extern "C" {
 };
 
 
-#define ESP_NETIF_INHERENT_DEFAULT_SLIP() \
-    {   \
-        .flags = ESP_NETIF_FLAG_IS_SLIP, \
-        ESP_COMPILER_DESIGNATED_INIT_AGGREGATE_TYPE_EMPTY(mac) \
-        ESP_COMPILER_DESIGNATED_INIT_AGGREGATE_TYPE_EMPTY(ip_info) \
-        .get_ip_event = 0,    \
-        .lost_ip_event = 0,   \
-        .if_key = "SLP_DEF",  \
-        .if_desc = "slip",    \
-        .route_prio = 16,     \
-        .bridge_info = NULL \
-};
+
 
 #define ESP_NETIF_INHERENT_DEFAULT_BR() \
     {   \
@@ -140,17 +129,6 @@ extern "C" {
         .stack = ESP_NETIF_NETSTACK_DEFAULT_PPP,      \
     }
 
-/**
-* @brief  Default configuration reference of SLIP client
-*/
-#define ESP_NETIF_DEFAULT_SLIP()                       \
-    {                                                  \
-        .base = ESP_NETIF_BASE_DEFAULT_SLIP,           \
-        .driver = NULL,                                \
-        .stack = ESP_NETIF_NETSTACK_DEFAULT_SLIP,      \
-    }
-
-
 /**
  * @brief  Default base config (esp-netif inherent) of WIFI STA
  */
@@ -173,11 +151,6 @@ extern "C" {
  */
 #define ESP_NETIF_BASE_DEFAULT_PPP             &_g_esp_netif_inherent_ppp_config
 
-/**
- * @brief  Default base config (esp-netif inherent) of slip interface
- */
-#define ESP_NETIF_BASE_DEFAULT_SLIP             &_g_esp_netif_inherent_slip_config
-
 
 #define ESP_NETIF_NETSTACK_DEFAULT_ETH          _g_esp_netif_netstack_default_eth
 #define ESP_NETIF_NETSTACK_DEFAULT_BR           _g_esp_netif_netstack_default_br
@@ -186,7 +159,6 @@ extern "C" {
 #define ESP_NETIF_NETSTACK_DEFAULT_WIFI_AP      _g_esp_netif_netstack_default_wifi_ap
 #endif
 #define ESP_NETIF_NETSTACK_DEFAULT_PPP          _g_esp_netif_netstack_default_ppp
-#define ESP_NETIF_NETSTACK_DEFAULT_SLIP         _g_esp_netif_netstack_default_slip
 
 //
 // Include default network stacks configs
@@ -201,7 +173,6 @@ extern const esp_netif_netstack_config_t *_g_esp_netif_netstack_default_wifi_sta
 extern const esp_netif_netstack_config_t *_g_esp_netif_netstack_default_wifi_ap;
 #endif
 extern const esp_netif_netstack_config_t *_g_esp_netif_netstack_default_ppp;
-extern const esp_netif_netstack_config_t *_g_esp_netif_netstack_default_slip;
 
 //
 // Include default common configs inherent to esp-netif
@@ -214,7 +185,6 @@ extern const esp_netif_inherent_config_t _g_esp_netif_inherent_ap_config;
 #endif
 extern const esp_netif_inherent_config_t _g_esp_netif_inherent_eth_config;
 extern const esp_netif_inherent_config_t _g_esp_netif_inherent_ppp_config;
-extern const esp_netif_inherent_config_t _g_esp_netif_inherent_slip_config;
 
 #ifdef CONFIG_ESP_WIFI_SOFTAP_SUPPORT
 extern const esp_netif_ip_info_t _g_esp_netif_soft_ap_ip;
diff --git a/components/esp_netif/include/esp_netif_slip.h b/components/esp_netif/include/esp_netif_slip.h
deleted file mode 100644
index 5cad14ea28..0000000000
--- a/components/esp_netif/include/esp_netif_slip.h
+++ /dev/null
@@ -1,82 +0,0 @@
-// Copyright 2019 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
-//
-
-#ifndef _ESP_NETIF_SLIP_H_
-#define _ESP_NETIF_SLIP_H_
-
-#include "esp_netif.h"
-
-#ifdef __cplusplus
-extern "C" {
-#endif
-
-/** @brief Configuration structure for SLIP network interface
- *
- */
-typedef struct esp_netif_slip_config {
-    esp_ip6_addr_t ip6_addr;        /* Local IP6 address */
-
-} esp_netif_slip_config_t;
-
-
-/** @brief Sets common parameters for the supplied esp-netif.
- *
- * @param[in]  esp_netif handle to slip esp-netif instance
- * @param[in]  config Pointer to SLIP netif configuration structure
- *
- * @return     ESP_OK on success, ESP_ERR_ESP_NETIF_INVALID_PARAMS if netif null or not SLIP
- */
-esp_err_t esp_netif_slip_set_params(esp_netif_t *netif, const esp_netif_slip_config_t *config);
-
-#if CONFIG_LWIP_IPV6
-/** @brief Sets IPV6 address for the supplied esp-netif.
- *
- * @param[in]  netif handle to slip esp-netif instance
- * @param[in]  ipv6 IPv6 address of the SLIP interface
- *
- * @return     ESP_OK on success, ESP_ERR_ESP_NETIF_INVALID_PARAMS if netif null or not SLIP
- */
-esp_err_t esp_netif_slip_set_ipv6(esp_netif_t *netif, const esp_ip6_addr_t *ipv6);
-#endif
-
-/**
- * @brief  Data path API to write raw packet ous the SLIP interface
- *
- * This API is typically used when implementing user defined methods
- *
- * @param[in]    esp_netif handle to slip esp-netif instance
- * @param[in]    buffer pointer to the outgoing data
- * @param[in]    len length of the data
- *
- * @return
- *         - ESP_OK on success
- */
-void esp_netif_lwip_slip_raw_output(esp_netif_t *netif, void *buffer, size_t len);
-
-/**
- * @brief  Fetch IP6 address attached to the SLIP interface
- *
- * @param[in]    esp_netif handle to slip esp-netif instance
- * @param[in]    address index (unused)
- *
- * @return
- *         - pointer to the internal ip6 address object
- */
-const esp_ip6_addr_t *esp_slip_get_ip6(esp_netif_t *slip_netif);
-
-#ifdef __cplusplus
-}
-#endif
-#endif //_ESP_NETIF_SLIP_H_
diff --git a/components/esp_netif/include/esp_netif_types.h b/components/esp_netif/include/esp_netif_types.h
index 3268f4732b..de7f7579fc 100644
--- a/components/esp_netif/include/esp_netif_types.h
+++ b/components/esp_netif/include/esp_netif_types.h
@@ -159,8 +159,7 @@ typedef enum esp_netif_flags {
     ESP_NETIF_FLAG_GARP   = 1 << 3,
     ESP_NETIF_FLAG_EVENT_IP_MODIFIED = 1 << 4,
     ESP_NETIF_FLAG_IS_PPP = 1 << 5,
-    ESP_NETIF_FLAG_IS_SLIP = 1 << 6,
-    ESP_NETIF_FLAG_IS_BRIDGE = 1 << 7,
+    ESP_NETIF_FLAG_IS_BRIDGE = 1 << 6,
 } esp_netif_flags_t;
 
 typedef enum esp_netif_ip_event_type {
diff --git a/components/esp_netif/include/lwip/esp_netif_net_stack.h b/components/esp_netif/include/lwip/esp_netif_net_stack.h
index e908b96a60..52790d72ac 100644
--- a/components/esp_netif/include/lwip/esp_netif_net_stack.h
+++ b/components/esp_netif/include/lwip/esp_netif_net_stack.h
@@ -9,7 +9,6 @@
 #include "esp_netif.h"
 #include "lwip/netif.h"
 #include "esp_netif_ppp.h"
-#include "esp_netif_slip.h"
 
 #if defined(CONFIG_ESP_NETIF_TCPIP_LWIP)
 
@@ -26,12 +25,6 @@ struct esp_netif_netstack_lwip_ppp_config {
     esp_netif_ppp_config_t ppp_events;
 };
 
-struct esp_netif_netstack_lwip_slip_config {
-    init_fn_t init_fn;
-    input_fn_t input_fn;
-    esp_netif_slip_config_t slip_config;
-};
-
 // LWIP netif specific network stack configuration
 struct esp_netif_netstack_config {
     union {
diff --git a/components/esp_netif/loopback/esp_netif_loopback.c b/components/esp_netif/loopback/esp_netif_loopback.c
index 8418e9d28b..c328a37e5e 100644
--- a/components/esp_netif/loopback/esp_netif_loopback.c
+++ b/components/esp_netif/loopback/esp_netif_loopback.c
@@ -6,7 +6,6 @@
 
 #include <string.h>
 
-#include "esp_netif_lwip_internal.h"
 
 #include "esp_netif.h"
 #include "esp_netif_private.h"
diff --git a/components/esp_netif/lwip/esp_netif_lwip.c b/components/esp_netif/lwip/esp_netif_lwip.c
index 049fd55e69..22f770869e 100644
--- a/components/esp_netif/lwip/esp_netif_lwip.c
+++ b/components/esp_netif/lwip/esp_netif_lwip.c
@@ -41,7 +41,6 @@
 #endif // CONFIG_LWIP_HOOK_TCP_ISN_DEFAULT
 
 #include "esp_netif_lwip_ppp.h"
-#include "esp_netif_lwip_slip.h"
 #include "dhcpserver/dhcpserver.h"
 #include "dhcpserver/dhcpserver_options.h"
 #include "netif/dhcp_state.h"
@@ -64,7 +63,7 @@
 /**
  * @brief macros to check netif related data to evaluate interface type
  */
-#if CONFIG_PPP_SUPPORT || CONFIG_LWIP_SLIP_SUPPORT
+#if CONFIG_PPP_SUPPORT
 #define _IS_NETIF_ANY_POINT2POINT_TYPE(netif) (netif->related_data && netif->related_data->is_point2point)
 #else
 #define _IS_NETIF_ANY_POINT2POINT_TYPE(netif) false
@@ -255,7 +254,7 @@ static esp_netif_t* esp_netif_is_active(esp_netif_t *arg)
  */
 static void esp_netif_set_default_netif_internal(esp_netif_t *esp_netif)
 {
-    if (_IS_NETIF_POINT2POINT_TYPE(esp_netif, PPP_LWIP_NETIF)) {
+    if (ESP_NETIF_IS_POINT2POINT_TYPE(esp_netif, PPP_LWIP_NETIF)) {
 #if CONFIG_PPP_SUPPORT
         esp_netif_ppp_set_default_netif(esp_netif->netif_handle);
 #endif
@@ -450,7 +449,7 @@ esp_netif_t* esp_netif_get_handle_from_netif_impl(void *dev)
 void* esp_netif_get_netif_impl(esp_netif_t *esp_netif)
 {
     // get impl ptr only for vanilla lwip impl (ppp_pcb not supported)
-    if (esp_netif && !_IS_NETIF_POINT2POINT_TYPE(esp_netif, PPP_LWIP_NETIF)) {
+    if (esp_netif && !ESP_NETIF_IS_POINT2POINT_TYPE(esp_netif, PPP_LWIP_NETIF)) {
         return esp_netif->lwip_netif;
     }
     return NULL;
@@ -577,23 +576,6 @@ static esp_err_t esp_netif_init_configuration(esp_netif_t *esp_netif, const esp_
         esp_netif->netif_handle = esp_netif->related_data;
 #else
         LOG_NETIF_DISABLED_AND_DO("PPP", return ESP_ERR_NOT_SUPPORTED);
-#endif
-    } else if (cfg->base->flags & ESP_NETIF_FLAG_IS_SLIP) {
-#if CONFIG_LWIP_SLIP_SUPPORT
-        esp_netif->related_data = esp_netif_new_slip(esp_netif, esp_netif_stack_config);
-        if (esp_netif->related_data == NULL) {
-            return ESP_ERR_ESP_NETIF_INIT_FAILED;
-        }
-        if (esp_netif_stack_config->lwip.init_fn) {
-            esp_netif->lwip_init_fn = esp_netif_stack_config->lwip.init_fn;
-        }
-        if (esp_netif_stack_config->lwip.input_fn) {
-            esp_netif->lwip_input_fn = esp_netif_stack_config->lwip.input_fn;
-        }
-        // Make the netif handle (used for tcpip input function) the esp_netif itself
-        esp_netif->netif_handle = esp_netif;
-#else
-        LOG_NETIF_DISABLED_AND_DO("SLIP", return ESP_ERR_NOT_SUPPORTED);
 #endif
     } else {
         if (esp_netif_stack_config-> lwip.init_fn) {
@@ -786,13 +768,9 @@ static esp_err_t esp_netif_lwip_add(esp_netif_t *esp_netif)
 
 static void esp_netif_destroy_related(esp_netif_t *esp_netif)
 {
-    if (_IS_NETIF_POINT2POINT_TYPE(esp_netif, PPP_LWIP_NETIF)) {
+    if (ESP_NETIF_IS_POINT2POINT_TYPE(esp_netif, PPP_LWIP_NETIF)) {
 #if CONFIG_PPP_SUPPORT
         esp_netif_destroy_ppp(esp_netif->related_data);
-#endif
-    } else if (_IS_NETIF_POINT2POINT_TYPE(esp_netif, SLIP_LWIP_NETIF)) {
-#if CONFIG_LWIP_SLIP_SUPPORT
-        esp_netif_destroy_slip(esp_netif->related_data);
 #endif
     }
 }
@@ -945,11 +923,7 @@ static esp_err_t esp_netif_start_api(esp_netif_api_msg_t *msg)
 #endif
     }
     struct netif *p_netif = esp_netif->lwip_netif;
-    if (_IS_NETIF_POINT2POINT_TYPE(esp_netif, SLIP_LWIP_NETIF)) {
-#if CONFIG_LWIP_SLIP_SUPPORT
-        esp_netif_start_slip(esp_netif);
-#endif
-    }
+
     if (esp_netif->flags&ESP_NETIF_FLAG_AUTOUP) {
         ESP_LOGD(TAG, "%s Setting the lwip netif%p UP", __func__, p_netif);
         netif_set_up(p_netif);
@@ -1011,7 +985,7 @@ static esp_err_t esp_netif_start_api(esp_netif_api_msg_t *msg)
 
 esp_err_t esp_netif_start(esp_netif_t *esp_netif)
 {
-    if (_IS_NETIF_POINT2POINT_TYPE(esp_netif, PPP_LWIP_NETIF)) {
+    if (ESP_NETIF_IS_POINT2POINT_TYPE(esp_netif, PPP_LWIP_NETIF)) {
 #if CONFIG_PPP_SUPPORT
         // No need to start PPP interface in lwip thread
         esp_err_t ret = esp_netif_start_ppp(esp_netif);
@@ -1066,7 +1040,7 @@ static esp_err_t esp_netif_stop_api(esp_netif_api_msg_t *msg)
 
 esp_err_t esp_netif_stop(esp_netif_t *esp_netif)
 {
-    if (_IS_NETIF_POINT2POINT_TYPE(esp_netif, PPP_LWIP_NETIF)) {
+    if (ESP_NETIF_IS_POINT2POINT_TYPE(esp_netif, PPP_LWIP_NETIF)) {
 #if CONFIG_PPP_SUPPORT
         // No need to stop PPP interface in lwip thread
         esp_err_t ret = esp_netif_stop_ppp(esp_netif->related_data);
@@ -1074,15 +1048,6 @@ esp_err_t esp_netif_stop(esp_netif_t *esp_netif)
             esp_netif_update_default_netif(esp_netif, ESP_NETIF_STOPPED);
         }
         return ret;
-#endif
-    } else if (_IS_NETIF_POINT2POINT_TYPE(esp_netif, SLIP_LWIP_NETIF)) {
-#if CONFIG_LWIP_SLIP_SUPPORT
-        // No need to stop SLIP interface in lwip thread
-        esp_err_t ret = esp_netif_stop_slip(esp_netif);
-        if (ret == ESP_OK) {
-            esp_netif_update_default_netif(esp_netif, ESP_NETIF_STOPPED);
-        }
-        return ret;
 #endif
     }
     return esp_netif_lwip_ipc_call(esp_netif_stop_api, esp_netif, NULL);
diff --git a/components/esp_netif/lwip/esp_netif_lwip_internal.h b/components/esp_netif/lwip/esp_netif_lwip_internal.h
index 0737f79c3c..332a4f822d 100644
--- a/components/esp_netif/lwip/esp_netif_lwip_internal.h
+++ b/components/esp_netif/lwip/esp_netif_lwip_internal.h
@@ -8,7 +8,6 @@
 
 #include "esp_netif.h"
 #include "esp_netif_ppp.h"
-#include "esp_netif_slip.h"
 #include "lwip/netif.h"
 #include "dhcpserver/dhcpserver.h"
 
@@ -39,10 +38,10 @@ typedef struct esp_netif_ip_lost_timer_s {
 /**
  * @brief Check the netif if of a specific P2P type
  */
-#if CONFIG_PPP_SUPPORT || CONFIG_LWIP_SLIP_SUPPORT
-#define _IS_NETIF_POINT2POINT_TYPE(netif, type) (netif->related_data && netif->related_data->is_point2point && netif->related_data->netif_type == type)
+#if CONFIG_PPP_SUPPORT
+#define ESP_NETIF_IS_POINT2POINT_TYPE(netif, type) (netif->related_data && netif->related_data->is_point2point && netif->related_data->netif_type == type)
 #else
-#define _IS_NETIF_POINT2POINT_TYPE(netif, type) false
+#define ESP_NETIF_IS_POINT2POINT_TYPE(netif, type) false
 #endif
 
 /**
@@ -51,12 +50,11 @@ typedef struct esp_netif_ip_lost_timer_s {
 enum netif_types {
     COMMON_LWIP_NETIF,
     PPP_LWIP_NETIF,
-    SLIP_LWIP_NETIF
 };
 
 /**
  * @brief Related data to esp-netif (additional data for some special types of netif
- * (typically for point-point network types, such as PPP or SLIP)
+ * (typically for point-point network types, such as PPP)
  */
 typedef struct netif_related_data {
     bool is_point2point;
diff --git a/components/esp_netif/lwip/esp_netif_lwip_ppp.c b/components/esp_netif/lwip/esp_netif_lwip_ppp.c
index 2c6c1c1248..67175df4d9 100644
--- a/components/esp_netif/lwip/esp_netif_lwip_ppp.c
+++ b/components/esp_netif/lwip/esp_netif_lwip_ppp.c
@@ -203,7 +203,7 @@ static uint32_t pppos_low_level_output(ppp_pcb *pcb, uint8_t *data, uint32_t len
 
 esp_err_t esp_netif_ppp_set_auth(esp_netif_t *netif, esp_netif_auth_type_t authtype, const char *user, const char *passwd)
 {
-    if (!_IS_NETIF_POINT2POINT_TYPE(netif, PPP_LWIP_NETIF)) {
+    if (!ESP_NETIF_IS_POINT2POINT_TYPE(netif, PPP_LWIP_NETIF)) {
         return ESP_ERR_ESP_NETIF_INVALID_PARAMS;
     }
 #if PPP_AUTH_SUPPORT
diff --git a/components/esp_netif/lwip/esp_netif_lwip_slip.c b/components/esp_netif/lwip/esp_netif_lwip_slip.c
deleted file mode 100644
index 6d59370f4e..0000000000
--- a/components/esp_netif/lwip/esp_netif_lwip_slip.c
+++ /dev/null
@@ -1,307 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2019-2022 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-
-
-
-#include "esp_netif.h"
-#include "esp_log.h"
-#include "esp_netif_slip.h"
-#include "esp_netif_lwip_internal.h"
-#include "esp_netif_net_stack.h"
-#include "lwip/esp_netif_net_stack.h"
-
-#ifdef CONFIG_ESP_NETIF_TCPIP_LWIP
-
-#include "lwip/dns.h"
-#include "lwip/opt.h"
-#include "lwip/ip6_addr.h"
-#include "lwip/netif.h"
-#include "netif/slipif.h"
-#include "lwip/sio.h"
-
-#include <string.h>
-
-static const char *TAG = "esp-netif_lwip-slip";
-
-/**
- * @brief LWIP SLIP context object extends esp-netif related data
- */
-typedef struct lwip_slip_ctx {
-    //! Generic esp-netif related data
-    netif_related_data_t base;
-
-    //! SLIP interface IP6 address
-    esp_ip6_addr_t addr;
-
-} lwip_slip_ctx_t;
-
-/**
- * @brief Create a new lwip slip interface
- */
-netif_related_data_t * esp_netif_new_slip(esp_netif_t *esp_netif, const esp_netif_netstack_config_t *esp_netif_stack_config)
-{
-    ESP_LOGD(TAG, "%s", __func__);
-
-    // Fetch netif and create context
-    struct netif *netif_impl = esp_netif->lwip_netif;
-
-    lwip_slip_ctx_t *slip_ctx = calloc(1, sizeof(lwip_slip_ctx_t));
-    if (slip_ctx == NULL) {
-        ESP_LOGE(TAG, "%s: cannot allocate lwip_slip_ctx_t", __func__);
-        return NULL;
-    }
-    // Setup the generic esp-netif fields
-    slip_ctx->base.is_point2point = true;
-    slip_ctx->base.netif_type = SLIP_LWIP_NETIF;
-
-    ESP_LOGD(TAG, "%s: Initialising SLIP (esp_netif %p, lwip_netif %p)", __func__, esp_netif, netif_impl);
-
-    ESP_LOGI(TAG, "%s: Created SLIP interface (netif %p, slip_ctx: %p)", __func__, esp_netif, slip_ctx);
-
-    return (netif_related_data_t *)slip_ctx;
-}
-
-/**
- * @brief Stops the SLIP interface
- */
-esp_err_t esp_netif_stop_slip(esp_netif_t *esp_netif)
-{
-    lwip_slip_ctx_t *slip_ctx = (lwip_slip_ctx_t *)esp_netif->related_data;
-    assert(slip_ctx->base.netif_type == SLIP_LWIP_NETIF);
-
-    ESP_LOGI(TAG, "%s: Stopped SLIP connection: %p", __func__, slip_ctx);
-
-    // Stop interface
-    netif_set_link_down(esp_netif->lwip_netif);
-
-    return ESP_OK;
-}
-
-/**
- * @brief Starts the SLIP interface
- */
-esp_err_t esp_netif_start_slip(esp_netif_t *esp_netif)
-{
-    lwip_slip_ctx_t *slip_ctx = (lwip_slip_ctx_t *)esp_netif->related_data;
-    assert(slip_ctx->base.netif_type == SLIP_LWIP_NETIF);
-
-    ESP_LOGI(TAG, "%s: Starting SLIP interface: %p", __func__, slip_ctx);
-
-    // Set the netif up
-    netif_set_up(esp_netif->lwip_netif);
-    netif_set_link_up(esp_netif->lwip_netif);
-#if CONFIG_LWIP_IPV6
-    int8_t addr_index = 0;
-
-    netif_ip6_addr_set(esp_netif->lwip_netif, addr_index, (ip6_addr_t *)&slip_ctx->addr);
-    netif_ip6_addr_set_state(esp_netif->lwip_netif, addr_index, IP6_ADDR_VALID);
-#endif
-    return ESP_OK;
-}
-
-
-/**
- * @brief Sets paramaters for the supplied netif
- */
-esp_err_t esp_netif_slip_set_params(esp_netif_t *netif, const esp_netif_slip_config_t *slip_config)
-{
-
-    lwip_slip_ctx_t *slip_ctx = (lwip_slip_ctx_t *)netif->related_data;
-    assert(slip_ctx->base.netif_type == SLIP_LWIP_NETIF);
-
-    ESP_LOGD(TAG, "%s (slip_ctx: %p)", __func__, slip_ctx);
-
-    if (netif_is_link_up(netif->lwip_netif)) {
-        ESP_LOGE(TAG, "Cannot set parameters while SLIP interface is running");
-        return ESP_ERR_INVALID_STATE;
-    }
-
-    memcpy(&slip_ctx->addr, &slip_config->ip6_addr, sizeof(esp_ip6_addr_t));
-
-
-    return ESP_OK;
-}
-
-#if CONFIG_LWIP_IPV6
-esp_err_t esp_netif_slip_set_ipv6(esp_netif_t *netif, const esp_ip6_addr_t *ipv6)
-{
-    lwip_slip_ctx_t *slip_ctx = (lwip_slip_ctx_t *)netif->related_data;
-    assert(slip_ctx->base.netif_type == SLIP_LWIP_NETIF);
-
-    ESP_LOGV(TAG, "%s (slip_ctx: %p)", __func__, slip_ctx);
-
-    if (netif_is_link_up(netif->lwip_netif)) {
-        ESP_LOGE(TAG, "Cannot set parameters while SLIP interface is running");
-        return ESP_ERR_INVALID_STATE;
-    }
-    memcpy(&slip_ctx->addr, ipv6, sizeof(ip6_addr_t));
-    int8_t addr_index = 0;
-
-    netif_ip6_addr_set(netif->lwip_netif, addr_index, (ip6_addr_t *)&slip_ctx->addr);
-    netif_ip6_addr_set_state(netif->lwip_netif, addr_index, IP6_ADDR_VALID);
-
-    return ESP_OK;
-}
-#endif
-
-/**
- * @brief Write incoming serial data to the SLIP interface
- */
-void esp_netif_lwip_slip_input(void *h, void *buffer, unsigned int len, void *eb)
-{
-    esp_netif_t *netif = h;
-    lwip_slip_ctx_t *slip_ctx = (lwip_slip_ctx_t *)netif->related_data;
-    assert(slip_ctx->base.netif_type == SLIP_LWIP_NETIF);
-
-    ESP_LOGD(TAG, "%s", __func__);
-    ESP_LOG_BUFFER_HEXDUMP(TAG, buffer, len, ESP_LOG_DEBUG);
-
-    // Update slip netif with data
-    const int max_batch = 255;
-    int sent = 0;
-    while(sent < len) {
-        int batch = (len - sent) > max_batch ? max_batch : (len - sent);
-        slipif_received_bytes(netif->lwip_netif, buffer+sent, batch);
-        sent += batch;
-    }
-
-    // Process incoming bytes
-    for (int i = 0; i < len; i++) {
-        slipif_process_rxqueue(netif->lwip_netif);
-    }
-}
-
-/**
- * @brief Write raw data out the SLIP interface
- */
-void esp_netif_lwip_slip_raw_output(esp_netif_t *slip_netif, void *buffer, size_t len)
-{
-    struct netif *lwip_netif = slip_netif->lwip_netif;
-
-    ESP_LOGD(TAG, "%s", __func__);
-
-    struct pbuf p = {
-        .next = NULL,
-        .payload = buffer,
-        .tot_len = len,
-        .len = len,
-    };
-
-    // Call slip if output function to feed data out slip interface
-#if CONFIG_LWIP_IPV6
-    lwip_netif->output_ip6(lwip_netif, &p, NULL);
-#else
-    lwip_netif->output(lwip_netif, &p, NULL);
-#endif
-}
-
-/**
- * @brief Destroys the SLIP context object
- */
-void esp_netif_destroy_slip(netif_related_data_t *slip)
-{
-    ESP_LOGD(TAG, "%s", __func__);
-
-    // Free base object
-    free(slip);
-}
-
-const esp_ip6_addr_t *esp_slip_get_ip6(esp_netif_t *slip_netif)
-{
-    lwip_slip_ctx_t *slip_ctx = (lwip_slip_ctx_t *)slip_netif->related_data;
-    assert(slip_ctx->base.netif_type == SLIP_LWIP_NETIF);
-    return &slip_ctx->addr;
-}
-
-/** @brief Get esp-netif object corresponding to registration index
- */
-static esp_netif_t * get_netif_with_esp_index(int index)
-{
-    esp_netif_t *netif = NULL;
-    int counter = 0;
-    while ((netif = esp_netif_next(netif)) != NULL) {
-        if (counter == index) {
-            return netif;
-        }
-        counter++;
-    }
-    return NULL;
-}
-
-/** @brief Return list registration index of the supplied netif ptr
- */
-static int get_esp_netif_index(esp_netif_t * esp_netif)
-{
-    esp_netif_t *netif = NULL;
-    int counter = 0;
-    while ((netif = esp_netif_next(netif)) != NULL) {
-        if (esp_netif == netif) {
-            return counter;
-        }
-        counter++;
-    }
-    return -1;
-}
-
-err_t esp_slipif_init(struct netif *netif)
-{
-    esp_netif_t *esp_netif = netif->state;
-    int esp_index = get_esp_netif_index(esp_netif);
-    if (esp_index < 0) {
-        return ERR_IF;
-    }
-
-    // Store netif index in net interface for SIO open command to abstract the dev
-    netif->state = (void *)esp_index;
-
-    return slipif_init(netif);
-}
-
-static const struct esp_netif_netstack_config s_netif_config_slip = {
-        .lwip = {
-                .init_fn = esp_slipif_init,
-                .input_fn = esp_netif_lwip_slip_input,
-        }
-};
-
-const esp_netif_netstack_config_t *_g_esp_netif_netstack_default_slip = &s_netif_config_slip;
-
-
-/***
- * @brief Open a serial device for communication
- */
-sio_fd_t sio_open(uint8_t devnum)
-{
-    ESP_LOGD(TAG, "Opening device: %d\r\n", devnum);
-
-    esp_netif_t *esp_netif = get_netif_with_esp_index(devnum);
-    if (!esp_netif) {
-        ESP_LOGE(TAG, "didn't find esp-netif with index=%d\n", devnum);
-        return NULL;
-    }
-
-    // Return SIO handle
-    return esp_netif;
-}
-
-/***
- * @brief Send a single character to the serial device (blocking)
- */
-void sio_send(uint8_t c, sio_fd_t fd)
-{
-    esp_netif_t *esp_netif = fd;
-
-    ESP_LOGD(TAG, "%s", __func__);
-    ESP_LOG_BUFFER_HEX_LEVEL(TAG, &c, 1, ESP_LOG_DEBUG);
-
-    esp_err_t ret = esp_netif_transmit(esp_netif, &c, 1);
-    if (ret != ESP_OK) {
-        // Handle errors
-        ESP_LOGD(TAG, "%s: uart_write_bytes error %i", __func__, ret);
-    }
-}
-
-#endif /* CONFIG_ESP_NETIF_TCPIP_LWIP */
diff --git a/components/esp_netif/lwip/esp_netif_lwip_slip.h b/components/esp_netif/lwip/esp_netif_lwip_slip.h
deleted file mode 100644
index e8f9ae3264..0000000000
--- a/components/esp_netif/lwip/esp_netif_lwip_slip.h
+++ /dev/null
@@ -1,58 +0,0 @@
-// Copyright 2019 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
-
-#ifndef _ESP_NETIF_LWIP_SLIP_H_
-#define _ESP_NETIF_LWIP_SLIP_H_
-
-/**
- * @brief  Creates new SLIP related structure
- *
- * @param[in]     esp_netif pointer esp-netif instance
- * @param[in]     stack_config TCP/IP stack configuration structure
- *
- * @return
- *         - pointer to slip-netif object on success
- *         - NULL otherwise
- */
-netif_related_data_t * esp_netif_new_slip(esp_netif_t *esp_netif, const esp_netif_netstack_config_t *esp_netif_stack_config);
-
-/**
- * @brief   Destroys the slip netif object
- *
- * @param[in]    slip pointer to internal slip context instance
- */
-void esp_netif_destroy_slip(netif_related_data_t *slip);
-
-/**
- * @brief Stop the esp slip netif
- *
- * @param[in]    esp_netif handle to slip esp-netif instance
- *
- * @return
- *         - ESP_OK on success
- */
-esp_err_t esp_netif_stop_slip(esp_netif_t *esp_netif);
-
-/**
- * @brief Start the esp slip netif
- *
- * @param[in]    esp_netif handle to slip esp-netif instance
- *
- * @return
- *         - ESP_OK on success
- */
-esp_err_t esp_netif_start_slip(esp_netif_t *esp_netif);
-
-
-#endif // _ESP_NETIF_LWIP_SLIP_H_
diff --git a/examples/protocols/slip/slip_udp/README.md b/examples/protocols/slip/slip_udp/README.md
index e83944da84..f8c50d9c35 100644
--- a/examples/protocols/slip/slip_udp/README.md
+++ b/examples/protocols/slip/slip_udp/README.md
@@ -9,6 +9,8 @@
 
 This provides SLIP support for connection to Contiki gateway devices, allowing the ESP platform board to be used to bridge between low-power networks and IP (Wifi / Ethernet).
 
+This example also demonstrates creating custom network interfaces, including UART drivers and lwIP netif layers, and attaching them to the standard `esp_netif` component, so the generic system interfaces can still use the common approach of listing all interfaces, updating states, posting events and handling routing priorities. Please refer to the implementation of [slip_modem](components/slip_modem) component for more details.
+
 ## How to use example
 
 ### Hardware Required
@@ -49,8 +51,8 @@ nc -u 10.0.0.2 5678
 
 | ESP32  | Gateway |
 | ------ | -------------- |
-| GPIO4  | RX             |
-| GPIO36 | TX             |
+| GPIO25 | RX             |
+| GPIO26 | TX             |
 | GND    | GND            |
 | 3v3    | VCC            |
 
diff --git a/examples/protocols/slip/slip_udp/components/slip_modem/CMakeLists.txt b/examples/protocols/slip/slip_udp/components/slip_modem/CMakeLists.txt
index 838d5a975a..6837386287 100644
--- a/examples/protocols/slip/slip_udp/components/slip_modem/CMakeLists.txt
+++ b/examples/protocols/slip/slip_udp/components/slip_modem/CMakeLists.txt
@@ -1,7 +1,7 @@
 # SLIP Modem Component
 
 idf_component_register(
-    SRCS "library/slip_modem.c"
+    SRCS "library/slip_modem.c" "library/slip_modem_netif.c"
     INCLUDE_DIRS "include"
     REQUIRES esp_netif driver
 )
diff --git a/examples/protocols/slip/slip_udp/components/slip_modem/include/slip_modem.h b/examples/protocols/slip/slip_udp/components/slip_modem/include/slip_modem.h
index 2cbd4be519..53b8eba5bb 100644
--- a/examples/protocols/slip/slip_udp/components/slip_modem/include/slip_modem.h
+++ b/examples/protocols/slip/slip_udp/components/slip_modem/include/slip_modem.h
@@ -1,16 +1,8 @@
-// Copyright 2020 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2020-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 #pragma once
 
@@ -18,15 +10,30 @@
 #include <stdint.h>
 
 #include "esp_netif.h"
-#include "esp_netif_slip.h"
-
 #include "driver/uart.h"
 
+/** @brief Configuration of SLIP network interface
+ *
+ */
+#define ESP_NETIF_INHERENT_DEFAULT_SLIP() \
+    {   \
+        ESP_COMPILER_DESIGNATED_INIT_AGGREGATE_TYPE_EMPTY(mac) \
+        ESP_COMPILER_DESIGNATED_INIT_AGGREGATE_TYPE_EMPTY(ip_info) \
+        .get_ip_event = 0,    \
+        .lost_ip_event = 0,   \
+        .if_key = "SLP_DEF",  \
+        .if_desc = "slip",    \
+        .route_prio = 16,     \
+        .bridge_info = NULL \
+};
+
+extern esp_netif_netstack_config_t *netstack_default_slip;
+
 // Forward declare modem object
-typedef struct esp_slip_modem esp_slip_modem_t;
+typedef struct slip_modem slip_modem_t;
 
 // Filter callbacks for handling application specific slip messages
-typedef bool slip_rx_filter_cb_t(void *ctx, uint8_t *data, uint32_t len);
+typedef bool slip_rx_filter_cb_t(slip_modem_t *slip, uint8_t *data, uint32_t len);
 
 
 /** @brief Configuration structure for SLIP modem interface
@@ -43,9 +50,10 @@ typedef struct {
     uint32_t rx_buffer_len;             /* Length of buffer for RX messages */
 
     slip_rx_filter_cb_t *rx_filter;     /* Filter for parsing out non-SLIP messages from incoming SLIP stream */
-    void *rx_filter_ctx;                /* Context to be passed to SLIP filter function */
+    esp_ip6_addr_t *ipv6_addr;
+
+} slip_modem_config_t;
 
-} esp_slip_modem_config_t;
 
 
 /** @brief Create a slip modem
@@ -56,7 +64,7 @@ typedef struct {
  * @returns
  *          - slip modem driver glue object
  */
-void *esp_slip_modem_create(esp_netif_t *slip_netif, esp_slip_modem_config_t *modem_config);
+slip_modem_t *slip_modem_create(esp_netif_t *slip_netif, slip_modem_config_t *modem_config);
 
 /** @brief Destroy a slip modem
  *
@@ -65,4 +73,24 @@ void *esp_slip_modem_create(esp_netif_t *slip_netif, esp_slip_modem_config_t *mo
  * @return
  *          - ESP_OK on success
  */
-esp_err_t esp_slip_modem_destroy(esp_slip_modem_t *slip_modem);
+esp_err_t slip_modem_destroy(slip_modem_t *slip);
+
+/**
+ * @brief Getter for the internally configured IPv6 address
+ *
+ * @param[in]    slip modem object
+ *
+ * @returns
+ *          - ipv6 address
+ */
+const esp_ip6_addr_t *slip_modem_get_ipv6_address(slip_modem_t *slip);
+
+/**
+ * @brief  Data path API that forward the supplied data to the attached network interface
+ *
+ * @param[in]    slip modem object
+ * @param[in]    buffer pointer to the outgoing data
+ * @param[in]    len length of the data
+ *
+ */
+void slip_modem_raw_output(slip_modem_t *slip, void *buffer, size_t len);
diff --git a/examples/protocols/slip/slip_udp/components/slip_modem/library/slip_modem.c b/examples/protocols/slip/slip_udp/components/slip_modem/library/slip_modem.c
index 816ffdded9..907270a611 100644
--- a/examples/protocols/slip/slip_udp/components/slip_modem/library/slip_modem.c
+++ b/examples/protocols/slip/slip_udp/components/slip_modem/library/slip_modem.c
@@ -4,17 +4,18 @@
  * SPDX-License-Identifier: Apache-2.0
  */
 
+#include <string.h>
 #include "slip_modem.h"
 
 #include "esp_netif.h"
-#include "esp_netif_slip.h"
+#include "slip_modem_netif.h"
 #include "esp_event.h"
 #include "esp_log.h"
 
 #define SLIP_RX_TASK_PRIORITY   10
 #define SLIP_RX_TASK_STACK_SIZE (4 * 1024)
 
-static const char *TAG = "esp-slip_modem";
+static const char *TAG = "slip-modem";
 
 
 // UART container object
@@ -40,7 +41,7 @@ typedef struct {
 
 
 // Modem object, implements glue logic for slip_driver and esp_netif
-struct esp_slip_modem {
+struct slip_modem {
     // ESP base netif driver
     esp_netif_driver_base_t base;
 
@@ -53,50 +54,54 @@ struct esp_slip_modem {
 
     // Filter callbacks for application-specific slip message handling
     slip_rx_filter_cb_t *rx_filter;
-    void *rx_filter_ctx;
 
     // Running flag
     bool running;
+
+    // esp_netif related: SLIP interface IP6 address
+    esp_ip6_addr_t addr;
+
 };
 
 
 // Forward function declaration
-static void esp_slip_modem_uart_rx_task(void *arg);
-static esp_err_t esp_slip_modem_post_attach(esp_netif_t *esp_netif, void *args);
+static void slip_modem_uart_rx_task(void *arg);
+static esp_err_t slip_modem_post_attach(esp_netif_t *esp_netif, void *args);
 
-// Create a new slip netif
-void *esp_slip_modem_create(esp_netif_t *slip_netif, esp_slip_modem_config_t *modem_config)
+// Create a new slip modem
+slip_modem_t *slip_modem_create(esp_netif_t *slip_netif, slip_modem_config_t *modem_config)
 {
     ESP_LOGI(TAG, "%s: Creating slip modem (netif: %p)", __func__, slip_netif);
 
     ESP_LOGD(TAG, "%s (netif: %p)", __func__, slip_netif);
 
-    esp_slip_modem_t *slip_modem = calloc(1, sizeof(esp_slip_modem_t));
+    slip_modem_t *slip_modem = calloc(1, sizeof(slip_modem_t));
     if (!slip_modem) {
         ESP_LOGE(TAG, "create netif glue failed");
         return NULL;
     }
 
     // Attach driver and post_attach callbacks
-    slip_modem->base.post_attach = esp_slip_modem_post_attach;
+    slip_modem->base.post_attach = slip_modem_post_attach;
+    slip_modem->base.netif = slip_netif;
 
     // Attach config
     slip_modem->buffer_len = modem_config->rx_buffer_len;
 
     slip_modem->rx_filter = modem_config->rx_filter;
-    slip_modem->rx_filter_ctx = modem_config->rx_filter_ctx;
 
     slip_modem->uart.uart_dev = modem_config->uart_dev;
     slip_modem->uart.uart_baud = modem_config->uart_baud;
     slip_modem->uart.uart_rx_pin = modem_config->uart_rx_pin;
     slip_modem->uart.uart_tx_pin = modem_config->uart_tx_pin;
+    memcpy(&slip_modem->addr, modem_config->ipv6_addr, sizeof(esp_ip6_addr_t));
 
-    // Return new modem, with a cast to the first item
-    return &slip_modem->base;
+    // Return the new modem
+    return slip_modem;
 }
 
 // Internal handler called on driver start
-static esp_err_t esp_slip_driver_start(esp_slip_modem_t *slip_modem)
+static esp_err_t esp_slip_driver_start(slip_modem_t *slip_modem)
 {
     ESP_LOGD(TAG, "%s: Starting SLIP modem (modem %p)", __func__, slip_modem);
 
@@ -129,38 +134,39 @@ static esp_err_t esp_slip_driver_start(esp_slip_modem_t *slip_modem)
 
     // Start slip RX task
     slip_modem->running = true;
-    xTaskCreate(esp_slip_modem_uart_rx_task, "slip_modem_uart_rx_task", SLIP_RX_TASK_STACK_SIZE, slip_modem, SLIP_RX_TASK_PRIORITY, &slip_modem->uart.uart_rx_task);
+    xTaskCreate(slip_modem_uart_rx_task, "slip_modem_uart_rx_task", SLIP_RX_TASK_STACK_SIZE, slip_modem, SLIP_RX_TASK_PRIORITY, &slip_modem->uart.uart_rx_task);
 
     // Finally, initialise slip network interface
     esp_netif_action_start(slip_modem->base.netif, 0, 0, 0);
-
+    ESP_ERROR_CHECK(slip_modem_netif_start(slip_modem->base.netif, &slip_modem->addr));
     return ESP_OK;
 }
 
 
-esp_err_t esp_slip_modem_destroy(esp_slip_modem_t *slip_modem)
+esp_err_t slip_modem_destroy(slip_modem_t *slip)
 {
     // Stop slip driver
-    esp_netif_action_stop(slip_modem->base.netif, 0, 0, 0);
+    esp_netif_action_stop(slip->base.netif, 0, 0, 0);
+    ESP_ERROR_CHECK(slip_modem_netif_stop(slip->base.netif));
 
     // Stop uart rx task
-    vTaskDelete(slip_modem->uart.uart_rx_task);
+    vTaskDelete(slip->uart.uart_rx_task);
 
     // Delete driver
-    uart_driver_delete(slip_modem->uart.uart_dev);
+    uart_driver_delete(slip->uart.uart_dev);
 
     // Free slip interface
-    free(slip_modem);
+    free(slip);
 
     return ESP_OK;
 }
 
 // Modem transmit for glue logic
-static esp_err_t esp_slip_modem_transmit(void *slip_driver, void *buffer, size_t len)
+static esp_err_t slip_modem_transmit(void *slip_driver, void *buffer, size_t len)
 {
     ESP_LOGD(TAG, "%s", __func__);
     ESP_LOG_BUFFER_HEXDUMP(TAG, buffer, len, ESP_LOG_DEBUG);
-    esp_slip_modem_t *slip_modem = (esp_slip_modem_t *) slip_driver;
+    slip_modem_t *slip_modem = (slip_modem_t *) slip_driver;
 
     int32_t res = uart_write_bytes(slip_modem->uart.uart_dev, (char *)buffer, len);
     if (res < 0) {
@@ -172,15 +178,15 @@ static esp_err_t esp_slip_modem_transmit(void *slip_driver, void *buffer, size_t
 }
 
 // Post-attach handler for netif
-static esp_err_t esp_slip_modem_post_attach(esp_netif_t *esp_netif, void *args)
+static esp_err_t slip_modem_post_attach(esp_netif_t *esp_netif, void *args)
 {
-    esp_slip_modem_t *slip_modem = (esp_slip_modem_t *) args;
+    slip_modem_t *slip_modem = (slip_modem_t *) args;
 
     ESP_LOGD(TAG, "%s (netif: %p args: %p)", __func__, esp_netif, args);
 
     const esp_netif_driver_ifconfig_t driver_ifconfig = {
         .driver_free_rx_buffer = NULL,
-        .transmit = esp_slip_modem_transmit,
+        .transmit = slip_modem_transmit,
         .handle = slip_modem,
     };
 
@@ -192,9 +198,9 @@ static esp_err_t esp_slip_modem_post_attach(esp_netif_t *esp_netif, void *args)
     return ESP_OK;
 }
 
-static void esp_slip_modem_uart_rx_task(void *arg)
+static void slip_modem_uart_rx_task(void *arg)
 {
-    esp_slip_modem_t *slip_modem = (esp_slip_modem_t *) arg;
+    slip_modem_t *slip_modem = (slip_modem_t *) arg;
 
     ESP_LOGD(TAG, "Start SLIP modem RX task (slip_modem %p  filter: %p)", slip_modem, slip_modem->rx_filter);
     ESP_LOGD(TAG, "Uart: %d, buffer: %p (%d bytes)", slip_modem->uart.uart_dev, slip_modem->buffer, slip_modem->buffer_len);
@@ -213,11 +219,12 @@ static void esp_slip_modem_uart_rx_task(void *arg)
             slip_modem->buffer[len] = '\0';
 
             // Filter if provided
-            if ((slip_modem->rx_filter != NULL) && slip_modem->rx_filter(slip_modem->rx_filter_ctx, slip_modem->buffer, len)) {
+            if ((slip_modem->rx_filter != NULL) && slip_modem->rx_filter(slip_modem, slip_modem->buffer, len)) {
                 continue;
             }
 
             // Pass received bytes in to slip interface
+            ESP_LOGI(TAG, "esp_netif %p", slip_modem->base.netif);
             esp_netif_receive(slip_modem->base.netif, slip_modem->buffer, len, NULL);
         }
 
@@ -225,3 +232,16 @@ static void esp_slip_modem_uart_rx_task(void *arg)
         vTaskDelay(1 * portTICK_PERIOD_MS);
     }
 }
+
+/**
+ * @brief Gets the internally configured ipv6 address
+ */
+const esp_ip6_addr_t *slip_modem_get_ipv6_address(slip_modem_t *slip)
+{
+    return &slip->addr;
+}
+
+void slip_modem_raw_output(slip_modem_t *slip, void *buffer, size_t len)
+{
+    slip_modem_netif_raw_output(slip->base.netif, buffer, len);
+}
diff --git a/examples/protocols/slip/slip_udp/components/slip_modem/library/slip_modem_netif.c b/examples/protocols/slip/slip_udp/components/slip_modem/library/slip_modem_netif.c
new file mode 100644
index 0000000000..ee90bb6e0f
--- /dev/null
+++ b/examples/protocols/slip/slip_udp/components/slip_modem/library/slip_modem_netif.c
@@ -0,0 +1,192 @@
+/*
+ * SPDX-FileCopyrightText: 2019-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <string.h>
+#include "esp_netif.h"
+#include "esp_log.h"
+#include "esp_netif_net_stack.h"
+#include "lwip/esp_netif_net_stack.h"
+#include "lwip/dns.h"
+#include "lwip/ip6_addr.h"
+#include "lwip/netif.h"
+#include "netif/slipif.h"
+#include "lwip/sio.h"
+
+static const char *TAG = "slip-modem-netif";
+
+/**
+ * @brief Stops the SLIP interface
+ */
+esp_err_t slip_modem_netif_stop(esp_netif_t *esp_netif)
+{
+    struct netif *netif = esp_netif_get_netif_impl(esp_netif);
+
+    ESP_LOGI(TAG, "%s: Stopped SLIP connection: lwip netif:%p", __func__, netif);
+
+    // Stop interface
+    netif_set_link_down(netif);
+
+    return ESP_OK;
+}
+
+/**
+ * @brief Starts the SLIP interface
+ */
+esp_err_t slip_modem_netif_start(esp_netif_t *esp_netif, esp_ip6_addr_t *addr)
+{
+    struct netif *netif = esp_netif_get_netif_impl(esp_netif);
+
+    ESP_LOGI(TAG, "%s: Starting SLIP interface: lwip netif:%p", __func__, netif);
+
+    // Set the netif up
+    netif_set_up(netif);
+    netif_set_link_up(netif);
+#if CONFIG_LWIP_IPV6
+    int8_t addr_index = 0;
+
+    netif_ip6_addr_set(netif, addr_index, (ip6_addr_t *)addr);
+    netif_ip6_addr_set_state(netif, addr_index, IP6_ADDR_VALID);
+#endif
+    return ESP_OK;
+}
+
+/**
+ * @brief Write incoming serial data to the SLIP interface
+ */
+void esp_netif_lwip_slip_input(void *h, void *buffer, unsigned int len, void *eb)
+{
+    struct netif *netif = h;
+
+    ESP_LOGD(TAG, "%s", __func__);
+    ESP_LOG_BUFFER_HEXDUMP(TAG, buffer, len, ESP_LOG_DEBUG);
+
+    // Update slip netif with data
+    const int max_batch = 255;
+    int sent = 0;
+    while(sent < len) {
+        int batch = (len - sent) > max_batch ? max_batch : (len - sent);
+        slipif_received_bytes(netif, buffer+sent, batch);
+        sent += batch;
+    }
+
+    // Process incoming bytes
+    for (int i = 0; i < len; i++) {
+        slipif_process_rxqueue(netif);
+    }
+}
+
+/**
+ * @brief Write raw data out the SLIP interface
+ */
+void slip_modem_netif_raw_output(esp_netif_t *netif, void *buffer, size_t len)
+{
+    struct netif *lwip_netif = esp_netif_get_netif_impl(netif);
+
+    ESP_LOGD(TAG, "%s", __func__);
+
+    struct pbuf p = {
+        .next = NULL,
+        .payload = buffer,
+        .tot_len = len,
+        .len = len,
+    };
+
+    // Call slip if output function to feed data out slip interface
+#if CONFIG_LWIP_IPV6
+    lwip_netif->output_ip6(lwip_netif, &p, NULL);
+#else
+    lwip_netif->output(lwip_netif, &p, NULL);
+#endif
+}
+
+
+/** @brief Get esp-netif object corresponding to registration index
+ */
+static esp_netif_t * get_netif_with_esp_index(int index)
+{
+    esp_netif_t *netif = NULL;
+    int counter = 0;
+    while ((netif = esp_netif_next(netif)) != NULL) {
+        if (counter == index) {
+            return netif;
+        }
+        counter++;
+    }
+    return NULL;
+}
+
+/** @brief Return list registration index of the supplied netif ptr
+ */
+static int get_esp_netif_index(esp_netif_t * esp_netif)
+{
+    esp_netif_t *netif = NULL;
+    int counter = 0;
+    while ((netif = esp_netif_next(netif)) != NULL) {
+        if (esp_netif == netif) {
+            return counter;
+        }
+        counter++;
+    }
+    return -1;
+}
+
+err_t esp_slipif_init(struct netif *netif)
+{
+    esp_netif_t *esp_netif = netif->state;
+    int esp_index = get_esp_netif_index(esp_netif);
+    if (esp_index < 0) {
+        return ERR_IF;
+    }
+
+    // Store netif index in net interface for SIO open command to abstract the dev
+    netif->state = (void *)esp_index;
+
+    return slipif_init(netif);
+}
+
+const struct esp_netif_netstack_config s_netif_config_slip = {
+        .lwip = {
+                .init_fn = esp_slipif_init,
+                .input_fn = esp_netif_lwip_slip_input,
+        }
+};
+
+const esp_netif_netstack_config_t *netstack_default_slip = &s_netif_config_slip;
+
+
+/***
+ * @brief Open a serial device for communication
+ */
+sio_fd_t sio_open(uint8_t devnum)
+{
+    ESP_LOGD(TAG, "Opening device: %d\r\n", devnum);
+
+    esp_netif_t *esp_netif = get_netif_with_esp_index(devnum);
+    if (!esp_netif) {
+        ESP_LOGE(TAG, "didn't find esp-netif with index=%d\n", devnum);
+        return NULL;
+    }
+
+    // Return SIO handle
+    return esp_netif;
+}
+
+/***
+ * @brief Send a single character to the serial device (blocking)
+ */
+void sio_send(uint8_t c, sio_fd_t fd)
+{
+    esp_netif_t *esp_netif = fd;
+
+    ESP_LOGD(TAG, "%s", __func__);
+    ESP_LOG_BUFFER_HEX_LEVEL(TAG, &c, 1, ESP_LOG_DEBUG);
+
+    esp_err_t ret = esp_netif_transmit(esp_netif, &c, 1);
+    if (ret != ESP_OK) {
+        // Handle errors
+        ESP_LOGD(TAG, "%s: uart_write_bytes error %i", __func__, ret);
+    }
+}
diff --git a/examples/protocols/slip/slip_udp/components/slip_modem/library/slip_modem_netif.h b/examples/protocols/slip/slip_udp/components/slip_modem/library/slip_modem_netif.h
new file mode 100644
index 0000000000..339ee675bf
--- /dev/null
+++ b/examples/protocols/slip/slip_udp/components/slip_modem/library/slip_modem_netif.h
@@ -0,0 +1,42 @@
+/*
+ * SPDX-FileCopyrightText: 2019-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+/**
+ * @brief Stop the esp slip netif
+ *
+ * @param[in]    esp_netif handle to slip esp-netif instance
+ *
+ * @return
+ *         - ESP_OK on success
+ */
+esp_err_t slip_modem_netif_stop(esp_netif_t *esp_netif);
+
+/**
+ * @brief Start the esp slip netif
+ *
+ * @param[in]    esp_netif handle to slip esp-netif instance
+ * @param[in]    addr IPv6 address associated with this SLIP interface
+ *
+ * @return
+ *         - ESP_OK on success
+ */
+esp_err_t slip_modem_netif_start(esp_netif_t *esp_netif, esp_ip6_addr_t *addr);
+
+/**
+ * @brief  Data path API to write raw packet ous the SLIP interface
+ *
+ * This API is typically used when implementing user defined methods
+ *
+ * @param[in]    esp_netif handle to slip esp-netif instance
+ * @param[in]    buffer pointer to the outgoing data
+ * @param[in]    len length of the data
+ *
+ * @return
+ *         - ESP_OK on success
+ */
+void slip_modem_netif_raw_output(esp_netif_t *netif, void *buffer, size_t len);
diff --git a/examples/protocols/slip/slip_udp/main/Kconfig.projbuild b/examples/protocols/slip/slip_udp/main/Kconfig.projbuild
index e23abfa081..047ba12e2f 100644
--- a/examples/protocols/slip/slip_udp/main/Kconfig.projbuild
+++ b/examples/protocols/slip/slip_udp/main/Kconfig.projbuild
@@ -3,14 +3,14 @@ menu "Example Configuration"
     menu "UART Configuration"
         config EXAMPLE_UART_TX_PIN
             int "TXD Pin Number"
-            default 4
+            default 25
             range 0 36
             help
                 Pin number of UART TX.
 
         config EXAMPLE_UART_RX_PIN
             int "RXD Pin Number"
-            default 36
+            default 26
             range 0 36
             help
                 Pin number of UART RX.
diff --git a/examples/protocols/slip/slip_udp/main/slip_client_main.c b/examples/protocols/slip/slip_udp/main/slip_client_main.c
index 8bb131f986..72a364a4f6 100644
--- a/examples/protocols/slip/slip_udp/main/slip_client_main.c
+++ b/examples/protocols/slip/slip_udp/main/slip_client_main.c
@@ -7,20 +7,18 @@
    CONDITIONS OF ANY KIND, either express or implied.
 */
 #include <string.h>
+#include <sys/socket.h>
+
 #include "freertos/FreeRTOS.h"
 #include "freertos/task.h"
-
 #include "esp_system.h"
 #include "esp_log.h"
 #include "esp_event.h"
 #include "esp_netif.h"
-#include "esp_netif_slip.h"
-
-#include "lwip/sockets.h"
 
 #include "slip_modem.h"
 
-static const char *TAG = "SLIP_EXAMPLE";
+static const char *TAG = "slip-example";
 
 #define STACK_SIZE (10 * 1024)
 #define PRIORITY   10
@@ -118,13 +116,10 @@ esp_err_t udp_rx_tx_init(void)
 }
 
 // Write a prefix to the contiki slip device
-static void slip_set_prefix(esp_netif_t *slip_netif)
+static void slip_set_prefix(slip_modem_t *slip)
 {
     uint8_t buff[10] = {0};
-
-    // Fetch the slip interface IP
-    const esp_ip6_addr_t *addr = esp_slip_get_ip6(slip_netif);
-
+    const esp_ip6_addr_t *addr = slip_modem_get_ipv6_address(slip);
     ESP_LOGI(TAG, "%s: prefix set (%08x:%08x)", __func__,
              lwip_ntohl(addr->addr[0]), lwip_ntohl(addr->addr[1]));
 
@@ -138,21 +133,18 @@ static void slip_set_prefix(esp_netif_t *slip_netif)
     }
 
     // Write raw data out the slip interface
-    esp_netif_lwip_slip_raw_output(slip_netif, buff, 2 + 8);
+    slip_modem_raw_output(slip, buff, 2 + 8);
 }
 
 // slip_rx_filter filters incoming commands from the slip interface
 // this implementation is designed for use with contiki slip devices
-bool slip_rx_filter(void *ctx, uint8_t *data, uint32_t len)
+static bool slip_rx_filter(slip_modem_t *slip, uint8_t *data, uint32_t len)
 {
-
-    esp_netif_t *slip_netif = (esp_netif_t *)ctx;
-
     if (data[1] == '?') {
         switch (data[2]) {
         case 'P':
             ESP_LOGI(TAG, "Prefix request");
-            slip_set_prefix(slip_netif);
+            slip_set_prefix(slip);
 
             return true;
 
@@ -191,24 +183,21 @@ esp_netif_t *slip_if_init(void)
 #endif
     esp_netif_config_t cfg = {          .base = &base_cfg,
                                         .driver = NULL,
-                                        .stack = ESP_NETIF_NETSTACK_DEFAULT_SLIP };
+                                        .stack = netstack_default_slip };
 
     esp_netif_t *slip_netif = esp_netif_new(&cfg);
 
-    esp_netif_slip_config_t slip_config;
-
-    IP6_ADDR(&slip_config.ip6_addr,
+    esp_ip6_addr_t local_addr;        /* Local IP6 address */
+    IP6_ADDR(&local_addr,
              lwip_htonl(0xfd0000),
              lwip_htonl(0x00000000),
              lwip_htonl(0x00000000),
              lwip_htonl(0x00000001)
             );
 
-    esp_netif_slip_set_params(slip_netif, &slip_config);
-
     ESP_LOGI(TAG, "Initialising SLIP modem");
 
-    esp_slip_modem_config_t modem_cfg = {
+    slip_modem_config_t modem_cfg = {
         .uart_dev = UART_NUM_1,
 
         .uart_tx_pin = CONFIG_EXAMPLE_UART_TX_PIN,
@@ -216,12 +205,12 @@ esp_netif_t *slip_if_init(void)
         .uart_baud = CONFIG_EXAMPLE_UART_BAUD,
 
         .rx_buffer_len = 1024,
-
         .rx_filter = slip_rx_filter,
-        .rx_filter_ctx = slip_netif,
+        .ipv6_addr = &local_addr
     };
 
-    void *slip_modem = esp_slip_modem_create(slip_netif, &modem_cfg);
+    void *slip_modem = slip_modem_create(slip_netif, &modem_cfg);
+    assert(slip_modem);
     ESP_ERROR_CHECK(esp_netif_attach(slip_netif, slip_modem));
 
     ESP_LOGI(TAG, "SLIP init complete");
diff --git a/tools/ci/check_copyright_ignore.txt b/tools/ci/check_copyright_ignore.txt
index d0f5a7c197..24987b71e0 100644
--- a/tools/ci/check_copyright_ignore.txt
+++ b/tools/ci/check_copyright_ignore.txt
@@ -460,8 +460,6 @@ components/esp_local_ctrl/src/esp_local_ctrl_handler.c
 components/esp_local_ctrl/src/esp_local_ctrl_priv.h
 components/esp_local_ctrl/src/esp_local_ctrl_transport_ble.c
 components/esp_netif/include/esp_netif_ppp.h
-components/esp_netif/include/esp_netif_slip.h
-components/esp_netif/lwip/esp_netif_lwip_slip.h
 components/esp_netif/private_include/esp_netif_private.h
 components/esp_netif/test/test_esp_netif.c
 components/esp_netif/test_apps/component_ut_test.py
@@ -1800,7 +1798,6 @@ examples/protocols/mqtt/ws/main/app_main.c
 examples/protocols/mqtt/ws/mqtt_ws_example_test.py
 examples/protocols/mqtt/wss/main/app_main.c
 examples/protocols/mqtt/wss/mqtt_wss_example_test.py
-examples/protocols/slip/slip_udp/components/slip_modem/include/slip_modem.h
 examples/protocols/slip/slip_udp/main/slip_client_main.c
 examples/protocols/sntp/example_test.py
 examples/protocols/sntp/main/sntp_example_main.c

From b439319409d9f9cf87c9b64ec04808e1ca23eb33 Mon Sep 17 00:00:00 2001
From: David Cermak <cermak@espressif.com>
Date: Tue, 26 Jul 2022 12:16:58 +0200
Subject: [PATCH 115/665] esp_netif: Add docs on creating custom network stack
 connection layer

---
 docs/en/api-reference/network/esp_netif_driver.rst | 9 +++++++--
 1 file changed, 7 insertions(+), 2 deletions(-)

diff --git a/docs/en/api-reference/network/esp_netif_driver.rst b/docs/en/api-reference/network/esp_netif_driver.rst
index 000d5eb37d..6ea1b5104b 100644
--- a/docs/en/api-reference/network/esp_netif_driver.rst
+++ b/docs/en/api-reference/network/esp_netif_driver.rst
@@ -91,7 +91,12 @@ Network stack connection
 ------------------------
 
 The packet data path functions for transmitting and freeing the rx buffer (defined in the I/O driver) are called from
-the esp-netif, specifically from its TCP/IP stack connecting layer. The following API reference outlines these network stack
-interaction with the esp-netif.
+the esp-netif, specifically from its TCP/IP stack connecting layer.
+
+Note, that IDF provides several network stack configurations for the most common network interfaces, such as for the WiFi station or Ethernet.
+These configurations are defined in :component_file:`esp_netif/include/esp_netif_defaults.h` and should be sufficient for most network drivers.
+(In rare cases, expert users might want to define custom lwIP based interface layers; it is possible, but an explicit dependency to lwIP needs to be set)
+
+The following API reference outlines these network stack interaction with the esp-netif:
 
 .. include-build-file:: inc/esp_netif_net_stack.inc

From 1f7b2d4860bb2c7fe7b5e71cee5310d73f12cbc6 Mon Sep 17 00:00:00 2001
From: David Cermak <cermak@espressif.com>
Date: Tue, 16 Aug 2022 16:07:45 +0200
Subject: [PATCH 116/665] Examples: Remove SLIP protocol example

---
 .../protocols/slip/slip_udp/CMakeLists.txt    |   6 -
 examples/protocols/slip/slip_udp/README.md    |  88 -------
 .../components/slip_modem/CMakeLists.txt      |   8 -
 .../slip_modem/include/slip_modem.h           |  96 -------
 .../slip_modem/library/slip_modem.c           | 247 ------------------
 .../slip_modem/library/slip_modem_netif.c     | 192 --------------
 .../slip_modem/library/slip_modem_netif.h     |  42 ---
 .../slip/slip_udp/main/CMakeLists.txt         |   8 -
 .../slip/slip_udp/main/Kconfig.projbuild      |  38 ---
 .../slip/slip_udp/main/slip_client_main.c     | 236 -----------------
 .../slip/slip_udp/sdkconfig.defaults          |   2 -
 11 files changed, 963 deletions(-)
 delete mode 100644 examples/protocols/slip/slip_udp/CMakeLists.txt
 delete mode 100644 examples/protocols/slip/slip_udp/README.md
 delete mode 100644 examples/protocols/slip/slip_udp/components/slip_modem/CMakeLists.txt
 delete mode 100644 examples/protocols/slip/slip_udp/components/slip_modem/include/slip_modem.h
 delete mode 100644 examples/protocols/slip/slip_udp/components/slip_modem/library/slip_modem.c
 delete mode 100644 examples/protocols/slip/slip_udp/components/slip_modem/library/slip_modem_netif.c
 delete mode 100644 examples/protocols/slip/slip_udp/components/slip_modem/library/slip_modem_netif.h
 delete mode 100644 examples/protocols/slip/slip_udp/main/CMakeLists.txt
 delete mode 100644 examples/protocols/slip/slip_udp/main/Kconfig.projbuild
 delete mode 100644 examples/protocols/slip/slip_udp/main/slip_client_main.c
 delete mode 100644 examples/protocols/slip/slip_udp/sdkconfig.defaults

diff --git a/examples/protocols/slip/slip_udp/CMakeLists.txt b/examples/protocols/slip/slip_udp/CMakeLists.txt
deleted file mode 100644
index 0a8c2f9ccd..0000000000
--- a/examples/protocols/slip/slip_udp/CMakeLists.txt
+++ /dev/null
@@ -1,6 +0,0 @@
-# The following lines of boilerplate have to be in your project's CMakeLists
-# in this exact order for cmake to work correctly
-cmake_minimum_required(VERSION 3.16)
-
-include($ENV{IDF_PATH}/tools/cmake/project.cmake)
-project(slip_client)
diff --git a/examples/protocols/slip/slip_udp/README.md b/examples/protocols/slip/slip_udp/README.md
deleted file mode 100644
index f8c50d9c35..0000000000
--- a/examples/protocols/slip/slip_udp/README.md
+++ /dev/null
@@ -1,88 +0,0 @@
-| Supported Targets | ESP32 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
-| ----------------- | ----- | -------- | -------- | -------- |
-
-# SLIP device client
-
-(See the README.md file in the upper level 'examples' directory for more information about examples.)
-
-## Overview
-
-This provides SLIP support for connection to Contiki gateway devices, allowing the ESP platform board to be used to bridge between low-power networks and IP (Wifi / Ethernet).
-
-This example also demonstrates creating custom network interfaces, including UART drivers and lwIP netif layers, and attaching them to the standard `esp_netif` component, so the generic system interfaces can still use the common approach of listing all interfaces, updating states, posting events and handling routing priorities. Please refer to the implementation of [slip_modem](components/slip_modem) component for more details.
-
-## How to use example
-
-### Hardware Required
-
-To run this example, you need an ESP32 dev board (e.g. ESP32-WROVER Kit) or ESP32 core board (e.g. ESP32-DevKitC).
-For test purpose, you also need a SLIP capable gateway device, such as anything running [Contiki](https://github.com/contiki-os/contiki) gateway firmware.
-You can also try other modules as long as they implement the SLIP protocol (e.g. linux device with slip module loaded)
-
-#### Setup a test SLIP device
-
-It is possible to configure any device with linux and a serial interface
-(e.g. raspberry PI or a PC with USB to serial bridge) to enable SLIP interface.
-
-To test this example with such device, please follow these steps:
-
-- Configure IPv4 mode in the example configuration menu
-
-- Setup SLIP interface
-```
-slattach -v -L -s 115200 -p slip /dev/ttyAMA0
-```
-where the `/dev/ttyAMA0` is the device's serial port
-
-- Configure IP addresses
-```
-ifconfig sl0 10.0.0.1 dstaddr 10.0.0.2
-```
-where the `10.0.0.2` is IPv4 address of the ESP platform board
-
-- Send and receive back UDP packets, as the example implements UDP echo server
-```
-nc -u 10.0.0.2 5678
-```
-
-#### Pin Assignment
-
-**Note:** The following pin assignments are used by default which can be changed in menuconfig.
-
-| ESP32  | Gateway |
-| ------ | -------------- |
-| GPIO25 | RX             |
-| GPIO26 | TX             |
-| GND    | GND            |
-| 3v3    | VCC            |
-
-### Configure the project
-
-Open the project configuration menu (`idf.py menuconfig`). Then go into `Example Configuration` menu.
-
-- Choose the RX and TX pins
-- Choose port number and IP protocol for socket udp server
-For use in external projects `SLIP support` must be enabled under the `components/lwip` menu.
-
-
-### Build and Flash
-
-Run `idf.py -p PORT flash monitor` to build and flash the project..
-
-(To exit the serial monitor, type ``Ctrl-]``.)
-
-See the [Getting Started Guide](https://docs.espressif.com/projects/esp-idf/en/latest/get-started/index.html) for full steps to configure and use ESP-IDF to build projects.
-
-
-
-## Troubleshooting
-
-1. Invalid slip packets
-
-Many slip devices use additional messages for things like ipv6 prefix configuration (or sending log messages over the SLIP serial port). This is supported in the driver through the use of an `rx_filter` function that is called on receipt of all packets and can be used to filter packets prior to passing them to the stack.
-
-2. No packets received
-
-The first layer to check is the serial port, you can enable debugging of the SLIP component by setting the global log level to `DEBUG`, or changing the slip component log levbel with `esp_log_level_set("esp-netif_lwip-slip", ESP_LOG_DEBUG);`
-
-(For any technical queries, please open an [issue](https://github.com/espressif/esp-idf/issues) on GitHub. We will get back to you as soon as possible.)
diff --git a/examples/protocols/slip/slip_udp/components/slip_modem/CMakeLists.txt b/examples/protocols/slip/slip_udp/components/slip_modem/CMakeLists.txt
deleted file mode 100644
index 6837386287..0000000000
--- a/examples/protocols/slip/slip_udp/components/slip_modem/CMakeLists.txt
+++ /dev/null
@@ -1,8 +0,0 @@
-# SLIP Modem Component
-
-idf_component_register(
-    SRCS "library/slip_modem.c" "library/slip_modem_netif.c"
-    INCLUDE_DIRS "include"
-    REQUIRES esp_netif driver
-)
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/examples/protocols/slip/slip_udp/components/slip_modem/include/slip_modem.h b/examples/protocols/slip/slip_udp/components/slip_modem/include/slip_modem.h
deleted file mode 100644
index 53b8eba5bb..0000000000
--- a/examples/protocols/slip/slip_udp/components/slip_modem/include/slip_modem.h
+++ /dev/null
@@ -1,96 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2020-2022 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-
-#pragma once
-
-#include <stdbool.h>
-#include <stdint.h>
-
-#include "esp_netif.h"
-#include "driver/uart.h"
-
-/** @brief Configuration of SLIP network interface
- *
- */
-#define ESP_NETIF_INHERENT_DEFAULT_SLIP() \
-    {   \
-        ESP_COMPILER_DESIGNATED_INIT_AGGREGATE_TYPE_EMPTY(mac) \
-        ESP_COMPILER_DESIGNATED_INIT_AGGREGATE_TYPE_EMPTY(ip_info) \
-        .get_ip_event = 0,    \
-        .lost_ip_event = 0,   \
-        .if_key = "SLP_DEF",  \
-        .if_desc = "slip",    \
-        .route_prio = 16,     \
-        .bridge_info = NULL \
-};
-
-extern esp_netif_netstack_config_t *netstack_default_slip;
-
-// Forward declare modem object
-typedef struct slip_modem slip_modem_t;
-
-// Filter callbacks for handling application specific slip messages
-typedef bool slip_rx_filter_cb_t(slip_modem_t *slip, uint8_t *data, uint32_t len);
-
-
-/** @brief Configuration structure for SLIP modem interface
- *
- */
-typedef struct {
-    uart_port_t uart_dev; /* UART device for reading and writing SLIP information, this must be initialised externally */
-
-    int uart_tx_pin;      /* UART TX pin number */
-    int uart_rx_pin;      /* UART TX pin number */
-
-    uint32_t uart_baud;   /* UART baud rate */
-
-    uint32_t rx_buffer_len;             /* Length of buffer for RX messages */
-
-    slip_rx_filter_cb_t *rx_filter;     /* Filter for parsing out non-SLIP messages from incoming SLIP stream */
-    esp_ip6_addr_t *ipv6_addr;
-
-} slip_modem_config_t;
-
-
-
-/** @brief Create a slip modem
- *
- * @param[in]    slip configured esp netif
- * @param[in]    configuration for the slip modem
- *
- * @returns
- *          - slip modem driver glue object
- */
-slip_modem_t *slip_modem_create(esp_netif_t *slip_netif, slip_modem_config_t *modem_config);
-
-/** @brief Destroy a slip modem
- *
- * @param[in]    slip modem object for destruction
- *
- * @return
- *          - ESP_OK on success
- */
-esp_err_t slip_modem_destroy(slip_modem_t *slip);
-
-/**
- * @brief Getter for the internally configured IPv6 address
- *
- * @param[in]    slip modem object
- *
- * @returns
- *          - ipv6 address
- */
-const esp_ip6_addr_t *slip_modem_get_ipv6_address(slip_modem_t *slip);
-
-/**
- * @brief  Data path API that forward the supplied data to the attached network interface
- *
- * @param[in]    slip modem object
- * @param[in]    buffer pointer to the outgoing data
- * @param[in]    len length of the data
- *
- */
-void slip_modem_raw_output(slip_modem_t *slip, void *buffer, size_t len);
diff --git a/examples/protocols/slip/slip_udp/components/slip_modem/library/slip_modem.c b/examples/protocols/slip/slip_udp/components/slip_modem/library/slip_modem.c
deleted file mode 100644
index 907270a611..0000000000
--- a/examples/protocols/slip/slip_udp/components/slip_modem/library/slip_modem.c
+++ /dev/null
@@ -1,247 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2020-2022 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-
-#include <string.h>
-#include "slip_modem.h"
-
-#include "esp_netif.h"
-#include "slip_modem_netif.h"
-#include "esp_event.h"
-#include "esp_log.h"
-
-#define SLIP_RX_TASK_PRIORITY   10
-#define SLIP_RX_TASK_STACK_SIZE (4 * 1024)
-
-static const char *TAG = "slip-modem";
-
-
-// UART container object
-typedef struct {
-    // UART device number for SIO use
-    uart_port_t uart_dev;
-
-    // UART baud rate for configuration
-    uint32_t uart_baud;
-
-    // UART TX pin for configuration
-    int uart_tx_pin;
-
-    // UART RX pin for configuration
-    int uart_rx_pin;
-
-    // QueueHandle for uart driver
-    QueueHandle_t uart_queue;
-
-    // TaskHandle for receive task
-    TaskHandle_t uart_rx_task;
-} esp_slip_uart_t;
-
-
-// Modem object, implements glue logic for slip_driver and esp_netif
-struct slip_modem {
-    // ESP base netif driver
-    esp_netif_driver_base_t base;
-
-    // Uart for use with slip
-    esp_slip_uart_t uart;
-
-    // Buffer for incoming messages
-    uint8_t *buffer;
-    uint32_t buffer_len;
-
-    // Filter callbacks for application-specific slip message handling
-    slip_rx_filter_cb_t *rx_filter;
-
-    // Running flag
-    bool running;
-
-    // esp_netif related: SLIP interface IP6 address
-    esp_ip6_addr_t addr;
-
-};
-
-
-// Forward function declaration
-static void slip_modem_uart_rx_task(void *arg);
-static esp_err_t slip_modem_post_attach(esp_netif_t *esp_netif, void *args);
-
-// Create a new slip modem
-slip_modem_t *slip_modem_create(esp_netif_t *slip_netif, slip_modem_config_t *modem_config)
-{
-    ESP_LOGI(TAG, "%s: Creating slip modem (netif: %p)", __func__, slip_netif);
-
-    ESP_LOGD(TAG, "%s (netif: %p)", __func__, slip_netif);
-
-    slip_modem_t *slip_modem = calloc(1, sizeof(slip_modem_t));
-    if (!slip_modem) {
-        ESP_LOGE(TAG, "create netif glue failed");
-        return NULL;
-    }
-
-    // Attach driver and post_attach callbacks
-    slip_modem->base.post_attach = slip_modem_post_attach;
-    slip_modem->base.netif = slip_netif;
-
-    // Attach config
-    slip_modem->buffer_len = modem_config->rx_buffer_len;
-
-    slip_modem->rx_filter = modem_config->rx_filter;
-
-    slip_modem->uart.uart_dev = modem_config->uart_dev;
-    slip_modem->uart.uart_baud = modem_config->uart_baud;
-    slip_modem->uart.uart_rx_pin = modem_config->uart_rx_pin;
-    slip_modem->uart.uart_tx_pin = modem_config->uart_tx_pin;
-    memcpy(&slip_modem->addr, modem_config->ipv6_addr, sizeof(esp_ip6_addr_t));
-
-    // Return the new modem
-    return slip_modem;
-}
-
-// Internal handler called on driver start
-static esp_err_t esp_slip_driver_start(slip_modem_t *slip_modem)
-{
-    ESP_LOGD(TAG, "%s: Starting SLIP modem (modem %p)", __func__, slip_modem);
-
-    // Allocate RX buffer if one does not exist
-    if (slip_modem->buffer == NULL) {
-        slip_modem->buffer = malloc(slip_modem->buffer_len);
-    }
-    if (slip_modem->buffer == NULL) {
-        ESP_LOGE(TAG, "error allocating rx buffer");
-        return ESP_ERR_NO_MEM;
-    }
-
-    // Build configuration
-    uart_config_t uart_config = {
-        .baud_rate = slip_modem->uart.uart_baud,
-        .data_bits = UART_DATA_8_BITS,
-        .parity = UART_PARITY_DISABLE,
-        .stop_bits = UART_STOP_BITS_1,
-        .flow_ctrl = UART_HW_FLOWCTRL_DISABLE,
-    };
-
-    // Initialise uart
-    ESP_ERROR_CHECK(uart_param_config(slip_modem->uart.uart_dev, &uart_config));
-
-    // Set UART pins
-    ESP_ERROR_CHECK(uart_set_pin(slip_modem->uart.uart_dev, slip_modem->uart.uart_tx_pin, slip_modem->uart.uart_rx_pin, 0, 0));
-
-    // Install UART driver
-    ESP_ERROR_CHECK(uart_driver_install(slip_modem->uart.uart_dev, slip_modem->buffer_len, slip_modem->buffer_len, 10, &slip_modem->uart.uart_queue, 0));
-
-    // Start slip RX task
-    slip_modem->running = true;
-    xTaskCreate(slip_modem_uart_rx_task, "slip_modem_uart_rx_task", SLIP_RX_TASK_STACK_SIZE, slip_modem, SLIP_RX_TASK_PRIORITY, &slip_modem->uart.uart_rx_task);
-
-    // Finally, initialise slip network interface
-    esp_netif_action_start(slip_modem->base.netif, 0, 0, 0);
-    ESP_ERROR_CHECK(slip_modem_netif_start(slip_modem->base.netif, &slip_modem->addr));
-    return ESP_OK;
-}
-
-
-esp_err_t slip_modem_destroy(slip_modem_t *slip)
-{
-    // Stop slip driver
-    esp_netif_action_stop(slip->base.netif, 0, 0, 0);
-    ESP_ERROR_CHECK(slip_modem_netif_stop(slip->base.netif));
-
-    // Stop uart rx task
-    vTaskDelete(slip->uart.uart_rx_task);
-
-    // Delete driver
-    uart_driver_delete(slip->uart.uart_dev);
-
-    // Free slip interface
-    free(slip);
-
-    return ESP_OK;
-}
-
-// Modem transmit for glue logic
-static esp_err_t slip_modem_transmit(void *slip_driver, void *buffer, size_t len)
-{
-    ESP_LOGD(TAG, "%s", __func__);
-    ESP_LOG_BUFFER_HEXDUMP(TAG, buffer, len, ESP_LOG_DEBUG);
-    slip_modem_t *slip_modem = (slip_modem_t *) slip_driver;
-
-    int32_t res = uart_write_bytes(slip_modem->uart.uart_dev, (char *)buffer, len);
-    if (res < 0) {
-        // Handle errors
-        ESP_LOGE(TAG, "%s: uart_write_bytes error %i", __func__, res);
-        return ESP_FAIL;
-    }
-    return ESP_OK;
-}
-
-// Post-attach handler for netif
-static esp_err_t slip_modem_post_attach(esp_netif_t *esp_netif, void *args)
-{
-    slip_modem_t *slip_modem = (slip_modem_t *) args;
-
-    ESP_LOGD(TAG, "%s (netif: %p args: %p)", __func__, esp_netif, args);
-
-    const esp_netif_driver_ifconfig_t driver_ifconfig = {
-        .driver_free_rx_buffer = NULL,
-        .transmit = slip_modem_transmit,
-        .handle = slip_modem,
-    };
-
-    slip_modem->base.netif = esp_netif;
-    ESP_ERROR_CHECK(esp_netif_set_driver_config(esp_netif, &driver_ifconfig));
-
-    esp_slip_driver_start(slip_modem);
-
-    return ESP_OK;
-}
-
-static void slip_modem_uart_rx_task(void *arg)
-{
-    slip_modem_t *slip_modem = (slip_modem_t *) arg;
-
-    ESP_LOGD(TAG, "Start SLIP modem RX task (slip_modem %p  filter: %p)", slip_modem, slip_modem->rx_filter);
-    ESP_LOGD(TAG, "Uart: %d, buffer: %p (%d bytes)", slip_modem->uart.uart_dev, slip_modem->buffer, slip_modem->buffer_len);
-
-    while (slip_modem->running == true) {
-        // Read data from the UART
-        int len = uart_read_bytes(slip_modem->uart.uart_dev, slip_modem->buffer, slip_modem->buffer_len, 1 / portTICK_PERIOD_MS);
-
-        if (len > 0) {
-
-            // Log slip RX data
-            ESP_LOGD(TAG, "rx %d bytes", len);
-            ESP_LOG_BUFFER_HEX_LEVEL(TAG, slip_modem->buffer, len, ESP_LOG_DEBUG);
-
-            // Ensure null termination
-            slip_modem->buffer[len] = '\0';
-
-            // Filter if provided
-            if ((slip_modem->rx_filter != NULL) && slip_modem->rx_filter(slip_modem, slip_modem->buffer, len)) {
-                continue;
-            }
-
-            // Pass received bytes in to slip interface
-            ESP_LOGI(TAG, "esp_netif %p", slip_modem->base.netif);
-            esp_netif_receive(slip_modem->base.netif, slip_modem->buffer, len, NULL);
-        }
-
-        // Yeild to allow other tasks to progress
-        vTaskDelay(1 * portTICK_PERIOD_MS);
-    }
-}
-
-/**
- * @brief Gets the internally configured ipv6 address
- */
-const esp_ip6_addr_t *slip_modem_get_ipv6_address(slip_modem_t *slip)
-{
-    return &slip->addr;
-}
-
-void slip_modem_raw_output(slip_modem_t *slip, void *buffer, size_t len)
-{
-    slip_modem_netif_raw_output(slip->base.netif, buffer, len);
-}
diff --git a/examples/protocols/slip/slip_udp/components/slip_modem/library/slip_modem_netif.c b/examples/protocols/slip/slip_udp/components/slip_modem/library/slip_modem_netif.c
deleted file mode 100644
index ee90bb6e0f..0000000000
--- a/examples/protocols/slip/slip_udp/components/slip_modem/library/slip_modem_netif.c
+++ /dev/null
@@ -1,192 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2019-2022 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-
-#include <string.h>
-#include "esp_netif.h"
-#include "esp_log.h"
-#include "esp_netif_net_stack.h"
-#include "lwip/esp_netif_net_stack.h"
-#include "lwip/dns.h"
-#include "lwip/ip6_addr.h"
-#include "lwip/netif.h"
-#include "netif/slipif.h"
-#include "lwip/sio.h"
-
-static const char *TAG = "slip-modem-netif";
-
-/**
- * @brief Stops the SLIP interface
- */
-esp_err_t slip_modem_netif_stop(esp_netif_t *esp_netif)
-{
-    struct netif *netif = esp_netif_get_netif_impl(esp_netif);
-
-    ESP_LOGI(TAG, "%s: Stopped SLIP connection: lwip netif:%p", __func__, netif);
-
-    // Stop interface
-    netif_set_link_down(netif);
-
-    return ESP_OK;
-}
-
-/**
- * @brief Starts the SLIP interface
- */
-esp_err_t slip_modem_netif_start(esp_netif_t *esp_netif, esp_ip6_addr_t *addr)
-{
-    struct netif *netif = esp_netif_get_netif_impl(esp_netif);
-
-    ESP_LOGI(TAG, "%s: Starting SLIP interface: lwip netif:%p", __func__, netif);
-
-    // Set the netif up
-    netif_set_up(netif);
-    netif_set_link_up(netif);
-#if CONFIG_LWIP_IPV6
-    int8_t addr_index = 0;
-
-    netif_ip6_addr_set(netif, addr_index, (ip6_addr_t *)addr);
-    netif_ip6_addr_set_state(netif, addr_index, IP6_ADDR_VALID);
-#endif
-    return ESP_OK;
-}
-
-/**
- * @brief Write incoming serial data to the SLIP interface
- */
-void esp_netif_lwip_slip_input(void *h, void *buffer, unsigned int len, void *eb)
-{
-    struct netif *netif = h;
-
-    ESP_LOGD(TAG, "%s", __func__);
-    ESP_LOG_BUFFER_HEXDUMP(TAG, buffer, len, ESP_LOG_DEBUG);
-
-    // Update slip netif with data
-    const int max_batch = 255;
-    int sent = 0;
-    while(sent < len) {
-        int batch = (len - sent) > max_batch ? max_batch : (len - sent);
-        slipif_received_bytes(netif, buffer+sent, batch);
-        sent += batch;
-    }
-
-    // Process incoming bytes
-    for (int i = 0; i < len; i++) {
-        slipif_process_rxqueue(netif);
-    }
-}
-
-/**
- * @brief Write raw data out the SLIP interface
- */
-void slip_modem_netif_raw_output(esp_netif_t *netif, void *buffer, size_t len)
-{
-    struct netif *lwip_netif = esp_netif_get_netif_impl(netif);
-
-    ESP_LOGD(TAG, "%s", __func__);
-
-    struct pbuf p = {
-        .next = NULL,
-        .payload = buffer,
-        .tot_len = len,
-        .len = len,
-    };
-
-    // Call slip if output function to feed data out slip interface
-#if CONFIG_LWIP_IPV6
-    lwip_netif->output_ip6(lwip_netif, &p, NULL);
-#else
-    lwip_netif->output(lwip_netif, &p, NULL);
-#endif
-}
-
-
-/** @brief Get esp-netif object corresponding to registration index
- */
-static esp_netif_t * get_netif_with_esp_index(int index)
-{
-    esp_netif_t *netif = NULL;
-    int counter = 0;
-    while ((netif = esp_netif_next(netif)) != NULL) {
-        if (counter == index) {
-            return netif;
-        }
-        counter++;
-    }
-    return NULL;
-}
-
-/** @brief Return list registration index of the supplied netif ptr
- */
-static int get_esp_netif_index(esp_netif_t * esp_netif)
-{
-    esp_netif_t *netif = NULL;
-    int counter = 0;
-    while ((netif = esp_netif_next(netif)) != NULL) {
-        if (esp_netif == netif) {
-            return counter;
-        }
-        counter++;
-    }
-    return -1;
-}
-
-err_t esp_slipif_init(struct netif *netif)
-{
-    esp_netif_t *esp_netif = netif->state;
-    int esp_index = get_esp_netif_index(esp_netif);
-    if (esp_index < 0) {
-        return ERR_IF;
-    }
-
-    // Store netif index in net interface for SIO open command to abstract the dev
-    netif->state = (void *)esp_index;
-
-    return slipif_init(netif);
-}
-
-const struct esp_netif_netstack_config s_netif_config_slip = {
-        .lwip = {
-                .init_fn = esp_slipif_init,
-                .input_fn = esp_netif_lwip_slip_input,
-        }
-};
-
-const esp_netif_netstack_config_t *netstack_default_slip = &s_netif_config_slip;
-
-
-/***
- * @brief Open a serial device for communication
- */
-sio_fd_t sio_open(uint8_t devnum)
-{
-    ESP_LOGD(TAG, "Opening device: %d\r\n", devnum);
-
-    esp_netif_t *esp_netif = get_netif_with_esp_index(devnum);
-    if (!esp_netif) {
-        ESP_LOGE(TAG, "didn't find esp-netif with index=%d\n", devnum);
-        return NULL;
-    }
-
-    // Return SIO handle
-    return esp_netif;
-}
-
-/***
- * @brief Send a single character to the serial device (blocking)
- */
-void sio_send(uint8_t c, sio_fd_t fd)
-{
-    esp_netif_t *esp_netif = fd;
-
-    ESP_LOGD(TAG, "%s", __func__);
-    ESP_LOG_BUFFER_HEX_LEVEL(TAG, &c, 1, ESP_LOG_DEBUG);
-
-    esp_err_t ret = esp_netif_transmit(esp_netif, &c, 1);
-    if (ret != ESP_OK) {
-        // Handle errors
-        ESP_LOGD(TAG, "%s: uart_write_bytes error %i", __func__, ret);
-    }
-}
diff --git a/examples/protocols/slip/slip_udp/components/slip_modem/library/slip_modem_netif.h b/examples/protocols/slip/slip_udp/components/slip_modem/library/slip_modem_netif.h
deleted file mode 100644
index 339ee675bf..0000000000
--- a/examples/protocols/slip/slip_udp/components/slip_modem/library/slip_modem_netif.h
+++ /dev/null
@@ -1,42 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2019-2022 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-
-#pragma once
-
-/**
- * @brief Stop the esp slip netif
- *
- * @param[in]    esp_netif handle to slip esp-netif instance
- *
- * @return
- *         - ESP_OK on success
- */
-esp_err_t slip_modem_netif_stop(esp_netif_t *esp_netif);
-
-/**
- * @brief Start the esp slip netif
- *
- * @param[in]    esp_netif handle to slip esp-netif instance
- * @param[in]    addr IPv6 address associated with this SLIP interface
- *
- * @return
- *         - ESP_OK on success
- */
-esp_err_t slip_modem_netif_start(esp_netif_t *esp_netif, esp_ip6_addr_t *addr);
-
-/**
- * @brief  Data path API to write raw packet ous the SLIP interface
- *
- * This API is typically used when implementing user defined methods
- *
- * @param[in]    esp_netif handle to slip esp-netif instance
- * @param[in]    buffer pointer to the outgoing data
- * @param[in]    len length of the data
- *
- * @return
- *         - ESP_OK on success
- */
-void slip_modem_netif_raw_output(esp_netif_t *netif, void *buffer, size_t len);
diff --git a/examples/protocols/slip/slip_udp/main/CMakeLists.txt b/examples/protocols/slip/slip_udp/main/CMakeLists.txt
deleted file mode 100644
index eace917e55..0000000000
--- a/examples/protocols/slip/slip_udp/main/CMakeLists.txt
+++ /dev/null
@@ -1,8 +0,0 @@
-# Slip client example
-
-idf_component_register(
-    SRCS "slip_client_main.c"
-    INCLUDE_DIRS "."
-    REQUIRES esp_netif slip_modem driver
-)
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/examples/protocols/slip/slip_udp/main/Kconfig.projbuild b/examples/protocols/slip/slip_udp/main/Kconfig.projbuild
deleted file mode 100644
index 047ba12e2f..0000000000
--- a/examples/protocols/slip/slip_udp/main/Kconfig.projbuild
+++ /dev/null
@@ -1,38 +0,0 @@
-menu "Example Configuration"
-
-    menu "UART Configuration"
-        config EXAMPLE_UART_TX_PIN
-            int "TXD Pin Number"
-            default 25
-            range 0 36
-            help
-                Pin number of UART TX.
-
-        config EXAMPLE_UART_RX_PIN
-            int "RXD Pin Number"
-            default 26
-            range 0 36
-            help
-                Pin number of UART RX.
-
-        config EXAMPLE_UART_BAUD
-            int "UART baud rate"
-            default 115200
-            help
-                Baud rate for UART communication
-
-    endmenu
-
-    config EXAMPLE_UDP_PORT
-        int "Port for UDP echo server"
-        default 5678
-        help
-            Port for UDP echo server in example
-
-    config EXAMPLE_IPV4
-        bool "Test with IPv4 address"
-        default n
-        help
-            Test interface using IPv4
-
-endmenu
diff --git a/examples/protocols/slip/slip_udp/main/slip_client_main.c b/examples/protocols/slip/slip_udp/main/slip_client_main.c
deleted file mode 100644
index 72a364a4f6..0000000000
--- a/examples/protocols/slip/slip_udp/main/slip_client_main.c
+++ /dev/null
@@ -1,236 +0,0 @@
-/* SLIP Client Example
-
-   This example code is in the Public Domain (or CC0 licensed, at your option.)
-
-   Unless required by applicable law or agreed to in writing, this
-   software is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
-   CONDITIONS OF ANY KIND, either express or implied.
-*/
-#include <string.h>
-#include <sys/socket.h>
-
-#include "freertos/FreeRTOS.h"
-#include "freertos/task.h"
-#include "esp_system.h"
-#include "esp_log.h"
-#include "esp_event.h"
-#include "esp_netif.h"
-
-#include "slip_modem.h"
-
-static const char *TAG = "slip-example";
-
-#define STACK_SIZE (10 * 1024)
-#define PRIORITY   10
-
-static void udp_rx_tx_task(void *arg)
-{
-    char addr_str[128];
-    uint8_t rx_buff[1024];
-
-    int sock = (int)arg;
-
-    struct sockaddr_storage source_addr;
-    socklen_t socklen = sizeof(source_addr);
-
-
-    ESP_LOGI(TAG, "Starting node manager UDP task");
-
-    while (1) {
-        // Receive data
-        int len = recvfrom(sock, rx_buff, sizeof(rx_buff) - 1, 0, (struct sockaddr *)&source_addr, &socklen);
-        if (len < 0) {
-            ESP_LOGE(TAG, "recvfrom failed: errno %d", errno);
-            break;
-        }
-
-        // Parse out address to string
-        if (source_addr.ss_family == PF_INET) {
-            inet_ntoa_r(((struct sockaddr_in *)&source_addr)->sin_addr.s_addr, addr_str, sizeof(addr_str) - 1);
-        } else if (source_addr.ss_family == PF_INET6) {
-            inet6_ntoa_r(((struct sockaddr_in6 *)&source_addr)->sin6_addr, addr_str, sizeof(addr_str) - 1);
-        }
-
-        // Force null termination of received data and print
-        rx_buff[len] = 0;
-        ESP_LOGI(TAG, "Received '%s' from '%s'", rx_buff, addr_str);
-
-        // Send data back
-        int err = sendto(sock, rx_buff, len, 0, (struct sockaddr *)&source_addr, socklen);
-        if (err < 0) {
-            ESP_LOGE(TAG, "sendto failed: errno %d", errno);
-            break;
-        }
-    }
-
-    vTaskDelete(NULL);
-}
-
-esp_err_t udp_rx_tx_init(void)
-{
-    // Setup bind address
-    struct sockaddr_in6 dest_addr;
-#if CONFIG_EXAMPLE_IPV4
-    sa_family_t family = AF_INET;
-    int ip_protocol = IPPROTO_IP;
-    struct sockaddr_in *dest_addr_ip4 = (struct sockaddr_in *)&dest_addr;
-    dest_addr_ip4->sin_addr.s_addr = htonl(INADDR_ANY);
-    dest_addr_ip4->sin_family = AF_INET;
-    dest_addr_ip4->sin_port = htons(CONFIG_EXAMPLE_UDP_PORT);
-    ip_protocol = IPPROTO_IP;
-#else
-    sa_family_t family = AF_INET6;
-    int ip_protocol = IPPROTO_IPV6;
-    bzero(&dest_addr.sin6_addr.un, sizeof(dest_addr.sin6_addr.un));
-    dest_addr.sin6_family = family;
-    dest_addr.sin6_port = htons(CONFIG_EXAMPLE_UDP_PORT);
-#endif
-
-    // Create socket
-    int sock = socket(family, SOCK_DGRAM, ip_protocol);
-    if (sock < 0) {
-        ESP_LOGE(TAG, "Unable to create socket: errno %d", errno);
-        return ESP_FAIL;
-    }
-
-    // Disable IPv4 and reuse address
-    int opt = 1;
-    setsockopt(sock, SOL_SOCKET, SO_REUSEADDR, &opt, sizeof(opt));
-#if !CONFIG_EXAMPLE_IPV4
-    setsockopt(sock, IPPROTO_IPV6, IPV6_V6ONLY, &opt, sizeof(opt));
-#endif
-
-    // Bind socket
-    int err = bind(sock, (struct sockaddr *)&dest_addr, sizeof(dest_addr));
-    if (err < 0) {
-        ESP_LOGE(TAG, "Socket unable to bind: errno %d", errno);
-        return ESP_FAIL;
-    }
-    ESP_LOGI(TAG, "Socket bound, port %d", CONFIG_EXAMPLE_UDP_PORT);
-
-
-    // Start UDP rx thread
-    xTaskCreate(udp_rx_tx_task, "udp_rx_tx", STACK_SIZE, (void *)sock, PRIORITY, NULL);
-
-    return ESP_OK;
-}
-
-// Write a prefix to the contiki slip device
-static void slip_set_prefix(slip_modem_t *slip)
-{
-    uint8_t buff[10] = {0};
-    const esp_ip6_addr_t *addr = slip_modem_get_ipv6_address(slip);
-    ESP_LOGI(TAG, "%s: prefix set (%08x:%08x)", __func__,
-             lwip_ntohl(addr->addr[0]), lwip_ntohl(addr->addr[1]));
-
-    // Build slip set message
-    buff[0] = '!';
-    buff[1] = 'P';
-    for (int i = 0; i < 2; i++) {
-        for (int j = 0; j < 4; j++) {
-            buff[2 + i * 4 + j] = addr->addr[i] >> (j * 8);
-        }
-    }
-
-    // Write raw data out the slip interface
-    slip_modem_raw_output(slip, buff, 2 + 8);
-}
-
-// slip_rx_filter filters incoming commands from the slip interface
-// this implementation is designed for use with contiki slip devices
-static bool slip_rx_filter(slip_modem_t *slip, uint8_t *data, uint32_t len)
-{
-    if (data[1] == '?') {
-        switch (data[2]) {
-        case 'P':
-            ESP_LOGI(TAG, "Prefix request");
-            slip_set_prefix(slip);
-
-            return true;
-
-        default:
-            ESP_LOGI(TAG, "Unhandled request '%c'", data[2]);
-            break;
-        }
-
-        return true;
-
-    } else if (data[1] == '!') {
-        switch (data[2]) {
-        default:
-            ESP_LOGI(TAG, "Unhandled command '%c'", data[2]);
-            break;
-        }
-    }
-
-    return false;
-}
-
-#if CONFIG_EXAMPLE_IPV4
-static const esp_netif_ip_info_t s_slip_ip4 = {
-        .ip = { .addr = ESP_IP4TOADDR( 10, 0, 0, 2) },
-};
-#endif
-
-// Initialise the SLIP interface
-esp_netif_t *slip_if_init(void)
-{
-    ESP_LOGI(TAG, "Initialising SLIP interface");
-
-    esp_netif_inherent_config_t base_cfg = ESP_NETIF_INHERENT_DEFAULT_SLIP()
-#if CONFIG_EXAMPLE_IPV4
-    base_cfg.ip_info = &s_slip_ip4;
-#endif
-    esp_netif_config_t cfg = {          .base = &base_cfg,
-                                        .driver = NULL,
-                                        .stack = netstack_default_slip };
-
-    esp_netif_t *slip_netif = esp_netif_new(&cfg);
-
-    esp_ip6_addr_t local_addr;        /* Local IP6 address */
-    IP6_ADDR(&local_addr,
-             lwip_htonl(0xfd0000),
-             lwip_htonl(0x00000000),
-             lwip_htonl(0x00000000),
-             lwip_htonl(0x00000001)
-            );
-
-    ESP_LOGI(TAG, "Initialising SLIP modem");
-
-    slip_modem_config_t modem_cfg = {
-        .uart_dev = UART_NUM_1,
-
-        .uart_tx_pin = CONFIG_EXAMPLE_UART_TX_PIN,
-        .uart_rx_pin = CONFIG_EXAMPLE_UART_RX_PIN,
-        .uart_baud = CONFIG_EXAMPLE_UART_BAUD,
-
-        .rx_buffer_len = 1024,
-        .rx_filter = slip_rx_filter,
-        .ipv6_addr = &local_addr
-    };
-
-    void *slip_modem = slip_modem_create(slip_netif, &modem_cfg);
-    assert(slip_modem);
-    ESP_ERROR_CHECK(esp_netif_attach(slip_netif, slip_modem));
-
-    ESP_LOGI(TAG, "SLIP init complete");
-
-    return slip_netif;
-}
-
-void app_main(void)
-{
-    // Setup networking
-    esp_netif_init();
-
-    esp_log_level_set("*", ESP_LOG_DEBUG);
-
-    // Create event loop
-    ESP_ERROR_CHECK(esp_event_loop_create_default());
-
-    // Setup slip interface
-    slip_if_init();
-
-    // Setup UDP loopback service
-    udp_rx_tx_init();
-}
diff --git a/examples/protocols/slip/slip_udp/sdkconfig.defaults b/examples/protocols/slip/slip_udp/sdkconfig.defaults
deleted file mode 100644
index a0f094bcdd..0000000000
--- a/examples/protocols/slip/slip_udp/sdkconfig.defaults
+++ /dev/null
@@ -1,2 +0,0 @@
-# Override some defaults to enable SLIP
-CONFIG_LWIP_SLIP_SUPPORT=y

From 792186a3da837e1bf74164de12cbea4b8c7ab369 Mon Sep 17 00:00:00 2001
From: Pedro <phd.pc@hotmail.com>
Date: Mon, 15 Aug 2022 20:44:34 -0300
Subject: [PATCH 117/665] Remove trailing semicolon from bt dft initializer

Similar to espressif#6554
---
 components/bt/include/esp32/include/esp_bt.h   | 2 +-
 components/bt/include/esp32c2/include/esp_bt.h | 2 +-
 components/bt/include/esp32c3/include/esp_bt.h | 2 +-
 components/bt/include/esp32h2/include/esp_bt.h | 2 +-
 components/bt/include/esp32s3/include/esp_bt.h | 2 +-
 5 files changed, 5 insertions(+), 5 deletions(-)

diff --git a/components/bt/include/esp32/include/esp_bt.h b/components/bt/include/esp32/include/esp_bt.h
index fad01b97bf..f74c3df7bf 100644
--- a/components/bt/include/esp32/include/esp_bt.h
+++ b/components/bt/include/esp32/include/esp_bt.h
@@ -183,7 +183,7 @@ the adv packet will be discarded until the memory is restored. */
     .pcm_polar = CONFIG_BTDM_CTRL_PCM_POLAR_EFF,                           \
     .hli = BTDM_CTRL_HLI,                                                  \
     .magic = ESP_BT_CONTROLLER_CONFIG_MAGIC_VAL,                           \
-};
+}
 
 #else
 #define BT_CONTROLLER_INIT_CONFIG_DEFAULT() {0}; _Static_assert(0, "please enable bluetooth in menuconfig to use bt.h");
diff --git a/components/bt/include/esp32c2/include/esp_bt.h b/components/bt/include/esp32c2/include/esp_bt.h
index 3cac31b703..8f1a44568c 100644
--- a/components/bt/include/esp32c2/include/esp_bt.h
+++ b/components/bt/include/esp32c2/include/esp_bt.h
@@ -228,7 +228,7 @@ typedef struct {
     .ble_scan_classify_filter_enable         = 0,                                       \
     .main_xtal_freq             = CONFIG_XTAL_FREQ,                                     \
     .config_magic = CONFIG_MAGIC,                                                       \
-};
+}
 
 esp_err_t esp_bt_controller_init(esp_bt_controller_config_t *cfg);
 
diff --git a/components/bt/include/esp32c3/include/esp_bt.h b/components/bt/include/esp32c3/include/esp_bt.h
index ed979ff58c..2fd4c24885 100644
--- a/components/bt/include/esp32c3/include/esp_bt.h
+++ b/components/bt/include/esp32c3/include/esp_bt.h
@@ -181,7 +181,7 @@ typedef void (* esp_bt_hci_tl_callback_t) (void *arg, uint8_t status);
     .slave_ce_len_min = SLAVE_CE_LEN_MIN_DEFAULT,                          \
     .hw_recorrect_en = AGC_RECORRECT_EN,                                   \
     .cca_thresh = CONFIG_BT_CTRL_HW_CCA_VAL,                               \
-};
+}
 
 #else
 #define BT_CONTROLLER_INIT_CONFIG_DEFAULT() {0}; _Static_assert(0, "please enable bluetooth in menuconfig to use bt.h");
diff --git a/components/bt/include/esp32h2/include/esp_bt.h b/components/bt/include/esp32h2/include/esp_bt.h
index d3efdba30c..7f9b164927 100644
--- a/components/bt/include/esp32h2/include/esp_bt.h
+++ b/components/bt/include/esp32h2/include/esp_bt.h
@@ -227,7 +227,7 @@ typedef struct {
     .coex_phy_coded_tx_rx_time_limit = DEFAULT_BT_LE_COEX_PHY_CODED_TX_RX_TLIM_EFF,     \
     .scan_classify_filter_enable = false,                                               \
     .config_magic = CONFIG_MAGIC,                                                       \
-};
+}
 
 esp_err_t esp_bt_controller_init(esp_bt_controller_config_t *cfg);
 
diff --git a/components/bt/include/esp32s3/include/esp_bt.h b/components/bt/include/esp32s3/include/esp_bt.h
index ad97b75ecc..d0e1a434bf 100644
--- a/components/bt/include/esp32s3/include/esp_bt.h
+++ b/components/bt/include/esp32s3/include/esp_bt.h
@@ -180,7 +180,7 @@ typedef void (* esp_bt_hci_tl_callback_t) (void *arg, uint8_t status);
     .slave_ce_len_min = SLAVE_CE_LEN_MIN_DEFAULT,                          \
     .hw_recorrect_en = AGC_RECORRECT_EN,                                   \
     .cca_thresh = CONFIG_BT_CTRL_HW_CCA_VAL,                               \
-};
+}
 
 #else
 #define BT_CONTROLLER_INIT_CONFIG_DEFAULT() {0}; _Static_assert(0, "please enable bluetooth in menuconfig to use bt.h");

From 933a2a69fec7172f45828cbbb3e3e29675fd5373 Mon Sep 17 00:00:00 2001
From: Abhik Roy <abhik.roy@espressif.com>
Date: Sat, 23 Jul 2022 00:01:50 +0530
Subject: [PATCH 118/665] tcp_client example: support for Linux target.

---
 examples/protocols/.build-test-rules.yml      |   2 +
 .../sockets/tcp_client/CMakeLists.txt         |  14 +-
 .../protocols/sockets/tcp_client/README.md    |  64 +++--
 .../components/esp_stubs/CMakeLists.txt       |   6 +
 .../esp_stubs/esp_stubs/esp_stubs.c           |  45 ++++
 .../esp_stubs/include/stubs/esp_event.h       |   8 +
 .../esp_stubs/include/stubs/esp_netif.h       |  11 +
 .../esp_stubs/include/stubs/nvs_flash.h       |   8 +
 .../include/stubs/protocol_examples_common.h  |   8 +
 .../sockets/tcp_client/main/CMakeLists.txt    |  15 +-
 .../sockets/tcp_client/main/Kconfig.projbuild |  20 ++
 .../sockets/tcp_client/main/tcp_client_main.c |  27 ++
 .../main/{tcp_client.c => tcp_client_v4.c}    |  73 ++---
 .../sockets/tcp_client/main/tcp_client_v6.c   | 255 ++++++++++++++++++
 .../sockets/tcp_client/sdkconfig.defaults     |   4 +
 15 files changed, 475 insertions(+), 85 deletions(-)
 create mode 100644 examples/protocols/sockets/tcp_client/components/esp_stubs/CMakeLists.txt
 create mode 100644 examples/protocols/sockets/tcp_client/components/esp_stubs/esp_stubs/esp_stubs.c
 create mode 100644 examples/protocols/sockets/tcp_client/components/esp_stubs/include/stubs/esp_event.h
 create mode 100644 examples/protocols/sockets/tcp_client/components/esp_stubs/include/stubs/esp_netif.h
 create mode 100644 examples/protocols/sockets/tcp_client/components/esp_stubs/include/stubs/nvs_flash.h
 create mode 100644 examples/protocols/sockets/tcp_client/components/esp_stubs/include/stubs/protocol_examples_common.h
 create mode 100644 examples/protocols/sockets/tcp_client/main/tcp_client_main.c
 rename examples/protocols/sockets/tcp_client/main/{tcp_client.c => tcp_client_v4.c} (56%)
 create mode 100644 examples/protocols/sockets/tcp_client/main/tcp_client_v6.c
 create mode 100644 examples/protocols/sockets/tcp_client/sdkconfig.defaults

diff --git a/examples/protocols/.build-test-rules.yml b/examples/protocols/.build-test-rules.yml
index 5348b49f01..47315cab0e 100644
--- a/examples/protocols/.build-test-rules.yml
+++ b/examples/protocols/.build-test-rules.yml
@@ -229,6 +229,8 @@ examples/protocols/sockets/tcp_client:
     - if: IDF_TARGET != "esp32"
       temporary: true
       reason: lack of runners
+  enable:
+    - if: INCLUDE_DEFAULT == 1 or IDF_TARGET == "linux"
 
 examples/protocols/sockets/tcp_client_multi_net:
   disable:
diff --git a/examples/protocols/sockets/tcp_client/CMakeLists.txt b/examples/protocols/sockets/tcp_client/CMakeLists.txt
index 7015df7e4b..0d19ff5631 100644
--- a/examples/protocols/sockets/tcp_client/CMakeLists.txt
+++ b/examples/protocols/sockets/tcp_client/CMakeLists.txt
@@ -1,10 +1,14 @@
-# The following five lines of boilerplate have to be in your project's
+# The following lines of boilerplate have to be in your project's
 # CMakeLists in this exact order for cmake to work correctly
 cmake_minimum_required(VERSION 3.16)
 
-# (Not part of the boilerplate)
-# This example uses an extra component for common functions such as Wi-Fi and Ethernet connection.
-set(EXTRA_COMPONENT_DIRS $ENV{IDF_PATH}/examples/common_components/protocol_examples_common)
+if(${IDF_TARGET} STREQUAL "linux")
+    list(APPEND EXTRA_COMPONENT_DIRS "$ENV{IDF_PATH}/tools/mocks/freertos/")
+    set(COMPONENTS main)
+    include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+else()
+    set(EXTRA_COMPONENT_DIRS $ENV{IDF_PATH}/examples/common_components/protocol_examples_common)
+    include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+endif()
 
-include($ENV{IDF_PATH}/tools/cmake/project.cmake)
 project(tcp_client)
diff --git a/examples/protocols/sockets/tcp_client/README.md b/examples/protocols/sockets/tcp_client/README.md
index 0ac216d4a1..0d90afe16c 100644
--- a/examples/protocols/sockets/tcp_client/README.md
+++ b/examples/protocols/sockets/tcp_client/README.md
@@ -1,5 +1,5 @@
-| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
-| ----------------- | ----- | -------- | -------- | -------- | -------- |
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 | Linux |
+| ----------------- | ----- | -------- | -------- | -------- | -------- | ----- |
 
 
 # TCP Client example
@@ -8,13 +8,38 @@
 
 The application creates a TCP socket and tries to connect to the server with predefined IP address and port number. When a connection is successfully established, the application sends message and waits for the answer. After the server's reply, application prints received reply as ASCII text, waits for 2 seconds and sends another message.
 
-## How to use example
+## Configure the project
+This example can be configured to run on ESP32 and Linux target to communicate over IPv4 and IPv6.
+
+```
+idf.py menuconfig
+```
+
+Set following parameters under ```Example Configuration``` Options:
+
+* Set `IP version` of example to be IPV4 or IPV6.
+
+* Set `IPV4 Address` in case your chose IP version IPV4 above.
+
+* Set `IPV6 Address` in case your chose IP version IPV6 above.
+    * For IPv6 there's an additional option for ```Interface selection```.
+    * Enter the name of the interface to explicitely establish communication over a specific interface.
+    * On selecting ```Auto``` the example will find the first interface with an IPv6 address and use it.
+
+* Set `Port` number that represents remote port the example will connect to.
+
+Configure Wi-Fi or Ethernet under "Example Connection Configuration" menu. See "Establishing Wi-Fi or Ethernet Connection" section in [examples/protocols/README.md](../../README.md) for more details.
+
+
+Note: please replace `192.168.0.167 3333` with desired IPV4/IPV6 address (displayed in monitor console) and port number in the following command.
+
+
+## How to use example:
 
 In order to create TCP server that communicates with TCP Client example, choose one of the following options.
 
 There are many host-side tools which can be used to interact with the UDP/TCP server/client.
 One command line tool is [netcat](http://netcat.sourceforge.net) which can send and receive many kinds of packets.
-Note: please replace `192.168.0.167 3333` with desired IPV4/IPV6 address (displayed in monitor console) and port number in the following command.
 
 In addition to those tools, simple Python scripts can be found under sockets/scripts directory. Every script is designed to interact with one of the examples.
 
@@ -24,35 +49,24 @@ nc -l 192.168.0.167 3333
 ```
 
 ### Python scripts
-Script example_test.py could be used as a counter part to the tcp-client project, ip protocol name (IPv4 or IPv6) shall be stated as argument. Example:
+Script example_test.py could be used as a counter part to the tcp-client project, ip protocol name (IPv4 or IPv6) shall be stated as argument. 
 
+Note that this script is used in automated tests, as well, so the IDF test framework packages need to be imported.
+Please run the following commands to configure the terminal to execute the script.
+```
+export PYTHONPATH="$IDF_PATH/tools:$IDF_PATH/tools/ci/python_packages"
+python -m pip install -r $IDF_PATH/tools/ci/python_packages/ttfw_idf/requirements.txt
+```
+
+Example:
 ```
 python example_test.py IPv4
 ```
-Note that this script is used in automated tests, as well, so the IDF test framework packages need to be imported;
-please add `$IDF_PATH/tools/ci/python_packages` to `PYTHONPATH`.
-
 ## Hardware Required
 
 This example can be run on any commonly available ESP32 development board.
+This example can also run on any Linux environment.
 
-## Configure the project
-
-```
-idf.py menuconfig
-```
-
-Set following parameters under Example Configuration Options:
-
-* Set `IP version` of example to be IPV4 or IPV6.
-
-* Set `IPV4 Address` in case your chose IP version IPV4 above.
-
-* Set `IPV6 Address` in case your chose IP version IPV6 above.
-
-* Set `Port` number that represents remote port the example will connect to.
-
-Configure Wi-Fi or Ethernet under "Example Connection Configuration" menu. See "Establishing Wi-Fi or Ethernet Connection" section in [examples/protocols/README.md](../../README.md) for more details.
 
 ## Build and Flash
 
diff --git a/examples/protocols/sockets/tcp_client/components/esp_stubs/CMakeLists.txt b/examples/protocols/sockets/tcp_client/components/esp_stubs/CMakeLists.txt
new file mode 100644
index 0000000000..74f75ec2a8
--- /dev/null
+++ b/examples/protocols/sockets/tcp_client/components/esp_stubs/CMakeLists.txt
@@ -0,0 +1,6 @@
+if(${IDF_TARGET} STREQUAL "linux")
+    idf_component_register(SRCS
+                        esp_stubs/esp_stubs.c
+                        INCLUDE_DIRS . include/stubs
+                        REQUIRES main)
+endif()
diff --git a/examples/protocols/sockets/tcp_client/components/esp_stubs/esp_stubs/esp_stubs.c b/examples/protocols/sockets/tcp_client/components/esp_stubs/esp_stubs/esp_stubs.c
new file mode 100644
index 0000000000..42ef914aaf
--- /dev/null
+++ b/examples/protocols/sockets/tcp_client/components/esp_stubs/esp_stubs/esp_stubs.c
@@ -0,0 +1,45 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+#include <stdlib.h>
+#include "esp_err.h"
+#include "esp_log.h"
+
+extern void app_main(void);
+
+void _esp_error_check_failed(esp_err_t rc, const char *file, int line, const char *function, const char *expression)
+{
+    ESP_LOGE("ESP_ERROR_CHECK", "Failed with esp_err_t: 0x%x", rc);
+    ESP_LOGE("ESP_ERROR_CHECK", "Expression: %s", expression);
+    ESP_LOGE("ESP_ERROR_CHECK", "Functions: %s %s(%d)", function, file, line);
+    abort();
+}
+
+esp_err_t esp_event_loop_create_default(void)
+{
+    return ESP_OK;
+}
+
+esp_err_t esp_netif_init(void)
+{
+    return ESP_OK;
+}
+
+esp_err_t example_connect(void)
+{
+    return ESP_OK;
+}
+
+esp_err_t nvs_flash_init(void)
+{
+    return ESP_OK;
+}
+
+int main()
+{
+    app_main();
+
+    return 0;
+}
diff --git a/examples/protocols/sockets/tcp_client/components/esp_stubs/include/stubs/esp_event.h b/examples/protocols/sockets/tcp_client/components/esp_stubs/include/stubs/esp_event.h
new file mode 100644
index 0000000000..79887049cf
--- /dev/null
+++ b/examples/protocols/sockets/tcp_client/components/esp_stubs/include/stubs/esp_event.h
@@ -0,0 +1,8 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+#include "esp_err.h"
+
+esp_err_t esp_event_loop_create_default(void);
diff --git a/examples/protocols/sockets/tcp_client/components/esp_stubs/include/stubs/esp_netif.h b/examples/protocols/sockets/tcp_client/components/esp_stubs/include/stubs/esp_netif.h
new file mode 100644
index 0000000000..860d7a620b
--- /dev/null
+++ b/examples/protocols/sockets/tcp_client/components/esp_stubs/include/stubs/esp_netif.h
@@ -0,0 +1,11 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+#include <sys/ioctl.h>
+#include <net/if.h>
+#include <ifaddrs.h>
+#include "esp_err.h"
+
+esp_err_t esp_netif_init(void);
diff --git a/examples/protocols/sockets/tcp_client/components/esp_stubs/include/stubs/nvs_flash.h b/examples/protocols/sockets/tcp_client/components/esp_stubs/include/stubs/nvs_flash.h
new file mode 100644
index 0000000000..9d138a838a
--- /dev/null
+++ b/examples/protocols/sockets/tcp_client/components/esp_stubs/include/stubs/nvs_flash.h
@@ -0,0 +1,8 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+#include "esp_err.h"
+
+esp_err_t nvs_flash_init(void);
diff --git a/examples/protocols/sockets/tcp_client/components/esp_stubs/include/stubs/protocol_examples_common.h b/examples/protocols/sockets/tcp_client/components/esp_stubs/include/stubs/protocol_examples_common.h
new file mode 100644
index 0000000000..6f8bf0706f
--- /dev/null
+++ b/examples/protocols/sockets/tcp_client/components/esp_stubs/include/stubs/protocol_examples_common.h
@@ -0,0 +1,8 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+#include "esp_err.h"
+
+esp_err_t example_connect(void);
diff --git a/examples/protocols/sockets/tcp_client/main/CMakeLists.txt b/examples/protocols/sockets/tcp_client/main/CMakeLists.txt
index 9ff632b1e0..acea8ee344 100644
--- a/examples/protocols/sockets/tcp_client/main/CMakeLists.txt
+++ b/examples/protocols/sockets/tcp_client/main/CMakeLists.txt
@@ -1,2 +1,13 @@
-idf_component_register(SRCS "tcp_client.c"
-                    INCLUDE_DIRS ".")
+if(${IDF_TARGET} STREQUAL "linux")
+    set(requires esp_stubs)
+endif()
+
+if("${CONFIG_EXAMPLE_IPV4}" STREQUAL y)
+    set(tcp_client_ip tcp_client_v4.c)
+else()
+    set(tcp_client_ip tcp_client_v6.c)
+endif()
+
+idf_component_register(SRCS "tcp_client_main.c" "${tcp_client_ip}"
+                                INCLUDE_DIRS "."
+                                REQUIRES ${requires})
diff --git a/examples/protocols/sockets/tcp_client/main/Kconfig.projbuild b/examples/protocols/sockets/tcp_client/main/Kconfig.projbuild
index a1f5cea4a3..ca0de49c39 100644
--- a/examples/protocols/sockets/tcp_client/main/Kconfig.projbuild
+++ b/examples/protocols/sockets/tcp_client/main/Kconfig.projbuild
@@ -35,6 +35,26 @@ menu "Example Configuration"
         help
             The remote port to which the client example will connect to.
 
+    choice EXAMPLE_INTERFACE
+        prompt "Interface selection"
+        depends on EXAMPLE_IPV6
+        help
+            Example can use either "Auto" or "User specified".
+
+        config EXAMPLE_IFACE_AUTO
+            bool "Auto"
+
+        config EXAMPLE_USER_SPECIFIED_IFACE
+            bool "User specified interface"
+    endchoice
+
+    config EXAMPLE_USER_SPECIFIED_IFACE_NAME
+        string "User specified interface name"
+        default "st1"
+        depends on EXAMPLE_USER_SPECIFIED_IFACE
+        help
+            This interface will be used for communication.
+
     choice EXAMPLE_SOCKET_IP_INPUT
         prompt "Socket example source"
         default EXAMPLE_SOCKET_IP_INPUT_STRING
diff --git a/examples/protocols/sockets/tcp_client/main/tcp_client_main.c b/examples/protocols/sockets/tcp_client/main/tcp_client_main.c
new file mode 100644
index 0000000000..2b2a27d420
--- /dev/null
+++ b/examples/protocols/sockets/tcp_client/main/tcp_client_main.c
@@ -0,0 +1,27 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+#include "nvs_flash.h"
+#include "esp_netif.h"
+#include "protocol_examples_common.h"
+#include "esp_event.h"
+
+
+extern void tcp_client(void);
+
+void app_main(void)
+{
+    ESP_ERROR_CHECK(nvs_flash_init());
+    ESP_ERROR_CHECK(esp_netif_init());
+    ESP_ERROR_CHECK(esp_event_loop_create_default());
+
+    /* This helper function configures Wi-Fi or Ethernet, as selected in menuconfig.
+     * Read "Establishing Wi-Fi or Ethernet Connection" section in
+     * examples/protocols/README.md for more information about this function.
+     */
+    ESP_ERROR_CHECK(example_connect());
+
+    tcp_client();
+}
diff --git a/examples/protocols/sockets/tcp_client/main/tcp_client.c b/examples/protocols/sockets/tcp_client/main/tcp_client_v4.c
similarity index 56%
rename from examples/protocols/sockets/tcp_client/main/tcp_client.c
rename to examples/protocols/sockets/tcp_client/main/tcp_client_v4.c
index a1977c49d6..e50e974895 100644
--- a/examples/protocols/sockets/tcp_client/main/tcp_client.c
+++ b/examples/protocols/sockets/tcp_client/main/tcp_client_v4.c
@@ -1,33 +1,24 @@
-/* BSD Socket API Example
-
-   This example code is in the Public Domain (or CC0 licensed, at your option.)
-
-   Unless required by applicable law or agreed to in writing, this
-   software is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
-   CONDITIONS OF ANY KIND, either express or implied.
-*/
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+#include "sdkconfig.h"
 #include <string.h>
-#include <sys/param.h>
-#include "freertos/FreeRTOS.h"
-#include "freertos/task.h"
-#include "freertos/event_groups.h"
-#include "esp_system.h"
-#include "esp_wifi.h"
-#include "esp_event.h"
-#include "esp_log.h"
-#include "nvs_flash.h"
+#include <unistd.h>
+#include <sys/socket.h>
+#include <errno.h>
+#include <netdb.h>            // struct addrinfo
+#include <arpa/inet.h>
 #include "esp_netif.h"
-#include "protocol_examples_common.h"
+#include "esp_log.h"
+#if defined(CONFIG_EXAMPLE_SOCKET_IP_INPUT_STDIN)
 #include "addr_from_stdin.h"
-#include "lwip/err.h"
-#include "lwip/sockets.h"
-
+#endif
 
 #if defined(CONFIG_EXAMPLE_IPV4)
 #define HOST_IP_ADDR CONFIG_EXAMPLE_IPV4_ADDR
-#elif defined(CONFIG_EXAMPLE_IPV6)
-#define HOST_IP_ADDR CONFIG_EXAMPLE_IPV6_ADDR
-#else
+#elif defined(CONFIG_EXAMPLE_SOCKET_IP_INPUT_STDIN)
 #define HOST_IP_ADDR ""
 #endif
 
@@ -36,7 +27,8 @@
 static const char *TAG = "example";
 static const char *payload = "Message from ESP32 ";
 
-static void tcp_client_task(void *pvParameters)
+
+void tcp_client(void)
 {
     char rx_buffer[128];
     char host_ip[] = HOST_IP_ADDR;
@@ -46,23 +38,16 @@ static void tcp_client_task(void *pvParameters)
     while (1) {
 #if defined(CONFIG_EXAMPLE_IPV4)
         struct sockaddr_in dest_addr;
-        dest_addr.sin_addr.s_addr = inet_addr(host_ip);
+        inet_pton(AF_INET, host_ip, &dest_addr.sin_addr);
         dest_addr.sin_family = AF_INET;
         dest_addr.sin_port = htons(PORT);
         addr_family = AF_INET;
         ip_protocol = IPPROTO_IP;
-#elif defined(CONFIG_EXAMPLE_IPV6)
-        struct sockaddr_in6 dest_addr = { 0 };
-        inet6_aton(host_ip, &dest_addr.sin6_addr);
-        dest_addr.sin6_family = AF_INET6;
-        dest_addr.sin6_port = htons(PORT);
-        dest_addr.sin6_scope_id = esp_netif_get_netif_impl_index(EXAMPLE_INTERFACE);
-        addr_family = AF_INET6;
-        ip_protocol = IPPROTO_IPV6;
 #elif defined(CONFIG_EXAMPLE_SOCKET_IP_INPUT_STDIN)
         struct sockaddr_storage dest_addr = { 0 };
         ESP_ERROR_CHECK(get_addr_from_stdin(PORT, SOCK_STREAM, &ip_protocol, &addr_family, &dest_addr));
 #endif
+
         int sock =  socket(addr_family, SOCK_STREAM, ip_protocol);
         if (sock < 0) {
             ESP_LOGE(TAG, "Unable to create socket: errno %d", errno);
@@ -70,7 +55,7 @@ static void tcp_client_task(void *pvParameters)
         }
         ESP_LOGI(TAG, "Socket created, connecting to %s:%d", host_ip, PORT);
 
-        int err = connect(sock, (struct sockaddr *)&dest_addr, sizeof(struct sockaddr_in6));
+        int err = connect(sock, (struct sockaddr *)&dest_addr, sizeof(dest_addr));
         if (err != 0) {
             ESP_LOGE(TAG, "Socket unable to connect: errno %d", errno);
             break;
@@ -96,8 +81,6 @@ static void tcp_client_task(void *pvParameters)
                 ESP_LOGI(TAG, "Received %d bytes from %s:", len, host_ip);
                 ESP_LOGI(TAG, "%s", rx_buffer);
             }
-
-            vTaskDelay(2000 / portTICK_PERIOD_MS);
         }
 
         if (sock != -1) {
@@ -106,20 +89,4 @@ static void tcp_client_task(void *pvParameters)
             close(sock);
         }
     }
-    vTaskDelete(NULL);
-}
-
-void app_main(void)
-{
-    ESP_ERROR_CHECK(nvs_flash_init());
-    ESP_ERROR_CHECK(esp_netif_init());
-    ESP_ERROR_CHECK(esp_event_loop_create_default());
-
-    /* This helper function configures Wi-Fi or Ethernet, as selected in menuconfig.
-     * Read "Establishing Wi-Fi or Ethernet Connection" section in
-     * examples/protocols/README.md for more information about this function.
-     */
-    ESP_ERROR_CHECK(example_connect());
-
-    xTaskCreate(tcp_client_task, "tcp_client", 4096, NULL, 5, NULL);
 }
diff --git a/examples/protocols/sockets/tcp_client/main/tcp_client_v6.c b/examples/protocols/sockets/tcp_client/main/tcp_client_v6.c
new file mode 100644
index 0000000000..73acd117e2
--- /dev/null
+++ b/examples/protocols/sockets/tcp_client/main/tcp_client_v6.c
@@ -0,0 +1,255 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+#include "sdkconfig.h"
+#include <string.h>
+#include <unistd.h>
+#include <sys/socket.h>
+#include <errno.h>
+#include <netdb.h>            // struct addrinfo
+#include <arpa/inet.h>
+#include "esp_netif.h"
+#include "esp_log.h"
+#if defined(CONFIG_EXAMPLE_SOCKET_IP_INPUT_STDIN)
+#include "addr_from_stdin.h"
+#endif
+
+#if defined(CONFIG_EXAMPLE_IPV6_ADDR)
+#define HOST_IP_ADDR CONFIG_EXAMPLE_IPV6_ADDR
+#else
+#define HOST_IP_ADDR ""
+#endif
+
+#define PORT CONFIG_EXAMPLE_PORT
+
+static const char *TAG = "example";
+static const char *payload = "Message from ESP32 ";
+
+#if defined(CONFIG_IDF_TARGET_LINUX)
+// Checks for Global address, Unique Unicast(RFC4193) and link-local address.
+#define ip6_addr_isglobal(ip6addr) ((((ip6addr)->sin6_addr.s6_addr[0] & htonl(0xe0000000UL)) & htonl(0x20000000UL)) || \
+                                    (((ip6addr)->sin6_addr.s6_addr[0] & htonl(0xff000000UL)) & htonl(0xfc000000UL)) || \
+                                    (((ip6addr)->sin6_addr.s6_addr[0] & htonl(0xff000000UL)) & htonl(0xfe800000UL)))
+
+
+/**
+ * @brief In case of Auto mode returns the interface name with a valid IPv6 address or
+ *        In case the user has specified interface, validates and returns the interface name.
+ *
+ * @param[out] interface Name of the interface in as a string.
+ *
+ * @return 0 incase of success.
+ */
+static int get_src_iface(char *interface)
+{
+    struct ifaddrs *ifap, *ifa;
+    char src_addr_str[INET6_ADDRSTRLEN];
+
+    if (getifaddrs(&ifap) == -1) {
+        ESP_LOGE(TAG, "getifaddrs failed");
+        return -1;
+    }
+
+    for (ifa = ifap; ifa; ifa = ifa->ifa_next) {
+        if (ifa->ifa_addr && ifa->ifa_addr->sa_family == AF_INET6) {
+#if defined(CONFIG_EXAMPLE_USER_SPECIFIED_IFACE)
+            if (0 == strcmp(CONFIG_EXAMPLE_USER_SPECIFIED_IFACE_NAME, ifa->ifa_name)) {
+                strcpy(interface, ifa->ifa_name);
+                freeifaddrs(ifap);
+                ESP_LOGI(TAG, "Interface: %s", interface);
+                return 0;
+            }
+#else
+            strcpy(interface, ifa->ifa_name);
+            getnameinfo(ifa->ifa_addr, sizeof(struct sockaddr_in6), src_addr_str,
+                        sizeof(src_addr_str), NULL, 0, NI_NUMERICHOST);
+
+            struct sockaddr_in6 *src_addr = (struct sockaddr_in6 *) ifa->ifa_addr;
+            inet_ntop(AF_INET6, &(src_addr->sin6_addr), src_addr_str, INET6_ADDRSTRLEN);
+
+            if (ip6_addr_isglobal(src_addr)) {
+                //Return as we have the source address
+                freeifaddrs(ifap);
+                ESP_LOGI(TAG, "Interface: %s", interface);
+                return 0;
+            }
+#endif    // #if defined(CONFIG_EXAMPLE_USER_SPECIFIED_IFACE)
+        }
+    }
+
+    freeifaddrs(ifap);
+    return -1;
+}
+#else
+
+static esp_netif_t *get_esp_netif_from_iface(char *interface_i)
+{
+    esp_netif_t *netif = NULL;
+    esp_err_t ret = ESP_FAIL;
+    char iface[10];
+
+    // Get interface details and own global ipv6 address
+    for (int i = 0; i < esp_netif_get_nr_of_ifs(); ++i) {
+        netif = esp_netif_next(netif);
+        ret = esp_netif_get_netif_impl_name(netif, iface);
+        if ((ESP_FAIL == ret) || (NULL == netif)) {
+            ESP_LOGE(TAG, "No interface available");
+            return NULL;
+        }
+
+        if (0 == strcmp(interface_i, iface)) {
+            return netif;
+        }
+    }
+
+    return NULL;
+}
+
+
+/**
+ * @brief In case of Auto mode returns the interface name with a valid IPv6 address or
+ *        In case the user has specified interface, validates and returns the interface name.
+ *
+ * @param[out] interface Name of the interface in as a string.
+ *
+ * @return 0 incase of success.
+ */
+static int get_src_iface(char *interface)
+{
+    esp_netif_t *netif = NULL;
+    esp_err_t ret = ESP_FAIL;
+    int ip6_addrs_count = 0;
+    esp_ip6_addr_t ip6[LWIP_IPV6_NUM_ADDRESSES];
+
+    // Get interface details and own global ipv6 address
+    for (int i = 0; i < esp_netif_get_nr_of_ifs(); ++i) {
+        netif = esp_netif_next(netif);
+        ret = esp_netif_get_netif_impl_name(netif, interface);
+
+        if ((ESP_FAIL == ret) || (NULL == netif)) {
+            ESP_LOGE(TAG, "No interface available");
+            return -1;
+        }
+
+#if defined(CONFIG_EXAMPLE_USER_SPECIFIED_IFACE)
+        if (!strcmp(CONFIG_EXAMPLE_USER_SPECIFIED_IFACE_NAME, interface)) {
+            ESP_LOGI(TAG, "Interface: %s", interface);
+            return 0;
+        }
+#else
+        ip6_addrs_count = esp_netif_get_all_ip6(netif, ip6);
+        for (int j = 0; j < ip6_addrs_count; ++j) {
+            esp_ip6_addr_type_t ipv6_type = esp_netif_ip6_get_addr_type(&(ip6[j]));
+
+            if ((ESP_IP6_ADDR_IS_GLOBAL == ipv6_type) ||
+                    (ESP_IP6_ADDR_IS_UNIQUE_LOCAL == ipv6_type) ||
+                    (ESP_IP6_ADDR_IS_LINK_LOCAL == ipv6_type)) {
+                // Break as we have the source address
+                ESP_LOGI(TAG, "Interface: %s", interface);
+                return 0;
+            }
+        }
+#endif    // #if defined(CONFIG_EXAMPLE_USER_SPECIFIED_IFACE)
+    }
+
+    return -1;
+}
+#endif    // #if defined(CONFIG_IDF_TARGET_LINUX)
+
+
+void tcp_client(void)
+{
+    char rx_buffer[128];
+    char host_ip[] = HOST_IP_ADDR;
+    int addr_family = 0;
+    int ip_protocol = 0;
+    char interface[10];
+#if defined(CONFIG_IDF_TARGET_LINUX)
+    struct ifreq ifr;
+#else
+    esp_netif_t *netif = NULL;
+#endif
+
+    while (1) {
+#if defined(CONFIG_EXAMPLE_IPV6)
+        struct sockaddr_in6 dest_addr = { 0 };
+        inet_pton(AF_INET6, host_ip, &dest_addr.sin6_addr);
+        dest_addr.sin6_family = AF_INET6;
+        dest_addr.sin6_port = htons(PORT);
+        addr_family = AF_INET6;
+        ip_protocol = IPPROTO_TCP;
+#elif defined(CONFIG_EXAMPLE_SOCKET_IP_INPUT_STDIN)
+        struct sockaddr_storage dest_addr = { 0 };
+        ESP_ERROR_CHECK(get_addr_from_stdin(PORT, SOCK_STREAM, &ip_protocol, &addr_family, &dest_addr));
+#endif
+        int sock =  socket(addr_family, SOCK_STREAM, ip_protocol);
+        if (sock < 0) {
+            ESP_LOGE(TAG, "Unable to create socket: errno %d", errno);
+            break;
+        }
+        ESP_LOGI(TAG, "Socket created, connecting to %s:%d", host_ip, PORT);
+
+        if (0 != get_src_iface(interface)) {
+            ESP_LOGE(TAG, "Interface: Unavailable\n");
+            break;
+        }
+
+#if defined(CONFIG_IDF_TARGET_LINUX)
+        memset (&ifr, 0, sizeof(ifr));
+        snprintf (ifr.ifr_name, sizeof (ifr.ifr_name), "%s", interface);
+        if (ioctl (sock, SIOCGIFINDEX, &ifr) < 0) {
+            ESP_LOGE(TAG, "ioctl() failed to find interface ");
+            break;
+        }
+#if defined(CONFIG_EXAMPLE_IPV6)
+        dest_addr.sin6_scope_id = ifr.ifr_ifindex;
+        ESP_LOGI(TAG, "Interface index: %d\n", dest_addr.sin6_scope_id);
+#endif
+#else
+        if (NULL == (netif = get_esp_netif_from_iface(interface))) {
+            ESP_LOGE(TAG, "Failed to find interface ");
+            break;
+        }
+#if defined(CONFIG_EXAMPLE_IPV6)
+        dest_addr.sin6_scope_id = esp_netif_get_netif_impl_index(netif);
+        ESP_LOGI(TAG, "Interface index: %d\n", dest_addr.sin6_scope_id);
+#endif
+#endif
+
+        int err = connect(sock, (struct sockaddr *)&dest_addr, sizeof(dest_addr));
+        if (err != 0) {
+            ESP_LOGE(TAG, "Socket unable to connect: errno %d", errno);
+            break;
+        }
+        ESP_LOGI(TAG, "Successfully connected");
+
+        while (1) {
+            int err = send(sock, payload, strlen(payload), 0);
+            if (err < 0) {
+                ESP_LOGE(TAG, "Error occurred during sending: errno %d", errno);
+                break;
+            }
+
+            int len = recv(sock, rx_buffer, sizeof(rx_buffer) - 1, 0);
+            // Error occurred during receiving
+            if (len < 0) {
+                ESP_LOGE(TAG, "recv failed: errno %d", errno);
+                break;
+            }
+            // Data received
+            else {
+                rx_buffer[len] = 0; // Null-terminate whatever we received and treat like a string
+                ESP_LOGI(TAG, "Received %d bytes from %s:", len, host_ip);
+                ESP_LOGI(TAG, "%s", rx_buffer);
+            }
+        }
+
+        if (sock != -1) {
+            ESP_LOGE(TAG, "Shutting down socket and restarting...");
+            shutdown(sock, 0);
+            close(sock);
+        }
+    }
+}
diff --git a/examples/protocols/sockets/tcp_client/sdkconfig.defaults b/examples/protocols/sockets/tcp_client/sdkconfig.defaults
new file mode 100644
index 0000000000..d4a9198544
--- /dev/null
+++ b/examples/protocols/sockets/tcp_client/sdkconfig.defaults
@@ -0,0 +1,4 @@
+# This file was generated using idf.py save-defconfig. It can be edited manually.
+# Espressif IoT Development Framework (ESP-IDF) Project Minimal Configuration
+#
+# CONFIG_UNITY_ENABLE_IDF_TEST_RUNNER is not set

From b87eb50ada8195ff9703f6f0722a280c526dc6be Mon Sep 17 00:00:00 2001
From: jincheng <jincheng@espressif.com>
Date: Tue, 16 Aug 2022 17:54:04 +0800
Subject: [PATCH 119/665] Fixed the failure of 'connect audio' operation in HFP
 examples with default SDK configuration

Due to the lack of synchronized connections, the hf_client can not create audio_connection to
hf_ag. Set default number of synchronized connection to 1.

Closes https://github.com/espressif/esp-idf/issues/9537
---
 .../bluetooth/bluedroid/classic_bt/hfp_ag/sdkconfig.defaults     | 1 +
 .../bluetooth/bluedroid/classic_bt/hfp_hf/sdkconfig.defaults     | 1 +
 2 files changed, 2 insertions(+)

diff --git a/examples/bluetooth/bluedroid/classic_bt/hfp_ag/sdkconfig.defaults b/examples/bluetooth/bluedroid/classic_bt/hfp_ag/sdkconfig.defaults
index c7f714a012..d79e6d40d8 100644
--- a/examples/bluetooth/bluedroid/classic_bt/hfp_ag/sdkconfig.defaults
+++ b/examples/bluetooth/bluedroid/classic_bt/hfp_ag/sdkconfig.defaults
@@ -3,6 +3,7 @@
 CONFIG_BT_ENABLED=y
 CONFIG_BT_BLE_ENABLED=n
 CONFIG_BTDM_CTRL_MODE_BR_EDR_ONLY=y
+CONFIG_BTDM_CTRL_BR_EDR_MAX_SYNC_CONN=1
 CONFIG_BT_BLUEDROID_ENABLED=y
 CONFIG_BT_CLASSIC_ENABLED=y
 CONFIG_BT_HFP_ENABLE=y
diff --git a/examples/bluetooth/bluedroid/classic_bt/hfp_hf/sdkconfig.defaults b/examples/bluetooth/bluedroid/classic_bt/hfp_hf/sdkconfig.defaults
index e9b56e3807..4775673416 100644
--- a/examples/bluetooth/bluedroid/classic_bt/hfp_hf/sdkconfig.defaults
+++ b/examples/bluetooth/bluedroid/classic_bt/hfp_hf/sdkconfig.defaults
@@ -3,6 +3,7 @@
 CONFIG_BT_ENABLED=y
 CONFIG_BT_BLE_ENABLED=n
 CONFIG_BTDM_CTRL_MODE_BR_EDR_ONLY=y
+CONFIG_BTDM_CTRL_BR_EDR_MAX_SYNC_CONN=1
 CONFIG_BT_BLUEDROID_ENABLED=y
 CONFIG_BT_CLASSIC_ENABLED=y
 CONFIG_BT_HFP_ENABLE=y

From 02fb5702536b9e4d2b774c6dd9147f6d89f2957a Mon Sep 17 00:00:00 2001
From: Armando <douyiwen@espressif.com>
Date: Thu, 4 Aug 2022 17:06:30 +0800
Subject: [PATCH 120/665] esp_psram: fixed 40mhz cs signal glitch issue

---
 components/esp_psram/esp32/esp_psram_impl_quad.c | 11 +++++++----
 1 file changed, 7 insertions(+), 4 deletions(-)

diff --git a/components/esp_psram/esp32/esp_psram_impl_quad.c b/components/esp_psram/esp32/esp_psram_impl_quad.c
index c06e329a78..5f65464354 100644
--- a/components/esp_psram/esp32/esp_psram_impl_quad.c
+++ b/components/esp_psram/esp32/esp_psram_impl_quad.c
@@ -133,11 +133,14 @@ typedef enum {
 } psram_cache_speed_t;
 
 #if CONFIG_SPIRAM_SPEED_40M && CONFIG_ESPTOOLPY_FLASHFREQ_40M
-#define PSRAM_SPEED PSRAM_CACHE_F40M_S40M
+#define PSRAM_SPEED           PSRAM_CACHE_F40M_S40M
+#define PSRAM_CS_HOLD_TIME    0
 #elif CONFIG_SPIRAM_SPEED_40M && CONFIG_ESPTOOLPY_FLASHFREQ_80M
-#define PSRAM_SPEED PSRAM_CACHE_F80M_S40M
+#define PSRAM_SPEED           PSRAM_CACHE_F80M_S40M
+#define PSRAM_CS_HOLD_TIME    0
 #elif CONFIG_SPIRAM_SPEED_80M && CONFIG_ESPTOOLPY_FLASHFREQ_80M
-#define PSRAM_SPEED PSRAM_CACHE_F80M_S80M
+#define PSRAM_SPEED           PSRAM_CACHE_F80M_S80M
+#define PSRAM_CS_HOLD_TIME    1
 #else
 #error "FLASH speed can only be equal to or higher than SRAM speed while SRAM is enabled!"
 #endif
@@ -680,7 +683,7 @@ void psram_set_cs_timing(psram_spi_num_t spi_num, psram_clk_mode_t clk_mode)
     if (clk_mode == PSRAM_CLK_MODE_NORM) {
         SET_PERI_REG_MASK(SPI_USER_REG(spi_num), SPI_CS_HOLD_M | SPI_CS_SETUP_M);
         // Set cs time.
-        SET_PERI_REG_BITS(SPI_CTRL2_REG(spi_num), SPI_HOLD_TIME_V, 1, SPI_HOLD_TIME_S);
+        SET_PERI_REG_BITS(SPI_CTRL2_REG(spi_num), SPI_HOLD_TIME_V, PSRAM_CS_HOLD_TIME, SPI_HOLD_TIME_S);
         SET_PERI_REG_BITS(SPI_CTRL2_REG(spi_num), SPI_SETUP_TIME_V, 0, SPI_SETUP_TIME_S);
     } else {
         CLEAR_PERI_REG_MASK(SPI_USER_REG(spi_num), SPI_CS_HOLD_M | SPI_CS_SETUP_M);

From 0519f604db137fe9ece50ab67084de9b045c95d5 Mon Sep 17 00:00:00 2001
From: Laukik Hase <laukik.hase@espressif.com>
Date: Tue, 2 Aug 2022 14:24:29 +0530
Subject: [PATCH 121/665] app_update: Moved app metadata to new component
 `esp_app_format`

---
 .gitlab/CODEOWNERS                            |  1 +
 components/app_update/CMakeLists.txt          | 27 +-------
 components/app_update/esp_ota_app_desc.c      | 21 +++++++
 components/app_update/esp_ota_ops.c           | 10 ++-
 components/app_update/include/esp_ota_ops.h   | 13 +++-
 components/app_update/test/test_ota_ops.c     |  5 +-
 components/esp_app_format/CMakeLists.txt      | 26 ++++++++
 .../Kconfig.projbuild                         |  0
 .../esp_app_desc.c                            | 15 ++---
 .../esp_app_format/include/esp_app_desc.h     | 61 +++++++++++++++++++
 components/esp_app_format/test/CMakeLists.txt |  4 ++
 .../test/test_app_desc.c                      | 14 ++---
 12 files changed, 151 insertions(+), 46 deletions(-)
 create mode 100644 components/app_update/esp_ota_app_desc.c
 create mode 100644 components/esp_app_format/CMakeLists.txt
 rename components/{app_update => esp_app_format}/Kconfig.projbuild (100%)
 rename components/{app_update => esp_app_format}/esp_app_desc.c (88%)
 create mode 100644 components/esp_app_format/include/esp_app_desc.h
 create mode 100644 components/esp_app_format/test/CMakeLists.txt
 rename components/{app_update => esp_app_format}/test/test_app_desc.c (79%)

diff --git a/.gitlab/CODEOWNERS b/.gitlab/CODEOWNERS
index a55dbf8495..21af3d87db 100644
--- a/.gitlab/CODEOWNERS
+++ b/.gitlab/CODEOWNERS
@@ -78,6 +78,7 @@
 /components/driver/                   @esp-idf-codeowners/peripherals
 /components/efuse/                    @esp-idf-codeowners/system
 /components/esp_adc/                  @esp-idf-codeowners/peripherals
+/components/esp_app_format/           @esp-idf-codeowners/system @esp-idf-codeowners/app-utilities
 /components/esp_common/               @esp-idf-codeowners/system
 /components/esp_eth/                  @esp-idf-codeowners/network
 /components/esp_event/                @esp-idf-codeowners/system
diff --git a/components/app_update/CMakeLists.txt b/components/app_update/CMakeLists.txt
index 789799ed7c..2fb1be8cdb 100644
--- a/components/app_update/CMakeLists.txt
+++ b/components/app_update/CMakeLists.txt
@@ -1,31 +1,8 @@
-idf_component_register(SRCS "esp_ota_ops.c"
-                            "esp_app_desc.c"
+idf_component_register(SRCS "esp_ota_ops.c" "esp_ota_app_desc.c"
                     INCLUDE_DIRS "include"
-                    REQUIRES spi_flash partition_table bootloader_support
+                    REQUIRES spi_flash partition_table bootloader_support esp_app_format
                     PRIV_REQUIRES esptool_py efuse)
 
-# esp_app_desc structure is added as an undefined symbol because otherwise the
-# linker will ignore this structure as it has no other files depending on it.
-target_link_libraries(${COMPONENT_LIB} INTERFACE "-u esp_app_desc")
-
-if(CONFIG_APP_PROJECT_VER_FROM_CONFIG)
-    # Ignore current PROJECT_VER (which was set in __project_get_revision()).
-    # Gets the version from the CONFIG_APP_PROJECT_VER.
-    idf_build_set_property(PROJECT_VER "${CONFIG_APP_PROJECT_VER}")
-endif()
-
-# cut PROJECT_VER and PROJECT_NAME to required 32 characters.
-idf_build_get_property(project_ver PROJECT_VER)
-idf_build_get_property(project_name PROJECT_NAME)
-string(SUBSTRING "${project_ver}" 0 31 PROJECT_VER_CUT)
-string(SUBSTRING "${project_name}" 0 31 PROJECT_NAME_CUT)
-message(STATUS "App \"${PROJECT_NAME_CUT}\" version: ${PROJECT_VER_CUT}")
-
-set_source_files_properties(
-    SOURCE "esp_app_desc.c"
-    PROPERTIES COMPILE_DEFINITIONS
-    "PROJECT_VER=\"${PROJECT_VER_CUT}\"; PROJECT_NAME=\"${PROJECT_NAME_CUT}\"")
-
 if(NOT BOOTLOADER_BUILD)
     partition_table_get_partition_info(otadata_offset "--partition-type data --partition-subtype ota" "offset")
     partition_table_get_partition_info(otadata_size "--partition-type data --partition-subtype ota" "size")
diff --git a/components/app_update/esp_ota_app_desc.c b/components/app_update/esp_ota_app_desc.c
new file mode 100644
index 0000000000..70774d50e0
--- /dev/null
+++ b/components/app_update/esp_ota_app_desc.c
@@ -0,0 +1,21 @@
+/*
+ * SPDX-FileCopyrightText: 2017-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <assert.h>
+#include <sys/param.h>
+#include "esp_ota_ops.h"
+#include "esp_attr.h"
+#include "sdkconfig.h"
+
+const esp_app_desc_t *esp_ota_get_app_description(void)
+{
+    return esp_app_get_description();
+}
+
+int IRAM_ATTR esp_ota_get_app_elf_sha256(char* dst, size_t size)
+{
+   return esp_app_get_elf_sha256(dst, size);
+}
diff --git a/components/app_update/esp_ota_ops.c b/components/app_update/esp_ota_ops.c
index a1bfe77cc8..eda7f97260 100644
--- a/components/app_update/esp_ota_ops.c
+++ b/components/app_update/esp_ota_ops.c
@@ -651,8 +651,14 @@ esp_err_t esp_ota_get_partition_description(const esp_partition_t *partition, es
 
 #ifdef CONFIG_BOOTLOADER_APP_ANTI_ROLLBACK
 static esp_err_t esp_ota_set_anti_rollback(void) {
-    const esp_app_desc_t *app_desc = esp_ota_get_app_description();
-    return esp_efuse_update_secure_version(app_desc->secure_version);
+    const esp_partition_t* partition = esp_ota_get_running_partition();
+    esp_app_desc_t app_desc = {0};
+
+    esp_err_t err = esp_ota_get_partition_description(partition, &app_desc);
+    if (err == ESP_OK) {
+        return esp_efuse_update_secure_version(app_desc.secure_version);
+    }
+    return err;
 }
 #endif
 
diff --git a/components/app_update/include/esp_ota_ops.h b/components/app_update/include/esp_ota_ops.h
index 355c61f2f5..1058c728ae 100644
--- a/components/app_update/include/esp_ota_ops.h
+++ b/components/app_update/include/esp_ota_ops.h
@@ -12,7 +12,7 @@
 #include <stddef.h>
 #include "esp_err.h"
 #include "esp_partition.h"
-#include "esp_image_format.h"
+#include "esp_app_desc.h"
 #include "esp_flash_partitions.h"
 #include "soc/soc_caps.h"
 
@@ -44,20 +44,27 @@ typedef uint32_t esp_ota_handle_t;
 /**
  * @brief   Return esp_app_desc structure. This structure includes app version.
  *
+ * @note This API is present for backward compatibility reasons. Alternative function
+ * with the same functionality is `esp_app_get_description`
+ *
  * Return description for running app.
  * @return Pointer to esp_app_desc structure.
  */
-const esp_app_desc_t *esp_ota_get_app_description(void);
+const esp_app_desc_t *esp_ota_get_app_description(void) __attribute__((deprecated("Please use esp_app_get_description instead")));
 
 /**
  * @brief   Fill the provided buffer with SHA256 of the ELF file, formatted as hexadecimal, null-terminated.
  * If the buffer size is not sufficient to fit the entire SHA256 in hex plus a null terminator,
  * the largest possible number of bytes will be written followed by a null.
+ *
+* @note This API is present for backward compatibility reasons. Alternative function
+ * with the same functionality is `esp_app_get_elf_sha256`
+ *
  * @param dst   Destination buffer
  * @param size  Size of the buffer
  * @return      Number of bytes written to dst (including null terminator)
  */
-int esp_ota_get_app_elf_sha256(char* dst, size_t size);
+int esp_ota_get_app_elf_sha256(char* dst, size_t size) __attribute__((deprecated("Please use esp_app_get_elf_sha256 instead")));
 
 /**
  * @brief   Commence an OTA update writing to the specified partition.
diff --git a/components/app_update/test/test_ota_ops.c b/components/app_update/test/test_ota_ops.c
index 9b283b64ed..b72142d6e1 100644
--- a/components/app_update/test/test_ota_ops.c
+++ b/components/app_update/test/test_ota_ops.c
@@ -1,5 +1,5 @@
 /*
- * SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
  *
  * SPDX-License-Identifier: Apache-2.0
  */
@@ -13,7 +13,6 @@
 #include <unity.h>
 #include <test_utils.h>
 #include <esp_ota_ops.h>
-#include "bootloader_common.h"
 
 /* These OTA tests currently don't assume an OTA partition exists
    on the device, so they're a bit limited
@@ -91,6 +90,8 @@ TEST_CASE("esp_ota_get_next_update_partition logic", "[ota]")
 
 TEST_CASE("esp_ota_get_partition_description", "[ota]")
 {
+    extern esp_err_t bootloader_common_get_partition_description(const esp_partition_pos_t *partition, esp_app_desc_t *app_desc);
+
     const esp_partition_t *running = esp_ota_get_running_partition();
     TEST_ASSERT_NOT_NULL(running);
     esp_app_desc_t app_desc1, app_desc2;
diff --git a/components/esp_app_format/CMakeLists.txt b/components/esp_app_format/CMakeLists.txt
new file mode 100644
index 0000000000..5a0d7460bb
--- /dev/null
+++ b/components/esp_app_format/CMakeLists.txt
@@ -0,0 +1,26 @@
+idf_component_register(SRCS "esp_app_desc.c"
+                    INCLUDE_DIRS "include")
+
+# esp_app_desc structure is added as an undefined symbol because otherwise the
+# linker will ignore this structure as it has no other files depending on it.
+if(NOT BOOTLOADER_BUILD)
+    target_link_libraries(${COMPONENT_LIB} INTERFACE "-u esp_app_desc")
+endif()
+
+if(CONFIG_APP_PROJECT_VER_FROM_CONFIG)
+    # Ignore current PROJECT_VER (which was set in __project_get_revision()).
+    # Gets the version from the CONFIG_APP_PROJECT_VER.
+    idf_build_set_property(PROJECT_VER "${CONFIG_APP_PROJECT_VER}")
+endif()
+
+# cut PROJECT_VER and PROJECT_NAME to required 32 characters.
+idf_build_get_property(project_ver PROJECT_VER)
+idf_build_get_property(project_name PROJECT_NAME)
+string(SUBSTRING "${project_ver}" 0 31 PROJECT_VER_CUT)
+string(SUBSTRING "${project_name}" 0 31 PROJECT_NAME_CUT)
+message(STATUS "App \"${PROJECT_NAME_CUT}\" version: ${PROJECT_VER_CUT}")
+
+set_source_files_properties(
+    SOURCE "esp_app_desc.c"
+    PROPERTIES COMPILE_DEFINITIONS
+    "PROJECT_VER=\"${PROJECT_VER_CUT}\"; PROJECT_NAME=\"${PROJECT_NAME_CUT}\"")
diff --git a/components/app_update/Kconfig.projbuild b/components/esp_app_format/Kconfig.projbuild
similarity index 100%
rename from components/app_update/Kconfig.projbuild
rename to components/esp_app_format/Kconfig.projbuild
diff --git a/components/app_update/esp_app_desc.c b/components/esp_app_format/esp_app_desc.c
similarity index 88%
rename from components/app_update/esp_app_desc.c
rename to components/esp_app_format/esp_app_desc.c
index ae3325b1c3..909bb94a4c 100644
--- a/components/app_update/esp_app_desc.c
+++ b/components/esp_app_format/esp_app_desc.c
@@ -1,15 +1,16 @@
 /*
- * SPDX-FileCopyrightText: 2017-2021 Espressif Systems (Shanghai) CO LTD
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
  *
  * SPDX-License-Identifier: Apache-2.0
  */
 
 #include <assert.h>
 #include <sys/param.h>
-#include "esp_ota_ops.h"
+#include "esp_app_desc.h"
 #include "esp_attr.h"
 #include "sdkconfig.h"
 
+
 // Application version info
 const __attribute__((section(".rodata_desc"))) esp_app_desc_t esp_app_desc = {
     .magic_word = ESP_APP_DESC_MAGIC_WORD,
@@ -50,7 +51,7 @@ _Static_assert(sizeof(IDF_VER) <= sizeof(esp_app_desc.idf_ver), "IDF_VER is long
 _Static_assert(sizeof(PROJECT_NAME) <= sizeof(esp_app_desc.project_name), "PROJECT_NAME is longer than project_name field in structure");
 #endif
 
-const esp_app_desc_t *esp_ota_get_app_description(void)
+const esp_app_desc_t *esp_app_get_description(void)
 {
     return &esp_app_desc;
 }
@@ -64,18 +65,18 @@ static inline char IRAM_ATTR to_hex_digit(unsigned val)
     return (val < 10) ? ('0' + val) : ('a' + val - 10);
 }
 
-__attribute__((constructor)) void esp_ota_init_app_elf_sha256(void)
+__attribute__((constructor)) void esp_init_app_elf_sha256(void)
 {
-    esp_ota_get_app_elf_sha256(NULL, 0);
+    esp_app_get_elf_sha256(NULL, 0);
 }
 
 /* The esp_app_desc.app_elf_sha256 should be possible to print in panic handler during cache is disabled.
  * But because the cache is disabled the reading esp_app_desc.app_elf_sha256 is not right and
  * can lead to a complete lock-up of the CPU.
- * For this reason we do a reading of esp_app_desc.app_elf_sha256 while start up in esp_ota_init_app_elf_sha256()
+ * For this reason we do a reading of esp_app_desc.app_elf_sha256 while start up in esp_init_app_elf_sha256()
  * and keep it in the static s_app_elf_sha256 value.
  */
-int IRAM_ATTR esp_ota_get_app_elf_sha256(char* dst, size_t size)
+int IRAM_ATTR esp_app_get_elf_sha256(char* dst, size_t size)
 {
     static char s_app_elf_sha256[CONFIG_APP_RETRIEVE_LEN_ELF_SHA / 2];
     static bool first_call = true;
diff --git a/components/esp_app_format/include/esp_app_desc.h b/components/esp_app_format/include/esp_app_desc.h
new file mode 100644
index 0000000000..8f8241ba42
--- /dev/null
+++ b/components/esp_app_format/include/esp_app_desc.h
@@ -0,0 +1,61 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#include <stdint.h>
+#include <stdbool.h>
+#include <stddef.h>
+#include "esp_err.h"
+
+#ifdef __cplusplus
+extern "C"
+{
+#endif
+
+#define ESP_APP_DESC_MAGIC_WORD (0xABCD5432)  /*!< The magic word for the esp_app_desc structure that is in DROM. */
+
+/**
+ * @brief Description about application.
+ */
+typedef struct {
+    uint32_t magic_word;        /*!< Magic word ESP_APP_DESC_MAGIC_WORD */
+    uint32_t secure_version;    /*!< Secure version */
+    uint32_t reserv1[2];        /*!< reserv1 */
+    char version[32];           /*!< Application version */
+    char project_name[32];      /*!< Project name */
+    char time[16];              /*!< Compile time */
+    char date[16];              /*!< Compile date*/
+    char idf_ver[32];           /*!< Version IDF */
+    uint8_t app_elf_sha256[32]; /*!< sha256 of elf file */
+    uint32_t reserv2[20];       /*!< reserv2 */
+} esp_app_desc_t;
+
+/** @cond */
+_Static_assert(sizeof(esp_app_desc_t) == 256, "esp_app_desc_t should be 256 bytes");
+/** @endcond */
+
+/**
+ * @brief   Return esp_app_desc structure. This structure includes app version.
+ *
+ * Return description for running app.
+ * @return Pointer to esp_app_desc structure.
+ */
+const esp_app_desc_t *esp_app_get_description(void);
+
+/**
+ * @brief   Fill the provided buffer with SHA256 of the ELF file, formatted as hexadecimal, null-terminated.
+ * If the buffer size is not sufficient to fit the entire SHA256 in hex plus a null terminator,
+ * the largest possible number of bytes will be written followed by a null.
+ * @param dst   Destination buffer
+ * @param size  Size of the buffer
+ * @return      Number of bytes written to dst (including null terminator)
+ */
+int esp_app_get_elf_sha256(char* dst, size_t size);
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/esp_app_format/test/CMakeLists.txt b/components/esp_app_format/test/CMakeLists.txt
new file mode 100644
index 0000000000..5f8813fa5c
--- /dev/null
+++ b/components/esp_app_format/test/CMakeLists.txt
@@ -0,0 +1,4 @@
+idf_component_register(SRC_DIRS "."
+                       PRIV_INCLUDE_DIRS "."
+                       PRIV_REQUIRES cmock test_utils app_update bootloader_support nvs_flash driver
+                      )
diff --git a/components/app_update/test/test_app_desc.c b/components/esp_app_format/test/test_app_desc.c
similarity index 79%
rename from components/app_update/test/test_app_desc.c
rename to components/esp_app_format/test/test_app_desc.c
index c37fbe614b..af87a9b97f 100644
--- a/components/app_update/test/test_app_desc.c
+++ b/components/esp_app_format/test/test_app_desc.c
@@ -1,13 +1,13 @@
 /*
- * SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
  *
  * SPDX-License-Identifier: Apache-2.0
  */
 #include <string.h>
-#include "esp_ota_ops.h"
+#include "esp_app_desc.h"
 #include "unity.h"
 
-TEST_CASE("esp_ota_get_app_elf_sha256 test", "[esp_app_desc]")
+TEST_CASE("esp_get_app_elf_sha256 test", "[esp_app_desc]")
 {
     const int sha256_hex_len = CONFIG_APP_RETRIEVE_LEN_ELF_SHA;
     char dst[sha256_hex_len + 2];
@@ -16,7 +16,7 @@ TEST_CASE("esp_ota_get_app_elf_sha256 test", "[esp_app_desc]")
     size_t len;
 
     char ref_sha256[sha256_hex_len + 1];
-    const esp_app_desc_t* desc = esp_ota_get_app_description();
+    const esp_app_desc_t* desc = esp_get_app_description();
     for (int i = 0; i < sizeof(ref_sha256) / 2; ++i) {
         snprintf(ref_sha256 + 2*i, 3, "%02x", desc->app_elf_sha256[i]);
     }
@@ -26,7 +26,7 @@ TEST_CASE("esp_ota_get_app_elf_sha256 test", "[esp_app_desc]")
 
     memset(dst, fill, sizeof(dst));
     len = sizeof(dst);
-    res = esp_ota_get_app_elf_sha256(dst, len);
+    res = esp_get_app_elf_sha256(dst, len);
     printf("%d: %s (%d)\n", len, dst, res);
     TEST_ASSERT_EQUAL(sha256_hex_len + 1, res);
     TEST_ASSERT_EQUAL(0, memcmp(dst, ref_sha256, res - 1));
@@ -35,7 +35,7 @@ TEST_CASE("esp_ota_get_app_elf_sha256 test", "[esp_app_desc]")
 
     memset(dst, fill, sizeof(dst));
     len = 9;
-    res = esp_ota_get_app_elf_sha256(dst, len);
+    res = esp_get_app_elf_sha256(dst, len);
     printf("%d: %s (%d)\n", len, dst, res);
     TEST_ASSERT_EQUAL(9, res);
     TEST_ASSERT_EQUAL(0, memcmp(dst, ref_sha256, res - 1));
@@ -44,7 +44,7 @@ TEST_CASE("esp_ota_get_app_elf_sha256 test", "[esp_app_desc]")
 
     memset(dst, fill, sizeof(dst));
     len = 8;
-    res = esp_ota_get_app_elf_sha256(dst, len);
+    res = esp_get_app_elf_sha256(dst, len);
     printf("%d: %s (%d)\n", len, dst, res);
     // should output even number of characters plus '\0'
     TEST_ASSERT_EQUAL(7, res);

From 0071ea498f79f9cc8ff5b4fecabc84564e370af6 Mon Sep 17 00:00:00 2001
From: Laukik Hase <laukik.hase@espressif.com>
Date: Fri, 29 Jul 2022 16:07:04 +0530
Subject: [PATCH 122/665] esp_app_format: Fixed build errors and resolved
 dependencies

---
 components/bootloader_support/CMakeLists.txt  | 13 ++++++++--
 .../include/bootloader_common.h               | 15 -----------
 .../include/esp_app_format.h                  | 22 ----------------
 .../src/bootloader_common_loader.c            | 24 -----------------
 .../src/bootloader_utility.c                  | 26 +++++++++++++++++++
 components/esp_https_ota/CMakeLists.txt       |  2 +-
 .../esp_https_ota/include/esp_https_ota.h     |  1 +
 components/esp_system/CMakeLists.txt          |  2 +-
 components/esp_system/panic.c                 | 12 ++++-----
 components/esp_system/startup.c               | 20 +++++++-------
 components/espcoredump/CMakeLists.txt         |  6 ++++-
 components/espcoredump/src/core_dump_elf.c    |  7 +++--
 .../main/native_ota_example.c                 |  1 +
 .../system/g1_components/CMakeLists.txt       |  6 +++--
 14 files changed, 71 insertions(+), 86 deletions(-)

diff --git a/components/bootloader_support/CMakeLists.txt b/components/bootloader_support/CMakeLists.txt
index 42b8f85f49..cd2e1eac74 100644
--- a/components/bootloader_support/CMakeLists.txt
+++ b/components/bootloader_support/CMakeLists.txt
@@ -19,7 +19,7 @@ set(srcs
 if(BOOTLOADER_BUILD)
     set(include_dirs "include" "bootloader_flash/include"
         "private_include")
-    set(priv_requires micro-ecc spi_flash efuse)
+    set(priv_requires micro-ecc spi_flash efuse esp_app_format)
     list(APPEND srcs
     "src/bootloader_init.c"
     "src/bootloader_clock_loader.c"
@@ -37,7 +37,7 @@ else()
     set(include_dirs "include" "bootloader_flash/include")
     set(priv_include_dirs "private_include")
     # heap is required for `heap_memory_layout.h` header
-    set(priv_requires spi_flash mbedtls efuse app_update heap)
+    set(priv_requires spi_flash mbedtls efuse heap esp_app_format)
 endif()
 
 if(BOOTLOADER_BUILD)
@@ -86,6 +86,15 @@ idf_component_register(SRCS "${srcs}"
                     REQUIRES "${requires}"
                     PRIV_REQUIRES "${priv_requires}")
 
+if(NOT BOOTLOADER_BUILD)
+    if(CONFIG_SECURE_SIGNED_ON_UPDATE)
+        if(CONFIG_SECURE_SIGNED_APPS_ECDSA_SCHEME OR CONFIG_SECURE_SIGNED_APPS_RSA_SCHEME OR
+           CONFIG_SECURE_SIGNED_APPS_ECDSA_V2_SCHEME)
+            target_link_libraries(${COMPONENT_LIB} PRIVATE idf::app_update)
+        endif()
+    endif()
+endif()
+
 if(CONFIG_SECURE_SIGNED_APPS AND (CONFIG_SECURE_BOOT_V1_ENABLED OR CONFIG_SECURE_SIGNED_APPS_ECDSA_SCHEME))
     if(BOOTLOADER_BUILD)
         # Whether CONFIG_SECURE_BOOT_BUILD_SIGNED_BINARIES or not, we need verification key to embed
diff --git a/components/bootloader_support/include/bootloader_common.h b/components/bootloader_support/include/bootloader_common.h
index 3237de61c0..6145a72ef8 100644
--- a/components/bootloader_support/include/bootloader_common.h
+++ b/components/bootloader_support/include/bootloader_common.h
@@ -7,7 +7,6 @@
 #pragma once
 #include "esp_flash_partitions.h"
 #include "esp_image_format.h"
-#include "esp_app_format.h"
 
 #ifdef __cplusplus
 extern "C" {
@@ -151,20 +150,6 @@ int bootloader_common_get_active_otadata(esp_ota_select_entry_t *two_otadata);
  */
 int bootloader_common_select_otadata(const esp_ota_select_entry_t *two_otadata, bool *valid_two_otadata, bool max);
 
-/**
- * @brief Returns esp_app_desc structure for app partition. This structure includes app version.
- *
- * Returns a description for the requested app partition.
- * @param[in] partition      App partition description.
- * @param[out] app_desc      Structure of info about app.
- * @return
- *  - ESP_OK:                Successful.
- *  - ESP_ERR_INVALID_ARG:   The arguments passed are not valid.
- *  - ESP_ERR_NOT_FOUND:     app_desc structure is not found. Magic word is incorrect.
- *  - ESP_FAIL:              mapping is fail.
- */
-esp_err_t bootloader_common_get_partition_description(const esp_partition_pos_t *partition, esp_app_desc_t *app_desc);
-
 /**
  * @brief Get chip package
  *
diff --git a/components/bootloader_support/include/esp_app_format.h b/components/bootloader_support/include/esp_app_format.h
index a6c4d9b283..5fa0975ee1 100644
--- a/components/bootloader_support/include/esp_app_format.h
+++ b/components/bootloader_support/include/esp_app_format.h
@@ -106,25 +106,3 @@ typedef struct {
 } esp_image_segment_header_t;
 
 #define ESP_IMAGE_MAX_SEGMENTS 16           /*!< Max count of segments in the image. */
-
-#define ESP_APP_DESC_MAGIC_WORD 0xABCD5432  /*!< The magic word for the esp_app_desc structure that is in DROM. */
-
-/**
- * @brief Description about application.
- */
-typedef struct {
-    uint32_t magic_word;        /*!< Magic word ESP_APP_DESC_MAGIC_WORD */
-    uint32_t secure_version;    /*!< Secure version */
-    uint32_t reserv1[2];        /*!< reserv1 */
-    char version[32];           /*!< Application version */
-    char project_name[32];      /*!< Project name */
-    char time[16];              /*!< Compile time */
-    char date[16];              /*!< Compile date*/
-    char idf_ver[32];           /*!< Version IDF */
-    uint8_t app_elf_sha256[32]; /*!< sha256 of elf file */
-    uint32_t reserv2[20];       /*!< reserv2 */
-} esp_app_desc_t;
-
-/** @cond */
-_Static_assert(sizeof(esp_app_desc_t) == 256, "esp_app_desc_t should be 256 bytes");
-/** @endcond */
diff --git a/components/bootloader_support/src/bootloader_common_loader.c b/components/bootloader_support/src/bootloader_common_loader.c
index 3d9f5c857d..7bc3571127 100644
--- a/components/bootloader_support/src/bootloader_common_loader.c
+++ b/components/bootloader_support/src/bootloader_common_loader.c
@@ -112,30 +112,6 @@ int bootloader_common_select_otadata(const esp_ota_select_entry_t *two_otadata,
     return active_otadata;
 }
 
-esp_err_t bootloader_common_get_partition_description(const esp_partition_pos_t *partition, esp_app_desc_t *app_desc)
-{
-    if (partition == NULL || app_desc == NULL || partition->offset == 0) {
-        return ESP_ERR_INVALID_ARG;
-    }
-
-    const uint32_t app_desc_offset = sizeof(esp_image_header_t) + sizeof(esp_image_segment_header_t);
-    const uint32_t mmap_size = app_desc_offset + sizeof(esp_app_desc_t);
-    const uint8_t *image = bootloader_mmap(partition->offset, mmap_size);
-    if (image == NULL) {
-        ESP_LOGE(TAG, "bootloader_mmap(0x%x, 0x%x) failed", partition->offset, mmap_size);
-        return ESP_FAIL;
-    }
-
-    memcpy(app_desc, image + app_desc_offset, sizeof(esp_app_desc_t));
-    bootloader_munmap(image);
-
-    if (app_desc->magic_word != ESP_APP_DESC_MAGIC_WORD) {
-        return ESP_ERR_NOT_FOUND;
-    }
-
-    return ESP_OK;
-}
-
 #if defined( CONFIG_BOOTLOADER_SKIP_VALIDATE_IN_DEEP_SLEEP ) || defined( CONFIG_BOOTLOADER_CUSTOM_RESERVE_RTC )
 
 #define RTC_RETAIN_MEM_ADDR (SOC_RTC_DRAM_HIGH - sizeof(rtc_retain_mem_t))
diff --git a/components/bootloader_support/src/bootloader_utility.c b/components/bootloader_support/src/bootloader_utility.c
index 5ef053ce87..b3c4ed1bf0 100644
--- a/components/bootloader_support/src/bootloader_utility.c
+++ b/components/bootloader_support/src/bootloader_utility.c
@@ -60,6 +60,7 @@
 
 #include "esp_cpu.h"
 #include "esp_image_format.h"
+#include "esp_app_desc.h"
 #include "esp_secure_boot.h"
 #include "esp_flash_encrypt.h"
 #include "esp_flash_partitions.h"
@@ -119,6 +120,31 @@ static esp_err_t read_otadata(const esp_partition_pos_t *ota_info, esp_ota_selec
     return ESP_OK;
 }
 
+esp_err_t bootloader_common_get_partition_description(const esp_partition_pos_t *partition, esp_app_desc_t *app_desc)
+{
+    if (partition == NULL || app_desc == NULL || partition->offset == 0) {
+        return ESP_ERR_INVALID_ARG;
+    }
+
+    const uint32_t app_desc_offset = sizeof(esp_image_header_t) + sizeof(esp_image_segment_header_t);
+    const uint32_t mmap_size = app_desc_offset + sizeof(esp_app_desc_t);
+    const uint8_t *image = bootloader_mmap(partition->offset, mmap_size);
+    if (image == NULL) {
+        ESP_LOGE(TAG, "bootloader_mmap(0x%x, 0x%x) failed", partition->offset, mmap_size);
+        return ESP_FAIL;
+    }
+
+    memcpy(app_desc, image + app_desc_offset, sizeof(esp_app_desc_t));
+    bootloader_munmap(image);
+
+    if (app_desc->magic_word != ESP_APP_DESC_MAGIC_WORD) {
+        return ESP_ERR_NOT_FOUND;
+    }
+
+    return ESP_OK;
+}
+
+
 bool bootloader_utility_load_partition_table(bootloader_state_t *bs)
 {
     const esp_partition_info_t *partitions;
diff --git a/components/esp_https_ota/CMakeLists.txt b/components/esp_https_ota/CMakeLists.txt
index cee9eb7620..ef037f8b0f 100644
--- a/components/esp_https_ota/CMakeLists.txt
+++ b/components/esp_https_ota/CMakeLists.txt
@@ -1,6 +1,6 @@
 idf_component_register(SRCS "src/esp_https_ota.c"
                     INCLUDE_DIRS "include"
-                    REQUIRES esp_http_client bootloader_support
+                    REQUIRES esp_http_client bootloader_support esp_app_format
                     PRIV_REQUIRES log app_update)
 
 target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/components/esp_https_ota/include/esp_https_ota.h b/components/esp_https_ota/include/esp_https_ota.h
index 9dee205c5b..ba13ad619e 100644
--- a/components/esp_https_ota/include/esp_https_ota.h
+++ b/components/esp_https_ota/include/esp_https_ota.h
@@ -8,6 +8,7 @@
 
 #include <esp_http_client.h>
 #include <bootloader_common.h>
+#include "esp_app_desc.h"
 #include <sdkconfig.h>
 
 #ifdef __cplusplus
diff --git a/components/esp_system/CMakeLists.txt b/components/esp_system/CMakeLists.txt
index 620396fcfd..5e7e8e3c2f 100644
--- a/components/esp_system/CMakeLists.txt
+++ b/components/esp_system/CMakeLists.txt
@@ -85,7 +85,7 @@ endif()
 # need to introduce panic "event" concept to remove this dependency (IDF-2194)
 idf_component_optional_requires(PRIVATE esp_gdbstub)
 
-idf_component_optional_requires(PRIVATE app_update)
+idf_component_optional_requires(PRIVATE esp_app_format)
 
 if(CONFIG_PM_ENABLE)
     idf_component_optional_requires(PRIVATE pm)
diff --git a/components/esp_system/panic.c b/components/esp_system/panic.c
index 3903796a79..d060f48bfb 100644
--- a/components/esp_system/panic.c
+++ b/components/esp_system/panic.c
@@ -24,9 +24,9 @@
 
 #include "sdkconfig.h"
 
-#if __has_include("esp_ota_ops.h")
-#include "esp_ota_ops.h"
-#define HAS_ESP_OTA 1
+#if __has_include("esp_app_desc.h")
+#define WITH_ELF_SHA256
+#include "esp_app_desc.h"
 #endif
 
 #if CONFIG_ESP_COREDUMP_ENABLE
@@ -312,13 +312,13 @@ void esp_panic_handler(panic_info_t *info)
     PANIC_INFO_DUMP(info, state);
     panic_print_str("\r\n");
 
-#if HAS_ESP_OTA
+#ifdef WITH_ELF_SHA256
     panic_print_str("\r\nELF file SHA256: ");
     char sha256_buf[65];
-    esp_ota_get_app_elf_sha256(sha256_buf, sizeof(sha256_buf));
+    esp_app_get_elf_sha256(sha256_buf, sizeof(sha256_buf));
     panic_print_str(sha256_buf);
     panic_print_str("\r\n");
-#endif //HAS_ESP_OTA
+#endif
 
     panic_print_str("\r\n");
 
diff --git a/components/esp_system/startup.c b/components/esp_system/startup.c
index 6adda6dbd3..bf2254d7fc 100644
--- a/components/esp_system/startup.c
+++ b/components/esp_system/startup.c
@@ -20,8 +20,6 @@
 #include "hal/uart_types.h"
 #include "hal/uart_ll.h"
 
-#include "esp_system.h"
-#include "esp_log.h"
 #include "esp_heap_caps_init.h"
 #include "spi_flash_mmap.h"
 #include "esp_flash_internal.h"
@@ -33,10 +31,7 @@
 #include "esp_xt_wdt.h"
 #include "esp_cpu.h"
 
-#if __has_include("esp_ota_ops.h")
-#include "esp_ota_ops.h"
-#define HAS_ESP_OTA 1
-#endif
+#include "esp_partition.h"
 
 /***********************************************/
 // Headers for other components init functions
@@ -44,6 +39,11 @@
 #include "esp_coexist_internal.h"
 #endif
 
+#if __has_include("esp_app_desc.h")
+#define WITH_APP_IMAGE_INFO
+#include "esp_app_desc.h"
+#endif
+
 #if CONFIG_ESP_COREDUMP_ENABLE
 #include "esp_core_dump.h"
 #endif
@@ -408,10 +408,10 @@ static void start_cpu0_default(void)
     int cpu_freq = esp_clk_cpu_freq();
     ESP_EARLY_LOGI(TAG, "cpu freq: %d Hz", cpu_freq);
 
-#if HAS_ESP_OTA // [refactor-todo] find a better way to handle this.
+#ifdef WITH_APP_IMAGE_INFO
     // Display information about the current running image.
     if (LOG_LOCAL_LEVEL >= ESP_LOG_INFO) {
-        const esp_app_desc_t *app_desc = esp_ota_get_app_description();
+        const esp_app_desc_t *app_desc = esp_app_get_description();
         ESP_EARLY_LOGI(TAG, "Application information:");
 #ifndef CONFIG_APP_EXCLUDE_PROJECT_NAME_VAR
         ESP_EARLY_LOGI(TAG, "Project name:     %s", app_desc->project_name);
@@ -426,11 +426,11 @@ static void start_cpu0_default(void)
         ESP_EARLY_LOGI(TAG, "Compile time:     %s %s", app_desc->date, app_desc->time);
 #endif
         char buf[17];
-        esp_ota_get_app_elf_sha256(buf, sizeof(buf));
+        esp_app_get_elf_sha256(buf, sizeof(buf));
         ESP_EARLY_LOGI(TAG, "ELF file SHA256:  %s...", buf);
         ESP_EARLY_LOGI(TAG, "ESP-IDF:          %s", app_desc->idf_ver);
     }
-#endif //HAS_ESP_OTA
+#endif
 
     // Initialize core components and services.
     do_core_init();
diff --git a/components/espcoredump/CMakeLists.txt b/components/espcoredump/CMakeLists.txt
index 7f936a1cb4..6be5b6a29a 100644
--- a/components/espcoredump/CMakeLists.txt
+++ b/components/espcoredump/CMakeLists.txt
@@ -24,4 +24,8 @@ idf_component_register(SRCS ${srcs}
                     INCLUDE_DIRS ${includes}
                     PRIV_INCLUDE_DIRS ${priv_includes}
                     LDFRAGMENTS linker.lf
-                    PRIV_REQUIRES spi_flash app_update mbedtls esp_rom soc driver)
+                    PRIV_REQUIRES spi_flash bootloader_support mbedtls esp_rom soc esp_system driver)
+
+if(CONFIG_ESP_COREDUMP_DATA_FORMAT_ELF)
+  target_link_libraries(${COMPONENT_LIB} PRIVATE idf::esp_app_format)
+endif()
diff --git a/components/espcoredump/src/core_dump_elf.c b/components/espcoredump/src/core_dump_elf.c
index 2cd0b53f30..11bde327c7 100644
--- a/components/espcoredump/src/core_dump_elf.c
+++ b/components/espcoredump/src/core_dump_elf.c
@@ -6,7 +6,6 @@
 #include <string.h>
 #include "esp_attr.h"
 #include "esp_partition.h"
-#include "esp_ota_ops.h"
 #include "spi_flash_mmap.h"
 #include "esp_flash_encrypt.h"
 #include "sdkconfig.h"
@@ -16,6 +15,10 @@
 #include "esp_core_dump_port_impl.h"
 #include "esp_core_dump_common.h"
 
+#ifdef CONFIG_ESP_COREDUMP_DATA_FORMAT_ELF
+#include "esp_app_desc.h"
+#endif
+
 #define ELF_CLASS ELFCLASS32
 
 #include "elf.h"                    // for ELF file types
@@ -496,7 +499,7 @@ static int elf_write_core_dump_info(core_dump_elf_t *self)
 
     ESP_COREDUMP_LOG_PROCESS("================ Processing coredump info ================");
     int data_len = (int)sizeof(self->elf_version_info.app_elf_sha256);
-    data_len = esp_ota_get_app_elf_sha256((char*)self->elf_version_info.app_elf_sha256, (size_t)data_len);
+    data_len = esp_app_get_elf_sha256((char*)self->elf_version_info.app_elf_sha256, (size_t)data_len);
     ESP_COREDUMP_LOG_PROCESS("Application SHA256='%s', length=%d.",
                                 self->elf_version_info.app_elf_sha256, data_len);
     self->elf_version_info.version = esp_core_dump_elf_version();
diff --git a/examples/system/ota/native_ota_example/main/native_ota_example.c b/examples/system/ota/native_ota_example/main/native_ota_example.c
index ebebbabd99..287405436f 100644
--- a/examples/system/ota/native_ota_example/main/native_ota_example.c
+++ b/examples/system/ota/native_ota_example/main/native_ota_example.c
@@ -13,6 +13,7 @@
 #include "esp_event.h"
 #include "esp_log.h"
 #include "esp_ota_ops.h"
+#include "esp_app_format.h"
 #include "esp_http_client.h"
 #include "esp_flash_partitions.h"
 #include "esp_partition.h"
diff --git a/tools/test_apps/system/g1_components/CMakeLists.txt b/tools/test_apps/system/g1_components/CMakeLists.txt
index 7c69876019..0380cdd395 100644
--- a/tools/test_apps/system/g1_components/CMakeLists.txt
+++ b/tools/test_apps/system/g1_components/CMakeLists.txt
@@ -21,8 +21,8 @@ set(extra_allowed_components
 # These components are currently included into "G1" build, but shouldn't.
 # After removing the extra dependencies, remove the components from this list as well.
 set(extra_components_which_shouldnt_be_included
-    # app_update gets added because of bootloader_support, spi_flash, espcoredump.
-    #   bootloader_support, spi_flash, espcoredump should be removed from dependencies;
+    # app_update gets added because of spi_flash.
+    # spi_flash should be removed from dependencies;
     app_update
     # of G1 components, bootloader is only included from spi_flash
     #   [refactor-todo]: see if this dependency from spi_flash can be made weak
@@ -36,6 +36,8 @@ set(extra_components_which_shouldnt_be_included
     # [refactor-todo]: driver is a dependency of esp_pm, esp_timer, spi_flash, vfs, esp_wifi, ${IDF_TARGET}
     #   all of these should be removed from G1 except for spi_flash.
     driver
+    # esp_app_format is dependency of bootloader_support, app_update
+    esp_app_format
     # [refactor-todo]: efuse is a dependency of esp_hw_support, esp_system.
     #   Figure out if these components can exist without a dependency on efuse.
     #   If not, see if esp_hw_support can provide minimal efuse component replacement in G1 build.

From fb93901d5ba787d484d57203d82e596af26e1e71 Mon Sep 17 00:00:00 2001
From: Laukik Hase <laukik.hase@espressif.com>
Date: Fri, 29 Jul 2022 15:54:53 +0530
Subject: [PATCH 123/665] esp_app_format: Added test-app

---
 components/esp_app_format/test/CMakeLists.txt |  4 ---
 .../esp_app_format/test_apps/CMakeLists.txt   |  8 +++++
 components/esp_app_format/test_apps/README.md |  2 ++
 .../test_apps/main/CMakeLists.txt             |  3 ++
 .../{test => test_apps/main}/test_app_desc.c  | 35 +++++++++++++++----
 .../test_apps/pytest_esp_app_format.py        | 11 ++++++
 .../test_apps/sdkconfig.defaults              | 11 ++++++
 7 files changed, 64 insertions(+), 10 deletions(-)
 delete mode 100644 components/esp_app_format/test/CMakeLists.txt
 create mode 100644 components/esp_app_format/test_apps/CMakeLists.txt
 create mode 100644 components/esp_app_format/test_apps/README.md
 create mode 100644 components/esp_app_format/test_apps/main/CMakeLists.txt
 rename components/esp_app_format/{test => test_apps/main}/test_app_desc.c (72%)
 create mode 100644 components/esp_app_format/test_apps/pytest_esp_app_format.py
 create mode 100644 components/esp_app_format/test_apps/sdkconfig.defaults

diff --git a/components/esp_app_format/test/CMakeLists.txt b/components/esp_app_format/test/CMakeLists.txt
deleted file mode 100644
index 5f8813fa5c..0000000000
--- a/components/esp_app_format/test/CMakeLists.txt
+++ /dev/null
@@ -1,4 +0,0 @@
-idf_component_register(SRC_DIRS "."
-                       PRIV_INCLUDE_DIRS "."
-                       PRIV_REQUIRES cmock test_utils app_update bootloader_support nvs_flash driver
-                      )
diff --git a/components/esp_app_format/test_apps/CMakeLists.txt b/components/esp_app_format/test_apps/CMakeLists.txt
new file mode 100644
index 0000000000..3ec91ae10d
--- /dev/null
+++ b/components/esp_app_format/test_apps/CMakeLists.txt
@@ -0,0 +1,8 @@
+# This is the project CMakeLists.txt file for the test subproject
+cmake_minimum_required(VERSION 3.16)
+
+# "Trim" the build. Include the minimal set of components, main, and anything it depends on.
+set(COMPONENTS main)
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+project(esp_app_format_test)
diff --git a/components/esp_app_format/test_apps/README.md b/components/esp_app_format/test_apps/README.md
new file mode 100644
index 0000000000..b5be4985c5
--- /dev/null
+++ b/components/esp_app_format/test_apps/README.md
@@ -0,0 +1,2 @@
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- |
diff --git a/components/esp_app_format/test_apps/main/CMakeLists.txt b/components/esp_app_format/test_apps/main/CMakeLists.txt
new file mode 100644
index 0000000000..9c31d04cdf
--- /dev/null
+++ b/components/esp_app_format/test_apps/main/CMakeLists.txt
@@ -0,0 +1,3 @@
+idf_component_register(SRCS "test_app_desc.c"
+                       PRIV_INCLUDE_DIRS .
+                       PRIV_REQUIRES esp_app_format unity)
diff --git a/components/esp_app_format/test/test_app_desc.c b/components/esp_app_format/test_apps/main/test_app_desc.c
similarity index 72%
rename from components/esp_app_format/test/test_app_desc.c
rename to components/esp_app_format/test_apps/main/test_app_desc.c
index af87a9b97f..99992702f0 100644
--- a/components/esp_app_format/test/test_app_desc.c
+++ b/components/esp_app_format/test_apps/main/test_app_desc.c
@@ -3,11 +3,24 @@
  *
  * SPDX-License-Identifier: Apache-2.0
  */
+#include <stdio.h>
 #include <string.h>
+
 #include "esp_app_desc.h"
 #include "unity.h"
+#include "unity_fixture.h"
 
-TEST_CASE("esp_get_app_elf_sha256 test", "[esp_app_desc]")
+TEST_GROUP(esp_app_format);
+
+TEST_SETUP(esp_app_format)
+{
+}
+
+TEST_TEAR_DOWN(esp_app_format)
+{
+}
+
+TEST(esp_app_format, esp_app_get_elf_sha256_test)
 {
     const int sha256_hex_len = CONFIG_APP_RETRIEVE_LEN_ELF_SHA;
     char dst[sha256_hex_len + 2];
@@ -16,17 +29,17 @@ TEST_CASE("esp_get_app_elf_sha256 test", "[esp_app_desc]")
     size_t len;
 
     char ref_sha256[sha256_hex_len + 1];
-    const esp_app_desc_t* desc = esp_get_app_description();
+    const esp_app_desc_t* desc = esp_app_get_description();
     for (int i = 0; i < sizeof(ref_sha256) / 2; ++i) {
         snprintf(ref_sha256 + 2*i, 3, "%02x", desc->app_elf_sha256[i]);
     }
     ref_sha256[sha256_hex_len] = 0;
 
-    printf("Ref: %s\n", ref_sha256);
+    printf("\nRef: %s\n", ref_sha256);
 
     memset(dst, fill, sizeof(dst));
     len = sizeof(dst);
-    res = esp_get_app_elf_sha256(dst, len);
+    res = esp_app_get_elf_sha256(dst, len);
     printf("%d: %s (%d)\n", len, dst, res);
     TEST_ASSERT_EQUAL(sha256_hex_len + 1, res);
     TEST_ASSERT_EQUAL(0, memcmp(dst, ref_sha256, res - 1));
@@ -35,7 +48,7 @@ TEST_CASE("esp_get_app_elf_sha256 test", "[esp_app_desc]")
 
     memset(dst, fill, sizeof(dst));
     len = 9;
-    res = esp_get_app_elf_sha256(dst, len);
+    res = esp_app_get_elf_sha256(dst, len);
     printf("%d: %s (%d)\n", len, dst, res);
     TEST_ASSERT_EQUAL(9, res);
     TEST_ASSERT_EQUAL(0, memcmp(dst, ref_sha256, res - 1));
@@ -44,7 +57,7 @@ TEST_CASE("esp_get_app_elf_sha256 test", "[esp_app_desc]")
 
     memset(dst, fill, sizeof(dst));
     len = 8;
-    res = esp_get_app_elf_sha256(dst, len);
+    res = esp_app_get_elf_sha256(dst, len);
     printf("%d: %s (%d)\n", len, dst, res);
     // should output even number of characters plus '\0'
     TEST_ASSERT_EQUAL(7, res);
@@ -53,3 +66,13 @@ TEST_CASE("esp_get_app_elf_sha256 test", "[esp_app_desc]")
     TEST_ASSERT_EQUAL_HEX(fill, dst[7]);
     TEST_ASSERT_EQUAL_HEX(fill, dst[8]);
 }
+
+TEST_GROUP_RUNNER(esp_app_format)
+{
+    RUN_TEST_CASE(esp_app_format, esp_app_get_elf_sha256_test)
+}
+
+void app_main(void)
+{
+    UNITY_MAIN(esp_app_format);
+}
diff --git a/components/esp_app_format/test_apps/pytest_esp_app_format.py b/components/esp_app_format/test_apps/pytest_esp_app_format.py
new file mode 100644
index 0000000000..6c10ccd929
--- /dev/null
+++ b/components/esp_app_format/test_apps/pytest_esp_app_format.py
@@ -0,0 +1,11 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: CC0-1.0
+
+import pytest
+from pytest_embedded import Dut
+
+
+@pytest.mark.supported_targets
+@pytest.mark.generic
+def test_esp_app_format(dut: Dut) -> None:
+    dut.expect_unity_test_output()
diff --git a/components/esp_app_format/test_apps/sdkconfig.defaults b/components/esp_app_format/test_apps/sdkconfig.defaults
new file mode 100644
index 0000000000..a3253f171f
--- /dev/null
+++ b/components/esp_app_format/test_apps/sdkconfig.defaults
@@ -0,0 +1,11 @@
+# General options for additional checks
+CONFIG_HEAP_POISONING_COMPREHENSIVE=y
+CONFIG_COMPILER_WARN_WRITE_STRINGS=y
+CONFIG_BOOTLOADER_LOG_LEVEL_WARN=y
+CONFIG_FREERTOS_WATCHPOINT_END_OF_STACK=y
+CONFIG_COMPILER_STACK_CHECK_MODE_STRONG=y
+CONFIG_COMPILER_STACK_CHECK=y
+
+# Enable Unity fixture support
+CONFIG_UNITY_ENABLE_FIXTURE=y
+CONFIG_UNITY_ENABLE_IDF_TEST_RUNNER=n

From ae932c8c4edd59e32a5fc6c62610e80324f38e50 Mon Sep 17 00:00:00 2001
From: Laukik Hase <laukik.hase@espressif.com>
Date: Wed, 6 Jul 2022 10:24:48 +0530
Subject: [PATCH 124/665] docs: Added migration guide for `app_update` -
 Deprecated functions and alternatives

---
 docs/doxygen/Doxyfile                               |  1 +
 docs/en/api-reference/system/misc_system_api.rst    |  3 ++-
 docs/en/migration-guides/release-5.x/system.rst     | 12 ++++++++++++
 docs/zh_CN/api-reference/system/misc_system_api.rst |  3 ++-
 4 files changed, 17 insertions(+), 2 deletions(-)

diff --git a/docs/doxygen/Doxyfile b/docs/doxygen/Doxyfile
index 56d0cb7f7e..6ef69491fc 100644
--- a/docs/doxygen/Doxyfile
+++ b/docs/doxygen/Doxyfile
@@ -86,6 +86,7 @@ INPUT = \
     $(PROJECT_PATH)/components/esp_adc/include/esp_adc/adc_cali.h \
     $(PROJECT_PATH)/components/esp_adc/include/esp_adc/adc_continuous.h \
     $(PROJECT_PATH)/components/esp_adc/include/esp_adc/adc_oneshot.h \
+    $(PROJECT_PATH)/components/esp_app_format/include/esp_app_desc.h \
     $(PROJECT_PATH)/components/esp_common/include/esp_check.h \
     $(PROJECT_PATH)/components/esp_common/include/esp_err.h \
     $(PROJECT_PATH)/components/esp_common/include/esp_idf_version.h \
diff --git a/docs/en/api-reference/system/misc_system_api.rst b/docs/en/api-reference/system/misc_system_api.rst
index 25c5cd78c4..9a53942c0e 100644
--- a/docs/en/api-reference/system/misc_system_api.rst
+++ b/docs/en/api-reference/system/misc_system_api.rst
@@ -211,7 +211,7 @@ The application version is stored in :cpp:class:`esp_app_desc_t` structure. It i
 
 To set the version in your project manually, you need to set the ``PROJECT_VER`` variable in the ``CMakeLists.txt`` of your project. In application ``CMakeLists.txt``, put ``set(PROJECT_VER "0.1.0.1")`` before including ``project.cmake``.
 
-If the :ref:`CONFIG_APP_PROJECT_VER_FROM_CONFIG` option is set, the value of :ref:`CONFIG_APP_PROJECT_VER` will be used. Otherwise, if the ``PROJECT_VER`` variable is not set in the project, it will be retrieved either from the ``$(PROJECT_PATH)/version.txt`` file (if present) or using git command ``git describe``. If neither is available, ``PROJECT_VER`` will be set to "1". Application can make use of this by calling :cpp:func:`esp_ota_get_app_description` or :cpp:func:`esp_ota_get_partition_description` functions.
+If the :ref:`CONFIG_APP_PROJECT_VER_FROM_CONFIG` option is set, the value of :ref:`CONFIG_APP_PROJECT_VER` will be used. Otherwise, if the ``PROJECT_VER`` variable is not set in the project, it will be retrieved either from the ``$(PROJECT_PATH)/version.txt`` file (if present) or using git command ``git describe``. If neither is available, ``PROJECT_VER`` will be set to "1". Application can make use of this by calling :cpp:func:`esp_app_get_description` or :cpp:func:`esp_ota_get_partition_description` functions.
 
 API Reference
 -------------
@@ -221,3 +221,4 @@ API Reference
 .. include-build-file:: inc/esp_mac.inc
 .. include-build-file:: inc/esp_chip_info.inc
 .. include-build-file:: inc/esp_cpu.inc
+.. include-build-file:: inc/esp_app_desc.inc
diff --git a/docs/en/migration-guides/release-5.x/system.rst b/docs/en/migration-guides/release-5.x/system.rst
index 00d39e5662..81534abbc8 100644
--- a/docs/en/migration-guides/release-5.x/system.rst
+++ b/docs/en/migration-guides/release-5.x/system.rst
@@ -149,3 +149,15 @@ The file ``portmacro_deprecated.h`` which was added to maintain backward compati
 - ``vPortCPUAcquireMutex()`` is removed. Users should use the ``spinlock_acquire()`` function instead.
 - ``vPortCPUAcquireMutexTimeout()`` is removed. Users should use the ``spinlock_acquire()`` function instead.
 - ``vPortCPUReleaseMutex()`` is removed. Users should use the ``spinlock_release()`` function instead.
+
+App Update
+----------
+
+- The functions :cpp:func:`esp_ota_get_app_description` and :cpp:func:`esp_ota_get_app_elf_sha256` have been termed as deprecated. Please use the alternative functions :cpp:func:`esp_app_get_description` and :cpp:func:`esp_app_get_elf_sha256` respectively. These functions have now been moved to a new component :component:`esp_app_format`. (Refer header file :component_file:`esp_app_desc.h <esp_app_format/include/esp_app_desc.h>`)
+
+Bootloader Support
+------------------
+
+- The :cpp:type:`esp_app_desc_t` structure, which used to be declared in :component_file:`esp_app_format.h <bootloader_support/include/esp_app_format.h>`, is now declared in :component_file:`esp_app_desc.h <esp_app_format/include/esp_app_desc.h>`.
+
+- The function :cpp:func:`bootloader_common_get_partition_description` has now been made private. Please use the alternative function :cpp:func:`esp_ota_get_partition_description`. Note that this function takes :cpp:type:`esp_partition_t` as its first argument instead of :cpp:type:`esp_partition_pos_t`.
diff --git a/docs/zh_CN/api-reference/system/misc_system_api.rst b/docs/zh_CN/api-reference/system/misc_system_api.rst
index 736025bab3..223f29e32b 100644
--- a/docs/zh_CN/api-reference/system/misc_system_api.rst
+++ b/docs/zh_CN/api-reference/system/misc_system_api.rst
@@ -211,7 +211,7 @@ SDK 版本
 
 若需手动设置版本，需要在项目的 ``CMakeLists.txt`` 文件中设置 ``PROJECT_VER`` 变量，即在 ``CMakeLists.txt`` 文件中，在包含 ``project.cmake`` 之前添加 ``set(PROJECT_VER "0.1.0.1")``。
 
-如果设置了 :ref:`CONFIG_APP_PROJECT_VER_FROM_CONFIG` 选项，则将使用 :ref:`CONFIG_APP_PROJECT_VER` 的值。否则，如果在项目中未设置 ``PROJECT_VER`` 变量，则该变量将从 ``$(PROJECT_PATH)/version.txt`` 文件（若有）中检索，或使用 git 命令 ``git describe`` 检索。如果两者都不可用，则 ``PROJECT_VER`` 将被设置为 “1”。应用程序可通过调用 :cpp:func:`esp_ota_get_app_description` 或 :cpp:func:`esp_ota_get_partition_description` 函数来获取应用程序的版本信息。
+如果设置了 :ref:`CONFIG_APP_PROJECT_VER_FROM_CONFIG` 选项，则将使用 :ref:`CONFIG_APP_PROJECT_VER` 的值。否则，如果在项目中未设置 ``PROJECT_VER`` 变量，则该变量将从 ``$(PROJECT_PATH)/version.txt`` 文件（若有）中检索，或使用 git 命令 ``git describe`` 检索。如果两者都不可用，则 ``PROJECT_VER`` 将被设置为 “1”。应用程序可通过调用 :cpp:func:`esp_app_get_description` 或 :cpp:func:`esp_ota_get_partition_description` 函数来获取应用程序的版本信息。
 
 API 参考
 -------------
@@ -221,3 +221,4 @@ API 参考
 .. include-build-file:: inc/esp_mac.inc
 .. include-build-file:: inc/esp_chip_info.inc
 .. include-build-file:: inc/esp_cpu.inc
+.. include-build-file:: inc/esp_app_desc.inc

From 85d00a4dacb19f01e1973c701da1aad0b62cafd9 Mon Sep 17 00:00:00 2001
From: Laukik Hase <laukik.hase@espressif.com>
Date: Thu, 21 Jul 2022 11:33:43 +0530
Subject: [PATCH 125/665] ci: Fix host-test failures

---
 components/spi_flash/sim/Makefile.files       |  3 +-
 components/spi_flash/sim/stubs/Makefile.files |  3 +-
 .../esp_app_format/include/esp_app_desc.h     | 46 +++++++++++++++++++
 3 files changed, 50 insertions(+), 2 deletions(-)
 create mode 100644 components/spi_flash/sim/stubs/esp_app_format/include/esp_app_desc.h

diff --git a/components/spi_flash/sim/Makefile.files b/components/spi_flash/sim/Makefile.files
index 8f360aed14..186fce56d3 100644
--- a/components/spi_flash/sim/Makefile.files
+++ b/components/spi_flash/sim/Makefile.files
@@ -18,6 +18,7 @@ INCLUDE_DIRS := \
     app_update/include \
     bsd/include \
     driver/include \
+    esp_app_format/include \
     esp_timer/include \
     freertos/include \
     log/include \
@@ -34,7 +35,7 @@ INCLUDE_DIRS := \
     xtensa/include \
     xtensa/esp32/include \
     soc/esp32/include \
-        heap/include \
+    heap/include \
     soc/include \
     esp32/include \
     esp_timer/include \
diff --git a/components/spi_flash/sim/stubs/Makefile.files b/components/spi_flash/sim/stubs/Makefile.files
index dd6591666d..b2f789c39b 100644
--- a/components/spi_flash/sim/stubs/Makefile.files
+++ b/components/spi_flash/sim/stubs/Makefile.files
@@ -14,6 +14,7 @@ INCLUDE_DIRS := \
 	app_update/include \
 	bsd/include \
 	driver/include \
+	esp_app_format/include \
 	esp_timer/include \
 	freertos/include \
 	log/include \
@@ -26,7 +27,7 @@ INCLUDE_DIRS := \
 	esp_hw_support/include/soc \
 	esp_system/include \
 	soc/esp32/include \
-        heap/include \
+	heap/include \
 	soc/include \
 	xtensa/include \
 	xtensa/esp32/include \
diff --git a/components/spi_flash/sim/stubs/esp_app_format/include/esp_app_desc.h b/components/spi_flash/sim/stubs/esp_app_format/include/esp_app_desc.h
new file mode 100644
index 0000000000..70c698c185
--- /dev/null
+++ b/components/spi_flash/sim/stubs/esp_app_format/include/esp_app_desc.h
@@ -0,0 +1,46 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * This is a STUB FILE used when compiling ESP-IDF to run tests on the host system.
+ * The source file used normally for ESP-IDF has the same name but is located elsewhere.
+ */
+
+#pragma once
+
+#include <stdint.h>
+#include <stdbool.h>
+#include <stddef.h>
+#include "esp_err.h"
+
+#ifdef __cplusplus
+extern "C"
+{
+#endif
+
+#define ESP_APP_DESC_MAGIC_WORD (0xABCD5432)  /*!< The magic word for the esp_app_desc structure that is in DROM. */
+
+/**
+ * @brief Description about application.
+ */
+typedef struct {
+    uint32_t magic_word;        /*!< Magic word ESP_APP_DESC_MAGIC_WORD */
+    uint32_t secure_version;    /*!< Secure version */
+    uint32_t reserv1[2];        /*!< reserv1 */
+    char version[32];           /*!< Application version */
+    char project_name[32];      /*!< Project name */
+    char time[16];              /*!< Compile time */
+    char date[16];              /*!< Compile date*/
+    char idf_ver[32];           /*!< Version IDF */
+    uint8_t app_elf_sha256[32]; /*!< sha256 of elf file */
+    uint32_t reserv2[20];       /*!< reserv2 */
+} esp_app_desc_t;
+
+/** @cond */
+_Static_assert(sizeof(esp_app_desc_t) == 256, "esp_app_desc_t should be 256 bytes");
+/** @endcond */
+
+#ifdef __cplusplus
+}
+#endif

From 2c5a866ea34898b93f786db771bffdc97bcfe0f7 Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Tue, 16 Aug 2022 17:57:02 +0800
Subject: [PATCH 126/665] mcpwm: don't use keyword operator

Closes https://github.com/espressif/esp-idf/issues/9510
---
 components/driver/include/driver/mcpwm_oper.h |  8 +--
 .../driver/include/driver/mcpwm_types.h       |  4 +-
 components/driver/mcpwm/mcpwm_cmpr.c          | 18 +++---
 components/driver/mcpwm/mcpwm_fault.c         | 12 ++--
 components/driver/mcpwm/mcpwm_gen.c           | 38 ++++++------
 components/driver/mcpwm/mcpwm_oper.c          | 58 ++++++++---------
 components/driver/mcpwm/mcpwm_private.h       |  8 +--
 .../test_apps/mcpwm/main/test_mcpwm_cmpr.c    | 24 +++----
 .../test_apps/mcpwm/main/test_mcpwm_gen.c     | 50 +++++++--------
 .../test_apps/mcpwm/main/test_mcpwm_oper.c    | 62 +++++++++----------
 .../main/mcpwm_servo_control_example_main.c   | 10 +--
 .../system/cxx_build_test/main/CMakeLists.txt |  1 +
 .../main/cxx_build_test_main.cpp              |  1 +
 13 files changed, 148 insertions(+), 146 deletions(-)

diff --git a/components/driver/include/driver/mcpwm_oper.h b/components/driver/include/driver/mcpwm_oper.h
index bc30887295..75a531f2c3 100644
--- a/components/driver/include/driver/mcpwm_oper.h
+++ b/components/driver/include/driver/mcpwm_oper.h
@@ -82,14 +82,14 @@ typedef struct {
 /**
  * @brief Set brake method for MCPWM operator
  *
- * @param[in] operator MCPWM operator, allocated by `mcpwm_new_operator()`
+ * @param[in] oper MCPWM operator, allocated by `mcpwm_new_operator()`
  * @param[in] config MCPWM brake configuration
  * @return
  *      - ESP_OK: Set trip for operator successfully
  *      - ESP_ERR_INVALID_ARG: Set trip for operator failed because of invalid argument
  *      - ESP_FAIL: Set trip for operator failed because of other error
  */
-esp_err_t mcpwm_operator_set_brake_on_fault(mcpwm_oper_handle_t operator, const mcpwm_brake_config_t *config);
+esp_err_t mcpwm_operator_set_brake_on_fault(mcpwm_oper_handle_t oper, const mcpwm_brake_config_t *config);
 
 /**
  * @brief Try to make the operator recover from fault
@@ -97,7 +97,7 @@ esp_err_t mcpwm_operator_set_brake_on_fault(mcpwm_oper_handle_t operator, const
  * @note To recover from fault or escape from trip, you make sure the fault signal has dissappeared already.
  *       Otherwise the recovery can't succeed.
  *
- * @param[in] operator MCPWM operator, allocated by `mcpwm_new_operator()`
+ * @param[in] oper MCPWM operator, allocated by `mcpwm_new_operator()`
  * @param[in] fault MCPWM fault handle
  * @return
  *      - ESP_OK: Recover from fault successfully
@@ -105,7 +105,7 @@ esp_err_t mcpwm_operator_set_brake_on_fault(mcpwm_oper_handle_t operator, const
  *      - ESP_ERR_INVALID_STATE: Recover from fault failed because the fault source is still active
  *      - ESP_FAIL: Recover from fault failed because of other error
  */
-esp_err_t mcpwm_operator_recover_from_fault(mcpwm_oper_handle_t operator, mcpwm_fault_handle_t fault);
+esp_err_t mcpwm_operator_recover_from_fault(mcpwm_oper_handle_t oper, mcpwm_fault_handle_t fault);
 
 /**
  * @brief Group of supported MCPWM operator event callbacks
diff --git a/components/driver/include/driver/mcpwm_types.h b/components/driver/include/driver/mcpwm_types.h
index d25cff5614..d50ba3c36b 100644
--- a/components/driver/include/driver/mcpwm_types.h
+++ b/components/driver/include/driver/mcpwm_types.h
@@ -81,12 +81,12 @@ typedef struct {
 /**
  * @brief MCPWM operator brake event callback function
  *
- * @param[in] operator MCPWM operator handle
+ * @param[in] oper MCPWM operator handle
  * @param[in] edata MCPWM brake event data, fed by driver
  * @param[in] user_ctx User data, set in `mcpwm_operator_register_event_callbacks()`
  * @return Whether a high priority task has been waken up by this function
  */
-typedef bool (*mcpwm_brake_event_cb_t)(mcpwm_oper_handle_t operator, const mcpwm_brake_event_data_t *edata, void *user_ctx);
+typedef bool (*mcpwm_brake_event_cb_t)(mcpwm_oper_handle_t oper, const mcpwm_brake_event_data_t *edata, void *user_ctx);
 
 /**
  * @brief MCPWM fault event data
diff --git a/components/driver/mcpwm/mcpwm_cmpr.c b/components/driver/mcpwm/mcpwm_cmpr.c
index 6211d88919..f1e7969b3f 100644
--- a/components/driver/mcpwm/mcpwm_cmpr.c
+++ b/components/driver/mcpwm/mcpwm_cmpr.c
@@ -44,13 +44,13 @@ static esp_err_t mcpwm_comparator_register_to_operator(mcpwm_cmpr_t *cmpr, mcpwm
     ESP_RETURN_ON_FALSE(cmpr_id >= 0, ESP_ERR_NOT_FOUND, TAG, "no free comparator in operator (%d,%d)", oper->group->group_id, oper->oper_id);
 
     cmpr->cmpr_id = cmpr_id;
-    cmpr->operator = oper;
+    cmpr->oper = oper;
     return ESP_OK;
 }
 
 static void mcpwm_comparator_unregister_from_operator(mcpwm_cmpr_t *cmpr)
 {
-    mcpwm_oper_t *oper = cmpr->operator;
+    mcpwm_oper_t *oper = cmpr->oper;
     int cmpr_id = cmpr->cmpr_id;
 
     portENTER_CRITICAL(&oper->spinlock);
@@ -63,7 +63,7 @@ static esp_err_t mcpwm_comparator_destory(mcpwm_cmpr_t *cmpr)
     if (cmpr->intr) {
         ESP_RETURN_ON_ERROR(esp_intr_free(cmpr->intr), TAG, "uninstall interrupt service failed");
     }
-    if (cmpr->operator) {
+    if (cmpr->oper) {
         mcpwm_comparator_unregister_from_operator(cmpr);
     }
     free(cmpr);
@@ -105,10 +105,10 @@ err:
 esp_err_t mcpwm_del_comparator(mcpwm_cmpr_handle_t cmpr)
 {
     ESP_RETURN_ON_FALSE(cmpr, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
-    mcpwm_oper_t *operator= cmpr->operator;
-    mcpwm_group_t *group = operator->group;
+    mcpwm_oper_t *oper = cmpr->oper;
+    mcpwm_group_t *group = oper->group;
     mcpwm_hal_context_t *hal = &group->hal;
-    int oper_id = operator->oper_id;
+    int oper_id = oper->oper_id;
     int cmpr_id = cmpr->cmpr_id;
 
     portENTER_CRITICAL(&group->spinlock);
@@ -125,7 +125,7 @@ esp_err_t mcpwm_del_comparator(mcpwm_cmpr_handle_t cmpr)
 esp_err_t mcpwm_comparator_set_compare_value(mcpwm_cmpr_handle_t cmpr, uint32_t cmp_ticks)
 {
     ESP_RETURN_ON_FALSE(cmpr, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
-    mcpwm_oper_t *oper = cmpr->operator;
+    mcpwm_oper_t *oper = cmpr->oper;
     mcpwm_group_t *group = oper->group;
     mcpwm_timer_t *timer = oper->timer;
     ESP_RETURN_ON_FALSE(timer, ESP_ERR_INVALID_STATE, TAG, "timer and operator are not connected");
@@ -142,7 +142,7 @@ esp_err_t mcpwm_comparator_set_compare_value(mcpwm_cmpr_handle_t cmpr, uint32_t
 esp_err_t mcpwm_comparator_register_event_callbacks(mcpwm_cmpr_handle_t cmpr, const mcpwm_comparator_event_callbacks_t *cbs, void *user_data)
 {
     ESP_RETURN_ON_FALSE(cmpr && cbs, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
-    mcpwm_oper_t *oper = cmpr->operator;
+    mcpwm_oper_t *oper = cmpr->oper;
     mcpwm_group_t *group = oper->group;
     mcpwm_hal_context_t *hal = &group->hal;
     int group_id = group->group_id;
@@ -180,7 +180,7 @@ esp_err_t mcpwm_comparator_register_event_callbacks(mcpwm_cmpr_handle_t cmpr, co
 static void IRAM_ATTR mcpwm_comparator_default_isr(void *args)
 {
     mcpwm_cmpr_t *cmpr = (mcpwm_cmpr_t *)args;
-    mcpwm_oper_t *oper = cmpr->operator;
+    mcpwm_oper_t *oper = cmpr->oper;
     mcpwm_group_t *group = oper->group;
     mcpwm_hal_context_t *hal = &group->hal;
     int oper_id = oper->oper_id;
diff --git a/components/driver/mcpwm/mcpwm_fault.c b/components/driver/mcpwm/mcpwm_fault.c
index f17a32bfe8..956288b745 100644
--- a/components/driver/mcpwm/mcpwm_fault.c
+++ b/components/driver/mcpwm/mcpwm_fault.c
@@ -196,18 +196,18 @@ esp_err_t mcpwm_soft_fault_activate(mcpwm_fault_handle_t fault)
     ESP_RETURN_ON_FALSE(fault->type == MCPWM_FAULT_TYPE_SOFT, ESP_ERR_INVALID_ARG, TAG, "not a valid soft fault");
     mcpwm_group_t *group = fault->group;
     mcpwm_soft_fault_t *soft_fault = __containerof(fault, mcpwm_soft_fault_t, base);
-    mcpwm_oper_t *operator = soft_fault->operator;
-    ESP_RETURN_ON_FALSE(operator, ESP_ERR_INVALID_STATE, TAG, "no operator is assigned to the fault");
+    mcpwm_oper_t *oper = soft_fault->oper;
+    ESP_RETURN_ON_FALSE(oper, ESP_ERR_INVALID_STATE, TAG, "no operator is assigned to the fault");
 
-    switch (operator->brake_mode_on_soft_fault) {
+    switch (oper->brake_mode_on_soft_fault) {
     case MCPWM_OPER_BRAKE_MODE_CBC:
-        mcpwm_ll_brake_trigger_soft_cbc(group->hal.dev, operator->oper_id);
+        mcpwm_ll_brake_trigger_soft_cbc(group->hal.dev, oper->oper_id);
         break;
     case MCPWM_OPER_BRAKE_MODE_OST:
-        mcpwm_ll_brake_trigger_soft_ost(group->hal.dev, operator->oper_id);
+        mcpwm_ll_brake_trigger_soft_ost(group->hal.dev, oper->oper_id);
         break;
     default:
-        ESP_RETURN_ON_FALSE(false, ESP_ERR_INVALID_STATE, TAG, "unknown brake mode:%d", operator->brake_mode_on_soft_fault);
+        ESP_RETURN_ON_FALSE(false, ESP_ERR_INVALID_STATE, TAG, "unknown brake mode:%d", oper->brake_mode_on_soft_fault);
         break;
     }
     return ESP_OK;
diff --git a/components/driver/mcpwm/mcpwm_gen.c b/components/driver/mcpwm/mcpwm_gen.c
index eaaf866860..dc43e04c9e 100644
--- a/components/driver/mcpwm/mcpwm_gen.c
+++ b/components/driver/mcpwm/mcpwm_gen.c
@@ -42,13 +42,13 @@ static esp_err_t mcpwm_generator_register_to_operator(mcpwm_gen_t *gen, mcpwm_op
     ESP_RETURN_ON_FALSE(gen_id >= 0, ESP_ERR_NOT_FOUND, TAG, "no free generator in operator (%d,%d)", oper->group->group_id, oper->oper_id);
 
     gen->gen_id = gen_id;
-    gen->operator = oper;
+    gen->oper = oper;
     return ESP_OK;
 }
 
 static void mcpwm_generator_unregister_from_operator(mcpwm_gen_t *gen)
 {
-    mcpwm_oper_t *oper = gen->operator;
+    mcpwm_oper_t *oper = gen->oper;
     int gen_id = gen->gen_id;
 
     portENTER_CRITICAL(&oper->spinlock);
@@ -58,7 +58,7 @@ static void mcpwm_generator_unregister_from_operator(mcpwm_gen_t *gen)
 
 static esp_err_t mcpwm_generator_destory(mcpwm_gen_t *gen)
 {
-    if (gen->operator) {
+    if (gen->oper) {
         mcpwm_generator_unregister_from_operator(gen);
     }
     free(gen);
@@ -113,7 +113,7 @@ err:
 esp_err_t mcpwm_del_generator(mcpwm_gen_handle_t gen)
 {
     ESP_RETURN_ON_FALSE(gen, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
-    mcpwm_oper_t *oper = gen->operator;
+    mcpwm_oper_t *oper = gen->oper;
     mcpwm_group_t *group = oper->group;
 
     ESP_LOGD(TAG, "del generator (%d,%d,%d)", group->group_id, oper->oper_id, gen->gen_id);
@@ -125,7 +125,7 @@ esp_err_t mcpwm_del_generator(mcpwm_gen_handle_t gen)
 esp_err_t mcpwm_generator_set_force_level(mcpwm_gen_handle_t gen, int level, bool hold_on)
 {
     ESP_RETURN_ON_FALSE(gen && level <= 1, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
-    mcpwm_oper_t *oper = gen->operator;
+    mcpwm_oper_t *oper = gen->oper;
     mcpwm_group_t *group = oper->group;
     mcpwm_hal_context_t *hal = &group->hal;
     int oper_id = oper->oper_id;
@@ -151,9 +151,9 @@ esp_err_t mcpwm_generator_set_force_level(mcpwm_gen_handle_t gen, int level, boo
 esp_err_t mcpwm_generator_set_actions_on_timer_event(mcpwm_gen_handle_t gen, mcpwm_gen_timer_event_action_t ev_act, ...)
 {
     ESP_RETURN_ON_FALSE(gen, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
-    mcpwm_oper_t *operator= gen->operator;
-    mcpwm_group_t *group = operator->group;
-    mcpwm_timer_t *timer = operator->timer;
+    mcpwm_oper_t *oper = gen->oper;
+    mcpwm_group_t *group = oper->group;
+    mcpwm_timer_t *timer = oper->timer;
     ESP_RETURN_ON_FALSE(timer, ESP_ERR_INVALID_STATE, TAG, "no timer is connected to the operator");
     mcpwm_gen_timer_event_action_t ev_act_itor = ev_act;
     bool invalid_utep = false;
@@ -171,7 +171,7 @@ esp_err_t mcpwm_generator_set_actions_on_timer_event(mcpwm_gen_handle_t gen, mcp
             va_end(it);
             ESP_RETURN_ON_FALSE(false, ESP_ERR_INVALID_ARG, TAG, "UTEP and DTEZ can't be reached under MCPWM_TIMER_COUNT_MODE_UP_DOWN mode");
         }
-        mcpwm_ll_generator_set_action_on_timer_event(group->hal.dev, operator->oper_id, gen->gen_id,
+        mcpwm_ll_generator_set_action_on_timer_event(group->hal.dev, oper->oper_id, gen->gen_id,
                 ev_act_itor.direction, ev_act_itor.event, ev_act_itor.action);
         ev_act_itor = va_arg(it, mcpwm_gen_timer_event_action_t);
     }
@@ -182,13 +182,13 @@ esp_err_t mcpwm_generator_set_actions_on_timer_event(mcpwm_gen_handle_t gen, mcp
 esp_err_t mcpwm_generator_set_actions_on_compare_event(mcpwm_gen_handle_t gen, mcpwm_gen_compare_event_action_t ev_act, ...)
 {
     ESP_RETURN_ON_FALSE(gen, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
-    mcpwm_oper_t *operator= gen->operator;
-    mcpwm_group_t *group = operator->group;
+    mcpwm_oper_t *oper = gen->oper;
+    mcpwm_group_t *group = oper->group;
     mcpwm_gen_compare_event_action_t ev_act_itor = ev_act;
     va_list it;
     va_start(it, ev_act);
     while (ev_act_itor.comparator) {
-        mcpwm_ll_generator_set_action_on_compare_event(group->hal.dev, operator->oper_id, gen->gen_id,
+        mcpwm_ll_generator_set_action_on_compare_event(group->hal.dev, oper->oper_id, gen->gen_id,
                 ev_act_itor.direction, ev_act_itor.comparator->cmpr_id, ev_act_itor.action);
         ev_act_itor = va_arg(it, mcpwm_gen_compare_event_action_t);
     }
@@ -199,13 +199,13 @@ esp_err_t mcpwm_generator_set_actions_on_compare_event(mcpwm_gen_handle_t gen, m
 esp_err_t mcpwm_generator_set_actions_on_brake_event(mcpwm_gen_handle_t gen, mcpwm_gen_brake_event_action_t ev_act, ...)
 {
     ESP_RETURN_ON_FALSE(gen, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
-    mcpwm_oper_t *operator= gen->operator;
-    mcpwm_group_t *group = operator->group;
+    mcpwm_oper_t *oper = gen->oper;
+    mcpwm_group_t *group = oper->group;
     mcpwm_gen_brake_event_action_t ev_act_itor = ev_act;
     va_list it;
     va_start(it, ev_act);
     while (ev_act_itor.brake_mode != MCPWM_OPER_BRAKE_MODE_INVALID) {
-        mcpwm_ll_generator_set_action_on_brake_event(group->hal.dev, operator->oper_id, gen->gen_id,
+        mcpwm_ll_generator_set_action_on_brake_event(group->hal.dev, oper->oper_id, gen->gen_id,
                 ev_act_itor.direction, ev_act_itor.brake_mode, ev_act_itor.action);
         ev_act_itor = va_arg(it, mcpwm_gen_brake_event_action_t);
     }
@@ -216,13 +216,13 @@ esp_err_t mcpwm_generator_set_actions_on_brake_event(mcpwm_gen_handle_t gen, mcp
 esp_err_t mcpwm_generator_set_dead_time(mcpwm_gen_handle_t in_generator, mcpwm_gen_handle_t out_generator, const mcpwm_dead_time_config_t *config)
 {
     ESP_RETURN_ON_FALSE(in_generator && out_generator && config, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
-    ESP_RETURN_ON_FALSE(in_generator->operator == out_generator->operator, ESP_ERR_INVALID_ARG, TAG, "in/out generator are not derived from the same operator");
+    ESP_RETURN_ON_FALSE(in_generator->oper == out_generator->oper, ESP_ERR_INVALID_ARG, TAG, "in/out generator are not derived from the same operator");
     ESP_RETURN_ON_FALSE(config->negedge_delay_ticks < MCPWM_LL_MAX_DEAD_DELAY && config->posedge_delay_ticks < MCPWM_LL_MAX_DEAD_DELAY,
                         ESP_ERR_INVALID_ARG, TAG, "delay time out of range");
-    mcpwm_oper_t *operator= in_generator->operator;
-    mcpwm_group_t *group = operator->group;
+    mcpwm_oper_t *oper = in_generator->oper;
+    mcpwm_group_t *group = oper->group;
     mcpwm_hal_context_t *hal = &group->hal;
-    int oper_id = operator->oper_id;
+    int oper_id = oper->oper_id;
 
     // Note: to better understand the following code, you should read the deadtime module topology diagram in the TRM
     // check if we want to bypass the deadtime module
diff --git a/components/driver/mcpwm/mcpwm_oper.c b/components/driver/mcpwm/mcpwm_oper.c
index 852a57f958..75a4f3db93 100644
--- a/components/driver/mcpwm/mcpwm_oper.c
+++ b/components/driver/mcpwm/mcpwm_oper.c
@@ -86,19 +86,19 @@ esp_err_t mcpwm_new_operator(const mcpwm_operator_config_t *config, mcpwm_oper_h
     esp_log_level_set(TAG, ESP_LOG_DEBUG);
 #endif
     esp_err_t ret = ESP_OK;
-    mcpwm_oper_t *operator= NULL;
+    mcpwm_oper_t *oper = NULL;
     ESP_GOTO_ON_FALSE(config && ret_oper, ESP_ERR_INVALID_ARG, err, TAG, "invalid argument");
     ESP_GOTO_ON_FALSE(config->group_id < SOC_MCPWM_GROUPS && config->group_id >= 0, ESP_ERR_INVALID_ARG,
                       err, TAG, "invalid group ID:%d", config->group_id);
 
-    operator= heap_caps_calloc(1, sizeof(mcpwm_oper_t), MCPWM_MEM_ALLOC_CAPS);
-    ESP_GOTO_ON_FALSE(operator, ESP_ERR_NO_MEM, err, TAG, "no mem for operator");
+    oper = heap_caps_calloc(1, sizeof(mcpwm_oper_t), MCPWM_MEM_ALLOC_CAPS);
+    ESP_GOTO_ON_FALSE(oper, ESP_ERR_NO_MEM, err, TAG, "no mem for operator");
 
-    ESP_GOTO_ON_ERROR(mcpwm_operator_register_to_group(operator, config->group_id), err, TAG, "register operator failed");
-    mcpwm_group_t *group = operator->group;
+    ESP_GOTO_ON_ERROR(mcpwm_operator_register_to_group(oper, config->group_id), err, TAG, "register operator failed");
+    mcpwm_group_t *group = oper->group;
     int group_id = group->group_id;
     mcpwm_hal_context_t *hal = &group->hal;
-    int oper_id = operator->oper_id;
+    int oper_id = oper->oper_id;
 
     // reset MCPWM operator
     mcpwm_hal_operator_reset(hal, oper_id);
@@ -113,17 +113,17 @@ esp_err_t mcpwm_new_operator(const mcpwm_operator_config_t *config, mcpwm_oper_h
     mcpwm_ll_deadtime_enable_update_delay_on_sync(hal->dev, oper_id, config->flags.update_dead_time_on_sync);
     // set the clock source for dead time submodule, the resolution is the same to the MCPWM group
     mcpwm_ll_operator_set_deadtime_clock_src(hal->dev, oper_id, MCPWM_LL_DEADTIME_CLK_SRC_GROUP);
-    operator->deadtime_resolution_hz = group->resolution_hz;
+    oper->deadtime_resolution_hz = group->resolution_hz;
 
     // fill in other operator members
-    operator->spinlock = (portMUX_TYPE)portMUX_INITIALIZER_UNLOCKED;
-    *ret_oper = operator;
-    ESP_LOGD(TAG, "new operator (%d,%d) at %p", group_id, oper_id, operator);
+    oper->spinlock = (portMUX_TYPE)portMUX_INITIALIZER_UNLOCKED;
+    *ret_oper = oper;
+    ESP_LOGD(TAG, "new operator (%d,%d) at %p", group_id, oper_id, oper);
     return ESP_OK;
 
 err:
-    if (operator) {
-        mcpwm_operator_destory(operator);
+    if (oper) {
+        mcpwm_operator_destory(oper);
     }
     return ret;
 }
@@ -253,13 +253,13 @@ esp_err_t mcpwm_operator_register_event_callbacks(mcpwm_oper_handle_t oper, cons
     return ESP_OK;
 }
 
-esp_err_t mcpwm_operator_set_brake_on_fault(mcpwm_oper_handle_t operator, const mcpwm_brake_config_t *config)
+esp_err_t mcpwm_operator_set_brake_on_fault(mcpwm_oper_handle_t oper, const mcpwm_brake_config_t *config)
 {
-    ESP_RETURN_ON_FALSE(operator && config, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
-    mcpwm_group_t *group = operator->group;
+    ESP_RETURN_ON_FALSE(oper && config, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
+    mcpwm_group_t *group = oper->group;
     mcpwm_fault_t *fault = config->fault;
 
-    int oper_id = operator->oper_id;
+    int oper_id = oper->oper_id;
     mcpwm_ll_brake_enable_cbc_refresh_on_tez(group->hal.dev, oper_id, config->flags.cbc_recover_on_tez);
     mcpwm_ll_fault_enable_cbc_refresh_on_tep(group->hal.dev, oper_id, config->flags.cbc_recover_on_tep);
 
@@ -269,17 +269,17 @@ esp_err_t mcpwm_operator_set_brake_on_fault(mcpwm_oper_handle_t operator, const
         mcpwm_gpio_fault_t *gpio_fault = __containerof(fault, mcpwm_gpio_fault_t, base);
         mcpwm_ll_brake_enable_cbc_mode(group->hal.dev, oper_id, gpio_fault->fault_id, config->brake_mode == MCPWM_OPER_BRAKE_MODE_CBC);
         mcpwm_ll_brake_enable_oneshot_mode(group->hal.dev, oper_id, gpio_fault->fault_id, config->brake_mode  == MCPWM_OPER_BRAKE_MODE_OST);
-        operator->brake_mode_on_gpio_fault[gpio_fault->fault_id] = config->brake_mode;
+        oper->brake_mode_on_gpio_fault[gpio_fault->fault_id] = config->brake_mode;
         break;
     }
     case MCPWM_FAULT_TYPE_SOFT: {
         mcpwm_soft_fault_t *soft_fault = __containerof(fault, mcpwm_soft_fault_t, base);
-        ESP_RETURN_ON_FALSE(!soft_fault->operator || soft_fault->operator == operator, ESP_ERR_INVALID_STATE, TAG, "soft fault already used by another operator");
-        soft_fault->operator = operator;
-        soft_fault->base.group = operator->group;
+        ESP_RETURN_ON_FALSE(!soft_fault->oper || soft_fault->oper == oper, ESP_ERR_INVALID_STATE, TAG, "soft fault already used by another operator");
+        soft_fault->oper = oper;
+        soft_fault->base.group = oper->group;
         mcpwm_ll_brake_enable_soft_cbc(group->hal.dev, oper_id, config->brake_mode == MCPWM_OPER_BRAKE_MODE_CBC);
         mcpwm_ll_brake_enable_soft_ost(group->hal.dev, oper_id, config->brake_mode == MCPWM_OPER_BRAKE_MODE_OST);
-        operator->brake_mode_on_soft_fault = config->brake_mode;
+        oper->brake_mode_on_soft_fault = config->brake_mode;
         break;
     }
     default:
@@ -289,21 +289,21 @@ esp_err_t mcpwm_operator_set_brake_on_fault(mcpwm_oper_handle_t operator, const
     return ESP_OK;
 }
 
-esp_err_t mcpwm_operator_recover_from_fault(mcpwm_oper_handle_t operator, mcpwm_fault_handle_t fault)
+esp_err_t mcpwm_operator_recover_from_fault(mcpwm_oper_handle_t oper, mcpwm_fault_handle_t fault)
 {
-    ESP_RETURN_ON_FALSE(operator && fault, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
-    mcpwm_group_t *group = operator->group;
+    ESP_RETURN_ON_FALSE(oper && fault, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
+    mcpwm_group_t *group = oper->group;
     mcpwm_operator_brake_mode_t brake_mode;
 
     // check the brake mode on the fault event
     switch (fault->type) {
     case MCPWM_FAULT_TYPE_GPIO: {
         mcpwm_gpio_fault_t *gpio_fault = __containerof(fault, mcpwm_gpio_fault_t, base);
-        brake_mode = operator->brake_mode_on_gpio_fault[gpio_fault->fault_id];
+        brake_mode = oper->brake_mode_on_gpio_fault[gpio_fault->fault_id];
         break;
     }
     case MCPWM_FAULT_TYPE_SOFT:
-        brake_mode = operator->brake_mode_on_soft_fault;
+        brake_mode = oper->brake_mode_on_soft_fault;
         break;
     default:
         ESP_RETURN_ON_FALSE(false, ESP_ERR_INVALID_ARG, TAG, "unknown fault type:%d", fault->type);
@@ -312,13 +312,13 @@ esp_err_t mcpwm_operator_recover_from_fault(mcpwm_oper_handle_t operator, mcpwm_
 
     bool fault_signal_is_active = false;
     if (brake_mode == MCPWM_OPER_BRAKE_MODE_OST) {
-        fault_signal_is_active = mcpwm_ll_ost_brake_active(group->hal.dev, operator->oper_id);
+        fault_signal_is_active = mcpwm_ll_ost_brake_active(group->hal.dev, oper->oper_id);
         // OST brake can't recover automatically, need to manually recovery the operator
         if (!fault_signal_is_active) {
-            mcpwm_ll_brake_clear_ost(group->hal.dev, operator->oper_id);
+            mcpwm_ll_brake_clear_ost(group->hal.dev, oper->oper_id);
         }
     } else {
-        fault_signal_is_active = mcpwm_ll_cbc_brake_active(group->hal.dev, operator->oper_id);
+        fault_signal_is_active = mcpwm_ll_cbc_brake_active(group->hal.dev, oper->oper_id);
         // CBC brake can recover automatically after deactivating the fault signal
     }
 
diff --git a/components/driver/mcpwm/mcpwm_private.h b/components/driver/mcpwm/mcpwm_private.h
index 5b5ef12e7b..7e39067dc9 100644
--- a/components/driver/mcpwm/mcpwm_private.h
+++ b/components/driver/mcpwm/mcpwm_private.h
@@ -109,7 +109,7 @@ struct mcpwm_oper_t {
 
 struct mcpwm_cmpr_t {
     int cmpr_id;                       // comparator ID, index from 0
-    mcpwm_oper_t *operator;            // which operator that the comparator resides in
+    mcpwm_oper_t *oper;                // which operator that the comparator resides in
     intr_handle_t intr;                // interrupt handle
     portMUX_TYPE spinlock;             // spin lock
     uint32_t compare_ticks;            // compare value of this comparator
@@ -119,7 +119,7 @@ struct mcpwm_cmpr_t {
 
 struct mcpwm_gen_t {
     int gen_id;             // generator ID, index from 0
-    mcpwm_oper_t *operator; // which operator that the generator resides in
+    mcpwm_oper_t *oper;     // which operator that the generator resides in
     int gen_gpio_num;       // GPIO number used by the generator
     portMUX_TYPE spinlock;  // spin lock
 };
@@ -138,7 +138,7 @@ struct mcpwm_fault_t {
 struct mcpwm_gpio_fault_t {
     mcpwm_fault_t base;  // base class
     int fault_id;        // fault detector ID, index from 0
-    int gpio_num;  // GPIO number of fault detector
+    int gpio_num;        // GPIO number of fault detector
     intr_handle_t intr;  // interrupt handle
     mcpwm_fault_event_cb_t on_fault_enter; // ISR callback function that would be invoked when fault signal got triggered
     mcpwm_fault_event_cb_t on_fault_exit;  // ISR callback function that would be invoked when fault signal got clear
@@ -147,7 +147,7 @@ struct mcpwm_gpio_fault_t {
 
 struct mcpwm_soft_fault_t {
     mcpwm_fault_t base;     // base class
-    mcpwm_oper_t *operator; // the operator where the soft fault allocated from
+    mcpwm_oper_t *oper;     // the operator where the soft fault allocated from
 };
 
 typedef enum {
diff --git a/components/driver/test_apps/mcpwm/main/test_mcpwm_cmpr.c b/components/driver/test_apps/mcpwm/main/test_mcpwm_cmpr.c
index e5a6d4d01f..ed531a3b05 100644
--- a/components/driver/test_apps/mcpwm/main/test_mcpwm_cmpr.c
+++ b/components/driver/test_apps/mcpwm/main/test_mcpwm_cmpr.c
@@ -15,7 +15,7 @@
 TEST_CASE("mcpwm_comparator_install_uninstall", "[mcpwm]")
 {
     mcpwm_timer_handle_t timer;
-    mcpwm_oper_handle_t operator;
+    mcpwm_oper_handle_t oper;
     mcpwm_cmpr_handle_t comparators[SOC_MCPWM_COMPARATORS_PER_OPERATOR];
 
     mcpwm_timer_config_t timer_config = {
@@ -30,25 +30,25 @@ TEST_CASE("mcpwm_comparator_install_uninstall", "[mcpwm]")
     };
     printf("install timer and operator");
     TEST_ESP_OK(mcpwm_new_timer(&timer_config, &timer));
-    TEST_ESP_OK(mcpwm_new_operator(&operator_config, &operator));
+    TEST_ESP_OK(mcpwm_new_operator(&operator_config, &oper));
 
     printf("install comparator\r\n");
     mcpwm_comparator_config_t comparator_config = {};
     for (int i = 0; i < SOC_MCPWM_COMPARATORS_PER_OPERATOR; i++) {
-        TEST_ESP_OK(mcpwm_new_comparator(operator, &comparator_config, &comparators[i]));
+        TEST_ESP_OK(mcpwm_new_comparator(oper, &comparator_config, &comparators[i]));
     }
-    TEST_ESP_ERR(ESP_ERR_NOT_FOUND, mcpwm_new_comparator(operator, &comparator_config, &comparators[0]));
+    TEST_ESP_ERR(ESP_ERR_NOT_FOUND, mcpwm_new_comparator(oper, &comparator_config, &comparators[0]));
 
     printf("connect MCPWM timer and operators\r\n");
-    TEST_ESP_OK(mcpwm_operator_connect_timer(operator, timer));
+    TEST_ESP_OK(mcpwm_operator_connect_timer(oper, timer));
 
     printf("uninstall timer, operator and comparators\r\n");
     // can't delete operator if the comparators are still in working
-    TEST_ESP_ERR(ESP_ERR_INVALID_STATE, mcpwm_del_operator(operator));
+    TEST_ESP_ERR(ESP_ERR_INVALID_STATE, mcpwm_del_operator(oper));
     for (int i = 0; i < SOC_MCPWM_COMPARATORS_PER_OPERATOR; i++) {
         TEST_ESP_OK(mcpwm_del_comparator(comparators[i]));
     }
-    TEST_ESP_OK(mcpwm_del_operator(operator));
+    TEST_ESP_OK(mcpwm_del_operator(oper));
     TEST_ESP_OK(mcpwm_del_timer(timer));
 }
 
@@ -62,7 +62,7 @@ static bool test_compare_on_reach(mcpwm_cmpr_handle_t cmpr, const mcpwm_compare_
 TEST_CASE("mcpwm_comparator_event_callback", "[mcpwm]")
 {
     mcpwm_timer_handle_t timer;
-    mcpwm_oper_handle_t operator;
+    mcpwm_oper_handle_t oper;
     mcpwm_cmpr_handle_t comparator;
 
     mcpwm_timer_config_t timer_config = {
@@ -78,13 +78,13 @@ TEST_CASE("mcpwm_comparator_event_callback", "[mcpwm]")
     mcpwm_comparator_config_t comparator_config = {};
     printf("install timer, operator and comparator\r\n");
     TEST_ESP_OK(mcpwm_new_timer(&timer_config, &timer));
-    TEST_ESP_OK(mcpwm_new_operator(&operator_config, &operator));
-    TEST_ESP_OK(mcpwm_new_comparator(operator, &comparator_config, &comparator));
+    TEST_ESP_OK(mcpwm_new_operator(&operator_config, &oper));
+    TEST_ESP_OK(mcpwm_new_comparator(oper, &comparator_config, &comparator));
 
     // set compare value before connecting timer and operator will fail
     TEST_ESP_ERR(ESP_ERR_INVALID_STATE, mcpwm_comparator_set_compare_value(comparator, 5000));
     printf("connect MCPWM timer and operators\r\n");
-    TEST_ESP_OK(mcpwm_operator_connect_timer(operator, timer));
+    TEST_ESP_OK(mcpwm_operator_connect_timer(oper, timer));
     // compare ticks can't exceed the timer's period ticks
     TEST_ESP_ERR(ESP_ERR_INVALID_ARG, mcpwm_comparator_set_compare_value(comparator, 20 * 1000));
     TEST_ESP_OK(mcpwm_comparator_set_compare_value(comparator, 5 * 1000));
@@ -109,6 +109,6 @@ TEST_CASE("mcpwm_comparator_event_callback", "[mcpwm]")
     printf("uninstall timer, operator and comparator\r\n");
     TEST_ESP_OK(mcpwm_timer_disable(timer));
     TEST_ESP_OK(mcpwm_del_comparator(comparator));
-    TEST_ESP_OK(mcpwm_del_operator(operator));
+    TEST_ESP_OK(mcpwm_del_operator(oper));
     TEST_ESP_OK(mcpwm_del_timer(timer));
 }
diff --git a/components/driver/test_apps/mcpwm/main/test_mcpwm_gen.c b/components/driver/test_apps/mcpwm/main/test_mcpwm_gen.c
index 1d397bd0e2..b24d6fe419 100644
--- a/components/driver/test_apps/mcpwm/main/test_mcpwm_gen.c
+++ b/components/driver/test_apps/mcpwm/main/test_mcpwm_gen.c
@@ -45,11 +45,11 @@ TEST_CASE("mcpwm_generator_force_level_hold_on", "[mcpwm]")
 {
     // The operator can even work without the timer
     printf("create operator and generator\r\n");
-    mcpwm_oper_handle_t operator = NULL;
+    mcpwm_oper_handle_t oper = NULL;
     mcpwm_operator_config_t operator_config = {
         .group_id = 0,
     };
-    TEST_ESP_OK(mcpwm_new_operator(&operator_config, &operator));
+    TEST_ESP_OK(mcpwm_new_operator(&operator_config, &oper));
 
     mcpwm_gen_handle_t generator = NULL;
     const int gen_gpio = 0;
@@ -57,7 +57,7 @@ TEST_CASE("mcpwm_generator_force_level_hold_on", "[mcpwm]")
         .gen_gpio_num = gen_gpio,
         .flags.io_loop_back = true, // loop back for test
     };
-    TEST_ESP_OK(mcpwm_new_generator(operator, &generator_config, &generator));
+    TEST_ESP_OK(mcpwm_new_generator(oper, &generator_config, &generator));
 
     printf("add force level to the generator, hold on");
     for (int i = 0; i < 10; i++) {
@@ -74,7 +74,7 @@ TEST_CASE("mcpwm_generator_force_level_hold_on", "[mcpwm]")
 
     printf("delete generator and operator\r\n");
     TEST_ESP_OK(mcpwm_del_generator(generator));
-    TEST_ESP_OK(mcpwm_del_operator(operator));
+    TEST_ESP_OK(mcpwm_del_operator(oper));
 }
 
 TEST_CASE("mcpwm_generator_force_level_recovery", "[mcpwm]")
@@ -92,13 +92,13 @@ TEST_CASE("mcpwm_generator_force_level_recovery", "[mcpwm]")
     TEST_ESP_OK(mcpwm_timer_enable(timer));
 
     printf("create operator\r\n");
-    mcpwm_oper_handle_t operator = NULL;
+    mcpwm_oper_handle_t oper = NULL;
     mcpwm_operator_config_t operator_config = {
         .group_id = 0,
         .flags.update_gen_action_on_tez = true,
     };
-    TEST_ESP_OK(mcpwm_new_operator(&operator_config, &operator));
-    TEST_ESP_OK(mcpwm_operator_connect_timer(operator, timer));
+    TEST_ESP_OK(mcpwm_new_operator(&operator_config, &oper));
+    TEST_ESP_OK(mcpwm_operator_connect_timer(oper, timer));
 
     printf("create generator\r\n");
     mcpwm_gen_handle_t generator = NULL;
@@ -107,7 +107,7 @@ TEST_CASE("mcpwm_generator_force_level_recovery", "[mcpwm]")
         .gen_gpio_num = gen_gpio,
         .flags.io_loop_back = true, // loop back for test
     };
-    TEST_ESP_OK(mcpwm_new_generator(operator, &generator_config, &generator));
+    TEST_ESP_OK(mcpwm_new_generator(oper, &generator_config, &generator));
 
     printf("add force level to the generator, and recovery by events");
     TEST_ESP_OK(mcpwm_generator_set_force_level(generator, 0, false));
@@ -142,7 +142,7 @@ TEST_CASE("mcpwm_generator_force_level_recovery", "[mcpwm]")
     printf("delete generator, operator and timer\r\n");
     TEST_ESP_OK(mcpwm_timer_disable(timer));
     TEST_ESP_OK(mcpwm_del_generator(generator));
-    TEST_ESP_OK(mcpwm_del_operator(operator));
+    TEST_ESP_OK(mcpwm_del_operator(oper));
     TEST_ESP_OK(mcpwm_del_timer(timer));
 }
 
@@ -227,9 +227,9 @@ static void mcpwm_gen_action_test_template(uint32_t timer_resolution, uint32_t p
     mcpwm_operator_config_t operator_config = {
         .group_id = 0,
     };
-    mcpwm_oper_handle_t operator = NULL;
-    TEST_ESP_OK(mcpwm_new_operator(&operator_config, &operator));
-    TEST_ESP_OK(mcpwm_operator_connect_timer(operator, timer));
+    mcpwm_oper_handle_t oper = NULL;
+    TEST_ESP_OK(mcpwm_new_operator(&operator_config, &oper));
+    TEST_ESP_OK(mcpwm_operator_connect_timer(oper, timer));
 
     TEST_ESP_OK(mcpwm_timer_enable(timer));
 
@@ -238,8 +238,8 @@ static void mcpwm_gen_action_test_template(uint32_t timer_resolution, uint32_t p
     mcpwm_comparator_config_t comparator_config = {
         .flags.update_cmp_on_tez = true,
     };
-    TEST_ESP_OK(mcpwm_new_comparator(operator, &comparator_config, &comparator_a));
-    TEST_ESP_OK(mcpwm_new_comparator(operator, &comparator_config, &comparator_b));
+    TEST_ESP_OK(mcpwm_new_comparator(oper, &comparator_config, &comparator_a));
+    TEST_ESP_OK(mcpwm_new_comparator(oper, &comparator_config, &comparator_b));
     TEST_ESP_OK(mcpwm_comparator_set_compare_value(comparator_a, cmpa));
     TEST_ESP_OK(mcpwm_comparator_set_compare_value(comparator_b, cmpb));
 
@@ -248,9 +248,9 @@ static void mcpwm_gen_action_test_template(uint32_t timer_resolution, uint32_t p
     mcpwm_generator_config_t generator_config = {
         .gen_gpio_num = gpioa,
     };
-    TEST_ESP_OK(mcpwm_new_generator(operator, &generator_config, &generator_a));
+    TEST_ESP_OK(mcpwm_new_generator(oper, &generator_config, &generator_a));
     generator_config.gen_gpio_num = gpiob;
-    TEST_ESP_OK(mcpwm_new_generator(operator, &generator_config, &generator_b));
+    TEST_ESP_OK(mcpwm_new_generator(oper, &generator_config, &generator_b));
 
     set_generator_actions(generator_a, generator_b, comparator_a, comparator_b);
 
@@ -264,7 +264,7 @@ static void mcpwm_gen_action_test_template(uint32_t timer_resolution, uint32_t p
     TEST_ESP_OK(mcpwm_del_generator(generator_b));
     TEST_ESP_OK(mcpwm_del_comparator(comparator_a));
     TEST_ESP_OK(mcpwm_del_comparator(comparator_b));
-    TEST_ESP_OK(mcpwm_del_operator(operator));
+    TEST_ESP_OK(mcpwm_del_operator(oper));
     TEST_ESP_OK(mcpwm_del_timer(timer));
 }
 
@@ -398,9 +398,9 @@ static void mcpwm_deadtime_test_template(uint32_t timer_resolution, uint32_t per
     mcpwm_operator_config_t operator_config = {
         .group_id = 0,
     };
-    mcpwm_oper_handle_t operator = NULL;
-    TEST_ESP_OK(mcpwm_new_operator(&operator_config, &operator));
-    TEST_ESP_OK(mcpwm_operator_connect_timer(operator, timer));
+    mcpwm_oper_handle_t oper = NULL;
+    TEST_ESP_OK(mcpwm_new_operator(&operator_config, &oper));
+    TEST_ESP_OK(mcpwm_operator_connect_timer(oper, timer));
 
     TEST_ESP_OK(mcpwm_timer_enable(timer));
 
@@ -409,8 +409,8 @@ static void mcpwm_deadtime_test_template(uint32_t timer_resolution, uint32_t per
     mcpwm_comparator_config_t comparator_config = {
         .flags.update_cmp_on_tez = true,
     };
-    TEST_ESP_OK(mcpwm_new_comparator(operator, &comparator_config, &comparator_a));
-    TEST_ESP_OK(mcpwm_new_comparator(operator, &comparator_config, &comparator_b));
+    TEST_ESP_OK(mcpwm_new_comparator(oper, &comparator_config, &comparator_a));
+    TEST_ESP_OK(mcpwm_new_comparator(oper, &comparator_config, &comparator_b));
     TEST_ESP_OK(mcpwm_comparator_set_compare_value(comparator_a, cmpa));
     TEST_ESP_OK(mcpwm_comparator_set_compare_value(comparator_b, cmpb));
 
@@ -419,9 +419,9 @@ static void mcpwm_deadtime_test_template(uint32_t timer_resolution, uint32_t per
     mcpwm_generator_config_t generator_config = {
         .gen_gpio_num = gpioa,
     };
-    TEST_ESP_OK(mcpwm_new_generator(operator, &generator_config, &generator_a));
+    TEST_ESP_OK(mcpwm_new_generator(oper, &generator_config, &generator_a));
     generator_config.gen_gpio_num = gpiob;
-    TEST_ESP_OK(mcpwm_new_generator(operator, &generator_config, &generator_b));
+    TEST_ESP_OK(mcpwm_new_generator(oper, &generator_config, &generator_b));
 
     set_generator_actions(generator_a, generator_b, comparator_a, comparator_b);
     set_dead_time(generator_a, generator_b);
@@ -436,7 +436,7 @@ static void mcpwm_deadtime_test_template(uint32_t timer_resolution, uint32_t per
     TEST_ESP_OK(mcpwm_del_generator(generator_b));
     TEST_ESP_OK(mcpwm_del_comparator(comparator_a));
     TEST_ESP_OK(mcpwm_del_comparator(comparator_b));
-    TEST_ESP_OK(mcpwm_del_operator(operator));
+    TEST_ESP_OK(mcpwm_del_operator(oper));
     TEST_ESP_OK(mcpwm_del_timer(timer));
 }
 
diff --git a/components/driver/test_apps/mcpwm/main/test_mcpwm_oper.c b/components/driver/test_apps/mcpwm/main/test_mcpwm_oper.c
index 6c013e705c..455cf910bd 100644
--- a/components/driver/test_apps/mcpwm/main/test_mcpwm_oper.c
+++ b/components/driver/test_apps/mcpwm/main/test_mcpwm_oper.c
@@ -73,15 +73,15 @@ TEST_CASE("mcpwm_operator_carrier", "[mcpwm]")
     mcpwm_operator_config_t operator_config = {
         .group_id = 0,
     };
-    mcpwm_oper_handle_t operator = NULL;
-    TEST_ESP_OK(mcpwm_new_operator(&operator_config, &operator));
-    TEST_ESP_OK(mcpwm_operator_connect_timer(operator, timer));
+    mcpwm_oper_handle_t oper = NULL;
+    TEST_ESP_OK(mcpwm_new_operator(&operator_config, &oper));
+    TEST_ESP_OK(mcpwm_operator_connect_timer(oper, timer));
 
     mcpwm_generator_config_t generator_config = {
         .gen_gpio_num = 0,
     };
     mcpwm_gen_handle_t generator = NULL;
-    TEST_ESP_OK(mcpwm_new_generator(operator, &generator_config, &generator));
+    TEST_ESP_OK(mcpwm_new_generator(oper, &generator_config, &generator));
 
     TEST_ESP_OK(mcpwm_generator_set_actions_on_timer_event(generator,
                 MCPWM_GEN_TIMER_EVENT_ACTION(MCPWM_TIMER_DIRECTION_UP, MCPWM_TIMER_EVENT_EMPTY, MCPWM_GEN_ACTION_TOGGLE),
@@ -93,7 +93,7 @@ TEST_CASE("mcpwm_operator_carrier", "[mcpwm]")
         .duty_cycle = 0.5,
         .first_pulse_duration_us = 10,
     };
-    TEST_ESP_OK(mcpwm_operator_apply_carrier(operator, &carrier_config));
+    TEST_ESP_OK(mcpwm_operator_apply_carrier(oper, &carrier_config));
 
     TEST_ESP_OK(mcpwm_timer_enable(timer));
 
@@ -104,7 +104,7 @@ TEST_CASE("mcpwm_operator_carrier", "[mcpwm]")
 
     printf("remove carrier from PWM wave\r\n");
     carrier_config.frequency_hz = 0;
-    TEST_ESP_OK(mcpwm_operator_apply_carrier(operator, &carrier_config));
+    TEST_ESP_OK(mcpwm_operator_apply_carrier(oper, &carrier_config));
     TEST_ESP_OK(mcpwm_timer_start_stop(timer, MCPWM_TIMER_START_NO_STOP));
     vTaskDelay(pdMS_TO_TICKS(200));
     TEST_ESP_OK(mcpwm_timer_start_stop(timer, MCPWM_TIMER_STOP_EMPTY));
@@ -112,17 +112,17 @@ TEST_CASE("mcpwm_operator_carrier", "[mcpwm]")
 
     TEST_ESP_OK(mcpwm_timer_disable(timer));
     TEST_ESP_OK(mcpwm_del_generator(generator));
-    TEST_ESP_OK(mcpwm_del_operator(operator));
+    TEST_ESP_OK(mcpwm_del_operator(oper));
     TEST_ESP_OK(mcpwm_del_timer(timer));
 }
 
-static bool test_cbc_brake_on_gpio_fault_callback(mcpwm_oper_handle_t operator, const mcpwm_brake_event_data_t *edata, void *user_data)
+static bool test_cbc_brake_on_gpio_fault_callback(mcpwm_oper_handle_t oper, const mcpwm_brake_event_data_t *edata, void *user_data)
 {
     esp_rom_printf("cbc brake\r\n");
     return false;
 }
 
-static bool test_ost_brake_on_gpio_fault_callback(mcpwm_oper_handle_t operator, const mcpwm_brake_event_data_t *edata, void *user_data)
+static bool test_ost_brake_on_gpio_fault_callback(mcpwm_oper_handle_t oper, const mcpwm_brake_event_data_t *edata, void *user_data)
 {
     esp_rom_printf("ost brake\r\n");
     return false;
@@ -145,16 +145,16 @@ TEST_CASE("mcpwm_operator_brake_on_gpio_fault", "[mcpwm]")
     mcpwm_operator_config_t operator_config = {
         .group_id = 0,
     };
-    mcpwm_oper_handle_t operator = NULL;
-    TEST_ESP_OK(mcpwm_new_operator(&operator_config, &operator));
-    TEST_ESP_OK(mcpwm_operator_connect_timer(operator, timer));
+    mcpwm_oper_handle_t oper = NULL;
+    TEST_ESP_OK(mcpwm_new_operator(&operator_config, &oper));
+    TEST_ESP_OK(mcpwm_operator_connect_timer(oper, timer));
 
     printf("set brake event callbacks for operator\r\n");
     mcpwm_operator_event_callbacks_t cbs = {
         .on_brake_cbc = test_cbc_brake_on_gpio_fault_callback,
         .on_brake_ost = test_ost_brake_on_gpio_fault_callback,
     };
-    TEST_ESP_OK(mcpwm_operator_register_event_callbacks(operator, &cbs, NULL));
+    TEST_ESP_OK(mcpwm_operator_register_event_callbacks(oper, &cbs, NULL));
 
     printf("install gpio fault\r\n");
     mcpwm_gpio_fault_config_t gpio_fault_config = {
@@ -183,10 +183,10 @@ TEST_CASE("mcpwm_operator_brake_on_gpio_fault", "[mcpwm]")
         .brake_mode = MCPWM_OPER_BRAKE_MODE_CBC,
         .flags.cbc_recover_on_tez = true,
     };
-    TEST_ESP_OK(mcpwm_operator_set_brake_on_fault(operator, &brake_config));
+    TEST_ESP_OK(mcpwm_operator_set_brake_on_fault(oper, &brake_config));
     brake_config.fault = gpio_ost_fault;
     brake_config.brake_mode = MCPWM_OPER_BRAKE_MODE_OST;
-    TEST_ESP_OK(mcpwm_operator_set_brake_on_fault(operator, &brake_config));
+    TEST_ESP_OK(mcpwm_operator_set_brake_on_fault(oper, &brake_config));
 
     printf("create generators\r\n");
     const int gen_a_gpio = 0;
@@ -197,9 +197,9 @@ TEST_CASE("mcpwm_operator_brake_on_gpio_fault", "[mcpwm]")
         .flags.io_loop_back = true,
     };
     generator_config.gen_gpio_num = gen_a_gpio;
-    TEST_ESP_OK(mcpwm_new_generator(operator, &generator_config, &gen_a));
+    TEST_ESP_OK(mcpwm_new_generator(oper, &generator_config, &gen_a));
     generator_config.gen_gpio_num = gen_b_gpio;
-    TEST_ESP_OK(mcpwm_new_generator(operator, &generator_config, &gen_b));
+    TEST_ESP_OK(mcpwm_new_generator(oper, &generator_config, &gen_b));
 
     printf("set generator actions on timer event\r\n");
     TEST_ESP_OK(mcpwm_generator_set_actions_on_timer_event(gen_a,
@@ -229,7 +229,7 @@ TEST_CASE("mcpwm_operator_brake_on_gpio_fault", "[mcpwm]")
         // remove the fault signal
         gpio_set_level(cbc_fault_gpio, 0);
         // recovery
-        TEST_ESP_OK(mcpwm_operator_recover_from_fault(operator, gpio_cbc_fault));
+        TEST_ESP_OK(mcpwm_operator_recover_from_fault(oper, gpio_cbc_fault));
         vTaskDelay(pdMS_TO_TICKS(40));
         // should recovery automatically
         TEST_ASSERT_EQUAL(0, gpio_get_level(gen_a_gpio));
@@ -241,14 +241,14 @@ TEST_CASE("mcpwm_operator_brake_on_gpio_fault", "[mcpwm]")
         vTaskDelay(pdMS_TO_TICKS(10));
         TEST_ASSERT_EQUAL(1, gpio_get_level(gen_b_gpio));
         // can't recover because fault signal is still active
-        TEST_ESP_ERR(ESP_ERR_INVALID_STATE, mcpwm_operator_recover_from_fault(operator, gpio_ost_fault));
+        TEST_ESP_ERR(ESP_ERR_INVALID_STATE, mcpwm_operator_recover_from_fault(oper, gpio_ost_fault));
         // remove the fault signal
         gpio_set_level(ost_fault_gpio, 0);
         vTaskDelay(pdMS_TO_TICKS(40));
         // for ost brake, the generator can't recover before we manually recover it
         TEST_ASSERT_EQUAL(1, gpio_get_level(gen_b_gpio));
         // now it's safe to recover the operator
-        TEST_ESP_OK(mcpwm_operator_recover_from_fault(operator, gpio_ost_fault));
+        TEST_ESP_OK(mcpwm_operator_recover_from_fault(oper, gpio_ost_fault));
         vTaskDelay(pdMS_TO_TICKS(40));
         // should recovery now
         TEST_ASSERT_EQUAL(0, gpio_get_level(gen_b_gpio));
@@ -260,7 +260,7 @@ TEST_CASE("mcpwm_operator_brake_on_gpio_fault", "[mcpwm]")
     TEST_ESP_OK(mcpwm_del_fault(gpio_ost_fault));
     TEST_ESP_OK(mcpwm_del_generator(gen_a));
     TEST_ESP_OK(mcpwm_del_generator(gen_b));
-    TEST_ESP_OK(mcpwm_del_operator(operator));
+    TEST_ESP_OK(mcpwm_del_operator(oper));
     TEST_ESP_OK(mcpwm_del_timer(timer));
 }
 
@@ -281,9 +281,9 @@ TEST_CASE("mcpwm_operator_brake_on_soft_fault", "[mcpwm]")
     mcpwm_operator_config_t operator_config = {
         .group_id = 0,
     };
-    mcpwm_oper_handle_t operator = NULL;
-    TEST_ESP_OK(mcpwm_new_operator(&operator_config, &operator));
-    TEST_ESP_OK(mcpwm_operator_connect_timer(operator, timer));
+    mcpwm_oper_handle_t oper = NULL;
+    TEST_ESP_OK(mcpwm_new_operator(&operator_config, &oper));
+    TEST_ESP_OK(mcpwm_operator_connect_timer(oper, timer));
 
     printf("install soft fault\r\n");
     mcpwm_soft_fault_config_t soft_fault_config = {};
@@ -296,7 +296,7 @@ TEST_CASE("mcpwm_operator_brake_on_soft_fault", "[mcpwm]")
         .brake_mode = MCPWM_OPER_BRAKE_MODE_CBC,
         .flags.cbc_recover_on_tez = true,
     };
-    TEST_ESP_OK(mcpwm_operator_set_brake_on_fault(operator, &brake_config));
+    TEST_ESP_OK(mcpwm_operator_set_brake_on_fault(oper, &brake_config));
 
     printf("create generators\r\n");
     const int gen_a_gpio = 0;
@@ -307,9 +307,9 @@ TEST_CASE("mcpwm_operator_brake_on_soft_fault", "[mcpwm]")
         .flags.io_loop_back = true,
     };
     generator_config.gen_gpio_num = gen_a_gpio;
-    TEST_ESP_OK(mcpwm_new_generator(operator, &generator_config, &gen_a));
+    TEST_ESP_OK(mcpwm_new_generator(oper, &generator_config, &gen_a));
     generator_config.gen_gpio_num = gen_b_gpio;
-    TEST_ESP_OK(mcpwm_new_generator(operator, &generator_config, &gen_b));
+    TEST_ESP_OK(mcpwm_new_generator(oper, &generator_config, &gen_b));
 
     printf("set generator actions on timer event\r\n");
     TEST_ESP_OK(mcpwm_generator_set_actions_on_timer_event(gen_a,
@@ -344,7 +344,7 @@ TEST_CASE("mcpwm_operator_brake_on_soft_fault", "[mcpwm]")
         // start the timer, so that operator can recover at a specific event (e.g. tez)
         TEST_ESP_OK(mcpwm_timer_start_stop(timer, MCPWM_TIMER_START_NO_STOP));
         // recover on tez
-        TEST_ESP_OK(mcpwm_operator_recover_from_fault(operator, soft_fault));
+        TEST_ESP_OK(mcpwm_operator_recover_from_fault(oper, soft_fault));
         vTaskDelay(pdMS_TO_TICKS(40));
         // the generator output should be recoverd automatically
         TEST_ASSERT_EQUAL(0, gpio_get_level(gen_a_gpio));
@@ -352,7 +352,7 @@ TEST_CASE("mcpwm_operator_brake_on_soft_fault", "[mcpwm]")
 
     printf("change the brake mode to ost\r\n");
     brake_config.brake_mode = MCPWM_OPER_BRAKE_MODE_OST;
-    TEST_ESP_OK(mcpwm_operator_set_brake_on_fault(operator, &brake_config));
+    TEST_ESP_OK(mcpwm_operator_set_brake_on_fault(oper, &brake_config));
 
     printf("trigger soft fault signal, brake in OST mode\r\n");
     TEST_ESP_OK(mcpwm_timer_start_stop(timer, MCPWM_TIMER_START_NO_STOP));
@@ -364,7 +364,7 @@ TEST_CASE("mcpwm_operator_brake_on_soft_fault", "[mcpwm]")
         vTaskDelay(pdMS_TO_TICKS(40));
         // don't recover without a manual recover
         TEST_ASSERT_EQUAL(1, gpio_get_level(gen_b_gpio));
-        TEST_ESP_OK(mcpwm_operator_recover_from_fault(operator, soft_fault));
+        TEST_ESP_OK(mcpwm_operator_recover_from_fault(oper, soft_fault));
         vTaskDelay(pdMS_TO_TICKS(10));
         // should recovery now
         TEST_ASSERT_EQUAL(0, gpio_get_level(gen_b_gpio));
@@ -375,6 +375,6 @@ TEST_CASE("mcpwm_operator_brake_on_soft_fault", "[mcpwm]")
     TEST_ESP_OK(mcpwm_del_fault(soft_fault));
     TEST_ESP_OK(mcpwm_del_generator(gen_a));
     TEST_ESP_OK(mcpwm_del_generator(gen_b));
-    TEST_ESP_OK(mcpwm_del_operator(operator));
+    TEST_ESP_OK(mcpwm_del_operator(oper));
     TEST_ESP_OK(mcpwm_del_timer(timer));
 }
diff --git a/examples/peripherals/mcpwm/mcpwm_servo_control/main/mcpwm_servo_control_example_main.c b/examples/peripherals/mcpwm/mcpwm_servo_control/main/mcpwm_servo_control_example_main.c
index c905eeafc8..1d79651a12 100644
--- a/examples/peripherals/mcpwm/mcpwm_servo_control/main/mcpwm_servo_control_example_main.c
+++ b/examples/peripherals/mcpwm/mcpwm_servo_control/main/mcpwm_servo_control_example_main.c
@@ -39,27 +39,27 @@ void app_main(void)
     };
     ESP_ERROR_CHECK(mcpwm_new_timer(&timer_config, &timer));
 
-    mcpwm_oper_handle_t operator = NULL;
+    mcpwm_oper_handle_t oper = NULL;
     mcpwm_operator_config_t operator_config = {
         .group_id = 0, // operator must be in the same group to the timer
     };
-    ESP_ERROR_CHECK(mcpwm_new_operator(&operator_config, &operator));
+    ESP_ERROR_CHECK(mcpwm_new_operator(&operator_config, &oper));
 
     ESP_LOGI(TAG, "Connect timer and operator");
-    ESP_ERROR_CHECK(mcpwm_operator_connect_timer(operator, timer));
+    ESP_ERROR_CHECK(mcpwm_operator_connect_timer(oper, timer));
 
     ESP_LOGI(TAG, "Create comparator and generator from the operator");
     mcpwm_cmpr_handle_t comparator = NULL;
     mcpwm_comparator_config_t comparator_config = {
         .flags.update_cmp_on_tez = true,
     };
-    ESP_ERROR_CHECK(mcpwm_new_comparator(operator, &comparator_config, &comparator));
+    ESP_ERROR_CHECK(mcpwm_new_comparator(oper, &comparator_config, &comparator));
 
     mcpwm_gen_handle_t generator = NULL;
     mcpwm_generator_config_t generator_config = {
         .gen_gpio_num = SERVO_PULSE_GPIO,
     };
-    ESP_ERROR_CHECK(mcpwm_new_generator(operator, &generator_config, &generator));
+    ESP_ERROR_CHECK(mcpwm_new_generator(oper, &generator_config, &generator));
 
     // set the initial compare value, so that the servo will spin to the center position
     ESP_ERROR_CHECK(mcpwm_comparator_set_compare_value(comparator, example_angle_to_compare(0)));
diff --git a/tools/test_apps/system/cxx_build_test/main/CMakeLists.txt b/tools/test_apps/system/cxx_build_test/main/CMakeLists.txt
index ece9736565..df82785cfb 100644
--- a/tools/test_apps/system/cxx_build_test/main/CMakeLists.txt
+++ b/tools/test_apps/system/cxx_build_test/main/CMakeLists.txt
@@ -1,4 +1,5 @@
 idf_component_register(SRCS cxx_build_test_main.cpp
                             test_soc_reg_macros.cpp
                        INCLUDE_DIRS "."
+                       PRIV_REQUIRES driver
                        REQUIRES soc)
diff --git a/tools/test_apps/system/cxx_build_test/main/cxx_build_test_main.cpp b/tools/test_apps/system/cxx_build_test/main/cxx_build_test_main.cpp
index 3196de6e05..94b9f3787f 100644
--- a/tools/test_apps/system/cxx_build_test/main/cxx_build_test_main.cpp
+++ b/tools/test_apps/system/cxx_build_test/main/cxx_build_test_main.cpp
@@ -4,6 +4,7 @@
  * SPDX-License-Identifier: Unlicense OR CC0-1.0
  */
 #include <stdio.h>
+#include "driver/mcpwm_prelude.h"
 
 extern "C" void app_main(void)
 {

From fc1aa2848bcf0353833c9d6d180e53fb00bbc63c Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Sat, 6 Aug 2022 12:44:52 +0800
Subject: [PATCH 127/665] rgb_lcd: support yuv converter

---
 .pre-commit-config.yaml                       |   3 +-
 .../esp_lcd/include/esp_lcd_panel_rgb.h       |  35 +++++-
 components/esp_lcd/src/esp_lcd_rgb_panel.c    |  71 ++++++++++--
 .../esp_lcd/test_apps/rgb_lcd/CMakeLists.txt  |   3 +
 .../test_apps/rgb_lcd/main/CMakeLists.txt     |   4 +
 .../rgb_lcd/main/test_yuv_rgb_conv.c          | 105 ++++++++++++++++++
 .../test_apps/rgb_lcd/resources/README.md     |   5 +
 .../rgb_lcd/resources/pictures/hello.png      | Bin 0 -> 5356 bytes
 .../rgb_lcd/resources/pictures/hello.yuv      |   1 +
 .../rgb_lcd/resources/pictures/world.png      | Bin 0 -> 5984 bytes
 .../rgb_lcd/resources/pictures/world.yuv      |   1 +
 components/hal/esp32s3/include/hal/lcd_ll.h   |  90 +++++++++++++++
 components/hal/include/hal/lcd_types.h        |  33 ++++++
 .../esp32s3/include/soc/Kconfig.soc_caps.in   |   4 +
 components/soc/esp32s3/include/soc/soc_caps.h |   1 +
 15 files changed, 345 insertions(+), 11 deletions(-)
 create mode 100644 components/esp_lcd/test_apps/rgb_lcd/main/test_yuv_rgb_conv.c
 create mode 100644 components/esp_lcd/test_apps/rgb_lcd/resources/README.md
 create mode 100644 components/esp_lcd/test_apps/rgb_lcd/resources/pictures/hello.png
 create mode 100644 components/esp_lcd/test_apps/rgb_lcd/resources/pictures/hello.yuv
 create mode 100644 components/esp_lcd/test_apps/rgb_lcd/resources/pictures/world.png
 create mode 100644 components/esp_lcd/test_apps/rgb_lcd/resources/pictures/world.yuv

diff --git a/.pre-commit-config.yaml b/.pre-commit-config.yaml
index 8d4d2fdf49..e938227d19 100644
--- a/.pre-commit-config.yaml
+++ b/.pre-commit-config.yaml
@@ -21,7 +21,8 @@ repos:
             .+test_idf_monitor\/tests\/.+|
             .*_pb2.py|
             .*.pb-c.h|
-            .*.pb-c.c
+            .*.pb-c.c|
+            .*.yuv
           )$
       - id: end-of-file-fixer
         exclude: *whitespace_excludes
diff --git a/components/esp_lcd/include/esp_lcd_panel_rgb.h b/components/esp_lcd/include/esp_lcd_panel_rgb.h
index 1c48856128..004cf7b5a7 100644
--- a/components/esp_lcd/include/esp_lcd_panel_rgb.h
+++ b/components/esp_lcd/include/esp_lcd_panel_rgb.h
@@ -115,7 +115,7 @@ typedef struct {
     lcd_clock_source_t clk_src;   /*!< Clock source for the RGB LCD peripheral */
     esp_lcd_rgb_timing_t timings; /*!< RGB timing parameters, including the screen resolution */
     size_t data_width;            /*!< Number of data lines */
-    size_t bits_per_pixel;        /*!< Color depth, in bpp, specially, if set to zero, it will default to `data_width`.
+    size_t bits_per_pixel;        /*!< Frame buffer color depth, in bpp, specially, if set to zero, it will default to `data_width`.
                                        When using a Serial RGB interface, this value could be different from `data_width` */
     size_t bounce_buffer_size_px; /*!< If it's non-zero, the driver allocates two DRAM bounce buffers for DMA use.
                                        DMA fetching from DRAM bounce buffer is much faster than PSRAM frame buffer. */
@@ -209,6 +209,39 @@ esp_err_t esp_lcd_rgb_panel_get_frame_buffer(esp_lcd_panel_handle_t panel, uint3
  */
 esp_err_t esp_lcd_rgb_panel_refresh(esp_lcd_panel_handle_t panel);
 
+/**
+ * @brief LCD color conversion profile
+ */
+typedef struct {
+    lcd_color_space_t color_space; /*!< Color space of the image */
+    lcd_color_range_t color_range; /*!< Color range of the image */
+    lcd_yuv_sample_t yuv_sample;   /*!< YUV sample format of the image */
+} esp_lcd_color_conv_profile_t;
+
+/**
+ * @brief Configuration of YUG-RGB conversion
+ */
+typedef struct {
+    lcd_yuv_conv_std_t std;           /*!< YUV conversion standard: BT601, BT709 */
+    esp_lcd_color_conv_profile_t src; /*!< Color conversion profile of the input image */
+    esp_lcd_color_conv_profile_t dst; /*!< Color conversion profile of the output image */
+} esp_lcd_yuv_conv_config_t;
+
+/**
+ * @brief Configure how to convert the color format between RGB and YUV
+ *
+ * @note Pass in `config` as NULL will disable the RGB-YUV converter.
+ * @note The hardware converter can only parse a "packed" storage format, while "planar" and "semi-planar" format is not supported.
+ *
+ * @param[in] panel LCD panel handle, returned from `esp_lcd_new_rgb_panel`
+ * @param[in] config Configuration of RGB-YUV conversion
+ * @return
+ *      - ESP_ERR_INVALID_ARG: Configure RGB-YUV conversion failed because of invalid argument
+ *      - ESP_ERR_NOT_SUPPORTED: Configure RGB-YUV conversion failed because the conversion mode is not supported by the hardware
+ *      - ESP_OK: Configure RGB-YUV conversion successfully
+ */
+esp_err_t esp_lcd_rgb_panel_set_yuv_conversion(esp_lcd_panel_handle_t panel, const esp_lcd_yuv_conv_config_t *config);
+
 #endif // SOC_LCD_RGB_SUPPORTED
 
 #ifdef __cplusplus
diff --git a/components/esp_lcd/src/esp_lcd_rgb_panel.c b/components/esp_lcd/src/esp_lcd_rgb_panel.c
index a8c8c992a1..4b42cd0dbc 100644
--- a/components/esp_lcd/src/esp_lcd_rgb_panel.c
+++ b/components/esp_lcd/src/esp_lcd_rgb_panel.c
@@ -83,7 +83,8 @@ struct esp_rgb_panel_t {
     int panel_id;          // LCD panel ID
     lcd_hal_context_t hal; // Hal layer object
     size_t data_width;     // Number of data lines
-    size_t bits_per_pixel; // Color depth, in bpp
+    size_t fb_bits_per_pixel; // Frame buffer color depth, in bpp
+    size_t output_bits_per_pixel; // Color depth seen from the output data line. Default to fb_bits_per_pixel, but can be changed by YUV-RGB conversion
     size_t sram_trans_align;  // Alignment for framebuffer that allocated in SRAM
     size_t psram_trans_align; // Alignment for framebuffer that allocated in PSRAM
     int disp_gpio_num;     // Display control GPIO, which is used to perform action like "disp_off"
@@ -220,13 +221,13 @@ esp_err_t esp_lcd_new_rgb_panel(const esp_lcd_rgb_panel_config_t *rgb_panel_conf
 #endif
 
     // bpp defaults to the number of data lines, but for serial RGB interface, they're not equal
-    size_t bits_per_pixel = rgb_panel_config->data_width;
+    size_t fb_bits_per_pixel = rgb_panel_config->data_width;
     if (rgb_panel_config->bits_per_pixel) { // override bpp if it's set
-        bits_per_pixel = rgb_panel_config->bits_per_pixel;
+        fb_bits_per_pixel = rgb_panel_config->bits_per_pixel;
     }
     // calculate buffer size
-    size_t fb_size = rgb_panel_config->timings.h_res * rgb_panel_config->timings.v_res * bits_per_pixel / 8;
-    size_t bb_size = rgb_panel_config->bounce_buffer_size_px * bits_per_pixel / 8;
+    size_t fb_size = rgb_panel_config->timings.h_res * rgb_panel_config->timings.v_res * fb_bits_per_pixel / 8;
+    size_t bb_size = rgb_panel_config->bounce_buffer_size_px * fb_bits_per_pixel / 8;
     if (bb_size) {
         // we want the bounce can always end in the second buffer
         ESP_GOTO_ON_FALSE(fb_size % (2 * bb_size) == 0, ESP_ERR_INVALID_ARG, err, TAG,
@@ -297,7 +298,8 @@ esp_err_t esp_lcd_new_rgb_panel(const esp_lcd_rgb_panel_config_t *rgb_panel_conf
     memcpy(rgb_panel->data_gpio_nums, rgb_panel_config->data_gpio_nums, SOC_LCD_RGB_DATA_WIDTH);
     rgb_panel->timings = rgb_panel_config->timings;
     rgb_panel->data_width = rgb_panel_config->data_width;
-    rgb_panel->bits_per_pixel = bits_per_pixel;
+    rgb_panel->fb_bits_per_pixel = fb_bits_per_pixel;
+    rgb_panel->output_bits_per_pixel = fb_bits_per_pixel; // by default, the output bpp is the same as the frame buffer bpp
     rgb_panel->disp_gpio_num = rgb_panel_config->disp_gpio_num;
     rgb_panel->flags.disp_en_level = !rgb_panel_config->flags.disp_active_low;
     rgb_panel->flags.no_fb = rgb_panel_config->flags.no_fb;
@@ -387,6 +389,57 @@ esp_err_t esp_lcd_rgb_panel_refresh(esp_lcd_panel_handle_t panel)
     return ESP_OK;
 }
 
+esp_err_t esp_lcd_rgb_panel_set_yuv_conversion(esp_lcd_panel_handle_t panel, const esp_lcd_yuv_conv_config_t *config)
+{
+    ESP_RETURN_ON_FALSE(panel, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
+    esp_rgb_panel_t *rgb_panel = __containerof(panel, esp_rgb_panel_t, base);
+    lcd_hal_context_t *hal = &rgb_panel->hal;
+    bool en_conversion = config != NULL;
+
+    // bits per pixel for different YUV sample
+    const uint8_t bpp_yuv[] = {
+        [LCD_YUV_SAMPLE_422] = 16,
+        [LCD_YUV_SAMPLE_420] = 12,
+        [LCD_YUV_SAMPLE_411] = 12,
+    };
+
+    if (en_conversion) {
+        if (memcmp(&config->src, &config->dst, sizeof(config->src)) == 0) {
+            ESP_RETURN_ON_FALSE(false, ESP_ERR_INVALID_ARG, TAG, "conversion source and destination are the same");
+        }
+
+        if (config->src.color_space == LCD_COLOR_SPACE_YUV && config->dst.color_space == LCD_COLOR_SPACE_RGB) { // YUV->RGB
+            lcd_ll_set_convert_mode_yuv_to_rgb(hal->dev, config->src.yuv_sample);
+            // Note, the RGB->YUV conversion only support RGB565
+            rgb_panel->output_bits_per_pixel = 16;
+        } else if (config->src.color_space == LCD_COLOR_SPACE_RGB && config->dst.color_space == LCD_COLOR_SPACE_YUV) { // RGB->YUV
+            lcd_ll_set_convert_mode_rgb_to_yuv(hal->dev, config->dst.yuv_sample);
+            rgb_panel->output_bits_per_pixel = bpp_yuv[config->dst.yuv_sample];
+        } else if (config->src.color_space == LCD_COLOR_SPACE_YUV && config->dst.color_space == LCD_COLOR_SPACE_YUV) { // YUV->YUV
+            lcd_ll_set_convert_mode_yuv_to_yuv(hal->dev, config->src.yuv_sample, config->dst.yuv_sample);
+            rgb_panel->output_bits_per_pixel = bpp_yuv[config->dst.yuv_sample];
+        } else {
+            ESP_RETURN_ON_FALSE(false, ESP_ERR_NOT_SUPPORTED, TAG, "unsupported conversion mode");
+        }
+
+        // set conversion standard
+        lcd_ll_set_yuv_convert_std(hal->dev, config->std);
+        // set conversion data width
+        lcd_ll_set_convert_data_width(hal->dev, rgb_panel->data_width);
+        // set color range
+        lcd_ll_set_input_color_range(hal->dev, config->src.color_range);
+        lcd_ll_set_output_color_range(hal->dev, config->dst.color_range);
+    } else {
+        // output bpp equals to frame buffer bpp
+        rgb_panel->output_bits_per_pixel = rgb_panel->fb_bits_per_pixel;
+    }
+
+    // enable or disable RGB-YUV conversion
+    lcd_ll_enable_rgb_yuv_convert(hal->dev, en_conversion);
+
+    return ESP_OK;
+}
+
 static esp_err_t rgb_panel_del(esp_lcd_panel_t *panel)
 {
     esp_rgb_panel_t *rgb_panel = __containerof(panel, esp_rgb_panel_t, base);
@@ -425,7 +478,7 @@ static esp_err_t rgb_panel_init(esp_lcd_panel_t *panel)
     // configure blank region timing
     lcd_ll_set_blank_cycles(rgb_panel->hal.dev, 1, 1); // RGB panel always has a front and back blank (porch region)
     lcd_ll_set_horizontal_timing(rgb_panel->hal.dev, rgb_panel->timings.hsync_pulse_width,
-                                 rgb_panel->timings.hsync_back_porch, rgb_panel->timings.h_res * rgb_panel->bits_per_pixel / rgb_panel->data_width,
+                                 rgb_panel->timings.hsync_back_porch, rgb_panel->timings.h_res * rgb_panel->output_bits_per_pixel / rgb_panel->data_width,
                                  rgb_panel->timings.hsync_front_porch);
     lcd_ll_set_vertical_timing(rgb_panel->hal.dev, rgb_panel->timings.vsync_pulse_width,
                                rgb_panel->timings.vsync_back_porch, rgb_panel->timings.v_res,
@@ -500,7 +553,7 @@ static esp_err_t rgb_panel_draw_bitmap(esp_lcd_panel_t *panel, int x_start, int
         y_end = MIN(y_end, v_res);
     }
 
-    int bytes_per_pixel = rgb_panel->bits_per_pixel / 8;
+    int bytes_per_pixel = rgb_panel->fb_bits_per_pixel / 8;
     int pixels_per_line = rgb_panel->timings.h_res;
     uint32_t bytes_per_line = bytes_per_pixel * pixels_per_line;
     uint8_t *fb = rgb_panel->fbs[rgb_panel->cur_fb_index];
@@ -862,7 +915,7 @@ static esp_err_t lcd_rgb_panel_select_clock_src(esp_rgb_panel_t *panel, lcd_cloc
 static IRAM_ATTR bool lcd_rgb_panel_fill_bounce_buffer(esp_rgb_panel_t *panel, uint8_t *buffer)
 {
     bool need_yield = false;
-    int bytes_per_pixel = panel->bits_per_pixel / 8;
+    int bytes_per_pixel = panel->fb_bits_per_pixel / 8;
     if (panel->flags.no_fb) {
         if (panel->on_bounce_empty) {
             // We don't have a frame buffer here; we need to call a callback to refill the bounce buffer
diff --git a/components/esp_lcd/test_apps/rgb_lcd/CMakeLists.txt b/components/esp_lcd/test_apps/rgb_lcd/CMakeLists.txt
index 1993e30336..15771966a0 100644
--- a/components/esp_lcd/test_apps/rgb_lcd/CMakeLists.txt
+++ b/components/esp_lcd/test_apps/rgb_lcd/CMakeLists.txt
@@ -4,6 +4,9 @@ cmake_minimum_required(VERSION 3.16)
 include($ENV{IDF_PATH}/tools/cmake/project.cmake)
 project(rgb_lcd_panel_test)
 
+target_add_binary_data(rgb_lcd_panel_test.elf "resources/pictures/hello.yuv" BINARY)
+target_add_binary_data(rgb_lcd_panel_test.elf "resources/pictures/world.yuv" BINARY)
+
 if(CONFIG_COMPILER_DUMP_RTL_FILES)
     add_custom_target(check_test_app_sections ALL
                       COMMAND ${PYTHON} $ENV{IDF_PATH}/tools/ci/check_callgraph.py
diff --git a/components/esp_lcd/test_apps/rgb_lcd/main/CMakeLists.txt b/components/esp_lcd/test_apps/rgb_lcd/main/CMakeLists.txt
index ade68f9236..3f1453be33 100644
--- a/components/esp_lcd/test_apps/rgb_lcd/main/CMakeLists.txt
+++ b/components/esp_lcd/test_apps/rgb_lcd/main/CMakeLists.txt
@@ -1,6 +1,10 @@
 set(srcs "test_app_main.c"
          "test_rgb_panel.c")
 
+if(CONFIG_SOC_LCD_SUPPORT_RGB_YUV_CONV)
+    list(APPEND srcs "test_yuv_rgb_conv.c")
+endif()
+
 # In order for the cases defined by `TEST_CASE` to be linked into the final elf,
 # the component can be registered as WHOLE_ARCHIVE
 idf_component_register(SRCS ${srcs}
diff --git a/components/esp_lcd/test_apps/rgb_lcd/main/test_yuv_rgb_conv.c b/components/esp_lcd/test_apps/rgb_lcd/main/test_yuv_rgb_conv.c
new file mode 100644
index 0000000000..ce219a030a
--- /dev/null
+++ b/components/esp_lcd/test_apps/rgb_lcd/main/test_yuv_rgb_conv.c
@@ -0,0 +1,105 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#include <stdio.h>
+#include <string.h>
+#include "freertos/FreeRTOS.h"
+#include "freertos/task.h"
+#include "unity.h"
+#include "esp_lcd_panel_rgb.h"
+#include "esp_lcd_panel_ops.h"
+#include "esp_random.h"
+#include "esp_timer.h"
+#include "esp_attr.h"
+#include "spi_flash_mmap.h"
+#include "test_rgb_board.h"
+
+#define TEST_IMG_SIZE (320 * 320 * sizeof(uint16_t))
+
+// YUV images are embedded in the firmware binary
+extern const uint8_t image_hello_yuv_start[] asm("_binary_hello_yuv_start");
+extern const uint8_t image_hello_yuv_end[]   asm("_binary_hello_yuv_end");
+extern const uint8_t image_world_yuv_start[] asm("_binary_world_yuv_start");
+extern const uint8_t image_world_yuv_end[]   asm("_binary_world_yuv_end");
+
+TEST_CASE("lcd_rgb_panel_yuv422_conversion", "[lcd]")
+{
+    esp_lcd_panel_handle_t panel_handle = NULL;
+    esp_lcd_rgb_panel_config_t panel_config = {
+        .data_width = 16,
+        .psram_trans_align = 64,
+        .bits_per_pixel = 16, // YUV422: 16bits per pixel
+        .clk_src = LCD_CLK_SRC_DEFAULT,
+        .disp_gpio_num = TEST_LCD_DISP_EN_GPIO,
+        .pclk_gpio_num = TEST_LCD_PCLK_GPIO,
+        .vsync_gpio_num = TEST_LCD_VSYNC_GPIO,
+        .hsync_gpio_num = TEST_LCD_HSYNC_GPIO,
+        .de_gpio_num = TEST_LCD_DE_GPIO,
+        .data_gpio_nums = {
+            TEST_LCD_DATA0_GPIO,
+            TEST_LCD_DATA1_GPIO,
+            TEST_LCD_DATA2_GPIO,
+            TEST_LCD_DATA3_GPIO,
+            TEST_LCD_DATA4_GPIO,
+            TEST_LCD_DATA5_GPIO,
+            TEST_LCD_DATA6_GPIO,
+            TEST_LCD_DATA7_GPIO,
+            TEST_LCD_DATA8_GPIO,
+            TEST_LCD_DATA9_GPIO,
+            TEST_LCD_DATA10_GPIO,
+            TEST_LCD_DATA11_GPIO,
+            TEST_LCD_DATA12_GPIO,
+            TEST_LCD_DATA13_GPIO,
+            TEST_LCD_DATA14_GPIO,
+            TEST_LCD_DATA15_GPIO,
+        },
+        .timings = {
+            .pclk_hz = TEST_LCD_PIXEL_CLOCK_HZ,
+            .h_res = TEST_LCD_H_RES,
+            .v_res = TEST_LCD_V_RES,
+            .hsync_back_porch = 68,
+            .hsync_front_porch = 20,
+            .hsync_pulse_width = 5,
+            .vsync_back_porch = 18,
+            .vsync_front_porch = 4,
+            .vsync_pulse_width = 1,
+        },
+        .flags.fb_in_psram = 1, // allocate frame buffer in PSRAM
+    };
+
+    printf("Create RGB LCD panel\r\n");
+    TEST_ESP_OK(esp_lcd_new_rgb_panel(&panel_config, &panel_handle));
+    TEST_ESP_OK(esp_lcd_panel_reset(panel_handle));
+
+    printf("Set YUV-RGB conversion profile\r\n");
+    esp_lcd_yuv_conv_config_t conv_config = {
+        .std = LCD_YUV_CONV_STD_BT601,
+        .src = {
+            .color_range = LCD_COLOR_RANGE_FULL,
+            .color_space = LCD_COLOR_SPACE_RGB,
+        },
+        .dst = {
+            .color_range = LCD_COLOR_RANGE_FULL,
+            .color_space = LCD_COLOR_SPACE_RGB,
+        },
+    };
+    TEST_ESP_ERR(ESP_ERR_INVALID_ARG, esp_lcd_rgb_panel_set_yuv_conversion(panel_handle, &conv_config));
+
+    conv_config.src.color_space = LCD_COLOR_SPACE_YUV;
+    conv_config.src.yuv_sample = LCD_YUV_SAMPLE_422;
+    TEST_ESP_OK(esp_lcd_rgb_panel_set_yuv_conversion(panel_handle, &conv_config));
+
+    TEST_ESP_OK(esp_lcd_panel_init(panel_handle));
+
+    printf("Draw YUV images\r\n");
+    for (int i = 0; i < 4; i++) {
+        TEST_ESP_OK(esp_lcd_panel_draw_bitmap(panel_handle, 0, 0, 320, 320, image_hello_yuv_start));
+        vTaskDelay(pdMS_TO_TICKS(1000));
+        TEST_ESP_OK(esp_lcd_panel_draw_bitmap(panel_handle, 0, 0, 320, 320, image_world_yuv_start));
+        vTaskDelay(pdMS_TO_TICKS(1000));
+    }
+
+    TEST_ESP_OK(esp_lcd_panel_del(panel_handle));
+}
diff --git a/components/esp_lcd/test_apps/rgb_lcd/resources/README.md b/components/esp_lcd/test_apps/rgb_lcd/resources/README.md
new file mode 100644
index 0000000000..3c6ead6942
--- /dev/null
+++ b/components/esp_lcd/test_apps/rgb_lcd/resources/README.md
@@ -0,0 +1,5 @@
+# How to generate the YUV image from the PNG image
+
+```bash
+ffmpeg -i hello.png -pix_fmt uyvy422 hello.yuv
+```
diff --git a/components/esp_lcd/test_apps/rgb_lcd/resources/pictures/hello.png b/components/esp_lcd/test_apps/rgb_lcd/resources/pictures/hello.png
new file mode 100644
index 0000000000000000000000000000000000000000..380298e8e486b2455851cd12ecfc26cc0a52b6e3
GIT binary patch
literal 5356
zcmeAS@N?(olHy`uVBq!ia0y~yU~~Xs4mJh`hO-lvu3}&i+3e}!7*a9k?cK_PxmRnC
zeS9u;bCT}KZ7Qd?Jz;%sedCDQn;kle0zMvv3wSg$rMM=SS$W=?WN($y;5kcef}-Nw
zWj<0uuk@BI$yxS>C;NuD^|pgEj=F8kX%<gW&Yz_E`dj~H>uF2B*S@#h^*)>P|GxQ>
zzHQa_t4scBec$=q_W7RuldZo$tBGSsxUk?~9W%p)cn$}KG{FXjGfE7MGh7*%47wRu
z62ure4(KomG(@r}Fl-)GFyg{t>euhm8<uT~$&%4D?RoQezkRJw)#8=%_hal&Ke|(}
zZ(<9>nG0t&URrs1ckK%|kHhW9<o~~OcYiha>;4PHpYL7!mnrOS&Sc<RzbC*dz3=|U
z+2vllZ*Qu#XZAd?^X8`Dth@K^b057pCXvvVX8uEd_q)Sy?j3h9(SCBL;#<$=46t71
ztD-^4z5hQ>W7@FGNoxA1ohKLh%KYUx(9`n8O(k0X#7xOKvvqDAx!BKe#>0c5Om51x
z{L}CD@|bKs_DlZu&8Ovgn=*vm?U@Xe6&Zj0Gh6vMq3nI?0?wCfYd6GNUAPId-kl*$
z<q31<+ajHeO@}_;Nx7)jSI3gTCgtX(EOc%D*OZscmT4^}MKk_?w0o}BZI;N)ID=8m
z;ZbYPRnIz@K;s04JC~n{J&h79%KIieVOI37<-Ru@7}69<Y_#Uzjg~BMI(K%ryk}+q
z<jJnHH#9Q%MBY@$yp{3)v2JW1?<vpA$A8GbF9tcaOrSw?c8oqR=Z?d_a-HQ*czzA~
znehK{?IEphvqbiz0zqcG4d47IPkQIMcI}ibt)+?1cXnLuv%RGL+pE6b?$qfem5=Y9
zzvH%Y-Kn!#;b9)R>@gSH>}z!P?)0oGT3elO=k%_3+8>Z%wO7NvKOgffKJJ<9zU%hK
zHvXx%te3?8UgE2JX|?o{snWS?KmRdNWC%7hPH_8lIJUk0R!h{&N5V^7Cog`VeRorE
z)ic@5pIj?b^H1h)oqkN}<s#NgKR+*7)%7BImDU~q!yYf6th{vHZ~D7<#k>FJlx)!6
z`FFzBiSq9Y?T@BhOq=w{DD$Jv%R@ge%~6Uk<5u?+uRm7n_~(=4%az-`f8X_xXPmKV
zf?UEvB~Ra_U#?zWqA&CQ*p^2o*F3`K=+wS6zO=UA+kg3&Mky<oU7tc;PHMem*x0O;
zdfX%4?jq|q-tVgZFIsfMKgKc4b(|eoH0j(t<=DM9zIHhGteW(%uCwG$#mo8gHkiIN
zy&%}2xk_jHvFpF&_vdx*KC|cHqYbTl4!7;#4+)?C<&E{j_nUV|@?QEXzWemfpgBgq
zzYf*BTo`)sd^pdvKG~=D=lMsZUQC;E%j@Ot_!7pjE>-R&d)b%Vp0B%Bc1gSE1d+2c
zudBHBwN3RlkChUuW3}|W9(Q5;b+I|d?z^5A?f(${ec_kS>Pz3-3&eX?zFhR<`gw`j
zcXs#wss)9RfAMk8?SCU*J`68-*?H+oLnzY;G1~(ot@jv<o~}%ke=tvr&3k%n*sts9
zhvKX6*@!Q&+yC#}^rfliy<`8^zy0<vEc52oz5TNTULRxs?h>+%&(gf|XD<H)*V%V<
zXK4IA9Ay6P`Q?AktMB}H<38Ub_|@H?b1yvZN(k`#^-J<n>Gzhs;wjB?30+Ri8>W2F
zw#bc=k28+_wfpnmL+{^RUus=fuJK1D^YpqOCtKPCFZQ?l@a6uwakfT$vg>Tt;^Ut8
z_aD*!W5w@feoy`Ho5Gcu?N_cTuDz>Nn_v0mW4GG$YsKzW90x>N#h&^&C-+LHd=HJ+
zt$oh4|3mCmnftr%T$cO$<Hf^^{p~fDdnP-wO58V7z23d|oznHg-wH1uzSRBxd)=PQ
z_AQCk?~k)TU2=K(@BQ*A?cNWj^vJzqJMH||Ug7WY?mV~co4u`ymwlO@zVl{id}(N1
z_Q#?k+x@3LJvv?{S7JMB$L(XQlBb<~)Bhs%YS=OMWRdwtA4YD8{P6bkANAIG72Z{8
zv41|#j=J--!2dGSyEx4m_6PsgKUsVB;d)mSCIi)l)Avt`HmJU9duf($yIgg`(hy^x
zUzdab-u|e&xAY=sUhb^^>bQP=DFcn?_mZdNuH7ro{Z{h#mus6cf+yLThez35et+Zb
z?z=|<CY_tHb)urMqH>$(b)B-u+x+*qGA!$4@bS!GD0{k8`klSaAFg>Z(qav=u3`$_
z?}C2LI$HO3Yq`h&&ryFqPkyyD=8Wo>Z+G{~b6c9TTg4uImb59O_zcI(_2<9lf1iHd
zt2()jsmQWiQdWGKo$VPx=cV3aJCA;BjjLXHdTN0M$RmtD9=u;_K5NnZ+hT%Bo{Q3A
ztAE{k`S1G~yFF3AR1(kMnY_%!{@xbntbPqs`CYaSG3zy7oBjV&vi;bl<Im<^+RQn9
zpZ7EM?<$k)&OfPo+4T6%p&#$+H;dn&{_msX{_pJeED2m}PnSqCCR<hCT9T@N#QuKa
zh2FhKziz6!75YT(p`r30{nwu+y{lFJIm0;3#s1%uTle~(ikL;eE?zmyb#}75N4?4E
z{b#M??P}8YEdSi^UHA8b;<};>2ltrlx^*{dN5Ud$=65?w)aIAle!4w>@s#je90x>N
z!c;0VwqBWa;qWS*@BI6>@nyPClzV)s^`CcMnECF~oI)|bE<O9H;a}EPKF<ED7Ryzm
zroAcS^QQB^?z7$4WN!6l_vf9;89%q*xv!deD7$oX$?f2E;@w{a8#FoAdVC6*$nPI}
zAg8F<`_tZ~p`u5tmG9dAOZ!u7x%24lz__aTTfa2tGOS!V#m@fx{=LhuiRu4&@VRwz
zh*|DmvzPYqljhZ5|6i*p!#Ja90)NWsdoQ*o-t}GcIe-0)f7`^*l~0eh`}Fh0*Bn-F
z@tv%PY`2zr{1-BomiqK`!|t=XoAlJ)n(5mqu4#KL?7HuO%J=e4t8mY#@4LGU``0Dj
zf27>X;Ny6L{nK0Bqy3ya5AMG)iR1o8`;%AIdS(aAys8jen)apmbX>=~zn(X9_-B>P
z?q)vr&+dj^?gx(L@wV!JKU{iZ?fGrnZfm!Dcb@#~%g-%*tzY;=pg~p2%EiiT!SQFG
z8+jxj_;VfDwQ2+FcJ2QHe}AlD`<~b*wYsWuZ^`@D7uQSI^q80?2^PrAFP>aBTln>o
zkAhppAMcrP!TDX@S+$qi`zQQ+yXwWQuGO=bX1`AgTD)JdL3NhlvHC+!UfWL<zOE}@
z?l>oSSzGAxNI}7d^fLwKU)^<YM_hfg>hO`XZGN({W$xYQcY5wVdzmTUGy39_`W*M=
zs~5>G&18RQE+EjLI!iQw!F0ZU+{7gtkFEXlePfyTCzcZ@8C!*JS@Xa5?UU2{dvxZd
z$jyuU<2QTm`WLtTgoWRWTPJqBW!#iwtiteJ{)6-(jTtfW|5>-3yb!j6S&}hg(S)ue
z($QVvDw<(wdv`B6eSec<UhK^E+qdu7ni1^2yYO)EGS~Ad&s6_@6MfnDy!(7hTgz4V
z`9I!PPD-17Rdn651?x>`{}l@n_wm~ia{tV|Bg{-7Gvyvw_1|;$U~s$Z7H+Wb+WINM
z2b(%Ct=~7V=FGRdm;B`?$NfIA{%oTiqfu$e4FSgt+k;D#R()Y$XJgvHQW~1Lbj7vG
znuZ$Y4SS7$e$rdT<Qc#9O=-EE&6ZR3(>ASAs!CpNVaGV5Y_{TWbMLzE!sX)EneW#t
zRBp8FlVRGxvhZ=>(W(Z~=E?fAcUA8`F{v|%`Gdpq-QhofevjF?e96Xr8VheT|2WsT
z{AOB4=C271b4;}M+1xtSdvg25hbI&nyaj|B-p;+mZat}grsRg>M_)aA@?4$0X2<7B
z^M#u#m+v;Y{bS>7!M;^*pKCw4BlG6d?yK5w&6c;!QU0lWNzX&8;@2&<|78<&nKrOE
zih6Dnn{P5hxZt_NMg|$#0JD`_eSdwM`|tQ~4oh=i>ln^;%6HRF=(bni?)v|CmvwsH
zpW^jZeG8SUryO~|I7Tmr?c(#cn)_etV}Cw++*v3(d-0S@m%EKtY2_Gh|IXrZD)(6K
zKe^QH?k6`kMe=^^UOl_aMZDMbzXHSW7dNc_-zuDR-}m3X*{kxiH1F+R$+cqIq%?+W
z;ojTpj*3crcq$yWb?VD)mN_0b)IKOmYsFS2{VDcex@D&AB}ayDfiGA*Hp(UBF8%M9
zc=VXiX|~p>&%IvvwLElQDj%!W%Xwq9^QY*zN57vwxSe)l`t&FD+t0V$`cc)HE4xlW
zkByIML%-9t#kHIKZ$+itboOAKk@WRH-?Pc@1zw&k|Grtpx!uD)Lh9T533qnfa_e_J
zI9<nQ``HO{bDzl12%jq{KdpZa=k6(P-#8A~ajjx_9Q?#Mp*DJ>(2w-<e9?MA;i6^s
z#r|KfUecW||4Q_C-%HPRU+Ok)ZH>2aw5oI3l{;^?fv4cob*p|@+7_q%Sz8+W^T#5=
z7xpX(@>8boEREY&bL@Xx^}9D}s`s^HLKSNt>-^uQQohsX;^L;lDK~pB*~eF|@G6OR
zkNEm1seHAM{N?s~f3{pcJGIKpi$A1Z&Ys_0|8L?|ojSP=jstcx?96f)?k;DSFjB6(
zH08zp_+ZVyA5Q;E?z}tKR{hP7IZITzW6rPN@W5RErF#EPLy!2WPxpR5pkYzlR`NMj
zuf{3m;xd)kEegLrwoSa`JN;<B|E{g3b<LGu^sg~~b3DP~5my)Lx2P<*`?5jMu8-cA
zHa%bZZ0@BC2QP6R-}OpYadvC@_L7OK--fTb<*BExJL^f=%-1`4UWoheu611WjmPuT
z-R>o~=S{nJ`&AdOkKEHk&-OGJeRW@SR`v7JgUw5-!#(8R7TJEhyv#e^)^y*ivbamS
z{cZi0k4`8s{8mt5Fn|B$_O?x_{x_;EDp&pX^sb!wWwZ93HedgBrP)`bzIlnJUiy%z
z=kTnz*mzE|+n2h(vFmr7y`uVkmq4(axBb7#Pm;H7ZEM|~Kf5$EaqrLb^3UsPbmIl%
zGsOP(GrVb@!0<)#|Kvkzd^I*(PJKP%B$oZWXx;S9DRnpA|N8oV$^AVwFZMfUJ^Oj1
z{=nPz>er$#w^jbFT^C-F_+bC_>z7~O>C2PYA;HXJQWSB+%6$Gu`;)#hBGFopS7)~W
zesK3^(Z^)(i#Jv8{`v6mq594X-(P<H_2QJb{g3-Ow_^7D{#rkMiS65$TW;Sie(zyl
zHDM7uvn->8#tx;8=?u?4x9cf-Z!BK_W$)8GpO3BI7kz)_>s;LZ#k}0hf6vw5JJ0E5
z{ycT5-aUP~w0(7|vstd!x?>M}zc1Y_c~Ln#rhn=O=^q>i926OER2t-Xp7=C1uYJS5
zTl=Da-M+u0Kx@a-!0?x<x<B`ne1Cn(e41+fw)=mhGEdu;y`8+T`1-@&BIy^GJ^5y~
z^I_fgx(y<?%e}APRsQ?r;)X+<pai^N0hht;Lseq2mERrToR+xt-h5Y=o~<_T_HwW5
z|F(Z|=-j*foZicgrk6tZmu=pA^cC~F%<})!V&zib?LK|FckbV-`@jD)I<e?%Q@FXu
z^*ax<<lEZ9U)OzKTJTkNoor3jlXH7#?p;~)RORk(-~Ud`-`7v5liQqFF-b8sFY?q=
zb<zE-t9QEYdL1h6cl1o=6urnNSyz9asd@G}kMsO%c@O^eWwvtyzFxhw{akUj_~b3+
zUhCIPult?#G1WP8%gxx>snL4He=5GWUN7!VOP{`5w(zf+Im?Grzc%c3GAIyeV2=2i
zka>_LJZkT{C@IS;U(=$#drNQIJ*(lUnOlEQ=(~3hX57{2T~+o!*6_yG-P!ZE6wm+i
zP;YyU^4jWf_1>aJ)7+kDgE`Y@U%9d6^4hD>7e)4k>2;ee4hh{+Y_cXM>#ln3p6R-}
r{bHao9tq~rL7&mVFC2q_|Ji#Of*x_)vfjeLz`)??>gTe~DWM4f;O((l

literal 0
HcmV?d00001

diff --git a/components/esp_lcd/test_apps/rgb_lcd/resources/pictures/hello.yuv b/components/esp_lcd/test_apps/rgb_lcd/resources/pictures/hello.yuv
new file mode 100644
index 0000000000..73582c5f7c
--- /dev/null
+++ b/components/esp_lcd/test_apps/rgb_lcd/resources/pictures/hello.yuv
@@ -0,0 +1 @@
+��Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���^���i���sК�o���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Z���c���n���y޵�^���Y���Y���Y���Y���Y���Y���^���i���sК�o���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���]���pƉ�z��������n���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���g���uՂ�������뻈Z���Y���Y���Y���]���pƉ�z��������n���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���eŀ�����������j���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���y����������}ܾ�Y���Y���Y���Y���eŀ�����������j���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���j܀�����������e���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���}����������yž�Y���Y���Y���Y���jۀ�����������f���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���n����������뱮a���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Z�������������u���Y���Y���Y���Y���n����������밯a���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���r����������뷗]���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���^�������������q���Y���Y���Y���Y���r����������뷘]���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���v����������轃Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���c�������������m���Y���Y���Y���Y���v����������齄Z���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���z����������|Ծ�Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���gˀ�����������i���Y���Y���Y���Y���z����������|־�Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���~����������x���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���k����������묿d���Y���Y���Y���Y���~����������x���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���[�������������s���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���o����������벨`���Y���Y���Y���[�������������t���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���`�������������o���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���s����������빑\���Y���Y���Y���`�������������p���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���d�������������l���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���w����������征Y���Y���Y���Y���d�������������k���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���hӀ�����������g���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���{����������{о�Y���Y���Y���Y���hҀ�����������g���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���l����������뮶c���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y�������������w���Y���Y���Y���Y���l����������뭹c���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���p����������뵟_���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���\�������������s���Y���Y���Y���Y���p����������봢_���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���u����������뻉Z���Y���Y���^���a���Z���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Z���h���xڃ�~��|ݚ�p���[���Y���Y���Y���Y���a�������������n���Y���Y���Y���Y���t����������뻋[���Y���Y���Y���Y���Y���Y���Y���Y���[���k���vӊ�yז�s���_���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���y����������}ݾ�Y���\���uۀ�����}ܫ�e���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���\���v������������w���Y���Y���Y���Y���e€�����������k���Y���Y���Y���Y���x����������~ྀY���Y���Y���Y���Y���Y���Y���Y���a���|����������~೦`���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���}����������yƻ�[���x����������峥`���Y���Y���Y���Y���Y���Y���Y���Y���Z���w����������������g���Y���Y���Y���i؀�����������f���Y���Y���Y���Y���}����������zɾ�Y���Y���Y���Y���Y���Y���Y���`���~��������������x���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Z�������������u���o��������������s���Y���Y���Y���Y���Y���Y���Y���Y���n߀�����������������t���Y���Y���Y���m����������믲b���Y���Y���Y���Z�������������v���Y���Y���Y���Y���Y���Y���[���{����������������뭹c���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���^�������������v�����������������滉[���Y���Y���Y���Y���Y���Y���`�������������q���oր�����}ھ�Y���Y���Y���q����������붛^���Y���Y���Y���^�������������q���Y���Y���Y���Y���Y���Y���o��������������������p���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���b�����������������������������뭺d���Y���Y���Y���Y���Y���Y���t����������w���Y���\�������뼇Z���Y���Y���u����������뼆Z���Y���Y���Y���b�������������m���Y���Y���Y���Y���Y���^�������������x���]���nڀ�����z̾�Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���gʀ�����������������������������j���Y���Y���Y���Y���Y���_�����������뭻d���Y���Y���~����븕]���Y���Y���z����������}پ�Y���Y���Y���Y���fǀ�����������i���Y���Y���Y���Y���Y���p����������贡_���Y���\�������껉[���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���k������������������������������o���Y���Y���Y���Y���Y���n����������{о�Y���Y���Y���}����봢_���Y���Y���~����������yþ�Y���Y���Y���Y���jހ�����������e���Y���Y���Y���Y���Z���~����������s���Y���Y���Y���|����뱫a���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���o��������������u���]���t������������q���Y���Y���Y���Y���Y���{����������o���Y���Y���Y���~����붜^���Y���[�������������t���Y���Y���Y���Y���n����������뱬a���Y���Y���Y���Y���fǀ�����������e���Y���Y���Y���z������e���Y���Y���Y���Y���Y���^���]���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���s������������続^���Y���c�������������r���Y���Y���Y���Y���a�����������뭹c���Y���Y���Y�������빐\���Y���_�������������p���Y���Y���Y���Y���r����������븕]���Y���Y���Y���Y���t����������~߼�Z���Y���Y���Y���y������h���Y���Y���Y���Y���Z���y��e���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���w������������r���Y���Y���\�������������r���Y���Y���Y���Y���n����������终[���Y���Y���\�������뽄Z���Y���c�������������l���Y���Y���Y���Y���w����������罂Y���Y���Y���Y���[�������������s���Y���Y���Y���fǀ�������k���Y���Y���Y���[���u����g���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���{����������묾d���Y���Y���Z�������������p���Y���Y���Y���Y���y����������x���Y���Y���Y���b�������}پ�Y���Y���gπ�����������h���Y���Y���Y���Y���{����������|Ӿ�Y���Y���Y���Y���eŀ�����������j���Y���Y���Y���u��������l���Y���Y���\���w����zʽ�Z���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y�������������仈Z���Y���Y���Y�������������o���Y���Y���Y���[�������������o���Y���Y���Y���iր�����v���Y���Y���l����������물d���Y���Y���Y���Y�������������x���Y���Y���Y���Y���o����������벨`���Y���Y���Y���|��������m���[���h���}����ꭺd���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���\�������������w���Y���Y���Y���Z�������������l���Y���Y���Y���d�������������g���Y���Y���Y���r������o���Y���Y���p����������볥`���Y���Y���Y���\�������������s���Y���Y���Y���Y���x����������~ὂY���Y���Y���Y���������������������l���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���a�������������p���Y���Y���Y���\�������������i���Y���Y���Y���m����������벨`���Y���Y���Y���|������f���Y���Y���s����������뺏\���Y���Y���Y���`�������������o���Y���Y���Y���[�������������w���Y���Y���Y���Y�������������������o���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���e€�����������k���Y���Y���Y���_�������������e���Y���Y���Y���u����������꼇Z���Y���Y���b�������溍[���Y���Y���x����������侀Y���Y���Y���Y���d�������������k���Y���Y���Y���c�������������p���Y���Y���Y���Y���|������������㦽h���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���iـ�����������f���Y���Y���Y���b�����������벩`���Y���Y���Y���|����������|Ծ�Y���Y���Y���p������u���Y���Y���Y���|����������z;�Y���Y���Y���Y���hՀ�����������g���Y���Y���Y���iۀ�����������i���Y���Y���Y���Y���p����������p���^���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���m����������믲b���Y���Y���Y���gˀ���������빑\���Y���Y���[�������������w���Y���Y���]���������g���Y���Y���Y�������������v���Y���Y���Y���Y���m����������뮶c���Y���Y���Y���p����������뮷c���Y���Y���Y���Y���Z���������h���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���q����������붛^���Y���Y���Y���k����������㾀Y���Y���Y���a�������������q���Y���Y���r������{н�Z���Y���Y���]�������������r���Y���Y���Y���Y���q����������뵟_���Y���Y���Y���v����������붚^���Y���Y���Y���Y���Z�������묾d���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���u����������꼆Z���Y���Y���Y���o����������z˾�Y���Y���Y���g̀�����������l���Y���hƀ�������i���Y���Y���Y���a�������������n���Y���Y���Y���Y���u����������뻉Z���Y���Y���Y���|����������潂Y���Y���Y���Y���Y���]�������밯a���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���z����������}پ�Y���Y���Y���Y���s����������v���Y���Y���Y���l������������k���mɀ�������w���Y���Y���Y���Y���eŀ�����������j���Y���Y���Y���Y���y����������}ݾ�Y���Y���Y���Z�������������z̾�Y���Y���Y���Y���Y���a�������뵟_���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���~����������y¾�Y���Y���Y���Y���x����������q���Y���Y���Y���p��������������������~ߵ�^���Y���Y���Y���Y���iۀ�����������f���Y���Y���Y���Y���}����������yƾ�Y���Y���Y���^�������������v���Y���Y���Y���Y���Y���fŀ�����뺏\���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���[�������������t���Y���Y���Y���Y���|����������l���Y���Y���Y���s������������������~ᰭa���Y���Y���Y���Y���Y���m����������배b���Y���Y���Y���Z�������������u���Y���Y���Y���b�������������s���Y���Y���Y���Y���Y���k������潁Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���_�������������p���Y���Y���Y���Z�������������g���Y���Y���Y���w����������������zʱ�a���Y���Y���Y���Y���Y���Y���r����������뷙]���Y���Y���Y���^�������������q���Y���Y���Y���eĀ�����������p���Y���Y���Y���Y���Y���p������zʾ�Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���c�������������l���Y���Y���Y���^�����������뮵c���Y���Y���Y���z������������tå�h���Z���Y���Y���Y���Y���Y���Y���Y���v����������齄Z���Y���Y���Y���b�������������m���Y���Y���Y���i؀�����������m���Y���Y���Y���Y���Y���v������u���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���gЀ�����������h���Y���Y���Y���b�����������붛^���Y���Y���Y���}����������~㾀Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���z����������|׾�Y���Y���Y���Y���gˀ�����������i���Y���Y���Y���k������������k���Y���Y���Y���Y���Y���}������o���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���k����������뭻d���Y���Y���Y���gʀ���������꽄Z���Y���Y���Y���~����������}ݾ�Y���Y���Y���Y���Y���Y���Y���Y���Y���[���~����������x���Y���Y���Y���Y���k������������e���Y���Y���Y���l������������j���Y���Y���Y���Y���]���������i���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���p����������볥`���Y���Y���Y���k����������}ھ�Y���Y���Y���Y�������������}ؾ�Y���Y���Y���Y���Y���Y���Y���Y���Y���lހ�����������t���Y���Y���Y���Y���n����������벩`���Y���Y���Y���n������������i���Y���Y���Y���Y���fǀ�����믳b���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���t����������뺍[���Y���Y���Y���n����������yǾ�Y���Y���Y���Y�������������}׾�Y���Y���Y���Y���Y���Y���Y���Y���Z���}������������p���Y���Y���Y���Y���s����������븓]���Y���Y���Y���o������������i���Y���Y���Y���Y���o������漇Z���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���x����������⾀Y���Y���Y���Y���q����������w���Y���Y���Y���Y�������������}ܾ�Y���Y���Y���Y���Y���Y���Y���Y���iԀ�������������m���Y���Y���Y���Y���{����������齃Y���Y���Y���Y���n������������j���Y���Y���Y���Y���z������w���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���|����������z˾�Y���Y���Y���Y���u����������v���Y���Y���Y���`�������������羁Y���Y���Y���Y���Y���Y���Y���[���|��|Ԁ�����������k���Y���Y���Y���a�������������~ᾀY���Y���Y���Y���u������������l���Y���Y���Y���_���������o���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Z�������������v���Y���Y���Y���Y���v����������x���Y���Y���Y���l������������빒\���Y���Y���Y���Y���Y���Y���o����w�������������k���Y���Y���Y���p������������往Y���Y���Y���]���������������p���Y���Y���Y���n��������e���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���]�������������r���Y���Y���Y���Y���w����������}ݽ�Y���Y���[���|������������뮸c���Y���Y���Y���Y���Y���a�����력l€�����������p���Y���Y���_���������������빑\���Y���Y���q��������������x���Y���Y���[���~������~޼�Z���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���b�������������m���Y���Y���Y���Y���v������������j���[���qހ���������������p���Y���Y���Y���Y���_���|����u���d�������������}״�_���^���y����������������n���[���iÀ�����������������i���]���t��������q���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���fǀ�����������i���Y���Y���Y���Y���u����������������������������������i���\���]���j���~����뭹c���b�����������������������~��������������������~ށ�����������������������묽d���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���jހ�����������e���Y���Y���Y���Y���p��������������������tՀ�������������������������v���Y���]���������������������昙q��������������������o���x����������������������yƽ�Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���n����������뱭a���Y���Y���Y���Y���jހ�����������������}ٳ�`�������������������������鲧`���Y���Y���������������������r���l������������������굟_���m����������������������f���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���r����������뷗]���Y���Y���Y���Y���b�������������������n���Y���y����������������������n���Y���Y���Y���w����������������鲨`���c�������������������s���Y���^���������������������x½�Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���w����������轃Y���Y���Y���Y���Y���Y���{��������������~߹�\���Y���iӀ�������������������w���Z���Y���Y���Y���k݀���������������o���Y���Z���}��������������~⶙]���Y���Y���p����������������~ߵ�_���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���{����������|Ծ�Y���Y���Y���Y���Y���Y���jӀ�������������j���Y���Y���Y���x����������������x¹�\���Y���Y���Y���Y���\���~������������yƺ�[���Y���Y���n��������������h���Y���Y���Y���[���y������������㫻e���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y�������������x���Y���Y���Y���Y���Y���Y���Z���u����������q���Y���Y���Y���Y���]���y������������r���[���Y���Y���Y���Y���Y���Y���ì���������yǷ�]���Y���Y���Y���[���z����������j���Y���Y���Y���Y���Y���[���p͂�������wɳ�`���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Z���j���tϓ�tƨ�g���Y���Y���Y���Y���Y���Y���Z���h���rȔ�sŞ�m���a���Y���Y���Y���Y���Y���Y���Y���Y���Y���e���tϒ�tǤ�i���Z���Y���Y���Y���Y���Y���\���oƐ�vϙ�p���`���Y���Y���Y���Y���Y���Y���Y���Y���Z���_���[���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y�
\ No newline at end of file
diff --git a/components/esp_lcd/test_apps/rgb_lcd/resources/pictures/world.png b/components/esp_lcd/test_apps/rgb_lcd/resources/pictures/world.png
new file mode 100644
index 0000000000000000000000000000000000000000..13682f8b83869964b6a60583a7c29b296bb04a07
GIT binary patch
literal 5984
zcmeAS@N?(olHy`uVBq!ia0y~yU~~Xs4mJh`hO-lvu3}&iSNC*r45^s&_HJd#+|s$n
zKc4r!v?O<uneXg8&84ZC+)IOWLLC>JSe5J;_~6CGiHsKu&s7wN**@-3c>H2Pg<Iha
z*7OUKwoHqaycrqSGAYew?beNs_L@EElJ4EhX1=qYos-`mS6uvl^Pjqt!cM<y_n$i{
zm_Og<yXQQc`M+=1@BF-P=6P-go>daBxEUH2Ix#RAbThCdh%s^;&|wm2h-6V<*v#R;
zkS5r`a7KxNafa)tf{_*utFu<<GgN4=T02qA++(uTssG=X#e3|}mps(1J?XUP<JU`1
zCg1t$n>S$=|KIPYrI)<_Q`DjVLAQ^grP5g4Yq@;9NYUb@fy$5i>q|e+E={fFl~;?k
zaL>vsxPHs#SZsD^>X(oFdiBQZ-+gdlIJC$6ndkF)FUsGv$zFQbcX01Ki_No_o}c%+
z{!dqLbGfcN*DZ#`duu%Z9bb3Dq~iL-v|}#+lXq7yxxS6(-c}h+4u=_G_IE;6Yk5;w
zYN@Qao->h8MrKd8WspFFL2jDE3J+)L24iNghLHNdAdzc{L2G5ApYN+#D|2YouZJxR
zEt!g{2e#%0g@1n#>pf}0tMx9N7sMGkE;m^@@J)X8exKgT(%TPWPfu)NXo(bd^X66l
z+b@5Lf#)S-+|IyL{P&j11adgc5WVzIoi~=@nMhdZ@?Wp}8CoJ0uimeX4SN0U;O=QE
zlaG6pn*KX}neh==hH*#M<SFuts!~0E&v)T8U}5B#tW|XBqwt@8`xrKd{M(QBJ!s!~
zpnc;lsh2C<%p2>^*S$Py9uvy@a+#^8>0yv6D+i6gt%?l%&WE*@_Rm#|HH%-Rx2yR#
zzsLQ$h^i7-v-g)n^yglAqxR50r{MB2x84a>{2tcdJzsD4_P*wEet+E$-`!RZ4J5<E
zBNb)E1A=N>8F-u+mhJfD^YTh&-SND;%CYtSpA5}ow0iv_vR2-hWO|8zzE1t$RhyT1
z`|H-%{xEpi&ApV__LA`GKlc`g_)guDFzw5~$xDUR)#a`8XMJhhzI*=fYsZ(k$8py0
zf2}v|+^m=7Ij_rJu6qByHaB8v$-SI%-C*h1_Ji~OUfLA)lHK1!y4-EP_L6YZ(^*fq
z6uygk?o+t*`$gp#&${&XEnDx_uJ}{4^UI@O_a0|6&AT*}B|(76;Hczr@8ILVWOrMt
zmPomIeO~^1|M&IrdiA+iI9?w9{AmAjCH2}Y#|nmLDszh${k}IrGklWCI=^4PTi-3*
zS6O&NV#|bYYag}mUgh-b!^(HrKDqZFXT4fd>^I?FVb7PZzn7|JE8qL>yC&?J%3Ryi
zwGn6X`s~tT=Kh{#dXn|mq^*~}mbaHSJb7xB{h*)0$6!;G)hXjYOTPHuzwpv0@UUcG
zX3=T}^_h1R=9(<sE;4c1#;{%AlEf33Hx{hhvfcaFz5G9Y^1<4@@=xpk9SRC@H{Er>
z_w|t#s|)R~i{77H_U3IZD1=`WGQPKNV6e&CQ*!p_B~HzyFN5CC(2L#cAQkxbzwP?`
z#k>|Gdk=7?`IOARx9^hNlnGha56WeJWeAhA(_FSBFsp2H$!Sq${{2m-pLrke`)+Oa
zgE?_=^o}pnwEt8WxQBSl+pm3}ZLGFy(x&zQ*d9b0FP&{KCs)V1Tvj|RXz4HMKB0uB
z3G62G{o}Q4pY&J04O?lP^yu#`v+Y`*p{Lx#lXE}q_r7#z<)!O(Z>}GkGX2Zv)Juz&
zURoBrPUY9n?>jF=Z0wp-a&_jV>F>Pk(@(trp3uJ~VOhz`n*Z-LEw(PXsrX{ws`{&^
z_|HzZ`#kT<rK(9MdEY(%=E`4S!DQfgqIuJ~#lI#VEm;;Tdr4W}TYS!xKYufeW75sN
z<Nr>G|4}MGWnb0&FIQgOyB>E>;qPUom)EpU_uH55s{TLs_oVaEm-dB5Uflm-@|}H>
zS3~z|?`+wVpRv_Q{bg|a?nxWg9}oBXu2<?99sAVE)2@2nYlW3OD;5hjJmfgQqS!b!
z?C%VlW4y{IAJv%am+>Fl-8c1HiI?~FotG}2SoCetU(VBJS9z!JE18(h{kiaQbM4{v
z3sP5aS$1|RTX*P_nCBOnPd_>@X|;cA#B)aTXNBIoOHPGkK6>%xy{2Br*X@sw9(TY0
zRK70u?j`d&y}#R59A33Kx+<sjb>#k+i~qg9ef4b?JBKsFF^TFG;pf6{#R*3G?RjtW
z<$=f(l~{w_?+vT1AMgLaUauhePmNC9N!tm9*YfrG9W-m-+?sN1!_T#ou1ua@_s9C>
zx%9gM;wQJ7*M0AL^8WUY&D$*(8g6*3ni6yOP1?&Y<3D|8pD)$FFT8*6v+mci3w-;3
z+;xlGd(^a7frn8-xq|T&@6EaE7oQGYS$p-`l<=vKm_Gcuxo*pg#cN}K^~bBr3xB_`
zw6vvV+P|{5lh^GJuX@?LZ~gvlM?<$xUiIgw>Y5ARzv?nx<DLF5abf-QQ@Q@j-|NoV
zVw$dL<?yRL?tz5jTbJ0o>#Sx}?3>W}efD9sd+xRx)!(P@H%r`-9sQ~Fb^fDflj+6I
zKIbeIf8D?AHAB(Z@YZ+l>v!Vh>R9V5Z2wi4znlE7V%hiq?KJ|eA=>}HIsKpXbW_+%
zcYjs+%OUb+a+AO9|EI{1++w4#KF@DmT}bGTj|uyn{?AZ%f0MOMU1`TUo5lIoiIdFB
zJobC8_@!rKxl?847rV=|57`M!+wLV@cI^M}zx5q;f4}Bl60f_oU0C_azF%S5{&V%_
z8XkT>=jWa;`Q4Z8A2ekv@HD&=Uv)sRh%2Vi{AquFRq%bw-7BAS^Bh?5DlId?N9Jvs
z@{e7QC9gjdd%m}L(*Amvt=#{bD>G~Mnyfs?yW285?dOG=CYkaar=w%5ZylN(yZdcl
z?YiU_`<~zZ^P*|aA+K-yzCRRR{(JuCiQ#`{nLF7je0x(ay-it$Q6kZ6ad!CUsZSX)
z=6{}QWwvPHo-c~K|H%Gx*4p;IcV1g~PM3R!?you7!mC$(slIPv$6aH$_g1Yc=ic>p
zvI?J<|K=}wchY<N(vVtir&$~;{(X~YlvrqQEFyGXJmA%hjn_-<S~PSS^X}ii?X9&_
zGhKXHkF?IW6Q^G?7t~7qcJ|s^xM|LPD+yVJ`4!v$|C|@6yY{=r%FrhfOs~&6Nhh>S
zV7PO4;vG9x-gk9;Uk{&NJ!Pq^k-UYfPLJ5~DgT!Id)vQz_hH^2zS^;3(fe&HJ^VW^
z^iALL+p0Y4#{E-|rvK@iZFa7{XPFBFAB*Y%4#&o+K~|EHy0Wqx7C61A%KN-*s{i(=
zaG?fnrd$86ZS%~wIrR2-zjyq8ol3Qn_x#M0pB(+Vj{W;m-n_7r|Kr})+eX^miL4jc
ztG<lg#_M<8%ku0$eP@#{^88R_@a9?FlNa1QIm~yKp<#|)Mh3gbl}}OGU2S<jvf93#
zFI4+Jr+8UM9prw!wEyq)FU|hD3=5V{+wL|0zh`BB`rU$+mJg~naUHnud)BvoQ$_Q(
zb+11jw&TNhL7|4(<xBl7U2IkzQ0<eIzm_pSmE9wwI^6H6@ZY8Tm~-ySewg5O>C&_-
z&i`IGY!8t(-n%|E`%6Io%tq}uDW(U^U;qB~ZSi3?E&Y!=e?1##Zw>w>Ex@$F<=WN$
z349a2-d=qC{ZY$2r=P3zUvK;R)`gSvK%d^rsZ%6%k1jJm+8!B`Tz}&I_TLM>M7e#A
z-n?)9zRj5`*MINcbM^fV!K?ZAqFNOgPPf=-%r4uh8RfYtCSc)}pPNs|S8vPs`uNww
z#J!#Rdj!qqn`F*=C2d&!f{owhT*mr|Yu>-!(=c^!c+Qvjz_ep68@6)IWHL8kN$Av(
zJ|&&~S6p_&p;gAAQ}YTh1f3UUeX#NI;Z?I29`>Ci7I=0M%Z#Uo=YFl_jnp_?o|@-5
zOLRj;R{wFSDIRVNVk=j3W-mBj!}+Iy{oj|zr*1E>+8z7c#qq=!Yt0(Vr8|Qc$G?A3
zv~)#~u-nr0!4W#EzpY(k9p~hAHRzYk$0S8xHQn6W^j!)vj1ei%mK;$1aQW7Mr`x-k
zj$MnDFcf{ebL-yjI<J4;m&IFH9&9Q6xZ2PDf7KV0T?eB&Redv#dtWoIZelW6z~aGv
z;(%a-tJAa2Um^BRa#OBG|M`B+c9~|?5AT<Y7>={BB*eXBuJ2amWvnz?cHB5c;nO|8
z>zY$qFD(5YzPv`@=R0?$o%dhAo@al2#|2Z3%>U8`OdC8-G;i8=cCC+0`UbUo-k0Xj
z4UAh9xqopD$LWavT1T#L@Az-mKf2SwH=}7quEx>>d<%UOZ)dA<?p&`MJ^B6WC)@9P
zIl71c`pM<wRWBr~5SgG*GEqnRRI_-<hc)NU%z9GBtzCNm(x(F*QVV33+a~=zuq3-f
zI_B=C&|8~!|M}WA=k>!cQ#08;j(yH@=e_pc^nsN%|B~>v#jkc}9NlJ{Gdr@2!Dh)u
zvp17%-!k@ct!$jL{=q5Z)A6_K9e$;rw7ER-YNGV378?oA>NuNEUSD2cp0#9_;*9&Z
zBBJ*d{&Kj#-7bNl<b=($32NP;vnNm2p1j1;-Shshj^FQV?w!4($nbj+SB=Ms2f><q
z|LW)N-IMft*PmOv@0lMz>!9&<_4HHnCih$Yxoeicmc6PmS90@@=l_^5G1qte+kU||
zaMP^&uXZnYbG#L>;8fR!`)l9N*tfCt;&-#Y^Y52eur5fCJ`^swse!>JCF(#EYtR>i
z{-(*xT6BNyO!Ka)zJ6unrTBT#|Ek=>@2lSDcCvq2EC0%Wo~ZmZ{=EY6Pq{POv$M;u
zZq@PO-Lam%`jWNIr=J_PdEQT(@ckU8_QvI3Z(P5&<7hhfyZU?o?@SYDXg6W|vaj^}
z5&y{3PnX!+Tff<Rxhj73>LuCwUF)3wJ?MPl|E)GQakIv;YfJe>Ewj`9T-h~mPs#V<
zkN2%Zm=`$DGA%1z^8cLJIbP`?<8^v}52yO9E%~U)s2*CC`EHeQ_4F%QH?{u0+q&U%
zv?GI@(51wHP{I9ix7qzU<r(Ih%qWdmT5|X3#n7EsqwoBxDl9Ag5r24tS7w!y^pz=w
zmrS1@|Nq<h^keU%huc}t<)1C6i9S*5dt2q-56(;J_k_Rw+ZpqzXXYxem%sR1ShuQ#
zs_VQl*d4iRg+@UAkCZaoSME|wA116iaNi}Q`Yfxu=X^WsKYJg4yO6tTdfuKpxeakz
z^QZ6o-2J5O!-Q5|m6wZlUR>{=RdC(VYT3v7&v`HR%Xizq|LAP7-}K48YuApL$IdZy
z{`KtXyJn>;OFu96?p^G*W76L@&ps3%<DEIv*!9;b_UilZzw2HSUcIQFb?<?C5u+H#
zqPK;+tztBDikeG4#)R9x>K9h`4%eR`raQIl{q$MVcamm{pY6?ej`~tl<^1DP>A&4m
zJ@bMWCW>CV>%G+1dg(>w*s0%zm+ubsTJ%J<_VvRjX2&N86;AVh;QjFX*IV67qUGM+
zeVPBuqFi2&<3`YeD|c323fC(<E4udfUAEBWGP-|XzDx{e?v6FPzjd<R*Hyn~XRexl
z&erkQjhA~D-meY#^*#RU|6RH#=6*jrK{lg5X8Jk){N2)8tIa&?KR^D$xXt(LrG7iv
zYdhp#-CO!{_VW1h!uxDLRbFrN4F7-r!1~n*2Jc=^yZf)2p}iv4`^T4~D)u#pau4)X
zgf#MVuGLe!x#9BH4!*W+WiNN_{+lMgWve$o|D{roON+IaM9X>F=dG}ESd#O8^^>Z*
z`)m56J1xEWbteBSEi8LpU9+^r`r-602Ah<p$M#vT{2Cs<{mWI?OLM*1>edD2zP)t+
z@0GW|p1uCI{IFQ$*RMakUP|*X;XfuDEFBhgs;VwK?0aaD{cHRC@4d3h)xK1;N9}d}
zbw1u(+pOj8Z3}HPFLOJO<L&%RA11t$yS~m$fW3N&v|K^`g|)YT>-m}nyx!(HfA`(F
z<}T5@zx01k*}h@L6R+*&6)p2c?kUeJWk@TG=YIb4+Tp#@(zaXf<bPgaq8q*R^}8bO
z#3!a7_|K_kFV(+yvpiJch%!U>pEoz3FrM?Y+8z7y!O8II_}wqXZ{|dNJ}n;m<7>If
z|4m^pe^noDJL-~|J$+xv^e=DQ|BCx@a2{Z0U%Hji+x@51iQ1`mZ2uhczf-I6;?=Z$
zn=%rXz81gcU0>V2WoyQT@8{<gOKY^gI_drYdr!&R*qgb^S&VZPRQn|L?^Z-cyuTxD
zy=47e@x48lwiI64U!zjT;W>%dI;Q`Lu_SL&?wYCp9?6(b)m@UDQr<p0yXJQAL;maL
zdd1P@zbaCjOU}MceE$9F{NJ;tb1#mT@BaT`rrEi#AN=w@*yoq`e|cc^a(BO*eq)%i
z&#x~`FaN49zrTD>jQ@x4^8D*%8yI@7gy`44V|qFFxQhJsU3WuU-$l-fIhwO-y53Cn
zzb9{BTJHArbDsX)-Szr^%R;}L%VIX&c8>RT#ch#rCv91sJ9m|HbIWsMyW@*Cb2xqD
z(mdh0>$lYQOWXM8%RO!Uuy_63yYJHfy%gGSxxLi%lKZ`vX~jo)#V5sR=6>wH)Iaar
zYnMzp<=9VU<{f(~dww&#ep7Zh{#tIS>TmV1uey#(Jd86EZdrWaAY*=T>I1$n9@gJH
zW|w*UujR{UmI~CJTee0z!lrJD$-cN(6SowvU!Au0j*9Jmy_z?-9Io<~^M5=cmHFK+
z^Y*=iocFeOUHUz1`fH8I{fB%1N8h@%KQuTi`_7MjllzN;AG~VY9rsxFcMSXSVqG1N
s4`I%raYa9Y(SgR%0axq;&tLzaX??oMB;4~L0|Nttr>mdKI;Vst0P|?&CIA2c

literal 0
HcmV?d00001

diff --git a/components/esp_lcd/test_apps/rgb_lcd/resources/pictures/world.yuv b/components/esp_lcd/test_apps/rgb_lcd/resources/pictures/world.yuv
new file mode 100644
index 0000000000..aa338e19b2
--- /dev/null
+++ b/components/esp_lcd/test_apps/rgb_lcd/resources/pictures/world.yuv
@@ -0,0 +1 @@
+��Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���^���i���sК�o���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���[���f���qɒ�u���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���]���pƉ�z��������n���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Z���l���wځ�������u���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���eŀ�����������j���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���^�������������q���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���jۀ�����������f���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���b�������������m���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���n����������밯a���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���fʀ�����������i���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���r����������뷘]���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���k�����������묾d���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���v����������齄Z���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���n����������벨`���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���z����������|־�Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���s����������빑\���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���~����������x���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���w����������往Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���[�������������t���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���{����������{Ͼ�Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���`�������������p���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y�������������w���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���d�������������k���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���\�������������s���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���hҀ�����������g���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���`�������������n���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���l����������뭹c���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���d�������������k���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Z���d���`���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���p����������봢_���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���hҀ�����������f���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���v����泥`���Y���Y���Y���Y���Y���Y���Y���Y���[���k���vӊ�yז�s���_���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���t����������뻋[���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���l����������믲b���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���sՍ�xՍ�xՍ�xՍ�xՐ�vʾ�Y���Y���Y���Y���wՍ�xՍ�xՍ�xՍ�xՖ�s���Y���Y���d���������r���Y���Y���Y���Y���Y���Y���Y���a���|����������~೦`���Y���Y���Y���Y���Y���Y���z����������}ھ�Y���Y���a���v؄�}��h���Y���Y���Y���x����������~ྀY���Y���Y���Y���Y���Y���Y���Y���Y���e���wڃ�~��zԣ�j���Y���p����������붛^���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���}����������zȾ�Y���Y���Y���[�������������u���Y���Y���n��������}ܾ�Y���Y���Y���Y���Y���Y���`���~��������������x���Y���Y���Y���Y���Y���Y���~����������yľ�Y���c���~������䵟_���Y���Y���}����������zɾ�Y���Y���Y���Y���Y���Y���Y���Y���oҀ�����������g���t����������뼆Z���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Z�������������v���Y���Y���Y���_�������������q���Y���Y���q��������붙]���Y���Y���Y���Y���[���{����������������뭹c���Y���Y���Y���Y���[�������������u���\���|����������m���Y���Z�������������v���Y���Y���Y���Y���Y���Y���Y���lӀ�������������w���x����������}پ�Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���^�������������q���Y���Y���Y���c�������������m���Y���Y���q��������믲b���Y���Y���Y���Y���o��������������������p���Y���Y���Y���Y���_�������������q���s������������x���Y���^�������������q���Y���Y���Y���Y���Y���Y���_�����������������}܆�}����������yþ�Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���b�������������n���Y���Y���Y���g̀�����������i���Y���Y���n��������물d���Y���Y���Y���^�������������x���]���nڀ�����z̾�Y���Y���Y���Y���c�������������w���������������}ܾ�Y���b�������������m���Y���Y���Y���Y���Y���Y���u����������������������������u���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���fɀ�����������i���Y���Y���Y���k������������d���Y���Y���eÀ���������f���Y���Y���Y���p����������贡_���Y���\�������껉[���Y���Y���Y���g΀�������������������������꽄Z���fǀ�����������i���Y���Y���Y���Y���Y���d�������������zǵ�^���a���~������������p���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���j�������������e���Y���Y���Y���o����������벩`���Y���Y���Z���x��v‚�����e���Y���Y���Z���~����������s���Y���Y���Y���|����뱫a���Y���Y���Y���k����������������s„�}��������꽄Z���jހ�����������e���Y���Y���Y���Y���Y���v����������紣_���Y���Y���q������������l���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���n����������뱬a���Y���Y���Y���s����������빒\���Y���Y���Y���Y���Y�����뭻d���Y���Y���fǀ�����������e���Y���Y���Y���z������e���Y���Y���Y���p������������ꬸd���Y���p��������}ܾ�Y���n����������뱬a���Y���Y���Y���Y���]�������������r���Y���Y���Y���i؀�����������h���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���s����������블]���Y���Y���Y���x����������澁Y���Y���Y���Y���Y���Z�����믵b���Y���Y���t����������~߼�Z���Y���Y���Y���y������h���Y���Y���Y���s������������o���Y���Y���k��������w���Y���r����������븕]���Y���Y���Y���Y���kހ���������뮶c���Y���Y���Y���k�����������물d���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���w����������罂Y���Y���Y���Y���|����������{о�Y���Y���Y���Y���Y���\�����뱮b���Y���[�������������s���Y���Y���Y���fǀ�������k���Y���Y���Y���x����������亏\���Y���Y���fƀ�������l���Y���w����������罂Y���Y���Y���Y���Y���z����������{о�Y���Y���Y���Y���o����������볦`���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���{����������|Ҿ�Y���Y���Y���Y�������������w���Y���Y���Y���Y���Y���^�����벧`���Y���eŀ�����������j���Y���Y���Y���u��������l���Y���Y���\���|����������zɾ�Y���Y���Y���^�������}ڹ�\���Y���{����������|Ӿ�Y���Y���Y���Y���^�������������p���Y���Y���Y���Y���s����������빏\���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y�������������w���Y���Y���Y���]�������������s���Y���Y���Y���Y���Y���b�����뷙]���Y���o����������벨`���Y���Y���Y���|��������m���[���h���}������������v���Y���Y���Y���Y���m̎�wή�c���Y���Y�������������x���Y���Y���Y���Y���hӀ�����������e���Y���Y���Y���Y���w����������侀Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���\�������������s���Y���Y���Y���a�������������o���Y���Y���Y���Y���Y���fƀ���뼇Z���Y���x����������~ὂY���Y���Y���Y�����������������������������r���Y���Y���Y���Y���Y���Y���Y���Y���\�������������s���Y���Y���Y���Y���r����������깐\���Y���Y���Y���Y���{����������{;�Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���`�������������o���Y���Y���Y���e€�����������k���Y���Y���Y���Y���Y���iڀ���~ᾀY���[�������������w���Y���Y���Y���Y�����������������������������m���Y���Y���Y���Y���Y���Y���Y���Y���`�������������o���Y���Y���Y���Y���|����������zɾ�Y���Y���Y���Y���Y�������������v���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���d�������������k���Y���Y���Y���iـ�����������g���Y���Y���Y���Y���Y���n����{Ͼ�Y���c�������������p���Y���Y���Y���Y���|������������㘽qŀ�����������i���Y���Y���Y���Y���Y���Y���Y���Y���d�������������k���Y���Y���Y���^�������������s���Y���Y���Y���Y���]�������������r���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���hՀ�����������g���Y���Y���Y���n����������믳b���Y���Y���Y���Y���Y���s����x���Y���iۀ�����������i���Y���Y���Y���Y���p����������p���^���iۀ�����������e���Y���Y���Y���Y���Y���Y���Y���Y���hՀ�����������g���Y���Y���Y���e�������������k���Y���Y���Y���Y���a�������������n���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���m����������뮶c���Y���Y���Y���q����������붜^���Y���Y���Y���Y���Y���y����t���Y���p����������뮷c���Y���Y���Y���Y���Z���������h���Y���Y���m����������뱭a���Y���Y���Y���Y���Y���Y���Y���Y���m����������뮶c���Y���Y���Y���k����������묿d���Y���Y���Y���Y���e�������������j���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���q����������뵟_���Y���Y���Y���u����������뼇Z���Y���Y���Y���Y���Y���~����o���Y���v����������붚^���Y���Y���Y���Y���Z�������묾d���Y���Y���r����������뷖]���Y���Y���Y���Y���Y���Y���Y���Y���q����������뵟_���Y���Y���Y���r����������뵠_���Y���Y���Y���Y���i؀�����������f���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���u����������뻉Z���Y���Y���Y���z����������}ھ�Y���Y���Y���Y���Y���]�������i���Y���|����������潂Y���Y���Y���Y���Y���]�������밯a���Y���Y���v����������轃Y���Y���Y���Y���Y���Y���Y���Y���Y���u����������뻉Z���Y���Y���Y���y����������꼆Z���Y���Y���Y���Y���m����������배b���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���y����������}ݾ�Y���Y���Y���Y���~����������yľ�Y���Y���Y���Y���Y���d�����뭻d���Z�������������z̾�Y���Y���Y���Y���Y���a�������뵟_���Y���Y���z����������|Ծ�Y���Y���Y���Y���Y���Y���Y���Y���Y���y����������}ݾ�Y���Y���Y���Y���~����������|Ӿ�Y���Y���Y���Y���Y���q����������붚^���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���}����������yƾ�Y���Y���Y���[�������������u���Y���Y���Y���Y���Y���k����뵝^���^�������������v���Y���Y���Y���Y���Y���fŀ�����뺏\���Y���Y���~����������x���Y���Y���Y���Y���Y���Y���Y���Y���Y���}����������yƾ�Y���Y���Y���[�������������w���Y���Y���Y���Y���Y���u����������꼅Z���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Z�������������u���Y���Y���Y���_�������������q���Y���Y���Y���Y���Y���s����罄Z���b�������������s���Y���Y���Y���Y���Y���k������潁Y���Y���[�������������s���Y���Y���Y���Y���Y���Y���Y���Y���Z�������������u���Y���Y���Y���_�������������t���Y���Y���Y���Y���Y���z����������}׾�Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���^�������������q���Y���Y���Y���c�������������m���Y���Y���Y���Y���Y���z����zɾ�Y���eĀ�����������p���Y���Y���Y���Y���Y���p������zʾ�Y���Y���_�������������p���Y���Y���Y���Y���Y���Y���Y���Y���^�������������q���Y���Y���Y���c�������������p���Y���Y���Y���Y���Y���~����������x���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���b�������������m���Y���Y���Y���gπ�����������h���Y���Y���Y���Y���]�������r���Y���i؀�����������m���Y���Y���Y���Y���Y���v������u���Y���Y���d�������������l���Y���Y���Y���Y���Y���Y���Y���Y���b�������������m���Y���Y���Y���g̀�����������m���Y���Y���Y���Y���[�������������t���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���gʀ�����������i���Y���Y���Y���l����������묾d���Y���Y���Y���Y���gʀ�����j���Y���k������������k���Y���Y���Y���Y���Y���}������o���Y���Y���hр�����������g���Y���Y���Y���Y���Y���Y���Y���Y���gˀ�����������i���Y���Y���Y���iր�����������k���Y���Y���Y���Y���_�������������p���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���k������������e���Y���Y���Y���p����������벧`���Y���Y���Y���Y���q����뱮b���Y���l������������j���Y���Y���Y���Y���]���������i���Y���Y���l����������뮸c���Y���Y���Y���Y���Y���Y���Y���Y���k������������e���Y���Y���Y���jހ�����������j���Y���Y���Y���Y���c�������������l���Y���Y���Y���Y���_���]���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���n����������벩a���Y���Y���Y���u����������빑\���Y���Y���Y���Y���{����漆Z���Y���n������������i���Y���Y���Y���Y���fǀ�����믳b���Y���Y���p����������봡_���Y���Y���Y���Y���Y���Y���Y���Y���n����������벩`���Y���Y���Y���k������������i���Y���Y���Y���Y���g̀�����������h���Y���Y���Y���^�����o���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���r����������블]���Y���Y���Y���}����������往Y���Y���Y���Y���a�������x���Y���Y���o������������i���Y���Y���Y���Y���o������漇Z���Y���Y���t����������뻋[���Y���Y���Y���Y���Y���Y���Y���Y���r����������븓]���Y���Y���Y���m������������i���Y���Y���Y���Y���n����������뭻d���Y���Y���Y���eÀ���g���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���u����������뼇Z���Y���Y���]�������������{Ҿ�Y���Y���Y���Y���o������n���Y���Y���n������������j���Y���Y���Y���Y���z������w���Y���Y���Y���x����������~߾�Y���Y���Y���Y���Y���Y���Y���Y���Y���u����������齃Y���Y���Y���Y���m������������j���Y���Y���Y���Y���v����������벨`���Y���Y���Y���m��뵠_���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���w����������龀Y���Y���Y���hԀ�����������yþ�Y���Y���Y���Z���}����밯b���Y���Y���l������������l���Y���Y���Y���_���������o���Y���Y���Y���}����������zȾ�Y���Y���Y���Y���Y���Y���Y���Y���Y���w����������~ᾀY���Y���Y���Y���u������������n���Y���Y���Y���[���~����������붜^���Y���Y���Y���x��}پ�Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���x����������뼅Z���Y���Y���u������������x���Y���Y���Y���gˀ�����|׽�Y���Y���Y���k�������������p���Y���Y���Y���n��������e���Y���Y���Z�������������u���Y���Y���Y���Y���Y���Y���Y���Y���Y���x����������往Y���Y���Y���]���������������r���Y���Y���Y���hҀ�����������뵟_���Y���Y���]�����s���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���x����������봡_���Y���`���������������|Ӿ�Y���Y���[���{������q���Y���Y���Y���fȀ�����������x���Y���Y���[���~������~޼�Z���Y���Y���^�������������q���Y���Y���Y���Y���Y���Y���Y���Y���Y���x����������빑\���Y���Y���q��������������{о�Y���Y���Z���z������������뮷c���Y���Y���p����g���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���w������������o���]���x��������������몹f���]���v������묽d���Y���Y���Y���a���������������i���]���t��������q���Y���Y���Y���b�������������m���Y���Y���Y���Y���Y���Y���Y���Y���Y���w������������n���[���iÀ�����������������j���]���s����������������t���[���e�����蹐\���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���u������������������������������������������|ս�Z���Y���Y���Y���[�������������������������묽d���Y���Y���Y���fǀ�����������i���Y���Y���Y���Y���Y���Y���Y���Y���Y���u��������������������~ހ���������������������|׀�������������������v���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���q������������������}܌�x����������������������l���Y���Y���Y���Y���Y���x����������������������yƽ�Y���Y���Y���Y���jހ�����������e���Y���Y���Y���Y���Y���Y���Y���Y���Y���q��������������������o���~��������������������i���������������������f���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���l������������������p���p��������������������~߹�\���Y���Y���Y���Y���Y���m����������������������f���Y���Y���Y���Y���n����������뱬a���Y���Y���Y���Y���Y���Y���Y���Y���Y���l������������������굟_���u������������������|׽�Z���~����������������|Խ�Z���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���c�����������������鴢_���hр�������������������k���Y���Y���Y���Y���Y���Y���^���������������������x½�Y���Y���Y���Y���Y���r����������븕]���Y���Y���Y���Y���Y���Y���Y���Y���Y���c�������������������s���Y���j׀�����������������k���Y���u����������������h���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Z���}��������������r���Y���\���~����������������yü�Z���Y���Y���Y���Y���Y���Y���Y���p����������������~ߵ�_���Y���Y���Y���Y���Y���w����������轃Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Z���}��������������~⶙]���Y���\�����������������{Ѽ�Z���Y���fƀ�������������w���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���n������������}۸�]���Y���Y���n��������������}ܵ�_���Y���Y���Y���Y���Y���Y���Y���Y���[���y������������㫻e���Y���Y���Y���Y���Y���Y���{����������|Ӿ�Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���n��������������h���Y���Y���Y���m܀�����������髾e���Y���Y���Z���x����������zɹ�\���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���[���z��������}گ�b���Y���Y���Y���[���v����������{ҳ�_���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���[���p͂�������wɳ�`���Y���Y���Y���Y���Y���Y���Y�������������x���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���[���z����������j���Y���Y���Y���Y���Z���v����������g���Y���Y���Y���Y���\���sЄ�}��|ڜ�o���[���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���\���oƑ�ư�o���\���Y���Y���Y���Y���Y���Z���i���s͔�sã�j���Z���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Z���_���[���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���\���oƐ�vϙ�p���`���Y���Y���Y���Y���Y���Y���Z���j���uЖ�r���c���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y���Y�
\ No newline at end of file
diff --git a/components/hal/esp32s3/include/hal/lcd_ll.h b/components/hal/esp32s3/include/hal/lcd_ll.h
index 41a886b2af..f2cc1487be 100644
--- a/components/hal/esp32s3/include/hal/lcd_ll.h
+++ b/components/hal/esp32s3/include/hal/lcd_ll.h
@@ -28,6 +28,10 @@ extern "C" {
 #define LCD_LL_CLK_FRAC_DIV_AB_MAX 64  // LCD_CLK = LCD_CLK_S / (N + b/a), the a/b register is 6 bit-width
 #define LCD_LL_PCLK_DIV_MAX        64  // LCD_PCLK = LCD_CLK / MO, the MO register is 6 bit-width
 
+#define LCD_LL_COLOR_RANGE_TO_REG(range) (uint8_t[]){0,1}[(range)]
+#define LCD_LL_CONV_STD_TO_REG(std)      (uint8_t[]){0,1}[(std)]
+#define LCD_LL_YUV_SAMPLE_TO_REG(sample) (uint8_t[]){0,1,2}[(sample)]
+
 /**
  * @brief Enable clock gating
  *
@@ -144,6 +148,92 @@ static inline void lcd_ll_enable_rgb_yuv_convert(lcd_cam_dev_t *dev, bool en)
     dev->lcd_rgb_yuv.lcd_conv_bypass = en;
 }
 
+/**
+ * @brief Set convert data line width
+ *
+ * @param dev LCD register base address
+ * @param width data line width (8 or 16)
+ */
+static inline void lcd_ll_set_convert_data_width(lcd_cam_dev_t *dev, uint32_t width)
+{
+    HAL_ASSERT(width == 8 || width == 16);
+    dev->lcd_rgb_yuv.lcd_conv_mode_8bits_on = (width == 8) ? 1 : 0;
+}
+
+/**
+ * @brief Set the color range of input data
+ *
+ * @param dev LCD register base address
+ * @param range Color range
+ */
+static inline void lcd_ll_set_input_color_range(lcd_cam_dev_t *dev, lcd_color_range_t range)
+{
+    dev->lcd_rgb_yuv.lcd_conv_data_in_mode = LCD_LL_COLOR_RANGE_TO_REG(range);
+}
+
+/**
+ * @brief Set the color range of output data
+ *
+ * @param dev LCD register base address
+ * @param range Color range
+ */
+static inline void lcd_ll_set_output_color_range(lcd_cam_dev_t *dev, lcd_color_range_t range)
+{
+    dev->lcd_rgb_yuv.lcd_conv_data_out_mode = LCD_LL_COLOR_RANGE_TO_REG(range);
+}
+
+/**
+ * @brief Set YUV conversion standard
+ *
+ * @param dev LCD register base address
+ * @param std YUV conversion standard
+ */
+static inline void lcd_ll_set_yuv_convert_std(lcd_cam_dev_t *dev, lcd_yuv_conv_std_t std)
+{
+    dev->lcd_rgb_yuv.lcd_conv_protocol_mode = LCD_LL_CONV_STD_TO_REG(std);
+}
+
+/**
+ * @brief Set the converter mode: RGB565 to YUV
+ *
+ * @param dev LCD register base address
+ * @param yuv_sample YUV sample mode
+ */
+static inline void lcd_ll_set_convert_mode_rgb_to_yuv(lcd_cam_dev_t *dev, lcd_yuv_sample_t yuv_sample)
+{
+    dev->lcd_rgb_yuv.lcd_conv_trans_mode = 1;
+    dev->lcd_rgb_yuv.lcd_conv_yuv_mode = LCD_LL_YUV_SAMPLE_TO_REG(yuv_sample);
+    dev->lcd_rgb_yuv.lcd_conv_yuv2yuv_mode = 3;
+}
+
+/**
+ * @brief Set the converter mode: YUV to RGB565
+ *
+ * @param dev LCD register base address
+ * @param yuv_sample YUV sample mode
+ */
+static inline void lcd_ll_set_convert_mode_yuv_to_rgb(lcd_cam_dev_t *dev, lcd_yuv_sample_t yuv_sample)
+{
+    dev->lcd_rgb_yuv.lcd_conv_trans_mode = 0;
+    dev->lcd_rgb_yuv.lcd_conv_yuv_mode = LCD_LL_YUV_SAMPLE_TO_REG(yuv_sample);
+    dev->lcd_rgb_yuv.lcd_conv_yuv2yuv_mode = 3;
+}
+
+/**
+ * @brief Set the converter mode: YUV to YUV
+ *
+ * @param dev LCD register base address
+ * @param src_sample Source YUV sample mode
+ * @param dst_sample Destination YUV sample mode
+ */
+static inline void lcd_ll_set_convert_mode_yuv_to_yuv(lcd_cam_dev_t *dev, lcd_yuv_sample_t src_sample, lcd_yuv_sample_t dst_sample)
+{
+    HAL_ASSERT(src_sample != dst_sample);
+    dev->lcd_rgb_yuv.lcd_conv_trans_mode = 1;
+    dev->lcd_rgb_yuv.lcd_conv_yuv_mode = LCD_LL_YUV_SAMPLE_TO_REG(src_sample);
+    dev->lcd_rgb_yuv.lcd_conv_yuv2yuv_mode = LCD_LL_YUV_SAMPLE_TO_REG(dst_sample);
+}
+
 /**
  * @brief Set clock cycles of each transaction phases
  *
diff --git a/components/hal/include/hal/lcd_types.h b/components/hal/include/hal/lcd_types.h
index 010a44566c..0bf2b412bd 100644
--- a/components/hal/include/hal/lcd_types.h
+++ b/components/hal/include/hal/lcd_types.h
@@ -28,6 +28,39 @@ typedef enum {
     LCD_RGB_ENDIAN_BGR, /*!< RGB data endian: BGR */
 } lcd_color_rgb_endian_t;
 
+/**
+ * @brief LCD color space
+ */
+typedef enum {
+    LCD_COLOR_SPACE_RGB, /*!< Color space: RGB */
+    LCD_COLOR_SPACE_YUV, /*!< Color space: YUV */
+} lcd_color_space_t;
+
+/**
+ * @brief LCD color range
+ */
+typedef enum {
+    LCD_COLOR_RANGE_LIMIT, /*!< Limited color range */
+    LCD_COLOR_RANGE_FULL,  /*!< Full color range */
+} lcd_color_range_t;
+
+/**
+ * @brief YUV sampling method
+ */
+typedef enum {
+    LCD_YUV_SAMPLE_422, /*!< YUV 4:2:2 sampling */
+    LCD_YUV_SAMPLE_420, /*!< YUV 4:2:0 sampling */
+    LCD_YUV_SAMPLE_411, /*!< YUV 4:1:1 sampling */
+} lcd_yuv_sample_t;
+
+/**
+ * @brief The standard used for conversion between RGB and YUV
+ */
+typedef enum {
+    LCD_YUV_CONV_STD_BT601, /*!< YUV<->RGB conversion standard: BT.601 */
+    LCD_YUV_CONV_STD_BT709, /*!< YUV<->RGB conversion standard: BT.709 */
+} lcd_yuv_conv_std_t;
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in b/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
index 9ac34bc0ef..ba31bfe8c5 100644
--- a/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
@@ -591,6 +591,10 @@ config SOC_LCD_RGB_DATA_WIDTH
     int
     default 16
 
+config SOC_LCD_SUPPORT_RGB_YUV_CONV
+    bool
+    default y
+
 config SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH
     int
     default 128
diff --git a/components/soc/esp32s3/include/soc/soc_caps.h b/components/soc/esp32s3/include/soc/soc_caps.h
index 333d6364c1..96997230b6 100644
--- a/components/soc/esp32s3/include/soc/soc_caps.h
+++ b/components/soc/esp32s3/include/soc/soc_caps.h
@@ -235,6 +235,7 @@
 #define SOC_LCD_RGB_PANELS              (1U) /*!< Support one RGB LCD panel */
 #define SOC_LCD_I80_BUS_WIDTH           (16) /*!< Intel 8080 bus width */
 #define SOC_LCD_RGB_DATA_WIDTH          (16) /*!< Number of LCD data lines */
+#define SOC_LCD_SUPPORT_RGB_YUV_CONV    (1)  /*!< Support color format conversion between RGB and YUV */
 
 /*-------------------------- RTC CAPS --------------------------------------*/
 #define SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH       (128)

From e29170bce95948d7887835853cbc90437cd4f009 Mon Sep 17 00:00:00 2001
From: chenjianhua <chenjianhua@espressif.com>
Date: Mon, 1 Aug 2022 15:07:13 +0800
Subject: [PATCH 128/665] Bluedroid: Configurable option to modify max gatt
 service attributes count

---
 components/bt/host/bluedroid/Kconfig.in              |  7 +++++++
 components/bt/host/bluedroid/api/esp_gatts_api.c     |  7 ++++++-
 .../host/bluedroid/api/include/api/esp_gatt_defs.h   |  2 +-
 .../host/bluedroid/api/include/api/esp_gatts_api.h   |  2 +-
 .../host/bluedroid/btc/profile/std/gatt/btc_gatts.c  | 12 ++++++------
 .../bluedroid/btc/profile/std/include/btc_gatts.h    |  6 +++---
 .../common/include/common/bluedroid_user_config.h    |  5 +++++
 7 files changed, 29 insertions(+), 12 deletions(-)

diff --git a/components/bt/host/bluedroid/Kconfig.in b/components/bt/host/bluedroid/Kconfig.in
index 5c0b84c829..dd65fdca3e 100644
--- a/components/bt/host/bluedroid/Kconfig.in
+++ b/components/bt/host/bluedroid/Kconfig.in
@@ -173,6 +173,13 @@ config BT_GATT_MAX_SR_PROFILES
     help
         Maximum GATT Server Profiles Count
 
+config BT_GATT_MAX_SR_ATTRIBUTES
+    int "Max GATT Service Attributes"
+    depends on BT_GATTS_ENABLE && BT_BLUEDROID_ENABLED
+    range 1 500
+    default 100
+    help
+        Maximum GATT Service Attributes Count
 
 
 choice BT_GATTS_SEND_SERVICE_CHANGE_MODE
diff --git a/components/bt/host/bluedroid/api/esp_gatts_api.c b/components/bt/host/bluedroid/api/esp_gatts_api.c
index 881aec7fe7..cbeabf6485 100644
--- a/components/bt/host/bluedroid/api/esp_gatts_api.c
+++ b/components/bt/host/bluedroid/api/esp_gatts_api.c
@@ -85,7 +85,7 @@ esp_err_t esp_ble_gatts_create_service(esp_gatt_if_t gatts_if,
 
 esp_err_t esp_ble_gatts_create_attr_tab(const esp_gatts_attr_db_t *gatts_attr_db,
                                         esp_gatt_if_t gatts_if,
-                                        uint8_t max_nb_attr,
+                                        uint16_t max_nb_attr,
                                         uint8_t srvc_inst_id)
 {
     btc_msg_t msg = {0};
@@ -93,6 +93,11 @@ esp_err_t esp_ble_gatts_create_attr_tab(const esp_gatts_attr_db_t *gatts_attr_db
 
     ESP_BLUEDROID_STATUS_CHECK(ESP_BLUEDROID_STATUS_ENABLED);
 
+    if (max_nb_attr > ESP_GATT_ATTR_HANDLE_MAX) {
+        LOG_ERROR("%s the number of attribute should not be greater than CONFIG_BT_GATT_MAX_SR_ATTRIBUTES\n");
+        return ESP_ERR_INVALID_ARG;
+    }
+
     msg.sig = BTC_SIG_API_CALL;
     msg.pid = BTC_PID_GATTS;
     msg.act = BTC_GATTS_ACT_CREATE_ATTR_TAB;
diff --git a/components/bt/host/bluedroid/api/include/api/esp_gatt_defs.h b/components/bt/host/bluedroid/api/include/api/esp_gatt_defs.h
index bf9546feba..3e5a9c190f 100644
--- a/components/bt/host/bluedroid/api/include/api/esp_gatt_defs.h
+++ b/components/bt/host/bluedroid/api/include/api/esp_gatt_defs.h
@@ -18,7 +18,7 @@ extern "C" {
 /// GATT INVALID HANDLE
 #define ESP_GATT_ILLEGAL_HANDLE             0
 /// GATT attribute max handle
-#define ESP_GATT_ATTR_HANDLE_MAX            100
+#define ESP_GATT_ATTR_HANDLE_MAX            UC_CONFIG_BT_GATT_MAX_SR_ATTRIBUTES
 #define ESP_GATT_MAX_READ_MULTI_HANDLES     10           /* Max attributes to read in one request */
 
 
diff --git a/components/bt/host/bluedroid/api/include/api/esp_gatts_api.h b/components/bt/host/bluedroid/api/include/api/esp_gatts_api.h
index 6215f57f7e..ae1a0245b8 100644
--- a/components/bt/host/bluedroid/api/include/api/esp_gatts_api.h
+++ b/components/bt/host/bluedroid/api/include/api/esp_gatts_api.h
@@ -351,7 +351,7 @@ esp_err_t esp_ble_gatts_create_service(esp_gatt_if_t gatts_if,
  */
 esp_err_t esp_ble_gatts_create_attr_tab(const esp_gatts_attr_db_t *gatts_attr_db,
                                             esp_gatt_if_t gatts_if,
-                                            uint8_t max_nb_attr,
+                                            uint16_t max_nb_attr,
                                             uint8_t srvc_inst_id);
 /**
  * @brief           This function is called to add an included service. This function have to be called between
diff --git a/components/bt/host/bluedroid/btc/profile/std/gatt/btc_gatts.c b/components/bt/host/bluedroid/btc/profile/std/gatt/btc_gatts.c
index 4f49c8872e..dacf03c92a 100644
--- a/components/bt/host/bluedroid/btc/profile/std/gatt/btc_gatts.c
+++ b/components/bt/host/bluedroid/btc/profile/std/gatt/btc_gatts.c
@@ -127,7 +127,7 @@ void btc_gatts_arg_deep_copy(btc_msg_t *msg, void *p_dest, void *p_src)
         break;
     }
     case BTC_GATTS_ACT_CREATE_ATTR_TAB: {
-        uint8_t num_attr = src->create_attr_tab.max_nb_attr;
+        uint16_t num_attr = src->create_attr_tab.max_nb_attr;
         if (src->create_attr_tab.gatts_attr_db && (num_attr > 0)) {
             dst->create_attr_tab.gatts_attr_db = (esp_gatts_attr_db_t *) osi_malloc(sizeof(esp_gatts_attr_db_t) * num_attr);
             if (dst->create_attr_tab.gatts_attr_db) {
@@ -217,7 +217,7 @@ void btc_gatts_arg_deep_free(btc_msg_t *msg)
 
 static void btc_gatts_act_create_attr_tab(esp_gatts_attr_db_t *gatts_attr_db,
                                                         esp_gatt_if_t gatts_if,
-                                                        uint8_t max_nb_attr,
+                                                        uint16_t max_nb_attr,
                                                         uint8_t srvc_inst_id)
 {
     uint16_t uuid = 0;
@@ -568,24 +568,24 @@ static void btc_gatts_inter_cb(tBTA_GATTS_EVT event, tBTA_GATTS *p_data)
                 //save the service handle to the btc module after used
                 //the attribute table method to creat a service
                 bta_to_btc_uuid(&btc_creat_tab_env.svc_uuid, &p_data->create.uuid);
-                uint8_t index = btc_creat_tab_env.handle_idx;
+                uint16_t index = btc_creat_tab_env.handle_idx;
                 btc_creat_tab_env.svc_start_hdl = p_data->create.service_id;
                 btc_creat_tab_env.handles[index] = p_data->create.service_id;
                 break;
             }
             case BTA_GATTS_ADD_INCL_SRVC_EVT: {
-                uint8_t index = btc_creat_tab_env.handle_idx;
+                uint16_t index = btc_creat_tab_env.handle_idx;
                 btc_creat_tab_env.handles[index] = p_data->add_result.attr_id;
                 break;
             }
             case BTA_GATTS_ADD_CHAR_EVT: {
-                uint8_t index = btc_creat_tab_env.handle_idx;
+                uint16_t index = btc_creat_tab_env.handle_idx;
                 btc_creat_tab_env.handles[index] = p_data->add_result.attr_id - 1;
                 btc_creat_tab_env.handles[index+1] = p_data->add_result.attr_id;
                 break;
             }
             case BTA_GATTS_ADD_CHAR_DESCR_EVT: {
-                uint8_t index = btc_creat_tab_env.handle_idx;
+                uint16_t index = btc_creat_tab_env.handle_idx;
                 btc_creat_tab_env.handles[index] = p_data->add_result.attr_id;
                 break;
             }
diff --git a/components/bt/host/bluedroid/btc/profile/std/include/btc_gatts.h b/components/bt/host/bluedroid/btc/profile/std/include/btc_gatts.h
index 35a09a5fdd..866495646c 100644
--- a/components/bt/host/bluedroid/btc/profile/std/include/btc_gatts.h
+++ b/components/bt/host/bluedroid/btc/profile/std/include/btc_gatts.h
@@ -55,7 +55,7 @@ typedef union {
     struct create_attr_tab_args{
         esp_gatt_if_t gatts_if;
         uint8_t srvc_inst_id;
-        uint8_t max_nb_attr;
+        uint16_t max_nb_attr;
         esp_gatts_attr_db_t *gatts_attr_db;
     }create_attr_tab;
 
@@ -149,8 +149,8 @@ typedef struct {
     esp_bt_uuid_t svc_uuid;
     bool        is_tab_creat_svc;
     bool      is_use_svc;
-    uint8_t   num_handle;
-    uint8_t   handle_idx;
+    uint16_t   num_handle;
+    uint16_t   handle_idx;
     uint16_t handles[ESP_GATT_ATTR_HANDLE_MAX];
 } esp_btc_creat_tab_t;
 
diff --git a/components/bt/host/bluedroid/common/include/common/bluedroid_user_config.h b/components/bt/host/bluedroid/common/include/common/bluedroid_user_config.h
index e6aae09935..6cafa6e41e 100644
--- a/components/bt/host/bluedroid/common/include/common/bluedroid_user_config.h
+++ b/components/bt/host/bluedroid/common/include/common/bluedroid_user_config.h
@@ -258,6 +258,11 @@
 #define UC_CONFIG_BT_GATT_MAX_SR_PROFILES       8
 #endif
 
+#ifdef CONFIG_BT_GATT_MAX_SR_ATTRIBUTES
+#define UC_CONFIG_BT_GATT_MAX_SR_ATTRIBUTES     CONFIG_BT_GATT_MAX_SR_ATTRIBUTES
+#else
+#define UC_CONFIG_BT_GATT_MAX_SR_ATTRIBUTES     100
+#endif
 
 #ifdef CONFIG_BT_GATTS_SEND_SERVICE_CHANGE_MODE
 #define UC_BT_GATTS_SEND_SERVICE_CHANGE_MODE    CONFIG_BT_GATTS_SEND_SERVICE_CHANGE_MODE

From 5726f3d8cb8d117889a2969e655f248c9d79b8a8 Mon Sep 17 00:00:00 2001
From: wanlei <wanlei@espressif.com>
Date: Wed, 17 Aug 2022 15:03:56 +0800
Subject: [PATCH 129/665] spi_master: add check for 'post_cb' when flag
 'SPI_DEVICE_NO_RETURN_RESULT' is set

There are two ways to know which transaction descriptor is finished,
by either calling `spi_device_get_trans_result`, or getting it from `post_cb`.
When `SPI_DEVICE_NO_RETURN_RESULT` is set, driver will not push finished
transaction descriptors into the queue. So you can't get it from
`spi_device_get_trans_result`. The only way to know this is via `post_cb`.

update document for function `spi_bus_add_device`
---
 components/driver/include/driver/spi_master.h | 3 ++-
 components/driver/spi_master.c                | 6 ++++++
 2 files changed, 8 insertions(+), 1 deletion(-)

diff --git a/components/driver/include/driver/spi_master.h b/components/driver/include/driver/spi_master.h
index 16c9e26e79..6623a9b5d0 100644
--- a/components/driver/include/driver/spi_master.h
+++ b/components/driver/include/driver/spi_master.h
@@ -166,7 +166,8 @@ typedef struct spi_device_t *spi_device_handle_t;  ///< Handle for a device on a
  * @param dev_config SPI interface protocol config for the device
  * @param handle Pointer to variable to hold the device handle
  * @return
- *         - ESP_ERR_INVALID_ARG   if parameter is invalid
+ *         - ESP_ERR_INVALID_ARG   if parameter is invalid or configuration combination is not supported (e.g.
+ *                                 `dev_config->post_cb` isn't set while flag `SPI_DEVICE_NO_RETURN_RESULT` is enabled)
  *         - ESP_ERR_NOT_FOUND     if host doesn't have any free CS slots
  *         - ESP_ERR_NO_MEM        if out of memory
  *         - ESP_OK                on success
diff --git a/components/driver/spi_master.c b/components/driver/spi_master.c
index c6f9d5004c..d31fdf2c54 100644
--- a/components/driver/spi_master.c
+++ b/components/driver/spi_master.c
@@ -329,6 +329,12 @@ esp_err_t spi_bus_add_device(spi_host_device_t host_id, const spi_device_interfa
     SPI_CHECK(dev_config->cs_ena_pretrans <= 1 || (dev_config->address_bits == 0 && dev_config->command_bits == 0) ||
         (dev_config->flags & SPI_DEVICE_HALFDUPLEX), "In full-duplex mode, only support cs pretrans delay = 1 and without address_bits and command_bits", ESP_ERR_INVALID_ARG);
 #endif
+
+    //Check post_cb status when `SPI_DEVICE_NO_RETURN_RESULT` flag is set.
+    if (dev_config->flags & SPI_DEVICE_NO_RETURN_RESULT) {
+        SPI_CHECK(dev_config->post_cb != NULL, "use feature flag 'SPI_DEVICE_NO_RETURN_RESULT' but no post callback function sets", ESP_ERR_INVALID_ARG);
+    }
+
     uint32_t lock_flag = ((dev_config->spics_io_num != -1)? SPI_BUS_LOCK_DEV_FLAG_CS_REQUIRED: 0);
 
     spi_bus_lock_dev_config_t lock_config = {

From 601982ccad926a858dc2c08640439f15d57b9843 Mon Sep 17 00:00:00 2001
From: xueyunfei <xueyunfei@espressif.com>
Date: Mon, 8 Aug 2022 14:28:07 +0800
Subject: [PATCH 130/665] esp_wifi:add clear ap list interface

---
 components/esp_wifi/include/esp_wifi.h | 15 +++++++++++++++
 1 file changed, 15 insertions(+)

diff --git a/components/esp_wifi/include/esp_wifi.h b/components/esp_wifi/include/esp_wifi.h
index c58ee53fe6..41879009a3 100644
--- a/components/esp_wifi/include/esp_wifi.h
+++ b/components/esp_wifi/include/esp_wifi.h
@@ -453,6 +453,21 @@ esp_err_t esp_wifi_scan_get_ap_num(uint16_t *number);
 esp_err_t esp_wifi_scan_get_ap_records(uint16_t *number, wifi_ap_record_t *ap_records);
 
 
+/**
+  * @brief     Clear AP list found in last scan
+  *
+  * @attention When the obtained ap list fails,bss info must be cleared,otherwise it may cause memory leakage.
+  *
+  * @return
+  *    - ESP_OK: succeed
+  *    - ESP_ERR_WIFI_NOT_INIT: WiFi is not initialized by esp_wifi_init
+  *    - ESP_ERR_WIFI_NOT_STARTED: WiFi is not started by esp_wifi_start
+  *    - ESP_ERR_WIFI_MODE: WiFi mode is wrong
+  *    - ESP_ERR_INVALID_ARG: invalid argument
+  */
+esp_err_t esp_wifi_clear_ap_list(void);
+
+
 /**
   * @brief     Get information of AP which the ESP32 station is associated with
   *

From b9a0a3d5c4cefe76449e96ed4db43cd0e328e949 Mon Sep 17 00:00:00 2001
From: xueyunfei <xueyunfei@espressif.com>
Date: Wed, 17 Aug 2022 15:43:34 +0800
Subject: [PATCH 131/665] esp_wifi:fix some wifi bugs

   1 esp32c2: mv multiphy api out of ESP_MESH_SUPPORT macro

   2 clear bss info when wifi stop

   3 add clear ap list interface
---
 components/esp_wifi/lib | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/esp_wifi/lib b/components/esp_wifi/lib
index cf381efc7e..845af059ec 160000
--- a/components/esp_wifi/lib
+++ b/components/esp_wifi/lib
@@ -1 +1 @@
-Subproject commit cf381efc7ebd3c607fd9ab00599bb71c95fcc305
+Subproject commit 845af059ecbb64cb175df20cd6e61d956fdf2a66

From 6864f72ab7b11de08b8a8422628618765a729111 Mon Sep 17 00:00:00 2001
From: wanlei <wanlei@espressif.com>
Date: Wed, 17 Aug 2022 15:49:36 +0800
Subject: [PATCH 132/665] test: add new spi-sio multi-board test for all chip

test sio master only, and splited into master input & output ability
slave device work on full duplex mode to provide input/output source only
---
 .gitlab/ci/dependencies/dependencies.yml |   1 +
 .gitlab/ci/rules.yml                     | 298 +++++++++++++++++++++++
 .gitlab/ci/target-test.yml               |   9 +
 components/driver/test/test_spi_sio.c    | 221 +++++++++++------
 4 files changed, 454 insertions(+), 75 deletions(-)

diff --git a/.gitlab/ci/dependencies/dependencies.yml b/.gitlab/ci/dependencies/dependencies.yml
index 4ecef86f3c..be2f6d7c27 100644
--- a/.gitlab/ci/dependencies/dependencies.yml
+++ b/.gitlab/ci/dependencies/dependencies.yml
@@ -169,6 +169,7 @@ build:integration_test:
       - ethernet  # example_test*ethernet*
       - sdio      # UT_044, UT_045
       - usb       # USB Device & Host tests
+      - spi_multi # UT_C2_SPI_DUAL
   patterns:
     - "{0}-{1}-{2}"
     - "{0}-{2}"
diff --git a/.gitlab/ci/rules.yml b/.gitlab/ci/rules.yml
index 44023f79a9..c463124db9 100644
--- a/.gitlab/ci/rules.yml
+++ b/.gitlab/ci/rules.yml
@@ -229,6 +229,12 @@
   - "examples/peripherals/usb/host/**/**/**/*"
   - "examples/peripherals/usb/device/**/**/*"
 
+# for job: unit_test-spi_multi which has only one runner
+.patterns-unit_test-spi_multi: &patterns-unit_test-spi_multi
+  - "components/esp_serial_slave_link/**/*"
+  - "components/driver/**/*"
+  - "examples/peripherals/spi_slave*/**/*"
+
 
 ##############
 # if anchors #
@@ -1027,6 +1033,8 @@
       changes: *patterns-unit_test
     - <<: *if-dev-push
       changes: *patterns-unit_test-sdio
+    - <<: *if-dev-push
+      changes: *patterns-unit_test-spi_multi
 
 .rules:build:unit_test:
   rules:
@@ -1051,6 +1059,8 @@
       changes: *patterns-unit_test
     - <<: *if-dev-push
       changes: *patterns-unit_test-sdio
+    - <<: *if-dev-push
+      changes: *patterns-unit_test-spi_multi
 
 .rules:build:unit_test-esp32:
   rules:
@@ -1070,6 +1080,8 @@
       changes: *patterns-unit_test
     - <<: *if-dev-push
       changes: *patterns-unit_test-sdio
+    - <<: *if-dev-push
+      changes: *patterns-unit_test-spi_multi
 
 .rules:build:unit_test-esp32c2:
   rules:
@@ -1086,6 +1098,8 @@
       changes: *patterns-build_system
     - <<: *if-dev-push
       changes: *patterns-unit_test-sdio
+    - <<: *if-dev-push
+      changes: *patterns-unit_test-spi_multi
 
 .rules:build:unit_test-esp32c3:
   rules:
@@ -1104,6 +1118,8 @@
       changes: *patterns-unit_test
     - <<: *if-dev-push
       changes: *patterns-unit_test-sdio
+    - <<: *if-dev-push
+      changes: *patterns-unit_test-spi_multi
 
 .rules:build:unit_test-esp32h2:
   rules:
@@ -1122,6 +1138,8 @@
       changes: *patterns-unit_test
     - <<: *if-dev-push
       changes: *patterns-unit_test-sdio
+    - <<: *if-dev-push
+      changes: *patterns-unit_test-spi_multi
 
 .rules:build:unit_test-esp32s2:
   rules:
@@ -1140,6 +1158,8 @@
       changes: *patterns-unit_test
     - <<: *if-dev-push
       changes: *patterns-unit_test-sdio
+    - <<: *if-dev-push
+      changes: *patterns-unit_test-spi_multi
 
 .rules:build:unit_test-esp32s3:
   rules:
@@ -1158,6 +1178,8 @@
       changes: *patterns-unit_test
     - <<: *if-dev-push
       changes: *patterns-unit_test-sdio
+    - <<: *if-dev-push
+      changes: *patterns-unit_test-spi_multi
 
 .rules:build:windows:
   rules:
@@ -1251,6 +1273,17 @@
     - <<: *if-label-component_ut_esp32
     - <<: *if-label-target_test
 
+.rules:test:component_ut-esp32-spi_multi:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-component_ut
+    - <<: *if-label-component_ut_esp32
+    - <<: *if-label-target_test
+
 .rules:test:component_ut-esp32-usb:
   rules:
     - <<: *if-revert-branch
@@ -1316,6 +1349,17 @@
     - <<: *if-label-component_ut_esp32c2
     - <<: *if-label-target_test
 
+.rules:test:component_ut-esp32c2-spi_multi:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-component_ut
+    - <<: *if-label-component_ut_esp32c2
+    - <<: *if-label-target_test
+
 .rules:test:component_ut-esp32c2-usb:
   rules:
     - <<: *if-revert-branch
@@ -1386,6 +1430,17 @@
     - <<: *if-label-component_ut_esp32c3
     - <<: *if-label-target_test
 
+.rules:test:component_ut-esp32c3-spi_multi:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-component_ut
+    - <<: *if-label-component_ut_esp32c3
+    - <<: *if-label-target_test
+
 .rules:test:component_ut-esp32c3-usb:
   rules:
     - <<: *if-revert-branch
@@ -1456,6 +1511,17 @@
     - <<: *if-label-component_ut_esp32h2
     - <<: *if-label-target_test
 
+.rules:test:component_ut-esp32h2-spi_multi:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-component_ut
+    - <<: *if-label-component_ut_esp32h2
+    - <<: *if-label-target_test
+
 .rules:test:component_ut-esp32h2-usb:
   rules:
     - <<: *if-revert-branch
@@ -1526,6 +1592,17 @@
     - <<: *if-label-component_ut_esp32s2
     - <<: *if-label-target_test
 
+.rules:test:component_ut-esp32s2-spi_multi:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-component_ut
+    - <<: *if-label-component_ut_esp32s2
+    - <<: *if-label-target_test
+
 .rules:test:component_ut-esp32s2-usb:
   rules:
     - <<: *if-revert-branch
@@ -1591,6 +1668,17 @@
     - <<: *if-label-component_ut_esp32s3
     - <<: *if-label-target_test
 
+.rules:test:component_ut-esp32s3-spi_multi:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-component_ut
+    - <<: *if-label-component_ut_esp32s3
+    - <<: *if-label-target_test
+
 .rules:test:component_ut-esp32s3-usb:
   rules:
     - <<: *if-revert-branch
@@ -1659,6 +1747,17 @@
     - <<: *if-label-custom_test_esp32
     - <<: *if-label-target_test
 
+.rules:test:custom_test-esp32-spi_multi:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-custom_test
+    - <<: *if-label-custom_test_esp32
+    - <<: *if-label-target_test
+
 .rules:test:custom_test-esp32-usb:
   rules:
     - <<: *if-revert-branch
@@ -1723,6 +1822,17 @@
     - <<: *if-label-custom_test_esp32c2
     - <<: *if-label-target_test
 
+.rules:test:custom_test-esp32c2-spi_multi:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-custom_test
+    - <<: *if-label-custom_test_esp32c2
+    - <<: *if-label-target_test
+
 .rules:test:custom_test-esp32c2-usb:
   rules:
     - <<: *if-revert-branch
@@ -1791,6 +1901,17 @@
     - <<: *if-label-custom_test_esp32c3
     - <<: *if-label-target_test
 
+.rules:test:custom_test-esp32c3-spi_multi:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-custom_test
+    - <<: *if-label-custom_test_esp32c3
+    - <<: *if-label-target_test
+
 .rules:test:custom_test-esp32c3-usb:
   rules:
     - <<: *if-revert-branch
@@ -1859,6 +1980,17 @@
     - <<: *if-label-custom_test_esp32h2
     - <<: *if-label-target_test
 
+.rules:test:custom_test-esp32h2-spi_multi:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-custom_test
+    - <<: *if-label-custom_test_esp32h2
+    - <<: *if-label-target_test
+
 .rules:test:custom_test-esp32h2-usb:
   rules:
     - <<: *if-revert-branch
@@ -1927,6 +2059,17 @@
     - <<: *if-label-custom_test_esp32s2
     - <<: *if-label-target_test
 
+.rules:test:custom_test-esp32s2-spi_multi:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-custom_test
+    - <<: *if-label-custom_test_esp32s2
+    - <<: *if-label-target_test
+
 .rules:test:custom_test-esp32s2-usb:
   rules:
     - <<: *if-revert-branch
@@ -1991,6 +2134,17 @@
     - <<: *if-label-custom_test_esp32s3
     - <<: *if-label-target_test
 
+.rules:test:custom_test-esp32s3-spi_multi:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-custom_test
+    - <<: *if-label-custom_test_esp32s3
+    - <<: *if-label-target_test
+
 .rules:test:custom_test-esp32s3-usb:
   rules:
     - <<: *if-revert-branch
@@ -2074,6 +2228,17 @@
     - <<: *if-label-example_test_esp32
     - <<: *if-label-target_test
 
+.rules:test:example_test-esp32-spi_multi:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-example_test
+    - <<: *if-label-example_test_esp32
+    - <<: *if-label-target_test
+
 .rules:test:example_test-esp32-usb:
   rules:
     - <<: *if-revert-branch
@@ -2146,6 +2311,17 @@
     - <<: *if-label-example_test_esp32c2
     - <<: *if-label-target_test
 
+.rules:test:example_test-esp32c2-spi_multi:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-example_test
+    - <<: *if-label-example_test_esp32c2
+    - <<: *if-label-target_test
+
 .rules:test:example_test-esp32c2-usb:
   rules:
     - <<: *if-revert-branch
@@ -2233,6 +2409,17 @@
     - <<: *if-label-example_test_esp32c3
     - <<: *if-label-target_test
 
+.rules:test:example_test-esp32c3-spi_multi:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-example_test
+    - <<: *if-label-example_test_esp32c3
+    - <<: *if-label-target_test
+
 .rules:test:example_test-esp32c3-usb:
   rules:
     - <<: *if-revert-branch
@@ -2311,6 +2498,17 @@
     - <<: *if-label-example_test_esp32h2
     - <<: *if-label-target_test
 
+.rules:test:example_test-esp32h2-spi_multi:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-example_test
+    - <<: *if-label-example_test_esp32h2
+    - <<: *if-label-target_test
+
 .rules:test:example_test-esp32h2-usb:
   rules:
     - <<: *if-revert-branch
@@ -2389,6 +2587,17 @@
     - <<: *if-label-example_test_esp32s2
     - <<: *if-label-target_test
 
+.rules:test:example_test-esp32s2-spi_multi:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-example_test
+    - <<: *if-label-example_test_esp32s2
+    - <<: *if-label-target_test
+
 .rules:test:example_test-esp32s2-usb:
   rules:
     - <<: *if-revert-branch
@@ -2461,6 +2670,17 @@
     - <<: *if-label-example_test_esp32s3
     - <<: *if-label-target_test
 
+.rules:test:example_test-esp32s3-spi_multi:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-example_test
+    - <<: *if-label-example_test_esp32s3
+    - <<: *if-label-target_test
+
 .rules:test:example_test-esp32s3-usb:
   rules:
     - <<: *if-revert-branch
@@ -2569,6 +2789,19 @@
     - <<: *if-dev-push
       changes: *patterns-unit_test-sdio
 
+.rules:test:unit_test-esp32-spi_multi:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-target_test
+    - <<: *if-label-unit_test
+    - <<: *if-label-unit_test_esp32
+    - <<: *if-dev-push
+      changes: *patterns-unit_test-spi_multi
+
 .rules:test:unit_test-esp32-usb:
   rules:
     - <<: *if-revert-branch
@@ -2635,6 +2868,19 @@
     - <<: *if-dev-push
       changes: *patterns-unit_test-sdio
 
+.rules:test:unit_test-esp32c2-spi_multi:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-target_test
+    - <<: *if-label-unit_test
+    - <<: *if-label-unit_test_esp32c2
+    - <<: *if-dev-push
+      changes: *patterns-unit_test-spi_multi
+
 .rules:test:unit_test-esp32c2-usb:
   rules:
     - <<: *if-revert-branch
@@ -2705,6 +2951,19 @@
     - <<: *if-dev-push
       changes: *patterns-unit_test-sdio
 
+.rules:test:unit_test-esp32c3-spi_multi:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-target_test
+    - <<: *if-label-unit_test
+    - <<: *if-label-unit_test_esp32c3
+    - <<: *if-dev-push
+      changes: *patterns-unit_test-spi_multi
+
 .rules:test:unit_test-esp32c3-usb:
   rules:
     - <<: *if-revert-branch
@@ -2775,6 +3034,19 @@
     - <<: *if-dev-push
       changes: *patterns-unit_test-sdio
 
+.rules:test:unit_test-esp32h2-spi_multi:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-target_test
+    - <<: *if-label-unit_test
+    - <<: *if-label-unit_test_esp32h2
+    - <<: *if-dev-push
+      changes: *patterns-unit_test-spi_multi
+
 .rules:test:unit_test-esp32h2-usb:
   rules:
     - <<: *if-revert-branch
@@ -2845,6 +3117,19 @@
     - <<: *if-dev-push
       changes: *patterns-unit_test-sdio
 
+.rules:test:unit_test-esp32s2-spi_multi:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-target_test
+    - <<: *if-label-unit_test
+    - <<: *if-label-unit_test_esp32s2
+    - <<: *if-dev-push
+      changes: *patterns-unit_test-spi_multi
+
 .rules:test:unit_test-esp32s2-usb:
   rules:
     - <<: *if-revert-branch
@@ -2911,6 +3196,19 @@
     - <<: *if-dev-push
       changes: *patterns-unit_test-sdio
 
+.rules:test:unit_test-esp32s3-spi_multi:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-target_test
+    - <<: *if-label-unit_test
+    - <<: *if-label-unit_test_esp32s3
+    - <<: *if-dev-push
+      changes: *patterns-unit_test-spi_multi
+
 .rules:test:unit_test-esp32s3-usb:
   rules:
     - <<: *if-revert-branch
diff --git a/.gitlab/ci/target-test.yml b/.gitlab/ci/target-test.yml
index b18395b376..03331191ce 100644
--- a/.gitlab/ci/target-test.yml
+++ b/.gitlab/ci/target-test.yml
@@ -973,6 +973,15 @@ UT_C2:
     - UT_T1_1
     - xtal_40mhz
 
+UT_C2_SPI_DUAL:
+  extends:
+    - .unit_test_esp32c2_template
+    - .rules:test:unit_test-esp32c2-spi_multi
+  tags:
+    - ESP32C2_IDF
+    - Example_SPI_Multi_device
+    - xtal_40mhz
+
 UT_C2_26M:
   extends: .unit_test_esp32c2_template
   tags:
diff --git a/components/driver/test/test_spi_sio.c b/components/driver/test/test_spi_sio.c
index 61fa57a729..a6adc4b571 100644
--- a/components/driver/test/test_spi_sio.c
+++ b/components/driver/test/test_spi_sio.c
@@ -84,7 +84,7 @@ TEST_CASE("SPI Single Board Test SIO", "[spi]")
 
     spi_transaction_t mst_trans;
     spi_slave_transaction_t slv_trans;
-    spi_slave_transaction_t* ret;
+    spi_slave_transaction_t *ret;
 
     for (int i = 0; i < 8; i ++) {
         int tlen = i * 2 + 1;
@@ -143,123 +143,194 @@ TEST_CASE("SPI Single Board Test SIO", "[spi]")
 #endif //#if (TEST_SPI_PERIPH_NUM >= 2)
 
 
-//TODO IDF-4455
-#if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32S2, ESP32C3, ESP32S3, ESP32C2, ESP32H2)
-//These tests are ESP32 only due to lack of runners
 /********************************************************************************
- *      Test SIO Master & Slave
+ *                             Test SIO Master
+ * SIO Slave is not suported, and one unit test is limited to one feature, so,,,
+ * sio master test can be splited to singal-input and single-output
+ *
+ * for single-output:      master               slave
+ *                       cs-----cs  ------------- cs
+ *                       clk----clk ------------- clk
+ *                       d------mosi------------- mosi
+ *                       q      miso------------- miso
+ * master can get input on mosi pin after output finish in sio mode, but in this
+ * case, master can get no data from slave, so check assert on the slave.
+ *
+ * ------------------------------------------------------------------------------
+ * for single-input:       master               slave
+ *                       cs-----cs  ------------- cs
+ *                       clk----clk ------------- clk
+ *                       d-\    mosi------------- mosi
+ *                       q  \\--miso------------- miso
+ * In this case, master can get input data from slave after output finish, but
+ * slave can get no data from master due to internal broke, besides output data
+ * from both master and slave on miso line will get conflict in master's output
+ * frame.
  ********************************************************************************/
-//if test_mosi is false, test on miso of slave, otherwise test on mosi of slave
-void test_sio_master_round(bool test_mosi)
-{
-    spi_device_handle_t spi;
-    WORD_ALIGNED_ATTR uint8_t rx_buffer[320];
+#define TRANS_LEN       1024
+#define MAX_TRANS_BUFF  64
+#define TEST_NUM        8
 
-    if (test_mosi) {
-        ESP_LOGI(MASTER_TAG, "======== TEST MOSI ===========");
-    } else {
-        ESP_LOGI(MASTER_TAG, "======== TEST MISO ===========");
+WORD_ALIGNED_ATTR uint8_t sio_master_rx_buff[TRANS_LEN];
+WORD_ALIGNED_ATTR uint8_t sio_slave_rx_buff [TRANS_LEN];
+
+void test_sio_master_trans(bool sio_master_in)
+{
+    spi_device_handle_t dev_0;
+    uint8_t *master_tx_max = heap_caps_calloc(TRANS_LEN * 2, 1, MALLOC_CAP_DMA);
+    TEST_ASSERT_NOT_NULL_MESSAGE(master_tx_max, "malloc failed, exit.\n");
+
+    // write somethin to a long buffer for test long transmition
+    for (uint16_t i = 0; i < TRANS_LEN; i++) {
+        master_tx_max[i] = i;
+        master_tx_max[TRANS_LEN * 2 - i - 1] = i;
     }
 
     spi_bus_config_t bus_cfg = SPI_BUS_TEST_DEFAULT_CONFIG();
-    if (!test_mosi) bus_cfg.mosi_io_num = bus_cfg.miso_io_num;
+    if (sio_master_in) {
+        // normally, spi read data from port Q and write data to port D
+        // test master input from port D (output default.), so link port D (normally named mosi) to miso pin.
+        bus_cfg.mosi_io_num = bus_cfg.miso_io_num;
+        printf("\n====================Test sio master input====================\n");
+    } else {
+        printf("\n============Test sio master output, data checked by slave.=============\n");
+    }
     bus_cfg.miso_io_num = -1;
-    TEST_ESP_OK(spi_bus_initialize(TEST_SPI_HOST, &bus_cfg, 0));
+    TEST_ESP_OK(spi_bus_initialize(TEST_SPI_HOST, &bus_cfg, SPI_DMA_CH_AUTO));
 
     spi_device_interface_config_t dev_cfg = SPI_DEVICE_TEST_DEFAULT_CONFIG();
     dev_cfg.flags = SPI_DEVICE_HALFDUPLEX | SPI_DEVICE_3WIRE;
-    dev_cfg.clock_speed_hz = 1*1000*1000;
-    TEST_ESP_OK(spi_bus_add_device(TEST_SPI_HOST, &dev_cfg, &spi));
+    dev_cfg.clock_speed_hz = 1 * 1000 * 1000;
+    TEST_ESP_OK(spi_bus_add_device(TEST_SPI_HOST, &dev_cfg, &dev_0));
+    printf("CS:CLK:MO:MI: %d\t%d\t%d\t%d\n", dev_cfg.spics_io_num, bus_cfg.sclk_io_num, bus_cfg.mosi_io_num, bus_cfg.miso_io_num);
 
-    for (int i = 0; i < 8; i ++) {
-        int tlen = i*2+1;
-        int rlen = 9-i;
-        spi_transaction_t t = {
-            .length = tlen*8,
-            .tx_buffer = spitest_master_send+i,
-            .rxlength = rlen*8,
-            .rx_buffer = rx_buffer+i,
-        };
-        memset(rx_buffer, 0x66, sizeof(rx_buffer));
+    for (int i = 0; i < TEST_NUM; i ++) {
+        spi_transaction_t trans = {};
+        if (sio_master_in) {
+            // master input only section
+            trans.rxlength = (i + 1) * 8 * 8;
+            // test a huge data for last transmition
+            if (i >= TEST_NUM - 1) {
+                trans.rxlength = TRANS_LEN * 8;
+            }
+            trans.rx_buffer = sio_master_rx_buff;
+            trans.length = 0;
+            trans.tx_buffer = NULL;
+            memset(sio_master_rx_buff, 0, sizeof(sio_master_rx_buff));
+        } else {
+            // master output only section
+            trans.length = MAX_TRANS_BUFF / (i + 1) * 8;
+            // test a huge data for last transmition
+            if (i >= TEST_NUM - 1) {
+                trans.length = TRANS_LEN * 8;
+            }
+            trans.tx_buffer = master_tx_max;
+            trans.rxlength = 0;
+            trans.rx_buffer = NULL;
+            // use some differnt data
+            trans.tx_buffer += (i % 2) ? TRANS_LEN : 0;
+        }
 
         //get signal
         unity_wait_for_signal("slave ready");
 
-        TEST_ESP_OK(spi_device_transmit(spi, &t));
-        uint8_t* exp_ptr = spitest_slave_send+i;
-        ESP_LOG_BUFFER_HEXDUMP("master tx", t.tx_buffer, tlen, ESP_LOG_INFO);
-        ESP_LOG_BUFFER_HEXDUMP("exp tx", exp_ptr, rlen, ESP_LOG_INFO);
-        ESP_LOG_BUFFER_HEXDUMP("master rx", t.rx_buffer, rlen, ESP_LOG_INFO);
-        if (!test_mosi) {
-            TEST_ASSERT_EQUAL_HEX8_ARRAY(exp_ptr+tlen, t.rx_buffer, rlen);
+        TEST_ESP_OK(spi_device_transmit(dev_0, &trans));
+        if (sio_master_in) {
+            ESP_LOG_BUFFER_HEXDUMP("master rx", trans.rx_buffer, trans.rxlength / 8, ESP_LOG_INFO);
+            TEST_ASSERT_EQUAL_HEX8_ARRAY(master_tx_max + i, trans.rx_buffer, trans.rxlength / 8);
+        } else {
+            printf("%d master output\n", trans.length / 8);
+            ESP_LOG_BUFFER_HEXDUMP("master tx", trans.tx_buffer, trans.length / 8, ESP_LOG_INFO);
         }
     }
 
-    master_free_device_bus(spi);
+    free(master_tx_max);
+    master_free_device_bus(dev_0);
 }
 
-void test_sio_master(void)
+void test_sio_slave_emulate(bool sio_master_in)
 {
-    test_sio_master_round(true);
-    unity_send_signal("master ready");
-    test_sio_master_round(false);
-}
+    uint8_t *slave_tx_max = heap_caps_calloc(TRANS_LEN * 2, 1, MALLOC_CAP_DMA);
+    TEST_ASSERT_NOT_NULL_MESSAGE(slave_tx_max, "malloc failed, exit.\n");
 
-void test_sio_slave_round(bool test_mosi)
-{
-    WORD_ALIGNED_ATTR uint8_t rx_buffer[320];
+    // write somethin to a long buffer for test long transmition
+    for (uint16_t i = 0; i < TRANS_LEN; i++) {
+        slave_tx_max[i] = i;
+        slave_tx_max[TRANS_LEN * 2 - i - 1] = i;
+    }
 
-    if (test_mosi) {
-        ESP_LOGI(SLAVE_TAG, "======== TEST MOSI ===========");
+    if (sio_master_in) {
+        printf("\n==================Test sio master input.================\n");
     } else {
-        ESP_LOGI(SLAVE_TAG, "======== TEST MISO ===========");
+        printf("\n==================Test sio master output.=================\n");
     }
 
     spi_bus_config_t bus_cfg = SPI_BUS_TEST_DEFAULT_CONFIG();
+    spi_slave_interface_config_t slv_cfg = SPI_SLAVE_TEST_DEFAULT_CONFIG();
+#if CONFIG_IDF_TARGET_ESP32
+    // esp32 use different pin for slave in current runner
     bus_cfg.mosi_io_num = spi_periph_signal[TEST_SLAVE_HOST].spid_iomux_pin;
     bus_cfg.miso_io_num = spi_periph_signal[TEST_SLAVE_HOST].spiq_iomux_pin;
     bus_cfg.sclk_io_num = spi_periph_signal[TEST_SLAVE_HOST].spiclk_iomux_pin;
 
-    spi_slave_interface_config_t slv_cfg = SPI_SLAVE_TEST_DEFAULT_CONFIG();
     slv_cfg.spics_io_num = spi_periph_signal[TEST_SLAVE_HOST].spics0_iomux_pin;
-    TEST_ESP_OK(spi_slave_initialize(TEST_SLAVE_HOST, &bus_cfg, &slv_cfg, 0));
+#endif
+    TEST_ESP_OK(spi_slave_initialize(TEST_SLAVE_HOST, &bus_cfg, &slv_cfg, SPI_DMA_CH_AUTO));
+    printf("CS:CLK:MO:MI: %d\t%d\t%d\t%d\n", slv_cfg.spics_io_num, bus_cfg.sclk_io_num, bus_cfg.mosi_io_num, bus_cfg.miso_io_num);
 
-    for (int i = 0; i < 8; i++) {
-        int tlen = 9-i;
-        int rlen = i*2+1;
-        spi_slave_transaction_t t = {
-            .length = (tlen+rlen)*8,
-            .tx_buffer = spitest_slave_send+i,
-            .rx_buffer = rx_buffer,
-        };
+    for (int i = 0; i < TEST_NUM; i++) {
+        spi_slave_transaction_t trans = {};
+        if (sio_master_in) {
+            // slave output only section
+            trans.length = (i + 1) * 8 * 8;
+            // test a huge data for last transmition
+            if (i >= TEST_NUM - 1) {
+                trans.length = TRANS_LEN * 8;
+            }
+            trans.tx_buffer = slave_tx_max + i;
+            trans.rx_buffer = NULL;
+        } else {
+            // slave input only section
+            trans.length = MAX_TRANS_BUFF / (i + 1) * 8;
+            // test a huge data for last transmition
+            if (i >= TEST_NUM - 1) {
+                trans.length = TRANS_LEN * 8;
+            }
+            trans.tx_buffer = NULL;
+            trans.rx_buffer = sio_slave_rx_buff;
+            memset(sio_slave_rx_buff, 0, sizeof(sio_slave_rx_buff));
+        }
 
-        TEST_ESP_OK(spi_slave_queue_trans(TEST_SLAVE_HOST, &t, portMAX_DELAY));
-
-        ESP_LOG_BUFFER_HEXDUMP("slave tx", t.tx_buffer, tlen+rlen, ESP_LOG_INFO);
-
-        //send signal_idx
+        TEST_ESP_OK(spi_slave_queue_trans(TEST_SLAVE_HOST, &trans, portMAX_DELAY));
         unity_send_signal("slave ready");
 
-        uint8_t *exp_ptr = spitest_master_send+i;
-        spi_slave_transaction_t* ret_t;
-        TEST_ESP_OK(spi_slave_get_trans_result(TEST_SLAVE_HOST, &ret_t, portMAX_DELAY));
+        spi_slave_transaction_t *p_slave_ret;
+        TEST_ESP_OK(spi_slave_get_trans_result(TEST_SLAVE_HOST, &p_slave_ret, portMAX_DELAY));
 
-        ESP_LOG_BUFFER_HEXDUMP("exp tx", exp_ptr, tlen+rlen, ESP_LOG_INFO);
-        ESP_LOG_BUFFER_HEXDUMP("slave rx", t.rx_buffer, tlen+rlen, ESP_LOG_INFO);
-        if (test_mosi) {
-            TEST_ASSERT_EQUAL_HEX8_ARRAY(exp_ptr, t.rx_buffer, rlen);
+        if (sio_master_in) {
+            ESP_LOG_BUFFER_HEXDUMP("slave tx", trans.tx_buffer, trans.length / 8, ESP_LOG_INFO);
+        } else {
+            ESP_LOG_BUFFER_HEXDUMP("slave rx", trans.rx_buffer, trans.length / 8, ESP_LOG_INFO);
+            TEST_ASSERT_EQUAL_HEX8_ARRAY(slave_tx_max + TRANS_LEN * (i % 2), trans.rx_buffer, trans.length / 8);
         }
     }
 
+    free(slave_tx_max);
     spi_slave_free(TEST_SLAVE_HOST);
 }
 
-void test_sio_slave(void)
+void test_master_run(void)
 {
-    test_sio_slave_round(true);
-    unity_wait_for_signal("master ready");
-    test_sio_slave_round(false);
+    test_sio_master_trans(false);
+    unity_send_signal("master ready");
+    test_sio_master_trans(true);
 }
 
-TEST_CASE_MULTIPLE_DEVICES("sio mode", "[spi][test_env=Example_SPI_Multi_device]", test_sio_master, test_sio_slave);
-#endif //#if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32S2, ESP32C3, ESP32C2, ESP32H2)
+void test_slave_run(void)
+{
+    test_sio_slave_emulate(false);
+    unity_wait_for_signal("master ready");
+    test_sio_slave_emulate(true);
+}
+
+TEST_CASE_MULTIPLE_DEVICES("test sio all", "[spi_ms][test_env=Example_SPI_Multi_device]", test_master_run, test_slave_run);

From 4757efe21deea614a89fcb66925d52b28d410cdc Mon Sep 17 00:00:00 2001
From: wanlei <wanlei@espressif.com>
Date: Wed, 17 Aug 2022 15:51:08 +0800
Subject: [PATCH 133/665] spi_master: fix config check of both in&out phases
 used in half-duplex mode

Add a check in spi_master driver to prevent using both 'trans->length'
and 'trans->rxlength' on chips other than ESP32 and ESP32S2 which hardware
not support using both TX and RX phases in half-duplex mode
---
 components/driver/spi_master.c | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/components/driver/spi_master.c b/components/driver/spi_master.c
index 0a7cac3523..3669d7d883 100644
--- a/components/driver/spi_master.c
+++ b/components/driver/spi_master.c
@@ -704,7 +704,9 @@ static SPI_MASTER_ISR_ATTR esp_err_t check_trans_valid(spi_device_handle_t handl
     SPI_CHECK(!is_half_duplex || !bus_attr->dma_enabled || !rx_enabled || !tx_enabled, "SPI half duplex mode does not support using DMA with both MOSI and MISO phases.", ESP_ERR_INVALID_ARG );
 #endif
 #if !SOC_SPI_HD_BOTH_INOUT_SUPPORTED
+    //On these chips, HW doesn't support using both TX and RX phases when in halfduplex mode
     SPI_CHECK(!is_half_duplex || !tx_enabled || !rx_enabled, "SPI half duplex mode is not supported when both MOSI and MISO phases are enabled.", ESP_ERR_INVALID_ARG);
+    SPI_CHECK(!is_half_duplex || !trans_desc->length || !trans_desc->rxlength, "SPI half duplex mode is not supported when both MOSI and MISO phases are enabled.", ESP_ERR_INVALID_ARG);
 #endif
     //MOSI phase is skipped only when both tx_buffer and SPI_TRANS_USE_TXDATA are not set.
     SPI_CHECK(trans_desc->length != 0 || !tx_enabled, "trans tx_buffer should be NULL and SPI_TRANS_USE_TXDATA should be cleared to skip MOSI phase.", ESP_ERR_INVALID_ARG);

From 3f95fdcb15f5f82f6c35b28393a519b8d8b731f2 Mon Sep 17 00:00:00 2001
From: Jakob Hasse <jakob.hasse@espressif.com>
Date: Tue, 12 Jul 2022 19:05:56 +0800
Subject: [PATCH 134/665] feat (esp_system): simple os abstraction layer for
 critical sections

---
 .../include/esp_private/critical_section.h    | 383 ++++++++++++++++++
 1 file changed, 383 insertions(+)
 create mode 100644 components/esp_system/include/esp_private/critical_section.h

diff --git a/components/esp_system/include/esp_private/critical_section.h b/components/esp_system/include/esp_private/critical_section.h
new file mode 100644
index 0000000000..4cee457300
--- /dev/null
+++ b/components/esp_system/include/esp_private/critical_section.h
@@ -0,0 +1,383 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+/**
+ * This file provides an abstract OS API for entering and exiting critical sections.
+ * It furthermore provides macros to define and initialize an optional spinlock
+ * if the used chip is a multi-core chip. If a single-core chip is used, just disabling interrupts
+ * is sufficient to guarantee consecutive, non-interrupted execution of a critical section.
+ * Hence, the spinlock is unneccessary and will be automatically ommitted by the macros.
+ */
+#pragma once
+
+#include "freertos/portmacro.h"
+#include "spinlock.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#if CONFIG_FREERTOS_UNICORE && !CONFIG_IDF_TARGET_ESP32S2
+/**
+ * This macro also helps users switching between spinlock declarations/definitions for multi-/single core environments
+ * if the macros below aren't sufficient.
+ */
+#define OS_SPINLOCK 0
+#else
+#define OS_SPINLOCK 1
+#endif
+
+#if OS_SPINLOCK == 1
+typedef spinlock_t esp_os_spinlock_t;
+#endif
+
+/**
+ * Define and initialize a static (internal linking) lock for entering critical sections.
+ *
+ * Use this when all the critical sections are local inside a file.
+ * The lock will only be defined if built for a multi-core system, otherwise it is unnecessary.
+ *
+ * @note When using this macro, the critical section macros esp_os_enter_critical* and esp_os_exit_critical*
+ * MUST be used, otherwise normal functions would be passed an undefined variable when build for single-core systems.
+ *
+ * @param lock_name Variable name of the lock. This will later be used to reference the declared lock.
+ * @param optional_qualifiers Qualifiers such as DRAM_ATTR and other attributes. Can be omitted if no qualifiers are
+ *        required.
+ *
+ * Example usage:
+ * @code{c}
+ * ...
+ * #include "os/critical_section.h"
+ * ...
+ * DEFINE_CRIT_SECTION_LOCK_STATIC(my_lock); // will have internal linking (static)
+ * ...
+ * esp_os_enter_critical(&my_lock);
+ * ...
+ * esp_os_exit_critical(&my_lock);
+ * @endcode
+ */
+#if OS_SPINLOCK == 1
+#define DEFINE_CRIT_SECTION_LOCK_STATIC(lock_name, optional_qualifiers...) static optional_qualifiers esp_os_spinlock_t lock_name = SPINLOCK_INITIALIZER
+#else
+#define DEFINE_CRIT_SECTION_LOCK_STATIC(lock_name, optional_qualifiers...)
+#endif
+
+/**
+ * Define and initialize a non-static (external linking) lock for entering critical sections.
+ *
+ * Locks defined by this macro can be linked among object files but this rather exceptional.
+ * Prefer the static lock definition whenever possible.
+ * The lock will only be defined if built for a multi-core system, otherwise it is unnecessary.
+ *
+ * @note When using this macro, the critical section macros esp_os_enter_critical* and esp_os_exit_critical*
+ * MUST be used, otherwise normal functions would be passed an undefined variable when build for single-core systems.
+ *
+ * @param lock_name Variable name of the lock. This will later be used to reference the declared lock.
+ * @param optional_qualifiers Qualifiers such as DRAM_ATTR and other attributes. Can be omitted if no qualifiers are
+ *        required.
+ *
+ * Example usage:
+ * @code{c}
+ * ...
+ * #include "os/critical_section.h"
+ * ...
+ * DEFINE_CRIT_SECTION_LOCK(my_lock); // will have external linking (non-static)
+ * ...
+ * esp_os_enter_critical(&my_lock);
+ * ...
+ * esp_os_exit_critical(&my_lock);
+ * @endcode
+ */
+#if OS_SPINLOCK == 1
+#define DEFINE_CRIT_SECTION_LOCK(lock_name, optional_qualifiers...) optional_qualifiers esp_os_spinlock_t lock_name = SPINLOCK_INITIALIZER
+#else
+#define DEFINE_CRIT_SECTION_LOCK(lock_name, optional_qualifiers...)
+#endif
+
+/**
+ * @brief This macro initializes a critical section lock at runtime.
+ *
+ * This macro basically creates a member of the initialization list, including the trailing comma.
+ * If the lock is unnecessary because the architecture is single-core, this macro will not do anything.
+ * This is incompatible with a lock created by DEFINE_CRIT_SECTION_LOCK_STATIC from above.
+ *
+ * @param lock_name Pointer to the lock.
+ *
+ * @note When using this macro, the critical section macros esp_os_enter_critical* and esp_os_exit_critical*
+ *       MUST be used, otherwise normal functions would be passed an undefined variable when build for single-core
+ *       systems.
+ *
+ * Example usage:
+ * @code{c}
+ * ...
+ * #include "os/critical_section.h"
+ * ...
+ * typedef struct protected_struct_t {
+ *     int member1;
+ *     DECLARE_CRIT_SECTION_LOCK_IN_STRUCT(my_lock)
+ *     int another_member;
+ * };
+ * ...
+ * protected_struct_t my_protected;
+ * INIT_CRIT_SECTION_LOCK_IN_STRUCT(&(my_protected.my_lock));
+ * };
+ * @endcode
+ */
+#if OS_SPINLOCK == 1
+#define INIT_CRIT_SECTION_LOCK_RUNTIME(lock_name) spinlock_initialize(lock_name)
+#else
+#define INIT_CRIT_SECTION_LOCK_RUNTIME(lock_name)
+#endif
+
+/**
+ * @brief This macro declares a critical section lock as a member of a struct.
+ *
+ * The critical section lock member is only declared if built for multi-core systems, otherwise it is omitted.
+ *
+ * @note When using this macro, the critical section macros esp_os_enter_critical* and esp_os_exit_critical*
+ *       MUST be used, otherwise normal functions would be passed an undefined variable when build for single-core
+ *       systems.
+ * @note Do NOT add any semicolon after declaring the member with this macro.
+ *       The trailing semicolon is included in the macro, otherwise -Wpedantic would complain about
+ *       superfluous ";" if OS_SPINLOCK == 0.
+ *
+ * Example usage:
+ * @code{c}
+ * ...
+ * #include "os/critical_section.h"
+ * ...
+ * typedef struct protected_struct_t {
+ *     int member1;
+ *     DECLARE_CRIT_SECTION_LOCK_IN_STRUCT(my_lock) // no semicolon!
+ *     int another_member;
+ * };
+ * @endcode
+ */
+#if OS_SPINLOCK == 1
+#define DECLARE_CRIT_SECTION_LOCK_IN_STRUCT(lock_name) esp_os_spinlock_t lock_name;
+#else
+#define DECLARE_CRIT_SECTION_LOCK_IN_STRUCT(lock_name)
+#endif
+
+/**
+ * @brief This macro initializes a critical section lock as a member of a struct when using an list initialization.
+ *        It has to be used together with \c DECLARE_CRIT_SECTION_LOCK_IN_STRUCT() to work.
+ *
+ * This macro basically creates a member of the initialization list, including the trailing comma.
+ * If the lock is unnecessary because the architecture is single-core, this macro will not do anything.
+ * This means that if \c lock_name is still a member of the struct, \c lock_name will be uninitialized.
+ * Hence, this macro has to be used together with \c DECLARE_CRIT_SECTION_LOCK_IN_STRUCT() to correctly to declare
+ * or omit the struct member \c lock_name.
+ *
+ * @param lock_name The field name of the lock inside the struct.
+ *
+ * @note When using this macro, the critical section macros esp_os_enter_critical* and esp_os_exit_critical*
+ *       MUST be used, otherwise normal functions would be passed an undefined variable when build for single-core
+ *       systems.
+ * @note Do NOT add any comma in the initializer list after using this macro.
+ *
+ * Example usage:
+ * @code{c}
+ * ...
+ * #include "os/critical_section.h"
+ * ...
+ * typedef struct protected_struct_t {
+ *     int member1;
+ *     DECLARE_CRIT_SECTION_LOCK_IN_STRUCT(my_lock)
+ *     int another_member;
+ * };
+ * ...
+ * protected_struct_t my_protected = {
+ *     .member1 = 0,
+ *     INIT_CRIT_SECTION_LOCK_IN_STRUCT(my_lock) // no comma!
+ *     another_member = 47,
+ * };
+ * @endcode
+ */
+#if OS_SPINLOCK == 1
+#define INIT_CRIT_SECTION_LOCK_IN_STRUCT(lock_name) .lock_name = portMUX_INITIALIZER_UNLOCKED,
+#else
+#define INIT_CRIT_SECTION_LOCK_IN_STRUCT(lock_name)
+#endif
+
+/**
+ * @brief Enter a critical section, i.e., a section that will not be interrupted by any other task or interrupt.
+ *
+ * On multi-core systems, this will disable interrupts and take the spinlock \c lock. On single core systems, a
+ * spinlock is unncessary, hence \c lock is ignored and interrupts are disabled only.
+ *
+ * @note This macro MUST be used together with any of the initialization macros, e.g.
+ *       DEFINE_CRIT_SECTION_LOCK_STATIC. If not, there may be unused variables.
+ *
+ * @param lock Pointer to the critical section lock. Ignored if build for single core system.
+ *
+ * Example usage with static locks:
+ * @code{c}
+ * ...
+ * #include "os/critical_section.h"
+ * ...
+ * DEFINE_CRIT_SECTION_LOCK_STATIC(my_lock); // will have internal linking (static)
+ * ...
+ * esp_os_enter_critical(&my_lock);
+ * // code inside critical section
+ * esp_os_exit_critical(&my_lock);
+ * @endcode
+ */
+#if OS_SPINLOCK == 1
+#define esp_os_enter_critical(lock)			portENTER_CRITICAL(lock)
+#else
+#define esp_os_enter_critical(lock)			vPortEnterCritical()
+#endif
+
+/**
+ * @brief Exit a critical section.
+ *
+ * On multi-core systems, this will enable interrupts and release the spinlock \c lock. On single core systems, a
+ * spinlock is unncessary, hence \c lock is ignored and interrupts are enabled only.
+ *
+ * @note This macro MUST be used together with any of the initialization macros, e.g.
+ *       DEFINE_CRIT_SECTION_LOCK_STATIC. If not, there may be unused variables.
+ *
+ * @param lock Pointer to the critical section lock. Ignored if build for single core system.
+ *
+ * Example usage with static locks:
+ * @code{c}
+ * ...
+ * #include "os/critical_section.h"
+ * ...
+ * DEFINE_CRIT_SECTION_LOCK_STATIC(my_lock); // will have internal linking (static)
+ * ...
+ * esp_os_enter_critical(&my_lock);
+ * // code inside critical section
+ * esp_os_exit_critical(&my_lock);
+ * @endcode
+ */
+#if OS_SPINLOCK == 1
+#define esp_os_exit_critical(lock)			portEXIT_CRITICAL(lock)
+#else
+#define esp_os_exit_critical(lock)			vPortExitCritical()
+#endif
+
+/**
+ * @brief Enter a critical section while from ISR.
+ *
+ * On multi-core systems, this will disable interrupts and take the spinlock \c lock. On single core systems, a
+ * spinlock is unncessary, hence \c lock is ignored and interrupts are disabled only.
+ *
+ * @note This macro MUST be used together with any of the initialization macros, e.g.
+ *       DEFINE_CRIT_SECTION_LOCK_STATIC. If not, there may be unused variables.
+ *
+ * @param lock Pointer to the critical section lock. Ignored if build for single core system.
+ *
+ * Example usage with static locks:
+ * @code{c}
+ * ...
+ * #include "os/critical_section.h"
+ * ...
+ * DEFINE_CRIT_SECTION_LOCK_STATIC(my_lock); // will have internal linking (static)
+ * ...
+ * esp_os_enter_critical(&my_lock);
+ * // code inside critical section
+ * esp_os_exit_critical(&my_lock);
+ * @endcode
+ */
+#if OS_SPINLOCK == 1
+#define esp_os_enter_critical_isr(lock)		portENTER_CRITICAL_ISR(lock)
+#else
+#define esp_os_enter_critical_isr(lock)		vPortEnterCritical()
+#endif
+
+/**
+ * @brief Exit a critical section after entering from ISR.
+ *
+ * On multi-core systems, this will enable interrupts and release the spinlock \c lock. On single core systems, a
+ * spinlock is unncessary, hence \c lock is ignored and interrupts are enabled only.
+ *
+ * @note This macro MUST be used together with any of the initialization macros, e.g.
+ *       DEFINE_CRIT_SECTION_LOCK_STATIC. If not, there may be unused variables.
+ *
+ * @param lock Pointer to the critical section lock. Ignored if build for single core system.
+ *
+ * Example usage with static locks:
+ * @code{c}
+ * ...
+ * #include "os/critical_section.h"
+ * ...
+ * DEFINE_CRIT_SECTION_LOCK_STATIC(my_lock); // will have internal linking (static)
+ * ...
+ * esp_os_enter_critical(&my_lock);
+ * // code inside critical section
+ * esp_os_exit_critical(&my_lock);
+ * @endcode
+ */
+#if OS_SPINLOCK == 1
+#define esp_os_exit_critical_isr(lock)		portEXIT_CRITICAL_ISR(lock)
+#else
+#define esp_os_exit_critical_isr(lock)		vPortExitCritical()
+#endif
+
+/**
+ * @brief Enter a critical section from normal task or ISR. This macro will check if the current CPU is processing
+ *        an ISR or not and enter the critical section accordingly.
+ *
+ * On multi-core systems, this will disable interrupts and take the spinlock \c lock. On single core systems, a
+ * spinlock is unncessary, hence \c lock is ignored and interrupts are disabled only.
+ *
+ * @note This macro MUST be used together with any of the initialization macros, e.g.
+ *       DEFINE_CRIT_SECTION_LOCK_STATIC. If not, there may be unused variables.
+ *
+ * @param lock Pointer to the critical section lock. Ignored if build for single core system.
+ *
+ * Example usage with static locks:
+ * @code{c}
+ * ...
+ * #include "os/critical_section.h"
+ * ...
+ * DEFINE_CRIT_SECTION_LOCK_STATIC(my_lock); // will have internal linking (static)
+ * ...
+ * esp_os_enter_critical(&my_lock);
+ * // code inside critical section
+ * esp_os_exit_critical(&my_lock);
+ * @endcode
+ */
+#if OS_SPINLOCK == 1
+#define esp_os_enter_critical_safe(lock)	portENTER_CRITICAL_SAFE(lock)
+#else
+#define esp_os_enter_critical_safe(lock)	vPortEnterCritical()
+#endif
+
+/**
+ * @brief Exit a critical section after entering via esp_os_enter_critical_safe.
+ *
+ * On multi-core systems, this will enable interrupts and release the spinlock \c lock. On single core systems, a
+ * spinlock is unncessary, hence \c lock is ignored and interrupts are enabled only.
+ *
+ * @note This macro MUST be used together with any of the initialization macros, e.g.
+ *       DEFINE_CRIT_SECTION_LOCK_STATIC. If not, there may be unused variables.
+ *
+ * @param lock Pointer to the critical section lock. Ignored if build for single core system.
+ *
+ * Example usage with static locks:
+ * @code{c}
+ * ...
+ * #include "os/critical_section.h"
+ * ...
+ * DEFINE_CRIT_SECTION_LOCK_STATIC(my_lock); // will have internal linking (static)
+ * ...
+ * esp_os_enter_critical(&my_lock);
+ * // code inside critical section
+ * esp_os_exit_critical(&my_lock);
+ * @endcode
+ */
+#if OS_SPINLOCK == 1
+#define esp_os_exit_critical_safe(lock)		portEXIT_CRITICAL_SAFE(lock)
+#else
+#define esp_os_exit_critical_safe(lock)		vPortExitCritical()
+#endif
+
+#ifdef __cplusplus
+}
+#endif

From 08e41973f0f0041d77da775e5e899e4a7b3a45b8 Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Mon, 15 Aug 2022 23:12:20 +0200
Subject: [PATCH 135/665] nvs_flash: update intrusive_list for compatibility
 with C++17

std::iterator is deprecated since C++17, the code produces a warning
when compiled with clang and libc++.
---
 components/nvs_flash/src/intrusive_list.h | 7 ++++++-
 1 file changed, 6 insertions(+), 1 deletion(-)

diff --git a/components/nvs_flash/src/intrusive_list.h b/components/nvs_flash/src/intrusive_list.h
index 798b718a66..9a8c6f228e 100644
--- a/components/nvs_flash/src/intrusive_list.h
+++ b/components/nvs_flash/src/intrusive_list.h
@@ -30,9 +30,14 @@ class intrusive_list
 
 public:
 
-    class iterator : public std::iterator<std::forward_iterator_tag, T>
+    class iterator
     {
     public:
+        using iterator_category = std::forward_iterator_tag;
+        using value_type = T;
+        using difference_type = ptrdiff_t;
+        using pointer = T*;
+        using reference = T&;
 
         iterator() : mPos(nullptr) {}
 

From bfb6f318728f8aff44070fbfc86a4da87f712199 Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Mon, 15 Aug 2022 23:26:29 +0200
Subject: [PATCH 136/665] nvs_flash: remove unnecessary check that the data
 pointer is in DROM

spi_flash driver knows how to write data from cache (DROM or PSRAM)
into flash, so the extra check in nvs_flash is unnecessary.
Besides, the hardcoded address limit (0x3ff00000) is wrong for some
of the newer chips.
---
 components/nvs_flash/src/nvs_page.cpp | 28 +--------------------------
 1 file changed, 1 insertion(+), 27 deletions(-)

diff --git a/components/nvs_flash/src/nvs_page.cpp b/components/nvs_flash/src/nvs_page.cpp
index dbae73060e..36cde3db25 100644
--- a/components/nvs_flash/src/nvs_page.cpp
+++ b/components/nvs_flash/src/nvs_page.cpp
@@ -128,37 +128,11 @@ esp_err_t Page::writeEntryData(const uint8_t* data, size_t size)
     NVS_ASSERT_OR_RETURN(mFirstUsedEntry != INVALID_ENTRY, ESP_FAIL);
     const uint16_t count = size / ENTRY_SIZE;
 
-    const uint8_t* buf = data;
-
-#if !defined LINUX_TARGET
-    // TODO: check whether still necessary with esp_partition* API
-    /* On the ESP32, data can come from DROM, which is not accessible by spi_flash_write
-     * function. To work around this, we copy the data to heap if it came from DROM.
-     * Hopefully this won't happen very often in practice. For data from DRAM, we should
-     * still be able to write it to flash directly.
-     * TODO: figure out how to make this platform-specific check nicer (probably by introducing
-     * a platform-specific flash layer).
-     */
-    if ((uint32_t) data < 0x3ff00000) {
-        buf = (uint8_t*) malloc(size);
-        if (!buf) {
-            return ESP_ERR_NO_MEM;
-        }
-        memcpy((void*)buf, data, size);
-    }
-#endif // ! LINUX_TARGET
-
     uint32_t phyAddr;
     esp_err_t rc = getEntryAddress(mNextFreeEntry, &phyAddr);
     if (rc == ESP_OK) {
-        rc = mPartition->write(phyAddr, buf, size);
+        rc = mPartition->write(phyAddr, data, size);
     }
-
-#if !defined LINUX_TARGET
-    if (buf != data) {
-        free((void*)buf);
-    }
-#endif // ! LINUX_TARGET
     if (rc != ESP_OK) {
         mState = PageState::INVALID;
         return rc;

From 02661081be8f1d2c14d33fa0a760d70a57359ea9 Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Mon, 15 Aug 2022 23:27:26 +0200
Subject: [PATCH 137/665] nvs_flash: make nvs_flash_init usable for Linux
 target

Since the partition API is now supported for Linux target builds,
this function can now be used.
---
 components/nvs_flash/src/nvs_api.cpp        | 4 ++--
 components/nvs_flash/test_nvs_host/Makefile | 4 ++--
 2 files changed, 4 insertions(+), 4 deletions(-)

diff --git a/components/nvs_flash/src/nvs_api.cpp b/components/nvs_flash/src/nvs_api.cpp
index 8d63c25469..6d7f546050 100644
--- a/components/nvs_flash/src/nvs_api.cpp
+++ b/components/nvs_flash/src/nvs_api.cpp
@@ -116,7 +116,7 @@ extern "C" esp_err_t nvs_flash_init_partition_ptr(const esp_partition_t *partiti
     return init_res;
 }
 
-#ifndef LINUX_TARGET
+#ifndef LINUX_HOST_LEGACY_TEST
 extern "C" esp_err_t nvs_flash_init_partition(const char *part_name)
 {
     esp_err_t lock_result = Lock::init();
@@ -239,7 +239,7 @@ extern "C" esp_err_t nvs_flash_erase(void)
 {
     return nvs_flash_erase_partition(NVS_DEFAULT_PART_NAME);
 }
-#endif // ! LINUX_TARGET
+#endif // LINUX_HOST_LEGACY_TEST
 
 extern "C" esp_err_t nvs_flash_deinit_partition(const char* partition_name)
 {
diff --git a/components/nvs_flash/test_nvs_host/Makefile b/components/nvs_flash/test_nvs_host/Makefile
index 10669bfb6f..60bd9e802a 100644
--- a/components/nvs_flash/test_nvs_host/Makefile
+++ b/components/nvs_flash/test_nvs_host/Makefile
@@ -39,8 +39,8 @@ COMPILER := gcc
 endif
 
 CPPFLAGS += -I../private_include -I../include -I../src -I../../esp_rom/include -I../../esp_rom/include/linux -I../../log/include -I./ -I../../esp_common/include -I../../esp32/include -I ../../mbedtls/mbedtls/include -I ../../spi_flash/include -I ../../hal/include -I ../../xtensa/include -I ../../../tools/catch -fprofile-arcs -ftest-coverage -g2 -ggdb
-CFLAGS += -fprofile-arcs -ftest-coverage -DLINUX_TARGET
-CXXFLAGS += -std=c++11 -Wall -Werror -DLINUX_TARGET
+CFLAGS += -fprofile-arcs -ftest-coverage -DLINUX_TARGET -DLINUX_HOST_LEGACY_TEST
+CXXFLAGS += -std=c++11 -Wall -Werror -DLINUX_TARGET -DLINUX_HOST_LEGACY_TEST
 LDFLAGS += -lstdc++ -Wall -fprofile-arcs -ftest-coverage
 
 ifeq ($(COMPILER),clang)

From bee241b0e2cb93b62cf6fe29315dce2bd57bb62b Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Mon, 15 Aug 2022 23:28:07 +0200
Subject: [PATCH 138/665] nvs_flash: remove leftover ESP_ERROR_CHECKS

Similar to the asserts, these are replaced by error checks.
---
 components/nvs_flash/src/nvs_pagemanager.cpp |  5 ++++-
 components/nvs_flash/src/nvs_storage.cpp     | 10 ++++++++--
 2 files changed, 12 insertions(+), 3 deletions(-)

diff --git a/components/nvs_flash/src/nvs_pagemanager.cpp b/components/nvs_flash/src/nvs_pagemanager.cpp
index cdc6b221dd..062f627743 100644
--- a/components/nvs_flash/src/nvs_pagemanager.cpp
+++ b/components/nvs_flash/src/nvs_pagemanager.cpp
@@ -47,7 +47,10 @@ esp_err_t PageManager::load(Partition *partition, uint32_t baseSector, uint32_t
         return activatePage();
     } else {
         uint32_t lastSeqNo;
-        ESP_ERROR_CHECK( mPageList.back().getSeqNumber(lastSeqNo) );
+        auto err = mPageList.back().getSeqNumber(lastSeqNo);
+        if (err != ESP_OK) {
+            return err;
+        }
         mSeqNumber = lastSeqNo + 1;
     }
 
diff --git a/components/nvs_flash/src/nvs_storage.cpp b/components/nvs_flash/src/nvs_storage.cpp
index 1cf3b94859..17cc5648a1 100644
--- a/components/nvs_flash/src/nvs_storage.cpp
+++ b/components/nvs_flash/src/nvs_storage.cpp
@@ -305,7 +305,10 @@ esp_err_t Storage::writeItem(uint8_t nsIndex, ItemType datatype, const char* key
 
             if (findPage->state() == Page::PageState::UNINITIALIZED ||
                     findPage->state() == Page::PageState::INVALID) {
-                ESP_ERROR_CHECK(findItem(nsIndex, datatype, key, findPage, item));
+                err = findItem(nsIndex, datatype, key, findPage, item);
+                if (err != ESP_OK) {
+                    return err;
+                }
             }
             /* Get the version of the previous index with same <ns,key> */
             prevStart = item.blobIndex.chunkStart;
@@ -383,7 +386,10 @@ esp_err_t Storage::writeItem(uint8_t nsIndex, ItemType datatype, const char* key
     if (findPage) {
         if (findPage->state() == Page::PageState::UNINITIALIZED ||
                 findPage->state() == Page::PageState::INVALID) {
-            ESP_ERROR_CHECK(findItem(nsIndex, datatype, key, findPage, item));
+            err = findItem(nsIndex, datatype, key, findPage, item);
+            if (err != ESP_OK) {
+                return err;
+            }
         }
         err = findPage->eraseItem(nsIndex, datatype, key);
         if (err == ESP_ERR_FLASH_OP_FAIL) {

From 7a1e19edf1f4261070f312a974458a2eba8bae42 Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Mon, 15 Aug 2022 23:29:25 +0200
Subject: [PATCH 139/665] nvs_flash: replace strncpy + manual null termination
 with strlcpy

Since libbsd is now a build dependency on Linux, strncpy can be
replaced with the safer and less verbose strlcpy.
---
 components/nvs_flash/src/nvs_storage.cpp | 10 +++++-----
 1 file changed, 5 insertions(+), 5 deletions(-)

diff --git a/components/nvs_flash/src/nvs_storage.cpp b/components/nvs_flash/src/nvs_storage.cpp
index 17cc5648a1..03172f1a96 100644
--- a/components/nvs_flash/src/nvs_storage.cpp
+++ b/components/nvs_flash/src/nvs_storage.cpp
@@ -4,6 +4,10 @@
  * SPDX-License-Identifier: Apache-2.0
  */
 #include "nvs_storage.hpp"
+#if __has_include(<bsd/string.h>)
+// for strlcpy
+#include <bsd/string.h>
+#endif
 
 #ifndef ESP_PLATFORM
 // We need NO_DEBUG_STORAGE here since the integration tests on the host add some debug code.
@@ -755,11 +759,7 @@ void Storage::fillEntryInfo(Item &item, nvs_entry_info_t &info)
 
     for (auto &name : mNamespaces) {
         if(item.nsIndex == name.mIndex) {
-#pragma GCC diagnostic push
-#pragma GCC diagnostic ignored "-Wstringop-truncation"
-            strncpy(info.namespace_name, name.mName, sizeof(info.namespace_name) - 1);
-#pragma GCC diagnostic pop
-            info.namespace_name[sizeof(info.namespace_name) -1] = '\0';
+            strlcpy(info.namespace_name, name.mName, sizeof(info.namespace_name));
             break;
         }
     }

From 4e0fa26e640873e3993728948faf8f2de557de58 Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Wed, 17 Aug 2022 12:20:25 +0200
Subject: [PATCH 140/665] nvs_flash: link the host test against libbsd when
 building on Linux

...and clean up the linking rule
---
 components/nvs_flash/test_nvs_host/Makefile | 11 +++++++++--
 1 file changed, 9 insertions(+), 2 deletions(-)

diff --git a/components/nvs_flash/test_nvs_host/Makefile b/components/nvs_flash/test_nvs_host/Makefile
index 60bd9e802a..647c3d1491 100644
--- a/components/nvs_flash/test_nvs_host/Makefile
+++ b/components/nvs_flash/test_nvs_host/Makefile
@@ -43,6 +43,10 @@ CFLAGS += -fprofile-arcs -ftest-coverage -DLINUX_TARGET -DLINUX_HOST_LEGACY_TEST
 CXXFLAGS += -std=c++11 -Wall -Werror -DLINUX_TARGET -DLINUX_HOST_LEGACY_TEST
 LDFLAGS += -lstdc++ -Wall -fprofile-arcs -ftest-coverage
 
+ifeq ($(shell uname -s),Linux)
+LDFLAGS += -lbsd
+endif
+
 ifeq ($(COMPILER),clang)
 CFLAGS += -fsanitize=address
 CXXFLAGS += -fsanitize=address
@@ -53,13 +57,16 @@ OBJ_FILES = $(SOURCE_FILES:.cpp=.o)
 OBJ_FILES_C = $(SOURCE_FILES_C:.c=.o)
 
 COVERAGE_FILES = $(OBJ_FILES:.o=.gc*)
+MBEDTLS_LIB := ../../mbedtls/mbedtls/library/libmbedcrypto.a
 
 $(OBJ_FILES): %.o: %.cpp
 $(OBJ_FILES_C): %.c: %.c
 
-$(TEST_PROGRAM): clean-coverage $(OBJ_FILES) $(OBJ_FILES_C)
+$(MBEDTLS_LIB):
 	$(MAKE) -C ../../mbedtls/mbedtls/ lib
-	g++ $(LDFLAGS) -o $(TEST_PROGRAM) $(OBJ_FILES) $(OBJ_FILES_C) ../../mbedtls/mbedtls/library/libmbedcrypto.a
+
+$(TEST_PROGRAM): $(OBJ_FILES) $(OBJ_FILES_C) $(MBEDTLS_LIB) | clean-coverage
+	g++ -o $@ $^ $(LDFLAGS)
 
 $(OUTPUT_DIR):
 	mkdir -p $(OUTPUT_DIR)

From 2153a583ee31105a8b61f8bfdb356dd9379d836a Mon Sep 17 00:00:00 2001
From: Vilem Zavodny <vilem.zavodny@espressif.com>
Date: Tue, 9 Aug 2022 10:47:10 +0200
Subject: [PATCH 141/665] examples/tjpgd: Use esp_jpeg component in tjpgd
 example.

---
 .../peripherals/lcd/tjpgd/main/decode_image.c | 122 ++++--------------
 .../peripherals/lcd/tjpgd/main/decode_image.h |   5 +-
 .../lcd/tjpgd/main/idf_component.yml          |   3 +
 examples/peripherals/lcd/tjpgd/main/image.jpg | Bin 67106 -> 43700 bytes
 .../lcd/tjpgd/main/lcd_tjpgd_example_main.c   |   2 +-
 .../lcd/tjpgd/main/pretty_effect.c            |   8 +-
 .../spi_master/lcd/main/decode_image.c        | 122 ++++--------------
 .../spi_master/lcd/main/decode_image.h        |   5 +-
 .../spi_master/lcd/main/idf_component.yml     |   3 +
 .../peripherals/spi_master/lcd/main/image.jpg | Bin 67106 -> 43700 bytes
 .../spi_master/lcd/main/pretty_effect.c       |   9 +-
 11 files changed, 66 insertions(+), 213 deletions(-)
 create mode 100644 examples/peripherals/lcd/tjpgd/main/idf_component.yml
 create mode 100644 examples/peripherals/spi_master/lcd/main/idf_component.yml

diff --git a/examples/peripherals/lcd/tjpgd/main/decode_image.c b/examples/peripherals/lcd/tjpgd/main/decode_image.c
index f7182a32cb..3a02a04862 100644
--- a/examples/peripherals/lcd/tjpgd/main/decode_image.c
+++ b/examples/peripherals/lcd/tjpgd/main/decode_image.c
@@ -15,132 +15,54 @@ format if you want to use a different image file.
 */
 
 #include "decode_image.h"
-#include "esp_rom_tjpgd.h"
+#include "jpeg_decoder.h"
 #include "esp_log.h"
+#include "esp_check.h"
 #include <string.h>
+#include "freertos/FreeRTOS.h"
 
 //Reference the binary-included jpeg file
 extern const uint8_t image_jpg_start[] asm("_binary_image_jpg_start");
 extern const uint8_t image_jpg_end[] asm("_binary_image_jpg_end");
 //Define the height and width of the jpeg file. Make sure this matches the actual jpeg
 //dimensions.
-#define IMAGE_W 336
-#define IMAGE_H 256
 
 const char *TAG = "ImageDec";
 
-//Data that is passed from the decoder function to the infunc/outfunc functions.
-typedef struct {
-    const unsigned char *inData; //Pointer to jpeg data
-    uint16_t inPos;              //Current position in jpeg data
-    uint16_t **outData;          //Array of IMAGE_H pointers to arrays of IMAGE_W 16-bit pixel values
-    int outW;                    //Width of the resulting file
-    int outH;                    //Height of the resulting file
-} JpegDev;
-
-//Input function for jpeg decoder. Just returns bytes from the inData field of the JpegDev structure.
-static uint32_t infunc(esp_rom_tjpgd_dec_t *decoder, uint8_t *buf, uint32_t len)
-{
-    //Read bytes from input file
-    JpegDev *jd = (JpegDev *)decoder->device;
-    if (buf != NULL) {
-        memcpy(buf, jd->inData + jd->inPos, len);
-    }
-    jd->inPos += len;
-    return len;
-}
-
-//Output function. Re-encodes the RGB888 data from the decoder as big-endian RGB565 and
-//stores it in the outData array of the JpegDev structure.
-static uint32_t outfunc(esp_rom_tjpgd_dec_t *decoder, void *bitmap, esp_rom_tjpgd_rect_t *rect)
-{
-    JpegDev *jd = (JpegDev *)decoder->device;
-    uint8_t *in = (uint8_t *)bitmap;
-    for (int y = rect->top; y <= rect->bottom; y++) {
-        for (int x = rect->left; x <= rect->right; x++) {
-            //We need to convert the 3 bytes in `in` to a rgb565 value.
-            uint16_t v = 0;
-            v |= ((in[0] >> 3) << 11);
-            v |= ((in[1] >> 2) << 5);
-            v |= ((in[2] >> 3) << 0);
-            //The LCD wants the 16-bit value in big-endian, so swap bytes
-            v = (v >> 8) | (v << 8);
-            jd->outData[y][x] = v;
-            in += 3;
-        }
-    }
-    return 1;
-}
-
-//Size of the work space for the jpeg decoder.
-#define WORKSZ 3100
-
 //Decode the embedded image into pixel lines that can be used with the rest of the logic.
-esp_err_t decode_image(uint16_t ***pixels)
+esp_err_t decode_image(uint16_t **pixels)
 {
-    char *work = NULL;
-    int r;
-    esp_rom_tjpgd_dec_t decoder;
-    JpegDev jd;
     *pixels = NULL;
     esp_err_t ret = ESP_OK;
 
     //Alocate pixel memory. Each line is an array of IMAGE_W 16-bit pixels; the `*pixels` array itself contains pointers to these lines.
-    *pixels = calloc(IMAGE_H, sizeof(uint16_t *));
-    if (*pixels == NULL) {
-        ESP_LOGE(TAG, "Error allocating memory for lines");
-        ret = ESP_ERR_NO_MEM;
-        goto err;
-    }
-    for (int i = 0; i < IMAGE_H; i++) {
-        (*pixels)[i] = malloc(IMAGE_W * sizeof(uint16_t));
-        if ((*pixels)[i] == NULL) {
-            ESP_LOGE(TAG, "Error allocating memory for line %d", i);
-            ret = ESP_ERR_NO_MEM;
-            goto err;
+    *pixels = calloc(IMAGE_H * IMAGE_W, sizeof(uint16_t));
+    ESP_GOTO_ON_FALSE((*pixels), ESP_ERR_NO_MEM, err, TAG, "Error allocating memory for lines");
+
+    //JPEG decode config
+    esp_jpeg_image_cfg_t jpeg_cfg = {
+        .indata = (uint8_t *)image_jpg_start,
+        .indata_size = image_jpg_end - image_jpg_start,
+        .outbuf = (uint8_t*)(*pixels),
+        .outbuf_size = IMAGE_W * IMAGE_H * sizeof(uint16_t),
+        .out_format = JPEG_IMAGE_FORMAT_RGB565,
+        .out_scale = JPEG_IMAGE_SCALE_0,
+        .flags = {
+            .swap_color_bytes = 1,
         }
-    }
+    };
 
-    //Allocate the work space for the jpeg decoder.
-    work = calloc(WORKSZ, 1);
-    if (work == NULL) {
-        ESP_LOGE(TAG, "Cannot allocate workspace");
-        ret = ESP_ERR_NO_MEM;
-        goto err;
-    }
+    //JPEG decode
+    esp_jpeg_image_output_t outimg;
+    esp_jpeg_decode(&jpeg_cfg, &outimg);
 
-    //Populate fields of the JpegDev struct.
-    jd.inData = image_jpg_start;
-    jd.inPos = 0;
-    jd.outData = *pixels;
-    jd.outW = IMAGE_W;
-    jd.outH = IMAGE_H;
+    ESP_LOGI(TAG, "JPEG image decoded! Size of the decoded image is: %dpx x %dpx", outimg.width, outimg.height);
 
-    //Prepare and decode the jpeg.
-    r = esp_rom_tjpgd_prepare(&decoder, infunc, work, WORKSZ, (void *)&jd);
-    if (r != JDR_OK) {
-        ESP_LOGE(TAG, "Image decoder: jd_prepare failed (%d)", r);
-        ret = ESP_ERR_NOT_SUPPORTED;
-        goto err;
-    }
-    r = esp_rom_tjpgd_decomp(&decoder, outfunc, 0);
-    if (r != JDR_OK && r != JDR_FMT1) {
-        ESP_LOGE(TAG, "Image decoder: jd_decode failed (%d)", r);
-        ret = ESP_ERR_NOT_SUPPORTED;
-        goto err;
-    }
-
-    //All done! Free the work area (as we don't need it anymore) and return victoriously.
-    free(work);
     return ret;
 err:
     //Something went wrong! Exit cleanly, de-allocating everything we allocated.
     if (*pixels != NULL) {
-        for (int i = 0; i < IMAGE_H; i++) {
-            free((*pixels)[i]);
-        }
         free(*pixels);
     }
-    free(work);
     return ret;
 }
diff --git a/examples/peripherals/lcd/tjpgd/main/decode_image.h b/examples/peripherals/lcd/tjpgd/main/decode_image.h
index 8fa1155005..44800b17ba 100644
--- a/examples/peripherals/lcd/tjpgd/main/decode_image.h
+++ b/examples/peripherals/lcd/tjpgd/main/decode_image.h
@@ -8,6 +8,9 @@
 #include <stdint.h>
 #include "esp_err.h"
 
+#define IMAGE_W 320
+#define IMAGE_H 240
+
 /**
  * @brief Decode the jpeg ``image.jpg`` embedded into the program file into pixel data.
  *
@@ -17,4 +20,4 @@
  *         - ESP_ERR_NO_MEM if out of memory
  *         - ESP_OK on succesful decode
  */
-esp_err_t decode_image(uint16_t ***pixels);
+esp_err_t decode_image(uint16_t **pixels);
diff --git a/examples/peripherals/lcd/tjpgd/main/idf_component.yml b/examples/peripherals/lcd/tjpgd/main/idf_component.yml
new file mode 100644
index 0000000000..a2167bf4c2
--- /dev/null
+++ b/examples/peripherals/lcd/tjpgd/main/idf_component.yml
@@ -0,0 +1,3 @@
+dependencies:
+  idf: ">=4.4"
+  esp_jpeg: ">=1.0.2"
diff --git a/examples/peripherals/lcd/tjpgd/main/image.jpg b/examples/peripherals/lcd/tjpgd/main/image.jpg
index 803ca2cdca464f387a97af7042f9f4ed040a7f18..cacad0905071aeb6d88710ea0478e122988f060c 100644
GIT binary patch
delta 40866
zcmZ3~!?NWn(*)7_hYT666`5%a48Fb$S_}*f91JXsQVgsN3=E763=DRR(r~sLqXq*r
zSe%K0fzgnGiGhJZkb!~0j{yQaz;X->V7eeNGp|H1FSSI$M9)~y(13yA|0A9VPiN=&
zfFOT2PajtXMn(n(9*>P$o;>x;OiUoe%*@Qf%*?{d!OF_Q!pg<Y&c?yR#lyqR#m&vj
zCnUhjC&<UmEg&W!C@dl>D$2tzE+Hl&AtWLy^8Yr2Gb1w#3o8pNCo3zb2roCU2nnDb
zqW1p*20;#n4~!1XjEW3Qf{e_9jQ@`?$TKi7vND1J#G4EZj7-cdtZeKYoLt=hk1%W%
zU|?coW@chx205F7fw7j6iJ5^#kX1<0(2-3zFp*uUP{gQl;zAB(r;P_igD!qhF-|IK
z;^Yz&myncFRa4if*VHmGH8Z!cv~qTFb#wRd^a>6M4GWKmj7m;PO-s+n%qlJ^Ei136
ztZHs)ZENr7?3y%r%G7DoXUv?nXz`Mz%a*TLxoXqqEnBy3-?4Mop~FXx9y@;G<f%)S
zuUx%${l?8(4<9{#^7PsB7cXCZ{Pg+D*Kgl{{QL#-7$XBS*jtSCjG(vx`3}uzf(%TI
zOe`$SEbOc-EDVfH<sh#Mval)|vI#i`vL_Y_D;YI%h&WALxbYyTvT@J{(WIh_Tw*FF
z4^=;cJg26vp{YgKXZ0YjHId~vxYrOqyT!o6%*enb$SlZU&+tK$^Ulqef&1>vNtayz
zI;`GA`OSZZAL{EaF8^_54*&h=^p{)zGt~e3`YB|)fHP0`=HiV%jV!p&|7VEW$F05p
z+cCTI|7!pF{MvI-eOiKW_@(+;%D;14J{;L};Nu-PgVc^D6}eZ{zn{<QKPNtY+Xbh7
z-ZhgKi<I#c&*5{Bd{u88A0FyGE!-|^l2>8+mHi(Az9=7-W60gpxn8_}+l?Ln8SJKh
zXxSwCxV~6$-puv#%{ia4!r$xv)tp~DSLL(TuChN9KAf@3JtBB*-|7DhO*u`a=jD2L
zw@*&~&#=%x{OC)aS=;~a{?D*f@k#dIee=(MN^hvUbmr~H>&J5yZXJ%?DZwS)`&`y`
zV_eLoExCu~*JZ!>bmBIv+x^q>C*@*uv;F?we`bBIsL|Z;dA&k$&tL5?{@+^C<TuAR
z^>j~uep4(jJpY%<-qnvSdg~8OWB=p-$-UOrXirxBss0I1rp|K9nR~a=Qf<+l0*{yX
z_AQ?7EkC_zzVE+78T_3#5tS#Ju9W;|$nyWNp6f@u=JezHRBDg>oHh4y)qjT5>Fc`=
z9RDY7SU2HM|CTfRpSU)Ct)Ks_xGveu$n)THwbk)EOOm|JPv5zI!^_I}@q)ciYR!LF
zRi6H^{6N3-rrX`mJcTzVv!C+c!MO3?$M5Ugq&`X+OCSHtrea`oz5n3HeZjm|r~fl}
zrN8?5Bxd91%>NAfPr8Ip?|9xS`C{w0^?!tICt1`fCUc!u?cVtMn4bNi<vmkB)pyO?
z_@Cj@#G4cM#l+OrPquOT^>TTp5hKshUqzmFd$Vnm18R*An!Y(?_iE!$e&ctU6|Q^s
zOI1`hoV)9FqwzmOZrHvhf4At(EU{;EN!FG2F4k1}IAJ4C;lGdTyUrxnyk}qUS?BY+
zhiBFa!)fp3&&sP#-tu^zRk6#=+dJlM{Z_NQ{_uSNe`liB+$uj<-%&15zjmv*xL`Ts
z(G?1hUoHN$e#U#{PAMHZr$3MHtN%*c=daNe@h1Pr^e44t#g;a5Y_^v2&m3-t2{uH2
zKEFV2>)HpNa{6)=nHMHJ4%wpp_4BlS?c&l8U&U|!)6dWR@1yU3hRV8(@AGdbJyiSX
z-nw>4P?&VRWZJp<y=r{6{~Y7ZZl6_MwW7<dJ6p(RyE4nidD@2_{_=b}rE=<*zmf0K
zuP*<)GWO{0(4R`lYqLBr2kkleT&e8!&+7|*9Qz%x<A>>om+zO)doz1&;Dz&w_0wxC
zWah7bmc3fkZA$iq!ruAD{~0c+6g~VXy1e~J@yV^HwwM1dusO1#zNht=ZKj-i;M}*z
z_g3p^-I}L$_0H6#cg_@umsMB&3RYu{o>zQceb%>m9o`#3k$CP-{UQ5DHw!{%{ZiqR
zNqEREU3kpA)VBCGyS>yaA<-GVN4}n`{*?XTQ~7@eZi)X4zl%SmUw_VZGmq)+@}G-l
zNc+DI|KcrK>RayHByi?zalM4KyFwnz`~ytIZ{t%tC-rK2e)0L)WA$vUbh-Pr`VRps
z?)=a{aQYd8-Sr}_dCyP#)W!TO{b2a8!0LH(96MX|Z>jlf_M6q-EC0`+tTq4J`zIa$
zavI-W+jrwXLsRzAZS``e{LdUa$#2^}ud2@E$FctmH@@cnz5iEJIwkDaAG`X=^>zh+
zm(19H++S|PvHNdNZ#;P7{H&|b)m~n^bBO8fxi?cK*<Z(dPy5fX^P>OH<e$pN*G*on
z|Iz+TSMDR8?+o*-!(ZgT<u#xE+n_@9^3+M*Y$uK@zbTp+FMlNL-^Bx_f6jlhe(|5-
z#AeBVqCe-Wc-U-v@O6>V8V=j+m-CK4-F4$v{<nHz`Hz7WJN`59Ps}o&|841i2CfhJ
z^4n)VuC4s{?yb|y4c2u(Uq3dm|73l1zeb(=&1d$Xln+*&|7>}OcS-vG;DCGTzpUj7
z91n_q6T0z}<B!KL<!>K$2-R5p$XW2|(wQIUZJg!p*VY&-*FJt9=g+=6)!^&&e^bt1
z`&?W2`Ah$kHr9Gs-`a)$8CY%}j;(R)t&6>QqvSus_KEJ|w|~p6uD|=A;nJe)$>v{g
z+}`|W=A-HMiVA&htl=@Dc3WS&M=bs%y0QAu*?x%(_4R*za?dN<f4Z9eO8>S)r;d%V
zRKut3x6WO#e97+hW6!bw47V$+%cei6J;wjf^H2I3dy|?uN7}V2EbITQymZLN<(us5
zH_~=W-!^`Ue{<K${X_mEuRXIpy4(}2CO(mC-|nRSy!r&!3CAF5%O~NdQ_Ujo<o;)v
zS^rYw*Pe%4TMqnZX#CIc(pBulxk{#Odzg6c3)pD1^q8&9;I#jGQ~Tbrm+dQG{AW-;
zb>Kh4p3DCkg#Mh*{JZ(ne+I#ll={1KcUhU;vpDm)zG3~mjnj@>DD7D%e_40&iz>^v
z`?tKl{j=lwv2%Nx<F<bkGUh+<pP_Z_)8ld<R~QH~*gsvxGpGEWf6Q~!b@qQB^Zrx+
z&#=VfJlpz~BmWs%>t7by^u`#=eDqehv!E(`%{QCAZFUFx|8agxQBUuCd#A6l<dWx~
z<@JmFf2hwrt>@pH^mtjxGF$t%`!DUc{Lc`l@}J?E<bQ?-@qbtTO8+(E@@3)w43qvd
z9JJm3E&qqS{(;@LN#|lyvL5|<m?yGyV}olecaM0^bLM$g;qCEthvXD@Tz#+F9D7-L
zOXl21nF<q^-11Z|`XZCO^K3<hoJya#bjMM@$$y`2srS#WnfNAoM_$AlRURF!{|tP;
zZdczpKlvN;$G}L5AKjjxjT?V=IvlrrEL&B#Rc-!n?jQ5LuD)6K<fGZN2?uTR9!aEx
zr}A*~A4v({8Qk;Y-0b#^RjaeE_6tpCzrH-ksB~Iyx$W|AQ+^1qs44oet}}6Ymf5Y+
zV{?lxZ;n+q+O<ivULp61%;T@?XR7^YXe$44v_k4x)7g2<Ca;hG{gB<R{AibD7?(xV
zl-rxD)|(gKJF`ja#u=a0msU(FyL>TvqwMiN!pDyl9_y9cxnTFi&uo=fnBSDi{4KDX
z`hNbV{x_dj*Kqu2XldOV{oDHGR`&+|8>grCxT!qX5qUC`Kkw?Y(xX#~>wS1WY*===
z?CMXG{|ru>?o8XqEi83;#jNn#XQQ{zd>SvZKXJW8#pdJtl&^jH8||8%>-DYr#-w+i
z6R(_9tX;d!?B%@0_Fhll+CP{VXE^EPlO5N#Sm+ryOx*HG^ZD<mjPl>lR$Z~U&+FEr
z`P(v9Wmnntl}}H%eJq-@RI2OjzQ1*DHTCyD_|KQy)3ZGM!!Ngr&tlJt?guOru#ft+
z_)-1ASpTE**=tN6+G;(!m{-!jnfcqIlQN4ed|cQ<la}*%{Pg!fwx{QEm%)!Weo|W$
zRaS1h`}Vr8^*{Dpovu9wr7!$EcP^R!NB*_*!DWAYYYIZF&M)Hm&%ku=jE8)WXh7Yu
zf7Z7=>vMJN-sG6)o;V)!vu^9_bw&rHA5Oos|IAPMuiEmPrqq4^=f0)x^nR8<?jPny
zTz`I@ciHJHjf&BkJ#!XL*l4eD{GP<0dU=J9+uv+|eEYswws_e!gP7a?)g~LZlpFS5
z+|qNZ;0(uuFYBc_k63s`_SS^lembjn%bT?qz8UVZ>{&hSVf}`Uo2S}kzrK4nKmW|L
zclN3CJGtI(KYT7&k|pl8P`#yV=+3`0>QsMP`15$4|Gs{$;r!o!>d$BWs{guNcha@x
z5A{FUC4N|zDVgc-AMu}I<~#YV>Id>gYa%|ZZ`Q4`mEC&wTHhy~kG>Y&S}&#E1yv|W
z{FJSH5Pov|{EhWTZ#=uTuU;_IF(<D-c*_B~J*O<zo45a%&)RUnoj1zQ$oETr*?s@G
z<@cUNhG}in3tg#ld3)SRCFS2zf8rQ~AKbid|5ae~<NplG;g{!cls~91QKLHlSh$?V
z<>_9(t8TgHt+ff-Eb_Tq_~~W_yHeT8XImffshs}!GuOwIYx<P67uU|J4WAfU9~a$y
z_|f8^ExMw0+h1IKDAj&QU+U*2r61uD>29}9>8QT`db|0Da47pBdzrWY874Z%D14l_
z+^2rh^$W*sPVWqTef+)q)78pnCjDdC_bm3qe}+T;(zh!nyU+6Hd@Xof_Kn_o)t*(W
zSejKk0~-vl?d$)$+=l&;y`*|;o{6kg^~;?4#q-a6a<Jz7)HQGaoB5~q1<TKVuyj`9
z>Q$Y`v^=+7dcE@N51-{ypKAPMFHM>=Cn`2}=I5IG%zH|9mVG$4c>B)Z#t-TrZ&itB
z{!^>1ll^e5v-)m_SL}~MxPGZ0i7egU)j#_`L%6Z|;zj=+-`dCd$Lb?{+druqr!7~$
z>|DDp@2#wE{lkZ|+&;}ISUj(Y&FV>b!z($CkCRP2{)t`tc7!K`Z>Bl3%EY;IKKWMM
z3`=jBrY{<J#nV!4>(;-w<<1pOeH<pw=^Ip3*zI?6clCAS=mT}ST;cx&W6NzTE~oux
zc$A%dz>fW+>H2;fL!EoFS08qoMtkyXitt*oO3lerwSeL4`s#YoSqV?uSBggI-uxQd
zFV8ylabm}E&A_QUr{Apo%b)gl^&a*|{h}4W{q|lmk^bv-vE;~hqnigVH5~GkXuHLC
ze~;DUwG}4wd1^AHp6*dz&r>}A&B>4bzaQ;cGu!N7@PSLqwN84fmfT%aWqB;Pe|7)b
zAQP2GcQ1RrTr~Cl;rXIBk3OrvQ;{6iq)-s&%{e9g^3-qkQ>(9c*zx{YeO#W|PC7c{
zSN6&3WZuJfqWw;Dukw00<>85c@2^h`p84#DN66u8-#VA7S7(2Vdig4U+Ea^NR|-XJ
zX9pFA?VIgsx37K9e}==lHQt$q{~0)bIKIly{bApHdD-9T`&8WJqMh!QJr}%t@Js!1
zBfjeY3~^WXUz@Y*TX22xe+ET8@iV&)*1rC8rn-8yce#?c$<E+okuxLsb7blgt{D3>
zX$TxwOkzCK!oXiQ|8acro4a3c{5hp(vn%7T|H}Hrvrg}x{>fyV=cF8+)@v@KEU0nf
ziw*y&eFn3GXD$)8J+szY_L$T2LfeyeTR+b<t=F)*F1NGl@_&X)k>79ZnmjGAp}gAv
z!-S2muM3D6#Ks+0IOkKYTCY>GI_QtnN56Su(fWefW$WfN&FWb!AycBXZ__rmmPbEd
z9{tm=)TXpoQ!lEw_CLe3+WEgTD$YlJ*xvF-$fP#yKZEDa-LuN3zR|nKHZfGVc|%V_
zOs)2lXFvAVKQ>LV|1j&vj8=OKsXdQvzWv;5`0M(?f^*TW>!)2_8P=0>-)yb=x0zr5
zxb_{rbY{8V)UZk0I=5ad*(vd3^P`_nQfD9Ar~0Y#z`rYV`)in|GwqxAw{=hE+8?vx
zB^_74`hIJ{cC&u*+v%0x#6NFO*l2O?;88o((;sfstXt|;vRG_qX}zcZmWegiy+^~&
zEacjns`7qu`HP#+<;C~uRNOoMXnNP$gpYn(m*0+lHC^B^kN75cDYs3c4l9;0n6>`8
zZoBkP)W@&4*KYc8Kcr*le}>57dbRsU`wC-k<Sf^(i0}&${vPgI=6?23@tSiII}cg3
z?R|dTb^Qa~@5l2ytelTO{c-8hi~2){{A4^@`U;M$KV$KvNc&~~E$c^odmr9!`X_Vs
zORZn5(Z656Zul1Fwx)$`pLl|uow<O$r{rkOyVR)(FCTxHu-sGQ?Cy0hvuf=kXD6>p
z{c-Zj>Pkno`41P{#Y}$u{0K|>&BwByS0=Ha@98T4W8#0L<d%DP{-y;D9?n1i?D^|k
zTOa<7E$Z49!A}z($z1!-aJ;_#r@T|$344(}fghQJKAP_D_?l^Ivei4i`Ao0Kvd0Q}
zp>B?czJ6J6@^Ss~{|xfZkK;ugGavnDc=Ox4*6*2gMcr}k1znaL0c)R5p1|<R^6UBu
zho4GlKHD)%XnDm^w^Q%ESMOVX^U>!yxi+hL<4kic>n&qnUc6cIr!Vk7LzaG5pl8d+
z#L`#JFTXAS&yX3~{r=YGM`e>`-24Tj?@s)@C*8l*<MF%g@7f>tpWD~8oj0|&p6|Z-
zzx4BoKNg$r+UxyiI>_~x_lxau{czv)!>Nj@pC+g0Iz^tjETKGgo7>7y4X+&J_dM_U
zV0dp|_2h5Me$1#}UhvV&r+7|%T2$lt<lhtH*qkRO6wcrXTkrR&{MEH{cWwF0?H=(Q
zW}b27@WWS8hTC1fdw%ubQGYnRCeW3u#+iA=tFy~*r~GGlV)cFf&G^US9sAV(GaT|{
z??`WZ=PjIf(O-sJT2OrkhoS?!G@HfObD8Nk`PkVT=T-@BnYz9FZvE0<vp#$mNdCCv
zN8(4}JyEqnH{%yRwX^xV(x!CLkH<%%N|)TK5!+VPdUQ|V)&)tTDjG&NPg(??O{zbf
zRO8UXDu2@`;cK?>ynW}iFDyPZv(zhacF=C`mCr*Sy*Xu?%3pSJU)#Fw-w73$1FoCg
z_P%W^<(=I<W6_M`xk~$|#jxF~sXxSc(6;~5-u2&Few<zXNA>a^ladINpQ=~x<y*Wm
z*weMD(UMWJe*gLSte<bv`5$IHv#2qVemeL4su$~T{Iby(e6%`sMo-G6XU$#lX495;
z->bVJXSFS@=T=2rOyTbt>Iro%zF(JY|GRNd!Hx7yA5Lkqcj~UIsy~owbA8_rcc#ZB
z_0NCQPkd0nF5;_Rq?>&AUw@w;+8-Z>d_3OvCv|03RN1`gQ8wO%B4&w?dygGgFngAK
z)#^z>_L;o@3_0f|e$J3GZ;xQ$d)ids&fNcX@2)!0hYv0CxjT*~X`J%Akg2<C_3MRi
zAMaQ!+IBc`wVU8xm)m=PS!bp>|7YNx`&fZ7SKhHcdCnY1gU9{9vZL%I{;uESx&Fs=
zkIVXBbY+|?D|t8D?mD$@)jN@i(-SA~FRha36Fd~WRP$KT#rV>H?rh>c8>g;1B)nYO
zY})kr-t%rhPX2a}snPw|5+%F5ebJQ*QA-b>`p%}N+WD|9_!#@M+Kn;2%ikW%S!BQM
zhv8M}$*OyQsPNQ(3zqm-`uM?*@YfL;;l0t8DsLWF%bnBio+d6D%x`5Lm>X+te`06p
z@7#(ki%A}T^jB{F{OP1hhV4$tRr@9CGkc5uepEi_7y99vd@1?blHHz<_cW$VsPySt
zAbiYt{{&mBB5ki2gAG4s86Gv&IJq@t?Zy2Ub{1M4O<Z-JS6tFjy?*VyPu^c`+OB`Q
z^rLh6iQ7*uZRI^X|I2Efst;yH|F%}t-JNG6n42qqIOqPo?ChR@ldoSr-(vJLTU_<?
ze};yN3y*S2!uG6x`p@UV%*tiLO}5$Ze#!SLzt+E@XZ&rwgk@sSt##~iHupb@ew4k`
zKc$UlFXPv@vwrqW{LgUcSmJ+%g8KgqUnYNv3G!Ay{h#5T`oAgec?VM^6Br+>P5V3b
zF_(nwahdSjp+6!&U+gXw{FeUqCC9&mKkA%iR^MZ=b-Q7IApF?6wOhWPD~uOCRR2kH
z>3@d&`j<Yx<W%ZEtPcMN>OKd?D)0Qfp<v_J=PTE*tA8+WNpJLVh3$VfZ#r;3c;>4g
z_1n&?ug!n=pW&s){dUXxt(wv2|1)@|Px+ITuwQgf`nibL<|&Dr*xyJ0`6qfLwO`Wo
zRf7Fp&HoIobsj%zO80FK{}c4*)c4cf<#I=6{pSBRCt&~P=}n6*@95_oJouksx#j9-
z#q~cW9_&BzpTYT6QEbtk>VL2P`cKqbo4R%O>4{uM^>YO7FLl*PGnp9cwd1GP#3tU_
zNj0aPAAd`~9KWIePkT*Vf&G<R{C}$QKdfi}IAv15;Opo^)3aaq9;vTB^Q3>BebkRP
zT>DD9zbyaHuw;JfjD0cFS@t~t&#+YHB+JIfHlekCYJHLu8+)53gzix2vs}M^WnNg#
zT>DP>*t**St(R-+g>DCPt3FWq`*CXf^6l*Qj`6C7x9?}1XI@(~pS%9Vy6J!S{%2Tf
z{HkL4Kew;bf7E}O;&DJn<4{P^fp<O3JL`Sw-1g1-+frViQE~n0sW+P}&+qxq@cci+
zb?+|yzf;3r|E&MAB=gWpck`v`fA0VCwyXQmY<0Kd^O4}y`JScHGnuREo3&-G8ywf&
zQXKEu-mfd6uTpb0{A`&2*?(#4+d@1a?G-aBYunpc|4Cu}^8XCE8UEkW8<+4H?9UDU
zdYkiK+dhAT`VZTizs!Gfe%*o9PbBU~)W7uj>7IG_yhzXODHD&@?%sUo$K0D=_}^^)
z{KNi{OHE$2#r0)HX1+%&cn{|l6>g{(@{rv(^;2Z}pPr5PANBv6)W7=d^xtgEe?a4P
z9pyEPE!XaEUtE90pIh_&>YM$4dZxa8Y=8GTXgK2td^qFcEBmc`e|vtcJme$0U_+Db
z;%3Q%Ikj~O^->?EO_-*%!zg0?n^*D=<0rmI7pt76c>nF`&&u<&^(B>;o7TUq7fXr%
z5m?VL$-pJmR88Ueika-6)z*v3e_LbzWB$L1%FFfsGn60Ef4BaxmU`zl<L3K&-R}BJ
z%C3H4B`AFLo$jA0chXuW6a;vfGk-ak#gRDc<;-Naq`ie-*QLhUY~R;@qFVC)v|ICI
z>JDx6%uj#xtYU`wT#lcO?1~W&{xi(`TK{3|L59XTg%>`?n@<Xfzjfn#{m<_|jo*K~
zSa|9K*Io6Wi*$D!*Zz5B!lCct(>^?&sp={>XM^astE=_Xl@BdhZ_>ZLK0n)0ys<{L
z<o(Wtd#ABJW`EYLF8}>a_>qIN^PDF3XZ@%XS}`ru*Zk_goL_S4{eLvC)V}?xxa@KH
zZu7OZsrCOESbk4FecdLrdCuYN3%}3C+61fWEZP(o|0~G&;g-iUFa7+_@KWcqd{3FV
zxxGkDtV-b4L)$i&adzv3e_y`hPj>rn+aoM(O`(Z@pD67v5PkSHt8m|*)t~Ib4Gy1w
zZ5kC-Y`fR1{Pra#FAI5}@Ei4873zNk{Ns%=tGl23>HB|%`hL&-%d!ugT{bVZsa9YA
z#4nk7LVcnAyY3nOx%r9ZlF!>|LdFS2#Rp{gp9Y-xl*7C6+pou6zg0E#mLFfS?fi=R
zg#EL_KQ0!$sMG%1wt~G+PU4T}8n>R?ZVL-H+aKANc+7u2(>`ZL^}k!Yv$xoPnf#_$
zHD@-<{^Otwdg}zga&vuP+`mtE_az-^o>Zx}Z(nZ2PY$&u{p;&<MJsKzAKaYjchTnI
z41LB~CJO2Qm@2+~TR)L`%2Y2Q4x5B8>nA<TtUnZM`VTa15`DD(llkgf7ynGStgmjd
ze#QQTZ+BN#+_aQeov!@a)=qQMzf-IKGvtBFxf*TpziYkj-vc%IKi5z1TKn(l`mC_u
zof&yc`*p9kE6+MyR6L>b*Y(SRQ(qpx@Uv{K+McufnU3kz)IO|;mrlK^n{4lF#PzHG
z+tmr{dLP_4UHAUXZdC)j<ZTLkh4U=`{G0l5$Ip11gSWTrSF2se?I(ZC-r`@zPb<F}
z$1g3a|61|>WqjF_8Xf;d^(ntImehaveuPt2@{}W|Yy2bYwDZ?5%YFTP^{{|HyXYs&
z^glft_igykaLIqo*{!EH{b%@a{y&44LgImS%@6n63++*`o||<3KZCn!^^EKP&Ie!o
z=ic3TUDW@N_h<J7b(bf)s~?+NuH)39ki2`N*vsRO>gQJMX?}LcD&6$-<o(~cIR7)~
z)YmI7H`)KKP3b?wdHuhdeLHteO4?*Cbbx{1hrz&pYI(fSzx+mdPMHVqaufLYvpbG|
zSuDOxnK%Dg{V$ikGrNCS^nY0YSC75V;IzynP03F;j@h<W&pCA{TKUVe{M+gWeFFR2
zOSd^V-nnqN;qLKYr;cCQpY@-ieO9;q+y}RRA9=8Tetm9UK~?(uS%328vp-(ACR_FM
z^q=zC!F`)<{@$u_^4E(03^QNtXZ}<EuwORQYVPrN6X!(-)9r3|r?x8V-DW%|@Zjs$
zH`yl>|E}Mo_-$p<e})#N)NNDGrF1^JtDtVF<-js;&%CeCA6C?hb{z>{{C2HY+3wxf
ze$AVw-?^c}#!PPa;`)lKd#81s%)hbi{?_@2#kWtoR?q#an`iaLMb*-2ZgQ`mJ^21;
z;idl!8T`%DrIyXj&wrSi`|jC1iv{z4i`})^mVUsxd6K2AYw4ATbFTHsER6Qs_oc7O
zCUi=Yx`b8UZ|$S?(eq}1JbdgP>j(K(T~mG8o9-(zgW^=gKAcS2-hN)=NxeW1hrHJI
zv&WZLeU!d`Oa5D?nBcj2a+jA(?YNt<PttWtt!Iz=exB@h%~QrbsjShgW()4_vyS|F
z;g?LAvF_5)!=k>Hk@+I0bbmYkJ3HB>b&oRB$8$Ee0=K^&|FS;n@7zDRA8sG#UFZMd
zw}-Eshm^`5*NxF>1<n#DZ+~yUf83_H{=m93mo?9QnBf_6EHrQ4^qA|f7oKc9@-)=Y
zFd{3{KiX8f<oX9AJB2?HKOAgQtC#&~KFqo1)waCcv^}#u+UjTeaojmx&aS+)==8_r
z2hyqhO>33ZdzU*j|4LiUKk50T#o}&T7hTFM-rFy?uXcjg=iaRBnP#(}_=hf5jqkMI
z{5iJXY4KsH+AY0GZ)UvESk-PLC;ste-0F|r$K+T)*dP8~>woN9;j1d)yY9Su_*1sW
zr5u%=vdWy9V_os_!u#yag45G391UC=m3z+rZq4<tuNS^a*!a^=tu<;!gkI=Jz3BLD
zbN$);`{OtJ9$Jylf7^9O%Ib=myx<pQ&A-yNEc$Wyw_g2S9@A|TnUmjbZ&#0zFWPW@
zug&z%m#>!G|GWP`1Iwe{oYv)4nf15ZSN`GusD7BY>T{TXd(t&aC4s%4qF;WxWpPL1
zNQ6h1$AKclIq7%8r~cS~B!08${w~vw((bjpX2qVF-X!tWU;iAR%ZyLQ4u4L6_wi+%
zpE&nCo!qDr`>sjP_Sb7)UiPc@c$$`_sgJ3CzUZ5;Pw$pqPu8q)|E;wqT0Ah-?bU*;
z$M*3bme=R}J8j<6{M)%wMI$mgRLjr(-rY})UmvflSf3OTrxjRp+W&XKr^oK?GE*0S
z|NNg}=6idw+&!H7t#8AR_ic=*ys`bT&-!P%mbah$xoh?9<=Z%|ZT}fI*ZW*DuHEOF
zrZVw))&lv%ODig4ZC+L6<#5%V`_FLq{`w=O&$bpxRZQFX{`;(YySsKm{%`DWZhJU2
zJh)$dVXb>W{F!NgwXfE(|EPa>Za&}2{|p==*RBV8eEhrd@y<zQI?OpdDM<$swz12;
zOpCvr&G)$1|K`hD@zUHqXNz_`$ro5!->`kl_0|6wZufB?yC?g1-u)x9HfKvMZK*oA
zYx>)jaw`j#`0x2SGo*%jw<Sa2dC|Gc|0w@pf0QX`a$X?9=A6;Q<7=Ne|7Tz*SHIk(
zy~$#o;^9ldg?VOgFF)zaOub_pw>V0(zU$VXyECt5+HWdvDv?e1yOuaVXwHrEvR9O%
zTRu70FJ=q=v_SnC!`ENeo*(<q!1Y5q?!uPIk82Y$wte(@nQcFB<FvBC9Yt&BiQ5`j
zU!SzurcPhlYm2z4$BRjEe$Q9`ojUztL8ylBtvPFM@4FrS$)@0s)DPhuj~_*?cX0o9
zw*PC#mHZFp50amTKbjKx<=>slZT9kd`<DNX?nv5t_&>vw`c3~CjGz8z*kDon$D;i|
zL!<kje!m}@A08jPC%W~z(ue+zN7vWpnf={VT*-UV^)RdSBF6CEA1A&(@A~Y${^sWg
zzs-Ulc_n-@Tyx{`=bLeQ(q?BhlCrP1N}mdQ7FK1l_S4UK`;663Wk3AzW!3d93G=m|
zb?wS~U;EFI|IOJCn_lUg)$4Z%o!a^PVpdoV!#U&c{9d;{tbcRy!+!>kk9_?rBPtH%
zy1lygO1fi___Z_ZUOj9$w9H?5!Ry%2&ws8hwR9@UnYFoW+TE%-Kk8&pWnOK0c`bL@
z{3Ba`Ph9@7|ABh@p43M_zvhM?{g5FZ9_ZfjPRhpY>dgb`!RPMRwe9&^pL|#9QN4Sg
ze#f+Bp$84SU6Px7WGWwD34QQmvSjPw%S*pjAJbI%dR2eoJpI-WGv@eutrkpIyB(Er
zd#BF+jjp?$UhFe%?Rar|*`MS88Pp7ag=eq(qx&QJfqeTu;R|-kueN<wZNF7_u&}aN
zcj1)XovOE#3-3;D@^`#*t)l0%{LGN$-rU~P>KEm%j=b--Yw5+!>p2hq@YyB2vSa00
zwn^EkyK3c2`t5UtzeWCbc2`@Qxbysp<SY5xS`WOs{eiFe%CBIh5BJ|3T<L1<x;E0~
z!e+KeQ|lE6Enn=uBPR1TrcZnAl}B^$#Q$R!j$ipifBB>H%KO^id>1+{(>gJt@txLW
z&A1}Bs_U-{>#wPQ-m+%Nr5ClSzr|-pAFQ)%6W&(zIFY5m$6bEK`=d2;b@D$k^qBK8
zvM;Tv3r?N+cyIDg`OG=7Pa}(?i_U*`O>?u*al4Rpbn3<SppCOkpJ_gxpuZy_`_<~B
zUUMeBso5ucYmL;4i(mdT{1MU8O#Wg2aPIkM#@Q=(e*Vwk_xV9Wec68o#%ufSX5CAj
zo_6<0|E@jPryh89(<b=6{+Ykkc9VYnS$|V>X{K^okYANRRoCzN|2S6!=KLur?6mnE
zaHe|QNdtSEf2G@{{xh7Iws!aN{|sKPDP_Ojn7scfm-%tQo_aBx1krPR>&vIToPTfQ
zI^9l-gKux`+F<yfA!YeL(Vy~@>L2gF_v$}G=f4!aGai<z+Y3C`FWaBznfjlhE&qe1
z?#$?rtwnb~f73jd{k&LX{o5R-f1m&K?|iuY-_f4^8UL0a<SsSZEU3&@7tP~V?DP4F
zP34-qKTUt->*Q{XS-tU_`yb($ypQaC5*zO*ZIU=Ip;q;C@uS!~uRls3IX|t-{c7In
z`qsSmb2a_vO+QqY1fTzSZ_0lL<=e+yz4Z^P?K=J0GHmJ->2BedXAPHTdPv?`Q<e8J
zK0VCt$rc-{z?c(%rT=cxlauGDh~c<+@%bDv^{Lh&J$!Q-vL8=N-eFca@9WR&oX7tO
zJ@|9~SwUg$yuzT<OX^jG7!Ew1^=tn({`fETV!uz<=idH1Q?oE6cdFmr$3GYSaQ^4E
z;mh<V=O@(UmVW!sAeuehS8?t-{j}L<lPCRNl02#Q^Za8QuFec$Y~Ytr2)}W0*;I}7
z%IBu<xm|nKpU1aopTfmAkLJ0yzJH)3@I39kVL{oK^LuLxf0wO!{ZO9$gbWAk*+Uy-
z%SD`a*jBNB`>Xw^{xip+d6i9`QGf2&_OCx=9;|jW_G|mylA4fDvVR`4lrA?fp1-vA
za@U)hdDrZg{_QT+e{-L^CTvg6iQG4ev-9dcM6C0(_xcbvxg=BW#PMkc5(+GTYqKA1
zFo?euaX#Wd!%Ow0bNv6dvy1FIv;WJYEqC-DbWbvfmbo^)A!dHZJh9{TynokbZvXe6
zLAUD1k!f;u{hw@N_Q&|z)?NB@?)kSfiSoyFT^6-Wh`iOV@VxTVugBY^-E24C+rwSP
z@4t*yXO{hkxlaEXPRpP8C3EP!blmB;-k(KSnOP0LuJ`<La8*p)zw`eY*e_KsnX&L{
z*-XAS3OhmrIKMDUykN6<wB=}U|FsSE>+Wa%XLu=ORrLE)SofR#UslW$h-hP)bLNO#
z0ejB%OD28Ysyn}^{XJ8cw>R^3w)U}0TGnnYDUHW%wa*s?Ms5CN;d=6>@+<oreGhZL
z+?TaEk=kXkaKiF5Y1KRS3fj-=MdA*w$e#Xv+P0=+=iXK3DQphAqtH2LN>8<hLY?Tx
zojLXK-}af__b>Lhi~i3LxBSktB7c<w+S%`4KRx@m_E_rH3yn9s+#WRTm{`PMdwj2M
zw{n(P&jBsY%jL`OiGB^;#~Jy>&aeNY;;UNM{|u~Lvz$MyJ~Xjmnb<XFd*(71p=8<L
za~{;i{%5dVJa?N(){Wqk^4Ipf<Md4V__coKuXok&lk1n)>z`-}sFEwZx9`?}hNj%6
z)sLSs?)%&C{I;NeY4)-DPpWI7{U#&-@2~3ZPtME#7?hc3r&uw|yUFKx@UHvEom3P1
z?B*{mI@+aIc+T+rrQHV8e(e!@vtOmowR87cyZmSMGh=6Gt6Thimi<!x_NI?1Kja@s
zY!~=+PvxLP{bQ!9jdu5I>PkP~_<D9ug7}>M%I_`8eb|iu-TiaEssFT^t$S8hbK8N(
zqQ64V{*q6xKWOrV`G}k)`@hPF`G2aaezrd{IrR8=oYM5Vk9rFW6%yyqHrjc9YmHje
z{)hGQFa1B+&ME)hCtBbA*>e5QG|Q99A4H`sdSl&~CSD1@<^P~Qy;U~ym*MYp!+h2s
zu5Es=Pd4UR*hM`4`7iVna}neEa~9$MTnoO|&$jue^PgejUiYW+e^ohlXgEH;w{P>`
zmV#|{TF1)&F1oM0&1|3jT7R+n6YG|*sW-_yr2kJe@umLB`LY#j*}wf;CfxX~vv6Xc
z`K+V)yOxCCx>&!vf8n!I(>?Vn_diBu=y0e1cDnuU>wku*y|%AkpTB*~<9zcTxt96H
zZ!b?h`8a<X<KtIh`_xVLe|yGt|K6Ye^#^XI+}QoS|5<;>4VecY{q)L`FYSBtGw=B2
z{TrvGy*@Z!T*39u`=v)#8J|?sUfBOMPU<G#ov+Vd$BQ;@|2ECE^7wxSPxrEtwJith
zfBFAs@KTtswSf8B)_=0D^E>AWpFH)SA^Yan{|xJ1#;vpddvE#TKmE#j{~0Qm|5N?B
zc=g{6i&KAmTr2kCV${Shp9Jci;}k-KDv#RC{^xq5{)77`+c$^)GsLX@XIYn{l4AIH
z{@N=0W8J~IALJkWGD_@`>S^74z4Soh@e9vCF7KLJzi~!r{g(d>Upi$YtLjc|n=Afr
z%Kj4{3XBe1+J9>5m*f7yU!weP^dHflFzeoov*#r5Ua5=bbyk0q{OCnuMg4Y@{VET8
zk|Nn2+3wk2^{4o6+2NB>A*ny=XU_lC-qrnG+dV#Z-{b3b%r*R1>cn1F{Sn{QyZ6Yi
z#TvYM+#DB_^@G^zi+6mJWv$rz{7vy=!IF!v#f#4h&E0rX^~<Uwe2ljgElxb?nZLH;
zhMn4CXX%b3etcIgbDyT>mb&lmdl<F#gGG*x+Rl~5@nO@}{hb+<e`EWxgEQRqdMY26
z{@H6}|FZq(_a*J$%s(#O`*!tdyGhD@DQOw+o+ODEoMbp+e60HVZaaheLw>qNr{Bdt
zJI^H}-qY)<mvOW5zW*Oqxre_4YIv{iv#gMJyHt|B+uM4#^u?06FB{z0%z}(o9g*2!
ztNpb2KLg9_j~{aM)<3*_KDgN8Kf^82qlf=Qwx2T4<_w!N+jsYR^SW(zr;SdoPBt`J
z>sRP`yZVc^?|%lC&p+CQHUC}w@TI<CPD<Q4_SdYnioX^Ao!|AJ;lS>Eq2(Rw8)xNu
zMM#Pr3ZI~*wBu*D(ws?u8QxyoetySh?pX<{t&1f!t@C!9{N8sYb*Gs!XJ>ELCSUEh
zb*t{LJoV#0!#A&w`W-cqYqO@AR~6sB7k9Q;>U^<EiuTR|4nce0Bc-<XdS0);nSDI8
zu0C<LdtBk!H=FqX3h-vOKKi3;RoLp`?K183e}+kR!J-Fe%)C11<vG2#d!ysq^<RbN
z-}rvqsk-Rx(vCB$R1!<hZY?q@eA-{9eRY3Uf8#&ZA1gsi5N3t9C$>F$>^)^>^0Ywt
zlTTUha6Vpf%=Y!P{X!45(=1|qXZ6};zq}jmeEoENMYU+t!ABY=mur5y9e3+h%}nz*
z{vQ)PkGCfm?a}mgy1}>iv-*!<>2Df8_UwrN;dbFk`adVJ9se0FZvD>PYqb7({SWT{
z49e;gAMc-7`{I}XH}xOFkNI1qmUq3g30<~qPJY-m>x^s9G$X%Ba?hXGAz$lo^7(wP
z5BH_(j_ntD_EE2XsqVT?(LY8pCr%dfe%-ZZRm_ANm7;CM7rK7d$O|WAr0rM}^5kb$
z(aoEGr=~ya_ZFR+^eR!qN$~sPv!!+Ko?G1Cxc=w^<NpjCvnS8H)jR(`gZzrrzrFi(
zw+a4HJH6w<?)x_%)}B*Smv^WNzwF&pv|T)Fe#`z7pQd^C_iSDMWAU5%{kMuAF7K?V
zeOS+P@ZnvHtfB~CZNH|B$68z(yq`Bcsaf85-s|VK_?!D5g~Y4>Q5Kr~wv_Qd!_C)E
zKJk2KY(8+PH*4CYy<cjhYy0FBP89Q`C0l*b{Oo!=dR?d9n#{km{;9q_`QgZ(&;J?Z
z&Hgj|DcaZhcVeCFkN$^`ezev&FEgv3^*zWbF?_0gLBLOYWtrNC*Lwal*c?dSAiU6N
z>62TR<6fV*+`dWXFzXDbeM<9nLci{+Ubf5L`00GH8pa=;@*Sq4@tm)U*3Ww=r?Kb2
zfsG39Vw&eioyc#n7qa@#a7cD#!IF>i`RCW$YQK8<Q7&Sk^fmWsn{*Dn|E{z1;rzz^
z0=e}yp^HxHw|vzI)PGPu^MPUjdyuEC0ek$?TJzs2HTECb`)uqVF1xU0_uSAmX>-m^
zTe)+J)dF_OlTZB}>iPaN81|hj2sN(JQ!*9qv0V2z@JmI^W=Wpag07cqE){P2lJ)$=
z^mtaA+MN65&8FAB_4~~{SN}jOYjusv$1{oDKlG1e)z`n_FaFPP?Dd=E`A;uLh4<g9
zxqPbd<Gq%Bk6+HevH#FMg%A7MKXQJR6%V-dPEVmRchaw$4~&e~{AFhFV7<Qa^^fqD
zm>TPkIYznpT(4K%e7ns5`oAClLO)B$9Ou|9lj<I-sxEE4Hdk)$oAPwYI=yB5oE$-u
zp9byPc6Rsc*Uv&`*B{uY+LPqZpSAkm-<H$w?`kJMJl<Mb@?-WxMYX9lt4y=Q%d^WF
zLwuG@KF+`xx6Rn#(3Qhi0$0rIU-hP<LT9(6zo_@TDbx4tvU~BWKHHzQqCfJ-`IT`u
zDyl>GZLY4aoi4U5$WvNSf}LlTdw~1HIO*~S^@2B#E8nT857{0fJ#$(8#;H#IL0%t2
zr=(d#Jjigo5*`?3wp;FAV)K!|d0VEMr>lMO-#L@7zqYnmcJ10F-_4CJJRY<eU9y&I
z(2!KWE&65uQT?0GkH;DRu>Nq_@8Xu?(%Pjr4fbxW?pTy@^TPq5H*D?-4cXI8&u-We
z6DGCP^Tq7^wbQj@ZT+1!4~8EJSXaML?q1YgyM66Fp1)=P#PtR3|IlG9|E*Np{-15=
z(!Z1KbXes-y2S{%v&2PBye_+R-PfZtlm9bJzu)|yL3#Ucb?HCzyKDvixL#K-`1b4D
zW=7_Te-|tM>2qU${&lUieD6H{%WGzF{0V*}c<$lm;3W3-_jugbF&^Ju^=kFh#O$M*
zm+HI!Gi<Lv@n<*x?BopJ9bt1pGi9;-EB-Si$BSpjX@7{@Xts0J-B+JoSItP8_N{E@
zRiD7QJCpqGOg_GIea|{O>lzo`UH-B^ChQjSkXmwB^2^U1f3%+&*{o-eH#&A{rI)Vj
zv6E}p%{zWSO|s3%GLLJC)>ci;*!#8Hwd)Uk`qA{NKH$gwBb86s{#~8@pP_4QKU+=l
z$4@^tAD-a(ShuLU{L0#E8O!&Ud4`-?IOWNlCL_Mu>^B=D)nebIW(h{wb$s}6bDCvX
zSLu?g*Keg?+rKTnZ|i&Ziu6OtPFLTXbgp}+_IcK+WMK=J7^cH>c#rqZpIS3-|Cab8
zEvM9bN&`3^Y+2Y}|IDpE>ZhF4sRD~Vo9235nX=^l>QA|H+iGVe7u=lcRg$&iXte*N
zl=&Yn{bvw*#J&5N_}lHvT<YfSE{^y7cg$YY#{VPN=c54??P1eHqD{6{L_N=Ya`)N0
zCyW!y*2jCzQ$ATB;j?LNmdTWqwdtQ-pI9z47o8EjG;DEU`Q;}!pTybL|9JTLtnwrF
z&V|iKqk7i_yb3os%2SlrrxF?I)M~@PaNO&}_P>kwDIJwN_~`VR<i(CWbN(|Nn6}r;
zk}o!_Csm8{uKtOiRd*a`1+7)(dUtZ)-P70hZ@GSC+7+G6k2=+a{2Gp{_U>AFnrA)d
z9J#rxU+CXzek9&uBmE$rCpKf&l3%g)SMQ##T@;;@m!Nb<T&2MHudVj8jW_MM`chjL
zb7fDfxgOW?tB0?&fBn>?*XNc#<%_m8*?m2w=FENhJyo}xerykA`TTE3=^s|-{|wxp
z9|@GIAHB7#u=)4B`_K2*7M&=%vcFM&$B*}4+fC~~3o75;pK`wQp32AdU8c8V^CNa%
zdDvHfOEOtpM`qzY$Abr6@xP3#d=!7n{gKN)wQI>+KAM=BZM=JC!hzh}2A6OJhBzaC
ziC2CF*-u_Pxgm9PnNqJ;-J6h{slV2i+3nj`J|o~%!Pb>mzCU|f_IB;O*)w<5zm@%{
z9WeEpztq}wSMJDFYljA(GdvPodH!L@`u&;jJHyJ^?KJDXm-aM;zY*Ilqo32!c<|f7
z^>s1U)3Qa~?v>X+s}OjUbNlY(wbfrX{bx{qvHw=|qvaj{WPjuze*f_Hk1s#Ba;AP>
zYH(azG$clYZw>psbA|KRO+TObyK<k}k#*5W1vjsEwaQ(o^0#K){N9>x&J!OL?yS)c
zUtVeUYwPCi{?0Fq|0&d;DX^UCC6P6)>FJAkFYQ*J>8ZOOFD&S^Z*8WYmH37h!JiuI
z7ul!A_ei}zn(_7XdfPplZg_GX`SzjX+;#p54i>NGuT7tyBB8^_7tzJJY}V`ATkdJj
zM<m|VnORi5wb=4YbyNC;itpbxeSFsaxVGxp*)LBvZ@!|wtyS)fkf=&(%$)isa~RL2
zZhzbU_-OpsS=z!^YFm%lfBf}jWx+D0r5c{g%ccjPTzzzAtK})frx*9l|KPc%KBr#R
zf90*{J2zhxMW3|NZrwUDVr2pc`<Vw{pU?Uhf6M#vv8^BSoj#nICAw~IvDpT7<GD`e
zlam%5bGxu+&ok$fCms}@t(dV+_R!@s1wSI{EsM_2`W^3DYhu^WdL&|vTYS8z#kvfO
zrTb$|uY3^wyL(S5x6m#3_9YVwx9&S{@y)t@_W74#lfQlZSh-p2p8N%$qnr1q+&25q
zu=`oMegDI_J3I8*zV<x*Q9tp>j@1&A_9*}O&oJ{{{pR@NtIzjLt5e=_)ns?H<d=<t
zOlN1Obe(!$FOlS-u<%_~pT+Z|`ycM9iTu`Z=|{0shE;2ePmir#(i?lf+SP{+emEvC
z*nQ;TQnS6Yd*`p(w|sr~BdH%Xc5+)1)|<TF?>4Pjw?1E9xbl?V9^=J64fUtRrWwy)
znf9N-ZtH~~(%-J`|CruuqAT?J(6q9TS>_ufw_Lcp?Zufs5d+rx%7e;%{}%1uSR?P$
zt9i9Gd{KUM$?v`zeUY%WVIt3cvo2lwTk_fZ{w?lrQ+E8&eUz=Mbp7zRTk~(_v|ik?
zV`s{-loBox&415|=l#__om-#p>;8Ry=7-X0clYo9ly@WH+exj8bvC<OUM6qYaKvk|
zU(~JRZq}Vz2_KCYN@cFt9rwOI$a?+lbDv6mD$MSPocr_2$GJ`}UUqNR_oM!|4j+|D
zKV;APWA@>&ZB-(>j(neRN9A^2SEY`i)3gAC`-V0th5dE=zq<3bAGsK+W$6~QIc)pQ
z$?u=|+9|E?S{mqNvrg0c{kKKiw$FT6RCh~WOgZi5BM(tOkK4<m1#EZrTf7Z&{9RvA
z6S_U=c<6?iRvk+(FS^CQ?E?S)s9!4!+Cp<R_wSvv<@22U$oo(BpIC8xPQZ?@U)Qgy
zmhb#xcj9mJ9M6aH0!|VCUI%|JoX7WKF|+;mvo(q<EGIp3SK$4bB;H`;Thq_)KHdC`
zZQ@VkFLMrspZdUkDt?yMCl00UHT=8(37_Yl!&G0t^)3HDH?QA&(m$w!RuvpP{4!2%
z#c$zn-)85x*9h%6@Ht<?;2i%+@gM)De)LG*A!i)l68Kohoa^a~sERJVyye!HZbkW)
z+AsXX&-L-2a&qC;4;3?lLSmGDPQE_N{L;OKGiThlXMLN0bM@nGGe6k<j-MZNS#PV#
zl}RkFTT`WN>Nl$u@A!VtUhC(Z*GJy)r8mwKnkVOZ>ejYhCcmoWm!;Ob^SstSdRWk=
zR&DAp?^WCLjhjFA_pJTn`Dkx)Sl2C&<b8YRy$n2YXW^4{hQ~X2`wy*%itS!>R6OtA
zx$M_F^7{>DUelWv>D9AXZQi=O%H`V^{xp~UAv^0sT422W(PYhY^#W6BZ>&^*@2R@$
zWzpH)yIzT<@?HBJoGIJ)u<KXyw*w!Swc5A-(O;~#RP@^3RE0^^9(~VyrR2OHB>I(o
z@GB_p2`?8-n^7}ewDs5{JBiP^tE+Oh{qb-4@Vm8`&uDq)DWfYppPyc{r6;IfWY)g!
zld*5M+6Df*A@fM)Z`9=95uc>$?N6?LDBeBs+q4S(;y+clFHgI#f8^hU=@*k09bV3J
z@2l?ijo<Tc{k!z-^Y#<p`){g0a&Na0ee^c=>s>!v)x5Wh+a&cI1*h>(p2pDn_T+)}
z1|MrK-l<p|I!$q#q~7zC=RbVbxxb7rKJ@dNxZUwb8!N)zW@LQHc7Odt{=A*y2fy3{
z^*dtZ;%6O=-8E-Z_nwq>^QLdU^y=l3tJf#CR+emgwRFlhe}<~Cnp+d5mbEA(%glQC
z$X_5MMdIcIG1+s4TkjinT~%M!zd!li9@`Jf(#IuTb>2n1xUke*ThHCHdQ)L}c+*|$
z$h|sM`;Y10GK%kxD(lU-CG>Ls&1Ft9u|M~veOSD#{^&8Y>r?A9*%D`be8-pl`Oowt
zH=b@$Y+c*3C-iI3_3+v`^&xd9=hsT9&$zm>=g_llv$rnRiprRD%`129Zo~f!8GWgT
z=GEVNA0PhjVD9hx5)6l@Z;?=5E?gYHGA;5Nzs-sC?t@+*zvt~*er8Md;y=G){>A=h
z2-%#+{V3z<%)NGz^-I-eT{G&PyHtGX^*h(js@2?loW0n*tMv4?;F<Z$ig&Mza<jj-
z^ZoYTo43C{+kAe<W$weGnu*y#Q|>HUT5^5X>lf937$5Q_KQiOmm)d;PX-ejmf-JA_
zy;HVq`uEYcZ>5aX(y2#Q-3u{Z(zmkrs56tp`I_+Mbr<cWOa3$TT&t7puJ^nAZp(j$
zH%sQK{0?5t{@G?ta{lsZ^@j2Du76Z#4VQP8*zjqK<@#0EUfq)4k?^lC@|-+#G{?s;
zw`cclo4Td^y7LjcL$^2Y&D?G<;|ia@#OwIVi9gz#&lhu5)=CNWEU%5-<$8Mg!Vfm_
z585&h?$phBFWj>{NaSa}$kOt&s(h>W)UT`c|1EZxSNp(xVN<r#IswO?s0RsY&Tfu3
z^yHK->zTmtpMmR}=CcT&#e)6E9;csXd9eQa!<*&#C;qJGp71QjH<)qi(~!Adn}W(>
z#m&}kU*x?yB|b&>wBY&Rds}TZYyUHF?C&=5%~79Ma{Gn8P0!oUHakVXy?ZWsyXV1U
zTkX&FF{h7KiH5v*SkM<ZDeKcD|9F)p`-Oj%Yy2`xdbBX!@XQn~ZM%rzXWswrO<DM#
zVaeR~<L5h@AFFrgmYyhicG;!O@RsT3GpdKRPaJJdC@BBMH}&ax^+~%uv~IkNU+}?Q
zC}Hy)p~FEnTQirQ6~CRm?)9hF`}TKKOnrDQ`(VZU{En>prCgh8wu)W9Kh1l|+VvsV
z&fdJWdBZLLn((DHjy3<z*7GiT*itob#hfosuRQ*B{pREN-)_=>>VK!4KV6{xz4SlB
zq5WTW%o8}<x98D}Ju7XlUo<P#?O)K=zQX6o@odew*)t3F&s;j$eQ%S&`@DnxrO)N3
zR?LrDUacuV$Hp{O`jheN`uZC-q968m%_ucr#a1;*N#bAWhr4Hc`XVog$34Haho@~(
zUv7W?9(%RgeTk|(s~PJq{ka$tb!thov`kNdw*SG`PktOe{OPpxn#`5a#<?;Nyp~+Q
zowQ0baF+jKn;4r%uZ~B*>R(X*V97kCD{J<+KG2rXyJsD*v9TqYW%tzLA1#6PKf=#$
z{o{Cas=8H0gy)MXYd>ese_7vH@=&UB&ZDhUR^I>5z&OdM)L%UFmhHoBJ1fOP89O3Q
zKDgS;9lPbDw%<0LbBSE>MN^Lz_w9F%GqET(Sl!;IWf-$5{BF+qi-r3%KOBqhTRrWO
z*2$3N>S8-p7f0VZvF@JE<!SHV++Omz{AWeI;QYOFl0UCIb?j8NOYKJ^nf}?Lzseau
zTuW{``||N>SFJ){+u*t{QSP7j_srAya9-fU+?x4}VL@vH4=#DAviIiE-P@mZY}Jj3
zxPSZhvM+mXKG#s55>SzUe))ffsLkv2RCn#DTsCp(G&j9Z)?#VN=R9qFEB|Sv*+-q#
ze5myIR^b17hLcNI|Iw+HzqnelkG<{nv&(V+l$K8ap)e`FX3l>G=DAn)WTq}Z^-;;Y
z==EWVhFkW+ArF3ZCLF1p5aT@WsiXY4ePQh!$*Ti;Q#F=d{TX|0erf;iV?XX5z9Dm}
zLNa)zhU1Q%OV*Yy-jr*$=hv6$_$8O}m9DROr?<xZPW0`m!d8m)M_e~=FPBNrJXZDK
zS9s<6sIzwaS7^CBPCaw_>4K9I6M7e4>G`t$@*abQ!OWe<gO2D$>iPa>c>8|;lX}~~
z%9~^4>KjfP-pq9knlrcB^rg4kcK=;v=@To0<F1&_^$+wu-E4Hk?Wh7zk-LNK>cu;z
z=H@P)`6<j)&*620ar}(JnpgEnn{Tbld;4kqpQ-Yf?D&4`h%+Xpie?<YwY&cI=bVL)
zc=PP}Z{I$vqOWzvgOOjk=X2z(`u;7eU$PX5Z%wMmbh!Pq`Oi!5mW}=VZ(n+PuIsL!
zdfuA#ahY?+@#CzWORWOSyz-|WjsLmk-Sm0;s<L(&R5wq&asBH44P{FvzPhKk`Exz{
zt(2~78IO-ePL&Ec{^4Hp$8~kmXI3R<g&wNyTB)`xPVePEUj5(;AIsZUq}|jpj#z*1
zVZ2Gy{b}CQyf5A}`r2h@`J?mE>a+HbT(1=0_1G4dSh@I^qsp9**Vl&qXK4BD_Mc(i
zruzGv;};e#3+_K>%yDJmdkwwVx4F@O{SVfNKCWLU|KLv3I$`74Ew4hJe@}W^@=)~h
zg`$ej9+O;Mr#YP|urI5+_GNNq@nJzvZZFA3?g<RXimFRRfA(p&fBYd~HTBUXuiuM*
z<!gO(Zu@*E)JBYH$<v@*mA!MO{b$e>y1TDCFl+CV=Aw1QeT()jK3rw0^-)yvV63C>
ze$`Wte{QKcU*9jWOQMeLXy9sXuQe-=+2w}x+=~D9Ci<s*NZl!^M?d@@s2@37;-Kfd
z+N);K!Sc7;*d-PIGgM#rx_+XK`Z~MKOHNi=c$A$w{62+&;gxUga+&LSeR@6NM}y>>
zGUd<x;|T7lXy=XdyR${BW@~r3bnWB4Vn@4X@3(EwaIC++{B>x3&OYT#^XY~Ts|$LS
zTY_E~PAaexj-L_u(C6G*`J6|KubqAUpMm*#@~?c^$NXFm3cJ}>om#f7s3o8Ea`oz8
zM?K4SUYV*@P<7SU?T#<shy6zVX95rH_%+k6vVHaTJ&W}{?ZSU#zv@pv!n2zHXpDT%
zVs2lr*(=%h&(fa9Yi}KWabNv2mlmUs6XT{nc8dR&@FD)x?d0q4r);y3?Ddd;esBL~
z!}H&7<bV9n@OG2^DI4~~(SPiJm-ut1+%cYDxlI4mz8~us?MnBb_{*x!u7*j=@WauQ
z>=XZXrqst9wf^|~LFCx)Itjt+3K?bUJzxJbM1EO+y#DH$pZ^)o#Q*cR|74wfM6#Ye
zM*W{B|7Y9v-)cWTZ`xD2<dyG(xzfMcF5P+>_UP`~r0u6gfB#NSvSgM#pY`c(@X`63
zr{7LfKlE+0?34U<FRitGuMF7i^_Nye#O$|hGukSn8|`QIto+`uwcl;;q-9Qa=XBbp
zHGik}r*+Y{_uUq7f3*JQ9>eo(Z!Rx9{F3KxJ#&57miyv$=Qm}GaW4N+bWHmEmSeh4
ztQ;IR<w<+y6d3nqUs^f6P+hxd&D;FvFRy&gd>&)=T;dR?*?)$~{}`X%{}9OCt9SY6
zKY>_R^EK0|6Juxh&wO^W`M6Kj^)pj{h>N%dmPp^awEbRvb%orc4>wz<?YXf3uJYA7
z*&oRd?AAVfSXlp&{dY{o<TDBX8Is&H&QwYlwklhktxi8AfAjML`6J<1gAbNltvR1@
z@$V9`j2UcqxBNL_#CPpi!t?uI&ZvdXxO_6>(X;;yC6C2--Mn>6{>+~E842k}f3``<
z9|=vry!Pw$3(x+ze<=S}^x=Nb`Ype2#|!(e%>3?}7p0agK12H1%jWu?-^H;{s`}sD
zdf}~n!1MTd-XF*6nnk}x)U3B#?CH<1t1|hw?Up-#rVGw4cw4njV#aH+Yb)nV{#YLK
z;e1C;<@&ga(uVEXGsQ&m&9#}fDa+g2GMwM*zPxt++i&-Ccyev7e%@AkbK-8fA7|_B
zKI(7#cXh=_y-$~Zm&NvfX+Gqi^rK#%Uq-Ies<Y~|*X=+3tJ6Nbf77)3$=^w5AKOMa
zuN3a7ug=Tv`>1}X{$_CG*2E<hP45q1?#aE$`{v^FzYCSb?7v@Fe|Pbu=XqRS=Ki_K
z+waxS+iI*cOSoXAw&~t0`%k?4&ye(=f$4|);i~7oTmFhiUaoP?t`=Q*SHxJ^CgW0*
zT)pKK0lUIEdGh8_?@Ie+YM3@&HN7kL_=v&F?P{+=uOzfR`*zQ4e&J`k6h(f8<}Hu6
z76l$iyLjZvQZMrrYo2VWD*1XjyWCbXY16M6RYi05m#^1*9lm7k)wq+!pWofBG1+x&
zQH`xh(ZZ?QD~pZ)?C!h2$4@)odHaT4*VZUr_3Ab9uJ5??X18d($_D;PmdtsT>yLgu
z8vZ-UYyHuRe;)t7f4Cal&lDW+BRBj%gV+4xcmEkW=5M}#;C3z7wRo|NUuDym&lIy*
zp1pJJXT>0=Hg}e}3wM1yS~L6O=5M(_LLbK3WY6RN=r?<HMANcbi&v*rk1%#HUSU5O
zGl4_7=!u-0$KPW9dUwNL`?oG;d$4|0eB~eMj(PEK_s)$}wKd5*KJA9?l(LngEiVi6
zC2nzfKg&IyR8$}J-TubAf8O?ew|oqr=ic3VMvuKfDU<zGcYN=a=B0B!-Hxk2`=8;U
z{l1Lwe-}PHy)t|Eug%x1Ke;aX&+sYu>OZBr^Y)vkckYQ@5%+4J=H`u8>Qg6lKHPr&
zqNvKrJ7ycL{fdt}US`@E{&#YHT6voC@lHPD3Hubc9XMVWa{XObU!i{OrOErhNB*mh
z*X(){DzyFk^jAgq1?|)8Z@z!{ugf%=U-*@r%D!;<w98xmCf&+6Jg$7k@K~Ap$`jvC
zKHB3~$uik6gk#BvhDjn-JfGtye~e44k6N1AG;4F;>(KSy_uv1Ve>0Bj!%`kSsTxP!
z+GSJj{d@cOrFMDt)GE84cl!kX7+<badnNRrA-iI=|A%v(oVRVSY~SE&J^!7{CYijq
zJDS*c9<Y09{$}-u%zk;n<?50a*K~~kGb~#DuEJ?v^2EfsStj~g+sX^`{W_!H*MHzY
zwkNj!k<RY!;;Bu)4t<LVdo*cI=<{z+zQ5WT`b+!enetuv2mdqhzo=)dNqsn<C2o6%
za7f$3nk&1z(q^Ui2CVyXh`C`e1M~X5HD4FhAGCRsYjT6XcTe@-_FP3H)fRJuNfj)U
z-Y`AkDd91wx}NLxqw7Ye-%`8G?bVSl{xdj#j?$Ya)>I#o^~v%0v_IGO#BRx7RTloP
zyr}-5g`Grn=1R?vY<sskf4XzFoYVQ`B?argzpwi~e*Yu<{?IP53BTsI{t2wMTbtr~
z>gDyxhaNrAKfAGPMZ$4**`kWamg_nnZxmkk_)YHf^?yVPkFz?7itJr}>h%{J-M2pB
zL1$EwRBunQ6>040Utcdj)jv6{RQq+cL)p(yI+4ffJ|6$N{>bLAmuW>)sx0;&tXuwz
z|KXc?+D#umu6qCOO8-f}><>}$KIVUf|2n;mm)x|?^6t_nb#WEzowom-U&H=je#<pE
z*^kdwrdKX?toqJbUT=RR<lKV~J0>@8SI+Zys+)h|#yX{AX>sS~a@A}O+Et%<KiYKb
zp7WpQ^G-_K^q(O!Xs=(!*7RDd<rja7=Gv#eZ<Kmsux~o=+&e`pOR{70(oe|x*<8N7
z|8->4{5Q=X3PV3yM_VyG(OYM{edo^^9}h0seCFHi!o0U7g;sV8r}}ChclotaURmtc
zm8(<UG2h!?b639k)BLphgZ8KO`X8%l@2Hnt$iTOp<GK9Wnv13f+gvJAN)D}Lw@4^!
z$bMjS<G%UvUx)uQc-p@CbXxoL+rR%A{%VRY+cPaKZQ{+72UR;Qk9+NYc&vK9@Qatb
zpHKS5dhe%&>VdPhwiPQbPMz*n(<k+5E%)AAf6hJr$CdVbPvM6zrE(7c87{7k<BmUO
z6Z#=>uWJ3z#eYLT82_-G{$u5ThL<`{>rV)Ygh^P4zLwv7{&@Hg?!t9vc3E8KTcHpm
zy?*o0xX8(W+s@UT&q=<wZ<d{+>7?M3*Tf(8B%eM1XWPruPw#x%?9aG(W}%p}{l803
zzg?d4({}3Hv$d9c7wujDXSw0yc=`Q3HqonJr=5wK>-NffG5hTL{ip98-ME|C;+%0~
z$XY#?3!GkWRpwbe+aL1ap2>fPh(dk+h&n$H%lO%|z7<9nt^3c=_~+oG<;~uQ|E!a|
z{;hrcx2;nwYv-%(Tx=OX`<B<YCtKHE`+ni0>YjSeAG@BP;ZgRCvt)b~FpvL}>C3Ex
zS1c@pjCkwxkI#?{Ja$}QTHnX|x|RDc{$u~De(|@>@~)Gwp9W3e>*tmI$JjIT$*k*t
zT;5g|d|0EFF1Yex@qrc3cF)TBxn#ezyREpyztHb<#2>M0mAp)?+`s$uyJO3rEdS;G
ze%mHH?xX$8uO1nS{^)K?KC8LiYD(_fdz+@(eZPC~b@iwBr}j<#+nC7z_`Q%vecK_^
z`nz8z+h5uj{$pinVg5($qaE*99*6CTER*Bryl?TRIDX61noZ{or`4y;e^Re{O8&#l
zww~#c|I#@>^qzhdbx?iNe+IMlu6zG8^jrRCcs;vb>z~)7Sc|^64Sy#7oBAVpIYZEw
zwf`BG`usNjcJ0dDJ=_m&C+waSxnze*)fxx>i)U-X>mM0S&e;B7h4q5T3!Yp1Y5$tu
zo-8^^T|M>vznuRJM#d{ntt;0!nEg)I=F;y|c3c;iUMw-~N(jr0IP-e`E<XnO38G)V
zzwv+g(=@-w{+6}>%`c}lQ!)(?q)Us`dZgQb5RN}FY0bu)x7V_lYTm6<U;d<ig~c9~
zAN7ZKCTeF|BwmTH|FL9B)PIHpOOp@OIH_*Aw(f08kZRK-mz-~@Mf{&uWv_^i-V(4e
z(Db0j?Ai0!{20D{UH`V{xWuMEo7S0TpXBsZzq+(!U%vC7Z4cipO^-Y#tUY<t+Ax9K
zlAuZ5_1gD?4mB)(Dj{<6?a@nXa<z}kxzA93IJ5G^`Mf)QH(y@c-?rgL{i)K;8jp=l
zo{Q^c-Y#GJ>vs7M`Pc7qr#yO5@YQE|yG+KFkiT=ywLcy93;E*vV%z1~v)Pimiz6Pk
zx&&$*a;xInslDjX%BL$*)t^hAJip%Jul8?e)w3HUp9v-z=--Vp-R!?P*6!PG`N#hm
zBntY94@S;Dy?I7dZmegv<nnKezU<pxzxU1MyUMTrGu&ABaqS=eM=Lk@PpwEfzD`m8
zf%cQKfQbAckH_mjuajA%`7Gl4bNQ1qpX(miJD~sW^k<hMCkxh2hA(Qn`diB$`FF`l
zYQ5w-TrYci_Xj4In&bZ&jt5-7@Ql-)Gc4@4{wEuq?XxOQY1(g<KPwY@f4b_I&Bv$m
zFtvWEXV@tJOElnW{%zlllPc~mo>3^Rd6?~u<5$^wu78Gy1OHulBo!jGYp%!oNtyNs
z<zG*W|IZ+Cy?x%TDvQMD_H(8zo4)pGa>t%4>+;vD?A$reyL+X?=CjJv($sgV?OQzU
zk>`JgWcl`o^NWtIy|YZ>$=~0T4BwvotNmNuVljt}k@ws6^?%jee>SIojq#2@`JZ9C
z%cl}uX^)GW)jn=%wK(zm&r$bpC7~7;D#fvN=U0BPdGBK9^3!vf8hd=y_i0B~-}vqR
zkMlo+q*Z>8NIKi2+p=t&k;Z?upJ~51!>5$k?htx@pKo3Lw5@+P_r(?b>0fYO>0W5V
z<hS-`MWVYdemE`h$8$-&fxN-qmY$x^d%~|K>AqQ7cjm_%^N$N(?Kj@?pP^~SV*Mlj
z?KOWEU2Oc5_V}mNhg<*jAFXfZeW`!uKSQVu_dl`Je_Hjwye-$(9}lRg52*IkjSCA{
zyTd{@>wU`~fAQ|97tYMLe@YwgX`XxY%YTNlW%D_&t!{2J3=Ny)cdgbx+qC}UWX37a
zwtm|AP+c=<a(B6>b(xQ^_))>vQdgpi994=e6Zdu~<g)x{@Oq!CVD{nI(njrhP5U!G
z{AXy@PWdrwX3wjY>f+q`5&JLv3;H<!Xb-=1s!36dnOMkEu8FJ9s?FNe>k;j@@9RHz
z!H>cR)8l&LBL6cS|HVJkpD9$<UMgO?J}yg+`(nwnX;<H_Yd$vVaIs|Atz>nHS60lk
zUO$#uHceens??5a`cLbUKaxM+x7+yloJjxrM`dl$)T#3>b^q2s`S$7JsKxqTKRTDi
z=SH56^s0ZpT>C#mE&uDTmy0K=^``V*^SF^>G^hE;_0N6TlO7dS?b$kg*SG2J|NKw<
zXYi@0ckcbP&+u?{jL6Qcqt##TAC>>ypQ%50Ui<2Q=jtWIAH45leR_qdR_=%D-ftIw
zpSU2W;$M35@s9H~f)DKlpH#2!kW-nuEV{kc>*<--J)Se?ypwp$zFzb%=R>{3V9Bpt
zp-U?r9o7CbOb?lU>e?6k{+f!1yDaU}+s_zmeA=cwcgvRgxQj)f?SEIjiraI3<%vH^
zkAtrMXSf^xmvi;yndO>6MoSX9{`hw<)vA0OdA#)We}*NCe^npKDqMXqBEmQ0@1nYS
zm)s*C^LNE*eEd3Ze)jsTwe|T4lDQKO%TzP7vcJ<f&$YMs(oTid6Azp%y7Fkxvvr(L
zFC8)Ud^f3U@7MCo*!9}=H@<w36aUZ_JyYjCZ$sSO$YoD0Rj!?N3o7(2Dce=GP)|>3
zYrv%w!iBdMd`*7AUK}4;cfi;<uHtdQp%ojI+1dZaSzq6KXs6EW#Ep_`UEc+7Nq(-b
zT3w}m|7w}N;m6tCnu*D+4_68AjXFOsv!o@s(EnWU=J<!Tm+dls^yaO8++Q!exU@fb
zS3rn>#nj(b;a#t*4qp6I{%t4AWcR!U9G`od=CUtWH~njRq$EyRtweac)%N@1KjjbF
z$oKYz&ksEAXLG9Ov31UUoy(WsnZ5a^=~!OLyZ?qtyqRl{*@wc({a&xX@_OC&o^)3)
zHKO;Rl2LI_PrCZ{!1z-Y|Adbw+P9n5o2R|qc6Y1&g+J4et(k4SRw`nb(Sq6DGq-9i
z`x2gYEw1eH+Nn29vu>S9+n(@eQ%~vo#UG9v%#*gL@cz9u>C5N-J@Zd$);>R9tGr1n
zvY*r4bo+aQtxE6z-s*Moey+~`pCNC4_`l=Z=fxlPmsyxU$!wB?tuecO{4VV$KUM6K
zMPJ6(U)bq3v(N1QS@{$H8LT(=7FdY<XP6d0OJtt$Jl>!yk|$j|Z<*bZ*fmFh@tnQf
ze4nd@X_-8W)z^1UzIJEh=P6s_pTC&-MNaC&**M)tJ!;Xc?}{~jzqQCd{r*S$_gR6G
z_gnZpO^?04b^P{wn=SS)KJxK@?=OyTstBL5r>t0~<m%&k$M}Eure6AEIsc^m3;DjA
zUyRmC_XT_2s+g&o|IX>s<ljHT7uWU#S)5<Fe%0Hzr~e(@$3G>Zqx5IvFX6)T&%6Fj
zJFj}`!})*n^g-q5yRC;FiGR2M_G0s?jZKz+GE<%;FZjCdUi<U8{<S;*cGao0%K7e_
zsaItb*TC^7B-s98_rH1-w^eJGMHF9i-5<RD_3=;Z`(iSuTfA2Vg<RGTXQL=}`ThSG
zzqG%Z{-HhYhxg*w8($xic)n*xq>@MK=YkbGPFfsS`8V~+uIq0aA6ssfKAF_-H%)!&
zOs@Nzo_fm^B&if$pMP#&F!zy)EXh7~k@u&Ar`;-hzsjy%_VA23Y0SLs^}C)euYR5T
z&*yahjr+&#!W=Gj=Dd~9ue1NeZ@<*&{5SWHN845|KlR+#rSFmX#AzRAG)M>?s7zk)
zeSJ|)eA7yHv8Clt|1+@sd{rafw>-!wsQ=!7hMyt{{}~Rt+gMkwt#SHbvhAqN?r5e@
z+S@EXcb@qABKvvQznn*1UEchn7rj5$m)l?TXI{A@;7rP|Q}VyOt={w3o!+PUWAze#
zftPa9zCoAVGisjgY_pmApvR`G;%u$pZ|#34UOqH_<Y`m=;CIB)!_nOqPp7I{1gd@h
zy<LHSrq#S-`{NHklT7)M)h0FT?{^j9i|?0yz40&n(HXgf9rq2_2LFh=wsdRk-7WWv
zC++!L-%;bf<ki{o#HBCKYouxF?s-s9WW+qxruo-Z&;6<UJ5H<#cS*N@6B|9j|FOdQ
zorenT!ky-C?tT2JdVa^FAJOJ(gJ+e^pL^|oW2k-V{Z3;~k)n#qg}rw)XRcd&B5<A`
z%S`*$TIS!LHH`BgT|WfsOkRu1UHfe1vh&i$ryfbVWY^~_C8iv-xOc+q33K1#wG}(p
zl{XxFwBfV=EW!NQo~2>`)>Plr^PZ7Vu%qLw#<{SkS4*z%{8+dBKLg93AG0OWFMlbu
z*G%L+`gXqs%L9YD<r0z-FDJ)EFZ!W>G>-iv%QmalIn!Rsv{|37REarqxcQ*1<Cj<3
zPk%HmV-{~&?KEfSqWa5OFYlUe_j~?IhO_I;r<(8VJ%vvv%}Lg_l}WiY>F4t8)wUO}
zU7One=0C&Z{|wTR>ozX<k@P(1(z7(dm}4(QPvn@hHa={WwGKa75j`v5v~kpVVZ8{i
z+4px%$^8-YZ`m)$1oiHRcXYi1_biUAJtw^X(Zpx_`D@Hq{-_VR8XmBDTK$!6BAm9)
zGF@-iO?&t@HQFUpZ=0Zy#>w>Kr)+;7t?3uO(pvLw$)fk-r++HHvC%6&{K1w}^}TB7
ze}*TY)voQ4f1I{;%fDk6-o4ZFbGbM>TxAYVa^riq{txnxuXl;mPCmG+bxq2DhBZ68
zv=e_wMx=jOzy45)q|xRzbAOxtXK?;`yk7FrdC8ELl^0h^{9NJopP~2qgOXeJZzg`U
z_MQHAR)5=9?z;}c5)<c{bKZXX^H=@WOZ%4m?WvQln17&L&LCePQ(P)2_V2`m&mVYZ
z+dR5)(1!Q*&)?y%Zk$OAcUGz35xM&1V&>Y*W$vG!iq1~{ynSYx=C*ftmi(M|HtVa6
z{3G>)_4Ts#hl(FH^Ea2y-kseW^eSW7wr%OXk27biW|L$Qa9pSL_*?$R+OLOgk2h>B
zpLoF{Z9|gB3C1GE!__i!+ONZkr(Rpg5w==<(Zzi$eteypHYMv^$;+)}XZbn*ovONe
zy!#9PTYlE8fJoV(n|Tx0ruFB@CB2_;g27=yy1iZP>IHwd)Z3?J*2zV@*mb;Z+N=Kz
z&eO`9GL|sjyXM3gKO<S|fO#IrlQ~^KY#xg?%rl$nqaCx-`u0DW-!c2zOcPc)3+#P%
zbwBfo64ALP*`_<fBCi>&S$n-td-aFoZC~q!V*JG>FN@F07h;>J^LELM73vHV8YbAj
z{un2@)}Q;R$gAxcD^G{lFPk>We(xTK<>B%VODnu|uT16gT^)Px%l&7yslW9ql%p@~
z;eMQ5>+Cb%f9F14(LLc4O<d1Ua<GnI?%8JKZecg|v+Vc7`$ccu@t9PR9~QJOU}C14
zk=298?60(cxoe);us`;w|1FgzkFMQayZBZ8Y|CTO-4Ql2wzKmLGhbF`7tgQ1V)I(M
zecL>-riXmj`&_k7)N+{4Ia4q7$M}e!Qsg$<go00dwPN>Ox%d9ueXh^@i+}%TI1tBD
zV?6P+^>OFvf?b}k7q_ae3Ep=uUS`kE;H#XE^I3l^_T7H@&snv%xu)EK<$@kFW(sU(
zoWsX{dQLfuTuXZY<b%H+os`-(u}UsRB)C5BXU&%b$L(9|o*uBsQS+V@+_P+|*Ss&=
z?!K6QQe|&mz5b8IN3K?^?#vEfHhZ!6_mb~F!an_H*uLcU{%pM#{fD(tZpXis-qfDh
zueqClX>H~M`8GT4kH_CEU-05r-u!K^c#Enh^PcXA^C);AdbjcWoUh8uvhO_NInC=g
zm#Z(_E3^LPdiNWD&U3e{?OGbuqrAF5)@t$0$=@=6bjw}*&%p8I%o)x@cO0s!9!0G$
z{B8NixtD+D!|JUC##>Vxcl=Q~|1w7KQO?fwkD}lIXHb4VpXXU&{h>d}|I#}CF8il^
ze5$|rD=urMjq~c?&nlU}<@=GNKkXmt?=H3Z&#<c7e%_huJO9<Mds_ebVV(W6%F}jd
z>z{xAV}Ih;;cw<YI@i~@d~jP?`H0u?t8|B{dZWtJP`~q9X560|@6PyV`nmP^Thouy
zC5PfgW0xLC-k7wlLE-ttQz_v`Qg_;MZA<N0Y?XP8&n*0AcJV9Yn#Z!O2NGTdt<3cG
zdheT?ofqnV%lr6$hV-O++VxlLF81)a@|~$Q3oZS-<e%d06RkC&rG~tpIh8tA^L#lN
z_w}pM!#mr~f9C|9t5(xv(QW!Het&(@e+Fg$e_X2T;xg}9ey}OqRGD3v5atvj6n@sG
z`0{(HpO5xW-m#3!K73O2%DVJli4Rgez4}tcz662Ji8=9ApW#o<$MVDH`RkWWT=e?w
z@|!yS>JxMxPGP$17c22^>wA0V{n@KycP;wk_EF)~mipugnQtc<+&=gz`8a!i;GOGt
zE}s37H_hE`N>;ScVv#TNe#I}{{ie=x-jB*hY>7vIyooW`bHnn=?B?f-){B?RT27gM
zKJNLn*Z&!|@gMQ-jr;NPo`QF_u<`8DcHjE#Iqo~&N>1eFGrVp(UHxt5N9Qv4ZWZ-?
zCAS^y^>wbl*lDKRVjOkh;6r)aux(piH|@T<WS9JekNoTvt%ohNW-iNgz8TORUh^gH
z-D!_gzIV4?zLHYE_5P7>DaX5NE{e=q9TC+~{os+!zpXFpbpCEzU#ia-adg2^v(`r&
zi<;hrwbffb$k?;(PO=UkXYCx(2jw=`&lIvLYoDxW>*E*Xi?QySob|q3b$xWkw%ft)
zEP|Vh=jlDzb@N!HUQLRYpUk?`v$PB*J>9$b%+C2o7hg`>`gzBHhV1#B|I(g+loDVw
z{5v<N_&>vh*QaYTALk2Jd_Oih+iL3_W1S63UZ-<q^0hS%)T<{jw{jU@?}`cRc{s-`
zT77y*&#Tiei`8|%@6WEB{iFQApZuOjTKpD=&h<%6nX+8-sN0{lb`dXjuFtOC?)AM|
zQuKWt>yO`$_1pIGT{e+cOlDo8t?d5nc7FY=aNQl#Uhgi?`q9s4G|O_C-R5<(dy-$S
zuKytU+y9cc-RdbR7E%`V)x}p<-P`q2!qfg(p<UL+n#kHmwb4P@hXu8s9_%%HGR<<`
zY|ksI7r$m}zhIiVcDd&Ti&N9WSkiAR?Mv^_I5w|REAZCGKNG+IlL(*c&%ZKk-Z#*A
z)0yATzfJgY@sWJXulhEX3qcq37JqA><-NjZwim~?#uE%R&+Q#A&-vjazpcLgh(z%&
zUZI-#KeMyd<$X8tNB!$Qxucx5|G=TW(VwmFox2<Lm;ZCQ#Uq`(_!%J!z0PUfUa#_>
zA@KOOb00sO-Q6X4tS&KKU;fA6YWp{*KW>iyaZtTu;k8Gb+%KQqKjqs*lj@dvY2~T2
zmmTa$-s@I;_=XQ3S4Edz%&FTyx9ku0>96nDIJ3=4BI{+*so$BK_P?k+-nBnxy?ExY
zW2;%GO<ySOo!yz#aF*qnTW@63G^GIJp7aJ=ZMN&*o_=ilXxF*G@))DQIm7=96aDwr
zOe_97b;4tfha1;ri7MBnrk{F$>(=_CW##q>56;P)w|K8|^jV~J`?iI_({G-7>1VTY
zwdY>d`ub<z<121QSJ}Va_{g&~I%2D=xr?uzcZ=}WJ;vH=QX7&ur}VU{vvlqK9bHp$
zu_pMzTl>Rt!dKpWO`G+>w_3CFW@0Z}h&Jzn&BE_{<OAocTO5B<VJbC4$9+q;zw6##
z@!9cbzFTBB{5WlTv^LoIppETPQB7Or)Ag0h%g?;6F4|sSo;N-H)Y`cA56zFmR({BP
z9ys0Sa>-wZ`y5C1=LqEm%-$ffn(^G@In5VJ)^|PVS^YcPGUVAUPcPr~yVuWl|8l<9
z@`y!w(<`T`>w`jG9<^6nnrpwCt+w&ENlnh4A7__l2fx}Twk<rW<i(6lJc5f;RZ@(F
zcWd4Kcxhk#$K`M5KC-VD%_zS4(yByCWb$U_T9MXgf^v<;-=k%t=jW8J-~6bmWK&i|
z$HDCyrwsegn%(~5?Qi^Z@nN2&AM5hl`V{q(C3Z~}FBKPAwCnfT)%V}rU)w)FW#ZF`
zb8qZ6)H!opWqwfh>L1qYew4d^ygK)OPsvQZl8$Ggp?s3z^S^FVIGHM2##irW`S0bQ
z<tlxwk79jl<2;VWX54*xF=Ot&^l$0%?zXEZ@8Rc9+`HCm{WSksf=}9S)qPo9cCAzU
zYgI;V_M`mU#s{lpkFMP}F}rwu^q%Oa^Hefiawjo0DzJPx`B<h$ZtIbIb+<jzCcfRH
zFD7Xr>{TRhx1eapw{zKFb<7eEe^pr8QGfK)_REv<?*G)b?<=&ED}1Zz8F1?7q}OjV
zR{v*s>QcP^cS^<dbCJSM7Y+tE2&tU?RoRgKVcqW|@>|t*CVvq3`?zfG(#*nFm$TKq
zcQlnue87CV{LaD{^AGET?|fZ<$uLH{^|04;o!ieQ`RC64(|_PYO>oyStvy#RJ?Xvn
z_tN`kmGxTx?#{ChyJynR+sR*;ZU6fBulBIN+x{usGp?PaD|OPlW|?)EZqN5SZ?y0C
zb39ObUui%84|7|Mci*(G(--S!+jN*o6ra_WJ$||Cuj2gK5x=XyF$UdZ{K%-kH9kzC
zs>e~Rer`?g8m3vThm0idcs!hJd8=He=ll9|pJvzRB)`2^Z$H^?vt8J!4RVwIa!Fb&
zt9@iu`#}3``iIRA7k*T}YX4yIxrskMKYaE~UT<E+G~1TFzBT_D{_b4%pW*!9^?(1x
ze_a2#Px;`Z!hpl4`MrWSO?@-_^^^WDmk*x#u6asv#$m&wmlr+NDhr;ISnYc6&e<6I
z?I!ns{%6?wpJD&$f2L{IKGpL&Y`>Y-_dNgJrx-iC9qT)$h0bt{i>O@sPqKdEUwJvB
zhbwox8!xy&HLL#5#MrH8EmbmZ2W%B$-m-ko&htLWwpovB*0>k`*}t}K{=;+O{fm!?
zWM5rqaZoePPgk{KckI@bI^M_m!YPsctVtVY*pzBbP1P#v$#M!RTPgNt%Ivb}`foP3
zULRq0_;~c|;ngP@6V^-F2X86v`?216a=`ZO+nX|<^>I9BSU9!mxw6Hx_5DR>{L~FA
zW@*pNme#$x<lg*x=cj-8AL}gEJe4{*O;l9VvUsJp$L?c>o2%7!)?Hm+UC9@HLVoHj
zGr5J0EAqDX+MV^B^^HY&<An52>rbvsC^TJO|K{bTyx2A8U;D&WPJNJ3n=ahhlKG#(
zc+&RgE8qQR*jV3C;@=}@bj8%x!RA+7Q^F+cav#+@>&|bteAWGQl6#SRg5#4tiJyMV
z4wH+YRCnFN@IOQO_qE3#UjDHD<$k_Tt7dwy_u94PR&!mr@6u2Ef671e@7t5;-D9{T
z>xTKi^WO974fe-|o2=cnJ1qRgw9Y#p@>%aWrmxKMEwm}nmXiwSl79C6*Y(2WV$lbm
zb(ea#xG~OB<6->O^=GopX~P?9eg!XdD(Zc_s=HdXHt6LK`KxiVAI;pSeh}5sGne(6
z>MFJG%_=9OYr)xWm#<o{`+niK{<rHp?moQFeC(W%&s{silhXA`GV;&Aihc_J(2)Hr
zyY<n3hD|Tyf8YNVY=6#At^Dlj`rG?|c}XiL+3=s+x9D%PTmGIjclnRcjOYJ)>)lmy
zYSn*++xve7nLUjD&yW?o{rmne(`qt5R!8i*_)k0Lw9X|Z<99nE`b7UTRQ=xZqDrcC
zd6&uVqpbSLZvWmaPyCzxp|9Td^u`@`Lb3z;Z4zc}x^`dpO?~DM_M?${o(*fKKQq0m
zH8o|)oGsm#?h9YE{}_FGW1aO16?v758~!t-HZIw-Z~Ml8@5aaTmM@&x^!(+lKUoqn
zuAaX&F6a3#^8aMNWp%n_E*HOWxG=}%_{>w9wcj_+Pk*Fg8a<h}BXdz)%8p|K)%E<r
zQNGiHstPR5)<^s(K0Nv42jioULRVe=qqHsFyzH;wzw95kAF=8goYhPy`WesNzIXoT
zv+uRbJXNJ%?|xOCen?*|yN>OL^y9nU?mNW7gYQR2>0XH0#niiFy^V~)!Q+w^&zGN@
zCw{%;M~!W=%&*oh#X1$GlS+B`YnqDV=N5jemly0ha<xs4FV{C#<^Iju{);u-XFf>!
zDPBFJeP~Lo*yK4=g1<jr^epSmrT+{q-CqA07A&3rk462*<;!uGo|L*=S#x(rYiQ(^
zN&bmv>umo{oU!)9=l=``RR6hu%m4NCu>BX~h5s3vSN>=C<nleLb!oR&%w1>Z4R^#M
znI_p*F5SAne%t=L-?BUM%pMnX9!`GUb*;^RX4tHd50~>#3Dqw=8{cb@G)MKVu@(2V
zt@hJz=?i|EJg;dlbHuDl`_$DEhXpx4CckGWu}`(G|CaUd_VG`@ee8c+e{%lgVeS3z
z-~O5ZyTo5YVg02^zV{D*`X%*C{6lBdues%u)#Z2RpITCFdAoQ|eNef|RMR!9+*jMM
zyx+F`)_;Z##wzuEU$;-5`tSOL=Q8UQ+UGxwSIY9a9P9O9&#E*2Gu3r&TAuv=b^ZBI
zW&5{oe1Fb<<=30v|8y5{{Z;+Xux(1D1oJ_rx$<XiI8WSpJ*V`Q_FFAa3v1&?nl*)A
z?Hc~>x09SNk-d-e%DKg=t189C>X(^r`^+agv73KJef{$7Q9pj}<KCp_x8ktPO0#zM
zkN4weq|Ed>nvi+*+qAu3w$J`-?|t5Qdh;2rz>xLX+4U;F1?vyZ)+sQp`OO{w@7&(Y
z-;(}Lt$&!{x_-k)_ZxMmRWy&yf0lQm{#TaarJnB^5k4ZXR!!f!W&5nprYDU1*Cj7>
zufKWg`?c>c{`8A{ynb-<!})UAW%0L;C8n;tb4dEl?ed(N(=F~5&fT|cYn-EU*~|Fa
zNe`y+wVT_U8^vFLRP!#i=hxHtwmWOr{`t@FK%(k=i^<!fv`HRkf(<372{%>O+G^jl
z&*;Bd_WWQS%ZF)8^Vd6<@_t}&HQm{}$Sxo!#W?Rv{W<na`@C&WzdUVtSWAEEm7@LG
zx1L{mTJiI+{(7xduVnV^o^PXn==R<J47N{q$SpAZH+B2+KZct&O|N~jwydgweOmkL
zEA!9o&9UcSan@VVdg+Bv+Ryh~e7aED{LXLxf1LkTvTb~9@z}LjOk1b0fx)=&&+4Ol
za+xE4?2qpKsaapNyk1=;DV^P}UE%Ax8t%YzA3L=(`TwdMxA2Q}<BNW6f9B)KeS)3K
zChp(baqr0EH#d*fKPbKY!~f9YL)$(@bMN2w^RxDUhE+FT81~HfdUZI}n=}0Os_FN=
z>kp>S?l^nTXx4(4w{!DrXT3~*^Pk~%ld7HQhmwU&63ce=l%720Qh5CL*7}bxClnN)
zTvHJh|6#g6=-^P}^<B#U8MwCAzrFugmA8mX>eu{l{7GsbI}bixbIhJ|#iQx}88}1j
z-`@YLDP6GYKSQfm*<1a;s`GXJxP6FS-nqxM+V-@s=#5#fM#t{jmDxPMGwZ>6JE2oO
zHNCD8WuKL_|8%ZCl5+9Lzi(4^M!(-!f4uqJ()Rw1tL0MmecY9Q@UPqB@D1C=ubqDG
zFV*(5&*(t<((3hZd4C(-uCd(sVa=_!O}Dm8PkOS&(DBJC(NFt3HmY0qFZcRcnQC|5
z<Z$46?Ulv3H<jOHJX^Ibv}3)SSz%$+&&{V7Z`;19$s+er#9}`tjh8`UVQvhCZ{ycE
zx(No>cWrWi{(e^eEWbCu%)eE9;Hej}<Nk5p#r&|(B<mOJZarP}*)g=YBWTGwOWt$!
zTt5!}lgztw|CVF%ITo4v7ok75%4~i7*(SO8>E?d#cm4a<_Wzp4%(XMW<UfP`O!+_B
zhPQ*i{bvaL&u}wre@mT+-r`4V`L1p)6xgx9Nm>2o=j|o+UB<nSEzWy=F^sW)^U^Es
z);Is<e}w1r&-onMQ#<c%>3@cXs{3yhf1A%|`f=E2)4#jsO}S>){pN4vBA$7MOMK=l
z+`g{*I{U-<T=j<x^4xFjyZ&6n{?)c*$?tYsk01V7t}A7+Kl5^SdDy-G3=5CWduDU>
zb)uzi`rhA>Z}YF*wlAr_z9KGn$KOe*46@(u>4rThJiAf;+P-GPy1(pyzy6wM7rZzB
zgZ)`K36ED*WlJV*FR*0VH|f<iV|(XkSN=1kl_m6ME@xurnN@n>uT$xooAwW9#BS$!
z%zvI!Y{BCBIZ6Aa+Qd7rU9PY3-#IPu(5AcY{}~wTpH$l)l=#E)Pj;Su``LPli;H%Y
z&QuUuX*@NkDCMy5_WZaTU)F10{c`{2F<Ym1w;sJsn5G%4+NHVvDs!7+!|h|n6OYSH
zef%)<Ik#w(McLnFbN(~%{b#VX`eHjLHD}_(73W3sQ~vQ@Uw3Ol)DQP><@+L4wqD()
zz_Q`rrM>;Kzl@nOZ`B{>Z<Lz0G-F%Ts=M{EGbf+!c@@0v+a0rY5}zmcX<wOJr?hOo
z)y4cJWnZJ`g=*QDMjoH!`R)7C{r9TMkG`&N&tCen=*O=|61jg)3LUSUT69DD<I_KP
znV#E}tT*gC{jKEIyIphVU3vX1F7`>;1F`RK<Lcu5t$%H*F!?**clYa^FVloh+*AEq
zbnmkFy}wiI_iWSt&yf7@ym)Y;sdwm!pX}eJKI-|;a6f5p`a}KJKjI4_U$GxFa#RsM
z(QoZoba~QIw>z5+?aQ~-*1kCNbWSy&Pg0gtN&gF*P4m3pUisi_x%z9q-|jn~>?Jem
zH?O_kwKei<^%LK?=#z0@gQ}m(RTiZ@<h%Ge@AnQ-CwazyXU*$_7-qHZdwhU@<-HYu
z<Mw7evY0kk<J0ofskzD<pLxya^;)uX*0X)PP8SF9H{EB{Ti%+xKIi$IT|YBSS4LQ#
zXJ!kY;4fkN>OX^!om55qv3o+BFV}c(($zcVGKt+>&Y`nGV@FP(!Ht6_Eak2~O4@jH
z`?buFBWBCR-@VvgKlANFgUWiJ4ObJ}JrBi;&i|Tx`pbWYoAD3L78X8@$_k1(xtqzN
z)FsJ(0YloF__~w(c}%AKXYk##b8GMg|CL(l_b0|RKjL{md*af%JImR>v3Z_;D|~ss
z;q5<iKcXM3Z{PIF|Dooj;Id@#BHior{4U&P4`TQ^|MNQYBl}o>$o*5gvgFEEZtMD5
zKku0-y8>7F%Bks;|5<o|y{zJ8T&av-Zm?+3Qjx!lx0}rsyCr*Lj#(g&u2x02R@R^G
z`TKS)+7i!G$KuL;X4l-lD+<PDTlI{pn17$E{<l>mo_inLtA6g|t0V46+!1xZwnU-$
zz`@C1*1b$N{xUoBKf?p<KmAq`cCx#AqCUmEum5vC^vB!}yB&WlTo4tN{mDdZTX5|n
z%S(lVVYeKm`y~{<e3P5{<m7MlKL$G{pYD&El_??4XsY4){e@LHAG67s4_icSjP{66
zJ?|_(<!Qwp_pL|v*WO;+&VS=S!^6YxxYxw?%{ArVV|-E?_x1iC#UJJi{-{fJTzHq4
zH$70}z3P#Z^=f5LG-A6J@Xwfktf#JU#$ydDi;i1*x7}`M#l=rfy<zogo8-RKy6qOW
z^$+3?^@bmnIzIQ2{^nOoPj9`u6L-jFdD$H|S<Y8?jgMOU{GDYdnl*irbN0%;Pmic{
zCiDk7UtU*WWLu<t`QNQ`nU}-cI(2g|FaOf7{99OgZQxSf{O#uTafcuNo%T=m*6YC2
zd<%>8a`l4ZH+SDS!5Xc|aeI!CZE;-VN9Bk7ZTnPTPRo2`^e=R#o%5Q10ZtE?jPJ}{
z+@JMXJMCtxkE@N#)#co`{hn`h);PT~an-|@uQ^R?t5)0ol2Mtz@%`cGt+z$jUfO5;
z%)Rb;!GW(Tp%MF&-nYMLVXm!LX0tcHRr!25LvsIrhPdpVg=YDpY42b4*kAp#Dr#x|
zZ0r3k``Jq5Tg$B0woSV3&$i&<Qgb6V8@+o549C?!ub0{Jx4DFEVoRLbl|Ks{Ze2Wf
z&Ta|g$zS}(c7B-S*nQ~w+DJ!Bzw1A>WhLfxb9XNHnmoCy_3h^?ZTUCUo%9yz3)N?3
zSqWTpyZM*ZbMe0;RbsuXBC^<zSoNIGES7n-R5`S$N1DB<^7wVpm!XgD<VNN3&AJ-B
z^0<Fn!IV{QS&J`U{?qUH<KS=G%>NAHroPs}yRNBUUb=m&*g|F3)Ks3c^E?iomijz%
zf8uZ6`}&>hnC3q+>ni-u(0^TxyW^vUjg5v|{j4mllds&2+YD~parr2;;?a|DmrpeL
z-<a;-Wqbb7%5#@LC*5@T&v4<#y2pp?H^;ZzKV;nhVe6aeR((@#f9%Ojt=Da76k+R~
zEW==UuD)xr<dKRqUabojrp<j{8@_TMd)tQ!&y&0Q!o#-BUpUV`>3(}wL}gU-=bpVc
z|NIb@t~>g_o`L`I&$2B413A+B*tdK6cNyD1i!Z$RZ{5?|Mf>;8*R_@roObt)@TEm*
zX@O1tU)JBL^nZ4ww);2t(;DsdO^nPT?CjT1`F~hHalKmQyC=EFpQ-jeepP(7#xGFx
z@7lio75{vGule|&;gDO*o~1t*ZoYqBX_cq?ERjTSh8uD-mDW_$du-Wf@ZnElr~b-l
zjX$YTzs|UXWSl#__)q_oLp%Ki{r+D3vi$8~^{J^3LZ4@PU)b{?{jc0U&$8MZI`wu_
z9~SHhKDDyuKf{-0weBMICmw+>rChRbz4p|DW%j+bvA=nC|FqM#{ONP;@XJpp|C#oS
zy6UW3{&)A!#fw`m{kyU}?@~SZ6z24vCDHeVUKxv|8v83xO`g1C<K6Rh#b;BtUTLh^
zxHW`#zZOGXOXK8tU$<E$ix+;Hs`4}_JnU+B(vhrbEW*3b_dMTM&h=aT+mV@zfABBw
zv#a&GDj~qBd~)jUFHhb5Kd$dTr?h|T2JPSHzu3K3%1w>9T^7Ic!;$HXDydBMnoe`r
zLJ!zIUbxKk*dzaGJCzw8tAxME;x2x=v*!G&`ULA^{sI+e8Gpt}+dOzY;d1iN>+L^|
zc2^vZW^JxtcBaVUTuRoD9GUQM&x|k0PkjIE^gkhkxXpjg*i1bjBUcq7-hQTcW`nxi
z)UQEJ+m0VQ{K!{6<lkNMwtR*kqCE5KUS-zLvME(kJ^065u>afY$M%*pJ$@F{--!RP
zp1Ec5e+JHwzp4KjmKuNIQ~17FYWlzTPueQa9G7;homhWp---VWO*MJH^?L;WMf~|)
zcC7wpUHw#laYvn1i$C{2>)lbP@l0@g`cFCKk5!M){8;-~JhsJdb7lV&!A9%GnBoPo
z3mX)xnCclt-y|ySTkn6d&iznQ%HKV2@BT}ayS8V`-A^m076q^>q;IWF{2dvq|3_P&
zH8Ow7Ots9W6j4P*hROGpE57~g-&%7nmH$WRL4C_Q_bX2?1)eNizkc`6`Rd1iuk==P
zPH66Xyu;$H@5IiYp1Dg{m2DktxPJX-NZYme@s)Y)SM4{ht6z{)!~NJ&W#$n>k4y48
zsh0(wOfWJkV3(A&x_;WOWUaP`+LRM#cWf-4X1C<|+M2p>KYfE^v6&VB+^;|Ts<J^s
zw0^Vxnf?D6INNrAi&)#XeMRjoi(87~x8n1TJy>Uaxo>Lr!#9`okN9&Xd2;@{w&m6F
zf7SY5)b_3klbdT}>KAdl-u<WXu|wBZ2a9^1y?3@Q<6Hl2yN^pg&g)Iz`)BKA<zl%y
zzmzHIa(lC%pD5+tUA#^EbjS4#o)L_{uFsu#v1QXMn^V7Jf8Nbpb8hd_D~m3yxN}p-
zKj!=T{9PZ@Ha^V1*?&lP(QETtE|;>dd;Mofnz`6WE#}iH#|MvlzW)kMtEehft#=ac
zy*%%H{AR_cp|67blnTnSq)eCJ>U_rgG5omnjQ<RW(jN)bztOh;&mitx6ZP@5o8X`H
z^&8lgt>*mv&v4=O_TTz!TfZ6pXE+f4Q}RDUW^!(RuKpj+{|qy&=T$zr9P#$?y}j47
z<ppK^H`yna*nenw{b|m-e^(W@RdXaO|D1oWexKv+fJu#eJSXruo_`%LI(hrw)v#hi
z|IM0RcbEPWjoo}}+dsMWe`5OCnV6Z^+)OEze|>4+YUyQi%YVc_saY1kOl|&;>Cb8<
zf9IcgnfSnAO^C?8JM1y?O8dMfKUKGN7kyZ;cK@c8(V$@^yV+g#PYR<US5t_qe5$v)
ze(nB-JsP{}J7cH6k8@e_SFr!<-)uYW{|pmj{UiQmynJZ?Q_A^L{A9bhYfCD(YIi=J
zxNMqd?7c8coui#9^M1abb#~(B%a``8ntq_ax4dY#+GV!4(f%wSzs)$V{&!(~^uL>v
z_<sajNj><_a3V^kN+#NO){ir{|G7)Zht+=bUREF2`%_*(L3xthmP5;JN@T9TXg{m`
zD*lF8vV2cXARk}Kw#HBPH`8VQGu#h-Y-bV3-)H*uMzYes2O{=|e;<3aPnh#RgYud5
zrS>PjZ;n2#aq!pq&xRbVS!*vR-QDqu-}GzHjUT6~=Li40GpqJ+h53PSkH)o+CcR=$
zQ+`_BXBK#VMSYj^e+I_&J)1vGywG#K`B0F*_Oi*h{xkdvws&~Mv316k$*)1H?iOy`
ztSx3Ec=_JGbN?Bd>W*E?oToQ~PwpAVVZpywk}Cf*G}i6=Diimg;i1~1caMKAu9NBd
zcd<Km{*#*PYhpYrSH#5lp4sdX=lt(tlK-o$iPi_1FYSG07T_sgKi6}++RbE_4*y5I
zYHTMy=RI@^U$3{g>sR%+{qfp|@3F=nZ>%tTy#6%5efy8_Q)%{}EDo;!2wExsTZijE
zLyJxF=k|Y7`lqGju6;ehC`(O2<KX)B>Bkno+<#L{ZO@PDk4zjlIDP!s9v_QhXZ|Ys
zS%20kmku_O{|w@$pDbhd?XT~NEBw>H_Uxoz)42XKoYw!V(K)BdUsB!TWvu++O8-AP
z@!Vzhx3(R&|8~{!ulC*J^}9p9)K7f$ApCcz`roHN7hkK->Cr#(*0T8ErKFtX<?mJH
z`yJz$|G0}jPpSW;xA31x+4K5OM(h8nnfXjLeKk)dE&t}>L-ht6v$md^dh<?`TfOu)
z_PpPlZ*4jLpFx^``R)G<w^RJ$|LFMtu>bZ$&dL33;HlgFcexv^s>8Pwy8K#OpCT_~
zwbRV(<=?yCUrwt1uy^PCP`&*r@p5bWCcd0#wBA$fm(d#A#)E%8#&gQ)9*jG?^*=-2
z=9j4lXWWj{tbgGBXW|$6H|sy#j{A}R;H=l>nEI{W*{A3FF87#t&1d;^sV7q{UM=tX
zC@)uc+D>!pN4G_@+*(cl&3-1FZM*mEo~(d5J*y2A`ihU|X+Jmm^PRu_%tp~WYdPP1
zefe^G@XKO8`6Ee1XLMPm&&}(*_WIesXqg#*r`IWUR(`m9?2sG7u5B;>Gt_4%ANtR*
zIlXU7z2uLqfA#hJXEXD&SKf~C)tO%QZdIq&W*P107P1D}FAHsa8&|po^t>;*c7FRT
zyJYr5J6okLtPB#{9GiT%_W7o|tMhsPxPD~!{czwy$;_>SY1i!vn_R;B%cqF9rJk^s
zUifHV{^V~ZACJ%6y2p5>N$&;r?e_CjAMJV5Y;*9z2ay+7S1eYot(X0^?U(wUubbaA
zOZS}7O41C@)4R30q$@V+jjQ^byN_=asC?MBpzQBsVTT`&Z^dQ5=)Wm_;Mex1FTM%c
zVa5?>i>sn6mdCC;v10WcrowaYPum{VQ#iL_#vPWG7gv_uy7l+Z*@|kFV-GgITALB6
z^1H5gzV++-EPE=M#O5EKwPa(HSiK?Z{y7DaA1AcTGbnyJ@s)AIe)gK8qqF}B+GZ@U
zd3GqEUTN#skm5W0Z~kYH(tcKx>(g%B^7f6&{rf+~zT9uBGoK!`@qC-9hx>fFIPY)=
zyTo%I|4P65zg7HjJ?=;EhvP06O*Dk6Pi(b#HZ^5}+7$tx*_*#6{`?(&>e<e1g3lzP
z>OZcSlW_O#<>a?TG0UZ8b_+W#HJ9`|ss3xe&iUW!f4o{}@N%E!y6x<2ByiZiqKMDx
ztK_4Vv2~~aGYGG}u<1u!<^<-+G8^T795a7@e`#$_#bVuQU+vldxp(TxpIP*uq4mf5
z&$hR}+5d2U)X)BU*WY*hm*30i)N+`Ruer-<&6&e8^?&x46koR~S#S2E^Mn2ITg#8|
zi`>0gk@oJ{xmdSn5zB&>S4l>!<|``VF#U9+<~1wNZNZMI{$*a8_O6%zalU!{DJM5)
zGq0P-dySoDd*kN%h5r+YKjJ#Wtwwp}YQZ@(`0f<`iM9T9S<jBK#$}Sg%7@k;V%|zm
z(YM_-Z{A<+m#IhUC3E-p^iS^Re-{3a`H%gXU*6v~{Rn@Q-*Hd!!}>qU(<Z$Ve)-vJ
zbENVj0a@|ytuq@Qr`@UF8n1Qsw^@znXBGBCQ4QKBEqqFkvzYNejML|PK0`*0NhCWY
zaMHg1v)gLtl}>q_{djp)tM$>_@h;O}IG6sm_~WsqS7q{{sEI+$j6(IC(d-ka26@;W
zNx!yl{of87@pV7+5B>U6^=xM8Qrn~d8D@%vPc+Fp;I?4f<t8>aOXlTO^Hk0mMBLdG
z^5Tl`-OT;LIsJM^A8uR~y3%6Fyyg8B^S@<&+`Di4iku7Y)+LG?{WNy^_Qa<8+%<cv
zPmb&ptUqYap8r6;Pj`{tKj|w|3oq0=NIaLd3#$GY`=d_zz$s0u&Z_y^9S`T!sN6}o
zfA^QsytyCdADuQ&<-*|?R&!F<FZ}(@Si|udpLgy78R0LI>zCPQ`7^zaGx)H))vY&C
zZ=vdvOP!Mh_de$9K6mk?yr!h=$2haZS&6ALA7*Q=i})P7I&*1%G2_&vYoT3-cjbD;
zY^#rbbGep(`Z_zFAFnL`?Em5V)!nA%bf#kb`8>_(@vMLH^Tob>xca+lk;BpUhy71y
z{o4Qb49k|#>Gx{pf8$FPEqC&MQp@~X=ZAjuMH~LdGfH!{KKo4j7{y(&PAOx_#68nl
zS`~!s5*T0j)oMRq@lX8634@-B_#nB$goSToMD6|*)YonOJcH*nCr_GQ(27a9(XnrK
z$ve+VjX1T#M@7+dyU6<|@3wQ=@%*@_8uU-{3R^VucX##w3~S%t+iEBK$M&P?`Xjom
z&oAmH_1*i&sWQpKgNvnkr`+AuH;$(Lu-cK;B`SRJ>nEEvdj5UOyOy5!U3z9$<-CQz
zqbuZ($SM5jTo(JXUP^EA%G<nZ7W1N`(<TNU*)(Zq;B{92$8pNJAJ!kc9xmroCw#5u
z@ZaB(B6TV~;cWi16J920x-AWv6}9Z#ncJGjt{%TS*UER<mrT)RKgu7Sh@9ll{aW$L
zgXTp2_}|a=iXYu4yX#VY+J6TAwa?}jXV>y=R>*j#T$0MSsmM_#MJc)dMeXY4;{AuO
zu5J%`rT+e(%%=F2=bKJ{G+FT|Hp*AeZ}obU_!kvz*QYiF$b308(c@ZpYFBq=@yl)d
zIv=fc%{HmnurMgv_3xQ)2R|-9_EItV(cRpiFG@KLe+p%V{&@R1;>NCu`B8WH+<rex
z{LvGxvMFX?{HI6uh0lY}8@o*1DD=Dj{G$4l`Ca!EKW<z7$Ybm2m!=$V6WTofJe<_y
z{aikV>*w{T9}gezKD|;UUp$+^qvnir*~b-kPjWFnU@EYi`Z<DUIs4z`T}xgrm-rO*
z>s|laGsQK<r#6&^hAp?N-n#V7o1T+(h7~7Paz0vH>-ao7D@d;Ti_+@t$K<7s8QDax
z`Lm{8GIT4a$N3$)@e!Zqh->@x)IF(LQXF%9ru~}p{~4I-pVeyq4*27GeUJUJ3R9EX
zxbL3TGt_p>^S12Dm*2%8Q+mw*dAzlJ&pnIJ<^7V`t-Jp-EVHxMd9*LR{nH-RoLzIh
zwt!9)jK7zD>7!V7-{P59mpiTQ3EkrVdxigx=zB&P^`GvUeB_usPweBjf7SmPmexA{
zR{XI#>|=Oqspr>Pr{@8)ZvB1izH`Ef-#!^PbShtY{_!m;G>dLqIDO~kC5zr|i{<+#
za^~ZVo}<BQqk?<q^=@DJvA=JB27kw<ipc@S6}zK0&wgvvwtegVX%dSPj^u`fJ>Z-1
zuk?I>znnGij*9O`>Q~&mwdT3}kH2;8?I%9nxYV!9@n*Z{%sp{d{&TNRz58oR#t;3+
z?LA9A{%2^fyZz{I*{7@dZ%?nix7eg}``Lg4E0Z{s75cq?#eci;ae2oc>BI+zmu8#a
zO4#MSQ{^}BnF%wwW|U0|>3Mtiz?;au*-tm~Y-jhkJ?I$drR(+T)VY&Cv+Aq2tWL7u
z^!nc7XM0L_Uk?2_U!}kAzCd^KKjC=6^acMJI+y%s_!FyLQ}d%;lA+@Mk>u-EYo7mS
zNL#;Yn*Vg$4<Eoi4>|p9NA7!F`p<A+{?GZ5bqD`5h}8H#e(Qa7+pm9HYu6mlnzml}
zzRzV7*PaD$bvzH=GX5g^?7sB=OnJ%r*Ybi}w_Y|~>+E>xZC=Xe?OQLui&NE<o_g<w
z&E{nF%NDZQpZAFQH?N$ZwBW%`g~b`Sy|>Ie{j7Rto3*gJ_Td$0KYQ-pz5Ax!?{7A5
z_nH6rIYa)3?;qER6O32+{%1HEobu!I<JUD__l&PUspv@MUFp5y!58g$?i<%{UODOM
zo$V17_3M9^$}94eS-t)ab$<N6>vh&2*_;2!KddZ~^{Z90?q2D7W!fZ(rD+^odJoUt
zi&ws)TeCg?w_}aNwuJDbzmCkvy)o_WeEWG7-`4j$JhPs)>-55)wW?~judX-$74hBp
z&tYk2qdA(Pg<jV@e<~fD``fF=`O<8IibcO_WZu^AOSJlW&Mq-N_}__oQ5(;X&i)@+
zk9R!pd%5=A#H5VJ904LHC1l&!?3V5PF<I?kqJi;|z~!e^uH7oN`cZ9kEc}>TZ`PcX
z%YVulK01G^{SoWkr+1fs+hWFMz3ljnwM_zyskbNjpT5toesAaN^|yi_shr+Y(G_vv
zaY>-k{HJke`DE))Pqo<Y_iy>hYmao!1y6sk`@;ONyi85;ii-D#4}CsztLNI;6$dss
zU79GZ?6GjlidP2yG1o8rXV|*^=-c{-`iJL=2YooRA^P6ESMq7I9%bw~qdx6i0l%cG
z!%6m@FK281*=ruE&rU43*t%HzZuzU)dEPUVUOm0hbydAmZO!kv6F(l-@6Wm4^>L=h
zN3&0N7`{!Iu<x<v!T$`x-v1eRSAI<LNOAkf!eC~Xy0Jy@fK1K4`zyb$-%_JJb^9MB
zvE)AQALl>(XHb51{>J-9&pYaLEA)?Cw^Q2Z-Tj-pX~Ui4OxjvAKA&1~@ZdR%=M!)3
z%e`Ws72j#q@}D77PI=PZo{XLi2c??px0XGZu9_qKRc)WW{z-#S!ymhhmscEIU1jUH
z=eFU|3k%yzo?V_){`p2u{8sTJnQPyP#f$j#t>AG@a){inp{!WHE8^SBAJX%<|1Q~6
zU-?*<RloG*y0`bfaV%*{4eDESK)}tGw|eR)o_!)|e<$7i=icsacHC==_}1#hFYn*t
ze!Q)I=ZAT@eAitzU4E9mVqWFFf8qsh4gtGk>u;TpTODW1|90WyhWmCC7Z@t==`LgW
z7j*sPQycTvV+jl67H6LNZF>L0SK~ajqYplAHTbevF5-6eH~(F_{I{cza_4KzKYYt(
zQm&G@vsO#q(J32Gd^_>$dd~f=s@L29iC5&u?*4Gb{JT~Ck?Vn{WyIC)S)B1(VDvO*
z?!o^Iyvry1iyqohRkU2HRDQ2^_PRN1Uw&s3?|OZu)$_`-y+>>H_FamreOJ``J2%Ul
zx#N#|y3EbLxA)#QTJ_7|7Pov&|I*a6zcVV9F3^^1T)1TUkGpCKwgxr_-`>C8m%YhG
zzODag;QrmolWJ1CrXQ^L)!*}}==StNi(glA&YZq7!IF8y`pf>uFMfIc#^`qGc?r9_
zH@0nmetBm7p?!H*mwwihdE;??T4>MH0HFvCTR-D?&FQb_B-`wr|8G+5w8UlJ4gVQ-
z%>Nbswb<YRe{i7hzqK2(U#D*Tw7U2u|E*<Tww`ZQ=KRE~E}36s{4*i^yro5b;+*ug
zHP89or|T~L{O9KTk1}&MXTAL%|I15>-Sq48H^G+uhh{xu(K)-K;K)Pwcb7k&e;Ai9
zUVma;_`Cha*B(6m&%m|uOZpLesmIa!o%i(HD`qab_CD#ng~Z(7b*0bW{CqC4{$hd9
zvqP7rSFAtrMOE6*`|Q88>FqO)K9V)^-Tm!uy_?g2hU(|+qTlrYh=}>T{LjE=A^oTO
z&w~$(#qK2k`W=4qS=I9!^1ti<GkDr|Y1-@-{Lhg0Fa5|T&%P%zm$&B~dsiHv^WCOe
zKKVbxLGue{3m<Q@*FTwLU3I5^{-HhUk3uGx_io*p6lrsO|E_emfK}3Og%b4ml{0*v
z?{nYz=d)h@{%_x`?%x63G3Rfx{ac;*zk7eqg}J3oy`y*bxOMn~U!mC>?gbwA|M;Kb
zYxu1zmw0}9l|6I6y??vh`5&$|Qa6vx&)#v1<NWET>-?XIe_r1=V@~qc8h6hB3@6sf
zZTin}Y3A!f^*=qYqPNtmNS8mqy|%XZH`9TaOMfhS@NjYUipTQx@3m6?GrVw`E?$3P
zRo%uv7q@f&XE<@nuK$w_`=e>IcIo$TJ)z9~wEOpl2062}M^;$8{jNQA;-Rmv<6T>)
zn{wEz)Yxgw-@IPK?&*HM818t{jLAmr5$_iyE!{XlCHVT*THfDvZhCg2Kg`})MxT=E
zb`dZO{LC#gzi>n2SJO{B{u<Yx5&q90{-pMu`?}Dsul>(z#Fct_Hk_A~eWg%5>#z9C
zdq)?)lfR)A|6^;sfI_Fo4x#Dygy+v<5?^>;BJWPhuaBR$9Ovz8zPFEC>$1`D{|sIB
z6PJ~|_vZa4{&Nv~4*%Nh3RUll%ZCrMs|Rjpe*J81t(d--@R#)V)_*3p;m>Mgf7fU1
z{}tXM(8hAGpuC>*=j8qs|F(Ws-e8lgv@g5uKf{wq?~DI(&Ufs8k{xyT`jeI!({;{%
zHZJn5I<{eL>2HgQuxD<?-)f_t-E@>;aQn}&K7YB~*6TAOLk{2m`Jdt2O_>?|RekDz
z<bT)jYb34mV7L2n?6~snt<|yovN7-8ZRzf0srMJ%@_V*rSa*iZoP;M&9?KT~&Ehn%
z{?a@D%_Wh<zxT4lwB~M|c>Jr?{S)Vx+b8wvefHk@G32@c$D>`_wr6~Lu#s^Yd*g{G
z<wt8Cug)|N7t*;HWj;x%*DjR(SxBfl^D>X~kK@&+Cu#1vEoql4ul{dRZC`5JnoV<f
z?V?W>@3nbaUw`G0nK`?Hqq@xe3A5Ig@@!b4E4|=2>y(D<H+Ma3h3%|wp0nCgEBQP4
z*roU%{y90ve@j*{JgE7*@!lT3T%~`acdlJ({dz0=d6CqGwpdTko3DRvzIXn`m3f)5
z$IQdyCuto|FF3nZsobusZQp^vJzG}a*5`c9TbpgWrrg}y#4e{k)qL3nbG@pb=JQ)C
z=R}9i+4RzRX6)9V^NzD$T={p&s!zLB{xh8T(fs)7>iR<uKW;q0{5$XK>^VF$XUyC8
zbG=o@smFQ^^KKulYiwN0@laFk->E-+CwE_&x_kebD<4j+nWu5l*<&~F8!fL1cT?gT
zisNJd-4DCHW)IVgvr0eBPqFdG)Zd;w|G@Rrk6*h!zajqA{;$f{7cZwJ$<L|(viQ-<
zM;SNXxk-Fwo3;B)<-uFlkGp>NXUaYAS#$0A&HoG^{3QI|%X<8{{jX)G^1t2x8G0+&
zk35-V-w~(Ud;d(v*XScZD`jFlEdCVLOa1w+J1g>=^*?Yv_crtXZO!rL>CZVQ?pW2Y
z=3mEX-|AS<bGt6?ar2zg^&8ek+4KiL&0Jp_@!S8~v!Gk<4O2dzefi)?x<L4ev%<#~
zmtCBEx#0ZMc-cc=m3dZ8z5luXrO%fi?J<|2vp;J^y6$T{_%3t(=KKvIcJa+$f1b3o
zTCB#u#Zdm0z1HFGEcL0UugcbF=f7pWcc%V>eb0rrKbAhauVbunO`qeu#hEiV{+wLr
z<sIo#Al5tM6z460Kg(4TK3?znIFEmw!!I6PkK_D)f2TjGNmH9$(KYR*`p=#|$+xE3
zo>I!vDkmPCTN;wsu6}D@@84Z|Pj>u}d~j4T!fx3l_MV#6|9aJBjVDFSUto9j^NydI
z=@yde*XrXZe%r}5vrgCk-F&u_S&yG-9FY65tTO+mpWW17`dj)Q2Zi1Fo&S&Xtyzuc
z<K2}ZTX#%Sx)E29T+@H~&y(w?)*R0``CRt(gH0z@XFdL#{8Lu)(tn1uLsj0Nm2y(b
ze-%gXV@gy%BG04nyli!rL2b>`_4Sg0wQ<Y#%0H=y2(9|^w?6z?ZQ$>WTQToG%stTM
zzey+f__KPxPXUi#H~tDgliJ4?(omHWe)hv%kN*s5m%`uw+*HwJ^zX`=Td(%3xT}Q-
z74h$_4qI^O@wea)pS2i-V<&pX6@NNaRQvPz)7Z!<`zzbae`kN1cz$~PjYm2A4*zGk
zw5VdU***TK#KKqE_jYY-ukV=nJ!IPc%>i?E><+qlN924RyWGu#%U1t8yXs$(r?ltk
zRM(%D?;E@R^xydCe0Tq!DSvH~DuTE({xdvzzOY92ik);^)~%`A8`dRF*pl_Vuyuxk
zOzX)h>9SQ-*Lh19)twK_5?cE9jX=!LwK5aCZ|~PLJI5hm?eMEW`_w{ro8?`r>$%KJ
zO`hF;`d9hZ`gq0FEsL$beXIJE|M}m{pwEtf=RQtPy^`w?;3@X2_u_ws3sIZhX8*Q|
z-_WQ1;FFlN*t17pL;I>y&)Hjjy;3oI>Zx=0ChmM1-x@PTIO@yywg22V{&DbckIIoM
zuDDxrRY=)A?fQnw`5MO@4p=Z-etEX%->cW(>TBCm*45a3-0_li;~m=~(IR`Pj~h&k
zPfbbIQJ${uZG7YSqaum$DTZA#udeUf{bzsBl3C~9e9jY3ywstddA4Q!mtz6fSJ&u&
zG;jM8$$Mv>>=orJ3fl{%O$s-$Jbo(eA(MMFeP%*&srRkN>mKahee2oGxWvh)mTx>@
zvh0`2)k{CM>*vUK)+yD9efZDNRq9xFtHkQm9Z%UO-Ahh<l59NuZh}j>OplzuSBbq$
zolt~>l&zn}#eHQ0H}3Gywwc_~Zn-*=tuV@PvhVWjIPd&Dsz+|x$@%e>W$wOdd#!)L
z$^Q%)`7MEmTdz%JGnY6wzku^s-FwNE|8y%RKQyk$K3uiFcR~I3t0kwO=r5g_Gpl~W
zqG>gZ6AXfFe-$1LDe}3_+qG2U_g2-qu=&xkzcMmqzUv-KeC1nxv3K2?U%T~>e5%|N
z{9D&o;{MWzWpy#`i_f$$-`8sXldbpe^EdyQo38!t=HJa@)s*~!rEcn%4X1ysntf?;
zy-DSyGe%moFaME$Q8oX->H7NCThr#Ri>T4qnJxBNanjEt!S7k#ah~}z!D+wq@u)K&
z%X{q@E6R_|>YKhcqpbMVwaZ5L&K5rW`!4NV<lI?08&xLno=`l`asB+I)1O=P9NTJf
zC2Q?;)45wNZ$I%h`<Y~}jHuS+<yGZ1yW&6JUg>xJas8XGPi%Kb+&Ii#{Ivd%os(Ss
zjYCJfa_WWc(>m0;vTN;~x*m8)X@(#6YmK%MIK;<S82jnO=U<t>&!4~lpP{Kx=eg#J
ztB<DVmwfH-tU7-9Jpaq8nEL{Dhpt^RUOQv&#_aX8GkCXX8On&BXWm-*re1h|y2ab5
zbDAY8+j8<-O(dOU_!yaZ<hDL}u<6ciK}T=ix_ZBPU#DLFYF$`4ExdibMv~65wbe)W
zUiy@3y<fKOZ2838d9u8x8dlYBPz%~?CCDyocztUX|H1124DH{iUH|r<f&a-?v%u5)
zD&9V<_^8ac#DaYS!};G9Z^LIKZ0@m>+!M3(&E+Ud_4SSkg*W}w1*VDJyL4CS`fQ8!
zQt>scaynNh*T?R;{P?=vm6tV}X16LO9%f=ceWl1<w(@o8!%P1e(vP*A(67-rwP*X>
z6^gdj+IIeVtfg8u&QgU>pFiESb?x@kUoGn&vIUp-Sgw0tdhK88j^{rZ)0GeN9&ZkM
zvTM`33~8MMq8i70itJt<__l8GW7X$}bL|gA#q6`6cH~Ft^Zqw4>uvP4Y#Jq+nhc_?
z%Zn@y9(>*WJmm0m`N$=!EUVo=#QX31&(Qhu(#mOWt)78Bm7+V>>_71_yEgcn-}I7+
z+qz_$>?_kt7R$SN?aZ(Lt*xdO{BYBg+{3p{9VoNc^na#(Z<=)Hwxap>L3g=EtXcds
z{2$YQh7(`=n<mwmU0L%r<wt!{$^MO%r@!s^a`hJT+n?q7vJMY^%R9%VmgfI9j*j)s
zd%uKJdBS40z6T9%jtq|_&My~zlK3(`K4Ptmb<MBhx1aW&n-iL|Hh8&?SIn+YFTa1`
z{PO<h?tlrJ^AB&_wCt(jZU+NLb?dSxzvbLzN|t`O-@HHl>PNL1w@lwn*IT8RY*wF;
zW$fXzurY?M$UI$weW%>k>p?coTt%TGJ9F2a_s+iae7Vk~r5>laY_5mh&A#yUe5ah^
zkJ_cT4lb^^^xG?RZq1K1Ta^sA2<<+g-1nf)?(6gY>3`=vzZLfRka8I(+am*a|KQ_U
zpFd17?zq^qVO33kEZ>??pJhwazfNUWUAAk=v-%75=_i>5S5zcM{AVZ*;o^U)nwKpn
z_#=GfAJdJO#E(eDO@7$9&ga|Z+pi3cZSvX4zxB?9BkA*&?NZlyH`l{!OWK=vll|)_
zo|KBzSsBu+7qL>?Y|F*lI}b+u;ryYq+03Rizs~)`zOC8)`8yU|o3o#>j`y$z@7i0P
zh7-B7HOzUc>hsQ4i5k~@pZ%i@bP>v#PcNVBWa|H@|DPd${iWk){dW7u&3)x5ZMae=
zvfY1ngZ8&_>34PP#V_P<v@<^v+q2{OZwvW99s3{0=|1ul@}4p=y=>-TNk6lPEq#Uu
zpFib3FPr^jL-s$h!l;t=C+9aGxBuaCaM`ab{~0b#|06s%Em^&u&+&`eqPcfxM&8(W
zjD7O^_(+R&VKrN=-7;_d+W+lz>SVVMF1wjMpWaQ}%@8JkeQC|cTq%EL?K6t8%byka
z)vkVOk?yl<_FeGQ_WCZN%Cm9v`TtGoSd#MT3d`a0q^f_SU#GvZ*1OO5qqVQ-`$LN_
zg1U)E_q_`@`@R0m>jz(J>aW@Lf3nN`v3-|)=RIAWW9I*E?c-s5`+S@I++zOKF~<$<
zv&(-noO^uUkN@Y}c>mUz8&Tom-@~8O{L_pV4))*jpTXGd(~~vpYR=4C@NIq7-$hR{
z|FP64%-HtK%qL><Ni_}sFQ(5PPx^P^V0~BoFK637>&y-&ZTW5ZpW)KP&nh!?>K#p`
z^-G`aJ3ckyiTl<63?KYUQ$MD6U+JH4`_`o68+p~(KmS>Muukd6;*gK!-KD(Ik-MYk
zdOZuvyc?jvBE;0dAi=<3+gf85@278j?A)!T{5zNa^Z3PctmxmFLykFj{xh)uXJC24
zdGLJvTIHQ`apILcb^(R+vR|({T4enE<)6U%uXcC-ZZ}tN+#{={5pnd&#|`h#IR9tp
zv|n12u}M^6fqVzsKJ!+QxN!c+`j<Z6Dkj-~SQ&iDev-tSx5|0y>MLZzuiI}Bw!1Gm
zY03JTS(Y#7c>cQbF@5*ckgxsEdUqt<zZLRV{>l0I`)p1={geK2L+`egSKmcEzUSos
zI<D&NvvlQp`>0<vEcq=<?tfZ;Qcg}aTF^fH=agpw;wmLJzaH(|{C7*4`J4M6&bhFN
z?PzD*)sQPO|B3eVVvkSHc8EXMKk;kNvhagR!T;Vrt1)?d!hXS$&vhT(WWU>4J!A1(
z{U2&y5B5DiE}>GK=6T-#>y3Z=m)1OeB-u0T-hxL4Gj~jQbFS=9{qe3JJR8;LJbwT8
z{D~Lm^1s?B{b!JW)^qpy-qQPAIoF;)N^ecB<Z?5Wkk`H<@XGy}gXou;P1)R`OTWcG
zsre@S_t~uaGy9Ei*5_q67JlS*?q)HG3TpDNIq_^?PJcm7pKbQx6H5CxYs7E7ImhJV
z)xD9*joa<^daieuoc<uL$@6^u)V23kJt<++;Aj8vGPdHyx-7H!?Eeh86Q5uD$D9A*
zKf~LL7FYcZ(q%1{%{Vl%F?QO8kL%a=eaq-tKXc0z8#ZQUyO}G@R|Yl}_Z7$9y6yZd
z?D&QK8~sl|elK9u|Ff;H@IQkuYlYdyXRbx%%%7h&COEz-{?#0>-}s+l;y%5<EC1E|
z{5n(nbV@>PR$Zad)%F?YlegdAYUb(m=H#v2ZT?GZZT^YXyb<5izhZxm=Db?<10Q#?
zKiQQ~^|2%S=`r>4sGoV_Wv5>LXSjX;SFqjkuKFj?r6mD<b^-pPU-!Rp)H}~#(XO5n
ze~TgSyyU0pf7qW#6z2cwdj4v^@#g0JPwKPf-G9nk)Z};ve^fr2=qWCLd-^lqoeB%5
zh}c$rI`HvE>3VA|H$Nk*@XHC(6<*>0LVwD+>HmGU=yUx{ksc{ChT^VY?BAL?Q~u7W
z<2%DG79A{Cc--Ll{q1*O-k<OFxtRa^AJP4@Ksj&E=D+8~_ALI-uvGb(bVH10OiB=w
z+1q-X@Ef*$a`V!!*?;h#SL6EVnZ%*v8Ai2#{@FXnn`B?CogKNqr6{OUI8)-7L{IqP
z)KC8zTF(@HTK=D5$$Zxt`agUQ{%5%TpW#>FjN|OfD$a{UZ#&%~*_ayc6jEx_$66bk
zS>1nezODBopWo@<?xjpVP{%txJ9XVMg}#PL=jN~f>f832X3TKovp80D{Y1gCnK8ED
z1!vbExlPLq{&)A!goBsYU)p!-Z*!FX59dAZTiSN^2diG_e~^)U`~21TPiuDUk69P?
zZol#B*0+Bbt-m?n<WE&^@{fy;OC4LK_MVsfm#F?#ZO_*Nne?t-dv^c5H1$8jH2X<5
zKH<NQy6oP6rs-#Wx!Z4l$63Foe>*T&<?pP2;z!ObE6pyG`4kd4;l`iHdas{<uK#nZ
zkpJlY$*x;t>V_G!zx6+>@m6>2a-6tp-z}#XwJZNKu-vaV@|QVu!l!bJ<#|b^xcjX&
z?;mL>`-c5gVo@nRvH01Y0*UYMzpigOUH_!GFaE)w-s07NgE{^)9RFFrSh3>uIa}>D
zKa#EVkL>4~&Mto|falHKs|Q~GD~$K-zs?<4U;59zvGqSg#j-!wpH+Q-yJKJck+V8e
z70jlJt1tZfWa{TdC(M&&vyYyL`gdkw{!{m`O!2R;?mtSt<$J2uZtKgiqT~mBvsyj#
ue|Ws>$j{$=_+LHO>*LY0`hV<qE4(CnsTGpTEJba7-R^C@e&NH!|2F}(b<AJ@

delta 64435
zcmdmTm1$8A%LLJl^>IA)OpG7^BAGydg&9P$vam3-u(7hSfiXKL2OB#lI~yAZHwPyd
z2(WQ*^Kf(VfH?neGdMGX^e{28GBdMsv9qy*R1k~nAqxK=U=ZYBWMB+nW)x&#5@ci+
zWc+`GL6(7mkrm`T1{mOAVP#|IWM*OjNoNQ!FfuW-F@YS(#lywU$-u<S!pbJZz{t)a
zti)*~D5C5Xlq6czG-(l+n4<BfL*goij=`5CR85?dn<p>c{6SL9wB9A9xMa$bEtel@
zm<5I<HntqT^2s$MwXp2SW4F+>)`?S>Zanz^2!k9W10xGFBO@csAq?y+tZW=i%$$r2
zT>p<SBnvVyGP1I;uygQma<Z~BvobI-Gl1N}$gX50>=blKP$a2n(xyWk%ErmXO_LXi
ziis;4nm7kH*Dv1uh*QPX(IqhC@MTpsv(UuCDUUx$q_iyjB<UJf(l~MBmV+17Q<q%%
z`2Q9I4>KbJlOVGogFVB=JhjMw#S=}JUKhAylxw(W)}lhkeP17`+=*^3az8XP#C46G
zT(n<`B&+7b@`-`963hM8My`6wciLIK@?oUuU2a!hP0g^aCYS5|RkqCta_@gqDbBL_
z%-X{~l`DVVbBNieloh5TdT?i8<CneiKYQ$@KUL|Rvyc22t?%DIIlXD|bV(;&ld>I=
zdwytj{El@y5waslcu9Qw#s3U5P7Cilq_wJj`jY<)x}7x*&(}qq`<*#SndR`(rJJYA
znED>dc4<Aac7>L}gb5v=Ue-@9-<x>mrSfXEbzN@jCVPgj_P6W^YI!u}-kU`YGu0O_
zH`i=ixw?-}SY5W_n)H;SP9xD1PD)#jb-6vrQWWK2T{Y$E*|Yb)t#K{gnbFn3`SF$a
ztms3Br>}m}#&tx@BJ?@mYjfkr&eN{*@jR~7S1IN2xRUpA){?kS%AwmuPoH6)RImE2
z>E80{qGx;T=H>O5&V9Hic9Y1PQ$Nl{JTCbCtv|{wzHObx)oqKGCTg48#p>L9H!=FS
z%bur_2hV+e^1Stk#X?T;ZrNvhEZWj`>qUkip6RCDFQH)ksPMTTlQ4JW<j~756J2dx
zyVrdBo6vXheU!Y?DZ`TszXr71yfCTkS|qo+-sjniCsIPM=5Nx-+%nUp#e2;mtv$gN
z*|C+{e|t}LtXxo+e(;1xZB|aO^y>Nh*Z$k+CLd`L`*r8SmA_1)7thnM(ObXbUcsA4
zlaA_GPciQ8KTp@bi>|nT?S90z*J;MNcUOe;*wjkt_!ZnctLJZQ_bk_0>xb@Vg@+2~
zFQ4^_OXjavkGgfs#Wv8@RP%E5tXWx~BT{X>KI`oIFn!bMm#bFIaf!C}wVk@CK>Ui>
zH_O|uzNWlNwqa|EwdeDR?Wpe)j%n<)3<*n^sc6_b>-eIM#4EbzHZS~j)HEz2B)HVc
z#W_$k=GsK>PqGj9J6)<OslK?#Nkw^Cu>S1U#S<&rTuVAu)la@XDP?JE#}>_LdW9yO
za>{?C=BpPePM+Gb;!b?ChTo+RSG0?(cISKwFR$AAr(Aqm;OxKicNc!|JW|V*vo89P
z`@vW82F~{!KV4cQdOF?ng_}LQ!IfPr%R{dCCMhmkmngMu`m_^C;>A@?uToaub@o%d
zEUZ^N<K5?8h9yswqLwbK_wClX@Q5u;^$lmHMVgdPwyBrjJo8;bR~DSuClu*&MP-`E
z^(8J_zMAK1d7n+ZvYvZ}{9={&T;XnORl~H3o@J)o7McFAAhDu*`4X>%S67>bNz6%(
zXA|dK^fX5(J4n&Vr!H0CWv@%jo+YM&6+72>d|O{VqrG?f5;2+Tf?Yz2w)G6ZjPjOt
z?-98@J<6S1p?y{Ks);fJ{hK^5zq=jjUA}vI&-5i?ci*mik@fH*|3cksdp>!aJh3a7
zrM%v#Qr|JcMS6Rl;imS}UCvikPIP;CO!3K*YW0g+xkW0k{p>p{#oiUJp&?g7i??<z
z51Qi_(80CuP)D!HRgVeJPS0?ka%Gxz{oR8_`rVgZ{6!VCw2dtKEhHN+X&%>%{FEiI
z#>sQq{A;0MbCu$<eIM$TuQPbkdNL|VP^v~QHmvoCvUy;NYn+Acr$wu|Zf@PQStzqW
z%^{B^_0e7>MqYd8<JMMQ>(?v~TK6*V_q8B{+fP;>n(irfDe(4m#U(9O+Iicz2imcg
z2-Uw=n6M>(iQDv`GntP15hW*TUuOhK*J$>chAf{mJEycS=A)j<RMX<HBy-C%pIoMi
zoxaRhy!h-5??oS?55$%(KN<31qS6xA=^3%JQqOMB_?gQz)h++=tEG%9rd&G}n`1ev
z($w<Q`VN)AC9ec^EZfCrceb%C^J6-dDQpuSko9g#eO{J#e)WvD`LCaCWSE=3JW}aP
z#ukgj@+j9s%C9x|oO`Dp#~yIQI8DCo+uBJAZ#d_imQ&4CTD?W(MAzE=`|@ND-`f;e
zy!VrlE@S1%<-1OG$(E&vT(VU)pY`*EOR}0Vv**lz9vgj+<Zh43yJxd}*&{zs(e{9e
zQgKr~|0c~@>{(gAa*I-)Uxw>TgWkSguY!kyueO|vX+J0%pw!wYbhe{=jmy<PPmK$X
z#bwo8j5&U6;YXGG7VMAi70wXy2oqA&^5}M()t;;B-*#zxdGuLdMs3-a_VB&Sr!NlX
zpBnY*N~Pk)XOmVxpC%J^>&oWnlux3f{%(>-xH3{$cTGI1I$`<gp!)v|Ki6(J^>Ol%
zfGek8xa?ZHQQdn-I9H*P{Icb1E>)WGPu=13k)`YO9j|3Oc3;~#ZIyA$%3h9jvzN9y
zUUr%6vns%2rI7#L(`hT3HfQy5sqHZdmhxJ3VZ!C-S(~?*UJCS6ny4tODzYL|&OkLV
ztJmtzwcUoV6t#}2&Im}_m%4aTP`#FIpoaIeA5B|i?&vQ6TAIbT?Bc3<Zx>B4U36mA
zav_JXTPtl<?N)m!pZk#B=o5ckr7SbrIozdf*{TQIpZ-0xuetG~!ki@kYb&C+yBp|D
ziRoJRDszw2-b-6%rgyG2So82@{~wKaTMETFO;bxeT}70h>=P^v$rqez5V$aGx@hFp
z`bkOauk<BacFjFGZE=%!#q1*&mjAsrv;NS3hD*0j9t-m4biE?~<NTg$dC`x&w@-R>
z-DBqZS<k2C&0E2JY>~u-E%B=+EZ%8yRg@!miHFz3k0G(Q-ICn}gH&V^Zv+OEy4p&7
zDV-I_UfQ~tTd}NCwPn>2?@aEcU9+O5bsX3*^>njEeY#|ikEh;4^%=*W*b7F*=of3$
z7^HarlbIzEFf-P1Me=I?KLMK~PyMLLl2AOhTlm<-)n$p&)2AOzWfqvhZo(-4;mNJF
zEvM(tvfKV+VS0}3ln8?(8Qd@Y#dBO|$tViDhAh4MaY4*-Aw{iqE)zvpg?LY!_-vEK
z5+{wtUDLGLd<E+j&n{dxFWAy4(V%6KrcmHiu`S-3x}kB|QIS&)$s``@c&)i9{M<bC
z6W_Nd=uB<*-dx>wRz_gO!mP}$=38Y`uHF;$Kb$6^Q+6VFr)u^j?MG)8T!}2&{3a{v
zTjY!IjbBp?E_<bVd|r7gYhljZw3UaNwrF>;nQ@tZDZAX`7`112Y(4LM+uaJ55BdJ}
zlt=d8lD?SIy{DwRa$mIC%xyazmUk{QyJHfRwC29hojAp%4=#U<md|?^^3SvUMc?Zx
zBkia0Q|DQ^?zzPM=z`A5#7jZnGB)4u(hu%;xl(XQQ}PJMA-`9?CPyZFx^;6k&A1xK
zDQc?u>ZXvo#LOg>ErtgTFZQa`E6tejI!UW-*37DRA1t$E^e%cdwJy<WnG(>lwV+ci
zH0Z)t<K9UIQBU&Dr)gGX{n7MmvAbB>ZS$MiF1Yomz0><$XO_xLVEJdWd|Ac4bhXG?
zCvP8p$2Rl({B=fr6R#cTT);N}v0QNI<SAn10zW$bGqk(^$XSx~N&Z=#{zvY5!L{{s
zgpXRfnQOUUI<)4zPqB(^vC5)ArXwp_eBD%+-;FKz683Ugb<6qDmN1p~k|p)N=0`Mx
zLrRiNlWq!1%?jq%FuvT>@@(Hkoro<hAwQ3}I9(|}rMq{>5rgwv-@3jzdh@5p%y%2R
z9=^J~|F3*z^Ywemiwb`E-`y6yL;EY=zUas>wt9|-dD<DFwW1~AIiA}hKbXy~nYa6b
zWWDg2m%Bgy$gNv9>;C(w4fm%XztcV`HZhyIc>d(LpNFrio%<fh5v|s}@apPNr$2EE
z_f7OK|GjM^-=mem-Q3{|S^739u2}WdT>5d)<YyU5|AaR2OZTe0T*=AZ_*pIXy=nB?
zEv<#&Ek)bH>eW={vxPmr&SWT^%+a<jax?2AjhRZD7A*`7Ro>x}^-RBFP2&%r7!jqj
zo~4n8<QK6&*ihEm-#^8svrpn7*DdSTKMAILcIB4+XNc!*5@(C=-*<J>{LKFAYaO|l
z$*wz{a(X%2)GOJtkHdAtwp1D1Ol->ROj^2&>okAvy6`xgZ^!H1Ot$TE*VSDnuXe^~
zc~1=Y#C7i$GXI<Sb+zxmz~GLb{&zQKy*W0|DCXW}4jXULl4VsJ6VtZ`BzFiZE(sF2
zy(Z+-&&-XJ-dz@)9FzHT<EsttEDr@U-=CtlIpCC4<jyZ@8>_BH<$Eg#3jK(_dR}Id
zx#F6Ic`MvYO{=!$ckpTm7S%_aTow$;6}x#)kxR$M^uvLB%Ax-zHceWU$7_FUdhG2`
z?#=SgFTeN{^4l?U>qo&UJujaM|2E2bQt&cWM(XO+n%jMgv?C3r99Mhvi9KFXa&JM=
z_qCrodv&Ms6n{{2;TAIF^?vnIB1fmPzNPTjHir0u@5|*1%c2h5segIj{Z^uLy}`NO
zYqoyp@?+LtpQE(=XV$+zQO7t-?Vps`%&HAcC^?uKczt(G(%iJxY^|l{GpBx;_NwcA
zm0{YdoD{>Sy(vCtu2_HBeKc2}^ZTMyy=}?K%lrM8Og=SFcxT2_hcsiUPAm6aUcz!`
zy3Z(S1^+YHbB!&gqkkLwL&d9do1<2rl$uk2*XG^nRH=z=$8LSglgt<8`WWC{x>l^e
z<wr!|(Q}7ac+QI7rRue>k$crszk3>|FG)oQ*!g_woo#Z=N|V|53U8?Q>|8_st6QV@
zr@ZR2`0Tw#CvM`jKdx0<Gha>S7QC_O{M4x3E$afE!Y3CBig(XCt{&px5Vhb&nwx9b
zW)todm-_wcuF*bgmb+)CE-|Y*<f@<D^Qq{7Y3A7tmjwSaY*kO=oM^Q`Kl#y>SCc)L
zIxR~n)|Z$c5%K-8vv7pU9OHzX6Bh%YcpelKyVYv8*zf+w)`YER7XLW>@M_nT<JZ)5
z<5wMDROlVHlzY|9N3P34ii1z@y2kBx^|!(HbJ{y?i|w*2>YeWMsafwx@(q+MSKV=1
zqOG<@Cy76*<egwdVv<wHuao_|v;H$w_^s5mIeb|+SN@i1=kDW6@4maIlsQfDQtgZl
z+TwW!MWyded?&KI@N-Cf*=%`Xsm-S4K7I2mC+RNej$X&89JH?aL&uM`n`TEB)v#2|
za&FX{V|sk1?CE61fb@C|Pu16@N8ZZMnk+Q^-tnU=uc}S)QgJr1xSf7p{hF9=#f>A;
zdyf2MWBVwin6774Tp9YyU1X|V-iaK8o!_e#>TBg{-b@nxym$U)z7zdtzjnXd;K^U{
zPGUkVf5qxrQ;&AXA}Nn;SGOGtDt7dF9L(AJ@uPKtMp)&U70W$u%0=EXtS^1KYhlOA
zv+tvwCR}IYXR#H`JuKEGx=&`8%XL0Ox91#vz6ObBu8LO+D)pS@+OGc2GwyukT;&~m
z^DEYJHd^oMxhf>mHlO*b+Ke;r{av-4Jd0KzPCNRk=}M#;@2MvlFFxLAQVuZqwd$k!
z)H#+u*{`*7Ki_8ZkxnYvIRCI=c&|}?ec$<8?OxNJV}wHb4S8&nHdxiTc$K&HYt&ur
z+vGW^yjDc<s;J$Wh=!l80`Jz=NxQ9(V$(HHi*_${In(}T>gF9=*?aBTC%-jY{nqCs
zJM*XcyK}Y&UR!l+*^IWOvG>K>t|b(7Gp&)%`TjP~@2Ja^m$p~)?nJL`6cam9Xtv<b
zy!tf8n#PX)7Ye3oW-FNvJ;>Awl-*VGc6soOovYqm3JpE|PHVAV^CsJ68>hR>=#hM~
zGj{%-oAV7UOzsI}3)ZrR#=bq8t@S9>s?)S^OJ=NJu{p=f=|@wqM%)zLYP@A4bG?aw
zfQO5zDX**2*&|zy7xXQdD85O_HGJBc!lRA%#CA@rKUo@ijiXaj#8dHyN9z{jr(EVm
z5&Eqjci!afzFerNa(Yi}tW@pYdtV#N+1)qwPtEC%nDM^q={;HQDY4T|EZWm*eIV~w
z)~&FuEY88)?!txp!yfIZvfgv;z$UX}SL`RpU2DIw?a%3|c2<w?-`&@X>u=3ESl?1p
zdZbdTEMjljBB^@zNzcB`(0t^!_Eq|Fv1@*_5B+iLj@|M~YS*P{=6ByZtM8~3`L)KZ
z=Ta~?s8kI)DjcJDl$XKl!<BW5JhFtot~C_g(6=aU70cAMllQ6~?X92Vvi|nnP2s0F
zm2x|Sm*!4=B=LQ1!NEiAy89*+ykaWlwQj%gt|K>O-I>h!^Z!kLThF?@e1Dr;iM+)8
zo0HR%8!v>X{<*eE$v1McR_i{8i2)w`vu>=oH#MiEKtp;zM@3id>4h6Mu3G<4wr*{M
z`AtvjoyFaot_eLcwy%}XY*|wm9xwgux~)joSwUBQ!FT^Gw)Par7))V5+8+`jFZca1
zzuCX7+-rQf1-UQp(fZSRCakJH?U=u~`?nqEOI1`Ic_*(4W!2q#V~5y-Wc_~W55?1Y
zgk1QSOsRPrm34RP?ArUHP2mc24R=f|t~zpU-pBKeXD^@odpp(Y`MJ96D5g_~7m7X8
zZ2f*M?BHglT#KJ(A(}$Rre*X>^(NTt|CeI6=K2SP*>7z2ERQtPIN_4=?3>NK%iQ%B
z^`>|<94@$IX1aT-r>VP7u6*Uh<pq;czx*}3bKCUhb?(qTg>^yt3wEiksLYevzi;wp
zk)uC(pVUOn4a(G6`&Y5#Q|H&#emfHuz66Vyvkam!nlF<s3*0?*eA>b2nd`P+`c%72
zC;nKu;I;R2r=1VwIGTOQcKg+LH~uq(`mo5XeOrIoS#3%EjOuF#Iyd+n+h$^sXP4FH
z`*EkZzQ!I&i_k>5B)LT~OYc5a+@SP<y{)Eoy7^nFgD1i+mtBnWoBSriq{lGOoQ18E
z^J>_GjdzWhvVL?*w5eqUZQS>3-3qtco>RL$Hwf@PODOoe_L(i0--U@v`k#*EiqGzv
zS^Dn2*z%BB^^qF<pXZ)Ft$s~ReaCshwKG<xZrkoRr=#=b+uOm<=dUtryz}ESW5k}s
zQrD&5PdUDwDaSukZc~qpz?G1^C2hwP61@v+D>A-Z-Qjg>$`5H1V?)6iZKq65d}GqR
zGJEkFVaA57jPmc7xGh?~_ny+TRjbyROgpu5mF_wJRX)zMFE5K|uCFw;I&^r24wq)_
z@h=gREF~&^mF~^qTU4(8aGUA}Gv%4R_r!DO+@JiX;8n)5MXL-7c#k?S@$`3Jxov&f
zftw$iZ=W$+=YPxanU~bMPnuumryc*#AY9YAbY4UbAKx~uo@GIIGC#ev2$H_mdSR`{
zgv)E@noLUGwO;J*H5re~i;v9tQon2E!lj~?Ax}Shb_CCv*K+GsQ`q`NDj!o<o6pfv
zRQ^;OQsjEIIGI1_;}emmN=o{rU%TYqdH-h!`<wnV$6R~*e}?b;tK}b=zwV!WUfSe!
zu<_fnPghknV)lP~A9i2#hgM|b)0g(A^V^>F)W7Fn{rgN%!Mzio|8zSp^UVFG)^p6T
z{=}mEAeBUwGf|gjEcaE}G&R)Y-R;wfB_GXX?);kdq^;Y{<k{*?I^L6)MyrOi3S54f
zrL}6=yvtk@&oTcvDL8wP|3it5I*a)Nf1TPCddBil_sfZbe2Z!pZ=3fqG^u#&XDg)_
zGj6?D>ZH8JTF0PjXZ!W`MGDn|LP}Sk8awwf-1z5Ezv+0-rFmOx8GlE;aGQHIclqq;
zk2WpbcbxI?QIVJ2>e{n9d1u5Ozm|9DJJXxescJ7`4t<tcS~A<PV|(O*%?S@g0}TT_
z9ly0L++@-E(ZbGBqhYt0qT&&!(+{V6{Co0m_CecDj;T>+{61=&nDTI5jP}&0nnuNK
z2j_WjOqJ7G63EI^FXrpwX(V|0j%ujA=z{QSD^=C~t9GpvYFg0oFiGUTj>xH36I50#
z^PIMs>Ajubw^U)hhNGDR=hikYT0i;rpU#MF=ASvPl?7kTFyA>PqmF&z*X_|Q&QCt3
z<?b$-mfm$qYL!6QqQ&heJEl+B;<Y|%;@8|6_m8MY-t-Tz+^fB{hflD+(*N4sq}Q$T
z{4!1_+Rv*l|GAA{wAjQVNwZ33n#%3&!opokS&de77QOqPqqWEL=CzVoCPyQmV4<_8
zmM)*vv*)Y+?p4|=RJ?+xPrAaE@k1)jS*-9?=}}30fhC($jePhQow?X;RWWJh<aU;A
zvu5R9dAfQ=*4G@T>F*~Ab2eLBY1KDPRZ~*+wOV{mtocaZE4|Mmu_e=`LX>oK*JV2_
zv{#>Q<fpJ|Pft=w&&8)9O}bZWcBStAvZQ0ee+Kn*SN%tVOP2%$w4c3~8y35!YJP3W
z-`r~%rJrhz3pPEw^HH4tlEb#IEsx%J`bPw-CE1H^)2#~-6;c!tTRqGA>?`wpX;HWO
zt-;IB-A(>%d{cW~VY2!pySOJDXH??7?0SX2EYz69*Sgy%%SlUZR?Ezwg#zDFPrr?@
z)H-`^gJthCrBA9}S5uET2Zo-^^m(tb*Jpx=%-j=MJ}n!wgG`<s_2%^3VVX9hAy!#z
zlG~%dPc2&?3iNL|c2sd+X0@i;a+mTM{_ivmJL|75ai1NSx4Gg&{@H0W1=nhK&D!!}
zN}=yzf796bqq$3KCjG4pdC~VdTYCD;?)xk4CgyE4KlEDV#^ot559M_|TIf{r*u&7X
zso?sPeNQ|OYPjC)wR!Bn^(}8cS3%oZPX)cw@?D$xuIl*h?ljWWVm>dY_<qV|&z!3#
zpBg;uouj+CuwLqD<)nlruQhQSYYp}k9d!Fx_ISlzcP@>YL5rH4x9rSuX}vdR(|cY|
zWu+A^E*qvL%6W4?n(k|2;}Ra?lBuL5<2<E%s<%^o!KQPEw6zyEci)>U%E)t&S4qF}
z!p#TyQ6V~~|3=MT)9Afy4$BTl9=kx>XU;+oTjz1#yl|W8&bz<$D#tmOt^a)J-`?9*
z;S1F#RMdz1Ub`^&s$bKJEAL;c?>TBO($kjwF8jlBo(B;Yr=))VnYX*;k#C$!>sHS-
z-6dazm2Nqyv^{)wcT0}m?#^4{+DGE9)~;}k%2brvG_ms5nVLCIkN>#E!M)a0Jv_a1
z^CkU*^&O|nt2|S$To(#o9LQO}OW32oyLjR4<k0PBHRMlEUmRSz;Gvq&;(WHAD(5|S
zxSQhzH%hO!*<vTP|4%Uc?SC_KAJ+)^zqJor_PX+|S^Ce$mwcaPV+1#O&*WKZcVx#g
zo0FXfY;C5faztghMC~x;l-uDYSehy#D0kKH+1*_Sv#-rra5?z!a)F?QeycW2cvinW
z!##ERrxMA367TlQ_|01RG<9Xmjemi~j@QL=`WVi!Ez)|qYQ|~3oqKbwyl*OP?7dep
z^$6SYD}NQ<n<jHg<q9c1$|~`k-L7$S)eij^r>A@f7rWIKRuP|So&W8tR^5&H9?|xh
z#<}r=!HayJx8L+Qt79&-bjRd9d;K&P-AhPYRlnL|x~v)}#}27ZCzWFpr7G8)mzuk@
zy(8)+^Q}^$)HT*R{}~vjsI^xd-n8t=f{qocQ#M`E$^K}5peFN}Neag?p_BQG)+wxw
zFI~5cDM}?aWU^lVgVT36%zE=I!-Q9TLVdV<Ag^grR#NI)uZ=q!A6~4;Qdy`T8uD|E
z@a_}uvM2AUpB~Pfre*!~Me9oWXKxavk4&x4l$*@)_uO(t`7UwS-KHnm^5$yr3LfNa
zTJ&C%FVavxW3u43O?x!M%_YTt-?^2m{9|EB#Qc+Hv4+jOMVEVuzI;~Plk!cMIZ`9q
z`emRyS7~T_R`TvrCzH=1X2O2KCTf~yhr>%lJc1QhY^#2-vA!>0TC%}TDUDZOrq@J-
zEGgT4*EUTcO-As{%2mzj61>)Tco`<-nV;e}>veH4&3JdmH94!;WQVE1-sRoL_&zf-
zh0fyCX1O!%@T1eEGeZv49N{Wo_=9QQsz19^&F8;)yZv^^9((RvbrZ^G7n}-K6yNh~
z`C{E`6Ca4NJ)Wa4w<Mya-kbH=v$GfHCTg#Ed1lK?lgU1DN-i!gbCr}IZRWXX<S3{5
zeFOWH6P>1-OWM=9J(p&dS-dr}T(Nl3G>#Q>L)D^vd<$a^)Kng|sc!bUQQC6x#vMyd
zM=_Uo{Ct5Yx|$vyYSGH<%&blL9DFvz_U4%j7BK=7YAQueEz<H>dGl^&>Wli*#XMn2
zz7MZnnd0xJ9MBtebk8C0IUCaoca^T49{DEoZupt+S1$kQ?R;$M-8%KHy@&M~Q%$oh
znRD7zMrkLm#e8Pv$gF;Gj@2(Wy7Q8^<uo}p(~5HSr}||#tFs!`Hpm4lJ?E|px>L*e
z(A<^%#mVj($CJnG9=Ev}IB~aqayso=uaKj}byRWvRNqA_7rjgjG+LS@fAQDtwnGs)
zPuZH!1}awsbG4XE=#9*}nRKPdtLM1tirBuDk34OhT>Y}jW=-4Ox~#(YsQ7~)OUs`t
z%}D(1eKYFP`BKe*x{zI}yDl>By1BnuNcocNvu~eU-<4i)`V`FhF6^(?%6ysRSC@Al
zc=x`(_TAe((wC-Q`RVjx+Do&zr<(&FZ4`XT_gVChjnT}Wip*&>9*22Crk#rKJe##A
z@1W^CrJY<^h9a(6vo#i64ivkWcYfNTo13!Qjx1|;zaF&GWaZVTp=)$PrmAKvp0ec2
zgD+O5qN}IQG?Wdxl`Y+WdP;CK?}d_y0#$xCE($S+gXQb5{SKQFGvmtculxMJ_t@?K
z^e0HpW~tSpn`imEPG9)iA?NL}kLh+$*9tC<pP5><549tN%0t?Dw`?sf4^&WEqqTXi
zw_3$7fv%)EmaDtZeH2<*Bq*r&{eu14{8k|ycketS9~(w-?@c;21r{^ZBqr^c%N3;c
zU|rr6lUs{dg)CagUB7Tejp~-#+u^^TxU$^8<2C1&-|2|ceHF18-oHX827B_mx}9mC
zY!Yy7m&!A<H+NUorahRh>!kNluwrfM#bSrHi9VSLce`z7EzNbkl<)ie#AP9mg@HFN
zY4b+4w1iClp80h9QO?p}qvVUZEBDx|zwg@eW&6zHHHVV#>|^>DaV+y{eN)FfCbz5-
zlS|f>9ywQj>K~j^u4ta}S7P%TJ5w>=_@3z=+h_a!xR7k8k(ef&Sde&3_4v}~8`IxU
zsoKJ3vDs8cZI;GcT_LF!&%m#_G3&bc`MT`)ecZz8C{@fc)uKCl*0JjA-7blF=k7!n
z`E;#W;=Fm&%~#9vJ{!&Ilz%h-$m#l{MsJU#Pd^;??tSLN<&QSLNR=$=?^J$qytK*L
z=*<0XnlHI4cl70amic+8!)3E=XZW_e4u3w?EG%Csv@%h;`fU)?jKm`Mi+!)Ff@RJ)
ze>`fdm~VLdz<Mb|dtsSJG1`I~g)HTE$puV}{FSA&`K(a%x~w3tiNRqVZ#T&Oc$g=!
zy?(h<xkvD7&rl`hX>*@h#`<{vQ+V@9pKH>T3D2}Phwi$vEZ;bFR)k!}^B+9ga?3rO
zHA<ceWF4F=*?5RU>8?4;ETvhV0v&xb+SewjtkgQKeY&r0^`aD)852X4B33@zP?SIW
z*>=ylUsdLd2#RvJxU4*+>KE4TExGONnaF}B#aWT{3wP?)zw4NC;<5iNqgAtQ_IiGr
zq#5F;6mu~x-SSm&MNE)HBfrIN-&fZ2-aI^|t)#QrT(HjPis&{A(Mw9QS5~;q&$2G(
zd$>uwQ!X^{N=Hmf!KdvrkKU`DGohB7_d}1%PSu;q(>v}ZY|Q5S6sww~C*!ZTATZ;}
zabEF{9JvaMI_p>R7i{F1s_OBIW7@6C%nf<(9u&Noa_ZBYZxdF`N{aBFqjc=`*?w0=
zqeJ|DUN6pc6n*w=ST6bNoRF6G)y=9#S}ZQgm-d?S_Bkt_3P~ywW19NlTuY2h!QR+w
zUu;}Huj@UK`Ap9I(ySB(7mn$BZ@&B5bx-vEDfx~3Yxmqf_Tjnz?RxL4ca!B?_%aP2
z8yKs6W;?dVsZhpG?4Hyb>oumXM(zP~xMolG$r4&>m(SZAzFgl)LE%N7XU3~lYi@1X
zxarlih%+T|KYs1<l{I;KZFTyrD`lqXzs+?%uBvJEzS;l9#7fq}WtOw#ea5s^PFHs~
zi5wAm^(2&|<1^oT(d8dziiHQ&i#2M!3=~Ro2^9?$_&g(5Vh`s^iS83iel8XaXmOjk
zoPTz3_~}B|^SeV|<j-&lu<Qt%`Y`oB!>OAu)?EwGzi69kK69q@g}KGT=U2^pt=s!C
z{Cvo=o6MCxAAWT5XYDSUdUKic_E%T_gw(F8eQl~+R#eFtr77_9=$`X_-xpeOALy*t
zQ~i>B@sv(-q4n8$Mo)KnPn@0b<WdjsmjfR^+E)ZTd*|=EE8|;|wwjaj?RU4sE-v4j
z7<=oq!Oqr~b#`-|=9)ZGJQA9-(dx^y9a}cMdSUQYQ&np<$F!)jRksqJ9v9j3i7}hc
zcG06>tCl~j(Qz*?*)J?D!S*KQ(_iV=BKH#hGwiBg^TmE?|6>2r{p?-OY688U_)AJ^
zDW6$1X^YvS{|xTiRLg|&&xkKkJCPq%x@@lf)xOu_GTNKFdv4C(Ro0p;5<15<L-6pG
zl%IPn&0Y!Yc+KSGG@)avm9pP`(a;F{N})Y^(N)f!yh=+WH>NJ_El)LbRSOsW@iQcI
z!lPw#uI7A>sINO-r)jxv(#Au@lT&|8*>|-?F0;ch?XHK!3a44xlazy|hPZkq?>fR^
zd&BGfg(adPAxeruXSe8>cE=sL^;|qw<V#6ci)C5vgN*Ipl8PJ7urmH!wpI1a5|&lZ
zKCLk;{H{FJv}CU0-ISB}{@ilzcE9-h%zp;e!iF<<>M9#ge|FhkueRotqFC15kLE2q
zeB;)6bF6eMZ4%V-*uC`C%~iUklOC_J3=L9cY4O<1ciwdFgX`Ok>|H0g7WhpHaM>_5
zqI=F!ae<m=Np?Z0Hx)jd64hU~=gjWY^QRm+n0nCUqDVQ%f<^Vq?w)<R;okeF=A1J_
zf7}gOraWzK)=rfp)+gsIGMX<|FK#GwX=2)w%bU+7c9|YyH{EcRch;nT;`(m)k1Raj
z<9$`J@^!?rsTWUsC9TYx@SlOV_0@fmEBzd|W?57o{eA2+-($&Ht@)yJPfMiD5D>dA
z&@o;AV_tXZhNu^*2X$DsUwyazWW33dWx_1(XLX<L*%UsX^SjK3+d|JfuX#_uRIk3N
z-uJcGgn~#GF<H?LSKm+(y_CvTvP%=!JXCW|2;8n7!qE|SC^UHM*`${FHZIDSe!u>F
zDoLeHak*a9w$2qRwoCS$y!Y70;4<GC7niNV?RG-4i?@FdFQ0yMBTrsaoZ^SBlJ?Rz
z=GtJ^X%#9}TKPuRJI+0eaC;oh`@~pll~v+;_WHd0A6BP?TkGGR8fxXd>!y0`WclZg
za-I3c=OjMX9lQBkXz59*+(Vsq&o*{^Hse~$?|CU}*{suCDb7Ksc%4)qZuZG~l_>Bd
zYCWgUQqN8?ty1?{=RauQ?mm)q!b-2HWW|C$sdmHQExsks)jQtAYtJ}zpKIwKsa#o)
zgcEyXPhE7X&q?tT%=O=_yQP0mTvV>;ly^@#X9?)H?CTfgHMu%<$>iMUbJohJbIY!l
za@ia_`)t-L;p1!^O#SC-HtTR|?zrRpEKx~t^{$!b@>?^7rkkxlY1=<%{=GDn{H0em
ztb68sHuzn)<xz`U54y`%?n!U>Y`C&Ec6Ph(C3(Gvt4<tyo@81-HGBC*wSw=dEe{3C
zf|uyrpQEQ{v06X%Id|b<y%pxuC(gO+I;m4pqFwD_;j2|jvyxPzGgpTf^tVqhxP8;j
zwZ-P>d>JL?B`PaVx10Lz%bNShZ^Ci$<4jA!g>;<5qRM9!wH7WpSF&%@+}taxCD%sn
z&w2W*CfeQA<)5~o*UP1<O!W&z+0Xr6D^R{?=A7aQ(`WDUd1F&%oS|D1cDTme_^;B0
z8Ljc$uT`|?PB#q+UShpw^IfaN8~%%;&%}NBd+wR)vtm8rb$aI~-Qk@R7u~Th@2Z4$
zI8#&SqO<0l6S=xILPHkvU6S1<cs6Kv3tyJwK_(?%ui~^LF4j734QKK<M#h%ce|0J8
zyn6PKQnb(W<1a7v`14ILSRophv|#m9{UgVx-;%u-?fuTf-Rt+4+GV2gx7ua}{4TA2
z9#THr<O=tzU%E+0S656fQd+X^Kf|<}Vrn;TNgjyY`72yVMylEOIk(@$XSc8IkI0Q#
zzhh-pq2R~4(>7h_n(@*6b=j8MWv4x6CAp~8b944<Oz++ux|Vrn<N`6in;xs2lMCA=
zm{+e3$=k8*N?3$%*Wt|Ws(y{GvquF&@~>Ex-Q4(@dsXYnoP{svuDWz9_4v{mv5F6V
zHXXe*yW>E|k9ObwSG}vJ9-m%c_qp09YhRJ9@bpV{Z#O$8g!}z|zk1oK+~f#3)!vCp
zE$M47lr+_c=iNOMb|*?pGE#V7_mo@upQ<^I<s3~gt>2rlr8nki@awSG-=ubcjOhJt
z?aM#k{r55X;w29AvNsz2o7J=Y#YR@GE6P7E&A)zgqm!rnv(pnRHon@RRJLT<kJfpX
zew#zL>P2g7dwW03SjXlr!<G1o^`4N@Cie9#J}a;62o<|jAE(aIQ1JB7xAahF1IHsT
z?f>?Dy87+)e}-lKbFSK5h&mbfsLE3D()v06Z%%HWrpZ&!U0H43+o|mH(lGep)^1;i
z04=e#OH|l1=A}J&xpBK|O3WgM1#e7FWGZT>&)g^Truc)>e}?{uo~4iMcPJ|Vd3^rr
z2EN~RI#169gNE(fnd`q_{P(eCPfF3BLb3GMNi(&U92dB%_*XsRj`Qo_j}gb&{XeR#
z1WoK3X>HULi1B_dl3~d?Y5SYix${04*R58XIa{aMTz8tsL_?33%fY#ioVS-w+#9?|
zNi61hKG&mL`p1qgVA<MwI%DyL*)tBz6u;K%x%ug*w_1AxH?TcDy?=jX{Yn2V$GbmE
z=Qzpd?#v4Qo;&x|)WfGjV#6*z+uG`{rndfC(huoPO$--RT|a3}YKmHWggel_ZGOqx
zb&FSP=crr~e7Ir8^9Sy0jK$RZS{<)GSQ=WFe*gM^2GiAlzgC3nFL|@IZO5ng{)eCZ
zXQ(*%F5$ki@bSuXT3x$3t!68EH_cP5SN9SPGd*ze!XW|PDaThGSg~tX#_p3h*DNfZ
z#j`M^O0nK|Zlu7?_XV5(NviM}Mulg%d#pCt$T$DD!_8?4S_$Xve0D84Uv%QCfmLMw
zIrVE|)<3RowthNCtBjjh^H-+P*DW`v-_>S&7qa{Hi=TFvCGv0D=!yOGzq_qAM*PmY
zzuPv{-<-8?V!`%DtFqK9+iqtovYl}4krOLf+kE53`P^)W=yugmzV5Tz81F4rHgT%F
zyD*!zjPt7MF_$v$Hz!-vpRd^Z+->fW)QbM{s~gYStc{!eL(*)0dTD8Ns+rl_v?-}i
zN<RxLEQ)>kOu+tS$1OwC#Oe3`%$ggN88ZL9FP~hb{g!&MeHGh}Pb-|g)NzYPsF~4e
z5tHMY=31U!wRso3Z*2*B70jQt@^j~s={p>jyjZ5QXnttR*Dxa^|7AzHT-%d$kACaw
z{L&hJ_w=q?9R=I2e3%?3xv604O|jF9(-Oj!Jbc=cLW{YNxW5&QV$@jdb5&I7mj5cB
z&>0<Gv8}<MQ?H4M*M}^6wBYyM*COo7&a68%&(@ur_%8ZV?&A;JCVZG({NkSMkMj~G
ztj^^h7cU82&^5!l=-Inp*VY+-c&RUW#Ag02VM*1h;N3eKfBJ70Q`qr)$>!q~HJlqF
zw#2!&eP^)kdz2P3v0|l9_f750ozs`hy<WT4QD*P5p8K;Gz3=O@QczM<tv9Vyy1DD0
zbhS%<L7-TQQ^_o)7o{wFqgHKgaZ{LBedy|qJ8?pC!mqhiQ;sQ%23*LvaPG^`mtWUz
zbbm7WjPInp>=h{rrct*v53F2$qDEeDTFFsIyM5>0UEuIq=<Bp(|N5${_kK=eRqBh_
z>b>S#*prDS5A<hb>MHcFy6GyQC?vSPesR8L?$!n66@nfSD)XP`i7)qkyx02gZjHx{
z;mkSGT3dH*O56S8utl!)92*zr!#f?N&0XahVnp>kOCyULUdBxpyry<#pY4SS*^L$D
zvPI7}ry5$NO}pj2B|9+qPs6RPF_VuPs&Dz$;(hJ+naq7Ex}j&U9M9Obc6!pPLsJv(
z9GhRSyJo$V*P65OC)k#K@c(MBekrSB?dBe~)#(ejL_6*C-`vajSa^lrtc4f$1%0;J
zTDxC~RiIe$<J@T$cUhOr?Vt83`0wMu$m30Jk0KWx2|pvT;)7ppcZ|!mrJVN1x@Xj`
z_J7L$yd-tHqtWuc%daN9dCnK>x%I~-sojreR-O&L%imqUQHgaS-+}fo9Rjza^iODZ
zcrMbmu<0w%wz-zq$2}!t>a&~K?aL4QZn3rDw4Q3MyYcMRpo&e0#4h=1GClsrp14Sf
z>&u^~ZQp9&zw<u7JG8+(YC+GfU#^?tGjx;I_joL2clg+RRqY&m_mQxm&k-_`7p%J;
z-BR9CcXo}#igy-SS@n+>D}8^P@=mO>%3QZNb;X~fZnx8yc@$i^xvW!s-|=?FzDs#W
zo}RIcKIs0aHbM1^<`T~{?#Ifa4#vzXY5sok+YHBJUl*SJsFsq^bSl8u#p&DEx*zi+
zw6gTYE^eI1=fdYH-YvJ9DJks35pizQkl-~JmfT^?=l-R?`PhU=)&)r?>mP^5Jd&&3
zC@C=2CAwqH)FdIUNawXtg}Ks?-6l_$2ydIH8mPsl^dmGN=$4koT_M5MKQ`Td`svob
zJFjM$f4^<HHz}L5u2jVIOiRI)*ub3UqElQiNGEG|c&DnK&gNZm;Of0O60;9l?OU{N
z{>gk#$Ax<@ZhU^A(rZ~vVD653@uqk6@{wOxKmDp<y0cdO-K`^cCd?PBRlMc@y+`!X
z5~~+FKc$=RtrXncv&-pI@a(K3)@uq|R|ZcISBcucm#z12;8S7OFy&Pn?3Z8L-0O6Y
zw^!r9wueH;ck)R+n|<)gQ*MX9K@}ahtc`V)8LJh4Znau+$<otS<<t{9OS=sl?;l%x
zs8Ox{;cTVojjscfR5Ii)Y`N7jHRS5{^1ZKa*caWGtbVrqR?^wu69XO}+_F4%^VRwV
z8OyJ3?O3_`#CF#G#TS46F*`CPck$ewcfuF0`5Andkh92Hw0$vOn(t-*?}si|hOd3N
z{A>d6tDs;OoyypS+1w>hoHbo{?%%D(r^J#J{zfaO)MrEe)-sn!rREFDxl^M~NhMBa
zTyHd^NPf=p6Xw5OnRWZN{<%~ADXY|TsZqvNQ;VM||1Ly5cvNt8_L`Tz<+F|`7(7#}
zntMs2%DQ&Z@38*6GlhzpB+7OjIk$abq`!YzrTu0xiEDC~WAuM%uR5}-bs=+}RP-G$
zjh7F(k82A`Fmz1URjOC^_&Yo6kg~_Ni^n2nT|cw;>l0_ab0N$Ax~4PoF1_1fF26g2
zWnIYGjd?}(X+HkFQ-jv1&)R;=;M$5iZlN<{lOk5=iu)^924;12S=lVk2?>Z+6cW3X
zC$jdQ#lzD*ioAxbQ|jeJIGt{(z9?H{wr=yK#&^@6MO)c#Q8V_=m>9db{>9tOeP^Ow
zJ|CWQ#_Htf9o{_-la&Me=S&nobnQpPV((fZzg3;C?1fpq%1`y8`BE!QUloKVItI$h
zTJDU?_FVS!;~`f^<|>aVmqMpcvRRZRcwbUygP_{V2WQ@7c6MfI9Gt7PyrRA&Dr4@M
zGg9j{zf8HCVKx1uF2|#?=tc8ByFIJ-)4pjoqu1Xvb(yV@cc$v~g#w?J?9BT0Xw#K<
z(=yzZKlIO8_F|Li`dwZXGI?I&7Qy$j|1+pqylsqlt9e{mLbvs(j%o9e6<yB330*9k
zW+{aRbq2-U(|Z}kZ0cR;A>*kYe)P+c1rN2lbz_z(o%|f4meRW7C!e#EQpki$%3brk
z>-l*r_B}m)se9w!Zhpqe%UPq_R&Tvhpb{G5IiX{sxY?uk5e?z)aw;u9KKwdk>GwNz
zuBD2es{icnYhs1b-Da-S+Sf95J+QgJduQpg)uBsoWG-3obMotu>D9TDeoyh;+Sz>L
ziq$Pw^T>kxGSgib_?;?hce6e-EBq1j;lMu^*_sd5e-ONE(S4)4?8Ec>%`d8AV_n6T
zcn5?j$sRpp=JvPz^W)tsSFJwlq#WKBIA`JX{_^+hJC)wFYDGCI-#fbA=KbTikPY%&
ziI=zKJT3cJ!QAml=V8tr@6My%>xHxhCM;Sop+9Zb+-3Lqt1g`M<2G<#q|&13B+8Pd
z_jB>#fQ?Mng3a|iEIW@(7LwZ9;@P_5y1+a3#f)xRx7k&%-qA>|+A!rqqsX29H7<7o
zKj#Ll@o;;epY889*YRm#)ABVJS(UF>y2eBr{Sv&Jw$!4zz^&}6a<tx>;9YaSJWLL}
z{B`B;ZBa(N@A?mXi<>c%Y2xhd!Czeda%|*3ykFYLyN~N^V9mUTm+FlktqIMVQYrHE
z$ir7UDq2D;QS}k_(SC1tZ|hwkyhSXldEKPIt({IfTSa|!rpc=w-!g5R$b{w7R=Lex
zRqZQ#Ml5GXA)k@UlQ{_orle*3ku7Ss@3EN}x#z90mPe_GuJ6)-Pd6X2tDpCFx?E9E
zd2v}p`+k8fPPTTjkJrSyTXad)yH3{f*rF8w)r8gNMnQMbvg6Y@yjY@3PV>z8duz?R
zC6lWpcia@eENrseK30>TT}<#lL%Y~J$w?2s1-h+ZWA#2WE$~vg!kY~j1$>28XXg6f
zdb%mR)9-Uoxv}YqwmGrC-y1!TJoPG0uECMzjc(j$|J3z=9z7NdF>uyD^StJ=cW(XT
zNsB&Cd#jieHvMwP*Y=jKQ)-?|mR(#b5VGp_J-M%{d{YxXi$v-8eOSs7DyY@9s^Ih1
z8IAJQO}h@adUPc%N{P%AI_jDA^mH(%$MegLpT9Jk8k9-3o?>;IH6zZdb9&2`Bm1P*
zcx#G%KQ6E?ZuWZ<mH2g+Zr5oje^EN0Tikvit6s}QmuX6rtbJHTzz<D*L$z}!P6h6B
zDV?IfO!irTzj<oLBTswh?@@nGvME1ts_ya8{gfuKWqOv*)fpGtPrX~%)wf`UZ>M8X
zSBkU8Dreu2tIwpJ)K0|Q=D%2N8K$*zMa#CVQ!&@3oX+z0Vw&dI;;tLgYaQ}!R>RRZ
zt`D;Lj!M=~lI}EorM%+UJykie+_YZ49ohox{ljF1-fI2YyHDD0;fB=@0}m>fe@IdG
zZ#=zvwy;y&oOcW6^GtUsnJOA5Y(BenM(~k52F<OnPMphP@+wwSHs_7o{_1A<M)R9-
z@f&k({9a~!sL$PVZ(rpHo*s<}v6e9_g_<~*y^LHjS!qSx=KA2xf?v0N4&8Q3PI3Dg
zO+gJ6<+Tr7w_97rTIwfsC5J|2T~7Pl*`0IKxoFO7o(SdH?wSiZUVl0CGW1c_*IuL5
z{wvGo?74d{UbpSjiZj`E(>Gkr)I2&}f6ise9ZOyA99cZ&#jC@!&DG}k7^w3<sQP%Q
zyXI{H+ro(wUw^J}**h;<u-^07_u~ft8NR%+keGT}Fzr9XE9tGD%vma$8oG>6SFL}l
zx@={meMP5#+bzw#U%q-Tn)g~$aOd>i#Fx6a)D(;y+kfg#zj=Irl8KwtUv}>8Up}3E
zbWTpgi(};?E#ax0j#8dp?)g<0JQsQ{bZ<Fk9vU*$l%wBTTVQF((~`UXH>@)2SBt8K
z>01kjL|kv5BQy0#WowPcyaya-S|v+AH;R3p;=mD~Ew<Nl!B(ZHsUb?%<+)q7$!&dA
zX!2vlM0JnLEk$3lGA4h~dM#2DGOr{l#WhUn?Aj?S(=w|y_9zt^p2|(hNoZL0G-0LK
z+mB*PPybjtP3gm1#ckI+yS^y?lQsHMy{P`y#VLAQKb`yF96s&MMAJsCg1M)@v|2iD
zG?NsaDI3q+vAx4UJkX_T#hR|BMX5Izsl+bmEUvniP&a>BMDwh^WzHQQUK5Y{dv7|w
z;rIS&iSIk@R8)gf10Ed?TNgIvc{SIkm3AJRK0cc+#1@fu_18(q`BknaoUT)RO4*CD
zLbqD&tk0DDI@xpmWf$Ahy=~qeA-&GNv0>qsPER8idGh4?%BqA+4SANhW>fZ|>VOsJ
zg%VGx+1o#;uUr|?V(j|r;z#+_!IkazF1*_=(EYK><$HA3P05EoTaR>Ee$NhX|In+~
zYj-_-`@B2rEs8Dvdfh(ze&^p?;s^f3&6K^iw<vfz&$h(+5WTF#=`mT^W*a&(e^q{T
zpLv8+<YhpxtXq@j^6gQx+K=weZJ(Tyl-lhQ5c`)`s`IIoN7m7>&4Q^OB3s#7*1dbM
zZKkQQs8iIIS6gL;AAUSs>8hPS_evFa!DV}gm*2PKT1o!;;8L&tH){47bM9Tc{m%;h
zdQu+!tj5@gS0wv-M14BrrHA3yOlK!NQ!)(>zcO8S>(oc*n?fe{UtPK9wD4~4eTpmM
zJN8Yqy*Bw_JTK3DFN=2F^Fq^7WRJxkTFi5AbC$7;sY7JSHBpvKU#aebPyME|77L%b
z_vgXtUGEOfN>Nb>S=mzaD7`}V{>ckJX7TI2S6SG|$?=k<ZM{k4XN#L0^#{)+AAMfY
zYM*A>v*4e`$-TOdxVA6#HThE3)vXr2<<Fg^IjWJ55}FPjJ$v=E&y1_x;whecX6t>5
z?>iP!TTy#q#ZrrcSG~Fc?CfhyIxIqG^E`7pS@KdT&%h-_%WIa`yghb`TPEL)vQh7o
ze=YXf{n(3yr_&T)^?fccJ?O-@I5fImdFHqDicc%%EWIWEpW#IChuf_BSt=Ht$FKco
z(4C@Q!dLQv`}th|pHsHZw|$zf7{NY$kL@9w*XKWc*E~?G`Z-HcqT8xXcu{0x!E>Kz
z9owfuw_IWt-_v$oxUut@p?Gy|vs$R8ualChuZ6q0$*hF0`lkwZ6fd6Qvt^c{R@REr
zRrNYcx5S365SdiLc2~em-;j$r>iCbH=Cc;hN}8*DX4zJy(9kn+(w<wcUv_T}zPRj!
zPRre8QSM6?7iYHJ;ZRfSyVjmmBFdb$s%cf8+K)v{uHjl$uQ@fWcTQeWc3Y@opW}}p
zeYe?(DN=7WzwbJ7)XZy%%mO)fm!~ny+-DqB`7!x>J+p{fVd|WJ28%Mg7A@3>>YO%j
z-lb&|mmOZ&_$bxSLSN8PF(z}_!kecqM<g%dx?yO&vw~@Lbhfck;q9`;9mnJxe69#Y
zKFJLJD=D@(Q1+g-(7IRy;kuC0lG<gg_aC)6@;YZs`FlIvr*y{QN8DR7-t-y-wAjr{
z+}conWWw#dv~~6CohI?OO-L0=JM43~HpR3!(y7U0+qMhqxR3me5j&cZW9TI-^!Vxt
zkFtrTT6K!=bGH`lJ;jz<sC3#tbIsFJqCu-a@MZ1Rop)}w)t*T#w>7L9H+XPQyT&Ud
zCAIm6dRm#wB5hH%jlE1|_d?7LDqcNvT4AGey0OzDpV@zPlYFnU)c-lOVCt+zCtfP9
zYFF8{<~6f&dACCS9FM9q<uwb#*56L~=XR}lO;(bV)#~v744dx<ne>-`b)R+MbhH1@
zW1r&mx9H}s*ZGmSl6QCPwBya~E|*J-Yo*>R{@U_A>Ry5xZ`TQdD<|d(FFQ3$E%ov#
zr<lVzFU9W7Wid5dTQh4?))aZsdcMBay{g=zA$p&x^fcwG)>mD1-o>@C%Tior*P)}U
zcPKnMFVd%DyKM321%A=b4hu1gt6m7c61CJa>rbZBMlWx_m6@kcF29;}*s9)p{+~^A
z)7FG4Yn7beeRs=}_ODxfBDGHGxTsf7eZG1_$C}O`4zVZa%sH{+Lez14nd$!d5BIm$
zdueR<ZdKQaTDH7uz0*FeHQYO=99SNHFSB;R)-CfqyyD6>-Cg)<o13~w$C8D!@<n%C
zyR%kn!qw2V5lbefiHQhhPD{*}t$bM09~bcc*`2U6lX<6ocCpr7I$v!^X(6+yxT@F2
zR9301+n&O&!)E`H(NnTB{+<)MdzQ<*ntPX-E2q_WyE+>dpPqHaF?G4eMm^2dr(z4U
z+V8D8o>^<s#q&max|?laqVpw%#g~>OukmFJygc>T*WRH0hj*P<QH~SLb(+Cl6nW`f
z*MoH%jGkV7y1B;F{>b@RK0D7EvL2qJyVWNB5ntp(o;J?St|8Yt?SumQi&B@(<W)Ys
z!)0ygyHr~h&-y3ZT%yA3PB9#w%QojoTwd7OR1sV6Y3pX~zP8EaLDns$`xXKL-iu#u
zlQLMiS4MZi9S-5Y>yG#vpU5x&VJ^0={DS={zb0$do7tvCVgDIaY@;8uuey1(w=jG0
zjg_YE)5`pM{~Y*uJt|<8>Q)(zP{GPot8Z;>Z`s{c@T5J(ebvF`^{t%gNBPz!Wo+`&
z(d6>HXC4!ssVHqRNx^qXi`T80-+AJWH4CKfOzjChVH%a1<ZvcNY})b&ze$&$u0EUb
z<iL|x22-zI?2R%y>hWf>$J6gquXOHab@iK2b?BD%@mz~d72a*{84ujKl5~+F#C>+a
zM3>1+cJ6e|*FT)F^~40>-!ER*2hGpy{C;Gv)3d0pnm2RyM;?4#BGId2b8X`<gM<xz
zY~PkYxB45Md7<xgg-T?^j|W?g?&?0wOGtBF74@TL)7fit<0CY;c8c2bHk2=UXLsYF
zlGV{$zTMaBHYjT!?V7VVeAQx(*ZM2&n$^bc_?q}alyyg^_}WJsYen1zO{)Wo0$l4S
z>=qRH>bR*^#bn|=>$SVxbSI_eMa_KAFwN*pNNYi^{k#uz^*<kZD>X~=+n(=FPOrMm
zX;DAtTwS2uhOKLlrMg@=uaa?FMN`W_B4V9WXtsFxv*o+D`(%E)dT(>+Rdt_vQ=?t4
zW%fRtplP<w<jvn18#*g5#fr19_K29dNUY;ozEizM#|7VAw%OS#LHQf6UC%36)^Q}e
z{a^HL*CfA~N$RGV!p&Ef3U;W?N>Ygvl*)W6xIFK+<C5nklV>Mg;Z+W@PY)K7KQXQO
zu*XNSUjHq>_pRn!vaoBrdeTy*vm)k8MIze%{uSph+nwaZ`{07^@;!3O>!03}mbh%_
zY-)AdVoKtndX~;SAwQuzZSze-Zf%KEO4|Bthsv^T{ckxt1&(rRa(+2%&^13z$N%FK
zv6DU(WlvA2xp=y_XXeSCd8zd2YQCOJPvaN&OuNgx@4uR?Zl9R5^3wa<x#4Rg@82pe
zjylL4&J}&D;P|U;<|np=OmsOO@Q!zT=;_=novBVN5i_Ga^j6iYZ0Hj_6Th-QkK_Ht
zcJGP}dptMlHStQW^Y|VjD<0MSuH)AJ`$DCzieIKFtzM&>yv{I=!^G*3RNEoBl?KLL
zhAUF)%Da6gNY*48+}PrJ`9_YcX||YdNJOXF<EK6z?l(8?6Pvl@!7MMa2`w%j+q&lX
zFm=w*7Ys}}?8YT1(05{DeTdF+-Y#a*&ftu@feH#s4~24cmbafxXVp+#w#;pQwVqT~
zet>JVrhL2B0~R5PNmhH!OZu<z&R*ma;}})uIY(i!Pb8o0!q<k+Kef)?y<clb-5Eyf
z+nV;B>o;Vth}f}g-uH@COKR_ZaC;ccpTn=ZcJW*8XzjB`n`9<@>Rxr@(ari#ztk?W
zu4KC7{C#a+*W5J06*H~|a;uf7pQ!h>eVrWIyV2}Q{p38gSrxlBFwKu=eyXqIu<z}v
z^CjxX=49Rs-gGp2`;p1#XWz>5Hr1bh#F*V?PmiSVqS=q;Cg*E%FJ+s%Z~ft<HS09h
z8A}9CFP2-eHGIa&P_^a1{mo|jZ8Tw-5?C*=qIuCTEAy&t6VlRbRD347nq2k!^~*};
zZtaBqHL-r#mOJ?$H$L0A`FNVaq@N0h)KqrHtlsfSuhCF;OOLLj(x<-#zprt}Oe#Ga
z$X(|CeSYcMn12g?3q4JpKffeeg?oui@Z~eMx1+pfq|cB(lvLh%Px(u5epYVls$1Eg
zvcwpV)boTg|7W=JAob7V*I|7xcoZIgnZG-!_U<2jyZp>Xnd5fsKVDkydu=t{YL=3A
zS95q~@Y1gJy8Q))%Xr=<yz2Ps+OjOleJTGGU(Uae-Zj76)BbPa=5?Es*WB?<xxH)^
zb4AC5&%KlF3o<w&os@$Xx!m?VRx&l3b;H|)6<d|hvs}4dzh&2sx4+}wu9|!HVVCV^
z_cgxS`yE$FJ@va-7HuJN$6Pa8>gs`l$#tv`JnqfBfAQHi72kK;xijLKv|AKzG$@Cy
zz35S!e0RBTR^8XttzYYcN}f%Q+&xM0o8qhU61HJyd%|3`m%n&mwtGRX#;aNFi}N-{
z9e4IRr!wCpLdDhl;OEZz#aguy60zx8YjTd8sns8H)jU?|nceX#Z`Q*5;b(uZw2L>L
zq2_-g-wrg-BfzcMy}Q!!wOQ}S$B{D=-brr@I34|5`jOY7+sm&W@y=i4c|)`)siyYL
zPUTxkXWviAkY$frYOOo%6z9DVx!aLiYZEqXUlg$=<HPM^Kis8d=SW7ctQS5w=cv<d
z)u?XIwT_Cb3k6NPc<s{;XkSwBOKuU}we*&6cac-6cVOWy|L<7_E7m4$eE;n3>xez`
z+}16gI%(gY%YF}-pKZHz>h|R$zKW+8M{PE2-#Xo+=4bQg`svCUORl!X)PBk;jmlJ=
z+G=9K-{-$ZH?gqQv1Ic@6RAC`HnmQu|Fzdu@b}V`@bKKACb{xk!d~gO*37<_t1td7
z>Cizn7T0~Vg=VSuL_g;;Q~OnZ^>uXAeCDdTNu{RO=ln=KTqHm3*=h47r=$&ayh6{e
z6cA<4Ulm#%ChxI2Q*FmS{VD#dj;xrKGDlC!<j>5iqrsd>rkX|5bc-UF?ho7dz<u$e
zdjj>_n`dr0+;TfOymgz^wPi<T+}f6$U(o(-?%vfgf8zhGbUuCZ??OYtD;0TPf6rQe
zvpZ8>$fo=F=4p>2g5u`PJS5hztAlHAp^{>xX{TLO^&wBb`{o9hccd$w=k$EFeu>8v
zQO(mQS7*<;y`Jy=xpL3jZabEFTzwwu_nLEEg>te)Nq2osz%-BVL5t3bF@7)cI&$Rw
z&clY*ny=m)Z1isK3O>Z2`Rn$YnRPso9Vr(*Vt=gG{+hJp<c_@sRxNgM>z{2uS}Tys
zwNGPdT;At2aY^~DOm4@wd`az&Hh1mV)0R?IeCo_v^Fzxj&&hqfb755ym-CS+VlTS1
z)XzAXhOUUc_*9yAd41+Z&4qt&mIx_|l<hop)RWD{(n(_Xu2-ExM^|t5%r`hL`QY(P
z!_L`af+uY+an76V&X;EHxx&HPWy{f-!2$0SSM1Fen)`kd?;@#*0p7Fhk0eHYR}{ZA
ztvBVZTu|%u3!97IanD>N$|JFVa{jJ$6RymRt@CRC!~W~%n$>qFal~_F)t9*c=w0eP
zr7tW*V@CfJ{Ri70+wtC<(|&A*b;r?EL)YD3d{d>5%V;>wTX4lm<x1A=@T!yZ))%pD
zUfHm0sf+3=>m#RR^3rTx{g}06RY@n`)~I_v5i1|nPh8`4UXA^<MRnU`9yLk9#xu-<
zri<McELkwQR9JDP$rVMdDMC*-ynDC2UOiGzY4f3%lbRM>Zhs$iEOTF6Tw<B8iin`1
zZq{xc#_1=ooqe#<$)dNtb^nY-@7w<~Ox(Es?*awYnK$z~-kS)ldu9Cj<*(aoTHl|1
zcFsH0VP9q9t3&R-&IWdZKW5x6xPN7{pURXM{U4>{cit&~9{hEC#EpmChrf##>GICK
zoy-ze&-V1piLag8{g}R{9yJN{O?=Dg60FrR?Wy3q&k@#@lQ++K@}qHQC&x0?8D)DO
z-ORkRSbwiWKzNV9L`}aq-{`Xp$Nve<c-T>~+4%gWHHY<9oHI1oQ+L(;VmgPwvQ0-e
zbaHHso*vLXV`uG66R~d#H~c8lTcxtRT2Mwwb^1%z){nRA=hSu_onGr%_`b!pqoY_f
z-pn`lXoXqY0_J7XLX(?ot(U2L^Z)9Yy2SIo%HB_%D=*4FGG^MYDfd%V_)F^_!xZ*|
z&rKivoVYVAVkc9@j9mfAT5_{Wd0qX(<;`v<e5~H|>D()hu9;<ZpVM9zPnPoc)Nq??
znsoHkvyIG0ot1CgpH)AH;qXsp)`x5E?VWm0^nLWM3f<pwt2AD5irq_GHs5r?_Ec-9
z)QHWe5C3)2dea+qHEUy2!SqFj<>`qfOSVM2`ki~7K6xMKAE(LMFAi>dB~<U^(sPkl
z@Y(y2$6s^uzh_K3t+n*U>Cy$?P6})Mneb)yp*bQJz3LUqe+av*lG^{+MX!GT*VXCo
zE~@@{S!HS-EuZmOG>)TIVdM6L&Pp>Up5i&*A-JY)Qee}4DKD`e#a)GE>q4Sk<_I0V
zq2Xj7HKW&ccX`{v>Kk(vE+_6TWKz0#HB3n6%G=_oT6ISygNBfKZL?N>%}NZG`eB;>
z_MPf+`2z)8*Tin_*xZ~im~MFZvhSso`i%lBz1|52WUZdkcGM&HlNZMhwV5lNoRmMM
zZayg{w_3?(rC!J~71La9r}NG6f(NDkGbG<yS{r+F8UKHVzReTv>rDUr^u?9C`CV?a
z*q^X3(V2Oj?VOTUY;n0|b%-h7<jBl<{9biQOCO5bt(dO6bx%CY?4zfq{tY#cR!KQI
z#s5J4<>zKIKANBQvv~YW{KSSeQj^)Nwy=I)+_6ai_5#mNr5RmwH+5dIotZ0pXB+F?
zJ!jdb-<#+A*Q;d8<(BS<ZBdR@MQgIsO3Ngws(d9yBU*}sw;Yt7CnI@3D>nLr*t1Xj
zKLtxB#ectMQoYRcOHEFd>aK&)dWXul>{EZOzULly+rIjW_kNoXv`25RFH`)_@S{8V
z-9oj0mtReLo&GM`=HJP$o$n3j9@5wQae4ZLITMdrN_r@5boV*glx^!8>*y1<Vz(&Q
z{55jfZ23k>Ek6Ez$DS;k;NrFB?m{v1*qY5^(__LpnyQQf+U6{sQmNv@oOI67c+PzR
zWzD72XHG5nGU-s$+4`vLt|l)*&MftSsd3uU53hG>a8F9kzH!y#Yec}BZj-L(hh9W>
zE?)J7+gdz+<!@;<-<5*7*>}J1++K7uewWYe-x2>A)|+mY<jY$AsP)x*<7tvl(k%k^
zgiVvPKYi!KO%*jatsP}sELu%m!hAY9c4i7b`<ioEW)ElRBc2`1Hzo?zr(R9>(3xwr
zSk&R{jkbe|uZw5Ae5^eEO~P>*yNTBiRdT7yTS$LDD&!_{Kj5<HWEYo}s}|jvS=3o=
z`_T8wnF$@-mrvTQ(tN48Y`t}5hxu&g?qjSs=1f%8T(zp^?zM9n^Sp{nd84<THu+K)
z_G$4^ul0{EYs*aDqv`3he&v@L!Ef#AGyIJw%@xZJ*0fyZ;4|mxWWlEY4F8xq>mR<|
zk-jq4XZ^}wj`wn1wa+a6B{f$ld3Mu3(PTDpj~~aLl^*)p#PCUxKS^Lpa>3M@lUs#-
zziX^ea#8YDzpIy@cF_BLuTxUsj!LB!E0kwV5?U@)ZF5c6W5bHsErLIMm3*B}2V4$S
zims1&Cafe`cE;G<O3#3;Qh4=l4ZCOm+~3^T)^k;VLczx^pp7<F-<BHpNykk2l5+Na
zfwpvjlw87-EAo$*E^mDHUO9K$SplI_pXM)-eReZvt>N;HxguXucU|(?kr=0}ICGB;
z`;2;NUxT?1vv!0=L><yxrZ23dbbE`7+r^u!Ou3`#W2yxrvQ$n-ltuZfJ1pk#^-IYR
zxS_?jGI)08@;gxm;Zo^3&)uG7db6voSYw(IWA{YK;AHLL77@ifrH~b~Qfv-6zq!eJ
z>x@9VWvt5d7?+KSO0tVGb3U_o+4yp=nZ)80@<>qWs+h>58}hvYVW%y768>B|BPew>
z@Xn5xhCVee^)B;n3r?P?a4e+xRO)kXmo9#B?kp3L7n2P)O;MZi#*>4EEw1M0=cBD^
zYobh5#Uq`b3i`M$($_UR`^c2fSIIcSB|3Qb>__Xx)HtWcTuSaYnPY1l-E-6Gz)y2t
zgB$aYrdC!u&QR=jmD*<ZO4qAN#e0Qvz&jy9ZPwJtPjSs>1nX7riM-F&44A4C9j$b%
z;>bpcn!-Ys$wwxYOjA7DKIO1<AHR&-tX+HMZ#-E!{X=n%{C@_?B#(P%=EX1hwRG3T
z{|s5d{Aa5U?>TYj!;D8FoOk~-uw}G9a^BKr%dPlq`L0*DZLco5B;VWbvOW5?s$|#s
ziC<f{*tfa)eJp4Gq-mchR&RdFmA%K;|53{nyYC&V7G<nCDz?DIV}<8uHP<cOnY@k0
zORn;D`Mq$N%eCa<#YfMkx?H|d!u!-Rw4AkVs>r3p=e$an&zarmwm)StThn-|dd6Y3
zrTRMxc83|dbE>K6wUlxM2e@>XnoYj*xqI^E$>-)8DqZ4B6uSD<VAAjSMSUCV*&Rzm
z+RjP}2Dw-r-sHnGEooyQYwH<#v2?TP9eMI|^SJM7wN3oKH(T-;GoOxHQ|gzbgQjX6
zPuo-`-?~<-Xncj;TC#t7!cwm6{v9pWUzxt7edTaJ`n72xf7e8<n!T@0ZB82fKD2f6
zBGoU|Yks}7^?CO)N~SR1b8lePnW}=!qxEO}j^>EXREk(>@4C!fH{B`g?3FB~#Y=;I
zW^LECnyRF0)v@ho*8%M-tvj5OPpG__uuNs%iic->6Z2;23U+(1TJ>Y4hSS0%r4^gH
z(^A}Rcb-wzkA0U@s4ykqM2}lhg~`>2Z_R$2ZT8!wv&55k(WCywVqBW0XH!<*JTCH5
zSn=<i`kjYjt#6BE7D_KKJ+%D1`~0^$yKlLy{P0nvR^r_@xf{<Cj~);C(z@qTjKq1f
zyx^mqdP1L#g%2;w_TBKI?&6n28<#vaDw(ljW{7LRge$7yT^D~gc}_jX_bK7oj0ww@
zt#~up&S6<*r^hCy)t6dK`D7Jy&DuZCIvx{s@Qlgf3x|4K>wCP{DP44*TN|PMDQD54
zF3n3S3*Id$<<8gNoltwhF;TGn`^H+2kR@)jcDfv~zSVP7kuUGsPA$(XuAw#)bH4K_
z-Mr=Y`nLI*HCIcISbMrJN_{VI^<%`_cl8>gQwvpY*corRq5OWIaM{0;WfiwNveTSw
z%9o!EF#qsl%d2hki+5VpukY+%yXW@aJ-)3UY^Sf@b?iBt&XvdO5|xF&XiI|H{R(d%
zuG$c!ygbTkZgy}%#}(CO^Ud21a^IVta6!04ou$=k)vEcX-QQ!SyWNDU#jlo3x$HkT
z>@{D-*Lga(PFXh2OT4hAZpIArRI?+uHmBUZnqlT@?xm*LmAb{nCG+V<y?Sod)A|$A
zlg(XDbhxeSW?vk9<koYUYESi}EUvCB?tCjv%H)rfTfPl=b#R8oaaWsFhi9(e{o}}+
zCrj_1@~UgGRl1k9<-Jm+&yI?RCGMqj7tZnBylu^49#O-GhgZ*W2^5uHujhQwc%|b?
z+Z9(mi@xVv7ufwW&|KBiJW<MJYj^tGdT$%2^-4u?N)v?d^SYQO`j__TX-Kvl(~&-~
zQp~pX^X(hlKej~rds(#yuUOC>>*%*gc5(RK4>$bFCP?^X>3rf}$<?IXwys$0eOyA1
z!$QB~{NZjc5xaDFR?ok4Tf4ByvVGP&rMrJG$mOTx6iBiK$zQnqVuQkZzOsiuKFwSA
zTD^X^z2q^`hVzD#-F;<Qf4ndM^?mJzC6>;iNA0>R-!)o^zdU7_d??v?$Iae|g=P+g
z?m|j|$Id?VxwBPb(xR10QAboggKQ4P^EO{!sedS8-MV8>8kPqNOtraYd{^YCbf1lF
z^RFjsO)iJexpGalQ2E^9HGVTAPv3ZPO61_4+($kVQ|hIpl)5z6I4P-YE>gPfZzviv
zb-BUq-IK2rI9x4T(c!kn^`@G<%X+;siA4{ZPc(G3woUo%bY|0k2Ej8QeDtQeUdsqd
zTyk$i<d^;2zD9R_t)o8Yt-iT=(e-k*-Iu-R##{=noP9T6ucAuZWqwQLA?r2QWgb<}
z<M44=Z&T~0FuO>oUg76v?n@ED@2=>&tkl<4%@Nx@(_w;^?8?vGmD{ZEmAuhcPTX@v
zDO&U0#)U_=n@U`qUSl!&&VxO7?(scKsCvDAmm2S#nQF5%FU{yWxkCBt)KK4O_tNI;
z>AHuK&v$qKD&<PDI%2u%=Ch4WU!ScwvhCH2fUBCS99vyBUEX>w;ZDV}`t-RgG_sRV
z7YEue5Z3e(b8&rL8W*2+jA^%|$)?@nOM)w#4_9q|@T~IJmhaIGg(c^uG`sW)xrFxG
zEZMT*j7RO2W4EU4n(44<N!)~)2lSH)1(#iQzt}A~N9%KQ*Uz=N=JWI{+jkT)mYk8&
z<xkQ*?VA|2P*G_4O!=;Zw+~NC+_by?5yR7fuBOPYWkz?8oEMq-@bs$RzMd1FN|i<w
z9ABqXxpmUVeR)%!ZV!4CaKq-(&t{gehE9Pc-L1lYi&ibtaw(7KXW#WR^OI21s?HG4
z&a_)%5=Zs@(u%wFx}vOt16m4Rbr#R;`EfYytjR8`JJXgvJ!fwoCRIOg)Bd8!_^+Cm
zWb3cFmG3w0_|Vt0=hD5r4|;|-*VP*xUMP4n&pmSXj4p*8%h?LpJSR1&D8(jc7U$hf
zG1Oi)ZSI|Gp-Mpug>(*YKARp9`u2=}{)+{xGCv4%OcT2G+|c;QWV?vjlRL#+D_adT
zOJC1CATQ#vjBU04qFI{T6)%fi@h|nB_Gm>}-`#8S^|5beJv7zYFRirHs_63CaP>(?
zcD~E0oBGxxmc?VrYSXAKZzgPLnJ@e1x{3AGXuc0$Q!g#|^mpASubIUkb@#)KY2k)?
zf{CGi6W(nR)xJE#q(*GX+?Y%EQcrw*bf(ft-!(>V!pW1`VcWXT>e_#-O<J{gecG+A
zrwL6J;X(7wOE-P55AWsO$7m;SUD@?c>gMN}#*^9RDqVik&fRJ~jd3Nz!K=ZZhqBZ*
z279%*sHk+7ch4w$dq;ns%J#@Og*TJ91i5ZU?JS?ssp*>^cq8lex*46So7c82lc?W(
zbcXjLrqypmCWd66(cH}5sbME~VOl_)?7e8=y+<Epv9Vr}>wC>7xVL`CjpvT`(Um)$
zc6@w1J(}h54RN)dKJLFSx_gMmZPZx)^<(tYb$&dKjZgi<OCr6>w~O)DT=2hkPi<yG
zzSPOhVup)C4!!smpYZ1PnPBFKsP&P@u3X9U6B9Y=DCA$N;=FzDBWZUv?iHmihr(;v
zCn@=OY~*;g`3v7CxkVFA=K6BE);lfdG~Iecy3-|Fb;fk=!yRILhm-eBo_<WJkfSBi
zW#!64C%TemEQ?>XYSr#L+ma`(`+6;>Kz(Vb%1f=HPwtg-mi@e2nWdaO%Y$nwZ)oVb
zyIEr5$LAF<&G${+#Jzm!kM+TQ8Ya`r7O9-hUG}snkM)DibeHm3TISpSsUFPU@TGG{
z{ZWh0XZk05eLNk^xL0cHs@Won!8c$1uHL7etv#{e@0wlqmD_sX?B})b=J$TLd0m#p
zhU6ogr{owO*AZ+u_|#mu$IsxBM)z5ZiON^5hy;tAbUBh4yhZ7Dz}w|#+Cq0%a9w8p
zV*91jm#=SbJcnu4WSgVQId)B$u6{l5`?5<#o2FXTA3D_CXA<Lh!D#0?Q$qo*4wI)I
znH)dM%~#EP+nHP<<lFdw`;ypa_qM{By4%~X?hU+~cc$WD`aikwH5HAFC3C-j=?)KC
z9BZhrH>0z1=bEYB3nqQ)QoW=WG3U8Kc&FE%i@A&sL+8hYol|2uXKbc%=)w2nD&Jiu
z=<=p`F8e6t9$2q6@yatHA=xFSyf(Yn2+dn+&Y73&c=g^|sVUFS&YE-9rpfJI{DZDN
z+UYfZ>#ZiPoKSe6;>pKLan1KSnmkUj>{$8BYrf|8!@n>5KAO4rjGEcO>GrZW6Q+LG
z@^TCCI%E4}&$}NMwPEM4>fd$!X2*A#$#ox>O`Uea@&ot958R48P+Ff**izhL_O<(C
z<o-3mahI-S-Emw0<ZVR$Liy*?3xDjpXu5o7>i*gOijS?8ZW_u*+;IslNl>mj;+8b;
zqEyG)+{DLTOgcOpeU+BPEOXxD;iL2D-t7aI*6?53EvI6t&#3hCGpGKSBe@c@>=pL*
zcL%TX`KULcCzY?@>uk>--*@e`skb_GCG*9u?-!dz*;eJhiTbzwaMs0={)L?7T`r+g
zts+NO-dgSvJIypsL@{%kIeU{z$n47pmZ?O#Oi{VKV&_(~c&_Cu3%}gGd@=1m!?(Rt
zGar02&6`wxHgo@*V|(&nUytj$z4lX=#!7zQ@44@8pZ~UJYW?c4m+E`&^*=baC-FbS
z{`%M|?Yxbahl6b=>3Jw`E{Q9h_-NvmXD$*;nhLfC%gU|u(^?&{`_|%jH=--1|7T#C
zYa+$2Dtz(kjP|Ix^RoR@>JNUkJ@sgBx0`Igr(ZyD*gAjBRXK^rJoHqOww&%Tc%j{P
z;<%dlMUlXWwk@scTslf2-&;bK-`sLZ_^!9E^THGLyQkPDsT^@Ps@i7oO8bZ5dnIMz
z*cZy{lC%WHo1-IE-At<piBOt8tM}p_jophEM!zZDt$n^duDbd3;YBPROPo|gt!`|M
zT2Ss*Zhrjt9Hn;#KUROrSNSqiL#1QFWzXQQg{dFD&S^Q!XLc%}wp3P0?qwFQ+1w*7
z7EODsRj+3KXQ*eDf6B7MtbNUKbqSr!L+v}F6(7#dyt(@2Hl7#Z9Zpemv$ngsRd;5&
zP3c-|yCgIyG}w3Lm)%vH&fYs3*Zc31k^W?#EUi^f1v-8nxhv?uGw#d#M?x=_$f{g$
z@P5qC;<?<{Vx^!^pii{2Z-htd=4U?-=<QkAR`TV?)NRk#y<R9<Q7@Y)QR!XgYIj*Q
zvA$`qQ~9PFE!VwfYwo;aR(a%uX^HE8w%mQc*R#(2D;Ju(@%pZ(SDlx>5^%Day6UT^
z;cKIa`42XBESnl|b4iHqRGE|3R!$$5hj#l3Sxz`uBX)FW?>TLM-lY$^4@qxr-`UB?
z#j;>+V90__uG+gtJ#MPJteuon|L(~fz9);+R6@C${nlNW$RE1!gWV(Rce|e6n;t3>
zAEcG39?H?p8?Uxt+0vMaLRsqKcQ<z=wbcG*Sh%_4^<$@3`>WNx1^$?AzYw@gZ0eke
zueO^i?O62sr_*Z_KSMDmIi{>du7SCN{~0D-s6Mrq!}jJbh0VXXw3jIfUc9{8FRP=z
zY^P7nyNY)?vwkmnl;1ZYd`s+(1<SmIZuw795?m1Mv+8u$BC(8G!{#OHU8JTSuJ}@N
zuZ(H$_h`%LRJ{*P+vjZPe|K`-AN>zeZaPPPn=G5VPxs7}*EVWL#0q|N?>{?dr>^%o
zgSi&+XEzr(Z8-Mpe8e@8<I`QOGB0m9=D+{zQ&G|SfW$}3Ce5F+TsKZ<+l<Xt|M<2`
zUNkST?3sKq^q0oe(BOX`PbU8RImKt)%DJ}kbG(-wji@g@V(Gl}myna4ZlZq3WdAh>
ze_VgCwQsj_rjuI9Ro$tvo`NsAPM1b6y~x&g=!3)d_@8>gpKsh$k2h(xS)uoi-^%p#
zlPmADDt9eCE2LJxLVV+$skPsY-sNwcQ8)EWv5ob#nTk)v1OpA9YRu@@+@jpDY5LbS
zo{SOY`kYc8m1TSGW`us8s_$2G)#}j6yy$yv`}j2?l#bn4xbLXux`a@pl~;~^Oy2RI
zLD$P7VBgoSz=+>#W~xjHEl_1;IkHmb=#+@k@=eBn-`tzLWy7--i&odaI-=wnsyt(3
zaChj!ee=D8gTAc)Tx-VkpJD5i^?&2Gd)hwRXa6le&Yk_~bHA?JYu2%v8YY_@Ru*J?
z^|h=}B)ov*a-^CTr$BG)tDN5NyXHk!7n`hUUwg>Od8TdRzi;t8e<aIW9{ihhT&7f;
zrDca^bUW`JYu&0s;d57J&$;2!ThBjP<;5DgpMkrd%&iJdITQ9;Hf&bOA1l`PybF!^
zOIWx9x7HawS@=@(l=JGa&jQQq4}P~ftF4rAEcUp2SYmMW@7C7!j=C$uc9cX+{C92A
z@~>HURld&>|Id)t`=~z7>Py(&yg)UVD=b=jcICbJvrRX)_03^@Tl3AuWr4bEeXCa1
zA6>FKeb&{*yV!T`v%mA<E1#FfpYHRrmjqrMX`9Q}w`$d`ONKuWrfCSRV|hH~!PXRB
z3G<Lvy(E#SJ;9k#npK=1I~R$y|N78$(NfTtXSGmxiuaovLa|G~$C)pZZZwqtwcoU3
zv+uK$MhbzF)gtH3dI~k-GOolG2H7lgF1^lJU0#1EY^9E~NGPM0XVOv=x4Vg#G(9Hr
z^C?PoPr8%WB6&Y(74Kd9Y5y6{*ER;`z0OQz(pJ3ib?T=U&95cB#ZT`aTwTH6+3B8~
z_wLS=;K0YtOOGDE_Ic)SuH^b=p75y~U82A4e!8=_C+Jyd=GVS;4^6kczUv!Ra@8|9
zTzA37eXm*{*9Sa}$!+22YI1(K>g*RCpQeAj%QL(``N!Qn(P^|{pPKTA`XiGgetti5
zD)Q9PZ4xVaCtYdc&Me$x8j*GW=vghb&8?h{K@)F9-4lGe`R>*DKXciOzgg*UDdsM5
zUGkyx(Q;FZy+Mh0Ka{iFYqS;di>Y?~;Zh^J_i56Do2!=m^5zbxUv2SfWv0g5M<HM0
z%x^tDoa851&QM(x66)#W<P^$jZuQvcPhL!qHgDGg550*&i?TR5Ig46mDxKn+DE@re
zsSve1!6Vnp5~i(gJI1kliBI&|&rZ=h%XMZ3e_vxi-J^D&D|<%ZtH}cKZ7Z{+zueEz
zQCqe4@Y!--Gp(zQvst2N)z+)1RIgpP?8IiXg&#ONES>d!oZ$((RKUG#kr%H^XsPJR
zr=NLO=f33-xz4}(Z&Fgs7B{2IH~H4ahV9?+;Bf4YqdQH1@m`56RW<LFSSBiJo1Fip
z_1*Ng8!@*JEat8h)~bH+HKMTg-D+Kt5|d+#F0Q<JPmRINeU9AP%B_u7d+krIs9zM)
zz9-B=B=AJRH60-@iT?~46-qC*pG)~Ux4W?D8DBYL`Q*F)yYt&rUM)Xmwl(qmi(a>x
zW?cnx!v5UPzczoGa$rVp%n_$6nZLu<m!EK2Qh1@#cG<@3x@|F)`jR(uR(3kX>9{@J
zAk=tYpLebI>_<^LK0J>#xt6G$z3%jg!G*2<tka6jTV~<MCf&;2m9q9)`WrdEl|4q)
z-_KlQ5uBa4Y~74^OJdbr(<B=cf_OeD#j7n3nfZ!sQQR2?vqwj4(+ui@?3DaA#JC=^
z3=%h3)6KWU&F9!Gk7*H;L-sE8H2jw9saU9fUBbmfAZTKssMd?g(LX|LPkyRznDz3C
z=RWJpFY71YO_+A&?(SC?Pc9aFa?(yGz~c7Sg9VJ%N6nUm2ZhabSobe=ri{hwNlBhp
z{SxIH8;rk~<X*cw<#-OC)rUpd9i0VSF3z5*-;W)OR`L(}r>gUoGc;6m?~G;MuarD5
zhlYHvTAIp#J=N^+%gbsOJDo00w|m3gU%T4v+cJ5fWv`Wj>%~%@Ji6Di^KjqBYbKgv
zOTSJH_TQVDaaZNVUK16IJqequ?%tZt(Hgo>xBc&3-)ox{0zB5JidNlb72Y3EemQ$)
zfsx5k1*iLSA1f(&txz$UFfH)Oc5UmO>(9N{zm(d%@07R3s=N~`X3cUrY2%XQJlj}(
zX4;VlfzKwSU0*fD+kLG{y^8fjAMdPr-}QfQtK4_`FsG7Vc(?dt?eANDnx^TSWG$cS
z?O5HXXLb6;KKAsAj{gkmyXp)+{@l_ulUMVvQj1dkeD_eh-^MOVf*h-#CKZ}z?I_r_
zWYs&dke(|>cPj<O4WnmyNothMynQHa`-{C7ud<6UvM?QFl*$qO-ga8&bVB{j4+RBv
z>zmHM$%r}KD|BSv%P`*ARyB*lgBF@HUY7oww9$yQv{)wdOk7W^$Z6fskhqNg=*CrR
zAAV1X&FPd56X?+Su}d{$<wC)WoqUOxBqIa)pD*#KH;vJ`b=t6~X^GM&ae@5G@=im=
z-(jUyJ0qtGu4D}kKBxHR+bms<cVBnaw;wIZKbP-Ow9?n{Ysl(FDwivR431T|*z}zW
z*ZDffX0k-ri|txblcr|A%Do-R>Kk)qdfVY0XEw?<XnKF%$*yhirJXxcQ|x=*qfe7p
z#dWIf%t;A4zu219-)dIWt@(+C;-A07iha1c?qat!-@1+vXYVFi!;b=2Pv@<7nm55u
zs<qzDqNQr>&x$UqJuAg4AMj7n+ss!HY<Ko@&soV_W7o4MOcgKqOcq>R$gj~q?aJg`
zN;>};1j~xWTeX(DTI*hafAAz%`{BickIMaKO)Ou%WU+7jZZAo`IF$!pAMz$@CD~7#
zD77~7u59nyC$fhPC-i&nYLxC;$kM#$i1>z16Jb^E`exHbOs={1Z2Hw-H~T4^TU+o?
z=A6nWxlIo~oNx%VJ-lu0HFf8_d71)Baz-;Ie4aJK_4lrnj@agmL-RPir_A`)z2?lO
ze|9GVmzx_`EPBJU{)KQE^YZtc^?z^sB)wR+BPndvgs#WwhZpO_3JHGA%8Z$McX9FN
z<QrDDlh$d8Z9dRj-}&L+TBQ^xo2Mqpf7hA{Nx$21<X7H{Tj3FLYMHWO)kl+~wR6g<
z%O7lSXlS2fb~FD!gK~C;JmbyYO~Pr)-sLuOyB<!_y&U%C%A(Fiix&p$otx5rYwLvO
zI2E_zmIY6Rw|nf~>KvFBXtZqBPG?`0s2ioLw(fMk%YWxP%P!5i9)Ie$OzS+R;C#<r
zOP@K^Y2K+U&Jg8QP78XKJ+@`1sf#?btTxiW<*LTc$i4TZ*3Z3%111WJMpy1!Q@vNH
z$2Ec9pxxC*DM`s{*ODv8cTUsR^(>#xHA`99EARCR7bmlc!Jd49&yC~{Ka;Ni-rWB=
zXsg|KrMdqyY8AF8{%5!y_TWE5eQxw0tJ!NW%9I^m&d0dPkX?M{T;(4di=(5a`&y})
z3OT=I-R!^H?%@<|osA#!>p^9}G|Teh^0f<}-K;))VMT(|Tqh-ytAXW}Z5MA$SufVS
z>*MrQE=A9zx@YOQPtxD#x+mi5h8LVVD?6^ZE({2kw)7I6(i^q-aA4LSvF*EEXVhOh
zk*p`Y=cv}Ne7Wv(uh&-pp0Z%0yM&12--k*f(^bBtMBTDg4f#~ar?Xcm&*Gnu=DL`k
zvll$9Cm)!7dQ!gF8s%>HWhx~}QCmejCkD@Oo1|^XEk8#?y`*5VqQ%p$huq>vxkIo1
z4VfzPb<4v=Ay=H@mwcFRy5#znFU+Pp#ZGkA)+d^J?tWr2srkm!72R)+Zl2Hiyj^(8
zk~JsAS)v2pI=tBFH&IYfE=fD|_K!}R<If)kGz%)t=;*hYy=LyAzI8=^4{1hTV*0XC
zP@JJJ<d@Pt<r#0=0*qC-5_eu|zMC@l)t{LCq6;tV-Z1A;b8O!&!;jN0zk2pHVzJ5h
z&^t9N7Ah_At3Te#9(u<!e~sMduRTq?Gw#^;9J$b{)Z(gKuw%(YorcSSqROXS)6-Ya
zpFKCWGfw2x+(4z(*97H%ZqbswyR+C({9$=O+{6uAr?_PP+A5+Sy8IX$t7rVh`sce2
zi!TqoGi|HrnkB7kZG<ejW+ryJBzAYL&`fo5%ykN@|9MO1P~6x0{VQiL(<sWD7560g
z-i$9_zI^6gqhEaX@%~enlLA7|e+=KWZ0=O<gA+b?H+X-&V)m*#*zWD^{<b*Y+xli!
z$_YmnuDrE0EG_U(q0Y?QjAKiM|2%SXvJ;qPvy-Xul4xvR=fs3O8NRaJ8yEEENk}Bu
zbxkop^5TKel($l|mpR#AKbu(pMr7q4iT26vTaK{zzc^z5a@V0llUBUq4duPPCgc*M
zamG~L6V)dB?S0KYt(Mj~b}RhA%vtA+-u5-jI$F5mO0Ya{tn2Z$k3M{_zP4`qiUq&(
z+pgHZ_BfKkRmQXG_bH)Q+qyq;o>}H!;H0W!aON3{rnP04X~7o#-|=Z5qL!&BEqh*{
z#nBteckypDUrJ<HYCqSjL-R_MRJ#Rvqb*&hoDa5H&!obn_j38FRRx{Fm(--V?PZiW
z4fhynZH!ajQ_o%y^kdi24!P&$)8fBRzoxtE@W(yeTmG&7HKly^gY)k>h4Pm5xpckD
zI#TeAEjsJj-;1wqpD(UHt^8-@*VB31-j{H1l&}B2{#D?;r1tiEHmS{WsUEj(#vZnx
z74Rb`(xA)vO0#KlP|N)5ncD)|3wljM?{2tOG(Gu(_?ITNbrW6LIYV66o=OT?EI0kJ
zAD4_NuT)Y*+eFzo?|@=Aor1_+CQnW?KFrI%u6Qk7b%NSb+b72+O4Z&EyL>#d?z>5{
z^GlAOj)|}9k322WT<4U*8|O09xF+nu0<AdprU@lGy{0Zn6?yi}>*kc*)&Ci`PG2VW
zA>Dg{`~-QY=ry~dkDlY_OXqOTv}b*gn-qR@_FbNWAcZBGJFdtYscPOb4c>J!UiJ1>
zc4O1H6O)&$dVgk<yj5)U>0h1-6S`WQ{VT6sy_zNcRKP{W!mnOG@s#oG+`vM{g-x|_
zn_kOi9#!2wZN6ypYU_QP+|?JdmW38)W;1H6cx8M>+0TBd_2qMyxS77KT6?!`|EITY
zHmb|c*hp+E*jFBFUAmMt-`PCkqS{x!xhBh;LrtUZ#Qd3SaqP)~s`d#lwsi3&ial;G
zTXR;+DgS6llALh&;?-d*>kVC}*vZ={eHPhr;I>ZT&XuPoOpX2(;Tb9|(KTyU>MbQx
z&dimsE`?UkPwOm8ZkXjPa_w}7_o}P6;(Htx9jH5=_3W^}=|YR%$?Ldo6!uJvw99Bn
zN}h3NzobI9#??^H?Gd8Zeo<bt_UvA(+<MaZ^yOLpey4a<O!*X7uez{f$<OlobA_U@
zaxJTb6m?W*N3LCVS)65R;GU^Dn}d{>Z%dSu%KGXy+ioTM-Y=h4hA&JLNiNq|f3oA}
zDzmhtIqw^HwDue4oNU(WJ#(eof{kN-)JikWm0rxZ-#ryveKzZI&Ab~Tu6I3VhIVW#
z4nCPTt(;}bx}L-0<!!x9VT)#R+zg9V)2Y9+NbIS8Ec-5-)6XR|YpmC)Uw`L5+il^M
z<!61vn3Wu~c$a@L_gdt+SH`xmY<r`(%gX1$?f-HY<b8Pm<dNF^#p@azr+Vx>6XDYm
za`~69)!J&AC%X?<l>3ITEjf`Tv{Gi*uCqVy*Ud;NS3eqi@9n~n6D=*Rj*5y}9^QP3
zI%lIE)w_k*`9FEeZSvu<gwm$sh0DENTQV<+)^q3us&fBy-1cZvzJ&ilaZlT49>%_R
z#Sg9c5^^^?yP1tG^)~PFIe}9O_6w)(yx5XCM`f#&LB*tQb60mKr&avHLV|DIR+X}E
zdA21kZTd5dEax{nf>fui^6<{q_Ezn9BU$Php|xejT-Ex3D=OBioohY!%UC!cST=Jr
zPqM{{Q(Qk5>rI|@V{^CLj0KC|I$eJ&py;xllQVOw?QPGy55i|{^4O~~QNyHH)ho3<
zbSCdBS6<_tQObd$A(NT|vr}`b+LtzQp1nBf;EC>XPT`}bRlC26zWK`S|C(dv*4n)f
zySw!6lpQ(~JMD#iLH(qHCyxd9X@Aamo2&WjR-p2RDM^!;C`sGRDtDOUD!o)nb*jqY
zRYFbLA<jG8{nlO+IOyu!vpZs5u0lb5ZJ6oT`MLZVAHDe>JbGO_(`<8^di#2=ikhy2
z-x4?6i)}b~@=}Iz&63>5Qgeh-oMx<OI^+_SwA}3OwyhV;Ej~YbGR4%WKG3T$NcWJ(
ztxLamuUIXlD7c!}#p&kDxpmT&jE7EEy$L%lXM4JsN5j|pQP4}jm+O9ZtZ-7=l%yTv
zdBsUZ#j5j)>W(bMs;c6-cP^>Q2?V&G{Ch3kGt=<Jk-$)+)yHa|EmZJ4t^07L;gqBm
zd(!S?Fu6Y4H{ZRaYtfIj5$i<{+*PZ03Uz$2HE{LU>OU&B(_Zf{k~z2MaLJ-qt7iGB
zZB$SVjnMRUl-g<K<vvO2Xg+(y=Nop_sxOL-w3IH)m>hbf`jBo&fxVDoijY#9u>k9=
zN6xRV-b`QjYP(9@y3Du9n}xKLoX>4_^k22mkafm9xjCX6&Bc|CUH&ul7gU5~US1?I
zyWXNsZPBER9V@o7`#R|wty;Th@oA4+w+kbG{$MR~bdqwLba7g2*kb{nj;EPRX07Z~
zTD>njJKKacPk0XRwU9H$S>0J#D}s+&<SP4D7p3O39;=eSaOF#u`7TeDe(oE;Ty8PX
zsFU3zYry0!`7iKzW?Na;vK_zFVy7=Zk-cxjhIg{{MLBo21b!5KVi(n&yU@7iw%}CR
z%zCe>A~H%&3nrFqt@O#+S=|%#LwQ;xNBGB-j*`<MDzj?lD0eztmD=g*@hGwMbwk0M
ztDYN{uv7~QYaccI&>Our{83@}jolY*Y(!o2|LotnTUhBt(b;<rlUp4pUTk=#o64PW
zI%4gMzQ7Ic-1SjET~6yvo;kDi=#BRNOMiN`H(4nKx(5r3ofp%;u#H{SZ+Uq@OH0jB
zkBNF7yCd#|IH~MjI7w=;XZiW}%fr`Pwcn+@Ygf!<&&;UUdcWg;R;^y*|FO>FO2oAP
z43p~TEjksp`(f~5*P#90R{ihyb#=}B#9Udw>eemm^Tv;7?^rOoqrRh0P|(%O{cK*K
zt#?q2>z8@r9YS3ip@PDPQe0d+IyzRZ=#J=^b$41(ZSyBLr$T+^O&d)#E!0g6I@GUC
z?A=<DFQ;?Y#M3rJ)5U9|{}dPZ*=G~)92M(5nw0caKq^E~%59R2QfR8$97n|q=^mce
zJ48K`j)q2Vn5M?NM1Jx~t$L@_W2>GuoBd}nm9#X9-NQH~a;9LekdkVspx;8NN>|4v
zJJ+rijlWW>e&jC8)Mc|)YOTDva=NaN$%90;Fa@U<DlQr?SNbhlwrIJgSd4GZj-M8m
z0`1<J`)%UpYsCE4n7re*k;fjJwJz0%@4b(_DA}Z;-g&|MQkmzBX${UDT8~xg=g*mI
z8@Bf2`zOCs|G7??GOs{fF4^yygl6}Xr8kba&RQ%a^4nMB%VkkkrzI<&t=RT<)oRtc
z?xS)-`bW1U`)h9v)+}yy76{3`d?n`Ln+*&0=zZI$E~r?w^wFy)zXJ6_PPol#zjpiG
z4d%*>R=-s@({!A#D*k7<wJ2{wxsdDpkfPrD!#=A#ja(gNCk2EEy^NSuD;CP!ywdR4
z&C`cM?)|)!`)b+xHCpxRTNCf7zD>7S#jly>bEN(Eku};<FMRv*E=orJz4`dyimpX5
zmweW!S%&<yf60-#aAqsR%lj+UuGqbglP+P&pQRKz=lG@iY4_(I+I2ksw)Z0IvxUw(
zYM&aj8qKWdIJoAP|AvYwj4g*YU%Qy`#rwhm|7k+E=IWVEo9nzhuxMh{M#q_HE4Cb1
z{YS;ql*1)c?q^Hop-WR0F5OY$n7qZKr9o>+$I2rS8!kDWP_)sv@IB9S+j7Fg4HaE_
zlT-tO#5?juSGdnu`P%jLy&r3yEO}a~m+JLOV7jK^-CT}?D%0zatafnOxk~J_!I?V>
zJF?YgZE+1rS)`yfW4TRlRPCd;BD%Z1ZnJ&RmvGL0ahpGTQvP$Tx{2%lEO~0J{X?{E
zVyC>`MYWF_KAErX%_*6azh1a?%TXg=SC(y;=32YW%33{RyR-7d%sx#K-&e}5iOc4g
z{AXC>t5Q_htjMPlTc{EmTHm$KGwIn@<>ODLS-$7jF22O7z3WZJQ@ssyUEk(@&&k}8
ze{y}z!&e*Be%otVeD>VDpx@(d!e@iB+0uvd`hy<qKAt~ChIgi#?y`9GAJhDNk8JIg
zIx>H=px`sDz=)MU)<))Ua9P}^d{S?-{JXlwX1nPcRZ9-MzW(fN$=t)SYvyXI)jNa+
zEtoc=GveK=xt>9}VH__jSC~dJpE&&eSk|7hMN2{^3bnX~+H4D&rKvt8THE7_ov>QT
z;Yo!;M_%S`ef_OZ%}jC4*6>R%8+yaCdO4PJ$LxtLjeHf$6qQgSCqKo1jc(STWvN>Y
z53@79U-sUe|JS8y%hpva6y#T09y04cgZKY>hRY|!|7G5P+uG6{{O!GWr9yG-6V6>K
z2M$fz;dU+VjrGFXbE=8W)soAXbga6Z@wuoZ^;(wjUFJI;Q-9ynJew->XsX(*Dm(3E
zAF8evw)~UJ7O1f`zVcepP;-+?pH$D~nhUc9mMpe)U-h-9@DJD2(DhH3%{SdQuX<r$
zi3<0PyL|Os>!+<YwbLn!;@7I<H+fnZQoHG;$&`QXeo_1Hb!RS^akc+lVYk>ao8YiW
zF;;_PF)qH-W3FDf7BFRb(8N`<R<4@3WtQMw{}eTu$#W-kZAnrNm$)fam%1P@|6tXe
zIGx=ueW$$S=$fZ|*f;)T&uz{czMDKwU-Gz5{r<)N>C0cUZT050X4N&5V;9fj<(sy~
zG}Kp1sB)$3tWDcZ@*ll=v(x)p$H_3e!hM<x-`}zojdBr=KKN2(*<4l2u2or2Hf#|r
zxA5&=zpjG4NMmoLxO2UslIs`o{|rl2vwl`?n!dSDzu?X)&XD;QMPJ(a=Uj{5x#?T&
z>E|6aNAuK^Wu+cjomlBxUssf(w4iUJy8rX+qpFM{?_!Pjw6rhbx>EV@X1VD}(Y8tQ
zZO7insA==|9~SDc(9&A4;);shj|sPb-i(^qacGT`)Dqw9iQM0o$6efb?4ACn+zGL+
z2OY$hM;kTG`^f)|Y2IJulZuM6(X6XXe}5OgoBHL*mA+-J{GD>ClLb|-=q|0FsFkDi
zlvB-hjmw?5qe=c%`86vwFPQLt7k9nRYVyxN?AkfscWt{n=d|7}<vf{P8g}~G%IQlN
z=ViwA7fk&YdqLwTze7^rwWO7|76qRx*ZcY6%apf<2M?&u%6fd~&6oH4-dbkv2rr*`
zG`{SV{*FmOVo$=vgp^)wD0>+c$T9iG+&T3uO3MCP>vtUx%Tk&+qb{|ObMtiP;)Qb`
zGkka1HmT`n*2-_IHa?2=;o^Aff3`m)N^bLx6<<pGHiz8wjJP&a%{bs!+465wwp;&R
z*f!;^&7!%}UR^KX=s2caBX9KnTHv~lYd5U-e+sob+pwws%QpF^6MsAAHQdwRTmG^C
z&+6khCTG^qm)be=)C}>q2@YOc?%Ef8IZ@-eRZzY)XzSmdA@x(`y;I!RevkgVvgUNb
z&Yf%*#nUS{GYfWZzNx39cJI-ShwJoqJ>*~Z>9SUpl}>U0jdyc+pIp^)3D#T9wRF4s
z@)@T$@jY@$S<un(XxpU~b&P3iL?_SpEHcVTO02LdS!r1?-M{|o#2_WR7ri@UD}$xC
zoHd?x?rD%`$1>He{(O29#b@1LB=_|7*3Q`4D~lcrOUX?)t_Y~hnIb4CUFpQx8^2<e
zn01BP!_OyITh!aEciA;(v%XbqxX4>kvE450*Az{?e{9;;y|2W)<Jsg8mc2Rle{b2}
zt(WzaEZye(X8S(dHB8DU>;3l$R&ML~GQ;VJVm;^FBm?%03G0q&Jygwlw_?^2)o;1i
zEMmDV8~ILrjsARh;ZkSq$gP%bocw_tN!OQOi=U}>KQQ;MIj^fn|Ma67vCn+3c?4Bo
ziC_r{HGH2Gb;L#aqSPwAUZ<nK+jm`A-}Lq2q|>LCba7A26cOCCP~@^I*Q^coS3-hR
zyC!L^)Z>awN|@#B<$SUH*{<JjPe(Q-^_(?KRVp;~bPd^lU%P7Y&ldNPoKyD~YifB;
zefKWPiBW$y7vG6~hK^rHTxayGJ>r_XRdoN{o%`Ead>9v<zve1^MQ)4k`=zeJcLVOk
zT3eO9lY1Mp=UVy1MM5olM*6{ATsjk;vedsk60@qK;6Fn$-}`fM`#AUc1qmzKTkq6c
zCmfj+v`}`+m&~au@s=}6YyX6KB&<GgYe|ohSi^Ql!=<~c-@Opr`k!G^e%Cv-qrpW5
z;ZECDW%2dwTs+fA&tt0ZVe1F)9QUtYUL2+`Q7pba@yO!CD>GXvy*N46DE~S!S>&hB
zqnBwX>o>D~-|XXStk>GMs%yR2t2$|MPKK;iYN_wdS_;B?bomebap(*P{~Ga8-@j{G
z@~_2N->Xi(RBLy*B`Ci}ZL_#<lu`E0zLgsBVY+j()Yz6Dd1|C2yXSt^HNm?Af=i;d
zz2w>ZYj)RL<_xJ8C)HE#xwiz)+~hjuYkg{qMNC?qt4aNwMK>hRoV{-mnY&11tKNq7
zpEIT|5<aN%UTg0}{*%+!wl2HG<gIIF#oM~}Kf~cL!Rnbi`gU}g2r&k*Fxt%v6bfkn
z<y{<B-_`uaC$?EDHtFnDvG@CnWIDENRah%oCC947qGIQ2)oM3UsP(L3TIVX8J=<BL
zv@V|N*eSa<#OI}9eeh?2=^d4OXWPUaS+V3{#XG$zS7xOy3!X7gC+5+TnrE}V`<&1F
zUSBk^{E<~?s8P9l)>ZLMSB}jK;1rs3<>aaxSB^^exnA!*wrHK4eZflU_C9gtK+y5@
z(W@5om%D1Q6l{O~ZPwo35noCLEB-Sy%kejz)An7b<T7cg(~5n&RGjPmrx(_k@mejK
za4*Kg{n_PL-4^Gr$xgDdPh0d_m_K9E*|VuL*Db0#=-8F&>wNZG+Yvi0EjBeiuB8b<
zclOHN5Z?FEDqrz#ey7-RpA_GvF@h0muIp`<?5O4P<JXtxxO8^@?`!MA7sQ`yu~f26
z$~G*09I|9#u10KN#(xI6>8~|=>p!K)J=cnxUC9$F_*vs)qSC*d+S`8bRIL)ut3I|?
z-g9{O>!1~{7vwCzrF-rCa*Z#o&yzo;94b_MGHu3}k{@elrskYlc6t5eKX*<=9cc+(
zHL1%v^Qn}_<ihZ~Ta)%ZV(i%|m@_@H|GS0C64f`A&Q}w>Z0_7xTg=)tRgj7G^x43O
z`nUXA6NIvM><U}5RCRXrlC$ZxkH177-Lm<dlt%7HrI<*Ad&bO0T<y!tHr$+L>gaU+
zQ|i_9llAxdt)d?bzvhno&!E{Wdg+WG&-)t&p?db2&+cyuTb7slr&r)p>Q%M<0gMm#
zXo&8A@Asb}XExWg6}<PJHT&Oq%{f6$RQ3A=(d!2FKKub<g1bw*HZ8qo?^{r<#A(x2
z7UJy5nYGn_@3~hi>s~x(ntt!$X}zQwD+4BUJbG@tOz2TDPn7vX-d3ISD_&e(lN6d2
z`tYmHHq8=2jabt?ouMby8Z5q-obumV;3T$bzQpXx$%d{|9$RgnH2YAvYih6K&Qu-`
zcOQ>^Z<iFrJ+FUpB=d{x!LNp^Cq<i@1R4Kuc{0O#Qa?LOg_ccHb;#E3T*)=IlRRb}
zauJQ)_Bt+m+f+G~NX2VxyP6iNE;(Z9wUpEEa*_Tnxi2yL^L`{1cTe7^F!^5Flrt?I
zC3!Cvcg?ZrwA%A*^=95?Ry)O#(>lG^T_^f4bm`96#rX8w+Louf_0<~FrOH1neqH;l
z%X72thOHK>&o}9ZzuSJ}uJ{~-IG<*1fd-wEKi1t9U$e;9)A+L5laR}2Y!-z^EwuG4
z=v?_RW!{^m-bNFi$;54+bC+fJ?;rE>Y85ns4z1oOaOK@HmD5wKPEOaTw`X<oIjr?e
z$+hnehpVqg($n(G#oep?@5}G4_iep+d;YA2VYl*{m-G4M_3oWD>*wA73}v}jd>3%I
zb}U@a`g7WmsWDUA!>24*p6oZ<GV3ct#o1HYN(-)VEeqwW4ijI~bZ+&nS%;jQS4HGz
zNAq`B9Jw>Ox+o;f<IM^W4-b#}hzY;1-8dr7*Yi+$@}9z7seOl9uWXlPiS#K~ligik
z;<9ar_nEn_+xM83uT-3K`tp+`iAe$9r+T_O>L^8QDa~fz-~RRT^xqayyY9yqZ`oMU
z*M0Qi3NFE{+NUg;moHB>-EWxF)!I?}CgfqFwc$INqlW*=I<$q@v-Hi5OjTcb*}H3=
zPE@nsE$`X6yKd{Pm~_EC*<-_tWAkz?qMOfWtgC<WV--J>(}IbdoM}QbDypZl-fLVB
zHartv&o=!_SM)sD3-@?0pVGXUx4fM3UqtUu^}0>HRjX#Kny9p?R>ARtbJmp?Up_th
zGW(R-r35GEe2v<Vc@tb@Vw3!|cG>iLYN)7KJ2_|Evi}`*jnClOWI4l6{A`U$*Az6x
zGZ|Q!1Ue1s^V&LAXm-|mC5K(P{A~5KBNnpn<7Bp_`SDM=Rk{0?>hw7?O$+<K%YU~%
z%QDkNVQb*D>Fo=DRIcU@Z<=H-di{c}{g<2jQun<4R^aX|-l4Im+QQY|ZAQnhwdNCk
z&tI4ICQhev+JlY-YiEXRI}{rDY{f>61)o;x#LwO1lBA=U*>$m=-D%pwmrGR7EUZhE
z-hDLV4j-e~j7Oe3oF}S=+BdlWP2Bw3`(Eaj$JSogYZ=3g4fZx~-c;GK_Nz;=U{1#k
zm-v-i%p0Vyiu62M`kLQ?!Qq7F{ssHLv{zlb`0uU2ZV%z^mD46ZjaAffp0>uqeUjDg
zh;H7H?K0}W|JLrm`S6p<)Ry|m-CH$xEsNYzu_|C|NteKtkf(wIM}1xR(hQq49#8pl
zGyl}R{4O<>858=hdzaUk?JTfAsR24uG{F5er^KR#r}Q>+f8O%AW`5swAAQDhjl&1>
z*sfl_q|*OHp6}7B1JRFL^o?$P<rRLgCRkAC%2Tz?ch4JdUVF>8;N{E^lSPdh^)5;w
z6GLWoKKnc?nEkAblCF3*$Im5CtS&FPAZm4Bs;Q`*{IA^5xOH|a?;7Q0gqBav`&?3b
zdH1cTiiqGKt_>glEe+N?v9;IWOhIJiX|szfnsVRQr4|Qit=!W#Yn9%6gIj!G%Zs@@
zG&V75bycq1F76(Ec4c?b_R_7FeGFOV$W5saJR9mY@iK4IOz~HjI0gDGz1V+8#x6*5
zQ9Ya-CBzt_yJ7Ed-Sij9hpPEiuK)72-es@5%d$Yc>9@64%DaE1dv*zQif!bqFwzSX
z61uf)&5`@__r06l*&6fom8w9a>caM;EK__9Pt7_x;pJr6DIe7q^sSpTQJTedi+uB)
zWOrSQRrNQny_vo0VWB*)PkGh-Ftdx5i&V`HA1Ph=+kelY+ZzKWPk1CVDfrFt(#;Rc
zx#D(8*-yI0%5>oB1((eHOS)UHe-WKx-g8|p^rBG4;X4|gcUH_?GqXgXV`|9nn0;%*
z)`fqs;uGo-cyMlM@T<qupIz2XdMdW!=gs1{caQm=S)6_E>sjwJF+k<Pxvmh`4~4Dl
zPlBKP`IyxwcqAg|enso`sZV_mf0-z{^LgIX()!5g{|sjDL#J6g$L`QsBFy-#qvJor
z374Gz3>Q~he#@8mlf2U0de`jeZQ?Jv_k_J%U;Orp=)Ke1_Pelud_K!#PgK>)&s(QF
zO}v_?@;x^GQTcwe9wWX|=X#lrR->O!jV9f>8}ids{FK0!l=dar`}c%x&`Ql}v**rW
zmZ)5NFrW8+>!EPtBiEbaR*E>6@AYlWSi5*H`@>s4RVz17d1LCKXZB`A+_uT3E4bSx
z$^N_A+4(eK>VD>`!cu2<jUQ`Yns;uSQBbIsTQpg!f?Gi1j386N!g7y5_vtt5FK^A<
z)2OP>(mrW^<XYA{0zDJlpGuv4)PMN7WO1$4smtdC^qB?QPaoy&ST0((h;?gHppjId
zqT*YTZL7EM;fPuGZ1?UP6GNPwJvy^4Z_%0cF-2m@m0xc@JXw_F*{d2FJ5fzQDMqAt
zn`Zywgioiw7Om(xprm4VDLJXh{Hm5%u0s7^`Fn}icl^0EGc+j0=F#1J`5STPPL~{H
zP08SUm(F?S<h1!~x4*e<w68Nb)8FmZsTa$+c4YZ4{T^}sq3#r)s8ccXO*bE1kkP$j
zkFV)XrL*@VmYM`FTcnkF$MwSv(@NnIvz&UzbgPv<nMX`s8y3A^+OcFKU#$AAETh%@
zrtO{ATk84J;?5LmG_w`GdZF{xInVRVDpt=)t$vrXT&yd%S6@@waqkVUc*ub*%^q+5
zGt4-2{Pv8VRsU8ka&mHUeaKN<%V{ihM|yMk)og~T9#dAk)D^AW{+GY}aO%7_6J!&E
z7ynCE{Vq6z`$3?+NBqG&gL#5KS2UdYP|@8qZIb7n&|T}M)ce^ioY1jC#f#%>;Zu3j
z$@}BZ?D_I+m6KM8lk@b+=W;*Xo;!1H{Dr8?eiIc}3uaA?R=Q|ErMP{v%JUgMS{;tO
zvJx?yymtAfX5PNeu}WTCGira2BfEw3i}|P2VuP|nb)2tP&417$wI196V%xTI?LD@Q
z2H#ts**;qpD3f$}O}(g_EnjS@)Yrq^o1GT<XYy)W_-wnHy|+-<q?dbw>pd;o-yX|W
zipiVqSbFy~>zw)PpQa|><L=)5n&Z&}-DSoW;RXG<El;g&&hCpz%;a&5s5lV4tEzj_
zQp3VE@!dL3%D0ry#9rDw_mR8mibE@^c`V#kZJ6-ptpSry%khOT^xrJ2Pg*v|DLOPY
z>z(02cFCunYo1AZIZqFb2@U!p>->nx+H2to*Ce0qoHb!{4!!5{Xn%1=NHL&N<<N<x
zxBcHw)0nwVOU-rK!dokfgU-IUh)(wuFcms<IqW~fgJgqGLi(8pZuyyS)f7K9-DP`}
zaq30C7`tDf+qfM1x!1hiRdRRso_d+kP1+U$=3Q=yPc(a@yCxO}R-0Y<S~Y2+LWp)?
z&ZT9qb4qq~UWjY=Xy|yG$zHWSv`0^6Cu7&M%i5pnq)rRj=&8$3d*pjI^sb(6On1q{
zcY;gAmvqfdcImWg@tT+TY(rE?k3-C2?e!vZ-xj>;6w_+iTB%bt^I_rf6+s?{PGr~n
zZ0(w3a_MHbb<O;mFA8eUd=EG5->AyC#3`Zu-4c(LqO5sI%O<YKe7a(-R;SxjMy@;a
zyk|MZW<^=^x12pvVrSiN5hAxbU{e@(@;|oouTNcW*|gha_6`;0319E32Zyp}<|;iC
z`tX^zIef}nh8YT8dxE`Q@;Ze)Iy}RB@~!OBJM|mw{Df4WSROp`s<1X7IM8ZCr)Eot
z;8jJfEX6Yx-eI%FuEy?`J0Bp^koH|V;bF%Q@5VrlE3B_p#hg>Qd&pdEBiEFbTc!xz
zS}@_$_uNarr|gw1y!A$Lh08scFdt8&RcjV4<f;!-x+D2+^@RHm_g)Y@pFClusEBWl
z$+Jk2E5WZh>Ss+jeNFnjMZL-Ki*uH4*U=A}z*zW5lxyME#QhnQ=Qy&*>6MlrwbsqE
zZkiij-hJ##vwwB@YmI9?z81SKZ09)r_H6q11x_bb4lN4ID&xIgzCAeWKLf9?=_5{+
zwL3goynnCyetV&C@aHpnk##j?oA;@7wb(rL>8O8x;8c2!{8^#;4JXPUT<3ap?%q_V
zzdIeTDJd<<T%PfBO<B<dl|x34ofh=1Q+s;*dg;}l4gF%~MYmQe-V^&3aH3x9PJrL*
zrEj*J;R)3Kw@>Np8k^clB@3>;x#jU#F?Lqg&4AEzs@A%q-QUB?UH31{Sn@^Vr%B-I
zB@3q7t@cah6Ow#AZEnrexdwjq30<y7IvHcbb+3w4@137}`j5Kq8kuR|%Yr7wcdeSS
z@}!WUe7L#BMpNfK5^LYa2|t@>;H`fuFjuj3?UG96*8V)6%ADgd?Dd`8kJ)5hRKGmB
z*U3>Hx5V>Ue~hZ;lJ1OG%imY#itn|YBxs=b@`&iA;LwmyEAOUfZ*Ov0a4z3$f4%zR
zOTqqY_Z*5#GK!t``s1k@i@d0Gjb@FOry?aMpO^_OTA_2-y-O&It2to8gb7o-1tLF1
z`Uy46ewE~;WYIn8P{oporn+LG0cBcQYO5c~m~WPp>Ckv)IA!L}&}n&EO<kw81O=`r
zX<ktZS@~4UJ9l5zEEV>nC9icl#jg4+m0+p=@ybdiD4<g3W6K@QkB<NJy~KTgCd{~X
z=u}Z#OQNX4d4auVwu!dkEIT?DX?9!<&kdh;ab}Zg`FVk<Z^~6(U7Tt%ZL3A;s;`-u
zCQQ=S>Z0yFok1$5iC3>3oqjE|T}n@K{in}N(+t&F1iM_9rU$Cd+@JM;H8e4g!)5YY
zwpo({>RtWbU6MT#%G)&Q_v6(oHN2);Mocx@WovtDZbxtAjG~E58a=aly-d0qUYaf9
zYT9!>c>Bw(QF9L7v|RZi_ERQz<L>-I{)_6r=Qpkwc(^q?_Oj4wGZ`h<zuS77vm+!D
z+irAr>fhaP_@<b-Oz0}5yot?+Vysk-bWKzeVd-!`o4miiSSR-!w_N>Wudd8V$um|S
zQT@*l9L#?xP=C*Hl?qNP6)&yXmu9-HQJJS7;kw1R^%%#aIo*vBi`nNa3BORj@nGN{
z-8G4mdOMR|r6@&ZaZEMU^mVabsn6Rp`N~1gPM<vQT`N>HFNa!eojo_mWUpB3DgSlr
zJtwSK8uH7k>I~QMqWZTpBt#t3&Kvk;3waiKoJjD~Tv54FD^ourr?hmIf)>YwJ<GeN
z=rCx;CHQpkUi7ik*&ZcpQ02z-GeRXuYPEZZD7Se*CsW7twvXDZ>$CnnENWuqZ(O0h
zZ`!t$i%-Qa=Jd~rRxP)lX5F>;`<`EO4x6hjULxVOnq`%5`Z}-DB$4{EY1dB8)9N%!
zGSYsfe>#ih&%eJC_2%2Ra=K2@>gW~}G%tK`Awp$2i<>O3i|k$5V+RG~7<~=p|K0!3
zu<iHT=TaZS<x*FaNIkD87xR-faBNdKGcj$U(2Gf399KQw%AH$PeaI<hiD?YqbMNhq
zmh0b6vRLr)vfihe!S_x-=bpNGbNy^nlTWvI{oYmkFG+b)s*qx#evb`5fBi?#>1W=G
zpGy5unyK9`VcV6lrb|2VOh#y_@7v27QCD@tb(Q_zr(O5IEh7H>_!8Z7s|Bh~FV^cc
zO5Jc+V0uvh%!x@VucWHF=3e}o`_X+Ni=0T6(|s;~=1-{?)h@hYI<1zl@o=ln(zZ|a
zAq$uN?Nhd^^I7D_x@w)|r460xt3CcEEj{CWI<z5Ba}_V=9`o%>y%wq*$&!h-wz)Rl
z^=ZeFgBn%}?<`t6R_a(spJgjP9BjoA!&t{{V;sP-(ogHi&YF;2TP9kcn`&>hZ`JHI
zR@xipu-)U+eXYLdr2K~$=e$F_*Cn__hzPFsHLqV2a{JAW)epD5FIgF|X;1&!UANla
zsxzE<`&xa^adECcqDR+AABgxev+Gm!3hV2arI+5^T97$WNXyjKP<Khpky+Dt{Vu-9
z2}<>RdDd&Ppj7v{<ebTjU5-yfWA3v}<>;DtD6)NWuwCKIv*#=mM4}v~eMlF&>k!=O
zByZKd?5N6Dv3kWoL7$EekCwVkvocqgw_S=}IQ2o{6S=GP4k1h0W^FAt@%xq*afh?q
zW#Q`=Uz$RL{dAlTT=-~qZk4Fgb;HdJv3G?$cjo=`JJw%3)BKy@*X=XBQ~p|~ZG8i}
zf$wqWyGoW4`;?qW2i^NSZe4w!aW&ue+>`q^j$gZ%?^ZkK^u5RRsTXChUFhTe*?x4*
z;Riic$;UYNMqIuooOM=uN71CrY5k#j3zpyP_}=UEZEc*s7c+O`@kx#+6@5IdR?4pG
zF72P5DbeZrKyCHQmmDFAU)?L4W=t23c^UFT$>Oh==Yv(TF;a&lx}0|xymMQ)apkr5
zsZK83UA#7r?q&Vi`qXcl*4p|xIqia3%Xgg+eB?X(-h#Ak3D4wq`YL*xRfYW8Wfm1)
zt{M7K<>lw?GcE3!yi$tq6OFleHzl)B{hW{Op|n1GSDAZS-xfWb9mLAEF3QvH>*PJL
zZ<ZcC{n1fw+Gov@J(efp8g@Js)17!X{r(hB8=pz<EEA(GxX%i7c&qSrOcGM^uU{*6
z_s;%^uvIC~nvdxI+IVVaspq<uZGXPJwsT}vI`idy_!8gd=#XXao#P`I=g&Fv^f`af
z;WdUwk1BlFa#v@6;4Y@KCptCHgz9v)evG<$SLS^2gq2puE2l=qm9*xCHyvL6;MlY$
z{~1cJ9{=v|Uw&jskXzwp3n7i(sC1Lx4?06z>r+|%!{$!YEwVg%DSn6YiRb=O$Cg~p
ze<9ASy)uwjE330q?aNzTyTtdRQ~f6Iy*lY-HPh#|NvpZ;<s~Mz^xrvn*EM<7HXnh7
z>lQBm*lurqaLpB!zsLA3*FU?l^5l$t%@TnwVj2-9QyxC|u64RBHD{3*->u43Ti(f9
zez#O<sw$sTAJQB9_O;ozkXv$}@9e+3Xz{6OOF1{>tmc0#@MqtwWr@W{m)nV6nU)w6
z7yd75sfI`Y?yIMc{4|m*zI=&mEwjImrl?AMk9x<Rr8)w8Zsz@GSXcOyJ@Saf#yy-u
z$xF(k778ud!#BbGT%PZa-Ou+1dp+6s>gl_zXRl8hPfIN4EMKWrAAR*>lxfWb$tur@
zSGy10ZTFhh*{7r=<D%pgvG22h^|XiQzwfMmcj?HX4>6GsRlE0IQc;<e;^Y+aYQk$y
z&eZJFqCal?eAZ)fnvtl@K53ppPo(tXyeUa{ADc>jEj8t23h<hwx@Fs>YWF?SYgl)m
z{PjNWQH!yy$8tZJBc{cZk6x<JHm$jPV*738f=eFXmi;l!nxMAT&Nu1emk=f0Y0IQP
z7M-tHzvi{n1VzDR^Jh)CwEC~yHMXO_=TGtW(m(f~;Sq=T;!xk9uwCa~m#2QQyMCWz
z|EI0|9>L46W${aGTrc_Yv*eveVTwLJbC$i5>GBu#6S~VfS7XK{l_)0Vt%g2X&u-Ue
zJ+Cg#z2Do;KegLCu~#KxrR=J#vsa&*K6@APu4wOd%g$Trdqi5V#C9#Y_`b@OYYvOk
ze2!&G5gW@-d$?pS7j}OeHG4%*^n<jz&AQXp$TmJyS!ZCj;hCpJ;QGjxSF3MXMNGM(
z6g)d<-`id4Wz&6`B~_32FN+HD@z@yr(E6!mX}!zJ{B!9gXMZ1Cy#2XcWy_?LH`*DO
zwX#;k9*KP=6X`KoNzT*2Q8nqv)y~T?xtUYlmUyo7>NI!i>X@RnHb#G&*lRw=%g$+=
z=1$x9pP~7i&QIZ<V{hZ1#r`^F@+xSCl2FS{o>>bUW?Htn1XkP$lbfI_9N>}l>53V*
z_lfQ!r5B~^OQ-l$xh9wJeGGeai6u7LPO!8>|L-KV>wYSh7mxWY_r9dPM<th2V8&jB
z#oq<pSoY0S(k(es&e8GhX!t6d-K%zgFV{Mh=2WSEYn9)e9mOH{=lwoA>#@<nUEHm<
zpH{7s+H~nqv7GVG!|AnulSEZ^t@u?h)ogM5)yp07qMiSq6fLZ;dGPb_uEQ?x>#}7I
z&8*yCxp%tcnY)trdS9Gq^^IL{AU5}3)vZ%6pB7nFKldn)mM?v|-Bj~S-DlxB#>N}F
zXC5fDJiO7dMbuRFQ~Oubg*sQ917b?MwrU0X#VRhFReeqTp2~8*X`v1=CsqcnxihPL
z#?JEK5VtJHqB_BqMpBuFXVtI0w$w1ZXI)b2%R>n*-a;bXHFnY>CAXyf72kK3N-ta3
zA=IMRlC|vN>Wu!j^M*gUgqbGYOJ?#C>QwRyZkyGTwOrR{-dpvEmhaU8Cqt`Q&C9nh
zxqG5*RZB?FthPnV))m~&|7PMPdED5Du~g7UZ$jw4E|=Ekhs*zJ?77ByK>c_9+Afae
zqL2Byvc*IvzvQ_3wXQfe`@lQ9{V!{JBO}8tCPgg@wO)HM(8>MWWqy;$Lw=9rd;6X(
z<5Bli^Yr3-q|tFiq<urhtd-kUSwa+*N}L0hxq1rR=-aj3Xm?lFPB*tzUb8yf#Z6i~
zSMQx3e>af7b6Ja9Xw<A0kIDX?ZEKfYsSl{ud3|)VtweH{g*E#@o_+oXm96d@AC?;I
zQp=Vw&g-}`W7&e2ohufK&zj|Z#FRZgy)*IT(KuGl(0@MedfSwA=j<#r?VGfF+WWAy
z-rYRDd`b^Py@gt=yb2!r8fvZ5UCQE88R@}bzwF=aH;j>?;W1Nfj=tX>l2~wE!p4%F
z-LZbDic7HIO+jfE_x}vuQcq6tl|J7y$7QkqlT5kzo_HCyN1rb%Jlb+p*2~q%*HQLX
zYp7Gq;?vpH1=GC*Zze{Z{wY+IwA3o|i1Lh$xuVX`wyRa|(?21b{#?>eJVW!yWTj{`
z(P_)3e0a^3r23_IiHwQyMx*COp)()tXx4OE*#GoKeV1mOK|nxI;I7VzyiSW+qNb`X
zubLO_nLg9?T4=|T=AD9Evt!<QhiY17RL)d9wQd8)q}0`${WV*7G9KIZS}a$#p7!CF
zZ?cx&UssmLy|F^;T2~fzmDWa0`K-D7w7+Rn_-fgr1~<{BLmeHL4=rk46|MQcq-@r|
za-BO2XFrHXUaBt;Imuf6c=wJ+8`|5s`o;dpTxq}e^K`M=!N;xF%O2d>88Ri%NjcD!
zYmw5Qr?uah1O>%;*IqK2%))el+k)-b2BUJ@ge&v=3T`$V&8T|#X2;!M36qj`te6$O
zzf^BRh}SZkTgp3D-u-1{a4K(mDR=AS-+w$j--p_A-KcphYg)AbVttVG55AYt2Rm=;
zpWYzkB^auud2BAL>rNM&q=o)RpXnUkWF_BOlV)^O*+s%}!#if-*)!Li4t)J=?UW4N
zD=S)p1&fqiPY32MFSrzQZLV|L?EN(!ou5=RrkzyUSQ@Ohs?hH_-;3p;Eiq638oU;l
zDwf-PU~8=S<E#twbY5{boXrfZ-*>U%%PP@TA35In&DRZ${A+Rdyhf6$_<x2Uuj^T7
z#Obl`S}Jnt;xvQ)-;d}2XSj7UBkN8|;r?~Z&u;iC_rC1p=x%$@|L`@FX|<W<@16t2
zLa(ZJul3t|>lu%8@}`oXx6kG!@r(3?Hl}EC&)liyF!j=mIRB&it`ht59)=~^#-`S9
z6&ATBYG3U?WB1Xs8H;=G9}bx<+A7t$Smevp#MR-G{WkmDQ{ORl((ElE!m>(T0@Jbz
zuAX|b;lp&<Iro>9@ABr`a3@Uf!@>DA@%<5v@0@kTPibC~z1A)I%tyvD_{Fr(YO{Xa
ze$J<tRdcW1bHf4EYNdR(fWBF~Z*^;!1<k#DTDg9<M_l>cl%<uzT01-3XIURPdYsed
zS<<$gr8gIR>^)<9#EV@dkN1vYdzYx%q7>(VzI!RBcPGj|^v)A{6UZX#(h?%OYU_;o
zD#zzP4%ixArPXQlH8VqBZhG5m@g)-%ClyU<-jS()x2yW_zptI*LiQ*5Qy;UhI#m7k
z&!(qOPOrK7u3jrnE4H@YxBraXvSoh*wsJ3fzc_cRSlG8Yx-0iEGMr~fXEHZoy1bL4
zqHUUP*6*;@;x`=MPQ88dTj!dk7uY|S27PS3Dt2z>315ld$4;B6got}{t+*OCGfUJt
zyy}{o?8lU!i?3#F`C-F<y10AISyNg2FE^_*m+rj3qkZ~om#Unp^{*d2ITc%Hpj%h7
z_~~uMehKq68@?5tl$_LhS3KruR=~5FHcs*_Y>QM*ukx*VxZZD_@fE@HR#ubCRW2Rf
z935RJuei8QaVa)v{QSuCKf~M$`#*pA&k%LB{#MWJzj50a2AA%Re0RBc{*OuW{|xW{
z=>2}aQ~h7L(|?BZm;YwhzIDs3|F=H+!pdFutGC>F{!gX-KSNLXKV{vPqYn)~SuYS&
zdtdTz`^t4%mtP0xdY=v!-n;kX$;9Vs)oV9$-`|z`=6x`8XK~!z{|p@`uFQS1WzJ;P
zv=<Sp)E$*;9IaM8T{dgy+P#)`Il)aGRYwm$3b~u>TC?5G#_YDC#eatG@_)*f+I17_
z<ICM$zt>;<x&J>yZsqT3sW1NQXYFJOz35);>GJZDn&;J)O;?nIi{d}D`%OyuXy!0=
zdXnG!1+%m{g?F7?qvW#Sl8WcVpqOV%l5R8@iJ2c&<`a$$Ygy3r_G0v+)nAU6yI0Ll
zt|@R|*=znHi|fUg7S)r7J(Cjii(?-;uUnSicBa06-IE<ETAUo0RK1#<1FrsB^>8_F
z>lWQ&%YMfh2AP6gM`oM2e&94y_v$JQF%8~zrSp^b%$TcNEH=v8n|H516#x6i-D%UR
z7rv{?C};N4nZ*{>&$>`Azh;TY&LzGtEw-p;uXa<p^X?<p;o2D@?e=OlTq@4bCX3E}
z#=(3dtoc@YeY&cn{=YZV)GfUXN;)1HYm2Oxdub)L_qN4OZ^IuGFTHxPuyX0OA5x~W
zd!=_wo3zzqN$g!Y-ldaQpOsprZ<3pIzUdv~!?OI3lMHSBm^QBvY0C-E=8xnG>e>}?
z?eeO1DZ#IvxY#~YeAme-@^E^nNb`~wClixS!Jv6LyQB6>?bfaLdY`<Ti(Rg`dis+f
zC94XN3T@3LUhA1uyB6J6+%z}v`;oRiM_+&WXq4pjEH>)*;{J7N{}~ql$@JZKUVn35
z&%wXXS-L0L2Ih$z)!BBVYg_csj$KC%`SG|d6sYVo+mfVnbA?9vg}iWq9q+H~Kl-0x
z-<7Q23j-}y<vn`R)OBgm)S!Bmkf%5E_I~F$duho+!5&T74uuz5D)0Sfrd(V#DQH!;
z;;Q-Qy`v_0OtCX9k7=@VeU!0EX;E+JPVbhzi5t3tC#f6vTj{5mK5C4#>ULVH+*2%S
z5%u9-?6*4)PXv}b%#_g$bq{Y8eBAd{P)IeQqi@n8CH<<?><@E|9>@KAe0YscecIxQ
zo>`B&F1tOFHCw!8-}N<SySD4ie0kqvPkhAe7V%rl#2K%>pF8c`e}?5g4sR2LWq8=~
z`9zlPWqcofD<{9*T5b;8u@&#sX5{{Rd^fcI>9qCbS7QI3S}%DsTe#>^P3ZULqu*v5
z8<$(SKjpc)x5Ku}!qZeHuF&O{titxk-dVZzPxViPo%$G9SKF%f;Kfpv)q5>BJQ9-e
z+4d;epfj$r?TnzoN^|#zAuFZ&rd$!y%33b|Z_!=Fh{cM>oF3&Gn|rMPvvQZM(vP)n
zO6K(zhq-Qt7AtMe$hlOSmG{=`?<H|nv*n4F$1eJ;y&AEF_3zzZv-aHfoO`kB&>UXh
zB;RxIl@8U1b+6>F^VlKc(SBA<$J%Gp>mOmSes$hF8NmIYp(+2wo+5rGkC@|1XKywZ
z3Aegv{b#rvI>qu}vY_$8t2bSBpLB}<XW+RjIbS8SQdcEN<6Y}K!<6G|e9m(m$q2bD
zq*1em%gRxI=@q9BFI;LCKhln{Uh}TL$LFJCoON33O&b@h`lBZgPjCPHI(YMkty25X
zy?YrH)Uuj?;(qBmYfaIP3PJxVN)b~PuO3b+t^O)HmD^UsZH3VEcz=)ni<k47EqCrb
zEOWWE)F;^2aEVJ%M_*u`-chAOi8sC(J&sACr5#fOosNK3v3F;5cG)aSI;Q?0&uwE~
z`QeHKhvoOpc(~!pqxz<)UW-(^X0^<FyVR@MGkDvg<>k7S`<#{;y|B9SZN}Bolm8hM
z_DowFJB@q8uByp5AAZr?5>?Q)=&9LW?q!dZX3UuW{H2iATHocJMQQc3?}xjdO=X#K
zHYrOqu2lEt@7BH2o0{%C5k30L>{-`>-X@29jZQwLLr(6g+v<z$>I7Bz>wo@a|IhF}
zq(17ReU@<k*Q$T5zSoR?Z@SC=PpR-fgT(tkZr@sdEAEPsHk<p9OJgC2$_$su`#vfC
zX|i71=@lHn&$~{$O4U4CT7S}uiVB?>G4)4x|7Q@K>hesoierOWpZiUdK*u%0B`+L0
zYNFRRczxEoR?t1`+JA<k^j-HgYr^Y2dbg}Ju;{mZd++?eko<rZUxaMq7b^40Wd^S<
z4rf|wx7Dnq{lw+fryhAY%W*ffYiWt6&PpnOSaiZlVztrXBOP9|=F5JoS!^xv&3tan
z!n}>5BHN!y$4%Rz&b~1{Mt7mlrHFM|7I(Jo==d~!(P{sGpAPS+So*H#Q`DW9sxzTl
z$LinTH7hw)TK_6>O3THsIidanCSI#%pYF}SS61P5V~w@$tdeZA{y+1TOy@mvW(m}O
zA6nt}=;^BIvvcF}YcjhmCKl~FbgX-${*&hyo_+OPT2tO}FX_vi8-iLBr+RGFx)o}r
zyZG6XEd7X_?}aIvhvH7HIaL<LU3)rMx>)Gvrq^b*^`++J_sbt;Rd2HqIvG5(`Ip13
zywi@4y5jO;HWc1dR`OUgXP)efWy@}u2Dd~9{9s#gbzkhWc745<{PX>|R++1Ni&gJC
zyXxs@fhkuSer$X#99g|o{@JCa;itqy&CX>`xLPS(@P;$>sH@MeL%(~yx>j|ceYCZw
zIKY*0!-j`hYql<_&({*y*mdU0BCU>ThXgl$j8r=1yLPYn?$FO}*F(z|PkFU`_Kcj?
zpZ-Tfo^85O@nIk9w71+6GId2~Dh}HwmV7Fn^+xzhj+2b<<(Ah|HCJ@CEcn*^D=%K(
zbhYZ8gKnnBs^9g^D$Tm}lsmHeV*gEj?&VdNLc_M5)t!Cn$<7q_K+m7`j;o7Y0*sdI
zU7Ib&=Iqfm&-~TjXF{S6S1G9Y&8S&^H|0OWhC5fam<8VJYaFcqb?ruZ-GqPBU;TY{
z?(~uW3?;wL?>bt~<0o3*{%v#7!G5`}FUiX?-%kDdRZDdLp|*L^9QsOZ2Iej7-b+?^
zht0caIPI<SQu*STFHu$=rK_$!>*lV%@p`h-VVjCsszpb%@A8P{cbbaY3cD@qJ}SIw
zZql-~_JR>xbx$gM<SVOsY}smb`sC`&_KTV4j@-W&TO#SvZhkkD=^W#sxzd$6DVG>F
z+;EyLrD^eyWu~>YdB5Z=zA1()FFP&i-~Hu#jamB{p*vC<YCC(ia=E<}1%FJjX;jc^
zuTPmV?UCZ4cg9UW1lx<Z$cxRg&y^7r$a*K{AszH;(Na^cuB?izCAHDvky1=+l8nAJ
zd2zh>w)0HtJmpTuhwr*p%@mEcxtMTOXPwWl?WHp($(dKQgy`>1I&t^)zg>%88$4LP
zovUC;+-ffc$&{%N`tk~mTtqvj-fmzi3DS?A(S5Ie^Bp^<)?E`;d|5X6s_e7Wnz{Gq
zxlK=8d`<s91Ml+v>VKpS=NKB!HW79;x#^g>>&Z(2LG{^nXWO>lP?+VX!0hq;+-bpg
zJ!j)AQbGkYe)||a&K7;}W53Df;vExbE^-K!burl!;kBMKMD=Vk3vYr&6pOX;Rk3v+
zkN7Bacjk&mU8|S6`&35GE;9d+>i4Ww;g?@@tz7-%weyq-2U9&-pI`lb)|~sG$tA%@
zH*3=GW?mCc%&Lewm?7c*SF`x~gZ2I)mtH)T%3QI>tiH|h@A@5DQogDYn=Y?@ZY<+v
z`sR->v&xo|hiAjKn?(CrJT!ILu%34j=Niq);U8VtXDwPOw$$(b$NDm%m|HFS{)^AP
zHEjBIS;+Iq+grh#Ztn17eqr@*($+Rn%>-86he=FsziXp&1Ro^7Zuls%_sHS}+qK!H
zYNt<IZ+;=v)~Yz<&DM^c6ZMq7Id7St*${K=!Iqt!JGw=>j)#`rQ!->{$cxtgX`RYl
zdi0sn#@Na{X{l1rQZ1n+h1@LlchoYbh?WLPd1UFRTvdtJ^q&~ASJYBv!S|}uM*N#x
z(^%L2&7Txg^DxtT?}G(l->=vI?QY%UJ=1=!l5vTeka38C)f3NM2}^HHzZ}$LT6A-f
zqO$#>XRDTMxTF*vt@D#(UW~kw#v+cXE>2dveIg3^9?oVtJ%`Jo(@$d7k^@^Jl<Hkp
zt8KWqYL?3U(D##CT*DStROX8An!!CKv3ye1s)@_DT#mlfYv=g3jJ+x=Xicox!hp7e
z3)Td-Io?pYD^l0!YVdUH)Kb^0XB9me1qBlv*L?c2Qfp<1%iWVMQ(X?QzxZ^!*6G$!
zW8q})_BO`NXW4uV&AI!sB&5zhGux<|<YoN2UdeOWT_=%~Mk+7wXyvWGxixR^m9v?R
zrw(0{yDYDF($OupdV9*MudbUlb2hySTYo;0YkQEv+x?fK>U!@!{Bi&4-)Ak=<sap?
z-_5h%ILCVO`RTvs{%5$dscHB8@B3H(K0AMVbY1eb-)j{Q`K(Yic(i3TW3-^_j{P%d
zY&VzdUhN-vs6IK=>TsxO(aknn#g7(VuRhLNDWtP!Ua|E-wcl}zUMMbDwn*^omY8cw
z6%z{{*l-`?klFkrQe(oNDYN&!jyL<lUfk|^**`*S<>hCq_hy9NKW%r`DJ0(Czee$N
z*osfB)8k~$zLCihP{~?pwK;fA%%rTzJR6pONbsNh<@*w=hbr+q>rGZJTW?sgCUyD)
zyMtYGe|v^nZF%~+vt{Fr@0)iSZM2m&%?_P4&tuDq?gjZ<TDqCtqrUgV^|-f8ZeY;$
z$g@yecJcNuDd+EN%u94-pRL^F_n%=;(t*g>+Y3)t=&dwZ<|1;fX76pW-~g8>*|Yh_
zxw7IN@^<7-6qsD0?48km@?}9i=OZ@-^YxWgaue5|dA&R9d(F}Nce>}^Ot!sI<N5u?
ze};-%l5;w?xv73LSaeRvp!oHXjSj#5n5JuKF85gJu|OrH*ZF-!qV|rn>sgj>$P#!P
z<Yb#R^=zP~<588r^F&_iY~}T_wVC-tYDKwORP1!OkG!jtwOrXBiBzsNmGJ%0zrQ}|
zRF%v3S$x5|r=KpBcZ*(g;_+{m)0%5|W_Ru0w&+xXPkCkLvQx*TYo=5<y;M5cWnI(~
zDzN-waB1h7iRP!AZj`-k^ShR3bU9+tfxlu3FOAfX%t{Fro)w~W`SP=Ommh9;lvO%I
zuwFjRW6Ke%D^EWcY}5;{n=ZF-|A{FtR$Z0Nv99;AJA3IlYuINNH+G2`!dbh+yH!4}
z4*&S%l4z@wC`-w=%c0KO^V=>jFR#9(A{?lsBy{>gwR154z4>~%=B+|;6BSo@R6qDy
zuqh%=@IyvF(|HAp=4CTFg%*F_X3}c=E;K|)J2&vrx4Gvg%dd9Xt-F+A=hGuwxcHYu
zRQq0vKh4iszj9Ja`(hpcm-{;=f2mqsG&^2%&9VhAmwUDDTC_ZOvaPGWqj;#rflKqY
ziTu{tcuu&KpMT*3MO7`S>PIto`Bpvq+UDaF*0AsFnb_H3<yHk#wpSf_X*Fd@Y38fD
z%QcpVMpxzvPPzMRsc7&Gt5w%d-^#4Hwr2r{a!%E(!r;)jvam(<(FZH^U#@z}`HbJm
z=5CU$*ox}iE>k|2=bEYH7xOyBirf;J8Ov(nX*X%^qLgyaKT?m@y~wq5I<(*o`}3Sc
z!__|%w_OVQdYQ*_x~uH9gC_5KrXE`G%hh~F+o?G5r+tpi$N06^ORTy2c}Zxe#xb46
zhg3NYFRyeJQTny-ZJfSo`{jD2%hI<mrHbn~Srl|U{2W!Uz3a4J-YOOeclR(Yk8bg~
z!F)STsuU!2Jz8>5^oZw5k!R|G&%Jy!m4*8lzCMcRtX(l}#<yAX!#!>^a#!q~@^B^h
zifLUFmvdQ`MsW*!z0|FbxObvtt7ycOvumf$ig;kpd}DF<<Xj8q*SZU|{REdBuYVME
zJESM>SA`GgYS(OW>3KR!=6kx;B~Lmhc+vgr#3r8)<$0ZlYC{E&h`VWvM!QWa3FQ>K
z<#j@Cnf3*dZtsA;?bWi^VxF_?x+*Tq*3*4T?6W}RgwuY^kIRG(r_9OODfU4^dr5e^
zPN3g1-4H>Q;H6&exmv-VA*umCbJ?dS*9*Szadk~xdcWIDYSp#OBS+aAj>fQRO!&T0
zcU7j&&ROl#e}or&nV}@>6gPK{ZFJa#ymLjaPD&p-I<97Jn*8;#lBq<;UukFI3Gbdh
zSjn`a`<T&*_ndn=Pig#T$Q4%cY!KJjH#^vCz1hQUQ}UTU#O)DP{gV4?dVTr3I&uC>
zrpqVS-&y;#SwC-aUeQM(*MqK|JC4h!OTKQ2N?JDIvp~nU?&@pZJ{L2m>3IIuUOk;x
zS8v+GqCdK<Y(f@Zvo?lYU8b7g&-HbqklClQISOwcuTy$Ay=R&6<Rh9DUSjLhv^hGn
zLbp%56fXYy^drxYg}M?Qm+u|f@aokT%U|-Pa|-<oJiF>!T*GSu3bPZ1Qgn-sAIe;9
zs^oFrz)H|iG$dFcHaM`Tv(9k$-jC7co31Z#@9@6Z_c~L;_KMn6C(n+bN%vCT7VSK=
zEIo4bw2D^d^6GLXPo-@NI}~MayG<(ma69N?_i0}xVIe_%G3zx8?{SxQX|YV?6u9hP
zr+2BxA+20{hWD&`PBvNnq}Nxa44U@8UK_70Bz9!htP~Zi)@_r7o_^|YyQrCGDATlV
zq4Q=jp~J!6%RFS*Y+fmfoU&*a)v;ARRIikOr_`)s-rG~BI5m`dZk_2qd&*|p%qd?h
zG#{xPzc|@hc!J)Gu8BeGm*giO{H>ZD#_`A}qOvlrP1R%C!)N|`^XvCsSbjF;_{GWT
z?@ATkiZ2n{Ueq}`N9|O>F=wviiRupxg|v1Q3f6Uf&Ag)7Ri(L1$#$Xm){K&~ay@6b
zmia&S>rctdT(Xm)`GBmCOwlx@qv5~KTs8SSF;8ANO#RICBO52LJl3YS@z}$|2Akzp
zZ90`DaA}iD%&DTQ+b*YDZu$^=r(S5G*5u`!L6J3=GNhj@EqirDbi<XUUR?`UM@JiM
z-<jUl=8)F0>%tA5Pg^`68!1*D-E*z8=yRyY6+5lA8+-hNKPd*Sy!<71^4|M*FCW^&
zDH=0Zxg`D2ZM6wIFG}>76?WYDCM@Q9eDSfwJSUY|Q@K>EN`qYNwARdgR5e#l=A>$H
z{UImkP^&Hf8P<lyJXiEMxBlgt&hmp=d(<{;Jv>upQ9@tp(;3-08G*SRmg0-2d8uA)
z6^d~2$a*iB*>_)eanPMAOU6*Awr4swvQAy<oW#h|*HNut>9O*tU)sv)557*)*i;+a
z!luS`N3^u<v(eENCjA{9xvJ79<^@`H`q(T?v#-w(ayooqM%B?hXWv%nrF?biG_ZKJ
zOlx}P%ih~N%Q`M^|Ic6=b}M|o_4TfK-PzK+CcQWuzC>-?rm2%{)J`4YN|^HDXT_qm
zY3xjkFLhc8>#ltHc8N>oow%=yf?3Xr^w}@@@Iy&u-g&EKlMgOE5u+rtc=6T{%~MCG
zO_NHJVcXDgN21=~xaMpJA9r83wPyprcDR&_ud=(kd~x+;iT0!I*Th;|uQ~X<VxMXo
zd(H22!#ok813ZSC(iopA2F@<k`r&r7_oGiqkcavuwG-<$G5?$%eD!YLrFxbewaIBS
zT%JT6H?#^97R!69(#iI+X-QYpQq?WprFL7*oJICpd~rPK;>jpjAK;O7bj|6+?Zs?u
z`_w)rJ#kS{QEm?xI~`-W|KUsZXZJFi&Kth*sAY|lXOpN<y1Oe&ZBf#quFxHAlU6!y
z7FloQs=D2%yxb#1NNej%m-9-_YSX{mlM_`r;Wo!)tKRp<FH5WTYCN9e;IO|&Ln_t(
z^R>yp*SfiXNqi~n=JtHSwf=h6{?u2S++~E8d^`Jf&g0LIF6&*J;gn>5Id}WL*Md*E
zCYH!e%-iN#V&KTNwpu@Qt&P&d^-cd78YK2Ho_ViSID`4+jHIqzCC?p>9#}M^t3%4<
zt)NtS=<lZs-wUrfu%!AX<5E$U%v*<_o7}zRJN-f<kJX|8txIV~!(tAdWj>g%mQ?R1
z*Ed7-zOT32>3g@#%D?;1*;i1dbi(%B)4-obFNF((oBsJ<cvH3I#JYo4UY1*G_G~+T
z*Qr2$id=W?yJD@0p^hb;>vHBkNoO%yZa4dke8ZlcJ&BhC>K<P4bp0yq>$D_OX-Vc4
zy}<WT`Z6;Y7b~rt{4;d%>DDC%D@4>-CN;b;slPf~)Ys?ZCbu4k!z<Q=N2VRsKGGt%
z+Q&6(@{(0ccAruY_~|}vk+xV~{5}iYj%SzDFDB^z=ABb`WXfr;xjOcx4XsnGk9}C_
z_4|<P>EsK`u0ERMGdEN$&~U+teQ)<&?AUhgQXlK}Nfp87%N$gcEjfeY^j7u1y0tZ4
zss0>$zWOb-`Yqp8VuW@*1s(5vQL=3Ji%qA6j+U*Q)ViWhX?5uu?^y|YFZ)%Z*4a#$
ze5xz@=ZV>;Z+r<nz+B#M`p!esV~SwV#1B`TQ)NQ=xLTqw$Cm0ybKR4Qj1!u4Zex>w
z2G`W@Yt0S^^JiWv%b2m@z&($BIlGoz;tVy??7e(S{hFBhkB9Y^d)J6_3GQ0OxhEs&
zuE*8i@d<xVcTBXq`shDH#j(|2j_6t2e*T_2_q4`~DGTn1??0W*yqJx#*W_V7w^fnn
zg}f>IZ*SXF&K0dF@FO#q^+D3+c`G~E3%{lOld@Z%_W0}C*!(#z@v@dnuGu|xn^An<
z(rz_N#IfBK=Twg^3f~@RR9P=nu(7E%^jFKmti1Pmt4sSfl;nuBv`?}PTR%~BibmH_
zU)8{ni%*sES>={VB`}$kWpGSi<)R!IdAzGHD^lV2qx&0FdD3QhHcqXZlouNNGwX`9
zVwakYV_arw<R#uVjaF;tYq^?_g+8Vf$+PqB-Ey1TGf+WDNp9Iozwdfaj!&=ux;AcI
zuR%~z_@tSot!tLP(s0&ZX6?lvGFww-AIo$VSF`Rr6N9vtwJOCWKGlv&bO{xFnDue-
zziW?{xNX`Sw`{s6uTsdDduFGdl&9{y_#xZyKf?hzgH0B#oxKg;bPn-{s{1_*d}^O{
z_0?ZtUg3$^<>yXIzpLk${$+QW>&CH#tLwWzd!=od|LwqsRkB+{9(s!>ylmgNqS$@a
z)n9rtf~BXAiAOHFDiwZ*aogWJ+lnu=oi=}#va#qj@7d6n{C)Fzx2)+1h=`2dDU{W_
z==ghCi-UU(*l6VB+wC&?cxvrCz9g}gm*UPX<h4H(AzHNZvPkWd%h%L4eqXonW4hz5
z)tmR+oLPTeT;)A?t6tN826q3ixv3^j2Xm!LYaiv6?~M#v?xOW+yZ_hRPV3&a^E%l7
zExUAn^27Bd+CtJ+T7qAu*t}f*!*qM??6BGIeAqNzp4HndyKc??N!K6fCcfIRb@uUJ
zKi3?Y?)xQQboq~?vJ)m;(w`={u`1MsExts$F4u0w*2<Y;tLl?$wCxK0HkxK_Vi0H0
zV+vP4r7~l}E$78)iUD7vpRkH9HuxLc;4i#pq9Bvt>fLECnnHH2Jgc|b+VP{y#nl;A
zXBWyuJnHy&EJlA?)#=sm3;w!0^d>ntbsGvPy$`WE{PZpN>4efti$e;(d@JwloqlD5
zI!B>LS@$a4`5duVW8)syFLf#rm}~p+J!kOUjsF?CJK5A2x>j}kK6|#5@7oj6sVq!v
zro|l7E^a^46(bp~5OCy&MZ|xG2UiW^nGdY-E&HUhVO!Qq*Z$SLUW>i0I$E-%x+cnQ
z<<~b|{q*@FRihnU$+PBf$>uNf7Ak7~IWtkJ`_&EBy<c4B&fd_mOEn}sU`o9@Yf$SW
zrPZ^Jr`!!#HY;lH<V#;egRTFGe~iAE`=Gfim^~=(s@sF>mriHCSh;2LvURb0wq1Q=
zW8u>iB(-zV=~LRmDl1gIo9FoK*7uKHKBLF}Ma84v|EdpFPSyWgXur!f&2r;i{p|jV
zI-gx@zN+agILlWTP<6(yaDLCaea5GQ&eumqyIMN#I(Bd0>Ed?hP&>VBr@W~*xR}x(
zbFb1h+9y6Wcg7^I^^;d$Q{$WI{!F9vm%-28Uy64{;xv@(MZ5ML-!(1eXzMq7+Xx#m
zjaapu$W=;eTT@bEzLu|jX|=>+We)4ZAT!NHJ2rP(L>`vs3p*_1-RIpm=iEn^J5{2;
zI)q#5vm&-@%;e0~D!Y2`YmRPttA&gD^M{olA%ea(hl9o99<6^TUeBu@>cP?Jcqrtx
za3ELOYSXB;`c3Hq>-7H_*Z#Y8`F_?0{hPvHl6PI$I5Um$udcsG^w}TFayN%8V!C-Q
zE&Z{eRolvgU*j)Fzt8$0@{xN{T~B$m(#$kgd+*>&V)dV8Z45Sgi>JL=<Eng_P5JmD
zLza(WVplnuUo1MkZg#1h(~-%dB1&4Bfxi0>iFX~0+$Hzyy_MPoH6<${t;{DYcOCOA
zQuwi@$7|LSugu9(tB(3jw0$<K@PzB;^9NrkWS4G<aN*q1(W$mb#p6}zJ*kq*OLpIC
zJ?-~Ada9B@_01Jg^@??eRFAAWW94@?cG|h8U9Yy^4U9U-%NxtOM<bl=yy=F3cI{lj
z)xw$aOkcb|sG9G!TK)5dlUH2q#k4!^Z^id!U9E9RHQLSJ{Z=@tdzye`XuU>kV9uj%
zHICi8-fhqhQ3~a}`Z4O5<x~&u(4{S|$;+-eZJJuHv+a)MY>#d)qc8PSBPSeAP!Qg+
z{DrRb8T;K6w<P80KRbPYa`39loJRMbTTh?nzeXqX<G!M&5`4l;+5()4GFJtkE!oxE
zGF{!(f9aFoJ_-Ase)QTIf6twJPG982>OYIOU6U!=z!Kg2eWti$zv;%nZ4tMW4;-AG
zvOxIo)QP`Nd=60h8W^ze`_Zh2wes~-Vl9_m%T_G9vEaSU!&e(5Eq4_CN~;vEd+W}<
zqhixKS&dSmE}<3|m)KW3S8e<!?=R|i@U+L)yog@cE81l<r<Q6x`4Cy1pma)g;+5G6
z4;KEFo1SOg{ljsyPx7bY<0iY-d}jT#rro0I?4p{~JFGvArv~mc`p?k!=EaAp2G^%X
zFxM9=|9MgQDfODzM)MsZr(f{*$gMPsSfpkilK474+jrFgr92n*uycWT^S4H4%gZp!
zN!KLJSG?XB@<`}tRQnH8G1>d4qV~ow_^0rsW|7=#$#;!@|Gvpgd~0yJ_hqwA!R(2z
zmUQx*7Z7&YU;QW1cbm?^{i=#*<yJF1dQ^5){Nc|-^{-80S~#t(jng(OcCD<~VEy8m
z(A`{aF|n|Q?+25g_qptr3}*W<$>!#U*=Fk&_1w`|$e*_9?CljZ-hJdwJ^f=h)4JG)
zD);X<oDKnX4UE3dy&9>m${x1v-0QU5Sj~Ilf5m&lHXZVjUM^jnldZP)wdR*Nn|;|e
zuC1E`oGw1dHLd???|U^a;z+~<wyTTY1c-9jyLGih@9+7s=h~X^2g@euyqK@D>rBb6
zC0`1To}OYG#*xl3`NWw+pY(<HFFm|nZS|sm0#lUqJJuAnb11zs;|p8;T4U9EFUe;s
zW^U+?@L>LQIbH0EMP$mPEAo$6_Hu=-URNreHc_bN_B5Zeo9hfh4%dh4d6q{0i}m-E
zDU+A5O|!Pxzx-;!cP_!5K`#Y*_~zQ&oo##X{Hq(<CAJ^G{@64By~Os~drb0Q=1yb0
zqq(e3t0h}oeg<!vn%_c(<)sJ0uDRT1J5%>tRz~U8dWqA|3=Yj)qx4{=j^c{wtiY~A
z_5wH9D@B%@I-l6q{#NQh?9(|$^&tV3_tOrXJvYr~UDXZtg~oqBm-Z?9O3YyPNLBM&
zb&6B)zOPGY@aa_M)@?y%TdwP_>w0taMEF1dx922G>u*gK`jIO-d;jA8I-gx@H74sU
z%Pvs-dF0m_=fa5#ZO%DPymBkZIe1xL{4rVnt*6Y|@9KYv*|V@LDzHXI)vU8(<7?r1
z4tuwSfk_88?A^0t&E);dZcY0keeulocPdh^K0G*lueI&T#JP_=XVu2<adI(Pd3Q<m
z-nU-6x5*wVIDh`I|H)-XI`(PrZ=K!~z2@*t{_LcPCm9NVc#mFuCGOYJ`iS}T(``~~
zcj)FyJ@_&EL|cr!Q=skQt_?wquDbW{a#V`O=`Q|QAHi(PvD`wfPStN!Pw8ZiX_G|w
zW#->fI}$E<W=67HhT2Ul(>9&kJDvDBE3PT|$#Jo$EX<WXeA?G}+j`T*;`NqJPq&9&
zs#vv1QSoqCSm~ZjC1o?4-CB)7nqAGav*unCoBWV@*3`yOztHyOzjQMvN_FhHvi$Dd
zdm9b%^O#JYy{Mn|ncMd0<JNSB;Fs(_a+<Uc8JlzN2;FQcxw5Nfo$!p?ld|}ycuo4g
za@&>nSuqMLrs%u*F3p}b<H$-zxv~k~n{<*2)}7ANO`Xk_Jn5U}fxuLuPTyD7j;r*9
z<CawIE_tQov+|kGwj1^p!OAU1C4I}4R=66<&IuL!ETwlXvg5Qty>MymvPA*id^#q5
zuemKgA383VIAgJ7etU(_Cw-Qk7eypLbL_EYIVq&ow&Y5Hhevtn_TAf#YRJAg#3se`
zWv^Cn*TTS-kGq$2-4+U&b3w_co0C(`Ze7~?_SSpFN3VW;Fvr=aBU7;FaAp0uHNW4j
z)VlcaZ>V{cow>XD)n5Kc+h_F?AJ+5sTtE5atn%57G4hrC>D+S^*U#ToDBZqlR>q>2
zrXpIwQL9$UMR}bGe0{88zvH~v#;A_TiZZHeY!+t9>@J)5Bd74<Lzk5zSA_I_%uEz|
zvQhtNyzY&&Gc2=Qyg3biKFNAvv{7%LPplG``IT3T=3N!>Td1pQ>7BbEJlV+UY5muG
zo*!f7Ce13&y1F^of4y61w@>D-h)2^VyDwQS@H%*l^QMDFf2@oH*I&JM;OB(v!Bbq1
z*zA23o4c{s`pne-4B7s#?b{B?7u{S_?-u;(KSReInS#4#Ps=q_HVXcJ@#|35YSGNw
zKUbFSyZL*m*DE&hiNDTX`+VnIu6*mAoe`72R@Xn4oTF^uEU+QUb0)L!QuhhV4K+J@
zSBIYrSk<wtEAy(y#Nge*cUSK*<BBV(J!C54FgIj{OKD-!s%7S}EqjF;9YxuXyi^L-
zcPXD?Jm1K3wwcDgE&i-&t(SxavUC#XW~@{dTei@pW80<BiY$47E17NQgLX7D>{({>
zXnA^O!}{s<mFDXAJuf=lJQY!Mt%J?)bI3xW`y1bt>@~Fg>aEwZ_mbbar#4<+YD(=U
zoA*pMpO9D>yy%?KHP6pJ&r(~n5<)KAsa3hRb<V+Q9`0LYuL}HKZRV<;nK9>#>sy<p
zYfq+k=u9-{@l`Tcl4fZ)x9oqXBAI=3&#~05@I!AjT9w|ZT&pk0d-*C)mMbcwTfE~{
z=xYtT@6!%)@13c*=}l$$@<U5Jjb3va{;Hdv6fB}D9&Wgz)$#0EHOBaYdFOtM@(3U5
z+gPCOu<GJ36)oQQ2<w)W&z?zbyYXr6D=*hi|5oO0$c^4JyW!=dJ9Y(|Q-WLnRV`d8
zbmD>Wb<d8eE_Xi%y$|-as=r#fGj~J2nZN#}+Mv6+aTn5V>-^YQ(q7pu$G_9*_!_x+
z%YH5vU-Dwln%T?V1hr?)GS_%8InY%^s=TZ|%zEdl+ouy*U!N7IY`lAu-F3^9iGso3
zXDlz<^d*cZpKIS@-;j>~469~MJmcqHTx^=gR68TJhriplZP#oiKgm5lmvvL>JukJ)
zYTmVIg@@PW7c&1Dw09qhofP`SrPWY2cV0H<WAkz|P4UW5^&~}A5yjIT9^F$e@ZT_;
zbD+9d`Sg}EYR;jqe7aU;|9+mn_c8MO?JrARV{#&A-}#lhYMxr$y3fTODdLuSk$1Wz
ztNUZCjyv30<Rra&&(YJ*o^C2#&lIHa<3|0amb`!YqP5?RzLw9p{pj@6nxZplk{<Gn
zm6c~wuk8DK!M<tHE=_^16U%=b)L7JHU9#onKcPd~>t`;wApU(*t*yjLUzM0=7WZU!
z3-?)Db5E*r@>{j%Re1zM`Qc>ia;pe#ePP}s(;jIFE}u1biB?eD*}lwsAq)MF2Y=lj
z5n&W^uik#qbdU0xI>GH?r4My4RejeNR%B$D(H-{a$vdGtrfM?<IV(M~K1Qp&7YmB!
z*xT>9Im&O=+|QQct8VchWM<tM&$?k-US?O3Nl<*4qH*@7Y>AXbTq~6B8mgL{nk2X)
z^N#ZAdmH$^J`UJ%B$c@+BxFfpaCgLv{pA<7|EQ64tn#RztfZTlvEgp#ACt}A{Bx7V
z%?{02{p_%K=@r>cadJ+(Ym+Vq>`wVEFk#w5xo;OY%E?v+ec0U*wW3cpYkP#ve}>Y@
zvi)39oPtR@yX+rvJH@BSn|!#oeP?M?u>z~iVm?u>Rh897df#r_saFJDYW0`&Uvg$u
z?4B#LLSJw%{yuY4Z2hUaL`93qTHSNhW=`7c**pKzmK`5h1z$7om~wfEd#3m*)94Vd
z{DwVF*9Bwk*`f|_I`yEa=GbeAGV9pxLwqX}kFE*1{MzvJQFW$`))EDa9KCr})dO1>
z>fh!564|$E?a`FryUVOQs*R-D_xiS&CmT9Fc;Bz`V_i>(;PPupM_-(-FRZvddxNF=
zl8X~VpVwc0Z6GUfa$ffAeS7CWkjn`ByLVB6Im`UL%YAzv+j@PudhGH`0|yn!{oh2b
zbkC_z=DD;X``WaF5+A>OR_d{I3aFh`cQ))tx@Vz}(<fWC6H78z+HuVld9kta(0MjP
zH;;onVeLs`^2ZYLlr=RjiCt4V>2|t)NASuuDo!&wCh}(}sh)BTZ##JNohf(C%sW#Z
z0~P&db$D|;5;H!rL1XchWxtwUfOZacrs;h<ct|q-%!-x81_vr9z1!u*rL;vdQKkFr
z_ROklx>IiI1%^w?*etx4Fm;m6Ik&lfUDbc4{XFLL+2^W)xrMYrY|xhWN3MbOyPv&}
zu1`33>0)Z7++^)-ZnN6%cMIF6-q){q%6&#<(Ief~i_=~@KMT{gEZ8k1=;3<cdq>UQ
z+eT-DbtE$jp9IHvbQ)cIviZn-ZMVxa@AkTIxSFzb^PM#Pcyv39VZDGcKl6+ak9pEG
zUJFi=-d^xZoHMY%HL>JHr`2S+EKj3vYXx^pP7<u=pWey7^r+D#v83f8QGu10uH>m2
zbe-!EYF;d}IBcWAR^C(FG8RpgcQZbH=jodGWz%ICe!DpPcB)!>YxcT)o9_`(B9wA&
zVUV6ziRXkpr?(|auF1WZVDm^zEo8!!Ew5+)w9e6-$F$&2s@;T5`B|4G=Ccb2Uz{8(
zvAw<Ur+?d@dG%9Hs=3T?jq-oT8X~_nQrRcW_t+yL*{xg}mtRevcA-Nj_G;$OF9#D<
zPMZ7;n}7VldB5+~{H%eBAtJ%yqN?F{6O$gqUTV@k^wfLW1nV^c63r`~1w>@<^^5(!
zrWPxdKc(pm%hDHjSxUp(y>6Y-dH8wpC9x2L>*r_bb>?mBD{#!NmrGZ3TM*c$FLfuP
zmsxFZqLN^M=jEy`ubw@9cSE?M-*2^#rc@SZ`BbYV$2mE#K9md%2;ivx@am`8UW@r@
z?m`Al@rN^}^c(MKTPc$A@$j`XO4?@PE=t$t`Z5VA%DS3eJrj1lY|<YygAc#>IXi=#
zELyzg+>W`Hw|D0}WqpN5tLs<In6jETa^=Nmx6T}Bc<yiVVyCLV!R1ZUubv8a?y9|{
zwDG`_n=wuEROY)x?Nhcsr`bEdU-MEb=kx6*yjS<0t|^_XExe+1nJG{0!ezI(+^3%A
zv{JvA+H8ByskHmkTs7kg&u7~uK5ojIJ0oe%rDsMxdQxZ8=H|WX6jq8_Rh#8@uzvT&
zX%7VqO4L<WuITW-dM|nDMW2s5{xir(Oxoq>H%Z=V?KK|tm=9^k^u;1??d+VBC(gd!
z+v3p)HLKYj!GgMrR6_b!C$rdjPitlT6KJ(_k&i&l+_a<j`YzT5H_vgtm1Z7!^vp)q
z2e%D`KXm3@4$3Wv-hF3@S&5`yy!=JMFG(lrPi4*O*rC&*>pw;JncK30&o&L$BwOd~
zHg&n=>$&hEZ(O3P?%GGe(>ayoH0HZR7w@@ls<vXfeAN9Vy3foj7CzG!EBF_A*zHDk
z$HtYF9#c#o-{|hJ{^T7|FDfXseAcY)dmDmYCm6h#XgB$h(^3^BQ+~_d?fVT}7w&O2
z7xlDSrBuIU<;{BuCpOQXHE-)RXQR(YpWpktKWcv2s+_cMvvn?iRQaWJP(E+-#H7co
zN;>!Jo&A<N)#<DFnRkjY``#{;i}t^F?f16Bw|e%O)%aRfF1lG=G+Xn}f~|1@+h@Fg
z$ltZ2wQEMGT<0U5$3i_j+s>R;xLYxMQEaSHUe}aK?Yn1m>|Ip9f$6KlJAoUwoZd}n
zm{hS+s<gXw&C*M5iwrAEUFV0Y`W@9=u~97Wp4yo;rH`2BihfixD3m$oH{rV7v=Xhu
z3xkc9_0F2H!g<*&&y`!;r_JA*ZOk??<znk%=Sit8g#w+SuQnWcY^;3yQrqfNO`)km
zieIDTEI*#@J(bOt`%%;Q)4BTouKCZ`ynU+|e)>q@m!un!A~W2zPtBV!^EGSn(V6KI
z{~6R`jh>lRbvj?3nfQIDpRTD*tghXb87ov~YB)JL2Tb^pbJ57l==s*;yJRK{U7Qwj
zY|Wl)r7io9xhXZS_!K8l+MU^FXC`s6=Z87tVe2P6K79w;)b8o*UhjBJ##EhUX1(!c
zC6yCdm#^Hiy%gv#+FY*4-fXY+`?!Fp<`TDsLd(rAd#|_r_}6^7w?N2bq1BoKSEp{?
zQhaw#QqcUHwjH%Li~sJl`_GV@%@9<x`Zt$dPk9vku}Al}u6)T|xp!V&@r2G8##u3L
zyI<Z7dGTZad)*~VZhAC7()eX~H^1?l@$aa4^%J(wcG|)BtY4<^UFs1FGrdPOMQLtg
z_rzA4F7Cflwm2wYE@$SX7FW;A-nbRFcE_8rak7P8m=h$Dbt%-N<LUDBIY*=SRCern
zdGuvafZMDrCEc~lmK5(k(r;W`m#j7=CC7h;ss@jq&LeTI*3%zLXRCQ^kC=QdXwscU
zQ?A5Gt(2>e7EbxSZ@O$kr|==BO)W|;E~aU3HY`h?y?Fh_))MVWnVmsOD$dhqT{)Rv
zZ>}XV_vhjxeiK)?tvvbsx3{<LQm+(w0r!jD?tkab_$Oz!e2MO}Py1><m+~vtElX3s
zdL=6<lWTJJTBRjBJ*~F$Pg&FX%5y3!t7fsk{@HGACu_q=kLsO%fOK7ar}yJ+_YeE#
zPr`rH=FRtBaYR|K&FGQPli5219bG&{zOt9id%8+qV0i-Tm4gorJ0_p7RnZDk_H_>1
zrluV?C&-Yuxa?83P^n<3XYeW=R)a_Eb2ze^GM-r#L`}_JdZo}c>-(zPPdA=f66xuG
zVe*S^wo9{~E!fWeYHqz!YSDY4ny06_?ggAF>$6_+>T>TIedbxKsvS3_ckiBZZS(yS
z!DqcXEAQpcnza3XwbJM9Gk!hfpH-7{mSw+%o8dCOyFU*<)>wAd?X9bli>Fjarre85
zCclm*n7;7-u(M31$uHSs!lRdlhu$p~l(=G;TxE5_o8Pr9Ch}419F8?<%JurO9X=0L
z?inq8_#(n%iIb9-`tm@*vf5W(i#|te<lMb8-eKk>(Zp*BHDMp0Ggkx}#?A8B^zhJy
z7t@7mp4s}l7|y(;WSyOLRzQDqdf@Jxf%X?$XM25k_Lcpy$~}YQHj%6Qlef$<ma{zL
zH&fHp(D$;b+=K;-v@Co=d?w2!F6o|CzuNq`%FV)iJfA$RIi~e&3_h7Yv#fZQ+%k5@
z$QK<YO(s{{1%r--i|x6W^e^bsOC5g+iND<%bFwmC@h{@LnSH50JTPgAcdm<P#}%jO
ztf#9Eb+4ZK&{!q1WWL)%pDek_vd=3Hf6-+*dSy$gpjnpYvFr}*q=L-H)7HMqWsG7w
z(^_wDaHa3k-=vKn)@}3Ezc{06&SArU<(s~iM_;{@RnfdNZFB0z*52!y{uy(2obf2@
zc>Cthe!+^hYx36lo?Vc;)W|2EVbAo{yKb=_ylrlAe723)yyS|rrb?gm8M_1wI?daa
zxYTBvuP(~$RrL(@yL-ERcY^B^?}D9W8D)-V?Y=GOtPg%3bi}eq>ECDlb*r8Sa*C=x
z>oo9`e>8pWj?eFX+f3G-b;|1UT6Rw6uA#2UmsiXEXRK8E+Oa0t?d?;QOY%osW@rVk
zxte*&U*(>3q3gNDCyI~6Ki+)gitmoeO1_hnyfjzLm~ch&U(Xc1_xhXSe$VrIl<d7>
zTdMh)rTNFamz;|*u0Jx{d}B@Ol-WKvwtP}Lo7vc1?i0IYrpl%)EhQ&s|CTj3<tD0@
zB%GdM%`stF$j`;W76+bn_C}oIy!FXNWkIjaqosZO6mGsf>a%?J)C7rGZSQwp8fVid
ziY`7Q7UGd5=o5S?(*B{=vuA#XJlVY4eezzd`{H6U;j+K^tjpDh=OqQzAHKz5+3@|K
zlGgrLV$wH1E<Ee7`o}rh6IyXj%G(4!c<j9%rZn~9>DF}%K-*Lg?&F-EX!P0pN6(Im
zYsrTSzH_=36!}M1UsB9k#q!e7)$gTL%EA!4sP=1{T=m-6LMG@fwaa_0<@Y1m?r%#|
zY31#+87q%!B^-XU&eLM8!GmOt&Gk1A{t0C7z3JN7#d~tq$&M9sJ=eId(E4qax?`<K
z`R?%W7oTrW(Dzup`09#{{HaUdZ=dy<uhDYfs`r8VORg=OD;a$1%+-${H_vVCYPhU#
zP%`IUeb<^Tg|5QB_FT=&R2EjQk`KG&xN}GO^GdDCMHjc~&r@-V;X52|vH$v-Gx`-5
z9@k&os1or|rf<^I-=EIj(@=i6r0T%W>U+Ao*DT2EVp9!WwbFm~u9JK}(wL+iRsQBa
z)Bch4Tq*xdj!ycSkm(CM_P0OM(GqGn5UJ52lqX~AYor+HY8evKvAyVW;+cn<I~|iA
zy?W*9spggRq*FY#)2QXvPsxTAKfWo4O$a`G>SBLp{UVw0iDD7qtuOYpXRR<=ec<)g
zy61{&_F1cPjdumDQu*y!v*6o|^4gRC6drjk?{<sWRwE~Gx%tDCmA1+I=0{y)UEON2
zGEYluQ{y?;f_IGXdiUkDe>J>%;LJO}@+0k5rk6R}-+g#j`fD3Yd|;5C@~PlW*W?~K
z-|L7z>Hob)$hWV4U8!KeyPPh^9hZDJUg78z)GSJhIqDl`?tE+t``@AnjxVm+52wl8
z+8H@vh2Sr{*>4`**v>wG=eg!hshhTCK1)vSnv!v~Gx4`U?u7{_MXoHL(YC&9;)bjj
zcaL}No8I?kW7qF_Jd5-cADv!fy+%6Di(^Lk#c<nRAK{IYJ45T;T{qUN-S+KWY$I}C
zx<+HxZRR4Qpo|*}Wi|UBz4#qkZMLTTg7ceCqBZw3W?j0|aaC9UY4@txsnbetFJ?XS
zO!;utiCtzp+NJWtUb#&_U0(Y-ic|G*ueV>;v`v{`T^D?0DJguuV6)zYU1tL{wno2r
zv1Q$|E6NAXS5&247Fdw4?;Y-Cbf>=6{!-bYkeiciyM*?e>{_$%+CA0-Yc@wjd)Wm9
zcP;%Ra>Ht0Z-1y~u1{v$+vV>ob69s2>X`~WSHG3{^tqbouFAX9PH(-w>|N2WUu#o%
z+Yjl!+UxypZ~U^=YugrAC?Cvc?Oj^0_ER7%;po)<^h9R4_g#vAYiEaP|N8LG-t+f1
z?fTgJ&6S_4ebk=$Rs_wsX|gYAc5mpih=n^{U0Q@iZ519(^qX|YDrstH`6_us+0?)K
z8#NkJmm11-e48QmJ0t4P(rvk-v1$z#fvGYpo(S%=bz1Fff5L9<{Gv_XEV+VWu41C^
zbHdr5y!;*iGpF&#N{5|GPThHVsXHrOCU0$-=)*<zS1)Z}t|aB;9G-sl@`}9={qJqf
z+&NLH)2`#q@@r~Z_gQT`FQ0p}EqkV@NqKI{4T<}4Qg`j*veSIuhHRT!z@79|GODIW
z_E5%J$-IX89$%^MUyfT-_Z<@I+0EXqw>iRl$zk@mOScl)O@b~N<=OcLEL*vJk+Drg
zbcfholSg_JW$X9eU$ya2bj4$V7XG9CA>LcAK1wK5*Vy$icfZE+RSWr37wCzxth;|U
z{ad0>RyvPGM~ktjYQ>}zT}}6rlhS5t`#R|f>*c+jvG{O^<dd4n(kM?|QN!m+ADgcw
zEBEhW6gag{%17t^$_2(jy+;MZmP}hYt2MB)-J_*8X+zOtuNkN7AAEAZs=w!&-pAlW
zZ(`n^PU&vo?s_#{Ztm9ps%t4-Q!{ne*vjnDJ>s=$?TZyDqGq|PWLRbE4~9!9_6R6e
z=yS#<I+tf0X|)SlovT$|b|p@C>!fdOGp`=$*OT9pq{Ha7H2i|R<hLBg-C7}w-Y<G@
z+JEwC*1vgS9-F50ug%?Z>vsK-D95JESvxMOvpxu)=v(l+`PysGTh>O2jeCBYS}i$0
z=|98M=TUWqb{n=e7cPqac9}0)K(kQ9Od)Fi-su^A_ao}QHh;JNsJ^e@Ym{?sNwvmH
zzmugi#3LPar<B}Hp3uj})h6Tn^rh61Y~4Lq?zrY~I23G4a&bAL@?_S<I2nohdg-cN
z*MHenbUI%Wl3k=?b#Ht5)!UCY+>*Ta{P+Xel*?*LXBe04{t>n7(4ywo!u+d*G$%61
z#$^i~ZF?MC6!k!F!pnExb02c2=@fiuo#Vu;XWbUFsAbcPi;9iveiua-p9x%j>-RS9
z^Xrx@DK!4iP+svhFtGO$^U-OiyVdOZCCY!-yL^vmcofPm@s0nKp3=fgJ}K>|mN-q!
zi;fcaH~7BW@559V<*-+tZEwO%9&2}GYuL*DI2XR-^|1vf1Ya$S)tb0`>#J?mE>AfQ
zJ-U0CL;2N}RZFg<JM=wTHfhBwt;}c3-$xx-F68`q!k1ZFZ*tTN%6*C0sWb6NzuAID
z%P-2aFB$%+pB26K{iZ&bh>-lf?HxCiQYIQ+J?IoRQ?+Bte+Hpmr&h6#9xgVwt~~K{
z5)6DW?cyEl_PxFh+m8yA*2JC&(peHaZNqm%-kSDZ`(_`wyyW8LXD_XEM142)R4F}C
z3iw$Yw?=37(wj?E_nHLzbWMD^qHTTFadwX8RhhwAGq!g&<QvqV=vsAc7OS7&;geEz
zpI!Ob#g!B|qI-Aue=O3rE?i!_FeT~L*9|^h8Yh37<eBqa^LkY#)G5#z%@nE1%xS(&
zX;s<Hh>c5++U`21e4~2NS?B%FxT;;aCcfRh<@*}>U7-!J@mW9Lofdn)P&A~=VnT21
z^DT$8PrBu#&3&!QRHFE3Z@tpSk|e*>sg8+?&hZDbRJs?PkUpf$wR+h#nO)m|1m}f)
zbw9#lD6qYA*Sc*EYM1zUCapQodMI;h<*N9)gA!9x&2_A92YJWJ8p^u7dM4Gfy)rj)
zed)`Szs#C4G*mq<#Y|ecR`uMDea@*@Js)tCbcL8^^D1|4I&5#Sb^SRxjnxkIckEj<
zE_J<MlBM1ySX{Yk>&%JwgxrFPHtfr_Td{>tZNW|HYS~<+xoJzU<X4r)Mz^qidiT0_
z$-fi3-x?J@)LHYNp{-M8oBFAjI$uoQ&yZ}Kl%{^>p<STtwbXulm4eitORuH|eAssV
z$eZO6(QXw#50@(JaCy4vl#Z>F#f)Cnvmy01UF%cUi0mj|GTEZx)8xO8ec!vRj6Jq?
z($~zKqcvC4Ufo}F<K6Njtl8qngmly7)turP%}u_Z<n{7ud>_2+p3sAv1-!Y-<<)s-
z-dU!-uh>_9%fdkZpXINkHr_wTX}6Q%&B~ieYwuo8;#aZu{5Hek%qzaz&$uemo*vt{
zeQq*mS$O>w>m)w*{H=l2Vb<R3HAN(Ew1W;IXIjJ=(GytkRM^q&>#@HtR+#@>DWsov
z?oXlOwUiXaLno6o)+`l&8Gp{&YgOf%Yk$5-DW#rMzJJ7Z%lE#dw4y%2Mdc;=y<(SF
zWG(Go{q@X*?!)gd{`=Tzej=oM`lYgHtB|axjJu<Kvh1SkuS)H`9U*7aw$dPBvf_{E
zQ@wF2%ai0C%iBvgJ$7_X3=m7ZtjDzGeSV8@O~9E|nkQXW>T8=V{oa0eYudilhQ%if
zK$Y`}*zhl<PV#f!baU)Ho4$0GkBgYo!iMt`yAQ3sa^<6|=J$>@`BSd(XZN+lo6Qf2
z+U4tc*?2$0&G(s8>R+3dJQEcVI~y7}tG#;3i7iKWeoGDHRoy;2H#+N9oK{QRk5{3h
z(_Vd!T->E$#u>Tx@7uGxHP)ylw_68xDrD?;bx=Pkpk}hdy8CoWpz5T^gMq6<cCFbb
zq|y_pwc(N6W~n(PN$2ICr1MNP^!1)L`(oVF+3jib-)8sj*&5=qP<&Or>eCHLPd=Pk
z-{QLZR<@zNz(*F#vy=K1``ovgo#L2Y)g8Il$mOs>K+$%)RnK2uc3AmU_o0o7MRe*a
zw#!-WC*M?ti99+Y`%A^==;ffWDcgg5udS$)e;pXL`MzSXiN%DRZ>^n^8af@~UY-6P
z!4T>F-s|-h`(^XK_GhjTF|83ia<cx)9xeIvul|~y?qR!}pBcv_l>Lm$HMjioO3OpX
zCVebD@>XWnJeJhw`#~2U{|fi%N+|i%`L(tGoJqlqYwP6P^b#Ile7U)%J>p%qpi;=M
zEB%KPWzX+X&|9y#HsDKUrt0S<d)L3~y4*DB+0|gCBk3O3I%8B%2Hbe0&ndQ<)kMvr
zes*`)W$rVtgg!?f6=4!PQ75LpjFs^}16QSKN;L1GK9wCzD&IqI?$YW$yK8>gp&yaK
zmHbo1PxhyFZv1GicT7IjUL$@_Vy~;ljhbs(oXk8d(GzvV>w>jwTy9=Y7W<=de`{P?
zl+5Br(bHlEFGD8o*`*~o^Tv%}+Z$o~)bl&5e%A{n-Mx29;lbWH_F8Yh9lB*d^O&W6
zar>t=(ME!883(U$C8*3=H$h3NoU1mt)T-oXWsbnK*ynl{8xF2gwF}nI><%uzGOfEQ
z?6{`LKYu~~&=su@YXn$7T5`4;S*>O{r79<Q`{}AlTi$owS2cO`V$tCz_w|BS{l0(Q
zyye=1Nwe-2)~~+yY}@0NhW&z}_m*UC-{baU<&utlYd3vMddeEr68vKAuIqAsX)=>s
zpWV2_uW7h!wNP(xn8lr-3N4OzBCphwLv8Nt({@rjk#p~rrnaQglc#UC{POSiJfE~F
zz$^1i$knsgvQ}xT78GX7$8I@qY?$?XoksVv#|Exjq*sQjD0^nscl_GzcIkS_`&#!v
z1)=5PT$NR(Cblo5XZyZ%xw_R>HDaUY>{VwkcJeoC2M4C4TSRmvxH$9ATGaYiYFdDD
z_0uWd=S03ody1Y`Uo+#gr{76qh0`_S%BSv}opMD>$E&ZYP-97kaKNgkD~p!j+xERB
zzgDE9Z&jtz{M4;hQ%~>HQ>dS-616qc+Q;h|qs$C%orKkCQ#o_=3hufnXt^!i^>@bQ
zfL^7Lj;rDAr3-{!uX*spi$`V3(;#2FS@KJ^3;HZhnx~_@L~6Inl|Mn+2Oln2_Vdyt
zrjAuIYZ6r>eykF?yrOoscW~>yr!@@TCHp=*U+s>0%ADD}f7Xn5n~OV7H)jj-)vqa9
z`(5xtskh$LubC@_wxzP}J#=c(yb0yAg9=~IlR4DCSn2O=0n3CVXM~To6^d6FTbTEl
zwC@lR4cr|nBvSS*d6|=S$;%D@Oc{F)-fK~E_7qc7Ihe*_Qg~%*+sY+AUUTy<bcgJi
zI-^e_qP{Ee!Hm%9(LO7W$|%bf%$e{o^yGv3soGh3y50e+q`V7@Zh1Xdy~pEtQZ?XG
zMn}Q-gUjaS`pQ(ze`1mSYK2~swpzsQn`zHEwr{I^{O~4Ia?x4!X)D#1XRX*gU5WWt
z=#H*wi+8QAG0(SI5i%<!<|%vSmfveU5<lo)6uO(|zoWh2Mc%oVLQ9ilvrg{x`pBsC
zwO)ML>iqhkH_u~J{%t6q{UkrgJ6LPq%Dhc`ZawnnS3Vr6RDV{)NM63tU3$`{OsnZr
zDsN2EoYWnp9MG%M8~ZMHch0Q9>Cau~-wSBg@LVy!Wy#8Gy4Q+kJpOcuZ{6u5!k4(_
z@$*J4id`mmFKIf%^W1l@jaYcKwgugDu9(O%y=uut`D<Gqq}EqI6aH~(-h}d5);U+p
zz4#mC-Od<RTtE4~s&p;;nkn+D(~c#0%}?>Dlh$<OukCDa)0>pLWU+ZhyyB}B*Pppb
zq?n~nf40)Q{YtKf=be|cJ_{W>`)$R<EH3N$?-Uh%^MY=lO+50Gcdqb7kwPEWfWA22
z$f$fxSJkT}&D{PR&t#nI&z?CGvAx$uso=ekvXPv6Vvg*c!@PA1eE5|l;#aM-S+!Io
z)K%)rLP0^XWe>Gh-BHankqg|j{Y8}5uDvT4DjvSSwaQnt%eP3m$Kz7$jgqE_-8VMp
z7+e35(Mwt)nHj`(bJOfy>mTfCReE>XD>rl7quswx3ttji;`(&o=PKhX)3fSBUL0{h
zxqaHtnGed2J`&WhnXk0HLa*hfl|RQdkI6x6m#FEKO%1snbgB162G>@R<)`as+*@pV
zqUD1LS81jEt|Mxx%Xwx!{Ij01GoATD+R;O+Sy+;T9!=D{?BnWd=qt)mHmNjM?(M>&
zKWb?mS_=+ot;k$8Y55jiwHb?rp6IHa(yjN?TDihwx5|~rHRlSV^LZ?Dn}3R$X$4=C
zT-?^zs<fo6lVjtOools&eD`b>y>xrY>M0xEo8+Wx@AK7SnJoB8^^aL@ck+A|kJGUd
zYs}n(z8r8=`XjN&XY$jhipkrj&C7c`Wx4jf$@>%n9e*X>%jNc+p7KFtUeCUk?NN_T
zmQ<@>tnbK);+=eb!tRH;_p**eAD*GpswX0sBznZVprbeb;N`np^s<U)#@uIFtm3ke
zPpZS4+edZz$<m)^_O>r;)CuXe=v?(DqraeECSrzk(w?*Wi%qLiQ<j<Bm2or@Z{F&t
zD0hBFxxm|Jch6?Jn8{bM@_EepGE2*CKKu0WDHp@HzPn!Ezslcp`LfkwLTA^Um~mQ0
zmUrs=NwW%;9JD?4_2fb!y|`Cdx`E|oz54?1ea(8Xy{Dw^b=s`(^n?#hdH>dD&Y8XM
zAv;IO5;JLugIn%RdO0hqYopba0GG)sA-Y@M$*<OOKb^AL`Mt@cwLujZFP}>7SX<t-
zRzs~fG^a1G+uwMi#L0RUX2t~l&(#8r_tkWT@?UI;H;6ptZ6Ok(sN%W-bnAPb?3Ssj
zXFUzQ-Wf+9adm7G<T_-rQmf$V+F<+R@(O(`)Za|#REsRQdNr|4-uTbF<>AuXvQH*0
z<c$4sgiV9lf7K$h`66aN-1#QvO?YpTe=|~Q9k0MIqr2%6HPsD5<~{YE!iTG`DlD41
z;9QUUuGpE%-`Z|*NmnnOG3{mTvolGP%vSI(*1e`^6!chSvWiq<?xe?4|4LrJ{N-_F
zuC8@!uHE@S+dYS@y-&pnZBa@qof&&ySYvOLSHYD_8Qw=!A6|7V61@02$mCm8Z<q5A
zsl!R@65hp}GS|6#QDw!7YYI*(ruCd0Q%x?1x92YN+;#7vidm<o|HUo({jp6c&R(U(
z-lh9$^*(sbkl|t%JG{i#MB8Kbj=&k0oLoXPUtWm|x?^4T>2|=bdzX~keP2!ctf{_x
zYy5ph|Hb~P`wr*GKKLLpktv#IS!ZO$kE64vFt}w`>=a%Y;A!RR+EJ>tY@*&r{;ret
zNv)N89OJCCGFBdKDf$xWVra=|{^iGn<x5xd<(zR%a~9ZCs(t9z!)fViD?<%xrpKhR
z&g99wETr<a#iQ(dOYM5o#RU>EXFdjB(Fr-+wlMw16R#Mb)@v%BkB)jKWfiX|D5-T^
zY?LT^Ysy4USLsfE{f=$lbCt!bFUW?s^?it4QQzKN{-WF5dcqHD3uc2k21j`IJ6m!k
z#l7y%)h`XaTJhrVwTnmJ?b(=dF*D?0OC|HnP1m^&FDYyapPmvvv8a->mVegG1$=Vq
z0c)3Sdg8Q@H+pB+*$LlQUOZ;8_=3u!?x$KU-K$PN<|~T+BB*Y9MdZTOB`xk}SDWP(
zhZOj97991hzj<-ii<-EPf8XXfwqAbvYs!(e8WpqGE6wi;{*roY<s!XLp*JIc#m4*C
z&Wikc&1pyG=F$S)E`#0EmMutI@~7h!ubr&dn&#W3PXvA#ebIUN*6dCD!+=`zd)eAr
zGi^>iuH3~ebh;%;y6C8lcfY*L!;h0Xo2ENI=8YGw+S=i^mMg1XE^4RO#TzYGjk=#2
zdUfwzp=5ITA<N{|dTV_(+D-@Eun^xUaycl)MRm!C)KJS=%tt0E@fqE0)_B1=xwFvK
z*C}M%rMvSUe$HEdOIvW=QmN#Nex7Ah60UyJ{d2$NreETlWd~-Ryfd>lUBBuY)7)k2
zlYDO;yyM$&GRauZ@A3=5ZBq4$`K$D#a+A56WFJ|!%nn@q^5-hme-q}vj!>+1{xj|6
zQ)}IXJhk;H^J`{&osn>4I`8yOm5&muPFY5pa=r|7cWQc=xI8oO%~9Lim1|;Jdi5Tu
zSetxtZ7M8f4F441wdiQL)grmIy1ap|ow<D-`5z`mK6le;o3LEFpl0(@9<id8^_q)T
zOndw}Qu$Jn-xHm!M;%=sctkt?IIYn=)0{j0&JEwZ)gnv%UUaIRfAn;N(6i(F_cw~2
z&+HF>>(_bgUeMfWjEXC^*SwfmDkOGrN$jHQf}u}0{`C7M;kIo3i)AV?Y$4lOujO7n
zz_?ZYUO@lso7<|4&)oQ<yRe2|Hcq0_V$IUfdR=3#=o+P~)?wYRwAqZ_*y(Ta&D8TW
z+!i0-{M=gUz`NY7(a(wn&Zc&X+H)8l3~|}Lx6-TbYQIpQX6ogLlFY9WlBV^Z@y9M6
zT^78?mo+N8cfp7CKM!r1tHE(ETq}BK+4QgPZhn{~bVldc46(%TUDr~2Tzb{D=10BM
zKc!l(ySZMGOS*WMDZ|60`yHEG=cl;q87fC@)~s|2>G&=v9G3ds>rnLO1?d_mKJ9in
zcJfL6><LNwv)?Q`u)DjV@5`C}uQxsj7L)FaYTcnRzgGIyHkBD>r}i6~HUF9S<r+`a
zk&+Pq%^D#(olfs2tavo>cih|6dw+6p`Kg`?UZs<?>(T07j`~m4J}PP2BI<jhj;=VS
z@F?cM>=$=DU$qN_nmwA($tlp4q@-lh(b4hK?byuPqu1m)J@4Mh^l|5AlfO4lNl^5j
zob6|&tS4QQ)_=PHZ1YYv-iGZ{ry1@P5-H6Wb>A$sZ0$8i0UwK1bFM`^vhU;03YYFp
zDKO`qZ|>qK*t5?u@O@r=mi?R454V==oGZSmfALAVjfQDIF6*hih*|VzTl%sGm$iEt
z<TF^-rkErgI2AqVlvU)x*ODdEE&6UJcy3Gf=o7n`$FRzBr;U%Pp!VUlPVerX4%M^M
z4txDZE6H!prPrp7y962AZ9unv9(-1F=iYtG8;f|ZF7T@Cl)U_`z$IR^w|<hxOVx0#
zeK}QY6lMm?=j87T*mc%#&GLv<TV8!#t9y~#m`^OXf<ZB|UGv??;FSEnM}AMv^{o<E
zWwx!YaPi(vd(1bO-Vzr*vLtXW({h7Orx2yz$_c9HdyR8ED(`0;*Syji5k2u!wbIRi
zO|x7632vRX?3x_^fqPZgFC<?6BDztf{<v|fcjohxdpl;A|5#Ze8M}+mCA8?@o8|9o
z%+^f5|I_pItk`MlCuYRl^PYVxVZFe-xL0L8mTXN^1Kn8{hep*d%-#4-ZU*<PnrrL6
ziY^UZa%Q@2ZS<QxlXH8MQiJ$<{Edy6&GkA}+_I9kdVc2QIyvF@5hb$@zp2ahY$x!a
zoNQNrs;q0W^n&T<xP@(s7byyzQCW4UNjO_oO~v)z%0ovJzn)wC=YGJS^pq(7DlYzQ
z0lZU=ukjHyyC%BY|Ha3MJ(|sYB1_uu=dI=ljQ#sANxRCkRWh1UDSJ(J`NT}mV7qy%
zJ2o!4w8GM5)<)f>Z$8~(duMX?ee$ErZ;ihc-<u}$_G5ilS=3fn!2+u$nccbif(I^4
z(yD#-%!6U-kr~mKWOQdtjpxo3XJ~&iC&;*H)fd&z_qb+M9a;V_I(+sm|DUP1Pfm{D
zUa2Hm`?&o%`zoEUM;J}}bt7~(XHDIa%DUCn{!`eVd+~cSS#L}=W(gKQRo1!S`mULp
zdQKiKdn9XTRm_m9slRgBe_f{N%jp-iI4+r1WNm!m9lH8fJ+s<1m&sB*tCp9B{aBrI
zqV}8N56y28-z{`H>c4rE2mcc=<G638kv%ou@@DeWW8#nB&-34M$meeLv5iWq2X<%m
zcseNVpRwvk%bL`}B@^Vot~#((Sl4RWw2P%PJC&IVY%@;v>zAEgwQ<w(dj36k?pU#W
zd1t)D)NRv;o66^#)q<WWA8Wg2^W%_B(XZe`+wy$8KUOU4EY4jzw_&^S$BxFL_ASR}
zf71$T@1OGbHe;6HtKwS+JA-uNkM3DxJNH<<>mH?ixBInQyqlQU%Gl1y3ijlm%Vah6
z?dny_e=U9=wfTPd)AFQ`wTrSni$bgG<70Avo;$H2cy3FA>P#L7mX3ARKivA`Ui&Q)
za+%Ai6m#eH6rtO9<+5c|riyB&UT)WGwOjvJM{;(i<kauY4=-z8%gSgtws_g<ow+(`
zJZI*XI)*))(SF%=Pf(Y12Cw>|WBdYXE7l+G*PUo!s&De(NNY&$owNI^cYm$f`}UqR
zdtUv6p7e?n)2?UCIBWI$(-DO|@u_AkkC?JKq)fi__9sP16wMPla?hpN?F)bIhG6ZA
z$W>w&)=z#~dbDFl*NzyIW!HpE#b>Y2{o!@>)ZZzG9?2}VFFRJfN``;hPrJ*^lOIPv
z+&m{rO1$J=kL#hT6p_nbEhaafa|e4oVBeyAHDU9C5A`;4=PXJy<(l;5<?XQB7T0ba
z+%KWKP#|m50XI%dmrlcHx`(&q+!WH9Geyo@zetgNfn9Kxx%AO!%L6qg)r*#Txy1<x
zeCqfbcq?xEUG4DIGo_M1rPyXs{q{%e<~(|{EkomKqSI52Uz)3DU9(%5kg!6uz+6#x
z&%d>Ml-N$p_OYnvS#@ATRmnv|^Rv%Bsa{n4`_wJ>%lE32Yv0}4aNlA6<_xiQ{aZpy
zXC1p6x-yzE#B|Hti3#O)YbQEeNi1tlcp*41DZ1uvLdQNOZP_J3N>k=!{oMGfn|;}=
z;F<9jb_Ki6`Ym@@TUs8Rxoowem_o|LBVVIeE~;4^I?-0VN-f}3$c*|c$M;K!pPf^1
z?Le8f&P;3Hh^ofjg=z*xqMF~P_&?kr^vZsjp^{wqEyHtp0d7K%tetO)ot|z#q2z7K
zEDqf#Rc@bu<*t~0DcA0&1$Sw?#9H3SjY6h}yjFd?;`Dm=n_FArTa^Wi44;;^c5c#B
zH=oTt`BuVd!H7+6SzTKaSc^Pd>SNSo*QR=`h<*2cZSozPRi!>Vm9J*KFkQA*S5|h<
z_b-<pZu-?a#k6&r`dQ&KTN?5hR{p$oB<t1J&pOJd|7LFSDw0*%@y$+W=BKdt#mpNk
z4!$;&J@!(2_Om3Ww9XhU&)jlx%{qfe7o_JaeA^Tkuxruz@6%M@u5LftA2CDEx8Ta<
z`sK5Z?pk^3f|2hojctp{@BiFeo#rB9rerbeL-Tq+hXuLoUDoR#+7r;~ufO=_e}?$9
z!(a9<>sNgg{95Du$4^32V~!uwyz0Apf%bRJ%#JN=(;hAFyC)WQOLvJ3(`2`=O3%vw
za`}I#s!a^EzqYk{@1zI43+!}u`zE|wQ$M?VdXL=c`q;>0r}WYc<@G9ZwLNzj3Us+9
ze9&7d==P)b$l_v^*>~?PoAl;%`RhoTZX+i}!{=A;g)TMLYB$qyIr*M1wENi8>+0z)
zN3Qr}>g-lN^<=|}^*n1HG_Ss`J@w|d&pY*cU1l!!J^D!K%JQ2V<8Ggrep>rht<c?s
z_d9cr*?qLqh%2(MKa$5&5&v9=>uG#yUugtK*&=}_4*Qq<KAbaU&&q;LHp}cLmu_}@
z{mf8nYFWTu`HvFa58Ef*IhSxw-7oOxXO?Fc+UB1=Y))F^CGYAj)VjrO(W<$-*BI@Y
zxk^;3xP;wxON&-W$kl1{0=h-kZ42slkdx>As4LsWs~l>xc9PnXbiR7&$P0bK88zP8
zm%FDXzAOz9Yu}c}nb|4GYpP@WNNL5+Ra?H^`<S|=z14i;rnL)$OWWUzXBw_q(YRYM
zxNV`zk<8DXGjDuYeQwc2V^yPmi+iootmSLmCVg$qy>@TubMGmM)lz$A&0hP-JX-GZ
zw22p1e(HR0zH)X;UgaX)21U!H-g-kL#h0c^zGvLli)snxe!6MDYsw~t(DmULr@c-K
z4>XBdaf^fFufp`qu78R%#m_9W^9quxC~v!H(Y>;C@)G$4=3Fi+3l@9wE#!?4t*<)F
zy=zXQ(W~_}MVADFW)(~<jaXP^loFKfdAZ|~%haet*48oC#F|^?l?C`5%~|7qXJ%2o
z=F4RY%FmXq7C!ZL=^-6`lfP24*XX;wQd975xw}eVXU3LIaSy|1vv1Pz3hPdlU%fY0
z<>-{iFCngBsVf5oUUbcB-8T1jrnaGNT#eTCD_1?=dbu0CI5p{I(53R|O|=?@i*_$c
zijHzzeN`way)Djd<7I6joue#AEgjw!O80gjJ6nHi*`{BaU7E|iT9+w@I>qe0m190X
zEnRbw(xi2VLOL#Y^KBMN(JXuw-n!!5PF|PLM6C^%Y$hf)o6pfQzStqzGDj`P`rz#Q
z2OdrKKC#A3fo&Go3cW2SCIzj%vdqz=U+*dR-Xxdxm6N`x@ip<YI4xMFJf)-H%Hfrh
z-Y(PFlKAl9{d#w&7T1oIIw4y<o;S-2+9tg?{rcc#K}CHp^E+{|_p>hLm%a?^=ZNc>
z*=fCUwoSa}M7sx9kL3DIU4NiFs`Xd;+gJLf-bvwmwZw#!UQE_-d#%=ZM)Q}OW^wr8
z&BiwtPm)nSP?_Y<KgVctNPf@um@tu+$?3}$EL*TFy3<K6E9+Z*j?vWTCtUb)YdZFX
zE{@k#KDAm{c=4waH(fo;9lIyI6cAjsF4rO=Ec?K9n~w~lGTtASxw!9%b%_yFf6bNa
z{ZLytWIt!3&7y^s`zsfE-mN))uw$aU#rEjib*w*c2X=4Q7n(k?sFSa`Zrg`l2flZ$
zTki2YPCG;U{WO<j69QUxD%ZDPOO<>2@l}mhtx{5WtDlRp;pCr>a_c*dE?Xb7m|_#v
zEzTu&rRvy1L80Vdh0BjV-LUHO@{E|fM_W&L@4Xu8?3Yz}Ti1T#(&aBJ#2=^Gewvke
zblS3(=lRVl&n0Hfd88NNGu>j*J6YGIH$MGJnRQBYh0D!ct4yu#%|Wv=f1SP3Q$H_g
z@5AC!@rq5AnSzS4aRKkPL?!N4uBf<t=*rm{-kT2pk#62rt#r<6O_*EjVe`5dm2$2w
z$A4ONKiqQG``J|C(@XTtD;KZ0+j7kH{fi@&uDgRRRv+ZIoXAqOdB>Gmw}UfZxypzt
zzuA5_?fL3w)31262n8>)KJ(yxnc&0_kE?$3>I>_6d+#Y)Ivrhe?V-s^?L_Svxv#tp
zQ_mi*SiH#7R9NkiwMVe-A!lEc?>o1>6Za5qp0n=9uJfJ~xtc61ubNz|oihK~^c0~|
zLm{878{TZF+0J_Bv0zN^XP&;fNACt1y~zB!U--9~R`s^i^Np6fl+P$Ica@Wg3aN74
zbzh!!&z;`->o47xSih8A{JHV^Keijcw|M_&Fk9~a-hA6#nX36b^F6jl?0Z;0#mDcI
z%0{C@8{Jeni+<UP`5rELuuddG*w-ZUj+ffJS5tJi{9VnJesklsta{Jzk`u0m%f&6b
zgkrXQ)pefY`rt@M*BTwI=lpGT1<&uC^`FtN^6+%U93^`btNMDrf}Y$NLY-?CYM64p
zR&#O=RSiFyG-Y*_&=oz7H_tvS<W!r{nW!6=vEiA0`DE=kk>%|rM_QefWSlI!maV#7
zF!g-$>6R;pSc3jDNE#mg_qu7zg!NUvGOMO9*1eW3y?wS_My<m3!-uqOH;OYI{U_%f
z(cE(C-Ij03X`ahpXRcUSUB5U*KYXudMprAxo=b0oPRr)qN>XnW7L>Ox?OLZCDR*4v
z;8SOQl{uQNhSlPePO8WszFIdsZ-cF?h_|P!rhlgDJ;e=&-lu1n?3Syps8tfVc5T_(
zB)!YRX_bZl)SkUf-mBu7`0CvToy*O2wR0qy&&cH6X#eur#{SK+jS;(+e)g<iJT+=x
z&nyKapJQPua+8(q1Y{ib3LGS>%F6jGEoX@-#jW+*_jXG4de0?t@~^Js)?HDvF1XS0
zrM<FGj%TOK@jDCc=TA8<8IzE=Ol8ItJ^7bv?|fZuz0T5zjdT)}nlAWk^?Npbr<|5E
z=lza62<0jbZD}{P_O+d|;QfUoV&V&z)OSr=RH)ywuZXL-b6>-$4ae8U+ZU|zGVN6p
zS>`3kDYn$w>qtfITdzfLl(GaS^quAw->o^_KX>6`eappM1#{1RE@Jp2Zmt--$C%m5
z{n}fd-FJ)p^{47}8YS(HT>tF&l1n|}5A$c=G?skw@=)UBhnXAO&icgKyzE`HkSlYC
zuPaym#80>E4dbS47HHOc*C^_uqTHT2KOu<a&{J{8hlNruE#1P=d*VL*?47Z{d(x3=
zz76+OWzx<?iM?9Om%qky<(h?}PS))+a*mdM4%y4vqS5^7(M-Y6?peCKK0H0yrY-6F
z@F-KDt*k}mkwXekv@N2J{%2s{Iceb?7oQgQd#g)3<LX~rYWO$JZnM+hC1+LJyTm=B
zPwf;u`zteBclyp*{n}jnzV7?(Hl_Q^#{Ud)+0{Ayru;8jFNy6`y)!j!lKSKmB@@nb
z&x@5#?9iY8OSD{L$=0)BX;*EXt^~Nh7S#J17wuHL&)ef{_B!wKO+IdGB3rsApUPx$
za+@)KX?e*S_kB!V^`fSHL4tQP%D>rdp0sI}Vq>89lv}F7*OKf$THMX#xEHe0{a9_#
z-HiD=x7-aiv#vV%-q<8r<>!`$I7guam0iD&{ql%5zW%+$W7Vc5&wqv{9QvlaFq13S
zC2Q-2y+O&Zo6;owXN2+x&Qm)1K9O(!`46A7?kQZE95Go`x;JFPRey7}-3eD89Gjzb
kamv+FtCnEJ)k}^=vhfPGobFQjB4wniwLCh!bpQXG05RJHCIA2c

diff --git a/examples/peripherals/lcd/tjpgd/main/lcd_tjpgd_example_main.c b/examples/peripherals/lcd/tjpgd/main/lcd_tjpgd_example_main.c
index 99231c8568..6a27dce742 100644
--- a/examples/peripherals/lcd/tjpgd/main/lcd_tjpgd_example_main.c
+++ b/examples/peripherals/lcd/tjpgd/main/lcd_tjpgd_example_main.c
@@ -28,7 +28,7 @@
 ////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
 //////////////////// Please update the following configuration according to your LCD spec //////////////////////////////
 ////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
-#define EXAMPLE_LCD_PIXEL_CLOCK_HZ (10 * 1000 * 1000)
+#define EXAMPLE_LCD_PIXEL_CLOCK_HZ (20 * 1000 * 1000)
 #define EXAMPLE_LCD_BK_LIGHT_ON_LEVEL  0
 #define EXAMPLE_LCD_BK_LIGHT_OFF_LEVEL !EXAMPLE_LCD_BK_LIGHT_ON_LEVEL
 #define EXAMPLE_PIN_NUM_DATA0          23  /*!< for 1-line SPI, this also refered as MOSI */
diff --git a/examples/peripherals/lcd/tjpgd/main/pretty_effect.c b/examples/peripherals/lcd/tjpgd/main/pretty_effect.c
index 3aa8ac03c9..b7e557f990 100644
--- a/examples/peripherals/lcd/tjpgd/main/pretty_effect.c
+++ b/examples/peripherals/lcd/tjpgd/main/pretty_effect.c
@@ -9,15 +9,13 @@
 #include "sdkconfig.h"
 #include "decode_image.h"
 
-uint16_t **pixels;
+uint16_t *pixels;
 
 //Grab a rgb16 pixel from the esp32_tiles image
 static inline uint16_t get_bgnd_pixel(int x, int y)
 {
-    //Image has an 8x8 pixel margin, so we can also resolve e.g. [-3, 243]
-    x+=8;
-    y+=8;
-    return pixels[y][x];
+    //Get color of the pixel on x,y coords
+    return (uint16_t) *(pixels + (y * IMAGE_W) + x);
 }
 
 //This variable is used to detect the next frame.
diff --git a/examples/peripherals/spi_master/lcd/main/decode_image.c b/examples/peripherals/spi_master/lcd/main/decode_image.c
index a9a460bc39..bedaf4334d 100644
--- a/examples/peripherals/spi_master/lcd/main/decode_image.c
+++ b/examples/peripherals/spi_master/lcd/main/decode_image.c
@@ -18,132 +18,54 @@ format if you want to use a different image file.
 */
 
 #include "decode_image.h"
-#include "esp_rom_tjpgd.h"
+#include "jpeg_decoder.h"
 #include "esp_log.h"
+#include "esp_check.h"
 #include <string.h>
+#include "freertos/FreeRTOS.h"
 
 //Reference the binary-included jpeg file
 extern const uint8_t image_jpg_start[] asm("_binary_image_jpg_start");
 extern const uint8_t image_jpg_end[] asm("_binary_image_jpg_end");
 //Define the height and width of the jpeg file. Make sure this matches the actual jpeg
 //dimensions.
-#define IMAGE_W 336
-#define IMAGE_H 256
 
 const char *TAG = "ImageDec";
 
-//Data that is passed from the decoder function to the infunc/outfunc functions.
-typedef struct {
-    const unsigned char *inData; //Pointer to jpeg data
-    uint16_t inPos;              //Current position in jpeg data
-    uint16_t **outData;          //Array of IMAGE_H pointers to arrays of IMAGE_W 16-bit pixel values
-    int outW;                    //Width of the resulting file
-    int outH;                    //Height of the resulting file
-} JpegDev;
-
-//Input function for jpeg decoder. Just returns bytes from the inData field of the JpegDev structure.
-static uint32_t infunc(esp_rom_tjpgd_dec_t *decoder, uint8_t *buf, uint32_t len)
-{
-    //Read bytes from input file
-    JpegDev *jd = (JpegDev *)decoder->device;
-    if (buf != NULL) {
-        memcpy(buf, jd->inData + jd->inPos, len);
-    }
-    jd->inPos += len;
-    return len;
-}
-
-//Output function. Re-encodes the RGB888 data from the decoder as big-endian RGB565 and
-//stores it in the outData array of the JpegDev structure.
-static uint32_t outfunc(esp_rom_tjpgd_dec_t *decoder, void *bitmap, esp_rom_tjpgd_rect_t *rect)
-{
-    JpegDev *jd = (JpegDev *)decoder->device;
-    uint8_t *in = (uint8_t *)bitmap;
-    for (int y = rect->top; y <= rect->bottom; y++) {
-        for (int x = rect->left; x <= rect->right; x++) {
-            //We need to convert the 3 bytes in `in` to a rgb565 value.
-            uint16_t v = 0;
-            v |= ((in[0] >> 3) << 11);
-            v |= ((in[1] >> 2) << 5);
-            v |= ((in[2] >> 3) << 0);
-            //The LCD wants the 16-bit value in big-endian, so swap bytes
-            v = (v >> 8) | (v << 8);
-            jd->outData[y][x] = v;
-            in += 3;
-        }
-    }
-    return 1;
-}
-
-//Size of the work space for the jpeg decoder.
-#define WORKSZ 3100
-
 //Decode the embedded image into pixel lines that can be used with the rest of the logic.
-esp_err_t decode_image(uint16_t ***pixels)
+esp_err_t decode_image(uint16_t **pixels)
 {
-    char *work = NULL;
-    int r;
-    esp_rom_tjpgd_dec_t decoder;
-    JpegDev jd;
     *pixels = NULL;
     esp_err_t ret = ESP_OK;
 
     //Alocate pixel memory. Each line is an array of IMAGE_W 16-bit pixels; the `*pixels` array itself contains pointers to these lines.
-    *pixels = calloc(IMAGE_H, sizeof(uint16_t *));
-    if (*pixels == NULL) {
-        ESP_LOGE(TAG, "Error allocating memory for lines");
-        ret = ESP_ERR_NO_MEM;
-        goto err;
-    }
-    for (int i = 0; i < IMAGE_H; i++) {
-        (*pixels)[i] = malloc(IMAGE_W * sizeof(uint16_t));
-        if ((*pixels)[i] == NULL) {
-            ESP_LOGE(TAG, "Error allocating memory for line %d", i);
-            ret = ESP_ERR_NO_MEM;
-            goto err;
+    *pixels = calloc(IMAGE_H * IMAGE_W, sizeof(uint16_t));
+    ESP_GOTO_ON_FALSE((*pixels), ESP_ERR_NO_MEM, err, TAG, "Error allocating memory for lines");
+
+    //JPEG decode config
+    esp_jpeg_image_cfg_t jpeg_cfg = {
+        .indata = (uint8_t *)image_jpg_start,
+        .indata_size = image_jpg_end - image_jpg_start,
+        .outbuf = (uint8_t*)(*pixels),
+        .outbuf_size = IMAGE_W * IMAGE_H * sizeof(uint16_t),
+        .out_format = JPEG_IMAGE_FORMAT_RGB565,
+        .out_scale = JPEG_IMAGE_SCALE_0,
+        .flags = {
+            .swap_color_bytes = 1,
         }
-    }
+    };
 
-    //Allocate the work space for the jpeg decoder.
-    work = calloc(WORKSZ, 1);
-    if (work == NULL) {
-        ESP_LOGE(TAG, "Cannot allocate workspace");
-        ret = ESP_ERR_NO_MEM;
-        goto err;
-    }
+    //JPEG decode
+    esp_jpeg_image_output_t outimg;
+    esp_jpeg_decode(&jpeg_cfg, &outimg);
 
-    //Populate fields of the JpegDev struct.
-    jd.inData = image_jpg_start;
-    jd.inPos = 0;
-    jd.outData = *pixels;
-    jd.outW = IMAGE_W;
-    jd.outH = IMAGE_H;
+    ESP_LOGI(TAG, "JPEG image decoded! Size of the decoded image is: %dpx x %dpx", outimg.width, outimg.height);
 
-    //Prepare and decode the jpeg.
-    r = esp_rom_tjpgd_prepare(&decoder, infunc, work, WORKSZ, (void *)&jd);
-    if (r != JDR_OK) {
-        ESP_LOGE(TAG, "Image decoder: jd_prepare failed (%d)", r);
-        ret = ESP_ERR_NOT_SUPPORTED;
-        goto err;
-    }
-    r = esp_rom_tjpgd_decomp(&decoder, outfunc, 0);
-    if (r != JDR_OK && r != JDR_FMT1) {
-        ESP_LOGE(TAG, "Image decoder: jd_decode failed (%d)", r);
-        ret = ESP_ERR_NOT_SUPPORTED;
-        goto err;
-    }
-
-    //All done! Free the work area (as we don't need it anymore) and return victoriously.
-    free(work);
     return ret;
 err:
     //Something went wrong! Exit cleanly, de-allocating everything we allocated.
     if (*pixels != NULL) {
-        for (int i = 0; i < IMAGE_H; i++) {
-            free((*pixels)[i]);
-        }
         free(*pixels);
     }
-    free(work);
     return ret;
 }
diff --git a/examples/peripherals/spi_master/lcd/main/decode_image.h b/examples/peripherals/spi_master/lcd/main/decode_image.h
index 1e31e3d1cd..c9aaf0cd02 100644
--- a/examples/peripherals/spi_master/lcd/main/decode_image.h
+++ b/examples/peripherals/spi_master/lcd/main/decode_image.h
@@ -10,6 +10,9 @@
 #include <stdint.h>
 #include "esp_err.h"
 
+#define IMAGE_W 320
+#define IMAGE_H 240
+
 #ifdef __cplusplus
 extern "C" {
 #endif
@@ -23,7 +26,7 @@ extern "C" {
  *         - ESP_ERR_NO_MEM if out of memory
  *         - ESP_OK on succesful decode
  */
-esp_err_t decode_image(uint16_t ***pixels);
+esp_err_t decode_image(uint16_t **pixels);
 
 #ifdef __cplusplus
 }
diff --git a/examples/peripherals/spi_master/lcd/main/idf_component.yml b/examples/peripherals/spi_master/lcd/main/idf_component.yml
new file mode 100644
index 0000000000..a2167bf4c2
--- /dev/null
+++ b/examples/peripherals/spi_master/lcd/main/idf_component.yml
@@ -0,0 +1,3 @@
+dependencies:
+  idf: ">=4.4"
+  esp_jpeg: ">=1.0.2"
diff --git a/examples/peripherals/spi_master/lcd/main/image.jpg b/examples/peripherals/spi_master/lcd/main/image.jpg
index 803ca2cdca464f387a97af7042f9f4ed040a7f18..cacad0905071aeb6d88710ea0478e122988f060c 100644
GIT binary patch
delta 40866
zcmZ3~!?NWn(*)7_hYT666`5%a48Fb$S_}*f91JXsQVgsN3=E763=DRR(r~sLqXq*r
zSe%K0fzgnGiGhJZkb!~0j{yQaz;X->V7eeNGp|H1FSSI$M9)~y(13yA|0A9VPiN=&
zfFOT2PajtXMn(n(9*>P$o;>x;OiUoe%*@Qf%*?{d!OF_Q!pg<Y&c?yR#lyqR#m&vj
zCnUhjC&<UmEg&W!C@dl>D$2tzE+Hl&AtWLy^8Yr2Gb1w#3o8pNCo3zb2roCU2nnDb
zqW1p*20;#n4~!1XjEW3Qf{e_9jQ@`?$TKi7vND1J#G4EZj7-cdtZeKYoLt=hk1%W%
zU|?coW@chx205F7fw7j6iJ5^#kX1<0(2-3zFp*uUP{gQl;zAB(r;P_igD!qhF-|IK
z;^Yz&myncFRa4if*VHmGH8Z!cv~qTFb#wRd^a>6M4GWKmj7m;PO-s+n%qlJ^Ei136
ztZHs)ZENr7?3y%r%G7DoXUv?nXz`Mz%a*TLxoXqqEnBy3-?4Mop~FXx9y@;G<f%)S
zuUx%${l?8(4<9{#^7PsB7cXCZ{Pg+D*Kgl{{QL#-7$XBS*jtSCjG(vx`3}uzf(%TI
zOe`$SEbOc-EDVfH<sh#Mval)|vI#i`vL_Y_D;YI%h&WALxbYyTvT@J{(WIh_Tw*FF
z4^=;cJg26vp{YgKXZ0YjHId~vxYrOqyT!o6%*enb$SlZU&+tK$^Ulqef&1>vNtayz
zI;`GA`OSZZAL{EaF8^_54*&h=^p{)zGt~e3`YB|)fHP0`=HiV%jV!p&|7VEW$F05p
z+cCTI|7!pF{MvI-eOiKW_@(+;%D;14J{;L};Nu-PgVc^D6}eZ{zn{<QKPNtY+Xbh7
z-ZhgKi<I#c&*5{Bd{u88A0FyGE!-|^l2>8+mHi(Az9=7-W60gpxn8_}+l?Ln8SJKh
zXxSwCxV~6$-puv#%{ia4!r$xv)tp~DSLL(TuChN9KAf@3JtBB*-|7DhO*u`a=jD2L
zw@*&~&#=%x{OC)aS=;~a{?D*f@k#dIee=(MN^hvUbmr~H>&J5yZXJ%?DZwS)`&`y`
zV_eLoExCu~*JZ!>bmBIv+x^q>C*@*uv;F?we`bBIsL|Z;dA&k$&tL5?{@+^C<TuAR
z^>j~uep4(jJpY%<-qnvSdg~8OWB=p-$-UOrXirxBss0I1rp|K9nR~a=Qf<+l0*{yX
z_AQ?7EkC_zzVE+78T_3#5tS#Ju9W;|$nyWNp6f@u=JezHRBDg>oHh4y)qjT5>Fc`=
z9RDY7SU2HM|CTfRpSU)Ct)Ks_xGveu$n)THwbk)EOOm|JPv5zI!^_I}@q)ciYR!LF
zRi6H^{6N3-rrX`mJcTzVv!C+c!MO3?$M5Ugq&`X+OCSHtrea`oz5n3HeZjm|r~fl}
zrN8?5Bxd91%>NAfPr8Ip?|9xS`C{w0^?!tICt1`fCUc!u?cVtMn4bNi<vmkB)pyO?
z_@Cj@#G4cM#l+OrPquOT^>TTp5hKshUqzmFd$Vnm18R*An!Y(?_iE!$e&ctU6|Q^s
zOI1`hoV)9FqwzmOZrHvhf4At(EU{;EN!FG2F4k1}IAJ4C;lGdTyUrxnyk}qUS?BY+
zhiBFa!)fp3&&sP#-tu^zRk6#=+dJlM{Z_NQ{_uSNe`liB+$uj<-%&15zjmv*xL`Ts
z(G?1hUoHN$e#U#{PAMHZr$3MHtN%*c=daNe@h1Pr^e44t#g;a5Y_^v2&m3-t2{uH2
zKEFV2>)HpNa{6)=nHMHJ4%wpp_4BlS?c&l8U&U|!)6dWR@1yU3hRV8(@AGdbJyiSX
z-nw>4P?&VRWZJp<y=r{6{~Y7ZZl6_MwW7<dJ6p(RyE4nidD@2_{_=b}rE=<*zmf0K
zuP*<)GWO{0(4R`lYqLBr2kkleT&e8!&+7|*9Qz%x<A>>om+zO)doz1&;Dz&w_0wxC
zWah7bmc3fkZA$iq!ruAD{~0c+6g~VXy1e~J@yV^HwwM1dusO1#zNht=ZKj-i;M}*z
z_g3p^-I}L$_0H6#cg_@umsMB&3RYu{o>zQceb%>m9o`#3k$CP-{UQ5DHw!{%{ZiqR
zNqEREU3kpA)VBCGyS>yaA<-GVN4}n`{*?XTQ~7@eZi)X4zl%SmUw_VZGmq)+@}G-l
zNc+DI|KcrK>RayHByi?zalM4KyFwnz`~ytIZ{t%tC-rK2e)0L)WA$vUbh-Pr`VRps
z?)=a{aQYd8-Sr}_dCyP#)W!TO{b2a8!0LH(96MX|Z>jlf_M6q-EC0`+tTq4J`zIa$
zavI-W+jrwXLsRzAZS``e{LdUa$#2^}ud2@E$FctmH@@cnz5iEJIwkDaAG`X=^>zh+
zm(19H++S|PvHNdNZ#;P7{H&|b)m~n^bBO8fxi?cK*<Z(dPy5fX^P>OH<e$pN*G*on
z|Iz+TSMDR8?+o*-!(ZgT<u#xE+n_@9^3+M*Y$uK@zbTp+FMlNL-^Bx_f6jlhe(|5-
z#AeBVqCe-Wc-U-v@O6>V8V=j+m-CK4-F4$v{<nHz`Hz7WJN`59Ps}o&|841i2CfhJ
z^4n)VuC4s{?yb|y4c2u(Uq3dm|73l1zeb(=&1d$Xln+*&|7>}OcS-vG;DCGTzpUj7
z91n_q6T0z}<B!KL<!>K$2-R5p$XW2|(wQIUZJg!p*VY&-*FJt9=g+=6)!^&&e^bt1
z`&?W2`Ah$kHr9Gs-`a)$8CY%}j;(R)t&6>QqvSus_KEJ|w|~p6uD|=A;nJe)$>v{g
z+}`|W=A-HMiVA&htl=@Dc3WS&M=bs%y0QAu*?x%(_4R*za?dN<f4Z9eO8>S)r;d%V
zRKut3x6WO#e97+hW6!bw47V$+%cei6J;wjf^H2I3dy|?uN7}V2EbITQymZLN<(us5
zH_~=W-!^`Ue{<K${X_mEuRXIpy4(}2CO(mC-|nRSy!r&!3CAF5%O~NdQ_Ujo<o;)v
zS^rYw*Pe%4TMqnZX#CIc(pBulxk{#Odzg6c3)pD1^q8&9;I#jGQ~Tbrm+dQG{AW-;
zb>Kh4p3DCkg#Mh*{JZ(ne+I#ll={1KcUhU;vpDm)zG3~mjnj@>DD7D%e_40&iz>^v
z`?tKl{j=lwv2%Nx<F<bkGUh+<pP_Z_)8ld<R~QH~*gsvxGpGEWf6Q~!b@qQB^Zrx+
z&#=VfJlpz~BmWs%>t7by^u`#=eDqehv!E(`%{QCAZFUFx|8agxQBUuCd#A6l<dWx~
z<@JmFf2hwrt>@pH^mtjxGF$t%`!DUc{Lc`l@}J?E<bQ?-@qbtTO8+(E@@3)w43qvd
z9JJm3E&qqS{(;@LN#|lyvL5|<m?yGyV}olecaM0^bLM$g;qCEthvXD@Tz#+F9D7-L
zOXl21nF<q^-11Z|`XZCO^K3<hoJya#bjMM@$$y`2srS#WnfNAoM_$AlRURF!{|tP;
zZdczpKlvN;$G}L5AKjjxjT?V=IvlrrEL&B#Rc-!n?jQ5LuD)6K<fGZN2?uTR9!aEx
zr}A*~A4v({8Qk;Y-0b#^RjaeE_6tpCzrH-ksB~Iyx$W|AQ+^1qs44oet}}6Ymf5Y+
zV{?lxZ;n+q+O<ivULp61%;T@?XR7^YXe$44v_k4x)7g2<Ca;hG{gB<R{AibD7?(xV
zl-rxD)|(gKJF`ja#u=a0msU(FyL>TvqwMiN!pDyl9_y9cxnTFi&uo=fnBSDi{4KDX
z`hNbV{x_dj*Kqu2XldOV{oDHGR`&+|8>grCxT!qX5qUC`Kkw?Y(xX#~>wS1WY*===
z?CMXG{|ru>?o8XqEi83;#jNn#XQQ{zd>SvZKXJW8#pdJtl&^jH8||8%>-DYr#-w+i
z6R(_9tX;d!?B%@0_Fhll+CP{VXE^EPlO5N#Sm+ryOx*HG^ZD<mjPl>lR$Z~U&+FEr
z`P(v9Wmnntl}}H%eJq-@RI2OjzQ1*DHTCyD_|KQy)3ZGM!!Ngr&tlJt?guOru#ft+
z_)-1ASpTE**=tN6+G;(!m{-!jnfcqIlQN4ed|cQ<la}*%{Pg!fwx{QEm%)!Weo|W$
zRaS1h`}Vr8^*{Dpovu9wr7!$EcP^R!NB*_*!DWAYYYIZF&M)Hm&%ku=jE8)WXh7Yu
zf7Z7=>vMJN-sG6)o;V)!vu^9_bw&rHA5Oos|IAPMuiEmPrqq4^=f0)x^nR8<?jPny
zTz`I@ciHJHjf&BkJ#!XL*l4eD{GP<0dU=J9+uv+|eEYswws_e!gP7a?)g~LZlpFS5
z+|qNZ;0(uuFYBc_k63s`_SS^lembjn%bT?qz8UVZ>{&hSVf}`Uo2S}kzrK4nKmW|L
zclN3CJGtI(KYT7&k|pl8P`#yV=+3`0>QsMP`15$4|Gs{$;r!o!>d$BWs{guNcha@x
z5A{FUC4N|zDVgc-AMu}I<~#YV>Id>gYa%|ZZ`Q4`mEC&wTHhy~kG>Y&S}&#E1yv|W
z{FJSH5Pov|{EhWTZ#=uTuU;_IF(<D-c*_B~J*O<zo45a%&)RUnoj1zQ$oETr*?s@G
z<@cUNhG}in3tg#ld3)SRCFS2zf8rQ~AKbid|5ae~<NplG;g{!cls~91QKLHlSh$?V
z<>_9(t8TgHt+ff-Eb_Tq_~~W_yHeT8XImffshs}!GuOwIYx<P67uU|J4WAfU9~a$y
z_|f8^ExMw0+h1IKDAj&QU+U*2r61uD>29}9>8QT`db|0Da47pBdzrWY874Z%D14l_
z+^2rh^$W*sPVWqTef+)q)78pnCjDdC_bm3qe}+T;(zh!nyU+6Hd@Xof_Kn_o)t*(W
zSejKk0~-vl?d$)$+=l&;y`*|;o{6kg^~;?4#q-a6a<Jz7)HQGaoB5~q1<TKVuyj`9
z>Q$Y`v^=+7dcE@N51-{ypKAPMFHM>=Cn`2}=I5IG%zH|9mVG$4c>B)Z#t-TrZ&itB
z{!^>1ll^e5v-)m_SL}~MxPGZ0i7egU)j#_`L%6Z|;zj=+-`dCd$Lb?{+druqr!7~$
z>|DDp@2#wE{lkZ|+&;}ISUj(Y&FV>b!z($CkCRP2{)t`tc7!K`Z>Bl3%EY;IKKWMM
z3`=jBrY{<J#nV!4>(;-w<<1pOeH<pw=^Ip3*zI?6clCAS=mT}ST;cx&W6NzTE~oux
zc$A%dz>fW+>H2;fL!EoFS08qoMtkyXitt*oO3lerwSeL4`s#YoSqV?uSBggI-uxQd
zFV8ylabm}E&A_QUr{Apo%b)gl^&a*|{h}4W{q|lmk^bv-vE;~hqnigVH5~GkXuHLC
ze~;DUwG}4wd1^AHp6*dz&r>}A&B>4bzaQ;cGu!N7@PSLqwN84fmfT%aWqB;Pe|7)b
zAQP2GcQ1RrTr~Cl;rXIBk3OrvQ;{6iq)-s&%{e9g^3-qkQ>(9c*zx{YeO#W|PC7c{
zSN6&3WZuJfqWw;Dukw00<>85c@2^h`p84#DN66u8-#VA7S7(2Vdig4U+Ea^NR|-XJ
zX9pFA?VIgsx37K9e}==lHQt$q{~0)bIKIly{bApHdD-9T`&8WJqMh!QJr}%t@Js!1
zBfjeY3~^WXUz@Y*TX22xe+ET8@iV&)*1rC8rn-8yce#?c$<E+okuxLsb7blgt{D3>
zX$TxwOkzCK!oXiQ|8acro4a3c{5hp(vn%7T|H}Hrvrg}x{>fyV=cF8+)@v@KEU0nf
ziw*y&eFn3GXD$)8J+szY_L$T2LfeyeTR+b<t=F)*F1NGl@_&X)k>79ZnmjGAp}gAv
z!-S2muM3D6#Ks+0IOkKYTCY>GI_QtnN56Su(fWefW$WfN&FWb!AycBXZ__rmmPbEd
z9{tm=)TXpoQ!lEw_CLe3+WEgTD$YlJ*xvF-$fP#yKZEDa-LuN3zR|nKHZfGVc|%V_
zOs)2lXFvAVKQ>LV|1j&vj8=OKsXdQvzWv;5`0M(?f^*TW>!)2_8P=0>-)yb=x0zr5
zxb_{rbY{8V)UZk0I=5ad*(vd3^P`_nQfD9Ar~0Y#z`rYV`)in|GwqxAw{=hE+8?vx
zB^_74`hIJ{cC&u*+v%0x#6NFO*l2O?;88o((;sfstXt|;vRG_qX}zcZmWegiy+^~&
zEacjns`7qu`HP#+<;C~uRNOoMXnNP$gpYn(m*0+lHC^B^kN75cDYs3c4l9;0n6>`8
zZoBkP)W@&4*KYc8Kcr*le}>57dbRsU`wC-k<Sf^(i0}&${vPgI=6?23@tSiII}cg3
z?R|dTb^Qa~@5l2ytelTO{c-8hi~2){{A4^@`U;M$KV$KvNc&~~E$c^odmr9!`X_Vs
zORZn5(Z656Zul1Fwx)$`pLl|uow<O$r{rkOyVR)(FCTxHu-sGQ?Cy0hvuf=kXD6>p
z{c-Zj>Pkno`41P{#Y}$u{0K|>&BwByS0=Ha@98T4W8#0L<d%DP{-y;D9?n1i?D^|k
zTOa<7E$Z49!A}z($z1!-aJ;_#r@T|$344(}fghQJKAP_D_?l^Ivei4i`Ao0Kvd0Q}
zp>B?czJ6J6@^Ss~{|xfZkK;ugGavnDc=Ox4*6*2gMcr}k1znaL0c)R5p1|<R^6UBu
zho4GlKHD)%XnDm^w^Q%ESMOVX^U>!yxi+hL<4kic>n&qnUc6cIr!Vk7LzaG5pl8d+
z#L`#JFTXAS&yX3~{r=YGM`e>`-24Tj?@s)@C*8l*<MF%g@7f>tpWD~8oj0|&p6|Z-
zzx4BoKNg$r+UxyiI>_~x_lxau{czv)!>Nj@pC+g0Iz^tjETKGgo7>7y4X+&J_dM_U
zV0dp|_2h5Me$1#}UhvV&r+7|%T2$lt<lhtH*qkRO6wcrXTkrR&{MEH{cWwF0?H=(Q
zW}b27@WWS8hTC1fdw%ubQGYnRCeW3u#+iA=tFy~*r~GGlV)cFf&G^US9sAV(GaT|{
z??`WZ=PjIf(O-sJT2OrkhoS?!G@HfObD8Nk`PkVT=T-@BnYz9FZvE0<vp#$mNdCCv
zN8(4}JyEqnH{%yRwX^xV(x!CLkH<%%N|)TK5!+VPdUQ|V)&)tTDjG&NPg(??O{zbf
zRO8UXDu2@`;cK?>ynW}iFDyPZv(zhacF=C`mCr*Sy*Xu?%3pSJU)#Fw-w73$1FoCg
z_P%W^<(=I<W6_M`xk~$|#jxF~sXxSc(6;~5-u2&Few<zXNA>a^ladINpQ=~x<y*Wm
z*weMD(UMWJe*gLSte<bv`5$IHv#2qVemeL4su$~T{Iby(e6%`sMo-G6XU$#lX495;
z->bVJXSFS@=T=2rOyTbt>Iro%zF(JY|GRNd!Hx7yA5Lkqcj~UIsy~owbA8_rcc#ZB
z_0NCQPkd0nF5;_Rq?>&AUw@w;+8-Z>d_3OvCv|03RN1`gQ8wO%B4&w?dygGgFngAK
z)#^z>_L;o@3_0f|e$J3GZ;xQ$d)ids&fNcX@2)!0hYv0CxjT*~X`J%Akg2<C_3MRi
zAMaQ!+IBc`wVU8xm)m=PS!bp>|7YNx`&fZ7SKhHcdCnY1gU9{9vZL%I{;uESx&Fs=
zkIVXBbY+|?D|t8D?mD$@)jN@i(-SA~FRha36Fd~WRP$KT#rV>H?rh>c8>g;1B)nYO
zY})kr-t%rhPX2a}snPw|5+%F5ebJQ*QA-b>`p%}N+WD|9_!#@M+Kn;2%ikW%S!BQM
zhv8M}$*OyQsPNQ(3zqm-`uM?*@YfL;;l0t8DsLWF%bnBio+d6D%x`5Lm>X+te`06p
z@7#(ki%A}T^jB{F{OP1hhV4$tRr@9CGkc5uepEi_7y99vd@1?blHHz<_cW$VsPySt
zAbiYt{{&mBB5ki2gAG4s86Gv&IJq@t?Zy2Ub{1M4O<Z-JS6tFjy?*VyPu^c`+OB`Q
z^rLh6iQ7*uZRI^X|I2Efst;yH|F%}t-JNG6n42qqIOqPo?ChR@ldoSr-(vJLTU_<?
ze};yN3y*S2!uG6x`p@UV%*tiLO}5$Ze#!SLzt+E@XZ&rwgk@sSt##~iHupb@ew4k`
zKc$UlFXPv@vwrqW{LgUcSmJ+%g8KgqUnYNv3G!Ay{h#5T`oAgec?VM^6Br+>P5V3b
zF_(nwahdSjp+6!&U+gXw{FeUqCC9&mKkA%iR^MZ=b-Q7IApF?6wOhWPD~uOCRR2kH
z>3@d&`j<Yx<W%ZEtPcMN>OKd?D)0Qfp<v_J=PTE*tA8+WNpJLVh3$VfZ#r;3c;>4g
z_1n&?ug!n=pW&s){dUXxt(wv2|1)@|Px+ITuwQgf`nibL<|&Dr*xyJ0`6qfLwO`Wo
zRf7Fp&HoIobsj%zO80FK{}c4*)c4cf<#I=6{pSBRCt&~P=}n6*@95_oJouksx#j9-
z#q~cW9_&BzpTYT6QEbtk>VL2P`cKqbo4R%O>4{uM^>YO7FLl*PGnp9cwd1GP#3tU_
zNj0aPAAd`~9KWIePkT*Vf&G<R{C}$QKdfi}IAv15;Opo^)3aaq9;vTB^Q3>BebkRP
zT>DD9zbyaHuw;JfjD0cFS@t~t&#+YHB+JIfHlekCYJHLu8+)53gzix2vs}M^WnNg#
zT>DP>*t**St(R-+g>DCPt3FWq`*CXf^6l*Qj`6C7x9?}1XI@(~pS%9Vy6J!S{%2Tf
z{HkL4Kew;bf7E}O;&DJn<4{P^fp<O3JL`Sw-1g1-+frViQE~n0sW+P}&+qxq@cci+
zb?+|yzf;3r|E&MAB=gWpck`v`fA0VCwyXQmY<0Kd^O4}y`JScHGnuREo3&-G8ywf&
zQXKEu-mfd6uTpb0{A`&2*?(#4+d@1a?G-aBYunpc|4Cu}^8XCE8UEkW8<+4H?9UDU
zdYkiK+dhAT`VZTizs!Gfe%*o9PbBU~)W7uj>7IG_yhzXODHD&@?%sUo$K0D=_}^^)
z{KNi{OHE$2#r0)HX1+%&cn{|l6>g{(@{rv(^;2Z}pPr5PANBv6)W7=d^xtgEe?a4P
z9pyEPE!XaEUtE90pIh_&>YM$4dZxa8Y=8GTXgK2td^qFcEBmc`e|vtcJme$0U_+Db
z;%3Q%Ikj~O^->?EO_-*%!zg0?n^*D=<0rmI7pt76c>nF`&&u<&^(B>;o7TUq7fXr%
z5m?VL$-pJmR88Ueika-6)z*v3e_LbzWB$L1%FFfsGn60Ef4BaxmU`zl<L3K&-R}BJ
z%C3H4B`AFLo$jA0chXuW6a;vfGk-ak#gRDc<;-Naq`ie-*QLhUY~R;@qFVC)v|ICI
z>JDx6%uj#xtYU`wT#lcO?1~W&{xi(`TK{3|L59XTg%>`?n@<Xfzjfn#{m<_|jo*K~
zSa|9K*Io6Wi*$D!*Zz5B!lCct(>^?&sp={>XM^astE=_Xl@BdhZ_>ZLK0n)0ys<{L
z<o(Wtd#ABJW`EYLF8}>a_>qIN^PDF3XZ@%XS}`ru*Zk_goL_S4{eLvC)V}?xxa@KH
zZu7OZsrCOESbk4FecdLrdCuYN3%}3C+61fWEZP(o|0~G&;g-iUFa7+_@KWcqd{3FV
zxxGkDtV-b4L)$i&adzv3e_y`hPj>rn+aoM(O`(Z@pD67v5PkSHt8m|*)t~Ib4Gy1w
zZ5kC-Y`fR1{Pra#FAI5}@Ei4873zNk{Ns%=tGl23>HB|%`hL&-%d!ugT{bVZsa9YA
z#4nk7LVcnAyY3nOx%r9ZlF!>|LdFS2#Rp{gp9Y-xl*7C6+pou6zg0E#mLFfS?fi=R
zg#EL_KQ0!$sMG%1wt~G+PU4T}8n>R?ZVL-H+aKANc+7u2(>`ZL^}k!Yv$xoPnf#_$
zHD@-<{^Otwdg}zga&vuP+`mtE_az-^o>Zx}Z(nZ2PY$&u{p;&<MJsKzAKaYjchTnI
z41LB~CJO2Qm@2+~TR)L`%2Y2Q4x5B8>nA<TtUnZM`VTa15`DD(llkgf7ynGStgmjd
ze#QQTZ+BN#+_aQeov!@a)=qQMzf-IKGvtBFxf*TpziYkj-vc%IKi5z1TKn(l`mC_u
zof&yc`*p9kE6+MyR6L>b*Y(SRQ(qpx@Uv{K+McufnU3kz)IO|;mrlK^n{4lF#PzHG
z+tmr{dLP_4UHAUXZdC)j<ZTLkh4U=`{G0l5$Ip11gSWTrSF2se?I(ZC-r`@zPb<F}
z$1g3a|61|>WqjF_8Xf;d^(ntImehaveuPt2@{}W|Yy2bYwDZ?5%YFTP^{{|HyXYs&
z^glft_igykaLIqo*{!EH{b%@a{y&44LgImS%@6n63++*`o||<3KZCn!^^EKP&Ie!o
z=ic3TUDW@N_h<J7b(bf)s~?+NuH)39ki2`N*vsRO>gQJMX?}LcD&6$-<o(~cIR7)~
z)YmI7H`)KKP3b?wdHuhdeLHteO4?*Cbbx{1hrz&pYI(fSzx+mdPMHVqaufLYvpbG|
zSuDOxnK%Dg{V$ikGrNCS^nY0YSC75V;IzynP03F;j@h<W&pCA{TKUVe{M+gWeFFR2
zOSd^V-nnqN;qLKYr;cCQpY@-ieO9;q+y}RRA9=8Tetm9UK~?(uS%328vp-(ACR_FM
z^q=zC!F`)<{@$u_^4E(03^QNtXZ}<EuwORQYVPrN6X!(-)9r3|r?x8V-DW%|@Zjs$
zH`yl>|E}Mo_-$p<e})#N)NNDGrF1^JtDtVF<-js;&%CeCA6C?hb{z>{{C2HY+3wxf
ze$AVw-?^c}#!PPa;`)lKd#81s%)hbi{?_@2#kWtoR?q#an`iaLMb*-2ZgQ`mJ^21;
z;idl!8T`%DrIyXj&wrSi`|jC1iv{z4i`})^mVUsxd6K2AYw4ATbFTHsER6Qs_oc7O
zCUi=Yx`b8UZ|$S?(eq}1JbdgP>j(K(T~mG8o9-(zgW^=gKAcS2-hN)=NxeW1hrHJI
zv&WZLeU!d`Oa5D?nBcj2a+jA(?YNt<PttWtt!Iz=exB@h%~QrbsjShgW()4_vyS|F
z;g?LAvF_5)!=k>Hk@+I0bbmYkJ3HB>b&oRB$8$Ee0=K^&|FS;n@7zDRA8sG#UFZMd
zw}-Eshm^`5*NxF>1<n#DZ+~yUf83_H{=m93mo?9QnBf_6EHrQ4^qA|f7oKc9@-)=Y
zFd{3{KiX8f<oX9AJB2?HKOAgQtC#&~KFqo1)waCcv^}#u+UjTeaojmx&aS+)==8_r
z2hyqhO>33ZdzU*j|4LiUKk50T#o}&T7hTFM-rFy?uXcjg=iaRBnP#(}_=hf5jqkMI
z{5iJXY4KsH+AY0GZ)UvESk-PLC;ste-0F|r$K+T)*dP8~>woN9;j1d)yY9Su_*1sW
zr5u%=vdWy9V_os_!u#yag45G391UC=m3z+rZq4<tuNS^a*!a^=tu<;!gkI=Jz3BLD
zbN$);`{OtJ9$Jylf7^9O%Ib=myx<pQ&A-yNEc$Wyw_g2S9@A|TnUmjbZ&#0zFWPW@
zug&z%m#>!G|GWP`1Iwe{oYv)4nf15ZSN`GusD7BY>T{TXd(t&aC4s%4qF;WxWpPL1
zNQ6h1$AKclIq7%8r~cS~B!08${w~vw((bjpX2qVF-X!tWU;iAR%ZyLQ4u4L6_wi+%
zpE&nCo!qDr`>sjP_Sb7)UiPc@c$$`_sgJ3CzUZ5;Pw$pqPu8q)|E;wqT0Ah-?bU*;
z$M*3bme=R}J8j<6{M)%wMI$mgRLjr(-rY})UmvflSf3OTrxjRp+W&XKr^oK?GE*0S
z|NNg}=6idw+&!H7t#8AR_ic=*ys`bT&-!P%mbah$xoh?9<=Z%|ZT}fI*ZW*DuHEOF
zrZVw))&lv%ODig4ZC+L6<#5%V`_FLq{`w=O&$bpxRZQFX{`;(YySsKm{%`DWZhJU2
zJh)$dVXb>W{F!NgwXfE(|EPa>Za&}2{|p==*RBV8eEhrd@y<zQI?OpdDM<$swz12;
zOpCvr&G)$1|K`hD@zUHqXNz_`$ro5!->`kl_0|6wZufB?yC?g1-u)x9HfKvMZK*oA
zYx>)jaw`j#`0x2SGo*%jw<Sa2dC|Gc|0w@pf0QX`a$X?9=A6;Q<7=Ne|7Tz*SHIk(
zy~$#o;^9ldg?VOgFF)zaOub_pw>V0(zU$VXyECt5+HWdvDv?e1yOuaVXwHrEvR9O%
zTRu70FJ=q=v_SnC!`ENeo*(<q!1Y5q?!uPIk82Y$wte(@nQcFB<FvBC9Yt&BiQ5`j
zU!SzurcPhlYm2z4$BRjEe$Q9`ojUztL8ylBtvPFM@4FrS$)@0s)DPhuj~_*?cX0o9
zw*PC#mHZFp50amTKbjKx<=>slZT9kd`<DNX?nv5t_&>vw`c3~CjGz8z*kDon$D;i|
zL!<kje!m}@A08jPC%W~z(ue+zN7vWpnf={VT*-UV^)RdSBF6CEA1A&(@A~Y${^sWg
zzs-Ulc_n-@Tyx{`=bLeQ(q?BhlCrP1N}mdQ7FK1l_S4UK`;663Wk3AzW!3d93G=m|
zb?wS~U;EFI|IOJCn_lUg)$4Z%o!a^PVpdoV!#U&c{9d;{tbcRy!+!>kk9_?rBPtH%
zy1lygO1fi___Z_ZUOj9$w9H?5!Ry%2&ws8hwR9@UnYFoW+TE%-Kk8&pWnOK0c`bL@
z{3Ba`Ph9@7|ABh@p43M_zvhM?{g5FZ9_ZfjPRhpY>dgb`!RPMRwe9&^pL|#9QN4Sg
ze#f+Bp$84SU6Px7WGWwD34QQmvSjPw%S*pjAJbI%dR2eoJpI-WGv@eutrkpIyB(Er
zd#BF+jjp?$UhFe%?Rar|*`MS88Pp7ag=eq(qx&QJfqeTu;R|-kueN<wZNF7_u&}aN
zcj1)XovOE#3-3;D@^`#*t)l0%{LGN$-rU~P>KEm%j=b--Yw5+!>p2hq@YyB2vSa00
zwn^EkyK3c2`t5UtzeWCbc2`@Qxbysp<SY5xS`WOs{eiFe%CBIh5BJ|3T<L1<x;E0~
z!e+KeQ|lE6Enn=uBPR1TrcZnAl}B^$#Q$R!j$ipifBB>H%KO^id>1+{(>gJt@txLW
z&A1}Bs_U-{>#wPQ-m+%Nr5ClSzr|-pAFQ)%6W&(zIFY5m$6bEK`=d2;b@D$k^qBK8
zvM;Tv3r?N+cyIDg`OG=7Pa}(?i_U*`O>?u*al4Rpbn3<SppCOkpJ_gxpuZy_`_<~B
zUUMeBso5ucYmL;4i(mdT{1MU8O#Wg2aPIkM#@Q=(e*Vwk_xV9Wec68o#%ufSX5CAj
zo_6<0|E@jPryh89(<b=6{+Ykkc9VYnS$|V>X{K^okYANRRoCzN|2S6!=KLur?6mnE
zaHe|QNdtSEf2G@{{xh7Iws!aN{|sKPDP_Ojn7scfm-%tQo_aBx1krPR>&vIToPTfQ
zI^9l-gKux`+F<yfA!YeL(Vy~@>L2gF_v$}G=f4!aGai<z+Y3C`FWaBznfjlhE&qe1
z?#$?rtwnb~f73jd{k&LX{o5R-f1m&K?|iuY-_f4^8UL0a<SsSZEU3&@7tP~V?DP4F
zP34-qKTUt->*Q{XS-tU_`yb($ypQaC5*zO*ZIU=Ip;q;C@uS!~uRls3IX|t-{c7In
z`qsSmb2a_vO+QqY1fTzSZ_0lL<=e+yz4Z^P?K=J0GHmJ->2BedXAPHTdPv?`Q<e8J
zK0VCt$rc-{z?c(%rT=cxlauGDh~c<+@%bDv^{Lh&J$!Q-vL8=N-eFca@9WR&oX7tO
zJ@|9~SwUg$yuzT<OX^jG7!Ew1^=tn({`fETV!uz<=idH1Q?oE6cdFmr$3GYSaQ^4E
z;mh<V=O@(UmVW!sAeuehS8?t-{j}L<lPCRNl02#Q^Za8QuFec$Y~Ytr2)}W0*;I}7
z%IBu<xm|nKpU1aopTfmAkLJ0yzJH)3@I39kVL{oK^LuLxf0wO!{ZO9$gbWAk*+Uy-
z%SD`a*jBNB`>Xw^{xip+d6i9`QGf2&_OCx=9;|jW_G|mylA4fDvVR`4lrA?fp1-vA
za@U)hdDrZg{_QT+e{-L^CTvg6iQG4ev-9dcM6C0(_xcbvxg=BW#PMkc5(+GTYqKA1
zFo?euaX#Wd!%Ow0bNv6dvy1FIv;WJYEqC-DbWbvfmbo^)A!dHZJh9{TynokbZvXe6
zLAUD1k!f;u{hw@N_Q&|z)?NB@?)kSfiSoyFT^6-Wh`iOV@VxTVugBY^-E24C+rwSP
z@4t*yXO{hkxlaEXPRpP8C3EP!blmB;-k(KSnOP0LuJ`<La8*p)zw`eY*e_KsnX&L{
z*-XAS3OhmrIKMDUykN6<wB=}U|FsSE>+Wa%XLu=ORrLE)SofR#UslW$h-hP)bLNO#
z0ejB%OD28Ysyn}^{XJ8cw>R^3w)U}0TGnnYDUHW%wa*s?Ms5CN;d=6>@+<oreGhZL
z+?TaEk=kXkaKiF5Y1KRS3fj-=MdA*w$e#Xv+P0=+=iXK3DQphAqtH2LN>8<hLY?Tx
zojLXK-}af__b>Lhi~i3LxBSktB7c<w+S%`4KRx@m_E_rH3yn9s+#WRTm{`PMdwj2M
zw{n(P&jBsY%jL`OiGB^;#~Jy>&aeNY;;UNM{|u~Lvz$MyJ~Xjmnb<XFd*(71p=8<L
za~{;i{%5dVJa?N(){Wqk^4Ipf<Md4V__coKuXok&lk1n)>z`-}sFEwZx9`?}hNj%6
z)sLSs?)%&C{I;NeY4)-DPpWI7{U#&-@2~3ZPtME#7?hc3r&uw|yUFKx@UHvEom3P1
z?B*{mI@+aIc+T+rrQHV8e(e!@vtOmowR87cyZmSMGh=6Gt6Thimi<!x_NI?1Kja@s
zY!~=+PvxLP{bQ!9jdu5I>PkP~_<D9ug7}>M%I_`8eb|iu-TiaEssFT^t$S8hbK8N(
zqQ64V{*q6xKWOrV`G}k)`@hPF`G2aaezrd{IrR8=oYM5Vk9rFW6%yyqHrjc9YmHje
z{)hGQFa1B+&ME)hCtBbA*>e5QG|Q99A4H`sdSl&~CSD1@<^P~Qy;U~ym*MYp!+h2s
zu5Es=Pd4UR*hM`4`7iVna}neEa~9$MTnoO|&$jue^PgejUiYW+e^ohlXgEH;w{P>`
zmV#|{TF1)&F1oM0&1|3jT7R+n6YG|*sW-_yr2kJe@umLB`LY#j*}wf;CfxX~vv6Xc
z`K+V)yOxCCx>&!vf8n!I(>?Vn_diBu=y0e1cDnuU>wku*y|%AkpTB*~<9zcTxt96H
zZ!b?h`8a<X<KtIh`_xVLe|yGt|K6Ye^#^XI+}QoS|5<;>4VecY{q)L`FYSBtGw=B2
z{TrvGy*@Z!T*39u`=v)#8J|?sUfBOMPU<G#ov+Vd$BQ;@|2ECE^7wxSPxrEtwJith
zfBFAs@KTtswSf8B)_=0D^E>AWpFH)SA^Yan{|xJ1#;vpddvE#TKmE#j{~0Qm|5N?B
zc=g{6i&KAmTr2kCV${Shp9Jci;}k-KDv#RC{^xq5{)77`+c$^)GsLX@XIYn{l4AIH
z{@N=0W8J~IALJkWGD_@`>S^74z4Soh@e9vCF7KLJzi~!r{g(d>Upi$YtLjc|n=Afr
z%Kj4{3XBe1+J9>5m*f7yU!weP^dHflFzeoov*#r5Ua5=bbyk0q{OCnuMg4Y@{VET8
zk|Nn2+3wk2^{4o6+2NB>A*ny=XU_lC-qrnG+dV#Z-{b3b%r*R1>cn1F{Sn{QyZ6Yi
z#TvYM+#DB_^@G^zi+6mJWv$rz{7vy=!IF!v#f#4h&E0rX^~<Uwe2ljgElxb?nZLH;
zhMn4CXX%b3etcIgbDyT>mb&lmdl<F#gGG*x+Rl~5@nO@}{hb+<e`EWxgEQRqdMY26
z{@H6}|FZq(_a*J$%s(#O`*!tdyGhD@DQOw+o+ODEoMbp+e60HVZaaheLw>qNr{Bdt
zJI^H}-qY)<mvOW5zW*Oqxre_4YIv{iv#gMJyHt|B+uM4#^u?06FB{z0%z}(o9g*2!
ztNpb2KLg9_j~{aM)<3*_KDgN8Kf^82qlf=Qwx2T4<_w!N+jsYR^SW(zr;SdoPBt`J
z>sRP`yZVc^?|%lC&p+CQHUC}w@TI<CPD<Q4_SdYnioX^Ao!|AJ;lS>Eq2(Rw8)xNu
zMM#Pr3ZI~*wBu*D(ws?u8QxyoetySh?pX<{t&1f!t@C!9{N8sYb*Gs!XJ>ELCSUEh
zb*t{LJoV#0!#A&w`W-cqYqO@AR~6sB7k9Q;>U^<EiuTR|4nce0Bc-<XdS0);nSDI8
zu0C<LdtBk!H=FqX3h-vOKKi3;RoLp`?K183e}+kR!J-Fe%)C11<vG2#d!ysq^<RbN
z-}rvqsk-Rx(vCB$R1!<hZY?q@eA-{9eRY3Uf8#&ZA1gsi5N3t9C$>F$>^)^>^0Ywt
zlTTUha6Vpf%=Y!P{X!45(=1|qXZ6};zq}jmeEoENMYU+t!ABY=mur5y9e3+h%}nz*
z{vQ)PkGCfm?a}mgy1}>iv-*!<>2Df8_UwrN;dbFk`adVJ9se0FZvD>PYqb7({SWT{
z49e;gAMc-7`{I}XH}xOFkNI1qmUq3g30<~qPJY-m>x^s9G$X%Ba?hXGAz$lo^7(wP
z5BH_(j_ntD_EE2XsqVT?(LY8pCr%dfe%-ZZRm_ANm7;CM7rK7d$O|WAr0rM}^5kb$
z(aoEGr=~ya_ZFR+^eR!qN$~sPv!!+Ko?G1Cxc=w^<NpjCvnS8H)jR(`gZzrrzrFi(
zw+a4HJH6w<?)x_%)}B*Smv^WNzwF&pv|T)Fe#`z7pQd^C_iSDMWAU5%{kMuAF7K?V
zeOS+P@ZnvHtfB~CZNH|B$68z(yq`Bcsaf85-s|VK_?!D5g~Y4>Q5Kr~wv_Qd!_C)E
zKJk2KY(8+PH*4CYy<cjhYy0FBP89Q`C0l*b{Oo!=dR?d9n#{km{;9q_`QgZ(&;J?Z
z&Hgj|DcaZhcVeCFkN$^`ezev&FEgv3^*zWbF?_0gLBLOYWtrNC*Lwal*c?dSAiU6N
z>62TR<6fV*+`dWXFzXDbeM<9nLci{+Ubf5L`00GH8pa=;@*Sq4@tm)U*3Ww=r?Kb2
zfsG39Vw&eioyc#n7qa@#a7cD#!IF>i`RCW$YQK8<Q7&Sk^fmWsn{*Dn|E{z1;rzz^
z0=e}yp^HxHw|vzI)PGPu^MPUjdyuEC0ek$?TJzs2HTECb`)uqVF1xU0_uSAmX>-m^
zTe)+J)dF_OlTZB}>iPaN81|hj2sN(JQ!*9qv0V2z@JmI^W=Wpag07cqE){P2lJ)$=
z^mtaA+MN65&8FAB_4~~{SN}jOYjusv$1{oDKlG1e)z`n_FaFPP?Dd=E`A;uLh4<g9
zxqPbd<Gq%Bk6+HevH#FMg%A7MKXQJR6%V-dPEVmRchaw$4~&e~{AFhFV7<Qa^^fqD
zm>TPkIYznpT(4K%e7ns5`oAClLO)B$9Ou|9lj<I-sxEE4Hdk)$oAPwYI=yB5oE$-u
zp9byPc6Rsc*Uv&`*B{uY+LPqZpSAkm-<H$w?`kJMJl<Mb@?-WxMYX9lt4y=Q%d^WF
zLwuG@KF+`xx6Rn#(3Qhi0$0rIU-hP<LT9(6zo_@TDbx4tvU~BWKHHzQqCfJ-`IT`u
zDyl>GZLY4aoi4U5$WvNSf}LlTdw~1HIO*~S^@2B#E8nT857{0fJ#$(8#;H#IL0%t2
zr=(d#Jjigo5*`?3wp;FAV)K!|d0VEMr>lMO-#L@7zqYnmcJ10F-_4CJJRY<eU9y&I
z(2!KWE&65uQT?0GkH;DRu>Nq_@8Xu?(%Pjr4fbxW?pTy@^TPq5H*D?-4cXI8&u-We
z6DGCP^Tq7^wbQj@ZT+1!4~8EJSXaML?q1YgyM66Fp1)=P#PtR3|IlG9|E*Np{-15=
z(!Z1KbXes-y2S{%v&2PBye_+R-PfZtlm9bJzu)|yL3#Ucb?HCzyKDvixL#K-`1b4D
zW=7_Te-|tM>2qU${&lUieD6H{%WGzF{0V*}c<$lm;3W3-_jugbF&^Ju^=kFh#O$M*
zm+HI!Gi<Lv@n<*x?BopJ9bt1pGi9;-EB-Si$BSpjX@7{@Xts0J-B+JoSItP8_N{E@
zRiD7QJCpqGOg_GIea|{O>lzo`UH-B^ChQjSkXmwB^2^U1f3%+&*{o-eH#&A{rI)Vj
zv6E}p%{zWSO|s3%GLLJC)>ci;*!#8Hwd)Uk`qA{NKH$gwBb86s{#~8@pP_4QKU+=l
z$4@^tAD-a(ShuLU{L0#E8O!&Ud4`-?IOWNlCL_Mu>^B=D)nebIW(h{wb$s}6bDCvX
zSLu?g*Keg?+rKTnZ|i&Ziu6OtPFLTXbgp}+_IcK+WMK=J7^cH>c#rqZpIS3-|Cab8
zEvM9bN&`3^Y+2Y}|IDpE>ZhF4sRD~Vo9235nX=^l>QA|H+iGVe7u=lcRg$&iXte*N
zl=&Yn{bvw*#J&5N_}lHvT<YfSE{^y7cg$YY#{VPN=c54??P1eHqD{6{L_N=Ya`)N0
zCyW!y*2jCzQ$ATB;j?LNmdTWqwdtQ-pI9z47o8EjG;DEU`Q;}!pTybL|9JTLtnwrF
z&V|iKqk7i_yb3os%2SlrrxF?I)M~@PaNO&}_P>kwDIJwN_~`VR<i(CWbN(|Nn6}r;
zk}o!_Csm8{uKtOiRd*a`1+7)(dUtZ)-P70hZ@GSC+7+G6k2=+a{2Gp{_U>AFnrA)d
z9J#rxU+CXzek9&uBmE$rCpKf&l3%g)SMQ##T@;;@m!Nb<T&2MHudVj8jW_MM`chjL
zb7fDfxgOW?tB0?&fBn>?*XNc#<%_m8*?m2w=FENhJyo}xerykA`TTE3=^s|-{|wxp
z9|@GIAHB7#u=)4B`_K2*7M&=%vcFM&$B*}4+fC~~3o75;pK`wQp32AdU8c8V^CNa%
zdDvHfOEOtpM`qzY$Abr6@xP3#d=!7n{gKN)wQI>+KAM=BZM=JC!hzh}2A6OJhBzaC
ziC2CF*-u_Pxgm9PnNqJ;-J6h{slV2i+3nj`J|o~%!Pb>mzCU|f_IB;O*)w<5zm@%{
z9WeEpztq}wSMJDFYljA(GdvPodH!L@`u&;jJHyJ^?KJDXm-aM;zY*Ilqo32!c<|f7
z^>s1U)3Qa~?v>X+s}OjUbNlY(wbfrX{bx{qvHw=|qvaj{WPjuze*f_Hk1s#Ba;AP>
zYH(azG$clYZw>psbA|KRO+TObyK<k}k#*5W1vjsEwaQ(o^0#K){N9>x&J!OL?yS)c
zUtVeUYwPCi{?0Fq|0&d;DX^UCC6P6)>FJAkFYQ*J>8ZOOFD&S^Z*8WYmH37h!JiuI
z7ul!A_ei}zn(_7XdfPplZg_GX`SzjX+;#p54i>NGuT7tyBB8^_7tzJJY}V`ATkdJj
zM<m|VnORi5wb=4YbyNC;itpbxeSFsaxVGxp*)LBvZ@!|wtyS)fkf=&(%$)isa~RL2
zZhzbU_-OpsS=z!^YFm%lfBf}jWx+D0r5c{g%ccjPTzzzAtK})frx*9l|KPc%KBr#R
zf90*{J2zhxMW3|NZrwUDVr2pc`<Vw{pU?Uhf6M#vv8^BSoj#nICAw~IvDpT7<GD`e
zlam%5bGxu+&ok$fCms}@t(dV+_R!@s1wSI{EsM_2`W^3DYhu^WdL&|vTYS8z#kvfO
zrTb$|uY3^wyL(S5x6m#3_9YVwx9&S{@y)t@_W74#lfQlZSh-p2p8N%$qnr1q+&25q
zu=`oMegDI_J3I8*zV<x*Q9tp>j@1&A_9*}O&oJ{{{pR@NtIzjLt5e=_)ns?H<d=<t
zOlN1Obe(!$FOlS-u<%_~pT+Z|`ycM9iTu`Z=|{0shE;2ePmir#(i?lf+SP{+emEvC
z*nQ;TQnS6Yd*`p(w|sr~BdH%Xc5+)1)|<TF?>4Pjw?1E9xbl?V9^=J64fUtRrWwy)
znf9N-ZtH~~(%-J`|CruuqAT?J(6q9TS>_ufw_Lcp?Zufs5d+rx%7e;%{}%1uSR?P$
zt9i9Gd{KUM$?v`zeUY%WVIt3cvo2lwTk_fZ{w?lrQ+E8&eUz=Mbp7zRTk~(_v|ik?
zV`s{-loBox&415|=l#__om-#p>;8Ry=7-X0clYo9ly@WH+exj8bvC<OUM6qYaKvk|
zU(~JRZq}Vz2_KCYN@cFt9rwOI$a?+lbDv6mD$MSPocr_2$GJ`}UUqNR_oM!|4j+|D
zKV;APWA@>&ZB-(>j(neRN9A^2SEY`i)3gAC`-V0th5dE=zq<3bAGsK+W$6~QIc)pQ
z$?u=|+9|E?S{mqNvrg0c{kKKiw$FT6RCh~WOgZi5BM(tOkK4<m1#EZrTf7Z&{9RvA
z6S_U=c<6?iRvk+(FS^CQ?E?S)s9!4!+Cp<R_wSvv<@22U$oo(BpIC8xPQZ?@U)Qgy
zmhb#xcj9mJ9M6aH0!|VCUI%|JoX7WKF|+;mvo(q<EGIp3SK$4bB;H`;Thq_)KHdC`
zZQ@VkFLMrspZdUkDt?yMCl00UHT=8(37_Yl!&G0t^)3HDH?QA&(m$w!RuvpP{4!2%
z#c$zn-)85x*9h%6@Ht<?;2i%+@gM)De)LG*A!i)l68Kohoa^a~sERJVyye!HZbkW)
z+AsXX&-L-2a&qC;4;3?lLSmGDPQE_N{L;OKGiThlXMLN0bM@nGGe6k<j-MZNS#PV#
zl}RkFTT`WN>Nl$u@A!VtUhC(Z*GJy)r8mwKnkVOZ>ejYhCcmoWm!;Ob^SstSdRWk=
zR&DAp?^WCLjhjFA_pJTn`Dkx)Sl2C&<b8YRy$n2YXW^4{hQ~X2`wy*%itS!>R6OtA
zx$M_F^7{>DUelWv>D9AXZQi=O%H`V^{xp~UAv^0sT422W(PYhY^#W6BZ>&^*@2R@$
zWzpH)yIzT<@?HBJoGIJ)u<KXyw*w!Swc5A-(O;~#RP@^3RE0^^9(~VyrR2OHB>I(o
z@GB_p2`?8-n^7}ewDs5{JBiP^tE+Oh{qb-4@Vm8`&uDq)DWfYppPyc{r6;IfWY)g!
zld*5M+6Df*A@fM)Z`9=95uc>$?N6?LDBeBs+q4S(;y+clFHgI#f8^hU=@*k09bV3J
z@2l?ijo<Tc{k!z-^Y#<p`){g0a&Na0ee^c=>s>!v)x5Wh+a&cI1*h>(p2pDn_T+)}
z1|MrK-l<p|I!$q#q~7zC=RbVbxxb7rKJ@dNxZUwb8!N)zW@LQHc7Odt{=A*y2fy3{
z^*dtZ;%6O=-8E-Z_nwq>^QLdU^y=l3tJf#CR+emgwRFlhe}<~Cnp+d5mbEA(%glQC
z$X_5MMdIcIG1+s4TkjinT~%M!zd!li9@`Jf(#IuTb>2n1xUke*ThHCHdQ)L}c+*|$
z$h|sM`;Y10GK%kxD(lU-CG>Ls&1Ft9u|M~veOSD#{^&8Y>r?A9*%D`be8-pl`Oowt
zH=b@$Y+c*3C-iI3_3+v`^&xd9=hsT9&$zm>=g_llv$rnRiprRD%`129Zo~f!8GWgT
z=GEVNA0PhjVD9hx5)6l@Z;?=5E?gYHGA;5Nzs-sC?t@+*zvt~*er8Md;y=G){>A=h
z2-%#+{V3z<%)NGz^-I-eT{G&PyHtGX^*h(js@2?loW0n*tMv4?;F<Z$ig&Mza<jj-
z^ZoYTo43C{+kAe<W$weGnu*y#Q|>HUT5^5X>lf937$5Q_KQiOmm)d;PX-ejmf-JA_
zy;HVq`uEYcZ>5aX(y2#Q-3u{Z(zmkrs56tp`I_+Mbr<cWOa3$TT&t7puJ^nAZp(j$
zH%sQK{0?5t{@G?ta{lsZ^@j2Du76Z#4VQP8*zjqK<@#0EUfq)4k?^lC@|-+#G{?s;
zw`cclo4Td^y7LjcL$^2Y&D?G<;|ia@#OwIVi9gz#&lhu5)=CNWEU%5-<$8Mg!Vfm_
z585&h?$phBFWj>{NaSa}$kOt&s(h>W)UT`c|1EZxSNp(xVN<r#IswO?s0RsY&Tfu3
z^yHK->zTmtpMmR}=CcT&#e)6E9;csXd9eQa!<*&#C;qJGp71QjH<)qi(~!Adn}W(>
z#m&}kU*x?yB|b&>wBY&Rds}TZYyUHF?C&=5%~79Ma{Gn8P0!oUHakVXy?ZWsyXV1U
zTkX&FF{h7KiH5v*SkM<ZDeKcD|9F)p`-Oj%Yy2`xdbBX!@XQn~ZM%rzXWswrO<DM#
zVaeR~<L5h@AFFrgmYyhicG;!O@RsT3GpdKRPaJJdC@BBMH}&ax^+~%uv~IkNU+}?Q
zC}Hy)p~FEnTQirQ6~CRm?)9hF`}TKKOnrDQ`(VZU{En>prCgh8wu)W9Kh1l|+VvsV
z&fdJWdBZLLn((DHjy3<z*7GiT*itob#hfosuRQ*B{pREN-)_=>>VK!4KV6{xz4SlB
zq5WTW%o8}<x98D}Ju7XlUo<P#?O)K=zQX6o@odew*)t3F&s;j$eQ%S&`@DnxrO)N3
zR?LrDUacuV$Hp{O`jheN`uZC-q968m%_ucr#a1;*N#bAWhr4Hc`XVog$34Haho@~(
zUv7W?9(%RgeTk|(s~PJq{ka$tb!thov`kNdw*SG`PktOe{OPpxn#`5a#<?;Nyp~+Q
zowQ0baF+jKn;4r%uZ~B*>R(X*V97kCD{J<+KG2rXyJsD*v9TqYW%tzLA1#6PKf=#$
z{o{Cas=8H0gy)MXYd>ese_7vH@=&UB&ZDhUR^I>5z&OdM)L%UFmhHoBJ1fOP89O3Q
zKDgS;9lPbDw%<0LbBSE>MN^Lz_w9F%GqET(Sl!;IWf-$5{BF+qi-r3%KOBqhTRrWO
z*2$3N>S8-p7f0VZvF@JE<!SHV++Omz{AWeI;QYOFl0UCIb?j8NOYKJ^nf}?Lzseau
zTuW{``||N>SFJ){+u*t{QSP7j_srAya9-fU+?x4}VL@vH4=#DAviIiE-P@mZY}Jj3
zxPSZhvM+mXKG#s55>SzUe))ffsLkv2RCn#DTsCp(G&j9Z)?#VN=R9qFEB|Sv*+-q#
ze5myIR^b17hLcNI|Iw+HzqnelkG<{nv&(V+l$K8ap)e`FX3l>G=DAn)WTq}Z^-;;Y
z==EWVhFkW+ArF3ZCLF1p5aT@WsiXY4ePQh!$*Ti;Q#F=d{TX|0erf;iV?XX5z9Dm}
zLNa)zhU1Q%OV*Yy-jr*$=hv6$_$8O}m9DROr?<xZPW0`m!d8m)M_e~=FPBNrJXZDK
zS9s<6sIzwaS7^CBPCaw_>4K9I6M7e4>G`t$@*abQ!OWe<gO2D$>iPa>c>8|;lX}~~
z%9~^4>KjfP-pq9knlrcB^rg4kcK=;v=@To0<F1&_^$+wu-E4Hk?Wh7zk-LNK>cu;z
z=H@P)`6<j)&*620ar}(JnpgEnn{Tbld;4kqpQ-Yf?D&4`h%+Xpie?<YwY&cI=bVL)
zc=PP}Z{I$vqOWzvgOOjk=X2z(`u;7eU$PX5Z%wMmbh!Pq`Oi!5mW}=VZ(n+PuIsL!
zdfuA#ahY?+@#CzWORWOSyz-|WjsLmk-Sm0;s<L(&R5wq&asBH44P{FvzPhKk`Exz{
zt(2~78IO-ePL&Ec{^4Hp$8~kmXI3R<g&wNyTB)`xPVePEUj5(;AIsZUq}|jpj#z*1
zVZ2Gy{b}CQyf5A}`r2h@`J?mE>a+HbT(1=0_1G4dSh@I^qsp9**Vl&qXK4BD_Mc(i
zruzGv;};e#3+_K>%yDJmdkwwVx4F@O{SVfNKCWLU|KLv3I$`74Ew4hJe@}W^@=)~h
zg`$ej9+O;Mr#YP|urI5+_GNNq@nJzvZZFA3?g<RXimFRRfA(p&fBYd~HTBUXuiuM*
z<!gO(Zu@*E)JBYH$<v@*mA!MO{b$e>y1TDCFl+CV=Aw1QeT()jK3rw0^-)yvV63C>
ze$`Wte{QKcU*9jWOQMeLXy9sXuQe-=+2w}x+=~D9Ci<s*NZl!^M?d@@s2@37;-Kfd
z+N);K!Sc7;*d-PIGgM#rx_+XK`Z~MKOHNi=c$A$w{62+&;gxUga+&LSeR@6NM}y>>
zGUd<x;|T7lXy=XdyR${BW@~r3bnWB4Vn@4X@3(EwaIC++{B>x3&OYT#^XY~Ts|$LS
zTY_E~PAaexj-L_u(C6G*`J6|KubqAUpMm*#@~?c^$NXFm3cJ}>om#f7s3o8Ea`oz8
zM?K4SUYV*@P<7SU?T#<shy6zVX95rH_%+k6vVHaTJ&W}{?ZSU#zv@pv!n2zHXpDT%
zVs2lr*(=%h&(fa9Yi}KWabNv2mlmUs6XT{nc8dR&@FD)x?d0q4r);y3?Ddd;esBL~
z!}H&7<bV9n@OG2^DI4~~(SPiJm-ut1+%cYDxlI4mz8~us?MnBb_{*x!u7*j=@WauQ
z>=XZXrqst9wf^|~LFCx)Itjt+3K?bUJzxJbM1EO+y#DH$pZ^)o#Q*cR|74wfM6#Ye
zM*W{B|7Y9v-)cWTZ`xD2<dyG(xzfMcF5P+>_UP`~r0u6gfB#NSvSgM#pY`c(@X`63
zr{7LfKlE+0?34U<FRitGuMF7i^_Nye#O$|hGukSn8|`QIto+`uwcl;;q-9Qa=XBbp
zHGik}r*+Y{_uUq7f3*JQ9>eo(Z!Rx9{F3KxJ#&57miyv$=Qm}GaW4N+bWHmEmSeh4
ztQ;IR<w<+y6d3nqUs^f6P+hxd&D;FvFRy&gd>&)=T;dR?*?)$~{}`X%{}9OCt9SY6
zKY>_R^EK0|6Juxh&wO^W`M6Kj^)pj{h>N%dmPp^awEbRvb%orc4>wz<?YXf3uJYA7
z*&oRd?AAVfSXlp&{dY{o<TDBX8Is&H&QwYlwklhktxi8AfAjML`6J<1gAbNltvR1@
z@$V9`j2UcqxBNL_#CPpi!t?uI&ZvdXxO_6>(X;;yC6C2--Mn>6{>+~E842k}f3``<
z9|=vry!Pw$3(x+ze<=S}^x=Nb`Ype2#|!(e%>3?}7p0agK12H1%jWu?-^H;{s`}sD
zdf}~n!1MTd-XF*6nnk}x)U3B#?CH<1t1|hw?Up-#rVGw4cw4njV#aH+Yb)nV{#YLK
z;e1C;<@&ga(uVEXGsQ&m&9#}fDa+g2GMwM*zPxt++i&-Ccyev7e%@AkbK-8fA7|_B
zKI(7#cXh=_y-$~Zm&NvfX+Gqi^rK#%Uq-Ies<Y~|*X=+3tJ6Nbf77)3$=^w5AKOMa
zuN3a7ug=Tv`>1}X{$_CG*2E<hP45q1?#aE$`{v^FzYCSb?7v@Fe|Pbu=XqRS=Ki_K
z+waxS+iI*cOSoXAw&~t0`%k?4&ye(=f$4|);i~7oTmFhiUaoP?t`=Q*SHxJ^CgW0*
zT)pKK0lUIEdGh8_?@Ie+YM3@&HN7kL_=v&F?P{+=uOzfR`*zQ4e&J`k6h(f8<}Hu6
z76l$iyLjZvQZMrrYo2VWD*1XjyWCbXY16M6RYi05m#^1*9lm7k)wq+!pWofBG1+x&
zQH`xh(ZZ?QD~pZ)?C!h2$4@)odHaT4*VZUr_3Ab9uJ5??X18d($_D;PmdtsT>yLgu
z8vZ-UYyHuRe;)t7f4Cal&lDW+BRBj%gV+4xcmEkW=5M}#;C3z7wRo|NUuDym&lIy*
zp1pJJXT>0=Hg}e}3wM1yS~L6O=5M(_LLbK3WY6RN=r?<HMANcbi&v*rk1%#HUSU5O
zGl4_7=!u-0$KPW9dUwNL`?oG;d$4|0eB~eMj(PEK_s)$}wKd5*KJA9?l(LngEiVi6
zC2nzfKg&IyR8$}J-TubAf8O?ew|oqr=ic3VMvuKfDU<zGcYN=a=B0B!-Hxk2`=8;U
z{l1Lwe-}PHy)t|Eug%x1Ke;aX&+sYu>OZBr^Y)vkckYQ@5%+4J=H`u8>Qg6lKHPr&
zqNvKrJ7ycL{fdt}US`@E{&#YHT6voC@lHPD3Hubc9XMVWa{XObU!i{OrOErhNB*mh
z*X(){DzyFk^jAgq1?|)8Z@z!{ugf%=U-*@r%D!;<w98xmCf&+6Jg$7k@K~Ap$`jvC
zKHB3~$uik6gk#BvhDjn-JfGtye~e44k6N1AG;4F;>(KSy_uv1Ve>0Bj!%`kSsTxP!
z+GSJj{d@cOrFMDt)GE84cl!kX7+<badnNRrA-iI=|A%v(oVRVSY~SE&J^!7{CYijq
zJDS*c9<Y09{$}-u%zk;n<?50a*K~~kGb~#DuEJ?v^2EfsStj~g+sX^`{W_!H*MHzY
zwkNj!k<RY!;;Bu)4t<LVdo*cI=<{z+zQ5WT`b+!enetuv2mdqhzo=)dNqsn<C2o6%
za7f$3nk&1z(q^Ui2CVyXh`C`e1M~X5HD4FhAGCRsYjT6XcTe@-_FP3H)fRJuNfj)U
z-Y`AkDd91wx}NLxqw7Ye-%`8G?bVSl{xdj#j?$Ya)>I#o^~v%0v_IGO#BRx7RTloP
zyr}-5g`Grn=1R?vY<sskf4XzFoYVQ`B?argzpwi~e*Yu<{?IP53BTsI{t2wMTbtr~
z>gDyxhaNrAKfAGPMZ$4**`kWamg_nnZxmkk_)YHf^?yVPkFz?7itJr}>h%{J-M2pB
zL1$EwRBunQ6>040Utcdj)jv6{RQq+cL)p(yI+4ffJ|6$N{>bLAmuW>)sx0;&tXuwz
z|KXc?+D#umu6qCOO8-f}><>}$KIVUf|2n;mm)x|?^6t_nb#WEzowom-U&H=je#<pE
z*^kdwrdKX?toqJbUT=RR<lKV~J0>@8SI+Zys+)h|#yX{AX>sS~a@A}O+Et%<KiYKb
zp7WpQ^G-_K^q(O!Xs=(!*7RDd<rja7=Gv#eZ<Kmsux~o=+&e`pOR{70(oe|x*<8N7
z|8->4{5Q=X3PV3yM_VyG(OYM{edo^^9}h0seCFHi!o0U7g;sV8r}}ChclotaURmtc
zm8(<UG2h!?b639k)BLphgZ8KO`X8%l@2Hnt$iTOp<GK9Wnv13f+gvJAN)D}Lw@4^!
z$bMjS<G%UvUx)uQc-p@CbXxoL+rR%A{%VRY+cPaKZQ{+72UR;Qk9+NYc&vK9@Qatb
zpHKS5dhe%&>VdPhwiPQbPMz*n(<k+5E%)AAf6hJr$CdVbPvM6zrE(7c87{7k<BmUO
z6Z#=>uWJ3z#eYLT82_-G{$u5ThL<`{>rV)Ygh^P4zLwv7{&@Hg?!t9vc3E8KTcHpm
zy?*o0xX8(W+s@UT&q=<wZ<d{+>7?M3*Tf(8B%eM1XWPruPw#x%?9aG(W}%p}{l803
zzg?d4({}3Hv$d9c7wujDXSw0yc=`Q3HqonJr=5wK>-NffG5hTL{ip98-ME|C;+%0~
z$XY#?3!GkWRpwbe+aL1ap2>fPh(dk+h&n$H%lO%|z7<9nt^3c=_~+oG<;~uQ|E!a|
z{;hrcx2;nwYv-%(Tx=OX`<B<YCtKHE`+ni0>YjSeAG@BP;ZgRCvt)b~FpvL}>C3Ex
zS1c@pjCkwxkI#?{Ja$}QTHnX|x|RDc{$u~De(|@>@~)Gwp9W3e>*tmI$JjIT$*k*t
zT;5g|d|0EFF1Yex@qrc3cF)TBxn#ezyREpyztHb<#2>M0mAp)?+`s$uyJO3rEdS;G
ze%mHH?xX$8uO1nS{^)K?KC8LiYD(_fdz+@(eZPC~b@iwBr}j<#+nC7z_`Q%vecK_^
z`nz8z+h5uj{$pinVg5($qaE*99*6CTER*Bryl?TRIDX61noZ{or`4y;e^Re{O8&#l
zww~#c|I#@>^qzhdbx?iNe+IMlu6zG8^jrRCcs;vb>z~)7Sc|^64Sy#7oBAVpIYZEw
zwf`BG`usNjcJ0dDJ=_m&C+waSxnze*)fxx>i)U-X>mM0S&e;B7h4q5T3!Yp1Y5$tu
zo-8^^T|M>vznuRJM#d{ntt;0!nEg)I=F;y|c3c;iUMw-~N(jr0IP-e`E<XnO38G)V
zzwv+g(=@-w{+6}>%`c}lQ!)(?q)Us`dZgQb5RN}FY0bu)x7V_lYTm6<U;d<ig~c9~
zAN7ZKCTeF|BwmTH|FL9B)PIHpOOp@OIH_*Aw(f08kZRK-mz-~@Mf{&uWv_^i-V(4e
z(Db0j?Ai0!{20D{UH`V{xWuMEo7S0TpXBsZzq+(!U%vC7Z4cipO^-Y#tUY<t+Ax9K
zlAuZ5_1gD?4mB)(Dj{<6?a@nXa<z}kxzA93IJ5G^`Mf)QH(y@c-?rgL{i)K;8jp=l
zo{Q^c-Y#GJ>vs7M`Pc7qr#yO5@YQE|yG+KFkiT=ywLcy93;E*vV%z1~v)Pimiz6Pk
zx&&$*a;xInslDjX%BL$*)t^hAJip%Jul8?e)w3HUp9v-z=--Vp-R!?P*6!PG`N#hm
zBntY94@S;Dy?I7dZmegv<nnKezU<pxzxU1MyUMTrGu&ABaqS=eM=Lk@PpwEfzD`m8
zf%cQKfQbAckH_mjuajA%`7Gl4bNQ1qpX(miJD~sW^k<hMCkxh2hA(Qn`diB$`FF`l
zYQ5w-TrYci_Xj4In&bZ&jt5-7@Ql-)Gc4@4{wEuq?XxOQY1(g<KPwY@f4b_I&Bv$m
zFtvWEXV@tJOElnW{%zlllPc~mo>3^Rd6?~u<5$^wu78Gy1OHulBo!jGYp%!oNtyNs
z<zG*W|IZ+Cy?x%TDvQMD_H(8zo4)pGa>t%4>+;vD?A$reyL+X?=CjJv($sgV?OQzU
zk>`JgWcl`o^NWtIy|YZ>$=~0T4BwvotNmNuVljt}k@ws6^?%jee>SIojq#2@`JZ9C
z%cl}uX^)GW)jn=%wK(zm&r$bpC7~7;D#fvN=U0BPdGBK9^3!vf8hd=y_i0B~-}vqR
zkMlo+q*Z>8NIKi2+p=t&k;Z?upJ~51!>5$k?htx@pKo3Lw5@+P_r(?b>0fYO>0W5V
z<hS-`MWVYdemE`h$8$-&fxN-qmY$x^d%~|K>AqQ7cjm_%^N$N(?Kj@?pP^~SV*Mlj
z?KOWEU2Oc5_V}mNhg<*jAFXfZeW`!uKSQVu_dl`Je_Hjwye-$(9}lRg52*IkjSCA{
zyTd{@>wU`~fAQ|97tYMLe@YwgX`XxY%YTNlW%D_&t!{2J3=Ny)cdgbx+qC}UWX37a
zwtm|AP+c=<a(B6>b(xQ^_))>vQdgpi994=e6Zdu~<g)x{@Oq!CVD{nI(njrhP5U!G
z{AXy@PWdrwX3wjY>f+q`5&JLv3;H<!Xb-=1s!36dnOMkEu8FJ9s?FNe>k;j@@9RHz
z!H>cR)8l&LBL6cS|HVJkpD9$<UMgO?J}yg+`(nwnX;<H_Yd$vVaIs|Atz>nHS60lk
zUO$#uHceens??5a`cLbUKaxM+x7+yloJjxrM`dl$)T#3>b^q2s`S$7JsKxqTKRTDi
z=SH56^s0ZpT>C#mE&uDTmy0K=^``V*^SF^>G^hE;_0N6TlO7dS?b$kg*SG2J|NKw<
zXYi@0ckcbP&+u?{jL6Qcqt##TAC>>ypQ%50Ui<2Q=jtWIAH45leR_qdR_=%D-ftIw
zpSU2W;$M35@s9H~f)DKlpH#2!kW-nuEV{kc>*<--J)Se?ypwp$zFzb%=R>{3V9Bpt
zp-U?r9o7CbOb?lU>e?6k{+f!1yDaU}+s_zmeA=cwcgvRgxQj)f?SEIjiraI3<%vH^
zkAtrMXSf^xmvi;yndO>6MoSX9{`hw<)vA0OdA#)We}*NCe^npKDqMXqBEmQ0@1nYS
zm)s*C^LNE*eEd3Ze)jsTwe|T4lDQKO%TzP7vcJ<f&$YMs(oTid6Azp%y7Fkxvvr(L
zFC8)Ud^f3U@7MCo*!9}=H@<w36aUZ_JyYjCZ$sSO$YoD0Rj!?N3o7(2Dce=GP)|>3
zYrv%w!iBdMd`*7AUK}4;cfi;<uHtdQp%ojI+1dZaSzq6KXs6EW#Ep_`UEc+7Nq(-b
zT3w}m|7w}N;m6tCnu*D+4_68AjXFOsv!o@s(EnWU=J<!Tm+dls^yaO8++Q!exU@fb
zS3rn>#nj(b;a#t*4qp6I{%t4AWcR!U9G`od=CUtWH~njRq$EyRtweac)%N@1KjjbF
z$oKYz&ksEAXLG9Ov31UUoy(WsnZ5a^=~!OLyZ?qtyqRl{*@wc({a&xX@_OC&o^)3)
zHKO;Rl2LI_PrCZ{!1z-Y|Adbw+P9n5o2R|qc6Y1&g+J4et(k4SRw`nb(Sq6DGq-9i
z`x2gYEw1eH+Nn29vu>S9+n(@eQ%~vo#UG9v%#*gL@cz9u>C5N-J@Zd$);>R9tGr1n
zvY*r4bo+aQtxE6z-s*Moey+~`pCNC4_`l=Z=fxlPmsyxU$!wB?tuecO{4VV$KUM6K
zMPJ6(U)bq3v(N1QS@{$H8LT(=7FdY<XP6d0OJtt$Jl>!yk|$j|Z<*bZ*fmFh@tnQf
ze4nd@X_-8W)z^1UzIJEh=P6s_pTC&-MNaC&**M)tJ!;Xc?}{~jzqQCd{r*S$_gR6G
z_gnZpO^?04b^P{wn=SS)KJxK@?=OyTstBL5r>t0~<m%&k$M}Eure6AEIsc^m3;DjA
zUyRmC_XT_2s+g&o|IX>s<ljHT7uWU#S)5<Fe%0Hzr~e(@$3G>Zqx5IvFX6)T&%6Fj
zJFj}`!})*n^g-q5yRC;FiGR2M_G0s?jZKz+GE<%;FZjCdUi<U8{<S;*cGao0%K7e_
zsaItb*TC^7B-s98_rH1-w^eJGMHF9i-5<RD_3=;Z`(iSuTfA2Vg<RGTXQL=}`ThSG
zzqG%Z{-HhYhxg*w8($xic)n*xq>@MK=YkbGPFfsS`8V~+uIq0aA6ssfKAF_-H%)!&
zOs@Nzo_fm^B&if$pMP#&F!zy)EXh7~k@u&Ar`;-hzsjy%_VA23Y0SLs^}C)euYR5T
z&*yahjr+&#!W=Gj=Dd~9ue1NeZ@<*&{5SWHN845|KlR+#rSFmX#AzRAG)M>?s7zk)
zeSJ|)eA7yHv8Clt|1+@sd{rafw>-!wsQ=!7hMyt{{}~Rt+gMkwt#SHbvhAqN?r5e@
z+S@EXcb@qABKvvQznn*1UEchn7rj5$m)l?TXI{A@;7rP|Q}VyOt={w3o!+PUWAze#
zftPa9zCoAVGisjgY_pmApvR`G;%u$pZ|#34UOqH_<Y`m=;CIB)!_nOqPp7I{1gd@h
zy<LHSrq#S-`{NHklT7)M)h0FT?{^j9i|?0yz40&n(HXgf9rq2_2LFh=wsdRk-7WWv
zC++!L-%;bf<ki{o#HBCKYouxF?s-s9WW+qxruo-Z&;6<UJ5H<#cS*N@6B|9j|FOdQ
zorenT!ky-C?tT2JdVa^FAJOJ(gJ+e^pL^|oW2k-V{Z3;~k)n#qg}rw)XRcd&B5<A`
z%S`*$TIS!LHH`BgT|WfsOkRu1UHfe1vh&i$ryfbVWY^~_C8iv-xOc+q33K1#wG}(p
zl{XxFwBfV=EW!NQo~2>`)>Plr^PZ7Vu%qLw#<{SkS4*z%{8+dBKLg93AG0OWFMlbu
z*G%L+`gXqs%L9YD<r0z-FDJ)EFZ!W>G>-iv%QmalIn!Rsv{|37REarqxcQ*1<Cj<3
zPk%HmV-{~&?KEfSqWa5OFYlUe_j~?IhO_I;r<(8VJ%vvv%}Lg_l}WiY>F4t8)wUO}
zU7One=0C&Z{|wTR>ozX<k@P(1(z7(dm}4(QPvn@hHa={WwGKa75j`v5v~kpVVZ8{i
z+4px%$^8-YZ`m)$1oiHRcXYi1_biUAJtw^X(Zpx_`D@Hq{-_VR8XmBDTK$!6BAm9)
zGF@-iO?&t@HQFUpZ=0Zy#>w>Kr)+;7t?3uO(pvLw$)fk-r++HHvC%6&{K1w}^}TB7
ze}*TY)voQ4f1I{;%fDk6-o4ZFbGbM>TxAYVa^riq{txnxuXl;mPCmG+bxq2DhBZ68
zv=e_wMx=jOzy45)q|xRzbAOxtXK?;`yk7FrdC8ELl^0h^{9NJopP~2qgOXeJZzg`U
z_MQHAR)5=9?z;}c5)<c{bKZXX^H=@WOZ%4m?WvQln17&L&LCePQ(P)2_V2`m&mVYZ
z+dR5)(1!Q*&)?y%Zk$OAcUGz35xM&1V&>Y*W$vG!iq1~{ynSYx=C*ftmi(M|HtVa6
z{3G>)_4Ts#hl(FH^Ea2y-kseW^eSW7wr%OXk27biW|L$Qa9pSL_*?$R+OLOgk2h>B
zpLoF{Z9|gB3C1GE!__i!+ONZkr(Rpg5w==<(Zzi$eteypHYMv^$;+)}XZbn*ovONe
zy!#9PTYlE8fJoV(n|Tx0ruFB@CB2_;g27=yy1iZP>IHwd)Z3?J*2zV@*mb;Z+N=Kz
z&eO`9GL|sjyXM3gKO<S|fO#IrlQ~^KY#xg?%rl$nqaCx-`u0DW-!c2zOcPc)3+#P%
zbwBfo64ALP*`_<fBCi>&S$n-td-aFoZC~q!V*JG>FN@F07h;>J^LELM73vHV8YbAj
z{un2@)}Q;R$gAxcD^G{lFPk>We(xTK<>B%VODnu|uT16gT^)Px%l&7yslW9ql%p@~
z;eMQ5>+Cb%f9F14(LLc4O<d1Ua<GnI?%8JKZecg|v+Vc7`$ccu@t9PR9~QJOU}C14
zk=298?60(cxoe);us`;w|1FgzkFMQayZBZ8Y|CTO-4Ql2wzKmLGhbF`7tgQ1V)I(M
zecL>-riXmj`&_k7)N+{4Ia4q7$M}e!Qsg$<go00dwPN>Ox%d9ueXh^@i+}%TI1tBD
zV?6P+^>OFvf?b}k7q_ae3Ep=uUS`kE;H#XE^I3l^_T7H@&snv%xu)EK<$@kFW(sU(
zoWsX{dQLfuTuXZY<b%H+os`-(u}UsRB)C5BXU&%b$L(9|o*uBsQS+V@+_P+|*Ss&=
z?!K6QQe|&mz5b8IN3K?^?#vEfHhZ!6_mb~F!an_H*uLcU{%pM#{fD(tZpXis-qfDh
zueqClX>H~M`8GT4kH_CEU-05r-u!K^c#Enh^PcXA^C);AdbjcWoUh8uvhO_NInC=g
zm#Z(_E3^LPdiNWD&U3e{?OGbuqrAF5)@t$0$=@=6bjw}*&%p8I%o)x@cO0s!9!0G$
z{B8NixtD+D!|JUC##>Vxcl=Q~|1w7KQO?fwkD}lIXHb4VpXXU&{h>d}|I#}CF8il^
ze5$|rD=urMjq~c?&nlU}<@=GNKkXmt?=H3Z&#<c7e%_huJO9<Mds_ebVV(W6%F}jd
z>z{xAV}Ih;;cw<YI@i~@d~jP?`H0u?t8|B{dZWtJP`~q9X560|@6PyV`nmP^Thouy
zC5PfgW0xLC-k7wlLE-ttQz_v`Qg_;MZA<N0Y?XP8&n*0AcJV9Yn#Z!O2NGTdt<3cG
zdheT?ofqnV%lr6$hV-O++VxlLF81)a@|~$Q3oZS-<e%d06RkC&rG~tpIh8tA^L#lN
z_w}pM!#mr~f9C|9t5(xv(QW!Het&(@e+Fg$e_X2T;xg}9ey}OqRGD3v5atvj6n@sG
z`0{(HpO5xW-m#3!K73O2%DVJli4Rgez4}tcz662Ji8=9ApW#o<$MVDH`RkWWT=e?w
z@|!yS>JxMxPGP$17c22^>wA0V{n@KycP;wk_EF)~mipugnQtc<+&=gz`8a!i;GOGt
zE}s37H_hE`N>;ScVv#TNe#I}{{ie=x-jB*hY>7vIyooW`bHnn=?B?f-){B?RT27gM
zKJNLn*Z&!|@gMQ-jr;NPo`QF_u<`8DcHjE#Iqo~&N>1eFGrVp(UHxt5N9Qv4ZWZ-?
zCAS^y^>wbl*lDKRVjOkh;6r)aux(piH|@T<WS9JekNoTvt%ohNW-iNgz8TORUh^gH
z-D!_gzIV4?zLHYE_5P7>DaX5NE{e=q9TC+~{os+!zpXFpbpCEzU#ia-adg2^v(`r&
zi<;hrwbffb$k?;(PO=UkXYCx(2jw=`&lIvLYoDxW>*E*Xi?QySob|q3b$xWkw%ft)
zEP|Vh=jlDzb@N!HUQLRYpUk?`v$PB*J>9$b%+C2o7hg`>`gzBHhV1#B|I(g+loDVw
z{5v<N_&>vh*QaYTALk2Jd_Oih+iL3_W1S63UZ-<q^0hS%)T<{jw{jU@?}`cRc{s-`
zT77y*&#Tiei`8|%@6WEB{iFQApZuOjTKpD=&h<%6nX+8-sN0{lb`dXjuFtOC?)AM|
zQuKWt>yO`$_1pIGT{e+cOlDo8t?d5nc7FY=aNQl#Uhgi?`q9s4G|O_C-R5<(dy-$S
zuKytU+y9cc-RdbR7E%`V)x}p<-P`q2!qfg(p<UL+n#kHmwb4P@hXu8s9_%%HGR<<`
zY|ksI7r$m}zhIiVcDd&Ti&N9WSkiAR?Mv^_I5w|REAZCGKNG+IlL(*c&%ZKk-Z#*A
z)0yATzfJgY@sWJXulhEX3qcq37JqA><-NjZwim~?#uE%R&+Q#A&-vjazpcLgh(z%&
zUZI-#KeMyd<$X8tNB!$Qxucx5|G=TW(VwmFox2<Lm;ZCQ#Uq`(_!%J!z0PUfUa#_>
zA@KOOb00sO-Q6X4tS&KKU;fA6YWp{*KW>iyaZtTu;k8Gb+%KQqKjqs*lj@dvY2~T2
zmmTa$-s@I;_=XQ3S4Edz%&FTyx9ku0>96nDIJ3=4BI{+*so$BK_P?k+-nBnxy?ExY
zW2;%GO<ySOo!yz#aF*qnTW@63G^GIJp7aJ=ZMN&*o_=ilXxF*G@))DQIm7=96aDwr
zOe_97b;4tfha1;ri7MBnrk{F$>(=_CW##q>56;P)w|K8|^jV~J`?iI_({G-7>1VTY
zwdY>d`ub<z<121QSJ}Va_{g&~I%2D=xr?uzcZ=}WJ;vH=QX7&ur}VU{vvlqK9bHp$
zu_pMzTl>Rt!dKpWO`G+>w_3CFW@0Z}h&Jzn&BE_{<OAocTO5B<VJbC4$9+q;zw6##
z@!9cbzFTBB{5WlTv^LoIppETPQB7Or)Ag0h%g?;6F4|sSo;N-H)Y`cA56zFmR({BP
z9ys0Sa>-wZ`y5C1=LqEm%-$ffn(^G@In5VJ)^|PVS^YcPGUVAUPcPr~yVuWl|8l<9
z@`y!w(<`T`>w`jG9<^6nnrpwCt+w&ENlnh4A7__l2fx}Twk<rW<i(6lJc5f;RZ@(F
zcWd4Kcxhk#$K`M5KC-VD%_zS4(yByCWb$U_T9MXgf^v<;-=k%t=jW8J-~6bmWK&i|
z$HDCyrwsegn%(~5?Qi^Z@nN2&AM5hl`V{q(C3Z~}FBKPAwCnfT)%V}rU)w)FW#ZF`
zb8qZ6)H!opWqwfh>L1qYew4d^ygK)OPsvQZl8$Ggp?s3z^S^FVIGHM2##irW`S0bQ
z<tlxwk79jl<2;VWX54*xF=Ot&^l$0%?zXEZ@8Rc9+`HCm{WSksf=}9S)qPo9cCAzU
zYgI;V_M`mU#s{lpkFMP}F}rwu^q%Oa^Hefiawjo0DzJPx`B<h$ZtIbIb+<jzCcfRH
zFD7Xr>{TRhx1eapw{zKFb<7eEe^pr8QGfK)_REv<?*G)b?<=&ED}1Zz8F1?7q}OjV
zR{v*s>QcP^cS^<dbCJSM7Y+tE2&tU?RoRgKVcqW|@>|t*CVvq3`?zfG(#*nFm$TKq
zcQlnue87CV{LaD{^AGET?|fZ<$uLH{^|04;o!ieQ`RC64(|_PYO>oyStvy#RJ?Xvn
z_tN`kmGxTx?#{ChyJynR+sR*;ZU6fBulBIN+x{usGp?PaD|OPlW|?)EZqN5SZ?y0C
zb39ObUui%84|7|Mci*(G(--S!+jN*o6ra_WJ$||Cuj2gK5x=XyF$UdZ{K%-kH9kzC
zs>e~Rer`?g8m3vThm0idcs!hJd8=He=ll9|pJvzRB)`2^Z$H^?vt8J!4RVwIa!Fb&
zt9@iu`#}3``iIRA7k*T}YX4yIxrskMKYaE~UT<E+G~1TFzBT_D{_b4%pW*!9^?(1x
ze_a2#Px;`Z!hpl4`MrWSO?@-_^^^WDmk*x#u6asv#$m&wmlr+NDhr;ISnYc6&e<6I
z?I!ns{%6?wpJD&$f2L{IKGpL&Y`>Y-_dNgJrx-iC9qT)$h0bt{i>O@sPqKdEUwJvB
zhbwox8!xy&HLL#5#MrH8EmbmZ2W%B$-m-ko&htLWwpovB*0>k`*}t}K{=;+O{fm!?
zWM5rqaZoePPgk{KckI@bI^M_m!YPsctVtVY*pzBbP1P#v$#M!RTPgNt%Ivb}`foP3
zULRq0_;~c|;ngP@6V^-F2X86v`?216a=`ZO+nX|<^>I9BSU9!mxw6Hx_5DR>{L~FA
zW@*pNme#$x<lg*x=cj-8AL}gEJe4{*O;l9VvUsJp$L?c>o2%7!)?Hm+UC9@HLVoHj
zGr5J0EAqDX+MV^B^^HY&<An52>rbvsC^TJO|K{bTyx2A8U;D&WPJNJ3n=ahhlKG#(
zc+&RgE8qQR*jV3C;@=}@bj8%x!RA+7Q^F+cav#+@>&|bteAWGQl6#SRg5#4tiJyMV
z4wH+YRCnFN@IOQO_qE3#UjDHD<$k_Tt7dwy_u94PR&!mr@6u2Ef671e@7t5;-D9{T
z>xTKi^WO974fe-|o2=cnJ1qRgw9Y#p@>%aWrmxKMEwm}nmXiwSl79C6*Y(2WV$lbm
zb(ea#xG~OB<6->O^=GopX~P?9eg!XdD(Zc_s=HdXHt6LK`KxiVAI;pSeh}5sGne(6
z>MFJG%_=9OYr)xWm#<o{`+niK{<rHp?moQFeC(W%&s{silhXA`GV;&Aihc_J(2)Hr
zyY<n3hD|Tyf8YNVY=6#At^Dlj`rG?|c}XiL+3=s+x9D%PTmGIjclnRcjOYJ)>)lmy
zYSn*++xve7nLUjD&yW?o{rmne(`qt5R!8i*_)k0Lw9X|Z<99nE`b7UTRQ=xZqDrcC
zd6&uVqpbSLZvWmaPyCzxp|9Td^u`@`Lb3z;Z4zc}x^`dpO?~DM_M?${o(*fKKQq0m
zH8o|)oGsm#?h9YE{}_FGW1aO16?v758~!t-HZIw-Z~Ml8@5aaTmM@&x^!(+lKUoqn
zuAaX&F6a3#^8aMNWp%n_E*HOWxG=}%_{>w9wcj_+Pk*Fg8a<h}BXdz)%8p|K)%E<r
zQNGiHstPR5)<^s(K0Nv42jioULRVe=qqHsFyzH;wzw95kAF=8goYhPy`WesNzIXoT
zv+uRbJXNJ%?|xOCen?*|yN>OL^y9nU?mNW7gYQR2>0XH0#niiFy^V~)!Q+w^&zGN@
zCw{%;M~!W=%&*oh#X1$GlS+B`YnqDV=N5jemly0ha<xs4FV{C#<^Iju{);u-XFf>!
zDPBFJeP~Lo*yK4=g1<jr^epSmrT+{q-CqA07A&3rk462*<;!uGo|L*=S#x(rYiQ(^
zN&bmv>umo{oU!)9=l=``RR6hu%m4NCu>BX~h5s3vSN>=C<nleLb!oR&%w1>Z4R^#M
znI_p*F5SAne%t=L-?BUM%pMnX9!`GUb*;^RX4tHd50~>#3Dqw=8{cb@G)MKVu@(2V
zt@hJz=?i|EJg;dlbHuDl`_$DEhXpx4CckGWu}`(G|CaUd_VG`@ee8c+e{%lgVeS3z
z-~O5ZyTo5YVg02^zV{D*`X%*C{6lBdues%u)#Z2RpITCFdAoQ|eNef|RMR!9+*jMM
zyx+F`)_;Z##wzuEU$;-5`tSOL=Q8UQ+UGxwSIY9a9P9O9&#E*2Gu3r&TAuv=b^ZBI
zW&5{oe1Fb<<=30v|8y5{{Z;+Xux(1D1oJ_rx$<XiI8WSpJ*V`Q_FFAa3v1&?nl*)A
z?Hc~>x09SNk-d-e%DKg=t189C>X(^r`^+agv73KJef{$7Q9pj}<KCp_x8ktPO0#zM
zkN4weq|Ed>nvi+*+qAu3w$J`-?|t5Qdh;2rz>xLX+4U;F1?vyZ)+sQp`OO{w@7&(Y
z-;(}Lt$&!{x_-k)_ZxMmRWy&yf0lQm{#TaarJnB^5k4ZXR!!f!W&5nprYDU1*Cj7>
zufKWg`?c>c{`8A{ynb-<!})UAW%0L;C8n;tb4dEl?ed(N(=F~5&fT|cYn-EU*~|Fa
zNe`y+wVT_U8^vFLRP!#i=hxHtwmWOr{`t@FK%(k=i^<!fv`HRkf(<372{%>O+G^jl
z&*;Bd_WWQS%ZF)8^Vd6<@_t}&HQm{}$Sxo!#W?Rv{W<na`@C&WzdUVtSWAEEm7@LG
zx1L{mTJiI+{(7xduVnV^o^PXn==R<J47N{q$SpAZH+B2+KZct&O|N~jwydgweOmkL
zEA!9o&9UcSan@VVdg+Bv+Ryh~e7aED{LXLxf1LkTvTb~9@z}LjOk1b0fx)=&&+4Ol
za+xE4?2qpKsaapNyk1=;DV^P}UE%Ax8t%YzA3L=(`TwdMxA2Q}<BNW6f9B)KeS)3K
zChp(baqr0EH#d*fKPbKY!~f9YL)$(@bMN2w^RxDUhE+FT81~HfdUZI}n=}0Os_FN=
z>kp>S?l^nTXx4(4w{!DrXT3~*^Pk~%ld7HQhmwU&63ce=l%720Qh5CL*7}bxClnN)
zTvHJh|6#g6=-^P}^<B#U8MwCAzrFugmA8mX>eu{l{7GsbI}bixbIhJ|#iQx}88}1j
z-`@YLDP6GYKSQfm*<1a;s`GXJxP6FS-nqxM+V-@s=#5#fM#t{jmDxPMGwZ>6JE2oO
zHNCD8WuKL_|8%ZCl5+9Lzi(4^M!(-!f4uqJ()Rw1tL0MmecY9Q@UPqB@D1C=ubqDG
zFV*(5&*(t<((3hZd4C(-uCd(sVa=_!O}Dm8PkOS&(DBJC(NFt3HmY0qFZcRcnQC|5
z<Z$46?Ulv3H<jOHJX^Ibv}3)SSz%$+&&{V7Z`;19$s+er#9}`tjh8`UVQvhCZ{ycE
zx(No>cWrWi{(e^eEWbCu%)eE9;Hej}<Nk5p#r&|(B<mOJZarP}*)g=YBWTGwOWt$!
zTt5!}lgztw|CVF%ITo4v7ok75%4~i7*(SO8>E?d#cm4a<_Wzp4%(XMW<UfP`O!+_B
zhPQ*i{bvaL&u}wre@mT+-r`4V`L1p)6xgx9Nm>2o=j|o+UB<nSEzWy=F^sW)^U^Es
z);Is<e}w1r&-onMQ#<c%>3@cXs{3yhf1A%|`f=E2)4#jsO}S>){pN4vBA$7MOMK=l
z+`g{*I{U-<T=j<x^4xFjyZ&6n{?)c*$?tYsk01V7t}A7+Kl5^SdDy-G3=5CWduDU>
zb)uzi`rhA>Z}YF*wlAr_z9KGn$KOe*46@(u>4rThJiAf;+P-GPy1(pyzy6wM7rZzB
zgZ)`K36ED*WlJV*FR*0VH|f<iV|(XkSN=1kl_m6ME@xurnN@n>uT$xooAwW9#BS$!
z%zvI!Y{BCBIZ6Aa+Qd7rU9PY3-#IPu(5AcY{}~wTpH$l)l=#E)Pj;Su``LPli;H%Y
z&QuUuX*@NkDCMy5_WZaTU)F10{c`{2F<Ym1w;sJsn5G%4+NHVvDs!7+!|h|n6OYSH
zef%)<Ik#w(McLnFbN(~%{b#VX`eHjLHD}_(73W3sQ~vQ@Uw3Ol)DQP><@+L4wqD()
zz_Q`rrM>;Kzl@nOZ`B{>Z<Lz0G-F%Ts=M{EGbf+!c@@0v+a0rY5}zmcX<wOJr?hOo
z)y4cJWnZJ`g=*QDMjoH!`R)7C{r9TMkG`&N&tCen=*O=|61jg)3LUSUT69DD<I_KP
znV#E}tT*gC{jKEIyIphVU3vX1F7`>;1F`RK<Lcu5t$%H*F!?**clYa^FVloh+*AEq
zbnmkFy}wiI_iWSt&yf7@ym)Y;sdwm!pX}eJKI-|;a6f5p`a}KJKjI4_U$GxFa#RsM
z(QoZoba~QIw>z5+?aQ~-*1kCNbWSy&Pg0gtN&gF*P4m3pUisi_x%z9q-|jn~>?Jem
zH?O_kwKei<^%LK?=#z0@gQ}m(RTiZ@<h%Ge@AnQ-CwazyXU*$_7-qHZdwhU@<-HYu
z<Mw7evY0kk<J0ofskzD<pLxya^;)uX*0X)PP8SF9H{EB{Ti%+xKIi$IT|YBSS4LQ#
zXJ!kY;4fkN>OX^!om55qv3o+BFV}c(($zcVGKt+>&Y`nGV@FP(!Ht6_Eak2~O4@jH
z`?buFBWBCR-@VvgKlANFgUWiJ4ObJ}JrBi;&i|Tx`pbWYoAD3L78X8@$_k1(xtqzN
z)FsJ(0YloF__~w(c}%AKXYk##b8GMg|CL(l_b0|RKjL{md*af%JImR>v3Z_;D|~ss
z;q5<iKcXM3Z{PIF|Dooj;Id@#BHior{4U&P4`TQ^|MNQYBl}o>$o*5gvgFEEZtMD5
zKku0-y8>7F%Bks;|5<o|y{zJ8T&av-Zm?+3Qjx!lx0}rsyCr*Lj#(g&u2x02R@R^G
z`TKS)+7i!G$KuL;X4l-lD+<PDTlI{pn17$E{<l>mo_inLtA6g|t0V46+!1xZwnU-$
zz`@C1*1b$N{xUoBKf?p<KmAq`cCx#AqCUmEum5vC^vB!}yB&WlTo4tN{mDdZTX5|n
z%S(lVVYeKm`y~{<e3P5{<m7MlKL$G{pYD&El_??4XsY4){e@LHAG67s4_icSjP{66
zJ?|_(<!Qwp_pL|v*WO;+&VS=S!^6YxxYxw?%{ArVV|-E?_x1iC#UJJi{-{fJTzHq4
zH$70}z3P#Z^=f5LG-A6J@Xwfktf#JU#$ydDi;i1*x7}`M#l=rfy<zogo8-RKy6qOW
z^$+3?^@bmnIzIQ2{^nOoPj9`u6L-jFdD$H|S<Y8?jgMOU{GDYdnl*irbN0%;Pmic{
zCiDk7UtU*WWLu<t`QNQ`nU}-cI(2g|FaOf7{99OgZQxSf{O#uTafcuNo%T=m*6YC2
zd<%>8a`l4ZH+SDS!5Xc|aeI!CZE;-VN9Bk7ZTnPTPRo2`^e=R#o%5Q10ZtE?jPJ}{
z+@JMXJMCtxkE@N#)#co`{hn`h);PT~an-|@uQ^R?t5)0ol2Mtz@%`cGt+z$jUfO5;
z%)Rb;!GW(Tp%MF&-nYMLVXm!LX0tcHRr!25LvsIrhPdpVg=YDpY42b4*kAp#Dr#x|
zZ0r3k``Jq5Tg$B0woSV3&$i&<Qgb6V8@+o549C?!ub0{Jx4DFEVoRLbl|Ks{Ze2Wf
z&Ta|g$zS}(c7B-S*nQ~w+DJ!Bzw1A>WhLfxb9XNHnmoCy_3h^?ZTUCUo%9yz3)N?3
zSqWTpyZM*ZbMe0;RbsuXBC^<zSoNIGES7n-R5`S$N1DB<^7wVpm!XgD<VNN3&AJ-B
z^0<Fn!IV{QS&J`U{?qUH<KS=G%>NAHroPs}yRNBUUb=m&*g|F3)Ks3c^E?iomijz%
zf8uZ6`}&>hnC3q+>ni-u(0^TxyW^vUjg5v|{j4mllds&2+YD~parr2;;?a|DmrpeL
z-<a;-Wqbb7%5#@LC*5@T&v4<#y2pp?H^;ZzKV;nhVe6aeR((@#f9%Ojt=Da76k+R~
zEW==UuD)xr<dKRqUabojrp<j{8@_TMd)tQ!&y&0Q!o#-BUpUV`>3(}wL}gU-=bpVc
z|NIb@t~>g_o`L`I&$2B413A+B*tdK6cNyD1i!Z$RZ{5?|Mf>;8*R_@roObt)@TEm*
zX@O1tU)JBL^nZ4ww);2t(;DsdO^nPT?CjT1`F~hHalKmQyC=EFpQ-jeepP(7#xGFx
z@7lio75{vGule|&;gDO*o~1t*ZoYqBX_cq?ERjTSh8uD-mDW_$du-Wf@ZnElr~b-l
zjX$YTzs|UXWSl#__)q_oLp%Ki{r+D3vi$8~^{J^3LZ4@PU)b{?{jc0U&$8MZI`wu_
z9~SHhKDDyuKf{-0weBMICmw+>rChRbz4p|DW%j+bvA=nC|FqM#{ONP;@XJpp|C#oS
zy6UW3{&)A!#fw`m{kyU}?@~SZ6z24vCDHeVUKxv|8v83xO`g1C<K6Rh#b;BtUTLh^
zxHW`#zZOGXOXK8tU$<E$ix+;Hs`4}_JnU+B(vhrbEW*3b_dMTM&h=aT+mV@zfABBw
zv#a&GDj~qBd~)jUFHhb5Kd$dTr?h|T2JPSHzu3K3%1w>9T^7Ic!;$HXDydBMnoe`r
zLJ!zIUbxKk*dzaGJCzw8tAxME;x2x=v*!G&`ULA^{sI+e8Gpt}+dOzY;d1iN>+L^|
zc2^vZW^JxtcBaVUTuRoD9GUQM&x|k0PkjIE^gkhkxXpjg*i1bjBUcq7-hQTcW`nxi
z)UQEJ+m0VQ{K!{6<lkNMwtR*kqCE5KUS-zLvME(kJ^065u>afY$M%*pJ$@F{--!RP
zp1Ec5e+JHwzp4KjmKuNIQ~17FYWlzTPueQa9G7;homhWp---VWO*MJH^?L;WMf~|)
zcC7wpUHw#laYvn1i$C{2>)lbP@l0@g`cFCKk5!M){8;-~JhsJdb7lV&!A9%GnBoPo
z3mX)xnCclt-y|ySTkn6d&iznQ%HKV2@BT}ayS8V`-A^m076q^>q;IWF{2dvq|3_P&
zH8Ow7Ots9W6j4P*hROGpE57~g-&%7nmH$WRL4C_Q_bX2?1)eNizkc`6`Rd1iuk==P
zPH66Xyu;$H@5IiYp1Dg{m2DktxPJX-NZYme@s)Y)SM4{ht6z{)!~NJ&W#$n>k4y48
zsh0(wOfWJkV3(A&x_;WOWUaP`+LRM#cWf-4X1C<|+M2p>KYfE^v6&VB+^;|Ts<J^s
zw0^Vxnf?D6INNrAi&)#XeMRjoi(87~x8n1TJy>Uaxo>Lr!#9`okN9&Xd2;@{w&m6F
zf7SY5)b_3klbdT}>KAdl-u<WXu|wBZ2a9^1y?3@Q<6Hl2yN^pg&g)Iz`)BKA<zl%y
zzmzHIa(lC%pD5+tUA#^EbjS4#o)L_{uFsu#v1QXMn^V7Jf8Nbpb8hd_D~m3yxN}p-
zKj!=T{9PZ@Ha^V1*?&lP(QETtE|;>dd;Mofnz`6WE#}iH#|MvlzW)kMtEehft#=ac
zy*%%H{AR_cp|67blnTnSq)eCJ>U_rgG5omnjQ<RW(jN)bztOh;&mitx6ZP@5o8X`H
z^&8lgt>*mv&v4=O_TTz!TfZ6pXE+f4Q}RDUW^!(RuKpj+{|qy&=T$zr9P#$?y}j47
z<ppK^H`yna*nenw{b|m-e^(W@RdXaO|D1oWexKv+fJu#eJSXruo_`%LI(hrw)v#hi
z|IM0RcbEPWjoo}}+dsMWe`5OCnV6Z^+)OEze|>4+YUyQi%YVc_saY1kOl|&;>Cb8<
zf9IcgnfSnAO^C?8JM1y?O8dMfKUKGN7kyZ;cK@c8(V$@^yV+g#PYR<US5t_qe5$v)
ze(nB-JsP{}J7cH6k8@e_SFr!<-)uYW{|pmj{UiQmynJZ?Q_A^L{A9bhYfCD(YIi=J
zxNMqd?7c8coui#9^M1abb#~(B%a``8ntq_ax4dY#+GV!4(f%wSzs)$V{&!(~^uL>v
z_<sajNj><_a3V^kN+#NO){ir{|G7)Zht+=bUREF2`%_*(L3xthmP5;JN@T9TXg{m`
zD*lF8vV2cXARk}Kw#HBPH`8VQGu#h-Y-bV3-)H*uMzYes2O{=|e;<3aPnh#RgYud5
zrS>PjZ;n2#aq!pq&xRbVS!*vR-QDqu-}GzHjUT6~=Li40GpqJ+h53PSkH)o+CcR=$
zQ+`_BXBK#VMSYj^e+I_&J)1vGywG#K`B0F*_Oi*h{xkdvws&~Mv316k$*)1H?iOy`
ztSx3Ec=_JGbN?Bd>W*E?oToQ~PwpAVVZpywk}Cf*G}i6=Diimg;i1~1caMKAu9NBd
zcd<Km{*#*PYhpYrSH#5lp4sdX=lt(tlK-o$iPi_1FYSG07T_sgKi6}++RbE_4*y5I
zYHTMy=RI@^U$3{g>sR%+{qfp|@3F=nZ>%tTy#6%5efy8_Q)%{}EDo;!2wExsTZijE
zLyJxF=k|Y7`lqGju6;ehC`(O2<KX)B>Bkno+<#L{ZO@PDk4zjlIDP!s9v_QhXZ|Ys
zS%20kmku_O{|w@$pDbhd?XT~NEBw>H_Uxoz)42XKoYw!V(K)BdUsB!TWvu++O8-AP
z@!Vzhx3(R&|8~{!ulC*J^}9p9)K7f$ApCcz`roHN7hkK->Cr#(*0T8ErKFtX<?mJH
z`yJz$|G0}jPpSW;xA31x+4K5OM(h8nnfXjLeKk)dE&t}>L-ht6v$md^dh<?`TfOu)
z_PpPlZ*4jLpFx^``R)G<w^RJ$|LFMtu>bZ$&dL33;HlgFcexv^s>8Pwy8K#OpCT_~
zwbRV(<=?yCUrwt1uy^PCP`&*r@p5bWCcd0#wBA$fm(d#A#)E%8#&gQ)9*jG?^*=-2
z=9j4lXWWj{tbgGBXW|$6H|sy#j{A}R;H=l>nEI{W*{A3FF87#t&1d;^sV7q{UM=tX
zC@)uc+D>!pN4G_@+*(cl&3-1FZM*mEo~(d5J*y2A`ihU|X+Jmm^PRu_%tp~WYdPP1
zefe^G@XKO8`6Ee1XLMPm&&}(*_WIesXqg#*r`IWUR(`m9?2sG7u5B;>Gt_4%ANtR*
zIlXU7z2uLqfA#hJXEXD&SKf~C)tO%QZdIq&W*P107P1D}FAHsa8&|po^t>;*c7FRT
zyJYr5J6okLtPB#{9GiT%_W7o|tMhsPxPD~!{czwy$;_>SY1i!vn_R;B%cqF9rJk^s
zUifHV{^V~ZACJ%6y2p5>N$&;r?e_CjAMJV5Y;*9z2ay+7S1eYot(X0^?U(wUubbaA
zOZS}7O41C@)4R30q$@V+jjQ^byN_=asC?MBpzQBsVTT`&Z^dQ5=)Wm_;Mex1FTM%c
zVa5?>i>sn6mdCC;v10WcrowaYPum{VQ#iL_#vPWG7gv_uy7l+Z*@|kFV-GgITALB6
z^1H5gzV++-EPE=M#O5EKwPa(HSiK?Z{y7DaA1AcTGbnyJ@s)AIe)gK8qqF}B+GZ@U
zd3GqEUTN#skm5W0Z~kYH(tcKx>(g%B^7f6&{rf+~zT9uBGoK!`@qC-9hx>fFIPY)=
zyTo%I|4P65zg7HjJ?=;EhvP06O*Dk6Pi(b#HZ^5}+7$tx*_*#6{`?(&>e<e1g3lzP
z>OZcSlW_O#<>a?TG0UZ8b_+W#HJ9`|ss3xe&iUW!f4o{}@N%E!y6x<2ByiZiqKMDx
ztK_4Vv2~~aGYGG}u<1u!<^<-+G8^T795a7@e`#$_#bVuQU+vldxp(TxpIP*uq4mf5
z&$hR}+5d2U)X)BU*WY*hm*30i)N+`Ruer-<&6&e8^?&x46koR~S#S2E^Mn2ITg#8|
zi`>0gk@oJ{xmdSn5zB&>S4l>!<|``VF#U9+<~1wNZNZMI{$*a8_O6%zalU!{DJM5)
zGq0P-dySoDd*kN%h5r+YKjJ#Wtwwp}YQZ@(`0f<`iM9T9S<jBK#$}Sg%7@k;V%|zm
z(YM_-Z{A<+m#IhUC3E-p^iS^Re-{3a`H%gXU*6v~{Rn@Q-*Hd!!}>qU(<Z$Ve)-vJ
zbENVj0a@|ytuq@Qr`@UF8n1Qsw^@znXBGBCQ4QKBEqqFkvzYNejML|PK0`*0NhCWY
zaMHg1v)gLtl}>q_{djp)tM$>_@h;O}IG6sm_~WsqS7q{{sEI+$j6(IC(d-ka26@;W
zNx!yl{of87@pV7+5B>U6^=xM8Qrn~d8D@%vPc+Fp;I?4f<t8>aOXlTO^Hk0mMBLdG
z^5Tl`-OT;LIsJM^A8uR~y3%6Fyyg8B^S@<&+`Di4iku7Y)+LG?{WNy^_Qa<8+%<cv
zPmb&ptUqYap8r6;Pj`{tKj|w|3oq0=NIaLd3#$GY`=d_zz$s0u&Z_y^9S`T!sN6}o
zfA^QsytyCdADuQ&<-*|?R&!F<FZ}(@Si|udpLgy78R0LI>zCPQ`7^zaGx)H))vY&C
zZ=vdvOP!Mh_de$9K6mk?yr!h=$2haZS&6ALA7*Q=i})P7I&*1%G2_&vYoT3-cjbD;
zY^#rbbGep(`Z_zFAFnL`?Em5V)!nA%bf#kb`8>_(@vMLH^Tob>xca+lk;BpUhy71y
z{o4Qb49k|#>Gx{pf8$FPEqC&MQp@~X=ZAjuMH~LdGfH!{KKo4j7{y(&PAOx_#68nl
zS`~!s5*T0j)oMRq@lX8634@-B_#nB$goSToMD6|*)YonOJcH*nCr_GQ(27a9(XnrK
z$ve+VjX1T#M@7+dyU6<|@3wQ=@%*@_8uU-{3R^VucX##w3~S%t+iEBK$M&P?`Xjom
z&oAmH_1*i&sWQpKgNvnkr`+AuH;$(Lu-cK;B`SRJ>nEEvdj5UOyOy5!U3z9$<-CQz
zqbuZ($SM5jTo(JXUP^EA%G<nZ7W1N`(<TNU*)(Zq;B{92$8pNJAJ!kc9xmroCw#5u
z@ZaB(B6TV~;cWi16J920x-AWv6}9Z#ncJGjt{%TS*UER<mrT)RKgu7Sh@9ll{aW$L
zgXTp2_}|a=iXYu4yX#VY+J6TAwa?}jXV>y=R>*j#T$0MSsmM_#MJc)dMeXY4;{AuO
zu5J%`rT+e(%%=F2=bKJ{G+FT|Hp*AeZ}obU_!kvz*QYiF$b308(c@ZpYFBq=@yl)d
zIv=fc%{HmnurMgv_3xQ)2R|-9_EItV(cRpiFG@KLe+p%V{&@R1;>NCu`B8WH+<rex
z{LvGxvMFX?{HI6uh0lY}8@o*1DD=Dj{G$4l`Ca!EKW<z7$Ybm2m!=$V6WTofJe<_y
z{aikV>*w{T9}gezKD|;UUp$+^qvnir*~b-kPjWFnU@EYi`Z<DUIs4z`T}xgrm-rO*
z>s|laGsQK<r#6&^hAp?N-n#V7o1T+(h7~7Paz0vH>-ao7D@d;Ti_+@t$K<7s8QDax
z`Lm{8GIT4a$N3$)@e!Zqh->@x)IF(LQXF%9ru~}p{~4I-pVeyq4*27GeUJUJ3R9EX
zxbL3TGt_p>^S12Dm*2%8Q+mw*dAzlJ&pnIJ<^7V`t-Jp-EVHxMd9*LR{nH-RoLzIh
zwt!9)jK7zD>7!V7-{P59mpiTQ3EkrVdxigx=zB&P^`GvUeB_usPweBjf7SmPmexA{
zR{XI#>|=Oqspr>Pr{@8)ZvB1izH`Ef-#!^PbShtY{_!m;G>dLqIDO~kC5zr|i{<+#
za^~ZVo}<BQqk?<q^=@DJvA=JB27kw<ipc@S6}zK0&wgvvwtegVX%dSPj^u`fJ>Z-1
zuk?I>znnGij*9O`>Q~&mwdT3}kH2;8?I%9nxYV!9@n*Z{%sp{d{&TNRz58oR#t;3+
z?LA9A{%2^fyZz{I*{7@dZ%?nix7eg}``Lg4E0Z{s75cq?#eci;ae2oc>BI+zmu8#a
zO4#MSQ{^}BnF%wwW|U0|>3Mtiz?;au*-tm~Y-jhkJ?I$drR(+T)VY&Cv+Aq2tWL7u
z^!nc7XM0L_Uk?2_U!}kAzCd^KKjC=6^acMJI+y%s_!FyLQ}d%;lA+@Mk>u-EYo7mS
zNL#;Yn*Vg$4<Eoi4>|p9NA7!F`p<A+{?GZ5bqD`5h}8H#e(Qa7+pm9HYu6mlnzml}
zzRzV7*PaD$bvzH=GX5g^?7sB=OnJ%r*Ybi}w_Y|~>+E>xZC=Xe?OQLui&NE<o_g<w
z&E{nF%NDZQpZAFQH?N$ZwBW%`g~b`Sy|>Ie{j7Rto3*gJ_Td$0KYQ-pz5Ax!?{7A5
z_nH6rIYa)3?;qER6O32+{%1HEobu!I<JUD__l&PUspv@MUFp5y!58g$?i<%{UODOM
zo$V17_3M9^$}94eS-t)ab$<N6>vh&2*_;2!KddZ~^{Z90?q2D7W!fZ(rD+^odJoUt
zi&ws)TeCg?w_}aNwuJDbzmCkvy)o_WeEWG7-`4j$JhPs)>-55)wW?~judX-$74hBp
z&tYk2qdA(Pg<jV@e<~fD``fF=`O<8IibcO_WZu^AOSJlW&Mq-N_}__oQ5(;X&i)@+
zk9R!pd%5=A#H5VJ904LHC1l&!?3V5PF<I?kqJi;|z~!e^uH7oN`cZ9kEc}>TZ`PcX
z%YVulK01G^{SoWkr+1fs+hWFMz3ljnwM_zyskbNjpT5toesAaN^|yi_shr+Y(G_vv
zaY>-k{HJke`DE))Pqo<Y_iy>hYmao!1y6sk`@;ONyi85;ii-D#4}CsztLNI;6$dss
zU79GZ?6GjlidP2yG1o8rXV|*^=-c{-`iJL=2YooRA^P6ESMq7I9%bw~qdx6i0l%cG
z!%6m@FK281*=ruE&rU43*t%HzZuzU)dEPUVUOm0hbydAmZO!kv6F(l-@6Wm4^>L=h
zN3&0N7`{!Iu<x<v!T$`x-v1eRSAI<LNOAkf!eC~Xy0Jy@fK1K4`zyb$-%_JJb^9MB
zvE)AQALl>(XHb51{>J-9&pYaLEA)?Cw^Q2Z-Tj-pX~Ui4OxjvAKA&1~@ZdR%=M!)3
z%e`Ws72j#q@}D77PI=PZo{XLi2c??px0XGZu9_qKRc)WW{z-#S!ymhhmscEIU1jUH
z=eFU|3k%yzo?V_){`p2u{8sTJnQPyP#f$j#t>AG@a){inp{!WHE8^SBAJX%<|1Q~6
zU-?*<RloG*y0`bfaV%*{4eDESK)}tGw|eR)o_!)|e<$7i=icsacHC==_}1#hFYn*t
ze!Q)I=ZAT@eAitzU4E9mVqWFFf8qsh4gtGk>u;TpTODW1|90WyhWmCC7Z@t==`LgW
z7j*sPQycTvV+jl67H6LNZF>L0SK~ajqYplAHTbevF5-6eH~(F_{I{cza_4KzKYYt(
zQm&G@vsO#q(J32Gd^_>$dd~f=s@L29iC5&u?*4Gb{JT~Ck?Vn{WyIC)S)B1(VDvO*
z?!o^Iyvry1iyqohRkU2HRDQ2^_PRN1Uw&s3?|OZu)$_`-y+>>H_FamreOJ``J2%Ul
zx#N#|y3EbLxA)#QTJ_7|7Pov&|I*a6zcVV9F3^^1T)1TUkGpCKwgxr_-`>C8m%YhG
zzODag;QrmolWJ1CrXQ^L)!*}}==StNi(glA&YZq7!IF8y`pf>uFMfIc#^`qGc?r9_
zH@0nmetBm7p?!H*mwwihdE;??T4>MH0HFvCTR-D?&FQb_B-`wr|8G+5w8UlJ4gVQ-
z%>Nbswb<YRe{i7hzqK2(U#D*Tw7U2u|E*<Tww`ZQ=KRE~E}36s{4*i^yro5b;+*ug
zHP89or|T~L{O9KTk1}&MXTAL%|I15>-Sq48H^G+uhh{xu(K)-K;K)Pwcb7k&e;Ai9
zUVma;_`Cha*B(6m&%m|uOZpLesmIa!o%i(HD`qab_CD#ng~Z(7b*0bW{CqC4{$hd9
zvqP7rSFAtrMOE6*`|Q88>FqO)K9V)^-Tm!uy_?g2hU(|+qTlrYh=}>T{LjE=A^oTO
z&w~$(#qK2k`W=4qS=I9!^1ti<GkDr|Y1-@-{Lhg0Fa5|T&%P%zm$&B~dsiHv^WCOe
zKKVbxLGue{3m<Q@*FTwLU3I5^{-HhUk3uGx_io*p6lrsO|E_emfK}3Og%b4ml{0*v
z?{nYz=d)h@{%_x`?%x63G3Rfx{ac;*zk7eqg}J3oy`y*bxOMn~U!mC>?gbwA|M;Kb
zYxu1zmw0}9l|6I6y??vh`5&$|Qa6vx&)#v1<NWET>-?XIe_r1=V@~qc8h6hB3@6sf
zZTin}Y3A!f^*=qYqPNtmNS8mqy|%XZH`9TaOMfhS@NjYUipTQx@3m6?GrVw`E?$3P
zRo%uv7q@f&XE<@nuK$w_`=e>IcIo$TJ)z9~wEOpl2062}M^;$8{jNQA;-Rmv<6T>)
zn{wEz)Yxgw-@IPK?&*HM818t{jLAmr5$_iyE!{XlCHVT*THfDvZhCg2Kg`})MxT=E
zb`dZO{LC#gzi>n2SJO{B{u<Yx5&q90{-pMu`?}Dsul>(z#Fct_Hk_A~eWg%5>#z9C
zdq)?)lfR)A|6^;sfI_Fo4x#Dygy+v<5?^>;BJWPhuaBR$9Ovz8zPFEC>$1`D{|sIB
z6PJ~|_vZa4{&Nv~4*%Nh3RUll%ZCrMs|Rjpe*J81t(d--@R#)V)_*3p;m>Mgf7fU1
z{}tXM(8hAGpuC>*=j8qs|F(Ws-e8lgv@g5uKf{wq?~DI(&Ufs8k{xyT`jeI!({;{%
zHZJn5I<{eL>2HgQuxD<?-)f_t-E@>;aQn}&K7YB~*6TAOLk{2m`Jdt2O_>?|RekDz
z<bT)jYb34mV7L2n?6~snt<|yovN7-8ZRzf0srMJ%@_V*rSa*iZoP;M&9?KT~&Ehn%
z{?a@D%_Wh<zxT4lwB~M|c>Jr?{S)Vx+b8wvefHk@G32@c$D>`_wr6~Lu#s^Yd*g{G
z<wt8Cug)|N7t*;HWj;x%*DjR(SxBfl^D>X~kK@&+Cu#1vEoql4ul{dRZC`5JnoV<f
z?V?W>@3nbaUw`G0nK`?Hqq@xe3A5Ig@@!b4E4|=2>y(D<H+Ma3h3%|wp0nCgEBQP4
z*roU%{y90ve@j*{JgE7*@!lT3T%~`acdlJ({dz0=d6CqGwpdTko3DRvzIXn`m3f)5
z$IQdyCuto|FF3nZsobusZQp^vJzG}a*5`c9TbpgWrrg}y#4e{k)qL3nbG@pb=JQ)C
z=R}9i+4RzRX6)9V^NzD$T={p&s!zLB{xh8T(fs)7>iR<uKW;q0{5$XK>^VF$XUyC8
zbG=o@smFQ^^KKulYiwN0@laFk->E-+CwE_&x_kebD<4j+nWu5l*<&~F8!fL1cT?gT
zisNJd-4DCHW)IVgvr0eBPqFdG)Zd;w|G@Rrk6*h!zajqA{;$f{7cZwJ$<L|(viQ-<
zM;SNXxk-Fwo3;B)<-uFlkGp>NXUaYAS#$0A&HoG^{3QI|%X<8{{jX)G^1t2x8G0+&
zk35-V-w~(Ud;d(v*XScZD`jFlEdCVLOa1w+J1g>=^*?Yv_crtXZO!rL>CZVQ?pW2Y
z=3mEX-|AS<bGt6?ar2zg^&8ek+4KiL&0Jp_@!S8~v!Gk<4O2dzefi)?x<L4ev%<#~
zmtCBEx#0ZMc-cc=m3dZ8z5luXrO%fi?J<|2vp;J^y6$T{_%3t(=KKvIcJa+$f1b3o
zTCB#u#Zdm0z1HFGEcL0UugcbF=f7pWcc%V>eb0rrKbAhauVbunO`qeu#hEiV{+wLr
z<sIo#Al5tM6z460Kg(4TK3?znIFEmw!!I6PkK_D)f2TjGNmH9$(KYR*`p=#|$+xE3
zo>I!vDkmPCTN;wsu6}D@@84Z|Pj>u}d~j4T!fx3l_MV#6|9aJBjVDFSUto9j^NydI
z=@yde*XrXZe%r}5vrgCk-F&u_S&yG-9FY65tTO+mpWW17`dj)Q2Zi1Fo&S&Xtyzuc
z<K2}ZTX#%Sx)E29T+@H~&y(w?)*R0``CRt(gH0z@XFdL#{8Lu)(tn1uLsj0Nm2y(b
ze-%gXV@gy%BG04nyli!rL2b>`_4Sg0wQ<Y#%0H=y2(9|^w?6z?ZQ$>WTQToG%stTM
zzey+f__KPxPXUi#H~tDgliJ4?(omHWe)hv%kN*s5m%`uw+*HwJ^zX`=Td(%3xT}Q-
z74h$_4qI^O@wea)pS2i-V<&pX6@NNaRQvPz)7Z!<`zzbae`kN1cz$~PjYm2A4*zGk
zw5VdU***TK#KKqE_jYY-ukV=nJ!IPc%>i?E><+qlN924RyWGu#%U1t8yXs$(r?ltk
zRM(%D?;E@R^xydCe0Tq!DSvH~DuTE({xdvzzOY92ik);^)~%`A8`dRF*pl_Vuyuxk
zOzX)h>9SQ-*Lh19)twK_5?cE9jX=!LwK5aCZ|~PLJI5hm?eMEW`_w{ro8?`r>$%KJ
zO`hF;`d9hZ`gq0FEsL$beXIJE|M}m{pwEtf=RQtPy^`w?;3@X2_u_ws3sIZhX8*Q|
z-_WQ1;FFlN*t17pL;I>y&)Hjjy;3oI>Zx=0ChmM1-x@PTIO@yywg22V{&DbckIIoM
zuDDxrRY=)A?fQnw`5MO@4p=Z-etEX%->cW(>TBCm*45a3-0_li;~m=~(IR`Pj~h&k
zPfbbIQJ${uZG7YSqaum$DTZA#udeUf{bzsBl3C~9e9jY3ywstddA4Q!mtz6fSJ&u&
zG;jM8$$Mv>>=orJ3fl{%O$s-$Jbo(eA(MMFeP%*&srRkN>mKahee2oGxWvh)mTx>@
zvh0`2)k{CM>*vUK)+yD9efZDNRq9xFtHkQm9Z%UO-Ahh<l59NuZh}j>OplzuSBbq$
zolt~>l&zn}#eHQ0H}3Gywwc_~Zn-*=tuV@PvhVWjIPd&Dsz+|x$@%e>W$wOdd#!)L
z$^Q%)`7MEmTdz%JGnY6wzku^s-FwNE|8y%RKQyk$K3uiFcR~I3t0kwO=r5g_Gpl~W
zqG>gZ6AXfFe-$1LDe}3_+qG2U_g2-qu=&xkzcMmqzUv-KeC1nxv3K2?U%T~>e5%|N
z{9D&o;{MWzWpy#`i_f$$-`8sXldbpe^EdyQo38!t=HJa@)s*~!rEcn%4X1ysntf?;
zy-DSyGe%moFaME$Q8oX->H7NCThr#Ri>T4qnJxBNanjEt!S7k#ah~}z!D+wq@u)K&
z%X{q@E6R_|>YKhcqpbMVwaZ5L&K5rW`!4NV<lI?08&xLno=`l`asB+I)1O=P9NTJf
zC2Q?;)45wNZ$I%h`<Y~}jHuS+<yGZ1yW&6JUg>xJas8XGPi%Kb+&Ii#{Ivd%os(Ss
zjYCJfa_WWc(>m0;vTN;~x*m8)X@(#6YmK%MIK;<S82jnO=U<t>&!4~lpP{Kx=eg#J
ztB<DVmwfH-tU7-9Jpaq8nEL{Dhpt^RUOQv&#_aX8GkCXX8On&BXWm-*re1h|y2ab5
zbDAY8+j8<-O(dOU_!yaZ<hDL}u<6ciK}T=ix_ZBPU#DLFYF$`4ExdibMv~65wbe)W
zUiy@3y<fKOZ2838d9u8x8dlYBPz%~?CCDyocztUX|H1124DH{iUH|r<f&a-?v%u5)
zD&9V<_^8ac#DaYS!};G9Z^LIKZ0@m>+!M3(&E+Ud_4SSkg*W}w1*VDJyL4CS`fQ8!
zQt>scaynNh*T?R;{P?=vm6tV}X16LO9%f=ceWl1<w(@o8!%P1e(vP*A(67-rwP*X>
z6^gdj+IIeVtfg8u&QgU>pFiESb?x@kUoGn&vIUp-Sgw0tdhK88j^{rZ)0GeN9&ZkM
zvTM`33~8MMq8i70itJt<__l8GW7X$}bL|gA#q6`6cH~Ft^Zqw4>uvP4Y#Jq+nhc_?
z%Zn@y9(>*WJmm0m`N$=!EUVo=#QX31&(Qhu(#mOWt)78Bm7+V>>_71_yEgcn-}I7+
z+qz_$>?_kt7R$SN?aZ(Lt*xdO{BYBg+{3p{9VoNc^na#(Z<=)Hwxap>L3g=EtXcds
z{2$YQh7(`=n<mwmU0L%r<wt!{$^MO%r@!s^a`hJT+n?q7vJMY^%R9%VmgfI9j*j)s
zd%uKJdBS40z6T9%jtq|_&My~zlK3(`K4Ptmb<MBhx1aW&n-iL|Hh8&?SIn+YFTa1`
z{PO<h?tlrJ^AB&_wCt(jZU+NLb?dSxzvbLzN|t`O-@HHl>PNL1w@lwn*IT8RY*wF;
zW$fXzurY?M$UI$weW%>k>p?coTt%TGJ9F2a_s+iae7Vk~r5>laY_5mh&A#yUe5ah^
zkJ_cT4lb^^^xG?RZq1K1Ta^sA2<<+g-1nf)?(6gY>3`=vzZLfRka8I(+am*a|KQ_U
zpFd17?zq^qVO33kEZ>??pJhwazfNUWUAAk=v-%75=_i>5S5zcM{AVZ*;o^U)nwKpn
z_#=GfAJdJO#E(eDO@7$9&ga|Z+pi3cZSvX4zxB?9BkA*&?NZlyH`l{!OWK=vll|)_
zo|KBzSsBu+7qL>?Y|F*lI}b+u;ryYq+03Rizs~)`zOC8)`8yU|o3o#>j`y$z@7i0P
zh7-B7HOzUc>hsQ4i5k~@pZ%i@bP>v#PcNVBWa|H@|DPd${iWk){dW7u&3)x5ZMae=
zvfY1ngZ8&_>34PP#V_P<v@<^v+q2{OZwvW99s3{0=|1ul@}4p=y=>-TNk6lPEq#Uu
zpFib3FPr^jL-s$h!l;t=C+9aGxBuaCaM`ab{~0b#|06s%Em^&u&+&`eqPcfxM&8(W
zjD7O^_(+R&VKrN=-7;_d+W+lz>SVVMF1wjMpWaQ}%@8JkeQC|cTq%EL?K6t8%byka
z)vkVOk?yl<_FeGQ_WCZN%Cm9v`TtGoSd#MT3d`a0q^f_SU#GvZ*1OO5qqVQ-`$LN_
zg1U)E_q_`@`@R0m>jz(J>aW@Lf3nN`v3-|)=RIAWW9I*E?c-s5`+S@I++zOKF~<$<
zv&(-noO^uUkN@Y}c>mUz8&Tom-@~8O{L_pV4))*jpTXGd(~~vpYR=4C@NIq7-$hR{
z|FP64%-HtK%qL><Ni_}sFQ(5PPx^P^V0~BoFK637>&y-&ZTW5ZpW)KP&nh!?>K#p`
z^-G`aJ3ckyiTl<63?KYUQ$MD6U+JH4`_`o68+p~(KmS>Muukd6;*gK!-KD(Ik-MYk
zdOZuvyc?jvBE;0dAi=<3+gf85@278j?A)!T{5zNa^Z3PctmxmFLykFj{xh)uXJC24
zdGLJvTIHQ`apILcb^(R+vR|({T4enE<)6U%uXcC-ZZ}tN+#{={5pnd&#|`h#IR9tp
zv|n12u}M^6fqVzsKJ!+QxN!c+`j<Z6Dkj-~SQ&iDev-tSx5|0y>MLZzuiI}Bw!1Gm
zY03JTS(Y#7c>cQbF@5*ckgxsEdUqt<zZLRV{>l0I`)p1={geK2L+`egSKmcEzUSos
zI<D&NvvlQp`>0<vEcq=<?tfZ;Qcg}aTF^fH=agpw;wmLJzaH(|{C7*4`J4M6&bhFN
z?PzD*)sQPO|B3eVVvkSHc8EXMKk;kNvhagR!T;Vrt1)?d!hXS$&vhT(WWU>4J!A1(
z{U2&y5B5DiE}>GK=6T-#>y3Z=m)1OeB-u0T-hxL4Gj~jQbFS=9{qe3JJR8;LJbwT8
z{D~Lm^1s?B{b!JW)^qpy-qQPAIoF;)N^ecB<Z?5Wkk`H<@XGy}gXou;P1)R`OTWcG
zsre@S_t~uaGy9Ei*5_q67JlS*?q)HG3TpDNIq_^?PJcm7pKbQx6H5CxYs7E7ImhJV
z)xD9*joa<^daieuoc<uL$@6^u)V23kJt<++;Aj8vGPdHyx-7H!?Eeh86Q5uD$D9A*
zKf~LL7FYcZ(q%1{%{Vl%F?QO8kL%a=eaq-tKXc0z8#ZQUyO}G@R|Yl}_Z7$9y6yZd
z?D&QK8~sl|elK9u|Ff;H@IQkuYlYdyXRbx%%%7h&COEz-{?#0>-}s+l;y%5<EC1E|
z{5n(nbV@>PR$Zad)%F?YlegdAYUb(m=H#v2ZT?GZZT^YXyb<5izhZxm=Db?<10Q#?
zKiQQ~^|2%S=`r>4sGoV_Wv5>LXSjX;SFqjkuKFj?r6mD<b^-pPU-!Rp)H}~#(XO5n
ze~TgSyyU0pf7qW#6z2cwdj4v^@#g0JPwKPf-G9nk)Z};ve^fr2=qWCLd-^lqoeB%5
zh}c$rI`HvE>3VA|H$Nk*@XHC(6<*>0LVwD+>HmGU=yUx{ksc{ChT^VY?BAL?Q~u7W
z<2%DG79A{Cc--Ll{q1*O-k<OFxtRa^AJP4@Ksj&E=D+8~_ALI-uvGb(bVH10OiB=w
z+1q-X@Ef*$a`V!!*?;h#SL6EVnZ%*v8Ai2#{@FXnn`B?CogKNqr6{OUI8)-7L{IqP
z)KC8zTF(@HTK=D5$$Zxt`agUQ{%5%TpW#>FjN|OfD$a{UZ#&%~*_ayc6jEx_$66bk
zS>1nezODBopWo@<?xjpVP{%txJ9XVMg}#PL=jN~f>f832X3TKovp80D{Y1gCnK8ED
z1!vbExlPLq{&)A!goBsYU)p!-Z*!FX59dAZTiSN^2diG_e~^)U`~21TPiuDUk69P?
zZol#B*0+Bbt-m?n<WE&^@{fy;OC4LK_MVsfm#F?#ZO_*Nne?t-dv^c5H1$8jH2X<5
zKH<NQy6oP6rs-#Wx!Z4l$63Foe>*T&<?pP2;z!ObE6pyG`4kd4;l`iHdas{<uK#nZ
zkpJlY$*x;t>V_G!zx6+>@m6>2a-6tp-z}#XwJZNKu-vaV@|QVu!l!bJ<#|b^xcjX&
z?;mL>`-c5gVo@nRvH01Y0*UYMzpigOUH_!GFaE)w-s07NgE{^)9RFFrSh3>uIa}>D
zKa#EVkL>4~&Mto|falHKs|Q~GD~$K-zs?<4U;59zvGqSg#j-!wpH+Q-yJKJck+V8e
z70jlJt1tZfWa{TdC(M&&vyYyL`gdkw{!{m`O!2R;?mtSt<$J2uZtKgiqT~mBvsyj#
ue|Ws>$j{$=_+LHO>*LY0`hV<qE4(CnsTGpTEJba7-R^C@e&NH!|2F}(b<AJ@

delta 64435
zcmdmTm1$8A%LLJl^>IA)OpG7^BAGydg&9P$vam3-u(7hSfiXKL2OB#lI~yAZHwPyd
z2(WQ*^Kf(VfH?neGdMGX^e{28GBdMsv9qy*R1k~nAqxK=U=ZYBWMB+nW)x&#5@ci+
zWc+`GL6(7mkrm`T1{mOAVP#|IWM*OjNoNQ!FfuW-F@YS(#lywU$-u<S!pbJZz{t)a
zti)*~D5C5Xlq6czG-(l+n4<BfL*goij=`5CR85?dn<p>c{6SL9wB9A9xMa$bEtel@
zm<5I<HntqT^2s$MwXp2SW4F+>)`?S>Zanz^2!k9W10xGFBO@csAq?y+tZW=i%$$r2
zT>p<SBnvVyGP1I;uygQma<Z~BvobI-Gl1N}$gX50>=blKP$a2n(xyWk%ErmXO_LXi
ziis;4nm7kH*Dv1uh*QPX(IqhC@MTpsv(UuCDUUx$q_iyjB<UJf(l~MBmV+17Q<q%%
z`2Q9I4>KbJlOVGogFVB=JhjMw#S=}JUKhAylxw(W)}lhkeP17`+=*^3az8XP#C46G
zT(n<`B&+7b@`-`963hM8My`6wciLIK@?oUuU2a!hP0g^aCYS5|RkqCta_@gqDbBL_
z%-X{~l`DVVbBNieloh5TdT?i8<CneiKYQ$@KUL|Rvyc22t?%DIIlXD|bV(;&ld>I=
zdwytj{El@y5waslcu9Qw#s3U5P7Cilq_wJj`jY<)x}7x*&(}qq`<*#SndR`(rJJYA
znED>dc4<Aac7>L}gb5v=Ue-@9-<x>mrSfXEbzN@jCVPgj_P6W^YI!u}-kU`YGu0O_
zH`i=ixw?-}SY5W_n)H;SP9xD1PD)#jb-6vrQWWK2T{Y$E*|Yb)t#K{gnbFn3`SF$a
ztms3Br>}m}#&tx@BJ?@mYjfkr&eN{*@jR~7S1IN2xRUpA){?kS%AwmuPoH6)RImE2
z>E80{qGx;T=H>O5&V9Hic9Y1PQ$Nl{JTCbCtv|{wzHObx)oqKGCTg48#p>L9H!=FS
z%bur_2hV+e^1Stk#X?T;ZrNvhEZWj`>qUkip6RCDFQH)ksPMTTlQ4JW<j~756J2dx
zyVrdBo6vXheU!Y?DZ`TszXr71yfCTkS|qo+-sjniCsIPM=5Nx-+%nUp#e2;mtv$gN
z*|C+{e|t}LtXxo+e(;1xZB|aO^y>Nh*Z$k+CLd`L`*r8SmA_1)7thnM(ObXbUcsA4
zlaA_GPciQ8KTp@bi>|nT?S90z*J;MNcUOe;*wjkt_!ZnctLJZQ_bk_0>xb@Vg@+2~
zFQ4^_OXjavkGgfs#Wv8@RP%E5tXWx~BT{X>KI`oIFn!bMm#bFIaf!C}wVk@CK>Ui>
zH_O|uzNWlNwqa|EwdeDR?Wpe)j%n<)3<*n^sc6_b>-eIM#4EbzHZS~j)HEz2B)HVc
z#W_$k=GsK>PqGj9J6)<OslK?#Nkw^Cu>S1U#S<&rTuVAu)la@XDP?JE#}>_LdW9yO
za>{?C=BpPePM+Gb;!b?ChTo+RSG0?(cISKwFR$AAr(Aqm;OxKicNc!|JW|V*vo89P
z`@vW82F~{!KV4cQdOF?ng_}LQ!IfPr%R{dCCMhmkmngMu`m_^C;>A@?uToaub@o%d
zEUZ^N<K5?8h9yswqLwbK_wClX@Q5u;^$lmHMVgdPwyBrjJo8;bR~DSuClu*&MP-`E
z^(8J_zMAK1d7n+ZvYvZ}{9={&T;XnORl~H3o@J)o7McFAAhDu*`4X>%S67>bNz6%(
zXA|dK^fX5(J4n&Vr!H0CWv@%jo+YM&6+72>d|O{VqrG?f5;2+Tf?Yz2w)G6ZjPjOt
z?-98@J<6S1p?y{Ks);fJ{hK^5zq=jjUA}vI&-5i?ci*mik@fH*|3cksdp>!aJh3a7
zrM%v#Qr|JcMS6Rl;imS}UCvikPIP;CO!3K*YW0g+xkW0k{p>p{#oiUJp&?g7i??<z
z51Qi_(80CuP)D!HRgVeJPS0?ka%Gxz{oR8_`rVgZ{6!VCw2dtKEhHN+X&%>%{FEiI
z#>sQq{A;0MbCu$<eIM$TuQPbkdNL|VP^v~QHmvoCvUy;NYn+Acr$wu|Zf@PQStzqW
z%^{B^_0e7>MqYd8<JMMQ>(?v~TK6*V_q8B{+fP;>n(irfDe(4m#U(9O+Iicz2imcg
z2-Uw=n6M>(iQDv`GntP15hW*TUuOhK*J$>chAf{mJEycS=A)j<RMX<HBy-C%pIoMi
zoxaRhy!h-5??oS?55$%(KN<31qS6xA=^3%JQqOMB_?gQz)h++=tEG%9rd&G}n`1ev
z($w<Q`VN)AC9ec^EZfCrceb%C^J6-dDQpuSko9g#eO{J#e)WvD`LCaCWSE=3JW}aP
z#ukgj@+j9s%C9x|oO`Dp#~yIQI8DCo+uBJAZ#d_imQ&4CTD?W(MAzE=`|@ND-`f;e
zy!VrlE@S1%<-1OG$(E&vT(VU)pY`*EOR}0Vv**lz9vgj+<Zh43yJxd}*&{zs(e{9e
zQgKr~|0c~@>{(gAa*I-)Uxw>TgWkSguY!kyueO|vX+J0%pw!wYbhe{=jmy<PPmK$X
z#bwo8j5&U6;YXGG7VMAi70wXy2oqA&^5}M()t;;B-*#zxdGuLdMs3-a_VB&Sr!NlX
zpBnY*N~Pk)XOmVxpC%J^>&oWnlux3f{%(>-xH3{$cTGI1I$`<gp!)v|Ki6(J^>Ol%
zfGek8xa?ZHQQdn-I9H*P{Icb1E>)WGPu=13k)`YO9j|3Oc3;~#ZIyA$%3h9jvzN9y
zUUr%6vns%2rI7#L(`hT3HfQy5sqHZdmhxJ3VZ!C-S(~?*UJCS6ny4tODzYL|&OkLV
ztJmtzwcUoV6t#}2&Im}_m%4aTP`#FIpoaIeA5B|i?&vQ6TAIbT?Bc3<Zx>B4U36mA
zav_JXTPtl<?N)m!pZk#B=o5ckr7SbrIozdf*{TQIpZ-0xuetG~!ki@kYb&C+yBp|D
ziRoJRDszw2-b-6%rgyG2So82@{~wKaTMETFO;bxeT}70h>=P^v$rqez5V$aGx@hFp
z`bkOauk<BacFjFGZE=%!#q1*&mjAsrv;NS3hD*0j9t-m4biE?~<NTg$dC`x&w@-R>
z-DBqZS<k2C&0E2JY>~u-E%B=+EZ%8yRg@!miHFz3k0G(Q-ICn}gH&V^Zv+OEy4p&7
zDV-I_UfQ~tTd}NCwPn>2?@aEcU9+O5bsX3*^>njEeY#|ikEh;4^%=*W*b7F*=of3$
z7^HarlbIzEFf-P1Me=I?KLMK~PyMLLl2AOhTlm<-)n$p&)2AOzWfqvhZo(-4;mNJF
zEvM(tvfKV+VS0}3ln8?(8Qd@Y#dBO|$tViDhAh4MaY4*-Aw{iqE)zvpg?LY!_-vEK
z5+{wtUDLGLd<E+j&n{dxFWAy4(V%6KrcmHiu`S-3x}kB|QIS&)$s``@c&)i9{M<bC
z6W_Nd=uB<*-dx>wRz_gO!mP}$=38Y`uHF;$Kb$6^Q+6VFr)u^j?MG)8T!}2&{3a{v
zTjY!IjbBp?E_<bVd|r7gYhljZw3UaNwrF>;nQ@tZDZAX`7`112Y(4LM+uaJ55BdJ}
zlt=d8lD?SIy{DwRa$mIC%xyazmUk{QyJHfRwC29hojAp%4=#U<md|?^^3SvUMc?Zx
zBkia0Q|DQ^?zzPM=z`A5#7jZnGB)4u(hu%;xl(XQQ}PJMA-`9?CPyZFx^;6k&A1xK
zDQc?u>ZXvo#LOg>ErtgTFZQa`E6tejI!UW-*37DRA1t$E^e%cdwJy<WnG(>lwV+ci
zH0Z)t<K9UIQBU&Dr)gGX{n7MmvAbB>ZS$MiF1Yomz0><$XO_xLVEJdWd|Ac4bhXG?
zCvP8p$2Rl({B=fr6R#cTT);N}v0QNI<SAn10zW$bGqk(^$XSx~N&Z=#{zvY5!L{{s
zgpXRfnQOUUI<)4zPqB(^vC5)ArXwp_eBD%+-;FKz683Ugb<6qDmN1p~k|p)N=0`Mx
zLrRiNlWq!1%?jq%FuvT>@@(Hkoro<hAwQ3}I9(|}rMq{>5rgwv-@3jzdh@5p%y%2R
z9=^J~|F3*z^Ywemiwb`E-`y6yL;EY=zUas>wt9|-dD<DFwW1~AIiA}hKbXy~nYa6b
zWWDg2m%Bgy$gNv9>;C(w4fm%XztcV`HZhyIc>d(LpNFrio%<fh5v|s}@apPNr$2EE
z_f7OK|GjM^-=mem-Q3{|S^739u2}WdT>5d)<YyU5|AaR2OZTe0T*=AZ_*pIXy=nB?
zEv<#&Ek)bH>eW={vxPmr&SWT^%+a<jax?2AjhRZD7A*`7Ro>x}^-RBFP2&%r7!jqj
zo~4n8<QK6&*ihEm-#^8svrpn7*DdSTKMAILcIB4+XNc!*5@(C=-*<J>{LKFAYaO|l
z$*wz{a(X%2)GOJtkHdAtwp1D1Ol->ROj^2&>okAvy6`xgZ^!H1Ot$TE*VSDnuXe^~
zc~1=Y#C7i$GXI<Sb+zxmz~GLb{&zQKy*W0|DCXW}4jXULl4VsJ6VtZ`BzFiZE(sF2
zy(Z+-&&-XJ-dz@)9FzHT<EsttEDr@U-=CtlIpCC4<jyZ@8>_BH<$Eg#3jK(_dR}Id
zx#F6Ic`MvYO{=!$ckpTm7S%_aTow$;6}x#)kxR$M^uvLB%Ax-zHceWU$7_FUdhG2`
z?#=SgFTeN{^4l?U>qo&UJujaM|2E2bQt&cWM(XO+n%jMgv?C3r99Mhvi9KFXa&JM=
z_qCrodv&Ms6n{{2;TAIF^?vnIB1fmPzNPTjHir0u@5|*1%c2h5segIj{Z^uLy}`NO
zYqoyp@?+LtpQE(=XV$+zQO7t-?Vps`%&HAcC^?uKczt(G(%iJxY^|l{GpBx;_NwcA
zm0{YdoD{>Sy(vCtu2_HBeKc2}^ZTMyy=}?K%lrM8Og=SFcxT2_hcsiUPAm6aUcz!`
zy3Z(S1^+YHbB!&gqkkLwL&d9do1<2rl$uk2*XG^nRH=z=$8LSglgt<8`WWC{x>l^e
z<wr!|(Q}7ac+QI7rRue>k$crszk3>|FG)oQ*!g_woo#Z=N|V|53U8?Q>|8_st6QV@
zr@ZR2`0Tw#CvM`jKdx0<Gha>S7QC_O{M4x3E$afE!Y3CBig(XCt{&px5Vhb&nwx9b
zW)todm-_wcuF*bgmb+)CE-|Y*<f@<D^Qq{7Y3A7tmjwSaY*kO=oM^Q`Kl#y>SCc)L
zIxR~n)|Z$c5%K-8vv7pU9OHzX6Bh%YcpelKyVYv8*zf+w)`YER7XLW>@M_nT<JZ)5
z<5wMDROlVHlzY|9N3P34ii1z@y2kBx^|!(HbJ{y?i|w*2>YeWMsafwx@(q+MSKV=1
zqOG<@Cy76*<egwdVv<wHuao_|v;H$w_^s5mIeb|+SN@i1=kDW6@4maIlsQfDQtgZl
z+TwW!MWyded?&KI@N-Cf*=%`Xsm-S4K7I2mC+RNej$X&89JH?aL&uM`n`TEB)v#2|
za&FX{V|sk1?CE61fb@C|Pu16@N8ZZMnk+Q^-tnU=uc}S)QgJr1xSf7p{hF9=#f>A;
zdyf2MWBVwin6774Tp9YyU1X|V-iaK8o!_e#>TBg{-b@nxym$U)z7zdtzjnXd;K^U{
zPGUkVf5qxrQ;&AXA}Nn;SGOGtDt7dF9L(AJ@uPKtMp)&U70W$u%0=EXtS^1KYhlOA
zv+tvwCR}IYXR#H`JuKEGx=&`8%XL0Ox91#vz6ObBu8LO+D)pS@+OGc2GwyukT;&~m
z^DEYJHd^oMxhf>mHlO*b+Ke;r{av-4Jd0KzPCNRk=}M#;@2MvlFFxLAQVuZqwd$k!
z)H#+u*{`*7Ki_8ZkxnYvIRCI=c&|}?ec$<8?OxNJV}wHb4S8&nHdxiTc$K&HYt&ur
z+vGW^yjDc<s;J$Wh=!l80`Jz=NxQ9(V$(HHi*_${In(}T>gF9=*?aBTC%-jY{nqCs
zJM*XcyK}Y&UR!l+*^IWOvG>K>t|b(7Gp&)%`TjP~@2Ja^m$p~)?nJL`6cam9Xtv<b
zy!tf8n#PX)7Ye3oW-FNvJ;>Awl-*VGc6soOovYqm3JpE|PHVAV^CsJ68>hR>=#hM~
zGj{%-oAV7UOzsI}3)ZrR#=bq8t@S9>s?)S^OJ=NJu{p=f=|@wqM%)zLYP@A4bG?aw
zfQO5zDX**2*&|zy7xXQdD85O_HGJBc!lRA%#CA@rKUo@ijiXaj#8dHyN9z{jr(EVm
z5&Eqjci!afzFerNa(Yi}tW@pYdtV#N+1)qwPtEC%nDM^q={;HQDY4T|EZWm*eIV~w
z)~&FuEY88)?!txp!yfIZvfgv;z$UX}SL`RpU2DIw?a%3|c2<w?-`&@X>u=3ESl?1p
zdZbdTEMjljBB^@zNzcB`(0t^!_Eq|Fv1@*_5B+iLj@|M~YS*P{=6ByZtM8~3`L)KZ
z=Ta~?s8kI)DjcJDl$XKl!<BW5JhFtot~C_g(6=aU70cAMllQ6~?X92Vvi|nnP2s0F
zm2x|Sm*!4=B=LQ1!NEiAy89*+ykaWlwQj%gt|K>O-I>h!^Z!kLThF?@e1Dr;iM+)8
zo0HR%8!v>X{<*eE$v1McR_i{8i2)w`vu>=oH#MiEKtp;zM@3id>4h6Mu3G<4wr*{M
z`AtvjoyFaot_eLcwy%}XY*|wm9xwgux~)joSwUBQ!FT^Gw)Par7))V5+8+`jFZca1
zzuCX7+-rQf1-UQp(fZSRCakJH?U=u~`?nqEOI1`Ic_*(4W!2q#V~5y-Wc_~W55?1Y
zgk1QSOsRPrm34RP?ArUHP2mc24R=f|t~zpU-pBKeXD^@odpp(Y`MJ96D5g_~7m7X8
zZ2f*M?BHglT#KJ(A(}$Rre*X>^(NTt|CeI6=K2SP*>7z2ERQtPIN_4=?3>NK%iQ%B
z^`>|<94@$IX1aT-r>VP7u6*Uh<pq;czx*}3bKCUhb?(qTg>^yt3wEiksLYevzi;wp
zk)uC(pVUOn4a(G6`&Y5#Q|H&#emfHuz66Vyvkam!nlF<s3*0?*eA>b2nd`P+`c%72
zC;nKu;I;R2r=1VwIGTOQcKg+LH~uq(`mo5XeOrIoS#3%EjOuF#Iyd+n+h$^sXP4FH
z`*EkZzQ!I&i_k>5B)LT~OYc5a+@SP<y{)Eoy7^nFgD1i+mtBnWoBSriq{lGOoQ18E
z^J>_GjdzWhvVL?*w5eqUZQS>3-3qtco>RL$Hwf@PODOoe_L(i0--U@v`k#*EiqGzv
zS^Dn2*z%BB^^qF<pXZ)Ft$s~ReaCshwKG<xZrkoRr=#=b+uOm<=dUtryz}ESW5k}s
zQrD&5PdUDwDaSukZc~qpz?G1^C2hwP61@v+D>A-Z-Qjg>$`5H1V?)6iZKq65d}GqR
zGJEkFVaA57jPmc7xGh?~_ny+TRjbyROgpu5mF_wJRX)zMFE5K|uCFw;I&^r24wq)_
z@h=gREF~&^mF~^qTU4(8aGUA}Gv%4R_r!DO+@JiX;8n)5MXL-7c#k?S@$`3Jxov&f
zftw$iZ=W$+=YPxanU~bMPnuumryc*#AY9YAbY4UbAKx~uo@GIIGC#ev2$H_mdSR`{
zgv)E@noLUGwO;J*H5re~i;v9tQon2E!lj~?Ax}Shb_CCv*K+GsQ`q`NDj!o<o6pfv
zRQ^;OQsjEIIGI1_;}emmN=o{rU%TYqdH-h!`<wnV$6R~*e}?b;tK}b=zwV!WUfSe!
zu<_fnPghknV)lP~A9i2#hgM|b)0g(A^V^>F)W7Fn{rgN%!Mzio|8zSp^UVFG)^p6T
z{=}mEAeBUwGf|gjEcaE}G&R)Y-R;wfB_GXX?);kdq^;Y{<k{*?I^L6)MyrOi3S54f
zrL}6=yvtk@&oTcvDL8wP|3it5I*a)Nf1TPCddBil_sfZbe2Z!pZ=3fqG^u#&XDg)_
zGj6?D>ZH8JTF0PjXZ!W`MGDn|LP}Sk8awwf-1z5Ezv+0-rFmOx8GlE;aGQHIclqq;
zk2WpbcbxI?QIVJ2>e{n9d1u5Ozm|9DJJXxescJ7`4t<tcS~A<PV|(O*%?S@g0}TT_
z9ly0L++@-E(ZbGBqhYt0qT&&!(+{V6{Co0m_CecDj;T>+{61=&nDTI5jP}&0nnuNK
z2j_WjOqJ7G63EI^FXrpwX(V|0j%ujA=z{QSD^=C~t9GpvYFg0oFiGUTj>xH36I50#
z^PIMs>Ajubw^U)hhNGDR=hikYT0i;rpU#MF=ASvPl?7kTFyA>PqmF&z*X_|Q&QCt3
z<?b$-mfm$qYL!6QqQ&heJEl+B;<Y|%;@8|6_m8MY-t-Tz+^fB{hflD+(*N4sq}Q$T
z{4!1_+Rv*l|GAA{wAjQVNwZ33n#%3&!opokS&de77QOqPqqWEL=CzVoCPyQmV4<_8
zmM)*vv*)Y+?p4|=RJ?+xPrAaE@k1)jS*-9?=}}30fhC($jePhQow?X;RWWJh<aU;A
zvu5R9dAfQ=*4G@T>F*~Ab2eLBY1KDPRZ~*+wOV{mtocaZE4|Mmu_e=`LX>oK*JV2_
zv{#>Q<fpJ|Pft=w&&8)9O}bZWcBStAvZQ0ee+Kn*SN%tVOP2%$w4c3~8y35!YJP3W
z-`r~%rJrhz3pPEw^HH4tlEb#IEsx%J`bPw-CE1H^)2#~-6;c!tTRqGA>?`wpX;HWO
zt-;IB-A(>%d{cW~VY2!pySOJDXH??7?0SX2EYz69*Sgy%%SlUZR?Ezwg#zDFPrr?@
z)H-`^gJthCrBA9}S5uET2Zo-^^m(tb*Jpx=%-j=MJ}n!wgG`<s_2%^3VVX9hAy!#z
zlG~%dPc2&?3iNL|c2sd+X0@i;a+mTM{_ivmJL|75ai1NSx4Gg&{@H0W1=nhK&D!!}
zN}=yzf796bqq$3KCjG4pdC~VdTYCD;?)xk4CgyE4KlEDV#^ot559M_|TIf{r*u&7X
zso?sPeNQ|OYPjC)wR!Bn^(}8cS3%oZPX)cw@?D$xuIl*h?ljWWVm>dY_<qV|&z!3#
zpBg;uouj+CuwLqD<)nlruQhQSYYp}k9d!Fx_ISlzcP@>YL5rH4x9rSuX}vdR(|cY|
zWu+A^E*qvL%6W4?n(k|2;}Ra?lBuL5<2<E%s<%^o!KQPEw6zyEci)>U%E)t&S4qF}
z!p#TyQ6V~~|3=MT)9Afy4$BTl9=kx>XU;+oTjz1#yl|W8&bz<$D#tmOt^a)J-`?9*
z;S1F#RMdz1Ub`^&s$bKJEAL;c?>TBO($kjwF8jlBo(B;Yr=))VnYX*;k#C$!>sHS-
z-6dazm2Nqyv^{)wcT0}m?#^4{+DGE9)~;}k%2brvG_ms5nVLCIkN>#E!M)a0Jv_a1
z^CkU*^&O|nt2|S$To(#o9LQO}OW32oyLjR4<k0PBHRMlEUmRSz;Gvq&;(WHAD(5|S
zxSQhzH%hO!*<vTP|4%Uc?SC_KAJ+)^zqJor_PX+|S^Ce$mwcaPV+1#O&*WKZcVx#g
zo0FXfY;C5faztghMC~x;l-uDYSehy#D0kKH+1*_Sv#-rra5?z!a)F?QeycW2cvinW
z!##ERrxMA367TlQ_|01RG<9Xmjemi~j@QL=`WVi!Ez)|qYQ|~3oqKbwyl*OP?7dep
z^$6SYD}NQ<n<jHg<q9c1$|~`k-L7$S)eij^r>A@f7rWIKRuP|So&W8tR^5&H9?|xh
z#<}r=!HayJx8L+Qt79&-bjRd9d;K&P-AhPYRlnL|x~v)}#}27ZCzWFpr7G8)mzuk@
zy(8)+^Q}^$)HT*R{}~vjsI^xd-n8t=f{qocQ#M`E$^K}5peFN}Neag?p_BQG)+wxw
zFI~5cDM}?aWU^lVgVT36%zE=I!-Q9TLVdV<Ag^grR#NI)uZ=q!A6~4;Qdy`T8uD|E
z@a_}uvM2AUpB~Pfre*!~Me9oWXKxavk4&x4l$*@)_uO(t`7UwS-KHnm^5$yr3LfNa
zTJ&C%FVavxW3u43O?x!M%_YTt-?^2m{9|EB#Qc+Hv4+jOMVEVuzI;~Plk!cMIZ`9q
z`emRyS7~T_R`TvrCzH=1X2O2KCTf~yhr>%lJc1QhY^#2-vA!>0TC%}TDUDZOrq@J-
zEGgT4*EUTcO-As{%2mzj61>)Tco`<-nV;e}>veH4&3JdmH94!;WQVE1-sRoL_&zf-
zh0fyCX1O!%@T1eEGeZv49N{Wo_=9QQsz19^&F8;)yZv^^9((RvbrZ^G7n}-K6yNh~
z`C{E`6Ca4NJ)Wa4w<Mya-kbH=v$GfHCTg#Ed1lK?lgU1DN-i!gbCr}IZRWXX<S3{5
zeFOWH6P>1-OWM=9J(p&dS-dr}T(Nl3G>#Q>L)D^vd<$a^)Kng|sc!bUQQC6x#vMyd
zM=_Uo{Ct5Yx|$vyYSGH<%&blL9DFvz_U4%j7BK=7YAQueEz<H>dGl^&>Wli*#XMn2
zz7MZnnd0xJ9MBtebk8C0IUCaoca^T49{DEoZupt+S1$kQ?R;$M-8%KHy@&M~Q%$oh
znRD7zMrkLm#e8Pv$gF;Gj@2(Wy7Q8^<uo}p(~5HSr}||#tFs!`Hpm4lJ?E|px>L*e
z(A<^%#mVj($CJnG9=Ev}IB~aqayso=uaKj}byRWvRNqA_7rjgjG+LS@fAQDtwnGs)
zPuZH!1}awsbG4XE=#9*}nRKPdtLM1tirBuDk34OhT>Y}jW=-4Ox~#(YsQ7~)OUs`t
z%}D(1eKYFP`BKe*x{zI}yDl>By1BnuNcocNvu~eU-<4i)`V`FhF6^(?%6ysRSC@Al
zc=x`(_TAe((wC-Q`RVjx+Do&zr<(&FZ4`XT_gVChjnT}Wip*&>9*22Crk#rKJe##A
z@1W^CrJY<^h9a(6vo#i64ivkWcYfNTo13!Qjx1|;zaF&GWaZVTp=)$PrmAKvp0ec2
zgD+O5qN}IQG?Wdxl`Y+WdP;CK?}d_y0#$xCE($S+gXQb5{SKQFGvmtculxMJ_t@?K
z^e0HpW~tSpn`imEPG9)iA?NL}kLh+$*9tC<pP5><549tN%0t?Dw`?sf4^&WEqqTXi
zw_3$7fv%)EmaDtZeH2<*Bq*r&{eu14{8k|ycketS9~(w-?@c;21r{^ZBqr^c%N3;c
zU|rr6lUs{dg)CagUB7Tejp~-#+u^^TxU$^8<2C1&-|2|ceHF18-oHX827B_mx}9mC
zY!Yy7m&!A<H+NUorahRh>!kNluwrfM#bSrHi9VSLce`z7EzNbkl<)ie#AP9mg@HFN
zY4b+4w1iClp80h9QO?p}qvVUZEBDx|zwg@eW&6zHHHVV#>|^>DaV+y{eN)FfCbz5-
zlS|f>9ywQj>K~j^u4ta}S7P%TJ5w>=_@3z=+h_a!xR7k8k(ef&Sde&3_4v}~8`IxU
zsoKJ3vDs8cZI;GcT_LF!&%m#_G3&bc`MT`)ecZz8C{@fc)uKCl*0JjA-7blF=k7!n
z`E;#W;=Fm&%~#9vJ{!&Ilz%h-$m#l{MsJU#Pd^;??tSLN<&QSLNR=$=?^J$qytK*L
z=*<0XnlHI4cl70amic+8!)3E=XZW_e4u3w?EG%Csv@%h;`fU)?jKm`Mi+!)Ff@RJ)
ze>`fdm~VLdz<Mb|dtsSJG1`I~g)HTE$puV}{FSA&`K(a%x~w3tiNRqVZ#T&Oc$g=!
zy?(h<xkvD7&rl`hX>*@h#`<{vQ+V@9pKH>T3D2}Phwi$vEZ;bFR)k!}^B+9ga?3rO
zHA<ceWF4F=*?5RU>8?4;ETvhV0v&xb+SewjtkgQKeY&r0^`aD)852X4B33@zP?SIW
z*>=ylUsdLd2#RvJxU4*+>KE4TExGONnaF}B#aWT{3wP?)zw4NC;<5iNqgAtQ_IiGr
zq#5F;6mu~x-SSm&MNE)HBfrIN-&fZ2-aI^|t)#QrT(HjPis&{A(Mw9QS5~;q&$2G(
zd$>uwQ!X^{N=Hmf!KdvrkKU`DGohB7_d}1%PSu;q(>v}ZY|Q5S6sww~C*!ZTATZ;}
zabEF{9JvaMI_p>R7i{F1s_OBIW7@6C%nf<(9u&Noa_ZBYZxdF`N{aBFqjc=`*?w0=
zqeJ|DUN6pc6n*w=ST6bNoRF6G)y=9#S}ZQgm-d?S_Bkt_3P~ywW19NlTuY2h!QR+w
zUu;}Huj@UK`Ap9I(ySB(7mn$BZ@&B5bx-vEDfx~3Yxmqf_Tjnz?RxL4ca!B?_%aP2
z8yKs6W;?dVsZhpG?4Hyb>oumXM(zP~xMolG$r4&>m(SZAzFgl)LE%N7XU3~lYi@1X
zxarlih%+T|KYs1<l{I;KZFTyrD`lqXzs+?%uBvJEzS;l9#7fq}WtOw#ea5s^PFHs~
zi5wAm^(2&|<1^oT(d8dziiHQ&i#2M!3=~Ro2^9?$_&g(5Vh`s^iS83iel8XaXmOjk
zoPTz3_~}B|^SeV|<j-&lu<Qt%`Y`oB!>OAu)?EwGzi69kK69q@g}KGT=U2^pt=s!C
z{Cvo=o6MCxAAWT5XYDSUdUKic_E%T_gw(F8eQl~+R#eFtr77_9=$`X_-xpeOALy*t
zQ~i>B@sv(-q4n8$Mo)KnPn@0b<WdjsmjfR^+E)ZTd*|=EE8|;|wwjaj?RU4sE-v4j
z7<=oq!Oqr~b#`-|=9)ZGJQA9-(dx^y9a}cMdSUQYQ&np<$F!)jRksqJ9v9j3i7}hc
zcG06>tCl~j(Qz*?*)J?D!S*KQ(_iV=BKH#hGwiBg^TmE?|6>2r{p?-OY688U_)AJ^
zDW6$1X^YvS{|xTiRLg|&&xkKkJCPq%x@@lf)xOu_GTNKFdv4C(Ro0p;5<15<L-6pG
zl%IPn&0Y!Yc+KSGG@)avm9pP`(a;F{N})Y^(N)f!yh=+WH>NJ_El)LbRSOsW@iQcI
z!lPw#uI7A>sINO-r)jxv(#Au@lT&|8*>|-?F0;ch?XHK!3a44xlazy|hPZkq?>fR^
zd&BGfg(adPAxeruXSe8>cE=sL^;|qw<V#6ci)C5vgN*Ipl8PJ7urmH!wpI1a5|&lZ
zKCLk;{H{FJv}CU0-ISB}{@ilzcE9-h%zp;e!iF<<>M9#ge|FhkueRotqFC15kLE2q
zeB;)6bF6eMZ4%V-*uC`C%~iUklOC_J3=L9cY4O<1ciwdFgX`Ok>|H0g7WhpHaM>_5
zqI=F!ae<m=Np?Z0Hx)jd64hU~=gjWY^QRm+n0nCUqDVQ%f<^Vq?w)<R;okeF=A1J_
zf7}gOraWzK)=rfp)+gsIGMX<|FK#GwX=2)w%bU+7c9|YyH{EcRch;nT;`(m)k1Raj
z<9$`J@^!?rsTWUsC9TYx@SlOV_0@fmEBzd|W?57o{eA2+-($&Ht@)yJPfMiD5D>dA
z&@o;AV_tXZhNu^*2X$DsUwyazWW33dWx_1(XLX<L*%UsX^SjK3+d|JfuX#_uRIk3N
z-uJcGgn~#GF<H?LSKm+(y_CvTvP%=!JXCW|2;8n7!qE|SC^UHM*`${FHZIDSe!u>F
zDoLeHak*a9w$2qRwoCS$y!Y70;4<GC7niNV?RG-4i?@FdFQ0yMBTrsaoZ^SBlJ?Rz
z=GtJ^X%#9}TKPuRJI+0eaC;oh`@~pll~v+;_WHd0A6BP?TkGGR8fxXd>!y0`WclZg
za-I3c=OjMX9lQBkXz59*+(Vsq&o*{^Hse~$?|CU}*{suCDb7Ksc%4)qZuZG~l_>Bd
zYCWgUQqN8?ty1?{=RauQ?mm)q!b-2HWW|C$sdmHQExsks)jQtAYtJ}zpKIwKsa#o)
zgcEyXPhE7X&q?tT%=O=_yQP0mTvV>;ly^@#X9?)H?CTfgHMu%<$>iMUbJohJbIY!l
za@ia_`)t-L;p1!^O#SC-HtTR|?zrRpEKx~t^{$!b@>?^7rkkxlY1=<%{=GDn{H0em
ztb68sHuzn)<xz`U54y`%?n!U>Y`C&Ec6Ph(C3(Gvt4<tyo@81-HGBC*wSw=dEe{3C
zf|uyrpQEQ{v06X%Id|b<y%pxuC(gO+I;m4pqFwD_;j2|jvyxPzGgpTf^tVqhxP8;j
zwZ-P>d>JL?B`PaVx10Lz%bNShZ^Ci$<4jA!g>;<5qRM9!wH7WpSF&%@+}taxCD%sn
z&w2W*CfeQA<)5~o*UP1<O!W&z+0Xr6D^R{?=A7aQ(`WDUd1F&%oS|D1cDTme_^;B0
z8Ljc$uT`|?PB#q+UShpw^IfaN8~%%;&%}NBd+wR)vtm8rb$aI~-Qk@R7u~Th@2Z4$
zI8#&SqO<0l6S=xILPHkvU6S1<cs6Kv3tyJwK_(?%ui~^LF4j734QKK<M#h%ce|0J8
zyn6PKQnb(W<1a7v`14ILSRophv|#m9{UgVx-;%u-?fuTf-Rt+4+GV2gx7ua}{4TA2
z9#THr<O=tzU%E+0S656fQd+X^Kf|<}Vrn;TNgjyY`72yVMylEOIk(@$XSc8IkI0Q#
zzhh-pq2R~4(>7h_n(@*6b=j8MWv4x6CAp~8b944<Oz++ux|Vrn<N`6in;xs2lMCA=
zm{+e3$=k8*N?3$%*Wt|Ws(y{GvquF&@~>Ex-Q4(@dsXYnoP{svuDWz9_4v{mv5F6V
zHXXe*yW>E|k9ObwSG}vJ9-m%c_qp09YhRJ9@bpV{Z#O$8g!}z|zk1oK+~f#3)!vCp
zE$M47lr+_c=iNOMb|*?pGE#V7_mo@upQ<^I<s3~gt>2rlr8nki@awSG-=ubcjOhJt
z?aM#k{r55X;w29AvNsz2o7J=Y#YR@GE6P7E&A)zgqm!rnv(pnRHon@RRJLT<kJfpX
zew#zL>P2g7dwW03SjXlr!<G1o^`4N@Cie9#J}a;62o<|jAE(aIQ1JB7xAahF1IHsT
z?f>?Dy87+)e}-lKbFSK5h&mbfsLE3D()v06Z%%HWrpZ&!U0H43+o|mH(lGep)^1;i
z04=e#OH|l1=A}J&xpBK|O3WgM1#e7FWGZT>&)g^Truc)>e}?{uo~4iMcPJ|Vd3^rr
z2EN~RI#169gNE(fnd`q_{P(eCPfF3BLb3GMNi(&U92dB%_*XsRj`Qo_j}gb&{XeR#
z1WoK3X>HULi1B_dl3~d?Y5SYix${04*R58XIa{aMTz8tsL_?33%fY#ioVS-w+#9?|
zNi61hKG&mL`p1qgVA<MwI%DyL*)tBz6u;K%x%ug*w_1AxH?TcDy?=jX{Yn2V$GbmE
z=Qzpd?#v4Qo;&x|)WfGjV#6*z+uG`{rndfC(huoPO$--RT|a3}YKmHWggel_ZGOqx
zb&FSP=crr~e7Ir8^9Sy0jK$RZS{<)GSQ=WFe*gM^2GiAlzgC3nFL|@IZO5ng{)eCZ
zXQ(*%F5$ki@bSuXT3x$3t!68EH_cP5SN9SPGd*ze!XW|PDaThGSg~tX#_p3h*DNfZ
z#j`M^O0nK|Zlu7?_XV5(NviM}Mulg%d#pCt$T$DD!_8?4S_$Xve0D84Uv%QCfmLMw
zIrVE|)<3RowthNCtBjjh^H-+P*DW`v-_>S&7qa{Hi=TFvCGv0D=!yOGzq_qAM*PmY
zzuPv{-<-8?V!`%DtFqK9+iqtovYl}4krOLf+kE53`P^)W=yugmzV5Tz81F4rHgT%F
zyD*!zjPt7MF_$v$Hz!-vpRd^Z+->fW)QbM{s~gYStc{!eL(*)0dTD8Ns+rl_v?-}i
zN<RxLEQ)>kOu+tS$1OwC#Oe3`%$ggN88ZL9FP~hb{g!&MeHGh}Pb-|g)NzYPsF~4e
z5tHMY=31U!wRso3Z*2*B70jQt@^j~s={p>jyjZ5QXnttR*Dxa^|7AzHT-%d$kACaw
z{L&hJ_w=q?9R=I2e3%?3xv604O|jF9(-Oj!Jbc=cLW{YNxW5&QV$@jdb5&I7mj5cB
z&>0<Gv8}<MQ?H4M*M}^6wBYyM*COo7&a68%&(@ur_%8ZV?&A;JCVZG({NkSMkMj~G
ztj^^h7cU82&^5!l=-Inp*VY+-c&RUW#Ag02VM*1h;N3eKfBJ70Q`qr)$>!q~HJlqF
zw#2!&eP^)kdz2P3v0|l9_f750ozs`hy<WT4QD*P5p8K;Gz3=O@QczM<tv9Vyy1DD0
zbhS%<L7-TQQ^_o)7o{wFqgHKgaZ{LBedy|qJ8?pC!mqhiQ;sQ%23*LvaPG^`mtWUz
zbbm7WjPInp>=h{rrct*v53F2$qDEeDTFFsIyM5>0UEuIq=<Bp(|N5${_kK=eRqBh_
z>b>S#*prDS5A<hb>MHcFy6GyQC?vSPesR8L?$!n66@nfSD)XP`i7)qkyx02gZjHx{
z;mkSGT3dH*O56S8utl!)92*zr!#f?N&0XahVnp>kOCyULUdBxpyry<#pY4SS*^L$D
zvPI7}ry5$NO}pj2B|9+qPs6RPF_VuPs&Dz$;(hJ+naq7Ex}j&U9M9Obc6!pPLsJv(
z9GhRSyJo$V*P65OC)k#K@c(MBekrSB?dBe~)#(ejL_6*C-`vajSa^lrtc4f$1%0;J
zTDxC~RiIe$<J@T$cUhOr?Vt83`0wMu$m30Jk0KWx2|pvT;)7ppcZ|!mrJVN1x@Xj`
z_J7L$yd-tHqtWuc%daN9dCnK>x%I~-sojreR-O&L%imqUQHgaS-+}fo9Rjza^iODZ
zcrMbmu<0w%wz-zq$2}!t>a&~K?aL4QZn3rDw4Q3MyYcMRpo&e0#4h=1GClsrp14Sf
z>&u^~ZQp9&zw<u7JG8+(YC+GfU#^?tGjx;I_joL2clg+RRqY&m_mQxm&k-_`7p%J;
z-BR9CcXo}#igy-SS@n+>D}8^P@=mO>%3QZNb;X~fZnx8yc@$i^xvW!s-|=?FzDs#W
zo}RIcKIs0aHbM1^<`T~{?#Ifa4#vzXY5sok+YHBJUl*SJsFsq^bSl8u#p&DEx*zi+
zw6gTYE^eI1=fdYH-YvJ9DJks35pizQkl-~JmfT^?=l-R?`PhU=)&)r?>mP^5Jd&&3
zC@C=2CAwqH)FdIUNawXtg}Ks?-6l_$2ydIH8mPsl^dmGN=$4koT_M5MKQ`Td`svob
zJFjM$f4^<HHz}L5u2jVIOiRI)*ub3UqElQiNGEG|c&DnK&gNZm;Of0O60;9l?OU{N
z{>gk#$Ax<@ZhU^A(rZ~vVD653@uqk6@{wOxKmDp<y0cdO-K`^cCd?PBRlMc@y+`!X
z5~~+FKc$=RtrXncv&-pI@a(K3)@uq|R|ZcISBcucm#z12;8S7OFy&Pn?3Z8L-0O6Y
zw^!r9wueH;ck)R+n|<)gQ*MX9K@}ahtc`V)8LJh4Znau+$<otS<<t{9OS=sl?;l%x
zs8Ox{;cTVojjscfR5Ii)Y`N7jHRS5{^1ZKa*caWGtbVrqR?^wu69XO}+_F4%^VRwV
z8OyJ3?O3_`#CF#G#TS46F*`CPck$ewcfuF0`5Andkh92Hw0$vOn(t-*?}si|hOd3N
z{A>d6tDs;OoyypS+1w>hoHbo{?%%D(r^J#J{zfaO)MrEe)-sn!rREFDxl^M~NhMBa
zTyHd^NPf=p6Xw5OnRWZN{<%~ADXY|TsZqvNQ;VM||1Ly5cvNt8_L`Tz<+F|`7(7#}
zntMs2%DQ&Z@38*6GlhzpB+7OjIk$abq`!YzrTu0xiEDC~WAuM%uR5}-bs=+}RP-G$
zjh7F(k82A`Fmz1URjOC^_&Yo6kg~_Ni^n2nT|cw;>l0_ab0N$Ax~4PoF1_1fF26g2
zWnIYGjd?}(X+HkFQ-jv1&)R;=;M$5iZlN<{lOk5=iu)^924;12S=lVk2?>Z+6cW3X
zC$jdQ#lzD*ioAxbQ|jeJIGt{(z9?H{wr=yK#&^@6MO)c#Q8V_=m>9db{>9tOeP^Ow
zJ|CWQ#_Htf9o{_-la&Me=S&nobnQpPV((fZzg3;C?1fpq%1`y8`BE!QUloKVItI$h
zTJDU?_FVS!;~`f^<|>aVmqMpcvRRZRcwbUygP_{V2WQ@7c6MfI9Gt7PyrRA&Dr4@M
zGg9j{zf8HCVKx1uF2|#?=tc8ByFIJ-)4pjoqu1Xvb(yV@cc$v~g#w?J?9BT0Xw#K<
z(=yzZKlIO8_F|Li`dwZXGI?I&7Qy$j|1+pqylsqlt9e{mLbvs(j%o9e6<yB330*9k
zW+{aRbq2-U(|Z}kZ0cR;A>*kYe)P+c1rN2lbz_z(o%|f4meRW7C!e#EQpki$%3brk
z>-l*r_B}m)se9w!Zhpqe%UPq_R&Tvhpb{G5IiX{sxY?uk5e?z)aw;u9KKwdk>GwNz
zuBD2es{icnYhs1b-Da-S+Sf95J+QgJduQpg)uBsoWG-3obMotu>D9TDeoyh;+Sz>L
ziq$Pw^T>kxGSgib_?;?hce6e-EBq1j;lMu^*_sd5e-ONE(S4)4?8Ec>%`d8AV_n6T
zcn5?j$sRpp=JvPz^W)tsSFJwlq#WKBIA`JX{_^+hJC)wFYDGCI-#fbA=KbTikPY%&
ziI=zKJT3cJ!QAml=V8tr@6My%>xHxhCM;Sop+9Zb+-3Lqt1g`M<2G<#q|&13B+8Pd
z_jB>#fQ?Mng3a|iEIW@(7LwZ9;@P_5y1+a3#f)xRx7k&%-qA>|+A!rqqsX29H7<7o
zKj#Ll@o;;epY889*YRm#)ABVJS(UF>y2eBr{Sv&Jw$!4zz^&}6a<tx>;9YaSJWLL}
z{B`B;ZBa(N@A?mXi<>c%Y2xhd!Czeda%|*3ykFYLyN~N^V9mUTm+FlktqIMVQYrHE
z$ir7UDq2D;QS}k_(SC1tZ|hwkyhSXldEKPIt({IfTSa|!rpc=w-!g5R$b{w7R=Lex
zRqZQ#Ml5GXA)k@UlQ{_orle*3ku7Ss@3EN}x#z90mPe_GuJ6)-Pd6X2tDpCFx?E9E
zd2v}p`+k8fPPTTjkJrSyTXad)yH3{f*rF8w)r8gNMnQMbvg6Y@yjY@3PV>z8duz?R
zC6lWpcia@eENrseK30>TT}<#lL%Y~J$w?2s1-h+ZWA#2WE$~vg!kY~j1$>28XXg6f
zdb%mR)9-Uoxv}YqwmGrC-y1!TJoPG0uECMzjc(j$|J3z=9z7NdF>uyD^StJ=cW(XT
zNsB&Cd#jieHvMwP*Y=jKQ)-?|mR(#b5VGp_J-M%{d{YxXi$v-8eOSs7DyY@9s^Ih1
z8IAJQO}h@adUPc%N{P%AI_jDA^mH(%$MegLpT9Jk8k9-3o?>;IH6zZdb9&2`Bm1P*
zcx#G%KQ6E?ZuWZ<mH2g+Zr5oje^EN0Tikvit6s}QmuX6rtbJHTzz<D*L$z}!P6h6B
zDV?IfO!irTzj<oLBTswh?@@nGvME1ts_ya8{gfuKWqOv*)fpGtPrX~%)wf`UZ>M8X
zSBkU8Dreu2tIwpJ)K0|Q=D%2N8K$*zMa#CVQ!&@3oX+z0Vw&dI;;tLgYaQ}!R>RRZ
zt`D;Lj!M=~lI}EorM%+UJykie+_YZ49ohox{ljF1-fI2YyHDD0;fB=@0}m>fe@IdG
zZ#=zvwy;y&oOcW6^GtUsnJOA5Y(BenM(~k52F<OnPMphP@+wwSHs_7o{_1A<M)R9-
z@f&k({9a~!sL$PVZ(rpHo*s<}v6e9_g_<~*y^LHjS!qSx=KA2xf?v0N4&8Q3PI3Dg
zO+gJ6<+Tr7w_97rTIwfsC5J|2T~7Pl*`0IKxoFO7o(SdH?wSiZUVl0CGW1c_*IuL5
z{wvGo?74d{UbpSjiZj`E(>Gkr)I2&}f6ise9ZOyA99cZ&#jC@!&DG}k7^w3<sQP%Q
zyXI{H+ro(wUw^J}**h;<u-^07_u~ft8NR%+keGT}Fzr9XE9tGD%vma$8oG>6SFL}l
zx@={meMP5#+bzw#U%q-Tn)g~$aOd>i#Fx6a)D(;y+kfg#zj=Irl8KwtUv}>8Up}3E
zbWTpgi(};?E#ax0j#8dp?)g<0JQsQ{bZ<Fk9vU*$l%wBTTVQF((~`UXH>@)2SBt8K
z>01kjL|kv5BQy0#WowPcyaya-S|v+AH;R3p;=mD~Ew<Nl!B(ZHsUb?%<+)q7$!&dA
zX!2vlM0JnLEk$3lGA4h~dM#2DGOr{l#WhUn?Aj?S(=w|y_9zt^p2|(hNoZL0G-0LK
z+mB*PPybjtP3gm1#ckI+yS^y?lQsHMy{P`y#VLAQKb`yF96s&MMAJsCg1M)@v|2iD
zG?NsaDI3q+vAx4UJkX_T#hR|BMX5Izsl+bmEUvniP&a>BMDwh^WzHQQUK5Y{dv7|w
z;rIS&iSIk@R8)gf10Ed?TNgIvc{SIkm3AJRK0cc+#1@fu_18(q`BknaoUT)RO4*CD
zLbqD&tk0DDI@xpmWf$Ahy=~qeA-&GNv0>qsPER8idGh4?%BqA+4SANhW>fZ|>VOsJ
zg%VGx+1o#;uUr|?V(j|r;z#+_!IkazF1*_=(EYK><$HA3P05EoTaR>Ee$NhX|In+~
zYj-_-`@B2rEs8Dvdfh(ze&^p?;s^f3&6K^iw<vfz&$h(+5WTF#=`mT^W*a&(e^q{T
zpLv8+<YhpxtXq@j^6gQx+K=weZJ(Tyl-lhQ5c`)`s`IIoN7m7>&4Q^OB3s#7*1dbM
zZKkQQs8iIIS6gL;AAUSs>8hPS_evFa!DV}gm*2PKT1o!;;8L&tH){47bM9Tc{m%;h
zdQu+!tj5@gS0wv-M14BrrHA3yOlK!NQ!)(>zcO8S>(oc*n?fe{UtPK9wD4~4eTpmM
zJN8Yqy*Bw_JTK3DFN=2F^Fq^7WRJxkTFi5AbC$7;sY7JSHBpvKU#aebPyME|77L%b
z_vgXtUGEOfN>Nb>S=mzaD7`}V{>ckJX7TI2S6SG|$?=k<ZM{k4XN#L0^#{)+AAMfY
zYM*A>v*4e`$-TOdxVA6#HThE3)vXr2<<Fg^IjWJ55}FPjJ$v=E&y1_x;whecX6t>5
z?>iP!TTy#q#ZrrcSG~Fc?CfhyIxIqG^E`7pS@KdT&%h-_%WIa`yghb`TPEL)vQh7o
ze=YXf{n(3yr_&T)^?fccJ?O-@I5fImdFHqDicc%%EWIWEpW#IChuf_BSt=Ht$FKco
z(4C@Q!dLQv`}th|pHsHZw|$zf7{NY$kL@9w*XKWc*E~?G`Z-HcqT8xXcu{0x!E>Kz
z9owfuw_IWt-_v$oxUut@p?Gy|vs$R8ualChuZ6q0$*hF0`lkwZ6fd6Qvt^c{R@REr
zRrNYcx5S365SdiLc2~em-;j$r>iCbH=Cc;hN}8*DX4zJy(9kn+(w<wcUv_T}zPRj!
zPRre8QSM6?7iYHJ;ZRfSyVjmmBFdb$s%cf8+K)v{uHjl$uQ@fWcTQeWc3Y@opW}}p
zeYe?(DN=7WzwbJ7)XZy%%mO)fm!~ny+-DqB`7!x>J+p{fVd|WJ28%Mg7A@3>>YO%j
z-lb&|mmOZ&_$bxSLSN8PF(z}_!kecqM<g%dx?yO&vw~@Lbhfck;q9`;9mnJxe69#Y
zKFJLJD=D@(Q1+g-(7IRy;kuC0lG<gg_aC)6@;YZs`FlIvr*y{QN8DR7-t-y-wAjr{
z+}conWWw#dv~~6CohI?OO-L0=JM43~HpR3!(y7U0+qMhqxR3me5j&cZW9TI-^!Vxt
zkFtrTT6K!=bGH`lJ;jz<sC3#tbIsFJqCu-a@MZ1Rop)}w)t*T#w>7L9H+XPQyT&Ud
zCAIm6dRm#wB5hH%jlE1|_d?7LDqcNvT4AGey0OzDpV@zPlYFnU)c-lOVCt+zCtfP9
zYFF8{<~6f&dACCS9FM9q<uwb#*56L~=XR}lO;(bV)#~v744dx<ne>-`b)R+MbhH1@
zW1r&mx9H}s*ZGmSl6QCPwBya~E|*J-Yo*>R{@U_A>Ry5xZ`TQdD<|d(FFQ3$E%ov#
zr<lVzFU9W7Wid5dTQh4?))aZsdcMBay{g=zA$p&x^fcwG)>mD1-o>@C%Tior*P)}U
zcPKnMFVd%DyKM321%A=b4hu1gt6m7c61CJa>rbZBMlWx_m6@kcF29;}*s9)p{+~^A
z)7FG4Yn7beeRs=}_ODxfBDGHGxTsf7eZG1_$C}O`4zVZa%sH{+Lez14nd$!d5BIm$
zdueR<ZdKQaTDH7uz0*FeHQYO=99SNHFSB;R)-CfqyyD6>-Cg)<o13~w$C8D!@<n%C
zyR%kn!qw2V5lbefiHQhhPD{*}t$bM09~bcc*`2U6lX<6ocCpr7I$v!^X(6+yxT@F2
zR9301+n&O&!)E`H(NnTB{+<)MdzQ<*ntPX-E2q_WyE+>dpPqHaF?G4eMm^2dr(z4U
z+V8D8o>^<s#q&max|?laqVpw%#g~>OukmFJygc>T*WRH0hj*P<QH~SLb(+Cl6nW`f
z*MoH%jGkV7y1B;F{>b@RK0D7EvL2qJyVWNB5ntp(o;J?St|8Yt?SumQi&B@(<W)Ys
z!)0ygyHr~h&-y3ZT%yA3PB9#w%QojoTwd7OR1sV6Y3pX~zP8EaLDns$`xXKL-iu#u
zlQLMiS4MZi9S-5Y>yG#vpU5x&VJ^0={DS={zb0$do7tvCVgDIaY@;8uuey1(w=jG0
zjg_YE)5`pM{~Y*uJt|<8>Q)(zP{GPot8Z;>Z`s{c@T5J(ebvF`^{t%gNBPz!Wo+`&
z(d6>HXC4!ssVHqRNx^qXi`T80-+AJWH4CKfOzjChVH%a1<ZvcNY})b&ze$&$u0EUb
z<iL|x22-zI?2R%y>hWf>$J6gquXOHab@iK2b?BD%@mz~d72a*{84ujKl5~+F#C>+a
zM3>1+cJ6e|*FT)F^~40>-!ER*2hGpy{C;Gv)3d0pnm2RyM;?4#BGId2b8X`<gM<xz
zY~PkYxB45Md7<xgg-T?^j|W?g?&?0wOGtBF74@TL)7fit<0CY;c8c2bHk2=UXLsYF
zlGV{$zTMaBHYjT!?V7VVeAQx(*ZM2&n$^bc_?q}alyyg^_}WJsYen1zO{)Wo0$l4S
z>=qRH>bR*^#bn|=>$SVxbSI_eMa_KAFwN*pNNYi^{k#uz^*<kZD>X~=+n(=FPOrMm
zX;DAtTwS2uhOKLlrMg@=uaa?FMN`W_B4V9WXtsFxv*o+D`(%E)dT(>+Rdt_vQ=?t4
zW%fRtplP<w<jvn18#*g5#fr19_K29dNUY;ozEizM#|7VAw%OS#LHQf6UC%36)^Q}e
z{a^HL*CfA~N$RGV!p&Ef3U;W?N>Ygvl*)W6xIFK+<C5nklV>Mg;Z+W@PY)K7KQXQO
zu*XNSUjHq>_pRn!vaoBrdeTy*vm)k8MIze%{uSph+nwaZ`{07^@;!3O>!03}mbh%_
zY-)AdVoKtndX~;SAwQuzZSze-Zf%KEO4|Bthsv^T{ckxt1&(rRa(+2%&^13z$N%FK
zv6DU(WlvA2xp=y_XXeSCd8zd2YQCOJPvaN&OuNgx@4uR?Zl9R5^3wa<x#4Rg@82pe
zjylL4&J}&D;P|U;<|np=OmsOO@Q!zT=;_=novBVN5i_Ga^j6iYZ0Hj_6Th-QkK_Ht
zcJGP}dptMlHStQW^Y|VjD<0MSuH)AJ`$DCzieIKFtzM&>yv{I=!^G*3RNEoBl?KLL
zhAUF)%Da6gNY*48+}PrJ`9_YcX||YdNJOXF<EK6z?l(8?6Pvl@!7MMa2`w%j+q&lX
zFm=w*7Ys}}?8YT1(05{DeTdF+-Y#a*&ftu@feH#s4~24cmbafxXVp+#w#;pQwVqT~
zet>JVrhL2B0~R5PNmhH!OZu<z&R*ma;}})uIY(i!Pb8o0!q<k+Kef)?y<clb-5Eyf
z+nV;B>o;Vth}f}g-uH@COKR_ZaC;ccpTn=ZcJW*8XzjB`n`9<@>Rxr@(ari#ztk?W
zu4KC7{C#a+*W5J06*H~|a;uf7pQ!h>eVrWIyV2}Q{p38gSrxlBFwKu=eyXqIu<z}v
z^CjxX=49Rs-gGp2`;p1#XWz>5Hr1bh#F*V?PmiSVqS=q;Cg*E%FJ+s%Z~ft<HS09h
z8A}9CFP2-eHGIa&P_^a1{mo|jZ8Tw-5?C*=qIuCTEAy&t6VlRbRD347nq2k!^~*};
zZtaBqHL-r#mOJ?$H$L0A`FNVaq@N0h)KqrHtlsfSuhCF;OOLLj(x<-#zprt}Oe#Ga
z$X(|CeSYcMn12g?3q4JpKffeeg?oui@Z~eMx1+pfq|cB(lvLh%Px(u5epYVls$1Eg
zvcwpV)boTg|7W=JAob7V*I|7xcoZIgnZG-!_U<2jyZp>Xnd5fsKVDkydu=t{YL=3A
zS95q~@Y1gJy8Q))%Xr=<yz2Ps+OjOleJTGGU(Uae-Zj76)BbPa=5?Es*WB?<xxH)^
zb4AC5&%KlF3o<w&os@$Xx!m?VRx&l3b;H|)6<d|hvs}4dzh&2sx4+}wu9|!HVVCV^
z_cgxS`yE$FJ@va-7HuJN$6Pa8>gs`l$#tv`JnqfBfAQHi72kK;xijLKv|AKzG$@Cy
zz35S!e0RBTR^8XttzYYcN}f%Q+&xM0o8qhU61HJyd%|3`m%n&mwtGRX#;aNFi}N-{
z9e4IRr!wCpLdDhl;OEZz#aguy60zx8YjTd8sns8H)jU?|nceX#Z`Q*5;b(uZw2L>L
zq2_-g-wrg-BfzcMy}Q!!wOQ}S$B{D=-brr@I34|5`jOY7+sm&W@y=i4c|)`)siyYL
zPUTxkXWviAkY$frYOOo%6z9DVx!aLiYZEqXUlg$=<HPM^Kis8d=SW7ctQS5w=cv<d
z)u?XIwT_Cb3k6NPc<s{;XkSwBOKuU}we*&6cac-6cVOWy|L<7_E7m4$eE;n3>xez`
z+}16gI%(gY%YF}-pKZHz>h|R$zKW+8M{PE2-#Xo+=4bQg`svCUORl!X)PBk;jmlJ=
z+G=9K-{-$ZH?gqQv1Ic@6RAC`HnmQu|Fzdu@b}V`@bKKACb{xk!d~gO*37<_t1td7
z>Cizn7T0~Vg=VSuL_g;;Q~OnZ^>uXAeCDdTNu{RO=ln=KTqHm3*=h47r=$&ayh6{e
z6cA<4Ulm#%ChxI2Q*FmS{VD#dj;xrKGDlC!<j>5iqrsd>rkX|5bc-UF?ho7dz<u$e
zdjj>_n`dr0+;TfOymgz^wPi<T+}f6$U(o(-?%vfgf8zhGbUuCZ??OYtD;0TPf6rQe
zvpZ8>$fo=F=4p>2g5u`PJS5hztAlHAp^{>xX{TLO^&wBb`{o9hccd$w=k$EFeu>8v
zQO(mQS7*<;y`Jy=xpL3jZabEFTzwwu_nLEEg>te)Nq2osz%-BVL5t3bF@7)cI&$Rw
z&clY*ny=m)Z1isK3O>Z2`Rn$YnRPso9Vr(*Vt=gG{+hJp<c_@sRxNgM>z{2uS}Tys
zwNGPdT;At2aY^~DOm4@wd`az&Hh1mV)0R?IeCo_v^Fzxj&&hqfb755ym-CS+VlTS1
z)XzAXhOUUc_*9yAd41+Z&4qt&mIx_|l<hop)RWD{(n(_Xu2-ExM^|t5%r`hL`QY(P
z!_L`af+uY+an76V&X;EHxx&HPWy{f-!2$0SSM1Fen)`kd?;@#*0p7Fhk0eHYR}{ZA
ztvBVZTu|%u3!97IanD>N$|JFVa{jJ$6RymRt@CRC!~W~%n$>qFal~_F)t9*c=w0eP
zr7tW*V@CfJ{Ri70+wtC<(|&A*b;r?EL)YD3d{d>5%V;>wTX4lm<x1A=@T!yZ))%pD
zUfHm0sf+3=>m#RR^3rTx{g}06RY@n`)~I_v5i1|nPh8`4UXA^<MRnU`9yLk9#xu-<
zri<McELkwQR9JDP$rVMdDMC*-ynDC2UOiGzY4f3%lbRM>Zhs$iEOTF6Tw<B8iin`1
zZq{xc#_1=ooqe#<$)dNtb^nY-@7w<~Ox(Es?*awYnK$z~-kS)ldu9Cj<*(aoTHl|1
zcFsH0VP9q9t3&R-&IWdZKW5x6xPN7{pURXM{U4>{cit&~9{hEC#EpmChrf##>GICK
zoy-ze&-V1piLag8{g}R{9yJN{O?=Dg60FrR?Wy3q&k@#@lQ++K@}qHQC&x0?8D)DO
z-ORkRSbwiWKzNV9L`}aq-{`Xp$Nve<c-T>~+4%gWHHY<9oHI1oQ+L(;VmgPwvQ0-e
zbaHHso*vLXV`uG66R~d#H~c8lTcxtRT2Mwwb^1%z){nRA=hSu_onGr%_`b!pqoY_f
z-pn`lXoXqY0_J7XLX(?ot(U2L^Z)9Yy2SIo%HB_%D=*4FGG^MYDfd%V_)F^_!xZ*|
z&rKivoVYVAVkc9@j9mfAT5_{Wd0qX(<;`v<e5~H|>D()hu9;<ZpVM9zPnPoc)Nq??
znsoHkvyIG0ot1CgpH)AH;qXsp)`x5E?VWm0^nLWM3f<pwt2AD5irq_GHs5r?_Ec-9
z)QHWe5C3)2dea+qHEUy2!SqFj<>`qfOSVM2`ki~7K6xMKAE(LMFAi>dB~<U^(sPkl
z@Y(y2$6s^uzh_K3t+n*U>Cy$?P6})Mneb)yp*bQJz3LUqe+av*lG^{+MX!GT*VXCo
zE~@@{S!HS-EuZmOG>)TIVdM6L&Pp>Up5i&*A-JY)Qee}4DKD`e#a)GE>q4Sk<_I0V
zq2Xj7HKW&ccX`{v>Kk(vE+_6TWKz0#HB3n6%G=_oT6ISygNBfKZL?N>%}NZG`eB;>
z_MPf+`2z)8*Tin_*xZ~im~MFZvhSso`i%lBz1|52WUZdkcGM&HlNZMhwV5lNoRmMM
zZayg{w_3?(rC!J~71La9r}NG6f(NDkGbG<yS{r+F8UKHVzReTv>rDUr^u?9C`CV?a
z*q^X3(V2Oj?VOTUY;n0|b%-h7<jBl<{9biQOCO5bt(dO6bx%CY?4zfq{tY#cR!KQI
z#s5J4<>zKIKANBQvv~YW{KSSeQj^)Nwy=I)+_6ai_5#mNr5RmwH+5dIotZ0pXB+F?
zJ!jdb-<#+A*Q;d8<(BS<ZBdR@MQgIsO3Ngws(d9yBU*}sw;Yt7CnI@3D>nLr*t1Xj
zKLtxB#ectMQoYRcOHEFd>aK&)dWXul>{EZOzULly+rIjW_kNoXv`25RFH`)_@S{8V
z-9oj0mtReLo&GM`=HJP$o$n3j9@5wQae4ZLITMdrN_r@5boV*glx^!8>*y1<Vz(&Q
z{55jfZ23k>Ek6Ez$DS;k;NrFB?m{v1*qY5^(__LpnyQQf+U6{sQmNv@oOI67c+PzR
zWzD72XHG5nGU-s$+4`vLt|l)*&MftSsd3uU53hG>a8F9kzH!y#Yec}BZj-L(hh9W>
zE?)J7+gdz+<!@;<-<5*7*>}J1++K7uewWYe-x2>A)|+mY<jY$AsP)x*<7tvl(k%k^
zgiVvPKYi!KO%*jatsP}sELu%m!hAY9c4i7b`<ioEW)ElRBc2`1Hzo?zr(R9>(3xwr
zSk&R{jkbe|uZw5Ae5^eEO~P>*yNTBiRdT7yTS$LDD&!_{Kj5<HWEYo}s}|jvS=3o=
z`_T8wnF$@-mrvTQ(tN48Y`t}5hxu&g?qjSs=1f%8T(zp^?zM9n^Sp{nd84<THu+K)
z_G$4^ul0{EYs*aDqv`3he&v@L!Ef#AGyIJw%@xZJ*0fyZ;4|mxWWlEY4F8xq>mR<|
zk-jq4XZ^}wj`wn1wa+a6B{f$ld3Mu3(PTDpj~~aLl^*)p#PCUxKS^Lpa>3M@lUs#-
zziX^ea#8YDzpIy@cF_BLuTxUsj!LB!E0kwV5?U@)ZF5c6W5bHsErLIMm3*B}2V4$S
zims1&Cafe`cE;G<O3#3;Qh4=l4ZCOm+~3^T)^k;VLczx^pp7<F-<BHpNykk2l5+Na
zfwpvjlw87-EAo$*E^mDHUO9K$SplI_pXM)-eReZvt>N;HxguXucU|(?kr=0}ICGB;
z`;2;NUxT?1vv!0=L><yxrZ23dbbE`7+r^u!Ou3`#W2yxrvQ$n-ltuZfJ1pk#^-IYR
zxS_?jGI)08@;gxm;Zo^3&)uG7db6voSYw(IWA{YK;AHLL77@ifrH~b~Qfv-6zq!eJ
z>x@9VWvt5d7?+KSO0tVGb3U_o+4yp=nZ)80@<>qWs+h>58}hvYVW%y768>B|BPew>
z@Xn5xhCVee^)B;n3r?P?a4e+xRO)kXmo9#B?kp3L7n2P)O;MZi#*>4EEw1M0=cBD^
zYobh5#Uq`b3i`M$($_UR`^c2fSIIcSB|3Qb>__Xx)HtWcTuSaYnPY1l-E-6Gz)y2t
zgB$aYrdC!u&QR=jmD*<ZO4qAN#e0Qvz&jy9ZPwJtPjSs>1nX7riM-F&44A4C9j$b%
z;>bpcn!-Ys$wwxYOjA7DKIO1<AHR&-tX+HMZ#-E!{X=n%{C@_?B#(P%=EX1hwRG3T
z{|s5d{Aa5U?>TYj!;D8FoOk~-uw}G9a^BKr%dPlq`L0*DZLco5B;VWbvOW5?s$|#s
ziC<f{*tfa)eJp4Gq-mchR&RdFmA%K;|53{nyYC&V7G<nCDz?DIV}<8uHP<cOnY@k0
zORn;D`Mq$N%eCa<#YfMkx?H|d!u!-Rw4AkVs>r3p=e$an&zarmwm)StThn-|dd6Y3
zrTRMxc83|dbE>K6wUlxM2e@>XnoYj*xqI^E$>-)8DqZ4B6uSD<VAAjSMSUCV*&Rzm
z+RjP}2Dw-r-sHnGEooyQYwH<#v2?TP9eMI|^SJM7wN3oKH(T-;GoOxHQ|gzbgQjX6
zPuo-`-?~<-Xncj;TC#t7!cwm6{v9pWUzxt7edTaJ`n72xf7e8<n!T@0ZB82fKD2f6
zBGoU|Yks}7^?CO)N~SR1b8lePnW}=!qxEO}j^>EXREk(>@4C!fH{B`g?3FB~#Y=;I
zW^LECnyRF0)v@ho*8%M-tvj5OPpG__uuNs%iic->6Z2;23U+(1TJ>Y4hSS0%r4^gH
z(^A}Rcb-wzkA0U@s4ykqM2}lhg~`>2Z_R$2ZT8!wv&55k(WCywVqBW0XH!<*JTCH5
zSn=<i`kjYjt#6BE7D_KKJ+%D1`~0^$yKlLy{P0nvR^r_@xf{<Cj~);C(z@qTjKq1f
zyx^mqdP1L#g%2;w_TBKI?&6n28<#vaDw(ljW{7LRge$7yT^D~gc}_jX_bK7oj0ww@
zt#~up&S6<*r^hCy)t6dK`D7Jy&DuZCIvx{s@Qlgf3x|4K>wCP{DP44*TN|PMDQD54
zF3n3S3*Id$<<8gNoltwhF;TGn`^H+2kR@)jcDfv~zSVP7kuUGsPA$(XuAw#)bH4K_
z-Mr=Y`nLI*HCIcISbMrJN_{VI^<%`_cl8>gQwvpY*corRq5OWIaM{0;WfiwNveTSw
z%9o!EF#qsl%d2hki+5VpukY+%yXW@aJ-)3UY^Sf@b?iBt&XvdO5|xF&XiI|H{R(d%
zuG$c!ygbTkZgy}%#}(CO^Ud21a^IVta6!04ou$=k)vEcX-QQ!SyWNDU#jlo3x$HkT
z>@{D-*Lga(PFXh2OT4hAZpIArRI?+uHmBUZnqlT@?xm*LmAb{nCG+V<y?Sod)A|$A
zlg(XDbhxeSW?vk9<koYUYESi}EUvCB?tCjv%H)rfTfPl=b#R8oaaWsFhi9(e{o}}+
zCrj_1@~UgGRl1k9<-Jm+&yI?RCGMqj7tZnBylu^49#O-GhgZ*W2^5uHujhQwc%|b?
z+Z9(mi@xVv7ufwW&|KBiJW<MJYj^tGdT$%2^-4u?N)v?d^SYQO`j__TX-Kvl(~&-~
zQp~pX^X(hlKej~rds(#yuUOC>>*%*gc5(RK4>$bFCP?^X>3rf}$<?IXwys$0eOyA1
z!$QB~{NZjc5xaDFR?ok4Tf4ByvVGP&rMrJG$mOTx6iBiK$zQnqVuQkZzOsiuKFwSA
zTD^X^z2q^`hVzD#-F;<Qf4ndM^?mJzC6>;iNA0>R-!)o^zdU7_d??v?$Iae|g=P+g
z?m|j|$Id?VxwBPb(xR10QAboggKQ4P^EO{!sedS8-MV8>8kPqNOtraYd{^YCbf1lF
z^RFjsO)iJexpGalQ2E^9HGVTAPv3ZPO61_4+($kVQ|hIpl)5z6I4P-YE>gPfZzviv
zb-BUq-IK2rI9x4T(c!kn^`@G<%X+;siA4{ZPc(G3woUo%bY|0k2Ej8QeDtQeUdsqd
zTyk$i<d^;2zD9R_t)o8Yt-iT=(e-k*-Iu-R##{=noP9T6ucAuZWqwQLA?r2QWgb<}
z<M44=Z&T~0FuO>oUg76v?n@ED@2=>&tkl<4%@Nx@(_w;^?8?vGmD{ZEmAuhcPTX@v
zDO&U0#)U_=n@U`qUSl!&&VxO7?(scKsCvDAmm2S#nQF5%FU{yWxkCBt)KK4O_tNI;
z>AHuK&v$qKD&<PDI%2u%=Ch4WU!ScwvhCH2fUBCS99vyBUEX>w;ZDV}`t-RgG_sRV
z7YEue5Z3e(b8&rL8W*2+jA^%|$)?@nOM)w#4_9q|@T~IJmhaIGg(c^uG`sW)xrFxG
zEZMT*j7RO2W4EU4n(44<N!)~)2lSH)1(#iQzt}A~N9%KQ*Uz=N=JWI{+jkT)mYk8&
z<xkQ*?VA|2P*G_4O!=;Zw+~NC+_by?5yR7fuBOPYWkz?8oEMq-@bs$RzMd1FN|i<w
z9ABqXxpmUVeR)%!ZV!4CaKq-(&t{gehE9Pc-L1lYi&ibtaw(7KXW#WR^OI21s?HG4
z&a_)%5=Zs@(u%wFx}vOt16m4Rbr#R;`EfYytjR8`JJXgvJ!fwoCRIOg)Bd8!_^+Cm
zWb3cFmG3w0_|Vt0=hD5r4|;|-*VP*xUMP4n&pmSXj4p*8%h?LpJSR1&D8(jc7U$hf
zG1Oi)ZSI|Gp-Mpug>(*YKARp9`u2=}{)+{xGCv4%OcT2G+|c;QWV?vjlRL#+D_adT
zOJC1CATQ#vjBU04qFI{T6)%fi@h|nB_Gm>}-`#8S^|5beJv7zYFRirHs_63CaP>(?
zcD~E0oBGxxmc?VrYSXAKZzgPLnJ@e1x{3AGXuc0$Q!g#|^mpASubIUkb@#)KY2k)?
zf{CGi6W(nR)xJE#q(*GX+?Y%EQcrw*bf(ft-!(>V!pW1`VcWXT>e_#-O<J{gecG+A
zrwL6J;X(7wOE-P55AWsO$7m;SUD@?c>gMN}#*^9RDqVik&fRJ~jd3Nz!K=ZZhqBZ*
z279%*sHk+7ch4w$dq;ns%J#@Og*TJ91i5ZU?JS?ssp*>^cq8lex*46So7c82lc?W(
zbcXjLrqypmCWd66(cH}5sbME~VOl_)?7e8=y+<Epv9Vr}>wC>7xVL`CjpvT`(Um)$
zc6@w1J(}h54RN)dKJLFSx_gMmZPZx)^<(tYb$&dKjZgi<OCr6>w~O)DT=2hkPi<yG
zzSPOhVup)C4!!smpYZ1PnPBFKsP&P@u3X9U6B9Y=DCA$N;=FzDBWZUv?iHmihr(;v
zCn@=OY~*;g`3v7CxkVFA=K6BE);lfdG~Iecy3-|Fb;fk=!yRILhm-eBo_<WJkfSBi
zW#!64C%TemEQ?>XYSr#L+ma`(`+6;>Kz(Vb%1f=HPwtg-mi@e2nWdaO%Y$nwZ)oVb
zyIEr5$LAF<&G${+#Jzm!kM+TQ8Ya`r7O9-hUG}snkM)DibeHm3TISpSsUFPU@TGG{
z{ZWh0XZk05eLNk^xL0cHs@Won!8c$1uHL7etv#{e@0wlqmD_sX?B})b=J$TLd0m#p
zhU6ogr{owO*AZ+u_|#mu$IsxBM)z5ZiON^5hy;tAbUBh4yhZ7Dz}w|#+Cq0%a9w8p
zV*91jm#=SbJcnu4WSgVQId)B$u6{l5`?5<#o2FXTA3D_CXA<Lh!D#0?Q$qo*4wI)I
znH)dM%~#EP+nHP<<lFdw`;ypa_qM{By4%~X?hU+~cc$WD`aikwH5HAFC3C-j=?)KC
z9BZhrH>0z1=bEYB3nqQ)QoW=WG3U8Kc&FE%i@A&sL+8hYol|2uXKbc%=)w2nD&Jiu
z=<=p`F8e6t9$2q6@yatHA=xFSyf(Yn2+dn+&Y73&c=g^|sVUFS&YE-9rpfJI{DZDN
z+UYfZ>#ZiPoKSe6;>pKLan1KSnmkUj>{$8BYrf|8!@n>5KAO4rjGEcO>GrZW6Q+LG
z@^TCCI%E4}&$}NMwPEM4>fd$!X2*A#$#ox>O`Uea@&ot958R48P+Ff**izhL_O<(C
z<o-3mahI-S-Emw0<ZVR$Liy*?3xDjpXu5o7>i*gOijS?8ZW_u*+;IslNl>mj;+8b;
zqEyG)+{DLTOgcOpeU+BPEOXxD;iL2D-t7aI*6?53EvI6t&#3hCGpGKSBe@c@>=pL*
zcL%TX`KULcCzY?@>uk>--*@e`skb_GCG*9u?-!dz*;eJhiTbzwaMs0={)L?7T`r+g
zts+NO-dgSvJIypsL@{%kIeU{z$n47pmZ?O#Oi{VKV&_(~c&_Cu3%}gGd@=1m!?(Rt
zGar02&6`wxHgo@*V|(&nUytj$z4lX=#!7zQ@44@8pZ~UJYW?c4m+E`&^*=baC-FbS
z{`%M|?Yxbahl6b=>3Jw`E{Q9h_-NvmXD$*;nhLfC%gU|u(^?&{`_|%jH=--1|7T#C
zYa+$2Dtz(kjP|Ix^RoR@>JNUkJ@sgBx0`Igr(ZyD*gAjBRXK^rJoHqOww&%Tc%j{P
z;<%dlMUlXWwk@scTslf2-&;bK-`sLZ_^!9E^THGLyQkPDsT^@Ps@i7oO8bZ5dnIMz
z*cZy{lC%WHo1-IE-At<piBOt8tM}p_jophEM!zZDt$n^duDbd3;YBPROPo|gt!`|M
zT2Ss*Zhrjt9Hn;#KUROrSNSqiL#1QFWzXQQg{dFD&S^Q!XLc%}wp3P0?qwFQ+1w*7
z7EODsRj+3KXQ*eDf6B7MtbNUKbqSr!L+v}F6(7#dyt(@2Hl7#Z9Zpemv$ngsRd;5&
zP3c-|yCgIyG}w3Lm)%vH&fYs3*Zc31k^W?#EUi^f1v-8nxhv?uGw#d#M?x=_$f{g$
z@P5qC;<?<{Vx^!^pii{2Z-htd=4U?-=<QkAR`TV?)NRk#y<R9<Q7@Y)QR!XgYIj*Q
zvA$`qQ~9PFE!VwfYwo;aR(a%uX^HE8w%mQc*R#(2D;Ju(@%pZ(SDlx>5^%Day6UT^
z;cKIa`42XBESnl|b4iHqRGE|3R!$$5hj#l3Sxz`uBX)FW?>TLM-lY$^4@qxr-`UB?
z#j;>+V90__uG+gtJ#MPJteuon|L(~fz9);+R6@C${nlNW$RE1!gWV(Rce|e6n;t3>
zAEcG39?H?p8?Uxt+0vMaLRsqKcQ<z=wbcG*Sh%_4^<$@3`>WNx1^$?AzYw@gZ0eke
zueO^i?O62sr_*Z_KSMDmIi{>du7SCN{~0D-s6Mrq!}jJbh0VXXw3jIfUc9{8FRP=z
zY^P7nyNY)?vwkmnl;1ZYd`s+(1<SmIZuw795?m1Mv+8u$BC(8G!{#OHU8JTSuJ}@N
zuZ(H$_h`%LRJ{*P+vjZPe|K`-AN>zeZaPPPn=G5VPxs7}*EVWL#0q|N?>{?dr>^%o
zgSi&+XEzr(Z8-Mpe8e@8<I`QOGB0m9=D+{zQ&G|SfW$}3Ce5F+TsKZ<+l<Xt|M<2`
zUNkST?3sKq^q0oe(BOX`PbU8RImKt)%DJ}kbG(-wji@g@V(Gl}myna4ZlZq3WdAh>
ze_VgCwQsj_rjuI9Ro$tvo`NsAPM1b6y~x&g=!3)d_@8>gpKsh$k2h(xS)uoi-^%p#
zlPmADDt9eCE2LJxLVV+$skPsY-sNwcQ8)EWv5ob#nTk)v1OpA9YRu@@+@jpDY5LbS
zo{SOY`kYc8m1TSGW`us8s_$2G)#}j6yy$yv`}j2?l#bn4xbLXux`a@pl~;~^Oy2RI
zLD$P7VBgoSz=+>#W~xjHEl_1;IkHmb=#+@k@=eBn-`tzLWy7--i&odaI-=wnsyt(3
zaChj!ee=D8gTAc)Tx-VkpJD5i^?&2Gd)hwRXa6le&Yk_~bHA?JYu2%v8YY_@Ru*J?
z^|h=}B)ov*a-^CTr$BG)tDN5NyXHk!7n`hUUwg>Od8TdRzi;t8e<aIW9{ihhT&7f;
zrDca^bUW`JYu&0s;d57J&$;2!ThBjP<;5DgpMkrd%&iJdITQ9;Hf&bOA1l`PybF!^
zOIWx9x7HawS@=@(l=JGa&jQQq4}P~ftF4rAEcUp2SYmMW@7C7!j=C$uc9cX+{C92A
z@~>HURld&>|Id)t`=~z7>Py(&yg)UVD=b=jcICbJvrRX)_03^@Tl3AuWr4bEeXCa1
zA6>FKeb&{*yV!T`v%mA<E1#FfpYHRrmjqrMX`9Q}w`$d`ONKuWrfCSRV|hH~!PXRB
z3G<Lvy(E#SJ;9k#npK=1I~R$y|N78$(NfTtXSGmxiuaovLa|G~$C)pZZZwqtwcoU3
zv+uK$MhbzF)gtH3dI~k-GOolG2H7lgF1^lJU0#1EY^9E~NGPM0XVOv=x4Vg#G(9Hr
z^C?PoPr8%WB6&Y(74Kd9Y5y6{*ER;`z0OQz(pJ3ib?T=U&95cB#ZT`aTwTH6+3B8~
z_wLS=;K0YtOOGDE_Ic)SuH^b=p75y~U82A4e!8=_C+Jyd=GVS;4^6kczUv!Ra@8|9
zTzA37eXm*{*9Sa}$!+22YI1(K>g*RCpQeAj%QL(``N!Qn(P^|{pPKTA`XiGgetti5
zD)Q9PZ4xVaCtYdc&Me$x8j*GW=vghb&8?h{K@)F9-4lGe`R>*DKXciOzgg*UDdsM5
zUGkyx(Q;FZy+Mh0Ka{iFYqS;di>Y?~;Zh^J_i56Do2!=m^5zbxUv2SfWv0g5M<HM0
z%x^tDoa851&QM(x66)#W<P^$jZuQvcPhL!qHgDGg550*&i?TR5Ig46mDxKn+DE@re
zsSve1!6Vnp5~i(gJI1kliBI&|&rZ=h%XMZ3e_vxi-J^D&D|<%ZtH}cKZ7Z{+zueEz
zQCqe4@Y!--Gp(zQvst2N)z+)1RIgpP?8IiXg&#ONES>d!oZ$((RKUG#kr%H^XsPJR
zr=NLO=f33-xz4}(Z&Fgs7B{2IH~H4ahV9?+;Bf4YqdQH1@m`56RW<LFSSBiJo1Fip
z_1*Ng8!@*JEat8h)~bH+HKMTg-D+Kt5|d+#F0Q<JPmRINeU9AP%B_u7d+krIs9zM)
zz9-B=B=AJRH60-@iT?~46-qC*pG)~Ux4W?D8DBYL`Q*F)yYt&rUM)Xmwl(qmi(a>x
zW?cnx!v5UPzczoGa$rVp%n_$6nZLu<m!EK2Qh1@#cG<@3x@|F)`jR(uR(3kX>9{@J
zAk=tYpLebI>_<^LK0J>#xt6G$z3%jg!G*2<tka6jTV~<MCf&;2m9q9)`WrdEl|4q)
z-_KlQ5uBa4Y~74^OJdbr(<B=cf_OeD#j7n3nfZ!sQQR2?vqwj4(+ui@?3DaA#JC=^
z3=%h3)6KWU&F9!Gk7*H;L-sE8H2jw9saU9fUBbmfAZTKssMd?g(LX|LPkyRznDz3C
z=RWJpFY71YO_+A&?(SC?Pc9aFa?(yGz~c7Sg9VJ%N6nUm2ZhabSobe=ri{hwNlBhp
z{SxIH8;rk~<X*cw<#-OC)rUpd9i0VSF3z5*-;W)OR`L(}r>gUoGc;6m?~G;MuarD5
zhlYHvTAIp#J=N^+%gbsOJDo00w|m3gU%T4v+cJ5fWv`Wj>%~%@Ji6Di^KjqBYbKgv
zOTSJH_TQVDaaZNVUK16IJqequ?%tZt(Hgo>xBc&3-)ox{0zB5JidNlb72Y3EemQ$)
zfsx5k1*iLSA1f(&txz$UFfH)Oc5UmO>(9N{zm(d%@07R3s=N~`X3cUrY2%XQJlj}(
zX4;VlfzKwSU0*fD+kLG{y^8fjAMdPr-}QfQtK4_`FsG7Vc(?dt?eANDnx^TSWG$cS
z?O5HXXLb6;KKAsAj{gkmyXp)+{@l_ulUMVvQj1dkeD_eh-^MOVf*h-#CKZ}z?I_r_
zWYs&dke(|>cPj<O4WnmyNothMynQHa`-{C7ud<6UvM?QFl*$qO-ga8&bVB{j4+RBv
z>zmHM$%r}KD|BSv%P`*ARyB*lgBF@HUY7oww9$yQv{)wdOk7W^$Z6fskhqNg=*CrR
zAAV1X&FPd56X?+Su}d{$<wC)WoqUOxBqIa)pD*#KH;vJ`b=t6~X^GM&ae@5G@=im=
z-(jUyJ0qtGu4D}kKBxHR+bms<cVBnaw;wIZKbP-Ow9?n{Ysl(FDwivR431T|*z}zW
z*ZDffX0k-ri|txblcr|A%Do-R>Kk)qdfVY0XEw?<XnKF%$*yhirJXxcQ|x=*qfe7p
z#dWIf%t;A4zu219-)dIWt@(+C;-A07iha1c?qat!-@1+vXYVFi!;b=2Pv@<7nm55u
zs<qzDqNQr>&x$UqJuAg4AMj7n+ss!HY<Ko@&soV_W7o4MOcgKqOcq>R$gj~q?aJg`
zN;>};1j~xWTeX(DTI*hafAAz%`{BickIMaKO)Ou%WU+7jZZAo`IF$!pAMz$@CD~7#
zD77~7u59nyC$fhPC-i&nYLxC;$kM#$i1>z16Jb^E`exHbOs={1Z2Hw-H~T4^TU+o?
z=A6nWxlIo~oNx%VJ-lu0HFf8_d71)Baz-;Ie4aJK_4lrnj@agmL-RPir_A`)z2?lO
ze|9GVmzx_`EPBJU{)KQE^YZtc^?z^sB)wR+BPndvgs#WwhZpO_3JHGA%8Z$McX9FN
z<QrDDlh$d8Z9dRj-}&L+TBQ^xo2Mqpf7hA{Nx$21<X7H{Tj3FLYMHWO)kl+~wR6g<
z%O7lSXlS2fb~FD!gK~C;JmbyYO~Pr)-sLuOyB<!_y&U%C%A(Fiix&p$otx5rYwLvO
zI2E_zmIY6Rw|nf~>KvFBXtZqBPG?`0s2ioLw(fMk%YWxP%P!5i9)Ie$OzS+R;C#<r
zOP@K^Y2K+U&Jg8QP78XKJ+@`1sf#?btTxiW<*LTc$i4TZ*3Z3%111WJMpy1!Q@vNH
z$2Ec9pxxC*DM`s{*ODv8cTUsR^(>#xHA`99EARCR7bmlc!Jd49&yC~{Ka;Ni-rWB=
zXsg|KrMdqyY8AF8{%5!y_TWE5eQxw0tJ!NW%9I^m&d0dPkX?M{T;(4di=(5a`&y})
z3OT=I-R!^H?%@<|osA#!>p^9}G|Teh^0f<}-K;))VMT(|Tqh-ytAXW}Z5MA$SufVS
z>*MrQE=A9zx@YOQPtxD#x+mi5h8LVVD?6^ZE({2kw)7I6(i^q-aA4LSvF*EEXVhOh
zk*p`Y=cv}Ne7Wv(uh&-pp0Z%0yM&12--k*f(^bBtMBTDg4f#~ar?Xcm&*Gnu=DL`k
zvll$9Cm)!7dQ!gF8s%>HWhx~}QCmejCkD@Oo1|^XEk8#?y`*5VqQ%p$huq>vxkIo1
z4VfzPb<4v=Ay=H@mwcFRy5#znFU+Pp#ZGkA)+d^J?tWr2srkm!72R)+Zl2Hiyj^(8
zk~JsAS)v2pI=tBFH&IYfE=fD|_K!}R<If)kGz%)t=;*hYy=LyAzI8=^4{1hTV*0XC
zP@JJJ<d@Pt<r#0=0*qC-5_eu|zMC@l)t{LCq6;tV-Z1A;b8O!&!;jN0zk2pHVzJ5h
z&^t9N7Ah_At3Te#9(u<!e~sMduRTq?Gw#^;9J$b{)Z(gKuw%(YorcSSqROXS)6-Ya
zpFKCWGfw2x+(4z(*97H%ZqbswyR+C({9$=O+{6uAr?_PP+A5+Sy8IX$t7rVh`sce2
zi!TqoGi|HrnkB7kZG<ejW+ryJBzAYL&`fo5%ykN@|9MO1P~6x0{VQiL(<sWD7560g
z-i$9_zI^6gqhEaX@%~enlLA7|e+=KWZ0=O<gA+b?H+X-&V)m*#*zWD^{<b*Y+xli!
z$_YmnuDrE0EG_U(q0Y?QjAKiM|2%SXvJ;qPvy-Xul4xvR=fs3O8NRaJ8yEEENk}Bu
zbxkop^5TKel($l|mpR#AKbu(pMr7q4iT26vTaK{zzc^z5a@V0llUBUq4duPPCgc*M
zamG~L6V)dB?S0KYt(Mj~b}RhA%vtA+-u5-jI$F5mO0Ya{tn2Z$k3M{_zP4`qiUq&(
z+pgHZ_BfKkRmQXG_bH)Q+qyq;o>}H!;H0W!aON3{rnP04X~7o#-|=Z5qL!&BEqh*{
z#nBteckypDUrJ<HYCqSjL-R_MRJ#Rvqb*&hoDa5H&!obn_j38FRRx{Fm(--V?PZiW
z4fhynZH!ajQ_o%y^kdi24!P&$)8fBRzoxtE@W(yeTmG&7HKly^gY)k>h4Pm5xpckD
zI#TeAEjsJj-;1wqpD(UHt^8-@*VB31-j{H1l&}B2{#D?;r1tiEHmS{WsUEj(#vZnx
z74Rb`(xA)vO0#KlP|N)5ncD)|3wljM?{2tOG(Gu(_?ITNbrW6LIYV66o=OT?EI0kJ
zAD4_NuT)Y*+eFzo?|@=Aor1_+CQnW?KFrI%u6Qk7b%NSb+b72+O4Z&EyL>#d?z>5{
z^GlAOj)|}9k322WT<4U*8|O09xF+nu0<AdprU@lGy{0Zn6?yi}>*kc*)&Ci`PG2VW
zA>Dg{`~-QY=ry~dkDlY_OXqOTv}b*gn-qR@_FbNWAcZBGJFdtYscPOb4c>J!UiJ1>
zc4O1H6O)&$dVgk<yj5)U>0h1-6S`WQ{VT6sy_zNcRKP{W!mnOG@s#oG+`vM{g-x|_
zn_kOi9#!2wZN6ypYU_QP+|?JdmW38)W;1H6cx8M>+0TBd_2qMyxS77KT6?!`|EITY
zHmb|c*hp+E*jFBFUAmMt-`PCkqS{x!xhBh;LrtUZ#Qd3SaqP)~s`d#lwsi3&ial;G
zTXR;+DgS6llALh&;?-d*>kVC}*vZ={eHPhr;I>ZT&XuPoOpX2(;Tb9|(KTyU>MbQx
z&dimsE`?UkPwOm8ZkXjPa_w}7_o}P6;(Htx9jH5=_3W^}=|YR%$?Ldo6!uJvw99Bn
zN}h3NzobI9#??^H?Gd8Zeo<bt_UvA(+<MaZ^yOLpey4a<O!*X7uez{f$<OlobA_U@
zaxJTb6m?W*N3LCVS)65R;GU^Dn}d{>Z%dSu%KGXy+ioTM-Y=h4hA&JLNiNq|f3oA}
zDzmhtIqw^HwDue4oNU(WJ#(eof{kN-)JikWm0rxZ-#ryveKzZI&Ab~Tu6I3VhIVW#
z4nCPTt(;}bx}L-0<!!x9VT)#R+zg9V)2Y9+NbIS8Ec-5-)6XR|YpmC)Uw`L5+il^M
z<!61vn3Wu~c$a@L_gdt+SH`xmY<r`(%gX1$?f-HY<b8Pm<dNF^#p@azr+Vx>6XDYm
za`~69)!J&AC%X?<l>3ITEjf`Tv{Gi*uCqVy*Ud;NS3eqi@9n~n6D=*Rj*5y}9^QP3
zI%lIE)w_k*`9FEeZSvu<gwm$sh0DENTQV<+)^q3us&fBy-1cZvzJ&ilaZlT49>%_R
z#Sg9c5^^^?yP1tG^)~PFIe}9O_6w)(yx5XCM`f#&LB*tQb60mKr&avHLV|DIR+X}E
zdA21kZTd5dEax{nf>fui^6<{q_Ezn9BU$Php|xejT-Ex3D=OBioohY!%UC!cST=Jr
zPqM{{Q(Qk5>rI|@V{^CLj0KC|I$eJ&py;xllQVOw?QPGy55i|{^4O~~QNyHH)ho3<
zbSCdBS6<_tQObd$A(NT|vr}`b+LtzQp1nBf;EC>XPT`}bRlC26zWK`S|C(dv*4n)f
zySw!6lpQ(~JMD#iLH(qHCyxd9X@Aamo2&WjR-p2RDM^!;C`sGRDtDOUD!o)nb*jqY
zRYFbLA<jG8{nlO+IOyu!vpZs5u0lb5ZJ6oT`MLZVAHDe>JbGO_(`<8^di#2=ikhy2
z-x4?6i)}b~@=}Iz&63>5Qgeh-oMx<OI^+_SwA}3OwyhV;Ej~YbGR4%WKG3T$NcWJ(
ztxLamuUIXlD7c!}#p&kDxpmT&jE7EEy$L%lXM4JsN5j|pQP4}jm+O9ZtZ-7=l%yTv
zdBsUZ#j5j)>W(bMs;c6-cP^>Q2?V&G{Ch3kGt=<Jk-$)+)yHa|EmZJ4t^07L;gqBm
zd(!S?Fu6Y4H{ZRaYtfIj5$i<{+*PZ03Uz$2HE{LU>OU&B(_Zf{k~z2MaLJ-qt7iGB
zZB$SVjnMRUl-g<K<vvO2Xg+(y=Nop_sxOL-w3IH)m>hbf`jBo&fxVDoijY#9u>k9=
zN6xRV-b`QjYP(9@y3Du9n}xKLoX>4_^k22mkafm9xjCX6&Bc|CUH&ul7gU5~US1?I
zyWXNsZPBER9V@o7`#R|wty;Th@oA4+w+kbG{$MR~bdqwLba7g2*kb{nj;EPRX07Z~
zTD>njJKKacPk0XRwU9H$S>0J#D}s+&<SP4D7p3O39;=eSaOF#u`7TeDe(oE;Ty8PX
zsFU3zYry0!`7iKzW?Na;vK_zFVy7=Zk-cxjhIg{{MLBo21b!5KVi(n&yU@7iw%}CR
z%zCe>A~H%&3nrFqt@O#+S=|%#LwQ;xNBGB-j*`<MDzj?lD0eztmD=g*@hGwMbwk0M
ztDYN{uv7~QYaccI&>Our{83@}jolY*Y(!o2|LotnTUhBt(b;<rlUp4pUTk=#o64PW
zI%4gMzQ7Ic-1SjET~6yvo;kDi=#BRNOMiN`H(4nKx(5r3ofp%;u#H{SZ+Uq@OH0jB
zkBNF7yCd#|IH~MjI7w=;XZiW}%fr`Pwcn+@Ygf!<&&;UUdcWg;R;^y*|FO>FO2oAP
z43p~TEjksp`(f~5*P#90R{ihyb#=}B#9Udw>eemm^Tv;7?^rOoqrRh0P|(%O{cK*K
zt#?q2>z8@r9YS3ip@PDPQe0d+IyzRZ=#J=^b$41(ZSyBLr$T+^O&d)#E!0g6I@GUC
z?A=<DFQ;?Y#M3rJ)5U9|{}dPZ*=G~)92M(5nw0caKq^E~%59R2QfR8$97n|q=^mce
zJ48K`j)q2Vn5M?NM1Jx~t$L@_W2>GuoBd}nm9#X9-NQH~a;9LekdkVspx;8NN>|4v
zJJ+rijlWW>e&jC8)Mc|)YOTDva=NaN$%90;Fa@U<DlQr?SNbhlwrIJgSd4GZj-M8m
z0`1<J`)%UpYsCE4n7re*k;fjJwJz0%@4b(_DA}Z;-g&|MQkmzBX${UDT8~xg=g*mI
z8@Bf2`zOCs|G7??GOs{fF4^yygl6}Xr8kba&RQ%a^4nMB%VkkkrzI<&t=RT<)oRtc
z?xS)-`bW1U`)h9v)+}yy76{3`d?n`Ln+*&0=zZI$E~r?w^wFy)zXJ6_PPol#zjpiG
z4d%*>R=-s@({!A#D*k7<wJ2{wxsdDpkfPrD!#=A#ja(gNCk2EEy^NSuD;CP!ywdR4
z&C`cM?)|)!`)b+xHCpxRTNCf7zD>7S#jly>bEN(Eku};<FMRv*E=orJz4`dyimpX5
zmweW!S%&<yf60-#aAqsR%lj+UuGqbglP+P&pQRKz=lG@iY4_(I+I2ksw)Z0IvxUw(
zYM&aj8qKWdIJoAP|AvYwj4g*YU%Qy`#rwhm|7k+E=IWVEo9nzhuxMh{M#q_HE4Cb1
z{YS;ql*1)c?q^Hop-WR0F5OY$n7qZKr9o>+$I2rS8!kDWP_)sv@IB9S+j7Fg4HaE_
zlT-tO#5?juSGdnu`P%jLy&r3yEO}a~m+JLOV7jK^-CT}?D%0zatafnOxk~J_!I?V>
zJF?YgZE+1rS)`yfW4TRlRPCd;BD%Z1ZnJ&RmvGL0ahpGTQvP$Tx{2%lEO~0J{X?{E
zVyC>`MYWF_KAErX%_*6azh1a?%TXg=SC(y;=32YW%33{RyR-7d%sx#K-&e}5iOc4g
z{AXC>t5Q_htjMPlTc{EmTHm$KGwIn@<>ODLS-$7jF22O7z3WZJQ@ssyUEk(@&&k}8
ze{y}z!&e*Be%otVeD>VDpx@(d!e@iB+0uvd`hy<qKAt~ChIgi#?y`9GAJhDNk8JIg
zIx>H=px`sDz=)MU)<))Ua9P}^d{S?-{JXlwX1nPcRZ9-MzW(fN$=t)SYvyXI)jNa+
zEtoc=GveK=xt>9}VH__jSC~dJpE&&eSk|7hMN2{^3bnX~+H4D&rKvt8THE7_ov>QT
z;Yo!;M_%S`ef_OZ%}jC4*6>R%8+yaCdO4PJ$LxtLjeHf$6qQgSCqKo1jc(STWvN>Y
z53@79U-sUe|JS8y%hpva6y#T09y04cgZKY>hRY|!|7G5P+uG6{{O!GWr9yG-6V6>K
z2M$fz;dU+VjrGFXbE=8W)soAXbga6Z@wuoZ^;(wjUFJI;Q-9ynJew->XsX(*Dm(3E
zAF8evw)~UJ7O1f`zVcepP;-+?pH$D~nhUc9mMpe)U-h-9@DJD2(DhH3%{SdQuX<r$
zi3<0PyL|Os>!+<YwbLn!;@7I<H+fnZQoHG;$&`QXeo_1Hb!RS^akc+lVYk>ao8YiW
zF;;_PF)qH-W3FDf7BFRb(8N`<R<4@3WtQMw{}eTu$#W-kZAnrNm$)fam%1P@|6tXe
zIGx=ueW$$S=$fZ|*f;)T&uz{czMDKwU-Gz5{r<)N>C0cUZT050X4N&5V;9fj<(sy~
zG}Kp1sB)$3tWDcZ@*ll=v(x)p$H_3e!hM<x-`}zojdBr=KKN2(*<4l2u2or2Hf#|r
zxA5&=zpjG4NMmoLxO2UslIs`o{|rl2vwl`?n!dSDzu?X)&XD;QMPJ(a=Uj{5x#?T&
z>E|6aNAuK^Wu+cjomlBxUssf(w4iUJy8rX+qpFM{?_!Pjw6rhbx>EV@X1VD}(Y8tQ
zZO7insA==|9~SDc(9&A4;);shj|sPb-i(^qacGT`)Dqw9iQM0o$6efb?4ACn+zGL+
z2OY$hM;kTG`^f)|Y2IJulZuM6(X6XXe}5OgoBHL*mA+-J{GD>ClLb|-=q|0FsFkDi
zlvB-hjmw?5qe=c%`86vwFPQLt7k9nRYVyxN?AkfscWt{n=d|7}<vf{P8g}~G%IQlN
z=ViwA7fk&YdqLwTze7^rwWO7|76qRx*ZcY6%apf<2M?&u%6fd~&6oH4-dbkv2rr*`
zG`{SV{*FmOVo$=vgp^)wD0>+c$T9iG+&T3uO3MCP>vtUx%Tk&+qb{|ObMtiP;)Qb`
zGkka1HmT`n*2-_IHa?2=;o^Aff3`m)N^bLx6<<pGHiz8wjJP&a%{bs!+465wwp;&R
z*f!;^&7!%}UR^KX=s2caBX9KnTHv~lYd5U-e+sob+pwws%QpF^6MsAAHQdwRTmG^C
z&+6khCTG^qm)be=)C}>q2@YOc?%Ef8IZ@-eRZzY)XzSmdA@x(`y;I!RevkgVvgUNb
z&Yf%*#nUS{GYfWZzNx39cJI-ShwJoqJ>*~Z>9SUpl}>U0jdyc+pIp^)3D#T9wRF4s
z@)@T$@jY@$S<un(XxpU~b&P3iL?_SpEHcVTO02LdS!r1?-M{|o#2_WR7ri@UD}$xC
zoHd?x?rD%`$1>He{(O29#b@1LB=_|7*3Q`4D~lcrOUX?)t_Y~hnIb4CUFpQx8^2<e
zn01BP!_OyITh!aEciA;(v%XbqxX4>kvE450*Az{?e{9;;y|2W)<Jsg8mc2Rle{b2}
zt(WzaEZye(X8S(dHB8DU>;3l$R&ML~GQ;VJVm;^FBm?%03G0q&Jygwlw_?^2)o;1i
zEMmDV8~ILrjsARh;ZkSq$gP%bocw_tN!OQOi=U}>KQQ;MIj^fn|Ma67vCn+3c?4Bo
ziC_r{HGH2Gb;L#aqSPwAUZ<nK+jm`A-}Lq2q|>LCba7A26cOCCP~@^I*Q^coS3-hR
zyC!L^)Z>awN|@#B<$SUH*{<JjPe(Q-^_(?KRVp;~bPd^lU%P7Y&ldNPoKyD~YifB;
zefKWPiBW$y7vG6~hK^rHTxayGJ>r_XRdoN{o%`Ead>9v<zve1^MQ)4k`=zeJcLVOk
zT3eO9lY1Mp=UVy1MM5olM*6{ATsjk;vedsk60@qK;6Fn$-}`fM`#AUc1qmzKTkq6c
zCmfj+v`}`+m&~au@s=}6YyX6KB&<GgYe|ohSi^Ql!=<~c-@Opr`k!G^e%Cv-qrpW5
z;ZECDW%2dwTs+fA&tt0ZVe1F)9QUtYUL2+`Q7pba@yO!CD>GXvy*N46DE~S!S>&hB
zqnBwX>o>D~-|XXStk>GMs%yR2t2$|MPKK;iYN_wdS_;B?bomebap(*P{~Ga8-@j{G
z@~_2N->Xi(RBLy*B`Ci}ZL_#<lu`E0zLgsBVY+j()Yz6Dd1|C2yXSt^HNm?Af=i;d
zz2w>ZYj)RL<_xJ8C)HE#xwiz)+~hjuYkg{qMNC?qt4aNwMK>hRoV{-mnY&11tKNq7
zpEIT|5<aN%UTg0}{*%+!wl2HG<gIIF#oM~}Kf~cL!Rnbi`gU}g2r&k*Fxt%v6bfkn
z<y{<B-_`uaC$?EDHtFnDvG@CnWIDENRah%oCC947qGIQ2)oM3UsP(L3TIVX8J=<BL
zv@V|N*eSa<#OI}9eeh?2=^d4OXWPUaS+V3{#XG$zS7xOy3!X7gC+5+TnrE}V`<&1F
zUSBk^{E<~?s8P9l)>ZLMSB}jK;1rs3<>aaxSB^^exnA!*wrHK4eZflU_C9gtK+y5@
z(W@5om%D1Q6l{O~ZPwo35noCLEB-Sy%kejz)An7b<T7cg(~5n&RGjPmrx(_k@mejK
za4*Kg{n_PL-4^Gr$xgDdPh0d_m_K9E*|VuL*Db0#=-8F&>wNZG+Yvi0EjBeiuB8b<
zclOHN5Z?FEDqrz#ey7-RpA_GvF@h0muIp`<?5O4P<JXtxxO8^@?`!MA7sQ`yu~f26
z$~G*09I|9#u10KN#(xI6>8~|=>p!K)J=cnxUC9$F_*vs)qSC*d+S`8bRIL)ut3I|?
z-g9{O>!1~{7vwCzrF-rCa*Z#o&yzo;94b_MGHu3}k{@elrskYlc6t5eKX*<=9cc+(
zHL1%v^Qn}_<ihZ~Ta)%ZV(i%|m@_@H|GS0C64f`A&Q}w>Z0_7xTg=)tRgj7G^x43O
z`nUXA6NIvM><U}5RCRXrlC$ZxkH177-Lm<dlt%7HrI<*Ad&bO0T<y!tHr$+L>gaU+
zQ|i_9llAxdt)d?bzvhno&!E{Wdg+WG&-)t&p?db2&+cyuTb7slr&r)p>Q%M<0gMm#
zXo&8A@Asb}XExWg6}<PJHT&Oq%{f6$RQ3A=(d!2FKKub<g1bw*HZ8qo?^{r<#A(x2
z7UJy5nYGn_@3~hi>s~x(ntt!$X}zQwD+4BUJbG@tOz2TDPn7vX-d3ISD_&e(lN6d2
z`tYmHHq8=2jabt?ouMby8Z5q-obumV;3T$bzQpXx$%d{|9$RgnH2YAvYih6K&Qu-`
zcOQ>^Z<iFrJ+FUpB=d{x!LNp^Cq<i@1R4Kuc{0O#Qa?LOg_ccHb;#E3T*)=IlRRb}
zauJQ)_Bt+m+f+G~NX2VxyP6iNE;(Z9wUpEEa*_Tnxi2yL^L`{1cTe7^F!^5Flrt?I
zC3!Cvcg?ZrwA%A*^=95?Ry)O#(>lG^T_^f4bm`96#rX8w+Louf_0<~FrOH1neqH;l
z%X72thOHK>&o}9ZzuSJ}uJ{~-IG<*1fd-wEKi1t9U$e;9)A+L5laR}2Y!-z^EwuG4
z=v?_RW!{^m-bNFi$;54+bC+fJ?;rE>Y85ns4z1oOaOK@HmD5wKPEOaTw`X<oIjr?e
z$+hnehpVqg($n(G#oep?@5}G4_iep+d;YA2VYl*{m-G4M_3oWD>*wA73}v}jd>3%I
zb}U@a`g7WmsWDUA!>24*p6oZ<GV3ct#o1HYN(-)VEeqwW4ijI~bZ+&nS%;jQS4HGz
zNAq`B9Jw>Ox+o;f<IM^W4-b#}hzY;1-8dr7*Yi+$@}9z7seOl9uWXlPiS#K~ligik
z;<9ar_nEn_+xM83uT-3K`tp+`iAe$9r+T_O>L^8QDa~fz-~RRT^xqayyY9yqZ`oMU
z*M0Qi3NFE{+NUg;moHB>-EWxF)!I?}CgfqFwc$INqlW*=I<$q@v-Hi5OjTcb*}H3=
zPE@nsE$`X6yKd{Pm~_EC*<-_tWAkz?qMOfWtgC<WV--J>(}IbdoM}QbDypZl-fLVB
zHartv&o=!_SM)sD3-@?0pVGXUx4fM3UqtUu^}0>HRjX#Kny9p?R>ARtbJmp?Up_th
zGW(R-r35GEe2v<Vc@tb@Vw3!|cG>iLYN)7KJ2_|Evi}`*jnClOWI4l6{A`U$*Az6x
zGZ|Q!1Ue1s^V&LAXm-|mC5K(P{A~5KBNnpn<7Bp_`SDM=Rk{0?>hw7?O$+<K%YU~%
z%QDkNVQb*D>Fo=DRIcU@Z<=H-di{c}{g<2jQun<4R^aX|-l4Im+QQY|ZAQnhwdNCk
z&tI4ICQhev+JlY-YiEXRI}{rDY{f>61)o;x#LwO1lBA=U*>$m=-D%pwmrGR7EUZhE
z-hDLV4j-e~j7Oe3oF}S=+BdlWP2Bw3`(Eaj$JSogYZ=3g4fZx~-c;GK_Nz;=U{1#k
zm-v-i%p0Vyiu62M`kLQ?!Qq7F{ssHLv{zlb`0uU2ZV%z^mD46ZjaAffp0>uqeUjDg
zh;H7H?K0}W|JLrm`S6p<)Ry|m-CH$xEsNYzu_|C|NteKtkf(wIM}1xR(hQq49#8pl
zGyl}R{4O<>858=hdzaUk?JTfAsR24uG{F5er^KR#r}Q>+f8O%AW`5swAAQDhjl&1>
z*sfl_q|*OHp6}7B1JRFL^o?$P<rRLgCRkAC%2Tz?ch4JdUVF>8;N{E^lSPdh^)5;w
z6GLWoKKnc?nEkAblCF3*$Im5CtS&FPAZm4Bs;Q`*{IA^5xOH|a?;7Q0gqBav`&?3b
zdH1cTiiqGKt_>glEe+N?v9;IWOhIJiX|szfnsVRQr4|Qit=!W#Yn9%6gIj!G%Zs@@
zG&V75bycq1F76(Ec4c?b_R_7FeGFOV$W5saJR9mY@iK4IOz~HjI0gDGz1V+8#x6*5
zQ9Ya-CBzt_yJ7Ed-Sij9hpPEiuK)72-es@5%d$Yc>9@64%DaE1dv*zQif!bqFwzSX
z61uf)&5`@__r06l*&6fom8w9a>caM;EK__9Pt7_x;pJr6DIe7q^sSpTQJTedi+uB)
zWOrSQRrNQny_vo0VWB*)PkGh-Ftdx5i&V`HA1Ph=+kelY+ZzKWPk1CVDfrFt(#;Rc
zx#D(8*-yI0%5>oB1((eHOS)UHe-WKx-g8|p^rBG4;X4|gcUH_?GqXgXV`|9nn0;%*
z)`fqs;uGo-cyMlM@T<qupIz2XdMdW!=gs1{caQm=S)6_E>sjwJF+k<Pxvmh`4~4Dl
zPlBKP`IyxwcqAg|enso`sZV_mf0-z{^LgIX()!5g{|sjDL#J6g$L`QsBFy-#qvJor
z374Gz3>Q~he#@8mlf2U0de`jeZQ?Jv_k_J%U;Orp=)Ke1_Pelud_K!#PgK>)&s(QF
zO}v_?@;x^GQTcwe9wWX|=X#lrR->O!jV9f>8}ids{FK0!l=dar`}c%x&`Ql}v**rW
zmZ)5NFrW8+>!EPtBiEbaR*E>6@AYlWSi5*H`@>s4RVz17d1LCKXZB`A+_uT3E4bSx
z$^N_A+4(eK>VD>`!cu2<jUQ`Yns;uSQBbIsTQpg!f?Gi1j386N!g7y5_vtt5FK^A<
z)2OP>(mrW^<XYA{0zDJlpGuv4)PMN7WO1$4smtdC^qB?QPaoy&ST0((h;?gHppjId
zqT*YTZL7EM;fPuGZ1?UP6GNPwJvy^4Z_%0cF-2m@m0xc@JXw_F*{d2FJ5fzQDMqAt
zn`Zywgioiw7Om(xprm4VDLJXh{Hm5%u0s7^`Fn}icl^0EGc+j0=F#1J`5STPPL~{H
zP08SUm(F?S<h1!~x4*e<w68Nb)8FmZsTa$+c4YZ4{T^}sq3#r)s8ccXO*bE1kkP$j
zkFV)XrL*@VmYM`FTcnkF$MwSv(@NnIvz&UzbgPv<nMX`s8y3A^+OcFKU#$AAETh%@
zrtO{ATk84J;?5LmG_w`GdZF{xInVRVDpt=)t$vrXT&yd%S6@@waqkVUc*ub*%^q+5
zGt4-2{Pv8VRsU8ka&mHUeaKN<%V{ihM|yMk)og~T9#dAk)D^AW{+GY}aO%7_6J!&E
z7ynCE{Vq6z`$3?+NBqG&gL#5KS2UdYP|@8qZIb7n&|T}M)ce^ioY1jC#f#%>;Zu3j
z$@}BZ?D_I+m6KM8lk@b+=W;*Xo;!1H{Dr8?eiIc}3uaA?R=Q|ErMP{v%JUgMS{;tO
zvJx?yymtAfX5PNeu}WTCGira2BfEw3i}|P2VuP|nb)2tP&417$wI196V%xTI?LD@Q
z2H#ts**;qpD3f$}O}(g_EnjS@)Yrq^o1GT<XYy)W_-wnHy|+-<q?dbw>pd;o-yX|W
zipiVqSbFy~>zw)PpQa|><L=)5n&Z&}-DSoW;RXG<El;g&&hCpz%;a&5s5lV4tEzj_
zQp3VE@!dL3%D0ry#9rDw_mR8mibE@^c`V#kZJ6-ptpSry%khOT^xrJ2Pg*v|DLOPY
z>z(02cFCunYo1AZIZqFb2@U!p>->nx+H2to*Ce0qoHb!{4!!5{Xn%1=NHL&N<<N<x
zxBcHw)0nwVOU-rK!dokfgU-IUh)(wuFcms<IqW~fgJgqGLi(8pZuyyS)f7K9-DP`}
zaq30C7`tDf+qfM1x!1hiRdRRso_d+kP1+U$=3Q=yPc(a@yCxO}R-0Y<S~Y2+LWp)?
z&ZT9qb4qq~UWjY=Xy|yG$zHWSv`0^6Cu7&M%i5pnq)rRj=&8$3d*pjI^sb(6On1q{
zcY;gAmvqfdcImWg@tT+TY(rE?k3-C2?e!vZ-xj>;6w_+iTB%bt^I_rf6+s?{PGr~n
zZ0(w3a_MHbb<O;mFA8eUd=EG5->AyC#3`Zu-4c(LqO5sI%O<YKe7a(-R;SxjMy@;a
zyk|MZW<^=^x12pvVrSiN5hAxbU{e@(@;|oouTNcW*|gha_6`;0319E32Zyp}<|;iC
z`tX^zIef}nh8YT8dxE`Q@;Ze)Iy}RB@~!OBJM|mw{Df4WSROp`s<1X7IM8ZCr)Eot
z;8jJfEX6Yx-eI%FuEy?`J0Bp^koH|V;bF%Q@5VrlE3B_p#hg>Qd&pdEBiEFbTc!xz
zS}@_$_uNarr|gw1y!A$Lh08scFdt8&RcjV4<f;!-x+D2+^@RHm_g)Y@pFClusEBWl
z$+Jk2E5WZh>Ss+jeNFnjMZL-Ki*uH4*U=A}z*zW5lxyME#QhnQ=Qy&*>6MlrwbsqE
zZkiij-hJ##vwwB@YmI9?z81SKZ09)r_H6q11x_bb4lN4ID&xIgzCAeWKLf9?=_5{+
zwL3goynnCyetV&C@aHpnk##j?oA;@7wb(rL>8O8x;8c2!{8^#;4JXPUT<3ap?%q_V
zzdIeTDJd<<T%PfBO<B<dl|x34ofh=1Q+s;*dg;}l4gF%~MYmQe-V^&3aH3x9PJrL*
zrEj*J;R)3Kw@>Np8k^clB@3>;x#jU#F?Lqg&4AEzs@A%q-QUB?UH31{Sn@^Vr%B-I
zB@3q7t@cah6Ow#AZEnrexdwjq30<y7IvHcbb+3w4@137}`j5Kq8kuR|%Yr7wcdeSS
z@}!WUe7L#BMpNfK5^LYa2|t@>;H`fuFjuj3?UG96*8V)6%ADgd?Dd`8kJ)5hRKGmB
z*U3>Hx5V>Ue~hZ;lJ1OG%imY#itn|YBxs=b@`&iA;LwmyEAOUfZ*Ov0a4z3$f4%zR
zOTqqY_Z*5#GK!t``s1k@i@d0Gjb@FOry?aMpO^_OTA_2-y-O&It2to8gb7o-1tLF1
z`Uy46ewE~;WYIn8P{oporn+LG0cBcQYO5c~m~WPp>Ckv)IA!L}&}n&EO<kw81O=`r
zX<ktZS@~4UJ9l5zEEV>nC9icl#jg4+m0+p=@ybdiD4<g3W6K@QkB<NJy~KTgCd{~X
z=u}Z#OQNX4d4auVwu!dkEIT?DX?9!<&kdh;ab}Zg`FVk<Z^~6(U7Tt%ZL3A;s;`-u
zCQQ=S>Z0yFok1$5iC3>3oqjE|T}n@K{in}N(+t&F1iM_9rU$Cd+@JM;H8e4g!)5YY
zwpo({>RtWbU6MT#%G)&Q_v6(oHN2);Mocx@WovtDZbxtAjG~E58a=aly-d0qUYaf9
zYT9!>c>Bw(QF9L7v|RZi_ERQz<L>-I{)_6r=Qpkwc(^q?_Oj4wGZ`h<zuS77vm+!D
z+irAr>fhaP_@<b-Oz0}5yot?+Vysk-bWKzeVd-!`o4miiSSR-!w_N>Wudd8V$um|S
zQT@*l9L#?xP=C*Hl?qNP6)&yXmu9-HQJJS7;kw1R^%%#aIo*vBi`nNa3BORj@nGN{
z-8G4mdOMR|r6@&ZaZEMU^mVabsn6Rp`N~1gPM<vQT`N>HFNa!eojo_mWUpB3DgSlr
zJtwSK8uH7k>I~QMqWZTpBt#t3&Kvk;3waiKoJjD~Tv54FD^ourr?hmIf)>YwJ<GeN
z=rCx;CHQpkUi7ik*&ZcpQ02z-GeRXuYPEZZD7Se*CsW7twvXDZ>$CnnENWuqZ(O0h
zZ`!t$i%-Qa=Jd~rRxP)lX5F>;`<`EO4x6hjULxVOnq`%5`Z}-DB$4{EY1dB8)9N%!
zGSYsfe>#ih&%eJC_2%2Ra=K2@>gW~}G%tK`Awp$2i<>O3i|k$5V+RG~7<~=p|K0!3
zu<iHT=TaZS<x*FaNIkD87xR-faBNdKGcj$U(2Gf399KQw%AH$PeaI<hiD?YqbMNhq
zmh0b6vRLr)vfihe!S_x-=bpNGbNy^nlTWvI{oYmkFG+b)s*qx#evb`5fBi?#>1W=G
zpGy5unyK9`VcV6lrb|2VOh#y_@7v27QCD@tb(Q_zr(O5IEh7H>_!8Z7s|Bh~FV^cc
zO5Jc+V0uvh%!x@VucWHF=3e}o`_X+Ni=0T6(|s;~=1-{?)h@hYI<1zl@o=ln(zZ|a
zAq$uN?Nhd^^I7D_x@w)|r460xt3CcEEj{CWI<z5Ba}_V=9`o%>y%wq*$&!h-wz)Rl
z^=ZeFgBn%}?<`t6R_a(spJgjP9BjoA!&t{{V;sP-(ogHi&YF;2TP9kcn`&>hZ`JHI
zR@xipu-)U+eXYLdr2K~$=e$F_*Cn__hzPFsHLqV2a{JAW)epD5FIgF|X;1&!UANla
zsxzE<`&xa^adECcqDR+AABgxev+Gm!3hV2arI+5^T97$WNXyjKP<Khpky+Dt{Vu-9
z2}<>RdDd&Ppj7v{<ebTjU5-yfWA3v}<>;DtD6)NWuwCKIv*#=mM4}v~eMlF&>k!=O
zByZKd?5N6Dv3kWoL7$EekCwVkvocqgw_S=}IQ2o{6S=GP4k1h0W^FAt@%xq*afh?q
zW#Q`=Uz$RL{dAlTT=-~qZk4Fgb;HdJv3G?$cjo=`JJw%3)BKy@*X=XBQ~p|~ZG8i}
zf$wqWyGoW4`;?qW2i^NSZe4w!aW&ue+>`q^j$gZ%?^ZkK^u5RRsTXChUFhTe*?x4*
z;Riic$;UYNMqIuooOM=uN71CrY5k#j3zpyP_}=UEZEc*s7c+O`@kx#+6@5IdR?4pG
zF72P5DbeZrKyCHQmmDFAU)?L4W=t23c^UFT$>Oh==Yv(TF;a&lx}0|xymMQ)apkr5
zsZK83UA#7r?q&Vi`qXcl*4p|xIqia3%Xgg+eB?X(-h#Ak3D4wq`YL*xRfYW8Wfm1)
zt{M7K<>lw?GcE3!yi$tq6OFleHzl)B{hW{Op|n1GSDAZS-xfWb9mLAEF3QvH>*PJL
zZ<ZcC{n1fw+Gov@J(efp8g@Js)17!X{r(hB8=pz<EEA(GxX%i7c&qSrOcGM^uU{*6
z_s;%^uvIC~nvdxI+IVVaspq<uZGXPJwsT}vI`idy_!8gd=#XXao#P`I=g&Fv^f`af
z;WdUwk1BlFa#v@6;4Y@KCptCHgz9v)evG<$SLS^2gq2puE2l=qm9*xCHyvL6;MlY$
z{~1cJ9{=v|Uw&jskXzwp3n7i(sC1Lx4?06z>r+|%!{$!YEwVg%DSn6YiRb=O$Cg~p
ze<9ASy)uwjE330q?aNzTyTtdRQ~f6Iy*lY-HPh#|NvpZ;<s~Mz^xrvn*EM<7HXnh7
z>lQBm*lurqaLpB!zsLA3*FU?l^5l$t%@TnwVj2-9QyxC|u64RBHD{3*->u43Ti(f9
zez#O<sw$sTAJQB9_O;ozkXv$}@9e+3Xz{6OOF1{>tmc0#@MqtwWr@W{m)nV6nU)w6
z7yd75sfI`Y?yIMc{4|m*zI=&mEwjImrl?AMk9x<Rr8)w8Zsz@GSXcOyJ@Saf#yy-u
z$xF(k778ud!#BbGT%PZa-Ou+1dp+6s>gl_zXRl8hPfIN4EMKWrAAR*>lxfWb$tur@
zSGy10ZTFhh*{7r=<D%pgvG22h^|XiQzwfMmcj?HX4>6GsRlE0IQc;<e;^Y+aYQk$y
z&eZJFqCal?eAZ)fnvtl@K53ppPo(tXyeUa{ADc>jEj8t23h<hwx@Fs>YWF?SYgl)m
z{PjNWQH!yy$8tZJBc{cZk6x<JHm$jPV*738f=eFXmi;l!nxMAT&Nu1emk=f0Y0IQP
z7M-tHzvi{n1VzDR^Jh)CwEC~yHMXO_=TGtW(m(f~;Sq=T;!xk9uwCa~m#2QQyMCWz
z|EI0|9>L46W${aGTrc_Yv*eveVTwLJbC$i5>GBu#6S~VfS7XK{l_)0Vt%g2X&u-Ue
zJ+Cg#z2Do;KegLCu~#KxrR=J#vsa&*K6@APu4wOd%g$Trdqi5V#C9#Y_`b@OYYvOk
ze2!&G5gW@-d$?pS7j}OeHG4%*^n<jz&AQXp$TmJyS!ZCj;hCpJ;QGjxSF3MXMNGM(
z6g)d<-`id4Wz&6`B~_32FN+HD@z@yr(E6!mX}!zJ{B!9gXMZ1Cy#2XcWy_?LH`*DO
zwX#;k9*KP=6X`KoNzT*2Q8nqv)y~T?xtUYlmUyo7>NI!i>X@RnHb#G&*lRw=%g$+=
z=1$x9pP~7i&QIZ<V{hZ1#r`^F@+xSCl2FS{o>>bUW?Htn1XkP$lbfI_9N>}l>53V*
z_lfQ!r5B~^OQ-l$xh9wJeGGeai6u7LPO!8>|L-KV>wYSh7mxWY_r9dPM<th2V8&jB
z#oq<pSoY0S(k(es&e8GhX!t6d-K%zgFV{Mh=2WSEYn9)e9mOH{=lwoA>#@<nUEHm<
zpH{7s+H~nqv7GVG!|AnulSEZ^t@u?h)ogM5)yp07qMiSq6fLZ;dGPb_uEQ?x>#}7I
z&8*yCxp%tcnY)trdS9Gq^^IL{AU5}3)vZ%6pB7nFKldn)mM?v|-Bj~S-DlxB#>N}F
zXC5fDJiO7dMbuRFQ~Oubg*sQ917b?MwrU0X#VRhFReeqTp2~8*X`v1=CsqcnxihPL
z#?JEK5VtJHqB_BqMpBuFXVtI0w$w1ZXI)b2%R>n*-a;bXHFnY>CAXyf72kK3N-ta3
zA=IMRlC|vN>Wu!j^M*gUgqbGYOJ?#C>QwRyZkyGTwOrR{-dpvEmhaU8Cqt`Q&C9nh
zxqG5*RZB?FthPnV))m~&|7PMPdED5Du~g7UZ$jw4E|=Ekhs*zJ?77ByK>c_9+Afae
zqL2Byvc*IvzvQ_3wXQfe`@lQ9{V!{JBO}8tCPgg@wO)HM(8>MWWqy;$Lw=9rd;6X(
z<5Bli^Yr3-q|tFiq<urhtd-kUSwa+*N}L0hxq1rR=-aj3Xm?lFPB*tzUb8yf#Z6i~
zSMQx3e>af7b6Ja9Xw<A0kIDX?ZEKfYsSl{ud3|)VtweH{g*E#@o_+oXm96d@AC?;I
zQp=Vw&g-}`W7&e2ohufK&zj|Z#FRZgy)*IT(KuGl(0@MedfSwA=j<#r?VGfF+WWAy
z-rYRDd`b^Py@gt=yb2!r8fvZ5UCQE88R@}bzwF=aH;j>?;W1Nfj=tX>l2~wE!p4%F
z-LZbDic7HIO+jfE_x}vuQcq6tl|J7y$7QkqlT5kzo_HCyN1rb%Jlb+p*2~q%*HQLX
zYp7Gq;?vpH1=GC*Zze{Z{wY+IwA3o|i1Lh$xuVX`wyRa|(?21b{#?>eJVW!yWTj{`
z(P_)3e0a^3r23_IiHwQyMx*COp)()tXx4OE*#GoKeV1mOK|nxI;I7VzyiSW+qNb`X
zubLO_nLg9?T4=|T=AD9Evt!<QhiY17RL)d9wQd8)q}0`${WV*7G9KIZS}a$#p7!CF
zZ?cx&UssmLy|F^;T2~fzmDWa0`K-D7w7+Rn_-fgr1~<{BLmeHL4=rk46|MQcq-@r|
za-BO2XFrHXUaBt;Imuf6c=wJ+8`|5s`o;dpTxq}e^K`M=!N;xF%O2d>88Ri%NjcD!
zYmw5Qr?uah1O>%;*IqK2%))el+k)-b2BUJ@ge&v=3T`$V&8T|#X2;!M36qj`te6$O
zzf^BRh}SZkTgp3D-u-1{a4K(mDR=AS-+w$j--p_A-KcphYg)AbVttVG55AYt2Rm=;
zpWYzkB^auud2BAL>rNM&q=o)RpXnUkWF_BOlV)^O*+s%}!#if-*)!Li4t)J=?UW4N
zD=S)p1&fqiPY32MFSrzQZLV|L?EN(!ou5=RrkzyUSQ@Ohs?hH_-;3p;Eiq638oU;l
zDwf-PU~8=S<E#twbY5{boXrfZ-*>U%%PP@TA35In&DRZ${A+Rdyhf6$_<x2Uuj^T7
z#Obl`S}Jnt;xvQ)-;d}2XSj7UBkN8|;r?~Z&u;iC_rC1p=x%$@|L`@FX|<W<@16t2
zLa(ZJul3t|>lu%8@}`oXx6kG!@r(3?Hl}EC&)liyF!j=mIRB&it`ht59)=~^#-`S9
z6&ATBYG3U?WB1Xs8H;=G9}bx<+A7t$Smevp#MR-G{WkmDQ{ORl((ElE!m>(T0@Jbz
zuAX|b;lp&<Iro>9@ABr`a3@Uf!@>DA@%<5v@0@kTPibC~z1A)I%tyvD_{Fr(YO{Xa
ze$J<tRdcW1bHf4EYNdR(fWBF~Z*^;!1<k#DTDg9<M_l>cl%<uzT01-3XIURPdYsed
zS<<$gr8gIR>^)<9#EV@dkN1vYdzYx%q7>(VzI!RBcPGj|^v)A{6UZX#(h?%OYU_;o
zD#zzP4%ixArPXQlH8VqBZhG5m@g)-%ClyU<-jS()x2yW_zptI*LiQ*5Qy;UhI#m7k
z&!(qOPOrK7u3jrnE4H@YxBraXvSoh*wsJ3fzc_cRSlG8Yx-0iEGMr~fXEHZoy1bL4
zqHUUP*6*;@;x`=MPQ88dTj!dk7uY|S27PS3Dt2z>315ld$4;B6got}{t+*OCGfUJt
zyy}{o?8lU!i?3#F`C-F<y10AISyNg2FE^_*m+rj3qkZ~om#Unp^{*d2ITc%Hpj%h7
z_~~uMehKq68@?5tl$_LhS3KruR=~5FHcs*_Y>QM*ukx*VxZZD_@fE@HR#ubCRW2Rf
z935RJuei8QaVa)v{QSuCKf~M$`#*pA&k%LB{#MWJzj50a2AA%Re0RBc{*OuW{|xW{
z=>2}aQ~h7L(|?BZm;YwhzIDs3|F=H+!pdFutGC>F{!gX-KSNLXKV{vPqYn)~SuYS&
zdtdTz`^t4%mtP0xdY=v!-n;kX$;9Vs)oV9$-`|z`=6x`8XK~!z{|p@`uFQS1WzJ;P
zv=<Sp)E$*;9IaM8T{dgy+P#)`Il)aGRYwm$3b~u>TC?5G#_YDC#eatG@_)*f+I17_
z<ICM$zt>;<x&J>yZsqT3sW1NQXYFJOz35);>GJZDn&;J)O;?nIi{d}D`%OyuXy!0=
zdXnG!1+%m{g?F7?qvW#Sl8WcVpqOV%l5R8@iJ2c&<`a$$Ygy3r_G0v+)nAU6yI0Ll
zt|@R|*=znHi|fUg7S)r7J(Cjii(?-;uUnSicBa06-IE<ETAUo0RK1#<1FrsB^>8_F
z>lWQ&%YMfh2AP6gM`oM2e&94y_v$JQF%8~zrSp^b%$TcNEH=v8n|H516#x6i-D%UR
z7rv{?C};N4nZ*{>&$>`Azh;TY&LzGtEw-p;uXa<p^X?<p;o2D@?e=OlTq@4bCX3E}
z#=(3dtoc@YeY&cn{=YZV)GfUXN;)1HYm2Oxdub)L_qN4OZ^IuGFTHxPuyX0OA5x~W
zd!=_wo3zzqN$g!Y-ldaQpOsprZ<3pIzUdv~!?OI3lMHSBm^QBvY0C-E=8xnG>e>}?
z?eeO1DZ#IvxY#~YeAme-@^E^nNb`~wClixS!Jv6LyQB6>?bfaLdY`<Ti(Rg`dis+f
zC94XN3T@3LUhA1uyB6J6+%z}v`;oRiM_+&WXq4pjEH>)*;{J7N{}~ql$@JZKUVn35
z&%wXXS-L0L2Ih$z)!BBVYg_csj$KC%`SG|d6sYVo+mfVnbA?9vg}iWq9q+H~Kl-0x
z-<7Q23j-}y<vn`R)OBgm)S!Bmkf%5E_I~F$duho+!5&T74uuz5D)0Sfrd(V#DQH!;
z;;Q-Qy`v_0OtCX9k7=@VeU!0EX;E+JPVbhzi5t3tC#f6vTj{5mK5C4#>ULVH+*2%S
z5%u9-?6*4)PXv}b%#_g$bq{Y8eBAd{P)IeQqi@n8CH<<?><@E|9>@KAe0YscecIxQ
zo>`B&F1tOFHCw!8-}N<SySD4ie0kqvPkhAe7V%rl#2K%>pF8c`e}?5g4sR2LWq8=~
z`9zlPWqcofD<{9*T5b;8u@&#sX5{{Rd^fcI>9qCbS7QI3S}%DsTe#>^P3ZULqu*v5
z8<$(SKjpc)x5Ku}!qZeHuF&O{titxk-dVZzPxViPo%$G9SKF%f;Kfpv)q5>BJQ9-e
z+4d;epfj$r?TnzoN^|#zAuFZ&rd$!y%33b|Z_!=Fh{cM>oF3&Gn|rMPvvQZM(vP)n
zO6K(zhq-Qt7AtMe$hlOSmG{=`?<H|nv*n4F$1eJ;y&AEF_3zzZv-aHfoO`kB&>UXh
zB;RxIl@8U1b+6>F^VlKc(SBA<$J%Gp>mOmSes$hF8NmIYp(+2wo+5rGkC@|1XKywZ
z3Aegv{b#rvI>qu}vY_$8t2bSBpLB}<XW+RjIbS8SQdcEN<6Y}K!<6G|e9m(m$q2bD
zq*1em%gRxI=@q9BFI;LCKhln{Uh}TL$LFJCoON33O&b@h`lBZgPjCPHI(YMkty25X
zy?YrH)Uuj?;(qBmYfaIP3PJxVN)b~PuO3b+t^O)HmD^UsZH3VEcz=)ni<k47EqCrb
zEOWWE)F;^2aEVJ%M_*u`-chAOi8sC(J&sACr5#fOosNK3v3F;5cG)aSI;Q?0&uwE~
z`QeHKhvoOpc(~!pqxz<)UW-(^X0^<FyVR@MGkDvg<>k7S`<#{;y|B9SZN}Bolm8hM
z_DowFJB@q8uByp5AAZr?5>?Q)=&9LW?q!dZX3UuW{H2iATHocJMQQc3?}xjdO=X#K
zHYrOqu2lEt@7BH2o0{%C5k30L>{-`>-X@29jZQwLLr(6g+v<z$>I7Bz>wo@a|IhF}
zq(17ReU@<k*Q$T5zSoR?Z@SC=PpR-fgT(tkZr@sdEAEPsHk<p9OJgC2$_$su`#vfC
zX|i71=@lHn&$~{$O4U4CT7S}uiVB?>G4)4x|7Q@K>hesoierOWpZiUdK*u%0B`+L0
zYNFRRczxEoR?t1`+JA<k^j-HgYr^Y2dbg}Ju;{mZd++?eko<rZUxaMq7b^40Wd^S<
z4rf|wx7Dnq{lw+fryhAY%W*ffYiWt6&PpnOSaiZlVztrXBOP9|=F5JoS!^xv&3tan
z!n}>5BHN!y$4%Rz&b~1{Mt7mlrHFM|7I(Jo==d~!(P{sGpAPS+So*H#Q`DW9sxzTl
z$LinTH7hw)TK_6>O3THsIidanCSI#%pYF}SS61P5V~w@$tdeZA{y+1TOy@mvW(m}O
zA6nt}=;^BIvvcF}YcjhmCKl~FbgX-${*&hyo_+OPT2tO}FX_vi8-iLBr+RGFx)o}r
zyZG6XEd7X_?}aIvhvH7HIaL<LU3)rMx>)Gvrq^b*^`++J_sbt;Rd2HqIvG5(`Ip13
zywi@4y5jO;HWc1dR`OUgXP)efWy@}u2Dd~9{9s#gbzkhWc745<{PX>|R++1Ni&gJC
zyXxs@fhkuSer$X#99g|o{@JCa;itqy&CX>`xLPS(@P;$>sH@MeL%(~yx>j|ceYCZw
zIKY*0!-j`hYql<_&({*y*mdU0BCU>ThXgl$j8r=1yLPYn?$FO}*F(z|PkFU`_Kcj?
zpZ-Tfo^85O@nIk9w71+6GId2~Dh}HwmV7Fn^+xzhj+2b<<(Ah|HCJ@CEcn*^D=%K(
zbhYZ8gKnnBs^9g^D$Tm}lsmHeV*gEj?&VdNLc_M5)t!Cn$<7q_K+m7`j;o7Y0*sdI
zU7Ib&=Iqfm&-~TjXF{S6S1G9Y&8S&^H|0OWhC5fam<8VJYaFcqb?ruZ-GqPBU;TY{
z?(~uW3?;wL?>bt~<0o3*{%v#7!G5`}FUiX?-%kDdRZDdLp|*L^9QsOZ2Iej7-b+?^
zht0caIPI<SQu*STFHu$=rK_$!>*lV%@p`h-VVjCsszpb%@A8P{cbbaY3cD@qJ}SIw
zZql-~_JR>xbx$gM<SVOsY}smb`sC`&_KTV4j@-W&TO#SvZhkkD=^W#sxzd$6DVG>F
z+;EyLrD^eyWu~>YdB5Z=zA1()FFP&i-~Hu#jamB{p*vC<YCC(ia=E<}1%FJjX;jc^
zuTPmV?UCZ4cg9UW1lx<Z$cxRg&y^7r$a*K{AszH;(Na^cuB?izCAHDvky1=+l8nAJ
zd2zh>w)0HtJmpTuhwr*p%@mEcxtMTOXPwWl?WHp($(dKQgy`>1I&t^)zg>%88$4LP
zovUC;+-ffc$&{%N`tk~mTtqvj-fmzi3DS?A(S5Ie^Bp^<)?E`;d|5X6s_e7Wnz{Gq
zxlK=8d`<s91Ml+v>VKpS=NKB!HW79;x#^g>>&Z(2LG{^nXWO>lP?+VX!0hq;+-bpg
zJ!j)AQbGkYe)||a&K7;}W53Df;vExbE^-K!burl!;kBMKMD=Vk3vYr&6pOX;Rk3v+
zkN7Bacjk&mU8|S6`&35GE;9d+>i4Ww;g?@@tz7-%weyq-2U9&-pI`lb)|~sG$tA%@
zH*3=GW?mCc%&Lewm?7c*SF`x~gZ2I)mtH)T%3QI>tiH|h@A@5DQogDYn=Y?@ZY<+v
z`sR->v&xo|hiAjKn?(CrJT!ILu%34j=Niq);U8VtXDwPOw$$(b$NDm%m|HFS{)^AP
zHEjBIS;+Iq+grh#Ztn17eqr@*($+Rn%>-86he=FsziXp&1Ro^7Zuls%_sHS}+qK!H
zYNt<IZ+;=v)~Yz<&DM^c6ZMq7Id7St*${K=!Iqt!JGw=>j)#`rQ!->{$cxtgX`RYl
zdi0sn#@Na{X{l1rQZ1n+h1@LlchoYbh?WLPd1UFRTvdtJ^q&~ASJYBv!S|}uM*N#x
z(^%L2&7Txg^DxtT?}G(l->=vI?QY%UJ=1=!l5vTeka38C)f3NM2}^HHzZ}$LT6A-f
zqO$#>XRDTMxTF*vt@D#(UW~kw#v+cXE>2dveIg3^9?oVtJ%`Jo(@$d7k^@^Jl<Hkp
zt8KWqYL?3U(D##CT*DStROX8An!!CKv3ye1s)@_DT#mlfYv=g3jJ+x=Xicox!hp7e
z3)Td-Io?pYD^l0!YVdUH)Kb^0XB9me1qBlv*L?c2Qfp<1%iWVMQ(X?QzxZ^!*6G$!
zW8q})_BO`NXW4uV&AI!sB&5zhGux<|<YoN2UdeOWT_=%~Mk+7wXyvWGxixR^m9v?R
zrw(0{yDYDF($OupdV9*MudbUlb2hySTYo;0YkQEv+x?fK>U!@!{Bi&4-)Ak=<sap?
z-_5h%ILCVO`RTvs{%5$dscHB8@B3H(K0AMVbY1eb-)j{Q`K(Yic(i3TW3-^_j{P%d
zY&VzdUhN-vs6IK=>TsxO(aknn#g7(VuRhLNDWtP!Ua|E-wcl}zUMMbDwn*^omY8cw
z6%z{{*l-`?klFkrQe(oNDYN&!jyL<lUfk|^**`*S<>hCq_hy9NKW%r`DJ0(Czee$N
z*osfB)8k~$zLCihP{~?pwK;fA%%rTzJR6pONbsNh<@*w=hbr+q>rGZJTW?sgCUyD)
zyMtYGe|v^nZF%~+vt{Fr@0)iSZM2m&%?_P4&tuDq?gjZ<TDqCtqrUgV^|-f8ZeY;$
z$g@yecJcNuDd+EN%u94-pRL^F_n%=;(t*g>+Y3)t=&dwZ<|1;fX76pW-~g8>*|Yh_
zxw7IN@^<7-6qsD0?48km@?}9i=OZ@-^YxWgaue5|dA&R9d(F}Nce>}^Ot!sI<N5u?
ze};-%l5;w?xv73LSaeRvp!oHXjSj#5n5JuKF85gJu|OrH*ZF-!qV|rn>sgj>$P#!P
z<Yb#R^=zP~<588r^F&_iY~}T_wVC-tYDKwORP1!OkG!jtwOrXBiBzsNmGJ%0zrQ}|
zRF%v3S$x5|r=KpBcZ*(g;_+{m)0%5|W_Ru0w&+xXPkCkLvQx*TYo=5<y;M5cWnI(~
zDzN-waB1h7iRP!AZj`-k^ShR3bU9+tfxlu3FOAfX%t{Fro)w~W`SP=Ommh9;lvO%I
zuwFjRW6Ke%D^EWcY}5;{n=ZF-|A{FtR$Z0Nv99;AJA3IlYuINNH+G2`!dbh+yH!4}
z4*&S%l4z@wC`-w=%c0KO^V=>jFR#9(A{?lsBy{>gwR154z4>~%=B+|;6BSo@R6qDy
zuqh%=@IyvF(|HAp=4CTFg%*F_X3}c=E;K|)J2&vrx4Gvg%dd9Xt-F+A=hGuwxcHYu
zRQq0vKh4iszj9Ja`(hpcm-{;=f2mqsG&^2%&9VhAmwUDDTC_ZOvaPGWqj;#rflKqY
ziTu{tcuu&KpMT*3MO7`S>PIto`Bpvq+UDaF*0AsFnb_H3<yHk#wpSf_X*Fd@Y38fD
z%QcpVMpxzvPPzMRsc7&Gt5w%d-^#4Hwr2r{a!%E(!r;)jvam(<(FZH^U#@z}`HbJm
z=5CU$*ox}iE>k|2=bEYH7xOyBirf;J8Ov(nX*X%^qLgyaKT?m@y~wq5I<(*o`}3Sc
z!__|%w_OVQdYQ*_x~uH9gC_5KrXE`G%hh~F+o?G5r+tpi$N06^ORTy2c}Zxe#xb46
zhg3NYFRyeJQTny-ZJfSo`{jD2%hI<mrHbn~Srl|U{2W!Uz3a4J-YOOeclR(Yk8bg~
z!F)STsuU!2Jz8>5^oZw5k!R|G&%Jy!m4*8lzCMcRtX(l}#<yAX!#!>^a#!q~@^B^h
zifLUFmvdQ`MsW*!z0|FbxObvtt7ycOvumf$ig;kpd}DF<<Xj8q*SZU|{REdBuYVME
zJESM>SA`GgYS(OW>3KR!=6kx;B~Lmhc+vgr#3r8)<$0ZlYC{E&h`VWvM!QWa3FQ>K
z<#j@Cnf3*dZtsA;?bWi^VxF_?x+*Tq*3*4T?6W}RgwuY^kIRG(r_9OODfU4^dr5e^
zPN3g1-4H>Q;H6&exmv-VA*umCbJ?dS*9*Szadk~xdcWIDYSp#OBS+aAj>fQRO!&T0
zcU7j&&ROl#e}or&nV}@>6gPK{ZFJa#ymLjaPD&p-I<97Jn*8;#lBq<;UukFI3Gbdh
zSjn`a`<T&*_ndn=Pig#T$Q4%cY!KJjH#^vCz1hQUQ}UTU#O)DP{gV4?dVTr3I&uC>
zrpqVS-&y;#SwC-aUeQM(*MqK|JC4h!OTKQ2N?JDIvp~nU?&@pZJ{L2m>3IIuUOk;x
zS8v+GqCdK<Y(f@Zvo?lYU8b7g&-HbqklClQISOwcuTy$Ay=R&6<Rh9DUSjLhv^hGn
zLbp%56fXYy^drxYg}M?Qm+u|f@aokT%U|-Pa|-<oJiF>!T*GSu3bPZ1Qgn-sAIe;9
zs^oFrz)H|iG$dFcHaM`Tv(9k$-jC7co31Z#@9@6Z_c~L;_KMn6C(n+bN%vCT7VSK=
zEIo4bw2D^d^6GLXPo-@NI}~MayG<(ma69N?_i0}xVIe_%G3zx8?{SxQX|YV?6u9hP
zr+2BxA+20{hWD&`PBvNnq}Nxa44U@8UK_70Bz9!htP~Zi)@_r7o_^|YyQrCGDATlV
zq4Q=jp~J!6%RFS*Y+fmfoU&*a)v;ARRIikOr_`)s-rG~BI5m`dZk_2qd&*|p%qd?h
zG#{xPzc|@hc!J)Gu8BeGm*giO{H>ZD#_`A}qOvlrP1R%C!)N|`^XvCsSbjF;_{GWT
z?@ATkiZ2n{Ueq}`N9|O>F=wviiRupxg|v1Q3f6Uf&Ag)7Ri(L1$#$Xm){K&~ay@6b
zmia&S>rctdT(Xm)`GBmCOwlx@qv5~KTs8SSF;8ANO#RICBO52LJl3YS@z}$|2Akzp
zZ90`DaA}iD%&DTQ+b*YDZu$^=r(S5G*5u`!L6J3=GNhj@EqirDbi<XUUR?`UM@JiM
z-<jUl=8)F0>%tA5Pg^`68!1*D-E*z8=yRyY6+5lA8+-hNKPd*Sy!<71^4|M*FCW^&
zDH=0Zxg`D2ZM6wIFG}>76?WYDCM@Q9eDSfwJSUY|Q@K>EN`qYNwARdgR5e#l=A>$H
z{UImkP^&Hf8P<lyJXiEMxBlgt&hmp=d(<{;Jv>upQ9@tp(;3-08G*SRmg0-2d8uA)
z6^d~2$a*iB*>_)eanPMAOU6*Awr4swvQAy<oW#h|*HNut>9O*tU)sv)557*)*i;+a
z!luS`N3^u<v(eENCjA{9xvJ79<^@`H`q(T?v#-w(ayooqM%B?hXWv%nrF?biG_ZKJ
zOlx}P%ih~N%Q`M^|Ic6=b}M|o_4TfK-PzK+CcQWuzC>-?rm2%{)J`4YN|^HDXT_qm
zY3xjkFLhc8>#ltHc8N>oow%=yf?3Xr^w}@@@Iy&u-g&EKlMgOE5u+rtc=6T{%~MCG
zO_NHJVcXDgN21=~xaMpJA9r83wPyprcDR&_ud=(kd~x+;iT0!I*Th;|uQ~X<VxMXo
zd(H22!#ok813ZSC(iopA2F@<k`r&r7_oGiqkcavuwG-<$G5?$%eD!YLrFxbewaIBS
zT%JT6H?#^97R!69(#iI+X-QYpQq?WprFL7*oJICpd~rPK;>jpjAK;O7bj|6+?Zs?u
z`_w)rJ#kS{QEm?xI~`-W|KUsZXZJFi&Kth*sAY|lXOpN<y1Oe&ZBf#quFxHAlU6!y
z7FloQs=D2%yxb#1NNej%m-9-_YSX{mlM_`r;Wo!)tKRp<FH5WTYCN9e;IO|&Ln_t(
z^R>yp*SfiXNqi~n=JtHSwf=h6{?u2S++~E8d^`Jf&g0LIF6&*J;gn>5Id}WL*Md*E
zCYH!e%-iN#V&KTNwpu@Qt&P&d^-cd78YK2Ho_ViSID`4+jHIqzCC?p>9#}M^t3%4<
zt)NtS=<lZs-wUrfu%!AX<5E$U%v*<_o7}zRJN-f<kJX|8txIV~!(tAdWj>g%mQ?R1
z*Ed7-zOT32>3g@#%D?;1*;i1dbi(%B)4-obFNF((oBsJ<cvH3I#JYo4UY1*G_G~+T
z*Qr2$id=W?yJD@0p^hb;>vHBkNoO%yZa4dke8ZlcJ&BhC>K<P4bp0yq>$D_OX-Vc4
zy}<WT`Z6;Y7b~rt{4;d%>DDC%D@4>-CN;b;slPf~)Ys?ZCbu4k!z<Q=N2VRsKGGt%
z+Q&6(@{(0ccAruY_~|}vk+xV~{5}iYj%SzDFDB^z=ABb`WXfr;xjOcx4XsnGk9}C_
z_4|<P>EsK`u0ERMGdEN$&~U+teQ)<&?AUhgQXlK}Nfp87%N$gcEjfeY^j7u1y0tZ4
zss0>$zWOb-`Yqp8VuW@*1s(5vQL=3Ji%qA6j+U*Q)ViWhX?5uu?^y|YFZ)%Z*4a#$
ze5xz@=ZV>;Z+r<nz+B#M`p!esV~SwV#1B`TQ)NQ=xLTqw$Cm0ybKR4Qj1!u4Zex>w
z2G`W@Yt0S^^JiWv%b2m@z&($BIlGoz;tVy??7e(S{hFBhkB9Y^d)J6_3GQ0OxhEs&
zuE*8i@d<xVcTBXq`shDH#j(|2j_6t2e*T_2_q4`~DGTn1??0W*yqJx#*W_V7w^fnn
zg}f>IZ*SXF&K0dF@FO#q^+D3+c`G~E3%{lOld@Z%_W0}C*!(#z@v@dnuGu|xn^An<
z(rz_N#IfBK=Twg^3f~@RR9P=nu(7E%^jFKmti1Pmt4sSfl;nuBv`?}PTR%~BibmH_
zU)8{ni%*sES>={VB`}$kWpGSi<)R!IdAzGHD^lV2qx&0FdD3QhHcqXZlouNNGwX`9
zVwakYV_arw<R#uVjaF;tYq^?_g+8Vf$+PqB-Ey1TGf+WDNp9Iozwdfaj!&=ux;AcI
zuR%~z_@tSot!tLP(s0&ZX6?lvGFww-AIo$VSF`Rr6N9vtwJOCWKGlv&bO{xFnDue-
zziW?{xNX`Sw`{s6uTsdDduFGdl&9{y_#xZyKf?hzgH0B#oxKg;bPn-{s{1_*d}^O{
z_0?ZtUg3$^<>yXIzpLk${$+QW>&CH#tLwWzd!=od|LwqsRkB+{9(s!>ylmgNqS$@a
z)n9rtf~BXAiAOHFDiwZ*aogWJ+lnu=oi=}#va#qj@7d6n{C)Fzx2)+1h=`2dDU{W_
z==ghCi-UU(*l6VB+wC&?cxvrCz9g}gm*UPX<h4H(AzHNZvPkWd%h%L4eqXonW4hz5
z)tmR+oLPTeT;)A?t6tN826q3ixv3^j2Xm!LYaiv6?~M#v?xOW+yZ_hRPV3&a^E%l7
zExUAn^27Bd+CtJ+T7qAu*t}f*!*qM??6BGIeAqNzp4HndyKc??N!K6fCcfIRb@uUJ
zKi3?Y?)xQQboq~?vJ)m;(w`={u`1MsExts$F4u0w*2<Y;tLl?$wCxK0HkxK_Vi0H0
zV+vP4r7~l}E$78)iUD7vpRkH9HuxLc;4i#pq9Bvt>fLECnnHH2Jgc|b+VP{y#nl;A
zXBWyuJnHy&EJlA?)#=sm3;w!0^d>ntbsGvPy$`WE{PZpN>4efti$e;(d@JwloqlD5
zI!B>LS@$a4`5duVW8)syFLf#rm}~p+J!kOUjsF?CJK5A2x>j}kK6|#5@7oj6sVq!v
zro|l7E^a^46(bp~5OCy&MZ|xG2UiW^nGdY-E&HUhVO!Qq*Z$SLUW>i0I$E-%x+cnQ
z<<~b|{q*@FRihnU$+PBf$>uNf7Ak7~IWtkJ`_&EBy<c4B&fd_mOEn}sU`o9@Yf$SW
zrPZ^Jr`!!#HY;lH<V#;egRTFGe~iAE`=Gfim^~=(s@sF>mriHCSh;2LvURb0wq1Q=
zW8u>iB(-zV=~LRmDl1gIo9FoK*7uKHKBLF}Ma84v|EdpFPSyWgXur!f&2r;i{p|jV
zI-gx@zN+agILlWTP<6(yaDLCaea5GQ&eumqyIMN#I(Bd0>Ed?hP&>VBr@W~*xR}x(
zbFb1h+9y6Wcg7^I^^;d$Q{$WI{!F9vm%-28Uy64{;xv@(MZ5ML-!(1eXzMq7+Xx#m
zjaapu$W=;eTT@bEzLu|jX|=>+We)4ZAT!NHJ2rP(L>`vs3p*_1-RIpm=iEn^J5{2;
zI)q#5vm&-@%;e0~D!Y2`YmRPttA&gD^M{olA%ea(hl9o99<6^TUeBu@>cP?Jcqrtx
za3ELOYSXB;`c3Hq>-7H_*Z#Y8`F_?0{hPvHl6PI$I5Um$udcsG^w}TFayN%8V!C-Q
zE&Z{eRolvgU*j)Fzt8$0@{xN{T~B$m(#$kgd+*>&V)dV8Z45Sgi>JL=<Eng_P5JmD
zLza(WVplnuUo1MkZg#1h(~-%dB1&4Bfxi0>iFX~0+$Hzyy_MPoH6<${t;{DYcOCOA
zQuwi@$7|LSugu9(tB(3jw0$<K@PzB;^9NrkWS4G<aN*q1(W$mb#p6}zJ*kq*OLpIC
zJ?-~Ada9B@_01Jg^@??eRFAAWW94@?cG|h8U9Yy^4U9U-%NxtOM<bl=yy=F3cI{lj
z)xw$aOkcb|sG9G!TK)5dlUH2q#k4!^Z^id!U9E9RHQLSJ{Z=@tdzye`XuU>kV9uj%
zHICi8-fhqhQ3~a}`Z4O5<x~&u(4{S|$;+-eZJJuHv+a)MY>#d)qc8PSBPSeAP!Qg+
z{DrRb8T;K6w<P80KRbPYa`39loJRMbTTh?nzeXqX<G!M&5`4l;+5()4GFJtkE!oxE
zGF{!(f9aFoJ_-Ase)QTIf6twJPG982>OYIOU6U!=z!Kg2eWti$zv;%nZ4tMW4;-AG
zvOxIo)QP`Nd=60h8W^ze`_Zh2wes~-Vl9_m%T_G9vEaSU!&e(5Eq4_CN~;vEd+W}<
zqhixKS&dSmE}<3|m)KW3S8e<!?=R|i@U+L)yog@cE81l<r<Q6x`4Cy1pma)g;+5G6
z4;KEFo1SOg{ljsyPx7bY<0iY-d}jT#rro0I?4p{~JFGvArv~mc`p?k!=EaAp2G^%X
zFxM9=|9MgQDfODzM)MsZr(f{*$gMPsSfpkilK474+jrFgr92n*uycWT^S4H4%gZp!
zN!KLJSG?XB@<`}tRQnH8G1>d4qV~ow_^0rsW|7=#$#;!@|Gvpgd~0yJ_hqwA!R(2z
zmUQx*7Z7&YU;QW1cbm?^{i=#*<yJF1dQ^5){Nc|-^{-80S~#t(jng(OcCD<~VEy8m
z(A`{aF|n|Q?+25g_qptr3}*W<$>!#U*=Fk&_1w`|$e*_9?CljZ-hJdwJ^f=h)4JG)
zD);X<oDKnX4UE3dy&9>m${x1v-0QU5Sj~Ilf5m&lHXZVjUM^jnldZP)wdR*Nn|;|e
zuC1E`oGw1dHLd???|U^a;z+~<wyTTY1c-9jyLGih@9+7s=h~X^2g@euyqK@D>rBb6
zC0`1To}OYG#*xl3`NWw+pY(<HFFm|nZS|sm0#lUqJJuAnb11zs;|p8;T4U9EFUe;s
zW^U+?@L>LQIbH0EMP$mPEAo$6_Hu=-URNreHc_bN_B5Zeo9hfh4%dh4d6q{0i}m-E
zDU+A5O|!Pxzx-;!cP_!5K`#Y*_~zQ&oo##X{Hq(<CAJ^G{@64By~Os~drb0Q=1yb0
zqq(e3t0h}oeg<!vn%_c(<)sJ0uDRT1J5%>tRz~U8dWqA|3=Yj)qx4{=j^c{wtiY~A
z_5wH9D@B%@I-l6q{#NQh?9(|$^&tV3_tOrXJvYr~UDXZtg~oqBm-Z?9O3YyPNLBM&
zb&6B)zOPGY@aa_M)@?y%TdwP_>w0taMEF1dx922G>u*gK`jIO-d;jA8I-gx@H74sU
z%Pvs-dF0m_=fa5#ZO%DPymBkZIe1xL{4rVnt*6Y|@9KYv*|V@LDzHXI)vU8(<7?r1
z4tuwSfk_88?A^0t&E);dZcY0keeulocPdh^K0G*lueI&T#JP_=XVu2<adI(Pd3Q<m
z-nU-6x5*wVIDh`I|H)-XI`(PrZ=K!~z2@*t{_LcPCm9NVc#mFuCGOYJ`iS}T(``~~
zcj)FyJ@_&EL|cr!Q=skQt_?wquDbW{a#V`O=`Q|QAHi(PvD`wfPStN!Pw8ZiX_G|w
zW#->fI}$E<W=67HhT2Ul(>9&kJDvDBE3PT|$#Jo$EX<WXeA?G}+j`T*;`NqJPq&9&
zs#vv1QSoqCSm~ZjC1o?4-CB)7nqAGav*unCoBWV@*3`yOztHyOzjQMvN_FhHvi$Dd
zdm9b%^O#JYy{Mn|ncMd0<JNSB;Fs(_a+<Uc8JlzN2;FQcxw5Nfo$!p?ld|}ycuo4g
za@&>nSuqMLrs%u*F3p}b<H$-zxv~k~n{<*2)}7ANO`Xk_Jn5U}fxuLuPTyD7j;r*9
z<CawIE_tQov+|kGwj1^p!OAU1C4I}4R=66<&IuL!ETwlXvg5Qty>MymvPA*id^#q5
zuemKgA383VIAgJ7etU(_Cw-Qk7eypLbL_EYIVq&ow&Y5Hhevtn_TAf#YRJAg#3se`
zWv^Cn*TTS-kGq$2-4+U&b3w_co0C(`Ze7~?_SSpFN3VW;Fvr=aBU7;FaAp0uHNW4j
z)VlcaZ>V{cow>XD)n5Kc+h_F?AJ+5sTtE5atn%57G4hrC>D+S^*U#ToDBZqlR>q>2
zrXpIwQL9$UMR}bGe0{88zvH~v#;A_TiZZHeY!+t9>@J)5Bd74<Lzk5zSA_I_%uEz|
zvQhtNyzY&&Gc2=Qyg3biKFNAvv{7%LPplG``IT3T=3N!>Td1pQ>7BbEJlV+UY5muG
zo*!f7Ce13&y1F^of4y61w@>D-h)2^VyDwQS@H%*l^QMDFf2@oH*I&JM;OB(v!Bbq1
z*zA23o4c{s`pne-4B7s#?b{B?7u{S_?-u;(KSReInS#4#Ps=q_HVXcJ@#|35YSGNw
zKUbFSyZL*m*DE&hiNDTX`+VnIu6*mAoe`72R@Xn4oTF^uEU+QUb0)L!QuhhV4K+J@
zSBIYrSk<wtEAy(y#Nge*cUSK*<BBV(J!C54FgIj{OKD-!s%7S}EqjF;9YxuXyi^L-
zcPXD?Jm1K3wwcDgE&i-&t(SxavUC#XW~@{dTei@pW80<BiY$47E17NQgLX7D>{({>
zXnA^O!}{s<mFDXAJuf=lJQY!Mt%J?)bI3xW`y1bt>@~Fg>aEwZ_mbbar#4<+YD(=U
zoA*pMpO9D>yy%?KHP6pJ&r(~n5<)KAsa3hRb<V+Q9`0LYuL}HKZRV<;nK9>#>sy<p
zYfq+k=u9-{@l`Tcl4fZ)x9oqXBAI=3&#~05@I!AjT9w|ZT&pk0d-*C)mMbcwTfE~{
z=xYtT@6!%)@13c*=}l$$@<U5Jjb3va{;Hdv6fB}D9&Wgz)$#0EHOBaYdFOtM@(3U5
z+gPCOu<GJ36)oQQ2<w)W&z?zbyYXr6D=*hi|5oO0$c^4JyW!=dJ9Y(|Q-WLnRV`d8
zbmD>Wb<d8eE_Xi%y$|-as=r#fGj~J2nZN#}+Mv6+aTn5V>-^YQ(q7pu$G_9*_!_x+
z%YH5vU-Dwln%T?V1hr?)GS_%8InY%^s=TZ|%zEdl+ouy*U!N7IY`lAu-F3^9iGso3
zXDlz<^d*cZpKIS@-;j>~469~MJmcqHTx^=gR68TJhriplZP#oiKgm5lmvvL>JukJ)
zYTmVIg@@PW7c&1Dw09qhofP`SrPWY2cV0H<WAkz|P4UW5^&~}A5yjIT9^F$e@ZT_;
zbD+9d`Sg}EYR;jqe7aU;|9+mn_c8MO?JrARV{#&A-}#lhYMxr$y3fTODdLuSk$1Wz
ztNUZCjyv30<Rra&&(YJ*o^C2#&lIHa<3|0amb`!YqP5?RzLw9p{pj@6nxZplk{<Gn
zm6c~wuk8DK!M<tHE=_^16U%=b)L7JHU9#onKcPd~>t`;wApU(*t*yjLUzM0=7WZU!
z3-?)Db5E*r@>{j%Re1zM`Qc>ia;pe#ePP}s(;jIFE}u1biB?eD*}lwsAq)MF2Y=lj
z5n&W^uik#qbdU0xI>GH?r4My4RejeNR%B$D(H-{a$vdGtrfM?<IV(M~K1Qp&7YmB!
z*xT>9Im&O=+|QQct8VchWM<tM&$?k-US?O3Nl<*4qH*@7Y>AXbTq~6B8mgL{nk2X)
z^N#ZAdmH$^J`UJ%B$c@+BxFfpaCgLv{pA<7|EQ64tn#RztfZTlvEgp#ACt}A{Bx7V
z%?{02{p_%K=@r>cadJ+(Ym+Vq>`wVEFk#w5xo;OY%E?v+ec0U*wW3cpYkP#ve}>Y@
zvi)39oPtR@yX+rvJH@BSn|!#oeP?M?u>z~iVm?u>Rh897df#r_saFJDYW0`&Uvg$u
z?4B#LLSJw%{yuY4Z2hUaL`93qTHSNhW=`7c**pKzmK`5h1z$7om~wfEd#3m*)94Vd
z{DwVF*9Bwk*`f|_I`yEa=GbeAGV9pxLwqX}kFE*1{MzvJQFW$`))EDa9KCr})dO1>
z>fh!564|$E?a`FryUVOQs*R-D_xiS&CmT9Fc;Bz`V_i>(;PPupM_-(-FRZvddxNF=
zl8X~VpVwc0Z6GUfa$ffAeS7CWkjn`ByLVB6Im`UL%YAzv+j@PudhGH`0|yn!{oh2b
zbkC_z=DD;X``WaF5+A>OR_d{I3aFh`cQ))tx@Vz}(<fWC6H78z+HuVld9kta(0MjP
zH;;onVeLs`^2ZYLlr=RjiCt4V>2|t)NASuuDo!&wCh}(}sh)BTZ##JNohf(C%sW#Z
z0~P&db$D|;5;H!rL1XchWxtwUfOZacrs;h<ct|q-%!-x81_vr9z1!u*rL;vdQKkFr
z_ROklx>IiI1%^w?*etx4Fm;m6Ik&lfUDbc4{XFLL+2^W)xrMYrY|xhWN3MbOyPv&}
zu1`33>0)Z7++^)-ZnN6%cMIF6-q){q%6&#<(Ief~i_=~@KMT{gEZ8k1=;3<cdq>UQ
z+eT-DbtE$jp9IHvbQ)cIviZn-ZMVxa@AkTIxSFzb^PM#Pcyv39VZDGcKl6+ak9pEG
zUJFi=-d^xZoHMY%HL>JHr`2S+EKj3vYXx^pP7<u=pWey7^r+D#v83f8QGu10uH>m2
zbe-!EYF;d}IBcWAR^C(FG8RpgcQZbH=jodGWz%ICe!DpPcB)!>YxcT)o9_`(B9wA&
zVUV6ziRXkpr?(|auF1WZVDm^zEo8!!Ew5+)w9e6-$F$&2s@;T5`B|4G=Ccb2Uz{8(
zvAw<Ur+?d@dG%9Hs=3T?jq-oT8X~_nQrRcW_t+yL*{xg}mtRevcA-Nj_G;$OF9#D<
zPMZ7;n}7VldB5+~{H%eBAtJ%yqN?F{6O$gqUTV@k^wfLW1nV^c63r`~1w>@<^^5(!
zrWPxdKc(pm%hDHjSxUp(y>6Y-dH8wpC9x2L>*r_bb>?mBD{#!NmrGZ3TM*c$FLfuP
zmsxFZqLN^M=jEy`ubw@9cSE?M-*2^#rc@SZ`BbYV$2mE#K9md%2;ivx@am`8UW@r@
z?m`Al@rN^}^c(MKTPc$A@$j`XO4?@PE=t$t`Z5VA%DS3eJrj1lY|<YygAc#>IXi=#
zELyzg+>W`Hw|D0}WqpN5tLs<In6jETa^=Nmx6T}Bc<yiVVyCLV!R1ZUubv8a?y9|{
zwDG`_n=wuEROY)x?Nhcsr`bEdU-MEb=kx6*yjS<0t|^_XExe+1nJG{0!ezI(+^3%A
zv{JvA+H8ByskHmkTs7kg&u7~uK5ojIJ0oe%rDsMxdQxZ8=H|WX6jq8_Rh#8@uzvT&
zX%7VqO4L<WuITW-dM|nDMW2s5{xir(Oxoq>H%Z=V?KK|tm=9^k^u;1??d+VBC(gd!
z+v3p)HLKYj!GgMrR6_b!C$rdjPitlT6KJ(_k&i&l+_a<j`YzT5H_vgtm1Z7!^vp)q
z2e%D`KXm3@4$3Wv-hF3@S&5`yy!=JMFG(lrPi4*O*rC&*>pw;JncK30&o&L$BwOd~
zHg&n=>$&hEZ(O3P?%GGe(>ayoH0HZR7w@@ls<vXfeAN9Vy3foj7CzG!EBF_A*zHDk
z$HtYF9#c#o-{|hJ{^T7|FDfXseAcY)dmDmYCm6h#XgB$h(^3^BQ+~_d?fVT}7w&O2
z7xlDSrBuIU<;{BuCpOQXHE-)RXQR(YpWpktKWcv2s+_cMvvn?iRQaWJP(E+-#H7co
zN;>!Jo&A<N)#<DFnRkjY``#{;i}t^F?f16Bw|e%O)%aRfF1lG=G+Xn}f~|1@+h@Fg
z$ltZ2wQEMGT<0U5$3i_j+s>R;xLYxMQEaSHUe}aK?Yn1m>|Ip9f$6KlJAoUwoZd}n
zm{hS+s<gXw&C*M5iwrAEUFV0Y`W@9=u~97Wp4yo;rH`2BihfixD3m$oH{rV7v=Xhu
z3xkc9_0F2H!g<*&&y`!;r_JA*ZOk??<znk%=Sit8g#w+SuQnWcY^;3yQrqfNO`)km
zieIDTEI*#@J(bOt`%%;Q)4BTouKCZ`ynU+|e)>q@m!un!A~W2zPtBV!^EGSn(V6KI
z{~6R`jh>lRbvj?3nfQIDpRTD*tghXb87ov~YB)JL2Tb^pbJ57l==s*;yJRK{U7Qwj
zY|Wl)r7io9xhXZS_!K8l+MU^FXC`s6=Z87tVe2P6K79w;)b8o*UhjBJ##EhUX1(!c
zC6yCdm#^Hiy%gv#+FY*4-fXY+`?!Fp<`TDsLd(rAd#|_r_}6^7w?N2bq1BoKSEp{?
zQhaw#QqcUHwjH%Li~sJl`_GV@%@9<x`Zt$dPk9vku}Al}u6)T|xp!V&@r2G8##u3L
zyI<Z7dGTZad)*~VZhAC7()eX~H^1?l@$aa4^%J(wcG|)BtY4<^UFs1FGrdPOMQLtg
z_rzA4F7Cflwm2wYE@$SX7FW;A-nbRFcE_8rak7P8m=h$Dbt%-N<LUDBIY*=SRCern
zdGuvafZMDrCEc~lmK5(k(r;W`m#j7=CC7h;ss@jq&LeTI*3%zLXRCQ^kC=QdXwscU
zQ?A5Gt(2>e7EbxSZ@O$kr|==BO)W|;E~aU3HY`h?y?Fh_))MVWnVmsOD$dhqT{)Rv
zZ>}XV_vhjxeiK)?tvvbsx3{<LQm+(w0r!jD?tkab_$Oz!e2MO}Py1><m+~vtElX3s
zdL=6<lWTJJTBRjBJ*~F$Pg&FX%5y3!t7fsk{@HGACu_q=kLsO%fOK7ar}yJ+_YeE#
zPr`rH=FRtBaYR|K&FGQPli5219bG&{zOt9id%8+qV0i-Tm4gorJ0_p7RnZDk_H_>1
zrluV?C&-Yuxa?83P^n<3XYeW=R)a_Eb2ze^GM-r#L`}_JdZo}c>-(zPPdA=f66xuG
zVe*S^wo9{~E!fWeYHqz!YSDY4ny06_?ggAF>$6_+>T>TIedbxKsvS3_ckiBZZS(yS
z!DqcXEAQpcnza3XwbJM9Gk!hfpH-7{mSw+%o8dCOyFU*<)>wAd?X9bli>Fjarre85
zCclm*n7;7-u(M31$uHSs!lRdlhu$p~l(=G;TxE5_o8Pr9Ch}419F8?<%JurO9X=0L
z?inq8_#(n%iIb9-`tm@*vf5W(i#|te<lMb8-eKk>(Zp*BHDMp0Ggkx}#?A8B^zhJy
z7t@7mp4s}l7|y(;WSyOLRzQDqdf@Jxf%X?$XM25k_Lcpy$~}YQHj%6Qlef$<ma{zL
zH&fHp(D$;b+=K;-v@Co=d?w2!F6o|CzuNq`%FV)iJfA$RIi~e&3_h7Yv#fZQ+%k5@
z$QK<YO(s{{1%r--i|x6W^e^bsOC5g+iND<%bFwmC@h{@LnSH50JTPgAcdm<P#}%jO
ztf#9Eb+4ZK&{!q1WWL)%pDek_vd=3Hf6-+*dSy$gpjnpYvFr}*q=L-H)7HMqWsG7w
z(^_wDaHa3k-=vKn)@}3Ezc{06&SArU<(s~iM_;{@RnfdNZFB0z*52!y{uy(2obf2@
zc>Cthe!+^hYx36lo?Vc;)W|2EVbAo{yKb=_ylrlAe723)yyS|rrb?gm8M_1wI?daa
zxYTBvuP(~$RrL(@yL-ERcY^B^?}D9W8D)-V?Y=GOtPg%3bi}eq>ECDlb*r8Sa*C=x
z>oo9`e>8pWj?eFX+f3G-b;|1UT6Rw6uA#2UmsiXEXRK8E+Oa0t?d?;QOY%osW@rVk
zxte*&U*(>3q3gNDCyI~6Ki+)gitmoeO1_hnyfjzLm~ch&U(Xc1_xhXSe$VrIl<d7>
zTdMh)rTNFamz;|*u0Jx{d}B@Ol-WKvwtP}Lo7vc1?i0IYrpl%)EhQ&s|CTj3<tD0@
zB%GdM%`stF$j`;W76+bn_C}oIy!FXNWkIjaqosZO6mGsf>a%?J)C7rGZSQwp8fVid
ziY`7Q7UGd5=o5S?(*B{=vuA#XJlVY4eezzd`{H6U;j+K^tjpDh=OqQzAHKz5+3@|K
zlGgrLV$wH1E<Ee7`o}rh6IyXj%G(4!c<j9%rZn~9>DF}%K-*Lg?&F-EX!P0pN6(Im
zYsrTSzH_=36!}M1UsB9k#q!e7)$gTL%EA!4sP=1{T=m-6LMG@fwaa_0<@Y1m?r%#|
zY31#+87q%!B^-XU&eLM8!GmOt&Gk1A{t0C7z3JN7#d~tq$&M9sJ=eId(E4qax?`<K
z`R?%W7oTrW(Dzup`09#{{HaUdZ=dy<uhDYfs`r8VORg=OD;a$1%+-${H_vVCYPhU#
zP%`IUeb<^Tg|5QB_FT=&R2EjQk`KG&xN}GO^GdDCMHjc~&r@-V;X52|vH$v-Gx`-5
z9@k&os1or|rf<^I-=EIj(@=i6r0T%W>U+Ao*DT2EVp9!WwbFm~u9JK}(wL+iRsQBa
z)Bch4Tq*xdj!ycSkm(CM_P0OM(GqGn5UJ52lqX~AYor+HY8evKvAyVW;+cn<I~|iA
zy?W*9spggRq*FY#)2QXvPsxTAKfWo4O$a`G>SBLp{UVw0iDD7qtuOYpXRR<=ec<)g
zy61{&_F1cPjdumDQu*y!v*6o|^4gRC6drjk?{<sWRwE~Gx%tDCmA1+I=0{y)UEON2
zGEYluQ{y?;f_IGXdiUkDe>J>%;LJO}@+0k5rk6R}-+g#j`fD3Yd|;5C@~PlW*W?~K
z-|L7z>Hob)$hWV4U8!KeyPPh^9hZDJUg78z)GSJhIqDl`?tE+t``@AnjxVm+52wl8
z+8H@vh2Sr{*>4`**v>wG=eg!hshhTCK1)vSnv!v~Gx4`U?u7{_MXoHL(YC&9;)bjj
zcaL}No8I?kW7qF_Jd5-cADv!fy+%6Di(^Lk#c<nRAK{IYJ45T;T{qUN-S+KWY$I}C
zx<+HxZRR4Qpo|*}Wi|UBz4#qkZMLTTg7ceCqBZw3W?j0|aaC9UY4@txsnbetFJ?XS
zO!;utiCtzp+NJWtUb#&_U0(Y-ic|G*ueV>;v`v{`T^D?0DJguuV6)zYU1tL{wno2r
zv1Q$|E6NAXS5&247Fdw4?;Y-Cbf>=6{!-bYkeiciyM*?e>{_$%+CA0-Yc@wjd)Wm9
zcP;%Ra>Ht0Z-1y~u1{v$+vV>ob69s2>X`~WSHG3{^tqbouFAX9PH(-w>|N2WUu#o%
z+Yjl!+UxypZ~U^=YugrAC?Cvc?Oj^0_ER7%;po)<^h9R4_g#vAYiEaP|N8LG-t+f1
z?fTgJ&6S_4ebk=$Rs_wsX|gYAc5mpih=n^{U0Q@iZ519(^qX|YDrstH`6_us+0?)K
z8#NkJmm11-e48QmJ0t4P(rvk-v1$z#fvGYpo(S%=bz1Fff5L9<{Gv_XEV+VWu41C^
zbHdr5y!;*iGpF&#N{5|GPThHVsXHrOCU0$-=)*<zS1)Z}t|aB;9G-sl@`}9={qJqf
z+&NLH)2`#q@@r~Z_gQT`FQ0p}EqkV@NqKI{4T<}4Qg`j*veSIuhHRT!z@79|GODIW
z_E5%J$-IX89$%^MUyfT-_Z<@I+0EXqw>iRl$zk@mOScl)O@b~N<=OcLEL*vJk+Drg
zbcfholSg_JW$X9eU$ya2bj4$V7XG9CA>LcAK1wK5*Vy$icfZE+RSWr37wCzxth;|U
z{ad0>RyvPGM~ktjYQ>}zT}}6rlhS5t`#R|f>*c+jvG{O^<dd4n(kM?|QN!m+ADgcw
zEBEhW6gag{%17t^$_2(jy+;MZmP}hYt2MB)-J_*8X+zOtuNkN7AAEAZs=w!&-pAlW
zZ(`n^PU&vo?s_#{Ztm9ps%t4-Q!{ne*vjnDJ>s=$?TZyDqGq|PWLRbE4~9!9_6R6e
z=yS#<I+tf0X|)SlovT$|b|p@C>!fdOGp`=$*OT9pq{Ha7H2i|R<hLBg-C7}w-Y<G@
z+JEwC*1vgS9-F50ug%?Z>vsK-D95JESvxMOvpxu)=v(l+`PysGTh>O2jeCBYS}i$0
z=|98M=TUWqb{n=e7cPqac9}0)K(kQ9Od)Fi-su^A_ao}QHh;JNsJ^e@Ym{?sNwvmH
zzmugi#3LPar<B}Hp3uj})h6Tn^rh61Y~4Lq?zrY~I23G4a&bAL@?_S<I2nohdg-cN
z*MHenbUI%Wl3k=?b#Ht5)!UCY+>*Ta{P+Xel*?*LXBe04{t>n7(4ywo!u+d*G$%61
z#$^i~ZF?MC6!k!F!pnExb02c2=@fiuo#Vu;XWbUFsAbcPi;9iveiua-p9x%j>-RS9
z^Xrx@DK!4iP+svhFtGO$^U-OiyVdOZCCY!-yL^vmcofPm@s0nKp3=fgJ}K>|mN-q!
zi;fcaH~7BW@559V<*-+tZEwO%9&2}GYuL*DI2XR-^|1vf1Ya$S)tb0`>#J?mE>AfQ
zJ-U0CL;2N}RZFg<JM=wTHfhBwt;}c3-$xx-F68`q!k1ZFZ*tTN%6*C0sWb6NzuAID
z%P-2aFB$%+pB26K{iZ&bh>-lf?HxCiQYIQ+J?IoRQ?+Bte+Hpmr&h6#9xgVwt~~K{
z5)6DW?cyEl_PxFh+m8yA*2JC&(peHaZNqm%-kSDZ`(_`wyyW8LXD_XEM142)R4F}C
z3iw$Yw?=37(wj?E_nHLzbWMD^qHTTFadwX8RhhwAGq!g&<QvqV=vsAc7OS7&;geEz
zpI!Ob#g!B|qI-Aue=O3rE?i!_FeT~L*9|^h8Yh37<eBqa^LkY#)G5#z%@nE1%xS(&
zX;s<Hh>c5++U`21e4~2NS?B%FxT;;aCcfRh<@*}>U7-!J@mW9Lofdn)P&A~=VnT21
z^DT$8PrBu#&3&!QRHFE3Z@tpSk|e*>sg8+?&hZDbRJs?PkUpf$wR+h#nO)m|1m}f)
zbw9#lD6qYA*Sc*EYM1zUCapQodMI;h<*N9)gA!9x&2_A92YJWJ8p^u7dM4Gfy)rj)
zed)`Szs#C4G*mq<#Y|ecR`uMDea@*@Js)tCbcL8^^D1|4I&5#Sb^SRxjnxkIckEj<
zE_J<MlBM1ySX{Yk>&%JwgxrFPHtfr_Td{>tZNW|HYS~<+xoJzU<X4r)Mz^qidiT0_
z$-fi3-x?J@)LHYNp{-M8oBFAjI$uoQ&yZ}Kl%{^>p<STtwbXulm4eitORuH|eAssV
z$eZO6(QXw#50@(JaCy4vl#Z>F#f)Cnvmy01UF%cUi0mj|GTEZx)8xO8ec!vRj6Jq?
z($~zKqcvC4Ufo}F<K6Njtl8qngmly7)turP%}u_Z<n{7ud>_2+p3sAv1-!Y-<<)s-
z-dU!-uh>_9%fdkZpXINkHr_wTX}6Q%&B~ieYwuo8;#aZu{5Hek%qzaz&$uemo*vt{
zeQq*mS$O>w>m)w*{H=l2Vb<R3HAN(Ew1W;IXIjJ=(GytkRM^q&>#@HtR+#@>DWsov
z?oXlOwUiXaLno6o)+`l&8Gp{&YgOf%Yk$5-DW#rMzJJ7Z%lE#dw4y%2Mdc;=y<(SF
zWG(Go{q@X*?!)gd{`=Tzej=oM`lYgHtB|axjJu<Kvh1SkuS)H`9U*7aw$dPBvf_{E
zQ@wF2%ai0C%iBvgJ$7_X3=m7ZtjDzGeSV8@O~9E|nkQXW>T8=V{oa0eYudilhQ%if
zK$Y`}*zhl<PV#f!baU)Ho4$0GkBgYo!iMt`yAQ3sa^<6|=J$>@`BSd(XZN+lo6Qf2
z+U4tc*?2$0&G(s8>R+3dJQEcVI~y7}tG#;3i7iKWeoGDHRoy;2H#+N9oK{QRk5{3h
z(_Vd!T->E$#u>Tx@7uGxHP)ylw_68xDrD?;bx=Pkpk}hdy8CoWpz5T^gMq6<cCFbb
zq|y_pwc(N6W~n(PN$2ICr1MNP^!1)L`(oVF+3jib-)8sj*&5=qP<&Or>eCHLPd=Pk
z-{QLZR<@zNz(*F#vy=K1``ovgo#L2Y)g8Il$mOs>K+$%)RnK2uc3AmU_o0o7MRe*a
zw#!-WC*M?ti99+Y`%A^==;ffWDcgg5udS$)e;pXL`MzSXiN%DRZ>^n^8af@~UY-6P
z!4T>F-s|-h`(^XK_GhjTF|83ia<cx)9xeIvul|~y?qR!}pBcv_l>Lm$HMjioO3OpX
zCVebD@>XWnJeJhw`#~2U{|fi%N+|i%`L(tGoJqlqYwP6P^b#Ile7U)%J>p%qpi;=M
zEB%KPWzX+X&|9y#HsDKUrt0S<d)L3~y4*DB+0|gCBk3O3I%8B%2Hbe0&ndQ<)kMvr
zes*`)W$rVtgg!?f6=4!PQ75LpjFs^}16QSKN;L1GK9wCzD&IqI?$YW$yK8>gp&yaK
zmHbo1PxhyFZv1GicT7IjUL$@_Vy~;ljhbs(oXk8d(GzvV>w>jwTy9=Y7W<=de`{P?
zl+5Br(bHlEFGD8o*`*~o^Tv%}+Z$o~)bl&5e%A{n-Mx29;lbWH_F8Yh9lB*d^O&W6
zar>t=(ME!883(U$C8*3=H$h3NoU1mt)T-oXWsbnK*ynl{8xF2gwF}nI><%uzGOfEQ
z?6{`LKYu~~&=su@YXn$7T5`4;S*>O{r79<Q`{}AlTi$owS2cO`V$tCz_w|BS{l0(Q
zyye=1Nwe-2)~~+yY}@0NhW&z}_m*UC-{baU<&utlYd3vMddeEr68vKAuIqAsX)=>s
zpWV2_uW7h!wNP(xn8lr-3N4OzBCphwLv8Nt({@rjk#p~rrnaQglc#UC{POSiJfE~F
zz$^1i$knsgvQ}xT78GX7$8I@qY?$?XoksVv#|Exjq*sQjD0^nscl_GzcIkS_`&#!v
z1)=5PT$NR(Cblo5XZyZ%xw_R>HDaUY>{VwkcJeoC2M4C4TSRmvxH$9ATGaYiYFdDD
z_0uWd=S03ody1Y`Uo+#gr{76qh0`_S%BSv}opMD>$E&ZYP-97kaKNgkD~p!j+xERB
zzgDE9Z&jtz{M4;hQ%~>HQ>dS-616qc+Q;h|qs$C%orKkCQ#o_=3hufnXt^!i^>@bQ
zfL^7Lj;rDAr3-{!uX*spi$`V3(;#2FS@KJ^3;HZhnx~_@L~6Inl|Mn+2Oln2_Vdyt
zrjAuIYZ6r>eykF?yrOoscW~>yr!@@TCHp=*U+s>0%ADD}f7Xn5n~OV7H)jj-)vqa9
z`(5xtskh$LubC@_wxzP}J#=c(yb0yAg9=~IlR4DCSn2O=0n3CVXM~To6^d6FTbTEl
zwC@lR4cr|nBvSS*d6|=S$;%D@Oc{F)-fK~E_7qc7Ihe*_Qg~%*+sY+AUUTy<bcgJi
zI-^e_qP{Ee!Hm%9(LO7W$|%bf%$e{o^yGv3soGh3y50e+q`V7@Zh1Xdy~pEtQZ?XG
zMn}Q-gUjaS`pQ(ze`1mSYK2~swpzsQn`zHEwr{I^{O~4Ia?x4!X)D#1XRX*gU5WWt
z=#H*wi+8QAG0(SI5i%<!<|%vSmfveU5<lo)6uO(|zoWh2Mc%oVLQ9ilvrg{x`pBsC
zwO)ML>iqhkH_u~J{%t6q{UkrgJ6LPq%Dhc`ZawnnS3Vr6RDV{)NM63tU3$`{OsnZr
zDsN2EoYWnp9MG%M8~ZMHch0Q9>Cau~-wSBg@LVy!Wy#8Gy4Q+kJpOcuZ{6u5!k4(_
z@$*J4id`mmFKIf%^W1l@jaYcKwgugDu9(O%y=uut`D<Gqq}EqI6aH~(-h}d5);U+p
zz4#mC-Od<RTtE4~s&p;;nkn+D(~c#0%}?>Dlh$<OukCDa)0>pLWU+ZhyyB}B*Pppb
zq?n~nf40)Q{YtKf=be|cJ_{W>`)$R<EH3N$?-Uh%^MY=lO+50Gcdqb7kwPEWfWA22
z$f$fxSJkT}&D{PR&t#nI&z?CGvAx$uso=ekvXPv6Vvg*c!@PA1eE5|l;#aM-S+!Io
z)K%)rLP0^XWe>Gh-BHankqg|j{Y8}5uDvT4DjvSSwaQnt%eP3m$Kz7$jgqE_-8VMp
z7+e35(Mwt)nHj`(bJOfy>mTfCReE>XD>rl7quswx3ttji;`(&o=PKhX)3fSBUL0{h
zxqaHtnGed2J`&WhnXk0HLa*hfl|RQdkI6x6m#FEKO%1snbgB162G>@R<)`as+*@pV
zqUD1LS81jEt|Mxx%Xwx!{Ij01GoATD+R;O+Sy+;T9!=D{?BnWd=qt)mHmNjM?(M>&
zKWb?mS_=+ot;k$8Y55jiwHb?rp6IHa(yjN?TDihwx5|~rHRlSV^LZ?Dn}3R$X$4=C
zT-?^zs<fo6lVjtOools&eD`b>y>xrY>M0xEo8+Wx@AK7SnJoB8^^aL@ck+A|kJGUd
zYs}n(z8r8=`XjN&XY$jhipkrj&C7c`Wx4jf$@>%n9e*X>%jNc+p7KFtUeCUk?NN_T
zmQ<@>tnbK);+=eb!tRH;_p**eAD*GpswX0sBznZVprbeb;N`np^s<U)#@uIFtm3ke
zPpZS4+edZz$<m)^_O>r;)CuXe=v?(DqraeECSrzk(w?*Wi%qLiQ<j<Bm2or@Z{F&t
zD0hBFxxm|Jch6?Jn8{bM@_EepGE2*CKKu0WDHp@HzPn!Ezslcp`LfkwLTA^Um~mQ0
zmUrs=NwW%;9JD?4_2fb!y|`Cdx`E|oz54?1ea(8Xy{Dw^b=s`(^n?#hdH>dD&Y8XM
zAv;IO5;JLugIn%RdO0hqYopba0GG)sA-Y@M$*<OOKb^AL`Mt@cwLujZFP}>7SX<t-
zRzs~fG^a1G+uwMi#L0RUX2t~l&(#8r_tkWT@?UI;H;6ptZ6Ok(sN%W-bnAPb?3Ssj
zXFUzQ-Wf+9adm7G<T_-rQmf$V+F<+R@(O(`)Za|#REsRQdNr|4-uTbF<>AuXvQH*0
z<c$4sgiV9lf7K$h`66aN-1#QvO?YpTe=|~Q9k0MIqr2%6HPsD5<~{YE!iTG`DlD41
z;9QUUuGpE%-`Z|*NmnnOG3{mTvolGP%vSI(*1e`^6!chSvWiq<?xe?4|4LrJ{N-_F
zuC8@!uHE@S+dYS@y-&pnZBa@qof&&ySYvOLSHYD_8Qw=!A6|7V61@02$mCm8Z<q5A
zsl!R@65hp}GS|6#QDw!7YYI*(ruCd0Q%x?1x92YN+;#7vidm<o|HUo({jp6c&R(U(
z-lh9$^*(sbkl|t%JG{i#MB8Kbj=&k0oLoXPUtWm|x?^4T>2|=bdzX~keP2!ctf{_x
zYy5ph|Hb~P`wr*GKKLLpktv#IS!ZO$kE64vFt}w`>=a%Y;A!RR+EJ>tY@*&r{;ret
zNv)N89OJCCGFBdKDf$xWVra=|{^iGn<x5xd<(zR%a~9ZCs(t9z!)fViD?<%xrpKhR
z&g99wETr<a#iQ(dOYM5o#RU>EXFdjB(Fr-+wlMw16R#Mb)@v%BkB)jKWfiX|D5-T^
zY?LT^Ysy4USLsfE{f=$lbCt!bFUW?s^?it4QQzKN{-WF5dcqHD3uc2k21j`IJ6m!k
z#l7y%)h`XaTJhrVwTnmJ?b(=dF*D?0OC|HnP1m^&FDYyapPmvvv8a->mVegG1$=Vq
z0c)3Sdg8Q@H+pB+*$LlQUOZ;8_=3u!?x$KU-K$PN<|~T+BB*Y9MdZTOB`xk}SDWP(
zhZOj97991hzj<-ii<-EPf8XXfwqAbvYs!(e8WpqGE6wi;{*roY<s!XLp*JIc#m4*C
z&Wikc&1pyG=F$S)E`#0EmMutI@~7h!ubr&dn&#W3PXvA#ebIUN*6dCD!+=`zd)eAr
zGi^>iuH3~ebh;%;y6C8lcfY*L!;h0Xo2ENI=8YGw+S=i^mMg1XE^4RO#TzYGjk=#2
zdUfwzp=5ITA<N{|dTV_(+D-@Eun^xUaycl)MRm!C)KJS=%tt0E@fqE0)_B1=xwFvK
z*C}M%rMvSUe$HEdOIvW=QmN#Nex7Ah60UyJ{d2$NreETlWd~-Ryfd>lUBBuY)7)k2
zlYDO;yyM$&GRauZ@A3=5ZBq4$`K$D#a+A56WFJ|!%nn@q^5-hme-q}vj!>+1{xj|6
zQ)}IXJhk;H^J`{&osn>4I`8yOm5&muPFY5pa=r|7cWQc=xI8oO%~9Lim1|;Jdi5Tu
zSetxtZ7M8f4F441wdiQL)grmIy1ap|ow<D-`5z`mK6le;o3LEFpl0(@9<id8^_q)T
zOndw}Qu$Jn-xHm!M;%=sctkt?IIYn=)0{j0&JEwZ)gnv%UUaIRfAn;N(6i(F_cw~2
z&+HF>>(_bgUeMfWjEXC^*SwfmDkOGrN$jHQf}u}0{`C7M;kIo3i)AV?Y$4lOujO7n
zz_?ZYUO@lso7<|4&)oQ<yRe2|Hcq0_V$IUfdR=3#=o+P~)?wYRwAqZ_*y(Ta&D8TW
z+!i0-{M=gUz`NY7(a(wn&Zc&X+H)8l3~|}Lx6-TbYQIpQX6ogLlFY9WlBV^Z@y9M6
zT^78?mo+N8cfp7CKM!r1tHE(ETq}BK+4QgPZhn{~bVldc46(%TUDr~2Tzb{D=10BM
zKc!l(ySZMGOS*WMDZ|60`yHEG=cl;q87fC@)~s|2>G&=v9G3ds>rnLO1?d_mKJ9in
zcJfL6><LNwv)?Q`u)DjV@5`C}uQxsj7L)FaYTcnRzgGIyHkBD>r}i6~HUF9S<r+`a
zk&+Pq%^D#(olfs2tavo>cih|6dw+6p`Kg`?UZs<?>(T07j`~m4J}PP2BI<jhj;=VS
z@F?cM>=$=DU$qN_nmwA($tlp4q@-lh(b4hK?byuPqu1m)J@4Mh^l|5AlfO4lNl^5j
zob6|&tS4QQ)_=PHZ1YYv-iGZ{ry1@P5-H6Wb>A$sZ0$8i0UwK1bFM`^vhU;03YYFp
zDKO`qZ|>qK*t5?u@O@r=mi?R454V==oGZSmfALAVjfQDIF6*hih*|VzTl%sGm$iEt
z<TF^-rkErgI2AqVlvU)x*ODdEE&6UJcy3Gf=o7n`$FRzBr;U%Pp!VUlPVerX4%M^M
z4txDZE6H!prPrp7y962AZ9unv9(-1F=iYtG8;f|ZF7T@Cl)U_`z$IR^w|<hxOVx0#
zeK}QY6lMm?=j87T*mc%#&GLv<TV8!#t9y~#m`^OXf<ZB|UGv??;FSEnM}AMv^{o<E
zWwx!YaPi(vd(1bO-Vzr*vLtXW({h7Orx2yz$_c9HdyR8ED(`0;*Syji5k2u!wbIRi
zO|x7632vRX?3x_^fqPZgFC<?6BDztf{<v|fcjohxdpl;A|5#Ze8M}+mCA8?@o8|9o
z%+^f5|I_pItk`MlCuYRl^PYVxVZFe-xL0L8mTXN^1Kn8{hep*d%-#4-ZU*<PnrrL6
ziY^UZa%Q@2ZS<QxlXH8MQiJ$<{Edy6&GkA}+_I9kdVc2QIyvF@5hb$@zp2ahY$x!a
zoNQNrs;q0W^n&T<xP@(s7byyzQCW4UNjO_oO~v)z%0ovJzn)wC=YGJS^pq(7DlYzQ
z0lZU=ukjHyyC%BY|Ha3MJ(|sYB1_uu=dI=ljQ#sANxRCkRWh1UDSJ(J`NT}mV7qy%
zJ2o!4w8GM5)<)f>Z$8~(duMX?ee$ErZ;ihc-<u}$_G5ilS=3fn!2+u$nccbif(I^4
z(yD#-%!6U-kr~mKWOQdtjpxo3XJ~&iC&;*H)fd&z_qb+M9a;V_I(+sm|DUP1Pfm{D
zUa2Hm`?&o%`zoEUM;J}}bt7~(XHDIa%DUCn{!`eVd+~cSS#L}=W(gKQRo1!S`mULp
zdQKiKdn9XTRm_m9slRgBe_f{N%jp-iI4+r1WNm!m9lH8fJ+s<1m&sB*tCp9B{aBrI
zqV}8N56y28-z{`H>c4rE2mcc=<G638kv%ou@@DeWW8#nB&-34M$meeLv5iWq2X<%m
zcseNVpRwvk%bL`}B@^Vot~#((Sl4RWw2P%PJC&IVY%@;v>zAEgwQ<w(dj36k?pU#W
zd1t)D)NRv;o66^#)q<WWA8Wg2^W%_B(XZe`+wy$8KUOU4EY4jzw_&^S$BxFL_ASR}
zf71$T@1OGbHe;6HtKwS+JA-uNkM3DxJNH<<>mH?ixBInQyqlQU%Gl1y3ijlm%Vah6
z?dny_e=U9=wfTPd)AFQ`wTrSni$bgG<70Avo;$H2cy3FA>P#L7mX3ARKivA`Ui&Q)
za+%Ai6m#eH6rtO9<+5c|riyB&UT)WGwOjvJM{;(i<kauY4=-z8%gSgtws_g<ow+(`
zJZI*XI)*))(SF%=Pf(Y12Cw>|WBdYXE7l+G*PUo!s&De(NNY&$owNI^cYm$f`}UqR
zdtUv6p7e?n)2?UCIBWI$(-DO|@u_AkkC?JKq)fi__9sP16wMPla?hpN?F)bIhG6ZA
z$W>w&)=z#~dbDFl*NzyIW!HpE#b>Y2{o!@>)ZZzG9?2}VFFRJfN``;hPrJ*^lOIPv
z+&m{rO1$J=kL#hT6p_nbEhaafa|e4oVBeyAHDU9C5A`;4=PXJy<(l;5<?XQB7T0ba
z+%KWKP#|m50XI%dmrlcHx`(&q+!WH9Geyo@zetgNfn9Kxx%AO!%L6qg)r*#Txy1<x
zeCqfbcq?xEUG4DIGo_M1rPyXs{q{%e<~(|{EkomKqSI52Uz)3DU9(%5kg!6uz+6#x
z&%d>Ml-N$p_OYnvS#@ATRmnv|^Rv%Bsa{n4`_wJ>%lE32Yv0}4aNlA6<_xiQ{aZpy
zXC1p6x-yzE#B|Hti3#O)YbQEeNi1tlcp*41DZ1uvLdQNOZP_J3N>k=!{oMGfn|;}=
z;F<9jb_Ki6`Ym@@TUs8Rxoowem_o|LBVVIeE~;4^I?-0VN-f}3$c*|c$M;K!pPf^1
z?Le8f&P;3Hh^ofjg=z*xqMF~P_&?kr^vZsjp^{wqEyHtp0d7K%tetO)ot|z#q2z7K
zEDqf#Rc@bu<*t~0DcA0&1$Sw?#9H3SjY6h}yjFd?;`Dm=n_FArTa^Wi44;;^c5c#B
zH=oTt`BuVd!H7+6SzTKaSc^Pd>SNSo*QR=`h<*2cZSozPRi!>Vm9J*KFkQA*S5|h<
z_b-<pZu-?a#k6&r`dQ&KTN?5hR{p$oB<t1J&pOJd|7LFSDw0*%@y$+W=BKdt#mpNk
z4!$;&J@!(2_Om3Ww9XhU&)jlx%{qfe7o_JaeA^Tkuxruz@6%M@u5LftA2CDEx8Ta<
z`sK5Z?pk^3f|2hojctp{@BiFeo#rB9rerbeL-Tq+hXuLoUDoR#+7r;~ufO=_e}?$9
z!(a9<>sNgg{95Du$4^32V~!uwyz0Apf%bRJ%#JN=(;hAFyC)WQOLvJ3(`2`=O3%vw
za`}I#s!a^EzqYk{@1zI43+!}u`zE|wQ$M?VdXL=c`q;>0r}WYc<@G9ZwLNzj3Us+9
ze9&7d==P)b$l_v^*>~?PoAl;%`RhoTZX+i}!{=A;g)TMLYB$qyIr*M1wENi8>+0z)
zN3Qr}>g-lN^<=|}^*n1HG_Ss`J@w|d&pY*cU1l!!J^D!K%JQ2V<8Ggrep>rht<c?s
z_d9cr*?qLqh%2(MKa$5&5&v9=>uG#yUugtK*&=}_4*Qq<KAbaU&&q;LHp}cLmu_}@
z{mf8nYFWTu`HvFa58Ef*IhSxw-7oOxXO?Fc+UB1=Y))F^CGYAj)VjrO(W<$-*BI@Y
zxk^;3xP;wxON&-W$kl1{0=h-kZ42slkdx>As4LsWs~l>xc9PnXbiR7&$P0bK88zP8
zm%FDXzAOz9Yu}c}nb|4GYpP@WNNL5+Ra?H^`<S|=z14i;rnL)$OWWUzXBw_q(YRYM
zxNV`zk<8DXGjDuYeQwc2V^yPmi+iootmSLmCVg$qy>@TubMGmM)lz$A&0hP-JX-GZ
zw22p1e(HR0zH)X;UgaX)21U!H-g-kL#h0c^zGvLli)snxe!6MDYsw~t(DmULr@c-K
z4>XBdaf^fFufp`qu78R%#m_9W^9quxC~v!H(Y>;C@)G$4=3Fi+3l@9wE#!?4t*<)F
zy=zXQ(W~_}MVADFW)(~<jaXP^loFKfdAZ|~%haet*48oC#F|^?l?C`5%~|7qXJ%2o
z=F4RY%FmXq7C!ZL=^-6`lfP24*XX;wQd975xw}eVXU3LIaSy|1vv1Pz3hPdlU%fY0
z<>-{iFCngBsVf5oUUbcB-8T1jrnaGNT#eTCD_1?=dbu0CI5p{I(53R|O|=?@i*_$c
zijHzzeN`way)Djd<7I6joue#AEgjw!O80gjJ6nHi*`{BaU7E|iT9+w@I>qe0m190X
zEnRbw(xi2VLOL#Y^KBMN(JXuw-n!!5PF|PLM6C^%Y$hf)o6pfQzStqzGDj`P`rz#Q
z2OdrKKC#A3fo&Go3cW2SCIzj%vdqz=U+*dR-Xxdxm6N`x@ip<YI4xMFJf)-H%Hfrh
z-Y(PFlKAl9{d#w&7T1oIIw4y<o;S-2+9tg?{rcc#K}CHp^E+{|_p>hLm%a?^=ZNc>
z*=fCUwoSa}M7sx9kL3DIU4NiFs`Xd;+gJLf-bvwmwZw#!UQE_-d#%=ZM)Q}OW^wr8
z&BiwtPm)nSP?_Y<KgVctNPf@um@tu+$?3}$EL*TFy3<K6E9+Z*j?vWTCtUb)YdZFX
zE{@k#KDAm{c=4waH(fo;9lIyI6cAjsF4rO=Ec?K9n~w~lGTtASxw!9%b%_yFf6bNa
z{ZLytWIt!3&7y^s`zsfE-mN))uw$aU#rEjib*w*c2X=4Q7n(k?sFSa`Zrg`l2flZ$
zTki2YPCG;U{WO<j69QUxD%ZDPOO<>2@l}mhtx{5WtDlRp;pCr>a_c*dE?Xb7m|_#v
zEzTu&rRvy1L80Vdh0BjV-LUHO@{E|fM_W&L@4Xu8?3Yz}Ti1T#(&aBJ#2=^Gewvke
zblS3(=lRVl&n0Hfd88NNGu>j*J6YGIH$MGJnRQBYh0D!ct4yu#%|Wv=f1SP3Q$H_g
z@5AC!@rq5AnSzS4aRKkPL?!N4uBf<t=*rm{-kT2pk#62rt#r<6O_*EjVe`5dm2$2w
z$A4ONKiqQG``J|C(@XTtD;KZ0+j7kH{fi@&uDgRRRv+ZIoXAqOdB>Gmw}UfZxypzt
zzuA5_?fL3w)31262n8>)KJ(yxnc&0_kE?$3>I>_6d+#Y)Ivrhe?V-s^?L_Svxv#tp
zQ_mi*SiH#7R9NkiwMVe-A!lEc?>o1>6Za5qp0n=9uJfJ~xtc61ubNz|oihK~^c0~|
zLm{878{TZF+0J_Bv0zN^XP&;fNACt1y~zB!U--9~R`s^i^Np6fl+P$Ica@Wg3aN74
zbzh!!&z;`->o47xSih8A{JHV^Keijcw|M_&Fk9~a-hA6#nX36b^F6jl?0Z;0#mDcI
z%0{C@8{Jeni+<UP`5rELuuddG*w-ZUj+ffJS5tJi{9VnJesklsta{Jzk`u0m%f&6b
zgkrXQ)pefY`rt@M*BTwI=lpGT1<&uC^`FtN^6+%U93^`btNMDrf}Y$NLY-?CYM64p
zR&#O=RSiFyG-Y*_&=oz7H_tvS<W!r{nW!6=vEiA0`DE=kk>%|rM_QefWSlI!maV#7
zF!g-$>6R;pSc3jDNE#mg_qu7zg!NUvGOMO9*1eW3y?wS_My<m3!-uqOH;OYI{U_%f
z(cE(C-Ij03X`ahpXRcUSUB5U*KYXudMprAxo=b0oPRr)qN>XnW7L>Ox?OLZCDR*4v
z;8SOQl{uQNhSlPePO8WszFIdsZ-cF?h_|P!rhlgDJ;e=&-lu1n?3Syps8tfVc5T_(
zB)!YRX_bZl)SkUf-mBu7`0CvToy*O2wR0qy&&cH6X#eur#{SK+jS;(+e)g<iJT+=x
z&nyKapJQPua+8(q1Y{ib3LGS>%F6jGEoX@-#jW+*_jXG4de0?t@~^Js)?HDvF1XS0
zrM<FGj%TOK@jDCc=TA8<8IzE=Ol8ItJ^7bv?|fZuz0T5zjdT)}nlAWk^?Npbr<|5E
z=lza62<0jbZD}{P_O+d|;QfUoV&V&z)OSr=RH)ywuZXL-b6>-$4ae8U+ZU|zGVN6p
zS>`3kDYn$w>qtfITdzfLl(GaS^quAw->o^_KX>6`eappM1#{1RE@Jp2Zmt--$C%m5
z{n}fd-FJ)p^{47}8YS(HT>tF&l1n|}5A$c=G?skw@=)UBhnXAO&icgKyzE`HkSlYC
zuPaym#80>E4dbS47HHOc*C^_uqTHT2KOu<a&{J{8hlNruE#1P=d*VL*?47Z{d(x3=
zz76+OWzx<?iM?9Om%qky<(h?}PS))+a*mdM4%y4vqS5^7(M-Y6?peCKK0H0yrY-6F
z@F-KDt*k}mkwXekv@N2J{%2s{Iceb?7oQgQd#g)3<LX~rYWO$JZnM+hC1+LJyTm=B
zPwf;u`zteBclyp*{n}jnzV7?(Hl_Q^#{Ud)+0{Ayru;8jFNy6`y)!j!lKSKmB@@nb
z&x@5#?9iY8OSD{L$=0)BX;*EXt^~Nh7S#J17wuHL&)ef{_B!wKO+IdGB3rsApUPx$
za+@)KX?e*S_kB!V^`fSHL4tQP%D>rdp0sI}Vq>89lv}F7*OKf$THMX#xEHe0{a9_#
z-HiD=x7-aiv#vV%-q<8r<>!`$I7guam0iD&{ql%5zW%+$W7Vc5&wqv{9QvlaFq13S
zC2Q-2y+O&Zo6;owXN2+x&Qm)1K9O(!`46A7?kQZE95Go`x;JFPRey7}-3eD89Gjzb
kamv+FtCnEJ)k}^=vhfPGobFQjB4wniwLCh!bpQXG05RJHCIA2c

diff --git a/examples/peripherals/spi_master/lcd/main/pretty_effect.c b/examples/peripherals/spi_master/lcd/main/pretty_effect.c
index 2923b7cf6f..9c6887977e 100644
--- a/examples/peripherals/spi_master/lcd/main/pretty_effect.c
+++ b/examples/peripherals/spi_master/lcd/main/pretty_effect.c
@@ -14,16 +14,15 @@
 #include "sdkconfig.h"
 #include "decode_image.h"
 
-uint16_t **pixels;
+uint16_t *pixels;
 
 //Grab a rgb16 pixel from the esp32_tiles image
 static inline uint16_t get_bgnd_pixel(int x, int y)
 {
-    //Image has an 8x8 pixel margin, so we can also resolve e.g. [-3, 243]
-    x+=8;
-    y+=8;
-    return pixels[y][x];
+    //Get color of the pixel on x,y coords
+    return (uint16_t) *(pixels + (y * IMAGE_W) + x);
 }
+
 //This variable is used to detect the next frame.
 static int prev_frame=-1;
 

From a00e8771a7e290dbd3b7f4a6b5658a3d19e00bf2 Mon Sep 17 00:00:00 2001
From: Vilem Zavodny <vilem.zavodny@espressif.com>
Date: Fri, 12 Aug 2022 08:00:22 +0200
Subject: [PATCH 142/665] tjpgd: Remove ROM patches and tests.

---
 components/esp_rom/CMakeLists.txt             |   1 -
 components/esp_rom/esp32/ld/esp32.rom.api.ld  |   6 -
 .../esp_rom/esp32c3/ld/esp32c3.rom.api.ld     |   9 +-
 .../esp32h2/ld/rev1/esp32h2.rom.api.ld        |   3 -
 .../esp32h2/ld/rev2/esp32h2.rom.api.ld        |   3 -
 .../esp_rom/esp32s3/ld/esp32s3.rom.api.ld     |   6 -
 components/esp_rom/include/esp_rom_tjpgd.h    | 152 ---
 components/esp_rom/patches/esp_rom_tjpgd.c    | 976 ------------------
 components/esp_rom/test/test_tjpgd.c          |  89 --
 .../release-5.x/removed-components.rst        |   1 +
 .../release-5.x/removed-components.rst        |   1 +
 tools/idf_py_actions/hints.yml                |   5 +
 12 files changed, 9 insertions(+), 1243 deletions(-)
 delete mode 100644 components/esp_rom/include/esp_rom_tjpgd.h
 delete mode 100644 components/esp_rom/patches/esp_rom_tjpgd.c
 delete mode 100644 components/esp_rom/test/test_tjpgd.c

diff --git a/components/esp_rom/CMakeLists.txt b/components/esp_rom/CMakeLists.txt
index 04d5cc0cd9..5938c3a823 100644
--- a/components/esp_rom/CMakeLists.txt
+++ b/components/esp_rom/CMakeLists.txt
@@ -18,7 +18,6 @@ else()
                         "patches/esp_rom_sys.c"
                         "patches/esp_rom_uart.c"
                         "patches/esp_rom_spiflash.c"
-                        "patches/esp_rom_tjpgd.c"
                         "patches/esp_rom_regi2c.c"
                         "patches/esp_rom_efuse.c")
     list(APPEND private_required_comp soc hal)
diff --git a/components/esp_rom/esp32/ld/esp32.rom.api.ld b/components/esp_rom/esp32/ld/esp32.rom.api.ld
index bc6fa83390..911cc17292 100644
--- a/components/esp_rom/esp32/ld/esp32.rom.api.ld
+++ b/components/esp_rom/esp32/ld/esp32.rom.api.ld
@@ -1,12 +1,6 @@
 /**
  * ROM APIs
  */
-
-/* user may provide newer version of tjpgd */
-/* so here directly assign the symbols with the ROM API address to make sure one from rom is correctly linked */
-PROVIDE ( esp_rom_tjpgd_decomp = 0x400613e8 );
-PROVIDE ( esp_rom_tjpgd_prepare = 0x40060fa8 );
-
 PROVIDE ( esp_rom_crc32_le = crc32_le );
 PROVIDE ( esp_rom_crc16_le = crc16_le );
 PROVIDE ( esp_rom_crc8_le  = crc8_le );
diff --git a/components/esp_rom/esp32c3/ld/esp32c3.rom.api.ld b/components/esp_rom/esp32c3/ld/esp32c3.rom.api.ld
index 9c7d0903c1..d223ff6a95 100644
--- a/components/esp_rom/esp32c3/ld/esp32c3.rom.api.ld
+++ b/components/esp_rom/esp32c3/ld/esp32c3.rom.api.ld
@@ -1,11 +1,6 @@
-/** ROM APIs
+/**
+ * ROM APIs
  */
-
-/* user may provide newer version of tjpgd */
-/* so here directly assign the symbols with the ROM API address to make sure one from rom is correctly linked */
-PROVIDE ( esp_rom_tjpgd_decomp = 0x40000108 );
-PROVIDE ( esp_rom_tjpgd_prepare = 0x40000104 );
-
 PROVIDE ( esp_rom_crc32_le = crc32_le );
 PROVIDE ( esp_rom_crc16_le = crc16_le );
 PROVIDE ( esp_rom_crc8_le  = crc8_le );
diff --git a/components/esp_rom/esp32h2/ld/rev1/esp32h2.rom.api.ld b/components/esp_rom/esp32h2/ld/rev1/esp32h2.rom.api.ld
index 2bc1ceb462..7945722adc 100644
--- a/components/esp_rom/esp32h2/ld/rev1/esp32h2.rom.api.ld
+++ b/components/esp_rom/esp32h2/ld/rev1/esp32h2.rom.api.ld
@@ -6,9 +6,6 @@
 
 /** ROM APIs
  */
-PROVIDE ( esp_rom_tjpgd_decomp = 0x40000104 );
-PROVIDE ( esp_rom_tjpgd_prepare = 0x40000100 );
-
 PROVIDE ( esp_rom_crc32_le = crc32_le );
 PROVIDE ( esp_rom_crc16_le = crc16_le );
 PROVIDE ( esp_rom_crc8_le  = crc8_le );
diff --git a/components/esp_rom/esp32h2/ld/rev2/esp32h2.rom.api.ld b/components/esp_rom/esp32h2/ld/rev2/esp32h2.rom.api.ld
index 2bc1ceb462..7945722adc 100644
--- a/components/esp_rom/esp32h2/ld/rev2/esp32h2.rom.api.ld
+++ b/components/esp_rom/esp32h2/ld/rev2/esp32h2.rom.api.ld
@@ -6,9 +6,6 @@
 
 /** ROM APIs
  */
-PROVIDE ( esp_rom_tjpgd_decomp = 0x40000104 );
-PROVIDE ( esp_rom_tjpgd_prepare = 0x40000100 );
-
 PROVIDE ( esp_rom_crc32_le = crc32_le );
 PROVIDE ( esp_rom_crc16_le = crc16_le );
 PROVIDE ( esp_rom_crc8_le  = crc8_le );
diff --git a/components/esp_rom/esp32s3/ld/esp32s3.rom.api.ld b/components/esp_rom/esp32s3/ld/esp32s3.rom.api.ld
index 72156b74c2..22425ce3bb 100644
--- a/components/esp_rom/esp32s3/ld/esp32s3.rom.api.ld
+++ b/components/esp_rom/esp32s3/ld/esp32s3.rom.api.ld
@@ -1,12 +1,6 @@
 /**
  * ROM APIs
  */
-
-/* user may provide newer version of tjpgd */
-/* so here directly assign the symbols with the ROM API address to make sure one from rom is correctly linked */
-PROVIDE ( esp_rom_tjpgd_decomp = 0x40000864 );
-PROVIDE ( esp_rom_tjpgd_prepare = 0x40000858 );
-
 PROVIDE ( esp_rom_crc32_le = crc32_le );
 PROVIDE ( esp_rom_crc16_le = crc16_le );
 PROVIDE ( esp_rom_crc8_le  = crc8_le );
diff --git a/components/esp_rom/include/esp_rom_tjpgd.h b/components/esp_rom/include/esp_rom_tjpgd.h
deleted file mode 100644
index 318519ba74..0000000000
--- a/components/esp_rom/include/esp_rom_tjpgd.h
+++ /dev/null
@@ -1,152 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2015-2021 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-
-/*-----------------------------------------------------------------------------/
-/ TJpgDec - Tiny JPEG Decompressor R0.01b                     (C)ChaN, 2012
-/-----------------------------------------------------------------------------/
-/ The TJpgDec is a generic JPEG decompressor module for tiny embedded systems.
-/ This is a free software that opened for education, research and commercial
-/  developments under license policy of following terms.
-/
-/  Copyright (C) 2012, ChaN, all right reserved.
-/
-/ * The TJpgDec module is a free software and there is NO WARRANTY.
-/ * No restriction on use. You can use, modify and redistribute it for
-/   personal, non-profit or commercial products UNDER YOUR RESPONSIBILITY.
-/ * Redistributions of source code must retain the above copyright notice.
-/
-/-----------------------------------------------------------------------------*/
-
-#pragma once
-
-#include <stdint.h>
-
-#ifdef __cplusplus
-extern "C" {
-#endif
-
-/* Error code */
-typedef enum {
-    JDR_OK = 0, /* 0: Succeeded */
-    JDR_INTR,   /* 1: Interrupted by output function */
-    JDR_INP,    /* 2: Device error or wrong termination of input stream */
-    JDR_MEM1,   /* 3: Insufficient memory pool for the image */
-    JDR_MEM2,   /* 4: Insufficient stream input buffer */
-    JDR_PAR,    /* 5: Parameter error */
-    JDR_FMT1,   /* 6: Data format error (may be damaged data) */
-    JDR_FMT2,   /* 7: Right format but not supported */
-    JDR_FMT3    /* 8: Not supported JPEG standard */
-} esp_rom_tjpgd_result_t;
-
-/* Rectangular structure */
-typedef struct {
-    uint16_t left;  /* Left end */
-    uint16_t right; /* Right end */
-    uint16_t top;   /* Top end */
-    uint16_t bottom;/* Bottom end */
-} esp_rom_tjpgd_rect_t;
-
-typedef struct JDEC_s esp_rom_tjpgd_dec_t;
-
-/**
- * @brief Type of user defined input function to read data from input stream
- * @param dec Specifies the decompression object of the decompression session
- * @param buffer Specifies the pointer to the read buffer to store the read data. A NULL specifies to remove the data from input stream
- * @param ndata Specifies number of bytes to read/remove from the input stream
- *
- * @return number of bytes read/removed. When a zero is returned, the esp_rom_tjpgd_prepare and esp_rom_tjpgd_decomp function aborts with JDR_INP
- */
-typedef uint32_t (*esp_rom_tjpgd_input_function_t)(esp_rom_tjpgd_dec_t *dec, uint8_t *buffer, uint32_t ndata);
-
-/**
- * @brief User defined output function to write decompressed pixels to the output device
- *
- * This function is the data output interface of the TJpgDec module.
- * The corresponding decompression session can be identified by the pointer to the device identifier jdec->device passed to the 5th argument of jd_prepare function.
- * The bitmap is sent to the frame buffer or display device in this function.
- * The first pixel in the bitmap is the left-top of the rectangular, the second one is next right and last pixel is the bottom-right of the rectangular.
- * The size of rectangular varies from 1x1 to 16x16 depends on clipping, scaling and sampling factor of the image.
- * If the rectangular is out of the frame buffer, it should be clipped in this function.
- *
- * The pixel format is currently configured to RGB888
- *
- * @param dec Specifies the decompression object of the decompression session
- * @param bitmap Specifies the RGB bitmap to be output
- * @param rect Specifies rectangular region in the image to output the RGB bitmap
- *
- * @return Normally returns 1. It lets TJpgDec to continue the decompressing process.
- *         When a 0 is returned, the esp_rom_tjpgd_decomp function aborts with JDR_INTR.
- *         This is useful to interrupt the decompression process
- */
-typedef uint32_t (*esp_rom_tjpgd_output_function_t)(esp_rom_tjpgd_dec_t *dec, void *bitmap, esp_rom_tjpgd_rect_t *rect);
-
-struct JDEC_s {
-    uint32_t dctr;              /* Number of bytes available in the input buffer */
-    uint8_t *dptr;              /* Current data read ptr */
-    uint8_t *inbuf;             /* Bit stream input buffer */
-    uint8_t dmsk;               /* Current bit in the current read byte */
-    uint8_t scale;              /* Output scaling ratio */
-    uint8_t msx, msy;           /* MCU size in unit of block (width, height) */
-    uint8_t qtid[3];            /* Quantization table ID of each component */
-    int16_t dcv[3];             /* Previous DC element of each component */
-    uint16_t nrst;              /* Restart inverval */
-    uint32_t width, height;     /* Size of the input image (pixel) */
-    uint8_t *huffbits[2][2];    /* Huffman bit distribution tables [id][dcac] */
-    uint16_t *huffcode[2][2];   /* Huffman code word tables [id][dcac] */
-    uint8_t *huffdata[2][2];    /* Huffman decoded data tables [id][dcac] */
-    int32_t *qttbl[4];          /* Dequaitizer tables [id] */
-    void *workbuf;              /* Working buffer for IDCT and RGB output */
-    uint8_t *mcubuf;            /* Working buffer for the MCU */
-    void *pool;                 /* Pointer to available memory pool */
-    uint32_t sz_pool;           /* Size of momory pool (bytes available) */
-    esp_rom_tjpgd_input_function_t infunc; /* Pointer to jpeg stream input function */
-    void *device;               /* Pointer to I/O device identifiler for the session */
-};
-
-/* TJpgDec API functions */
-
-/**
- * @brief Analyzes the JPEG data and create a decompression object for subsequent decompression process.
- * @param dec Specifies the decompression object to be initialized. The decompression object is used for subsequent decompression process.
- * @param infunc Specifies the user defined data input function.
- * @param work Specifies pointer to the work area for this session. It should be aligned to word boundary or it can result an exception.
- * @param sz_work Specifies size of the work area in unit of byte.
- *                TJpgDec requires upto 3092 bytes of work area depends on the built-in parameter tables of the JPEG image.
- *                Thus 3092 bytes of work area is sufficient for most case.
- * @param dev Specifies pointer to the user defined device identifier for this session.
- *            It is stored to the member device in the decompression object. It can be referred by I/O functions to identify the current session.
- *            When I/O device is fixed in the project or this feature is not needed, set NULL and do not care about this.
- *
- * @return
- *      - JDR_OK Function succeeded and decompression object is valid.
- *      - JDR_INP An error occurred in input function due to hard error or wrong stream termination.
- *      - JDR_MEM1 Insufficient work area for this JPEG image.
- *      - JDR_MEM2 Insufficient input buffer for this JPEG image. JD_SZBUF may be too small.
- *      - JDR_PAR Parameter error. Given pointer to the work area is NULL.
- *      - JDR_FMT1 Data format error. The JPEG data can be collapsed.
- *      - JDR_FMT2 Right format but not supported. May be a grayscale image.
- *      - JDR_FMT3 Not supported JPEG standard. May be a progressive JPEG image.
- */
-esp_rom_tjpgd_result_t esp_rom_tjpgd_prepare(esp_rom_tjpgd_dec_t *dec, esp_rom_tjpgd_input_function_t infunc, void *work, uint32_t sz_work, void *dev);
-
-/**
- * @brief Decompress the JPEG image and output it as RGB data.
- * @param dec Specifies the valid decompressor object.
- * @param outfunc Specifies the user defined data output function. The esp_rom_tjpgd_decomp function calls this function to output the decompressed JPEG image in RGB form.
- * @param scale Specifies scaling factor N for output. The output image is descaled to 1 / 2 ^ N (N = 0 to 3).
- *
- * @return
- *      - JDR_OK Function succeeded.
- *      - JDR_INTR The decompression process is interrupted by output function.
- *      - JDR_INP An error occured in input function due to hard error or wrong stream termination.
- *      - JDR_PAR Parameter error. Given scale factor is invalid.
- *      - JDR_FMT1 Data format error. The JPEG data can be collapted.
- */
-esp_rom_tjpgd_result_t esp_rom_tjpgd_decomp(esp_rom_tjpgd_dec_t *dec, esp_rom_tjpgd_output_function_t outfunc, uint8_t scale);
-
-#ifdef __cplusplus
-}
-#endif
diff --git a/components/esp_rom/patches/esp_rom_tjpgd.c b/components/esp_rom/patches/esp_rom_tjpgd.c
deleted file mode 100644
index 8e0b8d2713..0000000000
--- a/components/esp_rom/patches/esp_rom_tjpgd.c
+++ /dev/null
@@ -1,976 +0,0 @@
-/*----------------------------------------------------------------------------/
-/ TJpgDec - Tiny JPEG Decompressor R0.01b                     (C)ChaN, 2012
-/-----------------------------------------------------------------------------/
-/ The TJpgDec is a generic JPEG decompressor module for tiny embedded systems.
-/ This is a free software that opened for education, research and commercial
-/  developments under license policy of following terms.
-/
-/  Copyright (C) 2012, ChaN, all right reserved.
-/
-/ * The TJpgDec module is a free software and there is NO WARRANTY.
-/ * No restriction on use. You can use, modify and redistribute it for
-/   personal, non-profit or commercial products UNDER YOUR RESPONSIBILITY.
-/ * Redistributions of source code must retain the above copyright notice.
-/
-/-----------------------------------------------------------------------------/
-/ Oct 04,'11 R0.01  First release.
-/ Feb 19,'12 R0.01a Fixed decompression fails when scan starts with an escape seq.
-/ Sep 03,'12 R0.01b Added JD_TBLCLIP option.
-/----------------------------------------------------------------------------*/
-
-#include "esp_rom_caps.h"
-
-#if !ESP_ROM_HAS_JPEG_DECODE
-
-#include "esp_rom_tjpgd.h"
-
-#define JD_SZBUF        512 /* Size of stream input buffer */
-#define JD_FORMAT       0   /* Output pixel format 0:RGB888 (3 BYTE/pix), 1:RGB565 (1 WORD/pix) */
-#define JD_USE_SCALE    1   /* Use descaling feature for output */
-#define JD_TBLCLIP      1   /* Use table for saturation (might be a bit faster but increases 1K bytes of code size) */
-
-
-/*-----------------------------------------------*/
-/* Zigzag-order to raster-order conversion table */
-/*-----------------------------------------------*/
-
-#define ZIG(n)	Zig[n]
-
-static
-const uint8_t Zig[64] = {	/* Zigzag-order to raster-order conversion table */
-	 0,  1,  8, 16,  9,  2,  3, 10, 17, 24, 32, 25, 18, 11,  4,  5,
-	12, 19, 26, 33, 40, 48, 41, 34, 27, 20, 13,  6,  7, 14, 21, 28,
-	35, 42, 49, 56, 57, 50, 43, 36, 29, 22, 15, 23, 30, 37, 44, 51,
-	58, 59, 52, 45, 38, 31, 39, 46, 53, 60, 61, 54, 47, 55, 62, 63
-};
-
-
-
-/*-------------------------------------------------*/
-/* Input scale factor of Arai algorithm            */
-/* (scaled up 16 bits for fixed point operations)  */
-/*-------------------------------------------------*/
-
-#define IPSF(n)	Ipsf[n]
-
-static
-const uint16_t Ipsf[64] = {	/* See also aa_idct.png */
-	(uint16_t)(1.00000*8192), (uint16_t)(1.38704*8192), (uint16_t)(1.30656*8192), (uint16_t)(1.17588*8192), (uint16_t)(1.00000*8192), (uint16_t)(0.78570*8192), (uint16_t)(0.54120*8192), (uint16_t)(0.27590*8192),
-	(uint16_t)(1.38704*8192), (uint16_t)(1.92388*8192), (uint16_t)(1.81226*8192), (uint16_t)(1.63099*8192), (uint16_t)(1.38704*8192), (uint16_t)(1.08979*8192), (uint16_t)(0.75066*8192), (uint16_t)(0.38268*8192),
-	(uint16_t)(1.30656*8192), (uint16_t)(1.81226*8192), (uint16_t)(1.70711*8192), (uint16_t)(1.53636*8192), (uint16_t)(1.30656*8192), (uint16_t)(1.02656*8192), (uint16_t)(0.70711*8192), (uint16_t)(0.36048*8192),
-	(uint16_t)(1.17588*8192), (uint16_t)(1.63099*8192), (uint16_t)(1.53636*8192), (uint16_t)(1.38268*8192), (uint16_t)(1.17588*8192), (uint16_t)(0.92388*8192), (uint16_t)(0.63638*8192), (uint16_t)(0.32442*8192),
-	(uint16_t)(1.00000*8192), (uint16_t)(1.38704*8192), (uint16_t)(1.30656*8192), (uint16_t)(1.17588*8192), (uint16_t)(1.00000*8192), (uint16_t)(0.78570*8192), (uint16_t)(0.54120*8192), (uint16_t)(0.27590*8192),
-	(uint16_t)(0.78570*8192), (uint16_t)(1.08979*8192), (uint16_t)(1.02656*8192), (uint16_t)(0.92388*8192), (uint16_t)(0.78570*8192), (uint16_t)(0.61732*8192), (uint16_t)(0.42522*8192), (uint16_t)(0.21677*8192),
-	(uint16_t)(0.54120*8192), (uint16_t)(0.75066*8192), (uint16_t)(0.70711*8192), (uint16_t)(0.63638*8192), (uint16_t)(0.54120*8192), (uint16_t)(0.42522*8192), (uint16_t)(0.29290*8192), (uint16_t)(0.14932*8192),
-	(uint16_t)(0.27590*8192), (uint16_t)(0.38268*8192), (uint16_t)(0.36048*8192), (uint16_t)(0.32442*8192), (uint16_t)(0.27590*8192), (uint16_t)(0.21678*8192), (uint16_t)(0.14932*8192), (uint16_t)(0.07612*8192)
-};
-
-
-
-/*---------------------------------------------*/
-/* Conversion table for fast clipping process  */
-/*---------------------------------------------*/
-
-#if JD_TBLCLIP
-
-#define BYTECLIP(v) Clip8[(uint32_t)(v) & 0x3FF]
-
-static
-const uint8_t Clip8[1024] = {
-	/* 0..255 */
-	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31,
-	32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63,
-	64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95,
-	96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127,
-	128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159,
-	160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178, 179, 180, 181, 182, 183, 184, 185, 186, 187, 188, 189, 190, 191,
-	192, 193, 194, 195, 196, 197, 198, 199, 200, 201, 202, 203, 204, 205, 206, 207, 208, 209, 210, 211, 212, 213, 214, 215, 216, 217, 218, 219, 220, 221, 222, 223,
-	224, 225, 226, 227, 228, 229, 230, 231, 232, 233, 234, 235, 236, 237, 238, 239, 240, 241, 242, 243, 244, 245, 246, 247, 248, 249, 250, 251, 252, 253, 254, 255,
-	/* 256..511 */
-	255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255,
-	255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255,
-	255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255,
-	255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255,
-	255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255,
-	255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255,
-	255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255,
-	255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255, 255,
-	/* -512..-257 */
-	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
-	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
-	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
-	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
-	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
-	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
-	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
-	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
-	/* -256..-1 */
-	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
-	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
-	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
-	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
-	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
-	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
-	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0,
-	0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0, 0
-};
-
-#else	/* JD_TBLCLIP */
-
-inline
-uint8_t BYTECLIP (
-	int32_t val
-)
-{
-	if (val < 0) val = 0;
-	if (val > 255) val = 255;
-
-	return (uint8_t)val;
-}
-
-#endif
-
-
-
-/*-----------------------------------------------------------------------*/
-/* Allocate a memory block from memory pool                              */
-/*-----------------------------------------------------------------------*/
-
-static
-void* alloc_pool (	/* Pointer to allocated memory block (NULL:no memory available) */
-	esp_rom_tjpgd_dec_t* jd,		/* Pointer to the decompressor object */
-	uint32_t nd			/* Number of bytes to allocate */
-)
-{
-	char *rp = 0;
-
-
-	nd = (nd + 3) & ~3;			/* Align block size to the word boundary */
-
-	if (jd->sz_pool >= nd) {
-		jd->sz_pool -= nd;
-		rp = (char*)jd->pool;			/* Get start of available memory pool */
-		jd->pool = (void*)(rp + nd);	/* Allocate requierd bytes */
-	}
-
-	return (void*)rp;	/* Return allocated memory block (NULL:no memory to allocate) */
-}
-
-
-
-
-/*-----------------------------------------------------------------------*/
-/* Create de-quantization and prescaling tables with a DQT segment       */
-/*-----------------------------------------------------------------------*/
-
-static
-uint32_t create_qt_tbl (	/* 0:OK, !0:Failed */
-	esp_rom_tjpgd_dec_t* jd,			/* Pointer to the decompressor object */
-	const uint8_t* data,	/* Pointer to the quantizer tables */
-	uint32_t ndata			/* Size of input data */
-)
-{
-	uint32_t i;
-	uint8_t d, z;
-	int32_t *pb;
-
-
-	while (ndata) {	/* Process all tables in the segment */
-		if (ndata < 65) return JDR_FMT1;	/* Err: table size is unaligned */
-		ndata -= 65;
-		d = *data++;							/* Get table property */
-		if (d & 0xF0) return JDR_FMT1;			/* Err: not 8-bit resolution */
-		i = d & 3;								/* Get table ID */
-		pb = alloc_pool(jd, 64 * sizeof (int32_t));/* Allocate a memory block for the table */
-		if (!pb) return JDR_MEM1;				/* Err: not enough memory */
-		jd->qttbl[i] = pb;						/* Register the table */
-		for (i = 0; i < 64; i++) {				/* Load the table */
-			z = ZIG(i);							/* Zigzag-order to raster-order conversion */
-			pb[z] = (int32_t)((uint32_t)*data++ * IPSF(z));	/* Apply scale factor of Arai algorithm to the de-quantizers */
-		}
-	}
-
-	return JDR_OK;
-}
-
-
-
-
-/*-----------------------------------------------------------------------*/
-/* Create huffman code tables with a DHT segment                         */
-/*-----------------------------------------------------------------------*/
-
-static
-uint32_t create_huffman_tbl (	/* 0:OK, !0:Failed */
-	esp_rom_tjpgd_dec_t* jd,				/* Pointer to the decompressor object */
-	const uint8_t* data,		/* Pointer to the packed huffman tables */
-	uint32_t ndata				/* Size of input data */
-)
-{
-	uint32_t i, j, b, np, cls, num;
-	uint8_t d, *pb, *pd;
-	uint16_t hc, *ph;
-
-
-	while (ndata) {	/* Process all tables in the segment */
-		if (ndata < 17) return JDR_FMT1;	/* Err: wrong data size */
-		ndata -= 17;
-		d = *data++;						/* Get table number and class */
-		cls = (d >> 4); num = d & 0x0F;		/* class = dc(0)/ac(1), table number = 0/1 */
-		if (d & 0xEE) return JDR_FMT1;		/* Err: invalid class/number */
-		pb = alloc_pool(jd, 16);			/* Allocate a memory block for the bit distribution table */
-		if (!pb) return JDR_MEM1;			/* Err: not enough memory */
-		jd->huffbits[num][cls] = pb;
-		for (np = i = 0; i < 16; i++) {		/* Load number of patterns for 1 to 16-bit code */
-			pb[i] = b = *data++;
-			np += b;	/* Get sum of code words for each code */
-		}
-
-		ph = alloc_pool(jd, np * sizeof (uint16_t));/* Allocate a memory block for the code word table */
-		if (!ph) return JDR_MEM1;			/* Err: not enough memory */
-		jd->huffcode[num][cls] = ph;
-		hc = 0;
-		for (j = i = 0; i < 16; i++) {		/* Re-build huffman code word table */
-			b = pb[i];
-			while (b--) ph[j++] = hc++;
-			hc <<= 1;
-		}
-
-		if (ndata < np) return JDR_FMT1;	/* Err: wrong data size */
-		ndata -= np;
-		pd = alloc_pool(jd, np);			/* Allocate a memory block for the decoded data */
-		if (!pd) return JDR_MEM1;			/* Err: not enough memory */
-		jd->huffdata[num][cls] = pd;
-		for (i = 0; i < np; i++) {			/* Load decoded data corresponds to each code ward */
-			d = *data++;
-			if (!cls && d > 11) return JDR_FMT1;
-			*pd++ = d;
-		}
-	}
-
-	return JDR_OK;
-}
-
-
-
-
-/*-----------------------------------------------------------------------*/
-/* Extract N bits from input stream                                      */
-/*-----------------------------------------------------------------------*/
-
-static
-int32_t bitext (	/* >=0: extracted data, <0: error code */
-	esp_rom_tjpgd_dec_t* jd,	/* Pointer to the decompressor object */
-	uint32_t nbit	/* Number of bits to extract (1 to 11) */
-)
-{
-	uint8_t msk, s, *dp;
-	uint32_t dc, v, f;
-
-
-	msk = jd->dmsk; dc = jd->dctr; dp = jd->dptr;	/* Bit mask, number of data available, read ptr */
-	s = *dp; v = f = 0;
-	do {
-		if (!msk) {				/* Next byte? */
-			if (!dc) {			/* No input data is available, re-fill input buffer */
-				dp = jd->inbuf;	/* Top of input buffer */
-				dc = jd->infunc(jd, dp, JD_SZBUF);
-				if (!dc) return 0 - (int32_t)JDR_INP;	/* Err: read error or wrong stream termination */
-			} else {
-				dp++;			/* Next data ptr */
-			}
-			dc--;				/* Decrement number of available bytes */
-			if (f) {			/* In flag sequence? */
-				f = 0;			/* Exit flag sequence */
-				if (*dp != 0) return 0 - (int32_t)JDR_FMT1;	/* Err: unexpected flag is detected (may be collapted data) */
-				*dp = s = 0xFF;			/* The flag is a data 0xFF */
-			} else {
-				s = *dp;				/* Get next data byte */
-				if (s == 0xFF) {		/* Is start of flag sequence? */
-					f = 1; continue;	/* Enter flag sequence */
-				}
-			}
-			msk = 0x80;		/* Read from MSB */
-		}
-		v <<= 1;	/* Get a bit */
-		if (s & msk) v++;
-		msk >>= 1;
-		nbit--;
-	} while (nbit);
-	jd->dmsk = msk; jd->dctr = dc; jd->dptr = dp;
-
-	return (int32_t)v;
-}
-
-
-
-
-/*-----------------------------------------------------------------------*/
-/* Extract a huffman decoded data from input stream                      */
-/*-----------------------------------------------------------------------*/
-
-static
-int32_t huffext (			/* >=0: decoded data, <0: error code */
-	esp_rom_tjpgd_dec_t* jd,			/* Pointer to the decompressor object */
-	const uint8_t* hbits,	/* Pointer to the bit distribution table */
-	const uint16_t* hcode,	/* Pointer to the code word table */
-	const uint8_t* hdata	/* Pointer to the data table */
-)
-{
-	uint8_t msk, s, *dp;
-	uint32_t dc, v, f, bl, nd;
-
-
-	msk = jd->dmsk; dc = jd->dctr; dp = jd->dptr;	/* Bit mask, number of data available, read ptr */
-	s = *dp; v = f = 0;
-	bl = 16;	/* Max code length */
-	do {
-		if (!msk) {		/* Next byte? */
-			if (!dc) {	/* No input data is available, re-fill input buffer */
-				dp = jd->inbuf;	/* Top of input buffer */
-				dc = jd->infunc(jd, dp, JD_SZBUF);
-				if (!dc) return 0 - (int32_t)JDR_INP;	/* Err: read error or wrong stream termination */
-			} else {
-				dp++;	/* Next data ptr */
-			}
-			dc--;		/* Decrement number of available bytes */
-			if (f) {		/* In flag sequence? */
-				f = 0;		/* Exit flag sequence */
-				if (*dp != 0)
-					return 0 - (int32_t)JDR_FMT1;	/* Err: unexpected flag is detected (may be collapted data) */
-				*dp = s = 0xFF;			/* The flag is a data 0xFF */
-			} else {
-				s = *dp;				/* Get next data byte */
-				if (s == 0xFF) {		/* Is start of flag sequence? */
-					f = 1; continue;	/* Enter flag sequence, get trailing byte */
-				}
-			}
-			msk = 0x80;		/* Read from MSB */
-		}
-		v <<= 1;	/* Get a bit */
-		if (s & msk) v++;
-		msk >>= 1;
-
-		for (nd = *hbits++; nd; nd--) {	/* Search the code word in this bit length */
-			if (v == *hcode++) {		/* Matched? */
-				jd->dmsk = msk; jd->dctr = dc; jd->dptr = dp;
-				return *hdata;			/* Return the decoded data */
-			}
-			hdata++;
-		}
-		bl--;
-	} while (bl);
-
-	return 0 - (int32_t)JDR_FMT1;	/* Err: code not found (may be collapted data) */
-}
-
-
-
-
-/*-----------------------------------------------------------------------*/
-/* Apply Inverse-DCT in Arai Algorithm (see also aa_idct.png)            */
-/*-----------------------------------------------------------------------*/
-
-static
-void block_idct (
-	int32_t* src,	/* Input block data (de-quantized and pre-scaled for Arai Algorithm) */
-	uint8_t* dst	/* Pointer to the destination to store the block as byte array */
-)
-{
-	const int32_t M13 = (int32_t)(1.41421*4096), M2 = (int32_t)(1.08239*4096), M4 = (int32_t)(2.61313*4096), M5 = (int32_t)(1.84776*4096);
-	int32_t v0, v1, v2, v3, v4, v5, v6, v7;
-	int32_t t10, t11, t12, t13;
-	uint32_t i;
-
-	/* Process columns */
-	for (i = 0; i < 8; i++) {
-		v0 = src[8 * 0];	/* Get even elements */
-		v1 = src[8 * 2];
-		v2 = src[8 * 4];
-		v3 = src[8 * 6];
-
-		t10 = v0 + v2;		/* Process the even elements */
-		t12 = v0 - v2;
-		t11 = (v1 - v3) * M13 >> 12;
-		v3 += v1;
-		t11 -= v3;
-		v0 = t10 + v3;
-		v3 = t10 - v3;
-		v1 = t11 + t12;
-		v2 = t12 - t11;
-
-		v4 = src[8 * 7];	/* Get odd elements */
-		v5 = src[8 * 1];
-		v6 = src[8 * 5];
-		v7 = src[8 * 3];
-
-		t10 = v5 - v4;		/* Process the odd elements */
-		t11 = v5 + v4;
-		t12 = v6 - v7;
-		v7 += v6;
-		v5 = (t11 - v7) * M13 >> 12;
-		v7 += t11;
-		t13 = (t10 + t12) * M5 >> 12;
-		v4 = t13 - (t10 * M2 >> 12);
-		v6 = t13 - (t12 * M4 >> 12) - v7;
-		v5 -= v6;
-		v4 -= v5;
-
-		src[8 * 0] = v0 + v7;	/* Write-back transformed values */
-		src[8 * 7] = v0 - v7;
-		src[8 * 1] = v1 + v6;
-		src[8 * 6] = v1 - v6;
-		src[8 * 2] = v2 + v5;
-		src[8 * 5] = v2 - v5;
-		src[8 * 3] = v3 + v4;
-		src[8 * 4] = v3 - v4;
-
-		src++;	/* Next column */
-	}
-
-	/* Process rows */
-	src -= 8;
-	for (i = 0; i < 8; i++) {
-		v0 = src[0] + (128L << 8);	/* Get even elements (remove DC offset (-128) here) */
-		v1 = src[2];
-		v2 = src[4];
-		v3 = src[6];
-
-		t10 = v0 + v2;				/* Process the even elements */
-		t12 = v0 - v2;
-		t11 = (v1 - v3) * M13 >> 12;
-		v3 += v1;
-		t11 -= v3;
-		v0 = t10 + v3;
-		v3 = t10 - v3;
-		v1 = t11 + t12;
-		v2 = t12 - t11;
-
-		v4 = src[7];				/* Get odd elements */
-		v5 = src[1];
-		v6 = src[5];
-		v7 = src[3];
-
-		t10 = v5 - v4;				/* Process the odd elements */
-		t11 = v5 + v4;
-		t12 = v6 - v7;
-		v7 += v6;
-		v5 = (t11 - v7) * M13 >> 12;
-		v7 += t11;
-		t13 = (t10 + t12) * M5 >> 12;
-		v4 = t13 - (t10 * M2 >> 12);
-		v6 = t13 - (t12 * M4 >> 12) - v7;
-		v5 -= v6;
-		v4 -= v5;
-
-		dst[0] = BYTECLIP((v0 + v7) >> 8);	/* Descale the transformed values 8 bits and output */
-		dst[7] = BYTECLIP((v0 - v7) >> 8);
-		dst[1] = BYTECLIP((v1 + v6) >> 8);
-		dst[6] = BYTECLIP((v1 - v6) >> 8);
-		dst[2] = BYTECLIP((v2 + v5) >> 8);
-		dst[5] = BYTECLIP((v2 - v5) >> 8);
-		dst[3] = BYTECLIP((v3 + v4) >> 8);
-		dst[4] = BYTECLIP((v3 - v4) >> 8);
-		dst += 8;
-
-		src += 8;	/* Next row */
-	}
-}
-
-
-
-
-/*-----------------------------------------------------------------------*/
-/* Load all blocks in the MCU into working buffer                        */
-/*-----------------------------------------------------------------------*/
-
-static
-esp_rom_tjpgd_result_t mcu_load (
-	esp_rom_tjpgd_dec_t* jd		/* Pointer to the decompressor object */
-)
-{
-	int32_t *tmp = (int32_t*)jd->workbuf;	/* Block working buffer for de-quantize and IDCT */
-	uint32_t blk, nby, nbc, i, z, id, cmp;
-	int32_t b, d, e;
-	uint8_t *bp;
-	const uint8_t *hb, *hd;
-	const uint16_t *hc;
-	const int32_t *dqf;
-
-
-	nby = jd->msx * jd->msy;	/* Number of Y blocks (1, 2 or 4) */
-	nbc = 2;					/* Number of C blocks (2) */
-	bp = jd->mcubuf;			/* Pointer to the first block */
-
-	for (blk = 0; blk < nby + nbc; blk++) {
-		cmp = (blk < nby) ? 0 : blk - nby + 1;	/* Component number 0:Y, 1:Cb, 2:Cr */
-		id = cmp ? 1 : 0;						/* Huffman table ID of the component */
-
-		/* Extract a DC element from input stream */
-		hb = jd->huffbits[id][0];				/* Huffman table for the DC element */
-		hc = jd->huffcode[id][0];
-		hd = jd->huffdata[id][0];
-		b = huffext(jd, hb, hc, hd);			/* Extract a huffman coded data (bit length) */
-		if (b < 0) return 0 - b;				/* Err: invalid code or input */
-		d = jd->dcv[cmp];						/* DC value of previous block */
-		if (b) {								/* If there is any difference from previous block */
-			e = bitext(jd, b);					/* Extract data bits */
-			if (e < 0) return 0 - e;			/* Err: input */
-			b = 1 << (b - 1);					/* MSB position */
-			if (!(e & b)) e -= (b << 1) - 1;	/* Restore sign if needed */
-			d += e;								/* Get current value */
-			jd->dcv[cmp] = (int16_t)d;			/* Save current DC value for next block */
-		}
-		dqf = jd->qttbl[jd->qtid[cmp]];			/* De-quantizer table ID for this component */
-		tmp[0] = d * dqf[0] >> 8;				/* De-quantize, apply scale factor of Arai algorithm and descale 8 bits */
-
-		/* Extract following 63 AC elements from input stream */
-		for (i = 1; i < 64; i++) tmp[i] = 0;	/* Clear rest of elements */
-		hb = jd->huffbits[id][1];				/* Huffman table for the AC elements */
-		hc = jd->huffcode[id][1];
-		hd = jd->huffdata[id][1];
-		i = 1;					/* Top of the AC elements */
-		do {
-			b = huffext(jd, hb, hc, hd);		/* Extract a huffman coded value (zero runs and bit length) */
-			if (b == 0) break;					/* EOB? */
-			if (b < 0) return 0 - b;			/* Err: invalid code or input error */
-			z = (uint32_t)b >> 4;					/* Number of leading zero elements */
-			if (z) {
-				i += z;							/* Skip zero elements */
-				if (i >= 64) return JDR_FMT1;	/* Too long zero run */
-			}
-			if (b &= 0x0F) {					/* Bit length */
-				d = bitext(jd, b);				/* Extract data bits */
-				if (d < 0) return 0 - d;		/* Err: input device */
-				b = 1 << (b - 1);				/* MSB position */
-				if (!(d & b)) d -= (b << 1) - 1;/* Restore negative value if needed */
-				z = ZIG(i);						/* Zigzag-order to raster-order converted index */
-				tmp[z] = d * dqf[z] >> 8;		/* De-quantize, apply scale factor of Arai algorithm and descale 8 bits */
-			}
-		} while (++i < 64);		/* Next AC element */
-
-		if (JD_USE_SCALE && jd->scale == 3)
-			*bp = (*tmp / 256) + 128;	/* If scale ratio is 1/8, IDCT can be ommited and only DC element is used */
-		else
-			block_idct(tmp, bp);		/* Apply IDCT and store the block to the MCU buffer */
-
-		bp += 64;				/* Next block */
-	}
-
-	return JDR_OK;	/* All blocks have been loaded successfully */
-}
-
-
-
-
-/*-----------------------------------------------------------------------*/
-/* Output an MCU: Convert YCrCb to RGB and output it in RGB form         */
-/*-----------------------------------------------------------------------*/
-
-static
-esp_rom_tjpgd_result_t mcu_output (
-	esp_rom_tjpgd_dec_t* jd,	/* Pointer to the decompressor object */
-	uint32_t (*outfunc)(esp_rom_tjpgd_dec_t*, void*, esp_rom_tjpgd_rect_t*),	/* RGB output function */
-	uint32_t x,		/* MCU position in the image (left of the MCU) */
-	uint32_t y		/* MCU position in the image (top of the MCU) */
-)
-{
-	const int32_t CVACC = (sizeof (int32_t) > 2) ? 1024 : 128;
-	uint32_t ix, iy, mx, my, rx, ry;
-	int32_t yy, cb, cr;
-	uint8_t *py, *pc, *rgb24;
-	esp_rom_tjpgd_rect_t rect;
-
-
-	mx = jd->msx * 8; my = jd->msy * 8;					/* MCU size (pixel) */
-	rx = (x + mx <= jd->width) ? mx : jd->width - x;	/* Output rectangular size (it may be clipped at right/bottom end) */
-	ry = (y + my <= jd->height) ? my : jd->height - y;
-	if (JD_USE_SCALE) {
-		rx >>= jd->scale; ry >>= jd->scale;
-		if (!rx || !ry) return JDR_OK;					/* Skip this MCU if all pixel is to be rounded off */
-		x >>= jd->scale; y >>= jd->scale;
-	}
-	rect.left = x; rect.right = x + rx - 1;				/* Rectangular area in the frame buffer */
-	rect.top = y; rect.bottom = y + ry - 1;
-
-
-	if (!JD_USE_SCALE || jd->scale != 3) {	/* Not for 1/8 scaling */
-
-		/* Build an RGB MCU from discrete comopnents */
-		rgb24 = (uint8_t*)jd->workbuf;
-		for (iy = 0; iy < my; iy++) {
-			pc = jd->mcubuf;
-			py = pc + iy * 8;
-			if (my == 16) {		/* Double block height? */
-				pc += 64 * 4 + (iy >> 1) * 8;
-				if (iy >= 8) py += 64;
-			} else {			/* Single block height */
-				pc += mx * 8 + iy * 8;
-			}
-			for (ix = 0; ix < mx; ix++) {
-				cb = pc[0] - 128; 	/* Get Cb/Cr component and restore right level */
-				cr = pc[64] - 128;
-				if (mx == 16) {					/* Double block width? */
-					if (ix == 8) py += 64 - 8;	/* Jump to next block if double block heigt */
-					pc += ix & 1;				/* Increase chroma pointer every two pixels */
-				} else {						/* Single block width */
-					pc++;						/* Increase chroma pointer every pixel */
-				}
-				yy = *py++;			/* Get Y component */
-
-				/* Convert YCbCr to RGB */
-				*rgb24++ = /* R */ BYTECLIP(yy + ((int32_t)(1.402 * CVACC) * cr) / CVACC);
-				*rgb24++ = /* G */ BYTECLIP(yy - ((int32_t)(0.344 * CVACC) * cb + (int32_t)(0.714 * CVACC) * cr) / CVACC);
-				*rgb24++ = /* B */ BYTECLIP(yy + ((int32_t)(1.772 * CVACC) * cb) / CVACC);
-			}
-		}
-
-		/* Descale the MCU rectangular if needed */
-		if (JD_USE_SCALE && jd->scale) {
-			uint32_t x, y, r, g, b, s, w, a;
-			uint8_t *op;
-
-			/* Get averaged RGB value of each square correcponds to a pixel */
-			s = jd->scale * 2;	/* Bumber of shifts for averaging */
-			w = 1 << jd->scale;	/* Width of square */
-			a = (mx - w) * 3;	/* Bytes to skip for next line in the square */
-			op = (uint8_t*)jd->workbuf;
-			for (iy = 0; iy < my; iy += w) {
-				for (ix = 0; ix < mx; ix += w) {
-					rgb24 = (uint8_t*)jd->workbuf + (iy * mx + ix) * 3;
-					r = g = b = 0;
-					for (y = 0; y < w; y++) {	/* Accumulate RGB value in the square */
-						for (x = 0; x < w; x++) {
-							r += *rgb24++;
-							g += *rgb24++;
-							b += *rgb24++;
-						}
-						rgb24 += a;
-					}							/* Put the averaged RGB value as a pixel */
-					*op++ = (uint8_t)(r >> s);
-					*op++ = (uint8_t)(g >> s);
-					*op++ = (uint8_t)(b >> s);
-				}
-			}
-		}
-
-	} else {	/* For only 1/8 scaling (left-top pixel in each block are the DC value of the block) */
-
-		/* Build a 1/8 descaled RGB MCU from discrete comopnents */
-		rgb24 = (uint8_t*)jd->workbuf;
-		pc = jd->mcubuf + mx * my;
-		cb = pc[0] - 128;		/* Get Cb/Cr component and restore right level */
-		cr = pc[64] - 128;
-		for (iy = 0; iy < my; iy += 8) {
-			py = jd->mcubuf;
-			if (iy == 8) py += 64 * 2;
-			for (ix = 0; ix < mx; ix += 8) {
-				yy = *py;	/* Get Y component */
-				py += 64;
-
-				/* Convert YCbCr to RGB */
-				*rgb24++ = /* R */ BYTECLIP(yy + ((int32_t)(1.402 * CVACC) * cr / CVACC));
-				*rgb24++ = /* G */ BYTECLIP(yy - ((int32_t)(0.344 * CVACC) * cb + (int32_t)(0.714 * CVACC) * cr) / CVACC);
-				*rgb24++ = /* B */ BYTECLIP(yy + ((int32_t)(1.772 * CVACC) * cb / CVACC));
-			}
-		}
-	}
-
-	/* Squeeze up pixel table if a part of MCU is to be truncated */
-	mx >>= jd->scale;
-	if (rx < mx) {
-		uint8_t *s, *d;
-		uint32_t x, y;
-
-		s = d = (uint8_t*)jd->workbuf;
-		for (y = 0; y < ry; y++) {
-			for (x = 0; x < rx; x++) {	/* Copy effective pixels */
-				*d++ = *s++;
-				*d++ = *s++;
-				*d++ = *s++;
-			}
-			s += (mx - rx) * 3;	/* Skip truncated pixels */
-		}
-	}
-
-	/* Convert RGB888 to RGB565 if needed */
-	if (JD_FORMAT == 1) {
-		uint8_t *s = (uint8_t*)jd->workbuf;
-		uint16_t w, *d = (uint16_t*)s;
-		uint32_t n = rx * ry;
-
-		do {
-			w = (*s++ & 0xF8) << 8;		/* RRRRR----------- */
-			w |= (*s++ & 0xFC) << 3;	/* -----GGGGGG----- */
-			w |= *s++ >> 3;				/* -----------BBBBB */
-			*d++ = w;
-		} while (--n);
-	}
-
-	/* Output the RGB rectangular */
-	return outfunc(jd, jd->workbuf, &rect) ? JDR_OK : JDR_INTR;
-}
-
-
-
-
-/*-----------------------------------------------------------------------*/
-/* Process restart interval                                              */
-/*-----------------------------------------------------------------------*/
-
-static
-esp_rom_tjpgd_result_t restart (
-	esp_rom_tjpgd_dec_t* jd,	/* Pointer to the decompressor object */
-	uint16_t rstn	/* Expected restert sequense number */
-)
-{
-	uint32_t i, dc;
-	uint16_t d;
-	uint8_t *dp;
-
-
-	/* Discard padding bits and get two bytes from the input stream */
-	dp = jd->dptr; dc = jd->dctr;
-	d = 0;
-	for (i = 0; i < 2; i++) {
-		if (!dc) {	/* No input data is available, re-fill input buffer */
-			dp = jd->inbuf;
-			dc = jd->infunc(jd, dp, JD_SZBUF);
-			if (!dc) return JDR_INP;
-		} else {
-			dp++;
-		}
-		dc--;
-		d = (d << 8) | *dp;	/* Get a byte */
-	}
-	jd->dptr = dp; jd->dctr = dc; jd->dmsk = 0;
-
-	/* Check the marker */
-	if ((d & 0xFFD8) != 0xFFD0 || (d & 7) != (rstn & 7))
-		return JDR_FMT1;	/* Err: expected RSTn marker is not detected (may be collapted data) */
-
-	/* Reset DC offset */
-	jd->dcv[2] = jd->dcv[1] = jd->dcv[0] = 0;
-
-	return JDR_OK;
-}
-
-
-
-
-/*-----------------------------------------------------------------------*/
-/* Analyze the JPEG image and Initialize decompressor object             */
-/*-----------------------------------------------------------------------*/
-
-#define	LDB_WORD(ptr)		(uint16_t)(((uint16_t)*((uint8_t*)(ptr))<<8)|(uint16_t)*(uint8_t*)((ptr)+1))
-
-
-esp_rom_tjpgd_result_t esp_rom_tjpgd_prepare (
-	esp_rom_tjpgd_dec_t* jd,			/* Blank decompressor object */
-	uint32_t (*infunc)(esp_rom_tjpgd_dec_t*, uint8_t*, uint32_t),	/* JPEG strem input function */
-	void* pool,			/* Working buffer for the decompression session */
-	uint32_t sz_pool,		/* Size of working buffer */
-	void* dev			/* I/O device identifier for the session */
-)
-{
-	uint8_t *seg, b;
-	uint16_t marker;
-	uint32_t ofs;
-	uint32_t n, i, j, len;
-	esp_rom_tjpgd_result_t rc;
-
-
-	if (!pool) return JDR_PAR;
-
-	jd->pool = pool;		/* Work memroy */
-	jd->sz_pool = sz_pool;	/* Size of given work memory */
-	jd->infunc = infunc;	/* Stream input function */
-	jd->device = dev;		/* I/O device identifier */
-	jd->nrst = 0;			/* No restart interval (default) */
-
-	for (i = 0; i < 2; i++) {	/* Nulls pointers */
-		for (j = 0; j < 2; j++) {
-			jd->huffbits[i][j] = 0;
-			jd->huffcode[i][j] = 0;
-			jd->huffdata[i][j] = 0;
-		}
-	}
-	for (i = 0; i < 4; i++) jd->qttbl[i] = 0;
-
-	jd->inbuf = seg = alloc_pool(jd, JD_SZBUF);		/* Allocate stream input buffer */
-	if (!seg) return JDR_MEM1;
-
-	if (jd->infunc(jd, seg, 2) != 2) return JDR_INP;/* Check SOI marker */
-	if (LDB_WORD(seg) != 0xFFD8) return JDR_FMT1;	/* Err: SOI is not detected */
-	ofs = 2;
-
-	for (;;) {
-		/* Get a JPEG marker */
-		if (jd->infunc(jd, seg, 4) != 4) return JDR_INP;
-		marker = LDB_WORD(seg);		/* Marker */
-		len = LDB_WORD(seg + 2);	/* Length field */
-		if (len <= 2 || (marker >> 8) != 0xFF) return JDR_FMT1;
-		len -= 2;		/* Content size excluding length field */
-		ofs += 4 + len;	/* Number of bytes loaded */
-
-		switch (marker & 0xFF) {
-		case 0xC0:	/* SOF0 (baseline JPEG) */
-			/* Load segment data */
-			if (len > JD_SZBUF) return JDR_MEM2;
-			if (jd->infunc(jd, seg, len) != len) return JDR_INP;
-
-			jd->width = LDB_WORD(seg+3);		/* Image width in unit of pixel */
-			jd->height = LDB_WORD(seg+1);		/* Image height in unit of pixel */
-			if (seg[5] != 3) return JDR_FMT3;	/* Err: Supports only Y/Cb/Cr format */
-
-			/* Check three image components */
-			for (i = 0; i < 3; i++) {
-				b = seg[7 + 3 * i];							/* Get sampling factor */
-				if (!i) {	/* Y component */
-					if (b != 0x11 && b != 0x22 && b != 0x21)/* Check sampling factor */
-						return JDR_FMT3;					/* Err: Supports only 4:4:4, 4:2:0 or 4:2:2 */
-					jd->msx = b >> 4; jd->msy = b & 15;		/* Size of MCU [blocks] */
-				} else {	/* Cb/Cr component */
-					if (b != 0x11) return JDR_FMT3;			/* Err: Sampling factor of Cr/Cb must be 1 */
-				}
-				b = seg[8 + 3 * i];							/* Get dequantizer table ID for this component */
-				if (b > 3) return JDR_FMT3;					/* Err: Invalid ID */
-				jd->qtid[i] = b;
-			}
-			break;
-
-		case 0xDD:	/* DRI */
-			/* Load segment data */
-			if (len > JD_SZBUF) return JDR_MEM2;
-			if (jd->infunc(jd, seg, len) != len) return JDR_INP;
-
-			/* Get restart interval (MCUs) */
-			jd->nrst = LDB_WORD(seg);
-			break;
-
-		case 0xC4:	/* DHT */
-			/* Load segment data */
-			if (len > JD_SZBUF) return JDR_MEM2;
-			if (jd->infunc(jd, seg, len) != len) return JDR_INP;
-
-			/* Create huffman tables */
-			rc = create_huffman_tbl(jd, seg, len);
-			if (rc) return rc;
-			break;
-
-		case 0xDB:	/* DQT */
-			/* Load segment data */
-			if (len > JD_SZBUF) return JDR_MEM2;
-			if (jd->infunc(jd, seg, len) != len) return JDR_INP;
-
-			/* Create de-quantizer tables */
-			rc = create_qt_tbl(jd, seg, len);
-			if (rc) return rc;
-			break;
-
-		case 0xDA:	/* SOS */
-			/* Load segment data */
-			if (len > JD_SZBUF) return JDR_MEM2;
-			if (jd->infunc(jd, seg, len) != len) return JDR_INP;
-
-			if (!jd->width || !jd->height) return JDR_FMT1;	/* Err: Invalid image size */
-
-			if (seg[0] != 3) return JDR_FMT3;				/* Err: Supports only three color components format */
-
-			/* Check if all tables corresponding to each components have been loaded */
-			for (i = 0; i < 3; i++) {
-				b = seg[2 + 2 * i];	/* Get huffman table ID */
-				if (b != 0x00 && b != 0x11)	return JDR_FMT3;	/* Err: Different table number for DC/AC element */
-				b = i ? 1 : 0;
-				if (!jd->huffbits[b][0] || !jd->huffbits[b][1])	/* Check huffman table for this component */
-					return JDR_FMT1;							/* Err: Huffman table not loaded */
-				if (!jd->qttbl[jd->qtid[i]]) return JDR_FMT1;	/* Err: Dequantizer table not loaded */
-			}
-
-			/* Allocate working buffer for MCU and RGB */
-			n = jd->msy * jd->msx;						/* Number of Y blocks in the MCU */
-			if (!n) return JDR_FMT1;					/* Err: SOF0 has not been loaded */
-			len = n * 64 * 2 + 64;						/* Allocate buffer for IDCT and RGB output */
-			if (len < 256) len = 256;					/* but at least 256 byte is required for IDCT */
-			jd->workbuf = alloc_pool(jd, len);			/* and it may occupy a part of following MCU working buffer for RGB output */
-			if (!jd->workbuf) return JDR_MEM1;			/* Err: not enough memory */
-			jd->mcubuf = alloc_pool(jd, (n + 2) * 64);	/* Allocate MCU working buffer */
-			if (!jd->mcubuf) return JDR_MEM1;			/* Err: not enough memory */
-
-			/* Pre-load the JPEG data to extract it from the bit stream */
-			jd->dptr = seg; jd->dctr = 0; jd->dmsk = 0;	/* Prepare to read bit stream */
-			if (ofs %= JD_SZBUF) {						/* Align read offset to JD_SZBUF */
-				jd->dctr = jd->infunc(jd, seg + ofs, JD_SZBUF - (uint32_t)ofs);
-				jd->dptr = seg + ofs - 1;
-			}
-
-			return JDR_OK;		/* Initialization succeeded. Ready to decompress the JPEG image. */
-
-		case 0xC1:	/* SOF1 */
-		case 0xC2:	/* SOF2 */
-		case 0xC3:	/* SOF3 */
-		case 0xC5:	/* SOF5 */
-		case 0xC6:	/* SOF6 */
-		case 0xC7:	/* SOF7 */
-		case 0xC9:	/* SOF9 */
-		case 0xCA:	/* SOF10 */
-		case 0xCB:	/* SOF11 */
-		case 0xCD:	/* SOF13 */
-		case 0xCE:	/* SOF14 */
-		case 0xCF:	/* SOF15 */
-		case 0xD9:	/* EOI */
-			return JDR_FMT3;	/* Unsuppoted JPEG standard (may be progressive JPEG) */
-
-		default:	/* Unknown segment (comment, exif or etc..) */
-			/* Skip segment data */
-			if (jd->infunc(jd, 0, len) != len)	/* Null pointer specifies to skip bytes of stream */
-				return JDR_INP;
-		}
-	}
-}
-
-
-
-
-/*-----------------------------------------------------------------------*/
-/* Start to decompress the JPEG picture                                  */
-/*-----------------------------------------------------------------------*/
-
-esp_rom_tjpgd_result_t esp_rom_tjpgd_decomp (
-	esp_rom_tjpgd_dec_t* jd,								/* Initialized decompression object */
-	uint32_t (*outfunc)(esp_rom_tjpgd_dec_t*, void*, esp_rom_tjpgd_rect_t*),	/* RGB output function */
-	uint8_t scale								/* Output de-scaling factor (0 to 3) */
-)
-{
-	uint32_t x, y, mx, my;
-	uint16_t rst, rsc;
-	esp_rom_tjpgd_result_t rc;
-
-
-	if (scale > (JD_USE_SCALE ? 3 : 0)) return JDR_PAR;
-	jd->scale = scale;
-
-	mx = jd->msx * 8; my = jd->msy * 8;			/* Size of the MCU (pixel) */
-
-	jd->dcv[2] = jd->dcv[1] = jd->dcv[0] = 0;	/* Initialize DC values */
-	rst = rsc = 0;
-
-	rc = JDR_OK;
-	for (y = 0; y < jd->height; y += my) {		/* Vertical loop of MCUs */
-		for (x = 0; x < jd->width; x += mx) {	/* Horizontal loop of MCUs */
-			if (jd->nrst && rst++ == jd->nrst) {	/* Process restart interval if enabled */
-				rc = restart(jd, rsc++);
-				if (rc != JDR_OK) return rc;
-				rst = 1;
-			}
-			rc = mcu_load(jd);					/* Load an MCU (decompress huffman coded stream and apply IDCT) */
-			if (rc != JDR_OK) return rc;
-			rc = mcu_output(jd, outfunc, x, y);	/* Output the MCU (color space conversion, scaling and output) */
-			if (rc != JDR_OK) return rc;
-		}
-	}
-
-	return rc;
-}
-
-#endif  // ESP_ROM_HAS_JPEG_DECODE
diff --git a/components/esp_rom/test/test_tjpgd.c b/components/esp_rom/test/test_tjpgd.c
deleted file mode 100644
index 673d91a358..0000000000
--- a/components/esp_rom/test/test_tjpgd.c
+++ /dev/null
@@ -1,89 +0,0 @@
-#include <stdio.h>
-#include <string.h>
-#include <stdlib.h>
-#include <stdio.h>
-#include "sdkconfig.h"
-#include "unity.h"
-
-#include "esp_rom_tjpgd.h"
-#include "test_tjpgd_logo.h"
-
-typedef struct {
-    const unsigned char *inData;
-    int inPos;
-    unsigned char *outData;
-    int outW;
-    int outH;
-} JpegDev;
-
-static uint32_t infunc(esp_rom_tjpgd_dec_t *decoder, uint8_t *buf, uint32_t len)
-{
-    JpegDev *jd = (JpegDev *)decoder->device;
-    printf("Reading %d bytes from pos %d\n", len, jd->inPos);
-    if (buf != NULL) {
-        memcpy(buf, jd->inData + jd->inPos, len);
-    }
-    jd->inPos += len;
-    return len;
-}
-
-static uint32_t outfunc(esp_rom_tjpgd_dec_t *decoder, void *bitmap, esp_rom_tjpgd_rect_t *rect)
-{
-    unsigned char *in = (unsigned char *)bitmap;
-    unsigned char *out;
-    int y;
-    printf("Rect %d,%d - %d,%d\n", rect->top, rect->left, rect->bottom, rect->right);
-    JpegDev *jd = (JpegDev *)decoder->device;
-    for (y = rect->top; y <= rect->bottom; y++) {
-        out = jd->outData + ((jd->outW * y) + rect->left) * 3;
-        memcpy(out, in, ((rect->right - rect->left) + 1) * 3);
-        in += ((rect->right - rect->left) + 1) * 3;
-    }
-    return 1;
-}
-
-#define TESTW 48
-#define TESTH 48
-#define WORKSZ 3100
-
-TEST_CASE("Test JPEG decompression library", "[rom][tjpgd]")
-{
-    char aapix[] = " .:;+=xX$$";
-    unsigned char *decoded, *p;
-    char *work;
-    int r;
-    int x, y, v;
-    esp_rom_tjpgd_dec_t decoder;
-    JpegDev jd;
-    decoded = malloc(TESTW * TESTH * 3);
-    for (x = 0; x < TESTW * TESTH * 3; x += 2) {
-        decoded[x] = 0;
-        decoded[x + 1] = 0xff;
-    }
-    work = malloc(WORKSZ);
-    memset(work, 0, WORKSZ);
-
-    jd.inData = logo_jpg;
-    jd.inPos = 0;
-    jd.outData = decoded;
-    jd.outW = TESTW;
-    jd.outH = TESTH;
-
-    r = esp_rom_tjpgd_prepare(&decoder, infunc, work, WORKSZ, (void *)&jd);
-    TEST_ASSERT_EQUAL(r, JDR_OK);
-    r = esp_rom_tjpgd_decomp(&decoder, outfunc, 0);
-    TEST_ASSERT_EQUAL(r, JDR_OK);
-
-    p = decoded + 2;
-    for (y = 0; y < TESTH; y++) {
-        for (x = 0; x < TESTH; x++) {
-            v = ((*p) * (sizeof(aapix) - 2) * 2) / 256;
-            printf("%c%c", aapix[v / 2], aapix[(v + 1) / 2]);
-            p += 3;
-        }
-        printf("%c%c", ' ', '\n');
-    }
-
-    free(work);
-    free(decoded);
-}
diff --git a/docs/en/migration-guides/release-5.x/removed-components.rst b/docs/en/migration-guides/release-5.x/removed-components.rst
index 7d32006a84..9506d0b38a 100644
--- a/docs/en/migration-guides/release-5.x/removed-components.rst
+++ b/docs/en/migration-guides/release-5.x/removed-components.rst
@@ -20,6 +20,7 @@ Following components are removed from ESP-IDF and moved to `IDF Component Regist
 * `coap <https://components.espressif.com/component/espressif/coap>`_
 * `esp-cryptoauthlib <https://components.espressif.com/component/espressif/esp-cryptoauthlib>`_
 * `qrcode <https://components.espressif.com/component/espressif/qrcode>`_
+* `tjpgd <https://components.espressif.com/component/espressif/esp_jpeg>`_
 
 .. note::
     Please note that http parser functionality which was previously part of ``nghttp`` component is now part of :component:`http_parser <http_parser>` component.
diff --git a/docs/zh_CN/migration-guides/release-5.x/removed-components.rst b/docs/zh_CN/migration-guides/release-5.x/removed-components.rst
index 1050593192..47adafd2cf 100644
--- a/docs/zh_CN/migration-guides/release-5.x/removed-components.rst
+++ b/docs/zh_CN/migration-guides/release-5.x/removed-components.rst
@@ -18,6 +18,7 @@
 * `sh2lib <https://components.espressif.com/component/espressif/sh2lib>`_
 * `expat <https://components.espressif.com/component/espressif/expat>`_
 * `coap <https://components.espressif.com/component/espressif/coap>`_
+* `tjpgd <https://components.espressif.com/component/espressif/esp_jpeg>`_
 
 .. note::
     请注意，http 解析功能以前属于 ``nghttp`` 组件一部分，但现在属于 :component:`http_parser <http_parser>` 组件。
diff --git a/tools/idf_py_actions/hints.yml b/tools/idf_py_actions/hints.yml
index 5651c4a2db..f03f2e0d0c 100644
--- a/tools/idf_py_actions/hints.yml
+++ b/tools/idf_py_actions/hints.yml
@@ -191,3 +191,8 @@
     re: "Failed to resolve component '(?!esp_ipc)(\\w+)'"
     hint: "The component {} has been moved to the IDF component manager or has been removed and refactored into some other component.\nPlease look out for component in 'https://components.espressif.com' and add using 'idf.py add-dependency' command.\nRefer to the migration guide for more details."
     match_to_output: True
+
+-
+    re: "fatal error: (esp_rom_tjpgd.h): No such file or directory"
+    hint: "{} was removed. Please use esp_jpeg component from IDF component manager instead.\nPlease look out for component in 'https://components.espressif.com' and add using 'idf.py add-dependency' command.\nRefer to the migration guide for more details."
+    match_to_output: True

From e7bcecb8b51c9ac5a8e2b7b7bd8113836caa6737 Mon Sep 17 00:00:00 2001
From: Fu Hanxi <fuhanxi@espressif.com>
Date: Wed, 3 Aug 2022 11:56:35 +0800
Subject: [PATCH 143/665] ci: improve requirements ci/ttfw files

---
 tools/requirements/requirements.ci.txt   | 1 +
 tools/requirements/requirements.ttfw.txt | 4 ++++
 2 files changed, 5 insertions(+)

diff --git a/tools/requirements/requirements.ci.txt b/tools/requirements/requirements.ci.txt
index a7e9416371..f40bb9e205 100644
--- a/tools/requirements/requirements.ci.txt
+++ b/tools/requirements/requirements.ci.txt
@@ -4,6 +4,7 @@
 # ci
 coverage
 idf-build-apps
+jsonschema
 junit_xml
 python-gitlab
 pyyaml
diff --git a/tools/requirements/requirements.ttfw.txt b/tools/requirements/requirements.ttfw.txt
index ed7cb2187f..e100531d57 100644
--- a/tools/requirements/requirements.ttfw.txt
+++ b/tools/requirements/requirements.ttfw.txt
@@ -33,3 +33,7 @@ SimpleWebSocketServer
 
 # py_debug_backend
 debug_backend
+
+# examples/protocols/mqtt
+# tools/test_apps/protocols/mqtt
+paho-mqtt

From f10e6145dcbbf79db1e37d4b8a045346f97b85d7 Mon Sep 17 00:00:00 2001
From: Fu Hanxi <fuhanxi@espressif.com>
Date: Thu, 28 Jul 2022 15:32:13 +0800
Subject: [PATCH 144/665] ci: simplify the python env to idf venv only

---
 .gitlab-ci.yml                         | 170 +++++++++++--------------
 .gitlab/ci/README.md                   |   2 +-
 .gitlab/ci/assign-test.yml             |   2 +
 .gitlab/ci/deploy.yml                  |   1 -
 .gitlab/ci/docs.yml                    |  12 +-
 .gitlab/ci/host-test.yml               |   8 +-
 .gitlab/ci/pre_check.yml               |  44 +++----
 .gitlab/ci/static-code-analysis.yml    |   5 +-
 .gitlab/ci/target-test.yml             |   6 +-
 .gitlab/ci/upload_cache.yml            |  13 +-
 tools/ci/exclude_check_tools_files.txt |   1 -
 tools/ci/setup_python.sh               |  50 --------
 12 files changed, 109 insertions(+), 205 deletions(-)
 delete mode 100644 tools/ci/setup_python.sh

diff --git a/.gitlab-ci.yml b/.gitlab-ci.yml
index bcbaa3d1d7..866512c88f 100644
--- a/.gitlab-ci.yml
+++ b/.gitlab-ci.yml
@@ -57,20 +57,21 @@ variables:
   PYTHON_VER: 3.7.10
 
   CLANG_TIDY_RUNNER_PROJ: 2107  # idf/clang-tidy-runner
-  IDF_BUILD_APPS_PROJ: 2818  # fuhanxi/idf-build-apps
+  IDF_BUILD_APPS_PROJ: 2818  # espressif/idf-build-apps
 
   # Docker images
   BOT_DOCKER_IMAGE_TAG: ":latest"
 
-  ESP_IDF_DOC_ENV_IMAGE: "$CI_DOCKER_REGISTRY/esp-idf-doc-env-v5.0:2-3"
-  ESP_ENV_IMAGE: "$CI_DOCKER_REGISTRY/esp-env-v5.0:3"
-  AFL_FUZZER_TEST_IMAGE: "$CI_DOCKER_REGISTRY/afl-fuzzer-test-v5.0:2-1"
-  CLANG_STATIC_ANALYSIS_IMAGE: "${CI_DOCKER_REGISTRY}/clang-static-analysis-v5.0:2-1"
-  TARGET_TEST_ENV_IMAGE: "$CI_DOCKER_REGISTRY/target-test-env-v5.0:2"
-  QEMU_IMAGE: "${CI_DOCKER_REGISTRY}/qemu-v5.0:2-20220802"
+  ESP_ENV_IMAGE: "$CI_DOCKER_REGISTRY/esp-env-v5.1:1"
+  AFL_FUZZER_TEST_IMAGE: "$CI_DOCKER_REGISTRY/afl-fuzzer-test-v5.1:1-1"
+  CLANG_STATIC_ANALYSIS_IMAGE: "${CI_DOCKER_REGISTRY}/clang-static-analysis-v5.1:1-1"
+  ESP_IDF_DOC_ENV_IMAGE: "$CI_DOCKER_REGISTRY/esp-idf-doc-env-v5.1:1-1"
+  QEMU_IMAGE: "${CI_DOCKER_REGISTRY}/qemu-v5.1:1-20220802"
+  TARGET_TEST_ENV_IMAGE: "$CI_DOCKER_REGISTRY/target-test-env-v5.1:1"
 
   SONARQUBE_SCANNER_IMAGE: "${CI_DOCKER_REGISTRY}/sonarqube-scanner:3"
-  LINUX_SHELL_IMAGE: "${CI_DOCKER_REGISTRY}/linux-shells-v5.0:2"
+
+  PRE_COMMIT_IMAGE: "$CI_DOCKER_REGISTRY/esp-idf-pre-commit:1"
 
   # target test config file, used by assign test job
   CI_TARGET_TEST_CONFIG_FILE: "$CI_PROJECT_DIR/.gitlab/ci/target-test.yml"
@@ -110,130 +111,101 @@ cache:
       - .cache/submodule_archives
     policy: pull
 
-.setup_tools_unless_target_test: &setup_tools_unless_target_test |
+.common_before_scripts: &common-before_scripts |
+  source tools/ci/utils.sh
+  is_based_on_commits $REQUIRED_ANCESTOR_COMMITS
+
   if [[ -n "$IDF_DONT_USE_MIRRORS" ]]; then
-  export IDF_MIRROR_PREFIX_MAP=
-  fi
-  if [[ "$SETUP_TOOLS" == "1" || "$CI_JOB_STAGE" != "target_test" ]]; then
-  tools/idf_tools.py --non-interactive install ${SETUP_TOOLS_LIST:-} && eval "$(tools/idf_tools.py --non-interactive export)" || exit 1
-    if [[ ! -z "$OOCD_DISTRO_URL" && "$CI_JOB_STAGE" == "target_test" ]]; then
-    echo "Using custom OpenOCD from ${OOCD_DISTRO_URL}"
-    wget $OOCD_DISTRO_URL
-    ARCH_NAME=$(basename $OOCD_DISTRO_URL)
-    tar -x -f $ARCH_NAME
-    export OPENOCD_SCRIPTS=$PWD/openocd-esp32/share/openocd/scripts
-    export PATH=$PWD/openocd-esp32/bin:$PATH
-    fi
+    export IDF_MIRROR_PREFIX_MAP=
   fi
 
-.download_test_python_contraint_file: &download_test_python_contraint_file |
+  if echo "$CI_MERGE_REQUEST_LABELS" | egrep "^([^,\n\r]+,)*include_nightly_run(,[^,\n\r]+)*$"; then
+    export INCLUDE_NIGHTLY_RUN="1"
+  fi
+
+  # configure cmake related flags
+  source tools/ci/configure_ci_environment.sh
+
+  # add extra python packages
+  export PYTHONPATH="$IDF_PATH/tools:$IDF_PATH/tools/esp_app_trace:$IDF_PATH/components/partition_table:$IDF_PATH/tools/ci/python_packages:$PYTHONPATH"
+
+.setup_tools_and_idf_python_venv: &setup_tools_and_idf_python_venv |
+  # must use after setup_tools_except_target_test
+  # otherwise the export.sh won't work properly
+
+  # download constraint file for dev
   if [[ -n "$CI_PYTHON_CONSTRAINT_BRANCH" ]]; then
     wget -O /tmp/constraint.txt --header="Authorization:Bearer ${ESPCI_TOKEN}" ${GITLAB_HTTP_SERVER}/api/v4/projects/2581/repository/files/${CI_PYTHON_CONSTRAINT_FILE}/raw?ref=${CI_PYTHON_CONSTRAINT_BRANCH}
     mkdir -p ~/.espressif
     mv /tmp/constraint.txt ~/.espressif/${CI_PYTHON_CONSTRAINT_FILE}
   fi
 
-.download_test_python_tool: &download_test_python_tool |
+  # Mirror
+  if [[ -n "$IDF_DONT_USE_MIRRORS" ]]; then
+    export IDF_MIRROR_PREFIX_MAP=
+  fi
+
+  # install latest python packages
+  # target test jobs
+  if [[ "${CI_JOB_STAGE}" == "target_test" ]]; then
+    # ttfw jobs
+    if ! echo "${CI_JOB_NAME}" | egrep ".+_pytest_.+"; then
+      run_cmd bash install.sh --enable-ci --enable-ttfw
+    else
+      run_cmd bash install.sh --enable-ci --enable-pytest
+    fi
+  elif [[ "${CI_JOB_STAGE}" == "build_doc" ]]; then
+    run_cmd bash install.sh --enable-ci --enable-docs
+  elif [[ "${CI_JOB_STAGE}" == "build" ]]; then
+    run_cmd bash install.sh --enable-ci --enable-pytest
+  else
+    run_cmd bash install.sh --enable-ci
+  fi
+
+  source ./export.sh
+
+  # Custom OpenOCD
+  if [[ ! -z "$OOCD_DISTRO_URL" && "$CI_JOB_STAGE" == "target_test" ]]; then
+    echo "Using custom OpenOCD from ${OOCD_DISTRO_URL}"
+    wget $OOCD_DISTRO_URL
+    ARCH_NAME=$(basename $OOCD_DISTRO_URL)
+    tar -x -f $ARCH_NAME
+    export OPENOCD_SCRIPTS=$PWD/openocd-esp32/share/openocd/scripts
+    export PATH=$PWD/openocd-esp32/bin:$PATH
+  fi
+
   if [[ -n "$CI_PYTHON_TOOL_REPO" ]]; then
     git clone --quiet --depth=1 -b ${CI_PYTHON_TOOL_BRANCH} https://gitlab-ci-token:${ESPCI_TOKEN}@${GITLAB_HTTPS_HOST}/espressif/${CI_PYTHON_TOOL_REPO}.git
     pip install ./${CI_PYTHON_TOOL_REPO}
     rm -rf ${CI_PYTHON_TOOL_REPO}
   fi
 
-.set_include_nightly_run: &set_include_nightly_run |
-  if echo "$CI_MERGE_REQUEST_LABELS" | egrep "^([^,\n\r]+,)*include_nightly_run(,[^,\n\r]+)*$"; then
-    export INCLUDE_NIGHTLY_RUN="1"
-  fi
-
 before_script:
-  - source tools/ci/utils.sh
-  - is_based_on_commits $REQUIRED_ANCESTOR_COMMITS
-  - *set_include_nightly_run
-  - source tools/ci/setup_python.sh
+  - *common-before_scripts
+  - *setup_tools_and_idf_python_venv
   - add_gitlab_ssh_keys
-  - source tools/ci/configure_ci_environment.sh
-  - *setup_tools_unless_target_test
   - fetch_submodules
-  - *download_test_python_contraint_file
-  - $IDF_PATH/tools/idf_tools.py install-python-env
-  # install esptool globally, TODO: remove this, IDFCI-1207
-  - pip install esptool -c ~/.espressif/${CI_PYTHON_CONSTRAINT_FILE}
-  - *download_test_python_tool
-
-# used for check scripts which we want to run unconditionally
-.before_script_no_sync_submodule:
-  before_script:
-    - echo "Not setting up GitLab key, not fetching submodules"
-    - source tools/ci/utils.sh
-    - is_based_on_commits $REQUIRED_ANCESTOR_COMMITS
-    - *set_include_nightly_run
-    - source tools/ci/setup_python.sh
-    - source tools/ci/configure_ci_environment.sh
-    - *download_test_python_contraint_file
-    - $IDF_PATH/tools/idf_tools.py install-python-env
 
 .before_script_minimal:
   before_script:
-    - echo "Only load utils.sh"
-    - source tools/ci/utils.sh
-    - is_based_on_commits $REQUIRED_ANCESTOR_COMMITS
-    - *set_include_nightly_run
-
-.before_script_integration_test:
-  before_script:
-    # needn't install idf python env
-    - source tools/ci/utils.sh
-    - is_based_on_commits $REQUIRED_ANCESTOR_COMMITS
-    - add_gitlab_ssh_keys
+    - *common-before_scripts
 
 .before_script_macos:
   before_script:
-    - source tools/ci/utils.sh
-    - is_based_on_commits $REQUIRED_ANCESTOR_COMMITS
-    - *set_include_nightly_run
-    - export IDF_TOOLS_PATH="${HOME}/.espressif_runner_${CI_RUNNER_ID}_${CI_CONCURRENT_ID}"
-    - *download_test_python_contraint_file
-    - $IDF_PATH/tools/idf_tools.py install-python-env
+    - *common-before_scripts
     # On macOS, these tools need to be installed
+    - export IDF_TOOLS_PATH="${HOME}/.espressif_runner_${CI_RUNNER_ID}_${CI_CONCURRENT_ID}"
     - $IDF_PATH/tools/idf_tools.py --non-interactive install cmake ninja
     # This adds tools (compilers) and the version-specific Python environment to PATH
-    - *setup_tools_unless_target_test
-    # Install packages required by CI scripts into IDF Python environment
-    - pip install -r $IDF_PATH/tools/requirements/requirements.ci.txt
-    - source tools/ci/configure_ci_environment.sh
-    # Part of tools/ci/setup_python.sh; we don't use pyenv on macOS, so can't run the rest of the script.
-    - export PYTHONPATH="$IDF_PATH/tools:$IDF_PATH/tools/ci/python_packages:$PYTHONPATH"
+    - *setup_tools_and_idf_python_venv
     - fetch_submodules
 
-.before_script_pytest:
-  before_script:
-    - source tools/ci/utils.sh
-    - is_based_on_commits $REQUIRED_ANCESTOR_COMMITS
-    - *set_include_nightly_run
-    - source tools/ci/setup_python.sh
-    - add_gitlab_ssh_keys
-    - source tools/ci/configure_ci_environment.sh
-    - *setup_tools_unless_target_test
-    - fetch_submodules
-    - *download_test_python_contraint_file
-    # only need ci and pytest related packages, ttfw requirements would be mocked if not installed
-    - $IDF_PATH/tools/idf_tools.py install-python-env --features pytest,ci
-    - eval "$($IDF_PATH/tools/idf_tools.py export)"  # use idf venv instead
-
 .before_script_build_jobs:
   before_script:
-    - source tools/ci/utils.sh
-    - is_based_on_commits $REQUIRED_ANCESTOR_COMMITS
-    - *set_include_nightly_run
-    - source tools/ci/setup_python.sh
+    - *common-before_scripts
+    - *setup_tools_and_idf_python_venv
     - add_gitlab_ssh_keys
-    - source tools/ci/configure_ci_environment.sh
-    - *setup_tools_unless_target_test
     - fetch_submodules
-    - *download_test_python_contraint_file
-    # only need ci and pytest related packages, ttfw requirements would be mocked if not installed
-    - $IDF_PATH/tools/idf_tools.py install-python-env --features pytest,ci
-    - eval "$($IDF_PATH/tools/idf_tools.py export)"  # use idf venv instead
     - export EXTRA_CFLAGS=${PEDANTIC_CFLAGS}
     - export EXTRA_CXXFLAGS=${PEDANTIC_CXXFLAGS}
 
diff --git a/.gitlab/ci/README.md b/.gitlab/ci/README.md
index 5c34d36fd6..8a8051e904 100644
--- a/.gitlab/ci/README.md
+++ b/.gitlab/ci/README.md
@@ -116,7 +116,7 @@ curl -X POST --header "PRIVATE-TOKEN: [YOUR PERSONAL ACCESS TOKEN]" [GITLAB_SERV
     ```yaml
     check_docs_lang_sync:
       extends:
-        - .pre_check_job_template
+        - .pre_check_template
         - .rules:build:docs
       script:
         - cd docs
diff --git a/.gitlab/ci/assign-test.yml b/.gitlab/ci/assign-test.yml
index ea342e59ad..a775bf3d4e 100644
--- a/.gitlab/ci/assign-test.yml
+++ b/.gitlab/ci/assign-test.yml
@@ -85,6 +85,7 @@ assign_integration_test:
   extends:
     - .assign_test_template
     - .rules:test:integration_test
+    - .before_script_minimal
   image: ${CI_INTEGRATION_TEST_ENV_IMAGE}
   needs:
     - build_ssc_esp32
@@ -100,6 +101,7 @@ assign_integration_test:
     ASSIGN_TEST_CASE_SCRIPT: "${CI_PROJECT_DIR}/auto_test_script/bin/CIAssignTestCases.py"
     PYTHONPATH: ${CI_PROJECT_DIR}/auto_test_script/packages
   script:
+    - add_gitlab_ssh_keys
     # clone test script to assign tests
     # can not retry if downing git lfs files failed, so using empty_branch first.
     - retry_failed git clone ${CI_AUTO_TEST_SCRIPT_REPO_URL} -b empty_branch
diff --git a/.gitlab/ci/deploy.yml b/.gitlab/ci/deploy.yml
index bd0eec0678..0136f5f582 100644
--- a/.gitlab/ci/deploy.yml
+++ b/.gitlab/ci/deploy.yml
@@ -1,5 +1,4 @@
 .deploy_job_template:
-  extends: .before_script_no_sync_submodule
   stage: deploy
   image: $ESP_ENV_IMAGE
   tags:
diff --git a/.gitlab/ci/docs.yml b/.gitlab/ci/docs.yml
index c781c77a52..88bfa3ac48 100644
--- a/.gitlab/ci/docs.yml
+++ b/.gitlab/ci/docs.yml
@@ -41,7 +41,7 @@
 # stage: pre_check
 check_readme_links:
   extends:
-    - .pre_check_job_template
+    - .pre_check_template
   tags: ["build", "amd64", "internet"]
   allow_failure: true
   script:
@@ -49,7 +49,7 @@ check_readme_links:
 
 check_docs_lang_sync:
   extends:
-    - .pre_check_job_template
+    - .pre_check_template
     - .doc-rules:build:docs
   script:
     - cd docs
@@ -62,7 +62,6 @@ check_docs_lang_sync:
   dependencies: []
   script:
     - cd docs
-    - pip install -U -r $IDF_PATH/tools/requirements/requirements.docs.txt
     - build-docs -t $DOCTGT -bs $DOC_BUILDERS -l $DOCLANG build
   parallel:
     matrix:
@@ -72,11 +71,10 @@ check_docs_lang_sync:
 check_docs_gh_links:
   image: $ESP_IDF_DOC_ENV_IMAGE
   extends:
-    - .pre_check_job_template
+    - .pre_check_template
     - .doc-rules:build:docs
   script:
     - cd docs
-    - pip install -U -r $IDF_PATH/tools/requirements/requirements.docs.txt
     - build-docs gh-linkcheck
 
 # stage: build_doc
@@ -148,8 +146,6 @@ build_docs_pdf:
     DOC_BUILDERS: "latex"
 
 .deploy_docs_template:
-  extends:
-    - .before_script_no_sync_submodule
   image: $ESP_IDF_DOC_ENV_IMAGE
   variables:
     DOCS_BUILD_DIR: "${IDF_PATH}/docs/_build/"
@@ -161,7 +157,6 @@ build_docs_pdf:
   script:
     - add_doc_server_ssh_keys $DOCS_DEPLOY_PRIVATEKEY $DOCS_DEPLOY_SERVER $DOCS_DEPLOY_SERVER_USER
     - export GIT_VER=$(git describe --always ${PIPELINE_COMMIT_SHA} --)
-    - pip install -U -r $IDF_PATH/tools/requirements/requirements.docs.txt
     - deploy-docs
 
 # stage: test_deploy
@@ -227,5 +222,4 @@ check_doc_links:
   allow_failure: true
   script:
     - cd docs
-    - pip install -U -r $IDF_PATH/tools/requirements/requirements.docs.txt
     - build-docs -t $DOCTGT -l $DOCLANG linkcheck
diff --git a/.gitlab/ci/host-test.yml b/.gitlab/ci/host-test.yml
index 25b0fe556c..83769e8375 100644
--- a/.gitlab/ci/host-test.yml
+++ b/.gitlab/ci/host-test.yml
@@ -317,8 +317,8 @@ test_mkuf2:
     - ./test_mkuf2.py
 
 test_autocomplete:
-  extends: .host_test_template
-  image: $LINUX_SHELL_IMAGE
+  extends:
+    - .host_test_template
   artifacts:
     when: on_failure
     paths:
@@ -328,8 +328,8 @@ test_autocomplete:
     - ${IDF_PATH}/tools/ci/test_autocomplete.py
 
 test_detect_python:
-  extends: .host_test_template
-  image: $LINUX_SHELL_IMAGE
+  extends:
+    - .host_test_template
   script:
     - cd ${IDF_PATH}
     - shellcheck -s sh tools/detect_python.sh
diff --git a/.gitlab/ci/pre_check.yml b/.gitlab/ci/pre_check.yml
index db724d6228..b341cae523 100644
--- a/.gitlab/ci/pre_check.yml
+++ b/.gitlab/ci/pre_check.yml
@@ -1,21 +1,15 @@
-.pre_check_base_template:
+.pre_check_template:
   stage: pre_check
   image: $ESP_ENV_IMAGE
   tags:
     - host_test
   dependencies: []
 
-.pre_check_job_template:
-  extends:
-    - .pre_check_base_template
-    - .before_script_no_sync_submodule
-
 .check_pre_commit_template:
-  extends: .pre_check_job_template
-  image: "$CI_DOCKER_REGISTRY/esp-idf-pre-commit:1"
-  before_script:
-    - source tools/ci/utils.sh
-    - export PYTHONPATH="$CI_PROJECT_DIR/tools:$CI_PROJECT_DIR/tools/ci/python_packages:$PYTHONPATH"
+  extends:
+    - .pre_check_template
+    - .before_script_minimal
+  image: $PRE_COMMIT_IMAGE
 
 check_pre_commit_master_release:
   extends:
@@ -35,21 +29,21 @@ check_version:
   # Don't run this for feature/bugfix branches, so that it is possible to modify
   # esp_idf_version.h in a branch before tagging the next version.
   extends:
-    - .pre_check_job_template
+    - .pre_check_template
     - .rules:protected
   script:
     - export IDF_PATH=$PWD
     - tools/ci/check_idf_version.sh
 
 check_rom_api_header:
-  extends: .pre_check_job_template
+  extends: .pre_check_template
   script:
     - tools/ci/check_examples_rom_header.sh
     - tools/ci/check_api_violation.sh
 
 check_python_style:
   extends:
-    - .pre_check_base_template
+    - .pre_check_template
     - .rules:patterns:python-files
   artifacts:
     when: on_failure
@@ -60,7 +54,7 @@ check_python_style:
     - python -m flake8 --config=$IDF_PATH/.flake8 --output-file=flake8_output.txt --tee --benchmark $IDF_PATH
 
 test_check_kconfigs:
-  extends: .pre_check_job_template
+  extends: .pre_check_template
   artifacts:
     when: on_failure
     paths:
@@ -75,7 +69,7 @@ test_check_kconfigs:
     - python ${IDF_PATH}/tools/ci/test_check_kconfigs.py
 
 check_blobs:
-  extends: .pre_check_base_template
+  extends: .pre_check_template
   tags:
     - build
   variables:
@@ -90,7 +84,7 @@ check_blobs:
     - bash $IDF_PATH/tools/ci/check_blobs.sh
 
 check_fuzzer_compilation:
-   extends: .pre_check_base_template
+   extends: .pre_check_template
    image: $AFL_FUZZER_TEST_IMAGE
    script:
      - cd ${IDF_PATH}/components/lwip/test_afl_host
@@ -100,7 +94,7 @@ check_fuzzer_compilation:
 
 check_public_headers:
   extends:
-    - .pre_check_base_template
+    - .pre_check_template
     - .rules:build
   tags:
     - build
@@ -113,7 +107,7 @@ check_public_headers:
 
 check_chip_support_components:
   extends:
-    - .pre_check_base_template
+    - .pre_check_template
     - .rules:build
   tags:
     - build
@@ -130,7 +124,7 @@ check_chip_support_components:
 
 check_esp_err_to_name:
   extends:
-    - .pre_check_base_template
+    - .pre_check_template
     - .rules:build
   tags:
     - build
@@ -146,7 +140,7 @@ check_esp_err_to_name:
 
 check_esp_system:
   extends:
-    - .pre_check_base_template
+    - .pre_check_template
     - .rules:build
   tags:
     - build
@@ -157,19 +151,19 @@ check_esp_system:
 # the version returned by 'git describe'
 check_version_tag:
   extends:
-    - .pre_check_job_template
+    - .pre_check_template
     - .rules:tag:release
   script:
     - (git cat-file -t $CI_COMMIT_REF_NAME | grep tag) || (echo "ESP-IDF versions must be annotated tags." && exit 1)
 
 check_artifacts_expire_time:
-  extends: .pre_check_job_template
+  extends: .pre_check_template
   script:
     # check if we have set expire time for all artifacts
     - python tools/ci/check_artifacts_expire_time.py
 
 check_commit_msg:
-  extends: .pre_check_job_template
+  extends: .pre_check_template
   script:
     - git status
     - git log -n10 --oneline ${PIPELINE_COMMIT_SHA}
@@ -178,7 +172,7 @@ check_commit_msg:
 
 check_test_scripts_build_test_rules:
   extends:
-    - .pre_check_job_template
+    - .pre_check_template
     - .before_script_build_jobs
   script:
     - python tools/ci/check_build_test_rules.py check-test-scripts examples/ tools/test_apps components
diff --git a/.gitlab/ci/static-code-analysis.yml b/.gitlab/ci/static-code-analysis.yml
index 23de4fb9be..55ee95cf3e 100644
--- a/.gitlab/ci/static-code-analysis.yml
+++ b/.gitlab/ci/static-code-analysis.yml
@@ -1,7 +1,7 @@
 # pre_check stage
 clang_tidy_check:
   extends:
-    - .pre_check_base_template
+    - .pre_check_template
     - .rules:patterns:clang_tidy
   image: ${CLANG_STATIC_ANALYSIS_IMAGE}
   artifacts:
@@ -14,7 +14,6 @@ clang_tidy_check:
     RULES_FILE: ${CI_PROJECT_DIR}/tools/ci/static-analysis-rules.yml
     OUTPUT_DIR: ${CI_PROJECT_DIR}/clang_tidy_reports
   script:
-    - python -m pip install -U pip
     - internal_pip_install $CLANG_TIDY_RUNNER_PROJ pyclang
     - export PATH=$PATH:$(python -c "import sys; print(sys.executable.rsplit('/', 1)[0])")
     - dirs=$(cat ${CLANG_TIDY_DIRS_TXT} | while read line; do echo ${CI_PROJECT_DIR}/${line}; done | xargs)
@@ -26,7 +25,7 @@ clang_tidy_check:
 
 check_pylint:
   extends:
-    - .pre_check_base_template
+    - .pre_check_template
     - .rules:patterns:python-files
     - .before_script_minimal
   image: $SONARQUBE_SCANNER_IMAGE
diff --git a/.gitlab/ci/target-test.yml b/.gitlab/ci/target-test.yml
index b18395b376..9dbd083310 100644
--- a/.gitlab/ci/target-test.yml
+++ b/.gitlab/ci/target-test.yml
@@ -15,7 +15,6 @@
 .pytest_template:
   extends:
     - .target_test_template
-    - .before_script_pytest
   artifacts:
     when: always
     paths:
@@ -1050,8 +1049,7 @@ UT_S3_FLASH:
   extends:
     - .target_test_job_template
     - .rules:test:integration_test
-    # needn't install idf python env
-    - .before_script_integration_test
+    - .before_script_minimal
   image: ${CI_INTEGRATION_TEST_ENV_IMAGE}
   cache: []
   needs: # the assign already needs all the build jobs
@@ -1072,6 +1070,7 @@ UT_S3_FLASH:
     # first test if config file exists, if not exist, exit 0
     - test -e $CONFIG_FILE || exit 0
     # clone local test env configs
+    - add_gitlab_ssh_keys
     - retry_failed git clone $TEST_ENV_CONFIG_REPO
     - python $CHECKOUT_REF_SCRIPT ci-test-runner-configs ci-test-runner-configs
     # clone test bench
@@ -1107,6 +1106,7 @@ nvs_compatible_test:
     # first test if config file exists, if not exist, exit 0
     - test -e $CONFIG_FILE || exit 0
     # clone local test env configs
+    - add_gitlab_ssh_keys
     - retry_failed git clone $TEST_ENV_CONFIG_REPO
     - python $CHECKOUT_REF_SCRIPT ci-test-runner-configs ci-test-runner-configs
     # clone test bench
diff --git a/.gitlab/ci/upload_cache.yml b/.gitlab/ci/upload_cache.yml
index b2ddb81bc4..8a512f8c75 100644
--- a/.gitlab/ci/upload_cache.yml
+++ b/.gitlab/ci/upload_cache.yml
@@ -9,6 +9,7 @@
 upload-pip-cache:
   extends:
     - .upload_cache_template
+    - .before_script_minimal
     - .rules:patterns:python-cache
   tags:
     - $GEO
@@ -18,13 +19,9 @@ upload-pip-cache:
     paths:
       - .cache/pip
     policy: push
-  before_script: []
   script:
-    - source tools/ci/utils.sh
-    - is_based_on_commits $REQUIRED_ANCESTOR_COMMITS
-    - source tools/ci/setup_python.sh
     - rm -rf .cache/pip  # clear old packages
-    - $IDF_PATH/tools/idf_tools.py install-python-env --features pytest,ci
+    - bash install.sh --enable-ci --enable-pytest
   parallel:
     matrix:
       - GEO: [ 'shiny',  'brew' ]
@@ -32,6 +29,7 @@ upload-pip-cache:
 upload-submodules-cache:
   extends:
     - .upload_cache_template
+    - .before_script_minimal
     - .rules:patterns:submodule
   tags:
     - $GEO
@@ -41,12 +39,9 @@ upload-submodules-cache:
     paths:
       - .cache/submodule_archives
     policy: push
-  before_script: []
   script:
-    - source tools/ci/utils.sh
-    - is_based_on_commits $REQUIRED_ANCESTOR_COMMITS
-    - source tools/ci/setup_python.sh
     - rm -rf .cache/submodule_archives  # clear old submodule archives
+    - add_gitlab_ssh_keys
     - fetch_submodules
   parallel:
     matrix:
diff --git a/tools/ci/exclude_check_tools_files.txt b/tools/ci/exclude_check_tools_files.txt
index 168a8ee00d..ceaa7f173e 100644
--- a/tools/ci/exclude_check_tools_files.txt
+++ b/tools/ci/exclude_check_tools_files.txt
@@ -29,7 +29,6 @@ tools/ci/mypy_ignore_list.txt
 tools/ci/normalize_clangtidy_path.py
 tools/ci/push_to_github.sh
 tools/ci/python_packages/wifi_tools.py
-tools/ci/setup_python.sh
 tools/ci/utils.sh
 tools/eclipse-code-style.xml
 tools/format-minimal.sh
diff --git a/tools/ci/setup_python.sh b/tools/ci/setup_python.sh
deleted file mode 100644
index c85924e087..0000000000
--- a/tools/ci/setup_python.sh
+++ /dev/null
@@ -1,50 +0,0 @@
-#!/usr/bin/env bash
-
-if [ -z ${PYTHON_VER+x} ]; then
-    # Use this version of the Python interpreter if it was not defined before.
-    # 3.6.13 is the default python3 interpreter in esp32-ci-env
-    # Jobs which doesn't support this version should define PYTHON_VER themselves
-    PYTHON_VER=3.7.10
-fi
-
-if [ -f /opt/pyenv/activate ];
-then
-    source /opt/pyenv/activate
-    pyenv global $PYTHON_VER || {
-                                    echo 'Python' $PYTHON_VER 'is not installed.'
-                                    INSTALLED_PY_VERS=$(pyenv versions --bare)
-
-                                    while [ ${#PYTHON_VER} -gt 0 ]
-                                    do
-                                        echo 'Tring to locate a match for' $PYTHON_VER
-
-                                        for ver in ${INSTALLED_PY_VERS[@]}
-                                        do
-                                            if [[ $ver == $PYTHON_VER* ]];
-                                            then
-                                                pyenv global $ver
-                                                break 2
-                                            fi
-                                        done
-
-                                        # Removing last character and trying to find some match.
-                                        # For example, if 3.4.8 was selected but isn't installed then it will try to
-                                        # find some other installed 3.4.X version, and then some 3.X.X version.
-                                        PYTHON_VER=${PYTHON_VER: : -1}
-                                    done
-                                }
-    python --version || {
-                            echo 'No matching Python interpreter is found!'
-                            exit 1
-                        }
-elif command -v python -V 1>/dev/null 2>&1;
-then
-    python --version
-    echo 'No /opt/pyenv/activate exists and Python from path is used.'
-else
-    echo 'No /opt/pyenv/activate exists and no Python interpreter is found!'
-    exit 1
-fi
-
-# add esp-idf local package path to PYTHONPATH so it can be imported directly
-export PYTHONPATH="$IDF_PATH/tools:$IDF_PATH/components/partition_table:$IDF_PATH/tools/ci/python_packages:$PYTHONPATH"

From e8c44800e1dc21710a7e66c764aafecad44ccb2e Mon Sep 17 00:00:00 2001
From: Fu Hanxi <fuhanxi@espressif.com>
Date: Tue, 16 Aug 2022 11:19:17 +0800
Subject: [PATCH 145/665] ci: test_idf_tools use system python

---
 .gitlab/ci/host-test.yml | 15 ++++++++++-----
 1 file changed, 10 insertions(+), 5 deletions(-)

diff --git a/.gitlab/ci/host-test.yml b/.gitlab/ci/host-test.yml
index 83769e8375..fd159261f9 100644
--- a/.gitlab/ci/host-test.yml
+++ b/.gitlab/ci/host-test.yml
@@ -204,20 +204,25 @@ test_idf_py:
     - cd ${IDF_PATH}/tools/test_idf_py
     - ./test_idf_py.py
 
+# Test for create virtualenv. It must be invoked from Python, not from virtualenv.
+# Use docker image system python without any extra dependencies
 test_idf_tools:
-  extends: .host_test_template
+  extends:
+    - .host_test_template
+    - .before_script_minimal
   artifacts:
     when: on_failure
     paths:
       - tools/tools.new.json
       - tools/test_idf_tools/test_python_env_logs.txt
     expire_in: 1 week
+  image:
+    name: $ESP_ENV_IMAGE
+    entrypoint: [""]  # use system python3. no extra pip package installed
   script:
-    # Remove Xtensa and ULP toolchains from the PATH, tests will expect a clean environment
-    - export PATH=$(p=$(echo $PATH | tr ":" "\n" | grep -v "/root/.espressif/tools\|/opt/espressif" | tr "\n" ":"); echo ${p%:})
     - cd ${IDF_PATH}/tools/test_idf_tools
-    - ./test_idf_tools.py
-    # Test for create virtualenv. It must be invoked from Python, not from virtualenv.
+    - python3 -m pip install jsonschema
+    - python3 ./test_idf_tools.py
     - python3 ./test_idf_tools_python_env.py
 
 .test_efuse_table_on_host_template:

From 1daf541b6cbcbebad44828bbe3cacd5c715b9b7e Mon Sep 17 00:00:00 2001
From: Fu Hanxi <fuhanxi@espressif.com>
Date: Tue, 16 Aug 2022 18:56:08 +0800
Subject: [PATCH 146/665] ci: remove check_python_style since flake8 is
 included in pre-commit

---
 .gitlab/ci/pre_check.yml | 12 ------------
 1 file changed, 12 deletions(-)

diff --git a/.gitlab/ci/pre_check.yml b/.gitlab/ci/pre_check.yml
index b341cae523..dd0180d60f 100644
--- a/.gitlab/ci/pre_check.yml
+++ b/.gitlab/ci/pre_check.yml
@@ -41,18 +41,6 @@ check_rom_api_header:
     - tools/ci/check_examples_rom_header.sh
     - tools/ci/check_api_violation.sh
 
-check_python_style:
-  extends:
-    - .pre_check_template
-    - .rules:patterns:python-files
-  artifacts:
-    when: on_failure
-    paths:
-      - flake8_output.txt
-    expire_in: 1 week
-  script:
-    - python -m flake8 --config=$IDF_PATH/.flake8 --output-file=flake8_output.txt --tee --benchmark $IDF_PATH
-
 test_check_kconfigs:
   extends: .pre_check_template
   artifacts:

From 2a13d29759b167c429a751b8c249aeba12ec4a23 Mon Sep 17 00:00:00 2001
From: Fu Hanxi <fuhanxi@espressif.com>
Date: Thu, 18 Aug 2022 15:51:49 +0800
Subject: [PATCH 147/665] ci: ignore partition nearly full warning

---
 tools/ci/ignore_build_warnings.txt | 1 +
 1 file changed, 1 insertion(+)

diff --git a/tools/ci/ignore_build_warnings.txt b/tools/ci/ignore_build_warnings.txt
index fe3f6c1623..92233a00aa 100644
--- a/tools/ci/ignore_build_warnings.txt
+++ b/tools/ci/ignore_build_warnings.txt
@@ -14,3 +14,4 @@ crosstool_version_check\.cmake
 CryptographyDeprecationWarning
 Warning: \d+/\d+ app partitions are too small for binary
 CMake Deprecation Warning at main/lib/tinyxml2/CMakeLists\.txt:11 \(cmake_policy\)
+The smallest .+ partition is nearly full \(\d+% free space left\)!

From 52b4e57db7d719962e5303078b47a76ba1e89e11 Mon Sep 17 00:00:00 2001
From: Fu Hanxi <fuhanxi@espressif.com>
Date: Thu, 18 Aug 2022 15:55:08 +0800
Subject: [PATCH 148/665] ci: remove unused check_build_warnings script

---
 tools/ci/check_build_warnings.py | 110 -------------------------------
 1 file changed, 110 deletions(-)
 delete mode 100755 tools/ci/check_build_warnings.py

diff --git a/tools/ci/check_build_warnings.py b/tools/ci/check_build_warnings.py
deleted file mode 100755
index 7e6eafd3fa..0000000000
--- a/tools/ci/check_build_warnings.py
+++ /dev/null
@@ -1,110 +0,0 @@
-#!/usr/bin/env python
-# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
-# SPDX-License-Identifier: Apache-2.0
-# coding=utf-8
-#
-# CI script to check build logs for warnings.
-# Reads the list of builds, in the format produced by find_apps.py or build_apps.py, and finds warnings in the
-# log files for every build.
-# Exits with a non-zero exit code if any warning is found.
-
-import argparse
-import logging
-import os
-import re
-import sys
-
-try:
-    from find_build_apps import BuildItem, setup_logging
-except ImportError:
-    sys.path.insert(0, os.path.join(os.path.dirname(__file__), '..'))
-    from find_build_apps import BuildItem, setup_logging
-
-WARNING_REGEX = re.compile(r'(?:error|warning)[^\w]', re.MULTILINE | re.IGNORECASE)
-
-IGNORE_WARNS = [
-    re.compile(r_str) for r_str in [
-        r'library/error\.o',
-        r'/.*error\S*\.o',
-        r'.*error.*\.c\.obj',
-        r'.*error.*\.c',
-        r'.*error.*\.cpp\.obj',
-        r'.*error.*\.cxx\.obj',
-        r'.*error.*\.cc\.obj',
-        r'-Werror',
-        r'error\.d',
-        r'/.*error\S*.d',
-        r'reassigning to symbol',
-        r'changes choice state',
-        r'crosstool_version_check\.cmake',
-        r'CryptographyDeprecationWarning',
-        r'Warning: \d+/\d+ app partitions are too small for binary',
-    ]
-]
-
-
-def line_has_warnings(line):  # type: (str) -> bool
-    if not WARNING_REGEX.search(line):
-        return False
-
-    has_warnings = True
-    for ignored in IGNORE_WARNS:
-        if re.search(ignored, line):
-            has_warnings = False
-            break
-
-    return has_warnings
-
-
-def main():  # type: () -> None
-    parser = argparse.ArgumentParser(description='ESP-IDF app builder')
-    parser.add_argument(
-        '-v',
-        '--verbose',
-        action='count',
-        help='Increase the logging level of the script. Can be specified multiple times.',
-    )
-    parser.add_argument(
-        '--log-file',
-        type=argparse.FileType('w'),
-        help='Write the script log to the specified file, instead of stderr',
-    )
-    parser.add_argument(
-        'build_list',
-        type=argparse.FileType('r'),
-        nargs='?',
-        default=sys.stdin,
-        help='Name of the file to read the list of builds from. If not specified, read from stdin.',
-    )
-    args = parser.parse_args()
-    setup_logging(args)
-
-    build_items = [BuildItem.from_json(line) for line in args.build_list]
-    if not build_items:
-        logging.warning('Empty build list')
-        SystemExit(0)
-
-    found_warnings = 0
-    for build_item in build_items:
-        if not build_item.build_log_path:
-            logging.debug('No log file for {}'.format(build_item.work_dir))
-            continue
-        with open(build_item.build_log_path, 'r') as log_file:
-            for line_no, line in enumerate(log_file):
-                if line_has_warnings(line):
-                    logging.error('Issue in app {}, config {}:'.format(build_item.app_dir, build_item.config_name))
-                    logging.error(line.rstrip('\n'))
-                    logging.error('See {}:{} for details'.format(os.path.basename(build_item.build_log_path),
-                                                                 line_no + 1))
-                    found_warnings += 1
-                    break
-
-    if found_warnings:
-        logging.error('Checked {} builds, found {} warnings'.format(len(build_items), found_warnings))
-        raise SystemExit(1)
-
-    logging.info('No warnings found')
-
-
-if __name__ == '__main__':
-    main()

From b7a38e0127f1f587db3ee975859f3556974600de Mon Sep 17 00:00:00 2001
From: wangziyan <wangziyan@Wang-Ziyans-MacBook-Pro.local>
Date: Fri, 12 Aug 2022 17:43:16 +0800
Subject: [PATCH 149/665] docs: remove and redirect chip-series-comparison.rst

---
 .../hw-reference/chip-series-comparison.rst   | 302 ------------------
 docs/en/hw-reference/index.rst                |   1 -
 docs/page_redirects.txt                       |   2 +
 .../hw-reference/chip-series-comparison.rst   | 302 ------------------
 docs/zh_CN/hw-reference/index.rst             |   1 -
 5 files changed, 2 insertions(+), 606 deletions(-)
 delete mode 100644 docs/en/hw-reference/chip-series-comparison.rst
 delete mode 100644 docs/zh_CN/hw-reference/chip-series-comparison.rst

diff --git a/docs/en/hw-reference/chip-series-comparison.rst b/docs/en/hw-reference/chip-series-comparison.rst
deleted file mode 100644
index 19c0a0463e..0000000000
--- a/docs/en/hw-reference/chip-series-comparison.rst
+++ /dev/null
@@ -1,302 +0,0 @@
-***********************
-Chip Series Comparison
-***********************
-
-:link_to_translation:`zh_CN:[中文]`
-
-The comparison below covers key features of chips supported by ESP-IDF. For the full list of features please refer to respective datasheets in Section `Related Documents`_.
-
-.. list-table:: Chip Series Comparison
-   :widths: 20 40 40 40 40
-   :header-rows: 1
-
-   * - Feature
-     - ESP32 Series
-     - ESP32-S2 Series
-     - ESP32-C3 Series
-     - ESP32-S3 Series
-   * - Launch year
-     - 2016
-     - 2020
-     - 2020
-     - 2020
-   * - Variants
-     - See `ESP32 Datasheet (PDF) <https://espressif.com/sites/default/files/documentation/esp32_datasheet_en.pdf>`_
-     - See `ESP32-S2 Datasheet (PDF) <https://www.espressif.com/sites/default/files/documentation/esp32-s2_datasheet_en.pdf>`_
-     - See `ESP32-C3 Datasheet (PDF) <https://www.espressif.com/sites/default/files/documentation/esp32-c3_datasheet_en.pdf>`_
-     - See `ESP32-S3 Datasheet (PDF) <https://www.espressif.com/sites/default/files/documentation/esp32-s3_datasheet_en.pdf>`_
-   * - Core
-     - Xtensa® dual-/single core 32-bit LX6
-     - Xtensa® single-core 32-bit LX7
-     - 32-bit single-core RISC-V
-     - Xtensa® dual-core 32-bit LX7
-   * - Wi-Fi protocols
-     - 802.11 b/g/n, 2.4 GHz
-     - 802.11 b/g/n, 2.4 GHz
-     - 802.11 b/g/n, 2.4 GHz
-     - 802.11 b/g/n, 2.4 GHz
-   * - Bluetooth®
-     - Bluetooth v4.2 BR/EDR and Bluetooth Low Energy
-     - ✖️
-     - Bluetooth 5.0
-     - Bluetooth 5.0
-   * - Typical frequency
-     - 240 MHz (160 MHz for ESP32-S0WD)
-     - 240 MHz
-     - 160 MHz
-     - 240 MHz
-   * - SRAM
-     - 520 KB
-     - 320 KB
-     - 400 KB
-     - 512 KB
-   * - ROM
-     - 448 KB for booting and core functions
-     - 128 KB for booting and core functions
-     - 384 KB for booting and core functions
-     - 384 KB for booting and core functions
-   * - Embedded flash
-     - 2 MB, 4 MB, or none, depending on variants
-     - 2 MB, 4 MB, or none, depending on variants
-     - 4 MB or none, depending on variants
-     - 8 MB or none, depending on variants
-   * - External flash
-     - Up to 16 MB device, address 11 MB + 248 KB each time
-     - Up to 1 GB device, address 11.5 MB each time
-     - Up to 16 MB device, address 8 MB each time
-     - Up to 1 GB device, address 32 MB each time
-   * - External RAM
-     - Up to 8 MB device, address 4 MB each time
-     - Up to 1 GB device, address 11.5 MB each time
-     - ✖️
-     - Up to 1 GB device, address 32 MB each time
-   * - Cache
-     - ✔️ Two-way set associative
-     - ✔️ Four-way set associative, independent instruction cache and data cache
-     - ✔️ Eight-way set associative, 32-bit data/instruction bus width
-     - ✔️ Four-way or eight-way set associative for instruction cache; four-way set associative for data cache, 32-bit data/instruction bus width
-   * - **Peripherals**
-     -
-     -
-     -
-     -
-   * - ADC
-     - Two 12-bit, 18 channels
-     - Two 12-bit, 20 channels
-     - Two 12-bit SAR ADCs, at most 6 channels
-     - Two 12-bit SAR ADCs, 20 channels
-   * - DAC
-     - Two 8-bit channels
-     - Two 8-bit channels
-     - ✖️
-     - ✖️
-   * - Timers
-     - Four 64-bit general-purpose timers, and three watchdog timers
-     - Four 64-bit general-purpose timers, and three watchdog timers
-     - Two 54-bit general-purpose timers, and three watchdog timers
-     - Four 54-bit general-purpose timers, and three watchdog timers
-   * - Temperature sensor
-     - ✖️
-     - 1
-     - 1
-     - 1
-   * - Touch sensor
-     - 10
-     - 14
-     - ✖️
-     - 14
-   * - Hall sensor
-     - 1
-     - ✖️
-     - ✖️
-     - ✖️
-   * - GPIO
-     - 34
-     - 43
-     - 22
-     - 45
-   * - SPI
-     - 4
-     - 4
-     - 3
-     - 4
-   * - LCD interface
-     - 1
-     - 1
-     - ✖️
-     - 1
-   * - UART
-     - 3
-     - 2 :sup:`1`
-     - 2 :sup:`1`
-     - 3
-   * - I2C
-     - 2
-     - 2
-     - 1
-     - 2
-   * - I2S
-     - 2, can be configured to operate with 8/16/32/40/48-bit resolution as an input or output channel.
-     - 1, can be configured to operate with 8/16/24/32/48/64-bit resolution as an input or output channel.
-     - 1, can be configured to operate with 8/16/24/32-bit resolution as an input or output channel.
-     - 2, can be configured to operate with 8/16/24/32-bit resolution as an input or output channel.
-   * - Camera interface
-     - 1
-     - 1
-     - ✖️
-     - 1
-   * - DMA
-     - Dedicated DMA to UART, SPI, I2S, SDIO slave, SD/MMC host, EMAC, BT, and Wi-Fi
-     - Dedicated DMA to UART, SPI, AES, SHA, I2S, and ADC Controller
-     - General-purpose, 3 TX channels, 3 RX channels
-     - General-purpose, 5 TX channels, 5 RX channels
-   * - RMT
-     - 8 channels
-     - 4 channels :sup:`1`, can be configured to TX/RX channels
-     - 4 channels :sup:`2`, 2 TX channels, 2 RX channels
-     - 8 channels :sup:`2`, 4 TX channels, 4 RX channels
-   * - Pulse counter
-     - 8 channels
-     - 4 channels :sup:`1`
-     - ✖️
-     - 4 channels :sup:`1`
-   * - LED PWM
-     - 16 channels
-     - 8 channels :sup:`1`
-     - 6 channels :sup:`2`
-     - 8 channels :sup:`1`
-   * - MCPWM
-     - 2, six PWM outputs
-     - ✖️
-     - ✖️
-     - 2, six PWM outputs
-   * - USB OTG
-     - ✖️
-     - 1
-     - ✖️
-     - 1
-   * - TWAI® controller (compatible with ISO 11898-1)
-     - 1
-     - 1
-     - 1
-     - 1
-   * - SD/SDIO/MMC host controller
-     - 1
-     - ✖️
-     - ✖️
-     - 1
-   * - SDIO slave controller
-     - 1
-     - ✖️
-     - ✖️
-     - ✖️
-   * - Ethernet MAC
-     - 1
-     - ✖️
-     - ✖️
-     - ✖️
-   * - ULP
-     - ULP FSM
-     - PicoRV32 core with 8 KB SRAM, ULP FSM
-     - ✖️
-     - PicoRV32 core with 8 KB SRAM, ULP FSM
-   * - Debug Assist
-     - ✖️
-     - ✖️
-     - 1
-     - ✖️
-   * - **Security**
-     -
-     -
-     -
-     -
-   * - Secure boot
-     - ✔️
-     - ✔️ Faster and safer, compared with ESP32
-     - ✔️ Faster and safer, compared with ESP32
-     - ✔️ Faster and safer, compared with ESP32
-   * - Flash encryption
-     - ✔️
-     - ✔️ Support for PSRAM encryption. Safer, compared with ESP32
-     - ✔️ Safer, compared with ESP32
-     - ✔️ Support for PSRAM encryption. Safer, compared with ESP32
-   * - OTP
-     - 1024-bit
-     - 4096-bit
-     - 4096-bit
-     - 4096-bit
-   * - AES
-     - ✔️ AES-128, AES-192, AES-256 (FIPS PUB 197)
-     - ✔️ AES-128, AES-192, AES-256 (FIPS PUB 197); DMA support
-     - ✔️ AES-128, AES-256 (FIPS PUB 197); DMA support
-     - ✔️ AES-128, AES-256 (FIPS PUB 197); DMA support
-   * - HASH
-     - SHA-1, SHA-256, SHA-384, SHA-512 (FIPS PUB 180-4)
-     - SHA-1, SHA-224, SHA-256, SHA-384, SHA-512, SHA-512/224, SHA-512/256, SHA-512/t (FIPS PUB 180-4); DMA support
-     - SHA-1, SHA-224, SHA-256 (FIPS PUB 180-4); DMA support
-     - SHA-1, SHA-224, SHA-256, SHA-384, SHA-512, SHA-512/224, SHA-512/256, SHA-512/t (FIPS PUB 180-4); DMA support
-   * - RSA
-     - Up to 4096 bits
-     - Up to 4096 bits
-     - Up to 3072 bits
-     - Up to 4096 bits
-   * - RNG
-     - ✔️
-     - ✔️
-     - ✔️
-     - ✔️
-   * - HMAC
-     - ✖️
-     - ✔️
-     - ✔️
-     - ✔️
-   * - Digital signature
-     - ✖️
-     - ✔️
-     - ✔️
-     - ✔️
-   * - XTS
-     - ✖️
-     - ✔️ XTS-AES-128, XTS-AES-256
-     - ✔️ XTS-AES-128
-     - ✔️ XTS-AES-128, XTS-AES-256
-   * - **Other**
-     -
-     -
-     -
-     -
-   * - Deep-sleep (ULP sensor-monitored pattern)
-     - 100 μA (when ADC work with a duty cycle of 1%)
-     - 22 μA (when touch sensors work with a duty cycle of 1%)
-     - No such pattern
-     - TBD
-   * - Size
-     - QFN48 5*5, 6*6, depending on variants
-     - QFN56 7*7
-     - QFN32 5*5
-     - QFN56 7*7
-
-
-- **Note** 1: Reduced chip area compared with ESP32
-- **Note** 2: Reduced chip area compared with ESP32 and ESP32-S2
-- **Note** 3: Die size: ESP32-C3 < ESP32-S2 < ESP32-S3 < ESP32
-
-
-
-
-
-
-Related Documents
-=================
-
-- `ESP32 Datasheet (PDF) <https://espressif.com/sites/default/files/documentation/esp32_datasheet_en.pdf>`_
-- ESP32-PICO Datasheets (PDF)
-
-    - `ESP32-PICO-D4 <https://www.espressif.com/sites/default/files/documentation/esp32-pico-d4_datasheet_en.pdf>`_
-    - `ESP32-PICO-V3 <https://www.espressif.com/sites/default/files/documentation/esp32-pico-v3_datasheet_en.pdf>`_
-    - `ESP32-PICO-V3-02 <https://www.espressif.com/sites/default/files/documentation/esp32-pico-v3-02_datasheet_en.pdf>`_
-
-- `ESP32-S2 Datasheet (PDF) <https://www.espressif.com/sites/default/files/documentation/esp32-s2_datasheet_en.pdf>`_
-- `ESP32-C3 Datasheet (PDF) <https://www.espressif.com/sites/default/files/documentation/esp32-c3_datasheet_en.pdf>`_
-- `ESP32-S3 Datasheet (PDF) <https://www.espressif.com/sites/default/files/documentation/esp32-s3_datasheet_en.pdf>`_
-- `ESP Product Selector <https://products.espressif.com/#/>`_
\ No newline at end of file
diff --git a/docs/en/hw-reference/index.rst b/docs/en/hw-reference/index.rst
index 8a11e49059..a3ee37794a 100644
--- a/docs/en/hw-reference/index.rst
+++ b/docs/en/hw-reference/index.rst
@@ -22,5 +22,4 @@ Hardware Reference
     Espressif KiCad Library <https://github.com/espressif/kicad-libraries>
     ESP Product Selector <https://products.espressif.com/#/product-selector?names=>
     Regulatory Certificates <https://www.espressif.com/en/certificates?keys={IDF_TARGET_NAME}>
-    Chip Series Comparison <chip-series-comparison>
     User Forum (Hardware) <https://esp32.com/viewforum.php?f=12>
diff --git a/docs/page_redirects.txt b/docs/page_redirects.txt
index e0298de25a..23c5094d46 100644
--- a/docs/page_redirects.txt
+++ b/docs/page_redirects.txt
@@ -83,6 +83,8 @@ hw-reference/get-started-pico-kit-v3            hw-reference/esp32/get-started-p
 hw-reference/get-started-ethernet-kit-v1.0      hw-reference/esp32/get-started-ethernet-kit-v1.0
 hw-reference/get-started-ethernet-kit           hw-reference/esp32/get-started-ethernet-kit
 hw-reference/esp32s2/usermacos-setup_mesh       api-reference/network/esp-wifi-mesh
+# The 'chip series comparison' is merged into 'esp product selector'
+hw-reference/chip-series-comparison             "https://products.espressif.com/#/product-selector?names="
 
 # Getting Started
 get-started/macos-setup                         get-started/linux-macos-setup
diff --git a/docs/zh_CN/hw-reference/chip-series-comparison.rst b/docs/zh_CN/hw-reference/chip-series-comparison.rst
deleted file mode 100644
index baaa9012dd..0000000000
--- a/docs/zh_CN/hw-reference/chip-series-comparison.rst
+++ /dev/null
@@ -1,302 +0,0 @@
-***********************
-芯片系列对比
-***********************
-
-:link_to_translation:`en: [English]`
-
-下表对比了 ESP-IDF 各系列芯片的主要特性，如需了解更多信息，请参考 `相关文档`_ 中各系列芯片的技术规格书。
-
-.. list-table:: 芯片系列对比
-   :widths: 20 40 40 40 40
-   :header-rows: 1
-
-   * - 特性
-     - ESP32 系列
-     - ESP32-S2 系列
-     - ESP32-C3 系列
-     - ESP32-S3 系列
-   * - 发布时间
-     - 2016
-     - 2020
-     - 2020
-     - 2020
-   * - 产品型号
-     - 请参考 `ESP32 技术规格书 (PDF) <https://espressif.com/sites/default/files/documentation/esp32_datasheet_cn.pdf>`_
-     - 请参考 `ESP32-S2 技术规格书 (PDF) <https://www.espressif.com/sites/default/files/documentation/esp32-s2_datasheet_cn.pdf>`_
-     - 请参考 `ESP32-C3 技术规格书 (PDF) <https://www.espressif.com/sites/default/files/documentation/esp32-c3_datasheet_cn.pdf>`_
-     - 请参考 `ESP32-S3 技术规格书 (PDF) <https://www.espressif.com/sites/default/files/documentation/esp32-s3_datasheet_cn.pdf>`_
-   * - 内核
-     - 搭载低功耗 Xtensa® LX6 32 位双核/单核处理器
-     - 搭载低功耗 Xtensa® LX7 32 位单核处理器
-     - 搭载 RISC-V 32 位单核处理器
-     - 搭载低功耗 Xtensa® LX7 32 位双核处理器
-   * - Wi-Fi 协议
-     - 802.11 b/g/n、2.4 GHz
-     - 802.11 b/g/n、2.4 GHz
-     - 802.11 b/g/n、2.4 GHz
-     - 802.11 b/g/n、2.4 GHz
-   * - Bluetooth®
-     - Bluetooth v4.2 BR/EDR 和 Bluetooth Low Energy
-     - ✖️
-     - Bluetooth 5.0
-     - Bluetooth 5.0
-   * - 主频
-     - 240 MHz（ESP32-S0WD 为 160 MHz）
-     - 240 MHz
-     - 160 MHz
-     - 240 MHz
-   * - SRAM
-     - 520 KB
-     - 320 KB
-     - 400 KB
-     - 512 KB
-   * - ROM
-     - 448 KB 用于程序启动和内核功能调用
-     - 128 KB 用于程序启动和内核功能调用
-     - 384 KB 用于程序启动和内核功能调用
-     - 384 KB 用于程序启动和内核功能调用
-   * - 嵌入式 flash
-     - 2 MB、4 MB 或无嵌入式 flash，不同型号有差异
-     - 2 MB、4 MB 或无嵌入式 flash，不同型号有差异
-     - 4 MB 或无嵌入式 flash，不同型号有差异
-     - 8 MB 或无嵌入式 flash，不同型号有差异
-   * - 外部 flash
-     - 最大支持 16 MB，一次最多可映射 11 MB + 248 KB
-     - 最大支持 1 GB，一次最多可映射 11.5 MB
-     - 最大支持 16 MB，一次最多可映射 8 MB
-     - 最大支持 1 GB，一次最多可映射 32 MB
-   * - 片外 RAM
-     - 最大支持 8 MB，一次最多可映射 4 MB
-     - 最大支持 1 GB，一次最多可映射 11.5 MB
-     - ✖️
-     - 最大支持 1 GB，一次最多可映射 32 MB
-   * - Cache
-     - ✔️ 2 路组相联
-     - ✔️ 4 路组相联，独立的指令和数据 cache
-     - ✔️ 8 路组相连，32 位数据/指令总线宽度
-     - ✔️ 指令 cache 可配置为 4 路组相连或 8 路组相连，数据 cache 固定为 4 路组相连，32 位数据/指令总线宽度
-   * - **外设**
-     -
-     -
-     -
-     -
-   * - 模/数转换器 (ADC)
-     - 两个 12 位 SAR ADC，多达 18 个通道
-     - 两个 12 位 SAR ADC，多达 20 个通道
-     - 两个 12 位 SAR ADC，最多支持 6 个通道
-     - 两个 12 位 SAR ADC，多达 20 个通道
-   * - 数/模转换器 (DAC)
-     - 两个 8 位通道
-     - 两个 8 位通道
-     - ✖️
-     - ✖️
-   * - 定时器
-     - 4 个 64 位通用定时器，3 个看门狗定时器
-     - 4 个 64 位通用定时器，3 个看门狗定时器
-     - 2 个 54 位通用定时器，3 个看门狗定时器
-     - 4 个 54 位通用定时器，3 个看门狗定时器
-   * - 温度传感器
-     - ✖️
-     - 1
-     - 1
-     - 1
-   * - 触摸传感器
-     - 10
-     - 14
-     - ✖️
-     - 14
-   * - 霍尔传感器
-     - 1
-     - ✖️
-     - ✖️
-     - ✖️
-   * - 通用输入/输出接口 (GPIO)
-     - 34
-     - 43
-     - 22
-     - 45
-   * - 串行外设接口 (SPI)
-     - 4
-     - 4
-     - 3
-     - 4
-   * - LCD 接口
-     - 1
-     - 1
-     - ✖️
-     - 1
-   * - 通用异步收发器 (UART)
-     - 3
-     - 2 [#one]_
-     - 2 [#one]_
-     - 3
-   * - I2C 接口
-     - 2
-     - 2
-     - 1
-     - 2
-   * - I2S 接口
-     - 2 个，可配置为 8/16/32/40/48 位的输入输出通道
-     - 1 个，可配置为 8/16/24/32/48/64 位的输入输出通道
-     - 1 个，可配置为 8/16/24/32 位的输入输出通道
-     - 2 个，可配置为 8/16/24/32 位的输入输出通道
-   * - Camera 接口
-     - 1
-     - 1
-     - ✖️
-     - 1
-   * - DMA
-     - UART、SPI、I2S、SDIO 从机、SD/MMC 主机、EMAC、BT 和 Wi-Fi 都有专用的 DMA 控制器
-     - UART、SPI、AES、SHA、I2S 和 ADC 控制器都有专用的 DMA 控制器
-     - 通用 DMA 控制器，3 个接收通道和 3 个发送通道
-     - 通用 DMA 控制器，5 个接收通道和 5 个发送通道
-   * - 红外遥控器 (RMT)
-     - 支持 8 通道
-     - 支持 4 通道 [#one]_，可配置为红外发射和接收
-     - 支持 4 通道 [#two]_，双通道的红外发射和双通道的红外接收
-     - 支持 8 通道 [#one]_，可配置为红外发射和接收
-   * - 脉冲计数器
-     - 8 通道
-     - 4 通道 [#one]_
-     - ✖️
-     - 4 通道 [#one]_
-   * - LED PWM
-     - 16 通道
-     - 8 通道 [#one]_
-     - 6 通道 [#two]_
-     - 8 通道 [#one]_
-   * - MCPWM
-     - 2，提供六个 PWM 输出
-     - ✖️
-     - ✖️
-     - 2，提供六个 PWM 输出
-   * - USB OTG
-     - ✖️
-     - 1
-     - ✖️
-     - 1
-   * - TWAI® 控制器（兼容 ISO 11898-1 协议）
-     - 1
-     - 1
-     - 1
-     - 1
-   * - SD/SDIO/MMC 主机控制器
-     - 1
-     - ✖️
-     - ✖️
-     - 1
-   * - SDIO 从机控制器
-     - 1
-     - ✖️
-     - ✖️
-     - ✖️
-   * - 以太网 MAC 接口
-     - 1
-     - ✖️
-     - ✖️
-     - ✖️
-   * - 超低功耗协处理器 (ULP)
-     - ULP FSM
-     - PicoRV32 内核，8 KB SRAM，ULP FSM
-     - ✖️
-     - PicoRV32 内核，8 KB SRAM，ULP FSM
-   * - 辅助调试
-     - ✖️
-     - ✖️
-     - 1
-     - ✖️
-   * - **安全机制**
-     -
-     -
-     -
-     -
-   * - 安全启动
-     - ✔️
-     - ✔️ 比 ESP32 更快更安全
-     - ✔️ 比 ESP32 更快更安全
-     - ✔️ 比 ESP32 更快更安全
-   * - Flash 加密
-     - ✔️
-     - ✔️ 支持 PSRAM 加密，比 ESP32 更安全
-     - ✔️ 比 ESP32 更安全
-     - ✔️ 支持 PSRAM 加密，比 ESP32 更安全
-   * - OTP
-     - 1024 位
-     - 4096 位
-     - 4096 位
-     - 4096 位
-   * - AES
-     - ✔️ AES-128, AES-192, AES-256 (FIPS PUB 197)
-     - ✔️ AES-128, AES-192, AES-256 (FIPS PUB 197); 支持 DMA
-     - ✔️ AES-128, AES-256 (FIPS PUB 197); 支持 DMA
-     - ✔️ AES-128, AES-256 (FIPS PUB 197); 支持 DMA
-   * - HASH
-     - SHA-1, SHA-256, SHA-384, SHA-512 (FIPS PUB 180-4)
-     - SHA-1, SHA-224, SHA-256, SHA-384, SHA-512, SHA-512/224, SHA-512/256, SHA-512/t (FIPS PUB 180-4); 支持 DMA
-     - SHA-1, SHA-224, SHA-256 (FIPS PUB 180-4); 支持 DMA
-     - SHA-1, SHA-224, SHA-256, SHA-384, SHA-512, SHA-512/224, SHA-512/256, SHA-512/t (FIPS PUB 180-4); 支持 DMA
-   * - RSA
-     - 高达 4096 位
-     - 高达 4096 位
-     - 高达 3072 位
-     - 高达 4096 位
-   * - 随机数生成器 (RNG)
-     - ✔️
-     - ✔️
-     - ✔️
-     - ✔️
-   * - HMAC
-     - ✖️
-     - ✔️
-     - ✔️
-     - ✔️
-   * - 数字签名
-     - ✖️
-     - ✔️
-     - ✔️
-     - ✔️
-   * - XTS
-     - ✖️
-     - ✔️ XTS-AES-128, XTS-AES-256
-     - ✔️ XTS-AES-128
-     - ✔️ XTS-AES-128, XTS-AES-256
-   * - **其它**
-     -
-     -
-     -
-     -
-   * - Deep-sleep 功耗（超低功耗传感器监测方式）
-     - 100 μA（ADC 以 1% 占空比工作时）
-     - 22 μA（触摸传感器以 1% 占空比工作时）
-     - 无此模式
-     - TBD
-   * - 封装尺寸
-     - QFN48 5*5、6*6，不同型号有差异
-     - QFN56 7*7
-     - QFN32 5*5
-     - QFN56 7*7
-
-.. note::
-
-    .. [#one] 与 ESP32 相比，减小了芯片面积
-
-    .. [#two] 与 ESP32 和 ESP32-S2 相比，减小了芯片面积
-
-.. note::
-
-    芯片大小 (die size)：ESP32-C3 < ESP32-S2 < ESP32-S3 < ESP32
-
-相关文档
-=================
-
-- `ESP32 技术规格书 (PDF) <https://espressif.com/sites/default/files/documentation/esp32_datasheet_cn.pdf>`_
-- ESP32-PICO 技术规格书 (PDF)
-
-    - `ESP32-PICO-D4 <https://www.espressif.com/sites/default/files/documentation/esp32-pico-d4_datasheet_cn.pdf>`_
-    - `ESP32-PICO-V3 <https://www.espressif.com/sites/default/files/documentation/esp32-pico-v3_datasheet_cn.pdf>`_
-    - `ESP32-PICO-V3-02 <https://www.espressif.com/sites/default/files/documentation/esp32-pico-v3-02_datasheet_cn.pdf>`_
-
-- `ESP32-S2 技术规格书 (PDF) <https://www.espressif.com/sites/default/files/documentation/esp32-s2_datasheet_cn.pdf>`_
-- `ESP32-C3 技术规格书 (PDF) <https://www.espressif.com/sites/default/files/documentation/esp32-c3_datasheet_cn.pdf>`_
-- `ESP32-S3 技术规格书 (PDF) <https://www.espressif.com/sites/default/files/documentation/esp32-s3_datasheet_cn.pdf>`_
-- `ESP 产品选型 <https://products.espressif.com/#/>`_
\ No newline at end of file
diff --git a/docs/zh_CN/hw-reference/index.rst b/docs/zh_CN/hw-reference/index.rst
index 564ebdd577..8b43e7138f 100644
--- a/docs/zh_CN/hw-reference/index.rst
+++ b/docs/zh_CN/hw-reference/index.rst
@@ -22,5 +22,4 @@ H/W 硬件参考
     乐鑫 KiCad 库 <https://github.com/espressif/kicad-libraries>
     乐鑫产品选型工具 <https://products.espressif.com/#/product-selector?names=>
     乐鑫产品证书 <https://www.espressif.com/zh-hans/certificates?keys={IDF_TARGET_NAME}>
-    芯片系列对比 <chip-series-comparison>
     官方论坛硬件版块 <https://www.esp32.com/viewforum.php?f=30>

From 4eda60372de072d6233eb963cafac871c775a0ab Mon Sep 17 00:00:00 2001
From: wangziyan <wangziyan@Wang-Ziyans-MacBook-Pro.local>
Date: Thu, 18 Aug 2022 16:06:28 +0800
Subject: [PATCH 150/665] docs: update the link to redirect
 chip-series-comparison.rst

---
 docs/en/hw-reference/index.rst    | 1 +
 docs/page_redirects.txt           | 2 +-
 docs/zh_CN/hw-reference/index.rst | 1 +
 3 files changed, 3 insertions(+), 1 deletion(-)

diff --git a/docs/en/hw-reference/index.rst b/docs/en/hw-reference/index.rst
index a3ee37794a..6291efe12d 100644
--- a/docs/en/hw-reference/index.rst
+++ b/docs/en/hw-reference/index.rst
@@ -22,4 +22,5 @@ Hardware Reference
     Espressif KiCad Library <https://github.com/espressif/kicad-libraries>
     ESP Product Selector <https://products.espressif.com/#/product-selector?names=>
     Regulatory Certificates <https://www.espressif.com/en/certificates?keys={IDF_TARGET_NAME}>
+    Chip Series Comparison <https://products.espressif.com/#/product-comparison>
     User Forum (Hardware) <https://esp32.com/viewforum.php?f=12>
diff --git a/docs/page_redirects.txt b/docs/page_redirects.txt
index 23c5094d46..de7ec0d23e 100644
--- a/docs/page_redirects.txt
+++ b/docs/page_redirects.txt
@@ -84,7 +84,7 @@ hw-reference/get-started-ethernet-kit-v1.0      hw-reference/esp32/get-started-e
 hw-reference/get-started-ethernet-kit           hw-reference/esp32/get-started-ethernet-kit
 hw-reference/esp32s2/usermacos-setup_mesh       api-reference/network/esp-wifi-mesh
 # The 'chip series comparison' is merged into 'esp product selector'
-hw-reference/chip-series-comparison             "https://products.espressif.com/#/product-selector?names="
+hw-reference/chip-series-comparison             "https://products.espressif.com/#/product-comparison"
 
 # Getting Started
 get-started/macos-setup                         get-started/linux-macos-setup
diff --git a/docs/zh_CN/hw-reference/index.rst b/docs/zh_CN/hw-reference/index.rst
index 8b43e7138f..94a8195bbf 100644
--- a/docs/zh_CN/hw-reference/index.rst
+++ b/docs/zh_CN/hw-reference/index.rst
@@ -22,4 +22,5 @@ H/W 硬件参考
     乐鑫 KiCad 库 <https://github.com/espressif/kicad-libraries>
     乐鑫产品选型工具 <https://products.espressif.com/#/product-selector?names=>
     乐鑫产品证书 <https://www.espressif.com/zh-hans/certificates?keys={IDF_TARGET_NAME}>
+    芯片系列对比 <https://products.espressif.com/#/product-comparison>
     官方论坛硬件版块 <https://www.esp32.com/viewforum.php?f=30>

From 3fa90c8e5d2cd4d4ccd4280dbb32be9930f08fbd Mon Sep 17 00:00:00 2001
From: Linda <zhangxiaoyan@espressif.com>
Date: Wed, 3 Aug 2022 10:15:07 +0800
Subject: [PATCH 151/665] docs: update name length of partition tables

---
 docs/en/api-guides/partition-tables.rst    | 6 +++---
 docs/zh_CN/api-guides/partition-tables.rst | 2 +-
 2 files changed, 4 insertions(+), 4 deletions(-)

diff --git a/docs/en/api-guides/partition-tables.rst b/docs/en/api-guides/partition-tables.rst
index cad9f9cd63..051f40dc71 100644
--- a/docs/en/api-guides/partition-tables.rst
+++ b/docs/en/api-guides/partition-tables.rst
@@ -69,7 +69,7 @@ The CSV format is the same format as printed in the summaries shown above. Howev
 Name field
 ~~~~~~~~~~
 
-Name field can be any meaningful name. It is not significant to the {IDF_TARGET_NAME}. Names longer than 16 characters will be truncated.
+Name field can be any meaningful name. It is not significant to the {IDF_TARGET_NAME}. The maximum length of names is 16 bytes, including one null terminator. Names longer than the maximum length will be truncated.
 
 Type field
 ~~~~~~~~~~
@@ -90,11 +90,11 @@ SubType
 ~~~~~~~
 {IDF_TARGET_ESP_PHY_REF:default = ":ref:`CONFIG_ESP_PHY_INIT_DATA_IN_PARTITION`", esp32c2 = "(not updated yet)"}
 
-The 8-bit subtype field is specific to a given partition type. ESP-IDF currently only specifies the meaning of the subtype field for ``app`` and ``data`` partition types.
+The 8-bit SubType field is specific to a given partition type. ESP-IDF currently only specifies the meaning of the subtype field for ``app`` and ``data`` partition types.
 
 See enum :cpp:type:`esp_partition_subtype_t` for the full list of subtypes defined by ESP-IDF, including the following:
 
-* When type is ``app``, the subtype field can be specified as ``factory`` (0x00), ``ota_0`` (0x10) ... ``ota_15`` (0x1F) or ``test`` (0x20).
+* When type is ``app``, the SubType field can be specified as ``factory`` (0x00), ``ota_0`` (0x10) ... ``ota_15`` (0x1F) or ``test`` (0x20).
 
   - ``factory`` (0x00) is the default app partition. The bootloader will execute the factory app unless there it sees a partition of type data/ota, in which case it reads this partition to determine which OTA image to boot.
 
diff --git a/docs/zh_CN/api-guides/partition-tables.rst b/docs/zh_CN/api-guides/partition-tables.rst
index 982c052e89..5378660f20 100644
--- a/docs/zh_CN/api-guides/partition-tables.rst
+++ b/docs/zh_CN/api-guides/partition-tables.rst
@@ -69,7 +69,7 @@ CSV 文件的格式与上面摘要中打印的格式相同，但是在 CSV 文
 Name 字段
 ~~~~~~~~~
 
-Name 字段可以是任何有意义的名称，但不能超过 16 个字符（之后的内容将被截断）。该字段对 {IDF_TARGET_NAME} 并不是特别重要。
+Name 字段可以是任何有意义的名称，但不能超过 16 个字节，其中包括一个空字节（之后的内容将被截断）。该字段对 {IDF_TARGET_NAME} 并不是特别重要。
 
 Type 字段
 ~~~~~~~~~

From cc1eb81b2e16c09cf93d16cfbc0848b22e0ebff8 Mon Sep 17 00:00:00 2001
From: "simon.chupin" <simon.chupin@espressif.com>
Date: Mon, 25 Jul 2022 17:19:07 +0200
Subject: [PATCH 152/665] tools: add support of templates for hints

---
 tools/idf_py_actions/hints.yml | 166 ++++++++++++++++++++-------------
 tools/idf_py_actions/tools.py  |  57 +++++++++--
 2 files changed, 150 insertions(+), 73 deletions(-)

diff --git a/tools/idf_py_actions/hints.yml b/tools/idf_py_actions/hints.yml
index f03f2e0d0c..c599aad0b9 100644
--- a/tools/idf_py_actions/hints.yml
+++ b/tools/idf_py_actions/hints.yml
@@ -1,58 +1,76 @@
 #  -
 #     re: Regular expression of error to search
-#     hint: Message of the hint. Optionally, it is possible to use '{}' at the place where the matched group from 're' should be inserted. This requires 'match_to_output: True'.
+#     hint: The message of the hint. Optionally, it is possible to use '{}' at the place where the matched group from 're' should be inserted. This requires 'match_to_output: True'. You can use variables with hint messages. For this, you need to add variables and "{}" in a place where you want to put your hint variable, but you can't use 'match_to_output' with variables.
 #     match_to_output: (False by default) see the description of 'hint'.
-
-
+#     variables:
+#       -
+#           re_variables: [set variable for regular expression]
+#           hint_variables: [set variable for hint]
 # Rules to write regex for hints on how to resolve errors
 # - Do not use more than one whitespace in a row. The script automatically merges several whitespaces into one when capturing output
 # - Do not use \n in your regex. They are all automatically deletes by the script when capturing output
+#
+# example of using hints:
+#    -
+#        re: "Error: header {} is missing" (you can use '{1} ... {1}' placeholders in 'hint' and 're', so that you don't have to repeat the same variables, you can use 'hint: 'The {0} (functions/types/macros prefixed with '{1}') has been made into a private API. If users still require usage of the {0} (though this is not recommended), it can be included via  #include "esp_private/{2}.h".' in this file as an example)
+#        hint: "header {} is missing, you need to add dependency on component {}"
+#        variables:
+#            -
+#               re_variables: [Q]
+#               hint_variables: [A, B]
+#            -
+#               re_variables: [W]
+#               hint_variables: [C, D]
+#            -
+#               re_variables: [R]
+#               hint_variables: [E, F]
+#
+#   that example will replace this :
+#   -
+#       re: "Error: header Q is missing"
+#       hint: "header A is missing, you need to add dependency on component B"
+#   -
+#       re: Error: header W is missing"
+#       hint: "header C is missing, you need to add dependency on component D"
+#   -
+#       re: Error: header R is missing"
+#       hint: "header E is missing, you need to add dependency on component F"
 
 -
     re: "warning: passing argument 1 of 'esp_secure_boot_read_key_digests' from incompatible pointer type"
     hint: "The parameter type of the function esp_secure_boot_read_key_digests() has been changed from ets_secure_boot_key_digests_t* to esp_secure_boot_key_digests_t*."
 
 -
-    re: "error: implicit declaration of function 'bootloader_common_get_reset_reason'"
-    hint: "'bootloader_common_get_reset_reason()' has been removed. Please use the function 'esp_rom_get_reset_reason()' in the ROM component."
+    re: "error: implicit declaration of function '{}'"
+    hint: "Function '{}' has been removed. Please use the function {}."
+    variables:
+        -
+            re_variables: [bootloader_common_get_reset_reason]
+            hint_variables: [bootloader_common_get_reset_reason(), "'esp_rom_get_reset_reason()' in the ROM component"]
+        -
+            re_variables: [esp_efuse_get_chip_ver]
+            hint_variables: [esp_efuse_get_chip_ver(), efuse_hal_get_major_chip_version(), efuse_hal_get_minor_chip_version() or efuse_hal_chip_revision() instead]
+        -
+            re_variables: [(esp_spiram_get_chip_size|esp_spiram_get_size)]
+            hint_variables: [esp_spiram_get_chip_size and esp_spiram_get_size, esp_psram_get_size()]
 
 -
     re: "error: implicit declaration of function 'esp_secure_boot_verify_sbv2_signature_block|esp_secure_boot_verify_rsa_signature_block'"
-    hint: "'esp_secure_boot_verify_sbv2_signature_block()' and 'esp_secure_boot_verify_rsa_signature_block()' and has been made private and are no longer available."
+    hint: "'esp_secure_boot_verify_sbv2_signature_block()' and 'esp_secure_boot_verify_rsa_signature_block()' and have been made private and are no longer available."
 
 -
-    re: "error: implicit declaration of function 'esp_cpu_ccount_t'"
-    hint: "Use esp_cpu_cycle_count_t defined in esp_cpu.h instead of esp_cpu_ccount_t."
-
--
-    re: "error: implicit declaration of function 'esp_cpu_(g|s)et_ccount'"
-    hint: "Use esp_cpu_{}et_cycle_count() defined in esp_cpu.h instead."
-    match_to_output: True
-
--
-    re: "error: implicit declaration of function 'esp_efuse_get_chip_ver'"
-    hint: "Function esp_efuse_get_chip_ver() has been removed. Use efuse_hal_get_major_chip_version(), efuse_hal_get_minor_chip_version() or efuse_hal_chip_revision() instead."
-
--
-    re: "error: implicit declaration of function '(esp_random|esp_fill_random)'"
-    hint: "esp_random.h header file is not included by esp_system.h anymore. It shall then be manually included with #include \"esp_random.h\""
-
--
-    re: "error: implicit declaration of function '(esp_base_mac_addr_(s|g)et|esp_efuse_mac_get_(custom|default)|esp_read_mac|esp_derive_local_mac)'"
-    hint: "esp_mac.h header file is not included by esp_system.h anymore. It shall then be manually included with #include \"esp_mac.h\""
-
--
-    re: "error: (implicit declaration of function 'esp_chip_info'|unknown type name 'esp_chip_info_t')"
-    hint: "esp_chip_info.h header file is not included by esp_system.h anymore. It shall then be manually included with #include \"esp_chip_info.h\""
-
--
-    re: "error: implicit declaration of function 'esp_int_wdt_\\w+'"
-    hint: "The Interrupt Watchdog API has been made private, it shall not be used anymore. You can still force its inclusion with #include \"esp_private/esp_int_wdt.h\" (not recommended)"
-
--
-    re: "error: implicit declaration of function '(esp_spiram_get_chip_size|esp_spiram_get_size)'"
-    hint: "{}() has been deleted, please use esp_psram_get_size() instead."
-    match_to_output: True
+    re: "error: implicit declaration of function '{}'"
+    hint: '{0}.h header file is not included by esp_system.h anymore. It shall then be manually included with #include "{0}.h"'
+    variables:
+        -
+            re_variables: [(esp_random|esp_fill_random)]
+            hint_variables: [esp_random]
+        -
+            re_variables: [(esp_base_mac_addr_(s|g)et|esp_efuse_mac_get_(custom|default)|esp_read_mac|esp_derive_local_mac)]
+            hint_variables: [esp_mac]
+        -
+            re_variables: [esp_chip_info]
+            hint_variables: [esp_chip_info]
 
 -
     re: "fatal error: (spiram.h|esp_spiram.h): No such file or directory"
@@ -60,19 +78,39 @@
     match_to_output: True
 
 -
-    re: "fatal error: (soc/cpu.h|compare_set.h): No such file or directory"
-    hint: "{} was removed. Include and use the API function provided by esp_cpu.h instead."
-    match_to_output: True
+    re: "error: implicit declaration of function '{}'"
+    hint: "Use {} defined in esp_cpu.h instead of {}."
+    variables:
+        -
+            re_variables: [esp_cpu_ccount_t]
+            hint_variables: [esp_cpu_cycle_count_t, esp_cpu_ccount_t]
+        -
+            re_variables: [esp_cpu_get_ccount]
+            hint_variables: [esp_cpu_get_cycle_count(), esp_cpu_get_ccount]
+        -
+            re_variables: [esp_cpu_set_ccount]
+            hint_variables: [esp_cpu_set_cycle_count(), esp_cpu_set_ccount]
 
 -
-    re: "fatal error: (esp_intr.h): No such file or directory"
-    hint: "{} was removed. Include esp_intr_alloc.h instead."
-    match_to_output: True
+    re: "fatal error: {}: No such file or directory"
+    hint: "{} was removed. Include {} instead."
+    variables:
+        -
+            re_variables: [esp_intr.h]
+            hint_variables: [esp_intr.h, esp_intr_alloc.h]
+        -
+            re_variables: [soc/cpu.h]
+            hint_variables: [soc/cpu.h, and use the API function provided by esp_cpu.h]
+        -
+            re_variables: [compare_set.h]
+            hint_variables: [compare_set.h, and use the API function provided by esp_cpu.h]
+        -
+            re_variables: [esp_panic.h]
+            hint_variables: [esp_panic.h, use functionalities provided in esp_debug_helpers.h]
 
 -
-    re: "fatal error: (esp_panic.h): No such file or directory"
-    hint: "{} was made private. Use functionalities provided in esp_debug_helpers.h instead."
-    match_to_output: True
+    re: "error: implicit declaration of function 'esp_int_wdt_\\w+'"
+    hint: 'The Interrupt Watchdog API has been made private, it shall not be used anymore. You can still force its inclusion with #include "esp_private/esp_int_wdt.h" (not recommended)'
 
 -
     re: "fatal error: soc/(spinlock.h|clk_ctrl_os.h|rtc_wdt.h): No such file or directory"
@@ -84,9 +122,6 @@
     hint: "{} was renamed and made private. Consider using the logging APIs provided under esp_log.h instead."
     match_to_output: True
 
--
-    re: "fatal error: eh_frame_parser.h: No such file or directory"
-    hint: "Backtrace Parser API (eh_frame_parser.h) has been made private, it shall not be used anymore. You can still force its inclusion with #include \"esp_private/eh_frame_parser.h\" (not recommended)"
 -
     re: "error: unknown type name '(portTickType|xTaskHandle|xQueueHandle|xSemaphoreHandle|xQueueSetHandle|xQueueSetMemberHandle|xTimeOutType|xMemoryRegion|xTaskParameters|xTaskStatusType|xTimerHandle|xCoRoutineHandle|pdTASK_HOOK_CODE|tmrTIMER_CALLBACK|pdTASK_CODE|xListItem|xList)'"
     hint: "You maybe using pre FreeRTOS V8.0.0 data types. The backward compatibility of such data types is no longer enabled by default. Please turn on CONFIG_FREERTOS_ENABLE_BACKWARD_COMPATIBILITY explicitly to use such data types."
@@ -117,19 +152,24 @@
     match_to_output: True
 
 -
-    re: "fatal error: esp32\\w*\\/clk.h: No such file or directory"
-    hint: "The ESP Clock API (functions/types/macros prefixed with 'esp_clk') has been made into a private API. If users still require usage of the ESP Clock API (though this is not recommended), it can be included via  '#include \"esp_private/esp_clk.h\"'."
--
-    re: "fatal error: esp32\\w*\\/cache_err_int.h: No such file or directory"
-    hint: "The Cache Error Interrupt API (functions/types/macros prefixed with 'esp_cache_err') has been made into a private API. If users still require usage of the Cache Error Interrupt API (though this is not recommended), it can be included via  '#include \"esp_private/cache_err_int.h\"'"
-
--
-    re: "fatal error: brownout.h: No such file or directory"
-    hint: "The Brownout API (functions/types/macros prefixed with 'esp_brownout') has been made into a private API. If users still require usage of the Brownout API (though this is not recommended), it can be included via  '#include \"esp_private/brownout.h\"'."
-
--
-    re: "fatal error: trax.h: No such file or directory"
-    hint: "The Trax API (functions/types/macros prefixed with 'trax_') has been made into a private API. If users still require usage of the Trax API (though this is not recommended), it can be included via  '#include \"esp_private/trax.h\"'."
+    re: "fatal error: {}.h: No such file or directory"
+    hint: 'The {0} (functions/types/macros prefixed with "{1}") has been made into a private API. If users still require usage of the {0} (though this is not recommended), it can be included via  #include "esp_private/{2}.h".'
+    variables:
+        -
+            re_variables: [esp32\\w*\\/clk]
+            hint_variables: [ESP Clock API, esp_clk, esp_clk]
+        -
+            re_variables: [esp32\\w*\\/cache_err_int]
+            hint_variables: [Cache Error Interrupt API, esp_cache_err, cache_err_int]
+        -
+            re_variables: [brownout]
+            hint_variables: [Brownout API, esp_brownout, brownout]
+        -
+            re_variables: [trax]
+            hint_variables: [Trax API, trax_, trax]
+        -
+            re_variables: [eh_frame_parser]
+            hint_variables: [Backtrace Parser API, eh_frame_parser, eh_frame_parser]
 
 -
     re: "fatal error: esp_adc_cal.h: No such file or directory"
diff --git a/tools/idf_py_actions/tools.py b/tools/idf_py_actions/tools.py
index f0646d0f9a..9a8e735aea 100644
--- a/tools/idf_py_actions/tools.py
+++ b/tools/idf_py_actions/tools.py
@@ -8,11 +8,10 @@ import sys
 from asyncio.subprocess import Process
 from io import open
 from types import FunctionType
-from typing import Any, Dict, List, Optional, TextIO, Tuple, Union
+from typing import Any, Dict, List, Match, Optional, TextIO, Tuple, Union
 
 import click
 import yaml
-from idf_monitor_base.output_helpers import yellow_print
 
 from .constants import GENERATORS
 from .errors import FatalError
@@ -79,6 +78,23 @@ def idf_version() -> Optional[str]:
     return version
 
 
+def color_print(message: str, color: str, newline: Optional[str]='\n') -> None:
+    """ Print a message to stderr with colored highlighting """
+    ansi_normal = '\033[0m'
+    sys.stderr.write('%s%s%s%s' % (color, message, ansi_normal, newline))
+    sys.stderr.flush()
+
+
+def yellow_print(message: str, newline: Optional[str]='\n') -> None:
+    ansi_yellow = '\033[0;33m'
+    color_print(message, ansi_yellow, newline)
+
+
+def red_print(message: str, newline: Optional[str]='\n') -> None:
+    ansi_red = '\033[1;31m'
+    color_print(message, ansi_red, newline)
+
+
 def print_hints(*filenames: str) -> None:
     """Getting output files and printing hints on how to resolve errors based on the output."""
     with open(os.path.join(os.path.dirname(__file__), 'hints.yml'), 'r') as file:
@@ -87,18 +103,39 @@ def print_hints(*filenames: str) -> None:
         with open(file_name, 'r') as file:
             output = ' '.join(line.strip() for line in file if line.strip())
         for hint in hints:
+            variables_list = hint.get('variables')
+            hint_list, hint_vars, re_vars = [], [], []
+            match: Optional[Match[str]] = None
             try:
-                match = re.compile(hint['re']).findall(output)
-            except KeyError:
-                raise KeyError("Argument 're' missing in {}. Check hints.yml file.".format(hint))
+                if variables_list:
+                    for variables in variables_list:
+                        hint_vars = variables['re_variables']
+                        re_vars = variables['hint_variables']
+                        regex = hint['re'].format(*re_vars)
+                        if re.compile(regex).search(output):
+                            try:
+                                hint_list.append(hint['hint'].format(*hint_vars))
+                            except KeyError as e:
+                                red_print('Argument {} missing in {}. Check hints.yml file.'.format(e, hint))
+                                sys.exit(1)
+                else:
+                    match = re.compile(hint['re']).search(output)
+            except KeyError as e:
+                red_print('Argument {} missing in {}. Check hints.yml file.'.format(e, hint))
+                sys.exit(1)
             except re.error as e:
-                raise re.error('{} from hints.yml have {} problem. Check hints.yml file.'.format(hint['re'], e))
-            if match:
-                extra_info = ', '.join(match) if hint.get('match_to_output', '') else ''
+                red_print('{} from hints.yml have {} problem. Check hints.yml file.'.format(hint['re'], e))
+                sys.exit(1)
+            if hint_list:
+                for message in hint_list:
+                    yellow_print('HINT:', message)
+            elif match:
+                extra_info = ', '.join(match.groups()) if hint.get('match_to_output', '') else ''
                 try:
                     yellow_print(' '.join(['HINT:', hint['hint'].format(extra_info)]))
-                except KeyError:
-                    raise KeyError("Argument 'hint' missing in {}. Check hints.yml file.".format(hint))
+                except KeyError as e:
+                    red_print('Argument {} missing in {}. Check hints.yml file.'.format(e, hint))
+                    sys.exit(1)
 
 
 def fit_text_in_terminal(out: str) -> str:

From a4620222057ce9968ce35a9404dd32be4f61daa0 Mon Sep 17 00:00:00 2001
From: wanlei <wanlei@espressif.com>
Date: Thu, 18 Aug 2022 20:14:54 +0800
Subject: [PATCH 153/665] spi_master:modify test case name for spi sio mode
 test

---
 components/driver/test/test_spi_sio.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/driver/test/test_spi_sio.c b/components/driver/test/test_spi_sio.c
index a6adc4b571..a3976835c9 100644
--- a/components/driver/test/test_spi_sio.c
+++ b/components/driver/test/test_spi_sio.c
@@ -333,4 +333,4 @@ void test_slave_run(void)
     test_sio_slave_emulate(true);
 }
 
-TEST_CASE_MULTIPLE_DEVICES("test sio all", "[spi_ms][test_env=Example_SPI_Multi_device]", test_master_run, test_slave_run);
+TEST_CASE_MULTIPLE_DEVICES("SPI_Master:Test_SIO_Mode_Multi_Board", "[spi_ms][test_env=Example_SPI_Multi_device]", test_master_run, test_slave_run);

From c6e9a0c3502dcca5d1ce9d8b0ed57e1eab56839b Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Mon, 15 Aug 2022 23:24:21 +0200
Subject: [PATCH 154/665] esp_common: make esp_err_to_name and ESP_ERROR_CHECK
 usable on Linux

---
 components/esp_common/CMakeLists.txt                 | 10 ++++++----
 .../src/esp_err_check_linux.c}                       | 12 +++++++++++-
 components/esp_common/src/esp_err_to_name.c          |  4 ++++
 components/esp_common/src/esp_err_to_name.c.in       |  4 ++++
 components/nvs_flash/test_nvs_host/Makefile          |  3 +--
 .../components/esp_stubs/esp_stubs/esp_stubs.c       |  8 --------
 6 files changed, 26 insertions(+), 15 deletions(-)
 rename components/{nvs_flash/test_nvs_host/esp_error_check_stub.cpp => esp_common/src/esp_err_check_linux.c} (54%)

diff --git a/components/esp_common/CMakeLists.txt b/components/esp_common/CMakeLists.txt
index 827c6ead46..ba77a6b87f 100644
--- a/components/esp_common/CMakeLists.txt
+++ b/components/esp_common/CMakeLists.txt
@@ -1,9 +1,11 @@
 idf_build_get_property(target IDF_TARGET)
 
 if(${target} STREQUAL "linux")
-    # Header only library for linux
-    idf_component_register(INCLUDE_DIRS include)
-    return()
+    set(ldfragments)
+    set(srcs "src/esp_err_check_linux.c")
+else()
+    set(ldfragments common.lf soc.lf)
+    set(srcs)
 endif()
 
 list(APPEND srcs "src/esp_err_to_name.c")
@@ -11,7 +13,7 @@ list(APPEND srcs "src/esp_err_to_name.c")
 # Note: esp_ipc, esp_pm added as a public requirement to keep compatibility as to be located here.
 idf_component_register(SRCS "${srcs}"
                         INCLUDE_DIRS include
-                        LDFRAGMENTS "common.lf" "soc.lf")
+                        LDFRAGMENTS ${ldfragments})
 
 set_property(TARGET ${COMPONENT_LIB} APPEND PROPERTY LINK_INTERFACE_MULTIPLICITY 4)
 
diff --git a/components/nvs_flash/test_nvs_host/esp_error_check_stub.cpp b/components/esp_common/src/esp_err_check_linux.c
similarity index 54%
rename from components/nvs_flash/test_nvs_host/esp_error_check_stub.cpp
rename to components/esp_common/src/esp_err_check_linux.c
index 34d8704e7b..fec85070db 100644
--- a/components/nvs_flash/test_nvs_host/esp_error_check_stub.cpp
+++ b/components/esp_common/src/esp_err_check_linux.c
@@ -1,4 +1,14 @@
-#include "catch.hpp"
+/*
+ * SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ *
+ * This file provides a simple version of _esp_error_check_failed which is used on Linux target.
+ * For chip targets, esp_system component provides an implementation which uses esp_rom_printf and
+ * takes the possibility of the cache being disabled into account.
+ */
+#include <stdio.h>
+#include <stdlib.h>
 #include "esp_err.h"
 #include "sdkconfig.h"
 
diff --git a/components/esp_common/src/esp_err_to_name.c b/components/esp_common/src/esp_err_to_name.c
index 2001b036d2..b8352c4d0e 100644
--- a/components/esp_common/src/esp_err_to_name.c
+++ b/components/esp_common/src/esp_err_to_name.c
@@ -7,6 +7,10 @@
 //Do not edit this file because it is autogenerated by gen_esp_err_to_name.py
 
 #include <string.h>
+#if __has_include(<bsd/string.h>)
+// for strlcpy
+#include <bsd/string.h>
+#endif
 #include "esp_err.h"
 #if __has_include("soc/soc.h")
 #include "soc/soc.h"
diff --git a/components/esp_common/src/esp_err_to_name.c.in b/components/esp_common/src/esp_err_to_name.c.in
index 56a48ee28f..389600d536 100644
--- a/components/esp_common/src/esp_err_to_name.c.in
+++ b/components/esp_common/src/esp_err_to_name.c.in
@@ -7,6 +7,10 @@
 @COMMENT@
 
 #include <string.h>
+#if __has_include(<bsd/string.h>)
+// for strlcpy
+#include <bsd/string.h>
+#endif
 #include "esp_err.h"
 #if __has_include("soc/soc.h")
 #include "soc/soc.h"
diff --git a/components/nvs_flash/test_nvs_host/Makefile b/components/nvs_flash/test_nvs_host/Makefile
index 10669bfb6f..a7843759f5 100644
--- a/components/nvs_flash/test_nvs_host/Makefile
+++ b/components/nvs_flash/test_nvs_host/Makefile
@@ -2,7 +2,6 @@ TEST_PROGRAM=test_nvs
 all: $(TEST_PROGRAM)
 
 SOURCE_FILES = \
-	esp_error_check_stub.cpp \
 	$(addprefix ../src/, \
 		nvs_types.cpp \
 		nvs_api.cpp \
@@ -30,7 +29,7 @@ SOURCE_FILES = \
 	test_nvs_initialization.cpp \
 	main.cpp
 
-SOURCE_FILES_C = ../../esp_rom/linux/esp_rom_crc.c
+SOURCE_FILES_C = ../../esp_rom/linux/esp_rom_crc.c ../../esp_common/src/esp_err_check_linux.c
 
 ifeq ($(shell $(CC) -v 2>&1 | grep -c "clang version"), 1)
 COMPILER := clang
diff --git a/examples/protocols/sockets/tcp_client/components/esp_stubs/esp_stubs/esp_stubs.c b/examples/protocols/sockets/tcp_client/components/esp_stubs/esp_stubs/esp_stubs.c
index 42ef914aaf..51141e0bc5 100644
--- a/examples/protocols/sockets/tcp_client/components/esp_stubs/esp_stubs/esp_stubs.c
+++ b/examples/protocols/sockets/tcp_client/components/esp_stubs/esp_stubs/esp_stubs.c
@@ -9,14 +9,6 @@
 
 extern void app_main(void);
 
-void _esp_error_check_failed(esp_err_t rc, const char *file, int line, const char *function, const char *expression)
-{
-    ESP_LOGE("ESP_ERROR_CHECK", "Failed with esp_err_t: 0x%x", rc);
-    ESP_LOGE("ESP_ERROR_CHECK", "Expression: %s", expression);
-    ESP_LOGE("ESP_ERROR_CHECK", "Functions: %s %s(%d)", function, file, line);
-    abort();
-}
-
 esp_err_t esp_event_loop_create_default(void)
 {
     return ESP_OK;

From 29bdfc5ecca0df329fd0a5b641c7be7b6e8399ab Mon Sep 17 00:00:00 2001
From: "S. Jansen" <sampie777@users.noreply.github.com>
Date: Thu, 18 Aug 2022 19:03:04 +0200
Subject: [PATCH 155/665] docs: Fixed wrong structure reference given

---
 docs/en/api-reference/peripherals/sdspi_host.rst | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/docs/en/api-reference/peripherals/sdspi_host.rst b/docs/en/api-reference/peripherals/sdspi_host.rst
index 11013ffacd..51fd18a2ea 100644
--- a/docs/en/api-reference/peripherals/sdspi_host.rst
+++ b/docs/en/api-reference/peripherals/sdspi_host.rst
@@ -19,7 +19,7 @@ The SD SPI driver uses software-controlled CS signal.
 How to Use
 ----------
 
-Firstly, use the macro :c:macro:`SDSPI_DEVICE_CONFIG_DEFAULT` to initialize a structure :cpp:type:`sdmmc_slot_config_t`, which is used to initialize an SD SPI device. This macro will also fill in the default pin mappings, which is same as the pin mappings of SDMMC host driver. Modify the host and pins of the structure to desired value. Then call `sdspi_host_init_device` to initialize the SD SPI device and attach to its bus.
+Firstly, use the macro :c:macro:`SDSPI_DEVICE_CONFIG_DEFAULT` to initialize a structure :cpp:type:`sdspi_device_config_t`, which is used to initialize an SD SPI device. This macro will also fill in the default pin mappings, which is same as the pin mappings of SDMMC host driver. Modify the host and pins of the structure to desired value. Then call `sdspi_host_init_device` to initialize the SD SPI device and attach to its bus.
 
 Then use :c:macro:`SDSPI_HOST_DEFAULT` macro to initialize a :cpp:type:`sdmmc_host_t` structure, which is used to store the state and configurations of upper layer (SD/SDIO/MMC driver). Modify the `slot` parameter of the structure to the SD SPI device spi_handle just returned from `sdspi_host_init_device`. Call `sdmmc_card_init` with the :cpp:type:`sdmmc_host_t` to probe and initialize the SD card.
 

From eaa9897386a79019099aaafbc5ff47bf9086e05f Mon Sep 17 00:00:00 2001
From: chenjianhua <chenjianhua@espressif.com>
Date: Thu, 18 Aug 2022 16:08:27 +0800
Subject: [PATCH 156/665] Revert "Fixed ESP32 BLE can't resolve the peer
 address when enable white list"

This reverts commit 1cc0f6aac578b5eb9e731d644d82efc66cc8270a.
---
 .../bt/host/bluedroid/common/include/common/bt_target.h     | 6 ------
 components/bt/host/bluedroid/stack/btm/btm_ble_gap.c        | 2 --
 components/soc/esp32/include/soc/soc_caps.h                 | 3 ---
 3 files changed, 11 deletions(-)

diff --git a/components/bt/host/bluedroid/common/include/common/bt_target.h b/components/bt/host/bluedroid/common/include/common/bt_target.h
index 66688ba13e..35a9104ea1 100644
--- a/components/bt/host/bluedroid/common/include/common/bt_target.h
+++ b/components/bt/host/bluedroid/common/include/common/bt_target.h
@@ -21,7 +21,6 @@
 #define BT_TARGET_H
 
 #include <bt_common.h>
-#include "soc/soc_caps.h"
 
 #ifndef BUILDCFG
 #define BUILDCFG
@@ -278,11 +277,6 @@
 #define BLE_ESTABLISH_LINK_CONNECTION_TIMEOUT UC_BT_BLE_ESTAB_LINK_CONN_TOUT
 #endif
 
-#ifdef SOC_BLE_DONT_UPDATE_OWN_RPA
-#define BLE_UPDATE_BLE_ADDR_TYPE_RPA FALSE
-#else
-#define BLE_UPDATE_BLE_ADDR_TYPE_RPA TRUE
-#endif
 //------------------Added from bdroid_buildcfg.h---------------------
 #ifndef L2CAP_EXTFEA_SUPPORTED_MASK
 #define L2CAP_EXTFEA_SUPPORTED_MASK (L2CAP_EXTFEA_ENH_RETRANS | L2CAP_EXTFEA_STREAM_MODE | L2CAP_EXTFEA_NO_CRC | L2CAP_EXTFEA_FIXED_CHNLS)
diff --git a/components/bt/host/bluedroid/stack/btm/btm_ble_gap.c b/components/bt/host/bluedroid/stack/btm/btm_ble_gap.c
index 6976996e75..ab7c1a5e28 100644
--- a/components/bt/host/bluedroid/stack/btm/btm_ble_gap.c
+++ b/components/bt/host/bluedroid/stack/btm/btm_ble_gap.c
@@ -1018,9 +1018,7 @@ uint32_t BTM_BleUpdateOwnType(uint8_t *own_bda_type, tBTM_START_ADV_CMPL_CBACK *
         }
     } else if(*own_bda_type == BLE_ADDR_PUBLIC_ID || *own_bda_type == BLE_ADDR_RANDOM_ID) {
         if((btm_cb.ble_ctr_cb.addr_mgnt_cb.exist_addr_bit & BTM_BLE_GAP_ADDR_BIT_RESOLVABLE) == BTM_BLE_GAP_ADDR_BIT_RESOLVABLE) {
-#if (BLE_UPDATE_BLE_ADDR_TYPE_RPA)
             *own_bda_type = BLE_ADDR_RANDOM;
-#endif
             btm_cb.ble_ctr_cb.addr_mgnt_cb.own_addr_type = BLE_ADDR_RANDOM;
             memcpy(btm_cb.ble_ctr_cb.addr_mgnt_cb.private_addr, btm_cb.ble_ctr_cb.addr_mgnt_cb.resolvale_addr, BD_ADDR_LEN);
             btsnd_hcic_ble_set_random_addr(btm_cb.ble_ctr_cb.addr_mgnt_cb.resolvale_addr);
diff --git a/components/soc/esp32/include/soc/soc_caps.h b/components/soc/esp32/include/soc/soc_caps.h
index e9fa2b4228..c8f4d3409d 100644
--- a/components/soc/esp32/include/soc/soc_caps.h
+++ b/components/soc/esp32/include/soc/soc_caps.h
@@ -376,9 +376,6 @@
 #define SOC_SDMMC_USE_IOMUX  1
 #define SOC_SDMMC_NUM_SLOTS  2
 
-/*------------------------------ BLE --------------------------------------------*/
-#define SOC_BLE_DONT_UPDATE_OWN_RPA  (1)
-
 /*-------------------------- WI-FI HARDWARE CAPS -------------------------------*/
 #define SOC_WIFI_HW_TSF                 (0)    /*!< Hardware TSF is not supported */
 #define SOC_WIFI_FTM_SUPPORT            (0)    /*!< FTM is not supported */

From 0067c28013bd7d8ecfe8dd61f42ecf0c0833f78b Mon Sep 17 00:00:00 2001
From: chenjianhua <chenjianhua@espressif.com>
Date: Thu, 18 Aug 2022 16:11:28 +0800
Subject: [PATCH 157/665] Revert "component/bt: add local irk to controller"

This reverts commit 95c35288bc92880a2e7cb406e8c08d6072153fd4.
---
 components/bt/host/bluedroid/stack/btm/btm_sec.c | 6 ------
 1 file changed, 6 deletions(-)

diff --git a/components/bt/host/bluedroid/stack/btm/btm_sec.c b/components/bt/host/bluedroid/stack/btm/btm_sec.c
index c52d65a263..cd61d6388d 100644
--- a/components/bt/host/bluedroid/stack/btm/btm_sec.c
+++ b/components/bt/host/bluedroid/stack/btm/btm_sec.c
@@ -240,12 +240,6 @@ BOOLEAN BTM_SecRegister(tBTM_APPL_INFO *p_cb_info)
         if (memcmp(btm_cb.devcb.id_keys.ir, &temp_value, sizeof(BT_OCTET16)) == 0) {
             btm_ble_reset_id();
         }
-#if (!BLE_UPDATE_BLE_ADDR_TYPE_RPA)
-        BD_ADDR peer_addr = {0x0, 0x0, 0x0, 0x0, 0x0, 0x0};
-        BT_OCTET16 peer_irk = {0x0};
-        /* add local irk to controller */
-        btsnd_hcic_ble_add_device_resolving_list (0, peer_addr, peer_irk, btm_cb.devcb.id_keys.irk);
-#endif
     } else {
         BTM_TRACE_WARNING("%s p_cb_info->p_le_callback == NULL\n", __func__);
     }

From 304a8f142d04adccb6806ef3e96a6262c8ccd0ea Mon Sep 17 00:00:00 2001
From: songruojing <songruojing@espressif.com>
Date: Wed, 10 Aug 2022 19:01:42 +0800
Subject: [PATCH 158/665] esp32c6: introduce the target

Add esp32c6 target to tools and Kconfig
Create directories and files that are essential for `idf.py --preview set-target esp32c6`
---
 Kconfig                                       | 10 +++++++++-
 .../src/bootloader_flash_config_esp32c6.c     |  0
 .../src/bootloader_random_esp32c6.c           |  0
 components/bt/controller/esp32c6/Kconfig.in   |  1 +
 components/esp_adc/esp32c6/include/.gitkeep   |  0
 .../esp_gdbstub/esp32c6/gdbstub_esp32c6.c     |  0
 .../include/soc/esp32c6/.gitkeep              |  0
 .../port/esp32c6/CMakeLists.txt               |  0
 .../esp_hw_support/port/esp32c6/Kconfig.mac   |  0
 components/esp_rom/esp32c6/.gitkeep           |  0
 components/esp_rom/include/esp32c6/.gitkeep   |  0
 components/esp_system/ld/esp32c6/memory.ld.in |  0
 .../port/soc/esp32c6/CMakeLists.txt           |  0
 .../esp_system/port/soc/esp32c6/Kconfig.cpu   |  0
 .../port/soc/esp32c6/Kconfig.system           |  0
 components/hal/esp32c6/efuse_hal.c            |  0
 components/hal/esp32c6/include/.gitkeep       |  0
 components/heap/port/esp32c6/memory_layout.c  |  0
 components/idf_test/include/esp32c6/.gitkeep  |  0
 components/soc/esp32c6/CMakeLists.txt         |  0
 .../spi_flash/esp32c6/flash_ops_esp32c6.c     |  0
 tools/cmake/dfu.cmake                         |  2 ++
 tools/cmake/toolchain-esp32c6.cmake           | 18 +++++++++++++++++
 tools/cmake/uf2.cmake                         |  2 ++
 tools/gdb_panic_server.py                     |  6 ++++--
 tools/idf_py_actions/constants.py             |  2 +-
 tools/idf_size_yaml/esp32c6_data_info.yaml    | 20 +++++++++++++++++++
 tools/tools.json                              |  3 ++-
 28 files changed, 59 insertions(+), 5 deletions(-)
 create mode 100644 components/bootloader_support/bootloader_flash/src/bootloader_flash_config_esp32c6.c
 create mode 100644 components/bootloader_support/src/bootloader_random_esp32c6.c
 create mode 100644 components/bt/controller/esp32c6/Kconfig.in
 create mode 100644 components/esp_adc/esp32c6/include/.gitkeep
 create mode 100644 components/esp_gdbstub/esp32c6/gdbstub_esp32c6.c
 create mode 100644 components/esp_hw_support/include/soc/esp32c6/.gitkeep
 create mode 100644 components/esp_hw_support/port/esp32c6/CMakeLists.txt
 create mode 100644 components/esp_hw_support/port/esp32c6/Kconfig.mac
 create mode 100644 components/esp_rom/esp32c6/.gitkeep
 create mode 100644 components/esp_rom/include/esp32c6/.gitkeep
 create mode 100644 components/esp_system/ld/esp32c6/memory.ld.in
 create mode 100644 components/esp_system/port/soc/esp32c6/CMakeLists.txt
 create mode 100644 components/esp_system/port/soc/esp32c6/Kconfig.cpu
 create mode 100644 components/esp_system/port/soc/esp32c6/Kconfig.system
 create mode 100644 components/hal/esp32c6/efuse_hal.c
 create mode 100644 components/hal/esp32c6/include/.gitkeep
 create mode 100644 components/heap/port/esp32c6/memory_layout.c
 create mode 100644 components/idf_test/include/esp32c6/.gitkeep
 create mode 100644 components/soc/esp32c6/CMakeLists.txt
 create mode 100644 components/spi_flash/esp32c6/flash_ops_esp32c6.c
 create mode 100644 tools/cmake/toolchain-esp32c6.cmake
 create mode 100644 tools/idf_size_yaml/esp32c6_data_info.yaml

diff --git a/Kconfig b/Kconfig
index 312ea591d0..c86ebeaaef 100644
--- a/Kconfig
+++ b/Kconfig
@@ -13,6 +13,7 @@ mainmenu "Espressif IoT Development Framework Configuration"
     config IDF_ENV_FPGA
         # This option is for internal use only
         bool
+        default "y" if IDF_TARGET_ESP32C6 # TODO: IDF-5630
         option env="IDF_ENV_FPGA"
 
     config IDF_TARGET_ARCH_RISCV
@@ -90,6 +91,12 @@ mainmenu "Espressif IoT Development Framework Configuration"
         select FREERTOS_UNICORE
         select IDF_TARGET_ARCH_RISCV
 
+    config IDF_TARGET_ESP32C6
+        bool
+        default "y" if IDF_TARGET="esp32c6"
+        select FREERTOS_UNICORE
+        select IDF_TARGET_ARCH_RISCV
+
     config IDF_TARGET_LINUX
         bool
         default "y" if IDF_TARGET="linux"
@@ -100,8 +107,9 @@ mainmenu "Espressif IoT Development Framework Configuration"
         default 0x0002 if IDF_TARGET_ESP32S2
         default 0x0005 if IDF_TARGET_ESP32C3
         default 0x0009 if IDF_TARGET_ESP32S3
-        default 0x000C if IDF_TARGET_ESP32C2
         default 0x000A if IDF_TARGET_ESP32H2_BETA_VERSION_1
+        default 0x000C if IDF_TARGET_ESP32C2
+        default 0x000D if IDF_TARGET_ESP32C6
         default 0x000E if IDF_TARGET_ESP32H2_BETA_VERSION_2 # ESP32H2-TODO: IDF-3475
         default 0xFFFF
 
diff --git a/components/bootloader_support/bootloader_flash/src/bootloader_flash_config_esp32c6.c b/components/bootloader_support/bootloader_flash/src/bootloader_flash_config_esp32c6.c
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/components/bootloader_support/src/bootloader_random_esp32c6.c b/components/bootloader_support/src/bootloader_random_esp32c6.c
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/components/bt/controller/esp32c6/Kconfig.in b/components/bt/controller/esp32c6/Kconfig.in
new file mode 100644
index 0000000000..eb432c86f0
--- /dev/null
+++ b/components/bt/controller/esp32c6/Kconfig.in
@@ -0,0 +1 @@
+# TODO: IDF-5727
diff --git a/components/esp_adc/esp32c6/include/.gitkeep b/components/esp_adc/esp32c6/include/.gitkeep
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/components/esp_gdbstub/esp32c6/gdbstub_esp32c6.c b/components/esp_gdbstub/esp32c6/gdbstub_esp32c6.c
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/components/esp_hw_support/include/soc/esp32c6/.gitkeep b/components/esp_hw_support/include/soc/esp32c6/.gitkeep
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/components/esp_hw_support/port/esp32c6/CMakeLists.txt b/components/esp_hw_support/port/esp32c6/CMakeLists.txt
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/components/esp_hw_support/port/esp32c6/Kconfig.mac b/components/esp_hw_support/port/esp32c6/Kconfig.mac
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/components/esp_rom/esp32c6/.gitkeep b/components/esp_rom/esp32c6/.gitkeep
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/components/esp_rom/include/esp32c6/.gitkeep b/components/esp_rom/include/esp32c6/.gitkeep
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/components/esp_system/ld/esp32c6/memory.ld.in b/components/esp_system/ld/esp32c6/memory.ld.in
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/components/esp_system/port/soc/esp32c6/CMakeLists.txt b/components/esp_system/port/soc/esp32c6/CMakeLists.txt
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/components/esp_system/port/soc/esp32c6/Kconfig.cpu b/components/esp_system/port/soc/esp32c6/Kconfig.cpu
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/components/esp_system/port/soc/esp32c6/Kconfig.system b/components/esp_system/port/soc/esp32c6/Kconfig.system
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/components/hal/esp32c6/efuse_hal.c b/components/hal/esp32c6/efuse_hal.c
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/components/hal/esp32c6/include/.gitkeep b/components/hal/esp32c6/include/.gitkeep
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/components/heap/port/esp32c6/memory_layout.c b/components/heap/port/esp32c6/memory_layout.c
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/components/idf_test/include/esp32c6/.gitkeep b/components/idf_test/include/esp32c6/.gitkeep
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/components/soc/esp32c6/CMakeLists.txt b/components/soc/esp32c6/CMakeLists.txt
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/components/spi_flash/esp32c6/flash_ops_esp32c6.c b/components/spi_flash/esp32c6/flash_ops_esp32c6.c
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/tools/cmake/dfu.cmake b/tools/cmake/dfu.cmake
index c6c5172dc7..8db0a6199e 100644
--- a/tools/cmake/dfu.cmake
+++ b/tools/cmake/dfu.cmake
@@ -15,6 +15,8 @@ function(__add_dfu_targets)
         return()
     elseif("${target}" STREQUAL "esp32c2")
         return()
+    elseif("${target}" STREQUAL "esp32c6")
+        return()
     elseif("${target}" STREQUAL "linux")
         return()
     else()
diff --git a/tools/cmake/toolchain-esp32c6.cmake b/tools/cmake/toolchain-esp32c6.cmake
new file mode 100644
index 0000000000..ff3ba0b65f
--- /dev/null
+++ b/tools/cmake/toolchain-esp32c6.cmake
@@ -0,0 +1,18 @@
+include($ENV{IDF_PATH}/tools/cmake/utilities.cmake)
+
+set(CMAKE_SYSTEM_NAME Generic)
+
+set(CMAKE_C_COMPILER riscv32-esp-elf-gcc)
+set(CMAKE_CXX_COMPILER riscv32-esp-elf-g++)
+set(CMAKE_ASM_COMPILER riscv32-esp-elf-gcc)
+set(_CMAKE_TOOLCHAIN_PREFIX riscv32-esp-elf-)
+
+remove_duplicated_flags("-march=rv32imac ${CMAKE_C_FLAGS}" UNIQ_CMAKE_C_FLAGS)
+set(CMAKE_C_FLAGS "${UNIQ_CMAKE_C_FLAGS}" CACHE STRING "C Compiler Base Flags" FORCE)
+remove_duplicated_flags("-march=rv32imac ${CMAKE_CXX_FLAGS}" UNIQ_CMAKE_CXX_FLAGS)
+set(CMAKE_CXX_FLAGS "${UNIQ_CMAKE_CXX_FLAGS}" CACHE STRING "C++ Compiler Base Flags" FORCE)
+
+remove_duplicated_flags("-nostartfiles -march=rv32imac --specs=nosys.specs \
+                        ${CMAKE_EXE_LINKER_FLAGS}"
+                        UNIQ_CMAKE_SAFE_EXE_LINKER_FLAGS)
+set(CMAKE_EXE_LINKER_FLAGS "${UNIQ_CMAKE_SAFE_EXE_LINKER_FLAGS}" CACHE STRING "Linker Base Flags" FORCE)
diff --git a/tools/cmake/uf2.cmake b/tools/cmake/uf2.cmake
index 525a128eda..4e80d8decf 100644
--- a/tools/cmake/uf2.cmake
+++ b/tools/cmake/uf2.cmake
@@ -14,6 +14,8 @@ function(__add_uf2_targets)
         set(uf2_family_id "0x332726f6")
     elseif("${target}" STREQUAL "esp32c2")
         set(uf2_family_id "0x2b88d29c")
+    elseif("${target}" STREQUAL "esp32c6") # TODO: IDF-5626
+        set(uf2_family_id "0x2b88d29c")
     elseif("${target}" STREQUAL "linux")
         return()
     else()
diff --git a/tools/gdb_panic_server.py b/tools/gdb_panic_server.py
index f576937ed9..eeef4321aa 100644
--- a/tools/gdb_panic_server.py
+++ b/tools/gdb_panic_server.py
@@ -59,7 +59,8 @@ GDB_REGS_INFO_RISCV_ILP32 = [
 GDB_REGS_INFO = {
     'esp32c3': GDB_REGS_INFO_RISCV_ILP32,
     'esp32c2': GDB_REGS_INFO_RISCV_ILP32,
-    'esp32h2': GDB_REGS_INFO_RISCV_ILP32
+    'esp32h2': GDB_REGS_INFO_RISCV_ILP32,
+    'esp32c6': GDB_REGS_INFO_RISCV_ILP32
 }
 
 PanicInfo = namedtuple('PanicInfo', 'core_id regs stack_base_addr stack_data')
@@ -153,7 +154,8 @@ def parse_idf_riscv_panic_output(panic_text):  # type: (str) -> PanicInfo
 PANIC_OUTPUT_PARSERS = {
     'esp32c3': parse_idf_riscv_panic_output,
     'esp32c2': parse_idf_riscv_panic_output,
-    'esp32h2': parse_idf_riscv_panic_output
+    'esp32h2': parse_idf_riscv_panic_output,
+    'esp32c6': parse_idf_riscv_panic_output
 }
 
 
diff --git a/tools/idf_py_actions/constants.py b/tools/idf_py_actions/constants.py
index bd0f1f291a..18ebe3e7c2 100644
--- a/tools/idf_py_actions/constants.py
+++ b/tools/idf_py_actions/constants.py
@@ -37,4 +37,4 @@ if os.name != 'nt':
 URL_TO_DOC = 'https://docs.espressif.com/projects/esp-idf'
 
 SUPPORTED_TARGETS = ['esp32', 'esp32s2', 'esp32c3', 'esp32s3', 'esp32c2']
-PREVIEW_TARGETS = ['linux', 'esp32h2']
+PREVIEW_TARGETS = ['linux', 'esp32h2', 'esp32c6']
diff --git a/tools/idf_size_yaml/esp32c6_data_info.yaml b/tools/idf_size_yaml/esp32c6_data_info.yaml
new file mode 100644
index 0000000000..a4fbecf547
--- /dev/null
+++ b/tools/idf_size_yaml/esp32c6_data_info.yaml
@@ -0,0 +1,20 @@
+# Data_type:
+#   primary_address: value
+#   length: value or equation
+#   secondary_address: value if exist
+DRAM:
+  primary_address: 0x40800000
+  length: 0x80000
+  secondary_address: 0x40800000
+IRAM:
+  primary_address: 0x40800000
+  length: 0x80000
+CACHE_I:
+  primary_address: 0x42000000
+  length: 0x800000
+CACHE_D:
+  primary_address: 0x42000000
+  length: 0x800000
+RTC_SLOW_D: # TODO: IDF-5667 Better to rename to LP_RAM
+  primary_address: 0x50000000
+  length: 0x4000
diff --git a/tools/tools.json b/tools/tools.json
index f2c6852003..d09e32b07b 100644
--- a/tools/tools.json
+++ b/tools/tools.json
@@ -438,7 +438,8 @@
         "esp32s3",
         "esp32c3",
         "esp32h2",
-        "esp32c2"
+        "esp32c2",
+        "esp32c6"
       ],
       "version_cmd": [
         "riscv32-esp-elf-gcc",

From e6b9b2fe96bca8deea711cacbf16e9df0afcffdd Mon Sep 17 00:00:00 2001
From: chenjianhua <chenjianhua@espressif.com>
Date: Fri, 19 Aug 2022 11:15:20 +0800
Subject: [PATCH 159/665] soc: remove soc ble config from Kconfig

---
 components/soc/esp32/include/soc/Kconfig.soc_caps.in | 4 ----
 1 file changed, 4 deletions(-)

diff --git a/components/soc/esp32/include/soc/Kconfig.soc_caps.in b/components/soc/esp32/include/soc/Kconfig.soc_caps.in
index c4466d4269..7cb43134eb 100644
--- a/components/soc/esp32/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32/include/soc/Kconfig.soc_caps.in
@@ -695,10 +695,6 @@ config SOC_SDMMC_NUM_SLOTS
     int
     default 2
 
-config SOC_BLE_DONT_UPDATE_OWN_RPA
-    bool
-    default y
-
 config SOC_WIFI_HW_TSF
     bool
     default n

From 5c617a0ff78798bba3607622abe4c2fc6070e215 Mon Sep 17 00:00:00 2001
From: Armando <douyiwen@espressif.com>
Date: Fri, 19 Aug 2022 12:13:00 +0800
Subject: [PATCH 160/665] ci: increase test_flash_psram timeout

---
 tools/test_apps/system/flash_psram/pytest_flash_psram.py | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/tools/test_apps/system/flash_psram/pytest_flash_psram.py b/tools/test_apps/system/flash_psram/pytest_flash_psram.py
index 1cadd1a736..e52c14653e 100644
--- a/tools/test_apps/system/flash_psram/pytest_flash_psram.py
+++ b/tools/test_apps/system/flash_psram/pytest_flash_psram.py
@@ -36,4 +36,4 @@ MSPI_F4R4_configs = [p.name.replace('sdkconfig.ci.', '') for p in pathlib.Path(o
 @pytest.mark.MSPI_F4R4
 @pytest.mark.parametrize('config', MSPI_F4R4_configs, indirect=True)
 def test_flash4_psram4(dut: Dut) -> None:
-    dut.expect_exact('flash psram test success')
+    dut.expect_exact('flash psram test success', timeout=40)

From 56e4664d008b415d3c0f43cab8f4fe03abf4ec5a Mon Sep 17 00:00:00 2001
From: Armando <douyiwen@espressif.com>
Date: Fri, 19 Aug 2022 12:31:54 +0800
Subject: [PATCH 161/665] ci: add psram test to s3 boards with quad psram

---
 components/esp_psram/test_apps/psram/pytest_psram.py | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/esp_psram/test_apps/psram/pytest_psram.py b/components/esp_psram/test_apps/psram/pytest_psram.py
index e000de1434..c08f4718b1 100644
--- a/components/esp_psram/test_apps/psram/pytest_psram.py
+++ b/components/esp_psram/test_apps/psram/pytest_psram.py
@@ -37,7 +37,7 @@ def test_psram_esp32s2(dut: Dut) -> None:
 
 
 @pytest.mark.esp32s3
-@pytest.mark.quad_psram
+@pytest.mark.generic
 @pytest.mark.parametrize(
     'config',
     [

From 01143bd732992c97d5f31d0875a1d4c4c3fd1227 Mon Sep 17 00:00:00 2001
From: songruojing <songruojing@espressif.com>
Date: Fri, 22 Jul 2022 15:52:54 +0800
Subject: [PATCH 162/665] gpio: fix USB D+ pin cannot disable pullup

Internally, disable usb serial jtag DP pin's pullup when calling gpio_ll_pullup_dis and rtcio_ll_pullup_disable
At usb serial jtag setup/install, re-enable DP pin's pullup

Closes https://github.com/espressif/esp-idf/issues/9495
---
 components/driver/usb_serial_jtag.c           |  4 +++
 components/hal/esp32c3/include/hal/gpio_ll.h  |  6 ++++
 .../hal/esp32c3/include/hal/usb_phy_ll.h      | 34 +++++++++++++++++++
 .../hal/esp32h2/include/hal/usb_phy_ll.h      | 34 +++++++++++++++++++
 .../hal/esp32h2/include/rev1/hal/gpio_ll.h    |  6 ++++
 .../hal/esp32h2/include/rev2/hal/gpio_ll.h    |  6 ++++
 components/hal/esp32s3/include/hal/gpio_ll.h  |  8 +++++
 .../hal/esp32s3/include/hal/rtc_io_ll.h       | 10 ++++++
 .../hal/esp32s3/include/hal/usb_phy_ll.h      |  2 ++
 9 files changed, 110 insertions(+)
 create mode 100644 components/hal/esp32c3/include/hal/usb_phy_ll.h
 create mode 100644 components/hal/esp32h2/include/hal/usb_phy_ll.h

diff --git a/components/driver/usb_serial_jtag.c b/components/driver/usb_serial_jtag.c
index cdefb31469..94879aa117 100644
--- a/components/driver/usb_serial_jtag.c
+++ b/components/driver/usb_serial_jtag.c
@@ -8,6 +8,7 @@
 #include <stdbool.h>
 #include "esp_log.h"
 #include "hal/usb_serial_jtag_ll.h"
+#include "hal/usb_phy_ll.h"
 #include "freertos/FreeRTOS.h"
 #include "freertos/semphr.h"
 #include "freertos/ringbuf.h"
@@ -112,6 +113,9 @@ esp_err_t usb_serial_jtag_driver_install(usb_serial_jtag_driver_config_t *usb_se
         goto _exit;
     }
 
+    // Configure PHY
+    usb_phy_ll_int_jtag_enable(&USB_SERIAL_JTAG);
+
     usb_serial_jtag_ll_clr_intsts_mask(USB_SERIAL_JTAG_INTR_SERIAL_IN_EMPTY|
                                          USB_SERIAL_JTAG_INTR_SERIAL_OUT_RECV_PKT);
     usb_serial_jtag_ll_ena_intr_mask(USB_SERIAL_JTAG_INTR_SERIAL_IN_EMPTY|
diff --git a/components/hal/esp32c3/include/hal/gpio_ll.h b/components/hal/esp32c3/include/hal/gpio_ll.h
index 2a71eb55ab..bf53824875 100644
--- a/components/hal/esp32c3/include/hal/gpio_ll.h
+++ b/components/hal/esp32c3/include/hal/gpio_ll.h
@@ -51,6 +51,12 @@ static inline void gpio_ll_pullup_en(gpio_dev_t *hw, uint32_t gpio_num)
   */
 static inline void gpio_ll_pullup_dis(gpio_dev_t *hw, uint32_t gpio_num)
 {
+    // The pull-up value of the USB pins are controlled by the pins’ pull-up value together with USB pull-up value
+    // USB DP pin is default to PU enabled
+    if (gpio_num == USB_DP_GPIO_NUM) {
+        SET_PERI_REG_MASK(USB_SERIAL_JTAG_CONF0_REG, USB_SERIAL_JTAG_PAD_PULL_OVERRIDE);
+        CLEAR_PERI_REG_MASK(USB_SERIAL_JTAG_CONF0_REG, USB_SERIAL_JTAG_DP_PULLUP);
+    }
     REG_CLR_BIT(GPIO_PIN_MUX_REG[gpio_num], FUN_PU);
 }
 
diff --git a/components/hal/esp32c3/include/hal/usb_phy_ll.h b/components/hal/esp32c3/include/hal/usb_phy_ll.h
new file mode 100644
index 0000000000..40d4cd1800
--- /dev/null
+++ b/components/hal/esp32c3/include/hal/usb_phy_ll.h
@@ -0,0 +1,34 @@
+/*
+ * SPDX-FileCopyrightText: 2015-2021 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#include "soc/usb_serial_jtag_struct.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/**
+ * @brief Configures the internal PHY for USB_Serial_JTAG
+ *
+ * @param hw Start address of the USB Serial_JTAG registers
+ */
+static inline void usb_phy_ll_int_jtag_enable(usb_serial_jtag_dev_t *hw)
+{
+    // USB_Serial_JTAG use internal PHY
+    hw->conf0.phy_sel = 0;
+    // Disable software control USB D+ D- pullup pulldown (Device FS: dp_pullup = 1)
+    hw->conf0.pad_pull_override = 0;
+    // Enable USB D+ pullup
+    hw->conf0.dp_pullup = 1;
+    // Enable USB pad function
+    hw->conf0.usb_pad_enable = 1;
+}
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/hal/esp32h2/include/hal/usb_phy_ll.h b/components/hal/esp32h2/include/hal/usb_phy_ll.h
new file mode 100644
index 0000000000..40d4cd1800
--- /dev/null
+++ b/components/hal/esp32h2/include/hal/usb_phy_ll.h
@@ -0,0 +1,34 @@
+/*
+ * SPDX-FileCopyrightText: 2015-2021 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#include "soc/usb_serial_jtag_struct.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/**
+ * @brief Configures the internal PHY for USB_Serial_JTAG
+ *
+ * @param hw Start address of the USB Serial_JTAG registers
+ */
+static inline void usb_phy_ll_int_jtag_enable(usb_serial_jtag_dev_t *hw)
+{
+    // USB_Serial_JTAG use internal PHY
+    hw->conf0.phy_sel = 0;
+    // Disable software control USB D+ D- pullup pulldown (Device FS: dp_pullup = 1)
+    hw->conf0.pad_pull_override = 0;
+    // Enable USB D+ pullup
+    hw->conf0.dp_pullup = 1;
+    // Enable USB pad function
+    hw->conf0.usb_pad_enable = 1;
+}
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/hal/esp32h2/include/rev1/hal/gpio_ll.h b/components/hal/esp32h2/include/rev1/hal/gpio_ll.h
index 64274e845c..bb7376aae5 100644
--- a/components/hal/esp32h2/include/rev1/hal/gpio_ll.h
+++ b/components/hal/esp32h2/include/rev1/hal/gpio_ll.h
@@ -51,6 +51,12 @@ static inline void gpio_ll_pullup_en(gpio_dev_t *hw, uint32_t gpio_num)
   */
 static inline void gpio_ll_pullup_dis(gpio_dev_t *hw, uint32_t gpio_num)
 {
+    // The pull-up value of the USB pins are controlled by the pins’ pull-up value together with USB pull-up value
+    // USB DP pin is default to PU enabled
+    if (gpio_num == USB_DP_GPIO_NUM) {
+        SET_PERI_REG_MASK(USB_SERIAL_JTAG_CONF0_REG, USB_SERIAL_JTAG_PAD_PULL_OVERRIDE);
+        CLEAR_PERI_REG_MASK(USB_SERIAL_JTAG_CONF0_REG, USB_SERIAL_JTAG_DP_PULLUP);
+    }
     REG_CLR_BIT(GPIO_PIN_MUX_REG[gpio_num], FUN_PU);
 }
 
diff --git a/components/hal/esp32h2/include/rev2/hal/gpio_ll.h b/components/hal/esp32h2/include/rev2/hal/gpio_ll.h
index f414512cb4..7975f502a2 100644
--- a/components/hal/esp32h2/include/rev2/hal/gpio_ll.h
+++ b/components/hal/esp32h2/include/rev2/hal/gpio_ll.h
@@ -51,6 +51,12 @@ static inline void gpio_ll_pullup_en(gpio_dev_t *hw, uint32_t gpio_num)
   */
 static inline void gpio_ll_pullup_dis(gpio_dev_t *hw, uint32_t gpio_num)
 {
+    // The pull-up value of the USB pins are controlled by the pins’ pull-up value together with USB pull-up value
+    // USB DP pin is default to PU enabled
+    if (gpio_num == USB_DP_GPIO_NUM) {
+        SET_PERI_REG_MASK(USB_SERIAL_JTAG_CONF0_REG, USB_SERIAL_JTAG_PAD_PULL_OVERRIDE);
+        CLEAR_PERI_REG_MASK(USB_SERIAL_JTAG_CONF0_REG, USB_SERIAL_JTAG_DP_PULLUP);
+    }
     REG_CLR_BIT(GPIO_PIN_MUX_REG[gpio_num], FUN_PU);
 }
 
diff --git a/components/hal/esp32s3/include/hal/gpio_ll.h b/components/hal/esp32s3/include/hal/gpio_ll.h
index e98e0395a3..5fde3624f3 100644
--- a/components/hal/esp32s3/include/hal/gpio_ll.h
+++ b/components/hal/esp32s3/include/hal/gpio_ll.h
@@ -52,6 +52,14 @@ static inline void gpio_ll_pullup_en(gpio_dev_t *hw, uint32_t gpio_num)
   */
 static inline void gpio_ll_pullup_dis(gpio_dev_t *hw, uint32_t gpio_num)
 {
+    // The pull-up value of the USB pins are controlled by the pins’ pull-up value together with USB pull-up value
+    // USB DP pin is default to PU enabled
+    // Note that from esp32s3 ECO1, USB_EXCHG_PINS feature has been supported. If this efuse is burnt, the gpio pin
+    // which should be checked is USB_DM_GPIO_NUM instead.
+    if (gpio_num == USB_DP_GPIO_NUM) {
+        SET_PERI_REG_MASK(USB_SERIAL_JTAG_CONF0_REG, USB_SERIAL_JTAG_PAD_PULL_OVERRIDE);
+        CLEAR_PERI_REG_MASK(USB_SERIAL_JTAG_CONF0_REG, USB_SERIAL_JTAG_DP_PULLUP);
+    }
     REG_CLR_BIT(GPIO_PIN_MUX_REG[gpio_num], FUN_PU);
 }
 
diff --git a/components/hal/esp32s3/include/hal/rtc_io_ll.h b/components/hal/esp32s3/include/hal/rtc_io_ll.h
index ff3a314fd5..3516b791af 100644
--- a/components/hal/esp32s3/include/hal/rtc_io_ll.h
+++ b/components/hal/esp32s3/include/hal/rtc_io_ll.h
@@ -17,6 +17,8 @@
 #include "soc/rtc_io_struct.h"
 #include "hal/rtc_io_types.h"
 #include "hal/gpio_types.h"
+#include "soc/io_mux_reg.h"
+#include "soc/usb_serial_jtag_reg.h"
 
 #ifdef __cplusplus
 extern "C" {
@@ -181,6 +183,14 @@ static inline void rtcio_ll_pullup_enable(int rtcio_num)
  */
 static inline void rtcio_ll_pullup_disable(int rtcio_num)
 {
+    // The pull-up value of the USB pins are controlled by the pins’ pull-up value together with USB pull-up value
+    // USB DP pin is default to PU enabled
+    // Note that from esp32s3 ECO1, USB_EXCHG_PINS feature has been supported. If this efuse is burnt, the gpio pin
+    // which should be checked is USB_DM_GPIO_NUM instead.
+    if (rtcio_num == USB_DP_GPIO_NUM) {
+        SET_PERI_REG_MASK(USB_SERIAL_JTAG_CONF0_REG, USB_SERIAL_JTAG_PAD_PULL_OVERRIDE);
+        CLEAR_PERI_REG_MASK(USB_SERIAL_JTAG_CONF0_REG, USB_SERIAL_JTAG_DP_PULLUP);
+    }
     if (rtc_io_desc[rtcio_num].pullup) {
         CLEAR_PERI_REG_MASK(rtc_io_desc[rtcio_num].reg, rtc_io_desc[rtcio_num].pullup);
     }
diff --git a/components/hal/esp32s3/include/hal/usb_phy_ll.h b/components/hal/esp32s3/include/hal/usb_phy_ll.h
index fc665552d8..acf6eed102 100644
--- a/components/hal/esp32s3/include/hal/usb_phy_ll.h
+++ b/components/hal/esp32s3/include/hal/usb_phy_ll.h
@@ -59,6 +59,8 @@ static inline void usb_phy_ll_int_jtag_enable(usb_serial_jtag_dev_t *hw)
     hw->conf0.phy_sel = 0;
     // Disable software control USB D+ D- pullup pulldown (Device FS: dp_pullup = 1)
     hw->conf0.pad_pull_override = 0;
+    // Enable USB D+ pullup
+    hw->conf0.dp_pullup = 1;
     // Enable USB pad function
     hw->conf0.usb_pad_enable = 1;
     // phy_sel is controlled by the following register value

From d3dd094f7951b1939c8b66e633395302915bdfd9 Mon Sep 17 00:00:00 2001
From: Ondrej Kosta <ondrej.kosta@espressif.com>
Date: Tue, 16 Aug 2022 09:21:01 +0200
Subject: [PATCH 163/665] ci iperf: fixed condition for waiting to iperf server
 is up in DUT

---
 tools/ci/python_packages/idf_iperf_test_util/IperfUtility.py | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/tools/ci/python_packages/idf_iperf_test_util/IperfUtility.py b/tools/ci/python_packages/idf_iperf_test_util/IperfUtility.py
index 6bc55460a1..e350c9c57c 100644
--- a/tools/ci/python_packages/idf_iperf_test_util/IperfUtility.py
+++ b/tools/ci/python_packages/idf_iperf_test_util/IperfUtility.py
@@ -335,7 +335,7 @@ class IperfTestUtility(object):
                     self.dut.write('iperf -s -i 1 -t {}'.format(TEST_TIME))
                     # wait until DUT TCP server created
                     try:
-                        self.dut.expect('iperf tcp server create successfully', timeout=1)
+                        self.dut.expect('iperf: Socket created', timeout=5)
                     except DUT.ExpectTimeout:
                         # compatible with old iperf example binary
                         Utility.console_log('create iperf tcp server fail')
@@ -355,7 +355,7 @@ class IperfTestUtility(object):
                     self.dut.write('iperf -s -u -i 1 -t {}'.format(TEST_TIME))
                     # wait until DUT TCP server created
                     try:
-                        self.dut.expect('iperf udp server create successfully', timeout=1)
+                        self.dut.expect('iperf: Socket bound', timeout=5)
                     except DUT.ExpectTimeout:
                         # compatible with old iperf example binary
                         Utility.console_log('create iperf udp server fail')

From 56bab744b3eec4e171823282ed001b02ff60c6af Mon Sep 17 00:00:00 2001
From: aleks <aleks@espressif.com>
Date: Fri, 19 Aug 2022 06:34:21 +0200
Subject: [PATCH 164/665] modbus: update protocol migration guide

---
 .../release-5.x/protocols.rst                 | 33 ++++++++++++++++++-
 1 file changed, 32 insertions(+), 1 deletion(-)

diff --git a/docs/en/migration-guides/release-5.x/protocols.rst b/docs/en/migration-guides/release-5.x/protocols.rst
index 5e58514beb..30158dad67 100644
--- a/docs/en/migration-guides/release-5.x/protocols.rst
+++ b/docs/en/migration-guides/release-5.x/protocols.rst
@@ -170,4 +170,35 @@ Most common configurations are listed below:
 
 - Broker address now is set in :cpp:member:`esp_mqtt_client_config_t::broker::address::uri`
 - Security related to broker verification in :cpp:member:`esp_mqtt_client_config_t::broker::verification`
-- Client username is set in :cpp:member:`esp_mqtt_client_config_t::credentials::username`   
+- Client username is set in :cpp:member:`esp_mqtt_client_config_t::credentials::username`
+
+
+ESP-Modbus
+----------
+
+Breaking Changes (Summary)
+~~~~~~~~~~~~~~~~~~~~~~~~~~
+
+The ESP-IDF component ``freemodbus`` has been removed from ESP-IDF and will be supported as a separate component. Additional information for the ``ESP-Modbus`` component can be found in the separate repository:
+
+* `ESP-Modbus component on GitHub <https://www.github.com/espressif/esp-modbus>`__
+
+The ``main`` component folder of the new application shall include the component manager manifest file ``idf_component.yml`` as in example below:
+
+.. highlight:: none
+
+::
+
+  dependencies:
+    espressif/esp-modbus:
+      version: "^1.0"
+
+The ``esp-modbus`` component can be found in `component manager registry <https://components.espressif.com/component/espressif/esp-modbus>`__. Refer to `component manager documentation <https://docs.espressif.com/projects/esp-idf/en/latest/esp32/api-guides/tools/idf-component-manager.html>`__ for more information on how to set up the component manager.
+
+Applications targeting v4.x releases of ESP-IDF which use the new ``esp-modbus`` component should exclude the legacy ``freemodbus`` component from the build. This can be achieved using the below statement in project ``CMakeLists.txt``:
+
+.. highlight:: none
+
+::
+
+  set(EXCLUDE_COMPONENTS freemodbus)
\ No newline at end of file

From 9b0587438880691f4062c3eaf6d948b3f006a055 Mon Sep 17 00:00:00 2001
From: Aditya Patwardhan <aditya.patwardhan@espressif.com>
Date: Thu, 11 Aug 2022 10:12:56 +0530
Subject: [PATCH 165/665] wifi_provisioning: Update API documentation to
 highlight argument validity while providing sec_params argument.

---
 components/protocomm/include/common/protocomm.h                | 2 ++
 .../wifi_provisioning/include/wifi_provisioning/manager.h      | 2 ++
 examples/provisioning/wifi_prov_mgr/main/app_main.c            | 3 +++
 3 files changed, 7 insertions(+)

diff --git a/components/protocomm/include/common/protocomm.h b/components/protocomm/include/common/protocomm.h
index e2704a3364..5056f78771 100644
--- a/components/protocomm/include/common/protocomm.h
+++ b/components/protocomm/include/common/protocomm.h
@@ -192,6 +192,8 @@ esp_err_t protocomm_req_handle(protocomm_t *pc, const char *ep_name, uint32_t se
  *                          For protocomm security version 1 and 2
  *                          sec_params should contain pointer to struct of type
  *                          protocomm_security1_params_t and protocmm_security2_params_t respectively.
+ *                          The contents of this pointer must be valid till the security session
+ *                          has been running and is not closed.
  * @return
  *  - ESP_OK : Success
  *  - ESP_FAIL : Error adding endpoint / Endpoint with this name already exists
diff --git a/components/wifi_provisioning/include/wifi_provisioning/manager.h b/components/wifi_provisioning/include/wifi_provisioning/manager.h
index e65ef3ea70..a1ead0d4dc 100644
--- a/components/wifi_provisioning/include/wifi_provisioning/manager.h
+++ b/components/wifi_provisioning/include/wifi_provisioning/manager.h
@@ -301,6 +301,8 @@ esp_err_t wifi_prov_mgr_is_provisioned(bool *provisioned);
  *                          This pointer should hold the struct of type
  *                          wifi_prov_security1_params_t for protocomm security 1
  *                          and wifi_prov_security2_params_t for protocomm security 2 respectively.
+ *                          This pointer and its contents should be valid till the provisioning service is
+ *                          running and has not been stopped or de-inited.
  * @param[in] service_name  Unique name of the service. This translates to:
  *                              - Wi-Fi SSID when provisioning mode is softAP
  *                              - Device name when provisioning mode is BLE
diff --git a/examples/provisioning/wifi_prov_mgr/main/app_main.c b/examples/provisioning/wifi_prov_mgr/main/app_main.c
index e786a7f01e..9f17dfe1b2 100644
--- a/examples/provisioning/wifi_prov_mgr/main/app_main.c
+++ b/examples/provisioning/wifi_prov_mgr/main/app_main.c
@@ -336,6 +336,9 @@ void app_main(void)
          *      - NULL if not used
          */
         const char *pop = "abcd1234";
+        /* If the pop is allocated dynamically, then it should be valid till the provisioning process is running.
+         * it can be only freed when the WIFI_PROV_END event is triggered */
+
         /* This is the structure for passing security parameters
          * for the protocomm security 1.
          * This does not need not be static i.e. could be dynamically allocated

From f5894c7562fa1210d16842049b06a0b913264aae Mon Sep 17 00:00:00 2001
From: Chen Yudong <chenyudong@espressif.com>
Date: Thu, 18 Aug 2022 15:34:04 +0800
Subject: [PATCH 166/665] CI: modify timeout of
 advanced_https_ota_example_bluedroid_gatts

---
 .../ota/advanced_https_ota/pytest_advanced_ota.py    | 12 ++++++------
 .../pre_encrypted_ota/pytest_pre_encrypted_ota.py    |  2 +-
 2 files changed, 7 insertions(+), 7 deletions(-)

diff --git a/examples/system/ota/advanced_https_ota/pytest_advanced_ota.py b/examples/system/ota/advanced_https_ota/pytest_advanced_ota.py
index aa68a1bc03..a0970c2449 100644
--- a/examples/system/ota/advanced_https_ota/pytest_advanced_ota.py
+++ b/examples/system/ota/advanced_https_ota/pytest_advanced_ota.py
@@ -129,7 +129,7 @@ def test_examples_protocol_advanced_https_ota_example(dut: Dut) -> None:
 
             print('writing to device: {}'.format('https://' + host_ip + ':' + str(server_port) + '/' + bin_name))
             dut.write('https://' + host_ip + ':' + str(server_port) + '/' + bin_name)
-            dut.expect('upgrade successful. Rebooting ...', timeout=60)
+            dut.expect('upgrade successful. Rebooting ...', timeout=150)
     finally:
         thread1.terminate()
 
@@ -383,7 +383,7 @@ def test_examples_protocol_advanced_https_ota_example_chunked(dut: Dut) -> None:
         dut.expect('Starting Advanced OTA example', timeout=30)
         print('writing to device: {}'.format('https://' + host_ip + ':8070/' + bin_name))
         dut.write('https://' + host_ip + ':8070/' + bin_name)
-        dut.expect('upgrade successful. Rebooting ...', timeout=60)
+        dut.expect('upgrade successful. Rebooting ...', timeout=150)
         # after reboot
         dut.expect('Loaded app from partition at offset', timeout=30)
         dut.expect('OTA example app_main start', timeout=10)
@@ -437,7 +437,7 @@ def test_examples_protocol_advanced_https_ota_example_redirect_url(dut: Dut) ->
     try:
         print('writing to device: {}'.format('https://' + host_ip + ':' + str(redirection_server_port) + '/' + bin_name))
         dut.write('https://' + host_ip + ':' + str(redirection_server_port) + '/' + bin_name)
-        dut.expect('upgrade successful. Rebooting ...', timeout=60)
+        dut.expect('upgrade successful. Rebooting ...', timeout=150)
         # after reboot
         dut.expect('Loaded app from partition at offset', timeout=30)
         dut.expect('OTA example app_main start', timeout=10)
@@ -612,7 +612,7 @@ def test_examples_protocol_advanced_https_ota_example_nimble_gatts(dut: Dut) ->
         print('Started GAP advertising.')
 
         dut.write('https://' + host_ip + ':' + str(server_port) + '/' + bin_name)
-        dut.expect('upgrade successful. Rebooting ...', timeout=60)
+        dut.expect('upgrade successful. Rebooting ...', timeout=150)
         # after reboot
         dut.expect('Loaded app from partition at offset', timeout=30)
         dut.expect('OTA example app_main start', timeout=10)
@@ -665,7 +665,7 @@ def test_examples_protocol_advanced_https_ota_example_bluedroid_gatts(dut: Dut)
         print('Started GAP advertising.')
 
         dut.write('https://' + host_ip + ':' + str(server_port) + '/' + bin_name)
-        dut.expect('upgrade successful. Rebooting ...', timeout=60)
+        dut.expect('upgrade successful. Rebooting ...', timeout=150)
         # after reboot
         dut.expect('Loaded app from partition at offset', timeout=30)
         dut.expect('OTA example app_main start', timeout=10)
@@ -716,7 +716,7 @@ def test_examples_protocol_advanced_https_ota_example_openssl_aligned_bin(dut: D
         dut.expect('Starting Advanced OTA example', timeout=30)
         print('writing to device: {}'.format('https://' + host_ip + ':8070/' + aligned_bin_name))
         dut.write('https://' + host_ip + ':8070/' + aligned_bin_name)
-        dut.expect('upgrade successful. Rebooting ...', timeout=60)
+        dut.expect('upgrade successful. Rebooting ...', timeout=150)
         # after reboot
         dut.expect('Loaded app from partition at offset', timeout=30)
         dut.expect('OTA example app_main start', timeout=10)
diff --git a/examples/system/ota/pre_encrypted_ota/pytest_pre_encrypted_ota.py b/examples/system/ota/pre_encrypted_ota/pytest_pre_encrypted_ota.py
index b9f2f056c4..58286eefbf 100644
--- a/examples/system/ota/pre_encrypted_ota/pytest_pre_encrypted_ota.py
+++ b/examples/system/ota/pre_encrypted_ota/pytest_pre_encrypted_ota.py
@@ -77,7 +77,7 @@ def test_examples_protocol_pre_encrypted_ota_example(dut: Dut) -> None:
         dut.write('https://' + host_ip + ':' + str(server_port) + '/' + enc_bin_name)
         dut.expect('Magic Verified', timeout=30)
         dut.expect('Reading RSA private key', timeout=30)
-        dut.expect('upgrade successful. Rebooting', timeout=30)
+        dut.expect('upgrade successful. Rebooting', timeout=60)
         # after reboot
         dut.expect('Loaded app from partition at offset', timeout=30)
     finally:

From 830588020e8f9df4652497d412ac15f85cce0948 Mon Sep 17 00:00:00 2001
From: Linda <zhangxiaoyan@espressif.com>
Date: Wed, 17 Aug 2022 18:38:18 +0800
Subject: [PATCH 167/665] docs:update user guide of esp32-pico-kit

---
 docs/_static/esp32-pico-kit-v4-pinout.png     | Bin 0 -> 1031686 bytes
 .../esp32/get-started-pico-kit.rst            |   8 ++++++++
 .../esp32/get-started-pico-kit.rst            |   8 ++++++++
 3 files changed, 16 insertions(+)
 create mode 100644 docs/_static/esp32-pico-kit-v4-pinout.png

diff --git a/docs/_static/esp32-pico-kit-v4-pinout.png b/docs/_static/esp32-pico-kit-v4-pinout.png
new file mode 100644
index 0000000000000000000000000000000000000000..810c08ea9e2c8d585d9e825ae7ca2b190376aaae
GIT binary patch
literal 1031686
zcmeAS@N?(olHy`uVBq!ia0y~yU~^<(U`ga)Vqjp9I=r=nfq{V~-O<;Pfnj4m_n$;o
z1_qwIOlRi+PiJR^fTH}g%$!sP29M6E;p`E?C&lJPPns~{0uzS^=U(L?W)IGVtP|o`
zq!l?;rbq}kb?w#B+EFHWv};|L#<r<xj2pGPliqi;il)Y1Ioft=_JoFYzfXNX_x<eN
z`g3!B`tLN}`JG|G&qnQuPZmZoJn80M!ujxEk74FZo=d?FEGiCc=N#HkPxg!`EWF5Y
z>cQXlpWd-Kh<smtj%!{0x&Pr8A9APIFia>ENdJ_&r>0{z;{o#zDwmiTI=J>eox;?~
zbiOenoQt`oVk=X+_D4O|b0LowGn;vG=5**YFK~NWwDcxJ#+~LWH${EvPZ>3BH$u;d
zcQRfmX|iZgfAUE&?8v(*^X)wwPb+R~{wCCsXwxwBr)>JS`#+4^f9$;TMsdxVY=<jO
zE=Hbm<+uJv&ib$Wv+|Rpyjej&>!l7B*MA$@wil_pY8r?>$}3FsS+nSxK)t}nsio`;
zOF5njp7g4|GDAK2@Gr*Nj@X}fCTMi@D)I?GKkBmj%go3{27E^fwl4^FWu2qa!K)Cb
zGNDy%Rn9gKb=4I$3%5oFnRzd@KR%W3N9d0#h4a2?D}UVQV3iTIUlyq1<JCHYX=CU@
z4OO-z-j3Lmot=SNvjbh7%FZn44Vkx~<386TmPQMkh?D)IX`Y9LLcXc~+;p&Jqpp*n
zx?3y17{_F#DPIrzecZwP@o>zB(@ciil@r_*q=ju~aK{S>tvVxHttX(azN*5`gR4n+
zN_JtFioRcJe>BIZL!wpO9kwa0ovXH1cro6Y<5g$l9V9S)NsqApsfTXIG#?+F-kfoO
zO|gOTNkK}JrviJ&tzEBoJ=A~dBk_Pq^8_1Hh11ko2Sryh8z)uxvba9r?_hB-+oD&I
z5XQi@@ZaePVU?w9k<6Q0nYD`!26udR6gknn|0(n8BhL4N4hXLh{Cn71oKLRDoS*OL
zpZ(YQv-W331PHIabb{U1$b?<DbKwzzBo@P-jDG2dj63Azc-K1??0D#NC*7bw|69xQ
zma;?2hf1B;AAWPWX!DXku#Zi4g1t{@_nG(Ejkg{A{B0z@x4)SndHr~AgYi4YzZ*U{
zytpZxb#v7Y(a^*{2mWs7*;g&4WxYvTQk7qsed61?n3WF~JhVKrXvNp>UjvWLvJA=p
zcHvC_znk|%=kvc0w2w;a-r#&A@(oLwoORb#Mz(7$SCiM?Fl3dx73<Gdc74J2md1)A
z#r_xa|JdfQSv1M$de(Kl>*r7HWIA|->FB{^|4BZRyEe75@`%+~b4bV-o<G|8@Y$<p
zYz>cM7ytQPC2jwK&+$w2{+G}G^EK25*Vq4_n7`|U8UtU&;m7ws_@*Ccafp^}DCV`<
zxg}ubVNr3WKhrO?sGk*>!Q`F5{<)Aj?f^eaV}Jl>lB19Zvv9%}ryb{)CUDJQeAbi{
zz%{MeG{N=;&$h<c1bqvRR|f(MnC38wA51Nfz0<mTx$qtq+Xu2QoCR81E(lm9b<9w_
z)}j2U&0r#fib$uM&;%0|=96wmI%H-xo^kh@IQ2wTigr+|jDyq!;S-fhWOw%3xa^u>
zenMTudF2YdtfpHFlmpaGIW4}RQerc!*Uzo{0_%&QEi!9ezAxDNg7b?~mF!!G_(gjq
z4qP#;JtI?mY=(q%_t8rmb$q(c9`f2?v_@$4L8*tu`?^XK?%r^p({Z_w?Hx~f0n5Ce
z&mT_y(5d0vCwIT~`lIC^R{wC`!~WlEfnX13A4@z_yFuFo-x*FCYEuNu1o(vg4sX8V
zS>diC^tE%FOMZpe<qpduFOR4m={-_=BrVDMqv6KsE=rP<WIX>Zi4d9|;-ICrR{5=>
z>BMyttUTqfT)BGY%AG5Ru3Wl$B<u5)Q&-AX%ZBe>^v!2&{~FhAYQHBXpRD<0^2z8^
zS&{Njp`DZOxL;g$Bj}H&=M<S!F<zES+lpot^?wSBjlJu1*WETQc8Q()-k93`zbwDD
zzmi{R6~eAH+p14%x!%%uOU#1vgYRF;Fp-WD(48CR5bd>k(cC4r3u-Sc$lj4rVDdw1
zv#FLzmg%~TJ(pCnqp~-dsAq^}PRo?Lv}ei9wXWATT};X@+?tjdnqiu8_sXlQ%d-2g
z^j$r7J#Nw7=-+$370XWQ>-Af~7oXmE&TQ^vtNxb~cPE`&_W8x<m$zRoe>r!TOKfy(
zUtV9{%6D;h&F;$C%G&bp71_J8O0??u7ppIZwbHeHb@Toi{cZkb{>7fxSn`;Zn#8t>
zh_f5C58spKG3PK6keDLz#&}2Ghm#W$C9-B@?>MyK+=qRFc~25V@=cCrOum@8_}#-@
zhyS*HZkx_yZ}F$kFzZdioCKS@6|)Oh7q0JI>A9oxNXp!ko|E%}YcDHYmbrX&*>T_9
zXI`W+rYUW{n&z9PFHyxKrraNR&f@3`Lvyo!gXy#LP4kW4Z{D!gW7~}MjprZjQ$0E<
zb7tz!Tbqt<I)3U*)|RV0tFu;HUrWhew)H~Q+OLtXzng6{TWQ9f`zmMNZK)eYIo&y{
zbKl>*_=f4N+U?L=v76Oz8NV%lYkn)f%t6*hwuMiWZ@NsNyT1Fx$8N{V)SD*vPrkA8
z(#vJWS7$zrc@gvW&jr`}s<%?-dCxt)S};uclKUEo!m=ab;r`ccuD@MZ?*6K$N5(Qg
z<?#vgJia`e?OfZl-<f<j_<r-<*LUk}Wo%jGX4~XdUb1zs*87t4@z0~DZ&kmp`uOV8
zwom6i+<Q<vdFAPzWWB_BpA~<w{66!|^3~^y*H3Rh@O{Di`E}>&cGm6wJFkC}tg6J;
z+AGQR-1Y1JhyCwkaC2}wFs-4_;j=?tLh6IX3a1t7F7z!(*QpNU%jSO_x*>am$&Z2$
z)!X!|)plF5aC7o&a%OU0<@Du?mH(x1MoGtdjnx|UJH|Ct6~!!yN?J*-M|}G@+mEk&
z^u?vh{alZYsB5oRPn7&uja!OQQg<z+WMwU@uD+-?yk_`l#;yo~)19%R)%NGi@`~<E
ztVpVfsd4>txn&}!vCuiSOTy}E@BC_}i_F=g^D=K!>?WI?s;<VVF<zmkeqWhzW$H@V
zWVfD~md}!A1<uk~Yd3ewyh;0%_m=0pxM7-XeY~<yTdq8L&)Xj>AD{O(m^H!t;SHCw
zop(ChjW{G%O71qcD^A`y_0ByXzh`Y{<m6^=pZ0x{{E_&x?}dJFhjGnI{h7Y@Ox3)%
z^Y?1)_Lk7l5iaY#vFPif>z0C+vy1ONKlbe1nYZV?&)%NCe%kzr_Z6-QKJW7PHJWQu
z8npXJV35ws8E>pB&pwgMoKn)xGqHF2Rq+>x`hSJ(ocl-p=ix&Qhq?~&2L~;anYGF`
z)MjhxtixN5UY;k~D*D$*cK*59_lyqL9J?dQpS~$AZ*J?EQ**8w-7fmpbaQU;q33UA
zdC#0}{e64oy3b+ferMOc`g4p`jr*BS#h>6G{#TDm9li8uHuqn#yto#9A>FL#H~T8?
zK3cE(XA<|)bxTv1&Y%8aTFj5iC+DBqf7d@7b!*$1?3>G;9(nrcsd*U7x*J=As#7nX
zI=<R%{i@ir5wV+otv40EK1ctv#_c`RHihlmw%BIZp1QeLcRhV=w_beR{y4#yjrq+V
z+m1@#%YTx;XOm_|@Y%G<XP3^l&lSwwxz)5LJ9nvX>P@pp+YaUWZ(p8c|C{^s^i{HM
z)?Vc`H#P6w+^C&+eWlj>RjckE+dVyW@zqbS*4aM(7IRN})AoJGcBZ|y`&+y8_rbcK
z|HRpi`0iLplx}z`@Hyb@`fL01EPU)^g1WExt$w>w_*&_e<yW_xyO?b;`DH3+_oyi4
zdEn>8qQ}4V>00|)?t4&C9~>B*zj?{d-!9)ekLwCYzndph{OQ)pAHliH7yHe(7A|}C
zB=XwLWySxV_s#omd%vKua^bs0*N@%`JAdu){>p!4JI=0N`)$(qrN2(wO_#pyzEys|
zP{q?DS0}7aUst#;c8^@~-oI|2dZW#c-+i;==>D&N%I>|rUe5LY%iX!f{RQiv?7Q}N
z6Z<iKt@`c%YvbF)k8f;O<d2qDwcGW3#`hmjg>OziKbL#nrFqkAjjO}H-g*1;;<^p%
zPU|1r_o7C#^5*r}KkeV-rQ>ey{q^<y0{iIdV_!=4P22abe)E&H4{y({ul#fMlJxc8
z4`ToA-uGQqp2z;puM>YNz6HNpo?aVlH`#7_{l@>7ewe;`z4zare|4PUr(}PK9C+Zc
zc@sm$W?_aXDTb08+XIhjRUc$@obvZI1Ji#_?cYZkKQb*~tJ{CP{P6nOvl-sp=ew<c
zVm)W|RSPKwPdkRva(OAOiK#nxYwldJ!C%ql#rt~hYO_mP4EuE6zkk2_&HMkGc-gqC
zkEd<i#2(5a_>CvpX@API^rm{{Q~$o~mZ{&v?8+kd;P~(T48B_@+>$I*tz}?fP)PO&
z@?~JCQe$9fXklRZ#lXPO@PdJ%)PRBERRRNp)eHs(@q#(K0&N%=7&r?&B8wRq)Z;;z
zQMPSY76XF<gQtsQNX48tcgttUT%D@%p*sKRs&%g{7OH2tMRK$-DKs%iGIw9EaAj*h
zdgEAI=@E;AzizHM{BB>Y^kW8z=Dl^t7;|{|vU3a+nmC-8STv4LR4e0~`na~<<XV%7
z@>vgMlMT<mfBg9J^}2ncyLK=8b!F%C1TRfcSBe1w61bGztC=BeFloWjk;n*Ufry5c
zd`S@?1_URpYL*a#FhS&uR|;*cAO-|4vl`V34vEoV0tW*F1H+(963PAF*kBH<xZRZ_
z&B{1U<;<b;{tO2a8z*x>r5a9t|G)3=VcY&SJNM)**s#qmj$6p+`mBeOb>GTf-h5nl
zTKf6!qrvXg(u@rGsxyMBwrq!Gn*+DKQY@|SSMsJ#J`pdj*sjnL;1Jj%;AG=mp=M%J
z`ElmP$>OV@&pp0ul6!eJBSSu?z+qU9H2C?avF2_0YOVTR+_U+dlz3xZbj~a~@Oh0u
z<|40JdDkOCPakbk{k-l^LfNk~i}#*nXwc+EWKgv;G2cIZsQ;&ZKBd*txb<c1pF47y
z|7?7|y_FXG^{?-^T-fzBm*rzU=kD@%-l^-CYiz>QWcXF{S%_4k&y^c9kEhyI%HE!0
zr?s1zVa6{+)=ns?o)>*sqv-d><9q%&ZjY<}x%<9ieWlV>GkcjAn_o_7nU(t{@4=kD
z?t7~G5d~*FPrGVvJ0I}%xV--Ty4l;)r}rwm2=E5_B(0Q9&~$yv<-~GPOzHN@^LHlL
z{Fmi;Y+k6($dJ#A6b4<t7W+T@cYeFU;-z^%W3oPe>}8+3R{FPHwQPG}h>qeJ<raaj
z2FouU=*T#d8olP>oZ}mE)8`9Yf1Z14<??;|WEFXvPtE_gyXtoTA*(|<9)E>Ak7%XZ
z`U!ZN2k!M*%)#nn`FE~v{JzG(tBW^XXK2vOzHj3XjdO+t{~oPAn*X1xHRs6n4d0?H
zGOw>npSR<cR*c@m8C?=`7a0WQ1Q`{jE^#QgRQUC9Itjes|DXE8d;Z<6k78%b?>N5o
z?6K2^hnL;koOG-9`>}AH<&M0HA|a(S70!4Eu57TF#wKz)_t~oH=CS2-Lr=)Btz~EM
z@tx2PD?=af{>dtR@OM5>m-9r0CHeoN(mo2c1U$XD_2>C}E*^ZYf=(QXO$Kf}?KSL*
zJyTgqb4A!X+Bzn0Pzc`Kl_9XP#Utw1UwO~CGDWeLy{k3WR3|=|{a;X8LhYkP*y4$e
ziIIvj%{#1AH@U6dHPP$*&aZr#QRgpOaWFKjWJ9E(f9$=B!tLu9Z^;rC3-*oQq4e+j
za}&Asw!5_cpTECo$9xW<UZy9%1)X@*FKW01He|F2xOFJC2&gBwtjt&T`J!>*kyH_@
zn&9Pizn5QmdHUo1tk}w_UJqyAFEPun&n$S}R5mlvVsVZ)n=4N@>%O#`e%s#ukiWBT
z%U1b|e@%Ujr=PBzXTC6eY0%1N&z>>s2(&%CaA87fWT1#^;1Po}E4mGNgxeAYSf&Iy
z%}6o2c<tJ@^G1Opxwp1-26Y+AWzX5zvFOINYsWtSVVw5z^=o6_$w6I)i8C&yXTO!V
zN{HOHbgAp*Eu6Xii4s3+>i)RT7HBf;JN}s6?v|s#6tAUKd*#|5{xEk7oO15mxn{kv
zl_6ZMOim}h|J~SEFVWUA;TT(c;)%kT{QUR-xStp8%-ZUu$$QwKOUcP2J3HH|c7Yw+
zwA9|79-l9tCHs$WzWJsl?$a~|LmgPs`oFmB|9r0d|3yo+ZdESdTJyARZ~yE5b#g!L
z?;k4StMt3e{W$aFcN@Qin7hv{r&TG6rDV;T64W)pQ}CdNuh*5sR|-AdbVXM=9#NS-
z*YfS<`4eyb7hATl<nrJB8~2sBKdYV+HA7`X5I3)vz@ar>wUe`FU;X*`_6(PrOXZV;
zem!XB|MzYC{@R~U!%ckGUVSB8_4A~<{@$<GqTOq=&d;;G|My+_{JLL~P8*(A)(Lnl
zdQtgr1^4vROP@VUJOA0p*SF)+&(F{A7oFDqt@F6@-lL=4k<+}>FFg&abh`bLz0PW?
z)z2rB?f*RFKR?4T`AVwZz8{lH_4i)6a_7kBrgg6u>ltUgXb{+xaIo<G{{!szHrD)X
zG;a?2_2Y5>{}<=1x98p!GyU}AnEUnDCX3$xKkz$$*UM#r;t~=PJN|x?&%3dqE<FA|
zW8dc$)AVd#Zo8c){W|h`Y5mXB@pivnBsV)Zuiy9S)tj4}U+p@#@y-fvV;)bn$v<o6
zJ^$&oRLSeospE2|Q;dG=lwI~UzgzqLuEfK0>-=J`=idHzMBT3N?bhpkR?j}4x39ln
z`+e_^N8PPS6BUKKW6#Yo{d}+b-OLN#_k?aV>%&Ut2ledR!?f>~%5QDo@vU!}e$4k@
z%bnJ@DA}9%x=l5Gl<2xP{L>L0L#I6rfdYXk?o))OCEvdNs82HN)V#dSj7}VtJGIm_
z<ocgp-;)qi?)*9Q{cF4TGA#m!D&DzH7n|(6HUF;M)YBbqR~F^WauM~al{WND&v<=q
z{h#AK(fj&Nri2xLvw5!_|MS$U(A8OAs{~jUX%yT!QYZV^&`RCz$Ajkif1apUS5;|U
z?OL{~N#Vt=b4F((9(zxk;-S{w-gZdAfM;>k+P+;gbWYEE{`%`Lm+iueDYw4~``dgx
z)U6*^eb!Vwrr_W|?uvP*Ic<)AeCicBZAl=zr1sy`!)?6t|KEA8xA)7X^L5`g%a~Wy
z9RL1DzwTxC`aPdcP1B9Ob?eqKudh;57inD0x>|ZSaQ@!^|9;nhXqJCcWa%1c5-Ker
zk&%}t_5T68N7n7V)!)VU|2S%zeeFY&Lg%GDm7le)dc|C>ssAD&dAxAl>!)r-Gne_;
z$hjxWY*gUjR6LooDQ2a|A`Olt0hZtT&noX--~X@I{@+LbM2R$`nHpV3uAe<D%m2yj
z?Hf+RHJ*!K|GID?U|~SPKQ|HAdCx27iMtxk^x3v$%aO+)H=ZjAo}4J5tgKx9>$mRZ
zoHrpNt}@39WyJfB&z?1F*6i8e&zIPmOiShE<9k+Q8GGIK{OS-bj)l9{egF0?Yt^lL
z_wL=gwMygEk~Q3K&KvaDR(}i8np(BDPe4nodt-#oJP(1M%P&imCZ0&!tYbYhoyRM4
zWsIDRgoX&$RIjCBt1IWN&&*Pqm=I|;(`V}zll0AziB0O+;L@SM;?(wgl981yumA0@
zZR>dSdOnxf+3)|KGH(p{kp1hyxw$J97TxjN79f6Cz*WXc?<+g!YzIfvQ*SRC8a;{#
zjmXn*&^g94iRs9Vtz~VCop<k9Ut5~;_4C>IUp9iQEdkGDPv70P<>$xxgUebq7Fjt7
zx>`6aITX-!ZOy7b*Yktq_vHwcf41I!=hL6h*(t7)l5&bXnLd|iU*M22KlNtMRPFG(
zZ@*p}&+N&ZwK7FW(Zs@HMOKtZujRf~tA57laX6p<%%R9WBkWk=n)mGMUZ-tdyR&9q
zYDA!jM4P4vm#*&G!-t)_7I{ok=}Ho4`B`(W^lpe&uJyK6X0LbMyLhwmaj*HZpq0kw
zERyF>JZ#XT*|qL<mri?PhvBj*QPX7mv!`a63id0v*qrZHlDg<2!s67CIBRA}mCE$T
zm3CZ*tKaPuPyW=ZUsHEQ_y51O_7yJ{wuhRkc}_}{Xj14}^q_K{0>{y$iQ+9jR=Kyo
ztyq6_M#|>My9VFtU(HOPxAW<=Xr9A8i%yvMx(435wMlrEx5c&DL2JX-|9jzHdp|!r
z+nlFaV9x31B9W3ZGFh3DwO+{*ZEcBLwrum5WMX1*<;oqCR}c2RU%9HyaGJ}-Qrl^%
zZht3!-TS`weSiHQX2qU`(oelq*JUnl+r^hqRKMF-HotxEuK)jj|NiyMYiW?uL<bJe
zMNf9-N%+0t<vTRtxkX!I&h5B;e`J@>Df(m)AE6;Kuj<vxq>WQf_fGLT>XY_`f6Kb-
z!Y7xgcozC*=jF{ato_w9)A+dM<ey7R_1D(D+v%32t<SMF%XF&O%eI3CJf}B&t%?mz
zPL#-;wJLMg``;fcYQDX>`S$JGUS^}feed&cZUW`(tyQ(<@$p(y*M(>=Qs~=Nur$c-
z=ab2yp|RU?X6l@7->^>Bx-94RwzXmF_kMZgJ!_fgrkt5+%5it^+z|<$5*}Z>b;9{{
zqnQ(9-nFQDPt%Ds%D%Ry(~oI>jQy{RvQNECd7NEVs(3ajNF9?F%CqcCjtmoVJ-tax
zKTf9mXvMtwrrFmbzN>x<)SF&k_WkbDpvbTkM}eC2&Kw(cqSs$fHoR)^#RrsUH|bQb
zd%mmh@ecXlH{7kQtkiZXPr0;j-#*{jW@}@2Z;M)cZl>|^O=})LOborsaj;8?-|qLE
z=R0F#@Af5I_g%hv*LLsr?=zD7GP9)q_SpFStf~9@>gw)azj$KTU(MS0e08DjOb>xJ
z9v;5D`}^(|#!gF&ii*~Hddl$lnf%;b%b!mspImaU(mKWd=lb~->vo%8{j+4UpVj9x
z#{9V}rfP@VeLA6hbKAD8rI#+<YBDq{dHnZ%{r}g&eXFm&db|C8pMX+}NVjX?lwHe9
zr*^5TiW&1Xr$#t!$ei`j#cBQZW`mT-Z?*6DCf&O4HUHn6bo<+z)6Yl9+w^QqoH1(|
zYob8gLaFYlr=M0RH45DNZzJ5TnS8g#*!T6JZas^-gCE<=WI#oTL8-;kNndYhz3Mx1
zuQIXh+M?QdXSbB3o_m}1r~21@xi70t|1O<=c)D5S`SqVZ^L))-vQl{kPl1tG#hTd*
zg%o8L2`oIYJh8(=BH@&x&P)Ek+qY*Mlz#TzSi<eJqV`<jxwro<OYTlTTqL)VN6liB
zvka)o*Ym0VuJbut)r*B6F1bG5SoQUle9imco1dS%xuLGMynOo_jb({D-W_?x`*yxh
zO5`<O^E(2;B7Kit0!w7lA0P9b9#eEO{@<VHedqX2OWC>|{yay4L+5l`V#NCEYYm+&
ztG901a${SshANA>SBB@L5RE6%(VIb$`TDor@xrxhZyxh;o0h6`IwZ98?C0!?dA~nR
z-~Z?O{(qq&?*D7s1y+TvUK!FQpwz{5EMj76OTfyIpwLi}RyRfU!v-?P4P66+L+|qo
zeLV8uz=65t|1y4lGWNH4*iy?@^RQKX-|xB6KBu$tGV{_Ry)qXoOi7KlIj`;2ljtFG
zabw^9WtrP@T@UV?sCm55?#IE^DUnJoGtF|NHb%%u$vv~|lTBWCe??9GmmLT7>wcb&
z+M0FK?0n&@WpD3ne0=x${@(}fZ7r(Ly>VJ-@yfem-r*S%ZR;{W-YiaAywUhNU)I@K
zrrYmT-R4xEw;}WKv2T5S3Lm_meu}U^dAz7$`w!i>Zv_s&l9w>>4Zga?plj9DRT>;3
zidGXPw{a-W6W4HZlyD1tQn`4!=DWoaI-mx@Z1enguU^%Bz4~=o=G?MdE18*@7wg^W
zaM{t9{K9QvK*ZiEQ`d}-kB%Of-@jn@>fZ+*GTbiXYF+f$Lg)C)wnmM$SF_p@6P#ul
z`N|yMwJv=9bwRhKK`XazEq%Q$_x1Jl<uc2cZ!f>Mr?Oj2Z^|(b_Pg$D!=ksodU<?)
z#U9PcjvR(O+FgsDSIeAcJNSZgvbt{UuP4F&l5HDvZ*N<wt{=N6<D-SM^wy}iKc8R!
z^U}ZGOHFu^j=8C+W|vY&l0@6I)Z`wEdHsu4?B6f1xFl<qhS$oJO%Xc(-hJO6p7L{&
zx1MDe>#JA00yU=_D)J~!S=149*~C58NY4MyyYl^)P1Y`5`t!N{|D!#Um(N>1pVJ)1
z`^6?dCB;R^^?D)8ync<TE(gCd-QH$+Y+CAcZ`JFi+D|vBc#0^tDJG|G>1z$zm3euY
z`uv)#=jZ0m^oa@$y=+qc?pA7~*lB}FDnA?JHKs*HN5B3$>+y{l0)Zms?{0kj<o$YH
z^xmk6Q(3wDqBo_SbTNKh_V(7-Bf|bqxLd2%iUo)Icqq+W68PkI-NJwcQ_O<ICEE&R
zmItltn6#(#_O;{k@jp)}_s^^Ux4Yl|-;c#|Cs&26>fPcp?QzU?S?$$77tE{qbTa<$
zt9h>7;(WY(S6`Rj-e&B3Ry?-iqFwPb&80ktuVk6dd!FiA7#qI+_1CJ{>!qi+82L)J
zOnAL(Yu41DSw3nq$E*LwC!PN+bkfDnyed9xp14KdQHk)?p;E4a5@uP6W?_5IS04NP
zXXCkE!%*I1KR)w=1~a!$n<#%jRm#~bIQrG9)5m`b=?VJl+RN(N%P#B>{q?&|?yvU$
zACvRsJWCx{7;{*17>X$O@e4E;I23jWD0OU7{I>S(>pS1$ua<q@K4s@;0jEc6;=UgL
zzwhC){>}RQ+XSW_5y^U@;iNKc!7-1&_wzjeJc!OPdbagW<@32kJ}=+D7k3Su_OxoP
z7>nX*zc*$(_s7SbSzrG*+o>aSmd$zdv@IF4eoeRkU-@m$&24XcO!qzBHA$muQHNn-
zWZ9aPHPugxEL#GMW^yzgD7C$8BHWpxBgVNX;QH%82{uNqCWV<kRr~gr{{3ZH{OlR`
z&kCD&m3isu%X6c@->ZH<H9XGp+K-bdL7`V4J`|jmeER7om6JS&6MAHiKdg+Kq;kDf
zI=Hw=;Y`XUj)h)JC*@{$FZuv#*8VeGBmeJ1`(EQ^*|W?n3=}w=jAm+0^U4h6J>(#w
z+OzTXuC|5!r8S>^#t5*SsWaA)-mjV(dG7h=t68Qz%C2DsZo<Fz8oXNL7JEH^|KBoC
z5!QL-w)q7K3d@fD``!Ql?&aIBE#5`kep$J1)hfZ>oZCgQ%cEBJ)*F8-JT6;aAhUb-
z`t^eSt6%S0wn|t_sZHQi?-RaC=4G3<JM*lLTG^I(z@X=KrOx3KUOkE`J!%siIs|TA
zzOL@INyl5~bQL={dw|#Vb+NxsDEEtTRYnGuy?bN*ZAbF&UuD;`zHSuyBQZ@>b*AEx
zO=qIkin&cx;FxWmU-xBw|Czbw@8|!^{34Xc+q+`IB8@!?73;LSCOy8fNoV)E(;s!V
zbw0k)>0-lmSk}61gG~79tA`YP)P$qW@^5ZQe9WDFeO}$KO^^Gc3oht?J~dVQ^G}=O
zoBAHlSf=R}WHfPu&S?|fdGfY1_7*=sSE8l*!O3oZ{eyq(*VaV-p2%NcVRO^%y#4<_
z&iuA(G>WVy_bocHajhFSr{^T$PK(o<e%2(up0-w3ckRX*N!I5cJZN}r(feifT<h|C
ze?QNkU;ORnaryd^Pj)VW9?ODQl5cO5&d<0kF?pTuWe>IBsF=0aUhy~=?YzTZ|Kl(#
zx7eK0Ymw|8LdPVsSIzQJ<NDe3c-PXTl{<H8axhIxof_dYDYY;4^30O8QN=Rti4uK}
z)utHkuKxb+_xpN=WD^4eiT>=;*!;Y_MIwnUR#sM(eOq--Z_){z!p8P1dULMK=_y{S
z=RX^|t@N>)>BGazw>D;H(OYi)GxpDBuyTuS*|trtWa+;5_CKEpuMV@ln{nXbE;*+v
z<yW)3mNVI}xc++Idts-DX<Kt<C(h95a+zpel7Fn{<+9AX#pm~Ghui(z_kC}<&1&l+
zsr!qMeGi=YwD8%rw~t>gpC7lgDE0l9dkYUL&J$neJNwzLcRQcYxqEeMe$D2KOWG18
zJg2F8>OA3YOEfVxwOl9d8tBt&*{6Pbg<)l7L4ttdmtUI$^rm0tRi5hAyG!zGl&^?t
zUpnWpCLLp*$zDrkkGpa7R?WNkXz}$R-kSO~26~{D$~`BaVE+HV=1j^<Pyf!b_p*EJ
zG1Jo3VNYE=uL-5>Kk0SyT;@ssIN$#t4?kO#?p1#0<y#4t8+m``Das^PxCk!QbL~)S
ziCn7r$!B-at*X1Fm-l^@Klzhez{z)QEcg1~X%CP2UtVan)oIyo+c)w{(qy|cUoQ<W
zT77+sj_pT-^2^)aZq2@4R$lt_)6Z$|-p##T&avpk=R2J0bFSR8Yh>&A{QUg==M!^p
zZ+m-VU-CV}&u(sR5!2qjc_YLU7rJ$+xBnrD{?hA_0xtKz$6U{4(froW__q0ZrBi_b
zOZvQ>HNU>Z#a@?eQ*1HOlM;0`<XLR!tvS)dB-MzSxtU{O)n2>oZ#jViJcn;=$-K;X
zZ26RHufHZgJ8S*7$5`j|kr@I_vDZ^0&AOECe~&$$Y8htUWB=#h_mw4C*U!yOlrYl^
zxV|p-_K%yJ%1!QnzrG&SWS>(~Ret~7vuV>(j8dhJeLAi0K1HZ)q2N=CFaekArEYiS
zdJNBhE`EOQ?(>i7^J}+7=o||P4ZW(s!P5BLB5u-=%YN3me-hWsn>X*Te9fzs%Tqir
zJ^Gln^w7pRGrYVe-MM&iW6sT&i6WnpWB%`6r|lV}{GBV=hr_a^(~Cp#{O4=y?@u_p
z?dj*8*REZAdwaXN*X}cOEQ_5oWnyDv+c$h$`TniI;YSwN%5u(sPxjIg>^F}pJ*IBa
zn|JKY%z5wG_sO#yY%Jc<q)_qUAiH_qt&r8%1)Ows&sN1Q4-{#gm?`C@WA<vb%yCIc
zsZX`>lb-qnyG>J#HFs-kpEYYX->k$JR(@;4o>%sj%CrP1drdu;qU0qVf9}}Hb?aWM
z&#7oSz}@$F$?YKKzs+yo=JvgwHSOzT`Tr>=C#g=4ExXzHnbY?C?LC>sY7x^!11Gh$
zxA`9SQ4zYCv)b5gljqVHzjUK1mlQZAt-P{s?(TQHUa!kuxAWP8n-Qy)ottUAJOBH;
zxz=TBLY)ylyoWD*Z&p|VO6<#L&z>!CY*}X5s?f&gvuDk&>@)Xm4!U*eR#x;i@7LE_
z6L(a6e8jx|g@;0mOQHv7qD0uF4h5H9si5DJRaZvn{A%nM@KOuragI5Edq?5pdH??H
zufM+go4w%s)SG6f3-`TWy=t15s_psyMH8Ox&{(wY@ssSY&z>!NxbUH*@$%`~SCckc
z{JVK^b@=+aFBgwX+4jdCzi4&)uY%6>Q!>Zf0$Vaf+9qbs>U+$R2<p1G?#es4>CP3E
zWG9*1l2S54u7QD1V)XuBh?kR+lH2vFIb614X<Oo*s@H3GC3ZB;@LKM3IVdUQL93h3
zk_erbTdmY0La%CcefsI7v+TvLa|St9&APYOUCo-ZD8%aN&wJnZ|NnbhZ}*!WkNc#b
z|MS~bwRYKSx5vM4cr2Rtf<xLYujbQ9bwQ^Vf$OE5io4du7oAises)H(^k>q-89t_6
znmm>3Zr{1|=;yxV+tX5|b|p%<Y0b@RnUJ(GVr^LcU)@>Pa<1LkSG(qXda|bz$MMgT
zbf$N?PJ29O<9Xxc-r|zy-#|lk37bOZMMz3IbFjV&{lDpa@H6Ap+WUW>-Ry6BapJ^P
zthT2=8!8?=vB)6Z(0sLN*`v%ydv5;7pUyI4!i|^9k4~E#6}?%l{&a3excpb!sAmT1
zmnSHtgr#~5$!eZT+AOueVZ*AQ=i|=*yZ=8#T+fB$Xu5p(?>FJS|38<W+t_@!xg~h}
z#V9AO)IUqgulrw2Jig)6&piqppb?<8rzW{b7-fH3)2+YjMeY0Q`-y#fYJY!Y<?g?K
z_xkjcDH3h6GBOc`2U-9B%l}`NQEq$u(u@nwcir21J?{41+6fj%+3kNEe7$b>yP4_p
zHs)H-^bzeo>b3M!)V;qFHTT6`KR%xS<Hx_$&EE<?U0NFd_m%I;kX38<);@0IwY9bF
zdo0#{^!ojxb5DzOPH)|o#(nfqQ|s~Sb>;>a>OY?~kFR>U^zr?tfudZl^PU?zO;U-R
z7P|hrzxCTKxAS(t{h;sb4jRbYmUr{g&6}Pan{!`ZYwZ@l`|+^+KFh#`HFo-*Ng{#g
zKii!5R++px{e0xcq@$wYJ?5sL-hz58i>9avaXMd@J^qdP{>HcG&Yj!Hb*Ps$`O1kD
zLDioO#_u(jZogNxdY$yjlA!h1qc`7-(VOq1!p_E4U0rPj0@lVaP0oLoIc{oKd^Kxp
zh~9IzBI~l8^vJN#<i5vY+FKPqq(&CTZV!>FwR;<<b2@XDmRFF7>$FU^efk_u?(WrF
zgHkQ~E_FQK;bL^sz~}$Ge?GyJ7iqKz^d<XVzO}FR_n+kF=V#ew7ZiN>egF5r<#vBp
zGKZXaR=IEMT3*Gd^;fN|Zb=8OxOeZ~wr|_MZQB;1vrNM)c~bb=FliZ?I~xj<AN*dL
zWH{016whgaOV_5!o_sp5^4ZK_f7`DItV35{<2sro(zfq;uvhlisO;?5kB)XvUb$ph
z)~Z#jR-M|kCN=VER%t=Ol|J!)*jj)W8;{F<wLJg5cAmJ*@xs{ePfPV%9Sw4CZDCe1
zkyTVatlXA&!m#zZ#kAC?7bg|QT>ombK5Vt%Ar;|Hr-ca;R!c>cRXUQkM%Dg!*e-Q-
z(>Hnhi5`2tcWFxnpN*WByJexQoTMX1<+|0c*-jgY$JcCpY~k}*jD6{2%{Euf+7}Dk
zLH&%5ASu^Xt4hntZ}z>mI``qjiAzh>%SuYpHb?qiPTDv_=k&JR-}~mDf8O5SUK)FU
zW3v0o7{8@Ki!}K7dDCYZwIrsUofmmRoNrIuVS~CqkLAq|%}SJzXp21YJk|A~h2Dq1
zOTDL;m6e^^bmvDy<-GJ+%W`iwJ3C8XTYrCBZnTZu^dQZ?=Te)mO0?~Ly>9ot-}k=j
z#qKJJd4DY>TgAqFU;hk&#HP=euCI^({~`YWtrG_B9O;{HX081;@B5zgH4I@ka{q5^
zy{^zAuv8-1=R@uOpKHbXI~P6Ju`cy?ph)b7q}In4EfWlQB->uTdw1`5QBQ%(N&`2?
z<25^TBE|GSFrCkywQKi!{eRniRv-Azd-%o6x12TiH@!*P_~3V4@#hy`|4FpXy`yam
zYRSlmPJJHM*>kMCbon#c-QOK;r@!9)Q|#f%<r2C}J8u;3$qA0(l#JTW#Lnt(-#>57
zwYq=mdn3R3#m$H;t9rj^a@_9uy@h{{2ydOQyXx=1g_qXe=X}fc$+<<PMWZW2;^K-Z
zmlNTY*Sa){-h{9F|K`s8KN_aFYECO&Uol=if6bHskMDQR*?2Zd>ugd>U_?>*va-E<
zwxu7Obol031rDvLT*p67(pf!AjO8GA_Vs(8SI5iVJLt@@@a^sG(#vkz=0@2~PmVO3
zeRf{qua}eSW**rTlYHz^MV5oG(=`3~eR+3JPq{Sl4u_k@WY70^w!UW2U&!%tm)*QB
z$@KZP=fd~@3O)Zl_p}mEu-^3Gl~bPYUASiIV~Z(ni4v;9oGvdvd=OB4^5^q;`xg(`
zLsy4JZ@yWz*386YN#-n#uIcf0KbPEzHZ7^m$jErO$aS`Pu9L+1x#r~u3y<&3%=GPh
zEaI(dDmGbERj&VY(}zdh`hOmY+t(Lgv-`SNHYws{N>{4n?QLJHY`YG9K3{)6GJS4o
z%eAi;ocVXo6L)?1;J|`Rsjfv9+mus}u3o>d>eiOb#rsn7KPr2@eDL7GFJ9?u>teGb
zmx=XfN8K^$ZJsBq(Yr|FQ_T9neX*04oR6#jyJD_s?R|Z*?&juZX|tRa9ir!pL4ya+
z!|cuXZcneMh`783G*LD^)-27Mf8KL<aBIYS>8DMpr~RyRZ{FEi{N0{gqid4i^6Kj9
z>AKO|N?%|5UHAL;of93YH#eu9Pm){~wl?R^mco~pma^N`3OGrnTRDn6J2Uh0<;$Bh
zE-v~Tt*+5^>B<$8;%8?r`&oaznLfYv%f{mz2NNZZJudVOEq{0C=MQ23n39LB>~;;4
z{ko4!woO#g<X}2p*k}9g#>R7p+7fwqc;4LFnw?VN;(3%q%~7Ia-SW(jzO%ReaGY^A
z?R)+k4UR*5DnG~lKe73|UAu;;>&k^Ycdp#Ny?oK^zaI|szrV9pSaHh96pLwvw)^YP
z&&#}Awe0N7va_bww`|$+W^;{l_WGSWcTQB3WjVO3^mW;r8#^;EA4}1a>_7hd*RQUl
zMK*@N{%m5q|2=>I-)~L}S7>Znwu(de_%^Bf<Z~8}dtAH4jGpk$pX}x%pm^o#)zVLw
zmL5&|xN`ZtswWfOLwqN@1PZwBjk|90HvIdY$tP3N&de~p*j(^qk;a|hwNsuJhR(XZ
zdjJ0a-}nEoT^aG}&8scBw~cxmgMO~!kKLMZuxVr5p~5?FA~(nVKQU)#@w}=}C*6*-
zxdv`pyY}+({&}zZ1%6#<=bNPTz3TqHpJ`2n%Cq!6FWIk&C_HyFz5oAHP>!zf{@mua
z<f?RLMBm=WllGb}pL6zh{GTiBw<L}qR#cYQ`;|kHZzp5do<;9XmQP$A?G)3M#k|qh
zMyg<OwcPEyD^>LN8vWz1Z?BY7Y>6~0ym<fkIh)EK-0|gRYgen-=yO~Wdla!n)gb*l
zSBbxZu%^(VmgMmDKNnR!UmKGyrZ{ECgQn2K>(A}@{k>?}@m24<mRX!RdF5TOT&;|3
z9M9>(7)O!KH*>ZIX^M5}oIW$dFgd6yQQzX<kJ#O1Q@vGNCdjj-tt?S_mGzvv(o^L4
z{ZIQgW(T@3-=D6cInP6;LM=dR<`$i7o6j~Xo>xrPMy;K8`svQ%=j-a9Ud>wk`Kt8Q
ztgTUN&2pps_r`^Xp8dYp)AE+1fP&ZLl~Yo0?|Yx@qZShXlp$$jM0WPIZMlJyWR7cw
zYvrfaeo^44=<7cIc-vbOuWi2b?H<3qmGVKrr_(OJePx8s6m3!0z^dinyC&uITq`LK
znsVyt-QB-G?X)?)Y1OjQa{tXbuMctS@A!5r`#4v^Ub$mC7B7DM{+#XiW72s$UM%X4
zXnR;O?Xi32iCz3o9zLO=p%YUzc@Db?cLh#=Vxc$ttX|}%C#SU6?|HRq^)lbrH}_Nq
ztIgF5UnO&T>E)TRwY9IWua__8=FB{sCaxd#<LmnRzjuny&$X}r=Xm(W=CrfBzRk+E
z+P!Pnu3c_z?l$%(Qf8Uw-ud$Bw7&e0)<qh}9(QKmy&M1Q(saGuZ#ID@Ne{$(PfMMy
z8(sENb^4Xk*l8+Ku2C_?vEO&5&)1%Qnmz9NlFu>cO>}Q>Tio$!PeDU)fsWX0<MeZt
z&*y&My1qX5*q4{JyUTX=3AZ_}jmpf=Ki&I8uJ+5tk6TuE95?m79MNa$yEsIv?^fiu
z1K09zY)CtM%eMNL@X3(9VV6rcM`)azXZ-z<x8ANln@)e@Pk7s(dQ;VVT1?r^rSiWn
zwC~!z+t5vR?%cnB|Gr~Xzx?;5fBmOg`-vUqx7LJcr%p?Kes=cvm*;DqwWxZ3<4ky~
zKlx-#!9mvRF~z;FEo6>M?z*=^{^q@VA7|hHvn*((&l?RNwrQ!~>*RS4FDcoxRkZu)
zqxt_oJ+Inpx3+v%?rqT6%-4tgH5m^NwF=*2*c&JA8W<YtDZ+gJ`}gdNMJIAjZ_2gi
zIee`0*mt#Sv)DoTDnIkw>e-8aaX5L@9=De6580Me{chIz((OxSt(7=jr&=A7auWKK
z+mbO^>qlt!<C{rG4|#DZa<-PX$kq#p=I?$!QS>?gx<9Y)X{(yeef8tw_RHb*Q=V6}
z9pq4U`LO3^=RrmJjY`i_dkhmjBCfXEmDhgR{;xLu@8jjIKGti)A4>)6{q9H<;9AZ9
zPtj)2Y7r*`#U)WIKiK3;SSh9iy*i@Y^6kyd$>*QOo>y-1RGmE2=W>c`Xx#dxJCByl
z`S^WL_LYsRu4jF$xU=nTj9&SJO&_Ovu_oKhV~|`La&?Q(vXyb`^Y3g}xO8jl<DIpi
z&KVpF6gfM?aP$8C_rEhceOSV>LCP%eMursI!6T)2*S*uLld)fS{O~r}``^pHe=XFx
zJ?-o!p3U1ef6i_YNQ%66;X{GaOpZerzSo{^I<@)#<F^8bC#jq)jy=BZ^wLd#wku`1
zAA0pXEdRz1PmxxQMcZ;`FDpHzxqMF1Db2?{_3vFdBKK5${CYjU{+Z<IOp&GcZ?xrv
zw5<!*3U%T*X3=$QYqPAZ?EBjHqBDJ#UCc4PJZ0t8?5kO&S63}RZsig?ckcfmjr?<p
z&+Y7eC-iuVkD9;D$0O&?@m(+FIQTTEGj*re)~W~LsYWxo_4hnbmjCIICbN70^*xoJ
zpPiX^d4_b%+AEh{mgp?Yxw$FzkFpP!{fEgbm%RU-yfyod{Q1w?VQYRY@Bc5n^a?-I
zw8s|n^0V@^rh2jKt^9FIs`mcpn&aDS&j*|4E|QK}7c#H<+f0QI!ksLq4P=hLtlGPJ
z^=Iby_3`E5-w($BcZ-dU1tobu`@cLr7v9|5%+AJsJgVsWx>)_S(Z@HfNt8INd-kf=
z(zSbYpPiXGJ*KGBWMZ`Bak=U@)A#>*x^Q8luAI2b#Kapx8x^`9&Hw-Bx$^f~`-Z*u
z-F<`ievEYrU42#l&x30V4=yz5`SqQL#Ze&e*SYd}TN4hp{1!5aGM}~VXkm<q>ph91
z`uvQiHwC&#PuB@_>96AU0HyOiGri8+9W+Vx)H?e8i$aUj{q=W$ye(7zQ1+dhrI6`Z
zi;|Zh*Kf&JsZ3fwCpK)9SBZQxGgaoYW_+iG@{?~Y55MK@&8q#W%^V*8Ht+5=33+3c
z(yOAE?aPC$CPX&&ze?Ppo^zZlv_@GY(KacT(Qw)JboY0&?KAFdo}N_rbGG@!o<kvv
zLQX8&(8lWJd-?8;hXvn6lGhwdN|Z3`y2QiB(>A#zc*1jw$Y~XQpPB0m3MM?>p<L+r
zv~r!!$;W%Rat(Zqr}|m;Np~NOXtVtg#@Y0s@?XU=hom0wql;c!bqSqLG3tAKBxz%<
z*Y);94bPyZL7BO^oyTgwm)qE!&(6#2TcmM&+E<(W^7#8M*57+u1>XGLr{THoIWHfd
z+T@cPqvpse&h!yJzG>d;RU0D~1~jOwx!ycqL-@lX?(F5?zg5iBKW*fuAr{P+eo5)r
zj~mI)>mLcve<A74cYUFt>&H{t>rH$&hv-=LDSxQZn(C(}{P*wQ#d`H;43Eo19pC;~
zTqk0GowM2OsVafJ*|xTKw>Fmw&9yFnx58F|@70~+^BZ$tf9-#BbMte7W0qRa&dfB<
zzP2VsNs_JcedW5x7VCbW(q1p~@~hp~C&9I~yKT>Fi+XRZ>V3Ln+O%o>bsw5P8s0i1
zD{`#j;i1;>_}bF&^5>l1Zs(san{w~->gt&5yo);ok|MwTdED2lxv^V+U&W%t_?7^x
zx&JOr-xskuO!oN6r*2VEQM`w5?8v;lE%!EGuJ}Elt65*~#s9bBV7|RgT+im-CLiC+
zewII<6rZ>Ko{=vFN=*l{XDHfgi9R{%E#>LC{?F6$e+NFS@cwo#wEL++cvpr?A&)R$
zw4l@CyBXzXxv&18xH`M8`u@Fjk*_vgj^6jP{$|CTBP?FZuc8xOQg=?A?JwvQG3l%O
z{1x~9KR@<K_qcA?+-kXJn>aRhD4Q%0blaLf-*S%a*V_GI>)i!QW5WZdxEM`5|C}%V
zKy6E+#)mx$UCT0e=&5XbpS|f()g~QvA<y%l+uPeX6m@miPQIPtG4ZLJ_@}6~-_pK4
z_*T1r-Sxu;pKSaCr?@CZYRD{M`1oH-;INeb_0sIERVzcpTpI;?4D<5y?f;l~gocK%
zi7?cRwpdkRv+s}W>B%QsG`buGrkq}ScXxTe=wYjrjS)Smk*Bw{x4WNOdg;M~3lnEw
zym{-^E`OFMC)U39u=xMyv-IuvzxTbaoR-PQ!y|JsWzoZj4?|annMOS@)S2v~QZaA;
zqb}{F<S!Rw?0qlmMHC*4I65P)_G{?nZ30f~9-r7WM_RHl=lLgXJ^L1hFlTr7<JRZx
zW-BgPzI=O#mRsNy50$uzkFC!48_iqSz2>+1aNxuTgVP3^bn<U*dU{0Ie~x+ny~^iv
z%eR>Gf@1A~>B84`zaGW6Tl7fZoxfP4?z+B!nZP=w9s#E-&L#&sHVP*He%-sx;NB_q
zpB?>KBHcBsf<Mc4861<?Xp$7r5!let-r=o0x$gC}-0QXH{@(U|_oGwYwD#}q!;G76
zZ|9ksSjzX>=FuUB*HgYa?e}wu`g8DX+PkeBQGZTpcOFw{S>YZlSFBmK<p0vcHzWHV
zCv`bxPC5U)_Wt>8TTM+(WzRMI7H|y=Oe*x9oLaf)Y4CsZ85zH~ZWM5e=;LLw?^22k
z{C4ucRn4w-!CsS3F456GnNn25ZqLy7SR~So<7si_{qMJ}Z>gJ<zRcxMig+BVBbIEq
z)Np>}^-?Dft*>d@4_lk;wYAkbp6DdCv3cRbg%c-E^o;kGU<;Humb6jQc-iux%s$(o
zlhY&~*Zw;eG0pVaq2LLNG&asSR4AjyqA21jcxXq}hLzLXA3toDe^$9}=hDc_Th^^R
zmwS8L*Kc1^HsAD=oRc_X<1glQ@%#7f-03O8(w5ky;IaJj@_ALOEDq|`{kHfzB{;=(
z<@M~9A-neOt$jUht+sr$<y7I1GRJ@3eP6#n{rtR+plMHe4vT;$7B`=_`#mAK5)^F=
zlh>JDxIfA3qs(gG`JDon%=5XpldsP?YS>~}x_X8|$AhS=t{rj<?sW>}cbetg`?*zL
z`sek!wj<AEix0iEFEX4yuUf}RaFN+W*ZE348>JVVkX=}p^VdHwd&*@Y7tOyD>yJ38
zcWF2asPX9b%u_I{a}?0%T683-#o%jHZqa&m&81(f_6F$i@$yghJj+v69Uzh#bZn!}
z>Zp}UJ<*$Qh8W$vzdyZbb-!uePvJu$*;h}_T5913GD9XfSz>b3R;!nm8u^)^JO&!`
zH%>dZC0Cup`AUb~9#IohQ$?@X;|r%8dtB%!pl16bcx{-bYwX?FM)@~4FWVa#UAk<X
zTNM7WYSpi{rhxpNFAuH^>3VF@_`I?&Ida<boyy^}_r$FaUwzd_ZSwi2zL!ru|1@jW
z-@BFd<t<^`!*|Bq+mPtIciHJpIvqh<gWkS-7iV;A&Eb!aEB}2-JuTog?|tsgO{Oz_
zWcGjf(fe3Kqb!8Q@k6`)pM^16zxLg)=r;A8d+l=ZMOSf025wM11bbQBnZL0m>1NNY
zC;_Ly`wkwyT30mQKVV3lzre$BVpBjwzToz?7WwD9KK}_mfAplB)CsL)4>u^Bcx$0z
z;k5qfCJjf$b|$&joDk`hGdA1P(m!7QA9H{2?vHyc(%)tNuiU)7PQ_)4Qd?DsnB<v6
zRn^3n0FycYUcb83T%V~UQ-7Xo+1%rEPV739a8dG>p~w~fy~oNV+)87=*V-@BaC~sP
zZ?ex)zSkf228y^g9oW8o>+(sS?-Oia{1>0K=I7K^s|1^x6*l-7cdgLqnrywhHFal<
zo_Jg1^IeZKkD5gu(zsN**Knc%5A*45!ud&JH?FW7uKD<=^4_MmPIl{88M;netZ~Zs
z)tZ;e?xCT5kDCm5ni!IGPJddmJaS$1_H~OFudVmDSKP63XJlyd=jZ3=-wE9_@A=+`
z`Uhv<d{Gi)Qsl^ac!SRAO)(;FlS5sL>a(w{DU7{tz%wmXbLq*HM`xa<dp#2L&#Zeo
zHN3|DgU$3*%iBhl^FRy9rW`oi#LBJWY2+Im_~hl~<?E|6?{@3&DG1TpEgvD`YX5ir
z{A*dJvF4V2vu&%VB}(Py=1z~T(!AmYYTO?PdHlLGP~`Sjo%tRLEr0gS<uU#xdV0<J
zyPwwS*SuVFzP9e(_J5_f?ru-t|1&iAXlTfW6*J|lE94YAe<}Z)Cu_aGaB*Z+?#UmS
z%U6o;o1OhKZPxAB(|vO`1n@8F>J>P&#zVIH!MWWw$K5y-ogT^mm*{o!iD;UjV)XT3
zqw~GUHbp~M&ZY^85|=kEGRVo#wtjN)n>fqDw-)=}^YifB`FPlR*@LOCE~;`&7Un<o
zyx37fO_;OqF-s%=p%2#EYs!U$ed8(~wtDODT@$1C{mYj-fB)BgTc+x4*rL%T)K+aj
zKhVAU_w3EDwzq7LU^*Qr(tWg|@Al5(>t|*f|2?pLirA;h+uN2he^Z^ywMb)Ch!#t7
zpvYo_D<--#=bZV?)Ax8y+}^5;ii&@R$8T&iH89xnNA@)T{%e;ad@k!uzdzx|oLN_H
ztK~B}bv(AHcFv!cx^h-k%eAG_yK-;0On5de&9yUh_10Eyak+)1d*e2S_^3SMP`qAj
zd)|BbW%W4)hnDo{a5$+=-k1}8`O)FShkbp0XH1wlapK8YvX+_}OZja+IK*Dxo_F`w
z#fuj&U9vHnWc_Xj>-3nKi%-I4v4C>g44HkJ)|#&(=jbT6XzhzlQBrLyY&o*4VFh?a
zzthxr|5vu2T4DHAHhtxL3+=x%`@h(Kn(%M+?xp(}MHE|<S~QcKXS;JKTYgySym88c
zZR^(DkNkDW{K)%%(!#+4PG_&zovANfz4u+HTz7}T#+IYYb{4P%UUqQl3%z*2|NYCo
z&$L<sUQG#J`;+@^xcSyDn`Ir}o1E`m*XUC5<T@O1`Oz}V42frLywdOX|F4U^?jAcY
zHS&0&)c^kDk6R`L`&lksyg2#4YG|mg2v^l!Ik&*_^6e^}v$yB%{PXGbdAr{^PA4L+
zH}V`l^7y0id7I$S{ww`W$|@XuPh&e4z4(3qe_eF+?A+VE@4A{4KG?jsSiJpq+?I@s
z8;{HF{{Q&6T=|_@&*z)#u8vx_<kHJ~_u@_)+5fuOKd<6Z=i+N?`I;O$kMhKZr#zke
ze9m2yvWY8?NngBp@!#wC`?Jrc`Cj%~HYq&5_G_1@wnW>*<0npXH7UsT>ql)_v3+~F
z&GAH?M3Ix59{rxT>?rSH1K;GozrOC@`@b&v&iwPO+~VivSbi?pmZ;S%ajl|rkwxvX
zlE6u&d-HB@)9_rDY5VKN;`epmclUo=CfkxIF)ekuab{cM=bdwOtYc$iC!6lby}f_$
z|9=`?w{G3KwkFcJ_}Q6v@75Wgw@BV}?Ed{WUg=d=Z@unT-nRehp-a2gS@)eb;8AP|
zdbQ)9AlFaVz%Pfm^*_lRFS@gO{hn1>QA%?2?{rOF%yqaRqhQ5HcMXoF2%TvjYQmjI
zQhMwEd_2B;-tNlJ)2>Yu^9-}OE-N81Bgk+~{J&4rcg6K*T)B5IOmAw@&WV-BWr{Dh
ziuWvcH3X%&1GCRx%$0hw;X)H<v%skmv&c^`B)|N8U#tDC^Ze0!72MNATjuSr=ePYH
zyOsT&{@tI8Pt-i_&*c*|6%@_l*vO%MtgUqR|F8DXYd>pC2>W=v-hXGq=e^>I(Qbjg
zPYeF%nM)_Q2z1G`T$r}I{@%xZ-IbxP9IARd&(!^N6M5uy^qky+f7cG01eKne%C*#l
z<M6q2esK@-cYJiq?GXsl5tEjZ%F52xp5`^vCvCz0|I?!LBu(3{UcS7!`1!fX{+2&a
zs?V$WIyGF<=~3s82M-?P*A>Ux%}>91F*#z&rDe;O`PaS*p8xC0@^yPYo$}o8yubeR
zkCU^+HWWTS_E+BKg>JOh%UJt=8+AN4>Ac=0$HM69@!;o1p=)~kemn|HjyQYv?9(F4
znLcT^H_dy_&(F)vw7=}_t?BV~l~)RR4tE?)TD9uuzW-Ne@2k3*Iz7Jnt!eJ!r4PP-
z`J&L0c7EpO)X&cpIC5^6#fD%1`upAP^Pg*O%k4GdS9F>7^q=kD_cqVp^w<12+#ciJ
z>L$2!OVnC3yZN!PcWut!tvJj(YgzBEKmX>RumAVFzE1l1hI?wkQ8LF5N*sS2wKXU-
zX>zbqUj0dzNs2C)A5BupT&3pqXjiHJ{p$DY@0u4*GCpQ8?}A#%Avq~2A=QbGEm~G+
zaIFl<3R)x)D3W_)!^1x7cQ-cHTB|Jy(UGmbvvFBwY{^B}O*-=bek9-AS8ILRNayrM
znP?pm+w<0EEWXdq|NZT)%<-&QZHAg6T)op&-IH8fogAm7UN4P3elqQLisvlb>T|OL
zI#&j0%$O$XDyZl(ZK?uC(BxUark_k%HC5~QrfIp;Pph^B=#`hKeT!Ob8d~{eqI+EI
z{(TWT*4vr|9#yPcyZ3K%cwFU=Tp#dWy*>fIXKWQam+YICaA@24DXZs%xFv-icDmEu
z#9=t2Kk>+``akdg6`y}oegA0l{QqY@_}4$;|L0#>dS+9nx8B^c_xVRuy_LH>m9%H>
zNlD1!zEW7)CbF{ssn+_)LznAy?tGqn{o2(_Hb16H3qDSAbhY~^(`Dd2Db}o4z}%!c
z<Se^<hR(`4g;9yuY_h%{JDgnjdEx#2DH6v@V|_!xOW|{)w`PR~huXB&*sTXG;Lg(7
zmU;M?Tj#?-_qcsEl}1ym-tByzl$G=AOI%xWvq6c>@ojGvcn%pzeci9IXpch5=9~6^
zKK4(KDSEjsb~oRizm5VdjpslAsnC0K`st_hb!FzqPL#>?B?~(3-D}Ifw)R}%n+q2%
z6rZ=<o_2Ot`uy6mx3{)tUt3f8@8|RR_5Xe@pI=w?_Lg|q`ncNrwclgw|9-8vUg9$C
zY1Gzb8XHS~DXcyJ>g%p$t8`Ak+I6mQ&LWMz-0Y7(B97OudD*BwufQogdz;})l`f}1
z5sSX(7I|wP>vT<e|JzZ3V^M=Z)sKhm{~p@@H^`EB*COoap*Fd;wsxk^vbgofA9r?K
ziqLuXyD@cUa&P?g(!S@CeX??L`(CYD{ch*;dCmK*7bi)$U4Py8c-FF;H!lXRzW(d?
zZ_TBT|JV5a-I>(>`0a%Dsppo|-d`WGis$f(!naq$uYKMl;IrY$<mbO9sR%k9GMIDi
z?%j?(?~-qBO7*w@yXCP(ZtmNyQCp){9~D_zzu^C~+4=L#^Y3}8&%JW#QqdA-mcGYV
zR+XAew7jan@5iEr*M&Qe^u4tf(~sLydHLDt^*fTBw0WBrMCiB$ws0EqE)H7R)6-+~
z`%bZ;tDvjrB+=6*DX!o4J_w%w>xtv}$oAxliXTs>$G?1$qc7$iC~|IwDYNpQYqPv>
z+`k{MH8sT7*tc6i=k%v7nV0(l8kf}6-CxDBcCD^^lIw2`k?!9%lg@7Qd-NkWH&-Ir
zbDFE;7s>eod;ZVcXPM-+X5#-n*M<FUHddZao0fRUU_#2$xb<geSiasH9`o<pKWET7
ziH7Y~ew~6&XR2(um=0~aRLDK!S)alE_J9{Rt_ldQT&sL3d)~WZmc<=yOOqnBUiq(G
zb^oLC&l|yW`eO`|Pp<6UciYG4=Eu43L+XBh{*!w@S)e_jL#gM^1SKU-okfaUSI950
z{a>nH{^;h(mv=c98c&;Rec`il`E5NrRkQ3VQH*QDQyU%YIyg`L|C0W(TTfl5pYw9j
zx5$gX+6A`FxbY-Drgtj)l2us(EK|Kg1D`CLmgXt7dEbYd>GS{g=GQ3C^=nVuQTw|r
zG_<<9+C1+@!tMX__x|pgyxNMNt?t~;y?*oGy50)aU!kOEz>(s>A>i6^W5zR%W?Acx
z-G&?En}wyP|LB#y-RZm0u#jgVYqLX1XHqi@$Cce-sns*%-ruP^|2xrP;?~`l)@{+|
z{Q0N8#$j`Mo~7~T>i5RyKg--bJVRdP)6vg|s<W?$UcZ*mQ@yJ?>`vM3&)VU9(@K~b
z95_yHI<x6bf87`5u0^`1QzY6JX`J4q&?4e`*<|YZ=gf@`3KBJM`1{)qEj)JYScT2R
zvuPS#S(%xU+j4ID^Z0qf)&c}RQ=ENvSKsdk&HS^LJ^j4WcJJOU9cPZyrCA><<~-g}
zvoIhuGE{4-Ld&|>QPZy8y)3-8<Jz@rGQ~F?Jtt+(GUT~iCd1J1*h1oQ(n5n9fB2_0
z7M@g{Zu8|rzRzV1k?w~9CpN7qYP*uK_Kwc&Z!zZ6&r7x$roOt;_wC!NRj+2}?Rok2
z>iYKoo7PQ8y_tG?+TS<n_KO8ptzLcl`R9cR8v=C1x>?&2*}563=3T#eF)%px^F#L6
z%?mG_umAV?)vH&Z&)ffhvH7C>u^Fj1GfW;;##zlR%dwW>V|QM-?_T5d$8Y}svzh5>
zrhb2>z+tcDm!_pA_Q)O&6x|x3v!>?V&Vq`Hm2NLfR&83Pb?th)K<PnNaUO}oK_X9Q
zWv{Dyy>@%@#t6OX*;#p$QZ?u6M@-wAdU{&FSx!QRl>o<;>(|Xq%&uL%#@2jLu;2Fw
zGvoErb~(-0uU?&dTD&lz;`Fn##m~=qs!d*`5$3Y^@U6`J{P%zPZ4#od-B`Afp`pUY
zQSr#eHK~z(k0Z9N)jIX(=Vx)92!mDLEJ;1_H6M@8y7ekTr%z#u$kx>N_e8bxr1#qP
zS@e92&fnV#+6ZRini;in)22<!s<vb){$9@8pWt{uP~?}cu<@osx3)wU#{&|VdAc{U
z3tBC5y>(JW?wfnn@xHmQudVf7Zft6Lb?)4`919J5d#}fq-}P84?<2tCD8ORqwc+&D
z3rg2EhpjxaT1%JX*&)d{S+VE86xm%n?3e$1nFe<xXQJ?BxerCE&fhX5m7EQ}zhR5N
zfA409;LrWvIfB&~85EojO6T8;Q#>U9f0di$Yt?Vb++G)!8ZhXvNEitG&{g}qxSs#d
zyL1M{mVhVH_h0=u#dRmU+oqrKOAhbKMYHu4+#GKD{GJtlET+tqVL{f(rP}phBQD?k
zJp0MS^~n-%)Vwd7Ff^pjT%^Im?AZ65?et+Mj=$gQ|9_9Y|L57ax3|;J&%1l+(x%GG
z%L**ktXP$7y>yb<gUvdp*W|BYXLzwIE;2Op#jj?5yB}-wYqK{zUZSxoLTB0K%=3q9
zYxho_8oDi4l#6v*s%F<B4KINs@7}Ge(X-!{nG;+bTwd<4G|^|-B*y*rQ~fTB)IMw#
zmrIp9^sr!GfPt^Kc}dU4ObMOSrzTywc5B&+RiJ693np)Ot;@Z=G^q2j#k}X1ecnqi
zhsTy)4cr!!b~|iigvL~_b+4;ro?G<kXg{@C%y|6yXXfvXP8@$fP2V3;cDHoi>tl}#
zT>_ta?K*g<Ugk7c(~8%s=RcRdy|Z#vR(?Le%LnuQKhN5Jzf*kV!R@@=xySotXPf6Q
z)7Z6r`}TF~)<tN1Vv1k6>ZjwiBRwsLr=>2vtl6`1mDVJczkjd)`**nCPA1Qk%{6e<
zDy5c^yB^CXF+8rZ%b)cuVPosR_vZuGc3V9?*AnG)z0}pSD=Z{p+uiHe*%?->TUi>L
z9`WB*TPvb%qt5DW+oA;6VxQ-Idt-SqBV^iA!{p-|c!ax;R##Q!9Di65H%Y~DibB(G
zewm7wN5$(ucE{f-KEHSWzW@J1_4n<l{QPX*ym^9=N(VQ-{nyxeFhliiBm2AZ*z3=~
zU%h@^eUj$wZTitgHwz{ojhM#E#?+*s@~G3rhLK@Hs%vN{M`CjF<NGo7f9ICp12r1@
zvlzG;K3r_$W#^N*utn(jCZ5A7MlTJMXStO!9ufS0kX^p!%ft3XDwchZE9aemzBu#M
zo67Y5OYeSdUut8SZ6VfmR9Wuf4#9i+Edqfe3=GLR(P95>=gG`_{>b0%`t5DG)el?6
z1zbHhUAcPIH1(7S!voXnF^@n0^gFpx5R_{idFBR1t`z;A_~OON{{2!pzYgWjoA_{Q
z$FfL<1jd6)dKc<2Ff0^d^H?OXM1keT(K1ekoNdpl_tjlL*DiNpe#*+2f{&%?wcqFO
zNs&=tGZH#$u#WwXP@71D4Qu7O%-1>9e|tYABp%}_ycIdYX~N@$DhUmZsfi2<+6+-I
zs-I8&WN=ab$DLRIXa0YG-*xc@zdlnA&q-QZ+NW3NEH{2RZEtmdQ1|r<7d|xqerH{N
zuu0as+-jY5`nwq4%UnNejHb%05d)R4OpJ~KUP~uwbj8NTuHXCZmf*>M?b<JQ>70I8
zU@_Ovb+PEpn6T@-p`o_?;$25eta2r)N=r)(M10gHzbx6cXi?Jlb+HT##|vE?ZC<Z=
zIsfOG^gcU&nbS%vf-Mr&4+|_LI6m3PbFfLYO;ZUJQFWbGx;N#vnd{|ADo;OG9yYMs
zopI6hdQ9<|N--8jCy7oM<%u2^GGQXBLY*J>7~J?1{cS<;#Tz$%+*sW2H^*XQgvPIs
zt46+Y0&KI>Z<h(Q-nxA&)icSGPch_DX{`CZy5IhPZ=Vbn`FeT&zb~&=ufMswykCLC
zZvOgp>-wJmNYOIA@lDn9UB>$Wk*{xle)hS1DsA&7rS;L<-^~y%V!2*w4F<lKC#bI6
zxKS{0%Cb!7`g*ze^?&`ljTQM{r!)!NE4l0o+K>E;-~LO?^o5f9&$A0&DwSnAuqh`<
zTZu!mEigpXG2+q|(6rEveS7C<n&sZw5};A??Pj`sc^unW0}dyH7KM=b`1`L{$F~bS
z+ho}%o)TFmqb|X9cDDI@i*MPp(hMZLmIte@ee(IY&h1UQr#G#M(c4}4_?V9xsIwgy
z>%MsH+PD7ozk*eyS{bsAF3OA&ohoX6=fls7diP{B*S%gBxjF6Wsj0?kbEbNzC_nVj
zn##k%1X}*O_s0CI`X_%rIkMrGdU*d8rd{m;B5!Z-IpzJ7(d^RNeqZY5UK!z*4Ix^L
z4197nKkoPcEl&*%HJZ6%-O6PGzdju1-~a#b`}$p6v7Ai`98Et~w`OIziZIOU-F@re
z3^xV_>9q;}f9{L@UZehMamJffTr6f^lB5_Ic6+in2ML~FY6&^{bptO$`zMJXJD113
z&COi<=V7gf2m`~uZn4@QTi2afFF#$ArNNVN0-J-N!sO>07dp>r^0#}g7v-^0hr!|3
zD|?CfxQ9=R8WLj}8WMv#j<PZ6efwM4J=yQlK?8<{AUD;+f8+mujc4EO{@Gxe0MmRC
z>0Rrr3m+X>oRf8Fi6_79mkY`Lw%=}LuNUQF4GrCVbIl@+=GZl6CMIRyzg)R;#beT&
zU2(Oww&y?J-j+MxIQ`oOKScqKj3~p|XVru{Pn`lSrmV3$|JliI{%nInro)>~rWi?e
z{`qm--tJfG=Epl49T<}Noic83Q|Oo#=A$-wqKC>{FJ-Qq+YTF)EDR7}F_hukx^=6o
z(!^)ap1rSqU+uhe>qndS_p0CLW@KpGSFWCS+~7<?Ys-TO?+V{}Ha}0Q&#(FQa{2x0
z_j_Y^mnpWeS?^BJxN`Su?ZZXg+wyJ-aj-nvxFh%W^Lgd(?(MDKo^#Wv{@)+vW1nsQ
zpUuBldeK$f?)RI``uqPB1qTbe2FK2wdq`n>$V{JI3pXmx^qRG7p@x^<^wQY(cgyeZ
zeX*#!&s4R3VT^XxO*7ZPUF&Xd%auA7>~Cut5wZFI@69V$W*(TB-e#=W7J6=}j+kj^
zDAT`&Wun!)cDF@)OY|SrTD>Y_+S^yJGPA6r`0KkCfkr1dh1G1f7p3Y=*L(ibkmqrw
zg<OB<q9Zk%t}O%2puK8KjJ~!d^D<~@SMhVd>!tCvU$4&GoEBU3@#yjER$a?pE^f&+
zIQG%y&)o8RZ(qI2%FWHq$;iphU%hs1swH3Gm2`1ktG<rT)X3V}+Ti7WoGeXGrzO4&
znYB#wcwzaQ8==9$v6sBp@A>rVX8QTP85foQYoyG5Qna(Z{`>A#t4_^(CpT+ZXs9Vq
z^1VHk>WQ6uh0`UD-P>CoU-@*Z(?WyHODb^!x~C_pGzd5e%qu=;xp@2Qf3XiM{-u<p
zN@eU<ma!IgRh;SLz+rn`cmLAd+jc*FFZ-V6Vr!0#jXl5rL(?KHyZN(DKi@QSPNIaU
zsHm>4uKGfEIY&?{>qw`ta-fz#+2!is-``p7KYvtu%*!oqX@39K-zV==q>{Leg^s8(
zh_J{lV-%?LFcjD!aqGc_r+j9{FTdX_+Q*h%_qWzdgn?oH-#@<A_ijJQjp1fw5a6&`
zBFVtOc7W-E@wZ&Bwe|MDW^ywy9DJEBdaP%A^<xGr9)`BmPd8ZO7#aFMudI%bGJX1N
zzwBPg8K&9SIF_B?tg}1mXqTvV7y|=nkJ;^~q9=d%`>0I@O+vn29j-3K$r5<_-rmQ@
z`tvh0Pd?q$oEsz3lC&`+GAuRq>cXf)HFolS1zn3YR^7ULSJwYXs;Ab=U5|Gx%e3fI
z<~VeOQ+VI+yYJ1+%;f$)a1AVo-Co16D{;lD{=^v>Ca-p_Q|M%@XJ9zMy(cqLr1jI!
zJsMr+_bMKP_P8m=eV)Cn@|@-KkdU5;#c|V8K?ios&fCSw5Wx3~$ATw$j)zL!*VXZb
zGRHqREjjUV-;IBNe;cy>a?m!NdUlp+_O&&Upz&0n%R1s;cq8IdBd?v--~Z=`u>S^~
zaE&LYQ<YXNn!<gw?dZ0*MT_K*MVRwk|2*q>?`*^5V+GrbmstrXMH~#cut|r*+r;-d
z_s<NKs;i;lyWf4d^jzk6V&t|zeQQ=&l>LAC@$vEc&+B$?%ei^!-o<^DpQp{6cdx4}
zBR95oVSs~xRUfncN&Tl5eal|<_3_0$U}Ug4e|poMn-@R6{{4Qweg3_p;_)_no(T5%
zUXIzG7powkQQuN>*q~(Y;~UKE(Y1D_Gku<Yc0Fw(*tBZZtZACwlag<Ltf;xUDb@Y|
zu>^yI2_K5*|DL13(Uv&HYbj`9Hk)hU?{9CVZ=0k&@0)9L-hJ`K>2Y;G9~`{4)O)>*
zechkJH>n1*mf8OOa`|CE#`$%3_b9k6zL;ZXUHa<E=X18@8vggUW?wHpzgFhm?}zJl
zznhd=+0k5GRmFE+aO>NmzFA8%qjbcIWwx*0eEIqJsr`G_t~C|l5bJJDFsS$~TR!K>
zm4%bH?5+!(y|`w5QO&7`S{#Z_9nUL$FSGH8g3jt#9ll=fSDN9mO^a$CpR;ba2wa#@
zaJ)}8`}*2qS@$VR?%lK7fByQ-n~~Ac&v(3g+;6{7`q<LxF-BjQ6*xc@j)kd0igc>&
z@lM^{{PjCt_N_OV8v48b=j2&ZcXr*E5?*<P?NF5%L)*pN03#g+1@4GOC!J4|G*6sJ
zx++rqeb==2_4$YT>pC*noJ=0Z*KK&W>iqRrwG2*fZM*nf6qt3GXE=zgzW<-W;(ZN+
zVne{*N0;u!|LqcGp0LdFHVXsu1BL?(PafOf;mWfM-CXR{cW;hI=+)ovcE9g6zo#+P
ztGBmT=J+q>e<@m(Q$TI!)W~O*ao0-&r#$*7alBCH^tP?rE}C4uaASp**S>%Sr|#a>
z42h18jt(z>DjKd6xv3?!Jw#5>|A_dU;&YbI=YVEJE2})Gr+Aw4TrULG#lK#!PK{io
z;T1NeLg(D39MA^R+s-|Sp&?;?Kkgn>Y*LU(HB_B{{`+J3|34OWiycieocH{k^?zge
zJ^$-UOG^tm=6YJ>U9ihY-F~OY+uQr}?EHNv3+H6cdaUkqV^gNF>7Pa6ZHZc1T9Z$@
z{G5N&=bGG~vme4=_;e&LowPD(<BC;XDxD`?KJEE@&i3`1m+Fc8O?=PKG)_M^$Ff^L
zw&p`Zw$8Qh2Y<i6Eb?^6y6oHYo-1}eiU@mPF)MA??%i5it7EQj^a;Lf(h;B`ac5WV
z?SFrN=k5Q?*Ou6}Blvh>#;m&MbIUE}=|B1W&tbum%w6kVw;7h6ngZJY^yuTSHnv!O
zM~=|YuLj@PnU)5<<c{Bw`0mc*H@j6lFEyxMKAH0AZu$MMYSp!SYge7We&a%d^|x8(
z*LJM4&b+kb@$Kt^C9&~avqGbzXKQ#(%m@)^DY1$T4z4~rHJs0IFRNmT#4myRNco~E
z`z8ODmVf}ykHt<4CAivMJeO$f+LPnHGcmE$_w1+F>!jaqef4YqdYSZ!*QIjL>wZ7|
z)%)X;gd7`(;;d!1=aVh<rl01WmSC~QM5AY;=^SU@r9le=Iu>R&ibq97xj1SZ@4NhR
zioL)Llgvl6^Y=sw_D)*w3rW_0IgQg_&9*Zr%lRC`9{9gHHMIWf)v2GK<?a3-?)%Pa
zv#~293j_BA7FVtZI>}RQIC4%Kcdv80EMXn>+s`rg)!zrU&rcp-cK6G628OV}^!nH9
zZhU{&Cc@h=`-By52xC#`jgwBZw%*#!J$t*><}?O|CEa?db)P2$p9+|;*lFs4qj3va
zVorOPix+8LH(4?9-KHul0oTGyOFZAceS7z=ZPNjHn*s&<A4hc=4t%zWy)NkFZ~OI%
z;pA0)&i?-TP9MJA&X-@qefC(d^!|^%`A>>0rzLi`I+gl<-F)75d+zIP&%^A@r`%o_
zVq~hcc2R%7il=efoUhC6|62;IxU(zubW5kOaOV+^qgR&s&HZ&eeSYqW_5H_%e}8|w
ze)W3ij2nh)ia674#Q0mCpDHa6-qCP1^M%igmwXHlD&>;roPPS3aetUh#m@GN%AS|D
zWCq*+zIp!M@4N5oo?GAF`PVys*Q-^l#q?q<692FqFD!|jp6VGmCB{sdt42XWfMw#s
zmwT(D85ovj?*H~H+xh>QC6^`VJ^x#`e_7@x9cG5poXV?KZQHsvu}AuN-_lICNh*Dh
zW6m3w>|K%>zw7O`$9xI0t`;);p3TZ$7rpJyCY{qJlGDzn8ExEmV|Vs_U2{$=$7Pvz
zpU)Uqe}DJXf=@BycA3(|9J%X%TJ`T3+&Hx5@6L7BUj!chms<EszipxSEH(xMp1WIg
zKt~0D77c%$7R}UnpySOWjZ^hMyN)uQ-qg0xSf{$^*6&0fi8jsWAC*`Pj~(vf<a4!~
ze$}KmEn-$$SF2NM=+%xTGkCwR&r}h*wk62lzd!Ls^6X=Al~*q%7=--u(wcqt+m|n&
zY`*_^+`oOxmN`G5UDzJ2!f!kbjnmI$T9?UuRNl5J?Hqqy(BI$TN8|rr+x6P|<m>gl
z=QHojeCOb0{9)0FX%e!hX0T0pU6j_xSXr~7Z~InuxeMhvy7`VfD-?t8H^|=hs7TIQ
zmD9kem2{pdf|=oUe*V7{_t2M;lQmVCJt}XugnKZoV7$fF5oB}jj%CvIka^D&d-(6R
z&i(X^|Eb>UO*)lw(^7Y?T9vh-$%28w_p-^^DYHF$j~#SbEI9xC{rbuk&S~f8{e3do
zAJidSym;@reR{LchJ}SlE&F&_{$Ig?j{;6D3M~Q$i*{>OWU1TCKhJG5|NQe>yLiR<
z>HUxM3I!yR8=n{Nj8PDnkb2U9r}{(Nm*$T)`t#3+UJsf6IDT1XU)JN7{&PV+zAa9H
zA-=w67j7$-cpRd2_1Z17v@<idW?z3=RN1q!edDSX4>#mW9h<jpTaMXflWm!wo}6^P
zxo^=4lfx0)cn!>SxfvJ~QzF7dSbQ&YwK}a_GQD20W6=t&S5GQGpR<0y=P~Cao=6j^
zpQpn2efo0Q|2a2nTcUzf?A+M=y<e}1hQ|~t&EBf>`sMQZ?_RySv_<Ifg(i(nI?`P2
z)8lrQya=shU}zCI{`s)iIz|Sb@8z!&HuCp9j_51SiJp|g!Fbx}dfe_ct5#*rm~HR3
zNoRN8X@fb>6Z;<LobEdQSUIB7PGY|QR-eg>GG-+*FvuNSJfXeSvQL<0-R8Y}*DZ9E
zS=eLNaUoDo{MYHU;wB9?CdOHb&(F=QeR!xfc)8EdxB2zm0!NK{bWYEEJ!{#|W763w
zo>o=nUZ84Pp(D6^zSZ2WFzJnXpZ|WJx|!{S(sPxab>Dals@XsTEIGHQRy??#cZM~h
zc}>&XMd?Xij&`C2I=+sAPm0+8Ki#L<Z_6yu#KD@kNA=%id54~4+gct69Tty<i0=#r
zU901}?o@KSa4-bazhgbh%g$zV=*zR*M{6br7C6fUmzIL2#P|Jun{VA092~v7{{FsG
zr%r9nzW(*=*U&Jz-NyWmGTV(+_+M{fRpe<uT>R|Z&L5Au|Nor-|K+RI>-pH4C#me7
z*DYY=TYP6np}<1>|3Bv{vR%x*eXZ+gic+WHHr><Pa=R8qv~{{DEeyEv{=0V9oeLKX
z^6%|=dV2c(y5H0F_Ix-L$eS?L)Wqb<)$6Z8gDOo5Q@nn$%hwbrY1(hgwf}fTIC^{D
zRTEu-51VzQ`;Q);cw+7LJCDBqZr`fewMgc+WDet%gFO$-r7mWqJX+#;d71Ctr_-YM
z{kpn-?iL0yh6B&PTleXDDjk~#S}Qqkj>(k(jT8yC^Tjf!omymW_Z>}A-cftlpyciZ
z(WR;R-l3&alcSqeb@{)SzJL4jY)YG<>$KFFZGv3wtF*NB_Iz++a8MEYc}RTU1TVF2
z*WTwlioUL1H@n~NSBBnn>6xF^!8Mcw>x9H7pY@U)mV7wnKCiY%yOLvJ!L=#B+T|wf
z`zyLDk7rv+gKY<+Mq$&j1v+1X$~c(5B}CVKJ^ggK#`Ks~#Z4_UPaW&r(sL<KMvLQ<
z0K>Vn>YsIgpE|r{<z>ci3>xwb+az)fB^bmRmTySDtufEu(5G8W_tVdsnK|1cGz@rx
zHAHf5*FBl&?)SA&Fx_HOd+8^ImSz6)?Mh!=QJ+^+^nG1yY3bJ3*t^p*jZ8KtAOGf~
zCd|Xuzf*A5GTGxhe?FW2r*8l2UF}NoCcfHTN}iVrb*wFv)coe`C_L;oYnfzQVCYek
zv(svStI3Cl>%?A{umAJ0nVtXF-+x8?Hn+FEewDR8e%~L9SMO)dn)PniYw5#h!(^{<
zl}}dlon@SUPSF3kec`0t+vL|NNtMdDhla*pkDRtKSAC+#oSwg7Av2b()X+M+VcqM5
zp6KXk{T&aQCf=$`Pfxd-pDd{+!X?`68aa)<JLlX?<MfEVD^9(iyl{WYrbQy$t-EgR
zTIxMru4==^jUSiI&ae7-RQ&VL8l`zNOfrk?<_Cw~Z|1lA@^$_H!x`p|%HT+{$a^*E
zbdmP`0-@bO@_8L|tpDHeZ`e@v@~Y*0`=5vF4=-zcE5pDLZFb;k+#3;wyk{SeUpX4i
z#2|3|w74GA?6PRt>Yoi)=APx`;9_84U`*S>ymnuwFatyH<7L|ndE{QaE?B>`*u{Uk
zg(AnomBGtJxmqK1?pZ9mXwp++HT5jtt~pAMJsd)Zt!@f9nb-XL-2dl!{jR>;$TG9Z
zGfh%ACBBG_jdku!tekiJ^PwGukK063EIGBbwJiE{r+Vp}KDFu4hMau=^Myw?aJ3#%
z?zg!l-W?hilCmkX?|JpE-N*Xp7hLu=myMS+a1C56Yx?15P4clG$*Zw4^D|7k1QuyX
zCBNAz*OKu1TJH6@>bDu~SDP9YoJ39=F(kaH6gX62W7l-sUv09@ab=dwHr53*&OVcp
zl46tby!>T_Tj}MMUnZTN9#in|r#p-1a=)3A{Fa8TkGyP=*3-T>DR8o=>iqM6|9#)T
z|8bvnUvjAsq=cK?FxzCFoN{%i!^?;42NVo-*1lb^eLX8DmwmRHY8L~;eOB(txw${K
zpJ(D}==E8UZnLIno{WQ;)83=k0;*TvF<@h8m==?_f72{6<qO_^t0p%v?w!Qlz^ZXC
z_P5%O8bgMLG>KJ)Z)7r9<yaUD*ReA&TwuMS#VEX6Pi1=0@?KVMu|1#9%}<R?%8>fh
zlzSVz25)-IJE6txSA^y<aV(r^oF-#)qfH|uHu&=8yUJZjTBb|5)VdZ4SRIvRXIJS;
z+SyxfHoG{cJvAcvhwg+)C!Z+y+e|u{mg?!JHrd4WYf1Upxz_KmMdz#5zUgCjTCr@|
zGMTuGyv^b)Z41A@zi)r*cPodPnVCY@CZE&Wa%Uwnv?xb-ZcjficfL4t*0n838Zw)7
z7Vq3yxx~y)XOoU7cPnFZ6KHn-P2}dFl}r3X7mHr}wr$(4T~Yki|9_sS@4FXu2t1Z9
zpw8qZvF|D0`UyozKfnC?-v47|>a5l8e?R*bo!9aA!}Y!2|Nd^1UjMq{{n}6cv+{P$
zoNd6yz`~GLVRgW<ubF}2I-~00+yB4K`n2Jd=VV6NLrYthCTiz0F(@8oYG_QasI6@;
zJ93Tp&)1a4;d#o8Yc8K^;d~r9Ej9AmwzsvvqiX8v&1T=-oPK_#o!%oKx1@;WZW<y^
zB3jp(qo$oLiZPolc}h6<_(^fD<<D&me2ry}C-&%GHu7cW-CVPN_3Gab+vWR?Kc47u
zW7C-!J$27db1c*2>;D!7inza=alT@*nr~5zxKqT5=d6w&eqP~~Hk;G)*KZyVsNGj4
z)0fJ4Y_?gh)I{CvS<}uxPu>`@FMy-nc`bXiy6?P2t6p{F)a>xNoHE1lI{&_3uU0>w
zSNrYUTx-UL%gg=WzkRz|clYMipIgPl=ALO*0T%`mR;d?RbDVFSF3Z|qf1&vQq6PZ@
zKL3~a{OWdTA9J&3w7o#j(Y5)t>if#I85k5&>VMv{-J0jLt?_uVg^TFlxTf^Y^UgON
za+i;1-?ZpR7&{}w7VZf9*H3wJBp4FdCH&S%*KcZ?ZMjg;fyaPN!kOQphw;FlGb<me
zcKg4I5jbv?cV~x>TJp_pnX`7~?dZFF=gyw$@9%<ZV~))1IkLfz*EMj%b3>Els4xu~
zuOp8yUAT5@a_Y=wFE1Okh3be2Hmy3Zep<+BLxc|B$DUJsG8P}c{I{8VHZ3)>@AxAT
zS5vdT%#0QP|2(%Z7pl56|KKv8nU5;-DmTVWORTP{x_#@G+qO;l4o{7OPH)=yT(Rqv
zIM-~m+@jd;N4Ebt`0MMo$1F^Z0R|G?M=R&eH>f+*ng8vF#;Pa{zFn^jT0Wf8UY8+b
z>~^`U`r8{vj;~+8&Rn)L_4Ko^@^uwP{gc6?5J@WpxN0j|7c^`veg4h#fANclHTmxk
zipMdT@Y>9Iu~C6(g7}8y@;x7YDjgoLDHc4ORdsTk?t@B(TMRcC7+u}I{rmf4a_F9$
z&sH)RX`HFz<i6m@knv=78nfull5?K5cXm$YZRxkrIPqDu{J*ly!Zr!!ZKrIvo_=5B
zCH{Y6YURB>Kf83E7yZn<yj-&F;_chtpGoJ-*`*!0sVBm=x5bY0*ZbNfRcq(m`ut0~
zQ0>SDnd_yt>zBNq_xxkihm{)pbj7;=IVem%YhV(4;<@t0j0}#m8yFatMSYF4Wq{rh
zkoZBy{tn+$bw{I_OEROTEp=MBB2(&k;T;9<qhGhz{rz=ZzCK2%HEH7ui@wJe+a8;k
z_U`?5E8AXl{WH%4g>zn82{_GK7JGbaTg-AvuGV8FW=1-zS7m8UU9)bTm)fM)*Vam3
zUCheRa`@r0jmf&FpH$x4C_C@*_jkEBH>IBD%nQ5z_3rNS^h=q?OAXmLoH!nC$qaUX
zGNZpaH}X>8WR}cX`yPM0y?XVkkkGHc|6a^+t&D5~ZIn6QCwqKv{It~E<L6Q~P12d)
zCYTE@rR}ah;nrL5Jf0_2{&)WVjlZi-^NW4YHNK(rVG+XzMJ<;|j_kSzW~$d~_WUt%
zH8x&#%#>+*vlxS9gBL^KfzAUi6Sn()pL})WO9S==%rdiAIUNXP<V!R1d?R5ub$hV9
z__7sidSrPt_)le>J63X6<l%1nG->xW|JN+ic&a)hW0n|;AVY(|uK$hfekrkEg+CtR
zUj67}g@MGW6r+t1@+}h{TX;_DlX&*|cWLbN%5$4?W-T)~c29lcLE+`Et&YuDrg?f(
z?(If_8_u(PHzpsS!mljX&FZY!_c&~QWbuzi&q-4}R6^$WKX1)2nRWU(@8OCk6Ww!e
z%dKpdpBAdWZ^p?K1BO+r(k{(R3QUd+lk@v^G~v<5AG1vJzkL0+b6vN<7M<D4UjAzg
zziXhtvhA%*m2CeEu9gXLe0d+{yxt|SC^5Bt&c|~t^WO3J22VQk*@of3#@y4J+>-U>
zYrh1l2xaEv$V^<j)Hw6BiC~M&dGAeovahduJzZaZqV9aH-R1A!y?j|Hqb|bdIf+BD
z$3^LQjo7h@x3{*ww*NC>*~@F!wtakjd};|Z!-gN5jut;ZW6SGYy4)-9vd`rw7JbVk
zTOMrqHRb#q%i`bP-Y(Ku7PPWN&D;1)pRDz(SFidayg&YsX#05WcE0}3H=F+1uUfr2
zJ0~Y6JA3WAl~+yHR^HjM_4U2%yu5EeYmV>T{d`{ay1i@n?%Jg_)ys0-;m<XtzP=hF
zR*l9IrA-Pt@%#QfY?t>_5fX8o30n5T&|rSAA~<l$!Ce>SSr2cT*Dg6LQQ}sijLnk-
zL&(^@z}0(ydwZ|P3v;g8C||Svm%W^m$l29d#lg+H)p;4X1z2Zl#W*o+%5wd3Ve^cx
zQ;gf&c<=fye_0^G;P7)*L;J$6qPg=9aoi|MQMna0G0`UD)%=`}<<g7Ns^>5&L|pFB
zj|eC}_*1!}Y+*n|;FP{|ey-C#|D2OKt8V}Quh-+MGp}|}*V(rvMC<F<Z*5MB^PYeH
zX>*=?n(2q{$0w`%gU{Xmp?v@UzuJ!#IT7)OX`64x?k;b4UbyYrwqI>+PKxot(Yw>X
z&zm)Cma^NjV9oP~MO>9r5_?2lB@e#;E$VtuLY#}WC86^4nG5eMmif%w^y%kw$u=`x
z?b#=P)MVwx=0-=~zOga+H1nZ{1u8-lT{3@f%l((okQx~|>Dt=p@{_95{pQ>0PCjYT
z=N)+Bvw<t`oW$TurF~DI%{Tu4e*d?vhvoNwzgK<vrK0Inz00MsmrV|vB-d`tO!vLN
zt#tLOUyCkgSk1M1G^^(6sj2$=|8Sk=TP$~?aL(53>s^Z~zWu3`ef##IhssQk8{2HF
zudPvb`y?aI!4h*_SA^^7^^YA-Z^;~gXmRiP=c!(*mpAzwR``Cj-C8&)!o+v?I(CCg
zrLqhLRWq&mZ9Y7(e10Z=SIJAxcZW*vPLHec6gXO=w|vzpclq2MFAj0Pe)Y=jm4*L4
zr-d6bFRR4~@Eo3yx-&xKS<%kqW5085*Zuu^9W+x_pt4BRG*BdIV?}WA<vo?3m-*SI
z&NN-F&ZX!mz!KQPaI4RD&974*A0IzI)42NXuJ5Z?t=7GqlLI=F;qm<YmFhyBGVTmd
z3ugK}+rIzr+l2d3XXe>fe}1NW^{T1u-MdpmLm3+SzHJL#9rtJU{+;t|*KIhxul9G)
z%PAV2v%-RE_sx5!=Q&9~X2%B?zlTpa*qT8zCh~H%SBh-|Cm9?&>C&`l#q_wUpTAyD
z=U2T|ZE<>&%yBW*n+Cl}3mH75#K37;xp!rU+5b<^t@l+fUvGZS{>SVO*Y`=yFtMI$
z_Et)9`ssvq3O5{#3`FNzygT%n&z8IJ>w(opGo~EADR+orM$$<ZiCcPQK93*YF7a}2
zOjxJ9RzpDiH-mw0)cNQ<0jD>T^7-kPLTWCDTe2<fj&z&2tiJ5!iFvZ;i+Oo@84fW2
z{_a25F8A{>->+YJRb%rraw_ug?z(p`Zdzh?R<`Z=)6X{P9Ok(uu=xMu_xu0HmHYFX
zo;hT~G4c7s0u`A~7ar&O&%Nf;b$4(3Kg*RvvF|ZgtBvpF)})Jta|F*EFOM~!eDX!x
z!V^W=*{jdLmw$9j-DidXU#kuO^P-zMX3s6kE*O~Q->cDRJG$x3p;qqsmCqzkZ<3Od
zs;aI!B^vVe>sS4~Unbpu@6Hh@vh-KY$B3K*u?jAkQHCN`oANRbxAE4t>#`R3Oj1eR
zY<YVd(?JItvB{#Y0zdXe#OM0H6<mF0`_`?cC0qEnGkR-?e6uN!_wHV`YOn2H4#&u8
z%Y9}R9Wgk6xHH9Q`q{R_4?n%GaIuqh@|c!-c}vmGISL$$6eifLIXsusP=}#mnW*k*
zt*Ks%RC<H{=ifDmxqfp;VRCx<^G8R!kM~NK-??~U`@O2upKaQf@gDYBZq&=md(h#-
zl;dIX@qepoWB(rM6mG9pS@(Jxv*f=9`)lHtOYa`8IM~GMuCI0O`DguoKZ3HeU*Fj1
zTU%ROw?BT`(x8=F3LYL>wrrWO^;F{ti4svOpX|{4W^>q}{q~`ncXu|Izq|9aa^7Q$
z+uQR%Q)F$t(*HiZSiJpC&F7D;8*R=<?=E|ry?*by6<!Jg5(PXh1s@-I*Z;aazi+;Q
z-Tc$bgI{)ab?w!yo?rj4b@eno+ef$Cl5g#=|9_bOzh0E!+qW-ejmvtHZ~LA->zh2=
z&w!`=(v>S$?tJ)p{{P3D&lwJ!Oewmv<C*O3@`!0$i=KW4t#wFD)!(d>J!9FbUl!B0
z=0;CB(Zvq#LiFtUaHjHWcpUGw+%q=+*sWwf)W2)HaQA-R-|6+MR;>8);$BUE^dX17
zqKDab)h{&j)>%AQwxeK*nBBUb!)~0fcP(-_&wAjrqt*k9Sz1aNi6?4mYBj>cPE3zy
zWRS4VO8-7}ea+KPs?+-=t<~hZe>OL6`?js&{{6d`C!bDJjqGz<wC?qjPnBGXeUIDZ
z4s)?N-?g=EQs8-=&~<cCrqoOywTT`fVPSr=&EDS1UjNo!M}TA3Jn8PE6WW~*J~(mh
zkt2s>o1p7OgEI*REDr;Moz?v3z1g*H-D{cSor`98s0e*La<G}5Uw(7a(XR6QwbLK}
zVE)aoz_qgL()H`tuifer;A%a*GskSEhg6&44c?~57Rxff^=o{zv0t;YOvXJ_v}HnS
zq=3`uO<CF5vDf#0KKH-)h{vpDk3aq>h(BIpb+oW1Ha0doIyyIZZl+XeY3b+Z=k1du
zP8*rHvNkKepM3pehjc+pz{(}5Mv~V{PfJF-UP^myknUu!16uvbvG7y&`^v?Wraib(
zW+5~&#d7-Tzt`*kUYGy><IJzGuiK*=-&mXjtrSi>D}AvmV`0Dyi^8VVnGXvpE~bn3
z9y8?kE-yd-*x%;k>iEA|_xII0_rJKk?eCAr{xUWd1_C@g`d(MbF*t-?{e0d&YFEC|
z%$gq$+sohHdb!KbYA#n>(@dXPkALXb|2(bIV7kCTL4wo0VqUsLTVh7)jEO&H&6>r^
zEq3JBFM&nJ{AKRnyB8N6{QAbX_x1mOhprCeU47N+SjFRGz4pIv?%(_4k@q5vtXbDC
z-n6{&VArl)-uipDL|ifP)qeiy*WZ7-v(4?l-AL|qN$RLBi7mgnD)ju?n8?u3nSM)W
z9XEZwbkg&Ow!6RUM3ua<w{X6G<3`2JN8Xlwyll?Z-`>cY*Too3>^T0ozUEuxVS~1P
zvTGwsWW|$x0!4f;JLlWD3xE=^q0ZO(?_bY(uq3E{l&{xV6De%--ni6$|NiP*NA}i~
z=A07w`v0Esvw!y;-qpWm?%DQr#!F+>(@PDHG;CAcz<l6i^~xoWfB*P&)mXu-M8jc4
zGKa#G8ZNd?_CCxEFCF*KJgj{E$I6^%XJ+2t`P`a;;rwT>S#H55Ede4e1r{=Vt+}^f
zy?dwm<TKCV3nq_w7S-oAu6upc=a|&80+mVnA`yMXvEc$OtlZ}!H>G&~Pk#6ErJtHm
z+q&=HzI@nI@Zw*&ivsBWA^k7kzA!LcdU-}5`pX6#=@0Cme%AaHo0KNewQO7N?Xn*;
zI)&Bs;`i-|(BWV@e}U)pri&RSGd<c4C*Iy<(Z}EFY;&I9?EJiT<%u5uLqu<HYd1Z=
z?d^+QapCdzuY(S-b2|9oATzt(t{02`eHXEtf4=nY!+m|GTer@8E@x4&V9}x=5!dUb
z^}jC9|2E&y_wuEeJPZjNt_vpTSobZ`xO(-f&grE=D^rY2r(A!u{>aP;?X4PIic2)K
zP8anhFTcDpX=6oAVkU=T%Y^4Y8Iup(_{?)Spw`Yc@Y>qw>1UsXt&K8GKR1U{Sgl9i
z{@)ATu98^$f`tFU{<d>ZKYJx5Wpm#9h;V1cq37RqqqeNLbLRCGttX%R9v^x9ae92+
z%w;cU8mIfsv#H!5BF)h7yt4ZHyV`$0pUWQabX(k7b8yp|Rj0aKj7$>`wJf#~WY|#p
zI&A;_{8?$y(Z9F648FYbOOK@SH2wHGt22jRt_-<kbh9Tna*+mCQ-zG~QZc<4iSDCz
zG5-?-wRiQs-nDMgDxJf5x3**+@0&Y4rsyMRW&b?sspp^D|9Y`_ZS?l8MHjALw=TW4
zCB;ayE6J{YOK1q_0Ge&rwk0hT;9#k)+O>Lh_MwL-{xP%vdp`5O<?A(@)6UJfxj*))
z;=Jd%cXxel=C{)j;rdv?q^NQ_=)n8)shis}?-ZZ6J?#6;>gh6{nUhYY+^c@SH^Jb>
zy=#H7!ORR66%P)adOrXE?APn%A602IDeUT7{MyRNK!U5SJ+jLKlJ;FpPS5>)`TzCL
zQ>)K1=hoi;-?}{e;?i*U{a+_DvZr6>{CuF1v3|+tJtF^h<W9SLnVa>X_bUd*2aFGH
z$T6HKZs4A<i099joM&h2e|@`>dfhzEVAB2ge|PWyjn$i8{rBtDt)-<CJyL#uduwWH
zy6$nrw56}x)|}|lG3JTZ5o0^;@v2^TmXB(7c6R%1X*;=Y<_1QFg9)I6%m07i|8I~`
zaH>$oQ9w&e%XICD&oSlY*Ef7CDiJu8V<yejI&0SKuA_@Ix}48D&9cl+(~(P#)SKv|
zz~LGhx4*77K0ZG6>Hlx;yFZ_^&YV^Es8hXU?~S{$9Ia0O5*#KiIk!$PauSPU$MMH?
z`|A(9RTtjqVG^V@wXb52Ou6(g%Uj#lYGnDB_pj05SQzBF|Kl;~_xpao`?q<n-*U#5
z!?9}&W}i%8$jW}bYnPSs#1D`A?c<`OZ`VgC2ne`d{CsEGvt^9&?mZiy?>d-pqIB-N
zck7ZC-nj7NrG~Ag<+&CKv11X}OGCeIlxY{Zvmx>D!RECR{Q4p1H{^I;W?<l0$ohO<
z^~s~+@`eWv?^w0VN~}BcXp-Ih=N5KT{jOiV{`TJ9>eJWO%AEdH^Y7U+wfX0luhKeR
zD3N@6lZmhQ(xBSfTK4GZ;FBrA!NnRPS|VIOW6E+a--yxMo^o<hr?7h8jhHzMfg;TZ
z7d)?=J9q9wkCdmUo?l-RX`K2><ak+DR@R}12FD9!j%UuAb~bJI?%m(t-kyH?>7Pc0
z;~(1=ig&wmEL7+So%$xVTU@?2-sb%K+xzSP>?k~%v~hxdfzAC}w|*U9<`?T`owcko
z&Y~jW|BQ{k?EG>aZi|`o90gn%6c`R%@NP_45OD?6+4*ux+r2K%kM%I9ad_rqjAFdT
z@|{c^Ay=oLPRqINr#4AiS6iyLYToloIoCj*!#&dG?_M<Oay<O>^fYT=)b_I6($cA!
zkuytXJ>JpQ))t}j?Rfh9+Qh4?X3d&)tc@)+G&M3z<Y=kw@r{#Drj(bLXJ=;zUe4$$
zl3Bj~{I}nKqqpU(T)XzL#BBFi6+y)<kG6@fj*IzvZvH=;Z7U-$cP&e0ZC3QXJiqSM
z%jxlTsn2?5CLiw;boCUdh@5tM{w$}37cO4Bc>8wr6|bE+Zj+Ym+BM5Z?R3$dZEJ7O
zI%XPQb#m#|t5=n6KdK+Dd_MR3<;$CskN2Hg<>e@{Yj?HI;h6sif19|*mftP?`@d<{
zvYmyG-3}XQbUm`@OPtx)*LUib*7?tyZsvGi-@SWR_Nvu_PHl+_EfLdl^YZxka_0tv
zM_M`-FILt3^11qZ&D+~S)zy#g*FU})mT>bcbDzn*INn@t2Ax#H1q)6yHrP6dGcY{*
zx%q&)xTRmdwV5viV*$efAv5kupJGYnw~fzUDes=a%&=zLxqJVMzqjmo`0nT0Yc`&%
zBsXe1v|IqKct2};-R9Se#jmfgzwW*C-aNTki88m@7}%KV+EPF7jM*3=v*xYy|I-Qc
z9%p#Idiz%P+C&znI!A$X_WzrXcI$%{<u)WMwAjt}zih%`EO6-DIltqD3NjlvX@Snc
zeEH_h6cx|wUjsBuzQ|oLPCHZaxYs;lT4H3_#8l5oiY>3NuiyV_)oQ+8M~>RRujBXs
z`E+`I&8L-nb*umX`8I!5_A2gHrt_Z#oTfdUaqxHF)vMQk{;9k0-s<MIw~49i6kJp%
zbH-lR)?PhLXXl$wr}gLCR)14a7Hqvxa5*Vr+S)a1zWn|Z|NB<>biRAmu9KD&SWNL+
zs?btfTPxr+?|*lJqEkm=L|^jf%EO=cEPM7WVSijg{n>LZ64P=ccgDmCuuMzMoF&G>
zn4G`k@7q(4CEF4s$`17SoG-n7`_`tLIVMtHfBzLwx@=%&{YfI(HB_;s)8&o<kFWF&
zjy=0pT{7X}ukMW4vuV?&<;%k_dvS}$ReZad&i}i`-F;=qsnpGO`{k=|Y<!zwkZ}83
zbpF23z(B$7qdK<@dGBt~VPH6Iz;in3ys+!ZjcaS-#918!uNK{V16snD{BPgs6r*ja
zZ}0ElKc^y8N5rD9`{*wNHl5>YlTUgEtDT+{^Us5SM{9-7xk8;|H#X(C25w2ZXqBb%
z^s?&w^Ps8H(yzR;!oK{jS(Ylf>s{r%*Od<oB0@vE7TvEb&$XNG%E7s)!}k39@AAf$
z-HTQ%4Ub!>^=WqgzL)$gS+BDupS*G{_x7vTuUT&|)3BQ9@$KukX_wn9`yN;9i_n;2
zAI8AYmuh%yk;W>!W2JXry?T|R6c`*V$|IK?=`ip4`lu?=<3;khHx6vnIsdV<;?B0U
zuVzUdHu(1DX6=Tr3deRtXk^S%J6&WTp*7V@=lIOFbyK};j$brcE3J0?b8AiApCg>0
z^{1CFv1L1)p04k|{PItyi3>AB1HDXSKd?vLz6Cl0f9Cm`XB`KRCKY~tbyeoPF;DV~
zw!{}tryn!&J^wXjf6R&J;p^khZdenhbIIiFrZuZpskFI*D#{}s6AvxiEceg#dhGXU
z+wwjBJ)Bs3+iups{`=4WZ&FtOwr8&P{FU-4+##3GeEKi3YuerI-VAaK3|=}LoNv71
z4GT+~Tzl0wIbr{<X=kdXgZ}?<PT0V(<J8&HZUzmdC!U;~T>okEd<KS3KWi2SGzd(~
z=Q;hq+0c!Hw=DZ+{oJKfwZr+g-{xUxSoSjcTS=P4vu1ufiFec5->qCe&*t6pxWc2N
z;;|(c7uF~BD7G-W70jAFd;jmd)r<_SPL7vNZg11<`egI|h3mwp;S1}-uE_uYaXj&?
zS<8jbHq%o3XC{>$mo2|j^?I%I{Z9)Yhlo6#aWlI7e(m?W<@al+Fg`xkdwWaf<AU%1
zu0QtaNSu0KyDc+`;SXcI+3c&OwMSN8N;^L<Rzsxx?JZ5ur0nd~_vH&>#2Etmo&}hk
z{a90(c!Y7Pmzzn{#oM=Ee_q+7v0_!x=d<Qluk(Ma{-<9t@A-~(&v*TEP?&#u<Kkd@
zRWG5I3m3lT*om*~_#_j)E{KgGW%JEX?i2q$xxVGEXQ_!(iQW9?mT{p+GE9E8O6N(O
zI>X%*5c;?9j_v&O#yri2b|JyXe*ImUqBYe=^VEXa`4Q6&N?gBo^;pu!2%C3ShhMxX
zd1Ntdsbt%t%s>(Tt9AWr+KwG_TBy*Oq%}23V%eYQ*~?xQZA*|my=jj^im{~06MavG
z7V)@>hb^4K|30+aSFH067ID5j?>XqEq-D<&XQdf1w5_X_Fg7{-naMR+#HsJG#k$uw
zwx!<QlKQdf!OnLx40|`Hot<Nx{y@K*?|9*zOG~{&Lu+5XT%LZ;Li^hF=iEQGCT+aq
zvOuO@NBtKgL)X!!^UG%~Te`~2Z1&fmHM`bncip;v-8}KokMp(firqEsZ8%Q_2mZ6k
zn)QtDzY(j`kEQyxFSqmC%XA;Dv5PmFxkS@T<f!?*n&3%GBI|el(`(rfaw+$An#8h2
zO1G|t8u2XtGi`F}Nu#r$mfW0nbkmyWl_tf1-foOJpKQ5q$xQ}^X^-~=RwN69dPE;H
zU9^ktuK!<pxYnL0KVLBJ|AOtQu2;YBJMKTDAcMi>g)zTv-G}M>)63tPM{U31cW`3h
zwkM_rd<z_3OzPilEx9W*c9YM)jOnw_KS&Z};O^SG_M=(Vy*0a}^XzK+<5o_oc~QPI
zeICP>rcCP(ldF}V&of^2e8s9)1=oFF<wtOTonx3WOYYqj&8|f}K~`2Ji_LGh=lOJ8
zzA#hZFc%B+vdqY7FK=v1jp8}Y)s(=$mi4aU(+lf!Z?AjJS8-pAt96?0?r*DBPs_W%
z&sJz{Mt*ksMs|jR*z4Qg7ByW8Ty%V6guL(NO*);EOj18hDGr-c{N-O{yEDf{kx-+x
zla?`ZM7GKHy7Ekqt$w>L_x87KTRbM^+zeBi=&>|tmH$x&2L`t80_83)HYT0p=jNGK
zA8cZEwlRpk{(0w|#2J$`yf*1@)!5nZSt=GX-yd{Si_Gmb$+oE}l^+_ecbtA&#B*52
z>fgh45rsbMUh@^!dChuevF^mC!>g{XTet4twe9=17Ct`q{a*e3ZMl7^LMKJO+4Mb5
ziFD+c7IDp>Cq}PZV3VvgLxaK+%~f~o<}91}tnh5{^D`^gu9f{2y-~()wr%yd-PzZl
zaUWf^>Xhv5a-MIR9mj?3_V3@ib?dHWW^&!(VWGFSmA+oP-DjRn<%{K(UKz9OzEn<e
z34GB1{OWRztfTk;z1@8NU*Y3pXQxh`+Lox$b*bytt*zOIAAWdvF}G#H{rASYrwe6H
zZ#wn*C{Nh_mz8qP!6vm&!ke6zXsvpD<0-$jb1>6Oe{iq*h`PqKx!(`}Hd=lE%>Nhc
zZq>j4>EG-6msWZC{=H+G^6dH%k+Uk^U+0qE_NM;9^L;sbYfITfPI*^eYMPmK^tfx&
zzl4Hw-~S6%%-dL<|FZe}*IeC0Z*G=$pL>|~Z&7YQ*<0(M_BIRO{^&?_Dw(_g)xQ77
zO?xeGs{05W$$aV4k*L|#zfAIaq3>k@mx)g;A}96TTb%B2(4iqQvM+VDmNuJoa9){R
z@iU*xCbw^a!0zf@yLa#MiA@K!8UL+)cIsHayf{yrl$3P(oYHFrvk$X2A1r))?D;3l
zhK;W)H|g}d@n}o%=*8^#(8R6RaWrY|+O==rzTN%(O{bf3b=iB+wNd{5{{NR>FtM$?
zw8TNdp#I;Ve>1nZ2gb(Q=KcBMw9p}V%Cby`1&5{o@v<H-boJF1pHL*@e{qV&oIQ8u
zyu7^JdR_I6kNpOY0&N!d+j5yXYFE9V@$$I41IO99*5&8sSnBHPzI`j3<X&AKKK-$U
zMDn!9GS_uq?pi2)F=I)HR^+s!n{s?}bDe9QeSN>)*qHoV|B#W(s#S6OQchMrpSL^l
zFx#v}-{0OgPpAmFUg|kXqf3mX@ZzHGW4+SXuUs*a%K!cN!j(HqruTe$K5<#5r_{YO
z@`pCPd31Dos*&Zq=Q77NMLum#JNxGC+rO9R|EsxMdYW(V0uk4#*3D9Fie5s;KQ7Xk
z`Ru@JiC4SyP8%JTd9Gi!|9<$n7i<hC77NT#1<jT}x~x}lQfb{z%dd;&rK+tD1owa6
z^U<vK^QTp+*DqZ<9<Q!loOb5VdH2}ULi{os-;O@%TVk*`{&RfG56#IxG$;4f$UHu?
zt8}S&oXNLZiT7tO*0t?>HR)yiFDuhI(!5Oy=W+^6PA&L%E1{=&XN-=RG0)-8Hir##
zPA}5v`tM>O!NbC|{G{xU3yD3OZ|0~?&dbhTu5rqs=M&c^oAcaF0fB*mp`oT<a*Q6C
zJh$+RkB`?8JN>jsBKdl0Wt;=YsZBDyZpsr+Y&bN<IVCczyu4g(^2z6)cdgsKE;=vp
z{pX)e2OG{m=WlhIzl)#G5!`l=JomY1b)2v57lpPBN4pIta^1hleOzy!jmbZY>#H_-
zwLZ~azjS{6H1BMN<bXF*&sppLc)I>GZ?gNh1Ds7iwkR9wG=b;An-n;bD&7QXe*N`o
zp7=lQ{mU0md(3!jX6IJX=Xycv=R%hGFYlXqp?BleTdVT#F5LUQEc0<$%pyiErU0FJ
zrfN0E#b2kLvCvd^6gaY+r!x_<l@jE><A+VpzL_63JAZ$4)c?5kIZ{#*tFHxTy{*n$
z_wi6`pAz>bolY5E!S{^j;U&D6-@N(y)<5!X_T4?43z!?2H?%)d``Ki<FV*{}=VSk`
zmVzvWzm$+%{HR4lxbxe0dk5RMcTR21+b7H*tnlVi1E)gFksF5u9CMPq8*VV!gtzuS
z(wifCUUt3zEW^}uM|&rqQ>tCh(PW_}bXW<LV89{Z*6}<tc5j*c?5l+by1qNa6ba7?
zzrxr%K_^)7<f1=brLw`%=lwDkiQZpn7t^F*=j*}K4GTDsev7*cgKHT;^&2=^K#W2j
zX!{Pt0g29ehoNbr1Z4gOs-$oia)dM~a6Bq;Pl|v_f{YM2^0M#92Dqa+niM)N%OZz2
zi=)7DYly%8*;ki8K2>W1TMHnUdpz)d_rLF}SIL#VuY7OpKa2hJCROikhHTQe6L?}C
z+?&wo;GrO#vUkk}qvy}sp4{Djt=8Q9y5tFl$P`v4agV0P1IY%Pa}C)1Kk3|_Wcu18
z{odzy8&}o6@2^$ijy95*RFG6R-+oKf+FN(8?%iJXqb$@kxySIBL~_sC(m9D>2AJ5m
zwa-`wBn;*mZo5|4c2okY((u?dt8*I=yc<!+CB@)!649?M4ktm(1ZmEeO^-nEa@IcP
z=>`cyghnj|hw*6ef>RSU64KuerA6{(qG0p(g+r6{-;PUB|2M2Y022MS*QxFwIMgA;
zHH)u@*D-*T@9%QaqaV%p{rlQq^F;a9jGsGy%9oYis1JEsRQdee-0Si6cfVeb*Jmkz
zpU`9YEx+$JB)|OSuq=3R;Qs#qf4ASOTK)d#y4MzcpAWAS{LQb^wMgNFzrX+AtMPwB
z*M|L03~x6)c7t06nj!49{N`AE<lg^*n<YR)WRiv7<}*^i53dvX&A%pSt%>y6pp_Pu
zmX)8+nu~WIl`rd+NbcD?0h$fJDK~c9`*tnf#_D&-{Sw*hf(lIb_oKONr<O12XE9tF
zHR+6X-MN!hf=WzJCNQ|nUZH$PqT`aCr|q*xWd>@mwlf@xdE23!YA;t6H+AE+IpzBV
zKE*HHQ#57DC5g-LzjC!E$+&mC*s<=MQF71LYoBY*fB*FJ&!<a5k63>njLq1)?)lug
zaxs3&k8XCRPgh^Gnf07*aoN9{_UCu+`Ycv`?8r`ed+WCreyeZlh;%V5n8I`Tf`oDl
z#~x9J1uvAiE4ld?BEEC%=+<IqNiddQ;jxW{rDfvATiR@%lV<Fj$X5H1V~VGk+AjNT
zg-?E*oa}hc_tKZ%^}lD{|GD=5?hEr$dJK=%71+pu%bOehEx+GaK6r4jInR+xz`=px
z+Kr%<DhGpKq-Q1>dtAQaAf)aTIfY5K#F4|>?6lEj6*c3hL7YjMLAo3=O9L#{1<iXN
z_2r@U<vHocwV(fco$%}C#%_T}dpvu$ik+K&%R_U%;NLla)tMBOu9vntod3)as34ZT
z)x>kMi6g_@mj*m*x4NWVXn1k+tNF1x+y6z`8{bx1knR(+;y~r{^M5~E+WqTEIzPkW
zeA3cTugFbaUdcTImkMRhfA-l`w2g;pUhg%lvjG|bL0T#f8?I$dmOS;yZ<(=f@J!)(
zL0($NKel8aJ<M;nDf2a(Q&G`7_kS-B@Bj4efA{Pp!($S^w;zTSxS#-dxAS&kYY^Wt
zxdw+x6IiW`oIHe<9MJUmB$FB&)YmoJR%M~0`ci?u_sN}CnnY8CkKf|S4fi_!QL}e)
zTzL9SAKy=Vw2Bw5V>o|N;3d=3udQJdmvIVO_FaDe-S)nGiv{=R&mAvz%?k?Bnz=M`
zVZ@nDI(_Hk|NnmxD;BkOT9B4^u=;%V?B0t}lY_cWs4_V)&k#s);mB}&&U{_msX<b8
zwy|W?TEQgM96OFRn}h-<7Olw+HW1@Ex$x5zZSS>y!5o&xo8M{2|2!pq??apXH#g&B
z64eJEL28IM?uQ;7niS;4;iAZJK!{O*AtJli^xCbKO;aXWcs68gv6+%K!6jjfn3u-&
zz&JU<sIz(zF1azsLl3=7&79PBsc?x+{qL3O<?E%-n2Sradvnydx$kUzAN5c2w7iOc
z&?$uz=g*$E?DL+~W7hZBV`Y;<`dZ&fC6$$xDJeT{zZL5~`uW;_r`J=x=IzdW?iTxe
z?f;v*4*tBga_;hf=XXl$Upe#E=Ii_0H3#39S+zPDZjH*GtHP=DET&=k?c9eCrZccO
zD)u*61!m@~Wn=jAch2+Y&t`Ws%uv4WD$Xjz(CB*PZ1i>+n?Efj8}IXN&%1Ny{rB^`
zcS|JqY^)cB6<Ho0o8-8JUU04!6p;$jknLP|)oWRhq_&anrIw^*Uk2Y)nbd<$_Y5ng
zllP}zTJuo+bc*jJz2mpI@636<`r@r~-ugSg965C8^D3T;KQ}Mr=JowrbDB9o!gbwa
z5w4?`m-|O%FZp1y==slSI)W{U7B4b)q@Ryd+P&#gMcixONnd;#Kc|O^pPDf*@Y$YP
z-T8Z4((9k>Nu9TM&c}_0=fA(-`~03tXYa<H3L0YFQ?s^O?q^`o=xNncP~!Vl_N&+O
zv8AbhSaAzqD}!yn6aS-$P8uyI6t%iD4rI-YxS}z8xs;X2(FM0I-(1-2zP_4szfyzY
zu^ampp-qZwTk>mP-<JRP;lE|YiwnK$D~{&>`L(|Kd5_w^Jrh*3Pe}N(bTo8yNT_Z!
zRJdr-Cpzz}LT~P*C7$|kqJ=p^90LOSvRMPN7Fn$8oucD-iGQ(1+0tMQvGVu#eg)fq
zJ$CEIkI!q)uo`I=HuAi#oTe|*{Wi_G>v7m>Q*(RqZ@(j_eXY9dwRM*3%8Scxzn<E)
zwDV-={6C%MA=%DLi(Xc){qFR3^R-!Sn=eLW>gegHcwWlV<yP!9ja<gA{P6Lsgb06g
zrS3&11aEzf<(!fFcZdA<!>JFyoK(La8sw48Xf$`Jl5*yf4rN<I!;7!BcOMN}eb?+)
zQ>^v*((AG1wGX@FrR3zQKF_{qVq^0sfAh;8!((v`ptjWB53=uE;w`uSIB@Ee*QK}7
zCpv`|vA<wsxW&gL$l=2Jf>Fy+P*71qDVu?H5i9EpZWl(egG`dS$_xr$IEuw;1=cYr
zGO`FVsBkbim^q$Oab;+5V0aL~%^>8(8o}wHz^Sru(*h1Q{cBNguQNA@F*q_XG%|&R
zO<`EV>R@1*#pKXZ>Y&-c!P>;akZ3(gh#~QyfX0$38jc${*cf!C>FyE=Vm_B}d#N28
zLx<kMSF#HjdJ_bCRE<|KGkP&Fa5K31F*a;D&5&?l@(K|l28l@w2?vBUMC=$AL^6gP
zE)0w)+%!Yjp}CExFE{E^?&FB;<4p<GD@!76|9>jfUw_W{&)GL`-Y|c^zkkP$EALFU
zZZ*lsa&)>d(~Ya(-}KhMzlEKieExYT<DcmDJvB8IpZ264YCU&n`urJt-&gFpB+n@A
zC3y1c-Mn*ml&v4V{JSBEk<rV;&M`rUVGf%Q>$NAWyVd5-oh-!I;2?2k(uXts5e;&U
zs!ZMt4M9I#Too8R=8LkoxG+p`F3}A&VrKB3XBGYV2onR3*3?L;H@plUM%)bh4$b+|
zw{^D*!vrO!0}D<)?=v--k<78_fVbMJ+3RDrf8M2g$nt#j^J#~F`rDS?-rjF}>C`OO
zaBCrPV+MvTEo~}{5kj|=7<MqRG&yuLOjLAH7GzlC#GsKP#=y`h@ax`X?NjP(=l_(y
zv1DTCTFBOLWis1ErKN7&I;zPntPB_W7+8#N=<VI*Id7|%uvB-O!6hM=dne<!6~5Qs
z_es`r`G+^XyCy{E?R=Vk|Cd>I?%trE$IRdTxio!$&FklO(@#I$_g!_)RLQlbobF!Q
zEe@PByJZ`@`*@~qsXO<Pd!Fc_(>}8f+z45B`%U?7_Ks&M+wPrZeX`q&@B8n)HTTMk
zI5TovXJ>x7yYlPnZ8}@T=7*=AVcn!y+354?=d|~wyECUft+D55DqB4_HPdeX`fFLO
zPL7_cEN+1sEhjFm30i%%{ngyE-<4~xfB*COTzt08c~Pe6)27wfhiiyvP0gCM>}b%&
zQY&VLNh^;YIVHfsz|ycnti5R7rz2gR%Gc#Se|{TuQa`L{xzxh>!j<ZxYF@uGeP$Xg
zFnlkby{>u1!SX+s0vtQu*A;)<z5jds{onV#OXM;<IREd>`F~F*&)@Us)9L?Pw{5?e
zTle5w|GoMz56dnYr#yMU!g=AWCIf>rL-PwhM<s>6YqjpH772$GrFJq21}HF0P-N(s
z$`B#@@t*hD2QxSsHmW=FoV)a3dD#XJ2Zcr!hG}8<XEHE&@%)>avGw=5sT>T#D=!{9
zrt#S?^Y4i#TczVnqGs5=7n77ew^c6Z`0~eVN}nk`%;CRKylmg)2ZxyT40g%bBv091
z+@*N&m7|Z6;)Sf=`--P=GORxPZC>2}n@3|4Y8B4a-ab&i?%kcA>Hp1sEMhtE>b4|<
z%<>uE-O{qEV?%BKTjhx9*<XpUk$A~BQOxB~lRgIr3xi+;w_Af;&2k4O2Mz(2NgW&~
zm=q&itTxX*)TAIa=RuPD1lHpbiH;IZ46mQK6sBaPt^bmyx8dRi+lv`*?B|*|8;PB>
z46<}#m@xM;Z{)n2<tz>jED4FF`<7h2Z@?(Q(4EmJGWX_hj*@e6$FElU>%Y3W)#`Uu
zh|>Y?x@3h0m4lbRvM@1BcVJR!4x8<CU}pX`CZ-1ODU2=+3=if<8Zhyyv8S><Jv;Lg
zAMd}_jaol{&W!pw>E!2mUl<Qa6n}Vd@aWN_8hxyb9$Tc}=l$foe9Ed2t=VR|S|am~
zpPXBJA6!08SlV{)_mMxx{pP87eD+|R(5+=66(A_ZFyUI%2BuC1K~v5t(>Qb{xL%N4
zz{1!e*5kCX>Z60&=H|)kRkwr*EOKqUv~J%EZC4hBY~4wPY(E7V1a>T7RM;x1;Hkvq
z?ZJ`2$muC`v)E|O!3xa=hn9|vC9-$sF-JPHF(@T61~4cxaWS$Sl3?L>5nIFBoWjU6
zX=+Bp0j}(W3KC3-7nzz?8#8QB;Fu7=)Ods^b3$Sy;{rww2PQ2>hba>r9ga&lTu5MP
z5Mf|xUR|7gvdJ}(fuWbJC5Vk<+w_SMd&3x)_NvYeuj9JmdFJlvkH`Iv94=RXzc2CC
zrd`$FqP-_Q5uX3+i}UyU`%^z3JKWwUcAB;Nn^3O+<B^2<7cTq%o_|sJx#Ya$l$q&1
zbG|nh?E9EEFHncaIrdcDfB(AgyXJ=Ped)XZNu~dDZkLiD%HQRFKWTO`6V^~U*2a^x
zEKEOLw_#cOy__Xt6EuVs7-Vu86+~w+rQI)XQx!b&ApO@GE@20&6C2pfIhj-g%}y+w
zS9*A|AY(&whl`pa!-Tn&va@X`M@PzB`T3GZ`?46r5~r^{tWiu2J~1B_RW7*iZFPFD
zzD>cS1NL{nuPWcWYRAWyX;LmFr~m%{v)#XL+JPrUho%ciXMD|h#_hns&E%-8p)`rb
zgyY5qrU>q!2<{cEOzZA-Ny)@?Fe_yI{^C1Lu<UD*v;s2=lQu8I5)D%(#zq!T6;&lh
zt|?r)2NO02tgXASc?C~{sM1yrCf=pns?RUHZU6J?`M>?~Kj%)*sXkl$zNK+FpX{%t
z+xII!ul%bKmAUoP&O3X*-}%h`{?}pq|C{aq#@YSjxh9p(6IuN%U6~~+*T?X=Pali4
z*>$u0*)nri{ZI|(C`|d^xww5+zumTyKPlI8%R`o3ERQ{Jy|Ez2r|(IT<#nN~o0+9z
z;$qXqtBoq^!l!1Omv`na{3ku*dGx$BXMfhMjG5-8>N!Vc<@29?ujg3QF$u2PI_r6*
z<AlxA1YAVig68i3Cmyxl>}KWj^`=2uPc2-YRO%^3Wj}lN+;5JJVc^}OWgP4NIWjP;
zdp>bt-VL+BH@nKJie5~bdsuo~h<S`j>e^20mxpqGe`vhy&cFVQUd!7PDuJ6W*~UuG
z%`%mCw41){e(Lr;|NqMW=q}$c&A_6>aOSN3pBvJ3e-^UKueqLW|Kr%dkH`OgZ`QuQ
zNl263QEsU=OM?_k*g8grE$N3OScEt_7QXaqw!ItCk=82EvEi5fO#y{3EKF<PEp$pc
zcu8UH%V$q++J+m5aWDvm`JZHHJJIB-<n&nK;;YmHGpE}#Da@JG-!!LX(&Uscy~5Ar
z-~C%IeLeo`>Fa;I4%Yu#+voCZ<>mPn2H$5&1Z|$h+|aO@ebv>&zi&Q%Y5Ym&&pD>&
z^A3ElUVdJ;jX`M}LxWI{@{2kAUB%O!?_0K?`_ptT_S4Q(HvXSFN{3!CuW+pV_{IOd
z^|`R-<;BfEk~g#*EbhAf{o=Y_^SEs<b^Ex^Y4V+2o@e{_LVH!BaIw?XDM1aAj!Bcx
zG)2aGFFMKL^Vc!XWs-x{3LVbmgG`bNEXslNEps)!FI`dye7Qr2bI+9%Q$!|inBdhT
z`|(1p#kSP%-@NP3epWlT_WUK`&;4}|)}6bU>T*IjqVw4t{R7*@7?Knp_;|fjx-|3j
zoP#GT3$)4wW4N<Q-#5CMbg-SU{XF;P`!gFJ%-Qi_r}3Jr@uypZ{1`k<BJzz^s0%PW
z;gs?I>sUKQMua({wq>%h8C%98hK5r!Pw)x0)b2X7;7@}3^A4tDcHgM2E({Sm&#wLd
zG4FJI^~s&0+ppcL|G&?_{#U%r@!0Kou@bGlQ`rO~vzJb>|Dk%PQlEAH<3pdER2dU~
ze|x*W_HFk5{p~()s>}bapJR9|jzK87{`oz3@!4;;zq?_5?-dK{_j@W*`n*T?ZkZ4q
z%Y5Ie=$Bya5`~B9=I_}iupYOs$a%*v{d@fvFJIxc-|xI`KW-M%&b!lpjf#A{O=`y~
zp##U(PHnFLwCVclpHFKPD}*lZul;mz9amcmGs8mPMyud;^PP9^w%febOw?j$-7UY~
zd)L>@<*+`!D9vM+&J-tg*7b>@aTa`w7T#!B$#Hf2uZSt{PKB1=xUE0;-kLdrF54eH
z4btW}c`g?<&vvSedCLEc@BR{-{7q)d&$CT9u>SO&ISW?>a2=f>y(c&6)@jS{I&yzs
zJ(^spSo`qJ%J(;-)|OAY=B&GU{q2(reRMcnbU(F)T^4EIH7&=H%gO4dx4vc=_uh*0
z&sJ`le8qOLuI!ry>HYQ<Z&v0dKKgj&3aiM{-`TgfSv$SSU-Rel%i!*9Z#Y7#-hJN|
zx9Uw!(x(5vKYR=iGmA5{i7e^v65~#M?iH<)YZo7&y;9_b+*>ogGXMXtj*8#4*vrUp
zN$2<d_kVZKD)JFA6%)6)&+0F6Bu-4UE0j^`%@?n{i5*Fo!@Wege(wC)YS9H+u&M0c
z$Ku$~5tW_&_Q;bXmmUc*2n5!ysQYx}&508pvzB(;$lHG0&Ha#u-((jK#iegbtgc4o
zR%TkppLngaIxO2$s6BDTRykSO-pMNS`ERW)TYr6hh<4_rDPB)ie1H9|JNJF-wYh%k
zg$XGYCNEl!2K~$3|IP1ur0-L?n)BEB>;44_TL>*ExOii-zpl9L)UAtqnM4kCZL@mr
zCU)vDqilXyv6o<`^YYzR=JT#Ejmcf}<x0$TiRc;G?8mNs;$yO080NZtr%2~Sh4=z(
z;iIj){VQ2rJE9VDG}SZ|=HyCuG(7XkxpLXeSfoe%aGsNxO#DoZv%6Lbzp7baHF09-
zdJRV=FD2FmMz^nDlRl}h*S_@YQMbjh{^90p<<pi{>3R7~o5gcLk}Jl2##9fBqz^o?
zQr#>}2N-l+)0RA%%9SUT=DqM+$0-go!%LH|1!=J|oG42&Jvwj2*(r{*D>O~!X)(q9
zxgQ^WcjGPpxBB1z-WBh^W0$<8?`_wliTb<6R2%d)PkU(QY&pAYS5D@QH-{GnOGa`r
zNs6TI&t|%xy{0AWOsRms-s_dSw6<KX@mnJGYvIMiana4J0!+uOR+>#YYBqnmdd=~v
z22z<U9jba?eAYc<;bS^bbpINwrf*||irKB{%Xf=q`9&%+RCpX>a#^;>;V2uUPm(PA
z;VH+|@7~>cegE5I+iR{rz7c)@+qVAup9*u&o?cgb^Y*=8#rFTZ_dn5Ey0-Sy$K%)6
z$A7Qs?|T2|YWchRM;|VnDA;{<hHdGN7wVUlwcfbee|*)ueplX-fZjt#H26;()i~0y
zMn7cp>zW7h>GCx>j@cJGnYKr~aVt#waw0-Bz(oA_x)pZ{&Pvxkm9<|v_s7p`&+kt$
zlww#?GHsez{pam<r=?#1j$42IbB(=su;$dQVH^*4ocsOnTmI5XLHiQszp?vv<KOK3
zeU`q$ic6*(Dx9OyRU4Jw)A!bCk@S*B3l~=HzWRO2^zSj!ty6TRa@XyvdGt1a?#ijg
z%M+$m35YnPO;LT|xqhpT{qLzqqwUIf1fAVF*=FUhM@gH5R_%SNn_qQ&{hvpzS(o0H
zndjcTm1Ab>zW3?#x_94hzqcs;<gzi~&&v7#Uhc2?9{;Cd_RnXt@6S8C<<1<7BCWYH
z<<<*j^}EWBACaAV+A}(=x383S%I8J$w^g>)c~%Mu@%Aw!uDE`&b&pRnlRwM81xKcR
zQgXg=eaXf>1%gFyb<XNUo|qnTc)Bg`Wj#~gzD2p_rAwFWiZ#A}?v?Yr*NKZx3R&zk
z=&%do(deA8;Pz%?(~bXKcAajY(|>y2D*-Dm)qtdgxxv5ZoB#Q~@R0#ShVcF35B=i5
z`lT5d?!?rlp3}YVy_hLgJx?WbyR_{5*cyQvt;#Js|NRd+^>pgF>%nt9Zi%)9-u~mP
zowHn0qA5s@Q(^0c(-&+f>)1Tz3sB<uS+=Mq^+Eo{YyOusHuJU|U3%~E*$YwJDhkUL
zuB>43Y+2$j?z@-m%Qc1P*%sf9yg6>wV9B~x@9kWz{*XA~)W8{SkDs1Q)7O5gefFK~
zKB1Wx`Q`4)S1)=Kpnb5*f45q_-RVss-+8~jxBT?<qSlrm9V?Rz?$-($3uG6EKe@}~
zQ1<(u^+tuD=6TWee~;D&d|~IE|FW~T{;6K=!uyMtWXg!&b&&8jVv6t5IOP?}*l1CE
z>WY?<n#YnCCAoXm9D=0+7aR}`&~TXKFw4=pDT=kXRbx>TyH~?i1=cx1T3jdleK}V$
zTq{;^&5?3+K2^B!a#?xI-``U=YO`B^{<z+z^84?1UnX`aTsHIc-S=j7$aGbv2F9qD
znNBOj?)vGk6^%(=%gn)0+f-)W%V^_&^URDZec~yB39G^;|KfQuK`<pV+i}}0Ps;#@
zCpGDOsbSKBOzYelIT$jhRIcj@P8Rev|IGBX!szvqnJ&i#*J-mXnp$D@IcmFzZus5H
zLEn_;8gCQOaOYy+NWMEgY3W?C)9)&l{B`)X@ubzvbyY4Ys%i`SPR~=52z-(HEO5%U
z$?sUKZ(Ubc|IB8n#HGU5Cb=fH&FFRs3&RuEHX+^xA^|t|zH{AQtE|Py5IL>(#o_nX
zbvYZu)~;K##zS-M)~i`-Z{}z$T@vCcq`mY{j9%9w70;%abs<_=xl@HQ)2!Z3+iEtQ
zJLbCKF^{J&bX;9TR_iNnJmyk(=XIIZ)U2gJe2XjIeR)~5^pVEX9qS%j1WFt$)LC-o
zQb|U|3=XTeVhlUht)4Q;%hJm=Fr{Z@h<4zVBY{8q%J(Fflzd^gS+Mc>hbG%-<6}4M
zWo-UAY_^qBuT0&RD_=InV^-dSi0zM<4g{?@y)@}U;U}h3>po3g_49_T?7iFCoQi7}
zCa&MG)^28b>XMajp34X{D&%fu+Fh8k=0&CW`<q-07hb$y(_?dmKY0Tq2g3>P^5lK{
zb{g&4YBeiZh#@9WkYjrHjs<g0{BWQ2uInUMP!&`A)SSp7K~+TosZG-gE}hTUU|T=0
zCUCF8z6<_Jxm<l;rmU!Z{M!5KciYM!re9p0DGTlhJ}mL{II=3hsX=v>W_i+yvz}F3
zBn7%^&$gQT#C@5xvFO1CN8L`J^E2dbOe%OV=O0VOGtZ3sQj8{Ve(%nDI`ieHwxn5-
z3?YfjmN(@jS7z&mSFFl@9zHF3w#bP-ai+!sEgrWiuOr<Re;LJpo6{t7+NWyeb*XRK
zhxdhlU--!1ckTD5D@99=h;#<cT6)cFQq28V|Gz!h{_TqUYsZ4u+uy(Y@|(%v^*67h
zk5<Qh_WG2v`0B4;d+%>M#uTtIVAnHO{gokE3*X%<yPbPB&D-<mr0ILUT#B6@Q~tM9
z`r6v~m?*2lPfzZ=-1)QBlEL6u&W#O;r>E&of4eWIBE`ZpXz7(lhZY5W`gmO4zU)oJ
z(xAfF=gY$Pp8CAU$?pHm^L1){j||>euiIVu`PuaSk3`poWmguyyry51c>Jif-u^$I
zbWWE{6ZKYQ$XK(c#Om&2^}erFe`l6n-mIS99whzk*8HERme)TrwP$5;&$BLgvrYX|
z<0PSE@9BGUK6n5BtQu+m_fGYG%>#=z&Redxx9;<mt<j7R-u?f{df9ua!wKu~eXkaM
zJbnGEnAOsiueP$z@0fJ-T(bOL^O^4>TX)XM+BP}nWMuv0ZxinZH{7_je}<yPG>_n}
zA7_?7eD1)azq~AN_s(6JCp4chD7<cQnNafR*~6vZ9v*dOmu_Y=WxHs4Ekf(sAKm=D
zS^0Y#I&Ky{zxVwPCj*NJOV-`e=<M0;j0`Md*Ljz|T~S+eQ~!C3a&FeXzwd6d%c`h8
zc=y_D-R?4Nh9!G{Z0x^tJL}lYt^3p)HKrY6;%L~iTwQOi|Gtl1D<mgvRNwchC6;fu
zm(9QD@jD;g%`f4;H<vxnTJ+~f*jj-9w>I9k&b@nTlke-jwogk{x9hm<doay!o4nI2
zlgmF&yKOTK5!q9d^I}(^!hwegMcb-N6koC3Q*}Sp&A-*3Rqn0qWPRzCeED~;bXeay
z66(Kgvhw%!2a*NLlDnCXXT5r~aAs#sY{Ini?6nySCw`I7J(m^#g-2t_KDN~_e<YP0
z-S#JY*|n##`HD5Kyt%imxG2uRu$SeP-U^2sN5ZnR&d=Drans5t{Hj*boZ@zM_m{_Q
zEIJ$VcW2Rx<l}v{e}w0s=qZf-&iwxW@0TxMuD@G$yWRd%AVbCZ>VMCk&Caje=YF(i
zf_g*nX7$#FnKLDY&vN&~eg5RTTTgN|?^WJ8LK!lwPZ~a+FnzLPXUfw3<>gnu&dI-9
z9p$mGS5jJfZhXv@neV<<J3VQNxsdyPi(<jN{L+7W=YBu<w*SrLJ87#8O-v?zUft^T
z^`iQ>mp<3Col|_4-#no`_59E9Si^6NY)i9w1-?aH<I3dW<aSVyO|K~Vb84?&*3q@w
z<$EV*<m}Q)y%#m%)1R}C*z)#%y;ipRsn*u&^Ygy{JA2>e%LV7~*uRsWrhT5)U;C#2
z-v|Es3CkktznIsDMBR_^Q1m?!sI)o3I4VaX{LqPx-7A?GLgbHKObE7rZF48aN^<1|
zhuztK=j_<wp=_6;>=&n*>#Mxfjmy?u$Mj2~dnEUCHj_seFRYj!+3YcMYkT#U_5GVA
zzX@B%9+_E~9-Ud8S-Vg}?se+PkMs7X*KN&@iVNs3SeacOZm6E{+hgq$tLywP)71LU
zoYSA<<#TdncnaH$rDc)&|9^`A|MCBCr@gDlZ@#_xOLyP@F2JBCe{$8<yPalU&z1zJ
z?q`{@&3Ssl%ZSG+RRMZax#~F2Y}mFd<^~JH+H335Dr#2Vx48SxREdRA=%FNU<;OY8
zqF1uIXzchIRp&B!`m8IWp{!dU#@y=a(`&sL(;wz!!mzKouOaH_Ovzg>c1X*-OxM&c
zIhDBnF_+fUi{*2g!cSQ`T86KElBIECvfsj8j!LRl^JHem_elvI2o5OA++<_HmR9`s
zuyd*a$GV0y3Ck8vTf9()wd>gF$xO1U896s>?-|ciF*#i>|0`bq{>SA`6=$dV&$IZn
zG|J0SPF?-;)L$K6j8;2e)(&jT{2!5VAY;YVBUgMnH8xr@H0WHOk|-2(Y5BEHx!W@{
zJbc!R2Q!@d+$kaucr9P&R-Q*I!}eUU6vg$7oIV;Q`iJctIUFwJ+)7e>Df>5m-{<hU
z+N_5UZ&urV(B=1Jcw%Gu`O(Z6RfR>1<LwM?ycH^VZu<If)&gPM-*1y8C#rUIXsx@k
zBYV@P!X10oP5U~zU}wH??T>566%5n&=@$va?@F&JdcW)Oc6pCQqV5hU4)ZeSewWdm
z6YCzPC&|6)=bwyDozz63?Mkw#FN3xhuS(uBwa;Sv#c6X-P5*YL=jvytj>qM8Q_aHV
z1AjE$s=F(u{@$|jw$&~khQ9Y6@e`LWkzOp|T`n6a<m??4Z5mkh^y+M%G!N;oGmo>q
z-Jp}8zS&iiK|yTBw7n;_ukU1i|732v<{5zl0$b#)>V6z9&;R#xHRA*C_+MZC{K?s9
zv8C>B+s2I_{kGS>x$&`V_tezLr9pEe%_pmQ?!TXJGW*z!nhEPePCM#pO!ErzV0ckx
z&E4(&Hq6-5MQ?iajQP$-k~UgcSsB^cMV@%RSR*Pb^4*r`Ubo=v-Gzsb^-7ybC2!IZ
z4Vu=q)PQHP2FsDU{nv9$jMu*YS|z|DEIfItS7l-0%NG|HACu5b-F;PZ%duTgr$yiU
z_icOqedX{?@4Jk3j@{r6Hb1+s$jar+dJoZ;7HtaGzO7b&K5J#zp+eSUVYU}Kg?t-V
zuanbcWKgU!y|HuC&(6HvI-jcB-PX%#GdiSba4H7~?`v9IXrlPYoVPzdhEL&I!rN(H
z8+PyeId8>9!?MY*tFP_Zu_%AeOv&@V89uxy%GNuzG;E4&?Dv+Y07v`He>*&qo;4Jt
zX8F8nVtAEq=FK6}xp!&jYxlk4zByZ_@tHinoS3(9Y5VF`kJL)<dmm}xzd5g|zhjod
z_8mLdPZbpqNV(RMQskGr+knAh>UXV$)y|oxSEq0DpWbxj#^c0)2`RRQVdV?v%PKQ@
zu4Hjw+0-J!eZkiI@S)v4Q{rtNt=DdJxU>C&<((*xf=zEOlwRIB^U|_~s>O?f>r`Tk
z=G?h9hp8cW-}953rX|Z=*zn=n^iT7&+-AN^F4xnwx#kqV>Sc{t=oi-q(YbQ@TcR~v
z+|Dd@&UGn?sxSXv`~F7tPji0R(mf94)qIW%u6*;>cV%6h_xqZ4zPGTl!_&J7*Hx|m
zPV!H&|2^}3#@gfR$KrqQy8dfkdaq!R9~jKDtNnGm{QljnZ8{fUytpxM@AT(2{0x&+
z3S-MZAM5RV-PhA2SMlj&E&rR(#am5$zrVZ5%%H#fTWb98Te;fWy(?dy%8viOYhhJw
zRn{wJ`5z7oCzwaYZz_JCpcusQ)PiBb=A6RJmk$m$Z?`XS>0TJ67{AKu_xru?+g9hT
z2z#Y&SNGpw;)V<Cs{}b+rhd=OYOC&));N=MPAWUsAdam;G2U(BiC;ID&EHw`<Pqn?
z-Bv!~d^#^QbbUhh?6Lm4Nw+<(GT^w{8Ef(VKR+$(R^J;{ch6V%=Fv0HSR<Sd2_7}}
zUH9RP^i`HgTN2Lke43Q?c53mz0#DYwO_#P$Te7<A_3Nu|lds*F8ZEb>f9|Ve%M=v+
zdZ%C9wffrB?R}Mpk3PPuI%CDTrDbPCouVIlFi7#lE@TpKyZzT`GmCPjHcP{bi}EZH
zD^+_1_Ebh2*y#3%25$Qo@_U=V&6<`COrDb&x)`4u-`bd6aXWwiC3($>s;7Kv?k`OC
zWn{UVR`KQ9@ooQ}%-di8=JBmdM<!IIKUUYj{Us>Bc<t;pTYhhL>bNT$&g!S<_57>&
z|D=Z@^*J|c|E}9V!D&M7w!=5~W_-%CTk8Ay^WN(8`mgJDho!}Z?5wCbesAXNAX%yG
zqP&j}Z?4}usoH9@@1_sQ!r||BR2-jHD$ac1<5YLX1ykxp8FFUreS6~4-}uTDzp$9x
zgyP7&`Rm?FRK0v%wuhBLZr0yp+vio>k2&|2nW15I?iJ(L+{xiNH!J`CI{hh6(12sJ
zM*iW;54T5uY~26nRs8)w$DY3u`f<Jf^E{o)eN*=T_?$m`-aNL3`#-+M|3BgWe`1H-
zkAwVsU&p@JntuBH>jM(1nX}xk1uc9a_UYxq$)8(KKI&aBF-!8j=YCh&BE}+yju)O2
zJRX$SxL%KKRu(?Gcr&Z*^^*au3w6a_C*COwSr@T#NuY<s!UJ37S?6xQex|r&X{Dm2
z^wqg@S6t(+YuMa<ynVUetxaDSJzc7rz2$jDLh$vMK0edpYJ(px@-BSp@x-g4X9>e`
zhAbvtrPm2t%U`NGmZp5VxLnF#F4t<+^wU4Rx#vDV!Ls$*|F``2Qagjz{(tbjKAvM^
z`uTa`cS|n+J1%EySpCXb{?~*2f6wyk>Z7l}GP^C!XIE)q+&Ia_NI#g_OG)==wAuCT
zeK{2ukEA|c%DHrv(^-WB(gF={_AUPZW#{?&FonI}F3I0E{2Z_2>96I#&~&-rg6mxG
zcfDSB-pu|r`=hU~*UwuQw=4IH6vKvX3pf9~-G67H+|JcIXNY<q-R^s5OWot6b&0_<
zzQ$V2d!=$Bw&?!CcF=j)FO>UlT;j}rF+I+#?&ufo<FEg7GG2PKMMTN$XY=d6`nMmd
z-)E=PIyq0!xael}bk4t5kGH>_H#34`|4ri;-!tz1xH|P!xAE+`dGh%sa@#k|3HCht
z+SMwz<rK%1rcd`&7G;#}yXHGN?Yp1*G`CaXVoiI0E=WA{@Nn;Lo(0bv_1T?E*V^q{
zRGg$^5b&k^+N%7pL$P@^t3>4{&k)^vsNm<-sYOeLTwfkMe(TwPVLmCQ+=N>@ZJzro
zTRFI`%+lN*UA|9F(xt_1i%YM*w&~+lPO9dDJ4%z^ems`ANRLVCwo20!gY_A^_C#9U
zHd;JYWL~hW?wzd{tSvK6Xsb@K$#?#{E9hU)`MV5ey_b(q@<|tCW}VkCHRIulmHy{@
z_9d0wcb{|QTt92Fv%aM4FV*@T4SpWi6rM7$9@)ON@6Ij>IexA~cfYAKB&#qpd^nrv
zGASu`%a$7ze=Z;Qzqk6>aW(y&VUM~ma<b)HFa7fEnR0ygA<pQv{JDR#89t~)Zhmm9
zCrAH9Nt@5}hwlH+txXBMU&3GZ>Gb>$|1Mk4|6yOwzkKBsCkgA@r{ezox_hw1_U+N`
z_?jk$0|J&wU-rM5dn4ezY@E%HwaHV@Fm(Nq-&^v0+uF+9O?f`IW>|0^Tdn3}RlN4u
z_Wo|aS@NH}rL&K|ef;rs?fwAyxLFaFw-gxEH}}QJexAq?UL8L#vwi8g65Tn*C0AdU
zi<|c|Iox`o+Pm+adY<X~(5AoN=ic~#^zW8S>zOhZ%}{V$cyCYc`O<LDMurK|@%ta^
zzn`Hnn<Hn!joqbJw4b*;@7Z55Ihe2Ky+YELBQLiIw|VbfTrT&Kbqd3mpgm8g#~W3B
zO>+=f_xb6Il#hLR{tK91EV^*Fq$s%b@41bSo=U$t8qDC({dV~~n|nNW7Hw5+>^*OD
zXII{A#;kg~S#$0M-8U;bYkHldk)2;AWBYDTnWs$&f7`yUuYa4p*rM)1Bm29(??DF+
zRbPK+Tm7Bq>g#m=H`iwT{{D9N-#+VS&z~&`QeM3H_4T#)H<h0L^5x6Uqnk|r{xW~J
z<r-+K-PNq6*I!%q73Xo7YJ51md!MDT?cY<g<96ny$qK&IVP?==I^om8cDY{{+U;Ig
z+<Wn2#rxmocM6aDn&18MSN6h<@}rVs$!}US@1MMRB*TBf`(Nt>7A`w;;IFp&JfBN)
zPqyz!_5ao1zIWBBHqOQdok+&7o6H}bW{<AQwu}E7!@$6_wB@mvx0r|7rjldgvzIMz
zIrJ}R|838#=(gkBOLx7|d%@8daKQEI!zN|M2e*$)-;Xg{?ms^u!`*H5<EIZoZe+i_
z;ru0_QsH;X?UkJjEFA|sUgXYZ)i4w5zU<2TK-Tikj_nt1ZLfa}TM?$+*C(d<K6+C_
zL(zpp+_Em-B9gDUH3b-RvU)m=6};B!h;iF*%e)<M?&>wWFCp*eO?|ge<IK;ig(828
z-Og3~TE^VS5u<s$t?l%>jVk@7XKmH_?01!Hnt!vibK`XXn+xY?>`dDuA(O}P{7mrf
zDI3;)on+YApmmht0oO#%Y>qy+zeg{eJU@4i{QLK--ppaT@b<&JsY`Dzxv_=O!M@$%
zDI5Fm?)x==I+q?@I;(Y-yhwA5*jI*zp0Ban@AKR0Pf$5zP*Tgz&=PVtZ+nD}5`&=4
zuN%q5%b#CTxw$3vv+M2c{r&y#?{0qnppn^Yl>rw!W7zJy`@Y|+7Cidm#tT*J^1Pdy
zDwDE`?lb?M)%$Gj{U67U9QpC($(41nyQfW?_WgbRn_1K2j6>ElA8@z-b@A!b)a<t(
zK6p%0VfuJt;^E_cb2Y@czgFdz<kTc3Es9%jZz%4$bkosm7Z0mf`~9ETF2AGV&83`;
zs~LEj#4;G}Y~p9=5D2jq%$%b1oLl|F2_XTMzdBi}KW9x}{dDfcq8~p_-v0mT_1(pH
z7k-QhD9N7gw?K$3kgJ4QJ)GBP)#kW4BFVYI*_=xqR5l4HGd9#WS{GlR>LS4Nbm@DQ
zwI90c%cF}ny#0}NxpemSy^j{%srcC@zyHm<=FgE?M!B(#8XDy{tr!euYCb*1u%WVc
zXYH!RGBZ_wo%FZA_3uS<+yXZ}$=hFl-(I!zRinO5)q8h&>01FUSAH}yGdMY{d$3k|
z9$SOk=Ge(`wa;6=-~4+>;)2*x1%}0I9X3AwwKh*vTsHQ@@^+s&eCzlGJ*2a2sy-dq
z`cq<dq*HkRrO@>iwhR)h_kVn{y>GkR+b!18%gg=4)wB1lyt;a&-_j-*^$rfRKZj)F
zBeo~j{Qc3^dFt8MVArRywcqc~x89quPw}1h#V5;Nz7=|T;p5-?7Nze`hV?TXTYg7-
z{hp#d+xQsX-7J5u{A}LkxzBiK-<_K*9&5F&S|k0v)t94F*B#q)D{`56+@H%%R~Qv8
zZj|MTU!-uFgQ01ThtuY|q+e~l*IBsw&HC=te(1c}`ZIwiyK%DGv(B5%GyP<r&ig)l
z)3v%+@&A?vX>GH*8~^WVyxf^RPbPWi?fQ63zwYPhM2Wg*o9F+&x&6<X&sGLridBCv
ze6M8?U@~8`{?GODeVd~C*Us~ub>;oxR}%tQt~Hr3DE^eI*m}t4&D$G-bE957YyMNZ
zzT)cD>w82(mQArL`|-oR{>x;i1*T=X?vBsdLhWbqu0Qv#akKKyFI9W*|9pG@?Dffu
zkMrm3%<$fRS@*}&^L5XPfA8C><g%$SIWuELlI->GPDW3}E-Y&<k8HYj;ibcZwI4Ql
zrG8nZeVqUNw&=BCvqUfXJpXjC^;N<1x#jaLDmMwROuihP{{CIvWAnPdQ_c6D3Vrqd
z|G&TY%iF#lJYQ#UI#Tf>LqyY@?o79<dsaLzzMi)uskqkrqPF0H$=vMz^X-J5e6}{r
zk>=uR*|1}ak(EgZk5}X4$R=iYf6Knd&;9+U9nU`eIDGGqqx|;2mOgE>yfiC!`MGTq
zr$=QoB>q3>KL3?meB`+)M{;Lxe|Kl+?b7zJM=$m@^FQZ4zQ!;-Z_ksiv(tV1eAel#
zKjW_cd*aT_*V#c_3=a;^|9L!VYrOob_qTq0TKVb8)MRV9cQ!RUa@)BUJ!(+pFs`V0
z=yzS#OZU|jA!q4VvvmT~HfeB*hl$;~>soO1hQKbbmRSrJ1QnJtG_?LZ^`_`_=z~=;
zPR_<xWw-w6klc9sW9&v*o)2G34zDh5->Sr*d2s4Fp}e$7JKz1;82nqXbZ5+ql*hB(
z*R5ci`t`NBiQfbl4;?kOS4*uJN*;*`h}K4)=HDr_sK-mrBq=6S-mq|ajMS_(Z{(Jw
z^~=`ZQF>a-&^XaGH(`~7bE_wVg=Kxw;U`v_p|&ezGtYRjT6*3}nv>eQg7t<>*>&c?
zv`2aO`J{dcI=U5nI59m{>DOKs!Lpp&22pn>e(%nlVmjUbm5S!?()-$7d-|CUPe{tW
zsB&oXM#I8MQMU`0X#9F`z1=+TPRWZSceS;9{hqg6neF8)+@STcEbNy0?z{60pS|(+
zSX^eEDf5+grBas{tINAhd#m|mcc+)l{3JDL`McM(we_EmbeUI7Qn_&J>cguY3_1%K
zay=SLr!X))^jO$(A>;G8cir2(J0D&=%5MMftnlyovp%_*?a64~o*blZ<;^4bqG;W}
zNxEBQg%cGsTTUOEdMsi!W2eB;n}&PzuE?B@Qc7lY`2J|O{nrg%Ujt0dYc59At=jea
zm#*V9+fP6LCaQ-C={mA)$h|%7fMDlB7w6i;6Q+1baTs)-J(w@g8+=*#)2D26-}s%3
zg751dJpA%momnM0=hFE<o7h>NuB<7Hy{i`Wqw5mrG>G~?-tmhaI2SQ^?oRsq?&L!0
zvLB0|syQqQHVD&L$SWA2=92UA!P?)#jFD-RRk)fKM6G3LcwK4bJz0g3VQ%K}QrYWY
zYxdvG;?%S~&s)T(G;hva-^nRiS*JeliQQc$YgePvw<u=9{8@AMJZyW-{@y7zA|_|+
ztk#;ulnMz38F#OjJNL0O6i(uCOMmZvapld)mxGPx<}JUPHPw4*c6`~}T{BA=3Z9&p
zXyUu-YSh924H2&7<mAQ4kKJZ#bWNKkCN3_XzvrV{VPkmT26=(>h@Oq&%b3qT^Qy9F
z-}G+h<fFODkxfp2o_8L4eew0OoqNLjb$n&><(g8jPvZS;=J);O(F4-=<HR=4ohp4S
zT~AU^F8`i&m{k0W-~L;l2ORGVyk)k0j?+oOvnPK3DAG6lb$rpOZL4-Id0?_>-!h$z
zzphHRZ8iLy`0MKA-+T`;qPBXiIMc?jb9T9y%8NY(whsk0R3<L?sK6@C`O0EN^%ScI
z?^dv-p0^ZD>tFIKp~6aw&HHClv&Ed&8&O|Y=xS{BZ0nf0)FS!}kD^oXa_2)&a?_Xc
zhsE%xq&Gc#oi=Ch;?}rJ|88CUTfX&~@d-7X=S#}u`niG+u`)3Kx37LLnRl~v8fV>o
zF6()l{q4-#cTM#cozkr8y-jEFgE_ZSE^jeh+0J&^_=AD1gY#wMcQezaj`5~t9C*jb
z+^f7P=j5ifb5@D03JF?SbT`_(eez|$?6vuIb0+EJNbp?#+++Cl-;VRP)$>2U*?K*y
z`t8<xUu)mb7GPZD7R12iV`XqG{oT1m?>R1aUVhxW)c9l4BloVg=8M-pwMtvPyUQ;#
zU$1iCzBx;TTsax8-CDjVW!{Fho%|1C7NxJ6m&2>n<mm4#eYEQ4uD)~gUiq*u&YOPt
zR%@lVPnw0n1_@2xCl)uw!@_oXr8gKl9G|pSgH36vl3GiN%f5&Q8f;(ngnNRT%|6%O
z-?WBXTug4q|9_jGpDVR~>sVj#>&(o%*5w9zY3b?gi7$Ttdv?r<;YeZ4qp9I?RX-kT
z@RYy5XKHB}sqrM%+iKnIw<S8a|D8#<`@K;9??tbrMaO0HIh)>04UgkwIKThHp>BP-
z@3s2#&;Q;xe_5v5<jk$s=WW01FibhMG<S3H_WS?RZf~<M_^rGD|9rcdCA(PfM^FFS
zyTNYzl^YIW49cp^N5WDj*@j*(ysA*?5hL@yKVq8zlRK|w=eqY-nbS9lo%a=8lAr6f
z&FW#)?bDAt<+@91*6qF6<=i(<-O*sT;JhF9^ItIC`BR)fOZvXstuxk42^yRE*Uwxk
z_~1f#(0;!gq1uau)*cG^n#8ar+UrIP*PQw%GX0nL%Ga*`xHI;{t-m4?%f#e!&hJ*X
zH0|)O`+DSGc`PTx=I!r)9+S5<&MJ;B@O!eu$>Uhn#B|n4)?R_Br}%T^xLF#ethni!
zU-y10-*biymH#u}FMFG3IeT|jS6__6!M1ZA-CXZ#ZtIors(5vtfA!s^&9{%QkiNQ?
z$HArH&ZBO1^Tqq_<}N$hWD#(SuS3o6|MbK1c9)#aU$~a_Bu6iGb4~r!waXhUttUlD
zn+Pnp_wUu^wdwMfPEnWZe>{}#aG1HT-u1(uhPijT+~*uV`bi@F+r?)$f19(r$Z*w6
zXFoDG?1pu`{nwN3|34jyvGWSB`#HZm|L2Eury39J{e0oXNpUf~5(bllE5GV{?<}r<
zX*K)E3hSp|XHGr-uqge))nL}TyEp3McO}-mJ01Ub^4F+I@~ijMWI3m#8ocG?dwurm
z%2RLdTXfidKJ#$tRMEDI!==|{EealNeJuau0Q)@Kq9ymT?pD9wTOZG-t&yg_Tq|(O
zmfhK&cP4X8HR4<qn5Ci0?`Xu(yewBir8hz76x$h->XcvRakFb*2%gz-(E8o4gZqEn
zdA|SOi`r?f?`z-BeP4S&`ueonhkW-(_c;C6tMPtt)!x^Oo8i~TqvCN@3FrUK^sjrx
zza%yy?#`dB^`8wrnA*x_t$Mxg)QTmowV!G{vQ>&ToX$2fvd<5kG)YQf#f=BAZol96
z>!7=scv$!&lgAcMbH3$2-SF?#`gf@vdk;Q{|MR1N|F$jFpJ(6OQvJN|a{BqXw)Ov(
zPLHdq4gY^`qrmz3`D%)r6x2<am}cDgp|?BllkD}gciwXBo?lY`abo<6ttFRyjO5mz
zIla>+Im2js-<%o!&$8#Ax+Qe6w%}>^^K-fpjMb07J$TD*_fABuwSn7bj@AB2h1c_D
zRd#3p{2c9H_iyI;Jrh1|<GF92-k+i_k~aJ9t$g`^Yr|ieOiX5G&2IixdRbm%Q_+Lo
z?ei>abe?5u=VZUijH!9`CcMh3Ot$QU`g@(<kq5i=8dM#W3Kkr3*gS7t#dCG*+087r
z{9HmyH3T`r54hNUc&nWiyZ%~i*eroSVI_uoQ;wjSX-YfYE(q)``dDypHqV@sL1}IU
zMH7B?9aN3)UAXU0e6<jdK%o2u;X}bMH&4uMa9FZ;GB<z!v-PKT-CpJBX(YhIGvRE)
zu1|W$ZX7yR&v>Ny@_PyGJ0{obULLxZdD20Wr&I8D(F(UKWpkY~7aeeQy}@2IQ9>bD
z?fG4Wrw3K+E_M00Tnv@;{`4Sgp3G}$z1$btZ%S5*$x9Z`->3UIpJ#Jz^^s?JhZcJz
z_BSYR+HozuTIcly1B2wf!l^UAXy5Ht_rLak%~d16Rj~`Czx~>9@9S<4naqI8IxkD#
z)xSLQaKrM?dUp#Rm>Znf`E+V$&ECuH!S2`BNnDM%!#-o%v-y$l?e({ut9<a;H6f!z
zZ%cjl&qtNZPJCZDtNQtyb9*Q3JuG$B`LAPMNl{&_{q_|mmQ9|{+YFQSj63r(Uny3t
zWMtF2s8PANfltYO!<Isxm2)=VT7C7`>t^@c;&C~<L+&X=RA$J@&C>T)iDz<%kw0Vq
z!z+8=w(rODG*eDJf0XXJNYy#}#V&3J79I}9md1r&4+Kn@FVMK)j6z=f5?<k&#}_xt
z9p0DX%|CbNxA?s$=dbO_(axKH#?0@y)J3*cA$K>%u-$riEO|NiZS8<_=k~pI_;ob7
zD`R%Uhoh+s9~k{ZHVe0_DSAEJ*DbBT#-m%g;e-dn1)g-fn$5xIzJyD?{dw!gZ9dVw
z8=;%!1zCgwnHqG@$?n^+^`iEB>Dhap3q+jT)WmY|S%xti1Lxs;J9{r|w)(lNP$E4?
z;`^2N-+K+Gr52uJf4D%tZQtuOBgyMuAF0fXkBEqjd|7hqY#KMiy4~+~ZQu8G?Y7+h
zzMeH}*BZ9{{vL0rvY}7jzV6A1iA$HN9=q}5$B(z$@9*2RY1^JnpAIndb7+3vdFTA!
z^8b?xCm#9u-0rt!N{^vm%Cl$B%HH3)`?h3Sc)0wI|NovYO}$>6dwbsO+1euB^PamU
zinJx}zpg#)6gM|_adGkg2FABW|NLT}ZP0scr1!X5_^yho66=(VsT!?83<pG&ckARa
zHz?lVy1caPUS@G0n{Kz^z13e?`Mdkd7g*TMmcQzD-KzIu!kGy{#{?3lhlHNc+<#)C
zx|QYKsPvAu2Ian8*E0Oewv<^u?>Xw_d2Xs#_q?+mO3o863hhWqX<%+pOya3MR+~^N
z%KWNhi;Px*u~`Yj`y*Akxoh(#O%fH^`9`yY=craG1EU}hBfIaC4if?O7t*0_1}7{J
z83e6NIp+0Gg2CkQyQA-}C0#mipnd#}fXnl%q0)Qnw8a<%bQ72&-Le==T;3~Y^TE~v
zY;}y6o|{<Kc6ynY*{->JLmgV?=(2peUZ=V9si7Q0x#V`o0vD#mmr`DQdSh53v1|dO
zgTb>~^VmMk;NcZ=n$F`b%oeET*{o2Id^Ni~^-!w-!+{A)-IyI#iAp-SC^+=}{db@+
z);r4O*_D^Ud-K9Ib#*hX#U3*;JhJFJbfR>Qcbj{g%JZK!_gEZv#(cH8o^kcvx2))`
zA3qkJ+ZdN`^XbLn?{{kZ-&eQu$uc!eojUcne05GvPDygIGDp+ewQC>li!qz6s^okn
zuiVV++GLAuxz;Bv_q`X-F^}J3)pYLseEWdAv0@Wij!6XZFeYep&N^+i|4+94^t^41
z3bHC;*Cg3wJiRUUz4#`)*k{(Oy~4t~>qA<i=RQq;w$XS(dRAajrnbeq<;_=G81774
z;w!X#jz@jEX5hM%PNO9!B^EC>;k)d;?5@k{&tLa4Bua(x`{n3t*KOOl?DhK_%nX^<
zHBXH7qxS86-M6>wK?<{U(o~}qo|%em9UYUb877oCWo~qwQ54P4=(0t|tnP5kq$T?E
zExuk!@Ar?l71jRxtUTu9kK)e^4s9F{m)(B0EbmU3^~SP4Ct1U{@W<?zX1KNY%T^9m
z-Yq+JMrwBM>8;EcVepfWx4nA&ii2tM-yVszC&HrhRd(#0$kBIHW_ydWWPD)e=9xx~
zmy%Yh9Skryp5Y;?(C{Qk`mAKdG;g*^M?AXErhS_Cl=;BQt(U*LiTF=Qetavb;@6*-
zH!sDVJR*8~oyGl_oFiX?nEmEO&YPNjfBWO~nF1@l!mrJG8FBO>2gBBRvu2f)O)Jx!
z?DcNX$KLI|Ps^)~s?%P-Je=(>A8+pPVdMWl`>mMGU%Bj4uf7|?)yT70<zwvko9Xjq
z`$Y41KJL4|{lV>f|F-r2JEYHWApG6_dIO1yd)tH9?EiDi*Z%2L=aaQbus-*?Kiq36
z`~F`Grk@p%TwA(O;7N@FL#F4##zGeU3r;~UTs>?q3QQ>%vVxZsrj<!=3g2>xTO4$H
zoxX+SD)U#bU%$Scx8q@_dz`_s1NT$Sf5tZDE3W<5`9!GBdYRhtEoQg3=Wmy-u1w8+
zer_*2f6T|_^Z$fcyohAlmVZ0#QY8mx&XSgp>jvD79IT&oti-Z>XE7Gsl;qi>X8(A~
zo=$@&^<R%xSI^CpXzf{8d6lK$$D$vfYQOU)i{AgYZTsGRD&_Y|zqfMlpPuzM{{JWA
z`{xohm)5<$|Nnf?!y7MdyzV!C!k`cvJ^ROv%lhK^nqi+7&1*=QAjQyNux#ZW4F-V=
z)93%GTAiOG-JM)!bK&#nX5aSb$8#<n`+D?(UFn1peLdavI;DTRvY%-fuGF5h=xj}Q
zRH>`x>7A7fCwA^MxH6&9EAk!ZvGOV3m=6?Hzs)&YGV4^?n>giK3#*NbgVvuoweQut
z^OBRAWFsq|9b0*u@q_!l@5=h?{w)m@xpDL8wO0?fPM@++Q@(S>N<q`9MT;(W6uL+@
z^(^V()z_2Vo%XDXfn!e1v2AL_OP?;g+iSMl)BU1q<HE$b9&XNd+J-A0XGFNRmDsy>
zUtWEzV?FDuJy|~HDpql}O$<zd3d>wpG6o%+z{qg$sKdguj0|oyhb6s3wrtyW&SF((
zNI~SMu5Ko$)>#1@8(6Il=L>&5>|(%tB&eB<V<HoOS6pQ9EpF@V*V*$zXROVcen(0(
zU9ZfEdCJr)ei7!&c$&;OHzkIN7q)a5TzukP5X<(mD>rf0tSz@UeRg#c6!A*t`=uA0
z>vikbnVo$>3M#uKkNBJu$n-MbR&pb7LV8NuAAWhs#2amK{4G<YbQzZQzWaXiX~OM<
z&cx}?(H1NVOiFhhxP0qG%JtIE!b|U-JaYZk=@6-zyz;iwr|L;gX#26+^zK{rdFeA>
ztF<1LJ?S}f)%@_bl4^mkL60Wz2_=Udm7iVr|4z=yyEgmoL}wqr8<L$IXPRx&7Ix0`
zTujE>Uk|?Ck*(@s;&N$A@KBOq$@{l#=79}Yd0)6NGkD4IZFy@X;&CdbCNuYbNoVyo
z^XPk4!P8x49lWye<U{}YKVGdY|KsDzJ4yTgp4T(=<u>zbGF(ZqU}jJ<=u8S?V0hlc
zlj-Xeqvi1RfC@v))_WV(^?mmK&SIFcGp*>~hecZ~7+hS|hTW;i%iJux^ZI*@skKZ>
z415O|B?H1{|J-`+z;-3`XQz_pC@)g<3O*|F`7e)B!LgXrObn+dP0P((duwgj?z?#=
zvnB6;uf4xX@1#jq@|Li|Mc?1v<z|qcJsWgYu!&U9#)AqmF)@F>EVuV{IT~chrMtFt
z*0N(46yAt_s#KEt@;h@9i{pn`vFEQmdGgM-I`??rp&ggso;k0dlao`nTb5}<Zgou(
zQ^S^j$2V>M+|NJVa?R--J*R)%YZ2S@=1tz}FLV0NZTt0jvT|R;`u$rtGIk#N#FDT5
zKIU%p^HgyLN%!vcJVxTb*Y4gnwftF`n8SMgD~q?u`cIkN$;HTZY327vuZ=%V3+%fS
zq?Nhivzfy&iSrx3J^TCk?GE8G?mI~fSeG#@(hXd&xWTM+LWb#EPT!SgUX1S-9S)q<
z`)m&9MD-V6wtkX4HbcZ<bL@sW%E8U<tv5S@=4%-3@|=*7cjC#+qZ*;j5`wmxmQi9n
zIbs>6i<eAY@?6wegh%3b=1tEvDu*Y&`Lda@f0sBzN!#?UZ!v-f*JKqgBq%m5=}>q&
zCBuvPrP>VPS(THtoqgYK^^jmXb}YQ%$}!jK_Z=!)p8C%=o2Bo1&%m%T@WH8vw^^GG
z9@yTJqVzn)SSfqq`|dd*R;uYoHZyN9ZrjQep)jrYjL|uVV^h|=DmnJ~;;Vwgp)vj@
zAw`i&4k^tm=1N`8+iDSE7Ew6k#=NO2oas8DnM<R5AMJ?HIvO}d|4IIihi(iVkAEy|
zmn)O8?tARDl#8J+`TdQp+M!y~EQ^(ux8>$v&C-{z*X&ciy)i4=^mwWNzE7um&F^Wj
zY|p)&QTyYA;IW&}jy*eZ;>1kj^zFH~)3&fJ$lEUMHc=qSKq4paYSi4m#}=9^Z|;41
zYv$+k^DLg<F|nK`|5)*>$<J*J42%y73Z~t%@_M}HbkN%nChdaKMGP19p7Anfw<k|>
zOfLBHU4H-5`+HAsN}02<J2|-IEepdBLF-Q^)hDOxGci;i(s(qdG(2i&t+0?@?qRN6
zr6altoCkQ687|CXXizjzI4r@yBQ*Dz6l?OFMv;B$Qx(%zD9p^{n<jm}P~>NB>N20M
z1CrC$&D~m4{rc!q&+gQD*4J-Go_s4Yv*Pr;gSE#+ofSmpSTcn!VW^NO4=hsLX?S17
zZEbn=yOg-ELeHg7EB8#3v$p>CxSB=S_1vwsH_qRF(3Sn~>D#w)MGxzL?{c5gU$mt6
zghi3pZ+-WZB?Y^tdK~HM-?R3U^3;omY&9%5PgP5hx&P|#npvjrQX<~Z-@4&r#q%G(
z!n*W+T}te@`ry`UHSyxg%A?zACwaGD&iX&|URn}+-?b-<lVhxmCa1El;|*`gaNG1-
zb|!1X!CwhR`CoNZnwGp-f9Rn>ZFTfloxodO3#JRovbIjTJ9SB6X!eCY*QPTGvI;Py
z*v4%!p7uc}&nC{+pibfad-)|<=Ed7Z`Hw#PKHo;J?(zPb#;+kEuXj$n?fuL7md5mx
zTdMaazP%Z==lR|DRev9ZX^C}D^^$P+_#$8bd;9<6@js_tpI`f+k-hHw_d0%tK6(3p
zx{H;JEOyjSzcfQFbJ7=!(|!GHOBbD<#L;e?%O*1UowTeFlLWI(b7s4doX2#IUWOOj
zgibc~*e6y-S(Vx6tjjsW?)sE9asT)2Y!7OtKlp0*`u`NeHH}ff?>P6bd%L&jkNN+<
z>!oZrZ8WO*`J<>-Stujb=+IUHNyf&g>jxaa@_f&g72*~x77&zRN^X!jcI@=dIa{M%
zZ@tyc@^5;)-7od||0X|d&GFvVcllKb<AG^LewQzLwQ_GPetz!y^yjwk>#qO*__5#n
zT>X3D`9I3{|CGKTbgTN_w{Pw8l}~QJUz8Is`A95rM$muW{RPTiW(FIs20dMLfuU~N
z@{N+;S=z;v_kB2J9Ol^H-+A)^*TIxkTlME2dvJ5Q|FOxUk!S9ldLrkdu_F5OWw(^L
zb!^+8yp<7*eIq%wshMMA;SRQjRq96_B3({QRQAf-c_~*fhebx?!L)^Y&L48Knx@G;
zjp4E-_oEXw^)<!sJ8WOQt2n$ZHvh)AJhr_SH=`^n|G%8<J^R3s4rUH3vuzIjjNDUG
z9(abZL<??vbX?NLJbdTzO=-;K>PdNdkD3`SyqP<_J3dy%hS9+-Go|Bj`;CNI4s5m8
zrIHt&Dw&f}V4>lZ`r_)n`p#pA!tDhdrpz((VrERQY;s#N(<tQBmkuX}!vdm>VG;#%
z*4A)1ws>Ye_cvZpmA`M6tai%!&mo%|(@mI+F341^^n1Km<6eS~NdS+46RXP$gB3r_
z{X^?@{JtE!wtiyqKEsaVmt>w_u0CGBPxgP9J!|*^?Gs54Ca-1>F58z;pxG7jXpx!#
zkFML9MJj$WsWN@)zvkZ(|KE_jH+)LjyGPcAVxgD)&9;d>|G#B%ACCmT1+!Lx;E{{J
zH{Dy8^z!u8B*D$>lcUb-_2ig1-uCf~Sl^$2e<OQ@#Ko0zvf0}d`4$Q}Y`7z^&h)mu
zWV`1IP1Pe?7FV;*vtH4A>D+Ul4GwqrN!;Hw{Wx#ZnaJA>4{pR~_MH!vO#k+KU80!0
zmd7#Y(qiXR&$v6!Npr;Iuv)u`c&p{#w*CGuyK%v`J8yDJ;(qYQm+oFUS<uCx^Mc>h
z6BY+9p0dh47<5p^#nFYs#6-cZqa#RS*UE;YdcEa=Np~ixZ}Jn-$~3+%cKGDMr0vB9
zuZyC^woSeMa>})3?=16oR9W45<@VhC&E#lr|9P+XXV)i0r%ul|70xq!F#VpyJD;N#
zW?v7jG<f65#-N}OlD5ES-<#5!SI6GAp0}~zeWmmH_LO_GYfsOcK7UVyfSa;a2VVp4
zgvk?<TUILhN}kk{GT?AM!k4~L`SKiTwwDX8XPQZ8PLgQS=#uJfd+oaJF^i+YoUAo#
z*InI~#h|d%<d_I|Yh8VS#*@`owHVf{TeohFj`mvapL5LI7<BY>)~s7Ax%TtVIa7of
zcI}<_AZDqSr;tlX6t`yJ%BfRB89vyoU%oZhnw$Ic-Z*_}mbre<=k0#a)Zn+g_{)op
z+@Hm_ZOdYLuq#jKxaX{O>({zoET10!{=1M~am4gO$>|^Wa<XMCp0L8oh3Dd<1dg~Y
zJzMjR?#$9d^2IB*@7Z>B_63INMp8kG<L^XNo<0+EQOwhLSHVKF0`|mP?gauDo^`l1
z=I?Iek#v5RkT<2_lchKVm)WzHo)Z>x7%vo@TF}w4#jH(nO3v!lqVC0+!ILyhR>@{F
zY_MTynqjhFLwxXbpHjC&JLc;yv1OdY$Z@2hcy{z94g(oWW+fH@4?UxU5yz%^m>8^F
z<}H5n){ESnlC)EC%O>qz7G!rVXCD9dq{TcJvPBLToaOo8d#sVUggtTp^cQ;$3#?u@
z{cWV|<Xb0JF&V{8Q_fnX66U+sOQCd%Qec)4>k@_r1+U8?vrRm+zD9YgOXYNLzOqEx
zN=A&wa<hPJS}#Z1LXWLU462EiF-rm`X}v8-j6Sq+&6a!H+?aAt6yG&b<vg=duXUOT
zSEb^USFgP6;xo42p6PRJ+uV&8KQ{mV&g`)KcI~T`>di6hE@n*WUTV-2b6xYv=ilGo
zpZ{U^Scai*U%{7$?sD_y%z9U{%c*1Q)vK%5@7r}V!^hW;@99JCpMP!^ryJjV^Xb#4
zFJGplS{F{bHEn~==~9`~+a_CtWil~1c_l_J_nRLyoA>-@>9yOq`L;U>OSD{nB9L+~
zUF`jO6aPOClS?o5^tu^W9p249t$SVW?IpcRLLFKm^MC!A|8C!-u1`09+*`eTSD|(G
z^FIe}R$qP6?abHRU|3>nc;gL^bp8yj6CW-Gx%_{7GjQ9{WLLGTo~zHxcAFHk^-Smx
zh%DX^`tA6v=Vqac0yjAwmH&2Ps&IDRHLvjMRni|%KAOjz+`j*l5TlXvt$;O-Qcf<K
zIkp}?t1J(@%wFhn+V}c>hg$)wru*eQ>CVevt2?73q$Bmbr?1SajnU7R9DQuDjrlm+
zjsI;om)LITo@suk>an+X`)l!8sqRNuqGxjo3dY>JQIfMevmhbi{Jp)wt#@|b(l%~<
z{^{V+Z=GTHE%cZg%vQ~k{VQJn_r}j#r;C@q<!n%^NO3K0oYxZN5h!GRiS>Ym@1z+v
z^OtKz-nsW8@5!8m+FV=th;=P4%#4LB2VKICo?6j6HQ>!eNlwP&E7tEWyuE!>-v*g>
zbKW)5EDbZ?s5Wn_+F!Y`{+W0DuJV#UQRz!c9<RI0uwj2d)zTdYnXKcoZy(~CEWmKg
z-97x;wfL)7g<Mi@pEJ<<@O8&eUh~>t=bv>xc(F10e$lIm?()g?-0sdU$7c8~H?}ks
zY+H6WGym$7W53ekmNcD6J&>f}tfs{9U|sH`h$(CS{k$>%(WH%Eui8Cc6PsWA@N>M{
zTIsL9`tB-si;MT${QdIvdfe`P8z+9<{&(%&cmMPE%-j1*eYVXHT?u*F?DDAnzgGX>
z7NKeNttVya&&%4AuLd^ODVo3dvU@2{L!;kWk@S{VQV)FECw6u$?eSD#IoxP)Ga|}Y
z_;K~6k3~+;W}i)4d~;)NqR3HCDfN{JK9ZAHh%lICMd#N%mfpWq#r$qbu;KjIWz~1{
z$}=-FGvYr;^~qX)GcS9Y7%<V1+b92m@0}w&JUOd7qIei4lrInuJf|x-@u;p|#7>nw
zjnmR;?~=|qxwO4Gy7cMv!n#^rztSx3>zj?<?|hwW+}fG<UNSsw!oy3Ko^3Q`W;r^^
zLztPNdCU0;%TEb328yio&JH>0x_RQKH6lEBc%tKc7#7U`BB;^Z`~LGqEpwO1=~rhL
z?tH<}n4P}fs^qL^)uO_QW~Lr24hqg+t2S*u@|!D{ZRIgXrquIuZpkb;*;!Y7w!Hgs
za`kcT-LbdNRvvW<*mGf-OLLH0)Ez;A2#L%Ni6yzFI<p^aJDMmVI914_<$7mQ?dBv?
z$E*NNAsLy(r%N0i7!;h3#YmOvvaMufIk8)mf#c4Zk^lySX&V?7l2hHZrtYY=x^_a4
zCvio<%o|UQ<XP4!G)~B3Vd)d7U}Vrp{*+hep30xxs9oE;Y0gJuA+z5%f=>uCW#;5%
z&J7aLS}1cnYbHmd44+xE$)UXSH#mY0eCpDy&K7>!a#M(viQ)V&rNHWE_xAkz^s4pS
zvSdahHU{D3$xD+OzZ?*XWC&<hd8M-^|K+PKC(=B#bJ>`u9h{i8b=gKSMI(+)3O3vf
z0bEJ}TuQ8yR8u$@4z0MKx!p4T&e<b@Syz@uh27#fH&OX<&gyIa=hkh1-Mm3uJiY6p
zw2^RQ${fqS7t43WO7Hn(9e?}t!PiaFWgPeA%>4E}dHy-?^Q+EppHB;>yBwHs$xq6C
z<=bc<p38+3dFTF#+dQWxx1u^X>-#Io-BVcGwkgMi@B6m*?AqRk_REAPncaGJ^(9le
z?gcfQy{B~Js_P1$%#ZbFX}+uc>4lfl4yH#gEf1=NETxvl%eQ#DY&+UKlZnA2?Wy_i
zh6`CGZf-?~widCvZ&iNG!EnJLGf5)(aP%^R(5xBeoD2#LR$m?EHSMQ<H`+I4+7=zo
z0G%gGQwz`8p4XmwDoQ$~g=1%opO@m&5U<E>Z_|x-m%Y2UGg+Ns&DyoOc~==0L}>9h
zI~zMPF#N5v_q}Z5TYG>0tXVnRZ><dSoOG+t_ZUM%f{%yblcuV*a;+2RfApJY^R+kM
zrsVhR`ywm{m(Je$_IBRxuiI|t)q?tpe|}xhy&dM2y4i7Q(6%-EBj0>7`gi}aQG2Q6
z^g_w|vu7OoV9)o){JGoqVD0?q?7tigUWMh>PG@<uH-wgME;?3rZL##a8;wGY2@B_M
z3#dz7Sa#Us+rz21E+^H^HxGPwyXoPS{^qIeTzr4OtSj$hdvwE%z2Ux@rM9K_7EjZ&
zY%|Nlep^N6t8&*@9@Dz<&ga43C+}9v&$h3u`npKx6Q|gn$iMqmi2u#3Kb!tUC@<ra
zv9MyMpFo5q+e^1wZv|A_?DjiepTfR!p|sZ0CXQ$4_1E2e>$$$5d;0n(-u_pL^uJrH
zTN=AOkDlAKrR!|t!rscdy6~M<hB2EqUJ{dG=v(?~UvKN{yRwsS+?{y-&!0wSdHa7?
zULG{MyjAn|{R_Vt9f}zwf|yq>lu)!3UH^W<r;TOu#=-j@{Qle$UAFmVmFE8wrg1+H
zoSAKV@SXkce_xLM6xup7?Nmt4`CZ20URiVPU)+gy`0-%dYoWDaN_#k#dhV>yvbk%V
zZo2IK!OpioeU_Lg-JUzs`sV%<8lRTVm)N%8(jwI}3OV1a^#To_uQkoO9DYV?dPB*f
z0|pyvj(fKVOTBS#Gj{1%RN#@o%f{?d^V|B}%-MI<bYDxy|3CKF-|pcqJ*8(wJO3pl
zL^Cmjg@>P?W4Spu@AjE5Jr}j4Q*v+LyAyHWZ2Q`6q0-Xw@{*FW$7b?-uG3z>FRM8F
z^N){@f7aaFHn(p7_1C450!IqxEPI(?;4!)6`n=d=W#wj#PfMnX-o93po_k)pIXA9a
zf4$R(S4Yk%-->z3Z=?R0tG;V)^|PZ%rD_{;xVA5vI?czk{cr9>DV`AHY*&|^o4=jf
zS<GAaaFJo_NrnIavd^5|y=wdW+kfsJKRu~+QZYl8+d&`Ad#`4M=$8wfo*a76!YNWZ
zW%{(&xeg2t4&s?JIu$#Dd>Il%jd#hL2W_^##Pe|G*AMUNOFvuWn&%q#r)PJ`xbOMc
zd|jniPUY3F`L)IpLag~aR%wbDuWdS?y_Y9_-hq9JXLep(H0h>KrOIua@b|@ESZ@bS
z;i`N7MxtZN?{BjEe>Z2UKbdyn?3JnaMC~hI@7-UzUg+D`?eBW@uXS~<`*-TD(rcq=
zqm$>$fBpO$ENp)L>P_X<Y&va`$_q2TZuorWXZ*g`59aUQy?njBtbC;3Ka1bS*36&p
z&D|fY^FH|F<%4RWX1gq(MXlL>DNes?>CtCei>DfA`_IkPv%4>le%)6s`>5g57_$k+
zvuj&#<WJyZ;^S!S?LN!?y=ULb$vkfSF@OJTKHs*G%VtTM)x7<Suf@MTK6m+a`|fHc
z28pQxW>Y$Xb4%2-bhkfu|DIN@8M%;=L2Q}Dq~sOM$8Tq}em&?`{y96<yuISUX7%Hr
z^JNe2|8YbA-*@GII|A7R&&Ds8o2(KU74_@i`~MHNALsphJO2My``@4K)fcJHt8mg(
zJz~DRIKK9S<H5>BSJwZ(wf^0`z0wR8$yFAz+wa={xw8DRMoetfx!-H7Ua8woEu6F9
zfrAj=;q@)7N*gZu*~R5r2m5RduAjAjp1E*w^{-l=U|ZYZzaRYf{(f#(RdN3vv;5zq
z@jQ!v?T!D{BcNE!_20Ms!+-vd{px(&i!G#1eb~7!+k5BEtxqlbCKO$G{q=CclBl&;
zx7pk`_o|+G#z6Jw?Sq!rk7ca26hC3$8_Xcm)b1ev<3j)Pjeq_;m&-7{y0BUK|DWS^
zFZlmo{y*<yVd~z?Srx)hciuX+^OB>dZZp%N?un*B6L!wyo7&Zwevxm+!+D~ej_N{P
zOP*@#mcP66{k;93%Z2;D?>hQLb&gHtDT&X=>%X+$k2^Fwzw+_)cf0u+_SM{<UjJ%&
z{j06P$NS~;w?#1oXo=W;nm9k9M?F)E)qkoRL)#g?lv%6RueHsz%vtJwjLkjCep%l2
zkSQz6`{icr@HL%t_Y;?PtYUJQ)O=aab+h#DGcz<TRX%gW^4*7d%0?YIN8-#bp0@M9
z_4oO|^~v(pJ5S%?k<L-s$7CM*_Q<<qfqUN{X?--swXMPD?6L0bX4{-sr_Q_*zdWTR
zT$Saz%&q+wY%C>xvVvaoZcRRZWp4Pt4#QtBKhOU$SzK<mbYgYUuf5?lt2}n^|9_zU
z+?@Z;$9`m87h%?uTsbLL+{I<Dh<feg!W(h>tXIv?c^U3AZI)n8T#Z6&e~$d!nQr{q
z#`?UctJ!D1$zbX=FP*H+*{J>E!My&PWuD8QpUbPU+@N6^u;r}7L-X2f#s{UnDLg4}
zY^N#n1p4=y|6Z-IG2!C9iT$FRgWY0nw*PzH#vqus+WuIDrSJ4x4}Vqsi(=p@)eT#h
zdX{D8?78<YmYHazX_!7So*ubfa#5PTFOLVKWp@=<jAqfltqxCaCmqOGX2ADC`m*@9
z8AiJ%?JQgRbxnG*ed@+zSC^G$q)W!^zn}jyLq}Qvhh2f24>RY7Rg=D6UaKaWv$yD3
z_Sw(;X?qt$$)26Um-X-bj`x!{xtGaTz0Cf;_}Qx2>`Wi#eTWF}-pjDyvj2;N&DyWi
z(pi5um+b96`J}b5dis(#u8}u#ZYSPZU$r2&Pp0Bncf`WeY<|-gnH^1hvwN?G&ATYa
zJMuHuu>~#D{k`r3gM?$_<}~GVZzUq%={zsqxw!t@p9wDS?dsl5d#$!XdD5KehHjDt
zGJ4xSoKf#<sV{AcK67e!@b)(|D*kWvy8KRl$HV@4arY9L8Cp8RZaxgmm=H4MlS?#5
z(?S*xo(wjI2?9quj!jSyYKv*H5tPg@dZTat=dE0k(B38L2FctEJAU?Mdq^u;)h5*{
z%rq!?@ys%Rk%Cd*$;$0__h@_iDtZLVR>{}C{%il!-R2>~;Z6pN<Kkyx=0!f5nWM*^
z%fOIZG$~hc_wVWV%T|d#%}xIlzu(n;Rn65H^NU*+NBp|p{^)*9-VFJZjL{s6B>BRk
zdlJ)Zwr{(jqoAS0&?9krA?L4`YTi+A+k&_l7FqN?y0I;H>awp@wRw5FYo@9zDXlHt
zefQm#+rq)Y=JyH?A8clqOn$B(WAX2jcVBXD-nPdUMX|>-WZeVR9&exJ>%vo1x%TR_
zXV*NoZrU1pI?dR{q-M33;-{T4i|?(t{_3gMOk+Dk!;d%5*FF35^YiA-o2$RSn>TNs
z@1-N#-Wv4WtNH!beO|SnwyCLU>8~%6ODCy#?t6UkpV7a%9cL0_kEO;O`>w|Fi1EC=
z?6JHEb%|0I_6Fw5)@747TO2qtfpKxK@a}nrZByJ1Ca;|~`QPT{emURN<6oZHFJr!a
zr51xmveMKH1G~xdbQuzoFWh>y-P$vv%=quwM<+a1&YCRzv}nV_Ir1jrQQle-b2<0i
zoa%g}2DTO;hI8B7*_vU~s(GVNtX_8HsNX&N-IBA8IKDGn*LiDY=1LXS)5?<*mAHEv
zuI|3rcHY}eM0Vf$oauXNmH+ms-&i;2i)+#QD3N1^3<gK$=<<uMjw|&t+H0S~^nm+r
zDZ>R98AHQ8m*4K$u<gY0^s*-l6E@G8s;_!?X^5^$EmIpu=S7Z`0BvWEBPZ@Wc@i{v
zP21e!wZ9sJQr-8xdcXO6{uA!BfTB&o$&m~S4L4pa^HWl~J@t&x)m3{>=j_j|JDj#*
zZN%AI*A%X5f88>ZN9T#8-nL6F+Nu^eVsh4$&u(^{>FsNEMRQSY>*W5B-IKV>-rl%r
zS$#}mMNf!a)r*Jad;jm%%sgLIwDZm}H|8lay1oV1*&5D9>GmictXvwkH}Bc4ow>Ku
z($kiv+WvZxtUtfPbLq<Wm3!mX-_7#%_s!0Iq!JYoQStF;@?5{|GxSrM6RNVZ@@{Xd
z+Pkl!aAk;|zn{;Y+V8QMljhjh|NHPz+5ShfeZYz5>v#QH<tVXk{o2x9vd3-&a9!D!
zdu+z*T}Oj5lWKxIW@Z)tx$)}Ot*pdtH?qog<~>_2xq4FVTIWTIb0zKzdPy<{=uK}q
z%IKh~_O6AYq3QU#2c3e!JLjmTti7M>9+(u6nbj7petna9-u)a?LH*2+ObydFmP}!4
z@SCz_=K~4hn+;LY&IVKFNcfq2EZvyUa)R~SuEJ{*0*`%L>Lsdp=kw?7Ju$}23=gZS
zA0G;ndVQ%!yLNWrwdgh72TE5RyykUz)7m0SW`^pr@N-x7p6=##W=Ofl%AoOs<AJfv
zy54nrig+e0G(7vYZ~oSUGb%Qp6^PVSX4-BP6cP36oc;bK7Vp(>ebd?S^IYxEM}05%
z<l2`n47976=iTOT<i?pN-@Y!t^ti9$dP%6XM^Ne6eazxlJ2xxVtv#2oeWiH;2gAD8
z1?Sqhw`Qe1nR)d2zE4M(YqKY_E?Qo>!e>%|jPxTONteJkUi=eXJ$pD-HlCgE%=TJu
zRHXX;+LUKb5AWQpSnT}fz?qbTCm9<QZSS<pfB718%1wo<_3x6$(T$3mL%kK#LpRAV
zSiNrcTb_Et;?T#pJ|e3c+YYr9ExGRhi|3|-&%OWuzE9ay@B8$*^}#P+zD#ZB+gtD@
zLT`5MtCh?1_kImZIQ{3)p_h}@gV(N}dP@KQC4FArJ#qc%^Q?cpaOTgyzi;v79Tk6$
zT*|m;=B6LVqrNKP`AjuobCVS_b{>;kf9VQaewL|%x5JgpwQG*7Q!d__aN+gWs=43y
zzyBM*^SyR-Z)^F!*XP#Te6T#XfA#Vy|0R?+=-ig#VJnn5TA0%lwr#SCp|gzH>i4^T
z#^`wl=~cvkeXQ}vZ&pGCzjOAXwY|P=InU3<%2(98eNZ@&a(Zdf)~MK>KlW(PyvF5~
z{Pc@Wsb}Vd%4d<uAFG^AlLZY{9|=g>&pp?1^IiAouB~Scf~0qTI^%BlX|jCH|LXty
z%zrQB|NCP4yWRTJPu9HSj<2w7{~G@Np0$tDpM~=O9^U`ao9}B}!@GL^kC|69v|n#-
zYS^Zv<TX|DOX%AB3Pxp$JHFk@o?rX#^lI&m3F_b8zPVR?xHNVDq=}MB7iL*3QoJj3
z<$d)p?%8WAojgqAPTWl7l53i9LN$PCR>`$<j7#@Ap4fG%sB(9@MN!+ChheG*T1|ta
zB}2NudF(TpHkYMAc(%TA8_R@M5`xZCuVr~EPx{RI@7tv|Q>#hslTwX+AKa3VoUwl8
zT-S-m9&m|gUhoano~8G0#;(HO#-HV<^LX)b*gdtBWO(7WHt$ksSJ2!H;o`LEe~e}{
zEu3{aF>B3|tv6q+yI#H3P5d`oi$nL})z4a{&ua}AJ$*pJV~dds&&ElTiiahaSk7MN
zzKn5!tZCL?UFHd!HQqmETp+!D`s~wg^96dc=SZApP32y8`ttK@o`Nl0&b?8sdw0Cv
zbwJhmK!9VGhtY~(i>JQfU|5s;MeJ6(%tM7=(@af+cV654=fFvJxogQ^S|z{tiu#;Z
zTzKH<iz68a*V*p9HTPVQz3bFNFIqPLaeA~vB1AFJBIDA|;@)t-YwljXZx?S*DG!Of
zc>PrR`dfvsG&bJ2cJcW<UnPA{p=t9Jn(NqX#o4%cCQi8|*2j3`&aGEp57o5&v{T)f
zIE|$tZ@2LABRnZaGjx47EI2fSb;-7EXU^{a^X+=r&aKL?GHy>dx;86$+ardC>`Df<
zh9!+puD&Rrcv|i5van-?6?Ize%KP@;<Y#;oaen<bD|Pcfeo`qa<x7%3UN;qaVUV=$
zFiW}YK}H@2og1rHMII28Xk=tyN$F@aQB?4dW^4$#^?uuu&#!hfCSJd4y+gTLJZiSL
zZsGwUj;4v17#^g(*)m7AO2+$L(2`F}Yszy!+$w(lLx^F*Lh~M3W(StcjPtsi876H1
znPz`y-uKce8M!&<CRkn$4qm_Ec{|s<Dhm~5qc(;GL9(u1yOKOMtGWEV*fZ(RL}CB8
z_xHcQB$|7>REEVPc<RX?J7cb89NlpuWz)=_`+3`Aug{)4_wMfU_qyBfIJum+{rzUL
zzwOsk+UrHQj;eI-x|=6+d|U4Oo4dci*;$;uI@{%l#Ie9vyYjYQ?|*DDU7tZxQH3F6
zEqmgN9rtb=sn~zry8PXrd$rZ;_kNpIw)^v=?&E!O)>)pGhK3)V?Y}rT88bYXBc04A
zZ&&l;l=I(z3bX${Q~6-@@AjkJRfh^egC^5I@*j&yJ(HVLC>&a&w8-OSSNeU^?dP{|
z5M0??x5cm{ZpC4Rt=A{NOBXYfRs8H%=`+<=IcD#P?Ol_T&mBq0Yd4CL^jeq_S$%q2
z?}}>9mQ|ku7Vj0?Dp{r#_NC25=0zdHhBt3jjNETIMY;AL*>b)-I&?+I$!Xn*MJam=
zml?m9Rd;=cVP3VznVdzQTs<luk4W%IF`Auup#SQ4{EO83%=z{YpO!^MI&8f0kx?PN
zJ8n|g%N+uLd$t}Iopx07w7J@*M%_16CcAERt4S5}ZI7B*$ZGa@#q+-F(w*-wzgwhf
zwZT08+uER=6W6R=JL4lOgMxuW!}Jng-eem^vE~ThquR13qMBFsOy9aEJN=u8OtfV2
zuAA%KKP2T=+VONoicZ<T_ri_%6MpGOJNo7Clrl5;u*fmY$$4P@>Z4F<x6Wya{)=`G
zpT*sI@kC~)=a~~+ftSoZnS2(;iY(13d2`{!iJzB0Pd@6kOgvBT?0G-Gxs@M(T-i6b
zui*Wj&+DqzK2@nPvOgu0DYSLZ4h{zA#^%-Qc2%V;SvBQd$+no|RwXaI?tk7fMcr>t
z&9gI+imcCTc0_L9woOhw>-L>(%)h_;`}pj6s+<3_d;gF1i54qzbN?RkuaRI_l4|?!
z$7A<?+1;;JIahywciV9L-mul?(r3?}J$rD0{hQdQMK71lzPBMauPmn|N5X&Iq>7g(
z7YiS;UOxNhfo#60-TCXD99w;7LK+8yV8e_LR{Cd(qhDy`w)ov-WKd{-9WgV4@$ikw
zv&DBke*81{yUYfr?H4<*A26Ef7?vmc*X#ezpHuZ^^*Ka%b}B!6w@<11F<)fob@uK<
z)64(=nLSH<n_k`Hl35b&8?Gz)+Ay#^5b$hSXtqZ9bx3gKvKRU5zir+5w)|djm<+=V
z?NWQ2U%UIu^vo{#ZCd@v?~cvP+s1qx@qf>V?-iF+`l9@H=c5PjV+_M)N$oAl`n%Ir
zPV?MMgC`Y6Z(TF>jphcF2CqKCJ~3%dZ>;(1Uklhyp8kLMxrx)En{F%Sto$QuU$ob=
zw9;n&-W%)cpSGwdwXiHmTu^@X%GLYsZjzs0re|(ltfIYL=>4^~#>%&s<!(^1*%fu)
z_UhWSP1|$+dl>F0NO}6^%B`Zi(h+~Znyfp!`=jRlvys=1K2u{fULbzwTa~zuG;h*L
zw%w<8vwge5Uj3aVyed3ob23B0(*5?bmfueOtlB;|=-4&e6;s^v?i&hy*)(~tf1#Rv
z#e?I;aXZD^z1MEOJHc(+qMp-fG5hYGe)csc^3At9Z?-Keo?Cn{<=T0ZD25F-ujenn
zSIk|%q56s5{gr3#RQN8E3SRv9x%vCqJZkchKXP`y5Zk=?{|3c(Z}aPabG!Fn&Hn0N
z_iFO`!if4m$LITOJy&th`u@kheDw_spw@y_ph$vDq;hMgmu2OPkKN(2o0LqZF|Rpw
zr=d~FOWKNUW9zAgFO@rY{5^B?Lw5h%y*sYmesRvY{lEYIU)td^H-0X!|Flvee`bjL
z-j2+c{STY&>;5=C!@J_g%k*jC(>gTzgpbWkjcl%avCE7>;n9yDDQX;3{B}N=v+@0h
zX>H%_{zRV%bx6!zEXG&Wry6E`wkp?kVpp%H^Vg;8_vS=?OfmIX?5F1t`y{jW=*^>!
zQJK<HSQj;{;m!8`a3r`p$l~gwi1?d#<1W4Y@}JTC_ciNxA8gj&eJxx2u=VKDr7u@%
zG8i1I`Byx@|MHd@r}w_MegCum$4|5RSBI`$y5jf$NSl_}(g_nh0-0@g{VX{)&G_i+
zqTLS!&gQiJH?Pi@T6ePWYURK4ohQEDeIK{|o9k9j)yPR(Bh1X=p17Lr$UNLL+pK$f
zVnd$ImiC94FVZs-o-s>goM||iknv(B<F4BY3(jtkj7~T`Eyr`)v`HbWf<jkL+pYh8
zR(_sf;j_clt3xKGMo#lpp8Z|@rQNQ=;?9mUJtu5F+CN{jU3lTOeG7Tbjp8JCu^vzB
z=rzer`+G;s|J19;udnr&imc|g?PNA;;Jb1~XY$3<dt1BW-!7HDy7#MZa9oW3;}F|j
zHQyJ?n)@8P__}=W!<veH!OwTz+&Q~UekJ=V+aHgTejDG;vJuY@sa@rMJ9&R)>6Q(<
ze(i|dv^V_x^{M4)xyibhRto%F(wG)|`^debg!?hR^CRpeH~CyY@GeHpSl|9f_8GaD
z>pMj@EVI~p?e~+aLv_8MK5a~_+9UODUgo}{RUfS$ElbjW{r8aD|97n}s;Vm+Y@E9U
zG!2>5CY`?5BC#`d((=Gt>YM&_UdYdx|Lfb#Yj1<<CaOq&`IoTv|Bsj7R&Jf5<ZC=J
zH#C0Hmh!y6|E;(Gd)d^%$t50nZPr32f!~obhtf~V1~w?|zb;Z*w$j~b%M|In)=M19
z>GM3!9Nql7f6Y|c$2Tl}j`{nA^0S*<{cw3^#PoCTR(;%RU4P;;fAy($k0<^yoBu9-
zqbB}a{<O~3WX3&5_FTI1-)j4&^#A1ovko^JKG)Y-J3r6;<A$Yb%d?inSZy!-o~b`)
zX2SZVd&0Kt*;jKb+Tx022-~&D5St3yiE?V9rndLYL$6P2-t&5IXWrKtU;4wRwZ)w%
zO4eX-|6i2%DduXy+Djj#^%HNte6zQ|?xT76m8U1$t3Rg-?)x_NU%Z{!2E9)+SZdpI
z_S#>Z<NA)PF;!yX70+^oVBv<z+|H*L-m6Y{cH;Z~J%686J-xWJm-}s}W7!AQ&%WV{
z!q?S4DRw_sezs-}v#iXlO~0SL+q(Qq+rEF-7GLZPotz@wzxK-7)fz=jO&*O}3^Uv|
zo(t*?VQ{k5jr>@3tzWzM*7-f_lC*bUZoI#0hKjsi*|dKzJ_~36J$vZv{*M9we`R>Q
zeRuwU?524Zk0Xk|9(WVF-ag3UP2J&*kN1DK6jT(9xX9p=6L#(Nr7n@ytu4M6uIk^N
zJ0~j7!2Z|o`L`o7gg?6+oxMBn_nGp0dt$H8o3nDx-V59fFJG>xJbmxx>~FhlgO`fl
zDXXYo+_d!UJLl7<JXhS9pFgefR^-lQZ%_SOkbWwt`d(k`?r-nz?%uag@Oa|ZsN|*B
zuU!iZyM9TBx!}i%htu!=+VuAJ^UpT%aglK`QJ<LqzgpdY?rg4g<)@VGmu>6+9qN;{
zUZhcT_jQ~&>%+zUwq7pP-`@S4S6*{|x&7alzu)iQuW|O-vosM`2AliOO+*W?X0^_|
ze*Id%oMq9I4-b#~&DrsK-T5_Z*6>VDxxFoyN#vT?Ndt~Qy}iBC@m0x_c$n|cpE09?
zvH9VQ=Z9~!nWmkYk?*(e=EmZOACGFij7{7!gGX=8TwAN%%TGN_%4$#C5%=P&&Wq`_
z&zIzHntHIZ|8H-R`^z@L%>r6Wl$QQ#t=_WQd0MYeO_Qh&FT;aFZuNx|d|2+SI_v-J
zX2|;3uWC$Y&cRvFzUCDzi}-UWYeVGa$)fr^C6evgjs^FReJHtPoqt;DhJeeF2<8sP
zs%w0)H&bSP*i+d&M@IN=<u~rnSD&rB)_1aE)8w?bISJg`FTP{AaEAMCsM=(alM5sq
z*e3FYpSJaOem8ZgXiS9mA&2eV0olAu&#5=-+a-N}GxNlnkganwO>e*L{deN7{9=y<
zOcMh|<{dxHIC0%3^}l&9UpR=JbHBs0VngNr6Vuq6yS=5qPg$M4Y)+VCZ1sHGuMzci
z=M(bEtXvYk)eYt@nfv9Ot>@cBM@GpTF)B)BetLXglU6aSioTWi|7{yC^HDnY`18vT
z`{nE^4zH7~|9A8E^>8umdH3gJur<~{pF980I%exfE9xrB?iVcLm=gb;Ib6c{gk0?#
z!$LidCb!Ky>+jDC)H|f{CHw2^+O=-`mmN;re*5bdbB{??d*jxI+1}6JZtg$FLh$&<
zf3?5UmMxF}J1gA&+l$5Q>vydRTy2&8ZqMiUn{~e0{=ZlKe)aX)x3`~<ul@4k*|BB9
z;cIi&{>Z&=W^ZgP-pbfub3Qz5n*G<8{<C{)3?zPhRp@&B?9RQ#;qN;iEvU;_SDVGk
zV0?7r^zWNCNHVV2%B0Ao$ThWiQfb>YtF%v9_dd=1y7TF}`2MtVli7{aZ&yuvx_8aw
zzgJIwJsxJ<SRrF<Uhco`nUwU?Lr34W+ODnbJ$$?5X#9^mlh=LTBC*Jig~^*E#k(t&
z`?-0I=+Dfcl8LP08RqjU9vnRPIJ+|OQc#xM`(0Vq4Ml6WZ`}CorlkKwVNI^;e|LUH
z#eB~$v=F>K)iHBUY0{=klCMLVu6u7yTYB@lPUCT(qeaKRU24+YFzJx!&dH7w`HS=~
zY<;_S>w`rN4-zE0PF&|;I@)-ganY>%GE-z;*Im9}cKhGSlW*D6`qX}|+<k8L^zD8z
z#UD5v`_9SCT9xyiuX<il!<NfeFDdcth+23@Y#)~`-|MNXIOm34*~~D(T4(Fo)#X3(
zEk4|`y?nj@R^6KyrDwOc=6zcJU2lp1ys78EzW-*EfBsvoe(lM#x6P{=)U+;V&a~O{
z<wCmr-#aslS1Qk%amhOU$65D#w^qqq_}3C)et%B=_3gF()|G#n<A2mMhImDt`?zwc
zabx+T6K~GmuRdMgt#U5)*iwGo+HVsl|9tqN>Jayr?BD<1|K1n>^C^D`d-MNK@%EqU
z|GYW>?#9Ms3z>i4^6Pg5t}gxkw|wvGx#xFHzqae<tQ!&W=i8f`cdO5h{_*$!ryJYr
zPHS(uzLo8SBi|drpG#~j|FqoRI(zSoj+a+f7W2=K=vB^bwEy|Sy+5Y-@cVz~{?~qc
zGr5{S=l2Ww|AjKY6D4+~m#0<-7A*b$z_^Apev8`L-S2n){-NCeBr>mO<F#Ln`8}PB
zG<<{af6m|ebz1H3@0v@ue0out-m+)S;i7Y)+8=)wKR-8j_xn3HUF|cTxCZt*g@4(4
zjqx?ReALco0j2-f<?eeWzB9)zC2jq+EiWe=nw`M3YqbR5#_H#H{O?!Z`M&2;sO|o=
zoLT8VxifNPj_3dGd;g=p?*I4QfB&uj_iFv$L%-|g4#fX?8Xsp-FL&UZ>}`-Up5ORe
zo%erw{ZH$1RaLd<T?Im#O&)<e+|74L+Q?OW?%h!N_l}`b+PscGa~to!c>dOLrmyes
z)vuR!Fh5wmK<LPtU#Txk4%WH&80^f+UwOOy-Mn@8Z*-|KZh5q_{_`sNe}8ty|2KA=
zc{=uV`m|H$_oUs|=JS8Qzv@|mL{4(j#G2%SZwsFuKNtUk_g7kS@LHa*R~NszUHKJ$
z|0i?mPOgH@ukycrdc3-yuh_96Pw|O?WT1A4`z(EK=h$AqcdJe%Nzb?ZdvfM8-K!bV
zn}gC*nroI?=X}4+&0TxXBV(14r{n3ptyM1#+x-qLl8DNlUj2Q0@m+mS7P-am@?C{x
z?*5yeFUi<)pkcj=aYUB>5yxdWjL$v$$*R70>Agb+(Xsj~bp$g-rio3{mwG-eY}#ZW
z6&3%(Q*ZcOKflIak705J&)E->JSs;EmhO+4F^7?9#sikj$Zwm@xjDVgex2dOke)i@
zbWyqMk*{pp$9AeX+ZS}-<=%Jw!zlrVre4R5lhXV{YUFt41m7^M{_FEL+U(q4)9g#9
z*1KH(T9usl&*0A2rM|W~>=)$pzI?7zT~^_()pBW?QbALc%T%tPDu4BIUOp?=e*eol
z;(epB%Cfo-0kw9Kzu&w}DZR03!bUyqH!j&lua-p`a>emj^FR0^ZohSt)tnWVzui5x
z`p$(Ne^n12_djIGA><L*rLD^_d1|MCb*9FqS^D4i$!BsenaiSdcCPT$svWPN+3J}u
zx%s8-=%Y{1(*3)e`)p>e&#!;F@LA(b_Lm|Ivh3UUeT_2qke7J&@~2;<#nKFIt!q;o
zf9W4R{E3-$(Z#3xKYoZ46H)g{@|qVRIWH#e?;9t@MM<*fuk?7NUH<%CS7oQD+EPo~
z%Qq|UmaUgF<3H2GCXg1Sb1GO(bHNS%60V9_3s3Nunq1eo<vDNabNR@bubwBaId3~@
z;<IPlzwPbJsy&~QYrJ*m+PAYT{<JOr7^5s$()MnZ^X07Y+L!Y#-)*0^RxoX5-N|)M
zF^jiv*tzrL3FUsf9~Yd>?^Qg$^X5(Y|L*#U;!idH@--Yidi3&g|E=b?*M=3>)z#g;
z)3e!(qv`JMviEoP)qXLH5Ig$*@ACg8k2VU|e_-GL|NQ-L+mf%xT+TAfumAft|L3;t
z3?7?pJlp)|Rd2eRXD)SCqw9}?L8_)w<UD<SU89vJS9-pE>9<_E?crJT`!%1>ns;}Y
zx>d_HwD-%$$H$(&bVe##<mkut{{267%X_X_9RK6&pnq#-^_dxl$@|>wc24;B#aTL`
zQ*{0rcJt$*{Vy*j8a{02;hXvEn$EPBW>3{bMFP)9FyAaFouAoeHdA9_!sT6-YZdf1
z&h5xhnzQ|!-jmg{uf5^antN%>(xBwfV6C)G+iq`jbx>Kr6xx46U88AQqoCn8A8*!h
z^JnRcR|&mT`K!K3)b+{-Cv}b^m*2cTuzx~{ytJNUiS~_jL5_{0{FAs#JVV(xt-HVR
z+pkkDTCSOG&ePeCFuwNdba>tUv#7VS+JO7Sg>BYq{GOsp&L&I&XAU<^37R^qci+``
z_5_pkGc%pIwAN_K%yKNLy0CM`(v>^<jAx(A2|w7lz;20@@|JbUEIT#2H!SJk@bWnj
z(&gt`GjSH%n^y;-*1l2^D!6Fc*%UI<Sp9aB+wnAAS^cNY^KQ(0tbFmx&qJ~wwdL!c
zmaO<XxBUM1oxAr3=;^vEwk`}8S-J9eb-#>N*<;>g9c3|&C4c6z&#U<J<ihz&CSPsy
ztEzroo4!}aKiHllV&%gH{zvKrcrJfA^YSt`H}~1J&leUpPu;O;&z_?H;_u}7F1szZ
zv$d`L@E~-ae8$pg)5Eu&J-aE$+xxV-|2!V2{rBZnnh%y<-}~gkL+5KVE~lTHQ~fDs
z^VL1?Ze_34bj(?E)o1nU*WKRThaVOsCT?7D<Z^KE&jMxN&*pbNPP?7Ii`U`zl~?L@
zZx)C0AJRGZ@`CZPJ{932%afLgE2bv3>`Y|j_EHODVbWxK@LWyfuEyj)ZAr|M7Ct}j
zY+k{d(~}|Cu_0{Ev@n(QbH7~Q80tM$RZ&Z-nANM~93r(cbkCt3ce>PCSe~=^MCK*`
z=hEe6WO_7F^-ZSy$u%b<HRt>YpTXRtbkyb8#=^x%Znt`fXoy)n-qqyza2D6C9bCbZ
znGuBzqMEF#Cpt776)s%~IkxZYsWYcEPCJ%lybHDeo$FFk_3;UR-4peG*(=-fo#(Hc
z_kH;xH{%amx#Zrrw3>1^tIO?9=$U#l^ZnG@>x-JWo6nw?iRV$X{d6_$I*X#W=HbSh
zd$lWG+cZ8Cp3JzSS~THjvUvB@Mq{?gnU=PXW#_DWzxI5@_E$&NF3SwswVCsrN`(Fb
zktn+~+dXC1d|iH9Jq^jaly-sPQexe+?dMAwD||Yejox|m_H8YDllvxcjdwcx%fIzS
z_0~5x$p75<U*@O2&Gh@$`<_?-|Ke}Qwdnhv-*-VrQ`EhCUjI+L{-OBpzyET#?|t+B
z{hrT}<v;J&e^a;r{Ib2v&SXoGPTu0EyLYzV-~Tn$c>6u8$o#KtwVFjgr0QDQZasGY
z?KiLH(UqIu;%grrVeVh|?#|Zoy~+VwpC0`>^JZ@4w6C{c8yjD~|7+Fs`v2eS?`s_X
z)y<yG%dm9M)~#3ne?4AzMoPNvV1fb1p$$4*OScsF&9uG$`|SN6yi2ckpOyV|c>mwq
z^LM^pXLFwMNu}MX?V`u0sz@4q&W`&$t9<|Oy9_n=^?ftFgxel&mUGwq+Ny8&f%|>E
zJwsTGSnGRsB|YC?x1T>34>v!3rz$b#$<EScVcat>xgFJsiP`hCZRhsd+h4=q&YUrO
z{>_L=h3~t*&U(VS_4bO82Ot03E!VGqlbn9-T2s{10&_)uKC|7Y@Bgj+|AxK(fvx_6
zz5F&G4(M**cc$}<kFV{A1I)p}lh;>$UHyLFZ@Ku_^MCK0|9hhR&+F&+{@(w$|Nm`q
zbGg-TSFTalTcxeN#j@n+g?DqV{Z>B1Qt|npbw~Ds6(t7`C46v6{}}T7T<f~k;Xl7_
z&N#BZDCvLR!*!dTEheZ<+1XvYY31#UPwMxXuW4mp^dR76OjKEPV^zx2^>&4Q?6s%E
zRy~UQeCalyUtB2ns)jF{r*57-zkbi=sx0SgVcram2i(hFuYR@FIoRBqrMKYJ<%c(W
z+uz0Qd0sK!kKa&UN&J<F(egr*jK5c;>t>4Xt9Z6o+-i2~g_IZb-e|jaY;Ez936R(n
zHb+Uw!a<lxte?^8rN;IXvRiA|ozgUP1Gx?23%mCCy;Iuj9H1`FDB#Db8NhXI`s9)+
zc|nr}4ssTGx8C05CKzDB5WvFZ)u<+M@I=m}=n9_rPGO6Mb)KdEMeKqmwI^l0+!w#~
zW_MkY!70Mk?&ukIM7gLz*dSMSL&=M&OC;^O&nGx7Sh69+Dxy*J%9bx;cW&SR(Rkqg
z&z=5%EWXR{`xX%EE;@6DR-pKHCWV0C7vA3eec(BFBeSpH=d0m=`zJkJ@_yfj4ao||
zBCxdpHShL(mHf(~cyhtxQ$c((*Z%E$9q~5B`xvX$9kosOYCq^#bxYsgR{3Yr|CI)r
zE0h^-SzLcP^IYrGujkiShFGksxMUlCr|R|ZroHRypByf~`#qii>=CI3p^xdSdTS>i
zRk&Z1^7PYNtI8a`74DhVFYPu>>T;R)$l>?b1>5$%3~e&f{p2@G=j(;@-b&{?QztCX
zs#e?6wch#sRI}KZtD_j4eqAt%OqYEiSh;F)w6_b3B1?n%2gRrfzqDrblr9K;!P<L4
zWZULDmzU~RS+XcUw@Z#K4mX~+c53Fux}3K~xx$a1ecKxI@{ijMyN#jmELXl=^Lpkk
zQ!~q*%O)#b<Y{2OYh#gHJb4}eo2;ZQOaWW{DrMwvv-y7&+okROH}_oX*$qa)!3&Rf
z&F%2@-k7)J((*bvalJeDcD(yvwcGexdHr+d=hO7^ww>L2J+}JrSMxVFHYVqlU5m2*
zRQ>mn`2K?X;`=u2*zltA-k(2zKw0(g@9*j-C(K-&k?m1(ZJF!G<MKaGd^(k7^upg~
zOWdbP)9=)LUK=Q)mdT|))oahDUB52&|ND6IxPO?ID8pB`&-ef6zyDfOpP2ZO|Nm$C
zZ`FHW&dg-!b$fiEaW$Weg~83NUZ&-<HpRq7|Ne2@{@%+ilT%h~EmNBJ?cSGV=5n@G
zUs!uulIQU!OJAE|n7nW1&&8Wh?%(&?C8RfPQNpFmv9H6p79Y8OYxbupO(JIIL2M^l
z15)E%*h0Q@gl?Hzyjm}!T#Z4?M^sW`N8^?wH&;nrn`x}b5L$o8(lTCTnt^wxV07Rt
zR@HC?1BZt)i=!=mygRcn<I&pcb@zh%ZPOUUe>s<D^33b{bIEhRhI~x?|0}OL8&9MZ
zgzDWpu*+r2M4JG{LS3fF>+BC+dZl$8;%!@(pd|3z^JbT}>AUJ9ZP~WTwk0MPcbOV%
zt*8#3S-kUY&S!1&t&5U{zcve-GAu2gxp8Od%8fHOuH1NRC%YN@_pRdI&qY?J25T+K
z)w0TetQBsP^DIHW?oBA~qa(LgZ4xMv)lZe2nrizcYR|+ji&egv>yM>vd=a6!e6PXA
zYh9}}?aS3#R~FB(`eqqZ^y9{MnH!NeH_iKVH2!|&vwe@n_2<o;mwE1t-~77~lWqtf
zJ*}Oan|b_*nZ9$Rm}@}a6_#VS!ZvR$_?VQP<aFd}*49NPO6R14rz|y9>wE0BdE=%%
zLF>&w*?hLiw~$$uX=QAD+Q-u<<>=e9-?rrz`_Hr9p8ow^+<Nu|1CK`*t3tFC{MtSD
z-{(JEkd?LS@>@2?2fynAMfS$6*XhbyEB52x(Sr+wT&>If&iUt7-=6*d=F`~)4=*p@
z_rbefI!jN{IjQXm>(k4n!rV>*Z&IGS{oFA3OYdiqR=MoP{5fJ9SAJ!>_hBnTD@TK`
zyP|T7N1}3L*byHa+4FaISg&YR(`9^dgIOUgC$Gyf%{!W>`zX8k?Va6BPmLW_1QL~w
zYjBCj#mTc7RC)iH#BgI{=}IN@NhLA68jD|hwWpn(e1&1d^lwrT;iXBeBCq-;YN;&J
z72MGwa>iMZn~QTLgP)R9MAXt1Yj-%YD9p>h_vih6p{?6;Y|H2Ge|`A--(wGI&Zl>2
zM>VWiH^u#M-&Vh{Dlwlz-^t5X9lI4}XeqpAjp)>u3m7I{Vci(yx5{w+wznnTJD2M4
zh;mfE`x3L^R<SX!pZABNSv<L0S4HdI<t)`NEIxL~^LqHoMKKeVl7##pn02k%XkwDM
zCT58>+odmN+zb~K&8JM^n<u<I?##8)iIE!@t==VZ!hiqM|28|`e&Ck8uJ`dlGylDk
z(`%KCZsz>s&#(Xe{@=UzR@vOicHh$Le;qU5_c5~k=f?RzF8+RJ8_Jim$kO`Go2;w1
zw|1Y?owMiTvE1!@Yd#&YTW7Ap;Ue=%q&MOCqo$fS>*Xq+eEb%b&Jnit*tT}L=sR1V
zzdDyzpHyUa{_?k9S!=~=Pv>s0`EGqLFyCz7v}ZMUE9aT%ynT89*M;`D7PB?>KMvdf
z`Emb`Z{U<f5x&VsKHEG$^4&JsXIkp^{r|q&e{r@C5jm=nwqKLWo@3rui||_;I!;bm
z`kwvV&BXn;Gt53;GJO@ivy{Q=ZLh&Ku9tU~Sk?aGiL@+9cr@+x@_Qw}H+H7w9XguA
z!7x>8SMHti{L1UG+3DwUzFE)8NY7jJ>`TZ)w)=ng-v76*yzV}C_NUkPKOB3^Z@XpN
z&Y#Q7_k9%Ie)rq^x>w7Y?$4e#tM13c_ElG36~E73^Yh;Qn(JL&A<oy8PRT?UYD+JR
z3*EP97yEs$K#Oz*F&$mToEwIGcjw)-d|!U;^o~{2%ucO%#2V__l5*L{S0lG2$XZq*
zUwm2oHLbY&U7u$})y?eIjCoQ#VX9|Vr1tsei%OVUO3!l`u|Ew|eRS`@t%Y9|uTD7X
zn5}X2ZR6XfOVjRe-J<N~``E{AtKI)!+y9@Lck(a8wW|L6wZGDxLiLtEX_@1&S%XP<
zj^Nr8mxVOeEI*@iic8x<?R7%SoMywIeg%g_gZQb^X|Egi&#q*%alNC^#b7brsm(#N
z?5)24-AJxCs?JlHy|~jK{$7z8*puivlTo|k%aoq(4XHDe4xPA>BHK1?);{CDISz(a
z&Kwsy4zLJHIOaW&vEgStZ1IC@*3u0oI*B|r@(XW$a(g2h@{z^C_w<1Y!WvA1K6>Ww
zD~^ZmzR$Jb%(eG_*4y9tvg@!<&qRYqzm|NeO_^=vkz?@K(l>ExcZ}NRzptgG&Enpt
z-q`0XI&;M#R-HE!(kF3C`f^76>@|6;q_0-8s{7FCSkq<x3PKlT&TLtC<&uMo*UK-b
z_iWO)C_Z?vV(qu5Pk-nCDQw6IyZ7_`zcqU{SiV~1m^j@?JpAuln@<^R){(|ZUgpxP
zZMKJP6h0~2axz_`QH+ywp93e?*{qb7O_Q{}SaP|;Z)EzK`p!xa683M|Ciu!@_7;|o
z86BMr>2r<!dW6+0?Zcy%HZ>MXZVu8}y3)w>N^tO=t$j{+3q2+mRsXos6qYpSQ^>Tb
z46_bivv^q)EXC+xC*FBe?zKyC)|`tu#lkLDT5}n$1v9)_D*BkMVe6&UY)cEPk7ORK
zdil$5&iWhSjirqq3nDu=yubVDa(*ZOIi`vy583T&ug9-nv+UTdsI9BEZqL2FO~?DQ
z&Fio1Cle+ti(D$iEWtC$ZL#3-kH?Pf+Pdv#R;Nd#NaZ|#fB$%k`h_>Mm{wfRUK28j
z=dnfBR<%=$A|fMKURx!8F8)jH`g<82Cmua|bg(&mtNCr=$-;O2wqJj*op%4b`?Sd#
z>y8w9xGXbKdi3+&v0ukDejY2Zm@{{_ZPk+(+3~+`iJS5CRod;@k@ng!`B=}-U!Uey
zYwvzMcmJmoAD4u<8s>P~tz}5LW~p^Ueg2MF0XK?G<>$;UQ`&YQ%_Bwi<dG*Iq#kId
zbyS@2?(lbBtLb)f$(mr*9ZHKlcr!H$O1HJ@wlC{BxjNy1i{G3H!5Wc;^ZDnP-n+m4
z)8E<0Iz-H@uUeZwJ-+dq&7xWNllWX-d~{rUdbjh3lY68Ej=l*!5v;Ov^UTv#O4eKX
zI*f0xJm8k1w#6a9LoVD`EwYtMut_%Tfy*R;Ec4Cos@5-Oy{WkwZ5DO8FR!zIPPFO-
zB{hT1Y8q-BJC>bNzx3;|n!<-3@hhg$3mH?`^{se%P6};w4p9~lHF??>-qmaQ^t^Wc
zE+?gl{?{x+axWI1zV^ea!^7wPOwI5mdY3oIH92u{*l3yj%)e##bKBp|!Qp#!?|y6x
zx3{t_y?%d2;w+WsM42OfmM1^&?35JJ^jUdm!k+_ETO+s~v{QXJ7sRdKc6)B!etjjs
zBT~#tYquJv6)(Q~y0q3_q3N0x$6=lGn{{+g8+B>FG?+PSmQC@mF9#2|hfNEwxu3uN
zwsrZtS6{2&`l)j;F=<WZGXDO%cI_04^xlof+8hPg8V#2*?3o$les8V$zDLWl`(i7F
z^Zrj;eQ4#azx%7w_gyKxc4XnFwZSttcO6MyzN6q$Q-o4`;F@r)nQNXkB+BYc&}M6x
zCG@=OQr6K%rROQLo661^C|_XtxK_l4XVXs3@?$f34hGC)64Z7x{gB=0>AmJ_@uIF}
zQn{T6odmg6TBkHb9A^;JY-5_~ZP>?gs6jPINpf;S(CaBlyomygeVvkO+h+=kNfbtH
z7T}za&DZfDrD@?>4Mxr$;h-fhN=}(`m)}sHpe9%$XM7>&dGjj!-?N;}_x#?r;M0}k
zKTntKO){GCL&5IO(MzYYCi3`}CPWHvbDuTA>_ULRp#y=(z4kk?Zl25adzO)Moo}~O
zx`NaN(^5sjuD@AlTwY9myf8%T)tv*PY;~p|qC&E6Z3tR&$Va+yo5Qjb415}_EMBex
zFI5)*niHS#YPyCE4{z>jh64|LgiLMEKkwAapK^|`_wDQ|RiE?h`~NV%pPzfSzW4F%
z((AF`58MB+um50fx8>r?KgZhbOtfl#m)BmOZk)g<@bdcVGUKyrn-fEC{c7&#i57OZ
zFOPq2JipqeE9LsSm4APio6Hu?eyhwcFVA=O<YjU0$7#=>9gZ?KTyZUWb+-5J^7pZO
zb|iEc)s>ma^W9wa@>fWo_(tQ0)1SM}URLmg%l4PUrfXKu=M-O?Wx(@!k4O7TP2Y*n
zZ(W}E&4OdU3IBuXMV3kug1%SMPB<n+F4?>7%A8p#y^GGwh%xVfRu&t&<ZrOJ`MLEf
z-{sDCzP-3QUHWX=dh41G2i5gr-e_IfVm>$h_O`dXvQkq;CHUG7Z;9Db_MvI^pYHu1
z{zd0kTQ;1(UwmHO{v#(tW#GRf{(p{yn<Ow^@cMtR+V0Q3_}>$^rd-Vbd2CVG_14L&
z4kaX1*`2S@U@N<!y>(gEo@YOOq6C8v+-kmYC+JM+{KpMbnu;yrzZbRNXwKLgVR1#I
zX+c!*N`=xTwp_Il3SkYO&&8ej{+`2Yp>O-8q@cwjUu2w|CSO>;B97r~K*MnjR;D*{
zDZO2@I#z}qNLi=5!)pG&mD~T_{@E$JSj_i2|K2|b_W!>vykF+^*<P98MhSLygGLic
z?(CBmE>R}jzZ(v4$Sia^q@#3!=kbFUGvi(PJH=PEd$k8-H*9;f!&_0}=wYWNCyO`u
zxH&L5JF)$ih|-ejJ=F4BYNJq^Mf;UW%XHmMrJjBe$Pinr(4f@do*K}VB+u00u(4-T
z?-RBI9to_BYZf=SvTN8%xr*xR7(R#&@4o1tcy-#=)$cqP>|I^<fA!qU`tqey#QpZZ
zvaVZR{J&p4dwDmLpG>K1_7(4yzdfo`;}%?7R2OexBh1r2&#~1bcL#@qo>u^8s?ria
zEp2I`(2&KKPO{8B)9SF-?JCzF0pkY>4ywwheg(aCI?y#MwBGXIn|B9}=HDxS5xe+a
zz{2lc^M7truX~w4-L6_~U1g~2ht9dZ3}qTKbQV7i<P(}ue^Mnxa_dpg`#WVqG}h&K
z-aDeK=XzjCquN5lOLry1qu7t`5^ZTuf41&+<jj?w9r4_jU#2W~EI79F(ycWHhaYX;
z|HYHlrR9Y5+7Qc6k$USF3n_e<p<*t4M#M(<NSteNTCC}}Q=f|7R0J%TTGm>)arvKR
zuLL;?j&OYtt!5DEf7EF8U`tTwvQ>q09f}vOlrNdl<j|^=XHt===VHZ_6&C;X@%n!L
zb3J|~UpKxk+5Bm{{O{T7=j}AlEj@fC;`00Nk1ft!y3*<6;}^18G=1&!N`_B1%nvH%
zHg8&{bK2;%QSw@Owy#ya9b)3sFX?2PNu9g3^{T1h%4=D(rDt!Ay88L=!vcx6h09AP
zEm8XP<Yw{Nw8cW<YfN39RL<MF?)qDi$|vmqQn_aZS)CVNTDtk_u5UNCuCIBjJ^%g;
z^JlC^+Y);vji1e)GdnH)-{UXa@9o|7?ZLBG3p}Pa1U`G@CFmPfJf|x>C`R?DP}-x8
zKOLefXXm7TO1kFv=76NzK?UE1Y8INm&$-CtS&46wZ%&&VuDWWINRX7EuS!5?@lJ`R
zE0In?UD4dfLL#SlzMj`ryIyMRtW&p5T9p<^Ogep&zufF<U6$!o`wdqEe{i%;e9_Fv
zy5N16*6YU2JjVt23mnwSye_&<&V0g>R59y>XRkx(HQRJ+KiLPbSk7yN@x|>vvF+;2
z1AGb>mQEKH`xI7u^YW$R%MJ;JL@0)JCAiF4drT$jkc>jh#6F>q;geMOX6Y`KuqnyY
zNO+-U%EI;_#9-y0<aP5pI6I9rwOdjrn}%$D+WOU?=Iom{^KNba5hT0!;f>JaeDf^}
zU!B~%+&Eg~QB~xv73L2#UVhVZ<Pns8wMk=6@x14mYq#glo<DD9RAk(>Tii_!nyG6=
z1)ojyp8IvrVy~5slQNceoRBc~ikhDqxi-xI^23A8>@%;vi``wlw{G*zf^)o+jzo&P
zK0MKVTq3!r^Rb2R<wY7tckU2sPfS_6^6KlgZzsEdm*M)8KGDfXZszX4&H48$QVQQb
zJX%xxAYGN&Z=<NDD_5g|c2oV)<t3U5IhLI^Q-dyamM$`lZojna!sF9U8f6L3c@~P4
zu%&%IsH$i&K}hfb6N8Sh@K3M&-IejRDYK0HwABQKcsTnwl+JMpihQ0rN#}VBqgs*D
zV$~mq4q81oG@M)-?KhE+gX7#mr!~T1XIP#;FrFivmc(x0;c$*~^Ts}t>3$-@45|ta
zmLF#a+63p{+qB&1x6VTqzH@Sa50w9Df9%~q=bg=`C#O!iTwc3&YV(cHCSQxi+j$xb
zIVAq&sjU2LBc${=MN2_F;@!?2hx`I0IKPH1H=YprQIzpSPs^+<sih07OO`GWGc0oF
zS$<Q{>tL1Lo(uPUsyvTeJNTk0Oe|=5MV|lG?X&d1NFLbdHD%rNy^asxcEm1v@M!MC
zGuCn6za{@(S8JDi{qw`W@9Y1!c60xKn=H@#AiMUmu6g~3>-IlnZh!xM^VzdB2_KEM
zUcqLozB>G_+!nRAHO?S4r#dq;IeD`;OZL*eGus-)!~aYW@t7tiUj4VGs%l@@e5?9*
zHCuy3->Q1<4_mo8C{X6vP4hP1*V0E>9kYF1qF!rs9m)NBxNG*>u)rya5*hxt7q%*{
z-LwAHiN$+bmTG=7QC_=v*6Xiq!p6q)o~K5>J7HJ(?ai5z>`ju^lc%|seSB0DHf6PR
zZsP=orYO@(G1^>jr^tO_-&?o--kPIZIXqpC#P4K_Z_8f4_gnM+U#s6&-~Vl9H8=2N
z^}Vm>0=M-(Z+_3d|J%O%yWT(fyZ`%2dyCqCou_2foyD(K%!r!0Q|_>3m$Sd2=*ri5
zQ-rMagIpi(nYrRsb+wwbYp~-)!IYi5SFU1XVz67F6?EByyRa$7K>lKuXKi~2ql0sq
z{K3bzE05an|7hV-6b$iNS((COXrQ>lfZ<0=V>4@6QDn+A+xlffrj`Fvt>b>J`m6tV
z`S*J%Z!eVJ`=Nb&`oC>g_p6^i&wpx4V*sZxmy;sP0j@0q9zD+Q9<VGDV3d~BbX#!o
z18b9?-?an57dAv|@-YN1e(lLnBgQ_3&rKmOTlH|W3s+cxg@xk@rb7#s<h4x*;Pl+=
z;K9k&zDD5nWVI)jEG9+LGG~Jry|YeoYzbI%^z)JZDLTRl0YMJ~F0RO8^iEu9V4@Sq
zE$E)XHfeTXmQDROE92PRiQk{hUiI+FR9Vq0S;p&sCH%jme)rehWyPEBzvpY4u<(c6
zEaN>lMGaUKo>}lTTj+P(>h$p`c(Qo!yGi>@UVU)NGTWIxQRPvCTQl=>vuio}#m2>2
zISWla9s6ZYluucnv|!fOoz2$k=FhASUcK}Esb4KuAIz%%|LkY={5?Oy`@j0@Y|`~f
z)C^EPEGW~#;BR|+a+2uJBQ7RFG0_Khe@S}aV)S^`yiJQ|gv(Vk2wu7}rC(?LoCx0Z
zRpR>JDwWdC-nu?dX}^h;zUubED68j1?G5v-R-RCOtjyq;8G9gQt-<4&zp|YYWwf=p
zrCWEkR8%Z`JKtr>WQW3+M=n2ccy(#xT8`!!9UX2PpEEp}d3Bcaf6e5XpS~PfckRj9
z-+cE9xAM(PTWqoA^MQNc-|Tumuln5l{U4s}RG(QnL#0t(pjfx>^dg(;XE~8m)^>(1
zzG!l-V&D21TZ67irCqy~{AiQLq!bGoKHKx%i%xv6P3l{8!m{vMUQW)N8#}eTnp8ZQ
z>^l~nn9|yD<@MH0I&+J?RwmBsDi#(NK2!4W(9yls-%X@^&r2Hx%Y-ko099evW6R&3
zIdf)u+)cyy_+w^k43m%5e12@aKP&HBXz}L%H$;C1?c4ZlXS%P@onP!$GoM$s_sQCp
zyqT>si$Tygc605kS#Lp#)EYbb&c+w#{FADgd`CfF;QsgjKl<%HeeAFQv+wu&{m)*l
ze!t^!U%Ib*#mum^uYL<i<&?>DzTWC&#5tp>;DN^^DFgnC9=1*l4NXUTWEduV;a>hH
zD%-2)@T*%vn?p@!2Kvk@U4MP!HD30c=BK=$c867b<>|;sQPTgkN8?lAlLW!Y=vd|l
zE?tXO90^r=68X)hR&o6qZ;wTXHYlky$K~I?<1_7xgHX#tj;LT!=BP~LlQt4!XB59r
z(qwR8<T%I`sV4Mv&6?|Kr!TEdnbuO}RqLyEsC?h&-~DoypJvPdTdN{jcm4LgZ`<D2
z+zzka8&~z=*mSu)AG22;?&dmru=MtQo;^S1cPr_ab?n&py!6IrD~4eI|Cfu;?>-+a
zu>1Gw^_PzLR;%URVm=^pOk|o1M|7smIv?(zPb;pmzw|DzT=is<Z$XHbzo>n&`%kas
zb;oY*zjN$-)syroF=BZar^`L>DqvaT;r_4q%JJ`iPd{2_bAE2|V%JmkYfL)>b+{Q8
zTd_DE_;cv&_vC$1`yAuUkM&3zr-7#LkJ(6XzhC$J?e_csuD)|sXcTY@T<ETUzvyUt
zTg<QTD`n^X`q_KNcwc4QmQ8EYLwY(`jDG!W>aSdCn^E%h<;pjy(M!W)>Lq{vwfXF~
zqh!OyYekv!*N6MxD|)Saer{{QnHl*yTh?#2|M%kGF2S0aH|mrBy)>ws1GoKOX2Po{
zOkt`!-0wL&a5Fr8#85@xId_c*!$$|M4h9FEgHAHttTG9a2b2`JFY=w6xcSMM>&y22
ze1Foo#8y8l^4im`Sj~CAcHQW7<6=6_(ldwIut+0a@#d*-OBi&Wm{gaze-eD*+r%of
zLS>4}Qf2Ru2F_!Xgr9XJcpQ@#PX@W-nf!!}&vL;5(IaX6Y`)auIg^#Qi`~3*Gv}ty
zI+15JtlcNCFXEK?e1HCFwGHc+Jm0nE=&n!dwr}50=W^NhuX>{t^Ko!cnu|VOIter!
z0uI-DDUTHboyuaa2^*))^zcX#soT!Lm7s8nal<;+6B>N_xl7jzF}(?!#ULb<v`uH}
zrlp%s*<PO+zhzHGEvLS*k!hW5EvLKhwl@q?sSBi4a~hN<d0*4ka^)z<`=Z@ZIdkTm
z;3rqEY3)$luwIm>V@-2V0oSLitTW^xQMym-m=!38g55QvUh9PF-kuX-b-Myz8ecVQ
zTCSbDPqHGc_-gmH=^u)6_rKfMGJV1F*Kc0DJhWO{d2z4M!rmug{`z%sMSCIMdG`8P
zL_28BDVX~?>G_Y3kMHJvzm>gy?bUgv&M!VUDX8#>9|)V;>pEi&|7&XlPG$i)Bk6@r
z0TW&^E58&K<~ZcSlPIQU(Bi1FxFX_>O!U*ZH`<H!ql&L?{<LQ6U#ZfF@L30RqJ@;&
zERxtcj9DIWFsyOl@OvQATjRUXSJX*qqs9E#PzNS~j#9?i6P7Gtp7iEt```1M&V2t{
zXtW;Us!&5n(^`Jc*Sh~s)tl!o-`T+|b6KOy;P(1Fj!!bl-g*js+l<(`9W$0_RNOko
zvVoJ4qjLj?j7LO^jN8KY)+3HRV(jUOj2WDa5ljsC85^EXWNYLI5M$tBZV;QmJXv<?
ziKQ~f_LQbrH0^cTWe{~J?Z(A0ovyh_?zdK+7TuO3+qt1MrB$Y3!xx4pQVk}?j2k35
z8%`=R<Q!vJFwM9jgxMkG&C|uad%d%tO|Qy)@>KZ7S}7)l*S%8eEXNBL|7YK}&!>gs
zNOW`q>pm4G$ttFf_a3=xPbdenF*I_n3KMcz{L7?>JK;g_$;Ar}zTuqGx?bX(*`p7u
zR;~<_usbd)&(ofMZl3Hn;qWP2mhuQN%Jk}e?|xbwQXRK8>hAVp|B&@I$J6GXOL#nw
zd#Rzb<FqNhtg0`xk`Bh?G3v0M65P6G_mo;`HiivXV|wn?>)Ep^sNd?`wunKa$fqrU
zNm8(z<r?FQ>ZlnE8WU#~?kmg+d6#|IWY=wHbr+3J28)K2)3ZC=y?O$FS*hRX`ppw&
zvZ|RmNQuF2fy)$Ob{<jdCiM@DtbtAEGNc8?8uVnv0+@srdT*Q|b5MxW(MHtt@l55-
zUvK^@{*rE;JKy&Ag$*xMZi()^{A^`^@xrymF_$(Th@IBg!(%jk-t@+*SCVUPEuXhQ
zU-x{6V*pQ4LuqQ_v~Y3j=9J3KZ#z7U8H57;Ry>&)K6kw>gY%`8rZT&CzTBB_S#|mJ
z`a0IysoV3GU#|SV`~K(q|Nfk3JahKkpJ(lMCC6pUYeL;C*v<zwdY|NCwDD$Ha@r=9
z>u1|0uHGMQr@bqd>OZ_*ac23=qbv)&KOYHe{BZeb<av(nQccsR!8<wPC6@cmt$JU5
zzxw(8`c*+I|GcQKf1+OhN&Tv*|DEfttyhcH=UF8BWcFU3*K{E1%P|3t1tn|;EI9;R
z9arC5b6xt3O9F$7AA|L)Z`%3&7eze%&%V>yVRO$$HGX$b%teh&JA@b?7;m%?ulg5~
z?e(#EuVAOgto7ng6HbRtE@mj0t{$*6<Pjso%(VxrUiW_~IY0aK=RZ$p^=R3ydi%60
zPVCW6ZK<-APd>df+gIYY`|7c^Vey4x;&xZ{r`UZyR(Z>JS;N|WQoOfxS_0p)9;uV?
zsfhdX^fxENnv<Iomz#7RaCG@7YP#H8c;<%}F-}e1VNp_l%Urkjv>lol8NPFQkpf32
z!;%t#Elm%0KGS4arZKrU@!sj$wqhnV_mobS3wcu<99uHJD4AB>mAaZ@!nk{R)#sJ>
znC6*@#pEg4|79x)f3w1cVTZS{?YbSWrsse1E;fwa_bq(i$z9&>Cr9r;eeLBGVTQ$G
zl@l&*eynHfD7_{76>KfQD{r<N2e=w~JQe08ZQ|oQv%ukaap~8oLKbO}*Is|UWb)bO
z?3r_aA6snP9P~&=P%>Ge<B<l>VXvn<<Cu=u$V%ScaI8o2GyjQZ>AU|w+*qu=_iD$F
zjh9SHOZ^QdTeI)JS9WyQYMBq(DtGHL1Eb=ruXXFs$XOr0d-MK(=Vr?Oweeq4v+0H3
ziY(4+s}fyUWz>_(Pwx$T!+G0ACU&cyE_dM3l?_)bZ^rU<2mHOeZ-L!Y^YG7qYG!6X
zy?Rr;V%8M@dj~i-3MDp3<S?=^2XOhNG)<p=YRgJBzo}188>%yj&Oe<~r*zxIX64t3
zQkPZA{huCA{&?oFq-=xIqCV^3;5hfPO-Xw4-#dG6dbdPvm~yM=B+u+M-#^d$+WW3k
zBinV?(WF+Pjh&BU>;4?A*%6)TE3;8tv(~0q?zQcf9eJnsI_56cS*<s-EBiZ7YS7jQ
zbJ0$b=U&^*R^K^Vw8OaOYmxOy?bX7kZVMcdne*=1cE7OqQge1_uHc#?oc>UC0hjNN
zOJTLAU2>zpxHJYVc9^KeGOJ{b#DNRboWsL7eabREJINfpQo1MclBJngnuB$liRH@B
znJHTn7G_&3F8kwjsm#*yV#vjpmn(OBO<a6}JI_GLd9&L(Yfr5QiSLBiZyR<lJrx>k
z{{R1*y_Hka-AkWW=DY0q`@QbB{`WO!PI+C8TP3=%*15sV;F#GC-Q*8Fy}1kgtJCh-
zeKUDJgKba3<vjfx$Id)pliuLS#^csdrm}Eph?Zw)&{VDL)3yKKo{m<2bWT3f!>Qsx
z!p(Pf%kApZ_6bXV{IvIXUd>~@{TuggQqJG^=wxJUOx2%zzr`LOySbG0y1v=%yGk?N
zx-9QAhHQSDdjIr`DU+|gE&F}RTmNl|)!Q;_4yUzSr+*Y^Fr23U<n`97wPCA6w1Q4q
z^liSmCaBBM&t=_fwaiT$y>qtTu2Z|5vyF|7&1&wp=_f<3U%#v(D=F)FdCTROGnSpS
zTpyafc(z;i)~JO6G11Yi4G$+Ks)p{qtF~x{-`m|^x>m2R`yCMfUwc~c>?qscJJrSK
zMVBzdurzxJoRJdWX5JCdA1dQ<YBpPfe&C$s1Ck7Dv@S3tFWHfxcz7O@{K+5@!NvsX
zb7dM^Q#Zt{s%pw~V3oG}SpHThNvV0oY7d1HR(1w8QN{@m7#esEc|2vwIwE3tZHiYf
zk8NS%?a6stRw~~r@RU3rwkGLVQd1&hnNIF8pOx3&OrOKG(j<LF&{<2Rbm`&%21%Af
z+<eALEnT-7IwBmI8fGc+O>lH*NcQ^vR^rY_<LOh&`S(7mJE!Ac`}M=}`PTJ4YMYHY
zeabV>q#q5~WoF&qW5VHD$=nlmNV3eRO^HJ(S23kwlichu9aRaRlu1Faiq38jo|u{>
z5@>i><Up2x{`sWPq`&}e)_W5r=d(|o#-`j{`h|7-JY^NOsqP1SOqmUGR1Wkl(OYm<
zkYRy#?rhiCr`0+ta{`UIH~ZH;D3-4~eJ}dn_igci)1v~HUWu;%qz*a>nPEcV-Kw?!
zCg)fGw!Q!7+12p)ujgeRJ~h~PZE<nJth~yUtgO=07ZiJzvW8ASFZ87)NO|g=4-K=o
zUHbXd&za%#+Xc5)n;ZRnRBCAKG<92(!qKgpp0~`+lKS$iTXni**4o9_s{?*qWIpn5
zYh|U<yh&Y#d9&K47<o?W<@R~~`{m33dKyb5(&x-(aB%4{ykym<bhu*a!9R&NPbl7v
zIkiqlfAT@y^RJHvE(^&sTYPoty(2dkKD`;~FJZQ-r&_MkR^^sySb+Ay4-@i#WfhjD
zChpahbl;$4d2v}1N7z1j>w{iXOnknx|M|M}=g;W8ouy@U_l#V2-~D&Oy{^8n^5^6F
zf6xCPa?QQ)W?S8B`Tw^qYnKTxE%RgH^!>GCg2U#;n}aIlrmJx$pIX<x?7-2w^25hG
zn;vd;@Os5t{kCBf)32HsZv(X#<{F0=?3|>)w0Xz;$IqWV@;<iK!&#g0+`_3&Juiwo
z(whG%YHyA7T48D;dSsH8*fwRU635fLA7zqwV;o#8axP>|KNQ0Myi(a{o&4?p-*WBk
zrpebI?OL?OYWKgTmtXszSR#D%NyQAoE1m`yGq{zQJZESWu$m^F;WUznP}A9F(6e%a
z>+IlFhSwOREGC8>(5-P5ddbEVFXXvz@&Cna9V$E6IBGN}np~9d_`<UGYNq>A`-z*}
zN@qJ;yT%JJvc#U+E#j7tIzhQa`2yD_ITlU5^{;dfpODlk-|&P<$&~4f&IcYY)on>1
zd`?JQ@xJ&(MB79{gI8>lPbbeC)iwI&l`k*kDz|FKEnGCo&)PWNdV5*D$Qj;kN>iO4
z6drFmHtW`%{#^?v9Gqe_DdKtTmRt@IDX~6R&Z3yWJ?R^&nwSzTyrN?-MdnR&nf*Dg
zf7?~&)5lyATqGpth)6a*lBuc`W>^s>b-%i}@^!!QM=$9h`)vj9vX4if*Zr0>(`D5Z
z!$;v=|F$UVNC)XFDL2&dxlCZn<aKE22+BJDtZ+?Ebj3y<i`Ru}OZ9{b8z#hCTyts&
z$n>7Lb72an&kgUc7@sRw7j$Yp+I>iF_AH-8Jx8}HF=S|+GEiWUK5%7<@0ZET92p+>
zFf8bf=)JO|^x=VH3<9&ZT$-rKaX?wAp-=7HMKuRk-9C;9zM{zz9n-(WOw>50ASlCN
z#W3;8U$O8+FE;Te@p9hWy30$S?p0pDV`k<o&<?nZ?((b6UpaMzEw;2U@o-riW<C3?
zmTItObDaL{vqr~S1Y#t-JkPaWJ0;*I(dKnhqtEtwu-75C>M$i1ha)Dw-A9u)-z<r_
zZosp&MBod{^FkSB2a%)u<{R=b3rr1JmfGr=f4GY)(coOlEG7n}&zt|vv#nmY>yy{%
zP5Ykn?mn^lq$}@hCGnjn_KU^OT>Jm&N%3{>rDvGfcv`GvaIiQe+QYiCVv*r%<9UW>
zVrL4T-;lI)TGP3c3$}aiU??bER*|{U-s5tF>QTLDUkA;#rWQS0x88cc$$QSmFri%=
z_fI&&$u2xm@mN%4Q?H1TsMMRyf4ibnG(-~pmvK9$YrW7tbtL`8hTd04H#|JP_r+Po
z1pn0@-&j7(*^pmU#NM?}JH%LuE9KGFxw}mIj&VvI6WzD<u<+H8r#lXccrf)YX^>cS
zGGllAGY`dx=d(W62=PlKtq)%@<J`7A=HVZzd#A4A+O>prQMXb$2ZKaHTd$5nZbRP`
zrUu2tBSHDae>nADb3UBylqKqHA>7QwC0ZDin%KYNW*3+4<U>cib~-NbK6CF?=jmeA
zJ`?eshs)OGq%R4JJ<1VrQcuC4+w)+AZkFz`5<8x#sGl+-9~nZFJ(Vv>X`I%xxFgl5
z9C5_rgY(Qk4Y^-azBnaZnacKPTe^PRU8citZ~jTScAjg~j+hrYr?#&ZcJx*-4wUR*
z6Slm3^U*KY%`b|0mfBp8jP`t_{_3D?`}BWl)rr?5-W^qcer4li|2x&?i*L@z((8YJ
zCoH?nvgq^%fhm`yJeeCNf1F_=xbbeDzP`TsY~RBMTt}N;TLn&Oaa@1<t>wDxsIY|r
zANKg{zWmLGU-EM1tR<QPnQP59=&atqe*M*~soGDEwzfW;IMJfBdufrxmqi*(E_y9f
zjAozZI-Fx7H7%9ZQDLcx&*rN++i&L{7Eo3`y!G9mnJ<O!+kI2tUvYf*x17CCjy|2U
z`~MZ;`d@1o9hG3>Vhb{^RlL*R(86}~f{A4MB6bFb6oV^U6eUt6BshE$MOMyJU2-X9
z!-V)7$r7`I+SZ*Em}tV`YuL<vvDls?uVCsbZuR>tZ4SK|8C??^8n}<`dz`86qNc>4
z;o`SM&}!i&>4j6I!xie@JFb4fBe=+=@O#s8MaH9UHVOxiy$X2c66lp7k#qR+Gak>Z
z)&l|)9=^JA>eK(fQ*GbxsyQD0eZR%0%jxfaf4N(qHA8{rTD6tyoq5UHnm#EJQ-Y=l
zq(9&?kgzagXYzIsn4E0f-N<+4Q`RNDTeVC!?Uj00RE3<brFsRQb7oCY`oXtai^D`k
z^O@zu#ts3tTbf1P6V*BxR2r2G1U`wGFuyVt*3bT7nOM~06!m@y!-kW|OHO>9k!~!^
zD6)i;x8FK_HvgYj?`=Qdulu{+;`hOg>hu3ySuX$g+hWP<Q=|NS{LcCMvnT$z_kHj8
z7s39VADycUgETK2F)y8Da`t)AlF|#Ww_3lR&GzD!wp-q=teTn~8joGRvFV=9yxpz-
z?3{g(|A#Xl3sOs4cSi1y;al~3=A@-lq~s(s*R3tvJvVQ2>CeXNUqZEXCI4>t{L}pL
z(Ev4uf*5t*prs`eZJD#U6oqHb3UVv_^WOICd#CK)4u>UM*ce>?On>gQZ_lx7j~*@Z
z2|oUbQK4(`w?~WKij}>&Wm%uMG-w^iqF<NxJilN%{r!z<%h@t7<O|DP?xr!Ni@vz|
z^q#W&E%*7k*KReQ_#*mwXIlEUn|T#&esvdeYtC2Sv$nQ>Z^<XDH1)29ul?ui^~JZ>
zZr}Iv+wK3YtE>OqNS5FATzO;bzlNs<eH=lTR;75Z(rr{rp5>4wz$W&o&7ff3f>}Xs
z32lzY#527#+3&l~4X|x%V_V7TENgtKN=Bl@Ijg+%{)DZUE;=lbC}R?m(^j}5G)rdl
z?#4LotrH*0F)wxWV&abFX5ticxDYsZorzJ?Pnk}!*It4alJkTNCfZqie{%nR_5b$!
zpWd0jsr%fmomDdb=b^>&Yo}cHaE_ahzEG8eA%{_NnQ-sw*e^N;5>Il4cw!t`61Y!T
z-FVI{RI17*WVyJ<lS$#~gbUt+w)*QcmvPEEZd2%6!Wq=d)1lbH!=V@^;o+imoq;c*
z_z}l#wgaYr7roq(xK(VizJuV6IdgQrr2dJ!#4S3rrzr9R&!m>9;B!t&9HK>y6V;St
z&Sy6_pItdOVa-f657Uf>t9(W+YnUUOz4B%%bEn)8yu0+;&8YYNzc%&nse4_Y^rk6i
z3ft?wi{Iy8OP@8Zlf$d=nh2XniK9V}(;|sIJR+NJ<QXz}2`8v+o3-WAm37S%9&hUv
zTjaGO#Oc_A)Fds%FcI|&-3=XcguH_Tx+EHMm6f)rv@+(dUUTTxa{u}JtG~SBul~t>
zs(ae2FaLkPIAlK0Uzd?#iKhgQsp5SOwtXK2ReTv*=BUo`^o(rI-Lr6|N?Sq!3qzjK
zS`X$4msk?Ava*(%E>RQy<iv5Q^+G0#v%!S_B{7q({dajD(C;YldYO{DLG!}n4#EtL
z3`U}wER7eYvhY|0y3E+TgKgJ`m-QbFxD+m?X!mwF88AHX%4KOdE|s#R_3xzcLk&AB
zGUZmXF|hb@Ea<!x64tLD(y!kWXS(yV?e&fCWxndJ)xB5#{cm>m>#uHiH@@{bRvvqO
z+nTW5XDzbLW*-u$oqFoTi49XW1?HFSj#X?4%5u(hI<_UKEwgIfb?z!Bj^o>SFRL(}
zi=3q51-c4h=CWBQOnOv&o8$DSpPuTq)Wp}<Sg4JW!E2QU*J2HyNmmMUQg{Rf0y#j3
zJFi>6cCOXeLy!Ay{}sRgv-9G_@KXiim7+UWB*s2b68{<g@Luaxdy9`w=6UhPJ2sz}
zJsExGL59+@wHMAtaC<KO%`>n6(58ofm)kx*l(5#tcH5Pzs#hx=FXx{q@L%@d_i?4?
zouq<aJ>M^G{i&xanNgf@eci78zmA=q`lsL$*XzFD+41$ia`Fy39=wnhXry`Rw)eBf
ziLZajyqoR8V!L#9VbwlKxyb&06Di}&M-3NFFa|U`?zlL$ThPeAQC6STVE66U_4|`U
z%$`oS@fI>w&MW*U&mFz|{MCDf|6)3S<mcW^t$23a@9OiWn|cZfIZM+mAJ2KIxbLO1
zwOdQ}J<IuXa{W8M99ePqzx3?&QZgs*S#B0vedXx7<3g@0JUQOYI5T0vZyx8Dc`Kat
zBAayj-|VWnzxLm@lOGR#jACclCTd*Sw*Nxsv~z3!S1q^GPhKgVyzcM8)8E(wKc(<q
zTdl8gI<I6myG_mad!35jXU<;<zjpIr(bHWM>lhT2u0N=4Vh%WTGswJd-Kw){(Qi~s
zMQ@+b4Ow_CcdhyCwrd#%DJy0R-PT;qQGH}1|I@GQl3s2)c*)E9-}>Xr{+NVJ5o~ew
zsmm()w083B9LD3<Z!tWYweW0DZf(`pzad-8^PRUZ`DJ-~N73<jA9WO*7M*y+lkn;0
z=GXsgUFUbt-d~jTuKC!Lug=a41$k-j&YiEnxu|1;!({C>jVB+PTn$@reOlP!4eUOa
z`?gmWd584d=ucKNe0*oinxK_azSbVQapalqT)*W}(bv7MXPM4C)!Es(@#98|uE#3V
zGH0C<VVq!iddre2r%#{0nPWEj<c+?|ncJh+rmYS8yywh=2Mvi*J7el{OLNQet`*)r
z`*`;BY14KjG&eg(y}Y?|r@@P<r&Tqd{;D#aoFmvaGv(U<kN5UF{hYkJT#lvT>EX-m
z_WwE*1sJq=+Ux&yxoLOxo!z?Z^#TsY*(>jS{FPhld{f0^-v3vfGdfx?3FK^e^y9bN
z8trYrD%Ib$yw=`2b+`ZabSV!Nj;xjIG*9eGI{tPy@A;_6*Jbh+toKj;^$_CZIXhjp
zdRB+j!s7y*OD;9+_!%3nz_dh*W6~8*)0fvuVyt)Hi_DuI{Io*cs+-lNZqb{>`?bfn
z?#;8wxe#1mY;k?3LTE<w+a0;nQ@NFswOQhmyE`?GPYIhk?VarW_qJwpnT!_2>F<4F
z%X~9u-PRz97vJN5%&o5RXK4~;kYRW$`H%OucIx$vl3o?xcJF!F4tu?O@6BAlH{kD^
zhg+L&mmfA`u-NnAjI4j{s`>-kMXxe-3JXPj@4b05bM-k}&3WsrCT1sjC2)PP5RK)C
z)_Qkfomb(3%&W7se1*3ZTw7GebS!H}?r)d$g)%J*A9_v9U39(XO~v{P`5V`561F@P
zdF-2cZ*FGyjcsqDo=bRNj$)9SXl;|+(0G9L#np;KhZ=pwoM*gU=B>ypdM4-`Lqil3
zv)L4%)%W-euUT?$unm+sVZOU~V(9M!>HpXB?|t0AZ@=QypnvDw?H*Oft-k&D$Z`9B
z!uB7p)&Ax;v7RgLH}}`0>HEHX+rIa0`_?nt3}+ciJLal-rkoV@nX8eKC475xe%0R-
zqSI$CdF>c;ny*P<b0YgG)v~J^Uqsj5ZST>qfBWR-%rwUB>BWWD)^CYgyYpGj&Iq5X
zO(9z8dme`DJGC=my`H|mgwLahY$M;pn{rNX(mj2qV&7w{U-kQzI9-~>vEx9v_QQ{^
zqCA4l^KzqihPVZ8*A9(Zf8BW9xrnl3t7o^d?cMc$>&?^g!TUZ+*_oUR*&t;SwrMc~
z$6K*?@7m{9d-vN+`+3TIy1ac^))C46=)H3i!%sOo+}CG#_~D`Y`+d*l7z}(rPjr_9
z-Fg1GdjEg+b&qR4ILrSN&x%-{zP#@Fy!*O-JI=Q3Xq>~$ED*~XHQnc0c)}*;I5yGd
zGLJm%B$?CBNe3E!ZqrJO)bz@}8sUAS>W<46k!7~AC%9DuSW^nUu4za=@qT(K>+6&c
zyi?7cc$X;!PxQ9BJhgV)PF?d0oK3H)PJcQxci#1;w7v7JEEiw&*xn<RxFlR!Y5gY8
z>a!-1=Bm#mmmT|jxiIg<H=ZrqQ|)R$ZT4J~Z~sG#VMeU|w+}1tubxtJPhgJO+nGQ3
z_swPPVqlob%<y{dWq-T>sokN)^R|~?{@++LIiXT>X{zDMtgr84_I`d6^!Z`LCAUp7
zdv$ok_APJNe=_sH<=bs_hrh=uC(m4VX#?-MTg6+|s~+Cm`s-8B-w>T0LKy{*7}T0=
z|3)``nY%PeGU4runfvn|?+jUVHZeHy|Fwnl)A#s$2{fsDX3c7w!W|X5bj`e|pT}oj
z+ms)$>Y&Rl`+w043OfSdh8=FTU#Bji&C)Q5UDTZ?ji2|KTFznDEviq2r_PD`b!M}+
zx9!I(&FBCB>#e@me<I{o<)44|Gqz8YNY?F)EDpM~RKcKeYs0yn{~oOjD9tXEY%S7T
ze|lN#<u;~^nln3<7E4CkYHqlCVUn@pgPoFVg_tgXDsJ6Zqg!<Gg|Nbdf-ElIyaJ8c
zr^R)<7u>$+zvN2v+|Z3nuEZJ5|7+hK|66^UF#|*YpPPrX?^_*Z@L8%oyXfST1(_dT
z%vRqeC7`LIQ~2h-wTPE(^|oo<L2U*ZNi$Y$j{LsqF7xl>pN)Fbm#;dQwfuV5j*x8!
zITPj;E-TSY-&s5FwbW;S-A0AOdlIU3kBKnMxS!g^sc<DlV5)#kc#n_R&Sba5D?W=2
zL}xf`6g{=l%{+fmx<p6Agx=JS3s+O}HQ&jea!)*U{no{j%?ZT^Bh4o){kZ4i^oM<|
z40~N9mlfy=njD_8Lgwh(nZLA>?VPy}JWPq*zw^rUuebKDRDU+DY7$S}vkV0-1-=tr
z@17Ktl?2;)hAJf1?cDq2N6gNg^Y&F?S$p4y=QFj0UHEn5Zv8FGJF-%8+jLKFdRw+!
z_V~tcMwyd(`un%eTC3vOtnj96_gug01}%?w^gY&CE7-wsc)|26UWRqAjoJ<wOtM%R
zy86V7<lD<qQ;lX8ExnVq?Xbayn*9MfERGT^j+0bobrj37G(M0K^t~+N#KZqQ{Q5OP
z1>fK)MasM68F&s`6#qK&;K75r<@bJWF28f}`t|Sn8#Bd!+QnSipjR}pd(SVHpnn&+
zpX(ec+%K~1)T0R*Yf4qOHpgw9eg5XvJ?m4mjQAYd5`rc=$b9qZm+bUnO`M-w$Y!Q|
z@WRH5=#yri+^%b`{K!}tP|$GVjHTRx3lA;?&z-tPfbVhJvBLART3wr(r!_pCnz!{<
z_M#1^CEXu9<I!t9chchAzCBJy%crhu=t-TbX*_YZ%nhRkp6gC=-67Vip6QfVpVJk&
zBP2ZUL0dXggT7Gr$G%Go92q>B95zS_&tqjUTizqUY-2u8R#NKR#6^#NZSH56g*;M9
zp5rbR6;u|;d|*N5R?(wT)-om!cRYP_V)fhE-V7VAOzw?neVZXI&fNU(Lto?G;A}Vc
z^K1tMcn=my-p*=uT(8dB;<;un_fjPv?<0W`{Y}PaLlkEE_=?#uD7YGXzm41y=CtN$
zA(x8TtDj7#3&Wl)*fNb_;w6?T8MbNG>_ta)_ep);J1LjRK`GV4==j`#;84}*)=E#k
zeC`$7F0)S$3)?mKI)BIYoLhIFbItBvy1@KNRki+0`I8M-3hFeoj=%h|!2ZeR&WoqA
z7pZNHQJww&=Z(qy-|yxr{d+ro|Fx{`Zd#Jpi}x;kbl}2++4+^(`krC&GisG;_ry(Z
z(_}l&Z5~&@mutcGx985DE!{o0^X%;S|G%#H_xCe5_yi|P?2R)ht$KBkUG7bZb@lgm
zcem%u3$i-Cs1z59ePnTu<J-Si;r}<rXv*6ZG%y@8`19xfU)|?-49=S0tNHxn#*W7~
z{Ox`&`8wrg`k&kR`{#1!MThD0_?~M`)X~?suYU96<YaZ8!y6m~0(ak?)O&C8d7BNj
zub28f{#^f6Lg*%k!d9_0^}iilU+pa0P_yir5<`PP&WlZj`70JIZCXF?!YrNh8@}`K
z-P>_j@AtU?Ifgs?a_ScC-#?-H;km^Jcg~u0%i!m;P3C18mw#NH+%Um%r_I+-<^mt*
zdx-qxo3l8<qOL$#X+^}TyqxLAO0P@Kt^Yc$J#2n-jJ3_@q}tBj#G>fm<?<423|F~k
zMW24{E^bzrDs@LvuR@ts&0@RDNi&8CoA?+U7MtJa%W{97v~uzko$mLRKcW_gOv+vQ
z$i(`=(zz0*0u7U-EZ^NSe(>e_qpEPWPWy}PZ0akUE^GJMEM(~W|5f<<-n2P4{}?Z~
zoBG)5Lcxh<-*q=`{+}lMm;KnLza15^#aYV=e?56+TfVkb^r5QUU9-Z{WAk{XZoe|~
z<@V~<w?8%B+Sq*lk)#{emAB(h*K70m^w@o+dw0*;nzJ@5@k`B;_w#0XnjF}cdvxv8
zz3lA#GY$#gVP&{g{W9tC31{!;ekKbfv#bwqVG{OOz9oNq>FsOtlRN6`Kh>|98|XFB
zfu$iV`tFVJJ%yiV3ogknXioHS?t3UH;g<O}zrW_s!sT*1-d*Uue|%cqNALJqbLX-)
zH2?m#_w!u);}XBm-v874eb4vWZJB=`*8g8D?|3*WGM4l3g^js+Qriw+6Ps@KH8TJI
z%51k^%%}4vaqY^TF~2d0@ekvis(EhP9-LSqG55x`HwkOyOlF_`_)%6noA<K8`FYVd
zOstqzZribU&!#(BY;OPB=bqayD}C$iF*D^ZC58ucq?a8Ouza35>x7@y(qD{=|J-(B
zaB*<?u<60d@bnZV28}15j|Od&)C-+`bzh^G*?iN=jaM_LZ@T$(r}0vzyI*#7&d!s0
zW*}TvTFm;ZJ0P~z!)c{MSfAso+?$iCKhJL8_44AB-+KhB=BZzve#!X1=f78z=bN;8
zEUEdf|M$|i+}ohTtm|K0u8&<EHox}UO?J7O567hQeoPeqD$f6>@A+rH=$Vldvo1)9
zG$e11nfCt7!D}^{1+VutU1q=H9kPJ`LQM8UY3|_XN)lgguC4vGOuO!$*_)ZSCiguw
zX`UHTDj)B=ic`i?_WSdryVq4b&iH6_dc~FIuLf3cKfE~cD185(6Pym31+w3!<^JaD
z+p}&u+pGg(_oB*wo_zY;U&kyqeuml<?_*~dFWnb={rL4S{Aup1*8Vn1lZy<?ig-Kc
zzwp<9QwG;AJWpD^aQ~Mx_hZUVW_!&%mGf1<E3)?0nq4)^>u>(}s!^19%R5EcOZc|V
zlQ~VwbN-z=5VLhw;go~CdN~f)UbRennz^<s@1(de)48mui0%!u7bX06(Oe}izp|{!
znPuHfMg|uSr%dHtd_7N&2l?+<cKFQFs|pDmvnF&HnWfGx+Go*nz~Wc!&&F53Dt!ZT
zoAXVj_O5#W<Z=t=LBR<g?4AP0UPpE_3go05X6{R!nI3n-Q7`>e<mnZvMpqMz3?zBe
zw3=@w-Y&2Xj1JakomqbB_V2QD+o#twhh-fXe=aX|v*hs1bi0L*QqLvU_&nMEM*HXW
z4Hf1LIa_BlY__T@d-i5=_ALpiBNtESF<qLpiXow4>2A#nUM24izO34O`RZ;y$)gLK
z4AwhMW8c8&u*`kZwavYgFL0muTv#LEen)%GKSl+|O|cHb5e5I&<@bu+d?`BhbcuY`
z1ONL4xAXn&4L5(fakEF)R$#_N*jj*)MUx_)mh<NC%53+$a+%-nr%SKPY>vgdf4kq`
zA};V!zW@6CdHy1meG)fqf3$7i%O+uTZbxzoKkLDw;+HFLZdER3VF<GBJ2>(8>`%<U
z%^45e3NhunH2vOd`H;nZQ}-M?J3T6OexcbUuRIQsHP*pv?QC3wUl&fu`*Flc;qn0=
zv#PVI{{qf^Saa*jt5>fsayV$^M(p{2>EXfC$9T`Pv7{9^q_DC3M!h_?@~QYcn^)WQ
zB^aMcu-83WFthyd)G*bhOWT+8wrNgac+k-E`04ulVLMBvL^3hVNSM9o%ao(f=fw#y
zobI20e*d>WKc))*e>~6MNSa^Hs^s%o^WSx4nVB!8@9)S?OziCFI(ljMy`Oq(GgB*H
zHnPjd#Kh=?pIX2B<FUQd<Ft63wQs)sHs#v!d6m!3+}vDTT)Z~ybDMPDjeWJ%D<ke$
zY?%;LYV}s5i%;Hej!Nd*ZTsr~H%8~}Jo@<#ufIOW;TXN;Q<LVHOPyWp-f#EsM{=**
z=UJ=Q$w^7dNlJa%9Ldn}sN&b3ooTE8o;b|Ee%+dH{9pe672p3ud;g!)|Fcbne#Uon
zOI>r-E1DQS|F@rhOXiEhW@jCVXSs22Rp-~gdzrqvG-+qp+#-o<A#XM`9grz=&T7qz
z&ojy1tM=SqSNDyq-0rjuDTVV`7rBVd*5$m#cu6FKr@rd4s?+7pbvn0r81C)4S^wxp
z^2ReFZ!U7_$A&g;^6k~AT^9QP^ySN!Gi4g@ZJZ@t^l4Us;;Wew$_<QOf(*wt2p;1(
z!Wg8++Irje{jrG$kCe}v_;0tddwSK^b$m8?cDuHnepC}`YPML=F*?iiNu=bmS5XE@
zT~C9Uu6P<p2F8lB${&9rrLUX%YkRm`Tt?ex*_tiiYIsgDrzW;FPG#ceRDH=3;+W~F
z%U%`r(&q8?Deh&{<{b6A(lhJ-hJe~VyWcq__n-Xl{czTrr}1$gtqQ-!tlvGaD{2aZ
zgZ7-+-_vxYyli717hg>%UiDS0|6Fw7daL5|uV(fX9P9ZNt+qbStU@`b{?V74rm4U0
zaC1(0DYU3%$KnMCTJ+bf>Jc={`j+LibSqEDou0%q?9m&lRH8F;O`}BCNK9Jj8NEo?
zRJAKBaYImiOiYZG-WqSMWaWMPuP^fbcGJ^%^X7;`mfv?mzUn`lC;xQI>Zkt?UR{5-
z;m$PC;JFS(i>FojuU{Ly_FAFKebwZ(M|Vc;emSkErtstw9*c0tkod^R*!V;~{i&^P
zW*6ck({mOt3tbxYQeJ|kL8EVW@38|18lLZD|Mq_V+?lq;-+TmE_QpM^)Vs)<+twik
zl4W4f(K~nj_11s?{^<$}Z%e(o&Do{3X5Ie%_Y2>It^Rt5TYt;#xpDeFmzF$u%IL6s
z<wJ|T20GKcw%;rIye`&SuHwPLnaiiiUY~no*Y>FSc9s857@xN{yCgZScU~(C$1KI?
zH}rOIoOJV{)8@H7mNHZA);O?vUh18BP$6{Mvaj*G{_tLZ`>k<R|J=$?<@+bPT{>~I
z_2j7sjlL=o?!rbgH;p&^{FNJaQ(V&9HB(}>kN(<d9#&(9-A&T7j5?VZIu!(c*%&k=
znV6Wqn#?%LlOa1da^~M_Q`UT6(|G5>LEoL7UX|}Nk^=umZ)RA~kac8}-To)XznyPA
z+ccRyIHu_JyqAl)C0SGg0<FF-P3Jl9a^&p#`wRJ>@aA2$tKG8umS2_UB@Tz?qY?{F
zy?+zEan-&lk?9(FtgY8`t-l^kZgXJRV)=OEnRgOw4d-%7pU$lO`F3+umTGAAvU#_d
zI2MTO+mxi$#TV4q)~=Wv^N@F6@$28}X5Z)L&*^^jGJoD5=j#UTUgckYS|8rBcG~-F
z|L<4+{oB|W&)AT+rO6>R-1Fv5yHCc^zv}GjKb`;oi93F_mYwwj6TY7Rw^A~BzB~&0
zyYl9*zumfVno@j==imAH?ctvVN2}6T_is(sEv<U`OkP^+?j&tB=HT<SU%$xjnzM<|
z@7c#&d(HX8;+|LCW>CnN*W0cB%1ggYl0jqgT31i~$kS0}=Vm@RR&n8MnoQW+Ic!&7
za{PImU;FHLc0~QpPXCH+ce@wG|2P_dC*%IN&E<DKHuC?uzV++Z<@4))y|}oTonP+H
z!k*&z|4&XCwI<Hk7N!|@F8X1vd7M#{)$HvKEiGzaL=71o#7z%ft2-;=cmDOKXOpMP
zCS5je_Lqy?@o#Inz-#^QU)P%YaWz`r|9vIC)@o|o^o_zC^(#*PiT+gdRsHerK#66U
zLM$)cq&$}2c0H1`@WXqH!|z+SEPMZ9Rj((DbZf$vKB46Q`?A@$znJ=UYvaL%Awo-+
zR_`w?UtW4k?BTk#&g|dR<`wU=TfAAVmv6zgi{^@#mDh2;@;dFdpZ^?7o^+{v{WG4D
zWPR%!YczHL*PDxf{`@(9$LDh{r+QxRd%yQRBg5%U{~rIo_q~z7hJnHE+eZ7}6HV8+
z&#PUM#s2)&t_jaM1iTbn(-s})&5!^8P1~)kU-THyLxuxYzkTk>N}h`^5>S{@uhYNh
z!rLXux9@M+S)k2Okv3nm<=R5cIj7Z6KhNUk`j@eFA#>`HT^F8zx#=eVqcyH1NHBv%
zJh9xeJoo3P>}|1|FXdV;%P#f_EwBE6(AIgneaw#M+~xIwyjCd&jR~7fvQu;9c%PP~
zy!}%Z^36qULW~OkHj^bnG6%C7A`JEwJzA%I?D+KRuPzT?%(!9rsavBfXq}CH{q>ox
z!G&CYZ0+1rwwovhi*ctODcBum5dZ&A=TGa_&Y;7o!t$qfvma;Yk2sf9{;vEwa~jtN
z7R@Tn?gHiXn2W~>nFJKXZ#TYpbIW~swtF(~x`x%q)@^^&th}`R<h$8QU-$VnO={p^
z-;{4U=eknatGiW(!E&qbe7kZfc^bop!j0C}<-eSH6qmQJyZ_sJWs!*#zu({KVLi2a
ztwPp9x_tW_r+>NIwMS^_%G4Wu4=UdmE&uG%q#>cf+InW+ntJa!Y{$j!iMu@bR2%;8
z59jf{KR<o^`+fee=8c=;a%;9-+HTDupJXPTnm_MGO^5jA1+#-{`jS;1GBhw$FQ2?}
z^PNrygS0rs;8dy3y!n%^S^d~1u>IDx(#M<QSBA@%R5efAY971)=!!3sgQjR*Ox$91
zd*bU`NzSeD67sjxEmQ+0sQu@^o}2k(g0Ih=U-NG6-Z$@L-KyJHEXpl1=db;D*Emus
z;DE*C6>Ih+e|;KauEgNU&>_<pzNsxgd+Ah79+&3FSNE6BK2hnZo-;o_zNRS3byNL&
zk2>$vKfl%%_xofw7q+qAuTwCOJN2f6L1D%>=FdBLo_0U|7#H?#uAYgNl9KB@HO>Q;
zn@`96yX4ETq2hjL!rsSIjBb7ms=HoLcfH`>MdSE?e>TsaEW+@riTS{xr_=BJxYle`
zJ8#A8n>LqhH#!^-t70=YEe(shwlY-vxx(Q`>lXG-(?9J$hg;e);<ehuH;gVUfg1P!
z+{->ZF^MDK-a}ubvNsQ38to4dvrF9Zer<Jo{w-Dp{hDWmQ%`J^-j;goRQ3Jh!yo%=
zmwt$8pEB>)CF7qLn|^!~SiHdUR!Qvj&oTC|-2=}^7`4qYzHB16F+@*aSNH0xuWxT}
z%e%cTSNUsy;l$HV86F%s*nA>lYZUKd4bMw4`x0iTF)Z;^V$m1vZp-}koqvu^<)eGQ
z-x>QFdkUQ|eys6{i#0ftp=0uuLW|@VReAd+$lo@pd%N|z#4^pxCSA$5H|boKxxeS=
z#<lD3mtOyI#3GreF)c04EdSo0#W%Nf*VOA}MTqY_;Tl(a&Ev|}q>l7it66WeH0(+K
zHvQD}U6J=!>3m!DI&iA8-pk%)4hbo9LoyRKthTU-UH?vx?*`Lr$60^<oPwu))=Bc%
z6>sscpm9l6U0LRm_4SJqax`x=w{2H)%-Y18eB&`&`dk&;ohIgU*)$EsBcqq~`sq3{
z2sz*BdRd+HBL0nGOF-eD-U*K%tNZD;+^rO~RAJWb-?~aNPa*K!7T<>w4m?dQCDALD
zl$2c*I1flLI0xO@(zCIsetxonNcyX->is^VT4~W)%#sWl7dT!Nt2M0E%F<rC<y)Z3
zlqjE^Qx*&hI>c^&^;l(>7nQO^A$-@@HBY0PZpSD%E(%)dXdvJdvSX&wX`{npBHE(f
z?`Cc5+_Q30%a)Z(p4>7uio6{X<=LdR@~FuPqs{%&YL9(YZ(AiYuyJxTa#*^vty!26
z<u>=)tC)ndYv=!aY5V)vo|^sl#V2`fP0?s;Rb|LZ6jrd0`jS8AMyUL~Imy~@SInAp
zJ?ER(oimcl)EF2huiV>r-KXlRN<fgZkn@U@H{4GdK9)}RfA3iM?#|AMxwmf{nesfm
z@om{fUxovg+jDLg|Mi-mCidB=?%b#9y$hmNms-n$hI!skY?q&BRr~7C&SK@ov-#fK
zE`M=B(SEk9oRmfRzdOSIGXK79-+wo6`)~GN_y2ak-=?G8HF@{DU8`?qot<MJzb-`P
zdi94!_BOV5ndAHZ{d(<hQ=jy|@$XTmg;%p`Uq|!LwfX5(U%y|#$AFDt`T05j?mYiz
z_Bvf%U0r>f&zpN&SMRTX@a=Zq?;juifA6z5F4v3SHe=>nx2x9*nHbm&S)EwU&Q#U$
zj@YQ&ax#d;B;uH<*`NKq0*aGAS}@=A7WZG5GFwp7>ZYIHde*0#ucleAG)U>lG+#G2
zPIr4%S>>eYwnWZj6Zcl!`Ce<j$7|xf8#@e^1)F}o(G$wOQ~8|UmUTZjdY|31yY&1I
zVg9puJV^{Z?_WIbJ2+7+`gHUk#%uGnr{7&7mcejk$+TOJYpNKY)-JZwW;}4X|J<*$
za?4g}NE94vFmWi{bbtHj-niadlEMo%WoJBlCmvGe7!(o|th8GD?dS9B&)C`}e-R3*
zI%-tR@$~(gm6b&w|24YGD^3@FzvJ6-^Xb}Nuh!4s`G4i)?<qVv=9hc^rVCq_@!j;D
z?7Z`S5f3{<RAE)p(<5`g*KJBVHvRog)2K>r29ddU`ec``4BdKVF7N90^|fb3`P%d4
z_Pv)(Tcg`P+x+I_sh2zwZzLS^`hDj4yS?=bU$`t>r~7&K`ak#EYV-fATECx{e0SbA
z-F=#qWzYI+I51?e@0!ih)O<8TU6DcJ>rLgW30Z$%*UtG7bS2_+zT~f!^Z(AA&6{_|
z{F&fF!S(g?|6lo4^>yQMx%0p6xC)QU+Hd~oe7vyk=iT@J9_0TwbN=(mzUFEB)eSPo
z?`1r3nYGB`T<Tip>fc6r$KPL`kW|_^Avm$+Xv_0u39nBan`yH|sMzwxwzKsQmz3V!
zdfoQVi;%@}pEv(|bLUHR{hQ-<KRf-ueGQ-R*T44GpHEd0>t1WEd}MJ;qy72se+LdU
zWJ>h9J-%N(>wfFL1&J@YFGj2n^3-8aP;wDDBqJqvYn$!nsMz`Q=9Ss}-&8x@KiBH#
zp_9e6sm~uAT=dvsmcxIACB7cBOzs}|Xt=@nLIl&=6*dj~j$Sg|^R(Al{hUdaqT#vA
zCco^C_U!+3b^WAk(=zuwJ$`>vVG9Gp{tw*$f4kfNx~S3hZs+%VdD~~7OsQ)TwXJw1
z#~>lKDSG3xIo_^44IJBYZtW>gIG#`@!m#h>7xU-O(w>JcGm`wi?BHxS_qL^B&WE4f
z5|TLMAuT(VCEnr_>**BB(^gylo6d@6UB1JV`T4V__vLn9_gz;1mUq8hz?O4s&ep$b
z^gr`+*|mT(8>HRzcNe{x<#(qp=ii6R!ROV!9$R>K`n?Umbw$_P%#+{wY3t+rHXE1B
ztjpMWZ2Eqw?R_6KOs($jt=8XLbzk2#Xg#~>`P8!_qRPApmOK;Z#oOMRzqUL`C)z4G
zNTfYd+9G+WkD=6qm6w8?6%2hU!xtS)SlrISB=9ni#X-Y#Pr<7vOLu>(3R^Zsvx;e!
zjK!q0E7d=W%3WYv#>lq&!^a6xY(l#PkBQlA|MVuJa)<u$n){|nK`jgkg<2_HE4?_b
zociUZ7+iFwC%eJnfk(>)jtd43UPos>xWnAwk!a4uw1tJiVa<m77uB{e?V5Hi+*aK>
z;LZ7)H+y*3vUD5}olx$@u)uS@xq>gp+Kk6P&)<+_*udJl_twkca@UFHend1)dRQry
zu&u1@=S=n}S*Lod$3NS@y`Sinx`+GY$;?%Uo?Y79zW?dR%=4#n_GYPnw#k0I@88nr
z%lyu_96$g5Mtx=cMxTvq=0{!Ix_o++w&L-Biu)?B=jEk^E;s)Drtr-jVV0mAE&sS*
zRad#))>Yr_RJSYr^Ycm9=`~M-zq3ET;+AT};?P!Tyu_vG{3W*N)yK~~VY#r9-N<L=
z$@oA2y5}61QMTFqiGRMW*0R}s>SFVwJ*{7!Gk?!<du8aBJ3Wc1xiyiu?UtIXs9$$r
zt$s;-%aVJ%^K8n0?cA!C@M>26|Fg5#Obkl9ePG*P<&zIzim$J~%RAY@Mdf++<;6<z
z`*Ie2{$ez9#gaI?omHPsBqe-!<MB^@8~=&8O-8}i|27`K(<2}gJ!wg@3d6Sa3g@2!
z4{B^RzW+|Ur^%bPK{hwz(@#77{kaSbx743qm$zF!W!<73-_pD97=CVD)H6F~!%JoE
z#plo5oHldI<b?|#=9qCacxkzudHUH=V9mO<s-8)aVuG4$PcIEJn>{-|V#eH=ww0e!
z%wF^J@Z78WoqNcny{&!I&NTvu1Y!(&9{qUOE;n!f{9>8(qM}a+{{8Js&X<yY+%tEU
zm8rS?>-3tXS7giYJhU)lxKscC@7}ob#b>4^Tjy6imgc$K^XSLx^4h;IE-ufxEhi;)
zYgg&()akKet{WAPJUr~~=H|X^*)qMXi2q*jIjcLd@%Pfw<=(8_KhbhB>-9@49N|2?
z+}kd?osH#mdp9dOgXQ(xC6bko84AANO#VCb;Prl9v0Hn!kFzs8c>TQZc<uBr)z{|C
zPhP9a`egCGH8+;~UJYHFzjgZG1;6;R+Y@%!zqY-%qBUyPuGpeeF28cpKR*1Hb@L80
z1Di2Jg>Rs3XzDrJ%N&<GG@QC7I5kDQmQW1sIG`pRR{6c5z2j>{-9B6KNz=tsr7hCM
z8U-1ul4?$z^=|5|vu)h8D?mf4&2@3-HMVV>Yo;X&F*ql0w>Em&ZQ^BLUiR?)<~IUW
zO_E$oTxOrRk|B_md#<fQ=ESyEo%21ZQ!QfN=-+7Vnekr5f8F(2Rn_M>VvV-M)t6*$
ze8bC=`lj~g$K}>G={F_MO>9)lGtT;~+foy~X~*svTPKESP4IVHz}g|V>*kjyE_RQ(
z&LpZDmRW^pJFaLn$?Ux27AT-|ZOzI8Uqyx|oLzICTRc7>dUC6Y<Xo<w`{t-#U~*16
z_k3v!&#|>POFouZ@7N?do%`FeHRfLH5^5c#>b^bs_`KSCW8T(?`wg}yS*7m8`%gK&
zV4{oQR||6q*3X$+u70sFo+3CeI{t3$(NzDM*AJZ!H#>@~S-;M=r+2kQU{L$oGNBfZ
zD8=rrJgHO4i<f0CTiLTHBQ<sF)x4|OUz0Y5tiM{dmqC)5;rMBVgyom>w%<;EoIJB9
zf7Y_FS8r|_U%q_#Xi{cIib`kl+N*Ew+_~&8Z(H!-!H*w1o>xxwVr7_T_v_2bmBB{7
zy0=*v>}Ox~s#-VwWJ<@26T$AwmY?tK?fZ2zCui2=>p6A5ei$CxKF4zFpIzGDkLh1I
zf9)<`Bma?(Bv+}>dCM6BME_ivI(t!1^0PU!yTd+Sc-D51al!GKEE4~peGd32u2uJU
znpa`_`uQs#U#Z$Ae6Xl`@<CB&h6wxk`F63=GH2s9R$n<`6*qr>#wHs_aRCM`kA?{a
zd<@I3Nyq;Z{~L2mvQR8jmxW)N(e;wX4TcFbqipNXpPc*Oay9>spWdhD2EUG6yV;}l
z^|s}EEsXEie$toU`=tEdqTtGtZ>QURTKJnQ)!WdAC0WgUOW!r?zcxZWy=BZv8a(G3
za+U`7<vM?nm)IJ;bEW&M)yL)L?Wx?pedU##W>4()Z!lEND|okQ-^MkCS6fc)Y)w0!
z!T#vQqK+lPTIZkf&OUxMPkD`~#U5on9}%7)f8X`<_g4R0$a?vQW{<XH#QQaK>h|rj
z$}<mpx}w``Ys|!5Onof;Gt#)4&aU%uEj+&M&7{fMrH{k*?_SYR6jN~J$S&Kh3A3(s
zSO@#&-~Oj|{w62GeT#n&rJftlk~FI>`8H8k_~^k;^%^(CPJamVzdkMK_Dh>Rzh>U8
zti3&NKN}y1@#?1QK`XKt8seJ1Ml>%;YMiMyh5L2;H(t@0IdQg|ui5UGT5Op!-`@VL
zh5K58z`bj_EtP5>p0kd<z0P#D{oif#i{?zfb@G1AYhC$2Z|`4oiQoTv9e@3c=KI-=
zlT~KUn`d@5ylj2)2|oMM_}aT4WOj$>NMzkDe8iJ2)@G@jee?2v`RaVB)SIPYoOSml
z-~D)|_^hL+qo+q^%FG}wQw!DTuv3#ZJiV#6z^9R0%2?9JG4O2E))}jIt&kVFz!NI5
zi{bF11KU2Zm>t`s>b=eMbdc96M@#>ShVFZQ?zNu#@U{Fz%@*F0>4j^{)=&L?JbL51
z+V@9xzMoh9uJ-qv{P&aEPqfCF?Kx0(Ci%}Mr_RZ@TS|F(J{&0fxq<ce=ly?fDoejz
z_UL)r@w<!LzkQqRHp_LbpHNNu$r=CT;%0l#Q0X*u^GfILxbe2cXlc!RYwcMD-3OQ$
zeoHaFwBLL-e5Z{P7x&MpU$?$_GV}PpPZu6dJ-czD?eFcj4ttGwil)w~{=6qXW#*eG
zTctCtA?0t@?aeb$5d9o<kKJR_R}tChmEAE9o>`m<`F?G7<C^w^_EP>o&jkDPPhw%X
z_j%s;J-aprt-MqA`|Wv~uU8bh_Wd}jzwi6r_kYFuUhhm!w-P?K(wbHNmekB<MP>I5
zbH8qXCv7j_Rq^Pk{{Lq?kK6WdTseWUWEX#>_{~faS>->wGLCBhJ;~Cr_s!b)$c)7c
z&o27iY`!;AI=e&YkluB(`m8-d+-YS~0!=Tgap+xGWFEWQdP3<vv-rrmn!Bv?jz2jS
z_;PMd!gqhZ>F;G;KC`~L-ctEoajXf4Wz1Kj(gkkC!Mjx!ugkM5dv$p&qid5jW44w8
zx7P#j^lAKl6?V(FwlGFqikDvU{du$VW#{caA#oR9#b{gI@6})P#q65d%DAH*$?Gi(
zVjB}Krgj{VT=VF7yV?Aivwx&2ePH?7w5`M;`gGa#nmg-xc^H-|T$;gWq&6c=-{{y5
zW`=@|w^z2Lw|NWvx+E0AU75G~-#@Q^b_^A%ANyzhb(_=6?zdxi-Swo;tFxJP*q(TB
zu%zzbnzF>R(U6Drr|XMs7l!`H&L(k{`X63~y??p&-pQtu;Z1X=E(j<oo}06PBj(%=
ziLjME%9*ulH60I4UOYZjZ@%JRz`RF1GufWSo=nmb-}pk!N>a4%z1bhF-`eXhWLrs}
z{dX+be}4Itlj&@XIm==X_Wb$2W|dIx=AKy}k2ZxXy^^^3#e0rs8Kc~~E=J*x4t6rB
z?(7@4rp}ZvzR+`1;!>}D-c~ujEvgM^%Z1lE<*ngixLUhT?}YgI)w`<oK9zGg&sxaz
zfW=KZ@Cn0)zkM^`B|l&BVz*^^P5wb$b{ByvB{ru6OD=wI=YHt&bnW|l-=A#e4i}3u
zeyb5b;k19e4)0Hf1<AEf4)?pSocF)q{LS8vX-6EDEYcU~RB}YGJUB;VBMU>@!tGDZ
z&owYuFlan}a;J3B8UYib#Vp<(oT++$j&3fN-=jW9^44$t{OYGKKeH8hPL|b{yJsq-
zef#g6QzvsPDwY&2*rPB%tu3g1H;ZUH>!~BXc9U%+^!s@h9o;0%Jx%dRtb<ac!n^x#
zdqp-2cYizh{H*?-&}qfh@8<3QGjqB!Lu1CNh0*#97k+lD8!J3oQ=R6^A2jjvxBG>M
zZ?4zPXec@m-lwbo-lF{Hm8l!I-nu&FfJx`$9Wk2Lmmbd9y!vbZrHMgaJ2&n6_4WC@
z>W3#LI@!%v`FO48IalBb@hzA3#;w2n*6a90hM*3&%~O}Ip40vDW9P?@8=dU*TRI+B
zWUhSbk=eOssiREu($n12C#lGO`Ryn%X)DKuUE8KD>)d#(P)2E2#m7fGKR@r6x1Xlw
zx&8Y6o!QI7vT}3ZM$b6A?(u)#b;S|a3uUi=eCuu>tnK-}AfSB1+>9d0371$*0+!9>
z>X&4wd3xyQqX<{wR5lsD=hmy=n(SI=SMvFu<++5#lh=NWu5NdT>{_%WyOhb`;LV72
zt4gM2E<G97Sv^OQ;mYB_n|ZkrbJZCcI(#HAo6joFk+>ST?8MwX1uP$W-ek=x+A~Xb
zuV_|{?_^izY%ZQuO@&;>gw59*4MYz73Y)rfIp>y(vD#6Qo36=TDGK#o;US$Z;c;;1
z#%ls`r<b-l<XKL47Sd$8@w|mQQfTtJf&_<-B^)|Yz7dZfb=^B<GQ~}jp&(XH^MvJ^
z^+IcTb~$*slr0c$<Y8z!AX&P1(_<y4Rf-oQv%acj@}*7S+ji|`r-IsKM$r}zjzx7#
z*7%BCp4On?5+>ppeq44nlhgd&sse&Hro7R+E}t>EQIW~PfhAj$)!5MVDR)|D5--yR
zy_D0R=3Nwhaw|$x!l=iDg^Bqj^UU4VSyr(gaj(ph?|N^t5UFgJY`kHnwN;aey<yYy
zAJLrUExuFvSRbyO-tX(5-);3aMz0_yy|8ei_emAOKpFS0%$EuipZX{y=}lkFe|2gQ
z%a(onE@o~&uCCT~^w5hNFRms1d+I%1TwHwB)nDIszI}dv?)(`u99*8*eE6&4dCA0c
zvroaqr7J}qom@U|-^*pp3;|kVzyH?B99Q?7*TL58v{As-Q^=j+zz%^RzF)QHcAnal
zwt4H0J$rTsXoz(eTR)4ltJCqkBy0W5f8VE!%-eRev)CqRN>{{ioZz{s;dIdT-t3z1
zj*?bBMNfFv^qRU!GBt4*yez6dp2q*`=gd=YzU-L&_SIR_U#sTJ{O^ALsQ2Ktf>Z{t
z+vk2c9On}FJ@<&jr1gS_F4(WT>X2-jFlpwb=Rc-?2o;^-7!W9x8u)-EPV)t$hxg3G
zZQuHY9bbQW^;G;id-vIbML}~`{}#RexpiBDAV;Ghm%G4?JS&H`l#>Prbj?HEd(MW;
zabjSY?ze8!<=MsgY{zbXnfLJP<L(V#H``ogXqY4F*2V68U1RO<%%^>_%kBTovAu70
zs;J#DD`;_**r}&N3=A``KFjhl5ZiF}bmUH@{9E#S3c|i}CNuqptpzaIWw(0T&1+qo
z%_QCJI(&8>Ij#C`ryPUIs&1B<to?@rcHZl;GQH2%_<@0;kv(Ub&Hk@*Yo2a=dg)xz
z{X-L2SUN&;bQlk;o6z<6)0?iiK7}~%*XtJdOr4Xfa^qF>mk8Sgh6`siOwQZ(2Bv5j
znV-G>uJUeU$mA#I)X(eBi}h%0-}|@yUc+BUhgDCi#eda?p9+cnYOeY0^WK98%I|L9
z_jT=h+ve>uHWp?^moiNH=30C_BJ98K-`DbeW$%w2d-iST&M)$(+LRYX^WO{8e19h*
z_Nu2z%$CEU^+l_;6(uF_VA^yf^tQy}IX3KkAJr<A>o$o9GmA~UX0gB6E_l7ouNTVp
zUl+=EZLR(I#5sRQ_5WALmPReL>X=+}&h-Altu5=XCYIjHWjOKt^NEOAY18%N>%Lrc
zpFVwh_t8hw9A3_j-!4`8^?m*gj_VN%^DCa4zyHO4|8xJ}>DSHv-CF$PdGhL;-rUol
zg{6IypH=_=_kDTyZTHibPO5)%qx0CYRmNidy*&&%G5ef~*Ii@TIon+!`=?^s#N61t
zN})Sa=|aD>m#x3u^!Uq_0`t{dt$uv||9k)6-uplK=lc1uOe#J$fx&3$+O6E&-0PHM
zuh(9-tzX~rZSMPu<I^tw{{Qp#{=a8st{u1k_rSmAL-U-^QER{5dK+z(t5%Z~@O$3H
zjTi59hMF2aF<@wS>}yW3n4`_?p#IYS-;u{xJ(qC=F?TMjyU*b8tohOriIitqey%b{
z_pZ}=`ZOg`f`KL7bowV&IoE3foX;2zMCIQsohfgiAaOFZQ%7K{^<Cp|k+zyU?(+|x
zsw!Jnmv;QcS@XVo3A(LJ(~K0FnpoDZ4B%1o3TC(<vE}?cxt7b850efg7&facu1iXP
z?v%YatSfZ7m85mi!y9vdzdLL6*h1!{<Lf7LYHVk$XV<tfYm<WH&v{RpD%Cz%MmAho
zboj)CK&!scQ-U&VosEr72O0KhPMN^q#rRa!avcN1^yuju-^|)`TG)<(W#JQ!l+N7|
z99_{@&w6`%GbF5KY*_i}i`VmP8BKu%&Mil;E%OaIBDrhc3oRYXDUvKK^MenjC%1B*
z+o34StK@FMaA4x^Lr*O{bVdGhF=$NXQtO(e((K6gcgy6-TJPJ>%86Krc3dh6&`M0c
z?AM!lNs7TOJv+Jhd&<r3yA?k_8NJSvy6?`v@ZuIVufPHZV~GH<V8;pCG0D8ld-r5H
z@pH4@37A#PzD8C`?$x&o8OOBNm|1Z$>=K`EU%&98$x<t?#$4uXY3ZGY3=L6h%RXL-
zvO8bXVKI^6(kvlwMQ8Kpj169k{^V{hmz|@Q&8T2++|rc#R-^ms)guS8>uRprCcocX
zD`pv8`|Qxu<9;i<*M5nziT9b}s^+<#FZ^NG+RL8PwjHTRTOIU8p6PiHCm+LIlVuTt
zjmH%p?D%r(*fzf>y;EO1TNbZnD9l?Xq<)M0i7~%j@rQr43<<$geZ>k_?!G!pS;F($
ztJG*_kELDS+rFB!`)p0*+yC*KB!frP#hvQn-?uB}?})f*SmGG1Xvq-a&5#hBdsb{S
z*QtorYkjxw{T895;+%c^?6Y&S)|1n=E&a&Tyx?Mv)>>K3?K9LE3YG|5diibF+qBE2
zb8Ga(TNIU+MRGCpC>l*mi(G#BW!ZYULkeA0d-b00iO}im@8@L;Tz)xkThzYip{qkR
zD>mQknq0B^*qx}^YM!%}IdNp4ES$42YHFdOkxkL>-0jO&S`|L}aaw=>o{bxK{%*V5
z9WGY<vu0N6oO*ZnxqtpkUAJ8GdPm>uAK#MCaPGLa{PI1yc%5&L`m`Ay*w_61EPMLd
zCu8^D(mcJgNwRa#Ja0?NP2#O}mCk&8!)^I1>!ywD{WkpzV_zNTiM%h!`YzQ?ewDwk
z_~{c90`8a>DhT9g6xcMrKYO;1??ZU>X}wRIocjvO#ns<OMgIG8BS>y;;=?)DdzpTg
zKD3|D^Gs&`<!KY*goJx|(yuLIWa3_<_U7{3lzl=9AK!o6_J7*TkeQPi@}x2XzOtP+
zJo(FO)4sJe$;+>QX$>*E`7-U=vb`PCxmtNc*IJmJpZVZT$>P74em&*CQ?WRjxBlaU
zclQ5Q2Ya_3`e^dHT}Nb7@<pS-ls?06E4;RKHcX7X+`MSb^tq>g&HOsIy3J~u@6M~|
z-A#HY+=@9}R^QTlZpxp<ukS9ue%s~d&pPuB&da7RJ60f2s%O^2$8|8xt5n{9EsxvX
z1xt-m7dq>dHlLX=!6YH(W*L)>p=FzEya1Cci{y<N8j81$9o`oB`qq>s!B71(c4YUm
z{tK*5Nl$+??_|`W96rVs%S)drNq;<4e)e2ed+kS`*T&i6mJc2-{PWlNa(nT=gSYPN
z-tEo0{7EHiuBJ%BMa`mkj`f1ywd)EOWd2_;XEPHA)BbwHTP3#o>aynE)qfj<Zaz6;
z!O)<nshZruFf&Z8OTviZ#*G^prn8k7D;J8iJ3jD`bierI&!2O1tr;IYIT`LZ-%fX_
z^zn;RwVNM4d}zS4p6}wv&b2xzED`bXxA#_GpJ|-F;A+j2iSGA)o-6k_zR~5p{r^AO
z>TxsY&)+_6l1kb7Op`|%Nj+DyLXSnPzFKGMQMY&_XOH-&qh-63C!cvbNuq?~6Q45o
zi31N$G+l7pc&1w0f3EwvOL;N+zqfw(Nz7Mu;Sgjz(0#Rd|JNHo<{Af=pD*XQQ#50D
z;v9~5bL8*-IbytA-cGz&P0+n&q2;7Yej7!uIE8GJkJ-EYxlyvt*IG^n&SZuU<vXu2
z<Q_0h6+RcnzOw&9dCEbl6p8d{Yrk_A&%UT&9~AQ{_365zeA!0}-LKhvJoEHh$j6z=
zr@x=QwzQ?0{qE!CItCuSy$rD@cWb{D{AP80<AnM+Q{{C$#jf%PFQ<KTzCZQZoIPR7
z_t#~uiMyZS^40ta|G)0P{I#E0lQkF%SgijpKkrbzVdJ%Ou6cKiH-7K6UUO;t|KsJg
zpXz^a4lp=5gE=7Kfr7z*1!3!TTh7_u&&+62^xXe5c>mb~rUO48nm;-^wg1nn=l1Wv
z&XAWlSkrbd<gKiH&GUzoo<Errqki<th4l0GTOvy&ouZkUw5uxnYz+i5SFv{}IzM^6
zx9s5O*Q(*W)*MMpSg>`b7V{|~=QX=ZmN3d_^zvTb_KdTAbA<GCW~n5W=(=tDT>2d!
zBrMN#YRupH_nt<s@Co77^E0(2=JHuEm2Wz-Owp*JM^S5S{94YpUw`u$p565O{r>-3
zg>{tr`ug?PuiF(=_r%}s6ECR#{bs1J$>nIxzRRz3bMGuVHi6mdZQA!m;s*CG_nv#k
z(|4q~Y$wAVR|dyx4sKRXF4>|IbCuX%MXf5ls6LsOrP*EXm(!%MXW!oLdb=$;uIA;;
z<8r?rxfKV$6I$yRvZA(HV%mSvinV;FKi4n>c;&y9l9c@W!rlJc|HS+MI5`v<4@kYX
zSa<5m>gaznZ+to|B`sV3YUc98zkdCAa-{FAdCbPU_kVvl{&+>S_H>Kr&o&od2Uzk?
zVNwX#ez|kaYX+&;)hA*fEMzb-Ql7qX=gmjc_w9KgmX(;d!}>yRaC*~)*V}~|PHbUo
z2vU?kZYa2P=BycWxSAep{abna_Wf_0|9?yGeDU*n{E1C(q*Yq>|2e&XjvA-Zy!{1=
z@@;z$Ce)OqWTswCpHb`*&i!P^TC1zU2KGwlzvUcEKjjqbV88A5DdAhQyaKMoZuWl7
zY`nO5>BS4WcMXc#Re!I1T>tY$r?Hk%^}CATPTu3Q_kKUK=ltErAw{iC;#nbU^Pab=
zG4snXC2F3$CiBozMzX=-goy8x<Cgpff9>sEVyBbLl&ixy$4<KbL9a2(74KPx55Jq*
z_K@|V0Yg*P3Ar6Vm+O2?d%p6#{9om`uR;fBNm=m}&*@>vEEKqTrfJg(-JH|2mze%(
zJ^nA-;-_`7t8L`Ya0~ONhkx&UpnBaeRbAftcl{e_c0mh<4I6(YxJhIeSTHm`&nZsP
z?H6<4n-VBxu|LXohw97C(bIJrSv`2WO%^_JF}tL5QDFiXpTyMk8kq&ctLu_380l1B
zzWu7bbCKVbS+jP`T@!lDyTsxI-@7&U1ZK{Ezj}4>!GMXJ$6~^n8a#5<HaxiC(99xr
zs($*Ea*oEpvcw(x&Wb-~du~&ov7;to=l|lldS-0WDZ3me<mb9IIjS>@-99i^=uXt^
z0`b_+b*^~|&ks%Q{+0A}vhh3hrGJ#wyqA6d%k(eQRNrf|Cg0wQpNHz>V{Yk$?l@~Q
z-R8r;g602xGA-VVdatu*XSn!EJchkGS9r%A{!a{x=Fj>1>1^2SmLpfYZ}#1+eqzAD
zz%8{&X(7knDQ4_CKEEASSP5FPc1-J5JbL=nR*}NCgoy$YOa8JjEERusu<e72pvqZC
zi*-9bOfY`wz0{NA&yoE4r~As^eLdZHV&_4Zqb@gZNIyHy|9;n>)@1j8pIpT~8Gdyv
zZTRdhYU;gee#+S!iW6ksu0Ap~A^LR?%LJjF*Wanl(eU2dwP};KikR7yvz#Rz6Hb^J
zF&ONfVX2gGV9L=mZ|Yy)i#fNmW@Bfr#rGSQ|6{j{x}E-A|Dvz`-`D1&KUY7LmAmM1
zmi=6S!J##mPo{j#lHEAr%vtN5b47W#d^oc6&V>Kz=WE|I{=R2Zn((Ww`uV*2H%*5F
zvJbO7-sh9EZK~XjY;~WaXI%<AtWHl<HCUn)E2llnkBLF+w8isQr^Yp<w)S0Y>s}u#
z6jCo-ewV9hL)iM`fqP7kXiq&Q{caaGgVfq@%k96OOj~SeY;0|1b?g0i<E8g1u1mk$
z`#!GkMur*Vfr*b6w##XWboHL?Em}HhX{N~0zCE`lZ@p@I?&pmkH(HCu+uYjzf6L!r
z@P2Q8(awU{@}eRx!SXjVtZROJm@ZfM<7WE2lTSbY1#LFhT>IZr_-pAO;T`7^V~>}{
z9N#X_BssD7WK3r1maVsLxVW?B9DmiTV#L5I5F79~X4j)vi&v@L4*wW+rLe+sv&2{S
zofjAz0zMfOFfKfDq{MFf+5>_MM5dIB2{XOs6lbtlB+s^Wok5CK;P$u`{o$Xt-!J<-
zajW)ftGgF6IbH956r9<AhtcPRl9E8=1~G>Rq5Tau>8CDLU74xNs<-^*%$Yxz7V921
z;!eIZvpll%_}w0F7Y2=I+S~4Gb4dyxxwgwEYHc)|j;Cg;;kM;poc8bBa7}W(C`+?*
zd)mKeHT}`AjV7Gvk`Xmz=-9H>>zzTGE|Wvr%E>OhJ(;O8?e8U|c50TcUoz7<>k#jD
zU*EjiSn13XyH`(kB+L=jc3c_n=egV=R8Q+_)j>uE2bWaMjcQLGMX7R0C@tj`P-0@t
zJ$c5mi2WdY+!F>C-L-7jSmyjZz;kon!X6$W-r|=AY#m-V`>w7F)Y~+P$LrkH_9Yr!
z=iKhH&D@w)a{5KdNx{C;f(n~&P1rb1Br)skGT*XYiKZHi4K6}`9@T1|rF=8xSys=T
zrWbZ8Z+fxVGbekFO(v6rM7oaFth*3g`^>xGZk<_yqeb7Eu<XoPu{#PTcBE}TfA0MI
zJ6uyTw?(P@&wKa1dfjs|E?3QpWhRW7OW6Xi<d{5CSs9`=@4aQ;<*cpCm#0s7IQ#ye
z*yxRIw{FeO-}m#;(Qa;T?q0X#w6tXfx>d`9R=O1K*|J4v>6&Y+`d+WnVP<GM^Zjp}
zwNQ*t-fXvH%G`E&s@;*B9CET-g%?d1oA-C}`tP6h7<zh2?w9>oJ1zQ#5Nq7j$cvrs
z=jK)ZIrPCJ?-OtF(kw-JFENXM>o)$l$h|%;gGJ%9o!~@8%^7vQn<ji-z2$25&DFY3
zSo3DBUVcXHRD?GV!-evnCmKB&KBWHmG*P=wVNJ@re=E1#E%k2weQ!_o|8ol$O1m*O
zJg@nGpw8m!Bu1lYMoir<EYo~eP0Cx;x=n^*>PdmxlQQkCdW)~@``pe~%{Tv+Js*Ro
z%<feC%p;5klH7hgxVUEhj}HH7dUI~fxEFUefAvfi;Ys_YSnvDhx*d>UayY0x{q6+D
zFS;{!oMvKBV$s{FEcxn6p6o6|lQ4;V_tR4s91+|lIVU<|=cELY?6;pLG>Qa8J~sTo
z9DZcm+5?wU*6RIg)V||&Hda>Rq0@l_rIw68nwB2hW?aJZOY~;us;Ef5DScZVTV{DD
z_PL9FxhC4~z%o(Iv*fhy!YA{z?_8ce{r{gAv!3PbojA?A==~i(>rD0HO|}N2zp8gu
zye&(wt^NBpzdm|t(9gEXKZ@;t8{hx_*M5Rl>8md@^KX2;VtoEc<}CihK|A-9zmH2k
zBi5<F%K!P(5pDH$FV^Gye-EsG=5@C0jn_-DEm_f*{TmxKp3H1M<0*4}mDx$7%eAMB
zPP2Tg+N%*LJb7|;-i-P847Xg#d4F&3bMN>+ZvytFt>I;2cQ{yXw$9yUFPBTqj-sFL
z^-tX8>;8PV|FzNojL-R>?>@wCuls*$>FFS=l}6L`;^bu8HZ*ZK%nC8ro+8O8z&R-;
zc<#DXrSo@;igQzQa}7_HT*{pO+Ij1#6HA|7HF>+g>ONzGMwj5hiHC~!)_=Y%|Euj>
zPhZcJ(^JDXXRiHw>-xU3_j|wZ+qL@o>)f0*+QnZl-AJmK9v;rPKxoHV4OcbB2ZvUM
z{XJHtudijN#^SPJUZej7-(N?QI2ryNxbLIO)aJMF!L*5%ZeN8azwC+XEm<JM@FDvr
z^UuAFkBd`e3fEq=DE@WDi!DVl_{naCotM3>_{ytl=ZbaeY@H-G(Uom)o&CuZ24~pM
z9CIs>NwGaS<w>8utoyQ#1B}0HKR3=U=TNhptbW~p?fT5c2NM-II~^3Wd{0e~R#2*#
z!|))e|NZ)_YnS#qKAtjhx|w{jZ+diT-S2O!lq)5E^fYcv&^2shP?;#=d~(GbA?IaV
za<^2UniarQe&Xqc;EsZ;ZkgWG>b{;<t-8w3-KgU*%~3vKPk?X?(}8J!jz4_hQGR-c
zZo!|bje0Xq{B%9|dD88$?XuY+Y%I)e4-}TDU7h&KJ#&^o#TkJVw$n|Y>O472rm1<|
zW{d3KI7^$EVTI`Hr@UE9PaM4(tjD4zwWcwtV~!!ij!kv0N}0U9ZMyvr4{-{!<z${L
zF`oE&zNF->nchxQg7`!$A0+KFQ!Z0$R(pQHS)5_Q>5V^Q7lkl1_^5WD4!08bi}v1W
z!`x7|nwg<-^7&nv>)n6ah<RB`K4Wlr@;7Vgt?ufm=(P>pA8N!IW;~c<dCZ}np>@Ld
zZO`hC&Dfg2Y02DR@=E{T&CAEnm0Gc-Xz=aLuQ?xmPo<`vGi{5i_uaBjAKd$=^xWH?
zA0fiDe^&B3h2+z>U(ZpFo2*uNvT4rh-<fwLo_z9~p|zA}|FOiEXKv`0n>ciDC{=b*
zaC=bQWG%x`!+GW*#{ogf2KzUP&m--hI?bH-NN&BKNYg|mfgb;9VR>?;T=&F&zZYqG
z+wNv29Uhv%a^lEUcOFGqbCLCNA7wV|$yNz!KC|LdNb8hNuDw|iYz+^NX+B>qE}UF@
zj^TjXst6s|3+xPP5w~9K{@QekhoL~}_|rgr-Td`3_JxnOt(0b5aQ9_Nwe9`S63_cY
zVwW-;_-=bJQlc$UBFAjj-n#uEddCAxUi4X)y}y;(YghN>#<cg<vzGQfX4^Oa^wTvL
zd&73et<J6d{P&~#zaJ;n=g*oq^JA@jXEKw<bnl%peyKA{=4||EI5qW{gr1Ag@#Fq7
z@-EGHcbC7PHGjK{=OmHtqe&ZoOf%nKS(zE=QTgu8&6h7<hHd`&-$p$C`1Y39GS^CD
zj+fT_Hq<KazM$Q0u+=l|jn6^$5A`WOe6v@6ocW?UuYb|>=xlMJ$r4{!*ctTN^uFoY
zSNz;`JWOfz{O4b6kA1gXU!jz9Jo}ie@VRL9Zl4F&!*`!w8`rh)l~LiAi83o%e}6hR
zMUAh(>TS)#mg>(nH^rCPz52IYv^?2((Zj65`#c}s96h^Z<AuBzI}WH!O5kCXVaaP?
zPHww#{kQhyP2Z1PTJUaXd6;&&pQzNkUj6y|UrZ=2D5;6(o5At#?@o(LPPyM29WOro
z&Nn?s;@#>qhx625=d4>kVfA9eZSt~_@jski7d@VOcJI-P^Y7IkU#R%=#j@iEzFmr#
zEa<^FA!UW@u6ai%2~Rk6Lh3<y&rg>JTf%>r`-;4uCpEKA`uTZR+wB{QfA`5&wiUX)
zFrA#?se5frvEDAlDUU8xnBJ~A9Pg^zU-<6lSr^6wGuNyxz3e(yVtLc4lkK%jc{=l^
zdF-AOxbIC5lLM2MX<=G0Unlb{#Rvy+juRKJNl%!aY51gKx6D3c`@+Wo6PIh5cf8l;
zi;lCnEU7Y!Y1&g6!&hCiS@!w%mF%ADJjcuH<(_gYovjNtB_0l!N;A@bFZs!v`|IZB
zSAQz*KIUVP$^L5I#Q4)p)%x*<D&b8rOLuPyEVofuz1DY&Q{M^6!fXDE-Ikli$;i*Y
z6IS$jPN7nf?efd-e(Z~0do6$0$7Rv^yG?nTKa1<xe1B7%er}E&kJ9zxtzj-(wrqJ(
zx!LJd(#8`4r=M=Rw(I)a-}~mPY&86)d;hE0_0qK$PoF-WoSe+;{rz6~{qTLCrk3sA
zx@*_AeH#VUSH9mFC~`IXYuN6sJ2&pkt*Scy?XA-(zvY`heC3V#%;l`RSi1Xd>&1_k
za_VYi4>Bn!F|WwJY{s<5hEIH@)R_gYO`E-U-b=EuGV5zveRjF={N>ww*3Qkg*tjnG
z(9?I%+~X@gp6veq_sZQ()BM$6X$DS;>}KHcZt9$)efr<ApI6U0RB9+6v^lU&-N^e=
zM0Yszau(;hx7T-X4B1qsQXsH!_UBKNc*TAj3A~hk9{2y+-!x6t)Mjm6kvA`+)9WA9
zZa3x(OZC|_QMUAMCwus;qqU2-mfw&0bLC>3{^NBV3_MN|=S7!FXNQU1m^?=@A+07g
zi~ZQ?IWvsT2A{sYExeIK^45~mv!s9D`@gII->>A&LT(l+mJ=gpP3X~Sak(Sva3nVJ
zOT`t>*7J7`NS=H;FaJ<{zReE%y-S~*+mrpM`TY8Smp)FOUU%WoF5frq`+uL8j5wWk
zyLU_en*!76tEO#wdGze^d9lBQE-7rT$UIuI`&ZJ{^PzJjlg-RSH_e;k-hLvc(|Tiu
zb8Ung^WB%WZ?4~C6#M4)KG*Jd&BVg%>E?YRZHE%)Z{576ekH%i?5Ix8O?Bs=Jbrt4
zp|<3;rkgdtdkQKvk25}qx!fVcAC+bDq<vdG$CH#LSJdbI_@l5*`SGRiHv>-m`?2x(
z{#MIxvG1$GSBAVQv(lHf+_YnhiJ{%Tt+u|G-R1ulZ4JpP-M!xC<Bt;`KA6{h2><_C
zf38*K$1g80uRZ$ghe6krp8adD+A?dhGFlv-6XE2$TE~j@iJUuIbEtOFnt)XG{;!cQ
z_I$2g@9(=>cC&u{+x6<pm(~3>xBv6^{`cDT_5o6>p3iQ6f9Ltv*Ke+h#g$%BTJ-jI
z`4q3EH*d!NZT$D3z3$QS`d`oQ{b#oSBUbsKc>d47Gjm%-blN=Rnw0XrQh2>BLt+bB
zS`&}0F<HHAIs@~a7psE1?{0_-5Lq_m?~VTd2l)S=5bt~u75e-B>cu)!z5XX0xBIei
z{;$^fKTBf-{#;GB{~g8mnw#JDN`DeV#cyW*8qgTgtZNUhuBvqT(b@lJc4LoJXR6#Z
zi!7$8fhSW>uU+1@r#2y>B>l%1$*(zyTc>vBw(gj9|8*Ca``nhMwx+ropN(@FJ{)>#
z|908yjeSCk*XPWNJHM=vM>b>Kl6mKO`hLr8`K5NwBZ{fXu}slZTvxxv`n7YskJRkU
z!Yi%&Zdn#?n00&c8K)d^rpY}Kt7k`L>^{5qb*Xio(en>qzx|r7Z(pkA_|CY^L2Qbu
z!UGPEBa)w6pF16YTu|Bj?AyKYGx=<<^~<dHx_MXk&6KfrKQQUZ8Mp8Ht5{E1wk&dG
zc>0L{D?7KRl+_EFIdh$l)O|Ws^!kq%%SNYj6O4<t^Gy2ieig^|0|HF%zpeG!{_s<O
z)aE%Q?ls5nn{W0vn3;0=^<8&kZoTDuiubFpcAJ|~67P38xUYb%Hth8I9S47(I=bLh
zkhQb(gF-IbqBGN%JP#C@e4g=ufP$0i3EwIF3Q3zMFQ|=(UYavwrLFVR?S(Bjf9>zO
zdfY6ztnMv;S>EpJXHW0Br+s<LtZMG!JfpO&>*X|eO^{r3ZRXZIfd#J@cfCF>eK)-A
zztWACTqkbcuV26W`tOxK!{=%*dwBE5hG)%s3`=fmRZXu7m)o*v^F8rwUV&RJ&XZEj
za)VZUFS>F3NsHg2j=2T0)4m54$Ui<9%P`?5|C;pr9rprfDy`sL9=G+BL~4SonDW%}
zi(3zEyz-ofA*L~9qM?c50|yhHjf;X)c?45}!v3-_SZ(BE?&Qfjv1X&@!JU((x$XbI
zoRIjpozGWh#-~?5w@9%`+p4@;p2m6e-JZiTaW}$D8O}BqS^f&I)E3|qU%!%HRl)gy
z?$K#RN1C<;Mf-*5RqM~s{>pN?_1welZxZG`;OVz1veMkSHsbvLyjw?Ra)ik!9?zT0
z=Hjn;xYpL|^m~4`|EgN2S6>kodJ&goeD~$VvpQVcLPaZd%)bA*ad&oBud!Xp<0Bs$
zSH|+(-FN?E_)*<N0k5rQ3C$+Cymy=?X!qZEBJ_C2+iy4Tl=N<SskgNz`(%Lg<r@Wg
zzdz2jcz61(5Cc~$lR{gfg#-`7f(V^$x84@5oRT&(=#+%l<SV6fH(tD0`}_O*+q=aX
z<bHli?zj7udT!@?_P1rLufNt@8+%TC`n0%;hevnw-;dRs`bcH2#QZsP=gLY-`dwag
z{q@pJuWReptt~vZYHHWDU3cGQtX*q5r(313f8U=^8<USS-REbj|NTw2onM~sFvCP%
z-rhCq*7fxHZi!mEF?;*7*FUyBwrVexy<RALzb?eqP{CT$DfZr~^V{caZr-hRH{|Fn
z$=P~e5(*z|Eqzsdkinukaeu(eO5fGfLSHH0SN+@cW&5;}qJ=WAEv$=O^(HXHWv;QU
zdMR=~|2${;mBxz+$M@OzoDV5;S(|1a9TmAQY_;*#ChZ%2*4xj2o9xrE?zq_QW$P8x
zQ<oi3Qe;$C*^`x%)yVL&G_f&o+r)Kyx7580yYqO;;kmB2DnD;I9C`1l=&^J2ZpL&k
zUUaxpv7M(Wuk7{*kF?Gcj4N`FoGcQ1-parr`J>75@Ez}xTb|0B#00;IF80{`e9fH;
zo=LvFn~jS6v>un*!PWxgw4833tTt&{(1FtAb6<ZyetSq)Ii%=jpX}6`H@)O9BsO@Z
z&fdE?{F23KE+4)VHv5YTw^{7j8?>kRK1cjCh63lc9URlGo0n>H$7UDzWHL<uxTyH5
za8&f^iJS+P{yXqAhC3<4BvZcA@Jr+OwTTQZ69gGAR6MvNbSsv%G`aTDLylQ47wdnY
z30cys|L6F6og<0c1dncBXuUuEOYG#-)VDQ;0&~`uUfQ~~QR!C5&7)thPMRaZ`E&02
z`(@3$cD<;6bL6SG_06_(Ol)EaCq8;LE<bkMf1cIe<hpIwUvFc3yLIbUUFXKEy(TtB
zi#%Hs1=<qL--@UH`?R#xTU=lH(Yw3Ve0NGN&y)VvmRRuTNatjA|8;BDh;$!)_;8_$
zr}f;vt%lACJu7uKyR6QB?J1LQ`$bpR?9^1Rtx-4kW{1yOroSJYw(@rW{Z?E3y)Dte
z%E-#fY+>lL-}~P0%$%iGIA^8K{PXv#POsg3J6-bdTC?+W?ZZ!qw-y+cRJ84^QI*kT
zI<Q(UbJpg@Q#Oj*u7rsR2ux7qkJ%*F$jqcT<(sdc?S}oeiNzmZes1n{JW_D{oT8c~
z!<uy^p=kmeqrUB#GkG=Js_7PAV<cFdtxxSeQ*~E_p<#i4gzF+*eYqdiY?4BO1wO&O
z4A*Yh=FgaVZPSIhHha9E*(gN)zb)RgEiz3#E!!;6=hSn%?>oPyuZZ{}l=@ou>CVFC
z5i1X+%$y&!oxx+u&DAoE@4b^XR6huu2ogATsZUXD$2*t!pO@2*ZwtRJZk=p=^`?2{
z)StGE%aTktymc(yWm9$A=k=ee`jxsdh0nk3`Y^X*vwqFZdp)OF-I*&MFMU|B<V@lP
z^X{`pV-E`_-n$=p``XO7>nvx_>U2JKcxL(dvGBf^uagv68eCM}!~AWEmISWYxm767
zY?H~>0M<T%<7PaSb5z#GT^F=HxbyKXH|KU4z0zxW*E-er?EP%Mr|4tE@$^VH^LsUq
zD>8W)g63K<F(wEEF4TC^Ao2L_4W%YCD~`%ViOJ542O`dT>OB2a^Zts9t@$dQdAW1m
zm+kr*cwAtP&CRLStMA{E(Oz0}o0<R5Pj`DQ$=|cj|2^CP|3`mr?*B{E<?^=OTKHVn
z>dUTtwG9jlE@rIB&rw(;|KlhV^Xl_+?d{Fm!WvB-V!8R47$q;%K9ZZ|dsy(URa5I@
z_26?i4>oVFx&QnB-FMR8W%vE><NyD!J>Rmxz<cx3si8m4om1V@r@QA`)ay@AyE)!G
zIN0nSSM&10!RUAUe)G=F+a02_By*Wj-OH|-_m6fsrk{K!JIU^qUCh)lUJlbp<{*a2
zH}bw8y72N_?(VCBR?^b)+Ecs!Z<eioZhh|~_x>N=P9N6WeVbwUEL48x`Tu91OD<Ba
zI?c@gC;5*!!;_M8zdWZVyE8NF;L$lgr^S2j)LP|gmg0ANKhImQu5WJkJ3eyXhV*rX
z1%Co;pL@1lJh0--u~qAPU#YxRpMG8^PvY1_&o}XXEXQ+vINEkLIdD%@YP-;5{dJdc
z^^T1TuelU$EG;~LV&2=^WpD1q+E(QpE}e0r^LGATUWO?b{q=3GXG%LMI45e{FS>qp
z*8}%`e_m9DXXeH#aySZWayvCB2MU~4TK|GKx8(ZLEmN7={7$ZZwoJ>FDeGwGgQY=v
zatymX(~CD;48GxI;P-pqZ0S?IPtv*f86TT@rRwmc+~afombY_MwzD*`8hl%|-1^Y{
zj|~hHGP^ccoG#7Quov2~?~d7X4u6A%YojuC*XQU+H%)SPo@&JqlNW1I_^<M)SuCd~
z(`M!7*=dTwnF=dsK2m5q<G5p*#{=*E4<<ix;1bk$9^*SdCO+Q!vbC1Qi<ZKxGv{0E
z$o{=TbrTC;kU6tUN$mG+w(VQ4?);#}l))qQcEwGfi_1)6+uv2$&Ocn%&L?w2d`p;e
z?at|kst)hsOS+)3YxdJ9)ptjl85NsUol~OkK6~_XdX={BJHw|Dye~3O7zuT;1lpas
z>C^a9IB?^M5VyPYzV^${-C_E)FM93OSI%FzY~}KJDAIRz`9X&1e_Ef<-(ML2_i6gI
zZ+9%VR`qJ8HL!Uc?J`R3No`_pD&?_YI3(I*oV_MgO}U8i{qF+{dnap$&)e;@GVGRC
ze26<Y!-Uf0)oT<O79DuHQhTkcLc%0=*76IUN6b&I{rEm^;sgOkL78^zbpf}ca&yng
z&(%BE;#aq4%Kp-0DyOu5KMFs8HtV&;ntkaa3?;ia7yQfl9dj^aw_MxrSFCM2ihuV#
z_TyeByFl3E8JD1iqhUeJyx8h15>onJ;R!v{XHEY&b4wWi%;y~EW-VU3Fy`*vuxD?V
z-0#_3CgK;i{q60IMkOY)D}LpOGJH{p-LYlf_68Zp;C=I+d%v9&9~BXCW6|nWPArZa
zZe~3Bw6pW!$ru5K15>rRy)>6z{qW(#x3`<E%irGGn;pLTs@<nU-1>X}Y<m9tsFS1g
zX$g5Aw&<dBmzSTn`Tq5}#q;)e79s1e^4%}ySD0s6{OnQd=c!p&3uTs;PE!jGzRhqT
z<MP`Q?W<W^qvp<=cW-<BfARf40`|)vy}01=O9|)X$I0gM76NSt!)g-u##z_@do=Cn
ztI|K~50vt~wp#btYTw@-E9L&(6Ac#T5!k<HOXVU{4$B`+%8OWE7H<|y&z%~1AZ?o6
zo(m5>v{wpm4BRm9fy&H+nUkBUw>i&UQykW5*QoUQr*|w<#ipluY{tS8-$TEzj;#E9
zDN4VXU5dj;@a*$q<>g_EUY5Not`0UmFTi$c&GDN{>xvEEWqMCC*w%2OQ-VRrfVqc}
znZcjK_u(X?`B6Iymdw2yGFSFvszSxRiFezgWL6m8eP^|lmBYTKXyv0*9?QQjun>Eu
zvN%pG{#{<ql1Tr~^D!+EuC}wkKl#?T^OKkT-~8pX7dCjPpL$_+I;Q8k!qaO)FHU56
zKWRAa;31;-_|&V8Tkf}B%{;FEM$f0_{hfJx4u}0ZdGy|c6VEPn@9lg1hA}<qhKudq
zpPk+3+3xJEf2CXMFWq!xhWq-Q664as3$|$jftD{KU3_2e^r*{Bv=vCQ4V-php~m|%
zt|spdw^qq56I^*lz<o_j=!a<E%)>WSO3hrKI-S?>*3V6tvej9Ac_+8a0UNbX9_6(^
zr>gG{n=?zRr-yZt^1sqz(~IAhrY+9qI{Z%W;D>`>uU-G`ZT(3{q=_LYS?u>-<Gs(8
z$*npSl@&EJb5G%qV+&W#wEy|pzpwRa-R{N4M|VWLH`)K`&*pNOJ$F|>-T$8XzI=Jr
zp{Y|IN2N0?n4%@}$?4SI>hJINe>|qU|NLI_I|k<F)0eJ%y=!gQ>znEGtDjC4ep|LY
zL@WGM=t~O*0hWUwK5Q^EllsDa^w66(XTH~bFK2FeY~gS7@yV}WQJb&MlbEkD-MhH>
zHsgy{W%q5z%BC&*8ud24{#kn5Z29^>M=rMS`?2&^!2^qmrInFh#-X<>FRyd{x1su>
zvHO-MLK6kQs;)L+V<>oeW!2e|HwJ706MeR_pJ?#;bam4ChIbEr#F}1~zq$WUKi{;)
zEqd<_pWDsB^<OH!J2fW-Yo1uS`<dGNd#pS&6U?rCHvYU<UO#7EjOD+Vi=$>YZ02Hi
z)L;;adwfA4#+#wxSkcL|Q`r;@4yN<HFIuf=H0|r7cRR0cuCMmlyQ7J(yk=YeeGP^+
zww3$-Z#?F+#yFmZ$0~d7*V}2uefK`^-ELC%v^c%NTS?!PAt9QXVS&rj2@MANH(vaE
z`0MTFi$$v|lPq&w=RQ}yf8$<IwV_n`y{Q&c3%-1{e!xFZ=f0(JO~LIGxyGxccTb(L
z`%+eN>7Nt(e}|~PS7>Apu{J1;FMYy2d;SiI59jCn-CW&cA9(L;pLE?PS#yVJaW~$?
z_uZVjgJ1mC$D@s_ci-%gdzB_-FvZ5B_GYRCQ`ai)SsV-2J}jvGeVgx|dDKqZz>V9s
zZomJ3e%ZRZSC`fM*R4r$zwURnN&mh<(eHwfrT2eddppT;=GNP%E;AG)eSP7*`uv)$
zXBXt}QL2CbZgyJscD8%lf(~>%IJcAkt&Cl5$=e^z$LF&(SZvkVxH<VY|M`8}X9rF(
z{dfF&eRiO$YQg0zb?4`{o>l*^m;0e!?0xO~>VKbv>t|+uy}keUZu?)0?KeGL|Hpd&
z@7)Xr9+T=n_P6X#op|}B`cALTjgOMHH)nn~uY3Qe{&%l@$&*Og_{{GbA5Lf*U7z%7
z;?@i9aqA|@`q+KDdemJ$_Fm4+^>*Ly<o}KTpPHE(S@B_h{oCuidf)x|)0h;f6LarO
z=(@`h_g_}5<<pKou-@+DPyRngzW+NY|L^;H+pk;Yf1i}+-gD{vzbox?k_x_D+4NK7
z?VQTLXSQU034c7H*OwtXYWV>UgV#4S7>~O@>`%}6xBuVC`D?$o1k22lmXC~yx|_4M
zo?G_z&f@2}?EG?-ACCs7pZoVUzW$r-`$}^Lo%L&KK3$%#_oO&;*51Ew^M9+`{o8i?
z{r@M2{_ohbQfu<RwEJz0i<Wsj_LlDV{gu7Dt*pA}Mfkqg;d&<ex@PCEe7gGakuO64
z?=rWKo4#%kyJB-vHcr92dEPnEmggV;)$B{(aQ~WW`~KSVUkV;JEOnf6bfK`EUCH^M
z*Dm`nyHoh#%CY-BtRD*!-^JhmGFkojIToYqe!rbtUv544;LE9a+r1U1cAZJv_Ud8d
z&cC~}gqzot7d~FP-0c6RK>h^`l1*k3*_&7x|K5MIH*-U3c<J+>@zoZW=f0m^9JVYd
z$cxEDQIc`n!33UTi(>hbPhDg+dU}l6Ir!L(w*?g|UUg-N^UdD0`qaBVzHry+xiV&f
zW@*c2^h|7-vcNKM*^)W&&t~7>{dng0d#mm5OxK?uB$VOcHskm250CZ~zq3n!Z~W%r
z{_AnvrJW}Zf4!RheLKHiNngaWvQ}|(yYmH?x5_rG?fQ91Mf$b;>t)ZMu^+7o4{;Vq
z-240g*45X&A}_1#*t5Lk@A2z$GAZ8Lnx%6Yf)~tayyKMj+sA$O;?yir`PRyc#s3$E
zJ&juCu~_9Z@3z0nr{!NixpGot;}gzFO`rc{s4Qnc>@QMxP+;kUGmCf3=x48=I=f`q
zF6+&oC$;EXPB5@Z?{b-NBT9$=K!NJ%ecJ@<AANby7$neeDEV6-|J~ngbN?=i;oI8H
zJNM=3TQl$9xmw4mU>m91)qcLrZ~fPQb*2x$wxlV^<!xEF?^|#Gz0aB67yjjjznOV!
zy-WGt__xzmg?=n=<@<b2?)CBdWou{87G#p-FfO&(@}c+HluORS%iO$6ic?gdmA$kz
z|F3=6eAgLE<A?r#PG_&@_SdiN@>{2tooZLJ{!6@I+xopPSMiHzZxm>H7PT+lvCzu?
z=f_UjEoLvyyt)4B!0SzS`;&I&b5_1&IdE-b>Ql`$Kd$hvEeQ#0=da^s&`6fNU}`^S
zZG7$Nf1UqJ)h_K?v{vC^mGE76arys0oDZH_V6U@$*`e3<Pq$v(8@y!chp89-9Q$8z
z`@xT6AN%cpoRD44?62V%G@(F;B{pQWqs|F|^`d$1Q5Ot&qo!ux|NlzK-!}Z|C6T=)
z7W@C5h`)bZE@e5})34^|OyjqSAE^ERuH<J$e(bm6_Gf#a`^}57`Jtb;gQwd6MgEsZ
zM%ruEAKjv2QMPkp!Nvt=HWuEQ^5xn5-8cD+|9@2af8p@+&T|%g9P^gUw*OJJ*V^hw
zTeh6tCaaku?*IP0dwuWe&$Xv|_kT^>eeJsSt)~jn|Bhw;&t4v+%J8FjYwY@6f0R$x
zOSUeI{dj(^_4O>X)+zRX4zG`li<>ng<Nb||!PRlgFWVNU-TQ2_^vXi#@csYX<E&r3
zWOdw-eEnSQZ~fV`=E(51$N&Fj{-`3NbJ4{>)u|$nZfsoa_1b*z$KzU4Uzo11^j&_t
z^2^2Ksa~!gkzz-$e0lT2EU(1swe;(?W!9%ZTlDe2x&Qz4{x7GqU%&SD_I3^261}$e
z_cz8DU#q&iyXyqz+0`EV{N>G?FU2c(j@t+yle#v;FnQnSJw@wkbJy;gwB*cB=ew=H
zuj@E8W=TEXy>-vk73;%ym4Cm+AExHN)cK5htET_clY2JguGCgZN^k3v>-~JyB2#n!
z^_MnImBFj@W$p(w$r)OyFe#?*PCR?l=J)F3xe`HXRffA+YK*$iKcD&Vp}W6s%;i~K
zAv2<?^KYG(G;a~!C!qV%n6pVmiIGugu|unKHcO|+iaB>r?x`>P=;C@s>7}A&?v2g_
zE~6aIsgcFUPaW=8Z~ptxWiL<p*HyPZ@4Ec@bLRI#<4ECGpP%o0IVbwj%|_!lr~1zB
z-&L|r%A{Q_);Q9)qS$duGgHyEqI+9Xv%LL1Ca4AR6lpy7oww<>`jO<nPy1{7x)#}7
zk9ps=q%+FMhf$p+vTsRxtjz8=+1@jQetG=a@i3-Yv{P@gw(IR?g@uvpthUeMJ-yXP
zq$pro>^9zo!W-H$GIc%8drZ~|9O*i;_~!!GMe9Oaw<vDUIkR!c?l`vcwezxHxD=<&
z{Jq7wOYG8_@L3I)GoSlJom;!^?K-(2r#WZ));;wM%vgG1ou5Frair1w)a8@26j};r
zF8h?T>taZqO30Fw^E*zz-a7r=994x6sl|EkJ}TeO*gE^{%`$b#dzH^+Bg5`g9rc!;
z+?%n8ae+#4Ug^v1_&vYBtPBqFQrdJ)&2!gMZPtDAKkOKu#{`O<c~dFn5Ggj-&%Eo<
zCY`LUx7?OnOYrc?+}NLg-|lftdF|hSzu!sovG04Itt!9c|G(LJy9&?0i=Fq}_RojI
z=QeH*tK9c(kIs2_J)vpSroZ3$d*0&XeSE+Ep3HDh&y5XvSb1+>E&KCt?~cd$#P2Tt
zx$*3SQ-?mT{QazR!a82&cufl?na{7x#gqK4&A9|!>wn+p+yCh7^)q*^b{a&8$5n5#
zJl(IOQ~Pz}!I$SY6nF_Wo|B1p{+qK`w9GqBFK{jE<-d-bj5eIhbyXKRGc8g7%muEt
z4Lk>|Dwg{8>2i1;zSE?kwQ1?+=g+S1`T6zBuGV$MXBes<U3{E<(aHY*vnK7ipIz6T
zFh8^Rk2Jr|x3;5q{uoVX+ZWF9@TbSL>h$+Ea@T4Ygj5bpdvMCAvSMF^yxh-Uf0n&Z
z@LX5&_vg7=%G|G~uCR=J$#mD+ztz<KmUW_c_M{lgdG#qDkJLWDc8;&ypY_)CtEbhT
z#}!Hn#+sI%z3YA7X3wq3FCR*;pE7+bzn9}Yo?D5BcWj!Tr*rhQqlDH(@0E{|1Xg%(
zM`o{D@?`4_&BA&5Tn&=On>Vk`U^}ouVw3kOsmoXQTF>g&(HG}_-fg|<@Z6sKJC%1`
zOjtc8#Jtfjz4R~r{ohZEyZP5ydpI6eToreNYkAFjz64#(EH2UYX3=wJ<ask>v)07F
zTYKIm&QyQ$){4?f%XQ{oj<v14_VlFc_lMvA?tUI~cHhU|{5w0dzpo5l?l;Hc<4OOz
zPup(i?f!nRdVk@M0@JQ3&-Xrln_qt_WNXx3ozsg10-sEE-I!jcCpYK!jpKH|e}$W=
zt)In_+de(!VsV|rF0Y)683)3o`tKC~s;?`otjtwt`SW@IkJHbdOpg|R8y#Q!SlsUa
z&i%h%9FHsf%r9$SSd_L+Qhe|8m^p_3O>(v$=KAyDVY^(-`RaE&KFwlYJy%pSMKveC
z#5(w_*JeSTbv*X}mmZJ%ed<NmYthZd+J0AA#beUen3$GvPFp*5ad!NU&sRR3a;RSG
zxL*9%+o-Lt=KQ`^Sz(p;f9Gxf`_=jl_y0HBOJqjK|DC;Gvulw?*Y<y3{QGOJ*~sSq
zT)4gF$M*l(uZ?6gS>z(yPb^P-^{Dlcc1?<9Wc|-`;pa`h#~POYJlJW;P@onW8z-Uj
zbK#ag<KP65nEpf_^-f<NQC?9lz3ffvHf}aE4xP&^@S-5&NMmPnWMTc%NjE3;uaStq
zTRnO5Z}qsMj9*!4ZxYg;{T6#S`~4Z~(_1}Cyuw$X-n;g$ck|M+D}TN`)VFGzrl8hP
zoc3UmV)BE_{(leTTE8lexBtB{Ps%^+!-bc>mj)ewq8!DoTHP0$ml2_$+sVS!el;ZJ
zXP{2mCzofHFOL{a`K){@;)tb}Lcj-AZ6@QLxsIG0MZF{?rlqu9>6RCY*f{f??@5oA
zcar`R%O*KCFz=GIt@)#<xbpl@1?Bt9jb7f}oew^Le^M#;<7k!qv<Shl<eK7_2Ya9L
zmd&}|(Rf9mG5ojoH2IfH?{1wMXR(@RaY2aH8Ge^6Ke1`kf(5;FzCL)A+&?!uW7{nz
zQPt&sb1ZEwUvqg!B^f>9{QIk_cz^g_y$^B{^XvrAxjvkCb3xeFzZ1`^X`kM)``3+?
z#;-LZwPq9<bQR~U2@YboAe7j^lhWuVa^Xl%kFBxC&MliBt-fh1?0Q>otyDL={EZvs
zFK(PUvO45ONOc;6!_Gw#vx3#_K6m=x|I>WY`Maoo<xSCx=U$iX4YdDp|J{~ps*YS*
zkM<NN9hK59dYn1Yl7;Emjz!bC9Jg&*`f$m7`)?b6^WXh8>4O7njELFR&)hd(e!6Jw
zuQTtJN7_?whQ&A4uJ@*TEPBO|n6zBk|922mY9epoi`=8EJ3AB_H2hAdtQ0pg(hu|c
zYF+sJ%dcDEeX7|XR~}us-bFQJ*Q4jF|JKZ4=e~Ps<0L1J1Bd3_eqp!mN$8(jE-ZbH
z0YMFxvF|Kjv#oYkJyEWss_7Z`<hxwFQ6ZzFspgu}StktDcP>1tXWSG}7^b5AF?PO9
z(dpOgd6vD(+7-xm>8ZQe{$KU=YXh$@6k)2lIy>H|^yig(bEmIeqhB@e`v+(Kjm6<{
zl}`^gPnWl;__-n@bC#^-rw_^f_OE74wn%%vL_}GCX`+P8u2-urp5O9qk%mgbmHN}&
zhxq@LRVP(e{(Rm3{^r)=<KFSVE_ta|z4VUTv}w<ypSw0++<5I<)m?)bj0VQWYp2ed
zIrH6j_PcTAi!Wzxk4hBq^Ybx@UK`l{`NhWM`G3!(&$t<t+>`0=6H|P4>-n`tGM{r7
zuH~Ewy2|}0-=;Y?=KpwQxXrM*zWvFOsq<DuTrxCYEp+G`gSH3biQM%KldoLZr2D0Z
zMfk92Tgk+k>z=G@xm$2=&9|FtN@gTiUS2Xy^mD}<pH+NkGo;d%t8zUSTl-jJ$311i
z+y8EEnjyF}xn#yIB^ist)QI0VYp0%mRd@EXSI(}svulm})^6Te`aHQdMfG>q_lhjv
zo(->KJP!KlZ#cS<H=K*Bc-8MKSsCk1{!UKa6Ygr8&KV=DP(8;Xv7);$X4cXs-7i-g
z6J|WUQ|Ne=^Zfc9tzBEz&%0OucgniTSu=x^dmlTTbU4{1wo`O@^-I~)M`K^7%OqcX
z5;`eVGJ`4Rc;UpLwGPfJZyuNyn=YLcx+|0+CN6bX;c`)HrL`p<irldl-|n=j1$K2V
zy=3X6(VBL1qi1tfaLAUew`H$=3t9a;>tV?Ye>X?%0EQWfGp}DtDx6`v$MDawUxzxk
zOg>QgK|6?hnQ3^M$?Fw%s}Fa%EUi%~cWnwdP@bfe-go!HjtcR$5@mrEn;YkyPpmlk
zvEcBU*tMz7uT+!EDuZ7?ayUQfrR?uBv-55Qax$nC{<>)Y`^3!0?u)!!Huru_aj^Qd
zXT!;V|8~x;H0pUQXMVNwvAULHc5-cURobsVJAcl+x%0qx_lJ`oTU_*V4}4Hr7x(1w
z!3z?~Q>9o1?(8g1pO@a8xM$a<sMVpTH;FjKl-*3NoS41z{m$nf`ecib&FJjx)H#29
z?KKU9&z~-BdS3aP|IPant8=$BR(<*P*Kz;)DP4=Y1Qy+Yzi^*iy5^myU5D=1Tz@<D
zq*cS#tM4Ah|F4#M7CoPB>a}nuOFz~~rIR_GHm@0S1OzYWt(~G2$aG*;bMl+!;ug8U
zf`#d?X6)P&%I0}dQDng^6^6riSSE{BKJ77GCz)<J!NH)BA*tn<N!KEKozGKmu&pwg
z?H9`4$9jQ<`|wV6#wmSYr|q7S`>=OQGTU*Nu#Sa=*FMeJt~n|5xO4JM!HP-xJX4C(
zxGgU1I;?1M^v?B7`8R}^oIF?#G#TIPImzL4@(s`QrEA+}e{9$j5dZ(S{Y5(i&IPmA
z{5xm=?^$PW+`$#DNluH`RcJZ5est#E<K$Fv#XKZXN7CB%OIx4QMuR6|F8dr@8Cu$f
znF>U67CU)sD&?yrI&<oLnIqqMNwF{_u!AN3S^u<(B-7=L$qA91rzC|ecE;S<5FE}b
z)wSGaj_jh82uBx-O$iJ!ma6TVmoJ1!YfTI>dekI6aYF0t&jq3XR(=0>`n&D?tZ)1O
zoSgsX*ZRLw%+_V^ew~`W|BG>c_3gXgWxh@MwKe|tgZF>Vy|+o7#J}(V{ri>w?LGW|
zU%mF{=F*qHN_HA%v~$~kOx~Pdd)g=4JuAGb@Oq|0sQQA+rO(-3SKI$>y<C2O?#=}h
z9p}c`-k)<daO$qPPZw#d+x6$vyIaQ=YOnjV_x|q-ZtssSO^nQD@K_lh9&Yzx_5Q40
zUZ#2rnXI?9x3}mQ&G>oM{>Q8Gy{}`HKToqcy<}35-Pbc)rhMA>TmHvi{#p(OPNUS9
zmHUd#cw%g1rmgciU6gnJ++=nCw=?c;-6XSpQS9!h%bDrALO-{*pV9yOhyV32=H{bu
ztM_ewQ?m9&yRV{pdC9aZ@&ErmQn#x<#~S`*-iztk$BqRHUyQDQw7l-)^ZJ*TB3ho4
zwAbw@O3j@rDgX2I{v9umN$2l)`SkF^2^{5j3y=Gn-~F<7a{as2^M7}Lt~a~j<WVA&
z=VtQ4`stkXor)XF{VW@IIW4i+{KPuHQq^wF9>>nagZlZGubS>(ws?QsD>Xj3ix(Ij
zLKm>DYhItHq-Q8>*sP=N{~~ebz4}c)vR2HO?}?k*#sqgOiDpHe)mi&w$9n%`8^l6B
zPgt6_N@?B7&50~c|DVqiX!<2K>%ajIxl1f3WmLb#$No*Wuf1%|s8hcG&&|d4w?6Eg
zJXu8Ir-IUf={k};6C4yS>UUNKcL|wv?f2wSNh@BtKz+kvrSDtr+gz;JoV?ui{?0E>
zENuNAjVukn{pt)fSC*WRU8B5NGU3Ugs>2gM9o-<dv$2qaIfF5NlS)e4nr3E)6<Y76
zi+EfyS^w?gsw7=?UxtHI5;%1YinQ`2Swc*Wg^hI%)LfiCS^t8*<`fy}RoQ;JivklH
z6FX<M|9#jO9{*cWvsCQ7eaZ3lEiV^@EzLRAt+IVu`C&2be?Jrbx-4V2U%g>+TII<#
z*jfN-m2dIJGRwBEYz;o{<J??y{gs%C2IrGSqA!<R&+1yeDmA@1S!|c?WRJPg555IO
zJ<};RzpZpnw&mf|tuK1-y_>%A%QW$GdUAjN+T1i~%{KXa*Zfah_Nxh--<`Yv<9Dy}
zb8XRBAx4dv4|g2337OQ`wDVw&W2?&Z8QibgPvuEZTz-Zx<ffXdYEO%yX5!jnp0zB3
zD@r;SG-SN6_>eM3a&5~w9tKwf2R#=*2@lQ%r))GC9IUq`U7p=|{=zjziMS5t#|>J=
z6K5HPxNJ#LWc_BPK6AH|MS_Wcm;v*JW1R7MuK5B9>@)6|ZPh7?ZpkXKboXeyvT*GQ
z(P>|wc|D9vY!Axv44xOj5*=||fMJHRgY2BTqx-A71Csuod3nC>+2eHaYm*Z1WSD(>
zbF=ut0ml26Gs7&h&z(Cj?ppZiil(Y+L)hxts|%gq-1+loX6MP3UQ4r1U6Ob_N1Er?
z>eZ_QRjoGs|D<!eOUb_YnUBozzjgKh8~>h7TOGDmEVc66o0}CDK9jC|-a9*Q&&lt#
zO1s|w`#mKnbJCP!8;W<Ay<Zig6&Nye_S~ypx_Y|n*RKD%Yj107YuM_U&nqR`-d7yA
ze)jCyyu!cc&u$uSJ1k|Kc82?qkIMhoy1)OgXP1ljnw%;v9d7bK`{7lV(w<1;lW}W*
z9diq^Dl=WE^mh7$*wafl=K6oz<TRl(_vMZ`6P*}rgToq+Of~g4S=!6JJ;|GO^O>Ts
z*4C}k+dN_;jmv^2vtJZiwf3slM4q{OjlQTyF0V9{-+p?I>z(Ou6m)~bUL6W}wd2HG
z-WRiafA(&!Gg`jK^JQV=w+B|sRtSfBv|M^^rRkX=;PECTP9cRSx|L_?i|Dj6#pJ8g
zF1ys073M8tPMxFOaO2jAPlpT3y>{9juG5~e#dXrNzdj-iJ*B>(tDjj-SS0LrI`Wn&
zs{`*!rj9c+h0VTK><E6<^~EXZ@1>4QM}$I+Y@@?kL+16Vy$+r4eSBxKdys<%BjZG?
z*%qrgFW>5Bsdg${H)XM6&a~zG1VrC@bA@eon%A#=IEL$!)BcoqAtn2L#2>}wbPMS?
zZr+tNN6~TfA?}bVj?Z0Aw+f~nSH2i9)!~JmMzNZb<wEB9S$7v*f8OAECDn4Z*0o)!
zT~%cZ8W$E%yX%(uJ?xA8zXQG2TC>$c0#$1+N7p}k9lvJIeEZE)RL&Jjuyl8OfA;>n
z=XSexw^8;B&*H>Y^(hIeOSfEG8ku<Nl4W?nz4za{Hi@{*d+xb1CXngGrkvc|vr*YS
zor^YvtzMpa>FqbaITnVt#(Q_{D0w<HeA==rUgyuBw@$A;uYG!xPVbaWI;Y*`YjYOe
z^_#Th`s;El>8V~@Z{|!p_M}p+CE|9({!h17U!ShE|4-lc@L692zo{*swf@gs^ZTEx
z=X;0!-nT<Qdx9i`Ve^SgCz3ffJ6{!6-TWnG=IxFN9t#^h7BRfMxW_oxDqGa$iKmtf
zN6*=SS_T{cce|>d9q8Y$GiT-VZ02<HyYqVL9(Y9`yZQ0FjAr;_$CxG!9@Yk#D*_A&
z+gXJ+pW#Xfs7zefeZZ|j(L}LSr(;jxnhFMoxLcb_f;f}s2F<n&VPB#eZn}*1)lOX&
z(N<Me=9oP}8&wk+mnJ`t@Z_?w{pEUL)twKG*G>6+`syz9EVHY4o&W#c^!oj;!?d_o
z9t}D^H>zjxs=j4=d#7%?{>6q>NvQ94LU!fG*B%O{Tee00I5Txu)B3WiIlM9xEz0+O
zxGm?Mbo{D=MSI?vUM*J^--y?{!=ic2)+lsI72PPmCf>TZ?&Z1;0sqS8Ni#QWOPQv0
z@%^+oS4-VJT^!7e3vQRcZ98Ke6|KAc+po{7pLI!=Cf#il3%?ro|6cvab<ZQu{=4&b
zd;Jgle-~#Or~A#ft9|f5bW+Bmn<Xy$KXmW^QR3O9#BXE2Z7F|-YH#uG?{6G0{l8={
zH`{*emtEohe-C^O$>cUJSY|Ha@tMCo&0XH&+l`ZrrQw{8OjlN1U#e4m*Ys`WQp3zy
z%QA0enDo!LxHoT3)jZXzhZ6ob^U|M4-jxbpdu`X@IDvpkM=l!&FF!wT@55c;Yv-RA
z6BFN}xoDQvpI&9xZAM$yfBR-`e%jB!VqSQ-+Sc-#q<`GyYvt@OuMI2De{#&q(A2i}
z(-URSp673D?YkD0?|**x|3`lNJr`g9egD2Terc2}U;9*r9}BPl`LJDd1H+z&SMwu&
z9X~kV?#slTv2n}OUoC7q;N#89UbbW2e1kpfmIk>@lKFh+QrqS^?=LuYy0xAYc~QIB
z+HmF?XJ3sjmZbK!BTlEd{H*Ne7SG$cW9_r&!TJ;41mtU-7k5<H)0Oip;>FJ2VrElB
zY*knJUfp`*MU;VgR#CtK@h$f@mwz$1IECMS-rHR|Z>-;mt*AE1618DuoiQnX?{D_{
zS8e4zUM81o&aVAk-LG4_<k>+(7DdAid@Nin(|eR$`vutycup7a=w_to9_<NWayYqx
z@9?27o8(TeQ_y<L70jf^&`{IF#?3I(F=?WNmX2qVzmsrF!t)ckljks<{mRg_VbY{&
z1wDr*F|0||Ua`)?aLRK9`7Qx|OD+#VDLZx5jZI=JwET2Sxi2-TGsT@hVbnUQ_T;g^
zw1q5Ea{9a{KJR$9G1cQ>rW(se{hcKuS~5BB_a&ZR@4b?dW$NAVJ3peE-T&2=FRr)S
zHnA<z*087hUrTsyS1<4O>Lw@Oy^Q?l=Gt4|pL_3dXzi=gxn(i(7RL*Mi?V{&ux{D-
zPA<CO+#wd57rPg}?>Tx;>gEKOw!}y0Wc6>_6eS!#X#2K#lW3)5z}hS8c5YIi+V^$6
z`7%C6fuK8|X4{wj`2Q!QFs=5BM)#dly7n&`{HF+;^v`)cSykis;&TnD(_BPVuX%?n
zTTDnPV`&g!-1Ac{;<1Xe2A2avR@b+^-@2at^Nju4I*H-Nt+NKlgHD`a|FH7@-zf>|
zGN-s@+0tY3WEct+^BE+3`chr{UC!`)kYo*Hh&X=CLRN#}-nH_5Ytuye{3gBkOrCRT
z3L}#N6OWf}xax_xFXvv)ko=$`dhBSVB-a#|#%U~Ri*Ef}x!V3mTi~6;cdNhuy^tOE
z|El$StI|&)fg<XDb0Q)mJuhFe6nDG0a<V$Vtkse!t3p>FoALSi`P`f}?2Z~sBVuBd
z6tx16oKcql;3)B}`tRZP_nwos+{{udw6QjiUKtiXE&P#1WOQuq_S;_B$v%q%uSebg
zf8cLwpn#y@*4v<khbK>-RN(2iuiJAsPdv5q%f!X!Zr1I8|GRGS%{lYtz54!pZP@G5
z_0@MH4pccx-cIb5G=9davi+N|x_@nH>f?L=HYDe|-1B>?`Eu&HC44UT&xxOT_G+>E
zyNBv|Hn;yy&&l~;?YZi$_58fwu2btjF>1UsG`eATg3FI_$-jQCrs?(^3ZLWHoC0K6
z6IL9{Q3+z`lX7W_>33u~`DA(#-xC$_1dc#PhGMRkpf@Z}QZjXvmnE}gYce=qU}=ak
znfY+`ahWw!cK2pAusR!AZgS2&-xwfhw7I5yS^T}cz1hc)%>I7$>*Sb8Qo;9rZ`EJF
z_V;(YvXTroftlC%f2zLv8_lsr@TkwnB`+CXT#jStOX6U*V6cp5a|rem(T+=RbKE^4
zQOl%5Wcsa*&pjl=k^&Q*yA%Z{#HOFNOn)6_apm7ZfoOA2mNr(0b#__0ogGJiJ!4K#
zx-xTShh*8RxiRH``R^5dmfpTcFh8;Q^N09*yUU)u`8BgN)$)^yrFw_T=JN~&6Oz6x
z`*G%!VS@`7L+NXVFHe_#PuDYNu!>4~^hl9iz>%wKOM<TKX2y-l29KTIIR^Y~YH*pf
zb3y=<+~(&J4)wP;--zScox9sAYO+Uxg0k89vkdlEZ-jn$R_V3t3(w))y2z-d(o-|0
zEXk_OWqTX_ZSSjG`$f#PCoR3B>;ByHzq9k(R^{yUSEiOvA72#Jwqb0@G?BUeZRv*-
z$|s(w9eGx?sz&5)&h5<Y>GQW&TFbqierA>cM+H;YL~A{+bgr<43%JcA47D8u-S{`Y
z5ZR~Cdm(Ri@77JbXT8n(^|j{J-~7M5wY$IBA3a<3O~$U~N2&d<HWT0Sb7$wp$IO~J
z=Z}8<FZKMLZ?`S~{dfJpXV&j`|IaQk@?W$5_7kOtS{no{(;_^1E;1io!p5T~(Bu}D
z;iA*g=_$~?=)~a_lWsRDcm&5ivH!3teDC+Y@2@>OYHB<yb!KUpcWBh-dFA_;Yj|n8
zI~nx5%u)Y;belz0^zGZ<V-5w+OZ>fXxy{LI^Dge69#j7N;&LC2sYb{4{5*dD&*cB7
zqYrtho;Oy#nvr`tIIU>6?6e7sbhyrco*C=-RO24AA*WhTPoCLr@#AkC7Eev*Nixu$
z$W*ZIoSMkGmk~@%4PmY?cZo6E8&w+a`TH$?-(T7H^?ChkG`i%g&Sv}D{oAp%OyGE5
zWzwSB@3G~*HD_&v`{vd?v9JB(+<o%YmvsSIQL);b8NL|?=R}mFRm1oSbY^~iVQsob
zB~YVPZF$Q^4V|85o+HZy)eNHC-TSs{iA|fmZ1LjT%x%&)Jq;ZMZm*g<aq5)Atz7K}
zK_Awy{BZZaPkK2^qtm7BzYp!)zW-D1_4l<;RaK>yd4HexXL9ms_vlil{AEkkuLrU)
zERJlQSg&mxwerW2cRUwc)oU(p$@-lB^o8sK?`j7VE!%jTt7UFg9gn+jD_1LdiU;>j
z;^EDGI=RC5|D*_^Ee#CXO)M%AOT`W}ebS3*a$gobNnwWN`ncWCd&A%S(o~#x;mWkb
zy;FbxpZ{)W{gqoUI~Y<Vmup^M&9c2R`i{ox#nq~e2Mi>SrCnn=@?zi4vo_KPyaK(L
z1X8X=9GSPo<C@x$H*empeC9vN&LyK+GRdQ;sJbpEv;Xg3XYcuyJ0wypH;cKP$t$Tm
zq!Cnbibp|3DB&f;fs3vCU2Y$LF<aEoIVR(bs<BygoY6j!ec!U?tz(V3p<Dj<cI||Z
zi?uri+yoey*%mnLxNx?hfze2lf#r;5u@95OREC5tceb8l(DO=Qu$so$!o+y-L{W7$
zi=-0A@x|>Xr;d4?KQvh)lE2AvyU)V<pV4t;FVxphz9&2{fBEH~kHq(v{Ad2&Y}ut1
zwOZ%&B$duZFD7vnN3-eO{r_au*Gad2Omdz+=lRL$J6M!%ZB9R*yZ!F9s#&)x&Xjj;
zY%@(eGozl1>$R0@V#StKoD32IUzQ|jCC?LI{BMnPX_EWlN(LW6h628vS25yh3GSbm
z^YikTu{tR1T9D9ltK;HDAqEda1xW^(uI}qgCvqt>3QT8czLMq?^TJ~@W5R)1E~h`&
z{1l0u>8)|9NJ5>*U4uj59D711qq^a%ij~|y@8q2O(bQ>pFmdx?{TVNu&S!2`=4eP@
z+`TiU&(`5%#vY|hf$BBUZrk>+{&wlF%T+Je*WOE~sV8qTdcEw?p&RM1-%kq^vMubd
zcyv+M?EU|vSL<fyR7WwyUzxg%-*ubz>f7J*?GJB%Cbags<%g8g@EDDY9P7naytu9Z
z<5ccGqZb;kK@)1HMOJRJl<)oGc9@CD_^{=>rGM`!+<Y}P|F7)c1gD;RRpwO^*5z;J
zWY=lWw>#g<E?@H@-0nkTHDCSTX|wZweZBv~zV6G{_5a1}|6RRb^St)^UDpedIZW$)
zw<*Q6=6duox~F)4ahDQnnA5a&p>TwN@I;30MJE<}nHvA>jyXIj$m;nelitTa%KyLJ
z@B2vQ^rm{Yzj5ck&naI2d!l^h<=OYHWSA@ox|(I`J88N0t;wc3Yi-lQxi+s%Y;3tb
zMf}LJ9S;ti6HN9#%%tr#^JZbQkITA)dm;~OPwh9+(Km7ZxyM9@VfE_l_dEW6J752h
zd#b{Xjn&`d|9t;ncbNCQ)wXc`cmMkR|G(ubPdU--m)85$Y5i(di6d(c9BMqUxNA!o
zr_|M7eVvi#zqc$2JbY4Fw{2d;{oM84N0<I~pQ?NDnZ>;AERHcYyXKZ8NR@_uKOwf2
z*?4!_YU_Qjom`tYn%T^q7JJ-3Pe5<e-mJTFnqOw_`QraQwdVD;#NVRx^Qv1agMOV=
z>ooh{b&-X|S%PhXSK-E1C4mPgH@x!Qx_bKM%ira09%-Js_-27G$Lq{VLa947XMSYe
zng9E*<jSaMFV)^Dceq*QOgH%nFg(3sIi*RbLnM=RN7u8?Yj+%(9QeM7<ce9plZ}6?
z_tiHp>zS@({u2AXcb$v6*B)bC`b6{Hx7NDT&pO@bznZpf$IMrrT&J%+=4NnyqBliK
zJnrGdN!GVASs5psVKY!*_~m5BDN$N@XWMtJat4LW%^Ve%yq)&!)p#=Ri)ezjsB@Lk
zoZKyZewQ!1?>yW6=*>*yxqj^(Q-Yj4l20xF{n1|4sl#jOrsC)4yq12td+zjiR{eGN
zj?FMk{<rgyr=c+0{kJhS^Ecmp^>(K%_kYjodFLj*3vyn<ZS&gg_~l)H-yGgzpTA1~
zLS^WJ)tm3fy^{LO^Kt3^->d<x^DM1jZ=Uf}FHW8z?%Ss6wI8|TE86Ur{V__BRye(k
zUDm)-`S*f{t%}>2pDH-3%t*W_bGBDFB4?ISLx=3ayxwQJCpe!f+`U};^}gvPm6g}B
zj!h}HF8gyP`o0uP;<VJMUPnLg+x|Dvuz3Cb+xzqHKMjuwd{QZ-u6+FYc^5Z%M;8W8
zbpxqyd6&c8qQsmH8#`p09T#)*FKc44OmFd;q3hVAQ_&)nb7N*l&WW2WXFf*-S(%#t
zeCc2N>C8;y=7SF|EOhoa%dS;3(K=iH?~C<(f3vupidB0T-~5;N{82SS(9~ajvtQkR
zo0H?%G%MW4e7(f+<-gB8sJ?fwnSKB5of4n#rmq3D4AaicFibvH^Z&r@Z9gV4N0+I)
zEOzx`x!09kHZk|%+qf5Z?DVHx^H?}#*UM$IUwy6Ge?Q-3cIK?Q?VrEy;i#$4t=${7
zcGo7KM=Ga{bC+)YHZwco{4I&xFKRh!eQuXMsGR%l<;~sY@5^6>Bp>UMG=4T;GMP6U
zY$J&Gn>kwbcEgF8!EDZA3F#-96f)9S`wnpV33_XrNHi!)u)7;5uuHhlel%Ud{lX>A
z)TKp-Y>zKpsxRW?nd~#|`JMNb``*v!-sJO0u~U5R$s3y&X>c)Q&WcF>q@=#+!1wuj
z8V^--el``J(=1QCX=tdYqx1Z%L^;!%8LG}kDiKX53t4j%<~*L{s%g<~!V<AiM#kCl
zTA%HQ8_%l1F5J`5W4Z=3B_?T{c4o$VWr=9N-1!fF${m<&!;ouVc2TNZui{9(;p{}q
z<jE>&X~{XNpIQaJM!k)$e)4zTg0R)CfhoNkuX!zH;asUQW9`=aW^aZ69{+sV{-F1t
zXSsiOpPhVf>9I=Xd?)>9=1E`+{}d-6M@jvH^M_`$3kR~f9Fb#?s_ZPAbVK>u!x}dZ
zhlQt=kMDajLwB-t>!~7vX_+arnH`K&CYu!KZ}LlxSecS3<tmzeCc(hun#RgaHrd<v
zZU4(PH$H-+xq-zpdFpddRYr^NYh!BT4|$vr=3}v7d=@CfZ;`|n+p+i20f7w<0xkG_
z*KrC2bDiqo3UFM)Fd?{sQBqwfO!M?T?w~i25MetI0UitlC7zz2`yMSaJSSWu5u231
z_3!(zif?BHdT#$o+*|QBZ^@K5F<YZjpP6_vn#?|XaKU`FljYXg=ehk~8+0*<xGH)?
zByZNy?b;JpzwDv@jG2|%BDaNkSG_p-t@L(0k4@^LvwQU)O;3b`&*nsE_-tOR@oD$F
zUCD)s|K9wORCJm4)bRm(oq+`3*08Nnd+)ywU!>tV`Cr0?ylrgF2fv&-lVFkZ+~)l4
z8#h*5Ta_B<v2ym=U0e5T+!(g{D&wRemBK>~kz!N5jz%5sxisafSE+@}kwPO=)5vMd
z?!P~O_N_wG)@?f843X2Wt}<<nOs>$n?mF}Fteef#-&XzfULW#m<?Ej{6LM{K<?K3{
zaps|AS)X^QVcga<h8Q8n4GpOoO$9m`#V-!=sO_>?QFw--v-{u?+ub|wwJ^FD+>raj
z#ba^2Nl*4`3J=4-Yl}qcoIF1DJmfUG_On5O!_B6vmzU*BOTifxjhvRR+UccVPd*em
z-t$xL@w?sc|1Gxv_1MHWZ{O2t@juP~t8vU*d|L7C@xKQT_3b?U`r(<Im(y8Y_J)1_
z+hd{YvtFZZ-n7I8Hv?ss_f{>|iAkK>eCx&WuW8j;Y1d~OKc98>WZwGn7Z(=(oV?sO
zZpp_92Tm=%w0Fm~7owH#e%1*ckFMTzmyhB6|9R_$eIl7|tm<u6_#w95CGJU}#E-`L
z>6NooQX}00L!=JJcr88TwPnw)ckO{&FIGIcaj|*2d_-K_js5lSFCB{9p%lQeWzNi5
z7Nx&bI71FOXw6*W8Mxtn=+rDuK|VGEHmAz44%yvly7tP`f4+YGI)3->cPBeLXXo#W
z<oNhjxCfjM4H+QI=8oBDpPOg<_oV-yTp9k~&5hUQ1$l8SoU-ZM)KohezFl|ME#JGz
z<k&Q?E(IR;!-@N^TbI9!S$+3Z(aSlLgO(lp_N&>X^LO(>jSIW4%?sLOvUKaTnVWT1
zhiP5AHTCLL9dGTxtx;<kQhKgNty{bH%kSEiUtD&pF7dgnaym#aXIj*=u1{Yttt`H8
zQ}*cH{-0lN*S*Xwt}f5lcS_$^{64-m`D3=a^FhU81=bnOSFDa7zIAlMXVd2lN17ON
zERvo_bxmn5I2R?>)FQ-lU`LCh%E667Po6vrXyNF+!<5jZD&feM!oqlBrmYhDG=<|j
z9XvB6XPq$0H~87|>%_IgI~SGA6YDeEx=wgn){$E`)E2rWTv#Qfa7y?0k&9-wXOhiW
zUOw3SXVdh%|GJL(ygli^d4JWbFN@`+)!a{h^$1AZsWWAB>0_-kF|ra*GxwMADLh|d
zJa5UY<yQ@&%dYWOl~om$Pb*v-_Vx%rcjHopkVRT^K3T3fvFo(g<fF5U1D4-<awaN0
zFkhQ(?fO|3%J#Do4}@ENsa0%CowwVk$u@hXQ0N{Hi%pp`pQkeJUq0peF5c<l`<{p1
z-aX4Y|3>A}wNAFK5=O7jJUaF8xL>_p@3bD@*#EmWX|(JQTUj0{vQl-r)%3QMWu6|Q
zdOs7@rZOuQPqopWF*k_o!m@@1UGhI%136AExN>94O)X!ig2+YB!Y?n<$n|S!xYeZY
zv+~rYfUCk@lT9_a7UXCzb=kn<ILm{JCwThPH`)H$u1EHL;|k_lnd2Eb&9G?gQUR5f
z+w#BND*O5?cCGaMPu@0_?-riF^Y>=NS^m?GxAY}aY$r`RHObs6b=oZ3-;1(T%&&O|
z?>ZnJ`L65EPtnk6b5hKBRDT9#YjKH(PA#-~Gds&yuu<~O4Jor}Hys696f_0C`b0*p
zkBoeEY}Kmk*B+Ne2W5tz|CY6H&g^v)1+@1b@lu>!7ihr{lwe^nXLjeTc`G`NoG)Fz
z{&x4z>G!|Yt=+R+=X&s`>GD5Um;ZZR|8~x2+rKN%*L+)N{r=AjcYCR}hsO4Yg%!?q
zGr3B&If{gJ20Yp8b+mhxZ<$^3$|X8Qi??11N}c29e|EyBRlSR>ef;Oy+|2W5OnBCN
zwUmu}QPkeNIkJ4olD5}%dMgzTkBPZ*rYU-4_jmMcjGSe5_*8*~$L5^#_iWYu=SD`x
z@BMZwn{991)-e0xUtjLLNiqFm7B-#jaNPRa7o!9^I+jcc3|Z+gp`(kb`Jn>GvY8zx
zRWpV7+0P%jd*lA!yZ8V8*<E)~%ymxc_B%zN|NnU5o}QMrui5qAvy<)r{;ap36z+98
zCT-~|)+p{c=`g9r2`N0%kGm|`R~QL$F49=@=Jv+yMK>Fox9W6E339Vc)8n4jv?e*t
zV6*1j=ic|PCup5oq$A7usm8IvQ<A|gcLB?hXCXZzAyR3lqb8~x*t9vJO`c`x#+90j
z4DQ(O{Jm;t_L7QSg_7luf}5Y@1RlG#p_Hd>ij$Wk)3s@RvW!kWZ?qXX94|?!vItI0
z-ga$Mu|m(h2f=ZRb&TF>tF{&|EfhPlSnO()2P@+S;Ymyfwzv7dtkFN!?ZhhkT7gwl
zb#sVD*QcH(AwkEZgJaHRX@(RhT~8_PU$A^%)g9~2MeokF7T^D(q3Br{^d>uaTCzpK
z(&Uw%S)7+tS|&MpF;2X7C)GKdN1Jmk$HRXny$i21$u|W&S>W_LYnO*;hsV+-JR#>A
zk|ngIx6VCm;+YZGwuHHePi>;!^f`)Cyk1HqcubhKG}k)&aE3FJ#F<%ZO0IEDy5}P3
z`)0N8-vdvsT=kD!G4=Sg_rJef{I}C@lZ{ECCbOhj&GczOT(3QsEcNIWa4FTla;cwt
z<x#J!rAsz!QQ8`KSh(q$N@HTu;nvkxr^E+(vwd_kiw%tKd)c8dgH?fHCCl?`lI{vG
zITbm1vgh=M*lB169h#h&ce7Bj!&_SP9Dk^1#K||A{@%XVGYvMR%vd7e#L-lw=g*_9
zs2b{gH{LhpvVO5N%c<4Bc8SH6y-uCJ|5d{k|BnUNcV+X-?96}o=4RY_b!Jb-r<*pM
z>#XZ$u@umJc);p|<eL~x1`F=s15>2l2z#a_zg3vH@BQyO1s2QWi}!T}X`SbOu4BAB
z^Hzr0VFQmxOEkDNmp-qIdTn#Qdhfhzvswh4R0?ej4H<=+>&{z>w<QX&7#kaJzgLyL
zG^lbGf5DmVzW0^Kr-2%)pZ$+D_uG6(m;YIB`?hjlx|g-#&A9tFHXO@1FYJ<_<mki|
zEv3l9k(#*b>#JkOj-8vkyX~)|z^}sxFIe5qFqxzxckJVtJ27|OHz)R}DxO-zBGaJ2
z!`j(;^z-z$_wV0*A-M2nmRhEhkBZCMu;c}sH(q>S9=&#3$fh&iiYsjA6d(JxXI{pO
z(j{l|_Vb2^hu{CVuRMP1=dM7(zWbH0KL7uD+Hp>M7nA3|YfTD|*Ayz<c;g`bVL?h#
zpKObev+CNy%STK%C<z1}V<?_+^G;#RMX%Eu`kp7(o-En5;YG#^v%T)xAC8`G%-(4l
zv_>q<W!L#7s&Dmu18<0)W}6XqD0m8^-qtwRr^hxfXW)^^eyp|d(zUNT=}s1DOj1m7
zdA5h&bYE_hRh|+ODk8aj%9+*ozV83@>*Vxzx2mQrdtvwOLA}Hpdl~+@@{<fds3;hm
zneZ&;=EJS(s~L~Kgslbel=Yp`5~k4LEuuP|?bsoPuTq8qD+9`#Srt3yF4qiP6tq;Q
zU18o#rR)pw<xvZ_bgWWJ?&5yYrQqwzsTA<eB;r}0jxlqa=>nB1!|>TkSzS#lw?Aw%
zbe{M=c&%6A@mEK-F-f?)`O4HB&R_Y>^mhEktLHARm;b+Ep`Y!eMJ@^_zVWGMMs)}q
zDM)q(7*C24ygoU?;BfXlMTL_AVlg)t7CG}>U}BMAXR}FS&#*Mw%go$&(vTzPdAjW8
z9DTE_442SH#}<Tt`~COMX`A_3id&k_x(3cTG+9+6Xpf+?QIsINif4ePPhdh}r*vq@
zS;p+Old~_Ko>IhWSml--Q}^MP?PmE8CE2TcJmvm>4FCVR_Ah(Ok&Bxv4_a(F{yw@(
z*5O0Ljwg4Dj71K8JQQVV`Y^N8B%PsjK0`!P$`7WMPv5oOG+eplh}ZnX6Q(S<;=pyS
zB`|%C<g^D8WeHo|<5bLfv=_~L+_8XTqC<JY&4LFLxtF>pB%Eb%a9;E-M#EF2&zjY^
zy|KsS>+dh!+xNZSYX0Ye@yar}>Ngvs^Y@yb{<KHOb}56%u|3c4zW?_@{@+34RomvB
zSpWCf@BP1){#L4A)#GZ~5ydOY?^k)S%T;UZoY`ylK2cq}di@7m{=<y(t8D)MdN_5n
zck|V}ec9n_O}D<j@mO1H&dMul?0+3+rFv;P*_oOaKK>fM|M%VZ@4kJ0K4Gb$zQq~$
ze!1U^?f)sK#|r##@?uJj%<}aScrJeZ*|V}x>EP4d-fPQNp9o5BTj*yqam~7t^>!C>
zT&i+)f8Lyb^S%3`IOnJf%Kd5XeK|Thd}~UD_C22K^fqCY&bsv#3xD6do&US_|J%9u
zm8}1Nn7V$?M_>EA9>xcmt_Mu@D_@51|HQxe<(%gypUeHZRKM%>`3o9r6_{QrE|n|~
zFV<{br76n6rsM3ngwK_8ZQwM6K5e<HCX&tPs#c2nZoj%}@fk-!FE@<^94nhuR9LHL
ztzu$TF8#owGC?Xt)i^n2j}C*91RICo!q)*2Au39Yr!^!FefWR=UbTB<(X{e^=Vxo(
z-?g*&-Mo1-=Ur6kb>mcI;qX*x&Yi@`l(YW2*@lFIsO7P5=GT_x>L06!ly=#&aU$yp
z1!>m_CX?JU7pa~9QsTFLcmBGV{2zZW8cXyzn(Z&ndH?>)^M1R#`Eyt83N3wq`TgI0
z=f79-C>D!}aR@X`71&@<|MEcp{=7GQpZ03`Fa7x>S$yA_tE)QA4;dt|xWv3X-XQ4S
z;qAatvSve52$P2bOH%6-(ZlLY3NJRTQoH(H!qITopXvh#l@bC}SzI;-$;{xha_w=L
zrNzG?V1e+46-=yO8NB#Hl(%f$-PV}&v^XVDwCa>uV}J<f6fXr14Glhnw-Xo5+*$ac
z_x7%LKk~L`P1>SA=hu;=#r~yYg8WO?DXJ=VUF}=*!FDQFg4H9YsC_{z7x8Rm%v4*(
zG9h5qDN~l2OxtoJ9&CB*IZxxdBb&45l1DCzEKmJp)CHC<5E0;EY3xeTQaqk&9AJ1j
zjV+nib)wL`Ed~NhW!QH0GAKL~I5y#z(y<%buXpiDF7nVyj{iBYhtZRFx!Bv6w|19a
zXXpJa&;7R2^#2)kxw*DGB^WLlo~oPw@me_7l2ge?1U(!WF610>InLIQ8sy-?IW=j^
z#x<YLPs-c!tfALzk^ZB{Q^SvhGOXZ!dR)n=V|GtqjK`%vQ&qmrj1X%2z20M`rbgLQ
zPr;?LR;sYfloqyS*%;F0y=~zXrWdmBwtc^MWAl4?ao^Sn{dQF^u6$0PqJL;BgK~;R
zn%ex#$4hR;IWAe2Eu|oHymOf}Lrbw><-XS`oeVQMbPithX_mC<czxE*XojN%vxCra
zM*%O*(%8!;XA6xAh1mD?8$O$3?91Gcw)o+$b?<-Q%n8%HnqyYHGiG7LjJY#6=X58m
znbP&x!ZYaj#@yovIi%aRRezr+owp<Lvhd$}*4a|m)Mn>wI=R0iZTHWayY2S|MMlQP
z{@oh?yEOQ^c=)vWwZC3QEuN>ga^=g%x3}~4_B^@!CVc;|sV0J4Arh@3!kSM{$9?=1
zw9&xay8hRfmlya;V!bWQbsk@fj&EiBT2^-b7H>=8;)@)A5)$k3_J+-#JyTPJE5G`-
zf2ypyS8!8dYHp~;%<|2->*t<MdoC^}U-v>$Gt@o(__dFP=F@LaooQfvENAhhrUxIs
z%nVld&vh&lXqn3Q|NFg<fycM3PS<YVUsUnjl$rayPw2UjTSA{C1Q<*`%Jw)fTU3`P
zD#8&UqCC%VmwT7ZvoiN%XKn`?ukc^jmTkvx$-ok$rC7|d@nBBgjwMT0*%%*Ytlh8p
zggrB2+WDPlm$Vr_mgP90bHm2#vcbc|U1f=PJ1x&=Jl$K%v3P}8h4}R!Q#+@GtlF|!
zJ0eqf?vbw>BnvnL^k!a3xN`AqQ?CJ6*zJ|_>Q@`Wo96hvQd`Ql`_=!-<nVevhDkeq
zuFd}=emjcacIJ7d!!Axuxea+r_Dvd%Cl>5mZ*|S-vV){FkF3KAl{OXDa|gW}g&r_*
zFsd9p%izesFwyOfPRO+dHz)LUK8iTH?~PWn&w>c26GyUhuY6GSY4AS4@k)D-ayOUQ
zi-<%XsURr^rw!LyW;nBWC?s(3aA%4oiA1)oTIUfcEXn56Zop!HfO-4>iMOk-9-AAv
za^HtLKmT71yyCt|TWoT}Z&4|xO~H*Z*><*j>+D#sJnvc?n}2Y}91j)-mwCOH(w4@4
zoP4e6`nRAdTnQ{34vQR?WhHM~wehrAV3UH#0oIfmQl)w4cI})~ckD_`ix<c3po<2)
zeCO|}GgcWbIWB7$5pKNdyt$v=){QG2m7V@dS_Zzmutj$5hF#C*&d5~=FbKKeW_5pY
zaB$bGptDn|3#&Yrh%XN>*vuQEe}BXCeqLK<hD4da*KGIiYMHJ*Pet<8j1@B*R4()_
zyzH_$_vMTmha3z|l2VOXxFpzk4v4C7u^ec->wDZ`>Lrd(Oe<fXP*4!ja5$YCxS>!h
zP>Qox$=jXBSw->L1jPd!Ke&DdWpX%iu4HOk(5$7;+IDc6fc6v(50xz{3=JHvlFsLj
z?F#uA)gxe3s*;?!v*cgUhl$p8Kd=4Wz9-{J<@LGc_daj`UZ9y@dGqwWpXbW|eL4T9
z=e0$k$Xu(^qKu3e@zTfb{%F6i{&&HW_xT^Us57FvbFW`Jw`{|ouIRS-pIsl{#Z6e`
zXsACe=JLsE(ZyGd{O4Hy?#-WPX&h>v6Kj0RG0Ak+#Mis#oL={Cokh;gzKx}8{y(pK
z_gv)OnZv*OJ0ARbaWQ%Rk0a_$2h>|6+9s-SKDXhMnwBeis@7&=^}2n1+=X9WT-<r{
z<;RWx7FfQQ$dqbtzB@B~f6?h5Hwx<aCq8}cxOrn-ZlR~)SzY~w?ecd2*B(#z$#pRQ
zJu@(7U6?@c{lA;@fBD=0o+tk$$>O<n`P+GO=c%>4xwrfIo14XN%XUvWU;kse{ilii
z^*{bUo?7=tyZ+PH&HPex(-ahf6IvX0pNpOT%r_+Rd01Z&OW~>@&bBs=Hjf1gp*?Zu
znA{ko82lMqPTks}C&+#xc<ZDEI*l%k=MOHs&>^bKk<8JmW$+|n>lCM1t2XsXu(brN
zQV5#h<-j1-G>t`?*;#s`OCl?qGh5i%R*m>e8(d}9ICa)6^kVt8Q&@iI&v28foA0Xf
zJ{m8dCNIF{$uL_ZIyf@+R*0dM)W<DzO`5LcAF-I45H$7j(!&8d0!|U?QP!NzBCMJ$
zOqvW$4T%Rh9=*?w->I1S^2sMP+0|><rn%*$-RSW=!IF8UC+xbji072+A?>On3lv<t
z?c5kXojT~u$m&~aE!kG6oEK6fQv5_})dFod5vJ0Op23{8J6FeVdpeyXjX}Wu>|*!2
zsqEcO4#!xgc(5!8OprSDGjmoGONa0WCs)l)yh=+}aUbPb5~v`3nl&a-HnHc>A-8tM
z10I%a86r`<Tf>5H+VClhsyRq*(s?o?p`pz%C{#aih33Th4S5T5#H52(MJ(NSX+siQ
zkkBEPMIt;)&d98@kWvW9J;<DyJ>m2MiG`)|ri{u9yMA8!Rx5w`j19w<>wEYAyt=-8
z>t2r)42hf<YE$!$I2N+9In7XTa1i2T&~#%EI1+QYb6G>8ieLf5Qifv9|AmDDEE+|r
zdMfK)B(cQB6#qQeS9r+T?en@mUaOlvQfn*LckW-jVXeX$lc1i<^_#A@v50xAGUo6I
z1+1CUCipz)dWXoV@Ghp7iF-bp=gIHLlVDgfCH~i?>wU7;Gq28VOp;%(-m|IgdWu=L
z<CToH5oHf{MfzTzrad*s?EKCn4U;vd#Z2AI+Wcyxe3!=6jms?f|8~54^X0DrPmLbS
z;*iT<d!r<sIxM<u&fmA&SeskAHEOM>x2xBR%vavtr(-y-ml{hhzxyrc_N>`+wWoP)
z%{sg3jFY0g+s5m8*|XAae*1On)->H{D=X{x@3*f1>vle;_CGJDiqrgN%4FYvt~S3<
zZ07dY&6SkbmpHm^$s4hvy?^g=`|AY6b2lB>vgYqn=EaAV84P@mg-5TJa9$Yk;<fY!
zo$UYjY#CNuc(>xm>bTqC^R|eby8Nhd;a}<Qbk)EFN#Ror3>O>9zn!^qIGF#LYn{M%
zsadKiUOId4znQ#}f#m_iwMh36JFz(@o_}WF7H__>UdG|*YF($ojkn(%dADxiyY>3(
z%;PdrBiCKbn`2w~XI6IJntw+RO5gt<v?$Q0@Ntam5~Zmg2`0PN*B{><&$NK=@3Z^5
z{#RRDa`oj+?_V>#Wh)l@#ZimZtMFp++k&rOK7F}ApU3GP=L@Nm{ypNx+kGOMRRz_u
z+tZXZ&8IEMRpq=J@p11av9%)X1{0YWqF0y*d3Q?G-@a;lou`~fv_*XRT7y;F1dkoL
z(pUHN#i@le4?a9JkN*xAhl{pN#rKIXZa;T$Y@YD(b$j{#()u9&6-#C79`Mw>meDXR
zy50BgwR>Trpu@+jd20e)I6a=mM%exN$X@-Yg!93}{S}|)?*AUe@S*>IAb;dUHr20;
z7w_2?J~%$rU_+{grlW`I)TrIRZ>-cmA3OE!saH!MsTWs@CoT<9m=w%#q37t6FGsz*
z>-8Pp&6d!cx-I)!_3Nt(a)J)rko)mx<;~yInVuY<@H*(%f!U|Oy*51DF@do`(RRgF
zzIo9<9^EX?RCAxB`?q;%f6(<nr@Sc<ZY5`9{+>ShG<{mQ<K_?F_Wj-acmIL|j4c!P
z&ABVMeDl{+H&-6`rF2R`boFHSy6+ChV|#XTewUm3uj1s-t#6%^y|x8!WJ)^bJ!=A6
z-#qmdTV)=nv9MOVpSs7u;8>;Un<i1faQp1P61mA$pE_rRJ3Gu_b~_;I(Zb=N<>=q2
zt-v7>Sl89kG-utLL)D+wty`quX7hD&)fsW0+yj@4W;o~`(YbeP`F^RF$(F*`7U@^^
zE?;FAB&2cM_009e+%p$1zx>56_UDMH!c@I$@$;BGB0MK~C;r(op*88_I-%&?uzf+j
zV)C>8Y`*^fM=8UPKNrulwuWjSJ(slM^49q6-_5sA`K`O`deqtO*X8r$cSn4GHC=Dp
zjJBM~`%0dlRb9P$YC)5rn~Fzs>#L)!PfvdRy5go!{I>Fv@6+x&#YC^Z#?w8;yKM8{
z@_xCxg+|iHCnkJ6aN$6o?c?h`{XLSeB&I()bSUIOwZERsyxi3XmPzug)VC@TnVTJN
zn{v12?CBWg&p*yIpO5p2;?tfX!H~nOza^#GvdB2)|F$#d`Z!xI%zX8RIbHi$!`I{I
z|K04}y>9as`DMS)oH_I7t!=zuP}Zz(H_zX>di{F&i<Ro{f4zCm@ZfR%uTFVIQElIn
zV?{h0+>}+q{$7*0oUOlq-~VT`-@N{Iz2(@`T^&)Au3S@yTi*EU?KbYJpt4`@{w^zf
zbSSDkE;^<)X4wqwY1db8{kls0nCV8blCPFcORRpT%j};0XScJ#HHp*DHaQh6osv0=
z<MEnx$0KhPUOi`h|L;Bvw*9<4m!#M2{(1i2ljN&McQXI3n*Ln>&8@IKpLGx4J<4$<
zbFxAx`?HfmOp6s#b{bkZtSI0$`|)Gp&jZ;J2I~y_On5KYKQ8>o_x)b=`$K<ZrWc*Q
zaijVB{r_iwzpwvoeQ#&n`ubn`c3&I6?~T7)|0QIN{@=s#^^3o`oPU?2>gu7{sK}-I
zz4F{aOUARR?{E2}ZwoNcx%MG@>endkptWY}O@odvTb#VCt?-JFrF!<wnQm7<PrEfw
z%-ohy?CqDIUw`K?JgA$tyfd;a=kTgyo7K;^_WAk>&))p++S-{+hu39Gw}}?yZ+xkH
zHC1^6(*l(cHTS|rO=(GqCYR3dDwb%dn0vVQNcFmVasCcUswzK%WM^4@48Nv+zxr=G
zLqgSCY4_)H97z{uXjv6}ei0wo<am#}!9Y`a3S)|v>i*Ja`!$<(-O-J<es8dLw#W*L
zijE|uz+?Tlv)`VadTr*c?J`Ry1T2|&`ewxam)9A>ix%-LQfmBi>&A%(XK%any_ltX
zl#4;(&SD4Ei^88@^T)4>Kb4hL{r|o6nLRuHl&}5J$&$#^uyGN`hNh;OyR$w_-}xX|
zd;VIp^nyjaWp5?5-Wkj&-T2A3+sD1(T9o@aoj*rIncp)vY*znw;z9RRt@O^4Q^L)Q
z?U#NnVa#QA^4#j}`E+9Y`MK38l55}Y$g0Wtuz&fS^256VoIF|_vag@H`g3XIr;A%d
zOJ5(^_V1Cj#_dzg{TV?MkMQmj)3qyo)wE^vj*QZ>sq6Hoe~&72Tf`CKQn8@vY4K!s
z>Cc;;o1@vc-|yPEyX4W&t1kprSRIoH7GN=PFD>7DQP%dt$vFwnE}gvEA3FWVIo+z4
zucixCdEfu_>d>3VukX!Vu}^B=uiV`K#~l|6%U7#h{?Zxbyl&t3`n{5`b3VO$F80py
zoncPKlEaIV_x~{3{N`8p*O~S;N7f&;S-vpVcIo`v_n(WgPZ3Hy^jCu6kk{*nyZcuO
zYcF%QJlg9bRsH+khjq+X61>^Z&;Q+i`Nz>K+KgTr0SrtHR~JqEJ9lsX?sG4-HI^DE
zn`g}u_;j)V-``t1z04NJ|Grkc{chRR{rC2L`KRCQaYZzMw|Fj-gWsx)^Y^bT`8uIv
zlKTJ4@t+&mE%%yCxc#}<eEHdguU9U8`MZ27OZ4&O|9(t7G=JaCm*?bcf5aTM@4mZA
z{W|;lyMZCDPG6Su*<Q_Bt7@WTw*Td>aB;8Hc}Lpk)y_)TbuB8rO>aini<c7jwkc26
z_d9!L-rPA~7SDL4r#CsLlr?$M>8DlIzuVf|yN)grIQ0GR&!4SdzivHw@}zYB9!7>|
zY0p2m?s<G8^VIFPWg;zkdfAcJ?%%5|mpN{0yH{9PxaGmVfB$Oi;@4lle*N0BXV1>f
zwZEUUZP~JAQoYYM-b=3j{_gKY=8J0o&2q9LK)rD_{k|zh?=IaraKT~LkwB5$Cq)Tf
zv(}~^3f8MQ6<oFSn9H$^X=ycwFSNJ2uiKj`e@&9%gvwQ3F&D*zR>tC!k2UTIY{>e2
zbveK7<7c0K=F~kez1`ci`S+`}+NZrwPd)W>v+>rdP_DwSrqxBZtZN>(7I#k;SMPor
zB*4<}piMeY=Dsx-!}I>QRq}RAU;Z$Be(2oX@L2m@n<wb6`P{ZlxjB=&yIA;~M@{C{
z_}u62)&h<T^ky$P)Udp6(G({RPCb?IypwPC*QwmT%gW&X&iZE5is-&)yWGCJY!?Xf
zVr96wXXEeQ-D}_36!S71U=w!Ai{U%uQN*C9`IphvJgAfN)~`zo*P8cA#zqDhl;-TK
zDx0Yvvb*fd6ZcaR%1(kx5&|b$lAGV!8hm)M{aj#=%5-6Ud3FZf{F5`xX9Z5;(3^7W
zh4%U<m(SZzi`?mGz9O=u%FXLr#PfOOd!M|Bw_VSkS-dG|=Gv!UQ}_My+1jRYLOQ;5
z_95$z$4kDNM6FtFaLg(>b^6!uC8a58$_px=?c#G<Fy+&swn_7j&RG+A%cyB;*|SGq
zQk2)Mt>oS-mJ-Vxq_<e*!(NrZef%?Rq+UzE(8)U(^!eIeH{(-J&-j?1yA@k|v{AD*
z>-@WOjfc!u?abUd_e$*{j*XJ0$|3JcYh6|?$kYfw(Y(x&>Fd+9q_gFvUnU>Cc&O_4
zqb@Gxr7t_0%b&g3ySw~uW!Y2tsLt=NRv(M%)S3P4u>1UgYbjIQM53LSDjv~Z=_I1<
zZobHbso~|TJ6XRyrk$HLW#_xAb7!90G_(71X*@%?#?=2m_UvF<q#)EFn9vf$Dd8BV
zKG#xKWX-RsORqhev|UTI#4>Psu!h95DiL*?XOr@u2$fja{*}yKH&?`Ws<Ga7zr`~$
zS*)!RSezWSLXTYjxs|*0zeZ5H>6s$Sn{UemHhz8ZCS-4A($3Pbm2Zkqvp*MKbg=I4
z+U-;F<!ZO*_P%Th>M<@$lgX9V?+^cbYX12;-JU1k-r9zLk2|X>cOXn_r(bD6R{8T6
zA<t(%K7D>)LDJdM&CRWf*JpaL2eHgi*w?eG>!@*|%IV~173W`<^}Kt1qJ-H&D0R<{
z(#P9o2Tk1e^=L(E?xvLn4VjZJ`du-<W<Trx#`Wd)40EEbPrcamVESG8Y)+NVS6Z3L
zsav*gDRsZDr#W@{k<49>c15(jl)v+P<Neyx^?wy7KA$}QkBXy*;+MYd|3l*A<r)4w
z(*O4;-R^tk^+LP<t@?kq-~ahG=Ue=(u6Nc6Eer=X@XT{5l!)89`NKWyc*UbPSDu`}
zG==-r%VPqocdR?3)b*-PU}5Lm<kO)=Sw*!)MaRzMeY}->c7vf~(29!}Hy%BDGHGFp
zf!L$pLN;bU`5gpWf>ze($+rfszM8W&YHQWqvnfTce^<rs?w6_icduH0M@iwv&8vTZ
zxBs<!`~9-t+vR@U7LT*Ay^*~Cr~10r@2@xg+8ML|@{C+-wGB*aRzbX>*7C&-8z<hG
z_VIQ4vv)f!PX0ZhzRWlN4F8Xf{r^`^I%Rg2zwU)|-{U<$ee-v{4xVrK<;>-&UQfO2
z|6YGzd46~Omh2}@_e-DT-&q?rxw(x|TZB9H)s73<A3SniACRv+x!ZTIJj0SlK_6$u
zuWVnPeqDWjW#YlJ6K`+3YY=otP1I~guYj||?ZVGKPtTP6{ju`rve`?w^QYvl&579F
zx^jQvuAg65UR@Qoc4^+Uocr_kCO<#TUNn~{S+P=U($Z^3H@_C|3wzw!dZcW{b&&}j
z>n4>Q?%26MJ^r4K%bfM@Ppd+Be=>_Rt1!-zsaP|~!>01#%Gd09FSWnP&i=hAwL#qJ
z(8F8v@=jkmWH5KFpIOr^ft_<M$Ct5hPMhb=vcMprSBfDZ+ho;0Rktl`OpkDAN2%&r
z3B_^l6cG|()Z733TCMx}tfd-)8tF6V%Es<W<2*V275BXRVTHzzQ;PDu481IVNT}MF
z&G0k~<qBezV4SEC>ZR2p$i|>Ic|v>O5}mob+|DJ4G0cga|5RwH5D$}f@9|%s_5BxT
zq(0O*>Y%wR@xI^U|7oqi7#z%Ibue7~HNo%m8tcg?*Zj=h_DtxEL2^?vD}zLi?d;d5
zrx=CpVcOS!%Q0BQ;%LXMbwPqFRGt;iaG2xdFSf1MC&g&DfhJRf$12Wziz8F~c5dHa
zomi>aCCm`OaeJGlg@4dWm4u#4AumN1I5*~Lv>sOYWV`hBip7gHrZ_T8a_cSLw@a^a
zbys~{xjg^#;?K{+^~=`=axJ;_qu#;9$IvfG(k!V)b!*r0CZju+aWCr6`q_uGF<j&l
z(ht*2mpuI9M9J6Z(VI=30*(jNeV_O5Q(vBLvdUS3KR;amHgEWtA{gLc)nFW0vQFCg
zv?Rj=$0o_dY3mHD9&F3)KXbLIY|a)X28NalEy1H6D|(GRmMYm_jgbxPG3^o*XfvJs
zw(5JYk*H4g+4{#%-2QH7NnZ8jXLaA3itDA{>!0q+%G<ko_3~|TcMUi0&H2i3=y;#}
z+H0#k4o}N`cXPA){khKre;s-mTqv`A&h$-l{q)SO%=YE~&pRa$ZeVFVd5PSjDH$eR
zi}vliw|d>Jt=ZT0u9q@8Xo|8tTo=1LOl#^X@%=aMn<vb2%lDUG+7c+_)_F|Bsl({l
zWfP7=@7}GG&fAgr{oUPN>zErvlpgQ8y*>By;Sa07-w|eWba%JxdDJdfm2rJtto@3d
zJ8J(OZ(P}61{y7hld=Dx|1(&5@#4vor_ZU|{Zb{OZCc*7-ffqrdKH{n^2TXWW5}k|
z-=Wtoa6~^iz4L3N^L4h}>`W*B`fOQr&FA(3j-#GJ3nBuJs;2L~mSS)_s_vixPkHpV
zIoca}vZL;)z7P7nXZwyF9vq&h3tk`4b?Qog-Y;YIY09$KN1YV6EWUJ(@1%m)WaF*H
zv--rIJ>PfJ@b{00Tf5Vry%i11o$8$U^{rg}yP4j<|NLxoyHR0o6j}Jap*_IOqpdT<
ztDHAcGxqYzgKyTj8Ge{?y6wZ>Z=XK4Hp!=Rcp2DzIy5QTKvltaxy#C1Po&oU%!)R@
zD5(^|9B@A~dq?0AMg|5Ig`S3{OY1~xBh)R7ZfM7Co&3TiD%0-wP4%~vPwPx9ZJKrY
zYmUDgn`fN5r*;sFa<I43yxXP$FSZ<B`t8WMb8o)A%c`+ioF2J5`_A`gK3YPGtt>qu
z21S1!9J;abaE!;@q?4<+<yZbL&HDb~!m96A_NrH3-cp-%Z_E4%!6*CV)OI;eitbEy
z`E+LEt@-E8uenU!{r1N%!>OmOA`cfo^Kduw3zw2vnDX`W<*DvdIyXnYkpDSb=iT0A
z5-TVFUtDK2ujtyRz2`IU-es}fQSs@gSE*%J@a*i{ce8hWULWGsc`99NGXI*bldXdP
zo__Fc;XJE-J7q<;{9ifS_Q3hGdi8mm%uY_xn$_iLYWPbiRQ|2Q)<w1tEQForMrPLi
zX`Py3sAjHWz5V;YJvZ$Q_%=iZMxEegULPjMyyNqwJCl>woybyIEhstv_C-eb^JlZm
zo*d0^^GVA+5#Te$#52f*mtn;M=gs#d*D3ZkF?#zg+_U%l+REQY&iwj&*5D}zBU4vH
zQU^<h#2*pGC7*U>Z9k}X?cTrbJ4{49C61r}EvP0_(j_uKhxJs-g5@jDL>!c8Fj>6h
zO-X)|L-SSrIMWTAcYn~5;|XYFbo9IKeZsutN@iHhtW6uZt|k}0_AJoM@LFS&TK@I>
z)3&@uX}KL=-fmv)Z{DQCel>nk{+(a9E<R!j*Z$<>1zQV{w)W%K!`%K?uZ8ghpML7L
zeVSW$*ue!H8k;)(47V(DGmV)SH~X+eZ+Q>T6R+D=+qNx!`nlxq$CbspGj83QD|zOt
zd*<gmw^n{$-9JBW((BN|#~n9s&P;DPb9MQ-wdc=-+Y575Jiq2&TAH>_-l@kf#=qY@
z+Uc;tth+y7y|wQxJa!?5!QkeW-hFN@k2W$fy!o8H`{ir*bvLj7w~Cc#Ygn~?gV_EF
zx<+XaPif7WBwpunV`5O<)79})gI>-0_V4@N`s9M==jN`jIjSvJ_e79k$NTsH|H<ap
z|K6`PB~fg7fFoCAU)Nq%Z}IK>idrUJ-uW)#)eM%PD<PW{LKjU5=seUAP{*UZeqVX?
z%U!m2+v6ktuf6|su87x}vl=bWo<INH{`vn`bGwrJ&EIXmyk$39Q~g*+x>U<-Raef7
z$M^qA?W=z>Kj+uGyY(mf?4MZtPkG(_@84hdfB!GP-Y%=obLi(!%UE-cgWDcIS@P!P
z%g9x+1)s|H&SFcPp<SZ7a+Uck5f3T%b*|fZQ$J5zzA;2Vb5-2B{+8)M_a;TSA35^0
zPDiKbaai`(Bd7D;t@>T8oh@Fnwp}W6;U4*tz~lY$_5Xf8XH=Me{{I#Ky}8LB?!K=*
zznGo>*o3-Y>-_(pkh*5;UsIZ}e5+32p~eK!WfvAU-}5qd{B`g4{gSs2aueVD%uL>9
zceCr3MCYEFZ%el8R>yUS>CgQbzpGdMkV3@j_Ch76@N(JY4+l<stzEmcb!vQUT+j1c
z%jRE;-}pGnHMn`B@l?zBFE4A(P5AW6u6oh;>+GNZn(;~>{8V*igXC*%zmjK8w=KTx
zvDg-sxpeE2<!9dA`1vXO7oWkQS%Jzzfwp@hzN*ibX`Lv<vNB>8+o><FjHdF(SA0-S
zRzB;(aOf`UOfHrc&PQ#sSWN%FnAGoVnBJl<a{JO%1GNL9Nn3;`$~B~9rdAnM_%MoG
zk#%N1Y@4@#X<&dU=V!tD8`|SvrgPq(e5{!v$2sq9eP;T$6OWbC#s2>aN;aMLK)_X5
z<EPP70nbMYE4vE?&RjY@Me$Ihf`SJp1J9`iQclwj_N<9}@!IS2wF>{d)d4wWe<$g=
zZsy#ZdL{R?7xS`Z@5@c67&fS%GF*A@e^#Tf(m6TXFHf9mj+9;uEzGcVdEL5BWU21G
zoo$7BzN^=={eMsudLpEk=SEwxcxZv{Yi*V1>3%+!zuuQW`M2xZ-Q%<CeqVaB=KGTS
z6K?Bl>Fs%S(YoQq$6GOrKOIo2*6~e{;GgR5RuXu2wqW-wkI*Rr>r}bRv?p@RoFVk#
zme-N4BgP8f3l;<~YVzJ|?dJCKfFHxn8C4lYRaL7tSy&yLbaYAcsRv&=KV;52EX9z}
zDkZW$J5W2~o0hJ;qK_e4#QSY?Ch`dgJ%7`-nz^C$v|ss};Mwcr_PqabtGM{URVlVv
zrgQ$u<h4xmG+nwPyX4KQvpH|wS~OaWYAboTYOf22-2W;p5X99I<ix0Ofg_>Gc>mXA
zP3I{OPVScb%y&*AhO4>4Ht*l6dv*cFQkpq$Gc=~AtaY8N#Ok%G_i$oM7SH9LP(~Gr
zxvVMAdaUanmq{+aV#fFX=XNHBGS{iW5@&5HPu{%b7_-{Oa6{Ny_r6IzOQnu=T$`~X
zdy)m4;*&-3x0il8;1Rn;V_F&8x_h=8YLmGAlY_GvJ9K8AnbbY!DraiYig)umZL7b>
zmcQM~u`p_{UFF9l3AR~zIk$JMUA;NjtMbzmZprJp=F+u)nPcb5?m8wmefp}aQU@i3
zn>hD<+x7Ze{9b<Hs?4k`(8PFD@|4)xuXetdbB-6rmgkl2+r52xfQFBsU*6qaU){T1
zXaBjqVP#_Orju&3_gK6wlV<RZ-Sx!cTUP4TD?HxjQ-jXB2`fKvGB|e0WU7~&r_gat
zCj}P!@^^1`7N_$b-tjs1y;f@Xu0$<W!3DjXPu%*|-ELHEj*E`xKO`WW^HOcGj@P1}
zKYv#3eP|(hdz<FsAg&ex)sV|u)~#C?wN}i1;)FY&Z%_K%G`s$#cl<4jU1v0EPp&Wy
zj-6#^Zp>CY)90Q+FSoefjAd7|ei=PsOAgXheez-6yl+X)r=w#NZ*5&3f1O9MHJtyl
zOG*)&Q%A;{3)gqQe;U0?Tzl=&Y0@fj(Hsk9mWnuK$L*@S|1$2%t-sm!jci>C`<8D}
za%vFx<#<($lkN1P)_XCpj%OOrvD&po-qA@QdC9A#HM{yaueG`)N~t?t_t+~}Hudd1
z=EKkT)#QAbmdl`^vY!2_Q;?E~c9TGpi3elD3zNQNJyF$&rAaR@EY;25z3tA!ExvA?
zZXA2AmL1&JVfutME7L8_n)$M!Mp{e8HpVp_hj#5USn76n*>gt435BAiJPZL|Z4;ST
z`kGVb2m~LOEMHv0n%I$&^C*I;R3%g9=$%a_vG3nV$pv;K3eK~ww(3hd?cm9xKS$)K
zWQa+Hg!cW<YmGEkedp!f@*?EIgtgPYWG&kIXUUXV(PyTga&?RiC_Ky^9u~TAe!)q{
zf+erh*j9F}x~8JkC83>p$tN-Otb5$)@)&ELC}!r}Ub1a|vw~l@FI%-TB*9pfF)Fe9
zb4yUK0*{bW=OmF?y~{#m7!@2cwGOjbxUw*^FAcsC;n8QQ&?CedqqV?exfp{<_UqS*
z&zLsx8FhFCMXYViT&NPbbDzwjHlLIWUAewD+qfB2mvaloYBI3Q5OQ$f{4xEr)Io#T
z!$zUPLVQ6BAB*?xf3kJ4!fT1id)8$g%u&|VIp_X++cN>D9*Lln)p0*=P3~V)mO3N%
zviEB5@c7!Q_tQGFObvM-waPJwtm)&vnta~=`x~#+x4&NV?|Jr0I_9wEZOhXKME&Q)
zKkSQ?)b2B!V{30;nbx{|rHt%mwW2+z-!e8VU)C>Q^QJJKo6GgB_VRso&*$c!oYlH8
zCjOYk#uz~-&7KoSw|dSl<(;0xz_Iwk_lh;j*A*EYOk(m+US9n?`0CZfkGXrJb<V!q
zb~?yut>&)kEn%nsD<(dlnLaPqG&<%~ZuGV{cYgLC{eAyuU%8CUkBT`<zSln9SHHH+
zmE+-@<^apvK8!|vb!Y#@W>!u6eIQ9QI>?2~*ny3WC&D>%fk;#9$*lk1r0;*&wXgYn
z?L~vL@&8Zcw|Pa~jG44-|A&3$#}Y%d#4f4y{y97A-G4#P%e$7nep=N2*ury`f!Fox
z*Kf}Y*O~gR{=vVs(d!;M{fNsh$k-8<ZBzbZ!^+oEO569oI`&R3JNM(y8Zkw#J!&($
zr!uI9-kLT^dsbkli=)K*Teg3GEWG;kYCvNU*OEVtFDv4Ae}C^2%m4UCdi}HIyoYZ{
z)Li!e_oTh<<zXY=ei_?c8#Zj1nEzw_(+4Njrxp6_?pbQ3FRJNuA?rh(^!**R-qSBD
ziiR(+`+h<^EUSB-d}Et+)m+)V$s0T7^1OU!Slq_U@cHaZcR%~$S08>Jym!z1-mhtE
zV{L8o{QcGE&hGBh*YovvHSbYZyPW0tn>+polV02>=Z9%G)_tnT-)H~qp|gM8;}a9r
z)t)a0T@mnjeMM>e<&A5%T=n03>XhK!Be%Eb+`PP(onc??zl-Yfb}OdLT9R3KB<{P4
zM1=ALB>^T8w)4~b=iBUAef)ezmZ}584DJOjj16yJ)CNg}Y)!i26?oQtHSbYDg@zk@
z|GacwAjHW~@as(G?ZT=%j0_hzds$7CmKa?6AiD6ewbwOKMHTM_bKWyF%y9p@Vwy+6
z3L&N_MinOQhK^>x0~<^jJY0o}K3FD22)0ykEeO#`TB_n?k-US;<(d}rfuiDfJC)C;
z?M~RiEoEpG@8}xL`jPu>sPobWl`Xe9y_}caZnAnBbo`P~g|2D%RF;)FE_*~Cu`JRk
z65LP}rsuSK=`G!t2J4qwFWSZ^q0JfOw3qXg=Y(Y!WwNilzPfBf?w$LqEoEg7U1}Bo
z?fp4;bMV@xOC~d-=B~T?+Abt|q1Mz`PBA7A=Ka?KxEjw+S*Lhvf{%Xpp&1fWF2>l+
ze?6ap;ZDS?S@U`yWxN*Kb}zu%-Q#yePnw*sUp%)TCxgmCjVEhYtP^}zl6Gb4Y#V!X
z^+i)=o!OwbJ5OJIlJJy@jfbZmH}D9}SN*!OYDR~kCWB&r(cgdel_7Vx{9XJ0&ibcs
ze>uf+w63=~emY6aNm{egE4M~yD$9)(uNXLP@-QA)cw9}o{n;@gMUG9`osseJPd3GN
z3%R-Ia5T70U~zE}?3omzaDbsfgKepjUeZK{1NXxH85m5z8pl^v)zzH~wOlB2Q{Zgt
zm*|&=J{~=IaN+SZx$7ov9IhNod_)iJllRc;2ny=(QEN6l)UvGb)z7%yalMZtuA8>%
zsdH_+rR$Jj*{AYg`z=}7xys7Q91Bf6<*Gg`boRGhDt+w3i3^w8=ha=G`#vfz?%%h?
z{Z((x6rXIno&Wyj%Y!U_b8Tv0TnG*n;pOAi(k%D!NpNC(@Zezc@;Hl`XH$7EuL%ju
zxgEKFov63#@sn%TtT}V`oL|oUf66WkegEm+gm?9w&G&3g^N)|ez_qFBn5j&cCc}**
z3=IaI6GD6fdNXFNOzrJqjFM4{yP-GLyXEn^n)F#JuZy+K40m_W^*VL)=1!G9SFI&X
z?Gg4rcg-&_n(4G~!uh8R4_-c>x2(yhCog*K8l|4jq`N!$nmGJ}IhOM5=<I!#wRrXJ
z-#3rXtNSWj9^m8cXICD)@Bgt}_DR>AieGyCJHmb3|H#tMeUHzvJwN8=etGG{0~hab
zch9`Yr}<>v{~GU{45_0pYechCHdQJ5Fdy@9Q~%t%qbBjFq{fn{JLR8$OxrH^VA-^S
z#(n<|ow?rcti`xsK_bH*soizjMW$Q~n`S=ok($+_JVh(uM^UtSxF^F6fh{VI3=e|N
za0mzoAAiPes{F*e^>ln%5nnK;ztBO+ZMnS<RatH=J#X`V-``tn%j4=L&ROsM`Rd`!
zsnd2pJ|Hk7<LIU>5ehAHa_@3H-XhuKzmA)QL&RfBd{%tMwV;VSv9>1vW<I~fbNbiH
zB{yHK__|{Ym+BVndhr9%3-9h<|D!tRjF?e`+`n&kt{mRF^z#hHZz)Qq$CEk^HI;s5
z+Tk<jLX*(xIiU+yeyxu6_FKDv?O1l++U}WC`qL9`CoNmGNrQ8G=r;Mz*p=ezR@*Pp
zbLKKQ(WI@*G|xfTi)-h4@1K)dj-5SoK7Q}ltqQI2ywj&?r(gfKUA`bN`fixPhC6Fp
zVlp21xT*TSEGyTHW0~X9@k8R!A~%B#9<BF+_@ACq6Q5>p;a7j`O#JEKcRQ+s=aogi
ze|d7j*Du-X&-Mvw&N&fzAX976vhA*J&mDy~He9H3SYnoTJ!zY6({HDy*hNa6QG%CD
zG+wTns?_VGv`|X%=!CV5hblSQmfOa4T?<NK4rp1zv}Uy{zoi*VP22MHma@M=JF>P+
z|Gi0BfB(13Z4dR<{EM{C%76bqm*K<Ys1+NIO*vG{;C84`c;C^@Q@mLiOdqqVu5({<
zeCxKvuM0Y7PZl+~vXJ-ry4x2kWgUtNeogGo-n3zBLZDIY#&`YS>Z(m^*<w=;=S^df
z$g(Zs4%1vOzpmZ)S;p24vHqWC-Ftle`x?nxHPhxj`jAz;=d@<Sj63Jf$uEqM(1^HR
zzUK+E>t5G@&AV#0-&`qX<j3l8W#69dhraXesdaxJ&9<EXnvqk=3Gp<)@-y>qJv+qy
z_WaCgW-H1qrG!{>`<NM?=tgm;M&-)K{`h70d*;1Azc~vZZ^=<`^^J-2bNjtD{>KUZ
zi6L5gQzyNuZoU6}Uj4qOTLqis>ks$We*f`y`~5ZsLnpb42aM-G%N+ly{_)lRnh(zY
zHb0-tySuyOFhfI)S#-Xcp+ao2zkIx5=>F$h(_UYl9#bqDx;e3S>3Z%70bWc-0%Be6
z2YeJ-lQv15Qkb|o^S;8jJ?RHnRy~Ze-Szd__WGZzzo&E;?wj&#v+n(9jp*NdO(wix
zS9_52>3v6#fV&|>#XNQf&pA&v?X>7xJ@rJ;vFm-cs}^teFo=tu`|q&*k1GZD9cBgG
zKDswrOzEm#u6j+Iy6@ZwDQypr!z=U}8Fd98bp2RlJ^%Wuv`alc1&^mKRa(7M=)BK)
z4Tc~4;&Q&%Je{Y}$@t*w`ue}+Y?8_AE5FLt{|t{eD*gNV{*Pn&{|@Qb{8yc0TRlzS
zkOXtX>6v*Pf~;I33OZAxxL<8@IOM`xenE}>*oCAOzfP6x`15$#MfKEACoZ11X$pHR
z6D)bk;LO^Oi&sA{kjs|x)t$1;eM(t+KIhuD`t3sA+){JS?~r0*h+pA#FD9D(kwoP-
zE(V=iv&;3ba*p*WS>6jilTx?F!(&Il|IN3WizM92OXR*^3-9~$w0&Kr@4cPROmA=V
zIV-=rVBUR`4Y!TlEKkW=|Me;SA8^pj`f=LbXxq|j@9)2h5($!B-kDRJ`uc`R=+X5-
z4SUwLFs%wPHMy&EwZ!T{T_uBq=QNc?mu5s|)@`0B(-m|eBX-I2$0-vnFVBoH6$+U%
zV|M2G-fsIvOY%2l-@p0uy!Ee@E_ruM85lUH$DWr?3Y+BQaA4~;riO)|Z_ezPnyD42
zv2a4*SBaxcH$w_Jg_NBPl-oQU(oZeY670xG2y|E_bu4z8<L908&wKGLIIpK4ms6)?
z&%qU--B{Jcp~yCA-gUjI#G8{89GEAZtV}Ht+_k>``oDV{tt*v3Ec4e1k>7vCW)4@%
zSE1Y&J(C(Zj2^}FUE3$wo$N9@K`%je(zheKtnBl;O~h905tsfsC2odX?F=8|?ZVf!
zZ=PFy?_6X<&YurA?a%ity7)9=vV-xeiR*r;aeppZSGi#R8)uc=h|7nR)Pl4obh;c`
zpxZWmQtjhgGsIbs9-N+XQd(nM$m`b!Pqwqa_GNg$y+YdY?TS}AcOJwhWWV;h&a%jZ
zbLpmC$GW^uzGGI7Wp7*iZqAff(^`~+XNzi^_@7?+p_Pk&-g--&JH1u*HKFEvwBkPZ
z*&9~=dyy3JIk$CB?<Ss=I!hMqjPSi4edXFh>+iD8i+=s{mtt^oa0p}xTB#Ds%+9v`
zNx`gRR}W8SJTT=jhr+sGFM&1eI{6!1X3fo02-Qj9bJUvRZ*b|wssJC&-Gbd38zmGy
z_C1qTzB&D^&#QyQ?aOX<J{8i<Il;Lyh)1#KVkv`v+L_?#X<Rq`=1e#@bBD?&-Gfn`
zC1S}U?w;<mjub{NHu5cXKA&oII(PjI(+_9!?LR+xXuP*}Z+_kB=tBw`Ps$^r)`rFk
zI(2aH^YcyXc4e@r_|Um>rT5aJPQz_GHe}rXHhupe^Igl@9Ur7^zCU+jl!n-)Ddpe4
zm`M8`i`ad)EH<30?zn7u&fQ(5b$NBEshO3PmQUvhI2l|kof~lJ`t|VDSO0BIESp@P
zY-YN~7c@a2-d=2HVKYaq^Vp2%KNBUiSeGrd?mN5lNK1g1=3=jv8eO&LFPrGjKFg&k
znd-#FkTA>4z@o!&U1;{Q%*bi14AS#z+&=vH5$2GgEcyGx=kxZzZY-XbdNq5ig`doE
zzsp<h=Baxw%AA!b!I2z$IY2FVZP;a#zqj^&m)r5}*4x|LSOW#T*9qU6|GM;h1joUf
zi<jSiTUPFWed$Th4SBv(CP|k{@|b;o(pqVrJu~Y2Bd^3o;w20WM^%Nplxtpmd@0j-
zM^`xN+^rqV5)W7B&(~<4vFEu&nAXwoeYx5le_ghl-c9RSWacEqsOWL9{EprR!{mLJ
zc1u2SJIfP$Ut_};e=jQutEIENf@ZR1Y9%@KsythL-rrhzsrlZgx)*b@KYls2i!(xg
z^2!4ej7&=wJUx2U!d2pCrSY0AOPN-soY}zGAm|sZ=#jd_=;DS+Nrj!y%Mut$pPl(=
zYirK=Cdiwa!6_m<@rG%caqhY>?#~UZ><=rC7@n3@wcfmc%3G5ydxB<h?b+%*xsaz-
z=9%Q2C500z!nV#`qIua+p+nepiuzP1j-wL~@dWY&IY=;GK2Q>{v7t}K&g_n*&7JE<
zi`Ff&Vu+Y~G|_sp?3>x~QBgC*y;_YPawsojR1^5A<(JGbA*O-pn8ItN*!HMcO;yR}
zS?iltT+6e$e)s0vU3r@MMyKxRFfz!A8ZB#*&|q5{q9x?BVckXvPQ`_?i?@FBN@o-}
z#G>3Ka_oS^ODQ7`6CshJBOQ~31lMRVxoI#QG4v01G&JA|a$M7}e1YK<!znBx%MuSI
zpHlD(5@oq0Dk049R6TLV4;#@bf=e5`AIJn9WMmMyS1~z(MPzl6dC;a#4{@d`8b^XB
z1O;)ir7{S7-XUhXI6#d1$+3so@w>KfkZN>2tMKDit@n-3EUy@@YiOvhN~|rhiP!p8
z`utecow$Wpd{(QqEMj2W_h!4$q~o4W91>Pxh8b6`tQ7kkCgQcyfoTi#%io9kn|sSw
zo?N4`Y8!*9(5fJ*${b58hKhaLw@Eo(e3ih!z|;^l!K-!QgINYMG#hWWUCrq_7q{s9
z>-2L~>2|*@kBYKBvUrzO`g4A-efgcj<K_Qno`3%P_iz2UT`h*cZp{C4GXL+h{JQVg
z*yU?JO#c7;e?ZUkWy={CrtRisShlYCoTgFR@A8|=LiNh8T#GtyU!U@SUd;a+7WsC)
zOPyF4*?a_?x{iB=N@=O8Bnx?)yy{9#{5?<Bvi#FJ|Jq;M|Ns7fr#wM?Q}oQ3s#jMQ
zo?G|n%a=D7E(F}Uab?55{6j{);rkwm)_>T=f9Bk|%qq`x+g%&>7hJ#IXItJC<ip{o
zv}C<!fP?JZ>Wx8$*94p#G#Z#DD5!dz(>;AE{p;6dZI0%fck0)@duRVcUS4$4@~;1z
zpUb{^e}8lO`SSif|Guu@|NGtU!xsN;9Jl-SSL)htyAO@$YoBcn`nUhh-t;M{*Gup3
z{LX2<S4JzmwC_dB1zrIb4z~tR0nL-j6HQh=xY(mnJyB$*$+Yxdn@L;WOx!z7rGHXt
z^cD}*ERSwR5g(=mHV%Q_D=V$S%Adx3{j~dIi>>@B=_VH~i74gDYpd>0k9vQvJa6vr
zce|g@+5Z0C|NT#!md~uJtd8aAykWLN(C^=wyXEs%%)Pl}ry1`w3&9>fPgjE}@)xc#
zY`A&z<=oVaj15AkWG+a*Yp*@6Jm2}1VREVcTkDu<UN!gsCG9(K{czf{%Ld&RNlTS}
zEquFev)`R(J?d6MLXF#|Fmgvr2K|k@E|?)8<{Vupz`&JvbMn4~oI16e+wCQ^co-YD
z{<6)lF7MN2IJ$PlPQi1Y-*=ug+iK(^H2d)b4!4yLnT#i=ib*&fUD((5^qI~1D8~mZ
zM_mfSjb2*R<P_W~EL(TR<}%+xu`N>r8_YsyZfjszcxaBw!5t!c4o4Uo8MX^8&3CnZ
z6V}Jaz#vj{ij#pMd8^T>&k{xsDhxh65e;(`rcX{-u;t>dG^^U3(|Q?n9OD<xPqdrB
zutBx&xz)XM8)Z)m>bB~fxiI~S!6_ag$6N+x-(wC^f$Cc<Y{RAEIhqdVU37Oh@(+7w
z6=}HWwq@~CsnTClj;xx(&Y;29bEodnj&NP8rM5klQ_|*^S$C~iyfVm9Z|A8^9^Y$@
zyRX0f_QHh6ipe}XRg-yCI5T}?5^l81O)OLhZ`&07%qJp%Awfri;Zh6JR>kDT9jpxP
z-tiHdERl;$jJ=|{IT8dP%_w4Q>n#<rUj4L4MN&X<kza}Wy)P*brZ71q^gWp4n)s?v
z&GBA_PxVaKlV9BS+wP6D-0B{kdTXOjmHPd<C*Q8Wpa1LD)am;wYhN#Z;*ywUb@oCU
zTaf|_|JJE8bKi&d_f!~LaWWj3z&v5;+S4NHQQ4<dxKxsL1g&H^CvZ>O<|MJ2tIg^5
zzqN<C+Ik!;WEf=5EjlypUcvg_pzYK4*OYziP~9?3f|;R{gW*h*;0%?Ok1f}^_jDJj
z-uN|3L{>sV=0oz{m&Y=N)H9=Wm>4WB6~>xR=MI@>*ml>?`uT6m`~8RN*57_zw)<((
z&bal@yIqg%G>y716lZcwYw6mppNqM-R-KKyow?n6Y0&12cXCWV{j6DkyEu0F<(DE{
ztk*y5#mvwNU(NUYu(R`FXXk?Vdl@$D+V$&;@%cHn#cZtsUccvs>xj+S?|D6cc74IN
z<cQljo6nln8y}OHn)>>6_T$Ia+qw!TS$wk%_qzFd>tYR^sa`3Zf|7>~-WVU7XlSJ7
znY6Za(z1E4nF2+QMqbmJsvVsw60M}>bSl5@^~u`b-`?HYs_lE(Z@Dy!<NE8tUe7=8
z^jdo7Wl68u97C5ov-)GNuMN{)o0gqX@S*kj{Q0wH-P&9I-Qn#DvtJ+X$+GkJi`;$C
z`)tLV+&q)XTZBYsxU|VQS~OWYZ9Q!N_tW)vk>{6Bd&V%WUvJJ2@%L}OZVIh6W71GK
zdduYBgFCOD>#ge-Yvbn&`_4bD?AnVTM;`Fs+4*Va^rX~-!s|9lIUJSDT3mH<%9Btx
zo(5(wC8tddFRwXCGBQf+e;IaF(L?F(-hJn6)lH{dZ94NJ=QOMSnH?!}7N?wGDSpe>
zrI`HV%Jucrzw=jZb$Wd1)6Dg;pXF@2nw%HaWIMUAJ#b(7ZuzxIrLKpQ64qWZlRS6#
zsi^17llgX6S5>y1U{0yqw)xO3SzU_?uYDi>=-;pWEqHM6(b8v}>tm|I_kEZkRk8NQ
zjw3gZ|7{6aucRH??P(ej_G;0&81;9{i@mdF$0}}^!mOOrSj4)XDfBd#qUwaSC)Iq8
za+XZSk#2I#?-ZCeu>>#L;=PjTdhpw;=XKQQOG;ZE(MnAbj{2+c>EOXf$BRz)uefKP
zA}*qKXX@`?FN+R;>7DY%Mw6Mr=HAMyysjA%RiSJ=#>bKpwo3VK-?#VTpKTd}^V=WJ
zv9<Wez3<HPJ5>j7&Y$_3X{o1NDg)a-iRw9mPgHtNeDA;FpL+AD#;<J~uL-D08FQ~>
zV)`IqF-L}t?c`GxNrjRryWad>{4~o%VDp(9XByO=2%Xa7beqlTwkr9HY2URS&%>(q
zEf&1KI{)?3UBX|D)|!4{W$UOkTBv<MkomxguR9Mf-CDJpDQU^S!e^l-OJ{#9cj~oc
z->zV}anWmoXFG}v5~`WY(iHlSugZ4y@BZT+dv4PP^Ph*5r)a$F=i6VlV)_^PTmLU)
ztGz39ag;QeaW^Aoeoo+=8#mgIIJIXOpSu(ibN!zbw{72(^w$&5T5b|P+?5pTETs5h
z#>$_y%GVFGF_>&ByDd5~Vc!vrqhV~hzWJfwI$>)87%rT-x#N+#*fuW~Tb9g&N=)uW
zEk<1inP0ADnO=M!eb7<p<1FvJ7B5>owMBYrzdv|fc`vs7?$_yN_v-)uy}mquiPwDF
z>Ua8YfBiDwH}msfgFfrOvjtV#GS&tj%Mg3UHaqi@*}RqSOLFZ$c-^~l_4MLU0S+ck
zRtENm3;jHo-a095r0Fqj^+ulq#~vMvQq~fYmjCzS{CoS71mih5rDD^ji?zKno!j{=
zZO7gffBuVaeKkX*)&B37`E{T8?LyaG>G`($;Ki>`pU#<W;F4XeQq^l0rqb1T!6izw
zgq5RwbxCiI)3K(rAzoIDuhMuwt(kJ;)Vl16m2!*keg9#{?65K@vHs)ge;1nhpEbv9
zzWj2_t+Q#Xqt@;zdY^9pJ2JON_0mk&mZF6>UX|5ef4gL+e(mXw!aEV%>r1l~6P7k?
zWL=thpwVR8)Pyrn!?^Cv(B7sO`~T#3yNdID*A*BnzNb#}Kle|5`T4laHOrmV-^=i8
zEp6EU{)6*T>+U%pyW*9LU;ept^K|W<7dIUa6nI|Y{>`{RbnV87$)Xb`9%oLyq!T&g
z<-HXV-5hJL?l5|^EZg&e{M*?VHyzl-Y-G6f&s~=-7i0gNYrVYn)yqlJcgi13XH3}f
zW$sJ;|4}L}X)9{)xo%*&b+GS{PvXf&$NS4T&SsP;{!54pC~WpxC#zW>Z(7e`s8OYy
z8m}_3=tG0HH^Z4(2AfX^$Yh`1qhV=a;<h&8`5dJ*P8H@IqScQWST-zO!@|I}K>j?J
zn#$>{uSFTwD~~k<W?e{2h~)^D`0#nog8SYKLJt|3BD#4x9{c`0z4m#~+kaa<RIS<H
z2{yf#`k^i@U4O%T7K@l{RR2Vske1$Rfws2YH+nVh&WSTGUV18AtziD);13LU`xW;c
zTWWr*ak-RXZiL~htOra#vUc7GUX>ZremZW4&0dkYo5lY073l=8wvBAx6Row)B0v3_
zlj@AcPgb3gbz2nMb-XZyXKQ|dpa@Ti@tIvAC;ca{6kOqW-{q1;TZhhe5$&RjeO<*X
z?j1Smz_<2Vuu7GQ!J2RLqQWQJ-c1(0`1-Pk?Dcdp{!pi<_w;g43aQAPywUtMkzvOF
zORdj}jYZNf31{#7et<pR+$u<a`_=Aysh(T5T;bnu8ag9J>;1aj%gYMGMZWQ!TvY!;
z*8QkUX#Jntf{tntGm~Y~Po{;tW|riZGB^q{OguV!<B7HD?Hp6InA%pdCS@=-KHOlm
zYN4-sDXVtziD;#^eTo~dFsHHXa`>2LacaVrx8_07g}+YdIPfm$UD3GX`I=)hRrO=C
z4BCV~?EU}a-1|SzwioRcIq9~2(jftj5=*VwpKF^rC%#&I?XJeu)+-BCgHF9*VcE$e
z=^PTdZQsU=H*yLTTLgNFl{OqRIA?Aq9Vk=1kDp<0-1&)<I*f9s1bJyPe5k!&sPed`
zurM<xM}=o`+UC&p*NYqD*IzZ0?zQM^R>;_H?H8KnW&8EY<fxVG@>K<^S0_po9%N^K
zwcPLC)1CK@c2B;WC(iIIQRMi?`=u3kpZ!nXHeDK8K~ME+?TER)ImLMCp}P9(>tY!K
z)?TaLyHB+!HeFli>8`w4X_?cOMRGA5O<EbDbu91=$G%<L!t|zJI^%y?gi+@DRWHxu
zoR5FZzW?Xgn>S~w?|qiLUg$T^>gA4ell|?UTCIERp>!!qxM6}2!>_*u83hJBi&gxp
z_TJmL*!{9e=5}jiV`JmXwbu(zH<o|+z`?L2N-*%j&$k)A+K)wS_%vkZnf~@$yJ6$L
zgBr`HY;9}V)_2%jb-L#{qv)ba*P?43kKLqxeR^rXJ52xFp0CsI-Fqkfu;7!b`Anq?
za~7&@QmMI_>yop2U-LoT-Lgu2(;BwfOxSj3&&_L0+#zX~+$4G|<8<pEya>oIvb=gk
zz$Si&tN2vI&cr6hhO;HhC%es6d9CWFnQ=ZZ%KPV>#Zw&{bgs%AQ1ED9oUlxovB@mV
z<5|U`lG_}SyZ2nm^<6u8qvV1!)=PLIC8Um(b^lsBp}6K@D|g@VXP@)*j`zv$sNGT(
z5|Z8bT-|olv;Zy!gUIs2w^b7RRFaoY6AhmxFlkEE%7aGUlUNuWERM~vSf<hJ<Qt(T
z!Fc{D+p8GEH{UsfqSGF5p9wnk>)W>5Pahfio}Y13dUD^9CUcv>YTtJ!EEo#dPDmW(
z)GlI}&^I|vaPo&w=k2mRvpbA0vDtK<xRW>g4$~dWo~E1o4xN>_En8%9y5!aAJ%%@@
zIkc%UG`OhGNmTGKIKe5kvY)|W#y2a^85#-<t_=+9SlSQzrsp*sQ4mbwn0V~vu`3fl
zn(sE!u-NoKW#OSS6Z99pn|($}ErCPkoxw55$9s9gog0gceJ9sl;r=t{2_HkjF-xcA
z?ulYd4zto+R0Jj1{hb6VIs}$K?CpIS;ryV;NT(-f&84;5t~$AL#YBWG@7}!l;GdI9
zw}ozLO?3$n%$&vKaPV}xX33;^4_@YEZ(Tn3^7QlfBK#*`d9~^F-BX&A?>yy^?Yq@<
z*j4=|i$=z3S@Fl~-bD-We6pNaUc+#rMC#R%?-4vF7-HCE-B?;0f=&c^9^;wC#*h%u
zP<k<Of<Vfvw0|8>)=Wq~n>zLU=cJ=QpRE7uz9FUeDbLsVD^r8L&YnNN|9$QI-+52p
z&;LK&{{Kq*pHr0QKKGk{EsFc&^V2)k_kEgb(8u^7{_i7w8H)mi4}V`=E0Phc`_KRX
z^D{SfF6W@VTdsE>O2{afP$I1(;l04o;zX^BX3m-pkFOrgJB4{#Ht)N3-!$;w0slW|
zzRrBI-|kc8+3>!(H@?3s-~V{x`MQ4>79O6iAG?b8_xhriyU*mCmM&e|*x0ywv+wcJ
zM=G{8A70#wv9d6b_#VB|Xm4JA4f|2C07iictjF2k89s2~d^t~*!DY)esq86DSvwzv
zy4?zVwzKu|@&0dBUH=ySmlf32)$`K)fBF5N_Wf5TD{z#(zkR*t<I%G9-+w&r-}`;<
z``XIur%rh-zF4xv;lN?{zMQ+<+r>Z4jobg`=^_(GwGA=vrdGKaOgem)XN#hqLD)3y
zsF%9(D|`iJD15ki*2JqL^oeCe$qC`2N=rs>naFd=3;`!Y**-ZlFf@o?*R!|%dB&*W
z{boo0mYtQ-*NROw=hn<i@7k6ZsUE*}%IOV^9RaH>=QTS<x<%gq?ojk0=Gu)D3=0Ie
zu5$d^d3^qjO7}O<Km2IX{83|I-_vl(wOK==#Q2lNt>{I6rX3Kdnv~@l@y2n@#>o$z
zrssY;_g?m6TUT|=!|=aV5^E~{on4a2?ZUv6xWs8{0(<hI8EYihs!EwMHzvG1|9Qi<
zgbp!<s}3%AH-u}4F($0A*mdFMmf(V#f(EY24=iiH2L!9Je6GF8ds0*&`%(*!gMz@M
z)A`f1%y##-{$$NNcD((#Ti0XuGPzy*EG1{n{^>ZAaqR&Cug0AWQ_~(KZ1%id{JHz{
zY0>_!R)?zT<+6Kv4eM9f+<3W;-H&nU7O&-jt8Yd*6iV{s`00P2_146lCo!evYjwh;
zBd7TnoRM70>aevd^Z1Oi>CYP^^rvf|Oq-%<&?dw0ExOG1jmx%v^QD}==5M~8U{B&=
znJ{g=M+Q?ww)y3p!YwV9$5+0&!T$E_za)Ln4#gEcEbJvQce7?qG>Ux0aOz&poGp*1
zX6s%H-N~5m_<ft1)z_p$GdG5;+3`1T*G-={U$5N}4rf0-@6W~R{Q89bI_%ekQm++l
zVPLxWS+$sD@*b0@JRyN5l}ioJrWUg(J({+bnV~_IiTh)kJVV8~&!-xdcb+lP+B8kV
zU0E{xTGRwfc7}k04>QtMNO&ciGCc3$p0@SSj%nXj>p$JM+4f(T{rLO)?|DVO+iWO*
z+AZGs_!^G~!yJXFK3<w0$FwfH{jTfWQYg{Ag>}>0GJW2heIXhmpDq<LC~(x+e-NBl
zI8V)UZB*(U=7y`cO6Szrt=}3JdF}PrEkS((eUDW#rM~@Qc)-3>#ZT+1m&j4Cl`(o7
zTz1AVFzkE2d)?_)jj3HTFWvQ9e*5K|x_>*5%h$hI7rdNL&L%={dik3>CwJ^lK7P)i
zYx%NunQLwDyB}D)>1pmi_cZIat!K?{=X^GQTzPNZ-Q8x_uA57r4clD#_gC*)iEDGq
z@9j)}-lx*l_4LyN2U&)&>(?&nT#hO}=62kzU)DBk{dKLWMhrYxUh~_0a1e1lZ~MJQ
zq;=o>;&TiNT!$MQ8?&!3`}gL&T<!PW_hYrDetUCs_OhEdi_;ey^gOoc6Ruk=r0@4A
zZ@ah4rHN0AeqOm-E^lAB=xSE%-m28vm6j9M&$ZffIPFwR<{pV#`<@2<V10jKp|#3W
z<J3b_{Sw#T-npe>eYwJ^EsvE1p1OOj^$~6e{%9^$`1i((lke@11<n2a>a*JC(=1;P
zHbtMUew+9DRo9~#OWZP6$*lOLn*Zb7-B`^x0S`Y&e_v{TZPM2ZDQpZ9O|D-AdrmVl
zFvj=oH)vbAt$Xt6_VVk+>}~zMBFmSH&3e9W@v1krW=3Xn=GQ-Zv~;~MZ`Nun!APy>
z#lfXdx6k9z(ahy%{&D?TX>oh-Cu`RJwMYBThu$kc)foK6{rx@NHtp)N@I6`Q<n<aC
zUVZ7CrM^(@a3Igr2#sF0ivg*u$J^~r*nIyq)4%BUmnDkqC8s)!rYwAxD;e$HujH@c
zd#l)g?Ya73<!iCGvtLePZ)~4Cuhf!f_qI7xbG9!zyeI$P@`I1|&x<qZHF&x0U+~6P
zia*L_f8D<(_WW6xn(wwqd3g!BZMWvdM<g}x{#Wj89A+n&x;DW1l(cG3F+-dB+!zu5
zgR_dOZv14NcKY<8-9^m$^EC2$rhYTro*yO6Ir||~myoP{_;g=8`^4QLT0s;3-%MU7
zEuH0_n|3B(r<jH1rn^_KO+TE|C;6mix@f-sGq(3S|JEO$vauw2^#x%E-?e`)R`o1&
zZB&rtP&wG3ctq-8Q_6x)7Un*I%!t>qH<r(M&$ipGu5iPxtp;<Ja6ZpeUGSNEe#vIb
z>$}5ud}rRp=N(#B)x2T$-$u0yEOG%t^?cjzTxMZnZf5UgRGjno@qTNu@3rSY%Sftj
zo_p_7Z}0Kx)!eS^Hj$++CyPJ)Iu`yt^q6|q_cyEF+=;ZU{C8*jzMB)xuC4zmnZ4y}
zO5ZKbooA{h8s<8GIV;^?|MKSLH44#^Ewg?}J?S{#!KGceR%><D);By`OCvVbiT*y_
zee%GD-50Hu-Lr(3UXm_*Uzzy$(a|)iCqF+nKDt+=cs}pUx8<cy%`R6io!HP6A}eCK
zO>DJCxt`_Olnj*wDTW4?Z9+mln=a&ZWNh6YbhdZuXII<gm9v)$@;!gbZ}aC}xS`V9
z88a-3o}9S3`FT}h#jh_ff4|$EpZ)vGmoHDAEO~t*Xyu>c|9|G!Z@2!@nyp{^aN=>7
z2YzqvT#uU;{>*&VL>XOP>zt!nCz38n&5<d%u8=&z`Q7C#?yF3GZ!~q+v}8WI@~X7x
z0ek(6xAFguy+5Pt^Zy3>z3<Zdf6cajRsH?l&b6{<_jDECd?w#D*P8#&cKy24yy8y}
z{_VY<=M%rH=+@@nd!k}f^0u!|e}1K}*7@LrS+`OSF=-n=RNBSBwuLSA;Ma?Vm0504
zyoUR)-G8ysrt-kt`p@tGef?ek<M02ybAP^^|7#_G?F;9^S#=L5>hCjZ`?~Xdz1{QQ
ze>Hwx<lpmuf6brA^`W2t|KzvZ!t=VzAwA^WMw!Ka)3sR3D!<;EcgkVe%NL!$Z#_IU
zzvlN%d!ze1pZ_>;*xg_4P(1hI4R5l2ZKp=}i!#(ayTm>3%ORbccW&e)q;Jb!sl%C|
zsT>i`{dQ;7x_f?aii~sFgO-;ptbAJVxOLN;BU^iKh3?)rhs}=Lc+c}~&MOTM&C-_6
z4mO<P6{j5Y>KJby^Ha_@88hbkosB*1!{;%hocUda&ZZecB@C*~auXj^X5X5%V0vQb
z?b~f~Rt7~&W|xRvo1bkq>%cKi+s4|(`7JlS*j8+oI2yO*s@9vvJ^e9nr0f)TsBGSO
zu`Y4z@0_eWzr*_Nr{eokB$-?iI2taz`rnwKzG|ne^3>h3JFWet=SAy0;dU*b>FD&0
ziAgzT+Ptq<epI}idu@{0ti|VivURN{XKZ-I#gOvs;?|OjdiL+D^EIFI$;tgy<aWM3
zZJ+2uM~2oLW}8CRi-lweNv%I{VV>~ZxSyA<Zp~2j`xz3{a%!SbB-@%PN0s8PZ{snG
zQA^!mdV8PU&3CCWkzC@n3%VYxT)0i&?9I856Shr;f#+`oZr^anP=HzfN_ykBsAto^
z?^%3yol4HNFO&D^gdFD+*|U7vI(I&K_MMX(=e^he_M@)3mhZ_4jfa8m4~^vX7wJ!$
z62H?-_+OZjT|voxd#A!B24x2_eeb=fF<a4PuywavgQ@o1AU!9RK86FV`?nc}@@5?p
zojU2T%{keyLIK9bN5xXP7(@;~wy!(iy7}~*R?AICj5?+{|9w-EzeK_N-~|0NOCw)P
zN5P3A8lU0}!d~UX+;=HZ%|04c^g$wPuj(_tImYe=N(DFOvu``}H18Id>w`BnhZ|?|
zteYP_W#y{rdoQjke^B~c|NlpB)4m=>1+}>^D&toLl=B+2Oq|4$+oR}U5p$aPfLGS6
z_}x)+R)q2KzOTJ58**;`&&AJom@ReCT688raK)tZY1f>zjbC=~spP)!SRo?2Cgk&G
zZl6}SXM5H@xAL6DRyX1F^T!&OqQ3wB>$P;wvX!rQt$UstxoqpXO=|))&YahOV_#wL
z+`_$2X6D?vI}4MevUAt2yrxxtuk`xo^K+lY^z`-R=H!)BC(c^7Gv>kXIuX~WK`U>+
zReBVC|J%2(y<bDmXPeHx|LfZJ6StC&_wE09Hos__Q`)o%hUY&oQD$Rj|6lFCA@|?B
zn|+D7o6nlv{<Bs>TGqP!+n(n;zcx1Byg76E{JLM~cKf}%yE*&+zuM^h4aa=q_WZci
zt*=)2#$%?w$oF?Q%RfEQy#JlSLEF^CBxH5i?6=>RdW%msaXc2Bx@2kD>bF&Sdg3~I
zdNx0wOwO-*EbZp*9&>)LVXbYSlFOOr#eJ_=={%nEwD{-Kr&Fu;hLtUOzH@EZ?if8@
zetzq9(Y3KRvz$*YS^c*4vhnowF}{nANDJI8d;a0|d&#x$_I+FVd{0%}SK*1D7x@KE
z;}MWpbaKn4E55>$B{!Ma1-&?Dn(cnP?f=K<SA}l3tW@O%FZ+GDaedwUcS|~6Jbm&&
zn(t|Qx1Z|u3nCmgf1WwNPObm;I{b2kqVvIjMbA!XckX)iDERWONAjnvpH{s*vhuKd
z-ficVZf%*`Z`PFbux?73nz)XI!NKF#sp5)PoQE$q>;9H5lJ&GpZz?^U!^0rE@%6g7
z)$i~7-&$d?)MtL}t7AXKpOt05wu<2}E4$8TU4G}x+}J3i!_GG4kIWQy6o2QRw7oLI
ze5$Eq9Y2GLcDJ^)bWdYJZ9%NVgrF?mjm!2mdPyoOvz%bvkuU$5f6v9j?~JTXFHe0u
z?D}8iqqtbuTW|fX?{1YZ-SL{w&cepZz+_W4M{36312<CFm(CSap7ig+zUHg83|G`&
zDJ{{td%9NrcEqiid=<^LYmzLZ`E9mu`|Xe$9ye2rvBB)+r&n(5TbRrlUOLo%F*`Q5
zwwk{@VU=k9x2dmBo;vr+@1#T{-{p5+ua8ybZ@e5l@A$So9NQkuk@TIGvutzNjjW|N
zd;>E%Vmx>l6x;*8r9I?iP-sYaV$fmY#&s^<W`FYYz9KumJ4(-=1~GVUW4yqB*^W^v
z*~;_w^ra@j*PPZE8YXbaurXZmj_R0^!OC!$*)pE(m{9r)&+FweZ5|1~BkNa|mM+`5
zghxzPN>@(H;_1qN+oy+peRH8`?FDJ=-hHpHM1S{v5_PdPZS`AgCP}s0X)0>3Ry|Z!
zW$-ASmAQ3;$jM3BG82tb<n%eYczxb{`S#?-iw6P<B76T#Y;LdCmiBz3vT<&fe$E$j
zH}7Qrd*7}t^eRm#J@@>R@9y{dzpsX<hnp?C7G}Ks(G=~Za>?>%2`b@C499Nl+qn1p
z$FpB69^W)$axi9Pu!uPL(J(#!ZDW?fi3y>9FU^zMS9Zt#{*mna6<^)z`0f9EIC}DA
z$jkqKcFWgWwtao+UoXXQ$!G6(Tl-IU8Fd&kwnp!ax$yE^$Q@y|XDQRBg|inum}0>;
zEj3JANYH@2)J>_KAz*D&(aMeYD*kkS^$zYnHmm;k`?|03{~qbTvH5YZY<cX;u<|z&
z+3QQDgzfya+HQ94KgNg|^X;piy!e}6d;ij@SKt31*!|eT(^|Q|{-vQ}s@N><>Cwmi
zRur)cG$u{ri*jAS!PvukY{GO2tGsQ~=2=>E^0c+Lo#dajSEF-M_{Ev!dmhW$f4yw~
zmgD0OVgHidcOOj);yWPRZ+owQ(VXYDe?A<p_x-%!A@AG6>l&wC(UR9?&OI?PCo$7e
z_QJjo_r4vlK3D&G^J=E4Y6o{{*Dx4dJJ$K|Pnv<c>9bQ;LiSHrS=sq3>rLORk_Z-o
zv@P}xe_E6!*c+~-{9F`Xn7A)Dy~^VL%w4q={}U2__*TDII;o$9=i$1Chxh3$vHJb(
z>E_1MYnK*lKhKx9Ok87G_q)^h@_C;(AKH$qHDoN_c!ni|TeDFqf#KMp4toQEo^`KX
zSx%Tl@Xb489I03J^kP$XnY1FCfPt5I)Walg$El6m+D<4PI2SuLv9{>|)2~x2dhfl;
zsxRGqJwawWQ)qOdw$g&=zLx0c>p4$62&%s55c?_U<m%~rPTgy~&12YSbM{Ks^Qb9N
z-jWj?pQP@8bXwv06WvIby*KB-)R}*?=m`TuyY(FB)mP&(&U;$UD&|UlD*HDjXPNbT
zPNfDDxs%h&zow^Owwv01fbXqt|GORa<~I!7Opg@FO;KY|I4jlt+52su*{vq=1>DOV
zy)>5|ocKcA;JBboh~$)Ri^3l&A#EXxVo&zVT0dKQ-e*4d?2WwF!&Y255q`X#{Ttua
z_8qn^ckLz|_Yzg#b86Z1H*0fN$8MLsTU#Nqz&VhsEO`0(dl9dy?yxgF>EXWjF4A<n
zq2ZPYy?%?si`^yj{c9PEB}^BDxJAmZmyyo&xxec1w;$8^q`ogvHJWMKc0ior!IYW}
za#5!RPXA_mf8SW({`TGb?|52G{P5%lGy9JBM^3Lz-(Qo-!)P<FPo(JUpT^zgr{{1p
zTy0!<clj=>tJ%}9g``bUT)bAfAp7apQ+Etmm|U_~{C~T;^*8^nsdt+HzxejS)Ow9s
z-bMF=w~S{;=IAtSWnqZZtoV?e?{Y4{;Gy;D<;$PX+a>rt@0p;!?stJk>8fwu;`fch
zicTH;XD&PE|FNmhVx$wa3)ru1U{*gi?{Ca}{)CMIIexmn@%sx4QpB0|y!-ci_0>~d
zw^xR(`Woe%dh^VeUboGXt`o0SB_-{Nlh+XIx)mj^F#Y`fvL_r&aXX7teJ{VhzW%-a
zhW{THIwvPDzW@L4eS2G5S$9K*IXfPIt6FPjX?gQ?S<y~~E~RrbM9i1(-yqNCsK>MT
z;lqXRfA1?di(V@}uYTdxEYn%DmnOaJvwnBtXPu0?vGL}P0|MseW`_)_zVD7ZyLoBu
zKRZO7z2pDC-}7reX)3xtsDAzWbu=sA@9*z*#k@Tyr9|G!D$l#K!_d_9s6=t>^bV`L
z=dN5aeQEJJdv)LIpYx8ldMwiL-F)Et;tll=|LoK`eQWKvTd!uluJl?d9$#~CVo^!W
zmYX>fw|1QQY@7Y|)va5`_bayr=(q%K`G4S_iKm&g@7k~Oe?Q9i@$~og_D}V8O<tc8
zxW(%3{;JZ<vSpHi%i1iaCS3n$E^A*Tue3|O>`uj-q`Dn9;$QPs)!cQGb5zRnTle99
zb(iP5TOSh?^y*#~)fsG0Ui(_ic5cRgp(S%GJ}&*4veVjYf*0SU<4o1wx<=cq_fGs4
z9Lo1gd+xue>&vV*2o(8r1Vr~WbaXU0nEz+^#Sj-5vFWXTY|YD=(ogp?AKl0mk)+oz
zo%sAvkkNg~lAW)XhX4QK`q1;5XBOXc4#~qJf;uJ7XI;1Zopj6pYt7`YKE{mtpLd>W
zpY}BW=51#*%{6n!B}47KH?J&Xnd!nAQ1RAo|Fp%2qSw#+Ir-yX8No%x_dk4lo4S*8
zi?Gict1FvdhMPrCzi$5A`M$^DkfOQj{msfUWmW}_OU+*0T4-fv?rHFWTPL0+cXq}+
zwiSj&6EwRkueS!xbmcs=?vMTMH=CDkobRBxz=matgz?EYt>>!t+}w2abm7XV=gg+r
zyHaMeT;trAx#-28FUw~cYE94An)CMWtAc7BaUP}B)_>-j`E7o>TxzfTE-77i;b4i2
z?<VszJEVSDm~9-q`ttty(-SyX$xV)7b}&Acc8aI5P=X<+Ej-%ze~3YV*e*>iZasFF
z4pRe$)e9d49BuWPxGh1@mu($C#{;HUN30k*8Z%v@9$Ec8KDF`#E9)dJJ%64rMu!D{
zNoI*hKl^#I^|?xWU0ayZh6F|<W{(TuHQP)x*St*4WV_+LSbBE9j>-N7oPr(78BVDO
z1a#VRR*NpMG5TY5uBiUg+xy--cJ2D<GR>|w=}GR?Lnm(^zkl*U?%IsfeWsiuYfbh`
z$*(N4UKSj`f8Rf!C6~6oD5{BG+dV;`sHJVuQ4ZBZzsv9MUTtDG=lh8*onPMliWNIj
z_2=tKQQNKiKJ|QlV_W_HX6)VS<45|U{&6w!i5#1K@z>3#%k|I4cKy0l8gcY!b({ZO
zsr|bpw;o>O>hhbd?@H0(&1+}wJQmJ)z(7Rky^KZG@e{E>AFzBdGKf3#)UM!B`s|Cx
zp6~mhZU5~V|Grm(FX#U`;{PXp|DSxu2NU&c>gpa&FZ1zfN&M02UsII*zW>jO>V4_j
z2iX|ix8^m<_w-y{^lWPV|J(lcKh*v2)@_JclYZuHB)8N=<|92DIjn7EZp$u^vnyU^
zZCsnXp@?b0jhvji7xVvK{{H94%ERq^|Bvnef3@}J(%Q%E)pysmy$PLv&aD1Fhuhg>
zRjW12diw7azB)HOt|l{i-CNeUTig@A&9&dYv3O6x^Fn)$M-m3lCn}}PvS6OTz>(2i
zxcJAR)@$POvjYQ+Ep~0Y@+?m`^xf(gXAU_0<y~L@_xiqnUwvNt*E|xI|9Qfl;lWYy
z_&=8(_ZuHkm|p$jAp8GW&;Fm@UH@f%?W^aftc%!R)oe|!7K)v28f1L=zYc6Iz=1c?
z@w@KW8W|Wy$^5^NT`wEQJ@ehyOK}RdE*ihA+lq|uUXa+_^{dHy!urJ@@60(MrQm(W
zAuZW$U9<hp`sW27zs;T6`1R{iW#{U;PrC9uZdrYfc+SKwoc8wSvnLlPR^KcCbeX^W
z^1Pi3GuA$Oy89#dXX*1gU&Ff&pF36b?aNeqTQh->uKfD%ot=CC%(L#3f2;cT=(U%}
z^KIm~(-<_A)i$2-)TlcBZt`~CcUfQOKjxU%qW7^|d;a7_fnT&m{jCpe-F3G!y7;X4
zv)!_79DFUWZmv8!^T6HLT;g9Y|JCU<NntZj63e_I#?&ss6v@D{OZD}+7t>bDI%Qp8
z%F*hI)-Qb|UOrVl>*#i?JDiu*Zf0!zc*85BYFZ}mbus%{ll8hLb4*wkw@NsESK+R8
zIt48&m;S%}uuRuw+H;;WUf-<?f1Po7z#Vq_^oa-_mdK`!7q9n(<yXHv^;l@(#U)jX
zPru^ZD71Qq%S6VMSH)LyEcWX6X0Dq4qT%w^Uzsckua}=LoTGk9nPZa<Gs|nuriXJ@
zDwOLj$?Sf;N%%=n-R{ZtY(+JSk^bU!>2quYwC6BfI`vI4pG7~)DEsWzGffYl|FV6z
zyP1I_fuV-Ora@-%b>45kUPhi`xb#!1{!_++-%^)vo`1Yg^g%iI#JMsPE@yAd=Wr_M
zzhhr^`^M-0ulE1sU{Np$J!BI(Yxd16b2|5UNO~RGYFzwOHdJXtkE+XN{}`$L`S~vo
z6x1z}T3^PX7?o8j7IpgkS)H?`GY_jKl`8E2T>87anti7_<4$9njjwyx?7p$Drtq%D
zsX~Txd)`--y@>QaCB&dP>+c(t-J7<3etZ1S!k|R=vr*o+($;R+ec{le#|3xx>`^N2
zJMr63m7U?vWCn#8P1}Q~{K_|;-TQOWM&n7T4fm?PzY;$u_xHfw%*FK|eA&<26~(D*
zZ98CTwcfhm#ktN$$#E-or5GDZ#N3(D^mQ&f`}e11{P*@&Unsb-N-1aCZR5?KJ!SH5
z%E;Q6{h7D>{k3T^Coh}G%1Ks!o_(K(;cZ!VY3bUFH*D(P%~5{(;>M2;Ah01!tLt&n
z#ub}*8Ww4Ms@)%>wR2y4&+$Sb*Fd}Z-HQXVpH}6qzWdGg|H5`TpUWm)$?jG=V-`%c
zs($yTS2{Q<`*`6bm6Oklg@uLJCkfns_I~nPiEC!Jb2gv7&vovnyWOXU_W!OdfA;+O
z$*7kW@qbT+r#(*#SvLDDn^M)h_j#$m6_k?i`u#ri^IWgA`H5S-y}g~CvUB~Sy=I<%
zYGy9o?A-kNb+-QAFOQBLTQ<RnqbYCw^~~+%Z*SFp{B%_R-%at;Pd823bo;GQTcF5X
z`*OXmM~w#$nsjD=jaq-bdvQie%9g7+t%+MiHM7g-X|q_)o4VL;*S!Nj9wZ3=T6x0m
z!>#Z6nH@GC9-7xYUi`oGRrdArC#nTs1XYr}T>gGpx<2Of=XU{%dQ?*r3zgs1B?hH$
zi!Weg40<ad8vCw$wxwmJ`rbb$j&>wo3jew5{@o6~XDU^95;J6`t!J|e>rsqkQrflC
zP3=ZiDrZ9>L-xw8m)@^wW7#}YajkB|3CU<4mt&I4e!aTBp8I6cItGTvAFf=OcH6Jm
zG-qA>^?fPV!USiuo-U3pU&y|9O;Fh)kI4&V8TpeBGrweF3NVPU`MG#KBSXn6_4oDf
zqaGW3daYi4`PZwZbKWyM?7tVXbBF9#v*^y}30GN@GtwL@U;9h<)xKIL)hzRwW6_B=
zMOM2su61#&y9$@xzIVs6j;CtN%?zvN<?Gj7IHC8lLg3i9J3C+hyJ@fe^wYc)tG7$O
zG(A10u!GO8{@2fi3mLZ;t(zQoPN10a(}Z7p>pH|@o{0u%MnrDSUd{dWR*_=-o4DyQ
z&7s|%*HThTYA<LO<o|zg?mF{<f|ra3_id7kUB4r3;qhzAMv|vlcc?aq7F=qX*m$)g
zle<x&-EobhFw>;1H+mMnVNMVDmarz`@tO1!EM>}~zYnGNF!O!AwC`}|iu9GaohFR#
zFSK$}Z}hHJ^ALK%XVBNCuvy}pfTRZ-#{oeZwpooqSA189oAc(LJnNKZcv@j=29E`k
zt>4On0f`DH#SPxvZk-@2Uu*H6kLf`5yW0QnZU64RF80OrY81zO3!4+%egR+i__$9u
z)6Z}5Ub{ouU8L<<RJW-3ymdQT)4b%|nN*mYo1D745)Li=`p!+^Z}H{l*REglZf1RU
zA#ID%)+Mq1xp^t~XI7WJ`*X)u{r%nT+3~A{y<gqjnXVtdd(RHTT-!LUE|raEORrjA
z*nM$E*3rN<m6ML0xa@Z+^4<D#XOA*49Io5Fa((!86=9VvDWPurlv|FR&i?D`*(zUm
zn}7c+!OW79FYR?7*zNz$^w(Zm|24es>Gk@**X{p(>_30z?9}eo$H)EWSe1UN-gfEO
zlE^4|i5J_<^kQRf8teVGt^M{VNO!t@(1%u*%m6P3#zRddD>*n)_I>(sWpR95-y@&Q
zzufzObpQVTe)gV{mv?R!*MB-bUvgDA8~f^P?bBNu8{=+OU0uHU?0x&5&)L`4om^D@
zJ^S501Iw3{>mDEabZC+Gj^`EJr{8jmo3*o@`u%;;ja}WA3XK8^EE2p^QoFmo)6Z{T
zACoU<x6S?IsY|!gN?%-6e_Z=SS^nRx>-*z0#p?f>*L`l5|FhuruKj;+|7T=aB4YpT
zvHiZU+TYhd`tdGVc<RQlD>&`Wv+DTe?mZxteah|C#i#1O*YA9LWrp2@x8Z8RZd3Od
zG5W66kB{9Y)pqRr&P{D6m<$*Kx-1lpf>xH=iZQn=EOp6SV8F%D%$&^d>%xnPXG_%H
zWIy;(vuT^*=NZ3$J$m<Pq0_~$Z#|YJ6g}Pf^xV^vQ>ShfeR^d{NyMxR;^%FCExY~x
zUhK;KFW*&jCakSa-nR9_n-u<bn`09TA8_y~Mf_ZMTTZX~sIm9_t68f0nS0s8rS_~5
zlZX$>2~5vA{YdX>qH&v(q^_g&LBBnDkJI!%7_Yk)U9*7amXmSvoW}E-`V9<9+@D14
z|HbuH3OF9zn6h#4hV>gSH<ayYxGry=(%bpTb?3e7htfs+J04U;Z>e7PEOtX!_S)aJ
zp)0*K6O|86a-S}(FyW{e=K(<x?HB4dID~_`pDMl9<YAd&`~SfYYgPSsHU(b!dp20D
zpI`s&cGI*a5;C%q-!@I3a&A}RogA~|^HEHVCg##ppY4|_`*rE=i?5x=9lWWwMIE0+
z)l_`^W<BatKfFY=^<u!*Ia_b<-t$~d{pt<Ao9{38^6uU8@yvq)b<ar)WAtz5{5~lW
zX}di6oTT`pS5vz^{{-26nCxb(KX=dLUGp+lynLy8`b*8ih*f9is$P5Mli_OoS;TDq
z>Pn}gg<WZxH=h)*__6TL#NCXA-#b5kYh5}+<K5ExzYagQIva5BM#0p?If4sVXZ^eu
zlF?}Bv*oGG{!ceT-yd4_-g@Vz?bhn0Q{r}A;}Pza;g(T#Sh8kD-ki6~t_x+$oYQ_A
zv~f=Kkx7St&An0{aWB#B=KFp641xldO=`2Zh{WCdQ}Tb#{Nh!OI+k~~94c8iRWKlp
zA@TE}OK(b)U#S=-I~mAXymi|m?jxpoHT-n^teT6(7Vh&6Gc|+1J(@X{+c^GSan6>?
zN><(0SrSR>=2`z(T<#ri^W&O%?X!>mWzhjAp0A79X>-?iovg(-<=yW@Sna2<1b+Eb
zd|qEyUsqSJHBp4carxy;v*@>Z=6y~ncZy>bQ`cXATUPDu?Hwp$z0TOwbnB)~MrL+(
zUtV0a-CZv1u>Zb&`MW!J{?u%~DBxst?ltq*vfaf`UxglYm1z6g`0LasE{2xGKQ9*d
zzq_|JJ0)dFgqA2*tB&vadA8LrFFjrQbg2Q)Vgo5jNl9tx>d&+9|G6tQ<@TR`woBTV
zdAHw8o1MGuXSV00Cl}r2|9-pd-{04#R>;H9aX(q%?yVoT<$q0U&WF`sJ^kLU;&#jj
zX8VN0RulKm$aed_|Kq=Q`HIEb|L>?+WPREHZR7dltKSA4_0>HYtsRlc$#6wm?vdp+
zp@cIG3`b7qnST&}_H_ye!<}%SZ<i)XoO@q)`r)aCiS-*e7}Ns8BsZi?QS(;wvHpB^
z=J~n4O007j8I+xv7!nx74l+gDDKcX5mt^ozX^-9{Yrb}h4r4>5YkoBgL%@!$2cvdB
ztxj#YHOuWg&z^7bd#<j2p1*hQIiG*G-aHBpUCljb&W#BRrx^Eo2z4%W7n6``6HD-B
zohvYr(K*2-Cb#xqf}n|W_X;DXh6HcsD-&367^$#(I~?F(Xkam7<7jZv*~sJYZ>i}d
zRk3IWg?2%90S<;4LJR`z2^CjQCC&UfXH!d$nx-LpbNl<>rsf)V_sHz}`D1B()|Y9q
z>_tsNwZV?^+k_r4a0onH=JxxV^N(n;py>bdpC+-@Msurq{p0ihm2jOyhrzvM$sJAx
zukU8n>Cbmd&o;cwQsOOLae7UycgGBgJlWjW2lVCbcdNepZ?yi;zkPQkS#C@^sB7#k
zwxzMNvHJa;-y5f2pEAGl-~O71f2Qy1+B4}(XPEh>GZ$X8?4K#Xu%LYPmy35oHmJ9?
zF`ig^uaWUiSBuybMh0<44iP7%h?>urnOq7wZIV;n7$#Wp<i!biuo$~UpSw4wL$Zj6
zvEd;H&)L({g%}uQ`sQ>9b0oW_RHV(=b|z?{j`{Pi`G3#659bQ~VO{X;&CT8M#p{(_
zmwh>3_h#|`@A-e0CFuBFcDMV#6EtLdfAdNA`giI6^LL(FBYm{<{m*s1F}HL&-fd)_
z`rGfFUDfS`l}`kZ1m58e4U@cMZhPOd{NJyepJ$sd+Z?yu!{St}`|TMK{7<<WTv=2S
zvIH1Rg6pSWzWGeQk!Sln#)$01)Ac-(3>=zq^E9`;>t4H4p-<`948vt{>(8G(+uz%3
zHrx07=UZ>TH8Qh5vWSa~m6nyAIeWJD^wU$bN=xhhrrZ6Qc#!kQUjLd;pRR0em#cYw
z<i%d|b?fHUK5X(8X`ULibAS5w>gTe|+vnfdo*u4xXU_MfB8S*ZZuQ>#fBN2R_uFMx
zOZVNspA)wEdfqv^zi)q67hiVpXjWX}D&;6;eWc3YU16F=6w|_*=0jCsQ~Ni`aB-Z{
zc73RswK9WKkVDDWiHSwX>6e}P_j`BV-6{6peE#O!SI_?Zy(j;B&S_qiK!Y0_?H~8p
ze!G|ccI&g4yL0xx|7H69p8fx+*7J5e-}uzY|J&ai4vRE6E+>81eEr{%^Lzf?KG$yg
z=4kQ!@`E22yYK${@AkUg@48Ow@BYSnecP?KSxY}1Xy(tkwd3Q=`h6FyzFyw{`Pa<a
zlbxx{g_2iAX<yPwRjfRidhmJvRvwGS<Q-GE+l)^!&+}k7`iQgd1mmG6jsHHhIRrSc
zbVf++RPS}txPFCm%j2z$nqPz}?p+GdIU%8`T<p;p)WOIvkRZyW5FjMz#LAu0^OR4$
z)V1j--*v4lx6_Z3@0Ra-_x5@IekO<Xf*<GYzMqcXzVpP1i|f43c^KC|dr??bU{f0|
zf3G9t7(>kpmX57w)DHH|H17>plND!hE@D`~!SK8C+wy6<zUzGJpYvknJZ0Z(<tf4v
zRhK3h`Yh0RJ=^Z@-{5U27GDe$7Mx><o_*<5MxN;Z<F4;#<l6B&%>4TP|DEVfk6i3G
zvP=;EC?sxoqSly+;Yb(fnFRhsK?j~j4xO%RULSe$@2okYT_pD*iL1|h9e20tMwSJu
zOTC`hGGsI#D2y>^*tBSG6T9QJHkG####1;LI7J&0U;T4nbg19UAkUI`u%M~KZ=J%;
zjfMYN-*-*+WQbJX{cyT{oc-2QT`jG)+Mmx(ygN_Qfg`E4hfzT&@Nmo`h4n8zKQ^!k
z1@gEnBvdG+xZK-pnpN}v%$Z{I@Y$lPG*wi@ytFM_4?119)~ot?sP?$OOqOa_%Y`JS
z4U_jq$uI7g>MdO_c9v&>8%sh2mx@dqJCo#TA&~~%D29@X-1EW#sthl<je_)lo!6gl
zS#QiBxbxqyew&gf6Z^bd6*vx-{az(Hv8=VtH0^_aCReQ0^_L}ek4o29ALNevz<>Wm
zN4=h#)U^&lWw)B!Uw;2xU;8%OHE_z){R*>vRb}7D&dh49_`FOu{k{EaA$!-E24(*q
z@baIz`{%`}&Z(C_P5#JpVD7v*jEbAZm&{_25M#Zt!Q-<ej|)S{xeFVV&bO)=Pc1P1
z_*KARhVcwjV@rRXT?I*BA2D;Mga~M;3J7x8cxQ-k%eb_CY<CE#U~pZ)Si!--dnh<F
zLYA??iqRqPm%;^s2(jJ8S&zHFy{$W0XSFz+fx&X?pOfwRzc*hM){d59aa-5fIVbdj
z$mv`6J~Zsu8aT-$v#Dvuq{gj5PgFJ6pP0(DU{QP0)mt|6o=X2L>U2oc73bU-pm;=R
zj^%RMcQ+TdrE)ymlA^?rz~Gyezhwi<{6bqr*9^aX8OQI{ulM=dv-QBwe}9kv|IzqU
zUySwoBK4)#k*~ka+VG7xnB_HhiE%`;ho{S;78&nzANY<jFg*<sn5FPRuI_-=SB|gd
zE-Mz!+^%M)`KYuuE26t-$Igc)v9>qGtUjOpus`CzkzS3m=ePXd7keMCuiJF8ZT<Wm
zFU$9TN!L!@zI(>e&bjk8N+w$}b8xg7Np!IKxd;j$nQ-DlpVU9WhF$Wr1eg{COwsac
zZPQCu;_ygPzh=y_^QyuE5r&zHVJb}eNiHWmA4oK8@49}T>qC?~Q|rRErF&RbUf$WB
zd{}6A@B4p8zpEBD)tls3o{p~n&MeOm;5})P&Zk9xCd&U>xc|@Tew(|WuJ8RjJ#YVO
zLDh>2XCGVe)#^`44b>44@4b+B*Qo5<zhiy5fm@f^UR<7^xwSfP=hSsu*qR+RHl1v_
zT`KYAl4zjqreXy(2A;=h3{$d1ynp0OTE@I|is7-S)l)7-@$0u7T=0L&>Fd(Hi{1Oq
zoH?hbtDAdwm+AS>UQ0La*`jkOP=@`Qp1yuNXodcpH)nLW-!Y1ue{*lTf6RLso0^Qw
zt;WW-wqdr%QyWj8NZqO5r(rw)$jc`oxkW}<D$i7>_i8_^yDo1x$@Y)O?-LuZmW6d~
z>qx6wXE?!PlVjAf`y1O>9|+I?aio9Wx8uD*UYf_xoM|+)|Gvz8@AJFwf3^Slb6_HK
z{?E<ZuWwu7q`mwA&r?^%QxmSOsFb|N?j?3^M@nJiw+7y+8A|$#9`p(+3RWCy$k4dV
zZ@T7&_uelIT#I4?&9B5YJbZho@PLuvWCqJ%wIGp6jYVr+99g;+Ffea)@Zc~JQB>Gs
zwdcm?sV@E@Q#lUl#g^YZzc=B!=<@0-p7MVmCBJ_uw)$63w8Gl`^UNMTIl0{<E?BIE
z)iUs;!h*C4tA7*S*3O$Q+2WeY;GxCP;%78pC@#u#x|ngOQIFFKmy{o8nm;_TYD?$S
zSe}2E<-@Pvm$|i1>{{m56=2k|Nc{cZpDTZ<F2DZl^u3Mj_v$NtuD<77d2vEp!J#)+
zatz^91S<6fHpE|Eb#0d8@>CJV1G8)<CLicNX;Bo!eprBsX~U`zzb7^f5#HAdRnr+#
z7wu8neot61L%(Zb+sgOOOb6r`n3x&<e*JWcVNui3#2PnQZ~dBc-SwJ1vzA*={r=hA
zt|a@lH~X#D?O~d>GC8f++^e5UI`|xEVdQRjSfZ;?F(KH$DrJR&N<dRg3&-JvyH1+?
zoIO&v?KeNHjGjER%0%q;$B5Rhp0j@6ejSgFG(SD<w|D<JeYu#hKFJJD#v8U*Hn1?v
zGmv_{a!p(C!D9hyg&8_J7%V*0G8`FitYSH!wZ62y;aGs@eWQPS=I_rcI)CM5TK9?c
z{U5f+*F9LhQ#(Rw!`*$07^5UtO@4CDV)?wV*k56(uV(M7v=Zfc{pertr?uKAKfjrk
z9k;*w`@7}8Pj=J?_L!^@RCeq6A$Roar<|4HV)q0qn*?~Dd$MR8+~BZnjr9kE#E3nW
zKjN7M4+tj4mVfAK^K(;?X!~P0*YKif!!<P@FJW;XuB_O53QEsRKktwE{!MA3>06$J
zCgrI5b=?lv<lY*!T^8W!o|nxgc;y0rN5K5t8D0&`+b!R&xwEn2&qbry#OGHFv~(_{
z3OlU7#kL@#!!t2st*}cs3sXbH3CF2U*}~sDBqW|44SikBdf3x$;+o25Jj+k&u`Fm}
zV(@C@;g#XA$;f@=mD8g9NQ)t`Heesmbd^<$(t79K-SYa;hEH4cY+9pZbM9}y6?d{*
zuIcFI(iLsRAq5P5ii!*qnqN8dvK(IQ8^saSx>@JY6)`bsmUETUk1}N(R@0cG%TTb9
zli`gGgF_>4jWB~o`>W1V`!^mfVr#e|%+T@r^|y1s3`16~`N`WL&>^8DI=k~_MtE`3
z{!9LIqnCgA`S<v{S+C{n_U+kl<LvQcIz?;_Z64P?iE8^NXe4z^h}(R)gEfv>V=61d
zTZuyo*EBe`yqlR8Ii>v@qf3Vj!*d<x$Pk|XqFKD3zBz@Z9iPw8;CPAs03XX0?zT@1
zAq%d*>UEytZoB5)y&bQ&>i;~cyZQFKcQ<Nxi@1I~Hox-m{Mr=XExZ1FI&JsSygqns
z*!;Yo<$E6UZogl;-2KjJjlNl@CW?A_M4l_1Io);sPL)Lpd?5+bcWE#3RACBr><kKh
z!O`%TQ6p4~T~uJXgNoFJJdyg3YZi%EK0m!lKyYp8(xA>o794A~9yE`PKm2sD#;dQp
zCQlBIoF->o7L&R4QdZ^r&XBcX!CjM7X3m+j>-D?ct2~Vi4J8@gp7WaZy-9;>(G2g$
zmS)SI83_tHalY&PA{w+}ip}*V!;_~jJ!N2$Zc99p_$2qrxh}@(ty2P*#9sV2Gke|M
zZ?pb?kp2G4e$UUd@_(B7=bhX5xAy%0ADid@JY&o*G_N!L|L*#~*7NIsJTuZ*oR*;-
z#mXhcleKlPx<-xjxo>WrOp-#bZkG$@pPqSMF=C6jGe_IPDP3)OvzI>ja&sN$t_0I5
z8(8^1G_X%?Fgmiy%t0VQM8w%~N|VqRtGfGJ;?4$^{eAcG<nz$^-;?z#a&`YbOYnLA
zslETsrOE5%Gw(82O`3M(^}G!c<%O}qv)lTo^RQ^Nc*U)@k<i>IwRE}h;&U0XpI5OP
zow%sYDYdaJ^iV_cr`Og`c;2tdUy&BKZ{yee)D<k2t_<_6_j&&GE_+u~nezJnu9R7_
z)-^x4m;1>S-8{vnJ=G%WZG@W8?L<~R^_dS!POTF8<im22AwjaCLNVctHP7yM4tAHA
zHb09nmDtwkc=$Q@lGX+VbA|}<1*Wl{B5ie71azIE999LqmWoU(U3fw?nnA-hf8`4H
zUa#8QH`=t1r+u?Y{eJo9x5o3fyGjZ)-;1B)UemSe+SHzfw>Ndj*?9$qXq}o`#PZga
zrB#SQ#pQ5%#B08Dbrl<27_OL3RqgKJG})rX9sfkmVPavx#U-74ZUjiLj(NBFs*(&h
z!x9&jO)I~!JaK7t^4C1LOHWO~skXL@RY9C#gObsl>1(T(Iy!bZx!!t}v25GJMY+;?
zH$F{Kthnp=e&2C9o3cMH7kyuAGG??hEO@%IN&f%IK(El%SKr>=KEL!@q~ix4<70yV
z7fEDBD7*DY7$zO*5d7b@^X0PH`|6(0J#YDb&-8s?mLAr)wfwQ{`-;PF%kRGw{2tVG
z*zo8rBR^R?o7-#hGp_YKG?7ht=`h7;;#amc9)YcvWp*d#=z163Yc*^vT57a{>5WL+
z&L8el*EXN|a;9YW-MGxHJ%-ia-|hX=r5*R}()7GrTRQjFpL%+=O7+z2{Cz+7|NkCe
zeD3U-b1{WSpMI^Xy}s_Qb@{tFb7wMs*tUJ|+spI+m2AE#<Db>4e`(F+>8UX*uVzh7
z&9v6G+;i<%n^>dnn!>iAWsH>`T=5pFc3q2?Oqw!J{MOx{e)U<Gr-jrg9^Jes(eU&8
zJ^%m8|GDr#y<=V7#qPSV;q_ZDR&bqs{NB}tPgf>WSD#TJIbo`W-P;q44jfJ@4tt{{
z`?HrnUblZC*V^@6=PHg$CYDru`u@67{^b|;U(;0gpG@px_%_4m7}MYH(&u&b^ur_P
z{d!Tqd(Ov%$FuLR*Zx^?EypEjVrGV^5Qkfj#K$)Vmo~scTzQ}RkNo{#E^ohEyF5J6
z`g>wTI*WjD@az*+fA`$J9u>YybZM!+>=(AZ3LY%?y2Z5?$V^mcjr#oD;Dcf#M_izz
z2ji5i5X~1im*{XWow7A7Q#QieD|2n<ioo^E7RHj-KAipZX;a6Z-*?}C()s=E&B;w`
z!q#stKfQM9`r5aB%<OX3g-Lmpl`jvn%g>oN@8#Dj*Zi$<^1_|bYvs7F9y@kI<nBK&
z8SOR>;RT&*n?h4K+HA9?s%$#8d(r*;>3W+zMM4hy*=fYSv+QT?%_(?mYF~VIYyPkF
zd*$E+_2|Cd;+w}ny$o>b`p$KD%D3$I5e{2+-C8tB@zLDZWxJy^`3;Y8S*s^#vaaE|
z?Qr`-#?s3N&66D36jxLf?V2Nap6eRhnHUjP<8-gg+#bWI)qcBc(~PEH_6n0ZKG!cj
zGc!{2>ye3zw?>6VzV2ESwD#Sdt(PT?ZEZK-iJCQg_UTO~U5f%t8Cb5J%e!IVvDtB2
z<cTw9);!)<zD^@1azpt%hbTwJ#2FUnnawr2uS{pHe)s*?-$l!{FGh8{*Hu9Lu=~8n
zVJUFl0M+*M4lIez+2t~;#Bzdyh|mGu60upmS;<OidSSP`@2+tVYhCDhrg%+*$ib3@
zyA#5jWF3|@ZDPz6Vvt)FaL)bH(anC-mPWl+;ON=Pu;+7XWZKN?T>@P?r<bLtJ<_nM
zcyZzX=X2$4jyr09Z(F^-?&6s<Um|~he}8jp_KtbV{xUm1E}N~UuC80M|9*H-uXbb8
zS5<4vrI$rHcP&~dB&#O1j<N4ZI7`Oq<j63Oz$=ful52dlH(z?W<<{Phw{)tRj-Lt*
z4KsfyADUZy1RN(7Y0y3(G<HhT_+$hH%yMtVEV(;1tb0qp_S9b$TNf<SIbD~Xu$E6r
zBDZCVxMtCF?|4qF*Vz(bY|=mP*MzUQ`uflrrF)iXfn961CQ4MCPp?XtyKGVjpS+#S
zv5)6ut?fR3?B^C}P0UVxI?-Kj=gVWW<!ZlNY?rIraQEez`E%~?D$TCmD$C}$bdm`3
z+|*`;RX%=x>2tPKA1|GtU7L3=2(}hr?V$+Gr6(k&|JtJw6Zy);RBEe(q{zDKZ-qia
zJj;B~ttt7v{5*rC<&$1;N%r1InKv8aPYJ_E)lDW5Z*D!-;`^i|8gz&w=h1>sO<i?M
zLPahvnYct}uXKvzm9v)|C%SL_wPw*uqv%wx$r@k$awH_8H+^=xm+|pQO{CMmg-0L%
z%Z!MMl9HESA2!)W|C3Fymvpwvk&L%9ZyF13xfYfE{;xsSdCTpUr>8mYzyF?p%A!2b
z-rmi-c4;XoCG~VZz9Dh>_1Ey*t9O^Z&DwtZZ(RP5zZ;f`ZvIkrSAnBr%J(>zEn)XI
ze?Q08xPc)cDswHP#q%4RFJ=9Zy3x?O*@RW#=*A9%&j|(v=TtqnP6|=H^!n@kb^AZ7
z`{&)=v~};US*bt6^Y)fzr5%gfT>APOxBiX?hq(1_?5)23?(XiWwNLx&zWn+*Sv`Ae
z)vGW@4;BRtmB%uR0#@c|c%^ThXrsCJqg=o&4dq8GET*&jgtaa#O3hwso4?x5XN_{1
zRkG%1g{59$x4zk*{U{603-@P3+rQwzuD{rE;_vtS`?u_=x!5Xx?e%@nncMOsl{3!v
zcSWsznwDBqmc!ir_Ip>}a&NUYS66E-$=W(Eec$bu8b_z9Y<RS5Z`|In^Ot<Q(x<Zh
zJd=KGS)j!4PmvkdH=p?OWy;2D#@5egT(6nl_Ft=ekp|b=Qjy~-kLH};v?XZelgfPs
zS&3WsN<~;(TAE7mOq)JkT}|!R-^SvlTf-V`^m|N=FJD%F{>;xip>m#a_xC!37y0)#
zE#158*6Y&42CG7}81|Ik%YGgc_$2k^massP?6qBsPHc+NG&;uOIHP!8YUaG>*P^o5
zUXxm2(6dF)Rpor~`#r@=4ZmsrwzjjImztSy_Mtl8|C96oWbVJd`dZeZJ*Bs|ZT|N5
z_MXbq_iC$;ONrmDe*gFTy=s4v*5-pV`AS$mT<G@_++?Dzk-MrP>6ywpwaK3Kt%q*x
zQhNJ!S7Ff1dj;RJZdp})cyJ@9c<-#c23Mu*Q$O#UYT|p?pyrv^EO2?0bi~{cR(X_r
zln31Te&SJ)`d7K6USY?$sx*!%L5t?6%+yd)<OmQuCy~2V>Xx^gaL1hVw=*Lp1ROfr
zLeIZES$a0}E{muFb54ft=HeKE!VF2f)1P-qC|wFmZwfMGm|K|ewZT&Nu1=uHO{2ar
zukb2&FaM>LffkBM$yEzY!@|3RxRy_4TCi7q0gKJVjHOe!_Nt4We>7uZX~NV`&hz<B
z+0G7V5m=>hp3B+AB~F`pfA#Al|K9p$&$|{CJvZCF?7iUK$9d}ooJ3~o6tgubtekPF
zaDT$u1g$W^GY2ZC&Ff&7zNB`6kvr3Af%mjc)5D#)8*Den`~Tz-QHrxLvDzRd@GWVJ
z(D~*=(Tjo(G+a&TVRDpkzAvmKH0|=y>z;xPN=Y3TwN!tciT>6W!Y86sn6c!EO2C;*
z?3&IeY8EU=VqS2<wpvh3U`t?E2ZvYiykAY0Azm(10()P+YWur6IQrPUhhL(lbnaDt
zVB}(NuA8Tlb#kKNlerqcd>tZOY}SDdmzIc#G^S=OYi`)|d`qB#OV^%`6H&I6ixnF<
zT3T7W7I3g^VZSHkr6cLAsgYX$<VWY#qf__X{=D?PChO{DCNnSS9NSjFlTfu$UFlNC
z;|nQ!i!NPRx8uX4)#rD9y4|}sdu!D7eGhN>|Gj&k@y5Q=)4T8eeJ5XaHhbS%(>ZOf
z&PhKa3YWMzT7=#DI(>`g;e?w%_dTrRTtCGq#c!_1@ncPHCXu;UE}J;=1zoKYI8^Fr
z%eCO}1cBX*HI{KJ1S+D$7uJhuc?OBNPD?vC^)OTYEeVFoY3_wF>#uu1|D>b;$%f-_
z+UAwL7o(arBqFlc^5!hQD4^hL{M?H{L94rH#<EpWYv<LS{WQlmIy)z!bH&}f^vGpf
z&5l*Pzhojh(SV2X%B!yjZapkJy@}^=!3vLOmGhqOG~8xrmbOK&OX)nfeaSg4=H#AY
zJz1U^^F8IHc-UM{ZPW;A+`2Moolf_n9lzJ@_B(q%eA1IAcVcFx{jJMCe{b*HGWU}$
z4G~Wl=xMMvF7PbTo%5=k?a(T@TPv=ezx4R7WAz2cj84zPmAZD1yp)W0es`Sdu6JT@
zqP`dFo2?!nzRS&GW|yl!9euCnv3TCRnX`7i+qM1QBmIAi49_p~JoHH3=F^9VkNs2j
zedsaSwzW!u_4!O~iImXT2npM@Z5uZjCnwLIyy{vA1CvApN2;d6CAPlnN-A?5ST-J;
z6{K#oN7~4dL10fiL)U_ahYT7G$A0OuO7Jxu5^!v7k!&@5oS2-Q>t^p9=|Anw!o|(&
z@4ufOwlu&(S2BokLV?c{2UUg+HXa2AX08v1)jA{?790vpTjKVifn8LAU86u}Lkkmw
z-*KtQ;zdkhF{~T~3z%36I9@#b$KcnW5p_hsGJs9MW$pTwcKOoHa_?@&?EIn=S{app
zcIUqbjpw|=ik6(=+U%<OHDyX}#M*<F)=fve&hK8dl9@f2OYOAL_dN-x43mS>d@nSp
zX?Prqn=CPbo$;RMNdW}~E~ZUfM+*F8x-SbjJ2f<Gu}G<fwJAz{NKluVAmq`wN=eC}
z(RGe6qr(!Okp6|8JQIcaJakmV<tIsXw0m%_TXeytHn8DSfYhl8;*N}K8(l0}Ll0C4
zI!IsQ`S^&p$a_*(Sc0yqf&%M=rl1rql}C}6ofOx2u!?*QT(9wI4x`+Ku!}h|bIrx1
zOuN3xeaz>r+I3_CwA{PA@xs}ArGK5(<)fo!#kZ<vm!|pfg?`Uj%h$_PuxfVZ>a`c6
zv{^qX_05c&!P?Sgn)<Tpu1;T$zzh@Zbf?%2Up8$j(Ftpx8ql%lbJv14F@}aj#Y%^U
zZI=pFeQr!|jTU_s5v!p4sc5syRF#ya(dT}zGK#vs%dRKao~M6qgpKrx%}E=hB12`&
zw6s>ftNFuXEg!P@%#58UHyZHFQuo`LH_L^Qd10~BlU~i<X9qM~x83dE64c`OGT2e(
z)+_@~-b-_wyhG2O4*ETVD}9FdaXZcjHA1XyKey`N`#nqiEgy63vvW0X<}sK5`)6BT
z^L1Z@Y0~1Omz<(lmOSqcp8a-9`+dX6(s|<5OM{MhItbj4+A6fg!|9UGl+8IEzCqh7
z6TH**&iNJOb-pn$aYd&>&!Q)eFN-})4UPqfywE9byqfobZ60r6#Affgiv(YJ2~9b}
zG@(Pu>-SRmRelVbL0wanGPs=9a&XJd+2yHUxW+1K>CEu9nrG(Mnw7r0d#?*y>sia{
z^mt+5s{7iT>rV3M%d}c``Of=oa6#{T<}-&Wo4Y;SH@;+BwlVinseSds$mwtXF1!5x
z!K23V`hWcWDgEzfUOo4Cq4jO+?;)F4Wm@X!TZ&HLDm|(c(qUS}zSyB9=)(D>3QE4y
z1isESGx@-gq{`LobEv^1ILc{aMgzm!);Su2-yS$z)eZ@kcv2*yB|KB}?=h~avg$og
zPdKD3`mp9@L{5A9>(*1HyXypAC@k3XJlsE3>V}EfyUpkS?_c-V|NnvPv(^6}P2cyW
z@AiH*rPgAGNnSOF)$@0}*(6@a9{$ey-mho3-|ve)T4-I~#nGf;V3aZWwWQx+4=qt|
zsg=_m<NSQCOpD&TMcs3Y<_76aixLXemTZaOP?l{8(_E_Z>D&{|sgZd~-(^i+?r!IO
zv*5n|X(Ns%gPx89N&;Vg+a~uIUaJnDrfSUpb=kuDV1bDDJ2i>~FW$QHYHMroa;>Q<
z9L$O5J~!RuFHKD55p49B(Y@%yJ@>#lDpQZk*Vm+_mDMEOvE06ElhK#eT!$w_Zn<_V
z<9$q^h*DAy@1X|U?t;i^_o}m-4Y*uYyn~<5F;wGmPR<DwdzrwXz_WPyYkfgAHTCto
z-|hOAwcGy1=I4{upD)t*a>i42=fmLnv*yhBGxvVoeckv!kMj4uj&<*sxoNRkI9n==
zZz_{Bt4ncUXVa{(Wgedo%{OsW_Y#P>nz?-66O}8;S1rz`E}gp3Q)=?;+pQw!te;(A
zoAd47k2do?|8C8%YkOSu<;6wuxU$OCTVtm1H7M<R_VxOogY0%6*2sK$tX-V{|8@CU
zarg4DBP~yQw0f-0g-kI@RFo^8cjEN1Eg@3NwGJ+Lvau`3C3$DD<ophu4l{{Po~>aq
z5yoc)ikUAqHXRVC;!*AJ6k=kWwLtV&licEE7t5w(7^wKGnrN`bc!_AeZ#7o))(UZ&
zA{HZ36sDl9{q$1FnntU3{rP(y%zFO6Vyo3>U)!iX?-PE_uAgWBZN>+cK)xUcww6QF
zG8FcCrg18CG_nNnq&V;~++pE$^=A}yc)4(^OP`h7Dka56$Jf_&94AbYaA;&%q#&l!
z!2DH#Q-z_Dp@E5O#l8Tqyv+qpySVpqU7N7#fKaJIqXLUGgA3oP77K<;8L#L6Dz~nG
zb@fZi^WE-Ir|W;6XmsE8a^a@hQ%`Tdy|M4q73Ih!A<9OD4slB~YVAHmzT10g%fV|i
z4lz|#>%U!obnVrHYXU8e9VSaP9%|XhzIj{Q`bn1W{`Lr|*Ru7`<n*5^cbwr^?~--a
z59B-}uckQmD73%aShj(;mm%Wg%Z9%*uCW|=w`qclsE&q(cJ0NqxHL=cHM&(vfs)?$
z)1{egSJvKtF86B2>GPaTtkX?1OamWoyySoTR&(q8D-V0pd^J=~L<qggTKX(TRrs2S
z>MgM|md__&S*O*YrQ>>ky~v}^5|=~|wJTQ}Z!KXsl^^>p($&3F%35J}nQLR&>C@}<
zMXpU1T4l!kbrbKW$JS}9%bx5sdUT&}@#ac!FRiBfPW_iB`>XH2^%YH6xwm$an^tOk
z(LFt*Z)Izero2u+z54S}HqXyKiYwYgU4y<=-P*0trzG2bUB;|o#=~2z?DKL{{Osy7
zl2&ahy!7J8Ypsn}Ps`SSnG({}yD<Hz5{tjq)hlLP1)KYp*k4%6-_i5DVk^(;xgXOm
zOR03qinuTTB)arS_m}Qm?axPVq+B+L-?h5(M`yF|^(0}HyhRaN`8>D$jJMR5)Tu_k
zJ!`VsH9J+uOWX1M&ZL>&w`@7Jr77&zwpV@=AANM&9Qi!Y-u`0bn<p>l+_nq*<&~hc
z*ng4nhr0$BZkOftUcHhq;eP4=yTQqi3nQ|1%l}<Z=fCsq!lCthK0Zn-JuC3{)Yt9x
z|LX4uZMbJ?csH4IZIo~AX0fYfrs<VhMz0RU7V93LxOC?t*+3D^t%=dKMOw#Pn%2l3
zJNf8i*}f^~zuua2$gMXkXVro$zvVnxd_-;buD04(@3rdUVfHBgd&Qf=xjuc_IkigU
z_SCTad-{2MA6WKQ^*9#(c_*y#pv2N+uHvOI_QoV%ri!%+PEnjkvQrh7PPZv_KYj37
z)TB3AeWt6EdsR5T9K79Mp#DD9PvY#%Q*WjjUiXu)dvPMd%JY%+T&0!lo2%6oHq}&=
z)~TAe9R6E&@MZD0w|7g=z4;OH^@y-{|NTNIu49k6&G)|i{;d96Yxv(g{d4X9{`)mi
z+P>^T|EtpVL6sloz59}5QhV=)u=YBs6A4#c8&`#t=4^O1Azdbtt2j(4Zlcx^u{FJi
zW^C-5^7z7voC6bu1U!!=X0WmLvmQ}+dsJji5kEsG<HD`4xL)`jRP~J5>NUYC^6W#|
zRi<}2JRKHJ+VkG|(=DNf_0zT1yjtb7s=+W-s!_Kx^MUctTmJw0=l}U|+dk*ZeS6;D
z&HQyA?(Kem^0ZOkV{g4358my5|BnCC_B}t(Zm)m)?frq$*2GrjN2^L_8XYUxe`@X|
z|GXJp-*aZ${GRjc-QBXRW+PFHg;Q1URE8Ix7WcEO`%v&w{8g`PoYvkv`CHMe6K=15
z%UFD4Mc(DKRmXFiujX&Jy&rmNk<RH!9g8$B9s5$fcacVq;n`;uvzArP%Urwq>MTR6
z)1ORak4*JifBWp`oT98%Ve7X}i#}s_dXoajs;yd$VPR3{c2@0OH|5>;YDa-DReKkn
z6FpwI`s%6AYl1qpr+Ud8XQ;Y6?|WTN&Y37{i6vjF_S(NFx0Y4vdSt=Tv`K^g@4n)^
zH8*>-r{*oUmiRKWR@F0WYt-($dR<Hn*N#aAXV|{+o|fu=^M315*W|V3>kO~Wm^oK6
z-z+>leDac0kAD9>c>Vnj<t}YAj!9XiMMaZrpQj2lWbiFp9pZQBh~Z9^*VBT7uPNB>
zERuiy=Z@{>@HpGu<@0auY5gVpV@kIOyL|cf`}eAzbY9(4zhRYH@VZpJ4OTicSp8*R
zRm^(5uKM<$mB9?JzE*9&EqWsU?@{-<52EWU&aRIC+i&xzzV!Y5+6VXS&-7lIy>0c9
zyAQXV-?gmBIVZDJGv9}GGGnRD(U~Smv4(f_Exu?-hB9=%l3-d9?{TXz+0ZqCwRKM7
zipi%!LXS>3qM$Z~Ij`I+-Ydpf>zbqHT94&RbGRlLa_NgYhk34TDth4IsHDa0Wx7kw
zcJVKr{>V$0)8?pn{B?OGFLkHtt$JSl?Wg+-PEHe_^X_7&^gg>ETlGC>T3P2$WoO^X
z5|%WnBP9Hb(n_a0EGwBl1h57eJoVCgbo|5|raA6QYME9x81b?t1PE_r;kRwDP+*Kc
zAnfGG!l=mll%csJaMFCWq5vMrQ_*rM57pb&U0Slcsi`JbMZw@ALkw%B6WiOixY(Tn
z4Ht9*_CL7)_r%HS{@fqE<`ZRqNk0BAzw5oRdw<@l9BcJC6@FGXJ%qe}J^9%B>dZ%j
zS@X4@oV&M)DPF)_Z>_(MuC8ua^Y35nCazsq!hLG)efe>F?UdBA*%zE!BOjgedU&os
zrv3DE(XS_8KDm-$x#otmro5hr=h4kkPeg^B>(acJEs2}WcZoNGX~~DoxKBZ;e;OU7
zf{qGB@-eZx9uo@dZWdjXTDW>nSm*Xz3DpTx7DeTMU8Jx^b*quSoP5ciZ5O7b|K*-_
z_V2l~M>e<nmA(th41RNM=`YJ@HGR&T-8K<&dN-_ZPWibaeO7|WM+t2s4&61%SJmUM
z8Z9gA>~?(<bT#eK+=%d?hq0C$z8`IFdGU0sq~My2Jkfs{=|3f&SNpEk`?)M>_O)jP
z@16^Py{O#0e{TJY`nWyiYIRYpHAgz?V_~COA9D+mHhx`Q|G71*blct=J2Q@dS()tp
z{?GdLb7Z(pHa^}uWAjr!`Kp?i(}dmM?|W}|=^1<dhpFpth-xdX)hM<zlR8lFaHn1E
zFK+)kmG>VSaK(ROK5zfta`rd7^yHkHmk(R|%kK*7{yS{{e-)!<#d;41H_g?a3xtz*
zMLyh<;oW%EjL$r8u4VT5ZL9TeibyN&QMjP>xi0fTpUuVpN7Ch^UM%@tem3qqw|M%y
zPiJ=D*{l|MF68w)Wqy0J`lOBbGgS2VJ(?rGCo5T*OUbv3<G`f_J3c1-6F0Z}^kd`C
zvsWLyv8|3Pf4MG~_bLZtLgIsWu@9{CtZQC8e4MF&_S2=v@^ABOe}8+wyUP6%$CR+H
zf_KcPe>v|jPnManbZOph<BI3*`+v>0uUvZZ)rGa~_8-sf-@NGd2T{58;cttyzaN-t
zzv20(Y`w;?In(89-;4L%+s~lHEqu@~*Qf5)^8M>Kmb<lId#bm>^<`0bcIk0m{yYCx
zwpT5wdB{F<b!hIImyfi|V}9-8_EilCD}EUt)_vr2_`hH8&e!}n_jIX^xOmgKn>!wt
zUXP8vf5qm*&-UkXv0B{Mq8dA{MCD08Z;{mDX}H1780R5e9WT$luI}A8`I@ggrO(Z3
zZCInW=pg^x?SC%ZS^n=upUrpi{T1(*>fe69tNH)efBIXev86uSx+wRz`ufV--BYgC
z|NIyIZr{_6WXtT&XF}}@4;~GF$HvgKL1gY1?fTmD;r7K0P15zRm4l_X&Hp^Bo8iu<
z6L0rdK5u^|I5$f7b>pmiQ7cWq9Lsuf?91cY^~ZEId1P!9n$lc-Syo&RRXky9Ic?1q
z+xBhl<p->V_Ad7H=9SeHxR5R?DEBT&wY{lDRb6FjSKgILhQ=HweyU{;3O{Ac6U$j`
z7FMt@i0iCpFh3&)qgjYHi|5k0Mhy9(5&<VY*w4&bmh?vY@RgoV7n)!G*<bg={@*SC
z|KE(`^Um%3zUTS&U4QKw?Efvc|MTzt|9`93?Rxc(U4Ga5gY4_~|NC`)-?y#zFS`0L
zh-eB0d1(jzE_-kDf6hm5{ac$#SEoh2OZ9ejbnICv`E^$Kd;9YD-=yt+evpmNo?a;!
zdR%CAz_-&zr#CsSpWprc!`lhR4k`TUllmNcgw3p=(a@}G(H@OUCd>ir!@HE$hdkQ&
zY=-vfy7~#vXYw|!T)A?S&em&dr%tu#TfH?(f=%ht`>(66X3a}&KA2!2!E^XmgDJZn
z!<l>5`D=YAWldYUdiCnb!NIAKYvyDu&5T+Z;-Q(A`0VOc(d_1^z4Ov5w_i@2=B2vs
zT2|#Wao3A+v2VZsp6a#K(CpYfeSLj@Uw?gl-PA}i*FXW5V-bRZ{_<ibhIWQ8zIVR(
z@$s?z?;FQ|?Ugeww~}4DB}l8siD7-s)z#1Z&z(QxQ@(qy!YsBYJq@{1b+<MYCSQB`
zy!q+Pn=_xs$L#*}>aF$nR>wVW{w5@OE#Wv7XLNPV`y1Q-dvCWb{2b0V_2;ki?Ka5`
z$8)#e{nsg-$I-JfvEp`k-ro=M|4)K?TnzWV-~0Yg*>p{`+^<XP?|iWTK6ffh+^t;y
zS!O=3Twb>_wHxzz-LuZ@bvw7A#o(HPNb8QKz2X{L3UVI88IyJ`J=Sv4TJI|d@1uyT
zI$~ip0qV{#zFPQ&to1r}<C1b;hiEB-b42d$u#Dew+TN8mk`B%ys+~!W^#@k3%#VKS
zyh=M~UBbbIixxCoE1I}Hv*u7*>c9VWZ~vOg&fWa6k|C;G*6P=NJJW~CT=NZ{?qqUk
ziaDQcbc;J={tm@EEIbz&MJLQEaC(w@w)<6%ruf!Z%@PS3{DzO5gIF0f_%#{1w=EE=
zl5{GV?O^(FLWtI)gI!aUr#gOZQBL6MJE_ya7QlI=fq~`0t_jL_o1ZkWIW;(l$ux+#
z^k{icDVV+B)`P77+VOVZ-fdj_{)Z;Rb$P2FAC=j|W3~mq41Yg2t7Y2<p$x7sXBJ+K
zd-rqRQ@>|iO>^uwet){#Y{|L%dw1NLZ*388<WhF~$ETCew6~ehXyu=OW%Z>`+Ya-5
ziY}@7`qSF{$h!DG(KF`rb9isX`k&I693ZeFAvmWzmt%X_ujuTvCo8NO#44sq_vzRf
zL=-)84dF9eGIxV;sJg61?53XV-PT>_^8Io=7eytgKRU2c!ZmDVS=_R7^WUVK&yU(s
zQgulyRmAkr%+{ZNdUfx=&HQZURxQ10!lysNSC{S)&lJ8jp+k1Xnd{kmnN$x5u!?Gw
zUUi+lc2e9#{%DP+xR-2v{qj1;dG&5>OE=r-ZuR%^-!(#R{3Xw(*X}Zv+5c>hZ(~^e
zoagJe?flT3y!X#8{hF_b^>-^>`1Nw#0zu_}qVNfV?FZl2ed)ft&bF)~@9>iwkJYDr
z&snivPwtLMU6@eD`4`qMQD%7`p6AV|^W6FKyY-h7ox#<6X0K{-o0xcH>(-x_Kd$4}
z;h0onC9J)Adi;*hrTX`GCw`XDE^^Y=bf0!k>bkYmr;B^EWem6%FmQIvs^kk;#;klq
zsWPl>YsUF+AG_!6e|u+d@aE8|m0sNIA_Nkv5BJO$t^K?0#gmU=)f<C1S{Y3e+cmd%
zvz*V-6?;>@vp)B!dDth+9d9*3x76$AyS-T<C2K?)bc9Qb@{+#ZNU{C<(EHrKho{f4
z(qg)xueu?G`^-ASInL7g#m)ZrYL(un&z8FRdflzse{Wn?m^LK-xOCJw^3So;|9<r6
z&s*2Z^XrqZy8Z6&H%{x_`%}ID+y3lbYC4nMw(fRyovh^W;g7s+eX7m{7bfH1t76UX
z7rkGyDnDfEJdwAL?-nR=E`P<~cc&^LN2yaiJK)QqY(2~0t=9h^T(>Jv$*bGFO7!j<
z)&D<L#bY+bhBM8d%H2MF%EiY@%Y@$DHm+=bEPC?$yIFNt&&Nvnhpm2|%Xndq4_oc@
z$;O&9T&0iB>kjErYcpVWVNqN<g{fm&wfcFh|2x<J`FVQs%BY*3?CN3DqBJ#U-HVuS
zQJs8GGpwpI*=Xe%vkjR#-eUguuAfxZjwvkMvvpIdjKk4YPY((|b}W9sFIPNn+hvnS
zPk;B#o%KHN-YuVPJ^O#04Y%J_Qt<Qi)Xq-vx+i<L|6RWNJn!mfmy7G`%9xJ_SEgR7
zxVY4Qd--G5xF`P}o11D2pG_&7@Lg`s{-??Df1)EwPp*5g_4%IMUHi1Ja0)(s%K7|m
zR#@eq9~W=)|Nr*beV6^GPvQ3UpIxtJEDj4>qH*fo%5%2na)0jh#@kui%FZ({{I+kd
zc+T9rrlE5^J}+iy`tWCJ$;)Y<4sXBru{Bxr@|-RDH!QyXt**;@e#Mm`te8FF&<bVl
z`MY19Xy0$;&TuI}_X)>yw&%IO8@s>nO*nt#oLfe3Q02~=ny2sn7rp*%SAYJjzTN*-
z={xSM+yC#E@bP~0*I!rOym@`kGgGgX^Z);huXr7O|JC05@A-SbTVL29v2cRw1jluu
zQVBbge*TW%@p#VMm*?)P*KYOKz9-(`?6GCflVj#~Rp(rdqmOU@clE}`^LI-$a<{9S
zzgzO}M^Lq^YTog_w@beKxf7%xE0JyXbLHLUe>WABmTtM!HS_eMkgl|}^zU!){ys8M
z*)=XDa#=^#*I7ZQrlwANx;O6oo8ohlU)a05x!d{Vye6Ic_xE@ACY?`zj&uq$e4Afe
zwl>OoYr(54fA)0b+}Sa4rns2cvuA!+UVoiyT`qL-&dJH^bX+%7o}SkE@#EF9-#0EU
zPLz0iXXoPU@6$7_BzQVjSlZ?Few?@W`?;yXmoFzLCwFsmy9RFfK2;^qEC1dW%k!I-
zE?v5*BvC?Wq0Z?qnR7NUv?Mx+<lWein3S~Va^Cf<t!c%3bWY!`F0(ECapL6U;@jKv
z=g*k)=WG1`uk7+Q1>fJ@<z6f25FmMjE0aUhex2>C(9$0_8h2c(J^KB9-P`^*9O+e?
zOs;1x3{rMhI>$a~WoKAz%^5Gr*5LVn{sd0k_Pp(w1xru*sf+*aec#L9@cG~L|Br8f
zdvo)1eBIOk|1R7Ay*&Bz=lFl8!t-}Nou<8h&nIi^Yv*?J-~GJz(#Hd^wE&IU=U3~<
zolom7zW?V_c<i>nm0b)L4q==BExfjIH~+t@$?o#2L(Y89UH1R8rTxq!&n?~rc%`RW
zX@ouVulu&H+WzClE1}x2R_Thz?fZIZ^D;BekmUj1f3JqUf5?CL$HZq{+SaKNCi=S`
zoGL!Ib4TP%g_lecA}=pKP2Mi^^RvGFrTIRSB%P(pS=U#clQ!>vEA4N_=E5Krwt2VQ
z-#636|Nr^WuzO*ji5|z(i^5M$H+^ou_d!^uy}t1M@%q0Pn0*gMzyI@qH+aA3s|~-U
z=g-zqzOnPcrs=+a51sZET3W38@B90UyI5HZChhsxo*n*X`{S#v{`Y3qznJV)^1%K4
z>ivHftz0|%b)wDc&bj*GzmD(wGhxs3$GJSq*6*l#B_5Zgl&!vsVWY?C&levTKdiPd
z{hw<-H-B4LT*bd9=VNZ(wKTq;8{U+nu3~%BuJmkv$Ly*%x#9aC9j`mU|7r63or?c=
zM=vaLc(Zi+*?+%YZwV{@|5d;L{*RfO_aydy`YC<ylTmPgq&CCT&Z!5RkN4YFytwf2
z_~B^&_uqCe*mcD2_x<9VtNr!f&8Ya_80tKGne$iX-kF<cU+ucekT*a6Yg3wt#-YD!
z*C{PMIC){t<|u`e%T6A>cjxbNKhZ<_Ys1dx-dekmt>B-_<I~IYv@dG>T@ZRh;%WEQ
zFj=>(F28S^%9g#0e7UVs_2RM*b7!sHtJ!1bckS}ABSEv|<K8~8lkS%4dSUr^YJ2q4
zMc;Wu?B-r=oP35;{&~VRme!24r6<+gOcxjI5_*?+gh8S}sXcrl$Hc(4rr^EG)yKcT
znZL&O*h{D7wTmv-Wv2eR)9b5YcklJOG<7-Mu3Z7fInPq8?05xN{-3}1d*7xvtKQet
z@8A3Vq<Q<Pox4{T2b62Gi%gg>!NDm(;HKJ%mh}GPJ#W*G>D-GlVC(;Qqk`iw!!a{Q
z4+ZJQfUt7!S7C4RJm)%xmWGx;t$uy2SN-jme>-#)lRq4)NZb1{`s>TM^0ijm-&y{i
zWA!^^?)#tr_SrK`j^LWXqQsyXH2c!SDU1xCbz}QmFRhZ*l;pbC)nB+y&*=J&nd|1H
zmhTSOvb0ZoxpcDRi(M;z8!=Smlr0pRbJpO};SDM`ZH0s1M;d>6?YmJl?1z1qC~tPF
zXjnvIYy8x#wWUSt*3H;jSen0D^yaqE)xZBTH}^R{dv%bR-@fk8iJJco_jB`QBJUa}
z8G9_-lX0m2&q?Rq^8-#l-TAtF-TudKr*o|Ho2T{vvG8N37bUlBi;|Yj@ZS47_BQuC
zMh11iDevmPe7u~l&VH@u&5j?l?(OSw^!3!Z>M%vEqrqW<7Q;E$V;fB~?s4h5xrdj>
zY+0$Cc%a7j-Obvn{|m(%T2DMWy>8c|MZL3)CC#T6akw%#G#IC^?tfq9sii-?(C$m$
z*`xE`goa!C%gnj=^~%bhLA52N-~Q&`6#IQzf6s?Mw*Btx%hiH@K3N(bvmx_vl-mLR
zBZv8As~>!9?_8O`>+P-C>u&8#G`W3$@7oMb3-kE1DaNy{y4VztpDMop{~&+X*IV*6
zPn!SEoX5@nHJEwt)R{|P{=D_e)b{?*mml9vTmRfNXocqfW;Ll8i9-T0qV1RR+_M%L
z@-rOXx$yP6yZ>6gha6sidzRLO&M7ayrZGOaa_{;7N5bX0pDR>$Kbv-c&y!8oWohB%
zF?FYpy?A~0#P{F3E{Vr&7ZaRz%=>#?@ppf@U!9jWBz~E6Zr?oqx(7<96E~i}+cQ^6
zFCtT%VMoA`1%d_ZREp=aII1TW=xt@vG-<dd<&b@(%s{f~+UiexXRnWWDmqz9X!rh~
zU*56Lw+^1W*kj%PCtb7O?QqC`EA&e3e7K%VV#>m)s+wsRQ*JRb1l%%s;Zd|g(6l_x
zF6Ws|{lb6E`tNTS7rcM1Uwb#d?wOeHli%-ZUT^<iSFV_oHMOGddgh&g`iFO7f)BFF
zesK=3=eQZ5(&~64C}5SF_qK^8YhCJh%@*pJ>L)#+Y!ib(hk#@Bkqt9m->N*kVR`es
zONWkht_*(No$WJiyM!al{Ow}1i}hvWPdz_#&#w6MhiAUFw{whH87@z~RJ6h7j$zc7
zuI(}3)3i5M#BU8*?H${4uSB0=N_LIf6<N6%>ntzXRxNSi)na^55j&el@5ZKozOU~&
zWH2%;o4rf&7whh@ZmHSZQuhDpkN-d2bj|v@x7kiBpH}_#xBtGg?Dw|sd!FB&|NG8!
zF)=YdIh!5z|NqUkF8?PbJX3)wL&1ZA^U$@mvu%pjMXuVYCD1jGJwq|zMTGykJu5!E
zIdoyy+3>hob<b|@+}K%ZeACm{x@S?}xhqSj$F4Jdck}C&64Rt9NB18K_*Z_&^0`fz
zmypvEk-o=#{Cw|jZ2bIn{r-Ok+vRG$%}i%wW6Rt5bXw!Tf9dmTzcsSUX_S@h`P^qM
zbn*!^zs-jehxyA(O70aLmfmG$UH9Rze3;f$r;Qbld(FkTkJ?t3nZM$7`ta@ceJ=ri
z8Ji8+*WV>=EVx^GU9?+P-A@K|NgO*Hd;X4pzj&q1-rU`uUz1}q(<iR%X6kIS{C_Y1
zez*VmWb$2G+wFIXPM`Sjp|P1=uJ%db(ks5^_jc4C?-S>j`}48CUg-Em*4x`+t4=Ph
zo>!BUSLZkVbPyNA1u2W?QQ4oTN8GEq@4x)=<Hy25r>?FJf6m=nwf0%%y;~Qz?#y}j
z=4OrBY~Q6phn=0D7VQKrO=VzsKA&$+d2;53&Bn%S!?Mq=dU8!SJI6dwYW74KEBDU4
z7h$pijn5m_y$;(u>Fkrd+Rsnz?|v;`UzqsU`{l*-^K+{|G_nh=JH7PJgLXR>hH0s_
zZ<6KzzDc(~z4OOv{eNHAuTA{>;z7U2v9%1lcb~Q2^Nl|yO=E46q@qW6q*?JbF}IXG
zACEjaS)}=`P3QU<#sK>+pJNWMdnTXc&)q)vsj~b0Y)_x)lS}3@Hz?#WED;Xtda-WC
z>a-;l&G&yc-j_PFwpX-wX-{Q}f%f~SzNd1GjKXF4cl0^AZZ>%@W~0r?@YQXKSJcrp
zdy_A3JJq@SRcg@Jg;y>qS5~~Aw(j<}dJYDyvoAf0_!p`<wqAXH{QDc8_C+5bJN$BZ
zCN{rnNyT&CE2eMzwzzl(GBZr*P?4EcwDr={qeoS|CPjYT6}`^X?3*rYjb=t_P3kin
z<=0<xq@pAw3YJCh66{deW*wKA(=}n!jb)+CYopiuG+5Uc%=hlNI@x(LYZ()R$@EkF
zrb0(9<j;M7V?h+7fV>Iwg<JhouWfVe{l_OBb0py0mCoEIHaYLLjEr}BYhUY2MDbtu
ztA8X{_=h7Sc(utT<Ez#DZ>yg3adR@tW*yv_)N^EG&C3fv_8zRz?K#_#c6qLQ^Qn(J
zc3%8;uDX%;m`F**O21t)jdGr%L28rNGH{A|O?R1)ax?K+iiE-1j%-GTa6^Uw6|<y1
zqwWpU7KtR3_+BjODYUnWnpc_i?LpFw7v<c{o##$hnOiPnWei`C>m+kZ$<@(u)&>(p
zlL?iQ{l9s2K8v3!t}1%=wprRd=f&w~ca@W`?ypR|zi86Wdx~i@_~%<rF?mz^lXtIY
zy2<6v6Jfn2s=9Mly<Yk2Qpueanzu3~G%v5>)ZMbJGfZk~7>g;pDx=AZZzWM#ADA!y
z+t|8tX_$<0_l70;6J-*)jXECRVEwQ&U$V1tNz~L+@@w2oFLt$Tktkg;amkidi!RrF
zcGCa)wbQtKjZ|D`Mf}76>}xV2wAXAn#HIab)f@R}3$bk1O_6#B7Z^r$7uv`RoS(KX
z)vnxPTH*UghK8HmN<~+)Wva`}7xO#ocC#nE_1xjfYiB2MGHAWDD=E3PX|7Y;HKBXk
zOl1$LsLxK+y%b;d;LAbhq9xg{j|6_aa`Jf?Z`qk_XQ7Y|jtoynQ;9<h8iY!nowa7K
zU};+3q^<XQn%9(?uh-*i#iq=P{xD;zVrJ?8cQbdtv%Y-)_HCy{CMHRY3~6>hpPX)g
z9eA<u&FXv^Uu&NmTV7SX)VuniYx7Zu4+n~*cjhjC<<Gl5E<SGFzM|V7+7=ndcgNqb
z|6IQNc**sn8wKvyWZjXAsQz3aq<iV+T)W!5e@ze9&dZeWn00*7sqUXiiB~5+PrG*S
zPCVz8QtMy;{=L{aFJ_U=&Igs}CZ?YYIzKP3mGhNvdtmvcUZ<NvzkILvf2!KBwfco|
z{imh&Kfky?3i{hN+g<+m!-+ZfKJM5l;Bi4f_sTBgyQ_n<MVJgeoiP6%|K*u(TYBuz
zZ?gUGY!hWT%44jPQfwJ+l>dKM?EY%{x}AR9OS71om+t@nW$_*Hw&(NaX8${SyzYj^
z@A*6bA6}N;so>YBc+p_Vwj8dY+dTm;2SqX#O?7j*I?X;nSt<JTwYyt9Tlbhn+I_h2
zQsi0N8W+XP^Rl}C-!7NWZ83T%wMdjHL$rhMp7sWrmj;<jbu=plX3v}JAJx4!v%l)+
z#3rtt-xjw%{v18Gbh7^3%z3eoqIW$>s4{zLpf9OlS(?<y<2TcZSF7~-GV{u7Q5{Xn
z-S>b0DSv;ASJM7U<+uKDo?Xl*bF{O=Rwt<`@LrV6ta)+cdR)!Rl|J_(uBPAF@=>4Z
zUA$4v@yG4|KBZLtYOTG$qxi9Wp8Si@q?f<_>x<)aJ5%01^Vwkgd)L>y(>d18m;L`}
z-DCCh8M`)|xWDu7)9dSZ@xC}9t@ry%_`9ET*U3m{PyPS!>3#dKqdOz@Ciiguohkj_
z=JAv3CHrR2|7XqcqOZmIW&NHX=CPM84EDaheZKzuto%s6xob||nRP^B>9uS1nY(nS
zPUqY6fl2v@x5~Z0@5;A|-`e)K&-&euQ`7f}6#nbC-}OFzb)w<vmDjSjWqc{C4lF1u
zT=&)f|GR5bDlf4(nr1C!+|uXhDkaiUylTHk3j?cr`}KooxASd1vLkbn@9g}_|Log%
z*S%V^O-#P#i*?&UE34*Z^|xA{tS^oIxqXs{+98FE<t~!TG7Xk(eHP<0Z>9>1;D;Jx
zUnj4AeY;;blIJ~lE!0_RQ}^e{ks~aME*vK-?_`+S|2*k0)uy<#C)v)@^k=L7pPiYr
zy1TolT-v#Fr*b<#b3>4q*UBlsewpu!TYpu1>Qap^ucb#%p7cCkIP+lE*IyHr-TCD0
z{=DL7p7~(^->30v!krd<md~$7<<{h^*?U)`OW@<`_`mW!flEU~j(eS|ez)_vyZx^~
znd64f`*O{t&RX;dUNl)d*LwT@FP9ct^xf)w-}hLk$x+}(-2}hoUQ2`2=GvGW|9&3-
z<Ff%r(axBqL6u)V9{>Nu-_F$3RI{b#$-{Pr0|{@=JV{xVvG+go{;i33kFBr&E6qMn
z_Ou%NzOQHX>wnb#H=G&u#jVGDUuMEz*3D;E>8U7cc&=&S+TzWinZeocKsDe|k<R?e
z|J7~#OTR~UXnpSPJvZ;_lz&0;*J{7tb=OSox%X|_?Oj&q+o%8kHn+U)+x|Z*Fa5fB
zTyFLC*Kgf=|3}HyybC-mDmi;k{qN}FX=W=d3_rhJ&S$^xe?s!r3?|0BTa9g6SBk^3
z1E)NFIw>|V|5Nq+|2bQ?YLsqB{W|UX+P{0>o$I}Qy8iR_$GhXI3a{7S|9;~Co`>~4
zeLT~oz311ynQYvf#j+)QrS$!R;_z>)vhGwpeA6#CyQW~_y6((R=eBOodr@~d<A3@(
zOXHs<pC`A!KK1a)jW6l)GtHk_EKx2^{QvB>*`DgG$}EMgujKpYcs=hqn)>nCT<dM$
z-#OT>*{YW2H)*rjyelj`4UdD*=i6NO3+iV)(_=Pm-|vd+@9%g`-d29Ib!n}>is$4L
zd$upV?{UL%W!<yo)#=Tbs`vlm+_o@0`)<|c_=vMBC*Sx~GO@2m<zD4Vt?fApPnlkN
zSw2jveK~vgVfT5itCfEqJpC#E*1Vlru~SMv>&ra-J+JZ+@9u4XpZAyD*~H7RY~BBC
z4!>qUCf)cY#fzRXA1Kt0;PuKD_jC<Sx@^eW(C5mnq;NLp7}xUYXJV4R+1L8Z*fO3n
zD9d~E@5}6o37^hsXV2%p`beVbijlZY`J11s%UuH7(|7`PBd(qF(tdFEaN5q8wP!hF
zKj=mG^;&wEbVP(~F`pQ=QQ+)^6yf!+<!9O+ob6cfvoA?UbeYeEfS$E_#fMKD-h8oR
z=gD8k@0(a<3!c9)zxtJWIDg#lXA2K5O#RkZJax@u9;>_2!D1?BBogk&e7-l+&67vD
zc-l_WFmt{iy#Z>xYJRT1(syJkx}FrNF~@y3J@UZHEy%G(sbl4{HJi&fMZ7UA*mvoU
z^p)jZk@1&TZSiT{xcTAk%ifmjZ_O`RFDbF>Y?O6mwx2$Wy^V4GhLh39zUiJR;)r~3
zC;Y2TAd3NuqY0bWjunz_q3`;4S+ZJ9H@UFpYKW%ShOV5VttR3E?7>{VZ@($t;=0T@
z-8u98wd`}I+w_j^<JMrl_rx(WokJ=*_{#LpPQR9C_43|~Pw!g0;n4p;q<VbHD!VP-
zrx*mz?YCMc$aV8Ui&WdACA*a;dM)Kxbiu$ndUa^+sTJ}cr^#y{6>wnG(%ZX4TV>j`
zSL@PwzojxNOxy4~Aa!Ms^qco0i8)d#6F2b7SU+F3_uI9vKj(<v{nsz`$b*GN=DN-^
zAqIsh>yDS~e0Dv{@z7?S?yIE>rur?Lq%S}Fl}4IGYEbq{m%HrOeRsT^lW1@_K}~h3
z!;g&_rpimFWUA=2F$CnZ^rf0aZ)DRD6K0s;FO|Mbt1VGyYt3<^=(X2={9xh9H}$PL
zIPKnL;iXp(yLK}<uh3y{x$yL9+TM2pEazDmbX$9p^jaSouGcFN)Mjy5%bO6SaWvHZ
zUR3Ez1H%`Wcl+D?{c?Hh&hlOJEVrz*{ycedkhW7tt|Eg(q`!{&V-GEdtVV%X%kAr4
z=)SMlUe9i=FJ)U+pt*e&2gBB=w-4rZ{!A;rah9PW^`e)u+k<(YqDRA&*KKq0p2B-x
ziS4VmZ@17XgRUi9u149BYMEPIb}I{S*&ERjmF;pNs=tTl_vX`K*Q~3P9KB?Z8%^Kx
zOv;yW&tZ?9X1uj}$xBTY4u1cCbFI<?hUc+T%hHSOzey)vJ5jncm|?+=IW|V=3ZF}7
zIP^;#F_mE`$XPWZW9{?w*VFb-Ik~~xy60SqJcG{pb2dLtFn6*@&+iV7Oir|`+o0M0
z`_Q!YT$akyR*8oDs?YwuDd@#U!}*eOIV`g+pDN^-{aq^daT1>b*U98}%1eV@zG8~s
zuC-rrKO4iUgP$HAy}Y@2;;WL$n!D<=%6#*3wq$P&S!C~@Uh|-F)%FAHkF?6n&Ro&x
zXZ-w`#--%$_GizO7#!Tpc%;_7WIV7a{$%PT$t<zmGOMFzb8eZkOX!2~WZ?yZoEM|E
zGoRp4^wM-X@%{b2=xm20uh;M2H&^i9vu)A&e?RNjD9-h;`FUhsyoLW`3pr`&&o=92
zZ+ww5=zGkqccbjV1LJOP-Se04#@=(vRJ{7T`}yvP3PxAjdL3PZ*?(8}Du~Sg^F%&m
z_08k+>VB=0pJ!9`$kJR=P3Yc_BTuG=$C+7g{IWXM<DYnNWYnY}riMfbmQJ<@F-HoI
zJeFW!xb51?!XR*)_0U9t7_OV|ggi7wV+zi-3bbV!oSG6=D5AYoBDpOyV=bqUpR0AZ
zm*(0fAyIE{@8)OVP+XQcW7^B#br0ABWzvma##@}T=wcCf;&S3hW>a<XP;6ykIHj@J
zM@y9@+{^IPjDt(2Bnm`LyV|!%+({wHXr@9-fY;ZbJFF5V&J^A)OPluoci@?&Q~Gj+
zRXSWa4sviFUT`z#*{4dU%-u(f=AXXW>=o~yzjV`=hy1lSlI$(F)aN`pb1C{>(eLE`
zy4Ii<?~;_*jxh*MXqdL&<k_m-#xE__2zJez_wLfAAnWos;zjps?el)wG5k4pyDp4v
z_Sv-cJAb`OpI^D_UWVP54~O&rZw<OP?eEh@xo!JSzdOrw<?t=1y?@?Tzn{($J6%uz
z=rYf`UGqaXZT(p}&u4Sl?F%7?KI}Pi`MkY<&aIn)ObiP{CbM%XOkL6{vo&|~-_z$3
zdL%O<a}*A4`<AnU?R3wk#ZNnp)0LEy&rCaNA13D!vwNTU=8wl#x6AF0uFN!(JUCsg
zM^W1AbWqzP5qa)wTi7-?@3Wlc(Gy-X)#p<BvbZ^OEv#Run#UI{<SaAI((}>?Qdr=<
zwKDJ>i!P&z!qp{u&(ba=F+7Mdk+S_;;-+qRIk_yIapBI_8EbwxEQ@BBVPIN#(WvyW
zC&Oid-hTVpKlIzVwOUpD)GsqMuv|>?@H!xVczX4t)9!EY&3QaaH;Vbn#15Cc{Y&$X
zF+Jj#(s;sAedWOx`IjBRUJkcA6f^wUYtj;TZl1u_Fvm|?p(A<LP8Nn0pNz6tB|4kg
z<NjFP{C7KlQ<rAh*@BwumI=BSVsw7=dOVxlcfo4XA%_GO;j~YS?&(_QO9<K?%QCFr
zmLmIcWk}Gg&wC5chq%^v#cjwuAuh#m%27deqt0=KOC~ea3q3z9T=Le)V>U;FuH-SL
z5U=v`ilbcTXD@S2xi%#xYuy5=qYFwKqd1ipHWajm9^5G=w~A-sTY=xRo;a=k9OugW
zW7hTg-(~luCB}C0oKjCaf6vV3*2~DC)k`wvBIeBfFk8%O?vW=_PA8RhWf!nztvtV5
z^7i`mTawx)G$$W;*0=6p$v(mEX#yMtYi{kS-#BS;Tdt65sBPD=X|tU*mn)yGy1T}e
z$E~wNl|hPS>#=V?B%Lfd5?v2RJ-lzPEp?3x+@0L7bw<7RtB8wWu#`hEZ`bj&M{oX{
z*x1A!|KqUv(TOKic&@8Bb;-ZCvfg$>z|)-}gh_CM#ze;^jj3HTkBRUvuGkkN_fq1G
zgr@*YbHn7XYFet!Rnb+O>QtH(^iuYS2|0GUuri29a5YLXY&jYs<KmTYsrBm5oqLko
z3QKpIW`}A!Py1c}_nYe7y_xbJ3R|8_#Q*)R9yf<4mn(Deswp=v&8)utT3>^YC%B8X
zo#DWnq?{8C3)ohMPrT{pKGn%e{>ZZQ>wh(-7FoyS1||hs7#FHB?H1~4N<Q22@a0O*
z3$wRgO59|oIxn{2;Ll~zC1+QzR6V`PMdz8gOuWX*lIBR!Q!7%>E}B>((aHR1!xmp(
zHwCdmZxe-EJ1PYjS0>9<f7)<Yg?qVpc)Zb_+M`mp{s(NGBM{SfoQu~>cC(A?i3w67
zK8tv(w%C;_Cr#N9y?3VT-A`R7gC0*w-g&ffi$(jCi*8GT#0;I4R4g<XFFW}BmPrRI
zYf^yZr#@~rwL{fGCKum6i(VKJk(Y8IN$laiFox$>1zavj2|B+1)$#4xce80x?CSlA
z2i0QQV|MjPw<Luf@!81s%Ilo@CB60AR^$pz*3=W7&JZyDpiMlFrfSB^DV{o)&!~TO
z2xD+Np|wfI<3y7guUP~?b8}Gd+LyBg+cKHW%J!<iU3W3SHn#Flrd)cM>SnH8J|!~c
ziTC39dKYMRMP>zGI3Oa?ux)lZlbB$;i_#;nxskV|E8W&zezag}h}dSIB`n@|7E1Q}
zO_ws;yfjNnWnNr}FQ0GIsb!x(ADk3#93kk?zpH8+D@#J6-lfwQ<?sIB%<2i6##+)p
zf9>0u)>lm5Fg2)NeU_u1Y1a98-D&Z%lKtk{c_zB**B<uw+kJa<ui9$&8d>RWmdhf|
zlT}0R2+hl7PSWPMWvn;Zhb^$=cXVF$Ta!H>4$W<K+84Om_V*ud(Ek5NUD|QK-zBXy
zvDu{6_t-}(GT%f~v1LL>@o57c<%cSp)}{0Dl}Rm;boag<YkTA7!3iub+fy^I1Z8u2
zDKM-E2ok?|#Em!L(XzQ>;lEDS?$+P+VXk>h`PsIkvexA})}_xnFE8g?FZW`WUGXf3
zclG~WUx+_Y6$<Jon=6~&?#`{((y@qx;low|76#2FQ-ZR4Sv-9N0yURzabwV25*C%c
zb_x^A(kTy|yl#dayd{6#OMB^-Yi!9unoC8V?^)Y=bDOUwZ+&M+bB9w$S(dTtp1rXv
zMHsf!`$T20Tyjmo`OJ+<NpH=iQ-qv26d4rzk`J5kG#{Pgt=Re?D*N^}o!fb4(Nlts
zZ<9=QI%Uz9bNt($Bh~jl&-?iCql=OwN9UpyajVat@e%Jn`mU}#v8t#j%WAIHpO5Nx
zmc`qwZp{Ama&Py>54y~4*Cr}l%M8wDb!p7VSir)-aoK~BlZmmZLE(4R+5^wknqTfb
zdG6iT^4kCJ^y^=CdvG*#?8tb(J9Wdmckk5aSDo6N%UN*NG<^TJ6L<bi+ivsa!{L`H
zpS0uueX_s4Vc-A1yWjsg;VyI9C%wL`X(n6o6t#v>fn{f}{d;!e4pWRtMdu+q7PGrL
z@`=l4o98mm4t@B;$;|bd(Tr=`oIB=C^HOFqWS(lmyfRtCb<Y}8mWTT!Ry?tC4Qvx-
zl00|*=o%>t5z`&>w5;xInz&%zius==vu$1Jn2@(G?~v2ETRaTe>@WW4gjnuSljB#M
znZzkwy~|x9i=}Serv!}><EC>qcVjQETX)Cl8}H{u*NP^v{Ehi$u|)1Lr}xVpO;@hp
zVw}KnfM4&}(`9$3rmeOvR*9ax_1x+(>6<JJKfc>-7v_~sSygU(TqrDQ!-O5L7av*h
z^f%v$sDPS}H~uWV?3%;yD@@nulAiYs{+?ND=UWA>?E8AJS2puz*P`a&1-TcJrnuH*
zt<(se^?>DTgRukSEklzPOJ0{t9RB|@_HX$;zMgGcr!8HwTcW^pXG+7G#uw*yPM*TR
zApPnI_vZx~Nw$Ap*8N;}T|K;1rSAFH$M%2tCa@(raqGOE+2VDTWo<^f8Hb+Y$u+qg
zYqKWmZee5S7V2+Y8?7rlb4f=J!-Ib_pUZChxoe^h!=8Xu{-OQXxnw;(wpFYW3;%7<
zG37>}jO&%hSFip1xpK4N%oW#9FVep`JJz(aOtX*Qy|DkPq_*e>2?vjNEN<egi-nF9
zpS|FBaT$+W<O@ZK3}&@dkJVAj-&Qg>ELq_AQmpC1E=HqIC8ttXGc=s4oYEa+&Eo4~
zl3C>#$=%(3a%<W?UGJMYIhEfkG}z~yYnd1$meuF(*&}>Isf8o;XqQz>mZ}8PA{W_e
zm2+B+O>0i=*y=GS`-hv)mTO;kC|*1hbj;UTYsJww7he7pG`79;_};E>hk~{)oSNj6
zabepuK`E}5#t?1eA3L8*X|MV4elmQjvR?PctZTtDJSxmQH?Dlfz@Wh3>Eal|%pl-2
zRZME8%er^w{W7*y?`zqohi<%a{VLbuoxh51ncn)w;<7+wYEV>W+6<>x8XOEp8-u!+
zKArOR*`1Kn{jb)ZFzHRxUh;E^8;io*c{UgLIxi#`P4cl=Fy&H=76Zfef+Z7r-R>?b
zvwI!nwTaJH>q6A=h39uFwFIP0F=~#O9<%3SktTx&tNXb*d;c#y>?p8ovK)hulSMy6
z48w$|**!~wSBCLCa1`l|Q40<-^3_PynSZvdtdxmC=*j}g<gHc4nSu-_p6+?#WZSp$
zi3}s7iMSAFP?P5QEj(>X0zr`?f+kB%7$!1gKY!|M^vLK5GxOf{^?yqjo?rZQ+SIS>
zY7dL@->bH`aLY+pGc(#-L-ovpt5GRxXSZg%Gd2j?)VxS#+F}@9ynV^*L|IO+m95v*
zoR>Oy=0<GUCUc#^;;6+m&2Gkqt{w6GJD%9FZB-Ci5VM76wkxB0ht#>%;m_rHvw0Z`
zMHm}$rK7jyS$?{3d7Z0C_}Kspk!&ZAvpOn4o(vNv{<xJccV}<)cHgyrn?E1Qz83rE
zxV2H)DU(Q^S9fl5G5iSKzu$hp!t_fzx1XF1IhXsZQ19#`4^5{To(v9NvMjqqx2<wK
z>uKfvbg5JOOoIn+_e$#&XN0cfXLzP<|A#BSOZAD5Pt?q;fVl98tECsuM)g^{2{BCj
zyR@=?=i<W=Y`qMDBHC-WPV>@axmCxICq2*8ck;8QfR7PdlP<)h@;G_^Uaz)<!&BOr
zM|6hl-n46)ZZFuJ44Z-+*CbR~F*Pi5@5-B{62wrj%jTWbw(UIPu{Ap<{kpVpu66qR
z*}RUKq1@54=DaTzC_cB;M3R}oWsR8>L&4qB>whP|Y~NA%_m}#-TiguwpV#L9ozwPp
zZhpObU-IRIt5t^=O!1z%<!#63j^ed{7KXm&5w6`IdO~vRsu>o+>2Id**ub!b=}>^{
zuEqT4=P+xFKL30#_Wtj8%=WRbB;UA7-}|}FJg)fgF8}&p|G&*P^;$9Q|E||3{%gft
ze_FVPk>$CUr_+km$Zc;AXfF%2nE!%p0Rsci<pr<)Fsggpx^BF5YN7-~gU6OIu{r1G
zIH@$g-+ui=l)jMCvduFOe6O_^2y#nIu{K+J#xP>>y&tWQx8!siUhDgs`TNkV+kbBw
zFx+CUE)8iBIJLqz=di(&pq2!yx$CaJI+M_sTYRqB;aH){(vD;~mVK`)<BU8tdl&DB
zS{rnV=dwlFn~3`V2M##=U+CPv@5fR7clI0Zf8LX{vEs#xd%Cl?Z~JrYV6(gYkCO|t
z<G)Ya{CKmlx}T7mjFZvMl9xH6vJ9*l3&W)9J)JklxKGcVpzy4A@88XzmmWQuR+%`<
z@NoYu``hKsbFFNTab&hW{IxYZ{<Sts!|Zz%!VD~lAI=n?KVFzK>sj{wzmNUvj5wHX
z8>B5?&ZzKc&)z);W~4sIIdgZ7?W#82W-;MPhKyrhg_rkz|8nznQ9<JKTj#FuEi_17
z9zXBj?Dwp@?oHUWz<Hr$>p7R>x7XcL3%M}=9a}?Mh_0&yr>@dd<DBPjnH_H1%N)DK
z-{}2LVdl#7p|6alFZ!(eR_)@ZOr7Mlrb=eXCO&T*LKv7FvkZ8*Z7tq=a?Q_QXOfLI
zb|kS0avhqsNp?z9=%1%krcQ_n=sGQ<(J<+)h!fK+CItqiYx8gZ{$rZITh3(1^qf4q
zze@@qYUzds<gLhJ&1_hr)0fuaIZ;4C;#^2j_}a;e>8&o;&-I?ouj8K5Jta#oduzhk
z7a1S-?sv4&uD%?Ww6P%1(x!sVfFZZpZ$WOuH7zj(76x|TEou(u=5N+KZStv2jLRW=
zDWk%qCbMMEKMvXfRm<XD`HC_+Os;I=WC)$E`zR_(D~0C*y9$HImY3O`UNbU8IL_W^
zbL?cY4f`}-!}aL~)h$9%=UNYbv^XK4yY-sWO9MUKsi%)>IfyZcMV;Q<o4U5!OIxor
z^dyt2!ov0Tk0oz(EfjRWn`ZRDRCDW<3(r;34hNZUl<8t{;4Ge*7!Y<@V@sKC@dYDg
z(J9IAj8hpCJ#w5bZ&SRIUDNUZiT;B5=ciSDoi*9z7Q+oAlS$=uVX?cdf?s5Ws=f%w
z<eahSh$~BL)auXQ)`nkSe*X8SE!R%<AAgp1e71M;)u`skZHe;h!X(5vCK*gxcUDL1
z^wXu2)y3PZ+AgV89c5uqa9nBX+~ZKZRC2;+&n!@tGap{%#EV9As6T30z_^8NvLIWx
z>-I?oLcH^Bzn<{+ep+yOmbT66nwzXY-Rq{<+UoyZI?KJFH+PZKZm(btE(7s`O&-Q4
zcD*%;7h1}^^iA8om}}M1+qGk|v(|}t3tTn0Klhf&41447%ejA97#U2r{7;N+d>XMy
z^oXxTv|LVMrjT*`oegE~rFnTDrT-U{WbUkbEjzuh<R+VAZn@W{6#~pt9|`Svw7Xw7
zSuIf8^xWC&{k>=BS=@Z3qvFdXaeQjnrG(7wFY_N?y!UjPGsB9%k0u_y=)Ft!2zT|S
zufofjkN0_Bo##~a`aqSar-M!OM&ZtVRkhO&EDJcb@8Y>;cfYIAXSuJ7YFvzYS+yqV
z_!?uWTfGy4t}$I-z{l(*$Q*gOF0FRa|5v3tFBuM$?%((~YA3Hi&l>Yk>qG0mH|HPS
zyl?(Dn~Plx2eX{kik=Xg`S|JEyQ}Y6R2iPrd!2S--kN2)`QKi=Q8mwFYw2FM!en`z
z&RJ8@S8ZXkn&x+3o}0g}O087r*qb7W7GKdq-Kn`7mt0+Fa{b5`2_rWZ=K_hKocqC<
z3@%rqgc)4s{Qp-|{P^aPgu=_y7UsNjSbbF4UQFS&SAN{($nUNa-uc%AO63Ko`A-YC
zT-@+t=8=vct3vD<SVHe#-(>ytq=HwE$XbsGouga*tYypWUMjQ+cgyv3D_jq9ZB@{{
zb>V?|$i3GOqgGv6)_SevZ2P<`9qIj5ImKF;7Ag0ve$RDV5gfkUXxqe%){-w@`SKt8
z7+{=bdg#*T%ldK=bMlT_^@ODNeVbqxo}E_4e|VOXWc-}xe<NSbOgpB_;ILlaNJ;YY
z8MTu^HxjSgIPo@f_-<O@(s|k8h~Cd*!t+`CD|oiW*IqxWJTvLnH+|jvtPJ|0Pj0eZ
zzr}VW+53F2{)#gXcdva?eXS>k<x>3ob8?YUyFNWKchj1n^Qn1RYNVqGqeFD{r`cy;
z-n_Ye@7HfJ@1FnlmH+plJ-+Ve)2zLPe~z4-U;VoE?{7v1!Sy@-Y*OIa%65L^;~B-8
zw%4OI!mW0-dw=HMni}ZwY{&V__p+{9t#DMbod330>Hq^nf~Q(kQ-#W=m8q{+8e2`@
zdi~y?YgL;UKQy1b^T)p5`;Yw$Dz4Ogy=L9jtQQCVt4|RV=Tw}sX&cAVDQ+$dxii?d
zd|hC+ep#RLw*A5kTP{hNC<QrLKF<}twz^N3As|R{*~NXSe`nrfVc?j=%~Fyhee!42
zQ3DQ(=j+$~d7cq{P-EeTu8kkB>fb)h(C{t&c08M-!c?Q%>kKb6ajz|1d~?m!Rnt;;
zuIp}znAR)7sd&ghp{2!f!w!S^wR+X_R)?(HoAP*>@8@C=SUc_irPKPemrXsl<oK~;
zRhwteyI*W|EK+}JOq5K0-T!{=&ojK!|F*3z)#cIAV-yTv5(<#Hko%t1;dcn*1tAWB
zdtNU*7HsHznW?)a%;|{3*31pxK8kp4<&D(5zSeX$Xh%uiyAvg)W#7um&!0J4*|)j+
z{5<nJ1&3GXUw!>GZ80N5q0IhOah2O-w{p9h?$9|pRh-#?RjOLU_sL$7;5Ao5?s`6o
z$Tp3hzwx)pfvMSSa@CI>Pd;!bG+lPnfeynNcV}(VpSo(LslKkgS)iS*aMGkE&8G|a
zo42`7^@?!ypSVO|S%7Rz>5c_cp8oXH5-6Kgu*|sQWz-9gW~PQ~ZTdo{vcgKDDGtvy
zYd*ZP-u|tpiBD}gpULw@dgmG9b+4ItZqi~je^|cb(t^bF?%PgRC9bk0H#2D*akwln
zh1G~ZgQw=_&RfrXPln3=%a8y2B;fV;`x_*a4F7(p^HRDXm%ww-dvm$j&0lrTmz{mL
zOU|qF?o2iDwVSw3UgMt^ymgj`l!L*`nX}E;X6-upZKjxy&b0kMQ}(<UklObw(?Dji
zIX8pWlLHnUtP)B^vPF@rZgai*{&s%NuO)p-4p});Z~k81ZhU>tnHwR}a$K^fwKvT@
zk|La5yQoOYN9FX!urr(0o!?1`1T?8NC|+v2=H+3htEhS*c+P^m9WE;kH}4Oc+i^H_
zhF27yK-7Y;E`fzpKCRJecRtWGb7_FOK*IML3$Z0ho3?2snD9^6)sxW<;XL5C_oUDo
z>!)jO@7jB4dyCVzik9CWbDLj&eEC<$c*=Gi=F($Z+xF}@K4(_uo(jE^s<&4rOnvLU
z<jf9H%~lU((OE_g7iJl;Ryr_;ikUF*GEALxI_7uU98*m%U*FBnlOkSjNvUlTkdxo7
z*m?cix8E^#`)$;xzViASch^3o-`{S(%||Eg7s)r{4s$Q%nEGBp_1Ucu9TsDi(1p{y
zuB}+7%bD+$wIIcR^4nS2=d`6(S$KO2%Y<KF!r>RPc3n!i&eM~ArPHPy<DXo<=G~dw
zCQ4e{EIT9@y=v<c-PMq(!pXGXr7JG6wLTnaj?2RD_eYC;LSC&OypHe)6@7Zrc`2#*
z`s2IPW24M{UOUV0c_>}JcT4q}Cp*&I^#WJ2FAa)pR%>avR(L}8x{vCb)}WHKtjwZS
zRyI@aZdscB!{PeIjjc}Za=h2B&)xg@@AR5~=j9k(YU9kU-ydeW&>O}fvUP&X>!O`D
z`_^20?s+lwdd$wW^Kp0T9~|{sTl7^o+V@ok?-YfmzNJ&RlsKQC`l!5nUhK4)OTFgK
zH0pTlq&V?x)mAU%x3fB)-~DzpN$KfK#}li2KRk8byno|j51wtQ(eF0~cl(}wwKgMT
zL;4Q=m8~H$Z*Ffl?^yhDrX+&^S3BFLl__o<l^2hSGdd_dITR!-ut+2C;)J5CTby09
z6f)(#+26>D=Pm5xWcXbsdxGn@cVtY~c70Lx<~i3*H*J*Jze7Q2Sr@B^GT)<h=R($e
znKtpC^!*+8&Z#@T-pfBf<66>#S1(R~w$9o&v21(H?y_%Jlq?Op8K(K_?MNv&tLl9J
z#}(zP9!}1)XDy9!|6%y~P3zB0=9w(I4uUC#I-PAT#~<yeH8I(fmBx4>YX0nXb7rqv
zC$A&qmAAX_i#z}PMRw{(ZWLtRFE!8q@y>kSYJc+?p11j52}h=9?o4G?ev;1LG&LwP
zYim?e(fc3QdTRquY|nc+cXq_PJ0=pL(Peg)wsC0(n9f>;|Lki?u0C_%=gpblj+f`%
z`?z&x`!V(A|9N-bpZ~c3U+;T{2FJ6Fj_GxtKQ^*4u-I6ZKfCecok0K9=CrN%jDt0O
zPj?tJd76b!^gcIf>&Etgpp_wM)0MppK3skIY309^YX)-;9-J~GcW#cCQ(<ZQ)J?%}
z_hhXTVbECFc`4|{N#nY*1Gyft@mZFft7p9MQI%vUxt(ITX4NgDlTWN<i=0k{DJ)yQ
zoSn@~@`}@eCGPc`p0A5fR=ZdC`|bYE@^$A^-W+ITzHDq<yZ8CtkU$aJuSbNJ9dtMx
zTYmRzR?fH8HGj(M-#_^0{L@MCllaaD&zD7~FF*H9wC-bAh{hI{tYicI&#q4<{c6+@
z;kq7I?(FVgl~biNQRJq~Z+`jz6+1)xRD=y(_8;5#=k~|u1En&z4JA?oWmp^E|F(NR
z=hEl$>>vKl*@p~L*pyoiXwUt}p?D^N;ljGR&MwC!ghGNi6?JZ3^3q<*F(-UI$G)I&
zjwmlqp&181Ox<+!+p2$-ff9jUnoGS_Z&Ps9OzmN85O}UFHuE5dkmk}Um$tpN=+j&r
z<aN+h!ZlFj>Z(wNjzu0`FL$lWy*(|}El|caapU5{`9EKlJnPc_WuAA#U{lrBOo^$d
zCS~4S?mxHcVe8+SInS8)e~qsG{_gLe`F|rf-+XiK>)!9S@42ts-2d;?^wyHyyLSD5
z@!kH@{eQ2gPZaVhNXk*1&ZOB;;LCI6(R3>dwPVL$uf1Wg_vX)^PIV9Z%J;l&manL{
zHeFx)BmU&~iybq(mY(}v`A>8I@7?=<yVw6YzE+{)%|-Y4)rq!0E;xU6V`k9X`DWAm
z`(O8d^NNeTt=%T^=ZCHQYS!MDKVO=*hI(4>e%v&-|IMx9O`XqX#!fm@oALWNj}y~7
zV>g@WH$^lOr$}7gP`Rk&$f8Ymq9W$V@GnX@XC}~ie3hVwic4!@bNJzgYzI|^F4ORh
z&n=mo58qs4Z7CnY8l1Ty=grF(tPMB%b+~zjqe^cEnrs(a`*kPxwX!uc*X!DBeE#pF
z@o#B0=F1K)msOY&JRJmnux(}VkZ?^@=yY~w<=fmjokd}RY6e4YquYh4KVFm+tq9Oq
za{t%0?U`!@A3QkNEUv^Jz%Vh)vM2p`oK==gRgvSRJE6DrDqerxDXYwo5WjolSN`48
zR-I<<VQ?tjCG^%(&+F^stje8nyA$p!T}lnmTf`74_}P>pL6cpBc^Ahn27y=Mr<{(K
zR3<)K!jQ`JdQI7evewK?Obk~#wmJH+bts4?2sdV4+*$m)BTOrCw(!)VIAaHf2}h3A
zosN38<ML+#+w+%#UORA{V^uYApUIIr`H1L+$%PYAmtC4A5Ol(_VTXh%U#M@Fg|r#-
zQVGYETLYv_G#V1E^V4h@K4`C1^-VdnqRmi6=dh`@!rfqvH~BvUX4O6S5cH8aQ<8Hc
zBwEVZb936F^WOZbYgQi6c5h_T@Xl=DG2vJ%^Qr6as#?oRQ=!*exA-3~d$U+gT%^j^
ziy<MWGOy^_o!NRGYHO|>b9$e1z~5yeV}?>EgGvLF@4ufs&I}CmwXZ8|43b(fS;}<6
z#%n7kGGCcGA!_U2!<mQFTx%BXvx#lqbC;Px%~UjF>C#KH6a^Hb7N`HYG>se7LF+(t
z(560_V0iIj&zgNY%cZs`>^pk%q*yNxhil21_dF?&-l?k}Ik424?X3&{&R5&k{+6?-
z{q?5i#SLD)*K0%snHYFee9xQZZeG_o``FHacQ?%~t)?(3*?)S-yZ`IHg_l2XZc_Wr
z%{=kS!e)(?*JcTy5{&9$Tf-WqJ%7i>4Lg0J-D(wYeg9zid{^jg_RH7fZf(ypur*8d
z5Y3DBjnVSfW!mSzQz`LH(4(M;2Q`%&H+8glrg|vn-d@?FyJX3_(%Zb!dfQsV?)d4h
zk(;~wlkaVL>qxt@yu4k4xw6)Oj+NdH%YRol-L>y%TT#TVX=<XO-Fpf?Y1p3Za+6ES
z&x_1^x3N9Qv&h|$M|gJil%R(XjUC?}skzv1!`h_2@~F{Y&dpNNn!(w+v+l6o`SfdR
zL&W@unjiY}mgxpaal8mQ`18X3efl#u9?o90*WdpB#aGM>uU;Lz{<Xf~_gPJI_bF!?
zW+iuj)}L$p>A=Mpm8D(T!552nA2-W+f0|$X-k<sTA<Im3+%p$VomcVgOlLyb=9^nT
z_pa8j|GzX$@upGaimR_yU;A_Yx80-jq5J>*w~2}5_!K$2*f6+rl3w=otr-W()>vow
z3T(>Q`)BHME4D>_ytB>rd|veM^|htfN<vS2bKd5Dp8ewZjYmgwdf2Wy_H6T5m}tC3
zqHu~+lhL#jOP4M@qJ932<o5gX-g}kp`)#~^OWO3$;=IfUHpVWO-}BmG5|8K7bSvT8
zW@R%uLz#;fZF!yZ^;P4YWj;#PuV2mXSDk0z?=yY+p;S9b)4MB5mz~<k8o~QkY&t{1
zuA1}nUW(T?H~C6E<Xk;F=<N&+maX~+wx=#J<q`-JEINJUfLLpDF@M~h{dXO=)g5N9
z%?=N+a~9B-ik<&$+p#GBGiUXV?9h3*>FUchQ|HZ^Ey_}R;G7Mw?%`73d#9#}Fdg6#
zS|6C&n#ka=Y3Y?a^`6JCwjMI&Dvp}&Z>}Z$yzcBNzQYE2`(7@4U-Q12;lpJ4|34PX
z|IMiW>CA5*6BQK{6<_x=^?%F(riPGXY$ngsyymvnD4H77K0BGFyLOY$!!wnS1)UQg
z{M<B+O@Ntk!5)^qmXE(^?%bpC{{PG7_@B@A-rxUwo&KMz?pa%}+1~$MX7(^_T9r}S
z^F<b)UcWuJe`1MNu0&6e*3y6=$+n5-#d$7U)P0HgE&auQ@5LN(BjuxI@20Z#N-dP-
z^zV4k6p$prrZh2VOYrI~mvSq)Z>2Vf2yD2vX72mIgjsLTD><tC_`H4V`n+)MMe&-k
zAzsW6v={z<&b;&1BL1dpQJF`17Vj-$xZqWMj`tXcV)nH)kx{F3^uufJt54arZuOMD
z$17sAI2Faj#Fj5RH&4#G_Q3<jrKPK%rW;FYKAmS<&DDBHI)B&8FE1}I_n-Uf_51nK
z(|650TQYUum+<-P*?gCV8l^t9;@zLRuq4h-BCdR`E{g!)8Hc0=B>~JC4rTjRNl#%~
zy8GOmRkKg^{O#NK?$OPik*A9`-#oMbTYJT6UGw@^!SlOXcRXje|MTa${r^?}eq3PY
z*IKK4xZ?lsd$UjexpdV_dG5<8Utc&1w;3(lzIDdlO5U0J-A|{BPfw3Hua>xM?#dn4
zydqC6;#zRj^uvb-cit^mI~L6(z?dF=bWy0Wp(i6(SktQxJwcIu8{V7|efeYNtQO;?
zAAWA$tuI^4tyJ>;j-A|{*G8!dJ?r)bWn}OAb|&WS1>?(Fms7v(+@-(wqwH<FiJN9T
zT3frjOx||y{NPOf<>xtaG<|{$rpT>y&0D2CMU!>O%onGRB{w;kPFQ_r&&A99PZ-z}
z6Ql$fL=vv-dB0&t>GJho6YQ4%i~n}d`pl-)HlJ(vi<VjJEGj+cxN)kg08`5eF|(6w
z$<op@x_OHWcl?l&u3q=|K*hTo^9pAjym6f^=fDv|1?gs=KBm^NoUKLA*Ik+FccZX1
z|DQ$Z+G$sWwoK41w%osb{w2$$TdzlEU%!|B{_DH<)%(k=zR%n{{a%qs$cFs4)!!`7
z*PlH-&8|54&(hg5tfM{mzPFB#Ex$SM*}KxCHQVpltGlG{Q@c?$duhA<@42t;*EXl*
zbDz>p*uchlz_^qB#`~!2JB&4xbkpZqiq$0E)o@qYRi59w{-(*byY*+zmK|$h&*pfY
zcKPO=BVIr9E-tib__WuFh3mk_&0l1_y{zi~d4KQO|Lx|ICHwMMeKfz{AkU^9u<km4
z{+g@(XY`jz%6xwpX|XH$#h+Z=t<@QiSJw(V9RD1m|Nq>VLvy<?tDo8<$#$ta`o<mI
ziVJ7E-8(h5@`>~>nR(&Uu_b$wlQKHGxR0Gb9I*AecKyG1%uN3_L`JFqQRV$}sWp84
z>el_cUU!+_t9w1kRNi_<?ABw~wp1NGxB0$`x%a{ai`E@Hd)d45q_>;G;Tg;U2LfW>
zJEa`C)}_`k!I<IN^9L?JeYhX0hA#=+z>^+v<iP1`>#WmLP8i<b?Q;F>jcVWA*K_KQ
zx!tl1QGYYz<i6TNx@9>xzA8_Y;%(J<dy%Dbt;*4zEnnw&_+?4hF5f7-VEbItpYr9s
zK_cqMrk<0J@vDFNjam0%O!WO5T^V|!xpC5+NvAq)KR?Z_ma4+c)Ejnf)w~ZLEJp=|
z?yX<zl3ta^C-LF^gvK`0gaZwX%=_Z?ZfsjA#r8L%d-6hF&&Vm~LbpU&--}7u_xs<>
zYvy^keym#kic#;@wVIE`W&7VRR)6NFb1X4pZOE_LB1?OnRaI0oHB~20DZf|wU3@ja
z?dMhAtCJTeM%>(3xBIEZ_J1y?SgcGxt&ZQ<>)?F0?Zr~BOCH*G8>iHKKNh|E<C|O0
zOr1mbCT`kR_;%{NyH2|Tb}hO)F*(_{c1>-OQlYDGr^O}b!X0~Vc=vAYyKHiQTjrZn
z-0s_3y1bhiwl3V5KL37HLgD$&rGArY9!FQJdzF4wt=^U=|9qa{hhv|MuG!W+_;CN<
z-TO?}E#5zWW_`W>-LKB;dn#(RcV(PE${_RkV5{<Xn+ZN=^_T;?Tvq5=R)1<beeK@o
ziP68sg8Oz#t-QGQ@tdFPX7g>m{dQW$3x`e5mjqvXy-@egt<TqbL)%{W&f*Z+tlr_a
zRIPQ}wfi5>{@(X{V}0bF#oHUI<{AnfkG%H#?ft)-&Ho?r-}~dZzKnJCT&|0rR@-{~
z&y>91_47nb`m)Pw&dS8Rve$q2WUpI@_p{rH3XeON30(PHIfrA?l@*%b`qxa}vgwRk
z+PwL`b??8|y?-9}zqnd&hnieILq>1kjktej`|n+vcRpKmX){B^g{+DlSD(pMf9l(t
z&Jg6CAM?t`*G$gJ!1TNS|JPTq?<=x43%}0Cxa0G=-F9F3zsv3^ekQrVU<yNg$;)G}
zp3M4w|Le@9OFu<d=U05a`h3c~d7FQpT74~FcGshA4sD60xesl`1D7Z7j@91EG$B%*
z)$)9yi&NsV>=+F%-w8YRba@{?UwiJ|=gE_jQ{z8Ry1u6Jf&Kl0rtf|~XMZ~9uXA=?
zX75{x`({z07aPy_Uf(v)cAH*E;Cdaq??2DWPtZI6_h@?Tj_f}++t>1h)?_@K=4N7a
zr-$Lq{JZwHu}lWSAMf$W?RbArH+uVg^GZRzBb%@9si`Runj#ms<MA<8yZWT(lkFtq
z|8-5T|8;r3*|9%ItMC7QX1;&t{%7^)|JU$0JFl(#balPm+pu%Hs@5)BYE$*)#gTWi
zv(4B3Jy)K0cW34GOzGE(sngbYRy^Km6uasD&(pg_LwD_c_vFc~WcR+m_WM6u-(9kO
z&xSjGyPOXn_MD|;k!$|{6-#15ujl0}QPOP>XKl?c&$+)Z?d`1H?{;jy{~+bhgOlH)
zve$0i%GXfrmnr(<z?vOPqE7~SX|mkdymcDO+8YO$8BSQf-y3o%;&ztl_4V=l>khY7
zt(~TFa%1vw|2Z?F<D%@|T1*Xb6!<dt7Nf=Mk_F*==5s7F3G!UKbxP0#ht9a|ulJ}s
zzS%i{-HIteUh|9J?PTYdIk9QY_17~mNrYOZ_Zp^Vs;R51sjGi`d;9xR{o2f`EG?eH
z*DeH9SMJ=Oxc&Cune+eN^xJJ~XJ=<+C6)g5=+bZB)_#oN|Grjwd#+v4mlKw=3-15r
zH*sRTFfn=Nw250U{LOE0zx~hV%)`aTdrkURC1t((apFXUi0w?*Pv_=Zm%qPP`h4H+
z<;#}a|DAb$&#%z+Oa`W=Upwo6u<NP{#{S*&-1gwJ@Z7zB=JVHkEc<m4wie*qyXKcq
zrThD?mb+P1eO+g3oXww7y)G{9mV`+%!^BnJcBNUS?)T)J)auI}ZgoCt;*=DQb46*D
zy~mbu#ar$R%UY_{+jUjkFK2%AzpzJ7E;W9-x48KH4bJyJkKUeFT*lpf_w}0X`j)Sc
zGlVqVvcLC5RJ7yfw%IwS=HIE!T_2IxviNJ%+gHzHYv1<2eYI@+{qjfJ^KC@#%uT%c
zP~ENa^fcM<yq#XB8x+^?`l9vy!Nip*-+m>ZeERxZ$hP<f`@bPhp22NL*c28NwD(n~
z>87sVP`Y5xQvnz0x|S!Mzu#-GziV~x&q{6W^LE!|=CzmB7u>w|>YQngt?<t3_eooh
zsj0>0rL5R>*Uwk4S#+`I8wIZgEL-mE`F&{hww}E&4zb%ZTYTSS`)yD0uKGXU6(o-f
zdM>h95+%Bi>EQ$Ub6%6rS~!I$6@S)N%Xl7Bd2(rf^;Z40=T8+JUUB~HAzS0$c@_nU
zGY<7K?EAH*SWhy$CZ{ZGZQq=&OE>R4*|4i{W=W}LXXBk+XMV0TzN>UrXZN95htl>5
zr0lxJbYV+Xo_FBYO)E_-vod%UPQQ&!-KNgLcq!<vVY$EoC+qn#>m|R5uFRV|SCZR2
zCvV5Z8LPiqHC)*dmw0=rWtK6gXo18;o+S;_k9vvx=rT_EKgX8WB|=xf;-|~xhKQ5Z
z@-|gle9Bw5*8YCCC*$tYg;S(oRVm43exD|P;*!I)Y)6ew2aC+E*5JkSyuG~~CU6~I
zvVo5!LCyL6?m*EavlzB`UpI@?4QP6CW8&hIeP?|ggFG8-Zy07P9iP#2*!Syl&8O7|
z8kUPxT`8>vRc~xO6-@X3pEv)1Sl9FByU6o}rbXA@-P?MPb7I7N-O|ZR`}|K&unfq0
zzV76r4R7=IUGThoM?<xJ*3^YnPi)1HeVe4@d3uk*wMqky9A;a)nEU(cGLkka9{6nh
z*7^7}aWSj8W!uVpy;-xeUb#%t>EjE{`np5MJ18luYFE_EHKDUldq*ynGFx@<O6R-o
zxPmx|Y*|(wo#oGdbl%%|^Xa*u_0MWn3-<C|f9#REGxlAY=X!&snxBI_CD}F!v45?K
z$vl#18|KCFeD21`AeFs~ZlAt%=E+jiYx%cKtjvOD&sp)>L05O_@jgAjv)eA`#dS_e
zkI>vH)vDb4(DdrZlWB{?Y->K;*w}noZR^?<4>v#h&>Vc*tncr;+4}bB$6w6f^O0YE
z&(^)UDMnjmLQ@`ETv75}t64iOnt@4$F?3>=pj2Ag@)MbvtZPK#PEFp)d&u(Xo+6#K
z)2DT=uoh`rxQCx3N}%CV;Y&;A#;{3BPOrBl=kC?1UFqQ!IHm5K9>;|V8HOK2EL{~e
zrzmN98XVrJU7L7w{ro$M3}-JqXjmA&re)<_!?=mlkNi#1K6XmWx#Q~XPy6b1C7#Tj
zDs--Suezg_fC{VeX7zb*OKR04cJG@!gIBt}{&Tavb5q^_!}}|XpMGGv9CcKG&WgFa
zzkQ8zm?*uzcYF2yIsVJ?X6^jGteLOp^tMx{)wcJBsM*!s=RK{eyRCMTRa($2hlFF?
z<!`IrJxg!ZdNtMd^`|U>vn6uBZe4sYGw*YgLCEs8Yahlgex4&|7vI6g_+Y0qclG|l
zH{Wi{YXx`vN;jW&`?GD~W;LnjR~HF-GB&*Yw(qZc-rnTApAXhBZwR^GWU%JLn~S&l
zE^4<u3RKn56ni%L@OGJ9)&G4@*Z<R&pCb|b`^h<%=XY*CpJ#4veA)Z5f8C#C{raD$
zzrVX%ebjh8&(=H>sqc5o^Y_NpzX{8)KYlxZ?^8d<iRqrUJR+r2BC4LR|No?5v+=Dg
zZJnu-hYM}ldOIGgyVN?lbiLafUjHs$Y+v!>%;je{L|SjO*<X5ln)bRIqMC)jea+=6
zUrZ?5So}s#z5U&N2F;}t4oz96@oC}0h246)UNmv*|9QH7?^~YTf;@}@%{%66@TzSP
z(L28@(7{Z<JWqP&JkKqU-p+nCFH&RUh8Tt&1;>xvOrNX!c;=lC&g{4Tf10YS{Iw!$
zU-q7K)l=_WmKr4;eP}G@d%tV7j+au`qZ`)ZZVz{rz6R|l{C~9izO}KfY)fKwr6q?G
z!?7u6)3PfoUzXQ@|9)!IpJw|X>+k)ZIB}wir~LZ=Uy~n4O`I5Metz2JCDW(gGhcdP
zAy<vQy!5$wrLI3NiTCE*4lDECU2!B=x^RO5+c{@e#?xDmr+uB6`D=dt-<x+@mU3%I
zoGSj@X8yO`eD6c?a|P#_55)g_8o&4N+kEv!pTE8Nd2aiD)(5fgtFG^^|G%GO(e=My
zvh6=K^4lETRylL;)4%r5voy9^r2G88u}xg~>aNr<e)U%ucLZ(q+xO>g^Z&2kT+hti
zAf6wlfA7;AkL&vif1IAbYwKDjK^LJGlj1iU3u_Cm&akTfBRRWG-}_Xb!s=H0eS7|I
z{(iUQf8(Bu7jB!c`Wm{m`pKS+x6Fh@HCN5t`uXIe_IE$8#GKmex_OzZe&qFC37-yq
zU3<65>3rOTO?KP$toKwLkNx~RKi(wx@>A=1|DSzU+h!Wl&T_bX+UKQDmFB#Z`}bk`
zzMty(HSsbb`+iIRe}5vppD{sx;vD8xZ?v|?|M%Qm7ZJ*I{p|Ak&+omqGZ@}Iz_M!h
zVeRcL*XIcLn;x3D>SfBkirLR@{#*GcxLn3|-}a`AKc~{e;%jGaUiafr?9s2~lV`E2
z6f-nD@ZNMaJ@)30lisO|FNFu?1pPRq_wUwy1LdlBt-aUd4&E!j_g{DOcRq&ATlUnQ
z58XO{e~`w+ns48hzTPkUDy!z|&aL5bm-H1l7+7}C*~OlA=1S17qpz3nADFe%vvJ0s
zFZnEMf1R&;%=Vm1{m`Y?G8@Hum-TU;Gnl^4=I#Amuh)pER33dDcfqTc#p<f?-z8^`
z6zqxWdOvYxefPQ!PSd4IlV)`sm^SmFyw)evpzBkM?v-wyv!?fP!HS^mZ$;)!;&NP+
z-KCi>6~xyW5OBiDSlj>7X7(8mBstzXwyAGO&A(y1hn>03#dYWQnco!|1vqzerFduh
zp4hbKOqWCZ)F|J~yW5`n%<S`gdhkqwVrQ#@tB8O`dJ)GA4jooce%~b*&KIhz63BLX
z)#Vy~#6{Wb&dt3)nWx+T?=tO=K9YQ(L0*YX>RJOMGaHWu^P1xQ|E_Ppv$ei$iAFE?
z;{_q7xQq6=gzdP(#>cCB*x^)w@rkPW;@dQMjb8@1HcoMhdfrod&gihVkk>?!MH42?
zd}vdx&)_=2Nvkne+P&<(MEvH&6Hl&5hOcBxh<hipM1>=H@zs}$z32Zv^l#?QZx=jd
z59C<4iWyy6BFgak=G1c*;pTcgr4pG;MUT4<P5M5`GJvUeeMM8V0h1d;!xt5Xll%6s
zW9{g4OtB4FQL<o0V)rG<^KY0H0uEJ(oUv87yhh7aWb(CDo9D1ykSg3YBTq(p>7{*d
zR-Lu~|2Uob#k?1P9=`s!Dvaf-+XdY@mnI#IO!IxY`A}nIgNox(uj*^Zm_KyQ5eb_(
z_0ZfTZRNe;=d{@~=WgIh*ePe=VJ*HWpWW@)?>n2XW_|V4Z#~D_SNd|vNAEW}(fsxz
zA?J2wJua?$w5P)Nbn4RbI1Nv)FOMB>Sj0!=->LsS_cg0Wq`D1zALoRo12IMsLfQ{6
zp6^m(vX4pP)Seh~=EL9VERSc(PF7hO)*LTUmpPB~<FV42N7w)TseL_9nsvjRITf$P
z>(!mrKbP2iP2RaX>-4+WttWpTJzD*#)+uPxkE5>42^AsXs}Du9DW2Ui-6A={YZ4<T
zL(i$8eQCMAZB;AhM!2nAXmmI@xHaUE#Cn!lrlz+hef7HhRCIFc=hK_#tq@owvcZdk
zk(cG%`fSg)EniMqO)tD@=%H)H$6$3hF>{B<oe1wX2j9eE<rku<t{)cuJ-Jye?#s0K
zf1k=fNvU~X{r}VS`mf=S4dz5_e)c;4@2S^yze>&Tl}w)UX?p$B@PDV@|9^ft@6)&P
zJ%6w5E$3XeuT6F3;*7$Q6`xj3U%UU;D&D5$-A6)|4FZ<vn7zDn;iGfS>9tSG^XJt+
zV2tx?7w`&m(v+HgfvfJ_55wuRqArw7bA9@<@=*TTkN3D0n+&EnWvo4Z?3kLGn*E=L
z{BslimtWtIGczn%G;3eR`E@ptv+N5W&00NwXW1sk`_Vc6mWLXd-`>u%+E=!x=;>#(
zaIIaYG4@q8FE7vE<KO!5;mf7J0#u`K$b>AqV_&i?I5_BO<+(G75@N0knfIohot3?=
z^54GNa#7dJwW^B@cy`@gca5>3YVp6_|6kgd?%r$vW3heAjQRN{vl9hUBI|CQTOE|C
zYiTmmbnhmOHR@8+jJ8xZp1HF4sO;?*lHonERe>Awj9q74-BQRWuq1hb;kCI}uh)P5
zFnzz><_jk;2Tj+T@-SeUZ6&Yv=}l{IZ$E!tpJNe!?ThB=F*P4QudBQF<;|K&pQP{q
z_;pk~{?C!w^^acvf4x4h;{T0nw}P(s_N^!t?Kvtv`{9eEhs*l(rl!tx3yyr)X=tQ#
z{hEhB-_jYg47augb=gdKV&`2W)9t&s$XBK9$hD<QxAooi(2hE@?7Mx)mg;q;ORQrr
z=e#miE?N`T8FE+RYNXC(mA(32)t&m*%S5|+A7|CB7Ck-f^Od)1jshzt$fR~g&eOdU
z)3oIAyxl(~A9p-DDmiIqN0r-$k6jTyxApISdUm?pM%p1itLz=``?9yJ1uWsrH&wmb
zj-O+$zQPo^R%XZRWr9JWa?DjKRSBt2C*0Wi?Z~%<3LM()RR?2|`p&3EeA9Tnf^Dm5
z(k8z1?-phXZC2Q@x=AI0W1Di-*@v-3zg0dNy)7#d@K6qz@#IFMNb8eVACB?HSXo!c
zbm`S>V7UGu%3x=h$?A7E?o52bFfqbexN67NBr#Q%J^GhR>>}S3<WGOW{=)KG@5b^t
z>o2QTGv2W=|KAs#=Mxd`x^-cc-;v|ItObj`p6{zkVLdSQI;(XWM}q6gSMyg|#GbTe
z3R``^=FxNpiP-oMmZK^no~j4V$la^bSR{M()-<gsMv;qNtkRlEsxvO?`Ci|#@{Fuc
z_sT^D0uwoGnfxy~3s$D7ePfZ|b$H&48<HE+(>~p^=2yv??UdU)EBbZv;y@8k#m*$v
zr>}fiCZ^g=ocY(=_`8btqz5;x*%VYXRYev^C?#`VO7OU(@N%KUCF4l84x?>P-nIz&
z>Q48m3orkuJNs*XT*=YL$AkGKJ{&&ca9GL!G~Sl(HfdV@*NxWus%{r9y?Q5U{lzr~
zjU6(RQ}mZ~ObKbUiTP!4#VVlbgjN39ujiT**M2@TZ)Qi!f&lHcQ>QF?{jm1r(&YE5
zlSM?b)-I_y%6;zMu6_H~y<+KDG5?Cw+(X~a9+aHn_ww=ld-d;|jkiW{uiZ06_4k>L
zpA{NCPIiendFr+(Pnp+S*jn5aaNSBMrF&Do<`*926)IjG2jUD^A9Qqfm>M$*9O4c%
zkY2FiT%`LwbEdmpB{Hn3>L2e}vsJ%WV5vUo)1d1kv%<tQGE=Mf)cO5y-dvB{>$+yz
z{dtxa-_!Gd&(2V55we=L?8_3C>a_C;N{ou0T8s{QPkgSF8<qVjn0nx!KSR?B`Hxrr
z`<`P^=roDoWD2M-i&(q;7>@(vBtZt3DIrTrbGXD?ii(mSH+f$(ZP%K6#bBbqk|_#G
z75TE!ujdy3|8jCSr^Ee^bML;=YE<!LQ#j!AVYS{Lhsln$^PgX3Y+g|>A+g^`)=`^V
z=yi>ukmYf$5BWdeufJFD?r?u!zpl*RwfcV?t)n<tp7AOr_$-{gqgm(GL=KJ~(bab+
zUDVzwIw{q{fnipdjfjkZu)5eWr|gIc8+Amks_Fz(S-2?(2#PE$iFqQ^mSS7P@BM*k
zql1osU^M@>H{AI;*18%3K@*i2PVlQaFLqq5*{-bf<-$DuXwivhp79=9njQD$+Weo5
zEIJICv)=9eu*k+Y?U`T5B8{`f42KUNF27g!`^b+UndU!x%lEvU7X3}I$wqf|pi7R*
zq$Sq2c1!ecZGLDOK5ujG;}j1wfhCV_{X6`bUncHG{r4-4i@Uo|pW;ZBXf2<*EGlA#
zc6SixrI7rPW6Fk;QdeH*wtvtwPsS-=TB=LP+OVlX*P@cwOn7v!`km$Cx(?N~Yg+u*
z=I3*`ag|>?xApnFy>FLE=W~k2)x8aUeQm2p`SO0>v$EXR*2gbj<^JzwaXX*gmOpc}
z&0~sg&YSu3=Cz2Y{Qtkq-WJ@yYO3FQ;jlw0-scM9oF<(3e5X>sRik%eke{EQi4^bB
z5P=rYOW7u~14YiBJ!dxitc`w@^V<1!Z?moEo-4f`dp&P^>x8pun{U6Jx2^ti=hPsM
zV0|ukTlWcG*@797%CBSRan9zydiLF0Ve!~4$=|O{^i_^yoA@~^O|SOFhd=v%FZ+J)
z=L1{*bH3|tPKnO6EfGm|{kF{fU%UC9hrQ`0mnZ+ZDF1hR`M-1TLmpSGxY{J}S4dL7
z_G9<D-S2k2PyhVA=Fj=>W&4jU%qY(d{G}k$yDG<QiT2+!C5GYMTBd^8Msk(U_C7Zd
zo7%8!dW-<)+VDqiGd(>t*euK1_9`i^Eb!3PcHP?Wt7#95$d2`MH?TL0Z}=3TD8j+A
zBt5zy@P~rJEBiWuC!K#*>0B1Lb9(0$CxKNh0S(K#x5xeZH9hW^uzI@5_WuFT|Nm0a
zmto?b(CqO*xq~ULS$l%*4}l8~j9Ly%b__?1L@l3B&S(tkkXd(XA7hwG^#tz?$^x1W
zA3~oAY)~nhz+Ci$jX_=9=u}etRGDU(2qvy44I)P#Na#4U-Q_sR8o;)$nK^*ZqJZH@
z1FH_lgF1(4>^3gqM?M_>Gj002n!{Vwpa1xo>~6o|f86;;9h-BHzYbZvP<m(ax$*{g
zcK^nNnUX38nO3VhF={5*%)j;KN!TO9{V#)?L>G8!C?2@CS^uW=2N!{L{ZiSFDl`II
zG-SV5*F9WTdhK)0rP;oloA-WdeAn4(^!1FYhk=gB<P;BwhJ?KtY_mIeDj50jop}*|
z{clt0>n&FMwYG;&ni#;jQE26y2=4_RT>)IDZRX!*_N>T%WgO12L0y2wxiUzOks+1e
z!(d{H(2+?V-{iNK-rVZKutRy9$KF`=P?txOI$!NRcYlpvxL@Ld26;DlgFAV~&)wzc
zYMvB-cWD1EXLYdQ`<s~$6<M^Ef<A3<mFUn2@XF?txUIkUXrXD!`@N4vW!ZG5PH;M>
z^0td_kpWLBM@9S;*RUza$}Zh|Qm{6R)A!<LHD0EmQ&X3oY`$nB-s=@x{Yvkvh+^O2
zOE-=cD5t*@RnuNu94DNl*)pY3XzBNrg)>XvEM$2V)#mlgn^SO!LeM3xr%O&SYqGG;
zJ7JwE8>ud1{k-RS)6QFKqLlof%yfRf^gEY;OX_a*)+t>rK}`xXSRLe=Zip-sV;6rT
zRejg{{H=`(f3BFD>0SL<{oRfKQ-Al}HGjTF-IM3jIpzsoUrcqFelFdo)w<8;=o|UU
z<o>!ylP^!r4hRWuezSgS%ZD@5ZZbaAoXygZvi_jUlq^+c)@Mq^*D5`aIB>qd`F-lr
z$y`&?-#2P-9qidO|LFriIf;2sPR1M+W!J3`;Qc8Yn^5{k`@4M9g!Hrn->;gV=dn2S
zVV>#p*u9S<*WVHjJ?#G0@bMY<Z?W}<|7?FBYjb91e7Lfs#hVrdgJ#aZ%fB#vXt~tL
zF=@f?b6K^Cy@3<wh$u8JV{6!^?7xCrg^%q6k8cNy$c+k%(+iaZWG1Fow8e6&JNHH~
zHZc}(8nqOeDkY>J@O-vg*4%8-mWGpi{Vir>|64x4`uVl5x9b`{zfauvdG7mt&rI!2
zZLP1@M|Upnul=%Ezw)HF-1@)ydmiUje}9*}zWdCTMG`SwDnfGuo*a{km?yDzo&3rv
zJ7>>&c}+dL`1H?5PEl2oN3)xLO;8Tp(5!WNOZM88ZGpOS{ULkbyj(JU$8yiZtHQJ+
zrx{l(E-5}Y!-%6PYi-%<dwbKboPV4dakcAJ*|c@FCpW*_Uw;3g^W2Xc3oh^a^{ce^
z;l_#-3$8!QT3cB|qvy@(c(<?k<Kp={@^7CzrX5%3S-hy~`Q3KAkLAZbR__oxt2>Wl
zv9U3auu6+S<-F?mTdyrO4C>hW`dZ%YeYO9N*f1oY%GxUB7Fb=mGiYtq`^zek+v{or
zMczIw6LF24<{B6wvi$r>qq$t1jSJXQBhmyKLMDaCY%yUur4&0)f745k?vEc|-MVNo
z^L$&>!jPmg#o3WQJ?=8DN;2oxo>)`j-`W;B?P>A+^0WVHe^1ik-m2FlDJ%Q)9j|%L
ztt~Hqzj=7AJ@0S#`n~CPv*qV=%*c3F5!Zd>NXs@h_STdJ+0D(#Y!icAn6}9qy9BT_
zc(unJ%S^h?qpf+uXwsc(N38|_w!4Q;Oq4jkEuliJZ>z#WgY_vo3m7#Y*zRt!{624I
z<n(!oHe5>H0$m3tv}|R(U$$Yz+Rj-*vEJg>&;44PzAx|eg=_BrXHKg=UH|#%xAbqt
zg(3nCj3NJD=epi#Vy!&TY%0*C*{-`XM}dj^oxQ&RpFsn&<qxeBO{~sBmS0YH1~EKo
zU@~@L6nh}S;KIlD+sZ-3$Us8S(7EJ5sRBC#A0v~f!h!Y$OotkOm-4ViFmk!Pk-B>N
z_1f)wHdWnw=YF<uqsG5S|ElxmME6<h?RitNQo$>4e#{cPH%_c4_Sq)KA5(IQ->H}~
z@Ap~1T%VQ)PhR@0emX^xL1tr0hv?y&v>!4tRp#$cdrJ0jXg18-&Kb?<;<PWJaL0-6
z<c)K)S7-*7#RMtFFH}%CIiX3!`J3{>Ux#x}^v+9cEogWfe{+W9zSnEE>IoHvtYk2_
zJEbQyN=Mu5jk3R^NH|ljr_Sx7#?yw3jMEZ0A~&R6y2Q=E<*riQmc-#XNnr+y#Op;L
zzL~tOsP>Z({+Sl~?^a)_cwfl=^Trtm8sxcP#bw2(h}Tx0S##q<wKqgXbH5Tf9KPmO
z)Ax8Li>n(;p4xxu__o~aZMXWJ{^RcZn`~JQTCuZD6jAZuNGm(Ho=qxo>-VciEPuG$
zx4+$OI<dm#^S}L5T^6;s7i>CsvUAR!z%({vm6=yPgX}pwC3%Eg5?5qxo$x}Cxmw3H
zZp(D5dvmvJtZ&KGdHCdC<i$;XYwM4#o;_#N#Q0M7NW-J?xo`dRN-x<h*<T{QAhfje
zr{V8cQ_jC)kLnC&EB31I&#f~Odo8FN{%Gloi<SyJ3+#fpAHU!GVEei^C1NcKY1>xs
z{w~P&Wwm@+(f#={r?NC|pHlc$%%%{=^v6%~$}64~^-l!Xc5FMhwfb$`Zg&>Nj<C&s
zHWIb>t6YM-(jM>GdM)qnmfVz#FV%jpe0KhPHv9h1bNBbX-FCa|&5e)i%J;u!JzxJ%
z*yP{Y|G%eyzgHyQxncSYi**Jv2g@(Fc79xFvEb=a)#<adLM}U%?|zyT6(01up;g0n
zs#C;59Z!`^q2qx9VX8;pxCZXh`JB+F{Y`WJ-S5s4Y=6Hd&U>CY%QbLE_V;(2&sn|p
z|M#Q+{0jL@R)-hAcQpQ1ecx)}s3B!qc+=JT-$(iU+gn#ha)z2-JNH?4`@D>8P2zDo
zf3I3SFZRRRcE0kxj%&sCzdyYF?H${qgG(nzZ|kpp@>l)ay}IRHsmrGyeYp7RYxQSK
z<i#2^`sNfn3ap9U{qF4kAN4hl9?y@6iRoFiLZfR(kfPGJdlIvkaWW+5s`jnEnl(wK
zcKe#kPFIxD+&CpB$!W~st^RhdnN@L$h@ty7mw7w)=$QGcHLcjPZcAKS;nFbu-uJ1I
z3!48icPa4X%-jFaH~&Ygxt%93_kllu4%OGZj<zqoTlzJt^luxl{J#tA=k5RhF@C$`
zZtTB1)BhE2tUk0+`_v_gaItNn+<QKsvs4laGJ3G4_#A()iPYDHTPI6D(g^YL(42X)
zI_=>WAq5M54h>bCgtMo<tA8(ESb6mQyoR6&0xB!yXC6JG!_joYa{sLkg<qxyoDL6E
zjDt>Y_%+9O_p8LWoM}&bUcR#rIipiro!gYKAvs<!(EifN!<H2V|9`3c5;u6As}REQ
z@Zsrwi(I^3F3{jkTi>cMA^H6cOQD5)$*&pC9h4JL>FC&_y_eIKVZnR>_XOWX>$#rh
zbb2@mwX~NPBurBI(`739^*c+m=jx0lk+=6QwEAPq6{h#}XV5fl4ka!Bogs5iDd(%o
z)qSt<zIA->yLo%!KEHar@M_1isrP1F<lidn#F2QgZ>PS@y0`-#LY2>1=kMte6t;g9
z<)i*yD=g1#i@>~_>vxnG+BADiQaG^r`Mzv1K~6@cxK8V6$1nQ!4G9_&YwnbMwJ(2K
z_1u=-YjgR;35T!F5?a1<vy{Pu_PLI+hd?8h5+9xfdhwb2C(GJC@Dy-+_+!?_<<%ng
zJ{pod{A(+v*bOZIsL0-&@1(c)%O(A~kKFg`tB)<-;w_iOtE;P5wlx2ml+ltclOu0D
zyf%aXRiMbL38xlaemCz#x6-slQ7e~a>UU`ey)Zd>`jF~M#xEZ}7!?1muKBi~Z?2!a
zrs~q7bCvHGX~Y>@?yS8XEc}v9!S|DROzqW=$^2_>2h<+jDz2}0Cik8}&5sw4OwZpo
zvc0?a-{<dj-+t|m|FdcB^ZCY8mUqppe-)bk_wMm;+mEg4UHE}jzv3S=JO3G7oiHuN
z`E{QET-Ge%<i5DxdgYdDQTg|_L}uRI&anAfRC4KpwWXP}u1NQ0EsdI%IxY2W+3cBH
z`Q-d<`?WW2z9!-RriH=T;`F`9l}(#Ayy@wB?6!4X%GT?eyZ7>42-XrXO3>Q-e3OA(
zOYoNF_nMdM?R)zAYW@hz+gE+b*na!&-s<fYK{x%+R=r*x|M8c6jluuA2~pd>y*VJ~
zV{=#eXLzbcSKGXh*wc*6Y=1lqFKl4rkpPb%FxROF*agX0sVTibQJHBg8hd+ffB3Gw
z=MFCB57WN-_I5e9{Jr`w8F##TQdIXo@6n1p!r|(>bHl=G*9_)7KPGM~J0l`>+O+0r
z+SAVIgum0AJw@PN^#QG=t3ww~u_=6XWbgO8<;VVhVgB$-((}no-LKp^Sv%|gez>=H
z?sNO{)4xjBhAm#>vL`z|xoVe@rPY^T<{{tS&HerDI=|@YXPZ{5iA_8Gb@t=%y;axS
z?JK_bt+g(FyX~ZJ*3Q*i)=a%O_hLoZqkjy~=a^oTI6QB&&fcHTqMzKZcn(_&;1ij(
zws&Jxwr1+QRHqXLJX?dDx-|NFG+PA%MYtXB&9}2tUEVI!^LgPDjV-=MLycHxFABTb
z`r^sD^pI-{`9eajwRWG)dG<<FwdF<0CY9G5dG3L0w7VYe{dnfg8p);~nh`NMH#R(E
zf1d)L8UFKs5^NC^8;`^XWtO?K;tp$Y35z{Fal>Qt)tGtjZ3_PXExeJnb(VML>;#sZ
z0TZryRf$B-EAjIPnY?6rT5IzCj4+npdDB$(x;%V&al@;xZu=|ZMOs}JX>_y8*L?W!
z@UVaA|EsI?PVdq9`!3d+U(U+tO33|R-~P<|-0tq~c50K3ZEV@eAHN=6w0>{*Ve0x>
z&*S#$`QAO^QgU$K#PhNBhq>3=mS^nHa<%3u%{=FGcv6s1$4uMbi!{8FdrUni)%^Q)
ze)gpo3LcY}M6G3Q%-cRad+V<Y7d||Cbm+?&pRGZGUZ%6oy6xS!;lmEKRM*HEmkJKf
zS~AJcLs7xOW0&o;Hj$~vR9s)WD21AGFlFC;bf_u4?@`9#W4(bQdS~=yZ0)wzCFzEB
znecSY;{_+Z`chcS0L1NQ@kvlR|3N|R<eNPcoRyO^FTL~AXYqQuAZqpX2ZwY@?@bO1
zTqEd__FAP<v~}x>AhAo<EQv2TE9X@Ox=cK_pSeEtS^L{p^Lp-Q+aI5F;7!<>nga}L
zzV6N2lv{lHR#L`_vIh%yzQ1Sm^=|aCM?dbZUUy?#+TyG$kFVX7Uaaxw_v>$cJ>lo=
zmQP)l_x;@0>-AsnJw7hJ>Z<|I)k~K)UGn#xH0AqWEe-`G%~rl91D<As7iGJn*bh4&
z{+pH>cuw5^$tM2?4%(VZ51q?$)+#%^JaEIN>+y=X;xlt~{JFFD7KjB#Y`<o}IH6d5
znop$H(rfGQGF;!@-JJf&oofj*Bqs)+gN^Aiv+?}6sCs_00>`RESB^lHbC#=HI1X<J
zTV1xh+xxBS!&u!b8~GA^=an<xT_SqDxax-C&zHe^yYBKaD7wrOzqdPU>#oep%XFi+
zzq`Htz2?h!_M()M7oY!c+VcF)%Cz9zI}yJ-v$r?DX#6d<zxZ?G$(7HH_2+Bs`n-6t
z^7@*e-_FO?KUlLl`tV}L=@*an_6n<STI$E=aKiXoY0<f_bGNd(NVGX|tS#LdReMxB
z?%z`V+MSp4ju*~Zwz9Nu=Hxj4*Ty}~)-P@M2EA%v<xp7LyvV~U^4Y`4?3GF@nH-fG
zHr%sH-+HZZ>AN}RuJgnzmxSd!W-p8Y2f>5;4Ji4iQM7ex+upQ{gG@1ka{CfwJ#tSx
zYkfWQLg&I=dB+wX=Zkomt!pUR!m)(?d7H4d(8}9l3LI&?VNYIfl3`*<@jty}&-YsY
z@0)Zs>2M#;$jQn1zAiTX7C(1?ovW7;8*>w<g1Pl{i)(x5&7A4myx`)B(BsFS9!lDl
z=B&J~efxc@&~2a7_cLs5yCuV?ZB_80@m$~C$&P!sKYsI3df%Q6H!_<oIucGB%kUT5
z-}CZXxkbq_QRHah(?#8S|88C17boJnG)S|H$w8ncHFD0&nx&Ea4GA-KPs>d#{J<i>
zy=~$%w-r)eSLOu1Oq!W?bD8dzkWWR+vsd!0aujIWa7wgwP58lSwI@~fe3*AmC$$J%
zy6{*iBj=X=+53K;&HwxJ|Buf<TU)c|ecuyb|NHi0`86ftf{b;h9PO<W0wr8GicQU0
zeQetoGyU}RWwY1DdU+m?oTXoS>-4$hj;<lurrDo^t*TQ@u3dIqeDTAXgtBv7il1#}
z&zo8KVPX5cRsTvArcayZe*97X{gNfOWqr-fw&mq*o#hyEG2HHP&g@(H_bp1_EzRB{
zwp4Te_cy)f?`-c$^fk@8wPWKi|Ihq7>Y0l}4^H;l`o`U?^8MW6bC%gXhH3xrmY3gp
zyGdv2C9jn`f&^U>B}9%&cBL>JSl*WWRkL@Zh?eG@;%m>mLZc5KPWC!~=AJ~$!yh*+
zG<h{6y-sbqB(<g`e(py@1AF`U_16y@*nCdp2bCQS^0BbMshD)<?}J0(c~(UQtEy|(
zDL;5@u%Yj!A*bVkpaq8l#E+$U26i?pY40_?>UAal#R-S=`s!0HIu>o1{$%pw-c7R^
zH{6qcEo;oF=p?H#GqqK7&NLC0OOnsIlsj9(t{HQ3C?y$e{+uJxrm-UH^{Gu~dJPYq
zp3vm5Dk5O9lv?D(N`(n+H>{R#U3WD}ulAxZ>%y?kHQ%|tJ+pF5`AXMRMZWY3zrJbJ
z(kqv&-leiN@;Ig1rdK-pob}LF3f|S~7qy<{YLrOk(R0r{BbT)r<`wO@_U_r%sEUt2
zUtjBWUte*qY^~hf&?EEm|NV(Qo^Mn2;o8c$^&1LizGoG24PfAS(z*Ddl=1YP%oZVw
zJaS*vD2G+P<JqioWFl9xs!HVPrOC3MY_pHdy7J6!x<J<wHBF_+m6;lWQSWW0v}ju9
zi!&B;di$8JELE^!aL9c4JI$Qo`|8=1Y5WXVF1Q?7`uGm#Yt{*s_nqZ}Rw#IIu5H~K
zBNfiOgfDefOF9QrHQQnnKd&Gsf#PWriYwA%8M>Tjimr>gxJ~HY&aBg{=kIU)IA?3W
z?YF)%zS>Xw*55JNZ0~B##H=AXFHq{8bb5BD!(@dgY?BsTIqY=$)T+H75;Y`F6uoa$
z5K@>TH!1Ae7p4gfDI95O9<DQ=-ckDep-DE!K~Ld+^d`m4N*<1W-0M%Qn0oY&)wk4>
z$2JxFFnCRyxi90<p7{E!>%$hk`d+{2?_YPjPu=<djvkU=Fuz}MS$zMOrRV>Dwhz~u
z`hI`=<cNdQ92kU!oeMP+kF}q8etGUo%gMLHLf6W#dNJ$8m#(EH`%{?~x!G8m7$v$G
zYo7L-buz$tN|V>4pdA4l0>X@M*!r4J4f2Yfa&NZ+$I_5vQ`-6D=FFaLeYx(ASE5tH
zFZOPhgT~GszvV6JPO3hy|MU2MntlC)3!iMipW{}H`}WxS_Fm!X@pTs;CVQLTEBT|U
zf6K_oWY&_jGBf|G)MAx&rdbQKqJj^&R!&=Ke8=8vrKo@T`_qebdNsQ@U4I={e%HQi
z_gw`J(A|ow10_nW=4O5E>1R(BZJc8i_ash4=RsssbDWx5d(`8@${MHNU20rnoxF8*
z*pp+^R)jMjw<%q;{fcR##MO4SS<Y+Y=84{`K5+Te{`V*U{rz44us46#+ikZG8T_!n
z|LI!!-ruo~A40@fBF?1Q*MHvLf8ICLZIPF+s_f<HGZ`B1>N^dK?M1h(*WNZOP<K^d
z$ZRKpuzjx&@F*VCesxDvb9%(jt`9tE0ty^V0!;J5r3~z&Hon>amBFwhY+rYWfRGNu
zsyK^Xm5Z!?x&$Ykdv6(JS8_+UO#btKzjq(q>vZfBe`y&uT$TJ*|9Jk2zx-^iQNCu6
zyUR|xz3q&SdhQj><l;a1sNC8o*NluE1YEo{mwx@evodRKBEN&vxBiX)<{w;NRu}an
zaH(0?rD{fpIVI1S{r(DfUp4=8;=Zul+{@Lc7XB(Y?VkHJLS>@;Q;&E1MYNBf&Fr(Z
z+WFki*wUu#Rj6yxgj$;iCyih&XUWM+j?S-rac%uwGt)~Q%b!`lR+}~HN#|3!#yzRo
zwGywITceHdbu8MjA<`vj<>X22e1~<+-_(lydU~X#@QI_lUx`k`84pIyR>e<peY(q4
z8I)d?Zt{}p;l19nXi-UPsuuV1DGFjPZ)WcO?y_X+l}*zlH3VCx8Yo$OYCY>6Ep^?u
zTgP;!!{W$NuPu{(I&HSk*%F*z6UzBGf`ch=g{UxVqK+=p!6pk+zX}5l?X_FiiMkf9
ziO{fM*W7Fp9pl#?b@kFt;qFeQki`nuc3lek@aMt7oev+jU3qodTuy81pVQ~xR-a!V
zS9`5(;biOLcNhM!*FQEs`H;`1>RjlOm~EXZr)rLO?O57;<wk=_IQQ!b-@J4+*05fi
zQKnxUtIO(j{>+Az1{;-hZ){F|(%RsD(>TUzgK>fFl4-HVD=ej}JS$%wl*!86t8eAH
zS5obCYWwCntG+sXE0vMtQ0(ZasgFE%re|Nq3g-%g=Y7Tg*Ekn#Dv%7)o)KX(J26aR
zp^Izat#dOY``oTEpIKHAxa8p+-HMH|S+26l>d}Q6v6G_sQnwpKhM(~Ix3&LX)#>(c
zaW!w>P5*a|yJW|vmV$GC>+k<~y?^g-?vUWAvv^b`k00A~T}5J&#s!|HQV(961l=i3
z8sYC2*gmjX<80jU<phtI)wSj*CpV$Cl`0m;6*$^dJlJ@wk9*6mR#r^*lxp%|I9Hsv
z^WqeZJ!fOXD$;FTCvACgKlZE8b1#0+sa<PAHAD<%Ru{Z{cK_Fn*XwV7Ft)EdtG$1I
z@!NmD-~V5_ea}{*<E@5|7b_Qk=H7m%<a7Ss&)fgM@&Eti<opABgsLvbPt(yk6TY?A
z`RbY%XD4qhE?X<V&U}(e<%1iSoZYAO`<E8qmX?c-UVXLeThXpL*Od3}ii(W<V4HUK
zU%uD0)XI6nfm@?^n>?~pdweH7S^4UIRQdnrcKy9y?v!S0H;Oqbh)vs6cKgov14#=q
zK0mo}ZtY_8_w(1fT(XLuw(RDWYlRZ*cjIp5m`<Opx0!wZPKSa^^W|O~Ph>PWw&nI|
z(6L)pch?1-s=ogE>%10m(MGv{hv#lm={>~Y5GN8Ma_@K4Rx2Bo<59o<#2%jNmAY~6
z``zWQK7?#9S*3A$%Wi?NcEA6O{f8Tw+2j5^n(lM{98<&h|9}1emz3pwW0wDMU}oR{
zEqCf(JhT7#=6^=8b>6ELN~bN~$rd;T?Nz$v-4goJO`zjJhlGc?4W|<0Me&UchYkl#
ze*eB+z}RMP%&*Pg6__Nv9E_JZoIl8X?;x{^gNuv6>QXit4+Cx|4G->X4(BXN_T>1r
zWHZgv%<#4P_)h%)p_`Md<*Zj8J%9JYzuEk^7rzU9epjo1qE1*qf8Ng(XZ`<jHt<wz
zHLqGCQh00oa``ilOZXhlHR`R}QxN-E*FJ8xOzjn!<>JrwSN^_dEw|(Oi!)zNd?=7<
zQ8wn3tDG{g=5BrAtMkXRf4bx^jb8i5;mqnH)r`tYOP<AHn<ZNl1E<XOo8FRPCM~fx
zKW6{O*6{en@{7|`uhl(U$iC0eyx71~PGizEj&o~y<V}@N-#gmm7W!aj`r6)3wdN1o
z*4!2-3OVKB!D;k{`@PV6X3JAN?rd*F*06|hs#R{-;Jfm5kbvU%W1D#&Ivq@Sf8+TZ
z?r#hx3%#5KZ8J8_aPj?<|LvZ!!=%-FzSsG!h`G9RdG)6==W@>7ip>=|CFtqVq0nP!
zcH@{tTu;OGeb@IjY+S$buT=BN8*VJZyiQIU>s7Ywo)orw^%h6z^utHyUa^&3wOf1M
zhq@V41r8-#oBn;T{JTH<e9GqrUkx>_^$Y*|y7C|YRslB-W6k7~k^;_e)f7}ubht0<
zX?>zqz?;}q=V#~q{Afha#xgy=WX`u!l3Jcwm<zrNxH9d5vCg{Ud5TNCuZFgyJ$~UM
zBH|I`$|0<vz*)fL)G#4vpVGtDpj}KgoLWv29ishv_U&C8tZuIV>Qwv=mi-6*Kh(*H
z;MUo2fQdUs!tu!eKiTYV-fM%4c^}U3b-!D3bX88*xn7?%UvI%fx~93_zaKVk4vfg3
zx_S!h_4uORy&Ihudjwxq;7C5^dwb5RUq5RWNq$PJ3`#s(Vlv&!@@QY*yL(P%uRVJ1
zhDGGNCO^L1-tYU1*RMyeN1%VFK+{p5$1;o_oO25GmaG#BR@~Ml(6!qtsGEIPwbi5p
zM}9;+J<?hHTuocm+(6{Y-N}(VSLx5Zl>OCBgmqf#d`r_+f!Ss242_I@LP|e(iQ3+k
zY!nEcAaLo*m7P1EdF%I1(N;ZtK`5$)BYN+O9W|Njb64slO<h&~;>3%CH#=?2V)gTm
zC`~-l+<a=0YiEep;+BBYk3S-QzD(~EjJ;lXXzjuOKR*52U;TdC(!H7t8vSAK{_K@!
z5ZkqQ+pNM%*VM92nOAQAb8wofHrJ}PXMK0x|3ANf{x`SV%c@nIB3!(G6^HLD%~i|)
zU1&V}yxFU>pJFoKEPd5k`}pwXU>;3P)6`pDcRE@cYJ%<-J)YH_AMZYS+mlVECZz?}
zU#iztq?}p*T_t$NgO4*eo;!CWw>&2BO!V&hs#j;cjVH<*_e7qMm^|g|{S^mmc&0r`
z`d1Xs_0n&v)SfhjO-pv~csI%QwE1_juo8jbr*S1uZeA2-Klbj=vF*3t_Syg2e}C4g
zsG~jqzQ6x3=+@$OL}h=)?M=MXc{^sj-}C;(<m&m8C&hnVX8v`Zj+<b1e9R2~K#QM?
zpZCAD+*8l;e#iTc=g0H^KJjf4(meXStp3%+TZ)@w#htkPPc)=Il2Cq<YI0EZvBC@%
z7AdzW3~DPL8hK4zl;Fgu^2q7f!h{&9p5?__3r{FcQhq6LhT&P3&*gwKjqOcJ0TV-1
zIwrXLEYWe*P?*reD8V4EknG5`@W`PFPD?vpb!clGFzRVFmtQq)Nl)_=BNY$k2{GG}
zI4p0l{kpeseXCB@>C*h){_VHp>mIF-5D9I5a7ue!#dGWXKi%I~@-O`|`~II}vhsf>
z|NHlkTXv7kN<$46#ZDy#p91fro40z^{(fp39((KZea@dM8QVn8M(t$EkDF*?G^O%W
z;rE%f!G|B8KT_yc$~O7sK94p9<(^e6N<FqLatrl14n3^*4~mdE&Y{?2_*jNP#P#Ki
z7aAg6>i%<fEO^UtM3qUUlcge3T!CXl>g&AAwnblZ>g%KThVB11D|cqfrWmQ}lIPyr
z@9fwi)hF^xwyNZo?(Cj(sYO*<YtK&m`^4k+$6)mqqueDfA*T}snXl;O)VItiZ#vGg
za+TK7kPz4FUr+1p|8ruZ^1SCWmr1%CG6Z-@bZh=Cb#{GrutH2gT!W3vNr-P%gGs}y
zC6lk-+}Zi?x$o+YMUn3=dEYY6HD%jX`IqN>s#B7}{;R>OCT$jev@!N_znyKKdbCf3
zjHZVWpNqn$)%M?Q>%ZLdTFS(5GiO=Q%B-$WCl2@Dsr_!7Uv+u?(pUeu_U-$9?!D|T
z`|G(42Csb1RT||Ko^)07<mK+4X5pmo?ag7}IK!h;@R|X;fDnr~hjQ0MF9FvCS0}Fr
z3_eaejot|i9u5**uE*QDczQTI&ZUTSSxo8kw3xI0d?$l|BbU<@hUo&_0vjKEW_9Fb
zaFlWODcH9{RQVa-@4aF#U(NlqdHMf;*XBk4fAHvbyrq)nkvHo5-`)FfqQFoQ%Jxxz
z^3rFm+bfTz#o1PrF1fn;YFcNV*s<ce*nh>+E%T$_r~9rinP7kamsflE_I<lL%Nc4f
zRzLChaYpmkO#4gW-_LF@P<(fLXZ5Fz%$}?GwpBzQo^vha;sf5N;_re4tA74jG+(>r
z*Q@QH*T-LeXrGldV{W|8)0!S3HxACu%_}=juX?a-LeqtWIN@^Xl67ic_rm$+?RmTX
z-kqy=f1V2CpK`kX-y?2gL45)3l_KVvv)+GPIcfSP<@UnUCOWO>ey-gR6QrY^sKG4a
zB)Qv0!?@2OXo8fJ)dH0;W<@QV6`ul})-V(qTovStxZ%6j=Bi_t<h40Z8@nokwA4;=
zFJRii;JM@qqojjKkJ*f{6OofQubRNKq^qM<gqbrzn1f|9lgeSEZ2~DPrUkv&@_u#0
zl<>I@Y(WZ<4+TDGv`^K`Vm_gf7s|4EsoA+jW=^|BTA5lVuJB}JIIY1@A*CkeB%v~0
zNu)6Li0;8#omT(PCI`(5N)z-9KD*3IbaL#|pxBo9xe`C0yqX$bR(gnu`_C<;%H{vJ
z7aO1V`?m_--mvU`X>{(+GpgB_T)Wx4iz=BlIa(FXL-stpbujk)RJp$|>m*l($8KAZ
zAlS6<&8C<pCI;~bZb1hh#RS`Z3fc7Xn)U8oX1NhnKbO{uG_z<f;ju`V!0w+ab@s)R
zmlJnIr_NDukqKTN;TpuS;O7mN2@L{9AxY7{Wb1!ei83GMP<CjT_VxDky!YJB-_+|1
z%dKWc*xabRd2L<~BSY?52_CK=lj0aE{&_sT{Xb5uDL>}&)~AbXgawK=h%z)3n;M!1
z&ec2{v_?AYRqgw|%kHu<bhP%c1QjN|ef3B*dRooH>}rOT=yQ?#_vPQdwr?Lx0*l>a
zD^>CDCHFQ|J}sA%y0`axMzv!9lA8a^=T-bL&R1Zm|9-wMsQhnE)bt>$zC)}cA+uMc
zT)bqqTie;>*1Szcv7DBd4woF-8Ir7e`(??xw?;*L3<<Fp_pC_Ji><4yx%m3nydA$U
ztYkK}6W(~frDf~%lKUUnZ}-mWHGS3V8+h5Qs#rRID~IEGo3gCDU9Ot<cGUee&A)x2
zG_c=3_&TrZmq%5`W*WyBT9QJK8ctVuTJwuXL8rx~LB**{#B)~EE|cQV?{i+=y3j4c
z6vMz^HYIiSZR@H_{%>wL@7$DAIeXr=73*%esIssNmM@)sDzfvR%=g8gTw*=eC2uWH
z-MC|waUNUNDHaE%q|^7y3eR6_G@gIs;LJN;UpOwmzT;)>^>=me+?U^FW+`AXSa5h(
z-@&Cf8~4miQ<}B%{k*KRa|<qJ#40t+Q;C{&KsL;6x!;k)4Li49n9utoq#-?e$Hhmh
zt)?DKQB1$#Q^25>YV!Cj&+R8mGZ(JXm>BX)=jQteS-<jIF)ka-!fZ|MN!UL8WNdn|
zt2K4vI+ncCi`Ta9Yq^)XGE(v8l<FrgU++AWnl(F>L4f0c#8TfaXC`@1I=U#-K!fS!
z-zPshL!xT4epH8FTX$j^*Z!n6y!`z3KMpW=EfQ$3e*Y({Jp8(_|DP|>_y6%R)V%u~
z|Kp8)?X&$x4NF;C678O{Ffy!(4!yA}_2M+$X0Ca;XL_5pL%Tj%&Y0!!xAwx{Z(j~5
zy}tKbollmrsZeeDTs{A$DbIr=<MxIAxi8V-y0XboZOW0rJ6~qMEZMbtclF(0U+@1s
zx4mBZ_VYR1oa}sZyWhP!d;VSRy=`xo-LHB1;=`Mq8TsDVW}Q9AczW&e!-p4lho^J3
zx`=d7+&D|A{kwg6(AJJAlZqWXixxIUG;w=A*<<4_%9_09<*dgR;qj$kS1t_Rn&o@_
zYue^ULqC<tpOdb!D#oA7_&rnk+Md=uPNuP&Z+EYrp1yvU(%wQ_(@PJw2I%!0G~92Q
z(S2@R<F<8k#OLaS9$xA7qv*@&dO7ZIU*_5V{`QXd@r}YcwdZY$-|zii_a#|gJA8Hh
zU-SCn+qwCF;#cPUIKln>&i6<Dw|4htb+<F=%wFT;xNtU`jGK*#>2clJ3JhJ22O9)6
zI5e180v-!+a>Sc;9QIhnAt`Z*@7be04Wfn}Dh8YijKWVORxEIGn=0Yhy>RCQlW3zL
zfr$z%3`{-~yc|>=7`ayQux1rJIi`^?>G&i=P7Wys*;RMq95&saliPG##F2yF@6PSK
z<#{oMcmFu<{j$@#_jf#l2$K-Qwd}|9>Xt?C?Fw%?Do|-@_fpjL<yFbd^-<nl3=W_F
z#;>*g+rH>({f#eORbRUwhOaky*ww=(koWP}hbQg(Fa67}&nkJs@F3cL=l>rsBB~|K
z{&*brvYNR@x+-<un%7^pc3st9mA1al`o8bKLzAwr`B!xLkKy8Q7kACpDG~u%Q}eFe
zNjuH`cY+p6Vv<DHx-6>(mrJG6@jpLZzyJTB{VR=aj0Yaxyu|+9c5X-y&obVV?4h;E
z*EDBT+4hL`%oJcr);rQM{eVPplQr+}SBqjlEiROAn|1Z3g~<e;KwZbHxs{ibYs^fR
zH*b(JvpvYD!t`hNTU$@ph$&kn<a0CAqeT7N%nmKqF`77O>6R6*Y}<k^M7FP7$#VVB
z4!OfE?tW%>Us}wOpTqKyt)HWTLC{-|A;d*@RZ2*0w%%&tMf+kbLOnE>_O!_4vQAWx
zddAtxHs|$>c^_Ww6R~uPpZ@ZNNkR8V<*&y|Uhqbptn)V4WMt4=dcIZKS(9VR2E`=>
ztjZkEvgfH8cm^*%yg|n6m(SlF(cT;i9yLkV{fb_uPXAhRn2GyO6{3D&xV-e*Ve4}@
z+R`GTwmuT-x!Pgbbt!YJ(*C;dajUF%P3~mBv~nqD?a8OI<#tQ9Z7uy%VWRcw<Ex&f
z=30JQ-3E3~58X4?yB@M%GU=$%;cM#u3N#f%LN8p&`F!EyCUu9XW2>Ha`Z!vi^1N_W
z^y7)*!1=k?p1+#4OyM|B(}_tz<{n#bT@n7moBuN6>eczi984xvtNwgYR-fdV{P^hJ
z-0n@8vz@eR*9qoj&3omqyVg8X`N`9$kd+nTxf2*R6fV76^St!_&tt~^w&r1a=G*e$
z$)3q>S#aK_JTJ@0F5>&&l)CI&f9~GjePi3kWe?=%aq`WZ`6~B(+*RlBlr^ql+qNuy
zzVYtz^Sr)`QjhkCy_Zhx4RU7QSQxp@Jpas<L;QF5RQ!3+;dmk9>SdKTRXG}|tIzjd
z<>u@?y64^pmLp~dB4T!x+<tAPA1lSSaaG`hN51dx|NAcgV-2gfX&2+;4RR8#Dhxhy
z^Xp!@vrlUJ{w-bX?v`bbPl;a7&#nIQ{@?9YdtXaVzACzO`=7V$E&|n$r#}BSr#AC@
zX4vQHYjbWFy#2&7>GEXVvx~O>xp(a9_4NUh)EF$hZ*5h*oc`W=!X+V<mA536k4-#&
zWrA^!(*zF19tUTS?j1}5*)D+}tL=WLUA?3tzINiJ?f)Kft`~jER($==wrffgJ{q$+
zXZnQ{OYdShV3>JX{4#^n$*=2lq;fs4@o*$fyEQx5!y<CFhPmAS=Sx>w#-EmY|7-JV
zVOQ(g!1un|#^2vdnSajpe<yMG-?mHq{`cxb4!&jEQ+;x}{%ccF6%!#=8Sk53FJy1)
z7^j_G|K``B3lS+2zpTyb%(-T?D09Z9=JW+ge>8RYu-~TW_mdczlP>8+U#Hz$ZSa;!
zfnh^_$@Q7XuFqoeVU0~LjoJQ{FZwk@!(8Y8bGFYp+ikbOWI}%Vr}_V1na|6sKh(W6
z@!;<3dtx8y*?;3T<!!iD_V?XZC%M`G-W{(m5ofreY20yS_oV*?S6}Zs?rqP;Fm;7z
z_SaYY*5%vp`rYt<z5LH>_v=3U+kMw=yZwCs2UkUwV?Vy#zJKfPRaOT1pC8)a|2|o3
zdj0Re@B4mFm;WDORhyU@<H?%%%L29*px5e3h{jyKsj{)c4<qbW|9@N`?|M?^+dOd&
zA7;ZYTTTf_>t_dNo`_qQ6U{94RzlvoizQH5dCkhslsNBspQYrM?ug6P@!G4%aaf}5
zzxU)*|FxVr6kDb=2_(%>b6OF#mXDvmdC!3zDwY3MMKIO5UU5|5R9dB_s@mRu?04AO
zJEbq4ym)bBXYtxp+h;y&5AK{ZvwOCX__P#}<!c4iSNlGz+!JL#@yye#s}2TJCDz<r
z6SV4l`lh-50f#?57vd4Lix>T{r=Cwh)F5=i0R>iJ0k%K^quAB+Wvnjeu+0-!^2||I
zWy!xfds*huPlvpOllJ?2&3rF!Rg$!+x^Q3ITA^(=T!#(10`F>nJGbxgwnkC!CHB%U
z*Qr>2%4K3WGG!KnAfKRR$y2r+DQ{POugO^78SBPos$RUw<k5@$r#`&+JpXr$#PL~9
z_9e&JfB*V*@BhE=^)J2S<s_x8%ii2r+;3NQxAc141;ss1+BtScb>TOXyp^_H-ScXi
z_ImvrSv$?HPTRr3U?G#wQp`WE>f>*I`(@uFqJMp0zxH1`Ofx({<ochCC@+if`LeTR
ze!qL7ym{%5XItfW)}B44;<n1IHKk{_Y5Dd4pC`YcVynnFZQFDGxL@0NYj69yKE3l)
zXsd*kMP<tKdHz?OX2z!URCwfe?BDTFKG@A_rDWC_#>YDzvR(Y}``y3n<cXCV7_|<F
zZ>wKrKete7_Y{|30ku0>W`2pf|L@w|`G@UqY|1DO^KV^#yyv~_)J@3=*Plym{`%qN
z!o~4FuIDXj3UQYCee=;O{W^x(QEx9!@2hzjU$uleXztHT*5bT;QOgoDx%eL63RZ7=
z{Mgw3PUi8_kci3uZoM~|y>?L=OLDQtL50L)rR8rbUhIl}%rLL&FK_Gp{kw8Bw?^r%
zp1DnYafHl|6XM;CiGN?NJvi%7%+5Jg@0Tz2@ebL3|J$=GyxAMw((U#u-}}ttz_Q@e
zZ@WaPWku(^m#+V_K=J1%|9|nDrLC4s;arm9BsgzY-}6~#-Q#-r=RC+;`R!(PPkqJt
zjmgJnpO@LQEdN1i`5xYtUv?X_zpt#iKK1aX1uK;%@A$Us^<s^rp1(ilRf~l79@?;Z
zbMf6<TVG#WySOW8?KP?1U&8)xYziN>WX|GPcy{*oH8DGx7%bBLluk-$PfuID_1BFT
zH%?Ag7jfPB<I!2|Fdg=WwAD8+Uw-|&?(o{<J?WPudoC*XzmbrYU3uory1310cXw@l
z+q!7o>y`;siwzA8KR)@f^7*{_b=SA-URwL(HNW`3FS5E1<n2oCgolNx_%EE$yvOy{
z?dc_kn#p>)tjrE4Qgu^~_suo?m~)qR8&Ax(ohz6R^oZZB-Szd+9gkoJr{?!@m-g;`
za75Ai7LVPhLkBGnvW0Ln%lD^k-}W{4#L`PT$Fyp5wtahR92|J2edczb;GHS^O^@Z(
zJ(hZ+(R<>)Wl@azr_(`KE`DZw9B=u=PHf8Wt!3`MyJAclRSg3ow{6s%XnM#~Y-wD$
zORSlx=%mnC?@-M!RgKMdvoe296xf}neSK?r+_k9&8g|dm)qY*->>f3Fd+POlm8t4S
zGnT2w>)e$${=VtUYxD2Re7hJEmfT}%*gCC^;~~TSTR)E|znG(*(PK0(!Mr@@UdqhZ
zRi(~X{lc2+?N`cXm|194ML(~%epjn6s^_H>QW5dsdXnSesDwsVv4{suH>y9(nXuj_
zpOqm*>-wf=mFpKSpD!&tU(@`_y#4<sfB&lW)+Kn`y68WDIy>jrykEIYT-RJ{{rw5C
zrXQ*VH_tuKQ~P(}--y>GInG=DWSf6^-Dwh#o3-WB-0E+#wvV}ec{OX7Ot`h7)Zjy{
z+KeNYf<zcrW`zWL9_~**R;t&^;<{8;_Ge#=;!16X4^P+Im;AXYc8DYJ&t-N0@9VPm
zz5KS_Op0-7#l8izlP{&ull_0NS>H^mck=Ob_sUM^&a&IE=XBDXe*f!!{Jue&)9>x#
zVR-iJl=9-WZmXASyt-vN_ht_xgTJlmr>pAor*pjRjne;CUi0|w^$e-X&(YU<{H`7K
zDZbymSXi{aW|>`h>F&$N?%uch)L;L3-?=7J)2kA4^Cs<Dspjh*%x7c$N`pmMNA*L*
z3y-5g3pM&GN>08G=RD?m#($oK{0rSBVP$3M*0r9ICzSOfj|e&`C8@{B{D0^F?%t%E
zTmGN?__g@o+4_&aI@;y;KHgvZd*ScW;GJKunTMUb8Wj2Z=HKM<|ED+W-g~j^+`p9*
zFD7qZwNN9-OL6|smlv+2>`k6od-3e;lrt?;#LRe`lX_S@SQ}PZ@a>%PX^*sylfHCE
z!>Y?Me%B|lG5E}%^>?-Xk7;UOX600+``K)HymI^ghehs+I!|UKh`C85??1}0I47t(
z<Wc3q4#`CpQ_EhI9PR&EJHI;3YE6sB)lSpsZ{O@IzkS`mpVh$b!;_C({gc9$g>cI4
z`~N$FUt`&8p`ySx28X>jZEBw#IC*L3&RajO`JPr<rV$~~WF&d?f*?ac)6OI1_rK>l
zH#Z(_ZkE*!^~$@m<zw*ud$D;RkGqwhoVK<0>}<vdFKd^}e=hH>aN@X`zQ|Wwe_JTK
zV#$LOFXmnPteBo3b8FkCTH~V`x2Ngq``8%1Uu_&FyUK9;qwBMEwu!#J)>wBu?Dm^S
z2b7o@{HFa3^?va*dKcq^6JI|2`}V73{o%cR|N7LoHLpXb%T;}dKmJ!x^QnHft)SDL
z((AE?$xf&E?-w5bb4XM>EM`yT=f(ZDVJok`uYYi`{NFiiy^KG8=g+h(obR{Y_*jI<
z&0YJ_Qp1#fe%`I%sKj_+w$sJ{lVfW|&OQCmwRC6N-q$ai+pDMPWN)2ydb<AZug|0n
zAJ6~yyI!Yvx|Nkx?Ej{3PtDnm%_vq=Rbw$em%a7Y!^7?M&83`z3p7&dE(j_0CF@T$
zyrg;CAoC87FyF+6KDpKAvmHe~hHb8Vaw9;bd)u6gx3`NV|Nimu;mP8u9j<dWbMJjN
z&51+Nfvdz$f>qc_W9j$%<@aM&Ubz-F!6{6;SV5I(NoJHx%#60wo7Z-kzIJibG~esC
z_UV#0v)5IezP|6<*Ot7Dwv8o)*9<tE&J;2zIoMxjj_=!8dDA@e^|HRZ)ytv^53^75
zTe|4Q^l9!gva)|q{^e(I(3)BGUVg7QgNW<T$KU^cJZ|^Pu;rroz8^>bZ)*E`cX@q4
z{;{KFd-q50uDTf-sm*=CBWk7iw>~lMvfmApE^L;zzV`Nnoh0{54UyF%3{r8%LcJP!
zGgn=m{j#v6y7cu!=b%o>*_m#AOBootZ@T0rEvi!DYhCtuo7q!e>HJLp_19NKece-(
z%p*8y>+b8NYqIu#`X#%(+|F7#cK-KUUGmioi|(oXWb+d-&bky>aD1us7ujSchU_UB
zS3WEXyH;3n`f1QA7X4SRcl_O+_y6U?{r^sWcvr5!f9bcs?W*R2Gx_c+T%4J^_Wfxm
zsRe=)HBVXJy0$LBsPBo=yp@a!Q)2z<-alIEJw0{Ovp*_t{X^cA*8Y0*?ZE*K`+edq
zXP!;+J9Nl!^R)7oVAHJ=VwRNeU%mS6op;ua;f;o>^L1W$+0DHmAe1O`*0eNKcxq<O
z%Db|x#|yJKCge1#yqXnfI)8$b*502#BpHLID#d!F3n=t+vTCq7ESqKI6CK*Da81Um
z)O1z#sf2}v`OzOv%so4|{nXP>=hVv<{`}(CBA_af*dlPKLGYUI>cxwN8MKO16_<)E
z+P}a4udDdlxUF0aOQx(^_jO72_Wb=vHoblLF!5Za+T2%f-mo+n@XQognPN2m^wGd8
zS8pDyurVyu>q-v2Ty*nI&HN>gmjr7blvFe6Q}PYg49(l|ux;z>>(OnD4C`JiHG~+=
z^jjLGnOsxjbY_=ee-v-|i<gUk?=qR2>>e65CqO_~&`__XrK5Y5_`AA9k6<B1H=V?O
zlk{jElTzjN#(J!d5zAMc_Or8BSJIqz>*NwIhJ<?)dKFR<E<N%&z9`zzcvezo%L<N`
zH~zO+4k%i&)>xIWZ#m;SyUH|LxW(s+|NM1xSDlrKnJKGdb?Mq9n?7q1+g?tlB??m(
zi8L$7Je<z0e?`geY4q}}wTt57r{?LND`h+olKLxQ<~+`mJ@WJTqGXLH%TC*;wfwoy
z@kLqv({Am``1;57z`@1p#}Dr`d$r^1E;l1N;neeY?L$>1mOJ0NIzMpJx2@}U=Ug|o
z*E-I4d{4Z0+?{3mr)Mo&#i1!H8rZt;)9J%4Ki=KE*}pcL<7gC0t!iO>_X&$J1Cs|A
zr-D(}szjX_U(>2%@fA^C8Yyg_s{+}46y_*8aX&Ul@od>4ExtzSyF|hqm9*LO7HNHr
zc3dQ?6CE}q&8+`v?D0Fl&+iC%)!}*W=b4h+lJk;ks!cZpI0PksFVqth-E`D;mBO)1
zmPt}k;r`n)tT#^3_c5I>KReH1(QaGY>m1K(>Jl>E{mi#pq3qmSS-i@L)q|yO>C>sv
zvOjZjYu3D2lQhHNWUD-9*W<SRWeUy>o{ASmTn-n{^mrk)KP9=HO-OM|`Exy^=^kop
zW~>y}_wkFhy1H}43nh_nPnA2e7n&QJ$7P00=S}OFv-{DbttaPPeDdgn&rul#(S=63
z54i&6XA3@6czxV+t_F*wrz^vmof_%-XUmtm2+X&$+4=n9bT+#Xg=N=DGrvD<U(G1Q
zr4+KfBgyG%%DH6`fu&4>cZ$y^&#rr&v|N9p;q9*2u)T8mF?W}z$UOVyUzcw$rptXY
zEhcyI%Z(?!u6brG6JqR{zouud&UW2{*?Q5(_nhErVwto{KxK*(!*d}+MS-NCHiP(j
z?nKTep(7PB{APPAMZ+~1cx<hsKBnovi@kO3>x!8v8!f&aiM*<?wMxMB@Wf*iXSDDC
z`*3RSfwa~uKDrmKElqJ+Dsz6-mMo20P17$)GSR1h8+BhVkD9hCqk28ZjmO_*=7kzb
z%4+sJH!&)HpyC&9H9f^#^!m)C_a#T`i=I?3mwpl9x*<ZwuE->PL7DHq2f_v`4kaG>
zD$;cRtligw&udsCWTbuuJlwue@<)yH(&q^mo~YYwyk_kgHkWb2(@)>q?o4(%;U}Db
zLW23HFT>Qs%imQ$Jg`?i*YwNL{$>9*{y&y|dsBVI)izP<XHRBsT4DOb?`O<rnef#g
zD@@<%yt<yg{;XPc?E4+zeT)ppGbZYqHm&NdxR&oTpEs)1{+3N<;Q9XM5~kC2YoCVZ
zYJZmR+gkhk+tpQ~iceo%T^+tI=I5zT<$u22malzd$WZZT<8i%^!<)YR*;&jUd4gT+
z`?21Kk=rXjpA8SP>0}g`%%M2J>0_e@E5n8^N3SCe1`(UMa`$fe@bdh>2etA)e!Tj6
zJz|-e)#m@}cFRfF7grT+x;Zh-uV3CcF8lJI|ME^8496@PH7%bP%5W=Q$Tsf#C#>Sa
zz`((*pi-aq>WIa3p+^zdviFG`NSf%iTxi?Nu=BMqz1w}7w~0^Q<@Nt-JYNK-?c{6Q
z@^2d$2g}My&YxTST+6rVN{CtahNrvU{dqp;eEB1x539dTnE!p=;R3tWy~ch5LUR;b
zL>90lH*H)baD8oZkBRTsS!*rQ+7iz^*N%PRDLqf7>h}9P*USP=h=|?){owFY&-a_I
zueB@5`1xbzUcbDO$J73W_$9EI^gi~~lU!lQHbG+Z&%G=RoE(pziH3iBTUXb$d1lnr
z@UwHG{~tY6`F!W|<M!uNCO^&k+BQ4y%=7d0v339NzW;aH|Boo+jh)%)Ys0*k28mZG
zFc>_OyOQ&!@aF7#X{FA>?K`VqD4+LP7-i{{Uhr_uCZkL}KacByNljUT&rQBKeZMID
zzaXP#(Va=tb>HqO`QSY5-qh=<kqfH*>;CN&eq@~grzpyI-r7As9zVWs@qGKaWj%IB
z!pr$?9s4w)(%$md*~3epFLOG=5_9`v?cGP)OH$TF25peHFZIvR5cPd0@vB6$;QUXG
zr<?tH_xx|GKXxK+qTinvTe2fOoRj{~w6`moRT^zzD3x=g=J2<p(M<+3&+HIu`)k~O
zfA1f${PPkV%?mgDJ0q|+N77TGvpZ~K^Z8YmSRB5kYHwWkA?(HduLavRw$=aY&8nVd
z+VuFl&C<G;flKDF?h4yk!Kw59N%GohJ;ItFb}%%pj=%Tvy+y+&&)2U)zrBq<qdNDS
ze9Wz1uf89a)t`H_@WQVXx<6N6uUuR3ZGN51Tiba}4G+_7u0K+cJ-*^o2)F66>TdI#
z7l&stF|2%j{ZGO5=IOqhzPL7PIx#HxbVZVBV)n~p2^R%9nkrt+s$ZqmRrlE8clCN>
zt4r5@8!KDKP5R>Sci!H)lMmkG3H<zI(;DB<O?5}?!qqnS1%$j%zj48oA;47kLv7E6
z2M-?XY502iczsm<j+ZH)Hl5a!j<_P;a`55d_SajZD%TnPueB(8a^k{;l_6SNGZxgp
zoV3)|cJJxw=cjr<ojLR6-{0T76?IPE+EyDaarA83(+>*|J8@|yW@QC=?aaMx#xP^v
z%$q-toLjhX^2(5+v#(75c8jT=Ju%^{!Mx80*Uju)D7<|Bax*5cCCix>3mm;P->1}X
zTa(7R&_BQUpXem=G9FpAD)?cH!p^2cVP`H28MwNHUrU*L_xY4*9rt$bu$T~{@>oJ)
z>1r_*#&%V?t&`up{&dvu_?)kg(^Mu)6@~0Fe6@>vYHo`4Czs_-x2LaPZ)AD*!@kNe
z`Oo2e$A6sInY6p9`qGKsNwTw=4)QN{Q~7Ih(5GWr#)?S-GA}3j6>r?nRIPnHT>4VK
zuRI4+-J(_ZOmEsqe>@wtO*dek>*B}i{C_xOH*eGZxNx2Jp0p=RJ_nyoxL@-6-U2)3
zO3hxUWgY^TG}oQo@@_7#;DN_oTffe!S$@{1_0EmmZ{KZPc=(|g@9g8*uX?1vEY+4&
z7UW*3a4=P)QFw`l!2gP@Z~o!subzZoyBw3i$PjU1gIGjDBdgdB1*x^y?UJ|aZhdp?
zXqdD4rt2~Lw(M4)eCB54Y#}dxyUG_|Jeq|TS(zlhtf*QSx87TEqn7~FF^PnWS-&`W
zyr*qfWJ%QN<DaY6@=bK}Vq;VN9+|UNWmRjIYco$0=Ja^f_FS-q<@l_%FJ`U#7-6(d
z%Ve(6^VcTwvQ`hTNqg?jEm*MD_|egOced<WYZE<-+e@iKC)!zpQ%@&2S3fPdZ(rKk
zDBsHwXO?Mgd@R8bRB&>}1R)0whK`+Ecvu;PJZ-ro4`t+(tg)!L*|~7@-n(<Jl<~<~
zT-mwegi4lvO4<ABdnZyiHpJ-twy*yl)f9LxU}?*4xx0TKakq1v6<+rv@DA6b3;mUA
zmkPEBdUP7N&1u&Eximk*)mM~3?$5<W@%h!S-oC$;COY~0-j7{}`R_9aWwC6GIAYqb
z#v}K+XWlf1L>-0&A*;6Po@3Fu65_=fY{bXF(Dd=r4qqcqgGPf1n-XsEsB~BGC@>lx
z%-+hzup;xcfvF;EH;b8Og67OA44*{Zg({8~JlS*Dqq;uK>m+Oavx|$H-SnMi2nF)(
zXfx!lkl|vnxH^CC<jo8hO8=_bbaZ;LM^C(%sNJQ+B-g4l_fk`bX?CL2%D=0-#qaNP
z^p%JR=6fS~@8<zSnKlmXg~vr$+vkZ}CzZC}oG5c;g=LKG?>{Xi*@c@Hcq)9|dE@hj
z`D%H(+b)?@-8{KN&P0UObz_d{&Zfe%`B(O29#`D@Qe)zh&KBeQx)TeoaO^Zqj9hU!
zkGUc3#k+fdQ&wJkkfru?!baz<##4=RBN-aXoGrVRucs!<U7oNfWA9GE=9Ljg`})$>
z)-5x7v{iyZWY_b}+6PLV&9jtP5>@<qdDgz$vr*D)`}T?J=VtxAs{Y?5XQhLn#{?c0
z@kgmopPqO)eF@8HgS^Va(s8zr*6sgSb^1c<1p8gj=jqq~^xpRO)|Iu^?{+*sx%_)h
z#Qu4!xQ@1P@-fU>q}0;h*0$SfcUpS7tn^6(oo8piB?bPN{NlNH@LA#O79I&&LWU8m
zDo<`ZSO4pe_w8*tnTDS(DEHg%{2tx=EGJztTf)jwBQetOihhODPu~L(e?D=mvG}V^
zzI*rX-o3T||2(b#+nZzGrR3GINRq=-FJ<YioS*xaO)UM}>a=mj=`_FjvirUWZQi^1
zvZq?VoVBTyk(F(<_W7TQM>rO?<$ajps<Y$5`KL{Vjx7Q#!VCvE5?MGFn%}E>y|4DS
z_tK&V)yp!UeE!*X`^z4&T?e{<O?hk*6TWt*w0X{k;F;@dzuxywEx&xMH@)w@8einb
znu%#W8zfdVFJU-&PCM`O;{T!oZg=O-UF9`Ng)z~|d~)As?_y5*${!PpwsJA#S3Q=F
zkDTG7wtnZYSHI;e7#Pal+$jA0cKiQLSL<1yR+Vm%x>ND-($Sqqdly)}^Lr=L9Hsi|
zWr%wE<LQ1sw#rqmV$4&`dw*F|h#?`1v+Lx;!@NfWqq}PqEg4?8EYtj97U*;(V^?2l
zwu^M0+41NG!x?IEb6)1Qm5Mz4`?$S5J$c>aD%CngnSD#PFVvdZSP~!JZgzaZsf&-F
zvQ0iA{k^)gMCeBMtZmcIM8!@kU8K37DWP6+vV%?emTUL&<ZMb_e9ewqA26wK6W65Y
zQpH9|Ip?Ojs49K_GTHzBmW}h>&)nFy=HsL8ppwQ#7vAYGoZ<0rW@&MH_RAzWI9lGS
zw8(TV^ZULh6MmoZJ~w$UNA)rv21U7KwWS{;wg%ZIo>hId{QR2g>rWXRet!;%;;3$T
zb!yLKE4R4KqKh?!jY1?I-83$E?aJUF#=GLM`}O==91IF932Rc`+?$tI|0<%;S)Rc|
z^XCc6w!>-Nj13=@G+9nK3(VrbTm7b2oOg+SREsa~^Wvmcx^pzlXY0;6(vsj~pfn}O
z%fQVgsi)?=_?%>?MFvk|JT$pmnHX9Uf860dZyvLK{rdNh)<)|dj@VSOaoMW9duwN&
z`FSU6`#V0~xhgGYQh8ca^|oxC*~Z7PHEXR=xaQO}Q{UZ>PHD5GPhR)?&FAx#Yo}#K
zwyj%koXOC!ctwa7Ya>6yy4w|1=jR=-|8@DDZ*B1NbEz9uTOai7T>8sJ*z1sogNWxk
zWj=-$0oLS27Gm7%UPbUROmy(!m>;@&O{n;#<eIu4Q=}&@UiG(3P4=iIx4G29z9m^J
z7-9}au*ZlO@*k@e3+7~MNavT`lX?5sgp+H<OYfF0SR;H&;$#LN!<E?|4;JRvlvx>M
zE`QV_C%u-{%<qTbb)KN)MT$y1Hl2mRT^>c;f;|eYo}s5U$2k}#D)CgFVP$r)m2-Cz
za1az<w(u9j<-*4$bJylJ*HjBFnbWcG$>-&1=YIy31RGBY3S7ysGU-U=8_v8WBiUB>
zH0fm5OOr!xzYXy-EnV1K`S0@Y<*r)`AM+l&_D+T4q-F8a5XV^_QXIa9W>-J`65g*R
zS=q??ED~NHG9)!AJ3ZqKkW}PYJnQ*ZRngWP3J>}3Zxv)Pa5(dHX3&STwTB=3T2J0~
zx;XF3m)4TBEsK_~W-!p5V$A6K`9yE)WV4w)$$qK~No=CNhh}n43dm86>`{Emsi-l{
zAyVeZnFAb&El$3oLK5yV8cnN%5?CZ0H+nG07Js@aowtWiF;P>4!|lSUBX7_9?snXA
zCL=^ijC<$5PybS<mw0nVI_p+moVe-7L1E|OT*>uMU*C0aPe|ID!|f_^q^a<n>M@Dy
zs$Cqs5@%j1Id&v3FZJzZ2rUs&=&%f4;-Ipe%R0wQh0C{fo05v^HPIV8vVvbMeav}Z
z-@LTz_NBC3p`43eR(z}uK3ol!*RwlMmFDl}SY7hz$d{GkZZfmvt&H|&ZkTZA!u;18
z)Rx5@YfVtfVrdAx!zDW@W#a?}N!8a!f;d@HB@_=xxLy@gvshu0yMWWvw@G06GB=Cq
zlN6Eyc$E*fO09^Tk`T8<!KJ0AL0Qd&A@(4Pa)OiBN`{6mRkwylrobIXCa!4PcV0Dh
z4$~$EV^(2Ji}od69FCKe85{(UPl<>UWZ<hWe*dGyIn#TW;r@TWQac;X1V4uyc&6nj
zbEGF+($9})YJAOyjOcWu>vQjw{Jq2*uJh~F`?~UHIkDd#MF}jaUT(D`&_R5=syTDR
z+RD186J6qVZ(40V<>$epxrq`6kKXIP=VF?8#dCRb0>iZX1z|l}Ts$!*6HKQpnYQk#
z+un&`6U+=8O?MkyJ<>FN^|_qIP0Z51XO5k6&DUyY?b_{rL?^HO8G|Rw&#Nz;RqHGJ
zb6oeWEIE3N<4NgJx244oFZsB;|B7<i^;+nyT}@TI#Z|8?hJ+Or*TfkD^Ox`1W0tUf
zt{L;CY3IYE7qeaEGz$*<(ER>iM&7Z-t0dh8mkAs*WXR|;`p?9mbS$s(@Y(fp%`Z!K
zt-WDqW5dJn|I5wub#E5S*OtC+=C}Q_bp0P=2A;VVhU@L!dNf;(%z1r9XB)rNvLKBo
zhgMw52-DwRqR^ElDx;{V%FZC*<Ha{gm4U%yZj?{Or7ej`SI(F9t&fcU@#6UX!i&f5
z-`<q_`|S4Gzh7P+Ufvd0QFp&i<f!rHWJ%?p{~uoYe46v{g-tn^O%`cnnK5goZj6Z8
zTV>kBy~T1l&$G)<SSE2a9{Bw1`<&ym)@80zYh(=+_!YQWFuCWu&z5D`{?@ZzT5Owa
zP;T>UO5)0vMK34K_E_b2YNG&G^0S}3iYiOF>TbT^+WYDG)yAa#69T&$lurs2Ff<xW
z?O=8i`myV4HlLi`6SG$miRzh0da4(mw+wz+A0+U>G{ZAu)4Jz75AU}B+`9h%$KU^d
z&n>?vy5&c^{g3Y_pIGumt+SBa>cG<Aq^W#Tl649TgUe|L#<ROklsQ$Nt?@EFRT+Hz
zWYpd-8~gvib^rgUK48_BLqB&I2Wa+6EM_@>Hk9Fj$=TET`~O_6F8b_ie)s<Y=4pvF
zuP)F3>B{?hb^PAX&GNq{EYoO9RA@;$r+LhWqeWrrwJ5>kEV=(Lv^n)pEQ@1ba^3L4
z&54%!)85{VI-%N~a`E0fzp9z@l6Oc>jNop0=gz>;Q>wC6c-maUFWR&BaBHk`UFl%5
zfkmJxoJV!>j)n0LS9Aq5IT<N1x84@;WZx*$eOO`fHcf#@5p$-VB}>2ZKKcD?&3cnn
zd&E3^4`(uYt(UA=lb@hEp+<L-yVqtmk5<oU*W=PgGtE=n*1LY%w#{|&*UMHft!#GQ
zKPa$M_aXZvb-@CL)X!@K=fc(k+`Xsx{pG@2udi2LU%z2rg2I#Q_9b^6^7V9fUKE#S
zzB6f!uFPr+@vpm`?)@;A&+rXxe(v|O{rtq=^Ic9n77&`ru;hUU!=xM6q@21hcLwd=
zS9R~~+(H(+1!5lFZ_g<8+$cG#FpbH~fn!0-?mlh7>2oeOI+@gHl%BP^$F=w3q@7!w
zi!K&kd^Iz@Pxt<f^RMRF8*%@e<1~X&X<c>HEvFWbOy$hV)4rRP4>xy2NZFTjr6{f0
zu}Sm^)9p@ApA9S>B|@4W+$y4z3dP(uu6wM(Bg}c+WUY@HH^Zt`ZH^2Ki6T{Nr=?2F
zTDEeQ*ybHkYj>_&t)ayru}rgtqiMl~YitZX-5Omr_tjgpR=rXYVrbwz`?RQQQ9=*%
zef5@K`_wJMLrTA{3Vr+b?b4u?VXJ+8e0q9&edky#*if}g_vzKco@%`B8hnljNg4Gm
zaba-ca@o05K-QgW(diw$4BNb%^p^jX%b04A9ocnkZ-@Jvk1v&@cU_CQdR5x{OiRtf
zFE5rg&NDg6_?W|-gI~jBU7Kt6=WXYY?08*!+&Znl^p4Gin`utlnT$8ye&EZhy*aKW
zMB<@<)lZ|(T^6n~dwX7JF6p@)wSLCoO_L^svR+(v;yO#X<3tZZ2VS2R7hXXTk;#gJ
z&4*PFG6?C2y2o}&OmF0_v+t{UW@}LQNvO2)q6&jU&f|@pH@)uUaP4onsuKF`%(iJy
zg(o>N__8arG7DX_%wRJ#n5aKvR^P%EE4$pX|6bb>dRwf=cZVHA$m3n=uhgz_M({OG
zad<i-wqWaB)_?se@cGyM3{92SWgKQOFbD*9dwqR=JnH0>jYW}tK{Mv8nR>doblH<h
z*Z!RKQ%ik*Y1@Pb!4#pY^ysk32`>bhD!1ueD{FB3aH(;du=;X0HLb2iE2b!DR_`vl
zx=deHL&CwsIlN<nmTK<=L$wgY|6lxf-TV3b>Xg*&Tc27?H}z+8;!B$_!ResNbWf!g
zA6vGD2o9DGg(rsZ3=N~!+JAb|d3=7w!nO6Xff?@6+gF{H?pD%I2x^iqx_!Woy}4nP
zQ@H!}fR*>|&V1-oQMaY+@3Rh1#itj8mzG!^l;A(S;@+B?Ki$?#!cS?w5w8E&-o0DL
zdgrSH=JR?j`u}tsU8KRn)FZ&AXy7*Ibi^jrw|lG3b*@_b?ckr?_C>z&`Kxy9;AL23
z5Vv<}`nP$H<qTRTPAq3|;Cgww!8Inl;K-MxbS?$~)j*9M6V`-;cW3$()bA=j$D3uN
za3CY)r_iKrrySiFuBxp+zBT2FS^cXh)APc1Y`uji4UfenFnsAwJ<TZKBy;4)g*RQ<
z;Y<gfy`EnGxw~I~;!lMq(|j$NS9-KQiVD5r{(Q<&Nrs9C_vg(NGh8nDO2eCdu4(rt
zh69%Cf7Qhw@^D&s>4X1Vo%hyuU4}cKzP-IJ`f?-3yQn$Zyt{ilUVBUw5^$UMe79pP
z2O~qsQBP^z^Z9C9awGNl8A9`4eL1qPGt1=vn%Ul0=D)1JzV<!eqbR5I1r5btU(TOr
z7qr^-rQc=VR2kP<i@0-+DfP|pkzOGx7`sv65JQ6cS~m#;mR^oeET_I+`eV5vl$*g~
zx~}{jmbu)sPRKGU{o15`ZC&J1w@X5+7z|<r&nNErcxUC)x!vL7*VpScE!FUm>YMp(
z(SwYwjRqE+r<kMGx-&dy)oFPk%IF=e5jbUQ_Vs;fKVr+jUcLY0nYrqTW_JF)%U(Wc
zWM-I9G$-nDjo0*435C=%J6A2=bTejal+c{p({2_irYUjMgt9X*@EFYRQ+xLR<fIu^
zO1{d?kvxGK(Q8+PaT}=lzpMMSP}aIDcIVdD;ZH8@dfsYOP&{)D!?*YuUUkX|J*9^a
zw3y63Tea8D%<P#;U2@Z`MOq36`D^rM2;|(`&Mxd@v9WZvkc_cd%R(p4=S|HzA~HUn
zn_n6q3-Jxrc<Ln8Cbmt_C-^Xju+xqQ90DE!F&sKA0`7fsx@XU<T9qUvmb~W4xvF{7
zJ=0nL1SzljKOt@P&#C(LOP}<a%wB6-{q4`y<NwcHnatemeQIf^K~ka4bJ^#vz6^|#
z#V$uGMc;*fW@I{1T5@ZdQB9U!(&e&6t5<LSywv%;Qp=wmtPIl<L;lXUT$<UnsUjia
z-t-TmdAnY!F$g&M_|M~RdSJS?{_{!yS+m0O&1TPIXJ}i-*dX8L*TmN!QtHmive~%K
z>0qUD<oDIv<^_eCcBS?!>Sw+W2+#FW%M%M~TPt5b*Iq(fW3AM*Jh#9tdulVkNB?&6
zWBV-4!@E66lADpC=VX<tlh6t$28ZJbn$Oc6dkh>o9Cn4u-P+<fal(Zan`gZ*Tf)eo
zp`??x%xla4>3e_kOn#&F-u3^wEy+(WSo(i|qT)Nj<gka6o0G>OjueA}2NLr3Y=^h<
znwkB$@m(VMfXwahF&hdQq+JBqT3DD=A}tlqYWVos+S=M)whUbtyY(~I_ro4`F}FX+
zbXK1i|NcI@J#=gK^?Sc>eqF!y-t-1_M&*e4>brMsOJF&@_EPZlQ+=zGdVULML@tcb
zkaeyX+FN-1_2eoh20q(*4Fku^7qm~CUT&DhpfyV~nMLYi;c<iYwtGMO{$_CS+*<O?
zMV-xM`gFe@_3!;N??x^SF-pFDJ%{J|_sb9aK3v&T^~%HLwVH#~N^j0v1&I}>r{?S^
z{+%0Mpg6VZ!xtO%)l<GRt_=-a)p_=>MY8)<Ew|jG)dFi3ck*~CI^A&aV?QhLE+9sx
z`r`{duL%FLoX1wWH+wY#y+V(tGyY}>Vea8j^Aw(<bhujZ@cWwMQ=bJ03ck_5BCxXI
zP@Ca2wUeT%SG0KrFFrlgEwn_SE$_kUs~a^umj};Um%dq2vtskrGMRS6Yk9l#cF*-t
z@pU%mvE@)Ye8J~%!mMr8-`6!BWV~$h`KJxTl~-T8gM;V2XWw_;q*vgOCI8_Gflj8n
zeaS5w-~XI)>A-itIaXU!Kc~fB=l)rvH<?d)U+U+y^PlBvA6j#N?%tNj>Sz2YCdgIb
zoS+zUnn$LG=Yi?`lRR4LMD|1+V>1+*@^VVZ;c423W{GeKC<MgBXz0Itb0@&(iR8gl
z|Cn7Bh39uQo_;Rkc3`THlGUZ@S2;VE&RIXTt>;KivDo5!)AWx`YE2JcZYI>bV0v=)
z+@RST(p0P*85`CL3Uf0Ec)jEhKBKedEVrcg)FToiE<r*(W@?R(8Ye|~G9*YOwlD;!
zEDe~{%r!-&<Ce?znQkvn3+{0X=$~uxRztRcW0TzW?TQQxT@zE)4T@TYVj6un94uit
zz_HV2mFu41<CR)x&-nyJ@BI@Hq*+#ZcZ-nJqDY^Kzsw{5%`*KzZ!1ss*;%I9*Y<FU
zD1&ZhO$=GiBG_cQUg*eOt53l%^xywIc;Ukd_v-J<ds6Z&_CIgSR-b2UADXQhz_#?1
zc6@|p>mqZpfX*kYHlIi}%A6&*;_~uodAD~6GUVM1)R^Dv=f95Wd|_IOaclPXwZFd|
zPFK;;R1`X7u=Pg2p|aglr&T;cQmT#;`mtJ9{~Wxha`IQ}-k;I^va@!67ykY+qUH~O
zUE<>xRSXZjmkT+${#y~ECHCpXlHW&)gTF4z|7piCW$uFZZ?EbSB%*dFUOl}qV!c6{
z8<RR$r`zGnrEfpnJoPWvlHo@A-Fd>_=g!f*y2#>|jn%d56O~z#IH$I9?MQS=pW9l)
z?Q9cnb|5x)%4_bk_ZrVQbj^x0nPhTm?S;pQQ;g<n^g9?Su8o)wCE;$ozWVx9la+~D
zkEZP?^0#L=vQ|Om$d)a4^Y4B<)BIffZRo*Wj0}O7x>znw5Ku^}{Jgt-=Fyah%&Xb=
zcD81Tz0?k#su!D_`T48-t@8Kr_RqJ>&6~8+yZ-e##x<LZA3vR--Me6mPfFFKE0-Qc
ztngEwdNRl_`|XaEHr^*$E-hhd5m4ad5oTG?;NcJ>_VvjR?#=7#mpkj!o;E#fd*5^C
z)CA3_v#OI4W$qRo-?w~U^)+{;i&M`{lJoIYn*DmpDn<{ZHKB(#+zAT08T3tImD5a}
zSG?*P+}D|(dOQs7(%=r0Zf(rjondyWZsX}yN`h{2`!Ak*;d3#Naq-_r`Lojhyj*82
z6l6Q|yL##23%UNUcm<_J+--PVUmQEl!uocDS+Mo?OLY%sE<O1;G&TRk42h`5DN)_U
z?kfWrofn$;E?Qc!_^;EH6qd>V9xiltKliL^!u!)~Cv0OqPR(*$AoR*FIHi?GMv=p&
zU{jc2zxd}h`giZnekZBD@9EM{*BK5RUlI7|e*Kqwz0&5Yn{*ihxW20FW{=dE+ND~-
zRQEr*e%2PQ87~@21+5uA=x^;ca1vj(?B3^j-~ZfR^j`k=kK_BkJk{4;I?uXdLb2b=
z|9j@{eqMb)y`?4a%Srp6N4BkvKCE#`qWh5qgTVuK`3e=Wy_3by{c22J{&nfp1@Ahh
zq%~(T?zyANA9!E~lhBUEOIVcKXY0L^518t8ET8>-?fd+<cfNXyKTlgbWnbds17F_E
zY?rTG@bWr)75nS0^P@Ok{tsW4$*CCC*DP?!#FnSIwY7EIYo#x*jFemAPNsDP1u?pL
zB`%q;OgivDrHp2)rlHBI#FnWo6ISOeJN-3U#%1X{mCKs;Uqm?W8ZFY`Y7z*ZbW%;=
z*wdoL7YlNno5RbD{%q;bnl3G##J~`%=(gmMmu729Ps*C4g)H^|9vsX{HJy4&px4T;
zoBN!^W!|&=aj|Vjb#`X|7h99N@AbOfaTO15=2~xibG!Pj`Tk#9bBr_>ZwvR2Oq-e|
zU^ZpmF{6N>D{=R>g>Q@1bT~D~qF8g<DZe1G*E2q?+$=n8YC+W37^~Q9v%>}~4KY@4
ztKuY%Pq}pe--q`9SEq?|x0W70%-zks`spcQf4j=py4(Mpo-ftwwl-?27n6hH?6p^3
zx2?M_%g*33!$8v|@Aj#eMvo*_cV>KD#?2@mzGU|~%X<u)*S)&$e1q*!4(EoBZC9SX
z&-J=7X_}VZxeb<6q&rl5mj<n}-2CZr=h5f<=64nx+--8gVCu%&mZ`q8CAnfWj*EtH
zYpgNyxfErxMqB=*L4%E(tBx_708fx+%OVqvxtakNv|6RBZ?KpD-`?kPv3uFHXY$h<
z&t%UiR%J~&?dWuPZP=ge?f=s>PpG_Y%$NIh>SU{{$%G9i6{-5i8(0+VD_$Jgb$`F8
z$d&rnyVC8=r!S505V&8lZE`^aN6NLTq^f@x&%b!Tms4rp&eG*qCog@y`_k*(FV4QZ
z>85EDYPi#7qYA^(^0>wCZb+NQEHU00Q9RG$aqaU=uPO#l0naXu2Bm3XZ#Q;-mTYkj
z5D~B|es}4cws}ha?nfcHc4t>8sC+zpxp&vK&l{u9Dy+S?QUBs}=7!GT$BR#~9pyYC
z(9NacaN&FS{xv&TSbCSAzj)B;XL5O?5yPY4b6zn%GaQe!q%?>)^eDO*iF)>k9-9%!
z#1JUK?kI6ohCx7$CHeFwjinNgU5q>pnHo}zuC6#A%eR4nLHO3ytGTzu7-II6yu5I*
zdGh4RL0*SVOpkFa-S__WE<OgSiA~&18<%Bwx)}8wQlD3`C~9TS{f){KeS~^^FB|wO
zPxZRH;lFrY#r@i)S9iIz#htJ|#B(skqBmfgwyR-RN=A!?H|HmwCl~6Yr2G@L*T0#P
z8T&zc-J_tDt<#*l=H9q4?~85qvqRNpZ$*M^ZNlwlp7|qwZsLTs6O1F>ym|tvYJ((r
z%msa;GvbeHxJ4YcIC@3;_ov=4&u;f)YtHexNgjS3d~W5bia;IdK&>#H&M!74OH;L-
zI2<l}<nx?Jxyz%_X~UY+=`55XCamJRqGqLo`V!;B42kn=^|)?+SvuXNiD5cd>Fn0>
z^|wzH{i->^>BQNvy<aS8d70Td{U52*f7f!(e^Ami(dL+!S#(fD#QhxA>)F$CH@Qi)
zA4-0;NBB`$hpB?=<rC6(u1s=nG<435UpZ@vWs6Tv#)nsGlh^&^&(=L0wK?tVEYtN)
zcBMb1i&z*qCNPDr4wF2_m7+D1Yf(jA;lqRJ^3~US^Iv;i*dAkEvO|Y&{=9Rymo3d^
z+h%RW#h@@HNy>NTH0kVVscmb&{Rq+Ia#K<~=2nznd%E|ox|po_vbM6XUtj0W{_|nw
zXT|9UDrLA00!5BC9Q0E^G$DAM#?d_QHB;tXS{1z|NcvcjX035&XzA6=uv;s`qfEt%
zJoT1LkYO-!5<C62IC%BVHBYbINz!XHeD%h|_xhcKc9SKZ?Rr?s(7>1))cG$@#GOfG
zj!k9S=Nnsl4)liSM)DN3_xbRAE!+G2n&I3<9xJ%H8T(yz9!_IUj^6%#o}G>GmOY>D
zEd86mFEc?w_=r&8o}f&wRjhN=C%Lt0&3=@z^We@sF<lymFNMc!HeO?HaIF68>v+FZ
zt7+o1(t`HCJzrN?vgL%3n^N|Z<{YJLrMXHi>+aYGowyfwK+Af{cJ@yU7gqfK|F!&I
zkwja`<hqCJ|GnEB|NA||hRpjX^2={5?>kdH^;_R+w#$cGFP&@^kB?&NX*YXX)wZd&
zx$<3`TX@>#X9u6Y&gw17{#dg$vY%10_o2ch`$#5s#U)c*7&;c*^!|D(OM7P5+I3%!
z@Bg=N@prk;QHh(3xBgw`YxL;*{n{Cgf?Jte1o$nNo?!54?PBCm=1^2!I`x8bM*8M!
zxBovXQ+@id{aCVFq+Q|P+~^RUo^xjoF6Q36`t7<U53BZA2Op3<xH0*7{?1Qp#SYd=
z79aoiPksKJs!vNF`{~Ba-(MS>ZqMMc^ijm4aJw}BDd+!wINmS7%PO;My7R)xb8icA
zD^7XURP1W-G)P0!K*=U(>8=S2=e(M8_g?K<>22G~^K3ZMt$B9@Ox|1jWLG0^%#kS@
zl&^B1b=#BN>?m3~OX*9BjP`ZW)aAD(zw&!^lFymF!B}ZS@RgaFvQ_UAR+n$R*x~l|
z2z&nj-kY~d{CDLSxk^~oJ->ZFTjJVkTi)Nle}8{>v-Z)E&ZxCzFD@+1UcdL-r}yb;
zY3JtIdK>DAe5(KOu|N6G`tHYef3F;TKF{95;D&64i%Z^K$t9OFS>ElhW8!2u5HusD
zAY}SV69Km3&!ML;{d*|?FYwUhTIJ^JGB<=f!!o}niL^B=2wS^w{)^b}`-7Dd!&hIe
z+M5;`W;F8(uWjEWubrR%UwxeHBp}2gu=I+7k57RBi=%*)#nF}z&iaYbdi_gHEW}@~
z30-Tddpe<~KvDYZwh2xJGf%1}zrXsGSA|8;N8r))-v_vsE(vk^khXZCNYDbC>rV^k
zoPFkS$p3ZTPvZcu&p-dn&f9A^`*h8}&*kUNp8fam`1<v_`tp`F`W@Te|32ArNn?wJ
z1e=qL!=K-#pJKP?&eTbqshv8{Q)>R7E9&+?4#wASmHxbtzxD(F{}25P4_5v!Z~OY;
zFh6_XlI%Cr?|s{rU;jJWKKF<FzQ6lc&b-=opQ&NXI$cjemQPE?Z%;q=f8~rf|DKxH
zD$c#eo0eh}^4H~pdH8I5yYhRSw_7INdXus?a%Fl>&%|ZQT@x~AF<ju1c4BmUu&rXw
zl%S6aMWtyen_QGDb}DK%rp!t^!{c`1W3xffJar`pPUiK}*Xl}dTL-1pZH=w^bd#M=
zzP2mJBX!e_uYr3Ne|_@#_385a9}^aSSL^wgZ&!Ez<mB_pybg|+JQOA~G9<7Es89H;
z;O8s5+oI~JRqdAI_qq8UEtfco=G&}x;R=zvIIBU^>(a&T?^rMB%i7i!nppml&X?9H
zGic&w{`;;|l7VMIh|Z!-k9DsoJh~W^n_86i>EQD10V}no8<;03@Gv$=_$)l#xO9Dr
zl!#TyhX>o<CYvP2eE#*fFDOoC%@*&UOSu>nntR{f5ZKN%%|vYaG`B$BDRU2)c}g)D
zTwf8X-DtnHOW?@rbKLX){AOf`T`HLM^~-m^t*3;vHAOWz9j-hrYVgwJ{HT37(DuCU
zbnWT=1uX$aGkum`E)+Q$xMs?ynt0)&%FLB_%k-D;e_K{vQzOIpg`X#7^UYFaW&OQB
zgcwwUHJ6I0x-eF(6K_#;^w3&5<w}WdSMvSuufDn|CCXb?eK|2vnd9-pg%9smm+^o3
zD%iBUc<<S1#@6=cH?}W~(3v)Cg;uh#$|0?Q6BSD%)zv%{dl>q&%-p0VefgwgESo5O
zx#ye%qtXr0hh6dI$$3VbF63qPJe<EG^__O)f?4yn>i@qn^Th)J1_y~E76(HWp4DNQ
zKAOkad5(REIChM|Ds5j+vO?ynr86fU+qb-8%@p+=t5X7<rJT%`&0`5KV3=}9f}yCz
zjVVd9HAJZKL6c&N(4&qSOmR=@rW?5zSuxDfU#rou_irsj!POHFex6*m{)d>c{D%&O
z4~up@wb;kh<uNZSHtdq06hpznT@u<i&*m&Vk|XoMVv$9zp*Q1;T@xR~iExLXGMOgQ
zye;fP?b-jc5IxcGo~Q3CKfJki@XyB0-6>1FFK=D;V*Z*+=_0WsMUnR>Y?yT4Hq80w
zE9-S9GN=4IrQfq`&b1#$Y>sOrFJhU_@^DI9$@R^#;jN617p@fe_(y)vmmkMA^6uSH
zpP+Nwe%4g39g|eU14J(Q6ckqFm6S-c6kYrnVHcU#Dl6eA!P#RH>z$IY@?Guwjh{bC
zo4=JX*}QjUd3}MrGl${<hKW<WR)$?&*i!O%&$<oE9K}w*TXJueMKh;vR^_sgb6$&$
zXYWY7{~~&w-ZS23+m)>s*8UK8Zw;FN`&9q=KL4|G{cPR*?-m~KV^RM9^w+%avDeS4
zM(`BJ>zuv%|DpTy>4z=mZ(Nd@l2iIx+TEl{;$EX*mZz$K&A&^ly#G`lKPzr+wDU<@
z3fHT%CwE3QC2SWgdDi>2Hd<8CV}o+JoxEP>)2FK@Ub>_Ded2k$P4D*qS5o`2?Y_;2
z^7%jV_P+D9KgRZ2O1q5j`R(G+X=a88)#W7r-@874#{MlcbW6Uz`t?TW-?8WOsxDiv
ze<P*2#JnW_?qtOtr7qFwlezo&=Xl=Pzw!07|9je(>Pj97yz8s}b^D(5?YkrXpL%cm
z<n%TsgHFjt5w^}8EfXdQMb?NwA#LWA3wnRg{x5uA|Ld@Mj+KEMPwx5M-;<gX-BQnJ
zKcA*usCv4~WwGPQgFPEI9cRqUl;spT5>zC(y}9d{mcy@Km-om@$gaG;x7t4-JNl@I
znMwY-svp0PM{n+3xFj&w-9!2Mo{zEjEB<}%-BSAhhxj`A-xkVm4jkhb*{tt7HLhpT
zi4^0d$2J`dig`W#O^x@0G?8LO2c0cJvxGHL6(mwtib#H+z_9gnTj^e9$z?&i8Vd~l
zzwb$2ZML_jZtKFZxu1=nzR!QPYvGI?FPrn_toD`sKi9LT@bLQ*wQirY^P_fnpA3s{
z%=JEf+iXwzwlrPcFztxmZ@lsnw-%(-F8V3pz`=0kz{I9U%X)Iv&ux3Onyq_#PmHgj
z)~#p#=k7*6Pe}T0$`Ubs?@QnOs*g(#_e{{Qe|oO|<c58}uCC9TQlyx-^XavE=>$dx
zt=<{u!o$RTn3X+@+~O>P_EtqtS7VOu-^w#dkW04Jbb;lXn5#KWEOXBCRBT=6E?;p+
zb7@}9;pp{yUfoKuD}QoDx&Gtx`s*cHtuf~=tO+}8+I#&{;JfGIu7PTkPo@<oN|;FT
z9yTz`xv?Sh^0WW1&-Zsmyt%o#_R*b?^z>!Rm*>|!irFn%Qu@s2vd{9%?tODFnq0en
zJ@JLx-mqw$>zgfaf3H-W?x8Z->(G%SCdY1=yxlj??)q2lr@NLtj5@pVY>PsZ+N_mL
zZzMdb_g(LCGJh0Z&Zp4wWz(9gO;yTwHr6hfp#7`P!g_y*w)KIh+j94^T=d$i*}BUl
z`1MO4cf;v1Pq=r6?cQ4ZdzshLEm7-|SPa8A%5QTrpS-E4b<Xo&t5x&w25e8wcwc#b
z_r4!T^^XQ#xp~*r+B#fw`sJBARa1{{U^u{k%V%=@?$_Pb-{1W`lV11!g!l7Xz0)$)
zrinidNWUN4f9iJr-B~ZzUHUTVb@ScE0*=5~FHSeM#<mLAZ8cI4)*YX3DaW<ULr!r0
z)m6%Wv`$Z8WH^wUU-#L){(rK_<M*}if6xE>CS9`HlK=0$@9&uzoXzugy<9fGl*fce
zAZuIQ{Ogl$+}X9Yf8XnEclm8=Qp!$w=IJa8PL!|~Tt8hY<g3e?3t8Eo%YS|T>~B~8
zZj#rgY5He9BrGS-aM4;3;$%NTo6Ufw^@?5b)4*w;Z1tZVzIJ!{zQ4<S-+!<8)3-Li
z_QQp}U%l6E^ga1H?)ycFUOj8^_*s81CQ0AQy*OWG{p;xM^)GVo&XhfU`dl*qyty;x
zzklQ378&&E;8X^)e@`FvUeC975ULDZ{l8!M{tknB$JZY^5|4?!JNYf4SFa@N?^LM+
zCLin={Qf_i`QY-;sPtpi=lAidW&2K@b=FL2UQnmU$93obT{QOpQ}J3^TySOgOXHv2
zk@+un6n?(iD6h%LQpoV2uU}x*{ra4z>wZr<;INS8+xjD(4xs^t33{PwZ;#yJRh@3S
zXu_xN6HXc|3#$9K-w7^WW1ZYn5@ERi%XxKkAr(LQhv%#f+*a1UW?WENQ1my2vxBco
zuluR5;(6|w+b>;~|H0G1(vf^8Vto~Z$^$M9+t4$<YkiI=w}u5gZpm6umi9|5<XgzD
zuxyhuKE9uUIkQ7NG?%`3^C~VT=FQu;PYZ2KOuigi`26^_{-|ZCx3BH&<n-|{n_W03
zOvbfm<J75Fh1L7=@9+Ej?RNh3ruX;jd#5})Djq*2h>wRaYT8U6H9hmji=}gePH8M|
z(O|9q_D)hx#-`@Wi92s(p6`j#x|%ihb$tEdwvC25ZyK*eWCi~}`tvD+mfQD&{+p4V
zJd<xUif}CyIAJp3bLsh%B~#!1IPgnP?o-W+(r-)TBYgfmKGNf~LiFf#riF<&GS*tl
z9;vUYD%~W?dz&Zm7-t&8beZyr!Mc~~v%i~qaV&jsE_ib2lhDJ{m|Bmn%e|Y{o_oh)
z%S+*RF|mi^=jX-WU(COxNB?fY=Qocoy;=Hl-nxUm$+hWO52v3yvHZ?6tFu=GT)KR@
zuexpx*cG(WkT+Sy`6Oq@t_hVnS}E3vIRPi%vaAaWYkj5i?dXlaQxiV$R-0{8Hhf<3
zU4M@CvuXdWzP>Bf++&+xyI{w^^N&|3GWA}F(CWT8uhDn^%oVR#`qL&?1{b$vnJmhm
zyGHX9g9>adz^{|%J|E0sd%RuLZJoxq9?pxtl8aKp&n>gCzPMug?9$m6elDHLm;A*v
z#`fAD_AS#A*G7W6$Ki?JkMX$#+~&T{FM7_!CT!K>#mP6XZ_(nfUAIKUG2~O$`TZ3?
zW-T=LSgA67?$MOhp*h=`x9_y7towIr?%ruf1su#~Uv%bmXw5yJ`Sbsesk_(N7Cbnx
z)%<%okGg~hYiPV*=o91f^0VWkSQ@e_x5_pxja<28u371FSpkQ{BjKxcdl~|2GSj}E
zj-Oxm_;vaBr<0SNZ_eXkZg{%M+_ttXHB~fuQKk>a#$C69wn-MBEOFD!v|x0ck#WR`
z(@^qx(oxsE!`?v|CWo!k=6K)#zGOn^@}hTh3ZGx!8yn8Ypa0Gyqd`Dt`;#l&;{9?n
z3u+F3boNevx@`X~w;0XtM=fk;%WD2PRpza%dU8f&x`Ek+_|m_V#l`-=F#o<>VrEU+
zwBv_1WnSph{(SDH{G16v^Q>&wIsEa~K5*6Y`NevxNnVm)Ck20gy}JAB^7@KXpOtwT
zxUbGwf7Sc#rB%VDuQ&EwD_xu16uWBL<*-+c$K@&?-MnmF)+1Z-_!;lvn@d&G3u}H}
z5e{COX3aEl!M8V0UOm2VlapF%Ut%RQ&-`qVLUMz{2Ocl(2fFrs6DP@VE?iPm`ApV>
zL3MG&5|5%)l^-X|%irIS{N>o}b#J9lnZJ%(8Eako%S7kZ#vY?9R-fLeem|+XOt4jf
zMRVyS4qus>tHbW5X|K`Q$}{;~Ois;Df4O@bb}p_@uis_7b4O5V)VZ7M`~3B`O*uCu
zWag4*OHY_yzgMy7--RVnf1e*-I_v+1x3}-jxU%K!+}Ybpzj>)Ph|I3rD|lu0*)$PP
zO-9CRD=zZfUeI9FV)DfOfGPt6;}o9=^ZtE`xnet?aQt{}_HOlV+4~uO$5t05TH1B`
zNB-J1G3ouYb6;&cXEPqy#Fh6%Z_T{Ak3Sw}ajRc4IVhl-bNs-yi+T4rcAlKXu;IoG
z`^Z^Vn-v%mmg%wY+B)~}?edb`z4ul(KC%pce5g9%)4}KdeluAgue!7EdX3t@SHJIl
zpI-lQdY!<Z7w+~k5fLw5zb=mb?*0Eqzu<GJrSEIsSO32o$RXUD*&^V!^mUuJ_QTG}
z!RGQ6%z~9K*H@%=GR)}P(5DdMxZq8qQdnwn;l+<P&crN@;ab1z)vS%W(&y&wzj6Kg
z|DXGR#cbVF^E~{WP2rO}ze;CkU#&Nu|GJ+0oT~tfm*&zb%QA1qtlJC%&IJ?C-T3|e
zy|knpSJQ&H{D!7^^B(=n{^slBC*)N3GIzV}&o9Q(=6OPebNtfF-udqP@aUoJ?PEe^
zn=a<`_4e&tr_Y*mbCam@G_N#u{g|qUt<%57>@3gAbJPsgyPmi6X`2BL)BWndys^jo
z<kw!E_4|9g>}lh*VSl#W=2r<`+1a^r<Hg?a_qV^#-Ti*&*JXcok9Y2rl9aqWL$KAq
zm{IoVp;Mo-_TG!xpLqA2thIjJtUaGjy>)W&xBXlrqTRD#_wwZ5+vc`hIL7}@-0Rl1
zyVoyYzIk!$mQ6wHubVE*+_rE@mdUHOf3M!XGCVXbSGw(AdHwh8wSSfK_dl+kkzIcO
z^IhN9=4a>H*Su)GbZ)K1{rQV|UX>bj9+EKOUg^<l%E`guxYFmG%FL&!>w~`C-ni1?
zrPS^{GhSbnl9anwdQ{ZCUp_t}YS;67)%X9dD`z}#=gu8wemf6Cv7kLa&u;(Q^YD7!
z&VLU-=FgYq-zWL!f%E#?>!#c?-jM&qzPG?t@Z9f>r#IZ=n%%M}W!BTuX@;K}CR~|3
zPko0|RnwA^M{cWhQtutgzm;>x<eRkS<!N5Gsy_YQ{wM3S{on6z)BWa`WyelVKI;9t
zTY2%%jq$r*hHJfj*)r|i(&I~l@@~v1ohB~sd|7Gt?-Pv&|7vQBcUG*>|0^wD(Jp;Y
z<LJ_$#}|*M`Pl}$a`xm^-1X%sQBk?{b$j0ai#NWC>7={b{9b(W_qK2Em>L?T*G>3d
z$9<Ad;k1I)k1IU<J5O#n*>j@*?(%a=QLF(R);_6|ZnNdd{akwKn5Rjwp2=UOqqg~b
z#R7%SOnGcv%o}pLbt6YoR@S0-t^#|FrbjUdF>p-?*<}Cm-RiTxdl?)`cD;Z0I(D~u
z#S;Z5!w0v{@W^FW9NXo`z_9e#`MGyjX(YUpn}7D-p=qbzH<cIZHE}pJ7#VByN-{FM
zYh#cJ;PEiJ$*aK<6;^0}Xl?2CcjtBISa004XvvJ&SgF^q4o>^_OFB<u#jd#?F&hiH
z)sB?zeY*6ikD79YjcMt^?c1kk-nzH9`q!^tRaJ3ux)D*jt&R!mLc7+*+WpydlgBBe
ztnAr^h0edfy_J@buqj{=aJqci*rxAxuH;d}%O*=hWL)RHFFwbpFmc1@n|J2zt!{5?
z4-X5^zUn35;(WMS`dU6i!_%8HgH{T8dMphp)7zf-*lL=|{5Vb)jg?baI7BL9G#2nY
zp3``FSCGSGoqT~QS_hvcE!R(4=-{Dh7~nJ6>*WjsFA)z-QHBCN$CZqCk1gY5&=TW#
zT(x!EtOrw1^e&CiocgPnSyDE2>kP$$9Xp<MO=Q!GI<>^$(sk=gw~KeGO%LFh666(D
zk)j~T7$LEBNml2HiKjxAtjLsd^I|%7<H(goJ%VQp%x2~#&6>1H@rR#rZNl-0>8x)f
ze6NJfDzrGT=HtokR$b+jCekwJzFwdFd7lth;Yx-D6BfNr5n`M%WtZWc{ULK_uFPoj
zTOlzeZPtZFGhY}4#OpO1Op@T`PoMev*qn2}q}(bDW}lh4{^_fY&+Hc<di&EH?f**u
z{{KdQ-i<B$7GF<EUmkwid#ZJI-a-C}Q;s&=o*}Y0=BLx2==rr*Od`A%FO+Yb;^D~9
zS?qnV{r{JRHHuFw9M?WvF64Dtf>lV%Wcl9L8&_U2<~}{qTzBcEQs2UNTbPdiY&)16
zE4lh6*Q>2!3y+A*X*T-pXW%6H)@6d&#;ZB2q83-K)LYHI+%ZW@bXpS!XOI#nSAb`F
z=}XhNIaL`orbb)Y_@xZD>TLF2EV8)cV%UlBKNXK&+zCE@-aPy2lJttYCkB@;N3RHV
zOy3(dY5kE~hmIb5x%A^NVR30*cF(Dsb#H%d4oI~sIXac&$7lC+zqye))rlfUrIt=f
z@-k4^618wvo=c*H^})5)RqJnDWM&9|=V=<Zs(K$!%POxgck}0YMNG+%dTY=*WlCc7
z;XP9GYIA~Ig_1)qR7FVp)x54)D>+L<xQTZ*%f619c}G1Dr}ZcXXms$Tl(k5T3ck_V
zD*x-4H$V4+yd^uhk|$nYo79!q@Ga)^jSA5n><&?Fio9Z6nNeHXUM~AO^WMCWOG`wQ
z8wJ%ngb%Jfy|wL1ID<mPmi1>nuE`$ed93>7(e-}0uBDGZ`*>wrAKLI}?akhnN0-n0
zY>&xPGGJiWVsVpbni@Qn+kKkAvIyn9tj)&{#eef#e`a2Nrl7#5+jk}g9yI#IDJ!#n
zdxHJ$f=|u!e<>_|bIf-CzZZY&7nRTM*R%f~^!Y;L9<3RcZM_T6JSh2Fy?WpB#EdMD
zv@JsI&-H4W5_1>seZ?*$++wN0=(vW3b<Kk$8M!&NA|Wzd>rQky&J>#JE%<F$Pt}5H
zt3S4WtadXl&b+HsbaBDArr$9q^Us8fO%Fes(<Ulv6%zLOp7ZQamqm=t=X6)Zt}0me
zRA!CCQawh6%PWl+y*jsD%;UV%>Q_a43*y)O4i0AQ7cIQ`e(&Gwai3@2xP19@cYfvR
z?fXB=UjJ<W`R4h5fA9Z$JAL1erCD3kUj4eaw|f1qtoQq^y*@HbIpA}AmtxJvpm?jQ
zZB^I5pL>7%>h8?L29H1c6&osfTozPVVJze0SpUCmspqeq=k3etyk5)hd8YsG`1I9h
zujX77TOq{a>#W=}AxCMe#r}k-o7evo)yd5{9w-vax1r>)1BYeb<{ev1OeSQT{N;Y`
zFKb(Os!)l+z;{>m^=*%j$M3M%>!tZLu)1#F#rvj_xhAi9|NoNywq9DsrZDN!rj7|-
zi!a=sZC&yrXKC1FiOj8k%J=>4>n#5D<Y@3h{aNd*4d%G4`F7{Bdi2^KXY=pL9e*2j
z*I(@-H@klBof)s+>)xyXFPy0HEPa~9LV@DjEz9TIJ>0cuv+~CD?^pNUJ=*zs^HYOU
z%Y=KEHHX*~zPs|+U-sRb4cFIdzq@5v^XkRY5~Ib5TQ`|ZKQAuf+I3t?HT}3hw_u>t
zA%z1oGTN?XZ593VoBMAa+ies3zsKjB<+gCF3!78C{C`I2#ON|B5zf2!Hth+jdr%m@
z@lao^ba$)j{ru+j25mF6S7}?{U0(42N5$8j%FmZg|LYaaoaU|4xlH(v)M}&s|Np-K
zf5P4FQTxN^cK^et8?V{_@6i2%bEaPJD{jlSIz3G9sr~)>-oF=L`m^@gpFa8j=ac34
zw!dWyex104UnD-~jFq5C^Q(_f*`>r(c|w0oTe-_%=GGhY^hzUiSu15<`miz`64)u^
z<av9cc<177CiOFphkp4=u731cd&)_bU)Of(zh9ZRch~=~Y;W~dcDDvip8E3Uvq!d<
z?`yLQyv&K6r)6`ABc|!Ru}x&=mPu}QLRUDOvkdk;iC@LJKm7RP)xnkB%Vy|DhGeoV
zsAxL+_Ce70+*s=mRty{RZ(sUX$FXW*g}sKrsnYq9=kHayUg3LveA(UV{zfJS?g`@F
zuln>itn;}pz3s$=;OOUhC;pzWwR~Oke8r5J*E{-zb`?208qCjrHj#0XmV$=?tJNgU
zr6qrt`QE%;{<%$ikH_g-EAJ{Vu@<(oUU)}r(ZR6k)#~Ym<!pkF{B&|_i(ETRf*L;`
zPR`j9ytQW1#=q+4covDQaL_b%>@8R+x7O@umT*Jk6-L(vDTY~GX3domyPvhW)Ib0B
zdfhqSxR^-Yy<g63Zk?UKO~mhg#P;QHXWleP2w53c|L08q^5x4*W7mge>+dU3nR~9M
zckTOEZ=_@-SQzX%^nK>dpF5Y4p=ZN;_P)n2cImYQc<Jh|m$9zPx%(o+edCRrH%(1!
zV)CzOKke#D?h#;MaePsw=jP#2X?Z5g;%wROSRJwMqe=`O2Mrh6^rb(4KL6)I<Fi3?
z-fOiuuD-e^es5{U-hlrGACt5?gC$-%7<cqrzg_Q}C2}jqYqAtew$(<?McQ>2I%dyn
zIT==_`5{+Jd}mznHnAC1s<Yl}9Si#R_2@RHh=RFV=E(+fbF%Hdd?t4+c5CB&x-dla
zM{S)=>Bd>9K^i>_GJ>|ZBX(VAyQdm-p`?vbIpc`O@mon6=YOsc-o$w{XyFy#YihoV
zvGKY~1yWY7OWv#%#9f$^%%M`b?#`N)uEeT^veR2$HtkdLV0@z<7A7P*qu`c%RPn?h
z)=7WZx7SwGq~5s35a6t$qNE>oTRdvdVS`qux)?#DXOqH}_p4Nk@pLbA341i_(Z&a#
z^CV7v_@Lz}u|)FPC7(X?+gBIF_DAK4)_?2Lj=#M$`E0#Iw&b;0rrFolRF<y0eR=zb
z)8RF5qusx(ZT`JpLesqV=uQD6uE#lg3k|z8^C}eG1X^NTnY>p9pW!$(jnC_6-IGd2
z29?~qTS|EsOGr2cT#-olaJ%j@FXKa|gVR<<N=-G~|B-k0cHUPU8(bSFO@F<Qqcrq{
z>QN1mPcIhLJb1XcPUNc?myfZFL~G!hLo+m8Ij?b~O-bs}(a!YP{<gA_qa!zRm+Rh!
z-$KSbL5V#a3#L8SGZByGecrY1D}z9ykn0^2iB8LD8qfB;Z3{dTJAos)N3rjb!jpya
zh5Ao|l2{TY+8t%u1XX89MJTSg7G*cRXF|-aPsw(-rvLh~ey@z-p6~njK8}|E>G<};
zoJ3=v2`(o-?_4X`=BUNM;I;AGhK|q|#k~(~49~E1*XTJUHZ7Tw7j4)UEE(%5%BJ*T
zNt)rYg2kfD${mR;T765pRF7OrxRLPXsaXeu0;8fshnMP7rWS@o6~<k=-bm+3MAzTd
zxF~r|W0{0tkAYi{LRaH7h6k-TpZCwzv-DkR%uyTH%`BaHbk5BcKf{_5dzLskd7Nxa
zDo~zzz(d?8poJsPH81uWuZOzn?T;;fimAq&S{yDi-aUcmF7Qrn3gVjh{CWS~Z@csF
zR=(9^xM8v3@8az>54zR&<z=msU3vU@$gMRi9rR)(;>|O{Ul*=B&e6I^ZQYa~!S|e=
zoDS)0TX=<+hr@fNQ+$)7L~Cp4zur?mZ#w76#eTf?X^(gCtP25Ft^!QwCqB0G(Y4V}
zk~CZ(vNZS6R+djYGbhSPzvf7jEq(dujbt&SaK<tdy^vi}E)z?HtCSoW9Ml84AHMW{
z<(iurCfKC#ep~j_0IsR$Z`J?lu6O%*zEt|##ruEf?%x0V?vmX4r`qLNQ|i91j`vod
zd^YTLdENK&x?2+rxS9=)_#9{RQxiU9e%RpGx4q}hwV5?uNy#boIPwU%HW;V`ui9<?
z_r_u2`@g<zx!%>?y0ED7s)w4vvR&)67hRVQ6gk!!bI)MLW0SMjcj$b2-fFn>i~*0s
ziokpm>9Z%f#ie-V8B5B_Vs{2}E^In5d*;m9vuDainlE~N>&=~0-0kYe+b&C+<<6Nm
zPjjli(6Oj>(ykL9cWm6~v~ly}m&@Z%Jk?=%Qdt=9zwlnh561<@bGi3b{?#yhJ+&zG
zazXuk-5ngtnJ;#Pt^f9QDbL(noZ1{MsT;j^E)|iId&Rw2<C(zmn#6_oZf{L^!FEu>
zVQXx>M*x?}F|NwhQ6H7!e!acF=i_{N8(XtoeL+!cuLi&L(aOA@b$0S{znygt*b~*_
zJ9hRQI`O^cT&3D%&cEU2{O1azUWO#4)c*hT=#$sVHJdpUE?&RC-zr?|S<xhRb-$k9
z|5nMD<?Nnhz_gL!2qR-c&!V#Is&7Y}`*rO<e92LpuOcDrD;(sZ$s)e~ZEel>-S@v9
zpZ}vpkVX95{Qt+y-`(0<ecitH^X#8K%Wh@V{5ZV-@8;t|K6R<j+xJ=hWIZSv^x^pT
zJNqlWSIsyPye8~#)lFgbbG!F8hb>lJqhc8{Gh)`v%cixF{7XYJW!;6m6ct!m994t<
z?~$6HdyjWt$_bTKi??i=B;Di1J97&slSRqB_$bS|Uzhfz-fnYLb^EMq6CN8Isx)0`
zZ>$K5O-0tDiHFmzb?!`E*jqH=qy(QkUzjfQ{MfG74R7kcb-Mp6%RZ#>X+hNY`Ch6b
z2dbpao}KhfmR~x9(c$~DiJzkH-`w%uPhjqXoJQ~B@3zlPqSuCL$4_0glc9sLfFX+Y
z`IGDW(r2cnZxmLv*^_L`zv$*>@vw7#xzVe<gbbISUV7?a`#fQ%zI7%HP7X|r%mE9M
z9Jn+u&Y0DnFTZDt3BTm+Gs~7vv0YvGKwrv({iMi>2TQ#_28lAH=ms5PbYVF9yifjK
zS-BZkt?lHvxwADCxL0y4T%fb(Pk-MrCB9|{XI<7v7NHcjfQB1PX4^{ZpV%`WFufjA
zd;Mjx?r}?dLql`x%}eX=e!U)ho3H8RWA!gnN)ul_YUQ5HkT7eRz@8W_S<9l7(ydcY
zr(L?)^Sp}tGj}m}ao+8#CAJ)YcJ7Q^I_21nJAdW~GzmPaJjne0{{8#*6Fk(yriC-v
zhcHMerb+bMev@#!vBf9$x}l;I$M(DP=Fk3p>-zp{S8v|EeSNlv$|H-i+i#aHeY*2!
z<(mb4Nf-Up!{@&G$Nbycc%@&1|Jys?rb-?^<e^!xM5EYTNLP9*r;~Bu1xI10n@)jl
z7U4#0Mf>h<>Nt@xYki8;<d$<=Viqk8WPNqh>-N{XEjL$nEl@ICSH0=#1|d!Vk0MH(
zhZq)U9(fryTS?4o;?h}a0*u$h4la5>jY)M1&(tlQy&DuAZ%;nObGsw))YOH-FOS+y
z7ke(Dm=f5mZE~-Td*ch0ExJczE__?!)M2W`*kIK$O)aXqd-|+HhYodT@hG;L2q*TO
z=y|Wl(v&da(s2b@xvduV&(&L|D8?70N@&kKptAgHo>|Y;8OA-nEj6moZPE|&e^ffk
z;=KL$<DVxNCZ*3al72jQ<)g-T^QQ){kNiA&LeTnO)w4krYUJi;Cm!y+|Nj+#lu+sS
zZ(H~5*zGB8I=y_^;fD0eH(P49)gIwrwBzL~FGJP^DsCDaJLVag1oQ9gaPre|3o6v(
zaA-<w`tWpFV~{3`!p;Yb>I&cA%DmCJArWGg+A>k&dhP9`ZGI_7Oy@GXiR(>K*PGTn
zBieJb=#fbRO9NXbGA(Ion9<xcX`QN%ZFv6AItjr;li19+SUlP$Z`6BiiW|q#Wqz8P
zCNfJyJQ)&}1nMxFIK)X9yYV;|AD*H7hC}YRAnS=2I-Uk@0$#04oV+|0o$a|6-MD0G
zohVZD?M~3-EQ{HjT#l5l^{@X@8=n29UTnQ!jLn~=>3w(14P!OSRWCK_OSn0Ca5_0h
zXvv+v;L_%4swc{JA$Qe|M;lYrI&0;)T?H=rba4hTcsR;%E)@}E5aDd*VA<$&s#m37
zHE02gTTjq26DPxjg;T_f9x%J4Ywl%T^|m`rqs#K{k`8w*Hw6tolSKkz9-0msVlEy*
zyv~BcE-O4+gE|D)O_Ap?K55c3H%+6}M8mMuhcha3i{v#HC&yC`90f0JSe*n6H;O(M
zIecP51EUl3ajRZKCWiB!9Bwc7or$(Dy1R{8*}n44T>ZH}zA(p^WSCA?@@guoc)+>#
zdc+#;Bw?osouR=B(#+0YMFByQ5<G3Em@2t?PAh6m7g-plVA|&3s52!ufm4BzgN=nj
zNNL?7kC|4ROhq^+1l{ClSkUIgBof@UL&;h3gDb1Sp%wEr?;cX^QB`0#5OlFBgeUn_
zf#>3$1$|*R^4!#3{rb}W?|qKe|IhQ==Ks2~-0thl^BGfG3wao7ZEbg#z2EnJ-ur)B
z{{L_0umAG#`Ml(5E7gUUWmddZ3zl=?>zcD~(cbju7y7i_KC^OP^k`URvZZ?8|1WQ1
zVlQ9b+Qu@)FQv$DweHeSw)eO7^f|G6yxZ-o%Csz#_x)B8r(ZuarMeeMFqFhTj$vtB
zKjo6i-$y?Ltq<ny{CR7!dp~Ppj?^u$m2)?|bcnxx<JVVC>%v!8PF{YzdA9kNr9m(I
z&h>dI+myUGnsqnUJnGK2QsLwm2ixP`yxiy~qaRy-_rkTcxBF!*H|_|KmwO{E6?Oe)
z<euO6s=vo>zPc^fclpzxmp7Xy-{jf-bsDq%uZzY(tL|Ex-~0Xdu=3%R79vgylH7M~
zzi(4iGc)kW&Rt2jB{Xhju_iB0?wKU4?w@JpxAg30VezJbEUU`*)%Ppz+uK%sy|>r<
z^l4%7G`H)#^XJduRGxP>b@R_f;%+Z<`nW|}6_-^>w7o2`;@T6w^*)cvt+(5pqV_G8
zZkU!W+IqlC#YM#9pktBB?4WI*GIu2wpMS<1yL(${po52GZ&bybA5R`8U;ey$-4afN
zOL;xK+On<_8$VjV-|_gbe8pAMyZXNmiSPTcd;j;}3=3XY8P1Q6i3{VpSN1#l-M-)N
z{!e{)zxvVd_=->OjVqO>CN693mt9|;d*&7AB`(oqkCsURB1$61wajlXVd;E0#e3t?
z1wxGLTC5J|g)Qb-I@KqcVP%f+bmtinU6WXQgHn=3D>q$siqX&y5Mngz@N778>FZLT
zpccVkF3kx-1v(o;8XA;1l3jU|W}J8)&_C6sBgrKA@k<rYMz7=(5*m4hA&URM>dN0Y
zDml7;kJ8D?m%;Uq|6E`^BDj)yt>(o>5%y`pHJl+#jNx9+9n8-d7$z}gYR_}t!RW!i
zAd`VDmDy=Q$dU~Q?mS>UGR;AeK~{v}!D+`CK_U~)Jh=3~w>@sCVc=F_ZeeU;YEqb{
z;daSQgH6RDk%2Km!;?X=<+N9c(i<iwhrX`g4J->7CU!lN<tRK5*kYq>n)T<V?B43Q
zxW*ScQ{Vrbe183#myv6yeQG^)=+L21jqZjm#!*Xy7EYP9?B%X?A*VL!XsSFfRGN9E
zRJX6<a%R;!cMZc5TMlRE>%OPcru^9Vo}E$k$R^>ZL7FptUbHD%@Gs_IOz06j)azzD
z)2FON<iGs4dp3TX7VrA}cW%dy>UUGOhKH}u`nqiER%Mnb0fp0MJQC9VxfhPJ@psRB
z`0#n@8}quylD}*3-KeORusI`fyMeL!sFuNO2O|!Zg{{-BWPRNiay@S9?X$aGk5tyD
zcydG=cpNw}<4@hI;Hgt9jq_aY>?l;OD?HaZb!zB&{!Jz)Ki~QMXVD4vU*Q66L8~m@
zrACVV`1dJl)s(D|xqE+q+xO&nyb*^*gv96geV@KE*Dh>HPb?Dt?h{|M|MV@!>nS(V
z({Ik0rO<z5mFij7xsz5EJo6FcTCaGTwMDt+w9bi0^Ge@I%-k7=%kFl}`XqPq5$8%R
zr<9!PH`*DkPKP)?ab0UGZcyEr=%r94<}1myXjRDb>E6|={0^71E_`I=C15P}Yo&sQ
zBEy-llae=9$5$^+_s!Ym667cupm8X`B522F*KI4VYftI#R8le$VB2(hm6DBT$J&|Z
zf9JfNQlcjN-eaMZ)07Kh1}o1RMND7Sr%`&Nymj_Xr-d0FYj3WTVE(Wv&i4M-X{EOW
zUUWQqKfgZt?&tZD`wgG8PgvMynsQ=-qVqh($i#Q{y9(|<+^qd}%`A<zx%bPrZZl<6
z%{cjeP3o!cN$)+9Z*E%bqJMJfYl8%aG%**a2?{|?IbjmHT-*lSo=zOD0t`K0r<~c;
zv{u)3o}rrWWCe~6Pr;|HCyR8Kme@pQNUOJs?`m7Yz+=qV<iY4N#odlmu&k<bS+UYf
zYo#x&j$eWqCvG|`d8~BC&MW>?Cv6m1x7<dxy6~CTE7jK59>)WB8isLbtn5%RUNiMp
zL!|K(0j~p5+m1Dz2s{*+l(^MAsC$*_c99d}@msfseVez*X!qJ559X?$lZ*4a)p@Qb
z!Gm$r1%tM&+{d}6oLjq5$3aDbh4BPipauh{hhq>YgIn}ApN7X?uQ?B&C_26KqvJgN
zPgk^D-*|7!Dazg|x<+&fv#iCs!qhyAvpkIlwl$P`M!Mdb&a;VytuWCg&*rpV0&D6t
zQvnt)FR$X)m4}Rc5>*++mTeF+Xi%N7<VI+dLKJss<k^X$Ydk|31fH`fz1*}uV&daf
zLArNp{$1(&JDaWbmwJR5yO^BiExR38qR&PZu3Z?$^(yrmhfvp)hC~hrM#<+V1z~Fe
ztTxW`UK43~W%`uJ3YN1R3~XCcvl$&YG(4LoMDJi~7Oza>?5GJ0wAh*#)2`&|6T!H(
zYs>b1O27W5==%LWs?@14A=<{V&q6Eo&RIqi71zRhC%722Pib0SY<+ridhGYf&vR~m
z-Mfpudr`&J)p51Y=a%c}=rUK_GreB(<nVU4z%Oh2{=bd?eOABb<>^@qSf^^I2CFQ3
zkvDI}T-&-8*ZZV-^Os0H5!-2YY2w~35mCO(_a&vJ(^qY=_V}c9vde4fHUD2JH?v|>
zJT1RyrQVO2{Bd*gU3r$eX{oM(0-Q=+iwbIzlB%kH{jYv4f98yf{?Col_CHUaKX<m&
z_P*z@qdzLHynN=GcS`iTs(smE_W%Ei&Ex7{Dzo!%+r3hC`DNef)2cUb7G=x7ZN+tn
zng7gGuXjhq^I~J7tZP?=>g`-xW@c?%`R0e@@yXZi{vX=>`7<|nc4T6|e6GLGw79RE
z^{bA@*OZhk+w_0Y=ls7PWD}+=S`hV(ao59Tf93z)n0_s6a@5uP^#}JQANSMO->Sa+
z*z@yxWsm>OyBn>(d{%kg%YPR)7F4ZzWU*>@P|n>wzFJpv`f{z)pa1^%jal9QyzkkZ
zs-xQVzc$a`U7NZ!SEs`zLaThY?b^}@wtH(8b1&&l*ZS<8eYI+HkgVo`Q-SV$_F`=d
zSGTB$-4Wd+zH3d)!WM;O--Wf;KZ<OPI(ex|Y}%fey1V<&uK&iZ-m|K5Vx>y`GxhpU
zrtAN<rk81My=K1eg=_h}pZ&tgi@Ci|&s!{|e0KM{U!T5Qxl%sk(4A8^@Be!J|4!jE
z$uO&=n$7=DoV=r{`843{@-qo}q1F2=w$G0|{Z{aQ&ivD%sWZK&sT#0Lrr*)=IlO#P
z{u<XcEgxH7bLKweoWd$DDZcWo>15|a(|N=;o-BH8ayMkL#~N>$%0uM|M(2c$gMv@5
zo@MiJYD(5b=B5>)1?JChPWr$yd!OuQ>GSh<etIgtPp9Pn&9kTP{JZdX_4^%nxAZj_
z-7sQk+ptO7*C1f}0hUc?_!t)19hjN3vuc(GJHs>q)_^Y&Ki+5yxX3fyVC6_TDCUx*
zBxLwHu;^MNi%e71n&lqb4lqq=l6b?+^Mt{{a>p4ng`Eu1?J=#r5`v11Y&$<WNTo0^
zOFNV_df3+AJ~F#bZH8ohk>KR8?|-+~zfzvR^X;qbdF8*ZoV;smYQFuz<<e}Q#fC{e
zcE!(p_QuJ}O2@`V_CDSx@Wi4oBx{3Q;@Yie62iPJ`;?cYq!}1*-uk90ZeHrG45lR^
zL7v;LNlbpeGw9S;o5j5XQ^Z>hj|Hv@TKVPoUlq?Lg@C@>d27X6=gpYWA$&=#{$ua;
zn7W@&{qM0|G1~w8$02$7NS@x(38guEJZDYOJ+QFAbWiEwNj>b54kfv9i}o>3WMaCs
z^nycE%-Niik;Xe)a=nTIk6hD>7UeQkn$oIzV@__Lfr>EaW6q1$Vm9bmY&PIJq^x*S
z*@JiH;dxhGW36`ExKA*vtUjXOx@g(j*i&+PH(XBfFWsEw*0;283I_+*$_9Z$rae7#
zn>;7K7O3fC4Z3loiF-oh7tMsAS-g#=(Y%Lq7<Vj^;;4AR5s|xjn=aQBE*7ULtd`TZ
zb}KFEIbb+BReQ(nO@H^+J>7Kjmj0VNp+)oN=H|BlX)yYtDq{qybj}N$pBVmT*1n|c
zUpCL3SkF5p`(mp7uJ1R`9p&d~dcr#Sd8|R@z0Gqcrb`|#y!ZRw_nLp-Zol9E{$K3w
z^1VM?^{Y<3<(Tg<!{C$qFSVDcxf8$6ES-1z$BnF`b7#)!R7qJqH!boZYvbdPY17}F
zn`@o4x9H0m=eW$3A;q<q7(LJZuGH4v9X%`gt4(iro%@Y#%6HD(_@B#KZxlICI(g>J
z8BHBaLLNVU{QS+0Kuzng+bW&4;bGYa9V+KZb#K|&8njMZYwC&OhwOf{((d{N-f+sU
zy_#z6fA;Kl>yvLjo7q;qxEOS@_NDjwUysE1UwikY^<nGNdp9zEoLKny>ZbYMCu~{#
zQ~2Z~FB`)!*?g9X+Tr56w@%t!ux<Jr;rk!<e765PlRcI_I{o;&KbID-KFxi$js0-)
z;=q+6Qo$Ok&z_6Pxc8X9UbmQK^VT(6b*Jvx`t{zYpz_3j^A07Pe)HqgsZY-A{Km;{
zUA5I^^$)qrCD!g$@VS&@AbQ=+{%x0b#Bx_pU+vhpYdZWcac8eBnp<T3JVaS(>Q{@B
z^J}kc|6={<$j8gK(^sB&6lVUJS)b#trhUBs<Mw{t?x2h{7bkVcSiCu4_xWUN(5q|w
zwJ+}PefL%V_X~H%H#f`g-T!lS_r79A?gJ&ouj>EF*XQ-@e132JnsxKzA|v-(B(XED
z*-*J~t*4A|OPuN>9bF^sUrlqBX2{IHv$^zG>0BqSv@(fx3=GK@6Pu=NICE@6{u=F*
zSxghGRag`b@R*x3@MsHoL<vYFFs$iVvbA}xK~V#%Amfn<K@AIfw@z4mwd&^Dy3<O6
zq49NvPnU|9y{lhivB_fpwM$Kpl!CpgcJ{S=I>BVY=-s5&6BHoX!yd>eQPalFX2a3G
zg6W}CRtke`Vb7FJGm{h?JQ^50jlR!O@l?rCkzrCfVzfm-L_)j4h?OD9kCn4tS#3{*
zQRa5ZV}&-y@)kUdWK(F-TC*`IBH3wD-GW!aUq4*BdoJVgd~w4SQ{(?$nqTp<JI|`@
zzH?-<@%84lZ|7-pT`yfar84l%-QCv<W8GIeWosTuU}jfrnIhzJEh3v&khjV{TbDuU
zU{0^0qd>;mnUxAQk=g9)ZO?DMCg!TR^h%U;atDWt>pXrtAt#OFCpYVOUyj;)Z_Z4+
z^3!6D|F<-Yy4Y{e{d7NXrp1msmbYH%9RFBhDde<HO_Ec+foXAr>Y|BFooDvU&oJ9u
zd-9C7o!}G=mIfV>X=lGg>8Z|LE5*$h8Oa;|t8&@%7~ci4vS~M-dI)z0^hIuynwk1`
z=AGmn3W^$xH%fo2nYVtE@q8lndPmT&znc`Iy7aVimL)hptcWpWUGEhZq~X=s-Dq8L
zPRY>Y1m}`j=T7s?Rl3{~(y;dHUX8O|W?Pg~BQ?V(yioU?wd1LSbn+)5iLi+xE+<$w
zb05!|dcsT3V%n?;yYH}Ncvt$TeEO{Bwa|Ksa+^(VTW=buz1qejY4n7B#_M%^zwOFi
z|JSe2=kk<}DUS<IU6W`#%Ps45{d3K>J)5>=eLlqR9XW69T+3Lk_c3wNr@vN7{J3;=
zZkfBZ^wegD&Z@l+yMvZre!C@Hdg_7VyHlr%YK8B+uUhLhsV-jg>8^E#W~VP%^gWK#
z_q`mnWK&P#&p)5Phpv8FxBvfz!~HH#FJ;G<Oy2nHfHS+@U;g=>zpDxp?-^-Nk6L~5
zM#Nf!XQ}$TBfab@J{)|kUL`EN&+J*Nxm|i?<yON>HP7q+yG(j9aiYOX=}AH2u3O`}
zfA5W(vvZzR`tO{*VYhcCzj||XsrCLZA9%0FeObM~$a|K`_u99O$2#h--#s2zaJTa7
zuNyaaUcJ2hoQ&PBODldXGbmi7e(cZJYrn3B$5*|(m%H3w-n#PFmyM6_?wPCU-n4Pk
z9;vCT=DiL%wNU8Oo0~sdTU`}h7YEwceG0KZn{~BnZ=C<*dzV*j?>xEE#FMFh$@E!H
z;!8J7nH{$^@cXHImkzDc+~k&e=UK&<2aYp7-MH~%rZIoWA_sx3w{(}U_u4w?{qMU<
zoO>8f$f^cEi4wn77cM7vHS25s{onJpZry6pXP$fO%Ne1GL2-pYi}%gW`QzQZWJTO2
z?&)uSg$XvB)pvha-*@zP^!~@e^FQymO88wq=gRiwQZC}Q&p*8nO!~ijV$-+Y@bA6#
z*}6q1f<NdS4UqZNeE!1p0(e4bZ;G$~oL~F(;QFY*FD0kH*Cq*c?@6{1wY;S6c53G|
z9p&Tva~4e(5EKw#UUc@3U>;Z6Z0}RYH14}GOz`}oX>sCA>)e`cr=~9BY|zl+O-g=R
z>88>rWBDiN>GSF)1;wdnF7?cmJ??pFO2fy_&Y8Z(bIW$$lsWr(&F!~tfmhyt|7_F0
z=+b4c`%}3YEN<osMp`hespfe%iR(avZcV|=TvncCM<U)%J*;!uCufObyhT$=*cW5j
z-=R})FEY6GxmNgdcKqM>c{`s@d+*)LBMGh<ovqg>I)jpU%83c`dTbkGDjt_F4Vw5t
z<frSrn@pASq*F50rl@M3P!xBH*yb8IL&vyPGdDx^PleNYqrSy6Y8jjYrajM`Brx&4
zed&Xp@(MkM%=a~vlpLEpI38MXo$;Kd<~g4&a4ENL%Zh7RyDEOYYhh?+6v#;SoxNi7
zJ#j8CFIS$Xtzokd6-+GSip`jL+M&WrbEV92;dP>{s{fO29hv}g-Ouai0}e|;+}p<U
zb74b^S|a0tT?zdPOA1T)6jivx3cM!Sx<^i*y7<ypxs4Y%mWUksSi5RN)Rv||4>jgj
z%^e96Y;WwkTPFo+9*ugfb9$>@%=Otb=FFHm&$8mf#B{^(`?hEHC>jWIDozPH71;MU
zru1rP{GUhSx8H7iUfK6pOLgtmb&qXgdAo0>vYlu!ay#gwz%ARlPQRr=GF^H`)0%57
zA)L~!3q!+%G{gEzbNP}JBe?eS_?>umXb0QR$B$lseIfa&_Tg>Te~=alD9k^t?>yc*
zG5=6h_7=^exldhZEt#8_o?E&#MsK$x$AJvqw5Jx10#m(~F5j}FQp`CxBD=>hO1yHO
zVe!_myQS}TPLKcBEEVyblkMPg#t90VOGAnlq{P<${d)QG<;ZENk<Y5uz1|fi{<rSa
znRA~ivKR2a?G$ti6lm#NeBfFZ^Mv>8SG~4w-FGju{F2GZ&ucEUUTfVt&EfuzZ_dGx
z6!GbAdPX~>%ihK#`N_Fa)N-Qel9sPacoP@u#Bg5EQY~KDBibrfd2HoIwIjQX`ZjIo
zkP*H)<<Y#8-KP4V7$;;kv;Sh<xXy6i*4B$AXJ@RP;^mdPR`b)It66K;=-68C{Q0l=
z&5w_M+of3?1zOx@+noMv!+$s+`}3AdiLuNMhayTGU5@ZH{M}ml*pk=(8nasaZ-?`b
z_qCU-xgzew;&MtzGD6qbdsa%Kr{S8=BYZb_-fn=T<L^^pLk%Ez>(BD9dlg*&`Fefr
ziw_f}*X{pj|L<A;l+#b&YwgT8o8`6XiiC$zUvg_Y_mh=pH`%=Ynw;(AsKw)bs&FmC
zb2ZOk{jPZ)9dg_ER*Lx+^jvh}IR9N{=_Q@$`1t?7uJ5mV^yFl^zWaUY76BKQ23_go
z9y6Dep33vP?-zf2bLYyJ5&@Rg+S+^L{5c}ErboYCyL{?D;cwwARhx3-CaLsYSohv5
zAn-`$oMV4QA0BzL`L&kjl8p`vyJJLjdPR)B%y)cg_p#Hz=G*4^tFOLZU-xyj+4*yJ
z%_0zA@~b=ZW}ld#=znl#+@E>E$Njfm-g+l0I%3Cy3r#FK%?FPi(&AtclRUU_f{W0E
zhK5*XhlB~USNFc1$J%qDxXIX&kAb(})%AoH17ohGx?aatwd)RoGZv^cE9x8+YTv`R
z;Jl(o&Y3AUI5HSd=WrwlOjMBAkSOtthatD5kVn9SX#)p?09Tss1O^2TZuTceKbcY)
zHY}f+%*mE;Qq_Z-!N(v$?1}Rf=3vGN7ZVE>E#!I5xPEugwZE?_&-$9@-m;RkbG3Nr
zXaE07?DBWj6@`Uc?fEs_X4EI&-1FYccg50KjWL{JM_djZ%PCGirOC3vFjD1o^QJ}v
zi%nC+7}$2Q3i8fzmb?FK&VlAti;pi~|2pu1OW#%>7A4;)T$~3|Uq?L7aBg6g)Qsw5
zcH4S_^>EG-r)eH}Pv*96l+M#&Q8Vg$oDus@l|ktIN!8ZY!k({N88-_aQP@=WA=P=x
zZav{UPTcnlo_!GQy>|F>d4FvA*KHFgF27N`bF-BEp05W^vY%VC?UB;enW?j9u8C*(
z;JKskgAF4?Td@K&7uzpZhHwssm8J|FPc#Lu?sc4NIAKdsvaYet=5L}5=EhtKO4CAq
zT;j=^e$%&yp`{^o(Fak6_~=X1By%bQ-nzK3Op@Ll5OJ-o_o<AOL#s%`6kUdRk1(c5
z3|lVCG$=Sa{g}vnz(6`TcMn^_5+kOBed`$~tY0EDPyf*oy=U6ycFzx;lue$#=Shuu
z$-l~8#*WEJsk)I7@5E=`Tk${tO!UvrW8Zw4jxP|r^qA?Wu)JaNg{n@r`9h91b>&fP
z(QN#68#Xe3dax|v^qz}VoDC8tp#p*xi&+mkSrzS(?CY7j=v1(OfB$;fA7`B7YhHX=
zc%$s@B!RATPYx(JwrS`X9$664H7~@7?c#!`yi685o70jkMHjv2vRQYO<xE{#N*Y5-
zDtp6aO$L!5kx50<xq=IVHkh60-Qv^SqLZz(`iO$)RH^nzN$+XBX|to&f0$qVZtDIo
z`S+ge@>g!SVtxPTx$Ao$_A<C-ZMCm?9lig<QT@7i#`E>2&by~pB5jZ$dP32RMQD!Y
z3+<@#lz7kA?0xZ{)(FHUe&P`}b}YAjSH^F6{&Z5ebjzFFUVTwV8n$j?WxMUM!FidR
zLdQ4blb6bSpI5pDic~tf^aZsBMNTWdb>1&+Upvn)eugtSYp+H{XMeUizsX1QsYa+s
z>sGTarR>~G@9p1y@s(vbeJ3a_RbG1U`W4e>H!io?n04vMR`owCVpsln8fCEk+IMC_
z%bf<EV$U_j4><&@tXQ}<UB`3riCqnUzCBNU7GHDs^}kR0_gNJ_?6Lp#*#6&%wcF#0
z&lb;j6tz`l_p>c{eci64=&Osp|5{UpN0SaWg-u~mILNZXk$vCAy%R+aO`P}s7l&wf
z?}u+!_c2c3mT=s;KwWOpy4DS0Vho#EBby329A-o_%yrnb;NZl>v^z~pQyEsOb7^uh
zCM1V2x@Rc#<n}JIHGY0)$7jpgS<mfKJ9ENx{{D^q^=<d&<L7Qzu<m>Ki_?Jrn1la`
z6JLImar-CoA6MXE%kVF}A-sP6uigF=^#$zhHZdGn^yv5VJiXX@&!@-NsXf<xHbYxm
zyZmnH^_j-$EmNBPZkEQboqsZp<-Tp(8o><{6g+)`PNj*wy|L}<p3mPjpKH!rxH_`#
z_sy&AQ7^N?HoRpPaABMDz_7)E@j%1TgdH3LHV2rb5_shsSR^JTI2<~_s*rF{OoPGX
zQ`eR~5}plAx{OD<Se8#Jc8K1=prX!m%2l=@+1lld&w_)=5jXOqyf!fCG$-s|c|}R$
z&O#=(7@L=~j87y6DX<H0T?k{AKJ1tH`^Za$^KMfZ1bQCC+>krCX$|MLL+b>8%~CCX
zw21qfl)#cH=2fZ1-;S-ExXGF)(d0=r+sDlk2NF(9Q2hT%W6j^!?)-b-KV*LGXtGY}
ztk)z}i)mgAW@$^;NV?_z=zYSIxsXM(jiu#*X%5fZJ2AP3+p3bL+OeKv*~wrMBW9|Y
z&A`I-NG671S3|ZUtAk1+tAj$uqlW8@DI5|_=JWPNZBTq7JvpvHk&*ivQ=28LgT#w4
zhK>`A2c9r7WH+h4OHO|9oI!5#`4CozXDr3}25j4(@U<9lPrJa9_CsLmglvW&I}MAo
z3lFS3oz1`#<2>=b&z~>beAnMF^ZU~K@yOfnbN(Ifm%CJ`)~o1dUBFU2#r|QL<3?@W
zK+}^mR|H%VigaY)w7#&Dg*mJyImdEBwV9ciu+W2`S&S+3C64ojh(s7Lit!lmue+IW
zXI~VT&ctjUVMh+%6H5*!OkZns?Q+$GePWBARvy_lDLe5dhd@UsFQ@pCgfuap2<C>)
zhzWtG43}Mc$^7DXo}$KuW9HYixso!JyalEmJmcasrD~mOMWy1584;0UXAT(&?wl0&
z^AmSm!P{@@;m@Ai|Cq|Z@9Q_&PUqC+93l;OCY|isv;5#2%R`|`A6OXVG9p}9jlY^O
zEbZu+bcbPrOP|ovHg5%Pw#E0)^(IDab9ksNP`PqigTRrlqVOAzOAYRX2s;Z!y1Kq#
zcq1Mbm64n{ll`opfFQRbTYuEGHNB?Oip>;OIWc(LVB(m%iEpCFnLBbXf*VR&q%9d{
zEaX1?SFE9GsiRB!V<raHz9|At9vmXSa#rtkZp+iHI9Xry@!RU{c0c!}Jxf-<ecW&B
z<1HOE?gCF9zfCvbOJJDR$}l^>W0_0Bgb5}Bi`m{MD9kfbzTRxaq;lj~%kR#a=O0h3
znV~CufTzobA?$YVJ4T<T4#y@BA!8P~@O=zs+wS`wzA)4FeBL~(@UDEH_NvI|vfKY(
zjP1XtEh`uzbA9=o74wVEPxtpZyCgNy@kqi3q2`#2ZCg0BIauaP9&mW2qa(CvMux#*
zh6lpzZF8?Mobck}*=e|NX_H1cgM#VdO=s3_Qm9|NH?wJ)^d;v5*Vtp4v>jOVaxPw7
zw*I#F&)M;xq|fhv6jj4+^XJ3i>9K`Nl~d=aFf3BgDEYYA{(EtL{q5WPCa?c5T=#bR
z{i5%+{7rW(e47-esC~E4`=$N$fM0)Wbh$~{9BW&<;LqCY1RmWuyu437(*DDRPbV+8
z>dn&PIawarb!8o6S;6HAy(+s?Vi;~!mZdB<;IW$PH*49x_tU*n&wpQ}q2;=?zy441
zd9S*C;T%FiCw0!wxLG(y#g|h;TE70McHN@`jm&fNwqJj{Yn{2B;l5p)c5T^WVRWe`
z>gDN0Mn94@w;QoBh&2=h3b*A>o2gQIck0>Mdp>{b&9hy;uk?G*R<*ZJy3=pD^Ut-d
zEBSgRY5!b~NGad7(<LkFCaC?r{^!r?yq!<4-hZ~I{?qdMU(@3M*=Ij3T78=}pik-e
zXSp5!_nqwQOpgkcUgG*^+V;IWU+ZmBsk>t?q!1m(z$PUo*zqvMjb~0g=NSPP9<!z%
zZC2i26((C*6%#KpX$s0+-y?E3QEVq`LZ{Bc0#=EsXBsv<^Ah0Ua5x&VenXdJ&yC3|
z7aUZYkkGIp?S#05c+ZtDRmV=AJv&>!?kV>@nX3CKsW<C?Jb7OK)4yD=Z-NzL&E^j-
z(ue*`{x<bb+PoT-c@Zr?(%mNC_uBi*tVn_}XaCFi4{f&cr>`x$weJ7-`_s4k+kgC7
zb?5IJb^E^u{(iSyXKiVy*Af#G)AhUX!EcE*Lbg|1zI1*!=Mma}bjjC~?Y2K>9Nh0e
z(?T#ak@p~%r;g(!9T~Gz8Rsrt-}CS5<I9)*?fzYB@B8=FN!$3^A$F5O9tHt1t|yF6
zO6&)CxOXp14D{I0GUsN5l+IC3HbI?<TO`($NHry%W9(V3eCpQaR8N7%K!#mHlZ1~-
zE-;N@;QKDIXu@KKDY48m%*3);Y~P*ERb*IpaB<b+Uy(UmN>*wvXq>_3Eq!{ge@IvI
zN!FbWB?o4iGAugy$;ZFoj0nSpMNSNx1?O<wX4FXuKE$!v<Bsu!GaFC8J`=^vqj~g)
zP=C(Vv+?^E)IEIm{#;YVi3!Igvm%_^cz&|ox)uND)buc`UkQnErW=2jp0$epw<;jW
zVzRdG{mJR8m)`a}EBiu5oAcjZ@4SrCPy43C&$It!&dr}wwrX|Q+pk&r_xJe<ZT<Xb
z;@7Xcqih+Y43BORKD1_kK~b6xk8bfv-MznWY`pShd3Tv?WUOWTX1>hNi!Pr1eLUUi
z_}9=C9CMxKzuLBMSIx7OO%dTsOV=@d+3}Y}$KZz0>eSNSJKm?xPS2Yi60|j_c$2Yx
z@G7=TGvi~c6kguF8@E=V<A}CdY~i_%*BrZk?>la{KtAH)$)ihkCqMiVDttRu@qL8F
z-w6H0+M53-rg^(d2X*vhPpViLKc{zh@oV>8R`$77npd65!%sihy7ueFi=W=?%k(dN
zk+AUY-z%NL^Q~{k>H5ZoY0bUv@&E9?x6Nzzy<d0v|95u&A17C?%v#)W^|Ss>JEQ0o
zho0Cj7jb2NKE3s8@^`x*2O>Tn+xhgX_`RB)+p3Ch_D`Rd-t6)^sief_bhmr*{nD!^
zgS$U>cb~iD{4_|l>(Jic=ho-nY>ImMPx$Rtzgt<~<?G%==x=^}Htmvs?=~(S$w?j?
zRMj?Y<w=s>`hI=*>Rl4IO{`1ru^LbHnxOGcJ#zb0n-32j2KSe_zka&oe)UgpJ<SZy
z?6<!+zs*~9O+0#SY1qBS!|BgTRtD+b|MI7Ho5ry(v*cOc#-+`9aUrSd{LQa@OO#H#
zW%1|SHrbtf`kY(pEpgM67N2f3$NxMPyLZXU>1sC>e2Zg!AHTU_7kK7e-mX_W&%ch;
zYCU^&>JxqYAEAzmPHdWA|8d^+JA0}FW^Vs`e*K-l2idn6E?U34P|M?3)!JvL%>Vt<
zo|`q{*w5y8%a7aN|NXP`>&vfs7df6pmA|~Y|LdleZ_n<SEqOR^lJ2@Ay1DYUKW-ei
z`?JxlGNu0x@1d-V+f%Ied=j=V{d^_o@14_T&tGrk+H?G!<<6?2ukY`D4_vuu+5VT7
z`nRpOrKa33-oE;T_w-%v?`?ms{Ql?h%*`if<-K2V_JOC?8R2CGr$jT?^d{aHULCn=
z#<Dc&>wDh($^ES+UA^q)#qai?wqBkexBLC#c>9eu^-uS8udDuBY@RFo^UnQyzn|`}
zwpeBLHY`kU_xh^Kp+}cpEVKT5A-{gp<X1}{+>5Q=9#ePJb$9vunG*8T*PS|1_e5F#
z_mA8A<I0yYyYKzA|Idlm>+_9Q7$(1wEtlb6eehFNlwS3rTiyCIV&Y%6F1+o(ReWb{
zug&F3ecQ?$-IwW(58U<zt<&MUoVR>)w3P7Wsa`kZqhITvDgSkMjfPL4#LARF3C)#;
zLb<cnno2baEa8?`cbzx$>ePzDeUq2AzSp`QzG04GV`cIc!xf4R9NyX=-{kmm7~bMp
zs<QORLuc(wd;Q8orJ_vNwRZmh!+CxxLsjPc|G)0k+ia=|`_>(_gloa&?H^or>OAK;
z+BtV62k)g>*Tpt<?kZCG8Z<lGF8x%bpTmQl#y4-I?Vr8jmGph_cTu-wN*^=r)GqS3
z5nKFjqJj_Cx#yRKD(Ah|`xQCo^9p~bOD9|RSiSRdUHIT=)1@nZEmMwcixYjjPPENE
z>r>AB*y#*EnAH2!ufO4%wD0MiO^t7#t+Djwoe@`mHhSIOPrLr7ZvPW(|20_t{}J^y
z8_oB9Xx)D2)2r+M4rO1v_10}`)pPrMJBy#6TYmfG{+GP@RX-kFe0C#a_tvtscNsU&
zoAs`&)35y5y?yTs!<}<<U~2(>CNHhJbiU`)0X@~)Pg_?`JLTT@{ocpv>2lT^j|H@?
z{(ADIOZKFa7atB*tz8sQlzLb+xyj|eT>Y+}Kj$U%$oXv9q;vN3o|`#wWj9lQe~<rk
z%zWR&$dl*4ciEhlJ+4{8=qAy2E93gtWy_b>eJ`*7zW?t*`8igVMGu0a)?a5l^6~Pv
z!(HLtXP;$6oP9Q(@A)0sOp{L{K^)-|e1FC0Nan8FmGWxq`dPUl+{;s@RdaYxU=^3N
zdAT+0$#J{QUmE-6bNk%1ZS9|bdX-ha#`2@F{qIxpKU%}<S5IEIe*OE~yYn+kuNKcS
z-}ABe|A&|U_Mc81W&jP7mjC%V-~RI{reBeN+RFd!3BSH}o@R&9**<5*h1V}vE^u?3
zbJ+5#O;IPWN1EB&jO?8;VG2iT7mJksDyup5R>JV{r@h{3^$kn%Lk?RO?6BXbs#AT%
z%Tl+(L}cwzn-WcqmVhfSqraubeTZ0C>o4<BCSGByMCpv`V_Ukq^n0FGhO?$#P2ADI
zuBRyzW%}Fw=|eq#w=Z9vKi+#AxOlFAm|ET6<8}ML?dX|m^X0|N_!{-)Lf4dc@?A7H
zyRgKTL8MuEgZSbXLHTo}Rjx<$PmXHjb^LfZ>S{`5$lQ`oYgKOZIP_1<V&t4{#nL=e
zgDo@nmE==F!`WOK%3E2ClUxd~90{G`?#W>=S!v^mw5BVa$G6;h`S#+?SuHIZ4SI}g
zmMa)7Vp+nd*mUWP_5C+<H*-4dzWeXN{rV?YIv1b4`0UmzsRonNufA4ozs%XR;O;vP
z%_Ra?qvmql^>gP?Y?%<mrMXnVH8A3I=ByB{sdbaS?7CaDbIn%0@Kx%4^3sx$8?Q~%
zp1R|D_S*ISe!f$+p9&xM-!bob^*x6_pK9w%OLKE_bo#0zr(J#Zb?erxZ@*5wy0!Fi
z)rUJ}>(A$C?bBbw8Dq}zmwW!_Iof)=a|%T3-XC->*VjAl_B`ib%JZXZ^QK*yyLs=|
z3!G7w-hx_+{}bOO<a}8n9cOB`Rd;jn<gMj0cAuZVdnt6DdxrL>m3McS`%in_UHI?k
zPi6N>DkAS9V>yl_H^p!NEaiT4=ee0%x0K(0v{*GTYMYLypB8(}lFU8ld-d*bOI~!x
z;$kQF>drZ3?fb6y^DVs_Hm$ERFIcM~c(w61(UnDQX?-obl~>J+&YdDFnmt=BzPRO%
z+}R_wn>AV!iwpkpFzVmfvUv8_{rifRt-h@P^_r8Q-TAz|pZ4rMevL2HP5#Bs@2Yp>
zZyLpltd3s2PkXL#;pXTR?UR>kYRXh?=VipM==AWFJ$w56@?&RrSsTV_o$b4E!S>=w
zyXsF17tfq^IV5bc(2mSi-@L1{@1M=JOF7Z7Q2*fsMdy77fAh&(?b#PM^(p7eT}`VN
zs}?=+QQw&J{oU+@f^yq?VJl_db#+bZ^=PSE(3|&q<=xlEe~YCmZofK9c%r|8|H_>f
z6FVellr^cw<`mA!-8yk*5QD<SV^Y@Ziy3%Ie6LOU_wU$^;^pNbw)dwpHE6ru{hl@N
z_Sx>GIbU-G*;oCVax;(1-O*#wg@vos-IxVeUc4}|uf**7wkct^7IwXhvz{0^S)}a9
z_Jzv&_xFF^RxPKudtF-f<7G293d}U*o*8@j=Z=803-)cb<61CTv@Q2?_-(DJUw>7q
zTb*A0xnEZA(kzW*Q>uTaZhrhYRc-S;h6QiWzWQ8IEFdZ$@uv2}o0x_N#p-_X`%^D(
zY<;@D{^1lu8P<iXV_sTrzP$DG_uk(2NsR6nqVAhH35rj*-}FOy`@a7Z?|eGqQSp{_
z>xsa1Gctb}d2^i)u1x%%@tWh$cm9&ilQVUD<`rKJ6_4FhTo$}_?OCTa>F%%EDi`|K
z&lHcZd~k8a{qm)cwWluKx!`!MkolW`kqql52|pIr-}`e{@wv>1H12I@P8;^SmHfT>
zyylZKzpRZ#ysqiGeO1|(w;p<(;$`mGAbsHEPQSmW)$?}0cbT=!zUuCp#6YjjQMMZv
z?As>)@6gHJ&#zsNp8L7{eZ|9Kv$^KGmcFraauD!bw0H7v{ap|KRPQtUzEa;NL_0jj
ze{O7K-Otl`d!A0(8|u%o=upwBvpKdE^&&gGBH#YKdR+d_{<U=<=XJWjxBt4&{`a4d
zy^k!KIE0>PUp&?Ay?)<@o!L&IObmbToT(`>dYNrd{!7YbYg)*<_Fi9Jj#FXP%GLrt
zSJ&z4)%+`+zVExf-JJPJNpgXSrFZs!Gu6MjXYIrODJ7HIFY_`yzrW?YRP~E&_5Ec}
z9)6VlnjKd+u^>e-{ZjFsi=XC6fA=|e?cXc@{StGz8XD&cHD?^|?c;E9+dM((;x3P`
z5tg?;-?@2u{XM&)e?44#7hR1mzb*duX8pr7xzDHNtDjHLP2Bc&-h_qGvbwsjwtn=B
z^<;GWd#5v_?8%SC-cA8eR;Lv|F|U7qouN#6X-Zz~a@We>$LaB(i_h<Wape7;hs~~z
z@Bhv9Kl^5#`SMu|V&}I=ef_Xe_;upV_s1(YKeO&ScFZe?OW)v>sABVjFV3vbp8m|6
zCVFhs*)3aRR<qCEZgwbuF{6(qY_{rYPyO;K2@8TgYF$kzF<BK7qv(-6J9}N2O|s66
z&s#dGg%ZrxY;C+HQN*+AIp^ZFH*elL<8w7iPF~-zd4~Aubs`?SGxg7<CVGE;abe@v
z&*i3!d;T|;uUX37=N#ynJA2CQQ%l>fb57+Hy}w;)x=@sELH%sy*4Jgb#7)bW><X}0
z*78DhS@^M;`=s-h{<PbCbZT_k`TRW1lXcrYtSiI5pI-e}IBDhPtP6$)XP&=Z^G<5#
zrg!0MEu)KnzW5a`F1+cI?Z!2^uBNtK!M{Ic`mky2-Wsqj^4Rt3PqWT_K51T~r>^$r
z^z2oSDwuK|6$<-8f=%mf^e+8>9=pH(sB1V|-G|&?Pmaq~zd0=bSHn=|eD(3$_wDTL
zzIE0Y-)8^!tv37ZxB2_up1=RgJ->F>+!_%#o-=bTby?EV(|tE7XzYCX>#g`4^NSgM
z5@$G#`k1T@<f?@#XXV(Z->(0$bng4g|Kaa<)}Q2+{(iUq|FyZ#RWdhKepb6)Sh{T5
z^V>^Yw+0=&{GtC(oRC}KtR=@X?(?s@nzi?$!8JYo{|Anje6Nkyvb-_(!ltXOVk(<-
ztZROJ`0>Lc`gYdV89VR4|Ngu7dg;=ds>Q#2jW^$ot4^)d?DF!O{Wa`%u~N3i*~=a)
zH9oB0QS#_hxBD8?gjZYFh+dKq6HD+oE-5>IPtN|y(I018`!CZpSKnR{7wX~Ok^kKA
z%g6run#@ws1H9%j|9|iQ9$)`0{omVv-ulwneS4nUzW;lE|7Yvu<mB@^cKv&?c>hb5
znOl`sttdWr^xCG&JjcBbhI)TIRP&s#;VqZ#jy0zz?pc&p-s5|1uSSq;?&Z9BCER~K
z*gx0WSxleqe&?c4-c85Zr)MYKH8=Y^(Rbd)pYG2TS*9|bGOj*p_WaSro2%kWTcn?_
z-MlxsJvk~)WbHP;*I71Bb1nxtUhccG_q6r?xa4E9-ftgkwzTRCeBT*x!(Pk$cTMKm
zdH3&Jy1l7rhwS{YR~H^m-d}zG_P^U#_j4UkyLo8+9_}hu8^(#sceKi{%$c>Ef6mjd
z#sZeJC%8xz1nmCg<+mj_{o9ef35S<yWj&88dAVY9=8}kaMe3%<qsmfwzi8yh9<;NJ
zTr^49t1tI?nQ7^Sm#xALitjmm7|Qn-2L?;t3olBHoc}7|$qeT5!`B$NjrSSP5?TDU
z;JBR75uV~@i{&jn&&jM{m2PBtZ8&>w%#W+(XZQTS-a2Xi-#c&lZGJphDjvTf`}#VS
zm-_na?S8#jTse(X@zvK`XU*@&h#XxRyqsU&a?g$p60R4ot&Ki@Tzy;a?PaC&QY&}g
zwJQ5_Wa8oW-FMeL|EYX-*<%Z@Q{8&IKDgI^d6pZ!eV%1;T47;fUE;$V8y^Qx78Z}M
znYi)HnQJp_PRE=tj!n<ZRQ+&Q*}dQX!vW^ZNjdjycJI8m=jF25d!x24U#n<U_~%FC
z?{|^$F)}N|`R$4V+Akhi<{Pc1ZeRcF&BCkq7M+{zv`*sfu1|B`D#uPX-;;JT_}Hez
zdHunjhlG=&SC-Wsp1*dA?8(VXy>1!u2C?Ma-Su?Q$EcteZq9al;_N1-HD!coB`tqw
zG5gdTZNo>ta=FJJXQx-S)lSko8C)47T5)t6ciA<m+pl;TYTssTi(W0LR`~1U(>r3v
z84sl8u=8JWIAJ+gJ3uAG({gg6iRhE$g$C26-+k$3ux)oFTS1O(oY$tG6>EdPxHsL3
zh`1dxv*Ld8{~fniuaT;Hw{P#|i64)inRu;h{*1SM){?HF>+K>xS)Z&jE#O`pw7F7O
z)_$8>fBAI2rCV|~d6t)4PkFq_?I{188=reN?3RwZd;2s0^5~OQ*2#TK{_I}-R$BdV
zvGn;%i<3_5S89{GHbK$Z?8UR6yZhxeI~U}p-p#xc^ZcO2+8yt5)t_JcoK#ul9(ber
z*2k3<OLKD*=1Li>EO_$8=k2=Io4cdBcVBwYw(;fXS&R*5qT*fTBXbx(oQzNT{5t8+
zsgrI=JPfXnz6M*@J^j+zwZcQ>v|8QN8~-MY`&^Gbc;>zBzFAp)ytCwbe}#OPZmfTL
z^V})Ea6y;835<>^5!N0$vjePlZk5!UX*N?RTl4PTEg~MfDsr+`J+UueRT;RnD4(6N
zz}-6d^SM&vnC~CDa<AVhe)B^2-IIH6FDKUh+qv`IMw^%|=hW2gmPg$Z+7&hX`}x~t
zewzb>N}ql<>y23_?VY)C!>+JJ8TFF8)s;E^?S6c^J?eF+q<wzb_k9;nl}N_hPQCf+
zMf&cyUrLJJrq%tnm(jE>do{_c!bC&Yd#Ud{F3knOzUtRD|7>l&xpHOKd%=v~9+|iA
zy}Zo+OfK%#^=aCjdNF}__N?V`e>RQ(%vsqN=1%T*la6zzrvKmecKV$i`yVB(y%29P
z`TX{;J5x8--nkidaOc(sJ)i#Gi3pbH_7Gy**UrNz_rqW4%{$q}_J2=_pYsdR*>LA-
zzumT~O{G~WOHM|oA6L!_*>iOB>!&BQtBpdK4lF;P!YjYn>&%t8&q{taWuN<d#Oq>Y
zZ2kMcZ&#*$c(k_e{HLJ%bx$Au^q<@1zx?R61GO*bO_aZH%=@6iTi#~NGTrIf4^6GT
zZ)e?WF|PixkNsNp$&9^QG<oh7eRUOCuDbBuuJ3R5wufg=-g<1>#dB3Qc2SvMFNwTs
ze{WIxabD-`e~;eX-CE=sP;Kg~>>kc^`(5PbFL&hcE<eTioUNr;@9v(rmsT>D&(YFc
z*!y*^o58X_C$sil+yA)vyZp}2FQ(Z(7T;I!{YRzo?{(JSr#|$rc@v)h`f00o(S6g~
z-}fe%H{6@pYHj!Bz@e9A(?ovj&%Igucjwulf_3}XJ~@5w<W+0?VvU!}Jd0npy<T^}
z=Hs_t>sFrKy!Bno9DB`@D+zDQA52}Q;_0a5&R_L>-OAVTg@rpZSq?Oo-z&Ucn|^!d
z&JR0p>))`xHZyyw_e8_69h0_7&R^jY!_sEkIQ3gsG^fX@mAl?+e`>9G*<I)K-FUmq
zonPCm_kVcz+tz*0Pyf1_l;Gr?;^hDHHhygn|6{THZT+2}#rwYoO@6ule(frgxVL4K
zUwKTC@|)}=BxtxMckP!gQ;roMcDSmYx6|km>$#Pabve%&J3ICGhAy6DY%ovAt7Yqj
zH7YC3P6g)V?tGMgFDSf=p=4L(`pIcKC8f0mZ)B}rBG9y^)lBVd&*Pme90q1e8yFiV
zB$X@*%AMAe_%yHO;>3NAB|^ONs%>8$+4*=?>(YB?QdXW%zhD3RxpeTsKF-pMZ|1*|
z)pb3^(3WuUm#Q(Z=a&~V%a_gH!F$Z^dz-HQjo)bvs)h}9j*Yi7zWQ#Dzw>Kr_}RH9
z%dc;bG1*!F{Krx?{i>65N^Zqlf8E&p`fY-0xyoIWP4891_a7==-C(<|>PYaz(CGZ0
z&tLW(KeN2=zTNbil|iLyyMBe5@9lip>UZPxH1|atrSEc!-`acr&hKN@axrWh41!ly
zmK=OjFWV{AXPdJ|@SK?AxtrfMe$+bq?%$K>{J)RyS3F%`J3H^E|Gziqdp0us`>X%&
z(T^Vz4cqtpJo~=(d$o+_|Kq#weU0A#H@esDapu?0p3|OJCh1Q1%F{g6KPOJZcY1t*
zb8*=w^}k}}H&~e(I`;gZzt_Bflg{ebHTBh2k8R8QDo@QYDw4~d*RX2QsYP8)LZTwv
z@yd2G4$--y(HE}0d%k(8^!%j7i*ES!bcHdx@`|vUrl+Q*hMk)@Q*ff>=iVLPkIg-|
zXZb(nNkWb>yqEf)M*Zyke=hF(vAE}R_MYE)|L^Vl`i%?LZAz8fmd5t$!&&p^=gyk`
zDM)<(ZYB5htf%kR)hJfKxuNa+_i%^WI#*Mb`(gh3x@Rn#smA%7D|xQU%SVR}{ds!&
z{Kfju>vy!o{haL7#I{uQc?`$Lm;Uu_0f#iMMn!MSjSicn(wemKZdQHt{rx+PW*5%!
z*yc0qV%M#{i??lyo?UslXED#Uck(Ch6_=;|mJ6BR&BJuS^xy#%g@uj`&vHXPe1B8M
zb(cB)`K+_urk6XWY%+VbFX&bD-{U5}^>6>m8)*2pR-CWC-z{)!YxecO-}ir9*e=J`
zVE^y2{m-xQ{|}Uxt@Dew+IV5#oi$6_Vrw41uFJ^I>^{!IAdp;LF1W38`-~NP_Zxqo
zc>Z5vgrND|y?-CP_|5*=by2wZ>(9<h6&WJl-`F@w{_mmPJAJ-S+jh_HW5P_ofM%8=
zLFe?XrsXeo_D@SXT+IH>C${|dR`YLFaavYU+$}3E_~}Min}0quliS}`nEUX;Y5HE3
zMbT|<U+w>PYvT2U7O`gg9e3VYG@N29a`aXFdV2T26&4fx3wK@FlOp}ju_5f#zkPpy
z9@jp<Z%5g)WAo-p&#%>5w=P&m;3K1JO2&%s=I`>SZhoGw*R%Jv@&Z{0t_h#&pIo~r
zzt?t0z)PFDPe)>GCeGCO|LVJV-kc*nCp1`jUq)SiakALn?tk-s8Hds@|El*yFV~uE
z%X(W!i<cp^;lTR^$IqSlcm6y-Ti`$4+k4;NPOg~t=A3F!WcJ#Gh4=onF6PWT*LCKc
z{I2c)-)@h5+QTEHE1D+4aEN<#v3$Kz)xR7`PTkxidRcb!baJlP|KIaU)8(>u^UffD
z|M&OyRvS8{pPxH>=G@G!QPVQTx|iBke`9D!ob~+N+}_6($Is0*zh89v#R&toDa$oe
zc@(FdpPyki%e%XK-t)|cySvNs@7tN$)Eq4=Ejc~y;X=igUoXek-b%<h{bEP%OfN4V
zk4Y*F2Q=>Pt8IT^)AhLc`8huypL^x+rE^?292HQMJSVvL@LyZo$nPJz_1A@8`}Lc>
zZ?4Vj>AUJ5Hk$wY`sUMS$MiWjrx*lJ-1Nxx@U%JSj_i@jZdTwavQ#PUW0=8kI(198
z21CX1h=tp%>iD?XKKeeL=Xss$+HJpsl?TtR%X8W0#uLCMUF(;&+*iQK@z@!Ol3k?_
z0v5k(I2TxK=@mCyzUFmGr{NW^qpiIq%ao_2ZRGJ%ds|wx@LXBTeMU*;R>v6;#w|0S
zF=#k$S$j4rD_nT4Mrz>iUH>*Vx$^Q(PkTLmV<6|#T{3Snc3y0-J#5CbqyA6d`B;mx
z;P)TCrcT?qMmf9JSa;)&XN)K1zU=Y27Q)dtH{Sg8PZ{scY-gor&V71)Zv2idF<V!8
zZfQT4b9UO?cTH11oLDLre(>L>ndW=1e@WH<eR}yKgYLT>i|nng{kkB#+hEtL-qNY{
zqW_=Ce+b`sDs*48O?;%^(lbI=ChTcpV3=~O*Ci%n?OqwylrV#&Id6idU!Jv)HQc4B
zQy`(4$>HQDk&rz(`{peEmA(6QYk==jU6+<?dP>pTL^$2VuP=4HSRt1$f1Yo><wBpO
zLOc%_HpU!NTJWXy^VM|e)xF#HU*xIw`fFX)7L@9;D%3=$q5j^F&AOK(lo@gZ4;l2S
z+QrAeZqarABv*baVABj^NhgtqGoL;U+Pq<{!G-55-m-4Dwb-(C`--Vi-B*%VUv0^`
zR;jsiYgpCGOUEw0{5I=-v}OMBg7^3Gasy4~>AvlDWzLvbI%NVw!KOINtE+bIGMuB!
zTd6E|wbt^w_(Y$Bj?apxXRC|fQadK$JWH)<xrfA+Bs0~C6V}Vv*FAX=c)hT_z5QOr
z_iW~QZ|+(DI66Ho&Z_X+((pJjn>jKk?|e)Cp6a{!6}!Lf*DKS**P1*%t8mB8tnm9?
z^K{+^UbTOU<LgS~q|Ppj=3aMmfByGv^Ze9LrpWjdsCzhiB^+DUxcypGu2n;VL&N*p
z$F;Vxattz7d;Xkk@6RilmA1}l#><^QXXouGF5KB_pu{5FWa^;aS^s)}-HI4J-X*=?
z_kFir+H^TyWogZ_m+tbv7Voe5ES<L}{|y_1Mcu0}hxzNjGTnP-dG6oZySKNOF&=nR
z^;Ee2`=`_C*G<no+dQ-J`<)x1AAX(smK|UG_x_)^6W0Yjo45P@rkTqmA78Kkd-1En
zS3@t2xv}}F+&gD@-!{{9bNAErpTBZX#fv)(MsM~^KDj9%L$fqC&&StK^cxT3flDu+
zHomPrk+ggL-J*9pRh=dz8Z9Z^eDf9C0yFDBUw)ojdd~a#vi%=!blZRazbE;(?qlok
z{PXXG&a>R-$GheGvOoroYq#rvAJmt(E)`Us_F{{j_5OlwM&)&^TPlBsyydU|c`-H6
z+m*X?{qMKu&ddIAo!Rx*ynmkUo<IHNPgbY>;b^?(l*yG~5EM{xzjtw(Av1&jpRW%O
z&$pLf{%X>G3*+rYd28gkI}MC@m>L#EEf3|_Ns*G6&G+)MtDK74$?iWIJxiu9?7h0}
z;Y}s4t=HHNd%gV0eRba2y-Ge=-LlLA*I%5N?)UG-`n^97t(@woU3Thb?CxKzhjgY+
zlxJ=b((3$q$Z7N3qRg9?=Wp3Y8c4o-b#Bf2pR-O!a5HJl-pp{IKlPOBMPpy);HD*P
zi%Mp3oH9^lV36*u$lNFBIwv6}_Oowu#?r+d*-Op*4?Q~{#oG{XT6o*WmLYM1nVHkV
zEzc_$Ca7$BygXB9LnCju(K?QUGkYxeUz+)KzJ7Uh!^L?@ySC}GGi1+g6`uO}_199#
z<<;Bc_OCAA^5jXe<*q#vA+x0!8U*)kD9OuA4D|Z`O#0oaTUR!p&1JrKruFO3tw$9&
zxmT@UoqyrdH}CX$Rog1}MTv48UKjZI*W2r}+PD|Q)qK49{PE+y)c-H`y+1wU>Fe@-
z7cZO2e;xvw`rfw-AIFr2p5C%I?ylk1<o_S`-HUm4?5+9UnpedP3#Oz=1SS=n)W5EO
z#(Y}SF%whXr%R@5AHQ~evRB2A_!*OzPMKf*;$h7-X5ROIK9=Xn&6zc8*XOV6>z{PT
zA8E4x^Wpiw)W-|++Y;WeFHDVOXfTwzJE{Ku`Fo)nN4<1Zd1YDRS5LdVK;+4;iD!~-
zhIuYpzKpB7jQzNO*!{1;_NKPcKYuK@3tjz@ec%7a=HKgo&ffo{<ebc$xwAL#bMJn=
zHA|F1=k%uB+1!dO?dxBj_`fXB%X7(=OY5WLa`QF_Ik7a(KQC@HvuA=4$Dy*_i?^Dc
z&DWRT5TkXk_Ped=|3f!l3a`C-tTCG}uKvTcSGRVpw3bj$PQF=Wxqe3C%!Si#oluw>
z*I6LIbSt-@<&fI>=hf?WFZ+I|X7Sy;LcPmVZhy0%d}!lIV}JY2Q7d;$+nRg4&-(q2
z<j)WE|NNd`|7D`Pfm;2~@cOTf{Coae?=GnS{zct6-fiQbkLLd`q+DlQ`nBr!k&UNr
z`t6;0_G#O$KaS!)S&?QRnb$dr#_}_6S#<2qo1E0t%B-YlOKXL#_qK2Tt?jP0T<@&F
zr#EkZ-doo==jfgE<?{CXi_AD&4r+h-_Wf?@=hs|ibz4oVAKh74c4N-1U5nrJPP;qr
z_4auGGp{Dj<gQy)?e#>r_R+UadDBSFEle&ugaX~Ux__`0`IbC>;!vo-&v1U8&6g|M
z{=ELYcecNN7q|ZTtnBsmFTQL(ueZM<`Mlr%&c|HdYnKV^Vz9{bjeo<sfn#6Y?QN^n
zqLN!~M?KrVuS}j{!k*hT4@&}{@2%#0wqDv@Vs7oXFNgm8N!T`HX_&a1%Ih7Qa*~2w
zWv1_G$_@MD5VJ;W?c=%3wvzhgzxB-a-m3Yu`s7B}lz{ICINqLPba?)<_~OOWQO2xQ
z-|sQs<&VjqYRnK&`|;7Ss>3JJ+t$zC;I@0)o~PT~&P)oAQ}Adi6X;~r-@30vW*cw(
zoOyb=@=r5QX&h`xa=N54(W!}Zw$bE7i77#fE(-%JHq`(BaYKSZ#<oa>WAVd<2QO~i
zXj}a)L@QfcTf3nk-v7I=`Mn3Jn;AZw(q6Blt0(By-qv3B?ndIQW5?VcU*JBUUTk^T
zr2PG@qZ$vL_LV&8NWMK|LR9VI?d!j{y<Y!$)6J5-g-=eZC!e}gq<Jmt`MSBbwzgYu
zxe2f|H#^VNh|MaUH)rP*uU-f4wM*M%)cOu@xwLZ1^0ag7*I%36sr5b2_j7B2H~Yl2
zS!^*4W?L@JbKc%tA|GurJ3Y+*CgY7eKI?ZLk`iG)<!IdEy^N7ztyeeCREC5LrDwv7
zC(0-r817uwEx?nwhHvg#+0`+2s+Uz17a#q&PsUk9Jt(2a=f;*zEDKGUuKKRLvSMw5
zs-MfH9CJyI%q!vi`%;6lSA<yk+m?RZS+g-n;k8wvVAZpuUg0kt_H*Cvdg2s*f8Hc_
z&AcBq>xAXLNzW_#&8@dt;}C<CUfiA?RnyXnz8&zW+_d7CQASNd#f|*)Y75<Urw203
zn7Pu{+*<lrsY&Rr#EgF5!fCU(EW(A9w*_UN$qP~Q{(JwR!TwXBaZgvZl}=q9^OWoO
z>`;f0hJ%f26W*VH@@==v(wEU~pTBoFmETUiVsdoVs_T|4ZE2_a85O=nNPjsf^pfS{
zx1<h7x!8H<Zns{n2@f;3F@2qQI`CQCGoLU1H+^DP)QU3rKFK%9Ok15Tle<RMN=tF?
z{xb${yzAyiMaEp`=5%~r8F78}Tr2;BuQJS1B;J+?GH?{FkC@tgKtM@%>$7Rknyy>F
z{1>unnZ0!9Wx>4j+rs(Uo;l>HObP0m>fl<qY-`dp`^vmuxxwadUYC6<=U>(<p!lWp
z<#8rK@sDEs!QuK=Deg`s5gh4ncTPJQZL})<jya#-*Gk)9%Z*p&Wd900H-q6gk8t6x
zyLnl6uB55<7&=u7YjketfUO01{`Q;C+O1P1ivvISyqSAt!(MIq>(S23-g+or+H(E<
zm-JIwk7`Xf@5w0;<bAryy2$MKx0#n;KiwLpvt-NJ2~QqZDYnn-oRD?m+8W16J!=Ca
zmPeOQRsXEU5MvW;``yV~`?jC&#8<-V&$F+Vi7f5#UbJOls9JKNo>}uZGv=HIg(gAA
z9pxKDv~P-ixU=)s#iM0v&lNLHb>!>lhg{H>ysxCH@3!J(>&gW)U*x5q61kGIbf$vb
zi}GOC(}^3RvVBF>iUUeC*%};|FJI8kzVwKZl|__<zCrZsuaCD*E#~Z&eJ0d#bmL<2
zce@@p<Q_PCowxQ|e*Y)Gn(GmKw>nSEy1TpCmbq-<>Ki^s7W>b?DNwZYQh<%M-38H@
z7`wWZgGci$on4g;y~7kw&j{ewp1$s8ZE(nIg`Rysrt9y0*SL4`cAq!a1_dIA+b-#(
zYp^=HX0CHN^48;N)!iC{J-71q{<--$nx99J<@(({PycN6dOvNEb;y;KE8^FM`dzP%
zunbtGp1gw3{&x}UffK1dNrFogT)wPYU=#dOMrM~?T<%AMnYJY-%XsBFwOu2sjQbyS
zB^C&I>zQ7>r9C5<oo%D%;;=6-^=s0O+z34<Xl{J(R>$qF9Lg8Gv{we6TW0pv<@vk&
zHND%NmV_L9cVgC=#51qDGN!AsS=xSnqbtpBoNSw4al5fL`qS2@Vejjla{j&S-(zzB
zVKi5oOt;MWYhlt;y4Nml-8y4+!@8W7Y3b7>oV*m9Izp^Ol_mr&(>xIM_fy7wvD*jw
zd|5LR1za{9HE`@$epVy1`TBc_viy9v<xbgmH(bwHxWq6>O3Sx?X&`gLyw_J(=^o$8
z>$a7tsWUUkSM*>DqsCfu=Pd&Fz67%IUbw;WI3z=N_vv*fCkS|b2+@vM?-qAVfu&VZ
zT~a%+!g7ZGw+(UZZlBl<SWd5Pbzf#*@iM99_R7r3>S_CH?)s%)nabUE@brpCBk90H
z96PW4JG8uSPDzZJw|(8~Bl#k8@9ha)ml`$w@zRRa!X*W7d4KMia<cR5;`6^X7OA8^
zy!fYg-ObBgx8_@Xi;uGtjD1tKnXN1C*I)CuHOrs!eCP4G8s6J&cmLAae{Zg&KW9!@
zSv1A&PtMZ+joTR+9Im`6Wpv0~z_PPP!lJL~)uok}r$6^si|C%W&FI91b7#&l{TF}s
z<oUe%y3$-;<t^p+_pRT)uj<3w{QsAP{Z(RY{_M<;K72}S@4<!ZEc~M9UN!kB*|cuc
zvR%t|UW&2ikYEe&*ec>8#nv%PG)~T$tzp}`yYnsUlJ@StG5hS>t#c3Z*FR}~elBj;
z|K9Jap0&DPbia2w{rhj9IcwIkPEOBDCS1-f7p7gj_;KULn>TO1_pIL+ty1VT^T{0L
z76GRzL5EFzF7J80?z;WA8_9tpm2ql$TNxB)f8EFYGJWHxQ!lQ`-wEHf@ka95vwbo)
z1((0A%x3dyH-DvWDSrLk`Hn4}OmBA_$e#67pjU;Fhb3lB@H*EH2NkZhcdEbtJHCHc
zL1n7xL&?)RseAHw+J0NuE`NxFweZio`4!h!v*+*m*e0E~<KfHn`KzyI9q*U7FL-dE
zykMQ)x-(z>X2vd^m>U}%d^5-GYx3#((h|?|Y4Z&^Q@Y(&y0~}WOgZ6b>vur=ZN^U7
zPJRFSH%AYP>$K-&f8CdN+d6hL%dSF3W3h$B>icaz?%LgP=E&RUcILmQ&McjIGtPt8
z(sbJA$6ixH<ZS=nKYulGuWG!AdbRK0w$ANxGQ09F?N&Xlcg4y}@Y1stVr5)q;r@97
ziY<i~4G#sp{Ay}<^vb<`*+DWo=HYf_@A_9Z|LL8XJ^S6ihw?j9OD@?mU+%TM5Orp5
z(o07NUW3}R?Tu%*&bKlyzb@Cb;CI{KY<=70=7J*E>?J-i#<pdZ`wA`Hjn2th*WTW9
zC!*Z`L;2(?)`C;1g_7wfPjD!ln~+c|w{=EzX65{vTlFtE8B*`o$3JV&pCa|9Hu{qK
z)H!ukxxZrOm)2KC?_c=vQ@cIuj%J1Q)j1#U@11tbtzzY_ZztEE(4S*cD8LxC_g%tw
z{e6wR)9zf)TfL`d1y5U>T#L2B?(_4kZ*r}Ev@Cb};)3pLF&;Wo-~W!vzHB7uwC}xi
zo8o>k-y4^28(W&PGMqkry1id+<+|{8cQ-b6_L+%qZtQ&ADn2iL%Du|xb7wPMyX;?I
zT2)n*S;@+<DZQwhyL<I&?YCvWe|+4P8TI#X?e6lohgyspmhbyBWlB@fD$}0c-rgP_
zcE=OW|DQaa>Gj}pPxQ?ddu?j7wyd`9QxcXo5}6#mEG|>cm~p=U*Cl}*Q*J%*j@2-F
zQ>&0_o%yxQ{IlyFkBN@8Z5M+Aj&fLAos>w;S-9Y0LfG|vd4HB3ohqC6vnc!Ik%QkB
z240x<ME!WeMF+Q4KjgOm|Jr<1%B}rSckR`LJth^=_MKTj_j5jbq@uxDU48Kh!=wZE
z&ExmAygH*}I`ie~uhY##?DNW0`nP;CINHFho3u8_L2enxmW4|h?lIb~&+H0aJY(7o
zv97ONt;?6cXlse^WcF}hUH`&!Qup$E8%r;xe)+B5w)EOpmA|JBwa&c88h>-=yE(}d
z&Q6&2vg&h6T`q6`x|4qOsbA|tcI6gi-&3iS(iXTrC1t<xT9<1Rr_5U-J;71f@paVN
z>X_f9wo8-$?a~iko2oqD{%%(M)eY-Dt$zY*(%AWHK5)<$f9&D8kbz-CV$XCnhJ=#U
z%nZiQzutVd>B6*5!EF+UR)nq3lelHfZGGA~y8ACfz{l*^nQ<)w3$Gkbn<gcznWs~7
zTkNsTzAJIUUaX!e#`^gSwoP;DWJ+B+Y46LpD>>U9ttr`H+vnS>!+RlssUel)XV`5O
zqZ<#T44j;@g%22SejLYt`0nGIb3EU=iL5ETFv;VTgwc%-(fGc_Prn`7w@#Bmp=Vu8
z)MwWh35SocD7Og)EqHLs&EQF5k}^9(lf|`pYBMBfc(LkDWJm~@lXchGcV$qUrZNMA
z<>6Oqj<IT$IXbK>3yd#hGAb;b5-_Xy>boN=FNhsfj`j+Y(V2Gl?{9Vng`TUz{&5R>
zy!3vbn)$PAQjw$Pr6}#S*8BK%+68&|L^fBlGgvXMzwWHq@;I{RW6a6e)!VO|Gx0QN
zUXyAG@XBnNuy2xBi%G_ki_1DT{G7b}l7Ra1@LyG2*JWk0Z`(36H?M8e7g}7nPN?jW
zoAs*p3-1{ncLbc6c}C(yMsp&=1F0pKBowcwdTLDy5#(Vz+8}Ukf>-FPb2CI5uO*5k
z^~7FRnKpA-&A(4e=hPYqB?LT4^SN%gXHPH3yzH*|6|ec19TN9SnzS?VQ``N&hq#To
zi_P3#f8E9#u)bYZ(qo<@!yNBCAzp)NverKi*kwt7tonWF<<@r-kDiQHJ9F>Pfxbtt
zR!Z#>n%2SKQ1YnEbeqhy&k=VD`{ZW*Yy9@Qcg|e-*IbHnckgbGj0lg+@d_wA#;}gV
zaluxm0)wY3eKeOzScIEiykTXv@&CKGCdtRXp8FVnZSe%=gX^!wG1jb=;yzHAdFR;-
z1t){gISd`mDT#H7$FJ>eaNzRfxD<5M>G9bc{=97mx8={iVP`0%Ywj|o%dtoBWyzzW
zlN)tsEh{Q5ed=%jYvcU?bN_c}yu5E8Bat(G+jrTzXDjt>{>0R0N-SaNad^35rcgtf
zy5ls>mN&ZTcba6^ZD(*OUdhPQq%)bT*`WE?KQ;yh1~*To;LD5FWhZ!<I0&%H?tgou
zEd1KJs<g{#($WjVKgc}xy4xPY#h|ft+gY94TYRzt&aeu!2r&6vNINNd!2ToGZ52T&
zS4}4-<pmNmdkmTb7p0!zZBFo&nk%x9Wp>WeTM^ky%44!c->#d%zFsFbBJ$}rU$02%
z<Sj1_do2j|jas`y-Mc%CQCVlIU&<sGt@uL=6q8dJ4x~vQK9IX^D%0_z79ok;IQauC
zhCGXp#<H2t4t)D&=8BCIC&Yy_&#{xeW47($YlnM9u}ljN9xK?ysQ03*x4Cy}&(a{4
z#~QiX3mFx<rhei$cqQrCzlnb>^`o<QbUk$To*$d3R_wiJdAHq<bL>;Egk&&0U|>t-
zSZv{G+*kbQ2q!~8l>LWgzxUT2+x_`#In%Mq^VNSk)o;BmGn@UlP4nZy@;^7c+xg$$
z*mrl^|IS$#?uOR=+xdKR>z->~9Dy%RK8v})a3&#yNsU9sf$fr0Hlr6){1lsjj)PUQ
z(|=v~apOYO-z^g!)xNL3|Nr;y{hwF=|7dR(EqZ+8?p>#|wcq+JfBf`+<>^EJFIUWK
zHw^S@b$sx<PH+0_w=ZvQOn&}-iSd2cDPdk(4jXp<ao|vFN$^>>``xeUeDdo;SI;Rv
zw{!a0UF*0R&bocR{p(+h-uz{p$HL<C^%q7i{d(uln(3!?^?$Loe!LiXRNryQK^Lp5
zixzKaG+Vp3vt5VTbEPVq!kUM_omRzMGhE|%|N8ttPnJ&;n|?^+2*=9x-Rqng`fDBv
zE-l>|u;cHy`blX8pU-ZWvHB7u;5z@uljZv&4|5&<Fum?+IER|Eb8~$CoQXOLzCPBz
ztB%I~{dDme|GjEvhLTCoe3BD)^-c;YEuXnSM10rHDe-T%WWQcHd+DnD;#$U5PZiN4
z8@V2HFa~)|%YE@~QNzVwK{>P1lt1M%EM*W>knmi&z3eShgImb%h<1Z3N>^9EPMUjQ
z?O|UAjVWHWk{4Rmm_AkaU%9yd&&llddw;jTub+NRO7TSMMjyqFDTxo(gfcWNnthm~
zaNYFj6?>H3I4qa#y?#|X)B9(m-zNschAS`iT*Q2G&)WY~+F9KnVD;PCTvz5_kf->|
z8w_SMy<C1Aa+O{qx^Lg?NiL@r)>u{@HhuYX)|`3FOGM(_rb}^T_gWcW7GM8!-`|d;
z!=*cxHCU~>Iq~d-skYZ9U){z1&|6lrk4I!<Dnmn<*(H_<m#orz%T8+?-B$SP$xPWD
z%(GZDa^&nM$L~8Rp)t#v{q#-65Bkbe7%nLkuj~I*+iWaiI!k(6?#yK?mt2WT?$JFZ
z(4^97Ud-Go5S4wrEao;_gNbLwtZmV6TYvt1I(4dU^tO`HQpvWHJh$%O=V#blT&yo^
zr&Ynl&~wRxi(kI(WLeDVlzsO(n<q@ro>V2!^0sVufX<J(ev_62iX=J3PR}}4_n`5;
zy_vc3_FXyxI=cGo*;gA6HXeJmYs#jp8Chv(*I#d07NgDma9P;w-8@@DBp$9kT6kSY
z>By98ryHx5RoR72O7byaYUnmL7OwVE?e?jxUHns*!QlRyocB^!gIt=J9Tu^;?YMt-
zcaN89SXg+p^ud6-1F01o)_bJu<$BcluKS)H%$U_B!T2s&(qEEmv#8wq4vkBf7#=YS
zuz1CvoR_2NC&+X`B9ZGBLyiKI%W=;+3njaSSUM7$w(2BYnh=ooEK6k0+O;w-WN*nV
zKmGRB(zLaz!VJ+_Z;vku<K5)yu9cZ&m0(qOW#tKt2jSNeWR!|H#C6UuNNZm`rJE^H
z?a;C7Vy0d*Yo?iGDH#fy8fL0}+-@2i`&8@xnNZ%>TH!lSiORTWDwVcYN36Re!s=C%
zmci>EKZ{+#UCV{hD&+MVuj7Yz@_gQs&g|r`cY@FVp3S}Dy9dtkD2v9+uIyacWU1E~
z{Ct+*vX-q&_ie3r*m7vcyYL|Wphahl)u!jql!%P#jz8wzFyYXItg{=}eYH-kW>ucn
zl&Um2>GTCQ1*OISD>eqr6w?HU1&+;p93M=V$}EVs+`UrWeTU1>iF5BBW^;6HGMz5J
zbH|^G)YeCv&g!hWaMI<@+Z(LO0m^3E=M^m5&$ULo_-&R#O-KR<r%=$F88OnLi#xY3
zi+ZXlq`+nsx9#@3a}q5jKUYmiTr#nMVZsh=$B5;5({JYnD=nR{X=<azvS#g|{hAlW
z!)C9WaLLT?gP-2)!klX_wXO;01@C#fOxN~$uLX}`Px_x13zhxrGhI7_($2bNOQ^V7
z>IpbXDNHV(AlNpAL$CdFoWd5S2MuR>rmmXCAKNv-V(P}kfYSm&N-ZlLh1N+0Nlw#T
z8se3?(v-=K!;s_Pj_ZoA*GBctUaU83{hIy%W<?)&Uw5TyNs#@ypWIV<yF2QZaixVA
zJPfaUrPh{sY4gm+=7`#-FLwri-N0wjH%rx%V=fCr>d&<qx4y4CXqGq0AV~7i0@mW!
zw;uIm_1x~%*~l#&DDrW`rO5jq7VUexI3bYtLGj-o>F1T0)>pp0wogVc;>W&~cfH%K
zLSAmTC8cG-;cPjb-)Wwsg7q9Fofes$H@~V?TYF3E%f;6&wA}lp;@5%oe2f#W+im#$
zM4O*=q9^C0Xoi@}8WuO>+_zost=e;H_0zoblA6a0opQGc#R#=VzrD9-TcV-4_e35m
z85`vXU5Xocnx#CFTzKXzF$#R};7$MkZ?`9;Z=Un{#bNc^F{eUq9h+KG%)%gHz|=JH
z+ATAUWkH&AuRT6Hp=kY!sCB278F3s9N)Bt15mFWrOiMbQHhcTGH=R$D<897bO$?Em
zx|jXlXQ}gxP4BU-^l7`E^^gDm3G0*@X3`TczEJ3@d=X!MTXz4C#)<v^mLLD^<Fzwt
zVrQ5Z&n1;-VTzYMmmXWPE#~!hjtqgsS#B}hty`ycc5Hq3TF#*(V_`%00@>$9Vc`ci
zah?ciDoB0uJ2!UAQeQ)70TbuzS|_G7FncsFUCG<`%;WgV<^xxxcC>_WI7B2aWeD0B
z*|PM@^<#PrP7R!9TaV3QP~$Pt=-sO1#Mm%>vnYeIMfieKDRK9<`OewAG4<}lw08j-
z=XXs1?h((Ke|le^VE*)DUa$Q=R4^ZJ3t)>XnQ=DM=jRRCY8ms%((-pAORA$gtu~fL
zvCrAzqy6CwkMa$ND}FQ9noK+8Ta~-{yr~Y0#`8%_j=xK|GQ}WKi06(92LpdZ)y^|k
zLOH^b9E#G@ZE8+myFPPD0*m_U^v){`4=h}?bzM$x>guwb{B-4B=iNdp%fF@l|MkQ@
zye4(Vi_86Wd`#M_*+nM4zWCF(SAY7+Ej9JU2D5tZ6`!|_w-0|_wDWKEw>>3aR-C+1
z|Np}Kzt8G_^{&saeX+3J?(0i`<^xN;@6QnGFnDuwYv_rF<#RqaB;2__TURu9&M^-r
z1_rjd8Il^3nJfxIxzjqI%__=`TC#rs>8&45C2id#vFCm5{?FI8?=MWKc(cFmgS~w9
z&m-GT24*c%`ITok>EHK2FYl9rPJOSdZsyp{KcBWa=;V9f{C(8{PMV9oa?|E!DY6{u
z_`D@<{nJf1HFzegsJ3`$UcY{AU-RA;<;V9<ZuZx=-CFhTk1N++mg$!m5*P9$r5If?
z6F4Mg($U4jbSV6YY3h<fl?|-|Og#+A4lKWZas6BqnQtn!wsp$v<$m)2-`uaCmN0?K
zr}^fzt2yNi2U2t%?%BSY+hE>|89#o_+w+k3`=4*`|M-P({IR_LTl)XE&HI1z{@wF?
zUNxU=)yvtx&(Ba?dVo!WZ};=-amIU0cP}nq?(#ILY>D0T>*AA(8t)ku7N09xoO01{
zPWRc~<Jsb&?Xz!`tU0KV$#1oLk=(5F&$soz*GN$lUK!@RVX0qm?y*ZB-qzf_dP3*M
z19giptj3*=-cxpH_(r|f3`j{_vcd1xp|n<)BkLXuHgFs`GpWzDiR*N(rmM|2;r(*?
zTNu<u=IALqz54TOqICOvvkld!r@cA)R7`MJ#@Ewni*~;8Sh21xN^`BulU=v2pRnTG
zG(B^7MdCXBp58UmPi0R_tx%q^Bi}sVJ!!9K{liv4pIsXK`%1J{Z#BLZ`h)+wlAFV-
zTSZ^5+^;`b{VXZ5mUrc+jQawot-BZgFRc6*=E1$?_Y?k}d;5w{Fzx+l9`AaA@u`uD
zpz_JAX3-c2t_ciNCM{H4{HC+)iTwUK(YtswR!^Plda~x$M5iRTHSgYhTJX}>d0K9B
zil~XM(#>5lZ?#0ZXYNz+WMmLd3RpEI$m`~|y^>iIm%MytI`z}34QIu>gR+j7-tlqM
zW@VU`sl>u&JVj(ifTpVi8(Z=efzxFgifhAyH9c3%JuS|0%yZT!6V`^7;`5(B{gm;)
zoMRTf_G;SmXUC2o6PmE|;=|YNZQnjvi2Zr<=gpVmcCGAe*TZ*jWUR~ybeZV<rcGXS
zvnA`PWs40}nzYZHc-l8F-%M6Gb;ZrcX|EXLt~PVNNDTcDY<J!1bKSYQt9yH=*B70)
zm09^*%+KF^(QbENxn=V<=PpiMd%EIOf&80STX{d-sH)bzEc<cm$+X(^@bB}KUN0*<
z@K`plygz%Di_*FpQEpw!8M(PeAyX`LmAI!|a0pH+QV>dHy`i{7%|%R^%O-G6ww%&Z
z2lojPxl6ZNY`<8ix=Kn#IMXcSS?-#NAA;YW-#UA}ysZ8Y+08So16N+Zl-l+|p^$T#
z<^JGrT{C&C?>(5vqjWD(z)K}bb>##O#o1P|S4tyN1X7qcT5UWOt;CS_K=J(9Oi$~T
zE_n^Rcg>i5_0_7T(y8^f;ihX=$2`>v-(bMl;NjhGbYO;1O3)I<xRv@c>&&)QDECdx
zRL@=+raLw2)2UD0=O?!=P~BR_!PIc{>Z_$!Q)jRQSoQswHN~eZPWg2J6GPfHyBmAE
zPoFpwb=J%J^4qDWpU!hLoi=fb14jzaoW!uk8BzhU-0>foCJ6<sDsisyo_(WKvuf(K
z7O$0ohoq$+O7h)R-9E!yb-LW<TV9DRPMR@UqLS~<K2<v<!tl%MnUnRs*e&Nx1lb}4
z_qeRMl2!cm+{T%mOIcUwJrZ&(JI27!6VQJA^;x%7T`^j22F?PWip=*FL>QV{&i~{U
zp1nFK-*lz?(Vj_Lr}h?IJiW_rXGDQ$QH-%i@Y=}3{6Pn|e=ohRtT)A`>Iuiu>uiBB
z8c(Fxrd|9hAinYfo2%w@C$G!PL<+WEe5tjAVM2N4{RZ_GkKjZJpQ3qRWv&~Aty-%w
z_35PSD3M^M1%e6}7Oabyn#seVJRz#&`KejU>jWg)ZsxS9NA7)))>h=&tg!TpoAC?X
z)S`Ke0*nsF4sbL`R+Mh7eRSs2b9qaf(|i9VP2=cJXfkwc;5p2+cCpITiBb7^9S1jE
zTCn99!?es9lH9^`&Ze~rscmHpSsS<AhnvA_;f(ofZ9gsD99jPO($kmotG>@RW_vT^
z%uTgqFUc#t!Rw~<ImI~$H0z13opvGW)yIv2E(OcX%a2Q!^Y#9}^ddsD>s-XL$Fg%I
zbV|=Mxv_BlbUOY1iSe~tMVlYo%GB}RvZ3_0$E>2$M(597iBaBcP%pVLI?8eD_T}}W
zYxOj9wN+bBNvQZ7ExMyMVbAkRCa$fMzMh-Ee|7pQae-gm_y3+Tj;}g*>2a;3bK%b{
z!E0$xuP+m=T0U1}p<$DQYgA^-#F?elRlAttJ=Phx8Ttq7=K5@Dy0HI~R{Yvu^M5{h
zEId;%Yr)O1x4!T9sk++mI4g$SGp>6%{h#yub9D!PEU*7`{Z3Zd`)Mc3|2)i%-Fs}`
zZMAQAY-IOrIU=E#?A@sKOn2p1FZGuNPbJqZUmak?z|e7&XXOk}O^>6YlUB@oXTzYt
z<Mq<Qi<{MY`eu!z9S_zO#W9=Dbkw{SCH_h5;EKoYjq|5{W@89w6Fg=!HSomF3liRI
zOXqO32p$v>aH_cc>YqIG?>JLl<tYpeLE%zMLNb*Y8*?{%nHu<d=^SHpRDW4gv0T|~
zkr;zP62l6OFgB;#ztpQYFYcb(lDO+))a-S8Hf)?$V!_HV`xd+Ux94S|uM&;3zjG|T
z%{gbSlj3=%HQ}O{7Wif<%`LH-8=-ajXxk!&3x2ma`wbXxEAli7%#wJpyfHw4`(?lr
zse(GgyG98)SB?fueEZHYPj+Xj?ggiX?)}HYrZGBLy8m&RA3NLDxVS5S&ZeB~f+H{9
zN_n{cdDbbd{PR)qa_5wpRt*AMeK#;H*uTBJa_gckYz)moYq!4M_50h~-))}x@AvK1
zm$jW$Q1|J|$^49}cR$5HY`+n<Y-^a;*4u9nHa2Pmtu0#}m7G2GtIgApY-wgc2ko^<
zybMRo1pR)rnN(*~vV^Cx8fy2Y*8DguKX1mJy}JVc-+8`YKy7MSb>8!JCwFoeJ3BMq
z&+7VT-+Rr<SJ<f|QA*<BtE#P=cKteIe7<h|ug`Z6ZSisH2=d}ud3CDORFkLm-!}HM
z?&D{0>Uj4q@A9T+vvpe@+`hU&Ok8}*q_qdwS*^dnDR}!Yyf040N$QC1lS5?}G*cNw
zwq&oeaB_8LJZRJvy2kMMj7GNw92ryA>FILo$sSKhi_6+xb#&et58;_hY&<QGMrcgs
z;$z6(`f6_Zou9n6JHOq^mOZ^HFDIcTEj|7C@#FEim!kaV&;FO5pLufU+teLh3=Uj#
zPYN{$tYmf8;96`j#a8&4Y4h*mFf+g3GKXcgmYkonKV-FP!-NT$_s-ql`1;#x_4SMm
zJu@fXSjjr|xt`;3@gqvMd&?$yoL{<jn-T{PGb`tplBvmpw@ys(Dq5#`tgW?iQCg_!
zBQb^mpV>@vXZZhSI};b2zBwn@ZQ+a}Rpy13PG(JEE8=42?JJaEc(88c?e}v{bfz6X
z!pu3_vtGGbtijFV!a}AE4$`w?U22#Lo<HfleEojy>aNQ3|K?_^pWk>gj-f+8Ty(cb
z$<4snhxcobO6Y9b<euAXAZ_qU>gC?I>U9_PKP&n={lCaX)0<oj2@7I=oh<(^60@Iy
zh5y}cCWfd};`6Jj<Y%)RvS_d}%;jKU@NK;6Q035((Pr{qrF*MP#R5~On1no!^IFv=
z$tzp9H7yD}(iwRiHZ}iw_ikO<>U*7sVk|em+`Mip-(e2n9P7MepBWsyURv~JMh425
zO8GiWP&s+()TZ3qtu^;f|4nXGPv#NkVhG|mSgAKVSgYgEg3B+T6j|=SEEuD}aQ?GY
zFPl?`QJCIThA%gb(-&*(`g$!|KX%ub8_E6e?r;A;>os3n<{T}9m8k-++t&X6#3c7`
zwSVenHpLy+GI-wISv_^uiD$Edo^Tj4v_@qzWCg6e(s`_?SO1oV{TcQZ3M-e!xI8+0
zL#c;*>7SLtt0k|W;D7RJV$_Q(K{K;ft~mND$3QSoYhwDcsawtFw+jC(GWN-N#^i8v
zv00+06bEazuH}P-^Qn?KTx(mWX*cl)hA165%r^N%xWX1M(>}*^gL4ToN-2phjR68)
z!orCxT$)Y3Z5jtpyWTtrTMNKZnmk!>@j?$a<#<L`9){c9wO-AUXBZDu6mANcxm&_q
zc*%@QQ7?1OIZ3$QS>MU<c#6`c-h+pHekiJ`OyW^~c$|?zphe)=0)=Z{nF$gt^MAdq
zh~;p2kf5@2+Wk+Z|Fpt?-iNQlm|k%w{aJ;QxKO=&<%(%p&RV)6N8e3QZ{8Bc8NN-7
z>urR{its}_y^b(4B)<;1@Z-!GufD*gR@`rwMi(nPNB&Mxw|n^Oc671G#Q8Ei60;S9
zrxuw$+?(h3@{RY`a}Ebnz3y92vJSaB!_&GyCT@5Bn&moIcY7cHzi)4m<yS$WyDs}z
zUdcE3oG-SYscXp>HAV?fU4!crlsY=@30U3r)O6h<*5X~bb7lvx*S{x^!mp_QJ1G6W
zT*CIoT){hk|9sL8daZQQ*XkU<e@^GpnzV&MytmnZA3Mf<F8A)Uq~|NHum&gJKEoO#
zo8KBLcK42z$WhMJoT98(I&Z_So}1a*+j`^1<!(Q7sp`{VCl1$MyL0i|uZ(bW@qerG
z-IzR2tm)=mB^^}Ky7#bgjGV)PTL%?Rui83I^vavwgAZj7Pg$_PrsCNP?dNsxmcPGy
z%XwRhasK{??)yHS;l7#{G<n+5lMZv*zB*)h1igK>Ms3^f#VUTR{;gLt&W9a(%ba)7
zVg1ecx?fAfRxt9PFz_pTx6e_nPDEKP^oe@hHJ>CsK`$XilcM5jlM9^`vjdCDLV2f`
z9(hr^{&w}NFEji9o%gSpSN>Udd*9t)A+Dq|bAwjT3R~S-l+mXBW9|P>7VJ}$rX(FQ
z^jKcbps1HJzjsYm`nrX?W3Gh!G}tfSzUiU*F{!K`t)>_2vhSB<{yn|iZ~vLun=*Fa
z-~QUM$tY6z?EG!*hcs*q_ZHr_SX!|pp)6U$A}%KWU8$$B;M<U^iHd=?s%IpQ&3F*A
zT|3-5Qr3Md?-kpEZ99K$w*T^ekxP_B<27O7REC6Wx-*i3rq%Ml`TJ_V-KFgBc{+<v
zDu(~sxZD2sPjxwMi+jD*>vlh0%YLP5`Bg6Y|Lwt?AJ5s|o>%|P>HoQZw(p*tHeVZ8
z_wQ&;!rFYDx98<6-ZJ0TmyL{x{IYoJw-+A&*6#n$9JT7)nOo_0pN@R?mw&tI*95Uu
z%n~AOEt(g3GMTmAR1PxC3f!|vD1c$|4e`D+@AuStl`M+?`7-{;kNP?-QKz=-2o?7C
zdk(+;7FScGc5p>;mf-BR(!^AA=>Rq_p{>l%4?S%&4$!!Ap=z=1=D6DH_o@#+Wixyk
zahRj$QTO!oRr_E5yOICZEqnF#DQn#|7qLa=E}gL{%{o)<mR5Rq<Z9urr&-Nb%fu{m
z0yu<NSDK~dDV(3-s5!~Y+<K1~n+5yKdpg@@I%)V!NxnGo;Jz8!>rCA`Qe<}@UuMX(
zbPJQygz$n-g%|S79ktJVx$t5}^2VjDZfm6&+}a!+GbeUwue!HvPOIUejsy|aOPeAW
zJ~45gcy<HJ<#ikHM5V4}R@*xBfzXa463;g+Q$64$a7=$?N85`8z3s1jqq&#=nR&<k
z-1<Yd*7nC{Tr^Sd=I$?xoKm(ah&4vg>6hM>bDy5H?mTtobZJQn^Jj@lvyVZkORCly
z`zs{Q(0j7W>t)gut<1G7Yxzw-p4T&Z9cmkqeZ_m54nxVcZ7Ig)><1S<eRlD=^aa5c
z0SPLBe-o?jH*Vik_xmnGLB_B8KZiexU)vO>*v@!>^?-!kmoNVp1o3{GExoxg@7vD%
zd%owft(kG#N?^{+n3aF7#n(h>^UhZL{=dX;TF|*OXZCzuoB#XS%U^%r*Z-gY_vd`=
zrSogQS)Q{@esgu%ak=_ALX)^Y{{Daey|1q?BZFH;u!wTY--GjOd^mSn*}FS_nVNCO
z@AT0*$=eir%}%dh!Dy2Gq0BBa(=vI+at4+sv$VwBr?0ZqPu~0ddHv7lbsx8H_j&vG
z!u#5S%B6m~AB*jO*Na!TnOk*!wJi!fE|J`0zFj%7rS-w=qVwOEncugqu{ZE#HZ!jd
zVk?}pBy;!OQz<bGzDKp5%}Mr=SUm4};lK08=hbKnCFEEB{$Kj)$elN5F7@w!Eq;EU
z?e_=G`M=+O-_NhSB_`9{d`{!1h}_C$TiRbPa}rtf^TrF!4RiFB6@?V!j5bFI9`BsH
zK=ieT!C{vKIh%^ZvgLc{xeL}@R^3tYago5I!}9-{^DX)e_r34U|8wU4zqOZsb@$hN
z+-v{)Uij=jS?g;#TNx4-tbd<=@3Zm$AA&808wD3RZCl|uf31yM(UE?AF`Z`{b9W!#
zQ~ccY(@~$N{$1P3&pw&&wJ_<Y(pr|oa~8cQo2R$i<a&>=p4EcC-diUhzjkg;&cmoh
zj*Ta$GFqLBSyxh{>S20ep@ZOp;H|g*E?PAu>bw3znds;qw%=>Fp8i*G??vfd?yF0K
zmYJXblAC<&D6izL9dSir7VIHqzBkq%Tl86fS##X&#M0USoMm5~x2Xu;e&g<U=H7_V
z{<(Yqo~sVOt?w<cv{X+i{+^Snmth=J?6s3+N3<Gh0%oqeUvGC~+hL6zOWEUv=gJpX
zeGc4u_s@;+4R5Y%HGA}g?EbpY-{k-7UUs)P*ZXEZw!Jx9ZR62B*~iV;ww>B4YIRSU
z(KTk<jyEq)pLRJh`SZnxH($-KPnDn8aGIgY^GC4P`maxIniZclXfSGQU1IX0VBxfz
z+n;jY{8^X9^hf{OJ)2vb*R1+{=l7iA=f7vSn;)yzzt?T3tgQ5WA`6qTr@$n~kQ5D9
z#|zt*Y~7;ct$RB3Zs^{ei+bJD^fXxtHBK|BC|*o4@HCpN^1Me=IeFgwKeOAd=OuoZ
zpQv<8ME7vinow=K|9{&)|9)HhKI-?quY1$$&3_)7&!4sP=vtHMi*vsDsH?I|G;VCn
z_nUq49=CYb_7LyQ#dUivP6;zGFMN9au!Ub#VEQ2+&&4_S@9nv<?bJLajxNV_MMW1f
zMR*=9{Cxa=T-EcmEBaQA=7GCz#ClF;VOSkEV}IGp8y|(;vh`fFLUz9SB$KQe_<&<`
zm{|x%pp{rp>NGRfz}d6*ncOItbyWGef7#O?r{j0lXa2r)WZKW8M{|pNcRH@Gy?p4=
z$C;dqPe@GPy=BegU8gJ4yyk2VwMxF}oI2N(&CT<q7~{;YEx+d8+ss<hWg32Zp5O94
zZaQaod7k_HPx$hml4=9d-rX~I%`h#WqNcY*h#_g_^eXZD89VK_l$MFkIKJUwByavM
zGh5AqDcUciAI@IBr1<5bQ!D-^{ohq&aNqay{JVdd`(v$s|Gc+UX>(dY=v}79T1&~>
zJx0prDIqC)n(}6?WSC*-qo^#vQsZKyc<Q8*h|1Z2Zk}?oQ~rocZhU&<*0U?y=5^M8
zagP(c^(!a;&&smx4=cax`u@B1Hvi9O@x}Llo=RWk{aA%(eun6}wc__JjPL(Caw$G`
z|D=?c>rUPI+S}Rpy0^&cnthq(Yn$u4wuKxxaH`vQ@9citEalyazhe)_%<bCbesHG1
zN!OcaKmU`Q`tG`E!?W$7Yt|J_tv?dV3!XIcz7sj`$AM##%?G!n&VAYA?LF<>1nZ>m
zog4RFVQA=0(V6hHjqQ>^{mXk(8qTf$(|VABp{BUb)IY7{@hSHnL!~o4_jVd&a@*YX
zpBHPrUG96Zt~gg|OY6^|h|dYPbl0s;DYcPVb~ZEoj84cpd7Ze$kD6qs<UVgpD^_u>
z)irQwGvt;?KEsgl;E)14+X1uCu!kBgy$xdN3|6LAMmJxc`_*?V<mAThzGrOrRX#hq
z!}N97_iJg433E<A4NR}Rl53S%nzrm=_`MxZpY7jK6UNlDwP(qu8KFf@bFIsxVsygP
zPv;q&x_UIRWYhjaJ6ZNKMlOwebvHC0{S-F4TG%n!>dX2q;W2)X-{xhSO0Pfd@nT7Y
zmdIiW#;%3e<&QSJxOL|d2Sb}f*3XaoEB^d_UwgEL|NFio&G0W1?SHF;Y-gJ{`N+&v
zV|N9HFTs-{`<#R)PFi(Wdi~n|^7Aah!mZWscD6@~o3+iHr|08up1*q;58HgZiaLv)
zDJG4ZI3{$|+<&%BRnU6xMwU-D-!HD8Tk-n!_b{89tEZ=%IMf?_uqodZ$;NPSL7b-b
zw(O1^HwJ@q4w*q7Y%?8|sxrlSnGDso<=wr+A;C~`EBSiia;JyY-@@hUDl!un?OVIY
z;;F7q-s|t}N0SN@UtgQOZY86G`XzP$dHl@*r`}wddC$~()$Q%!`8zBBec5?=v#~M5
z1FmgWFSIpJFHPEG8L@(W^5v!OX2+~``YgpFeq6n}S-<*d?$SlcyRV7c{W`+kKX02(
zAH!bV!{7g&v7epQwmbjMr9YQDr@k<{Fm+>3!TG)0Wh<_p?Y5TM+R3zehu>3U{`qm%
z*Sk|qq}1E_*7?1k$*1OR|Ff8#Z%^6%o6FCepZa(1^|G}Gc2*P|Wq5nb`s1tl^{ppG
z1tfCc?fAXx=+BoyrV?A-{A=HZOp;VEx~1?u<3U%qB*T{K%Hl)99B;RNOrCGG=kG7w
zcOjX#*LMH^V;|vP_q1f{w%q->*@e%qT;`X#E93U{<b-N7hLpg2%M0ze7!N2bEM;ui
zE!H@5({g>eJvQ}+#ol$4?|I&C|9PkIb=}<G6U*;$FqEm@u(*9rl`)euWVS}k3)d3@
z99DC8n0jQLy^yFsGw>#BdD*gswe8|EZA(Nno!9y;nW7`oeYLB<!|U?R&ub5qPc@5N
zw@S4>&FF)ynQf?b`L3yIMkh;NbVptM_V=YtHj{(M^RKJsFYRLBI3c0n93<Vx(8H*d
zd_cna+`2dSJ~Kc28MgBgYojX5=7TLq1sJSsS$BFEiypW1eC%4Ox#HNpQ$HC~taRI+
z&QANjer;^cyP4_x3${$)eY$tIXhSadbPgUzMIKAxom1x5eA}$9XJ@>vIPO6+PnGjY
zla!g6Vmrh{PTmldOP?dc=rk)})+^z?_vVVu(D8YHciZy?Hg{yVPieFM_FjAU!b!HN
zQ@Ssx2hG~i`u_L9?fO@~9jz?+^6BGqf4QJjJ6tEmXLbZ`S=w;<^S5UwmaN>!vP(~o
z|6K0s`-f&;%`Dw^=A2B$(Z>A1Y43MFpO^pZ-<2y@&YIu-a^>>*D_T$8<!ZmYR=(#q
z->&xE8OfDjzg)R;e$V^bp1;YHzwWPmG4cHWv(3@V)qS6>Su<awy=?j2%+)E&IQ?d3
z8byXTpPG?A=cU?>)r$^&;+6H*u_$=?XzAH&CranMe0g(mJAZlA<NA;K^)Hj<e?Rzj
z?AN0p;|;pD|I}l%_dPdg+xE8L9H+*4<I~&3#l^+N#LmsN{{ENqMRkiR%X6FaMZB{V
zH|w1K{<muHzg^e&|2xfZD{_3};~kOHlovhTaerL{D?@Q{ar(JAk$1M`=5DS2cxkDB
z?IU4p@%o?FZs-60^Zeh9%`>iXWd)a3PIFsg5|R4scJR%r@UKRJDP_G2TQ73773K>p
zOzzxzRwYz=>90Tjdq2<3|NBt>S6OrAaqD~k?%RLt43emO_0PY4aog9K=j{#%=z8yY
z`!@go^!<NM|6lx6{r~#qyXPKUtiJEt{ym@k7&6$VM%}e4HL@#o@xOlDw6OB^HQhox
zCl-4iwOPTb`&k&~+kd$btZz4~AY|VKGj@YHibZFNop%PhRff&TI>%z<(6&NkZl?Ub
zn>ANM5+Cl`nd|;Fv(3QvY3}Ux)9!RV_sQ)E)8}o-*^raM(_`YaXNi9CL8tlOCDc})
zt9@o*VS4N|^S=Yd^^p><vbn4qdW<&N-h1<P((AG}8=UXoIB`t$fvm{pDdrda7&ocB
zOF15XihW&URiak-feS|>Z@nrw(;A^{dUBPu&wrV&(_8NC{}InW|Iv?I^<U>bD&-Da
z%+SbSI`_GyfT~yh%ZKe=^|d8wrqZRq`(B;tRFaVHQ7oFZChz*;rrh2lS1q?`Og|OE
zFBQ*zmlUj3e13I2Z~bqX4=g<`D`M~6VreK@YHn~?$<oDH#Cg*74zIlF%%`_mH@~}9
zaIidv;ltks!?Y73To0c-NzpUDUG&HzH-DQ%(v+hMrF+^oKCX&-YJAz4W6gsKack|@
zuU}`*%H@d`KI*2b;pclkXN#4VzpecPrzze?^R{2lEZ<_d?)kJXSB8R?%ie7}LzX&u
zYVO>&ZCn2Pd!PROog1gG(IS3se*L=>8|U6GzxREYd06wN2W1j0r?sW`1?yDYdwKE2
ztPAy4a#MGNKUFf-VqDBy*yehCUtZF}SJ#c+#&r3v`t(>?Mn#$JjHr)+*_lgE>$c3}
z%bxb))QY>3{y(4Ik(j-4<0-+7H*<8R?NI+v6K;F|o=>RV)0`hC%1oaB35xjat$I7w
z+uc1nJ>JavJ*S<Z#crwKS(EdBa<{rEy!a9@SL(a}sftP6Oq&^eQkJNESa+s@f$ao`
z1iKo82$$e42bPsryn1<5kGQu;Ud(=f&pfmtkS*Q)SwwxY_q(#kovZqPOFc8ae!s+S
z*N%z(OU)P>=InjO{$A>}8N*pIb?-ighVIudkCt4xIP>j|@NL1<W$FtP52h`8)W-0j
zpseD8al__ApDfo;z7zcGpM`qd(|WaaSrMS^$#F?`JhdwQ7iY<Qk@@L#{f>#@amhCt
zt!C*A6JBqaoz{5Z@!@saR}?0990)XVEPYy`+gDrvo8#<>`4Q5~->SSn<&<|f!T6e|
zvB$%T^Hobi_pdNiyfy7=j#}OtBascecNJTHmwUTKUvARxRa5_N{m?EZerny-Efx$V
zCN?FOa)Fvkkp{X91_}%f2MhujSWd(qW94q!`s|g(MVG%i+;d&mezM<tVV5>v{PuuZ
z99-*XR^PpI^J?zoU~~V+o$p>$*jFwSj-RHcm{+}Fv(&p4ZRwMqd8`U3U}9!ix1ror
zJoa31veL?`%(@ln`)}y0Mm(FgKhxk=&+_Hm<@#?fq(vXy%9v2OWd1Gz`R=cLTP#;|
zKYBlBwM}Q%=D?kMuIchT(wKZkTeb1Nrzm6Z&WO-!3&d-GY*w#-*j^SUGiQI^zqYNv
z|NZ*;d1}-4yp2(!R-Hau<K#-r=WgA2<E&)X{hKUh{|}x|X^qaiw<+Ro(4N=r>jIBB
zaSJvuEOJ~V%Gx*8cyel2aoUoN62%Ok3WdHtHYku<`2A1ucXR2NYt8ROd_K~DXY<>y
z?9+mlYQMW5D}EzOL_U1y8Qxt?+<hBUpJW(r(@pIWl<AO}cD?lb<Ne?CW*^un!LaAy
zvS+8iUz=~W<sW<f&l3+Fe;-s<cm2AHQ~v#q+Sg~dpV{5S>|lQOHmB{6A2*Nd&t32D
zyGHG1`n>q1QH7Vx%lDVw|90@wHm`?&42;|MeJMG;`i)et5kpyB>W6Im^5@L;pL#ZJ
z)V5ujn0dMO^W4u_Thm#r|F3jzKDXh>osKWRil;yRyL{2>ZC6<C7=*{znct3h>mtr|
zXlve%+QyC(6DIDeFZ%n!S-sD$WMfKCf!0j9y&qOCF3YdEE&aW!_tCk%!Pf61N^EYc
zMA~_@&71oxEb)C#;>MFU(yYb|yT9k%wDdYDF?Z#1zO}sPw^<lD94>xv$v~-%qhp$3
zhL3$H%dZQa#`FJw2+!Y@ys++VPU`tHd%b;EzhFGPM?5x0y7WxPb@91H2}Mi0<JvS1
z7Ni6SWpr*aHR-stBu~Qb(@ybvg_3D`@ppbFo4>Dqp8NM|UFEu4@o(cT_I$eT-Z$;$
znS}>;W|zOy3;R2>^;YNk`75RzzGpCZmG~C5)6XL3SkFsc@~!5ymX)M4!<+4o9~!*g
za!gGy@#H66mDH-a7VnnabV%EI>DGrB|BzV48zpz`e>cgMJ}zykvegio>yVIf(<Ovc
zhe1L;DE$=E28&6CQIgFJE<6Vrj1*WNE!lePWowdv)zV4K3<)RFZs^=Nn`GL3d*Y+3
zS*FGtr1-OYx9;8X{>H?`mHqSLYQIg}89mdq{`S4{sNUPR7O!```r=T*Rl&Oal8-I|
z2He_HVx+cAy*P8V9_z25ekN|&#zk4m4n7;am!4gDs_)ghou9;*c5N;zJ`&wO=MG2A
zynbhwZ2_@0?wMt?_m=MbE<R1Q?$5gIOb32m+Zi{jW8NIYEu}$s4C}AodpW!7UCb8C
zypq}L=T#c-*ULY8-0#bD#s?=qFV2mQ+nN99*w-6dl)vaKe~_>-MDAr^WB1|Z*1=2P
z@A?1k>-ze?!T$D_Gt2+I=(qb-%KLhM&6EBm*A~9t|FSp#$A7K}h6yf@Gp0P#G`=)z
zg|6t~gVW_>cRt>x;F`Sqz^pUcMgcCHRvRmHCKxYQjJRb{wCMK%asSMOLtpRx_kJ(m
z^T~L*ztqfcw`3XT7)@R_Q}@t&i@ERFl!|0#7tdQZGf0c$(9WGZU$5K!@3+vI?*g~C
zO?)V7ujA|%afrX!YiZH#wcBleKAHUZ<Be@=FJ>IE+?=cJ8+>m6-rc{1-Tm0gKCIgP
zj(hE=(%;`*@+%jMTg3l6<vi2SD3HJACF|{TX|r8t@_D;n3DvXKe#gf*O_zN^j(}(i
zbHr|*_`kPQy?2~_6|!W`MGJYp#qSkvhRa$Av^`9)u`7D<;reaPt=H<muJo5uGWyc?
z``vG`)7+a3H@ExEk+&=TIQh2vy^xPw>vulgyZZ6jtJk{DwrZK1Kh~MPw#4eq)<w!|
z+ocu7?w-1^>&n-)jZB+ZI6|a2d?Gfe#mp#LF{LX_pzp>dTj6rm4ganjRPJ1ME@Sb|
ztI2CV&XUd7FWqnTZtM1QSMzS|-x|4wf64bZw|>6MQu5lyx?}yJhz(1{^m>a<N>0<7
zeErSLc;UY#mo*k_YPeo$eLcLm;PBer;_L5PO<i^I<X8RL(yxcCHrzZqw_(N`p`(Xi
zD?~9Yzp!dTp29KPj=hW1x$}1kG91}g*(P9L*Hsce!8PZM)Y(({cdYNcm}^^ZX0vJ2
z&Q1HwwC}XGh4Q9WyGRQfoium*`D{T$#re+@t%?{O{hQb$PH_r~e&U<XeeIjtuRi@9
z`aiC#t@-&-%*))Q-@Sicftb{}l+5F|`SujNT68Tdx%%n6@;#Qe_mdXh{(pM8mVm;u
z1~wmAg<TbARqpM4eY81#_4QZk`wE_HTUonx?b*A*-TJflr>2&cCKY`;cT_s2z+sY&
zym;F>fuxd6(Yw@Ue9$uYe<$DHemU59o8yHYKhG3pzVNNs`tIVjC-;I>dH8a6FP%A+
z{qRCvoy6$v_bUH(CO@BF_3Gr+siykrK9*sA8WGKZ4js@I<6ifAUFr3_oOipw?V7v#
z^jqb0zVgM4#cW@Xtt-mxDpouG(%`Wh%f!Sbl~=j*wA%P{Qkr&psD<r4Stwl?f6=Xb
z<IzdmmxiSCY*(!`7rk`i>Kbd^l%u*z4h@~*H+IeAuihym8Mn?S?Czllr|fjz&b$?*
zIOj&sCXI0atuH#yS~S_D?e?Ct-{;b$4fp+QOWwttH#=@9o3rxefhn>dH_bfuE=!Oh
zYu@4>%Nw!NB04&L+N>zDHg4mHNr}ysd7$UqS8?>kT;*FH&x1J`(titnKI!^aq0J$6
z-5sGADV62F7C(=k?(eD{m}k2?@OIcrHnIKHX}>OuNBQ@*vlXbUJdk;M>*eivZ43#9
zEDg@$i=5g0c~1S@>i2iz)P2wW-s?VR-Cp<lkGAc>+;c*ydcBs%Kjd616`XFceT9AS
zjQ@OIM?%+q>W#U&VO`PG)q9Tkp6!f0Z$0ygaoEC?H^zYlA6~fad^1;On@wVLOv)^`
z%4=S3e2+cn$!1F$ZJF2OeMpOYcFi-+K;=ub!j#G^4|#V^p0y+^^7u6qqnK><nb#O*
z2=*@e_=(HT`i04?#Jm}Yk8J8;dz|Mtt?|=2Ayp|&S+|Kc#sTd~H_bPlh;Wi(;4xrv
zGGI93!6?9RKS1kFj=a8~cJi@PvMY3yqo#i<SRZ`0a_f^U=gGpR3_C0yEpIDHyAmJ1
zQt8DPtMf-qR{iXCThP(w<sLOxLM+QHat?Qj>+L!3p7d;-wq*0&K9gI;F-##2{k32J
z9Exex_q!!_-gxG*p9_QMy8ExcyJfY}wScW}=1xu6_iFFAXFJc^6_u@uJHvSAz)Y=O
z(z73T_crj{oD<5$`25dF=i_mAtT(1t?|gYtJAU7n*2Ch~i&dsZsvhw(+BPGhCx7N_
z>z$p=fi^eSlv&*s_n%X6Rb%hY&DnXHCF+a{7dMzSUFDwpINdy^n|<BXWk%t*N?R43
zT|8%<juB;6*Qg45ZQ?0k{br-^@%TI2|L@wJzwe&#3(kp|f3H68XLu}rZa#ZM(oPeP
zr0LZi3QJj<y9!hHnxybCN;t3NG<oS#w(BvEMOELm5WQ(9=G)Z0s@Q)0?)Loqy0^1K
zr!yb0xE^n991(xB=Go3>Bj23cQas1l`Q=MxU;mQ+`S01CzO0FgHvf`dA8NgJzvkyf
zw_H2VGyjgBT&w5nE1q9}^wL6ox#vu_-G+T@i{BQjn{{nXSZiH$V56;F-&UhfH}&VO
zk&j;<<G%Nbgw>}TH$S9s>-x2Aa-8(-@tXPHt{q$Z(LnKK;z|d*jX(ZWq<%@b6D6q=
zXDk`==fSh1Prd(6Z5Hphul)C5W_otq+dCU?h5!4sv#+o6;w3Rfr#)*<A5vRteL9)X
zhrykx?L>z}y{EIrt|S3%)?G((oevhr+m*lhczSo<{I&0A$KJa4!K}^Sw&ux|jpt@g
z&TigP{p`Xo@qZ5{9uO8kSJq+TK4pp7ue;6jE$;*$D_wK7;w+O*@s}k&pJdy^mwoqf
z?~>a5^zixEx*rRV>&w{gy%%-=YQ{SbvGvt&g&3wtJ?!0nX0G%Ki)q2XyV?2I`uMcI
zEqlW46Eu~%E5fyJ_VS=o_n=ui*BK@}-*vT%A>o3*WO9m!wsNtodr@w#2us<#Z0`*w
z6Q#2cYn;*+J^xjAt>$SFrYAe!l}~oGPvc>9&{i%E)%)F0|6GKPh2_`;!!7&lxDMNN
z88LVSt)042_T3I8zt35^H)3S>SL`$1sT;9I_w1B3yPt>Z%WFQ@h&R}8+$?#eX=%8=
zuWMmrhs;A}2m6~Pv2K5st}|=flhQ8iXt1oqqJV)<fzxf}&0V$6QoGATySPtDocr+Y
zuer0H|C~Qho>f)7iBP$;UT()@_F0aPpI*N=PgQ?s`4+3!{_|?S{q%PK6&tA){rT$3
zy}{Lt0s?=dGVkk}Pq;Dh$?WB3Zf{MP7<Ab$t>`@Trevp(XJ}zAi$U6h;?JGw|7>)2
ze82Z^+WQ?z`(LZqJ^F6<VfWsLA1;5tU;pq>Yin!k!-7X^XH9^u1^BVi{$Iq(0Er&A
z_jTWQ?|-RvyKr0X{dqjc@1FhIIy2zer-S-&HE&nvi(YfkZs57Vuvs8iM69uWuQ8Xv
zp{}^-w|UzhTTI^nY4!hC$Ll|dZ$Fd!-@fj7`Rc2;nCt%@xN^m14o}SSw)c}ya|&vF
zog`}V{Emd}3;t`@!}r@?ta)#6%pf7Wtx8Era#G~HWiOYWo<21w{FZvFK#$>4kw@ke
zb@rQX&3gKAy=|hk{LYWdZpT+VjL>_!{Qdtgw|-Ua)R0l*lfSv6EPaQGdFtoDd4b<M
zX5CQUkgdSD`jkMz2F^mB&(Ui2uOEu%oSvk%<xSHi&uMA*9XG9e{qIKqzZdRyzb*!f
z{5}5v%Y3^ZzxVSq%-{F_-`B0B3^(>>UthcZ-Y4B@|Ib+0eG9k$$DMfBc1NMnm+Rtd
z3wBx92G2?}zFs*k+d6^6>SNm8Qy0IgHC4S35jc?8_jc3E26q-`)|o1P1`iL(nil7N
zUT5olov9&vC;PX(S|_j1w<}q4eQNr-m^z)BlJi%3jhDveSD%e8w&l`gdDVOAUbDW<
z=Q|sf`;IPcESh=W*4j9*&Ux*I-4A~7Je($LzO?e|jbDegGxKXbY7bnOt%y}|JvcYv
zMDDb{%iQVguhaFP7Jt6C^{X{Q!l$e2`}%8HPOuyE=ScdBGVr{5KF>bF<9<w;?(L*q
z^6@n<JjII^8D%lYEJ!}PFYEoA)!)+AUR<YA?YmclOHZ@**UQIw^^%fC|5fjsD7L6^
zHwfNj=$P<agE_YJ-R|7)+U3@hpK8DB+5YF<`KNnV{QfN8wXpo5cYmCH=&C!r@81mC
z{mlN42}8{Ji>t&=%(y4cpKtRiK~n3$?J4=LhHS6DOsjsU{qF9!pULO7mrAVsEUth3
z+3N#0wBx>is+q!dK4}}P!|CJU{qrjV3m#g%6ZW_JI;$vR#=1MdpUMCD_4BRHcfa|T
zyd6#*>+QZ}Oj~MxZ`1YF?dE$Qy<Z+N%jZ-~AKPOSKbhm}LROs+WSEi7*;ptf?sarS
z#EDI3_~x|U-Q4~AnQ6n%-Lq$MPmex*JT4|K?wic|0G&BEBlf=wWslovvb)~+_bG*Y
z??t=LY~^}raJjQ*>8t)tON7f~R$ua3F?&{>Tz~J&Z`Ij>6HC-5RxX;N^jO(!=Z99)
z36BoVV7nx>`pQF_pjFdn_Fjq4-CDdhw)-n*R8XuB)9j-Yr*u`EXf^z)%<i8vfA&qg
zNX>{%^F33)D4cGK{PHMb{mL_mHtL%^r4M!V7^(=!s&Gp(Nii_%^Xk~#mKVNwYR7wp
z%?y^C1!DWVuihvzvbp^J`==vL*RKEE`A?0pwd|_Ew3f|hzZv_kt!pa`S@}!*aonmR
zSDi^BvhnY?w70IhTGDiQx>-M)D@(TCg~=T}8|H2bGyi?)V)45tJ|}J*cp<*|qb}?J
zHm|SN8iL_FPnkFU7yiKtTIl;T?&FJA@BM!cZDd`Z(GfOP?_-t1o3nfP8N{M^X0%qh
zriQ*-mw78mRMdcd(!OiHr_Xol?9FL#6Vcmou*%G%w?}iX=)*$Qw4J>Rcv2Zp&H2(+
z=-nfnYWmP1EMxVZ35plwoEp2gJ=?iZW(n`I<RZq3VvD`|W9IkiGaa~bkj21I>#CbD
zQ_<|*uRY5OE!MHNHlE^rSt=?TsGx0lWXhczGqk2NimzOF+9-a@T8~u8lM_C&9O?^W
zJ+?eo-Ei6BA|@^4FA`ru(i)tONhEl$?pSb6rcX)r(g7y5Es|oE=`T`S%!KV0*WHT`
z{wsOT+UoWz|G&@X&AfXyDSytruk!yFO@HeBa*nqP!`zD&U)B`u6cL=W@6Ii&;PaPc
z9yg}mW|NeBCf3ySe1*@qYrBJ^U#*so)jRS_VW!^iea|`0O*Zi^dO1OC0k0(Qx}!HI
zo&WXM&Pa-<%DODa`?5vfvA)M4+MzSGnWm{&O5|MYD%9eawUpG+Q3#ym#qgo_c82iL
zo!6E{lx$U7>^n<)@!6Ec7hWBW$~?VIpo8W59LaM64HC{x7YhttTBY8f$YvJhoW^~u
zb<(CNu17lOjm}y|ZDU~2ES<I5>A@t!Ag%jb8#Vkx=XsysdT!_H%fi7oSB0`Y@-jXW
zHzoQjlm4uff^U!a|Jc_0(k;FAM}FNGXI^cY@0Sk<t~<MEqf3iV@XCzhgP&ZUt~7IS
zOjvnGBUh*W^__z5twFILSdEt$pB3m)+cG1(AZclCw{hdC2A`>cZOmNB$0D<uSBS}|
zRGkdCalm2{$BgDr0Y_AH1@@_nG`#OV)@wXRQK*oK@d)D%Ll2i(QxsEv{5dQh)W$Qz
zMdHPlSFB8ps;3x!s=6D?s9JrfxYMgWkJrq<C^u%}bG6>bH;Xv-JykfG{PLEMky@vK
zpycUm%DXe3hs!*zU0AHl@apo??{!bsZhOvf;OOVO>F4>&-ek<Nxmc7NrlQ;9n7c*s
zutbCn)3m3z&MwV0J~tzzjU%Vq@F0UiU(t>v_H~{SXEw45E}h9|Bj{Q=OY^i);>C@*
zdP_ZpBw4;qb<FD1)=FI;QSvFKpKWF6?x3^)?MXq;SDq?fE7E&><$Jbmx!FrMhh*o*
zoac%W<bU+-S4QD=7d8t+aUBych7Sie`v1AP&_8F}=cJ?eY&FY5%dYRKT4!a(pLElA
z%AF2<n|e1UhuTB8uFufFc`#X9KW|HDp5c~=RUL{3i&AplMG2W-yBlF%_40=3p|p@q
zyX7qx#jrm<vV&)v|A(JWYag-b<yS8%S+>6{k3(EZDr<ra?*UW0H`>lOGX+EhWZf-}
ztw_8VE4TfZ5qra9<s7RIo2;hZ^*orqx-NMR@A1knPm|BDi|>+-`+Ru+kB{${CGG!h
z`~K(Y|KIL2e0-Z<eY@TM&%^tFw(tMC(EdmB!Hh4fnA!Jz_{qNi<)r%0`~UtrnC^ev
zcIvU6CzoU&J)34`yEuRM-pbp#Ta!{P<O1h4>K^!ZU~=%>ebVYbTc`fm%r9qIkyBik
zXg94+#Q5OesZ&Fb-T2~id0XW2t#-DySLJ*6%`Vv|z2uB!^19bT6N7FQzER+rU-PK*
zeYnki;ZHW@vf<fhEuS|X5A<>9b$fhkZ*}x+-D5M)6yN`@d-_$0)x7t!^Dk>vW-Y4w
zbwzW3Kw*x*uzJhI4dJV&Z(0(~b>-BjS8L6E_C4MAdb@sz`tsRxd!1*RYKUo^-gv!P
zfuY;i{^OBf%=~k*x6X0ekS(zAsrB81zi!t*^0ohb?|TjV&wW20b(`O*m~6HzO3%Lj
z!_SkQowwiD+&tLK&iH`e?#IFJ`@S#V|Mk=S|99v2O3z-qk#F_4f1WWKvG&n(w09oW
zh~9sr`rFE|_fAdA&#4EizW!FZZ}%ORBa83$1}EFxzZ&LP@NE*CwPr>+gE#A{>d76g
zb<48i9ACa`pSM#&xI#{!CFk7Y*ROtW7g^52ydWj{$J58Pb^CI|tc_+ADKlR>P%FIa
zrFl-=h8d!_5@*S8GqAUQ6n`h>wB&+Dd&>`fWm`7cyg8n=M=sVz{A3{C->YAEtNH%i
zY5dOIaPsQW?KJ`G)+y#sT(@W|n;XLo7Lk3Q-6I!wOg)g2_2<1ki$a5mg1T(SUhAga
z-#;8UdUDdmmd7F6+b%xmFZGkt?dCOb-T1$uIzioY>YuBLn~S6-FqkATJz<biI9+@A
zZqj)j@t7-2Qt7uQ^nCuY{Xh2uff<Wx9AkE0-kp4Lf2lNc(X!Q6=fdv&H;mdnW%IV&
zE(WF>0uEN**YkgFj(0p}_hVzftaa_LSuc}jE!$d^n^{<RexB`8r<)RYrN8jW+ilvk
zspiLrhe;csRQ{{5+4FLlw7QyF`TLuTdl?&?+xge6T_a~-c&S+SSjFzkv*yjayD#_l
zw4XcEHb1nETlY!B%Ws~=zD>KTK0Wbli&$;mbfEt0>i1h^wS70Azw`fQ-TKFsjf%0W
zuRa$STee)S+){LXRR5$E_EK|q7rguQ>FJ8geeAU}kM_D5Z@(*Fciw(}hDra{TmOHp
z|92|>R(a6*vMKxSiYJ>I?Gm5p_Qm;~^`0dS?oqrw(~c~wcy=ga=9f7#KRqtTFdR70
z(7i|D%^i(JH7Ox8IcIO|JLSH_=?degkT;pxTN-^W54G2<*tG9l@TI#V%Wd}S1k9Gv
z*eY4{r0c_r7cb@>J(;<^<AmVO^Rf#o)|H4HJyW{%>@lnS=Y{^M9Jk!vA_~_YIQ*wG
z!{YS8<USYvnbJl3rB#{bu1BoXc>lWO+LTwVk8a8w=+QZGOl|h2LuV#9Okg?1!|1T!
zu|ag>W%a;@6HaOeO_u~2GkC2!v*V5#OY-5O4SFly%u9Ow@7^bE+u!%&_Wz#c_SSj@
zKdAjs6nc2qsnB(w_<wxpoXoHPU9Rg|ylBqNDSjC@z50ukSPo7|Rg1p9>e$;UJI>ay
zgdON%VBM_byhMN332TwOjdP~fJWzb1B7MhF%e6CF)kIHAUX`);<W>gLRIUsMMusU8
zQ4X_I7^bXUq;fehve!7%N8^b0tE0A8550?GWH`37Z%Nlwzp3Z8Fg8q_@|v@{@IwCb
z$mr*6Jq)1_!p{Ft)e|Z@m!g^cGAvQ~1GkqR*D{aWD=a^?{MmNVEMcl~U(%A)6Alyk
zETgBbWIe{<%k_PYPjZvxyIp6bggKw2=6y}M@7QrdPPll&bW35ADQcN7Gq#8SdwJKJ
zec7q-zE=}_|7F+z->>)5^}59M&DYI-iz#3Kz9%blv8lwe%EdBQVhknt+5(^L+*cs$
zU6AK<r+du>-^W+@ZLgPZHc?;vIVRd{drr6ZO!dV!XL&zMJ`NW6`g`sH{%`N@{@nNd
z&a+S2-)>5HKj4w!+sU?6bIV543G;s)S;)?>Z{3&5>32-S*+W6+ndLQuQ;#)t#ca+C
zbNFQ4eeJeQc}D_6f`##%>^6=Sf)b3ACjN~xlRNKcw)EjN-AOTq2Onu%X4!UBHd??z
zk5~Lmsmp%(=sB$OVn3|C`n55)P+>yQ=GY_?sb$iRhSx7&73etD_N(jE<wt+N>+Sp1
z78}m@?4r7V{jdAAHyL%4O(mY~Q{EMM=Syu`VKRqc%BtO!LFIo<LboZ$%+LQac|!M$
z1Nsr$5_~2Hx_LTt+)2|^V16K$%#^z5a)jZc18E}KtO7Ug2#9bs#R|UJrI~yqaAIqo
zU#7B7QFpIfQPQRQ>+JWL?pxS&b8vKUNJ{0V*#EnHzh=W;F>jakIsI&wn`eX_doe|D
z$0646lvxZ7n`~J0Y8Fan&CX6eV^A)6%XhkDLBkf7cN-%F8B=y{OSU~1QmmGdud?ze
zx8CeoTKk^X?_a<1!}orx^Xq!%RVD@-L`1F0otMeEbjHPw9*f{P=}pScGHTnDWoB#p
zMrwWb;q1QM7jQ~}>G>HU9>J-XcA9v-Dmv*aH1lbf;j<l1H)6C;6+gWpBVc=e)%Cw_
z#wD@~r+NxUu3!&uGIa5pX<}ZeH1*1Ky&Q$jmW!^rX)-Y-8b%j*uTIuq^LAI6)rue2
z->j;yz4BPz?)Sm{w!bT8Nt{k>n6QM6CD}uG<)yBk(@T|j6;vxdwjHllPL*KuZReIr
zZQ+q=^P1V9oNn;K<NotD2e07Vi1c$R*5wtCTaMMHE-9>ix7&x?Cs<4J^6RIoo_O@{
z6x$Na!Fq+I!)12exuUl_Vs6#2XgCL!2r@)z@>p+rVc31bRpWQgmB~}2`xYF3r2PK>
z;|tm~=1+h9`1ttx{ff!gc13C3{eA0t-KWX(T^eFm>eu}{$jrWP=h<uee_#Fobwjyb
zaq~7G{U?EoKAm+_j?0hV_wm?D>vwB%qf?FwS@BJ5)M-phJbu*s=KY$7FP!^h^``7S
zXc2rYpZ}o5_0L^RxBDJHJ;@PJ?B<ZL&wt)Kmno^5$vPZNDLUSpb-WoLTw3aVe}2P0
z_ms?MJNOt1&RL2-{^;>+Q_xx;AD@V6Pb=eOjxP=B<leY*qhK5B+OONc{?_XLs}ONx
z*WXU{`7>{BGL`B#npw5)sN&2uA2+9;U$|`U?N!_3;_KhqR<C~QvvYMI4}(C9!Ha{N
z&!1Rdx3%<LO!*b@j%cH&Q>DM&>AC;!asH2$^Z#_d*LiBb=cDg=yT2u?Z`b}j{eIWq
zYti+;%k3WA2-_H9RsCzr^UC{Gx$8E`|31)vz5GH|bfn$!IgeZ<nQkZM9q3g29HFmf
z9A?(k+Q1>%xao$(1>TAS91KFuvl^IpFuco((dtrB?iIN5_O!00VQ#-ML&FMv*Jav_
z`W0sc6$F3RK4q_2y#BCfH1iss-qwH%A)+egmx=;2&K+9yf@!yn(SyQ11N#%3uH;OU
z?MsN1=r3J-WO>HF`}_ZGk9oaxZP3e^r%%8C=X|O^cwfg1Mu7z{Kc+^XJwBuDiIxwy
zPxCj&HO=d?4xBc*_H|}p{RUU<*=x))Ii(a<7c6JwlXxw&=FDZWHjT*hYz&(iMHjHd
zGAcZJ+jB$0C2x-4Cf}R$9vl?nx9B-Ag|S%SIZsU4+n@X9-v7KXzF5ucW>NanyZhS@
zT`vioAuxe4Gp=ykpNshs(Q1qeUX%F$-<-d>q`0>B@MoLb+iLH>{`$+|g8aAK(_Bp#
zHodX&ZFUmqT@<v`=EYa{mpkI}+ZOKMw8@E0=DKdUm**VLgOe;yrshTWy|13LQN#0*
z1{e3jYgHzFU9C+5dv3p;?!6SWQnpMs-9m<^{czI8C+v>%mUgTWn&~8v!`FW2^Cp|E
zxfA=_o*s}diJCn5a{1n;xwp&S?=2FuD}D3he{tdE((=BonOv`)FlX*!GEiE5f}5Fx
z_k$5T|Hn;B%5FWY*%Rw<K83eUE_v3ORo4s;s+4Qbi9b<Ys;84MTP-`&_Mj_csoSxw
z>-`(Gn>j=hv;x$lzV*0pbj?wmvCU8QsA@`sgyfF9-f?!8;l;Uq91X6wH(6#mo29pD
z1U@^YVP$!uzu#*5r$V=enc}-r<5$cJw3Fyda>?sI5+>%QX>6^%Q00`+WYLfp)_&}B
z7fShYK3ed5mc)jx2iZoGMN*fTa`5j};<qTCA<5f2bCb98)U_+i(v<j%q*>j$FPc5@
z;ry+=_}c4JXU)$}zrX8kmh!{UeeBSgi$BS7`#1dg*qt7|GU}=y<IckoNj*%02J@sW
zm10xRI4*3ApSd{IaH5o%+M@;CcV5k2kk?sem&Y-0#vP|+k&eO&nruRvk2%<wS&F{A
z+;}eOgHy_^pavOFZH4LA+uXkU><hKXwLN!IW<}2S84e|!M>O6)cX46RuzAO5<=QB1
zxqpJ%Y%ilFb9S_vF=$^ZI$^QcCGefYF-c~DhOqF-{d@|OU0h~0Z&F}g!1HI_MB$h<
zt17xT=&xLHPKWiF+cb$w4SJhdBV;U{^Az8&+Si`3xk2$U1Bce7$2XpAPW&+Y_qyA$
zKiQW}UA^{Qe9gN*_wDM=337BCJs{~e^Y!h;8ryZ|d4_&_lc(>-wzcSj^iqZtYca`3
zES__il6DI97#(Fjy>z2MK=vf5PMzCA+Zb9_h<t1Nm{t8`>YwtxFV*@i!rY{bSdDL8
z;WpEd<((XKQTqGh{k308mY4_@o)bI~BN)SQ^2N%|qSeMlITN3CDGE&t+ZDst79^e0
z624BV;^{<F$-}JQ8B-=**G^n+?BJs5yYhw8oZiQCcq-=|W$~Y6b9(C0nXj!l*ci23
z%Tsd&D)^Wf4=XlaTh{ZU=)x(6z@~_duK4Qfyw&2*_kB!QH+SEcjrV`-coUYg&h~oO
zqC2In*NzDku|=*s*znrmm-SWUsmH{5f_i6JG&x-8vS28m;poz??R-nXfGx<_dEe2N
z)6uhnGIb6vy|lDRcd21pTeFQ$#K(v%U#A7Hqoo`&AK%>bs*r`jNr9P#r$dmTAuwgj
z##+Ny&jJ^jIG;{(%y6GsWP483WwFjh5s{qh;zrliF7sSeU|7VKz{9fWREgS*b0vzw
z)1P`JoHsc3=E5o7&|^P8J~^|*`Z;T2%Z9Jde%60mT`oTR|Baa$YbWn1SY|Di%IX#)
z&E3eoj3L<Jam2jz?!+n2yEt^Zjay=})^ZBQwo5Y|yHIGskhW88?fN;X3``6zDRT_l
z!sGhgRw@?d2)6WP7qd8=vp8&VO3<;Ot;21$PH<3`rm2$F%B^Z`M=a7i++N2>Ek4^f
zm-qH|@$FatH=1#LInlZQ=ZES4R32M?-k~yM-j-hzBd2FrXA~BE=&Iw`$fU|C*m0m(
zP(X-PjGbHI)QT66-0mwhS50)~n$%JwZrN<2zO<3Ug8g8l@+3v(fD(gKo)H!%5eXY6
zN}hK*rRh>6!J)KNgZ+w3u)|UghHujqyg3=zY%`6&<jQQ_Jn87Hq}Ta-e{YXH{`cMK
zuj~K+%KtN8{>K6HeV^Zz?|p6m|6%<<`P%>Se@^+!+Er9tF%LeQy-CG?@ruh?{^zTL
zzE91olskL&>hx)8r=L1x|9xKnZ)%ikNzM05PtQH-n>+WOh2IkSDZB4}yz*sQ-0tfu
zuI+j&CZ!?D_4s4Qoc!H$-&VI?>ncu+bjm(#sXg^{Z`EJp`9IHm*Pi#D(@X32#;GA4
z8P;X9mULJcS{6Py(D+#0&qMR1#IYTZZybL3;q|?T|4VANgolM6PGW40xU;P!^Jh`L
z#f&+5J#BZ3ECqa?pUk-M-a<_8jGxlw>u+XiOg(+rvF68znWs-P^RXtHZaOkMBk%r=
z8$O>SER-gme*br7`M)pKb?^TFf4^Vyc)$GqpVw}0(pf$A^ka=vOIRBE>%T0{uRnhK
zzvk(sr~ZFEUbj_UPlKU-v0{htT&+h7HKteSvz~WS<MnE8J0Vawtx!x*g4@xc?Er%g
z(`^BX7g+@{X@wD)+P9y#Jr?7S;u4+6z~b!jfWx3|l8nQ|<0lFwZoE)(VO!KQOV7wR
zYt7*ay~PY{$xfOVo*P^;usmVgzqQsd>_o$&#-FXy?`t2=D~~$#@7NNz=ht@c|J3>B
zkR*e{w8<L<RU6n09OM$1G8%FYh#X)_YS2_*bW8C1@cmn}9s|R&hGb?lW4#3|2?<OI
zY#xG@CvG_~1~yo*Y&gl%!MTBhp)p5ET96^hfzN_Tiy?F0bF=UN>(rGpCSSL`f9k7v
z{fFt>j&9ssTmN_a{a5GxYHYhz&f9<A>2Lez#NpuJV1@&dw{P5;GjA44!`ZOY-~aq<
z{dxNI>4owhnv97iQrXE}N0lUb8=_u&EuEzDF~eqE$f`mS&zZ)@B-1?{80LIF`z`GO
zd)tCA-RCpkeBIq}V&d1|%{zZu&OB{$UhAn*dX0^o^y1jt-~Vi|mHN3fDQ`(?_f+rn
ztf_|%oq58)=grsd;@kT_>eS@szWv^}{rAoi#oHH@9UrrmM;{Z3NZ9PqcywZMO3-p;
zVZ~mXC!IHx83eYdb#?T1a`l+Ac89z&J~vTi=Jc}4$w5mz=W@+tJ(1+hGqahGv5a@;
zi(hwKMP^AbDss7AxR`S0mh91&i&Bq!S>7qz;e0?=Pibk5BG1dZc{=Kg*ZFiVIeg@X
zgm^1s@<LTkORnaBHv%RuJ}fcIWAd3^l?zR+JO=7!Cc91?NZp{A%zx0i!*lwMr6-TH
z?P}wwm>9{pne&Xpcgqu8&f*svJbTV`?mpAixqa)cx4+*<&)QjC_se=UPx#JL_K#LU
z4kw>ILHhI4-ml!wH%~7yykaWVaCJwk1CN5z(}f<LNld=W4y=)pV9+*7XqbI$8>5@r
zY{8gGYz*g`u1GNTF5xKR%eWBgawx{k!R%Lf)xY9N3~UTWA0!wUO?B0SGQF2?F3X*;
zr13*T!I`K3Pv4vE?pb!FeBb_fo$|A`+3#PiyJx;qeC5?iQl1_hjA`aK5*j6sNt{WO
zmi~S7$IssLAA8cz{n+z4C;N=qkIHHZ1GXa#8z<%%1TC(e9_8)5H{|-Y*y?wc+av1U
z_piy@>d>%6P}%0(`IW0CR~o<DD`>t*NxAOh-@l8@i`5=*$T3|%5Y!x_z|J8l<-l#D
zsN-1cn98;}@tADd)==4O-U8lDCuG`gs3s-UDzt3L_MP`!$;fUKt1NHP&aBId&muOM
zu0C~Us)mpf(-aL6$Fr*v+Ze(cuQ;?Fcy91&qxY(*d#7^!W3WB+B<J%w_B8RZ-A)~8
z+Mk%G8!qe772R`ns-NO>MyKVIpK#SJmNY(BH19!2=BmjdKNpIpM_KI=muQ{hn7uS1
zh>Lqd+OD>o6|>A4dh=q|iiN-OU2A;Mvq;c2(C&nB!rHX$52}A2$Tit@X>x;x<@S`#
zA<+!yB%MueEjd-O?uFaR2QglJ41L-n3Fo!0+|E1yP3vILG9QHqvGkpDrn}61+@%wG
zNzl$|6;EW53}3@cGakbaDN{6*ycVsA_%hjLXJ3HV?|H(E61hvSEmVGFAuX@{?xyLU
z>TJ>a1DEI2)+ByvoH=!8nw0jziH0mJ3IV6Q+E<?OYFA8}CZ#99$<oke%KX5#p0n-H
z<0xSc78h>^hYU`g8)ud{bQwB*iJ6yjtvGU0)cw?+WGQLI!0e)!c}v`~qxE*q+_Y-0
zV1$Cwh6}$HnHU<KCc34#n)?JjW>fO?5$HNI;p#OlZC2&J0|Jt(uIy;Kc~3blfpJFy
zpYzn2eVh2wSsU_J1*POEm^5y4DZI?|;ezCBiTkBruU$NAAFwoEM|X`&q59^TNem4u
zdU{P8m6_t(5@w%OIo<QT%iy^}(xewUmxBzJ>N0Q~T%)>JSHWsh>dc383j6l9CFGpn
zF4%P7<dm%`)uoARp7#8l_o6K5SOC{HwHKRHOeC{y{Zm$6yH#{-$zhA+$TW@>L7Z&u
zpZ6ZQ??0vV{rp}3Q~o~5x}qa?^Gyts>ha>4j2GA%G)gW=cmzdrL@ru*-At$9JR_r3
z=hI25onLL$EK7omSfZFtI!11oCgFVYfWQ(-#R=Lox4N+O9ht`De!$5*GrjleQ@?Az
zs}-NOy;{p-8z@&`JxfeHi9sSmed<AlGo4qDMij~Dh?uuX|GQiIUPiOuW_sO^oe4da
z|Jm(-+&uq}m%+j*=KHGf+K>7BKRAnM%l~*f-`=#cE%@H5ONR~}@+dtqans#-=bn1*
z+Gtj)^mqr8V9&zFqL)89TT351b8DY92+!LV{G?A+eY*BMyS+P}H|;IIS9W_DuXN4z
z>?^OH7Ol*lB)&T4ytpQ7@|`H*<Ap0jZf(!Mzwhtw`oGuf-Yz|LzMJX!97C~EWu;Hd
z^E;Xh=G@ruaC`ml<oQ3()W=6f@ii^DoN2wzTlnxPG1yuF7p>Ft)=Qptmu%TN^XAT?
ztv2TN`~N@cUiLh#$FnnJ`CcoNh;`GN%8El%In}+4LUn$#w6HiFm?5%ePU=pbZ?fqH
zb%hH9PO(?+ziRvSU3|su-}inm6pwi&oxkT}v;3cc#aCbL{d>0m-!J)p59RIFYs*;I
z{<$3gzx(9U$x2%eJq=9SHS?_K+;z)hG<=rK*u->D%82LoOx?b=1G2|C+dn<sqpj+m
z*r}r;vv|rW)@f1-Y;Rj^#B~=1nY?J+b|ELS?|`Ji$xnJ$#IEi#j10ffxu!&tUBj{<
zO-+;CCjP-j#%#sZ6EY$)V$o$fmv`=om>8q_aNfdR`>kIu6c~J2qpFl_{r`)@b8G%3
z>hfE48D_J`F;8;f+aNZ9`H7I|#H$QEH<^;WL=-X(h%lU!+8Lz4*x;h*#I=T7g~4J&
z7~3&J=LVJ=YSC_C><J7!5z=P_658J|Y_e)#^<hlDw0nZC<hC<+|Nj3YUA=Di3jueT
z)8Y|(f4`VtllWWv+tYP>d2Vd3DZKuAYrA~yiz`=B^mrbdoNWJDwKq;{>a=NM?d|Sj
z)5UDgcRzOFursijv2>>4vWpp0PA@g_E&h4v)hRE1p*baUVk9j3rl)4gxSqK1xkhPH
z-(;7KuXh#-z4ob`7p@@|eRdh^sYz$}nGaU3jT4_E&h_(Hmhp7`vP(xe|M*?v{5xT>
zWyym}XJ2nGI=A2cvurA#zM0(Wwez~7nI<tlGhOp>=JEp<4@6Hh378r<k@3cg#Lb&_
z+iqTRz=NT^^GuM_HOHQ{K`DY7$7eLpnCQFqo21#MlT77;5tDfs#4ZS)*v%rhi(`*(
zfVu!fs9LR_;D&`^r|!I*<lD*1A>J|b%#)@C_p;dcz4utSChLWXnygYqkNUNU2f3?1
zo$=(XnIiXH_dv-kKJS-_x3)%J&tgB>u>OR|jMqvjE^<+>ZOob%cot;7RhX_fxl3c4
z%Yh%aCKae${K4UHVd0uoWA?dR<?Va!91HreY9eF2&FSE`m!G#@+@ARL<>lr6^X+PX
z{n37QuljxUhlA|pZ|{|UJstn=aB$t5a=U{2fB6-yJX2!K`;Tx)IQloAWMrAZFo{Et
zfx+I{_Mobeq4zZ=Apr#;A)_RYhHc-O7##}#ChNc2e9$7fCo=o7hSH*m7cbWS{+4@l
z)6;UhZyTqp*z1eA%~tV^J)YQ8xi7z`Z*j%#Z@K%wW$!Qh{dW8P`u~5AN!;h(5;o_v
z)4~gHD}ULhFA-yKxDnjUurRjTal^L1Ool2fOmAL#y=7ovNMUG6;NW#u+0<m1oRmBD
zb@D8;x{u=ZA8q%4c=&&26X=|O(8WP>m%hx7|9<QG{&%JSji<l*yuZV=_M7*dZji^N
z7w*?j1O>sDmzS5H-=Czn_sfH&)8%URr7J2hDk?OxzIb_;gW>!+mzQtOUshl9xAxhq
z=Qq3eq+~C0lYZGbZ>_rTq^VDz?tZ`P^+b2M%9Wo!Cp~0mWUyG5+@rWDa@NwwX{k3K
z9&T4xSKoSVX^`gh^W|1^O*|j{sO)}FCAxiCylr@GN!?#zh3Lz+_TGQL`MnAKJL~Z`
zZvD5FF%=J6>;Jg_Ki}_n{keMkzOSqN=iB|~etCPtFOX9~(e^KQ0e431G0_cTr}!FG
zU6>S3H^gk>Yh-@H<mtfofSF-}qk+S;iHsW<*cc};9AGkVVsi0ii{BNQBT_o`l+Afz
zr;2^^k9<6JDr?$Yu*)4&7#Dm`I4Q(naI8h3-{zCY^2-x16~=CV9+kJY)=c_x|A9?$
zEcQ$hs{`FUvgM>?90U{@)kR!5I25vOa35~ra#YmnW;0}NTfiHYbjJOH$KR8#;E?@k
z_-T^s{Ws9G_T}Ygp+=W2Vma%?ng7pWcrJNp&hr$>N>1Jgh6$&i3vRsq_E_N=32m|N
zt6589*8O>5T)(Mvu|=?#^j+fwPfh0g`Xb#<9{0b?x|i*~`07;F?z^vCnX2|(|G)6k
z&f=&wpZ`BHwzIEp$awpmowW&SXPnC~Z`E2@xcxU%=x_EHtNzU~!LUbBNT^VO;RJ(G
z179IG!?9_M9D;(JZ)YhoGhUN9Ugaj>(!K1v<l^ba+6+xhuH<c<b#|Gd+v=@%L#maQ
z)n645bWZ7!%;q>T>FJ!^>rP9S%Ve$%^;(*lwRY;Ii9yRef9+Y9KZDhQCBcD#=VFuV
zlFiq&LtHo#a^LGJBy;yH+$y6RAI*B5<BXt;iGmdOoaUzv=d0U~*nwU8eCK843>w{d
z?p10B!^Y>9ZT_z}oa1l*!n5?Ozh1A~;`DtF=LiQ*TdC3+?@+U1zDdpf>u$UIW;<o|
zoV?UyxNNG|q$!5SB#LFit@xOX&P@qA|DW%NPpPQgX2Ch~lDTI~JinX~YdY_}?mDC>
z*u(K9Hv;Se5dXiLgMtd%HP*?G)fAF4WDWXQ+m0|aL>!r+c1FPHNp8cuFI|cX0?sK8
zJPe%IzF2*GlUC+%;KkCLR<)(6t;Kpvrvw?bxg6N}!REW_$ur#^=dbhMy!>&4K%htF
z;u(fprZEH-ytC*FT6Oy+$HzY`0d0~hE^H|iBN>u-I8G=rG$<;tcqdqXtMPSwAtNBf
znj)K4%yQ%QfeD>FKH{2g50zBU8}9pl>Cz?H@_Uv6vK2Q^^A-NPv}F!B06(vvxQ}<W
z|9rdie1fKzLLv`yGB|u?+Q&4n_Zc@EBg2nd*-Q+MG7N9Nuemd?)UI)>@b$6;H5P6*
z1{Otzh?*+d@C&zoKIiM&x?6!^-O>5B)%;P`7rZ;4o1J4~a$siIX8uFXX8QBb?~B&O
zeAvr<lH<IY(DL+sZVtzV1O%I2cU<^+F_<GcXYJk4QwqsUJagwRmk@dWPQ!zdVWKlb
z+sxwQJ8P>J<j;6{HnXAO_Pr;U=bXKFQ?;b&b2j7kD<at|e|#?4y0PNjOq;hxUrJ0K
zY?T&fcsQ%&@t+CZ_BAv2iAUWqYIBQbc`#=x*Fq8ds-($VCgo{wN-&yhxh}b9+5;ws
z^IwlGVq{<xVmL3h{X5S&Gi9s&SLf(nzqS0$9&`WapJQIg$IMQ-baR8z^X=2qD?;bm
zroMfD^NJV)N7dIn&NnxIcWwTuqQK11@M+JN9tIAR32$>bj$L47;9eHM_xHl@iT-CK
z7Ee)gc#-Sr_I&HC=k2!p1JY0bt<nGVhT~w%pNm`9Z^<gj-m7t?=Iy`d$3Iq1bDDcS
ztor?V@BaJq*QwiEu76&2Y-hqrv)glv)#v|y@1Vr6VHT$%!_=)RvXQ66KPO6lY;95c
z`zd_ir<MM7pT7J#v^xIpD*GS(|2M|y?QiIw^SHfbz18kWMFtyhmL<jQ^8?R+VUjxE
z?YS@@VNUV6wOie?lh+8uoT~pSms=<!+&JY@R5#DkDeIm;Ew;?=xn|Y(Sm$)ib!L~f
zA(K>g-ubLkwEp|z&->Oi-Y_<w_h;UQi1ge4FINlhGuZdzsD9mx>Gex5zhpSj$jrX)
z+f`|IH@CPCSNF|7-e>#g=>GrKTsMk*-7_c2n?<ft+}PAHQP5>gdL!!=o;xuUPCs>H
zKkoH&l8C|t3kD_ECPoGghe;kXf(@?O(w0mUUVb(6U^u`jz{9{`z;tc$8bu){#Vi+#
z*SAk~S~#9BG*^2f!?t_na}jOl+uQT+D%Wk$UBCCvjGxnYXCF^{RCQYGEaMJVP7OvC
z1%?O)?kS8K3tAW%aunDY+?lu;Ztvn@P^)ETs1{~qklkb$(8j><x`EkYt`EDSSa!2g
zrb7C}!{6&BMmO+yD5soZYDho8c!qtRb&T$t`*tNyT@U?leD?TVQ1!QclCn#+&Q01T
zG-<cx%HY3iI_vMuJ+)Ks@0<q{=E{oP*c|_-#lL>~ceY+bCB`Y83<`&~PT_bU%;+%N
zkUKzuse#Rz;e;epL(4+9H@uGA$Cw&e13J1C8C#B>+FY%3grP@){ek%3Kfj7n|62(E
zeQ~w+SB?IUq_@qtm;2BEpKEdLRo(NF@7C$FHoyGT_4M$)Ym9!8X0nm1f9zU!QCen(
z-*op4Wp3)P4{IBQwjQv&+Oh5F-J@5}E&Bh0p_nOdmv$OESF~iq7HvB<_eaOlUh3Rv
zbZqp#`KU!$fjcY8eOecfh12yY_Fa~0K}9N)B^?i^SZ1{KqzBCC-mScDqr)^Ih6fTt
z+Wf9^3_7fZw@uhLUfm|ipc}dO?A>iCPs05D)Cwm$Iy$(!O0DT$mRK1mqVv(}sZh3R
z$?6#6-9=I9uTvE_hB;hzEIY(ky~pN=4MWDt$&9y}bfmuopV7~bHuQhGb4GA1GtZH2
zii$y|-6G;Le^zcRwcne0_rqpS207cEzsmpDytx<Ln<p_P+rMP7-ZVW8@usJ4%Y#mp
zrparFb${R5B)fD{_L_@N+%~?q4xX9$(e0G<>}zWm>uHE?5MfPZTF{%hwCZrdNzY3&
zf4X@Z*%z?4pZ1=cvQ)TPS@=Ma<@H`6hJxOS({>p4Z9Egj5aCl&x@At9T8Tyfq%E@H
zD&5Jg`zBYu)AZ*JW3!TdYhtyu?1@mS-gB9q&&{O+^`3K`v_5-7FyhSbt!Xk#vl2EW
z^t>$-I#se##4hp!<If|1y3X;i>Qxv`3i8}$82q*D$fvyNw`Xd^#!E;<tz%9yUcv6D
zuqh~{|4&%?;a!)0`CfHqzaC$D^4EKQ(K#iTe($e)a^s;ezihPZ1PARxHcy5=mTOwo
z+MSYXE3AT2Th=T!>c77Glv2tPHYRzU7a`INtR^y6OLBER+lm@pP6!=VHSV-rJbksr
z0S1-`Rx8%GNe8<6uBJ>CZJH{fyJffD4mQSB^GrobM1!vxxw-7xzFAzUP-NeUhBXNd
zK8%L#ncQ35tR|%yE-8#KnJIh8ZPLNcpfts~YuPn~78p#(JK1TR9n?H$saS)?Yc1D+
zf*D@C3PtTlXP%remFtp()cv5lbyu%x-!I(wxb}U{wWwLP+qP8gx+vnO^)zVr<kRgt
zTdNknI2y~!ux!@(DO0a;v{@NDq^$7`5*DewULIgDHEV9x$q5s$&eECqp7UkF+8m+O
z$YreQeTO%nNtszFBlpZ!=~c-kpGd`>)4y{tbVTIWxr+%lD7;$Ys34i{CV4Et>zssE
zuEfD@bDN)L{rG!KC->}q|9eG0u9P>uIP&D;xs?~B<%{QTb80_pJ;%^QOh6;Tk6UJe
z##E)ZAAh#EImMVpBu$Cbke<D4N%5ZSgDFQ;UY+1#pLtk?iTMPF$He?xM+T#sGn>xx
zT{YqJ$}-74cYIFw<;^F5?AX0ZA?Sc52OG1HRaS1*71t68o=Im-Tqg-S=7sV<ezAW4
zzwqt7x%KaAKh6L5@_7B{?RD7;V)C}$o_TF|`Fp#X)8$@EFBR`UWLfup`~CkXI@#w}
zd^+=B*T;nmb5}2Sl$f2qw!vSxq}A|o^U+e}#;jF0e}2<iTwt)><n9W-H<{bamK{i&
zHciXfInnj(S=)=9S+kEHzg%Wr@@LL#U%z=eeSG^HbpA$kKK9@cWO1C8*0H1f{XFe;
zJ2u7W{XcBJukg3*cK@6^KQ8CjeLiyJNNoAtuV2^K*QS(wnQs5*p-yl+zx=+>=d87^
zzS{l&?(WtH<@am9KRn#d&c<H<vUdNLyt_BT^Y(n~yPeN}_|EV9|Nj;3EO}r1z4qn%
zeI^DLAMSnMSDsPuVqW#Tf6vVGwM4k{t8bsri`f6K&-&e-m&;~LJbqt!UjNOFou6OF
z|GuTW{m!Pmnm@YvKVP1mZFax<{a*9CHJcw><kwxEUH0}?>Hojq>t9FTXKK)1zw6Z}
zZ~fW_3)}hbS5?&2?TgTwv^6T*W!kdN_w4$o4r~70v1vz)taM)K;<P)enuqTstTdQc
zdidwdmjNF9zIroU;<`KaW@yZA&A1zJ@8s#r-FJ6Bot7qZ(D%!;Gm@t#9LO!()jj2E
z-Q(%?pP%3VI8VOlestc>r(4(8HygGo{+hRZ%dOq%?;jrCZgt*X=kNE=OWF5*4c{E!
zQ&Qe+bYR13jfrbcN;2@MSe?$e`EY5&T6S)R&73pNwAmF~h*-_yw$WQ6GC_F~({qzu
z9MN0N+HUR3VARWEXpnJmeYx<8N2l-f?F^m^911wBbcH>qaSJetC*7LUJlR)^ea+;F
zP7<FdaP%zOvP_GQCHCp>KN%;To4%g;rL?2$`0Vxf|FQL*fAKMAO<3NKpwFw_b+-t;
zU=f+5tGJ%=SW26Y8jrwHrBvY);fxc`XnZnuu}slrVEWX_vZ!sIkC5^vR*_N#m0%_Y
z7v44A%Nlf4Cmo1RV4JX($umJ}4f6q>YZg-(R3iC`_;NX(FsV5(26F7`ND{ozFyq<M
zQfB#ot%s!JzuA5bnjKa9D*s)UP1P|5#YXod3}K9_PK_QBOfJqM-0K>TRDN5{$H@Lk
zP;kXkPmZt+OC*lDum~tHIk;T$TB|*C>l1FZMinK7ifc>^*1NB`F?2Pun(#0-WM+59
z95iaXHc6>NfVF9(h=Rp)v3N$SQ$^=mHu7A2?7?s-;^>T|`_?9fYtLFJGdWLTXzB2n
zBIRYF+;AZ3pn%}TTkBZ8Lmp-b@G3Ew@c!gcX)wL!y2V9rk!HK}{Y~|sU+W$D*T-4=
zYYzMWzxV(Doo>Zn`|Hb3&qjuQHAU~5`R(d%UyQtdnt%726EerTS967ZxwK(IWnjdG
zUD?6np{$`y*QURgKD%ye(G78}Q%wH9)|?ZxednvK@nMrvR9LU*-87HGhjdRZI)33s
zh3E3F9ql?PN@};au`zhfsX6w1i=#thPjl~z%Uf@y9<;je@3U!{17pGqhF=SX7z9{i
zn)Hf_1Zz_aZ#HQxpT_UCan;pDC!^GClZ6<~j_+_dc%jnd^tP&>D>WY7dBeMB^2t{-
z3WS|_r#L?@bWdtr{Fvi>#O%Y{x-V>6aUe4)Qc&rt_iDHG)AJe*iC&%1y!GxnUn{HG
z`OE8#_ZmpCMSu49H}2V3|D(12->3Ke^Q<nPVK6LVuUs_s)eD1DCW0!SVIQ|{O}pD?
zd(rFk^gUPK{9^Gbc<T8~sCbKV%h?MW&%Ecaac%cjoMP6rG2qjI>95&7t^S&~S2lBz
zfjr0gmB+c(zI|!OBB(4hO=2x)<C+HtZg`o06kt&>HdAL!&agZ$u-y7<NP5PNV~tJ=
zc-6I;kC(>kx$YLuPCgm6VOtcB-+A*TB6a7O8FD?0QaEniC^+n~`L3+b)aTY*4V)*L
zwqNYs<Dr@v<-hxAR;U=aH}~1Xlb1tO{e+GOUTK<`bRy^}N7*Nz-?z*C=g!EE+gI*0
zZ@Y+PdCIq9`F$UcOuV^bZX{o1_)oFUj0@#cmmLwFdqvENz0*eF{KK_JJWk%S3Z7!=
zwo8w{xbJzP>}<bT*Fw|RM1*vDCLNY|%;T?qTAEwgS-DZUQcRP1o6esFPgJKZ>f>@g
zUTPqavp`77_f&xQWaXJ5V!DwGR=cf^2sAF-x`1)VY0KjwfvXw|#n_mv1N~TPE|k|k
zJbrBZjZ-^$7;i;B;8F>>bt<6f*rp=}eT9o8(`6bYlNe^IG8EJV%JF%nhDS3sUGus!
zGurmgQTJ_fcP6ZFdp<8>(V4f~=Y*_&Tc+)~wBXaeFMG38)fXT6zVsB2_!-@{X&&jv
zvJOj3mYHbCE%BpI++v-2&q5v3sLZKZxhKA=q~8$UW7yXR8nSO>aXBv7W4xA!p<-XK
z)~?n?;;V}f+1tdct}uFRaj29f{e*;bi^;{eVNvT#cfZ|oucNr~dg=UWz3Y!`Ex-ST
zy<Gp!t}8KLZ{I4Pxo(%Im$KzF$q3bBl3XlIAA(;SuuS)CoVEDr3I@@JvmTijctdpx
zPaCLiXqnVpvSHt<yA6g%coxi@<lCb^K{9K5NpO)vPTG^g5>*kI7t5B29zCJMXy_wS
zn&hPul(y7?A;M$D+LQggj}wj=1U^}QE9mny_q<s)g}=J?hTBZf`+1OEzUKMvd#P)C
zCmo4+?X`2mjvWT}|DT!f|M~OV2Zn;rzVU0fhIKb9ethupxcW}sTFq$f<=s2qJZ*2g
z|GDpPe&ykJf5rLU?*H(>fA6bL+41Iak{1I{M@JrgIrGS(6@5JGuVo)e%3aL+c=2lQ
zZW)F7-091f>F@jTsA~6DrcGZSA1+i8wCsDlYuz=qKIP=xS<5C*p8Waq=W9`VF1zo}
zn>B0R%$YCC7MpkqetdCp@#)jvZ_CuXb~$~RIrFC5;*C3YNVo>hQY$VlKHfh+!$hiM
z&E34SXU_Qe`RVEFe|IXJYg75?V7pw__NcwK^6Ba6{_|{Z=9TwcJaOa9moIPL<jAPI
zT*)!<n`>oiYI^r&$*r|w&-a9_m$$7dDN8#R^{D6S>#w(7y}ENJW|rE%_sT}uo*s%n
zx}P}(o?~C>_4@3y3olN*{MjnIyZrdZd9x#ZlqEDmYp&<6Ti4?FeAV>as@J#M;(vGL
z+W-D_J!VV#pF_6aE<C+@cel6LoTE?I+$-8Ov!q5nZ0(tnm_)ss<tO*mve#Yk-Fj_(
z?O*Avtx+$2v+G%I*cA1+$M@_Rmd5(0qUT@QKWhI_9sf7KzVwZo`4$%iD>cvDRR<K@
znj#zKY;!zed@@S2a-!xFiOC*Kg-t86H&uDDWcvM(Vd|Tf5a;N(==!x|4PSRSPT>$b
zm>7}}@o0gm?$+F666FEH+rmQ@9!cizS=`+qV=bkn7tGMK@N|H%g!jCL3(1z9tc^|&
zGS4Y9nP19W_HK=QZO+#lr;qDRP0zl$WztFhfA>$8`!}05L^U{wHGiGBev(|?=c^*Y
z{Z1<UmCOtbf*Y9?CX{;iGFEhOZc;liYo55k1XTwf2c^vn91oNtQeqE?I4Vdew5>Q1
zBEWe=tKskob!nw-=U1IN<-lafJS9PO1IJD^X@v@r+vm#tf^YHY-7Z}hx9t5)t3UDi
zZ9ml<@_#c3urw(oy)blPIzB1&jK*xv9^D-qmi2FA;GDQk<lB@7JX5zd88dir*0gaX
zbTDjuP~c?X(!{9zpo2l7<4vS&<awqPL5>aLf&mHzZ5~T_1)UEHGAj8pGP6AB;Bolo
zX4P@xLgETuPVYI3-LB-kU6tm$mxDo}bAkh7gtyE@<!^u3d6XDE7|sbaa?E^^p|hi-
z$-|h1q0fPVX`<mVMv22y3@5+3s$6{B|EhWHwuu|}DXjLNZ~Dt>ja}_8o3r8mbAO%*
z4i>I6-2Cfqw3+NBLoU8~n|byeHA?+?_;l~?X==iAW!CV?N}P!_DlUBZZ0F?ViykxI
zncuAYK4$yZPX{9mG<W>xU;e7xMC!Da)ZwVK@cSlZ4<@~83%qdbg1W!`SBK;xG5*}o
zHkr?+U75tVXI;Rp=(Epb^4&{i7>|99Grtr+&u?E<n%nHMxE-dxGD3^^*biSceGq+z
ziJ>W7@2b6ton6SMRSP{#GrSlRcKN19t)1zYYm{daT6{+P|EqW2T8gt*zWnW{cYk&N
zT)*t-rqcYoJCqX~Ra5Feyx4U9!KtF}4_>%*7B5{Zv}Woue;r$~mtXeXI<@JftY`ar
zjgV;}cMNV$d-vpB!HZ3~)#g)fOx}8I?dRorZ&&O()P3mTWwqb$#rx%@)_s$EBVYUZ
zh_Cy!FPA*8dak<npmA>U^|$MOEi6_Ff56kZ;A$_Ix>&!AW#N*OeseSTe9fIMyQfAt
zI&&A__in#gDJvJ{`2-ay?D{F~?ssO*60^G&f;snMZf?o^{7iQ-YrE4Cce$CCMLGXA
zCVR`OI^FLKKFfM~i=s>S9ivMpM4Xv3Bzn$W=Xx5@_xkVjo?N-D3rozWnsLQdyx6yM
z>D71J<z}qiE>y2jar`U0`Oo9K?&e9wKj7GMYu=1izVlb=Z@1day_vcBX!*XsyAEu=
zbM5w8zX*-!?O$$eJUKhxy6nrwl%zdX6WMovXK7z|=k2a@o2E*4-LtRxedW%{r@Q-f
zE%r@bE#|-W+W#NFm^m)U%Dvb!sf&4~U$1xXlD#!uckADuJbLt+>2$w8=YI2fonuI-
zEP81yziZ>|j@bAT>r+M{ZoL-gO6_-7KlhJ)5$62P^8Zie__&IkR1=Y=4#O1J@8<u0
z#hxi=P>9SB5R|NbcJk=%eIIYEEw{IL*mru4$CT38iy3O-d&_RK=HJ*~eP81F30Cj(
zCeQlM-2M60{r%4GOPUWhn!l}i&Az^6&;CjC<h1xU`^?!>{c3Z4(d#oYx!Dp9`Z>Ld
zOb*_*<zCr3f)#w%Z=G9R*_ibH+}ddUxfWmEolY@LpR(2E>*DlX%cuQ+(*Ld_`D=aM
zud}ni<-a+1_5Yvm|LR_y6y;@OsDHKgcl>Yd>nYv6`L(Zh-~aP2d9~GD!(AT_oHmdD
zdur{&Us_yg!dLB#zP^;+S5PI%b??`ugbxSL|G9JEmk~qB<TvZur(1u0*V2Diqxf2=
z`Zm56K8A)jOD>fQrOpru=AP@Py>h*aTIjsPt;%b*u_e4-r)XcYBw_BlsK}h{Qihp_
zS^Ia-EZOn=w848Z@49sle##|x1ZFWNr0z7f4)x!asaIk<U47%JEpLD7Dl&aN6T#83
zBlow%x(Ahc{>lv3oUBj1`ugon&1J2JlCl;xzvpdqy2;+)a$NrJx%aa1vt-4$7+qca
zBd6d-?z0qI=JnG`cU3KX#ohjsN#a0(du8XgTU?E~POm%DlKwVnSiG=WFx!nIVqRaD
z=y9Pn+e$KvS1?R$G;`R>lN4H1S?ZuM-96U&M9#7|6H|rTg}fFWNL-n^eR{<2ifX0f
zY)oQD%N!l=CK<hO=V4s%pg~C{Bh}Mgzff*R&f=?+64lN2o!{Oc^ZnxWzn}WwOk2PI
z-!JL^$FFN0ePnt)?)O3dJ^yv{D_3td`|$VuolkS`?k=~#@AuE#{!{e!J7pCmhdC6^
zotbxIYwq5xxl+<R_kOHe=sevjWv$oB07gZHyyozOVJ%-pcYJsJ`%_<b{>;~LB_F4%
zr)N(qy#KYcG*)xx!K+6@<+WohZoRd+|L0G{#GoUEIxT0O9#Zjrz12!-ini$5tq<lH
zruAIBC9zoYam)u3Pn+}caglP;vXAHJ>ge$C@Ej?O(GipGtr9ufryP4-S!t~(gT*@S
z7KQBUX9k)sla|db+r3<!t7*aAJmX_tOM^sQuL&i0bR3IVYP8l=$xBoA_{!_AnVXyY
zrfiMU_1#=!_x|U+pjAOD=ggbE`P#Hosf$Y|RR$Wt)&fjh8FyyAN@d}ptJCkidUK{E
z@y5v#8>@}~J}&kTIW7FPYHiGi;y%{h7IslP{yaFaHGF5X^vq75sO3(K3=6Ni99Q=K
zw9WeR`ujHZ=NEfleYo+6*LiNw%U|uQ|ANK|<V!B^|NBV%{@?fY2d5S#B|W-V{eJJy
z`FZ>P$-ZZ4c(`z(@bUi2d;Q<q{yEmXoB!|IhF`yeKYN*7Em*l{tBHZhgz~#DBaSZL
zedSbwqoZ}R+JgR)3oG`-zxd@hY1PD{#I3s>yfYWCov+p2vBC1Z8OxI0*F*m7nOU{S
zYRUA^m$%zby(;-w$lUai&B0v{Hy&)viuuyzx9;lG?{};7x1Ee)J3CA7$C}Nv-rjtX
zwl(MYg=Ya_5}TrI{$BZWD3di(Ave(Az}~Yf=B&PO;@|~Nww~N=V)F5|3BOAIe9CRN
z`*!XB>hKkp<$t=ATo*nd&bV2$eEn88_rf0U=p9RQj88>w_^CX#W@F49gPW|gmDCur
zj82rt#L2GuRFt<WHa;e5*MfuWo7bF3T4Zy7)7yvFUM64AddB^DCQsTl^%;yM4LS*{
zJk&N-tY5*)!^2l%7~ah_jXB;`Wy86Tf1@{r>^$OPJj-Hk$<I$s>%=1R1ZHWRYxsIH
zOn|pR>d)TtDfdcD8P@o%v-u{!PfXQ{^+Hpw4A-gfoX@8YI^VZ7{C}mW;Q@mv>$=|$
zOjB}-&Ua2d{w%xK$7{~E9iLB~y}qYzyLHC$Gbw3P>aq@>sSW=0P*N$u;q<Iqv##|%
z<CB@i5H9!k_wgM@Vh5OBeHIB~J29v9M>@x!oEZ(<6wejhoi|Z7|Hk8d*&K7}x$fCl
zJk{i9&bAAbmi_QOZnv$B=CWf>h9NTxYi>roJ+(CLR!`Xcm>G6gSGZf19=-7F)w%0&
z7KJ;{OP25Y_p;jGzTo=GYZs4lAIxaunJ9Yqly<o&Tk)Z(aW71=CT=yckDYC|Eu<=E
z-tHcmgR0ga8nqw0v`=l=x#{MsUybf<%j9Oq|2QUi{o&#8oZJ7kukU&Azt67rpZQ{W
ze$b3r_L;I>^Q*FouC9o=HunSfVMeRCi(1WdLStV>?!0q$%GIwrg%`s1ED+*jc3{go
zqHlAfYnR#WX`jtoB28DgXbJZiiZBGEDQ%9L7#qJPN8*FlB*p^{xgJ;jLzYhHn012b
z?YHjsYq|F#HNP26j^t*rjDMrC>g?BoO}7nG>H{iTT&MOHM4zjcKHa3Kl{sCRp+VPm
z+tLWDt0k8%zw+4?b$VCkqPb1RQAy%?lE02E=5IN3Gf?J~bxpD7nqy^p-m9E`Tv}VT
z=F#VfLT9$lx03g+hPvH+9Be4p$;nvz#PxXX*&p*BZrHQ<kjy#fle`D5^xRt58Ft_K
zaD9L6k7?WYTTb}1(0$pyn&(%Zyg8LB{VCR&?|HNG&u;!T#W9j)lg``-C~7$LVcMgm
z)7Sj=um3wi>66XQwJF?(Q(30;Ft$v~*p}-(kF}w-+kB1Lt~<IiyGo9)UN7_6Ld)AF
z;N#EI@Z4RGE*$f(`SvjSo#jKzL*JKdV@NpHcF@V?LBkPA#$F!L@^>=#D!-n)>paIf
zEq78ebNGhU>u+5+m0)L7ey4iV&79mdzp7V>GdN^jpOVV{jrZJ@FO!c?%ipu}W{%l+
z-<Ej^eA>(n+qQ_jzUjp(P@XF<z3$n)-^bqG-WJB7a5cn0ZS$9D;rX-X$(#Ova<4Sy
zTFE4@r8OsAlbs&;SR1OQA1Hqob<m+<)~U;?KfZ03Ki~e&{=VhT+U$?d<91$-`t`-#
zK6UXX<;b)S?`wW%H@x4rDCKhM>=}n=KCtrA-;?q8)x}Vk3tdZ^_ZA4<%(}hu*+j+1
zb98!hBr8t4udBP6U4FOX@LM*94jb|KznjHl{vEUZ`BwRafTXg*#A5gFee$o=zTc_d
z#QjoLyuUm<aOW)fPi@(Ap9=Bh?#uZ5Rlefp^M5Z4G@3iEY(9U(^sJzg)jWmVts7;%
zn8e=Q-277X{f>+mk2s&5jAQDHkkM<gyk5AoWQL&_L&^h_*QLHzF6;g7-g6Y&bx4qJ
zhxFf5Tl4olc%WTwVQHT0_HyOZPfw#y>)-yVz4QCuYwmW+5-D@P<k$a~um7rlkCoxO
zo#A6E%g9f!yLq!UU#C28`(C)FMLEX3A>r`hod<*?m)!CaY`hvKsVzH?TlRS39Oc$c
znmaF=bxwIMn5-Z>Prt%hd1uW%%jYizcJMH;tvWb!XINT?j_bx%>q|Z@Z8&#K$(hX|
z``enDd!;h>vKKTND=v8TYn}3P|LeD8FTYhOGT8I~+sW+v1&j(c-?r_yxNNspL~=oR
z+{TZWCazul^I+5+R)*%}vngLcE}gwEw)w;XzWH^}4w>g^tlOM+DPpU{!i^OvFXy#&
zEtfVho*ujL@XosDS0_E6<#~1j@7zT}#`Ei6om_q^qqB|eNGo$v`q!q3e`cH)W{7w-
zXPv6=#vQ*-Xz6APbaWJ4U9k5>Q>^e*=5-v&qWb02<)SKntW0};PL1J!&)FS9-fdl}
zJCi%&Ex&EzcGq)bFxu>|EC2Jhd%msJ_f@fv?a!?Ia8iB#pI6uS@iDBtHvi9&<Lqo~
zbuXviD?dEH&c^Su{l157_Ww8ASL@aO{@GI3(Xloyc-OfL9~NBOb+O0(*Td^Q{O;?n
zD+rfH8CbJkHG1M+P|B!uD2DI*d)bgD^`Dnbj+|yXyEkU#ro6wu+U54~>gL?uquTZO
zRD#CRoK^F6q{F7I)HyvRD2VG^rNEEKX{FY46*xBeNN!GZO}cZ@OTAF0EphYBob6F*
z87KHZ&3k^V@Xp(^-iv*&r+MW~I+8hyL$PH-l(x&6OFf1nL0L<!-kK%r%-8>tvvscD
z^2;xue6GCzoiU-XaASZ@TIQ@&NkLA<s!MA%x@3-bE?$wn)=-Uy`TqCICYdHuQJL9m
zUsugB?9S+6V^ECWvheqpFIW2BS}%JxUm@?+*D8sY%xO=#e<mr;m~R=Ud%1M|otnE_
zUt9PbmAxI&@Q`bbj?<!rQEJ;yIJ8D@6S@Co*~X{OVz-`%c(m@dsa3E1yDwkV&HtFU
z&CvR~vHx$G1e^WmYun{)Dn9J{{ciR3toi@{h~N8tFTN%*^`hJVr?v4B1rH|0K0I-R
z^>^F07^7WlA3W=+5@HBT@>Y<y`dt2h$BCY%)m|UEf8S%4(0a_+u(5MnF8gBkb2a8x
zvGcPpUz=0=Go!TT%UrqiPoKO$`I+6XDKgs^xIIJRxLfmsS$o6dcYf4jn31JZByu$2
z@YQJky4Oe4-$iV2daz5&{%TtO&7GxNN*0Ltc*qF_?6v-S;7)G;IzPJ@=EDclzZ|^2
z?_jCf_P1#a8kSKr-}Np1)OnWw&fgDv`{(V*KYy)x^Zi<jeaT!i+01wicKr6YcW^N?
z?w0>$qS?5IQ{|*c{O6VZQK?q^ex>%c+DBK{oW8er{SBeGt=(&;vi=VWpW))#f6nax
zuQKb;A_=PHe-~bVBUzt(?|Na{R?q3T=RWR!_U!oCjmig<@=t5K*;U;=caVwUg~sK(
zM^tu|9xi|LW$}ajJ+GAQk2~=Tt~EM)a_NS-JX;=rdA8W(CW8=z<q?h(swdXgeX4)5
zZnqE1z1;a0Z%U1LS`1hiY7EQ^4r=h<J@xVFvyZ9U%^d`Dj{hs&HQDaxi7kdM)3ls-
zYS+J;^k|x5<d>N}W>vEp8baO7d&S>XWUw*lJeY9aJbz_h>=woS**pv{o-Gc$9anSd
zdDHpC7flai^X(;irdGVzl_(IUzqVX|)`~55<@M{HO#7BEu<x<TDcLjMAMFn{4_Rcq
zbIrZpY1Rd+0yQjlfA7t!e!TC`wuwFE3<th;&(@#Z+<fp(z=ne3OY%FSy;bWEH}V=i
zzv;6&&uUlo6i&N6E2}=1TEG8){{M_pqs6*A?#OEYo^<*G>p7<Aw0+5or=(Whn`Bt_
z@!IlP>+gl$`6v8*{oUo~y`Ap2U0v=!-}K*`BUydZSxST#f7+Frc~|-Flg_6z+h_Tu
zoosA7{KMzaw6)p}E+LY+X>}LRhwfRL@@V5Tr|WLlIn&QOSc>GX&6+72*R?Esi}J(+
ztF(+b=QbI;tewIBuDWdf{3z4oZ@pG+NPVQJ_TRbg@3D=H1y7kj7n|FB^4FaldUqpp
zbG7@SQ!LN=jQ8iRJ<#LKb3!zgLF%B;8YYLdY)#W8GZ+L`ZfsvJw<~|?-dV2us~?Cu
zCkB+H+P1zon=W^H(_!wj;lG$4TW-``zrE7rnfU#k$xIA>S2nM=DeWrd>Qw$_>FJoH
z+xPF|k;BEFmPR*koB7Ash1DJX@$_`})-Mx<wYPOo+4Umt#PjV_o6oX}_so3cX&jaL
zV3**;Y>CApEX>t*<(oeKn|pQtp4>QL-yDgg$XB<TzU`d-*(QF{(v>H_z5E$^?&i_o
z>U(U~&ew?lJ?rlMosXY%CUgIPWboQb&gB1JZT$_?CSAExe|d4)hMb<cc3W4;JTIO8
z{N9f)-p0dXQg7=mFV+2c@rP|+&DqfD>t<{8hBP(KVZU|EbD6HeL5oF+(<E7*Fti*~
zXwTN;)U(=9m@$`|p<gc7_UDnBJF`k;>&~t&vtrH9P~a(!+ZM9k=z|7B!}+^4hbGok
z&y(MibNC&j<vjVFkN<sDPY<*E*?PP@N3!DlR%wO@oyn*Fe>h(*XRPcLe!=qdHuJq7
z59Ow=ee?0LcDYT#FCXpOJ8NI?UeDW;pp=q-*GAmluCgmU_T$#seTs*?k~aIq2dwSQ
z<(SUy#_*tI`v$2}n|JT-?tSNNKKIAW>}~dS$5+1d(kuwzh|5pO5Sb||$j`e*n<ZH_
ze@8~lLf_)|yWQk|EIMms!Xun|o!@fNgUy?EJU@7Q|5xwtyZd(h@U{NFC+qoz*2f1U
zD(@dI-v00KM~<rr3k$AR$2}AMyW`&9-RJKYzgg|?an8-HXnn=!cUSvPO)z|xIH~q`
z{yWQW5B{8b^l4hrPuu_R&rj5Mzdn7zlhm~==iD|epLd3XlR<?!;7aZi?_GO$+El%W
zoxWyw6+45>&o8>}?`GF#EVDLv5nFxo#<lEi;aq;3=idD3x9!fgK(VyAQxO7O7kNX?
zQ(5n8{?JVki#4Aj9=lCZLUYTrX!)w=ys2?jXLs}M{q<ISs^0ywo7VArD_(#3<aMTh
z{W+VOU7J>F`2=`RIkhEwftA2Ep3F@iR(_L${q@4MDnoUraNTo=YioAAb+%;LOx0YT
z2oC0%{4J~r9hTy!QrBPZ$z8^(WVtBd3w!$^gOV+6SJSox#b<7fYHn7(nq=20BJk8k
zkmZsDcSknYntNG0R9j5*CmM6-W;<#opLoW7??S-~YbP(`ZOpqopPZYvTs_=-Hrw=D
zGYfXb&)l_k$(2;svWzF+<125TbNg+V+7XfC@snxwRM~l(AFi9aKQb!kqFVap54W}E
zvDn`8^P67GCwP1Fzh4oh@-`oT-d_IBz+&RVeG5M=O=ViZ@n+^vE4D|T>nHA%Sub6A
zeYO71YobcVZy$Sq-+jn-$IIRx{yd4!Q~merUtfw}d4tcg;^2kVT1V&hnV-ABvT4uK
zfHR`Ld9VECYzoa8-bfV(GwXA+>)ou%y(llfNaok$)fc_`*6+yatNGS`|JRlO-{(o!
zd2IjlvA>>)QAYFr|9#(id3YEOfKLDEum2Q0Z;E-{PwoF-_y3uG@ZiDcSI?W@UiKna
zRHL+7aen@?txLn>?Dp-eTJ)r;gHu*wRRUWBV^mAmhR`jXO42zpcli75<?MbQ5njLV
zQE2&H`>$6HtDCL8Z(v-!>h{|Fn|5r4KaYHTeD$k+<nGg+?peB1g9>G=`(9hDn=nc7
zv(5Qi8mD^%oIErw{28a7l6c;lv~l_QS7lb~UVFVPIJnuw)#doaKIO?Kp^<Jb>t3g3
zYPGl=vFO^Q!_1)Qa(?OzW3{Em78V*y-<0f{w&wlseeankUYk|?j=k}<Md2J3&odIm
zG2vW^Yo7Le)rr{|qjx&!`q!B27mrCKuiff(l;K0tPLZdd7tc0-ui10p&mpJ1cguEG
z7yRGqZ}ZQ>JKR<<enah>N41eJ{I4y`Ik@nva)#|0>j|%gwzHTfm)2VF|4ZBR?$pKg
zcWop&_8(9S+a=g6FLCKNXo~95Mt9wdze-=<`}b}8cfNn}`#)Zs|Nm!sYSjOm^Z)<k
z-j-PVZQFV_<#TpR<~}@d{>}fpi@LRJx81P3?ANNgci)y|4RZ;O;`+C%y}MTlo_hEx
zn{k2c{FSBYJTJ2>0(s0ry27t*mfm-BuJ4CSA#tb9e)@m@UbS0vS#0UP;-z!HpL~8t
z=5<)#s-R6N+7Uw2bWUzc**$mRK}P4<*L~l$vG+E%rF~&YzU5%O?PYosFW0oGs@_X=
zriO&BTH>|+)wQ!PpA?tHysX`!s+e=Q!r;Y4-~GRT7aWt#eqVj=R`#2%-y;6oKChql
z_n$%H+lqHL9^Lg^^4CGc=*{(aKSU=-z0LSl^Yuc`>x^@+WY7G!zAv*U_3&9I`<f?v
zCIwmBm7eJmIo*3M%Rf!#faIxsnN#_1=GUd{`g>=Oo8AkDZyxvh7Uv&bB%P4GXwUPv
z!t?J;u6uN}xqR=QA5YG8o__Rup4*m{mmNLK8B{k3SIz#lHRSF^pS&tY58jZrw|C$0
zh@_m6ZeOmruVK!<H~n$%-bykyeB(|RZd%*8$1-TswlC#f+h*}HD*eA^%dj9UN=vXo
zaIwVQjs15v_W%3W{F&b_&hzn?H=B$D6nX?EC+Qt}x~(r-JtR53aE)aYV?)x~!{XBS
z5*$@+HkUf=|NrTicfb7KyY|v~w-r7+NOkC}{+6}nzrw9;uKw$@W*aRub@N@hGk4P(
z=Ag)fS%S<A1}jaKj~H)owNdTWyRIkwd*a$3MORv1J-VJgJ#Jo@moiIh?%w3<`P*``
zt}PawoU^me`~Ov8w`+Mjxfv2f=RRGq)Fgn#Bl|V4?o<XP`!z34O#S~%YPY_=a9r(&
z53S<M!=^K<CqFX})3RpURH(FkSNpynDo!3p9_8-;m3JVb<>X6sztX;QT`ns;BBJ{5
z?Mi;Gdt1=yG`s$szpuk5yFKAc>7HH1X16Ez@I0sLWp>tA8zOQ)`7XETXK?@bWaWb|
zM$+dZCDVWJ-zTLw<-YNcTmOn<Th%1CdC4)Hd2he>$E}_&)<qF&PKBAlZ<cl`ytr3x
z^4r_|?`5?UR<HlaAKTTo^_<mf1_qC%@lkI}T$38~gf?y2!Ek#!(}Aojmf|xuP71m1
z<HD3%F8Y4)H2<A*PbW4vwF&Z<rJQ=c`}E?&&MeFfDQ}%LcxDI6Coc@0HY55@&ds$9
z4y6mP8V52q?47!Cako~;DW<FWznzm^86sjbZEAlos0pn6QgKD#YHROAVRog^3%-}<
z{5%}L?q<gfab6Y$!IMd~UvmV`eg5#|$;v<HY#An)z7;%dTyf)N*)y>-oo_9>FK++-
z{*hAT@3v;+;O=hkW@csy$DJ=M*}6qT7N2uEl$E*X|Cxt9_qHzHAM{T1jjYVx{5sW(
zmqH%>oVw$($m89=8zvmgX-$ghe!NTVwy!wDT+g2~*R9+3=;l?8u8Nfz+rwr_cuGsQ
z9b|A|dH8zyInd^UJ5QdxdUf{pyIbs0p`Xs3d9x|e%733g+exQ`obRh{v&|0FyYld`
zdsJHdX6g1$jVXV;_3!3NOEA3K`TU)DT6K8%^yyFET)A@P!;g1i4BJvotO_Mm@{Uy+
zb7a4Ls^Y|<cz|PD{(UREN$<J7K05vRe(j5jt%8?IZkFv4=a;>`r##(w!W5y~TZ{H7
z3j6tdTU#B+aKXCx#Fo5U8+V^K?0i0RU$&g3<>lP9cS<vFeqU?Q;WyvX_Wca0m)ZBe
zZ7aIQ+VFJgxBB0gKBqr>y>sEI*Xh%>|IU5;Seo7V-#OXa=jY584zm4q<z<-lqJ7F!
zqBimWJNN$2Z{}|C80F$eM?OAWSSNXO^5xLe3y!O=UjNR1y8eyK38z9TB{$#ouzjQ3
z^>p>Rs^vX9o_$)$d_KPH=(SDJGIv5&o!=_zrro<FYHij^AyJLB(yIcqug3lFHeReR
z`|GFuub%6Zcm86oj<0$mGcD(Os&m>gwuYlWzum3>d;RyD*tcO;#h<=>D$%x|b~Z45
zT6_JcpW*>pGaHR>%w2Q#sCI7tk{K`0Z=IdUxIc6E$7w+`8-mt#ga~bMesl2b(uJ|j
z3<du_w5I=iRKdR3Y<f+cP3glYC#R=n=_W>+#A;t^nHavwx-r0Ox8!Am$gNUOio#@;
z@hQ$+lseUzq2S4b9Q8c@C%^sn+5Oeq60TbF``kt2@AEcln(6-fH2Jvx?%ef3r%YC6
zPIy=3Ty)j?O*(IrpxC0zZ`-C!U?`DLV_n}Ns3r2oPq`=gU~-@4$!9qX0bbe{raTBb
z$akyrkq|@6m2HQMBE6M6gaWfoR<B-d<GaWpFTI*4M}gt+5(b6Vq@G3Fr#ZM37|s`1
zaJeUVp_SvB5~WhL+1q2erEk1&xohEhs4dmnO)uYHpS83|WAf1@jd}NKk1l;2&F~=R
z?U&Qt>V4<WY_Y1jU62|6|JuJZ+Z@*~`SnQWqQt_87e8NpX>{&iDDz62_nquag$}-H
zY`&)}e*T#Gd3F3A%io>W`8)Uy{CRho-~M7nW~JrHv==uXJlHq)x6a|bmaFgWO3w?w
z{j26`zxC<g>heDx^XKnODLK4RZ`OLv1sNNSYb!FRZQYZxH1tef)%~~fXC*SK&!2m^
z(3v6N@rAc1{sd$uXC~_koj+$&|L(!1PoE}THotG2qo>p5lvsJz;${1~oH?JX-|r32
zoXhob=J`KQq8{J4apUdwyJh#w_c1ekzx#czf9<Qu|L0GyWMDYfW56Zz#OSaI4>NQ1
zds*Rm!QZvHELQ1dxRlfhs7uYY=1q=NP|Yb`yYicHM#cflGN0Nfi{*EI^?Uz1{{O9w
zm;LWoKCia>uy1$W@8bQH5C0t6mV0}e_45CLbAQh7eQd!pS;f=B|FX%#DTZ#03vT8J
zIprP?4026eF-586*0#AvI-l>Ha=~x;-Ipagr#I=GRug03&|5O0MQGl#LYdjiUjB{~
zDDl0#s3&VJXJq&4ph6kVr8=jtMOpXF{<LM+u2;MCjC=BycXNKT@y~vs=|6c&&?5^!
z5mycY#TEe}*NFm6hR=57Ex&8#!_2_)yhXrE^ZA_5S4{rD<Sfr$dNb$kz1owd+v^^f
z+kM~pa(bL*3b*~w$@72hod37d$75;A``h6gavx}Z`NEj*bn8kmuZb1YH1=NBfS~DB
z6Z4byHRaV_pQb)<W^UP}ghIp4r}hb!|L?x9Gk?g$VE6B1|K6Eq6~EtZPyf8rZ?$dh
zzdvW*y!mk9g8jp&c{6JynV)?A($#o3Qkd~T<4@-Ea&`N5?U=;&af11_>hJ3gJ~VTk
zaQ1Rv!`903ihn=;|M)gPtm@CjiyQl6{!U)^&{xDPecE$>pLtOhTPtoK)Be5wy*h{e
zzfZ!yna?ggC;oB+``aCn->USloVPdoddr(TYUR%FXYc*}mwj*gX7B5Kab|aI3~cA7
zbRRP|)}J$bvYYu?Q`h{|!|ngC`rl}?pCHRvu}-;>;n(coa`RV=@4bXRHF6oRJCj#*
zKqVvLgpFmr2*WeJeMTCe8H6^lDazMB>9lsUYtoS0_4d}e`E{aG_&ua=S2HRm8P`=r
zWgp*_rvCDLbDMGfH;-R)nT?bFxz4;(aoKmbSswG+ty+(B;u?=NSn2!PeL4Dnp6T4!
z-DQ{l|8|xtdDd6^ulf90|NW2t{OerFeLe2e$JvYzt{Au9x?d5|{LWSNNnFp;*n9PV
zZp^oLnKd_edi>3wUwWHoSAVMhmRDbY=jW-&6u(9_29A*Uf+wDQk!u+<&l)l<ZDC0Z
z$_Z#un0;FBwHRBj#$2w_kBylDa-N<Wy;7{ROdj)DZfZzk?8)Fgzh_s$vz*)jP1TY`
zPcPj}E#TR;usw%khmXNguljn|C-n@EW?V5%(Msbxe>E*?(xY2hJN8u6J>0reMI?3d
z67gAv;j<ER0?w@H`q?SItSE8Olw~Z2UBBJ9v*W*Bdc6EgjJ0RVnW@vV7`8Dw6nekE
z<kWs#h=Y;gXzCq~S*sPVC>>UseSbfH;G?h4gVq^|sj^)RVs?1z^!Cq0)t-igE1pxY
zRoyuv=-L{x&SyQ}AK_=mtX}__e*)I_2wBY1EX(vYz$tLK$&36m)@@U)KVEz7mctv+
zC8T-PJp16pu<V7mmvAU{Z4Fv3Rd`eFcbDGNiv0bN{8y4LJ?Wa4<*IHyvDIvv&b0Vc
z^IUoU9X31e{5#z$EPu{A{MnrTspa=Je^3d%rF3qG{kqy{#yxwQ<fhJ+5n~cwnRGnZ
zME{v@i|-T#=cJG;4XtJjl2SX^d?qk8a6N1DTa}o6;JxVvJ-1!wznpF}H!$!Ln3cn-
zzm`QeHmC9T+7;g}{BgQ`r=qm}rSoFtz^#`beE3lF`1aYWJ09?KM6PXgcFnS$TIKkq
zHDJn_AKekUaSieMMGO+3Crohc3Ru$XF8%U!MBYk0vAKVo%=0o#Q=WgG;;Y)LlqfyZ
zSoqb<sw+{sZ>3N9`OY`&WpZ2M*(<6d(7KE#YN23({7vSk_ZT0|W-w5{*wc1!%5hG9
z*EH8D492a3Mjv8|H{P_~pi;7N|C=|GZ}fu~{+L+2`Mll!3tKmdo#WhIvq~(s<JGJO
zECDGS#2W5S&fjV!aUkH<g$}O7j9!z3rN7)-n-)mTEZ=YP_t47ChYu_7?CL0}uF5oA
zb#m&n0EuG}tT87Y^lv^WZJWiRm}-)_|Ap3C2VbVy8)Yw-Khx+`DH1TMjdybO5@kKP
zZOVJSjUKPu{bZ{YXRF?Lz_wBM@sri;-*fMz7=BYeob12Ia^k1SH+@d5d8naR^zqx>
z+bg#@-TnOL%uZo<C6VsF33Eewc&D7x-*Q$X>*`{;g_hIrs7y;tn^cy+t>|gH-qk37
zxjB^&`sd%@oxNeo`<+jffA9OS`unZAbs-zrM18Ymji0CfsEGd`;L86gBJBC@<<nPH
z|1J)@`F{VhPkWj9^Y%Ypd_!T@>Gyv>)gDe<dOG-YYVxZ1Ba6)LZpzto@qAI2XVdGo
z-<<w_X!|5l%6l}`AX;DjRL{;!QOZjsukmDei5z8Ez-Zyb6>#jtl;hr4Oii86%hvBy
zWLdmrf+6S8%(Yh5^4xE(OwG%CzbNk5fn6{8^ImwzJd3{Tk#K!W@iw-CU4@bXs$P!S
zE+_lWp1eFM0JaujDX*Wu@r?MIuX~!TGq3G?^Q$ww{;}ZU^t)Lpy2n(Wa(mA`lX28&
z<;22WLTk3hxH@?xH7v+nGb?Ic*zLcpt7AUZoG+*qRuoY`wC(1FgfI@%?N_EKy?n1N
z&7#Z_v%<oU_q>6uvogcd-Mt18qRTX%$lS_tag<S?lH6qCuv@fnp@HL!Kn4enDQp$W
zx0w}Ruw~Bbun?OOAe%hbYogamlPztP%9rj&<sXgCTRJ%~=eu6)i&d*zcBDL5)#E6=
z_1O1i@-w*`0%El`Z`k!KYx6bhii|R|C6&t<H>s6ryqod0IKAJL!}QbS+12$b$<Np}
z)ox3_A}f}dvC-IjEtg{=Pj_)c@_nDB`%c}xHUIT>slGG!K3DxdY24;1So8GFU3sH$
zGv1mch0EqSuiUg$o7|tBzsADCBxNYS<$TWixcS?S_2N!k5n_nAw&l@-voq&^xV!Os
z`2OOeUmh{8VnJVD=Bc@FW=)&1>vCqQk^P=S4~);-t)9x%;H|&6q^9Q2*>C-IPY(0j
z{|T7%>G%HMck9=*g|0BTyvapMSTgI*iJvCNSN&vMBR-WQ<eXDSz(xg6w){ISSD2=5
z-Xoi}-u-*p#pCykKYlqJ+^1#x|Ip0%-{1FtI=z42pAXIVYrpGWKeFd4@6|`AY_|Qs
z*gx<8N|w6^3~tN{o3!lYtWHrUg{4PkC^#@Im=ffbxP~F{++>48J%(GBePM1%bm3rR
zXqg~j<2%`Oa)npqtYv+#wbrtTX9tEb2ps<yH9;hK%jK6UnTLYUReE*ozs7#pKvOZu
zQ?oV5EBh!<v!Sz>q&jDYfK$Oa#s)*?<Q~H~?oX%EHupXD(EKlXdUCJ7k4aST-}5&A
zHul$V2zqJ#@79?!FK_L>|8b+b-2bS9#^3WcZMI0wRjpcSGrwcntxbn{n9nLt`kdQf
z5$ic&Ay?`x3)7{Cx12xSrZxLBmwTM`#^Up8=U6iwUgY<d3p(BZ)4l)9&$`W*cmDl$
z`~DlY<TuUoKMu_Qvt56y_1xd@_y6Dg|5^KtBeK?IYi{$}oR5{3>Dd_6rPyQWwZusx
z^tHF4AN!t(cmIZGe7xlJcja_3Ke^=(rkpiN_gQ~t%Q>BkvnsR9%8uD~GfZt~IB?}Y
zZ*yL$>d9(FSIwg~{`v__O{UTpxwf*a+Uu*@ORkrTp4!UvT5-en@3Wkq$$qt{{qQH-
zU$=SsLS4r5SL5#N+w!t&V)^&y`IVpk)Y~nMQx&UQ$GEviVfw0@&#t!SwMTPFw(v-8
z)X7{b^D9R?H>=Fke4Fo@8gC~_hOpgd#gl?Ih3?p8CGm`rVWQXrSBHo9+Pxos?fy4!
z;-l(s@BYtfHO%~SOMZWDKhL9zs?hEJ3OvUm47XQTY!bEozV6<{nMLmxzRTTm^Z%KN
z=YoSdmUDPsW$72--Sz9%nWv6jO)hq&3!YDYZ=^kQ+61;2b_R@@eZDyX4j0y$wiT=h
z<(#6MzPOHM+1Y2yq@$%Yoo4O-bIWJ##s5#wo2>bECpYfhd7ZgE%4Xar7;Kcqx3f0K
z&VCe<-Ns<>&hUYZVVQ&o1J~?!wgZoxUhc6r2)e-1AP{nLS>@sb9_c%`F8-s(;9(#B
zo&Wq6e?7g}6{6Fco@HG~pLk#yN5az_U5n_oZ=~<+eynzpYuZyMh6YAK2M^6&lgkbQ
z2}`%KaWXInDfdofU}(7JW4n2&|Mb-R^*6SrUYl8y`0C1O@q#1S6Ac8pOc<0kkH)T4
zUzn_QYq3K7+bXrA96~)4JokF3#l6hX{Hbj$*`MmONLbMS+LhP2i|0u0%lq6Jo}Q|G
zkwYwH^TaJK2lFj_1wTIAxG3@@lf!4H(m9F?RhDE)ZPir!dp$3!vd=9;CEG>&?X{BJ
zmo;|}zOZnvF}<_c<X2--$Llqp|2tnZT~m53lAS@}s`%bzCQi>Mz2kj4?`hfEe&I(}
zs=Zs<nv#`U&baN?oRlZDJ~H@YTE(Vwr<u<!OWL1(gW<v}m06nIshixq3_5qly>P2+
z=~gQVn(I~h?M+H{(smw>v(=GFSrhb@u_f9}%~TR_o6YsJ`EAt1h{sp@rtnNP5S-Bw
z!0_*Ti5+7=l$I{z0n<COx3@($J~S-eGlRY1Cqv)0Y~KUUS45(cb>GjksxGbP6xein
zX2jyd-o=tWPD^(NZ47hj3|S%-;m*<LvFfVY>5OHC)~rhpm`AKx;?3I>Ag0_V=o+D+
zxHV6!Z(|yVRTN*cby$^E&+d&+cRf3FNh!H4(}=;t(OZ#mLC~t0TFblJb}kPo+1|S|
z>UG)n+AlXc7vAGqw^gvo=@_4&nIsd#g(%OL7G?5^oEdJM3`>+kgQAwH>aZ~cPLdKU
zmR&5nG)CjPY2!o_QHBORHuk-WG7ZN#B$hE;=qg=)b6v=<cY7+!Q-9<Z$~-^4)J??Z
z>z7AQ-b}hAcrd~6y1|>Z(c5lp+j~97_X`jA(%UQ7Z9Tl;wy)-^kKRZ3urdUl(CF**
z);a!RPq(CMqR3Y3tOHwZo6qW9+4Xc=@{PMLc{4R;uw}PsZqjX5SUUB!)b@S<?=mC=
zSN(rD{ZB$t>e5in^w`_8qStWSURdGU^H9T!u_4e$XV;aeoA++BGiXhn?Eaj8e_6yq
z_8_@w$GRj7eEK^>e0|RfPFC!h65_;sw1e5CV)NB3)r|%|&nolgs4bmXRK3(w<0_X~
ziq`5F&V>SO$5T%zNH{NAaM!DH7DGp4&j0<tp5%sI<exsPect?6ZjatiX}$i7_qUm^
zhF5Se!yKN^#byjkJWsKj3xr9vgk);9a^2oD^=y8o`=_%x?e~&ew=NaZiY`$-D5dbw
zQ>JKLNx7-ttH!`De-0j6UiWa@&*IhpB5rE#(3-gQYTK0+m!C0QSaaNS#<%akv>kWt
zxpVL4{FQ6VtnXI5ow_}D_RKj?e}*l{*u6UYYue5yf;~RnYJ%z#mS&52yq8XW;5kd7
zNAvK{J$Lh5qOyHB4{|U}3ORdzdw94NoANS8iNlE+lR|d!Idd#^%H&;_eoB7E&g|KR
zmlv@qPxF;rymZs-^N|wCDpwEX7<>L`>#?-GzDa#f(80NH+7?IdsaDE2Hus&>+WPaU
zK-elKr-v3x%-z+`m&|5+TjH|x#4aY&#nawC*U4&~$k4B~vbc<sVS`!PvhYvVr+itL
zrHajAa_mdJ>A9rH?%Bjw-?<nz+{u)&tlDz((ayNbhc2w+)DvZTVi2`O=KlL-BJ(4k
z99hc2xUfU=hT&#5Q{A^4w`R^hq-vXSz0Ht;<I;y)y3^y!U*|Gh;5uhh^2&c+)xMpX
zn}2uu*IMvNn8{34i&0~EaH~wfb;_jc@%EAVW{eMPx8MJEt#J3pW73R?ZYLi5+r+KE
z&fR+GJMWvh<$K>>Sm^vXIeFUO@(|Ugi>I;{Kgbc$<g;GrTp53qowr-v#h)>v@58bw
zlcen!nF2#E8z}b8EVbNp@n`Xhkd`v*qb&AcPB_QP{XbX#D|cP?>Z>!uR-0Pv(0zFF
zf1Ybo*y`0kWA1&9Ird^!ttdkV@6H&#u16YNoQm__2RmIdi7l@0U(CUvb9z&5w3n!>
z;?fY!rxtyQ8&o_EkM$)lpHpr%H)v(Z+OWqeg|f#BWzMw<%n``4Zp*#BHcXp`iD5(T
z?ei&3c@KWp$+*5PJ0ejWE1o<@#q+}3X<kbeI3`;xn<D7M*dV~gvE^FSYZKqeCP!z?
zn0C@K{MG#28PlgtJGJ!EP44x!A09B<f4&*N<C&I`;hoP<_5a<xbZF8=`LEx<F`e-_
z|B5r1gZJLOI1lM<-IoGPmr08;Z+0<gez!<Q>eTb%u(h{l&avKG`TO?!{qHB9um4!i
zsPOvdS-;~8LbA^;Wns8&vRGy16tC*<?`pIC?^Pb=jsJb?y70OGFSzT!G)rAexBqP%
z|LasZk5{lF!-1`96#5tw?vy?@>E&9wAzJ$Hi+Q!-UwwRh6dEFqcste_xp-=of4|)1
zc!^8QX}Ou3L?DmaHHHhGQ6dj>Z*R_AR8<vo{R?Bly4q)dge;<Xzs>qtV<x7^WELQ)
z(cw@eTX-YlmXp8^HtvcwDnDGVv#bgWUZ=ONz|y{(bCz%5gjc+LCI+uwZv4$&6?^!t
z%G;H{uDtS+veZ$XC2W%S@_XFwTIa&qM~&39=S0r<{VIHa)?3G*W<Q}$rZt~BR2B$M
zP`P-wB+E7D#lm%wTH@2EhneNxI?A>0#Sw4ybBsm~-nuFb9&7L0?MXkZpVxm*Z)y7U
zL+a-ad|KUbYk?QTB=tEnd%isvXmAnoJ}#xf(C|X7A$oyP)NF<Ww*?D({{5@FAa^L%
zf$_zjmr@KH#0*&&IF_sX&D&A3Q}o$x<)0VJQoYW*O7XP3V(?h*QmE><c{|5?8$lz{
zBMZJwYkb(m&TwY?%>1RA$7cvk_FB19sCTnA!-S&DXLB24n`h3kt@^vHU~Bb{kHJ-|
z{3N~^GBN0ia0xLihz!?WI`taI#BNb%hJObSrRv)iF58kn<y-SvpVj*2g?EpAD)8er
z{eSApo7by5udzAtIm%2pyJpVRqjS{`c?h*kHQV{fC9%u2?Oe>>-9kV09!n@P%++FW
z5Yb*aC8R~+kj6oi{Pb??-_>4v2_ZL485V?U-C|D@V4A3PT1i5YL4!|xy~d6`(#dXC
z#%0;N(v&g^LpPpqS~Vr$$dCKlsnv5!|4rYpE^+PVb5;xt91o2(_utyu-*S<o)MX9p
zw=~|s?6ZHK{+!mCIsfdc!1BgwzOc6Za+b+#rtDnn=U1-H;NQFW{`=3rzMWrp&)W89
zd-O4*eXAQqXX+N%%w1y6GsS4y-RCc#r>7MQA3m?^7q{*0Bpv1JU*G>Yw9{E~nvh2{
z$Bu(b7A|j|p>+DdwXP83%%Yvi+beG$+O$;Y6q}`l%Uaw0!3+;9xEVUVYL(jW?9(~K
z)^xWu(UEDgz-r-g>yO{X^kg1fjdjxus`Bc{H7T#&`9fMng@Zxw$}Y*{uS_n>6tZw|
zMrpYkFgC~-?-1a)v1-EY&D%mI7(WcLz4`DtAB*gwN;YSWsYi|UHgi7GoG$5RsC1jB
z-0#TVDQ~y*gsgJ2P7#qX7MBnUjLJB<XNl($jibqn?}<GsUTNyEdfuP2+xz9LHoW=v
zbk#iFRs-wK*E55%SytQ=UHn+O|G4J`-#cD@St?T}c|9wtY`&;6afVU?i-6b+4JVfC
z#i!Ty3jbZ}=OM9pM$6oQ#&an$bBhk9+9gL`VOwh~*7ew8erb8E(T(?B%_1#fg5Sf`
zyyjYPcD^bK*{E~j)#dj!vpp{y+oL{ZUhc`|^DOh#Rvs0d=;7+b;mYBaJaL)YBc>fE
zQuUX0mF#xZK4#mds2S!IzB-hlfM?GwpWMl844LMBM(2Y5zS;lx3VTO#Q=9wqqgOsY
zoNeP}<1P5+hnWA)B};DmZ8j5>O$ku(WeRF7dwec_-$|Vvz1&;F<!ve>-<@*)|M-IM
z{5_XnUUd%tI?p=ja;MJp>cv^tKd%YX-lj1rs=1Bl^Cg3#m}z0jZZn=~<+jynY9E@S
zy;dnP(xj_mO=#DI#*I%6+$K5~gsV#$-21z5cKP1&{;*wDX-^+~S8IK>tHUhi@REHq
zcO<TwdTg5~OZYTz-<8%~^XJ=seOIEbky^Rs{?**Jg9}+UycZU<WDZl@nt8J6l8+#7
z2E)ex{qy5uGg{xWB$k|gYklnAYsncqUEO`QWwHG|R$u!}z3$;$zx=#ET^Bo7A78mr
zAXsAZ%i`y*^Ut<!Q<Y!{(sUD;wCg5EaKA`bUi3<rCRYVPFU^Qp-jr+Gb+RP;M7S7s
z%`I7a>(ukV`x<j*oeHz=R8ke?WzI9cTsq_N?7Ieii&Z>X7-q2PiOjX|xvu0baA=z^
zZ*!DcchWkiTElb$51;OvYDXD7&!~z=F)K<i95PU4`TpgX^I^-Dgv^b_?_zpIV()pa
zSh=Sss_)2y71mojlzL;7`wRQBF2$IMpJ&@S>F4J6e=QwK4t@W*RcYxl`9EjtMOQQ~
z(YsN}V&S#zPR-r^&rWl;e$su%a3K5nd(&;toLLtfG|QZ@Z6jZfurf>Hs^+X)(<Sqc
zy_K`yzQtm`uGGY)ww8qfA&Wy-hG<+_cj*K7^Zw;B1_v72`TUPo&c0{mpnFQA?fAKS
z!sRRs8N7N&qcXfMPFO$nlINdQj@7l*hh?qnzo-0uK6{~^ZRwjU8?{v1!n{_>i~M3x
zF1fvS`@XG5Kkr$%aN)_5o|7-0umAUX|JUgKU#~5$|GGBc_QQi_h7DV`EZOqz{maOR
zI5vhZ!_9^N9rEhZer~e;&C_Me&Ck2*=qB~uxk*Y4tERSubPFgh5n(^jv0Z3&`x4o=
zkq0!Ue7e>s9`Et^#nkY)suwHm?`_yv^W?^AXXj?^%e^_*{{N0M{<D731bqevfffb_
z&FamzT}ccEJi-i<EF!%%mrv1Ls*&m`!`$$ASKng+uc))jGH2yaW113FY9-5%(6cpa
z?N+Boh7Dy*P9B<)?twC{%PIqpnDZ<ST+iGP#Klnbb5CkyqC{DgZp(yR>ulSUH;Z`o
zsU@oxI%!^xO5c1_qifpq=?n_9&!!gNbldyUdA+&kqj~r4X>_exy}HNn`e%)$Hcw|f
z2-|FGWmfg<%ge?_$EBe{>P`jrmp?x-_D`>x%^q+2r`!Jj=cR{SYENoM#A(h~uDH1=
zWBJn0b}v{M8uPYCEi~eF2)Zezq$V((X_C&>z#CJ8Ec>RO-8DrrQD!~okGFZ^$|_4(
z8n*teoU}}0;l9Sk_nW`$dU;G*&`n|?x3RIk#_4;t?`;`2s3pwoNpxa3u)xGGn4#k^
z+gII|3#W<>nehqUN^bIg@$~BF`}g+T{Q2c+{N<=`JH#4t+9&_t_;u&Zr!4)_M|PZ<
zP_(H2u<Ui+Jgt82r7BZyB~~r-{bR!wez|OorkTvNPS*Ug-Ii=e9NO3zm>A}E=<Amm
zE-Y>2VVShrqL0y0;-usDr(Y#xS*>j%1QHZpyf?nLuX6JPb=?>HwtaZ(@T#V>%=C;)
z))|-ETDN02FPFQf<K}Q^TIX5!!^V>G%nl9K`*bp2DqLc7^>vtQUw`iJh1)*IZ~c2W
zd)mK0(bMmg%=M{=djCq_rbD2i%sRey!j#Rni&LLPcdKe&-oN$zGTBe=_b=Mj9cHfo
zFjf2c^n))H87}&me(pPa>{)$vVlbPJw2briMNdv%cT8<ur|{BhCl8aa&oqrpZT^X7
z42-=gGlV85-gjBBwM;<8d_&CZi;EA>mvRp>;baO}pratez{thOz?`M^HgQ1%!-3MX
zTW6`CymIQx#LA_O(`r+tcjw<`WGK|-u)1?ja?jK^|2y+jj&&=C`&%&YymXIiQz_e~
z>wAr>KWzSO{q=;A21AJ8xl9fTHimn?+qG0Rt_8VA6}PY)G<?C5cp-|bRq&Gr8*fN<
zZ@``_bwAAI?^Hj2c1rcIVTqyg-s%0>YqhK0*QopJ-KiFlxX5M1AtdL0IHWTobiz}v
z#FUvw3M4-J-0Kr{xSUkW(6C^#R*&GP+()xie0-ZMkG`GxD{azN8?U-0?wm8%Z0X&j
zz566{e8r`UQHeg13b!TBRWMwz*<kVc)Rx46v`f!&Y%^V10;VacmWX|^j~97n_4?20
zwAjN@>2pgN7+R*x<|*!6Eu<#&C2EIV_(`t|b~oZ;gg#m%99yBrY^)@g+UNUZ*2WID
zxn36*FkYw;C}(AF={UK@qiC(P(-aL^Da{mK0j_ORs_*&d%)jV#Zkp3m-{kq>F&>Be
zCU`ZwmaYmg=Gxe~Bup+zns;}~4B5t|b+4as?0qWCu)rZAdPUxhC1OTCMW24$2{hlW
zx_YhGu?-Pr6Q>$%HayDF%XD()GtuOk0U6y)(;EbKZ3?ov)#=ph)6yE|bTXufAvk+2
zgC?);$|ANWJ`4?6i*75aGB8Lf=OjBBGBUJ%-0_%Q!kqQJ*T$1y<knr^mR5VY!2MTu
zqD-6TlBq_Tn>A00#dsMo>@nNAVb7kD>(+X_JI+Psl;s`UvbRe4iDY*|3+E)KwW@n0
zc*?C78i^=sbOrM?7_tUro@x!@Fi}3Tq37w<ZI>1p+*mh}ac<E=tFXNni+r1fS{MuU
zE?GS7JRr3z^SE(M*TVJdixSuUI&*pQ-oq8Q+djsL3p8m6p1#`l#zbhHX$DJ2V#bk2
zSDeZd%l<vNx%2Y#S-n@xH40-+mrE#eFyzdhwQOcm%B-BSbvv`;?HNK&E$wCQY3-a+
zm9oNMW1^C%rs|s8o>Ff+Qs*pszhuUpg2TMk=Hd(sc3=2$?_hX!)v49N-5iTm9(Fwn
zn{jPc;?4|RU9*|jq7)exi12>l7cu+Z)$zQI%l<d}d&R!YuPF=)xvkr4UUc2Bdl<(r
ztZKrLu~Orpm$LxZ!PI;;a~mTrh8rp8?Z4N|QAzhdpLf&tSj^{7uif^2pSyXj!NM6o
zTB6i0vT!ckd8yAiXJ+N^>g{p=)~{!2nEYL4*Kg_mv&&X^$S}_|E7Oo*5xCeODA2UU
z%~NG*$i%)+ZgtPDd{Sj#m~j57L7pe?l!i&SShT%wGF?A$pzfR-%kr}yrv6Po)F&2|
z%yRhls^kaWs+S@RnoX1q>r=k+*S|jKm0wqVuWQyr$&v@l>;Bqb@L6~FWx>kB0SPSI
zT1CT+xzC>JTiBCcCYJ4~#HIYxymz<2F$Sls3sL;v(m5TQR!=Ejd(dD-YT&Vgoliu%
z{UkU~A7OCN{1&s=&vTNNqTaOlEj&&fe9bC6!N)odc7&|D?YSdhO42a{rxPYKPjaYv
zc>8KPN@*NzQSd3Kuiq9?aw=7vp($X?t&LX#v{GGe#l)@P<4If1G=EO?A)aZwR>^K<
z5Mh|2mA5fNfZh0zjPmra#S9lZguOBavQHn(zWr?Cy^CJ=x+(-XulhVL{`&KJ*z;Sm
zCpVc~Trj1CcRItgpe8oAfPDuz4q2XNZ^*eepWEqpGZT~jVVN}JCdZD=XIXs$RQ(l>
zEf+ufE%5a;xxK5uXE9X#JTx&l{Zd&pgTr~Y*-8sU7!R!GZhu!_SG0KT{nEd4om;g(
z`Bg4nFK;v7Y<8wzdP&r&lD`Z7I&bNW(c7MUyzhPXp2y#A*Z==KpWVT|U-th#XZ`&(
z2g>jI323b4^}5coX3l%}LYd=xLUj7R<pp?|N%hXy(zn-d+VndQ6_3pJDic27U~Fe5
zV3u?^WYOwUE`|of2r&VtS#N)IzOQ|6ZukB4a($iZrQ2m~|GhbsR9E!r(6WQlx8Isc
ze9)I#`b2tTl$CD~gMd?j*Yzt)w{F>CZhzgc`n9}$M((#--OO1UOD9=e^inOHv`ka+
ziSNr-?2*NOKEdm@o_qS)xw$!dd#<#c6kpT3``?R$xQ_Ld?M{wzQ=6Q-Jz669@|K$O
z@oU%pd2zgc%k8&zzg{Q@2M2pjx)JjI%a=Je^$CxU@dhd^U%vePuCMoPf8UtAEKwyU
zZpN&4uNk*D2sDVz+J4zbE}LQP%Csm|rAWV({by~i#kLui#il1DEC^gb-Rq|J`dzAg
z!b|t<ubw=4a@6bfbw9oDmoM#m{N~Qq-&4cmPX7GI%y0K)vHbrVv)h-Yr)6#Z_2NUo
z-g`T~Y&valEGql7$zzq5n|<8A<V-P|eQx2p+{r!fnH`jp)^2@#$>QqS0@sY2&wH5~
zE?qJTTzMph%gb?6!SO=#spbVUnHIR2Tb2E}aZoJF)b*HhE6=L6VcE8;dv2^t?G_M|
zzVuLQ>PEH`H*!)oTzRoYl&SY%p~fK(%>^uHOT>0wP;=ZY6WGA3cgN_{wuN^z#Mg>1
z`#yi3&@$IY5$qgXVs`hg{{Or4ea1TOsduW&>k2Mkc<_SVzU1FZ_PCfpFU@Gn1wJmT
z9i**f-8C+~b(^$oU2<i(PsqF%hU{EN7QAc?<&|P&-Lz%Jq95P)z3k(gIX!oZeO>8<
zw$#JyO-9ykd3FDPN7aAO4d7jS@Xg6pb53{NYuh9LA!FsWDelXf+`k9QWJEef9WP{&
zV0PGjwdjNpLq_b8ZH_){3?~*yDYir{n9I@RQ!mG0vd|)o%hQ1~L%M`9fQy0SfYStx
z1wS6;I^-~$Z1LB%`TpgniJ0OsW@+!o*ZUZla)RvB3wRT?Jhgs)Ji7Dx^uPbk^hx*L
zE01HGa<u7r+vh^_y%o<J+@A2-iYPB}RP-<iYS7>JHpF3~n*^iV{qS42QkF<{{H?ET
zxl?`S?5xAHwI7@3>Gn)Dh+h4r;miGbnMy4y(xv!}Crk@cUwMV`x#J<Du)H-P65krR
z7n(Yq*s7VxvP3BHRB)rAL3^YcW5ea+{&5zzm4B_*O?7O_y_Qp=>%gEe)lXS($^)gD
zmYWJn{_j+oy3bWx@q6$|ZnaAaf}5^y=C~gDoEJ7*aDeHl@Lv0fn+GF;XS=iR^F6%7
z==Y<0`wfc)*4?O^WbWg7YVy~sJ*O(#u8Rg~MFd^Dm=@A2wJ*_jZ_PWWTa6Z%yq@V~
zsq_|mezw|g6P3cCFeSu_v4KzAJ^WU)<nL=2@7+=QzxBzJmCr(qU+PCZIVG1;{A2RU
z!%-WVbiZ5KGRM_z6<rq;adoES0yPaD#TO#X*BiE$F*GD<GcqSmlltLw<~{e}bg6@?
zZ|}^T#}o0Tt#P5tlHfqoE3cv?_Uwv~I&Zl;_up^#`C1YGbRX|76WKhU?c0^kl^b?!
zRG!kv$|SsH#e|>hIBqNb`Z($PzK?fBXJ5^F8{B(L=XmNNi7?%LMWrI**=oyd-e2G~
z`MfJYf9tE;#y1@z59ckMuej)m%=B$fuQA=s4wNggbhz|l#gSky|G9H&|9%br`*Y&<
z_p6S4eXx1{o~MV*`PR>wt!*iKd}HfmwU3ocOHMSZCsnR{Ih{*&@-^|Wx0l@teCstI
z=Si37-H)!xycLyqjbUbMUDe;Ix6k`uefI3Nm&e|K&9%4RtMMiHZe+Q_AR=^Y*#V8n
z*iAik=J~H?mwl^Uf6?~Sot4Ea`qn>;zQ22IZ^vAfFzaQv$|hXfcsHwM|8HymLcP5f
zM_IU6?hJF)-=w>Fb3}3Op~F`;MJ$&S3OsI<Y*2Nq&^@ar|7OMi)bO)5|G%7UmD2q&
zH*e3==IL23;mZG<7GJ$!wO+*9a`Q#=`+pUsmY%($UH9@`@~V?;l?!;2jKmZ&jxO5&
zV7JxFEEgFiAMJ-+#Y>s(K5d+vcJujNmMKgvDTi(^7w_Hknn#Sis`!AE=J}YQ+d;6k
z0GoPN2m8gy%ntrsyt(_~qkS8_^L}j9-j@4r>fI-IY}wCVeRO;Cd#l3#E6+x^i5#=G
zFMS(7*Yf#%mW5N&H}2h@x2fn{^8K2pCtmH$o!M*uvHQJ7?rZ;97gy%*|MdUQ)w{>V
z&s}!1JjtKJHG8RnsRHYSWkP~E0xW7%R~i_W9`1Q9=D%-O$=j2x`CIl>AHRK-{m=Tk
zx3@dZuW_uF-~aAXdF_u)_kS&I*Juw@es#E`QjBkc=f>j`CRwEmsU71`J!CI6Ysu+Q
z_vPv5bmS~c--(=a*ZOtU{@=?Lt8}K``TjNh?t$+y${wz#&EGcNUS1HB+a0pPFGlNz
z=OXLOtU%=>v9BbjIfk4&#xNsc>4LESU5yLco~HZUPW;uI!*lsSpiV41v%|_KTbfPg
zWFEV#(zi5qqSN~MLcZCF7kG_s&UyaSr7P=nW5^vt4MmH-pe{p?rC(-oPf(MPINUSQ
zWa_qT5wAX`h_$V&S6|i0i<Vns;&fZfEk<`Oo8<X($@wP@eoe5u%j>UiYjN@a<t_J5
z$%O<zU*xV;ziP|Bncj7`KXXegjQEh}ZlyOV>Zs7tj|+pl`^zTXysBYyvE@4R6|Swb
zO|_hUZ7fP@Unt<nJ-KyHSRb43!n^;tHIf)4-maWe|8a)v%*T@!zWnt}`?K7<YZ3Eu
zO0C2$%3PA#f9l%yp4^J($6gES*?hkBS6{B8a9ZZg*GvvK!tPFz<wzBf`6zm}z*tN@
zecnCuqUixz$$4@wEx&rl|4cIr-jyN!rCd0EO3-Cv<L!59KJ%};VgJ3@{`XJ)8pVfy
zW~R^Yef-0>I)|a+%f{o2G>jyFUz)yuPwDBjhW%ev4zc{5{{Pc_v1hL*29+H&>AWkX
z5iFU#Wx3+TK4v%mix$^PkBS-@d2BnVA>6BQBtkNysO+G&mHf{myQj^XyjS_(J8iv_
z;XNNaJK5jupI_k2<@v8QJ7Q;yoTAFo2XoXtcTMB$FpOJ$euG(?*UGIQYl62|J-*;t
zu3OQ4Yin7?+d1a{v(JWbC+FPWmN?^P%(l4I|1bPIQrIJ~Y)Zwv`?qgzF1@|&^taeu
zrMJU=R5ux3QpqddWxXxGe{xD;-MzBASzC7{|1M)#aV_h)`uV(jn@ne)m9zQr>dO}&
ze}Ddh;_H2~Yk$0${QLX=Q|te{djIeF{oP+y)tzgffAjyN8y;$mtuae<Sz@9Oo2=D*
zt9XyCS?k5Y2*aH!)`kfVoqAW5FY;w=i|%Xvvo!wSP5!zcef4i1)IYmCzwYVOaE+z?
zw!dCPo33G(uV_#xNlg28y#CGceSerAU7ua^==}fnC!ccvUcUd?qTa`~^JlGivpf5F
z^ZEUk{yy3{|Cm$lH|FrX_jk1?P4#2){#sIe&~wYCn#TuPo%`qh(!T5`(vWq!s(1a9
zw>c977fwqT-d`S{|1NjI?t4MA&atabPT5?t?c0rt!Y08jN6-4rkDBAIGCetb$Ml>x
zH}_q#T^+K0_PS?Nw1OjI{MJdAzT5Leef!t9!J75Ij@sAc{qJPGd?<By+ebHXD{s$u
z?aY+SEi$EP%|9E%-A|d{lrXE{FyDFk@?<41&jnN2ADT8qADG50d-MCAIs1Mag?%aC
z`+Dv(2S$cj^<S9Wbk}a;`1JSLw<w##dO9bIPye|6y*O~y-)HQ1=N{I1f2bgk`RGzP
z7sEvsu^A!zKW<s$R<vxf*y@fo0Sp)TE=d(6Tvc}HC|~3S8c>+Fz_4gV7#Bn1CGT0k
zZ(Z`R*}n4s@^v>4tuB0hGdOD}=PkE2Tw2^aT#Zt5E>3IH*|kD`>ymrRcKWb5O*r;(
z$D|Vst3>9luiU1*m?d-WWdnYLEj$05@)Bu%*`~7A_u9N!EuD+k$9|gm+N&(@o=x<V
ztj?sifE5akCp`O_p7wv)v0QC-OY#N|iIiN+(t8(bd%A_B4jesnaKrOsz02p@uAjZ~
zVZfCMTc_&>G*8?1h3WMY+s$fDAEnE~D_sSw#X37ov=kIrjz%?y9Q0bg;b!W*skd)R
z%gnhPG@I{qzRuCqn_^q9E<e|i$2F0qA!VK3qAkD9J}%kx?bX5K?(6Q)xqqkndiuJ`
zm*3@PXCFC~BF&Sfai1YPV2;r$6BdrS8+iSmTniDLY!T$R!Z6xjB_>_Ap_Dg!Zt1ni
z#Sd<AEohfeV_JIfhy;Uy^1FzaVw>f@@uo^#Wf0$W@#F=;jT59884f-Ou)3KWpP`@Z
zGR-yP@&4L<Qf&`8W_*xg=vZ3y@XN;Q>C4Yqm#sOnFXv<PZT)gip8jXr>b=a4rK|2~
zetDkbwoc}DiJjO=pVNNpQqp;Po-a1)472fEyft@5n8cP#Qp#J?USFQd#9$=H$}m~z
zScYzoUrAK@v=7Vf&0Fi5Zz>lz!}jjeiw7L;&+C<AICD<deoIwV|MkraFWNtOzFlO^
zQ(j?y-DN?q6*#JkS%Vj9|1#@4Qnu<!>eQNpX+f`6eh%jT`i-lMi|zBu%G{NEY~M%L
ziZOg)syqJU+CDS&DMhNgyYe^Z+*eVytrIF#UGg|`0i!`s5H~9aqp_x&O4p+5_q(re
zvoCqP!{6syvi#mp=Jx+rWM0~Nbn3l0dBr0fMpMg**pzuL{6BrK`gn9%Ncq0~p`q4u
zYtEhBp8tHoyD)9Vg*<LXY|<=hH{^1f(<kue+syd*qmh}pj`^6}`8|cd_9)&+klt``
zMoy2)ZH1OV7t6BM#d~T$pM3r%A~gG-#rA03C1MIQmJ7~#FApk>->eGWTK0DD>bmr+
zQ7Ro%LW;fT?tXW#{A+5o`>B7k?|<o@{e8Rqjm<Au-)+l%{M>JqfB7S3_i0|P`!DxC
z(kP8xIz_<i*qM}@g(+8ydmi5_JszvS<H@7a*~ixHO?!O9CG-Bhqjjry7v@f72;cPH
zLrLp-v(o~Pg&}7RCkJf`_`qeUZ@Nr2jk8!nRloM+w~tYN9Em*Zqr)qIo{s->!Rg13
zg-50H_axpup<Oohn)s)8(f5mv*7EDi<g3p%@7tH~nx$c{c6a%mN_WF}CC6U3AKd!(
z<;kVI4esCNYMwlFpL14R?e2ybTJD`e4_>Owj?J1^eeUP(_cQH3CRjxk8c$1E6J8Ma
zeb;q{75b(3zrW)@uhVa{Wy^n={Y772>(%_s|5tMB)&76tb&rJW|N6i7xf$hm`OES3
ze>*?hZ)xo)%3h^az^Ee=^Xmxvdrk2<8b;-He;@S!KNWhF^QqWg`(NGv3qEjvPyf4Q
z%eJuFmRE1=uUKTeTXX+QS^3JnB_a&MYT4)FKhHaTUviDKs;7FNsr~16b8k)E=-dQG
zQ;rNCzof@M3TkGy{i-mkew{8?@iKbdH@8pX`(Ev_|NSxd>ps1ydoE=tzIB<}Wp91`
zD|7k=IX*4D@5YL*);{9TtgVbs1qXGO>2u2z9=v*c-Jed`yMA-FrycI=yyMf`^5fQX
zIh(R4FH|p!w+2pIT2`_wMx*NM-_pk~vvlR7qP2dT1Zh<3HGKSZ<3(T3jLD8RTO+>j
zI(aC`KYdpOPuJ4W$S2os_la?@yQaqT^@vO2>uZ8MH9I;MX=Gpfoh<BnUhwsD?Z?Tj
zaT2@x!g)frPcMBHcxXaj%IUv#v$TIjruC$5VD<1)>{WHVy{$h~>z_hLncj0hUtbX}
z<HqG>>s>O#SFb7i5Kx=7N$5(G+xkZqBHwatV{S6}gr5?BBhh=oVuQ?ix&HdhVC(7H
z%p67g&a8N{w(V(MP3HOO?`taZJ+{3$)>M+luK4KCK1~tTi7(W0ADK0Bv0i*B;eKJ^
zw?D2{MWF>3f9hM<l)GG?a&6D+JFkA3&SvXNk7ZtcvGdHW%;(Ry=ijoa^3;F%&Th-|
zf9zt`Z>P->D9mE~;(XiZa@Bt0*i~ml+_vRhtTD>EvYR1ju0hV`#JE4Vve~PT&zt70
zxARG6e}8{}eC^Yz+wav`ulf7TJiqqm>3B1Xed*`tE&W+}yiiR|t?uFT`ya0SxE~%<
z`gFQoee!<!U-PD(Ih(fsUWQNTiL?!DcQzJq@|az)E&F_^&oj`xkK6Z8Z*;V}_;3B%
zoBsc9nA&eIyWDo^g!I2h`v3m)|9{c{|IuOjnR1c$xfg$m{Cv^YKEq7fMP;c}4(FC@
zRrBIC#H`+)<6rX6Y2k`ev9`oXM}kgibnV_d&(ME!V@ZQNOTsy$yE$fJ;^JlR@BO`6
z|1)c0#EY_d8Ruu-iwN@4ylQ>_W1n+7Kgb{FHtC%HqW|}H{H|ZCR^R`1ZM#u%?viga
z{p+KoFTXA8KI*jk>Kt23&`46dT-}pN-uiprY!Yt^jF6V}on+$u^rCRu?XrVRZzpei
zu}OHsyGC|%hxwkHO$$U?oZ0!#igMR2zt6t#;+pMIYts|wgztGII`6Sb)LQAhT`TYA
zO+Wqg;K%cI-->TVF|4oqx_aKiibl8XIdL^_9R9rW<(qh>dTH;|nTIdCTb<3>wdz`!
z8PkW5x;1K1w-_U$zXV<GxUH?dw=Bu{Y@Yelt`$-qO(F#`U5idc=yH0kOgbqzY0I<Y
zuQux|GHu9CyZ-p=;=uk>t{ctv>lM@_e?9qaBeV7%3-SCrlYVb}d(ZUs`l#^O>)Cqu
z%YMu5=C^-QU38tb^=HVOH=mx_T-*Pk)jga~|E%tG?Q?x+TX~hG8CyCni<Gto`c}!U
z*Swh1d{#xEQFKSthIh8#?|nZNzDK~}=~Hor7xN<=zZ-<ipTJ)IGrp>`s=#b_zWtiU
z3s2-;-r26dKU<e$ZP@XymPu12S-!~I*8TVWzsb9zK_S&qbB3al!2#CnweQpqg|>QG
zrr00J@yjw`xb*ji$?jPt(hqOxPT&7Cc0JpI=(R8IRXYe}35GQoO(?v6P9%NRwD95!
zQfaw4cRCYwrWk}VCkPw}ie|X<T_8PEf3j-+<<sZyMxK4U?|n<%6N~7wPw#GZUtf9P
z;Ta3}@Lv<%E>4|yXUjT+jk!)cEZKhUPCIt^OxdJgPVrf%KUqIfkEws#H&c7N%+FWv
zu00f;{31bR|JPZ$3<t{c>h>jttO--!qV;}~h}uOr=^d+AMwxs**zO-^5%?+Vr+oEQ
z)@rH0Tc)!t{<(4P<$0fMpUT^Woi|!N<L0J<shiI5tlhagJu`EQLDj*iso$@~>`VOk
z>~B!e>g}&S?aF+fqIdFAoR00$X@|@1+})kgXmBN4zs^k4x}E3e!ju(>ypl#N3^AHz
zQ-#F+Y<)i;3f{DB`^AM5oz51XTPgN?rC-n6OkGZ4i@c(wZHN1H{f|Yici1a>ndhq~
zw_fFR@i~Wl3(H@nEMH%$RdjpLqhEWf7u?J~b~AjoH-GT<1*>aUYiGW#P|vCKV&Amn
zPtB}<XCGGcm0piG+?(gCSaJDWG5gx256#_ckG@D*vw4>%?<<zah0X`L0$lRam>C#d
zHPidecQ2lpp_&<NF*$Et>YL;I^0k32vC2<-RqK=2g?Qa<>UTa{XMFNsS)u0pyc!!r
zY4OROb6%=!d*$M?QK@G2+*3{_p&#_;+?f)2*>jWMs{K2@Uu=H+>|%sWv06-aQrO}{
zHv<C~Gj5M$i0GTNNjtshWu@!$zO-$}KIgxb`Em7Co9We+-Re)1Ki@o(v9dVF@V!=#
z=p0jJvjSa#nO?_pzCEmaQ_TPVNB{IIGU-_^d*0^i|Gwh>zqDn}np~U6=sqJR!y7j@
zsJ&G3EIk+=slMmuyQfvJ{$DYDUF#{Hs~59lC4<7XYfXIbtfjWUUK~8x>Xc5jhv&7d
zUW;q7+kOT)G@g&FIs7*8v|dc;YM*DBpT)L5o+BB*bKRNLX|HWdtOA8zuXrW*TCGmC
z#bwQeW4oAHIu$jOjvG38-2Zb%+f3Whw$bA9J&zBUUT=GR;LTn4_or9u{{P^wel7a_
zBkyI|laJ1yp;2bcyI}H+olBn_tGC(t-tg&^8J`b|ia)vcr|t9i?Y}JD|Go9?@BVmp
z>QOfyla>OmdrtPcVcgU6WbSWWHz#h}yFTf6r>c{^I@e70^MA_aRm!g;S6>n*e`d~{
zoeJ9%UBAoyfA(kU`p69{_x(w|z5mn3=rxO%EOz0LU6!Z%T%?BKVa?}x(q;c&i<duV
zR`<$T_^9gI&jZnRznkXYDZ9Hqe(_e@=f2@gCuaR!BYs{!iZf-UfQ6H1=!YvA7cJ)g
z`6=4owQPQy`s|%~I~EC69MSoeIBn^%iB6Ui&dhRA-`cw8a&PX|4e#c$i!JW2e|^+`
z+s<9Nmvo<BTYEZnuEy&le<z>SICY9ue5K!Q#TlXsvWlWlWoD+b%{5q4-hJ!HMMd*%
zySrvzKRcx*IQ8(Hmmg9-H_rZE`{=y=-kb87^Y84vc)unn=;NG?5vw{^7Oj_lzGh-y
z#`*2qQ=QaZ?<F?WGPtZ$U}#Ujy*KaD+hq*_^Sn&Te?`ukW#PlVKf!pjp;!}3V#%5f
z2DkZspFCu<e5K@Uoo7s<7N@kIK0YHbkx@rdO`9e1m;%cN)g%K6m5xT8%`=|`UEJK<
z^TOfW<W>hy$Ao!jQoo<I3o145Tf6qz3BM|nNX!56a(|8_UEEup7;m>Db(6)<S;h5_
zKb3A~mp<O_b3Xm&lDSvKtJkLK#YH+^?V0nUB=+UD!*{iHZcqE`(4!@>EbK_+vFT#v
zbE?mMJNx*#W1sY~FIP@<7oJY`{(fHn<zd-7w!71xKj~iX9`}9I^w^5fqAhbv;x;{W
zofmHtWB=p9AKSI_mY(PnJ#t&`&(V{YwiPAnZrq%iR#_A4l=5uW_xTyN3=clD_sMa;
zJn@LV>r0bv^7T0{>Xqa5Vl0Z|Wb7xTecXGT|HZQZJWSV&KVP>0`zktrzpdw_{+cg~
zmz%EH|7-RBtnXC}ag}#V{bwI|w~@W?oUVCVn%Wd)9`QaIi!b->Km3s2`@eTxv4gvM
zRP4E*Z>F`TTfW{jt!0|8sb>DKBY|7%-^af7`^Im6_ecD{-}Ud@6PHY0I`!8(+uzLV
zwOou$LpeA9+Wh+Tf5nj1S1tOMPFeR_a`EoF>$YB#`kZ@k_B_+fX?$gBUaH<pgGAaA
zCB(XqIyS6be(7zA&H3_}<&Q$Qm|c@%`(C~Ga$juvyfbHxNw6)u?o(PFo18l>Gub41
zcjDh&HFnoCOnMCaUibC&2wXgM>Xb+6t8Lc*U*7+JOWOYT&hxfkUN~Rh`z>_dq3iZv
zQ@78lPI*7)C)51RA7AxKZ>q{yJk|YDvZJlkyU8*0cAMdyhL8<vqPOk--Q2&vJ?_!3
zt5KE5N{?<XIxa0MTlum7?~Utu`*z-cU;jn_|EIa{E7%*V-|zk2xBDHFfuUK|+pX8_
zoIl3z{9?NQ<Imm4w~5>D`u@@Ur1I;m=kdF~?w`9~@ujQ#%(av6*BSX$UwrO+zHFD(
zBj33nW{4Ph_FwhR^I`}Pwv*^wsPlBX|C;)nssGcKY*;)q;mG&8kGr<V?Ws7P{{3FX
z>3cI?mmGflzvk?-?CpLrU!(Q+ChfbuCC8n6Hlt1n|NWvr|NNqZmu#Qrop1C1Y->V$
zh->6B@AZ+zC%0brXqo%s$X)e!5tf_WPrfR>y>7|d>$*#g6ZEVWs#or-^xwR{I@Pf9
zuj_Qif_0UG|DL^8vHI|yv3z1I$E4@>1qn}2fA`<}GD~`gZEl`T)q^B~n_M@TBHxON
z@5<kED^0CCsPB@6Pjv89o%cuiWrgMU^xi1Y-gK8^Uvl+I_o@X7jjS^mrk7sanc@EP
ze$3T<DbCL-Sv|MT-?`_<ChqWmuf?U=->p}PW!N-pe%1T)et)LV-?*7K$mwZq!))_+
zzWKMgS!WccIc}OeYtr{c+^40NPgV7_xv^~Zln=iGw_GYMx_5HkoXrJ|N{Z^Pn{J4%
z<2r0|PFwx*-koKYx1Ur_Uprm@o=#2p@tIf4UY=ui|6dxvc_vHc@vl#IP0yKIdC_cY
z`Q_9bXF~LJo|^TU@vnRH|BkbV&q3D(EP^eG+6on>zxh=rE;v(gt#eM({?EPP9N~-?
z{#v|MyX$<qzy9IBZ;RuOxn*SchR*Y{-WZ@1^{VIaq{h<|Cg}uzm;U{(I_KM;*XvKM
zUmN@JUpC{6dE&a|V*eBGpZa(7U*|Uwi}|xQel?w)C9tXPR@qYJ7Z>)bZ`<>W>E(*j
z>p9=GcOKvWAs`{;_s7Y8_fGqUn)Qe-eeZGpWL4q!7pI#0^><xc<q&#qcBR?&YZDah
zdw5LOC_1;T`P8-balf5ab;R-HOPMJzli%)nA#>*W=l&A!Txrc>8^c}Mp9Q0jT3lT1
zz59yi<EL9LZMAYgCBEsn+2vme*_8|L_pQx&t#WbaQx}^ZcP#Hk?%2M0#>7bFxlI$g
z|Ngt)|K*z3`Y`Se0giG#?)Piu-IwoOW@Z+(%IuZ)G~3yh{0r;Lw{JXoKK()FOF@%p
zaRZi96Sb#sFIe`3`R~1V$GWs#QUd)iHGMICTyf*ywMQr2I22{is_D-?s&V?p-RrNu
zOpf3PX~{B=F8{gj{fD3%XHVATRNCddkJOa2z1DR|g|A7qk5&He<$3m#GQ#_&Pr347
z+DVtB?^mkXXPw)~{L|<5Qk&zGs&7@Uk(NI*sqp&y7hlfaHe=XPb^XS?r9YphUEiqF
zxhrr-_4$3#QnyO~3akHKnK*H#iE;eShi%2@ET2y-N!k@8;?&doBsy@`%Qx}zxko*P
zEc}*VR*TjAvFduStmdq@9~QdvU!To=IXGB&@>ZvV-bTNFH2#d!kBo`p*z+i8Z?=)O
zZCqB_W1r$<R%f<|sl-n2wcWKN;ziQ^#-o*Sa&tG$zTR~)##3!l>DvSQmh8J@eWxQK
zGP?NtJ!SQ|wuvHPr?Qo1E{WRh<>0{_!DhVgTSoR0mEuh|^R_K{zWKGRwb}D$&2hFu
zlm7kt{Js8l<8QsakLDcsF8*+hq~!kZ?~=dYt9%ime(w3+y0l9Mdg0mpc2%G3ifsbU
zJxo^D&f6Elwd?fULlK(W%$~2T+Pg0`T5o!>Ufs)U)^<CNMF_XeOiAhdd1d~cB%|Vz
z??L+9uM=%1eYSlq8!_weq58j3>z)Lqy~@078~FFf{~eYk&$)iqtPSV2K6!HIx14OV
zjWe}BN1ryXb38I_?Y8c_|7zpy3+|tE4P3GR!>QP}Wz`S+9&7WPxl9vR*?gn!kN^IQ
z%a=q)Jvg;z%Bgi8XQrM`yQN!EnDnVpMW|1CiAbN4f%h_}K-Gz93R}0muxy{*`$4+u
zzVm0}*##$0uiy3fUGk-g+U54!z8|O+&W?Yx<CFgX`{&QEiM0;WlZlMesWjDGbMj25
zbFcsZgZsbSDtvyxYe7@PnS0fJrMo;cw-o$wS-tPV?edC)%H>8grX0AIaCzR3ioCzy
zPRAGZg%mB7JDQl*;~TVgYsa(d)1EJ$_NG48Kc!=Otk~9H>1yGW$ZXm38;`Bi`FhF4
zJ@J@JW?Ij-z%}CH)zcQr+<d=WWx`T3zeg5^cMVR5*PLfR@V4x9;oTMItu9;MFSTWT
z=5_P?=Xr+HbSEn)cIdu7lQOgN%fm`;fr-zx&j-)S6;VsPaV{%S#C506X`#(Gde84K
znLFia=}}qr-@oNUF3IhE+!}1Xy+3b`&N+_2d75kWe_wSu-hJ2dc<JfX(9c@?KGmph
zHQg#G8J41S!HA_n<+;o(x%pP<DTh7QO?!32sQ*b;^y=){7Z(Z_d$*?>PrWBQ>(J5c
z?AvbUX;#x;NH|z$-7kGJ(fa%SnTE^(d{h72Qc#*VDXXeR>r$rq%k6iI7Q`^j^Z$Fo
zuISUorf8iX+3RQQOxk4e(j$Fk^`CRe-?PrH-}zwIX1j^|h4X*>od19C{p$MNxBs5v
zHGgw=clqycZ_lQEo;?50l`lt*{JC^#{hv=?{i9cz1x0Vqi`{-b$0RK6+EugMNa?n_
z^*`F{|8=fDwfMF>)8!|uv$w5%J~?>7j^mmAUBXwQa%!K>fA(B#ceL5MpO>cZD>+vw
zZf>>K`rVIRuXnz$yIy~9L*45`AAiQ^u|Ln;|GCn6`|a0XtJb~t@$nP$c71ALbvow!
zX>l(53BRo0`Ynw3P<y}hZq(LYTlU1Pzh0=-@jE!sD>8eN$jg;qvbs7PkKI^q8_#j^
zeYw~(@u;<7(^C6hyS)7{ulil>W$F7rj@N%WuHHBQ#>V93=Qd5P+8dxTMf>T^!^PI+
zbAPWZ->YpHxbBI!<Ar%Dimhv={QbG~-u1kj^>0IW=89{kt)9L{i__1tJJK>_o}kWZ
z@Ba07YK~82c7OdOZ1-LZ>$(`taOuBq-h7_@zUKJ#ynQ!AUpdSF`f$7c?RA^;zaOyM
zTl{!2z5eI);+^S5pRMyx|CBy<&FoT|{-gf;-<FEMeYOAFo#|q>`=9t7wMtPqb!q9n
zpji>wHy4HmUfPhkt#sX@D#P8kp42F^#BlmsrS8|^n5%N`^cmp~b8D_@Pd{C?a_Rqv
z$E0^n|GIwX1J!-PPv#_LP11N>KIz^6J#UlU`OlxrIq`HkbMYyTzdpNFx-C<E6@3mz
z9KV$&%76UV*}O|-Q*ZN4KYcLcqPAX1-`&zT*R19Ct`5`Q^WxEU#v4EK<Ba~#%)fa-
z)sLY)SMboGX_KP)UDsDNitm_K_~yn$Z;duy1_u@P_cwOGJJj3yHF@6ij76thZZ^r;
z)hzn*+}!nRdzM7&<K_<C$=d2iC8B*(ZdkcU8L6C}lbL_l<K}k;4$TxpgF?5fNuBCP
zBYIT~1(vos#64h&xK;aUp0%8>{oj?{Pk3%Lz7UQ~3#>c1?$A$Z#y1sjS&QQ<Pi!?4
zbrQPdw&Tl(HN1DOdBroz-4JFur2PG?THrI8$if)O@0*$bf4Na(F3b7k$*fIhsvrJq
zy?OZS-{QN+ytcS1icXQtJ8Slf|Ev{@x!1%rU2o+^uGf1_Of5ZwCZ$ee;BGh}B*LJy
zx`ScvEdPDq=j;DIS#0)Z)~oNqY7^J9xqs8M`?R%I>)Ht)&xsS7rkvPv_xoAq%sEp<
zB+uT83g>iYaa-m4IK}+WiQL=qo7PtCJ2%z+SM}j*|DGK#mpNPYvZH}D=h)iX?vno-
zRjx&vGb$Udxp}Yj^1Ra9$DV!^Jyku8(Q|J#U#9BP*Abpa3X1bq<QA`c8?~Bu_tiUB
zw9i+Um4g})HEZ5IkvB>?A;7S|@V;{VjQsN}npPjvUD1~6c*MI=q-4#JPS54dn>Kpp
zJXT5-N<4nar9LP+?`n};;53KK+&PQc7<Tq)$Xwl;yKmC3fb(C3q^Gw=f7&i#q5Ha=
z*V*1oO_r@{TGa=ZJxyP@oK$^yCqLVnXK`wB>JoX4+~$;zf0bZs0XDj8Up-<h)jWTV
zXn<6vE5o~hkISEZ_YF9&%2A;$6LQy=;gwsf*|ZlSp3hk|g(O!`o2q^7_M4|^n=AG{
zR$sPVKQ~sa!u_&E((Fy^f-Lm*@?F!2oUlnC^YYnm%jbxuYU+EdoR$op_3q-D<*Lto
zCUtOU_w{V5YD_wOb5W<wr!J>I$8)F7zgfe_u=s2K|LysA%64>S?R&G^bMx!UKK?6O
zJAVtUZkZFC*Av<meOagL@gtAQZz;7&pF?VQ+MYD?++uHAWZ|<#TG#xws)%_{-*tbT
z@b1PBG7O%xES*Fc+ym2cMACQ8dH>`NcbU)ks@(8pj~8Fnd6!b?q*J;~=9BxWf0w-e
zzuV1kcFaAZ<7S!t`H1ijHn{?7*KR~~?b>)!>T2)eN%nRx*$$pm&E4_bTDN(Ti(Wyj
zrcv(Ykm&Bk+F!p0FJ2m@nVMy46*=cwCzq@J%$XKu*82;0zSflFR4kfzj#WK+ZSORz
zxq6~={#?1yY2qvOQgxEi+MRQ*PurU(;(oG1wY+Glw*H*BJU#QrPZsIEw*U2cdPp~8
z!|wb)*RI!p-xhT5<@YTmM+_G!EDuTR-dB?3{2*Y`*)<+(xWDAaDCMtwwB35;21yQ9
zkL#1yDKA~JX1?Uv1iy&>CrsxhUA8>T(>Kj|W_d4QjhM~F?4=7+k57&%xVeczn)#~d
z6!o<WTyAf9!QCFWYwMnut*@JdE^s@aJ6JeJXXAxaDpq`(RZj8Q?%PnXCUm{}gcRQC
zTT>q_ne=p$vE1t<h3TL6Z8NjksG{)sQ1^`DP<?M7nU@mV4k#%Lb<J5cTWjJ{v0GJM
zC&F}=a>xYgtX#V8-1R+GDS!8T-n{?sW9#*IcoOoK?yIk_w_5+rzG6?%m$NRWUuvZ-
zoVxzJDH2IlIq`MMmpK~O+HQWAdFqv%Ba}UNX41*z!_48D*^W#qEFBurrM!s_3_+8o
zu(X+#O(-zX*s;`Wg8q)?fL|*o<>*TE2{c*smTnhq-Mi&>ujs_bT$-$go6e{N&Qdw1
z`RnK;{~#Tm@9{+sU2=EvBrLT1-?o15>XnaI`CAw7*pZ{PZ&tTEcc1<3*|{oZc8mAc
zN+g_GoV{w(ixqA{vM~?0IVwM0=D2hXQ-NpVl^dVcE?mEIG9mEWQf1b=yEk3(nJKB0
zVby-N@kZRtk{3%-ZSJ^OFP``G@#mYrR`u+T^4ygcy+I<ii(x|IIf*WXlcqTgckXYR
z`EX+1v*$;?{J8RMqWHAEr#gS$H2YV&G4H#rQhv?<^nLTyzumt7@0<Pq6Yf(5*4O@h
z{qNo6`G3~l|2Nma=1p>M*>Cmuf1lR>c|3jowiECFos+lU^8Ve_vdwqBKmRPcxY9*?
z?W*cWq4t(Pi|uU#=k}cm+I@c$-vTaWBY{LQowL3*kFOoo|Mz&In@hG?uH`n9__^Pz
z9xi$<!12`S;<7M_ysfuR@$Z}e&gMCXX4TzyKaLy`ogQEJZs%^B^T}z~3w7-GrhVBv
zNhNb*#G9{Go|6PFGV|Z5|NXW+C9-PUhId|`*}1cpMZG>a&rx%!K+=Sgrz=IgRT=jG
zp7;ICxp{w%sN21>$eVNIXU#wJ`#;akwLb5AiRFN9{QqC>_P?h0rX`o8Oxdx#G;BrK
zuDyIRk?YORS*Aa4=9ilzdDALbwttqk<-|9)7S?|ak9#yl?$x>NtCyNaZccSkU%_E%
zbvGtp{?AW;!v9rn>o5J6VL7=rS$VZ}e%)dHzo%y3|E2Th@EP&gnv?JD?v7nr_q@FB
z_nyz^{~wM2;p(n=cu)QPdn;G2OxN3YDW>ivdtK${pF5{^a9W7B%{2F0o!0cb`jN}+
zm{_O13;Q`GSr$#3<>fiAC8DqL%Hm~?`)0FRN?J8F20HmAMow1Wa5W<>&*P@T#jO!%
z0$#nA+$7#R(eLK8D<ADLJD2uNZTstRg=v-gi=)@Rwu+=k_VSprPg}?`nNj`P_tyEd
zqV#3w7rZk)CB8!9cFyd$qrN=<AG+r6&iQ<`*-!W1<GF9Y*Y#d8G`rp5=M=GlktKB7
ztz%rQ$_Cq={ToGv1&z{Jr33bHP41Xk*cW7dT|J87Xim2R8;_{@p{B(h8~7C(ZeC+>
z-k`v26mpO0w8D*NMh`kaYU#_ju3;A1Sv*lqCQ?AqG-68!_Z(lRs|TCrxNdk_vU<&p
zOZWf&x^YE<VfG95d!L^^O)g~+OW43-d8Y4an}Vyv$u-G4^*LJR2??<@tW{N1dNyUE
z{nX1FjvK68S;^#Zd;@D&5YH;xw_2JUa}A{L#uU48$)3IEV)=Cm>+fkU`fm1`&qLNr
zUi+?RIqm7>@6v5&+8zq+F`gq+oBVilzPHJPo`(V=&8#=iaCt6FRMkw~!ScOl)e^I&
ziAUW$Hth^OS-;?&<c8EGJ$n=wu0=RXv|LS3=oel8|8IEi9lMWn-!D>ht}~JN1)4Q@
z!ujvPq2gE>yBkJPE0&#$Qq$#_SsuDDY|f((0rrLt3N0*=X@|ocer}y~ZVQw9G~4^$
zy+u5(VcFZFYuD>vd3a>P%kWm&;GI`qu`gb7en!YTp-mn|f$DOc{y!>DIPxr*cXeKY
zx08o<lvt|c;=IbceVzhWne@$$-FWr#!tuq@+6;U$7B44qtmRvx-T5mldamfwStWaK
zNaV_#P773LP^q*nQ=jrma`)NOrX|-lSIzyjPqehmvQa4RdP-9;W7ka)1)j}mdC{9M
z^Ty149l0ud^7K_YAsKHI?4EINyjS{a&5Whns)BZ<PTgI!>(8&V(rmp`y#7Al9{abw
z{`-gP-}EY7HH+kC+?qQtReG}4v%kHUlN;ZE>!0(*cKL12<LayS#$E9*QS;Ec*dLtc
z5@}^=CTRZ1;_Nk_DL0GM&)tYRd*Z3Atm@wj75lW8WPDw;HhJm%U1^6`_y=7mIuXoz
zO2?9El7c70jOe}zGjB^}+F#5}J2lVQNhR}<)N89%A)HlnRa&=R`}VkC<7D5Xk^3G<
zx^G?UC#*Yji}C@U35z#mpWZb!t@{1LoiAT*ta(r-beHGxf(K{M>00(Fvu2*&xyO55
z%t@o`pAStv*OzOoZnf8M`Bd$zOOiW!&C2rDi9Wf@x#79>XYREZKYmg!-n{Uv+Nsv>
z@!PW%5*T;9nL7RSw9mcvf73QDSTx1kb@}z{eae?2#BFA}924RRK4tcNWz;iocaO%R
ztKQOYyiPq2k(q6AX`i~J%0VZA=%q0em#T@Mc<LrrY!azsJu}}(+U?dSg(;E|lUR3q
zy*lG05Ut_Q5r1gmnNLTSU7R@ga^BhizU0UcCyRZ|x7|ufeAO$mDeukiSLb%~3;lGp
z;PG%gHMKHaOLf=6jSH_ep6>bRRJiZ@tkb(HBfs6;yddbP@!BOXyr(G@yJlEiJ67EC
z+G<^bphor#mbWwK&zGF}=3D8~H~)X^ufOPUfXTqtO6lhQ=g(@R&96nhT{8cL-10NW
zisv@^as~t~ndupPwqaTm=dlPyfhRI^XIY$^BC>PO=^l%VlLS~+i7#EJ+@d|>rqpZ|
zD^Cdrz4vLIVSO^vr~7?HV%;4k2u#UfQ^+*Xb)U6SL7@1Ce{8sxtJ>zmMKf~+c5D??
zPqHdnGEcukJl?`qU;~3spU>ZuTi^d!YyICR{bAB^JG0p{G;C&hs~wYFz4M;Q-c`|s
z2YW6&x>%LAdt&^AuT{%V^~rY_dYT?xc+~66#~`Jt=HiR_XKZn8nK)<0{BG^+8uuXe
zhf`VH``wGP{l85&KHcHA_vpOHc%jUksUdyZlTOrqy|^#F)Ty`Pft0d`L5%QDKE?|{
zEemy1!%`nDR4)Gh_UEaRpfk@usaNeS3ix|wxBaJDyN&n%ecN9D@ALflOcVR>JI}ZO
z{qWlSzRdEK3RTzN|M_;ai^G$<yW8l)^)<1#vr3HDo_<;sXOh3O^nIr?w|?!#8&Aap
z_o<a!e^vJVh?CjwCja_Rv-#hy&5x`1tz0CNr7bJ^?YHt`<-j|0=g&T0?YQ`!!r{rn
zli$YusQvb0=h48fnFrrg#jT7eh%x6;PF`zQePY#n&b7u%Q}jL*H|j6Zn&vg{dDh=A
zO(G1Zc@7lHTrZVW5a75LasT^yp5{`kU4K4(`ZUWl`%`Pv>z!xQf;lFh7hhyh^Z)(-
zy4uv#zrVg#e}5OdJ#X&w>Zd^~ufNukoUZ-UqU(}Q>6GoMx338w_s_YxC-VE8oj)zz
zm+xG(>-oOpmnt%IoIg%qw>stQwu0F0OG;Am{-5fc{XWL7Voj*Vnz!F~+|B$gy0Z7>
z_gz7@r;oA<{{8oU@B6Lm|Ie(^`(C~OKl{;|dxdlAME)+1|Nr&9MgpV6+P>O{Yvq4D
zt*<eE9(-PPQ-<DaXP0i@yBfcxwT#}Rw>HiBvQ+)RG@fQg)eGA+IC`#zWC<E`q-=@J
zlMXI?B{exVcHIh#hfj|b#Pw<R^q(kk)YrdhvCZpL-u<pUS0t}%T@tRys5dcs<~#jp
z5*I^l_pI(4i*B3W)>aaZSU20rui--0vPS(^jlqm=GD0k__x}Gqv^{Ryzpl%3XH|Ti
z8aG4d|4UvMb;YWj(<(ySOilWwZcbmwkjpZ|Wjaf-ncpjxmh*{TN-yPOBerzE{wc#@
zePhjDr{cvnjsN~OG|fv`#pJTc{enR3id4UCO*3Y1uC3gY;O>#Sp*8QZL!;Ijbq}+h
zyB(%X5K-WDi{JA3q}2&C3;$0RK9Wj7lYg4le^SfO%DKS$a3%Ns>buPU@9TbL_vc73
zxLo|^m5yFwOOQz7+C&yF1EaKdjwT6?4v~#%8cdO^b-DH}IkQ2?tLw^|u%sEh2N^w+
zjh{K)yj}D5+oM@r(Rz7O;`<KIOgkK@erngmt7b8;x-4GH{QhRMflq;RWve>lfvsl3
zDw3x**?IdNa5QT_Vqn;!pva)4w9SD{<eb2Uq_p!J)KBW~4k~8XaXeL|#nRB&FqNs2
zp+Th~OjvnW<$K=$A8*ZE*kGD+LXzk2hBh9_PbxZ}?d7fhb-I6BWODDq{b;5sEdKv(
zK7RP}{@>=g@^e&QPO|W}O^=SNS$}@}lrDw?ww)p}(HmHdTNXG>@P0C9)l^**hP1iU
zFR7l&*|y;DzN^APdp1P<yIC46?%!V@{nYAm{pYpK{~vGezqVzLgs$7hzF&oR!@W4p
zhc>O0QD<;C)Ff@mx?l!hnmhB!z8NzZ3?g~LPER^`WJ7`y;|8xFMV87w`3lE#`V~g+
zJycmUnUiPSY~Weo=*Ho_<^K&KhVyn0lP1g&{B~4&i98d7oXmQ+lUdaaY6rJu#WQt;
z_cJ%2yq)=aGDGtT4#ontR>hU7jWazAA|lkbtxFX9R-l*sEarUlYs=JwYnSFNJFCCv
z+n)LR(ww*cd0Soi&92}@w*0Q|H<&k1ZBlNm+Wy)h%r-v#n#U%V=BxJ&4(c#4tx@mr
zNDIph<4H?v5}cx$q{+7UL?TD-lr+W}bCedvSu-uLnQoJ)$|z#0%)rNaUD)qls)3Z}
zDH%aVjv_6EPdB*)zFx9h;eBF?hxfctB?k5d6HO+!9lo+mOj41Vt@4oS0|A=@f+jOK
z(|cNS)igFcTwx77d$QZXOI1R~^;nvi!|{~MQ|C<ha^lcM@wmc!+I4?#eYM_i`y+eC
z(*8LS7F9|*EBBn*V$!C|kS5@r)F!dQz(pWIV95p^HLJPty$6mcF!4{5cM+Ikb?(54
zl$-v+5o!huYp*=8Q#);RcE(MQ%q1tL99nt*%v=-UW*6S3EmIg+91Xfnm@jNddVA~B
z&giVl|F@?fIX!pj{{7E|{}(-ozWn-5>#mpEH+OHZ?BB}RpxVg5t;CZjGReZ$rZSY1
zp~0BV?#)W~(+d)hNa#eUL_~0KGx&19oRA#Jxv3$|Oj7zRs}zem6K7I8TdW#4L#v;b
zil?iS0MF|iDGQff$XOfv<^P{o@_!r_>Fj;~{oeoI^&i-;2CbBDyCre@PyODfy7E5`
z{I|LN^L@?tulzO@;%j`I9$T7jvP}GJV7cjx!6b=Ayssv|GO}=GQ2LNysoK%$DbU?`
zl+ApP=$SJ*3~ikyYs0d)M$LP_+;h=Zx%o3P%%sw9YlmxyMV(EPaGUr1Sy82Ct3Z(D
zs_SoS|4*wF>$sY#wfA3o-1fY;Rp*O)HwJNK*Bb<<YA(Gd)sR{?rRKxJ_WWHRk1gko
z{`SV>vWw>P+V|D(@6}e@|J**m=JxHn+^VXg)6;V2`emn`J!77~_wBaZdAr|ki*8m>
z5bAZajo0RJ$`YQOz@*S{wbVE=jXOz=+o0p%8W)xWw}f6h+~`WR+>tCZHEmn!g|9_c
zp4I=~-3K)X^Z#Go{O;)b|I6?HxDo%qbc%`>NABCJ;c=Chea+bpmcM><{EYm+C-d)=
z|1ewi;*6l-<c~{vR2Y&SdHQ-;a};Ja9BEo{-Mmjb#B-OISMJ)h#U~_G{$;6IGYYJ2
zlef3!eHg5tUj52-?qx9-x3&BD-yX2M?8Km8(8!Yb;lUQ32MwaPZQEMoJh%I;-MOIT
z;cLCxSi==ITZ8{9dvnYG61x9WB3;sNfBDazYXbA1TFk5Y(^>xGm3{iZ)aRZ{{lpL6
z{4XxJf?IEs?t~1TYky4F*Iu0!|EF;K2NP-g@ApcdoVfn|Tlsm*ze_YuSTQwR4D%Fn
zNnsD><_W5fViP{Ia<_6?SkI!343`du?OUGEtGaR4DQ1>QO)8v@Y8NFmyqk=a*ru4B
zVU{jPa%6E0=rLZMYizJXxxr|L#LWdsi!RS+JHvN_nL)*=rDq0Xf)LLF!x=&Xs}H)o
zxN=rh*r<(>F(AQJBZ}<;TZ_W;khb8=2j@c6*5BImbl2y*P2aEl<CFZf_)NfIDWjAV
zmk%6hEc;(!?|V+D{Bh3GdDAwZy>PzlUu508s<v6@g8qO1QM368lS0awFo*ep5ke=8
zYp$|y4pzD5(Zs@IoNzq0+}qM#&gOE+;fT5?1<8p^@4q?XvZQu8LpBdX{naZ+9F}l2
zWc%0N7PhTQVm;>{k!-rwI+OVT&!mSJU)|wuh?#4-@u_1#ZiEuIhv$J;DOFdQ(r5fz
zdHnC2lUa&$=Utkgxa#u%d0uAr8FJl?ttW*H1rIboxt21M;pCYI>$n+Y6b+UMSxi>m
z`T3mW_dDrALASZ*9+$UMniaO;tPpbpOJrN@RDHkgA}$G@3`<fUUA<>0D7<FDW$vPb
z0%r~xFkYL;aLI&Op+&`2hr>ZEo99@|lB+J)Cthn%V<?ysuzb!O*EFL5rwt7sMYxMN
zx^9~5%-EWG*q|X%!s_c=7SjnueyT;A8stjcmoqTEoFvj*pcfULeZ#;eoI~@@#DveR
z#z#LsGLFzOy_0h^bI!*EA^ROkNnfKFnzu?-6coNZlW1n~=g5iV299T21P%vWYha%)
z7sfS5s)D)njL=4bY4aowUWzhUujRG;oce~8GTTtele^Cuue7<lWOsF9ewUke*K6(0
z_>T+@^Rn)|+`pRp!oi8^zdDTFEaqRl9C|jbwADD`p)tc^7LG$k#yX3qA8`+RHm&;Y
zyPU}qJ_$;XJ$R1INM%^6(W)>fYGLm)t>?LSzRt>ydp$4p{f*5HGwVN_*S~g_{}qtN
z(=h+{&G~<C#Q&fAdfwK5<@<jBVwc-7`N5Iex4TV^Dic5FFl}mPZ&ti0nGwMt^vVA=
zvrb2+N5j#CUYi|9*Cg20iVEwAbiFOp=3q+mySyc6rHNFp!gTAm+9p4$PhIi2EYk4&
zXHb{P*-0v9$DS1Zl%G<&Prbvz#pO}y`uew@0}m%XQ{bq3ZGL~|lAG6Zqs`aFPtV-^
z|3G8ATvf*JZMoLx?@m4cJa6C6*YZDKxcA9fPC75X<;rq4OU~V^&U47!xh0mPYv`99
zk>Dz59IZF`+(cdD)d#Z!SEejT+}Y^2`F;4|P1ovP9G3t0BK}|K{_E9OSI2#=eqWux
z@rTd(E$Is`Mt3eM`EaLg<Lct>gT?tDn4~Ip{q#G>ThNv)-7&ACx%Rrv%gCR1=N@K|
zK36?Y=)UEQIlYtK{Fs#aegF2f+V3B}-%9L0xOy&+=QQQe^1mYcx<9U2%yVp=pX`s9
zXKR)Tl>ZW_U4Pc*v(mh}`@FaQJ$dY(dt_$#gnesQU2gr+xu|B9wZF{IZTeQ#PfJ$i
z`qywe{^YA&ex=K~?av9LJKh#4CnhX!Y{-53XWOUZ%@ckox^eBwIL)!G$L2ckPsN2c
zk-KU>H9g-YdR{%oQ&^et!=JurlLaqC_2d5^0*M;Bd~vV;V!v+xzq9-{KQ8RFE{`d>
z=z9O*pA_XsY$rD49sW3T%{1A7_g4;GXcC&BCUnMNMMCJpB*zWSrB5C1S+{ODvPCOt
zqRLw1<Q~Io{51@jv+TZZZ@C=hIBl7irBjFF19gU=Q}PRzeb#vpTKc!L^ZjqHm04@2
zoqleXf9uP%?R%acd6P43nWI2UV#La@_0><c*YE%LtA5wZWzOvUzJ7k^bk8L!1kGE>
z#j{1HE$Pq!%Qi;^#<XQqSRz-qa?Rv*G!Q=E#Ca{Jw9n_jM~*KyzF+26JhFc8+uZ%%
zwr#JSe~lqPyXO(RaNqy`94-$kpV#bee*0Na)aLwVdmc%nCp*)?t2a|lOi*-gv+2LN
zv-tVBxz_t%Up`;pP`zpYi38jTrOvWzt(G*roxGiYuISP$3N4ej9xIf|&YiVnpS;V%
z%g0Yn3Su%icBGKyz~?<RcKiySm)`HvxA*XSJF9kIUcij_8SE35t_;>X>Urt)SLv_6
zPMpY)a9#KMmCygT_v=3Wdc8h=f8yP5OW*d}{>n&Q^6PGxtpsPusqiN~{PSwAeZE@a
z+y-)I<q=3B4RR*W&x;2{PE1i0de(7pg60h=BL)t>%}mb^aD@qaE6;H(FmBqmfrWQd
zgWcPmo2BHRT~SM!WN^!C=c^FchOKEuSy`!-KRu&4{5@TrPAGhsY1yUP7<1io(vquL
z)4i5HKV-7{;KljT?i=2>uROU@$NO*0y322GO;)%6@{qswWq16Zzu#{ApF1nq8UOcc
z{N87`vL~tR{P`?es(07cHE&+|sV=)}dw|Elu$h4|?93!ZNg<tsDVF@#1g;ewQxcxz
zkj2y!AU18Gj`g(I4gc@lN(2Y{p9146peDT$I2P(!BF+jMa{MZ`D!cL0LC3$>x%ia%
z>zR8uu1QrqQMy;hyL4Ia#-LSSUtjxw#sBY>%k$*j6Yb&yPF=K8R=lKA`RC(t`RX?t
zpP%B-KJfYa%oS0q^>p>l&7Bh+75C>_?ER|uzwdo7w*OvyJ-)tnzx=b$mJI!G@BN+k
zeb4fXE1rM;8KajTRQqj#e|p;&OXD36B^N%MXC(6?lkGe>;3YpXBd3=?84qOItC@UU
z3@0d;F|K(gv~|)A)o%&5ZVV0!k6u{dIL+#C3j4-&oh*#aK4l3W3}P%2Clx-`>ibSM
z@h)8!dp>r5;@u}lo?PCh>iJ0F1mlKlzvkV3-~RjC+xVy`t?BdCOmF|^=dsx^Z+~4x
z^|v>gqTN@sQkR7NeZX$_<JR>($G-0A*4wk;^2?r{9?+fFJ8RbM+w|yn-R7HTo^zjS
zV$eR|(|qCbv>A?jW|bdoQcO6&bFIO78<RjVOIK%5fY%a+384*anc7Zaf~UU~XSXYY
z656N3XASNjg!t7c<wU<gI$NF9;kPeV{tNq)Qa{HrW{G-usT*UmPNU3m#tBPT8r~|M
zv+<%~q1dUVlU}dTIXy{*?F4^QjNS4p#os=^`h1-^yWxH1)U2;RJ_>VpdnYG9cH&Td
zYWw}p<{ewU9M!K`Xckm`&{cfzN8kJ{)2^R6vm~?V*Dc$Zlk9po-<`?KoGxOOz2zU+
zVMb5t<(=)<K-eiKCj4Lg^VR;Eum1nv_&?Uz_vDgy{de2<b=L$J%dEfu@|>@Kt|qJS
z@qRgRfu%_oKPNrXxcb)Q?an@)ns(i<zXd1Gk&w>+emG`fQBs+q;f@!Ny!mDA&WY`N
zUv7QZYvGmG+pe8EBV)ItzACF%C2#xfeeW3yWR6SR&f5CO!fy5!#U%wY*Q4Hj+f=uI
zeoE#f6=vRS1$Eazjh2Gg^AfQdVv{W@w|)D)Zo{-rhm;vNqfYarZJRb<|5A^DlJ{oa
zXtVeB1q)*Idi{Im*WX*G8@(;}{>Hr_I$@_$kC*n#*;c)`{r>LeX7+|JO$Ye-<gIrl
zex6pg{59J?Gd0i2b?f(LUjEg(^YMn2>mOJbCFMLhaq+Oq1pb<pDH5%jr{+ZmtkQD1
z@YX4t<EfP5vUD|G_xrxt>FMeFD_`d-Z@snkdfek(@BXLV=8*(tHF>!<scWF9wyE~h
zGqo>2Z2nDlp1GUFsmQo>;@n4{x-E`a`?UM$)UxQ!FOPW!aL8QeHDXXZEi^Y(AxP_e
z2h+ri?Ym!_=e+nn{q)mEmo6;|$*SBLs57l<?#`l(Ix^;dYuiHN<W41?@QG$P;*xOE
z$KZ&M!+Krr);;q#ugq;dsieVObm}{EcIf)$waZ_eO4=?Qb@*qDT+aq+%f9#G;!}c-
zZ7{rbB%5LO`KQyvr%koD-<#&U`)=0u-K^i|#MrH`)=i7%bPJPOID7HZUk6`##Br+Z
z{W$aGt%;Aj|L)kA7_93%DQ>ZWW!RHdaXIGy#jEq>RDTBE{drGXaKG*MQ>#uz?OwHO
zcUAnAwbw31UF<ueByf6x;jyOY$;r)U8*EQo8-MFL{;go%S?Pog2fxiYI)jnrTARui
z#g(no^0qDsdtY51TAmvjx-<RXwT>O{`?DCoH5{8X^YfYNuRm9xd;jETs>>DqytJCn
z)$e&l^M4r5@VjQbeVtD1=8fNfy<KhbTT}1B%w%@)zPEKRpQ;D53I=jB{8{#X!R1s@
z-A%W)E|X_jsn@P^w`o_RRGqGT%ffHYeiO`c&zH6wG;Juz^<5RW{#M`1MGvn_yPC_o
z7pANaiTZpbUCT^z<}$|<NoQ|uOly0)>{8T9m7Hi9O%AEKn@nFZ1#XtB>^seBGP`@;
z^R~b%bLH1uS><?PTkPqg9coIcM#q@Fw^^N4dTjRDEbm?>Z@$c(UBY#@UVi_x@1*;_
zpGP+S{aojItaE<iy&9wSomFe(&KIfQ3ZCb2b#c_ecWQGbde~Pj?$o*y7$s#TrTz7c
z|9lNgO^(}%Pj)X$FVJSGySCm;be(40l@KrHBU|Ogf_CyelYMvf(X$1%6|0K7I;!U8
z#s4(<`oI;o7C_LovuF35d7JhpNNY~No!Z5~AYfU*#=|IS#Bf6L=Ft^N2FZp|GN*W_
zMW-I$BJF59`}@Sr_pT)@QFT|lFoW-$n$gR1Wv^#+J!^27EZA?TRenw*Z+@SYc6IpX
z2J@7?=QXy596qsev+;4^j>|W%oSlBhqVDL6(DInPoAyslqGwk9yz}t=>1#Jt-i1WZ
z^)VAZ8Krmp_SGHMy>q*ilxCVU9GI{zb(vtr92G8Y9z&i|Lwf;}-Lt-)D71CS+x594
z$8gRy7q#@hT;l~d_!ns~`L0W6n&dWtr=ig;po2kSl{9Z+#}~sx9h?GlPTt^UIw?{7
zrsts7*|z&x+aw-`rQJK-%3$!?*{XNd;!Tq2>)tRwyrUy6vFGKk+x2J5?mOIltzY|6
z-|pY-{k#m*GHrez;?{qAxBCCz?|Xk9dhQV@<1Ay*_tr|&rDJj1^O<>C?zfb@Se_TE
z@H+44+rA^hQ0Dl9q>Q5lTkl!byihPOo~?VNaL)PXr8<{i`ds)ZdwXI~)<KEn6EiZS
zrllGl6Uv;q?CWNg1zt;^Rmv&NnwHDK$1p9`vhT2^yUQ^PaTyMt%N>s+)IRy1``)W}
zUcV#ht9`JJnD$h!y>a`$T=LG_@vzOwj-O$<|9rdJS6`kyIdXY-*<8!os)CFaaqFl5
z`jvGxOM<N}@y4{PS=(yvmj|yj=vrjpv($L9uyF0tq*I2gxr^79Ee>2S$>!|f@?_5L
zb<Y`{pB*#Ya!dF2J4F|#x9oMx@BTV|<L179U)TRXcHHh9qgCRLy1&2P->tv@;lqdX
z`KmA2*W3L3@$UFZZ>?@w$x|V>xSD1#8u)f(M9s;3#Nn0Y@Sv%@{Q0K1jjJzQ{kC+r
zS?7Tw3)fR7f)d9jEn&-3U_3HWjA#0sOr8dliE8HpC2n-`CUQ6{G_dGSy<&9H)2Zq4
zrCWl|dKTua3we}vO=qZ0UaOKkL%Z7TnESSw$IkO`7g}q)x4dR)tGsAN!zwL7pC=c3
z6gTd8yEscqW$7Ew84U9p!j`a@D@`p(Q4^lnrPQTsV)L$H8H*4%59_I?e(t3L5lo&Q
zMv6j*dOTF4q}vuQGDy9lnWnWgX|Bcv9?R!Sfv3VZKDBg|c*4Nzz~|GzA?dXw>`nEw
z^elz792|_bd{No`x7f^+TzfcO<W5F3dx;l)JN570+vp?buNh8Gt4O=Pafj4Vwf^Lp
zEM7Bolm!?aCS4NYVB^`DU=%hZL-;_61(V7wA<r|0hav<8(lty16?8q_yjV7}H8&od
z!q$1hLfLo8l#fyR%nTPegbdR-81w{nO>;t*2%Y71lUeLhJX@IYa*GSk#2c;8#66BM
z?of&-(pA#vb68-a=-gwvT_V{>-AhSpWp1O_;Y*VkcV94RHWZO5T{NxhqF@u#1s1Pn
z0|7=SCgy`rPlyz*yePQF`tJTxjmvX?{mfmFI_+mV`@cof%cn=C%}o6l@0k7T)%QM|
zKW~=2mRMWn(U5Du!gQAH(VDFn-^ssPyY-O5w0X&v^RDK!E<5?R>iFqMzb?&{CW=js
zZ&f}BpBC%5;5hYsdY`QQwab_13cma|@5~dY-a<L;72BKrmT;|mTg9euxv;5$g~fXv
zqZ30?)a_Xe6K}dDNv>UTkx%+i%FUc<jkfmpO%A;Iv`3{UbxMK5RFCs!Jk7^n8gwpR
zAbiZ|+^e|bLdz7b9BbCqW@QvK6vnN-+P+tG>d|H2a+aFRTy(3mDyZ*@)$~%qf_*nT
zmpoz-JG>{mZR4!?jKb@0_zxw8cNMcSTn$?>fic~-bxPua`adtu1zr4mG3i)i{jbLL
zZu&N}PA}^}>sxi#GS`4f^X~!ADXZLV)fRhrv#!*0zP(216raH98=i{-y@W5M#0a|<
zUg|8}cADkL(W4sA3)wGBnPOfkvQi=cNRVspT$WoxFDx}ow>afm^l<j5OjKhQ6uHTE
z+M0v+C?g-c)!ee(sZYF;WHc}JI$is&EZdgZ7Rh)Zp|QX(+j7d<@Mhj~vkIyfdQ5wK
z<GJsiFW>EwQ@HGBWeS~I|Nr0io5r7~8gx}(QapIa$+_X2QS_us4x(43{K_XMOjJ3z
z@zR&#Gb;kQLytH<jm*=UnXF->oZghob?<I!dyul@a;a?!TDRV<e0F4qxsmj_!g<_|
z#!BqDEE;8&y;&V>tB);I&rvJbwAo_HyEL})SiX*3vdl^sCW$_ES|`A0#J0du^X>1T
z>>wARm9s*+TZ8uA+;Af4gv~k2<3Cp%ZFs7?UiSDr1KsYMV$XSI%bv89TKA#$<*p{f
zkd1xJFH_Da2df(^U7a|$w^j7i^uw=r=l{BH&X@nA@TZFE-;;;uuMGb#!8Yx=h`5AT
zL5`2flAswTp|_Y;cq<B6X7I8wuqbc}&Nw@xwU=R&rQ1S2D;4EQlZ2)}|D^Lpv(Mw`
z5z|PS97d)_<yemiP6{rp3j`SoUq;PoaCyL_!!60KtJ!s+Y{Sh93)jyTG4|~dW)N;|
zWC-9tC?Ftwi*K9Mt<uOz6B<L}7MM!ce|~iO{<nTkQ+9s2J-=S9p6uf0nZ(7&uyIQH
z-LKm9KbPw7?L6>x{r|h_bw8eHue&<8B;r)r=g5nhb4}k?vND=i#B1)&46ggTBX!n=
zyo(Q;-zK-O7W(j}<ZxL}%*OXmW_tZUu`J7UMaXK~ySDr88(JLgJRi91@=67z``<6m
z?79DP#xhrzsMY2BK7ZqtHv4nsAdBOJUF#miOm<88TJ`s7c-+0ehu&HA`CLw#qqsor
z?1a|DfR$nOVX<rHi?9Ex+G2gL`1pkf8**=ZX@0xR^4*;Md5jk)!>khmHTPHlmaluU
zaQ@<yYZ+HI-@NnO?)y!*#T%a=74JU!=vC-yuiDzZwzl3;iRv7D@;Cm^{Qv9b%axjk
z4MOjf*_sF1@Jv>?;(S>9)mJZxmT4<x51Y^2ZxA29-)MSi?@`zP=f3wx>YZMq*zxhi
z#}5}4zB-fRt$Fs~C6fa#_6yCUXPV2_K3~7*@%6f|hu0gQdvE{g#M}2(--AATT^8Ul
z*j043dv|<+%=7vCIKJ=uaUkC2^VKsGKB#VqHkxbh!`$p)+}4;N*vRmRK_d8#_T`jm
zt$|MSPOCH?Ep%LT)`4+}<k|2LwbP7+hF2Py4kzg`H#c?*FuO=CQE^K!5Rj2@xVn6u
zh_S#c#gh@wZPJ8Y1!v04=rl}R!YEPD*12q3i)w1hl_h<L)|K6vzq$O|{a@>H-;3V)
zaZ>W7!pfSLoxiq!Z&<^Wb%`&D=ZtzJ%chGOlZym|9b9iQ3LS8A@jW6a!XRj%z|9f3
zrLm(#%D^pTiSCh(E!;LNsf<Dl3fvw$4@{e-#c_n8VPa9EyT>dK22KVx9k(3j^-ZUk
zXKV-&>t`@z<YBN7VBXO2BS=YW6N?60PovExy$Os7jH{K~Tr`g~JgxY5IA4Fyf3}4B
zd~21rFRt8wH?#7S1sBI(l?f`Wr)T_e*I(e0sg(Ec#^jAF6n(2a`Gva}8YCDRMSA`o
ziM!0OX>tLxZd*^{pIc_v8F&~PB^Vh5^sfH;ZD=Rx&aza}nOTq_Y0(UaY^R1TKMHrO
z$Sx8H^1daepwKc$)!|sSc}h^Wl1YU01(yVu7{TNf|Lc4%bY9|^<=~lHkXG!{b~1Z?
zW=4`rB+Eihk%=d>gP4=G_2h4VS$KNRyD#=xw{<q3(U&@Hw<dL3WZF#g!|D4!-nn1%
z{!2l8oTjYXr(>&+S63SsuCX}m@-pP$?cMoR``(o|%`i0K-T1ld>aJ^ksj_*q6LnG-
z@v_WQ2~=TC|6cc>;q#9}fBqc%D$VBIs;wXU&>~Glb?eV-PjWs#NlDGxcThqo>4p2Y
zlZh*tMVN#P6nIZaOuAG!=SJVo!qCi;t7+P)jL(-H2!8%*x&PGV%f)N#Pwl++tk=1j
zd8bB)MS9GK3#C%L`)&3I%$x83Ow;Sjx8B;v((Gw}yqh#mF4H;u;O@GQU-kb7REKT7
z<r$D0dAI)Kv&Is`+=wQQb8~g%XRlC8yp#1aQG(gQ?s=K0@olba+uk0Yxn{A*+ndGT
zo}@f|6SDTy#;3>k|37;7|4(zh*Ds406*?c=-v9IZRAcPStfOT<w>K@)=n{1ad||-G
zuye~)FY%D&S66M5_T?0ET<~~9+9Dq38*K?u&Wj|Sta4K=XUDwg;aR#i&S!U8={8}P
z6fIAwXJU(;{GM#S^IXCCk`xbf@EmQnBMzFcPDS?}`275@#iA_-rAzPLfBx;M&3Rw-
z=ju%pWR`gzzLK+c#`jOHTRLjEM2&nZ{SH1bJ#27x$sPmyDd&=`vrMFHV+&q<o*(u9
z_WZ4vA{hdLYQJuOKeOiJ9`?lf)2-FFs+=g!PH=s;cYkH;HI=_VT4R^<zn{s(aQ)$(
zgu{NnYWMH4wT=;3r}?*{Zr3`7*;CKGYws%&b2iT1#_TE8pmF`}j)gnlT{?LG*MsT{
z4^9NAzq;|R)3`mI-?lm~dsP_o=_h9r<afR9+8BEDRMPMB|JTb;QakOU5VNNBE+0F?
zfu-+%{#dMJQMhR0f~#GO3bQwx#h7jRyh-%uR#oM<Dr*;1rX~Km@yGeTz1?nsnCi#N
zzTYi<`RK@_=I?Sb7Qw+?0t=Vl{ySa%X2SBdwbkeCKi<eZIMH~E?71!L&i<aBfA7mg
z|CqzNhP%rjMgRZ%^fLSD`~R-&-TwdN+STT385q_+dM^LVeCC&%!s?Tg#O0-)#57Fa
zw8$Xu$AlvySt~-fiaMWSTzathVyT0HLgvxVcOEyhCW@`OddVp`oY9vp>hVgh4BkMG
zojT8KLO74w1v-hbA2i@%WH8Y!eaGA;K5Jv7S(F)v^aN)iXMuo849_R1OgU{l*Ga#%
z$62EJ!weq=hB-3bN=j{aSPt$?WDq*mC?|JBd3~K;*Hh8!cmD0?F$HZ2k!YKE<yY?Z
zyWbx2-~T%A`#$~Ie)W%E*Z;Pj|L4h%A3vmdW4t^M8weVBCOum^StWCOl;`TYztL{_
zJL>l2Gi+JKt+u;MQhn<EeTJr%5B;Y;-~Y4xx8L0Cg4L=#hStW9m+t0OTx9XciKXsv
zq3-o<?(XiJf5zQ^FVXh&x9r-|Nh(2J`cK&o`upo$UNYIjPhk3!9u-fS+wbIGl*=A3
zlu0>bq`P)%kQUG4<l}vNFP_|ISyxyap&h=qYtf3EIetEVesgT4-2>I;CeGpK<Jl6W
zd#*Kk_TJjsdCvtW23^{qqbYp*<D`h$(^gJV;_b_=misPUdU;vQF%y>k-(F39yxOh3
zEyq0mv-H=aUYplX+4=F;!<&*de?C68zhU}thUIBa-rLLzR60MFMhhP+{IjvYb`GON
zTj9~E;qUA>><?P0H|=!&ubJonwAcTC|G!iF!^`}?AHVn8ycM0>x=HU#^wA#6>sQt;
zJ0r?-o?)p%kb;B})AhzEh7*heF|)VU-u<|B^0R4288$3lAm?a!m{CEkNOu|&2PcQZ
z`Aj`WwgUn@eM~1ER2FD7PB}d7i0EYo=84KX*wS=kax!NJXl1ph?4BcNaHNN`Tj&?-
z9RCY!1-D*R?DRWXdwkiq|L1Pk-8a<xb4)mVwz}QF`q}Ni20<L5m(&E<mpR;KVA<n$
z%I%)oQ$?*KEe^_V4&IzQ*<OfrsBL1skQwwYNVQJE?+AlxLWd1Y!U0nOftw793wmb=
zNGuR#VE36|&M4Bzd|<-QhFM!&C%DN9SDsL6kYHr6Xkg?}*{t$R!j(g;fkDVYNT6Yw
z+R+JHJ@qqfSri&wS51rhbNTqG-+k+TF20{~jI~oMBE$B-{J!N{x~&;rle%~&Gd{Qf
zDK9R@&akw;<|xA^Uba~h4F?S#oe=J2`rjxrRUp#rxlHJqx}wwj&DL-~y~puUeoF0R
z7BhC%9aE}!7}T8CYBtut*mcg}i>YCoks=dQ^UI~IOdcIPE)EL5915H|EfyEq8WnH&
z?^9-S-T3X2nz)AW+NING`LH;|Ou8M!W1^U$bZ!DO!wok74nMo<U4=DyzxVH5x?$7r
z`n|=|BA<!(rt)UbOq~|_jQ8`G&FS-MtEw*FYFrt$J8ItjO?fZQZC|^I)m&1_`)4>q
zd5-2Bn|(W8zYISA-g0Zvn(y1!>tyzM_wEr1)Cm;c!6cB7x3Bog%juV99=lNR|LXM|
zIoUI}WTvX6OpAHCb@C-`_EY?JwJAkej&5qKT??5T=9nlaEMd)Lco6kn@_99Tm3gem
zp2w3m)*K6Qsd_p4LWE~r=&jAq|2Xs8-d{KGM&Z>1Yt7d(G(_2&=q5(;F#Ji$xWCZ(
zyj_%S!H+9_2YIjO>N7PvWVsvIPmJ08T<67#4ffgVZiVcA`)qFQ%Rl|oldpPc{Fbk&
z`u_O7{h^fonH>v5-&()lv+;pp-wY!QhBcCRt6rSAW9z@S<iVSotcs@_5Bxu0|NF`F
z`qySIHorcI7qjoPosxL7e2?+wpQo<g;b=U5CwI%NyOQU9n0llf3RC}kSJ&;xHVj$1
z@oV$!@-=Z=jiS#eF}BS;)tTJRCo^M)jj)Ry$Fw-Z8|9yQZ-#K0`qlrRcy#5<)|NR_
zOut>@UoRn>s%81()92si_Rrbt?!ESUzI$EOY2Vh1R}WZ3={anAbmrsd=W6HVDzCO}
zzWF+@(=6w4&)Iu_?LRy*yw0z4`_=BxhgV-)v#I&TAO8A)x?i4>mp_`m{`B*YY5vVw
z=lFw*ZDz%Fh%KxC@#gUJSN^<_Z(D!c6<=om&%hw}>-O~iDblO#-)~>UYX6eOh+E**
zxo_6%v|_i5F+2*}($}p%&*s2|Zx_5em@>Y_Z#*U8!`Pt3zH@8snXM%f@xT6c&#!y%
zVDkNY<?AlJJ6q*<$|gRy_Tjt!8Fw=oJhEidxI~XguZ!FIu4`khfBjr#W6pb@-hK5u
zcemv2j>~h;U9q}+v0nc~o_Lo{u9%7C)(*u({yR2vHVEuo##a_*6=|J(@54jcpA(zz
zPG)6zC^0wdxaP8JcLFRbiw?%m(OP$6c4c`=O76Q4GgnSuR>P%TxU@du_p0)Ib>FAO
zUmpfIMgHo#)W^}>c6a-ai}!b5es@+Vuye)p?B9!A+CTqW{Quj<iPi6nbROTCxj*xG
zx{=yz?asO4@$E;mSIm33(~yCo<I%Z;uMRy<SO2ELDa+hG$G?=HN4i;-fng^b!=stW
zn?L)XKjyD<?WE$ix~sp}ywi5*xLGUD%=i5Hr@ztq@)3q^yM*-L+0{RDS-UROK~h|R
z(L{;ivdj9p-c5UM1~2mYBA#~b;J0~~gTHTCoSEpb?5F(k?fu<nLhk&0_i$%zBFk;=
z{fFoHGBmJ-&pq+xT7&4TEsu9PKi&Da{Zu=*^0Nz4=^Our-rs+&G+tlz!;_PfzuSJW
zUAy(MMg7O6`rp2M`EzXj|6Ah!{&X{Z*m=J8-}!%UxbscQR5zwdSTfJhbPD-A_nGD4
zRdMA%FPMf`PLGWVU3R5gD<>;1wjtx<hs;p<zORyIJhlHltBbbXon83+^{JFHwaa%o
z|CCt0c7N*=-X{I=*V^n|n+_*R7@d2h5$5GuxMayI?XTw1_Im?kh13}wTzZOcZ`%35
z`S9VJIc<gWyq0baTK8JjbIq2%MH?>WoH=)9-^HK*Vt%-KM$VWs!(&NG&)uTay6-D~
z-`;#PXYoagk{1^i_uH9Sn{O_E@4eiAu3!44&Bn$vebjiI(^`Tu1N@o}@UFkd;aJQZ
znOgN~QZDo6=l(fyx4$m@-v6z%)uCOsFNAsV+HQ_A$CvMZbtUSB95V}hQ}u7p{dKzy
z@}z`(g)dahb-Y*m{qECGbFNe!{`K|y{qpzx^J+eQE8knaG3@uL`1+sac3)T4cZt4U
z&0q8LXz}@Va{k_|QJ?Y*jRIcWj%$fvOI&_2<NT68=g!1LoRGe2xiR&@DJ{JlVd|Za
zOU$fojidQW7GDag)U}MhoBKs<PGITQ`!9bO%zT?TD>UBrwuQ0elI}2r$Ll4$*2=`p
zFE{Qx$a2zeam?ED?}Dr*D(L7)GBEv}#wG5YyHVOaU&zPDtbd-%6z|GYTrq6P>XY{c
zWgbtRzGcxeYZ;4ef3MsV_uJlA_i*C*fA4Pp_h(R8`mFx@`ZL0t4|Hi%6kX*@{P5(!
z&kZr>9Jngqwyax!`;XYPZIO1OcAMl^)Wk`aEn8jxRU&Q8wSavW=6Zjd;~8h?TPI!V
zJ27+J{Yw%BV!wk;gWUtC%+2~X&DqB4b-+<J`2$8}IW3EfrwZ@8AK9##!E*9mCWjhB
zHpjI+LIFCG)7P9z-}G|LM3#%IkMp1RJ0E8lY<O|?-qg*hQI*<z-!~q=?##1-QAmN&
zVZqy1YqfdxxI)t({aoG=ZozTt``U=zQn}vdi=I4HezY?9bA6Tn%lmu98A2BE{r#xC
z>QWcuBA3$GT}iLEK6cphKYMp`)&YiFEK4WeY5Sh5-n6)UzliU(MvcUXEk6(3Hk+Mn
zyO;T<pZ23BU77jW@^fsyAGzssE8^2tw}oEowQ}m-f7>Da_V>5bfwmhOgcukyUUNrH
zaXrAeLoMo)1LG2g8CQyG|IgBPE3Q=MOx<uJt!d@WUrDxeX6Ifzotxpx=6?GT!-RJy
z_C=J|f8)zupq;cKBHOp_%k9j`GkGR1-kiLn{y4|Cr$wymD{I6UZoI0y-yi%n?Qu-*
zqt3;>FT-ZMV7VxDGQZ-s+wuo)Yd@SRUcQWP>Si8Bh4ouD9X)n`&n+p9D_V08Wo%Ef
zung2rS#v7os7171{nw|H=hv0oo_{CtNgW^GanNYy(M@ez&lsK7`Fu=a(QkRXtXY2^
zbk1}tPy2c!q2BPkfHmhi(?7-P=N5+it+ma*Ueez$E_qn|+q}8+^Y?za6ykCswm3)U
z`cyMnW<MV@tzh5Vrcz%W)HXif`F_{mXYbZ9GW_PBlAacQ)*#06*6y_2@N)kyW;Vwc
zPwy;B_4Z{rz#%Efe5{jE!2L{Gad<3f5kw->j3^HNxe+ldwuJahk2SI}dayS3{_fvD
z*UfzS_^MZ`W@=j1DnXXc$O+2K%=1oe&%G65TV7MQvGPZRB!k}0G}lui3?I&LS6h9)
zIdi7bvbn3*->7)JHeBRxiFPCN`g3P|u6M`Yi(VI%$o=`zTk-Hyf1ZjzyU?P&e%~_t
zWR)oUPmfkU`)SPlm)Sga@6S)&zi$2MQjV`osLC_zdbDv}<8*$xXzL)W|ECu36-*2k
z_m$>lelvynkl@WV;S3WLSS>gLXLHXhy1et>qifpbV&<`o3<|4RnsU}>pWe3m7yEHP
z8Oy3aCw_h^kx`GeRXy>YX+rMpLjoGYx3_Tr+;cNpNz|yVbIQ+{cayyJWTUswZ0TIb
zenf$@L?A*rS-U&7J+6u`IdfW7c*$CZhD~o(oD5uUoAu-zJ3GxlRBP!i*{io-$5p*l
z&Ay(0Ng^oX>Aa_F-fVBH&VN%TSNG$nfzK=T@7u&q-8pCT<?HkdNeWvJ8cg24L9S9P
zeB#d1=PxcTPPKS;OIEw;?jfJ$3wN?I1bG|37I2us(qI2?p4ZlEdsClYTPw|O{w4nJ
zwbH#Z|NiWMJ1=+3FT=ml`^#6KuwpPM&iVFl|DRt+HeOyGez)MOZZ^C5H|7SlyVetK
zmfhVkvG9%RT<vLIngTlnwiVAfw~Hxxt4e}lo40?*B^Q@<2mi2${kawzzD|G5n{8Zi
zk5hi0=zcDDYwz^p!p}=@Z@X)7&SJ9F!yeAt3=H-klqc}aP+OX`)nvDZ&lI)G&*YZx
zToAd*c>kCAb{XH(4tt$`=hc4ooRhYXB74&_pW^qmySML6PTu^_!|eFEx#61J6=sVW
zE9~UYU1vO@ncCx1zJ2qysOpV3TU3^<n`k%htdeP<o0jJVlQjn)UTn-g_)%U*C#yqP
zF-L%j;hDIJk%W|t+zWXYhL((ddjeLzSg^EoiKQWn0x!b?&S^#5q6eJTm~8NIE4(eR
z^IwT_=r_%-#Mis((xe5psGXl@7k+J8@1px`pPdpv9qD(y{5*~&@08pd=`Gezzg-M-
zSk^tW=ij@#^Zz}K|M~cOr&;`uL-RS0sa%Ye|Mhg<JUNCRFWl{aJ&*s@z2$lBU+Mcl
zn(cr1$HvCyn>6W4zRkHltx$sX;IiIU{`wbHYy0L|igGl(V_N!4!bRljiBkzeO;4AU
z#cf=8&$8f$G<&x0{``#FZ<3Cd#2ky<d{d*WwDeEkgN3=b=lZ#8ws!OwDzYdQO+W4_
z<NncKwo^dKbCOD@V4!xYM4P~(h&Op=(oP@zM1&?@nzcnN#^lvkbF0h$_dl%EOyp2J
zGEcnh{k_e*moKmW`pUGncInyKW;3UKZLI&;_;TjV&dtL2|2+G@!dz-*PT97aO*byj
zRcYEHqQ-q_!<Ea?b7!A@TFlNT6L<0b-uHc{+uD5gm+6>KS>?Yih);s`nC=p*(0+HJ
zgsTyGUw=Fme!j2x)08(qWZzY+55Ahw`Ty6>^OM!i7utP1>3?fm?d`SO?-f1n^?zHn
zD{5`s*X;P;FV_G6HG6ioh`Ybcesez!p3+Q(-}g$(MS`?%C)&P$Cg|~cLP_%dFZ}bi
z^sSt+DRW!#Q`KiXCYtF>R9F?>@cVH(xSj8;ZRI{4^RnI6?f0y1)#|3}bfpVNX0}h>
zShecfwP{DU<(-bR*;4F%e`%)n*@--A!dG)xHeYS-m(MMIB|BGQhLPdqB+KLP&P~sY
zuAO|T==+g}UWde!IFz}Rjbit_d^UR<Z+>6Oi^!LIjta@<N#CqYc=zGDT>XO&Umo%@
zOZVOXEpgwT@qu9W=jd{tJ-?GecICZU+J25n(O~YekXP5bd#<W-JpQrMbCtQf`P%Yz
zGUfWwy-ngvO{zB?Y+LxF&$}tT&+WTi+mSuxx%zyfW_@3aZZjN9IovN@mwo->gP)sU
zJ;)2H{Jf0!rD<*R(ws|N9>FoMP40#-Vqbl0#ik`!_7^+9`j-20>tBWiQ`6?$J+Z#)
z+_~xYA5#~dI&rP{-O*$#uQ0iJ3xtC^I2Wi1aP*vrDZicj%t0|C=ldHwi?ydzb(XE)
ztyFqi?1|1D^NST<*%uU_-G6)b&eG+(Qy(0#UBB&o_!2hO1gSk2=BF-m=!-kpyQ+~T
zXi`VUOLoyTj+I-OJu-`*{My<azV6YsgSMwP@jjce^Ipkv`(WFMu&EPr(xwLO{P*U>
z)zx$Nt;zU%qO9B7{Si;|x9pcs?6Yoma`Y(liH1K}^5$P@?HRL%6I;Xs3-+yAu5dMB
zXX&r0pRbCmPg%d^WUo<(8*D8=tHZI2r)KVLuAH|y$#-3>M!K(<=93rFHq(oP4zuo_
z;N*Q{>6{$)pYx`yVAtt8JEe7wA<N;E12<pXx_2gGqU4=de&Xl!{A6{smD)5!Ctlez
z!H7HVqEK7<vCebP=iUq2wfpql?{^B-vky5Hzsvv5Q~TzY`S!KbBA?CIJuP+3=(Nt}
zGt!Swq`ZBwXa2cL=DyrrVeS_vMj2e@vu&PkTJ!NG`>fuojjLY^%l|yPh<VqOtJitv
z$7Rf|cwtdu^-|{Ehikg#>$Ni%{r=|vrZVl6Nrl<ld7XEzN^e(-@i%KesrLVLH6QbZ
zn%spq;`cuJQ!wF$a<1&N>bo^sT}ew#7?cE+c^g)kG88OIaXl4v)%dyk^Qa$t-Th>3
zO}!nRg6{qQ(z*8auj1Hyf%93HZp>Iwe$Sub!Nz9p<>z#+9Q~Lpp1U{oc3Y3;iv2T6
z&c2_QC9{g{THC*iJ(Fh1S=ijPx_<RU$=6vmho>Fvd3waF?)AaH?ca5$EnnT2z4g-a
zvcCMc=bz<O-cD_guk;YkiHcq2&M9d7r#b!c%gK9VW2fgwPxqE~Zhq+^{%MY6<>won
z&n_R`ChC)#Id$(2YwK4b^D47GUP)OId`Wxl?yr6c8mqh8=T%$Dp11TlcYe-$v6WlJ
z@4i@D%e^9|c-Nmh_wUR#>v{Na;X7aP$Y$wZ*VmeyF8f;$-PDs7tX8SvQe~&xRQHBO
za$4y|2cxyK7Oq+-d2{dG=H|PP7v*nV#r|;Ssfo_*hZGXD?rkXBy1U4A-glE(TbIn8
z`FcrC;`Kv5eZ03eC8@2fymz0!c3Q`+!h@b~*6h`i+TqcqsC?`DUi)7qrz|(W-IaaE
zwDwv;-DkJern2FFCQ|3^Z<v`+&#Jp>*5>V(y69=uw#nP4v~6v+wF+GFq`2RH+vi!c
zQv~8m3gxRE7a!$qj{LeM$9>juPmz5eyfV73Tx1rm-f#G^^ZXuN<6C$4@2a?5@$10D
zPG0A`%F3)axfUP2R=?-<?VUAxUfb+;|1K!qWVcD{d?Pc1Th@DK_D!}kb>H7Q#dA*3
z`;Ju7P7aN1gX<}q`xq9<PgQng@?9Wwb;`zGIio$V%-0F_o%H#ae!uS3&%63LhwR#y
z$61zF{A%6o=w8-5lV2%F<lMF2M%OI4m}N^1^RnNbc0KOZJ*V2`?7EI$I^D%3*Y~9-
zXWc$w{;oD*gGtTR57VwVIHt|D^wbQ$BKoH8(;HXo+s`((-MqBe>=nn#QvDCV<NqyG
zX<NsbZN9hvyNKY1<!Q6#hKU@``H+7^X1&X*m}@t8RG)s9n|5Ey<xKg)=(I%-8KSkN
zC7<Z5JAF^C?&H(zg%g=d|9zSGJpEjFZrjqlV=7#}G7Oy#@d2AWnq5BRW?d`U`gd;Q
zA?qz0SIzjlgWI1q@wU`lR*Ui{Pwj2u)s`vb8VlH-kY<>0VgCEM)(*i_Hf98$SMPnq
z6&7V*w(hyZ-_zT=m#eETUc6p7Yf8}fyY=(0-P*RMzxGYCxA^hn$Mb7nN6Xi|P-NKg
zzmeUp=6Y<tMvbAe*Mgpwyskyxrev>_&X*AWQ?O3|lGx*YVWC~iO^&*BZ8`avFEGgU
z@cu`O4hpNUI{!|${sXi8k1zA<SYxx_-ukM)_s^rL*YB0Quf2aNW#il}!7mJtb$D<%
zx}2CHpv2QWf9l-y+k8q!=NKKdpZ=D0FyXyyqI=ok_O7K{E_pFF81UTx?_Rq5_x*$V
zUHsi0GPet3wqMM7b93|Zpp{E5&&<)&Zh6qd%g6Wb#zy7I=eFE>`{~Y{T<e5K*Sfc#
z(RW$i=U?e(c>IQ{c<h%i-{pN5r5$^k?Y^mUd#+UHqo~kZJ00cb_@x9JbMHL7t9?e1
zWcRGIKmT5j3tm-v?yT;d4QJ{S(?z$|U*q`x?r!yi1B?tW-o326Uwwab$;WWJn(NB_
z_HvG&p6b^>_05jBU;E5@Z*o|2)3&u{_xAq#d!lQZ0q>W-vwN2;dezprZ_#9_6Fgpz
zkN8+V5-YlQ*uuM{Vx3(kxAt?9&3T2#yMlDe=danKZtZye5odF5Or%us9gEEs-;O-m
ztiJ5e0_E7_HMeJZw|$!J`*7Q#qfr58t!Fm+Tr&>;cj;Mg^|JWde?R`7{aLW%_>GNP
z+jE~>uAO=35=U`y|1zoN6C4ah=D1ZKySMje5!<U1PG4UdpBGe(uDTv|Ncz;bzGr*I
z=j|##te?B#U8PS_M-A5#i9I%xe}(Wfs93wH$#wm95#2Ibq-f>a#ctQW_WK1smS~u~
zvo`wIrmH?5zBQiw73^N2cXW5qwPTLupD(QbzD-)IB0b(u<dUax#@-4k%TGOz*Sy<&
zzu2?rZ`<eh)*Z)OKHb@<z;XAso>6gLL|)lEn>Ej+WDTcJxcYh8*`MFz)4rtb%-s@a
zDJ^58U$yDw>g!U>tSNi}-OFVkMn0Ia*{N>>O91N<9|Ozoi8_nTvqgdel_OM=LbmAN
zp0%^CInw9%^3&>e-`5IhPdLSV;@SPZPx2%)?5j-F91i+4w5&*+b-0;TH&n!%L7+kK
z__Ra|W^tW|g6ZiyD(<h3ohqftbYR~9PXeZk{j`(V&aZvvH`T~zgJ$#1mgzCpb_HK|
z6!<c1*tD*jK}u-B(iCU52MoG@72~?2x2R-9G709KXK8aN`L(q8&rD^l3Fl0+ixwY!
z6Y+h=(f;$-W(E6-_%N2}<mJovXzOwxEb`%2tUmi=-*UfRBc`UA>F0H1=1882uDR=Q
z{<q#%!9PWhe>AgaZj%cAo3L-PSdXB|RJmI>o=+><_+VRd&z&>R`Fw5%pN&X3{>0(K
ztLbH&$2qbYHP8Cmm3?mO)IMHydF7#q^PRTO4~lHPoBpfrt5>3~{Lkq>|BIaF{{pG8
zlQ*jJHXrTuNuTrbXjt?sU1nvm^u~~{8WC0*6T>XKIRqH~DEOqmInbYTu6F<1?bhDk
zGq*;+Rd`i+>1x$&lMkED9%hKjs`_#A`Fa1de7w^(%{;TR(|Ge!sqJgLtY2v_*}81!
z&MLj)gJS16J2F<9vtKSbnL3?!d8?9DLC(JuCok_if2nN(=gg+Lb5^)4KV|&&+JgzP
zC&W2c2p?Y?X0rQ2RL}Wdp7jx@>UsYDsM#s`EAVtbYchj?=GDBdQFW`dA5RIocECZZ
z!7udOJe$fx23<Sns4uO0u#a8u|6N@M1ql)ExUG@}Y;5V=`__eN@13`LsuF|d%HypY
z8`u3zYiIaXU3@mosCZqFt^LlVrQ&`+1=pXSW3%x>%F0VWtdvBieTsJHlh;f*+q5Az
z{*C_EXy#^y3pV!U=l_0Rx8cppmn(mM`eV8+mzQrr;x602FH3F}<<9d8oYUYVG?ODy
zL-t2q`;;Xr%QVE;^uK=T>*1NXREWXgdgaTD$LCePYZX0w*oseUbMWoivrm0~x^Q0H
z!^(|a93Gyz5^R}V)^(fjg;=S%%?#19H^|`W+p$uI;f&3Xg!=gV3z?tKogTll;_vO5
z$-MmhHlH4S>~RR4x%TJYoqDq+*Iet#eKfaBiA9Uo{BL*n1Y?FDlkI<=DKC#Xt-JB@
zuaA@4#TP|zHj2fZIHg(g^_Y-^dg7;|?0*N=1y7$|l&5LFVcGMee;+Q>4zoTgV({mi
z_<Zl`wAGWpeBXI@Px+!4YxDTmTVrHjhnfC5RxbbAXwzeB_h9GPv~#^7OFV9#5LE2i
zn!wR;f<a*VDaS%4w=*G!Ho9IfkYY$tw<_LXWN7F)OYOGs^>1%`l47HKrd*NjX%6d<
zIqURlZTY<&Mt2`C%hgWKW;*W0?6B;?vkEh&x5r<}mdBNRl#TxXuA0C8>FM~o2lJ|D
ztv$iE!tC)nz4pQ>3$GLhF1DF?TFHIdSqJw=jmMwH#P+T;z3m;u=FG6Hky+q*hE&O?
zEhV<1ie*+$3|SkzODnAuk8nzKWJpA1J;~WHKYwS&9Pa5Q2DYU|Nl99qn(;2zkE|$N
z*nWjoqG4ZvL{7m3|9Qd7)%;TK2;bEGn-;&`bdRpT-~_h)n<5n35+Y})G&C*FWMpvB
z;qg>YF-~w=kjm6>|0837=PTWh8Xj@#S8RUYDV|&Ap0zjg?yjq=!~ehdwSUiN=6?Hs
z5hCjRb?*<FuS$&7&|atU+>+D5D)sG-isDH!Q)La5*3OP<J;LKKo00j!gJ+V<3O@SW
z*j)GY>-DPhdrR(LxDeo<zkc@V_|mIWm!F@r^Xs<Ta@Ak<&AYcH^%k2{ROV6<qmUr=
zLZ7JeKYnU|FMn3O{dU^5S;cuX)C&DvT#iWW4v_Qq(o7X`=Mj|TK73%?bmOEr{<WdY
zFK2GQ-SaW2e0%O~7Kf<qQM%Vl{pZ<KetEGmMz8$Y8OigdQzxzL+5UCW+UIK7TV3xL
zcgOzxv+eEe_^N+DkF1}0B7fh@u6=doiB<V_-5L&IQzs@aX)saMU8~w@a#ZTC!mT~2
zCD%WH-u#)7QLypatMuLv^Qzw$>u7f@`u|v2-Y~v6=kC9A<=;xmk0<W<f8gKd^z(gv
zefv6h+W&sFxzt!nx>WCNbnI90T|r01m&a8-nb^KK%ry0KvEJ7yYqIrg#f4{_>j)Cx
z-XiK<fB#MQ{rWG7npc0FjlQ@0^Wkj;*F=uh&$v~e5j1bkt@rD0?b>9*#_;>ReBINE
zt)iDda8<|ZOP}atJh1XqC;R-m4;S`LUd>*ex9j7kQs>vP$)5w3O*yxrHFN1njT<-h
z-XHg`Tl2^uz)*4K8Iud5W(wC?ey8!<Z~yMf@L>9ba|`D-MLQqX_Oma(5x?d{aH)gm
zM=6J;%luBbxu@7>FIcU8m({VoB=PDk!!*uGtBj3be`eJ$@2tM4!EmMQ?eEk3f32Ra
z-N$sd<=c%1R>>tAVVwdo*J>|L?mc(T{`1@SGP7;wzI?my^Yyx`vF15XY(Jmso-F>(
zdeiGdQ~RpNrmtO3arK|I`F=J(_u);cYwf$YRd3HZ*t2?Z%KdWr|FhTEy|tZrRru}a
zqwZ$$HIKheDVZSda&Yq2z7xC7h6yV$2{rL7^L21cX}QXk(WJmvx~1rB+V^X^Y4LV>
zt@eNP<IgK!xYRyZ??-jt(W}yjikz#(?fxB_e__Jp>pgo}6fBq-f|e+)G_8!?=5dqZ
zfq&?8zYv?~1~uOe1u5%F_l2!%>o~#s`pouM`g2O$cio+8>*B)l=e>AdKL^7BrAr)Y
z3Je})i7ZZz>VXUlv&7P+j&01kFzw)()5+V{NY|adb;aS}OHcNv+-`d3HX7Vh{_Anx
z<7q_PHObonxAwpO60}tJw*RHM6^|0uL>v8m=WWaEH-D8(&AXnRH(vTnvNbyOutuqs
zR~a)DeERZdSueAX!Es|jMpMS-869(1WVpVZa&T#!!ihdHS1VOh*}J8OwpQ>gNwTa?
zs>=xeKl?`5X`RpKr=>z?k9#j>vbqR(UFA$ok(}4JHp@6&I&<>(jI@~V*M9!|8J)NH
z;HNbKE02GhvRgNMm#iAsts`?n{<p>W9}{w!(6v@&_Dt52&o?{E_Ut<#5IH^B?`_@8
zF6rlu&o9X6@|i}}g?x9vw9eNmYfJYufd;8Y0pT_-M@0dn-c1uGF$kzVyxI9a^5BD8
z3;%rRa@wXHD}MfkOVj?x6WRG9d5veRVBMQ8abVk;l`fXMi;iBseQnK&T|wEgnJJT1
z(m!S`zmw|PS77O^yL)DkPjJ<fnp2Cs()&ElUN3fB`>@h%dxfcK$qJ!f@g&|Se4_mO
zO3DsSkL{B<KdU^h>ha<B_>Z4{YRoBF8?!$8%*p5HJG*xtJnyHQlU5kNZrZcn6-&>=
zrAsBvzPheNQNzA_QCHLoyX6<>%2hvX4boq)zM-f#kcXFvMQq;dl``I;aW4xa7wp-&
zcyGz;-^xpWn~6MpXn8L7;Va{J$JVg&>HoUO{nAH$V%7fD=Ch|w)=yPB@H4BBchjT`
z0W0U+uK)2y`TDIZ;omhgKD1eF{NbafzAW?Uu6Ke7kxX|!yxaY0EvIr!!m_t(cH9b2
zD7g6MmE|m-xE%5Dh`%Qy(w<EJX7`u9=FiW^Gnr=xl`E9J-grB0&1IWYX3I8pFB3I?
zT(YQ`C*8gHszce??K!ev-o_mD`B+}R`TQoms$Uz!?|r)V*7kN7Pv>!d?e^%Ti>8Zr
z<%?^325E8$ERbF+#&-E?#<>$awS0DM<MXdqKDGWmvx`W~IsflJB~p1VdaXLU#D2CS
zA4foc^2(`+-+r7pxiO$X^hoy+t`j!1rMD?c>Z-NO^;qG`cVH&>i<9?67$Un?2<AQM
zn&Q@0P-M2+Jt{3c^FZW>7Do}L4=&Z0x&#>;cBbtR=#AZ8w(|7CiJMNZ&18t0lP#Gs
zpI80<uFs#k@9$n~9Q*s$ar^tW4?_9<dDcpQliaq*c;=~&soUCv59Pb}G^r&AG#Hy2
z*&d0TcfKR${aNOn+I#;oI@$O1&9(To_oa$r-m~0S*{W#_ya|CE)4ZFiB>5N)T=9G=
zkhysAn{=L!r{~_>`BnP=turMne@y&v<=?H9>0AtF+Ey&u$+**GOSFivhs#j~!x<tz
zQalXT<g&kW&3J8XEBep;-p$uf@B2R7!6zJIeEIypKy$SwXOYHS0|%D7Yz(=3wl7Y)
zZX;H<r0Y4$=>^{^zs%7M-G1;~*oy5(?7uWx^WNrsBq13b^)F?`&HeTDo9{Zc+`j*@
zZ~mUT%f9A<33_wu9(Afq^}3nO{>yIoYP#KzgSPtb?ry028&tZ`$u4~DRl$R1#n1hw
z=i1)L+^&{ARl7V#$VBqWGdAyrE)V8gCqzyP@UT}b)V7FpJ*KPMeK@DEZ2F0YhaY^F
zJ(<yL9$Wr;>GXcrUtTRMHRi-x<UU;||E`6XAtLL^aRJNcE>rxLc6w+oo$_dobQ>c>
zp^SUslb!d1PAv@c@>)5C#YI!~@t(^s3(hSzNa*-kv+&-E+1{HTNIx`npYg3$o<Zig
zpwp3$uV1#gED@=F{_g$0i{Gm*@98_K?U{7gpz}oO-L%bu#|u}6WNp2*KDcyV;j$%r
zJ}#5KU-;WP_VzT-MV&gQnHp63crU9g@~{7Od3V{{tgTT`FFP9K$5sBU2yguL>zJ~A
z>c=~?Lc`xxzs%D=%ogU~dPQs9<07YHyxqH(1zwoIlIYvaxafqV(EAnpYVNIEo}yhA
zsh77)tLU`w+3@dsy<AxS7i5*!KYwS?$M9gT{YQ`DbNBy!+y3|K^!<+_uI>GP_xs8E
zuj~IkueANxEN`*x?XGu|PE{setShNz^Z2?zjCcL7`Ww~nf1En^>E8Fsdz)Upi@tR$
zYq4Zz+LD*wD()0Y=FI9{c}#KH<d)MX6&0UPc9;}>LQ!4u`4bg^B8`PC9vX^<64Ei9
z)^f+@eeAKFx6JHSZnpRC_o4TT{!e%)l=OM$v-#5R-0$ySa`j7==j*%Kf3Lm&X}kTq
z*!?H%uZ3S9-)~wOUflg|qj2!*jk6bMtJ#%5`Mox4&U-^!#*JSz9oybk-EdHOuCH@6
zy!1%aO&)Qk-0}};-q(|^_Jl}GY&ey5?8%%ST^95Awee@-GX;vCul)W~HY4u-{xct=
zi_h=VuRY1jy!WQU-}Qf1PtDbwe_-Xtrw1>V$IeRH9{2IKrm=8#@;OthNl$W|zu&qc
z-?#Xdq}!uwfA^kURllX|TG~m*DprMm32#476`XQedx4OY&l2AQZ7kJaz57$|*Qx5K
zJ<GpgSyC?Qx%hSe{mdtm*1o*@O#OYK%l^J8LYGeLx+%@SSIhPB?|EJQ@e!HVs;3?M
za;cTsWH(=~!V8{~34H0_-4EHagzd4I5#twQv!qodIW*wqTdU^9**E5PE>RP+_t@lc
z{delah1r|rca*tQCH_4T@om2Rzu004rAyh;29{T4Rx4*+aJphsoULxU^ZxTgi`W?a
zq#L-l^lnK_`DF8alSzDK?(<UlJ-%0JAG$uS|5LmCj>aVcQ>OWh9j;$LZMY*O%{1+r
z!q(mgPhuasyItG+&HvtqJGJRn#ot^dt*_3VrozV5A>cK4PE7x*w@>=k`M7^td;j-?
zE0={I{dn`D^XSermqQDVFA;O}UiDz&M|Y>vtL*EZSXZxUxw@?75qIFbkZgt%2i%<b
zdpM6VNF{_aF_Z)?aN(b&@rQ%+S#!d@hYt$63jQCS{J#3Tsao^h{QYn42;Yx8Z^dw+
zyYtb)T!w;Yjhla3JXvo$;m)<2J9Vee(lC|CExyIpv0F1XH%*6$fmK#KOU_@)aL)%N
z*Z%Wyzh0I{{%pDS>y5hHi{JX~#=p0}`Mo!M?ytA?pCocM&k7{X4)n5Fy7lO<`~SJ-
zZa7nB@X`PHq^H}QJiH$`t@`90rEGrlN%$0B-t5V~W;dTa6?APf_L5k6RB38S?DZ=Q
zYdr!L=FUB*+WxKl$y<w{rbFrPt9~4++!v5_)a?13Cbc<%_9Bf94oM<MdxV=bT79h4
z7y^!Xyhypk+mceaCn7H;I7}^-JF%rs#-p)hu?7o6hl0ZdjV2cJUGBmxJWE|vWaqYa
zTIfBw8!jhjBpLCgbYqWK+_xXX#)Z}kdS;wqYcSuNdR{b~C#A~RV}abN&%#?zo-|s@
zA}D*D&-D(6v%{kuWgUrI-~DXlXXq(dxa6p0p|970&&s_Iq^`}9f2xx=>yF6_X8-=b
zx3=zPeDE!P{}0oP`(Bz}yzk2Bkd<K?z4gZXGs|~v;#|2U%xL=A%LR9{TOFAUn*ti9
zG_+(omGT72<Vz-;nBevGQ10B0y<xXM-<q;0RjN)pYwIl0Ra-neGF4;BbN4FU&NW^s
z$njW5Oew@G(^rz2;pxvn3Cq6IMfxVMC8g&FcpclQas9Q=(Ul^s!WQa2moz$*R#~bu
z|BY5Ob0}L7rl2tGR{v6gjj6NVmhFDXdb7n@=C|l|`ET3TtesS_cx$|M&J4D*sYPN>
zm#O6)x^Q)Y(qn_5IZ11tny$aa%ivH@RF##NmseHw>(#G3r<0AZzuWvjaOKyk^FCg@
zZYxDQmvy8bGFi1?!h%Ukc|VRMyw>LJy_Mbe(!)XE>zA_o=4Cm{w+3^}^)Oglx>@Y`
zr?m8QbK+K~c_>{7T>5NzSLUIPqdI*@Hb^WL@bnen5aQ}l6j;!(LV#g{F-J?1+I1(^
zt=lFS*2MFarZ>6W$T}uD-HLCrm-&?E?2J+}ORVbi_EharN|xlb+^~QBZ&OLHh$qK=
zKj_Kc`hAQ)PBiSc|GmF|j<WM@vRM|a7xctzf64oUw_<|1L|sl9c3!jUF)_VRc4317
zgTThV$0xj&IBG69z_B@2e4|X8LV){5KBkP|*cS`Ldt;n-vpcMQwe#{aMyCV?lcQ1$
zJ8WGqa4lhAIL52EAZY3~S0S+iwuKGT7u{`f5n^##yfA!P*tX59l)55pX06pw>|ph3
ze*RKo%cthv)gi)L^WWclm(qXK!n~}B>HU|VQ>TiSGwgLp-;`1t`}e`R-6~5@tUd63
zY28Qp`p;+0|GwG2G9)Xb;CAat?v4-F=l{7fzwXcee{XK>e!uVc{Qpn++&oHic?Djd
zRb#lZOtU2+Blq?F_qY7g(-#Ki$=KIDy5KtV-&<?fzZ!v3noNvNf`Q!uuY-KKkAC(n
ziCSyQs&;pGef6Q4|L&yQecovQ(?j9Q-155Rn@{Zj-@N<sOP71PW>TdKnNOE#Bp1qf
zD{3UqDfW8dX1VZvwfM4S?&s&n$Ha&P-I^AvA=1{~zCB-lQ*L|EET3fz2fo)fadb=(
za9VN6OLOhiOHqH9WZw869dmu*6iz{I#jRmef>c@pHZ5HI_jtN;q>pAR$CRMM206zW
z4}`rwI^UyNA;3$}>-n>1WjwsKk0#HLijL-OdU4+V<MaDJj$NN$_bWng^3Nyg_B(^L
zOr>}kZkSmt5%iyL_xI-c`ofAIi>4m6$bC0wx4~3zk7FE5Rk$wbXkR!Wv@D}Fs{M$A
z%K{z;W{m)@DFQ49w`nd95mugh@?Pa}e!H(P|1aFi7y4t-<2z;s8_MtBn;%<rT6cTR
z-`DZq4}Z8k|KFGW*EihzeD8bh^FHe-K~pY%NLTTg9&oNgnQKRK%%5Eg_qK26$-8@t
z?{&`v4=#N+(d^SlYuZ$GQdSu2+3uBNpXir5Ay}@fL1<s8civtx(Oq29$76EOAK56j
zU~gK?o0o|#zr9+GGPa9sRhXF;ZPY9x$iU=ZHOHVii}!V^VQBn5J&~Dw<<Xly`|K9U
z;1CVD_V{Spiw`Ue8f#4*Ox<oD@OXVOwDjAVQ}gy7J^Jj|YJQo0TD#^bT#c%KS^u}7
zR=$Yk=BF*sIt&?Da~TsV{`6GceyTNXdVFo@&+2r>3Cm?<j~`rlb6bvDMvJek@AS3j
zM2gS+{r&yG36C8ivUa;4*w)1L&1DV~I<>%)n_<a~0^^M>vlaT9SuQ553UN{saBhgu
z)Sb%I#K57%FA-n!k@2bfi4%WLe&#d~s9hVY`%Cb)gBAlvgH{jc;!FKa223hZx1@Qe
zFxE6I*mp_eNen~9Q|<N3Ii-0Y--y2xJzF#XpkISpgnz>u=E#N}qQ56<hI~2nn}L^M
zPO$QGCWkv8%44_kGMwpIy_BgT?7{^vX|>IqYv#qClDXr>dC}=Bj|kK8S9_}5i#L|N
zns<4bcw<1=nwrT$yoD;f%}fnFPyJ)U6a*O?_O`6?VOYV&aHFI4PR5?qrYv5{hpLXg
z*Sx{-pv>a65JST0dwHr;xm+{XEjpy}zP;__wzn_)j(OYLs<Eet2^%@7TuEs8BVAcl
zu;Tt1^_8hQ{_D(6{X3JKEdKWG=E-5VO%*0_cImFv^_nrEDe%<G3k3(?`fPi4ZMxcN
zvj(S>Af^T}{mkAwDU;&^%}m$$n%zv9Jl$R5*MXIuogB6TBB}+=X}YsaR&-tMeC)sf
znd$XtHQuT3wk$fHzB=qs9{buppM^myQ<p}n6mCDeB&7DvW|NkM3O!3Y!p>^U-oCo@
zy~9CW{k86!lqdSP)QKGJ%F<QJyme+tL?+9$gB*|CB-@-8IWjk~Ey)gBb-94I_=1EK
z@A2s3)l)CVDCK^CcZ!jrTWR&ZF6qXowdE>oj0<!^tsftAjQRHT;>KeypFexH?0Uco
zmqSn5oH>1GrfE!7jb<~Q*tFAPhFQfWjkbx8tAcepcqSJvwK}{(|KW@?XJ%=LU*`&%
zx2JlM#H`)r;@kOB^sXe-Y}>bb^#RQ*&Y{A;xkNTzoV0Mok+og#mnPUYo$#By<eY})
z%uO5_s#X(%jW;cvdLeQ7C#8!kj`s4@ZG0pOTMO`tNg$!lciZP1js}{7Dl1f{aO=Hx
zGM&G{OZDP~iz)Z^@JuvWyLCdv5w$*FA&HqL3|Eyd74KkKB#`uFm71!jc`CcnOBKbO
zElc-{boqFnIQ8<$so>b@f24%g{Ckm|Rm!tiOv<MI;@iCcW*4^3HF%$-u>9O{|Jtc>
z-`T3&kKL=3KC-mwy>TN0!&C0s#Gb31ix;<Vo_ni%X_!#cld9X#uNZ#$CSA^Idj9R{
z+Asb0f6XhuKf_C+M=5C2)3%8Z)_t7$Eoi>6gN5spI)!V>u`65bR&mX`bMMgPu;fi9
zcEP1{ZO_k(dbPXAqw3*-ue-0y+iiNGeUoGNB)1DaI!As*U6{JPJEOQOwca#cK$QET
zE8ha9M!AI?QX3AZJ}_E+kC8#DlSS4`l({3~Xq3Jgi+9wKl(b`Czupbpdzeq<>I%&a
zuPFhoA-h(qzt>$8eC}Cas9){-m^D+@H}5r``hDN4>m3KrK5<fDPAgok%*habZ`1p)
z^0mBDQw&!9nX&ZE|F_25Yv0%Z`EWw{@f~x6RJMk*)9M!b&SY^a>51T-|KKa@ioCPS
z*D2i0b)LKa^3we4UuLB)dLMARA?DD_w|nQ6?q_EB^QnCPtbNuu9ar{xu3T8T(N9Cc
z<wgF<8{2#CvlRO;6IQC2BYntENVjyip6+CY3?)X<j)<2Lp7JJ6s)wW0rZI`=Oh21H
zecizd-iD1y`wV|>v#PP4AaLu*DWgYXsWQwBv$fuxNK>)&Q@FHA#@9!;-~N@#ZHLIr
z*lgh`EG#{(4n0$*Nwe;;cQ=}8Q}E!xdEJ_;z2@`eWtkf;FZcg{XO+Bd<&mv#x4pk!
zzo<mOWoe4eQia^@0i4aVwxk?ySQ*tfb(`9;bKjpdC>mTj!JuKl?YiP|zy}_MOa|4o
zz81lA=cYWHK6~P<`t!g4Up}$Vw)^ShWwQEuXTFPAO?!6z)6RWIuNr!pl~gh^Ov_|+
zSR5Izy?(xB^|O_W-NmPeo3$O$yc*Tt?{D+#hw#jhPrnYg>+k>bDMl|nx@_a>h?QXz
z6rQswaVeVlnD2MdxO&Q~Q{aou{+l@+5faN78G=q|RDJCE`9C9KS}V(81ry!N-)oLZ
zDrqhCxm<Pet+kcatz3S==g*(Dv$600efRy6%QIb!CZ0~SJs%$#H*emoM{O5ZTwkoA
zC${^P_E-5kUmtw=By8Q*e(d=9t+S%iglhl(tV*4!p!GECT1<Z8H09Sh-u_1nXYtJF
zY+zUz);NtTL`3=|OL>Gxl%cX+>(gU51)NTCcE`sQpLzD#K3#S9!>Q|iEb^Ad<(o%8
zE!w$x^XK&Ic0UfYw@&fO7Swb(p%Q%6?Xa1zK3{PrpDDvCQPrU4j#oVm*-u1oCZ5}>
zcPp{}!L0R`JwivWE?e+x=lZjMDoZ!c^}j9K$*B2w&r9C4qP|3<q}er<7o+E`3b$5r
z<lGwUVy5n+ljWS|tKE5OHK+Meo`?-U1RR&_>(JJ^o9)f8U-W2UXAo0IrMB`FFOCd_
zlA^ow-)-($B;a`K-SVr2_Nh;DCtaFV@#*2u{jVizxQ}1;m^SNPk;)(0*5>fL5qr`-
zBiVvF7&#J_Oyx`n;yHZD$7G|-ogMt2PX0W2=E67G2NG))@@oHw2r-y2N3Hw&xc~9g
zsz<A2uRM}c*ty-l^5%t8ufHFizr)_{Q;K-PZ>ODGjNeP;J+zkh6up!o%^;u~e*L`#
zTU3(|bDQs33)MM7cPGX)EocvDDC^(QbaRvGg~ENI_f}t6CYKc1y;f?eON!CzgAQIT
z@{9)#vNC*_5OAPC*^g_>V~v$Qi<MrzxfCnMAN=ylwZ=C#E2Fg9C7Rzb21Kb}^b}gE
z+@>G%af*oZ!lf=QYfCaqb{1thYP&LCYM%Q}cejSxohg>qkt>5Y{W`qy)6AuZ_T4*o
z_wJP>zw&D@d{*qO4c}Y!fBU_kQ~j1sIm+N5y~Z#!%r{=~nLvXeKLdkF!+KLz7Y6CZ
zti2b#ckweaFg1udd3ijWafo~EwBt*a7}j0Uc-pY=(95eUZpD2|J;ABC<L!1n_k|Ib
zdkYfx1#&)K=r-X_+@2TL^=e=AP1bDU^-{^u-TJ!QVBY4L%Fc?+oodVstX3jb@0P7)
z&Wz5sH4oRex-xrp!112P6(5$_p09cB(kQ%+(f1X%?x7!(%44}4MXuip{yrzmZ(XiT
z`q>nQ2}=4e@1R!0$NlAuFB(;-xSZ~`{dMT?!7pDf%`LyT)58A$y7K#cbN2kaYJS#F
z-r6j(NLO2=DM*MVQO32yLGq%P>qIq{)=PI1geN~;_h(wkwSB)t!)?F6cv53o7Cg=I
zWI}#lrmfZ1E{-|DSAHB?9e6=XF#g0VM+aL=)B22hMg}WuE4J<H&YlU~|6}Unxv`!6
zwNDbxc@`eanSFfW7F{-mg<tlU9)EMO`1CCu&8|9^&?#X-!Yu1$qdYrW5?GX314SCm
zcqgx&BAva}V7lS&qLYpL-n{tXCBU)v>xT~=Co7J%tXiM;T)Ri;q5JoH^<Pc|&JQxv
zf7!S2ZT{Xp0vr|JVj{hc=DypmyevfNZPd02L7egFn_9T#w3be7n{Tt`SmKo&ljyCc
zmrWQ0OtVh$ccdELPMoqX+(jg?cf#4HzQ-6HOlL*Cj+w=n;ljkQQDE)1DM7R69F^u@
z7nQwqk;Rm&T!Oj0JL=!h>-_jJZTCdal%{P08_$UDxO6~5=(v+ph>qWU+i2VGDQp+E
zd0s#8`p&;xfwn{6dHSC2lCl1ECBQfL<!wLVb3d1Ewl05n!h(Te>DAJ67x`JX=bVew
zo*>q=`fkHSgDF2-?wa38O^MZ2nYCuM{o>Y3UN0jyIqj;qxNapo+bnovk88qgv&Az!
zX3krlUw4*wecf$Wh6Sxw<vDg&E*AUy-2HSgyJ3PXdsW`9hriPOb)wl~bFO^<QhMjd
zwA%YWPj$9_6=Tde+UUufRwUY0uy*G5&&!s?sqngOag1AW?&6BA*H$zL@kTLsI%g``
z+1LGhc5>>Kd3I+mneYAiq4xV6RfW~7ZswN1yD?LH{Wk5(y&3{xdW<Z(-R@Dr4y{q1
zzB+sig*v;}HceV(6<A~?l&8qa@bvR(S!dRy!nGkGUteXvHQ7Gda`D9pEe5yUjvov2
zb{CwX=^#IC+SMapSlX}F9zLpjlW*>s@^aBX1+s$ErX5))Tl4yw<FuDur=M;JoE^1O
zL3GRQSpstz9hxrnFOk=M9e5$j`<OA;+}l6=oX&-3dvClDlE3FueW6bGk4B{q=iBXU
zR^`G=Hu5-n&pZ2GMsjAH>eE@<a(zT6%;34nefh|lR?lPpE>qK_te&6u@A_6%*szZM
zfyD}*NeLhR{;n6$y1+2!W5l1?M&_ESE4Nggex3jCd-Km``yb8!zur8rD)W5hV)w-w
zMs>?1?=bV*-S}3^@Z-z<nyiY78%Adp{?xxQnE!Y8{<z4f@3!k@O&5io&bE$iZ4xsL
zP?*Zbc*Y@1xoFuR2?iHuMyA)xB;BU@Z>{R?y#M0>`+VEI|1Jpkdn&eX<KO#z@Amr7
z^7|wMUv0fTr&vX!g@NICq0Z@9^XJ>v{yMXL-&g;RAH_;jGH2!9e?H}!)Y;wd{{8!y
zeEi<8Yun%5+PXR@)_(_Q*A&BTg+g2YvDQzEZ%Hh;@nZAJFUM9)NRT<Y?CYk}LjUa@
zGnXcb9yeq-;w0d-BT>NRtI+esSF<#i3U#t957E?ZacKG)_4fV$fA9O{Y<F$jwr!(i
zvd&bmS<_MrcIKbI_y6zyz08t-uWf%<aopNY;+j$Yw~hA7EQce^q|ffty%oM8(0{3@
zgjqm0!&R#bi&mN(Xj>MhH}$$!W8#dT=hlU3?C!2zf6x9>R%_vky0VI>*Dq&Ep8IKE
z_ja|tdC}=jWpD2mKRMC=dhNB^?|1*t`@ZM*^3~6tJ-c>Yd)YzFh2b%kPuqS>^-_^q
z8>W?7(Kx|N(#-#T;7gI{h?qT9ze~NCm9luhw#{0<j<>vw(cxOET8Wxa&RVJ8jcg2F
znu%rCPTsx~7UdtBHh->Fagkq;7sEk=j!RXCT~dNhZ(K29g4ZMuH)*b<eTO6F^KW5V
za^q@p-svy7F<)Oh?!FjwN~ve@GzX1|MxU6@Kjce2vZ3Rs!lw|!)Ay<$Tek+;Tl_!p
z;@7ElGVe5FGE;+;tG~U;dFaH!CA#3x%jeb$md!GoXES$4p*#Z*PtMsr?}QjQnml}b
zlmpi0UU_@<v%i0@oo&sR2ID<jv%j0!Cok2%d2gcU`dAwQ`$`{S|MlkPb}};^&8;fd
zOw%sDU%%$(-Q&L_Lr*g?Y~B(U^?RYf(p@gBw-`L8g`GMY{)VaHwEljjsuZ?{R~6C>
zQw0LgGCEHXGqhaj;?`8mcEYjHfkl>?lR?AtW}!yIp`TYj{wv|{k9-ySo6G;~D(>^y
zGu`I02rQV<H)YX(x4$M+zC|fAbd*_q`*Y?|zxdKCWg2Y^?khMMW^B=PyuPUMO7Z93
ztt+$MGe7T^owln|<^M15&T9)>9?q>a-McTa-iyISBjK=q?}GYUCs`Vp|IGe>YknhB
z5X0?f_BSO=7dSDjoHM0y%8Q7V9;YHQ-OTc~@Jueve_!+beazzIm*1XG2xNG1@AAz#
zD{^E4f>{`5TXu+W3i)v`WhgXEI<)WaVGmBj8;#Aiub+6WHB~5RUjBRYw$r5=md=_}
zQUjIK)7^K?O#ZR-*q4{7g4sV#s;HZr9Pu^#`Cojt)HSu)Ih#(NUc6shlv9(#Y7P_Q
zWiwIL)47ryv5#k#CH;0z*ZOhchHra$MniO-ZN;~IIYZf786m-8Mj5|Xe~rjm%dkqW
zOTk0+u0dD8!_DdG`nFfjYsl@Xd0}c-U$$+d*x7vfdzF6+HcD;0SzlLDleIA6d&e42
zjpbR3^ZBwa*zdh=ZEIDWP<Z{DT=n&JiyVKxG(KJI9cp~@+%3MQfMveI(>^6-eh9cN
zRB>goc$#$f#6`1iu$2di2~2hmj5oY{f2r;(&AHn&cE0L*^kl~8Hz$8?yU=e_^>Ej9
zzU921vfuCj^y9K|vGG!io_pVB9pux#mhk^|^5e4s5^Ardw3b=-oa{{hRaLc4#-`xw
z!hdNh$EP1|@AKK7++5k1Y~Z(cp6<5GuU}bu7e{s{`h~VSB?NgTpXg{jwl7e;Z1pS?
z<C#7Wwl9nJe*1Lt?QQWn{NKOD8rD3#WBl4<mzBGlo|VtqzE$@<dUeBFd)KX13f5p^
zI4Rq{;qJQ5)Q2i=L9q?fx-ug#>|FL{Mb%0J$4QdLmN}*IE3Qs6d02X+w!JKOZ_@FL
zi~E;eUG&NJ<<<}hRiEQ8-aJfPdY8{vl`$nIE<P^8k+p2ridhzg-+siV%V~&pUs?RS
zTE8<pSF-EFnV(K8A|@rYMNhlUl(}P>m{iR}joOp1zX>;YF8lwIzxH^4XzkL};*Hti
z=hw>bkMu6R+k1HP<EyW{wDVZkT=EsDf2@4{>h)W{`R+dXl9H-&DC>8;-RH$wS6@Ht
z%W_HPpCh>=rTgm4s^jwes~+@C-j-cfYISqnl8L3!^}k)BL;3UW8*bPy&9SjNQ(=aT
z)}4P3ubYTxslS(xULP(yZAoQxv)H$``Hq<jD{Pg5)F<1xg<Xxk|NB^Hbp7qJs!jPn
z*RK91_rmh)n>(uEd|$sUSt9@U^#7V2DzkW(J}&c+h+O~Mcdg}u^(7J<7eBaKn<P1!
z>YTsw?^FLfP8VbMNx656I=)ud|DARvA@S{<OULbg@n_EC4q2nU(x<#l&B8Ni^6M(+
z*$ddY_qI;izQZMYl{0H=NX&s9!k$yjqHhR99TsKZ9NV0K;Eb!*E3Na>)s|1YZE#vw
z<5^*yR-S3j#^uwW?O3rb{khv>iCy|q#=^F%4xc>o%xUVC*;a2C%vRC57Q?8;E4AW^
zG{1>dqOFpm`rb}{p4|Oz6IagsH2Jgk;-h`*9zOc-IoZ1E@$A)C<)>urQoMTa-wX>j
zh73dd@=x3<Hw#vNdop8rijjMiVM)HCxY*Y!*CmslJ&cb3>3zoO?%liXe6m&_&lsOA
z`+Z`fay!5Ly$Cxq5J;1<ng9NWzx<yE`}zHTUEJ8d{F!{hnK$=0?cH|7{rM@;{_jh=
z*&@RXUG|AF@rbX`oG4(@xNJep;S9Om>_Xm4r@j9iqGoJx#Ll4Rw|vbT*;hMHvDZD`
zd*0T%s^H1jzL}1Pg`HdiT_iW>E`PiA{2a^QhvoknOcP@8Ip^!7B$&;+amvQ`v*#3_
zGwfRwp`*9{PT_Ic_0@NM!(%F4WsbK9xwtfK2y9tus`%yUyrm&ldq4hePwZgPOl?tE
zYQht@=h$0&sg)&OnoE}$=?V+V9`{t6+;L-td0a{LVS}w<ff7dN<g0!x^ii99HtqE4
z)%SlKGml=oEcbTp-@luSH}9>j<>u~Q?r&><qx{8#qtoYGd|VRntKaU|Z~6cE^;KUF
zmh-%qt$26CWwByf+GE|@yXQD*#wq(So)kz^n#Ca0(h$*@xj6AsK$&rDPRpi8jp6wm
zzILD7>wnC<egE$w<v*-{uI2x`b~4@XM`FeGyXF7aw0*s6{ocpI@AT(;|NoWOJ^Vbs
ze&yZz_r>xvX3kr0S$;T_o#RKf@#^rHM==uo`@iwOe|=uO{_ooNZ_o40iLo(Glf0@_
ztYZ{4Ph4xA>3qvg1^KE>@ej{*IZWQ-JFk49)<zzU6<t%O+?pF_;QiF#OQ@Q!yEp%P
z<8Qa`ygBi9)*Q>g*e|LF8|U@SnJT;^ByXMW_UD&4CnYU#$o4z6Pv2x#m{-=Ctt{mc
z+#c=T`I04*vbZ<){1V==Y10;?DYIW#SFQ-3y{*`D-r936yB2dBvYZugJ|N*B__nM4
zeCZ#}RS^=~W8U?AS>a_}^MvP+Q9$FO;KK#?wiexEk+bJKe(aiQa|qx5ue)bDSylgC
zr~bZ7`}En{Wg^CTL0Nl0t<zr}B`LzLkom=E3-1JnM^_cHCS2*8^_;<^C2N&KGTX)T
zcWU>QW{CUW{Q1__`{=t*UN<~vONA(WUOCtLmGE-OOzo9ZLRx~87qCwYV@Qr?zHT;A
zENk7~3ETekJbT(-*Vxzd<^Q?%-ZjC0j?A84|Gmm6!qk-Y5p$cy(ut*68~Ze^R>&S{
zP-^jF-S}m3#m2kYg1i})CUGmJxlOY+T??vZKV0eN#`krewHZH$oVxg_#*cq5RxB#~
zvHy-lc4~9qRJOIsPOo~dSzR_sY+aiW$uRj=nnZT4LeU+K`YT)wS_)DcFP2?lNC@z1
znYBr4_h!9~KWFY!vfRCDN!P9;q1)rMoge0$wEezRy+>vJwZ*aP?}l=(VoQGbW!J<F
zTY~N-U42o!H00>%ZD(!w%B1>UPgI(+@Xm*sr#48Qig1;B6fu+K(v%kEy}WEIqoUn6
zMthu!VB_ALwo$wKqFBY(eJ>7P7IfgL3Z4A=UR8&xPW{rdZ>!yd;&Rk27+j*HJA7Gh
zF8LTFeok%npRP?S6LUA6RGYoWhL7iaMyZm}DU+4Yt7X=fobr^+2q=k}=eg7?`>C@3
zzZLcFiTUxn)P3*${C0ZZ-vg3w)tKy;wdA=NFgRQ)mF)j(P~>xO#r8g%N~70N(`BWk
zq)x?FSDs%wUF6igu<45(PbLMoCknJC?!LMxgKeXlwC{rYPi48zXQHxn?-sw`zwe>%
zddW8??d{fO?_W8z1TY;;(^wpIGkc5E(h?c23$ubhA9C7zFOQjhY3bGM<A(kk*0VR<
zuetnhZEV`~?ggp})sLrM_stVu?yvhK_?_|jbEY>Az0TjUaK@tiimL*LCa^KQWml^C
za^z;aT;;h!uHG<%2^;SHe?5K2pP;TAJuLx?o@~6FK5d#e@39P#j*?rsS8wk<+7~i?
zt4vF*XONcnmX!y2XYVR>VPKfBBzWh&dv=#(?iQr2T{9)?@#EXu;(I#U^Xd-&duYIA
zdsudpyIwYv&eiMJ+|HZd%5}*(=et@qw|)1~Y<~HBlP*8hQ84_pmq8(Gs{+T~1M_Fj
zR26<~%@@bUkYDjx`smTK6>A08>!<L?_pWPL+%I{@#jE3BsYvBKarSwR4M928atsoC
zZFk1h<@wwcdv|-U`qumpPhQ>FmV3KO=x*8fb1Rz8F4ynz`!Tm?!#1z)Z(qE9E2_bH
z&|s2c!|Vsw_dGUY;K;sLEbb<(bAOuehpe-YyYs)rpA~wxPJ8>)_cnKDt=-(>najN7
zR^bMDh7c9U*HbTZf3N?!@@rN?788fa!+q!NOAl8+I@ny>xpwaLJ7odfOP2&~T+^o)
zol%f5QD1L=>ik#_PkW}OGlqQk_N=$uS@iJ9A+N<UT2BRf8Cnz=9eP(Va%KfA)IYUw
zzS6ai$;mUF9$i>n{{7us$$doyKUO(1aD=@w5;~K@)H0=O`I{BD(xxntb#|M?aeT`R
zp5%F3R&8A%w7om5sURq;P3{Nx+oOx_CaUN%Y!FscU1B^pW<7h|8oj+q-ILGy&kLBr
z;Iz=Vzv^{I_qTa_HG6ND8Z)Z!Gi=%uwf^cBHm?QQ=NTVZGB`As$8XuZqrP3KugAaR
z$MLsXoUf`5t0tDD-w?X?Dy!zvp?xk~7AjWX<4X$avVvASX#brw(L2gHUjOC&G69Wl
z*NRU+AFqCDWq+XM>Bcp)Us!CA^$$_=+S=BooM^?yz>uVqq_l;>*HlGVWww)k%hc4V
zUYC8;@BLr@<-^+jPh7qnGr#lcPx1M-jXw^F@Bb3a`}+3(FS!gHi+_CEzW=Z5<o&C+
zu6k|t)y??ZY@c5tr;je3>L=b~;_5!pqcg&ozoSv<(jAw82`3#=oJ!aJys%h1IaoXB
z)c#+q|Nq>nU-R*F{4bk^BAM!xCHGCvc6NTu-Cdk0;ic-EwJqxG#*G^vAMe+n9@gD@
zE^F<#%PPul9RbpD>~}xeFuZvE@}q73&Mm*1-`DTozFmFxX(1;L#VG-6w}x@m35ovS
z)N#l|^XbpJ-FNv8cL+Ig2tI0Ebm;#N6KP)tj>Q}dk1X7p;&$`uzg_u4tL*Bkt6obl
z<!pPm@3r2!$_Kx_R{E&DRJ-$Z>C=}hU-s91;TM1QocHh@s~x$OWtLM<#zbUoues0t
zr)FJo%Jp@f7YmP7UYWN1eE4_S4&z7%mbck?3%X2?NHH#9a+<J=Qz|WlOTO+&XOyy+
z8rP9c%;%?nn$CHD=gZRdqF$0cwtr42PxVrremYmD{=+}^sCmz$u1V+Zd@BBCotNAF
zvgr0VcV6Ahy{R`_>TsrO*(~n08bTlaW&5@@PIMM&5Z@}WQOcyhx9w%q!=t;diithl
z);q6hTLVidTYBA_qg>Y3*6u#P5BWr_KP|66eVe%L?AhYq-#*>5=|)8E(GBY@CY5qC
zY}m5P;QFz)<x*^h63doE>8}s{>vip1yOPf`i{cZ9iad(u1b5G96Wg@;!c6Yqg{QlA
zF6v?tN)kFF8GEwvo{`sDnI(1^oGS#CFMPbIoL&~c^Z3oHyFW_XemkKYenKx~;k9Lj
zXZ`kMILN>5_1Al`U`giWU3>E`F*1lA^9aaJu$&$k!W6Q&Z3#;Tqk#kGEJlV2US408
zwQb9hnWM6H;u8b51z-2XdA6QED|P+tBTwz$$GqPz=l*!oaFVV_-2T%$ay;tyJPZ|g
z$j;idL-f|pl#KjFixMFjALq3?>|2`D*jX+Z7#dz&kaPU7`=<8wi^T4KayQ><|4mkb
zS3!|s!@f0_=bFVjvp8ijusB{=!okoIte)zs?R&>S+wf4%x~bC^CT!#}&8fb+u5V(}
z&pSoM`<kA9yLOtL%RHWiVakI)KZ}ee*`ylGj^DF+bACDF7Bk^%@4SD{KK=EX4{N*?
zPa(6`);94^dpi#D%e=`pl{T8DygfE+Nv`PWUuSmNM>98_?73N5xIfpTIQw(||HGTt
z3A6>V9Xfj3!+)cF;md?o->*bjhdCYHxJbm(lp*fJHSd*93oV>)y;ZYhI&k^>JkwL9
z$!TZ3KB%{!%CGvqyJP0APqz*V^Uq^r;M$QLy{kT-pCLs3^wx`|*10)ngrvV2@y?Lb
z+A}A+aI$Y5>y0ZLK$E<_adO*E=Iycgdf}y)^yRl=58EQL+mCxM5_R5t#Uk|m0=God
zEA{_R{CUm4+e)bHROktj%}j51uCtV!P<`HX#?j@ixi{)=b6X0ToJ|k6zCJ&yCQWwT
z&X}95>PH`M$((lU$)TG|pP$p4yvuOX-BXgCPMsVJu5xQeG%!ea@@`1sIqS>%*<Qwa
zOS(eh<~|Ys&npBkr$x-o4Y_r7o#e6LOf%6#%G_O-PjDPkda7IQqH(n^s&K(nc~`Hi
zQjRB0Pw8IGV4a&e+wj(x*2!MK)S|O~q@UZW{&;eD?3U&Bot%7ThZh&eX=mK8{GSwE
zE}FBL^UKPJ_>I@BA_}5|`t*;dpPT+neD&8|@!g^kZ7mT3L0nI@*WaG(H|xCQUOl}d
zYGpIKE-G{v>ISSTlnL>1EIYl~=Xag;0}j1c->%qx_P^2{{q55_yKV19)4W$$NQS$<
znV&V^a<!h$Q=7GpYv)LWcDk4M^<?bM$l1wKDj(Ezur(obW!a|+r5U#-a_-&w*|`7e
z+iyXI2`yjql9?kn>o2}#sjyE+mo<BJ&#e=>Yio3);<nyevF*&7);YgktIC>O2v|1x
zL(4S5o|4ih-{fB$+QR17u*mAQZTR|LxzxrknKd)cExo>P+N^E1clH_uUlx067Ob}S
z_kR0~TX(Wum3OY?SWv3OcvoVj{GXqH%iNVxw#0sve6)9drBbrMO`cn7`O|Onso%@m
zy+>+`sl%-s*XFMXQFcmL7-jYAX!7E@%dOn4jBO>K%}QQAZBc~ZyohNFeh0fQ{W|%6
zof=2W%UMoZw@qg{?rqy|5~!RYB{kja^#apHt^zBCM3NRUF-=I2<&$Xi^_)`s?Zllg
zo4s#ym+jM@dGr4ADR%#F9J!RTHK;#m#w<I-|7ZVKt)FV3c5X_CC#QPIg)-Y851-4G
z3x}1a?M+Z$!sfL>ed<z{uFg3pPu{Kno3T#&;{DmLQjdn&p4y#uSGfJ&2J=`AjpgM#
z_s-bT>2ILzpZSlA*S3RgnN!F7D_f24UHZ68U3h^mGskYPcDW7ithX8@9WH3OOnSCw
zc|&pFvevixlm3)VFj8)LeJJW>_2uOAd~c*!5;~8(ld+D?TOE+qCBUqpWORXzv8zjo
zL1d{;(aOESv!ZrYrYo+C5>vUgIf;Guhho@TfQPGdGB`XUPVAWe_4HOXsXub6!3+$a
z+<)f97YqHqwQ0*Ff#9=}Yr;($_@W*yGq3wFeO|}C@Atm{yE(s}DXH*(?RP(4UtT^w
zGpXMCAIIzOMErie{r|7-cSk)KH@J6b-S8{Vzqh)l?$u`Zy6@)tdowI1zv}3?8N$V)
z#QK3VbNj}NZMxP%E~WPWYqB%z7A=3QlycK);p^D<yZ+kBR~+q=wch{jdwk#F6DMc&
zWw#|Nv>5ORbIzPMtLo3k<LYW^j0ve*c^KBEDk?e(<ZwhhJI}Iu{knB|HG%6w{(aK_
z|0!Aiw?z6G1D`1?wlFb#nq2aEdTEzMx|5fe#?mPYM&~3_TZDdUPb%=?aBPa%*!#%+
zoaLY0lg`Xf{qkqUHLckvOG-=keqFo$S<%j_z3(ji^yVi|VRKBd_FH}R*Q@Y-Ms{|N
z0_^PU|Gwq_`}Mf~tKHhC;{V<iZ@*Xd`c~4<jmPB{pK{#$_h<0a#(hr?{@wQYhuwng
zml4W>vxFG<8XB~ou3tXSGPd^5i&am*HQn65C&+bP?)La?w>TJX=6nk^zgKbp@Aqbb
z_+Ou<|NpR9p0z>Qz3$J4<bJ^;Ay&1Awd*G)e{|me)mr}d^!w-4p41+HUwOXty~&+J
z``($$zcGH&s9iJnZP6Om_}NbiMP{*IDq4BC^W>UkQwtnkFT1kwlu?UEnnbV2o<-RY
zZt1Syy=8a8%)4Ad?|0=StS$Ule)akCXHrRl70RFgW`5t)cz8Om%(`vIvK<$jSF<ws
zoUt$Zc4lvx06$l5)SF**k9*hu{M&L>*!%FK&ev@G@Acn(JG6AY&F{U>vTQ;#?``nD
znw6cu>+Q9-+K0bxu)Jf)v`%&FysU|*xu;)Ra`;<b|9t(%Fb1_391M(ye(d)D9bMfs
zMK@}p{jQRWA5~LKFNiGQ^Lnl?zv*5@fzqV28WJbdg@QcwSIO)S`28hWTz}owfUY)w
z0p3*;B?WFv<y;YRU@~A>wfNzo@cZ*$oZh%)?Gis(sV)0I&iAhWobctxqHBx3zI|?(
zn!a9A^G@B?y7OC`6c{FW-Hu<ma#eb!TDDx`mTOa2{&^nG`%gZP$$?vR-8Jv}!u1v(
z&pdJvcYQM}Zs%DW7ULyf&A;EM{x<8U%XRHCow`TcuFe0`s`#nl)Ltuhi?_FLTNl^d
zx;o*4m7>X9y{o$?Zxp{dHH>E#hb-4o&4t?-8N%*a+D5;AU9#tDT3vj6UB15mtwQa9
zi66qHyX|M~D7Zg!j_1K8ZI_hu?U(2UZ%Yk5l5|Y+#qPBBFN;>TpSyl6Y;l0l1?fcI
zE&)ddh9n0k69x{4@E7YuwPV(@?+nRXaw9W%e@MS{UGAa~N$t>i^UOGyoT{_gA8siu
z+4kwg&qrRN9K8%vCVnzMwsy6sl7zL@+RaNnvXTUzZ21?{T@W=_%UUy!Axf;s#rXZE
z&eSC)6+h;vPw5biR=>$wy)WHr_ud0dCmbhut&jZEwOwY3Sa@QLrP)zI^SHb$2Ht?{
z38m>hHIJt6P%*#x#NG%##Qp4U{;n@CPabDlsWZ9AZMyeY{kxTq4xPDj@0}xyhl<Y1
zD?2}a?Bo_NQ!jezrG0T~Y}8uOOPmfxZ>}7=%Ws!|!%c$Adb*J%Z<EGczb9+fYIUhC
zpXPS_S?gP`rI&gPPDRbrPl`ODZhgs2%U9r#Lfib)7H%wSqu*+{{QJ@0KgXgn>H0L=
zjT5-DSKnD@oLyL2yH>gK>!mCYozF*B?p)mcJZtN(ZFlBf^}5`xWc_d#=W&%ISA3UV
z4gdd<WBY-J#miDFbN7d=%aN~WeeQnMt$}4~&~g7cHb2i8cCfThNuD|NSjfVN8FRAY
z%YR<g4%S|FR6Tr}ed+e}m>Jx*_dQCVePZ4Jw!JaqSK^_q8p@6m^)Gy@H)XOjtgE=)
zp1%L5;Nb&hOMLm>TIfwxu20(Y$TWG;v197ntnct|nXBNDkhZq$KQn*M`T6@Z{wo?^
zUdbw~`)qxv+{!cCZ1a~tpSkU<Ms!r%zJf0+Kb|}(&1D^-=DJqw;g>IOZr+?JDKY=$
z+4SnF-_xgyxj%n)%i+z(n|rIj-8MbAmS;hXWNn#R1Z%_6rAr&1&*#=!cI_7b-x94{
z$qjKU)uzm<d&KFy?UeX33-{BHwtA`7{mLv)-?1yEODt>ZNh6)7B?8~S&tTZ_|JnV;
z(|8%)|6CmY|1JAF4|R#H5f4r;pC?g%ab5EZk6Q~b%u#rlqWj_0`SZdCwWn5`F7~YZ
z_eN{In@_ix(8B0>E0)j9b&zTd^m^5MV(ZF)4W>7D-dfe;zc!+{GwaPxw`*#i3TMLS
zH9jlaJ@LbwsqM=GvY8@6uV#fTZYh&wWw^6%Yxe1NevhIU7Hm;l(8;!JYonB@huidU
zspIqX%SF~Mkc^F3^Q$|x>*I@9eznR=!ii1kyUy&<Kk_6b^VOkMjcKu`@2xp3v8cgK
zwdT*k%?m;gomGihe7A4Og=wzI3#VL|S|-75Y942uJZTnRtbxga(ENMXckkw4U|;|D
z?d1MH@g85YBG=o;J^S>#_0Phr$=1_&bCzDT36B+5D7nUVtnl4O^;w7dZ<=hKan0}c
z=hP5$hm=h>)@V;ZaI5v=t4`x-ul25`=F5u)&9N-b%PZS5!#tq<YggDtzugk-`WL5k
zIo!CgcIEQx&1NFcizQX$)=j(m>dIo<=jWbX-lQp};M*LaKgVLDfjvKiZ1k+e6~cOg
zjeaT{Hm$qnt@SWT&3Bg2o*mie7sjXP{yZwe)p|Rx`u6qx|4J2~#Q!;3|NqkTeLr@d
zug$9~G@R@eS9bI1@9*#HFYaxbk|<JEQf9X5X>s~=_TLq&HRn~=8NOHhrjmQC(ff(a
z1jb;76_YtxROS9%-}w7oJg3saE&nd}*Wc-X>|<4Zp8wt2u>YA0_8;dzymaZ&*?Cp5
zS7!%%6}@A4@$=`;=kx7lITMTYmWp_7ZEjE~I;NqzaYCZZY&LV=byNF}aEoy?o!BYZ
zmZ+0+%tDc6%e@&dH5O}CRZ2|@@$yuiIwdIULR6-&DZ`&tKQ<gvP?^QRpmft?Uf1FX
zuY*6k`}Z$aj$eIs%C+F&;En}bSDC-sTf3KCf8UQE8<T~Fg`1t7fAh<DEDb7@kz~uS
z;yrbvz5aQ*rgPrx@Av;N;N2a2U9>Jm^4g!Ew_jdvU3czGpJED&KtqrNZx3U#0_zKn
zsECM~cRz2fG+ur9_b(Ceb9z&EamTj&Gm;WxsQGbtfA#&p-_wIvp09bfdH?5y{FZ&6
zZ=SCcW3Wiy|8e&I%t-xtDf<te+xKwKRqe#ox^+L#s_*~YRU2M1W2^4Wx$9<bI>^9a
zAGA1ov9R#G?2EE@O)}F21RFUPTC(=3JiYLBRz_7;o}t9Ph-GW$WU9EnX`f}7rgCPA
zyvx?CC%fLn@B93A?{2=h>YrO}XWpAKHSG#R!{^n)>T<O?nWbXCj5#9K9x38xWmtRA
zY!br-4ym3G0TtTXg#q1u^H$kO*;rVZT)8~|R;a|vA7{6gom_v`uJp^wLe;w8+sv69
zj=x<WW%sqz;mQF4r?t5$+1g7lee=>@u_fZ#*FJy41cl8}>J56X$B$>XE~)*Sw|DOh
z6P<-yGJa_H&*gqs$u@mHYl)0+i1Cd0m0k-=Za8Q;2q_o}@S9xM>aB?kk19MA^PPoZ
zha*SgnO~b1noT_W(rfRZqhYtZcdfgZ`Ss~kHWv-sB0pPm<`h8}uQg_eg7!w9X>(e$
z)g>TTO~YmD|Ji%Z`?tMW^}2Td{`+%Q-@g0u^&G2}UQ1U6X$Eml2y4C2u_#W2^&^vb
zVBns(9aW+i+Rp~Of4r#4-<37hX7*}@B<9Bt7jLapx}?&`GHF7S%G8j_uU4O1dHK!e
z-B-_8*6;s*+-~`-k^n~6L;tQwq`%ply>{obIoWG>Ui)({-uS}4*Tw6vzx7Mm`sxDH
ztH(h$2aJAxn_v6-_5IInNh{6w*4{cBv$DJ0B2J?I<z|MMkC&wT?w0y^r*oKj{4P<q
ztT;A(-FA}z0bv%2Iq&ZM(*LdM@%x69@!ENB?tOkf|K0r!d+ny>-ZnGby7J=g$By;?
zS30xbZb?)Kl(=gAeV&a?*{Z<R>*r{e=e;|9mV4uO?e=Nab1zA(Q*}F}+;2QFLoDU#
zhfnEwmU{%2w{0j*-CCV;a$eNq%X=RjS>o2|b@**w<*#+gN3-fb9Bu7YW^OrLF1I~1
zWX+dS-SSmSC%ff@e7T_8&ekl{J$DmNXika5wAEbm|K9kw=)<cP*U2|R{Pui5o>#x2
zde`LV=lYj7D`#(;S@-bq@8#j$&ha)&<0ICnA2XD^%GAMIIydhBr~Im#?~gkK|4*!3
z^L37(vRjYD$BaAGFTP0se>Lx2(D~<myy3y6eMz_9J#F>A%&{QujN6LHDQlu!#2iE;
z8B~}YIzk$I%WIhw4l%fJJmF=Q`0U=i`qQEtJ8N%$uYF%`lj(ix!if!vT&uWx&E{mE
z<0)AwU-y3Pf2IS1%n2F}eJf33T;&`#Z`t@=jblNo2xFAK7Q?|PMNuUti;h6mK(-c!
z2?8QV0vJ0}8CGW=66!hBm7+I6!(a<Xvw*guMDe1D94Axn8u59lG*}(pxv|xdMd{rB
z-<p&6f4G!B_iL$D)p2#cz0ZAvE6usGv{uZTI*XUbP;N<d6_*2#P2$pX0yDB?8oI3+
z7Oi4kF#qepyzJ+9RzKe;=DesXj{U(RJ0DjUg&y%!o8%5{6%NdNFhfCvdp5%*hD%y%
z3>(8auH|q$__B5WSSX%x`wBzE*NI`Kj16|d2P2L4{XKI@QhWLG<H3t(TfN=7N%U>q
zKmPYWrcIx-_Uc*rA8)Md-pZ$|FJIL0X>vBhr7&HiDMAc0j677CFJ9WvzUrZchtCwj
zDVe>T4sTc(cs$RfW;K3Y;_vy;SMwFq3~e?EK?bE{NtR~|nU5H7#|5l+QHiSx%}_}@
z|F!sh#lgwucX!A-Xw2zy3TYCU%*Hu2e&6#a_y4`Ut9^Q>;M6<5Q({9|%{3mWJaPz7
z3!T!ykmR|hQ%8_P@rGB;dBzDHj1#nCB@)dn5>E@Mh_7k;w$(iL>*M{u=PypF?S1=X
zVf~KR#`*K-xUF@YyG~E9)pxU4L*j%C8Iv-_La#XX4sGW9P6|Ov42AD<FGO7J;!9qm
zEx>WmsKLhg-a*krj>nB+jJB>eth6=%)*&B!R-}z1h5MP%o15!AD?YyxKitgDd~|`;
zcdvjmYYi9G8N_8um}xJ2xYl;dXF;_UK}S|K2$!z%Yd-#@<gdKlz27JQfBmPjw!ZT5
zS>@vQd%wq(AMV|1vUb(0*8Bhe%KtgQ-nA;^sQur=_v>#jmRP&zo%p~0+wXSGSCxF?
zIxVe}M<_Py*15^+XY6>{_BQ<eO%t<eTAv*6z1^Labops}-@3bdzaM!1T~F2~q|{n>
zY31ajaojW3b&7Xs`9F@BBY(PV?}t|XGtSd*`uO?rvi+U^_vZZ1_xKl|j@Jo({Mi0K
z_x=s3ucsY7+8VVsE;M!0lJ_;ot@W?XoiHP0%iTPEeSOhN!J`umk6HW2t4HqYF<e)4
zE$V%(%<<6B*y6XQQ;Yk}j?cSkvibeK-~WE)|9f`gq4NIE*82~)%|4r!@^<&XPj~l!
z-<|*S$8r08yLSD08J++4<^0OC_x6^jNA}KT6j;={@Fd%TSI<16R3?h_6=vn^*`8co
zba$)qb(^oBWT*RnnckNcn3BuZb^G+)-TMoET{|!L?+^3osWacTe{5WqIp@jM2chf#
z=-Yo>Z2#rQtUqhg?OyNu{VuzF_xhhN{}-O!dj0PW?f99ho+7T_-|o)8+<KBr-f#Ey
zf1UULFZ_6RqFPPT(c33~cpBf?P*LD;n%Or=t4Q&v!Cl$sj16u)-cxv$eVj5f_BvhD
z<Pc<ZP<_>*<?Q3aB4CoilG4+$kVRdCB`%RcfNO#li-MC{*4`Npla-!&ak7LS;R&4+
z@zq-Gt!n2q#_oA@UR*mmr}^KP?|(jhwcf|c5YqqW(EMrgwk#43C)U`ev0pH_e)>Xu
z{@>{j<@YA6{<@z3r>uqku4m3>64Mr6c-VCF*z<*tzkXQ2ubI8$eQWy#13rd3>YpOw
zJGvPJ_!GnwCqLNt=g0Rq|2n^Rr~hyNCiiReY~clGl#)&r&v&W0w<R>R(23)KO16`M
z0z)oq!^f}7w6D#dAhCjJ#oXtKvY`hJN;xM!?VH?p>FV{oxHU@*&Cjs}nXcOSd7{_c
z14_ra_x|sDJl!JR-#1laRpy0|D~6#50+SdvuL(1J#?&zH>8nGE-3xRIRxu<kI`E+(
zyh5O%FqA=-sevt_AvBPo^e_X<iV)@#t4v&l7i9A`sBkn~GHCE%X%OP%l|OFs_igpO
zkE_xXj&!KYC|j=qmFE>UZ*CfXzr8-|&;9pztB>CkX6g`E^<QMi^EX!IL=~4!;3Nfx
z%Eb&GEo~cbWZpGxb6CVB$m+rBz`!v@Wu>`^#;2uMr&_<;_54Ps@42Zt0Xr9IeHL&M
zanBU0ejaxF?N&c^4_<}Tn-TK^Sepf!)F+5{g@mvkFxc0#f{8<jNl-Avagk&D&6_SW
z7(`WNtJYuG;Ca|2v4KO|<wysgxq^dd3#XD}lTg<sc1|Al1xA6Miv4F&lz;A&|MBd9
z$=N?Y=T^S_dOq(;_Fn$K^K@hsr87G&^)O8~XlB{VwM5}ofSp;Klli^*?HUjN{IK`3
z_|BXdtH1d3cXr{7*gFfqeveU_aOvjU0>_!s>;Fk-1t?75t50;=ew|gr_r}f**W$d?
z)AD|7yuQ6GuD;HD{>LWi=lXN&|KGMR{c-Oy8=u3ICdJ2`E=&BJ0{AWDZ8+=%5*EyJ
zm{uFW5W=d~6tqF+kXviWUh%a}tGZbH8H_pF7<m(d4ollE^%3##JrbB@u)y!(`=57S
zPHw+luCtGq<=bb&1lOdmW?O_8?Yh~N_P1ktOQz0dwWRnTPM<hTA0J$mRXKwr=Y_J^
zjSK-rwkb_r2dWt_8dzCrIviQ${MeD9FzfW4?^n*}OI82lxBHx_zyIKz^y7y6A6HJE
z{p|h!L-TcXW&DEf?YyhEp4We$6f0{hv!&{C)jh^fw3T@jSrzy;hKGg*CMIZX6l4u#
zIHy$6aY#xj=zViY>$l%RNudoo3}%)&oJC3OcQ{=ank`!6cgvt}E02bki=0$LVoaQx
zs%WbKV?dznx$i6=E--xMklTLW`oD4huiE5umX~eqzP-8mdDr!Q-^%ZO5>xxN`}^MY
zf$POXe>Uq^-(1WY@%qIvk!jbK&-m+Dczdq<x4XrkF0FlBy-w!#KHXdsUxi=Y-~T<1
zI<LR}$!hK9nh6rdd6TcG6t34Wd$(uvcNIp1v>BckzW=s;Kj(A2)`2sN1HwZ0-wzf{
zOH(?`wrW+AJ8#&x69Q}fx6b#lId<!F=i}qiYp1Q6XH(fUbN;6%>h|v|@Bf{9|EDa2
z+4=L<&%eL9nY=h7FRyHE@y&^c+q28=9?p0i2dYb_UA39I@X^17f)^Kxmf!ySXs`P5
zSKqAX8J^Von^*C{qwxN|t;)x5Ww!<kPdxhT!4J{(-TzPh|8rHm_J23Sp0E7>3ijOW
z={b4&lj-`}x6?&7F!Y!o`~TqT|KG>&e_EAe=i{p$dMZ9fgy~hOb5CpV)hA1qKAh!!
zVc|A~wuBSEzgBTGx_A{hnjiCLX*4*p=CtDBHmO$e)=36)4rn_CBn36ym$>aB*tCgh
zkwOLg*4MTsB8uy08nzePUYm9{IW2g}&PDUg;=azg9<%wcTh5#rYx66PuKc9Ww*B7P
zM6n3Q4eL(Mk@tA8CZy!w{od!d4!5l0-ak)2GdAGUvHmUpOk%^2UwiC0_x<{^hx-Hs
z){7UdYgt%5kKIA!Kw^Xxr}lyq8aZvYCLb?N_x*o;`uw%G*1fOwvh98MzdL$yT&ddk
zuW3_QG-osxADy3jdFRDM=RO<j2p<3AKX2U=5H@CA+r&5j@#f@@PtV`1z3O9}x8(4p
z(2$sbs|%Gs|2SD@r17hLn)bzqNj>VXB)zUpU0m#bpChE|-`vu7-@nf9IA@={#OwLo
z&f?i~vmYOxdT2BIo(J8Z8<S4^SjSbo4b|WKFR{8u;-gDKO1o*&kq*Il!PDB!=kJ!j
zdGV6jPo?+yVvSRuWf*3fX>0g694O;GkT8R#DmgL0(aZU?oT`Rn50|4sO{wCQH$5z}
zBCRXdr*dw#3O882_1JHtit|2!DV+h+*6DbAwI^EtZQG#a(x~9PSm3He*22S?o12`3
zSU3)@5U}BQm06q>an4tyRj|Xxu)(CFNnP)Hyl<<g@YISQO{-t8u8(`mu#C6iuo;`w
zLhb`McicO*E#B(qmDA6Yf1mhyG^F(FjeSp@)lbE3zrd)`pvADvgRx;w(1$dMpbD?X
zgm8up`3w!QO0JL2Th12Q#=ux7)o??Ofp2D@1h3m+gW56!nFO22M#+5)#!MyxoU3n?
z+FoQbaQ>RSw_cY)Zr;|1W-blBzl&E%nNE8>dGgt{*2lKLUF3dp$+E8C?{oM4y<EOV
zXI+s*e?x>Q$EwhP(m53Y0n1;l4PoneE78EkAfUXW%fTjKPI$_yEJn7*8;w&v8aJ>1
z_&mFO+FOMutD-iWGEeq?chzv?1tW$NER4?GEQ|OwW0q#xOjGW)^wRwH;mI_Yrru-M
zm5;5`3R$qJFm%4@mLQf;`6Ub!3fLS>I{40t97s?KI`rktlWV7+&;Rn}^yXj6ySZ1s
zy0r55wD9+xXS4Q~Fg)N%$TiT}aEDbuC6FmcG9yETRm|v++X)T+^;xQdP6m7qLW&(#
z{Q9d-8BE+L$YaT(Dmd-oF)tI7+tT{Ws`su7SRUu!nX`R!RocgtP~LNEcv=|5Jr+Iu
zyEM~sPMylp04Gka4!5tj?z~y*zwe>t{qX!g+azOocEy(Kd!B8r|FgW_>d&wF@n06%
z|Nm@%defVW+x{<&|F!Y<yFJPZuSKUU6@H@`v`W}LNGg2SD*Z<t8t0Pw7B79bN-D_L
zkvCxOPR7YhA7(WdNr$>#JUL0j!rad6?;-I$Cxk;x{T?Z|_wW08HlHn^^1MsY#PzeL
z{S00IEC2fa0%tpkl&xn%{ao(-JXdZvi~sK8gKerOgwOD;UZXYD{oQ%D#f~oazc;Us
zj*Gl$WB&cia{IrVx8MJFvA_0B>H2C}#^2xGR=*0K&-EaB|5wX%p_7AyU6*sSEL{+g
z%H8QI<kV{#7~0hQCFFOH%$(o}X*TOxi}$ezxO+}oGHHpT*Y&O}g>^yGmmLeww*S}_
zzVDOh|Hp;fe@(A{8h-!RwfpmLn^eF0^77R0{Mv7u?f)#~SM&Vzboz(q@;_$xzx};@
z)wWkk*Je!K#o1D~FmThtB8_Xm4U`nMnzb(9Jj$t2kugn;OF^L0xh`2U^+(CJRe}kO
zOL>E(RAVY4CD+`p;qCq!VSb3|+SSKauWzkd@4BZ_NAmK`{CWG{soww7q_fI)iKSN2
zi`wlk=GVGSm*3&gUb*AmmXBL`84c>L1wE``eZ}-yBiGqcLjGB&WqjK~<-5xKwqnd&
zst$4oSG`Wmn8CtWpx`esfq_d%<Kw!UFRtFNeYrWW;z!)wrT6a2|2p(>uln!y>Cck8
zn)I|HO2sy?_-n|e&C7J@JyDRVXb{>UG*L@fQh}k7VZpiQ=lGokr(^}bV$xw=(cu#6
zdR@M-Ay;MYRGZB_2@6(r{aW0k(z%L>RnTn8)_qJ4a~Te-6f&?moA~!HBZJb_eMt^1
z37fmLysFQ=TeF%WVd2fzlU5bZ7AygsVNJJ6lAn3bUSD%^>sejl_(xNEBtDj&KEaoL
zq(e}7pVBh5?E7Ee?ryvr|GKN@uCvSJ>2a2oFQ>-8?)o#^x#g#AvHqRUwqQ927vs;>
zY0tjbtkwP`&zF2g{@+9SKQH?CCB475H{9;!spYnRGvlk~7jNr!c2AVCDk;cYw6$_k
z<oeq-@*+PM=*(3$k>X8ETGg3icce8uT*U6jl4JZcAMrh}IKm_N{_vxjM>i|3<JlaO
zvdBt*)22;Ad$wO=I&voc^Ql-7{}ZXVjvMHm{=DaM<m#(g)@3>S-+nv4@7dP%dw+i}
zH<$Wq{eI8q-u#-!Ps3vh@9(R9Uv+(VSlG1X%a>bc&z<3M{??^A>FuU3zW4M_;wY4H
z-IjQg!;sZOuBk)OZ}XP8)w>nCSFc`f{dcDKHoHwvKJNJOHNN_>=<c$;k7eJl*dC={
z^^m*n-}Cx^i&%6R*4G?79rv?oI^&D!%~PkQx`_FRxSWsuDJ{>za8-J1$NnQNFCJd=
z?*F(y{+XFiK&xuij=WMw%QM#Te|-Knrce3Zx9jloKSk{ET00$uxfFgHy%96tW^;c{
zko?on;a#T+EWNJjCM^_+HoogsmfyMktX&rGa_RFwHhxV!`}Nf3Qmfl$wH0r_2=0qb
z*zWpT)#gaYOU1O{*B5q8yt(1Byyo54hrdbOTl8GIZNBl|TNc-D?uxC5oOgfM=h@5B
z%WHbLG;(zRRb71H-t)stA~OOsI%5c~<&NJeILvE)=L3ft55Ib$j5Qz6;(1%RMA)~5
z#}p@Dd_Diow_d}o$3)D1^yR;>?X_5^?Q~&5NJDiBlWT{A!!fCY*H1=oGITmGAZQ~X
zyt!*jc=-N9Vq33YbD27$T}?!(Xyd^RA6UMs*6{rL8@Kst(<ybkpC|YKIbF{G>u=QF
zeH%6$IP?GO@%lRw#&(8<pN^c|xpQaPZd+5+x9qlT3w#B&Q$!UebL+aVbz0CGpxD;c
zA!vM+Bdp<Bg>6^P)74k+&HC(mWzNlAmEOx`I=-v)g+5{smb>}y%juSmxQ|`(l}EMf
zo@l?HP!+T~zfPy}#cPfvukShD-*bLPg+Iymyt2c>wD?Gepnr&5`l|_`4vqvQNXqAI
zHjUtKc7OZLYv%I+-h1V{@5U_`p0n93=%ZZ*hh9aXV7AXJwXIQQ`+hb(n!`V}%RtcZ
z`|rOCH!=vf>Zcli>JX7W_+YQRTcxmcY{`!e>Puv=C7Wn@1||1&K6<%wX4KlS(9l`S
zf`czl&%4dG;QDJ>s|thj?AGOR^He-{@2#5mw|!pvTBogUw%)<ny<HXZbH3aC5U81>
zVs}D8{>!h}_gWt>z5f~>KCN)x@jD%0cYn-33(eGSJrahGq?u;t_kL0}O1b0k*u|4^
z|Bc8w64^bzsY+L0J-=0A&%mI-;OXKRaw};2i@+nENw2?YUNq?6`}R<Y;yp(jhh=_7
zZ3do60!l2}K}>2b32RMVrWO~9u*x(1=)S&Tl10%y{>MkEpSQgVm2pjtj195$_pn}b
zJY&i#HP52!bIa?#ZJuvk`svA&CrehnyZ`^dxw+PBd(F;nQ&UsBwfgPe>i2Q4OUmBf
zx*8uB%COI`<AC%2L#9S^gV?hUluo|F`$t0MYCv#;ue?T=*XmU>uO3r7&U^c+UwZ0V
z^P6)fJ51=QZSJ1-b@Kmxu|}ZetGsU`a%#S>apC90yb#A7PbTSx-iwWmR21G6wbu0J
ziWNoYzJ{{}raTh47NN?wD)ePD_tzDDrH|)+z0_6}Ji)<-q4R{n%<GRgw``I=DG*}H
zlD{T2H2dw*tcd#=M?7m1{{Q=4|A6^#-2RI>>(;Jiys`Cl*JJg*_cu4EKm2lN=22r$
zq2q-`H@D@g_sPqjZZlk#`B-J`^APDTUS@Mr&YVeEd)_%R^qyt#^NkzR&WKHYU%H#c
zFZ=7<%bQo<{kJnF%irQ+0jNZF`{SOxB(WEg43*t#oF^Pl-*vI@+@npWrbe(9hJ1gp
zY0;|rQhvd+wndfe{csdqepg98B=uI#S;MnC7U@p8ep#g=G&T8G5?hk8>%*BxMZzX;
z(&*h9IqmADHFw|I?epS0rPQ^^ZSh2Ywu3jS)`p2x?!LS4#-5h@8T(r9{oJ|p?B6)~
z1{TlDJPwi5j4vCfi=8(pUVT+6@8)~{S6|x#<Qpb2CN+o#Y|=_z^7TZ7?rXgp0t{v@
ztP_`9y=o-TW#M^a_tdLfF9#~Cd_6I_BDiCh(YcjjJ2KwhU#bpDmPtp<HI#Y5RS$^!
z$lgS;Wp@6~)XdD6%Vy`znq7NECQiJuNkoC^;;B=gTyl%@YBpzFc^`V$Z+gz998-&h
zZi_?37T$ho;JsGP{nhThak^{g^Uim9e$+uqD$bK*)vG&IYL04?y01)Xn_d09ed89F
zDV=VHclW<~!OFO%t@FAFmzqeWXF{?xL$`-*_Lb$Y|Au;PIuTyE{`%QhTYYDL-|~5C
zGdq9ZdEYhDx5{O`J^fWKHX<U!Z1&b$!YXfmfiv2V?}^a(32*7RSDf%N!d_<`->$ok
zx_wLHCnbtYG96`65@I#%x@7n{B5CjR6Ged*{I7mqkjbB-xZ_mx)f)w8Qd~n#RW=Iu
zH>~>f)uhNyLTSak?R@@R8o6iGlou~zViKOgDIm&uNmqvbtkUEq*QBB=<(qaWEb7p8
zU*x5c#1eX3rtp%E*QZ8?$*NM>l5;Y$LN!^WkFYQX3vL$RoWZhoQ;8l+Hk(3j+P+W5
zLPCfCUTPK)QS>+|u|CmTduQ7BKTmEfJ{Pe?>l)vko0hdE`RlJtatUqvuAtIsnq$JU
z!l*bvcdv&L+k&TIjIVCDtx{XZen6@tfq{8JXM)6Djo?t8A|<YkrpHv8omg2Hi!Ax-
z(c~sIV`cWMd##*LR;m`dxwx<}NU9w^yiTuJJUU59>06vgR_M%1)oq!RrZqQBuClVV
z-u^t==hF(^SgUPSPx>DJU0N4fl_qr2Xh)E@^RlT|R6AH$CuD1Cai*_acu8Dx(jvi1
z{gAdR6Fhx6PPuUXIK&;;(YtEap7&SP@2pVJEx5KRd#cnjFHy%}bwAT2F>ggPp_Wex
zNny@RI|}ly$ww<SbnKaa%2UKxFf^58mDrI6Mjovu&Fsz&x3~ve&v7*E5oHWuWHpRC
z>OD6>x7vB%q_Pj1(&uslEDnCjNzPeUdh}~_Z*9n2rS~##*VYJbikdQ2gC(I!Rp3Fg
z+l6JJN>h$F3TQ1|z$?C{k=uZ+wMalgF<HR6aH`muK%beR95w6gR+x$$*RV-ZuD0yl
zbjX3RWlDF9WrmpJ46D^oPknrR?z_KUiKS_vw$RlL&z4M**dWLpG3Sg+Nlm7MOS8$d
zlPiC|y<T(r>wW2)-KW=;RwX`ss{i|-|GgsahO?Vz*ZnoW_eI(MkF$8_p-2~A6Xz2V
zL1ArP$BuoU-c#zi=Z*7yultGyn^kugD9OwBAHVeSScLZZ*BXv@GLCjGT72waiOH0t
zV>Jm=Zwf3sAtKe(ArKh3_V-`OG|q=fuQO+?UNuFa;{-du(zEp%x9<wKtzTv!zDz_V
zrfJs#8I~qR)3Yhd?n|yH(C)mHw*N$bIeT_9-=vNfo*DzGpp{okxA7>JrM`M>6v25)
z#@k?3{H>V0_xJX$ulu^%zWVrF;pAldpTYJ&z4!m<_WX3!$5LG7PT_f3ck#ZJO9QG_
z%+k^8oYLWXZMXlmyO}p<rDgx=S{uDqk#VIHgL8nT`U%6vhKH&z<{X+}G*@<QgvhF6
z6EspRDg;7a{t5WGrfOe`g~(r?#)dExv&h*hRc9vrSaj5u{dDtjr)UPHj;0Qo1p(Yz
zjS^lABGXPVI+`j89nfwOSnbBZAs52PBd|dFZFh(y!^D^sxm5uTYKJE|a{cJ#y`e1O
z!ovP3VE4N2Y$gr?2gXwlJgE+ji=+gZJj_^v`MIX3T%0C*v-Gw_^%`ykk#*&ZV!wK`
z@wy9dzIgVz<zXfU=g8~D)1EpoEZY3oGJqjq$(Iwq=h?<v=)azsS8>9q?JhS%SZJdI
zi<3mx8~)XwTcr#cR%j*u{kiCHy$cIZXq{vo8^aRm-2x#E3m60iGZtqau94v~<zj15
zkaq7rzWJEy;}kjXFXc+dfA1}8b#i7g(A=W5B7lqGmFR{P#$csST~i_%^>;Fg9AXIM
zm7c!l6@!CMX`qG3mV0GsM-~;Rv>b?%TCp&3{^SOwb4^{V1XLU(j~qF?yZ@TLUsQR%
znsY-&;kIDWHiJD<f+4(-&YX^o3Q~Kl7)6c=8J_td7jQu64eRqKhZ?8oFkEV6Xi$_;
zI^1ww#vy=7(wURtDwC9mlpuFcUW_hd7K6haF2xyNt9zJ^3QA_k?YVDhXF4rrj^oD;
z_Y`Q!`uO>LyYff1^83oyM&H|4kd&6zbu>k$*ZFtl)~uebHn%<Io;Wl!Zq^Kw?!Ek`
zt}ALd9%=bU=DhOE^wr~Xb?azev_?t(M3FvI&&R1zM=Mr`Jxg6tBXoPS)U^*&T_w1f
zPE3qSzA{TIWBG~BE%TOnPD?G^vg-=px#NXXj+8B(oj*%Xc<Lcmfs0Z6$39HksMIof
z?>f!L*;$1rPA|Qjo!zGP{D#@<1sm_ZoZ2#>(~Qw&&w{$EQwt|;%Q_pIdhzx2^i>!9
zljqHs`|{~ztEe!`#@s8x=S^Nr_tpyLt?x|Lo?m~ePj`LINmJqEmp^S^p00T+Twi^>
z`oGS(6<2dguU$)$_U-L8^tP90;pK3OYvNzku~{YS%Cy+kcVG5wov!3vR~0;KY45*I
zo9iYE1xi|VjdR70PZN9Gw(86a2AAbpNoK-ti*lN(Tjt~j=9g8~Mo-B+v;6VQMLJ~x
z>6-*g#hf`5JEYp&+LV-!tcr+~+VZNcL8rHBua<Z6{q-&vZ(51XT(kMkxk*RTZv1yN
zF2C$uZuj|U;H0_tFa7;)^W)$4x=&A@`!O3yF6Y{?u<l`%Q9)3t)Aw07V-K!odCPm}
z-@ku9Z`Is232L2qV8PRmIzIwdFPT{ovN<$B$}i*70}k8l+NZ~VH?s(uFDkpQDwUNY
zHuJdpqkY#~0@kft=Ao{BX<hIZr3Rnnk8YI2esF2tCw;D;BjbvW@uCwy6kG)lsQAT9
zkO)~HX`$F8Cd;~Y_G6)vQwKyYrM#V*n7d8T{fV~Y%i#5I9XD>C_M`E5M9|YZ-zf}v
zZb=qiK5;BXiA6fQUp_Urd3*G_-IJsHYpWi9xOd;@>|gENUgeTs49&@>lr}ASv}OLS
z38$C2NW7S!sm(ie*@d-_UQ13<IB=-pnpKwin<FZ|A^Yqd%+01Y^D$L!Q95g+C918e
z#eB0v^5`P93>_|o{HX9OrLG9gr3M#vP1aDH=a4(6@>JMTz7x{xd6|V79sXY0Rcw`g
zb?1hR=GF4iukL={UjP5ylN;~E|9>~XJUu<)$(-N&#P@u-r(b8dZQG}RR}MY$|9i#%
zT>iZ3cg6F6|8Ub~c(9Oh8WYPSx5bfD_a5CdcS+RxqrGgO7BpXad&hF?o=eu7_k{RQ
zHkqfhN{c05Snix+==uMv8D@BNHnC*Cy&3TCOi%aq4T~(k-Q#aQ;?2><YiuhR%d9`E
zUYq^o=cXl3o9otIGs#)K=grsiH+JNhU9xy|F3RpitgT`2<FlKtD7*J}uFc<{^E+y(
zbl2GpOY{Q||7GX1`EI>`_5IgO5wX$LpJ&&9Ze;)V|7-l-->Wb6DKD4*^R@g>l)ZIw
zQdGpMOS|rtMTSkO`oGVw_PT_-2&V`Ki|G`%DUv*M^zO?~`t2(c7{0UQR#)bk6&xKK
z9tB!5XfaEM&z!U6uhZ%ozay@<GvsLPQT%e7Z`xAP%H~T4Bf6BlBv%C}v@)IWW))C<
zJ-4*zVD703Bge8^Ht%QU*WbGwcgZ7~KmW=?{<>5DKkmPD$Y=-mk^rXfiW9S#vpU%w
zSPf1zGpR7~99X~<#Ln=pQPzofLjyCz+LdlDd?pN)JWEx58CjV+6jo;W2m~-5k=|U(
zXnDX<_^Q>F2Bk-;0rE!7ssSr+DMhhL9C>|8oF&H5)`YR`Wq{-|?pF@RExz~WY}iu$
z(KY<;k6``2?3d2B_7yFv{eS=NQge9;7ReQ1J}d$g1Q|PA7<O<Uzmzti^AJBvyYOS>
z%POXaH`FS*x6a(y8WLi;!t~9LJD=4$PF%1O?J%q350DpeD4M4gvYv@&Eu(6H@gIS;
zT(55lvj#d_SeJ$F)$-HTdA`c|bI|^}7}g2G%qLtqZ^*?eY%S5!+@oe_t|K`iP_{Vn
zpaG-sDyC07$4mT<WvQKA{&vqV_I0a$ZAuh#Ex*_A`~TzbY4^ToZ~rE~(ezaISh}KT
zj+w&o=})AZ)@;2oPw4i8je2K~$mDk?FSiJmQL+e~KT&dqH@B&7@?51Izh9@Qy?Lj^
zaVC>twWCs(bXxI;d&e$)-WytO;dE7DtBap+ys!Inshp@7R}mN6Mz0S}4qj@h!i;=R
zL>kWSm?x3^r!#0SpQ+|5b5EmJ$Bx9^434@qCEWL7^OGgA405GPho>~$&~93E>EYyz
z3OUh$Hv8+RZ3Kmr>Nm7JnI-C>V;=1El;6MTinGmy9Ibmi2@m>Ku2Vh2?HF~3<xz_>
zkCkYb<}$BX_byMZ^jwz|uZfJy)E*sU(Um)Oec7UC*U}zGKR2(xzVx<RWz2pdH>qo&
zHouKr$XD}w^{;i^Z)>Zw_1?HwvDTw5r>y4Nhl9?ZWvNg9KI?pJ8@}en8880TU9;Ei
z3j1pJMD+W%E0=d@#Ds>0{*5p*+!j>g8~XF0SePE0<z~P9$+^+5vhND({rIQw?b54f
zn_hXkq)$F!E$F6DbnIE%oW=_b2fkgNy4LAIQQDr()xmN3rY7fHCM|CNylnl}O@@bA
zCf>VrXtLSUw_CqS<}s>qGBSQV6{xPbO6zN3b#C5smt^m~(${~Vk-aWH|J}abT~S-3
zBE{~;$!*X2e0l5Xtf131d&3?!I_jLLu4Hp*wh{2Vy6HyNC2PCQKR+G2Gc9kujQpGR
zTHA}3MOX#v%;PJ+yZJ-gb=%jUa)l3{E7^PS-uC^eUr*d;pJ*brI#pQq_}haAp6;7p
zp1wx6%cv`NbKraJu<O4(4T3M`TriQ%zUE`^@nWS&s%4(R-9?)&xVc@q;ggbe_i||H
z%p{%*>t35@ov_yPj@&y-;#{!f%Od@XbakKB8%lF|ZpFX*9)4ZsRY%suv#(s9!~|C8
zALQP^)BJMQ>OU^J@ATSpv|fIBpgr|nLXyo!-t~{RY>~-%e(n3+qU+1&eS3A^Yu0Ps
zz3-EM-~V`8p3`qrlvGn&OYM1I^>3GAg}1)cJ$G6>-`+@~BDh~;vBo0KyH$rvr!VVV
z%Qkgp=9)6Aqgtm9wO;;fe7DT`xbG2$RYp3c{!2dQ{M~eHneSIy>tpHW{r5kvbUvH+
zvcG))j+zTcHlJ+Z=ikM9NOXGo=jmsbXXWkxnIW=qYn#i~U|(s0i;|}k4}Z<x#8KM(
zpjD?lX>$;({Gk%%oBvX>e0uxycji1ja_eDp{0rT++r(e3sXH!u*;qJp?w5n-b!A?M
zd7jz3b=AaKvHrJ>j0^sj6@GCs*FIb!y3O`_C;ztmW!ceT;i;9G6W+~;h<Z``V7pye
z#ru=f_dKjj=iT&cdH(-H|G&50JiX%fQ5W9rHM`2MhF)&ty=24Tq!(7YIV`XxS>45G
znqjh%7tfl@`<8EN>OCQ`!SBlCt}Iu9DY3f6Zy6%JI$4=ly6U!lj;czT#<bdqF@e#T
z_qxw}y|)$3Y1gH^kKevk<mu$u8|%V%CHux6x%FXLF3TdNbleyezMMM8AY#*fjVsH~
zC~M1&$vZo(|9{QZuRFH-zU*@G7qk0M$p3jLFIVxP@zTz))nCuNUcdk6v)SF7s@`VD
zRX>j{Klag8|2db^)G12@e>Sb%dMV%I_{o)Ljc=~Yy<EL6E4HrEWb@2i-nh(C&hk5v
zwU6TcWi5Uz;O<_#@vUR_-n{v*1IjwQzD{*h^9bJZbm`Gu97>0m1+I_JIV$J0HcVJB
zF!7lHQ`<LpWx?00v)Z2;Ffx<~Z95$^iObV%UtG!EGd?L3=SSVuUbd&|`kl@5jmwYb
z?M~JHYR$1T#F9_$!}hz|HoY&{{YF0LLy6wmL&qn2Y6-f2xpDmO%=!OjUcDO1uz9xG
z+{mb)sr&zbX#fAs_We(N{o0q|Hx`xudtH6M_*Ly&%ac-Hce(D_dF}MqzNZFZ&)=H+
zm9ec_By`1+m!)?mPvgc-Z;op78d#>LM;3XX^WLwUwKDE;%furJ0g(#l4lglnE)z{P
z%W^#<(3t9zI>oS0TrF2}a=`YW{ZUgLH}70B^<r0hxztLj1v$G<6wPv5C2;8JY-Rn3
zvriA|UU~WFbbjrVZQJcXo8I5@^3`VDOA6ilKbHMJ$TV-_8b{^>7kIJ`$_BBk@OQ0V
zY{$&paD`E{V*!iaLNO8NYz`LHfEyQfcI@Ckx3FPbh)`1#R{%?>0{c`JCe8o{<p5Tu
zBTR1u*zWj;1POVtoLV^1i>G4)v#xaS!iieKmI0g`Dxsc@JSRH69R#u#h|F5CEKIHO
z-kJM%s$YFGKePYq*NcCy+<Yeg|3z*2-;3&zCP7;#T0Rb$b47WbaFVEQs^ZprCznas
zs%N^a`rvr`z{3+^E&H}I%#w2GaFw``#pvMZGDTdkv*JhfNuC2XleR8rjBNG@ap6u7
zn35da<tE5~YJrRD$__Qh4v*xp17QbQw?<xJ&SI8Nnsy?@al7iWWJw3NDJ$77xvGa5
zNER>anA`qHp^;~P{vlVF;Ax-tY`S3PF1Y2~7Ma@@%FQ0-<uC|b;kvcAOSvm)^7i82
z6ZLD}U2dQE>DPOi`b&3iF3PjN{CA_Z|BMB<uYEGSU6EIN{L`ULva>Y>d{Po$wB%R{
z-?`fCn><@8_4|%go%W~O)Wv6cO)Q+zA$`W9H}b<pua_oXtcN^~pX9GPzUO;}mashk
z%79vK@1s`2*SPA19xidVNj;urCboU2&Y7t79%@o|kLa{GPWHKbBf{_?R{)RK%sq?P
zKW*T=+~d0<e8Z)cTR0!g_V3QvQGRRwqndLcy1uMlTCs@hY}6z(^;;JoZIVw><7rtQ
zcKoqMcXV%~sdrtW=80>GenO&6QY;RC3r=j(4Slj<r&FWkg{P{QOspR#NNtO56?QF6
zd!WB|`SnYxk=v3RPqoI)D{yucELS#L`E2IG*mZ^)Vc%1|mpche<+}KpU-|T@{Wnx@
z=f0jX`P-`p4$oiM>&^SOf8Ab1L*?I(j-T{6ECm{TKYn=k|NG}_H_G<Sw<>)3C3VHB
z+4DYrd4G4Ww$U0cr4@&|WnR5l{?7L6%G>XHt^Un4&#6AwcRDn%bEd~N-woDFjeW9P
ztN-t7{{M-e{gKALm%mo$@2PrsX=aAi;*QD(e`d}(&+~=(|Ca5yBa5V(_?^G&IX{s+
zrK7?kb*N|K%9XG4YCie;->>sDUh8s>=TOM0)2wnf*Zx26zgPa{%BwreR?h!<^8L&;
zAHCj*-0IM6_$_uP_PgAU-!C3Iv-|n=n8*DuzQ1j6>VYjc*1np#wrS7%XTkD&e>&J{
zOga&>`T3;uKg(BdH?2+L5sos;(*J7rqo2R#--k~Ruf}maTDvpv`qKNAf49H66SVma
zV@TrdEYIJ3C3(Nk*zFG6YW*|+|H<6^s=u3;A2Sx*`84;v2H)HJ8;i3yo4(WX%ue3C
zyKJJNLdkT$>x*{rgjHv2-;G;-S-K-@@4Yz^()&~XaYg3`-gtUWN7iCz!K*JT;{yCv
zUcX#5**yQ=p|;hF=dKDaiJje1cCI-4_q&y+lr#R{`>XKk>(SJ8_h!h=mzcj+^Jc}O
zjcYZ!3siJ;=DzrznrAb2_Wbm1-RXX7bk}|R)i^V4`DXRE_uh6n#g;xg@z3Ji?&b>~
zj~D4|ds7j#sWhhQ@3%&0_x^ch>t2=i)%+-r|Gy~yXR^_=#`Ev%kL&LhpCqLwpRz}i
zwejqm)bR5*pGEJ_IlF}+=GR31KZoP*on1A}qVMdslONyz%=hm<_KG9v^~ZwR2(SI`
zw;e98eKD`KOm2?B=EPgm&c6TkPJ7?q-|N<$-Ik*pcJ%7`eTSZ3y>-xddHu>*1-(-f
zio}9{bjH_a8r^&$7q{#CW%c6LmIYHSE<Oy}5dLFfcvIF>Q`Un<(q;~;Mg7nF*}P`;
zzxPe|wy)S~afT!3&rRP||7BUdUD5kbeYTs;ZU1ZeEqWrmU2b=^XGl)cv+}<EZ_@Yo
zD*wJ||MSVEPYS~G?g!PMtgm-8x%go(Q`_mM^V%llNk!Xi_%VC^&-%RIzpF2H#ee&J
zpK(F?vjc1EziT^f%8gEX)$(nb?D?wBw<QWe50j7gy}Fb*W$CtM6;)EvdbeA7>h8D}
z&Q;YCpMHzof1c&yDcPG{i#N}f3NFsLTl2_bs;G;B=~-+2`&sJ2<)1R1-&k<@s=$Ql
zvyO?R+*Lfmu;%qYp6l`XY39A||Du1F+ike=Hzv|aMDfAwygRW=O7_@r1u%c}4DMB#
zD}T;m)~5F-I87~iE{F7%$64wNbAPqcuMc~^{Mx<m%dYQz(_8=L#$%t*(EQrhw|D)u
zYuNwmbh+*8$n(FpJ+HYfJOBTmzwCT_p4-0v`|$Y7Ko5o)Gp5Yo6@I_3=D2CNuif9a
zwbSFWTBcPW4GImMlbALw{zGkeT<y_R`F|H`=kKjOJ2mu{#CrERrxW%r;SJ1Op~rjF
zKl$y=8xI*=_T72m@%(a@S^HFzYhlfePVP+CCaf>B=UH39$itiBaNya`pNlT*v!5<5
z-h96#`SZ>5J9Cb|Q#m)yS;FV+im;8ZucoU--QFJibLDxNe?Qi?$L!qr+ihb1!Q=KH
zJNxV2ByZdrxwr1MuKE9~@&CX6|6_lj;Q{}>Z`-Etd!ibDX#P9HpU-#y`>CH-AO3e!
z)#Aiif*e~OT@4LdZ78j?#d-0uSB%bEJ2VoNL>Qa7f-hh6X$r25jrkUM*dt)I0o$R1
zICi<MGt!cEuI=3ZWcoP+W8T=0T8^3tM;FKoOzhR@T#+`>;A2V1lO&0G0>T!{IKA60
zyx+)lFLS?qOJ?1n5~eIo{m@<d3tm^{|2mVu|LLyyJ3F7AN?bhc-mmhx{BK=%G;NyI
zmK!i(T?2z}g4KtamzJHKIa%R}KT|`Grql(gBOk6z-L$D~gHsF>SJ+jS#3JWuLX%<+
zPMA``u$y7)tMtUE52`nul@tyv`QY0n*2s6^%7sm7mw!C5@a;L-Df;&51-rohGfEv1
zLYG{2Iu@SFbe@~BpFc|Zvg#`)LzB?ngjsiHxg>4f+wy72DG8C3X{!!@{CNG}$!X<#
z^j0lr=&MWm-}t|_n1z=mYpKVZue;6X+U(g>wn=%F!jaCKwQu)yeDh!T^3s9TT}?C1
zeABk>Of!oU*1x*oja(dWEBCHEp3p9pGYV(!?@&GUXzFkAQ}3pGRd}&9eOGch_UX>F
zX={%b8o!l`R&@?tKgFov<!LXkM#YqCE@FHgoV~hde?1d3{GE5v@{(P3_ms|+XHE52
zAD5cKu`b?HP4up5DEo%0`%Nrg1B4>3W)yGUxLho?@NLTO{TJ9B9A?ej+`PJJ&(Wpk
zXVQat=ZC*^d3!{iKg+!SL9cw}tM&U0ZW^*aC_cS<f8qC)r+u#VoIPD0Ke_tVkCIni
zTX@!SEm~1J_ulP=i$mX@diln)_fXz0mG4F6x9uZDY8UR>8g6DD8@4^*eW<>6NqnIH
z0oi_|f<qTSm!A($3h(-MAlq!iX~iswlGd0BYR7M1TIu~dxLWPG`XrS!=a%2slDyx|
z+xlsm-~QDHxg?Dw3!|?(H7^R1<%r~B;CcA7dYzGqcjf%fGTX{^@jqUEd*rmQXvcn=
zV;BEyyQzJA@!Vb|joM#dz7+k=SZ9^IdHLI&HQsBR!j^OI%HFDXbU_HCgI0qShk_g%
zgSOUHuR}ea+tMC~Z&54nSDh)i{<^5+x2@IeziQI$Z(rQtKi^mC+Wo4wmFInetU}Cs
zgsU@-Jo~-=6x+UkAA`RY)L+b$=#Dav*}n9q$F*O{l?A`6yT6BKhX?&VQS>#s`uo3A
zTd()6*(fIuofFiXWqkT?|DV^LzyH^NyJviA(`Fm-n)~{1DvDOjS#9M#cj>#Zb3vzt
zI3iPyF&aq3KTgeg{5tY_!&}C-o!c6BR!HU?IL6Yc&?Mk!xoAxod+EA&>t3CD`J}e&
z&!Imnrmb7Ydq?oJarU(3^Xs>k&z*bj-us*PKij_ld?l>y_pd88Tj!Xqd;8i?Q)73G
zcI^E8fUcMKYW%&vO6|SY^!-e?@Xe^b8Q-})X9Z7fG+laCel1tBROmgUQ>En_Lhsvb
zduOiq_SNgN8Z8bPO$h<FUN&9%m3nMeC&%NKts;sn0p1SG7hMHfvaU#N5lD)Sf7sP+
zT^?(bwaZN-RcGp@1DY>=6QA$;a`N%coj-Rf@UX|8vPfmg-lu2a(lniCL+@Pa_H*BA
z%AeK=c?fd1@o-FwUB~&WQ^@g+>FmhsyHcyG-mjJBu5@mmsIhj-IYyDHOYe77=Kec+
zbG`k)H9bvtnUC_{w=$cvOl#uj(}}i0hm)5YGBs;*OL6<#nhEj-7{b;9Ja6|r+rPi|
z|4IHmrKe9a`)^yme_NVw<@|}Yuk-&gewuPkO{z@7%<{Qqh>MC8YxT>W$KUU+kEy=B
zJ<e#)?_+)Q9D9WnSnjelENDHr^5dzC@B7c6ooJJ`E$8IB8ug_uHs2rITzq^{md6Dv
z!#&@Ang81*b|^YhX8uo><!=IZZLj}(O?&<Boj2~TT<ocvdhrdr%BFo2YJct&=C8?5
zNb#<^UFxA>{WD4X-uf>}OIu3c>BLuYZ|up)x@7Soa_!}#=guu$8(tPy$<5GU*UNS3
z`q!^p7GK*aZ~tNO{3ypQ8{Vhi6_5Y<B|T0f$i1M6XZG5ZjdIr?r}a(Pc>24@wy(@g
z8M~hC`g;HGa`EOiC9%m-&J$*|PO;8nFU<bAJUHRwABT$?JEFhky?TH4&hPW*<?U^v
zg|{+p{(Z^X?9H!U+m_&m$AkTQ%%|-=c-B@YHTAgFtW{@M-rc+G!$SLg%d(UC4H-B?
zJLmXIT{sgV61dW2Iq$w(Cm4(-E?{J^ZE0B075b)o#>9nZ=U)GN?dV_eFAENatA)kw
z`~TuW!NTld^YXK6&Q4!csp|H2-X1RDrK{GS+SJ?^;(Oa;rYxVpmAN}t&XixeBG_yF
zW;Snz2kW;yTb`xYYT<DyuB5DHDM#DEmtV@`=G7i<yH~n*`7wKKt~GPibv{Ry=$>Fx
z`LtjT^CYv${NJj$<K8l_{n^1ft1HgxPiB(R5qs8@miJrR9bEf$KCeG>Y;Df88GE-s
z|K0XD<9W^7m)kZzNqPHr`a4Cx?GsL0{lD|)PGbXeK}Tm^w2QLGrc<KKM?>4WKiH%_
z-!3|*{FCq7j9>og>Cf+$th}?gk8j_3vBnvHh5e81$(gv(+~BdU)kKDb%EZK?L+AfR
zDjhhptnz2sSvK#7jWyrH{pL=)9&23q;pqIln>)WxpE4`I_I0#(clS@9W#tJEj!Eac
z9Qps{Ab;J1^7?SEpWEmEJhS`W*K^mcpM@u6J>fW^ut>#V!J~rGw@VMtc59lrv2tcs
zvhOJghlb9GNWs>5!n4cD_(a(D&7EEMVWP3);=osukt-~Nc1K;=vW#oSF^A6%7q^Kt
z6`qqgowk`Fp-4{E^V2VBPTpfdD@B%uXr>n23lkEYdTIUll=GM4{tE~2Gc>j=*x|+{
z)u|J}`BP-(47u%dubsW#xA*6_#Lbs4YZsr@vdBzXv2{WlpXbI|nooB4>1?if?;IRu
zzT{MpMgtq`{xzQ8jOYK<Vc^jG|GC}X#=zi%di|f{@xLxjU%qVl{QAQCwcqb<FMqFJ
zEmOyNNafG*#s72qmrhIW5H(@^EaD|2#FeL{FD12eQGI#*&oCE`)()2|T+h^|&9|s{
zbTC+b@4ZDI-<ki-)Z41t)70~HtCN50VXlV<#qH|1{ra=AYD?YT;@iKvtuG}@ZF_pB
z=itkmr#>F{|9|$N>WZ*QPP1aJZY*5$e%Zf`a~TBKejhrry6w%8Bb|rS-_5oVEiH|h
zDYLui#iU+abH-&wW$C9Dcpc99+v2<G|CaZ~>dRTr&yeL25>`9>WWUUxN9I-kv{l#G
z*6phM9^R1BcxJi%zqmWLX3>$JcmI9&@N3-Wu<OaD?p^j9u1jgmtxSyh`*8Zijt}3w
zzubE}^P*kXjf;GY2Q-$c_nlp3zq`2Xr_29ay(_=R%#FL8S^8XwVWneM?8oG9-@k9)
z_g#bel-`YyKX<j?^w#<|OHElK=^3_Xb9s#v6Kg`FX~y2~M&-u~^0su(;9+F8@8k0^
zdv{aZ{+mUHf!^Mh_+8sxUoT^D*m8%3;oYpahc92%x4URln8JEX`So@+`90e<t54V4
zv0&?$$Je^kwdDVbFA=?<$uMiqr&sZ{YyLFOULvkr_t8^ilA>B?&z>Kj?03#vzV>AP
zdw*RMVNS+|2Px03%Z1&VT90kF`y3H35iRC>cT?%@b#j~aFK~27hO{oZmUsRtU+v3u
z?O<NshB+Y`x^WlwK5h<IRz1G&*Oia%$Bd;+7?+v|eGy@3U`pU%Yg%}4k`zOdA1}jG
zDe-^bmY!>~VNjVYclw6bL@lwvwY3TN7e4#TE#Q552}1&hXUn~heceIPY+J54e0U))
zXZ!8Q5<kfWi6zdNXLD}{F{{op682JBnA<G0HuUaywdwxGn`&}4zE$loc>U<NUCG?g
za|{kUZu~eIZ+~U~l~vLr9EvPzEF12<`8HesPR-4ZiAD?xQ5hWyALHgk#pHy?)O<Yc
zANT9y?J3vltABh6xguxA&2!^c&N}V48oU#?O#7qZp`vtV>*3&eLYr=$ojbd&>#hjH
zgZ1%tLHx^@9!B4ah<{W6`B$!G(}J(d<K`WDwsP9EP|5aF@rO_3uf5CUwN<fvnP5$Q
zO<ugMhsimWLLvRQ$%*+dPVzoKt+|@Rfos~rEpjK-raCCAT#m~Q+_v&rrxL@7Ek+!M
zj@ha_x(?0Cxy$aD_r<X=Ft}=d-6L;W5mffZ?MmVGA1m8ZHrm|HUB7>+IX}zvS?tfF
zxYL#Lb!@9VBU5~euLY}1ZOyW{JjF9Enqh$>BLm|~2Sx!VlP*ryZPV7~oGAI9Sie2g
z!*jA}^2M&y2`7Ayo@o^Q`03=~n5Fr;y$Xiss^Zi$Z>V%+NSqY7XjEd|d+psjQw9N*
zUbox)4)63z;*7$KELNUTi=WRG=e6nfnscGaZOg?cw=aLTUi!tqt6lg0pD&zu*sA}t
zMgQlDyA|(_N?u-&eY`C#O{^+*`Ar^vd8;qaX0KyixbH)K-TGZ;G$x$BXRs&n__233
z@zzmQA2vSrw>STIWAk~j6?>Q6vAi+==^Q`btNZKz|NHn;GHKS<s_M57F08-1W94>p
zWfhx`cfMTwD13g;kEY4z?ic*M7c2htr(;gRs~IuOEE@wFL<Bh|ax^GR)VPp&{ocmC
z_3wGJ84~_a`94`)&ekHbSLxublWVKL$8FdctYyF}9BAmrm~b?>{{K(wXybeD?(Wvx
zSCs2NefL)NuN50DZ14U1q5eKPzQ^v<#qEY}^&bv2^UF3gA73US6<yB1@8P!I);(9d
zo?d^y?{{l0`(%~M$E>&S{ff?i`R3f6g0<BJJ4-)Z*^xW@t}FMWCohU8$N#)HS$OJE
z>Ad@YrroYz`()C>g$IA%P7l)5?mN1-zvurq>Fe)*->f|>xo<;=Ds$zMkjgj<`=e}Z
zD-s1xZSDG_?EYrs!;pQ8cdrh1cz#aS+M3-xR6uLLppL)hMGsz{vgg-J;;+<h`E};v
zU-sQztj9NAUYe((@pj5JtIlMn8DDOhOl4wF=ew1Ae$$(I`{re@+jp$wyrf&pa=+_q
zcVt(HXehI^PB~N3Gf!?w##xI6rBjahY&v?f)0QElVDaWDM>?<VTEBn)=S!y@UVe*t
z`r!2Ur$H}y#qav*C>z@Z=}n8?dTb*5JJpvHo!R@JM}!6YYQBE6VOe(JtR2eAJ15>f
z%y41OJm2r%rngzMU7sE%c5CB>IYJj4c-R=WP5gJp{r~oDW;-qy9=*4A``-7L-n7kI
zoqzAa^~2Y0hJC+vXqvQHK=<#@Uw7~OaAlvnJV(;~<u|>z$9%bGzdvw=i}6&KMK@+M
zGdL{T%GRVgD~M0LPRTUDuR&<7DJySJ1KWjJObSP*oPNFaLebA#y0*5-sSFh_-ihz~
z`!>HaUCDcO?q1vN`(9T$yfEMWSvE7E>(-r3vRysOfeMQ)E_tq*dP;2Wp1=(k1DsyE
zcq+dC`RwxdyMK2$TRF=vF))?(i=QG{7`!KzH~!x}#oy&wr@4jaraB2u^6IU)l70T{
z_3T+Qlar%)t&bb!sZH)&b=pIKvny)zr8)CkpI^?avMBF;I3sLl@fF!Pn@W#Uq3_il
zRMt+@ceyn2oxvQw3rcI|SXI4vTIMRsb;M}l+r=&ctJ%&i5d0WA@zj+queLnrVm@H}
z?ZJnR=UX@beDvT&6@$m3grok?o=x?0wh_3szT`*X=@TXC3pwZUPYFD$!@zOa;FH4q
zrQF_Cf8LnaTeg4YkN>kMVAZvpe{b9Eww!vf=c{i1zaz)(?Tn3!pPZPOKCklIB=2v3
zxI}vtm@*VR7&s42(-q&5aw|G-gOxznI_?amfEPC$)V^uYiIRz`fB3X|(|H@~`d4R~
zCce9}`q-}3EElu?Y*;dh$71mryXhw1R|k7cOI1`{VJfs}%d(EB{ds(^?N$E$JuDV3
z+Zk`T;M#)cY3aA$ew%gi%e1rEI_g_%vcl9Z?40&uTAn$h=nk_N%ks=u|BQLqo4@1B
z@%}%jvqK{Gzp=I|es<<CzwMMF8P*T)%J)k%SUlhV|M&lw%JM%wCUu;z|Hr-GsQv5Q
z^nH@2RXRE{C%7~@FOYg|{Q2QAq5Y+&k4En@4_*?Kz4XA6Gif^c-y{vTU8>2+Y}D6l
zv%M*IZtk3?8A}-s_*qYRWSw7g+*$p~P4#)6Npm-!Qrlegl8;5HbjvSR3AME1oE4LE
zqIZ{W$#z#|S!m)otNhf`l8tk;Sbn^5sy)h|Vs-dZnpL{E<=HiAIbpX8?`gIrZVd{3
z>KEt#pke{H%xNC6KR=s~&%d?r<Efdu->ES;ymGJ#Q8Hqa)R>;Vl7~f8*Vx0^OXKVf
zEuTGQw_O>RB!9RiJ5zVDccRhN6+7C)D-J&W8M1Otq-IJX=hl!TkFGpoxX_h)mY-`~
zYza^8S=Lp8?EU{8++SxNd)Akj!OKuMLFKdQ+#?)q(_E9E2fRGh8<rl%e8h1PBf~){
zt@hWu7rW;&D3?B6_U7s95CL}Yvrpb^x;XXex|3d+K9LN&mJ~lrRd$YMXINmhF-Q7}
z&W>}fe|yXCEB$|}cOmHXo=20<?zZ;cUtIgPz1>w?M6FjTbBE3K$&3twN20fXlc`Qr
zvP|E>Z<EXDAaHW(%dqms%~Ll2J!Po;-b79QcKw$CZ>ytMo|Q5$ei?L2$LeCm)uNvt
z<}G~q+B{;Zi3YC=d!vVvrevh(=GRx%-^@v0u&m)#y~(4`e_0r|Omn<5&(7-lRDVU)
zyn4gU%U&zpuK0Fi^3={-uj+-oEZnb64D9sD%H6CzUGDV)fB#69S5Er=rk~oMFB88V
z=D)8xclp5$4_$k^mQRl=S@uYO`ymI9l@`lqZ|{#fD#DPll4JRt$=847r^f92yJ=$S
z^nQWK^KGi$tW2MGE9%~o@A{u3ZkT<Zk~c3RMj}4y<K(mnB?0?pxG3=z_w{o0a`4Sr
z7h;(upw}DTbZtkzJpZlh8V2#1g^#an(llmabm;zgRcc|9pyxx)sj5d3#oVnX6)`v*
zHI$g6WaOpWr>0oz6<t<!!IZst=Azp#k6!fITvTyt&6Pi<;=G)iw>+-|oy=n7+S0=i
zvqVjZ#dX3ADNZHVBn4&${ZG@UPY%;wvAZYm(!(7MNy&9TGLnCKq-siU@D9np@3B$)
z>ULE=UH;#}ty@k;ZLBC<TKNCd6#hW_V&%VC7nm}5pTs0FbE!mnS?|0(T`#g#gyGD&
zt>4bBVL8UN`Hb$|WX(RaMU7WVd<DCCmh+{uDe^EfNG$3-vP5U%0ZjpwAkF4Wi>4OI
z@-2{$JruF>>zyx4R;<(rC=_4nuWNp;IAXulx#EcDg>uge<<?8<%g)MgU8MTgX{E@I
zzy%7LU(A#<jbl7Fxi1&vs{DQ6%bgqFzHautnr0L4cmCQRmBMMh+d{0rl>L6>z^I!V
zH>YEYo~o{>>a^QeE%%tod#v5^?^OS{tI1hU%k++XlCLlLa4-FQRiaSPGgeQ3_hoNg
zT~=RhFkEChy^Fai%zNgsWwCb`21Fg+`+a^*<s4m;nCn|FOMZGQZ~yPI_^BqR8RylF
zZg(s>8kjk?W7$(N`O2dEuGe$tWOFY~nOwG3C3xu`?dqa#N2RUL7FVmu)!%yiCUkAV
z=ZuSfpCeY)7GJzRKkIAy`Y$OZ&-YC|Gw;>2iEEs0)cw5G9#`?M=~KXNu^W-af1ka(
z_&0T$Scti-TkAFVb2hTlZdSSLuiR>x(CpslzEx88WS>p$wsZIXhQHTewPn(|6S>=Y
z-`!ih^!ta}`-%Pb+NB9gb=OWlonQU<K*98&I1^LLk9+q=tTbzRYjIe*{NJ^B#ZA59
zdA5~5JRVeT=Jwv}#qjXTwRe{;ZY*12Dzkn2Nr6t^=AV}%wVJM-3Z4Ge^LcL4p*P<C
z=k9-=-Y9>*<BCK4|7o_n*W4<KnC-2#`9v;*!(pFU-LlJ4=9qOJ{*)RS-}O9Q_TmAz
z32)y`%k|y-WaIQ_{C)D%IxD<?b!`>ryX2&P-f@qOa(1zBe{Z^n6i1MXOvx3YITNcy
z*4@A8F46mJ_Wb|r<NsXt|KED8;HvCxyZ;~AcUfQd%9!f$@VMipRX?}pmDkSEIQsHm
zb${%>>;;b>O?+po%&b1m@4UW<8`rx4%ULVsYCfHLa{03IGq<>ec~`E!ye59{^IOx_
zgA*?Ako^C0?f)mMzooyg>AyN#JWk|<!sA`*94#F83reO6GX$;8C^hNwXmMpM(41tr
zC~@n$%HysJwu-%)SYKl}m*;y~kVw_eNB^J9kN<Q@=JT^FImz2o6_nS6=SsW_a4I$V
zG3{TTZgSF$v&qG(XEL2c9roOrvQa|n#lD*FM-O^MSAG2R=u?#P>>|km6YDoeH<yO4
zPTT3mcuS2v?w7ZJcHom!YQn)?Q{Ty%-alNt_C}s(ch$z0r7yqTEN^VhU0`>#<`r*i
zuCvtdh|Sj8-%op3H$-`Nt+}}3`?GHGH~ZpNOXZ$BD_1qeY|=(0Hr<D3SN8cy9e*CQ
zmEoLf;M#o)<5XO~-u&BC)5?E0$GZN`)$%>NmkY0Ks;K+7aDU;SXIm?SGLw&Gt^c)@
znPFq^l~!iIO`lI5=PS7UPJLy@%I+J}+5g4f6#95O;q}t^pmZ@YF+N#~0~{w)jPq+x
z&kh%tYWuit`~JV1=l?62qGG?}`Mm3=6C?9(@i(XKzI1!?qb<AkJg9vad|f<Pokt*K
zahR0DYl)C0j*KA-^jBYWaqTPNKYaE2_vfdlZr}Tv|NrOtwU!GDu6{MI|L<P@@9^~h
z{rmsT_E$X_V{LIYSfcOo2?O5d&u^o*?<skp;P|A+)su;#<A7#!_%3ci!-+<-y)@T`
z&sMcu>S5sLQXU>2UOxTc&iN|6Rklx;-KzWj^=bygkNT!}KmRlQlRcWs^_(Y9Vw&u6
zr{k9E`6AWlo5=<|e#f!@=e0)O+t2pw(p#z+F)e~sG^3p%=z<W#LEnW(qIBl}e87Ip
z?%&MCdu{)``NA}TCwc#chfmqR-#KiV-gB?+xa`rS#L|b=_dn0;|9dokl||)?iSAij
zqwMDY7d`h>y}d5&TcFm(?k&j+d>!12KCiG`we9Yvmv?1SCD`ZJelvgOJZDaCd)1G=
zq@R=idGoAW&ROog<(}O25O>et>uTqRIHkwd{JvK1UH5g`LHi$m{|^>2%GW+R9?p}y
zH~F*a#vu3f_mw}s?EU>(Vd}f$6QR!UUuwmL@gCB*|Nrl#nHR6L@he^Nf8vu5^v=Gw
zU*g~4i7&%^C$nriy>_$O)cXHNmgipaToj#|ry#(s?4Ne~q+SEx<SO0DBZlw4_T{u|
z|2*%c7`!6)NL0o1&qvoXt1bSxKELwEY4);<IkD`@^1DnKrl>#b+5aa_G~q}8x>B<*
zZQ8o;o#W5Wv4}lr*09ui_oeOcCM}<~OF>v-(dIdQ(vDyEF|YmqO*Wt``}VAJ{d-Q{
zF<QcQ`lE9HYGeH~f4*^_<29dlzn*vNk2mh`#eRQVDApi&Z^QBr=d`DUti9~5E&sQ1
z)?M~fmu?l+KUNF#INM}jc3Sl4?J}2z5xaiBRR8zwefdWv1qOY~@;8Cp`?^1_d~Kfl
z=WF+$nO)y6Jt?05>&}9AruCnmGso^ccz;L9|9-i%I+Y%?LZ+oGmEC6}{$~EH2Ujk<
znB~KHH>c&qiklNxuCLg4ZR3TB*P4PKMYSaCxp5;i!Qg7#_ubPo6%YSB_OXBNRNvbL
z5x(+2>xy=)PuXmsna1mobN0%u&%9aEZ<CHK%XlWs+Q8zF>C3st$jt6~1or~Q$ya5Z
zS=Jt$a_Wqw%$uJ-mv+|I)wKz!c*s6pb$-vxh??*3<9;4#-=FU7A+XqO&c4jKH)pak
zuwJm+ZB+1=HNO7AiFIx<%NE@JxU!mG`Gvx?YwGu}m`9aKzZL)YByYX|`<B%uj0ZN&
zV6iPbEjDXY)beQ@>VENwkAJWK_40V#7QTa%PED)&aBHh__?pc5Yq#{Bk@@}Uvun5B
zP4`D0RwAN~+#47x9z2NIJz?RB=u72>&scJDZe4l1;pfKA<!ZY3rc4yyW>s|aa$w~d
zg9&Y7-Y3IWEZtR_vcP8kzki+0)xX@UE>|uswTNeDXqVjAx7mSn!n<A7e_N&Fqh{s1
z_RhKN*|B@&jGyn`Tq)Srv%>B5((-sKr>MH=kN3U*nLb@eYE!AH_114kO4=k@T<717
z_I>1{?7CQOs`FW?7dnECJQkrGs}^mT{cL(vqGsxR*024K+0_(p&3pYLetWLBbdCS{
zS@OEutBl_)nDc*e=Fd3c@~?dHx6H$4uIT9%oxgs|KI@%7YBtY%F3Xy9O(kUoO9b!2
z11vMxR2>&yYo4}Kpz4lSY{a{XYO^h3YtO%|<W|0r%f0x$z8-JHHU=x%ZCPI2Oqqu{
zmW2D(NPCJe4cfXiYbobLktuC*?QaUsbi0|Sy}e`ZcW%#~k{=#Lj%(g_89AwP>s-z@
zTDv%XdH5`G70J)_j}$B9{);`gTmu>@vFN|vn`O&zVPk-Vnwjd(HD@h^qpr^0v|0K3
zn~zH`I6EH}F-(8-va@T7R;Q4{kI&Cm7|t$~^4-5$S(szPOuLdjx3adfEECe=ahq~b
zXysxTgXW1EE3e&N-y;w=*UM@;d#s*_r6R+HFHcV&U;b=$;Q4@?&(_4nI`Dd(oEo)N
z&U~}x^k5c-<BzUJUFBFCwDH1<U$)Ge`fc0fHP-GeyYh)i|008y(5dgrP6912G?s^{
zGo1JFy}eAfWur$*{LaTKm(Q1bwYN*iZibn}(#e~zew?hmw7aU(?rU}Zmp0+YQ=b+{
zG1PrIviSG6x0kC{Uz#PbWQvYnsDPm0k}6g0-}mDbnpOmGG)@uWVr5`htL{H9Vx`%k
z2+dg)-rm98!OgMCTkdR3JbX;py+3jprw4;WD<i{_OLL;lp3f;@Td*@Tb@NQ8d17wY
z6rM8_{5irI`nh^{*FKN=R;F@WrsZapl$J9$e7fbpnK9Qdy<>rs%3)<?Ee=n$vxnBa
zzH!IkR`=z1uG<8P-tN+ybt@`%-Is6E7!+pBTp6m>B5-AiVQ91||D~wLMP4u6G`z~H
zey1v*@JOyntf{H_^K!BB?dxB@rvBQ!xlW@cL`h(EPDl2RHdo*Fx$Cxzy6D?|{dBLp
zZQ`VTTV<EOUVeY`<KBxoSKnyQvHjP>v?180D|L#7dHN*>56*=Gf=x#^3Ldd}zCyus
zmK}ozr?37-iDj4Eir$r3rO*3&Dj>4BZQ(WLWM!j{t=EpvvzPwS$>NZ*?sP^%M}Wze
zZ>lq{?VR3qH~;Tf-rM3md%QIi=O``J`oL~h#w_Q(#Voh4r{M6d!lyU-PP<PHdKhG!
zcRc>@=ikB$CD~bG=Hzy2B#2C5l6<8ga7v+%IZu$i+QWaDG{dd6SxOfQ4UQgo@W4Hx
zpoPW8-#b{5Nnx9KI!CL*we{y>*2nM9^Ia(KaB+u~q20YK&cg>Z*bX0XYCN`(?ce8C
zm3`~ED?fcY$Q*rXchcmqYa`{ai_bWDi~W0b-08wV%@4J_QA`a!DhykuMepqExv(>7
zUd0rK0PWXdYR_}ImoE=}Z*?v25V!uG0}|>j*}7AO7#uWX&p!TrZTtSsQY-2%`&P$i
z-~V^a{LZgV|2m`DUbY{9B-`(I2wnY~Uq(Z;`;%#H&FV>;+!pVw`}?c8eO|uV>}i6}
zirp4p)LCBlZ}E1nqz8vG=juK@YVBqJ=c7w}e*DhG$*14RPLHiUc`*6>RIjDM%l+c_
z6sK!V^_sLJZhd90{`AwaH6M?v_s!2}U&xlbq4-Lu&bd|xL6>tH9ydSOFq~L+xlo2Z
zkVR;hwe_~V`_s-pkM9&?P+WTLmI3d?j`)%Z_Tv8)t2zJ6cJ3^@U4F_>ZL)3ElM1`1
zB~z*whXt*_YLw}!SyFB&$ei53;o)#Pe#hl|^Wqwk-<G9F{M2x~{OkI~qV<pF$^X0X
zxt3wa<8Qa)V`um+U%&g?E%o^odv1QJ`*ivDy`O#C|8qT`^sYzU)>ZbE!~sqncB{h|
zvR6y%?U!QUNvr+ee&2ctW1#xRs5n7>-E*>WJC{p3Z#?3=lHtGtH|;fN&mV2nH`bdg
zVG(-bz1fP3iHCd`=BcM=cb|<&=h^h=`sz?mp0uEt_yXfFIR>?`W%XeP-9kS^Tw;8D
z;nBj4hd3NBPJC;z^TAdd!Hy20eUHvAU|U*}YMCc+Ez2_^WBTc7bCUv>IK{K>i+Q%|
zk^U+R&#cq4Ji1o6M#@-jtXlT&oZ!FnJPl9QG}c)5PSLS7wwtfRD!^Z*xN%2f;jQ41
zs}7-YZflP}_n#SWWxZgN$Lr1)p+S<8vr}Uam~HSfn9Ia)$W!h4ItB)VRg$xK1VeQk
zG%g4^WJl`6@9(u*)^p^{^tvn`dFDwBLM|EqPdn$Xvg#F**J5nQG(5bijQ4%ROwE82
z#d%)uY_9UNGA!P{U7lgm)UcX@EQjwmUdY%Lh2+NUw#$9)&ARmt!-c5g29=qsyLYNt
zFaKr}K4Ip`9oc22&!l2kDhT+UdLZe|;VG#&C1a(rEnm>2Ey?esj?OlFwfOTrAK9c-
ziIja}ybVemQVVUbR=nc&f2#lD*5{4Uj1HP-Ew75KytIGM+nHXv970W3%q9peof>2n
z*rmX5<lc`(SLX^RPI~Wk^t2tb?v}Xfj|+H`L{F>N*L;~}p3i*Y`kfu7zn&F;T<zG^
z@n-4{XO}Bp!CVVWUKF2lbK9_3o0nm-{&^{}_}k$!a+=>#DjvB`S&(ugw%}1)e#+Yg
zl6?2~*yXSUo>iY(CgZhi%KEJ?yEa`}b@YNB2e;>fsZ0ht6ib;7l;_;tW_Hj;)BdB7
zrr7i)>q8caFbFiOik?5Qd{=Doh6p*2bgpf&{ac&`7?!vRUkJbC^y1A+Lyd<SXV=YH
z;d-&H&o{C;E<!_Btx4(GrD>;4tzxw9dfn1}I;%nNQD@lRj2k^C0=l;`P5vOFc=$x!
zM9WCcRIjzti3fa=XUx(JGSe4^tpzwHso1gMg?pyc60yoxCN4Jjdh~UgeHX6QW@YH!
zx8lgeMh=F~Ahv%_ZM8-`HmcV}*~0(ZnC^4Z6jI<axMJk<NF;UNG}V+jO3Qt+KP-9D
z!8WN)h;7ocX<L8HiA=e8vggYe@i{fdpPtVa?hc$CWH9j=qq395q6<-)t`pa=T&(1K
z9e$va@3qaj$2R94mnu(*Qv9^#GEcIv;p=6|M$wtecU^jFz9-lH)D2HTr<d+V5g!iy
zT|Vz}+I9yi?@Ys0i9!rp_(ZSSOm4i=b}-55uFZ6>nNxJHf0Jg7|M=-nSAoE4r&)DZ
zcn+Ui=X7GRmxNVY=Yp9jF~Vx1!6!rlmIi;TIruDdQANl}GcCVeU*_GvGr8>LxlN1=
zy)O5DUO4}*y3kUL_nmvgF7@pFPj}_A?#nCCxNjMhp<TPJ^X$yvry-gd?2;WiPQK@=
z)@+;Du_alJg<DUUi-*ZQZr$qxlROVd&YZ)gbi05zd*xf{D-qYr7Zzr{i{JNgkJO!;
z)8Af;nq51yDWZPa!|*$I_IQ{)*Hc({WPwY|Hq~Fo2X}O?I)15c$?iW6syf%NX_yGi
z^$gkgEZavYzLV#*&a_gI6AIfuocZ|BMcA#TA(^}G?~hLbiMkx=2j1F8+fU-P$Oz{S
znAo^hU}{*|p%NyS<~55~i7m{OQZp33xvEhl>0w1UOUb@T>R0*1LyI+qtX}EKq^IZ}
z?8`ZMcWd(VZ*jeb3`cTS>kD6JNNRXfFeCM@som%OI`dA7A9G{hbU4|zBUWPO^7<bS
zPJUdU^0MpEA=kIA4Gv2jmj*aF%betBn#k)s({!%K$&=#GgW_JE*k`<0eC_F;vUN9&
zfBgC0&*89^Rft3AX5U{nSEmgtOKoH3uryn#ZS6If-1XV4?Ae=(e20EssqtRk<EdXL
z>&EDq?Ivh(vf!5A5&@|{N9M0jzgCiZtu*|x>s=3V*;Pxw-9B_hilHZshe1R@z?p?p
zz<t$BpUZWLWlJBmhQ&m_bjXod!scR}l*-G}W5Obny>79LUvJy>yo`l2PEHim6^*bu
zQc$$*CWB8p&xW60F1Bj;_)Ol(V_nX_n>kaV>iYcec3&sHtUQ=`ZHvXmS&k>YRh&Hy
zA2%dQ-F+4}ZMW=9-j1TWrKZ&^VM<b3s-Z3ut&gZ@XvLoE6}!ffw6)~-aqWBF9-Y%X
zQutMEo4QK>s;;}{wCK;V$LZq!r#ZUx+JdI%6!1pGFbQuBa@Z2~%XE%$qs`ScCeh+g
ztt<QA?RufddBFJYB2n47KW6c+%1IE?zRMJ#@z6zhHABIgkG;M#xr=66@3P(|C(1q1
zM8ZDstZk0&q;-iF)=Ovb=I?oDmEd;uvq%Hm+bA)GZOsX#+jo{&bu2Q!`|a5EYxCDe
zZ!ep2y0<F#{y%1Z`#&GHUXS~IYwPCX;^gdWT#7|AOEy0ZbmCA9oHS!jv>#`K72p1X
z(^7qFPhI+xdYy;wOEgFBB1Qp$0PnS`8XH$R1T0_>5Kt7kVfse@`eNb7?)Sc1zu&s4
z>{RK$@B4qfu5lC8%<?YgJHA2I@Z8cVZHamJ_Ei3D`}+Hve24JHte&k^727hI90Xhg
z=iFE(=_1Im<@VdFY}$UAtDnYhdOoSfZ2y)`KANshE|W6W>R$d5r`}!~*Z%eN#o$wK
z?`{1&^ZB<@vD4Gv{@S|n;@qi6kA3#Hxt!rQOQ!AGWQA*y&e^OkjTxB>SQt1idoXe`
zMZP^aamtlTnu{-eSZX$1d#nAAzx*|ClIQy@nkH{{MVsAQu)4aMZ(q#~6N}V8UE1p^
z-cG#pZ`tj4e=qiLdimx4-@DKM>9&8}y1w>rv;3dG5hp@k$=vo52<p3?v)$K^HS1L2
z^Z9R`W}DSaEf2`dZT2(NnXzG6M9GTflfOMof1k&j+SaZ+H*Jxid*eFiU953duD1SK
zZzkPP&9I!<Ai`;?D!EvrwM($HXN8650^KQ-W=Z_=IMb26;KGIZcRRPdaQ)ic9w!nc
ztygNv;XiLyNBNihj>$i_w(|a-dos&6Oj&D#_S9E<lCST&=oGK<huzP%DB<Nr=7pCk
zm5(k++;H}^9E(wG$ug&ScEN)ZA(946GnthB9yY$VEAPY&>!QVl*=Ad-s}E@~Y_a?Q
zg@M~)S#!GDquJY~ShqhG&c7ISdhz9hAAkN!=es)Jjzxv-?B<(3SsT72?cKXxUuKF=
z)81{`+zeVmYmK|3q&adO6j%S7lFh_mE|I|UK%rCnHrteIw%lufs(=3~=;y+}N$Z6`
zr(YsVr|h1BsC(OlHKwiGzhF;!w^z#NrJce3cD1iIKL7ogp~1pgGO6%T=AS=3-5n8o
z9~?Zn@8LrhgIx>u6nuHAm*Vq`ach=(&`F+3S1#5C5{6zYUtZg+yS(n>{Ci7;Jbm4G
zt~H6y)HrN9StMG4<$Yb|<LL4!Wjy_RbHl|C+;p?e-PP>A{EfVfM_kk_|Kj-xvzxeD
z=W>V(2b_vnvwQ80Qw6IQoE2b*;pI|rydY)rDzuGLaMD#DQ7?uCg0I_BGu=cKR3$S1
z-f{Zdwzk<z>t1|DDAR=v$CkMr<PDGdtUo9A*TK{G)-k3p*ztPRM&|hHw4*BPZO$E#
znAoElq*}+qpw^&p<I=5gg)LJ17EI>8DYyQ``+ZXkdbWRMKG4?9#`o_-MoRGIly}<}
zhUEKkM&2>Kba3UwZ3~QdhxDfH`?q<fy5DY*-z(Hi&olFMEw!1LE2-V#Q?SU5`|^f$
zSGGTDXK1)_(eFv~)u*i%Z&td-=}cd0H!Wmc*2R56%aWD$FI@g3=Wu=6vj@N1%$wQ@
z>I_{A!jAmy*=w1*MtjM(@We}#*;cOCe7WYNo^Dk99IKZ?&(htdT(ji*m$X@_w8O@m
zp@AjFK&WZjJ|>1k4H;Wv($owY8q|!!)S8bltYo-+XKIu-uUP1Ip8Q=KXK)@~a`@Tl
zsR{K<g))5_#8=o(zp~G|`p<UXL&bg91kP>qH$VLJgmW*KBFkg}^NV%|EEmpYl6J`Q
z&^V&)nX<U<`Y%TNu&D+=YpUB)jm#7moOMvuy&Bb-7%3TDsdhL#GG9pXyl}#i46P`q
zEP+?q9@?xeDW7iE<t>-pXCZCQI@hz|wWyyD^Gc^hTl`eiq9oLQ><@Z#vU1Mz4d7OX
zO`U6jU&sRGg-gSx7&S{WJeYMM<7n#^Muzi#d%x_||I5%*I@$ev&aMQVZ}sO?<e7fe
ziKs0KiZsj=XINsa*`)I2@4<KHJUGruZeQ!rvcPnCTlT`Bt~JM=?AgV8fx)WladEVY
z%JkD$RU*VrOKuAL`kD3kf)!i%n#_{t+>GJoWH7(KMO?LsjkDla&TDP^8YP~?IgO#K
z6&v0bJQ3lzWFe-Lti1fImo$42!-cz3XIn%kc6y}8if@ffU<lasc5-Qt@YcK?1y`3Y
z&b&Nt%~_jjkJugiwre-L&c3%NG5C{O?f2NvUYT7frN07|l@^Kodfs`3fniC=83#?)
z^leWvwI)WStqqfYw7|jLi^Y+H!J|{m;qDZswegacnVR9ZStd*};0e>`*SMR*<?g|7
zA#uf`6W?o_o2Mj5+_*UNqfNi-u7xHHo5G)Yhn`l>yy6sanBl^LWWgVaLY^z5;<D4q
z%wB(MzI5b*%P+2k2a{s`ejT{n|7XYLr7Y*)N`|re1!b=7F8g)JyKQTLk<hg4n8Ke=
zch<!H65RTuZ7#F>J9|m@Aa6E?M4>H*#Fn~vUY%KXyD9(XrciE9mgD|<Gq#ET;54+z
zxKVZU#NTpRo#|^VrY!TGz4e5G1nZ<{0t~m_9&tImfme6RG%m)eR}$9*Y8|&Tx7?|9
zh^e9Yn{(9lM;q+#*8lmD$naq4nOVNh<z4PZE9KHAYD{yq-Nfq^b9rk<dit>~JWFqy
z@Be%D?|gG%+3QU=UvJB;{~w;e^{h$y5e11KNuPZF3fC9qOZYDd{ucE0#kSSI?SAb%
z|H@)V)_Yz4nkUA0w(v|gt5sxO<2T!z;gkc%%gVPtw=c7-$i7sv>cT~5!P%lJxeN?W
z3Li?%+^@agClj$f%WSW(`jV!Itka4u7p@vxmFEi_+A;HV%Ir>gw_8gWm~t>a5#Jps
zt;V*{Pu$S(+}#x(oqj^6T~--#Z543PWJvwcWqIMwognuzv+0eG9u!nQz4Q3IM1G}}
z;0!OtSr@vJ1pj{Td~V?>q#54o-4T($mEpmw)$9Mscd<Qc70;>qaq&3AgY5YKzxF@c
z@b1sCxlSC-o2xb-)%0EB6CE~1C2&&4daG?^n-ddmf9A3jQhoI%^1b-H53lw~tZ*pr
znba!TaVufwmwDCi@9zA&w|DbYdHWB|+UxFodT=;iQbxw1sn>08;>OL3y}d4etMz*M
zbb5T?>Z|8`=3R|4c4`S?5O5K6G?8$2IcyMSsdH}UB`$`pqlfP8t*)-FUK-^1Al*pP
zZRd2AppGY{LJ`kD)-&&@eEsa@&(@_!k44}AHm&;o&zrjD@2sjHo$>O$(ei}r=F^o{
zw-~rCxUBu6A7n6Px7GE&vo_o93v|+bx7F8w{&D7tCqu{6tOP{?m*d;|<?R!T#Eza^
zcG2*%N&N2C*?G6P85||vRA<%;ux!iSU-ou>{S#$JiNbSIUw^H#(to=veYL5RgQh{S
z*yfDAVuhFAot!XLK%nHJqv)!4CdZV-rf}|8Z7I3@#+Ui!n_Z^+3}lO&b9dNV{=CmO
zPc$z0N1^f2(whr+o3GcrU3prgU&Kw=<XE`hS@#(p8+dhg9bMzO<Ql`SmnTmwa9kmq
zC#0gO%<Cb<IAyV?$D|cEUrM?pw0upe5))7I^swe+Y!F<metY_gBM;x19-jWq!tl`F
z$&4%wPTA)!Y|LzP(7whXvV~EgahU^?!qSt+zpszKuG@TLUt#sr-RhfmA5U7y*|cho
z>m*i%lm8z7dzksS>+76}JC{~{cbJ)Scj8>-gR|GIsQ<z3@JPk0VM0|vZ2X(}-+i|u
zEYG%|W>Ap&=dCaEMqMs}<AB3HqZMLY38r->p0n8)Hq6O!7HII8$RfhZa)B*l;)Po;
z)8}ve79VrV%EcnrU&r$A(KFi?zTU<Yx99nyQ||lOZ*1DZ$*^Yz+fqm63u!{?9-Is*
zpIap-NO3YSPhoi8vUvTct#jsTpRK#Zmma1dWb*!n$AL6<h9wiGOg2%BGo4YBskVKY
zcPr=F-F)TK_P*+SyIA-7P5WAVPF4m9h7%`tO8Igqt#A?K<z)Qv-mZTCkC}=b3{IJ>
zvo03Ds!}~y+ZC{AX%I(4LW~&$gWIv0cKZ^RRn%@u;uq=6-J<hteOXepkE#%ZLuN&2
za=(M-$^J5ihEI!Crkx7jC@!hF+2C5Dl{#lbm{oWY;{wCj+Ls$YPW`yl^!9K4itF$C
znojDyS-H=|S81WCfY%O3*(Fjcj4Teis!E|z=eHhtnU)iv7Rtj=DtLT-$A+obwuaT_
zwemlovsKz!bNS@2H>ZBM<KGr?%Hh_PQwvK{ws0^6e?56}>drkA1--bJ?w0itJ|@^~
z!N_nZL!?tez@eSXX(_`22QA0jD@2X@G`9SDTBXu7!L+xBbLSq`1kaWIa?y6Wue7yJ
z3I%7eGDIGV-@EHd3g2Un8`n-<;1bMb`lvtQ_EbrKVU`9Jk%R>kj4n1TSQ@teXUjAv
zhK328&ISyeLTjh$Pf7g5cglBBT&=Bm5Tk=xdg}C?wk1nj7xK(zaG$`CyO!gH%)(dp
zi{gI#XNA|Xappo@3@5~1tFE+gWe=Iy`($m-ZDIbuAD$jPdTn=ocKWI(ab{b7pE!1O
z^5adbueVIopJFEP>0^Ra;6lyCJ<{GHLQAw3eB%o{WiGHPvAXbZ_|ugsWquVB+Yj%_
zUa!9^eRfRvZ70p!kKUFoaa2CS(D3U{_B^(|TQ=2g6D_$Vxxx6U>CWZzZGK&kue!CR
zhd(~FWUk=J4*e?a89UlEC8m1tonyazy3>Alla!j+-j``#4xFsmkzC@+JZs$+S(mjY
zO+jp`YD$GYo72Pe?gu_Ov!f>X=S}x`AE#@5uIFa%Njm;i&ERlLXLEYU<=Zt^Z_Lwn
zPrH55);~0^=E0Hk?`$hRUTggR@0r=suf5skwavN}JzUP3w|zD&y1`Ny$jHLh>8yAl
zbi%jZnm$p6$6DuaU2;6)p!hseLGtXT8B6ZW<JNu~94Mjt%IUK1=06+(TuggAFSDv2
zpD8KK#qc%fe?{Vo*=CnkhWPH5(rs|aUOe-KLPOxKle=~^B(TZrWWLalp0w+DRL#D;
zl4;d*(u{;Y*_?D*u%~&lyZpa-s@XxSHYfkf&EGA$gm=^7d3+{6%wzuE<JR93q+R*K
zdj8r-|F<`{9((hvbk-&-vzVIHf^Sd$Esn`LEBVkxG9*w%YLd&@9r}5@zQyjD5R_<B
z_3^=rzPjDk$1j;#J^LW)d~^Tf;?2CATntPLlUO%v=W<R+%E`@2D1N_!=h3wzMXwKh
zk*fdjGv8)+ZuWMb$-2?I=kNLc;?E}eS2tX8n+!KBvoOCa#G%>kn(H`4wON8gDXBm3
zS!H*&t5Ap(%L0dtnI%(?D~U)dGX$JkCia@qa)aKS{EurU$6da<JNfdy>3!4o3N`3x
z>!kLI`nl+=UM}|cr0Be2uHwHx_Z*MZy6)lW=`m&c#uE`HYfThpiOg1*Sf23a*0$<5
zH<y&9s2bm5WU|<}@ZPzjOiqHrlMH-Rj&Wu%oqk(kQ>Ve*FDz`%SDyZ9zq`@wO`k3;
z{iz-;I7^L<kKgF$qYJX9V%T4udH8C3*sSGSQhzLb=W+Q)-pmB$XUo+1cz1|yE)Q68
ztt?;n=wthcc~eiZwt5}Eb;dcmDNI2`gQb^)qlJmVrSX!>?2O##|MyyNF>7v?zvw5r
zIa_bvw=W-$t4T!#&P@?Gv4BZDfYCvd=kQAB2m3f)X8-02FUrd*jF`1KZ{C$vSqtW$
znKw0m*W+bbx?W2w7EhhgCg~=~VBpm{C2n<TTG1of{QBQnXYOZztls~<`uDfDtIea`
z`{aIyubx-^uad#xi1hmXep*XSZ%mu2(mCPMrZq2r9$ojY@#RTR$wLnA>QfITF-u%E
z@lbibXKx_$nyBx;q<CGpqMDyJgkN2ESa<iA$?WxaKI}0zKJR<hKIY8km{r?%9*Mk?
znX=;2DFdJLpBGu|deGz>^?LWaUB#J8nHY}7_-Te_n@zp8Q9$!J=iv#0PMVAj8h$>_
z@9%AXer$H$r@v(qY>oocx>V2gDtuTPk|;6ndr5nJc;U>f<+3-wADf-`<HvHlREysI
zfA`<0zHD%^@71~Ab0Xf&%1#Zvb}#hm)#~z<yRQbVUh1ZOC_!a&@&>~jI%aIr{W&~0
z(rivA*MIm>mAK)V=_K|Zp3hQ@X59wU7&tvSR&L!s?cViOucC~#zwgO*ne*Lw8w*?K
zMw7aEGe2J5-@o1HliQtB)%i#4&;6Y5|L@$HZTai&+x$AC*uO%uwQLomU;wj`f#!ni
zuNfTPFK2R)lGt#}D0)`@aaoNoykXZLnfUTZt(}^C(!!JRfWX%vj?MelbJ~5n*#9rW
z|JQHtU}53(wDj8Rdw<WX&fD{_?fL&J878Z)u2TGU@xWe-KE?ynnv}blRA(FwGM@50
z{gqYFlS&x|p>s~oXK!RQO}VtfUnG1N^Udr1qRV(Iw(UJQ;T+c~?YUng-P|I*84iGU
z$b5Ru6k5_UbA8SCg^$aR<i0I#@p{4&W!b$wSu1^6+u5Q7ALW2~0{c?-rKU0~=T70-
z#8b0q&#EV>wu{O-rmkJQN$B9joAtBS-fP_`cP^>z@>c2N%h~^(K61s{&-B^+H*zbN
zDF{ZZx@$TuD0F1ebl_UVmc`S<eSzcM9Pj&OYwbhN)fW87U+w?@Uhi&?*EfIjFSPM~
zS;f#-Q~8$v->$HT^tZFOnDdpD^>~NN>3-O__j1i`*I#G$yjXGWVR86*AERTF%&ksL
z;8{5}?WuQvPwjidM?$^6#~8!cxwACfOyg2xp23jd#>Mbpnn$M*2LqFa;wh!F#u*-J
z%a0~KPoDqgnfdAN;{~-d*E#IA-~A@?=IgSGc5%Pjr@J@JNLlzgUDj-t`Bte0bMuUR
z2BCE(SLO<FN+_r(u=Nx>zfRwsuu-`=uXW?3_i9)DB6CE~r^)@hUCkN5P}x!a?~U$(
zn@-6ebskqPYHNJ5Z}Qak^A!x&BI=%OS~*kO{3x5zZ8!FH_dYy{Jubt<a6yb;Y}QAw
z6SCSLWhPH%{GV7fKkd2g-D-A@d6Tzq;pAC(^zhSV*XK{%93^>)!M6B!>9*Cg953;R
zi$`a!$#v(c`(VW|VVY^x(`B8pkAHq#bo>3pYfHVapS@onC3)(nQKu;Lm)Wv&)$U9a
zO>ySfr^a?6->3N4tq<3{CmN?$b?kq)Xop~wCA%bF{ANkM`_E-JFet1meQS4LXwBc5
z$FHwHzl6JYX;0`at3#^t+iqrg@T^eV!LTFE^k-bX=ZB8jeiJmz-`hrK{=fQ=nOoDp
zQOM}>Hu+2q<@ZlcUo}|C^0DaB-no_QvslfZd+z<c_h>Wg%Z-cp8IEm{-0Eg{Z<gd5
zg}#EC+`=q>%iD9#_=wq>du^QY^W2?-tt;+^t-fzn{4v_R_n2z^_U_MtTjy?=x<WX(
z`p9Wjm&QQXcM6f3S9Kp3C^0-a#UcA)p0(<NFh)sf2C=B(=T>vqzFG9IF1|2EyM69W
z%cVRKi$kZr+g6kxyI)V{o3L8gu2_bArO7!Zhj-le^*MfY+m*OQq6`WWEDs#GOoF%?
z_)gzGV|zCvC3pYi724`oY`1RqJ#5<Om}ngKV2^yXY*+Br^(8^wCz{q7UQkkKJ+yIR
zP|N4M8Q=A<_?f<5A7id&`G4j~UpDXZu<6pfM5V)0CNX*j@i;69cy;L8nbQxO+DaR_
zV;(T+&s>wg)>Jv=#01G)tGhQOk~o?k|8aW!<>S@e`)VJ}x}JZc`d@YZL*M@|{oi{C
z8}7d&QhRg0#+9qHRTjSPa5K&^JCt-#Qs!iQ_0>@Ie*LrOuh$-*H}B2;jmbxB96z5v
zYZ7=q_qXkTTl<ouQQ4*aCO_US+Gc$2b^e|0LRRN>Oc#6ks@}{qZ(Nhhv+?<&90}(5
z8S87l>V<ALURPVPFihrsy!nmk8n*j)Y%5;E-&iWTl<n2ms&m_;@9uceaXJ0ks<Y1u
zG82CP`g81M=T75n&q=@5ZLk0Db1ZeD(eiWGI23p;`>hB{=Blkc7qE0o)LWg>1y3d^
zO>ol4onn-^YV*GBQ<ly7UvU3BtDw`YD;jIXruFsqzhP~dySq$R{)d}-=$T^+KLu27
z;Afb0^l59c_gw>y#WOfmjtA9yMqT@K=~n0E)6Mq({ZbgDd?dWMmp)l_Q=nCeA?KFG
z+}sVPqJn%EpE>a0*UGQczJ!VQDJpGNWmw`F6T7-<*SVb*g?}s*CMi8QQzUbIo7ua&
z?UUTq(^gNt#pJ^6eLl|Q%U|8=v5$DBT23-d;Mq|d=b!WDs@)?N>+-j!c*Q+tA9e0t
zt*&)qfy|PwjVHCuD%R~!y#C^m)6&IO3<^6!OT2?0S010fbK;+;>m%O#PiK7alKuR;
zGuuoa+&p|WVd=|h#Xlz=x?NX$|9W1f#r5zlEca`F9yvDi;rjYV^OlBn*;(yd;9_u)
zK_QPVR`}V;2D52LcTZ&cH+f+JheOPU&{*BhGn3iVzVEBjE`Cy7_gd?JSmm#oQx68E
zr6u2gvg}i%`?JGO*FBF8yLde?Nb766qcTGQi`1em($SXYe3vFH`j=Dp{@=#AN8fyG
z=AL?W!IC?x@0m<qA|)W!xAsS5<+_UrinHhFHF8w%&pY3o#OW%1zBEueV#aml)~a<J
z3=T_f%O-J(eu|JN+q=-arhe7cwR$@C8^hK{2njPJDk@C~vpv3b=gysdeC4<H#eR6x
z!yf#&Fg;9ZCC8-+GVBjs%`#6aFy!9ZBgint&tFGQ{{8()g$`fV&Yx9dWOMIL$q6Bk
z1H75nK9{&>Y<+QOqO$Vs^#$Fo&Ti7Y423>_nb(9Z4taRL?&0eHlaHU}E<DU@&T)EE
zi$%qU2RApTtE;P5A3tnR^P!PlM^oTK@%-Iu_wWCb%$xt~gFC<7&ys}!9nD?Ww(PlO
zS^Dcr+eLA^ZqJ6u1DkRls_^<b?>)KXXngtM^R;gtZ?F1!$JhMtx7_*vujJ1E|C;~L
ztMyJnT4LN@Dyvs(&wIUdU3*90<2N@p{ym#td0O1=f2&5<HK|_tzn|u<NaPe;&gH=S
z<?G#o$Gp|wV(w&aZ(h*-T=`Le^jV3?(|j%;+4M&I)wAwT`Iq=##}@`nd-~_*{Qoc2
z?f<sV|9$7a&5vew{aHILUL5;g_df1PkFiZ{(NcZ(C`Rv2PnEBWo|nc}=Pi_M^U@5>
zzheJ&rTzcb?R$SNEqmrH|Lg4ipLhF94u5#}zUI5T>6-k1kGD@UVQu*S=al~aqSLzi
z*Zw@uudUv@`1;q6TSYn+NCg}_^wVs|rR}WeqyGMM;>-E_w)y*wPY<=X#ct2cV0O+c
zJn^)(&m{ejfZ>sy&z!6|&xdLFO}cvQ(B$^%1vc57Z<Z|!TFKOqGU3&cvWQcPk3Xi}
z2~=ZkX#AA0%ZJl(TE>Co*}u%07?KxBt<hbp()mQPU*7uGS4+L)UMjop&(cj+zdc{`
zR-|;Jask6qjTchd>M}12uCt0Yo?~KRc&ZouHb};%M(MM6IMV_BeShEDo?hZESNSB#
zv~dl0&D2YtDY=(zMDCVq{m8p0a_7?SILmLlY#9=A<>%NI-FGOS{Nl8L<67C5)^gs5
zDt5-%R#$y{WE?nKKlQ7`2DMM7o3AM5PB4D8Okvu=DU7@MZN8p)w>Db0p}YKjID5Zh
z{v=6<Ym7x47E#4h_>{PP{>BuY_pHr-esBM!@cIw7JIiAa3(n0=p1NgTrdeQtM<ef!
z6WI=F85t9HnrUv{vL$B8Jd0HgGS57peJS}8XM6MWtI}J&x3@M(Uf@wM^f+S6&EO%-
zxI@O>J1=>s@RneE<*Pxz<@Z-?cz@%Tbp7{Gmj(tWqYEh<7XLQ%sm=VnU4%(c;bJ#S
z3v-5Z)XdKZJKCz|Uty_ii`kTGe3)TD(~hlTx7dto*S)Rw6q#*sx8mrpgpGPee41x<
zZf;M_czV(D>f5JkOoD-nTn;Kb_b6vB7L*J;b#q&8v>;<gi}LmNk?BILZ5)COX=!Qa
zWGvb^wjMoJFrS~{$AMQ-u(bfrx4AN{1t)z?>Ye%I&@&ms&^GTz8C7>9DGM$ZrNfr#
z9nU8z9RAF^m{)@Bfx`KMlRGQyEMDA+dK$58gWdd@?_JUlomzUW<o%8W9aUSkyC-w(
z8A_xVK0fg<_poa?Q$ye^?~RJ)8)V8EBb47UIb7Rn_UshfZ0?mhH{OM*8^8Fmx-jEt
zY@d=^#^gzRzkC&6RKED?;%~uUpE{pC)c5wa(bF@>_AR_Pb?3B~1_yW^8!tV$vZl?r
zZd={EFHy<AKYZJh>ihhZZfLA$35P=bpP!Nww)I%;w5mUOM69vm<%eyD=Q`)E<uFjM
z@qY44r`&>5V!?xH55kh7oG+;<T&Ze)F5a?LNZa-K(y3*WWLE0=K4IJb?WSe-`&Z}Z
zzbo@^x!dL`?7+@?>F1%2b$b>Z+aseFvlUdEi&vcN;Y;&hUvi<eCn#_U)6|gCt%Ci<
zefO>;?6~!}e*Z6*`}+zGyq7-ZyZ`&&^?RQ_d(ZC|ab9Xm%<lCM-58EUXr$`i=DfV8
z!`JL_iqzWob_UkQ##<7d?}t{Oe!V^Q)1^sHUv@hQ%g)SKnOf!|(cYQs-FwKupl2zM
z@-d}zj0^T(-1pzR|J}~0oO|2zU$6N5`u!Z6Fk^-d<yR87siiP8aXW|{S+GSQMp!oc
zh2ayX3m;|NCTvYH_1m^y{#W_?9Vs3&KCWq<;uF6oujP)s&DJmc?9*3C{J(r~`MTXt
ziu|MGE8eSm`v#qgF?D5l^`*;lpUf7a;7s>&vvV<d%gmmIEz=K=o;|zE@^<-Cwfh|R
ze|~FZZ_m)}`II@w%lYzT<Kp{wCzp90vsz@Ss%Pxk%(G+@=Y;?(&NXT`bRXW-@@?8u
z^k(JzdjT?<R!0x5>&&XPU4Omn=+~v4Yn_$t7-l}WuwnO}D-j*5vsXKAouheEnr-v%
zv|ZgRw6C5nd!N#?@>x{&&z_VMJhuOy1W%7EmF3v?dDZo(Hz!`*oLu-MXUC7OgKMYH
zwX2MoQ{xhG`V138!Zoh#VKcoNlk+YZ%zTv~cX@N4_|syqQ<Kj~ZBSG9PfI&jHcwWn
zV9m_8VVc}Ee^<$6tUlZ~t=8K8#ks>8GfWhE9=g1*{vGY{^4Y}J{r`{LeVaAqNEBnE
z$G;c1%{kBCE4_K-qP2hFhDB4aefZ@&XXEUDX_L5*<uJBAnws{xy1nmCb<kE}`33sf
zcfU`czx!SD`!Cyj-bKaF`*~A#<ucQyr&#09uGJ0E_Eq&d?EL=!;_GQ@zos8jH_1<1
z?)LxDyZ+Z2f3Nt~*MIvWrM|Uq_kl>>71O_-;1M|-!qp@EdDq0!;;&EkotKHY|Ne;@
zd(q#U_kUcGPRjC3o7u*pz4pn$n;8oq7O={MF4m6b<vzHn)g@_8=bqy#@g;MN9j^Fv
zNwa<5TX$WXaZ;K>47Vhc($ZhW=J)USmE3#F?7K%l+3V@kWmB2>_>9%7Uq4Y0yM27^
zn(1fPiLsj-Y?Nd0+xdT^(Yx=)bLH<odT#$h<djs%4LkM;v)|MoP3YTP@%GE9?~}D6
zD_J917Pr0LXkFmGp`=|mZ+hhRH+?r-*RMTuf3?ynp^s8g9BqzX2@;bW6864k43pRH
zc)RaMbBU$g*?%u*I{TkqD}7*Z&t>V>8`dU&4o+U~q1raNtw3V8AVW_(=kp7h_3~`;
zk8WBod2s61f<v-B^Lm`Ku9Z~3P4zo$@!Y=raBqF_?OcWrTi4gVT{b)KmF)h<v+u{O
zzRr8mG(7(AWF|3&ACmKyt+|@PH?3`x-@7|+{(4#@lpK3-sPcMsqgPVCWTUS`BZI)P
zge^870>T51>5J@TdUt>S<4>zk#s8~vSQQ)_xvS)HwxN{CKN&&S!Y3B%9`CrDCoZ6W
zdv|$G&YOqK?EAj&t*-vco~yZJ%OsVJxx33#?%&(HzUu1N*Von-$A){{<lWWxHe>D9
zYl#v94X<~+S^lJQAIE>SzZ?FEvTrT%dS1Nr``+iV$->F%=jKSpn}3@B@3ZghZ8@Tc
z+}_%Kb@_7Ywan6nr3xxWowr<>6dV%Il^>KaFe!Nvpsju9&I2*;X*${&X1Dbh8=K#&
zc>MnFz4z)~cmGY*uYdIaXUml5le_-CjQ*d&IZ>nZsOax{ug@2q3d2HYGrDSWPS<3P
z<;`T`*LB~`rmmu$zw?)D|Ga&FPu|oDDE(a`k>$xUl|#OEm8I?6x2s~*eQt5q{=Fi2
zz3phIuT;)_^UZxv3xo{z={~O78FgdAnJCV=Cmv~YX0<p^eV_k!K37cjbJge%es9>+
z6i%i5o!Na)%z5Qpnd+i{OKhL8NSX79%--}&vukx=;fa&tWvT2=37(C%X3I)X?O;pD
zJ-RFE*;*UXi<8nfFP^-%@`3J?#A6YX1-IiX3O>Y!Gafo}&XXbHU;A;rf5!q-d=<7o
z%$xaZa{QZnUwuBDIm!N<KU;F!`O-X#&8d5D>Dp%d%{CGh?lwHAlRHhW?%MxD+Zk4-
zxOnO?@;ujIUn9N1a{1A|Sm)StImcJUgmLV*GjWp%%=>jlc&GiG3s2{KkFWoE<#=AM
z?Vpl);YP=#f9)+l(e(ew`}(Ti?e`K`?7rQ2-248neXjqP&w8@)Yuh>x@3afPsmb&E
z%;TgI@jj8g;pflTRoptC#-@K$p}X$+%$xgupPzHR&w%yRsfBYS&(G&^Vt66Z!NbaO
zV1j4f?M18yI)n}i_3eFPZT-9_i#K=cXXW)iw$DGh_kVO3d-Zv(p?_S}$rb5_L7MZ{
z=B#s-ovz)Tek!iiU-8v>hK9YF8WzFfy$kMj#PqF8*c)|TsFT6Ooyn(zVL^*Q+YP^v
zOI!t22?cH`dXgz^mBGwKpAGb%Pt$gMI&bk(m930LuYWzWD$F|bYW}^Gx)Zl4zl)Y$
zuOs&Dt?aG+9}leDRr8=CcycNybILBka<7L)lNHxVNeHa4bmKVwz2)n(mv<T$6mFZv
z*7@b_4%w;OdHMJMdvqvux6yVv-7S-x`Oi-~_Ir|>!Ixum>%W`#_vUClTmLft;ghrO
zSKZb~8g=h}np0f#WZpL}WA%V+Zl(KC=^@`26}?mb8@;k#hT)Ch1ItJH&-#w5o!fM|
z`QN*`>o3pb{*h11E332ItkF@z%)Wbq`POxwS1a-^Z&WS2c;Uy^$3OR+^$&mSf8K3Y
ztCz0f-e1Rqr}OpPvfo{II%j+Jn#~nE?6wQ#Xx#cSZSC|k>rCfmnn;|EF^<qkS+o1u
zp?v-D+nHBFRx#$xINf(mhG*f!69OiUi41d|8%=cgG7pxU^p|y?ncaH(uz5E_&cvGS
zxSH+Kzx9ic*?;fU`UMZ_pFTOH?0sJE_`#s0y``tOUA%K_<)60qXTs_Q)+#;|5ocrY
zEDrEsY<PFF>41AQLwuYKOW4z^&VPd+zpi=ug5^{8-I{YR)BXr^9N%?!nWB+oO2yw5
z)~D{Ccy!ia>(b;czy6<__w|C2XIF=RczS<H{}%s{w64kT_h($+)x-Rtrg~x7g1rh1
zDpJxR9%_u)Hot?rSH(PV-LW7s_5qXljsxCl_s>myZ@+iWkxs@9I>%!88F?;7wQP;L
z!24+J>|=SqckAEzGLN6>z=ZbeaeH6p@BgDATBW~A{(h2|32UHG+pF2-wz4c6C(IFD
zJF#c>MxFRYW?QbbUM|+Yt56ureNy6;sFDklQvyRn1IrZslzCPr_4fAaOJ#2CtyM9f
zQfk7$VCpMk>a=awt*lZdrAxDx9C4d-E6D1A^xFxBF>$#^Z>AJ1NVrtu9Qj0-n?Wjj
zb!$-N@iP~MkFR3$5n6u#|H0;)F=aI=pMNc~pJXmJo#A9wZf4oN|6j!AE`(j%`t;GK
zPqxeDs?MLwJodwMeT@IgM;vE_`eiD<NZ<b<^?bLlQ`GFnMVm7Ze>i#e^~cW0Z|C>u
z|C5|!oHB>w&<z>uqDQl|o94Va_3zQP?R$G~<$iHHAjQzIIo<CUyS#l}*2&TcbssBj
z?aJflJ)ggN9oP9rltCe7y++X6J3Cnemh@IW+Nl2L-^7`*)@^NFuTGujz8=3h@Og>&
zkp~&|Yom&D85YE)nlowcbXdx(;>pDDBDG<~Jrl3hPN|mmY=<`6{fK@a_VGnhcHI?u
zhK7{Vtv7SDe1ER}trov=-hWB+y>Cp~=4^bFQorNQiZvzE&Y2qZCGSpJd;3H~MBJKb
z?B1=t&2jTZLwYW{WnYT2-gkAzdc!vUJAWB;L*D=VGrip{U+1aL<e=R%@07o<RiAuK
zb^Y&|wbx@6Wljs~2!B2r_4{}I*Rz|~-ZadwuHD$o<2xtqjm*TnvTJJ=^c(Zs;#A^#
z(2-GB!awVrxZ9`Ng(gQ<Ca(Oqn7{t(vGVwjtIFTG9@7ZzyqFewb>58Vx!G<LGS-Gz
zZ(`$KTP7@dODsF&u+KfQN#?I*&&_D}bG<JA^We;XFaKTY3skdYkXYJpZ})%edb_GO
zFJ2m6)3+45aOUf5wqwW7&Hb4@H|v<gx91ZQ>l2$&_smUBj)`Chh|Sb7ja<I^RON@w
zlDk9RmDa4Vu$gh2cUhwXgVoLtzc+t&v0`PIykuri{?39|JiV2%`lfmN=S#~)&tzwN
zkiOxj!tu(7z7K-r`EvIjD><N1`{hF-gT;?4ou_}yI8&Cg(qPg{d+Y6&-U$dY+P~k`
z%9Fz_E_U{hrIftq%m;Hi7u=RSwdk5an~A~B*Q$2abtk0ne>tXK`_eme*1e+FYxn=0
zy<fA1q2Yho=Xzy@=&t$oucPBPgbK7cb$oh|keazLqx)gwrGx78?;4r@J@ouRLsOtj
zvht1G)$3~?m)IG9xv{wa-@)Vd^UkN%{=ZZI_lf#cucab)7f7>BoaR}%;0|w-0guda
z&cz0ulRG<4emZbK`rePW*X!$_ZcIKtzvk0}H*X@1p8Sm47;$Gu;p1<z)@^L;OSfDy
zS$RF%QQ+xk%lqF?N-Vvkz$0^eqt59~I>~Xf%0A~C@x6|pxNqO0+}&r2CR?0)ZoIb4
zdiMN?*htL^9){=VS|?e1HJW@l&m&Raw7&K)L%L1a%U6GP{`+?@Z~1Q{D`QhrQ)A=L
zKPLN!X<fa&|I5?(s^j`h2j0ASV_)<3HP3;KZ>8&0EMBYMwA}Uk%F6d5+&lIxkv-^T
zca6Cy=Fc(ycXvOwm3y*<`^9ZrUjOvTmx)UcR9wnazcoE4R&8_T>^^7RorhWSk7bpr
z78)PQ&=OHe4v^V!tBs*BzJA{ef8!K}f}^`mFaF}QDJni=hWfc9)~D5f8wWRitl$4S
zHvP3fSI4!drw{)OT5{>;tv7SaWw)7&^`4Kn{AxU%=lbTdvYoc!--@KYk`Gw0&Yhfo
zIP2(x3EB)T2Ymcw@?Lz;y~oKAy#9uBxh-3o$Ogw{@{X(Dy*%c%*<i}`&Szr&^XB;8
zoYmU2pnBcan*ks8{+<0P|Ni%7ZVRFpnogPS%zDi5<*|?9axUxcI^EM?X6SW0{9JoM
zw+pL@nWB;w!<n2NCFixxpVdE8vVP8VpznIj#JKI-f6boH>i6}q`sefWX5YWDy|O0b
zS$Lku{jaxD_O&hb$vf@w`ru>r#W!tttIsL=_p4UA*?cb><Cm=Nr*|4YN8LDgr;z2u
z`Z;z+7kWcyh<*22y1z{H$=`>(%$ep!jzZg4izPeo1bp1{KE`Cy-00@y(+mj=A_?nn
zAKHAkDOvFdi(b<dopq(D=NQ{ES6FE?Y8o3{{Xc8vzhBdKt`NKxd0gvP;ohrjuDh(w
z7MlA^x7@q(^X>0(Hl`O;&Q9=uE2aIt`s!kB_Wh+6z4cM4hdPY?zY6g-8i$>!c(=N|
zyJ@-7QQdtZFYUg)FrF(vM>p%RZrm-SC7nTw{bb{OgOk0FNtFHBeEr>RZU*aZQ~duw
zI5Mk|k%e!?Zd>VMr)$zLf6mTTFkaMSRi5_tgL841?ujRBcQt9VZCdHoU1v5?hSj<_
zCH2{rtg<Bmw`{&Fw6AZTTKv4yJjn6)OxCM@2c|M?$UXmK#rwN|zU*{7(xJi1pct6_
zXhZ$?V^LF-66)6YOP|t<a-1V1$+E>_$2!v+8=qY&FyzwTUi|oyyMuyKszg&z=CNYN
z1+x>D3!5u#K4z(E>S*c`uu-VTuwhnLNksIjD_qH{;SZJ-F}6;S;g-~tRF%3Gwbs;8
z*GbyobgKLQAN7q2molBzwF4K=YkRIG&Hii7rq?~{&+b)~pSbq4Xju^NF3-my0nvVo
zOXp4v+oPJk`J&IP!ntV+jD48*ZTK}YG2r5|scy?(J-@XrSVAi=-u!^TpObb^bW(Ck
zcdqM@vhozlwO;h%^V`Qa{T3}=Q^1n1{^D%3Sn`6-0|rlIZq!`y%6=ZEHM{N9KbNrn
zAASq9StR;SOq4WwEUB*?za``mYaLg`L)Lo8<b|m7muLL{Pj0$-hx5_b*KU3DBX4cZ
zoU>)7l(t=IilUDQlZSUojrr`t7S*KGM;2>!*ID+Ru$cBZf=8k2vO$>VoFgl*&6*O{
z@nUC~;&ai@ao09~a<%Wey7K3(jmD=L48qPaA3Sv`N^?FV6U$iv2A*oYXS;J%oF~NW
zSQmQ2s+M*Agw3_*t*pcI**(|Ze9OYgkZQAA|9!gcYnQFg$CjMRSjsEF?9$egxO0YR
zQ)H0GL4m;R$y#f-M9x?*G|_Rwv@_5C6j_>weA>M4>jmTPjh8${)DstN6=M-<RMf8A
z6myD)=b6m)tSyg^w*LC$wfJ@?+b6kJ&)RQi>VLe|Uccwtq+g%@?44gXe`PuMi?rg(
zrCSA(4xjV>9RA*adiZs@9r>AwVXlrMELxtn-MxKNjDw@!lrFxv?m81gz^pm5`TgbM
ztSWcxvbg=OB<J?FC11FoUR?R|%&)ia+InB4FeuEmmpOZOo@G@=UfsUiZ@o^RN~`g{
zwOeoJkyr9XW<HBjnH%C(vmW;|(f0P2t$6b3Z}_wC@7*<T_uCbIdU^bHZ<|Qb=V!h@
z-|n9C^5lmbD-Yk_`}xR9;mMOHN2iyG<^PCGlJV(T;OTnz`24C*ACIr@4LI>hbpNM|
z|4JX1*MExczf%^_ta0N|K^U_`xI@;hxhiU`4PpiHn^a6?8oqle2ud>WvM@~g{JCs%
zkD~2#XRjmYpSubuC_F0udPrg-Bg0w_la=$9I5qHWa@~E~@A8!$`xqMhj5`}G5~9~%
z`YaWuzrD$juV&%q4f#(VJq<hjY@PR-EUV<Wd)hbVt~283SRu&4$iSl{u=Ll?;>>22
z6`UrF4P~qb4>)>?pBxaBJbX`5y7$O;*WEKSe1nYEzo`GS`u#>3!~bv2`pf?~*2ZaQ
zIOp*mj%#|;J_g=;>17)A_g&4}%bpj%Md<ba<Pqs^jk_*brL>;W;J}MU`I2r|Gn0;=
zOacyj*}Ao_te9QeCpq86?p=aAJNL_1QYxAfEh?(b96TKh6FE5c-g+s%R{1pR6p5{8
zcB-y2_v9$Cy|XEFS?9|(wXOpUJIpHVCU4_q=vLo7*KDiw6RQn%O+S?@gD$Kr^V7|G
z+3`62^8Cu<_ftRX3+R5;Z|q1bdlxlh{(F{#&+~V`eVbo@yP4mv;_KGyH-o-?{VHo)
zb>#D&`8i)7_SgRCJU%b&z@iPax9T?P9(+~*VR!!9)7yV>`!ar2QMoXsl+in9;h{~<
zX9O$0toU;+Hk;pej#=}bx#!>P%sKz*)T2k29$t&u`rx-#kN3<^=l6eoo9*b%b<(2$
zv4(H(@v<dTGH30J;1GR&M?kf3iq_MeacYwd+nN^4UKPUC*>NIb`Q>kaeMDO0cl|xB
zf0h5V#Nw^1u1jZM&6>0<h(ob8Y*zPw>uWqI9@)7!ry06=NwPisCTo4jpg`t({k<RY
z4NEyMXvk%@Oj+#aw~XP4%Hw6iykA<^-$>v8?dsB(FPF?+acj;zz080K%NFo*oK~_c
z%5y!Z`|xc2-?JK9g>x5%_AL5x_kHdC>id7S^%vXE|9vNS|F3`FZwH+_bH?V!1Ac*z
zhxh-U=>Pv}yyn{apRw<EeZ3~`tHRRYcjM0i@%!Pf9>z9|HF3qo4cB&WsCUSbukk%7
zy?F;~LWjvjyGYwFUtSrji)EeNR`uU>I)9qmwCLskejjvp^qJeYO=U8lx{~lr-`7u8
ztDE^vEi)9^do^?G?oTHUCA0U1X@4y#xpdcFFa1>YvF_=ddQ<s?u3BEV_>}YXrTXfV
zJAd9N{PC=?@aKgK*FM!9wDnG5SetjL%k=-Fht~6KHeXQL(jBA_Dw<}Qb27!g@T|J*
z>D)PX<)6guW~uWlFo`kmTypB$YCX~QH=ax>4z%US-xsfIf7+8tX{AlP{h|2Hs?`@~
z#GZK(QYtPzEx%no{LyXs`SG<eOg#A&t-tU6^)x=<?sxQlwb)0K1g>MO2@JEYOu1qC
zaNo~IXO<~yKUYe&@+q02^Z(n~Wpz5oMBVd?^D2D5@mA0Iw`Nu8fvvu)7CS$;im!E<
zA1h?N?C<OC(b8-?vkko!7I~KbUMPGp*8R&xO95{Vy%V1A&)(j&{$A$Sp9~Xpu2`k7
zp8LN@{!!+E-YF)HbMCB<v-=`_eTn0rtM_-zEq7vmq0G_U8@p4n_tIA7)1Jz2RNMro
zeEN1_Ug3KCXv=L^YSJt(JxSNC-;|&5IiPHfgG-_=NA}%Qo4E^3GgRG#6(1$sl;4qY
zMf!vQqtTU(NljP%*2r1ySdpyTVI-s4#FD`AYELyYgTwC01t))<s!RO5ApDfd-5VOZ
zGLoiE30q~ucHJ#w;;1`T<TdZ|{F75QZ|*<y$?eMQ)kkl&Y`e3k_=fIJ$F0HEI}+Nt
zIC{<&Pw)BtG-vyzl`?UDO-BR@+KzTUI&shQNzS|Xa=|Pgi~a3azvy{4_e`G{|Npzm
zT0WkVhd1siPI>Z(bNPc+2C)@SeBR#BdVPd5Su7xX$CqRN`;H3ieSC0f@Y^)DP|r`3
zws=jGEX!qhqc*qa>9*jz9*d5i*wSnJ<_qubRdV6VYo`fqT;|%;*PdZmG9h+WH}l!s
zCubdXxmP5Sq}sLGv&bl`^32HsYvnzQzQpF)_%WR|U;R~QvCZ?!L|)5p6JGm0uQ~W4
z#kekG?az`3ZKHV)>&zGKxmH_gAC}$ixkbcXuhTKz;QcpE;mk#^e@8~&T+Upk)}^$V
zeW__;d*#HG4U7}M@!WNOwOTtpG&OAUmPOLiI`w;>r&W4s+|slbZ~dy`c7cUu0Y?v0
z>)w@24t{)RmwVdsY~Hr{_<6r79qlb=XBu7cxOwxy8Mj78iOqL4{hy_->UrS7)2rCQ
zlfP`4P<yWEd;O=gH0N<2UaG;-$+pz=S(;IkP2bijy6%P1rA$|2uj;bB(bvCQ{WIZb
zs*SFGf#cy_2UztA8mAu)TKiXeyUo3KDsRh{PdGibt1flx&ONtY=~vy=P-Qr{<7vUm
zTMas%mkd1DDhLHxOq<ZeyeQDhXKR?%{Nkxbo~x#q^%O=M+!hP!x*(ubW|cT;$>rCl
z!sD$BjUttjZ*A3^@%fq{hrN&X&olS!7j6lgHN}kMfaPWuaT(r)m$W>$zI&U(rKc)B
zM^n?JG3Zpr<?fvidjy@-eN>YBRA(eOB=Bf1ooeP9z2ulnXP>YCNuh1ZJEyD@=`_>w
z3z@S>jb)OIrIPm))g59!nZnwKO+DFSHY}OV^YhcEw}1Eln|Hdp`_g6he~AyR=Nq5h
zax*70`P0umkE=2#WlZ%_Jh5aFBXe>{)}$$lJ0?X=tC;3n(Ko$tN$X0!+ge$HLQE3`
zf;6WJxZf7`yT+lfxNM7-b*2dGT!jl>g^EiA7?x~RbGp4r=J-RW3D+ED%5Kdy=!rSB
zFX`gxlu0TpudZ^G__=QOY0)WRfg;O154CQ{Z7-gu<|*R-^2w1`QCr_c{gt%OS$j0|
z(9-Dq)pytb-8%DiJUfGyUw+;9v!~sqF1H4$Uz&PFB6>r}@>>Fn(hZlcn8#Lo<|&Uv
zx`WHC4hKetiBsMjzxLs|u2azG!{L_6dmjk96x1|!SeY*I)MoDBVCh(>=5KUbIAOuX
zF5B++dy>A~iocaD{#TxVtAfEX2FKSqUq9EEeD_*y`5-McYe~vn56^C4XC<Y!BQqJ5
zjx}`5U4MvU1+SD7lL>>1tkRPn!v}K=*?JQ57vAKZl916M(_L<r*?g$~{x9v<<^4<z
zfe)Mi|G2$v-q~9zNnK%o-PRh~n5@~_m8zSzf>lVVD8=PlznDqYKPN>OP6NI<j0O%&
z&I^J9+PrQ>h$$pZ5)z+qe$jJA##?eyE>2Z(2VPZfJu4Tw%_TE%j>C5ELNBL9xr<*f
z_EPlG@ML6YY2DVk==#jQbH6k!RRoU;W-_mA%41S7FjHW=U;6g^zf1p51;5xl|L<(j
z#p3I7#ee_W_j_*s{?BvY*SuP}-152n&lm3hAJ_jlES~cT(gK*D*ka4uo$Q^kcK?gL
zKc634x3_4{#h^P^_c5~wupd!NneymRWYwF_CkGZ^6;@v%D01*wo}TdWSmx3o&y(k8
zSm^%xn_qYNy!x7OAD%6SE-FhI8dUt|o#*~-*fN1Z;Ao&oYmede!cL8@L-Xc_`S0j_
ze4})4*zTW8Z}0yS^mv2K`K!lFUVY74Ds|jYJf>jbmP@aeyGH+!XKC^Z^)KI?quuvt
z=3H^r!cXg;=IWb1?9Ylg(8<LRbDXm!^V-VXImb?a=Z&e_Xlm8jr?PQM7Vm+8T?{)L
zzjf{TT)nyc{`NiBx|&?nZaphA<cZ(cCVKqiG2hwKr%h*ka4p(y@ApgI-(xq%FV{?d
zbD*)k?9GjjmuJ_1d#C^B>Ed{qdvo4Ob)2n?mYpWGP~-K+MD}%ZcNY52T2h#_NaNkQ
ztx{K`qVhHE)%9*YVQ|o0mYhDhQBk`~(aXatWL8sE)R`{X*DeRO$}V|KzI01qX5O0X
zx0YSI!g<)oQKV*%(tc(K_bYj?-E=dqGp}+NVN<&rqS3LD>Gk&|`k$I?Chj`%;a{@<
z`pg3EO<4*PdKhlA70LYjF{%E0SLf-f=BOW=&$Dm0XQ+`Zk$+j2pzG{6{eURzYW?+L
zVUkh?d>_O%sZCG`PCCqdaR)oYxtn}PcioQZGdL4Gt(oCMgP630!Bo+d)d!pm#2Q#G
zG;CCQQgtAud#hvNoh)|8%?r*(X#LsxbWS0IN<*N7?nCqPe!i*h)BJUKH4aXjbv7aH
zVHDe48=ejS>}&&HF>Q6eyoUYX&b&4sc@71aIQ9!|ZweOOxOF9+M|Jt@e=ol=C`m{&
zFbZcU)%^J^|6m_4Loxrnsvqayt0~={u_w|zWeaRAK+4>(N9ihx*MgmS8jYJ9Rx;+^
zaZye`mgX=)V=>Q?HUU8vqjMI_sSSz-ZBfDs42LzYZA)<rHaFd-EzC4|#T@<9k&@el
zxf?H6T7P`LJi>4O<%pMR3%AJ}W4*pojX`h5%e{@ACj=Cfm|0xf8g;EUMz*(EFgJM2
zj(i}=w^FVBVN1{?MP`Fjb3|iQcfB~dVzP(7M?;4L6UU+jV$(NG@)omwZY8e~+}Uer
zGWD&c|4fgW6O1R=ToTEWN|++f!(fx^q^bA&$n37yzZf2LMtwQXE`EJd-gOmb8E4_v
zLZcTAy`6`bs@)ALi0U>=VLSR`i*AvHboSO|Z?{cs(R1G-V38ztxa?Nmkx=iBO;dPQ
zEc!CZ(D{y<07pz?szb&Dnd(Yr&WY19R3<o-2wqp^nrLdw+}^aUIjeiRbm^X!H%BC9
zOD@=EBsDSePFd^yuulcM%hWoz-Oy3Znk=6+c@iUowAQ37))fMpjVcqf%|rs$F*Rpf
z$v$1#`e&y^{TE67$TG(wCFTSkO{K*r8D7MN-dPkI)Ax0wLWEax_hv>l-If*x29_oV
zmjt#gO0T3Q3p@$D$s>DA=NOM;`08C38$GW_`z84tU$M=QtB0XPkY$rdvFo`LCE_8g
z7h6}ly_cB(YwlcQajmI)Z1gfB#CIHE)%##%X%zkc{C3-qUpl9LJa{N-t?kxz`|one
zx=&(sZWCaAejre~D_C~9*26i8`qw(YUW(~pIN_nW^<q@!V$G|wICzwlPf5OwV47&T
zZN^QLE&2DKM0heas54aWl<laf+uFzQA-n$L1f`%(udR%}4J~twS(pUo7%JwnF$hQ-
zd1>aRNK95t<>2{R<0L33pqhMQqTw-CcO#c2TNInt=x$;3UBbyDz$lT@($F@=(CX?6
zUO~>bCd0OdTO4gG1vqEwEp*%<n;E^0<@2qX|L#{k<~vs}G56ycWquypk2`~p_pQ4+
zIp|=K?e5E*f(ru9goe#tceuvAsLgAo#+5*qTN6%jD(*PjDDB%7F!@F3DYpx=L>k>(
zxH~^j3CLz%_=u;);kJ|Bg^aEwF6H18A6){4f){mgv^X4hI@c)Oq0A+m#Idfquh&UI
z!ocP3gr*A?X4+47l(<MOeY@`BwDc_>S-ejBP04D@)VTZ7{Li&3Q`cA4%}BKV_vZNj
zk0;svA{&f@cP^dkpt@}TdBp`9mr^=RZf;{xX=`Y3N#RM%H}c)v)Y$Uo&u(eKlM^nn
z+?pf4u1ArHDaGZGFoVOa9-}B>1_PD^50^uaf;O3$X5Z~#o*fsz<I}B|S?0Ct*8QkF
zEX(4u=;5aNynTiDWz}bC>FwlWEI4^7V)MKO4IUjWE*(b%7?wO?X=#&C$h^!g>Flg_
zY40SaIUAqPt>O(dOP{+oy!gfKp7WO7=6{c}o4vjJ;g4u==Ie>f^+DNo(RxYemaa%#
z#eHhq#m^VY1XZ(`3z=3j?Vr2vKy259vk7wo<~Ya*D&8=&67%R34KHJQv8DI@qh-C5
zm4l}%P7|<o;J)xL@ug|QJ+-$N*Vphca5Newcw7h;sV<XcIX0*NpA(CVLm$Hii3O?3
zj~DQMY1-D)W?*nN)OO3m>Ff9Wll|Y_zrdpJd(5uwk?VEWhvjHKHeqczSoHJda=ve0
zzwS+#++X*`x!?AiPLn8W=X(ne&Gx+Qdqeb2b(i<W@2&s+WtXD#)T04AW***rRd{oD
zJHPI{dF!uADWxi@cJ$`CXP-DwtTR`OyIAYl(l<wD-}_KClfUO$RJOwwU2cX)DuJ0<
zk=MA(*aVkusp4#QNV&=9Y$IQ}#CMWP-)p9Z+}l%6y_%l)|C9IDBT7oiC3`PMtPWXh
zAvVYO*pzF3mPTj)&3E*;7`&#cXkJj(_j%o0gY-jBR~ydIQd}UY+r03h;#Vh4-tTX0
zv=%R(uyVx=-|aaPdwx9XjlMQr&8scC&n&6Z)WS5n_S=n1kNxM{6cv?bR44_-NKWVz
zKK8Ks{^xz=`+wW&ulL?w^K07upC8(VmmYI>+hW*#`t&vt^E(BP-)^t}7=P)H{{G6(
zce}suP`&wLhK1q0^Tm9NmTg&Gnv`&XPqf8wsiq`L^9lwYr}@V_5>!ok5*KBjd2HyA
zv|xIujPQg;J5C<OFc*eE7fEqh#;y%Z7tWlZCLm*06x7AUD%kj}Lu@h+i&Hc+Ljglq
zuR#iPitYrlbLt&3+)Pfc3sxp1OI^r+TlanSw!Oc83Qjch{{L^jRk<D88g2>Y?gJ4A
zf)pH&Io)G*GGc9DiR4*PZMc#5$}AuGR0e@apJPmO*%hAnCNN5Tx3p&BQ(@#u;?hx@
z%lLqSEr3x<fh~p6lY#dMgF%As6VU@48qQYtyYD%PF)9Uc=`cJNtUMtiz);qpX~6Mh
z!aMd&f%B~5C$wcYZTViz{K&zqf$`dwwsO9jSI+ltT=;xAe&^$x$Mb&HadXNrvdElZ
zsNhjiVDND6RBS!)|EF#)gOC!Rf*@mqaOEw91}7J$qYjE$zLOTJDCJH`XfvL$X2Z^y
zdxo=Q&vD;>woX;%WX?eq_HzvnUWm)Bve_(gmFY^`*P!?3e_v))nlb;xwzC>{Ur$}y
zDV)K^W~g>yl50oDhsE9npYN=D(qDBd`q+|LLgyIH_b+8vPhu&}wKy!}%yyu&XBkJJ
zBF8zVTnVM}wWsU<n=;>So1b5?M(*#w#pmaETDN`K@kLjSzhy4(rP2vJflOAa$1a@u
z+;g~c)$KNi#-)x7Tr4gZc!Z=UT~T4w<U4Rt^o-JmU?V2qq$vwESeG?sJG8R0WzA4#
zT)6V<Gf|g>2ss8$o`6mF1g*ROJ##wtXpXYNftzIxE<6_>oq4!NOm+FKi!aaJn)q%_
zbH-=8*{Kab4J}I#I~!TDxwJKw3CQY6a`7rDK7ReP<&x;y<R-y~Z%&A87r*ndC%Z7u
z@R&f=<~5(qr7o183$<Pu*JqWTIYlCu!O2MW60=X#2^J-16^2wF4=c4S$9qm`%sWn~
zFtfZln{%z?m9kaO=XoxkB2uE04$e5V<aPQQ&fBk66$GFB{rGOR&cFKOr(gVcfLC*$
zI)ne7ZGR?Tk@oXQOmgB%JKIRR;<Bad^_d$Q9G=HlOj!~o`RSKYTgMhd7Y+^{OXp)V
z4BHHk2{bA)e3Mz<qp0u4%AD)5^whQ`&!ar&TzP%ACw=~P))QaSL>U+w(r0$FiAb`f
za5Nd8o0+giT6L1~X`vtvrc0-ec+Sc)eiOyU(b>^Z7xBM+k%nlG;_>HQ&ln_)+Ct_S
zwe=VulQdW+Xu>E^xi6Qe(Qrklq7lov0D~nFj7@?zCRZ+sNM4>_{ykrJ|Hn%gV_(N7
zG|GmFO?&q@>GzAq9XnrD_hnmu4J%Gu8GXw8T!29W2M>dw1cUPn14kAgZIgyJl|%o}
z->YtqE(<Mh+Q0SNJ@q>^@het^2QJl`$~0*LgQx_nz)7>_)Z}A#%Y=IhXYl#izP<3T
z>R8G4+yBz;-2InUAYJ_{yZNv=ThBoW$vY~Eiv+klG?Z3O(%Q3X`h8#ZHyfVy7srQs
zu4-3VBPYFMf7RD}ywBg1oV!{5_P&>(<Hv}P&keq@a{J5+5qRmMSh3O1$-z}2%s$gg
z=t!&As`kVr*03jT3pYGkb3|~drs3rT3AV!*GFO>A)wp(U=hu1qUY^41uK!rq-hRLM
z!=;P2PW?Ib>l^d$#ec8At$5q-I+r`5)BZ>6;rRbg4!ggvNV;)8T6eMNdYv?ZE3*O(
zHwCWInkKv==Ft)_*C*$q*J~Sj99zG-ucL+c^hyRspH;3ZI|TOp=;dD1pmBAo-Ypj{
z2g5CTJ<jos$IjIz_wgt^GPS=Gme1#Y&LG>DS^8Dm)Wnr<_II=>_&70a?hrVZBgNX7
z@FzN9)t$+r&!a+Bf^K?EQJGtN);n(N_tN~mmaFXNzMo*ce1FNC6U&{xC7dWusk;;5
zmhh>GLCDeEy8p10JR?J9?wr5v4F%t%4`n91?d18@D0zGPGULnDYfZIJtF9F3Xwpy=
zG+;<%OsW6bYU3WqW!$5<R7HD&_@S<j16<NNN=*xlz7+cADsco(^NjS$+_>$S+TJg}
z@BPR=`|Zu<842?wzu&8V&;S1ezr20rs;b*LSM2{R<lp~k>iQdRe#HO0I)C@?ckC)N
zls5OOv`*<+=%oMbjup3hbowjn<=Lt4{O7(i-)<^)?bFn!fs!GU&bgjlr>=M8wt))Y
zM#H~x=ToB=Zp(h1x_!?>-c^PL_nt;B>&-Nqb?w&0j1^N(b^kfER?u_Ol$mR{Dhatx
z3_2Ah?ON!XV=8@CqmQ#B?ctZT@_V;xoO*6zaV$gLDZjS1uyErE?zN^I+qQVlvRPjA
zZ=b;N!g)^_)@+^X{;)g#(<A|>{Jr1zOj&=2r@^rO=u879jzzOxPGMZE<Cg91YBpcu
z-lnDdYSm=*Qt$e$F_|BE&Tl<WuEQ)98ULq!#>@YFKA2ef{{Ek5=JhZ1?U@!_&RO^M
z_wDD;^7j8def#;dc^~g^#oJb0|Nre``OlOcsokBT*M29a+L<fOT^H%yE8w8ud-d2w
zCdLacE*BimM0}sZ&XA$?g*hYnlIes84vt%xw7VpZq_8esz!A{Wu`qm15Jy|HV&D@-
zM$UyF7#ul$I8s!bBp8h!O{+?3SgX0r^jyR)lf8f9_x(9reM{VatGCi?`JMSczyH6s
z{w}|O3L`_2QsW6G27ZB86WUrjZZQAMd=mD?@7;mx3Q{4Hq^d-`dOTzgU46sHlGMJD
z<DgQPhl0|Q2a5|Yq<s2dTEHjA*dx%)aiWvEQ7s}szC(d$Q$wSHf&%kK(L#0>1t!)H
zHY$xv8iY-G9*HEiNbT_7b+7I+Z?OH>w5x0Emws<fKFweIVP5{7uP%ADUKtZZF6YQJ
zDHTbJG_<NTIar)#jO-AXaO7E{I75NKCh%ZL23tat!x5G#J_;62M$zkYb5&<aO}sRb
zt5cJwjcsX?!}EBnuyv_H6`V!W{s=5vb*$L!qx8OirLRRD*)yj#vNm_DP16q&vRqbR
zrgFe-2LoG#!edn-nHIyi$E%pNq>X%6*hI0LX*f;xJb5GWerB0Z>I66AcQNH3MgRX$
zeR(C=_LTUhNA@;<UR;Vww4JvhvUzbG$Icx=HqKHq*EN*97*9FH3uk&I^|1&t2xc!m
zaad#Ffe8%(U7RUdG3G9*1x)OkLf5)_)XuIt%5l7#QMhLflR<-8+Pe@l-_>@r7Zv4a
zZCh^GJh!63SU+yd0gYuHiziCYJ$Ze)TlSJRrb|}@@(ivX;8o&P;J(K`zgyRp<IED%
zEdsueTg0z(ZxUm2sP@f`-)lPEO#IVAM#Gll6WN&<7@wW4xhr~l-3#{R2Q`fw6pWTW
zR@x!@zU>iXr>F16zRvKasftT`yaODjGN(PZo1l>3)Z<n5RH91j(L(9Ip5N*0db?7O
z_jR&fyU!}jm)*pvHse8MLr01-w~cRq*+0Xpjn8X?-Yz?TYmd#-EedkU*Jb8Bot(0H
z%VCDb^P>N@Wa-^_!9D%+8re{@NXK(gZ3`ELF(^98xc<7?x{&jpxT~ME)H$#3rFE&#
zTXSwbxYw|}_x?`96?!KuqcUW?vvjn)IQ+HB*J!c{hO>wNHxSb))XTV1DJrDkH1(*<
zlp|~Ah5B~~M&6oq{P)U2elu^YZIuB})q9U$RuupBt>)|F$)_!=Fa6xRT8QJq<o&w}
zdW#NDXJ|CHHpo13{?d_SH)S{`6uhfpbYv9Rx1srl+r2N#!~QJ!bxd)O3yZXFW!C#8
zyG}fQbnN`%@-hRNM|+-^*US#9Pg%2D^y85kv+lY5XVz(ut9r4peBbA}-|u|h%FNEU
z2Q<QV^K{%VU%r3W_y74^e!tYd&_?2x$y!bu#V_usqqmn_?zk2fUYqyY^YDh3-%n2s
z4AxFoO4MVXdZurya;t!h@%CHBf9nEM^txW%e)jE7$z$HYIo&4`E?hshC2DQXl&Rb1
z%$+IQ=O&)l+tI0X^b|Y0fN*N$wte@qw?`{ode1-WtlK2Db3czBU8-OEvitnh-JFUH
z5<I`OwO6~&%U;ZQ<5J!3j(t=AD+pRX-*V0FNA~)?*P_1HOx0h=DNyLSfyqBa^3wrp
z{zRuW8iJlNoi?8<Bj4OKOIdX3=OtFr<y+l0Z%LexI<a$3@l?jSr$5jCadLjeZ|i-o
zeB2J}um2af|GjzspCk40k<t6#?Rx$1$KLllpG@+em#z5s;;Z}jKF&POXTPrJN_Oe{
zDcWxhqSKddNets@;umWA(NMMdTJF~JoZG8<i~Kg7(L9^EiittVb%Me+o=2^cJ}gZ^
zN4gwD8VslN7rdL%X(AY`@Pk48L9@oP&8x&)PYJlHbO=kFjfz-U_u!HEmF&6smlg{+
zz5nOj?CvMBx;B5V^9LcNOS3FG(glRsIa!<9JA$GzHQiY>!n!JI&T}_)w670wn)+9x
z(PT>7J6FY)gr-YLNu5m^+Cc#ulBa1Ku=XxEqHWO_vBZUCjf2Z(!&4FW&pAuZRPkWY
zcZ?BnY3|Kuv<XVtE0B;7WW=JSvRLnWxlexOOVMTj&Mw+BHS(tQPO~VfO&uchIFGo*
z{9M`1FW`7&fr6s|N8XwxN&*|L(u;%}6h0`a1TbiRT4<E(_Tf+$L&4Hc#)ge*MSpIw
zGQL>DIhA8Z#Ka%H2~(yj7H^%vu_le_(2WFfmKOrY?la9ZXE9@H(oo<FV%@&x(zgmh
zcb2AbnPWjSGxVdDba}>Qi801JQ0O|~a^!)>>atrm%|D-A{O_iK-<Qq%rY6Q+iD-YI
zYB9k<P*BlhLO|Q386C&!{wpz6G#YRV3l|D}bL`Y`I&x;GzC+mJgvLo;S>8+zZtP7S
zYRNBW?770w718<m1E0VKmX92coTfKCIHn#tnYqmCsj85I<C3a7EJxPN6qy{fhE?fN
ztp@W>hrScW4^#t>_$W9Q$SH;hvUZ%mb)YjRpx;Tw>XRaiJd2adeHXQr>k^Kv^x#lz
zQ3%pJ(cz%*OhKq={gtarB8-KN#Ut;o$emkey>CO}CzkV^llQa;`xqQ#InUg&qKxtP
zM9zJp8-g<5t~_<)y~mNQ8pob&tK_@zOnwHdZ_k!{e}Cs55)F^}c#yyD!%g}92Oax5
z;~Pt??_QlcbsyJTH}9h+uTuH)RvAk#N}F^<ZP}(5Yrl(sUgRNqJ^Sm^r>;vy4UY#t
z@%ni1{QOz_Kd;*zwRXXjci-7vu4G*K{nt^(^<wD7X}aQlk*C)%RJ?a>nd!DTCo%Ei
ziHXXYlcbWX{>IH(7APWG88_wW_Jo=#smf`3YehMw{q7_jJ%3gG<9qHiYkI@HLiINV
zrp?vvvgw<@e))sUEjt(*F748pQ?dH;meBmHQ28&X{w-kV+0qx`>Xgb6B)09-e5=!(
zcKVIGqSii}|L>&y_uqg2C46{ucKy7jw6(vP&Hta@@$>z?IrSO|&(3k{zufb|@^a;U
z$&O1IY5&FE)IU>JuP`$>Q+<2tl&cm0ylUmTfAzWie!rXXe&CFP2ynQ9iTk1tCS-K(
z6$t$Bq`9cEYu{`0?N@#^-<$Zj|9bY<zrXb#3)olvskkK>r5e?$AbE9@i$JmS?;UH)
zr!0NG=IN(}-<dBSPON-!QP@3r=2~;9zj601r>lH?_3G7|H*fBBf4^q7a7phq*T`w9
zD|<a3pJ>1E`fHzzrBqYC$*jF``d!LuQhe=!BK>ZM&z`!;6MXq{*UpPM*Rr<?IElEP
zS*6o$Qd{@w*WZ3O4k4$G$v3Lk&$xc=+OucRe(n92U{Dcv>ib1Q2AM3aC2wBqlnU{4
zc`~zpFS6fY^*WH>N^|y`;A*wcXJ@57i_@1*vz_);#nac9+i8QNi%U;~=e+i_uA6V>
zn9Z*LUZgf7p@~!N$GO8Thi8FU5U$>#$$x@aT@xQKnlo>1UiqzT@4d(6YE62r=lWHb
zZt>gTqnBpnwz@&-bo<_;VaeH+C$3e$UaZ7@YP<E<kcDxp*Pos4`HJ<?9NFGK8B+uU
zci;W??@->nuA7nBb9)zQth}1#%9&sxV^F*{Ojs~F>V53Ar-35dt!1O*G;;nw<51K{
zTRX+j&E=6w;F&XfBCG!`JZQ<zAQb-Z%C((3r+@wZ_j&5{4>t23Y~&VcW|8>DzDOri
zYptx<(&q~=ebwli^I7}!X-5^$$+5f3)jjv@*;4c8$;!FW+xsUw+QjqDhWhcW;lm9O
zuY)|iPg{XSkt<Z8CP>L{!z;h@eQmG*{(S0@Eqqn_EL+W--WraSl1Wl7UPmfj9n}k!
zS59?Zaea2<gk`3I8lTR*-gDw}Sn}~xpFUl=QZg^q>t){d%^Nl_IOGb+owEvGe?4U3
z@8-IB>DMfi($bb*NiguqUa9My?Y#NsnnRre3$Ny#pKo>bt>4=9>(8D!XY~2jt6ORN
z8eeB;yIjfH`s!;{;FQmwKZnPbiW<8gi}~<lk;dW^8cWOH-6?!Nx15iy*>Cye=dSCw
z-^<#%b}K{G-+NoH$K76WwfgV9w8E{MY{I=tt>-2m?~}EyDygcn@)KHHGU33H)W|t@
z#c9XCy{-QKPL_u)DqpKhd+qJD&k_vw{C>APdTrVE%d%g7N19cw`<5}giG^uZ)7@TK
zZ$*Xos-BmZ-29-lS4Up-9P2ke&pRdOxEKStyH{`1nR?B7`}<XoJh>G)IL-L)m>*;T
z=dbhZYBJX#Oc1|Z|C3Gkq7`!2XY7=ydOtU<@9~a{E585MUj15IrbgLpW#@yOdEb>U
ztIauEvf*Haz^6qUu7!EB&E&jL$Rk)d`-bh(LXqW}b5uNKHU}NPsL}aY#dDEH+A`_9
z9f^5)dMy){nNAE?Z|*nG>SAX3CY{$MyWjuYdp|lZs_XHS*(}>%mF-@9@r3nrmOz=e
zx3|B4HamW2?(1zPwOQ-dad~OJ|C?Z8aBGfb@v|2f7e`L}{@XUWC+LlB_Tu!(H?`O8
zc(lk?oO8+5oY)OAN?NBUP5t#M{5^+b%?H=Go;wCD6I3!Msq8L$x9gkh^?hF+IIi_w
z9C%;n{-Xj5mV!4oE<RTG>*&}Vruo&^V*T@;;+fLtZYDCO_=JcYj+@5HV(9kL<z+{w
z@&@j6)#*K+*}m_abwBMnAuK!p?T^pbwsAs|=?xZW0~MTrAM9r8<6gdoMcF`yXJw&-
z#u1lO5k-{`+0DM)$(>bZRs3i}@WP7^a|3%kSUvJmUsS9(vum}`!mh>)F5l2H#wqKb
z*J_*=YGClv46~8pJ*y_UNo@M`*IRcPs<k+{9DbN!a%vC%>C@hKSFV)b@pRg0KA9iC
znE5?8dea_XVxA7#h0`Q({Nud4)%X7Y`##^MQ0cUrVoTNELmOKjt8BbBEp_Je%11(r
zOIP2#XSY3f@Adr;K8DIUAKKXy;-$SbWbeg}MHwbimg!S3MXmH(K3S!3TI%d6n<p9@
zvrJS_6qp#~<>GRLU0;z!epNyEy~=0Y!S=VGZ4-^Gd$eRzYGh>N)vT>)n|De+{~ELK
zjUNMx`Xd+Kjy3KI4J}7i-J&+;W#(0^cGrHYar)bvrB{QlRn@wuhV(D8XuG^mBV;pQ
zp^%p%pA1uN^^Pn*15g_MklV%CZVF;SxUnpYv`+uAkQ3VM^+?5&_xh{3Z99y1?6E1X
z+IM$nNcK}z>8Gprel?YM3+#Q}+gALuvUTp}V?kcoYgraeY3ksYJ8)=b>)A8Ko7Q+t
z>X_N-VVE9iC&Rbsgn+5myO+k>YrmP-f3~-HzVCbW{_k_&*F4w%`$?boSF`r|U7xns
zecnE8`n0IEVuJZ@DvT0*ZLWbK=Q{8GuB+d$WzURdnTt1O_EaW)QZx`;)zaC}5wi2{
z-tXru7rglXdvDzOEicpV#H8?qTfUsR_xriZ_p%KFO<SKH`{A6O+jG%vYU+*z%e`OY
z0!5ntE#P`&S9Y>yUhdo{HN|VVmTv7zTD$7l^Qi0A!NHqv&9N(X7dalCwta$GfY+2o
zI@)vZW?U-Hj^F@Q_rbxzci-JFPCL)3_M^Rd&wTk`cOH9}%lEteoEf}a>Z{sJ7NtIq
z@}zBz9UJ0A1j73n6!lMa^CfXCnJK~CKWBn*ut03Z<lWm^{MI}dUdzia@6@2mV=SMv
zRMKz(YpJ}%hAx{G>m?fW_G;BeT{d)P*H|E7G28NLuTFv^--pNYf*pxR9egy5pPNpf
z_^SEU+8r`e3OVMUSyt-H_`#?nB;WG=7Ui{^Gn*edP3-)dkx_egg=1%g=GvMG3%}ZV
zcu&q#JH6V{Sjtgo;;Bi~I0Cney`4F$`lM@dc>ewe6?(e5a#de0w#!$oh+EIwemH50
zWbPvkAxB-`Uw`){xjC$ji{7Fv-_((DG%Ax}>E_hHYp=fwFd0fGGjQEw6I}Zx;lY%k
ziH43XolYE)ff~;&`dn2i&Yw~1a#^Co_1yOAT8sN8o{N<9Y(zE(MP{mA<6fOzyu0jN
z*|NBjr&ojLp8H>4etWwyxTvgYU+|@F;R)ZVFRJD!NIyS4g^9%=_l?<;oV3yj!j`{(
z{tU_xSZBAOQ0?2Q0!}6+r3FEu><S!A3qIs*S??nK&}h}S6Ora^y<x%!OxEdzT<x{D
z5wCGE@O$w$<mGQq)0LmyAFsK5+TzFYn?+`J*CzxyeMt1y?YwHN9{=6(8k=k6yw{~$
zjV;Ahp5Dwgb4jUr_Txt(;~viqQ_l*l61!lrhSQ~~gF{Qz-gd9&)gPQGGJWDME-sEO
z$Czv4UbZa%_Iyu*f&YIY6S+!3!J9j(J0wJ06pXI+T>dfhx<dT3qpw~jbQfQ2H{Z2r
z)uZFvKi~W>{vlnm{CPCj<xf+#d~~_-X43=?hpRVE?g(^AkX^dW_;BDKAJc{VO-@`h
zey_^HDddn~F!y?~+A28*hAs{kPXB#gCF|ziJN;v=LI=kI2E$GcMx|uF=9vnQntHfx
z)>|YgS((p%aFV(9-c@;dH6_LiK6V}qA`5rTRe0?F>&@q|ts8flADiqTke1}C=)rO6
z#kHu-U-KWSg(;RVHvX%s&DX+xnPK+hKf53P$y_4!;d8ad^S^fWCJHBN3#&^1zB%LK
zU!^m_i1R@$M_kXf+v(}$W!uz#MRTTonfHCq_r32c&p&qO+yC(E`v2eeKjx|13tJ2D
zQM&l{wp#91h60^+yF^q}E(B@a(2eE#S(9IP@Y%ZH>(;wXFF&}qAVSvmNlU|$spm?T
zZ;#63KfTHPR7lPN)nLz{P5qG(*2)60{hb}1Q!goc9K9}MU-xJ8{J(ElrGr;rbx{yv
z$XMIC^Zx6#>(`$@b4KYvbhOCPj47h7`?hT}lj*B^z1QaajDYpmmn~birr0&G;{BF=
z1vRS=F5q8qGsi7(O>fwluTgu$R*O~^9(;T`@03?)TcC@M(wVNA?uQd6EsJ`+CG4_S
z>8`nMixam<@wv~Q_LwsvP0TSh_1KzK;)*}I-gGZIk&(M-$Nk*}^A4u1PTcaY#QN?^
z&Ggu(%PnR2%wNARZY`VT5O@1P<pU=PM-dgNls#*2-!wAq-SlR?oZL5m>&LH6x9&cC
zw(5zipDth6Z?nG1Y313wZ%aOj6m()>>aCwASbnGQ`0acDgxmS$**<LBzUOIq{rA|d
zw_0Uw_M1L2+y6Cq`@A#LS1jCo#!Dc$|5}Wxr_IV*my9cm^VaU%z1#HCEXgeoHKH9i
zY;3Xl`BGlroJq;%>V$VEFQ=I%hYKJ6$>ez^fQA1>fVIKqWUaaXp3Rk-diwRvlZW^f
zA7`#wHT~n0Yj!&oL$8MJbyR3rv|KKxHehPmw}c!I-}F|89FA&71*XG~H=nz7<LWG-
zd6znPQ|8TRIo~-Yz(mhwp3P0R1E+Va*ifju%2efArup4zZs!dce-))}sIs|HDm!uW
zbFX_7sudd~PdhxW3*B@fGBU9y^5-1}(Rs&~=dTgGdRyRF`-$MBgO-X-w*}N(6PSGN
ztn_~yZnZOEbAR2VgU9ceFPEKaD&FR3wejWI^)pwpINa}^<-Tpw=0_`6MzHK*;ZD?-
zVhH9GQCi&4_DsS;yTC<pN>l0CuZ>SbT+Mn+jDvX#SQLZeW;}4UVNepg!rADsfMJUE
z3wF+P>J#}CGaNpB6wp|Z^wGA({M|%}Nmhbw%2{*Od#=`AaMb$PDl~V;hEz?FS(_CM
z-oy%=Rr6TXVLnesaY+lqs#P~mg;bqno!8;f($VnnrKwHLt0VXC=ugkBKfAvswD#4V
zPqX;l<9~fPzVFM*+uvd~o$s2wHtT}4jbZ&NyQ|w&vKJqG^X+Z=G_g{dwcmdS2j88`
ze5tE5;8#G@>%G_4c&uFU>{oMR@jVwerxTy%bY_3G3OswuNdHsS-g(DN*G5#|fBltR
z#cQUCr^x3G5ntDd$a_6c3FH6OY+>Z}x^BI^cI@h_ZhIYNj;;;+d?7a8K5J3+zM|*d
zaV2k8$NfB&E>fok?lOLO+xyg}{{KRE`MAj19orXmWG{KIe{Hwbyx^_7Jm-E_-z&>v
zfBNJ!jk8Ph6t7h?xM_-s9DJ_C!_v`eF_9sugUKW?cI(;$P6{!}*Ve4!tzi&XV%Aq~
z<VbQgydjW1Q@*>JAz1ae0E6=_#VLv@O$-;0Xl@pJRjkgM+2n9afkDaX%$8TNvo+I-
z7?lf^G7QYO+D%$7r0Bt+)Fr^!=F)tpt>WbK3N4`vf%h-Ca29(lah%oRsbC~NbKdsl
zYh^ovolKu`T+Q0M%lWvVwzJUAKeu*OUFO!Gzt%o<!?ttvuTJ;hD|`Ou@aLW1@7>(E
zEza20&2Tfn(4OxKX-pH_BgDO)@4oDt?i@EI^(Ds=6ZMT3-7=5rwIuBQdhoZGl#<$(
z*rR=Oh1*-T3|9&nr!;Fy%5QL!QDJf9STr+oa$wiYMIO=Or!GakW)0|4UOaWt304n>
zr=JdUICdR++Uh&GgX4_Mp&9iTW^H|Tr}aV8=eU{+N4ggF2AyfHTh`krym;m*h02#X
zFE=UN)t!50nw4i{V7&>CQrnlPd;w0=DYtgldd1Xz*mSLb&o9>7%k(EW*S`F~%>Vza
z{OZ>Bw;Rr@h`K8#Fmg&btlgCHAnU*}5jlfr6&Yuqgfh2pcDIvFOpZSs(pzxU%`x*6
z<GJqdOb&*cu3iUoovt2pWtgD7iOW&&z=t!6D~|@N_kER`zVF8=`P$EKQrYL#Jz6on
z_O1TA-QSb>@7Dh~;yU--iuY?;8lMPc&a7I(*=4F2<gy^?iQBbi4JC#GN1Ftez%?aj
zrn0DAEq>+VqH-WA{+0lPQjikQl_*2QPYa_rt17VN90**atrjU6*2Wl;GwWi>v@Rh=
z7Y-2@i;Jo6x)y$Qnb;Agqja$Q;+^l;giWXRNl*N&D1TGQqgpLhjWa1%V{VIp(ow5b
z7A8DwVNF-0kKLN^d|%}CY47Yl%xbp(VVs|Ne#?BjjP3THmVU4M#eBRg`S$mvYhE6S
z`k-l_>HkfH?c2-zzsKToYq$kh?YQFTvTAo~vllyqOV*zQo)Vu^uhzAvHs{F&pXZR4
zo^SHK@X)P*hba~x*70;Mx_fqI{g*}cHGdng+x&ju_`d4;?z*qx|F?2G8vnmJfA9M~
z>vuoSq}v%=TmRPa-_MY;=l`l*8}{r8G1u!Y-JPa)>srOZrPj-5t$kSV<3{IIXa6;G
zZLXfbn~+sjz4)TWwd-!#i_?<MrK_CJQkW7Hr7gH2>3z-9S>?aJyvz`03TH`;42df`
zCXwv3Hf;6PtjKAaOa0HzzZSLs!z^*Te>Wa)zgu?Oy6%%~<-D!8-?}Z{xn+;eflrr&
zjLoIa+ML&qsGD_dPx+CY?n~A3M<-s}b#cY?qpg+;f<J#Q6sdl%oP27NNTZ>eZ}#Db
z3ckU~K0?Q*>MJrluiaahX!YsJADe~~GwSLmJeO>+=(}vP)vV~;)YO^JZzfp8#K$uy
zR0Wm`AKkq<j$v)dBo)7#r~Y4v`dw2P5yDz}zrwgpp;MWmGB6;pML_E7uaNMwWoNEV
z_q&?4b?VnYjqZN3)>rlS>YXaO65sdw{MiYw7Pia%`uG1O@83H6KA*r_{dHf~PYVzG
z_vx^FRotOWS-a8~bKn2{{yMF)Ed7#x>en6FTYAh&o)tJ+U-FuKP~cJVtm*$|E)a3$
za<k8TZgK6>#bY6c*8&eR&vIx;(_nNIP-sbN?v|WvC+)nNV?ps}w-sV*8X|j-^QF(-
znUX$v8rPW{bN5$$?vLC1_Nf2+E0<m#f4}qpe!cR(FxAz)m7ShV0g?+ixSUw@pRkx6
zu)MNp<Ggg6^A~rxr?<9kUK4yZ=>0+w7Y7#kgw_}ama`sTjwyuv2@z;m&|nj=Xvvo&
zDjS_1PSoI$HSAny`1(oXoyq(WS{jL+S0e0EoMOFCpZK*)Mevfukq{P<#ytmEPaS64
z8WMTOAgL`dsN&Y;dAoCNOK&fa|M+F2R@giHe_y}zU6=1tVmipGqsy9fL{OE})zEXo
zrU^RELQMjiyg@EmccK`!2^=+$auYOh_`v8`ki(kkwN*-+_x%L%AdyGRd&GqUCk4zA
z5R7cM;ommpt*=3%?KP%Peru*i-QN{+DQeIAQ}2VV@7;K1bF$<`pZ$+VGtb*(Wav2E
zzQbRgx>z`L-eE_TYg+5FgKEl{%oQ{~UERyEfqT{y&DXIUK{p)qu4Gvm&v{~}R485Z
z^oN^(rGK-RO7gTT-3G#fYebJa)-X)$i)4`t;=1GJI!k4(pQ6);37_+V84fsnp7PaI
zl0)O{j$I6ihf~+oycASP5(?NluS#xn_>GFJX)-KJ8l;w7dgsZ&z|QIL_r{_5|6jS^
z`yp+A;pR1_2~TexzxP+}+ot5_eMgrrwb`+>ZvWQQWnt^DzwWKG)au$4x4t|_(p;)C
zP;2Sqh^b3U*Rg1HB`uaX^Z0qAhvZd@^O?53lXUpc-Kv?Q8MOGJhhVvt?CYG(_hfp1
zott*+#RHYD#TtgU#BAqJ-{v#v#*7zh4(-<Hs*18MdXlmGE~mz|Uwhf*D}OwBc{%_0
zM)}z-;(wkkI6G+-Xn6bohmTJmXV?Gu`uOibjpQE|r)KV%G^JEef^CYE;LE-~-fTgU
zgV!^52)t=3ja^zkOC!<r)6+fMZ--1_mpmxWIBUh(m~bnlM;na3<lUS;v!%mAb?pq#
z6$jloQXMo8HuFRnY6j>D8eDTT4CY9d7IJ>W+RCDs^f09Gl+46ew_TmraE2Y)RlbzP
zx#Per6(zBRqqkY(*-q%m`p=HYnB6LGah-de$aJBrok6aVq6RxwP50<6pEu=ao!6WV
zVJ?h8729>zy}z4Uxa-a7(D&On+><)mR(W>n@zZ;jJ-_8Oy=mfkWiDm&S*3^LcYHgL
zUH0C>`kA`e@BN?Czt_JJ{vKa{cc1d#(8W_PcA7;w+-qC(<=#(=i}%>IosL9J7JgDW
zP5kK;<+W3;iC#R=P$A#6pliVz-zBD+O8SrXcC@r=RGs2d3t4G%yqbT~MzvK{yRY69
zU~!rtaPDUF2@UPuXBtKm&5m#|UW<HRlX0zm@g|+zNiJ{0R!x=S>%RI=qjyVC%tf(l
zm1<r|xr;I~bekoZ7+Vz_AJhmqxM+%{y>@;mJHtmveWKr|qRLc>?ZGRT_v@_NYW?!g
zwU?K>xl3QzUcS3@@^a1dQZglGe@@na`eeT6+pFTcJP#lG?|FYB{r>fo+3UYAllF2h
z2y5P_n8z#Y;B#illuKMoIz<J0H}NoZ3bY7B95b^@6khAgA)WQGc(xRir?T(d&)05U
zs+w5nB7HO@Fv`DOiQhwV;?*ad3`+V@7sBT72Il8j8kgLCoxk%HZ~o)Ym$t~(emKJZ
z@B03_q(seyDZi)P%19AsJDe94Ecjem-LXi2<-;oFPkW2bKIgKzyGGMjd-Y;Ri6e8Q
zG(yz!oVYG9NVA>@x><fuZBEJMs$@0MiCc|tdhJ}KDdjmW$Vk?-H6!B5*|OSqkKTP$
zUcGqU+r=S^W<|LhT5B)m&CFfA)n(zO&Tba{*Vn`pxeH3yoxS$@>`DtGFP3)x`B^L7
zB>!Z+$nHwtm3z(R#qFqfTB{9?rX)Sx+tanF|KH1tFU8;QY@5M%UjCxnanC0YZk=WO
zp6z_0>rwm<`~01+QmfDPMI?SMul-jp|Kk4K#&bHmWv=9CZ%uS5$SeLfWwna`U$1#N
z){YY0|5}+{W~|&KE|L9+Gx4y+Y3F0l3Ydg6dbTr3-+Eju`n_d~(ppbr0Twx-BNdka
zBHp*vhW}Z<{ZHDW`8U5kSslOk^Re(fiyk#!vN+eJbm<p+-p;3g-~Zm6Zu9-+kDu|s
zm+pR76~HMPd96dp_3#XFF|lj=zfavAUwiq?J=qz#%6T3VElWjx;up$Qgw+1KyjQ<I
z_1}q)`?dxL7T4cdF;(M$>g82VE03;bkmYImv`kHC&S$UH51O~8in3%GN7{H!TBPCp
z;moTwjX`scxW+xHEV~*Sp1Icl?0Nq7!&|S0E}dey>}po&@?~+QpU>9+dtSe9!-fee
zC(oS8*<b(gM_6FWoMNw)b^G7X>0b0gH^1_8qqp8&onw1~wEC3ObsIoiL;CH0MT9y9
zie#=0d$QBe&1K*F-|_qN?;mBk)pPig7w3W*_WxVY-!HqJK6mpmm&{ph4^CeSt7`=v
z>*Q;`chRdWX)-bMo+~}Pu<)?_{~yO43$7jYw2|WL?VR_~$zIxJAw%V9vkZ&Cd5aWc
zTUN~6Qq6t(@YMF~um8C9X77C2mV3R{e^>tWc>5>m%RH8zXv-=Lm9-PJ`?`I({m-M1
zi*H*;M(Q_TEG&-LG5_Dm`9EID*WXT?+I8Zq`MobMl>3)>2IZUd$=bi0)2;lu`v24K
zbv2(i&r|*P$XLGW``h{(HzKu#L;W>5rWt=+aOD8|k;>GJrjPG8-ZXkNgY}W^9$`+W
z1zu$r9T_Z|m|2_Dh1giGb@ge4g@j*dd2n?4qcsJ-j0$e9j33za17^PO)1AT8<gwHu
z^XL>&Bc-UQZNZnHIduPO{_yFWcHOhm|5MCE^q6+OzEN%e>4p0C<(t%P1u_q}@h}%S
zdYzcyY-zK1*0o1z#k(TkPm7VRd^bI*S-WfZDTh{fK@E@8FDkPp?mlHx&SPb6>J@$3
zhxhW<oxA3>UD+IyzAoZqRis4En;OX$j!sA4?w|<08I8<$#oe6>Pq^^*t&=TtX?BQO
zC>wumRcw^8v6o8A`e~^v|8h?{@#4jW4K-iBEZ80tAg00bb<Hfl?WL3T1X;iLUV1k7
zj+V3fjU!&W47X>o3)d<Owr+TL=;P$q^5t^r*9yMQYrg*WFYD3ga_tXS^4EQQ{Qqk2
zp?Q{f-(GsON@jMs^|zxtU0)vH@}0J8(uq!%m(fhjK8FO<R(xc7uEUV1Ca~rJn^a_l
zez>WPam|87Qx>)GC-G$ZCNG`X(`gx&z`A(Fwur1=_Ow?M`JbfKa7>>&tG#g5;+g}>
zyVJ_w|2o>OR~32nlk@!gny2=4O8upr9~aF2w_d)mRdtd5&+z)niHZy&A4UJaI9hx?
zK4=}!z7OZ3!@Ug;Z?c{H#&$>buhidHLN7b{%wfoRZ};hk`@5&@;<+#92AVx9s@`4v
z^xSE_cYICzf3Ec}+1o!;xBu;IExE43b8{|m7CD-1I`iewcKJJ>7TKPhCU*RoSgY>a
zN6+QtW#VFLa}MgI7dVPcJ;M<5@Jin|@BeS5XRVzjW?A-oVg8=q#avG$b$0yQUKdcd
z`shQehMQB>8vf<<ci!In?pE^h_dovXM>T$KY<g33oL7HmX8aW|v2#58zP+xuwAteq
zT<9gzJ;UYv-lG5CX7hd7Hb*f)`>s^`%j5UTkN=%t;}R|JvhCg6%AfiBJ7?_sqAvgU
z^x<+hHLurOm9*FGf5`SaX7$Zqr`~QCKdfUBpY~LG-}~RSiOOr=@A%udNaK{n7j|a`
z>#{dDw&%x-99Q?7V^Q|S<7wBv)UvYs|Ga0NO<RBc^SSG@OXoh@8Z}GY^~1x?WcSZH
zyZ>~FGepEi?0CQL_xUsPeJ+*UzH>+Q_qXk{&OV(wHQ3$l-mci`Z*FhP{+(cAG%@c*
z#?K!$|G&)KW51wb>C@H~S5Ij6oY?#2!NKeMeqF6U{_}&iw6OIWPPHFpM^^?f|M#NL
zc>V4wab=!4XO@Ok)E7luG3k%7urc}mja__cuXy>Jk~7PV>+{#|3rj0}5SjZ;{iLet
zT_b@&<>@tfrrZ;xK8h_)TT~M5qx&}5wf)!HBTqw;LiY$|B<Y@M>CRgF(&E;v7hy{z
zUs%^$J#WqV@nFS@FST+)O$HVY3Rl|A50zfaUA)~T(|fw_TVC%Y(JldP1_cp%U9Cpi
zd$>8S`{y&Jyf{=8IqyW3_C3=M-XFg*PwrWB<5tbX>8JL*U#rZscYWE7qA;G@KYm|}
zE$%wt;;8c7Xv4ziEAqRot4{Om(pe{);p2N;si{?I#lcq{A`MDAVhgJ_2$x-5{%rGy
z#^3VW7GL}xU&h(6^y|a(|DQ*n*Ezw<{(Wwo)ShQoubX5CE}wi&dSgS|-<l0pG4j*q
z|G2bx<HcyJuXk_n7JvWFFF#*>Vo=Y;lUKKhU46ZgKk=u}|BcSw{WjYQKAkCAe)q=q
z>Tk1FKl>(oW0uOET~RWYTPlk7eSdjeEVX$fm-M#p>0fuNBwwEBHP`LH>-f^j^i}&x
ztF1k+EQq)J*K7RU)};PR=h7&t{QI|d=KOy%&o=n&%3Z~YwW$^|PnK6bRd%1wFB_}j
zeLJsY{mz=avhO7_nQK?-{QdRm!xdrecE2_A;v(LEHI{eFulZ|gym{@;oo;tM_Afau
zZ&CXFdY`=Y#x1GKLapYDt}C(gT`X&zzV6ok)V%Lk9=-f}+y46r4ih1Z*Zgm8{%i|>
z$KRA=JA3xZ%<oN7&TNryYDHG|-}^N+x-LQI%-w$z?c;v`y3cijeP_k_Z3lmC;(EBI
zYEO`6wE!!Fk581L_Tnvx*Az~5%Sablatk^fdTh8$V8;1(CJWB}a&35Ik*de|vFSml
z#F+%w*_m}bn;rHDDR!tabS+@@)-F5lb6wc@^C9N=za{q7cccGRmY(WVUVi`Y`G5B}
z<(F@}y?SrbhOjk}^A)NdYU@{B?T^WR_3_ukqy6;{vX9HhM#gJPbt$dr)|<EM>GHT+
zH!MZH#J$q3wicD{_|a<||M$?u$^82IY07C=x#nE?vTeoY()#bI>-VKx_x|?c1_Q^r
z+m8Qs?%(m<yZ-ZsRna^DJ)OS)TQ0k=cB^>bR@o=*`zl@(&#!!QW#QL5tV%N?GJTKO
zsJXCaz0vgSs*L!u?bWq)r<cVQT|PQ}Uq<?sRgDSltS)l@PF=ih_u=cF=kcGHW#`pg
zHa%MO-@pEQ_rH+()BuSOPp{|h{;7N2b?uka@_U{q*OwmOR`Ra*|DUJU@q3OxpSCq<
z<;T{~ty}l{9DNpE_e=lY*VWtqJ$irVQ<M06HU*{nFHisf-WOaR7`xGF^V;PmQawQ%
za^|0k?mW@@Q-^`Y{$5mHui7ec1r4{S?Q1w^9pGV;h}g;?;1cjNpDjdhR^}m>BhPsv
z&xMAuTRIjzvUQzR!oqUk(Sw8ME*;u9zxKQSKYRP%c}LGHbpCz6|KDr3l}au1f3BQg
z_51eyf2YFtaw-1#x>kPg_j}drcRrhyU-z!HaNf+wt@HOkJGJ)y=S|)5-!}bi6aRJk
z_{GT{m*4O_^S^Mfd&BGbCEsIX{-0Q@{;ry#t1>I?*OyD09X+u#%>MYZYIMc8IB|HX
zx-8k+`8dNuCajX-Jliy@@6s3Cv_+-Y?)|>_;)){so<}Rfyv3(ao3qt5Qmt@L@^inX
z$MR~w*Z+Ne&hmN9+A!gX4?i60t6*3a5P55cis#<)sO)5=rB~Brrfm%~w0_@tqf*|<
z^&+>i@Pj$riW*Bri)UR^O8%4f)PkKM%KG`7&G)L;YBx=uaq<?!f!`bF&boCceaY3F
zY1fQ`ITmWE_bq;Y@wm&m?Gm>P4l^w1>6^U6aQoX;r<cdq7Jpa0{%TA2#R+L?osBsR
zuMhXl{k`qY9LcHoBVu%)g?D}Q{jbBrZufWQ`8$=*=lU$^`S~h6|Mvs-|BvGTe$sdT
zQ2*y!{{F9P^MCIC^6vEa+K=Due!jaKUhaK(u?^4GTVl!8vqch*KKfXixjaVl_PnLL
zwJ%GnKeF8;E;wP)jesRLG(xsaX4jd_vFe4rQi5-%Q}n`>3pm171ZeQCowiWOMM6O+
zK}K(3q_W^A(SBd2#u<!<US58BCFjc`vzY5T)3;;<uGzVMO>Nd~@m=;Mm-|EK?)u#M
z-M-+J@YSUHr{}bj<{q(9{Gp)wK%w@1_ik}}adpq_m+xM>x3uDz=bXx-dovB*JU=e(
zzV~U*b+1#lQyXI%9&*R8Q|REi<yjnE9IbrU{fg2m){S~UraoM`)Umd(A|s+rVFTa2
z#RW6EQonz>7iPtJa<6@1Rz-z{K$m7($?Lgm*X~^TOYW#j84HV9I0Hx6SGUDVHWnpQ
z*ewpuyLM*VvwwNH=YA%o78G4gwPRpBvm!HR?fEw|_SyJ;=N9<$OX2XhUsuzAedqPE
z+xP3L)Zgu^_2t$tZ<qV?K=}Kg?K3q^H>=+>y4q>Ab!YYuFIf%yy*mW_=1qGTFy+`A
zk*!w0cf=llG37_2Zg*naRz+T85zDTiyj^vxJ%R<QEuQ~s&RIME=A~2bx|bjNWe_hj
zH_|0=(cLGx#Zz)RJ9oyM6cgXLP4CEyvWznAl{bI=5)bpd{4MuN&-QCyma1Lalf1pF
zzboFZHed4i&xy|eH{Sj+_uH9y4-Vh0uR5NyYI0nr^s+7cBBYPbjk<ZhncslRp+2Ge
zYtLnkn}$n!g3gtuU7DF)e(qjPrOo9lg>OUh16RCIxto%0{c1^E;FMQ;1XXX(65n6)
z{>)WtU*poni*)u(4d_0(=o7n)J^yq23Lg%EwURzsml*CS^d}`J311B=KCF7Ud)Y)6
z?(g$CR{y*yBBpjV`1Y(|V_zoL*RS8Y%#d}gz9?|lr{(CcLo054GrsJjEX#bM*W%rk
zH3yj2NN`+_*?Dydo5QRbvD5QoC8q5ZW_Z%nANu=%nekl}os_Z@HXUcbOv^5dOT4@B
zyp7eCO<#UI5}seRWcTi`7sB7o-CgzW#>eDqJ2m?9|IK^N_@(QSu>AkoiS;*DUEiKF
z)3)M+>#UVJZ<P6Mi~bxbyu89V{cPIjSF6|W`}k`*<Bvyg%Vq4o>?pPKeYEqfHJ{v`
zbyrs~a>PYk{FSk9W(mWO2cL4bY}v7;{QSI?&w36#tu&PRBGr41JFeiVc3fSsjOyyW
zN9}(dTU#je_RikdvsUY`PK!Ak6H`+-=a{0l{Lfc==l}Y$e3FXgw<8meU0Yeb@7q@C
z_51BS_1+X)F+!%kXD2CY*FD*HTyLh=tf;uny1kdaWZY-6SW%I3c)^w`L4TgmGZ+6C
zC2&h}+)RGm{r}79_}v=ws#K!)TipBpeqFU-(~|@3ayy@|pU$@Xahha^vue0V|DLbA
zt}FZ~6RNG<`2F|ydY)IemKs?L9Is8^y8pebc>Kp#v6t6I?N0x?vhLrHsQEMF_8M1y
zIJ42Yot^L0VFTBuC<V48wUQY{Cw9sIT(tjqPu;UFX6x4zWkuuTWUp@Bm9lE0M$#hv
z`(JzSN9>v2>BsYCby-Z&=XW>noZSE8&Tpajc^mcrJ$%1=5zoVePyZZt@2}6S&Ac_k
z@^YDw?8beIOPY`VQhXpZY2tRlkMoxNRjy{Ad3NqDAqT+>vxm!+7~cQ7_42m({*90H
zcBkk5SQviSq2;%q{fGJQe}`OHFWb5OQQe<Kr{nf!OC8w%^VHn_1wWeA#lD|^yJyMV
zf4AD@cNUAhtv%T1Z~Nhc@9pP#3*H=?{Y@llZBNbeWeruaXRBV<J^fl;|L*y}2Nx#(
z5WoMynVrwa*i&7NVN-ha!_=)G^iJIJ*<+`%@5lA{>XYx@>8{`Z=2-aK^GB;DPTcz2
z>TCF${B`>Lf7|~i`>&ZJDY|o^%u;`oM|{)wWv<=4ZsL)No4L7b&7<mn>$30vUOK%@
zS}Q3_lj*^&n#1e5tJdH9{O|U^SC_YU$*1J+eY(hPN>_*YnkSwDZ~SiZKeMZee{a9{
zd4BcZYv1Gdf1Q+9Te|l8+bwK6ckf=hCGdOA+l(h~vbXE~zaV|T;NsJ0qk}<Vw-nf|
zezjeX{jypA{;&4`Pd|UR+ZW(tDlWY>DYxS3)aqNy{_I?xmF8`=Ys=4{|Nq_Gv*qNK
zZ{54MMn%TlJnEV&9C#_TDWU1BR<6a-?{i}Qo^ZFT|Jtp$Kf}Gc;K#$O{QJY-TLiq=
zyZ(py|2`9LCXUnl<XB42U0P98EN%BqJD=&0`nLZs4mPuY&&|xeyP5Z>&CC<Cy5;Rk
zK0V2;7kc*ouB8R5(?{EU>mSYUKcx63zk#g<So6O6$A+KH+tmzh7iQo1{D0&3c^9X}
zJl*<Yd(hFjhfi9T@CC82RNcy?J3&C9QDqV%Gt*;l1HS8x*>9}RR3{|=ZsPr6b@Io}
z8*UOjlN^MEJUrIst(0DRZh5iA&pCU~pW9uuwxIq^o?<a;9owH{A9l~O&ziIGyTt0O
z>no!Y*Zn+O`E~35AJq&3@BeRpCH(zY>Asj}>1yk4{M%KYyCWx?!$Yx^G1BDQ^K)}+
zz8tJQUss=TI6Lltw>(1&pIx!vyML3XPSxyr`pYzVtM$Jmh0JBq?DBv9`WsD-tG&xR
zQ~Lf2g|`n>95sYaE#SDS=cD#wX8ym^3zdJ1`^DbgU!}}Y^Zs&m&cfT0n=kblMb0fS
z73hu(y!&<A_E*`zqXTc4N5yP?F@?`IH>gMA+RVDLT~lK(XO}EzR9=6_tk_KA)|0lz
z(ENL4|2|Hh|9`*S+n1Y6;sd&_-8ZVae11PycFS)=4OM49UEb_3x6JeQyl-5-JM#Lv
z?Qwd}ddiGJCnHqUtIYb#d}GXi-Yoxbta@X^3>MKJGKGpex>VR1SY{|KG2~gmr6qH6
z(f?1|^A&qc`=`4e`C4;GV;RHZx6MD3`DOc~uiOz)SN{}s>V@y7W+_q0ODoJ>FP(`s
zTa#qx9%(!~?CcJMN#)P8k0j_MYWTlAs$#T-!J+X~i(|OTx4K8Sv)}z?NPM!}xZgg=
zzC`EPdfVXrNx!e&z8066`O|KTnBgJcw?36G@0_`EPyFArh(<NtlJl?Mf1KrLwUqfl
zNNJzYvx>J*mtLCpDqio5yNb~Kn%~FSCr2|luo-$v9iR67ZuO({{96}>h+k*<ck9U!
zUg^5LlD|()<&u}Anif6#a_4*6x7z1V{vH&VmEY+ooqu-OyNKTt=VU(rVs_Z);@02i
z&b^KQb>`ml<%|hiqKjvLOuzp-z2)2bib8)UV~#}<+H%HTr%w0VZhfA8{r-nO`O8=3
zEsLJ4T>eeTVP(jx@AdzKXZk#QEdTq4y4_FD-i!8s?>yiC<$L}2_p;VPB3Gw}aoxP*
zu<t>bmu50&$e)@2xAjia`ZjMmhmLSzmo2M=<9y9%^+hrEHx1gj-^=_stsl2y%GS&5
z=hQykb((d;W~P_qjAB98!sKij*Db#n$-P>%SpHby8B^c?fieEa9Rs-}-3=K8F0H)O
zoVM7|!sN>{>-T#ef4e<%+0j522A|6e3*z!sa=J5bt=)c4YiYu)u(ctRPfpi#+jm9b
zW6boRV<x^_o|<3(J~%F*8Yttf={wo*)DjW>xCohIua$`s``&8@usk;4(X9O$S#tbT
zte2;TsjoN3!YN#b9lTsME|%^UzI$WkZl1+2++SYV@gT^{_qs*DX{>vL%yC2C&qrM!
z`*X&w`BbBCFkkcA(`VjSL(C!#;*D*MW!((3s%#HGEx&8HFK_Cn(-SWS9dW2@Vqn-f
zMbEKqd8gIhZ0$F9_B<4?&)we|J;&$8$vZ2jzFhM0li@_!KR3nqF);K@y8ov){{7px
zppvWR``z;SR>jZW+}zA>_v1nC_PgJN|IgVi|NG99lud^3*PT<lzwcFF^t#H`ZUzfD
z9N6pv8TjY?>&}<C@jBS%X6yeS$Eq0=oG$Q0@nor8zWw&qm5IvpEkE-5ubP{E@87-b
z{Of@;8QGU}3pCWe3-14aFqzLY@I`K$HT(UK-?ZcN)lKx{*c>F({idCJd$az3<L3MJ
z#xteOLoD6CI@~ju{_47W{ny3v!h-vszj*)e@0l15i{n?kdWz)shds~V_iJ6_A6<z?
zKY@mdx^ENh@BikH*Qm{|O+KEIw&ms7Bj@%Cd%i5#wb5Xr@0#sfTsD6_;Prb#TdiA(
z^ZiLiMMmo4kKFk3w!e|(m>Ks(XZru_i|4$zt=<1)TVihP;auD5cjC8XoEU#Co%DLT
zm{3_Ci=(yE#yzSN@2s2ftmUlNTYZzPr9twqPUY&SHOH0zS~z+Bat~EW4;G7%!!JYB
z{;IL~XtpwP&0L!Kz2#!ycNhQPb>30-*FW8vv-fOwjMQ1(?S3y^ve`;*9_48Eb70<C
z{G@&c8|%*b-5G0sNb}qNTw9j5zipwE!t9k(wjSm8?)yKrft@9qdFNY)dgb}YxqHih
zHRxTL{~|kITV*}RovhrSa*I#w`ZQl+M@_Pdc#YsJA9n_aOGgE7UH#v>xZif`rKZyL
zzXTTMGcY_T_As8Sz{DW9Z0^g-J%6Ha+He`~m3k}qWx5E%QPI1#7W@D7zI<GmdpGx_
z&qb-Nci!7ce394tEx=oovc$sA@FVxTnU{_i*9O?xZTVOF{!_@3;Ib_r+~01K(tG12
z8n^c4Yk}!oKGa_D5nV5RtD*4c#LEw_``P^eZJqb)^s_5P%O0|DuxiROyyBT&y}&xt
z@$!AM%j?#j<j^Z+30l>#V<LyC{=4w30-NX^$=u!&?(=49)@R1+Jz-h6S!}D@=d^q4
zUZ_k<xSew~ceb%KTgIgTiS96il~a;8^?fR~oaV{W?8WFXIjJ#V@nQiNEk*^NE`bAm
zS5=m~KR^Au?zOa$P}8KZyVZ8x+flkmee*BbaJl;P(`WH;FWJ$wxM|PttJ#%z4=+>W
zRXbLd5_DOLQGEvUuXFDEr2-}ypLkI!eC>9*L7V@-i-);`PnWj%_NF*;wnQnKUoWw?
zeK|GYOSRyXC}#8gin8yma?KS%nH(uP=k03F{Jr#VhioI$sSnfQD?{^MJ5=R9ocVjX
zPWLU5>GN#=Psxahke7Js<+$DWrjLM2i07#pkB+b`jkI!`bi7W2T~Lwh$eB}HE;VkK
zw*NlO+C2Bxk;gL>SQylfMikvI?ViafSC#JPBiXhwC~oJ+tL97&=iXVHnO?p4cG86s
zt&iK^*FUN)zst&SJ-+nwBOl%=y9%GbZkf{C20GIF$&ag9$~w#PuW+z6)c*d)=&*0X
z`?oKBQ-faT?YT7X#n0dRwI|OlSGpfQ$KTgC_wFyFsYll@Xb!hn6aIngU+|-SFI^X2
z={#`QBXilxmOtk{8ov!QUi(sHVOY|G)}LN0(uL2suryC%{LYj0WMv@NT$zi-Zek26
zM;sUPBsUdke)7rTIv%;V?2JOhb-ghD-djgg-Jcm;Y}k^z#rSG|fN|>5yB8||S<DwY
z7`Z>h;0<H&(h}waj3p;eNgrI=RK+nx#LLjd<jT$SY)4abmlo~FESY)h(wUvJxA|5~
zytN}wX=6E;z^t#Y8YkF=tGQZtua?)JduLnfnQq61sDcH8EU_WpN^dyjH1D`ZE{RjB
ztvGonZn>MzBiHzOu?35EnNPZQO*CZN{@d4#Ty5`mP1JsRrzShYVCt2#g}Yz>6p&Fp
zZt8rPgJD&u{uCx<6WPjm3*-N*7dQLM%ssm#cx%}131@fAyT0PLk(k5DlasZVzRFQ*
zH51u=OwC<Y=zZn&*Z-c)cHjR?pWQr1&g4=^wtU5D+5FCmC)`_qKgp?VjbNI)GvMr!
zGjp%|#gs+LGnh18<5utUIj^%kc&~KTwcLnUjz1bbJA)iJ4mL12ubC3UCEUX*=A^K+
z$g=us+rPKB+ja$sFq}KHbsC?)uAW}mSDv-E4W`MT+_mnt)rriVJd^u&{|c9{@OXXC
z&SZj|k)dbAY_plyV>Uj!@bakr@8yrp`>)6U-!+?I!CSZUcE<6MncHRePuR9@@4sK2
zrmn6ZK7RfxeD>IxFJEq5?3BL#EjhUQ^Z8uezi*A(r^&Kkn04}A`5l`JlMN(Y_uNx!
z<#Fo};9{tgIHw!>O;%%ma#xjOTd~%m#)pSqy*(VK;TxO3HHyFH{TKK9d-s03qHMdj
z)@btKu47lVoP?sy{M1(*k)1n5-YV#1RBfbIYIMc(bJ^Q+_sXn{;0&*_TV$A$@V4TA
zR?+28pYK?1xsv56*A^%t_}QJWa-RBxpw-v19`DYRy0eX!;ds!mm_otGDKBhmg|n~6
z&zSr2Nz=y((bINb$dcIQ=kdlW@7xu}hVa)dLeAzDA|CghPcj8^EZA(ps5`ZN$F87t
zGun3Ae2w}4s`oSdGk-h#Zq92ZQ75E>82XiYFC00rAkxE&p{-LO>$q<A_y6Z>H?oL$
zA6DV)Wo-DcSh)RM-LwAx=e{<X?|tYy`LXTo{J7iuH~wedzw5L7|D690ZkHu@{;XZ^
z#<4YBt9pOwm)7_4b7n@$y`H=0pYLq*9BGfqA<ib>Z7jA{tc#kRZ@xz%TT=e#r}OHU
zmrXMYigmltRcn7tWVRS@Ox?%Sx{n+T44ISm{Y^F(?A6rkx2bsYV)Es9>)Q9TOjpNM
zKbGE>Be__rvAgVF%kPVqPR_dGA;QHdG}$ke#kgcwNbH$}-^TL0wx3?qaoTM)<K2{!
z=WW~n{d(Q_NS)t~eZh{PcQvoid_T9Q^6jj8yMG5V*?$E+36)-dcjqfpk=GovPfb<o
zm@U*VT78_WwL!*ad%=xv1_mR^V9%G^nOILHd~@&*uiv)2(rHW75tiML^u9VeOky)L
zWmr+2I(I_a0bTC=IOCtQLf5}PmBYrl_Q1uJictnTvjn=XugLi<{du>qY`SU0WXWwa
zrWzVIUH5*w^xvObr`vuPU-SLEwVsLLO=nG@@FeAcShK?%w*se_@+`|#;^{ml_v6|9
znDW2<oA>^>^W0wks7>bW_q$)O^HF1Fu>U`=y#CeY`E0EJKYd;Q|Dt@|uIKkN-^sBg
z*5}(ZWn6i^@wMuVs>iR7i3HhCxz4akxtPV5-QdCl76aSvk6Q#DO`iYjO8EQggsNYM
zUVRnbcYU6Wl+~|4iHC&S64!JD|6kYrGjPF_bLY?2{yhD?=K1dXsZ*k+%{-UF_@G(-
zPlA8>_r_-S_q)H}3tRp6x13W(LB@u_{6DjE|M{#juAAj%b&%al^GB!D&;AYn4sfiy
zS!nw1(*Dmk;<OWQY@6tpmUG%^<MP?hUY*>NDb!M7#3{h|tC9V>YU*Rv(hs4xf6uF_
zI@x>MZbFXQ<-`|pV(I7S)jrwX&*We?{eSEC{qhVPit@icwAZ~hujfwuV*me-eq9pZ
z>x<9jR&Jdgc{gJ3t$z<n<vk-Ow>;8#6lBJEk#nPH)776JYZB{i+f0}lGPX16rY`AC
zkuVi?FuYxSQ|yz~+eTsCHPUWJ*WOriaq<~%mc*lx4=)EU$zifwbZ_(LX}-<tH<#-2
z{D`S;6udUwZ_P`&^ZQ=$x)tWFd#3Ml!exVT_r21)yRVhT-rIRqB#=RXAx5c9VX{(r
z+`eoRb0vW}y85@K^oVpXzPWLG?6#Nd&&~bwY-f9Y^6U2VdiD}6L7E1fCF;LS7qM?F
zUsqO^wM$mp<JKbW!VT882UJ~T4jJ(5Jg*V0qkGouPuZ4+fL-xo?4MpwT4p-s+IiDM
zebHgZFaKS1{eX9$Z0M{hhq`UMjvhMoD5+Xfamt!G@7}$8d0tegDoaN-%!Y@-&OI|Y
zvd2sHZrK76m7KE)VaEb;`=SK9EF#y)&yT**FK~C?N3W(6IdAWLIVI_2Ab!@$-HGw}
zh18}@0k?}uYeRfW*b4(R#Lly8Ogp9WpvWY6_BY#b*Lf3|nteU<^XrruURXUc)M(gw
zYCG3SZ85+1aS=RWz8CI=t`<DzC^2moci!G-=hns86{se8%IF;1n8cIZ;dtUe?>Qga
z>zA*ZW>21Yry&25UvIDO)dgYGPgsiY47{VQakTD^#r}e#6wPn7t#`7HNd+`aI(emw
zdrH&FND*O%1v8cfo%lQ@_jbbuzY_aA4F<)K6Nl3RP6uu^h<;aiPH5S~FAKtazJKl6
z`sm-Ujma1PY+h^JR^ch0leD4K*+Ws*-geds=71&(ru?OEU2@$_&KY#FoK&;E7Rg+D
z^5+C?)+UE=ZL5-s&RerORGb9Dn~VGB>)3w2vR1y<Jb{N}@00`T5}7>CC*r@&Rnni8
zz;t3ldtT2@mxwtPZ??QS`6YI{l)<`^+fi4!H66Xy&ef4Ps=^>s`{>53*=FLGj-B}S
z@TU5?m^Zot9TC4acKq3Kd0)XFgC~<Vb{)5V_g>=h)z?)F2bR2e^X~HD+3d;gGt8J3
zb$b{Rul3ED{8U50Vqxj6DT?e3Zke4yQx0)3%t{ZNc6`;8Ag@e`wso&v6E&7BVX#u3
zwT|8KK<fh=H;&g+l6;MIqdDYSAO1O%WHtGjp}f5O^THlMBVF#~J9*pr<*iIiO<g$|
z9i+{2-@JPj6%+I4UUI*i;c<!GeUB~HWlFL0$=xaX`SfVg$F|q`9%@1{Ue4F$D;^wF
z;Lu#^rFnT1gF@dTVRgSLUaC$nU%Yr>8XkZ7{(W-`3kw^gqKAJfdkT$aM#aR`v>yIt
zSkZd8igo=1d)0X{tAZAM-Xp}JIHe<W$NJKT6#>$ZT#onr_TIg8zo^@5M=KX$ucODc
zPqS&q+$_DhI9>0J)b2NDh08RiYHw6aI3qE0OZ4Y`%ab#*-hJB_s6MUwdA8KS-JedL
zT^zpWb4oY&8jjM5A0O(@W?1m%wEMa6cligLT3EIEJj{xJ#WYFjJuy@`5Te;8aC8CV
zv7k=@t{#n?a~4`my1<dtb%;Cgvo`l}wwdz+>h@i^n*5qWA@S{uVj1Se%e6Ax^%Iud
z+h6&bcd2PJ>*3y`_H*ah-q1K(xSjj9#O7T+F_}DBC*9Vts7*`~Y2{*ZTgcEPusBD@
z_3Fl>58gl1=6%$!k-hv;dCDg9-gP(c?0x3%zjfiwU+0oaq7~2GJiNUp?)#gQZq6T0
z8?P?);tP*r*ZLUbBKfY*p?Xi&Q?Jc!NzqAht1QY4_g*PTFc6N8y4n5x?A+?4@6HZS
z=U#tT_4|T?Q^LAepWhZAf0m`{Tizma_8ISX4n<MN7me*=r@g<<bGr0-(Upk0yS=Ml
zu{3%7Ice@+`~L%1he^ZqL+tDJ7wx(DrA0oAYv!DUq!S$8s!H}MR+BkgbZidp{(P+0
z`naC7KjVSz=YGWhy0rOT%+~$tN1tW=|8V2aiBe&uxY^p%X7j2~Tk@!@r<G5xY}Ln$
zQMZ2|%KzS9!dsjfwfJt}&QDK%7Q30$|6QHG=0~0O7rB{H4-D6DtSH%3etN63;fKkl
zmEZrK*Wt)5tNYevbn-d(bv}vCkB>h1-tD&yDcjOCc|+foi<Rzsau0=9t`}67-lAbJ
z!^1yAtLV|)^KlOxr<hA}zjDm}dA<IpZ2GM`3a=KXpWa;a_^-eH|L*+VIUiqEm#Qt;
z)8M@G)7%A*jtgD5aBS^P*?hr5i|z0CefoL$)avSW?Yq<$)aP7Ioh`~FGM(?w)#Zm?
z?O|cvUi0adZ1k3kr*}E6FML;UI9l)3uDr;`2{M^;TW2h7ayYth0)qp0bl<AI%bvw<
ze`|U&clVT@rk|IM+rPOT|IW4j(C%H6rLTQVtBkEVa)EPF`ig0i`e9*BJ9QXsnKo}U
zTENX9IJ+~CyTdxVs?2as-8RwA%@>Nd`CiMryYp|C_LoJy9#gue`{bXiFY&tb>Du4>
z)oK$H7^f?VbqVQ-wro<myZhZPIRT?3zdqgNzyEdL?5Rzm;oslZzw)uo`Pw<}X2}xq
zNgYDX7w%1U<Scl0Z?gK+PVKnu=VZ?0Rs9zInqPn3KCbTY+v_VLG+37R>&sU>s#&R*
zQ(Lf9>ixf46P0(Lzm+!0<=e#NX}A1*1oAxAKeRf3g+KOkajKKQ3(NJ`c=lDyOuQUN
zXDsM@EtV(|ye4ps1FPkw-Pv=c+f$c+x)W@CS+zX)m)fqD?{|wIy?Gb;U{c!I&2?Y1
zmiAoKOLt#kUvkT#A^7JK$HPV4scW{n<W0@%OWkvT`%B8n&MYIpX-C=P_ID-<bbq}(
z-`ermuIL3OdU`UmPQUdD3m0?q-L#s+eBJNfC8;&9FT}cM|66GmmD%~#b&uIvwau%=
z{%j6yR9bgy;s!~*tNZ^Rc=tbDbM5yTuij4oyRh%&)WhX-HEX}#e*5Cj!S(y1tUvt9
zHNUm1H1Xx1`}241*KG(iNjczh-fvOqc~ic(*8k7!?f$LHV_v#?_RX`buXA@F%d;$c
zchN1{!1M5rAHvJ))u(K@6e89by*<uumhLyT%eT837`{)L>2^VV{=eA%!yA^$xMv;O
zQ}y-g?5gcniGM#Fy6z=>vbcM>`mgZ)Irj3d7Z2aBi?}}H_3!<^wD;fnS&&iiLHyqL
zefxL)&STi|{@-u=F9-Sm?LO9b;IP+2jV=wbpL(8}_evu5kLs~G#3;5ncs^qe<Y919
zzcNXprHR4Fws&@%{g0>Bd_BF{@_(0p|93V1|JPvuH#<MAI{Uujcza#u_jb0=zr1#`
z*e~AIUSg%&()0MonU|NRY?98~@$a1Z{>sC@zWUqzJMzB%(`0r&xhHe-Z|vB3H}Chn
z?Lm6~CF)m9f7Z2X`by2e{Kvb+FZ_J0zU}4SCwISWR@od?S6brx->G`r4O53ROP(M4
zUH7!FeE;*>!?r4sGj486HVK{}!FcvjMW6;>R1c%oQ%7;{ei4P9x#4f6DnI>HJ?P!L
zYkg#E*ypEjPcl5X_xs)Hbfc+Ne|huw=oX(m`46<u@co~6_3Vn@?6z(XS}Df$-_7R!
z=|{KO<=@_$u~cGReDPlWO@7%wcfO3TT-SA8r^xeyLu22~SH8lxS=&A@jkvsp<4#2W
zd)trV{yuZB@LmZ|cz@^9@iQ80&VH?3zp3Wcm+A7hU;E4Rst=bsTkGild-o~%{JiQn
zA<mJ@-fVvO>0mTR*4x>ZKd!tf@83R6rRntLndLcu4n)*_-ug}7=K8-sH<u-G-bwXn
zV`iMw5X2)qY4hUZi7p8X8Y6N}KkWT0&-?esZ|?fvz2b7loK@FDw}Tdsls#hRKmYI6
z&!5a2MEgSfvm7*5G$~e3s^sm>W?_5d&$=>y+YjS8Q(td<eZ`-%)5&3@mHg4aF<WH*
zAM$FE;f#^ZZwap5`P!iA<Gg;qaQoYxjxEzg`VXmkZ3;H@bx>?^{OK5y*Y;c7_KfP1
z8{*R4osDnqO1-{m^{Mmt@_+9G7C9_9cqF6zo#_Go>P@@{gf7H-#7)bd_hg;0mWYRl
z){_(Y>VipMwsIuu-?;rqiK`)C0ml*+E`vF@8wy=LB39YYyKK(9Gp(p1^lMXzh0#VX
zmNQ%ZJsCB9)k+`aDRuEG&b}JPx<s{wonzIxOvSyMe((J#v*w()W}rd5rRD#xVI>SV
zJpu|>eJNl{d2otjVGa}HOJ+_fSBoFN!z8x~w@s^yW!kTs+3fnGN&WeE)6cC6SC@yJ
znZ0$d_VQ)BY9~HeRV(v2{A<I5yFWKR-rQgQ^%7&Q_B1Jm8y>t*irmw@onP7oxc01=
zReXHfooS2R{;obdua2|b;!b^(%+!Ui%G}w1Z_}Eo5H<0&N<`hcuj@Lda*1%P%<0N;
zQ1kX$T6FvPi}d$zf)A9uI(L1|zMNoJ#pz57Gh2VWJoW3R)vZ}-*;V;}9$81MSyk<K
z)}~ld=Vz#TRBnvQ>Zst;QPz1e_UZi33Ix<ex9I1(?rfM5klVEI@ln16C02%AOp8Q3
zLML}M9O6)P)3Q1(%*Zh7_;Yz{$Mx}xm)!dDPB#9(e1Cty1ct-b$F^({HM_%o-^Re^
z+T=Iq%htZP{(m6k(h|F4A^}3$GM!~BPYNio7Alym{N#1QL!oUW)4GZGa+TYpt3uQN
z-8;^HeP8hTTg~R{yZ=31kbGH6fj_yo!D!3syr{V^e9d<+I@BikKj!U^yX;)Yj;<|#
z!@6^+=JnM<#missn)kfb@y5h;Nlu1NyOy;Es<ei91s!8(2vn-jS!z@ECL^;_bMCn>
zU%qN8HW{!q<d`X2m+kW^GubmY*=+XYpr7;9rxxAHy=>Ad;La!i?)B@}FW<#&FVjsu
z^Y!oI<9)LBcCMOlUrgj&%5cEM_p(XL#wnkEe0;nu_51hlfyd0&L|dC%cN>ZY?O69)
z_)E+G=MO~rUW@K&`d`DbV-7!aQzEbN(n$;lI`%Ejeq&_kWLWfQgXWgtnp+AcK~7o+
zIM{8BB-Wf$S+;ApnV2Sn&a}HZ$CM;ARNqGEaOQbiuA41&&}rq)vYQKLc}1G!^3MFz
zAw4B&qSF-x4hE@(Hq{TELZ#0LU0xtErRw17F9FO8r1e54#_+5TY7ltARUE+7xZ{b+
zVFP2I<e2SCf^K&^J9#x-^bx+va&_;w488v`sZT#}+FY4G=f$<-yWe_fm``(;Udlaj
z{geqigpc=eI0c;)?+u>%E8Ot}LxbR@jS4K!Ik{QqubdYC%e^gVjXk4e4|DA7xE$8k
zK~|2nE1OzxnJqi)xlEXq;dz$!J^_h~il;ahE}v#|`ih~47pJNR=ZVzG3<s88(YWY4
z*>HnycY?}PtCECuPg#!EocesI==RBkgQ_#82)1Nx-4*n}f>C_c{?*ni6?+~y-L*6;
zz4P5Oe4TaAqDx6nUq08n;pMV%3X5?Q=c^q(jSLS8c{p617EBO6bj+=oK|!VFZ}xe;
zsk2t^3YJpt4ST>^Sh+N0wfUwK-~Lt{of;{e+|n}Pvv;U|$MdwG9@jY-LbCLh>dZeK
zxQmCuiOat4kirwg^D4ow-MSeLq?Wum@nz-Z<x*8@T|Yi~{cKG>?k2qWXiC=KTcs=a
zUf#DvTx`|+|6Z*>#q<8Wm2HhN7gAX2#F5yd>)o&Mt?5SoZ?iDJ#oJ!L(spmV%$+Nk
zQ2KxId81<*W_o9IIOSf8eRL4)S)P6_yf*XJH-lpyi$fOINlf!rJtf=HdG5)H7ZQsl
z7?ypvtNioCb1wVIC50L1=dFA9?yB<LsPb~X`O$jQ<InNGWIqtX9x%l)xq?M;&7lV$
zkI$cBxh1{%-Ii>>t*`ucg?8<He)1ew?3Gu3YfqIdNlp-AP*`_OK=BZN(}C+rt}D4}
z_sg;*h!yXAm!dRN|C`3uFMYD>!^4Fbygb+MS)hBlue0Wi>cbg9M{<_ka=Tt}FgDXV
zruOMPeNfxY@q}-9Z{72g;yFo%EiDfY^=Dl2xgmD+giq$zsu$Y-e>5Imt#`l0@Mhi9
zspoxdOMZTRd?UrEqray9SH;hgS<g1LWU}dQRc1W3Wo6>3D%&X@iJFE=V%t9L)L|%4
zkBEo};7Wh1qc-FCtD{@LcR#zsCBn2N@v)Zu6NiNF`}Q`fYb==eFQoD!=aQJnFB-19
zJd1zU9C2P2DgXDx@1wG&KAqDxuRPeX(6uzYsFQK~qqIqU1$w%z0%z|PJm2-MwE0qh
z-#bg|+Eue;&T6$zX*%Xqyl>Nqokkq9&hV-0I(t^`c_@5KWj<^z!2It4ItNWY6uEAR
z+4Ev<WTti-=Q0hUiGEww%$z-!x9^rl;$`jjboR@&QicL;a~hw?zMQ>pt@<T5FY}(D
zsnMBST)%j)&VIw#5UjnNU(UjSztGIP--p%m^Uk-A^H0v$seNpc|NQ**Yg+u9E^&U6
zF5E5mP5kSr2;H^O5nWqynHUZ$vX&OPD)_gUwUzBj{d*uHPlQ27_v@XU%Ue9O^_chA
zw0}MF?(W(!?MHuBtuFiW{l7wF()HfmRx;PN@B4aS|MbIBveL8XYVP#A%{|-AO76|Z
zWA1K_GS2_Cnm;N{VK^XQ9uliGrzv|~RO$b}#ZDjgR?n}x|NFlArdems&HG}z|7O|B
z{Si84Q~%aS^MC!%CNX*G(xo+a|DT!f|H-@k-mUAmx2K<<cfR&rvAX{pkEKDKDVy$Q
z&9yBSQ&eG@F5c`KFK2%{WBL4LTjvM0v;Joc($Ta$_~dW--tV`h%i1P27`eA?z8+is
zcIL{vDxTNY%3eO3DaY)qr0Q6BwNtkuF!3(qp^Odt<1c&6TB6`18D=%}&%~`Q{WgC*
zmd3F+Sm*Emdz3%-_P(FXuHUJ?|Ciyzhr|5;|D50dTK$La=Fi+d!iV>kXc%)caG#x-
z%o|f2V&+}TCmJ7Wv!eC<+K?jw`==#yF$h&nO5C+Wf`RGW)Co<3X`6jirb#;cJeqM_
zZ8OKRwcCt?MGIH#`kdk2=WgSqVP{hN<w)zyr&F$FaPE()y!s&~zAE{@!~X>CbK4fE
zKG@Se-)8s!4-=1WzxPFtWrgyMz@VdCfnC3XZ0F9d+_%%h{Pj(dW!KMrO>IoLlz#AI
zkaovyzkv5fqRtPvP43T;+~j=uT6J|$?9tazePP9A)8}|8yKrfCH5jG^Ob)udNoOr9
zOJm4`V;-v_yjlhGDurgxh&j_!m$~MJD+en}<FZV)&5cUI{x4igokXK^%{f|^HM*6Y
zpMK~7%Sxw3rx&PAFWP9czTxSbrju*-gs!RJ3rxuL@=z6(h;Zg$cG!M5v`9RgE0D!1
zFh*&aWBH=!Qw2*y*IH<6zr8u{P;bwMrj>Whf*67ndqU0yEzS(|S;zm>MbS1aZ|#{g
zXR9X47hI6=P~4l)>aLx*qGAol!Km=O+O*)Efh#LNJGNx->|1<Gx0ONSFoT4^A*<C_
zQVu!gF8y=DGs^3zOyeb!C%d$!2X_duIB2?ZXs|6>c<It7HU@?ZT&{|WbCqNn*MCvY
z$vQeO?%ed<T&@Qs7@moX>oT%1rnOz-Q8kr2-n*+LcIp|Hxqb)wZO=JYsZP*hS|Fjx
z>cn)&OIbYpMVZ~nzZ}AAo(o^O!l2hBBj~hsXIS>Sb7uWfAvb?c`LgKBw~M{E-P+Gh
zEw6vdP@%{mu+nF#O_R%!jpvrgYyN4L^I$4ks`YP0TyN4P&kccIEQK{ITV@)_?3yUd
z={6zr^^CZZa2biS%nk;zI}6@9eQez+`!`ZITfFUZ(n-e%O@~)OJSIvJo~}A>23(>7
zEdmXyODrP~SWOkIe{_)f+@nqP6>61VSDjuz-{!;G!wVMNmF!pXQ0#QOEF5dgoau7n
zQ|r>Qqi-*4a?xy@_`cev@1RSN<{FWOElDg4Hhs7ICi^T45Gj<~Z&7w+PW8O$K5DC{
zX6?Q@Yt9@KQ#BSx4#A$+U)%B|rUW`)=TzM%@0R$4ePO25taX_a^;#2VrKt<~?XLay
z=H~PHweMzSm(N<(*?OSi-TwD>UYRn-m!-1qlW$FwaSc2pd%g3}1c6nCVOqMs>lS3^
zBot`O^l44Ju;Tjfs_Octc_04E>^YRUw<-L?e15*?TpWQG2djc-N$T(HcyRV;qu<F%
z!rf^SvSpW=R8)?g;S_M<t~)j{CD?Fk|IN00E&^SLH-D}@dbPp9QABed(~>E>lx7=g
z_O({6+caU(uiffxj4RJ(THK6@cyh2MO}WI7^9J|K(=x(3tepZ^Hofv}a4hs<Vrvmt
z&?mYxXbw|4he1ccCx(-LZkrBnS(kIZK636vue{f184vty`~G(4)2f`bOP=v8l9T^_
zdb7{oEC1ZmUxG~L&-mw97HIL5oH1#sUD_d}cF9*MR?zc|Rmn^iHV0(|D}|=Bo797>
z6gqsC`Fz;<==|}mvcBowO1%c#G!9*{o{)2=TCTR@afe$_^rVtY{p&Sf{1mCJNlV>t
z>^@;-qIbhQWevS2i)V(JY@f2YqS1S%QTE%<qUuXU?rkVskp09rQhVdJ3-aEP{8t`+
zHtjPsec^PLmnCIac;QN&E+;uP=hP)<+N85s(%Ek-_8T5q`pqz0tb115?RC8q?#Dl|
z>Xz!8GD&EOH=|P^LrbcNx1Pmi4c3;72})BNO)eH##K&sPWMMlSI{W&w$+OxVl2uNb
z%(o88o@2=5rWCn-tCLPe_`*GU7i+(oUN7r^T9a5^xZ7;6(sbFw334UHD~sF~ZPRg+
z(B6JnC3W?#TrZyU(=VC+ddqp6+r;fBmsQn~`sbzFn6e}VoQ+?qmO5X)RrhAOQi#Ze
z=~_XFErx-YE^}NGDA44&U2yRH7nS#WiZ>rl_MTi`|98u?MIm0syN`w4$x`Yx6<+9Z
zGh}C?>e>y_*-g)zCv<V|*^{8-Cobuy`hhWX*6M8wSFkPEV;jH6shfB5hAj~pa}Az-
zTfJ|!hf?D5OS>j5De-DGwtD-L>$zxni$k2p2mK`)ObqfJ7mBYa-MXOi!8K5K{jC3C
zQ7n7EE#OYOnm<>o*tK=Nq4~wT%*!-*R-U=>?fxI(C6bpuJ7{TqD^&EfxbZ+qcvX*D
zz-CFkf@`%^Nj9ZdMW<_vd|bLz{F}|aRoAK}nVg<*?Cy<ToA?Mx-Di^$RCdnF)LVPs
zZcf}~c832yZXORxygqNe{H|}k((LQvuYS)^v&)eXJDpYOvf+c%l`mUc*d)G|L`s}F
z+;6-8->J2^>uv@3K4Q73aY({=SH-Uqd(V`BL!HfyF{?6WIUX>aF6CtArYkrnfBviO
zLHU1A+%{JYJ85<QFaLQBM=pzn(k9P>xH!Ey*Rf1zIN;pK(WQSbvaztQv7&uR>O>{O
zIc^E65pKslC!5Wg5x7Tp^Uc13ko;x4C%@g+E@AkI^Tm<9+E)t}_v|}$Mlw)mn(R8C
zF5Pdp;_pa?-a2xHulD0_R>|3K12jdiFP17~zB<=U>pIu=zCW{8So<Bd3<(RKcS?m*
zd4+_V_vOC%S4A3LY)V?klEJ2U<ldCP$+iz}Sxnr%P1W~qtApvJeR0JCt7iM^XDuz6
zop>aRv0+}whP0aEOZVO!zqfN!^r5vO_cpAwa`8!DckR0JWU1SRzdkPS`)79PL=c0P
zuaT{amc(W*r?m?vtP?E#(!|WL+0Iw$#wJhywiQ7cFDf+Zr>^XuzUS1#rFS<w+*<JO
z_WVDJ_WwC=9%2ySj=yetegBN0=O(iSpIa^7ez)qicYDM2do`OgXGtyfx81ruM6bNO
z^zQ|UkE^8f=ghLYcl-8l=e`YWrs>aDx7O5E>{x#HQSNh@i@T?5r~mpaILWK@&dMD@
zOd|e_45wQP*RraedbZ#V!`9_9U4u@ZI>_w*w(^yA{lDw;kE_)E*;u{#rk$Wg?my$?
zZmHg1t3p@j@BizYUv+tQNi2KA?7XV8*>QWlIZiG$;<e>D9J{-WQ?aeBJ^Sjd{x7$G
zMLt$fm{`~G?bl1ot$efp1e;xQTy=XwTlx8L`I<i`?`|}B%n%y>uOKDCV?`!o)xvbc
zB1g6cr=?1&7OYd)7+ka+7zJ4*1cDrr4!#aq?qtE{XFf}N|JRN8e=p^)ZwWffsaG`1
zDmhUmyQfHxL1CiDn>#x{FAXnxy>|QE>id7UW&Zn^ZufbAam4(eZ_@4mS?^yRsI}CE
z!*!0aQ<7qd&kmukrnJoMwZE<!dtWSlop<!txhf6qizjA&vh|y-o_i_ph)^`gf?YBv
zRwZxb$%ybevNU1K4Btx%L28mtTh0q+95kJ-ZR4vr`AFL~yOua}i}>yS=Bq7~w4}SP
zulwr~CC#EZJ(~TsW}0D#@s^;@SB}0cT2o)%oTI-dV69HoD;b4?<!vW+ZmZ{YbJ5g4
zxRgsY*r@-h$E=kRFQhE5TZr<h8wMGl6~8y*$JdA>t1sCeU;aEQaI@ILC2c&h54T0E
zv`c=pN|!w-O@86umrthNJR|$KYircOg{|LL8zfnHPSCF8{UE3`)ybnI!aY@SDaY-G
zzlka5_IgAv^k&qQJ<%;A<`m%WAn<b2i>GXrR!m1!IbvO3X-pJz6g-l-X1ng9HtzjC
zrcvwuU4HXuGsBAg4!eri%fFgsQ~U3;q2+DQ+Yh-|1(K#r4oaNV`7}voB8#fXBc@3g
zt?uqH>WS9=D#^Oxi4Om_zOA*(tv?q(fBs%kvPd(LRpaI5t)4v2UfZT>Z9KB)skiw7
z32h(6u3FYav-Vi=o|}u0Jz0_(Yn`+=>%_tf{fnNqt%$YA|L?e0@wHm#VfPhgj2uhD
zzbu@1@u5?`UZvy-uNbYZQ39=}wg_a%Oq5`l#5vC|*>%Hv#%aF;_C#*f-C?lilIPmr
zMlI8qJU%kD%g#paORkck^RHu~i3-nmRQr1c&kFFE!!YsK4sF4^60e^N&*)zx$t2SC
zp{3w_%3_J1>zE8$jW`vSF!eAx_^xMgsNA^m|7`cLIXh-t@oBprXM3&uZWcp8&{KmO
zJm>2lC;V+(ymxh%cdJWbZvMwphMooAJqm9pT)%mLx4g27K@me}Ny_*1&Z8}>ZKg|$
zl%JdA?8S6q`WH__1(s6+lQcRQHgSAf=bdv%XYcQ$Hqv^&dR0v~&fWa{`KyRVz=2C`
zwlfu`TwA`n`R2k~GlN1(&#b$$i$CV~jpK3?SX3uTu^ur!q}-UXq$Oe6I>93jnq849
zr+PDvTd%)#X_<BSX8-G9y=(iQWf?~q1ibNzHGTAUzTC1UpAUFxKL0i^Q{SveICf|0
z-dbsQ-bM2NZr7fk*d@9|^V!+$X+cXpwrMCX%Pcx)UA1}!_x;ZrijERNUONSX3Vbve
z1iXS*rtH4EY|64AO&<-l3!ICl2DLdp_-&Wm6VxT3#4@{0u4Uo#sz3=N-^-=3*G<G1
zTJ%{*f8}6E>@f)P+WR8mN78?NR&l2SMFA(T*f*C1kIfKh`RA;4{Qv*<aLC%R&yF6g
zjD|eA=Qx8p1Q;x?rtnQ?<5Si&RFdmoDw5e{ExYXa<IBC=v%6-iw@qRwC|Y$T%Z%fo
z(<zHS38lTeW+tyVenc=lhEaTzX03yOd)<82%w_I(mUHYj+%%Jm<&v(m2Llt+O0jmE
zof?l^Ii4)_jVj4(?oSfoRAF>deX?}j%_Sz;FWC03D7$BDZ66wC>A5>xx}@{BX3sS>
zBipjJM}DlVrzB6xEs{_&d@yZ_h_h5O-wwT{WiLzYB{~A1yETRgc#3!}edwX#DtM8D
zkwLWELu=syl?v4kB~8Nx|5CheoLu6|m~gAmdBQHHl~;OtSdZ^zDOQYnYcSii*4!sW
zXx@8mRyI}Tmv=m@(t{>l@jNSDUw(ex(M?`zJ=5eh9d@>Se6($=bcM|{uayV7w@g{d
zpy=Xov~+)D{x*$s86JVX$0k~Ay>x5R6~SW?$^i;XCV2_=2r^1)@^rj%aTZg!x3ksr
zc2}j2st;efIgg|!ud7pNZE)V5KNl|Ey!zPI(wLROtMmK*@9PA7W-E3JsZZ<Qf5BpZ
zfbVM`MUkU|P6s#=SQ-@iDn&l>RZjGZa8!{v+!7GG*l1dzj?gSVhKUbEgmYeOJ1L-X
zl4CKCp6U)pjqBW!OJ_KUaA!&Praj(f9nZ_avT$<f*S+cI%T#^OCiK1bPW-)4D8`G?
zhdF*l0Ow(!GPxpE)?*QuSEOp3HQI6B)9PwrRK&`bTDCqX)oi1isosT!)xFDtmYvj4
zwtv<-Y0~Ri%QklRFX~BJcwoziM}L?umv9<&S-K^t_&A%lK4DN0O}NdnjzM5s38w>R
zm;@ukAqUL_2Cu++|Mx$xtzDqPFvr%;)YjTKBT(_++S77;d@MbRy^joprYs6GUcsVm
ze*Y)mI~J2f9bNtSoyqR08#VWINaS2z=6hbw?&TI`$FJu~UvWAw?hp{+mTXs=tH<ER
z=3MtAxyALw)CpbOvDZyyq@`LV6kB5EC%1?w9GWn}OUZJU%+8<Rw9W2qlVq4z`Qyjs
z@4lHH#zHz=u4k6!1qpV^uPM>9J;|ZC{2^mQP{GYqY5Dq^{>+5q&pDf`<gRO6lw8Jg
zcHVlPb?=Oft~JM3R(;Fo^IEy;@sC-rx5fQm=38~_7z;P6qlSUwlt-%e6=!`{Gc-i}
zN{+WJSWuF3C5n52m0XP6cM0c+#?;Gx)8b_~J1@G3#ZI1Bdr~*LjA#9hP}UzIxz8p(
zefiU&u#@2c_pH~~*1dgyb@!T@_+tzWtHM7q^Ou~+&`4C*SjMm*J4)-I&ANs~Q|2)+
zD7L=-@iy#DN^e!irU=s{1C5tw^u?b?ot(I2=F-zLUh@ud>75sE3pQhzvwGgVnI9P!
z7|fZ*pyntRsJ%}jK9xsxx1pL;Vtn1R-)U`EZ||x6b?4JU*Ef<qPo>YbCh2VtTAew?
zZO-eSmpyHU{}uU8o1EQvapKCy>H<yY|Gs=~_xGiJ#mnvg|D6B-=Wp$A#sznC{#{t?
zw{c_D*J(4{*OpmxF?j`;El#~G*>a14L1Mw@dneAh?G1`yU^;uOqbZT;+QOj1cmE!V
z`_I)$<^Fm9?~nI38=qU>-oC~wJ!mTH{+lbZznxDD^W?}id3E0Qcg)I|s2TBd=FUF5
z#Q3oC;myXzH*?Bf{rK4VvGA}7W5WGl|M=3gSEo)rb^gho|7vwrY+ftnr}qE)fAnTO
zN1=%A-!GS|=T%zFJ*jf(FIR-p)RI_nhgQM<<fSSM4LKeP3z8Z;_N*wW^Q>=R;Hv%0
z*&S;U-20<Q$<)Bktn5pHYe)Aw^KF^C_VF_Wo?&!I&nc>jx%@Bm=kwQjmAVWbny;^R
zz23DgcmJ2$=j;D*Yu?VY5@*)%jb(3$;8@3^JViKDr6>9Pv`fM}H~Q!^yl^QK3Ni1=
zGUtt(w&~jJV=4?P9)IQM{hM8!XT3POCyOV+z_{RZU$#+Nxqs1|#4`pJg|?Z=Ql~q#
zdnPhTf|e9AAH0wko8mon!qu+(Q&>Jpv1M5AxudsQ!%fPVV{7RYB?gX~_*bl(jg?>a
z$nI)f!g5g6(WgyDdd(rh=|M>=+E;wuEi_A%`>1L{$;riD4!1+Oe+eB+bjnxjIdQGf
z@G?Kc$|;FcgnO<oowTuoGsuwtFo!_1$D%2kf()rHD=nsa?&L@+HQe&O{(55RKe1Pj
z?DcvM1t{n#PSaSb*`;~ZXXOc#wKKMSUiQjDJN4|LStqx8J=`*roxv+3KmWYX+Z=@n
zECNC$JPZm`xsuO6T`~E#g!cxM7w5lbh8#a}BK5P>>(?Q_gPgiMldOE17?=b+Bi60F
zp|5N5?ePvfvprh*;=X6+MBlvK$K2Mabby1U{bp)l;)G3p{mU<J+0M<7a>g)Vt@Ywf
zlbwA(*oe4sF$CUaXgHf+$9*y_c>%+MTfXb}yr?{N#X(4bDMdoz*piMZOo|FUB1<dY
zU0K=48_lqA;lYJT>!ca>T)K4V(WO@h6<faS+gE2jlZ_#A{f<T_7R{9@5{hz~vb_Fl
zUNy%ylq?fvTo9$t?l|S5pwfzD6U}(7f;}N`ca|)?=XPS{Z_g&R?L}*XAGUp(G{sL*
z!}XMHoY;yxoBuQE>E8WuP5O?4oc#HC1r8T?>$P{nRFoMR7Ty+<>(_mieZr+9Awj=#
zZas&K#(@QTXP31Ee0dbzf5qY2xtk0H?_MOyc&1!Fv`fxGBJtAR<Uh}{)f_Z(3>X}i
z&3m;`O1o~kV2@zTrhShR*I0Qo^-Kv_nYX#xLj8}&`CHNV>rK6*B_8|iy1_N~(NkyR
z{`ref%Ilas+ExE(;^luQI<0rbofmRT+tZ!ZaxBKVLumq+NP|dIz^a#43?D4gX0;i5
zsZE}{C#u)bt3yD@LBL1nbk^3n7JZsa=O#oho$|ag_xMJiV9leJ>Ql<N7<@n1Z~Q(l
zagyxysSkKR|M8wb_35rvt8Yb{>}qUdf9S!~vY5TsqvKM5bI_wni*HJHUOAVsB(gKc
zOW8e3C2-cng&G}89E1co-7OB8UNGqWwr$s*lWV@rJiotV$M3}s%A60(FMYZ_HOylF
ztJTv#eoCzkG*|MUQ{BhP&?9i!Xlc+CBj@8LzJi50HE$Mme-r&wsj8~j!m#J}-S@w4
zUH{i6FzHBVkk|E6-|IV<-JEt-GP-(tV`Eq9Ook0xwmkXG$dFdNQ$CsH?SK7`R_$M{
z;*Rh4criuMX@!l;k~X!&PcBY1K7Kf@lZ|bG-&v8&X*?c@#_7fkC6B%oEPrRR_e{dK
znOE;AJ0=$~gzfp^v${Uv=>;E-DG#LCzs1{!Z7W?S_@h^MI_Jt=o0>yn&CPQ3e*IUB
z2{4+OWm?YnM4M&3;T!eGt9W^qngqmTY+$+6=i=b$sMYGQB<KKxh=Y=2(~^eBtf(_v
zEH7*3{`_=sW-{yH%IDYSS}6<Nj$Qj~Qk@bH`<jap|4(w4@$XJkev!&kzSzy&FYj|o
z(USW!`G0pU;W2P!eITwG%2jf7Y7hg9Cc8ru3xoEyB`rNSpH=KA>Znd#75~cWHrKK(
zy>9A}oPObx{aP<c?!V`4wr=~)>dn)ZWiInmZVaBADb4H_pb(+;b;-6HZ<H3-Mo;ev
zwbZ`(Or!sJai99rFRQ|1*T(M1t#(UJ)JR>fb!+9Rb;?to<lHUf5&Ws9-otS`K_o<G
zsg|gf>b*}%=MqGI&O7z%F6-5|+Q%>OG*7PB_{6KgT#MDg!>dC?NWk=%1;f)2_7n!M
z3sslD2dk{OeXU^M@1&W9%P-H(Ej{LD6m2dZJ6G0rcE{6YI=do$-<us;*fsg`+B~h-
zwL7nTm8<>p=JN3{6a6($be%kpC8#a#ak#c*)mu@9N`b9@`jh5bGDuwF<WFvAIJWZe
ziPpuH-IF5{F7=!aJSM!cEBT?jis&izGp^G=Pl_`A@-R<h%9JS+G(3v+?%E{YDSDZp
zbkP5S_5C_Se}{hIHUZ9+Z<MxbdKvgUnDb%<>#43UIs9{&u3zS0KI_S2?Gn!-I9+fB
z%M3P#qr9^h)rA(j+WRb4xoRrQ(cqJ^X39IOJhr%-+b4(4ongh>@G6S&`lfG}Iy6LG
zm>QD04y;Mtrq{9Dy;$n8%d6CG<JLqSA?<h3T1#WLgs07~eRR)9CQC_Iw0q}m{RdK0
zxfIQ1*srE)a-1;fK0LX)r<1!Q_4jjseYtv1*4VvEj`KWr44Cs`!E3ATAXU|0e^V4!
zrm3AgVj4X)$R%0+_l?<{OWh7GlbUWRv%56m*S(tuyf<?#cAL+@nY{7R8(}BLgKB?X
zMdt-fJP@})R+aDMIr*p+F<V)Ea{qL3$Iq$EvC8V3wbbI6OTx+p*QF;)PM-DYIJ?*N
zed+I2x4-v0{N%!3_xPFzA@*JDG3`cD6`H9n3SA+dtS_UAH;5=Sa<X+C{F%1lh8fp4
z)@ZhUSMw?x_I<i#>&l_~$xx7Eslv>a$vTtjN}iqPD?jZwY1QV<$Iai|U-wj&AtI-B
zZj+~=@w#ar|2Ep*nmfNL_|B)56Z-!i?cTFR-DriZa%XD**Nk3<My8U?IqR5u1n17~
zILvl)l5rW&d+Ag0yDMjOmh8LwUv||39*Zn<&BSTv^7cQ}HQsk=#>J0*I;C-SbsztQ
zYRO#L%%ihEbwfz9#-F%8j}Au;r>mTEuXL;Btl02W@<fJ&_LPM>(IM?>3OXk5!YrL%
zTw&7CnzHha*_7JT%gQaKY<CrXiFsSNHifA{T+=?pMsy<E;kuI3&u*86u^l$~aqZ{%
z(CU{FH#K-?m(*@7OK}yp<Jdpp?6qiJzf3LHbEVA&DlI)cyty|wJ$<jsn7{Y$x0S`g
zg|p__)xLTkTlH;c^P{b|UK{j2j$8D|AZ?nb@7b7DY;hj4&ltWjUV9OyAfu7nz%*rn
zsD{CdvV)q50(>W*oS5jmyewz$64{F5eR8uR>^}v|@B3U{_j<cAv*mi}KRe2%PCe*V
zn)>v?XZC(sdokCIL7T2->FS(Wzi!>S`7=BwKY4O;^53}pqQh+4ijN=qvnTcD`qI_=
z)7`)Rw>-hWRO!#+56yn}<nOaDbPIZa_V2U&`n>D&Z2#Jsh5tUzH~-(I|35A#nJpI5
z&q&W*eX_K}I^)TTu7Hzb3<AHJ^J-lbGUnRZ&DAO~it*+>b@b4cGbc`DoPW)ee(G&p
zzu=<TX^OMI*6hFgHfq|}m+`;8+^?RLv~fr7>1i`>&Wzgo@q=>zp0{iB|NdK=w)tw_
zR)GluMmy{F+<p7hc&6X}{99(O1)D0Dx;h-Z@MD2%^uH$SQ(e=-=Eg2jmwLTUC(h8!
zDY7kV=g)6R2em9@eTAF6=ARO-yP|z-@$}yH$}NlutAAfOUF>hW#ptwYQsAuaqYZ4V
zvAZrrzc0By`+%%hHPc0P9R;zTTNn64d{-=Tbu%@6VqwTxlBWMNw=v+-f$2y3L#G^T
ziQ;gGoVlDUXBtNaLpBSy%4DS_%u?&JRJtQJs<8;gZVu9vRAy0FywFiGFkyy)k%h_T
zT~exz@ARbKbS!?jD=snRLHgk<*MABuQS$8)D(dk#w^?if+ltxejvTn!6UZ=Q^<T@a
zeWzz=w3s%%XTSWQnz1#fSKnFS6tk%2i$bOz$9ZXHd~u75c^!4u)~Q`}WR^J<zuZIo
zfYF)Q+3jUY0bUxb`lj4HxaZ;rMF$oYpQLk=0XKpsNPOEJ`F{P~KSHWEJYQ^3Jnp?)
zQ(EPS<f*B%e0J{Q?wFRwaU!f}=ghq8Pi9=-=<gBku>AU!8^$~TWf}hN=3~DcBX+hr
zh-;33(}8dm;}zU&&nNBfpZlln?t^uWhtD1Bywq+fxjZlK(L6cZXP&2id<(H;I50<A
za9ZTABCT`!=lshb#XZVs6?$7b<wBQgaQKR8hYJi7GbB$rTwb<(`h3aTzcpKD#Q)D<
z$>;g$Ma=h`Q{zgTeFAoyS#MJ<HJdeO-KqJaR<TB3*9BM>w;%FVS!z_e;-SXXgAevE
zUHkZ6R#aceNpIGvD#?r7d|Sg7Maird+Of9yy2suO_4Yiiz^;yqD})&ok32{{U?CFy
zevbgh+<&Jwp7RQ*G27Y=TMJNDaeu*OWA$~%vTrXm2r5aw$-8vg#VO~`rMz`{T(xLQ
z^q1qtYK;~mnvAmr&UGvlU`XQXYG7e<kZLL5>Ir1M5V}N1^s!3evT4$jcO6x~zbX54
ztMbF3)%Mp<$i`l2wV88r-$U8o3YQkSDFicW2Aq3TbzV;QRb=tq(&+GamTIDD8l3`x
z9-_qz0**q83aV-j%7NDTHy7!|N=ChZp|pL=j+cRc#k1Mi-{fqn+z`Kkt1v5tcXx`u
zT(oQNvAat|o`@>4T$DKRMK!BI((k~9IgPKfZiKLKFetSIK4Eq23p{L~rmik7F3x-S
zOq%gbAGal$GgJy?GI!m3U1s^bEz>PfqD@fXkc4rGvZv5FQ!h<b7QxFF@4o(CmYFpt
zbI$R=B~vB^9V<+d_;ru_dtYClmZsl4yI>uWHa6|s+uz^Vmwf!rn>8U`nlqQJoMhy8
z$$)FJ%EF%9+uL%#ubZ3wzh}As+)3+?T%5J;_hP2F_~Wl-uD!01{r_o!;VNcd2g@m%
z4h#+}EtX22vS@JGI-~0Ft%h@@y+W!}1TH<22{?P+q>L|ZI&+5EtljPG3<@5*xt?-t
z->qSu9{;jtx)A&Ir;H0GU*pYVc3AqTugWc0wPl0Hp@MTW=182Mv)WxFd16*e&dDh%
zk2c40eqdH#^Zx%EZBGVXFCDjQMV!qprcz(0&+b;eTq}Q@l_6i^cIlSO{vPXQ{SZsE
zc0Z=Ijgi50ecAns$Lk+%x-D3!)c%}FOnc_SGYL0@JC!D=+pv8-HSO2$U-}FT6|Qjy
zm%g<K6B08?zOgOm9D@SKWQS$EqWp%dr~L?GT6pAK>dL)pI){$d-A<}<>TtP{5>cCS
z<~8Sat*39-O%LeySi0kz7iaCWmCNJo%1rkBeD*P0Z*9ug`p=i&|GIkq@7X(9=QXVg
z=NPzk9Ex)~rM9Cjd1h5h#?565H&2}^+G^ynOWJGl?(#{^`e(lEUGZMfczt~J*{AJs
zaSPr|ZI;+rwvNR^b0be*i&tx)z_&e9r<Mho98IwMd~yDsZ{`0U?AyQN^~EH!-_xYO
z<=lw)6ns)bTJl`zbn9hqa~;_Q?EZEB-|VXvd%bsY+<oqzI~7Y`a5W|h^+$Pd{+L)4
zyZHIhr<0TymE>(>Wzd@XTTiO?#mdhO8)Dw36@NRoR+PcOVx{>XzwP(^H5rp$=u9s!
zjrA5@IU#G#)0ki_4^gHG27-OLcMA@ysx59gy!iay9UJx}L`Ob6zOh3pZq7!Z1d*ji
zCQKYX!97z`XUz#>crfQyU+(Q~Ts8I~Vb^?K``TqR3NSzY^m6BC*XgCzP8mv*Pck)R
zl<%!N`}t3jQoxcYreS+5JRhq}o3S9s<?`2u2V?Z+Z!uY^@P>V!pK+@V<I|rH8>S>g
z1U@+$SoGw@M8|VE0c*ov8}%|Z_#~Y!GP=TBt?PF3LPBN1;jn4vl@DxOe0<s}?`^r!
zVvn^-Efi;E&U6zwF~#%x)khJ$s#90z?VA*Es8siryW2s|X;DT#D-QO?<XwNV?)e#K
zrBIdhj6TLGQI2bbb%QQCnEhV%J${CyHsgVZ%*O5hKDp{Yr}LkQ`@`wbx_$5OL&s{e
zpDh(#7woVn=l+G(>Ff5t_SP?-eehS~r?2mC7N2~(d*)jEA72mq|NB`iba8>&W0em=
zP93=)Lo^!RM?QG){ZXp`W5TnV-XgEkylKYfdu!ht-?vE)SUc<5xBUC1hh?kfe#z^f
zS^v%Kja=kxo0*G3xmyA*y#D&@uN=b)7Zs<SX2L69{aPe_z3#Dn4O2rw@b6de?VhP;
zE_;)tw8UjqK=PHX#&aZsl2&U52{Iq7Icdnd>DILKlYZp9|9AV?w;Tz5CWpn5pR0}L
zC$|KsCW$moNLm*A`slw?E5)lH-u$ew)WIoHcjcukIt(0(Bc5Mb;G(i>`jNjY-b?AF
z+w`PNP|_;!HTz?`iY3t3FY2to>)eATMTc2xFE9K4>X*yq^|BQY6WCKW&tq^XyL4j4
z7M3k%uCDv|hgG?nWmQ!D&&JK4K5-kZ=9HLH^J4G(Jzp+Q4`6ZXI3j;(y8_dJS6Q|H
z|8@U=xa98>b^D*v|KDymIX186(@F)7oZsv!=MLZhc`k}~&-Z!N+j9R}`$bQ=aK7%@
z_Gw{ZDlWZOt&VQE-gTN;Rp=kH>|`c}2YeF+7crbw*u{8WHbzHu4S)R`aqGQ}zxRDs
zn6%_t%#A&ztJh`r7@n(}a_ggf>&}~zE?ac0eS<YyQzJWe?Af!YE@{!#oL~Fo)lZ)I
z@Zr%RCdDI#cjOa0zdpXI_qSN#P+ia7mX=Ak^LCrYYsgsE{CIQosk)r~kNI|AwbxF4
z#m&B-?GpE4gU5@`E!00?!YRn`>FWLK-)(PSin+b&nyX#%zf1MMmiE`aN&mNz|MSNF
z+Bf2L55*ZC?C!VycUb1y-|zRum#<uy{eJJ`KK<I4`f=Gm_Wym{f1~-WIRE~Vzti}c
z4qQ9?+ARO%JbUqfaj&I~rflEy^Lcq+o_i1Dg24XR>5K-)bwc-kyL?&yh|yG~Sj*~F
zw{m=+-koR^u4pzpbN5}pV~^^tysB6!pP+X->TJn6+v&-VuWUH28fW0C%Q(Fu+VE7~
z&67_VH;Nvg+gJ3-hmoW4Np)0L2q(h>E8nR?oN7Ug4(1uVWh59<Cz#IF@b&eb+%ae3
zoX86rKbkT`+BVlL+Hvqfm2Je!qh1~yB8@zTJ9CSw{S>uamU1kdvZ806q()KmP1p3K
z+DvYSibR|1b2?d<+~-zRu}^vZ?{9|Fw=S2q04L3hx_8gK>|j{Dvse05bi)OMkIQ#!
z^=MvRm>|lV=jwUkTlirMmIc%Dp2-}4AQsQ<=;p;4z-w`tVS)S?MhDH*AeROeR<49>
z$<{^B%{7<y#@WW7)YtoZy*KU8l6(W(K$Z2YH}-hs-1798AjEJ&Do_7a+SxhNEAFmK
zGP}%Rde+h8_q_d;#>EzMS5MAksPozN`T43hJGJ%X5~sbJRe8=+C_yP%_JIG9H{tsh
z?Oq-H@?i|;Qio;2q6<YAIVH_7OO;~vaCyVd!DpfO&}xp|f3KGN3F}-o_$t0Dvp!pP
z%0r2PjXU++%AgzHIfWK9NHH&)-O*84_3ney{oVYj*Ud7vudiW!%2SwB;=6pyP9yds
zB3&G=rFjLbmN<15T6a`;PP;6qIB`V_i_5CQLo0$BR&FTw+w-+vUwh#ycd=BZZSnhO
z7F$JZk*oP}RH-S^DD~6C?&JB=n$O!eIe6@wB)zvP`3m16VQr;}L4P;w{J*+^Nx*5w
zQs;Y>hjq6fOgO5MzGE%3!<|p(>`j**zhv<9LPX-*ul_ZEKi=!Udo$U${LIlcmCyC>
zr-<A=buRJmzsVgMf}%}6s$8BH&aDm|o*fJ>T+P<*dmMI%{r@I!^Oj>`cj&s=Xa4-z
z^?l##yA3-YKPr7LZ)IKa@)xi9yNLMj0)Z_n(_UZmXq>gH>(T{piNza_{5jV6(O2M{
z+T9KP3{FcLpMS54y}nJe`RnWBty9)LzOl`jBXV={`>$1Pi8uO^qto=_H{`YlB}p7R
z@#4j=&cgfOmrj{mW-gjJX&H;d<2wdCs;$djdTF+1L~cuzSp520Y~fMSLYeKi->T2A
zX$tyvvA-t7v+(cN>-9hN{~LY#qvCl;BgiXq+RoC`+s@A3Cc^#m;lzs<FABQEL`Ke>
zJ=<9K^y}}n>+Ow<KJ~9$@c-2Z=xCPBlTtb7Sx<dbyF=F>VUtOVus>~XvZymqT42iB
z+4a_?&-N{STDsKnWT5faxE(g)=l`XDd34<G>V?9XZJMXneLkePe9PKBuU{N2Hjl48
zdDOYm@1b;h`n*WXaPetpO_*1U^TZUqUNToKw%G1=f7SQ%=kGbGd8g&oEc!6>%+k}1
z+m_yzlq<5H_O<42{la)=mZl&<&Itl64y-IOr!+4t^GREJXX4qAzYz+0na8wlUhsRd
zUdE>A?THhuQxDbed~)l5UCyhetvBaO$nH#Dv}4}_Rn33T7VdmG<L&HEdN<}o&R-~g
zT&(%w(i_~V8jdp*Bu?z>;##nK3cJ@FKWCPmp~k;8mub0%i1pvwUwoW><+O{TZs`mk
z&ICPQ*jmZ5>$1dakE@Gk{$6%?{tZW+(-$->!(QLDu3dJRoA08NWR{4v(wSF3@7{bf
z-@aUFbF%Z5&+b#BW<}<{zoXUKr7Cr6n}y%I{rQ^g#n<Ca<IYIFue{D%|MSF6=jG4!
z_GUyceqO%1d(H{f`BFS-r6yC-W}LZR>hbN)SM&6`M|XE?w({?-ef{ifYw&Yv=BaN~
zZ=Y^XtyWy9Z&T^xe#2sdcp%rx6e(`!KrKt{t?Qmjgy~)PQTzAj_3^rAwbf@MV$2f%
zUhm)k^ul5HU3dNbmWwgZ-aPT)#dY=PPTdUdT{0zc&Vilt-e$WU-4tQBUuvz}-xWax
z;getVeUEoL{5<{kX;$m)v)0}DbTIb3t!?c4udy?KpX1h^9&0m4`?mbwpW5>+stOiy
z?$*Ci_Ay0OVAVCj`j6MyOV=7~+jr-kp8pzScJ3(lj<pvRj%42}a9u6x@;rR6!bQ_t
z%o-_oxy_#nch+g`|9PRjc<0`|1}D?k#OdFNIG3aGEN)Kc_FQcpozl~)%6?PUeT++=
zdU-|z14r$}$Ty+wJlhJLEhBRDZNEOa5nVUysn)gG{~kM)yl;GI{H@?wQ|<4&x#5Zx
zi=NNTTa@3cxAdlNNrS;%nOl?I)!#2}k2B*s93ESu%%w6b%(i+-#_P-}*W{{GUM%Am
zes^R0zfU{g+sx6c-6__}>>T|qw$d_FPhDSjlhwv7v#)caSLpc$om(LPBiESUrP4v8
z)6Y16W@@pL-*l#;ho$ASto7VmKKy9>=l%WN^Sevk9*G!#)tLME*tSbEtT)X$nYqtt
zr2<DVU&-qe6}LX7PWgA;y6*l3u8tEX&%)mL|2z4+;o|l`U;f?yduIFRJt~Jn&PUzk
zoqFEpXXmS;^1Bs`452gp?2A54+|4(&Q+mOR(B|oU`?kD)wD(-b!{q%{-pRYpnNC}o
zGGpP=y&sOO|KBHH`tIkuy;F=ADEwMG``wMI$G7!6tQ%jn$8G&zz5mmK&O5KwIh$OL
zHWV<NlSpg{ig<1M_V>rb^&g(}&fnpue<Qr^&#t}iZ`@YgxGdZGv9gwDbo~z(|22Md
zBO<rw&v|7dddijMfb15dbuTqU6SpK}cAvIWKN9q#ZFbpB=gODv2VXw@T>sl?W=eBd
z2is*$!%c4d7h>##OuUwsy6LLMTmQS+AM;O@;m3n@-~WGIs6X3%cJGF5MSm9`ZvM?H
z_WZMOWxm>nB>^%V{g;^cmtCJ8SCV^ofuD-ZbY1P-JsinzO**GuDpN~QXJ5WLK)zzd
z?T%kkwm1FCSyoTk8STE_!t}zCm(1%<v+teAU-N-EQv2iN53RQXrzU)l$$xG2`EdCD
z;_ti61w$?CJ}iB2_uu7CtO5JuKNA=kRx{K!r3MuG?|GTK->q`z?fLtDUl3>4z7^u0
zDyyXux25#{lM_#}Lw}z<8NNS6M{NDRPp6pK`M%h^-*{YZ|JQ5L*XruOytsJusH@A2
z88a$Q`<nkf-1wC7@zckfSvnr?V0n?zY5V8Ko7COyC8CyYtDbjydE9Yc#jGFnbizFw
zBc_`Red~0~f4vA?ANk|_{9nzp^Xi|Uulb?u`~D3x|Gm2_&PpwFn)<`>eCetG=fy1;
zHoOgwIw|0IxkOQ=;mp%dbIaHnbWU&6vF31!HD`F>E)enc*Q;x}x1)SBXQi#bp4y}8
zxhQj%!1{Tr`b&EjfsV4cnsKaf%CeQ2vw92}Iu=<>Kkcbm8XL~V>&$<+VJ}<m^kta~
zC**Ix6(}LqCU?|usY$2sIm>jNt|Z^<k1f90)E8{H^uBuiQO~VWb8GDGzb%oy&dT6>
zdCH_^nQV?f`hR5aGn?Y&&Ac;No$udA@&8}S>)&%<omzRHyX0<EWRP(4Yq|e@Rkw9_
z-+8EZUiY`6g{V`q$1N{SgU>7_N>Z!jKXvfgemZh`<CO_hIk<oQHCy=7{$XO??zh+K
zzrX))%V6{6f^(tF`kxCJ518+-<Y$=C_Vbx^{vW}^#fQFTg`Qn=_WHgZi4Shcs9%43
z|L0xx{yBCx?{2c3e7;AkV9$dWn=b0)oC@($5!v)K+~0KCzRCxjy35y=xv*Wm;F8v|
zd6|k)YvUZZP0Guroqzr<B+6g>S9%z;p8DPVdDV80-<&=9;Z^MWm$pB*K3&;oofp6R
zGjo@(UdbxswZ{5ePM%5HU^}}|(rD?UcO1`~J44uJvwYklzw&dgrNI*W`02m*hPHm<
z6}JC+COBT=${O?iKV>^toHYseE4%%6U268ZH0$>-dXKV-@)k2DCm+4Y+bmu3SjmZ_
zLEw`2rKc8F6-%nr@*5ZMm)2^em+^_Nm)E+d61e1|vQ};7%HsH|v)^(*<#uAU_~|JA
z@cYNVXZ+YsobXa|d@QZ5HQS6YUe&c%Xu_sjZ)_`e)#V&amO9?cygmJmZBW?iy*nR!
z*U#{1Vo*CCdssd?d``idvx|?m{(QGG&nd}s^UI<cDo4+Jc=YN2!S0l!%cYtpEj`v9
zp8ZRW!D3%Qx`v@p$|_E0zrOAHI_YI^WPb0w`L2GWMbx$B=Az#|ZDlh#r=qfw=ha<i
z?Yr(y&HfgrymzeR54qzN6MZw_hk^F{`5k@!q5EAmO6QjLO&0h)rRl``GaB)ECEsqn
z$?{-X{oVE9J{M)yW<e%4=030DhL%ky%%`5+erf{4frecv?mMSdTt0Q!BJ}pD4JB_{
zFUs!L$y;<L>H8eHFWW^P{@Hy0Ud`R#Jb8;eF8S%(O7B*)ZLcbu<Q91Bf~4A9nLE>0
ztZQ6Vt+y{hnqMa@IyAE{Tln$Mx6Vl>`!`+bv)pQtsVQ}}x`Bhk&_Qofr<-!~Nf$Hz
zvqE0C<}5n9{QNd<PU*c#lLL#4rL~nj9=X-OdnYbF&uaPlDu;tC2N>0jXT@)~yKWzz
zx{Qy3*}Cm^@YioQLpzq9(^%$Jpmjpq{ou~6nICPZ_csVx2EShJ8Sy&vvGN_mlqm~>
z-frGH`M%8}cF!Z3hh8lGeY|D<7QcDT&!Y}`o9CVS)p(();@!pIr*98?+G{=U*&?p&
zpe1@a;`<dNh9h@RB&6sXZ7`bmHN5)h&tIoXVwIlw`th<fudBW=UtQmVdFG)u#>EEr
z=jWePC_LWXBH-ZhJ8{FEcXRU3*w?N*!WqQGvMqM!#rW&i+kQ-6SDm@~YE-64@y|Pr
z>GSTEU%b~lS$f^hXSZsrzo%}xxs~6-et*G>3k!YJZf9J{J-+kRs@3|tUMMjH1Th>q
z#w)FMef{^^|J?ik|IXfO-lgPwnPVx#0ue7w&86!eZ;Lv6cX!$TuW$3CcfXzNZ)<99
z{eIWEzx*~8XQl52=uN%%d*AokkNy8v7)5wK$~Zgcb#MM2MutNgX1uXWUUp7am#=!U
zFh{TY(T|fwJ5y#o`}X$sf6mq~@%(YmH^d!({bM@2*NL`0mtQXzOqlU2n~O6%nN2x4
zlA9r`?o~$B(UVp&-YKUn)2Hxe&SX$s8lZA!(XOLA-8v86+%WmJg=J(xkBid`C)*cS
zh5pyfl4@BLqbVub66k(7Q2X}OlQ9=+lQPQ=-HSX`F!`fkw2uhaod;_Lb{B40b|b)E
zWbY9MhQ!dLtjpHQGI%X*31T_$aF#<W3v=h+5GIDjDMpibW?t^=KCTwqt@!9m&S~LJ
zmYBG=)7fO!9du!<T3L6_f7zvqDZ&Z`W*^&T=ymvrzEqBC5t%XVX;qtaM;C);l$nyp
z5sw2|3xZb8i=SzKJ73pZM~R;y=!l<vM8-?&b{>Wo>Pd=k=JxMh>t^TgJNtI7XVR>g
zt;rvrR_0eNO*NWi{I%%ZnG|1!00)!anY%82|J~m2$IG|l_BN64?<8|LHeGr#e@>()
zOW*U)bA<dHH40+ek4k)Dy5D`_v&W6QJ9qA>b#E=Yvp+rI^ESrt!<&vWE_i(Or%&6F
zjq*o~MA@E8rC(7zeU)#iNQ25o1%}VvSKr&2?ybLn!^QRfwtG9jEDmR8P||7$V|l)8
z`6G+7Y1e`-F$kLF-KkjT_s8JfmRZWqqQ1`^r##zqQ~UaCwwu$pb2(m;KFfQ*YT~rZ
zUH5l9-+4KG**vp}vu}M{d-UtkGrQOAdiOi{<B^c}2R2{cma1cRYoe!F{@p(dZ*L3F
znP*<Hcz#OG+q3z%oH%X19C-O#-uCIwkIOn6t?%#8*S-5`9s9gXzMJ2FU3$eylXGeK
zdui=wbGYwSxLVYPJU(*r`T6r9nPHoA%5zUXUuGMiwQfh>{jblbMRg`<YnxVmyYl1T
z>SE{S@;$$8SKi-fWI63Db3@M8Ti&1d)|q=wT5->!{KtiBr`OBMX-&zmxO{K#?-|i%
z?&^&jR@}`snUyG_mbhcbj+C==&gS3SomrdtX!*MYZZ?5K?&Zu5?>DlyPT7_#7|hO~
z;KCuPzVG?+!buB6&TL><@cw77+vI><g|F?hFRL-AzFM0uS9!r`ZP{K^!?bJBiA)>*
zEjnFteD0o_Pe1qD=B1i?bvoTOy7_Fi8I!}~8e2h4kC)Axgr0hc1g=We39*=@EiEc7
zu=3o>V>6DmU4Po(u>P6suKzC{w$EFwn=vPVIb+s}|F4VZS0A^&_wihG{&nML2ev6r
z=<r$?;x1?T_J&`g!Q?By@0e8_y!45c;lp#QJC`_B_efiwP@b?bglC4UMly@W!#P4;
z*Rli@*t9BMuDtB~EVk-s>tyksTgpFkt}!u)WPQ9)v;DTLPS~~FRRMEP8yL#mZ8H(=
zXvh>w*5XK?BIxANG~@is>;K<GhiI)h_x{)B-Pcqqlo!9dlyrZ|lBY}WJhRq|-oMY}
zCcjba8~@)Snm0M3RCj+msr~+lcifAwR*w(g_PN{l$Zz@GccrOMy!AhpE^}8hDLG}S
zC=%3Ix4_EK;Lx_$PgbqH<@!2*n~5;PHXlE>6#I+w=Vm?J!_O`jSM&H-<HI)}=H~xC
z;Ivs`$)1WgYRAqVJ@;wmu`4mLtn*}|-|zX~wU+hwROJ^Zd4<hIc^<BEsVQDs&&IIN
zfHy?lYLd5k?nYB)hGkOECyT7&IwcwPe)Xbt{(Sq?8ow?syq&w<_TLd<h7a!Xe;$3e
zTx0*|k@#VYXH)jQmd&rf8rWhKds#ABDtw>3e)!|V?#uFa{p$6Z781exs*53mZ6RBu
z#AH4<!6{uW$Nqg3<~}cLb2VqhMBd-?Dt{eF_P5`e{Qbe%?RR$+A759t{Br(!zG-g%
zBv(xN$G7RGPO^@#uovgjD`hgi*G+quzFa+7r!V&>qlV_vpj~+p(|jd`oxC&;8#uUV
zwkFO}^5tN>T~^mJeUCuqq-9=;N?wYpCsaCHJxqPwL*__N3DQiRrRLOe{gbVv)T)eK
z2Tfx&McEh?Rd}2gS(5GN-L0P0wg1<r_`i4lf4l5&`|U>2=AGsD_j#p0SY7{l>fGpU
z=jT^GJW#w^{N19Z8<nmvxXae9xOBm77U7;~E)D~?O+ObM{iLn!xLB@gWotv*y3G3P
zuV2**CMPFPkF7en`Mm6$Su=m03g7>0a``<@hRc^Pf4BX>uv~=WPSxqN_DMf_tMm3e
zKlAgz^!pZHp17~uxgkOHTVGtwPj>y))!J(}gl;NkaNz89+WD$G=$HzF>+&<vR}BO*
z46i3jp8Dh9Yj{c{CSGxS-j2Ofq?s5JZr#q?om}v3;rcnY|IWlHU44}L^>THa+4}SA
z>%W)2-}7hD)IBq$rFTd%+;aTB^i`%);^VY%g*W9Ncg?={YDV;5m4z*DWbel9_!k@d
z|4I0>bMxM>nl8zG*+4My+KGR^_WwNk^`|3~%CydaPZvU7U;CTS(!hH-eBS)s$4gK6
z%s+IAJKX=x^N{GtV#}0PZkv|<HTmt2osQzMeSK-gUM*gY94lJ_HeH*`d--bJo2#`~
zy)+eG@L0OGX4}17@3C>;`#1A69K4bydZ_BUaR_uO`TV{4%Vfe-gSZYBL&;e(lBso%
zIB%}LnzgZ}mA9MaN?7)^hfjD;KWRJasF)?f)7KNgz|nd|Q+rlI;S!dhnahkazeaWI
zhFHaVyYd9vd;Br@C~=jG?Uq#P9M9J5okf{i%1`G;+ui-*_g%>-BUxYZajR_4tZBu8
zJ@?gSu`#@R(#BnWmrrAck?Q7|FSPbwTwyv%L{M<?jEDzQVq79l-&9?Hq-ReO>yC%J
zW=r1Pb1foP>i!hzUE9J}>z=RJ%OKHe$|ln);HmI;-}A-i94`xA64<%$QixjMoFtt9
zgDFf`W*N>AVer!O3D%f?<5O1<>#JQy@->ow1f6=Ztvs&e+vk3!1dWALPaWU)ZPQb!
zZ$YO|WoS)X8Is7d*?oHYve_*`%0ga`K5cw;W#zBW>9dbEg@y#Z{>k0z!Nz$^Y4MbG
z6SM<9&wYBYQ+V4$O(#x|mB(b|zCXU<AF%M4=0y#04iTYWT1{)h?EhZ7&c~njW#YE?
zB4<DEb5OWjC&XmfTrox1%VF}5FU;zkix2-@aJ$c8F@po=5~sO!d12L+hKD_ti$?vK
z`g#4kqW@R!>X&BCd#dix;pfqGV>SEc{yA2)1!bwbd^IPoC~0*{%08&vKc|l;cdO{8
zkk-}zl<SKYn7puxoUG8&TX(6uIV_`iQ`-438GYXP?Nb9by*zVodR)fMZF5hiEjF+z
z{^qm(dgj(!yUX63NZIUlDs6S?w>LL8r=MT9X3Y{M-KnQ~HkR!+Hn$f)Uig5$Epyf`
zIaN;q7O#cNUiTO}UvCu%etz!i>(bLE!4reLc%4r_Epl3N`T6<V(@Gy5Ir;Ks=2DU8
zdv3q<Iqws$HMMNFtwn_56f>!_H*enbTYlJLd+zSA)khN}@=dJf`Ypa_^6T%!i4Swk
zif^V)U%xYNZ{PJp(0N;>j}to=&ae5gQDOSs7cc9LwyrQVd(7GBqyC_qh2i<(xX`GD
z%j-UWSabHP@xz4auO@oQK4{9x@~$Y@TDeAeM#xX4nWw`K`Mp2$ahB69kDj)u^b9`7
zO>5qKKKbDOobQs1^4^N2uNTF?R?*-8qb71Y*RHn(e^bgN6l*J9UMRY=xP)8PL4ZTU
ziA5;HOS6gRz_K$8D?Ce=-A_Ax<l&93+UPZ}U;QfC5)>a1$0^&rS+jqg+Mk6-TYrml
zB<zx5l|9)w?S0a;>TUavzF@krR3pcAui`N_Q*lRc(W`Y!BsgGe0UCuoOIgJ(7%k_>
z)X%Nb{JHh{Yqrb3oQ$$|&ARG&>8L?Q#}ajAzh0Ts#%b9ro=Q|oW|l6CjT7m)@N~oV
zNjrPfR2NGw<k;<X*7Mu*+wR}QxBlK&YIMdrZt>~88R<8Fo_m<pEUoM6e|{_TE0rGk
zxQ@N={ocPl-FR`1-5hzz^*UFqSx*<_{yiEh%BIwHxiT;9Q<=|<#VOO8#3!Bq|M9Z;
zJIVboj@@0V!+1b+zI;VuVb-p?qQq+#a-EYMkNYoK;4tfMgMy*aG=`wBPHra?45w?<
z{OH`=-lrR1b@|%D#y>kwP73)I7xebX`E@duMzvw*{oML0&v)J`SSq1fbna9b_ZFof
zIW?AvT$;@mJd+;h>Q3WZ``dBSE;p6nm|5A}X^SE)3|`OO@%+X-?qg<o>v_^MR4!+E
zyt<n5uXW|mpUaMRE{jyU7&Xr-YO-p(hi2F^=`hR3<xMpg<2YN2d<0LgI~08SVewvr
z=yNtTcf^y<TrBePFOB|u>)yS!l?*51{%!mAnf<u_jjvxGx6g3?{$6h7Rq@QP9V^x{
zFTInnFJlR>8&iDV#ej42T=LN`zMYG@z3$n%)uKGBw69vKN`3yz%)c$o|M@K2(@Q)T
zOWWN3v~``G$r<m;dGZWPCY*79e*VYtd2;cUtAvt86s@-#y*6hnj}5(3y*N_tz{FAq
z%MD83b{DTz@idj=y!rCdoYPZe^q)>;u~$3n+MN{2$$aUjt!v<G#;9-Ce5F^cU0tS|
zd*#U)?`F$oiWw76aAa8D`rvBLeBhY2`rU^y%kOy$WzLXN`uBDJZtG8zHcaPQ`n0=k
zp-A$P_3ZUuKkoip_k=Hf*{sV?Q~pk`|H^1A7_!Q0l8Qj4&Yrxagsi~YlpBwxoT$3e
zee}txsmuQ_`f6QXe{<W`oSPSQ*KWHJJMVokliHh0zdzX9|6O~-KPEifNpTTVQtB5K
zu>}dCrA0d4jS?+KHC85ttWpW(P;k^_>NsWS6}xa=bxGkjhw_qIJNp+)IzLzkmhM_D
z>67fL`r_{X?;^hsr|X3CA1+Z430iR8z0ZD2jP>VG1r@9Neit`i@T~n9zW?8Z=jx6V
z%A{GZAIu4hj(XAioHygzF^_fW7yjnoapKsS{QGQu?Z4IMO|HDR`+WKExf|;i-ZnAY
zu(slKo8#)2`no25W`B3CyO~-!FKz40Yem=2`0CeZ>*fFK3SyXfk<)?MQ1Hnio!cRM
z4qTcORlilVswc{_I_ZGT2c7ig)me&`ce<yqn^{qPbZw8wx^S&`M>Ks8?YI4V)p+kK
z$zzXo&I_vCdfJlz!qv9-8uRYSrZeZaD8{Xle9gE(Ti#GZf^BcXlVc7qy#GGUpZDvw
zajB^2f{TaOR_+Sj-}68CX9s`H1NFL};dMtp?>R1C|K`TV<lW`(^Gu}f@A&=N>iNnk
z^1m*$$CZk7aRdaNUC^fK9GR=Xzhu$R>GAf(M_m`+-tL!`wD5YYm&8S0CYD>AvbUa{
zDETt+`0DR>x9_?ov&s1ByyMo1-J5=VI9>dFSzksE%iW6e=k9Kudd=RLi@W5m$K?<&
z&81O~Ys02Zf2^@4q%H32*LANwUY73O8@JzG^J<ANhv1KW>!h<ILwcllEjwPgCo111
z@X3vHtM47(q@x<Bb<*PTtYZ;#R5}HmygWG!c@A&Oy=)>FutaDo*W(|d?}ghICQ2yz
z>YP?$$liCT<<E_tI_tGzLf`*?US3!Ey;XdTnU!Zty!Sh8F|Cayyy?%qw*GtTUUTJC
zwcahWfH*#9ey1fOL5+7D)VK4!ym4~!+2!#zrkjP#Y-CN`1&@|A@4Yqs;eXMZC(81+
zRX;eM|KXnh|Il3dKMIOZKF|OE=T`W^?{_}VtFim9d~DyxQ|9&WR`1{Y`0P&O(=XHK
z|M+`*`@6eAI~`STa0RzMow+W9?RmtP()<HFMgj*PG^J~_mezA_PkSz0U^?llfvbXG
zB8v{&9G0MUdRtbrDi@gqZ83j-R(Mg)7sh|jU+&+vZ0EaKAGNu@wUr({%Taar{hDvn
z<>&lb>^^;Jl1h4TYlOjur0jJwvtH>iL@e2LuQx0tC-?(Tn#YgL)9pWBJDaa>A-%-M
z=6~kgU)*z7=AXZ6l=^tBbv|=LS8?}=yVe0Bm(#Z%{dZ`)-&td(>>^<Wg^3)j90JR?
zxNj8IeKmJ?+{e^#g$X6UR%9=D-6EJ|sKQ{iV4`11w3K4Qw@3ztB`ge%j19RGZ{13~
z=B@o^e_BJqY0(0CA(jg!7X$(sjW}2>gZHQJ>TGdPS6j*A&CDcl?8%&8X|-b3oPu2u
zJ!@E(USaxm;A8)BkDPP2>@JopnAF15boKf3+w9Sd8)ch1CN>$Ua@Pj-ze_HNU*n*0
zOhd0~zOiHxSA&4Ihl;1j44z+;QZ!y|yc1W+&yaKX<2PaM?=rRD%+14A>@L(ch~6lp
z7JcbvtHqq}i;@$4yhXZSx$Z2PcWZZ`=BWm*sh*;)4}?0MR9H9`RD^t$pEB=cjCir0
zcU9QbPft_Ms5%{R_!GHxS0_h;r<V0+(N#RX5>5$!w>JuS2+6f94Oz78!c)Gf%f5AM
z$*9&{U+`ARHLKCXar=uaU1!!_{>pp%>!~<~8#Pyt9Sf=b*O=_HYOhtIckav+b_@bZ
z5i$&14hOnDFS9dTv3z)hX@fxZ^DM(gIaa;E|8b=bUbC&P3RH8Y8gp53vKMG-b^30a
zmeBXD!M5n;64N=xI=m)Ykz5Qin$u5+G%CbeME1^~%e%|*7I!pDl=nPMQFQ|igVZDD
zGZ-R*x8z0TXt(+{r{4+xk$pRfgQdyj-EqOilK;A{^b0#Jx-vT}NonP|YfT2c3T;74
zUS*r^7vd@?<x*LwvN7{yz$RH%0mIJLt#%RmetT~OYyF+qKl|j$ehtCObN7DA-``Vq
z>Dw}CyL%CTPrb_0<!Rd5nz=M8I<D@)zu)iEdknp%26;|e^Kw<!(Im6kmZiUX1Rfpf
zO#Zu1e@TH%yRll!gE{59V=o)E3e4GPz%$>vBET#4_OqSE!G$91i6=B{<yo#q`98K0
zRq9f@UV6#Iw(`}JoyF;;hdG)ZE|;8tZ7%J*?qzRP?DefVX1CveH=cRs)TvFc(_*fB
zwrWiG-u5=G=%niZEn2_Uv)gZ5_UrmbtGMI;Pyg8Je0+Xv?i3T_w;_A?nTOweD`0iZ
zmhl9`FQtzP%LOGC)cQq+TM8cInd)kKK`mT)=7XR<7MUP^$4|YIPO*~|+*l4rcpfTZ
z;W%X`pv;{*Gs#z+t1;<-!mEy33dxek1iyF&F7UB#3@#PCZ&RVlz@Tv?WMzPoRtT4a
z!e+^@OK0)#@_qPR^P<8$(T@{KQ(0P0r%pH<7^>EyXC#<7Ww}WhQ=pL(?+fL#$8+Yk
zM@7!<7dcy09KCJE^^ipwOB#e-8w|a4+)A~QXI@dB^GWJ-=k!)PcA=&R3k;|Ei@wzm
zRO0f{vdR8f(@_;~I9EVH#nJ5CD+U!G>sS^Qzj=~DN9PGycOCs-chb%6!Afy)yD!W2
zeV@E_44Ek28fRfNhrjV#(+ndoj)xu7a_7ujE2ho5d&b<zO!uIvo5MEWJaOw>#7Y6~
zk3T+ry77zi(pN7lc^@IU<x;8+o}wwo=cmU^IepYfB*bg}OWpX5|5t5X^LBeJw}|qE
z_wFkLeongm@loD{04AS>*T3#5QwW+U`!-_RG)~v$mwA<YBlf)gR;4BB`Q6wpIQ#0A
zFL@JG61Fci;5zU~V(B6dh8sMW8_zCY`){I`CijY4Z?Adj&Q`wZ7;Ro6=bCxFUvh1@
z+l*<-aUx~E8!}bJXUyR04LIiz;U+CQfiEzkgxz>r?EBwm-PS*{;t^#|=-Kl3h;FK1
zc=#z+b01}Wjxzr|>(Z*i%MN9?cfCoke^=zisc^35-{pHZ)nD(MbH}Xm&mEuC1A6?S
zlS->wf{H!{><^vJCF|GL`sr2{-vpjqwZpr04lmi2_d@Dz_~m1J_7^y*p1Rce_=T;B
zQj&MJLbyg+apYM8j?0S-vd+xSoMXRj`I^igk0S<0B2$mF^4@x)s_cB&(n8erVpI5w
z6053Y&DkxF`@%H%N)&_hO>TJ~mks~vxuE!v{_faCx6J+)Y@MefwA*Rt;%Kkt$*b4)
zt;=jadFYDw<=LNO$~jJ7KKkgNx81+n+37F2-KV|(b!Bhhj9Yy9>)Keorm!$|v}81g
zNpLxE?78BT8oD+uqf9eOFG{+2-Lc<>4Qrg{XdTqp-eK7kb2_6ijGZNvmqjV9bb*Tp
z&tDNnlewO)iAuFSZ8_65u9&|1ooTnaJEHNBf+xd*iDuWVm7QmQntp%7&1({-GdM1X
zmvMDyObyXc@ml%r?<qsYsq)%QE7qzuF7oPh3gL;kc0rTTewyJTrjpX!$%h#hJnJme
zQtA;&;M~DzwK#<7%<7UAZ?4V$*w*QDrzfZRoAS)6j}j_eS3>vy+;-PIhJm5e$NuAy
z_46`(pYNTrEUT!-JIwfggxuP&>8p-i`hWJ`Y`5rXF<<BY->dw{r@W$g-<dUMR-KUw
z37y2%+sc(O;Xt00K!Q}2;sjrPPG!clorVc_Oqv(w9xl>noHRSJG5m7HMGj}~j12|N
zDjA*`4o)5`yqtMgomzA1)TxKP-|tqRmk_M}-u~O@^V5K!%mWIq|JmKG_M0=qZ;tTq
zKgvnR!}eb1)O+*t_>G*HH*vMkYbz&OS6-h#f0{b?bVHp3Eq6PbHWqEGxmf)9=%0NO
z?AFy^BX-4oe9>C=ePi1zzv7FNYpw2C@0{~ZJf>dreeIV<eo@=+^Lo`^v2J&jVU20a
zue<h<>GWQ<pm#q4j!zA_oU&SW{`&6>bH1C1>a40cyRmxC-pcIs-;I~w=TzrK&1li=
z-~0cy{GX(Uo6heL|IsM_<6!)sr}2JsYk!`O|7X4bv-STkzxV$SuX`HKSo7Gt=J5N!
z?`G#!oaFz1;rqVFci(IOIviL3pw{|UMUmlqr@OUxPv`yHwce)YQ;Xo-DkTdgx8*58
zzfQD2nqBw(j&gqv|L^mv)t6_U{XFr}qpVe1uF9v)7N7U(YuD7HhxzOOe7SUL;`tpq
z^}<_njU{;0CVS2kKUQ$rq`hC}<GudlkDK)_>Hj`6tLJ!Xq#hXfsR@U^{aR({_Wtl0
z-SF!_UzS+O@O`qmfA5}N)!ycbF@0I->FE{{Qim_UG-)xA;AubHxN%!<RA}z)ZL7Sp
zbEiFxz5edqyLIySu3!099$`OW{?)5jx8<r&K3TA1!ZOd>WyfZ%duylu_3`e)X}8y2
zJi6Fi_N|jijLokP--_SYeSGog-mQYbLpufJ_Iy4!b^8847i{%S&aKd&Dk5US$iwSz
ze{t{6+~@ya$olK7<0)Hp=E>>6q*rgW_kX?p@1uR)+w@8D@89ov{Z9S-Jl{2cch3KP
zv-<ts@2BH`8L{mWu={o3@AdaN1-$$=pAP*0cJKeyr+aoko!m0L{cm*tom-m=ulUN(
zm%DfCo|K;b&(7n~kv>K4@ppC?+sK6<{=EFyDoyVzu7b}qoGlr$+w#tCnXG&~rhdmp
z)0OA)W&PyD>vk+QQ_3?rA6KR?waojlve`@a(%I2pZ+;fP^RY0XM=3PWxLIxkm*pf8
z?z)wEv-IxX3jJ|rPr7&Zar31e{eJK4rroW2^X_Vm!est=w)gY8G<9qL+W!AgU-9nW
zq9vQt>;E6@|KHx9x-)sr5-lcCRV9fCr=%-Fw>%altY~2A*tK8(cGG2niyWo0lSEdp
zytk|5^u?+F`zl!--u#ndSi$ZP$Se{1*nPXab$ncagHnfM%c_G(j4PrJ2q+zPU!}au
zqkCl;6SIgPV@RXRM5Cs6)qcr`a+qzM1zg1inX4p)7FWx5264@uwrd-UGe?)25QBF|
zm)WGJGhZ>P8H6;h5D{UpS~z7YM|{<3^Z6EEayRd~W%c*?<>UXqSGmh1rk=E`TXwrn
z==`q7eSv?USeR@~XR|%ko3%ReltAI@Gpm*)1d59?8Mth)WK2()qqs;SDWi2y(Un%#
zd(xiAr#yY4d}&G*o3*m0QI^zO-NMk7E+Twq<9yoFeg`aTTJxnfG;@obcizSK!8%8u
z-uZfV^5ZZ2*4G{`czEQg*`F8D_Wyq5*B-c@d%aC%Ye2;dgH=LS%NU%5L#~Lt`=qMO
zDBPyScjc34>+A)US3b|}$eO*YW#gHQ-5Oj*D(CLhoPRib|C?|B&T6OJSTb!b<AT5t
zm&I+@>_1h@SG`(4?+*8(Gpl(R%(#SwSVNY7JLUE2>Mi%9@0P}tIvO=ay>oHBA|x|e
zP-RiH(i#tj!&8K$(nB6D%#`Kv&~Y@}^oB!Hu)&5)(9E$h<KY6cdu@CQ&S$P@RJDcA
zFMnfs|M#V&pQm;>g@)FDXs`cqV{!kZOOuL|b0+QhSP>)QI`6rQ$>fa;0)m3-nL^1q
zuV&5Ywh_O&Yt^l7Z@;r&ySXj%lFnoa>-V#F#l^?Z_wCWG+Pmn)>Q#EnFROTd`}S>4
zapgSW;_KV){nik2wyF8?p~7h1TQPgN{?9h@JmO97Z%CwV-n(_G_|F1^ihrNy|KBuy
zZ_Yl=hs#seC7zx6`KOokWB>d0-#+er_V5*tpl<s4d<VlTyBEGPR$a3oarL5)Q?#DG
z`!?ll*yjV2PWJy!PQ6;260p%vY^6_P*Ao}zjgxFI9?SB%DR7@<#ns-ZEkTout+q%q
zU%t?{^<?R!;2tg0H$^9U&PuOqKDGbfqUtp3+;}yuCJ%AdRd2TayCTBhTVCe0`Q_>5
zPNj=}Eb`ggojzk%&?JW^0SvQ*o3CWBDmX2k^dM5|@eI3Z0=DbRU#MoU-p<Eu_n`ZV
zk?1v*HubsoTf^_|-~2npw9e>TbH~;0MN&KOGpFb9ein}1nHKDPc=N`!NxRb~wcPP|
z#HGG+Vdje&D-^tLEV**`l6T!F*Yi>;ziU57-}`%F|F7@w&um)ST4$DJ{d@(_62~s3
zjn{%Mmx=stuGwR*yLldq<{aIsnfGNwFK69c8Y?dE^XKAY^WM`dO;5^BUA`>)G@Hv~
z#tAFV>TEU?FWnOU@9+Bhd)MoqZtmmX(Ya;DyXhufWr3>&7-Cku@XfD#u~@#kCPCI^
zd7JA5KW)*o#@Dqkb$3^)7Z&8rQOR5W*>l>p%fCLHTCgTsR9CEOa^TA(nQxo6z1?$R
z=PKK>%a>Aabp$=zs~VBrn>=4F$s*7HM3m_jM_%dlj#>^ot7TI-8Vvlc*EflIUHdY<
zeR1Ygqoe1dTMOM5>+y6gnr>HFH|6W(%l^4{D{uR9zI?dw-|hFmHYMiYXY|T>ZU1-b
z{ExHKXM`r3&zWcF@;F7n`OL1BhANf%r#BtFSjO>zOYsUz;0+z!O+L4cOcWEDl)XI|
z7e`%{66#X>n&L7+LQ|ta`c=@So*?fWLC4sD^&Q6~PiN1R_kZGC{lcpL@_~CMK9g46
zzSWs`v{l1zqghJU)-_w>PR)|oEzxcBR?>QH*7``<yT>BJ!o#aV?(d1onQv(-bK}(u
z?s=c*+CSc;Ew|(Uum8V)<o`JmZN6Mu{nOUBRgcqlXUXoq6V}qbc-qXhCnhCx?b2SW
zm@LM{x9I|>;jTkk!J(~3isDVGW~Qhaq(3%$AE~+6d#1#_>^Zr&W=bSirmv5U^Vn@B
z&>@+bwoA<@SX)ZjEw?&DasO-8<8hy^mhX%^v~seZfZ*Hw&wi^oTog}9|66YF!@EY2
z_2(t`i#Eo3hLw4@!dPD|R=IZI;=8=p){-l@0#E2#s-*=j+`BF;QGjF1rO&I5O-ens
zgfs3;*7_`GvsLk5AIJZllfUPAQSV#7?{!~e?QN&3o0<Q0{+qMDC;pL2Ns!U|DpT9T
zecz|(vD9cf9n_jO-|GIn$WxzN#6s5|4LKo{BmCR)xL>v8#;m)U^9p4z2r4;Fak*;V
z<Qb##lK;)o2DOJ?C!>1y>RB4Kh`dra-0mUc>Y6-*hbbd1I`x7<C##7`VdlZSoU)%q
zOv@boto=W%-}{UAHTUcJzWN2fzPuFQ|Kr}r60Qf@`yQRX|8-rtE)SdU?R{_8=I?&L
zZ~C1NljMK?lmB(OeE)6HN~;&oE5m%h&k1{R>`HI{+OO|w|8+j!`{3Kut4%rL3;At!
zd~V!t_w|GG^VicH4{!6Ha(R)t$LBTcUTsc4cc<)Ais{|vmLsnge%-p<?7Q9UM>Xd@
z?(@F1CHuC{>6t6nWoO5RPTl->-a5f~Ay=cU<@)CqyRLt}w_j1}uu{~t;Iw!AY@Oat
zJeAX=vroM=IaU$Cv|C7hg2nPxxwkuArmI|wQp?+YEsEP=(T2qIwcq!x%YH7iuFT%v
z_}t#_%?BMqYOh;9w|f72mC(dTna}ELcj<hcba(DtllU1Sy&CD2_kQJV*l^+6(jyF<
zD%DDpr?OT*-`sEa``lsuUC%eLPE1=o_nUM5-xKV1CBIH~FTG*6sr6EEm`+LTbi?}F
z+iOl|@Be-I+e^F0*X#dYkN<6ZpZkDBaYpIaKS#S6{yo&*|JVM{ul4qmPv8Hyuzb(I
zxA_)To3*1uPfs*hmuk~HY35Va+kT5pugDkZO5~K^j@G?v<{?wnbC&O0lJkLYUdP(n
z<2*`=7w`S*vXAfPoln+>RXlHMOC2p-95z*nB`PYdDLcicPg?x7^?X|mWvTV6Ywu+m
z+FhSxGiyrv>qNJ|^JL%td{eMZQ$%=Mi?W?v<+5{mFHP6pN%<1c=WcIRc{IH4xOv@6
zZT_ere%mj%=dY;G-~4c2u(L<+xotHsSnL+OHqcOL&|<wgf94}A#kSKYv~PLD9cWqV
z($D*8>OI}Z+t@rFX*S%L!?55J3q$&^<z>sorDv`E>BTD)rhmny!%6hq8*Q&r7xgRK
zr9^lvf>>QN-^H(BY2mnee@+vF!9rny3DThnQXZl+9YcDoPt8s1nb|kRsAEg_6NyE?
zcYoRO*Ee@TSFxx#+v%BW^#A<TxBEGZc^9vl+^+}j_rE8fcK7j}67i+?U0g@AOeyo`
z1Titqz_~q3UMEOg_F&kgp{HToA;9D6Egh`0Zq~yIO~;=kaV*tIiHKTq?L&pmvcS-{
zHkX<XU1;<BJZITbzT_P5RJVzjBQ#5|2w&c2_e6v>SA{Xg?P$aNJu9-^&wl&)=x6-5
z$=U7ezgC94H%<Td=Hai0++WLnUfH6}wOdG~YNpjY9{$|N*7{`!+I)kVX55<7py<#d
zB(Urn+k5A@SzSB5c-KURDlTf;vNl;;D&1IB_;6dae0u1aReV_@-!7f=xM^_r-t3;3
zi(1p1H=KK>7%*XJ7=w+)83q*xwzs8<>>g8$<v2TEbty8HHAlIvNuD)(p@XZru<)Xk
zz}%!LCDtlC7k#}|YHAWp3pcynnz16v+ftDwx8d5%HS^!}xoz8WEbv<KoEghFk9_;l
z-M{v3?UNI>=HD9jZQc6y-}nDdj~zRD^Zv~#5oX5>R=>*0TeJ0A)a@<045Erk&*yC2
z_I6iR)F#91?A3~0@2#e*L{1Ay6?HN=CJ=ago6D4^uD7qGMp`}Z$oOVdeooZ&U|aG8
zji70l*S%e1dhM2g(<Bu=&!+FISFe74etvv>e0*f=-$m8$BBP?J)ZXv1EauHVH|KnE
z)2sLP`+nxj?~@Pge|~=TmC}u~Jd725J$oZLwC>FpQ%cYGoq7E1aiddtAKgR0TwD{@
z^E>L<u@yUaPK#)ZJ;3iNQ)u9>l<;_2IIjVx`neRbjHBio^&aOr*|9F2BYD!L;z)1u
zuG?~o-<HU|nVKcAXx0LoZzp2>6Tj62cb)e%4r`6MGCTNFX3eCB%$HV3X@*~NIVrH<
zsmr5?sI=`~=VMPz?)Sf6zuD91_T>fLPp19;yCQM9mcQQGg<nnHh6FC#;qdll)#o`s
zZiDWDHe+CVexbHicSTxG$M3}w3+qlU)wEQ#xmCh_Mmh6W&Z1W>U)b|(zsPQv^*tN<
zSW(`7>tF5sUndTymsN9DMw;&K-QY3LDs9p-ZXvNSw$#Y5Nc-|Ir!S75Ziwo6)_!n2
zw^pojzxm4O_m59{PG<9zbSzoEe2$Q`(A1Ld+h!U0e-=HruYYmp-m?|&?<CA%6<E5>
zbc^9F%aS)0FP`Mq|N8ebul)GKs~S<N+j487%sMykz0z=YCePz#HephSZ5oX>cIohK
z+Qz$&yYXg6#KoEOby8<F^=zKYzt<*m%No0Du`Bjgq)(V}RHJl)SeEeYC45a0X8U+u
zvt$CFJBKZ~tS3@wl*im-IP>!=k)&|*OKizEEvGN<TT}Vw&9#lmtB>>R*M4y3ulcY2
z?swn%ebyVpE8W8;s{i}+HvRtpX_xu$)@NI>8a$F&ps1yGMU8!fjplD#KjSQ=vgo%g
zdZ(*g^`}+u`^Ig1d5creu8UV0&F4<*(ptc!v})zTc?<1=4+%8#OEJ!#uvMgYW?6>x
z{%MmFZQk*1og4qC?C8-odB>NQ>=e9sC+R`Q-fO*i;@4EReLiS4xq~5KdqDT?IT{Tc
zs{N$@AJw-h{E{6v`TpnoLh-NJf8BXJyZ(>&``Sl)`}spAoyqH+b!g@Usr6i~Y+G}4
zE=qanaI|*?l>IewS#)E&;{&0zMRDScQ(E7O><V;WHucVm6&g1L4B00x>+H?gzu{Ow
zFdNgQLq;p~_8PwN>|MC7Q?xUSB~WyEugSDEPNGt#KW>;^GFvEe@ps<uB9>0akb{fP
zq{u`sS}-d@Y1yh?MGc<PxhicrFBxAXNzI&P<}`78ph)ETDWyk>wwdxC-j}_5N0z5(
z^|d=c4<+CK(ErZ1?E6-y{{Fl2_y4!&*SwxRYxkK05ALv+If?h%rf14DwoLrwv64CO
zW;VCe2Ax3v@4^g!6|M!HR$25{q4HF<^}GhhgU0hC)6M@BoZZ?K#;6dg;&`d^y;bBc
z)%_O^8Y#VKy3We%T=8n<H;;aHNpZ<iuj)8$MoT#fh79$E1tm3&^J^B_?s;cs{^!xe
zl>Dajr}1C%|NX9?H|xvh_pEW>H{1VSZ2#?X=A&EZ<gKepl9L~suCIM79rypUzxcoS
ze<%9)KDK?&+j77}f^X6KoBny0dn(?2Ied9<QKe;U<Oyp>@kNDdua`zI_G+>+?|9Mw
zO-18-*TG}ozTH~5_3qobS8l}Vn_hT(c5~*eH17G*^WV+aj(HSv<Tt|siL_@rr$uhu
z+m$Ep#&Dp(V$JJW9iMH4udaLBal&%8xa(z;eXsX?&%M3sRnCMzFWXL)oSVJ^wiaNs
zj=11N50^7+(@iudp2+D*6j-^UV+EIB`Q6^@Lg)VEp8fOw%)U)?yeA!L{jjBOhn?=O
zljlBt@`}^3`*dSv`rW^G-p;+d_oc<gYwYtQ%$BSXHoL48ID13tGL4JvI)y8jUR-hS
zMs9aq)#c9J{&VlI+oN5@JvTqt=>H4R^%ZBc_rEqiJ*lJS_xAmtzW;x~|H*_`@rT6w
zJ&*gg@BjNYJNx{W%-nZ*|9;f}nOXerqq6$s!nK#fCd*A{Jo03bgg0;C>MffB%jZtX
zmQ=S1jti@u(y`nqy&?75m85j_Z*0#vmgGI*sYvoo+mN!w|3%izQ!5;<ZoYPLLHDW^
zr*FtdoQmMcZRyXF*7Ue+weCyhg~!Ivt#nkAAFX`+c5g*F&vO6X{NInR25Ocp{JUy*
z+>f*0Yj1y?D(z!_dq&NpgWUV8^S&!L6-2%=xiNo%h-24ZNq^%@3T+#BgC*Wtr#gvT
znW(ag?M&N~7EXq4A%U439zA*Ql$P0eh%_i_1hAj#Id<CbK7UU3j(p36`r}b*XL8mU
zE!d!-!Q9!(FTrlqGB5OE?fr+237j)Sy>GnKFwc_oUEr3$v8uzWcnynlLWWa9n^04N
z)Q=m7V$0XmU*33BJSIN;>ARKg_Mc{ZetWp?>*LQ0--jsOa=U13rpUL*@$!^SJhv}<
zONE8BHEBw4`6wnEu{5y+h+bUDnZ%>`Tw|82ssh)PK&#7@zA{G_G;4?z@G*Q-VqG5@
za`?f*K!pY+g{~7SX*-JEXy@;KEUFh<(YChg+#Jj62G=({JM(jodY8?P>W6P`_?@=$
zPJX1}6>_y>p3n?6E-R~7-LHNw^%C*&=JdIERq3q8O5Q-pIlU1a6MNq+J*4npf}n=)
z+Kg)}yDFAu>^L=7(NFrlhYq*&z2uilY`$5&xpUZ+vQtFeOqhb$dbX~d#C>Y*igp$?
z|3w#$vgrMKn#r9oM>1bXe`lB8w0Se#_AYyPEc@_-RH=x`Z;#A~oX(m#i|vAmx3qRF
zN9V?lN!tTiygnQ==@h7_j1t&zF?o?ej?2QOp`jAqS_?nOPV5s-J!GKPHu>&?Yf)Oa
z>n5(%NiEmsy>t2ev)V_G&IzZV&+q-F^+kfSW1+^9v`Ne6sbxyVoS)^x5_>z1!*X{3
zCx>s_0lBc6=feF;FIDw8?}c;BQ%G8%7aF1Dc-h~$qs+JW#Z3koWmdn;^;(Isv%WbQ
zv|I_gSE(<V^kpW$3yZ2??%kFS_7ayx5%<2uzFxy@vCEXfZk}h4p<?j)78VAcT@q^y
zxs+6sngso0n=^S59on1Bg*s;}YTOilU1BlYtWBLu4UbI?o%yu#c<7|`#}kd)ddsF=
zHRR}+cq{D0Gw;JnE|JlG^Xs4QDmK4&JNwwXV@KaT(u{wn8L6~QYt^l;>=W12wx0XC
zb<;+t3`POT#IPBgxaaWh{eDL6*p4}#*DH%$LqrXPRc~ocaX4dh&8EYRQIKnG(A%C6
zjtwryb_8xyTcso$=&>W&Z0fRANetSPTJ*YHzT{3bdFA|OQ$Xsq8#kFkQ$m;jeR?&i
zFf;S-iG!75*Ms|3f0p0BW4EP~d*I`UXth~yy#pqQax}9tEbYDK_FBUE;k7+wn#&!N
zRizgt#2Fk}$#g-_Y}(qVE~0Bo0*}trF^^Q9yTYZHLCB9KFl45Os)d)%%?10WhAnLK
zx$?ro@ImcjxquZ83k;4pIt%zWOfo;VK|sWXtzr6sBb@0Bi;jggKXh6s8DbKW$Tj1R
zu0(-L&nssQ?&L*n9#U&#ZMKwrdiS{d^!yx$pisG+6*<fA&AKw##B)n8!^+-OQBj9m
z4&G2>x?tj2c}9)R*IA`0D$LRIjm&R>UM0m+heaC8@2N&Ml;|YgP|4v56uIBI@JRVR
z$wC&spzCL6E|;?}|Cc0dDb=vnNx;fvZfjIJqr~GIyBO}?oU5`kIyScUU~&A1?{QzQ
zKC_bjy!m1LzbF2C-=)V-j|$)Vw!H57>iU=Bbq`;DJI(wd*#6Ju_y0e{hi|->`@O4f
zoz$*nUQK+Ha}-}o&e)c9>)P_ldEeWYpF48+c;B<yyL0UVxB2gMVlk4P?#_2N^1Wp4
zv?Z^vO%p#}J-f7amqypMTD5a~{y$4N%+O=F@3T_U+|qNYkzrGx>KriD=32dK*300{
zoq@Txqh7N$@ADSAUmAP8v7<Ao=h!Wq^QT{anI)os{Ibc~RnID?rAdbD{l3cT^T|{m
z=8Rd(GNY0$&Uc&ab=<r1)uTsAp`msxp`wDFkLGN>cCGZY<;wY2ZRYwdyCx^yo2@7v
z(syrK{<}G=Zgn4Sm7AEmJWAy_pYGfh$7;TvnY{h3&)Y3;cA1^NtaEx#$!_1B*Qedl
zx03&SZ^K&W#wYbPN4M{LRvq_M^7*P&tK@$@l>hhk{;&Sf%X{7|)&Ki_|F6~C?-YGr
zF5S7x?!!j@IaYr=T9_On^Ov|jN@NO7VGY!GOZHWjYEG#vtH^!(<C9UttVq#L4r9-x
zMH&uXAG#z=SViBg;a{|`RAlYTGyl5OnKuM<2)4DX=nYUaQ(44ju!?i#`y&!TsyCF5
z&6uUv<+tYL%zr1BD*s#_6(+NE<*n{g<6c9pW{$Q4J%8s~E_G+{skGd~!MOQ|>x1;)
z|IbWOV_=vV<-zB0R)XQ+5s90J3|tfi6*>-VVy*agR^!UbrlX85cg`-FRqOT6-is-j
z$B<QiQHP<=5{5OK6<I_*d>B+8cRFlfXktrtFbo!5*eAJ!uVE5<<Ko5M#?2xrx$8Zy
zPx229S1hUC{d}S7Y=Mx@wAksB<c&^5o>vRIBzQ%`W2y*)OEp*WoXHxiR2kc5E?A@`
zWVM<_C6JRvqVZbUf8|*XTa*v`tO-~dsj3vLs5BuoG%-|3b@npu=7ST@FAU#pS-j6+
zW_CpJvokY|)6dPZoPT_dW%09r>~cGPuiKrs|L-?{xliu@Ui#a7_~5Mjv-f0L+>)+{
zsh3?R>wINf`6(ma-)g>St-;h#=a;#m(VSCn9w^>*{n#a|ccM2drZ3gJHho_4x6b4J
zGEt}3r2TwxQvLjnrBnYKJ*{n<^3=q0($b|%Z))wisk2JObJLq+zilJ4J5L%gXWY)S
znk$h!ZQ8W$+qb8^_T8jYe$LeQa%t`)o3|#rjxIg=GDXVi#3mij$?IOv+SO^eB$Mqx
zRC3S9d)srTi~lUJxU*wN;o%CGr0b=T)4o@^ie$cWQ(^iM^VYlLrHbd}lX3fsUR2yP
zNxl4}`|A?h`pYNp9cz92BDHdd-rYmreo7S<ytwcy<@MpiapxB7T03X+-=lThcjvr$
z=Ivd2JJmJcXyxUExUX;5|9Myc>D76o?AYs9OE+&Y_%lbO<QypE{#-v2b9fdwD2tz+
z`PuZK{%7O-ivNG#i+{UpaB5SJ$dWs~$ywFsQkG<F;db*qpStt&<yjpKb3`84UNuzb
z4Owb@MQ+i%Fs6oU3l{xx4E_44{PgnQbNv01^cXJu%5(I8z~E8Db+Ya3!iFC_RsoVu
z3q#yFUoObFZ8q(q%c&cNGp~i`YHVh`-TB>cNu-!}?c3G+o?l)6FUNF^B{+(ozx*N7
z`ve--AP4SA*f!(ErDYO_A6`({I_2j&(f)O>m2NFd)lQiqqnaQl`o1>j_KW2G*Y}tF
zRgadle*U>>=5l4G*eEgA$9KDQ*BDL{VG-oK=>GNW4R(2-^di5tTaQ^yFH(B5a^Ch<
zu$7<Vdv>;&f|3@<0iRhJ3l+o|Ca}yBy5S;jWgwlpwV-zK%FUBjly18@cT$l<9?#~}
zMpCQxYOML-rrD$=Ah<}$>3?43p;@1O0(?UlyB35!4CPee*sFAMhGb!^YX3YH7N_LM
zDp$oYo{6EaRVMNU3S2EPYq+K&dt7DFZk4`skYru2d<GT->F4I?i{!m<adKJYBA9u#
z{FYfR_tmehSI;e8E9jhX+N{v*t>D5r*RG!yDZVZ;e|gNU!oF`?)m<;X7u49YE!%~O
z;nXIZv!A$kOEWy3r7}feG831g)q`m%cB0vk1aQ_E)VzXNTf9#};9W<{$xTb#xH#4*
z7<#BgT$Yq>t$ncWs+yP1hU~?gnH<j_oo5o_m;Ai^QXE^u8@VY9xF)o@vKrjae*Kw?
zx0|73aRQT)QYgc$w{!YeM*E!&TK8lN)3TLenzNk$cFinS(smIP^3fJKQK7h6VB-=#
zspp?JK=Sf^4e)pdI1-GXb9b&*_r01ctjy#3ye0VK3#rW8>*j_nJ<@bi%=P{*7l~U(
zcV%9Rdtc;IlKJjz4cEEnveTc(3wrQ#_?O07^Lb8_nD9L{*erGH(REjRCLfV93uKV5
zIUeV0lGF9(vR~BK?RBrW|9hgF9~&9@^WF7*&))5R|L+bgM8eO-9RBs?!=l_C!BYoH
z*={?EuMFSqy|?JegF=}fXRo*J5z0wZc%?3VeV3ZLIZx$Z$6XW8YO;Sa-u>!9>veha
z>#Ua}b$Gta{XNBP?F#-&wflH(#qM(UY7kOgR-sn5yG6ryN6-=Nb-@cuLNBHt&#$r0
zpK>l#*KNI>UwCX`sP>iYruXv$Yzt0)J^OQ3h@PxTXKH%hgq_)&Rw*rPYWfz<@$%`n
zlGs004>)3j^<pYj)}8#nJjb=FG^!-_$KOZy49s@vIkpP*ob9mt+8xrU_v&Cs-iLJ-
z74z2ZzdwK1Qd?isn3ZOy4a_@!vYF&^IIioRxo+)dX|rDc+1?vt>fH+#|E_s@rEc52
zWi#b;UN)+~z7+a<?Z2W^Uel#IgzheQ89#ZhbVzcD>LMG{b2f`#YAl=;)A?mpOzdr5
znV1#D8&vILpS~zn%oliKwJv+&?}tAfE{E(AG2VE#>iW?_<{If;*MvLlDsRvBWt{o6
z@x`Z!tBwAB>Fp_a&?g_GQ+~B`weX&Azx=13s@oFo=Y6FpB;1!*!HcCttfg{4V~0oL
zXHV<GYo!aVODalJYky{*{_thREB(Kh^#9&DzklEK=jV65URVFU?Yg{u-5=wQbo<{)
zj(sLV9a~FR=)AQGj#Q3(x2aC+%*y`Q?!(7Foy@bGX|ty4-Vb5VxQuBLo7FTJ1&y1W
zmL7klp(n(#=ey*ytaJC-M5Z&Wc-azVDEe*rrH_{qO#O3D-QKuTxYFkJTi*7Y35NAq
z%TE=(+u4_VcUtV?dCE**XH08e5_rPJds56Mp83-x9%sjYzIDIiv2=B%T+@I1y0_Q=
zy}$qS?fT!h*8h!}`g(D?+@Gi0|37m#m&;BPmh?$k$nf!^3`5HPIW7Wf3_P2zrA+yf
zlQnauhos91>&8Xfe)n%)CAQY#``eFN<}N0`<xW^_3^ZnIa1dz_5ahK|OAT^nu+Ul=
z#n_#7%&+t;cf&c!<hIp6C$8W1**mW039J9*>#xs!aqiFi`*erh^%mPuK~@GehK}nq
z`+l?SV%V(L&%ej_<*M?%ahIcCsR~cbFZi~~qhP0+oh19&b2sHLYc@=f*<k+iK>Cr!
z5@m)1LL3HL<Qq44yY4Ex{HVKM|L*aU=4oQLK1-+H-?a7b!(I3CvhSN&6=X3;9N46$
z;$p<hz~;8FA$*ee`Z6X)sqdeCR&7|qlGNZK$>d|jG+{}~!p%?0*R~$`HN*X+EJKJ~
z@6)me3^Mn#6<)}g9`m`Zbeezej+d^hU&kLVtEheUcgx-%eeLf2He2_a_V$|B9G%9Y
z#3I7NAS&44;^?rWr20uv`q_q<yIolt-LoQ1-+f;n&bmN*+Qn4kC#(1mS)F?07kS`Q
zukIW%F9-gFtJBuCWV-SgT;8ef!@w2FWFy$1!KILRtg$TA**$^5d%~MnYozX;*An~~
z6euIN?tXRB-+R${H_lH_{kiY^-uD}i%W)f)<#H?d2EYHy`}zNN*J<L0KepvgR@wP>
z+wHiT_j|QZ&+nZ3q4ikI;VQQ|+J|TR=kNQw@v{8wT@{~}sX7-Lvv`Y5`S>Q5(dCru
z)GbU3CIK$(VJ55IF`k*C*>gdl!Igob;woPTgT`7Zi$fuaEPO`-0$JL{7!oBN4oEb-
z*&lhcNoj^7*S>$J^S<3vbYT;5ysFK#W!_v?ftBeR%CB6PFo+nsGAo=43o+Wm*06vn
z^=?BJ%M6PPiVSQ99TU144t!@2&<f4Y5WXmM#39W0SIP<@vvQv4`(A#yxZb|<%!kmK
zIe*_d`~O{Td|Up-mqn%@1X+%pe(!s?zEo|=^#05Hwzu6ZKga9B!&<RSkCEYI=<)S$
zW)>$rDE$9jXG!a;tGBvhWbGTY1R6wLn6`D!{NYh}`mA<*-Rp(xw>^vM-*)-!r^EGM
zE?$0LSMu~s-&vpOQqD`bgd+Kv7NoAzeXGf65Wrxj<t*;N!a9+`>4VGHH6kp`RyRtg
ztYVN^C!!O#$zn=?OvS?Mt5}}+=*;S5l3->C3S`=2%y5iL-DuAhN3992j0)enrW(9H
z=A^#&jKRdfw+(MDe7M1#x9_L)z7-MjF~OWlcUSuVS$_6o_4(X6erBs&Cr;j(=6vgw
zYOKQ?H-<TzS~soWI+D%O^zgJ%m{OLDFk6G|oAM%-rGAl&%w}8i4cM<1c=CCzyRxc5
zWffb40QctnT}(0VK^qudA{kwiB^yeQEZR2tui1ePpNSc1Zw?7D-r?;0b;m@mGcw-(
zo9OZPf5c|TMgP(G_2Ar><lPUGayg_}8KO8BIWA=Jy`jY-a4DkoSJ2|icdTMIimyGu
z#Fij%d0&UYYECf+(M78q?rSl|g^C0&47lns;ph?0kf}T$gC6<mEi2c(nOL+|RLJ$;
zlegdNA2jx^6_l&}5;INw_%*iFo6{~|Gics0IlWPHg2cs{j~*Y1sas-mJkna^*^^7>
z|LzLYxR|pdK8>BjNrX{VR84?o*NqdYA45yif-Wvi4==n~aPz$W+f>em#`#PFrH#D;
z+E+5U7c6zDNc*nTJy$eQHE5Ovo3yy9sPAru73q0vXNoB^xXJwf7j>2C#hT8Vl?_a*
zPYD_RJ}+`+>hnV^f=!X}TFDll53uilw^YCKo$lWJUtPPeg|EvM()xJk_x++*>+fC6
zn`dh>SHpCz=zEn-4Od)zZ9h4f32`&8SX<V&%4I6!e!d0bWxZUE3{%n`7M<C<gWcia
z#2s6_8NzmNW>6AZsFJ}~x;ec`a0b&t=1N6DF~v}|^?VNcW(?onOi~C;V#t0P$uRN3
z&7M0#4L-{m&gsvWSTlde?|akdR(z{3-uv^%59jCizRi9=?~eVgnyeV%V}(^Uxx5W6
z97=2*C!@kvaF}G=X1V(JoVG7-gTXt8Bbw6Ao6`=4Hmp$KT5yERs6o+aRj1b4XDnT@
zBJ$1w3|SGpJ*F;M9W%cDW=d4L5Fy&2C@?uujH!b~YH^kTZ`0|$J*EwxR(zJSdi(9D
z*&`87J<aaa9G1Fk?&%?C)}1~vFZX<unX|P_`$W}kZL1HyaQ}aI|BlzK<&PvkgNBCl
zEB?N|Y+@UIJ^lQ=+Lx#IeX@ODcYUI=`@BjXcFP|REmz+Vc&t!vF018tZ(q&tx#nx-
zqtCQ)8qfcAW9H@lcXdw|&-S-@sa~D@nmN^T(z4zu?8+(vvDxise%d^6@ZRwybTz|-
zB`e+LhE#9No8;1We@oT*;_H6*HkN#Pm#nl=vRwT9JKJv`c3$q!oxeBY?bVN`J{&fd
zR<6AJI_|r4evNX2K+S7rfw;e`!uP(feQ#a)=}CH|(!?LN`+uC@c6syM$4i}A9-o+$
zm=vmdOMua#CNrizLC;%xf}fTAvgx}cg1#(jFqo=+_}V@96Lt4(Hh%l`Q7KDkX>!8@
z$GC^Aj+zFn3~dV<R)k7~Dtnz_TXFs>(^SW#Pu=}~^0mKbmfK}lJgTp|`CUGC&&z~`
zQTsoN_y7I#@@#PPOqTKkHFN)VR3!w=TIb>2H-*7+ftSpL&UI1>4_DW{nSFEmu6uts
zU!QTO#MAolRKH(dHan~gg!N`$d(z5aZ=6<of5%hpwG;J1Kh$|LH*!w<c7Jzjb>a4!
zCmYXx*Ad<S`O@wGHx>4OO^CXDIsea#_WJ7eyxY>dnl{ZbTE4Mok%E$FP@?LDGdUuR
z4J)*MpHe&PvfyTT`<YEH54^9jGnc%)WU)D#!C}$CHP1PWF8@=RB*b3GAn+<uQF*4o
z?3WeK_3b`RT)aAe*XMopb}<zv51z6Axtzc5&Hq2$OR|y=#a;Y$V>4Te2g?C>#ar?T
zvoj+$>z(>Mb+&ah@0pUdZK128j;iv${&czSf!syWgF*avuAP3kN@4R1-ieQ;?VsIU
z<ITF@mfVG%w=|~z51GC$b%8Pi$0CM9S9e9MwPIxUP$>EueRM@!RntTBW4rm|D_+g*
zm$BYd@rnIk-2Wq|o+c=Ln)iL*_uTwiZRz5QzX6Z#ygT=9%baI7dDVL3%3hUEE#L25
zzuvOqtm=HDCkHn(@UhMQyW-s3*I%nLXZbCE8tnh~r}e#`=k)h|zc+pVpQoNi_cfnR
zPON*iyzW)LHGlo`&Q<%rb*`QN_r=Qp<-gBtOewT{zwy?`BlhWE*F`*kU3YV<>#g@&
zXU%(e=w!|gHM=)G^SAzcb3D5K$VSz?)RdEV{Z8+>E&F=D#nR@(=Uly94=XOO4Kc5*
z>a*Om$+!NV*l{ucIqNqsP0CgO;%;RVxhD7h%e&DZSyY#A;hy;ZL>{m5_Snd?{9o@V
z6$(x;dOlNjPIsR8QLjytZY&L)xh(d5Uy|<JC9jPvu6@n(4G*)3_Yt#JnI<M=b;bO3
zxjAR<ujI`6TfcW)*xY^4D|XHcS^0kB%hAyuY|Cp8-IDQ~HvP<}sNg#`T4H6IKEmh1
zetFJVA+>u>L5)_6;_~fJ+B@2!p7QOrdHeK<+s3<jr@rUr{y+JXJAT(TGoNoqr!6nL
z|M#8$pVhse76!&jUHp1*gKYWfz0rA*e~hxiu2@gKXmKfO**5D*pC|n?bdA-j;w%jB
z;(e1Nvgj_?;gHuJwyRSYv^cuNoz!OBz~jupr5{nU$T#Zkf(J_{xA*Bh_xAJq_V!{{
z)w*?|4Ru{xAAOtB9_PO3$d-Iz7uVa1(o0o$bIQJN*%mA#?~%9hsqZPP0_*f`@9W?E
znJ*t(=l5!w-u5}||KBX!{%`j79QzL{ulUaGxbi_&mCq$zwE9|(X2%6}FV4ObhOsRE
zqJdLp_N>ralqj0|OhRR=kAs|Q;Mvg48a^pAc?21!oix~~(3<FOy!0to-^z8$k@sf)
zP%;+WA}Tn;O1|}^1ltDDtwBwzwzhTX1g;V|ym_X$<(4~{v3VjMLc%V;d9EKlwn6{)
zyNBHU|DX5&YQ6XBZT58GxqWiA@8$n1l)ty$zV-6?(vuHQFzHS>;^nIytDEaGFVJ$@
zSJ#s2NhU(eHf>jZZ7w~z@UEiUmxXt{qK-cGIUoK+#-XL*q+d#a{lQ-Xq1?_5hpbdq
z?QOawmz&?6yLEcd#uF(X%~tJa6hfCq{jpFB;M-Nz5+0Uebm_(lrd(C2t;e;jA6{UH
z@>~>fA;a7#ING~@qGg7@M`FP-Rcqb5J%RaO4%{sNd+*Sx!rdj0iawqXe`qc*X}?2y
zp<UVT)0Xc`t|b(0n-z6QkIO@SUY_&?6_r-+JzSGtvaIx+`FUziqVD<g;g^;7x}Lr^
zsjq1^OX>mx!-p9H%1)w98L{o>ytmJgI(^Hn<PdYTU$d!-rt+aJ2i4DXK6HDtGxNu4
z-S>O%7?n&fu1;M33$*mf{`cy$b63v0zw%f2;jq%`^?}(rul8iA1k9UYe8g=HuT%T9
zw%yW;ZHgChO<Z!~Rl}C){GaBy%-WS*c_;eBsdc@_3T8doyT)GQSaoO;Z*x%gug<Ls
zmtDoTq`#54^33yejAgc1_2U=PmvhaPJ)N9;rPJ>CZ@cv=DLQ!Cg{1kjCP;j$-tEpW
zZ)d*J!n3<BPdNMbHtpLS)vrHJ-INuae!R4@qA<e1JaqP2UE>9%*GmkOQ&z67Re9FF
z%y(PC626lgmoAj_mAK&>v-yH>y8abe{%)>=N!CHZ8<#t`-`45=`{-n0tYq;Y5B*yk
zEPJQ@xNzywwYZ-T{pb8YTwc5A#GB3jaurH?HXmQ;*WCZooPY1;9Up;;TT51cj9qG%
z!uBS0@9~8~x4qJO1%K@7)mka69yLwz<n>Q`roXYB>bkzvL&YQN%cdg^w_fhJZ|2FP
zxreQOUlT`PoXm2z)~#>1+*<i+!lW;`=}wn(zjt>S$OgQbXd<oqw$*iNLUZW;faCi@
zzlK^$rK;$eoZju5cR@Sj^&J1{vG$wIcfR}?9O|=J+uVQu^Z%0be}1?%_xnwg`J%zD
z|39za^WArSb@lF>)7JX8d8(X>E&Fwc{bE_|<8$w9?p^)5;k3|#^cB*jk|m4xY`7g`
zvGwytx3Zk&rNQ4UPgi$JFMHxMD|+^ZX$Q|d@p<s!<kD@u2|)+EZ5!5V?Kj+Ok-5w_
zWBcE8E$YEOX6oX8{pYSRM&7!A<Mpw*Rg1WV*Y`AvU-!&NPSfnMmTpyx-G2RDpZTx3
zt8X9M-rH-UwSAJFpIUVH;Z~Eaw=Q0CGF<ig>%oSpJeLz@1h@$B_`I8-DY@*)i-rFd
zOt)OfD%F=fvpE0k8l80SY;SGp*_VIc|MOvIv3T5%(C;?F)=y;L*F3lXx$k}Pxof%A
zCAGEb`TYy!|Nm&d|7-32Up;STtp2&!{Qt*uD|ljGJYAXpeOh~6_UDg|@&6BApI32J
z+kej!?=!a+R;5;6k$-1UHm`Qk-uJ5QdDfZsg;kquZQ1YkU0Sz>e{ad+y%!T^q`HdL
zW=QY-{H<C)?#{v`zj!v8JkRImI^Ck8X|ib6HS4YkH@4hAFR6M+@1^92bG6^s{dw?x
z?w?E5KO@VxHNBlWb?(;Iix-v8?$v*_|3hVV+*x<In-NhQrO#Q*ij%W%#P4`MuR89>
zq38Coi==1IUjK95b)VBhKmOmWK3{P1+^c)VdlR3ZdO2s+<X=nd<`z$B+0>$<qT=14
zdizFNjzm9Wb<X4JgWqpe@Z9K0+#q<+OiY32P=l(2lansz%D~mp3nyDGzx?uu)$*dN
z>*n4su%9C~?Kxk?o1X^7$N$)ezFnRbzSsZl^Si6B{aSy&slV=ve}std`7;SE;@aKc
z?-ZZ^Klv$#V%^Wr?=_`+HP)WHap=@4?s-e3w#8ojrg~__ie}^Yll`UyPY^6J7LsI6
z=ln4>$+55rwiaMR%0i{7S?w?FxS!b^6|R)MuC>r0<B~%$Po{*aq|jA|?H-#?o?+n?
zy(8pte8s7N7_Rl&Up&^IE4{t%#Sf$T!D2F<p=Sh&EJQ?KGI2?8#51&aFtY}<P7#?d
zJMokjkMeXO>09UL-QT=<i(%%HX<}DPmetpM>leH06*Il^&$W+#*5}LpJX`vA|Bgik
z_cNY}7rn}z7IBf|Tc$+Vx1771-h``F)#aLeKWBQhe4Wmn>6iZOnD;eTuH+EM#u<DJ
z2aecVC*7ZO$c2Gxn$x0vKQ26Lv^M{8|C;dp7vAe4ZdYIR__uA!zD3cZ3vWBLsG2+w
zx~Ukzq#<Iy=EwQdpTGA$y|+>4?>6sXf2N5sN^?)i{*?~<wlDYXf%W|9>*H@0-%Y5h
zH8ixDc7I#egLxP4ZQrune%&sQg$;rtC#J1^yx$~lM{VS{T`f^hF50kfmrisLC@`5M
zb;Iz}#LhqK*T1WM?($D|@y=@9<TaOT*GiZ5>F&89E#3WkulMQ<nZGfAkCey6yDSWu
z`KDJ_KWZ_jl~(pm8%aNhcI&=OhlFmsn%E0|rAwAa+Uj{Ln5MfMDFog;+~_10qtUDF
z*U<B0hxikr&cd^2re<H|Nlxru{%N~`{_JbdlAI(K7Ocv#Q#xF`>eAb{OKs2jSURU{
zRSY^Qa>?D<T~<tzV``r5rHzLq-<vFIVx7@?_13+PqnB@LAMI(rZ&mVBdVQ0C&Xd>%
zOSXyY0u-k``s{JaC@`l-u<1bG1UC(*i4)kGIyeueZW1v!ax1?$bEnN*Z}rq84|(k?
zc1x?V1)tp|ety<xUioQVTk}sjb29LGr?Ec}QfXRhuM=o);`_?&(7P7HuIXJqepj8j
zzRlH`G%2Cwe#yKV;|!rIJuh{A#C9vXEl6fz*mwNQl6Nk5CLiE<x9g0Pg5$Kt5{s15
zN2WDbcT5soSGIW7ss^{xuD!FSn`<&0QPLB9rC`FmW0}^xm5=6GhzOrsBx^ZwRp9cs
z=k{65jJ98puEQ`PsP2FD{rh{X%eAKFm`Kf-5Vm>dxh1)`uZ4ti9F*{0da0qo@ELpK
zy4Ulb-z;NKZZhaQF1#&QJ$R)?SIl+Z!za2Tr(AL|dbo35qQt!S$vuKj>s~LrJTq!-
zTI96UNGGoe0&NSQ|J)hFm;7eey5~PPR;&rk@9F6~bM~z9F%w_)7MH*!FRhY!7z~c}
z82VmcGG*4Xv**tF`T4Dj-#>3c{ob=r?bp=3JNzsB%TMF0wx8Gaolr2{CiZ)CmPokE
z0auNNRN=jB-)7tiFZ_19s5kNM)zz<3G$dp)TOT&|aj+D#cqgakW+iyr>8oyWj$0q#
zE2P)Tz36Py?_bBN&o1#w=2M<(Ip2HQ_7dJs$L26+PKMQ7J70%Io!<OsR-TZeNYO=&
zW#>z$8n27*RuXOLoY=(Sx}seue3Hj0vt%~a*+tjdmduV@mh2;Vi6P~Lu^_)y;DUrF
z1{T*Yu9pv7?YJzwe19<`o5TDsyI!x@wKiq#N$a;8te<MiE?Z;DwR)19lcLmBo>d+W
zoBLM$cvRzVeKVI=+rw*)Vu^#fyRZFft-Z~X-invEUGH3TS=QwJ_FYasmgm^xEPpLs
zZ7#}Fy07%z%*p&-48hI!cD(66?sanN$AfY`#vN1kGzq)(9^Llw*Q1rQ`tv2?=9_Ki
zn5Ce4kcHvaK4$^DojZ=FPdqQk<RH|-^2trKV&#M4rHdNY+2mSZn0|JxL{!*@D&JOS
z26xrg6`M-~-_6NjPrN76Jd=}QN6h{$51P&kOkW^qu;EIHM91XDJARrs_j%vnpYS*>
z*pJ6S@viW7qlk0oZmwPF_VvaUcl9c}iQfDS2c9nXdsqD<l_g=OmtOXXhC=g47wv!V
z>SFa~Vt5><9$_Wq>8Y|rC@TNl1Sht+3LlhI6O4owJm}z#Ri2UHVtB+<ami&)9_tA|
zy7uzK8$Mt<=E3pvzW7mPz0RiQj^)NyCnaV)N)_SO`_uM(%lex3tE)dVJkYz5XdSWZ
z>qc|cLjnFeVwWAf&h!19Alx&7C9X#@uSG;@Ro;<B*Y|G<*QmJaE6k8^eR-N+{f-IW
zpFiIjuyWA?3D*aV2>~G~>=RBYC<WNGDX}>@i8MAT&Qu7C33+WaZQ4tbMG~3ww#2^J
z6|``IPqGt3Vt|0xizys0OP^j@bK={?uxKTgjS@vMk=dNu&YLXfgr**E^K%bkP2`!!
zKgIjB!%C4$CM`?fY)P#Q{N%97K_|W~w$nDAjmLy3#(7H9GUY`Iw<qq@3DiAevC6E4
zW69&L6rolYCAQve2D&r7Tc5`MkAC^ifAvydh6_ADoR{aada`y0JScvCzTGjxo9{Je
z?#`vR1pBp3o+vHP?w@PpZ@6RK?&2f~hIyL)M?=<55588W(IT-pIVJE#XFxA=({{0~
zk8>?*@;0eY4l>xacShk%rwKX5rq0cK)BOUy3O6OJ3Y$Hv()0^!ru&J$H!E9jrd1vc
z*qXGjenGl{@a1!*5jh+8ZB*xG&{ePaA8&iQ#<VBmMYnWW-`DR;L#DbZ2A7_4zP94V
zI%&Cm5!%~r`z}2DdYbK5Q1fBS_16}PcyqQShzDHfWIb@^=c${Ui$fN^oVPEv*4BCH
zl?NVSN-}M0Ubnc%+1YQs(ACsY%;}N9DWR<C$YG!}H@RoY6rr5kYj1zsl$7`O)W_0f
zTSM=&=_b6+>Q24O%AZ_0<jwB)T}^n`vOBexzZ!b)RTD|b=-t*Yy6EP)q^;EzMGs$e
zzRdA|CCi_4R?BO{jjorc9@Si)Az@Kk@#?Gcbc17gr~QshvJRWJ?e3OUr)x#Kt1?QW
z-#v7X&b@t|w|3iQ*)vOvBuZuX&+xogeAO*DT*-m|?*jvNt-vXr(w#dj<M%CC<+kyH
zeTYx&_FMze;HC-cynkBPzyJQ{!QJio3=G>NZND$&PfcAe<ayX+*EZi8F@Kei-ll{^
zmBj(KJW6B(w-|6Mi+Q;mFwwYZ=xVcW(&?wIAx1ad4JIjxIiH=zA+r8vM#MDB?H7z5
zWvR7xE|S<a^XbgI>#VFP8aux@I_b;{2-bAWlwj5Bb$2xXl6r=LAu}=}IP_$t-Rv29
z=D{&uY)lJFtn@a@{jf6>U{Gi(irn;~eY#%w*G2oXS_8Fts@F+diQe2*@giFO=C^m}
zHFmKw@c;d}-TzO4qwxxXM_tKbPF8FGzYMpN+!o7F`7z?>?fLbLiAz@PxXR<>z4LEu
zHru_T^+M(|<P*F8&bn(6Z(CpR>(J4(ou?nE<!)i}Rh4qM-*DA@qI}HF+0n5s5{)g#
zQc}N#{Cp}uZ_`fWX|M0soL}|vt+Sh*BM)n0&BLwU>3lx6pPQSF-$u2mIV&zXa&yNa
zrGqnLb~z@rFf@xiaBXVd;F0rq?c(fmzUAD8i)S!3EO;qX_w7vQ-sx6z3ldEJuH%mr
z-j(<`Dfjwf^~D}6eBH~heE<LP_LLoA_M1QSvd1UJgsqZeP&lb^=>4AWw{*Artng%B
z=@qbfx!?Nw7sd8A|BlRD-&J38UR~}-_~Qxw^{;}t6dfh@e&4(QXY~8(`+N5nyub41
z&AM2Bd5eOC*VoqmH*cOfUxVjRj9$8R-}4)Z5@ov_)fV3`yu0aZcD3<Nop#Hf9Zrr~
z2TWh?dQd8T`1G&3|K)D`|K3=rd|WzhQ^}t<GhNhfU%q@fBg|l%@yUI!oc>;T*t}{{
z*8gkypNs$Q*Sh`g#jd_X4V@Db?u5UJj>$N4UVnzxMvbjJwa2gBdpmoRQ^AB4w}qI5
z&#8(r2z4xaQr&giOnc#h^LtI6{x%AaS(fSPBl0IWs(0F#X7za*;aVb(t>5qYtStZU
z!|r=O&zZiyW<Brw-1@37!t(zs;^Xh1uXum{TD;w_z@$>nqa4m^&dCvFrcZt!+T;<}
zE^4?_$usHn@#JGJmt!p=_nSQ36&oM+nn!WQiA5h%?4^%L1@08cGkIIQE#N}`whOHc
zD>?E`e%Paz{CH`Danp_o?^2@QY~QHv$ThS7aR^tg<~@nv-YH4?C4T3vd#gkYSge>>
zE(okRop`0??BCPfX<SEK=e890#g+x+&N5X#AYs5Z;liff^*{LQfA#YJnd=myc$0g%
zo$5qqL9NK5uLsn8B^eGlakNZac6ri7pH#O#d6p$jQx*u$UB#B%l5nQgXZFrHQ_s%Y
z*=1Y5v+_otfN%rDy+8YZoSmkpCcw17#W0kcf#)cX!l8(R9bZ(cw~D@Aog25U|EJ6h
zmRQEF1v3ubjF5ZGqae)i%lq%scRZ{IBqaE2pK0nmn4`VQtMF3LlDFF#5A@gQIfgrU
zT<CbC&$r|YPl7PRAA@JC^JJC0mIyDLqsKmJ>5hrh=9p>4o(>WX)>PxNeZ1YS>eI_6
zLAja#R&V(jzH8b#AKB=NznrTatXkc>EoR<z+a%niBG~oRJYv&p#{`M#^Q^<CUODjB
zdi~qw2MQz^1dJFM9F14WMz5H^=Gv1VGlC>y3^ydPOpX&0Sb2Qu7jD}fMUN5|HdL?M
z#l<nTZ0V<8skhmj-EAvv_GGEYZWsE@@%Mv>f`s(4m#g2aS+Gq?ZecuR_u$g{@>kQ(
z#arYGR{rvtA#>p16X%<6ez}x=_;m1P^L?v`AO}Z}%P&{4o2j#1VtBFD|F6aaA;kc}
zs?%qakNP$znp^yx+q|~xF-N9gPuItdy3QYiPQCGF_BhF^^y9?+eI04H9!lF68m;Wj
zm%a5%`}V2!Wpl;#6*QUk1Q;9@p8VhW;BT7bvPm~>HWbC~&&upb5-eII_-^yh!<Vlr
zZ!SAszgY7lSEoy-ruo0=(O0J&Wj6c&sx@5BdSXv9LqO@J{k4&4i`*}2ESk}N=Y=Oz
z!}c3&3_c%U$KN__%f=umd|119wfv1;DFIf$u5kW;!o=XwqNJDOxoyqK-g~>eP9M86
zgO6cr^5(ZMe|_PeJV`-jV{QGXCu`&XiDqg1{<g2?#fQX}hM=YE*Vi9EC##Suve9q1
zu&dzXJ6%Vwt%;m_G9~A>UFEAKk1IHKt_+DX@A0wPTl>50cxifC+PQg_!5Uw-+}3TG
zkSVn~Y|WxBA^#)I3LVEEUp>mD_T<7s=cPgMn{Q@pw>H05k-T#Kl@;d8(wDv78nraY
z)HnI|x8Bv^>&s-HUs`&)wsxtDk)@GM&djtU5~?>oJKz5vdwuS_eKC6a1$v);&RLat
zHS6n1_4#|g->d$A_xHp9@4tSQxpw|iXVvf7)BV&1uBF^%_`TNlXzI;-0R?JH4riQj
zy%xauz@=6%Nxb;TojLoL>E|&Vh%vVaooRnMOZQ~h>$kJLY-d*oX}K=XI#;f*Um|KQ
zu;=jW<}F{hH8#2JW;*WFxJs^mWz^S0YK|(M&6B>Y>l448vU#Zm(*kcbHD7gAZj+qt
zdrx0o!O5XL!(alBz(l2P4UQ|%CN^FbdG~trC(qE%>@6af85=k=*?$zdf0USCZX-8W
zuqdfoPDEz+Qj^b%XVz|eZ8PCs#oHS%CQ8{wW&7WHx}%_c+1J%<?L};yl`o2~rtYyn
z=5$UvcIU=dwVUhaF=}e2c`Cm){y25!kpKa~R);$*4bE}r7f<J#Uud<><>`TcCtkbD
z-7(tr`pt1GCPfxb752;5d%oRUEVT9Y+%GoLi!(JVeT=Igscx-WCDgEN{pGJ~1Q<Q0
zyNb`?@HJgM!Nst$`+SXF90#k5kn1BZkq7F&9YPKa6PD&_H%!@8sIh&Wx*Y?9&Yk-O
z;wqayZ%i_@yz}K0?{=RJQ$6o-F>tSyzo8iRLA1I|L*VEnEp49HattSq>Yd;Hyo=lV
zm|NMkq+J50*Kfc6<-1=~_NMK{f3II}ueXZYaK8TURHaGtrqpUz{oc->?3LDk{&%%L
z2SaF+;?r6CYup1ii}(BN|8;bFxU@=0!AJ4yY1?|@PZkxvyji!$TyWbSar=)YyB|tR
z{(W_SXWZ%Ihdm?~w@%pIXMXeB?e6{7CtG5Sg!J#au9(8qz~RZzntx<sOvi=9B_jU+
z?%m2geSM{=^_w3qs#ii(#lPMB)NlWN(yB>Q>q|t1o#eKCulwX~cC^hcNrI8#xsqDq
zRr&kAqDEh@+CKjt+a>VIpz`zacU?K_OIPlz$oW=u*<Zp$Y~xS;y<2KxJD=(NUuxgY
zntOk`YHW1r^ZOo}i>@7RkE^?yeB?slW!*J#|2EDL>Q}Nmey{wV@H{Pd_Y)EC*@a$C
z6fz4v%XHG^%Ev76s9)>)ij9me{P=d<flGxyu|;Iokp)%7D}T;xJ^3qK?2WPZwI|i#
z@#`<duhi9f!71o{OyPrg{Jqju|173z2w&dvq+-(z`y1PvrCvLDI6Tnb_WaLx|9PKH
zCY*d*uG%EHJ=<T`=FM-LH(m!1@G)|BOrNsx>~`g)^9}1N?_b{{lCkg7_4>OfR#giM
zEd8^6s<OU!W1v*u{tp+ozORV5XmsAsbb<>@A;YCFr>4vQKK%K4R`KOs3qBmZd!AKC
zg+o2$Z}$HG4{d+XJJ6xDGUk8pdNZlD!Sx>;Cromf<kHt6rpv0&7PC;xZ1T0Pt^Y4S
zx7%F*z1;8rSM~D>DobO&weSCXt-Ai^)U5rP?{4n@U%mhPJeT}M(Qohle)!+2@a|g9
zt4{(yw6fcmemnVo<uoxX#&jlOmPvdu)t}>Qo-GXaooIGr6HD!V@o#fhcI`7M3~8D;
zH#R!z_Ig!QR>cIH1f>+G(9ERgIsaPa_ZEFPbLU#>>vi`7y|Qn_<ZYOc+{2;T>rn7O
zuzmTQyr(x_bIRV^_xDwFew?_=o#deK39_qX{dcCHJ=XtUzFNEP!pmP=s;j&#r}q?3
znAntZz<II&YisYTH#7RSP5-n#&fLOo4hw@~$_Z6f553EIl19f|UbnYvpSV!>cvc*P
zL))|Biyvls1@t{>UiH_h|JU_?o7R*^x0GV%nY}a${nVj*c>0P%)ji!y^aS>2mDYT{
z^+<R7n&T4Ztyvhd=IQXM*V*oWIx~I#|93z0cHZI@2-CQEVS1$LggyDiih|+Hiu*rq
zJsntP(zRpJggK6T%PNomx@iAn@7xFvK_kIJ8S_>94tUf(-g)_Yu7s4%vVQxYYXjcf
zR&6VMufJEn@a^A)hgYsk>U#UL(plJqQAjv$t-qY@za#IMqtq^6-=FjLm1*r^)mdf?
zHyIYp*>NGqWL0|ET)Q%r`G&#HA6MW1D`-01ndQ1%<r2H^Su+h+MOo+XNIgF7H)p6{
z{jbAY-Tux|PTgm|Kkf6TQ0+~vB8O@eWZBCLpZ$2f_2*IJ<N7mZep$Qy{(9aoocnja
zkB*<b_4?wD(o53oc7BaLxsWqyX7K#V@~vUTv8jz}cMh&jUcGi=uV->n>a!rWXse4i
zPVWDCW})qG<7eB${(Z`yQ~UAAO84_B$(piDI3$WBIx7@b%{I?B^U_>w-z>1kW7eDE
z`?)TTLRHF|bNyDR^KRB}HeIDZwa@UCZ?yCFHMi{U|9UguuDImarpB`ec&jFT%ddUX
zJaa2^$AcA56Izv;9w*x#F3-PH`!BW1O+IR7WaZ<cMVj}VyiXt9nv;`}yRv@K28*jU
z6**ERtw|FYRyoy757gsqh*;%bT<~Xu;JIfjKfb$PU!7TcQDdp$!5|LJCG&dU{yBP9
zQfYq86PIv<&H8hDUiQu^-dD3L{_S?x%`aV6itg81Dxzo|U0WMm<~-Y+QDOS&f9K-w
zE?>4rHDf`Cg`Ucuzrm5Scv~!fT-ljjpIB9L`oZ}QXFeH=A7_f~4{<EL{Br-FC+f)?
zZ|r`z|GzfBZAkuBxtb3L*Vq4j{r}p5V+L!Jm!AvC{(A3T%ElF)3rwvh?0x#|PQpg-
zFVo(5h#p{Y;K*cAQv71m_vYqA!LPHjC#j#iD!zJo^{3W6hh^zn4S&8$o0+WQ)pqpB
zIw-w%f&KOW8eQrpP6F3<IF_uxI<;fl?K&ed_G>{?{Z{H1{*F%8zP|96tG_D4L=_1U
zz7EfXhQ)kd<=5AmUT)nNEFQh~<g8^?PA__^!aL?yDOSw;eq8>qhSPzT9~avHF)+Bf
zyWcOoU)yi{OM~slA@O}bp4b2DtiK=iEc@y6Q^&8akz#z{am;jy!i$McVSC=LJ|4!u
z?$)L46O;5<luv!~aJk*4+F()g@OHoa?NFU1@1=H^yS~gjH*v~>RjU%F3oOvM5LfZ9
z_5Bq2P|-b=XG@cRu5L4WU3o-c<LtM_uddwtbVl)f+U!lO@zT38SJW>SlNT3?Fxk1S
zg7?9bwofas`@gfU{B^ZK;PL_O_RrVXS10Uw&c^cK_j=8UwLgC?{CW9v_x*X19087#
z6(rf(A4K&3Zcg6)?(UCoi$9-djB^nxQER)DU7~vI=#`SMCpUAiziK<B|8PXt*X3>^
zvWhGmkv-Gro;x}#c;)TgHEfaDDH`SBdRuMNDj7eki~A>v9$mq6@5<lGrN)APKPR{7
zD0WU+acOPnZU0~&;a{7Qid@gVF`Oz}XHvZJ<|K|1E~|;Q8x2q1W>n`W482$-oUEI_
z?5sk{i=x*mj_S#`w6!7yU+)%u-1FW)Zk_zLE5f<?8($@A9^_TbYg*UiwZvE~V3EpM
zrK!q-R#U@RCU+?8ykPl&?YMR0-WQM71jpDH>_5!aR^{zgt0j_<n7-@V-lw(icN%=H
z+`NE;Da>l7<iFgNx#@8)P6-QIO*Kh!u{?ifPOJNyb38$YFQOS5E*;313rfmm;J>_G
z!RXrLot3XXZRXxsoN1Q7kTXD?g~zewKy}3}`;$CfNexN284mErSzMpR6fai&^>U2#
zr%$yv&vrPn|M!(>a?kA3dws}^!Q+GLf^}0EX9#T0i<`gds@ncJLFq;zPdepgepv5#
zD}2>GPWI9|0iDIO<n`4uFBx%jx_Su~_Dr0xX;z1?kI3DhYFQNvTPz%x`oEv^LUyrS
zi*I`=^E0-lLb(lRKFzzXzg2^+E8)?siHB}Y+HI%!r9^*vaJ7CL<MD|OT8bR83w1p_
z*L_gDm+{+$fkDpgWTQ`-ul>ap;d#ZXO1r##cYbPoyVSQ?|Nny@hg#k2Jv0>s4!Koi
zOq~>EE+OQ@I8Fbw?cXmu6VEX>IZa)~8EYsa5On(3nSDHF&H|UBbGkc%rxw(AZe)Jz
z@a9iz@5hHs*EGUh_mx&X+`-b&p>QN|t~lTQeQbg<A-RGs5y92#CEvGxymRW&=lOpP
z9W^u;UADK__Gn#cb-Dd|0iTt}Ec}nG&5hm`;JWf!7CXOe&ms=xC0eh#rfReQ`u$g7
zhmGme64_N6Kb`F6>!$?0?Cj)Zc+fM~s<f*xFEUKRZPluEw>Q|$Kh5Z{{dVusqzzT3
z3{$+8{`~oK`MfHvsa{rno6FA5(%?CM%x(Xlr~2wbAN`Kk-ImS29KxDd^WuV{rs7ne
z+*?~TCweeAh_op_*HYwI`18}Bdwcc$ePj8W94?pkeEj$K_xj!McIAAVFRfC)&iwUr
z%Qf?t>d&`)?R{`b$H@S8J=Kac@7d0!lwRxm;&#`3@siY;;=6iPmI*a*N^-7D5D7og
zRr9{Jbr-A2`sEA?4}zAi5Y?PobyzDPnu90f#u+!8ODo>B#d-xx`tlyqn6ycA=9HX6
z8{C3-&WmvJ+Hpnef5x*Eg(u4n{hE_#xY5PdNy};BlWrR$!($Bw0^Jv;Oc6Y=<?_Z?
zTCE1lHLbgAGlLl$ywC1jeD!D;2d`V-?X_2&Qgv?fGpsH?>V4LxOMKm}P0a!(uTLEA
zJtw%_cEJh}VLjIqKRZ9Ci`}uao$lfxRuVBy^5m?}=eN0odl(x|A6>&7XFkWO#A@NA
z&}g>anmy*8muIc4?qfSL`Bm$*y|3RKc4~?AE$W=4rSgU4sF#3cHQ$~WKXaWr#Dd#?
zd3$VAVw7sETD~sW_|e>M?&GiTGP7LHS+re1`i<|DU5#&lRU8!LP!RIo!l-$_!BFSt
z1`7sP1;=$!+m@-{V`nISd)oMG_^WNb5xXYn@+>QwyWnlBz(>_Gl^-&#iV<oCd=ncS
z7=%yo?W%hr+_O4QeQo-++#3#`Shw3&ud50%@!w{xH1klS{^Zuv+}*zyw`(~SFf37O
zShrr4H)#cf!%iN~M=!XJ2An=>>V24{u<7nTmv^s1UBa!zwXdG;HOMp23;(LN!Ea^P
z#wKR-D6MH5JEp&uTYh%YRF4;(-%gc%zoPUf<s?IcfJZ0iqx@ZymQHAMbSvjuKCPFL
z;q##l7pHQC=A3`wsdZDr=|JlR(eBS3=}YeOrH1_%-_6|SbB%?;Hj{(X>C{>C9;SoW
z9MWDbJ$b6t>X?Rz17i!*@_nC<{J5(vYFV1s#?Ke9D*J$Pi$G}U{pp4b3^%t~-`JG&
zQG#KCw-J}(+(V~-70tXOaH#O0A%lmez``)K*_mlM^1J#>Ohp-7M3V0?Gjw(Y`tYVF
zy|^^tt^cZ7Yz~44e+EtDmUdvcC=wc|apZADNy?fVo0%svsl8M!VqD~+ufl%lqu0+J
z_ooUasZ8^a$Xv^Mhn<1LIUz==<&T5Wq{9<jLah3>7-`Htt3Hj_dJc2JJ_Gx3F{_C?
zW&AQ8zWMq7<i6eKw%+1N6?IT!>&x7GX=lyKwM+tf@zzBz)~#NrZ(Szw@jBlgHU^;`
zE;S`NHgT(4cgAhK>$Xs2#!M0Y#wP}fGhDkCsZGj^H5WOp<nbf+{ZZTMd*AQbSJdvC
z)Ae-!w+GE!4i|VC4s2PoN3=Wpnta`>`uUZgJQ)^DyJjD=#V5OH-$UQ<Q=c~n_h#KW
zwSSKQOI=0Qy~zra!foqTWnC(bohrd#aC??r`0gG-xwCwH%P!9j|F-k)+~w(Ip|96|
z7Juw_+tbB3Ja%vLO5?=)|1uZ7-nhfeeER~8TcOt5?-X4wWl&gZQ=j<pMW=V&l9=+p
zucj=W)#hdJ%!jEUbm<f&&4$8@+hP@!b26Beyr!O=eLZ$-^3fZcSQzHmhTE4HZo8Nv
z@$t&C-p4O{Hdg+9QG8rFPK2?6L&9*&@^~B3ODT%kcQ@E9eEN9%-FY>oo3@p2`}@S3
z`|*;Z_p;V4&sW`ia=CwB$ort{<+_J|Ed8B-O7xM$<D*{RrS;`YW4^yy8_oV`<CB1Y
z`+mQ#{G%VIkurJN(%vtr|DTuZhObPM`2R-V<Jj4C^4p^QybI0NM^#^+d%JZ)P>1pQ
z`M0*ePgON{;8xxzuQuuB{{Pqd@BKf(dpxeTaK(fW5!ctRyQO$dFBh{endFl=*ZUq5
z!!wJuW!_h>G&b_w(hGpC1!!EoexI4;rTz&M4l$o=xWGGmTd|ncv!t~(oZQda_FcQo
z+{MJOHR^EIZ6}UJMWOwgvp5;r5|cu<>uff$+xTkM>f)n}deasZ%C1yrGkY%+@pQ`a
zRcGC%s|Z`9J)H5XYMy{mk`ITZcWOr}lT(_K=d9kUy^Fu3ndjcylK4E-$cmTg%DgG%
zJDWary{^i>w#IVn>&}O_?|*#qT>h}cW{-r}PK#i}NeY)OY&RxH-Y7{q@g*qAH`4rG
z(N*K~d&GX+VPTPI5l~Ql{VV?WC40Yl*4x|GN7i5dF{?b+x9{to|NVLYUfbUcUAgtL
z#n0XKCG}aA`V1AH&$jRX^=X~_z6o7R?|+sqk14;;<{;pCEw?KD`<(cQE&cn9SjG0g
zo@*Vxzf^R~-nHibXJYfr=brG%I?yW8q$OdfCdkAxhkJq$qfzJ1yu(Lc_-c17Ymv?W
zp6ovF-#fW?zh;}Qt9o9)k2mp5i;1XL2`ht%^TSEp0#ZS&QIGB_sb*?LFg959F(3H<
zX`}VkDXu0}A5IF-|9RzboJh>(oY|{{ot4=H-W<Me_iwKK?|<!eZZe;a>eo4jW=L%0
z-}nFT#t0q;yAO@u>%Sdj5B2*0a^w5DN9X_7e7Mh1{(O$A5T~!Xud`d?;VV;izrQu*
zTvNhk$6zZy9mhI{CV>SS3|gORJ4?3Z`M%$__T9n5Q@{VY_WtkNaQU;Hf3CdwY5l(D
z_I3HXl%rju&--+v!rnZ$T=RdUi2sqp20Th`8%t{U+t|Oixcl*<;d;?TnVue%qMcI$
zLSl<mr)TkW3J5T@G#I`pIgrAX9jJA6bFTOMoh#FpU+z<qYnzxj!~U&s`TKjZYp*?;
zwl(SMs<*e-A84q1U;p=Rto@(F)7$ocJfSTA|HtvVZN0CTzkFT2Z|WJ1Sk9Fede<$N
zE_vCl;&?MI`SOXjr#m@YHJ+Y3(|YP?>uGi2k4Ju)W=~K36%txH=S1NhRpZ^~4=cC#
zYlfVhCUv+~@bIgh|Jq)km%m&4D5m)Sm4i3)K4j1Q%F+1b;l||Se!nO8W=%LfOFDdA
z{N5t&LpQy7f8XeQ9Ai7_{8MwDnBCjTm-a<2E-l-1$18oS^z|6)338ui{P-vAf9uW4
zsjI{Cq;}`qSZ}F{Tv?N*_h=HcKno9V?~=s#OQ(Zc>cvy{a%$zuhj1-RVr&q;u{G~1
zufz3;43*0q`Oo>Q`*yG>v~V6`<X-jm=t{kBOe@UvjVyPjB{(U19Xhc>ii3q^|3RJq
z(>>PA-?5QHjpJbl`?kwk=20;XetRdZK3!d9lBKdm!fCB)is*EK>ysvOMCS!_P4j;G
zxGIKAfN4g<toEG^JB*i}{E}gKsHNo3v(}fNXO=9>)GyQYTWz#NBl*&nsZ0$!f5q5M
zH5OePp<$-2ZpvinS|u}gPIB9|t2{B=1GgK;dz_hWw77J;;gna_Ve^(R<2kgq_gZvK
zzT(=ZDGOdp%_w|eP`R$E?wxD<{=6dd)DOMFk7c$esR>CjF{J%AITu$|=x-C=*Ysgl
z?&=k*7T26I>CJL}Q@u9Wgn#|sS6T`yN|T=bcq1n>eVKM>>dH;0UteY2tz4jCHP_%u
zsCf~~=ZztuyoP$s3`*Bnxh`)txbeG1q0B6K>M!qCn?f}vYKwHorSFqnSQX3nVtw^;
z{T;<;JG>P<7+p%6N?rYDGAM|y+57SJ5n(Hx#xtCYcsiP<fA3>DaOh@h`o2G>zDzv2
z!_zzY<<-^IE8IeRIT$_Xid>uW$k}pHG{b>E8XPkcnkLLYwWVtF9KQ|@H7VX#cbV(I
zCzWoSEajIz{rkGw-@l%?6mFK?6JdEKS6<MElS8llUh(oLMf-%OT$<JK<J;_GfA6N7
z>WTmT@Z=u%pQE2;`*ruHl^kb|W_<AC;osl?%ecHHHhH9Oik0wYa!^{EnaMrvm919P
z#?0F?^IU~QG)24i?8<*{eSOcJjIcWg7TgM`I=;JH>*fxr%RMtr-8u2FsO&!LW_3X~
zpFmBeE5&mUd|$DMp&@fdpos2Q2BUM+GJ>_1_EsJKY7-imxAW(<j~@-iT)o%(FTKpM
zAaMQHZ{Kd+)$^F?yPV;`=ReBseJfU3S(se8ec9N~?wY;9hTq3`m)^A~e)i?cmt_kN
zE_AV}JH2+h-S;<}zuOnsAL0-$`f#AJXeSTDy5}oqu`vWn%(E;%S9~|e%-YJz%EF@L
zyS_--{}(^SzrP8rwV!&9#qq<d?Dc!!_F4av{r#|><*!Zq*Wl34d;Y#XH)G?)i4WY1
z6|xy$7Fycf|Hf~2V`kpv$!bN4dKZocXlrOXPFW@XMQW`;#6_upM-P6<xq8Lq@2*KQ
zz9*X$mmG0osS4{&41D~LtsqbG7Ngg(sV_n<zcl?jv8Alpr^Mq0r@V87$!6_Ml9M0R
z&(hg{>xB%jTic3XpM280RehaK>j*z^nH9t!a!SE7B)*7Uu}8$)F{bPCLW^B5f?x8i
z%sSU3^xenn{M9pib&HL7CaFXp`*>RC^9|RJ2Q2zlemS>swLlZw^o6o}LOA=XB%>ul
zI=?QRq$qy2L2i9l``)xgH#-HtzUuk+uhe#e$KJj7fBk!NR4?1F^sOYjYtww~mg~_k
zS68NUADJ!deu~2(QNyipVfcf~Th~wLSs>xy<z*iIELuR5iJN=x#KX^P`)1kg3fSEu
zV8J8pvT9YD2AgBv0r6FV(uxntdQWiM&SW>8TiSeU(PtY515PPMwFwo%YhsxcIE5IG
z26TM)p3wbPcyjmdS9K>Clb6O8Mmx=W%hIvRL)A`=Rd0uzQQ_jPE#)rW#uf%EZd|*{
z!l3YBn(F4NjVwyDVt(A2)66Zl!s@C?<TlR-je>Gt{AcP-mvUs8AZ-5laAi`~-QcM=
z8)kD|TjHZ(v8H^hlhT&jc^CA&cc$I`u;yXQ9qZ3Gr!RPP%y*H}mg7MgKFs|~dAbDl
z{9C$rqHLCviF2afdH(uOaSReQ-UY9oEIPkq-2~O9WQGO-r5C<0$`xbOf@ia{<wteS
znz-Gf_Sxp$yUSiMCUkLYf3DKY3*=!~7144cf9JCueygMy8QeX1nVmQiE$(MAJM7Va
z%czwrDYL(t+3CdGRag7YS~DK!;#85C5-|U0S^1yN?mb6~J@0%{yx8p^%fxVg|EkXK
z3X@q1x7^TH__xQQQ0msI!(LKr-b-%^dM~oJqWs&Td&c!`NiJ6}25|PKf90|0lP%3r
zwB~i;oUT9Dc2D?3lZ8i%m-Y(=OUKz|owvCht1<tp+}RTg%2U=pS#dXS%j)@`XB7z?
z42V+s%KzxZfe%#`ALY;a?S00+NuBra-@PiaCkqP1oG-~9Ul|&BLVT7->A?^IwS-I#
z&5UhLVHdB?(G{Mvo%u!Rqn&5056E2qIdM8)ooeyDlV2aCweW>4&0JLRc<QQsybDw2
z2=!<j)bRTqkS_Y8Iwm7)+Bg3BKmMA=|96Wqwg2@X-N~$<^I;%EgWuNWzb?Jxul;GP
zs(ttEj`M#HFJ52w`~A|1|JL^ZJ$lvrzTI=Ko`pw0Jmi|L_pwre)oS<qC+p<j%g?w`
zvQK8!=2!-)GRsTc#k!x9j0IhDo~=B5C&q8%?+eQJr)jJT(RzI?_wO6y>Unp!wrl=e
zC7+`5`_{eFJ8Rg)UU3Sna)@IN>hpNL%Im^r_BYGt+hu4xd%OM1+I`L|D+OQsnons=
z=hxp;w9U3MEi3oqlV90o4O4Q}|Lm5Zvx#|{*YP)fx9xB2{@a#&JUg+!b>H7RPsQUb
zlhmrxPEA$!Gs)XuSt@(E&1rX=7e}87ucD+Nlgt5rgCM2@a_U(%1$TRAUy2O+xajWh
zXZ$iVBiEEMoy*z&@y^9-9~`zlX0b>UP}H7lFxTvL+>f8{-y3nS<~iK6{kOVWm(jx6
z%&qTYzFSwHTh|@G?{S~(iJns1Z$AY6Uq$ggz24WOUAbDf_5Fwa6)$%G)_&=vR+jfM
z=j$@j{af^|U0pnTy;SwXt*761gp197%6HA`?7@Q)eVKWu&ma9#c0|)DP^D?z|8>^a
ze0Y|tzx}Yfe{N2^#f_ZOQ|@ucPgb7juZXiq$Xsvt-)B!*rpNVgl?8v#JU@Sa*G^t@
zA62!yoqzon-CSdKz3SUW1D-zyL4Oil^Xsnun)hS|>xDJ)H7~F1yBoGW=EV0e_x?{;
zNn5qkG+#1u#{QC9TkmdIr4*_-&2!c(g(ab}hi9>7?dQn6Q84SRv5(c`X6@^_(&3v}
z4n_XHk^QuLx!5_m2+IgBzcnG;Geu^v{<SS7^de`WlHdjbcRQ|~9J43wG~yCeJRlRy
zwwKdrTXFLFzPTLE-w$-N$K5MmbIDhAvUJxLQ6Ii#+<QICU){W$vT33d^O+#0W)~5|
zLroqcZkuj?W$u{7&Au$`+p><OYxkxf7CtZgS|NeUFQr60QBNiC<<ZNIPp4E_=AEzo
ztnn^!_4@lWWlpWTY4~Nayv)gGXYYkBJ@IX#aLupq{RQi~-GU!`9C{pI^YhO4ei3VD
zQB$4id%N%3KIGgG-59@7|DE;zKdS_vwJmwQGDd|bYZVK(2>VH%SK1L=k^zqrJA7F0
zoM<`IWqmDSs+Z>e-%rE8+1Bb!+W62Z|EJ4q@ArTE45xf~l$E34>dTwGMRt2m(wvm5
zc?tZ-kIxA>60|GYdEK<t2{AI~86B!h<*!Y7Uccji=X5#$o|hSIZ{}NH%jc2waA#ne
zV6Lk)U-Q@hQUfuTgYWL{KHMSbbno}Q`!QA#T4MKq_WhRo`OJQqaOZLP`ajL`KMw5I
z+;))bRf)93!?GKh+fMIn3DaVjYAVSo=_%aU#K<C)%Q#QPQ)XW8qrEJT5-P9iN++@N
zhjZP0bnUD8wq4(Hx8JROb7SZKU+VJz7XSY;f6~vK2ciFWa~j)U|G)g|$7PdN?#M5H
z<-2`(dZbn0hA#&)J-fDOBt@Gai@4#`XQJDY738V(s*p*7BO;=0Vu~J<7>CLKZQJu|
zo*lnD{rPD}k;_|ibn^ae@&EJhyZmvEn|+_(#s6D6U*^u1%;1gt?_1aJyPWs_etp96
zzPI*o-`YE~tNUj>-tpG6r9s1kLvmY$p650GyW1)s@C6%c&u#s`>A&?>fr|E-v2)7h
z<jqtV4s2cOoV&5~<NO&*7*0*T`#yF~-pt}tYinPuE3IEFE!n)Icv)4+rI)W|_GLev
z<90Rc`Hj<?&%Y1<;^w3Ob#~<D<H<|j#{N5f-Olvt)V8KgycVIi>remKUHtK4cKN?o
zSKjS+E}UiJz3skbWbLn&!ThIXn$G=Oef7T7$!F%J*Y?<j<|S;f3^Ft_F?o7YVTR}=
z{Sy7(T90H(M6K#{UBrXj(oS#MtyUFXd^T$DJ)Y(O!KRbfl^b_3_;B5<s9(EU?U1s_
zLWc*gzh4@bX&=>?e`AgAo?DOZ^ltE5|KZ~FFTz@T7!)`{Zme8!+Ofp+tH~t+j*ySG
zx2l%vZ;n-s^8dBX<!O7Yi9F|tuINdft0(Swz!uEl;`Vr&UCP7WCK*1CJ{1=sj%gio
zm#*+LGc-myEYgea5m}<NQh24}&H2^+tETMWc=q~uNa+oq_is+$wYprhPIl4Kiny&C
zyq0<%G;XL^>JZ`NmZ@BKD^`J}L@9k$Zu2}IRg2t4n}<g(XI^krj51qxfm<#8f`h|{
zmoGoh?K{9ab(Ra0MrLq_aoz9G-Df%3?y=4~t8~ybx_|YZmt5VqJZ>;FYH4$9*KOG)
zBP3O(bVha4ro-CTjQ8K$WSzGs!eEQxN*<>pcLi?sy-Cw_TzBewVC6oi`A?jR+-{kg
zO#1WJMTxaDn^osWpyk1()f=UC=an;RvM@HBYGo8Kx%=eRziUayc`B-JO^lgg>lXZd
z!b(P`mo2x}{_c3-^?XT_=vDJeK@avUEAV`F+t}A#SwmNKauCa>Bj)@T6DwZNzw4^A
zc4^>TPR<2_TTEv1H-@xKX%N}TvXy;;kyH4p2OnoNaUR>X>ggkm1QExlPQ_)L5|^I+
zC>{R9jEBd^bne}B#s%6FleDsK3FRG#vpR0hqYx~6$EM<=`|?=D(4IN7yagnLau_ES
z-aGbYOXQQD!c23g&F6WREa6al7q@;H&+nk6MI~i#Vxt{9kGgM~x;fNUQDVVO@z?L>
z$L=b49V<3>W&WEVOcN6Jtks%!{#Ikc=d}gvGLPi6ElFXu=Ww#$aVYq>2G{zM2)2Fu
zT|&j3O5XShu*_O@?(ErF%OqVB<5w<Op~axlwMc{Ou??5=N47P8zs$UB|L<dWph%FH
z{g;LIM<gV7P4iKC{Z%S-%KO^y)$jkmz2B!UByFDeB{u)_GG7J*TidPgpVqbr^b|_8
z1Tl3l+B|u(zy03RrE^_u49(2GecOINRr1)fv$Nx@H{AbT(<-Dbw!7rxq5a9mfA|;8
zf4-q^m0sCxu|q8hr&K2^O^Wdf;PiTVY*Whmg`GPVNrse5%$s-6smr6FYvQ^Yeiurd
zCi<^zEm?MaOOe>j{PTQA!*%DHt<4Im5>sOC{NkXrG@)kY)jc;pR-X-V68&4NIb%I*
z&@UseRh*NP7-npFy*W|9xymi@yz9N12ZAnI;V-;8l<v5P$_i^O(6o3S*r#Ra#QDhd
zm_d^VN6)%9zUy8aXfhNiJgvIBs{P`|w(WYs5tAqHS`^%Kt5GBTaFK@&S6_ha!JQ&n
zir#0%7K+HK%?=FVPLA<t3OpFVd5G<h&=Pfv$&-rL31w-8KeH=Pd}Xt$_<YLUnii$2
z-7FrRPK>haAGg$9VsgH2#*_P%`7~#m-nLhF1%C6WG<dD+Ik_OB`(@$j)_{i70Y^WE
zF($a^9%W(ZQJLPMAjlMDl$6N8=bd}6VPeQVkLN$ma32mhD4=X4qVXW(qAMeNw^vg`
z;V}zlhRI(2iaqOkJ}ve5m$K!LN7adtB!yH1+wihN6^DZg3^HwtJiZ-UkmE1CwNAIR
zl}o72hl|tc#WJb$5{A5!Cmb(XB`U;l!1>%vj-3I?QcA0wt~~UuJv*8EfJLeD8{_u<
zhGMQxDeVjjf=LrU%)PM9+4Z2p(m&$KPaM4tgtzV8^OGZLYbApL*X?^t)BQjCIf(YO
ze7U1x6C+mjRQ-kf1s;b5lHm!QPF^hG&lXfn)LmlG`a;t0eZ}=-C%#SD@$sp?%_buq
z)zV8zmlQmnGckYYlaHAdvPmOzVQ}!8Emqq~%=Ak%85J9hH~5GYg@->{5TL2@+{0Lx
z;lL~{i}&weXSRH;@-_;euq&6tQ6t4zLRw0JhcPbV&4K_mUhCP<JCZnE6d!o5Fi$<h
zQDD_PfoX2pP925=TP9?Bt;uE(@H;PWUv|Uw(l*!CT5r!CI#6_I=@G7jyVQ0pnNrc{
zGVut9#AF8ngMd&`fn{B%6lCPj_kGhhHh#=tU|O4$7WYJ8$t8|f4xdFC7x=XDM2?7_
zT@pBb<w6H3wsY$xM0#e3Zk^k#-hXe~*ITcQ^*t0-JzQ2i*(10k($-Aod|FS6?CN!|
znHXM~nfe-=203^rAL{+Esqx_EU5tIRW9`E1%l{S6|9|ND|9`XVf3MuH*3|99msKjl
z+VWuDlFAoPEEz7`+17FKeeL_*`FsC9%dsk6VN?IRZ*|_SZD$jegc=-KvQ}NR2oLC3
zcR`~^>g&5pPmWD!er%zW)U`58>Zk&zTbV%F+XYuk*{heX%YGYHof)fjaBkoA&K=T5
ztdm`A(gJ?nzfpZz<Mg`KJ_YZM@4h_y{%E(QlCskCkTkEAnyDwJsU}BH(~&-9cEa~z
zR`Q(?QxTmri`uiyO#@80xn>^=xZqkU>UJ#E#^8q7G~JV8lhk`>dM%x@a*ndmvx<+;
zzQ3zDck{1ukds-!-WPGJudmXpw?7~I{$BC&&)@!jyLW$j@Q1t8t^Do3*GL>oycHCr
z@Thryb=Cbh9oLRX8l9W4W-CKW$F)*bK}92@FiyL8*Mkcr51Q{Q{deh+*UlKdaIe2B
zw(h#>YjpXgyR)KAIPc<=5)*x4qp0JVLaLmPO4dF2##pu2;=^5?)2EIyF?k$4KPNir
z#INRsMOUQz&#TUoIAlK0>askKaqOKe-j0vU=f~GQ&d94O`E~8~9DSRjYgJhrFaG}8
zU%T~O)b;<H<)>O6FI+0m5`L@pd}yVA)jXSuzbXtFi-I)2Kl}ZD@7raaSLgk_YhU-v
zI$Y{*;+I3;u3E2pyj|w@Su5>KkB2+gCZwbkzI^3nIo*XhQ|a!z*c}DuQX;(sjO}V4
zH=eq|!l06^ectx>pR1prKTBD)BWr)bzg^aR#rKQFzg>80T=$^+lWDxuIaf2ETWgnn
z>Dt{cD6nFZze}IC+v`$OTStb&-OuO$dS@JcI{jE}ac1U3{kVIk#(S^cIrrTC&Pq>#
zLwxLCZ*|N!Jm|RFaoUl-pc6ZN+YVoNw%YOQjk6~<-o6pFtKeMW+#t^oucgN8=h#>n
zdO0h%9C`cBZHwrS%h&f@5|l7{x#6$5@5)8|4Dr9d#JdK`?XJ$>`NS{$wFgUr-`X{I
zB;(bK^%!*4uaP*_l5*|BbNl~4nal4mF_iC5{XV(Aa+%e<{%ybGbn72(+?;;>eBZS^
z<^~-@p^ujyO*3qsc*tedS%YOKg4|j<jtMXrgwLt3+bO#2=%)2+U2{#HW(g)IFf^Qq
zVo*wXQCalw#umQITa5SAWH~EX#mu~N#B8(T`+Pn|!`_k`GAxT*rSI?fAT9qtVBG_y
zbcTQxY*ts#hMjOYvT@#gZDs~7P9E>2m)z|>6<^*Qs>C&Y_WU0^_h*zG7Cf&ja`l<p
zj;*(5#QeA|%O?N(*Y)bX`xZaRJ)SQuEnS`a=P$p_hwy&;eY^I36tA!6TOGGvIP!_k
zbZyo;3)5HrXV2YA43|idImjO3G0UUbG{KpPZA#$hF5R9DD^G4b`gC%0-Tw~{m8Di1
z->@lpapCFd>1t}~*QQ%XMSo<LU;2O1gd-OZ{ka%+erHYU$9=!w@$NA)ewS|db-s~t
z0F&6WXE|l8N=)pUs&}{hC<-ienCBk8&@e@UVfx#H3YV8fe3)u&Dse&m|A+oKyT6wV
zWQ^L5?F&=j<M{9)eBY+enicnJzwfP6d;gc+{*(6pU;9-fzdewzf0bVpar^e!`9E*Y
z7j-&w?%ck*JB4?3d?yNWwJ9IASelq}x#yE5AA{FI!!7wq^OV&$#Q%JC*p}6@vsF+q
zbH|=pYYQ~4sR)WNKP%v6Xv^7b|H5Q)h|vrYzH$ZyqiNhzWY)5}YcM#Z+&-(LyE>+?
z-|FebJ0=WsqIciuQ1m@9amTf-%k~%D_SydA`S+0TS6*M*_v&GILDR*H8^!W+TO?ke
z5WQDX=Tq>6XC^Dd1CO;cR_U1?W@DZ!kut5Pb!*+@T}gJPGq+CE{>v=fp4e2n=vr0w
z)1c=ma~x#a85mAXn4rv|@?=J&K^XTlmQ@lJjxt}_tlt&aFaGl?bn~(6wsKZoyvx{_
z+c_GH^>$3!^I~V-D$Pqf((BCA_t@sd-`ml0gzKHh#rbpQ->H4|iu0VtsS83<iz4=C
zxwhY#xPaGyuk)ZI8!KxQC&P|Sb)~tvx*wW98d=1M%0#_i_}a;D(rHD*3;uydH%v{<
zqwkseu(52pwz=bgMFg|Pte-NQ1eQ3lxXc!6-nrAucGu+>XMNW1kXRoVbMKCl+~f|;
zPGkM&8+7DWh6QDaa`&yd-qBDpX=!AR=7$Xt8cdO1#(^u@VrBSFe4Suy;39Le@YTPC
zRtjF$Iwe~Yv@UCwF49p=$%yAY$nBRH?YK;k!OGTaa!1A7pGSjM-q`#))#YBQK%Kup
zzVYhW%nTa6V#n&fwB6j}?$EROqxJgD(<Y_azfqaFO~=@U&0*TN{`)@{-folL`!1;X
z_0p}5$r9NDUCK&~U$z}SJ9WbIm}i>DBqNm=vde2~1sQmms_%Y`@2|5qT*=1p%!6aI
z$<_lG0{^_>7B9bRbzH^1Amz`_<L4Cx1Z4IkCT+NL#y5Qb&*|y!KBoSiR(W2uQ{Qz7
zYcj_JW><#4c`OW(_I-z07%ZICB&=-AjxZei-p}ap`03Ylc}w&9|6k3#j_1#cwcq`e
zL1K}^ztXaK%!Pe-Ci)aDpY}e7xAn-J!weg?-;0fopFL}?tjo;D7T02m4L?kAamnRj
zGB_sll%Zk5r9v4Nk4s-R9+#{BbW;8G;;-NBKm4<K{x(dT=Wy0mDOW+GV-lOENw9Ac
zV_38GXpmvw<D#8cZroE_q%i&U7VGA^{}<QSKfYIf=W>S0yIsH6mF*7Jo4)VcR(Gl1
z+~b8443m45Ss%|ae)D}-;hchFadkhJ+E$D4$yitz8X8&~Z{D;^s%_!p9huAif2;n?
z{HNjYuk#8QBYkd$Ei+!!qqODXiG%>@m26XE6nt|+4n9;>-P+oI?ao)7c_&u9+r7Hk
z;Pj?DSJ&S9_v^Ns+G$mD{l)3m^o}Jj*cvJQ&8d6gRM&_1;#N$FU8%cw$Bx=X_vfG5
z`F_^9si$A6hlg*;ZM-}06Tjb&u7+!i#hPU{UP@|XcTqOG*f4={y#YI;z>FlOhM2a>
zMJ=25ojf4qzQS<wO~<rNbyl(*D<!07%s4ScV(EmP8t0e(of-79Rrvhgr|tRulaKC+
zuE<*Z|3%sJpcf&m;SPtdY>j-;nWTPF@9{B~)5R&$QTeVfR4kvZSQ&H9x9eD;;Dj}W
z605ma{NDUq%d4<#skx2#EyhYc{wb5?8N6zp)BM#~+7?WW+q3JZzRKR+LT}QN)Ry->
z?cO|Z`nTY_FV>ey|6i@j;VhpOsv^5|?Fk0P4Ca-tTPhheMCzufo-f#!${`S6`cw7B
z!<dc(N(Kxk8E#l4$DC@rcyvmsWKx!*=?Ps|DM7`}3~n<-Om7RnOuxB$(hHUaoXT_6
zIvpEglm8#Nr4x0&<cW}@{o%JPH~S8*ZPqVM(2-zKP1Sijqj1CDOOk~rc=GqAmlS-i
z-ZQc0e1yw}#H2?#8!m2T$<@3yUFvtg&&jO1SIghKXij{%^m6v|d3!c|JG1C=zgrDs
z2Tuosk&<`7%Ab~t1%GOv*K^xa+;)9}p+U!&Rjf)3M>;qIzV7mrv<RDhI(>W1QOQNF
zm+Yd=k1#MXFzmQs%3u(vF=xsm2Nl87Z5D@F44HOhzF4ux-Q42v#v5~2bLsilKCs`j
z)A$mH0Ou)(u-gk0TsB07<(pMMelaoksCwV-<(uy{-kUu2&|KC3=j3<&bUQ8|FfDSX
z=lU#mOXik$>a%lqUy7f(vb^QjWd05Y1_cIB7srq@Q@`DhD0^N~l=<>h`Rr`*S+@%>
z-7H`ZTdinNu72*)JdNuH0e1QoYUf&_B_fWkVlr`&VE)Y5J^Sy`nz{V#DXd&}tS_Q`
z1Ai60$eud=r_fR9n^oO!xVGM&mM+%NXvh+<K}{iAZT6BB2BQOeRM*K)&glBeTYQ{p
zJ%icx`d2Pn{vNrTQG4Mg>x*BL#3QY?oaQaw>hku<pPGFsn@@Du&UwA{r{})V@4L>*
z->Uz!Q273jH}W-UZ$Fv2SeO<sx!%8fu4+J~-YQO!YljL{rLO&bw8_3Jm6ajdHA=2T
zNZTSw`(4?FX1}hLb7z0qeR{{gKf>p2ezksGU(*%x?#D*w`@c>fZ)v}f=jWmEZvKC#
zN|U@f?a!X2*F6sZ|K#!huzRLY-`H3E-hHq9#|PPkeB419L9I@S7Cm?ONb?HMPP24$
zN|$@QFDc(5Vut=5i!k}v8>V4GIvWc<tqlKUb$a)roU?yISlLXo4}|wjmMuRTajtWc
zkCxdZaSjKgH5E2l%LC14-VF9Ky4-)M=D{}h!i?UqOQk6%49=M-dMs>t&GTFF@d?`y
zo12N}WBmgEIBgY)uRna^&%Bjo>z}c)DjxZ~JihW_4v*cn5SGX+&b<AZ3+Fy%6+gai
zzEeZagmvq3jE=J}_*nFa!_V{Bt^g07sI&?GEHAj8oH&zkBSz-Uyax;y_G}SbG*@;m
zqr{@3YmCp1uR7Q9@(X+KIfFtL^J&$KJOlZegScd-?&wmve(RdezsKLt^j0aI%vf~5
z{>%M4o4!ANHhurkuI)E3Wp3HI&E}yJ`-`t9LpDF%`t{G9#CH<6Gj6Sj<h<SYdds36
z6ICWJp0~oX;js7V^yu5uxpY=Fi{3unA7Aro*Y5t#RcEKGOU2)0V0(DXJ8tKpuBRFu
zGq<QXPMxu8=9EZP*}2kNZ=G1+x6L7n?_92U_~BieV%xU0G;Muru{ihm4`z)Cg+|lb
z|2%nX|8Zi}=d@>9%Ill&><GLgk@fkMf=5VV-*x`H;}<4<ef70G)_ni(iggSO&-Z`&
zy?p<_xt{Nyx8_?N-t>iYV&o~Iv%0B!MGUMf?yoV9y7BMb(X-vX@9qB0mA<#<_S$E8
zKOZ{t|9^P7B|y}%GJNXJLsF|myG&=F|7mow%r{2%i1?>_`##;<xb9u(>)msU61JY)
zHBr6$zyxo-7{!U7);j$7*^$_mz&ugPE2#R*G~4{2AEZMr@~_W}kF*khwdI2J<u)Cm
z8;uMnQyGp;I?iikWOmYIb8P5`35i>-RzJMdefeI@N(I+6cbTW`o90Wn1RVQuwc&XT
z!-{iPXFNGnekqQHtKskqmxV$zf_NUMiZkTQ`E+3C!)dKokE#{3NS?O+%KiU&f9)IQ
z`GR`&pH6unKUH1#tyW%AEJ~4E(BZiC{67k;=eO*vD%JG8taAF^*LA<+<>&8t>6@Qb
zUd>SO>8EgZcDAsv@cR2%Yi;Xp=T6s;pE+yRr#<gK3i20aB`5C<(6L(g>gzTivpbu$
z=eOh@KX%>dJ&%T>@fI~D7LRMaQV(~fU!Gujc}I3#RhrH8qd%<oe?1u|({}UQk(9dK
z#nZN|oYrO5#qjF?d!_aA5B>-5_*qc4(7@4h>f_`2dmmfhw<^BfYySS;*HcG}U+<jr
zK}1Pe;es@q#f!$Ljmb($6Vu-LMKT+(ok*<N6Qj3lZQSm=duOGcdpX_D?#tA63+Cj5
zftQN!`mN_@=$qm>t+%(wKrt<CpF7*TeZSxR{(ApMZ_>UGEB*g|eE;{|`?~u!?`xl1
z`_HraY5qL^+bM@BQgZ`}PP6y--8ZqC_V}!b4zst$=}mKk{5FN{P?V@m|M_v(^t1XE
zzmL6}a;94?INs{+hm+IKn>}8*PUhc3uZO+UnqF6Z<W0V_dd}|DZ@%+BO;*`?BVBL#
z#;y&sV&+9<*Vv^THd*m}hQm>ZqIaAt+rl^#xKy3eG-O{jMRU!uagR1%cKy=2HO%sJ
zSIO8$oYdq0Kli3r@tz|BvXT8!oyHG;b9E?OI>1?@;vHomz@ySWrC_Id#{B>H)3w^u
zPjLtND9bZ`IQ293=Yw5uKP)_=;OMn&{>^&|QSa1dL?v)c6EO5w*!iL4{f?r2VG}0Y
z%%0?Ky*2zpm0I_KfUMj}uT;D$W+Y}Q2rw}0lVWDbjugrkdB8bKWB<*p*H(p>_B#m_
zJrmp^eDv>fA^#nQ3><D86ON_iB&~hhdY?s;UGs@W!IH*fh2PiiGq&pqe_Ud{LXY#@
zWSyypX6xPEX!V1SA){L`P(L;5@;<FMl6$2aqV~3nN8g{y72I6N!J5c^Rww(_&Jbfh
z&#G-ZKc1iS$-nwu$NM)->EbT-bH6^GnN*+hWFhynhZ~Y_8eDTZ^sqheCnw9P>Dg^t
z8*^-aESg)#r<7@NBZ=ukQeT0a(T<)a1uEX5_irUWtD4lAIqzr#V`Kbj^>tF|iZ^+d
zEj`JTawc)lqf3oZ^>@AqtyMI%+0?WAx20d>g+&%JD$}RwTsw6nd_MCE=>;tb3awfP
z{;e!(;b1uEaZg%TL7^Z=O_E{7fwvV!+9vDT4yj*L&%Y&lZd-F_(a&c)4KL5}O=o$m
zZvQLhb4~H`J=cTx7(IMxu+Z_0O1_{GOS_?XgD^vbqt8Sqr`@0LH){x#eY){=&y#Cy
zcTapxS(bZqx0@8ttl4H)jo$B4u5{rrnq9Q*weIh|7n8Q!oPG0^e*MSRi;s5~U%m6=
z<IdClb5F;5PhRZOG08+)Eo}D5MbjmfT3RkJr8K0iIUt_I>-qaq*n+bgE}r+Dax8Cd
z|Nl3xCwiQ>DBo7oIeJV?)V}7t-Et|015f>Hs~OikU}9Kg;_UvydBdSF?zwjz^}b7K
zpWgAnNg`Pyd3}DwH`{Qpn{P|Jo)*a*{TZ__;?Bhc)2P>Jn_tE>XRi@uDE|C;`~HV!
z$8H{MZlCg+;Q+U~KVN%ujotlC+k#f^`SECFYwOORvBk{?7sTk<e*O~N>!$2$e9rQ@
zjbG9+O9l}x)$^Z=e(srM)U`;(v;39>_tB&aFTYgTx~vJ&s_$q0yWa@Zn6_4&$+6b2
zSJyztcx8a+!Q3?G*}42y+Rn>11ijdzmhLrktMewS(+mq_^P;)fvuob(oA`2<w#1gh
z_g<aaWK-2XY0sJ^DQmKQSVI-(-;UI~cKw=kpv|27+zeN%_Nmyi+pvFH_vPfQ74uC>
zgQlpqe_UqBm+U*aOxK5N=Ho*Q$F4C19G;=6spVw0HFMSuZmaV%SRN$kHn_YlU}13D
zz%a|hu*_0Yjw{O{Kx?{lu6CT}nL`_E<|cpd^80i~yYSqMDSy_-RtO3(?l!yaw|Ip(
ztMaN>ib{E}b<|EzSeE)OV_|_eug$^WWc{y)#UIBVXxbIv#ldz>a9&aZ2TKF%jjjo%
zdU@Y3Z@jeQy~RA{pL@6td~7~h>?@IVhSiecM2^%_=iG}=msoJJC~<f2On5MBmi6tI
zGAs!^AFlQY#YRs!8FZ|Hd)b<$CzKd1d8Vi^oG6ni6R>c<FU(W9s_|oXTsxDaVUdM!
zO?tc4#g*EvQo4OPH{VW??sh$%r@lr*)6n9=i|B&#D?1t1Y@MQdpyAS$kDnL>vUpTJ
z9xzPQs-3#@*seE+PS5^azU9h|t&_S^1kRrcPcNSup5Co)S8nu1eV_is1_>iJ;oYZy
z-`m5_dOfk|=S@-8Cm-Jn_HUTR!|;5)+CGL3hi7+ITukp;-g#1yiNRe%NsZx{z@BqU
z(so=r7c_b29Y+DC_{-*rO~vtsPv5K#Z&<B!^3J5mTOZFoTyU^pd4xCv!xx3pQvn(Y
zP9p9h1>V-%ou9_4ZFN=aW@YfW?Hu~8R@|Cn@41G@4LS=GW*qYoc`lZB%hY`Gx|n@m
zisEm3a4KvLHagg)y0JQM-vhRu;$)r6hvUv`&95>H*itFL!JwvgTz?<OU&c@`jVw_n
zljefr-ID4JdOsO=rJB9Dsl%Loa3a&vD|cO<%u!L4KTyiR;OLMhc!JsG8HeAIIhni)
z4D06DtFK<blA_qCy1%RULYwofSz7U|6MB9J@m^Z8-q?B3^(@EzkGY;V%l|pq?pMQn
z?b`mYt@f^M@9VDb-uLV3`f}^=&NF2~eO0ZFV#Ujt91FL*2KLOm{krV7=ZcDh44Qhq
z8*?mD*6sOtEV)o-e&x46`SoueGZ+;A;Waisb#mu52gCRc*S1+5=Kpu*{NIQB|L(|)
z_uI^yox9_%%$%x+-sk81c~oupW48U*$$xvC=B~}%`f4iE_GMS!u{HVohfUp;w!7x=
z#KWI%e4V2xn7g(_zUI+Oce(1Sg>^mL+wQ)&eWuUi%)^XMoy2L93_Xj^6kmODW5*)~
zhTdZfV%9ZyO<%uGwe7l__niw0K0J$pnhLjwZ92o?+|J1$<udd22Cul6I)>MZo}}`}
zUY{u;Z(ny?y6>Dw539Ee!`Zl^Uym%^J09JzP+;l#dzt;-UPGVHT?+*mKAhRCecIdm
z<&k&Y+P!`|cTet?meuDuJf%{rXY<*zWy|g!2@p{~niOcvqx|;Asww5ZVp5Aw=k0x9
zoh|*=P5+K*U`fpVsK-0&R^;x!TgWXOQ*`N=1T%xvhTe5Qzs$FZJZbj*?d|H@vBzK8
z$=sX!doBBVxswY;ik?q>^EGGXnW~_tMLSh|TM8BincZERI7K44F>zx^i7o#Qh6a^h
z+v}@)`=7Jjo_#xT^Ub=qwr{^&nz(9x&3w_*6I!NqbWFO!mU1vES(o8Rp-#(}CI*HB
zL91`(n9UXyJZ+-;+`DfwlSA63g9#4Ttoo))ta#>S!#U%<k=U2XXM*PxyBw&h_362C
zKq4WaP|@CsZC$sT>6Ev%w`)s3#n*i4ywJ9Dk7U|H^-jem)ngM3MZC_QdC$~fe1G2^
z^XAFw{x^R7y)(6Z&*KO3f9}oqt(?r3vn<!dXRm{(ck98bL$Pr@Pd1oqTvN}LKQ})@
z?rV0R{#vsh!~HM%c0YDzNO_>)H}j#)L8gLN?O{JMc%F8hvwgpFpF#ZlxO-I}lK-!~
zcw@~c+m(vph4XGIs(!A^R5t54A(70%vcj``u^ht-4c#-nJ{7`UiD?HML-hQEo!fMd
z7f2X}GafMZx4-&3ZT;<c`P-u&3n#z-^TN6;>BZ{V-dCMMz4jH~WPI?w{`bNEKTi6e
z^U?Wp$o}8Y$K`K5qYvMHck^$neRbY;^Zjz$#Mj5{%{srdF3EJMbF9`A>%Df)TU;i6
zJ|p3NvU-2G;Nj1ET6gX|cI}$m;*a@tpOg20{n)>^?zQ~ii_OdZ_Hr<!pP%=4-+{J<
zynQdNo~}5Ua6q!>+UKd8cGbMRRH7>EBF8+9A##%;Bg1zY!3f(kAv1l?ZCctrZFhLb
z1M`1p^Y0bBvEACa(S81pqUGBkS#ha;{q^@`=f}6YKN$aUGdZiZXoz+n))0)T`BywY
zc81-S{|EkUeY#&u{P4XE@n;z$UgX|BwdO)C_nes;+YC4M7;?5GSPCqAt-adHc;9=E
z<tZ8&CQ=L!c4_(gOiJ^d#d&PY)|KZN5{h?!T>QTF{`a#_Zfs0uxskC|;?d2`>HIPl
zA8x5-zg^lbe)Imbd2JnxB5g+9kIp*X>{WU^Jw+j529tP*(1nXrin|yNOpH!0YP7J4
zs(O4VmWP$GC`El;TxHshrOJ;vLceu&{Ml>&>0MRax3=^mKfRtq;c=GVPgRBKaJfHn
zQ|{ax!0B&r)UsISj0w-C#*Jy|M$)>I6|dB;6HWV@eNmX{_6?8fy=&%|#D?lseRx-0
zf5I)d-MUASp(XN0o?0vC{X_w24&g&L%1jMf>e^IOEtv#e*a8kO-THa@HGPj6lA8C7
zjJIu{A}#78Dl47&Wex*_Ncg<xI}HoFoq4$q2x=KiDc-$xE9voyIB|nZ-+u|+nk(2g
zr!aiS(gh*hYZc!t(~w|nP<3{g8+UzmgZ_amZ-#x7_dmQ~xJcu@n5kgHw`PYE9_rSL
zCQCTx7@nK4?Lm>3rI?5&b2HDe*OT}0a9sWOa_`nZzOL(+ElJXF|0JB+ev9*)afyV7
zU$UL7<Zi!$t6Z~B-#xq9mW{{8Z%$*v2}>#NM3<g}zqELzR6d>8c@rrixzZq|$@q!S
zRqacb2lVPhIa4g#IZ|>AjF=tRI?@k+d-drh_xaW~F41jw4Rn`>-e>JtaeHpu`6pRQ
z-3$|_JnCV*zE``y-uljqoqjK8T7Li5{C>{4Ug_MPwyV6C%i0+dels&XWAET_X3U&y
zH8(G{O6b6rTXQwo+7DivcGKL9ae<`*W2U#K_SE%dkM-=z+}y3CR9dUn{cqgO=g%I~
zS#vXa?Tx6am#w|e3})XCU;jp0`)cjE8Ov)JZv1}tdj78)=5f1EpAt>+Wb?ZuW6&35
z;BS!D`QZPu@3Re6RAc;$!f##oI?ce4;J!8M2A6Dd@VQT>@ho}_HJ?u}Kb`7cF2o>U
zx!lH{>5UCzrt>6Y1`aMcqb)OAH9A>?r!g$ZU7%6;ePZFUib+TRUeyzvQ}OQ3?EBTb
z`z|?~`|8?lJrY0F<L1ocFL;BW-Y&a+h9@q<>i37Ik3v3VEmc-Zns#%_BcbGVuX)&;
zb$qS&#wpHscUdZ8l-Aq1=t4yBndgiLO6S@o-}O6QD6=wTl1kKUudUm%ufKWqYSz|k
zfnCPS)|N78J^iG+U5=kgo?(+o?X#Kb=i)8aZ?&uc_ouO$eT`vuwlssn)LWSzZ%Tf9
zP6}Bi$}k~l-!*ID<AL=C0YU3ZcegqnEDV{WVyXF9<53UyIre79y>`Fm?{)nj`j}nj
z+I`+l3}xG2tY6Z3{EtLh{L706ciokFbzbk{)r`g2Ve8#)#w-sC|7pZ}S$Q!>K}N~_
zu<-xd|9)_<UlHwgis8dcZgHXYzYd-;ViUJID`;h&_~6>colf&27u~qPe!uK_OSi|B
zs|hn}6CU1JZ~yV>uNzm2_J3Z>E6(t4t-sB^9c$idvxhwVnE0_FdPabaNt)?v;{;bV
zmE__{*$a+L>fUpvm`#9@apq|)q0NiDREl*k2!u=aiSN97X|LhKE0gnO_5Ajv-v2u7
zO?*sWanRl1#Q(*)Nyd?NsxeOz(&yL+Zx@r8##&vzqdK-l+S5M2p#I$Deb>9cgo~L6
z*-My2l}_}vD5>6Cvm?yNWp(q9V)6Kl6q_xMu2<I2xTDyq?p&@HwNUDr3agCD@+%Lj
z{`(aF_;gfk8QbYK1qt88-B15!*~RL4+c2$a?waEZm%B97%1VCFdfItQ&RgARuHM#j
z1(JO1E=+AQr}<i?1RbM0OobZMI~dwHkG))_zIxrNzGv?xbN+dr5Ga=Ln8aft_&9;1
z$C8(U>zve{Y4bj@q_W*I^n1Gd#I3i9pN~F`XFgy)-TsXGvi!4uwew&4EdMV#_tBL6
zXil-2vckLGcIaHyYhnnPuJKyY==nwa+E&|tSLdpCTmM<-Z*#!*X=sz>(Imf`88tuS
z>-O3_ny$_rr@Ou2y<q4k#sy^=o9s$6i#N)qyBQqu3)-KZc;A}8`tj1U%k}Jj?wss=
zOf81(W<2*xt2w2nZ@*l9zhc!am*+AUt1?y1gP+d3Rr~nKsbukDS5*n-2Cp?slQwQ`
zv3Pa%sm;aH@gI}ser9E;XtU}n)hSt0k*#{dD)EvWU)Zg!(rKIO_WZtn?|1e8Pxs&N
z<YEwzW@?!$cIvgz;>qeRzGbl!qf%ymy%M;Vw>&yqye@op@KL2bdtTky^;~}Qox*3D
zFE>v-a3Jj0-Sf5;k4vXty;Gr8y@2sZ;qhAQ`Mk?!iJx2h@6k7b<D%wlQ~!LB&imuZ
zVDMLT-8{$te^%z#6|OqRcCD>t=}zCp`jad+N#y?Ss$i6L+_LqU+U!+alV|@npC&d_
z;40JY4HMFy7)a?R2JT+AeNh%qz>#@(ynI%k(Tl%uCfV!ZlZxvHmZsP~?|Blbq`5-z
z<KFW7A8$V2Z?-x9YEyyE8LsS&;z65^SNkoSoRu?~*Drtlj+kYa=878F%IrNg=fdT?
zi#NZyQ2Oi@*V>#Y{T*NB?|o<YuaRtF?dli##PIQ8klp5OlBSb28xofVePQa@92dy?
zI`Mx&;hTbX``hL!Iok8*|8KW1`uA!7)<W?gCz$QO1*gxe?@{7c$(i!u=DF4yfj5<>
zAM)S-w2@nXuJzX=<=5q_eY6km*438yck+E~?fcp3Ue#@GUxg1_a&Jv*+<vp4<$;*+
z-ZLpK`ucNQO)Ph%*WWw)JbP!3uy@rK@uhttN2B)5Oqr*<{%fh`1DS>Acd`qxtlN6U
z_VSl^5gc1jUgz%g+`i3RElr#)aM!k-p=<jqPF4T>^y$u-9igk{XGQ9LVL$Bh>0($p
z-&((uvRUTwS*kTk4P`85=Qh1d__$O2=d*PyFaEjLsui(&|Mma7CNBy6;&r``)keMG
z$W&F;s+oT;Y42S=FRte0CADYAR$VN3-*P*?WYU$g9!u@W&;^{64?kutORU^bFVFBK
zU99Bg(}P*=Rz|OmUz)KwHu~%9^SMh??{971uqZ+xTg=BSfM-{s-^Un{9-io*i)Kf4
zaq5>T_gOfny`Fh>^}BDv%k}m@e7Csk@mJ-4jd|7aeyz<fBBf<?(ii#`YhHc)Y+pvT
z>%PuQSIV{pzS?kNS5$f%7vE_%+4DjZN`mfrR`@7s_qF(0JpHB^y|L;}$?nBd5ATf&
z4x3mdZV=w^jdgj|iV6L<a+AOG9B)r}EO__X5rdb?-9Aj&W_ee-eombES$w{Ai0+ZJ
z4Y`-*%%6P9cbfR!NVTQEuT1|}6aQyV@1exR??<HXAOFen*=F7v^+>LD4%4Pd%&Ypi
z^r`>9{(bLn@2-FJHosmx^;WdStY}X5?$v?$0pDL|8>Gahu-<%?F5T??|4(?`q(gR^
z?@ye+_u;(#o@x{GV>@Q6sLfdGE5{jjF22F#MIzVjzYljkj9%n@c*)!^>^I-lmpoV4
z-1ww(Y2u_gwtEZbKj_(fsdVz`HFu@HJnyRBeS4vYuJDYMS<5?E=Eh~0rTuCA|MczW
z_G7<i?>%4h?dSA!FPQ8dn7C87-|hOlr{w1o@3$>73q_>AT;7u)qp-B@<m#in`?M-E
z^{pxr9<99m+^t>t@0?eP5`9Pa>?ryA>7ujhCAB>_zL;GV|Mz6e)`Z4sdmrw#pFeTq
z(Mj)jI!~P5J)4=q;tj{_jJxZv+)*y<-dj@i^ha!U%E8oY&o16&TXn^)y_eJMO;xMg
z6>i1_mtV85v+hY|xN(xJr@vQUN2eyf<<q&}@Bbgk|GzCEC$sS5Z!_EaPc6?atg9<{
zt*^{@lC}B#`uTUOKRy-T>3Lx3>GfO0>}pnPPgm$IJGH)rDKH>%{ggGOdy_?U4UZqK
zn5}mF**X0pg#??uuXWvB0;FdCIWYNt)uXB5ehS`qYxZ1|&^W=|V0eq4Nx|rtMW3*1
z;I!2G>^W1HX)<Umt+{W0?O0$+&%~g=_Q7BO{g<DzIO?pLQeRJxLelQLX+5FYTgz6z
z-NEPlWKMhHlF~4psTR-Ird{S|(rhtP<5FI0eExH*i02#+)x`!Z4M{6oIu1V!@SJJ%
z{&M_}N9=Wv=Ks0UZg=a3OwFV6`t<DFpI2747rVyXeNh_qFD19G`fJkHjwOArj2DB}
zxSif)VKDI;=LZ`r*0i1PkN?{s9lT^|k-(hW`TIZb`~Cj>qaUTK*sd2mJtdlaX8*sb
z@jv$!y43vtEno5Bpnv3|cKNy=UuCWtpSQXF`a5Gn-Su_xzm~>V<<=Zu<Ey!@H+7Qj
zo<9MLg)JAaYYzClaCShxv30~_>Aj!bm){dQb}*Lv|KHXp-*+ee{_;t_M?8Pl>igUW
zPHf|<e0Xh&>FHZi4BXFV#_i{xqL(-K|Ko7K*shHs6A!z+lG>c$o71eZac@bEcSlW5
zjQBx5uB24sTiZpiWF0d&`e^D6MvI!eAE(A8AGzVUWlz*MpQHbu=Ks6*(Q0qvr(ZXI
ztY&^}Y5ZMOmmwx+jz&+#Y)zk^6VkWH9iAt&enO&3U&xuOrn6QgA6-6a`-Q$`=H^n-
zHzkkhXI$hsbRqP*=DRZCcU(+Sr@k<C)v_d?X<~lj_Wnlw1A!UFKKk?T{^*(`k;1~0
zsD6^`{%wyRQuCi$EHu3v@x9$MeA(_&A^*+gdT*jOY+HI+JU*t{V@iZV;=W&M0#b~Z
zUX+~N$gs}L_N5$SL+$1NZ;SQotxC+fC(YsvlgapYd+CB0{d>DF)i3GaAetn0%Q?7M
z_-JdQ)s%w1H&rJYlg-!;zkjl)`BHU0<F{jP!WB0iWe`7h&m?l^ZK1f#ILp$Xk=@>E
z+mcfmm<}iG?VmbJ>c=JiF9{r%Z@cfD)cfV7+xwe!or{lD&GyQ#Q7&hf_;F6?MauyR
z*=37DqN|=wo|<4fJvut-;$1yalPfAO)~?yS&e$^XfY3boANMa+Ui8=y`N_+54r|ky
zlpEG_=Y4xVW9ieN!#&l%Ic)`(EO#sNocO2XM45tkdfw~XehOQ4y=L87`ix&paW_}Z
zZsz`H2h-NOaL?S-yK!2qrg1?}=uBT`$73(9mesAfvF}P!=d(Gb+Yj&D5gmS1@%X)K
z8)iryXFaH4yLIEP8&TCyV*XgyhuT_Hy>@@Ep4|QWk*>Sno>#)rM$;1gMUG8KRy7tn
zn09Px&WZoCM2#4xDKcoV{L|Wc_0*Z1G?#OX3_?A}XZ46q3cp{-GIhZj9=*J`SKhzd
z`F}+)r^~(S*XQ?02ImId75dv0EwM8*{OL;XZ%@y*?0sdj^-|CFDnHfhqL)tlsO;Ec
zawuW*%r~_Uu3cF7b5+4__xH>VOQslm{or1_+pb`D-J?m49W1wdcy>PGmA8qrHd^{P
z=cD)XYjU>J=YQd4+@2!AcbhY#*5~;(wzaZ9%Z|+mSvBFju!Bh3v=f0{9X98~y*!s*
zI%AL<d*1lgmnz#$*9v8hH}-!0nzs2Zd*dW6&qs0l#Vg{bElU)cYhV8E#KpzdE!S_|
zx>c5Z`|BR*{5^%0sjQ6meqG!C?)L8W7c)e-T1`CfecQHu-5Q<zoE!!RuaFbZ<D<W_
zJP$e*wY96`Xj10!ZA&lSkmF;2>a}y@)eYaivc=jT`2GOYci?3DFyXjcH3wgETYx4T
z!!(Tvn=CJ+s(oY4Q#f)VMf_5UpM;CU5*=e{t4P_LxR68BvvlA6?1|)dQeenk@;B)`
z8+V<;OvM6AskS+a0$dGK7Q8uOYkXPyqr#bWn&+?X{j+59ZVA`y%=c{htRKZwU~2)g
z>@*ZMXeWj<_ZTdcFe?d5Noi1JVUuwF6zKJ&Y2#HL8P?o2i6<Bt7?ZN4)O3wSqmtLk
zuD|BBPCT<ZRfF}Ct!Tlie>ux<c<xqzRMuZoy<nr#r9`Q=$QMgppPqZp#r<=Ryat1X
zeZe^%sYZd%TQ9BAf4%R#KwIRWw_CeU2VS3kReH~#WsGeT80Qxq%~&Y6VfCy70zJD8
z=4oe4Uh`dfesjW<V(zA527`t!XUB_t?Q>sAFnYV{i$6K`>2vVXT80bVyQAlx)!_SV
z`GjL;>suDprbi1b-lja2bVxFgz2V|MuVqp69GTfyY8Fjj6Rps=VS7xp^p@(Cj10M#
z&%C%YW749$uC{<^FXIy?DQyf3WJ0Plg)(pTgsGi=+<5BjmF1F7)-7*2B$@r4cB;ht
zywPLfJJHMgNsr-0;-q6Yvt?zk32?D7WZIt#IxH$a?}JY1cICU>jN8u5zi(Cb{a<YU
zEp4Wws@vN{(!DlKeC?iof75wseOKwb;q&5Nl}^&RXsgz>{`8WRX)K2|w(=Yl?&z4O
zE#y7jf4#hv_N*%!{y$k$<NrEM=u(|GWuuvkn(@q(Ont%i&tA64*ygU!n!u;DNayF<
z&DrYpKR>hA|FkvEzmwc{vVZUYSoONUf(!yYac}pttj^6#l<zX`)m8p{=d>Y10*~+d
z+LxbFU81#;?kl>i<kDj}!Wqf@RA`ytJj=gM@4sxeXg#>&%*soDuJoide!8R3-q+1=
zz;f}KocK%)+1A_oyFVpa*94}E95rB=Z8R@U&2*uNz>j}vv)43Uk5@R>GU>ug2?r0S
zRo5!)`d_a$ll<b|%O=8bz|uu9*Su3PWc8Vhi2DmNjXYQwrt8Pem?iV+Rb6@3xAvx+
z>hUpa84Xyn9iH9z*3e|wv-FjFr`qGL8U@}(4}2nCHoj%)`@WFB?!*21C(}6|{QLiI
zdAFnCtFNu5EgcP&PZ=7vnO(Jd^>xQqtIpDCJDn6JJc{AGbMoPidDd2DUdlg9)|@gs
zbZ6e{?{8=B|MAFFaofQH3%Myl&fd+}LINzRp5HBxt>5$E^Zp$hH~zZ#|Kao0VqS?k
z(R*U-_gEVmm`ByUx-HHZ${i#9^n=OSPmQ-dJCZl;*-`Q6<??NPcZ>etzV~w1quB4V
zw`D#VYrkdj+4)43Vcp{}CO?N;N<xy(JsPUF^V+>vAHKE1+EDCH(dUOf5$mr@FRRL{
zdh~7fb8&O_z*!pSJ<GK;B)N_U&XMG{y1Lh(v?g@g9{Upt6Ij{r6`tR_d|vgtmCN^6
zzx(37{a(rOc|W<Fr}Rmb?B<D#V|2cecl`fHe)*j{w%l#5(b;n(V*i86d7HQHJK2=8
zC@!SSF~w`0^^4;iJMQwGpL@SX{mtcRd3FZh{uEDM9jo>1ZtUf$)_L>S|GFBsqxRR*
zCD-{=(=<#27hPPo^5CrF3<@WnUfz~j?xg=b%qvcNTP5q?IwRXq+r2fV*Z<_`yT%8s
z$Sf;Ulhd)(+FqUa@Kvku@oztxr(TIt@GcZ#Wc*xX&7v4!P$J=_x7mVmZUax&)>T2P
zw(pg!2(!%FYuDr^{2^!cLCfzk)7zN8Ff**^zp^+{q%Clv$)RFKgFdUi%Mo0jYOD-_
zS~@ysa@Xm_#q6<pWf2`cdxGS|@8;p#yn<89)1+D!SwuzciOQVcrxbO1>Cxuipjti#
zEn(xcS6A;nD8SGnqO80)aOtEaFOOZj_Ul(rt;??6-}7p|onN)?cx0Y&&Vq2xnvK_d
z?=Ffy|7vr)+K&C3{{^1ZW;|ff$rU#*=<m1ccYhCm=4UfvV3?b6mw)NuQ>Q}rl`wzo
zulv)kT0E)jOY8p+B}|d!#y#72{j0cn-je^%kKOYBZ~eTw*3s)(TkEUa`SWakK6>`F
z`0atm?s+%<@2mf%R=?`kr_J8;|9@GmZ(F{sL-b_fgh+kk)=5f-EKYS<PSt8VA+vDp
zQpKf-W;~O>eZFr|{^s3Yzl-(9`{V9MNb~$!`Cta)oekTKg1#O;d*PM<LyF~cm2w$9
z5r1K4mITea?_OKHF4>)V(9EozAz`u4le@LQm&^Z@au(qJ?IxL?Ib+MUYB`S3lD3Ke
zo-F@&^oSGV3`V9+EfsHNpU;s_UbD4+@&TrX_&+D~|2#Wxm)0rw`<VG5gD-!x{R&*Z
zytpnWdCXAh&r@gqw>S4n3$ERpHoGI{&l~rD%l($eYK9-!ppxCuVk)gW*>!Shf!CP{
zzENx?hiqQ^Txq-(E8eg;I?bwa>C&Z%Q!Mr!mZ<wyJYQAq-TwFgcE8*8^#70Y`8z6J
ze#$+be>d)JWU^r7tYs;hr!VPTcDerV)XUPXyR1(<|2*?v<4wy*h7H&LG#tL=xc_=_
z?Dfw!$1IfC90iVlEL+UT;K{?Fu*ASEJ<{w2zeRfA<9U@opML!KF>0;Y@rjQu*1cBo
zJR~8N{K(?ku>w5-LtkMQ56ySHhyDM5TrOYxWVS=2kdpVIvrAo%-kz6oEMrCA^-bPa
z)N>uC%~*eIa__V}^+g9lrY<~^C|{Mh+uFsw>+4#LYqO8udQ*Mx_dfaR_x3-2&wKM*
zzT&|_cKgsXPyc;6|NoD&{Ld5FkK_Mbnl7<u%A@0Q6%Urzy>hO<eqR3Xi{#&VN$J-w
zZ!EleTEWx9ec9c{-o(cm4w@6(*V`98GOT^%QZ_4gN1lJsnfqa%vn{78dp9>;bNfEI
zPW@f|%k_49Z^o)On6xhactAiz!ocNak;%2F!xHCn9<eL=<(ju0NM6|&+wk(yi+{02
zOMPEU?+Ti-yX$fCPtD}R-futuZ8U6X_)u|VU+L49cj;fdthPOvnb;C^EHXx?%e2Y6
z_SEh*uO2O!EovLb`D*3V-ODc}GM!b7vENx9C-<^<>$cnJoCfdZb)PR&E$6wJ$I}r}
zV$7sHbH+Nq-!*Q9<!?^dG6)=d9v<~PeAizC$0P=ZM^_8pZr%Pd%F(t-vE#A?gNktS
z(T`R84ov6|y?<gts%P=q>QwC`HyV<r1Y0IwUOjvD>bv>8k0&se-@Ox(nN^jNWD>vr
zN>=2KnUQCL9_T%bk!N5#sh~W8hlM@vz@qS=JE3=K|D8H{Lnm$5+>F`5C;zSdm{nJn
zmR0rHh{bY_hVQkejdLyi#MEy#X`VcJ?t^5%`Mi4*8e3|3E&4*UZ&<iL<(l?Q?os9W
zm-gH5u&wnhc+i(US;TPRzp`13%o}b^FcjgNHcf2$*{r39a@?$~R3h0{HdgtDtPW*c
z$Qa-?)oaa7_H!2`6p}TKJI<=8PH!+SuyxsTMrBFw>qS!<rZFyI5Mn5<{KB}}Zc3Au
zM=QgEmrJLMrK=s;_}ZnS>-0&lhSMDyEZZ3l2?;w{97>a7T%$ZgRi*1v3s0ls+O^^x
zhjMmqT7IwUm)9L%Q}+v7_FS16ljHk#)r75O$ER~KFeIJxNKaYox#i-K6CC~NGObH_
z7zG6zYTr-Zz<gbhfq^A3or58$aP>uxvhREInHug*UAr{+bY|K`(WK+kSR6g(@g_^B
zTb*EV5Zk-)=dG!mqk9+{bePh6Joy-!!*+a@NaJBlcy?li@77b6fnvAPl=l4Z-fP}_
zNqhGymh(F=OYf`fsGOi=qCM3sRm*+p+-;X%Rw~?WP(NV8=Ing=F1OUGJE7feSs4pX
zhd2j^9!pCMHj8cO%{_3etjg=QrADx&hnMF{OBGj*XFs03Kl}b(^)L4&yd^h7v!D8Z
z_$T?^I{WVLYu(m!iof0Sdz5)zG^X&NK|$+u$(c8gRV4npQB(TfLSf$jM?0@=Umuj#
zQp9k;fTh9d>PM-g=US)5YwPOgX0DyM(ZX+A=GU_mpPl;D^?cXk$B&OT<##qIy!gH=
zavHP4!Uy79bqDox@<Z3Xwpus&h^Lz-L(c2;%w%zK@%c7&e~x~Be*e3${XvWR4+q)9
z!@@u5)c<<9eEIU_<?rrP-mm>Gc=5!E6UzNHPkZxgnoWPbwg2K=|M`0T-M3#48Tedc
zVR&RA$;alUc}&8{%+@w`<<&J8=f>TSNbY(0{nt}3)4zQjfB8SeKVr9B^S-++`h$Yx
zlJmcPA`T05h~D>MS-kIapX|SjQH!66Ok7zvOD;ZskJvh~6uts(!H8t%jF`R~2E427
za*iIIJC#e=CtAxo^|Tt-x*L&mC-ofN`LqAIo_bjSuBns0%!(^4KgqUpp7#5jG5du~
zrC3961SW0oogyzWd#BhfgKLvbL(AWOZT$JCbh&jznrhyOH8VXL9-XKa(R<!-N$7pF
zbjp+`dMBN{`nHJ)PL(=;`Qkj!Rd>Eh%-65powd1hV>fec*<quWhm6;!7wD`KO<<08
zJip}an_E?zwg-I7KECYU-TOM0Qx|<=Owc{Ie%p0@o@pG5?@oQS_w2D;-un8*PXtpZ
z8q2<^41W9I!1ryB4lbX5Ey?!9vQz0w=F54QoD~`tX`So;*YbMrqMh5KR_mpz3GaF1
zb?Q>O*{$;}QUVUyZEGI>e!Tsi#f(=+1dl8{ow4@r|5I82&nURRUC^vxS;*o$L&|}r
zafj})vjRMgQ{Vi0wtV@j@4cb#=dF1wwfaw0UQzPa)|gq3=YENi*dCKU|8QP751-H7
zQf~KSYzzk?ax-h6x;_7{{ZE8}y<yXp&a~Cv^pAbXQmZRjVv@P3+H|f*lEgC&S*?p6
z&Bl(~=Dl=V(7w;*Tt~*0$7<#$Hl$~G7sM4XEC?z(l&JUm-k;Uq7d-HOem(4bzS~}%
zRq;EgzJ2EP<gkROd1s%<e9LXc*I)Bh8Gp@K{r_oxU2pv1v`8jTxzs6A3wJm^acR(C
z<mzH<$X;tOjiGnr+sWQPV>e%QzPx?k`x#QY^<O{hml+$EpZ>8fx%kq<)%!n+uGg5M
zF5L8M@9rzvVbj*<y;{5B;i;1w4;=|QKb@iH=-mrz#jP#}pPp|Ws<Hd)VdLId<;Ugc
z?Y^(gHfB|1iwv8@k+H0+P->dx6xAN{7gfh^e9);-^_kvXcqY)fEk@d6mho|>z}2~-
zY{tc3CsuuYw)JD;jo8?@j1QcqQR-I?Fvm$W9lFBws+6JS&Bv*|{!D_(s|2?G+V)`a
zyVp#IJ6FXE|DH34Ir_t7(S!+^FOKb)YT_Q0;5xrwUdFU?SJ|b4uoY9DJ%4`p)2*Ma
zpC?pqpXyd(lUVe4@g_6rvaEFhtmU7dbzSY4##GMZQNAv}cJbt?@76UwtzLG#ZuOnt
zryc&BU3RRcyK3@rR!fEaT^X}yKHel4Kee&2HQ{u;VvgeKd2zBbJ70gb|8=|W3V;9I
z>i<utUif&-SkiE^>&ke|E5^wZ+wC^9<{#sbmwf)t<*KauDN+6BVz)Pn<Q-M>Wa_O}
z%dbED|I>c{>Hv>dRwuRR&SUmFb2G&L%;pah*VliRuKzdv`<{2a_Wyou-&^#5->xO;
z*Uihsv&^sOO%N%+?jG%#zslf{MX$N`VTDC1>!-!Idv1TR>&~)i`Xy@f_lNZc_?`Lw
z?Ogb*%};CB->80iu{(P1fs9>u-a4)oe<H;Yl<T`VXEM*$i*0&5m(}&x+1=4OGxfCn
zpIfJ%cogT>CgfC>RegWE-Nf#rxPFg%<*odm$F4BMx(hHGy<rejdzF_~w0iy5YyaMz
zY<(eG&41<Pzuo22)0fSw{nc_VXvUiFYtHK4OIhIk)S^!)mq8))(~(14^EkGy?95A=
zvAX54i`6l=pZ~(;Z{04qz49K{b{UcH`>WpfzFvL$bhhKW*tbW1&)%o~KsMk0n{K*d
z-{k8y6~ASxy;9nJ<8{l{XPG-bo96XypY7s=X$N#TXGo>|x)yy`$k(not#Yw^>ZyBg
z=Iu>?#%K0UrsBml?f$iLHD~v(^t1f%c=@fTUWpe@x*uPDzV79FKL0DXuCs04_k?qG
zNZPqnsToY$bArXP895Su8W`j(4v%`fa&Ge3oy@zx-PtiqtzlvO8sB~I8hv)u>?qw_
z`gj@lgP*VWe%*M<j-lw=`FOj^oykqMi+5MLs<qv^xM8|s=Ee7{M-xx2Dmp&*J8NRe
z-#?i%bGVj$m%pLE`s?QSA4LlUQy4i;Tu|Wot;yJIU|u*YT<3<3VawesJch=OIx!N`
z*?H4uOM7=)c^x~x?BKR`|9KK;xw4eyEG_Dm80_{rlxpBm!XmRLz5l}!zLzWQ>%Z;X
zZ{zP!xS;Xi`TzH#Lyy*9{aY>f`+GIJg+rg;)z8aUz5n;sy!lDpQR%s>p3GI)bLr=w
z_W1>2Y?mMWa=HKOM)3OoSFc-!{{Q-ZfBx}>Cm$Lxdbjua6uHM$yesyde7ETLo4fD#
z9?qR2keIjVhyA}Z(l43wgN_}U`@&ehE-6*_nFGg-r8#?o<~*D5R4tXqGV`s^Z|iB7
zuYL5NyZ1FO`%dk2xf{Q|xBKYDM3vi^)+aP^m;F)hmpqcOIO7oy1KZym3F)qqi^6jj
zpWU+N$1#@6TW>Qa6z6g<Se@JC_~!s~@s6L)GB5VAKYP?`$Kb+!H*TMi>5M+#_ZM<E
zKTUi2dydOKeXXgdR>%E3wch^Mii<zP_x-wBZu95ExBLF{Y%1R#<5fNSE_QeP_Y2Pd
zQy*Nk&ino7eqE^0Rj=d)8!yMze)%~2`@Og78B@7)rc|b~&C+;3LnKV^&=o=Us$Ew@
z|4PVNZ{&*E^FO_Q+od)8e#hFs`mxmM;O>gT?7T8}nJr@L^`>%v&Aqhl;xUQ2sgd)Z
zPxWFI+&_EoFTKf3f?Kb-z0TESQ*3$ulZD0Qzx};a_R$(oE&47U%gN1+%C<fKJmyK|
zo65L(&pSM>c`aSDHBiK=Z}F5{yUX(z2E6(HJ30BW*Gcj7^TWM<&U^lQ-+S?v2TO}A
zy)RqzH7R8DT$TEIap}=-w@#g0`LU8o=F9D^lcp~->;Edgugq^{N!6A)>djt~zH^_y
z6)o3iU-`){gLP5c8vbnahn<hTgLW+b+8JPdSV5ZS&~(F_>~TL&Wo^Cn`s=y*)gS--
z{LIcT$I@VP-v0Z|^HEBhzI@xh_v?P4x{~*A<9Gi$d-A7~HT&TMJ9JiCWy_q)wKaQ`
zR^0ph6>r5|?Y<nBxp`^aOAkxEdfT#=<(C^1+YN)$L5msB%#w<cn($>uxJV$MQ^JJE
zl{emqINM(I3n;wl=aT$<;o6eKQp3(`AK(1=lsj*Q__KRE-_O;KKK(i_D8KKHd40d~
zovr_zwig%P%Q{z>6LRIW!5xiFr@rJC^ULph8jzqrC+g4b{M@)ZpIlov<Qi-Xc#@D*
zeEN)?%QW`gzE5k`F<PeGR6SqoeRTelZ(Df;XUZQHuReL%QA(wyN8w!b-i%V0yQd^p
zPrd(&bM0jHsDs^W3z8>nlj&SMC#bper@P3Z={?Q+F1H^QRC&*!GH2)FrIoA2b(cnd
z`RTZ4quq~VZYS6!x%fo?N8Frk@>03^$Hm?ilQS6@Qq5Prn?Li(f^D&jjCpn_Dm1R#
z7=72@gzNFz2R|*?y&HNg*w^YmdC7h2+21EWJ)D;qZuL35(xM}HUs#}m@$EH-BQlpg
zF;i-ub|L)i&$P*BdS}J+KHeNxV<tQ4`SrB&`=uYRwCneTbE)nrUb8v-Rjl3bhpVp5
zyvgzC#P{VbC1Th1Z!!7vO!9HB$p;U`2BsH(G`DZO`MO}`LHB|fkG3Vu#&&hp$&Yli
zo@r#BV~BbFF#7nf**~u?-FknOxkRdzfaUG2?oZ520$t3^Y^F{#&zZC1^~r<;Y1j6{
zHX9DJvaX*~y>^YIOHY&P20>Q;c@}?fzFKj|viT;P(fRVevpedm)h>%<&z34;cyw(;
zNXe$KeS0I+SXy3``d*Vu``aN9bb#y7z4Cjx^81t{?ih9El|PO;x>m%cAb0imCrf`C
z<XSHZC@kAsB!1TH`YJh>xi|k#-d+D~-xAT7pWi|SQ&SJdG>8NW-k3gV){lOlMG`!D
zW$e3VR|wVp4cKh7^ZK;hWt-1Bet&dp>3++-`>ybtyuBBmeV1u%P3C82^-BiIzAh#b
z+V}rYi(Xaj_L^ONecex|Ik#1|OCG+IaaB^Y_~hoSg_CBpD5l;}tNCr+|LpILEjPCR
ze=zf6??TrXnc8Jn;y$mxzlb60__KL+Z>*-y{r~U&p5EW5gw`DB`hV}Db^W_}ZNX>q
zww<qk_H$}+c69c`H*bR%m%ro5-?MmYVd)k%$>hG*al1-Bo|vf2P;mb4_Zaz|d=0<9
zzrX#ACvIQS(g>}ITU(PHJzrMVt&QVubAD;@w5YPI%uIrBeazlhJKvQpJn=c^cxjWu
zof~&-KEB!f{cd&s&X~IQ)pc+D|9|n%-nwhbr-kit;Tk^<AAIm+<>mBq^E9V>AMcaR
zHj`rKld<@B<?_LTh_xY?Onfh;)YSZGWRJ__eS6E+-g-AP!>+scE+3z76vf<dZCAjD
zXV0I-AB*~Rp2hw|Vr~4Jbs<Zp*m%o|w3RrRUHqvq*_HG0(M8JJEcYzfq2*Z~^^@U>
zcZughGm~SX3BJ2;pVOW>Ws_3Kv}o1Hw3TX4GB&>~;AU9cVr!g}nv(Xo=7{F9YkfQW
zQgW6pm?xZ6T>H0#CvBOHd0@sg)^d{uCWd6iOFq)4S<59pOW2?CvYjiqfb~*}D3j8T
z6FiUS3GI8Z^5h~JR_De$sW+Z%N<Q;<pVgf?pH%#}?A){GhMYxj(Z?&?&--NTG$f?8
z{oZ!{etnXGK}Ue0N6h<#OP+^t%CR|j_x$|By?m{GSmGun+4<4_d%jqvuDrLu-b5+l
z&2f$<#a}0!vsXEV&e2SsX2Uiqc*fD}=BJr6`+IwgURYj|np7yZo<Ds0Z|%ENGP%7x
zvQ3{~D)-tKtZ?emmb-lBdU^A<w@hkO<1l%_!^(X0KrjQtPS#{biHfEe#(51#&zfEI
zRZCl4cW|QVL0N`PX1jOp6iYd*a<=W{g1ddERNX5k6;6B2!@$7noWgV1rfahUr>dnv
zOM-`a{+$PxYvX@4b*^%5<`Gr));RKTrn8paZXSjs0t^!jL%(XDO_Emd?@3)Cv(Q*s
z<oK%hAydr67>>Q4CA~lU+_IT`n;)H9_CeODtl*Q|^QhxOXYSh>7T@1v9qN3rd$aQU
zKRf4hh)4faFk89rL-=|3Zd<<;fwS8#hzcrlcuP7npOD~ci8GI@%G+3$!p>z^e*X{q
zyIYBet~_(Q%5_I@?k1LY<_1OWsTHTs%beb|uy6AkX~qM_^*`1YOi)U%+q|VJ^{@oj
zwL?eG+r{6y86ukhYv0d=weou3JL5JPOqqQ4Q{&u8^(QZG*q6Bc`I3{x?-+~T?OHdf
za2C_!+oJjla-*#nB<4;?uKw<K?(OFaZ42eUU9aB+USe-bu<!`Jz}CQFvDxi=m005`
zyC$aG1|G#jKO}A!KHys=uW*k==xNr|4-@ykUM(FxHzBw7tl{-j#+!>$YSM$xzWLVS
zk#z8faLR_LoijEIaVajHvTo1wdF?E&Rfom%4o;cZKgoNVVuQoeTO|{oUdZCVem%@>
z`E$kxU-K*ee!V<DJvLkBOt945qilZ)LOHWN72c~%oMaLBBzbag_HuKbPqJq(PAZE3
zdw{ueQuv>uo23&B(~KA-zEul<wPKv{)=&FBKO;lrtYs_{qWBn6JUKYeFizIdzrW|{
zfq%D`Kc8KFTsCn22L{H=d(P{2KTg?o>Bi>le;>b24W9qw#>@VC9xh=m&rdnr2fLmf
z`O{eYyZrqwgD0v-)v`ZSDjlrQ=TbYal{jPD^(q5fp=V}&i)1$&AAa~?b^Pv#%ImVd
zM*BZM@Q|4O+)w{&aBi{g{?GCE&tE8)P3AF7yR6gmNPD_op4`m&#ivBKe|j+YyOE1?
zN@q{2#YL}AI%jnm#W@(RMXgml(HpH>z_RSfv}@wx>!xUD9she-^=O`C`THLauYY*I
z<+q~4(x7vneWFkGl(On;Pjb>|^_=#rk3GmGanmKfZ$4M+eq0R>4KGWcrP0fDz<>Yh
ze<!wQ$NzTYbD018OuAgv-{$f+b8Z<2+5gyg?Axn}(NVAO{`q!NJ$h}S62n2hx3g=W
z-~Mj-XWFjCj0+x#-TQnvKko<6|2g)bjy%oV{`X3;_T;6{?mau#-sdZ4_i5iErtD1J
zB!8RQx~HF>n%~*E-O@HvXR3^7m1*g-Cm%k<7{=_5yi+XC<!L!#Ymnz+UW1<I2fx0)
z_WOL4d9ron%988Z^0#bn9;rC3YwA+V#!wYKo16RkB$bI=>tpsAnQi8uu=n5D_Y!B~
zvdRz7{P}lH1S9v}4f(xibN21p^lGl9X<fLe?f(ne^0zjZhi|L#n^K#9--f|wp2g0Y
zO}xrss|@Cga;f@z`=8`nzhhl@lOtbqoIc-U27}mrnzPtt!r$$D`=U?Q`oX{LjL8X#
zoa~X4ZdzpS`5W=;X!@PTOKo1Rl25;F&A*d>X%6SNACLP#E}8Xw+vMdtec83|3Qe>Q
zT4h%ILXh!^<0<ZQebH(Ylp~oMzTJFU9B*0wwpI6~fs0qt->1jtt@5Ap{_o51h9xt9
zRwXV;DNZ()U02fnw!$#l%B-r}K9-$f@{`t?ZT6XmpROxl2|o07$-)y#Q*7S38}Swg
za51*H%)Qxoa&^$oGqL>9^8c^bf4>%AarA}HT8p@yxr=6%Fg^4V$*D9J=o0O|Ehlk6
zLVJ43JgIC>Nwv2QQ}1q&4($?EjNCt&>419O+hqH%*76BnHeVXU8&oG}_P%^>|Kq3k
z?9;As2GcgM=qopF?cKijZ*F}3my0^r<$s=V-#`2Cuf_d!TY|K{wjbWU?`w7Z5B9%~
zt1r)!lwE&Kt5V`y)w9?4qv{SjySKiP=AFP4l^_(jaDvI@0~M;?K_9sPna|&~r(p4E
z%eoie?Y{h*|5tqZ`IxGAS6;?#57+7rI=MPbD^WsdqG6Or=9Y&s9-a&ahK3ijwr&d!
z|G$C1yJN~@gJav|HJ5g*xc|Cz_g$xjKR(?%X>Xgcw(~@(Ekgp&M8oS}xsE1@v@x7u
zEuV5&;`F99F?!O;yYKQnwmH99qw7$|8nbHtx3YZgJcj3+EzT_oa#%7&D9Ft*Ap44}
zyI^P0)>+GLF6a;9GCGv_sMT1y{hMg{Sw9WCGeNKBTuk21@g}0f@tP#l7jwm~gyUy^
z<kx(jGs$SX>q@U%M=~ev>zS#wwC>N|_dogN|1DPN`uBkU|A&72Pl60TzQorqyPL&$
z;Njuza<)}p_6z;{_y65r|C&dI$p@m0I%FIzS11>6J^uQfYl`yXqaW|~*6x<>ShMEI
zmV~4UC5LRXdRElk&oN)HV^M(a6j}4*h3C6rYXLTOWH@?WVQFr>X{r=wTzuT+>A9w0
z#)g%r&g{;szP)to{vS^J_Lb;Xefjm$&gS!jJGGCOUYz;L<aRu}gYyQnI~DJatz12Q
zd(#PzlWOjFlQ$oqRen$NsEGJw$7SNT!ska?|9>>|gx@c}iN*|V3p!t!7GCcQXFL%5
zJO1yNrJrw2c>g$jUEKZ9O2!5c9gbs?+A5WI<nq4#W?t{qrf}->)`L;%yJo0$9`s##
z$Rbwqn0fn3)^jS#4j#HLnp5`He|YpS?xUEAV^%_C_RSkjit~<eetLRG#idMQyR)`Q
z;{yf3Ln;xk?kU`UsTS*dz*3>X@It4#_--wq>(-i^8756k5|EC0rMH&<`eB``Ez=aX
zuh7kD+1U1Zre_n6(V;twwob^1ky=xFN&K?SRIW9x8r+laJ-T+y;OerN)t-t*wTy|j
zp6mU360_%)`Pjd(I4f)2XH;c)@yhFO%|W|EvI-Ps;!MJ#7oA(M`C9DV7j0JT3^HoW
z?pAWVGMrbrKCA9@@mhG6!?dbTSu0iKj@nLN)9)hR=SJ<_wuSAM!!;>`^Ng2;CuOo-
z3tD+X)Au0zDdY35i)X(7ozZJ5we$gN{_aKd%70ZAKmK*=q@%}EqxWUG*A{NHUH_@v
z=V$Tams5GejUF6W!)wmIbne;Qo$*WpJd6_zS(GL}i931nR^gq_=<c`A`gYkzZoVa!
z#>lW{+r{AN;s4$|S&*KwFJxWy;`Zf#U;fhK*%o?xS^j)O&wKm!T-<+)ts%GA>G$0$
zSMArydbEYj*6@~?Zanqlrt2bNn|$K!cbZsiy>XXEaAQ>Qu`&||g>y`EvnEH+jm*}3
zq1s#)aWiv<P)rf41CK;<pLXsf=82D22Na&3$s+N+<+e^_?xwhs&!^JvmJ1m2mei+a
z7@wV@;TzJDu(xi};-24HQZ7?3p7JPk`LM_|CFt&q?6`_IyTT_Je}BK~y!mWp-(|o0
z`W{=fsZ>6jnf|9~fBE@)yWj8o{ciXBzR6dLWf>x(qpfRSO*vOOYw3v_yX#)vJ?eC^
zcy8|5uebAd=l=iqH&EvPy>>enmtzvyCXbysB3Dk^deL9D-b=IeOP{sY(?`wx`<_ML
z|8?zM?C#~u)EE;sU#<G{@%WU-bzigNt;^m>Fx)BpaxQH3T9x^8@4mF)b6yj=`u~Nz
ziqzDvM>>W5ZNE;L;8d_~%C4%Xr*_}}`)>NiY5$B5@)t$i7w7pn*ZN!iuc~gtWx4Za
zyy;wfA&<`@YI^sX7k8w5GdgsSuVO#jdgSLPFOy5Bl$BY84;|XNY1M*Mr>`b|KR%tH
zJU6HOcbo2$pU=gA%iPS8xf0QMpzQ!#=BA~&=DJ$Tgu4ru{@K%-zUbYXMRpg?xy$fQ
zaF1GlJkh@2D)NrG+SD@3WLA+>J?@_EzID#o+yUu(4z@CcF>I(&X?gN`_1Z-RD#_vP
ziV2I4Y{)$sRJBWXUe0%`%nD_hFImNHH}Ah;bN7q;xKpLU)cD$>ON(d!a;ZM}u&aUV
z(AAV^&nssi2dJCRIc1T+w?o3cKmS|&8&%bnEQ?*9C(RTLFz>Z}nER|*XflJrqB+~;
z{~UGKuQj+7Ca^{La_rCB+0pgE-!)7VI6DqRym)@YccyBA#oU-*`x!H%&rjlzV0ISB
zWMMiPXe8v}%9qi(yuC$emY%?pN-j0_2{RO=niSmC5^ZgyQ_=+-je=wZv{(9VIqAf^
z@xbf9-FttecQK#hRbgY7+%>1GE2#M`OX`j*ob{1K97ZV|&i*=2PVdeB?`CjHH!5i^
zkM^WzT3K0-u0C7%u647ywU^4A%C!l9k1$D|T9@lKiTfOnQ|Ro6J7+I>`)PCc%16yt
z*4gcTagFQf$4zH_#g@IC`PAmzt?Abui(jvtVQwR+_kD6*54SXf$1%0PGk6#o7z^D~
zc#3^F*jTcTylw7K(_qe0S*xqS@aWKX@k7#UKU$ZCq`mejeCV~z<@uvqSC_AAOwv4b
z;`%wo<L@#!1#_1*E;JSEkYISc=Jz3`%-xlbW(mE}xERN;U;pjr$J^<T{7edezq$5^
z``F{XF6E5*e<vzWJ^a}J&&mDTJ;BS9XYsb3yZ(8}q22mvhs~a=Fl3pod&?`#&$&tR
zewuBw^u#qRVf+DCv$obUC?p!*v6)+DW;OeHWJ(O%3jIk_GtOxwOEOQL?9riq?P){j
z%GBSS{6;fayv3Za`);s`?u(l3e4~r)%HIp;j`dBlPF&d2*S#j`;!}YqFH;{bD*1J*
zX3En4+Q00QjwZN<xX*kqy*FyJ_?i@-`3r0=HTxZ1Xw!b~lX=SjsJ91pw{Y+Ne)*Z{
zy4r2KQgi!d?SB2rT3DHM`m1a(lgzRW1)IOe1UwCjh>YoUTv{1e74}nGvo&Q$;zkYS
z$=S#5vLAb_cBRPn<S$NfKiM5Srgh&Ac3vR($#?CqvxN@ltt9%-91VHa<m#3-CD!1P
z<?PAPXWZQKMgEB2vb8i^EMF0zf49UeTIWr=!#0B?t)=06p1b$&dv@c(s-2T=-7oky
zjeGz9mCtY0+M0*@FWPcj&hGP{q}o;2qF%>GZ)I}d<+-7>PWShjnL8I3UtKky=^0DQ
zg*DgPPuWx%i#x1d`%s~yB9DcsNKB)2@%jJj?^pl3u<*-)dnZ3`ymX>t{<ANKKAZc`
zkBq%9qs5|X$)Tru+GJ@IfAfyY)92<S6c?|K)0*Oa)?;_SZFTbEsqg1!_w-I*uGPRW
zTQK@Q&$^iCeFZNMxg@(ws4c(NdB}0`t67)k6-_-pv+r_@;*LrF)9(0X|2WHi@J~fz
z=|*GQ`!R8EezBGouFRgZNaWAX%P&v;TAKdtYyAIX&3xO}#;ua6{CMfv_WAoJy?*8O
zq+^QY-0#tcU+4B7Ta<J-(dKHx?9+QEsq4jLSMG~0(LTR_#|3Wv``hp5_f22EDot7F
ze4OMw+iKMpW!y_2EmSt%oo72?U&ZxfFVDYUvFdjI%GmuT61i5sm$&~_J+SayzNyT-
zMH8JG9<6<M>)6ip*L?Cj|7z%0eO3PLc%H$z<N9T3^Uar+Ke<|bS?w{;8RO;?+E$Y%
zXJxH2GLOEg$*?qcy_&h6p8e-J=Zo5O-mTM{V<*S^JGh$9!Z`U|-zwu$=^G*%ed}Y&
z6{QR3<~&`sz1%N9Z|dTwE2dAJEF8V)TIz}NqD1dWr?}Xg54Jw;pThpK@9uA|?e8=y
zf0rz0Rdjvsmm6!dbzjlP(EOkBclHVk^WWe5>twcM(xQm!3H5)wpHDu&=R(F0ZT%S+
zg}mZ@3Pg|J3%C2)^!&8f-PJ!fU0w9tuKL#-<>%g}`sdGXkY>L-LuckzjSJh%0$-F(
zD)Nowo_cTH<$j%*Kfg+YL#yKq&F!w=iF%{6Z^yNrH|}*^Kc>cKS6=n_Qoh}ynwi<z
zMT<rBHT-6Bnzy~?UaQv0qr}5mS}kzAGV1Ha&l_ZzxBA|G{CJY6#er+5KK%c)biYMa
zLfP|uf_?^OfpK=be|-^FKmGV~<f8mInLj80e`8I#aFfS3$)f4?ClkZ^&l{JoS@`am
zfyW)e>4yFc2d;`g++O!(vUPc=`tw&jiErJ?UuK#6`J|?}Emz~(Y`*vR!RfVLKR?R<
z-gy7l+54w9y}6iQ_xa1q%kF(LH}Bl}b7i^R+@&j5U-AF{<@f&d5RtY1z9u!xFTI@5
znYC~8{TC1S|NcJx-QN5!_o}6z-cpbV5^E4zU}F%idVc=vmczZQzu%_E$3*ace|P&R
z=l@UZ|JihHQJ%YV?qpAqoONpqFI|l~D<qj5b6(lo%hQ`n@cHxS_kZ7$|2?mn^U#5b
zTmrp@$7cLnQ2+2x>u2$E?FUb1KKZ%4J=gB^zuMpL_q<;BapOi6-_JJXvDc%lCHP{F
zZ@u=TPSN{v+49;K7ZyIBU;pp*{U65;+kbIhU-O_beSYP(yLr7mJw1KBOACvNe?I&8
z*nh6&=R?<?i6y_-mA5qLWuEHZUI%q4(~@mrlIio*jb=|OnB!EOS^4$i^4nV{-n6ym
z@AdD~vf8`vs{V9?vm18vv@&^^{k(JYtA5Qx$z$#|`SoIpMEYJ!d@On|w*N=>{vQ+j
z|7|pTw%-2t&ibzh`ThL-{@v!UT_MlH@Zq!lf9@Z9Q||8X&e~YkaJNcz*8<as`P%G(
z8z+3IN~pdO&$Hj)-JyfO-Yweg%qhyZe#@lRqX(aTbxh~Blo!1Io7?tp__Q}}*RJzk
z=MrPkP`WN~y7xrnlsOp(x0V$col=TVnw7t0GVg{5)@v@G^Z#ZyhpoQw^ozzx!NGSj
z+r6(>P1pN+*}FC?+R!fkg4i@AsrPdvQyMBNm3hu>5sQ1Xj+f_f>`|lRa}F>~k(g3!
zeO~R|{jX9CGcxyNZT<N4?88z$1+_h5HD`njSPph5M>HK-P}k|!)6ApvchSPn_osT4
zTBeE_AF*L}f7Idq`RdD6`^zU-@u;7ec5&7FJ1o2nCtsF_Gv7P6PDejh(&b52#CHb+
zFWzTj5)Il7%BpPZzn_nlpHqEucG2$+z6P0Xk5Y7Zt&&*6Cd%v*z+-YStH4=WLu&&=
z+kq&Brn57?UVgsi=mmqu6iyC>ts87)Zv5Mv$@kgx%~Ofe^FnjpF3(`xZZ#$Hi=|;p
zOtbrh)~P2qmNOhUH*@~P{{J<zQm$V5xTdsbqx&_dwQQ%3=5hEu@?qP|(5bqUQRnyk
z-Ojrf9(lG)QhOoyk)lN`2F&|=^y8{`N!mUSjhNy%M_HkOZ(72ZlRkbY&(8NQzU!SK
z5U};+?9ye$y9%EPXFh-2lic;f;=-%1m-7Eat$(KAuy1B{k4oSyp{Yj?C|pb3ozE`y
zt*?LTyT6(YH@?5yz3<oUev^|HOaYIlp5I&Wd84)uXJV%Sj}p_|-%l>5bJk=>rpe@f
z_WN__eNChQ%N)~Xr_9XnZau*4<XpAoMW0h=#txf`hyMMu&jjSnNH8~Ip2IlNx72ad
z6opef0xq}ISY|QoOP<i`!q@PeyC!k#Z|~?67nfDZeymv~%&pg87N*Q~@{Z4XyV73U
z{VI#kL_C;Oe3EfN;@L;r_4MWAU$j=bN-JmxJ1lCyzvsi7pR;8cqc>g%Q~D<0GDrTu
z{l1KzrySoa&n;7CIIz0-)S1chzr1A9_BoiJ<QF{>y#H_Nr8ZAJ?>@iMJWr!7E7fvs
zj~+|Q`hBmYL%Z((+THvAJnhaqd;0U8!n;$aPJQez7r&$G?YG<gKlbgvn&o*=e4U=o
z`ZYQ_IwIY!YfHCZj@?zbIB2!fhJy?IuZ68LJ$AFeKx69ZYcuk;|Gx3q-$OHcZJ7bj
zBaO6<=jY~ydQCmOG-#)dxp};XNLYBdxw-lL%4d?<x!Z3S%03UC|Le=c+kDKC*GpTc
zI7-CqDA;%R-IUX*$4lAv)(Ny6R@hNjtJsyqpfUY)hepee&*!XPZ<YTcR2Q#skzZ=t
ze*L7}x?d-Q#hVs3KVY~MIy1KK_r^ZsO}<apEG?Ykd|8+K3=_9lh3~Y+sg_Rqk*7TP
zJ*+zTp2#Kpnu#5`s1>hk5ca^8TgfQRV_S<R!;=Hsd(JW*->IW`JwbKT!lOQm-4{Ko
z=-PNAO?I~Ctr+v0D&_p5vrUhmUvqYC>5h<|H)dyLbp%zz)~OwIn|9=e2}5f2)&mwy
zIWNw9vK4YvFk8a>^XgL@!v^6)k{j-NSK9Ti4%NF}65?`3<NfWLunNwb+m;5tGg~r$
za_qTD>wHgpxT^H;e67}fa@q_Xh3||t$81hUdma%;TF_RoK8=%EZ^Hj)xxeLRW!cqz
z<=?mSN6F!ZyPVq`jz1|>VrbS7QF2OCJlVjl!_~!`(LGP0JvdK*Q9$w10*fbN5>A(w
z&P~0nv5)ELLk(`xbqcO+TMT0tILzJ}#uF|0{<(&riDMcghYaJCTPCdA&sa2VoDdPf
zptrnb!~6ps{2fn>3>XsoR<iOnaI_r|4+x(o9o6BQr?}bS_9G^a{9C^#Tf5)mVNtJp
ze){0br96d8r-#X`D|)T*j9ZLrnviQx>Pp9hZWDvN1(R7Ou<qRY#MJiGTK6zTi(5v%
zlJ3V0SUgzrzZ&~*4DwuhcgYmVvlo9EaePV(6p5L*{Fu=RK}#kk2`2W!-^~tfJD2iY
zIR7PVMWf>S>Y3{gIi9lKD3X)!xntTnZOfeFP8;7k_eM`R>=(3hx9_Hg3frwI9-*-_
zpOo_TExqcX+^idJ$-|$;%lF>3@^Pc>_y4b6GbZf#FjM;Zzmz)t{kvR}A3r`?WEc?>
zvtMv$&zjb{$a8P+&i*XqzHQr=nrp_zp%X0Js;)_AI|cIh-g}d>x6GaY)}a#Zt9ME_
zT&mbCaOaS4`uTD$*D#0M8VAC<U&*oRzTTaD^q8G?&0?0%m1*qjZe{VVTlZbT=fu;1
zl^e1aKlp7Iv@$}*zirL#t9)l#>+V|#mA^@NJM}w5;L<Xu%<O38een$6Pj-hhZ$I@)
znd#v+i@s}{wU0HJgh@Ty_;+4WwzB&6TT4V(3^&XSm*4j`p6S5LwQsn)7ane9DPV1T
zXl$)@b~AJRwumhC%EKQy3uoM(>w3p4#rfrH#=go8LctTVnPz-_>E`kM%AIoxFE|CW
zZh5R!OU#dK70eeoa`o%%%ZsPRN%5I7f6+P>cxGn7XK(Isw{$hZf(c946+~q&5@3(a
zV;5}ge9W;uL?SapQi`QuNmWH%h{2yr#ohb=Pk)}X$eYzv=2+gvVw<BD{f|T1S8i}q
zQr>iUlBBHU+ijP7%L4Rw2Yk@j9rTHNY0=W#Z)0P>p6YOQH)!K*-sP2=?&>u)&8n;D
z+})s+FL$w?TXDJn+dB!trpkSvYSmAg2($!V)1O|Hd|2aa?eklYswTPJb=?1C=cLIZ
zK3*w37S8RPebV>F-QQI_`)@(|;wv|A&63Yuvv%vNvsFvhKDH{H#i=Si_0XfU(-uca
z7M(9|4_q?kO&L>orN@Nl+rqvU<;uFV7QWeeYSK$StEZcywK~Ig?{!S})%2MlCNjM*
z=6&g^tJ@M@oWAvJS7t|0y~OlYtrtJOn)+hV)n#E;7v6rGWjr<e`ud-zI2UJZ3)xv-
z^``m%<>sD^vzO1a`~9&#a`LW48=r(fiu>{A$U<fJzAFpG^Yyl_-#a1omVQOEg6G{|
z7d!%2`1|_$_L|qaD`b>hX<co;*udnqbl~!6J*%+v?3)Q?RZ*4q_BC%0dUnHydBfST
z-#OW}waJh9uCg^Wh$cUq9KPOM>T+^#+FFjvCDqYuXLHZZvrc0Tlqo#+Tx%(pd)2GX
z<K=wQZ074m-@H-&{!F9wBNff~KQYU1N6V%xG#51E^Y!bw`*7{*&cXwqJ|34pzC?Q6
z)@9zoyX!wSUv+NZr10-awcX9mO;-e^6#a9r`L}Fc*sGRR%KboV+7dI);`72M4L)~$
zDylE-F&FN#G~hPdq{y^P?e24*beE@v_I|$eBp!0STJCIIGSTeoh9z!QyDoQG%Z2M*
zkjppI6PXm@9#(yTQ*+bAjVsR|@!7ib;`^%y>+kl<3ibIcI-{#`Eb>Zsqlbo~%tV!)
zLVu+1?<z}OX}#s3%6d`TiEWyRxBS9(J^U4txhUrDafVwP1?Mc?so2nVdg4MMogNdh
zRFNke&1^64-fFn-u9uk)&*me%Uw!%;q}FhCMK@>|pIsIFZBG1;Kj#ZRe%d;}?rHe{
zqxHXj9RKb3VOP7{uSfT5A5O1-IsN}(`M-h;dp^6@J+c4){Qvjrwm+xie@`ve*J+(A
zVp4Rv>!?hI;kn=L{eCjL_iwD8H&y$Eg^SoFiI6z$Dc}Ct|NrRiZ@1gZF!bh|BZoQm
ze&TUZ>?~Ptf8tY3(h@^6!>rOvx9(g@cx<sQWR>Tnih0K^H(#^+^Wm^{*_%J}nooY-
z6QRSQ*t3yg+ue8bED9g}_^94GLI3yMKfz6pt(rdDR+q`|{x2FF9Goe`oUk`go`=m*
zVA|=WDt<QiPZ!I&UYvdJ%Q55ha~@06%HLdwEPHiDlVL^J>eJ@arIpW4eL8jd{Hj-H
zZW;%Q2u>8(6t;e*N#Eot-0U+?746nNH|tsBqnj1Y`Z_Vr&cDm9zu&p{=d$Z}qt-9G
z70av4(BLHaE4Jd@%|D&$+t$Ut=BZ{XRJ$5ix@6|f2YcUF|NdS7N<IGGl>0x|mD_*3
zksLku+}!eemESKemjCy{T~<}P_u16b)29UeKl`El&%57WYi1ON@TesD2&i96+xB8Z
zS9f7bZdPfY<e~;CMTzbC98q&?s&2_{D_Vcxnswzujk}v3a8$a5iXRm4e$&FAY42|}
z^Ldf7<c=im#X1{>g--=vi0;{ZN6jgs&&S|VhY+Wrh|$S43w<V^zW6X9=`@dHR#Rf$
zDZbU7hc}*BvD{FhKxgOdSLg42&v!qq|8wHeo6jCUujj2)KcToegM(-96YDLx@_S;>
z|7m|4a=$iZ-{MshqXjq~v+mwp7QMM-#)gwWEH()(V%Gl|6wS1E*SF8v3tuj?IAP#*
zFf<@Ah100}cBNsvFmng*GO0DJ#|}(akW3Y0bTB-n>t;FSig)vp-1-6*z74t`7jka9
zT)=XG(P9$ooo|f(Is%RR&#qE0VBI;V?WMQBu~TD9ha+DTGgHrwvKvMBOWv5rq<{Z*
z=Wwt3x%$85IrGG04KzI&TbZP||FX<*Sb3mOfb-LwPcn-pRCT3Gp6y$(Aw_u;OQ6eB
zuC#_2#a$T^%cP2#gBo5h>?xVnEIv!8eIeU~h?R!P4w@TgO<E@^Q_;!U=jn9pz=C%X
zOrlTpCY<K53~E&GIxXdGnx^~y!^3#}Yv1zt{~g_Lz5Ubtc`9sT0fM^iQC54@{@0bi
zcxKl5C8zQEq++E_TXGNYn<uqWBEn$i%nueq0#1DyJiNxq5=xCOA7uR6R1WKydl~4g
ze74Z@p%+6!6Q@7t*PwSZI}S`bd3LA%-WLiY90!7uIt^tMgc{E?Fjy!tK5^+<I6cE?
zN$kR#-tvzw1oX`ie0j%jw+w^Dgvqzp-Y{rnJ!!+#d0~1^!ogI76DOV<WO*``Jn@cu
z8JK3&#t`tuWsZcy1_r0-_>Fg**5vBBdM#m)2weDJ&%1ItJ-^WH$@@QUJ??MwyJEk+
zhDeQ)QiDd1o7=3Ok8h`Kd6;lOBDu%ZeOBhAqlJ5RZneB5Q)p|>!<5_eeAl&02?i3<
z(x*3tWXI}=Njk61m0)wZ^14*^_}lO7)!*N}EV24pm0Vl9H%N23_S4hi`u=Bq)C=EK
z-P_ulUH$znE7Q{xSFf5Xx~z?o=40=BZFH=?xo&5WEYB~701c6@qlXsQcPz@t%6i2t
z|D&PeCTn9o+Yd*+*ZUj8Qttilohp6HO74txlHtqh8KrCQJr;?o6q=mFaXoQDl*s|z
z2X6QDl%^<LNigAH2uN_cBzo_LL8YKos2b;7-^Iz<uVcRGt~PwAaLh$Al0{oUre)z(
zIU{yS#w;U6NpG>n3)=*K&I#VR)ol0npmkQK#AAx?h`qm^_Ik;!ykjS?I@WF5zjcP8
zFH71)#mx*X88_xQsWF&3ELyLUB9bsyJ7uzMk=s)K1M8mcI^x2pxw*1A_<ly)nbbbz
zE};_)N8OrbnHpTgB84M$CrHegW5l=YOp98sr}&IFk*^nC$^55XE>m;ZhnJz}?7wfV
z_hb9xax7FnEDf2Wu5memVY{emFf)&%p$E?su`IqyrY4!~+aF$OI;^nufS{YLb@ZdN
zk96DSXuM};<(aA2&!7@K%}0CB9>KsF%8X0cwzwW#p}@fq)O=>rRt6?jbrypb{oHjd
zGg-483j%mJ8h8xZG#4ITpy4UZV!7<u(zUgBHZT5n`1||%l~?At-VEOV*Q2gbH}wQV
zOm6W%p^N$(rZ8W#P-$afFxtQ%$++ExL6h;h4`U(2$GMXhD=M)lb?6wduqfo(9%OOf
zbj0Fa)#-&BcRy><PFX7;=pC%vpyfI>hp%J`oB3|;cuVnhJP)m(%diyjcrNNOcDb<g
z>Lg|duM~!uHY?-gX%+_@HrN<H@nqmQJV&wO-~D)938zWXsxwTlrQYEGbm-wr_WH-V
zm#SZyhtK={_}{B|cgB~KCJ1%SENqNfWYex1AIYuicqt;YBQ-2ah(|}kL*iM6s?c#2
z*4Z~Eaf`CfIcz$~Atb~g<7E}2;qq1dfj)iBfj(`CISb^Ot$eC<JTsRYwH+uhVY%J4
z>V%-Kq0)Ir+1nOM0v;SrNjrNc9yL&4@60Y@daSiUXlrYWvCs+;70!sxjE<#Yh8orh
zCY7n%>>3<zcYI9#zUN~+=f_DKew{q~CCHr1q<?Fy=L)r=#*Yf!+?PDJIHst+RJ(R<
ziusx1a~AGm&noXuoVak3L0g3R%j>cB*Oq9W*ELW%r?v3hvf7PuUu*r|mRLLsH8pf8
zUvTu_q_|!~!^pJWjUj<^6j^2&i!9bVa_phU<Gd?=PlF`ROutk9E=y$2^gP!2zfR3m
zKgTCm{p(Ne_IK}GPr5B%UbFr|b>y7tCQF{*hh4m<1UXJoNIDq4?)i~B+qOl;tV*16
z#kEn8i;ZK+QWphDwF5I=dmI;xnw>c5`7x$+{=Lr*?EQYW`qH!|rL5<BN?Dj0lDEHH
zdg1(o^Y*3Bo_VSF7%zV7v020=GF^b*=yAm%?aH3Xijx+Kc@;RdH~;v5qxy5k?aiz9
zeYbud_4@kTXK!kE-7dcx7!cs9%rUJ*ODpTiPnkW20nJH5CoaEmIJ*3C;->>@m7Y2G
z3KkgZr)9`>28JxM>upjF6k%N2pvARnZ|Um1yYIIAe)H}6n!J7X-z>Mk(_PiTVbiw3
z{_#EIZ|kG?U;TS6|L?Oo*?tovA7_itK2}=g8fkW|_44v-r!sS;uluapGj-av^}6L|
zQrERE6-DuXOFM6MN7V6g6MvzA%hF|+v!{mYR!>d)app<qvRg~tdehEc`E_ohD(k1E
z$<L#OriKX`bl&vo$(<$Kba02!+MKYf+wYa6WLsF~yqaHq+Pp04x1j91zmMbX|KI;#
z>z=$P-MaNw!P=>H@!{1gBc9$V5&LZ$8g2M?Pghme;&MOjtff||{*I?QPfsmOovWQC
zE~yg1dD*JWs?$Z`fR$&LjN0rQYG;d%`Ng)jb#9urbWPr?kmB_kHI^%u``&e7cpJCu
z)3-9wxuxyXs=sFZp7Eos+f1fx?!-Oe=T1F;viU)(nuOcD6n6%h_4<+O=XZSFwwd2{
z$LpM3*DCM5zPGLJ_1w=%d2{6d{ILJmTlJ#<>!qv!{iSm(7N0YMtpzw+lUQ;6c;^ou
zFBZ;)ca6SYQC)dymZ;*76}>`&LR+}*-q?_v9Lb&$7kgGs`Sv>r`_j%t>#tU+w^=$T
zrFm&S(<l{w6eTD6Tg^}1H^*uB1*s29+dWwFEH3_=U;kj~&8*ooebo8SrDw-7l;ykm
zTx_c<|0MnX$7=3=-srh4E^5lRGc#E-)ADxC4@*`z+p_zlMd;Hr$2DBGNG;C&CfnIl
zbl1c&TWq3o*DNcBjJ_?~+`jo7n|#-b>8@YV{~cDlE(u9T&;4?C|G!;JzrK5J<hrxq
z;i25~JNK^AQrhz>d;d58|F`Rf9jB?(e-wXTeed(U?^CAl`S^SP=g0E9=O_REu<-V(
z%t+tUXSKuq=Dpit@Fmgu{L?2VuS)0J+<U#%iKG7G^Y1MFOSjs6s(8lq<<u*|Y(t5j
zsb15pyens&JvMpo-Mb;Pw{G3qcBjNDGBQ%K*R67%@WkSOU+@3@mF(Vco0@j)apCT}
zVO`E0Zm(CZ`uFQ_{pWr5|BIK3370b{IE98XJewLh?dhNG-}hzC`ug?j!-5%0G+i9N
z?9Hz@Y@E0Asdn6tL-YUtjQ=q;{-^odvg+DeTm7!JXU~SMc6E9D(W2$T>+ho4*|~vF
zF29{<rgqXONXBt%wpO%deEP~)U!!I<uT@+8FfZ%Hmyd^!JdE5f8};hzvBjU}RiBI7
zVG;BqWAn9;p9{avHaFj%75yqC{M{qz{~yc$F0TLaw|=*h{jV2`&sQG|Ka;k3YFxh6
zY}0d$KjxPIy_OyKdDeNO*6si7?SGy;dAvz&?nXnExLJ_`(p#1(r+<2=;`d#KTgZ9I
zN$GjJYcs_6RPKDKuRd8zM0T#42$S4~E5R?aK2FTif7H^fQ(pNXVTM*CTi6zjV+WFK
z_{`U@n&>WSSZ-!CzfiKRHzRY3+~bAc8NC+IU7hE+=lSZH^WC=Gva&Fgs(*h?e9ya`
z`LDLFGv2qM?o;~wn&XEL_pjZq(8S^5Xfq*HP=I+0li;&uJ}ZTMIhwR4sA)9y7YHhO
zm<p*H#`Svd*l$)p@8Kbjr=Am86y+ysC?*61so%bSJ&i|AW=GJ(OP6E9mh!oz75f$+
z3Q&nV;U<va@l5?n;kpP`z9K&s*A>hr3%OhzyuAfDHcaXGydukxQ`1e<Q`p2?wu9mM
z$34mBbL0N1zkT##Yw6SW+5I&S(xtu!1Qkp=P|Z{R_><7hs1;pLR1^~%&F7>^Z2wx)
zwytmEBoi)ep0-J1DWa^0;{q92mWW6SG3f{{5@GXfddcJ2<zXVnEfML}DwLfXcCcD=
z+7!bNlUF$BXe%-@h#Qp5$XdGl)=Am*6-W8SEC1g*lVA5^Bm2Mi-={C0#Iab-Akp*l
z9dnKbP7RlrMwMz@feg-1W=!#rTFRs|nPK<DAgAsn3|l%F=4r+$Kb}*;*)r8<Zq-%e
z+wHqIpDlcz(QmpriQ!<|gC>{4skJZW)-N`VFSle+5cG5^>AEbSt@b@c(IQKbU8sRG
zTaha<PxeFuyNxk}tAM=rvM&#+mvdYcv{Yli$+v`4R^IC5A7-&!dGEy<Cv;rIUA6Ui
z)XgfS`)j}QF27fh{`y1d`^)|{kA&aXJhyH?e6iR3UcmKIk-}?6#j}?AUd~v{s?oJ*
zWwsLE!SiXU^*iIAR9-gmy{xe`Y05FPPD3wEhHI8gGc5JHj${b%es5b__WNS-bH903
zrjq^Br-z%Fo8Nlt*Q0p)^VO+S=gysbvLs9Tc9v+=>t&f8kx3?MGuQL#pPtltYEx8n
z{O!9pV<Thl-n#SSS^m#y)AxQ^`gyiqg_W4mn)7Fl9IgL-;Y+#xTU8;mzhBgvJ$ZQE
zxUScX4fGV5$;m0n^n1tjhG{$3ELQfCNb)Fi-n%9|{i3vF+L7KBZzYNsiB6sK{o@S3
zplg9ivWHD}bzD%o$Mvq`(oV0YBY_*Hw#XHqJJznt|4m79dHdz1U)MagJ!@8$XH$AP
z$4oo-ZO^5doD&x2Zksi8={BWRf0K1DO+C_7a#mgBqg#RHMa7tlF46mDx$IB!Tf5|R
zc+QzfUZu5}lPCH(PY#f%+@18P@Idp@76JaPpF~?(R2w?KyG)t*q|4)x$(3Fc*`UiA
zoQY?**j@D5pZN2_>wLR^O<UF7#3mNpKlZ=+`_lW%Exbj8R2j1T!xnHd%;FG~IOe5Q
zJ<Y_i;ck~h#OdTiGc3F$+FV(#9ga?HymUgSh$-4rq@+k>=d4>h!UL_H1#WPNYX)Ds
zB*dD!pee<Kwdj?q(t!<XX=|1+9XfI;g>CJHQ;ZFZG~5^}87&L_YE}hJ<4AdS;<JCv
zbKceZySCkSkw3rhwKD(Tlj<RFCrP|LC~&_c!|8D==S|0$+d(Xji@HUF%|kUAnUrE`
zt!8Vqt?UwFRNErD@zJJ|m5B}4-dXIb*<<b*`hMHw(yV2ZZ*lak6XCD>aOdF^(aX;J
z|9=dyIwPva!kDUb%bj5wgVJh=0|s7BCuZh6zTV-W!I-}I$*fM1$sIATGtG~zs95*e
z+1k8)-_LKe_x-J0v#xq(?%e;U&$id+p3n15n-pGW*(~VE%X{t8LyxMJA<Y-^54OBm
zK52Q!0#D`O{ynR^RK*U2FG}`V93r~yc4zUW(}JsR<R@;DE@FM{l6{G5*8{7h80FV1
zRF?0ZC?Y&Pqrm&@+uv*4IUGd9G&~BDBqC?WI*2^6R9t$|qh!jQCE3gkQdeGIT(FF7
z$})*w7R}8bYMZ7cr5nrG9$GA9_x?-&{%=2u<Gf2^Kc4TK_1!LL>B{ed)n-zwmfhR7
zMUZi`S7iU()1g-1{zc65uhFQrn049juy2Xv?2xP3ksluv?08<YFnVW~+t#q)d#jdZ
z&pdg<*5FRA`rEm;^is1=bH?f&e;pYu!0Rf1*kps6R;@+ci{swswnm-5;XZ4}Gu8HJ
z{h0jJ>(UK>&Z_JEe;6NI^FH48M(jJcXR9)&c>a33Xja(Q9Z6?*O?H(pQd)eqAjC{h
ztv2+kZ+_;<$nq_B3%9P#{cz8EX;Z(s-t+Kn>f6d9Cu%H><ym8Ka?;v|U$WzW=9tMO
zJ$+PRv**(5?H!f7sx2<wi9fZNzy8<#_u5@5-e2x*NLf2Mq%(-IgGbx2<8st&uTM6T
z@6TSVK6-D5R*<s8^6)o&>397$nrrzknsrK7wDZP;ru4;g`F&?`JTtC7v}H<%pZ3kW
zb6fqc#lL>*la?AOe>O<y#u=B_fj9pJ#hEHfgw1_)Y3kgmO4k)v-P+b&5@f2Ev@68t
zR8{GvFTamoIi7e^ChqN?U)ueDn)B=YX2qCuOU~W>`riFtJB@9B-Z(CwEx&i=%Gn0{
zE}bvYpLp=X*J(Z-n+yx@J{3J@wfW|jS-!@szIJAc#+B-4-K?8^R{N}0xg5EC^Tv%=
zUvJlskw|Tu?6Q4YmB**gv!y$)X=^8zUk{sb?^oBU--|D<SeL%mrMzdwi)mJGSFJN^
zn;NdU_19V*{pE|dab<tC@XU0-@^s^ZtLHc8)K(c*tn54{xTkKl*|QIC4j$ZaQ~Jl{
z<>6|3AD^#zJNvhK{_b~sE!WgN54ZnfUjO6dx@9`Y*6=O-7XHB0BHdK@e$yt0c1xF&
z#-eitlzk(Wk~-FIo7wkw8n^5186m!D`>uP=aCP6gDU|cj!n%!Hua_9-n)s%_3$S0C
zyT@lvik7O$)b-2a9HVBQnlYt8^s4afu$qN8b2bKcNPoT7Hv8N3X}%{+#kp>JE#GXu
zHT(2TBOk^I618tqq?9gqzJ69^v|@A2d(Bzr_FP<JDz9WRwZBOxe0pxqo-I*P+OKW~
zTxC3vvv=y!uJY57FPnadsYjetTUviEeD2S6+iR1r{W?>oI)7sPucz_<!v8<tzh}=*
z%lkfC>OS-D{h40(Yx(?lf8?uQ&wls!hw|av+j@R{Wo+7epXM#!y!UUyZe_K#H8+Gg
zJy&%KG>Jt1`ti8hGw;{w?B3p`q5(pS!>pJiY!-drwrVkd<)kgvxyuh_m_)_J-Mf3&
z_j1m=Ykz(7t1h3MtUlk!*k#VL&fGU^bha9nhSvUA$N&H5{J%Hv{JqTdJZIWduZ^GQ
zb!-VzJhE$D#|g{wCoe7@eCME<78W_}-wFQzCqBo2_@nV@+V(w9L3P|5i;p*wpI<hS
z>_1)^H{-~atN)xtpWmslQBxA$ara%1+T>HW&IMUB*!}ufRK8)i>D)K#)_)DJI-0WO
zb<SFstk=_i?R4;9VBCE1&h~A&t8F~5t;@+Psh+!Na({aNzJJwmzxn?k{Qqma-d9lT
z`Tfs%=5Kh|7&>04-~U$s=STnlAO8cmrhhl9f9YTMSGoWG@tLQC_{>^vIUi{46Xdx#
ztGRz0*NM_euQOlr%V)h-+xhd%LV=kkm5t>_Mlvj%j)G3gu1yK5h9+ws1w}Jzus+rb
znliPCyZ57smaCQG*$kyDZlx5q+tzudR~;1OihGZpanjc5w9uZmGWyBulNYDo{jkV*
z?{W?&t8|0vCzn1Pp8U#b!Y|MEMGnF(515`fEPBGS(@EqAhro<)celGYR#jd0uU1$m
zpb#F=(s{f_wpnII&RN}6Lac{pSTekjV3=XSkRjb88`ReSL9lBfhrki$h4=1k)oj>V
zRhAdBR8p_0A!Ol~6*5tr&mJdR`R{R5Na5<5oL5z`_jl9Rce&TwFIqdKnEiP2?P&ka
zENyS8qa1NZoZT-5iYT&OX);-QA$0M?18#+z?kw}0trpA}th=B^_F$BO@@Y<`ZEQkZ
zVMn-)O?`7pXNX?yRpG4U=bd?bnX7{&7o(*2mP2uCL<J>$CzVe6H}TyoZtJ_3{UiS$
z{Iz!Xx%YK{E~TVv1)i~q5N24QC^V6W!^Mzg>G%F6hGsqtSCu}OD*7$p^c3OMSYY{s
zp>Tpihf?dah22XmIM(zx9tfP$z@q8m95I18DMI_xmnZKIO)&9F2(sIi?bji&Pilco
zP_t79PYHj|W+lgth?IM$HI50S$SpJI6l@S$IfdzhgN#P%jZ6BHMh;6u1e?@XEuN5;
zv`KGE&}G|u(SJ`F-;L(8Ev?`7ZL$2{7bRwQ@7)TF@>Lg3JGW`gs#RgTZRh%I(z$)>
zR$OGHURPLb_%R6q)6%zdW_$0Ra&7ZVlhd0_eAOp+7VEibcExChUN7CgTO{ejx!&WC
zr(O*e%zR~aY{k}j?ROa#Z0$3YN}jdMb5e?&(ze@g-2~sy`EGZ5lfa=@uU<VpJ$?S)
zInQk#PmA7l_q^xMuc?Qe+P>ZlvabLB?5S)xf3EH7*Gt#Tuzu4fz%BSdQt3)w5W`{~
zhLR<fDuE8uvSRMeZ(V)RL12cG$GTI;S-n!`DKr!ml(Ric4t?UrVI<E{@FD-c<o!E8
z<prN8<md%WXD-+^Pd-er_3XFzydjyg9G`cq>oGIreG^_@`<KVr;{dyrD&vy}D+CyL
zXLi5nOsSVNRZy(*EwuEXxAB_wtz6sGscxLj7jJ&dS-dfri?!i|>W;Qm&-TSDa+)7!
z?2wwQ)q1*lj&zGz=ft1Cr=&mN%3)LxTEM7es3f(>^UBrfa}=7GG#EbbZ^&Q>5N4RL
z^Xmk528kmghU^S`YfaC`t<-3`kmT4sA@y(Gcc0}J|4Qy2i?088?{raJLVGB0#jX13
zB0}r;RVWKEK4xt&Xwf)#o#EW<I=K|t3r#<>l^FaUFfh#3V36Wq5E4>b`{I@I+r<HQ
z>JJ4w28762)P_6gDJ@v3#Bf)Ep^RTeO65}bA*Dx04Sjo<CbZ6QOLS#8Rv9#XTKc}*
z{@1E1H{FV@JII+j&n;PD)AsKt?tO^SahI9pvPR(8O125D2O0%}m^c_e1PD6JDOZ^{
zom<6e9q)pyP=*u2txZntE;E=;G^t-u6gs+EPg9xk#P_>SFDjjwIC%KxnJalSe3Req
zAo99}F+;HL!7^rsI~=Vi424`w7?S)0Pn6GOFur&)=%V%BEoIgpgT><;97A)@s0EA9
zyz*zNn*!5W);M;*Q|sq;z5SoY!qCey@#kdL!(9$73@-YPF5g7wFA-g7!qwoRVsd@<
zTl-@=O&UT;Su3KKWaloP@xdf!$EM={H;;c`wv;!pgH^<lNo_-y%S4ZLbrsz!ekmM2
zq9}UC_N(&^cQJc;3x|>i>5NJ&7ydDbaekb&KS5DQ%wU1*76;CVZ|+lnZV)~o$Wgp?
z8CTXkDZZ+|d!8T3UKZn}q`ZlR!Bm_f<A0}G!;!VNfiKfuJ2><F2xV|IW$-XLxrb-o
ziFfAHHXO;ZyTZk?ib=tF`=%O=lb6aI^>;n~GI>e(^)H+^_f(Yasof~^X5#mj6GD~s
zd+z_Y5qb32Q?BLN-04R)yUeO@JJWvR@5IWwh3X9z`|UX<D)fpuC@@(x@mo#%@Q<ti
zr<924ep!Y|D;{17U@VwZb!nnWgN+X(OHgCaQWgg}?`v+UtJU+W^RC4ozHA^lZT^o7
zhZlD@FX2hH|G3LmUvR^IhGz+yJ#YSt?Yy?~jl>Lo=B|!|T_TPTUnNPphzS@v8;Ues
z%9jmkW0F`hQ^bSW=6kHPp?qqR1IvL+3^V4ha^P9<cX{T$=>pFlZ$42Y^Rk0A!BY4Q
z`}x_i`(pe~&E1>Jm=%1&vE1YCmjxVEOKUT>6z`wl9h^ID)ARd3Pleb1KK=RI^I*5n
z-TQxZ=U4x}t$tb3`2UOkKPUYEJ-PjJrO4yrx;Mw~e|fmu&TYz-RFBK&{&WgEI0%U@
zP?SpI&}3L~+DVYXBPDOU50m38wN5kNt2>UdN&CrIf4s5tv)e}F#N6Dqd9x&xjo-g}
zBV$?g#B_b-*_W5o8O~@=%c%d7xJ<?O^{REV-LmH{J9+NhJ9hgIjr=tqm|eEiy||EK
zRCw)NZ0grve<hlV|9y_guP;wLdhe%1^EEe@DPafOx9|H}FYm8*|HrFv<Bv~IPnX;A
zpRx1f!_EBj?P}FLC;gV+@xTAyhyFd~QL}d*s^4H9k-e5lV3LOt%fcQ1ouB1vHW|G2
zXO}!A6wb&XCg3E%<)b2GTFf!EU+?V7%(nZ#_ul{A_WtL-^Gh3^pR@fnzwWWUY3b)z
z;roA`v)=#eb6`5Rm`=oo2j1<iTfe1yr+w+}x8JH%c<?@-+SXgu$Fkl_#=q&QVZ7LB
z_qS<s#lh+2=M`V+-@g*S?`8MgetkZcHBWwe{VPAV=E0GPSB2ff_TSj~V^Z6T3!St1
z=kE9kQerVT?&GBVJ&(KRcI(&HePFNuP`dtiAG>_bgEPG5GS*dJjN=O!65m<3vJ~p2
z)FmDL`S1PfC0)OFb8g#sZ`X^aYqOLp-$%LD{rT~+`h49Y9q;FJf_7<i`7O_$v}9xN
z)-roWrAMnDg;>~64`|(KXWA05rR%G6yIlRBkGs|-cN|lRJXRVzee=y{&z@ae9y$5P
z(_@pboDVmjUj6rd#ogEUe)Qk_ap(EH!be9wN<22s+grNBJfr+p`?c%qV)p%c(9EBg
zo9in#v*W}}<8-y?$2*;#?rNKseLLQv=0VZR;L>}axjp&T{j7O;G=Im#GxmQw=l|HF
zvNhpg6D#+=FA*m;fC3iG`^UF=+qPZXzFnPvb>%*9!_=n-l8u5LMU)s-j8vx1;1KfQ
zGE`uF!l2M7pio?WjHBhj-0yZ=T{hbt9_L&-HSg~q>wPb8?|0QSm3e2njj`bAr>V;}
zM$VcV+R4nlJv-OW`NORlJ2lpB?ESv(`s@28hkMKKRX#uUsfa^Szf0%zs!cLHY~}ZB
zzyJK)U(cxZ{=J-k*M;&@<6{;#?*5%x|6AMla)(Et$oKkB`>f}EzjH9bVS&56ZTaoo
z^LB-wo+OkT$n}?R+s>QL@NMtc2@DB}H{%yBWYBeDQeBdoSF(z|SUX{YvW1ekra+{@
zLH4dgbA)Y9K6;!43Inkk#>hQs@IcsiM?p|=*<TN?qJ)Oc`vbo2daJ&0i;%p6q2bE%
zg*vAfW!x=z*0%Sgp5RsAxoVl~@8@s7<$GCY{hBk&E-ydh7<;`ka7pH?HDB*BM?}3+
zTbY;^cB+z{qj8fB`-Y7hf3mLW(dVq;SYQA5_5Rnp|NYy(?^*Qn$()S)|61>_{c>Yt
z-1gtI-~U<*8gQL)cA3#s6+?CZxpU5@?d!X)pS*wC>TMA_mZ@JTJ)U~M%0K15y=`m~
zI9ntfeBR&6lMVI_D3_dOJ}FYvd1MiXj-r7uXQu`S19wD%mKGDoMt%-KLC&|<-NH<p
zOx7=yy6qyAIHgpxar4qWr@il0G8~a{7MQqerGEUrD_Zjkx+~unZQixgcalcfHOu#N
z%+$_qGC4hGYxvy9w~nPnswr*08Is-1I{(mBE#0m^)%$+$wy(J!+iz3z?P&bhN$)G}
zmftBnF8jXz|L^P9uE%{XUH|L!{vW5S-|ajuF<Iqgg^66R+giW!cguPd8HA7Sv_D$8
zN<rPpq35%&z-Kn&qboF4)qb3+Ua&~iro*WvsN>av-7lJ0LEinqny7d<Y6CdQis}3)
za^!oH>f&G$Z|QdZW~^;uQ}Kq6D(pTkmD8-A&)NLh`CfJQ+Y}oyLHRvNsdG(_ZMi-7
z!FSn>=UsKLpW5(j-*e|LhAjfkZ4Y-IUt_|Wu-PYR%Qnrfu(&6llaBllaZBW0w@x)C
zHrm+p)A|2L_wRUkOnUqF?eF(|K4<^$vHef||4;AEj*i~{zk2`oJI`&u*S@cgUw%2%
ztNOj)92>(M(((DRuGh<(vTYZimHi}tBz8yH_t4<AU|(!_@LycaXbps&aIi_Ao5Sf)
zho)0>t5b`n8iyy#WCMnWlWuZHHZA?TU@yxD8yR&$=Nn<ZyRY^IuG-X;HhH;|(K_|0
z?65gX%q^XpZS=dQea<tRov8P2!e53d#hziamUKlfIwCQ12E+Tk-{;NfHH@5fRATlr
zwgpqa+11Rd=;mhF(sd`&T0Habo%8>68sdL{jko@PBYFG%I_n03LmwX>|7^2<l@`nU
zHM}w&9TGyF$_i&D{H?gf!KCQo7_vqFSjca)78kBg&g0t}o-y)7Mz=_Mx>~8O{J7<{
zu((bHD0<E_b4y->#My=i+(#=ca?=#M!mq!Xvix7|+^zjhYzmL&S+tupGFWYpn$+xE
ze9^7u(%Mw}v(2j=!~ZjOeE7Y4<NGVWG}j&5cZRiL0+WN#x_jXsS5u8|NOy6#S1T-Z
ze3D|{Yv4I`X6uZ?WxbY_hd-Vx`fVI~Blz>`{lDJd|JYX^bMMBFU*UUS#s6PjU-{(3
z#Qm{W#q;iQU%Hym$}sN`^QAevv_9MLD_T6?<To*`v;Sfwx44CtQr4?gnX^nzPg41M
zE;X`k=aZ~?T4&!@CQO;N-iqbG85fbHHM65!tls*~N>h5YH(gEe<2_Z+UpuG#@@`w+
z?Y(2O^@Ur1j+gJ-d^vC9CHX%W+S4v)?!H`k-1=VO%S%tc@B8lW+;Q*su65I=O)D!a
zE18(QUw56^jt^h`F4$ew72~ry`CMuBts6IfT$KO4@%x_VdsnYsZU2M${}bQ*8s*x3
zb2D2d<o5nJQDHSN`u)VPC(JFZTnwAp1zZ_Qtmo$KKHSyGkjSt=<5Nq$zSRl=M%#@a
zkLaCY@A|uIm(@L+#1mrcZKv|B>t|7Nnh;lgv_|Z8%G#~Pg&*p&{AD$TuHO&0d&;tF
z-@|pB_F9|_6WAYpJ*>&RCEob=$usA#vp<jbbz}~RDz#dB{>B2K<hwq5ihXW6USoaI
zz`S#3%<MzUmwj{5X{uDToR$6Qvr8p^+xOL)E&&V%@n5_?9}3!|cDJ(fxuFJ&fD?<r
z_x-b;F7RX6#2`@2@F4AfpVQ~XQB2Qr9Ry}o_b@l;<ZEyJ!4SXUL2=SY4&5Im9Y^MV
zY+ia_=dDJU$wU*!%?tr7(w-AFoCI7N(>fHGx&kUsZIy5n_)%eMYI9e*my@A}MUdyP
zdrO1MVfPF+L8*2Iuc;Yrr3wewSFm(_yPV#{Fw22O{$cBs?x^4pfyOkG#u-Q0pRjcq
zY?`9^aiT-Orz6~X^BfNs2nIe2wmf$>NZ)?boqazqpZTpG?l#$d+uIFYb^-xhL2TS>
z4hXFAIAt>b%h~S&6WA2pZ27OceDIs1#t<oRenu0IBGc!}vs>AI2ex!_bSQlZxy+)?
z(70H`NlBsU@0Q7&r57AF*>~<(#xJl)!6j3WrNc#Fqf3_nYq-7FS_hXRC5B?zyr8Ni
zF3sQBd23x_=56_P^ws9R8GheNes(UL_wL^7Ww(7z7q&FHI~@|_I@DFBB<yS)<#kEz
zm<Dg*1rd?f1|64F4XrLgE4TNKpQoALF<Hbh>j+DtlfVv+^G7({eU&1dG`t;Lw7Gmk
z9A+tTbuMDdDEMIL?IFo_>C}}SF<RIB#sAK>JDXD%u-kicK>LD|A$CTK`8F=SV<O>u
zL51_M>v|5ewoAVcSElct_jQtv!*35q9R<e&6PBv<FWAV<>A5IE@Mgl?f`vP{M2;A$
zGzhmjr0Ya)eJi0FBz%PJy6@zrD%N*(f4uyC_}YS+2OAH*TQR4RNt(5>!HGxliHl)N
zhK~wIFpJT|2a7M-%rkRsZ~o5cw)vXfhA_bmid{)lXK1zU$`X2{bn%uu=R`#>?W9kF
zz8zwVETob{ruDmT?h8EFenjKb#F@u7A2Udu$;p)16sG95DrcJH?TW>sod%OXE4nm>
zMHO=dT{pWtCquM0;aQOO`{Z>Vn$rZ<atnG0>AGA#CY)q#Do`PBQoQKqZwXhgv{R-|
zvRSj)?q-WG4qO?0SK_Rf={aeqwA#p<Dpw=3rWx<ucdP1Hul5=L*pr4o-nPFhy3H>l
zz58P2@l}^xayM@@wcVH0#qq79bdF0!?}a4aC26Y#X8t_8=0VEK3-|8b6WnO$vG}A=
z@8UdB*A7v^$hpzCWj0Pt@)A8|WThVIr1elhbv0|ltCxGNy8N6v{ze{dTUIHjaLzJ!
z%Br=7Av0@&syCe6WFpN!g~^z8nc>q35l5nyXI_fTox5*w?W@QyA=eDU?JA$%`~T<S
z?*G4Rl>5q8vwYdWX>47)@tv>H-7iKRB`lYIq~&NQ2u&3K)x&>Tt7Y3pGrgMuDX#(#
z?2Pzvk*l1&qwA`{FT0m@-qS-Rbkiqqd~34KKZkQ~-K*G|k}Z=D`W!m5!o^YW%*43e
zTDH<hyI!4IzA`K8{bG%SJkwYvF6rH}f0n7QO4I5;kFP$P6{jg=yz%S8xZSJ%OtXm-
zd;(hwur)V#m$xT}1mEkxHP<eeO?!QCL!{Q0t%htb*DPVlc^4wcv>;mL$dyx5IMS+p
z7w!CZaqgD<s@vuFYL1^=Ud?7db^gDX^DBS*|Gkp6-+s1F-Rs!*zdpp4@BOcTZ~L}w
z-)=51n7YWc?Af8m;co5z^U8LueZ27GwFFCT?$S7e%Zf7b(N<+U3Y5zqo_aFTb8FQi
z^ILP)t-G_&*e1+5_kC~Qe7o3}#o?#sE}gpd;5D~*509HxTTc6~7iOI~X-X>Rg6psQ
zk1Z|=n`>8li+%s*&9&baZvJjx@c%Hs?VhcBV{f~$bY3&RTXQ*l-wW66_kNx6TONBg
zbkdU5+S$zq{idbPeRnCv=G#GLk)!~x+GCe$XMQNT)VMkQeBJ-=wfAq|`&Rb;Z|(Q{
z|36m0+gJ3|Yu@wx+Sk$Bw{6?DeOuJqvRL!uee&~r)D4fFIeRTET>pKJ|0$#QWvc}I
z=I#4>$64C_+PvDQe|}CglWZ+3?7Ol+Xy@Ay`<yAq`^qNy?bx!ju(0|~q~N7n_YI~!
z<;r|7;Crg~);ras=_mew`*zN}=CJv_?+2JyUgUrOcJEX7dqpoVJ)QsS<o5bFt>f<h
zjq5*nm%pt&^8D<Qi4GB2o7Ju`)@_cA^;T=z)wMiXVcGBKP9>EVg_4qpYVp&~N3VD;
zE6_Qd>YaLI)g-;-EzctZnP)gfI;uOqy<m|!N5ePr7{il|k;@k!&sEk`pWwKlbAkH@
z2mgiNCTXsb%DJZTJ!bb}+XI}Ety&izhW*#(-}}Kj?{BsC&r_4VOl0!@zmxxSeD2=U
zZ}`rqU0#-%bNNZ-yk(h@p<Od)yk3>JH99IYZCAy|M+=?XH`&bZIi5M|n1ug4tF0S1
zGA5L#FTeiUd|RNGsH>pUhjWY>v)rT~uX(GlZ(sCn;^lO|>!DBgUXOZSDd(yeyW_&^
z@4N5jb!=Su`en(sZQH6+t2bYN@7-Z|tZesXlhV+zxn<Q>GuNzNtNXP|zvdzL{I6@$
zZCCE@`hI!0ot;&E;*TFk&n*a<$+z%H%biX?o{9QB94Gy><$aHxe-OsAR8Pq0&1pf7
zHJ1Wd?{{3YRA*H`w(I2)zYwjTLDe~XgS?C<b6>O)@{E)=J7X0k-OMc{s(Cr9`$&<I
zSzqZzIn{gVt2W<Rzsf7O*Ls)eabDHTHCh|DTJCY<3}1XVr}F2g4@I+<|21k2@QC?f
z$SGyDw`9iJukPE|lrQv&%)HFqHszMLx>Dfzn)SQgmNawESvGsRc}kG{?zcB@zC8SP
z`kjTp@1FPG9>3wi>0W(7$!mFU@0Vwmd|%psre;S?=kB|Q+b7+7cPuO_=eWfA^)m0W
zg0FsOP<Z9`MNg6agRixv_P-~$+`P`7Im@u>!sT7-SI*_SZ`6Ho_i4lZGIzH8K9P9u
z^-F=IEt@W#<mWGUI;3SRx9aAhFcD7+&yyMNrcEvHc)MqDX;`%U>I56znPFUJM;O-Z
zFp7|mS^9|mY(?)+i=$7aPH$D4VI&s4BK>rhJKJg#DVBN{-S2-MUi-OY)16%<cX-mK
zugjTZe=9ofbky0DX|ta$D>MvOyzbcR%%kY0?)X!Mf9~NLlVcq7CTzRBW!t%#L7G|I
zznrDhvOmp<d!5?e9WEDHd&zvQ$DWFx{q`mAcUK)hrM7@Ggtg;<E0bcXA<to>Eq6?f
zrn4^L(bmvCd-YD|q@5hkRz<h2o;1<_s?5)h5Je7-6H|L+LsciS+&Uoe>=7Gd5Syb`
z_Z<bMm28a4-dzD1ADh$yR;jqGV&2ge>1L3kEY#M^@PJiTSw+I+j;BhfkaEtFV_gE7
zd*|=n#As~P8`9`8%fT#Q-k122Pq+Qn*8QEV5*aOD^=9$@+Uu>==6&D4mA?1v>F3%m
zVSC8Og^_6sM^O99XMW2Ti8H*tlzG^BF@wog^R`IChSb+<A91@#U1(`p&?&Ge^^yV;
zlS?DR4}nh4+EXQE0oBPN3r{jE`!+LSO6>Oy_MY{pu4Nw$+sq{-S~$glWdY|#HpvbK
zZT4F?+)_^DINHv$&QoRB>alQU4U574vb9BqCo}?m550PjcdI=%;G9e8j-RXZEWX{1
zzi7LyD)-o&xp{V<&Q*Q(mwNq3g@ti@2*(L04F%3-&gT;iCP?TU-(XX$V6%lc?o!4^
z_OENNOBp{}HAPj~&5@&*dAq2g(8LQKacoNk9jCURmXHje^;+uq-q~lD%uQa&Y(H&T
zpI>n9(!J}-q@=ox*cj%xUq9icb$ITC=U;9_^8LIhynX-1?Y|!R=XUhxyt}hMyuWs0
zQIDbR<)y`!Z-i~`wTd)KR-0v2bWu+8Qe09{-*m6v9gB{uHA`E$ibnG!a+$R`CeK|V
zsw$Lx<zj(P$TWlekjHP2-M{ftbJE*YQU0rQqf55vs8*d<TfK7YL}#6Bd*vhBG##$q
z$ld$r#zOHm&;4Inez)KBS^nQ^XYp;znm@L<EUS!Ly(A%NX$i-|jk&Lrrd-fvy0{^a
zEwwo2waLYmfz1cklxuJr?wB!Ad|p`QM7Onbu1$Hd;_Ec-JS*)P)hi!*ie{ZQOp83!
znWdDb#Jf4ju0nn8zl!pzJ#(+6PB!wsnz4AZ%TW!X#S*y(!!};p^CtF#(4PLlnzx(I
zxCj_at!?7gGVCzyHr#RJ%&SEP%{Jb~n}6Q;_V8=o`l;8JUS0d;(o)8B&+?_hP8Srn
zZ7!+KwwM)iJnWXvjA>=7Jw8u8WO{oU-&>>BZuPz|>{IV1OkH|%!@ApN%(XI}`Omw(
z>*<+U_a*(8`~H9N<bC~Z?S1c#ZqF*6Tl4%P|DN<u5AF99{8N5A&B~a&PAz)tmE2cz
zqIMQ#n!kR%L%OR_=ax&YY4?sdtt@kIYAy}g^ySA9_Hdb<d$!KZxF6v$eYVQZh}kyh
zon~a74ZfV2lblwq=;648V@-gdl;Z1@oqY*!+(I}lr*3-Wlg0Vzq|q&n?CjjmOIcFM
z242<Gp&U6rljf{3OA-iF>6BX5zUauj`>D^Cb*+2&=gIbU^`BSw*}vYlI+aK9-@Ehs
z-~0bNyxV_v^35Xe%y%kP*M7V$QVy*YQSf@Z=<`O8NWn=hzKJ=abNbipxV)${F?yGu
zd;FX}+wDCM{a)|{W{J$ME823Eduq9vSZ?t0tYtfOqgY>-ocWgbR>0&+(eB-8RbQ{f
zXO{Wt>*x2s@>{fZp@52h$%iB!Z`l@2mh%a&QcW)yofbuIKl8Cd<7~*Jm1ne)Z?H~{
z+<Nhi>esAkEA!L~mEV}Id!4Kuy7-d#N-jr}$)$mf&zk3XhV&SPw`ZKa=Bj<rR_*^Y
z-uJsc-_HC0ZT^p6=Z{Tz$}Iomf&c%{^BFg6-oAW_SFdIHyF2`U4)FhbmjCbh`I?W*
z4W#;i|5d$vO3R(!{*%Y?9b3O$`u6SH$-|#EO_%w<%i4dw-L^N<uhZQxnS>vo^}YU0
z{=XOHW^(&&Zr$|j{&(xsr&H?h_CEixvMh93q>^jklS;c=H(Nj7Ygh5ywtahKVg5>Y
zAJ@2o=+IEmDff44&)drXSk3Qqx@canOSa&~d-u!#Gk?GP-(mml+Lx!}zjcN0*>gMc
zmNZ|-&ULQ^7JcVy_|B)~IjK$HpP1{vNzYgHJoxePar|e~_|Nak_gfoQRi~SKo;e-=
zuZThM$JD7)1)O*$ipKA(*}3ku&G}s8Te5GqMXz0~?r&4}GHLr=%kpnIv)1M1=B-(~
zE_33+r`&5};(k3!zxOd|-^&jRA0IV-{qn-290!~F)Nj+}<?5fjd-!h0mA7A?-n&##
zRA+H7duGP$XP47|oVEYr{N470gZBCC?3pVH-~Ip98vkS0`ro&v?|+jzKRMK<<ln;i
zKNi>T5|_T~?b0E+=7hV&f;mU0r7fPwVcN2bOJTv(CoSH5-dXl`%e#e`(n@RYTwXSL
z=^RFm2}|$n;8^67Y}3h5t$ifo-39@+UY_rNyz|fOom{9qRb1l|i|U4^Tiomc0$e*D
zJ(ycE{mVqL*g2gHQY%>cdCJ!J-2WVJ|Lb1;w^Qc(p0tI>=w94gzW@LIzq{wZoo_R1
zS)}P~t!G=Wn!b;nr1DuZdG%E`1#hFdev?dePe<;)>v?I5#-|6h9Elcplox%h*t2QV
zrI#gLi#iO?B&&6FT-$Xwud!q1_U+r!FTeCPzbn$T|LL^!nlFpxZHrPW4Q|+${h6`3
zy`!SK`nbg1*ZRVNmrd0D=Qbsn%{D33I6c$lVic?VuhXX&U(B$Y8@H?A<2wHPUvK??
zy47`~{&k+oAFo;0-_GM#uZ%J+wf^zIW&5prz2)WX2ahjR+h%=t>(#4eyU#XjwHa9~
zpXr!zZO${7MJA2LMw}dNoAbE*T$gIT32{+znVd0o$(v@2_j9jS-D_LJkTmT<G7rNP
zPsWZTCs)id+j=dFQ|OhDAA{P_fK&d*79F*E?pEF2FZW4t!4`)(+{afWHe}s4c)jMT
z+NEP1-{n$!?y<>+g@wB=yINu+<$HRQW!a-E7lW6-`L<za#l^TiCO;n>58L;8c31kH
zFP3G$S-JP|EL4|N`9IgW;eK__clY<zOIT~Ao?n}Et@8TW9h;|=$=$yD^6BJ|mx8}$
z?~}as`TmA2ceV;8@5x?pPW9cjZGIig6Tk29EDoD>HSBU#MpkU%xfffyo`z-Q$<H@9
z=Ck`YW1d*8s$sZ$3)k8%&wy)veXTcxUU3Jl<MF*KV>@yF+;_2j-#RY&+~D<fx^i7t
zK3TQ#0Ow54FVPp*6&Gn`n+InIPr28r6z3$c@}<B5Z?(PqXUz+9)-Dvv@!F!P>%3=C
zxZu~4^RkiAUyD+2U+)Uqwn~4FN@nt+=`(mZ1#ZuM;>El7cIP?wcbXShEIu;F;_;V)
zx{BR7QV!ZXUzD9I*%V)Q(K~E&?d}-@tL>{_#GgM^?R;e8n=3h6$`0#p_g{4_>;2Bz
z*0Ue)?e>xGH-E1u^rVfiG=AF2>(S3ACp~!dY|Ac%8?sZMw_Up`=+?+t?EG%Z!zWhL
z7g|hMvS!Jqm^(9Gs0w6HI(0quvWnGR$@}45EDK#cPZbE72|3T(`R{7fSK-SyrFrF~
z_Ng;Tc7M0n`sY;GEbkq+-IsqkZJPZcX+lEt#W`_zeqX*M+@KKQKmY34`B&f1S@r7E
z$BX*>(w~?PUtrOXIJ;?DRp$Kv%a`U!UEVx7D?Piq*y2{v-2Hafs{e7H|Fgj^LhI9s
z{Ci&?yss-^dlRy6a)I&Z<0h)JW`!_kT;Df!_3xHu-q)PW0cJ-w7AtF;mox=>+RInG
z>6w-8Chq96!7lIYo@;x`b_BE;uXXQ#`}A!~%@w6S&Nvo<vkXyY9KkC+8&tZw3c8do
zvj!QuthLOPN%K?JO1tIu(xJ%lREkTD08<&~U7z{3_K{YXqP%b1WSDr#bMh;WIXxGh
z&bfVZG!n0B^VjgYl@@N0<20SKLHMHGEsb^a-&^%KovDp!)G=mw<5F=}(IaZc(<zsg
zBzs@2b*#;HGQIe?^4qNcZ$sPjZ^w%SpVy1|_rrd7$+u5g?AH?00(A-v-Y75WbM1J&
zl(`^pZ9<dS!in+uHM1_NE=_iKbzL~|U)W^zV`>K(&B8OizUr8X1zyOSoVrf!Vz0CH
zavMhD3t<y8tvZ`Gmi$_!^LW#=zKIEf9BH143)k8fZdFm5%O_|s)5CX3@GDch^BK#R
zCG2=nSpRjZ`TdV+7xryD5Ig&_|2v<yb778+pL&{?JxkgB`$t)A)!xq=4=!2Ts`AF{
z>D#@BeG96e#_hj5&q{j1wpRt-+pqrEyRA>tTlmh=muHmi?^xaS`ypI?Tk@u}jpdc-
zoi?&@GtNfcJo{JW?uu2>yF7&_9rMo0Sl;RW=>p5D*^-4SlV+|Cj@3zDYny#7sOB^8
z+K{*PfBqc&eQxjPz5Ma_Bua1Jtco(;-8uJ-pPF;rOOdtGnaifk^0~eE*87Vq_Fp^4
z9UM0G_S$Hx$WvD;Hm&74?y9%zZOnSPQxmU--Ko0J&3!QS?zM%7-6w@TKlSa)#^dGJ
z`R32?$$IWINpf<Azly_^swqpYs}Gkd3YOgZnG>|lc&=&O)U#*ZcVAtybCc;g>&PoM
zlI9*;<6p+@GO9Uu*8A)K<M*mvBa33go1V}5@NtiSzSia%(Nl{OIQb`iV9;z56L6IX
z%IcgImz{Pc=I$i7ZLXb*g1r|wT;yEh(Z!I+$uHm_ImNYda^zII_-CKh?s1o&tx@6V
zz2fUT`R`J(Z{cfxbclZ6CoTB=ZS}W%HS2E8xX7dHAn1KIL2k9)?rqChg;omM&h+1M
zs{Quq&xXBAjBX}ro{IHVUXXd^+LhL*U}NcBN8c<tYPnvYTPA|-`rT>X+#ka<3a)S&
zM&+609BF?u<9VfG^U0lAdnUZmS7AQqHMPv=L(4*q6>opZP2$X2AsTf#cXh(@{Xbrw
zUOV6L#N_jTwqMd-Uo|hi_pAT;b6-lLw&k9`DZS$X*Sjg=YG%hW1zM&`^`~B*z+nHT
zt!_cksuuBP7Gs-`_18Cwv1*3Bp1a`e--=s|ydirpmkF(DVK^1$cYUi$G?%lSLV!|O
z!`hu<^S|rFUcW9G8f)w~t=4*C<`x;vhf&3598c{`(xR_L?GOl=-O{+sAy%<5sqm=E
z44#vV9-q)-UU+$#<%3`IuEmK7m?gP{W^9)*_euV}{*LvY*T<$N*8S(7XY=93#Ly#e
zJdSLxvYxU}_?OS0d-rQEyz|xDQ)ZS?ZC~-@!KBB_91e2WyuAPG!PD&gTOyq=<5nKE
zvit6|{NcV2hi?AtJay+xQN0S=+XI(Q7)>|I+w=YLZN0rU5xz4R8bVZc%+tTeRs1*~
zXXMzs^vmwL&!2uooIByl$k3AGH#Pp}apm*>pCtHs&K8u~HRsil_eM?uI!ie@6BSh0
zHCaDfezsudn0TY;><iKPH>S#;ZEzBBDBbpK`fdB4lb=t2W?lQZGuo~=vP7r+!P4O0
z|Elb{TUH4kUbg?++WyUb_3yrRy6^w6t8L|?M1~!2H*O6&RaZMFs8?gv_0j{IO%MOF
zU;op~QYXIp_|yHr*vtR?zh+r}r|^03d7H^SNAvc5o#t=<;{mVvof8tqC4X-|pLcgt
z>S_Hb)7odj`|Cd4$vhjx;&wMrIc-75qm)NqroG-g{Y}VHfra{uJr{`FF>7d)5#K6R
z@L=tS-S!sd+h4r9@pInGq}7jG=NMj|R(HL3rs4UIymS7%JzrP0(>Qwlb)D1KN^C#W
z-rlx*UG<L(3-|xtozJ1zGUd_p>vN{9%fG*|_WHWm#jC^CPFc3@_SKNyjRBW=&%d?%
z`^9*!-*<7@_y4CkNE9AxeK18U$jgZ{{ZH}y-~P_dhm(_6GaM+jJzTMS(dz5cT~4{T
z|NXuH|L@)EZwWoN*Cz*M&3ZNE&hK~o?dOHBKI>&OcS1v!>Hjk~i`l>LOIyu!q$pl-
zSGN1FS=w9XDW2JVXZ`665eCQAoguMYEBEX>UjOIjqkD^&?mM{fsF!=_7az6X2XEUK
zyx;r%-=5j_g^!M0duzR9%C=0q-*-0O|95TszHc9{3txP(t5-U%_UF_8Q!_Qgy5#@9
zTF$ophHje;C*$-<&4*gM8j@Tbi>BWed+8z4mZZYL@WA)>n_o=IFZv%%Oj;iFaeDBy
zOhI0U&_e4eyV_>&b8+HJUHRg}H6ituEj8y)yx{HG6`L68vQ$A<F0i3Y;^>3cNs3Em
z9Z7w_5x|oZwdAhgE`hcQj>b>y!b5um0=mylW14Af(<LhUebxi+0`G(GV?I6zeZ7vo
zL41Dwzv}w`+q19da#ZeTIp}(EoARu6V&dIB#XS?AS0%4L?l<4g_=0_a-t@5baj`mL
zj0-Mi6rD@jIAc}jzUPu{7hjg>oGywD552m5zW({>ms=LKus8;+zkdAq@!4meJ$jU6
zG?j_LYh~uFL;;OeueRLYmaE(&x~f2N)zq#`DVdWB9HFjTb%Ygr1i2z_WNy_x{c6h`
z51m(AqUr>4Zti;8XZ`+4>D;ZiyYK&B7oBPBckau~X}L>7?y9MjMCWZk8p7aUyV-7G
znn3TC-FNpj-bpIttBe)(d{(A;Fik~D=@nNO&uVSgy<z3Mb60ts4&zz$CE#}M);WIc
z-WyC}gH02HS`--$NpLC(uqlLiNq!3Ouw1*qMM<#VrRF~Wp$l7d4_2;>**0;JSB@eV
z!@LBIMZcE?<(sStQ!l7hX~~R=i=Pu9H9PORRPQebpM_bCuO$|`_HLXoGd9t138(t~
z+wVhGCn`i9(fTDjt$+FDn+6=WzqW0>!qwdH`NO6DJGs35f7Y-0Q~pu!pX{UiHS*WC
z`=6^TUYEuw8}=o4;=!i5dpkH8k1R9t5EaVuKXCM5)QzlmWw$54?tSc7B-ry<^?yOK
zptm@~q$Bqv&hxoX=D4t^`*4uygv2=0S&14BF<V!zcmFQ6FX-dp;<eZITo39{5-4R1
zX?onY^Iq4QPN#ztxQ@ki%@Tjc^Eqa<)niN1cY+NZVTKAl1>L{bO$qGTWyI1@cQ#JC
zcfI_E8B^@^S!z<_X9nj;h?F`_%*kf8opwR#^t#}p)vMH{n^tnfhI=e+U!wj*TD4nY
zkJ_Y{hN0bBK945d76@83Gv?-J^{C~`o67jNu1s*AWtuiqu#4xYf#y}tO9m@hUZt$I
zdu%pyio4WR{(b*G@vq-uwN{#8!|y-S)3enlSsf|4Ir*i2PrTxisOte|wg@pRZ_=0E
zaP-tm_nj?HD%Mk?QlnPyxuBe&ICH`#g^J8&S{a}3Olmh^YP$DL`5=eGzsU-Ge|;SK
z8LE^v*5pJ4Uy3p4a$I*}r@`EyU8>IyZR%d)!g10;K~Hg=V|`LY@Fj^%mWP(^WfG5s
z4AqJ^I)(JFy2Qw^YAq|n!BWlE^P;UQrhfbE*I~t&!Nrr-CiJai*^-)P+iNeTwiq7Z
zFksS5bk3Wcn|p1m2!qGWvu=-8daQc6?EBe0KaV|m$oKzN>Er#34C3=_EkEx4Yv;6J
z!qwV|Yv=D1VptY$_4v)~xSOqCN{xP8oV&g6dDimo<@?Jy7&P3n+|Ji$rKct9FJcjR
zB<s&*xxISRj(n?xAk`nU;_ptpdBHtbH>bL5so{Lt+84|7mNMscuo`GyJa6Ll|H@r8
z#ugR_p~fi%-{tqrFJ%@qc)0mOy3&K*nO>Qj&Ybpp(4u|oq^PEnV#N6f`TuukGbVgn
zdinJ6XNPC4PW~Y1^61yI-}=rH`TP<Gyco<4^p{Ba>TlhX_54ina!w|;1xZ^z8;47H
zcDsE!=k)i*_3vi3+Yb4+#RRm*lzw+DGgE2_S!|_n<kr2P;{I3r^p%hQemLLm|3~}1
zy7#2{|6Y4&URVC=$C*^?Eyp$q2!*h+RduXaxIT3$>xWtnNdcyrDl^!QPC9#CfyXgW
z)zqP1!M4p%I53wXQ7O|};A;>=qK0JiJ~@|=qh@Q}E?nc<5zEMB^kKo}sY(;Vc#bOX
zC}$89{mHn^sf{VaG<7%kI&IM&mIXC@PajQNn8o3JzEpg6+)_nN$FtK?IFdAv2wHu;
z#=UF9@9lOB498bL+}FBkih@Cy!84&2m;Svwe}DOxyv_g8$v>*)_pk9BTH#dOR`%@9
z6K;K5^Q{)LFHgo5KL0K3^<<&EO(zrE+?hK%O9Z*jO`k0G{c4DD=FN%h?|*-InDz1E
z`#M>JdB!OMO}T4co)vX#YrpmL-dx+vsShmG3wHjvQ!d9D87(4i{IWv*i+I{{w(W0!
z?6)hM@3`RE>FLj`-b-&0Y+_c|t9gF2c<s9Q6GtVVZ{L^y`4;cbC5#Iv%$;DUsHr@6
z+W#lP>dU-y-*ri^-}_~mY$k(&MxenXq1P-kM0_01rs}_suY2{;ncI7<@6I>X`Fox`
znp?}!JmEp%#(?y#ZQl<czxT+;!bm_!V!BMrk&2^FGnSqV49~dE9n#A4eF@v6TUV`r
zU+-1BBD&S6DQf!uf2W>!SL^wdI>##RFTB6CGT4hj&1L23nGQ~uiq*T-{l()eii;Fh
z-LJns%dVRF*oh@7B0*jizmBdHpJ%Via^?12?XuqdyOw)OZ4R-PIOVNg^7Nqb|ALIf
zg?2Z&1l;C5_YaF&*|IaQ<ip|X{r%rFL&g7Ib*?^l-RksIH3p;7r|Yz@-z~Yj!EM1y
zM;B(bl&fC_7lij;sedk=U-$B$x1iJV`#<VFpD<=fi_ed*d#rZZU~`Y=%$)p`o>oQf
z>~{%Tnh`hFDcvbxo!;|Rq^i2Qs#7-kZnsK$&N9~%C7XrUov2^g_GaN#Nn0)!f8RM5
z=NLU-pjDEQ;Bmdm@x#&1#XhIXcE2qv)QOacHr-}-aKf_QODhhX`V+Kt%a)MYvzD=J
zi`lbtdBB0sUMDR#eA;)6<@>j9w_n<XW_&*)Brc?QBF$)TbGD#c*6Jgv)A^P&rUaau
zYgha2&FTB@ZYdd`m$t{(yuKqWEVgMySBtvEbjImUr*yCPWdt${XtYVmdv5-~z<6h3
zok(_wz};&aM?Dlf5_A(8-O?26+z%CKpS%D6>%CJk(e6Tu9-?cs^Y3qX`>Sw~HiH5a
zpQ3u;=JeMOe!RMKWM)zRsgC}qD?a+4GfGn{dRl#5Z{F%HU9y5+3=e#`^elxX67^ac
z9t3G<zc+75D*XDZdfWP2rYXEj7#Ay~>{__&x3E%j|C;mDo-JosGOaTp+CM$XaXK^8
zaZXwFBU+)MxAv>GGbFN1VrF2`@raBxp2nuouw?1XMc%5@IZuC>bK?I0zl(3@-`r97
zeE&Ai`ZqT=E}vJ)#xP?_{EzPa9Y>S)|C@RK&&%ib?|=P^ulwkI|KBz9`irYHrFsp|
zIjJvLHK{{A;KdcGxA%9vzqT(X{Ic|<^0{JXe4VuzC)#M~GhJF(enD;3-H#_0_s?G&
zvg)+=)R1lFv(9m3Sn8_t)HrQeCh2$lW3Bys{S~Xi)?aTr@V)lwk&ln<e;t=+?O|+K
zrq$H_A$@PiEGNbT{4<wnY)cK5?w!BypWDu$o!{qGUz%y+w&Q9})~aQzq|$wu68@~4
z_Mx7u{9fsF0i_Rr)8|z_`#k^upMQUU^B%5vv2gv$Rkz-jByEha5lrv7x+;`mQ~CLM
z6^?JEU)(J{x|HAc%hvw-N5)5wCh17&p7UEG^l4YN`?}rBrXSeyy5pG8lSu)QZ2gW}
zid!YxE=bAt-mS{+7nbAlY`GG9dQ-%SCWRm2dGFuv`&Z7T$e8^7PWAhv*5!E-`~S7u
zS6#{6TK4|l=KBAQbFIt&Tw?zJX!HJV(VJx~Mw|r)7@B_GI;YLRpuphi;uyl<s*&|T
zG5VXtvt3_y_1GS$Jj}b>XVK1MG1ZwHS3GoB@cQzfTXXj>3(Q?sb|PTSGVAw+@0TCV
zvUV}<&a+u~=aRg%M;vFxf~Qwwo+)yqy~^LWBP4Q-Q9wa_+dHq*-M{bUXVwa3T+W`q
z-goXA-}!p_)1>Zf;BeZowLj;4{2k%@Vu89U+Ip}3u8EcF%UNH`(B#l?<7Epv6%thW
z=ZCr3_gv1HxH<FvRf3K#ee~eND+LbwZ=Jt66{i-xJUTrt>x%TOb<eqf`I_IYId8jP
zitXR?|9{ReU%q_$bno}I?|WZgTQ4msbxfjAugm*r@bYsqwq;wcX3bnS^JL1qeZTX3
zLubD=doGhK^TToV)fqD^>Yu%dylb#6=kBMA{PirtToSgQzg%9w_t&cvFIJ?^+^u(S
z>(fQuHs`CKUY+lku&3_tuh{AF&nn}NYzu8Qn|1c-qf2-0+-c>0-raq)#H_fks3;|6
z$Kw*QwCD1_FM>~%N}FGGXMGq;c*v@+-@f$p_q#6Elx$O3#r%3h)Y45`G`x%@GExeb
zOgP>AWz(5_9bE-Ej&rtRTvr4`r1$;WYchGdV}NC8PSrCflQcdau`3xtCwW_*dOiP9
zn4a1A+owp+f<My1@L-5*gMd><(EZ}20%<BnS0=xdlrRZf>$Xa%Mm~Gii(R$C>E~sw
z9&L%<*D!D1Jr}d|b&*R`gtsnkKdtW19op}vv~gkRMA_Ah1;yVpUmtp+y1&d^;ejlJ
z-nE$=0@LPj%y0e>vG-!lD^1OWg5yUYH}6%+Q)pQ#ui%>f*3!nlbYIw7nYuq8W#|8z
zlILFca_WD*dq?*>|GE8agWvVn{%7U;n;&_<Gsry?mLD^<ceT`a$z?~LUt*q-W%Ycn
zl(_HIAC<xTcL=CUeAk|vVf)p_Ue05m)~wxy1y@(KFfy#y-x9B5T6^>B(rZGO++N&^
zNO&gX;W>5Bhj!twCpq68Nn#1m6?q*}H`jOjx0{DGy$qvX{m46Ep7w~LV9%xRZ$h5B
zlycr?JDAaTc*3&ahqHy2niwBt7204n@5Usa>&t|G9#Edb;25!RYrwpmExN5f)>)-V
z|7!mpTlVo@!=vZw+5E8;dr$vi@BH}BbZ0=v;nOuY=QB^R4z5Y}H%p#iAaMM(2!q*j
zABN8!nO7$ZxAX4`_5CH)_x{8)_r+21R{{*pIMoywAM~oeZhyY|wBoDlpF~{$|M>An
zylhQehK$v&k_c6f2{K-HBRuMal1&2tyvlj|H7?p?LhFsIf_M9}E`6MsSmSa1*WrYu
zm6i{8ua8(I*ncl?_VzyM?XOm}M*m+ZS>dG67$z~f{@KbOeRFt~H>|PN-Q3T4?Sog`
zcgv|-%O-94`laIjbET=S^)L6EIH@>2DZIdu;<NIl^+b>4hAErYCG3yP@mFB!Vm$rT
z-Rf4u$`@_htd^-8gzY-#FBQk?5ZG}o^@R8Vl_M+994}w-YQvOS%O35!vN!gd^ZLgJ
z&+k|;LHEjS`_k9>Kh79yoOI(ldE)rvZ82+VZQm?N`nz@MwW*x@UL7j`?%liYO=(xd
zadUpAhMo0U%Oq1u9<5xWnwp}J*`vC~=7f98gn;+G@wMmuY-J}pT{|Z-Q+iR(n)K4V
z&{KBx`?7SlGdg@zxw_=&T?PRSL+7IvxAS9n7u0<GWB#3Mf}In~;;H*Hd_}oA_qjNE
zH5n>QXy}-dxBen;g}hgJx9`-#mcsYE+1H!b>@E0pX8ZTsa|=Axn-Ul_1goy9m-!wu
zWLQ&spUrmB*}CTwd|qX8nj~}xtP$A%QflXltMi!}PBm&OSlpU^U`hrDW5Zixxywek
z+XPfQgsxs`T5(S!%(yT#VG3tuk<QGWE94nmPB2ceoiQoK#clJ%{5^K%TRLptAG#iQ
z|JU#BQ}}Aqv$G7XS8bRU;@IR8QJbIhWG{oo8dI&i_9dMfZk@{(A35<{_~Mce^WUAZ
zXX9|{j@o$N`^&duzd|R-9-J+qlK=HWo^|c7{%NO92OVr(E6?yp@nmbz+@Mdkn(H=&
z9iMM!R{Ah?d96X(<B~W0Qx8?NuhQgQ{fB2mbLUKP^>b7GcDVd{F)4QY*Jt{!I!9&s
zml){UuKaQO@^dlu{Ys*87X=JX#@OBRKlJSJ-CL$gMxSmu?N-cb7MjeVrYbC<SoGz_
z=7at7-?gN0UfyUr(_3%<jz^}Cvp#)YU;Fxo^nVQjlic4=cyF6UJ^1^gy-WI2K^f-`
zu>yt%Cp!ePt{xU`VYB-^k=gy+oZ2V587?p;s;$XN2xHtU>g#g+diU!5y)SF8i*C$k
zn0@#Al#Mp(+H2Jq7!HNl&-c_Vm38iX*>cYM?%~kfWSRfhkN1nsK4CWXXOVGIX5DSy
zEQ?i13;_mwEMDIJuT8nj*HpjtdAs{}e>v-vT{;UBISTaFuKQBtYciuNReegMlTui^
z&ZJ-Gzvpi)iqu>XSpIc~qo$nC#hfc9xr@&UGIPqbOi_9gVWgU(<uGl6ig=cU*xY9?
zR_rKpPx?G-p_9t1!UT_?o(BD8z9r9fnfFAm)xY%2Y3uz@$-7<|8D5V#BVo&6AP{P<
z_Ivx9vsY@vE^SFu2n!UtzQS$egQA76n^zS$2Wsq0Ed4dFdYe*<O#BpQf8`cV$*UKc
z%k!(gY;>M{Id#>skX3m-?s@ymaurj1zGh5oTJnT1`hkU_s+$PwBuAHx8fFEmVv2m-
z*Y_$sU}Bi&yyJq{?(cH<cV()4x@NrGU#ItLp6}Yf6ZXAZv^84en#!f8DR)&l_+4W;
zX6F=c{P^sivXXvIZo(G(U759Kt}(JW=qor>$l6waIr8xEQtsuMyA$2M`fk6!_{pY!
zZ%m4BrIj9g?Im>ik@dPQ*YenXy6gWWzWbFsseA3s33p4cPwPG=8p+JSz@-p;;P1-M
z>iajIf1Gqyb$jH+9WUNmZ-26(Y-aJbP43*$c|Lt>)TdRxa@u%DH+y18-SO&b{r$WQ
z4lO~~4D1iB%H34#A=-PmdVcUXTP5?Dnr9EMcTUi9JnQf(aI3Nab0qgo)9tw-kHs2#
zzNlYaa<y93?%x^h#b0clJj6d%gs6AE+qC<~3Gs4$xjDCtHodxJZPt5dlNRGk|6^zV
z|C;$e^QFsS@%`UAbDOuvJ?VV5FqxgdcDGgKDkbK!pTEQ6%l}$zHFaR&wA}mrPc(a4
z|M_{vGyngK&fD`a**ZCSXYTc0``;fN#Se8j%{(45mqjl-<j#fXGm;Ln7)@<^KK=01
z(Aj#jH>?s;7T+uSyfpt!?Z?i;nyNt(-Z6jwZ7qyG%J6krJI~fWt>=rMJ1LfmR>!a$
zkXgG_NYwSr=DESMlV^uCGaSfztCg_fd-U=7)t^F&SFWBF!fIf0#`l)^S=Ggz?*G3$
z?d|`UEpu)9{y(BU6P#YA%hf1|bu%9L%YWy;c>JG5UMC*g|0~=W@yGS-UFS3oeOZ5%
zLkXSNpX(gHyK(7-`LlYm9b!8}PN)SkH2A0pEZHoy)irr%>WjIn*C}k?{Ij`Tef#?R
zmbT&*O@fEzrQU2b$$j*u<%`g|?wV)HJ<SRVEi;ytetL3p`Mj!CF{_W}?0#ucCvfPt
ze65SYH|J%SM5VN^SY8)-)&Azslb`DIYCeVA{b-C?w;*%Xs#P4x+i$mux<1^^(D45p
z|7%%S*PTIf($QCQ%wBK3)m7Ck5TzqF`J{-#mZZb`BXqQ;Jp1%>-n}@fCHJk${ynOA
z|E&9-bpNp(=S}2hT1Ow+w?4T1Z^ij*XB$&vR`_<W(E9z^<Auhern?heJXRDQe6^E9
zLOG*!|IY6xSS<F5>YA*I*)ae2^F<+AwZE<Jb4pwe{knPo*VzmSk=N4YY95^b_vSOh
zho$=UKPT@0e@@?Az1>fCR;!fW4AH(N`i8D83bCiQEYE!ryLEB-<6CDmj?Vd<cT-SP
z*Lu#aqQV!u9zC2dxAVffpNn6=lk&gI!r+<h5pHtKHr8-m#9iya*b0gN%b!YpuUI9T
zc3q^*)p@1U(sy&L<7<x!9*Etz%^_d*&W_p#o4Rg?8g#w(syErXGX3`1xz82~>+gMO
zvps-!si*!qw`(cwy2Uz+W*!J-c;OpkHE-{)i<AGKU#L|fu_~6M)yM5Zj&jY%E5d7c
zCS<)k^kdi6eeSDH$6P*BqsPvWC~zhFtJhMYUbj|(nLcccH>Pn0W$m&vGTKvi_tw9C
zjCw6oJOZyaHXaPodR+N#_V4e^4k|)hbEO%Sww;v-7hSa?D?i`A{=b8c*zc46^Dc&b
z-Fp50j)%Wq3pj<x6uNHQVPR>wGxPGY(B$N<RokrRE?xTQ&!3q1`1$L!S`wNBCr#)$
zcIo7mUteFVrt9zjboqMR?@a%E{^w3iCeddjtnKX0+m}rbag@AzW}jT?Yc=C(i&-{D
z#TxMhEuXnhBwWf(_YI4Q+(q~5hM%XOYL?HG3d#yfo#X9j<1(@7N{)!2Nh#y}>GwLM
zB=x^&&fH@kUV8rguA@)Wwk{NC&9FKcqIF>B0+#k52FF!iyBb|uR6a@m{gmrw#2o8d
z(NrB#v|wXK$?<EYk87W+pTEvGzc?vvkNWy=A`|rZr#v$csT61{b#@D~a>-#}@hIKR
zxVoKzfhF1Zuo|0#5zEd+YaN<e7pA&iooBa3i$P!$-!-0|C3{QXE?D}Y***GeRptBH
zf3L@XKfM+_tXuo&zFGU%sh8EQZFn4+1j4zd1~3TtOqq7;Y1Z~zA9rmtZr{agKkLX8
zr4N?zp36Osea+Dl(kX5USTEY2&BCxG=B31>byMWh84Pk%LVmv$km(6HXk^l=#3Hd^
z!6aV8J;e^1H(C@-f<N(HiCO-#Uwuu;tv5v{TNX@-no`xIUp9;3!Zf2!4W<?Wz6yhv
zJ6LAUo%u+E?>KvM)+HvE(^HRqoVLK@>DjQgPp@X@=ZAk&eS2}~lZGee?`|~;n#5G5
zEh^C}F<;%bbe5E3qDG(0?3&&spO#HapBr;7YU-(&XX|avEALJBIm*J2WtZ!_ZExT6
z@Y%23E-SAN+H2;uLTz%X=F+AMovVyv=UT_roLZK@T<`1Ac0;#)$Df_rd|6b(iiLsg
zj&r2;^)C}%@AY-snOI(!xlrufEUCV2e$iK=toQ6%FYvN!&+Qp`#RoVz{unDN9<aBL
z>rDT4_?=Vc!e?i-MIy6Q*M(oZy~X_U_B%nZe4iCEFm#{Vk}2dP#e4qBiaZTZ<Is0L
z7K%y|&twDURt7KTJT0~)bJeX)!8+Tzb;C16wpu0$z3lRNJt^UoYd~HZ_sNh`UbnO6
zluU17X<}gXF&DEadG&R{-FHtuarS0~u^2dQ7TuB?@FsTA@3i@Mi{4c|V{5q3WgYrp
zbJ0$zZnrBd7T)gSX_YK+Uu^Wmsfe@a=#H$K;|<fcFecpZ@6&m|uR(B@*_NxbtG4By
zIxgh4;SO8F(n-aiKJ3|^z9}&NOx)&o)7bMDO`9g|=`X0#%A$C*tN7n-xi6pQ2F%=E
zTQ0!F(7M7~c&fR49kbWlHyJ_u?Kb{>wfYQi?YDK4KL4uhyytiArEgZ$CAJB^+np9O
zpWNCyY3UCJSxw!3+i&vn{oiiPTATO#fY@qt!6~<^_f;>r{9%II?zao>D=;jWX;S-F
zih<*m?9pqUXC&?$UWm*pZc$-yx{zDZySVuHeCxdx6=@a0@lTwy&2l5%O;q>guBgc{
zR9Nxn+MMDv!*lay&lkMfc16dBA#4)Ugha+eTnaN-6&sWv$UG`@S=#ns+XM%L8Ey0K
z@0jMs!&!QK<;vd5H5ndn11D!%PrWSlm7$?=@1ypB^&ywSSY8$;&A!%Fy86q~nM)7v
z(?1mDI%$vTEM|ry66;Nz&mWZd6glUm?Aw!TS=XGJ@Y{H^!cs%Ko)T5_T~^a?)V=vI
z+t2-mS(AVTyWW#aFV&~J+dbt@49>bF8YEIYL1MzHmvu&s)1nzZ9OBl$Q+c?0*TU`T
zmEU^r?q+mgVm*IWs5De1^={E^ff-fbL!Lgl_*8f~qr#-qeQR&B8Lf;+JNnw_9HWC{
z#^Y(d+4}oa{)eQm+|lAMpD%ysZ@9akWZIVZuX5Ew^?x2wpLUwtJH8^KW8H;G^8db`
zx43=ni0NI<%8-SzZG2Oj!Zylz#C}+J{zO9js~abO{+kyOa(u49yxO|+FK1?%i0#eX
zv!U*H#5(nB_aDUx$XFHq`Ld*QrNp;W|34n&kJ5Tqa`XDW?=9_XrY$eC?#sMo9=HGG
zsZ_><hfXgyrr+BUkRxooz3lXhb=q!6PC54rI0<=bsun0ZsW~4LZMx6L;*^n6QStd!
zDXaCX!iqPY!q1oYZP_(hB7VoqHtF(p`_*Qj4)Ht3*x)DHGGW4}>ht#ZCRScHsQdmc
zTC*`GXfw~(2MZVfuiRO5_{W#$cE21J-_o1Ds{ZE>m(>Sn<;FL~>`t@wSYi72u=}|`
z4?euiW7oS`_R(~A6}REv<oP?^ygYATpOvRM(I-FVYV}d6%L|T#1)f;yXvjTt)g`yv
zR|P^1!b*7=4AlDVe!rMlJkj#{^2I;HX6v3$dRX<Ff9m2*s?)`<_blD1-275<Ta`|Z
z`BjbU$Jup{zG<2Jbmqw=AO6nVx%8=$_{!4kYcab%3-z?*_)Jwh_sh{P_{7Y`dpobb
zF4H>2`L4XrpIuS;qXdJ-N|)oMch{Bd+O*ip#k?_#VS&)A#|m@3`t$D3yT6f-;YZQk
zne)pJ2ZUZZ@~SX*#d!l>p&u7x99iZ~@?_h0oaz2|=IOhprCu)KVhB3f@^}lw<Z>I|
zKT8*dTd#K&6V-j?8}mW-xWSa|_iQ@C_HQjnyVvtQiQ!sei-KCq1Ebmf%c>tYT)ddh
zxBjN(xn2Ka<#&~Sm)<=&=(~-ZN?v)hjl-Re^4RY+9}k`Rvy<7quU4n%Xy58}z5P$u
z?W(-IaBp#EOWcl})^~#ZwqMK(ehA$Ti<oZv>+s&=akEU8ZV|Pr-&gr(wf?ldsTW)~
zZZp|e_9yDS5`#hRSynj)_XtO(kX{7_MFxRG5+CQgK8rkZui|9E8vS#3K1{T)$$Rxe
zNm!9-hFxs!lQZv3r7ue?&bYJXli@LDO~GR;WQ|%BvS(XuWoS%0*}%@htd`H7!l7p~
zf4AR`D=Sr+EuIy5ZfdLv2`>;2$X)hs=f1o@{g1yjDO9{#sopw8@%i`r_5V+u{P*vl
z_4^%<f7}0HWU%@6Sib(*<@x{Subs)jaKPkj+GfGtqdbRsYB%Kmy%yb;vsv~e7e`=f
zppues?TzU#{zSeo-7)nD8`CQ9&cOQlm5(I;zCHi%TmE19`XH_8mn(NB|DO6WBBd-X
ztSm)sdaii7*V0sm6VJKk_HC~I{*L>yF~fxt8HNDO+UJw^Uz*9vAfc$3y7_M1?}(1t
z>hEi#cbiQ<nYqhxB@+YaIQ#$W%fA2FeQ5s%#>)0fr&2dFe7M+O^W??GWcmLu+z%`4
z`2X+svgLYrs&2n+e6OpkyWCi^r*QMdn7F7z66|kpJ^%OqzUTMf`uqQUx@XRRr~E$i
z)1=Jv^X{%b{^;hGjk(d63>0`2!W%X)Iy(DZy?8<4h1nHx$AX#X7I(BA7OJ}6YpbsQ
zN;W*n>ClDCTjop4|NQaTe}lo5kf(pm@0ysHY$^KG$S(KeRrr4`j;7`FE02}N9yX}!
zwETH;<#J8eof<m>o;5Puc4}Zyo^oE)?CG^WHFw5@`(NfwUf!=WW%}lyFV;5aWK`S;
z<2kJ~ZJoPmG+R&k-{t&vYgc%MTrJDHy)uj0(%LrV)Mw*2Pam=7&a{=-ZM0}%Q1;L2
z>izW^Z_eodIBfa#)V%I({BKwqil3g``AKJW$gjz*tIh7Obq$WzyS44c-TGG<x>=V3
zJ~V%3U*0$Ou$=#_qidtLAFI~ey0s$a>aJLGgO0VzJRS<3p<Djnk=v6pvukUJR=eE7
z35LGesY_NZOZ3sXZRR`Kc-_iX@+>m~yjHHte0_bbyrfiE$k#VJH{Y*)vitS5wYxv}
zS?ip>voZPj%+2YC6$G3t`jVx79c*S77Zc}HbZ&0Gy)D<6xAt$_*Y*2;ow{^sQsyjn
ze))YV*VonPmA_o)y+j~9zS!4j;tF#qc7B<X*y|=|6~2hNE_In>Ra}+y$wpOW{@FG0
z`wwnglf7==sm!hE>FKAI25rABD<>BfrzL0m>6+DqATMj7t?X`FBKR1*j_#bf_;|MZ
z`IOI{AHPa($YflYcp=YRD{HZX@~-Es>z+%tWX$S1B%rNj#Pe*Q>^Tq4J~!oNXXh;c
zexBCqZ!-C2oC`ZEn39_qJ|1|kc({c@Er!LO+n?pI$(5LVll#Y+_kX^2@zfDkj-9d_
zx1M#r`1SS5Rkx?vzTP4|>)QG(28qO!8Ox*&pU5m{sJYL-!+#@_lS0e6{XcBfETnpG
z?TkxJZZv#0XXe^@^AE?FdX_4-tdhLfsyX4^#AA<2mYVF#eEe!-sNsey{}kW%{=FFC
zQ#>a=>FoaQ@{jK&|F>DLStc)&!D5&y?P}2)z;NYC;x^H;$bvO`{ozuwN)?CmjoG~X
z-BZlB&N}?D;>2zpo@A3<N5y7V9a1Urwz@2SF>tZ8Rh;@0pRn48+ba{;kKL6HEAQR)
zSWk9#<gE$!_gSvptKTyH$Ri={*?WptPL=4&b>OJ0`S!wp`Z@hJwWHsX`MyjQ;&KXo
z*T~0W*gZkeT8r^Gr(%b}K?bLV9~OnjeR*QP;arwzURJgE%)gD7@5EdGb($HPs^fL}
zsa&mJ==XUmVrE`9T2^-ZLPuNVfjw0ZYJR5tG|89J7A&aQ_%PE{^ZcsG`Xb`Dn{3_A
z&YqRLf7`Krg$l2Ct#nt@6XE=mlDJbcL_2Zz=?TUEzh9Z#CZ7FsVV6~5kEPM93DF-8
zD?e?%yw#ZFfcT1wj(zvLUVE5Mop;1nF!@lbv26aXt0mE2Pkwl-pyjF*y4Xdl*q6UF
z_9oZ7D<6cjAKd0xT=Hbn&u2ZS14AaVc&Z=Js*FDR%};Fui-V9sSF+5-P$mv5rb78S
z8}9Pm%3j)Nc<$&u^Z5EZq8_0E*X~U5zpGNY_R-wnh`sT$J~vl?e6#8Ba$jD91?yVY
zo#r`eyu~m&T=hk$f0@K1JC~Ax30pef_{Z^E+~tkB{M3Ha$!8vKE_>z{u+>iEd>|yy
z^i+?*BuawSEN#=e71`locYnzlzJCxGJmuB#Q_HU@vm9VuxZ`AMl<LJ4Cy&UrW!epk
zLeHO&vRC`HE#?r*;<p_}%u^4vZCUD4vPS!3siZ}LjkWNTB*Bf<pPoFF{1I9A`OkO$
zBE3Z{i#|FP$1nXkul2^QI9uV!PWkJG3=X}V!i(1kXh$~6G$^YuIC!x-u6d?C^T(5u
zoNFHmG|hd<_B(C$ycxmf{7>vl&%Qg!rDMk1#F+3!`E}2|BOf|{uDmYx<L=(Hc%wJ{
zR<6qrE$m9PSo?XxdHwQPLdH*ioxJeo2b<%83O85no2R)svk&(@e3!JisL0V>;J)3Q
zxbT4cI~-=Mo8TaFDElt+ecL6;SB&SBM%AUp=YAFwP<&nHJUwZ0x0ajn?`6u}rKJw1
z-2=lL^BQEjoWESMcyl0WH%F;^!jcma2PSYY$#HO6_^SHEoyUc#meV|#(-W6o`n12K
z=+~0?<hI65%Y0NtRZs0%^2UVqm|;ud>cE?Ke+HGvMJjCTk8%2tuT{I<^(KG%sWY7W
zWL_^w`Ot4Sed15~Gd{BKwy7#=T)J*;R<OI}MAF|mRj;h4CW(5V*gm=F^7`Y#dyVRL
zFWaiMR5+9SxNhXi6KyRy|JHWinsoj#$BZdX3~55zGnQZFn`_D2n<`n*lKK3q`uRD3
zKg_zCz3=n(`nQ`Un=|BI7rD5e&^`KtfBuf`=0a;ry8YkP*8S_>-%*=?_iTB5<>$GY
z%KZzCZ<hHz-?VU5JHyw17tfa0mV~I;oV!=`^7rq3U(9dB{`mL(-?L=vf80mEZ2Edw
zqHW*5*7rO1WWIbhcl-Ui6KnO#XU|h;>?!u-ax3_9Xwrw-ix1a!cYj?PRD3pKUr-^#
zCW+HotLt7J;!#vNee2~xCnNEN)54yfjGA8ZdY?ehAtBWjZ%?P0-?3J1U9_@AL*;7z
z>3zIExh5C;e!Ma7XmWSkO4r@7|E`^WKF@lW#EPumZa$~BCSK1K92p!E0n@!>7hm`o
z!gE;c%?*or+m&Ow)aP06f1a`NQs3``(>%@XKf2_+HC`^YR`0Ng`p%b}hbAn2z5LtJ
z2$$`;*&lEGJGf9#cjn#<=fs0gWAz(W?rEDSXWGnXzu`$h?-TPBqspD7>H6#|wlt;J
z8|^-mbNb4>e=j5RUP`a`V?9&*VP5vXH>>r3zfJh|<xa4mYSK#iJ!uCPSO_rf+&U#t
zK=Hc4p@xYolBRr){PaM2@6~0mSyD0+B@;DL*rauA3V+==78Ax{uEu!8b7RS`6W{-t
zDOf1x?fP-Ax|&Uy+nBrf{y(pXT<-ZUcfS4DCaw2AeyM_v?D8*f<+rA*JGH!;b@T6&
z{CwHFOV%1qUi<Xt%;t5^dmTkuE%H`zuba-BdLl(NCH82RvGS9Ii3|p(mnhFXD5p|U
zTDS4bAM?}2!uxLb-Mn_;WTNie=V!MqR65WiJU57|&fPs`;iTr}&HWM1EOlaAU)`I;
zv3f~W*cSJurB9FkJ@4o1?=7M|)m!pZX~vnUb5eXX=g(Q;*(iF*Hf_a@+fQZZ8*;qc
zSG!uu*x|(U_}W<AC&$9l-%MPwGw|&kmwj#qp%;sSg~b^gwlCpLD^Cmc;r!M9-covd
zkgN0cnpc~S&#U@jJ3IVh3X5RPx2s&WoAcM)cVIZVEuM98NWO8Xe-u~f#77h62!3a7
z%+1w_|FBwC;l-VYmP{I5CQS?+LOw#QoBcWrFXgrxI2m5Dam^^Xd(KhQ(a5fPMMjpF
z%Cu0?C5DnMk8Z5YGR#=_^46V?XDj~glHI=M=iS9DiifY=;tlr-R*d-I6`!-&Ibh>E
zW`<rZkA>lPH^2UL+kE=2;J(Y2UthHzzHgJiBW?GaWsg>6zUVy~R`;cTj=_&l+UwV>
z$S!}oYsdcm|L1;|-}l?u{@=&sIsv<nM<(yrXiq&_VKw!etox)i7hco0AUETS-Kl{a
z`Z`{72%ZwN?0mGb@JO0KzThFISjJG->#;KRkK}7~ef~U^uU&ZS)9r^>PE>4)(^k9e
zc6a*HPm`9tTpQ+XUUKf{$;r#l&9miZ(B=)BwMb%@TwCJt&kPMoG8^Bnd+nApyLjKD
zuX;<4XwPxq3R?>hWTY5Z{dTKv^tJ@29SK1mEfZF)*!Nts>lZigxBBoudtwf~T=}xZ
z>hD7S`X7_$|5@^2&&4cN;ZFPCpY5-kzCG~oue#s76;n>PCC*y5v8c6UR#ol$d5`?>
zMa0Fuv#7cMT0Ls%kJQ=uYp3w5=jOiNA$Yj)l8}!7PuBUSM`!UyZC7@lengqAL3~Qh
zlCG4tTg%dfm;6{0yK1J_F{Ao*T3PSs*=ln?V3yzUdhX;_r-zGlqwiVO?6~}P-<M0?
z=J#tp>l>=GtLvKtF$GWZnWW_|#5j3UQpD`q|KARt)@9|JclW!yd)#4`$jaY41b)Z=
zEPJ9*T2z&wxmG}LwS3&<yL!4mG_4J+pDOF+g{jHi*tYV#LD8-&N+s(wHRiwSEofTd
zueN)utC;bpzrPlAUKh<X-BP!I%a033oYP|*dJ9bU1lat(zfOKX|HD0(im%^X`d)GB
zmh_t;6$|h1COb*=@yxvvdur*dLxL<(8n=W3nT4CqnWi?L?EF>KAG2EM$|~`R0<9Hs
zS1XQ}>K=YDhx?%JWh39sQL8-<E}f7lkkG??Uq04!(TY`5K0Rn`Zp#$wKKgRz&5avF
zKc-9y>Jsd7TRdx3l2i2BZ%>Z6Y`<N4>n*RenZ}f?uB6)&v$jfY`fxQoE^=>GsnNt6
z8!{*7&04Ii%&;N<{l4Jkeud{2ZHze5$G~uCN6b1I%Nh-i!yT#T&*|PNe61_-`1bof
zfA{&{HQ$zXrSHbnEZr~7VVfltSV97oI92Cg7x<c0TK-+~@s~Th4oq2EwYh}pw&1-C
zZ5Q!oOI>;4MuXZny95GF3OG3#BoY{olnOj3Y%58=`eD|*hrEZ>?>?UV{QDk9fw0if
z;85Q{!D9^_t6uW32)t?*aZ*rW?piG9E&alAfq-araA?`G6~T8OUtQ*v^x8aF``Y%j
z+`{*oZ@jLht$De6S7t!>RGF7elA#h8CV1<ymLGVbU>NyU>D(hd^I$PUjYoBdV`s%*
z5xNwr=%lfJTh#hJn!D~Ln58Km-4n36XqCxIkp<goLq)H?a{2Yw?%&TR?{`;-zkd|}
z;J!h7>7qz~#ak0MskZ0`db2bJaJq5IuJ;P=|8h)}O<+#`)-<LV#{|i)wH~oociDw&
z$jN#2To<+q-Mmb%WeJPsw!E#oG+jS0y}<B#*1h!NsTp|@v$Lm}KT%w?sPW%Cm+e-<
zY|<sxYuyE!8oF1e{ft;H^XSb4vCK~mzjQ?(Zky8A&?h3Yk|m@|!12VxHEKJ$T%?ra
zyR`Thbp)t{UplA}Cg3CyDBPi4(KI3Hg?)I8+y*w|W!J=gXL5b4{2h|{X@hd`jGmyi
zx-RNp7#6$@jc)Wlz{9xAY5l|93}y;8bB>l>w7aUwoG`t7afGC4u=BL7cDL1+%*oR^
zYq7PD#g&PD0f(;j(J+Nzt0%mIUK}&7zhs-XvQNZqLl5V@`>(!<+}_On)bsQdiN@zU
z85|6*ipCyfVDM>}a^a0xQkv6Zw-YG>N=puOoxWP%Kh^2X=U9e-j<k%nM_!r&(={G!
zx|NYK$uqh;Lu7^n+tg)g%nj0IY0H)`&fIQqn31_HQ_@SEN2|4^K~b+EAt#%QA;U$G
z!7|v4NhC1!t~-n4ArGY%!3RN`pDn-3(U2&i{jy!VPCAC^XhJ}z;HD541F;~pIp=bi
zgPCI6f~Lt&xi!OEt<ktqV3N?1DI5zY#vX3{xMoqH+z0*qSK-QS3>QkJ7M~D2uy=yx
zKBo_^;rSV9$>&zOUi@&%UHky2fCncB!;%Rc49rXnzRTV0-i6*~P*D9-&mG<}Q6#_o
z%-`;&u#;+Gd=}GNlo&G1|NKgs$@hK9q7dWI@9BNNl3yQVSYR4%|Ml3FUAxPf8YXsk
z{VWSn<g2%yJHeQdK_qy|4DH?fXLL_>GvE>MoTa`0(ay(5|80?EzYsJr<Cu`Hz6*nd
zXG6K&X{G~RuNVZj**-IF=9X7xUHB?Vd$Iy!n^*87izACV+E4H^FsO(}1oQBUupX~@
z!tNmQ>D*PNZEHn0c?51)>iYD8fmP_?8=q5G>(0$vuyVz1!FAfI9)bqGml+qlJy8~2
zQk^ZxyhLE%`5ON$woSPV4Wj*@53rw~+|_jNCf_;}uT2roiUJL-NxjdeJ?@OVxwdbO
z6m#9KxMwFNjCh`GN!=ZncZ`{(!J$p)XVWj6j@1$BB^%c7KgIt#!ZUK`(*?giT;Kn3
zdHpAMVSoFj%xm=5*l#IdVJLCUWxE^tvFY#*mJfIJ3S~Ppjb@&b+NSPuczVz&!J~6R
zL<HLu#RXlLCKzbee_a=U^Y8QcgI9Fs-I3=IJf-kt&GDYfJ&X+do@=gpw2j%z!)?10
zC(B8_#aFjIXMZ=Zc=GD@q63Ai-<I8FU?^!S@m<b!wbXXL{*zA^%M|8J3(qSndYNG&
zB^cx&+!`aLbu92KcZI|b#iiSFU$n_xZs3fJS?BM2e%dNOe>GW_Gv5zQ_*nL$bZ<i;
z+bSo`rBj3z4V*YU6<N3?GEBt!`*@ZxE_k@{`F#7A1)V0UQWt+eYRx;Y+v*eADZimZ
zcHyihQ6`43RcHAtj=%i!bzPtkXZ)${ee>2_D^$w+-Fu+$P=~9mx(RRY#xURKi&wX`
zGdeWQnWsBFTi1W9z`>`hia$9W-Rol>(w!8!&W!7$gwu<g)BQC!m3%!~{{6U;Ux#J-
zvSmpu5{XS4r(AlxK>5d==XnZTcEKh7;eW34`RJYrW$^Usc)n!?i{b&J!quvi7DsJ7
zYMFi`fYITq$^Gv;-XHvb`rd4}=%TRjrsuPh_I>{HZ2J4BD?+q_S4#3`FsUdDm?=!>
zZobX-<`{Fx<zshqx4#X2y6}#kbkFG!-Q8hpU2n2U2kWUxui<QA;Jh%y%X8(N&#C)f
z?kj&@o&2xuvi&>;(HU`1|2@xpTmSt?SA<~U`(BHU$@BLXcLkYCl^R}UY1n*x-qq*+
z5!2q@@Y{WRZ^f%C2ancnV?FA`D5$xV^|~{QUe9xjr$Sp}C4Q*x7wBO$>UEN4c*JhE
zK9nJ$Hh1mjoqCT?Y;KwKY3K94(9=slI+$k1XeZxfGMVD_ROx%K<L!ByqIeY?G-SV2
z9}axNV)wP?mBqPrM}IB7X>z*gZTRc2-skPg9(3J3WM_HxQ}yGFDgDg7m8+J|@{`ld
ziq=V-{`W-U)DsU|&pqz9jaw&cQ}H!6YUS&7yT2_>-}>6{(8_62ysHeRdQI2fwtC~;
z&h58y)n;@Wp9#IWNjKajFidCX;e#rZguOi0^{6RKI98P-+-@My)56srDK+cky<6|1
z-&voMoyhz6>hxVqE8Z7s@+$Zpx>LUM+6k7WCGIV*0vAhT1TD0DO0}GQY~oy+6H{6g
z<^)cC#ioC29z%oYDlWeHRwmpG4FWn14@4Lr#aWm=7RvlFhl$}~jGxmfnYg0#=xT<9
z_n)r*esz4`pO4Ffye>sZANaoKulU@qS4(mim|SLKV7ksb*`=WD-=Wrj1sn|D_x(J(
ze$S!%b-&+EDLi;4T>fv??z{75&HA-Z`t{rG_X{5_6*e~B-1qsutw`aq-E;4yR_DFW
zFKs)VSbXoJZEkeQXV<H%nly|puS9vTKG5KJ$#q)B6e-Dzl6m|m&b+Zvy}xYAzkB=t
zUcPqcjfTD6oEw`q-hV&+w0BV2oo7#rc1Equ%~@yv^NFzMB(7sUj((YHscQSpc~<mD
z_8e#UaO#oYT%n>*UuHhc2+^CW!k{4JB#|7It@t4H0RM{(`+gT1$n5*NHa|LI2LIv?
z!?I^zX1Xojw`b3uUEA7@efj-2Xr+l<zwB{EmPslfSInF{Z`bp;?`yx^On?9XQaGR7
zo;T`sZ|~Osy6C^v{MI!eBV$w6f|rl9-ff)f#IbHxQ_X{4D*b04JUSqla9vVVAn#QG
zuch*Cv8cy;>|`$A|8q9}_xb-%7eDsw;+PZUrOD*AwAb)>zx;Mx#g-kfdGjltD(-oz
z``zx>*7b}Bj{iGc|HqN<^}}}ge>2PXw+k3qTYo;ai(!LB@DU?3b@Pu|TQ7ue5KGop
z;1KX!VCFMjnnB?CMP+{bJ24CPvK*FSRbQ&4Kea;sVN86uO<E5V1Ji`m8An!yh;$#-
zR7fz<Vp*(coWT=xh(RGZa?*?-*%&4^pH)E&5?_A5mi!^IiuYaM4L<hh$zN9nJ^l3T
zX`}aUwsYw!Mg@Ou_V3v<W%iq2H&@4MTU@uRF7%ERV`WZk3TE9P@zM6$2HExRFS}fo
z<_(DQp1ed;RfJ(nP>|R4r#;3?r(8Q$DyzEGFwI2j=RAG}uTx)peHVYdb?erxSFi5v
zt**KL)pq-R`L>5H5n>E1jrljfRoGlR_QvD+B8zz~lWnWN^ZasVsQC6W{awx7xpOWx
zvwvegaMWAef3DTey?cE*cC35-yKc_0d5@=RO?6tRu(aoKMQv^A?#nZ0&XnY9|NZT~
zv6t!Wwc>sD@j7BlCbbwG(<rrl7R9h(<3_>WV~wwa+)sQnc$HHbCCPiH?2t-$rq{~U
zNU`J|qqG%nYfG0oB`wnyUEq>_s`PK{R;|yrH)Xf<+nQdTwJ1kDF>IBN`HbLWGaj&L
zEIg92xV+^)!=X(TTa{8LJ>xue=WA`)ic{Z?rS0A;eo-N6T716ArFQ~buN5*K$@ler
zeXpCr!BgPJzHCtjg@qylJ6}6lbuK<}UPxg|w39_+YGkHOz|NAXOwV4LI4+fVtmeOc
z+qUo1nWjYXwk-{kytpPN>gMbv>x&}RKMMWR|9HM(J8RoFUpv=uvk<>V(~ifCksrQ`
z-9052FQ3=3R)f3vV$soGN4=+)eD8_A#iJeMHv92caW;eSTczg@-8*VzYv1wj$(`->
zD+@cO|6Qxn`}Etko>_PP{$*}o-S^i?|NoDZYeNdlbARjZPG4qgCB+vV!k@AuU<N;r
z+TIU8R5C5xFWf3Ontb|AP{tItpyzSj8$4!jWOV9Ka8fQfB-Nw1iiel^T8dv+mG`n}
z&nWKT?n%PUc~e4juS;gfCQV5e+H`XIHNSf{)wPSQ85=f){P?wPZ|0h1PqR&!8oMUB
z94~%mbeH{=xn`x=`FRq7!ogXe)wf@Bm(bn$Pj#wdSba^^uVpVk`8=4Cv(L1vzf@1I
zdpGCGDVAR~>?gI)-e~%Ir|?V{E{R6{xj+B(Ugp=knjdN<UgLJd{L0+x*H*20nmh0P
z|5IV|(ybgmJTp9O{Y(=X_}u%Obxo2~zTOae5Gj$}VJavR?3&ZY=dLgza}h5Cqo2a%
z+T>*nk9_8z=VfG2m>}sC+_rPm$zAEr>)X$=>6yJ>yl2DBzdFTiUcV-)EPY^l`RFx=
zziF#F^d~UwU~+%i&7i4dP}neYa;KUox3cGwwy2L)*LQacm5Y204STmVjQ99jt-JOY
z-*$X6o}{S}VKA|UQBVBK!q)oW0<Y}Z`?r|glY6q|W%3dZ#R;C11B1fUOcNvmX0Pot
z>+(Cf(em+>TX(c}uBo21`>D<BA3F;fa=FC+|LM$`bB*7x*j;2=^i$>TROa87FKb`l
zxo-byYS+bW31SK7Rv7K*d~&@0dvDlLZ|ljM|35rEhrv-~qfk@O?8s9~rYJcyWpHfV
zpZuk-!FsOU=1TUHIt&as#b(+Yj~&t|7k_rzfBws7m(IM^;(gJ*ttecsVq=5a?OS}`
zbmgk9XZ!8{VA<Z(pVpq7(sRu=FY@5IYo-gb1A>w`JPt(Hzhc|{<dx4{`)wP8zE7`z
zqqX~$?!K3&Hvj)u&FIYHp!rsr!$0QdWA3oK@8sime|eeSlfWamb>m~5=trA0??`M9
zx+Kk9HRamQGjdOVX&qX-_;S6{EZ)gpCIX_i3=$>(O4IW{#VnC}SnR!XW32Sc>RHC`
zXU;yPb9dhr>#K6MR+j&K7bskjY0l<x5=xR=cr<a_LFV$Z=NB_fOjs0Uq%s2AFTd@K
znIpAodC6r}hk~8|)^B;{;aFz5y+h!EwSvXWmdtIoMXTDsq-5Rrx5jmY!$Mn=d9D(s
zT#~9nf!WRy4d*!znoO(QJU?Tp^M&{S9#sE(b6Ec7zf;Zi9~7Mqm(<<AYRkalqIGKe
zv3FDCSL+039h-mCHY@JPtcy`=RkX@hvCbA;J)M(PSV?nfUADrjb0z-OdY79&9#t;i
z`|xLd#R-d6fBWyf^LM?PHs_E6zwTj?hA#8UWnR;~SIT;Ma%gj2K3U;(r#G-F;e4J`
zhJ?GBa&Odx%mB9cJ04G~e!o+cagUF(!*=1?kN=i`6O)~rrsXAbd|r>C&z8fU63^Cs
znI*SfSFrC8bGV-*OYVaFBV}uryiM(B3*7#K?|9^?mtR7*N-q}=+r4?+ib$CTfrDu=
z*%p2pigTQn2CS(r$*!?F6)c%BMg9Gso4eO%zVNKkx}LeZ<g4=iTNeLMWZnpy92b(q
zCLVS;{@>B^FGicUY*%D*IqbKdM>eprqI!zweQgmNHx5M>j*RFFQ@3*O53qD<=rP(^
z_0fiL&OEI?wUtjJw9d0C2QB9fKeH>&s%MKyu&KRF=;=F;TN<Wxe_gCS`|q;!uk3+q
zBaiT1cl*9oGHpZ7#aiQc`y{_Vv;F=5%jAob&+l=FJ{$KaNbJTW_LWbYa+Y4{Y+GHb
zHmhbv->qfEobIafr}i-(`qI;EW9||5X39^^r8D2E2F4!KUo-W+X3{17Pie+UUP`hl
zEy1~;Pqj>*xJ~$rm(=eyLC;mY_P&bweP-v)n|rNzG8NBkKewTGbM^AKHd79Fe&p_1
zZmVIi^q_^4;G)FuQ{{hIoM2&?w$r$C$!W>0FH&C3TATaOV%`ipmOZQt_nw-|?)b;6
zweHiT{ps)1&)I!E8o1{3*$Gia*KTf3y`UA*X)^n9;9*@K|LTK5XH{-)-&b+xWVXIt
z>8+G<Bmeymb=TYf+o*qQmXYHo4dcRNwYLjhtUPj<920omZS^A7@n%i-wteT;B*ao8
zt9?ePTd;d0k1^+&$BwgRn}p5bRP}8->6H6zdHrX<cTo%<X4==4-0)RNkn%kJ@Jv#i
z!{(4cw^m<H#hyS0jU6@BHcl>q1tChD6XNEayY_d*<SM70LpDeD1o2EU%J50poUDG%
z_V2{}Ah*vxjg9etPS00jIFvN=T(4tZAj6N-@qbEwU+M^2WE^|ze#LY4{LQED9SZHf
zdEZW6+Qazm^f}MvrFrz{1{QT_^qSb;coX1sujIV#`ZX2v%<b*#e|^bh`0>I0-wXbK
zci-<XdZ}*z^W^b;KP{Aa+78PKIZ84!G#M%-q;321WAgX->L*&a1uyY@doxpuZCYB_
zO_qkm7bh(4;#555vB752_nztoVP+P=&^s%3)c-G^KfUtTna%#^-vur|x6fgxP05Q3
zAM^9sS`S%BSIv`eTNw1}#>VFj42mw9fBy@(|L8X<@7N{)TEkF%@9#Vn->##V5-!Yd
znG9-`{F1+a?tlBoTB|kh>$d1*+sMW4SfHsIIZe>%*yE3#!upCyBCd`CZ#FbWPOF-?
zeCxskb|0_T|NYbYz`X9Sxt@K+mcYB8KlcB>+uHs7^;Dz9(S3*2mDh+c7&9<g$n_>A
zM>}jOls%M_V8_15wU4#?yvg2V{Vz$uTi(2Ucwo-|TaV9%?Yu1a_rW>umCMr8x{p56
z?*4wS`u+NUuhuI)3YV`9$v%6d{`vj?jr@OB$8GoKxS6w^d!K#hqMI*Qem(oG#F0nY
zb*)2i?T@YIEtY-7YuIuYFfu%g=}=2sxk=#knx~>}w-XzWZkLO*37A{nTD;?@RPLGk
z^L|}Xe*L^4MQ{Jluc;fgU;EzM^g}sG-o$&WTY#z0(-~{rj;z06Ve-@EWX+RX`%ZW2
zC%8J=A8y`!d0pu7p8l#Ua$d<7g^r6I-@5#l`}-a0;Re$#$fU#tuK9k(sr$ZB?d8T>
zk3s@8Ec50Z^RIim^6J_M)@{L?B-DkSyUa3}0^44$h+cm_rTIwtT@zy`j%Wjh30}9h
zP4<@bJLI)<kF&>7&nAY?pNj)!7#YNqzCJp2=~Lb@3vqq>*IT15@4ctsH)-yQgQxjr
zS6$EM=H6X%pP9j>=EcMIU32|bUtKcg$G-ai%=~Yn;%)^dERFnjp_%_^;hW#{Ht0CW
z_^Zu(%y{5i*zUV|=2E=J%O<Pby?1Zk%$b_gPk%1{d|tkK-QJ7$w%6y2sC!PDvTACE
z(4wkJ4GGR;kzSWtcy}+dJp4t)U)d|i&2wqcvp!{Z;SIXWBYfDC#r!51W$m6MA?sTb
z@~!LOLg)6C7qevC(*6A(xddo!o+5N=#{w~pnZ<cG9RpX{cs@>ADwLWz<=GXXL#2!y
z;&Ii<yl%>~xfjStm^&Pk&JOtKeduF%>%Cjkr1;<NjC7dbwtMO-N#5OsPqN-BF)>KF
zG{4Nq*y(h`j6r~{<JOEd0Us25HI~j(_EFMYe1yN@a@E?(7bg-GSU6_d{N`a;a80bz
zbi<?2Jze!u|0Ihegm@XAu+=!pDp`omd$8>TLqhW2+Nh<nqRWk>o@VNQ|6a6RL1$&)
zV!qT}qR%h0&e0NJy5Q?3eX-&FM@EHEHijB4uaFyj<rWj!f^=_J?vU(dOnWANy8G}a
z;mL2c7T%Iz*bvh#c<Jh<z8&|UWqalcD_!)M$|S(RcR(_LiLKFSQ}Q1dO$FAb2F<4P
zGY;Fjb)2pAv=B>YGhC3f;%QI8_9b=!b7rNao!ZK<AgVBpduiGn_b5%5e#3T7CI!>1
zT#JQ#snslE61{Gn@f*r{=GC0~W~?6)X>KfjY?pkS`!epci^{KFX`FZ{J$bIgWbGxL
zPo_L`V{%A4@Z6(8=01o2*8N-ZtMn5i58l11rElo9eAeZ?Grl^c-t_w?$DzjJ*s5|}
zfa&2BCI>Cy-h{v#6EhSY@)!h-e0dyJbs8PuFz6E7&ZrQcIj5~tsYz+Mf=0+|JBFUi
zbvm4>4~$M}vNx={e?hnRKu#XB!`h&-;}bG2uoXG)V4GgAzusSyLv*IWA&zM|Yecgc
z7L?dY_LrZ3U$$fNNtdjdnLefpO=lNMJ03h3dH;;q1Y<)Vw!IcSst;v;X<p=bW_@@9
zTVv27)24$5xFixkK6|lJe}37aC00Gp^W@CxKIu*i-ynOMA+f{j;Whg?7qoA0ZQgvZ
zruV}1{Ftw{XAhUlTl_UY{#NR;14Dyx(bI=B6BcqZG_%itKSx%}k#+gB1yR!BLTnOm
zcO*$R{fN!q7`|omzO$Ma8!VfG+|o{o<}Lfwoo?OX!6EW|wOM)b+$Vv24%e=Qec$qG
z%Ei;`qAPxFoNCl?w#<y<q(Yz3Qv)srp180C#s*i;r6K8FM=O)J&A8!obSKB0rH41C
z$A8Q}%e%<w)JxO-|BgK>;oWNYZ>2h815=h$1H<;nX^aX!N+mU3mM1Md85lGkiZC=3
zJ1|d~^!~+9i_&JMhmt-{ci#2Hv^pN$ZYkh($0_yZ?O4t7ntx|r7XK`BZ=A+ZwlcD!
z*EINhbklVc5zjg5(|0ZAT%^!5QHM44z*g3*gOY+wJWXM@G(#DB9`9;nV!y!kiN{xP
zZWVWjgKn#<4da}~#{!2s&NwbMbl|x(w{|JR6al6b8@b!-3}$UzwtV?|i(7WzzI6NB
zo!heK{l4w>pJ(5<DgRg5^uo&TZXw&wYZ-1kW%$}Hmx%3H>z2IinYvWf!jvhV%?t+)
z@^UpM=$t!apkCee)Wnx_X~LJMyQkGWG&p25H~L7~iuP^&w|Y{gIJ^V$f@QPgHZR%u
zX3_iOg=x2&0=+a}emTZ=Q2dB?^y3)8hNPR8_4~fR-v9UF1hbIb`B!#De2MW6;A%Y0
zaNw)X^=(@WJ3~Adxh)nEWRv9bV^BCfHND$&*(V>P+1v*o$0!}}IjYZ<ru@c(OF!mS
z=;?XSql`|6>#ghA{8~0I{EpPD&D*l8=WunE)}KncvboZ*!1j7l&#rx}4Bp(XfnU{v
zM0K2HtM}Obxbs}zYPVm^_MGTBLaL&C?t+RfL1xyrvr}$AR~K|xnbYmId8*p;w%fv|
zlX_RhuNCXLcq(P@6<=e~A7%_5D<6eOr9P7Jwv+c4(%hOWd3@_6m$?=f@6Gw*zkR;0
z`03B*-aORS+x@O!^P^qc@0Gl`v-9%ZJoQyqPW1#I3t1KL`eDKxwM!CnpL%Ld4)HwL
znJQpxqIvCgsnd#Uw=!fc#8O?D-8LR$Vq!2jxH|RJj-wL#yR3W|6;58VF^Lg4|2Z(5
zVL^}2vE<v^T(<hu@-u7+3tZ%`EO{f~LuQJ=l7~GE2MXp)=brYU#KyD6Qf=Cdlq<y+
z3q=^VZL{*y(!ElV&Ad^7h4n?*g6pN<&YXVhSnzf$_ig>sZRg(3(vG=vtaN8w!S~?i
z=DJtSyJh|Bp7@5(_6fSa?|F0nj^EGo&4YvwF6qi@eRZiQbF-{q=AA{ml|7StBv{t+
zDt=gIey`_N$D-d)?%N#Gc$wSkchGNf&G&uR?)};qB5k7Jz?~E>d(qo;`;CezyBl|`
zG5c=+_nY+FP1AGw?LW51TYi3|%C_fO)wHt=j?5mZ9E#RbS7RiZ8!kQROp0-lK71(2
zH+ysS`!COK9$YZ_S%a1_Pr}B?sJng^%UAHKrW9|keRPA3K_kHRQQO9Cx=cNOooY*$
zNIz$oV0SaDfltxaR<QE_&*f$EI}<Oi{N)s|G|)@9)hL+LkW(Ug`>Tt$uJM;ypLI+A
z|L^bp@ICKy^MBvH|J#<~MXB}u?JsWo+uU4bers;uQCGF4M$2M!R5E8hoy1@=`|Hw~
zsVv5Fe8py#A17VC$0sJ<AtNQ5=Flk4eMRYtm+tK+wag4Z+t}uty;A9WWO99aeBIB<
z=kqErshVVMoyETX#_t1v`Nh|sZWT~7yp_RVa4ci(#RZ1X=DQ@kb;zEZzVnih0Iw9o
zf+=<T@BR3H{D6FsSL}7prbB$*sx6@!Vyxl}6HdoyX7=<ww&+V<Yx-Q~B1gCW8U1@j
zr&GoC*ZKJSN8iz(*7f+}ipZ@-E5r3-=HxZTtFkbNo+^x6b7Ag{43P|@sku-0IK1WB
z>Z9owwtbgk`Q)ziwfEn<Z`f=4C-MFt|Gls0-VcwAi72qO?^IfQ^>Kgw=V{S-|K2T9
z@!YoU*8SeiOIjEXxb5a;XfkG)nyRV)lck|})00Wh%|6Xswp7r`SEf5dnY(OaK+yWD
zmoJ@~5+A=p=Vw>|&nvdjgP%^T8oqj(IIqF5Y;8euLGxkOhG|;7n=b~RxA}ag!?xmA
z9BeJX37K5KWobIszp)3Ne^fS0($8UszPhO3xx*Td#26jDSe4wnj3=F%W30WQAxL9K
z$<2k5hl1aVR~M%5jM-h3^**QceQf!C*5`4*%Bqb#Ii&(bf|vzfZJ8`LcV5)qg3MJB
zH*VdE$$2|5C^J{1+H!$$r|`_@eUBy9Y9=?nzd5ayqt{KC;lhlct*lG8zTRnV*XH)x
z#CPWdYvYDQi7@S{Sxc2Z%P_DtKa8(`wSJPySDX6W(zBb^Or6Rd9#eQ@Q{23JQzO4E
zGvEJHS^l5L&X`+~t;Tk<e7stnHb&%ZjhdFLYE>3{{5$hv(bPTn--~&<CPwd#TQ4Bu
zzS#4+%alu#q7|B$9YkE+UKg$O=-`c#oXNP<Q%Y6JbAP<f)Ry;8cb-|QCEDE<rRF<9
z;P}UgfP{VA3_;J#lFxi@`pZ83P)X6RDOYy7`D!lgDRP|}7%3#h6qS7;N;|j1u{Cm9
z)5V}v2A2Z8%N>U#7-FwKo%Vs-l)+>26o!YbO6yq~(hMY6u5w8{-gSt9smaJP!&zc;
zOTI)#u7hWY6vLLFO1;Gv+jJ)`pQ3ha$*E1Y2Uj00x_WP`hV|Vyk8a)iwQKH^tyx>I
z=KOoSS!+G0*(Tpqe@rH<X_9dK;Ua|@r#+i4oP5fCH)oDJf3E9&i4v_I6)T^B-W!dv
z+g2=#Ot>vNUEJmW(vOnoJJ-!z#c*KbxmznMQkFP1>$!I=I=Low|Eip4QhR1iYMxpv
zefF2n;jP=;O&e}6=L)Pcyi&N%SW{xkUL*CHGI>uHv+g#qFOpiDb}qq|TY2(TiN`G&
zXMRU9F)%H4VC0xIeI~b4OTyD^>C4@sYP@DYef-+)xUeqMKegi!m-*~#{b%*I)>KCu
zGH0m&^fm52u0Hqq;!tsGvx<p2KNbaW{RmRow_vy4LOGUd?t`xFMXikqGauGY6`g50
zbuI69eVfaR#SGWK)W2`Ddr!<Nm1m~Q_2)=RXe8BNV(HhO>CNCFdZuzmMBKZQV}TZx
zReyCBr*nV1{(ZT*&enUJ3@d|#on~KUC_H{_(IdkWmTPxkpT2jt$)DN5{?9E9b*V-r
z4c47ale(uUFivQT5V2%*JE-&^n#CdbRdrJQVXNo24vD*lPw7lx*kD;_c4<$_Y`2$d
z=WzB$I`(jxhEG!7X3E_#HK}xAQR$wqC21WY6DG?>Yl|~zs5mTqIwL@cC8Of==B?$1
z$4WjWEWNU_B3wDEo4dRF?&bXp&E!4Y&kHo{V)veUwAT3j<{h`^%S6Amzt=a(M>y9b
zZ-ItE$Pu>!j!vC4$;ZW7HQulHUAxeEWvB67NfTwSbG66nF5eY3e6Hb>czn~Ul<mQ#
zFMsycl%4)JJGs|^<$G-T+wAhiM~{|N1{7cCnWAxpVfwwow|@@4tXRAM=ZTXa52x2U
zx;JSyOg#GF=|p#rrPEqGoCG+owlNjBSqK>Qt<;@yHe19t(}v~xb7S81LVjN|Qc4eL
zc7HR~xm#M<=+D@G{m(BYh8^C#DIqV*Ue2BRGk@)ylC*^fce#3Zhn{!OousJflGXa)
znbq{Pm&aIVFrO}ZA-4PV-|d!P8^q_F{bR#^Z;n3Sd0rvMscuV-WL3D^|FD|-?C|5a
z{{PQ4e`a}Tt=u?!O7s+0LlNT{8Ah>6i#Z!yxY`8fPnvgf)8yrL3={dLaK>=-{h1h^
z|LdvtWaH%qp+-j(E8}MwYpzV6y=puE5nrD7Ypm^=)|%G56ioYWTHDrrn=wK0hvefW
z8EPT(->luceEt!Wghu}(CuUr|?cKh3QiDxTuiFKMVuihoQ@l9@z0avn;gX(mOyzje
zHCGA29^YLDd4iY&TUZWmRhX?Ha9p8zy6<<+CblHcgu|RCL?o0`%HElN|MMa}u7WW|
zFP-1#Zb|O%pXoiS9c*bcj=I=)ui7?wMdERJM(-kzc^|jwaht~mI(Ed)(thJ1B)o8&
z)@09pnHQtheYRRZzxJ8RMrjT8b>E(IpUvN@fA-hXDSk7yMTM<i5^{EBO52mRh@SGG
z8JpCFMRsk`*v>Y`Z~+U$GU?RmjH(6ymHqb?6xLjSoi}6F)7{Tcf4}qb)^Wd>H$jt_
zU&g#~I2o%qRhMDa#pMB$e;Q2eQx2KKb8MyS&x2ZluV05(-Hp;&d~U+cuP>`gw_1P9
z&0cNGpdjimkeigN;WSVCnnr|cynErCXD#BITf5IGu@*URuKV=ln|J-!t#OMBew@12
zd;Q%e0q@nh_NSMcIWOr`w0yDL>{?K;`7N8WZ-+kX&#U~lghxvCP{gEDg_T#!j;_hS
zS+?F_k3p{dnb4VY=XPj2WadosSY27zbbDLu_TJ!5Zkzk5(KQpE*>+DTa?IqZ7MIx`
ztHI^yspG3(Q`r4RmieQ$qq<M`hHp=<>rXgzM}_;`T>H+>@`CuS&$?&sS}p8!@Z`?Z
zT)iT<Q$&7+xGPra&Hbt^_RF`MeaSk*g5um?iE=NGaXr#IzUil&)zzh?rgI9Ce7*0l
zGql~~!fm&)MNu-Dr(=<mpqtY9-6|eyU(I?M`B))zR?x1jS1V;-Tw!{}C?L=$Z&2bI
zt{Al@zebPc^mfbVp$nuKuKCqH*8e{v^{<JqbN;_R>-hT-_k6hzmTpZkl*=vG&#S3?
zd}aoF>jH^<BR974|Nmso<DI7{HJZk6w|=f>wyHAlWHE0;)NCe3w>{4JHb=PR7*y`c
zDXh>q%NF?agAPMX>ET1-c0VgpK0P|rd#1T={alyky7H+%o?i3$Tr0mz(jooso0sf*
zex@-#sU`a!pAEhHcdPlIYg6k#zt*;#rNsN{@;~eQg-@UVe|7V*_HtddZ}0DZ-e>=Z
zGw##2@Za+P7Wdo#Un|VVE7lylSY@+OBKN8CLxv0tjJ#<RH|0z_p4GH-=}qH!>+iG7
zcOT4o`fmRImyhee>@0q+uWHnJdae2YBeJG5ZNJRC9HJfgsi>#rw!YHB7LEcPrg^Kk
zPAt3m*&v(sUCmJ@hP?rmU!?twLRcEE9!j`ZzU<V=V+VXwv;)^25Bqhu-Twc^Q}15!
z*-l>kZ(rE*%P-@K&tA2^!BqQz`ThUD_CJ_sfBygN=K0z;$@0I~-L+$|`SPIot>5w(
zjXzJ-?Kal`-xt2lmE+Ir`p?<Z_41x_-JSKisD6!SW>%#^TqBPy{~9spSxNUjoYyER
zDi*F2Ffe(Y9QEZyRK7s-%5xLH@B6P?|8eF1sz*1>#l^+%|K9w*{=+|a+x;TPXF4_?
zQ&=?VmW1-wU&}v-GccT*q0+fD<d}r2s8Z3fm#by2m47%~#MvsaE%)sl^Ta?VmA=Im
zeXFmol4seLTYN6}xZyF6m6KEs>in_)_x=A_z4Cvj=l?(Y@$vEXyZ`+v-}6<xXy^Bn
z`L%VK8)q~s+Bvp2xTH5ew{2#en7m;}qu5fn7u)77acErgebUxIzna_Yr-&Y&UvoYB
z{_oB6FFunOJi9bA>-M)#pFZ*H{W|cw{^j<%-{nl_fBzBR_rZ(r^}=>}xpqN@JC(O{
z>%YzacSd4!@sExlMGgW>+0N?!InEz-NyCrdmz!5Xu&7tGd(C(G^-<G{pBS^>$)9uX
z>#xqW6}jOHBa2>%m2Y|1uY1ibMPUA<KWq#YX<y}yEHA9!P4i#7cI)lR7ZLOPAD`_J
znc<@TA#J;R^`pRd=N6oGkX&1;zkJTyV4J6NH|C|ANWa`$oxOaUoQ~zu!do}>ZWi+K
zslJZ>*;??}Y3b(`$Jf2L`#0}(-ij&Tb*Fx}-}W^`XW~s41`CltOs$N*i?%ks{bK$1
zF1P#PJV(u~$~!;R-Y>m-Z~;HVw#ON3IhO{#)H(mz=KLiQhD91#Tcgs?&)b^2JZdF_
z!=&e)Ldr_deIll9SX2D`+}@H$OLzX<sl9&BrJ^^=?fo`iuS|YglxZWUy>!{~^t`=q
zxBc9?Q|I)ODXmEx19aqUtG?`f-Z%Bs)41*38C~}U3tR)Qy#FeZeA(FeGxz72SM(l7
zzs)^$<IbBiGmW2fr1nPnZrk42;OXXa;mV0MFLTdy#7(-&m1gsf)BDWXvytiSm3e7f
zwRPG#Hs!v)y2g6boJq+>lZx*rUu`-lao|W~*|$GC8zw!q{q1u0E1%xc+1WwM66fq<
zvAu0LM{8~BEJoEJX~qzP#ON4{ZQ3>_Aq95kwpVZ4?_G5)M*Z59=kMoz%KAFD@~oo`
z-%hdA*|&N)POP|j;O&X-C9zrt0cumD0;69md2=hBHD3FfX`+LvfJ9`b((%nlczbla
zVyY+H)|r`m;Hme)H*22!>OA>#%igBGl?qqIidVTlS?{$m?&#_t>JR1{wx<T3;^-7D
z$|_1(cx7f7!vewNrCvS1ds5hP6jYBH9r0Ak<zjH)j6A*gX2xpa^L|d1X`A*w)^yQu
zG?}cUU43v*{3<Jvr9pwu&V@{SHILDyxn<HMSplypmu62kJD|j%Bl5kcFx&NVz|5an
zrTapdE==@Ok6b3eIb&TILkm-Yg8u&N|NJ!OvoRboG2ghzD|@X7a}ooG;+z9NEq-mR
zZTE7$o%Z2Kl}+EF=<i#eF;$h`lzLug{odossSJh_CR%HaO!O9-p3b{*fRnYM&aJ(&
zkL9`S{N%(H$0f5^rUbpa^P9KHt%O6{U|C}x|L-{ymo+y8lqS?a-gMxd-=m9BKZKM6
zHgztr3D4Ad93t%HAj!(G(<}CLW`#t=mbf{ySLtc$su!C19Cm3s+bB3;$LFFZ4QG=>
zeo?pmPAD@h(=uJL_2SY6DV>_(7JS=nSNAo{t-Its({Tk`>!xtl22Z1RJm)1BZ`Hb?
zGjIOA<mh>4W4#yzG#I`1O}@bHz@VYdA)$GQch@1o9)(BWQj#b6AJXwjxutQ=)cf*0
zj+)!oITG2f`@VKdJoQL#QP<}P>9^cEw_ZGXa-?Aw4-4b7XoHHMM-7}$7|T8vzW(X4
zfwyrl6W5$&`xqMDRapP_)A(^m_w>J+Zwt-e`F%3E{+A;~J!CQq!z2xPX@>?c$Cz)&
zoO@3%o2e}K`?C9FcfEJopF02dOE(6%)p&6TWH0YkU7)#e+XYX%Na?grE*90s4B45w
z?=uCDZQ9DamgnNKh|lG0xeN{LW(*R|%^4wI7JlM#4&zKP63y*<VJ9yrsmj(Mq~MS<
z{rdX&GF^FwPlcys9Ch#QzVd9d41-wRmlq!n$0xQhG@lB3df@iDB(dp_pB%hjeS+iP
z-E9B96O9&)dv|pAYB(Nw%O}OcnGnOEppe70z@#O4i=_$!<H7^FXMUtKDIHInyC%ir
zhRI`Z4b?Zx^kcR?=zJC!xPDP?`p@sngq{=>{rd9p%$kik3$D6K9(NIVDByCYXl~11
z)x{i7ZDiFrZ#i6&d3^E&n?hyQ?XtYd7G`b>lP7v@-L?7b!;Bee9wtkqS`~U2pHDko
zIg458F6RW1`xp6R%Kw(0uYX;5tYU4{&X3Qe?SBW#Uw(1+`@QIOA&V{4Tm<+|B`hkO
z@Z8ruV#?Gm*IY}68LBrUy!>ahJuaE_BgBM>fn`H(^ulK>Js0c0p4^`@<>i|A=zXso
zikD4xVb}T^IE|qpZD)vAX7J~^e$)6r#RRZBrnjk|ydl=Z!N%gCoM^xq?4%H0@$1XX
z<MS-jqpv;v9`jgiZuR|7w>Ix(_n+VA&AL3M=yOb~ni<EG;I%zw3yM;w*T_Don6z$P
zZ&U2i!{IuruXO9bKiGb5`(p0sxyN!oJO4i|{jUDO5d|;aMUO3wJOw8fp5wj3C8v}U
zq}{7__FSCA+juQeogMG@Y1{w5`8?iYXW_FmCyTyz&0ZhP<f2)+u4hVDK$3}C#=ak|
z`Z+D8D^osRn)ZCx)mwVYAFNqwx%|www;I8A$Gye%4No1?c=h#BvG%`X$12L!m0bQB
zE@NN!^X2pN!bfa>f4f)q*fFhe^6Fl1X2l4Z<y^iiL->65nf7(9v-b4e8dSLF*w3x&
z*c4d$;!1lTS3ci%S>>$E!PbhOTuZjjoR#&|`EtgUITL*wPxy2(oett*+O$?gfg$}+
z8K<I^w?pQ+hnHRkv#+-~5Z!xo=S@4+w{PQ)a%WwAc~sdwV<n50_xZINE4N&$658a%
zu;TPoquXkQQ#6-01f9}g@KBu^)cm$IyR32Qo1Z&>ZV0`^7JiN0vC&j)`tqo=)92+Z
zo?_j6;@cIUY3WX<OgxJfSFg>CThHuZb3=;nxMz|UL(nRNo?4TmP8(O3PLiJIcBio1
z=t_Bf^^@ZMntQ2VRj%<VPCU7ON3J<T%i$;c>way1{_k=mf9=r)TViU@x5tb7oPV<`
z=@_#-=NlJ>@a*9C75AlWy3NwPt$(hq-2eN>{QVnl%7rfX%1pES-v0k>{GW5XSLE*h
zS6Ut`yk>6QM%%psnX)r3?d00`Bgi-8{;%TodtV-3uO`;rzVX_R`hVAce@;BJsb-Ve
zk4x(FUgo>>1fO20WqhpRoQS}xsT;Y%{HB^!HGRA;U-9nNZvD*+V(aGopL+lAN#pbR
zQ(hhXQgm0N_*wCJH@4aTPEYqeW}$qAfy-%%BSS)n%j6F}70cep-!0w2$gsWkMPGUC
zhi`AE-diBAe}6;BEX~&%#zEV!D<zjq%WU7#?LMvR>m~l|(rMGC{kvGTHEQqIY0>-s
zoKR-HU;pED{J(XH*FHWzetw?4Kj+L@^LG7yx4W+3=<D^n^K!p>dkWnW%W65OA;-hE
zR>@GPhfPL$1Bb!_Hc_S277dp6GgA_T9!>UFEnGC~>#^x_6%XqF?VNA@<H#4~{u)W%
zuv1fQrY;StycBs;Fivyrzj)3K``Ru1wgfROn8Lzv?kB&n{NAqjK~YgJRXn$bO-r5b
zwN%CP*yD|cJ2vk0<os$=eq2OIKtr|f@fnje`(N+>AJNQ}x2$?PHC+B}Y1RHe+VZzd
zt>>riJahBZs(a-PO05@nX+~(oEOI(9H}g72r_*A`f(1=2lcxkGMee!&`nlH6&ibFz
zT95ve-?iJG<@>&$XZL@-z5lRf^%L#*dxhe6SJuDmj=#gXe$Vr>`B5=3e-c-}kGl6Y
z>Hi|r)NBR?2S%gLBWlap#J^vgUc0*B^Hy_vG5dS3SFB%G&ac<se~$NcO;@0l-<I4!
zM^=U-H-9vKzHe7<R~RcM@^i^tR>t|7fo=&w37(4<o%vz*wzb*oBp+|iH<gp-@i{W_
zYxdM-R$ZT1{LFJnBg6j0yOlSywey^3eu?;<naaTNro7i$b<>Pc*-PC%t30NqCa|xZ
z^!S9t5<XRqfHaL_i>e(}j~;HdUSIL|)XK}RvtN4~PhY=wU0b3A3*+J~Ve4H3Pgt(M
z{`%Acg(bJ&GBr&3bZM#g)~u_W-adW$^y<~EX`3(3na9>}vO-3E<C)Lz&-rh;{Wkf$
ztoP=e_xEb|y}w&>*>}3$+IcoVg&2C;7F)mHQ=C^O#xSq$+01ig&wK5Qwma6`eH|~}
zHo3Q#_xk5eI_gsvUW}Z?q1d9T_4L!DLruxIy-s<HhxHgvOFinD)KjRl``U`|V#(G(
zvlpq_*>AdH!*ygdvNrwu!@bO&rQzkwnXPxL+h^<h9g}srQyG;sXZJjPjzSLMm?Lb}
zv!mB)d}82GoGmS#xc#w|>E7z~E3R_=*4wPN_P{YKsf0Pv)0R$QOJ<ua7%*vRq?U13
zMc$O4OI0sZ9zM&KIjy}lZT0K9B|>4VRhNe`A7j|CdGE|4ok5jCeliRU5m9mX>av!`
zXx;q$*|@maL3X8cNYFE*(-$QUOFZ7@%fZTUXolg6-p<XP4stA06RM8g-Ftf0Y^R5I
zpWc|q)qFg9DnKuSb=uRn-`XA|-TPkmA^fivsP&ilBmGRG?heNG5)XgL$D&Iouyx;w
z)bqdDGbMPIwKwO|yBWEYmg={CoSAW{)NS&ftYYiNott;ObousTX`s4a|MP2(c1N>W
z89p2@Y`oH!@Vaf~O2=9A{h!v~y|bw0)#TM){r%U{zFp^UtIP_tcKqMkS(A}kx-+Eu
z^`}Q~Gr4zprOrBkUf9P<^JQx5S{-JFUIED!Mv4q9PkREGS_A?zc%0&2@}ye!o$B2r
z7IxCdc#~Mtx}`dTpN*Hs=ErQ(Y}9D}U-R&c%jv~yZ#mulIkUNUwdUW&y`ia}X1(5O
z!`Qi}GH>CF&26t`^s2U<H4plEwL5*^y`zl2?={TsZ`}Rv<Ijyxyd-5@&2^^c9Ncw`
z$E?^jhJA}sVbYh0Goxf~n|c1S^b|3=7PIOvOXf%CXCezsI@mV9d$RJ|kEMlfIkS1(
z=4b!3e_LrT7qugBb@kF)UZ2leR8<sLB+ZGv<99&fgM}3j1IN<|v!~zGW_TcC!RR+p
zAmEebk!fdF2S0UnyRSVX+kqo%ZbW6Z{nE*EZt<)>css{Xda3s9!&i@o%`4AIc+zq@
zuzCNLisa2T&(~Fayz^qR7;C%YVuh)RJsNi(iX56F!E4H%wtD?@p2Ims`@UarTO!~f
zxoOIp&^`5<5o@2shHu(;jN|6rU!KRl8=LVm1RpF8KG?hMdp_fW+dr2YFJ9+TRB0-4
zCR}}bRq(NvrpQwQxoK*bTP8&0z86X`PBO_8&N2$^JXJa4l#ij?_q}gt?Rk{jXWe@8
zSmVam-9qbs6iwngpA-M**Uegy#sjbatvBb5**xjPoeQUazn}3xwcEI^yCL1~>ywT9
z>lIIgTwd0AaLUE$OMR?^e=?j>5IDi3#8kTGZvO77XW#zTt!8OaX(@2?t9f(!_W5-$
zT@2mwYQJZ@9NhU~=JNS}Z>Ki~E#g%T(6HYAZ})a_!yDD_Mf+<Wz1+Ddbm5ZoGq<%a
zXJ%Nz;iOW?qt=sFy1(q`oRe?e_gCe;>X(0YGv|ONSK00McO_D;o4QpP@18sPX5X>U
z_tk5!>a0B~e!TVJ+4(i)%TCrbUUvNQWBs4pz0*^qxX&)~6kIxQ{iHh!0%t6r!RKwZ
zTeP&#ZMUmd;0p#dwixqb1vVwU-o$?A+2QZ`+qSRoXHVb0@9O*fExwCGvd>8MXXZVS
zj$pCcrlC3Wq;T4e({1y6gI^kL(EMeVvhw071y$B|j{fx58CP>mYtpy=shoYh&`Kgt
zeznTy2UE)5@7}Hb;ml0qV-s3uo?cyS@72TnO8?m7^F{3jY>`Y3CoPz?(xT!7R$E-3
z#IV?bbE9BJ)|~t`Un@$b4n*!1Is5MZ_x*Lx-rMSF9CX?!Cd}xjxHO&XO~V<TXN6j;
zj;wR*T42~y-59>j<?ctdmD`$MJ)B~jBfy(C&*JNWbi2tptkc87&)fWSRao%nWpw?+
z=hAVLg@3)^K0njX+*piZ&B=$$<$raRzn%KIn44jx$*!!6H-1!i?G=9hXwg|g4~<}_
zA1+C00m@x7or~6fxY0GIHt93(c3p|tdta)*xBGc<eN2qJ%-)=BcW1}ESlM}T<q;1?
z*TaI$j+$Ll9sjf@&t>*r8uR#F?b+{o_cm`b6IxfBa4(o`{x%O;-$`CpeJOKN*$fMc
z+`ei&>G^m-wXbxa@xR&b=k89`y<4%tWP8A__xqH$=lPaaJ@1d%F1~Zxf!|XDo}YTA
z^LW95jON>%ThyBuncL3GD~ev>!^bx9z4iCMFQ&GaPvvP02+mJ@&wk(d`=xH_{{{a)
zzg})GSFz^9HTm5<40T^*?dy_tjAt(1@@?B2k%a0g^}jxDR@AuNS*|<vUfttTzRqY@
zc?KP~`yVg=R}%iFF8}Y@(z9pX_SSvx-TiJy-E|G$wucoPt!{HTNLyU>xBuBHd_3H0
zcS~eW2;1}Brjb`1a-(EUe0C1D?NncXR!=BSF=Tzv8;;mjpOX^SmtPk%J2y3*>s^lP
zox-i=!J0E(7A@ZS`UKA`-Mg}OrLRsJs#zWWc(Z;*T(NZ1=I2|(|KESJw{pfZ_ek?!
zyH~%udGGJr+NxdE-)fDFZ!$AFIZddYEXyML__?Y(tD|eD+`~DG>$*O?Ji6Rn@XF^-
zmkFv}3M?GmjSf!VQqm^fTwY!EzV7<-+HI?LotJ-q+jg!Zr@#+A)?en=O|RcR9~|oc
zw)Fb?cfZ#?otRNsDH&aEm0anq?y_Y`iTde9t;X)Z&2vMaF1*OhF3o*DTmQ^7?J$ww
zWie%;c`0Ac?A@NaQf{Mfm*|{nzSfqRdz-RFBiW>vzW%DJ)n0eW-fGX|TjFfGg}<)6
z{PiVpRml8Z`Lpwbxe^XPE%V*2x3crqv4v;3Z>e<}E(=?B>8bzSIc7@Jcm9;WDP&!D
z&oM=;Z|?5@pC_}g|Jps9ZQGl7|GzbF-g+|XWy)P$w&-o&y~9_|;eIf?zV<h>`*Z)A
z>SfAD0<?>j|H_v~e74Wq`)OC~ZNA>nZ#{7v)2GBt)!i-~ytQPV?9CHPj=8Kf@H&!N
ze{W*r>!!73xr=(Y7N*_yG#3A5n8X;UIju!tuFA!kf|J->4yH8Dz4pHLt^L1K^Y^cK
z|G*{l{;}@w{aY9JX~(i!)fRa&)c)Oht+R6ZgWfsPk{a_nl$BL}HeI-&c5&{?r)yj1
znmyLI#_;E#lga%z@|t~bB!VojZ+R5_-S6Mg|9>@|<C-UXZM5k;CM*!)-!pyBlcVv!
zZ(WZ{{IRjWu4L-rUkBLjF6?Fh@YMeAr{g`P|M#Xp6MMb*v9lLva`$q7nctKDS3c>#
z|JUle<+8;mtGbKrcBej!JQt-?Y+~KJk8939@8$hxYCc|Dzs>1#;=bPx^JQn-{#qs-
z_rEKA|EGVu<qc*=>#kn;GP!`EVXf)0lE1n(nHh6S_4N#{MQwBHDCNr*?GG1q>d^6i
zY@sJM^|8fSw_py#O^G{h%Vo|wQn=+5uVr8Hqa(KGE8i90`{KR-zIn*68_WMy9zU16
zzUJ!dydOW!Lr?Gg-S0Qs|HC?6|J$1^qqEMtRT^5cZOpklDIwt2hPe`X4q7*6bj_{*
z`jFqgNKa1ger)K|mn&zM{gKGquuq#$&ZZ*a|GvZR{dfL9aNd5W=ydVC&oT_&-lxrL
zza%eBQtWy(eb0}h{sMnztql)M|8;Ki#RDz|v6ox-h_qQt-nIU|wKJjc{DpsWZkIpa
znr|IzZM?OnX2Fg98;ckmj@~y|px)ed%5tA_&z6-Zbaa+aj7)o#qt)Ud@iBu>|CZ&Q
z_#5Xlu3EiJ$b7PVUH!wu-toJ)PF%{?{yblj^NmO5^Ju;QOBZimuHCvZ?bL6xm=qm9
zy_&~Ac5eP_{P5e`gZeT5!n*(XtbXjd{BGro1IL;dTr0X^b9=}B+>_rsX9jyuIFW6=
zqTK%dsm9Cvva&i$61;c9)&lU)u`1nm(I)!UWOe^}cQ#j-?~JMY_Vv2Ho*tLx>7_{z
zs;|9R?B2Jl@3GanoyC`Tm%Y`Rep)=fX5-cvjVGTSC#anK@})$gY{pFqZUxUt`}SqU
z*WZsVzi(<`QE}Gve8RKr^|i~)Zk{>w=G)ub`ujh5o&PM=d#st?CSdh-@1uvdUXL|@
zQK?_`vD^NKx%`@Mp}Utit2{aA+`jGo9YYg~H*0t<6&qic|9#_lQ;pt-=9w=epK4q$
zKd!E3^?CB9N2zm;sQZO|@AbNVcWdc$HN_SowM;hQ#cO0Lzi+(aGH03D#Y4j4Z*Og{
zza2L7bK=&QE^CvIKiglL&v<It8}6-h|FWk~6K|f({B+Z*FHgU{Z#p|?#m$ISu5+ht
z;5p5-V#;bKj_cp0&Z-IeB+c%PdU=Gi{<&YM*0b+<ccVBh_)hYMY(2G-w}0M&Co_|@
z7na?!FrFzd^-;~Nr$0}w=Idt06*2R_)H3Y3lCf>t;}xdQCq1`%ti-NpdDSJx>r$85
z-#4zFSrbn>8E!A%zP*xp=ZTWCr+t5~$Cj|RC!GDbaq{x_`*&}uuJ%8iDEm6%`1dyX
zM853ol@Vnj>RWSHb3d8V$}~aZt!Mge7t7SmS59&jEm(Zk=hio6p)e*6<JC(xALlfB
zX8f6ZrJ-|W`GL=`wyp@`WDxoM(`li~Nv2KHUL+?nCuEBWUDnZ%((Ut_xId-f^_3?N
z-EVC@>>ame^4`CT5C6P#Opw24r^Z@Wr7K(JsGc?HjEPj(p^~&sDrHUR5f;JCy*J&?
zXf|Ikz2B&?V_tKMQ!;~Gc~iE&G}{8*eO0$Vy84M++*$ltm|2*Cjs4T?*H?cok$r9A
zyLS1L8`l~&t}@ibXP#A`HvL_kMX{c2fcCv^8AY?{Eh>^c->aFf-FSTY<jkcTGJD+3
zl4G~0d6!l{+3v4XcR0!<$;$5k1%tP%^CUPIt7>{0i{09sKD|%h+%K!0>Ez0jSr>~U
zk9kgtx?***X2uzgb^0xz6Q`8~F&&O-5!3bM(RjrfH%Woh#e>Ii@#JHtAMROfvH4JN
zq;}se*|P^iyvs~d#rC;Od-=3Lv+MBDR@SAv{)lsM7{|Uo<6S;^QWt~!LBSI|Y16ZE
za%Z$L6!CdC&Ut?<Qbz6JnL9b^=VqLo-Z9fU@cElhFSFzluS{YI|CCgH>l9OJ^18(>
z85WnWdQMTvw4Eh;_T&|(OQMgb`^x-3wlRW($sr+o^3P>jY?0Q1K@}{_)4Z1TURe7i
z<iW4TQ$od$_N_b>yj@d~{d05e)2^!<W_CWCRerbf*_W6d?Yc#MzCshZpWO~Vd{npX
zX1G!Sg9A%iL!?0Jr@&<_Y&nuD4;m`ou3mR}osW6YJR9@sclLg-%EELlG<N*ErdZ;d
z=(bEZ^R-4&@<ExiroX=TPg~7@FoMCUt4#Z$&*p78H&gkhZdmXtLGHjMr|QCucjreq
zi!8f#_VPpPbMN+7bqDj5#cxdg*|&1zM=s5onZjzN{y)6}&b|EAKjB(<PNY@V{m<Wh
z>ry9tNfHRS_E0BPHSnBx<Sv%XtglhM*{7G?ZF$~Zm(9p=O1${cRI#3foZDpyx7Qge
zOb(cEc-!Rdg=OzTyro6BD;cKfYvjgUKf8r(^Erivvf16DS|OR28&3<`NH60!aMNVt
z@;@be3$A^7_;V-guD{Z=*VppNtj|AwaCwdlvvrJ&@@w^A?$5^Gb@Xmc^54gOUNw2g
z%?F*$;qTWyJGWIh+xM74!1d1Q+m<X5nL9x=J@eYu?!u)4E^Ae~7faYa=9uQvyl;Bc
z!(B>#!4sD%dB0wpmegY?qaL~PK&zAEQ|`#ssqz&cHXrv>SZ9zuNlQEY{+HSN%fA}W
zE8G^UU3u_${pZ{_&qWQLgRcEK@caLkPj8;@`<c7n?oG0tqeGgr;*L*UYvuR<UGw_q
z%6C62i&Z2~d&^31yUj9Zp4DgF#BFaSWMsdYixu3xdOQE$ALq%NOBGk#3h(7zI&E3{
zEibP7<voVCZvCu!zOK6ePwCq`r{k)oPA~q&wW{8~e#zUK6Z@LWtTjcM!abRTf;d!V
z+^hPc@{Vr)8nDbt-omTnu)F`181B6<yYBu?PG0K!IJG18*s{4Mv$9<s^)6(dEqpRl
zb#tjhX7<vC*VRXZRAW!A+3I%N<l@s+o2#=kgST$K@znPH0YCMeqs`1q)3krRGWR=i
zp!S&Yb}^X{+nL%=cFR58U-|pV+5c7lLuACfm%1Eh@e%13UBA30eP(&yiL>n&4;(n~
zadWy=q0F*fQae)D8%#L;os}hFSMqzi!e1{sR|aj|QNMcs>qWBjf4+IN?9`0e+#Vd7
z8aZ3r%J>2&FgrL|^?3(*9QM+jeB-ctpC8Y&V`|%EcYKOuU$?_=MjgWftC>IE%$)4r
zZ)2mSaq-!Si^=V6+n*dO&$Ta+)RS@*E8fuRQI@s5zwWJeP?wIce8mID<tBUXYE~x;
zFI_!9>dMVy2^|j|e=w{uocI1j5F>;7S0}ymg-R_-i%j}zpRQ;;n6@}9`^xIS(oJ)3
zm+eZvt-tS#*|}AXcAwZ8kGP+=Df-cv6sMyT{O`at=k+V<e;qELuAR5(iNIy?{9VVz
z_*O6azqR_^4bdF&AOlIZeRZFi%WK}9n8w?>)c9=A=H2;~KVE;IC+ZX;EZzEY=9aA%
z`(Nx(o?Erb==G+QwCmGVb>IECv{IS>+|rMa^#7l^obA1}?aVpf^EMxLF5Q;LTfKOD
z{kId>|NlL)?60!=^7AY^_w;T|zFd&J?4{;L3&}98ygh4X-MKdBscW29VvniA@~NDR
z`T^dNR}6Erzx=Ly9ehsjUftJeA+2Z2tk-wN|9LWf-n#WZ6VJ|BQUA&|KI)tF+O*TW
z%()hRH<|za^tTURf3<1arw2=J&9mFZ^Pv3R2lnvz+R~E(9Bg0S{+74=bmC*xlxcfE
z9;`8Bw*Md6pQ!%B_L1rO%Cpw>-@k7v`yD)g*Ux{y-`f{FIPmDvqvQ7fI#n(^bzI-~
zZfn2f>h)1~E%t2`y*6E3{FwRo+}l?7vbN{#`&oQ`-!7XCyX_53=WWeATxDm;YQ)LL
z_Q1m8_kq~?f1Q$d3WlCu+JEQE#9Kvcujc)ae_vI8gVXk9xL5OXzd0-u1vaHW|H_<|
zxUl^E`U#h$nnjIXvwMCx&iTb6ZR)z`-@bmmnzhw{XZrMM(QDHtEpyqjWy=(Ok(LQN
zW6phVR`Ffr*WMvfb9d|Yx+lwKKNDL%@9UiOzc=Uqy($0i;P1FklcwMKHZ@u+wLWd%
z-_~gPo$p@VIoB<^`ReDesVvLq99<)$)z3NY>QCkF_&>i^wjLFWzUY}`UR=D>=Ama)
z?Y@t^`G0!L_b?y${qOkvQp+{|HIE+8^;^!o=fThO^JmPcXxg#9=9+f?|2OGuY!w@q
zolaF{`83a<?RnZJ>%E8Hn(V6ilesh@;roSobD3vv@zwOs{=7MOt>ks#%%t0yDQmy&
zjWP6JI_dH6Cfl3aI%d4qwSBX4Zf*3j-+UaCoHRJo?|;~*V_j5!-)GXN!>1#!+J7?1
zFW6vJRPblPVy#XwhJBUaZu8IIUHmEMwuFkN`QxPzFI`x-Ffd$euBPUko7euF{PpIq
zX`d2vc!t}g8)6sP{B2$z_&hy*R{Z}%YniLRz1yF0|4L_DYW4HE<&y-&-`?L}`1n|_
zv^mp;V-btr?|S{t`u(r6X{kZ0gw_3X?pRcPc;KjcHF$nes5Z~qi|&0gmX(iEgpSAl
z54$Fjo4fa7OjOLQ`SbU`-&g(X*Y9n4H?53}ie6keT3GV?^8AlqO#D7Meps7-H*o#+
z$rk&5->cT&`({(nN|jcNk`E7<`Ryj0f4=tOv0F}d_v7EPJG2~Ky7cDEnd|GmY8Mw5
z*Z%$cTuuG>vEx>6C+O<!eX}XQ_AR$1w}0oGJ5LU8udn^@TJ8N*G5@fH%5IYb7d(`N
z%Oy4xavdmfiqx4D+;B2sD@RTJzWot8MY9e>w7uYZ&|S>E_M|cE;Y~M|v$g-4{q?}d
zM;cz%hCQWAUX@s_dv3W-y|tjWe~H&7m3K#$zu#G0^Es@%=8p7T1|_pwTMn0`<t2W)
za_5O<Jjc>2cka{_yov~ws!uv|+n~+l;#-sGb?O%%oxHq!)z@7`A=6y@R?oP(<@UC#
zn=<ckT03zaKYdeYtHQ&dN*@>vJ|FsYsNnvFpmnC#j?CnY{u-70d!DU--ibBIvi2Jn
z$iFOJyWgtl&9lqTZ|Qg&6?nWkzqR<(-GDnx4wE9irkI&3l`c8^*>m~4vwI3Es*|=h
z>{)xR??ck;CoLg&LOjZ+vZ;0+-BG+M_<roIeToHJW?J8yv-+b2bBgpd<=n-+jz2H`
z3*;_5t~__;k#D^#0?g-`Zdte{$UVZbWYg4hu4|10EtVQPZgSu|VHn{0QmaYDvteUq
z%I0Oh%ClJyX->KmenMPEl%sBisD4_6$ualzkeTVdJ=Y#bttfO~EOs#<P-Ffk!~3!y
zKCcUq%{|wq>)tg<i7EZe-*uCtE}vR-W5!Jtn>ouKzl%7e^JeGX#@WJ}3g5rxpVpju
z>(Zy1-=~k6Y));DZkx=v_{oLi^Xo#>X36h=ud90fTjiXL87;ZTb~5N_s&<)dHQK}z
zejr?@VbS50t}8kl-r1H_9^I(OWW?>Cq_X{JftcIE=RbDsmFKB2?z=6vYVND2Wm$(>
zmUK5Iot|Q7b8wdC84rQqLa~RPT|bCcGffkeP7#}wFoVZgK;|IRi5<^#Z71BhwnZ^L
z*qP^w5SPgDHlD?=7oRYan84zCLPuu-2cKa_QnO3&!MC%Xe$BDtb&k&P4l0OSc;QjD
z{_kSZo|<RZ?f3mWQgi9dIo=;pC!3seX6nXdC%0{UV<FViq7l#}q}!0=`ejPriCm3W
z5$>NA8<J*ty7Eo%yeN6feA?o5igPE4xL9fJ%1I1*99?a*sZZNUv3INV%~@x*b;LC8
zS)$aqRN<LH0fUH4X0WrDMWEPPo-Z9c6K*bB7VvG7f%n|cVn3K-E=-%Mkh|C`Ap3|=
zf}28TM~l)zmrEWUD-<*ZQ#zJtAGmN!Y^yKlN&$wfnX)IegC=b?%*?;8X#0{=Df#e~
zrU}X$L;};CbGPq*abV&6`mB;qmtSuDK7aPc;_hW3Q}g^5=xn!t>lMzc$oqcp>(xfv
zj#h<z3i<FRTh=sXQ~sP?#i!<ba_fDKt?HGzofE(q<7s#EjLZA@Ii~!!D`cm0G5wzZ
zHRclkp>y&(m7n&BF7!+~C+e~~v;A1gLWjTY>rCJAwJL7dXp;M7<%-JRox&@0qmCc^
zu|r1U_Uotf^{*&QWLL<wt9f#+zU*ntjSZ~~*PJ*Mo?3j<ul#8*5&7eVa&dQ{?X_7h
zaa~N#QOo%2U&=4vS9)L1@Ke|Px~;p*4;S4Do8s2CJ>X~X|4*IP@;jpWL*qZ}ntyMO
zyo7$<i%IeEyB<r=|8vJa+UxZCii5A)zvpTD3M`y<WV^o1{@3#VHr>rqU-mehU9X7W
zb72>|+jf~-ySHDmfAKkH%`&TtzyCjDzW2sb`^Nd_lb*UNy|ONN`8w_+SNN$bNzohs
zOj<j2mHxe-`|7Rif=#B)4t!>j^f@8#`ng`&^Lz7GS=z_vn_Kg3C|n^E`sB!i1WUi=
z=dbq3&DWgL<Y%|N^zwyo6O*oV$o+Vx+~}~z*U9AMqL?qAXUb`@<<)22e)ezQ!KRl-
zxSv0J|L2!%;fs73i2{~G8e5$t4i*IKe`r#$kB;^W_1nR^uKjG-a{K4MdUO|0J=l2Y
z*u+P7oFp3k&X`FH%(a;6UA*q`yPJD=?iUjH(0W_WlQ-nt#&t@HOy{>orJp_5z3$GU
zp3JR6##RQVx7TQ0k-m7xN%`dx*|Y|(tA~z?`+k{zXOi+cpKFs`?*BaS<dReJ<$#kP
z=d>Q#V)J#2_cn{Q8CRA>MJu+>E><_TGQC~%;E7J^vtP}R|9Z*Xxi)=?+Nm=o%9R@?
zp3^faG1g*#cmICH-3tK^=k2em&ivTtcbCZ`ctYnh+30O=c06jmIceic%Rfu`f6m!C
zF?5oT)hgS}ZT&fWQ}Q#vGyJUEW|9`{(w^^oeqLP9Tz9$3CrVo{yo)g1w9shd`VGIk
z5|Spr(w`u5rmiB-=+Ccsxu4$-GgnSbttrxzy=CW?EFNF<Gk6YDilTbE-qyJ<zBqsP
za{60;cLw*7w&{Bg%Dy@;=6|;SVZ86`Sn<sT+hXfte|Eh-koInJed)J5Q*=VU+kQ{K
zazSqSdaXTEbZ;)P`K~{I-}`L&Q=+B!7p#i=^y%aC{i-jQ?El_Yf5xgXRqu@OtQ_V^
zO_7yZ8_)Y2zq@Yr;mDc^#>R=FH#?qh-m10yRS=U+%39wyla_DNknZ7a*y-Tu`ZR2n
zLrlr@TZNVdxyLM>vMP7Jxc2&F%YuDPSsX!=Y&6B5TmRg1ndfrTaw$)#Ti-UUG5E|~
z_wZ7WqRrE<;xg{@u6(|BOXF?EV)aeEd2{alT+hFB<w=v@^Ek3s8irXNO1ZYaVx7=i
zm-gJ)cb|>U1}YcYzO<OMTb<Fx$~5YB(f;=yQR`F-?|jZt<z!AhU+6k3%CGnF$ueVM
z%bA};)vj9qdn>-XZN5KWe&y@+|L@-aw>Gu<@7MGHuBh98T%BKeI{yDxcAM)zug3qJ
zYX57oebpI_{oniS_db7^uWS1HYuKdo)4Tmt<FZ2To)ot&e-f%MxvtMGZJ*$^wahD=
z>a|y~Pwh-@|Lb4(>qYGMjBlrYHa>iOIlZ|n*Zp(d0yp!%Sr*=hcWm46<M;mm?`F2L
zUN7Bxt@!ij|Igp==VlP(_@eS-&Dz=KdmnGFkM^9oEOXk@)})Wl@_%k0f1Fo$Nny!_
zncJ>uJT=%Haw((uaqs&%b7uXz^W09o#iICE$;Jp3MXN*!7RPBX6+SH1IJe0pUSq@7
z%vn!A@BDc)c>l-Q`M0;`pRd06{oefF`Q|2BTQ6SJmH)B2-lDRiY>k!3Rk32FoBQ4W
zf8sq~;`M!7n$*=x$JT_IFOm#tk&#$?c2)ns(`T03o3|!}N8e&OtC7j`<$2uyOW}VX
z&8~atIc0U+`uDfCuD+IG@c6#{@0rZvu_X^KEL^%YRq4*BpXcpA&&r->@$0zV|MT+k
zKO$DR*ey6Z<9BUVX+-3=j?+xh?JdfmQqAR0_~rC;@0;0r)B46X9@F5us;T^6zg7nQ
zJv;MgYVRhM(-#;RSsN2i`pfDtZF@8AR%E-N;G?B2?`+muOTLmdws^>IRq^mhsaKbZ
zZK%JW-`2O=qpw`K;1ic+^USt6$$K6*pZFa^-ETUsU!#7nTRP45p5y6BA6f+#^xVB+
zlm2AYcANKauig6p_5a-~o$q=dFEKHwxE=ofRORB|-`?Lg*=YHpmZ9!JdZbzDyO_m+
z^*>G=Zgy^tdhMrvYftLs2L~>^c+vLo;l!6OH8rn3Jlt+Q*KhB|f+?4;hrg7UkdczH
zss8q6W$^Nt^U2xVt$+6I{k?S3+pymsE-H)5TW#5}!NS0x;P>169+yq#pI;uit^EDH
zySvL|t?O*WpX~edRR8_$?d2II&LZw%(L#qLCcDfHTfKG5hKTjo+u7PT>CCk${??_v
zE@S)c^}lCc=jY?qom2Vb$XWTdS2|8)vN_t#fB*T{oQaONqga-ow#nZTIQeYZjHln<
zYEAd@n(QYOw9?E|YI||q0m<|J=lJ_`l-IL(T#kr~n`b;Fl%1<?tJLl*dD|~r1o~XC
z;uStPCphj#*0Vn`3q!hY=jzX&?sfLuoX@rPE8UOQ9K3Be>$U-ls#T)LX5Mw>0);l_
zZ@=?z+PaXh`QNJPr>&*kr4Ac)Jzlu7WwS}1>8q_zy>3r>?aQ|CxuvtIv*X3vR)?Zq
z@3a(lZ?otM&a?=BQQp?>x{$-jQ(~1*gUoHe6UB?p)oiM+`CdH#e~MaD>6*vt685)b
z!i>+}tNOk7xV5L_k4Y=|pZk@~a!yKq5UzOVvNv}O$8p)`1!1eao`)Ef&Ww*Sy0d(b
z_2NJ47EFn<eX(O@oYgeFH(!6Hl}0H<ZF$L<Uc7ndoTt-Ysmbu^&GT7&v!rgicI_#Z
z2Orj*yYi{+;iV?GrT+D+ZMR21k)3Gtecffd*{XUO<?D7Sa<FVnYmYn@=BcP6;gD3C
za%q}h(qz*ud7EE~TW!(s{C-eHD$q6lgpKO8Z9<y^1YVU)dwZtWb`G1XqVjF6iF4l_
zxm|qK_vfXZPoGMPi#iI09o}_d(pjg;yxLC%uddNp<>-In<c}{idJ?4#Uw0-fxn~re
z5uALnrh3VSi&y!qbnj+G{l5LXY){E&iw5@P`E?KOxO4HfbFvldFf87g?9%R8eExRG
zbrl1zz)uGmjAIzjUg&Z76f>Jk?h_yX(~8>%xMQAjH!0g5w@sOO^W4U@8*@u1y?pv%
zqT8mDHGb<Hk|r36%Bm@B{h$)<9m{pn=t~#tB9@qg3^NjD265*;@L-wb?A!E!OGh=N
z#KKdc;)Mj4iZ)}~5w?}8jvrKhGv)GzA1Hfi*4T8I<w#o+bG(yK_OcrcJgN`8`*>4(
zUaQsBJwEZ7!NgD3@82)=1z%@6v@UqmRq{3>%{^sipi7&En%CB|($X56c=m2eE{xI?
zywt?KKqBp0g!=Oxx9kpmsEJJ6rof-Dfb$&B?{!~RAAFYneq!I7Guw4G$DiD|&FY*7
zCsWks-lgp6C2O8XOA2!BE8%%Qv-WUr%=x)u%$Fh<Zybp@oq4Y?Jk#{qoQ+yrkBM$p
z@Se~h^kmJiTMX%E&z#o`I-)IipV#34$7Zo9LX0mMPWXg!_V3)eNOrDN^cI~?D=&r>
zZ8L+mJXo2K{PdN5#mdRWGjo5xE1$dXx%AFS8lf2*J0E{e`)!wBc8kSw>kXsX>>SU7
z7FJdT@4Nf(q1MMBGojSP%Wh8(i2d3!A@j`BzV%CZR;NFj5!+fb@7cMuXfx4Sg)uLM
zgO``Y^NDT>Jn>WL>T3=DOLv&8yTqhd^u=t8S<hX+FyHw~r^RK3!}Hv~PE%D4`MBxh
zMqA<8WuB9am+!Ov`QbVHs<kFtHblgj>~#2{w=L$M_0o;m3_k5Am-o%>EIAfZkg^~$
zbJ?DZAE(~)KWsSv^oo;=@$t7l@u7ET7^xfN-hKJvhtG|Bfj3`qU+kE)Z;r{fxi6Ni
z^*!cyRQ`nLZ7*TBWoQ0mY}_TXHR$y0ClQloN~W?zdRp9k^`-J)gL+VyrE22iD;W*H
zniR}LvWgc)>Ra6FHs_Bu5@DDTpS9<!ZG8UmC}VDpK5@?zTOuNwo=1NA+?f33P|)d{
z3QP|JWE%wn)eCK(r%cL|k&c-+TYKle@c!T2_mcJ|%U;!bdTQ#UJBNeCbEV@_{1!z$
z*tW@_NO9taV+V8n_owU$I=MA^qVSFhn-*K1*m>4~musHZvuDqu`R~>~`|-r-WZ)f7
zrf^lyLuUf#@c8!VY<;|KO4#krIR<RpXF1xsE9c+bG(|S|Z&6<2zL!7FIcP@Ah`JGS
zu6$ZFkI(N@pXVrS{yFD-RJqm52W|Uy9&IZP*%-w$J<WUPolj0{qgHJ@l(Jz`zD~R2
zJztycFDq;7rk&C4mnu(O7^=Z~C{$f&ck%Hyw>i4{CSBK_t$q6I&9k$@#iuuZo8#H>
zv}{lPmiMCmvn$>fmouHXbvn5I_x)$`Gt*Ab<<!4qV=nvtZed`p*`0uQ*2S-G&t{L^
zp1i2VR%*TK+?8B={t2<aEwh%%%9RWJxv%K;yWR3<eBbmu{?V{qptR(+{`u_n%YJEJ
zUA3|E(;dHk>u+Y{=H8uld5v{h%7xka*`^zwHqLsn`rFQrHVw)zKeX{m%UM>H+@CkM
z{oJ2yiI0=sGjCaVz<YC`XW;(^i+dYRFS=mAtF|idS(oCRxwB?xrZroCn}6z8lfraU
zHQC(Qckaf!GIXL=$jaZ@ntomXPiuf&!_k?~s_WiPe)U5}K-^_vM2VPGq2H;W{}_6_
zmdP&C<aQ5OH&Mjq;7Z@du!E(dylHBjzRJtjY@E%R=XY<PKp3-qM-<B|hcK?424}ih
zm%r$E8g=Ovx5omhZ1b%lUwMjUvX-v6e1_x2fgcmPJOq|3iU0Rm{AaVO<PNR(sl9zt
zTH4`dk!5)<A8S6pumAka&%4@AS8wU5h~!AGz*QAG5525xg7qg&U%kW4IOuRgQHuJd
zoerFym%kQhJYVf#IceGR#qS<E^lZ_xJwLfmJ4SKS5f0aDPCuPk?&;UP*t)dw5Wf=Z
zT+8BTkGl0UTN9Ut?0M9so&WQZIHSPD`kJq+!{aKCCcFLId%x~|`u?KLU+yNQ?g-2N
zc|vrJ&hE(%R?0q}`g*=y#nq!vek_T;b}aAs*77^^Yu_19o_twWlmCiPNSnLzrtY`K
z&CZo4a_Y*~-OZTFy;L_@Sik<KcGTPxg?DvMKYRA9?tkq2q&A_ZjxhbHzvULT+}Klj
z+4|l`zLg<D$0MhSbuHch^8ovjKZ4ujekeX-;`8=M?A`nESoyoVyYn+M3y+_RRriyT
zmy?r|k;pKS`uv$&+N@`eRqd~7(Rn{Vt=)d^?Ag}2eT%QWcyTOA?s%VU_2>0}PrW#D
z>}_?K?UxJA-|zjsaD89V@)KU$WG$^^wO08(-{<_hoy}bQ{*Oakv(^>JhOT;jqULkn
z@1yxTGWNmSi)!}8^0xiDwQF0*Y`ItbaX%M@|9PeV|JG#fTkrRLKDPhw1NQ0Cy&o@L
z%!>c|k6r%M?|-V(<BDFd-Cn1E@&Av>^@ZM_wd*|R&G9npt;)RJ^Yvue=^IhAKD(R^
z_7c+E)YhJUJL>bvkCVhyR2fgq&En<#{e8!|1<qU+a~G|+u<^#43I4tt=eBJvNjVZf
z!~e$QfJHVh%8b%fr8wDL4Q=PfPV2BZx6J2}ugI;&9^NTVo=V0OR(@@4YCe{fmTVlb
zswL6=B+ojJUpC4Dh9U}$%uAWg<35*#?_{u=d(J(t>ix^h?w+hqFP*s5v^H!t!y}DT
zo7Tjv{IRe6(T~o92M-$XsH+{z{_3{)qQR{#x7T{>?Obx1^Z9deucepn+=<zGE4^pi
zH7-T3rI#K(TJ*efXU)Eg84<~!e%dsI?Vfx7Y3zApH+4^;ZO)pmJA(p)^mKJKmwI$G
z{@ZtR=g*{t0jsaxopb)oP6dIWZBf1kHODWz_4oJs&Y!I}{j}9-sjt7J>%R5wE_?sZ
zEa3N%hcoMcmFR`@7Qef5=T1PhcspC7^QWWCZ(r8fZP&fQ;d}X#-kI~gU-_?Qm)b9=
zx%d8vuYyWu2y89D!krJEpRn-SeYR@G(q$1kRh8z3fpfMRc}~=BR*;aD;{4Ut`h26A
zfLBFhX8V&}he|iMx^g@+;XFSlB|CN5t+Q3S`g5{8xsS|Uap79)8L^O^mX+H~%-p<=
z1}aa?Xw%htCU)#IkJXJ5hm7sfZ~ZJ}xFa=mrv)pzW^Q6!{5F9xp+x9u)fyE?rR3Q&
zJ94#_a@L&x{Cm%#KQA{g5)E}XTOxebcYWo|fY-*it*(9i`_O&%VJ3sUGJmfzpT2z2
zCu6OCh+~DJ`1#h05eKIluy6}W={Yn7b2{HKoWta@!PeYq0*|K0#jdh#Pp@ncoWrnS
zUY4K)lM9a`W7~swUz==wW!J<_H(ndv%p_cw=)Q5+-WPqMMXupHH@z0Wx-EEaWZv>!
z)0Xs`e4V@X=8-F`E=>Mk_9=-5IS6>RrJOPpQIJrXP{KQD*FhcU2`?^LFf^Mwb4R@U
zdHap#ev3`~4k~O1!)`2dShb+j#iy2Y^OGw@R;yq0ZQ_5o>&GhDsZ*<-PX26uzwq1Q
zTTz|`EJn94dmQR23;NFdsPLQ%uQS8ECk}^#-+1nrB&xVIf$clj?Z3RIXYjH9sQHy`
zt-99cl~hXU|4nzQPiQk9={h9B&={8xRe6c~TCbnB=7Q&0zpdFF&CjfooAxxWvRrhh
z#{C`1$GgLv&)Hhk-mcz1qm9#WIwyltnrDd7wBFuW*9HdR#U~j87<(F6880L-#3uV6
zUej>Es9{~#<*Y=;h-7BRYm@&KY}{13VaLWtQ)`vHZg+Z`cFdXM9kfL)yZF0*+hyJ4
zH8IIi>veY5*gb988STC4bxjfL+I7)MP3{x4Mcoq8ZiuqWFiu<+_pdsamu**Ez=0R0
z?_L!%un1kVQqWeAnEA9NQMGZ!j@%cL`~S+Um-(`2#+x(S?>npSi)q-}wtR_K5f`f_
zYg_taon}ohu?6cim6&-ZuB&N1pqF^H&C$4FP4<ReVrLkx-TUh*r10q7Q>LZ_iCL}B
z;;t(;HI=%|XizchJ=LhI@A^>d^1Ug#+x|4(e&qfxVxINB9e3VkJipMLe<s(We)grD
z<28R=OyniG`BGkW-@D6q=XC;;#r$|Cof(Wxu{(`<+jiStXzFc9m1v4Ic2IF<YVzdb
z*u6~s@~LnJA(yv3wkw%bYdJkxPE7fE$?^TF#C+53>CdJ2fBj##@nX^Au%Itfw%j?*
zC)ixMRI0N@b(_ny7QqeAs|7gCE^SKS*p?#cuvZ}BRUFgtyV^Hfw@%tve)&N6{O#%I
zJG42yCM=ofm^VW*d1m9})8Fpz|M20WaPhTUCRdxP9?xX--dlL`%I<l=QEF*7b0a6H
zMkwZ7{~)HqaVYAbPSx~?iHZ?Q+Pi!i6C(|{->LCCH*xYvIO_U0wp<Bgx@2^~=ZK1t
z<1B{+1MRkiX+D=`Er^;md$nUgz=__Tkara?ZpiO_c476rjj#6{f4bq@+3)-J7XDed
zZ&HxZ64e<I0uDYK1jK!6nWpV9-@vlD`F%e}!&HWzgw2yCuxNAp7nlEFxWE)OVcG?k
zC@+RS!=|0qi*ye%%~asNDf^YnEuu_!v%}_O^FB-d^M!fuH?RM<^M1*mgs-RPrhS>Y
z|L3*k_GQoC9bA;`V|820`|2snun8x1q_4&PRrPe5q##tZ)iPmg;#n~R76Hqdq7BRj
zn^leaE_7`Xx+@l<klAB0;f#m|gIn~r3o{u{L~%Qm^1AF!NE49eW{CCg<uUS^w)<T0
z2BUp5I41QdXfr6WZBc0WQ^nJ!INQkmRH6e1(_wGnjYf-tk6+x!G(nT`K>m@wt9m94
zJvGW1Z)WlSKVDxywWyxs_q6Z(-q*gbyS{s|O5u`}wA{Dr|Grwk@4Nr~&lL~rA0IQn
zTYLWP2BVh}=U*z%7B=IbtbCeBxl>VU!Gw_RgPKeNjVrCag@h+7h)r8NfvaoHwpm+4
zw0x}g|J%0RJZ*Z{(MhS+#>VB3-~Y?o8IZB%c5M5d`{4^aHY8^J;Q#-E-+FGJJd3A{
zd*PS-|KDbsc-BAQ`dxV7abZMlZSC~9s+a9{Ulu-n`t<GX@|g0wTg&g4elJ=Zwp#ao
z!C~J0pU;)s{dmx9eA(FRq}NiRHbt9P>uw%V+3~zQ$@RyEGh#=4#1aIWBRe@7wyIuh
z+#q^dNPt0RYTCBE3!jRtJa5~7FV6qBbAIjX$=Xp8ZRhv>yZPO|V83CQhoi#NUH5mq
zwg2|+?r+;=1-JLc|NRjDZ&Tm710Ba(ij6s=r<^_&wIpZ*L-d3foQ*yS%QQ9~QoJsF
zN_E18X{E=GH8FMOeRt1~RIQHlNZqLvW7NTTI_%4<3A>F{)`p~&|9y2V$>EF3sU^wG
z@jHZOCf+q;KJov}Q~mvQ_qmTqT|6W4`Ko^XXXE+*z5YLN5IZaM)hutd{jMMP=Er|X
ze*0hiNYw8ShV{$+xDFUPMJ!yyz~U^`__M0^{XN^`{_}6`t-b9%@Bf~M4;OCb712E>
zzxV0qUSaj(fXb&&Jh<NJdE_u^-)PuvXLw@=Lx+Oo5dnrbUQ-{{>|S%`hDYtx^;5W-
zo!?!U@ap~KRvAymCSRe4RZ8=jJB;VfnQQg)!^NAMgQF*jtQP)v>;LXeOb?qfy`wys
zFYaA`Jm~#vmaq+1su$>-C^^o1vqXS_{q2#?B>fbojZ=GUrry|5oVe@hPkYmnlXX>l
z)?Tr?wz2Q{@qU~4*0;p}oL`>vqg(l<`SaOlwj`7|UfAmVm%q)IaazLRGe@KjrG_P>
zvE48d&UtTj=-#^7tPw_x1_=kv-kyyuoBB6Fjq{rAt5ZfEU&?|bJUQhqY)aGO6P~Q+
z5?2^$WwkXiMo;9i1y}0^$8&<KX3jjRvCBL&f2x?nwclL=DZ8!fk4|&coRPTOXk*LU
zb=#)R>|{An(0@Q_TkK~GPVNY9f%Osv2bnIoF;Bb6pvJDu;5<b*MORm9v+?x*bN9|(
zC$)0T%J5rOUp7trw3Pq+y+0=o-SsXEDXL6eS|@UR%P*GfxV1&qGgWghp7LmLRAIav
zTRS5>b4{pTrs>&vKeik)DV@Am!QuP)(7q=%YfNV{%5D8)aITo``RDWfQ|lF$--u9Y
zGijC#QYhdOzUp1hw`a`+`Pkdc?ce+Nz4*J{?$gWP=kJv<ar-iC^Zsp+ka%#@>DqN7
zQ&j|;S$1rXeU;W({hxuMX(4Bs?>E+i5n_qc=0w?<N1m5hd*xW?Mpb?9o-;kKJLasf
zNt>HBIm&){SoE^({~yGi3j4yM$t@7ErtG~a(~(bIDI0>8u4WOtu$1qd_3jPYIces#
zOgeM(?_8a-`>xX(0Y#T9+mkCkZ~mUMEA9EMqtRaJucyA}F^@Z*p6|E(y<?kBV%g0?
z52iy0olfW|%=zr8yph4h+*{IP4bRIS#wDw~>(^x(oVHz;v9%#qanI@a@}Ej)oyzBa
zJHX}O@N~!JXBw%qH=3w>EshSn^QbTE;WQ5`&EL({>!t0!Sc&qic`L1KS$X*0oxR)_
znY}+29lFJJIBLx`MxKjY@|%OC-i4ODcTC$Ix&6vp!43V(?lTxTm!zvG9TmuKSCMd0
ziI^g@+A(q2?Wk|nN%iw>F1(+%*Zu5&Vdtm&|IeLX^GN&n`}!Sa_nV(T;aYx}L2#z1
z-b_cIBP`A-47w~|+XSa<<q|k^L?DN;Yx0>1VmxW@jCLN9IQfk`{`a>>PP*%l+<9Yp
zY32GQDcZ6-Q=H2}>nk;q|G)V%Y3n<Or7w2-2`!JcTXp;Y4tF!f(>l$vyH7a?cFa7<
zk?d&OxaqXNVfWOUC?;V^C5EQRh7R4e6V^}TDd*%C5|kG3bmmjo-OWCc)kx82ddVxU
ztv*NIM7+~6W$COjoZ$6Fmh<2I@O=fpKP=vold`YstF_$~t3OkZ?*3Q%??j?kRzt$O
zdEE)R;T#P!a?3v)5=yvP*Y5H+*5Me#1)*z)xJuscJz12cu)}>uDi5=ng7S?`j0rO~
z9=bJKFF)&M(DZ=TG;Lj-#x*Z)TS)ZBlzh#u+qLKGBW}C7+N|qqejCUCdA7R$UZGiB
z&hEJ;SFi2bw434f)t7C%RLaX0*2riYY<_!g!CtdT+G`Kr-8MNT{26c5+aiY2?Y3gm
zZq73OZO9n)P_UXi;QLdqjjm^oD4fpL-f_D=LSTKtGcktECvwWo&TpAHJJ0-epfc}4
z9be|yOX8PS?NQ}#P~dd9*|$Y-<H@N-xAksTe)ZNb{d;_0`Zv!9Z}Y38g^t&MQh%>0
z#$C+az5hqI`Ja>W|G&Q%N`HE3`?`hqU%Ab8xT9VE{=DgO(dXhf@7>;dxA5u8$2%gY
z2?l-_P(5qJ;D2bs1WBH4IZLNRWiy=nwYMd^z%g{qrYE&mU)}wF=kw0<^>%%a&)0ps
zAOCIB^n2gF-p<?ga+%55yd4kO&VQEr`s>)n-oD3Y&YlyxxHzgH^=)LVOU74=64NuM
zUM!qf;uvw;RqnORhu^Mt^Y_1;pI3GG{GNy3tlu?kJ?!lKzvQy}zH%n+1DE+?KW}lq
zE;GCC$zl25$HOMPx&2_vw4~dY{O%d6NN9ggWM<$wz_S0*l+Qmu9=uqjr=RlvPy6ol
zL~)VA+}<^!x)Q4|tF1LqSe;(=e06J8y7OK3K84dcJkL`$?5(eP|6tv_o{eHbr(Uny
z|7%wE{Gu-}J{qi9{<2<C>N-dBJ40*kgD!W3`R^zw9C{u9_fyfzFLO6GH7@Lq|IT(f
zYwPl5KH4Q7H}0Li+avn7X`aZb*#Gh`{+<`#b}Z@?r^5`@0Hdi|!AI8a%DlE^tCY^t
zq<4B7oVXa>5<fp%o185AJNDP>O3P^%bXP_!ymZa4L+5~Yu2x0qRt6tFhLB}TuNkox
zmY<N+UG+G6TTfm^jB7*bnq=Agy!M}D#2UJ^^K5pcTJr5TE#Ed-t>gJ&zvnZR_lZtf
zbC*wG#zgPc3=YfGPcw_%UCey-=|T>b1)OecGHeph_WaD)HgAVFzrmYRT`R7v*m}l*
z<y~A}UQaq#<D{lyAu*v#fqh&>Av$}{@tL`@J0zxhCM{alK2L&2Wb$WrKHdEc3wB=*
z5^GYFSIzy-q5CD}*S%Y}N`epMa7=fQ(Vp#D(!$iT-6mL1>=SFfb7ji&2NM<?pW#+~
z@5s^Fb#EW}&PkKaU2IysEke<ap^8a<^_9t+ujQQTWZ4&-5f%Aqzq3c(nJ@c|SJynu
zpZ2_YV%+DV-U5eb7yT=84;`BkSFa%CWO1rI<ey;|2SWk(y@S`|>OO3po*pQ5Jvn<O
zM^^{SCb{AxEHCcO`}rqrP4u>R-_Bh4xhdA+d7`UCR50Te)i#lH#`0IJzgnMv7whn(
z)S7Kq^^d9T{fo-4wY~ZGLT`I^mYdD0>#;xP$fsMrn|CWRErLU}sMhjjjK+$!O7>-<
z$JQln`>Aq8jd>{pCpQE0>YO`Ta!(K5TO+xeiNQYZe~pOu_q(lmiU~Wbms@ZyTocga
z!?ERZcky)F;@4CEJ$C)FbVrs-{Z)^95$AN$`_G+|`u4SRlhXmIxQX(A(^_}Fe74y;
zuKxJ8V6LRL)YTm|&kL8=-Va^>f92iv|22<z-pV-s{N>fFQ+7Rm8YuEKIcaNq><z`R
zZk?8dZEn&fS0g%B+@2_@!crw=qQYVrKjDVd%1Lr_4fHrZ$i~;*Vdz&o6mEawkzta}
zE}v{;*Ew2C9bz=a<*yg=2NvGndbIX>UgewX_F*5Go<A_X{cm&e$H)EU`##UjuXrr|
ze)s!*cXyZN-rx7PlR0=3>qny#8}bf(oVjM2Z$Ncw)RqM-OFCJMd9-4~CLTz7n$p^#
zTi(jR<QO3&aEU8(>Fb?=>Oo$mwYs<E4{+}mIFzBhv}aM@;~n$lOO|(+Ch%sKG8VNS
zTIM@@lEq40{d^f|=7OhF!)rg!zAqy$&;CF|-E-19z36GF>t1u+w!M`cwOQ@fyq<+K
z9Ih-aTUq_-*px{M*;@l-)0}NzwzUeax%o<FX2avU7YF5+l*~5E-SzeK_Ist*W7n4b
z)(nrmYFhleZew!E^WFD<y^~jw{=ZaV>5c9A&+E(d>Sjzhn)I{%?TJ0V4*TZGzK%Fv
zpZLe3AR_k5&!5k8qxN5WSkHc<^poDa9-fbr+0+Z>9*F&|Qn6>j>mPXvLi6Ik?5jTT
z-)G1D&3dgODy+78*S|U+7PfA$i@EoK>Bqd+)$hvrxA$>xwDVv0*q;4ya`NNk<om@1
zai6>OD>klr>0o=-n`yn_f+)to_ffaE7RYW-jdD?$$}%Bk=JORQmw)`5c>ej?t$nZ4
zqIS>I5AUhJ{*h(J|9!vbRh~7K|9j*30U4HmJBu%0xBEQn^}5=$y*F)&zn$5b+&|^?
z)7Dnjr71guJRdzd^sSnyq?#$Qm#^mi(Z$Yx3vPL6mOh;t{x4us)NxQdwDix9hsWCw
zLpf`bL17?#P~^lEMWJUM2PbIWkTPQ6;M>gf`~X*&ptrJ&0fX-av1tn&#V+`4xN~*E
zmLn=An%YwwlXk8S&|J!6qwh6I-8Ykmmv^m@Qc#Dy%hK1!<yMP6wK%68|M!*o|4*}9
z1<s~@e*f>?`+5KWJhyxO>vg|e<&Vwt|DLh^erI#(?QLbdbJyyMa9xv_{WawFF1b%T
z(vMv&<xn`#6<Id-Sd;1uo#zLo4n>`dNNE!G@NE!0b;xK+>hVq7|L)hvZSDgVldpep
z9<yrS3Smbax4QOGm?duGwC7uoJ%2v8=VI%@^VUl%r?5A0U&*^<^3mqLgmUYR9fe<>
zti0Tx9rC+Hz(rVC*d?X+V~oG%)f}@9mVNiLdFy;WR=o0ao88#hSpR#wzrLRC#?<4b
zeX`d7R{G!7S@NbO(QbbKVv7?`Ct1YBMSZimp4PU1@y75C*S0gR|5@By`m^;^W&cCP
zY*65W0$twfn&ld>V?hqw*f*cYBK@IXQ>O-7(U<?5zdw68FE(`U_o(dmwaf1R>@D9{
zn(Y^=x-#ThrGlb@k%S22N5|;g+Y6s=jF-;29e(k9;Ktpqf)lTOuNB#_G1tY_#et2r
zX#$Io=ZT1wUQ3^?vi9Hq(x*D=z5I49W=_G2$K9XS{oC=~d`@v)_WR;<cGdOYZ)F!U
z6xi|ih@W6A;;>8UV03VrevpZ2L3&w_T!FHStdT&K6I+75K&$)1g{xLo?VXtFtoUTw
z%$dgN=fZB)2%B*&nmJQaWz)5`M2)3qJ~gpeZeN+mXrnH7EjWK^(EHl+)n;+&u7Taj
z3_p6y_dI?q|2ty$<&WpquhF@lwQ|a;`|r2k&i&M|VdBfDF%s8$*XZ>4FSk@IIKY#`
zDDq2;!APt@brIW@4k3mM-VEFswoi4q#rD=8J9Q&vvai|AC((VryxAZYl-t33wfX0r
zOZz{|*Z1zfYW#oR{kESg3nKr_Srd0`mI6;#)1L2d%YM)9>uc$ldyYd<>iMK4Z7#c3
zb;McRyRY_OZtd6A`zN!M-g>LzdGF7(?Pqds8eMvM<@MK}J1vziMfLafc`aRI8Wk?+
zVe!8F`_`9b^XBG%n0fQzx&0M=;@7V8o9#cTHaln2NwxniIav{47MS?I=;Y@=i{*dc
zxOMB+Tm8C^uKzn~;<V2EYTo&BCAZYaBQGZ}=UfrEzCE!sCgb+yDhUli_b%JC$VLsd
zW5=o^=Pg-loGz}-9v)NrcH`sauQQcTZ?fo8ov?Y<-qj_7ZJRD;q#RC+dr~NJzv3`&
zzs;WyA15zA=I%Z%ER0cM!laqK#S8*kSM#=tO`FcFIW;IUaE`G*$KyM*?|oUeN^9<S
zCyv)Sp;Lv0g}=@2;{Ct&KyZ{IrxXtxcQ<!<OySYJ-|v3Ek<4!Yp^@Lm&sSeh?`+Q8
zlb>s9bJyN}J1zAj&+Tpbt9R8pxGcJ7ApPv=m2J9b=A_?Tuzz3n^>3{^FFz<%Q4C5-
z%6W3+<YSM3Ze>N+xF=D?5=(-%bv`=Cu!eO~qw=hIGfQG>l+)zxYJL=#-?O~*@=oD#
z+50h{4*HtiOquMv&-CV%4Pchp%_sAv(|b+Rl($OHD~@+yX-ofMX7luDQ%A>(ndUOG
z67z&RUQ{};@bfhM=<%J;mDPN{qS$Ur@BJU8HCl`}clOShe{T|_0Hdd->!bH4ODezp
zcv)@#Up2Ey>HD?Y7V9EkD|s+Xbl?z}d0thMbyZW>&CqpR9&9UAyiSXSPI!H%!uqB}
z{P`*_=F?V3Q#Q`YZ!2Y55hL0?gONRL!m3{fc$_3vwb+^#o$?OX4C?gIxy|6r#KgdV
zZ{y|!0fAGjnoA1bcyb6<PLWexWbo$p)-rQ>Hi=^suPhDj(n?+%+2vxwa3x1}_ra?D
z<!`P$dX!|G8TEYHjEO2tTt}uEducIngq*e5duy)$>$O*t4j9H&UoO4>TRzU#>L34U
zrur{0F21iio9#Ex;^p4&4EsNw-v1@O{#p7zNB0V`6H~7(=(gyaWZ}vZ`!#E;f@ky_
z=QQQk3sXbA)CzM`Q$vq#6e@cCEjRn_!Gp);Sh?1exumpiJ@a6Wz=3=GZO*YT6?i5s
z5o?_|<x`jT`Z;sw#zsZvF3ViGy0^47aY4gEqqM}znF3q4-m=s6lYD;2q14T4Yt*7C
zSEiO-vwGfh@z@OC@HOIU9Ln!&SKpN3VH18VoG7yIvw8jJCoh8+FJ64w+uNz*<Hy4H
zk*tm7b%lwFijgn1)-64oCcISV^B$wH*IH}M{pQ+Onp(~}cJS7xLkTxtmtLQ$#Ny(j
z=rZX_mV-y<H3JF0MHzDhC2QlJ+${Le`{VxKbMOD0JOAg+e_5}YQ=fi&d)xkJxcvRy
z<?ro7Z6&hp%D%h5vnzR@b&r{ei-jxYd7&vgizX-M+OOL-F*r0W5ozSw?(6H**CV`W
zW1Qy7DQhkmHeZZmWnqx!-MaCfl>Bj_&XUxvg)I^-OoA7FX$UrUtzE2hed$FF1CG|M
z(>PigQUn<88ALqX(|tQ6>zsEy_vO2nZ?C^sn!9FR{OQ+UtJ>x5r%ZR9mU=Bp@yIdb
zW)F$QOQ$e6l;mw(8<M5m|75{^|I1e_#oH41-}j&7lD#%$LFrVL&SJf;#W^#M7S4IT
zGhNK(oTZRcc<A1^^PgilCi1rTrg?iU+}gLO!a#<_OVl-R^;ITK4uKha+1Uhw)OvsQ
z$=+5!c6|PJkvD&D&D^~ACu_9G8J;(D%kNc-YACWYOC;+=t2DZBEYM+K7MLXBkTPfU
z8;=R;+paM=ORyvgENJ(dzHL*Y%KWNZb3aQzDQ3J?vU2U_rk0Q_<&|0tAxAtsT$)%o
zS<c_He7;xcl4W|YD}&}z1;zva=G@k@SbN#xqU*{fm%>gfXsi(nYIMlfiT3W9I3eg%
zV#F)2=3u5NM?6>)Z>;EjdrNBR`TA+LpM|yeD&PIO@9NI=T4hWw9$b6291A<PUAi~v
zLbgfP%(Gs}QHz>8+Pu!++OYA!0fjjpuCKPL_j{Z;6un7ft%BheC!tB~ANXX27qXY#
zn>eXQhtpY6;DXiZYm5!zEDTMpUp#!yGzscX6b`X`ec-X%wW!6d?41)_PDwgD1a)xj
zEV-u0=EUYCmArK;hewcrQfB_#)uz&^p^1@#pA3@N`X6u_wlXkEUSv*tW3%8>ivrIH
zgMi3u-Oe+gA6DtwTiUDO*|2`b%sF{3v*Q-r4+2#HHO?8+nLqE8SofjF@S1VW$@wpx
z{@MJUF8=P4O?JZ9p2c?M`ZfE`e|-7hfA;q&w&#C;lQgT(?VR^_+60xO`Wb&O?>IHj
z`^)F=W=rEgcgMfK{rv8OKR1e!RgYh{djI*e>_65wmEV-*8Gg(*c)2oPf?@vuocu4k
zE^7j6njZ^nvuZAu+*_Ia=bx$B9O>fAI~y(RpJ&;W+wK4N^!u6<N6zp0b1vM-KL4O3
zLqm(gN8Wg8xifBBRW+{+YTmUA*vyYV(0JY^`OVLj@2*{5_9-}U`p3#Vjx;wHmXrjR
zf-@W*9UKB3`7Z?X*R0-Bn|1QS=6%-n#deF;erP(Mn_YH}N2#WYn}NaY!1BHiF*e3R
zkK829y&4&6?ww|MxaV5&I;R;wSN6|1zgoAWAn*I<sl5lJr}HZ?=ZCa@f1VV@++d%7
z!&quU`aPEOxnA?0&q`omnXmSc`}*62cQ;P%w!3BjZH8w1*PPIeqAV<OYd^EyFg94h
zu++stgXep(p00I@V!<lKEs4h!IJPt{`V!<YYr<y*jww!x2P_%b92r;~pD{LwN;O6;
zVl@$)^K^nrguF0QQGG_&DR<tBnWqJ8thafk=<JeOvoU9Gk&RHW)Pn1Kw!JfTtPN@C
z5#P$a?R{Qc$zj&(HQ{s0_AQ&SoL{%@hxxl0+bs$LDJpXnTr75fS@G>^%bb)3g(-!;
zR<9?nkjQe-=w)?a%2R8+YO|qAr<dz>s)~Py@t%cCEVo~~9)0}L?&tCx4cAJ{Lwh$C
z)HtqJTVy)X?Of6REn+&Gr;4;VBx;18u5me<=*zVEvrkLMi=OrX2IJ~$ZF8RoEc$M9
zMpvngAyfIpudBP>s)?9t_K9RRzS+4vR)Ldq=0eG`ZH~v+R<TXEHrXM6=Z3l^atj<7
zE-*M)7-sCS>p$dizLfvmx&OE3@6UfU>)P!5f1QnfwEaqmoK|~$_5R}0%#}uL3@R6`
z>;9T=%f0<=Z+^vL^G(06C*&$sUgD8fTkN)FY3$^i4_r21D-Gb#U#9k&ozEv`k2w#M
z1mBMbiw_@W-^*%eSZ&gE_1wvo>iyxDZ-2Kdd{VOeE}Ou$$OK`Q#0Y+#DaWLQoCGZM
z7i;W#xlH=^-h1hG<>`@A&&~DL`EiCLa;;nP+Uv{>ew$}LjZA$LvHbI5`+v!cm6e@N
zIk2V%GBs>GR{4I8D%ZYFrT?>^uUvlY)v2sWD$S1d-`?B|+im;eyL{CT#pE7=qVMnS
zx<;Nmdrl~D@kN7cRqquZD4oB#!lWa><*?(-Wm^MWuJO6QVmW$Kc=;~z_j#tvCr_RF
zr#JtGsM?hk&I><&R6liGE_(Lt_$lZ5T^2s?IAW5V8=%X3eed^^+|qxZ%m4c@yZ+aH
zhK8+X0Y!;<-$Kjx{5r_~&j0ck`FQE~yMOopd-X*<%y_ZtwdJirC))nHojSuAD7j9D
zg)5nrV?wkBm$Vl9KC3lsxy5H9&J@XO+zC6LtSZLC62PaRAi(jri`7ZNaFv4F2A-Mi
zvlx~x{M5jacjA_^A_t4h3Y#B{M>yodRj>Sotpzw>*uv4q*f=*WUE+EG2Scj?Lqyw?
zjo<edzCV3`$N$nvSAvh8Y`b~f?$64d!P<!;PdB(YRh&N%x00cucWYx%<-F|VImKU1
zM4iN36X&MBpIaQXa+8MD+`emSzS(!<&Pz>J@mw3WdW)FKv}w~GsjxMe`0h=2IkWlU
zG5`L)-fzE~ZBBP+_y#|(T{~@!&U%H37iYB?EDH%brsWcJPU?I|BSYiwZ*O;hT{c_&
znEJfRxMy;8Ec?GKh>R9Kr|sy}+VG;}rSHo<yp!2n1!sHlUt1mI9;h+-ia5tPCP6Ni
zPaBn{OcIokl-z5Yu$Ln##4#eQY{$CS&!4ABy!`Woo9WsyHQ$L(Zwf5wd9A6nwAA#>
zr>b{mLi5-Xbta2+L}Z7HsE9^9Uz?cC*pT8;$a^?rX_Si6B|Vwh4O>mW?K{(!xjAvQ
zlSz=viQmj~r+-xt$&5X@;;ggTRNdCc4J*}_2zaeKsefGjtVw>YVC(r;x;9(x)V^N$
zZ{-=c2F^)L>JvFw6`#tfurXQ6?ov)o-t=14yECc5wAJTc<oe?9s)h-NW;khPtDe5Z
zWE}m8Q>65bcZsFR%(bbnC0U!8+*H_Nw)im|<q&ERu$jP~Vs^xvK|$fe3IUboBnCG1
zg9-+l9XBu}G;*^Y-lukpMIv|&$F<yz&$L<%oP-QcN!S)UO_&hwA$Dkz>engBFKwgZ
zjU<wk8(2^Ed{$c-;G%juv|I8wi*HBX(MwAXvA70{xSw9iIZ5@k*hGPsxBX;x=9YYN
z*SoWI`A`1~Z8@LTH`SX;T@ya7U2k0e>)q6!Teap-OH|pghAa2ZBq{X+t6ieKHePzm
zmm9h*M1i$J&29NsAtUK8bBlvBjrC7mUNr5PXLLsR7lY{Fg=>x)R=<nvyBzk?wSI!9
z;w2T=0yFufZB9-{&Q>YsT0C27vzh1d)@Oef^!pr9k(s3avXOx`d6C+b5T0$T+Rlk~
z^xd>dXHsSDH0W^_jqG+^*qAEOwl`s;!}N_?uT6S>;^K}_r<L!j%sqvSgN#`YuUb_i
zn#C7z!pSAjA|yeig7dIa^5Wx<O0-r6rfzbyKi!_{6KKuKcx<=S70dM@5B8q@y(qv-
z_odOofGL|^z20lBf9H1QTdyl;t<zsv2J&cKw%_{Y`rc0u7k@skP{I%}ImYUW97|K`
z3hy+A*BgrxbXypYOlmy%gEv)<(LsSDDPcp;v)9Xyg>m#bW`C1A#F2cGBf&<DZ-%2#
z4$ofM=EueBIT-{qln<LXIjJ?BnycNK{DFr@L6D{B;RdyvhHOV}J-)C&VVe}wBLxSR
z4Llvs`*Lg<8eG0LoZB>I0>{*r%Zp!btzI4{yK23!)Z4Z8UspDN{x0)cK3eV!-=vi+
zf-MV9?eLgTz3+p-()5!$w%mt!7&s627Fswgjn%jit<Nf?Bw)o*=Qe?pMXZmRO}*gi
zW@erS)<qWb^9~u$=>2H9Fg>h8h*3~=v-^W|Z=ol9Qq%a)#E7djm@ZTlk+X4RZD9D6
zDciF(`D_En$>I`?<9ELF9Gfn*cF84Xg_h^M{d4(ktdH+ZHVu@wG_bAv-5Naotj+c!
zw$;V2)9v@}`Ov!bU6%T{DLW@lIC_ASv(h_MY)_)5AWH<lj-cwg^_8N*GEM>uMG|Z?
z+Rr)WUo5i{@zQ9!C+R0Ng=_0Wm8E-H^3F#e-YRue(St>CLBErx!|9_3CO>uSYO#@U
z+S}OhK+tAE@dKG??t2?JIdXSoe=qfmHQM_AcFUirzlRLvBc<1b7_EQsCg%T=Maw2#
z-Wa#)(4AQy1HSiK%}rN!46!hmWuJAlB7;l(%u~H7N-B5PekzO5o}<0yWy_(>=jTp(
zQT&=aooUir2iB&d;I%KkCeB&8w6&C%b#tXF$K=AKbDUNo5xY0XZJww9#-%#iQDwgD
z`<9;z+t2?wD?abftB1jMURotPx3;<~&hlL0bpBT1yPDmTX9a!VT`APz5HK_RT9u}&
zjHkdM#>EO;A&D_|I<ax86TK#BaJ81(X>TdD<683hdCAK3*Df+!E<5e6nZRFkx8rb`
zveNtZW+zTT4=xtV_r2S$85$@D3V8)BN{P|;5<IODa;?DEYay?6cgNwx$b6NV-)9AA
zMNVlguT$weS!k#cqOdq3^_HZfiS%*30HbMvFZQlpqgkr5;*3^6QI1Jz)3fvIW}NEV
z68!M|*3`Ze%2rPOOH|*^Z2J23-3gD{=NVrP-!DC#@j9}2?VGy`{r|pycu;@cx^<e0
z;^JbH*4#3ZGLhc6`pbrdPZQcCj%JuhAD-u^AtTE<W68Ie%;i%|`<RcIOnswxdX0id
z(A3mpmTnB`j?#Q0Oa}^1C^K$Ke0`wGjOSKy;LlZ`ChNZ3!+$8^nBu8@S~{9K-p_f(
zMOUkdowF3{b(<T@**a~~>O<kI%uc$FOc8OX`__x>j`EKGwfeix{9m`<UjOs^?(g_N
zA)fF5zj<i?_v!h7)I|+9J_c>iGCRCQ?oP>P#<Dvr*xlu4y)P>by`doFX6>-&!KOk5
z9%ajjvs0Hm^t!gC@p7Etqy>96opqZqosTovY4Km(>#@6@f0B%iRH%9}@A2PcS1Fdm
zXH29I_H8uDJ-+z%twfD<|2602-}||LH8Qr^t|a23!7}%A!h{T+mW2*QQPm4Mwzx0q
zSdf2O_VQfs_47HIF6OxP->v?2<KooLk5$udUi7oryf}I8eEX}WcfB~08ce3%F6&<r
zu<pz^Kl#_WHnSNTY?T)UOySt`<3PxiH!+dAV*cNsy^H=ib^6}V>Gr>t-7>%M@LzBF
zpJ#V&Zg%SE{P<Bif6vEr=j+P$-v2)}{?}9MeUGj8b&5uui(JaYV&WFOHm^sLk1g#&
z?aA))eP2|omv3t*kM%4|*&?|7?P@(w|G8(*>*>{gILt3+dsq0OgO;Vex%lzIwPDxY
zHXEK$SemmvYO9KFX;|n|kxSwG7G)I`y;9Y$Txs@<JAMy0gVR#8BTsuHqRy=8mCW3F
zYSW#7O~>5b-|cvO)w=vmfLG<Wdz-hqd8v9ZGz86Nx^}<0_?>e7&xsm5*RNe?Ub@I2
z<ym~??c2+iEx-3gINz$|#mD)-e{SbvcUIcCZ`+h*Usb~H?NnG*{a(;@@5LQYCjD)$
zt1o=$a_=>p;C89TNsqRPzr9y|@Z8$y#Y^_i`@Tzi_1~2zk8R(Za{G@=-7{nVns?ml
zj~9p@TiTVykkjK<F)#0Yu!!r&XXg7|g*X-CKAsA{SAM_tGdK6)xcB@2_s9Q!|Nm|H
z|B0p_rhWhSX7aa=j8z(9TPGy3o^uYX%&!d+p7}H&QKsSJ0$GMeA%&!zHVLIN-VFAo
z-<%xGN<Mpq@yuJe)IoZMa70@~Vr)a&2DvJRzg@Exx!P3Eo;&Q)(s$6>tYaff0*8Rk
z;aSa6jZPh%bC35mC_Z|1VJYuI6|P362F5v;<!hek%iI5Zp}+T&xUwkofm^p;+0Ore
zsrI|wg*97~Ux$5KTD5oGlvm$>7s@anD45~v>pM{(B{y~L=Y6X-ZQXiR!*7wnoS8Et
zV`8*U745yfcKOOuK87u3Tc@x!FDwqzoT~Et*~2wko9p&pmfU!5YxLXZe)*iOv$9ub
zCnqnCoEG`~Ms@n!AV$G$(PtkT^e;N_s*7>0X=)ssqrk}%!hi1m{XXBK^i65`p0w}p
zY^B-l%id34oUH!#(x#2aDwi)&(hOu%>hkESsSFIa;$s$U32NnFIj~M^q0<I24w;DD
z+#4OClcHA7jBHz2o_FKD@b^nw{IrC$*w!Q*F6K7-byiw7K<9e+jFt&O)wf@N3*<Vz
z?oyRXre*G&m0dLqhwYR&l@6}h>?m+dh57wWv7MS+sak?pjb`_kSe;n*rZhY}EULFn
z#7UaB<-we^^Y^YVGFW@{;^%@~*O{iF`AnLc%I7adDs%W=v;KX(|D4X5zS{5Ep;7l&
z%-?TY@uPqG*QA>nlLQ!UZDy8d=9gr@cU?2bW1>LTd+&6AtG%`l`ncHm{#1T{+k398
zLqtHbO(4+gf{)@4ffYsn))YJKxFdafTjLa=h!3}_8%;E)G8>&+C&kNjY-t83W5a6E
z1IO+tSGPAjkX^tcc7Wx@gc*h|J_6ZiwC9-?x2Om*En(^O+}4`0GUe!xj*P{TA08Av
z-<4A}kNNp6#{l6D1)IgJr*5vZlwFv^pv=JN(W2I6s2LT+A^T;^%GL?<XA3^;iA_5z
zp}|m*ko$IV{G9sxq0{e~*naKLaWnfF&RBO@(ER_+3+HM-oP7Mg{>jI+bNM8~pB&yH
zXR!0;qTA24`1GvPR=qX4E49=$u{c(Qaec9=TNHEo+#M=e8<uZc<#y@E>6@1{0%JK2
zmmLj@p4%(JdW0uq0)vXOm|PLRA}3Q!Sxv80*4n+3RGJUnW=)n&R$)pq(qIu@yhVq@
z{7%nOwwYX~VoeKXvKXt**cnssbO{Id2QDSeNAo6k_h=rQY;>Z%Up>*~1oOA_Ud9Es
z7gik4yl*A;q~>WOZ^6sGj0Y8%x^6p3USr%H@L<tN?PsSSrTK?X+@7%Y^U{6;v7DHz
zrIpjaecStgTZ*@N^yfvJPN;9H6H>cfXwv(NKO|IswN-}X<N2}G4?{kEIdi_|`#N^N
zfA=nATy9S@?me{U(z?0#W~A=i7%K6|sZv8oz(St2NwVuyB!7@ooa6fA!NDPhS<EVm
z3yQrae-!9UuZ)@dJuBgxfMA1nX{b?!=E4i>%pY`mYDuydtznS-#m4L0Ai%`V(h?+n
z+jxRCOJ|qDiJaArU$=yXuDi|}Tcn%0CCc~g@xupnpSm2Fbuo0$T4OhfG}ri(8@`-o
zZf;W)JHT+O`T88TfZ&x=zB*i+vt4_2G56`6^E3A6-1mPYyZ713u2bjM+5fS(yBjUX
zaA4K9Gdj!%=iO#vTp*Dpd3s?o-;){N`!*EpGngls-IaBw!yw#(cgIq-o^OdNJ?U;S
zt8KiMoIb4aj_zkMRA)N6d3PJ11jD@FiIJ9#4jpeSReD4e8<JmGr8RC%KarJvELma3
z!OZDeJzlR_J0IK;TByoDaa&65kpnG!3kz%<a@?JSj+LAX^sG3yRHN9r=|<%w5sr`!
zu^S(ctx*n{%FH0xv1-Gu3PDcS9q*@culsZIc1p>+L&@*Ip8P(4=kMm;3877=8)fDn
z`1!ccM#X#AHK)FnCk|$ZDO$AcVd>KFyjWGhmvi!%LA9C_M}Wo`zDX=C&y|=bTdI^y
z+uB$)+aW<Bc?AQ*9Ol@<&<_j-oq`OjxH>FDR<Lk1Io=m;n&iObxZwVU%@Qq#8WLW5
zm>N0-uD-nMqxhkdr{}M_eKh9((T(q78ch>}Re!7Hv<F09513;aq4CL2;Mk!Gw$l+-
z9W4>-zPR!lZkd?Y!|HkBw_Ew49r<@INI2~b3w>*#BEsY#;Pr*U;RU0Ov31*>U!}1n
zhn^fssI~HBJWzF;^Kj!zm6dm<EH2y?l(N=fPwnd$sf(Zg@^AL}|L%X?gU{b(`je(!
zJ2Z#UId!jY52rzg%BwX}JYJU90umqeoIdTvDcP!Wkg=iso^nONyqgyOav=(b0;2XW
z>fP4oefZWUo<|y)9)eSD2`MOh*ge<Tc2S_k^U7=Szo$&H9D}%PO$~lpMe24gwosH5
zv($es>Ubl^T>a9GwO=krZHSps7kS0HDS(f?a^gZGo1lJW)vCRF?)jZx!y7H^xcO#`
z?3ZQ*xph-EU79@Cgzu@Be!P6x+}vcgo^3nVYAtV`kUBSlYvS~4o40$ht>j8QKXs~c
zk4&}nr1VesxE``(DH^GIAKXz;wdQi=rq}v+cjxM!zW=9d@B01kGN*of!d_qcbDsY-
zCYh9d_xidkUU`}>o{|(iYmxdvQzzDSFZkP(-+nVV-?lV3aF&UihF5WJ`^|#rZyu>@
z6uKTy=s2~h=$yABkHL%Q4Gk<#7oOah!L?}T&z*aF3ua8szBRpN(aj#IWXBnkIG+2T
zpLTeS<nct6Ra*W+s!UsNMc+|Ab7zs@+624jURTQA-3U#+n^an+#i%ovp^xc|!0#}T
ztry*Lx73%ErKP>D`nls;+5hi<Urk#b$HU;=ufONLeQku|n)RZEzNJnZ_eFUfx*OiR
z|JmL9-i-x+A2sf;`LXx?uhnd(92Xd+1OMKd|IfuD%H8p4k-f*_q>b_>kAK^Lxw^Ui
znSI&yyU8ET+Bbbt-CX^5|L&*X<oDdmTpeY~@L}r4!;_}`Xq^84nB3K!Z@2zl|Nq_T
zR9y$hMPf>V3^ku><A2TOulac6)JEN}xw=_xDlCm#@A+KaT59ULs~~m#7oOP7OAg$v
zx^23?_Oh;{@x-kH0%xMy8mAO~`2GK5^XcN7q3id3cxqp?S@%o)pMP`Xf1XYjn#fQd
zbLD5__Pt&%uNwX3YTobum!fq;Q-#Sv?BqR%#qobX{{J*L{7&J4G*N~<FQ@J|6)oR%
zYR0)&@9W;Z)xX1fYE#bldA6%pXHR;OEdT#TcmD3Tzohe}zU(^gKkwJu^1s(+*F92?
ztN8x>Q~lrP^X-0oSjnLA{;Sl+Pv5q*Z;j5oQT4iemiZlt-3NY&hJUM7P+YO_qy$S<
zK>hcCpDV4W`=8~vRr9{fa>Zk_@uoeyp3P)zOFZ#)*`JN_KPSHHl1w{n;m43*@WNdB
ztVWmr9Gk-HvE{avPfm0OFONU4VXyd`y0h7Fo72zBtt}OCKWF74!^2)E!mY^g!2jPD
z|J9p*wNLwgUq$7F)a$*IgA6xMI28H)+V+1o#y0<cI6kixSn;l^Jhim+{XJWL`!63Z
zefkt#|L!@T{l_D>@Bb@PJaXmBmj(CV_w-1_xr=z2`p=D0@!6ht``4@ReXq`JOs@ZX
z(thW+Qzw5KyMKF^@%MprnP2ae17?|u78{)NbzFQuB`-91^sjo;`TJLYADVvdg_iH7
zy|uZ99QS@Sum8PK{^!5->3^#4eZFVD|LNJOX4hj%pNjAM(7OBm&gZH3{}nOJkdn9m
z@#A3C-haN~r*HrNAUpre{waPe-l`g%h8s7$xmFUebFFgG^N_V?j%<6mcCA9B_B8*q
zbKiYkV|p)xkNHmhMURQmofEewoj&sI=H~8WyC%Qh{C8ek$ke5~|8==2SzG6=^_^@o
z;bBeLmxJz`s(jT<FIvxzuQ_=oBBpQKvDXh@6kW78s(*B)>0*$}N)0VBp-rN)3RAS7
zYRB&>-BWfn!Qe;6`-OKBAKp;N^EvJ|FZper^zK*b`~IeHU3u^K@%L7RDT%kQEN%XJ
zDr5KmO)E9Je*L|7u$etnz(aBE=Iin0wUJ_>p|bXMHO}8eonneksxDr<_-t5qVPaun
zVPa-xrgQr(Bip^DueU8-dNk3DC*(rb*66ii`|qFsv~b;*1cQw2x2wOsJG=SMN%i?J
zzOtY0_MRL(+3Cc|lP488*bW~&DXhL`Yj}Juud(~tipt89q4%VB@7nch?dAvJ*RSc_
z*<AhZ&CQc(k9+O^EM7bD;?(AT`QHcH)6&x9ni8k9tPLw(ayQdVDu^SY?An^OYjn<?
zn-;k-_w<(=PsGg1YBTF{Gj}d+y(Y@ODJ6X4{Ck#{?`>MDvpKkU^R6|k7I`%#ygpL0
z*78wT&W<fQV&R2{^<~ce4pL@v*uH(<wkVlZR~`3n*=BZ0Mp`~Nb5hP+N6mvfb82hr
z5)*4vuS%+SbX2CDo;GnKXa3n!cm8~OH0irt-{Y+pKO9&(y=dWczqxVqqW8QyrTsW+
z((F}C?LlGJGS(iSwKi(fI$fQ478Mq6bl=?C&Oht%D%&`VH{X8CK6-a3Qs<iZv+0-q
zPM4{;SuT9>zV6z8zkmD3NL)ELBdL3p?`pR&zVL<a9`}OxUr6r#wd*4DeEvQ6-I7;s
zZ_<8!Cu&Yq+dloQ2iqow2Zi`J>!;1-(758$7Td8W_#sEgUK{DRZ>)m(xWbnlVcNN2
zR|3Dp7v49aFF9DR?F`y9H7()v<X!g4B8!<OGzd8;2sN>PsGZIELGH_e*?cQkDr7Bq
z@%8uVz!wriUIGQzQe(r*IMh>WPCQt_A+1vMo^4;sg3PP4I;AS}m{h~>{JAhyuq#kh
zMM*;BDAN;Dm6N8?ziciaIMp+2TZi(@d)60zFZOyFCtdZnDm#)t-8ay|ME7>~JyT7K
z2)=zkCP}AX$}ed>qV~V)=k#~&PiNl$^i*H&)l>5`Z+5IPo}@7|n&*UN+d|E)%WuYP
z|LwKeW&&GqvQv^l_=o1diK&e<kGJkx7Aw!&nmlQRYMI!nM2}OIGdiw_uKngRCuhgK
zJDW?=)}8syC$dV;x*#v8#rn{PZ!>k70y_^>$VnI*<e9yeeY5^$G56vL45IV810D&e
zGBcWb^sWB&PUYsT6%h$(wMv@CR}VNnec-dOG}17^=gY3W;ewBX0_VuByY<jYG4|fP
zJC|3qw{S1DzVlk|^}?@rf?5=0FE@BHh|H5zNOL-3)$wvi+1nQ-s}z((Ui6l?7I)wL
z<+QJ83D-7_!r#{xe7dX{d3;aU%(h9h7VFQ|vhs>uaOGoCX~2#7^$G9hUeC*IXJJ?#
zX8*tS@PBz_4@TqQ=(5r>Gv{|=-H+F1vxVNjv1rTBM>Cyko3H!j&Cbm04&gn(T)_}L
zb4~Odo4e7n883{i_{9`m94wZn94rn~5<1XWxOHji<|)e3%Vlryooe0s=S<PI9Z?mh
zA4u+L=k;F~@JaW!KIc=3=7`hc=gQ<`H5YtYAfR`<EKq%BS16N1!`D;09G11*I6eE`
z*=K2q2^-ch*!Emkzq~;5#F5RhFYXrS>^-IH#>AAwwC87&317MPPFVxCDfd1*{eJT3
z$H&EckJ{INnVY}o&GNF6b?gl_`^xX1|HnFwjfL@msQ&%sSq~pIFMsYo-&;r4t?0{v
zD_ex_{k(cyj6;HPQG{<^{x!APN)rmTXTEv%^V9{N(+^+jRe#`ltNZn%o6WBLNh*fL
z8>i{o8?D~Gv^;*b1^0pHT^E=Nem&|;(V4pN(&0_7MAa^bZvU_}l)<^}ma&Sy(+nwZ
zHU0ZhCB@M*A6<B)V7>hUGv~T}wf&dRg|P`9c2jxGzz~yqDsN+5$<8Qk28Oljp3!_h
zh8qGlNlj@MUj6ryCJPIP;N%I5CPvjpSO1x$YZP=dsovuLZ0k*1Dpr-hIj8*d)Cbr7
zzvilNGWgkkxvl-ZKIuK*sqmVKhl{SOn@WAFoupu#tZ|B~=b?vVjPr8^{hezfSR%R)
z3T$93d%z&*C@`U+ip!ProWrb!u9X@)H4Hfxtg3K6AS86{`pt|mp|$O4lNWJx9LQK<
z!c%3(SCA$(*O9S-Nup8kMziSyMk(Kj$Vc4YwZn_n?~beawZHHF$9E}DoERcByZ#qf
zObl4s<n(D?qQRP7t#*aaLIS$;?%QtOyUdTTJ5503+8MFPmwP{72vSUXySm%EF<{aP
zjpwKLWc2iW?Vi+Bu=dK`JynnIz0H<V@|^U?DNruPVzZ64_RXu8e|`O}AFuUU*HhWy
z_tk@0=R=v-=1a^ywN`mbC(pasd23Vme%0Audiq@T^LAdYva&;KF63AKejX;?b~bF!
zy|e50l)Qd&%`c=sARx{viJ#%~@-Y8-aklq#w|w2by;p8WfsrSZtAv-))WAj^?d~R>
z!v_y{$5(y{**?GA?NznjjeV(Aj~3ZJ&eS!Scm4O(zx?OwetGxzmd}#r{xd;9G9y_~
zAt5m2)=m#jM<sclxw_kW{bRRO-@eMejl;8HhIm@t!v9ZBZdFbX_dmPVS94dz{g4@M
zN<qDTvqHC>Sf#bPPj1%R^38eX&W`JAjxrvXS@!YIDTAKoiyMDUY(HP~^R)Z4X}<#{
zw%q<`8vbU+P4m!f)j)^lJ974$DxO@pbL-Hpf)$S=u1?N~y}kH&-+3R_?e|MAAGJPS
zvhe>8=kLNylM<ZNgj~EPsOzk$eyJP2Cu_;XuiUwR*Vq3sn6mf!{ax}5*ZAt6UJ<vu
z$gyD>i}k+$rJD@(qHeES^FC?u+gC;np^tSxR296p{eI``(VeZWy1~KI<M-C*oL~BI
zU95xRqNH!>|E@>3AFfF)-Dxk;*WVXc@w0R*v-rx77q|A;7u9{sNnK^(rKYBy#jYpb
z`|FxJ|J;3_Cr?dXnUGYHbGr5S<=EecXXZ{ZyAv?`=+&&UvUeYxy;px0k1g{2`{{Je
z#rO6979Y;B%h<m7VoA#HeX{z0%hnay*1x*<{ePYDg0$WV2|Hi&er){vdwKj9F6$2x
zEam^c`TP2o_5J_3``GumrLTJZ|Nc^+vn}=ItFs5P>a$914{C&zoGiU<o>$DU<HfAE
z*P?~CteAeR>Eq>QV@Kng5lMee)Gl|swQ-Wk)t>eL=4tbn6!Tr3{?2aF=6PMw)9>y2
zeC_?-RZ-^`bw0cF@aN;>>FVmoZY5{dE=r8hf3Y<upz8VQsRuVcejTWMt2iO*%Ax7?
z_f6B~>~?>7`n2Vd!vqHfCzb=e{NXN29LY1&XH8hQ_st{oJx|Nl&*fMWCuvjjeeqhi
zs)J|6XFDpg@U}<2E;cN&*~}=NxFKP8beG!&F9wCoqpiAglTuh3Ru!C1d&wSOefsJ8
zJx^AKm1q2Z9U8Oa;k2#i)bIWO82<Nyto{Y=s{iu;6fO7}%<tA*-oE$CQic!Q_Wz65
z*B}0_rC9emcK_eU_TQ2pz3=w=7Gw73!XlMTyVi6)I-ojN{@=mr73D8}Ty$dUDYclZ
zv|>lp^9_y5S`7U1_hi<aS3h~cE*C5RBsh9~%uB0WpU_a{<i+<6-uh+3BwBe;XG+M{
zC||Bfv7ZLgN{?>5cp+O}bNr%uzwL*s>~i&Q61Ly}ex^ggQy?+*&5su+R>yr^wR-)&
zD6f}uvbRMYet02rcc6)4%Y;dL|Fb0>s9pWx>$3TW1O9@}cD?aqN4ehl&r8CpAAJz+
z_U_JH`|Vu$-qRU(GfX->1XQ<1t-n2W;l5Y5R_E`1`gC5hs#MhMzrVl#eR(Hm_1&r`
z6Ps@@&%Xcp*6Zzgyq~@vUb{B)`xS*=$5M}$6R~mCi#9QczsY)gv-<GK%kov9R-FCh
zbHr3~&xGAF#`}Ml*R|VTfAmAw{_kb4mE!lyZp*H(d3wL*oAKYe|F!iW*#G}rUiWJD
z>dE&u{Qo(1x7#+?*P`aiT@z%Rx6N7d=>Y4&ufo>lC3<=4)&h(-tkyk=lbNC&KlAq~
zTmCs8rs>bzQ(+>RuNu76^lQeJJ1ZGK+_<&z@oRsZs&5(%RY$+QjCl0>=mOYUfUC_v
zR3l9ToFvoFt&xknFIT?1EX5^e%hyBJdNq|DcLQ3dF+Z=&PyfBJQ(Z19a!&N7t!-PT
zwJw>d=_*_K^_q5h|6Mi)`9EKrrDkvlGq^f%=map@-mHJH+W%hvl<aV;=hb)TZ7#~G
zc~iQ+T9-k_s^-U&lauciZ@wB3bg%05+QT_JHti|-_9kcleQ8PAo4eERpWgR&sftTz
zsQBC4>Qk$JJZ#_p>+1S>HkC#1@7Zp@S0&9561sGW!pAj<502Y?`?yIff6v3VuX*3w
zX6MzMfB!db(zPB#{raQYdUtk*vmR9Lx4HDb^z)*cm)?2n&85!mcAROt$VxCPR##8Y
zuI$6d>i2uUcdF0JxOVyJ)2Zugo^95zJDdIH;^N1T7k|I^{prc@J9|>IPG329H!JDQ
zov#Tz71MKW@?FzCe|D?2^2t{5U#D)^L|YiA_ZS~*3zQI88L(}8&idG*z?i9@wY67k
zuRgNl`GLk~Ps5wr-&|~ttkXKv{$)!WtF+)5n*~9WS~i_|6EjK0*t+ccx7ZcOtlsb*
z6=ZN>_`0+8-O0zB)6ajq_S-W`T5@*Bw>Qbj?lSzp{u=4;`Tkf~I9dD+>*;M8J1?!Z
z{jJffyjD=QMUcTc)L{Zc!tukWUf$H5Yhhb3b47n*jK61}2&-0T{LFW@U!GcY?fddV
zxvc8>)9EoE4=!GQTSI<*+w`Nof4@HX#AmczJ5_*lqDJDL_nE&d^sP)b2v54V!BnpI
z(7bK!zdya-#e7(AX@b8@%(a!~OHQwi)%!WGw0*^|bNn{%IF3B!Ef3tBR{7+Mfij1m
z=&XZL?~TetohQHeHt}NjtSwvHx>l5|i=KJYM(*Xshl{#7rr9bPS1@=!VA;iz>M~FA
zmP)xwZ}+T|->T-^etC7%3K{iDTb6IG{Co1@t)_EgxnGyPeCg3~YUfTSIf);^VeBoF
z72`}>os;)(ii%#9V6*1!>eI4ccNCpnxb>W|Vv1he#e+e4eb1NgK9>`m6h3E9lFp1C
z_hnfdg|>u+ssB34ob4Tdwte^EWy$rWYrnp0pa0|QY`u2he``PM#~%LG{n-5+&*o`8
zS*uF#emOBs<AnEX=8aJ=ZYDA^l!nT@l;fXse_Bk*?Q5DW5$C*Zw*EOfRbBSCV5Id0
zx&2i|XDVJyyZX1gU*~tH#Gg3_wVR$?nz&Yc%b%Sq3_a#YN1QsnM^CxL!z0|p{k!>5
z+1<wl7H+6paW~+0qgi^}#hjPZdy`cTcQH(4*~Fs66j$>1#`M0-{T%D$a_`yPo#WB8
zDxRhAf%atfteqG5^`0NRbLrxxiVN3${oI4j@ODMCo!)yX^2XH}JBxU<p0}+Iy}mkm
znot8vlilS-&9<u!w(Jz<n&W&@VV2gNt1n{g1(!DRuv+pvC%4_|b4zUaHt%6)?u<D5
zz0)OyU9Wxqv%!biRBZM2H(7r#PW%_!t*-V|Vf(MouetXZeE;-*-;-A{`uA)9*ly+6
z(!RD=cY4mxL{+BXdneb-InQi)Z-p<jgU$ECw+*YWAOBk0#o}zL6YhL)>j4!{{a$|^
zUcR&ZeP!M$42=qc9Tz`deivR4cfg5l8F%xCB9X}qQ(o%uJqpWsooTo1xBB#XGv5E*
z`Z1z1rD55lwP#mG{jzPm#TK!8LHFJN+b{7?;}CP~ke!)p*)!{-m`Jjb3d4!gX~+6v
zjfFnnYM$;e?YNY=$)ijMR)(2!C*Fl0XiWdWFty!eU(b`iQ~na_lNLy_9K7~mQRlHm
z7vJ9#+hy#2&$RSrb(2QzgSqq9t}$kKv(s?en?L;9864!;Huu+BuGQ|o!29&y``vsT
zd&}nUeXpDv-yOU5bX?uXZPMkZEi|UH8}WupS>~4N*T3O^_s(wPB#&J$O2b*#F4<ST
z=oQ~0Kdz2!{(1BM{&4o@*Jo1H)Dkplc3Dw*>~lBs%$t=42Uri3uHU<8U$V~?<r^H!
zT{zB7=idAK|BJZKCuFi$%WA9cd4B2Ry8Qe0rHAv<z8%y3f3ueV|J%alZzrq>4!(T-
ztw<wNW8iKzcNT^Q-Y=&%yn43WzW&FP`*K&8ZeE&wc8PfX{ZbJRhcCD8eU6^5D<8kk
zRHQ0_b8YS8>iF77n~O)vbkCRGwqlrJxwGh({(h_fPofHIem=DScS_X0;O?zQ;?J+W
zf6~FH>&UEe!Sfnt^z{GM8}~n)*>Cs5FSclHuh)TTAG@V*f4_A~$EGl4XMKuqXWaGP
z-nb3FPfhRjiFKXA<Z#V;uU*ZjE0=yhf0iq<EIj7drEf=aWsjfXapb)-^WK9OQQu#D
z6jleF_V0FCI&Vkrmg30#f~6`6rI&th4t>9Gr*r!xjhkghb#E_XZpkfh41M<cu<_xC
zo$nIXeel;4W1f6V*}W@PxTr*?sy6P|sr4}*FMXfLQUCu!QTTP|Pkl!#W~APn&VRrB
z`rQ9->lqumC+X%_-#)wjZczRWk6Zn9?~LVt*4GI#y!mk@d*6TdRkQPdKA2rMWt#ZG
zNam@gZfuO!)0CBGi2J$T|7idJ`Pu6+zi&J|{{GKw|N4)c=f9M#y=2MF5GYjV7FTj|
z>-B%vtm`rpZSB7}+yC65A6xzBx80|}g-1RHAGiC`>2LdE;eTcZ>$qQBpKaIYzq$37
z-F<idzLF>6|NlHpUX>;!&A8<D@pQhN>YJg;3l~iA$z<;g_^Od=UHt6HtM#>CPCkA5
zboKY%`scaEjSh_w!OufFPi<oUc4n@CxW8TAtCPIf-~Kz9e_!sp5<|g(zJtF$EXzG9
z@}gSKBFXSpM4I=Ghh41<7bYgP9I$YYyy$b7`@7HGnz!G)^`$yRvrbP_oHFrdxcnW9
zzbE(CetNgtf4N!Z*Y0ik|Nq~texGo9-6y{<(V5R{KUtc$zuR~Bd)d3N4A+(kElf@d
z6Al=#-M(=nxjFaE$K*HWY*{w*BzGVCnv?u_j>KeN6Aup-MF-36PR~nzKa=shSGn~2
z@u?=84t~yxdB1njpFe*KU(GAcTYD>g{@&~V_T~RQ^x$;PnzI|CH)M+({>8iayq)Fe
z2mF1WGw;<cIlo<y;fiv<V3L5ziC?cTr=Ob_B_|_Y{d)GdxYEq`+4C%Uj=3$@e_Q+E
z;N<hR)>lPYTFi866Bg}AUsQB=;zC(gHir7|TOG3evsFz~I9Mf&=4M^_asS(q_xnu5
zr+Y1Y(0@Ly-(K|I|07SH-sW0-m|1=QXV>*X8)epKUu`Sf%j>~vaH&Sv$E8}^Lsg1d
zVM?HA;?r+aj_KQ9_`S=VDXF33-8R$W36J^y{%H?gENA!agK@uImg$t_scKo)2g|~X
zn3s#+?sa%F(J=9=%)L4WANSm4%eT(f{?R%yxAr%G=r<Xr?JOOcorRq<T~ppYIX>$o
zclX?&x|09fytkaY@gyXB-Mm#b%BJikxz&YE?Y=wjtTN{JdBCAEz3`kq@B5W8RqT4b
zM(S>C)rKDZ1`2w!D!<g_zj-zDad+Xul<ApE3R_adZp(UD7}|gN<{f%ycJS-Glde4X
zOESKHdC9gcm4D*ga{~NATA|lE?f=Kyg{QPCX^XMno&Wnwb?>C#*Y5B7I5T}-|KcU}
z&oAh{x6(P}qjvM}{=dD?=i6<U(S3L3t^AGfeV=%ffB$WqbM~6wx|)yW@9#(O=(k*E
zzB<pk?pd31zNLb3;JKN%-zGXIx@|}lKCCb&+xpC;2nmtp6Ay4iS*=KVye#_o)PRmh
zi@(eKJ~ID)dcu8k+Z_47z45!d400roY+%+E&3E4>|8#|?=BwkbJr~8EX{QTyx5VAM
zk+d;q*{iSY{QI6d=W~cjSqb0EP>sv<ed0Fp^ex}wK$heC?8<+i|9gJZ0{_}y#$Uru
zCwys^|MTG53EA>Hg+CrNa*L~pKYuP?`{kl^-j0X$nrjc~Jl)V{Qe-oit-DY2e#PZ7
zFF)~LL8(bXnl~@pTy$yXwIJ>0l!e#!G)9!1eRz;tT*_Z2w)*|<`+uj;|HG!Z?D_O>
zZ!8aler^?)+W1Pv>fxOQJ(){|=H)oHED7RB_ImMjdVJm6t=F%-{`&d3{+Y99T?<_}
zPX7FN;lhOzCpz9gZ+VhAX<4LHOXKsZsB8z0WFL)#97~;C0$on{S6%z{-*<uh@<0ZL
zz$r0hH&ge2YUF=2Zw5od(xp%J>ps5U_xtX9sWwAvV`t5?&$*>a=BPwvE)7wCxv%8a
z(%!V7`y8BF0xkDHzbiMtKHJ8(h;OFES@F3C5@Li@UpppFI1(IFB4Q@Ev9OfGoBi>Y
z%aQhVe_vP6e)#9rG1kj3mWRc?dNAMWlluIcPmfx;omTE^Y_z`r>)P6b@js4!zyE*k
z`y~hL|Gqr`XLEJL{C@|<tB$?d#nimOC9_#!!mSsdZ1+A{o1DKZ<%b)?j9eYPZF*<Q
z!+3dwr@nRF?X_XQq(`&D`87}92(sp=Ms&4a^nCpG>E7MH^giGDdU^8xojWI<eV?-O
zO^k8f(oALs8{<l&6IoUf&J%A0zq@Ju<$cZmw8h6tYRlH%eXIG6C!GJADD(N64-elZ
zYkPAtypb@g`*`BE$g9`dGAUQ4d+{6X)eJD7wvfqX<G}+A3PI@%{quf1W*0}f?yv~x
zy`8x1=8uHb*RzA17Hiycx?On6r}<_XtKt#XaIfCJoZY`(tu|0xot=I9^l9hj=Brs>
z4>U46ovK=VF|XX*%xp=J*QtO1>KFoo_LRKYG5_=Gt5LfzN6m<jh=^Gex_VjWyE{9z
zElW3TU%q_%_VBE|HumLzj&%O~$$Ct}*q6bBH9jK#tmNH=`xp-!w70cM8qex|cIN2G
zMcM1GFHi5=w;{iVDR+zKjM(C<(pP@GD~jJAsMmPyW}0%InE}J*oG2Zx%#=F^ZZM}X
zr$rfb7;3PsWNOw}!otoF&dF@Z?0HzB&VTE(Jo^=@r>{xPZN0kUsH`&kdQshr5&{g4
zUavVedlb&p{`UUPyZ9o`v(HPWv0m=xFxZ?EwQ|F}hfE(;mplGWnwG%8K6{^<(3H7q
zE$LGNcl$pp&B<E1_e5sSiU(J;3Uwt*BDQAnK4)B5vQs;nyMZJB%FA6>Y}a}5Ud;3`
ze#4b%u=qx_a-8M%=d-@%-;MUlxwdrj>$Q_**JtdgJYZCv=AZZf>|#@fh!-ttseGyo
z1>5e$^6N!p9d!G$tMRVt>{%^3>&)eES=<kc6n$y?^x*t^hDp(G>cZ#s@@+Q#o5Uid
zrMl(J?4!<0H=5_JW<0>1{k9@6apCR@Qy3XL9dnc4`K|x9?Bc;#SN-%Ly%6KcD+PL0
zv^PKdGpSpEIYCI0OM*c_K;lU2n&^X0*^v%AvVLFxHvQWZpOy<gGqiY__i-|C-+l6;
z=);#=mqHfb%m4aTXQ~bJ`Ldub8*bgsi_5<;osU09f6`V5+x`C{rmVX<=ilpJ-{n_?
zwFHRYGGq|Zd1k=G^-Szm{mvbQS~+nYheWQN`}6MOr2S`;8W<+<PnmN=$9{u=U0A;6
zh4Wi>mu8+Vd7S%izthHlt;hXK%qDpKoY}oRsZ(-U=acB$ey>;GJ<F4pVl{V7<rM=C
z?uxL4WrxqKb>Ee~L2>^Jvl$mI9a)lKC8FG=sAMsv=0b_XOPBOzCu6=9Jye;ZH`66^
z?~)*u%;;u*9rvdV*<MSd7tV-!KQCfVIBR|U))NMwR$dg~WLh%u8b|)bB$EV|s^t$k
zI7?3o>k2C}D0n~p`T6qN-m^7!@wOYp8NXOBx&JYI^R|!=A8!71zU|KGmRz~~w*8Ko
zADS8&uT-sh=4>+e$iyJ#D`yOEPmIbq8J9RYa|x##+aWVGxw8yw41zby?%Z`VXS0jb
zt&>elS7>fkl44L0TOr!L^y$}`J1&MxRva$iRFo(R>biJxg{jY7?YWm~mQ6Q*_B{Ij
z-44}^k`+qFwS{{m7(Sdi^!W1WNZsp>oAPg8c*?vqj`u)ES<Li=MGo`lTA3ObZ;V)Y
z*xB@cz`W3&py`Qg7<RB}Ix=Q3w8bgA|Lyu=!KBbpaB^#(-WlJuI_syNe%jbLDS5)2
zP@U)6Upd@oo)ckkICmj*yUx|qW^U2TRK%E<98{@Vx>crR8biW{?Yq}5cj(+15<h3w
zz7sdOf5wzAY|drYxGK{8RqC_&bW7IgVh6sfUd<u~_xId5E7e^bCed;4)qx*B-rbAo
z6b$?L<!9uIsFRnjeD>S2wy^MSLQCMBf~BS$svOJOT<<QD)Xw!hYpfXTm^00cX`a{N
z<lFqbJaJY{l9}`4D?fVsE46G|xNqWL=EKfEbsLp<7PMr|jjeq4<6~O-+gIB9(zkZs
zUib8jtnHIGZ30!^uV*PKG>9-U^fEdyGqOmqI7u{AnK7)1kFo!Csc_}fM&@?6vXIDo
z_dXx%H12I!&#E!CL%|`zFz80yR8Dq=10CPQb+11Vyw0%T%SQEO)n0x}p9MBW92894
zU~)HRju&_4u5EYN*2eZX9`CBPOJkYBwq&E@%(Fbq$!;40Jk?UQD%5Ar&YHucZ_!u$
z^j!1QeNCZXUnX#>Ni!6@yZ89_J1c|okKLJEyWLK_nPL#r(X`~QsM=P}wG0ghFTCpN
zVfs+(BPkl-Af`TrC3dc6;cMOPGq$i_6m-yc7J3tNvt*~sR<~qU&nLSo6(kI<d3G^~
zY^te0P`cu+MU?0DLhhYH3|iA=7y@=JNV(Pf#-L}4%M=L)CuW7iM!c(!FE)L8JhOh5
zXy3js6LJ?X+^g1^GOO|RBEMU+qH1oOlGiafelSoebD8JG1gpipXW1AyjxR4Pcy(sx
zTjAZSY_EDOiU0Th|6HTy4?Owns^<l3i3QfmZn@Huc%q^CgoWZ17eRkxri|-Hj+{C4
zhne5z!v}FY?MECA&sU``N)c$8vVOjGrB26=lM>5&(lq&YZA<kCxO~}IzxJmwgO&7+
zZwvWrGj>EpXXahgdB1PxmxV7k98yhY*%1|&UAjm|%xJQ~^|>qc^{#UL{A*oi{Oaqs
zsq6Nnd}(aIot^!)yL+nJ-o!~yPB~l0x+&@P&$YbH$6~0Re$G$Tv*yVv?|Y@ESG=8N
z^EB94`?!C+%Ch>iulWtTKC`w5a&;uINPWn*72OrsWa6<h=JuVPi_1>)CR?+|wq2~6
zy}u-<s48t+eZ`MW-p3mg94x#peXA;7Jx!SFoSvVrzu#M_`}?amte>_#JkHX{c5mgE
zpO5=(Et@s>znisjPwJViQIm~7KR=(RQfOth>+Q7J-(o8>`<d=~J(!v7o}PBz-{;M~
zj~7yJSFe$d+rRtviFvc`^(=bwVBW^^J66};D>en_Eb--B%%-tKgw4s|Ae(AeV$aR$
zd*AJ5mEXQO%}r+`&*H05f6q1d@BO}R_Huvu*Xf!0^99r1UXK6&YvZno=YMX$U#n{*
z>0$W$5%*^CbD46EQcO<meDbT_T5~K2UH$b&v;CYou`>4z>wYesKE>_yj)*sJUuueW
zEz7*3rD~w7a(T}C<d(-8X)Ri78)h;bU{z-k?_L_ayKKt$cg(k^I=-IyJkFxH$}9EJ
zS@Ziw8>-_K;}u%G^cWai++@NtW!pVx6fRX^P&gdmCC<g_5q&mIoZ(mbTbbQYidL`Z
zcThSV5@=%bgi}#JCPMF-UwO1CAJY~wC-=-Ws~lg}zj+T&?f!ncMVTf3-yPfce}C={
zQCqjC_WWn{ebGvG;Za&Mw>o7>yPb>Uync|;yK=U;xS!3R7yGi;CssZ`H-Fd9;Q2rO
z{`VP~@v2_EGWoLlyqQ_u>yGLy{aSoHJ^Y$;)&!Hufy$g)IZ9`ARP5b%G3I^N+E6tE
zCq5;~OP*@HvjcdTn2&Y@=q#PYAt|w9QRSO2v1UvRC!>DvWIrdQV76(JkK)9?59RG{
z<v;kUlGc+nIqL7x)B5{!KAu!xq@X=T=eGIQ30@}_$hIaP`0T~O%CIcI?!))I$${Ud
z*Z;Zsec$t3OE&>Un_waC`{}76w_@`C`)^us^X5%qbw7p!4*w5CzpId3=gP73^}F5n
zpDy;#?73I}fBV1i>WCHrMHY|Pf?U1_)z6+zmwoVO4M*cruhJ<#CTR^iJQ58J!ADLw
z&%W%Ld%jP4efj*FfA<a^bi7^2b9`fL{rh`+V@%W1{L7nKgoHl!1l@XDcG$o`SNr*M
z&V!QA4`fU_;&|by&FyWuDbLRtp5Dfj7UXvO?Y2ol9(t{3D$=6MmIkdge<hJ`%4WzA
z6qOn&b$sLVzn?qP{x>}ijkxyU!UOp~2j#Ui|Ghc?U+44>>wAUY+wK1(-rl(X!%ux4
zUS8M0EjxE+&PtOx?)CEF#D`nMmS4_WKXGfGHuKr$ybb&I%~R>joyDfK{Z5T<{Qk`w
zOSa5#?`X>Kn07dNw&<SKQ!ZS&KGP|1j-17gw-=XR3%~YQcj@7^S05igX8XM^Sc8>e
z|CfL9H;OJZH{8zKyLJD1eXgd>&(Fo}FxZ)W{apPq&x*`%KTN#dIA$w{oN?e`o_5RZ
z!?t;+*1gJOh{)6X`;mD*!yMMTQ<lGaap7X@-@{JJln;OV^y#$B)v%cVzZT!;iRw(f
zY5)D%cmB{ex30a1opUk`EAz^#s<dvJ3q8{<x6P<~Jg<7qzo#a_`~3O8zgzn(+t7di
zzrXtPtgG|Z-n>`;QgwTLee%g~?%jvm-M0r;=Ox<t2Im@wE3q>)@z^kL-KFK|p}oP!
zg(INJA#>$I>657?(~h65tN-)p<<G1<afK-=g`01FieYE)xx8db)V8U6A5B;=wQF%l
zfR%y8gwszM9{l_LE;=SgMozBovuwG@r=JH8IyQX__P71{WU{{$+ilZ*uix#ypBeq^
z*Rf~(@>LdnPUk=Sp1yG-;{P-A_kXYQ|I3=SEWhe<?p(j;%Vy`T3DY{8_WH+0VR3bJ
z$z)~a!_zXCW$p@zul_U9ecJPB+D|{-c=7Fe{P$h=?%mtI=V{;mA4leM&-?o2%QETS
zt(%{psj|(tjI7;Te|vUkcJ|6y!ISm(mE;uH+CJaOY`gbyHUH5-jaG*bpVmn%J5v_x
zE-8_Gctem}dQ-L@gM;eK#HhoEookbKcRtV3ygsiwtE?<<K}c)fbNLuyj%^9|oV;cp
zk;&X2b&9t~;QsZ<U4Jfdb91j=n<kvRCI9=qeah|;J0o7muQR!Iw(4(avVv;sv@U^1
zH@=A-3n*T<HP3AJmoFb%(&uX2ssEW6bw=>ISD5(nbN)dqH(t3L=AI_aysfsVveNS0
zE~l_lQ*Ym|Fy`pvQL`}jP0p+noPO%7#l5r}E04uwHwiMh%-pqO=Z#*cQ-RY?noeGG
zOt!6XS&Fu(<>Xl`Y}rQxjqg94=pAyfEcY}+L&&PLEAECJI;_&K$rxrP)4#W7@ysa}
zQ;tTtc|9{&7m$5swcNViT|Ep3ey;rGtuL4DaH%@MeSLI6FO#b;s|16=o<+LL7#U|7
z=r9*7nG~`rB&GAn0!6={*W+u>7~FVz^x|G?Hx4J$?J<Ve!`D98xO|>bT>0O7Su2k(
z+s$p-A9=gVz5R1UHiz=PGmCg<daN~2Vi0ioxHnzC$ftOZ$)@e;?q`qH+Sa8W{yuqw
z*II|7g;%(>wI{pBr?l<Nt;v7?!+@dZ`Ip0`7Ps>D?p^+W=>p@+PygRK{7YQk{-W&~
zVd=y*?S`I4NB<fKdBwgtCLZwN=hDmCm)4}1F3CA@l=ss9+Pk;vRyb|Yn{mZ0=Zw5<
z^!(bIv|pFa?>zb)7OcE5<=m3#E1AD5o)VC9c)q>!!>v<%3_t!w8NE2PZqff|Tk;FH
z&CU8y^3eC_C;d04o7>j=>HRHG-XdUme(RkK(btKMhFt|*UfO&M1U2}g{j*z5B)%mq
zi(y}TX4%WoyYsljjWvJWR;dfre|YUweZ{GrACGNpI(lyFmG5EmH3HvnzH7Mstp55<
zb6xWf88S3j=Ij!++hDMF!YP@w(4^p=**1M450nqNC^?8Pl=W6UFvaVtvF??359iF~
z`f=)Jaqw#C);|f_rmd&8-kE50`-M{&&n2Y;!iC>{cR#njbx&OHo!*txej76`8Lm&#
zk61lz=QRJ7HQ#ox*7p1!v1-Ek60LxH=M0lovdz1nJ>2(-Tl?gu3#Vsy>(7a}BI+Nm
zGxw9KYPZyeAS><v364(Xk>7V@-9Hh}|7FiXV|(lJe;Zwt8CJ~j$_iK?v6pd=mR_I8
zrJ&f{S;<kXSE9~w@t-Ze5_2ikUG~nu?X^c66>4tzrcGl$%c|kK>Yp8t^yk@^o0od$
zunE_O&!1f>^_(*(V_$Wb&;zc3=TCk-*lna|`e(!Gcb6IN>Iq3ihUBhWsa^J8n$bGv
z)%>_0f4-fH*!qX@dgXsx_xs6DCSFP~ve>wB-pSJDhH&K@_H&OtFZj9N^PKf+t>YIq
z&y4K(_wT^w^4GdqJ#1^XuH2e$pl31j_5#KEOI?z$tPZ)>$MyFw!+|cbV;AawD@JX(
zojxsXUv*KYs&kO_=gZpue!5mXiV7Tz2R81ni{V=9u$zJZ--DaG>&(-?i<RA}{IRmy
zZ<ok#2}XvSOmU0}4l<2LJQzJL@Jwi4aCy1-Wz~GGYv0c>yNU1HYxGu<z5d&(OA~X$
z<>l%g)XryK%6W8#!pC#Y$13ux@|J!)^yb2Cy|wqM9O|EM*|tJGbc*N48%KSY?r2he
zZ($N;+feZFjeM<j@GR}MI~IvumD)A=t+M<+Pwll+kFgzPiU0Z9{NJ_pwU7BuDlg4#
z-lmshSN|}uC2_&bUo3Zv9rnEsU&q?AA$w}@#ictOK0e~t=h>!zVp6GI>aOXJy6+0L
z)vcU5=l!DB3<vyN`&SEl1<hafW;suFyHIxTO!l`vG5cmmom<N=VcneF1#c#I%rTc(
zQJ1{pxa^6qCYQFTS}s-(Ezm5xJ9+bd-K7$*Z$GVgY_WUwiN)I8`>l5y8h?F~bI!f!
zxjS#t*B9Sj34iCReI~@aT*YImK?sY$WcwQZvW{@4rFIGT%xC;Pw)gkPS1;dBRZmVj
z;C0Z2>sX4L`u@KUPK2H{IW4)ZJ<*o$T<M2*f2J;dH+dS12#f4QyKgJ~_dQO(=Q^S8
z<ILqfGb5KYEZ5vxY`aHh(JgsftDPdQtkZ1&osj?kV1J#E(yw#d{~nuo|6lKf<zAmJ
z7aG}3w)=9uzFAgUy5jose_yt}a`dUH%K5Fo@7vX#?`uCZ^%X5!Qo|fL@#yI#)vw;n
zG>-qZ_x{BjN}W~zkN-~yd*!FCdgHlL-tvd4nL+t(LW&9}UaUQSuWG+}3xn-H<}Wj=
zmr3(ge!pE+|IA8TY(usG&&l6kUDuw_3|kBEe13FI$+F=5GWVVbzTs~k#su})e?M^L
zyZD0rx0HIaR)2Z8y~jX!t@@wM@s_2p?!0o-KD4Cx{pDV7ed)V*c$5rG8IDIVOp?%C
zV>(Hy<jl<W1@jyFF1@~Quwn20o=wM2UM-&gYqg*C!%2cAX%GGT^?iE!zn4wfuzfA>
z^3yYXG<X^A|M(;PJnG^b+w{8k_v;^=Q%qixF(p^4_tXE%_bU(nJ9O8a&!zD9Qr}<J
z_4U8Xwu@VRGpql+?sdB{Z|9}@f8qXi_FJFj-~PFMxnA8Omvs_%YLBjv@B7t%Y?bh`
z%d54`?n*9Ok&t};0Efw^PnWglcI8L2>CRlUb>B7i+55k~wy))z$#1{o!|UzgTc)f_
zY&{XQ;{ELBPtFFfcK_v_w(VAI^vPdQ4}bkyIMqzt%F5{ByF09Fs<WPLeDpK8jb(C#
zsm8bXk5xHV9Z%$boJs$__H5rN(VKM}i{E&ktFQFYu&of4u6y|A&J)*-Ga2MAM+F<c
zUbptX&g^{|*0V(}X&b-)`uuIml-f-K`XTZE%_FrkjrM=)_2-*gnK$FWvf!9szXDTI
zMH|cm<5q3H`N3B2wQrQ*lV3KDK5LyLgztX7QhLks+;pp{|Lg+S94WN<_$<12;oQ^b
zYu1-P3W|Aoc;D8&w<ph!yE)Zxckq0X+@2b3p<R!1-txq{{+ayx{M~Q+;t#Q0_t%|Q
zvtnmqa&p4|2Dwvm)ejoY=j=GGaAaBQ62V8Ejd@Dn-&Mq(`I@A}Rrg=q@80M6`L;d*
zspmc~TlqG2(^*N4483&yb?sK4v#pa_ZmE5os_Q&4xnq}Gj-bdVrH#`crRL1Key@_j
zxJk0|+eFRT2EBm`mS&`HOwe}B7N}fc`m%V+wY5H~xi5B35u6-&e8Sp-++BN@U-`Z%
zHg)sCDbde0ojqPCmGN+{_<yUj-ujw14;O=tPxLaaX`e1m$o=;H^9<t_#s~Xr-`$OR
zx&PnO^<`l>8Wj)SuFGodyHfeC?b2(9=1I3go_(+X!0g3&&82zLFZqc1cZ$#3Mz<dR
zYQE>;);R}31KIsGUy`R>cwhUzI(oO%e~ntJ%1=*({cUz;*IW;i&hS1h$)K@l(d6bG
zGOj19P91M^)85&}@ya&UAt;;mgi}P;M25|cQ%>EiQCWQB&DA(L)?WA1%}Zp{=iUB1
zum1DvtNWCStYX$~zoo<}KB=@_P4w6-Cyu2d8zYz+OuT&$KZ#rxx6yIIm(;I^O*}8F
zh&E-f^}Vb#L#SD6>6D;eH(BKrtGwm6uX&a3o}0B*t+gbUKXJ+t!{;>_6%}=P_X^*b
z_~zdJxxB#he~@x#GJ^q+v1iipLe7Ii3r)`QH1AyZ`PcRM^Ad+y?$_V{%Ww1Hz`eWG
zT}OkK-{##Fd)UD1>82^0_U+ucWrv3G@AUe2>AP<}Vdl59FtDh5<x-xh=k-|T{EFF!
znXScz@2-8LmK2tfJK2IwTk}ETrH}&+VH_O3PB+7KZt3=y2eFH9>QfF*|M%yaGQa(*
zZ8>586KmdP$KPEv@m|^O-1U4(J@-FNv$p%Y(m%TG=hyt2zxDs;-v4=V{hyuZ>lL5>
z-WlW9tR|tobbC$3l1m){OH<n0nkKj$T+qKuh-qCetLpqaM*kMNO?vX?$;;#ao-I;0
zop5D?ro*Ao+T5K>zy4~Ik|?@$(Yy7JwT(RI|Ifj}a}O%+yjlBf(!y-U1&0-1mCuhA
zS~_X-+JFmEQN8D@jwXxigiHSFz0Du)^<I}Nb58tUuBv@|W8bG0)P42*zVMy?-pArO
zMoGbckDT<JlstRNpWFGh=emF7@BjJy`<MHAQ)N~?D4u<5;e)6ZssU$ARTnTyimcya
z_47-D_QIocR#t8gi(Y&zZR3x$wWa1S%62#AMxQa*!nVhC=TZ~TpyM0$_dc1l*4WJ2
zdUk3}Vd2G%Iz0g^174I^{d7|F4nAyf?b@~6(;-0?eaaQvSRc=_w7z@)zP#(n!~C`-
zUrn!boV)+`T{)wJgj=w<`uw_QFN=2GiHx~%XN|U|&t;jDSHsSoGj^JkW--$zPyV)P
z(yV2V``*afSH4o6o~7)6z3J@1S(}aa8yRi<y{N<M&bd;n*Y5uBX2smil@K_#p{OwN
zl@t5&Me8Spd7d-oi158UKRea#UJ3`h=akBOZp+HQJ;^x7E41m}<>H$U51T1}ymRN{
zak*`iQ=TWR+`3Uo^N<t=LzqM+i&V1{!;Gd)GU~mH%62Dz`F_&Rq5G%sb3K{9xm#2h
z&ay6hHly@uT-QwN3#aE*hp{(yH61vUBvTf6BRj%v&5@wmx}@`rr>_KcyBVy~$ZFGb
zoaSZ~e8WsovGCYji*3yl$__1JYtov1e(vW}Po>?|rOr-!dE@OI6V6BX>rOG5&T5<&
z^?R~xdY9V96AlwRT)royNNXiW&D)<*Z(q3Nrx06aa+T3!>pic#S>7L$bk#YVp!zgi
z{P25S`TddiKVF+_y?f;rjzw>uY;(Hr-Vok6MdP&V#d;fyM2RPjH+x^M`}NfJ-n>H(
zb{>EBR)l-)F0Z}Z-{0yy_q@07`<F}8!}P8dn=RXYHucK6XY0?1F6}b)G6`5J+?&J6
z=A^?ctZaRWA!3F`jE{@jq@N;E8*99tq*={fd{FuQ_x#;y8}bjB?%$iUF1jjNWp-3R
zeTb5(xBSbGTD@0KSHBH;l^zyVU$$`Ls&e0o_OQeG>NijPJo_u<@1M>$ucm%ov2Dfo
zgLmBTn}wV_xL(%ki~D)|&pEfG6~10|oqJ+U^y_%x-n-J?`>jJ}pRlg(dMAF)$Is$o
zQu$7<Um?@)GVJ_c9(KRJcm9+go$nIQmJ2mZH-Ev~%-C=(U|TUex3l|-;H|OiUI<HT
z1xFv9ZpP8IlkZmG+T*vwC6^pI6~1@PY=-1$FQ1tcdW?DsmtB20QI=uB4vU@po_xE?
zR$~?RZBFGLwN$=^P5GI;V$QO9(=Hu3zGLkYCXdjriHjQkwX6NqzGAV~lu3khr)!vT
z;^{Cs(Oik5;@2DHz3nc{zwX8CV1Bx4rnu(Tvt@EtTg@t5_oru_Hu2t9TD7@!<IZbO
zB2^p}vJOpKGKGoZeQG-|!(S<to!1x?L}!SslY3=-;r41%uccYVHTR>^gn6V^T3iis
zjrt-zZFNL*y6f)tq&A2ABZ=l-clQ|`%Q6-fkMb71s><QRGqXV<SKQa&)6v7{L~lE9
z7qq$TvB<4ym*gWRCkJO$c15M70x=m3>n>FBEL5;|J+`7#u#ngH>gg7<l>${q*F6h$
zdw5M-we6D8v%*<wP76DnXDkeJ<5TA05Px&$iCO^5T^_Biatt0WCfiNK*{=QgAlE#j
z*7jbN&|z)+6a8+79D_G>UX!X?z2nLB+SBX}y=SM+dCD81F!fxuM+O7K!p206sHzp|
z{ufUL%2>MT`CV#lwe)IKI>2?PWV7}Ciqg84h5#N03B~FqL3_1yixvtw$}ms47W6Ss
zX-N`?zkhCA<=+{R8_Mt0E!a?;`}a{*_O8a(Nm4>fWgAq)W+bpUFmPVzNz@hH8oBAB
zXbfYe=#g*AJ0E5rN}3ijr~R$Y<XZ|74SB~_9~WPJ{mmt>Ft(!E!TR!l9yTX42&~%@
zl|G$4-=0Ha>al9E_y`}y7xu9t84Nxb!a}$FeHFL*k@5X`^=V$pCN(cRUMzFI?NyO?
zw(jWe3E8>Y6KeBbN#^f;tx$Y+i{QDrvAX+>60?gAum0Qrv)Gj<$hb{FW#*L_O@<G(
zIRPp%OO`ybQCtvv-OTn)g~S#X7lVaunad<iW@Q;qkzU;>Zr0?GEiO>-<`=_;T~bR|
z-kV`rb~Nr$IHU2REnK^#0v#l@+V~lE&E9hRtxL9Bqve4PUIwS7-lw$=&sz83;Dl#o
zrrv%VpL|JiJ(9DflwXTev%R9WY_a>F7fV-ceP*N`b+pf;bl->N^}jye|9|87zAsPL
zdmPl=f9P`Qk|Sc;0?NID9)J1ODvmNRGCVjP|FbJsWY@!IrSd<1G9OJ``gOzNTQYU8
z@7mYCT6SHr;pztNGk(^q+w!f}eU7jHzSv81!&?5jC*Lg>{_X3ZxGMd`Aqj`X9z!=F
z2E`?e22RmD*<OWPm$&gAVBk<lUl4ryl0inNkXJ{pLC=IsQVdg?dV724{dsXMv9Bl3
zxr0INuFKwvq>ZvFwp;gHsmfb<v%(@#t@f$~$KFjsIa95!PHKP5Q@qaL)XzGtNnv*^
zs(wivFgwLzDyg<*BCERJoS3YendYndzRrrs(%kIk{ozc4TfALA<1T60{j;1UcCI^_
z>#f1dux;+^^2&o>&7>81H+3rSW^4%hbK~OTboJ{#vjthUCjGovtp8T)dsxly3rn2~
zw)JYxi=XrVv47oR4)OYj;`N2;>(xaybgNHWo~@KfE#`imT)T6A_3OEhmH&M{{qp9@
z(uS@M=7np@cE6tGCiC&vrCBFin;U}!f>;yR?CQ$bHDAAT_ExsF3>(r~jXZc63T3=k
zYN*C^nzWWpO6;-Wx|(H~Rc^S9fq}y`I#+jVZeo^_ONW>Y1JC6%L6H(GQ)V)-EV^h@
z{_jr0l0_cuPxC~U_qj4SWN9$YU|~pjaBTLfYCeJeO1nB&NvOnMi;`RxxiU;#Tzu8m
zSNoK&OB}x4T)cdK?Yo_~Pc?@v<?qz-ocz$sG%ljYPnKJ4-4?-z5=UohRJd6`<9MlT
zt#2MH%-|;%-&a!crSoOuUuLzf>+0@qJ-Jciz4&IIz{!S928R+4{GH?~*(c<;gzM6Q
zg->IJZ6yqjb!=C1@!UT5Ok1(?POSi~rDhzHV!T|Yglu!H&=SA3*0K7<^#7M{`(D4|
zRsYvt&PX8g@meO$5Zmm{(!a0hB==|Z8cd4Hue_+mE0O#x+UQhM)s5C8U7eZ2ZJta@
z0cRIQo->-dG*T+<imCC$mo3UYE>i?=YwX(DvOIEHTVlkzi17P1Yz!R_mhUfqb?A~C
z=k7C0@=V2ZOD36^X@o^B4^p?<{rTPY&nBNE=LOy3cx_*HviA4f@_pal{`m3Z#D@#7
zPQ7|^<%;>f!t=4^d;e~o@8{<iSM^hH?bmsCh11W?GuB9*(&m|D)V9^oXv6u^IZ^rZ
zPnm^<rE$IpTB-C@>)xj5;|-in9^E0Yw@y1{Akd;CkUMv2!0YvI?}mys)&IIYf44z#
zValO-@fKzlQ{KOQ`*o#!o1*cIOH$fPw}wS=pWCkBbj*I?L>G;zP8v%u>D-M{F+3)b
zd~WCS-|LDr6B8v$tmm5eUNYIJbK6As^tP?nmIei8>$Y$le(*p4$C@br^Vd2>XYaY3
znLek#ukYKpE6>uNA208<|8Ri0-{zCY;=uh+CLP|EE9$*8{^!*AnR91XzS(&E{9Nnn
zFH2;O7s@P;(AoC-;Ai*w{}1Hv&Aoq+`TL#EhyCk5<!|cy8!rDp`lRa883J=uPuvMu
z&{(yMBWP`KjzUXA&e}&@Q<zj)+#Xm=5nQx!qPEEX+WX)CJzD?IC425F`Sl0m*M@$7
zfB*ljiQD%*)vf<}y`Gt2{*NQ-bz9m?zgyq?dG~#dyQZs#XS|~vV}tvK0IN_3-Kwwk
zHHZHdKF{Ikjt%|R(S0B(A^3@e-X#_X{q<{(T#Y&Bu$ZqRBwM4bGDGX)_52bkCDF!9
z3|_O<R(-v7)QHvLt)I20aLa-ih1`WZFF0{|t?=xrxoN<wq7pJ!i6LX*tzJIX6VWTS
zYPR{@$=b?rz;I6E9RUvyB~8s`B7sdw6SdYZ4J%}eT(;%PsRJ7?MKK<7&}ib>!sfsg
zr!A%^!l2OdX=lvJm`hQ{UfZN1yiV!(@-`>-Y`qpZX~#C*rEgxoJ$cE*Gx+>>L8qlf
zo#{%xm&2v+d*#|5{2Ip7-{Yak@a3_;&BU}n*P`<uMjqpF_WbzZ`~G;%@IwYG!m_9A
zeRQ~)A-P2}&}(bd+Op-z2Fwh<*nj)asjz!|hha);q`=a?gB}YbicT>Il+9XOc07#B
z;kC-Nzyqg5Cmy?-xBX(qw966`JT*Vo%D2Y$7%aVFz$3g+SKICQrtST21-w4Cn9nX<
z>zK{ayx{UXk?x=MkNO-XHl#+nDYok}Z(wBzI<+D0{H2z(X$<#zqC>ZHF)a1kc`=J|
zGsA(jJdXg8_C=H35;G#j7#N&xlx;}N(q(LTpgTo~jV1b57so?gh8bOlG<qZR`}b$B
z2|3B=;PZ6n*Wl*h=bH^29ta3O-S{x^hRCj&pSoIumTtY&G12+A*3vxhSBGWwqGyWq
z&Mf7$<cVJLHB7rtgGapVJ@>0>_TP*NiK;iQJ&#nIJ2TTqVj7#Q=EdyUXR9JKZgeM_
zi63E*V|b(eMJ{&N4QB~9n|<5+XM`~7=$+fHxb#GfNAP3;=ha6o{_Kx#|5v!gt9NIm
z%JiJ9{B6QhJ1(DH<6O|$)c*0Y{+=J-vh|~L&gbd(dakwVtgABJ$gwtauEt3NR}N;4
zZi&Q0lByx6{U($?Hapsrusx}g@3_<J&xLDBf({xuowd82xtz%+A|fN3H`Iw)@$(Ul
zMe|?$JGTGWf8~$Df2G&Ilqk`0$eQ4K)UC+uVNmt5wu5sVxu*#h{`~WdDfsSAtygKD
zCqG;_JCwh6-d>*m@71a8QOm79?yUMPlrkmej?a&%Jk{P$JPT_xYwjkPF5RJfaplp;
z$~(QwMD8j!^USQ!?TNjXvn=8egBx4J#YuM#Ju@igIHn!LX&}_A>co+_bfR0u>Q9p!
z3@(-4+^X==pt$tHiYZ;&4l>-k5p5M@EAes5`t6%8ovPch@ncD?VS|_ZaX+)twzCzN
z7t8Pdvul-OL-G8D&#x_;9wh5@PGK3#p~h0v!VQT+w;Jz>OzCG1UOH#SjCPTumWMa(
z*brO1=t)Vi;Kz`xTPKa`U!I)7BkXWwv6g6R!8@6I$-!O|9?ov+ezJSBdb-obeaZ3q
z7o$FjZ0wou?-;>i(4^72^cYX4_@}+h4*b7%9$xm}yOtqw)1EDVVl?*gNEw8BxCiA0
zz2Bm3>Nr8uU@23eQ-aX8<IDSJEJ$i(Xk@wJRlTija=dmA>x!eT>Z!5?DS~Smmu9`L
z=V8#We7a(FR_i|%mFBDQOVT(uO`aJyb7uds_U{T-dlo-8-);QglBwrG>ZL_>TWzj%
zIxWz=#9($&w(r=9^+H>mJHB>je@}l?Vs6uy{XWHqXKI}J){i^XG$wmAmoeJBeipTo
z-<i#7t$V-u&&=G53ariyP6u{(e)LkGn0$wAi=g+?h3{W&y!G_<ifkn}@yFav6OM39
z%6b&c!|?gL?Csdikp~y9Gc8ETnbP2zQjqoO%yqpra`A>5)9#(#`7df&(86zfbLa10
zJ1wU~zwUL5`-IJ^t-Krz983$hFl{gi@=%vr!q&2-Q}C!x{`6TnwyqsQGRz$z--;Ga
zy~K4y>|n6Q{%1V>Pn_17#m|bLnUxoxJKHt=%~|$y_S+{U#JJsZTfmuDm?$dq$dG}7
zmuDddbCN`MhmqxvZ{9P~Q{TS$=x<-`(&=~Z%=>rs?{9zCugU28W-ZNjaDnW)fU7$n
z-M{~+CnRn0o0Z>Q9XLMUVBY-*sZRn7%mHsTzLo?z+)=s2vWD}J1G7tM{5ch#%d5U$
zUK1gZ#9t&+y@Q7#XpVumw$hQW4%S(7H)(IR-%<NNG->hNZS$>X+D$!prbyb$b&;;q
zhVBFG4J)!WWwRN(G;&N0r_Rn%UBV)LqOjoNT{ecS&o-XVB^z1;>>f&dPq^zpdB^!{
zajZ)j1h_WJNG)bPyfbR|^9I{R3`R{NZkoq}3Kbg@TNIodG>=6IHVH6^c*wQ9zP|r=
ztbhIMeck@{pT76U3C^u)e6seAN4(V4rKhY^d=)RwQal^Hbcv2aCQ~W%oabCEY)dDy
zJzx1)+&INhx%|ne+e#rDB390ODtS!0^W9f=i;hXj+#h_NapwH_wEwsNuGI!c?`!_I
z=kNNe>%TqPYqf`zTxg6E!xG8KJy~l_Ra+PiOS&yEy>;#V{<pl<o0_cm?G4*#+F<wd
z%95p1k|h;bj?VBf=MKsWnEhyl=C5s=6}&nxRcG6>1nYje=v(NweeNb<g#|YPwmPjU
zox|y7z?RF=>d2&UA#1g*e1NQHrpioSgE_`i(kd^<TH5wbI(T>S)fnC9Kg04oR!z~D
zdwcFoYOry!5TCNolqEm^c<3$NU7j!f&1nCOV6Xgbk90(*cuFoeQoOQBBkQ@*cImA?
zs;k+(C$gP<+PXAyQRuw|2QQ_~PxqY{dH(K|#gb+1UPr6i6ONp@cP+^)dG+zllE)ab
zk`r&P|H{d7WYN6E{W04f&pKVTJZ!Rl-KX8BwNFRoE#Ed%S;~EO#}|nnl|<>Ij1mrv
zA!>$BeZ7*ZlEpD844bxWGg{EVkm#(m<?69BuMQR+$etsqqMl%UnM>;Kp689;Me9O8
z@aQtNm@-^xjac?n==H8EdK33_t@tpd?@~n8toNQfKE)V^<`_COt1??UiMzE59@(X5
z)M%KXoiD(`uwuh?gKf&29jXG^h1k})6>)AoeCnXcSKheNo#j6+Rn4w{dvWDY)r#b&
z1<KkC2bKgEWf)oPv+X+E6S_ENf}u>?p=qAC&b@lMv3$?_>&u#UWXxP7x99P<Y_HJ%
z@<~N!f4qEs@5@~Kdac~;R-3eq6DObfw(#n{grk4OB={EWE-t_Qdfp`IUvD1S1u1-%
z{uHpD>(X84pTSc^cb=+HGs+1}IlgG}mcr}o{cU$en*Xij-=CSXsJ-f1@%Q;Q|338O
zZ;pye;WLemV(6Y}5x;d;cI=Xg>z2o4H7#V`GgD;SwEJSIH_qlNP2iFgSrT6=`Ao5V
zYgv%zjtjmYKZwt-eU(2y-s5@AwB66TYTy5{e|PBY2C3UBF82&%_vi62Op(6c_aMGB
zU-QbIPw$LU&lGjVSA7Y-|9@}(`IwwUo(5mt#vtd)X3s57hW{?ca444CExrDC@xiyZ
zx1B$$&v4+oe9Z^>uN(G#y1HI!%Cb50Evxw$j1-L&dE9miNEObB*8BeU#HFKQTS5wV
z&OV>owU|ePsmo*$1Ivn5msOQoXSjr9mj<uleKSpw=j7w_Yh>(y+pXV_p0VUs=6rd{
zw~JloS(fUZ|0eJ#a@vWCZ$<uLIWwnu-9OLj`2F~@%6ZSzZJtVo2Pw4(IC-tq=vy-7
zZQ1UN8DGA9xv@>R#lV+4_hho5&eW)wh!fAbTOI_h6jAS-^y>Jz|N5rq=GsQD4J-a>
z<Fq1XWkZ_+$G<0!<@bNPmF+k0mGo^xvt7AcmTzCaef$2qd9#-lJ~;3%=3KsMv{Q!$
z&tnU|!vUIaXWANzi`V}?{Qu!%`QInp?LIve@0<7YvHg!t`Ia&25{gS>e0P6k5S3hX
zHNdT@I3;L7w3+S7u+C{*A;);{C-eCh9?<OLTvOt=e1cG$=6}QM#tb}synh!@e7$b>
zxfGqJHocRtUcGwn-t|)=hm!m4^_GN0b^9o?u-adLQ<8IeN=)#f4XKUKW^>DiZ5BDm
z%D!Frti&RT9c+B2_m^<3?7jA4--dtp%I}y4${yxuE#g1=;>)4=HeWt0?mFCe>-TQ~
zBb{Hf!|S(HY<3n<jJSUIW%~60@0RM_dg2ka<V1k_Wv}C_1y?5rv7g!cZrR(Z=VZ)(
zbboj=t+0%_;GF8|?9JMaH~OySta@ap?c<QJ#I%63cZX;JA47-2<>fQ4bTK$`Xeclo
zkTPr$W)NMRBCy<Y7T1+K`YR-lcV-4KT!<>SlAV{@nv}TuEDOiZdFfJZ4`i4hMW)?0
zJHM%F@4hWtLQXuNnP{;sxPP|IX`W+oPv`IZ#qOlxD|Fdp_gubYogOEK2~p0|R3o?T
z+7-1jMCbIO774b)Ez2^cmab&TmFy7;%Qt`h^;g<zSI%!b?rJiP=Vq>JjFj5eedSV2
zxFl1<wWQOWLOz<CWE`Zp&$R^h9#p<CSzxNt1*7AI{fU>_*w*B#`krVqc*3o_I3SSo
zed#AF(Wn(RC;KChZrJM7k~Yo%N7$|Zt6Un{cxPoaO=RI@@wv^gMv!qT%UzQ#8&ZS1
z1G61Ib6vMoxtzAlYL~gAR*>st#)dN<D>&1(%{5QY+`+5-Od#}%ZhT7QGJ{Dy0^!qQ
z93r;IT>UVmH)Nioa<IqCrURX4QY0qsY35B6h&9Mf{;juX=cN~)mYrA<_S(oaaQ3W{
z*7bhdiV_XKYS$`PX0M5GWndIfR5P3GaK^lijeEz0U@5u0QlpdVTrWJ%JFLyx5>!}I
zyer_QGRM9LtS?_xa;<QgBh9{jDtpb+66Jd@wp_pDxBunL>pVU8swb-NGZPS-c2ICh
z%+}W?de7U=MCt5x$&7z~-Ni{DFiKd(QG1Co7e{{Q&77^ajk5)IJFGsJFrQhhq%Jcj
zeA$P)&eNHW-H*MsC;ypi+M87?j|61tb;|{$Kfe5OJ-?hnTkn!t@o)dtK7P`&_3W~#
z+mx&?ikj9tWW}C*dQIY+&X#pYBc0#QkGdQAM*iIDL_?Vr<Gp8ItxEGg+Sn$yy5RPO
zd3EpqC%v~ltY^Kd_~2HpHzh@XieAiFyi0X!ivyFV2b0eRhGqkaoW~!x`Wk(cecYYf
zR`C9Tg_$wS%^yvMY%LR8dO3_vS#IBT_0^qtzUMXS^JTTq_Fonf5}S9t?iu^_Z@(W`
z&&z+md39F!)pfDeYs>d?_m?;4o9~jnEs~Mvw&CoIv<d(JXRiJ0|L4o2<+s{cKPa6O
zWXeeX6K8WfvaIsl!k=~eFFS5DY~=7aVPsHA*?3>-{rahQF1eVAbCsrL)_E_B@Va@7
zfkDmfb_;LlY6bz7PiM~TblY6HDfG6z$+XRdR<Si_;ys0*dA|yhQc=3LVk_TNEu&)-
zg)Xpc$WGz1{MXUQ%F)1a%ps+x`T1Yzz>>JlCpXPid}O2|=YH_RyIVEED(OpZ9;u8i
z3%*js=^f3og^9UR{i%VR+d?<v4jtiyq_x2!lBx?H{H%)iII|%~t#wwe?%D6N7EYOC
zbxT1>Yb_(^MhoA{C6XdKv1N+cvt3-;`{nHJMKZ{&47fF6*YZVyhinf`ZIN)477)rh
z?JfI1BX#Sv*)r2aF2A#I3@YHRDXChRCS@Do#PrC)So_+9jDi)KOYW4MVq#b*yp(s+
z=e0-Ww|+l9i{DGzO~PQh(5#FrY%yGxc~b&KG#PG~c`bHxJ04UPwPMA!XeG8q8h$B0
z9J0E7=hiG`wr>y*|M+MB9EU}XJUSDm!qx&Pv@msFo%DJ~%L@a}WY)Dam>dMYY|abw
z*dS?frXWd(b@l1fff7}jp`M~%ajpIN_Pa~=FFofjuy2Eyi$D;w!y=zMpLVN<9rDt9
zvL`%do}LdgL;bnj(E0iHAHE*vkJ)}$`mA<t*4_#${(H-MrQ@If*sOcmf1dtiiOrSg
zKeXoGU}ng67e8;ix8?lmj)y-h&eThuc{oQ{+R&^mfTex4OHlVok07@mvy~VBEZFmO
z`Siu}GUl$Fx~=!an&_Elu8LP*^Y1%%;Z{M{DG9F&(z+dWD!Ue5Q;Y0A95%x<q|j#n
zti)+o5(0TU<~ZoTn-gWb?ShY4h49YA!i2p?C3Nh*Cw_jk`{mbz+ZYcjES{sl5aBEu
zrWqKjXy)!TZ~w9HzWeh(y^gM2#Ly6Ms7o?E<@i!f?-Lt$CYP66sWDz?lUh09;@ar#
zX~kvNlD1j1F|4}WE4+Yb2kRZCrNRtOlD?I4%>oQUoX0dAl9uo|H8XxumgPEeYb~c)
zr5$4*qk@B`5z{&DLscJ+*3Y;9c<cI}Xa9D;Ul3SwIo<yF)|>xkUBBeEzVcCv*OH4-
z&59o$-C@^%r^qrPC_|LN$!c=qwCD{R7JKx)jF`NLH7Z%VFXIXu!>g*({P)&hlDzhQ
zx_4`w{i)(-+S{g0@bveV>5!3Na<g|o#H7L^C{XrBX5O6$Ha?cZwb8r(_SIK?@-VzM
z;iEy9sv-y1qKGuvb&N6BjT_uDmkKjDxP|Jp1WXAyR=N6i`OH|KYM<90vm3jA&eu(G
z%M$ih6`Hz9Q^`PO+T2d3`2u@>UA=wHx5BoOm0e;|_3q8;=dQT7wX@&OFW30~dVg7|
ze^;Fn`<lIr{q@hE-8$t;!huIqqRbesC~>jnv@e%Dmbjvau_0;W1i!DkvsLRBDJ6Ql
z3NScmJ-(sCA?z2Zy><&5!$KaVignf=ie3!ca-zyFHogp)m4ENc+dBI>^XAF%Oukfg
zzVB^!dN#ug3%yhk&49Kbt)>?iI#YiM7Q09r9Ft&9`0{g#*O|0F&FS7L3)6ebY=chR
z^g6L6ozX$Stx(3b(B{K!{{EgT+?8*d4PT^fS`)+69q6Rv$8g}02!o5r&ULFp^yhBM
zQet#DC(*EwAtSQcOvm=`lUIL|PMvMvm(%xD|6ct<!%G=^cWpAVvI@DoclwQQmmc{n
zjnYix?t5Okq)_tR-Mz;xi+60Z2$q%fTzL1*k+5T%EMI<^)a1G|;r04EFRRTMWcFlr
z$NJdYFE01bvETae%uVC7cNe=J%3Qm1(s_|%YYe659yszeBrD~&27|(*!{u|oY1o!7
zDr0c?cKB;}{`?(ZKVA;pKIfdZ+0tV?{mb`=UQ$~k@4@(rf8U3`H_H+kcKnZSxBt5G
ze9oyH(MG-Jwz)ncna7s}Nv?Hh+R`AMd_lr1Q)SWArK%S>EAL6mo#N?Tw)?JykBM@|
zZkwkU=D3H8Rb_X}igK#l$TPXMYw9z}%#`Gf+zg%?OD?qp+_v1mv*_~AT<bFRr7R2<
z&yPuTS(wbaZ86WXdX;FKmB}Yx^E(WV2lfWanofS=nsnoBS#@6BKk@sY^Ui;c+rxI)
z-R{#w>-YPl8RRN{Je0To`k<Nrs1w71)$8{dO+L>%Z^M+=zY;TUK6&UapR+aUXUw{Q
z6T5XL2&FxHw!EFuL?hRMY4e0#9dlj=yf_ljzo6HQDJbL0EB5dFdmoG2{aoq)zjyMt
zn$FYS+Vg)Ld0+SH@q8(1+3mWk@8_#}o{^Xyr0__gt*|7=hKIRAb4wJjlZIl8;j^Vd
zJ)7$Gi<ce#y!W})O`mPIUzhEYb?SJ&bk|+J=W~izUw^&yvSf14bg$OHFOypTTOYfY
zdwbX2yxmuYoR$Q=bWyn(vn_1(-Kx`T&F_9WYrwJPT94s5U51WD0t^<<14RP8xLcF7
z=DsW4?W8iXbJ?=%f4{x||NglD+&{Pe|FpmN@7njehsE_DZ_EGdP?F%j`uf{3b>9_?
ztPPBd4;D3Av8*thIMFtjfi3O$udLd&l9AJ5SMhvJHnrXR@WH{_ee+K|IiB0S+;9G~
zIrU%j|9?B)7d@@?=hNx+|G(X~{`=4V-{bPSm(%M${tQk(Hz#vz)V8C#d3%4&%4TD~
zthxR@yQ}(rf2JiO!8>n0(qxb*TBxWP$j0f>U|@E3!Mu%b3<{Iao?SO5``6kX0_s{?
z&p8-<ZmwLqbiss&o<hHkHp;khKE2}DQnumGi$jOE&yBTvmwff;l-^Xk3iBYh2$9Sa
z49{Pj=3rR0bD`JHGrt@dHbuTNm@Fy9C4B!W-;4#<LT)LxG&mbhRqQEXc+s*pEM*Bx
zu0myAem=vNx^n`Hr#de1V7Mru+*%OJ&Y*L9S<8>TcFAid=og%3Vz~c(YDk;&9F>(J
zT3y1o3w83QdM!=*_$R-`qiS#7{qM2Ye?On8+iMso!kYME=er9RE}Y-@()Vtj`Ruc9
zg=ZvoKk5p<SNEI0?9ClRdvkk3OT&x=t+z`rWoovh-uzj!Fluesr=N8qYu2qf;u&=6
zS<X4#JVvIaE;{-=T1sN&vh0iYbvh{vr{p}Ct=bZF+|{deQHThe;{-(!Np&&zbDE1!
zSTYD)?@FKE`TA4PwRtk4y}KeKO@emsta(&k|7RToLqm|1s?w!Nt{Y#qA6d5Q{`VO1
zTMWlC6peoN<Q6N0l-=5OeOb@z2!@7<PHKUZRQeufSQd)7E2SOlP`T)(t!b*7vHwAE
zm4b9@bIbM+SHZ2pP947<F5mV2=ggpczh~MCw;C1|Zmd3EYbo^gmP^yOtukqMu3IGS
zjMRRf`iUVRpQTPC+55ZFe&(vRH<>(&uQM^YcucXl8+m(<c3;|YjYm7nV%A?zcwNS@
z;k^1j1DTT{+ZsF;sl<HUT`2N<?+L$~nSR@QdhG5*pRnD2_2MyubHbAu5~fZRUFe)E
zl>A9Qx9MM}NAVX4RwsrBGk<kf-KmZGQoggsRn79yl53XBb6S{Obf-+-q;)0q*q5n-
zUea3g^_M&NN-1|<NeY|ge6#rB&Xmbw4;f}C=A0=if1)ML&B0JyTeRiohppeXoDx`d
z(B=QfIIjPUAA@rbI|X=g_eDutWOgpjwso2FeoamFw~6z*lA4(;Qbn1LILEwMyJ&`1
zv4vpC?$7D>w&(LOyo*{PE0&$Vg+uj1*QByNM%wM=6R$)cGn*!BcfUXNR^{)7;XKPv
zr%vZw8^1m8Q^sDslK(#XCKh^I3O3ju+_l*#a>^F3yAF@5cHih{WpF;L>%e<Pf`uVV
zKv2`rtV$|_KS)CLn1lL6_3M7Wl<rt=xy#tSP-@am*9m$@O}^h+wfEqsy2Rgg%*%G~
znItWJ()io6v+Yg7%b&BhwMjFuopN>LnW*JhIi=Zf0ZYd5B`X*gJ+2cnO;MZh?Dpo<
z-?u#P)|t(4R!C_f2LqSHEj}TY4u8`p>yoN;oMl&^*~qfwrL@CKZCzPq<14<OR~e?a
zvUSh!Vari}v!niYNJ831eZ%ybx>HXd^IHFLjY;F#xl=E1TEsX(XdcJSS56OJXGz`p
z;;16Uu<Kxr{-raAT$=073H-eCU|+!k#z3I}G2hI{cjYDf^H+(UN$=LsY2I<?pJLPv
zj@Q54uCLe`C2168VGw0;C9mg($yAlDT{cIngMzzl#2<Asbg&(Gv5sv)28RMu%F<aH
zYqn45eqp^>a+lrLaE}WdlTJsKJy;fFkigO8yFk>zx!(ErgyJ)Or=G2yJYOf`!p#3p
z{>eu#iY#2=qcPRRghP|L@rvup5|zIDWhu{ot252MX?B(G_P>W~!!Guw|2ZPza>C-x
zorj`@tMUpTiR?Xf?&3RD=^){wUqVuU#kTj=zl%%k@tD$F@lkd1;_LDPe^->h-}u4$
z`0<*Xn>iRgrd(rla&aqMV5KR*c)&RzLn9$a;i+=emU~=DnM`Y!7)iR#nWL_w#_%XD
zK~N$r?MJHg-MkluR<%#XoILYhdt|NRnRaq-w%5P@#pnC`R7;k<kcz4L=OKR~<BPKC
zwq%XHTUi)RUOxCV|L*QGMfIOu@(f=eUu$!^!NWGk+I2!((KBxTf`#YuBzJu%k6XL`
zmR;r3ZR~ax!VCtvGAn1A`D7`XWW4aaAg1=9Nvc=TjiL0@lG|@se_dWOsd)8%F9FME
zzUA#6a>8u;s=iOZ?pvFBK49aVy**FWIDLfv85eHfUn#u*_3iDR^U|-C2HI};d~eyt
z?F&M$?_ynW^;Twm;<nqSE|S7C&q)bfXi+$+qjJ+Fi;KZ+q2azp4ue<PQ@E;ycpMt%
znnW-qEZZDCW4Eevq9DTyVFm_26~hh(fkq|843P!?l8>hau9EN8zW;IE?tLFDv-55W
z)cuXV|L^bmy2}cx84ZC33m9{p1Uj^D97tHXGNprsld-3_Y}L_%Him-<EBBTDJ=S-C
zcg4ALTlZ##8O(e7D(AZT8AGpx%?s6*-~7YF@bixR|G=dNaW^*`8fFLzYjXP}9SEA@
z<urxSIiPuUV|K2_!K+X67K?_OP5I2{pz>_K?ZuDZ)uwEAQR{rfv(<1Tn`?lS$I?4L
z)50Y;NUU7@bC$xcYtxjbDXG6~QSM7!l4F`R?|DH#cQb>+L`^3iL#~4jEDq+mI~UBD
zaAncLD=ePZPE84VJ-^~tM0%O@wBx}H%9^tkPyTjX7izC3=KP<5Cz2tdXJXWGud`oH
zIG4-X|9Nuxv)wbVnd{h+3LRFpo-)q1=*(p~{%E;)Q@5VMz6-&Nqo>yI7g%*<!+n19
z_0mRc!nsT<9kWdi2yAtA6kZS_=`0v@bH{q?zRCT<8|$whIcAi4WY0g|^(&{uTwk={
zmz&CKu5<18wmsh*UzN1>YPy)pAqMu-OyP+#EB9S0ymRgqg94+h=;MY}Gc-3iF6_MW
z$k1wwB!{HlGO5qIuD^Lcq3@}CSz2zlr0}*izdB3m^+eMdp7nmzi8kBvZrh`nq+Y}G
z8oqzrR+UA0E5Az5RdVpkI`ZMei;c>~J9(_7uLaGE*0j39VIt)?HCL}SX70}2Utdh#
z%AgU|+Wl?UZ#Tv(&z{7{%)OPOxbXCf7wdFy#zyO#>~q-Ul(0y6c60tdwVD(EuFaR}
zlYRX5w2&8%;yUl%`8PUm?M)BA^QJoU`AK*24?i~D=i^M;_TX*B@w}y}rLhmc+<f}j
z`>VMS%RO<gyjiD&oi_cvbkO|0|NFU2EyCaDRDGJMJWJ?1Pq?oA_FSELbE_}UkNNs`
zcE8=P7siu+t~B5KeAe0NxqqInzQ1e7tXt-V2ao5~Y&VbdQTn)beck%KS9U+^%Jz(3
z;lZ|6gG=RcOOP15QK#tYX&lVn*&QN`Csfx(8Go<;eL{8p?U|CN{`_)ZU-xR;^8KH-
z{=cdAaCKhA+1q(PcJBXwLig>_17$xG9)1<-Rz970ZkY>95bMUtrCgQj*{Rdcm*xLE
zY|Xg9I#8tZi;!gdqy06%zJ^_6Z8`tvd;WyuRYntXBekPH{5)U#?fwSGs-LIzZyVUw
zrlmc*nLgjP^wpJRzRy!P?7sVs`TPC(-piF0_x&o5mtA4KUts>9$M<*toc8`Gi|M6c
zZr}5#``7P3V6<Fk(;8Nlg%gF=hy+9{Do!~1Z_zw^)}@6(dj50g&W(-a(@2+MzFzqM
zO|bm$2kdqQA6?r83R5@!ydM82I;nh;N|~)c*Fg*R<OvhJ^<KWe`T5e!bC!$e6fZ8F
z)1l%ib@rICd%xZ1Glr+PZ3&9XKE3Vv^Jl$=(cAJi=4KzbdP@9L-)j!VDItymKmP7}
z{clI_`}^iwuFWkwUOM+<XJ_5|?^h=Kzq`9VJbQCQv~9(M1J(CFcTeB@CdldKn>%mf
z@BNt0Z}USz;;?S^gsT&a*KL&&$XYb5=Iz$}Ki9VJD?M-fol&{|!$$s?!WVZBFaEhS
za`)}2#+#Fh9#06570qtRRH!_Z<09?QI7PwahF+9e?^O=t!*?T0nK`UtGf(`s`_Ndv
z_wU^Qw`Ny8-+iz0yzTdv!kW`-x9_{q_VxSyUtzaC|8o4m{l4yd`oBNt>n}as|M&a;
z!ZY!P44zC=MHm^_)C3GJTg4X09DH%*;NPvr>H7-5+uzH%Uv{zYVtCG)C2QXJytd2t
ze|e|q67TzSA=~s@KV0vx?@{33t!>;JdNE5iS@<Q7=_ch={e_9UV|0Gs>)3i@wa)~L
zYufi-TG(}Fr4%Ve?qBdcZE=p0Y<o=Y&8f~Wb9Aiy^=)nDD9%Ydf89%Zz4Y|&8&`R+
z%Iox=yESu-BI5#<EsZxMM6<IN=SHg79A4=j$>SyYcEyVtwM8m@ybg1Yuxy;5&%?wl
z{WWU+b=Q`#-E;kxGcJhGu=)LFqtikQiE?|MW(6q~W>$vJGUwR;F-feIJsueK{rA7~
z|NmTN5NJtUe_dKquI$s#>~(v~5)1cjy!PVzZ{}Cil5g)dxWJS3HBIv5i5DN9eU%na
zd|cICd|J$4`pvy**X8E9JTdz|>-5&HpoSxNExdLu-fWycDQ|Yc!>V^}y;DD|(O==X
ztdrHME6VTA3W4TR8&@ugGTtbr)^hX&2ZN05zn14q&EDQQ*=?DB+U0b7L`+oE4&!Bl
z4{B!V9&ju$%1UN%?9iCj)K(i9z45qvg<|=`e|x#hZG|?TxM5;$lb5>LgJaT?rN330
zHRUu#m6qORntwiX_kGremqljT!dG7k$r`G)3fz(iXnQRYlGG68WiWwbQqv`wmerS+
z=A3%`HY~R+PxJDJYunY@)UI(}N!+e|C&nmBqOh3dvCLJ|htqd%UOYqaOn1wkooaH~
zXEQ3#G?*MyxzZMtsF|ewZ-bFqu4Ua`$)2#&D=#_e?<n7Q)VYfzD0}H)ktVhsEJn9a
z&vaqle)sjY_veaYR2B)ViF~}Z@l5UcH3bjK_07!0FLhYhCEohFxqtPsu+=VGHYm<m
zu!r-tW|PsS1y3eOOvo^4V!LpRgZb71i8FG{3mk1XJ?pEivf<Xd{Cblzx9tAQ-761Q
zCvLEtzJJM<&xa;vE}xTW`g`S?*@@rI_wwA|UiB(vPKZwRH7}-xHh!(2npGb49NlD|
z#;P1A*%R|hwY=-9%*D=EXHR`N<@5CG<>>9Ay0ahcJ#X@V;r^od5c%{~%g>0M7o6l3
z{a^FNzxVR?SIyQms=R7=VDjNvpo^P?Qie<071!HpC7xVMe6m;>u56tW#+~>&$34Yj
z?%Q?ix;hk?7?!gf$Y@Y1U#7OYnd8--Xs_E+3>u6slOE;l3aDEa{Q4vdgUxA4?{qz%
zV_J@%D<niYqSKdOuQp@c_NB(*ANNf`hHnRIlX#Sr9CH;s{#;#PdU*xofpve5c2wLv
zb~63k8D8l*{)Y^+V$Dok85k3u-SJs?SN8tqWSz6y#k4N)J`?Vls^$>GlrcqS$BX%s
z?=!WC3#GE9&60VX`tF+RrOStu%Xnr<8z<Cn6E6MpgEKTHTy5#ADWwmZYIn<dz025^
z=DMfxw&c48gC2qA1Obc2Maj!HZOXkI*5Yl)CdBEa|B|u6Y*x@I-DOXH)_GXI3=;E_
zlsVhyKlM7JgGBq<4Hw_f44Ih0dZ6KvcYywbniuyg(__u%t`^xCb0EvgcItemBPt@r
zu^dSPLPdUj^V02<HKzp!y;2a^cKUSRvX*@nCUq<<2`o#FW!+2_V`j(<(SI54?I+~T
zu)st2Sy*t|QFp%uk23uX1q3voun3%Sm=u<Mg)LFw)nQGW<B?|1Jw+U3{3LpvMVW%!
zZh6}oEoxN~(PU!1Q=0JS&P>zQ!a_}}zdm?U?*As@oy?!Br!!A&n^*j7Nle&1+o-*1
z>I`4xtxDf5Y@ahN+h&@;BQ0MJtyBru?xaO^Owy+%0-}yiDt2O!<vy;q>FC)|hK#RM
z1*I5Dj&A0jXUN95s#=}lfbY%b)!TD!{t~El<80Lzy}`uLp|CWq=gp3StOAu4Uq4A}
z9nD%Px~;7!Pe#3!H+8=udxC{>l$2Y5=VJq*FTyX6>!b?*Tl}>>;!Eq(;HD`|&RH|w
z2JD{SvNnqMmND<$O;!I|?&^uHp2Z+^NMcD)${vTN6E?qc?(*&rG@QMCUH#VWrCM`+
zj|Y}2+(;4FYPLz<^j5cDqTr*cD{khV7yav}Ut+4j#p)SvoW;l>G1p@;uRzlrMI~m2
zq{uj~T=tdC(^^}T7#SS0HP8L->tS1}VCI&+q~p||A1W*iP8^%p_$@C#DjNRh@>=uc
z%`3O(&6JQ+WC_${PO$D{6xK{-(Abwz5dY)Bn_GLI&ztGa_~2T8y>waLof)g2$!32p
znRvV4a<c#as`Fvf3w4!~E!#He|G66fZ+rj0y3Y^UGpoO@-~Z$2Yx{rk?!ikJxf;i8
zO)_!g-KHSLBQe3P(eReToE7SP=k2QB+<eJ=JMMdz?9@vqUdMgEb@lzrWbU;VVo}+r
z4GbElFf<scO<Z(UeO<DpSmcV*KXsG5qMbEAZ(@Eu&vIu}_7@)2<ikJr?pA+w_Q8vt
zw~Ecb#)vR4V7&ajcF{zI3|@cR+xK=YoUrx5C2zf%mW5wt-{19lxBUfn{aY1>zv?GX
zOSZoA$V|vG(8|8}-<QqyH6MI}L)|qGzWTJecdM0uE?a}f#6X>10T0ckN1o}tbZ@wj
zVa9M^*^bN|Q5scWtL*0%@10Wo;1GAN7sG>@=~<2%x!p$RB$TIA%@OwVSyHn3X41@6
zN7pL!Z81DGBP_+Nw{oJ>bSV{)-0PDU95isUNI$Z$`?T-!6jAOYr8*5R?7QUmS(Hw<
z+&^hS<E@#(hi3*p3N_2U84{g+_1dGHxbW4Yt0%BBY}_N&W|zwGXwS8t*H*1H^H`4t
zStUPT&9LClh3|jk7KDYr`nh#htX$FZ<@_?czPNlBN$&ZyF=?gA+^Yva-F$Xy)x=8~
zYqxBab(fZP-+1&w**SL8_P{A;pSsAjE<fKm?OH$^e{W~i`B`U*o9-}0#($AsJ=<JF
z$eH_b<>`eE3Z0>PN9Vf4etBqaIJ?=f{#W|;zPTU8n_COhmrOc2W!>tYX~(z6Z+tn^
zI^FpV^T9RY4hs4IE^lXO2%8nKDCuJ5n>V@UcCU=`O;?@2CbsX})7f<ox7VMHGq>E7
z_i66q+4mpso4V^-g3!%vd-ra7yZ_(E*>|$o7&s1=@BRLDl{AyXoi9@-#Q(Uky}C9r
z@J*S}?L~fFo(2gMl$eCpZs}dK@K*o*!mRU0gEL)rKZq?kd{lhjTcvr09oftc_dCzO
zp2o<)@c4?`^<^$vhhww07<%c?S+#v}*a7vl^Q8<AKFpMKi;&#J<|E@hTS)oI_Pl*R
zOQ&jgFlMG){<GTDeO|mzT;<iN>3M%nZ+U*V<g%~)&lB!!$MbhSomMBnaA528n9t{V
zBNzhWvrBfx9xvmXX(GaHYrpI7H|uq~Yi^th{9@v{MWl_@L1#+mL&KC)J2p04GAve4
z-~ajUQG<!f%8SF}ORs+T@nV~AwB5gt{~zDEY0Pm#!uOCzSDZjggGB4X*Hz4s7kt#t
zYW#h!%h-^%d8S`_&h2MCH>a6ySbN0tjOF^PS=ME5R)nk)e*AddYfaVDOD`>SZkOt9
zd%SDj>$>l|@0%Vg=zjkBr-fhKra$%TUu>~n8N$Wz?D?}zH}AZ@|KS&Z-3#Y_n?E0d
z{q25=&;RKobG-b1t^e}dH+Pr6KW_i;qy3-7_Pd_Xs}?ZiIi$hG>FA`PP&IFR&AP(N
z=KFvCk}i8=UvQu($M0=^&C`in-I@#M{djd^^V-;ImwgN!2~LM~uN-PH;8<WH&}8C%
zVbkQRKibRhTz;oEvt+78o=A(=-y?fk{xhxH`%H>A!LaOkZ28r!tyy39xIO#6|M%WH
zfh97}e_olR&l&1H{n!eI4&k>qL+qEow7efZ`^?(DboceQzJBVEtA6$5^4e`3A&Yv&
zwD?+H{j{2!W@dZ-YereAy-AR>$jX<Ar$2H;FtD|Gt%*uw{=2egZshiRpS!-iF<NtV
z@y~O2{!N@X@y(H`kH5&h+q6yN=1k|y;*1UoySC4-x%FQ9nCE(ZZr68eTlAe6I+E;p
zwwwyOA1=$8*H<aB!tu7E%j=JaQuOCsy=1`B?2<iI#dG=PlS_hM`lNkcc6Q!#zR-5F
zoS6JAPN!<@KiHfv-J7=9(9rIk)i+jlzAwN2e%!dRW}m?Ek2j6ew_JQ#5|u6N{*Zg-
zz4PtDd}h1Y`Q&EIo5y!}Mcn%Ppxujm{(Nc{k9%SDE&AT4YxaM>EDv6}#Un-H=(^<g
zz&)v-uT6Y);>n92zj~!V{oKM-@#w?Dvehpu<r*TRvqjvF-|E($V(8?tWy_nM-i<YR
zHJ`5q9s4X@%601W^f{%kk4=rr-O_WBp>5fojh!c*?EJGu7ld$2s(2cAxCq_eXyB!>
z^x5<0mKUY<?T&E${Mamh+uye8&j&$<=c><-In3)1O4=fLciY<bhL02XidUSCP~YhF
z`O6g!RT+km_3BFuqO|wxhbCSAvTJU&*O9=l>pC7!{5qR4Kz-wcOPh35mrilgUOGj}
zK$M+f@fO1)Gft`MFP}L{`b&{(eMQEZb19n_Pi9D1^5VDSqKFqeW)~f8i+ZCeDQW!t
z`|n8_x=X`?Rvmd^k|-9y&^#kc*{n6<bGT%p$j*+*%BP<*oT-@*85MD3R+*rJ$lo<j
zucihiUi<a3^tn9m;?H75UJ~=}KM9xJI&b%(89(FFixuA*Y)Zd;&35ln*H+16?JJ_U
z70rp_|KlB59M81*t)F$-`q^d^Rerl46aS;<+i!a@M)tFja^LQ~Mt8bzG0d!fzxRD;
z`2JIg8!Y2(Zl9fZWtw+~q(CF1#wDihMpLq~@_la0`DZVdn)u4gQ2Vgvv)GAx@AY|m
zmoYGi{i^tLgwrn2;=z*^zFo%@7F?)G*8KYa;<f)r{{Q;1a$Dlm+-8s7jl5Flrz|gu
zoAzLesn?_V8!b<3W^UPO`{wQ@D`Cc$+H!$R42mI22lD0DS+Dy$qvN?xmF~nBtE&Xm
zAH3Uie0%EKur*1k|K=a=H+rRb(#W~reD-c_(b*GEAHQaQuXDG?|93Zor~CW-dvoQ2
zw40Z9?*|uMlb<HVo$g1kpS!kek#uJK;!AFd875gD>;!VeB{pnGO;#$N8L-MVUjF5Q
zn=WVd*5<A3+T^V-lUB9zN2y}grT@KGt~pz)%f)2b2IkxG6y`p?^1d&3O-033m&&Sp
z|Fg6?Qw}RllJ;<5pOtB}lu=YADm(S*+q(H1S_0=iuRXr~4{R-fi0-#rFJssHm|5Ss
zb|5S9`@>(SYHM|Z&2HTJI=NzPOs?_W7`{0o&vL4+K6y5;^VaIl4LWQ8PHU2xX;$XD
zBA7uz<Vi4l_fPK06)zrr*%fe;ts`47fV+FE{<<IPk8BjvcuokY=4^>rmttP<%4*Lk
zjrdjdTW|jU7o^`AJI&QugQ21Ev!u+~pKn_1H>GH9PAM>7_|(fT`plZgS3b@0oigFp
zE9-PCPjkoQgzTrHJMXwQtXz6-r@Gia4u;G;CDz-k^!?puyLs)mx%IP7H%d;VgTYH?
zs@9}Wg3KCc7l=um%`=W^HL9!m*S=Q6YR@OWg$E6PZCd+(>5QE<t2V8DTd$H`EuQl$
zNT%~(wZF&YlefI)W|hBR;r_x~C%Wo2S4q3k->vT+#4#z(Jlb)T;eckv%|&yUu`p;z
zJuApE-aX-6mI{mho}|yevdez(&&`_?u{7ZR&f3eryvsMQk-ob7`24uIV70?1_wnz$
zbkjPN`_a>Phq~sTmaAHN<BBx%(>W`zKDWy3R$`Rq(K;+RKmAoULjW6RM8lc`z9PJ_
z20LT3w$It-o%x+<(nq82{~xa0u~mQSu;}+M=9eprcHFV7xg8jj(-d$;!fMw2|NFFU
zQ^m`8=2sVGeqcPp+Yzwh+=<WUmo;B7o}j(+=EtUYC+=<bUcT=q%jw;#q!ra?ZjXP$
z_tb2E;eX-t*U~TDW4Hgob?(K<$EM%D@NB<Xx?63<;l*wHOa5ybcC0mbSS9&vk$2BD
zFV`qZj~Zd?#!KBTeW^QU&aGmqeahh@J#%Wu6}G#@F2?Lts~C2k`Q^4&xaIGLx8_eb
zZcPfxd;feI>x=2OJf-2MjaP0m>5Pf_Q(P}+X&53Q<n74IoK!fu=%SK~G(Q7}<$|Be
zosrBAin2?B6E+<%-uonJe|1~+S})UhxhVbzE1ofzeOHTbcAXdy&|&L3@kuvdz8ee2
z)nf`j7_26&dbwkY)vN-2`<W-#RbS<OpKmt1y8K;7ikXKEbKk<2o2<z;nGHg31D~$)
zSiIoa^fj(N(;e6JJWBYsC+Yd!?ZpD0-t4`<_wlrkf28j-aldu4`^{eeai;S3f0s}1
z`?d6KWq$$-mkImnX8!-@@@u{<UVYLh_vyy>f39xt+F$qAdUf2ojOV*KRgXBWT{)#o
zfXS;PX~FU2wTugwuU)MD>PIs7y$@eXZyR5Z*5Aie{rP`I$-;XN=LGth{;ECJ8M4qs
z_T_T#r7j+CH%yKDeEPfopF2-4KbHI*e$V3Xjo^oym+wB}m49zz`Tc8uuIJ6SElj(~
zP~@Ow%G7j`Awi)3wcD+Ys-GNYzrSC2>E!!To$UMny1Adme!o|owYAVD^qltwWmd&h
zZNpos%hd}mPS<Qd-*)$avh7L@rIS-j)b78!Y_~M}yPsdk<))&h9g50&cYUY(rTXh{
z$?kr~?7v3tPPAv?r+4$MKm1TOewj1r)Pt+PzZGz~_pkl?pf7lD&tv8ipX%prMjV@N
zd_I0@8{>`omwEG~X3l)g^7Y$X{_{4a6^<<*Gfa2i;q8`u&wqb+zktnFk-F#Y%lppi
zb-Lu-s6Tt?M2UUO7S$jH&7|d*w7OE-pKrcmxJ)Bu<>^f!(&sD|`sn<c>g%!TXs7e_
zsp@6^TW)RB4nEp-QR3?DugB-F{ob0r(^&iKmpf~==7lF-Pu*SoIPS|W9>bLz10QUA
zwRQ475zTGO=3Zr&uf2I%uekf^m&Vs+PujNn99vtoEk^M|uiT%5QQs#9PBM;)o|DyW
z?bl@?!^0lGh^={w=9`kLxp}*V*tPFIv$@*wO(0FL^6>3b)}{i#=IYl>x^}p9DNk(q
z#a-Ul7WOST%j5cC#+lm}qwFJIu1eXqC4*!0^>8z5K3?IyKm6Z5I@r^-)O6}e)3x`K
ztaoRw{_r?q>C5%sdJKD)z6;(i`<i8y=GnHDD~sw)ysij;-*V*S`uN}LxGPSb>Jbl_
zaiT8yWyRY!Gk0aIJ70W${nwr=N*<eDYyTDY_EVKM|K*nH(2=yV_vN?Ap@HX5&T)U^
z6tAS}s(4#K;ef>sxs$A)_wN6>_dT!gQ@y=a-kHxOghDpv$XNe;k<7hyYQr*#t&#6@
zdIdrzp4bs*A2iL?h;@5$QR~h<*FRiOFSF$PuFT3%UE!&n%#bsC?Y(lZd|9umk8#!V
z4_j`Rh`6`w%l|TeKQXW3_U*i1x31sbd#~60-j9X+wI>Q?lF!WlbMwEc#qU1pd;cbd
zSH7z#&B)I!RsC`@pm2B4>HGV$Q&+^?*{wQXSN+JlOkSahOf4-fj2TTUWn67HZCd2A
zN8p>g-M5eSe;?%k4a;5oZT0?dr?1CVzis|*n-Ja8;At7RL{_mSH?mMfu_-7jd#=~g
zRssE+64$@V+*WH*apGAM6LiXe!(~!R@y_pi-`7@upQm0>YBe`TkDcLeUbt4Mj>x$=
zmYcV1x$^oehvKx<|Fd_0taoim43L#tH09XoiLb4alant`o*e&k_WC`)u3kTL=1k2C
z^Lk^Brnv3dk>AYsef;|R{+DIZdHZgb+O8E<WZ?|-QuXX<kT&yqe|vxR|9P>UJ^A}z
z`+1$n|M#rj?$_@BYlSN^%<O7+*qP3|x&QXpJq9d3mTnR%mjaj$FbV{uA9nk;QF-ld
z`8Ad+4L7Jy3y(U%z3>0}9!DmI1|PNJx2D(c6un-{@ZsnA`hSb%|7tMYDSSTn`<;4w
zN1bV2)Av6T{eS4``@b{G_x}F;UO)fbI_(Q?E2gp?Kj?CJ;??|9JE{^YPG^+8*`=Gm
zH|w#q(#B^Wx4iDjW{yl}{^8!3pqn!9gQn4`i$)ns937uOOFq^yE#mBD^Y!*SN`Hjj
z^illgs<`)c>H3QEFQ474dt9d({JiSp#H&lc9_<a!`L*`1@Lq=~G4JRalfaJ~k4=2~
zltpr@MBI+P{k6BZMwTaQ+UD}GKdgPU>we~!e%ZLnAN$-E>-HKhSo-jkg`51Xl9RKn
zYkr;ZJm#R8#1neV`rDh$x3}j?uL_I*J?nMVzV}w^URx=7`pvi9xn<8Ai@phuW~TRr
zYE7Luabj)tw>S5877MuUh*~|@y4o+>m*Zur^|oB*hKtWj)91He+ZD8S&(B}4Uw^II
z8ME&%`}XhEd+T>S?z_10W70~KkhO9)6%TI~ryn*52x7Q#)92T&*Xt&FEtBn6QtPaE
z)45!({?o?=*VB(&n$_dyo4e!3qQmX|oV<5VUy-lcvtws=fB4#qlT2ezo;={9xJxpi
z<BpNj><CHT6EkgtHm$PUl*`0WGQpx-d#b^czV<0ns_lEW#7D2z)#;mS`!x5i%jcVi
z+Is!6*KWVVTx<7=>8wJhh*YyfgW)_Uht#Ui-7LCsvYS>NeWS`gQF#H2%gwhXQrStB
zW+6-mbj-6ZzP$M{*V<EWuKkYd9E+3JR&{=w{NMzq&DIA$YxxcJw<^uZR9PgaxOiz>
zLat}BuQMyd7l)Idwd$Tkwmora+rcMf668|6mPf2<Tio{Al#+^94)5oPo|K)o``M|Z
zb<-ztdOeta?92J-%Qk;wbMo}Poc#4g`|;~snS4uDFogekdU@uR&a!VGTg<1vda^wv
zXp7j9plC7uZ-q&dCtI6LD%JS;Fy{07^u8@;cNlyM$SRG_{PT2j@Tm*kUW@zJ=+1j_
z#jLDbUtT{X_TN5P_T8RN2TtvNnb?2k>y^2C85m}CN_r$qFn<1H&d$h?tTZ9kS-d(?
zp~AXMzE51;_s>W7^li`D?rp7o^!E0*+GjJj`pD$U$nDyal&ks7mhb=VSo@3}pEjn?
zn$Ev5+&{EDYMQCAzPZ#9Z_~v`5>r&HKXv*RPLx#l5<mVqW8?C$bGBjpvZo?)`qSF%
zx8_<*FP~}_xF~Gtt-6QzrZ0aJrSU#yp7p!!*+vrEj?TN}9c}zy`2V~Q!MTTTg=;aN
z;q#H56Ubn|wnyZ?)x0vvGz->-&Ci9Fw@nNyakyo~(4jZMpl7j0X7whoimsQ9Jv%N~
z<!&?)W=IIOdA)rV-!(C5%Xf3;#@;PE8tTaMIMX0uO5^)8Hk(%(7>S%LF*LQBSG-Cx
zGsJw_T?zj+>n2Sp-Dg!1XD@S5f@{SA1_}0#*Fg*kEgFlHFJvFu|9a!%>+##T8T4+2
zSAKXo%iUO9Mxwj5bBfiy7#s1ey$9R*<m>M)%(dj+TzNgqn=?at2?vwGm174#7k>KT
z#4XTpkxesC;|9Yv#^wg+!dE5NAO1bEOoSmRk;mcM#_LLz{<%*t{kiaMp$S9I$rGXz
zYppn{)s{r9Io;o0l(n>YmA(MWufpwbcC9lO@lG}FV%ciOy>{o!YdgbyG@MR(XD{v*
z;w!(rhl#<V!aVEhFYUDk-&7eHX3ui0Ze{z#v~q!X&_;=e8+%r8N=(`kEmM-c_;SR@
z$HlsnN)MJ5eE(wSWWg}Uu6EXPpS|6O4y&-WS2ABSP`t9I;Wn%OidFL)PB%8p)LNH3
zCF|_9sD;}&l@y$09Peo|I+&U-+1eShB*lqyVG9Gpb2qKKyt6;Qy~$YXFZqGX`bOWy
zXU5&lRvgMLLW@h*KXiY~z@Q?LdEivROZA419*wn+j~to1V#i(&{rmH(pME>L&NbIh
zXH`?hv(BH#-`UybD7^i6=$99VLWt2M+4*)X%6E?V#(y~!JU1ct-Ja-{tb!@;K29&o
zV`eCN7q;p0^!$yV^-6Uf|6IEuvN|X2sf+UTty9bvN4GIJw0+!bZeM+I!`tmb>W5?F
z6&Aa#_!2N}($o1N7V0au%1NKy(8J7-tv&Z$jQF$NQIcC;9$NWp*+Q9(FHY=w^l|38
zNw+rMJa<=lLoo+Wz;!OM*?*Uw>pcE!-v2iebx*~9-slzzKgwCs%6OU8VB?41`zGqn
zO>0P4q#&`Po7Is)WYf`{tRD})%vc{PRBpZG>WRLd2{rdLR!&c2ROk|Mz8@ex!<S>l
z5tYu95ec^)B)u5UA7071VRiMdg`Z@&`l5B7C|~7J5?JW)wA<q0yshQu-~IWqt7W^O
z?7Nh$9M{68N3S(|J$nsri^B2-p3g`3s->FFpM1Fbp$&U3kL&rbT08G7^ybTzpZ!5%
zX1?j-6o(a#-Nnpmfl?D6bXP|FXxh2A{QbVy_sR}`|M$w6q2Ncix!vD#bHQwvwP&UL
z&IC*q-gP6Nziwsog`}FSlrO*L*Pg!r_n!Kc+3)M$W^WGPzwJdz`fgiZouex*-jZO*
zHBrjAa4aLa#&L-eLt19$$Bl=d^ZCBjS#n|>=jtGjwI<cuas{t+IB;Y!iy1EX^2DQZ
z-!+vf+kXAK`~6Pw&1*%8vFoOsm*4fHNn3BXM&L5B42I1+?lg)oE2(wlPmNKZdum72
zvAQo;Hnw*2`SeX)#oC?|J^$XuI{Qa;EF!l&a&@}JxZ-k-YA%zx{msH->0y^6R;Qj^
zy0T%*<j9!S(^ox}j<cP)d4l1kx9*1{f3MQkpDi01x%26Vti|7V{{MO4$nkjlIc<Nd
z+qUKDq#4TyY&9&6xB2+v&z~S}oA9j7iGRPa-`muF`LxEO3$qmd-FmH;=l;ms_HxAQ
zA9WXE_`2qOesJg2iz_FX)%%4v$usD5+m(JvId*!<Cbj4@@!!71NA3H$-+SR71BISt
zI$k%s<>E}zHtcC=Y?rST;ZA-nG;jW#vg7J^KYAwDFm%k`d)VK0?~fmktzO+wO;5|S
zt9^E*BJqswv}MPa%P!mM<MU#5-uDxe`)x~~oKT&bxbnz%xhjjv=ic1hd$&v{{W06(
zt;#l!mO5lQd91(A-z>oC=;R_K?6u?QVu!7}W3RrO<YX4SLg?5cjhrn}buZG7wR7BB
zG<AgngOlSi1_Rr;xS5$Tf9Ad3nZEa1tp5Ld&*eRy=05B`7WL)&{;y|y=0^J5-0Se<
zlGx%K+3L1S_x+o>d%wi*$#HfcTu-~i|6KgLul|vD_S|2McN#;l#!Q#Z`f+f{+b^vf
zi|_C+H924*>;Lri>VLiS|HV0%ZOgxREz`YGUwC2i-BXu*;(ynFyZByuac)ZN+x17k
zdbmml&o)t#c=0l!cITb<YOm)^G?>;IcxP+s8b*g^A%)X^YMX9&=}*Z{OxKO7u1WR1
z)+#9GdDP^#dDW3^k0b8=zMG!E|1D?Vw%%#HM~Wi_PTlJI|C0aSs$MpO+Pmi;UU-oC
zRx@xz?(x*R_?mbA?>}8w#!|iNdd{*>mfC7R`tH|Hl=;1%YkFMO%U`~;=T$uFEZhBg
zsebLx@Vcja@Bh8`J?-2a#)gj@H=6JJ*sEU|y8SZi+RHQ79Nl>T{mBK1i$1JeF7CbZ
zOJC1vi-OiU%ti@P42nSuw$^=_xO4sgzn9L`R408}bam>}`+qL92kpF*_4>@4GtXmA
zr_C{+Hv4GO#ZMN=Jwa(b7o)saPEu)m9^}1W#Nu%bm*8>3$9E(aOc8S0a;?Y6<<F<-
z`)eNenlHON^Y8EPwVx)>uQ{r%=RfI3==!Rw@Bf^0zcsfnHL_(w<EzW{8a%xG`e)8F
zJDAPpKJ?+l#l<soz8&8G^`Y?bet&=e|Nq|qy(e3Kr;}rPY+2;epq+2G-L}{+k<9j{
zF`z#vh{G{6=h3}`+<H5HzmxxWxIFLg-u}P;mfL+@`S8!u>9OBFMd$r$OSb&%{Z`ri
zTAS8SU+D>g4h&w5yasGNjgt~4r6eYPT)F&qd;hg<Z=|m481LR<6(p<l<$ls(rUw2!
z|Nm~kQ<bea`|p1H-#5SS|Nr-9&Nt)wkCF@z=Is3*e((3>P0@TCQgdFnz1sD3L*C9S
zTMaHA;AFXEQ*9Ho>G?0~sOdfL?%3{YSNa%nlc7ba=Ea?d$Is6z%F&v#QR8#PF@`VI
zRhg#SV)AaQ@Psb(5Khd>71ef}z`&s7rMvp&DWB}TOvNdk_g9$TcAr;ucx%4KvSUSg
zJ3Wj%=CGf)-4_yXx$Q%SP_}yhR;iPh8eZ_G?c8lNb=?ik(?8Uv1=_wke>Jpa!r7qq
z<dcW@oQU7|`PRFV&v!QdpT5_;f74g3^Vajf->t4cJad(wZ@FAascDmg(2Rp=W(fz_
zCf?ZCJNbs;M&1g`mnsjY$)>N(Yfes@Q!*!Y`COfT!@?Y%&i1&sZDq`SizhlT@p^oZ
zd+AlaZs#kX`&+)(-T(La%HCZZC;Ma-)ULemj|yGBZ}a|zesA;Z&)0qb{HOTH+}ZoH
z{yet-_xNGLk455pSKQ4z>#MtN*0X=?@_W9|tCq7bc1zOfdh};!app9;?>o<17X9Fm
zRyNGZ<G1_tuz!wCrP7fbZ_BzpKRyjFT9q#N`Tp<5{o;GxpFj8S-TQs~4wF>0KDGXS
zSN-#J+_Txw`poZr^xpr)JNWYV2eqQL)+e2L($B?yNG*PKWu^YSnvB%SR>iwz?=C&L
zn*T@IbNS})*V236?=tt@-0nZ;hVt2aRlDme_TS#lFneNdiqX3BYi<7hnECeWTjt;V
zPZt}id#-R_<@B0$#-kNFX6EMC&1Zc);H&n^IdH1bqm+>OcD28xe*8JW=r?I^^|xu$
z=UG`ZDWtEJSmnH<;9rt#a(eR8y*tfqi;gVIP0C`E=C}QFV5#@%y~nrrK2-7CzI}VR
zzYR~qI{Vpav3ci>GHbt0ikHrrYqz!P-J76Slfu}~oLQr!#grH-Dykf8UHSL2{ofb5
z+ilD1^76IkE5AQtKKbCQmBRgJ>VK`t-{YCaxBt_%BRAzMKfc}n@#WOL#&b*UGhI$K
z+<A21o}RIc^P(-H&$(C5x{<3co6Z<f*0&?|Zs#HuGj<{70D;U!dFEvYRcfbi2@+;?
zmY36FuipIE@#XjF@?ER+Eo+v1vAFfJHs$BX<K|)ZZ@(V<vu)|mKMC8}7xdin_6gZ*
za*OR>QLMJ`UE6!_wyO8@=`*!kan3VVZ>~E3^=_EHqS74sBf&?nt^BBQUaeW}yPez(
z^Xi=Jf=uSljV@1If46<te`@P(mcno@*5>!}^4eGYcX~XYS91Thy0&$<CWF8&-SQ*9
zewHm-#dE(n@0!~8(8Ke0yt6R=%X)m*>Ff4O;`3gAzux)(@jK!D#dSYt&8%(tGOH~6
zqAy3G&`QC}{+F(tSp0ZLT)1#%nop5){>6>=_V3;J=;+Oz6Av7HyY6c8+MDxo)#@%B
z$vEqjcV&UZuU{V*-RQb<_3zpvW<^EUQjb@=Fa9($X_MUK3pVFC+&|B}qZaEvZH3_7
zoJTj4DvnL(&f#cOSTs?9#Yu`Gs%FV{ll>K0g*+b)*3=o6w$5O8U#yk$B<Ggi-14<c
zw>+M~pm@mXnrzjs^3P{3<U4zNm+8&De?Q9N&buDwxiWe4*1Ko#%QBJq(%1X-oWDwl
zmZ-(TnsYbAOeIgR{kxZ8RmAEn^Os$hRId2))NeAinDk74#_ajNKQ2Bz=GA+3*{!a5
zPG4W`ZU3JB@T1bs{4<=vqHW2M|MtiIdQ*J6y#CL{dj123X~Hj6qpr=!RODFY5hx%M
zxR8l4s_a$z-pOnn4f^&I#2Qa=9DgA=<JZ+0YLic%X*wb>J4)o%yG(6Y(aZ}0_IH1(
ztnzC<RTj1Su}MSzaqHR3Pi_t0yKZ{?{BPm^Rz<3^NpJ)oE>(0s#p3+nrM!>elyzJF
zsC?{Z?QBl82xIVFVzi*^%Y}yYIp@@V^f~9hUt<3EV*lQJHlwavsYaaVW#UcF@tn^+
z>Uh<qch$vDhwkM)fAHqXqlA(?h6Vl?9)FJ9|Mr&WwX?}n4$ka-m@HjaR5@!_!G|Av
zEO$+K;<@6_x1YXWCw+~+x<F=K&o=YZECnnbzZ7~+6N*@bRRVo^ubyGK`}vQuOGut*
zhmhC%({4>6r6#2;2Ldj8f46-vb-3i+<9;8m`|JVk5?VsW|Ih6GnUno`;?|;E9Y;oq
z<2QqL?@d28{p_{Fs{^L2vJAfD9o;Qkv@A~k^s6Hsemwpn+h)t{DD!JFNjJ~DG2zg?
zP20;8wr#!8YnO51D|htl^7*+gGXuD)j(^|t>~4O{zUT4tY=0-7weUT$)>O&izTE$3
z={KLu_T60j?eYG-J6HadoD}suf7jO1x4A0)`S-sr*IvCVz46)pm-32p1M?;xYCq3p
zFvsNUlY{(!#9wcCzTo!nHTj)$XZvg{{MC5h{^yQ2u?g(1n)|{YXS^5Ejj8WGXD9y6
zt&jQGf@!(MFZ<u^EKhm<X7jxNGAj4^8kR*yKV(UkIW_fS!en!~oh4RYOS`#E-t6)=
z{oQHz{HXo(FL}S_PIeVpb3Ji)q}`o&Ip)9O?LIAE{{O1=%M+#Rt3LPdc`-ZwkPFKx
zol^q!&&2B!KV9TMtg8QS;`Z9#+v{ep=xaKo`j!3P=k@j9_P)RBS$muR@8S2qqVG?Y
zy0=E_c+HO6^(j9esoVd$*kAji+2XG&(`5CHx-ZkV|83r0`@B1TOJMK+v$OZj?{X~t
z^I`wbr}37zX75jb`{w<>SNZn;9`di|dp$ev=ehm=7q8#>vh4K9uf{+3|6ST&^Y32q
zcDwhtwr;w~@#)g@`2WYAzu#Yx_xtnr_&<jpOP^NMJ9mE1lUe^RKK7pb^V`v_kDTSJ
z5-MvwR{a)F-}iZ{`J21;pI@xp+JCqB-9O{(%12Rex2)R}Qfi*P@2{x)_jmW}-yC>U
z(-tV~zrO8!&A&U!{p;7Q&7Uk4W~Q`;>*`Bk|Gmfa__qBDU4Pp%`O2!!zkiFj-{14T
za{If}K0Xmy54n|pJvywdZeN_0THG`9+UvNo%iekS&2Ox__gh`vzUckSpJChb&%a3t
z%DvtwD{sH)`Oot=%FiCWXUG>SxvBNs&##{vcgs~jxN_>(f|AZys~rUi{_jimt*`mc
z<UE}C`N7Py?0&H}zc1V>dwTuY*F*dM8Ry&mSTp;ZTtwFLu-PX{udKWLx%tOY{W<o9
zj}ATirO~xbX!g@QUro24FSqYma=EO3p6s9B_y4)9ep~n9>h(W!!|z?1a`gDUuW8}D
zYqn-4sV(+3d-kF@PQd9*ySCA-30b$zU)jD|5hx%tGtWNy&i(tFr);z0Smayt;hlfF
z+}|B%_gqfQwUV>m^^kSF-=!-Xc^_|zw6)(;QD`8O75QCq)s7ibUZ3BcxpV1JQ1-I)
zTXzGl9sPFg#i7GTpBXTwRj2UZpLX_(|DFGxFH+MERbIP%^k+$4n=y0WVf){EvQ~Iz
zHLtxBxvhFupJB}tQS+R6^<UQU+n1d-p10R_^MBU-znKh%NACY>-~YGM-*(IM1A-wF
zx1VagnUcKw<P4|Rotc~8dNN#iyDM|Ow#)6qY%X*A?s|GK?&4zbeJ5hI_h^CW4Q{Ex
zrX_Cr<$u?la_kXz5p|uj?tR*!5J{G-BkA|H{qME^b0}x!@<nP}-|(njQ<*mBs=(Fu
ztlX04-~SxnGkZho>J81aW{M;@pN(N_*rt8oBP5iydCgLj`bRyljC{@(GD;{-H)xo7
z$1E;nqKeEa3!T|fv!_h5E&kcs`|<mp*IUn5{|%OQ{cHZ|-}m|l?DZem*KYNk_V?cV
zf9LrBe(0ZLTYgRQ_qp=DpWps}GT-KD^uLdD-~TwXS3Tm=qBWm%{Fi!^?#*uB9&`Wy
zwC8c3&&-~lmS*G{Ic0HY{x9$2{_|yP9`19utH1wi@$%UhH!R<B|B2^>ph}l_mr7Ke
zxxRTbZ0kPT+Uokgw&!Bh=8YRS*8l%!zULwD@xIvKQ`jdj^9&6wy&IAJ+2-zz8^5kB
zxBL0hzkb*C*_vIC;{PAoe{X;Nf7$#B=jFF+kDiYI=zs6ux9~lGQY+`}|8;xcTlIH)
zKC9|idfv-2EWCV0seWzyruf1h!^nAS*RS1rd+x)6f)5uKPT%)LwS3P*-s<o29KOD1
z9-mCfOl<7^==*v9y~^j$?f<tf&q?1Dy6<gn{@$P0mL5N6b1i<x|7qg;e%#v~UiU8k
z&-|kcrkyg@JA0<DKX&rHy4#P|p0}%elTp8^&aC|0Etx4f`91pz{(oBjuI|rgb#tlB
z2A!K*(;_EL^Zhu@y#77^|GoP^hg)w24Y$w#{pR_pUH|r(?|s>-U-8fWNBqCQq}<(i
z>wY|JfA;LzzdzsoR$VOr_xb(aZ<cSLuGMI}D#)<zs6(eG<I5Wy8j4y9AA;vII%x(t
zG;tkBn{|nWp{?QNiQtC|GL`QtH9Qawww8(xdvj&!l2t2T#CSDyEn;Ln!0hPR;KXo1
zD8f|KH~Zx4mqBS>QEDn7u0jVQ9%(I8{yTI3Ph<D#c?=&8F!TRwkN^8NE_>b7(&JB6
zW>&s3-MsH+<=l>CX=;}hw|WbSDlU>(J~`NWow&7U<QH+91687>3=9eko-U3d%yya0
ztEK1HeRX4$FmM$R)bwBP*5Rw|oxl6(wCgp;%NaU+KX=CeKKnW*T#twGhuN`CKI7J|
zz^#JDys5pL*iX24-}_|1*iiN*ZPi-NjhD7;W?T?>U<r>zsI$S6mJ_?SWiU#pDj#85
zeS}Fmbe4hn<^HYl`?lyPp85KG;jWDv@4f%Rz!SvqqGAc-w^dCS9|T1A$TFO{!XUuI
ze4;kjq#%PqW8<Vwwcazq`u{>~T+i=gTTmd-W~wmDZpxZ6#v5gqq;kUD|2<p%UB;eC
zq2tes^mlP`zvjKRd{pZ>QA&KJ{E^=lpM<gwwoUJyv8~r~R!`C6YqPSpuJb>cbBg=3
zS+?O*iSsu%onET=`DjzI+4jUZf%o0&+ma-I&RCpLGGoHb^ZZ+TWKA9`nN5DdJ(X`$
zvu^d4)O6w12M)}3SO4e~$f2Yd<>EYPf&fQKV@Yz%@=W%WrdK(q*o)0yGhC2gzdqsv
zPk3yek=t>#w%a~aHmqE%e`rC+zK)QrOBZ@p*(^Vuy2g8M_7uluXHAk#Q*VBI6za7<
z^hlP_D&3Vczh6BND6R9#w$eUXP;>DWN9PdRd)6D`#Fx8izg}4Nc3*A&{<oF8xvrTr
z)!#K;Gj-9=fBp4|rBBj7?VM(M#E7RZ*o)crS=zJ9UxI97x(hYxCf?mxQ}0x>Y)^$_
zhT+})H(9Q(?K!k4Gj*BHtgF17jOO|~miYHy(MsQ=KS5SkJbLXL!JYa1>Fm+hD@x9p
zek~H{?JtSsyVWyA<Ved)iOj4AMb69lJF-+<95|dfxT@Zr@ooF*{5oB3wOewgtWR-+
ze6E)EY))mzS0|oL>1vCr;jJ~3&)Q?3sz238aZ1~X#oIOBo{P9$+5Y=wO_K1ZwiM0z
zy<NqV69v{wi6~^{|43VVE2e+)-gWG}j?xTaR$6H}Cxq3sjE}gpuBvEx9hBIq`=Y@(
z?orXx^{?M%YwWHMiktsq``rt_w>f*S`t<wz|9t7klVg{!yqL7W`?ElR$d#rQB40l(
z4S2IdVr5f?`usrA1_4%9;a{C{vv!uPt6jU*IPlL7tMk^DtqHcvH*Jdhwe?cS*}e*u
zhM0AciU+jUtq9rj_#fX2Kih@N?LVD6cFJLG$<<?A4h}3VtnWQyPt7=0pfa6ZBfQN0
zvS?+4s40(`0n5?UzkVNY`r2K)mi>JG*Il#gxeh4H?|A-se|7oqP50uv-Q=s|_AFG}
zs(E>vlj~&x<3%f<UOuxT^1Dz`aBN>=vbSVl(awow6PEDYp2pV2<g#+<%I2gAA}_v8
z@=IH|Dp*~IP0)A0`e`XuA1N2z?b6#+WX;cd1YXU2a@Qw|@rFj|mF{ywm-o2n-_UMa
zk)vU>)<9U;TyWLgBN_pr2P-^-)3TS%%oV()(bVJ`ZMSOC`yECh#`!LDLkf>w63UEo
zJLOZdEGH>3<L>J9i~M~vf0nhk&6LQ_+V?m;?*9Hf&5+mp^?#0=xgWl1_uboG?)9_}
z#(8I@{?8FuV)b8>DXHO_*Y7?#yP6R7<?{BG>(-TKHtN0Lo}0V%a@lb;-Qx1lYs*!&
zUuWI_5ERR(srxqa#o4<7)4zWDaL<v`{X|6Ug=N<SCN8;QJpK9J=<Uz*=Jlvo8+e@k
z_Uu`@oTcuz{Poq>7Ctq;?j<6AWTld2XxQVei)6$ni9eKVKQaAQ#fiA@Kg{Iq{%n$-
z|Fw)^{;rVw#VcPut=qdwTJXS{sr$_DWo)&s7XPlYB%NDv!Te2%Jg=U8^cHvKxh`w9
zYeLeC%(ZRGwi9ya?<!cR^Yp~R<a0YW<{w*luJ`u!S618Xey#oZ;!r~E9^0&5<%yOR
zw~f{7E*<$5uzPpS!=UB2>k{6c;a<PDZmrDurMd?ke;&!GyxqR|t>v>X%XS{U9)Ef7
z_k~l-|9_hA8<M-dv@GV_x$k^ar>+VM+}6CNktf45dD^btO)tNET9k3?Ezhc>J7%3e
zn_**D_jX~seDpq(PuzdYw$BaQdVN#oQoG5Mb7uH(c}Z{WU4ATB_-^U({0AB=GX!Q%
zaq$#!$(B8QZpYT5;@vX7T8C49zn$r~ucq*9grR355BE(4&-5ghkn|`avts+QV}7^T
zrFI0EhYJ7Ne0S|4sVSwiX6*D^omx@%_fN(iH{EGRHrT&#)eh_oiY^P=ERimB|Me6D
z6E2fX9nrfPK4)cgCaWfAxkoFuNi-kHn6%VtNzmrZJ*+n-80W0Ho0e4`b@;ek?sjWc
z9_gxUA8q%4xF+s1nQ`^i&+7jU?^b(#`uVxonrFW4*REYV^k$O7^H*!bE=M%I`m)Sv
z>vf@w8$Wd1?=@x3=t+(|zs<_i!Je=8=1Wy`VY#R|^Jnatdj8qmn8ewP$9#JX1#jL~
z?5t{w5mijNbfi?q@;R5Ui%R~s93Ib*w4ANK&d8)bnSJA4kn_41TUE>FEy~!Ozqm)l
zW{J_3xzTCcx916dUR+n2X?OC~&wCqhum649{@nD_iK{%n?wkMbg82LW635O81&Ato
zODs6`rsR{ttyv}tuS#Vc4lP*~eVEN*eeuqO_7%$mR-Dge2~liVsT}Iq%yi+3#$*e%
zP@&XDUFL=rt6YjI3zS_r6Bm6v@b4Y({Su4!sgn!Oo{LCdb+fNaYI9V7m+JQEP5;j2
z*W_)R@6PCacfq}#FIASkOlL^k%;DJl?o5rvqBVb8+CqJs=2t2Eo9bBW>TX$?ERb|z
z8AreryPTtM`(FR;{r`6A{XcEb|D>|H_&fG|Ox3UcIsa~{xSl%yvQF!wA1CgX-~akF
zuq_zUI<)2AoaP$&ymH>L!d23D)=V-nUTIyE@$K2{v~`w~N_VLV{k8vJT5P~4J^Sgk
zv_O%SuNY^`nPwX4ZJ%=diC$9+14qsc=7fm+^XJZmh4Lz#z4UhN+PeM!H%;IF=jQpU
zZ^3dt)0Qc+$ty7)oALJGx4+--es9&kqb}6FspfS5o~Neke{Qq?Ir;zl%kzI-iN5!3
z+UxbZ|2;a|{l5PH@Ao?%^CeYX{=V;I)a|!rt9MQN@#N3$|2s9iJXc>`x9Zb{hldY8
zEU=L1IsW)?JHLA7uB|(lu6q4Cd#+#m%+RZr>1Tr1?^5tzeDTSR-n-%ZeodV_^Ip1r
z_50@e_q%-O6=;W)=A7FQnfLtZp``Le#o3v+!}n(Ng{m$7abxDIh3)L==W_YA)*n;6
zZOmuf`fR4RSNy;484>dTf2ha(d=>8BJCk8a=W6Ny>&pLq@xN2~y#DlU^W(GYe~Z^$
z(KRht!x`Py{fgt55Qlc6)k80*fc1hMeXS3897IID4w!hbDl{o~yy1xQGwr^m&D=1d
z;B7@lg;oEmt`O74sPzH8UX21BQcc^}T%J1pvKxn=Nxq6cGlRaC&z)^anHF7-11-$9
z|G2!q^7zKq*X!q86qm2~ak%~ur}N3BPoJig9cTXN8Fe*yRiI1C+}XFbF?Sf+J-l=3
zPf4%M%cJ`D-()ojGOY3OQgJ!r#I-=@l=Zz2Z_n5N`@H^$q4(qeZ>HD(y%5EmFe!P`
z3j<+?NYmaIW*Ju>WX2y_R%BAbaG~qotG){v2Wl!cXKOHsszr#h@o27;*!6O4ef9Gb
zEg=mYp(`{F1eiRZew^QK$HrZ=BE*w!+`9EDHJ9OV2;&xM6~@YnM>5{ty+>6T8{+=D
zGz96D3hnKbW0*13=cwNa4#Nf&vre`?UWSfVDbvf=oZ2&=@-gIX{mmZ#@zTFi_jPYp
zcYVBH`|->E%0EeN&#dIq&hYA2@!I8uN{Quc6RY%%mNjy(ur)2y{_$Dy-0s6Uzciy8
zO!LwuR3!v6RLiW6-MjW>>R<5}Um{i|tlKEC+S&V#FQ3GwP#M!l+?}l*nHuJX=Dn$5
zM!g>bKB*nszp<V(;BZRDs|=sZC&P~`Y8^Wmr%`!#x>D(v$DXm~ncX3>T-~P*2nV{b
zWgJq=;wX&K=nz^q?O~)^K#Zif@v`i!UPd*=Gl4TV8oDe}kkpX6C}9#&?XhtBtfwNW
zhyF@_b5nPm?N%ESTfpu3Xj$0(@-MgKcfCye{AJ;*-G9y>i7)5nKENy;UH^LW{5_Vl
zc~31e6uPR!WO5-WC+`!(1}~>OY06z2Uj+QjxHQ{C=Gck}Vy0`phRLis`r^<fpLyqB
zYBs3N5PVm9X5P&sb0q6`d2f3zCiQkrQr)E=mUcJO=4~u?eC%<7K`ifFD!1O;(v#cY
zIi9|Gr{MI>D@AEN#yk(!c}p+a759^!{c7h)71PSR7y;d@1|3@!d}<_2qF6k17aF)5
z8*#?Cv2;z2m~OOki(ST>N#5&Uo{`Vk`fcmxGX(;y1(#zkm1PR9{Ic=G!-<M^MIVps
z%0G6I;heM5EvL-_>eEDDoPMcLx1`X!*<-_;b2G#GH(MUB-?g=<R*d0RkipXTx2pea
z-7Y^P?(?bq|NHs(XGhFq-k?7H?W~|%g_~zpdHbg7uo|%~+b-M`_c5J~$5C{e;p9_|
z_j)%+p1%;GB2+%JCyVD1r}D&uZX36SeM;M^oO3d?mtjKYasC7=&ib38ajaESo&Sio
zW><ZmnH3%X>7>|Q&fR<01o_(k2tIxOrFO~91+onOsvG9sUf&fIqG2#SYeIJX*E99g
zZk+ov!|q$ReC?mb>d)>9KYM=JR=cb(e^J)y18o+jZJKM7IfRPM?*_SO3viq)S#F)o
zx?)8qS5wr!B))qV`#y%6%hjGWwk)mNJwYRL|JuM=Z=GCBJhs|decl+{?0!v6yER#A
zYixJI%g%Q(3~WK6%2Dis4#C_BA}uppJVkf~M6Y*oEHsb_dCJLJke*X+>L=omqA^h`
zOMb25=cQ>MTC-lSn(cM|c%Ja-JNM#WdH=t;J@)&d<jdF1&HZhDtSr~JuX?v_aane>
z`|QN~a?&h5w<5p4m5V(QGjn#~?MUamwcifUuzvOR#m1Y{5-l?1lFF~J^ndmgQtm5T
zI^)HT!07^pD>a0J+#kQaaZ<xup{cOf%1OviCy4vwEce1izKcVduRlIFM^M2`Ybir;
zxo^dU^`)CccgyB&J;82kzVO?nwd*U+TF;#PQvF@Cx|#c&HR9>)rKZ>Iu5GPbEaeuM
zTok(bs*Bo|wakw;NS<99ndT$vEbMu5#isD2M?XypMcU@E`KI1b)8PtQqU#;YeOk#Y
zaQVbmhDR0&tM#S_#b?&59dwS4KECVZQKNHenF6O<rWWaT#9W_kedlc4p8Z!nbsG5V
zemvR#f3d#a^xoN-&KG6H&TUBXoO)wo@sb&<wb)JUmYfsa>OV(uMgEehH<$5g8O^)$
z=1t80smo68SRo}ZoPNwD_@!g#)PtT*=O!(z|9kCrP_oeB&cx$WB)0J|%uW?}af(I$
z*Nd0C<>SPzdS0EgZ%fhZ((6AWM6art_#XD0R91aW<=UBFY1sjJd~OP}X1?7T?YHQM
z#>A7{$6S0)bXXatrRv({2`KwdoH1dC?rEjKg_0}6-Gx~loA__LTr}E#$;7umC-1k$
z)c)S-9I4MIomtv<e5pV0&Lf+QnY37!eh&?Kw{>R0iJ7ZbvE6?BujkLF{{4CPW1gQ<
z-!H}cuJ(Wanf9~)tIo%^^XcZrT9^uN3~AO4^m-+rBbXSrAn<tS*K<9_(yo^r*FL_H
zxsi3vyDw=BT29FZoUi8i&Ph#@X6}}9V_Wbc&@e<~k)vWurjSRd_pA>-r)H`yULigA
ziV>&Lc74vc^lQmHQ5LIYxiSRy9+Y6sYCd&IMKSG-bfacv$+Wk3E@tP|f8KikQ<MJr
z`W^3$)BioOzrXw2&COf3UTvBlappT;b7oXvXt&TrDW=VnxF&LlWa-*J{IWk#+fioq
zLk|U|t|kRHhQL{6p3_cj^1J#+i%EekR`cfEZ*xl5yqaO*XCysKqRD7t$B7!fz}IVo
z8hdtJ-nw|j%*WGGgRY*9O5L?b_*~HmpP4h}M$0lVNj_RFc9d(u$4?vMZ*F~<^($Ui
z%1I|M;M$!(hm`F<U9Mk#_3tT{mvilEe=XIo{`u*Y*Q1=rhwmLd3fiu<=kK@M^Yebs
z|8r9Q&l%hK-6xKVK8>8uY`N5I<K$aEZkY=U`n!0}D|mFxJvz(7l)2O)_ZgoLn}P?U
z*39exW?mj8(+17v^PBeQa6g}vx8C~3J+ou?N-p>QG5M%)_~8ZB&dq%@*KAd6xw>`h
zQ}5|+iv#!DUw^sf{`Y<Njjt{73=(;oVKeLf_vQcW?EmZkzv^!H=b_Gdz1Te#x8Gk6
z{VTe2M!f!ttkqMer(S)x<@)t&A*Gp_FSo9*e*5g$we)wt&Yb`E=KQ@+XVSfRzTYW+
zumAUUef76HmbJ62w)Xg5o)T)zsGM6m_w^M~apAYmYC}~kPDGR*(m1H<`ciFkRHb|t
zL#Ov;lgTFCdeR}jiu(fRr>dDW%l~UM-~W@n?#=p|GW+lIzVG>+e*f)W^+mUS=hxqT
zZTI2d{mtL>6YD<J*FS2m|MHT5jsLmB2Q9X(G~_f+yuaW;h*03vj?5#onqrbdI8Lwx
z+-?x@@!Ii#kFj7&>dD&zx-UyQ_xt;(%$oH<X_aEBW3Shxh)|ZW^M(edE)zLjJe?SN
zRtTr+%ZNT&qtJPF$(rPM&z?X3J(pR3$G6%0zfKE}uKRT8_A0IauaEzG@@VPi)u$&f
z(%AQ>rq{4SYhz~B#T50@0(Y^Ht1EX@K7Cu?=k--(o=U~hOxZ9M4IZCK%l6*9x%hhA
z=R42u+1-C%|MRwc|Gb-3501QgwKOr<uk4F{!If?9&#t}-QNMKT(iMY4oXe)h@@!~w
zsXT7)$|w|M@IK_Rk?Wy1-SapPFt|Bztu}Dd%i`Mh;Nh`nJCC0;o4jaxxlnTVDuGsW
ziFB5P^8pM~-gQpQdMA3otDo@;7i)kDTZ8jqsh%nZuC6C7u>p&ZFs!M%ma&y>!!57n
z?DO4J95<VsPJb@mFJt}VO|;K1k<(xH?Xdjyq4jHb^y<eFwO3YLbicoXE4?*f<+a9J
zF;acKKinQ|J-KL=Z07ze0tITvzRIwQtlqNx__u3Hsh4f;-TGp<>}g`??G(<&{2Ox`
zwxq~OZJzXO)utQgF6IQ68n!4H%z08;cjV@i<MVgho4N=bpCqA@GlMswa|KsXorL_Z
z9ba$!dKG0FH9sd$Z1GXs^8r(TCQ5Go`Nt=4b=jW8i&vrqW6Ky1c!vo;|8y}&{YjZn
zc<9w@d)GYl^JOtI6FSX0_lo8oZq8t*b46JheU6)UWzIP=ElS#PYS!U<%bnIPIKTVb
zE%Dg;J@en+N~mT2Sh^sQ(ZXD>?qQ?w{F^cYNlxnydmcKb?RBw1CDqS^Q$)mZ;Srx}
zMNzJu0&UBl=+^Wsb_)HGkme)h@78I0_R0&X-8Yivh0H&DQe|2ELhEIg48|Wr(%xuT
zDZ03}sBTa_JY~s&iDBx&TU<UZJGtn5(iSC`PdC3+9be{nSK0MXQmEVIxRTCLiE|+n
z7x@?}%ChS+bex*ezpXP$&9{R?YRS5#E4HrOdTs%?-fM~Ln^&p|n+UzQ`E}Fgb+5j7
zovQV@o?W|P#|GVHM>Qvybu^Vd*%!FH&EZ9hJ7eOC6;+|C+$z)F6iL{xzG@vCS75N$
z=D)l7y)Tz)KZnPER(SgS+`jzE*Ur=13<KY8U+AEs;junw);b>V^%A#zwk|o7A?wNL
z{G#Dzgnnp;2QT*plOWRq$yCloNsmr`nC{^hK96agNMdYe&97f2HpjLswt9PJnzO$D
zjJJEj_3D$CWnV5ob7Wa*vj3H=*teOQ*1~V3M4RT8?0nf7;kPcj>g?Iy`)_}key3XQ
z?}x+vf0pky(0aP6tS3uEm(gG=gWy_M(HVge$CDSWcK;Ht^=H{inR7-A(xDt5wO*zx
zbuG;+&hd{lTm5>njp6mu#HJRfPXg7`J_*Q0>#YjBe6mMWHnPk_l(9VOrqEfA+J+G4
zD=V}*SvQ2TX5WYwb6v|&pnJqPms>}9wpg)a@*J@{nu3}K1sM}GPH(vp$L_emL+Eh0
z+WmFECd4chT^fJ<%d^_Q=Jls9^~NV<#`H~}F8{B*>g8oc2d~WSE4V&PJ?FpYY-RSb
zpX=_Hl-Y!Bk2|mOV%Y}1^k-2@3hUQ#&0VN|G)tW^v0lwkLFhzK@ZvRBB)1rgIKNCe
zA*`{mD}=jJ&09lll2MLskmsy`)y{@bqaG-?MkNcnCU71TTz+I#xAB&JYR48>-_DZ%
ze{ZSseb+ClYVOO~&&toYdzqY*-hRB%Gi>ppqIW)0A<Y4ze{Y2I)UUXFR^qnr=Br2U
zEc02`_hNZv-j<$Sf#%b;JYOOhwXP(8o^d3D@0A4?Cp|kB5$0UBJ2ULm!-Zj4KFgoK
z_)=gnd5Le%uazfrwNowaHLtxsxm_-z=40c`H>;eE{PtV-|4sd$Hz#|O&O6!Pmhk8i
z4sbL%b?MHhxXzgmFYZWk4m@GhA<!(bNFrIJHDl7wFzc^@$0l33c+Oot<A&5GpKBTu
z`wQPBbDWjl|1~VkcZ+90)Y{1r{_V}p7RL1t4rD~sekx9%ZtnKCPC7?#P2Lx4T}S1P
zMVA7YHm=laNQu~DH2s-p?C-UKqD@a`dVkvTF;Mrar<0bN$FsvZ9Bl$=R;{m8PLv6o
zTS|4CoW6Zck88!pg`E31Z=cDE_^eWzcmLM3re$2+Mw1f_3<CpyzLbcX*&^AN&@0j9
z`Rm1}XL6xyPs>-l)wM4<Zd|o?xy15cNqc_1_<Qsl*Qv86zot#klwB#Xth8@g7}K8Q
zjc?{MPN*<Uw93}Co@K}Apwh*l?l)!G=eHuQA-oeCSB1}8R%6_}JZs0RkSs+B(c-1g
zXC9jvy<$<YCPTiDK?je+?Ouisp7T$1Ij-cMD0{Bn&HgRsyG-)@bFW@}`gv{NN-4Ej
zVh`iQp3cAX-HvtoarLUy)u%U$_&bE}U*P}iXz-R5)}dmnrh6-gtiO|^=O0~j^4|I_
z<)znNT$cSl*)8PqJt6D!y;Dl}X<d6Pt{+=<{rsOZd%xHHTPB_VV`cp>|9*M<f6sIN
zOt$~oJb&l+V!@v~me|ZqHT2u?=|*z(@4dBu*KG}&<{Bz?D#ut{x21EX>ZJA=AqOk{
z728bI1J1@YN_!*-ToLGD?^vPJZE`m4_vXhJcdT3ev$b{Y*|W=SW_<nn)o=Oa=hj8@
ziv2=QZF*B;m2)P;BIVi5y8V~m^{79-STJQt=jLyZmU<uWmyh39(%Erp)13H-A8wa7
zyxR5ZYn9TYInj}krfvMPc7LvI-&0z)to+T7k2~xBPoDqh$>)79XRj%C`SQ$s|Idxb
z<?2tB?aEvwr5%68H+S-$tFyk^N#>bz<gD?Q6}oOAtuxh$)itB@2FtY>Pa}6<{T3L;
zzWC|Gl#d4%1|=^(8}4$L=>vQHkM{jPrT6bNy|M2xZ~hN<`)|qT{<6+JqqqCbC(-Af
z)e5mci++ahsJZ+nO8$!8?l&L4E==^jx#rdH>*itG-4~t85m^-2WMu6vw#reZL+gY=
z^v8gO2NaUhPfVOt71}D5^vy)5<5!<cxb)#Onz;fRn*=wm-Q?=BFVxB`lUYqIxg$a}
z&WXd&qoi`x<*D*2T#PQEoV%{|RO{KsJynu$;yNCB$R|g7qf?)Q&(zt!N;w*oSXlLa
zXLNe<3a;I*_=MHb)Z(g21FKJnTHDD3%|``hBnGK6<v-c#c;beG?LqAeLCjYTI}iPE
zn-Q~NTB3u1YZR+X;x?hAeG}fjeR6*8{losj6*qq*6_;$w3OilYyJE&P-IrGwoP!xu
zL>WBT9Ns=vN)L33b_rSJWciJegJ0Fnjh#iXGjNTe=PaS)E0Pzmt@fM#;=M?TFZaSX
zSN3%>JY}0OS4;gQV}jPoiR>LE$HP;t^qE>#)(WaLMk#TJKHYe!PvltELO;eJW>ba)
zu7u+=+jCW!dS`ZNEZVy5w$%oc>ea^nw#9PJdn*1PeLH#e!Y>mwjo2NM-mn%fN?KtS
zBgMQxREc4|m&;!@sndsBSgp0=Bc>XNzST&|;$Nn6%P8Q$wL@_#y1iTH&IoM_Yuc1-
zurlLaE3fFZ(2Gr425LgCaxD_4Sd?;=1S8p`rJ}eOJZ5%RJs$j6VnyC&MgwUjL7Rz2
zZ$)mphH7YcXeJ7Uinb<2$!|;!c35)3Pnc0e@0f)4shJL`8#vEvcWe}$m8NI??X0=}
z+qZUi?W;|r?(X{0@WU%9V0Ym4tXAIbHIrx9=-ztmyLefjteSf!N8+6@(F5HdCtb@;
z^NCWGUgFrvkli`A|I(F-rvAQ*0(m-o7I!c%TH|pbrzA*vn_<QWMMJam#*P~5OS7Lc
zaZOsSk-25Ul|J6ZA10MWz3J1H-E;NEa<lzCTC<NP#B9IbUb<eq`G}iB7LWC<$k}Ty
z98kGo_%%%_?CF9RYHO{IC|zUOvUc+^6G!g%l5I12HZRURnV69z8d~kC?-IHC_+FLV
z;zv69=Ds0w!&YaA3LVdMYu~l@$x55@(68P7y7pgwMBUNq^jPEKy){+v39EbO<)hor
zMa6_EHSsfSI&xu4gnY)LFvqFFelZ?Wp%W!k-9i&zT=8vWRQB=;b8MRX(wo7=Z}XZ&
zo~~U%=QeFK^>dm~m2@H^d4|QNuNSxiU5)2UrcGx#e5RqRYf0eNCWFnMZCYM-K`oue
zZJ9|t3{Ts9axHugce_Y<xab}c5}eq?w4y<2ZPaB6eTkqIT^>DJlOmLbl6eFL!%iA5
zKNfNC-mEWCbCtV4o6ASfcw3vgDyQt`Q|;6L|Ml(vpZ>j0ugGde@~m$xoLAnxJQx1h
z({`3ba@1TgX=A<aLPNhv+mzgTy?8AITpwi`#vjWP3}zBk3U=0DWO=RP6&rqT=ggTi
zmt`J%{L#exL)WzOujWb{FTdP%#8++dCXJahXDo=izO~ph(C63Re{Z+n|F`G4ZGB!I
z-vpJje)B9o{;vPPo;fRSPl2N6rGp6<vYz^H4|`W1cF9DuYmvq&zvan1n+;k1+<pK5
zU-;fvq1?sA_5a)JIy&k;o7aE#z5l&-|L6JtE<b;_^SNw({qf*!#@A1pT{Cy~Nc&xV
zW9j0H5gC_WJ(-;3yg-XZLg;vb&$I;9MYprk&mFtqqsA<+b^Y8VKdUv|@~<>X=ShSd
zon8N+z5c=3{NGaXlVi(nrcRIDSNNl9*X#4CFTMHS9Y44}=yUwqvi<8kW3u1h={?Z<
ze=+})_14E`Id7M>D!ILI{l~igy58^Kr#_hVzb$vuyG#3|<35JkPg(!?p0EaNEdXa*
z#m2kwIge-U+#gjjjd@;(?BAzHFKJ$=o5lN2=<;=!FFnb>=N0DMkAL+8<bw73db6J~
zyIgMlcKi11C#<UsTP|j#%uv1(wOpvl>56vC+8sxBT#+(M{n+w<%DXjh_QyoJo5bD>
zxo+CgV|cIn+49~CU+;Av*|lnK{+g|Qb2XeeHgDcM*YEfBy1&=0@8(&bzkco7yWfXu
z+4*(vRy^*#|Ml+uzxwz7zMJ}VYS`{jk;yY}-u#&HCv<O8{oNCvV#+4T*Tx>#Ieq)>
zwchLT`8}GaKONPt`*_^$n;}E}_xE-74cyQ5ZDOq-7hZg|Wi_W>?5-2X&g$x@RNg<n
z=xXM1fmv!l+>$z2jCj~CZIN9hvhahiWUX?b+T)W;BxhfHI{RE+=rO(BZ#JFQi?7``
z&twfG3P7O{`|s3^PZPASpPcZqRc+-Yro_@6x8}b*bLP3y*=q^4A-yLHXWiOXJ8gE`
zts8=8ID~9e7*e7?7+<hs6kuF*>$KPpAJ0iG0;e|lOgf_4xhg7q-L~#|a-FNhTpeA`
zh%{}#wk=9G?VF;Gp5C*y*ZTK;&7E8J{QJG{`{I9Jjeq<7x42%6MbVcR85Y0R-v7n_
zzUsO4`-;cX;nSwyep?n>pRB9GvSHJnJ6T)BrcX=i$j)A!{W^Pfwv|ku-#m-LS65cP
zulW0V`t<4YwO=k?-}}w9{C?^6-S_`)j+|znYMmO$c;fQm<9**mZ6tcl&HNAZT#gH1
z&YQg@S0GJc=CNr^%(juCy=K1V`Df3ZmD(14_~Ekzo9lPACn{LB^M%_=|7&762o0s5
z?-Roh-%6bh<GMAj+olrC`tU$wv#;f?TX$51KZmV0zn;0`<2`>f?&m&}4oa;)61a7x
z^OucNx9Dx(kUY;mH_)Zm@C=7y#rxikk<(UjWT>}2@H7freb;Xew<6QLj^v)wyHipP
z1zwg|{pNqCf9lco`nT7UdeYC&wXS&)5F1)K@9(wh`@e<D@9o^R>C)@39XnUfUjI||
zkG#*cr;9JH&^c{$K0W<6H#hg<i#x7n##_`s-21-vJ-gk9#-~rG`qw-XKBt;~ex7B`
zj}sMtu9RlI^*bK<Tzm7LJwl6ADrc#9szmpw=UAMbIrHSLfMdHdo4zkQYixYCMR%5g
zTrbC*t+%f0y}2pnyDlW*<z(N7;8X)D;?AsV+j<(3s&>Em#OpY7P4At`bCY*zPK{vg
z%w{jR8(@5rCtXrEBDY%JIZ*ZH3a##C=XUMg>(jmOmYCM<NU3BMqm*M@D>|DP^f(%}
zCHFA&Y^=;<yi&^SusEicC;YU`W!^QV3{D*kpZ2)=2tB=X^Yih(xX*p%e}1sr|2Q~V
z-T#-stX==!z5f?||Fdm=RAlVivfWBier|8eZvXypbzj~Yk;N7FSF9>NX>#+dgxN6z
z=|IhHrIrg>+pG89yJ?&*K3(ki;=tvXKic&iUwrS(nF0fkNk=43w{d>Bw|bS~wTQ(^
zsgYeC^S0l58z!QuHhI;mTW`+=%k>y8yFOd8-~F<}V{UQ1nDW10k5(8NU!ENwVNv?(
z%D>v*t5!+zuvLG1v-0(;mwu}*20mW+B-Xkx!Et3u=WmhS=OWhLw!0<4Xyzh1G3BiB
zQh}m5%VhpMyOwaXH0f4Zqsk1gE7v_e*PhyaF#PTN4Y1&qx&{m9O{dMJF3(6*63ETV
z`x0GTo&LRZ*U24{yzVKN^VT2MEVbIZt84MY36W86k7P>p9$#y-Un}yH_WQ<^Ud>m(
z&RM_z^Yi<j=Y7`qKJ2=_&n={T(VOq-j4?Y3J}$3&HGkEr?{=p*UCj7WlKpgF(1wQ+
ziwu|Dp359CEtKP+gdAVH=Ol?_mzIuAI_p=zdULI8UV59Q=OmNU4O%T8E}J)RR%{VS
z`Y^9!?N)`L!22eilg^zzYgl~OBs7%q$(-NCM$=cV^0|EGRwfUt;Kygjj)}k9?Y~g^
zwY1NgRjabrvIc}+y<B<k_4Gd<IVP+;aH3_^8qS;?_5{Jq=X1X~Rc~_5eCHJ0cYN`l
zyHU5wKbP(N`C@VZxp!~lJ3GRTnrzO1=FNRxZ?Yo5#oX>UpSG&~vg$E6>{Vh7DW7y}
zhC-3$_NrY>-5Z3ZwNCMbax+=@U3TJpFxTej%frgtA}TINZd5v5o%`qX%YKzW9%18^
zug=vmKFd6$y=>*=rp!<4geEd_1UPVVHEDHEI{oI1jIHmox1u2>I}H0uRRUU0JpF7m
z{l3SHU0sh)X<I9<by4yvsT7^{E`~XV@6Wt{M|`YxW9p>l>*dT&tMOC*((p2TR}h2A
zU&B?a4#iaVsGpd6!X`moJ9r`2(z&b^t2(%pHZTPk#rVIvxS&hQH7l@iTXIK8vT!zo
zWAcO<n|yuEuD!bTy00Yte^=J&^?y#S|MN)y-=m{Xr<(8k_w{|vb?fi%@Ba_acE93K
zd}NMla_WjFIfqj2M$A`}R`grrW20moy-8dA)XkeIYSAywd^xqLSL(>zxJg|(&B_(g
zA{S(46~zQ-{K)jK`xj)=d;aqsiQmQc|L1-G^QZdT+uPs&Jh$gR(8?|DKgWhMp*A-+
zyL$KKyxl7H2Ikv0?)xZu^Zn(CYA26~r$)92FjU;PnEs^FF4kHyS!I%r_vf(H8eOYa
zS>JtEVRQ4=t)9S7HmCpBf4gUV@7v~8-(~&(UcdSLRqFb?(Pf_Rmng6(wYOXdIc2NV
zbt53~%Yu8%i|#F6;r^~sL7}TbNrQ=#Lq&1Iyf-S=t#9Vu-E{g@>9zX$Q#<s-8e$Y1
zPVCHo_itbH>(4XK*PN<9YkBSc&t5~DaP6g29>q-YTKIUE*Gh}Nt(WFK-xZfym$xov
z9f#s3le3@i6w2KHzEj}*bhSv4R(X~?9BX^GYAnszZvFjUxjsXQm8{|pSCeB!dK`+C
z^M3#P?DBhAql3=b#xIRa92yvuPk5bkxZ{1{(kA6QL35UF{<~!Mmji-FgxGEwn5_HC
zEOV-NqE`9VGrZf`G^buOI3mBQ@uYIUP0{nY@%d)6&F_Bc%G&x%dEVK`b4AlO&w2X4
ze$Lembq0T(>@9bfBxOEbkR=)xE^>O)nxM5Rl@kLVbL~?UzIJQgg^fqHy<0E2HQYBd
z*YD$<>F-iD9kYC$*7^0W@unw&yN*s<T(>{e=d#1I7ln~pI!Z>@zj8Y8UozUtvt^U3
z?nar;C6fd$I?q}dv|y*ey4)Qtg{fUiwvjJ+3-m5(X2!elJ^!M(efsKaao48rU9+Yv
z^2nJ;jUAirEaQt@l-iP@GO5>V>d7tFW37)xD?VgSIu$j0VyNQ_2X4vd+^Jq1cYC&4
zboE`B_r%4hTda2z$DEy_{v4vZZ1ZlnXYKZAJ=&#wYFp@$!f9#GeSCXA{8~EOUHW19
z_CV&`OEb5wUtco+MAAB6!K1MXQ7t=_83ck@wKgTxIKG}!_)1qYJ2deC)AXidHXB9;
z1Ca~L%Xk=0{A$Ta)@fjCYEcqoVK|^9aq8_3vsD^X%(^bkskWT%p}A#RZ^?>+15pNC
zjY8*@*LhEp+1g}tJgZgUwU=Ub;Qd8w!!njRZaud#%6ik=>5*&q<sLq8b>HPb?@Y!1
zmi+VXUn^tr(<Rm`DD87>XvV_=#mGrn$%VVh+5)WZ%wCnf*-~rG!L7R{i%*N%axAJn
zIJwquhNHNH@TOy#$0C?qp1H~{*LGQQbb?TbLYCK=&EYE=I9$^h7&r@<CJB0RCbtw?
z$?I|+w7t1t$|AD`xw_`-SZ@|w3Rxc&a7t`r+N5hvc~hrOTIxAbDoHh0A*#3i^t|UA
zdkf>fgigr{EBlcUA+<8@M^~}eY_@&X!fQ<59(C`V|EEoJTFP#fqWFfzTkY;fd|*-w
zU))gWXuDxWX-`ID%aMmGHFrFbx)zjM!)7Y)(YJTs)kTaf67LxqqFk~UYA`2hep#z)
z@_vD1_Cci!NlgrlGqq<Mg{(Wwp&B{sxmSSZ9w{+1KVC)_@wFG&etlgOuxw4MzyfdA
ziOn&^&R&*|%r7^krnOwudfd}B<1&v+mY^fYvuiVM&$;zYIPqz9Nz9gx;=SiqUMu38
zw{1$$v6<U9Oc6fVeBi2B?ZwR*n-@uFU9I%9_1|KB^HSFROs(^!#?6zgnmCWmjhmFs
z627Ty(zO`9j;RZ_UYzOXx>Tv}aEATd<t;xfo>Vt+>4Yqwx@~vnrllLrueTX~SekZ2
zlG{7_Rqy+Gx=MCsB|j%BYp+(9f8k!3R+95+ijP%L-;+}jn`6Y*y>9ZmTqnO~;w0v&
z3=@tNt_)Jk_-vy*C3DG2N3V*`pH18hv!AXs?c!8oVQso4;;`museFg&>-T;EGiQa}
z$~r6gHRXWj=4BcsVVaZc_P4J%wBX6EsTO{pY=kc*mTbBGHgqk^5!Gwry#`xZ8H@O&
zUwvOxC$;gwX=aa2IRTb^kJq{M@80+NV{e;7R+Q#9N%KpEi&C#IJhN0Y!K?C|rGD4S
zLo*r=7U}m|RW=@|dDre@G4mX^>k_SseJ2*hiSU}YcdyHPaVa4nv1Z-nOmnwy)15yp
zT5b03p2^p{v*#SWXv{9R=k>PlyGwGdKP;Nes>d61sXJ%dji3`=jHRr-NwP~jL}dI8
zyt<u4J1270O#iaDp|Wpn>6$hz3!lVtQ`wBRwKigUoG(K3J1bO``m*M0$#}Ln>$HkE
z1}pR_w<bhXG`auXa^E~ifNjZ}Nm0IXK2wxmvL*kn<>qtsG-_6M{`%y}s-OiN9Q{K2
zTg2Ee*)iOidEjUGzv&l0#~E(;yu0eUlFXk^2N%z;f3vXJoA+I0ulBC1hAWj{)gHLO
zncY~zDYkN2lh%<P>s1;jotI9%>0f$G!}ZDQdZ+V!9{W=NG%i`c#*xJ%aC++mx${%j
z{&IS<OJj{=N>ii@^8t&*NvWO7rWE*bG+fn?6r3Z`oZaece3?OGXOHz610mx@4PrZ|
zb%>@qMs7J_;mOn~(y}S+W~f5pEY=mrRxEF`S-SDQzJf8Y=j}?ZSE&nJj(MfCF(`4#
z3hy-Q&uQFqvSoAHW8T|`%l~}z@6GwcZ^BS}efR$l`u`v4U$V&$Sv~*n_4>WP_x*mi
z_xHMk2M@~Ewbb*+nkTG%U1P%I?JB3cT=w|U1Je^ZRvuIdpKWe_E$ZT_TUigR)~!i*
zP3(EbxApw0&ii&^f4<L~_g`kpMHNr4r<;PbIv>BaE)(#YZ&_HBlk?<2qu)I7tyQ{R
zO838i)_GrM^?!G5L}j4CIfj(LCoKY+vga!2J)dK|bc^AvplQ!tXDwq0(3;w{=)s)I
zdDBx@8b)!Pw7eemyfSUA@8&a7v!Bm2bjzOl{OB*Q%{r<r9-7y6)0}M93%O{fP7!q4
zr1Nx6^}hAhdvDH^%$_Llh`lk)>ilK}4vXhgF3D$2Jg+%vn%c(q(<Pp|&T{|AHN8@^
zWa)yvd9#*i6+|qKI#q0AY@1xUp)f0Xy8}}P%YM^K{Cb^V-`UrkufG2~y>cPLgZ}?d
z`tASkJpcCQ=I8CRp7T4-dpiHu>-x$!?+(wnq~pJ6Np?sM2S;Sl-3`;vi>vu}XY8?h
zGCM12g2BBN*SsGe{P07;)yd>q=3Iu(n{y1^9(6c6Us=Vm=g<b1iAMT{2`g?}I_mzl
z@P2iN*<_N3-;XX|uF2P*GBB?YnieJda_STZM-7JWE7=*sw(CX+oRJDP?lELv5wGAD
zA)>ZkFndjygGQ>$k0}<s+)`&vzO6B}<75$?bn4Kvzl#pfT;QPckgwD-k*oX6v5mKx
zS^B0t-*V=7Z!+69-<X=KeL+|M&$GVPd1<$N^|IUNtMB#&?tF6S_^xYax?8@qa_9&J
zWprON5}RpryyU>dI|Xi<S0mj7WzY3G=3W$HaN}IeVwCM@q_)$9YqO8$^79%`w;f`*
zaKlN`+4x;kbkSuc{i1^!&s&6>6Ml8f*fi<2)g@o9wV(Gecw4MA^!sdcT}{02(HzlM
zx0FfKITr4FzQV@qQf6|Gw)Q1W<r7YthoTu~9QEotAQJb0o%JQdB5A|pg_8{QyO<vN
zM7;VKP*6WLlSzcf%EQ+ClT!Z1JD+ESt=1Di-23awhX;MWllvb3*)i|N<~dJw{s*4;
z{!wc_E2CZYuD|wudb6gjWZNX*>XCV3@0m$wn%GnoiaARwJ68PGioW*IPTqgnTCMfl
zdLxZ5TKWaJtF)A4?ntu`iVr%qQuwuw!Sc4fT^erA=j1MWo=%u+%{JlXOrz#~ow5qj
zDR)KvqPKH<3vp-93bS|};hDMiOhnGY<Pg#H+EWuNTBdOehpE_3U8`F5^w_NXr@LqV
z+!f5da&y+%q(#-8x)NV&rR<~*|4S%X{66iN%y}^ZnM21krxt#?DjT<V^(z)>?KKWt
zqW4ZL`_6O9m5r6z<$%a3$qKd_zY}ZTU0LyZ!^cCHb~(8R9k^-Yue_31O!ZpIl>b+j
zbzaYxtjf!=-d%RR*}q=I@LA8yEvvfr*lBRRQSsnqV)E#6+}P+XD0*Cz-R~gN69;Z?
zHbw@fe`_L~=Lx&k?~b=%TGQ{$Ak)RPakG<`sy;_?^MuqHPuZB&G&pi=Z<eI!p8dRS
z-dU~*d^>nr9kUg>3R7;xdWtN+@ILv)f{i|!TUcbpCkU|wi0PcLUA*3+{?W4MZXek5
zt&6_f%iNfk_AUDR&(z!%tgf5_9g?gK2SZ$2N@SNciZEPRl)c8Ybft=DY<_6p%1xIR
zId{62Se*TL|DZ+`H^Y<Y{UTz)xr`3lud8@8SQ&UFvRP6k)inhUX)r%wQ2q5LM{-fR
z4ui`d>$m3x83Z*I85S^dFrHUpeWCP>L)35o-;)!ACuNoN&fHUUdfxUJ)#mptckh0?
zIJtlC^vSI|<yKzLRK09uoVq2F?YzaNAhpWt79uVF5{oo9oN&mz(lVjJ(2+;gYhn8~
zmar1vS&z2pOEPD!Iqg_*$f9A%0SB%mMup803qn`uX818q_|}u~z<g$j=l1rwc0%0i
zn2$7>WeBz?99rDRJcntiLAr%_OZk+ux|?5kE6fqGyte9ygoelyF_Fd7gcb>ETBuh2
z+9LV1te}IXIh_AZo%DwHf3&yGd1ak;Ddzd!J*tWyE#l8yc)WC9q0S_saH*XeZKoG@
z&yb#-5F8XVc}nnyj9pWXt<K#3tYRhaYCnkr4-<{cuUGDg|B~frAjwz2G*R)c)B4m{
zh8sbAg1Kq7%`O2-D?hDZYX}q5VDZ1S>cm#hu+14uOsWna3yQ3Jek9!L<^P}G+4p}s
zvGU}@UkP<KJkEz)^f%guKJK|veb=Jv%?+1zCdnZdO&opK7KQB$a$D`SbdtE*+1@1q
zDW{~Ob$9NySUtt&V1)U(O<NM?7<z5lwsjMK0^@aG+iQ<Dn@RIBIA|!SvRIlr7<IQ^
z?0e9vH{*d*m(KaiF+0!jvNCt?t=qL)Ql)jCu1S?&mWk4|wA+pEudtoECb)U$OZ7_6
z*%K#ae_a(+x$5<?smIDEP7qxksh=HXEoQOq`0l+aTVG^PXW!P+kliZU#HFblp|j<R
zT8hiAAj=Zf{8Z+;iD^$aRQ@{iCPMAtrKw#W!gth`y#El&w_EF(fBnB(3#&f7^?fJ1
z^Y_E={}^8`U#hkG>We0w^6I}u4?=C+zgr(kdSH~B<K!}BMcon(RnzHJ`&3$_vRAV$
zRSw^E<$I0u^vNu%6K}j%w_B+9)ODhfn@)C_@4Q=eeP!CJAp&nFww&I#@a-J6R@07o
zuLHgAEPBiwW*O09v5BpbFRaUE{sPzC*~v^t_^0pQc5y|%!rrju_s=)5IPWxHwKXrz
zTkiZJhafdSx!3%0Uk}aA|Lc3|=r5ziao_6ye_LD3KVR~r1$XQ74H;%h8UCrqm)$wb
zxui9eHTw#C?UO0OM)tdd9w+Hp#@<LO-=J-{%en8I-nn=3`>ejyx^=KVnPfRhZKBoX
zXg}ZkQ*C6vO;ULldtO=9C1}B;Bc@ZDOs510T#@R@xfA*~(Qt`F`;m_}ZVeocEXk1z
z{S~j?GAX{gAjC>X`^~J=CaRUIyv1g#EuJ74V!3g-ZgkMar(bnH2QGIN*f_yTGM!PA
zmuV5}jMw_%4!X;{lehlexyg1f$0~M)eebM8-pE@`=lB+oEt+b{Y&Cyfp4iju`!)Zx
z>tDLsYw$2K?D&4~cix_l$Ld5F8<bOLJ!dF*%xnJVbGqH%!+ZYR|7gAc-#6xdyOVo^
z=A=z2&U+l7rZrPOvm)9&r0lI;{!Jw|H;wO(%9-mAEoSfDy>DN^qnW08O$#<%Tp*un
z_%-=-(i2IhjV~J3HOjFv_=(rGXx5rLKFH3ETD!G;-{-mJ_bQTSrOkVuR;g!sern#@
zwg0Z=|NVC6Ov(D|((>}#J1W2J-)@??{dOiFk42yGaYNNB{57E~wr&l*&%Y&X-uw2%
z8EPj#eKJbUDJUpNO<j63r)uB+JzJ(Mi`*JjDwDZ}^@v5^W}W1owbpAlnfOjBd45jz
z^XJch>-NX2v*_ztWO07;*GG}}i|smI{Em}R4-}c|wKPc6=dw<pvJ20l3*YzD*}wY!
zdufm+PqT&Jy!_Z(eGCj6Dj(!}6*o<b=zpP*`FUfbBHznHe<rs*eg0N{->X><b8r9r
z!O~fs5EQ-S!x_%M7o68BFSo8_WX)Z+Y)a-k3%`lS^8f9;{{PMFdp~NweHNbor+xds
zN70|2hZx>A+4^u{yWFphJ2w7%`ZvDr(PZ~YF~1#_9NrZ<Epe4&_7&c!wMOY@#q2tG
z7RYp!O4^>>;=0suVN3BNt_MZ}Vut?Q;+nEwOrv&RI@S4x@z{#2O;6b8d<{LV^?KLo
znfHQ<a~91O@k!!a&DwrSS2?+I`3m-=wNo`u7&Ev^D)4HsyBvv8Ja%R2l%8KQ5{?ab
zl6EgII^*QPw#{9DLE^`Wn;se*2maiuX})T6tWik)K}QD9t|ryaNqoyidJZZXd(C8x
z>E1L=MZ%!mLgq#4N1cl9te5<CPfNr1z7+a5XZ=5?+5Gp){+#=rKE=$C=~vvGx!-nX
zTv}LW9v7->|3%!Y^786yItG5fO0T`%Vt9DtL&JR+9GQ%7J!_R)-99JqQm^buUd2;_
zw%g}w>RNnWDt)Z6tJuE4cN+UKFUQ_(QPL$#g{v;VwK!YSnebruq=>26$rE;dS-HbB
zfP0B^b>@;{p1rpi_?K)=Q0xklt}^)`7M<-H=u@HE-}K^GkD<ozmdh*VZ{5{-IwPX!
zE~EP8n~x^VT*YRlS>s=_IEGPZ%hU_eJk53b%l<BT)v-z0;z5to$&Qm#Q`S7{jF_3u
z(OR@2{^{MTWe;|W`lki{Uu$1{aqD!Szt87`TTS*%>9rB}`}yrk|4ge~BfPKt@d-A4
zKa<PT3bc$*d+EH>h&a)-(`I4IJFdAx>QaA=1I^tIukjO9+p&AOmC38!9UH<fut(jU
zW|~kKxZ2U}`_(qHDYG1GxNbykE}WFzu<x4C*8Y@>Pi9waSa?f<yQ%fa#tsf2MSIDw
z(}J#Em10cdp16^3V}>u^ti^qw7OB{JE;xB-Z|_AH@!+jO2YsUL!<6^N=sdq`>Kop>
zZ;R0u!!`N(mU_nbx-2KF$vSu@99kV`xaH)fG<VDI>-1E@=EsX~vb=hJ_0D&hvqg_B
zd9hZr%IdhXmh2)Wg_1+X+kRO*5OQlc)UxD4@UH`}?mYj!cfzheSG-m)*uO11A=YSS
ze(mEEciPSP%-g(gul^_Td@;iWaqrB!lx5W^+x#V4S8lp#^F_(eRb4A{wpMV)Y_+2?
z+N!H1bC+*;*S-9SwfX+nohm(xHl7dr$-vT{?3xtW_FL_o{_fCrH3k9Eqe=CN%c^a{
zQl7s!wrTs#>CAiAlvd?dSuT`n6qZ=aYx>tpAn1Ghd#kTs?@UOO{MMVZy0w~n?z2^?
zIp*i4hfliNI%D0_S1%4NFWy^p^H_XLeUaS%AI|Z=Pd${1VlZg<S+$GH>3-rghZ)id
z4EOi#R6COF641mjZ)uy*(G%OH-8c`%xE**HGt=jGx^UvWsqg2BpE|L9t1-)io`Q3=
z?WWEvg+-U%y79i_`ZOVf37_AuNETxduv~sifz_bHH7|=JD&Q2ytMsM$c^3l=JS>!D
zUL5+Xp8l*_zxMj+ITsikrtVa~)&2gP>&G*hk9oO{t6DX#Y41sx<mflS@X;=pbhEdN
z5+W=X3X2mM1QgFtw0uzAvh2e9#q*ObRpvQcFlTn8v<R`VG$)vDQPyTDWME-cbY#$!
zi16lUR&f<x7$9)8L(Hb%Lgvv8FGmUH<_XUuL<D|4U~ge6U<+arI3y_1U?ku!@q<Nh
z4XYDpvcrqbmY%MRy=rTj+-hx#eti2hSzZ6{%m1!3m>E{D{CDPKh2FX4PCB0EXRAur
zTg@$*!8-qC*+Jvej4x{L+>ThaUjF#AfcYI2NeLlYxr#xqcX^rKrC5HO>NX)YE~Cl4
z`r@(;Awqc?5qTH0p0rGBc^uFYD!0<+=!L|R3mfg8XOw1rarXC}p7rp7!^(n-%Uur~
z^$Mzal<~ax_Gwj3hJ?bce^<ZXz23;;$*#U@X_v2D`S2oRWl*=V@bXhpU#{&st-V*>
z>gb!K<$>IKcdTp-1I>>;+Zo2TdvDHyht`w4+qF~W>ffB1xl>GFlFH3(D-XurZnyEz
zNZk~puj|h3J@@I=jM$W8>5=~#C6-SKR0+tKyflM@<NnG}uV{7Y#1|&7?HF{nUiJ&o
z(Jf6suT#v#u_66>hhj>zQW)3i6%TTrPJFDrHY0VZJadRSUwq*|wRq7xGqQ5IqatE@
z{dC>cqXQ>pMo&s+zRG>vYj(TW*ICzJKVN?PXN~=A`;9v`UCNiVwu@L9`p4&`$I(lI
z)@CN#-b>h-+>W-`vPMuibi)pPi~R-n&Dab|e||GDzZ-n|YuE21Gq3$Qb4LIF%kY1{
zWUre_D>9ss*|q=g&2qyN$B*y58mFgvvfC*;x#wg^n&~u|sEq1AGfPs0%VS^ul2g6H
z>dN8jB-zjxyexN~=)BjG%wCIMTLexCV{?1v=i|+IEn>;vUpE4*FROW{^xiyD_Up!G
z$sKz_vdo&ao-aD_S;bdtUa8^bzjGL-oHp^Bz-74og49Z`gPhD9r?2ii^+?5Vo-WrG
zF{ksNwL)`4RDEsL8Fa+b)6MfO^FPk+xB1ZczwYMxe}W6QocLN@|Cl@b^6G_$FNgeY
z+#qIY^G|dxY%Rdz+2*15K1KiUo&F~y?d=ce<@-P8AGci0c0nO*#((Me^_2!USsLDL
zbbZJ9?8DXM)BJVsP9A+(C$l;zG>GZ%KC_v3L!|dT>%Hzj$6C(Mj8P%>&A0Sxe)eY7
z=hORjUVK}Z8yx=s$-0Ac5Bn*zFs#n~e&o}0`+pz)Z0y@OZQXrd1&Qpnj@OrWY)J|9
zI;3G}8PVORpH-Uw{Mxal`Zq#u8hJ>vdVSjZ;>pFS?EhaT%%}+e`(>wo?cY|bbNqFm
z4(@(G>)NSpk80ju>)rn$+<f7-_Wb%^#s5E4TrB*adz*>D{^v68)z)sMQ;N=4`X03|
zu6X$EcHgYs9&-=o%GYTq-1ELyb(EjS_1}yBe=BakXJ7Yw*7begbn}0<ipSLUUj6ks
z{>Pz%&Ftr`-|vzC@##G)BZHTQqm$<1mc09$GXKB(l`8Jz<7ec3ZBfovjgBt~2_5%7
ze46__XZEj0YyItO7Oehsh<A14f|Z@~WnbPFcef9dzxL(Jmjee5y#IUe{r!T&r{C{-
z{jUDc@%lNlXV0BKfBn_hps9`ce@o-{{d_jN9<;XP$H(NiWzm|kT2t#{^8eaS40;y1
zZ{7=c4#Q&sZnDQUyXFM_TAS8=rBEi>XaD{0e-~VSd89B%#C2teR`{v6Vb-2W=Re0@
z=RG{h(CU1*O}~Zs)vVIGI=e2V?7(c_7n^xywq85GJke8g%C(MZ#cT{6FLv=UL~L32
zcul=?@ws_li#-=|ef`s2ou~A!YMVh%PhZ+z3;%0v?d^KIHk4d74W7Nt`cky9S|*Qz
zSdi;MhqZeO51*@+v-#Wm+ke%cX#M}!Cfskg=)3>X`hA4>hI>DLUB6%d|F62=Je$g2
zXXO8Wod4%%_5U~aC3^SI%Ky1D-_L%J*-O4)g=r46q#15lnc3{DpCVweI<Q=Ird{E&
zbkp_;Izcg;iuGkSP7!H6$-TIE@^dTy&`Gm&0#lC#=dRh>B*@FeadSsy!smY*c^S8N
ztPV7+UA1-2%c;ww9XJ*)nfpX}-HuOtYR^vWI(OyZ`ni|%v|E+B)>NA1Ea(wtV6tRp
z;+g1uPV(xtD3^paLFF~?{PI@t`G@SCxawkB<;wauFIBId>T-I2b3@|geTl;2#p+R+
z>n;WyyzueHG}%(8gjB=0NZ*}H4ojaFe}D5R$Hl!@G<+FS9;~rEcPp#p!RCJZe-Aq2
z_x)TRbDyz6C;b1{!|^j?zuvJh7P~g(rmf+M0ufWQ1IwpyJW^P`NM(uB?rWkxe7wA^
zebdXTre5G@=UKeuiA7-;&voyp*GJ==I9`6gbg5%^<>_Y%8iEXSwdZtK^>7^&yIvLb
z@<8zgiR24GYajI}?cme)4C7jIF67SnHLmtNW<EYWJf^Em{WX_zXN!J$c57|xRyW;*
zDOYAMy*ROI?<@CAyJsBiZ;B={JFGI1c;sbg8pdrSxg*JQ`PB`5+ay;1GENWca$33P
z!M<c(J`=Cx$<9-RCZ<)+IqSE6-psh{cXL>>jXh%hj<;)1JoNOA*gj>Y;MG$mnMliN
z*zer(ZQuUAuU~Wq=hyx<{eQCkn@+mr>HY(eyss;FrYC-#HuERz-c8OO;k~hYxBgs{
zIX`&O8eN~aKKegT%}j2uPCwT1ziDA{x#@9+2k&-%a=yDnp_cRK)rW1<b7jP)NF7;!
ze%-SZTh=aol6!allat!!`LbUY&R%_W$&9{F#vi*(XGmN<|M_Fl&s=5kn0F7BEj!J$
z{IEBh=Vd8|ADfjcw`WMN^?uMMvYLhI3d5>&BbTjhKW7B8{bqdqc15MLWAcQk>^r}2
zH(mTy>1-YT`{=>PYu&}d=PA0p%+OiW%f3v--LC#oC-ciodN2R?Z~V-*o!9=VzFdTs
z%nNIgdnPZd8W(45-cY7$cuLAIL3L~UH7oY;<^8H_Wl~#T)|PHuC^KbAu+W*O6SAuR
zUimO@^4ol!^H+ELJT&w1ZSQZY!p_+jC%P}sm($OmyJCKPS-Wmj^6#Drhq^B8*EmzV
z`2$Nql;pmM4^j*v-r-r<f-32ZjQ9Ma&!4f6D3Mo~B;~bl?cti+?MJUCt2etW6ft<v
z+hZDckwa?V7Y5T?rVJ~rN?*FH{FSlkj#5th^LPBspI4r!_$@6J8rC3~vf_{QV&>r2
zS^<gs=SeK!k$S4V@^jMaz}NpzPh2R!CnY80vg)Rlz5l)(G?$C|@vCA-Y0-n$weHJa
zXa2cnzvrIHPw{*8<@ZjibvP<4UHf(J`n?)6a%`%;8~=FO&gpRe>Dgj;^O*hhNx{Nv
zSR0fIq9-1+-e37j|NYA9o@;X-r0Ypoly8z)CpGzrRbO|@9i#G3-xmAaZW3_PWXf=0
zDA0*uNMK=DlEM(6(6mwa`pw$6*JQ(UzO`vJoUqBXT(?eV?$7Su%jM(67C#KluUEXw
z$B^=^xqbS3+qs2ajMLgz>sR0X`E>1JhJq)-{IdK0zA$RMxK~+x|Kln($?a^Rj<$>p
z?f>4sQ2zhrM27j>T{>1<e|>O&zxz?{^+jFF-&gl*q+j+=zrOE-lk^;Qnf1x`TW+X|
zER;FKx2Zbefl)$HU0#{l?yFB;v>L?Se79k`#BNufDU<8eI63z3-Sz3_;?w*oEz@RQ
zU9DHQ``m1^>1Jm))v3Q*<MK*+XKhsE;{uJH)32SLUbt~;0oR|Nq~l)CK3sO6AN8tP
z<jQ)!d>M=VakCFBa=CN%N@<{I*1sz!pYD&$(@mMy+T+)|_wLlb?F&zvI6X{Q_W57%
z>34I_uX$P2$y0H!;&at@8`gJbDXI(=Z!X+EEu4KY)0O+i?uo8{gWoRyAO3gFeXp&5
zKU|*6<vm+3{Mx;pSN?7{-!Jo<Q?%%H_qyL#xBq|ntx-t*$wYR!zelX=9al45jH|or
zUH|R+{o>na>r1~(t7l@_Aj{))H+E@HV9>Tr?^w3Z{`Y$Jx*b{f=f3~h>~H^zK}vhY
z79XK&H?~#3e|kM`Tju}1Q_m99lKBE7t$f-2ZGV1vZuiN&{oQ{y3u#G>1|{j0ai4#^
z&ae1bI%m?%eg8g5{(7Zr>hfoDeU+By$&c;+Z|+#_y5e8=Z25Y*bpc);i#)a)q;@Wz
z_onRg?)eeBzRo*-Q1E)(=Gx~oR9Liv47kJ^g<d>8rnJo{CL&Yc*Z%I8_Pm<n)c4me
zZhW<5V}_tkliO~A$@c$N>n|$oV9gTjVeJ+X5Dao_)z%1@o7Sb@&ojHW+O0hIcE!OT
zX>N=RI!&%FEsMQh#qay_z-Ld?N|yYZuX%1B`mZ&+=dkuTJxxvKxBqyf)_;y&!J9Kj
zu1yS&F|`n>XiN~<lJY1c`u?{MhfcEd1!Tn5pL@Wqe`|mFl9$B>9c+QoXL@ZbQa<d<
zpED==McTD**QyLRGV|_8IR4|Sc-~EmH-0vE?Mf@GUR$j-6A0(w_1*Vy*<58tZEook
z2Djf;tTV`YGmp7<|Nkq_?|+~8TmQpa|J3F;v-#_COqI``Jgxq(f4k2DLFMGf(?q<u
z^$nsXUkkjq=Ec*eU%sucdHJ%UD68mu-`r^PT%Go|HpWCnhB=l6?yI+cd!gJP=rsF=
z^lc-nf49p0cAfil*<J46ljYw{tHPvB%dYNRU#ps!;q&Xl|C)04UG8^#uQpzMyZgN5
z^Er2yPE>TV2$;D>@AkDbXC|ui$?nLmsrl0+eP5})?b7kQ=zo9im&#5Ss|=iL_5axQ
zw>LL*2K<_8|NrWd=1(7fyhy!nwk`hHiUk|k4ruTll8v|j`$O30#-B6E>ifRkT&rL8
zRouSd_^HmPo1B{)ve^n3RY}Hbhpnr8sd{y<bVGxE%rd>2H}l`~Z>p-iu)IYkSN==;
z{S$1l3<cpefuCGX@~X|A9k=cMx#)RSKQ8y{o%wb>M4nM^XV&%C_0L^52{JKgF?ZNZ
z=(T;kbY-LepU;a;qpY4U;uW5rzi^$wsU2s97%C1=eJxY?`uF>pb~{_rY;UvfP{=qC
zD5kM-(y>!gxnU*tTT5yRe!RLqul%E^bmdWImf4!wYpf&g?JxcDW3Icn_@ua1JJoX+
z-j3XO?c^yvevQjhIwpm0dA!s`zx=k`hJ(JP3@hGCJ>JKXe78}^<j};bpW^Fp*?lSJ
zxBIb>efFXH2aDPDb|j`3f2mgaRyVtuo&R3(d0U2ne3O5F&fkyLn_mBNZT{cY-}mw}
z{QH*w|C{@T4LTMcER2T~(@mysc*gzv&}s8`_on3C+LUl;#+F`91`~^xHEUn}dU5ft
zIFIi&b^GACJO7@WoVoqB%-t<FxCEHIqdPcSm`*bYHOMQ({rT|b{{H_rHYQJxt-Cq%
zrSbc!>$|svISTOb@C7;j{~B+9T=Mr%^Z$RE`Rxo04Hr()o9_DYugNTV=BrU_Z@;wY
z+g*8D%<IIVM~k$&qSnT(4(;7~+S_}%-@G+p*|)dnZ@)Ir(pa|b;HxYv3k!j^g+Z(C
z=83!ROMM-d>?7mqIV;HPb+6TPo6g4?UDkKcottaDdg`l7pDw*R)%AGCyywRX|I~ao
zJf^XfV_{;1QcFrCAH(a?+n02dTMEt{-jLFBa?>2!<B5OYCkiq!&T16(kWg5->>SS(
zr>d-HJDz`EU;l7g`28&xCA$hr_g!b&?_%M2#VyHAdTr5Ot$>~94y-NrQ7-FUYp{a3
zsrCKzy+6Lo|F778o3+7PZ{Lf<^8YS4^ULmdr+PiL@?&TJ|G)45-?RR29JYr4@5%eB
z>?b2KLw+<#YYTX+5xntEdzoJ4+n-Z{7Nk7;moE2b@?+Zz>q@!~8Fh#6eLJh*u>!*k
zpPMl=eO_ABmu&p{<#PM<e7hqN6Sj7rxYfAe^Ca{APv%UY^ZZKFBGH$1$Cx==j--d(
z|GrJ1&$V*O%*e}=ZkNUV|0dp>m*uuR?A^}Cvoqrqr${)dHZe2oE3k2EXgGbLX?kYT
zn#G(?th7JPDkzKHo%p#@c=2<;ppz?~oDpp~aOYv`?R)j#JC{#CS9^7t`2KgZ7R|o*
zX?nbM@pog%WpbQZ%}b~6d7T<Iv)%6d5o39456zr?6^Ezh@0d|AO{a{pq1q{|X0oWO
z{@)w#@7<dJvi4hSeC^%&du15@{Z^N^C~32n@xFQ?{`KC6r+U}dpOs^>Tr_FT5-#R7
zvsZo5{w`Pj%cH8q^Sw;wpEKI$B{^1J3VgvLBe8Tz^o*NvZYwRy(w===y1Vq!{uKAh
z_jT#NcM3N@RA4gK;81iu`0r8QOut2+%I+6hL@d+Qx^LJL;l9YM>mrM1$PCkLb@i<0
z@7Dae<y{`8C0cQA?(2<*z5VUX%HPKx*K8Hf(~kcwJX_a$i&^UaHn!g@XT^E$uX%8g
zUC!>pirk$KpI(pMxY>;}f~EPJ&-#p|Z<OWtRd1CQ-|(qPcJlroi|#Id{8&(!;elXB
z^vmRayTS(tF86;=(v&^*U{CJudp}OqPF=Nq+P7d|tDU71&IgV^KeO1on>+h0^Xa4)
z=bX)BcmH;;%Q#;&ZS$XuIafFAGiUqweSSsOjMFy)JS7+NFzl+l<W<EZ8Fg=)iE&u;
zY6h0a`#vx#T>t6f@qPO0xlZY9+Kw6;sw@_YO_R<n(!Zf_dUsFgPKhs#f{%)xala}&
z$WgFB^i<ICwcJ0Od>=l$aCA+;+$SC`k5=3`b@hV7gMcJ~ur+*ZlpJ&yxGcVCw$hy=
z`caOpeUG4;2Cu5l`ETOW7d!h|1#&T*Iy*^5ey!}QW85E&7*!G^RVORnkI9Yke6k}v
z)6a|{VO_ub?X{{?`#r)fWEj$>|JL@LvT#k<p=Iu~<#N_e`?YH0jPGGQTG>2ZAv1Tr
z?CYvhZob-i(ukpF7aPOAE0H-I&zarl?=0K$^X$(0HP&U$xydg=ZlAohFxY?1mh&w0
zjLnP;W8`A;51eJZX1-_YnmJKcYkEIEJy4LGr69BV_t_nGlaklYE#qWRy{|cOQ{CU=
z*NP`e1UNZ$n(ns?lUzP!>*S@6)91~bTW_N?bzA-}l@f234#R{s3#TwQyx%2yeC;z=
zC&vJZ+&*T9g<P6T6do8WFs$@qW`7iNzBEl}Zee8pw5E$ioyOmUA3xicX?OeA^3G$S
z=l`6oWq#hjW;@&ZwxYGO4Vl}Nq_nl{6jffPzux?{jE5&~Pi4Yug@sEpmi}$c+mOFW
zu4rp+hX)r!rAB+(X@(1@h5Wi5+7<?1s!sShyZG-;xti>UG8_yMYz-dsg{{4uI#R^r
z>`V(^x<!6F5b>yBanFY*A70$J<TBT8=ONX}sp}`}xBJbUW-Cxq>wGt$O8I=-q&rVD
z7&!~tjlH%w`Z4UAdSJ(2)@U^|bH3U~j@2bQ550I;?f0(wX5YIz;%i@KpZ)f3;@`OS
z8*8;0rc|AqbCKgfY|yGJPmlFFJXvr`{CVdogAWU=tQ@6w=LWKOE0uJnT;Xg#a^ugM
z632cYAH~Tw9~Oo%v#`5suMh~Fy^%To_p0ZU8r|;Z_FXLC;81L`65D!8`*XX$UdEG>
zniW=iKFcgIWeS}=ty3UD*6CP#VMoW+4NT3+%>NFgJy~}&w5er*3P;UC^Lz4dALMLy
zRGS_B^MqcCZv&fD-sMM4r`OfKSy|tg{Gs+lu|kWE-0s6Of4r0o?w|5iBl_IkWjY*+
zCZ~BDbh~Emw9L)XKO4I6*4t@u(M$|pCmuaowDrR4?+gnHP8+?P5y#E2#?Zwm%*Aaf
z%ZU#sKD;uQcizH~(AwSB^h&1o&%4F`ci9_1KjPo}{8Qt~xuR88o9aKW^uPQ6<bKs|
zV+MtsL~Z6%$BHT+?&Gh0;d7_%V|U!<m3tmuyn0Uc@V$x3o4?!C^}K#?s(ag=uRmTc
zyl53LDQlAEoY^ncTKsxg7R!Zbox3`{*S;p@+m%a)9!15h-Wj#}PPhB1P%nk+&t~>1
z9ayyDMTvE9)z?Yg-{R{ZS}<f}&z~_n?rqxQ=Gn(irQBFP$55pwf+3fYfum{bG>3Uw
z3M?9$MZU3SCIS0X?(ejob-3j~R+sVWlb>##IuTKvZY!~JW24*Ol}9J{X<y53eC}4h
zX<zFZalg%RyWcc*-#wUne42griw_U0&GPqU^yIFwP*h*Lqx_Le*_$(2(^SqLY@BOd
z{zi7CV8hO^!m5Sq9dd78Sh4%dAK7NJjr0FJcmI9r!=(RB+}rj(>FQj`rR#l9-y@>%
z@}3QSDjb1PEo`&(Cid8TI(s~K*)q1Wyc+?`Zs%^=p0KnvzHR;CMBs_={XfsDf6uvb
zW$xQWu7(%3c%E6!d;Ke814Go$9HDoI{x}Kr@$mBH-ru&?%BrbKbd9MeQ^#cSc$<4K
z*Oe^R=&O7!qM$g3`O$%Cxnbg~0<zbJc|Buf&`3NWK7G2xQs>9a*5BXXE<TvLCx&fx
zj?m?RqL-a#qnGEDy|`HYS>^FMc7{FI0=zQwdbSl#Vo*|K35gS7RjQa5zCK*`Au~e;
zFN4{u-uU8N)fIC8j)||{dh5(}d*ix?-ts@sC`J}-WlK1~de&(58rg4b-(&WQu3>ds
zsm^}xu2G=utMq9C3#Rn63om-)TB#yY{eJy@q0-B?;ydjB?zTVLrhR=+PI>Rc=l9C<
zwKM1LPdwgwJtuh`LwCQO&ELlVKNqf<%YS-f_`ZLuxZ`)MJ@Pk1eeKj2AMPIC|7)lE
zzHeWqum9PZeec6&bKf^oH#elOx%1_#XK;#}vQ`6wX6oxa@eSW@X8n*W%@(cyz4P((
z{VD7Qv(9X@|99~Goo`du`}O5l+?2jw@N}#7mTgRmYj!X=uyUWWV--qY);uwXJHf^5
zaOcHMDwCW7S5-0;ygIq_w%z9+3m2<Tm?*pc{_pJlpR$}1KKDI5ZkhY?jBC;9>V2P<
z@$Y;0+eKOa$APoAB-}f~_dhdzS|rJE?_2i%UyZZ#<#NpIewE8tKexXBbFpao^4F!G
zG#5H(G}it;$N9o%%cZBX3wl@>1=<;!56=B^C3%{UzVF)`#ZQ+`WtWSwC@cz`);7=g
z+J8S=ogW)dhBGh}{Q8o~5D^n|XK(TIqvG);$7SQSyB3A5b`PvSJx#az+dJc9IX4WJ
zZZ&h0{`^PkY(J-)=F*bi-`<+vsZeJ8acTO#iWe6WkKL5M|KV8P`ttL(<)ypt@=B}4
zf9#sQWXkvZ_4ohs+iWO&yexe0uh2w+dsVM>+4*E<%$QU2d3If&QPFAfyuH8Y?Otw{
zS94W6-qO&r^8McLcR#hB&%eFvYuohu23A%zzu%VI{CMCz?>(pDufP93pIxrewMe7J
zp2ItF-qXKz=OqqXZoej#ERnpl=;r4=b?e2CZ#?q+tY?iF%YyrcmlPlTxf3IEJlcHv
zx3_m+{d#z+({gb_hV)UpW3~!nO#B<#3)hFPzLsC{^J)C9&+q3yKJ=@u%qIB^d;Y$i
z7o-^e-G2X1FB!CTZST9I*J~eMi@tsLUAz6KiRFL3<^ON*XJ=ser1Sp_yS;hn{c!E9
zm?*b~z$C`Ti3=VThBGjT?%BCB^66Fy?o5?*m8-YXq!_MEn<g%2|2AcjT^OgDRCvs`
zzn8kV-z_Tt{sc7szj5OO_53{<e|GKNB-XIi{k^5&*==g-t9w72e>!mSR)+)M^*P)B
zJ$<c_{?A30K|`5sYM9vd*<lJysw~%ayFEA<loqxaF*URZ$RGKz?Uk$f8(uS$i#J}(
zeCo_USFbnZdtCjw0})&AeBqs8;@R<F)1%04-OEM^wPIZDf=)A@#GO3Z>*cf0=(=TL
z#=`4<;rwU&d#1TBdv(_KvD)=1o4-XxJ^8lMx=*(1$CT2!>d!x2Y<%@8Yx&)i?F@bM
zXZU`)+sN!C$}_>hiR0;%y>DKvo-xC=>_=kgi%r}Ao%Eb+Q?~NGRTD!`OCM{F`RoQW
z&&%^G??xYQ%Rcqw)}x{=OezwZriUl^^-b|->w9(7Lu27I1%;%<fE|8|a^{Ij9ndho
zqZ42KvM)T&E<|%D!-bbiR%g!*Iw>!;Cg(=P=3{jqx%=4{eyKgq%d#*rP~@7^M6L6W
zXD`>%=UH!MYkc>;_%Q_r7uJl~tU+E}Y>7LssypcId9WzH^6);ver5;#gL(S$yb*g}
z##i56`uqF)e@plOm~!cuN@d)NuiA-T77ZUQ<M+Q<HFfEOnu>&kyt;S!^DKWo^4`|+
z@8+$Dbj#EKmxEiE{p+{cs+^t`_Vn7%zQS7@?H}k$f4e$!s&lrt3!A#qf<E>PwL7}D
z0;T?DT)fl#uH3oxZKb`fP5g@=p|{nw_%?U62BsdAE_r)#pU_e-p|yK*F1I;4aV$Q*
z`O4!zM;|Xe9wx@HA^(w@{`)mNtWEyvN2mMw-rrqfv+dZzdy^KPom!CnAl2-y?y8mv
zM{Z5Hur5&Kfa0x1Qt4L4o-;F2AH{xUV0g#+IsNqZ>zOh$&nz}KZCcngD|LSJHsi|o
z^8Pj-KU<f*&1u=cCI7m)pZx8Z`4z_=J@Wc8@p1ook<*WR401*7{TYwUsmpnGMZ9{~
z!6V+UoAu>Z_fFm8?Qmz~jO}YT&skslXUR;xYZ7X5Wo0Q}%iFK_@UuKOogHtzbI)Bx
zxi2zH-_Nq&x8v8BXKXv(*&R9+Xqdgp@u5wmht0hxyG?A2?mV5(C9-p4-mLwxXKp=@
z;4<Z+RlVZ*Rlf^LQ#KVw?mm3&LHzZ{slVsMII*1I`DnSUO@)o^<EgXF(}P~PXFgvT
zTt7GK5r6Wc>2h<e1q(vNUYS1fZWl_-)z*IG+q^y_o&Q@{`nmhHGYvPlW>#$C;^=W&
zbYS^`4yT4JPaC_t-z@yL=gpqGvo`0)`KN6Q-9GOXf9Zc-*WRf7**W*9kE(Zbik7_M
znbKrYyw*@e;KZEwZ>4my{au`6^)L5K?5_X6|A}^O$S>jje|LJPSugiK#8kNI-Gh4@
zYfOH8D%uvvwdZ%m?;l2MR6`pc#_y>4aLBjh`i|PdhqYhcO<Ba4#Q1v}!vg~)R*xIy
zhukN=-l)B7*}WoB1{Zg6{`y}IMJ27#A`92dx4&t-HEh+XxMhqBW`FhH?l=GUBJV}*
z{_D4XQo4Tq-?b^ho|3sQ;<C2p21hY}*<!|{p?LiNr)@La(~?de-n9As|HSvUi%qRh
z8DIRqcGcYdf1gf1|I$v@Z@ZOe7N;WT1ddH9ij9E`CJnrN(+v~O-)OEq-udxHxn5tk
zLBb?Mw&bQ(hRB3SCXoP#ox7)69lxx;T)*Brtm1wD<wH?CpQ4^^`s01RfAhIj`Ri}3
z%nH96eg3!2{*uZal^-_QSDhCB_ifum_Nv7`?&Wrmf81Z+zHIfz+e>*DM@!y5)e@n}
zW2Vim;3FcLD!037FXtuSOD$*ri8D>lz4y`T@q5=<ar6G3>wH@M$LrnCMPVhj%azSO
zY_;4hR=T%jQ;5zwlm9`p&m{WYly@y`%{ANm>grK;`G3c9ep^31_q{A<znVr&OU{>-
z?*8G2cS~_{AAcKFnDUslo{!<g^=r@G&zb-GTgKh>y#6mXC~&*`%`q~M``CVDM;f<!
zx_m^2O`h;nTd8$bS5M`M^?ma{+grgGVz<OJ{n^js-~PJhn%p(1(%hbZZ{zPv*Is@v
z|INU3+Vsux3l`PqnM*P~S!Ql)pQB=0c5~fHm8((FeG}B@?fw6Id;DMH@acO#Y_9*d
zdr^k^+;swrVoxpqJTv~s`}Zg7e?MnUcG~*?$ua4WWrw0ZGROa{@{5rw*!g0n>#Bl#
zs&ilS*S+>uU0?Lz!^QP=|2}^U?!WQE?#n{^+Q07qjkwi&-`ReAy8r3itszVQznp%r
z_-}sAk1ID{E}eO~{{Qd&2aPJ9CC@)9JH1`phqrNmzN>7-KHDc(S(}61pSyASsVv?j
zKHcjmBme%A@6PVxx6h_MK5t)eR9k<)&$=(`cV~Rc-*@xp@$>d3HZfVHv)12!_4n5A
z`#F(+ZY*57|M$0pb>_t^-o~cqnzzSp^)#Mv>`vMBjqmUNpCKFa>*K|R3xDbF`CT+Q
zB4ddWgWLMwJD3ezq`2nRO%aXh)>f_fIyZk$*@7dr-S)pOe0h7nu8$!oGwHIlgw(IA
z@jGJ9mTCVzI4QV*p~tXS_@=vkVSDf$fgktc>t1Ljew01Dv|?MB$e)Gl-)t`LkNNSg
zJK2@rcGtJ5x4%VhlQ4QW^|pFl;`uU$7bTnQ|9&VB<6W}y&W4@;#Q(oNRp_X^TkE{+
z?GHyD9u4s}NK2mh)yV9D(Uuj=A&)L(e5qw)-uKw;<#N02>t%IygEwEz>OVC#zWRN3
z`P^{73D@0T{hmL+w&wpzMysux--S#|Tb5J*uvp$JFx~NN_0iW~**8yNU{C<x5wLCV
zzq2RiB>UTM{dM4e=nkLVy@E>B$Ddx`^HJ)V)voQ=ejf~<cl&#a!H%12``_&Om%GNM
z<g0bw&bP(#n(2jx<p(}<F4$kO%FbxnIlE28OG^Cn*&HT?8b%)R<PBk86>R-|-@hya
z*)G2l`QPVWGW(k@FtD=PSD4k*esIOy8(y8aR-D>;aqA(iihXYvPF7{q&%0L3ePUMB
z+o)}#W>v3lOk65&vv=FAGt>Hw&awYHz5Mu{tcsuOt~JN|rTM>;(wYBv`SH^`w+Zs7
z&&%`<Vk_BYUHtTSS@*>*&!?O3+wUtr-yynddi?IU@%#SO2+FQ4S+clfYxupW)0ZQp
zoae~fPN;wKHooe1`hB~t*+2eV&#iv3?(nCL%IkO3J-^0%e8T2y7muF*cYS@&&c*AF
zr^eg=np*2$_j#tr$%#%MkNn%Y{Jp($acsKs`8)L=CarzmpS$X$2Dgmhg7pkuqUkH=
za!t?nof@)JuHVT!yMWbXnrXjyUe){ErCMtz{r~v?-`lYE+*NUlZ~vOtZ(sCdTRJn_
z(N(iuB?SZ5iJk3Y@NlR)quawCsr;$Udqv5Cx2xXD)+9(V>?=DS*m&mASJAD1o?I?B
z{#Q2h_0P%eu`P_7bo*AH{~z5}6*=v0<@33740F${|Nm?KTJgUA{`)15d&}#7-}YK*
z{qDy#cDoP%>aTxs+hJGqM%`C;_EsmJp#Rt7?}uv3ZgwnmGGcL<(tMJGCxKnfJfZsN
zj6V+!NbLKTu6AP9|GW2pAHM%{@A>mO`aJ$`_C1ZwpS0!EO8<JVlgA!7$ZnEPe)vgv
zL4d}YvuA5R3D5tt_WrN6_P;mVPp+)1`sK6!GOzd1x3{;cd;aS5uRAqiVo+H2)?ju2
ztFP^kg*{bo2zve_=C#^Fr-(yB+fsk-vo|-t{%*_l`rNIz|JLQ_<d{r1;^E#Wui`0m
zbmQ~NdC#Bid{buiw8-)Ub1o0lmDi=GH*GPz8}~$<$)#s;NAbk;$kkWB*!XKrP1R&r
z^IW~m>TS}-jL2<|tvF_!wmEO4sB?Sc$r*9$pYNI{AjVK)9m}xct$eKg^T>VgGGA2M
z#~rSg&8&Oo|NoEvzRKU`^DEwTO5gu;`u@JZzyCij|Mz_Hcl&}rH)0Q_z20S>e`90$
z!u!jrI8LrQrZ%IchV4Y734>FBL+{!c`)~8+-~ZCO{;b2bn5dV$y?Ians8&Ys+x&QN
z=Z+0i-pyT4Z)LBK)vvk#yYB0|-S5v${q;xu-#_)f#Jm4?=KF-6`&@C8H#cbk!=$o#
zD^<44-D@6`aQ)D+pzUF$dlz2%c6V`cx|PzFC5o$?l{Q?~S=Gz)=V565mX!voU1d8{
z_J8hvpUAWBcYOZ8=JFcW?6~8bkKf;MJSE8e<^QVt*Tej_cJT;bl`PVJ|K~yWrCs~E
zQWVv^=f-fPZ#uQ}!Zz0xoeLlG^f(@qXlOmbDPZ8v(*1N{ZgGx=k)G@f%Zl6o|5R?5
z`EX$8d*S>0ze~3_B*shqp4|WcjP7%DlOuTxC4Q@&WGpNwu6?v|qD#7=t5>^C!K1V#
zQ#F72o#pnk+5F|s-^;TeuUZy*dGF7?!td+O>Yvt#zHQH28_KzM#^Xloepg}9y;3im
zG#L%gO<J=%ZL^Gzxmf%B&i!A{%76Lw^TV}+|G&MSUcNcyJnL8gx|=%lVyu7sue<Nm
zqEdaES3IsfQbP0Z?D-X|Zob+cUE6JZ|K^`><@+{AtUk^ap7iU<^m*3BWxa|yQtR)Q
zd~P*5*SB6TbVfF--)dn&M?SZTvPsXI7H3-rZkBI*cVj{IY0<+RA8t5(->5!)fBFB1
zCX>rlC00$>zin(}6K5FhmR|iabHBxv9^<w9|GZe-{=M7a%fAo2(q;4Pts=L5e^+<c
zzW(!pwe|l`EI#w+)$e%YjXTAjKI6Bm>G$cGyE<#@hk2`)GaZ~B{I$2%JO0n7;AnH+
z8*TT#PO}xy<qf@A|5|_lYv=lJPr1!~HQyDrmmB?UZGXS_{k>|<eP;~&wz*F7JigJ=
z{mIdF1@blpzkXeR^W)^Lx2G#4^&hJrK5e*0zJK!D;@j~n4d*@Ixz3e^FWq`obLjR7
zS>I0WvX)=%y!YuHjmGES7((Y1-sfY^ZjQevBjP-}eAAK_JJxLwm1L0kTEkx$zEq0C
z>ENfd_dh<Jx%N?4=Hs7FFD9SOY&Y~Yc=ekhp}1_@^^8?6LOPn38CP#x<v*PwC^|7c
zB`LY4k?G=|Ee7@GuQ^j@PGo%-wrAJT4U5m_Ov+j`WsB0kACKNt?AZF|#^k4teK*cM
znYb+|#p{l*X411c>pw@yxK`Tf#faZ5nq_vmM(0b-?uxq1mhY2%v^}dP+!Q^nxnKr|
z*4Kvu99C~VvST;uWEwGjzH{r4f%{6$Q`M>KcP!kNxyNYVrB`1s|Ly*3b8&^qmmm&Z
zjmoV~4;UQO-5Zyvx=s?C_N?7YnL|LV`wDx7Aai%zk9eUBCbkEhAO1EdGB<?n5%WG{
z!ok+Xz+lunvBk%ERgg0m!>+>p&m2ux9O~ellcfLFfX7yvp+Px<gJnT48$+hX^@QRF
z96gTnp35~n;7jk*U9hvJVZpw2ZjBuiRu$)cVbBWJI(1=t*4C`1<&w?{1#C`}pEN&y
znzs14gqNhAN$}?nD^)@hGu&${UmU0rdOF*}Y2A67l100+&urS6T9~Y{taxU#KI^%e
z#+B!^KU@el_EwkL8e`lycdA9*0~Uj4Laht;)@_~lw6XD0_Odgw=X>+lUFq5yv-F<#
z4W*^rb8W&b6E;u0^Y?4|x*e78+rnAQ@7MfY%zx(;<7Ma1?<!ZX>0n6U5fBt+VpwD`
ztxIL%d*gZ&7KSH0f)?!?8cwY>WC*F;eDz%MRP(c!itephUDT+*R>Rv_g2izq3&V2p
z{`oeWP8DrVF1p<+zIT#NzmP+livwHB21Zr}<6|Y(Q@kJX&Aws4#^6x$>}UG<b8=_4
zM9z6T?T_=}<{pc_Uam*m9Qh_N22OKY?#?}NUhyx*YM(SVLGP;q3=Ws?eCc#sEa(}l
zclKJWK+kTyCz5GwpJaL#t|(n1AJg(<{n<}P17_CznCO15@bKCDyWiU_7E#_D_wL5F
z<E)I2Pgp!=%4K-av{2V3(Ndv^SxmS|Glgd&<BNw2UPPQT6_4Lk{rlVbf5(1{&#RA{
zXH)p)#6;~jJsV@|=Ch_V)rD^_yZ7zdcJ+qC&WFY4n{O?77XJR<8+V=Czh32T_kFuh
z$YG7juOB(jk4BlXurQdpuk7qe><~^Cc3F1)T}XCobGdwc<ZH`qSKp`4oYEw|WueV9
z28H68PrFR`ZL(jtecH9<=Hl}vd@>bLTCrPX6ZTwuQ~R>Jf8U3Mx-IO>cQQE~yjc3S
z@!&0wnLC-bEUbQKf9-wh)K&YhbyYO_&bR&hRR6QGdU(@CFZ)R;9fn~#JA+njxh>pu
zyf99ulHq|>lY}vwMS9>WrtlrxG(>HcM9lX8nJT^1WZKbpJ035%woHQU>ZJRxzsgq?
zJ$&ZvK4Ig<g&Y1JIk`Yg&T{LA=>OIA9drBt-}`OD-RN=Zj!>Wcj#&jeFD_q_e>2lK
zYx?S`pS_f~E_4v~@!x)X@0N%!=gzIU^)HIU!NE<_K~vIm>Si5gh9INUn{|AR7hbku
zZ^+u(<-`#1_{_@I$H&E|PxEoVwR-MJ?zCp#$t?y}Mly3JR?cE#kVxe`C^5ym@A)rR
zokh|UE=H|9*mzK-Q{VD`jnT0$i@!X%`1gDL_M5NN@@zdXrMzr;{&V^A^zC`KI2aB+
z`*<rVLT9&=WO9ny=9{ePhb3-pd%oLqlI}dq&=>1uB9<QD_nPo?o^`+~uese}lMT&G
zUSzM0Za=R!MS(>|a$=vctKRk<d%qvz*6l8zwrl>+Cu{3}J^UY&Q1MZEn{CDOj}~D^
z4@hlw(+q$6OiS`nPw1+3ub#f$@%`^_`T4g>oj2XOU3&6Z`g~hAma+#Y{Qmsi&6gc?
z*C%u7;Z4%+tM&?s&rFThne5PJH9<w|rin>rwHU(+i~RL&3@M5RZK~cJ-GZ5H3q(1^
z8-u4wGv<^e&554Fe(q%L^7)pv88&y;6b0+;X1uWS=+?Q5zl!&m99Y+$|NH3nn4Q&8
zJDj-J*&dhHn|NuhU)Gsjw;LH5;y=8q*ztN&=V!e=%W7V_n4f;$@B9D3!}b|6X&iGF
z{Jr!uiQ&VG#r>{<DqHKmu8ub~wEK7X)AoH|pRK=J7QHfH$K&Y#?<B+oBp0)@v)?*<
zWX6s-?wISW9(8{<ay@F}Tiv6Q!8-lT+Pc5rgtfxA@A*4zo)6pc*Fv|J-fAn7sA4@Y
z6lVYX<&!T*3ysXo>Rx?W8UJ%?{Jo9I$941fr#@bG^6Avj<S)<d|Nq?mZrAId&*$0y
zZ~B~Wz1izj?(OZS(r4$Ns+2u`HOhNt_S#Ml&7(!r3iWifd7RgNeR#NCAV5=;rB&yA
zzl`Oi(=};nX?M#$JUH0wVq$Kt-IB5WRy&{UCAacjvBwJ^Yt((anLb%1bIsbqbC*r5
z>;Bw$vu3-2JwJnsiLLG3*Wag2pDue`(1}BF%BgGa>1`S<skg%fSX_=soZj?jdC`6+
z4x_Z9$4?$Ty7YAYu0J2$`4|t}xbfqna$B*4q?i`FB7@)r#+TFQWcBg1&Qq^iDJ3f#
znQJmhrFNzA|DW^Uzd3Hmu;=;R{U4kUA6dO_S5`(vMOj{6UfQz{4-Z?Hzx%`a?&-Yu
zcbh{>87}!;*Xj#lljIUuzb{jKv+FJ2|Gysp|FQ6X?e@?w>vmMVT3!En3S&aUUmwHh
z9rO5I4u6|)@ygq0QI`+%&#C!)_4dr<x3zDNwZETV_f$3cWtO?bYP*8po0p$EGfiVd
zZTI)4<h#b(>$YBao#Je&e){bEnh*1XF8(_|zxMb&?r&|*M?;p%PO&Tab||Db?m^<(
z|EUZ!7nK@b+ACdlbKhBJclVonx66h!FgNSvKR<5GeSfd$4*dxW<2Num9G&?(Qu%pk
z?D<nm*ZGGr9w^jRIu)F|Q_Nkc&)`@A^X&Gv`z3d0f2z~5`Q51h?z7Fk*H6woR-ZpF
z`u?Gsjf$yjqfA}&+N*3cwmzzx!ppqom`H?%X>WhnB8&H5g6BSyYj_^XpkTUWW=PP@
zX$~z1K5x%ox%T>xo$F=oj5n)I&D%OT=9K-v$=2m@8{G}k4ArJS>|sn;v}J?F$s)HG
z#peVpo?D-r9dlmOa@z{IJLSt_zTA?H$SRR|w0+<88@n?%-0bWzdhNMs&cY3ARQ!LP
zzW8x*(&=kfJFeaENUhkhXUmm$%00bef)~qo8ZMKt+9w<0_3uc;4ga%2ZSDN__GTeA
zwPkDHbgjSh?ZdtM`_Com=-h}_Gmo4$_o)<v#iZxEp1-|uan8!;cVi;g-1Yq1z}Wac
zYT_k!f8G5uhpQy@AKOdlAKy@CBXx>Fn?rbUCilcGP1)Q*S8aZ8O-^lNZrhRlaOJXJ
zpPRFNXQmc?%}Cx5E^wqe?)o~hJ=t#C*!GoXto{DukMaAtyAJRk?z-x}*P^3#^5ylG
zxAmmfYzg_2@%sV4-+Wp5c`{sgUYot&w}0b=#qr@wx!F#MD&2l|Su@}HZfZ^3MYrrE
zwbOt1NIOP6O<bbrw8H3kx|JgH8P%kwO14P8pl0t|3<s`GmTv!eOD9{5yOmp8QS)#4
zX@k|;p{M(|o|*8?zWh_@;@M^*Kl1Ds#QgWpsV`r8b79d{DT}#lTLf+faxrWyytX2w
z%+2JYkMpdD1*`L!Z!|1bJ<L9RO_1V^og2#vZFQ~t)Ia#xTi*@*zhy(o_MWonxTe0-
zvEA3T<esuUlfJ*~)z+(r_)gE0S^GC_|MXtbh4N3iUp}9nRwq!Lc1B7tGgF66jQN9s
z;EX5Tf%o)xG#`E{dtUd?>shncpXa>h%+|8gk)^<b^^4kRxig{nUZ3YwIXZzcg2!S~
zf`IlEt}SvVYQZ=6UA=d(=)<&L=J0UYNIf?9^!nqQ_cVQXbSYtt(444}nldTldfKAp
zOWWHVUj?22lg4>Z_lPg!ZoxI~m*cKq3!VJhY?0I6zmKnPz5Fc9cGC7o?>hRID!o3E
z{JZ+R^&O`in^LPgRw_2HZ{7bHnP5?ylltsn@~4NvcU8)b_ij{4h<$umm@DB{(w)Ky
zn^QLC%Fm7#%#chvmT^GjoGs(uM{Yd<xvF1nA1h3Ke(PiGd2z-iM=b+y3(6g4YL3fN
zStx4pJT&g&ocz-&vU_trf9GGj=bP^C$B%WaZ<XcEc+4ui_Umh&m~+>zJ$k#-(XICS
zv_??{CI^$dU#2Q;mTJ4CCe*f}(`r|Qioc>!?}XV4ZMJeO2>SElUM{=$xj>_3&-Zdy
zHkiDw+|HGoljQVH$t+XhhDb<zcBXk`bX3%$sT$o5<|!A|%xyA@m|avG920YroCAzH
zo!XO4q@QuA-q8DAa&|&$NlI$&{)v?=yAB+B6&Dm$y6EQS_!m$Ap5(k1ZB(`>`tmM|
z6SBQG?>r8B8db6_KV|acrRHDeHuHXO6p`9_OvCLuo4U&}%gm^pJ6V$#wrOr<-*igB
zU_<5HPB-^WK8szSyiChuFeux>vtzv@N5C`{lO4sU-vxi}eaFnscenh<JO6*1J06Bk
zo-XIvU!o});@oF@XhLdKbkFa~j#Vo@uUqf*z*+3ju0ON2JD%#LPCPl~;bG&ATsryQ
zsugdw*Z;fr@Unx+|EuchdV8Ms-G0Zo{FHaqr(@F7UTvLOcKM;t*B`9m|K8k{|GVPo
z+CK*m2m2LhT<kO|w0CCi;gJYx(EDo6S1oopP5Z8m-J|R5+w*R2sP=!xdebYaVx8o9
z@toVw#LUke70Z|CR(05P==s|v@*84iO)M&Ww8*zM*W{w{@$j_hogcl83nwwK-?qAw
z6OtY3>L%@}rW|l$OM(K!Vmp0{bx$qN1bwS;a+vvMe$IJ4mq?v2+UM>Eyna6Q<eKR!
zH{?&v+Pmddv77AGq!X8dV(w>V?oTT$oOOh4(b2ejvRbCQGbg1T{U~}~ICf=P$TjU>
zk?V9KB<{zYRB+wYr*m$NfyM08SvxhJ-hBL5_>5fIHq)wq8J~CeZ#q*R+hM&lDf0w_
z&haa$i%$2=51f76NU$I+(&p^S>xK6Jr|&luiCCzZVzKvvWzB<w!kYsh>|D!HRmM8O
zlaq57M-t~wGlQ$~4NrJxUhoX}x|kz*^1ZN9PtOzv;Y&g1<aO4`?o(LO7a92CtbBIf
zy4>drH>aO|mi#}-X>x;R!zl&*Bfg<AXG^nhPLY(9H{5Vn%VfH5N{oBJy~Pz9zu&2C
z{`+s)rid%K;m5BPonz?{4EwBlvs3fSm!s2f&1TPHJ-+qLRZ$N%cNHW52mcnhUGTM<
z>$K+fQQqpfzpGAubd(dzVYr%QI)C4Jzw|7*Qt6;&xoj~?94zb%2MSJ>RUTe{$1L^H
zpPAKtCFjcc?8}}_wcozH?qAE+&1b){M*8oX5S@BoSCC;wT-&@8M!aDHYv-t?o|tj=
zv1|CYw$pl6hl*V6E^AD_7gf%vc)IjpT4>t(ub1-pwMCaN^<jAT<G_n`;W_&sy%lGC
zbn>t9+L`MZ+GLihuy_c`rmkX`JFknmTsY%J$tRhR#Ps&|zMQh$)#2OP*LI0p^++G8
z+qW|0-S??)PM#<?nqU0pfWnn;J%;DjTnL`yzTwiuTrOMA8R=HurVKtTP1hco@2TTv
znzCc=`fvSrs^Uvtyve9kcJ^3W81wy>cHRle;2FwKGw*$uQ9obo`{d@gjg!@lG$kKJ
z=kI!XH2(Yiz0ai1f4-zs`(>iLn3%Y`yIWlfU-8lG_}vE9;Tlt!&L_{wtUY(^aMH9Z
zN*X`T+f*kcU3u=2ka2pNkXo%90|$r4ERW_u4u&&HD@-#DSlS+c+ncxXk)iaZDV23g
zcTPKhZtj}?%=3bk>o;F}-Tv=}e=46^%Zzz;kE`zexN+mqqet!kzxel<1wHF~Ty)U-
z?YDKdyBBL{iFL0H%PveTeEj5z|I<Bx>-0}=vhdtwqPqE=86!i%j|+*;C69h|{{8*U
zxXp8pho)q5JHPC^ue;us9hca<Wk<=M8yi(TXPp&$9;3B$%a$oiGeulGZoK^}_U!r8
zuxY7l*P3p*R{Xix?X}zDo%2@wcw>CN;M`=3iC#(yjH!`vdebG6qp}q~Fz*jqxrTki
zwas4t|1W-G{ryhq@u};7&wM+3`|drz+~t4CFJ}I?HvUK0x}@VxCqG9_3O=c3bbx1t
z9Ai4e0TxB}6pozOOOE~hmYIuWy3gv)m6f?y_Ug*X+xh#M1sObM7ymYyV|e~^-rrkm
z8(+I+R)G!{_+TXPaoOy=Kd<-yV-dVt_uKyOd_$e&Gw%Oht><!FX!l`#i}f)HAtna*
z6o-GS&R*2M8ne`A^=x5>X{I@E;y+#c-m%EMIOV7J{l8&<pS{qvUN^t$c<NdI`>%Cb
zrzNB>T3n`@;d1)(+@E4knfbmmE3(Mh82oK}eNLG9<gxju<#tyW9<Q9fi}`5ET6y^y
z_tr7lmxQe1_PO!x#-E#hIg{$xbsMTSCQR8M%JU*E{`so3sfU|RvqYzxZ;F^`a>PVX
zwPAtJjj6hK%hx*HzwqGfPE!?$?)lam?XUh-)GkqqeEy<S>%<+E6ze3#{K%_JO>=go
zW_^D;`JacY>dsisX-^jkE@5v<-MP)N*Fr4$))TMnDfZQ;S8FY1Rts;>ug%HJliH{^
z@n+wN>X%;n+dCD`@9x-UX!gxqj7#qE-@H?gOE$gwDg5+vykoSsQfSWo81uYupJN&u
zlNzE<1syC)Jo@yBTILi@c}K6%#+3Inj`NmA6@I>9QyQ!?ONzt8>z$>sx|r83&Rn+4
zXUYoAD$2(~dl`yT7Z-IhY3kdrkK4e)u%%xny7t-1x09{aRvl!!T0Hk%QgvZv)ylrq
zXP<QCc*N(_)l~V|?{^ft^|tRu$f;Vx>z?yY&)Te~vt#9p^xD%!6B!mfEJ+uREzEj&
zgRSvx6ZhGlTT0y$b<9O&B-8WS+@2jha6i~woF^pAU;kv?`LJVd70*@IZ`Z50Wtfw>
z*0#*%_pSXlW!u&lEj@1AE^y6?EAH6o3d#Q)D=gc-KK|&OG}&R<$vNI>>{&<m+5|57
z6SVWfdliO+xPU8c25o019(G?>^Yq@uuJae?<hWkmYZ~*tPu<It`-t61ue0eKJI_h&
z6;pbhax>t8QOm9Z|L2n8ObiDm_=Fx<+pw^|rdfdPfYZJeA`Au$o&wTFEKKz>Hy^Vq
z9QxL26}UE`_`(*8yA^*jqO^W8Chtt_^s4pNDAxPpc*|l=^od(;zuKnH+z>Ai{>j3e
zWtN7K+S}uib$*(iiqj;v=g#iQOkXw8a1l>T`hoPviuVK8$@L|(`#SAZIh8Wc*h9p7
z^3S@Gk{k<()jY)ltxe1fjt2$*o?QHoe-qE7J@QN$$rkf=oBIbyh*>;#nXqzB+@9hu
zN=oes32`58Y-C|)IJoou&pq778cbGjNU%35NH8$7Y-#0fi@KX;{e~xe`v;@zr%WCl
zD@g2UXlPJ=e8z*>LG6PDgNRcAgPxFkNle-`?c^S1MJa|KipG2sr{3W@k`dlqWyr#i
z;^Upm_)X;Qzkc?6pBH8ae)t!3T<`bfVCH7N*|(zN>&mwM{1MsuA*m^L=cCwv^Sm27
ztgrohFDG5RQ^Dvz8*jIQzp?g)#TH*<tQ9{A2%a#Uk{xkfAW46R;7b=d+g&>@&N%h$
zq4~Z-cZ(peY1U_J(_fkM{Qt3Q>%>_O4Xha)a~cJn>{_NHz);xNGxxPShueC0$(3dS
zix$3h^J0i)eBZt`Rnk;S&9?TGlyqX;gWTKCHrT3qsjG=^S~GEF`ei-gnT$Kv&25?L
zHPzRHe>L;e!e=`fCY0W)beqXEPe7BGp(kWsdZ;vqf|7#30uzP|)o#UQoHxz*rbMhx
zoYG{{ymji-jf%H5l)d&D7tP~;*D%fM?)FWaraWJvBB{m5VD#pD?`y?W4H<iO2bR3*
zX>4;R1}O+gR6l(CUq1G86SqDOyS2aV&m-w}pJ#r%nXbFy|Cy`dzW@KeT-S3#!X;|@
zhXnmSVROBm-4qH;wyX<rI+n3?(;2O)Rh3a2Y7R!ke|j5yd&@<hg0iZz;;YR+Z`$ZY
zt-X1$u`%Y<s>eHG=D#vq#>UR*kad!^q*{`b@p)O>%cC_bu5O*0kg`T%*ZUn$H_cO<
z-Q4`y;g@p#->Z51t;~!Jc5et;BQDeS_FE>y2i+|>(NAZ-zjn#QbJ3B~bG&*fC(2?2
zId(^`6MkCZc(ag$gHiB9>%VRW7YCl1sulAzL%g!t7*3tIx*|1N$F<_|S8HeSDc5=u
z?T_DhaM!)hH&3R#_4@hW(%OsvKmGgub1n;mzX4OlGoL%J%Ztz6{;T3S^-7WM#cjz?
zXI^Ss<flE+<OSEc9nXKZ{bG<%U74ILQ1N>DJT23J)t~LQSZ`du^%5IHmsv*ctLA3U
zFn=k|iG{Mai)Z+J3htdZ?IFj>prh-<n>TLUSe0t&XY3I3yhTc3si?$E>9rQh&J7K7
zlnsnh1b7+~9*CUN4G^C`{c~uj-X}l*^ebs+uce)12q`RS;<gc=mLMacoNRGi#dO+J
z1_sII9!s$>ci99U+37#;eLinrAJ=KvsN;BhTZ(<LjG2+jsjpVTK0<|RYNwK2k24&Y
zmc__WwD_`0cobXTY3EqIX>SWEE?>)i*Jj1=WcBIZr$;Bd_n$rQer|#A_mGuu!Y$S+
zDm84d5PB_rtNN>&oCU*&JBQWHuc-OU%-a8A)!RGMug6v26?T^ov@E?GckRXNAh}(l
zd4|U~|Jv9!RZ>Q3(%c&>S>8T1{<|iB_j9Sxh@$L0le~>w<}AK8<=a%}J9@VR*W?_t
z+O@s#^RoY6?p<d}+H+;+|JCe#+x`1@OUJZD>Igb$^)mG6<W31Y!g`C(KUi}q6T|AL
zn5rVxWh)k(a#~~Vmr?S0k#>^O$}JD>WK=!5@c8q8g~fSo$_Fpx{huXW&b&bS#<s(k
zP1IEwUbtkQ{WgE^?*f&x_xx;%ZeEGDD>!}B`diJ{&FneTrJapJ+2>o!OuXhZF+nS;
zEXUgG{KW{S>#PjtOV{swHcPzT)8_o`t&jKAvd?2{=&yOQzV67`x83o7+K<cEFOq39
z{`~p1YLlUhOPkntw_|42>x>No%54Ldh3nm(RuGrPnill5xAR<=X5XT<ir&gg&onOQ
zulYQCxytgX&uX^nT`y+sgslb0sb3qSSGKj}&2)u#|9%^q*lc;XBfaNk*>0B*t*JXW
z1PwhW&9yGC`;#oc`&)1Rm*xZ8=6=@Sv*7Z(KOyI4KdlsT{TpXLUFgA_E<u69bF$tN
zxm9=d6s-E*{+u^y)%DlQJYQM$J+C|@^f%7lH~9EQ@1sF7$Ag~T%?sxUTp8AD`1)6v
z-%-u!r+->~H9BjNzBEbm^rpJ?>!)nWy}d1WF|QJvqkyZR^R{z)m6Xoy%(d?Lf9$~j
z_s!R;{_p!67jSD&<?-qJe_UKUS=_Gt!3tiVtfz)y>!yXJ-+I9);lO@UU|-9ph|+=^
zLK5j&IVDMnnO|SC@BjMJzcz?N``j;kn`0YWLS`AOZIzRexUsMHcX#%Vce`HOeSUd9
zCFtMP<96Q`^8Y>9f93zP`PHYtzuUPyNavU*6T?g!_wU?)Hk~u>UU8tHzy9O0g<OKE
zGYwr@n_6GIy=8o|Mm_gvJOBBrb=7HAQMu*}1vf>j=k0&r^R^(`LTz#aqw|#%33qP=
z=QE%7+|7%Mo8$G;a^D6Eh8KBz*8MsvA;75g%SXYX^LOT|ma_*ZOgY9iCuL>w^gT>$
zJ{#i9`MIuHRvs)>j<eW)#=ynQB4{R0$u#eCx{Gq^(v~&Y393x|#w1rXG1G|e`mH5D
zcQL9c2)iv)3)ec=n%~UK6Byw%nT<i=%+yZB`#TaJl!oUsH~3lae7)_r&6iy>#P>M)
zrSN3tUNiprv6ZtlIrr@5nZaM#PQUB>|Gc+pvzP?KjJIy(_0Qk=&E7dLlw(fO)%<l^
zd(|9R91coONQ}|&efev9_u^#kb2A@D1x~42xAoTBcE;$q+}|-A=O%?jiV4rro_qTk
zSFQTeDZ-H_PF`@h%i0hUy!-0SO{u4kR;$(hi>>BV412*nEBf@mAK%{<$Y^_giU>TY
zyYHFkdaL@wYD&9O%0(y6&Cz{ZomId4aMsqSiLPEVXG}2EnXbL|T+-&dE-bk!>C;~S
z_^aXf+rh<i&h(g`&u6x|XdkVcBAGBXYeKp3!>EZY_5y7gYa(_Rr9W%GUibF)d9Ou&
zo71HOPW?%d{gAq+XZlCs$4@1$c{d1XUXIvuw9Qg=jm6{C|1Y1OD?cY^ExI)~t}k&x
z%Ju3Hp*dBz*6%pi%DR82n%%;_&ZApb7BMn>TVE>vb;4V5PKSc<*({DzCi+?>EWf!~
zHX|_c{I<8M<}%M-eEt3Y#+O(7?f<MPd@!+f>uL9_&Y<0=ufANGcKC?vvvp5%rref#
z+ct3$LxZG<6zd{o2}6OFCPqUA#;E-h7JT{PRIKM!d+mOd<jhqq%TL-(J=1cuYE`jw
z*YjVuWUI|@mF1nu%2}0Kuk0Nkd$KQmsqv{d1;<#tw&;qi*}Cb`tjF%g(F(D>Il)&W
zud*?OZPrmvVP2DZrKJ4-!Z@a7vD;VI|6Vm;R(qFoaGu@e{nz_`9pOq53(4Pe*5#rH
zWAV$ym(%6GrZ0FjYgV=!`@i>-qF1sAPc5(s;y$Hu<Vd07<r&@vY^NBf{IT@5zuI|w
z^IKv4b1p_5_CB{hSw3Ym=H)RInm_4hX-~NO>SXn62fk>s1#qol*io8y<l7Oy<2N-X
zZw|Z^@zPer!uCLv{>$x;^X|Sj*2(f^IMTSp&0*o^<2esc$n+TTD#p0o+Rt#~h}V_q
zD}~cOFVOc+D4C-?;pp0z`>PgN-?dQnO*m0?`IznX{l_wduX{5H6oqiVZLfb`_AGkq
zTW8_*H?!Kjvc8lUaP8KwIy+ZAY;PVL!?775fyKdpW#xA`l?gl8{C&9l{N|4f*!XX9
z2r=B?U}#`tXy_1W*lKrtZF}VAcn<cSD<yu7;>mqng)<$N?&3J$6}RWgMke=pnQ}9;
z<F=I+{MdAs!QgZ6U*q)Mw=<_~5&QPA=S27u@tjLi9V;V#J&LK>obOR#_QQ-Jqm4)5
zQ%-lQm%-tK5j@@BZ@lZRoVRA{zQv24*A}`Ibj?{>_0&rC`sQ!9b)G-0%j(nr@4WT@
z(vP{pn>I*mK1rHwm|vp%!NyeY-!4gerP~W_7fjgr>p*XFDQ^fv3X6K;+j(v^A~_<R
z%iL6BcOKzw6XX-LewN|fp~*hgKEZNfuB+9QX{Q6Sq9ye&uVi9*b+lyB#`Ci*gUj{Q
z<|w^3TClbu_|D&>jR`wn-!EVGlUMJYbK{cE+h-mh5oQ+3?c<oRA(UI=sgp6smS=4Z
zp#ld*Gm4*7*_yF(6s%Zq?0%`NjNOG8tERrakDtxXxV`M>9?z!v1vi84JU_v!m>iKX
z$KsaiZqXV0oY;b-m=3&LkzMn6iteT>#&<J{A6(7dI<0f@KBH~ULAxG1&$W5`W`@x6
zZ^DWDZfO=hpK@iA4$H<{uOjj^Hrri0wv4goo#B?Ca~8==2N|BlFa#IsNxHLb*fDL3
zW6#vc{yA5dUfsDfqt}W1^R5luDHAts%Gqqh!Vr1eVSmKBThn}vPECvEOgieiZRdgh
z6AIa<Iw#2&Np5`<b@1v;Lxwhw$;=IGoy-Esp$zWAZkonZzM4rm&x@5^A2Y@5oe)=u
zy5G$A5j>1Bc`}WMeoTABmg5pF8PqZ{<k*3e+rEC8xHSJ>{gVBYa%40@yB1EEd8I1&
zVs6_%^Qz8d&g6XCdl#j<{H6pS=)PLF+bT4td{G47jn-W4?voD+Zk#b;)>fFQnX4Sp
z(9ys!_gl<7UCVcFyPpKE5|KQ;^{?V<|9=k^xYvX?RGyywJ?E~3&)d7kmapZlEtg-`
zIg{9sve)0KoN<?GAMfm^-?T5xW-8fz&`E8MOp$Vj&K%!AYa^Wcc-L6*^qif-eoB67
zE9blF6H`8N_q}B-N)u&p_<1Shn2u$y#P8(EXSgP@lq_RpU<^q-BPQ2+`#RTb@tcb-
zrs>^yVY$!j{FUNIZC))KQzIGfT@s$FeBP$|SIEkc818eof1f(NHfZL7oZK~2a{OkN
z9XR9O{c$t<<={TgNuR#HmtEBpes>LDY{&FZS3J_Tm!wEs-Z|;7%mIOiPxJ4122EVZ
zU-Ko`Q+->F`}Du+VtiND$>i0_Ts$b^zBAkU-3+z_vGWZJp8QyMW83SXcTp#czMphI
z-*T|8nLTZLjAiQ_-k5Ev|6}=i%iNB=W<3`%$y@7Y@!74qmmJxA@9zG$EIj6`_WDQb
zM9*)x`}+HSj_x;e3+Y#)?l)|_dKH;3{V;3SvwESxtQfI2<@Tu!$M=*hJe*@^x~I1M
zYsuo7QvNQNBv!JWUYEMj=CaHQMYm<UYVN<9dHi?ex@h)IcbB_2&0hEE?Ju8SbIzDd
zl+*daU?BccH1pk_ax2d(-{0T;e?0zIL$oeW%nn20^9qM;%!AZs&bh9a#gJH-+T#_>
zP@u!jkaN55(iVZX+uL$~PxL$`eXro^$;s-!|Gv1fak2fU%m0|!85Fvb+cG%kc`m)S
z(?E(NxOpXG@3F*$#Ct}arxrI|=y6cCUjDY1C4rG)#kPly8)S@RWZT7_KYio$|G~kR
zL3eE{pOvhfB-DK^?D_1|CJ|QapY?zFG~Z9><<0bYoJ|X2^wcwFEz4Xez~r#{<`$i9
zj-1<k-A8p!ySuyZ-W&HP|5@_C-4Ckgg=u*kGYCwJnC@gAl^(flNmRcQW5Xmb?Xwc6
zH{U6gNm;Sw)TW+}7J-fxTQ<qg?&vYBoR^+?iuL^FImPqTRvNmk{(4cULE*IVT2ls&
z)0=X<J*TG5%)Py|DD$rl%MppsHTFEt$4j>c1&aI+dAEJ@iSqZm9$aL9fB*ZD$AM=U
zF1s0Pv9T_$UF0{*B8XXO0b5Ff$^!lkdiVC-3t{kJW>#C=<f*DP{U+l?B_pq=2TpEd
zkyKJj^-&XL5UJgN_qA{C>|YbLcYf;97BKv<$E5H1vuDTRr&w|`u+OiTWB6qA|N4um
zuhS~mxi0d&X}P^M^rM%ezQMT`-@rwWJidK0ejfkZYW0hk8q#_!|9^+qZ-2%v{Z><U
zY52XOk6->?whFVJb9Qa>=ck|DPA#?N`(GD6Ys>PS*|AnJdJFnDO|Un=7{r~u`r<K-
z&039ocQd=(iyn%&Y@U7o<-FKcqE6gOGX-z<yu4#Dn|njA8SmDZ_Fg{)69y%tQ~`z}
zrA0i90<|qpH}i!pdsKgOSv}O?I{Z*|^|!rt0Y}BpJk5UV=3aXIt!_#}%k|H0{@*TD
z|9g1x<@-5`Oq!*oH~w#3|DS97(WLh;6Ac3jSQQG}!-M|y&A*=;&UDv%-=CB14%dR&
z9kN>|2xsIL9Xwn0!84m}#>E3VZKn(S8us4tXg2MCw8rv!r~UsY|Em3F<z8L%II8wo
zf7ZTNYvwjyTm3VQA%b(+?UiM@6P3<=oam+|S#*0d-|Dc+BCXdh%LO9W)_gc~sO_TT
zX$D3?iDMQ8dJ_Z%l#|*R0vIMPi<xw#OEA;h()BuTET_WMYc7{Ih&UQP;So__(&RdJ
z+Iqt)Mu#;krmlFN#&z}{n|QTA;C6n`WvgAgjXf?OTK0(TzL4MQ_qT5syUI>p6IGL>
z@n*}SUoLM;s;_dapE}d!+388QR{Bg^eE;9<T5s*UtSNI<{y#YSp?iOc^E->_`6==J
zlMXg*zw~PNRi;CyZPrZxX!LLK$0DBB$D8*%v^?n0lw5me*VoYSW!hRFPg>6@JFh?O
zD1W*BgE_vpeQwQuYxZj0^;2sv|NZu>u6s(G;&uVfge$8nn-v)tE;txigi6NvPv-AB
zCzkx`>7}e|vwNRDWiWf*JTLlDSo|_EBZh4UxphqZzu#JUk*RW~q3e>Kj}rBoGntsG
z(lYlwQd|5`fWaqE=Y3YLh2ZyJYTGAV^<LU-Cf+q~smWZcy<ryhS03%y8nSD_WLs%>
zo`b18=YL*t2;7mZ(iIc4WA(0uJq#C4KT`jdt=TfYa%p12(<7m3R}%y>%9hz~UEAm2
zAR@iEL1K}^GuC?!s+yLL`tQ$uxlz>A+oErslf%H+&=GU~q|u2IHQzi#>kTK;8aR|2
zC3SNd7*bQ_9M@0Vv1djXD+dpUfT^Q-p84agRS{cTt-~HLZB+@7($W*nQS3cu%5ges
zy^H77j5QTWa*kzIcYT=M+fGcG_B@MSpy&Ihyhf($jO$zGc6jmeUOC2iGbn%S-Pg-@
zx;@bsIKsme9rtqi>cSb)#{-t%WMMFJOMC8So%qot@M)dibidl)_a-MfSAKv0(s%3H
z6Ojwwyv%buW^nA3^SiJ6YehG^Ug?ycU!{<f8r$tFQjzjvsYb=?B~l_fvE5zP#~2h!
zTF;p>2`*?iNLcus<L3Fvb>~=~uM-X1Q(Lb0t~Pjn?^TP#GyiUWZD(gM7BzP@7lWJm
zw6%-aCv36KJ|iF`s3gJsrRnlT?%I^f%+#N60;f0UE;cm`*Pr>d@A2;!1!sz_b}pGF
zef-d)NrFc^9h1Jzi2X7{x8{EKSBKLv-;)Bh7$g;#Gj*=t+Ex1G$jjzMha{cPC#w|3
zZf@>~IX*F0K_QNTfmws$!nTdK7YA`}He37Eqd-Kar_E-e`uDXt>urvwY!~p@Z<Bew
z{msNKQ;Q8Jb7tl-wW~2O%uMR|yKJM$44wG>j*~L=7zJdc4OxBXJcxg*82_j1l1}a2
zR`L5g6NT5VG1{<x=QF7&yRV0oLuc{0Z+sV-635{zJW)yDz_pXLuUIE%E_-rx>aNo!
z40B#QyTAK;oN|l8>r1EgZ10_o|Ncr_?$2_4snd3af0j&HrLe~5weHbZclm8IK1nci
zO^!a^^)E-?@z2BOd=FX6%dUTBa1gBd*zIpJasS_Ad)MC#6O7sO`0e%jN7=t;W$)b}
zqmg?_g`53Q$l}v0ulx2Iww)+y?K^v>M*Y<BF0<Qv)4x2q`7PL8?2_2iTOwZnRHyse
zemb&JeCEux<uNJ@W#@EwEz&)wtyS4^v8gw;{`t0t#_6-=e;;Yy8}mP2eoxWygd0<J
z&WG#`dQ&nv;+t;TTDM=9=l}L&F<r^~@m|#Ci{4#J4_u96cABNS@Uc`=-IV2>SGu@T
z*I)EXJjB@Wxt!O&z9LcA>zdWY7tb2+D(B^1U~X_zkIVkbz3p-3v<bILS(r+SZ*0rF
zq!ASrDfgw#n^oQG)6+DQ>o3B#`+u>z8@%@3nLkIa^&U(}=)KY$Y%KPSqi6o<uSdUz
z@yis>^>6HODrn<i=}@rvQf2GF=I~fp_*<mE*W+rw&wqHOk1;l;*wy}8l56eIw#D(>
z7Dc@^-)=?Cd7(2sbNgel>`W%Fi+_^L7M(ZDjjueZx|zS0m*JXKZ`D+`|MuVR8K2p-
z*-AL}HMjM=i02{e)~#E2?(VBFZ(UB;6i<#u6_o=wkFhiw78~BUA@SR&F6U;<?d0m5
z9el|$1{^&b4>$`5DJ;}!R9O<X-Rb$O0Lytb-)=tS&aRu{a3-Rlz2N!ud-7kC=l?4E
z_igjOt@pm}JL+__{Z^6jyDbq}mg%Z&?fo*grH?i|-f`2w`u`&DYqk8G2Q#`EQoh_d
zH0PQY!{S~!jrrEwp34O4d1(rJFFbGDW~jlK!l}GeHRUg}YW)fhhO<Y*D!055uVuR8
zGBx4E1lgMrR;3kdef4XEo?okKQjXMmGUwmJJFVe)Yz@aY9&HWg<t}-(Q&qv?nBI=8
z*Gs3ziOgNGRXX$bjpA+JVt=;T%K!h|&Uj+tAJgmetDl~aKT!Mp#p305{~q4<pF30P
zME(t#o^8=x)nVD)JdBNoCJZtX0uf5bBpJ?_h=<R&3BF+_(f9T3?xM@V{qscmUc2tn
z7g=BRc-`~)GdzVh|GQGMYWLlBTc7-1B=+^quOluYE6<(y#$EoM)tTXee#!ImTZ~$q
zPM)l;&C^uKzFYLdibv4W-GAr(s&|nhJ^OYWeU6QYj=sIW{(t=+j{nE<{~U|2d!n2u
zVDsn1;=OVD9C1_L{X4d}f6eynyY=s{A3tVRbKOs{q3%8Zzxg+B9=#f6%i&e|a^0Gv
zTcdJ6RBu`K(dP84Q>!=RoK-u}vyfML=j(OVXXR^N#CO#`?f-ZA{<>?++T4rwe|z_R
zM#p@c!laC(4@=9xFfR(w__444@>%o0%i}A>AIGFdrun@1eNEz6<?_314M`g}Y}(|N
zBHin@_16Dn%XI=m0=jGK&vY1WnZ|MA^WLw|4u1VDbKEdeC@3xR)vk3L&3uEBdtUGC
zdn|NQ=WNV*Wp5{rT%YyVAJ4H~cUa=GTlP{$21ze>rA4QvJg@G1ZPC}<^L5dQh~4YD
zrY_S|irVC$u;WFG?9we;?aeM7fAHYI?fZqN#rI|L+0=f}xBs;9vU=9^*d71-|2>%B
zCp-HQkH5d}chLhG30*T>F5RE}x&GIcm45!7>T}{_)`Xem-7+x@*vZCfp0>A?K{7pM
ztzy)i+5Vf}Y`bmuQU2YY9j{)k-v4Xsddr|YmCxsbPB+^3`SQcV?bD}CXJoLb|GxX)
z)U2a|trJ$B+Httyfax7qA9?SYNgWR?bb{Ah4z^U^Uix3n;Ynrv>6H7G(|yy{$}!wH
z!;>%nMw&A%?RHb#l=;^aR0}mDmp+O6u<Gq=<G(Z0{TOFDv!{K(zhQP^*~?PvdDc5_
ztX|H;8zrSb<@dRl_STnA>9p8ApLQY9Dljj8oq6=^-1B1G(o0UCEkF9=i)@pvprA+J
z9R?+x_3K<#&%IMnc>ka7?Q)yDGhU~xWNXmU&Y3H5N@acdrmz3_-&xQ3sADX3K-lJt
z^);c*F4I_yTsE=H(`P$YG<)4m_gm-YMp%Biac0_?DDQ>|OWB<G^e_F4Gx@I9Qppf-
z&CdMtj=#q7d*1E39<#6gr_ui8oX017HP3Ci_12;^wLj;D70ZOwnU5{R8ajFuk586)
zQ*zhmOCiIK2X~75^-9IEa>GCTyRh@cp;)^^cVc|CyHA)1s%x{lA5ppJxk@6vO_9C&
z(Tk%0tbZ$y-`rXJ{c-=@n-Qn>{am~G_j-xnFT>xPxtyq6DIqZNwbwxgj(IaIcNDDP
zVF=#byR&tx^3OXCGm_VJNC_H+X`U#3xOKC8U#^VgY0rH-Zn?QIta>)rS6F(sx>(O8
zubZ{iWnKB%TU2jlEZzAbUHnyV+LM0%9enGrruA-QnIXBxT#3QM`0)O{0idONsek4l
zIc>RSy4(B`j@snXWn$dhOb?vb-<?!`bg!XioXqZ^ki%)3>L0x&<2|ZWS7q-$xNDp4
z^(vA3n=j4r{2d-zw#MAzg;ghGt44+5lhodK|NeD;HT|31oi2GPr`&6@<c)3XLq4c;
ztXp;`etG-(ZPLeI9lZDNlE3I3?bDCri*K!L?A{Qi$I9>ic4gj{Wuc8ve_goTc5B&O
zcYonX0hejYo3|ZY$d|#8U?YEK^_qpxHwCXf?G``3_`%-YTJ!C1{>^%uBVSy%sGi+D
zOZ)GaH+OP-n;)~A)&BU@dDb;ivE=!Ki1p!97oDDY?X1%5eT#(ne^o8kdoNWeksd#%
z?$?D^Ul`it#O=2xZg{dWZ1o(C)Qn~Kxwrd<H9jcVTWk~m-doCL?~N0I`OF<B63cGC
zSnJgH{@t=(H<o`JFMREGj9*mM{gwUJt2H7gR!mFFJ^Slhe_crCS=XpD6BBfoK7al3
zWZA7M#qtk_R{eI(U}n$|&^ef8q#gF(^V59|wyUzq|97t6%<)3uDfc_eIh!+nJ<qni
z@_O&g8fJ^$)Z1Ry{FI#19F=#S%e$o3y=k6WZw6D!iq(&@g1-Hk7(M5cMt%;5tbFav
zCF=Zs|DX3Aa_Csw`pRHp=(0B!92&ba{fzuKupE5RxJGc|Hi>kOBQpCQtADru{$l0I
z;H`@Nxf{IZugcH8_vD$@+{>rumhBRgKK@iZZfogn>GRL8-rKlx`E|Kv>C3E+F5-#F
zo2ux1>><N~YpPFl84qwZrsYgwW?17TSNn0nu8g4QTYs&uUwvm^_T}H?YZJ`lZv8!_
z`&OCz)5VvY*UCvQUbJP&*U-0bcKX{sY+>&;>Qh`-k~LjdgF)elh@x@G^Erx7+Pc}#
z>$Ob{`ro(l@AdZ&=f%`kJo{N+Ys7Yfp`B}A>2%?K$@W6Nb$XLJmnNh>51AY&*z0+~
z?`>1B;_0)mANqfvwP$^NPSgB20qwIX`>xG;RjF<J`=)390qxu^Rm=3wyEJ`|v45eR
z=K1Z<N`Jk1k(+EM3kQ5i^xSCkIM3dSX;Pm1x3dka*KXW%D}Bm~uNo7T-iF4c+biZs
z1Y9<r|Nh#v1=&0A8X8z-dEe&{vflZb_iI#b>AQnR^j19Ky!lu<^R(K(;1lf2SMI&`
zTsE>U>$}2))a2&d%ck{B+Y=ae<4B_97Nf2RHUWiQJ}C+=tOpbo4$8C_Iy<yTDtkW>
zPdIS(_x+N`XZ{4$AKUI9BGrAqF;uOWy;P*&ZBZVl%46rZGajv5v}M-O-94s`daP_b
zr#ErBy;OPJcOyk2{Kgvhwd-we{rogn%lAg*?e6>=Pfwp)YW-XOT;c8wQ|{E7-`={u
z==1p~w$+=}=k0m#ZCKjuwC}z6`RLxXEq=DwIe%@KR^;b$z^L!U&6>5F6B8yhgjugz
zc{$(CaBp_a_9stQ>uJunn7se(&JZi1-pKCDUCWDkRFYZQ=LX#fh}z-z=Hizx2Y=-x
zKHk>2FL&pMwtoi?{fU|q894XGuAh&(+vfjzR%nva<H+qWP1w-I<;9PAPkS;Sd#nrZ
zn{PKS_tyTc55(?&G_IDfulaS-xj3?9i%yfw?OEr;V|E5)80Y2&K9g}*yBqg5=S~o}
z(}x+&uczqAXl$8fd+JJt>h=6%GP2E4QoeG#Up<oTKWi4QWBcLB8CBui+r;m_*1NkP
z{k+Xhk41{*&s(qhx_0u#N4=HX`T0QGm1#`VQg#LK#B5Y~b1Gwo{U#&pcVB~}GPfnC
zZ}`v^?vr=(>6x?VY=0if%3QFg+#`0cuFSXSQ$cHdrF2C<$+6C^-Wt?>^|X_M@o76V
zCOa3VnX4I;c!IiDDsEBGIkWZB+y=YnkE73fp7S|3$Hwm-gH=(9x1i;bk5?L>zuy(G
z#n?CdZSvHl{qcQfIp4Z22k3O>OwzP_zOhI>PFi<kTjR=`OV1|Ryst_Y-<MWew=8b`
z_RWn285JoCt9MD-el$Hkaq1ivhS+$4%g5DcJe@N4-IW7cn=}=UDY~EM<Z`vNiLv(W
zwmKd1tm0>Q?^~0jds22wopbAzb=S}dF^YLQGm$6wl?U7N`z3wBTp{OvAFq~|{&VD^
z468OrnfueZ+wX3;6uJA|vAO@h-C?$4nEdC;soJ|+KHuZtH%a_($(h&kQcBHVg}uN3
zzkNB+J=ekg%B1D?^&kGs-@QTg+P%NmudlAG{WEdp#g9ezuQ9%}?5+Rx``E1qx9`>d
zy_a47Lt6W7%G!O4|DE&So9Wc2XK(+WvG(10xs2_iLPt7ZPBgNO)_8U~V!FiUS(ki%
zbL5_}|M4@u{+s?ijZgo!zTa2$|7>;mVzrRmeeqe@ZyGJ<&a&7(N$JHIo>fV^Wtb1_
z&?!vzl%AdWu0u}M=ULhQB4dU<-;O28xF6rQO6|NPpW2Ks0-6=Civ8C{y0F<y$X#om
zd+$%}qKUq<&GtU|=C$<wDeZL?4-T^HUflcrZu#ZcaohL(y|B>Py-()qwY*zfUUq4(
z`_a$b?)KYHX8zs1+4*9nn%ul|?0&`U{{Kj^`?G$^X4b6E*YoyIGG-Rzc;zd=C}Xw6
zjotjc-S<1MZalxNGBbMD|IPD%e=pzrckb7%M_1k1n_IJlSN)&);x+I4_wCzf(I;Q`
zW8&rD<+_oJdrMT3W3rE0-rrsRe)j!8&w8cR_kDe`T}D&gJU?#x^WPU0m!|Yc=5D$6
zI!80P=hCh3wwqGcye!+zkkHH8P<r=!-1_vjTT>VVQ@eBu&uzW7>$a-G!B!Ec%&l@c
z3X8Ui2?`o^3Ns}1L}p)BncC+wxx}{i*{(jrw9-^l4rYb`ugGM{^d7@=k_?f*Z7+M;
z3xq8<T)FcwbEu}zx(mPm^6!0He(!t#WNWtN%VJFa8T+eWk9nKP>(e;lgo;%C+;4r4
zZmXJPAG~y7rf}|YtH}I<!yf<7JUYZ{zUQ0m{$Ho<U!2_Yb!~p-heq~CCVwAIfA`~^
z%(dz7b{rPk8T9X0_5JGCYxn=(+jhU|Gy9V*($O2*4lPPfu6=q|d}p)k>{YGqe)qmV
zSUGVbQ$&$$-O1hh&oABmeoJ=wzju14e@#%<ZlAd6hn3tEt=ZO7|Ayzj=D8NOY35b`
za;fE2Q~zDM6m=&eqc?WX%wAFb^VjF?e(X__R=B}_&%3G9r(HX4+yGk(a9(o%*YrGX
z!JZ!nCoP+&?r*t#dt3A*-m*{XZN<Lzh07jS#V{Etb#}OD#7*GQkUD%TbDfY!vf^j?
z-)AOY-}gTB&gA!h=7!gPEIxlmCiY6r+phBbd-Vrh%m1DgPJeGZ>8V=93(j)|0!xqQ
zCK=^UnwPY1@ky=r?LNvGp*@PW0x{qFx_9nQx^=Ps{}IJ6E>d0x6|>T!Bv-C|Y`ICu
zEK1Yp3d=mRmI%Z4UwgP!l2@MIzbz!9=7mfC<#Q(|?lXU<@$~1!YCB=wGuOPQ7BD;9
zlb19|U2|OIR^T+VwVlF~&;P9bdhQIf`}h4HWmvwgUVs1J{dd2zrmbm<`@dq*_4sWc
z3$FX=n(wxi{pHv1Q8bSwL(+Y1P|7@!QxUB{J_NUyy}u*aH8ERXDmHfKn=hZUk1v~c
z?6u&dcN)I8?>^1b51sjPOY)+mHE$oL`^oRJcUiQr=t6Y&MP8$crAeVD*#B-atWA45
z=j~OM?(c84y@Pwgq&F^HdHnpFT^WxS9lW=G->%Q;?Y=LpEo;A(ii>{wGC_II?q?cZ
zX@54nUv+x>3m;j_qE9?t$!9B;s=Wz1DLpqgsdUNtsOXpHvm1i`9e;fMmr>lY(?9MX
zKW({Y`muHUWacn2WJJg+eUI^*#*py+fnTmFLztQMtOpC9Pg}nD9JdYA5f$Hdmjaj4
zxfZV@G8?<*C{8*YXz;0}hi6I*JA>5bukEjw|8A|;$_;O+KWNMx9=mbl<Qq=svbP#}
zf7`ir=H9=m+h63r;MRW|Hof}g&*WN$f-gRg6tbgkAHSHoC$Gfk$VA4O)AvkRx9RSd
z<FcO%K7YBmQds!0^l#?6dk+pYK3lox%l4_K7!o?>)jqrVa>LW3pEGwqc=r2P@fORH
zce&S8b}>wtd1U&|vrpIF{<WR=CzCNVgL_u-`7O_aww+}a;$f>be!%U&qpfUOjOR7C
zukSu@J?3-g>jfnN<{e2HKfdU^&wQ0OcT&rN>Fa_WWRiNA4|rui{qm_Z>TI4&>eGZ9
z<wYm%9DHS!?i+bKr_BHSRsQojve8+AOS|rCMm;Y7dsfGbjmeQwh3&QBnr+z~iypM9
z?tjw3^qlpWjM6C{lidr9*Or`OkZ?-6AmqX3azId}oWbF>c(Uuc9j0Q8dln=#79JCx
zn|XTP+^S`h6H_iEhsf?<#CQJEc5TZ#g~xem9ZQy`*&5AcW7z+okm=N!ZQbU%yDNh8
z*WI&;?#_;tw77RnEAo}zw%ff&N`IcSZGIe{o8H)bL0VS&_LpO)=4q=%8}m+n^^(0W
zeeIXu`;W14JiGmN3A2OrcD|<!hYs3I-?L?>JZt~CHJtG$^1aWLM0-vU-WlAxbk%;b
z*^cdnKjtl6T70kS<~8Z>Rm`kvJ9XH$?o9ifvv#l4!UQpe?dc&K7#BTeI3OUvxP|GZ
zV4(iO3ynI=2Y4iv8+J@zqB+Iug88oX`9@jmWg|0|YL~4OX?nb_opt85Sqv@8f(Jj!
zoc}D#esRI`hWE}B8n(XpF@w7?GvyE?gG1zr=Us+rTqh2_IdkWo5W|6GvejKrHTO=N
z7Rfg!+-k9N)k}%^IBA)?rY3g|pL|(Xy=<b<<AnG`27%zYI=VW-j^P`>e#$INiB7Fc
zU1M;LosHqZq*FlwT@uWijfy}1{?-aJ31<D@7_x9{R{F`^>vw)E*=-pq!*SxRWzpO!
zl^qjKuqr8f9a|#MQ>?jEV2)wTbiKzsDvw`qyyKYsGX7_4{Ha-YgHl&)wV1n%Q}|JO
z-MjSTpPn8KNk10%d0G6gTl4=;54-gDLi_)UpXaKNmA{#_`}^q&tC<~AOP(xy`#bD$
z-|@M;I}6TN+;8qa&9EV^)Ac}Omgz;71|E%*U#`nrmHp$Z`}xy4I640FtJCvd$l8}y
z8NT1$)1bIZsCQw~N%=KT`p>RwIbm`9=FOceS5E%DEle=sci-Eq6FEy%7Wnr1_Wu2L
z=Wl%ahD%}$GqyV9WM;mc>HKz~R_un#>kkU<f4%;`;;;Yw-PdZjK0o_qQ``aVxnahE
ztw}Ge`dAwLtP5q%Pfy^r&|81?R@CIa&9&C<_kLaD-sa`hccdxz_O|<<x{5!nz8qhZ
z^y*#y+#PA&>A$Z|S4=nmb4K*J)-#JGJWG$A(KC6s_xWq%&%1&&CA=p~YrX$Hm0RYV
zWVH9DjMv9><$vAHU2XgI`Tv3kCl7!A{k<o4QzmoHt%Ao(uRXLlGqL*8ji--4tM|`;
zv3A{>J!R+rb;ihLHE{3<N*J^`Eih|a!+Na8%qu&U!PK*ponP+Gw%Xs@KJNR|R``6A
zx4L)jy=&Z0Ka>TYXx<vQzWmXVlYbemIqbfwA%5!8+1R3!sw=G&f3HrS9)GxklVRSU
zYunAXuYFMPo|*sI=k?loG9~P7dUdyNFM7@wZ?@<DR~z?rtDYv`T)a(s?+Z_Hb<h6}
zp^~eox}9TWka+L5YX-mjwzryb#V>WwdQDq;LPJ8rXb(Tb0jJeh7ip~ONcjC)zaZa!
zB~Pnexj{JFw&%BGKL(wC)^t06|6l%_+Dgunmrf>gFAqDHCpV+xn9Tf-mv8RzGyU#z
zQTzG1`#da(2N@fV%l~=iTyAsEHm}%8i8=X&{J&@4=4*XlS9SR4%FfS!Yk%k6Nq)q`
z5XIfA<12gQ?sLB9>|Ap#x<gCe-N=i7CZpU|#+QCJZuPu%E8?#5*0x(dI5tz&*+oHR
zMNgG&?39?aM;i~fUy7b=zVCJ0rE3fSy><Ruqq6O8*sfK+S0XweU1@PrSR{U8pI7V0
zpDKn;#@QSU0S3o~#e8I>cdwgpNY*~#`M$InYeX5>ob_KnC%5)Z@_dfDpSLKw%((OC
zu<-P}9Ut3%%T+Ki{QLL*|3hobHT|`3lIIkk{~TBU`K-Pr7o$XSc6PSV$?~VKf>z&t
z$@C=t)BMY!vOX1_-l4w_a_oA1?&Xf=?{|v7zpwkyobES&oq50g#~;D#_kUcLwKT{+
zdVPqt{g<tO^gSkt2+Zz1cIuPYEVb68ixbbide!y(=bX=9#r7v3@5_^scRv!g`Rn6J
z9a`U~Zq|A28o2%P(>cnAOP$0bi(-yvT<%q3IMJ$@taEyk0#8*SzaV!jQ?gE{aB|Ot
zONDdeu6SSC5}~ncp15o5rX{^>3<q1ESG!z!The*rYm8><mEIFU%Z!qJW^n&icu~4I
zYOmb0Lth1sL}m8`dKKzz2@CpHvE(?{(nEK@+x&RPzwhIrZv7W!yX#(r{nBdZmwz~i
z@xhrGot?`~J-8cw>{Vu(F)#MjHzEBLZtl-hPc=OMYvBDWJic02@z=WQFDD-UY;C<b
zQIJ7lQT^_}n<o_~pV3}l^YpvqzT*GyE*r0YZL_9qNwAT4%r<d`OFMrpw=ey@ab-<s
zWm}Hj1o8jz;Tlul?aA5n;rmf3Ri7g72cF*=zwh5JVPG9So%O%Rm$SxacdEaCQ(AqD
zdt&jo_4U8E#!LOlw0sr2?Y(ID+~UGbcZBveH_eQj7GS02y!z$d|L<Q{KG@*M#xV8J
zf%$)awqJVsEw{et{F|BAs=m(Z5SV!FsI0(5$8gDG9_ng~-)NWL-T!mzY_s>b9*H#1
z-}zMZjNsd+WvRCr7_Nw0clyS-GdPH;_J*C#5Nays>(kzmU}mg!SxiT%i0!Ymx3hSj
z(Ol!3mtNgW-a7BWp@%co&Og0-hT*`8X<EGE)1tNS*RA7V*!Q~d$kweDl`FMX=g(bf
zUvR(nul?_0zUS3#=B9cD)t!%mOcskUv9k*AV`kX*yil(EkqOVj%f0hz>wc~BHlK3*
z)K!N+hqkV-I$e6jBXQG<opY|GnJ}cxD(boEBkk<Np;RQBDSNh+VX~(0dAsj5d#$55
zlT)AS->K-^E9XBiZ)u&FcJ!A$Ni)93E}S}XPGQ?ZVFo41q^8tUR+H3MMn%2$`6ixU
zdHQMilP^Cq;$~_DpPawv_p|hK%l`jc-~ZL><o<i#uG-)E&Ube4=k0HPzi{ue?XA@-
z3h}AWUc39t58-qx+5PJ+c4Xhb(dStH^OUZ!VQ)*7v|p1r!+~0U+3c;=U&Hn!E?Hu1
zYZ&xTG499ok4ACF`kST~N9gy)KAj^!|J=`|hfhhCde@uYe-Xc$yX}+^(~ddOO1{@3
zM0_k4{d!UK{brQ)X2p}Xlkey(;dL>4wj=bU-KRG<13ozCrX5{(a>D!^*ZPY+X-O|n
z+2%5+y<$E7f7fC@IU8NcGM;(U?Vr!w@!Ka>-o79yd!NmdK!q9GzTBUe`<<tL%{Hxw
zy5-EJlg}*6_1kgt^z$XNQ&%>hnUFh+M`4B4Q+}JmU5~n|+Ju*WJi6u8t}pJJUtT+Q
zYr<-$lW`aK-%fls`}EhoXWV;J))~p&TFBbH|6k8Mj@ho70$)s7moL3+Z*O7$YVtNq
z*Mq^mH~Yk7r(W5-WwE-ErPzWgcYeP5b1UPn<ax`5228q2I&L4sr#-s5CQ@+ck&eyB
z;(}k@zaF1^<y`z5yHNYW)u$Iex@i}GEG@w_sxv5=K_qeEDeJC%hSi6n|A@A)jplVq
zGuS*qDnv|#egBzToI5<6COv6j5pxifa-PZbaPetQ-ZB%tln8(Or|S<K+oPzEYG61+
zvWHjW^b-Eyv-hp<F)%4Ks^;k~+?K$oa;ULY{pX|ef{s}Sg{tPrS$;n1^<j^q_p>RA
z3QazTPfGTfh{+~!9pi4Eda*nExv3g^)719<?P;$v_p)=SUE@2vQ6s9d>Xz2++1Y2(
zLRS6Yj<*P~sb75N_f^})YF?#lvf9(a=FPVM{6$9Mv}|5*to5D=rb@Ef>hIkmmDjoM
zT*#zk_u9(1_ncfmFT>fNLJUa<85d;es2}c-Ox>Ye)pY*PD{-#JOK<r;|8;oj#qhlC
zon7Hk7rm6DvP=bKS~51~uI-&3z1KmaDM0e2LH7j4FY`JX9d<aWL<zGpvlgcCv0e`{
za4$K(&hTK==3e7?d#zW68WAi9mPpi`o%U;EaN-w_pa-9Gk1s#TIcK3x-<?#R%9M@!
zbB^CRzM@wm>~!zOh3{fMTf7!|_o?|~K}o^$8@<*AG8_}PSXGy#KFhm1PjlLls4dg3
zpWnR2)Q9=d%(tpDJ3WpYC@i?XQEt<|Kkv@|)>DXQVo08PvUfknU+KHc_uZJedgIjO
zv$uMecE`>Au)T%({YB9N8MnFVzHevWY}$NX`o%Z7(?5S3exI1sD5|3<b!y(pXY#8|
z<<=~ju`Z%NV*3BE#5Ym`>+cl(yvne`m+j>AXY&7pt{ncy@a-6<>xEO5JAK3BrA^<(
zYpq#w<Enw6n);^9jVljHUsT$^h5PoYLp)ElbW?9ReE%gHE8&_fy;QePV_Izfs+%|C
z_~c`K7i?-T7ptCHd-_gK#h&Z$p4oiQS?+JK+hhJSp3r2r#;9ylQ<FU(FMW@%__yz*
z_qv#iQ_3xr?w4NGUsm(wq<&r9+c$-UpU(X04CaxP-d%9}t9e}A+tuu!ukN`p>GyB;
zyRYIZ-(Sw&s5-B>BSBT$CZ^bI`Py}xD%Qo+zA4$h+`im><MPvwqd#eG49{J?DXO}3
z<u=O_>w_1V)pt+b^!v}uGR3adolL1kmh*XIest!~aDS{UJX!d8|Bt_Ri!Ryb`meij
zbF(Rrt?1HYlSFuQQ)jU-yLbKga^~9I*;ezMS)6yudS8At|Nq9{Z~i^ij=L*vWpl>F
zGe=E&+4V0ISBi@Htt&Y<ul(LJ_h&)zHx6$$><x?NHg#!nY2SBT;Fx)s_u{9EHwW&u
zKcTAiKJ4-aquO0(XU{$B#XIrur@6h(>~ecwKHGb>%U(c;VF}y(x^4eX99CbRR-veW
z@RpP2oAuA;*<F*8)Ze`(hf_y@x%O2F_ZHbxJ6CW1sy<IY??%YYV4;o*wN2S)zg%2C
z`L|r(gas$=X6xUw2>8ZtV_&xIYHabri4Wg+WgkCqZBn%9S=V<P=W6@cOlF&|srj|?
zt;t>M?@zD2J#ThyufqQ9{hOb%rJwd!DrP)z#ougR)q@+x?0Robth9LM)N}vi$$OUT
zKWu;h@zA~pU-z>zBusvCWaEn?>S})HuSCjEe$(}A@uz)1uRYPLKkawXUgnK73yW9M
z<zq)%zvSG%=XG$lP2qB5yOi3_=D*(8BF?G*X^X1!no<_ve|Cf2W4|YJE^dgMcJ&l@
zQT2g0UcT3*{qO#D>@PWct26vgz+F450=fLN8+F1K36<6UI~x67Xj;Uw{JwJgNyQ~;
zEgO~V{_QK5tGHwRgkg$%bFtVlyU+9LziaK&`Fa14b=2G~cTYZ=muW7{Ft6P8*nw0I
zhUibx^8Y_8v)dOQTg}4!Sk=Cu`fJ|f9Oap>`(E2lUG)E?{hsJ2F;ngsY?&s|pv*GK
zy;nlg>&fMlQBKo7J6-(hyZfEt`I4JX%jYFKMt52U-@my3?~BG4^7qQ!OI6G_EPUZ{
zZ^id4@4G8zni;>I9{cg;)blk@<rx*;rNp`hE?IIq@X_-7UkYD#EtwtrLNwg+-{trk
zW`<Ay_s-ycT5wR;%dL0Cz8iCA_uERn*tjj6N6Pl|t^0RAI<sr-|FX>d@4ff;Z@n$s
z|Mke@^LD@A+}m3n9v*K0@udG!FU3dJ^*?3xEl*{<u54rUex$L@FR|cF{Cg|2jm7@)
z7gtV;Vv>rSe&EI){)oiSwRz7LPcQG6n;gG$_qB7Ybc6T2?OXpRMc|zN85#S3JK|;j
z?T!9_NPLq;NV-we57qvk%*nCxTE=1wG1t8(oA?Hu|9t)Si+NSAR%XZlePuA+`*O})
zp0CZ%HgqjbT7A=NQiPYLY<q`{=F*Z~bKf27eZ00TyRL3wgoZ-mvMV=kWbBO#_hNJq
z_`#5Ha-HzvNh*==oqYG{9`5Jati#H1EK=Y{q0sS@|4V|mTzs9Pm(tPTrMXnZXiLh@
z2QdXpr(|tqSP-GZ;Be*by6=kDu4OqpJA0)jO01jB|K~-<^7HfO#Q*(~`?+po!JjuT
z|9zCL|M_wMo3d)BUA^xDs&xKc5#RKB{py^1b4-n6=O@md$;j*FnB{1}_i^G*Q_IaA
z-)-#9AKH*D*5tJF^33EvOINSDFTXS9-LmU@->tKL9}^MvZ}$G5x9xvEwr6VC{eI{3
z9~+Z-3NtExOw~WC{fBSeo~K*?*WCVXe)(FRefp%F_bKsv?#$f#{ll%5rV&zdPO2RZ
zIqR0o|G!*)Zf92X<1<kkgN{T+*>AiwFW2B4L!syFC1P{!Hd+;zEZrwzEhk+ZP`cS~
z^Y$G+|378Vw|{=AvsOI+OzsQjhKyxp&knq~-0#mX-W{7;-6j>ReQ4@4%eBF(we8k5
ziCJrpY@9jkN>H;%y5B)@hbIz3GV*@c%Xs_Bu3s{EpvUi>cR#)E?YrLDa`jJrpZ|Dz
z;AHigTgLHLB~LnER;X%i+B0*V@7;eb!5`S4|7<c_z06K!RiXOazn>PKt4V%$a;M<-
z`mNXHG^cOpdzN+nj7sm9KL2?-ORJdKql4F}UVq+q#BEXe{;J>e7L`9b@Fh$8llhnH
zyFBX_)F{oYsnL}DkWrcOAm!@pd2^#<Z^_=@|08%h|E`!fyHoyzT(_zGP&p~!#MiBz
zb1#&cJv!PLwByRF6+5;GJ@@)~{9^9i{W~&k?(IxYaPDBRcyZY4%IfrU6MxUs&px|J
zC;iUEMb|TqZ<<@Vj%Cpvkv<n+o7ZYQ+iQNT7eD6y*!<6*e-5|i99g)r;XwSmmse+O
zx4M^fv9YLNOZIVVPDYa#lU}~+Jn%Vp@9gzr#~FSVB_$~|_>|g|trFE{p7dN`K?rBl
z#eXw}i`x(R?*EW}zv6bZ{>=b|`PnQPDjS48C!f!^skvicd_b&5{rYt4q9jxCFYSDJ
zg$|KrcX)L5Z|K{WJbJlUTj$H?h2o7LH&$O|o&Kjl_yc&OjWct6&Y3#N|HggSq}Nx!
z_$Pa?!i}wQCy#J;SkFhn)puS-T~>FwKI3xcdGVTdX`urjP2_}HXRJui<x1&%DskRe
zZ(^m7&Wb6Fy%v4jo)ug>eIn<HU&q~LTV=B)66SqW5*Bk1)@0z{d47fq%YiFFDZV~e
zHry;bE?-z|`BEy|coR>6!M%XUKI8U}>&{)<6n8y^=|ZZF^5w1DQgz+qQj}6ADF(ZI
z-kWjbb61eWBGai?)(SaP9;;4i-|=PVi>z9m?vt;4^9)|G@lIX0e6r4sDG9N*cbH6d
zTTXn|ng9G?Kvzocs*@8U%f33CnE!6=lZjDgXO(MzG=0{ST~jvs=I;JK_ur~KmWkox
zIiPiEmW{mVLd6XXG7d%`SU6j*FbQcmd2g6!7S-Ql_H50QOQNEEG822Q9^1A>)%n_E
zj|s<SZ4K%%<#L<kxagzxoqqAH91J#oE*Xs1yq|T&8F)PAQDJi5@S#asj#+@GLB?C9
z(v4-s2_csQL5Hq5om`k*_UBtb;{Q`uUS0qHLGRkDui;HQW(zflXNyVO3oN?-ULiU!
zy>OA_fs|FQ7azJ#e}32X{Ny=L`}I>N&SMSWnW-$(KAn}#gEc;)Au8$C%EI5pQMaeI
z_Py`)^?J&?c89*&VqQUJ0iKJK+*laAmq>i(IydXN*ml0Py4$rkXD>bDu<EhL_1d_1
z{LOndTiw=k_u6G6>SLS{;lXft&+A<==8r2(pSdhurQemOZz}8Rc+vM(<{d9C9;Sme
zeVWO#&X3LC?fsEEeZon(-#>Is?$}taU%%s5)b;gI-r8sNO`rQVn7NmEOfUZXJ0jri
zwdc#T)rF=#b35gH_;B9}C$Up2{3j%rPTTTa?3&#B6zx4Kb7b;vec0x={PtS=yV>(D
zY;<+*V>!5R?n3EJ8%$=szW<PQanG+DwJFzHzc@Vpa`=MRP6v*eH%iVuI-sxSxo(p5
z8AJ2^9~Q*bF4$MG;r7y>x=Xz>^N&_f7BQOQbIW6O`r>!nqdrc|;|cUhJiwKx7jJj|
zWBKIQOBrs>+PVB+)}D;qyD7fPol?HmHFsyXf4{eA?Z59UuX*Ln^7^*h%J}5TmDV-)
z!#|z+Y#y?ER@meaCEg!-;VakId`{GS^5n^~@SfiEX=lGb%4Iz+Q1@-(^4|(4pC0l)
zXYIeXn%m&Z(uxNk)gP;zdwxiPXYJORml7p-`1yK8iq&V?GJUYnwy;s3acRf44V$*@
zDEM+CkfEUXXJcpQ$K2b$YGy{=4lIj4xi?XXrGdZZ(}m#k`i+N|zrJ{&V(Cp=;|s@U
z^cs5EL|^l5%;j-@9&$@kUQQ%tRb0~4&Rv}BQfov)mRavL@tjhSI^*-i<jvCSw<>K9
z`W|!qb4_@Q3~S^<BX6#0;<KdNS6{7}pcZ+@+j7xi!H!Ss9yBd4JSOSqe?2B%Njy%0
z_wkDeJ<)>PHGZ3Q&Q3WsWfSvJr*mIZg_dh?Z3~LD4A&BOx}fG4GE2kxi0wl*zVgP6
zE!VPk#wfVd-|=3ovGv%m#%LY3nWlVhJ(=EWCl6UTPE9#B;korpvo?(nb7Ni<Deelq
z)VatcRQR#8<@v~nOj9Y@`=v4NOT743U+w(ZyF59<d&^gu#k~oCR>khTU-kMaL%|2`
z?WO#8T~~?zIGD9rH2T<T@!WexGba~3`!Vt9Ph;2q-+X1e1&bcCG)BMpe(JAMcxvKJ
zkNJw*&dGFzop-wQ?sIFv+p5L6GtPv&yOqybUU5REpHnkrcX;$F{W&kzt?_idC2`g^
za7EkIiwmrDKB*SOsDGH<TXiLOTbTGXF~4xGcjwMdzM7O_wU%AJ&Vt8zN}ubt>hpH$
z9AQ~!7pwbQJI>IaayZE{T*Kr1b0;H_ottmIxnrYmAHLeO{rI+dzn|Hc7A@U+IlI2{
z^!~yPeNXO2d}Rzc&#*+&G2}$*%8N56I#@b*CMdkU>9NQmg@tcnzzNd^HUowxMTKV)
zJ2>>5U9Q|pJ5?rVoXtDIDZ#8*z+1s$qge`*>~V30$hHigiK_Ev9$C>)P_wAy+|$`w
z%15WV-FcI??){UVYcusk_vB6C4R4<M^quW|>pNGu7$pt*PIL-PTzmVhP~?2$wz%lE
zpL0wDgie&QO?$p!!)l#C@kvvJ9@GXIF}$#n5thw(J?Uhls{^-_;hU#VeAIQ{pQ?Xy
zS^t~QUxAAMzwiGqum2vXwCmrm>vivn=U0EPzV}&w{-2OJ%hvDz`Rsh{w{O#BKF!|$
zcecNLMW3Kr;goXOzTC#IS(ZOeUhj=9J<8_Rotfgq&!O;E@V16<>*w^BE0=FRK0n5~
za?-55MmuccHB~*ATrpC9tXM9Ye(LJ6Oa13(eNatYo7z)&?z*x2wTR?1zmCag*n6d3
zi_(;}|ImBwZeF;iE=zoP?)=%aUzhBvt$nI<I%;j19#6bU_h0+&(x+<_cx=!6PWsZs
zt^Z=n?Ynv3j~_jJ>Q?UcskMt;Pk(sxC~4A51sUh0CAvqn-e29Gcg$Pw-Tn_X=_O3I
zo=Jg{%m)H~F|__Wx9QI<=F8u0w}fP?@AXML_B7A3@9OP)|N6G?f4kQH$WNP}PbS-c
z6b_HfE^a;aak2ZUr=NPw_r04}{hqbK{;z)hC+YXq_rJ^kW6%GuT|8%5bob<)2Q3We
zrEJ{9ccAO7NQ7OA#LRWfe9YTcg`Zk<=Xo3V$5+21m>!&vEs34LvLZk`XlKmDQdWf(
zF59cE+ODt)dfmJ<)Bn)t)~i#rlm(ibzSM5CDZiEM=cTr7l|~n<`u)HvtGVlUTy1ok
zSRJEz+Jec*n?>e==rM=%wbS)?o{hQ`UbN{3gM--K1rHCLP^yXE)#Wj{v|;&z=xt9I
zT~{w+xL{_>*>}G6b>Z3^_t#gB@mbh;O`Y6x;Nc0L#*ItoOqQ%J$Spj4<XH6ozp@=a
ze*gb^Q2m^lm@XgRbeVIL<BB&#J>?M(3#$$^=O~`DF>kx|1^Wrydtx5=>+84$_HTK6
z<l;8nXzs@AdEc+idb?w~f`WLDv75tJx4ki^_<6p459bQnr1E;}tzN$?siyt~X`Dez
zw;IJ5oEM$6(IPZ+kz~Vr&i3N9TelvO<aVpk|4>|~u=L8YE4vH#UVP&sXmrzev(rWk
zE1L-_zs|f#((YsTI;wE-=bY(G>&#yFopEa~s&jZ-);>XELrk8A=aDNnQx`vpuoRi3
zxz)hpLc9)7L#ox~$VJnpM}O|#deYbVY}$6|?=kcFc|+OQxttbV+cj}lFn9KyuTxH?
zg}++-_i53CSd$#PFQ?c4QoQ#KF?4vJzkJ@@pPLtJ%U<HSp->)kEGXMZiLD?;b@oze
zBe}@O3T!cDrQc$tas}?HY?;6Sy(8e1>z9d!30w<ubDfrXfBUpy)1<H0dbAAr7<6Yp
zm6V^7n3S4T>SV_HVd72=6(%L-hAXqSZ56!PbHZ6rsio)bS#h<`Pdn$Vs?bYcz>~?{
zX7FCY*~I0o&-`~E4u8G+^H!8{Z^gz#6D5i|Cn+wwrkA-jr>EWGkZT|Zi-(Wc<kE>T
zYC1Rj40%^GDx8mKkYNzov|-(;&ew4!KV%sXZ;PACAtcLg$#8_F)7LbDy+>{DO<fu9
z+tR83&dyf9zajPUuL)1DnZK|5w_ew{VTDe`oT5ovTzwNbI~oKmnwk$tsHW}R`I2={
z0TYKfucxND_eRH}&W>q4L93_voV(A&kTSb_ZS&{1S6k(}jTIU$FuDkEbR1!@XfB<<
z!$X-tqH5vXm)5z>90vp}m>Ab&7p}YhS(w}70p|ycLKc?*Hj#rx;`K?VZ<qJQY`6RK
z<*>T^j}Oe2jIH^_TXw2ub6Q3@xE>L>wz-Jy08@m^wz`0d#^il@O>7()Im<k&Y{JZv
zdpK%T^o^M(S%&AIj@`w}u;MN=gVTl+HStUhGuNko{(7{zc$ZkcyJ0lvHHMIBzfKr6
zyf?9NbKy%$()=HkxQk8b{#B<1jXaKf7q4<XUR+^rdT3ILzRl8S-zLuA`}Nn?tF2l7
z=kNTFW}3B^C5G)%V~c^`L5?2Y6;p~T*DNw^=xo$zjc6_~IFtCo@s1)J3tNcSYpx&b
z`h%RrxYnNN=6Nrf)@T@@XDno`>A|;-Wjb@w7KW9rdXG!pzg3ycTiVF7MMY)ZvpE_{
z3<VZEOCu*aO$m7P;g*9yo54lj7?n&<Awyp?<)sS2Dwa$W4HE<%l)RoW8p~vhu8&-9
z5XKjH%W$#q`WtmG-!mIAWTgN4HhJyLc_JL5$BUAhHm~cmxKK2yV9A~-dg*$zmKnK(
z3I9CA_$YQQ)5BdnuV$X(&OXT$u;gpQ{OCSwj)<Z?RZ{FuY=<JZGl!Sewl%2<M=#Xn
zY-4@MGD+~}nJgBc-jh9B8JY^2PVh{P`8L0d-?E9>LH(57k9hex(XUiyy19Ftzc_7I
zXOXO7z^98ryRUi+o5t%_ty?`QMD^5T4M8SFFV_0Pm7WeU1=pt@Di#Qg^xB-W<)$JN
zlZsMG2hT*~2NjpIzsHmu%(%$R(qmf5B(ccI<oe5{Z8B|Jul&1cZ@)P#n_v8|MQGfE
z)MLj^rFa#$G#L9AC|0Z$Ud|JHu=zrHY$uDF-=?@(#Y+v3Npv@ydZ^;kl(MGNI#7?N
zs7}COfzNWU=v-r^B3b5RQN0a3OOHn$n4q|ASK*>wRe?#T52zklF}-B5$#d)0nuM*9
zc_qDOi=P^NiAna{x+`!FFP}*8Qt7uT1sitc8hk&#e~Y?!6@$Yyxt}-IRy^8QRDWZ}
z%PijqMtupo6WQ*&o@d@P!R^V98ImtFyG%0~CTPg^^}R_G`T9uakwc?3$JuS6EO`es
zIE0I)xH^<5KGiaunY2-M(hAd~k{K)o6Fgb?ZaKxPhOaK4JY_<M@-rI|nX1@TESvUC
zd-j=UVx)rknXgrQ%lyT?9kX&K&GgA;ND122cX+AKAwOMJdx6h)Px-$8{W|IYhhO23
zE|~Mze_@W-6ZL+(PV1S9#^To}9gc3DrPCNFCdtLtk-@w2OiN?PF|E|KtV&LOK}87@
zj8s^}CkT5gFeor28=74^uxqEN2RD<VK##Fc)XY>5A<-nZge|PjG0|)fl>Oek+x>*M
z+Iw>7rD-~y2Sghe3m=uq6Kd@-T^?rl*ZlsB$Xx!XP8+U8Y-(URBEjX7z_C!Fdxpkh
zUBQC3C!8rBuUpn%Ntt;vsJX-MWT6ZnLt%KN(z}8QF$F0cccP}<NL&59|JD7!hw{09
zDqnnfe%{=B#qV~$R#~9Ee#f5!jmsGqOjqf*`EtQkJod*VXS)x#-&ej``CM?$lIgAU
z+Lu_k1f~}*&^d2ket7EixA$!9o-8Vp;Ic1Ise1dQ<n4)vt(P}{tqRsq6LHM)RgMy6
zsy)vsbN-?0CBJJ)dsR43{g;=0XRmZkGyKE^MP((XsO@`yJ61;A&2#4vY_mK*F>}_^
z%tuvm8zWMBe0_b-o<C=~?r~+@B$dKB1}@i&|JUzY^uAv_Wy6G}nO+Xz@x{K2<L1wt
zDJduSbK{%)M-`{0g>4DGo%=m(=9AW>&gKFaxvi$2XG((3t(J{uJ8xhAy6@zvV_i@C
z($_>py_`EMuKM4PM~&&r`~24O@aFrNTo+sN{AlK%Z_)QYZrgtM)8V<7uCA}Ts@!iQ
z_3K~sy-&{`PMpa9_hGxyTJ74W!pHl?x$YmXdT{%~tv&BU>m7W<O1rf)Qw}h795gs#
zl-(iZ{PbW0!<0>5-K5%#<_iZdd3@u`RN2LucMn7wJeXs6P(t8+n$SegG~JnJRvg*0
zAZy#dQ-XpGYzYi}?(e$74kq&SZp-xNZrGD@=T@Bd?l-$mddF?nwhvTIJ~`>k&NG4x
z3#>Y?vgx>TpY8wmYkK&KzxFq(KUbXX+r01dcbm}CY2|yf?^jm`mV2)~I!RUkgxj`*
zH-yT>Bse%z8VWr)7$<Q))^Sj9HWL2O(!l9=!|n(t<KzSBOe|_TX&VndU{#Kul&d>!
z&Cy#`d$+&;w(j|ysCnuCD)P6d<m9y6mN@=?`|r#1>)zWgzqiWDJM{0XNUl8Tg0vig
zkE@)#PW7D>J0^L~bz#P`g-WjswpRIx9RADZA}MUGwCIVdYM>HZnMvu~x7+5JT)eKC
z$rKXxO#aW8*XwrGF(0^`{{8-!|M&i<s6PMJcH4S#w3t_RFaOFsr^uA<y@%SjY_&dV
zG<lLma?+$a_40E$?|qHZS7#>kM4wKbm)gf@qS!j2MnK?%K!>nm=dvj*RZm#%{#zPf
zbb4Zv)SDZ}pH4d)>DFr?nG|;Q@5K5C4?lmu`~ODk+wMu5!cG_+J{Os+(N!hCTJ4v{
z>eIQ;d;G1Wu4{S*rd6gfO1<IPJy+>;j<C{=DNDHxbKmz*|NZvhj;2pJ+jX`dGYGY_
zbGoGexre7I!s)hTQ0}Z9yDqKHif<KhQFflWD9htv)?=yrU#5wjd(Z3qCGzF8O~3a4
zIlcd)mfhxCf9F^h+s)hA_Eq!8;<XR`?Mi<6gqGfje5Td9*|5iSt>o==?gWL22W!o^
z?)n9m-cZZieD;LV#ua8-ajXZnxvW?t!JeSdxKLZodh!m1%jwY@QWaM5sPMW-P3^Hz
z&zq>($$L@f@=d9drB`EhZp%*BT;Q2G?QidaV@(DhzJ4p&VJ!Faf%G-o*_<Jc(;^Zj
zL>QQ~rs~ZU3l5U>lJF>K;o0->(_e{gDpm<+cg(R|!KYewg5kp|rrrx~s#+`?cFh)+
zEQ&4i;So@D^Ob$pX(Ar<_vqi=^_HcNrb^2Te@d?Z^x&@l-{X5<?p&eKvrWgX@siKw
zzzI(2Rl)_9yytxOG8qK-Ey!YMpLEhdaV3XZz?IUt9cOlU2CbdC=#YTXwM?bGDz0ap
z-k*81^UTsCmD8W^-~9i?(mh4z>uhuqmn$kwapPw8_G$<(DtmbJ_`h$RPs43?_b#_D
z_|-W7@8Xj)?`}(Ea5L%DQj`*MU7T=0&_Sg^JlDZ-W1_%Ug>5(2u+Pa5X?>`r6{*&+
z;HSyD$W!ljd|S2t7ZZcc8opm09bW7Wvn=fP{=SiaSAO2D`A_$G25#AqzUoQQW~Uu<
zLIWCK`ltoImA=&9UGXrK_h5{b#VRW$GZU^$KT>8|?Nq#a=GN+cf1U;Zf4$b2G23lM
z&b*zU@AsasKj65zXN9X*N89X{moA+f6&@7@xrZLu(dM7Ab%oA@<CB<7w1hu3ed0;+
zZ0w%MsI%mX;7JLe45Pj_Ek%{9EWK92Y|I&175mTdJdXO&V_L;4m;PCY<!zaV5TCCt
zLurU)-6kEE!ra*CK)y#Iy$4pEOWAAV&XbX~R#|DH#G|H3ON}cx?w#znC3WZPU8n2+
z{_y>O+oxfk;g^@?^XA>#uWj4D&-iiYbDJwlc1zc7mh2YqoYb`BkVT;Agyif_HP7aZ
z(-Ikr9i}=Zz6o-hT{`R7vy9!=T$&zSlQ;@;(jtRJqq==hEz(TRiw=(xx~dYmVClx4
zg)KKY_B;sLzvFL)zVZ2(cdPpHe?I+v@8iD9$?{cu!x%z+SG;o2>N{bWdMz#{zR$Df
z@y+%-65Os{JR+51E=e6z{S`H%^-k%WkNy8<+tw6b>Fg;dj$dhc5?uV&w0(a0;fKoZ
z;<aBwZO_C8d6kCRUbU9fDzDhc(e(er<^AtP)Xk?kP3q)l@?!Drk`Qza7P`17xUZH&
z>DtXjIuah2)2vqhnyDx-V}?e=<4&~>k6WkaENgMGESaWZruNZOiYdBGQaU+eZN+)T
zWivi)`e3LQn%t{h<lwIObD3uMp~${Kr@K>*mEGEznpKmt(nqaVJBFuoZsk+o_J238
z--$_kHuJdW*FU@KYJc_3FMIfC=H<fF!@O-md%xVequ0rzndQZxDA;mRn@J#~S-~Ot
z@4XC@t%_wjsVy1>mQ&}}6wlGxVZoi@q`5ppG4%>-kS_-(qep{;keiak>B*Tvjt^G^
z2OL|mr>}j}ixW|4hYdS7hB?|D+mq9~I%;OChlA(DNnIX6ntYR|L_WWDea^1G(Vxry
z-+bSDc6oXIPxt$uPqh0PFI2dZnQ%ep`GO8B=W~+I0U2Janr>=ya4k(=rrMj#YIHzT
z#xXQhkYRqv%pTRGA|@5XK$iz0${G&L6X$zMb4}i2V8YAGEIYaSYVKUW&|O!AF1gui
zx@GQ35#JSQ$5ps<@^7oC^cnn<R&~Ab@ivoXKfp4RS6!>4FH~{Sw3DulSzW6byiT_<
z__W=VIA?t=%FHFu)XbCZ->>yHA9vM%yk4mKW25}vjrG6g-senMc>S(?A4AP|``_ox
z_dMjSzx46{o8ABVtKU^R95oGnA)<Q4SdH!QoYw-(i`K2((yzC@X70IIiPG!V(Z9dG
zJ9nj9^HlGe-7`9*edoAd)X+4Xk~}*|%~z4B&^mlc;Cz|1U2CFituCJJba2u1+<x1#
z^wpKp>#?(+AJzYVYW<z>3#-!~t_$+od?Pg6K=eUzl9-L%kr#XIi=KS2|Ed0e$^G~n
z_jdlcU;lFYdXJyE)jG!}RHS^GP_c?faP8|G*}B#SHO6=E=dJqO`q;VsR(trVlVw|X
zOprc3+xlwjT~C22t_Obx$?oh@i{<2fy>9orU5~x@Z&@|lrZ}KQ!u9L@e;1_xUwj?^
zf4Sw}d1m+jZneK)qdKiy%+k!KEo(l@l2uQG7!O32O>?^PQN`iH>vYXdrX>u5@m)!d
z7s3K~HC-+)F}clS(~+`1u*59z%$h`QrKX2>w<)KotXyswrWju8aB0gm-MpHU4|^AL
zCx-aGE?mp(I{Eod`L#T4XAc#1&%F2X+V2^k)}3Ca$l4)vexEldlh-PRD5kD?n|-dT
zggMSxrLAl1DJ19-#CGG;(x0pQnx-vXdF<fo_^qwRDQ2hE*FKK7E_(axsa*A!m2>O=
zcJupK{{L_|-CRZY%k68IG9JBNm6$!pc*%=xpC4{nspji(ODlF_x-SQVj`ShNKBg62
z86Ar>zy4mk<b!9DP^!_jC+8*<PyTXc`v0ld_dVGqI)6uB;YI_W9Ts2vav!cqy*qyi
zf9;Pq?eG4-IG3Pr9&7EzE`5$+3X4|5ieD3|?lLWSxI@f!_f*CiKDNt4Qo<T`b#jTU
z?cu%Z8}nkT+hnaDPkPQ4KkiUjcIx=choRFXW>2Uw>Drc>%`@@cd*9DWr@h$ICoSqa
zd0b=GwAmXr@2&oHYjUaA<7GSldHig?|LIiR@6E~u=VyMdJQs8L*A<qF{CV$cD~ik4
z^Vz8?B_$V47Yz0~S-pPMIm>k24z@af#*TB7wmM7|UA1|p!Hu0d=N&i<S$%z2bUO}A
zZ)LXKP@45>g5_k(=RK?%tq+>}4Sl;O&h(7xYA!jQA`|>n+Mrp}fi<gx%S>`+X4Ym0
zR|`#Tqh#;tlG)$O%6qrIStHeTfrWK*VsK2Cm8RA0Cv4Jc6Zm`O&V29SaM^5<<YB|a
zuz|_bG?QzR$gcGtT_X1t{Jd~F>^j$TyM5uIsl`7IayS2Oo4oepj>t%jkVqD#RUZx<
zthsnn$1P{pOixAzk5-qCgbta5awmMb0(%W5opYKFbcd{($Rl~UZLZeYTT6vR0w;uA
z4dgV?5NwX<Y)R7!ob~pn{EcKsNrlj!9c&ZYU1zHl|E}D(WlO>7Tc5nw{A5X<p>nhC
zz3^^%E8`pUE96C8Si~o>%+)kHXvDY0QfqPpL*oj+xr$6PTueTn^b>MU7K+ocSsd6E
z=u-MHz&dsg1BXw5N>f8xxAx+wEipNZ)=$!0YjD+ZQ%~uG+qTb(q$geR^;(p~lj;@{
zc|@y6<JFNki}c`G%-RZR5?(W6Wf?p|H}%Ej<)l5#d41#2=YOAiUHAWK@xO5ITJrDo
zcarbt`fgNvcI)Vin#qMiQ%Xy`cqAmk)B==Pnk4uPT|8YfqGwOu=&9P;?Kd-XEf-%(
zM@Xf4`PPjOrgfBPJ)FTIs=?!})+TjI=a%OUYpxDMR`DL=%8AD(_*^Yq7`&vfw<Gkj
z$=P=wZAGtMx!7FYd!nbaa$7{wTP6X)sZ$Js)=n2MzQlKPwf~(DS>fO86F;+;e*N;z
z!1!*VY^_`}*CNf823I7!Hg`MZ^v?YCz**;0(@BjTZ#Q{L{G8I%k?N;3bK|s=lI#jg
z0*<a&)z@p>)+ySN<#KRIpN6py%fuNf-#%}f9@5UH#O+%7^-_@aZx(;mhUMpT?*0F8
zl;6H6@k++UEY_)>#y%aDr=L~!b;~iO`$le=lgQEZ{puFIu0s*oJnB~kR98wJ&N*9m
zZ^?`#AJ0i%Nome09h22W6Q9|fo@2P`Rq_Ot*L$lBZmeH+>-Ac`Z?Eghul}}>>HTDr
zp1oOT`?X28rl_=uEM8OgSz}@5D}k(uDLot2jF))?&YW49mMW=Y8mPsPn!S^6AD1ta
z&$Bt3S(F-E4sdFDh6)MyIHt{5nat&>CDb{EqiaeMhhe8m@|x7c$D}4RhJ=1iF|yot
zP<*=?fBqWXZ(X<d|5&<Od%nfF)vMmkv$wsw^Fe#HT}5cbbC)F_9T%QURb(?e7Ipd<
zg9-QZIW9(AIu{LOnnRPkJVS1(L~Kw^=5U#%&}q6N%V2KvMtA<a^fa|a516H$T`X=0
zHZZmMJ}vKF<e|Ar!&qG~O|L7-L{9SXF^Oaz4y9R1Dvx)~eY!PxdrInaVKd<a|Gqs?
zF1LMEzUu7V&40uE9ShB#D>&yciY0uzX718+bCK>!wW%wV9_?aS@bN&5XoFCPaqx;u
zZ*rFy-wx<pwJV{TiC4f<qLg1G)oD>Ak8-akW0GRWs~i1Mm8)a71bb+9u2AvKy*)EG
zOT~9Ht9J8Dp5|?T%%sg?q|5@oD$c2V)p@tO+Pd0$=jlyFjhWk`Cz`Nc;%xZ)#*-m0
z>c*BCPqnqPyY+XyJ$AkB>huqyUwwb?Gyh|sUv-(^f0?M@-}m+Zqw9aP*WZx%tS<ZK
z?){&?s^9IKZz1pR6uB+U`FO^z&1D%I&t%l+>t9_MTOzaj;)(ZuyRTVH*W4`r>CD7j
zmFAln0?M97Ea|ZmpT{Q0#^%NyEUUF~2{^i0eVxk@pYx$7v$mdE_EE7#f>}^DD!Te(
zcU;Zqv*ziM-==Nf^R)K;ZsVmPzS>EzzW*{j8fmb`zJ5;eW`|FTEz0iwf4b{G+Pd@0
z&-GEW|Fg_IcH*bn$<o_WoYGci?4Gjh@WZ^|>uWdhraI-V2+&>R9=r6G`SI)OK2MTA
z1^UEovx=2Zi3y!~I;lr<sm}SN*!sujwU6)r++FX+%YC5#{}KP1@8z}O#hTBqo7WvS
z|I=>%zy0|Wy<g|<*Suf<@5=jkbJuC^ER>KwXMB!ZYuQ)fX*awxk|vvM+Z49_>blzE
z!jg>}Dwp5Q71ecCTj|0XxOD1QS7E{Db1XM;8uecGoUv{z-_@1tf^}C-<854YL?Q9)
z*63wN7j(9G&EgQ4%`#8z{<&WXd<>gqe|pZHRdy{l_TDYa{Yy>rzw~z=ciL#i_1Ji_
zvG>!33?GF=3YMMlUG2NH_2!r7I?)czETLz8+)_d&uW;#Pkl8(_SnZosa+cI34MTR>
zxQJNWoBQ8&`|tU-`hCLh<JCsXzO<LyewxQ`^YO!F@$c@XJc2DY`lmLDOx>0DYS*@F
zk%ueid0v{Z$oSgtW2usjqBhZn0w*L6=Q!nrELLJV#PfOzFVF4E{_~@w?`KReGm=^s
zP<ksh%{MeOHIDCis85JU?Bi3brg=V1_UV>&P*oER71+2jM@D*agT`+Osre2mn|pd2
zJ=Wi5JraKTWeJn#TATB883mj+TswJYeUpXOq!otCrkg7so8lq7a)*k7MfO@#HU}Ty
z$Le-hu4OHc-V(jG)#~=0Tb6}?J!hN7e@%`5@#nSKzcc1PK^<)0XHwVZSQbA!Gt)Tz
z+;fBU^Yiw8-}gIj$HTVO{`3Akaj*MczVF|=-S5-S9iJRAO;w@mh0)xe^0gD|mZwiy
zcDT!N@3~jswnU5UJblvq@WB^J9hWy9of}u3oqhS~xmlA|PH<T?&2sy(4nDiZXXl&@
zRa&GqL-MS_`IfcMTecqituU#hqa%9lwa{=`>$*P{hWp><=2!n%*uNsH=c48Gr#Dk<
zPJTMyw_d=w`-G1Ew^z3o=Kor@|MvT@t9Sis{r{~ye94~&-p@BZIKImF;<=Dj$Nbk6
z9*el|;=4_!`tG+b)3+Zl^dCEX^xMuePZxz$>KmBpvzp{erKi8Ut*QShAawq+Hr5B<
z?|tn1|7Ct%mWkBgv+Mu8+W(ce{`Jmd*0YV%&&{#?Uu=Bd+XBP_h0kZpGZU5F`(!LX
zEw`Msbi*ulRVB|UM_d-BiMZc&UVE|P$B~!EZ>{~dGT3~>lm0n&v3fpDf!Quw7KMds
z6urAKrTna0=B;%(oLl^UUpDwqa!y!u*C)x`XQ?Y+9hle8&@jW));!)mP}I{{xhiSh
z>t83;=kM9ESJwH??c1|CBQ{TnxcB?m@AK2zQhPcTHzj(0x-!}S@2&O!s$#=^FPB)|
z)ef?on!Y)&U47Y1q2+yTO8#?~#@&Ct;bG$3V+X^Wr4EVhJH3);cIc~ZI>!9%SC>d_
z;_F&eqPtpvbJ40*eg~J#fA{E7-|hVUkH6hs?;-shoEZMsoH1PkOBr*{E5Eq8kYChS
z_|q}{^?KjMfBn9F*j>JI$r*7mv0v4f85IqV&N*qB&EgyC-zLsmTJyn4#Pf9o_ax2S
zw7Guvo3ExlYBA~NVsJ=T?3}mT+Hqd0;SmYujyYT7YGTdrwJ%$_)-ZCK={@6(rFv~Y
zJY|gSFJB40TM;kjy8G_D$oYoF`}a=>+NJcAUw!hP&<$tTv@)75<WyWHqCR=!EQe_|
z9Fvc!&y%=)Zj;WjExR`>uX2r)+5KwOq7&uY%KhfsmY2N!klOxKJ7^=sH_s;<T;Bjm
z@Sq%^AJ8P!>EvL=z3gyWVP&b6WY4+xDc5$bx%;wg!l$fRE+=j-Dml@U<<oXVta5qA
z&tns22`m;^lbAMnf#Q$zU*;4oyDO1AUswCDB-1+cd&ZlKBfD01WhNFrtTew<@R!&8
zh`_yHv-j`ZyEk^)<|Qqmk<+}ryEmWdum5LI94W%E?DES)mmY1eIlbL)+2mET;#SUh
zw>NJ0%IwKAR*D8~iF`PxZ+WO!)RfeVZ&j`)hWgKzXbpCmSf0$|#c<}@(Y+7$Zv6J*
zVe;lbXT1be|3);HoC9a&osUprF8<Z7Q=8Vz-9BUI%q3G6rJnn|=W=Gh+wSV-*lAZz
z#=bN<5^#O-nXjA|noagk7wJAP`!vZ!X4~z#WxKDM)R{<`m0rx+y3VS~C*;@OdHFRR
z2QAarG$vU{)NQNbT)itUE{bWx?(ONzFW2qgzh{q)MBL5=$yGmBoi$R?Xl5wV%bs;|
z!zz|V=Om*gW*Zi=^$7)co!hzTs;{S0@O9tV8_iqHimf4u?DO*jF^6Y?^Ih??Ge7qz
z6bbtV6mlIubwP}KN#JxzagA%fQtdV$ldgX~J=M71U3o5R-1(vuw*{paJfCzHHggC>
zTy@m-y#6Cn?A)u(clOxJ9+L?5RdPvqw(O(0UQET4i|uPmZ(CchdbP&**pe9^BCn>d
zG4(tWmE1eiZ?(I8wM*zzOSb>NRAv;2Fet8aGfiGJL4jq$relXP^|#xeo-6XE<huXr
zS3f*&ecoj+<N7Jm`t&E6i_4Z7-Ze8>RiP>-wov==D`;6!;{-2MKR@rypH*d}qNa2y
zGOg%Lj#39hXlO&{3`v&IP{C;o0vXTNI=9@E7YK3TP*@bH$s{DW?@7T@EA9RnogJZ1
zi^7r?ofc)7&|&a<s>iI<+TA638Q%)UT09sJq^90`SNkc=YtqAaC$94ftG6n82QW0T
zv^weB)(8ykys<%XgUppSiRr&t8Dcm6T)0Fq;Mkff4=sinJO?$VEMOA!WjOoBN5?WI
zNQv(jlfeqd8B=XO*Dmr_JS6IrP&cipP@sm>*!8d*XB!Vg>yKmRzRU_MrHmFO-RM{n
zIYn*Kgpf5Sr$#uYZjXqJF1k5C_0`w-f3MH~ebN8##kX(YWXtdTYqtNutgSsi>`RFf
z)00VpeMYmD^t&z<uHJj$;tSPlb)OIY{CDW<wOLE9Zn-DT_ieJzX0h$ob0y}#jsCvz
zTEu*A9esWN_QMYoCOmgtetYT^xtb3P+vO{l=ybW;ecDjE?ea^WZ|uzvH(bus*VFAg
z{`kC?ZS~%J1qM2&k_szd{@M9CzyA08yxhEXYuCqL)W4WMJNfJfMTt{uA5IDC*}C;@
z>(Zs6uk~{F>7V}Wyt@5_mBiv>0ii!7_~hn3uj5}b#jg9|F-ZCFT%(vb`&@iU*8a+>
z_v`jnt>$Dt9MG!4U~o`iM#z*W3B4cBxb$$G_dBXnf9TGsjc$ti3~5UpMLZ8~UV7&E
z)X5vq^>ubBsBkGoG$s2^7hlK{%GEXFLXno2XClY6sf{Z-yjWL@e_~?QIe5YG>0+6h
z_Xi)no_SMs>bm^_>*QniY%N$lf5YNGOLqQfynOihwm)@KladZkzkQ}_O`n;$xTB@~
zmX3zIt*aL@K-U5&NOY~zklfaCZ}Y4uO%{(uEKfFHeR#Ys_K5LY(|V`xZVFmOPD~OB
z2RI~FH3*#Ce9qHBS73p{j(+Xa+F7g(LIQ_E7B(=;EUdV8aOxo;1{K>Mm8u3UJq!xM
zTNg33aPB-EcI&US`LsMMpJ&4AZ@)FSZ?~@!f7N}r$Vg&Ese$B1RmLEfHL4mb6_q58
zJw0+?DL{cmg8TV_X=&j>i@Fp(ZN6hxQ2Dk;!ja+Zx*01pf|^#P^%cC7JFteIcVlDz
z6wVyJH_UqOCSndOnp%uL2~5l`8~XNKzoosqtp4SNQxnBg*Gk(xbQQk%TW;r%eeGuM
zmnB^G`pX0-S~4%N+Q8Oe$TqFkW3t+lYg=}&JysnmdNHzEB49$`OVdQL(x02Sl6ZtC
z_h)`P!?nQWjLVrLPkv6yn#gyKVX~3GtIkB#B(>G2R*ASSbXwA2)V+{FA}v|BAuVdV
z@o9$-fg<N5lRhck4GX+_&wOI&+EleJ&l-=nd74^=o|9ZoU7Mh2=A(I}`SlT(HioW6
zlUimJr6*0wx-}td^_dwre@ATN7QJ~>Hm3U1g|*k$-zzG5`Iy%tB<1tp{JXoKo8S8S
zEO_=|rPDl<=KGnxbn1?_{ORVNtjTR;87lXCa)|p`ue|L!=1V0m8n8ajIyGaaf=q3D
za?X;u!h&Y)lO$f~UG*)#S}`Z}Ns(7il)=YaF1$@^6w*68CW)(+c&R1WOc8bBxb^CZ
z-Lk)q8Cz$py(!%qw_f6ET;ry@OqWw`sR&L_{VQzr;OaNi_51#PyZ&^oy<S>uMbdNr
zx|h!7`(H1P6|(O<cHDxOwOIL9=57g<{7Cs0-qgNer;MaeMuIC-ox1um*>hz+9esM}
zY1w*D!zE#PbFw6U9AkGh*uW*+xoKMJanHiKh;oNjz0*Igik!C~FGQ!DWkYLbYMbkk
zZth8<&uXSRxKzCibup=4$>|Xy-Lhcgl08pzgi|NDtzPS@rn5EIlqcszYMNHm)svCu
zip@%!vVxcE7$215NJ{D8aXnb@!g{aH&yu=b^{=mn*FH4g_hOrV{l)opC;v0s|7gzt
zvCsU61mmAW^}k!K?|=VSzV|bKT3p)ssVAg3Su`{?*HkqZWK3LQXK%A#^wo|F+uX&Y
z*Bw4wxY@kcK#S3JeN1Fb9QU3174~z&)XEdiKk>9(K4)rf377AD<;h-qb$aVo$^T=0
z!gcMkoA-j0<^tV28qQZ7HWwa!-Ob%TZQ8@X8Sg)yeBo5G@~%<1Zo&4ss#lA}k5@0A
z@Z7b$aP9sb2J2S4xiBnj-amiR@_ALSZts6=eedtO^5?D}bMJrS-~agb{<%Me`;XSA
zEt{P6`OdQWZ42%ltYkS*dq$9}l_6v6>E6Tbx8{C26_x<5@oU<C$jr<;^K*~Nk(ajq
z|F0xR*S~1yQY=5gE2G_D73lLpaHezKgpF*9`UN};ivnacd_6Tey;j%f_?ZTaMTIS&
zD5dBg74^i8QN?jG-?u-)3S5CM3s*#(2@$bl<Z<8dr)Pl}>!N}+OId~Y98eEZ&<uHS
z#^?E>!Ucr~lGYh>p4lkIHf^h4i0Y>4Dwa$#*~d;q=sGuYPgLU-$={j!cdEX{$MUt6
zX`7a=D*yY(c6t5leR?Uc-#oc6ahqA7$c`oF1h&}n<x~blFmPD}2CeP*<`7VN&SQ$)
z%Dqoa4Fh{zi`5udLl_q;wC&#VN=U(xQR2dJf1AlG61i46t8(WG@(42fU0Km2&~a($
z*V-ntu9XU!R&A&Huktd6tlHhn5TVb@D6TBD(D%iJS>9h0Uj%5bU^>C6tHjW|ib=OA
zG~#09MyC}sfB9B<O`IQN_ixwjzCBNV9KTbsc(ecB@9l2U{89?aynKs0clG3S_b4+u
zIn45!8}P-FGh~8LP|dLfmYy>QBaHYMTm+btu5^BCe3qKPb7DfGz`|90bxCIrel$MI
z&GNcKl10VQOQAthQ%h1wLCu$uDS|s)lWCtLhu5le0creKZY)}&@*&W9(c9vRHwWj(
zN9_FeYW6?J^oPIF&HpI(=ly@P{!ab<nFo&sZr*rJ`_|I}1HQvn?YpMb$i7&0by;V^
z6W41lH)TU-K0f+%pN3P$E2~w9A}2>X`?xLHy7j!z8J-Lw-$hP7Jvy5?MO-F1F(jp>
z^IV?6yL!SZ6+uSfoHU<ja=R^FJgtnpaVb)H(N_M@4#jn{ajR-Qu2n33dveOm+iPP&
z%(uHq-`!)ftW)!R%<{Ru&bu~P+ikhAu9l~?AmI6&QXU7<!&VY((MBmVPONYW30>SD
z`EJu4!GrA~KP4u2aW#}p+_+GLMQfUG*Tz*g&u4DE@@m@t%J=Q3m8#Er``6q(eLdgm
zXU|@rRc-J8EUbTX-gd{XDb<I0f~(JK{)*~x^7hfTtTog5miu<9=&37Omdq?2hLYZ;
zy7NrDRxLegG(Eb{Fvu@dRV7C^=*pV;Q~w^_GwW8BkaCkodW!L@EhpSeJbm4+Ni_Ai
zTS*<=>bm{H^E(q6WAE@TP*ZDIvHL>!A~n9MZtukO^q}8Uj%+eL_N4OO%kSsnb_D3e
z+0>ucpI85-`TYN``kE)RX6tSLQeOYhHviwk?Q)Seb42|jjw|oqH{-4EtCda*^`2)*
zc{{s#iXL8=zcu#arcka)iy8}4dKSGu^>;#B^M$x2Hp%Ipll_((CchH1RAv^G=`@^r
zBIU*DIKBnbqrb*X{x;3qe4FD$j>!vFCAj7JvIK^7&bm2s(YX@Oy|XxXJ6_N_>om>z
z>eF*iZRWP5nV0N(_ovKu?JL&VOINJj_IdJ!yqh<#dEMLeRYPJK_t}bzW!;AuB>J3I
z=k_kVx^+{=&McW}uigp!$9(z!?e6=Z`S1U1Gyng0QE<(j*Pr`8|NDOb>-v4)e^<TT
zCeL?0EZj^#&;I9+$Ls6=+W-1F|M&X&pYGTT+TQp$Q}V&vH#ys5b&7B2?-YJLclJ8_
zU02@vs!eu3|EBiK%fFkSyOql5ua$dOVs$p5ewY1Qv3H-`xcQWlYx6i9jLXW)Kks?*
zElSHss<&&=o{z_#->v!ld2Q)`=Ka4KcfXf>!{1~0H;(_ny?66Y-&wBn+4x|A#ha4d
z*JkaVdspXl+~-;PbAJl`d$s=GEm6(+4(DTboSv-WIx(H$)v|@l1Sk6K-n%6uO#F`S
zb^WbTYwtS#J>Y)Mwlwd_<lH^;`^r9jdsO`E-sk7%@7EolZdd#3%bUm2^&fhFS6AQv
z|Mz~qtJKrkAC|rU)mi-hz7$W};<OzBU)s+m#PF`O{<TNl{cO-az8Bl>hrIB5Jz>&2
zpKWQ^Rvw?`XOVsG?HuL{Mst_gnMSh)hl!kArscc5P^dS2#c3Hs#eh}8GgQLPZQ7H2
zOa1d}x%KmSR$7M0Y3&g3<#OSjY!avvc(wVh-&|Y6H5*e;ZF?(l(=AE2R9A6TLuT5}
zl?mxxlWx`KrMLck@x)p2*T<BYl%vOvu?gnp=JKj9Hqt(|NJPV>dr^mGSn1n2n^(S=
z?e}EE#%)D^SdYhjoEl&8S$p39kG5)yzS|YOW9FYL7k=CB$myg-POdJY-HR9&6eUbq
zJ$;kLkq|+Kq^5;46Zn}X7Dx76{H^B3zoJyF_?*@2+2`K4usL?5J=;1xAZUV?qoNnf
zi<C_-*KD1coOI^f)R{MCysS9mb4(&xLSaRhir~{lroSDu1XM*=*u2&~nlSIHuAw%^
zZRPB>#eFk4yci_S&KRCN_$Q>ZgF!7wBiFp>%ZXXXPG-k_Z2J22o#@Wk=VxYqPH(mg
z|2Fqo&A!0)wfA@auimaEF7CCayicb*?uKrD=`};v7e5|7*c<(rU5}^jSi<7!vqj&<
zyv@UXgSW96zHQkN{rmFdXD1uKPxi12Ow^a$7qjW=EZ*!^$GHk!eOI@>Te<Wcw^6m$
z%C3$jFD@rft*?l%xB6nz+u@YmTCqO)>9oUD|Mm5^@U2d>yVf69!_6qUCHTd~YpZY1
z-M1plutBUvj59o4&sd^oHoN)vy2RbrrUXdEmK^8To%dq;X~kcktKZ*|;njY&gdu^`
zcDeT4)#1O_zf5sA(rbTw@!Gxo`TKwDbJTsE?H>2@&->Cc&IYxe&)e_UeSEh(jaP?%
z>)&rG@vm(@KFr-7aHgfX_wd~-y0cd5Z+COsk`v@_vMnd({TsR1!~~nXSAVm9{@EwX
zE_~E#-K}-6#I?<HZrs`RcjJAjqh}498U#9-0-MgURW3fy;kj9F-6{#!>3+I5k6z1I
zzp3xL`SCyp!$KkLC?mtk22br+6K<(&515iY_knQDn(b<qit0+C*^=I=t0(t1d0g6h
zYWB9;BWYV3cu${8NsdszIA=kr)cp-XR|6Z@l)O{Ey><@!PTmV%X?(7CY_GhGyIXjz
z?4jPB`gJ$g&(=8i;p_U}hqCuSV%_|T-%Y;eb@czzSw4Nb7lYQBczku)t*het_J*;$
z_pHquQ+Rrs_AKyPp(1R-K3z~$#CV?8Rk_~qZ?jZ0S4y>=^k`)E*Ey6Ux8gv>qH_wT
zHH#D2G?QF}d^)?BQaxEJ`d3*7tP%UY#DQl;)>>`W#i0R#6E=Scp3AA!>Uuik*n}2t
z>q*a3yv<luowqK?3+S}|`s)AZ7q?EQ@&3QNTkhv^`?BYc9xXcUv+3EYU}<S?wRiKn
ze^=i<vdrsu_2t0tAA-}rt6hHeW8>9iX>P8IS5jKLH77LnD3=)~=11h_@s_bSKfLst
zf9)DM+nTF~4p}Kn_oW(5T=i(zCLx~{(%&Y!$Q(H1V=&d6M?ihzl7z#q*5+?7S=`TT
z&pR(#Dd#N3=XTrr_hiQfiRQ)6PF#F?&nf#-NP|@NvB#dl*<D*U8{d)d37amyZhzI?
zsLeag&+U4=DRkAkocBFu=ii4;)jzf7cD`uj-Pb1`C9T#uy(=^Ktx5Fr@9l>*pRUuG
zlen%%Ce-)gj|;y(O?>Jn`}Ae8^<~ey+0z9i`&Ml_(ZBBdeur&(bL`Xm_cw^|=AS2h
z=j(ys?e{9KZm&PftH1N50Ym)t{QA%PGryhR`)%v`yX$AI*&p?B7r$?#L*0~xnNQ0$
z{d_XFeBX8R(y%Aor(e6T+xhQ<>G{ofQ{^AsOL%erXK?ztd6xE$XLU8j{bP&I_Fj*j
zYrXmZlji=KA95e-G7B$$yWSsDom}|hRdM>c55ncKH*VQ%-YXwl{`bh%<M|c;K3$x=
z?(Qu)9to4VZ*2d4U{0T3_vK1x`~3RLE19fnUY+E>`+MP{9QCD}?(TegZThW6d+lZJ
zR9<IqyS!`rj-tDt^Q?-#bWA9Wy!J|u@BaS(53AqV8UNeL^2O?BcKrWm*N*Wry!&^Q
z|6jfRhw8mY_sny9t*R~(TV7TFTK?~$*Vp=Fn0LN9^RB%1@9gcf0#EDdrlg8q(vB-W
z8(#Of`}Ed*nljJNoqpGPw%h;Ty?4Uzt^dy3ZKv~OT~w5>C;Q_KS2mT`9PaMlTax^^
zZK=)cj0YyG-v4{c{{O{V{+cHXFKb7Bf4%Q-w}0KiP_@n5<}SDL@Yw%z^830c`#wj{
z4s{GMa1!!NcF(Ka*gf-YicqK29v9cerE9Nx=kI>FZU4tb&gbnX>29;!>?>ni`|M@;
z|J%RqKkQrXzwONZ-zV3zF5G2M^SJzvTkA5f%gRSz-Tyx?{OkJY^z?tHxBva~c=p0D
z{s&j@e+-ZRJL@&m(LJ$WPw_a-uHW%<^8Z)$Z{F=*e)-<%yuClI@BcAh`&(pRNd43G
zbvNbz{Cn>{asBUG>;GQM|2a+n_a=Sj2`YadR^KZ=t-Iak`o^zc|NpUmx9|61x0Neb
z`GrZ$da`HhR?{Ee>vz5C3tu<Krs=BPr@m7W+sZfAEUtVY_<7xZ*?r&7efFOt*ScX!
zssGct)7+WA`Bbyr%Q9lp=1a19etxUnd{MQ@g}d)&Zao$0^Zn@2qto~QdAh#hr?$(}
z=XLL%-}|?1d%MIO+m4rU*T1G~FZ*2*72Egn-peijAJ_l!zjo_j!H388-yVlA`QsxM
zz$J4;X_e=cPCchhc^BpL-ujfuXKi&izq{enDgCJWlc!H*_bol>e)*KpOrfhsV(u9C
z&!4#c|H0Pnd!K(f_OSKT_PrLf%hi4VJj?%eEdSr_`yV{_eP92-cYWRM+jYx7F4XAC
zTU}aME`A`o{_pj;-?y&U&C=cVzm|XR$LRV^OZRTg>74oLQs1#UYro&iL|uMq#bv8n
zq%^SPGNgn^NHCacaW7}^xE-Q4HNiJdLhXlIZ_SFp=P@NW`I2LcCR$HZ@eN|Lx~rpK
zp<uD!SnbhLBX7=&>e(k4w6bQ*NWXW-qToJTmeTVR5q);P#|>9bJCk}kr<aXK)i+Ss
zQFbTa)N?7yQ^QU#)wtMQDzn((;;UWDy3Q3oR#iJ`%<RBYdGL4h-OZObU*F;{apB?C
zf6mY6)tr=#|6rQ`W7Vg~OF!p+xBtuh|L?j9x^MFOrl-AodB%A9$0<oZixwSWQF3-U
za!f#2u(?x7kinBF(9=^?i7WK9i%;4%clH%ZYJ!W{jK7x~atX0cNuR73#Nf21g@t2s
zgJ_h=z0_?QGQzDBoP0D_CQb9X8sU7-z_2r;XO)(nnv#-$bW)O8#WwF9E4-RkcwCyv
zr+y|f@ADnO;0~c0kwzy&?WdF0Rlj8Q)#iR$D{oo;=0wo;`*xSO|6e!XU-Zy_Bd1~d
zxjE-qK*P!Pf`PvEKVC?GSBpM(DM?XXY+cm5xkh=i4jzXEW(#{S*NL6ewopqfn)~?l
zb!9g_877&9in)Z9AJ43}O0qj{s`lkf+sCK%>5qf2Fq<lFfAQ??)Nc#@UY~fHwIrd;
z?eL`YMrthUCX4w6HwAy0llSG?^xNTv>2_xFH<_5vXz*6uJ=*$hR&w-lwk-~Oa_$5&
zEjW7a#hrvH)*+lztk>wv+HI`aYpS|n>;C-pQeo4bwnn*WUp~61eo1}L&iox$v-NXz
z?rz&RNACW<-*2w%+<yOabN$n$|Jyq3KTNaMzxVmdQ!DxUtEKCvzPGLW__F`a5fzs!
zc{_vSOV0jUtA1$5zs2wW=QcRyZJU0oH@biQ-I^tLB07TYCx6-Y&bIbjZU1fc?`xla
zTYJ23|EF6uOS5lRZnj-juAYAX|C4vl;s)QsLiq2<{<m-o?d)0jt*G+P)$97U`G=qJ
zH5?IHe)gSmw79&Dc}<eJ@7};2D#pPLYf|~|SG`#k9><+flJ@^gwVbTop0#arp6&{l
zslIvj^!4@6wPhI&AK%`+^qSlDD=LW*bL-x_AAeu%wVGqWiyM#spVqBhui#|7Lf-ms
z9xwaemmImL{|0Nj$CsVGl^f1HW8U59{a=qb?=Lz3@8w^Cr-$vU)3cKwp78GLSATxL
z^tp66-%&HmS<9AP{K~q$=xkfts+Hf%YoydR^=;DoUiIQz!81?QhSs9fbA761pKu?k
z_4fRhmGkyO0f*9Ci>R{~wdTH_xNOEAGr7xLrE7cLh343to9R69V9F7;fS^Fp+8;Vr
zxv$DPB`>dRT9G)lBiY@P<ucb{!DW^+R^D9}7kyjzQ*el|*{Y?i(rgl1tIfYX&ajd_
zHrMdjR5j;Fw&}~Q-~XLx9aopMar4I?JB{yu7T#ZS*L1yv|7(d$)9=<DF1@Zh?^SS`
z-;`^5Vrt=^d}~hU*H7W~UH-2-zU=JV^}DJTT68oSWn9=aLz0J2>Q43lYu5iiEN=ez
zp*!x|reO8;`$`}0x*Epa;B?%sm-+7t{X4H2{mhOY@nSC*o+$St{-A*76^U)<#CHB|
zuYbN&c6IC1nKK{MEq>m<X}9g)ne!`t|62HO^}ZLgqT~0>i=UPD?&_|H3yafV-~aiR
z-TuRYVCn4c^?x1(>+i`tDO8pfdqU9lz5VO@=hxr=J@Gg?b>iB!U-tdWuRB>ZTb!Fo
zz;*te%fH{-e*SW~`nzpa<IKq(A2t>|+m&s$?@Q?Qy&qf*JAX{QU-##3x$U(dGoQ-G
z6&yYm|GP^%KiVLr!pY=A=JKp}wx65k|D0L=|HAow-`)ScTy1tOT(0W-?eq3OUvST>
zudTfM^=+9x->a)jvrSZ!LRU6+Epf|QW4QO}RAKeL_4mI#dUWeG<MJudTh}@Zs{jA?
z%J#dy-Ip7}(Z7SAw1<U@=hZFDoVlak?%0<7_OHHIA2;LsI<I_kq|L6F>+kD-E4!4u
zIdSoI{D(=cxAz^<S))-Tus!|Ts@>wtn%`D!DgN={*D3Bemh6=Jgc;KJRhHg+l(ez%
z%G!0i4p#jCUN=8?-^P7qhtKM7Xzy?ESe|^Y>)mPpy>GhreK@@TQ%29@&Ek50?#<r+
z{Ph2)`tRo6{kc~DS992DU$=$ZC;Xh7=DzBv;JV1z`#YYAG?;u^R`UAwYVWU~mUvZP
z)>6LxS~PM$tAo=cBmJ&_zog{<&dSdFz1n>G|8+kO$lLHHnDEW*+5buYPT67Yb(;M8
zlYA#vMa*I~s(H-K|9;-h>MzRAcWFQUIGgXbk+K@Y#!uVM#QokL_p0tA^V!|==kU$4
zaxzIf!ur&rqj9NKH+PvpTlc?9;d`FA*1tUV?&|7gQ;#1M$(_EvJKH~Q`-jqZ7pu?N
z@B2OD^%I69bNN#{PRpj={4OkTGmPy)r*Z%L!t#?kOc60UyZ1K9NKanvr!IbO&AuPI
z>VLGY|M&g>pY49jwr=jv{eLX_-LLHXHMi9zdEf7Tzps4%>)3NUjZXjjyTAJKrAwFY
z|E|9OMcMw_V}^f!`~RHq|Ns2|AJ21tg#(W^#vX2b`j&hC{%@OZuiN)_TX5fYH|ynw
zSI%5|#dU7}!pZ6dZ(fV9-?{6recj(Pd-)F-=&#j@zhTFIb>?jYJ;{x=d~Z9-s%<@u
zX8MF~)i|Yde);8>m(%@@3$PtdoR)s%iS+xu`lmNte}A>~?@I2!JON@yORQJ}o>bn<
z;$>?-SrQa_Svz!JT-VGGJ_>B1499NnIbkjR+T1?>XJ5Gfy<bYvdP!Cbr-mjikWyB$
zEc!Cb**$#OzlYt`XMf&(CdvNO|0uitkAw05d+%#}-gE!;zkk;EJ{sp&p6>tq!+(vQ
z?%(_Of7i}m*7o&EbNan6XY=jS)<xN0s(NrHZT9V*{^vf)ZnuBGbiGBQxA|U+y7%?_
z-#@%OTUCdl|5@AQ_V};6^d~5!{ICCZ&-&K7)%(8x{rhZA_PSla?e=<DJzo*IsY~~y
zYu=3=j}Gyw-3f5+R%~q9^FwXV^y%Wq&az(0R5a&oJR<I7e7B+Su$h_LHkH*8u~w7L
zU3{57KQ=sm^B()YHw>JW<~;A3dsd&9uU@n9+l}h;JFnd;KKpg{{`=p(w}fa-j-2Bw
zA1`s=K0LZhcQ#{_N2=16){>)L_ugJ#FL&F}hleeyy?bu(d4Ji;vQ1{<#~h~}O^Gka
z``vYQ|EFW#r;_j5|G4%rw!hDu>7l|5wb*s9<NN;UoOci`Tsil~wu4iJoS2)AXYRbc
z?#t8rU$5PcJg3%@GB@MfgD;=`=gzZ^neBOa`@PMV*H!%U`MmPI|2)}zlaM`|LSnYB
z{5@%|cJt43#`ZJj%*{ADk;Ub-($1#J-|O$0Y)fV}T){DEiCo>6d%yeb3m^T>|M@}w
z&iC8Pa+wYsJ}>is_4;>n`8O}!QTOsycac#v--Cv0K`VVu_+)6NPVwq;(0s^dYWcKB
zl5J^^L9^%5O(DxxdIV2gGE=}yTlVP6=Mj5jcLv>LZE#bbvv%w4xi_|0GAvl;!kp#0
z#jUokYMr2oP^W{yL)W#P7xy)#N^Q&aSQzzo#m&w`8p2LuUV6z_OjaD!VDebIG{k9D
zl&uO2hw_}j$;NpG=QLeeSTsv#oiq{l)CyAE8sOwyUw?Ar&P++KRm<efZv_f04az#K
z(7=+gGcO_Xr6c2_bjkI*N<YtY4t~5mz4z+h{l6c!-~0didihj+m6X^AO!n-0M>gnv
z=st1e(qZ-N$$RAzmg&8!t}Rd89aL2G@O^sJ?qJr+b?mlgFTTpGKN#b2Ep)x{S-}gv
zKd)_^_J6J4qw;FzyFbs?#(vjWD|h4ju82jhrc4GG7!=~>Y+z)l4D4Ga`Ox)l`IMs7
zrVqH?;{u+|XL_;k(bw9et9N<7kKq6C^zM4swzDjMB~DL^y8ZdnzDqMMgf5D`ZhU=u
zc%S*XEviwHXSVU5*?Mr%+eNW2R@N~vOp}tIn<vNOuyl5vm&qcgjv$FuduB_t7_7Q-
zsle36=6k14)8VbT4l^D`eC_|ex_RUOkIkFUd*`lsy>CrOjeGp{(DS~3ix&2r{c@(_
zZD(EK%R9>L%qumWLNiY*9NwPC)R3?*cFWD8l~*(u?l$|jdv$eM+G~#vmIc@QVhV4k
zJ)0S+Zuf7gZOg@?dd2<g*6-O>{b}Y$V~<lT>-SYQM;6Rl{_OD2b6wH;&nkCs*tULS
z{-XoS>l*a6>~DK9Iy6XRTEv%XOqph77%9~KX4bq5XT+md{{Itc6_UvJ{=Vh4{lz+S
z*44k3pD#Tp|7Z&XJHrj`FUR8VddjM(&5n*V*uEz3|Fz|_JG>nGCxo384P-OD|5E>3
z+*T=usN-oNTG5lg7VLYg+?4F&IX6D?R?Sx_-K(Fpo`1}jnKARL@7mi^yceEsy?eXv
zxthzInim%iJ)F64t@GXR^)LVZy&YvNe67Bgjlu8V<;{Pm^Xbd}Jicy0rb0m5#D<QE
z1y8ekFP>fSTK)L{i}5j&f|hIcOesvbx}4|mmT7k1&g?s0?7ZxJ;hRa{Gfy|CZWP+M
zN+G3CVCw|``v0csuYT?7zW**~$I``;3{O0=8ugl3S<at(U-jp=ysY;h*=X-8Rk}~5
zjqma^Xjwa6*_ZR`az?_#N$d;@c6{ia-2Z>;;srqm3%<;r<Iu=7_m9uJ*7_{-1MBxC
zJ$)9Q%B{qmCjOFLEbG@R>-`HHXHUsgU1E{IP*JgyOQ`(({OgNjH@8@-#ToBCz+WR$
zR`+4w|H3`%_pG$t?V{T};mR8M9eEGTx)m9&2+w%Qaiw_M!@Zy1b<bP%!M^6tmCM~9
zRXrtAb}XD_tf9I2#)Cg6S1w86S{M?ct83!7w`T3fd)oQN)m;lpR}1cpy?68Hg|a(#
z{{K#GeQo#g=-osmuFB|RO@&NO>WOcPw6=y#VKAR&by-#D-tTYQ*S&r=XMyJi;gsiU
zvt~Uwb@5b&VBCe5N#{CS|K%!295hTTxh4MA<Rj0mY}0D@#JjVv|9$%R;kx9P60?{e
zf9<{=QgwQ+M%LTBvh%L5GK?dQdaQpJ@Bch|x~r2l&-Zht&Yo<x*Cs26-`}*#arK=d
z*jfOy_`3J;Hb(2c7S(%;sqOzb>+~+28<8zF_rjv;KfkfF|GeRmtJE32#hXs)M8C>m
zGv=+0WYh}c4J&@lU6l9x)cdzqUw`Jy?R_4;jdizORqyIMnt{LP<gb0V{OG?QF>mr@
zn3o;%mtQGYH!EW2k1JoojQ?M~ciQaE$E@3ip>y<Ve@?cFOHd8lQ6;Ro|IqEquMz*J
zf3N%DJUyc9VUI%jo}g_}b>C<Gd~{RyVO(7N7wP4zmcGs4=URVN{J6-&A1CzVD}QTm
zxfI3v_W1q<o8MH#+}iY)OIbhsWSi;M{Xv%=+`GM^eb0wAeYaaDZ5MGlUU)e5@auyc
zLW`4Duh_}Z>bh|8ycYq!+on(25PN6GME+9Gi9GSOr_1+!Si11jv6+|C&%eF*{Z2Wb
z`KBtx`@T9_8mg(MxldGF+4nqLkA13J@bjKS44>D8@A-YJy8ijSxwYGcpRG_xo|*8M
zk)h@t|M&TK?2YF<mu~xPeXm-2>(9CGcYVwGd;6x#^4&>Q>-Bo?*1imyb3x_rvDtR!
z`z5v++iqF*=h*gmxw1!0TT7MgKEIeK{>^v3WsrX9P3Gv|?{|E6Tl*#V{my>}*Viv_
z@h&@eV#>mc=XgHV?0qY^`H7_7aslrwWBV2S{GscAua!<wN||H(=iz&~ilQLN7t_v2
zub2P&i`#Ot9KTLnNoVR3r>EL?-?{~@3TZYtz5b=)YRikAYYuk1MX%hV$xt$P-p@DF
zzx&P2EVJrONqBbN?yus6Q*X6rh&aAB@R<Mi%{=RSd**JMKcnmG#Qs_yhD9os=WV}F
zIi1Q-@qKsw=g0s5=6n78BfbxOpv%8~^~(>HUo`sEc3NX@^opliF)qS)MSq{azkA|E
zRiSr*9DTh_69bqXU-TJo>Tr0tY&C~qZL#t3l4Flm7c%*C#L3M{5)oIM{%h5|>2YTJ
zExdO{{a<(N&z=Wt`E0!wo;KG@W6eJ_FP~rc>*I0xa+&g)KOr(l`(AhWq&THSZi}(|
zQ+)7r<<}}_&D5D`d$)Z#>Hn`*#5F4W@Q<5MT91BxSF>=zPyRb|bZ6x0Y~|Ug$a7fb
z>;}<q>mn-t>i5QNadYQhdG*?rLnjt9ILPK|1)Stu<sVb88MC$W@!t2h<JX&izMA{k
z`18ECt0MkL+y9!_U&F#MWm10a>)U$!emwgB&AtB1(%<_{tnK$lthfLB<#Kpz=~e%m
zlDzY)pI;A`a-Q@kN%v)ux75O@ZU2Jm-ZWO*pDudMW-&FfsOtO^?#qrHE2ge#NY}nv
zdy;D=S6VTH!jyp7>kVI=Gx+;0{QJ9qzYG~dq*9c^_pkf3I{#nlWn;(8sa;zHXNbP<
z@(v5*s($zTi16Mc@3yYZj;nn9V5#%r@E)Vt-(_ZU|FzxgHZQ<OcxGn6=_qzJSC@$%
zjSsAREZYt@2(9roXV=%-`%XWvthn_<OxKi@xf=V|-M?kC=M``GpM$*e{Vld7f323U
zmpH$5-=C$*N9RPEuIc=_*}Om2q~x$`!;drH&s*`GR`S%0`CPw#@1swrb@lZRo6O1%
z%DZ7(`BW^NHS_V0Gs5zfFP?qBSNY<{qu>A1-m6NpKljt^iQV<{VzBzTJ-<`){1sb_
z8=|}pN}8W|acAeV>-#I8JWS`eN`99A@7HTLZk?{CxFmt@=8HZ{a+YnoaxG?sUG4wL
z+`rSReV)HM9hSepDD}LD>&bH^*^8{rA4#3ND7^gr-y<drUKb=CIenU!Em(Oe)-rqJ
zvuLxo=d6Dpdv4jkE$7wl=U1=uR;@~zxk+|+CAZ{RqmM`K{p|mLSU6Jq=7z+l)%SNY
zGi<r$$hJ|0A;9ov_`ZK{^<~S%v*&7G=iT%9-B#x|hr<jGx(`b<{=MsV|1L92sVD60
zH|e~)1-C^-b7w4iE9vUqT=DSE%4T)(_rD(%+sK|YnK3Ofy5^kyYpF|{@9zJ5_`0}7
z?)E1BEzgWTsEOZ-o%%<<?%9R*`#YQe*FU`!_kc<K$IN2Iw$jFU7qzVWPem9KB3H36
zsAUIVUb`}_Wv;|B5x??~>BgI<1h^&MtoB}&vvFrdPMMbIg_X-3)7BR^C`87Vohv;Q
zRuy;u)za&!ahopv+_?0x@@EguZHttd!b-%=44T)!Ubr<tPgTRjfUCz~Y0BmN1#R!T
zUe4@0yFl1c*>&bQPE}sH>x<L2F40i!U9nN1WXYu|ll<CNGWEZ<o9?+#qIKrarT6r_
zIM-=R_tV*GvcR$AXwXzANrq?E!oj^ql1?@m&p)r}<$3hlTpr(5>eJ=g|L&aL!dWMA
z_^H>br#u;xgX4-ehe#az`TzHeTXk_o*6HH&t3RB$^xgmX!YeW5{37jUU(%eW^7=5U
z@84nlqUG&oS(Y1r-w2oQe}6YqTW8ICf9HdD=C9ysk}`2*P+;Lbl`QCbTzuZ&SCfy=
z`qp*zZnN`I-Thmx%C5Te@0)gc?SqBW?M(OV;_^~Xt-JB2%==KAr=RKqPAlIh!Sio!
zj_}`8_x{=Tc*}sZsc&DLJpYF4*lb0IzROCk3<5#<w=5SeRbpdi&`r62?cvOo&OM2O
zrPiU&+10MrMqKBPl=r88{#T-`kslklu0pxCIh~Q=!2C=dxfxk!ZT?Q)<;D^FEqJkr
z53@x%L&NS?r^c)XUTN6`o~g5}OLshO&l3|~c}km|QE|Gn=Y>r<3>nAklyjzwJ!jYw
z9U1=SEN>}q?wuVQ3rntFaXFpBzPr6W=-zovpYwjVljb`r`Z{`?)eyRzz>~VlS6YN|
z;g)QJ;~!^naWI}QZZx_Vo#^eYRC6(&H$d&;k(t4U?{uen-Mwpl+SPsi{TK50bd~OA
zy;itT@GNrYvf?j47HL^b5pe2YiMh6CMnuN@yPLmHe1BCqWOn?uec8XiPFTH0ZuN`f
ze(!F5KQ!^<<(3m`KW^S%c|O`~ZM^o<A3tjO&y;ke%?sHj)OI^>-^8am7vGq?`Z#^x
z-rp}$nxF1ons~43`_kgezD^Sim5dfT1}>R7t!078^KL<n^f{M!rOicR(gfbPd|LQ^
zZe8B>iq&_YnSEQoV$E%fIoegsv8^s13NG0ZS?TkCKl}Im{5-QAKfmWooGATzbI$kg
z-`s!u+x+R>YdZJY{T;O>yc>6XZuGC=JG-^i-h^Y{r*pmx4-9Ia-2D6g@2$hJtwJ1s
z-(BBVmpf79)IDGG`&IuZ|4xf~Tco)EQ17lB<N4)FL%cHGW~3WB1uh9{`8ZLzT{6+W
z;?<PQsQEYkACkUb^7-59@TZ@@9i7b<XJJ?V;l!Vd&FYIavPwdx%-NiM_T#acVyj~+
zQ}=TzExg>!&iBRce~5VLt<T<`I{MXDt3NGMTr%s%R)3q%DKh8Vr=2(}yZeQ%`Qn3T
zyi&iO*btg8c$=9aNTbD3Af1z;AkU(Y`3@t4i;h^wv|nA?`qzV)5B+%Dzm@OZ{F$?7
zp3a>y$7Z{#{FBYD3;~G@3`;j%j+(RG!o6Wmwq&fRfse`&4Uu&5OB3zpnPq=vm#aye
zr_tq6a{s1r_`YKH)U<`SvL$W$oR@4Vd-G)B@p<1j)JHy7naE{4^GMN-5V?rZX><Fo
z?XtYA^W{l+Z&~h*4TiI(uFF<%p4ef)JteGVqE2Y>){I2WnZI5ykNf#eyTdWR_UpF%
zKR?S`Tg><VGZit+pSAz{Kl@kFug<m1%f6~sHg~pc{*>ajun8)!{{7~YV0$=c&YXES
z?JIxuRp+Ph#m`#9ZggTIlVeiBiJ+xR{S?$@O_`wIy*|*($HY8Oo{=GIQ*->?@|x>Y
zd{hIZe%zeCuO=noKz6Co`4js8cW(*0vt(Vm%SMKVw6o@)%@R#GTNS5@a4^jO_bBnQ
zVU+Lw$>;p{7o;RzUny$sR&j0}-;-ng*Eo+>8QblwFS@%e^#7|3lT&Y+@B8SW=CU=U
z>iX`w<jUt=qKC`xRz9D;|C8wX!hIjV=HDqkzy9x%z}NAqd3k!hi<9!>)i&#R$KJlP
zW#gj2{~1iZY`v$qi<t;$sBnJ!c46)8-{0PZtxapbnU|mc{>!CzK{prnv?MYWrWaIX
zsQu~}JlwVD#HKefcKscJBI=%RcIEl!=L;S0dz`U$`q@t$iw^Rh`*~iQpPQ4B!Kour
zVoKoUEgXs+Ptvc>d$;c0T<i5!Isfm4Sqpe@ES0_<SM%tJp$F6DZP(YWyJ6-kvQx%^
z>&N->f8xsn^>^K0Bduv?RLbWoFL>DCkNFz5^z`)o1^=frC_I09@9(>E#)iih`PIK~
z|9{f|UxKslOLG0!;Nu(S?X8c$(<kDvs$^x>QYY<(H0_%eSC3k5jxcyxH2HeWwnw{n
zr|EX9?ekN($~8eK?Q`>eYtzaEtC%n5IodHb-%HaDR{mT&`^mze>U=s+c#U=_m7m`o
z*WcoD_QOr}_=<PC+aJ4KvcK@VD?HcmbC~4kwrh*6+mEf2EoSpN{cwYYhqK_+%7YI~
zd_{HAzhwLkQdDG6P@EZ%5zrQ~WzFk%H>R!r!sL)$^XsPmo3#^5+ODjtxqUV~eiy4?
zaD&Pz8@H9I5%Vs_aI~_m6iqdGeZ=h?(~;EOod>7>^xl@U@$=8*-~KhPPu~}<PE1pL
z6(4*qNV56N#6#ch{@)PIue_;lzu%u(#>Qx}cJ*3?!XiseQ>7bi+M!Y%OGHg~7hSNA
zsCYbk+u1FPlFue@_WpX&sk~gVzmuUMq{VUC+488+{M6~aeXnnA+gf<{L+tupGiJGQ
z8Qh&08s(|Vm{5|!lJILO=MR3(7m1r?HP<ega5n70jbrCz#dB}kTzKAev?pxR3@6t*
ztGyQ1+p3;i(!Cpd_0pRf-LB2k{r0|JenySqfX2?(-=bg4dXQZI{qE-AubWG6J}x;^
zB*{>s)_*Q7*FJHX;hpFmuW!9I&sp0v=iM2<G*9{NW~cnhw+B`{<=uX{k$wNZ`2s@6
zXXZ+Nb*ue-)jIC~s?XDxCeLn7y13F*cw(DpS&`A7SKrU=dDgaZ{<}qc53uTe2!=F6
zET(v6{fq2gd?91@g9(#c?p=+3v+1Q2??I>6A9o(Rck7MPOCha`eav223;{`-1nXT3
z7V&1N7S6G=H*0X}c=zY4`m6gf>nbLk-j>f$aL<bOO85Fn4K1}wE48nNU0Zy`g<*!j
zSmM9>lBe6VQ@@JDR~9|=p0x1b!WU~+S1ewUJ@<!9>NcP7&^>3LCe$eUHHUaBPm(He
zvT_P)W6<*8(_iYMVZ!Obu(C1h#rgb=ZzEl-Hhx+9?h&8M_Vp!~Z+`nbks;i%JdZj3
zsL8~w3A+}rxKOaJv|<fEL&AnHo0>2C3$#=fB%Qri9OK+|fFX)SQu*;phK8lxzs0Ui
z{T$rrp(?BM(W~#m&UK5<2`y|n78TvnX&rE@?C>n{MJc}ytjXN`YmNMtb7CA)9c%~w
ztX%4{;zSB>?>`sKsEp4|yixOwDkGiwnHY|=Ff^>3qHH>K0b|;dFe#ZumX93vd2^J$
z`MGyXVr+_lMeuC-_&IM+w_lHa()(pbDEsnTa!m?5zW%xzslHBrmY1A;Q0-?^C6Dkm
zYmc>yCwVz!g=>^}#LwwyoyH^N<oUit-R$J2^~xE_(^jUJ=1S(t&*wdVMJcbOzl=9_
zf8P1W>U#|WJ8pQLeqB|ex_oNhxt}uwxF7dE4F24DuW9o6xvUHf-i{xxoQyGDD#FVY
z!#Gt#Cn&&p!FA<tA8zIrd^@ca=+tbaf2o;CVsS;sQmwg*=l%WPk>HVC`|1e0^Wt~A
zzIR9P>p3lCV7hQt*?r;FmvWCyy5+gm`qWmI%{E{8=_yB1bmf<b4=VP}GygB?2#ZkG
zzPRA%%KcV*B|a<VdX!i{u3cL9G-_?r^Y+5;3L87}(sS1?i9F#i?UwRt;k(eF-&(a6
zeRlp*yO<7eGBQZMvn_uke;}({_0rqDY?6T`vOcHhupd!c?ltYC;5pl>V{2yq{OY9P
z*V$9zT)?|){Vd}(Qwvw$d$Xk5{rXAS<_T%Gq1(kHcix%nan|>;y*JmARmrUlVRIg@
z^>BDnwC$8s+~!^N6Qwm5%m2G|apes=p|TVK5gWsQSH<Vd5uK%06w0kUJz(}{3qQ?d
zCr{N<htiv`W*F@K{3<$E&6)AMOm<EB|0h2}gn5*EKek@@UsrpqIM>*(WX`QFC8zv*
z3lhc7vuCWH{5v{&{oOZFHCrBhwXn(grFc=fxl%-A%B)JgH_?&O+7@?1^Dn<jQY%?3
z`L^!E&CrLpQZ!djxhpPb{cC>sdPAQbMSoAV%h^r;KDnUqn>D|6W&h`^asLxeYDKWd
zX{`z=b(-aQAtGPpw|L+D;sp=SuYIj+Z@7QQyxy~>hx@YUIfW)1{8;?>&cc`srUelK
zDuLEBjdvBP9JjbSlS?ex^pphSQ_-6@3hpi8WRkJ_)||KTMC>HPO#<6b_SkRRbmUZa
z_v`hm-r5D6;}=*g&G0Ow&hJ@ziJd<;Us?HNy@X>fDeX?tGWxNBf<cBirR={{>?~DT
z9^~u&_2uF8=TUp-UA(kwNz+je1E!=WeO=`nCv0@jG}yD3w^{5_$>QKR;~7g5_uhM0
zcR2iN&^nc=_t%(*9^pujbe=wIrS#S+;T1ktensoLvHwx<wNzzkF0&GzUwd=v^{M)D
zPLpf@7SDg0^)_~Yo$tC=vD=d0Ui@vnAVf%e<rYWTrk3Jm)|pBo40pbtwcqvlZ2Y!e
ztEAT#%K!e$Zn>OwS*k>`t<QW3{fk=W7mmiv-gwU?W9{Banp59>s@N;azVVG#+1gi;
zlIP4S55`$Uzc*u(y)GcK!tt?-A?x88<_xDrj2AjK_qncF{MCH@@;*+E{&!YY1uxGq
z$WNH4^YrXdw;Pss`52>4v3r@!)$EzHeQ$O8^@Ko|%w$cOU5gkdyjrqFfNkL;RxgGF
zOELsb2<A!L{rfKT>ARX+U5kE(RbS&TF^f4lyYAYoHwU)W|IPdHWU{|o<N7Ue+w1;z
ziT=;A{rD>U{@<tTYmV|Cc9*Msa$ovz(VKZIXEJ*#9d`>)`}gu_S;g_U;>Jeq3;`J~
zENgo>R+uq39Gw;5n=@%!;!~+TdaK^qZMdDHoTe8aZ#DfW->aJPt6y`{|2+}%|93b<
zcv<G7s(G(>WllO$ctk>4R`%|uQg0!3hKd&#xC>>1y>_0IG`?i=w{olT7v|#|85KN*
z&VSyPyW3>?>Gs4QH<J7R`s|y3tLXH%(#s#0y8F$kII4g5Z@T=S8^8arzb#ig<$cvJ
z?VYcVY&#t;y1GkYgV4#eC1MARnHF#gKIhF~G*M9e*K6KeQ~zIP(^03Ds~=~dt6$`C
z;rhORUz7C0vrY1Ld^~or@$)6#_ch0@|NZd)cSPZfHGl2#@3rSY*LCf)`M%XT?BtXn
z;f0R^1iWmzU8L*_j{kQ1+`Lvf`1d#e{JO)U&HsNI{WktBZ0{|o^guZE;AuS}rJ`@j
z{c>F)6(16Qe%N<T+WzCNKLJ0V{r@~|{oTL2&mMh}`~4m_L)6N2`>%hOzqhwpDkNU<
z`^(Ooi@W!x?mqm|#U$JOm$d)<m3=>Nvw1Nri0R%`^h!dK@nzwKD$6I!b+*+!=m>FB
z=A62IQ<B?7*;BoD_c*5NtZ1MA_rmu_5j)Jh#eS53x3j8#c`=V^uWQ{ki)_Z{ZKA<z
zPN%IB>d(F}^v!`$^V1|-!TDMf4yBr}ZLPW0v)t}){J-66#6NFQD7~@bwxnvO(Sfao
zx^>U?rThI{bt5<?BB#9Y@Qn4nQPXs)_qB8`z105y*~yhZUk075ejXi`AM;SPN96dg
ztD7&T+iiV6*>l>ln{UIP#($qRJvyi0k<aJ9^}qjG*v|R9CipS8^!2ZI|16XJ%rN1E
zd)e8##}kderaibdIXp*x=jUY;CkU~GxM=nW1he=YxN_@^lfe!_;R71)*0-&%`T1g*
z9CM>hm0s<Og^P>X&mT#2dh_93_^Yk6*}0b1oE4uK&>L|?a-Q9`g8$+CSI!>!bY*$n
zZ>jd#t9S7n+x&CI-;ck)pI;Nb=jT&%&ZXbvZA$KcKl0|zBKekRGoE{!mSz}K)NK3p
zp#1jQ*3Mfo$)~T~nf-p(A>-cJ>tEP!NiW(cY`S=j>Xiqx4!+L6ml?RT+%Nuie~<C)
zZH!SJGg6IwjvTIDrhjCEUP0sk|2qW^?>e9_Q+Vx+NfgVHwyK`svz=QlpWe8$aWzBh
zyGN>jQ`daGW@NZB$~fxqCNmb*7QsUT5=~bw@QEn9C_Y=esd2*I9VtJ8<fi=--x+S-
z<Gc0R3+{{(k#sSJkh^&d2AT#}RJZqZ6pHCy5$Bwxy8FqjynAPEml$42nDn{Wx;@i{
z#i2d3{T0UqAqG|!M$UpX#Y-!X?VS1YW%1O_wLcZRZ&t3mt(m#>!crp!k6=!QO5q^Z
zP8Kgt29Y&E0+~sI6JM@*c9_5X$sR`Tp0zJ-|NC9O&Ht>jYFW6Ppvk0Xhj>&yEY#{|
znK`YU5?Q2Q`L@ru{7CP|qbt*oJ&sy%q}w~CW6A>e3(Ozby^kzl*kBSk-Rb50oQAVJ
zlQbrH=|>+la9gv;mq&?_;lP8Eyj`Y8GBr|m+TWk|)?=Y_ca?LhYN*jZf%!2^ynCLM
z#G6^w=1k0<t2B!(QS9<c4)Gcj4Wm_cC%T-No31UM{hRT?iQAvmpWSAYzhSdts@zQ@
z0sC61Et|Mx1SU>87sSnwGx?OyX`ifyr|wTbpDAC!W#1XJGD2xD+w+x2g6<0#uz9UE
z@ecOo)%q)7>DW-3eckNK<}(L=YKE>}xl~H0WXojbNIkQyYzsVRZM~)CshIz}b;n{|
zckaX@7KWvw8+D$DFicYUT6_0$>sf(k&z}GG`rEK)!g<b_Pgb{zERZbInzpzzy-0<H
ztBjGMC#9^+ubJ(+>-AGt^3R{ss|wX?y)^TJq(XY)q^Q_sFBeYWVED{!%-}IWDnwZ^
zXr<q7UWS=Ww@t!$rzR_guU#Rg%hDj+o}Qj2JuxKj+@hYDYW|aQZZd9;(%X_GyY$qP
zB~!|ORqu_Oqjbplyxr!auh&HP-W3YaxKUq|v|)c2oAQ~C&3)NMO;K78dTy`<MlFvr
z@Csh?dX=1Whtba;!RODO-~Q{jmWQYM)Ub2sG-9*1#VRhn6gVeq<*T}BYMo(L!b}Vk
zgLw@MuZ9FgZu6Yv!O0qx=2-D^+SWQX!NjWpk_-~9A1{A)6!{XmH#j}pHufiT`#A?2
zhH1C2$Di04Hg(g{pWmGC+oz>`eH~Z-^+a18LvG<ZMbF7Tj1SE=cSyD@4AfEkx+CP3
zl(cl_kxdDgmVfinUOCAm^LL%T^KCV`%WSPj)H>Znf1O_5DYWRy&pq>!4jS*A+u38h
zIBYe)MBD3`b2seVai#10xxTeJj7dvlW_2IZ@x83_aM?_K5uMYFDo!4XtQo8fEEhLN
z=I5KIPBDtIH@f%H+Ra)sJVw4VH+q7JRUHRM*m<r~2En_2FY1jI?``U0G*q)a9Y0Ae
z({B3ux%2pMB`rArM)w<2#_g3n{QOGEm-rvQ^js^t^oq&M9QKu7ti7ABr1Awh<#ay_
z&AYsG@sX5<Cl}r26;B?T`#r`rw)pchU-kW;d?Ywo7W5coWvzW=;M-Cpm^+)*cmDn#
zCa=XR7M^Bf5OnvPbu4g+?OZO|MxCa&7CI+NUZkH{lBgupt;_24`(}R43$|wk^+hjt
zw)eA5kTCQ*8pEI~y4|vkg+b$}PVfRpj<>4~>;srsbidv?qtj3pn{0NX$1h7@K~Krk
z3IS0kd&8a+CU?Bz@2#m&W6<Bpz!1gMFyT;%%w?<jCnhfm(vCI#{CfS1?W=bdtgC$W
zb7h$E#s)?w^%MWTod370K>l18C&Pjkub=0Y?_Akg9MznCd;7hz*ZlnM+watD&W#L|
zvH!3(|7zCOtgpx2*M;Ay`~B}P`?a;P*#+k`M1z<bQfIMbT6eIsv57x_ZX5pE;@#U#
zzkgMg*tDN6I%nS%rjYE*wP1>#=+7=u+sLvHlip5$cguQe>dn5>`qg>gC(k=*u`qAl
zr3^FAf9iY-_Xh-cO$|yEQ1M)~Rd1@7^5Vs__3owI{`O;KF#EUn{C^I7jX7S}A~3h_
z{jPK8m(Km_mRwQ6!7%OB*BZtBrLR?2yM_7s`~F{(6w%HvKh5dOcm8*GxBnMizvJ(P
z#^7B04|{56Ei-Y~kFrm?mF~)>(;n3*Ce^`aF+cE&kVnDWU0ZwJ&YCrEa>(x1xZD3a
z4cFw?zK-7N#>@~``~9x|+c&RP#g)I^+HdnqgTdz8jpXvXrPuv0PT%otyL4w};Az7x
z*MeSJ1hO5xn#{~l@Z#lV_cGs}zn{#mn_P=G+VJ||WHBb!1uYB?A^b(G)|WH;o{4Yz
z$v)ri<ENFkf3tJ%oU}Rj_qM(LZ=`PAkUwv>cHg6S?tSxm)T-AeUQgT?P<?J*jJ>_a
zmaOG#W6#T8+I{7PYj${y*`=$GE$3w_IbZRb8!lPxS@V9W=Zb5y7=)T4mxZl=ZCBs1
z?_+bAc4|+{!V4X}Yc{6mZ&?+?Su^qUQ;DTI@9%tgr5m<wqR^J2YY%qGEjj)3J&UQB
zY<9(K0S1#pzw-Y~-(IP`ds38oR*V0;Srz}P(?i=9>UX$WZ=QI?Wcv2A|BAGIj2MJB
z2KI-o)A<^1(4)-T;lXomnf0nyI^s@Ab2v0jm#X+0^Gc*%$a0U$yqvJ?;Hs;4rtvbX
zvAR^edvIy;`8j!8m5)E0d8Imj#+Sn)4Ckti{%LGGDxs<*d?GVG|NSg3XN9c^FW>)r
z8E}Im{Mj0>gPsR|{0Wy^X=BH;;IWB!aHfEX?iQVA><<^+*Ju<~pZIu2W$^8J={N5k
z+38vDu;WhGrjo3xT^EadFB|z5zg|{%I3eory4qs){`uY0tOBhyM8y5CZR-!yU|17-
z*>-z%(#<a)rpJGsA13<baQm%5>wR?@q6|OkZoK*t6nIL5>5Pezy_fCp=gGed8oB@E
zpKg`7##;AKK<l#pGWS%e<FkwBKDlc9^K=z=Hpfe~oE1@f_63~?x|nfXJ||t{#Y3H~
z5{0=%$_JD?3hp(FFJbFE5yw@b)2>~o@#o|D+b)c%uR9G}q&f-&{_{B`Z=3UO4nxB=
z&A<Zz;=XsE?romwCt)kuDtT~;sIF*n`PZp>Gc)haPE%a8j3cT!`9-QEZ+HBY4axe)
zq8rqz4F0cPX3E4My!?ES*0Wc_t9Qj`&)St!n`P*vYr>$Un83iGkY%&JbnlxFLb}&q
zXEI$lsk2tOsiVQjO%1jd;D9N^fmcmyr@oV!%PH{p=C(v>Em1G6IE_s&J0wg3tNv_!
zY~|DT?ncr#krld(3-;s|T&=%l_47dE%H@7+m*4UP2nDc+|2^}vDDGq5>d8y{yx!dX
z{x{)(%9EoE35!fw6&O4`H?3)BP0$r@%!=R%_BycgSyaR6{)LhZ+bfreIKR+oEnRBM
zbl1A=^1^j#)|vkw`0Q4`vhrxC`1kT$Nvn@PHXf?5HHchb;x*SR*7K+Z1Bc~tjftn2
z1Qv+1woJME<J#+2YRTv2?En5LX_JWCDP$JTes9ae59>Bd9Wdlb4B4V=d3S@R)&Zdv
z1sC66PSD5{G%z~K5VUl<DQ^ec-khwtSyNn@vP;sQc&8>GH8bH+P)qPrHTjr))A;%H
zihb_$IRD@F_<3GK@<mbo`c*0(fkzj6|2w?3AiPIq*^UGC4<?v4-q^7~C*tSBP3&dw
zJ2u%WKK@u%ZJ2K*cEM(i%+rkMsMm*W^QNgD_0vgD^?ZA<QLg0Lv^(b8W}OeHo2%OV
z?s7WAu@3WB2W1(BU5mAYgsuuLI=H#PFd%T*B#EQPE`E}I@#jEkOu>0Z22pqJ%AVF9
z<qa}IhL3)`UO!Wrsng=*GRe{M{mdx=9P95T=I?(JHCy@Uj77iB85iHL|CUo8zfw5e
zY4y#YZP)iIpLlL9#gL#Va#q88vQNX#mJ&m+CD%4HT1>tA+1pb{Ejz4a?(EzgxmVws
zZv=EnvuSN<-LS}oGjRc%f=lzlm8Uo^&Pz6EPFQv2(4Wt7efvL!hUd$@b(|u$cxFhq
z<6qwTjnj93ODdl-qs?j0%d6AhdFU6<ym4c?KVzA{+ivlulY7`1G9TY|Z(i-b`e{|P
zmD&7Elca@ze0)nbHFYkWo-e&xJbm`nIi{uSo>kn_tS`GElgDZLSY2_t-?@?*iz8?9
zeQRTxa!ArZn8T#W@q)q(4Qm#G=g(HJytSe3K^L!WrL^CbuV*?lje}-{x~8=*5>e%B
zo5?2m(=%Fgzva7AtDJ%sHa<F{oZ;meGW&$F%fg^5&6>GCxF+>*tn}2JYkZ}OwUKk;
zL{=5vj9p7sSU-8WYT_)dWi!n}R|PIQ;a2o&hbN1=!fb{FbzxP*nZXmL7lzI+GJ5FY
zE2+jZfzwZrVbNpuiN`h>_qVK^dV5cixYCzfPcD2>VSV%dE5{{2^$T8Wqc?B+ziF<<
zvB$~ouiWJ|9>v^z7`58ZZ2JtIn`~|(n&}J+a>Kr|g~b~6^!V8qRZK4Q-Ye_>UP^vX
z)!7qW3m19nt_)tf*+*&<_ZBlt-QX0bixCCeXQd`YO)zavQ;2X~?Gya&hMcT?{GKFh
zSC-pPq#mZ|>g{aH7HBfqeM2G2bMD^Hhu1$(J-?<R{^x6T^)mnR#>`nJU94G?)K+#Y
za4oy`Kw4#5)Z%GQKM#oo9upGO+Y(;Eyv6Kp?nSMGCKFG*ESbXEsiS%N*_1<GH+lB`
zT*$u3Wzn^`qm@6SuURu6KJm!znH5i}27`h~l&9%TpMSSr=k0%FI$cTmVblK$>fd&l
zZ5EvUS&-?5?DNjW_anW|X{gMapmLhwfJx6&UIvfW9iRKG>wf6H-1Y9kg$qY!8m|<n
z|0iDm^SJz<1N{4c`_KP-=WxFb7sJ}LVoRB6T!{g*JTncKudm;l`}y6xtZ7%R6JPIo
z?KZjOqKc;0T2+Pyp(yVQO8g8~t2;d;Lmw5ecyP{FRNMLV+Sb`-@um0eYpeda<Q`vY
zzW?#O>-!$(?w`h*7@r^it2nst*Y|_I#@?4Byw+|_l!$u$bLY-xeVHw}>1B0t3^Nj!
zc)n`(*L-@+UuXXR_<Mfm4lAfkxixL=)_FGO4}aI~-S}nmuYaYp!)qSSp8s#E`Q6H&
zSM~32&i>PX@B8%M-(;%aOkD3(8`c#0cCIILfMLR-(p5_n8dw<|!kF1S1UVG47R(Iz
zn&q!|&`&^mWl#O{?f?7v_x*34>9N$SC5UBW;4H4h+0R~HUOxSI>EEyVzaLJ!Q+WJs
zzs;`|*|+6?opAq`%JX`4{O?=0>)*<)EnOP)^Wk61?E>nGhNc2LnCq_U&00~qc%n#A
zn_tS56W#hRzjg63_}G~X`ffRAD!qEu)z|rPyI&tnW_vy-xRLe30o`jcIsFk=dy>wT
z`0Ois_h6@<@XFKx{Vyw2|FCGdUFN+Tl6=o=dDgO-r-b)ijCvXs!u;V^lx9fVEEDC`
z!YWa2TlriKc$ydzRZ><N?R-<o!7xFqccziR=_8XndxCZ*{q{-`(X9OTV6$tS3QMuv
z=GbS~cC`jfNl-k$Rw3On&}(Dr@vf(w3m+Cen`I>6Y0YD`(cO0Wk<ODcn=f<<tv<xz
zdMNX|>f!R<lA|7K`)co~r)Y+)o|31k^hoLb%?lrPb69nMeaEPOdDTpf?MBhDFGE+q
z%g}c}aI(+lTF(3n3A5c6PSLhrGS}OBrdHw7r&}g=3KV2*%$;@Y#Wf8<S<U9>=W748
zwl37OP7m}6oa^`4`Mhjwx)s9;K?dH|wzz5fS1%<fObYQ1-OyvWJH|jFJnNOuHjU<+
z8H)F9PZ%XWd$zfvuJL<X=ArJWX(A0y7p^F<mb1xRy_=fx!p%f*(b1O+f{sm!P1!4*
z)_f+-LikJB#sH0@CNXxi!dJ4Xet$RL#h3F^(MkjH4~LJRi>bLQ<?u$=dXaIop7^!+
zJ+EFlTHS19m;dqYoOXE@%hHnNmpK>DFq$oSgh@|O{MA15fPayHwe>;mmGcGQB_lQ_
z0W2#S8N8MWaV@i2A}TjG(`?h0fU~)=)-{3*1zDL4D-R?*tF)HA5Y!yzAo(O#X~_gH
zwu?c_>SLI__wQh|S5(xV>cODHt>tHTR;f9%``?-n1(l*zvF*$ar{`W>9Tt6N#g15p
z2bOUMb+2DCn7D$`p?P_U4EO1zAkKx3Sy!Z{uq`U_4_}{M#jqjmY}Bf^2HXq|p0Q@3
z6JPr@Ir1<(=*ehMaBOZox+SPf;8IugI@X3;Kg8J_^lx%)?K}VW|Dn%$TCU5iM4vyi
z-x0c{p<JBdfXa+xk4}{L&9}8Xthez*NAXe7@D(Aq{dR83EO>b(DSOe>Mz*dg3I9(W
zI(FMEYo){CclvMo{+f8X9Q`#vXnl;`2_sRjtOXnlbNyc3&^gnRY#^BKA;9=aIkxA;
zyh%4-oUN4m{@3KQaMFc&Q>Rw!;bUMr!0>?W>{qd<%r^z6O;7x^(RWZx*?0T(S;Lj3
zn+3zzxtk`g5DeY<w(z?_!!@gJR)&<f9n<$d{VaPt$eWepib)5X;#9`~qd(^JLQ<xz
zI;V5`dB~zn#*T0%2UQ1;4k3#g7MapTFN~JktTFcVnHFvMXqD{WOkdymv1^*Ia80;z
zC)RYwrMJ<%GtAFSWmqD6ZTUIhi7x6aJK5HnGP!up;qv7?CBe~Hw)^tk3`xI@0dF<g
zTvK-lxOsbfPn*8{UP69-zCv&c3q#s-@hO)WW~eOKs?>K{_V=aRdBJWU|A;;^zx1-x
zr1eTeK-O}WTW&8JUKcD4^l;@2>WZAjlKEmoNG4}Tj{@VWEmfaZGM|4Fxh6+qTds3f
zj=6K5l-H_=1t(2Xk8JeKlN3wunfR2uLGUck;;UV}OM1(eOzB&^C7^)GKG3D;vcuBW
zC^4=^1s~pK&K3(_3&r9_sZ)X7lX|7~rR3)?>3Qb6$i!>y^g~s~-)3gs+?HCTH-&}a
z`~r?ch8hfStnEG@c<la~H}>50S93WyWi_VrxM`)P?~{}0F*w~L9BClP;B&6&!1g(N
zUVm^iHjt3j`mVozPP&t7RL05~sYa)n7*;BrJHVf$xiocVRPwA8B_9^mZP|D0E}Q1>
z&6HqpQnded^89bl`$b<Ovvrq>IC&^CE_LH&*!DK-6r;<z(~k3Q1+8{i?X%cNq%^>J
zX-wbpP_-b(Qp5Lre0;j|kB4nOY3a_gC6<BXum#5-1)iy4eN#>!$}ODK5@=>>ZO_A?
zwE38u?e&kBQZ}lkvK|VEnj>N>w0()a{leBHmgUF${r%-~&Ba?M6_vcamA&reE9ot<
z*ZCJsN-jPev1Tima_iUE*S^K=n<-{f|9&5H_4jkK^IoW3dCIxag~M^etpu;`G_U0=
zmvEWAlQ{GB3FCrYsV~mf|ML<|cRR<%aBu4V4EO)@j;jf+<ZxWV!q8L}bJ|KRrE=!}
zkK3fr?on+zvYx$EaC!O`KjSRP6DQ8S4Nnd7T-h8Vxc0Y}Sh9tsyrGM@&h2I2>)!F6
zd3NRD{C^j&%h!J3Wan;9Gk<tR%_Z~f#5AYVK8#Lk9FA8+CJ0ZHT;6|fz5Z^$tGDY8
z&)VsK*8j>YTN`(tlALSt27KqsL|C35XR)t%_@E-Xgku8Zz4F7euWwwW{ddZ39pS8<
zC+_+$Vfnbsd~ed}t&2}&Sls?|XMRn&S@f5ZsnRA_Zy9H5STZOqNRBSGXJBxt&}>MR
zI&=E@^|jI8la(*6-G1lO#s1nJ={F}PD%*d%c2f8_<ANEdO|9oXwOyCnd~N2GWwEQm
zR(bcbuC={h_{WT6;UbM~(=PX%==QeF`uXX)L&r6*^aDH|NndIeIFyxFPkZ%f`@PTe
z_W!%xFJoWEBe*pv`}&&MGv_^eSKkw<YPnylWzKAd3t3ygy}Mie<HST2zqDn`H5VUs
zT6iyG%dNM2rmqgsep~kY`K5DSJNInZae{YojHdQVxvCe5`yWgHNf!%Vt$Q_U?zQ9g
z|H75C!|eb6Il2GWi~Fr}P2N{9Sb4fmn;YLA?8_=rqBe2WQ<Klr(?U**oi7wo^}P0R
za@Fc-+Ey!5)cxlf@N5<~WoVGrIr}g2>0IM&WnW*#ymP;E=iQ#q=kEVm`(0z{G5>jI
zHl6u#amT~=f8V`loy*72vhTmL>;)0cC{bnJ;9}eCtwP6>`c6;s5MVgID0;mdW5dml
zGdHtmo9>iQPt=)mce4DeZ&GVT&Ubrds4R&nU~tHuyNpXvw>|i@!ZO9Fd9J+AX0{kJ
zOb8O@3u1Phl(}^4G%1dz;0N7X4=D05R^DS<+Zxcxwvypw|1DFceN(1Q&CD&Hl=Wna
z#2igU&gFae+J4%Rz%pC*;VltPz5bV(TAGVOqPV}#J#XKinO1OW>%F4Gx9*)ju3<hU
zfbZey<!UFJ+*beO-~UZEo?U#sZ1vapeW%`?-2bd}`oEXk`=86)I#(jYeY?0dh}(N^
z(^+24$p-6w%bqX%r1pFL`?}qiE_kM@C2D%jyJs%Q_OI)o*X@2WvDbFJZe2TV+?O^=
zwk6M=GU<xH%xMklpKdz>wt2S%9^cmKW`AZ&&`!PW8P*rNrj_PR=Re{dKIw$ZEYG$R
zlBsOW4JK2$O7z0dJn!27f0y^JoRlYQ3>n8>&aZoT;?9{!mn#b-OvC!8yx;SB-Jw<Q
z9@>1A(OY`&vs0{>=y6FVw!lqqB4t_~FZ(~zSlZy#=oj?l41e<4tzirzw|k%6xubJH
zs(aD%g40FU*URpHy=<ex<oMbTj_1GbI$g;y!E5@dr~Bk0vRoQ63bc$?{$IPRk2~f8
z(|_+D{f4)99QYrmAmmq~a6#e0L5AmN#D%}=M7-!pm;7<_bKBQd2T$qGoTF&fDgWu7
z-La~mnU=>U%$(slX<GHMDsS=NNjGHFp7&d`ZP_f(pFB}Kf5~a<t=AepN8OU**q}Nw
z^U#LVVcK2UTk;w<W&i6enz$u7c3an-1h16_Rv{0rnCWQNbV~0`6nT@lyHxMm3@ry<
zmWB-sor@RD;owj$U=q9Nrx*XJYGQ$|+No#%Pv5I{i!2K(zgKPl@W^cK_IIn!IlfwO
z$HPg;i$#&=5vwrIw9ib^$0d`iD`h@d?Avzy+l>>)cqEdgjU{>nmAuz>IIW%<H8;34
zeBG{}_k`zfxX-W3nX}>g9tr+4v;Nht2;IJFUhwao&+mMm^Vz=o|Myj<rPH6DN;&qb
zbL02*$K>NX_uca3mo9B#?g_cKZOaE8|KrQt*DD1u)NK3PaX2#XAk!M2s=&(vflep3
zOl-WccE*~w>%JX|DDGEwo+kay%PcIXG>TzC1J^u<lbf&V{7*_-@OOLp-^Wi@tL5!_
z%(gyk#vSXMmKNGudpUe=?*6zu|JlAb^Yho#yjoDd%y#L@*TugdWu4{VP+)gq%ic6C
zd9BG2fue)QZC#F~GqZPWST8d@+{SKC<%%N{jJ96!bl)1QWp(u9rcFy4w%x5<dv=R`
z)U$=z#kPe<zg*^@%h(`vxMjs%+rYJZa}Ir~+2|a2&(rtSCmZ9(lYHMw7Qc>-<lCcd
z-t+dh2A5nhi^0mNy6d#(+uZ$h@>SfU-q1Zwt7~sY_Qsyny3D+!=j@biQy7-;1RAJT
zwykKCXy-YgaLj~fkE4#I`2EXScjnJueC5FtF-x&Oi4mMnjm`PC*iApSO6%rM;d0&T
z7i|$MFLV?u%kSd+RLk@&H@BW4-S7G(^8+{7UY^!!(^$^Sd4>H^#nzoB$(vTN9dlVA
z#64H;`&9mAcS2XKFXFzF-XqsGkEO<1UiWp4_9w;Le?|KDdCi^Mv3>K(><SsilC`;K
zww-4zxYXkE;yWV)Pm{WjTy%8*FaLQFv$)S4*`@KTF@WpOm1(S%KQAe;eGPe`!EF=C
za4TeXk>z`}wTF-Q$^2Ng<Hw`5*Z0?Gl^l(}SD9>H@v8IlTbYZG??|rulEd81xacJB
zmymrkmP%DddNppEeDK?<@X{~)KK<Fb!+p;t1M_%Enez<WeXht=zmqXK{(Y{^$t|kK
zX0nBJ91~;_c%E?N!b0WVm9>ZUo?p-3layBf<w1PSR~OwIdkP<XyR9$vef8Wcv(3^C
zyC(m6bf;<CmoIao=Dcp<`~T<UbAI{wsJx?lo}8Y?JGtkNC&P)gu8pzTS%*VeH%O(r
zOvtb{l;P>Uc~mSq$K8i3kdLR5A)tS4__s*Kh;`+!Rz-IHlHC>=oiu04=38kw20GHI
zmu_sjaN8(mmr6v<b5Ul;Iff_gORg{fdM5DnpRb3PZn>)8aC+@|4+FP-hi&%1H@^Jk
zc$dWqi8W>1R>ivKi*r>SzMk<)Jgvtv=ib)$H}1^z+kX4W(U%3!UlcfO>t9v<>PzQ^
z7dD*--53IjGj}MgW^PWDXuE2}5O6Q|yxilfD^<=%d#}Da(X-&VTiN}X`n3N+yC$v3
zO5GE*n)Sqn*=JLZo>iX2d|<+xW8MBCYx;!OYSo?H%cUXYWSy6|b-t<Z4AJdx_dU!_
z7LPw;b8mj-w}+S0XD!P+?Nq$+POxftl7WVcwc|S3X@Xx&E1P2LPM7Ka^s<&_n4lUj
zR(sVuXHKWrj_+5+Yu|OBH{x0IeqE>fo#|3r_?Owdx&L!-`3t{E<&Tzso9|SjydYi9
zuK1<y?VZp6Jjmbw`ttq{{_5f4QL8rQKK^FD_w_I5-~KM%>C=6aZ~r=3{_o^$1_$+@
z@Ao|4KesY3ZSwZY1py3=k!dZ5C6ZO2y|}YurBj=hxzDCMK}jdve_lwRe}6~u5owJ#
zbzfck=VsabIv~6`(=2x8j9US<e@!pHd~bip$^Wa+)#D|es%wIzC109c4n3*KyXoq_
zP`59|8?L#tF`Rw*WqRG$b01&M`Y_jh|A#B<|6Qrx9<JBzYxihl+B{wsIq{s^uk|b6
zuddfvd?R9aSnB6VuQxwfbT22S`mE{w9Rd5k@3sGbkpExmoF)9We+p(ToA-U|tF`-o
z|L*rbx7p_Zi}?DK=Y6tK+2?i|vM~sJXs-WxG0vv&)0Kx7dE#F0{v_Rc`Er#w(^rOT
zuL2lZ4Z_&DUochj=rlB#Fs<8pI&$~Cnh*N_KH1v;zHI+B*gkM&Rm`m<(=!`lCBHrP
zs7+pRzcnITaOP_-&81a=afv+}#kHUAd=SKu&0}=s*Zo(UzRPn>Z!%2l>^KpT-K)50
zz4o&I-!JusGe3;qSA0J^uKM;dU*qz>H{0FW)k7w+ZOZsucSno0&e>wZ)|0x%vnQGQ
zHkbxJYt<ECoRq(2y-p~5mx5F7)e8w5FGpQ)yL#$r+VbRH)`qB^GDi!Si73_Gx8C<Y
z-o?n!&d$#2R)*QMurT?W7Yk?S?fJMg-Zju<|Be;=Gk?!A-MctBG)<!MyrjC4@9N6?
z0ow{|lK%QyE8W)4)%bTKc76K19t91?8BOK4Wv%UNt{<Lab<{#dNhGIa!mGW>hh}bh
zvEbO*+3W#b_hyP(J?annUUGg7&zmTA9&PKa<^6h2v!=(YpPRyF{YY%lzCw!vuicgN
z&7C4S85cx-^fZsip3t#F)yZKK!vj?YhD!_rE4yazvgr?HNP2ehvUvP<$({Q?KGUuL
z^l*0>fBfC^RYqDer=H1_e9Ab(pK^A+L6gn7cYiM()bX=@mUUGoGF*CR(qfL7DR-i}
zcJJ)lbb!xl?=PhnPuHxi^547lOKryszUe%rwo)sm#)>Z#*p-|6J2H8O_?{Tcna8H?
zu?oE~Nt&-E<YUG9#kbOLvD^KA@$qL|?%!t)A2z+OR9dp_G=r03mx0K3e+`#B&0w$R
ztq-F%J~-hR`|zt>p=HDe-Nfppx8JIr%;;s%QDPKma%FLGoRFz3qbO+2BvqKh$P|Aq
zEAREn%hJo;%CFe;O^BYv!<*>4vTn}QwZTO(3Pl(5R#dc3Dv_A`YK1%hx!RYjpD$O-
zV!82J{aQrd34v?9{dR>vrfAP#@G3s6CCBh1=*yy#C1N2e&Ik2wTF7wB%Q(7bW#!)J
zI5XSONyV`@Oe6NyRXtwjsBSJM8CQAJZF$hoJIu#FhwPkpW@>HV)ZL&Jt^51ArLM8=
zdtHzkXb>P4>$cUabdAM1pK{Z6?p>1HuKCFqwYl0jW@HPym+7jq3vwU5G_QAh+2(Tv
ziB&7Mh%#(B*?(3(Uz+D{{k4f7q@#uZahLH)GDv9pgmh14Q!qbyakIM4@sEltTAdj-
zY`GNm=Dfuu=9^_f_jf;>+Bb!DyTC4nE{+L`A~HpD85kI5Dqdh?;#=r#TJKPxesWRs
zae1AopYy6pwixuCo%vPxwI$c}($9QrN*2uC<{g*1#A0LJuDK=Ni<=kEDP+i4dgkc_
zsSvT0qwQ&5f^NiTe^2tTI>XeEa4SOgdE?`XK51cA9&hn}r3bGzb2A)ZY)mL9;E+wc
zbmyG;<vTn0<YVG*R{hR<FvIls^LO?at?y21J0bk-e$AaF5=IQn34&`j@=V}VlYPh1
z#FYMd>g7!`3<nPGp0B;tc<${_rIY<kdrr<<ssAP-Y}xEB#lg~gRj&FG_7jX*nAj8;
z{wRn{6_=lE6(jLzj;H5~PY>@-wkhzG-h1idTM6%d5_&&hvs<RWj@y@-_N?K#mG=2F
zq55;#8XA4KK1<qCcz;JQukRGo=h1G_eH;vXKCF+bP>7tWnasdo!G3-!>vj%?Jwa<i
zk9zsd-q!IvJ!jg*SCzN6xvp7bv$ghd+RnVmXFpr?E!K#;-FNoO$;I9m?#Qd3%yM%x
zI-c$#Ar`qj_qU+rR8NM7yMmnZG|!(bH1I#M%rb(xr!tR$!K`btiRbUR3<tEQNQkGb
zHSA)j5oc9aVPOc0toe24)2TyF|KBwx+D-pdHor}(ENhnV@w)zBwUhX)`uG{VZpUO6
zw3bv}d99S7EAzxj#;!=?^d;Td%`Z<*{OFi}ds?Ud{0K=6ww<kwNd^BdT#j6{K!fqX
z=e<#qype0)Udnp>#3%pyg!qI<w(tKn?zXErKlA6e0}nntc=13sf8U=6!JCgwGP}mR
z)T_u@MM5fh>61fKr3_v@zxE<o{aO6(d<llQZ=1fJx83>h&dRIl^DUJncCm^J^vl|A
zpO&)y+I)@6-)=tVv;XF!T(UQ6_jyS^{;5R=r*E>^E;cd!7}qgY=5rh5Rf|{a-ha;h
zcdhC9^*buwmR|q=PX7IU6H}9|bq{#+_oxJFGkiJ0e0nqY+gDpoTk7v-ZGU>#Z}-f;
z5Zezi@(QjA3~k(ILE7(c8~;;Yzsv7<W%9ni6aN>!-}!H+?rbyt<4-lbn6Izpowmr;
z;MT2}<s1j5K6_Hl$1urjvq`E;-;+DWO^=iNWp`vIDYHD~{k?AGx96KyT-WFGi?0#Y
z7dsFUoIl5^IIZ~D?z`t$7+m)zoZcpDeXcL8_8I%bWxNawP3oSP-fa<laB;m|)otnf
zKF9p-mSkVuX0Ewa;Nr8>-%lp)|NcXGdD^+QRwaflk7AzvyyRtK^n$BVQjpt5Y4&=(
z{ytxm*}W4>XSZ*U3*7f7h#}zX)t^6G8xJ<F{M!0xnpE`L`StI1Ot~a4&wps?GC$Q_
z9Vb{n+t_Wa6=66xfA-&t+yC4<cBm>>Nq+ACFY5WSdvhl9JlXXs!2DvMd9K-`TMi#=
z^KVsO=AF&$%(`8w>ws_A?&EyAbw8TR{ksa!Km7k#->&fEReS%Q_$}ErZ}#u2`s#Bx
z+CE@)tKUugPbXgL9kE`1egDVl`Kjv!SoLS-|6P8+cDrB5`xx7m?&s?sp7`U$(!r2%
z(rqRu^FfJcI}>>(HuUuR)_gf|=TK6<v#Jh{SpBc*@jsuv-<wjnZ+Gr4rPFoqYc@OE
zI*1F*e3FoReil>1bMB=&`oDcXtr5*sVk=vl`0o9`gZ)#FYd1)2e>_**|NmY48V`ZU
z)G$8%nm5esy$dbQ>fhd8etVwo|6`S3XB*j=l$=~T-LCS1!~XmC_t*bl9sjo}@!CXX
z_jB`XwIycHne*eG`F_d$im}sA@3;Q*=V58^;><H8a@(yucgDDS{CjF2A-vhbh@atr
z)CDP<^ADTOo<FO(w(dXwzXx5b^(Cd(*L~#vuOPepV#b2hpdbH>tnW|NSo*<LwXHa8
zWr&)Z+O@UO@+=3Z@Bg#(Ilry^YzvOVNgG#8S#@37@x$Di;rp*^PxqRZv-&Du^Mg~`
z>vg7j1%Ao>Tp}+g`O5X~#*G_4KR>Upulx7A{ol?0^`DIWZNDw~5@YaJ#j}gGh~<k(
zh1{Yxaib^u8!bF%_a4z_UH91J^<DX&6Xh$PTi@q%VaZ;%z(N1pW8-UF=d`DuGS7Q*
zy#CMK_tp3F84lEbzxVsA)V1mRzN9WKa@p~3*Xw`JkK6w{&%U>yLiy19JKqG^4@MZ=
zlDfpVOS-K8WKn_wb3;KaFUN)AmeW&>UdL@@e*Y_rZRT`IhJ<w%B|idIJ(7{WeJy|Q
zn_aw%WF~Fg?0;6ydjE#fk|!6>%h$eLSGsEYzK87Vf1Sv`Ykql+GoR$r>2aG9e|uEi
zZ{ECjo*eh7UJ04-eIi0k!cBq`&+)5tW-~zV2srCq%gLCqw)jxg7ncb~ZhbyF@pyVX
zw?OHv>TmD%CcfuAKgVXavYXnyy>+ko|K9mp|117|_pi$2jmBYLTweT43^>8eSP?f@
zS?QFh)g=w##f$718ou1Qcrmaq=ZdtY{bv=Uwx+;2;tO{OX}<oj>h$d1xOY3J2JPH@
z>0_rT*QOxe8OrD8z5jPt{oUK67yI}B_I=HE=Wg|}Z8rN<C;5i)M9<YYE%JkJfx0DA
zLrLm9=@QqS56TyBxwz){Yd3}~_x4VgvA%0vo3v6qJxWs2Vtd^F&krAa$KOtE$d2b+
z^FV^dPF?!@?z3$td0F+e#hSeJZWVmE@G}12Reh=K`bX(`G4?Nxae1{eFxH-DZ1B0c
zLU69_<rU{k#KV85r}uB!^)~&vw)0hk&|P7=2Iq>M=REvyq9IJ3En89QcAl!i8>R#I
zy4B_D{+KYG(JhPF9;^4BjUoQT&ep2cS7$|qpW)$QdsH1?oxJYg;|UrZGB*rGXB_x_
zDmneu+I=NUuHBmPe#V*FM(#iHr&)PlGu<z>SahJG*YUJ)%GaGPSJkrY%}lm%MzS)5
z)M=deH@{t9wd`YoZSvB@#52k+mxFrzud(sIWoWRmzW72mSDoK%(efSsjdh79|5T~#
zFdW$W?L|W*AFKGTkHOAIIm6f8-uO?-#8hGK%bK10@ATQ<_3PUmI!#jM!;aT)dKa-z
zt2#e_g}frudDhv%tAF=r3UOuhiSC(Mw#uj|HfO2Na(>1JBgvE}mNTLQ*xZ}eot)S6
z=;{=?`Lj1KRa$p!Is2aY$o2Ob|9o2bXkYQ$zZ;J!f3CNQ-Ceb1)B8s!qpdqX&2@P0
z-hZav;?j*%h9V|{eASnm?@rbhZC9W5itUth>sGd=ls7%C7lijlL~71RFuT01pHWF5
zWI5aNxShP(-3)7Hf3zr7(|R4EJ?nOT&9{BQZqbIJJ74WxpLTUaItN2pj=tretZA%~
zd+n?5U)=n^g2TqIVbb5tyOmicO?z}@2_HY}4Ug#6$Kp1A<~5I>@>-SUL7Kt5e7V0b
z7Qa27c8isrA@AqJ*E6(t^UKWs`Qh>NURQ?3h}D(X|J~G8I-p(uW!CS1FY3;V>N%f0
z9`3h}FWx9OyVaGUWG5?2IFJAIzYm3qpEl30J@@+tV`3+R$nnnG+xqU7&5Zt37Hd-S
z?c&d)?0%nYUz^9-?EBun{`RL+X%>;EXZ>9xY5Qe4zlch7@d}B38GGaxmQ6It<i2z;
zYi93s83S9E&~uiNlT%#8xXnJgFfbGryze=5t6<@_ziY$uC2T(ZQGB*`omq&gMEX`P
zw&hF8w?$S=x;FdXhl^Pcm{%VBaPewz?D^EisrSx$W?BmvtzXELYR(t8D%^YqqjQ^H
zl6}40z8hM0kvxH0&nEreSX9OPT=_-S*A=tPzs;7CjjR1O>)Eu50wIfxy}yopu2*rM
zb}m&kab>tutYb^Tn+reP|L@v$&U02<cJ#Il_f&Hv>pR4=CvY7(k#o1;<|}o6HsxTw
ziYc@GmYp-#nwTj2bnfBY&o}1VXIIUiU47m<%hkQ+eQ)qOb^A}>=a)*DZ`)B^)w4WO
z;ckedWn5I$41M0-QmeNgA0Dj#b*H)7EY2)ShUf1CTl=bLZDuAemQ3&B*IB}gtMV!}
z(_d?*to3`w^-_V0>D94$+BN6jy8SqF@@oHG>+0jYljj|H|NmolmFCu2dz}tURljV*
zWv*T4AI5iAD5`zqD)rROp=X2Qn@vJKxa<|4_(XZ(_hsdA)i0l24~vO=zs+6yD*xYS
z*?#lh{(JVmb`8f;{rX2Y<$pA0Gk2E9?0q+DZ+`Cbkdn%)uKm69ZEpX%lP)jCV|zDh
zUBTDm`%BsnSDt*zv~l|F_@5uI?_Iq3-Om4a((V3hFz$KuYi;?R9eV0nw`^ue{d#%7
z?zEHrch%swe~%vbua~Q?xxMYIarfP$H-DX5CCoNMan*@qoD4rxQha^p`mfsTX<ksV
z`r_xXk1zG*Z|uzO-<}x!RWzT0VUgnO=MKC6o>A_%|L$O6aqiZt{39R##^0<u8Y=R&
z>~7WSx8E5VxX+l)UOxYqQ+8qBuT%U@HCqe+{QG-3TED2xd`jNm%-JeeH!v||l`dO+
zUQFvYXZDReUU6<;-S##um&|n<2_9PR(-%vhTT{}sAx7e^L|m1u0y~3cz@4hMYkLZ_
zO_p?@p8t1~bX)JvskztR-K)~I|DCY=?kSbP&`q=BHmhd49X<Hyae2KS&+=9dmK_O?
z*}uu}PCmUugYEjB)c5!Q|4eR;3MiA*czlg((-ZFdjNab;bL&2xKJF(IGi%yn#pETq
zsptN_HUD!n`v2$EW^Zr5;GcSpf9j0GJKvX_UneH>Y}1Ba`<i%mzBh2+aac9w#GE~Q
z3N0kgzPPygw0qR7EsRrdx)?0{xj?{UQYLrUqAx#0W;0~l|MH%{``^{*Z-4El8@TiI
zPiJT6-t<K9;Aj4Mt9DL(zS#2ad6$E%2eX}9{Z>s~m~`^(`Y#g<C3h%TWO$s7+PNa+
zEeC^2!-p2@2!oy5b_&irvqjH4U2XpTnw!7!bJzZvcYW`>1CRY%_Wgfe|FLnp$r}FJ
z7l#=VI`j7b{gyAXfnh-i%fn~h-kbLw7wB4dSl<4|jqTZ2HfFxiTHa)Ke2w=R#=vBe
zq~A7$d`rL1{`>Tky8Z7tulW9*%m24EUe0XJys9Gm4IBXrSv76bj&9d?eqk?m{&R~!
z&&E3YS6{2PMwQmo{5hq)US-j7`Fb1QU<ZMi=xo{Jn$x|#YSTZRmPqb<U2;qI{`V|q
z=IQZut&dMs?fv-n(uS(N-$Jj)>`H$hmV4&YDX0DWKeS!Hn<(`4Lha|v%9DTZPl>O;
zeYACBn})s%XUpLeMkk`LMSalX;Cr>}t*TP$V)@@!E+<cRUM+j^<?+@F#W5>FPW`WM
z-ud_2?fSph@3S+^|M$iI@3H(p$Gj~I=l}onymLW}&c2U*=3%R^*5_7i)v!LT#jf#t
zQHD2X%KD18ey6sc|2zNh!Ta-1v0dI5w6Ef-bb0(Q+v<iFU9Zh*-*m^<xn}Ntw>;tH
zs=fNse-B)9T4`Zsc*I%U^7`E$#qyRGM^2w!U0AWL^jS>y>2-zqTmA^k%i8}qaMI><
zdAybBj?5P??%PPIFRvEK-;?qAsPwk>*>hrCI+9AB-&nhTf6;-&^7>ah6ecuCF)-|P
z@HokEAR}Y))}5N-DN|;2ot^*Vfb;J7{l^U|e$U_YcG=?Y&)%`gFFr|cQ%IlGoR)Fx
z<E?h9tvglT+_=G1E}Iv0)N*z2^xN%zB2OMn|MzdDd9JMPRIm4S_oeOr9Xx*j@3Y$_
z`i3*@Dj&!+$d&xjTO@C__vSqZ&5YDY1H)@u(^8k7UDeehDX%YQH)pE%(#P#$?(1eh
zlDYS(HvF3XznRYcy5ZTZ`UO#I_ifjGt<B7!9-X!HNjQ`JRyWZ<>+f9OmndGSxV)`A
zw)Sd}{>!;@BWFZy|M&HJ?#?%xPO|^M-*!>WbLv$y9+~^amweWKxs;`9W3oGI?X9hK
zD_q~4$oapi_o&<k>-_yEJd<y~P?C}^mo<y|yy0rUQ1|MIue6yt&d+)KZ~Ok*O%`?&
zDmS@0oxXKsn&3&xvgCFv#ku+?UaFj)^XJPq&f<z^E}02W4n7aR6J-#1VEf%ohCbr<
zzh5%<J>K)L)coyDvy10SjIYMqTspH#y!O?>n^6~8U9P`K*;e=R>1#FfkhI@v>z4M*
z#PwBqDi%1k&z}*!M(qDp^#$TP4zT`f-mxGt_Q7s}nE2|OMc<2STd%xTdsVZFjmdqH
z-)5WZk9I8GJTor$$P7u91#WjlR;yoB%bdh{f9o|Zi<xPg1FyY%?wMq`UE}7h&FjVI
zRqZXA`Ib{)T1zv7K>Ek5desu9rJ;N4TQts>&ReZ=Zr08)E(r#gsO^)j9{Wvu?zE`+
z30FYF+$B?2P4Q6<vlQH+XVt@yu&i>|3$ft2p6o3O$$^nCmb{&kwrJ1%WnzLBP1i2G
zxKX@z^U{RBUbT_Z4h?5!gk8F3(CouM-Ar$*nAmH7^GB?G8_ec*-n#01J;$p2{>E*a
zY`dKsBO+f}r{32RzW$phQ2G&1tG>@V#*GnmiBnCr=f3%4QxSW9wdkE7%@um{ti)yC
zuCb}vblGF-CarV6%VZ8#d7giIM^ItMmJX|Po70Z4%*ubJ)W$Haf%}VU@|=kqHR1}+
z70q$ly*H@-*_lrVKYO#Ecb?L|kELaaY`b#mrE6bXX0MpzA$dFh2oEbm$D-%cW7g>~
z6tsD2CvjM29$Bw?>Ey>%!QV8)-7>omaF{SKo7|e=W3B4n6V?=E`}&#tyji@?=?Mlr
zYOAhAESIYLcwYXM+2jez3_IrZ$L|07##uVIY}<pyQ!czZa3(VM%FMHmUvtcOzSE|8
zYaipZxEVFGRAL$)FfpW96r4;AkKC8GImn42<m=7H?%`o3oFeCLoxG+sb$w)V1XHSl
z@qq(uj3I8<ETz}8r%Q7%_Ut)(yX@V>?{&`_1UjB&=Wo(yX2{rnQsYyt%lqt`j2$N=
zEcAW}`Mwj3U}<aO=j-qhW->UY!pv}@=*5<k5?U4k8h$?UB{!cOxwF$_YE0xxmg47O
z%a>&_2xu<uSry7vxGL?LbbM9DJKgO*-fZFT<mSch_;%*!Qj1Pm^?u>2=N&Sm^+es>
z+z;rN?Y>*L-@mfxyzTd#+q-hFpQ}x^U$JXRr%>)~O`G3m9_H;|zcp*?ECxo#UGvsd
z1s#u+d7imSHr%5<J9nO)P5P954_AE^4h`eIQLwOyfv2!A_2H9`!nYLCcU(Kx%i#62
z>;26=>vQH<3Q0OY^w|Gk*E$g%#sy(I3=Vl03Xi^cks)*3-|lCMi2nY^=We@e=V?T0
z92D3ZWbyY+=kj@0Cw6RUXcYH2{!R2(inbhkL(}1FeJ6`9&W+jLrySDt?pEB2*2Gl|
z46EjyS*zG^@nT@a+MN4ae_u(qUbpLs%j=TU87H>rir%<%Y0~q#j^2SXtcemv(IqEK
zpPWqFJMT#M>D9BhpUIiAt~2UtN|5W@&+U9?=2)9upQC&sGwb)?e<#)X*IknizyHbW
za@Omz<7qRW&7E1yZG3$8>d)P?wXf!FFaC03;^%Jf+t0+my}1`WcUHo_`MPUYtk`W;
z{NsXg`?PcOrv&Yqoqo9Js++9R7nw|*)LTnFbD!x=KR0h>$SIZ!FH5-6{Zc#Me5ndr
zKZR@Ir#(kom*%QInX`7?8o$2Y>+5z_eD`?!@o&9xg!CJ=Hba}Lgl`9!)93N?NoB|0
znJAU5;TihZJO1CLpFej-Sw}>5g_Zn$$)3(<{z&IMH+QX`z|P*q7CDcC?!0|@k74~z
z#qG1C3UB4O?*FrS|Mv9j_i}|_&q!F=yf^OsjpF0;t^eJ5_ffmw{-BuHKBvPG$Cs*j
zc5gGtaMQRdl<>9Y{L?jI9Mx}mW;|7}U_K~W=)iny($<9Dv&L_Y_WYmUXZvHN^3=ro
z*Yh?$ocL&Evbucjhli7Pw=+*mc`ASZf57vY$vRu4JOfIa9G;!J_uZWRah)3bp`9g}
zbFT9!Fx>gd{hx)QW13(Av(k34jz}d2#vH}0x4WNiTJS^n*^fIv|K9)q`u*=-jjngQ
zziS`wlfAvKwtDl;KM&gNo^UjFl;5j-ZZ6x}V}0r29Ph-%8qpD_=2d>XvO2EL*qqrc
zvMXGd$wPc*_k_TE%S>7ur8enQ{rm7HxnDl_%G)2uyrcE6@(3~f{&nWrf8zizb<d==
ztPKhuY|r;Eswn%mC&==7PC><r+b>l-cU|MQ@D0-YH$6sS|J#&IHWrsB7Jln*+g5&Z
zSs60v-1fE1w_e<sv31LqEjlrh$1hG?+^%Z6sBTN`>%Py&`D?yzoVr(hb7QHg;=-#;
z^M#Wiuy|Oe`f_v3NnRQBxiYoTaNT;f+NZ)3UZ2R<JtS*g=97D);M0?n!pr^cmfx>6
zzh7g_ptF8W&6~&a;yq8b>hHeJ`)}Tszo+Q#=lQmQTGo+kbPp`!J^b(&<EAf1!u#w$
zpSfK3F_pn!bIq<Fs#~8=dwZw6?EZ$Qn}5qs-xm_7cDm8tc2Dtb3x*pp=IPP?c3)mx
zTs}WGPt^E??#!LWbNByyaeV#mhrg!BZe1I|y}tHt-sC4fMOXWtPp>+9K$ClY2xs2E
zhpTtK*EqwFkns6L>H8h4N|R3hy;9h!GI1w|m;gtw8k0d=&r+EcZw&4~=AQfQ-~Q@t
zCP8<KKJ#rdDg60GC7mJR(VFtKt5T1eL{G^{&Mr?nr^+n!;>w?cb=D6Tax<)58kaVS
z&tE+K*7N=|>+f4y?#+Jm{QrlqN(F0-*6zGE|Ian{>xVTY!n1d09)BUS!+rWK;n{9g
zdovRERi2E<tt?G_oWjXq6Yf@6_W!SX#f=>gyH2+`|6COve{)`a($ah9jhv^&T{><X
zZV{A`E8y|;*O8e!cfYs&eM{OrtY**0QxCKCcki63<SwCK&^F<@8-sz1?*#3~JD&Wy
zXYl+?aasOckEv5r($CG^@toUePv-M)xy<6NkJRs#9xgc%7WV74`4yc&b!Gok>-YcR
zVN&OqV-mjluS(gj#FZCbFP-*g>TUJ=KTf^=-e<+<?)>O!_}-intKHB41%J1%`q1b;
zPevk4czXWYpFjG{V}I`ok9+!CspO)7Z1xIvx$2bEty?$kI>gF6`(w_=Cv9=|Dh(%j
zr}|vHn7q3Fzkk0dm+Dd<`&0S*pKfYARlY3$C9B?tdgC9tYgX?+z`8H?$*$_}$?yG2
zR!Qu#`!$D!SxJG3xq;zWliC?w4mLaW#tBkBydo-*PN@f(ZiuhF!+I#hv&imjg7gG#
z{R;EU16L+m-u&rTv}0ycR)Ow%kNrPp{`kf8ed~PBC7ZlmZk#dL{-9_=k5Tg^Mt3EK
z+(2mqwicGY30V@KG`CO45a9{p-FY<eeijqUi)R`VBC1=Bdqn!g*KAv$^Gr<Oz*B{Z
zIt+qUO;(m!+zVCM1TuM29&X+JFQn@M_x_^qXEuMnY^VJD((ZKGk4|qmCo&XROll3y
zUApm_ldiyqW#)zkEIj{y@^)<9sMy`Xqs`Fpq3N~R@iRfoa=bj6B$cu|1v!*5Ph1sa
zuu3)G7Vz-GW{al{wHrSLJU^B(+oP{(svyIH<dr%Fu7?fcv;TQWHvWE;deLi@<)en*
zTW`1dty=B6eCkXi=kvFw7&4sD*~!DWz<q+?lnF9NL=-kYV5sC#X}lK3l_p>+z~Ir=
zW1PB1)j_FG!{{)}y87p*x9!REHz|L#Qva`uYRkgJWjtGyB_t;_Pv3i2=jOl9$3y;H
zz2m@Sv1wv^aK2LVudn{|?Xpv6`sbD&)NZ>sB~_exLcrHGJ9kLfZokxE!LFa;yrVE-
zL)TMg<L;ihUM&t!KbN)5WILEJ`y~6Z<#)TwG@nWB6?r~)Rf#FTzwL(t--uTd=UX4G
z^Ug7Skv8!;%iF*G>)syx*sXTvLfqu%^X}V!ztVUo@q%&kwI#a7C67;cDjwnPK7am<
zUewD4THG%WgqSmPPfRFPyzubx^#Av6JaL_0{o{>(-J6+Gfq`5H3${*ww=d;z(-ZEs
zVH++ypHo^Cy}I==tAF(DlwE=El@!D?wo1xtDc?Nk_2bJ%))a|phyC;mnfV)@S$}-u
zP`E~Fn(R5oPa$i!{OS$s;n6zEFtO*-g0<(iqy%VH7+1tR^{R4QX|X`0#9EVUdzAEP
zqggU*d0W<<+InhBP}S0V(Gf32*t!Cjv7OrYylKjtJ3BWYSj~F8cnhb@#okRe;cxHs
z<VfgN#%{UNzwt@9)!m9cPxR+S^D-^J{DxbzYFgVh-mv2_3>S_iu6%jsnzZ-Yg&(sf
zX$mE6l#bt&UA0rz+T*T@ZgrgL1f~r)`(B;hXBx7S^|A8R!+TR|*06c&I#0M-vv%s+
zSMN4%uK#vVTJNsy-Kd#&|GV4U@$9Kf%R8*L{rYy+c$Rw#o9pi6%wF=+>q9LIORn>4
z1Az=jZLh6rbE_Ew_!i19&z1LPwY=0Cryu=IQD?{3Ft2HCN>hZw+LtQtoSkgAE%lUV
z;Hd!XIdc?Px8LpF_4l8{R-u;GRVOy*X}_P9G|`hiN_IAX&-yhw>p$nNTJiS4muI;v
z(>50yzkakuK2mLA#MIdRSKfa=9VXhHv-RZhW7nlu%i9)|6n*c@E&p@nO6qTh2Z#56
z`?-97(V_zzSLpbcu6^|-DzjZ_j*N1XgY>dY(`%J!Y%$L&f{GvTM2l@Y!(&hoE2i18
zXirShmTe9Xe$OdhX7Y5Vn*+<Gt`iaGChBBz2QB!*`n_fAh1aQtOGFvPeGC|m*j#Rq
zV0*M_wt4<7(|egNF$OPB{aUs>WZj8PNftJJ(VH&6I=Oqkeesfq6)|3E9G^nCPsaG)
zxbtn%oz*}44o^`ESr%*`|G0V83(u2lRFhA>Pb<Bx6LPFKA!d__F@wN2QK85tQ{lza
zqu#a6nd|%9?UeKWitp83TMupD6ZY?j|Gy{kwJ#1kbwuaw{VM$b^JDwZo9(|(m;cdl
z>DSind!J37|L2Lh?5ETFe_ZCb`84AT^YO2@)`qR$x*_pO<=wN@>-Xg(9p9$);$~jD
zoJ@%mOH0`N-kx?hUz;8EFXvUK^~pXz#bb2;@(e-$2Gd4OHYvt~79N+He(RopTCaXI
z$<SALsmbFrQmeO43KHWws^cv_ecGZr`}3b|PIn(&B+phTvNZFTY-g~x?ve{$)$_J*
z*i&=&^!lq_(@#IW*PZwG|GT%}W!sM}Z}(n$>d>WEue@$QOTF;!#f6mWLf1`KSAUzD
zSN-+Mywf&%;**x}a~iT~sU>Ra_zOjsKk<0{P(9s#`~QNy?;CU^lTR-_bo>6NY1aGy
zx9@AMxcC3x_y1SU|IuNHDL#Ak`~7lxhCjE~|NoW$?^?dK)1H4{?|<H2|9kuYV>ga&
z_O7ox?jEi=OG?7T<>;o}wdY@4%GzUaIV!fR-K{xhvTD<noLh09Yfh@z|9Eldzy$k<
zkH?O8O<c%f&>Omb{?=KYQN5wFt~UJcP!q7){`}Lk1=a>T_ioEeUK{kyC^h<S$v2n1
z8)Zs=NyVBO2*qv6Wnh?Q`edb+c&xvHzL)%uS5CHXcl&rHS!VFbFqkxLeaY}*^WS3O
zR$t|*T~lp>+gKj+-QJR3ldvX6qcTuE)?&{Doib~0&B;4buO}p~33>n2|9<^BU8_kN
zPb}=DK1^z7INon6;(Y&UWF9-u!3FM5A3P2Bzv)-=YUR$~^KC7)*hDjrmtI=<NWbQd
zto=83e%Z)(o|<jT+|QK-GgbZPk1>j!7`U$f_2KqKb(;*L@9(s%zRtgIr%Gwwo8|NR
z?f3uhI6P4}cH_<u%<J!6Jo!f1``h|=e;1uPSla&C<wNo5>UOT{`*SWIlU*!qdhGhF
z4Cb#>SLnOf|J%sCPub!2iuuoW7OEt#V>xH-`HU@Z{d}>QiCY#mX`5X;6uz(M`MFr;
zyK}CIrY@PG|0ZdF{g$`2PmI}(e3O-%-|s8E^tfQvN&AnT&1*0C-?F{w&oyVJ4`=ea
z{aKH#@7ELtZV0oMT~oyn(0@k!oo(g$f5NBlrX*#he4lsHd|y(L#)N4O(LvMtOkN&z
zKHV=nn|sloy|+re9gV$S2bN#@+O89`EBVbiYyF2E<+ZPlB(wMPPSM(0^x=cD|K8WW
z)Av9Bz3!h_-#73IUpc*u2=O0!OD|SGoA`MDTqZ?^=+~RSCaH@vFen|2`*BS`qkGx`
zp&c?hjcN)^eF_pg=CB;v8a&--U*qYy4ML5~42^83dS4bq<b2;(u<v$sS47eUfrzH9
zC8BH$*^CSl4lE~hEO>MrXE9F}C{SoP(%=vv*3qEI!6uV<cJ}tGtp|-Zm@2chxHzxc
z_+WzK1P-<Xi2@w2o=IfuczN+!$fzjyIk4<>b<WN$K9DNlmBcae(49}w+x{O)DCB2w
z>3#7r{<qJzJIo9#ea|<&F5uguCjZpsTzCIzk$^dp*$ZD7Fe!M?S?ua^WWE0hm+aqd
zItv6Oj98RH%FdSFR<K}QzN@q%;WkG(OF8Rf9!sU<?CRrd*{n|W*Z-RNZl{=%gfmYd
zvnRvioFg++c1+{Bwn6_&(KN}r#gb{)Cm59-_&KZX>S^BRCnR@utlKJ?oNYX*fnh_6
zg96W{t(i`K3=XpnbWbg?D8Kg2;){-8gUg9xW`@SYvM$GO9X!3PZ2$MrY@sx(-{HpW
zcE>CX8Uy+MuG2l$mCn9P`>fNBS371fI88iWv+8ngKkwJD@Z3`ZHgcI7za&l+?U!e5
zT6nUgL1V)19?urH#)hVoD{d}&<@Ji)!&Oc=m__E`Y|k02%7*-|%T?C0ZeJgfb4oQ#
zVf8GxY_Imc`%<)PCoq+*^vQnZE;8)~Pes&h-sTH2R}XHOuu<}aPqF7_-^6u3XJ_q9
zHQpM?<ltSPBoXg9wM{SC_hk0$xZQtK-!n2O{W`h7;>(YXR@d8fz8HnduGZteeEH^<
zvZW8^#&D<fnV$92vG^SO@~2Tj>a-_;`WH{}@r%8BJHztO#}xfjOVkA??iA|Ty0Xot
zT(z7v_*R+q$sZL@L(Sja*ib3Z8FO&$waP_Zs_Pe?Oq`{xyZoH8znpc!hnr>kx>MOE
zMTDO+)l0e5ec4A`=G|@~hMDixyrk!9T;;XlJh4OOLEEM@^AAf@4P4q5O04*?X5Ex)
zx3)^o&UTU3V)fYMbuoK;@>1XPi|i#n82C-H@HBXEm66HBOu0+=so0;mY2w*O^Cn&G
za@;O&`s(hg*P=|v3t5~4j!C6X-MakqyCY9_Wleg1>)h?KX{)~;J-9vI>f_=38(YgH
z*3YSWb|n74pJD&+$l4T#ExXO$DrZS@tyj6-ae$>r{8?JBj+LLr$yqK>k2SrYcF1Yt
z)fwlDUx{uI`1EmJuW;1210P)^et4~PG7jxJH$9+0XVQwa2rpxWAUWmxjO!&PzxnpK
zPNZ_3w(N2a&C|jB2fj`;xw6}AeeVh#$>QIYe4nqiO<m<$UYVL2&%3#03S)^&?61Hn
zQ+htt%FMj;_kpuN55MRir_?W3%l-C0;?<v%W%T!c{X^rs&&6HBTX~%N&2P_L#q*rK
z);YxJ8e@ivTG!VAg+Ghls2^k6YBI4^kzKa^tMTpktE0|t6>DfHOyKEd-SDI!<kYf_
z+m7whV{fuC?^FNdpmDHgsh_d;6h)U#2Zm#lo`29WSAP63H-B%*<37Q)J{D1FeO<R$
z?O<yGPMq?-yJfQ0;}e%w?9Tjp;ZUu7?V}TqyYDzEMl8#jBgynZ(yLD)BH;6+J1_1y
z<!MhmbzsFLeg_T>mBnu1%^QyfMU+k5=$XZ^U`EE4gm{5hiD&m-jC#a#F!BEXh339*
zXZ#5h_he|eyxjl&z3R>|FRp)|UazbFbfB?pdw0k0_j|w3%HH=g_iFvWo#l7`e@J#*
zC?eM7mHKw-&93>cRqD_3zK;Lgb&>b-ouGKdCYO{6!bRfzwyAa>`MK5oOuSmV1AXSi
z$MST^eUzx+4lumb(Q&Ntf3eA$yzSa7`XXHOo<FUWJHBy>-^Pd&pZ@&WSsZBpsA>IM
zouwh$uWL{DzCY38u>~j7e8Vsek!jPW<?s5rtZen#DOD@ay}R#uWxa6b%isu(t*uk1
z^1XQV;sTrO?1e!`U$L(3&%13_a69+#ZoQ|ICU<dg225r?u(9M@Ox^eC;`Y`5cb;<C
zC|P}Hy<~Qb=Dlyvw*R@n|M$gq0ssB?@9#@K{^^t!L(Q+?`FFNvUk?p`yV`s<!-osa
z{BL%@T2){D<M{v6cfI}R*zcb-rR$Q!t0PhjMH?1}+Vi;Ro6b>ATXxrzN3(g22+N^|
zJ2&NJ8705IqNu<;=YZ@3zs>`SLJTSv40D2Y*<Ng7V%GA|RC%qQ<!WAI_d-GHr0x9Y
zbJs|82;Z$dS21z=#Db&^4q{%W>urK``bBy-MyfM1NLutIRBe6U(&rgcyKwuZlT$af
ztq{y)SKM0Ze^v7FomY;5vij2)7F_n8QDAlKo2D!Ww_fA<38~8#22XbpkKFm{7vJlz
zrB`B^#Fpr2Oq1DuS+pgn>hsG_Rp}9hWw+n&DSNNIt>)3a;Q4jS_Fd{s`@J$)ciGBa
zi9ckX-}w~VZ&#YLBPeoS{KpSBriRDdGhSu2_1}-C@>ge?nlpN36F*09&w1#$VbU>w
z{kh&nT5ZC7E$?cQ8%{`tN^iPX@r3nI;S5u?+2LPZ_g&HF2|3)Py~*PJammO>>r$Eu
z&tG-$oWy^fYu9v+O_7VASN6&IX-)lfReJlmv+H%f%gv3AY-yC9W|g^yks)s1ZWe}*
zK`$@7bTzY5__XJkz~nP2UQ(~U1HZWhKJi%j{Dg{Mn3DaqFypp)%#GahtW)GACFL|L
zrhf_EeBq_e^1pub%(vbNlkE828U7(T^;e`+l#ct$Cjp(juiREQ7VWs|#d0cH{rtX1
ztGer7$A<HS9?pN5u^+TT_5H)9w$jG;aaA8LDKG!;ZT~*wca!q(Su?h(>3Xs_7_@XU
zdOtAuV3FyReDDDGOV>$_hfgFv=$iiK9OJdDgK=Mua4ijR+iIMX?ja__$rHb(*P%gt
z^3H4jVhkJ@at|_D@K{`mVqkSVwMg*+$0T9)0G6GO3>++x47n4PQ`vYM&uf}#2=Fwf
zJSaNFyG*Qxk3m7wlg%Z8Cxct8(Ky04!cj<}q&lP^YkTac;Hw4Cz4Jpt-rN7&cfS33
z7^4E$l8mKl6DB5fZk(o&qQGJDUv2sx!-)ni4C@lI^?COM%n5a2XqaR)EAdZhvS~mB
zcU!sd35Ru4xn}vyJhQ@tonf~0rYknva*Tpcn=qNgFfynnFWqRk=$Vfp3xi(@gAqgH
zgXkm%NoS@fE<Flt0k_!VmnV8EF=Q}DE#hL}^x?^LUYO7^A$k)7V}rpILBqCb#tbW@
zof;Vb>A#kn$QW*B$ij1df6eW8-(!yNTNkpV`rp69{(lxeyY+ozzG3G|v8Fe(9W&=L
z7`N?A;GTE;^^NRb6FqeWQ%)qEoWmfv@b+S%3C?07sg^EMJPRHxd@cwrNKLQ_o7a9T
zQF4J=0*~5`lfqG60pdGlOIulP2KDY*dsV`{$cl}}@kG!uA*Y8A7$g)<2r>2bO7tx4
zRZNwdHF=+^gx}}9=~B&c(+)+<Th1xky@FTAbEV0e?By~ZqIV9;=1brHv~7A??wY@^
z+2!}Y&gajOxPLL?t(eXBqmirU`>nhAQHp!gcUyLb*zjFEzy9`YDU+SJbX7!wHtTxv
z|MhS7R_{r3k9_{Sdfuw2>ECy)-@Dto*7MTKI|@=vg*(_B1Ev&;B#Hza5p)f7pY!;I
z;9SY0l2eo`t_1d-Tku)%O20x?NYfLBB2xhl38p946z_Wex>x;u-=6KIt5-d@tlzVH
zGM|7ekMQS*f8YJRx%>Cs?5nGyR%eA?eP8)XQ$AEWA*O0}Wb#_=>?0bE5nJb~uD$X@
zji>GEqng*d=ha_5c)Gmhl=0+{eOk5icAIQISNQnpi;HV#+ZW!S>wZnmcT1<Wwbre>
zVUu=RWd)m`nWK8l!dm9~u}w_VZVFyHA{H7v)pwS9PR~}6MVpjb76h)cGO_+8WSZyq
z%-DO;+cG0Tmcx_PzErQB_i)pv$DX3DvyV*J-0e~t`1J0cFNPYcj(xX|w9TCMJ2KGZ
z>y9q2BDQlOfo^tjSMqt?LNA%jEvsTnQTg{ff9IQ{=XbyPv%%$QLdoUZ_bqKIS97-O
zPrLfiZOXzjYtKu)u2;M!s!TbuN2^v;`u4MuKFJl=lMQ>kYo!;@ds#H;#$Dwj8qv8%
zZL8G;0=FBivbe}B7-nM?80EPpTUYC=<6>2dAT@{QQJwjJt|^Fxo-w}sy6CoG!{ROe
zuG3~GJ8qC#q-OU1i+XCQ=L(mFY;$htPXA$b#+294jD4eR`rA_n_ul{cYH4%${QE~-
zzBvDXuPgt*dG_YBS*tlU3vZPQJBZ2#3WTj~%-YVOxo};wlg4eo#(f%sb3<h-)-K+#
zXzpwk!$6a&!f9(vOGOtLw5V)u3t4RDc;Z9NaihY}_5}fff~G5H9-Ab`KWouPah)yQ
zj;52URC9T??!QX!RE>A#)N-8jbWb|(M7L1ajgjn~oHMT|Bx*JLS*^=kGB>*ET>e$}
zKbmE`gHD$U91jU~FP_X_QK+}sE@PGyLt+f0fD$8%lwx4*g-PG8?*Hcgf2;9#jx#lN
zU%#%ezgu4&`}Xg<sZ+o9^0w}K<sSd_nEAek5BvV_4FCV-{=JID*-taKPktV0C}*L2
zfoG-UyU4uw>aVTw|69DprbngB=J@+&uJrsrUnV-2&(+Fi`}#^P&@cLJ-enU8jzbC=
zCIXk-8V~f}FxtLetNCEq^2;yFcDtC!@Xak|=abp-s7rg%iLdYX{Oh}&e?EF=@j9JT
z$9`|pdj9MGlNWyd9Hn=+M6cboZnKT|<uB^-e<x4&tbBH5WwhPjm+mUHk58MNUKQ08
zbnVqI0al~!8#Zh$3`=TYnbde9V`IMl?xOEgr@yUv6l$&8VRHM{iu|8n?#|!y^j>nh
zT9WmNU&7}jSKl}BJ@)63_`VNQ?LQrkkDM0w|JU{Z&*T3rJ#x$B{Q5m_Hu=}Q3TBx1
z+4uauhj-uqb3fl3c<;}t?eaUHx+L8+nrc^Om1pzmZ=TWL?BL`7oWx|Nr)IeAyI$I-
z;c|0TtBka~X4aQOEavl@GV@+^t9hi&%n-U7WwdhPf?F<ZU1}1Kmds!A>X}MIMxkP6
zWbyybjfzX!LQS)Gn;7c<+_?Nq{Jzawi}@ThvKUU*NIU4vim1*!<o^H1WcmFM-#JZq
zvMkeuA-+|?clM;d)V@ov)sLpFooRS&&Ws;nhdk9iLxL}UT+q16G{$P%&a*~hjz(Ft
zR;bUKVO{KbY;mJLZ+_?Y74tr>T5kKleLk~8Nc~@b```cgWoEs8TCRKEdxH1%?QM%!
zMZM}fowjmzd9sgtYH<635TW_^CYFAh)|KfRX|*}dJn?~Pd`|wC-H#W|^Y;<jYOa~n
zu}UlFoXTU*51Esmt$p_>Y|X0=Ti)+@vxxh9{GJI*+LDx4WeGVi5nk`Oq^qPR;?Gm-
zd#b*Z4*9y>y18@HM#DL)XD{RY$+z5PpQrh`KC$V$Qe`J?)1G}nZ}zgzyq)LU4llW+
zmeO)((+>l=>t@Bf%f5u0tNR?$V&Gn>zHWx{7L)n&-*5T+>(DaJ)Q)2X1u@2Fj)V)|
zIjiLyc+73<X4ki8YU@h=pZn?Be1vT+`{AQD|M~CNpEaIW^fNr{YWkTOAI~Q)OFa8S
z+;_sO6Svs=^6Ihz=C)j`Ik*30hmfL>Ya@Sxg8#&geoDT3r!9D%qR&>lGPLpX{5qw%
zW*ZM)Vb(VGh~!P&yX<A3rcZGB!dy9yB)h-52d?C=&JCTiEPRfh)|_1dr9DjoqP}<d
zvQjvwl}ZI@YK0_v&Rn42Y!!RnLbvG}S3^*e)1fR)-%ERU@A9|W@k!@!e9G&voI5q|
zkKMm({Ns(LvLb`>>B%om`cJye)p8fiI>(*zG}JRh^jx04hKy?}Lkpj9!@T~92A2N!
zXLd*}Tf`-F-tw5?jDtQ5LJc#DPP@!l@2nza!JM#^Z=%7*7`qL{J6DOPo(?dW!dm$1
z_p*RPN4OjA*jC)t@e(|$eyzLAr87W7BqMU!+vwJojs?%<co`$ISz1!R2mJMG>D;u`
z@A-pM|MK@Os=s(iJlrOJt?b_4cNcHoUa|S1v&W(xN>2i(3d*vkUyJf%>9@C<#G#ns
zWoLSE0!PgS*TtNx1AFBbOSQUBo0$2r%`~UL@u_Q|#`Il#3rfQ|1T}hRF0si`zqaUo
zvsPDUl-u$ysjX%)#z$Lvo7c6Pv=%=Rn&raMZ`sLYWjdcJBBzGK;_g|2QuoUe&AVKL
zOBPR+Fq^*n-lKilQNRD2F1Oyl<H7g2_jdhz|8DQ&4++Hq)7F+)tSWPI?$~SMdHdu>
zD~*8Ag>xfA1E$y%r(W#f&)L!G#8t}H7CS8>JvUT(;)Np;NlBKe-vYY|O=nD*E+6r-
zbko_d2UB7c7`W6fzg*%gThozH)R~%WbHPP0t*mV==c-WIB$4bJk<YGlo=Ay_PId|{
zuim*z?c6lGV=E%F_VPz2buaRq@mk{e-fdgAJ(ga*N|9;B%&W6{3+JleG1KXK&@7%Y
zZ-<GeS}M;(;nhBuV-EyptG3Kpk+)}kv(^d28QNF1I=U|!>Mt)#HN3xZ`+w&9B`=Hq
zd+%Oqax~@dzT3AZ3!hzap^e8lhNo)*mw-(N2iqG5vA~8XRV`+p6-8-_%A5mqd%Chj
zOwa5z;9y>@G^=uB)5;2OmZYGz29|)(-d8-n+fQzq=DO^%*{aQzOg>vPd9sw&PkEXv
zc=7DS#3XKsPsbQMl0!D#iF^}Z<GSg`hIuYpRlm*|M;|v=mu_WRs=**0>dJli*o5q)
z5YGcXANoQkcCA{pQH1xml~5zEqhesFsLQHZs%#ECj}{vpv{X}Kn$+?$X39(rt^-zw
zdomYj$Gc~*;B!=vo$Qlz`J9m&m))-gj7bO9-jQl^Nmc4y6sWq&L0CYhze(cswE&Jo
z`!r@({jHGTUEO<f0%KN~@#Lvxj*48b3b+>V&Ayy2AbRA=yz}4f^S*D6|1xFI=Z?3<
z%U7-c`7{1U@BKf%r|-0U_%wa*oAUba{|nFA-ud|d>GQgW&hmdF6j+w!t(UGnS+}MB
z`JI#1{JrdxTU$#u&NpvTb9wA@&F_4ksL++2c`oVM3XVJPzH$?7ICp)+0$#>{hKmxn
zMpaH)=3*k(&mJB9`SWN0`d`NL{(V`#^2F@=|KIO_zxQ1-d6P}Ip;YoDm6<+j|0@>7
zv(C6-wSC{dyq?IoxT?d__hzKte0A&9|6k4jzjiFiPoBH|lc%Kn<5Q}Uw@xi~kzbtu
z>c}R=RN0M^+l97rMyGWN)t(TV9(C)MR=D}=F!j9;4r%wziPGPbz4dqR`e38`-)--I
zKD_?V!u2}drLp#3U!LFby3cynhP~HsH+Jjo`S<HJzuccq-`<5>l&<@JEc)KRmk*L-
zy{FAC6y)&GP2YJ{!&UH;?9YrR;!)q;RBgTC9U`*xtHYch%X+xZirn;iw}w;w7*Bw`
z;L%q%+^5F9lUX=*#*3voPFXk4s4FJb-jO&QdFbyp+rlEF!1D{9mdS;xYB5~)PSFf0
z6?T(zxG1;!)g6sA;lf=_2R8WRa-R+rooy8~;Y!hmNsLR)iVNaO>kPRA-^-iKy)xs>
zmfnp@8z-*yoH}vhHev6~tQiMhe|7utTFS^vFC=S0w21h39lQ7THeX-Q`?`ZYFTCSZ
zb$!)qUU|zuiJJ2Zu1?+EKUc2zb<)D<u)5;f9oy%wH8{4oC~;@``&S?C&C}7*Sv0Y7
z`disvwaIBJx8mMhVzute^|cauydt9OBAaHH*V?-|)0es==UTtk<ypG!uyK6F(|dcX
z_2Nz#Eq)XlGF79gB_x#N;|GO3KkNT_o_c%q-J@e!#wwF7cXtc8x>?N#NuBhrWZK-#
zz8$@8@13^`raq456wy7+mo-aZmWLrz$nl74cD^yQcAha3WW5>{Xw0tkO7`@L3kl&j
zUCgeWib<@DG0&A)ud!B><J{DpzR!;<yjT*t`9;C%H=AbrpVj|!p)@@Hqw29h<FqqB
z?jP_uJj*coSdXM}+L;QT;vXL#`rog5{dnD;PhHyUezf=hSvtS+u6o|z62a4Ft1i5H
zvTEVVE|m=ZlfNQwAGqQgdfo2q=RKFLi%j0#*=+s(#j_v(JZleaby0ZyaLLp+4=ya<
zaU_uE$^ypqLIF41ub%todeOwxIQn%+sLDBgotnF$;kN%i_VX*=DLBk)e!r$Ta+>em
z4i4jPuTLjh1OKZFI{RE&GDD<N`~2rW&*MJNirdcqz&F3@vht*VNwZ9P#Ury8@iI+M
zpXZm~)3;Ij`>$N3=>Dx!-`q5;Pc(e;*u7u&hWpowOD3h$mPbyj%rskla>2ZU<yU{q
z*j`;K8RfC>fAzlK?e$;S_dSZ4YghYAbp4No-~YY6&vavd{eSuWU)TEAeX`%w^?`du
z_p|r+|L^4A_uYB5y5INc*v^9%-Xf)`CI4%`zxSCRHSMtX@9O^b_Z$5zb&h2g1@5-q
zUw*vE+*f#|qe_|{Q~K<)XP((!S6^mac>4Ga$4QeFSE`E1B{PY=VPz1FV!o0QQ^dXc
z?c{^(`z6b^e~&6`+bCxysnTI*HuGgfQs76aIdiqQw3+b;W$F~RM>8yPYg}?g?u5qU
zYc8i8Haw7#+G;1t7CCL>`DecFOI{SDPsuwfvG}~y)SgRIE^EAQyeN?0$L2rJ`bO-_
zCDYHx7QS`-7o_)7y>HFElHVKq?^ULhu3j-EJ2P_jkxlcqzkD|>QSZvnvq=@lG?Y9y
z$j*K<ZHmjQETN<|({?X!i`ILcpEtESR$t8b(X2fEkHs4s);niyxH4~oS>j%+J$GJ~
z$F^;nwkhq~se9SM#Ukk{@1N|ob??tRS6UVzyxMBY=gEuKSw&yU-G2M;W*$4!odGVJ
zjx24fF0yvIkk-GktogLtEUh_jzEv-K*W=#m9liJI&qJc=*RD@CxhfGm+4}jXBSI%V
z%vU{Fd-JH({aalcTGC7B&(>ML;8w<ZMcI>4zQVUZ>3Lel1%(yPn6dWZv;8~2tvbGb
z$^Bnfx<8j}GrZL!*)L_xn+-|mGYlVRH_iY3{r}I+?eA8dT;F%?Q`oAGqbWA&lYW+&
zhu*s-;qiEL7`xBpMT@>T1d2ONUh~>g_DW%r?DptLQ$Ncu8hXVc%!yadWLLb&h%jUm
z+;~kjQ^;B4^rVhkZ_7eM)6dP(JT2t#LD5q<`AmUD%@z|KHM46+1TLG{mj3!;JijtF
z_Il+!f3>5^lj_<xY}_~R26xn7*;L^JGIwwNy7pH*-g19cm2Fkzi?tq?<LyJ0%F5qF
zNY356_4+x<kZY~Q+l;TTT$sK1Y)#$1HM7@TmFqoaGDE)Nq<8(3<Nxm3t0%9jx*l8Z
zt2TN4?_KMwx8(f;=j|Wjr<H|8i(vkT=J*+)tiN8)*!%=2|3i43Cl+xrC(c)MO==aX
zG|z4;H0hjLcqc03Q`+ejnY(k!ulJwd(%CS_gt>d;DNoVlOdn^(<ue2oR&e$%dA*A3
z=GTnr?@uQcW@aYWCfmrRE9P#$y*Ez3MIx!>+|*P{sovjz=N0EACmWyN#LUhoV_o(p
z@MQY>`_`qeO733S>sOw)?)<SM8q(6znX_z_UYghJ+RUT-d6$@iE6dER%+9WhVY_pW
zY@eMVa_9EVuvtA%-@SQoX~nw7DpJ?e$`&8HvQL5W(1{89$D-HTbPN0byLs_m#|!yb
zQERYw_odCuj4)0+1NNq5ytj|}ev9o#J=b41_Rvk;xAN%X%vl|~R^8;1RCDK?;d-=M
z{<YPw8=2+j=KgQpz0Xcfg0J1>%FB|T#P_wc(tdx7-%x&j-kz&om%kX#|LN0nF>1Ps
z=Uo$Zzd03KK3Pij-dY<rOGU}Z-2VHO<u<CPKRwL&@sPjvhv1$rCq{t`>unqt3pOWk
zXZNVGI=VQ039L2!a*+M<j5)#CYd4--I)|fLOMY`{A~?2ezRf^(wy*$u5+j4>0?kI>
zl7)<$1H-tl8_u%Q?u<%beb!Ku{mC(d-8zfs-7-GJl|Myk1%sfXmeQAvB3oX3d3pJ+
z-}2jUg#u&EJ!i!fJvcCVUWu;p{pu(8Zs+gbyK0rr>8Q0eCQ|%thx4|7Uh!n}43W>=
zpOrT4+sF9eKqIqt`MNoFwa+GA+7Kcf+Mu)|tRj?&(`onAlrud$7EN;Z7h+ntN#|{t
z_ZkVM)z>_gco!+GdboyL*Hfy`)1}x?W-ch9NgD6dI%Bd1k<>)@JxQ}u5>oB*SiA4y
zu2tD9)_s{S)xXPyr&0Izk(*n5TTbrylQi>@;TG2b?emjW64O{+l0rkHqno#G4SoOj
z+O@FQ>wzo|(^3tOJvh90>iJdcX6@Q|&X2L<X2f?6_H)<YrhDGLHF?q1Oks^H+g7?T
zF`U|DbN18a*{d0z&Qh5oFqw%<(JH@s#Z2vMkSy}b`0@r=@-Y7A8XS7{_r34?u5R7>
zdfvyLW_JF%qc1tkT@Iy01}W=utWhxZP>HxKA>CU0VA(Y-ubjloZt1K|+q!dCW*GJL
z-uJjI$*_r8!%<X$x47&088^r3?{8PHKGm)e$iTzi9G$oG>50AWx7J>psNBBTMd?bZ
zuR?atwA9d0TdkjS=Fk3qZ+dEE=+(RP_dn<V|A9Z5XZGybbN#*xdd44?VR)n=(b(Z3
z+K?u_Jn5BKknwzNOWlUTRjyrG?#mON%{jpp*uoOb&1w{PLd!*GW%IF_@=y=1GP=Cs
zU#5wnOr)*l%GVr18`Ak)m^y?yL^ilEENE+uNon=le^O|H3YW$d&y%c+52$<>T-DIT
z!LxO3!h(bePVSy8N(u~B^Ew4`bpt{<JQ!G+eOe@@FtB+zu39tW-}S<jRzaqKNDfC%
zhEEI*<}nNx#JG>1aAELib6`s;sov^npyDurLv?Y&(J#df4l9Hik1+Wi)N)y(z^W~9
z(CM-QH&;jC)<t|=ty$}4v6MEH8ShTFi_Q7ZT;?k4^G@EUuj|_7Eg=b8R<BArwn{<q
zlGtSBWg5&5oy&F_voH%>anQZuD9aGQ&=kaQ;DiX*l_s}`p{ZFDQj!`xWv>WE-m>F%
z@e940yNbz9ICKR=K_o*+ZT+u3uA(6f4bK#k%#|FbhOTXk37M&M<MNhYKC64Q7=oA?
zE~hJsxhU{EIHg(4e63&px%(fZ^Ya%!Zhk$y+IL~Esh{a=ySFRWTt41sn$EbT)?`(J
z&@u-WrLfeiFW)E&h^RC$h)iuL$y%l=5Maz%tipJKYZ8m;f)gQzFD;ezn7ux@xLoO)
z*ucf2(8;vu&;%jD1FJd@IZ3NAtPwaM%(&rl;}#`}c@~QuuDb{Mx-jwxX)~;xq}9lA
ztCMMgBGZEfZix&GrUt&f8)8>DTxLI0X@9@+=(#Pk?e3fv;heqv-3qnUM+8z;8?tlE
z4V6xMGFme-uwHRkmY5?NQ1J0Vj31-w3dT8|d<{#S6@yqcO`_O1PVKt8tksiK%F2m>
zb;1U&hEoCzZd<x^G#X9?9qveBJad(C$-K~x7LUfvqe>crLhUb1O}L)=)n7k!YU&yO
z+mC8G%H<<%cLyHhP|~PeAh=3o)ur&J3p-zEE?IMki<!+J_XiV);{t|B6IMAz%wV3$
zFkyw4$TE=)0Zfj9j)Ec#p}&NT<(WDnTvb<fICY*dkW9+jq1e%A)G>wg_WQ)A3vQon
ziI^$E!>VwI>%}*l-ev2P7>-TI=*Vz!5p}tyq_}C`OpcxtT0RpMFJJd=34F97j4@|_
zQLDh~syWXkcbg>c{k7@u+c$~X;T!jr{kZ0Dnt1wp>S^W+m-50zn)E^#1UTnaP7yeu
zbL7Czp2<y*%Vg(Y`*1*DF=K;(`;9hXhPf7O0h_s>-}}Sj5c!ZnBG65Ri@`>iLEC`I
z?S`J1Z?(_{H-?F8CUBapwLEp^@6NlC`}cqUbUNqLQtv39)&BJlgqt7FUfd|+d(dT?
zPr?c%^J1>h0H&Z`!9Ww2-srQD$+_2cBDO_8v}gzk^3F^vVu-7mut4oa*>Z1&$TG?2
z3?lm`zBuW!X~B^RiW;8Eg-0yP_xpHTimEX5_%Qs4U`l9Ge7s|6!{Q}PJgJMMI8GT@
zE)NKmH5HQD%G5Y#mD<x|AFFJ%oF0c>d?ERM_6xnFMJ})ISTW4fV+d$<P+D^L?04B4
zf7kDSKU;5S(f`9&d-YFV{M}!7dwc!wh0g5^7SHRxhR1z>HUH1a`XH|O6V7v&o!ZqU
z*tV$n(8>yvsaHya`@1`jh)vGjYIRNZ&;_+=p;Ncr=2vlfzH7<x3EX~{O%`8VvF^2r
z?`0F^RqV}c&z|*7t}u|Wc<r)eU6$a+YeM!_s>)MBr&??;PF<Rp#ZY>8%kBOfhmNuT
zS<kWLIj4VWq!pj%G>Hk{Cuaruc5Qy6HY;;d#9=kA2hI66R(H1fzSizEw3q6&`?=Cz
zS645t^lGR}|H4<s;3{7(HBIW;^wVy4_q@EYaKCkBn(YtH4foZSupMC%Um<&i(~?1U
zr?A!npOaOJjwLHtHy(~X`fW-`sZxRIF9vC!jw@Qs0jHF{?u}G%;B-9jk>~Y^N#-8U
z-sl}(^DyATg^oT^(}*cEZyea#8=9IBy+`R;@#n)l4lZ5+*Mu4lxL&>)>AX1aiCovu
zF6IsMdN`L}yd1Fg3ZwN3#e%g{9ZeL}ge(qivs=*7C9#s<NhHlgGfOF`mn%H@+y)j#
zg%t~Zxh<2QJT`P_{p67wpmjn<k|A9GTYO=Gam&>Yu(bf!57xc@Q@u{>`@GuoYt{c{
zCGYX<>YI4wP_@a{Z9!a%>`Vnc7>>`9uxP&JT%z?mFoZ*Zg-eCU#-u~{+~4ZzW!w@>
z`Tk!HurOxKni3S?(#rJCMtQTck9r$dg(~Ze0}YKv0-YQe6wa_5GfD9fSjD`Ep-m?<
z&m_@6K(sX=;70Lc3#J+8<_o<j;7F-)%>P%oJ8nn%N6Rl4ejZwRe(s+4x#sz`b*0`H
zHL@55!xY>CR|o|rooxK1;rG?$3PVU+=ZfPAP25~pPuW^%-!oq$ouIv)ccRc0n<IPd
z1Vj~tSvPnHEHL6(Aj`^?uOV=)g(IS3MdZB>KPQ$AP9ihBoSC{VEI6^4!JvV4>bHZJ
z)k+l-_!$pG3NSpkm?!=I+A2puMuxqg)1;)C7`m5~Y4NX~v?z$Dks)H4*kixsY4d6>
zKGom1ZSy5-`^iFT>hJ$uzFfX<HRn_Yp@}Qpnzr;9S%#`-X)^|-v5Dn$ii%8K<h7WI
z#W`43q=7TZg|}JsiKxSy83v+PMcy3cTEn<{6O#k8%Y<-^$pQ>M@Bc<-GfKF7UU|BR
zal^FTg<08(4Ac9(8F)4FxD{O-83h_cqHWb0SwfE<c|FVXnSR~9PonqJC;j`$s=xY!
z`2YK{?{|OPcktMe2~kQ+EjNX^+>{OC98^}Orb#&Stj<b}p3CpDsv~%(oEOu#UX7Z0
zH~3<93uOeh6&_sq?X$q05Jo0fx05^z-f!pq;iVJ6+Ty{$v?g&|8!zVy&W#@y@)e$w
zP?D2c;vkp$i;X4G;SF!<0+v~wQY*G!bGYdqsypYZhRoC?pFQEMs(w28=Tgt4DDU3%
zl21KwLE98bo7}r4>#hc?d}2`z>(mLDdW4<Ts(Y`q`+2>R%{%LM&#QU!TL10dU+nuz
zcmAJXyNhi(U;Q)v`or=&Q|r#nlRe8Uu`sObkl>QY3DewlB)q)ZBn*#hIHs~5c(*Z)
zQOvYqg~-WkYOD@Ymm;2PF)$r$UY)|}u-%e5VUnb22MdFrNW*m*2dPydM+_Mwd^x+q
zTxVVnQEq5ksdin0eSs_&!#tnV&zH_HzW7zjFrWMBp&0vjH$11;KR$Z@kI^Ic*}1_#
z%m2PRZuj$BblI~qqnw_l885#4SYn*(_DJxcF8A4@*F49qvV@gYR;(9r@YtAm!;EG6
zhK-7zt8HYNCHQAwRLMD3+BW;K+3IT|Qkg+svN`)FJB6N35LNPZk@2<+yua1DCp9aQ
z*}<IQX%s`tnT8J69-q*N)}|&87tK1M_JH>@cz8m1SggNwzfjTYe72Y?OGe)+_C#ky
z;Olb>_Px_NSa5riB9nntY<E_OM#-A99dDl9o!x%#xA^XF=l(ueU;BGr^XVT(D^|T?
zWXxW7UH9~>>G8i$SAT!^cb)j22d6FnatAu-oS5jwwDB5W>r&rzu56XlvDZ9XEx&GD
zxv|*a?$(?hxAqW!$@;`e+fBUJM2h(^2ySL=^_qP(aE`J-#fPaWFYB!rKU|^VHF3tW
zm8H{WtSNT6a;0?IbKlEXLf5W3V<WoxhK&_p+BGXBC8cCuDU*Gfv#dNXxqE$FXu<E`
zs~pm;x#6wX@y~ac+HBQae|(kClYMJ!Uwqy4E~YMN@rk0m-EGN{{<FMn-C44Xby++Y
zPw1Sca<G!?_u-G{Ua$Y(IsZrJ)~lur=c~SLzV~a|c0FBPJEhiHMfYF*&96Rwo2_`B
zk<=VX?a5y@U2tJI<iaK0Qj!(WoW1n(-Fr)|zkjiooxI^;@!_MH)7J*%@Ea#=bH2a1
zsX5`cm+K>r8BufOndbhkW0+~?$lzeeSsZ)Y|3b*mrP{yCzJ9ZdDO}Y5z5dygYcmr!
zh8|nN5R=4kMB{+v=Y^>Z3;P&)R0UQl`V_D8Se?M&D_>(0a-8GJOxC%^zg<}qc!j5k
zuy_bueS3A;F#}^;jhCx}0(zS)wq`XldPVSPJ3AEKI?tx)%5?O~oRcX$iNC%csAF<*
zNl;@5t`7Yo)Hp$kp;Lo3P_&VSqhZVKw{PCqyu0;Rul7b}j)-k-na!*pM<jnfDn0l7
zN%Y-1FaCdx452lJ%)t&n7_W*m_;Ne&t9?IEbVvWmp7ZCmzcRnP^pia=-D}%>0TF{w
z4{lz*_<oC!8ykc6F9)WHUmNd8C|-IS>6^e%@G+*7v0;ip=dGQ0P464^FAB0xJ{Eq&
z=kTvh7KSVTKUTLZT{h1rL~p}M)wxTRAM+Y;uklgeaO9N0L%xkh+7?>sK8{mQPE;~v
z^J20n=y2<lT#~a!!Yw6@;gni~ZnHyg6X&!U4s2?Px6956a>pz_<H)f<W8#dH5&_DA
zoeLHvv?_H8IbSs9X*$GU^ma)IZ%5JTEEClrr$;@iUcHKmVQj%pVn<xoB!o3d^*@-(
z)N)WTc&+0U6LmI+V-gZ=h6;=gZ#k`V&vVa66w2<EU|${3%9#=x*?BN5)Na$ZfAg+h
zHMf2EAh=xD_x(<<A6MMts_VZ`&=QNXn*XXVZ1vnXJyNevsJAZ<St7!(V0fZOtxYId
z<+8#hms}RRMS>NJR(Mq0@||=4Z$pD;i=s-;os2Zo?H)Z*PJ$jHi#{}2E#l+wa$I=%
z`6t)o_xC00C?=leiSjdE>=XQQp})dWu?CG5%AtaGmrf{~-YT0VZ4fL_$~%ig|MERf
z28mO_`pORqxr;WrW-sk~-8=hT?dNw_qvuuq{D1H^pWu%l)^@e$t^d^tGA+n@l%yWH
zetBGJ3WKu3fkuWaZHp9A)0%{QRd;5d{mG<kWtrv>-N)dgp7{JB2iL5=SIo8<7yDUM
zS(+MT9(K3iOzLP^p6+_<o2Ze3n#8lrm0uSw-<Yb#638%()4}F_LrcfPkKMQ4gs=n$
zsIVUJYD*MpTi{aboW56Yg3RuZ^M2=Bmc8}2O}{Vv&BveT>#O7WKX$I&`gr%V%F52{
z{(}KRNs33NI2162d5JPOF+~`$Em2_p6ujO$!kNEEQ|B;;VWaEv#Vqp=2y`~M%sk;%
z%EmM67nh?31J8*o{vC-N3_@xQYD-O4aI+}*p0u9i!ElL%!R3IB=(=s{f=d_z16Q%?
zG)pFU<Xn4K_x#w#{`b|lq^&+%FaK$?J8;i8bGuD;SzVr2-z{N##c_mZS;mgk7+<O5
zy+S4%4US19WgBG&bxJ8Y^kxb4HoPh+oap6w#Ak1q-SnO7`n3)hPVQ0h(J(Y9tp0Ms
zC5vZ4UX`39XHi~_2FvptYk#p_k@x&UH%6MIw;$b+v1^*clS@ZdZd<&8OVdH)bpr45
z2Ifl|eG^hwhMweI{c6J6BP)8t<#Wz*sb+u5vnxMXw0!O?wJXwx)mm0@9$J!Pu=eB`
zv6M(gmkG+NICYjR(n)dT(p~jT`v29&xxdBuYrp-tdFoE}vZ|}n|NcCW|8^!@@3#5g
zlZ$`<`&V55?X&mag7~$~iBsNAvvZZ_30`tJaIMxh@vOP(2j+{P?)dQFSkaBLZ6R~5
zPT4Lwcxu~W3EPSv-&{SO9^C%u=i@)Q?OQ+hiThN~V7EJPZtB$C?=5Fdnf&h8%k%5k
z#(tVKKPj7W%HdDq^)Gz?dV0_9xMOi#F{8!qCug`<lJvoffL`{k`7OMHip6^VoA%8A
zQdVM7essgVDB19(@%M9bl6V?tF3UYG;kAJK<)L$X|JI7@zPVw{el^+s+W9-BWn1F>
z)b`yi+uK@FxO3~K@^h)%)*Y_6RP!uZ-7-<)-nJl(iJ^;%CmX7%MJR>NwGztzvFmi%
zeOK{!`*Si2-LGFy{Cnfrk1H=Gr_V0S3VSxmPyOcQIJw+V>2x(|>CnZ68>hdIepmkN
z)8tYeuJ_*YVS)~Ve_5?}SL;Xa`SKv>#O1@~>+e+`fAw;5^VQ$x@xLG0*Ido7xovvg
z_FebAxcC#&^?$GT-znyAsIC5H^KaGad$oso8S1{J*L{ng|9y|m`TrX??`L@)-k*7w
z%do7t{9xZT*XcSjMK@WstDkL(J9Nf9&%Wxt?d<uxbKm|;t}~H{lGpH_WU@A;sIF<t
z-%FKeF1*~bc586?p$E>FubkT%Hm`j5U5Up91_FYw*A)A?%-U5cvN>x;=ZbZ&cdc5O
zwKlcx2+P*bS%)m$eOVh+d`(}ikT|l*OXz0x!Aqh2@%vsp_~RP>MzHhh2Fv1_f*%)7
zR`aiyw-4qy^<x41+v)1-?v`9W9{=gm``lS+S<)5v@9+E1s{dyl|Gxi!uh}tep5%Y$
z+r{m5Z@#xl=)U(p#{14L=1KR<zSQz6+XA!FQg*=|Vs_^5CUzt{|GVSTxiaya<Ln@(
z3%0gw3&mIhJ|C#yG-wFkn#!V}pm-&B^V=?-tL%H@90QC^{r%o=RT5Cr5OUaIa=f>E
zn)v&(R%}Kew12LfZu69Ve#Jx6=i=%n58wZP5&XX9wY$$-pEO33P=>&JTN#p+CuH_}
zt0gjAy}|4e)b@1c{Bqt2S@o+u7i|3g;2yWl3h4_4cA<+z7)nG$7Mu}c=25*E(B0J`
z6f${A@6(m@yaR$RSp^7h6=M)HShZ~SkCx_z99esASQUs`W=#(XWxuv6`FKM1w%^7R
zR!KRx-IQPzP<E32d*pgcl^*ko;OcdYJa{^$RxzAfTeI@(?Wubn{9af2&3oRBS2jlk
zD{`~H^zq-T`^*0B*4|C^Mw#2%T$9$$dH&RwD=ai1<;0bHdt&paw)A+3%&hvAylVqP
zg6eq<>&tzUA|j_sq_74UGR=DBy34l7_I!%plA?22p251Ft_%{aE1jlxO!3$jYEz`B
z6`0v8<iL}$n=g2)Plwt$qbprZTjpsuJnfuSoZJ?;I`D<bocQ%8mbnTn+ngKp;@-kd
zFRr-h``nvV_^M@A-m&xle%;ltzb5Kk%>PkkhT-FQqc5t?)#ohcZw~$Zh=2cb{XoI>
zFZAlaFAa~scXqAMUX}%`E_wa`^<n0A*`F$m`4y)=KMPVjbhGfs-1GNJt82xABwozs
zx2gO-&vFyb155b|eUs?rt<#=VpIw-)r*HTEfa&tK<Kj`f|G!vwz9yk#N{C6{!s{w$
zJCokJ{?^;SVgHsp^TekfI(_1IXaDlk&$jc)=lAT?dA%g3-7v!F@<R<x&RqSAmA5Z{
z*H6<^{N#IBES2Z5Tk!0(X?tJz->*1qTpstcw^~2oL2UcI-`9`lJ^T{++uHm5-M!iI
z?W+{(YvODFKD(HI;&y5di^>#^Hzsw<9d)&8bFOasx#lVJ{o0#Lci&n$CwlWThmK$8
zs@>mP)}@P{t2_R0wf@}fw{J@3eAvY7a$?qPzWjSz>i(?v_jjt#Z2ETZ$eP~=*Vp{L
zv{l=h;ZETf-g23JnJmQzZQ|<=o-RKh&+4^0jmdJ>j7<HY+7Iu{=gU6Y+5i7$UG}}-
zi&vgKA(!FAYWdj5XqCGBj~l;J-xbf>epG7n-V52c-z*GX%CMnj)0J%fs&_}V^%FLm
zNQuAA*~{syl&s0urTqT?o#^Cai%#gOwWh5SUu#o*{}KPUTb$BGV)?&MbWaz{Sght<
zaq3=n`5D{oeRodr^>~*=Up5sFOi4EQ_j|YB-+!Hg*4Gx?SgK!t%Jjb3JuU0IZ~lGV
zey8L;@6rqF*0~+Dn9w=Pdt3VR$K_{ZuX;`Mj<0z!&s<QEBPvY)_QxLW?|)Ppg5_;W
zZs*rF$ZlWM7Wb*;|CgG{x0LHY-<*A~_IlqG*ROHg*8h0={Q2p-C&LOaXaD1Ju+93V
zy;ghQ|C8R=V=8>kZ;P?snwd7~aQ%mi2aor)BnrFg|G$_0Y<^wlrW>|qd<S1$Ja|h~
z_<Ljgui1Mir`6m$<lmOJ-qQAboA5%`A2;(WD@E@6s~GZ}z1UK1S8#phdAa@1uT9>^
z_j_{g(N~K$U-i{3zq!Bmkole;Q4XdjzOMf(T)ab(NqFb9-S7VY(z|`~gk<k4^JB}V
zdhBOyXn(r*`u$x$#pkc&y{#b~H}8A6KGPJ{ixXu3_1Q<v^*(2?wS(curS7N8II8zO
z{gfT|XNkeO{6A;+PrbS^aK%EK((8X-aqp^rws`)Xvd60*KUosEHIQ+|Qim<()mf4@
z=j%URVY@1v8M#Dh_q2kd4{!g*eg7<7f9+&o&k?CjaaDJ_H|?~&>$iT@tb^A!NXp3N
z%zar_`95x6yxvP)9p6`0CN@$Y%P-%H*qfgG_=~Ift&0vuS9e~!_wd7|HTNSec5L1D
zbEbB8k%5+3yOgq3wf^^e>7S3k-*q<rnUe9l-n5sOLLMEo{rzoT&HLR8Eco{Q`uKZx
z;ockZ_pG9St-5vR)`S;Rr6*6?czJ1!!U4&M=C$9>soTEZZ+(6Jt6%ALkKezuu;!cA
zb5OPV`2Uwn^}jsg4V2wEdB)|(hc;N2{$4wO$IHj^wyD#?%J#fdkK;%%^k0=!y7Bfl
zHOtT$ozt&8_%WmI{q{QbKD8M)#P@x$o>z5Ob?!9YMbe>XbdL4jtN6Tf``*WC-;C~`
zZ|*-M;<{+X>#f(?Q<u+XT>Nt#ANz5$>wY!Qx7+@|dEK`5cuW>g5Od(1xj(e}@^-&I
zXaBeR_i@*co8IsK@Y8>n-sY8-;q0$9<aa%OTz=np-^07|r_b!G|9<JY-D}O=t{WGp
zs!cvQ<C4OUndbj4F41{<V&>o9-(tVdS^fWP@%$ZOQ@Bj$L>zl-e(&o;ewkgHef;}Z
zzx#BjB4oyyrEm8CjelEzaeJ)mlKg+Kcjx_hGqWtotvShLM$Cj+`TyFu_dmBTdp{#u
zuKJcvN_~0F>$B#2{~a!$YqzTY$LIAsD&GHj@#W?BKd08`otvF*^Y*3m@ds-j`w3j%
zG40yf3n9^`E0^2UetXtmm$Yv8rt0JWe)rAW@y*l!&6+dIt#>a^O*XnYN5;1B$u|FE
zXAdqFKNmTDhsyl@Z#)ktUOfBrv3%A0pb({1F6*lgmd{)E^zre&_d7rTT^{z@U!_`1
zOibuC|GWE@Ki{dE@3)azYIx$wzuRuh`+3ga*}mh(GWGo>F+P*d?#}%D?_+Itq?4=l
z&HAsGwJwJpeX{xe%GU+kM7Hm+zW@EJczn&rNpqM!8}#Mx|GVwv!pC{qdQV@r-v6`L
z`v2R0r;qCEt4=?RHml-3xkPMJNXW*yGrxX)wEyo}?VASbYCf<2|5$W?rS_|!dnbFg
z)_gVA-}8=r{;k-T&PVu92bksXHdxzLyx3m<R=3uA`~J<^xi^iQzi#Dz|6Bk6<Nt4-
z?k%~*oM06>=Ze;+dDrh2JU;H<rm+6+<@c(GPsVV&yi$&olePOCz5mC($?04{Z`G!`
z`h;AR=wLn4qGMPpYo%LWv&AmY?E99mx<BD@8-5q=w%B;}X5qFQGgrmB-}^fAb^U8)
z>8!ec=j$8ht~6KA|Fh6u-sQg9Y_(^{>%K-;iN6<+uYd3UFDLo!Ke=*-2c6mWU*qcn
z4=l|2H1*#W?TXX-G4;RC9xv11-k+DZ@0slSJGBo_*&8rvp8j;;U~_hM`tz#0+xL83
zd;aIL{9kSA_D{dv&S(Fy?Eb&E;rl+d|6l1mYyRJt^Z))hJ712cz1y4H+k5WCUlXe~
zUGsY3dcW%9=Y56l>HBnEWdvt9r8;tZ`fNUWJJ0&}xBW4{&&*xzs>pqsT`KwYgVVe8
zR$crPV}GS=i=_B2apPje?^W-gKYO-o@4b`4>Rp@Wygtv%7R}AwU3KpH)0(KY*HVn+
zc-pSbl1N^EJ-F7SeW|OVWx+|+_q+bZb{1c|CD2sN*WexV!7+5XQulYchK*`%GnROM
zSg65ew(R!Hi1gK~f&yQ!$*-BDqS&@;)n%R3v}B)P^TQuAG7Afh=DoSIH#@oZuK7LH
zb(yom?kO$%n32=tc_}5ic=P?YzWU1@mS4WNvp9X;_9UKTHb!DELcYz5w7vYwboaM!
z*SGtbEcDDhZtlB&s(0jy_+CZ3ub#W(e}1avu6=J+nA;P^er)yniL**xui5#pc6I%?
zb%*cPndL<#iHC=8uiD%CzW%0n{TKK6j|JkrhH<rLh576MeZF?9d3tQwpBEP&7D%|%
zeg6ONtNj0u^8eGPy{O;wcYpndBh|k4lH3}JlQ%NO3F=n6UQaX?SS_~o-KmvwuGbA8
ziLxEc)?Ru!yDm>vmVH)nhRDea(M?O%^lfKq$-Jk;q<iW2`4*K^f0|AQ-<sp$W65$x
zwV-FWzZtu}$2O+iYnzlGZ@c()vts#`D@8Z+%HvrL?wa@f-Ill@eZ%4}XH~QUwUgIA
zzN}w&PJ8~>Rhh|}?pOcUoZa2^__g|b``W_tyzDC_9d^44A8%e?9d^Hb)uH^5=<>Ve
zD`xAw@h*REt1h@MJNLZV$N%Z?eGfm`b*}1uxo`El$`_R(t4+P9>7M*#bGz`-k&Sa-
zK2cHRQGCe2KjDC?K%T`M?ihuKEgu-B%bZc1a6{mLr%eARk@M41yr-?*sam@F`MP(r
z+HKdqtkbw@C@{%ekH6;Qf9LYA>z1!74}H5gYkm3O`}gCyWD3tbpC-2F$+W}4>(}}B
zhRu3@+<kj{OmJ6Az@km3R&M<F$WZZ1TPM%us$W-s?hx_4KCM_KJK<5b<?WfbuIye}
zt`RNaXaE02;gU?Pr$RgnuXt%>2{8opMr8Ny-qtaNkzwHlJJpRL?&5rLF*6Qu+}%>%
zJZV*^$5ijN#rnDdElIjO3P(#b4=cQl+OR3cGl4xZ<Y6!G<ilV0u{H3;ADiczs{GFX
z(u#ZgzT7IDx#gPJ?B&y~>>9eJ1fBYRDE@bSot5p3cXAB+b0YrUx%)fUDYonO+Y?J9
z1PWG)I63Nkwq2<)sZsvOTZ{X%wY+<Cit`c^*O))N9#+N8y0SN_yE#ow;iRkHbdB|<
zw*<>OB&1$tZ<C7o5T<S5GhN_W)EUE@ud*&1><;yE;LyI1zf9%`%k`z3e7D8K-nK9c
z(O<77bn<iY=XI&7lQ~a+4AWX#vP_*Tsr{0L7|%1-=WD&xqCFgyR&9OVmfO<Q?@+(?
zTH3bECAP}J@ewgemr6YZ3s+7tyOn77e(o%7{{AP{&O7!*Jqmhi6ltc;>3%k<dWCuD
zQ5Vmr8Yd;LI%z3tuPrE9vqOSqj{Cwxe1>e3zUklD`0~@++W+?F4{rau?O*bjZTzp>
zU$6H&yS*YOagk$SPp+HBQ336HJO;`)l6u2p_-;ug__`GwY;V+1wA2^;p}O#B%hWUC
zHecMTLl&e6EtWeYu*~CdMwN+(V|>wu!$(z*E_9bFwr$aLiBUCtWd42a{Tb3;k<%^-
zaL9VIGRQ5iWvITiGxS`v*EtTu56>Q5jh=Q^u&GL7xrC#a;bg{3Jc&w=0<_izEEZN@
zQMt^l{OtvXhI@17TLjJK?bxh3S36>s_Ldug3qv9gJ&{hkowxA+TJ6tw<3${=SDsyZ
zK}xuXvn@h#sVUnbgJm4TXBZlSWZDH8eKl|HF+6|zp5c~?JJU_q>Ntv5ez_UWZ&&m9
z?9*>Ai$DL)m9{kNNpbr%shMFzOmtLq?9y{{(q}U4da!Kwoz)I4mQEJ!Q?CiRnYkTF
zVLa+~$fvirzxC7CN&UM@Wd5GNuQ(w;LcpMI^LOrB`|kIJ8T82>R_sw-dnO`(pX~H(
zMKzDvYDSLIZ4=9Q(}Wy6PVJbXDkKu#U~r{rmy);P^0I{IdlMNtDnp{8FKv<Qyz0T=
z6qVsJ@!qb?*-uV+M|iE=bN%&92h$d&tI1CS_ik+XbtznZjiVDcgPH1;MNwKu7@0c#
z*4SL1zEh1+`h3mPpLst$yj*#me7G1o9%xKDaY#Zy?ZyWmmkX@tEgg~!42wRi<!f-W
znBHDnb-`yw+(FH6?_^fV%v;>Zuuf=t&&3vAhM!9|Uf^pFZgt{|FM7S~7qk1yOOM!h
z^-aCfV9MmOkx^h;mbPU+i+fVZ_l!b=tv^qd_TTv{#A3*xvg4C&mx)i_%a7M*`6;g4
zx#QC_Tm3&Ti>D~GObnZ~eX+%pD~4yM@Nx(o3o7d2^kC&^6=7}&neeW3>7z3r1Pnw!
zY&d>xU%|Z$hK)Y6?i=6PT&u8kAN!OrFYSc}P7&D`4*dObV!nO#)%^SWEWU0}On(_a
zX_1k2d0LJ;d$%_GbVi4Qw+02<pP66EE|t)g{nzdnJ(I_G&GDOW%sk!(tzhU_vh@u!
zZ<di=@&7Y9#fgD$E3U^mL^3!WU{qz88TIzkrz01Y@AEp}z3*-oQ>DFBJoD&MtGVYJ
z95WxjF+N*1<HLmu@4Q849FVuJPuq9%3R|-e<NDbWi;kr-B+TXz=n?IG^z1D|$cvQ!
zZi^WC8`;(#o%wg}w?k1|uYPM(Fz{)aD#mnZfsJwf`zJrn+x$49{Cv7-0FPHzPj+vZ
zO6nyO0fos~OAjtPv#8>=X}D;YZTdUw21(s^tK=rO6H7lOhJ5Tu6k1{u6ji*i<pG<q
z-T&zMr^I8@9%L=pc}-#=U--PnPnG7=3vYjQ&=5U3Y0|o4k?qYE52M~Hq-d=AFwOD7
zwdnhmZ?}dojd><<p>yFyF++!Ys+Mzlk6mXxW9X%MP-Jr+qxO?qNgNF8?o_<IW_VQj
z_l<`|GTocj7xM*q?OeAz;A^_H<K~MhZ5zLDI&J^y;p*y7W(+2WUS;i`wXyi`%15Qw
z^Y8A<{IUJttAdmLx8F7dewrt}{oTEb#uF9q9x6Z6D(~WA+*WA!_MODZw>K?Ae9{>c
zsun)3U^|p@`I+x_tHt+!UR(YD!;hWue>-C@_uEeNRn5F7b$?H4(t8621uhOJ1;I<Y
zyoL;%=g*j*?)`al>%)x`H=ez{*Sk!RT{yaDvWH^h(mPi7%G3Vut6F?lYrA=#g#3<_
z^94p%?Y;#0+f5hcJ*{%XWN++kwHr4sTzIro`L{vS!-EIA%ihVzY0hGHT_D4dW5dF5
z(dV4~vokEGTa)77mtJQ~JvdRF&%Q|OWg>6FtehX8v?oqv>Y0D{zW|ejlt$0{T{ec5
zs%O(nYs3U!1zg)*8vS=>^YVGMotjmjX2+k7D|~)ZIo(fwhS8Zllcba{NX5)<v%9}x
ztA~W+6o!l>$?37X-=3^>x9JvWik4j{_{m6*VT<?KOHQ_|r(Sx`lq~;jIyrvMkEixO
zfBv4;=#yo@^Z0cAuhdDG>h3&STkv!1&jXy-^Y3;@Y!yngp7z%@{Kv$wU0;4Vt$mok
zGtv0qnKP>QKF90-yY=5HA@NA9-jZuk0Sd9rb1yB}x{O7eg=J#z%8&gu?|#keWHMW^
zKSX=(`nI`0bK*CZ-&QE@kx=6FX^YWrl{_dR>a+Thd*G6k3#sB>6K=&CrtgHU1vn_i
z%Ee&+@$&qnpDA0eSylcQjPc0Xm9=+f;rkyay|az4-rSltZRh<zbC1`()3^J@+;+M8
z{oeB2wP!eH&bag8Ty#Eb!}-6z*4MsSEU(;B^YV23zm@ZUos>T~HTg!_`p0E|j=jk_
zdT8#$drwlWyREl<P5W%g*)8Ge=4d=&8J}}P%lGeT>-M)*d44|1e0u4nO%qQkxiKaj
zesbi}rA^mTN=kC-cD;<)Ho5T84DY44)@}>Zn(C8U9C>`Bwe0`j?>tvuePpvu=d!no
zhN8se8ONKrHUBT&`OV&G+gph<1v#?~-83G~33f8gI3|(o<E6Qjg?C!6VhiH};q6PO
zv<O@_*?P@uWnSg!vK*EbyIX}$3H1n_vRogQeKTiSf~d{;*l6wbI=aa{+((^OU%lj|
zy;SFNQB1o))=e?Re1kh2fl)WN<wkDHoE3Dje*FrUl_6?#UrKJ{-}~#!gN%blx~I1Y
zHl?k88T9JbwR?B>PLG=t?A7G<c3030kChvlE;vYNfBEuuXUkD8`!82~1X}kxOM1mB
zHvBno?ey>cpXY844t82O@7}%lc0Z5otNm^FXJY>{oA=!De-8WCJQ8k8{L^s!UqbEk
zi}`bO-fqs7DwyiCxui>F#WsT$u4&E@A4+E`>y_McnbsTRvt9T|>H*0hDJzDrT^dh#
zI~N=eh*`|j>cqeHw-w72vxAE_Xf0UGz#!uE*L7C%gaZ>&q$*d)9Nx)MTC>trq?^r6
zAX}nPz_sc`%WJj5=mjtNGCez-TXpX|pD1&+v{S%A(b=udfGOfb;MOJlXY8NaJg)h2
zt6zKR`=5Uf_wMxCt$a<qsQYQ!!A*fW<~{5FpZxzXp22~0Wzx@R`QJj~0-m`Zxdt^S
zb)~o8*)+3CZ5fLokHp7a_SNrJO`mU3`le9u$f=YW+)r<sn46W{J|7?Y#$Phiozv4t
zt$By(=5H6|?X64K1&Mx*n{|7}eUoiV-|yXD#?27&{MFK%%UE<(JU;H-cG7(HIgVHZ
zYr(Fi6TbSD9G<4Vepl(^KJDWZ9T^XJ+~QdL?aVFh^K)*0|L%T?_4)CC{jb*~WqthG
z`u|(;{_?*sp3V)EdHF(l{@#PqXPFQDue}~`X_k5YtLpZAsXNwvzFm@cQ#PKK+V|mc
z_5bIapKkSAlvMLG{okAL|L??guUl@s@Z+O>#S;D5t_^<_^p?#1z9-#%*#p5Ask0hE
zR?k-5<ym%q%{kq$@Yi!61$><Q{?@CD-ILk2Ff%wzoWQnto@O|+Owre~>uvLAoH_jD
zR_x-|J-cgvH=J%cUSfLWxL?>jYm3c$Vm=Fn$((*~e%N7Ka^XTHx#%+sSmL*39}nHl
z{wwF5VG!rnERX*AYjxI`eV3p0DX24ccKf<LUrtSNZe^OS75}0*)G$7Cj!pHlx-Bnn
zT-$m*KWh8J456Jb7RN~&_gLHfx?jFOMPkX8TQg*I<Ema-8HL3>Z_R8jYngEA?*F@&
zgM+oNX0boFIlXP+&3zAN@mlN4MXYt3T${4b^|fr>kF7`9<8AisvoC&k<<I+i-9Pg4
z6Rg!f+kdkBvF+Zq`Wg4uCH@t-n!GjtpyRQtvLZcG4xg^N<h)Ka`^V<XOVh)a3uyH3
zDrL0WpdzQ@A?6s(Qp_@CRd?~bjYS)Dq>{_deL2IOtKc+q*U^T6H`xx=Pi}-d?@bKx
zwl3LuabMz&|Ix;4rGDrg;&7aGC{}t~?+rGFKOa99S*m@Wnq@Un&O4yrMeXbtAyJRH
z7Z<6jG#v8CUMqOXLz|&@%D*QEC%di+7RmKX%aeN7saln@&qP|I!G!rs#Nz2nTS|BC
zv&;2;ay*~^QlfXP)x5wc`6$u$>_mmXa)+E+SuI!`6qyw-L@8ZpV92&%Km51mu2pVg
zi(lBS^Llgc?>Dnn51IAN(&VLg<n(6>(kE^{Gi!D_V*lsW#I7Fpf~S8MzdmN{tkxE{
zIJm3vbW7{U84uUF{P_5jxqIqzS+7gWzFk@R_vh{oLjjk6JD=LeX3lBlJI3L&=y&W(
z?j~Om_kGuHsTjmp*6jS-yM)m*IDO97<h}OR0XL$u<>u%6mvcw3Fz&h#_WAtoYnrT1
z-9b9qJA?ZD=0^VgJ!NU|w}?}6Qm5j~Ce(&6{u-dULP{!;XPsxv<)csbh%hWjdiY(v
z{k-`(?^cyd#a}h=%s9j$^eiI(*Y_<!+F$eMuf8kp<tx}Cq}XyOfd82<cihDdN{XjV
zx1YV(_{7w^H(iRUaG@&e%FH9TnVPoDHjCiDI;m9JS@jW@Qmem?{jF-Dty5ik7#vim
zM0%Y`@?zOIwaiS2Vd>1alVt*7QDO|etQxJ7o_BXv|2SoMk%#Y2u|Zv$R#+8l!mLMM
z+L9zVIs;@E{|Q!)KHd9b>r=kNOMU;!|D8HJM8J2?|4GUBEwvoX7jj2l5L)m$U`6@Q
z;E3!N0XIQqNfs@!=lecJy}UTNeM{M-wD<Ea-s@&F7U$)U34d)<;F1}kd}C8a_9A`D
zo8=43yAtwGCo~7G3UzDldD5u=COe!-TS&V8)24&7x37xW^W|lI%4Xi2M`FkB_MJ^-
zj{kZtcgN(5rx<!B96ZDS*6x?NK7TV4uSZt9g7)KzznQzub#E`6xJh+!l$O&5rv`&n
z^3hpmL!+O|7cJS<AUA>G?mYLdL%;Hvt0ksI&8>bUA+@hdqem*7ah{7DgIZww^UFJZ
zJ|4cci&61Prrp`EGU48ww^K~gdHQ#0ufMJpwI$DZ^0pTDzdN#|7o^O*_&uxi?X`bR
zEB?-1wBTnm*LUSR&Nt%t<8_wrf3RKYzzJ^!7d>@`ptZN&8D-yGD1Y2g^-WM#9BYuq
zAJOBD$=5zu+;jGr#iURdqrCJW3ro)D^E<a*Iy5ug`xR@_f+d_jtNh%X+m79_v-|S+
z{N5LvPn7HwioG*+cDdwMO-tMBe;(`C-{pVVcl!IkE5EmEEHzsn?SAuB)Y7l&@wPE5
z%hb*u+nvAX$F0?BOD>h$*Zf)eH<&}__L76QF0kj_oTO2~^m5nw{dM;r>&shas#VW*
z`M9n89hZpEG|@<>th0hMW(X|dNKQN=?73WZ>VcPG%Ps8;ey*Fn{`FS_*B2|*mwmS_
zTXeNgd1X~sXLR08qb+**CsnQ)efZqSU@y>bQ}bwNx?k10zZd84PTY_Y)U$5yn@5+|
z+kE|A|NYb7-+g~St>1Ilbm>%s|6kVg&yCMJw?6fE758iRw(6p7*EYOA`SN$4e%R{l
zqd9-KY2T2wF21?v_d99x5V^XqC8p;p!tNJryWTp*@vp~DHopV28WtQ@K9h0GJ9g*h
z4aMI3gbp-{pRfPCFj-oyYyY2zYc2fxpBj}G{@OVGeEox8AI~kU4(^Npwy-2`=kjv*
zkg_u$r8Cr83)CZG8>YIh?afGZ-F9lz@j~;yh{eJkQU|Yy=${YP-_*vv<NvcGON9^L
ziL?Fj>Cmkbd)Z?<ZKWRA#9PRI`QE<os4utZwTFSZxoc9}U)>PpGgn*x`eyasnJx;i
zi*mJQ#ZJ)+IK9lTP1N1$fr-W0naT_Yey^+F`s>HKkYJ8|$IK?odo5r%Rlszvql7rS
zzVEvV{<D5tUi(^<3UH`df19zB_uI95-&U{Pa<gNB&HncXI>patdML3tY6v>GYt1z{
ze>J`CSFnA*50_Na)V8VqF;%CZ<=cI^>p1t>#w3PqXFV>xGCB17eci*O?)@r-MsrQ=
zzdhYu#eUiC-t0ZKw{JdAlXBYsy|{eC5@x2o-|n1x{Qr7wokG^4x0A%}{w-X~eR{14
zLtfkOeN_*prk|T0x>;)7yPf|Zo&WQZJw?YX){ZZ};)dZR-Gu^7%8AlEo3ogi#T<G)
zgeM={$fRo?Yi_nFT_=zA?afbj=htru`xKt4o~qKOX8e9n<)%iV(CY@qeJn?u_Z`~F
z&9?EZfxz1-*C!XTOn>hC>>`iuErtoV_Fn9_PM5d;$zNY>(ez>O!d<`izwyeKopmE7
z$40p6(&=`uUN7URztuhVZGWX*Uue#d&}0AkW&EqWouB)x>uM`1DhmtW{rQ<bzxLa$
z?Dc=mW3Rew)L5&-&&RVQxNPe#o)hn1zux=u*q?&<*%768udp@nHV7DTW~^0MlfL=K
zu53@O*;=7Z)A`n_WLO2QS-<}O(dqM+_w@F!S-ss`dGYH%2l}Tb^(gh!-e+exZS+_}
z%;`wsm)i0+fkT$ZCE6V`BGY!q_Ala4{PMm-_rE!(q6$lTPpM~wMDo(9L0!k^7-{X`
zXkuW<x&6*+^OS2r9!WyCH!hu!|7-Iji)l{B3T0Xr=HBjfQF^xV{zu=#3=I~2HS(6*
zawEfJj_;F?nD+FyqeNSSLSNF#rUT!%UR#!0x88H}?Zqtue|}3|HF4SL^z6&b>Fn-o
zS-rDDR?YA|BG}Nyd+m+9$GxiV?U~lAeAw9-AIwTf5Snm7f#I{-sV&>{i;a#pUSGay
zdD<$rw-L*>Ud#ELpnZ4xzZd;2K@1;mp8uC+G_&Ua@B9C&>p!$6yZ4*jdYfPSI$HkE
z1NQnY*OjLJ`E{}Su1Rzx*S6f9FIMHg-?buN{b1XbSqd#j0~<a}4Ca@wdOO4M!6M(k
z=CNPgJzlX`cMHBNJ0L$#=xW&Kht2!*D@$^WijQC8=Y5_pX!!hr_SISIZGM0GqRifJ
zaya0r#;*gr?e`QXh%=ZR-sCD9ul73e^UuHWHnmy4>b{ASI#qr@IQsvp;ikVYIgg*n
zIJz`v?(E91KW_bN4tDqMITi8u#?kAsS9WJdzt_kJ%sR`wX<F^;2RE<JxBGwgb=LLs
zwwsH7%zT-0&B&)HZRaHOIYla(PRH`jOP=d=V_>*pcBLxIw^GK@r-MOO@{HUG1-Em1
z_639p-DX>qa<{K>;lq+Di;BPZOz#GAD7GK)ulacQTtM6wXVFgK-+o{CmS28d9VGqh
z(&Cvva!xAG)V8nt_|972=yT`0)HvydsrFYKG#wR{*$%g^J1-lXaY~FKmQNulsx)cl
z%02Hlm#^KQBEgWg{_L;px64}g{bSkId$RM6a>J~r3LDq4GYHjcwpDJun%C9lD)H54
z(np2|KR$i@_~)3EL)sn(;cKT}ckeJa-Ldhy+_|mM7uEkiSr=b-U0(9WQ|}kI>wn*h
zwJ&@5{QrxaCw<K3Z@Be#MNIye<u^lT8}l$9TrsaNXxZW|mnKBq&6AryJ%0c5l_vLV
zUEjOf@@>}Kq|v085tJFfB5H;5LiwDz(jJrdPG9r;f_1yj^;|6#5jT#aZF2XceRdv;
zuX$_jIAzKek&es*T#O1j_amOl#;mSdm1}wN=<Z|c>Q#DoE$0~-Ht;eyX}DbMb*>HG
zELZ>6^+Te6;gi48x(oq=9=u(Tq}v=a-XB@=Yxc{<g8k)H8P^-0&J@aY?FiK^KXs(c
z$xh2UY*E$qwb9#ir8R_IHlAEMEvkRlv8C^$%JYnB&)e$zZ11>Km-eSKTJLt2#D&KO
z(=RS+mRM$8EgZS|!`t>aX&>Hm=hysOzh3^=rTjY?6818g-$Bjjb>L>SY}A{KwZSac
zSz9JnOfI}EXxQ-0RNW{np=fRLQr-hjT5GplVTkHixvOaI>SQ@XB5>n@9tMV8558UW
z%Iy5&I$MpQL9nRi*O6Znd$|(w<KJ(ec1~z*lvl->O&n|uQ-8ktw|M<ki_lqDZ1&Ib
zPR;rL;nk$KRT7Gidmnz9Z?%L$F~g(P<<8TfojtpFIF5bQ$OsGjRsB1vali6x`+#Z9
zcbBzKj9JOd))?eISHtv~v}vx9@Zzp3?`EHvX1?C%i*)_|*2I-t#G>4yu1{sqw2Iog
z<<Wwr*Azm<_XugZYCa5Na8O>ertR$CefJ)T7{1_1*7TUCGe6VRKiA(`Cs3w6sJwE@
zgreXX3;3?fHZnC%vtDv`qNBsh_iqno$vzVKWa&~=xk2FR9vLyqhL`nehnlwk*r2yT
z(lEirBt!3U+3wI)FDyEn3iin^oEI{q^m9ZS!>Wx;JQEBi9d%iMEo*BmlkVocZT6Ns
zZrI#!Z8EXwQZCR@_{DVB>`~y_rA#fpRgEi-s(#sF$#9@U#<Du)^9`}3q4i}St{5qB
zbMY}8h?(oZUdAK(?A_UB3NoxVJr)T(B8+Yd4(m<&XRXiQf1z@{<0<Y8?xYLXZcfS+
zTIr}{pz~_|whfst4A>Z!n3!@f2uwaGeI{S0R44T54X#5ME=md9+Mj<a|M+d2EYGc*
z?l3Ssx*3&ua%u?2nfLoot(v07!q_m$OS_ksE6UuvPIj@yw2R%BTYYO83QkT<W}j~%
zc09;Kcj>)-d*vAn7Prrzd#m!N)kUuB{%Ozsr|&+0b6xwy^PWpqxH2+Go2+PGby7I9
z?W}o{EaRr;OqYPts@~)~#<R5fmI*RlIMA9TWzux)HTTxb+B;{fsp;MBNoxGi%Idtv
zL8yh(>idbpOVTy>ue%D1F*HnRQSjRGFrht*X`|4l(;L6Z#OR0}^loZ6H`Dm{`FHtk
z=~jhn15&2*i0WJv5eo85Sr*H{vG~{h`~Ulo*0ePip5}ee+7j`<piVV7>*~DfEX!ou
zs*9rUnUBZD&WXQS&okRYIe@G2nn0UTgy<ipHwt~MZEP-#3?8gO4!iI6rKT)2SP|YQ
zS7+8YoAdm+XU2zTn@i4obm2mP`ZlRLk)yK|4oK`^QG9Z7@%iG5zBi6|H8Y8{)QLMx
z^SL$cWk}Z9rBAQ!eC1}{95Z{zx`VBo!*b8+U%%{k^`p+xEthU3oJm*~CSkIp&(dz%
zXPzY{RX=vKFY}w9xBd34pG!}jspa3W@nFo(Yi#Qp7!+q1Hi;NXv<0-sqy+itw1k~|
z#yh!^o$<iM<ZS=C?_Vwz6=xXS{q#6EcxjgQi`S=3qU}^A7<ibrIWi_}-Ezu!XKlaj
z$CLec+a_G|IzCZFLU;P9sa^TLY77Z=iTf@dv~A7Nd+X~L*O0Zp?#-P;msU;7+IH9O
z$<Fr?&u?*Ne?PjHU(Vxv*(<M=;@{@mXD!TjJMk`dGDCvYvgF7~#Z4P0ZJOZC$l&(j
zP~*#;tyxE&e)1_wI9#D8a5E>bH1lVpyI)-DZLXg|ucpUaP7J%O-TmT|H5*&`n*-bI
zDqmfBQ|!M)^lSv@g<p$gZ=YSLm?AOvy8oPC?;bxF_uJTW&X4Eqp3?M10Uo{U-p`yp
zJAQ_{M5Bn+vzb1(N@HY{HJ40aYMJ1rtvDrUTe5mvdvIpBcKyqzf3w}^&$X=I_xP>H
z(n;ZYZ;mUmTwpV1P<XN`L@Utgu|<#<_qnO}IZdv6Nwx_VzuTo(Cc{wiZs+rh57`YC
zoIH5(;l04@6oaWAPItb<<o~?z@z+EtXV;}$#AZoKFl?8;=#sc-$4Y+1k~b?K*O}fb
z{r&CW*Vebv+sn?G?%wm+LX08dmQS|qN((nFuBYPl@3Z&+Z=bKEw)?O0?*CsN#OxH!
z+n=)~`0WhN*Z0=fFZM86=e+Ro(I~qwFK)iO?x30R=<%9GS&_=}+V#1)yd2Bax~1w?
zIK>~~nfQT;&u9Nk&NU_hJYCscFTU+fz8m=E%j#}*@idV`dY;-V)BVEUYs;@Z5hk*<
zGdZY>F`=e5j>}bov7zRoGuzf;xuq7<Zh1%L_jN68ty*A}`}F*r=)13vPdlkIS%aZF
z$@*a2?fN&b%47f4y3gDB^QW?V-x3@B>F4);|8{$~G^e8dS7G~q()0iO-ZuIE_V)Mu
zwTZobeY^DKvrMF>@y_`ib8gSmXSp+FLX#9%z4T+(+p)`3gY}G)&4oP+@5&jOOu4g9
z*UC89TSe&e>Vw+r_iQS@estdBeN`_^MIT=<V-R+|-S_xL+eI;%WSQfIJ7W$?q!!<Q
zt@`HPi+?6FF1{?;5*DO&*d%pvqJ*2$#EyTH1wsNvuD$ME$F0-%IL|&|`wUmfqb$M4
z1ei|gIjr=#tk6=D9mnzTU3p>oq4iUYc$_&J8F-pm8xwjWxA|&z9@6N06r$y-5g6sE
z$<usu+R`mbEdowUg1j^@8!a|CBvJmo-MvtxmEk~T&L3^h1^>f5588j88UL%<{$I@A
zjk_{0x0UTKetmYk{l^=R9c_<UNXh#@`<!`{=k%AYSK8V`csLlH6j)4VKj3Kfo#*#G
zrY!UQm!!q_RvfoEXj#5bJo@MP(kCY-{{79*;Gj4C?+bUkOLu>G@BhF(|JO`^&6WTD
zoZtUR`TB-;l|Qmu<u-*q4UgIQZg2Fx=>^wHAEm7nzHvsoDpPWM(~duVyxaGc{rPe7
z@mAi)Gp8IhXi8h&${=~fV8zbt(`8E+uKEA!z{DaMR;NylF5k-mmpCdzzMbw3yOY<M
zbM426v*mg3Zt^iaJ(qPL`pj16cfu^&-|RiQWnOJ+R%GCv>zCs{{F3xEIou{+G<~M0
z`Nqt@VedlXY`*SFe_W%#x9Uq)&s>W<eO=utg_@bE?LpJO#opO}YX9H2&HO*^2k0G+
zO)$USG?RsSN%1pN`5n9rR@|ZG2GZt#`fL9rfB*NZmdQkQ0Ym16MWO|~{B|D>%={f!
zxTa=Z{oV6_zvXs*-TS`ce(u)h`?KuAj<LknpRP*R;Ad!`Z}oZV{hj3oZ`VypZ!7b;
z_qFl%mbSL6XBmk_-u)BH7M#v^;z&-(TBO?~*y82A@So?c{%hi=)-(t(IRE&htv~;U
zB@09G@#%7Z?kI15TEs1U{X^M%Ss59h=abAnypP=*zopVWb>BjV?-rF8I~g1}W||il
zu8?WA`FrQgrSSN9*6~w))?E5z+y5_4ge%zjn1`;*RJloa%l~hjceZwIKw41Q$~$bl
zeW^=hrzgGT-V>DluKJJsB};a}Py1fKKV!Ypw>ep2VbRV%R}PAb=^EeLk#zjVudkCC
zK3vjX-gowjfUmZL#N-^c^5?SVH`JIKp7YJMF3RCzP~BW>9=o}+L?u@$ZRy=@!D=xI
z^A!KGEs<sHS|qV@!-d(qo=($t`=sXh;ZkGk&7WI$-u%q4A@lf;HeKPq!#<aDwz|l4
zTk!B)w)%7G&}((Cv}JpLukvOqTG{*8+5Fyt_w^rMY(76fTI1@vy^7Wow1gUdzqhYj
zr#dAp=)~#uJ6=t?D{XMJx2oiSu)mJ3uIQ(q^LM>@)i^Om?fJPgA?NmQy0N0PZBl1f
zeC^L8C1)y=Q@=i1dwbo@4O@@D-ubTU(c=F3f=*w)ElU%BeSV)o@#9iq`&*evgSWn{
zy1wZ_T4qmf?VMw^)a>pe<EU5nZx}KeENXR{@`K^Nm2^$&w*n5X7MG~`nQUh@ZrqNq
zsL#6FS@Lbsyfc@xS4Vf%x^_3PwF>Xsw$*IXl|6foGqC>l?p04eS6`JN+^}cOiFxsI
zQDND-y6r-q^Su){2|texKHAGuz!j?cAoOM?d*RI~m9j|=KFMre*$xV(9z9FKm>3LJ
zh@?49-ozpHH>%&7O)9Ezhr+6pIr|n%MPG{RI`FyI_^sw|+rxi%|L&6B6r%a#+ownW
zp6wLt=qYG*iU?jC+iP%<k%6Jh(VL;wk!Pa81}njP6O3Oj@GgI1R&R2ThaooS^4@eQ
ze;vQ_M^C5vP2#yR<3d-@B#v#%tA0&pRx@>K<nZJRIK#M>Yia153w5?DW+|)|<YM8e
zUO)8|_q_x4+j+~6-&oG*@H%5*(XN}38s_n9Rz}{wAQ7`vGx4=eS@Yw&?i2Y$loHtk
z^wpN7`|tXa;J!d_w#>Z(>&1Cb*$=jM@?3AwY2i61&b0TuU$V~vX0Ah#K5CN1pJvXx
z@@D?pla}31dX;+}g|8lSUav3nY0bPhAAGkJr{3DO`k^p`fOdy~(U!i2RgC`?{S}y-
zSw6Zc>aOLQS8VC9C#1S+<-e?TX7&L;Ud9yltYn{(vrCMFwO8V&m!O5)l?rPKjz<cY
zPP|#>8rR|1`89^O<rUMJVoBj7MlZ$g-an5-*F8M;JlpM>wQ7j0V(O+69fstU3qPLf
zxpV38rEl+UZ~u_379ya(c20amOu_z0e$!2{uY~8YHB5QPyd;_P?T*5vi?XN6o~;&b
z(%K>YidAF+v(<XhJ&k)!mL6Ns!o(Ei-6?R<>$^%sQ<86B1h<#F_#Rp3mme2R+?Kes
zcS#aQ?51juElpder=Pel!*lH^<KlmJllx`X=cM0q^(ai8#S(K(Z|kY9<vOcXP4uJg
z_D|8^oocW@{lYuX(r2rW@B15dJmLDCjd#!Nl2+UF=*lYRfR;iAf%RLI=WljebUFS_
z)qPVZLnkSdiwcsN(`L1<Y2scu!NWtB<55qGMES?BcIPg>DU%Be-u8OZn!MbOmzkG0
zDKA>tt$W$QYGF%XlDhdE6O~K8s}&!7xzlw~Y@L3r_{tgGX$dNQl_EMTRy(k!hfheJ
zr8$4=^&F=u*Ys|$zhN3t#d$IAw4iUm?#0;+pH+DE7+xm-w9~rlqxAAgQtz*WG6z_^
z`*qBwSRRll6#Uo_KKtOzv=z}@+rPxrFFpC`Xvz6!F^@BnKc<MRV43L2bXLM)(axWj
zyHt{VL=MUX96zAUdN}dML5rwN7wy%oEVtWFv@KHHY8BKs-#-4B*Ya3x(+RH|qLczU
zcLo$VvAH+-F$rz+ZV!s9Gukdzu=HVLxYyEzBVHFgm{O~L)ufsRUEXLCb9r0OluKO-
zZ`uWyYP~(nG573}Q%^tpwei1wv%alR<IC#R59eIsz23uokt^w1{`EZ>>q@Q_R;#=S
z-5kfe<E+Qk&L*BERT|P;r3Ld{{<yTZPfJXXNt@v&bd-hJp(w}r;)WY93Yt^hgRXk$
zlz(}+RMOMU=X}h%vbY(meb}Gct-pRiM^Q1^V85)4ox#!OipRaL@7j83E=W{j6ud5x
zt+wMEkCS24SL^e~w9EXfB46+P_GiQHeRp}dlbts_bMG|}{}E^%lP(pgeQw*~#5v0^
z8kt>dUT1MIr>t;dR>5VrE(zu8s)N~#EuXdZFJJl?Q+?EJN&dFLXui89YB%>eY8U%m
zVv1Ohd*scUyVH|*+E^@@xKO88W|`^Z6CbQyqo21|J9^%o6>a%PVy^YPd~Ff=*E(&d
zQ?)ZWcE*%e+w@HE6g2(3J?5`r{=>ur6}lTcw@;jFD0o!T?~#Yvmes7m8$XC=w?0)p
zyyaAA?3rjWzvY{fpBA^vWc~c=r`tER`LKslfK>3hFFo-;e;nT?aC^es7c2MwTX*!5
zb^a|5miu4k$@<@`b>L(bO0m8aqo^05;PzI@&!8pY>j!NGQHB|k<|&3UaSRL!44y8I
zAqPX3C7g`dRk^+{&v)*M@4R13qUJF3JejlLu%U9?`s9)xFV!=T?i2-h2|RC>-+L{7
z#if?Nx0H|n?p0#?aB13kRWk#Iq!UgOCzmYTs@8MF>Ef=tmtV7Lmp+=c-lk$tyI9WT
znUcYYd#?3puWoF=`!vH*^X!^QZ#TsMIP~_&k}hw-Bky)FL@4jL(a9u!<wP43!xbgo
z6S1)wOWNJ`cuez>4e~iAWfpJt?M||B-|0ghvb8U#6zyQT8LO1kQg*$9;X&tdx$9Bp
zx8CyCd|=K$8oU4Z-S__v$=58rm{<RIUUmKV^7`-bMa$03v;F<&vpx^+|IagwSw8%j
z+^=*<xO2(djswq~Hu=5|4mqE-&g42DQyZg55HD+Eo5(Sz&(r#PEgpXAE>D?XQ?>Hi
z3yUrFB^#D+6Vp5XIr%l4?BP}GSm#ZT(QFKg%GO<Ka+W)E&&iV~j~-q6zPj^ixmBS|
zbsUr8l(Q*e)26rn@XuCZVdyb@ey1#_$55d_=J@woxz7e&yG&QQC^;JRRm!j}3_4}v
z%d+Bb7JH%x$447+fi1UXy*h$cT?jVuQRZ5#z`<m%@lC{ATlIJ;!-A`M%nkwkN#|mZ
zuMAtgGUU`IopU>bx`dK$PJ6v;t{*$YmP=A5#u3|hf4DCw@obs0{k;1dHvT{Qw|M@)
zGyi{P&;NTisqWJ$+czhV|DRR7v3j}sBdb>#$64d9>9l4ja3&}`NRlnqtzl6L%6Pf0
zJnqvCWA5kT)0N)cEK{8LBRo6ed;RmqDbF?6*8h1dUp|MM;U$0F2j=}>W}auMd)_)d
zE-EHU>c#v2f^ny{mxgOcHM{1?+)oW$^5e~;TaW$cS5{WuGI#vmcXRRH3Z?qDUFqvo
z=T=HiW4_lZ-G1Kw)2*44ISxC-f2<Y%zc8RG`TT?OJ=ZRES$#ZYTh61p-9M*m(dYX%
zb>CNef9+d;#xDQ)vBcZAqI&NHYxnOn`G010`eL7hGj#awZ2c*`t@!e@vy;!StG#Ic
zaig1N)!**iKEAnJ)sDX3#O;gj`d6iCO-X4DIIi}0omxqU)9b73`#(O}d_U%;XUyNe
zwdQH-nAh?;o!jbf63_daz1*w4i1+2h#-$z^g6T4gE$mbTs-7<WeA}!nNZ3|*a%+P{
zW78B*1_u6T5vLXgMIL<M!Oyaf<J8CdH4j(L|GWD8Wu2XW+P((6`-z3*y?J)_fQ84#
z_wW8{-bznO)|j5W{LlWs^52)v`E%{g0;Vrt?^hNr{q=qO-JRL*{bTw#-aVYNW6JCh
z%}{PtjQ}TRhaQ0pUmhl&(%ruTXKP>G^=Fr%i$VU6`2VMz-&(n=M3!X8octM_J@vDx
z8|Nb}t?dt+1pRt;?)A#Ly{OCkL6eqk=UvyEW}ZnOPXsNO6E%qDc^z@pD*Npphh5)p
zz0nANz2{Jl!ooY2-|j^AE8XjBin?8@dwq$<G?qlQR3VSdRW_mP1)K73{ad%N?!0&U
zw&!^@c^iLz2v)CDiDjF#@XdlLQT9Kh3Nlv7v8>KJ#CPMslXr7vH5Jv)%SZe;-hM7@
zw&LO?muIfhb8WphB_q<dEU0yXAo~^G&yKHp1EePToVc;6+O1(_kb0NMzgvgZpNYMi
z;-GWo;ioqbA`OkEL_Vv$9nhGn`RtcapHHY<UEQqPj%Q`}XRep@oICGD?#krT>DT+#
zZR@sXmz^CTC_i`Y{vd9i$);~B{)W!Jrm|_`zV|ba*6LrL!LM@7C#3$FxP4(e+l`{r
zVa0|9I?8c-en$V7xSo}jdDUO?<++zvZ`+;Ua*dB)js3Xz^{A6ArAa$2ga4oR*;o;s
z|N8%8@CdBt0k%VTub43lu5>Ksl*rZ-R5lV@U}7kFO+j!;0|SFvM5gI|o%e6`dHBSd
z`gj@ApQoFN{$g<8N@dP#?%Q%JaW{j2%cqi5OP;2gQOP=!yF~q>a&!+!_H3GV`E6E~
ziS><hyCl*cTl8xt%yBXBSSxq9XQ_!nUe}M_klyVAry0A>bS)9nYUAEhzCgm-LEu2l
z9XXRZL2uLr>h7-J=Nxz7)UO!x#|{lfjNTWxCN$og<kEUi$m;hrm09NhcGnr-)0^a>
zp}XY4lisI!4gbyd#bw#f{HEiz<I3f&LGCmDo(bWY#c?g=&O}Ff-rd{uSsrk2xw3A-
z(#<bj>g{YV)IMuG<4~_<nXVJ|L&uGw!AY*{^C6!_rVSwq0tKo*21_5^{r=(Xhqc?I
zHX1arOpv<Lnw{2S$m*bWO{zir!GffdylhUKiY;yl!EdEF89H1f+%_JpnBG0n^T{OH
zyAL`PHmp3xAkru>DJV%GM@ZN7Qoh8^Hn#RD(-<<AMxILV+Pc8ZYv!e@!zYdfYqQ@r
zyu_f!nB-ip^;l|NfDFSHH!g?l2~tU{N)KW*uBAFDwg_q{HU?fVU~Ev$J=5`Il7h<C
zIPLP55Dv$!S9qRj>DYQ0bLQMOdLk_STb*GVyWjlZo1g!%pUZdE_tWF~H(q~PzP0VT
zyuGBE<*7fbwGYfn>=SgAQe3i=#Y<(nmxk{|o~aXd*+y^7VP=?-%o1ei714iM$c*6!
zzr3ye<{ReGo_(T4vw#0?zkJN=?OON9J6yrjSQ$8!zdn;;Z=9QAoqwB)!^PUBHe=z*
z7oz653X!|sZp&@=vsrk8wZi7Al+LU(@fm@NY@H?o4S9M(jtiDH)yFOpj%vLZyL&x@
zY(`4(%El!+iyO8ak$4ml{<<{WjbXw~lPNCZ#d+aT`ehX^*#Xw-O&;Yp)s7e?sS0uC
zNKNocnp3hOIqC2U^Q~VLraJB9VPjabW9B*cg=LpJ43Ahk$TTJ<&ADB9@+;3KsYod?
z5s4^mhBaIJl4V=PrOFHzwsGnmT-M3qs_pIVd~=S|7VC5YCuYVL0k^vsas*u$vWYVo
zxJe{7dEUI<;xgM@eE*-P@jfbNB^HRCoI0!G<&#yNh6=7cTFM=NHiWIsiao-iVeE7K
z>xyPWryvUvQ>B?ko@bPAdp4i96!*JyQ0?`Pg^nw8XSO6TXij~!P$5W?b9wM<1AC3>
zr<q+RnsG2hi1?nL_UFL<m#ccW@6Dc^zC!Oy<;unXpHH9nEGEEd_whHS(_>98np+u6
z(W{u{UAoO{*)p-EZBcjgqt?D_6!DJD{gu1)cJBQ%OElbKUMhqoid-~NmXH)_bv(iG
zb%r2UZj{bLiMM_$mYiEMH|H2@Lzp$!qIW-62r`}9`FvB}y-MQ`#d-U}a#<5u7-F<~
z0!27gS7u#PX0!?O%G5h(%5&AWZ)-?U>g6L0XOwpa<@Vm1#^#`ubtPLfZONp*Lxrn_
ze`{+u&u(LEs66R%D0xbWyzJKK-2IP#<hn_g>d%o5%IpzLJaaaMfk9<`=xSD$pFEk`
zi?3$s>Roxo!|G`MO4eze+p%8>OWdcKe4N9>bJ>UKL+dfs%SN6?f1kaa;Gw2_dX{du
z)L-AzTVt-ze9dxl&g>GI9;*(8R=t#kSq_qu_WXLKEh7HUsWj`APkx@$kBvcDr(KzU
z=U&Rv?Acu++RK|&-8R{vL2;>xLWcg;yZcN^&uUD0*>v~svdHL_?STTtFD+Y|1l=zg
zWG>nIp8N0tw_C4F7Rj7`ch7p$)2>3vV^be@>({*wSu>^4VEQD1B@YfoteJ95!gJ-)
zkh=-xx>II;W>{c#|D(iFv)&z-SPa~F4tU=#yR698n0GA0_<@9=Tc|oyLf{><5=9;-
z_5!nHW`^)ti6PuB0w-5UX158tC9c^izgtf@s`--sz48ym@xMf$ep(^i>@sE2kNKDS
ze2(Q+9=E=?EA{iUvwhD?YwDMVR6S^9zyEn&`Tno>X3m@`Ypoab>Nih@)5`31yNsrK
zg=&dj>(ib5MQrc9jhzLlon8l68ktWxL}lnYcrq;PY|dOU<<g7=|Nh0Di;vb_Tldbq
z-unLS&sVGe{W)?{St4NfU9}@KX3o?5@{L1pmzmNjje|S3um66|`u(kq$-lqLhU=c@
zT707P?$M*JZZG5S{hfZ?f6kA6)&Jy`Zx_xuShQ2-*bV-s9JSjSCKk^VC5{x{xqNwZ
z-QTL7k6*r&EDbXBEk1m#mtn(>4F<-xlTR(#o^!Lw(9YiYa)yb)vFft-*P_m!IkRTn
zI;pn8m-qH=janPEQcq9MpgFee=2OFdadEL#SG5+Ve4l6gvZU(Qos!J0EDUVPJ(7Ko
zOK$6KWjk#o+^KSmBl*kw(4(uaX0h|hfi4U;*_X)d_G0q<A5W(BM#t6s+Ib*fTI5=9
zucjSyBb)Hci0)~J*qGJ|x~eqlFng|4Wm8ylm2*i*XUp8}?0+Z7*p*~F?|U0mJ3s0P
z_j&v48QXo2-K)L*oiFOxjk)h@-~a#jDxC2_<9nMAEB$Lf#oKKN(b^iNdu+xfsV&DO
zw3iAhi8I}Im@bul=-T!-C!XJ}>-kWV{H*aY`|>_BHY2r#8NXt77<9)){?Czkse3!f
z)tlMjlvj1z_8k%&>oj7S8~m;)%xG=gG-=CI@AIE8m7Q{rT)E}G;4;^$?vnEdmU0>k
zbNzpKeZJmQ<x?9{7ajc;byh$9%^8ohCCg{bS-1Us*wv4dyk_4hU76!D!$8lH;mYAK
zffKXVAD3BC;x)U=`KN7lx;X#jCHB*z(*;V_h@1~`-Mewuy?YC$d{a&hSmF@aWbxu+
z@6niBObyfL&#?OU>CO3n4`Z)1_lkc#Cl`CUp(W&P*o`$MHs^Vi4{BU9yUH@xK9W(B
zA)qe1UP#qlU(3s$twH&`?dGVLJ>S$@^mT;YbKf>Rw(`+B+UnF(p!+D|goi>;(){*D
zkp_Xbb-J$)r7zw;y@Z>AV?t0==FZyp%ijG}@0&lz;JPGV?5ZuBr@d@n74=$RY4E(n
zC9*9OCvK_#tZy&7)|62}WBcyD(gP<Lr@6M3Wk_&%b;@^MT~PA$>hwrHW(FTm-dQU(
zR2@V=o!gkKJ;9eD<F;As@dq0t;<7z?TLl0APkq04vCi&yMi=k*so#@XmG|_V=i0p1
zyseW`S5D1Qyt%1YSK9sFVP})fvr;@~W>vmFc!1#<<9XxcV{Uvl>IM%QbZ<u-oD`*7
z>YcUK>iN2u(qfD6OXl8_zbd3Ap&!v^ny*{?|4QuhYdf>&M}41j>-X*W4i~e@Q;lS0
z*Y1>KZ&*4takXs2HOC1%#J0-zU7Xqyvv|t$53N_{J+}^;J$s!dV}seV1C7mzZ*GV&
zGrz4XdGWOMQjEK2tKlUt<_F<n63?z~OH^Fq`r+H##XSoGW+}Uei%+k<*)#Ry+C+_8
zj{jeL41Sw%_l;Njovqfr3=9TMCZR!DE0<imwX7wvwrFFo;f{Tx*@rb^e^*<JeXY@c
zaeQ+0v146683MO#K7ElqUtA;J+G$btrb54Rf^hKZi%G{Mc_xRI@7QpMap4Z%%OO5K
zR~Q^LFR$U(J7fB})n~Kqoo$s*UaU;5DEPhq%fe4mafkN{#y#Fp$B>g{vY@d^@k8LO
zyAS#@nlx4SS3kM&bHP=ySr_+syH8v4c!K8q3v7pjUOirWuUyQ3-_5mQo6p^FdHEsh
zyTcx<%P&+|_fOYqPjh~IOKtZ>--7xV!BQ&IKmXieXtB$%zO*;>{>jPzrPihy`d$jq
zSUx#pwOYpOO96|umgy~X)(!SGFbe8U)ztOTIdH;*hpREjO);QhiJ8Fbg$7Zx7lzDW
zH)If4qT<0FvY?ku&oK7*nV#s11yQXbiVl%}tIYHSFHS97Bh)D)|50M1_BzMK69YLi
zlcz9UF;Q(fJ@3%n5Wb+FXAbRD57*nOx~OK-qZn&mafA5&ZnM&>4B0t(^VfJVNA|IA
zw7V+iAK%j-C6;V(E`;&rjU{G0MpLG1&MlbiptLa2)aCCNe&gEY^-gW+-8;Ac_|}tt
zec7sf`}=?LbQmW$OrCVDmUH@&$m|Ao@%8D)e3LG7PG|1qU}D~|?9NZQE`AQCg^GKX
z>hzL=w#+EJVV3I0!JKd)iJ_`gVBMGYcICYfZtZyFaB=_ipf^=Hmv5M^o2pu)eX#Z8
zpLJ8;b)S79v)mzW<p%LrB2Ih{&2MY*B_{gXy9)HAaYz3D+S4a?aju`?#8v!mQnG9G
zedlJ%z2j_QFgl~al9-S*_2f=#8R3LX5$96}R=;{%JTJ7Wb=wJzTw#@_7MG-d7lXUo
z^^Wxl2)Il>di(zF^Ya%R%A2ny!BACvSO5RH#ln&EV&hl6ou`wt_G)Fmin&qI;a|@V
ze*PQG+wqjav0b1q;dgYo`1)B44axlWy>WAvi>h-^V7<Vw?pnm*TU)uB65lp1@=b9F
zvMI>vR(kb;wO_C&iHRv8YmI;;!_vq1ZuuLR9p05{RWh^o=GKp;v!~sjXuo#tr2UVl
z^}gUfui28r!?2=XV53HOu^QKP&zo_VuQIL(Il3?O*6xE6!t-M8L~MFJ@2coBvx%qu
z#M<<>Pd&yU70@z~Az+?wj$7=!la?Bjt|Vvw{1PE4-N2R1!NhV(!g<0XjjaWTI5G~O
zmRwuSc9TJj!Q&98JiBQU&jp#ll`EHb|NNC-aZO*LT>a|qo%PMH|IY~Axb4~Lzw1k$
zI4*T8I9Ge->iYX7zqJmYN;YHj-|~Bs{XP$gi5}b?i{|gnJAJRwQtSY?wyp82g%S*k
zI+tY_yG}|p7^N|}T<YF^^Ue<g*9orzl&$?gIGy@d<Y61JP}wPqDPaTOLWf%6RD<TE
z>=GTX6_=*2V_}}Od7nFXWxm8&_8gJO91q@2w;pbY|Ln<T;IXuc<M*74A<I{{?<;=w
zp)qV_fKX@2;S(%{fsu=Et=n-Y!`YfM(`{aEkD-NE&8by-MhO?PVpVTFH+g^iZk__~
z2Cs9+nazzoE}6LbNbPUGBvte#am&<(tP<Bbl7dEjDTPO#v&36Zi>+Mva*5~6#^(mP
z2@|?DiGH>)UAbn)ij3m+MNI9Uv(En5qVB|`74vGYWlfvQp=T!Z58pL-a7jJ!(e_=L
zi_~K59!{8acu|P7Sh(}8DYlEhayU(yv?`<E1J7C31goIz?r5`O3C5mDE&^_x%59eu
zRW>x<V2L~DBymdb{=?LT`l4>ury_ORdLC#@DpcBfR;4*+>KSX6<Rcs3d|_%2QLntp
z@a1PmcBp8ovr^NF?MsU0ePMhN_`z%eQ>f6Qr-?1qk1hqAtGK3h`g_1K;fIwD+FmUa
zWBuRk`WBSJ9ri+bwcO!dCwz6!PwH64c6$cXqM&6VOxKQ;UVP%QQbM|^B|G`eljac4
z<d&mP{%jUI<9Mn>=;6g6b2mo`wUnEmcbW<%7-ehlCWcMQ(@2ozayRnfzrBs8HbB7K
z<<d)4*=aM=<{0!C9F2G(ds{p180%7BwzqZH+jwSP;P~JpsXRq<=jN}was@tC_?K?E
z7`TXS?hU;gUN4#E8L@0$!_3fqctw4f+d4MckE^wcFWlqmV2FFww$M{}vS0WqW`{Y6
z8;xW-rq2G>yYJ`nys~55T7LhZY?rgOnR7n+v1vbFRpvw?fm-f2^Nvov!gqY7!^$gM
z4=wM;c7AnhZ*IJ^WtRQ^Ag^pijp-YhlsRWCxx3;)Pams;>5TmPC+YvRID&XjD7|3*
ze>_(D`#BBa>m9FWm;AgT#Ne}BT;xDcb90!;?1UtiUx%kNCcG@V&BwZIPQs2Wa~9t*
zGE-=};-KzSu}yc0&(b^la$lbeULLIZ{?7jY?|uEQt&P9F;=1?GKlAHfde`?K{&nZM
z{rpq)HlL*xGs?p?Ql|*@xGsJ3^z*e>M<26VyJfd9vrU#Ty`p8rp|CPLOht^fOR<yp
zqLXK+-jz-7UL0gT{{Q>`x6{L<p4)xwywCGk&g{hb<t-BmESB^Xozq+zC{eX<fBt=5
zr>^=En?f1phUXSHeXf0uIiTSyyz~nHY3=XlSrw0DytQ~2C7Y->-}o5E#Jn3j7G8gw
zduz+bKI?DEJ@czxojg5V|9R2Q?fbswM!i;ck1L5OFG_mU`~B{5jp}zh)BWdIBt~A_
z`+eWR&wJA6S$_EQSwFz-{+9!@C7!eM+kJks`FxPm{onV#2YJn}{q|t<dAszR*PP#1
ztccOF{q`eSfB&CN0zwCl6dtl<ZgJ6CB64RFhpO9a`K0{CN6y;+KK*~@+F7sH?SE)I
z|L2=CPu>-)%T@o|d6{L$``~uv7G8-7+FTqb9E8sYO*}a9h?x_I0aFj7;ELYqpChxE
zUVZoFIZs9XpU(gPZtwpbogK0yIdaa%IDrDUr6Jjizt_HRlm1rs-s9cA=kNS$e_dvI
zeE;v>`@h>|uC4!jYyJO&^8XG-r9Jyzw_W#)ah_RYV%L+azs>Lbe%HHk&asp&^56AJ
z(w-+R$(Bs-Idx=->`dK2O-5C&4V<bItyDUKM4m_<Idx`A?d+t3YnT3rIe6@j(;SEV
z%xkwcL_Xx3ymwKnAmfXZdv;I!WXK(GaZ^ELDNC30-5KxC^xE&<nxd$%*smxr)VNnh
z+W*Oi{`}o*AG}|edfZ?_)&8%4Rvx!(TG%vI;%wRZsedniyeNJD+vDr!)%2r}*zK+Q
zbLHpc=hH4toHdn^jUhsFal)ec9+KO7w*H=%%XTU5j$}-RibHRR!-u>1w|<^fj`y23
zg{k2Ymwx`i1FHfz-SFmQdU|2nMejgi<(Qc|^2xVO?fAZSwaMdi-et`@!)h~k6drl`
z?ULGN=aos_3NA^RQ;fs~{jT*|2)i<Pc*UjXtw>^(*xIs)Wx9mfu_X)*0!wEIY;w!l
z$-#T(7GJO8oGDL4L@JjEvYnARC3s0>wFh67q4sZ%*$VHh?y#?AZ1`pNaLYs;?y2XZ
zrUa%4xHKquCP&`iocdV$e!05#@3jm6yveUuKl-z+(dph!8=uX=t?q`NGr!#NIeAs%
z-3KP#mJOWGTuWci&Ufz0opa~G&K<(Dnc35;n_G&w4+Qkgn5bMiTghibp)3!FQKYu3
zLrz+7lfbE4CbDxli?_Q3PEwn6ol8-<^GfD9=5tdF*&3ZZl$Tssoz0uP{L-amW}zu8
z8f|I+dmdlA?z?{f>vgtb>dr!?ZOmEETOvIc)#NU7S(tYqX6w#10v8UQIyd)}npbl1
zvm=|FRz!UIbvRhHOzLHz%Q6GGHotYU#}`j+^PS)vxO?`G!#A!*Wj^Led~Nc^^weTe
z1{JTHPd~5jV?4i|{cfV}`$VU2cZ;tEymZW(XIY;mH;ePsrl4)}&&Tk+vftu<CcA?7
ze^y2B;a`ji65h#5iw{W5E^<0?%Z~Zzj=60c6I~9sR@?~RaVEfjDN8cL1-JQKyY61C
zGkwo=ASYXOqUKQ!hNMo$0}>xB)>};}=*r!<cvJO^ZP&!z7#GZXelvFKQup{%5pl|I
z)*VfMduQL?q7M~0BCO{)<+4<J-56Ms<sa)TJh=MS@9-Bhw?_KKdva-XbE=oDm6)jX
zC_yIksX~ngkJ`-bv)syidZd$6^i|fio}T&9XXlCO(MEk+RU|AFC$fF96<Vgft(<wK
zqu8!RDTWMAuRS`K8L?_MW-&ZY%n8m4+$1Lb<>z`?EwR((cXu3oT;bffX7-#nyeZC;
zDg~!=78?{cD6|MIb>ifa?r#iOU}Dm)!O`eczpEhaa>&iCCQdDhm%}84T{u}&lzTLp
z93BV+Ylc{=ACq7>Vt68aYjXDE`lG+w;sw`x*1FE`7f70t#3FHE*|JBs_`YumWNwjk
zoibxjtH#kN>Gs{x+0hJzxl=B+8RrD*sYdV^I4n`v`^cL)H$<n!#lb*;M`re(;7uzQ
zPl?;VPsC+!Pqc^22@SOwYfDoXh6}yW?TeYm$go+gDdk$x`Nrf2M~-~hUL$78CcG!?
z_o9|PAA)KZWiTFi^i%A!MMK!Z3zw`8&QOr>+I+)*djHxv_M4XIRK2ag$;_}gKx${M
z_jjMkQ7-M1B7dB#FE1`jHhsx6zxK_Y4>M0oeq-j^FoBVWjd7F4F^-_r5S^aJg-l(F
zqE`07TtP337PV<6&oBsz2=8N*cxe9b$l8v?XOTx9YI$vcze@J6u?sIp&kU2G?01nJ
z6SS*1c{gl(>spvvEGgK+aC3I{Z@ZY}eXcp{1lSrTems-#&Pz*@%|q#CtgMgnlFQoP
zyVW>&1d=x}^4zaaZ4hKw^F^Fbrm86+rDaLxOW*H*TP_~*Xy%L%dv*Qn$7HqDeACoY
z6F-N_m>lBJIDB-Ez2VBk>Fms(z1YMnriphm9y+7qbo64Yw|?uym7)d97n@$4VeDP`
zxiGz`OR48o?$e4Hm0}E6c2DP*ud7>PKkrDP(WHIv`U;OLc}aIoeC#;?hm>)S!M5Dv
zY@GqCe1(|j>M=2B$hr$Ae6Vrh@k-kK?eF;?Gc`I*3|V;8B$N%JBpEI|Yi-_qzvjux
z-S2m1{yzKEYg^UpwKv7%D|B8*dhfmPT_-PEvgw*!6^HWeZQPRQ6IFOF7f6^(9ljWN
zTj|TS=zPoCWp?J*FZJ-UfBe#Rk!`8oSIM{RfhSB<r~Kke$yI;F^3-datlCqrd*2`Z
zY)!qffs-NYYRtj_i}HV;>i^C?dWfU`w)5}fMQ0YOcrF#`N|>^$Kw_a|_?BsGbMv-n
z_3y3t^y5!Woxqedt)o?Yk8cjVczT6_W6u?>o9BYe`%?GXPB~>EV=cNpO#1Ctk6E*F
zj-C7QZS}-UpSiikr8Cw%No<+5cEN3a-R?k^n>~j;W@xwuNp?J$dM)z7w!1MMJPvBJ
zSv47M6zyHS_1Y;O=j8Ch#WVXt*4FgtmWJ&A?v)ZJR6c#0X7bFK#3g30KCbc2?XgsC
z5jdoK`|GA{k0Y<HIvYD7!9{0@NEFk;E9bd2mrQZWTGkmP#LyDdoH##lmdeY588^fZ
z?|Z*{o^F(r(=4w0Ujv#JMJzisL&az7GYS2zQTKnGNzY4}-jrCv=3oEddO35E_stv;
z?fb`XY&<L4*mIDfa8;oQV}sx&j+d1;HfAP8+I?<v*|>Fv8%xm4+UvdvU4n~mcHZ*;
zbLo6{UW?{IG3JKc@auZ>ay$dFUDG5Us(3l;?lhdSz<mGXzB?hFypxUf&xIQCF>SdM
zueGCfV$I9H?|&aS^?16#42hL#xAs&X@5?j(B%@@a(ZFBxp?A0Zj#;U1GWLCy-v4dl
z)5x&R*)tx*9E{^o>ha{c6erA`(JaU|!AtT8kHp<f{+;>E2bkaQfBpFX%Wj$EES^O-
z7-F_oKRLnOEU;*c_)W89v(@~ECS@o0R5cdJbm^>O+c-%r*}-B34{R-fu%-xu#$pbo
zsjJQx3QsXMEIfKAT;iljNPbgq%fdUQZ$oFVGM#qZ?ezxX^?#ePZ?6>i>ZaT|`TL&l
zw)gBgBz|p;|9h4F{+|U?KHd2Exc>cG=XSpJn!@=vc9$o8dVhnHv#qtYd&Z_3yYgpe
z1lvEaG_1eyesf4bvJ8&}<Ko^vUIu~VUb_U(O1dx_@U#n@I<fWUm0hw^gpL>P`|$Jp
z+r5Ri&;Px1zUI+mdHbKAUgk!dn@Atl=&HG2ZrfkHZ_^$ghMtY@k0&xZd3mlZmEhZX
z^pQr8SKu%H-HHEu1>6l8JT&8c7aF-qCr?t5<Y5as6=UabAm;S#ckS&$oAbd@+={b%
z-8Kdk$X?&HBdE%NqsMTj&$0-e059vgeUESatl4(^Ei;4am#h6(qmp}e&0Uv!`)3j(
zL)&3RCl5_q2_CPdi!N53ovnFkN}$$~o<$c5@5rC}YPD@^-Q6>d%<S`OejRw|{Q32A
zaf_76D!Sr(ob=xCv#ZKGIPYKCeK~~BL}1OLh~sSBJ(3bEvl<*TlM@3up6<F+_<6?D
zTXV}+-`uP#r5==hm0Re3X|n+fL(75*XRjVpkIRjXIc!^g|E$K<sPp<dU#j-T=zZV&
zzV6fI`ChGCBuZn|-|{mwtdGn#<vCQhC^+l!*YMDOS?;<g?_?MXvPvf_$gEmx{HFG{
z{HGn}KD#5WcVDsnv;5VKOHXg~SlfNqberuZEw|_Px!X4b>qQvYJU3YQ{Nagvdm=I3
zXJ4g|qEM%XACIa=pqdXaLqdy^;JMhm@1j3UmrpvLINM8CP+(<nTjZ=`b&Y9~CDp4Q
z^^5M=<oh;Jimyqb@5qxWcR3%1xZi$p;@6{Xg{Q-tFBs$+?|u{cwrq98)>*z2XB=^v
zB%U+<@di;(iN1UpT|W_qgtEH2s#wkN!oyYf*FL>|cZ1&KlPa~n3_ox3B=fL*k#;`5
z_}Gkvj7bjCzJ^l+cUi^EvyNwL(BLgQ`=&z8DuAs+IQMqQw;;wz3JNUQ$w`ZQ!{$uh
z>bc)bgh8N<K{1Wv;QAX;7r%>5Q)W285;XZ$1Vh8cWk$11Pc3o!Ii+lO<~_x2-lk1u
zH<%d~m+rk;aozg;olAFwUoS}!uYa$-{}ku(jtaZUPVG*@EF2fMz4|h{{^`3{rol`P
zzW;x(&vSl#kD_|;1{J290D+D(AuIEPW*aSKGh4VcNsxhQq5Gdh5zD4%BnMxSTjk8I
zXZ!1JadYA$QKQa)vuW`g7QT;fpXjL)&=e+pHfZUlOE3I-!>c+aKlWTx6V1$7;$gb1
zV$CG^W1g!eE99Q*$@8s$qq;c!T0-{6EmO1hZNKH$Dy1@E^9rK}mh+xk%)b8IHf_l_
zq0lI<5{cHgZt7f<9H%_HbI8~H{F|Mra~URU-Q}FE{%ZQOX>11#o~{#hop?H@edi&G
zwWSx{hjz6l?AUTC`|78sKbO9{Qt|Op&f)Vn8ZLNjwc==#2vwdL)x)#sNK#ATw$#5K
zdu8vGzu(r$v`|9t{Cb=Jf4GycmP*<O$7ddA`7c~qw*H~%pY_exE!N00%ueY15m0UR
z=+uhMhr<@Sy4kM2BWhj}Y3!p^&%ipl(a&F{^I}-k=^sZH*38}f()MlZ?eoHGFLxi_
z(Y&p)$LP@Yr#xO)rik7NJDa}Km^)+ZT!kQ+)4e6C+k(6mGkN|zd9tiI-QV<t$BGvg
z+gCJwKj$M;@l!Sb#;Mfe=<;`8c7C@$K40d@3a2-_1oR>}ZXXL^l}U7O)II2wu*x7j
z{IJjRBJVPvC>{o#FspenduDY998XP+eSPKK{T;=Z%<t#$pZhZDN$c}_JOB4}_Iy6)
zd;QPTqm$z!_Egj=HlJyjX=gM?nQw;V<BSwWf!-H8_Dy;9L+9=;=b4;d+e$w#irmTZ
z(s2Lby%DcV%sA6LI+LP*i80hDdy7r_wR3v(_x1PZJ^pbl$lmwq_Ft#Y<-{58;?Qhe
z)sm)c7+s_=wKMq3ue0y3KA1BvSH&v5$4pCb)#PL6&urr>bxuhZRy`g(@oL7Z2X}*K
z%-0F^eylvRsdv(k*Q@s~?%q53MRiN~dZWl}Z^Kjv2^G~THp1@nC*QMW>wS7>xA$pl
zH+Oe+cbnNPUNZ47<@Q{d$1Nh&`EC03c<rYz4I=l({5Nq(5nRhFr~5bL*r|M}owhx5
zz1JST<K%iffo0lOW`?$l$CY<=@wf=tOuW6}pP$Qi@0&Yze2Q;MF-@O*Gc@r<?rX2x
zhEn^>UfG^M|1Wcb!?DZ96!P9mbj+Oel!w_k&6ed|=hcUW3?8NdJ!U`GTxa5O5Lja}
z**CnO!O2SS)ON+g%nY+17%pz(e!Ih{^wf6Yo=(I3Kl|TRKm0K9n|YX`PwAq~9Ovw9
z>!05>_N?FW>yr~xo5YNp`|A$pMjPKgwz&10@O)c??@#tTk8TW8=uKYF=^4=Taka>;
zTeF;%6xb}Bv;?1BVfy?w>Ezp+XQz0qpRv2{eDBrQ=|_^PAD%4cSYSTo@Ar2%YX2U)
zlvTaMLcZKdcWd;gJ)KHlb?n>!u0EbNe}~D$r-sJ^m+Z)QU6dxO9{$u($yD7V^K#mk
zW#w-oXKV55nWt(wN}us~TN=%f@VM4`|EG!Sr&u%&njK$vDcIV5<>}6|NwUE`J1!|6
zJK^9J@F<F}bzalEE}7`_VGRw<?6twCv~vQLukHwzG5xyFrIqKB_Uftt^BOLOBbzv?
zvlcb&&Yim=J>KTeU8nP%qO-K7n7yglf6;u&$A7y%KRxEq@1X9trFFXAo<Eu1bNU@l
z9x$10<@<1%;g#+Z1A}+J)Ol{X{Vbcj>+g$~=PpcfzhPi{Yz{+1*Zbd(e9E6Jx;Q~k
zJ!HRcE9b;r?>8@Fh|5^{#o$6_P)yac=uJ^2C6jU@%{}LS<|u72OZhJ-^|C5{cc_kG
z0hj9%j_nh_eHK}s*p+l;YjNILgPtjE8($u3m8*HvIl0{L-Tlx@Ggp;A-u=Dy<L3Iu
zm+q`M{H$s(YxlXOUux8Ij$8Rzc~+?%csy<X_dT!X*S-Fe|95vb!-LxIYyV5l?4NbK
zs&QxDYtz@;u9dx;_2X}UZ8-m?$SHgG+&K3n_1@FMIa&AP{8SIQEP3hGJ>O1R=C;=M
zuoFj~eR})-&W{`0_t*YBbaUdJymEmj+Dk1aTzXbEkJnn-`6Q1~f6S}8*Sqyy1y6ta
zQ&3Pl=~(Ng%L`L9SLXZe-5_0d>S>%!&)HU`_JRj-PsRWJ{$Ks2mOoZ?OXc1Ey9R%r
ziTBA`8%Eyyca6P%&GS%&R&_mIYm4o<OeweYt6p4swK1{u^wR(a2lnl2|7{dhSnzja
z&ew<U&%EEiFsN+p*QpCR=1H9u+w*e!3m3MR2^()uyB82@?D$M=vdnHh`P17DOq_Y8
z?0mWJET$80yXI*d^mL{!f15CIzFm6mUEUe@toA)U5v2Z-xAyHxk9|woTyz<<Wb8Jn
z`1l@FVbLvkv+8ligZ8r-XXWF~t(Z4G`uwZy+0kGpk#5(rFWt|UU6+noare);=lt?-
z%*2c~?cKCtOYUEvwPwE_{S@6@@OEp6x^}m6uX}o1x1)EOap-pY<7b@2lrO)Wn4<DF
zrFnXFYjwBVRr8+RYk%gJ-P`)vym{rKI}5LF6xUxbU?s3GOVmLzbyC1h(cOkq{w~@3
zcw6tDNwRCc`Pmh1l2@5``qtVH&;HJSlT~*7pYHrWZ^|tcPN(@zXLO3*)^|l(+--Hr
zdEM)4>+h<yEU4f4@y!34XGPWfoV2IgS5>`YHs4tDXWjSvpCmVZxT`)tDfM;w{SOyP
z%X2HAdF$8yJ*{tW<lfid?eF&0t8c6{x&LRfeccWHOJ~>FKfJCdyY{+x)1voZ3?A*g
z*z&MO-BILZmB*529?VYF6<;sZTW@&1O6vRCle5k3KD@vG<>vk$m)&;MJbwH8-HyNC
zf^Jv7iwJHLuRM2gBF8J{z8M!3grBBcFi!Z(!E<8A?u@6uRtqxharNCi>3&sp#m2w9
z6K9y;sm^!IpW^swrv2|dM`pH$DfQM}-(UZGZT`N0^Q|p+7XSY@apJ_MPoHjH?myqU
zJn!-{-|XYf3KefY9`9v5cH{cKUsr4F{(txT^Ps)%=cS|GhvR~@{R(#O+GVg}iuXKW
zN2#?Z*K4rPdb()7|Fo)iZfv(+aCJ^Ek-F({the#@`y1wVFUuY|t=n|Ic=L1pIi@RK
ziA6VyD6{-@QtT6MnJ~#{{^`PVhaCB1f5s>7JI<QUaA46iBa3(CpVuWbzA!13V0XC1
zz?8ypaOzdVU7Kv&{_hHm%uc&%DmvqR`meoqic<unc-VeA?Yo#`_eXs`LxYO1X0rC_
z)ARrTc|Ik`b5`EHJvSvj&$R#BbJTL_l})-mClAlBspzd<6{0<5g8h%f_K)VcC#o!c
zFsJ_2<@rfHM+?_X`DFZ0-Tv#zts*rog|k#R7S<^0x5P+ajoNV|>dIgK?gLB>aZBFs
z|N4zx{>R3nN58#UdTi_UH*vG(|NZg*^Y0T2j!v!H{<d%Wb#w9a)7PafTP@g{VfIX!
zbsBewN-C2|^BSFNM^pvnN|Z!6bBbps`R$4R_P&3&ZNvU#Zqs9D&YxvI;Qs$b|G#@4
zHTUmt%Dp`^SiRTC-{#|y*>RZ$3=LDKPEFg)${;aWH+ox;*J72865cHe9TIB=+*<?d
zFL+<iKYuQT#pvy({gv)Ne|7)(Y3myGNWG}cF8uFI4I#6}4~I6JGFirMxZdRQ`Fmlu
zqUUqwL_PhQXGf<#kAF9bL;AR3PR6X4FB9iH&(Yyse)wSJ?jx)R6MvYmy!LlRaGbsH
zoVj!L9<+8ZG!{sn=f5U)LF0zyx^*kE7syK<SDkPDkJT^Xj^4ZbpXAQ_+f}?@U-RT*
ze{|sYU!8~A^Zpqe|B-zEALsG(YO{M0;&O%WcE7&%{p4eRecSsU7vkn^59;}~P*1^R
z%0*fEIc_#;foa!I^sTnr#o41M7JRtH;?KPHvj4C0|M$;{-}m!`T+LL+Z7*{yqU+bB
z2^^BS`~O|Gc44dKpWXF8->9AMpFRCmdYIa}$oE^Vgsu7J*Hy-SaWh~NoqPLb?hBrl
zf{ue35=$mu*(_CS+OhHMi!HS;S~p++WxXgQ+~|sg!Z8MioBKBH?ONg~w6I0eYwGsn
za({13-oCebz0Z+j(#QAxyK+6u`m2rPQO@$0K6Pg-FUQENotCP8L`=1~#Q(?Q)~3Uj
zf-A+EE!IA%Iql4`!&OXrZj{;ND<^FC|7$z7ZI<U#al1dMUqkk0{JtCEwREaUXkT|>
zO-RR-gz)6k5hky$`|GAz=9ULHe-QuwNqYPJkGuX<9NX;SG&Nzm@#Lf56uOcPXO;gx
z`&5I+Vx<9-5?Ah#OXn^acO3KFt*vIfZqiGawHr#7^>YMnjEa5P*ZXw2oAL7W*%ni$
z8A>H~IwtxE9OB?{Vz@9n`$ouI+p0&$ewP{d9KZ92>D~9|v)bod^c(Jaysmf7j7`lY
z>!Tm08g?u&?|L)G<k^=)4nNPuSl7Ned6k<xaM6O71-%a4IonP5u8lh2bYpM&@i(_;
zc=74x)M$U}GduF+SJDN$=#vV^I{Yujgg6}SG@jd%to!<Ip?LnO->0WbZ~JKfXIt#=
zZ+*u*|9w(^zW>)<?uKm>!)BGee!TB(R;cH`^V1GzSMdJVerU?~n*G4`jfNSr-+yhY
z_iVZCqO-McY2D+qyO){;Ih%Wmvpt*`_P@34an7yJHhc^lgAT1Y>i9uutMJ-+GA3r5
zCmB94WM*JXTx#liW7!hn)6ex|>eM1cGGCQnu9e<)uk`9N9(PmyXq{(MubuVitvvBK
zE&Af@ovHI(H5e39c5T!M$`0-76S_1*B6E$X6HCv;V;m_amyS8`FiB26{gkUR{cV>{
zj@k;_3o8xMnrH9aW@h*<GdDr;$n#%w4K?FqqIPC&@e;^65ti4xs5#KS`KH9@gA8no
zuL*HqjM_g>FpAkpM!9D~?&a)tlDD^&@0zW${C0DlR$B9o{PV$k!a~^@CZtZA^77Ay
z&3EEYOkHj^&5X6`Mr(%Wt3`%$L$+?c5i}#KG`{CD14Ead@{FB2o0I=`ykEo2u=cmx
z)yrR;R;ef_6u&W$Rz5T%`s~A7z1x#pdgMGJ^Z8$|-Ef=BRlxC><NeheD^sm_xDFg@
zGkm}j7kJ}i(Y1N^wo5YfyyBT$RlOlV{+ko)lmka@sHodaJ^A$8(c-lWCp2(+E#0|(
z%e0j)I>#)VxBfjEE*;)7DX5uk0gKJM-_!gJg{@*`bYi3Yj3SS4OqtuK<JE3axjdkx
zWYtFJg|AN4q@~}}W;~E_Q&&9CNBH^9)B5^s7GeRVwe>poGjbUll&75A^zYIEjaCb0
z2A_2ukCzy^Wid#c4|UFEal04tb=%A8s&HM_(|g~wvK^}U-M^1dV9WXS+s<8GX*Ox1
z@A})1@+2-6W=%CN|Mz6>tJ;-3j}ms8|2}f_>E*B5y7&J}%rJCbXtHxr)~R=q|F><F
zPu<FN`bNV9u}y^~50@T4zcKER#IFDD-z<5i_36v~y2D*(?j+GFw|!ghzK_n^m7C`_
zW#4p>PUh?tm=W&9e|^DLMTw`Y<Vr0VY`$KduK)jMw?}4DgJ8&Olf25yx?u;k!))*H
zaXLPYeS9VHDX+3ga`PqgJ&&L5eD(6G^5;FG%ciKT)LN@uUS$=(c$?xahC=}wi3-au
zU$mOKz~tGjQbvxloB%$i)N4^p3=0B|NS9YEFjAWn7cs;3X4FxhxR2IN6E&F<cnp)=
zvoxM=xSVIaQkW-1BKbgJ;CA-fm9gU1eae>=Hzh0ya%5$Xc(iMQiGm=rlbTcp^Sbsa
zMqNs>ZVp=nPi>lzx;IFQ;XqD$+TAbDW=gf2?5<<JAZ4^*cdq8v*Gfw^UQ+AnG4JY&
z6S<x4^)qH)dx73*wp$`barFlCJsvbHF>(|zIecwmaPq&a;cxX0_r3gd_jkVSr%Qhh
zc`d)km$vNG%st!;Vi#}v=)L|K<(MyUY~m!Zc#HD9HD+-d&+h+QY+v-g_PdmqZdTCJ
z`Igtjg0$8aTW$|K$>3n%Gi3s2>a^1`eu57A9qHn;)cbUM@0diEUYxt#=k2|3@BEZk
zh`m|a`Q}#c9IwvcJKU2LuHKrVz%kjxxAo=GLl4jBRw+%plJ@@p#^3h~UZ)&%Te~5=
zs965jgWXlNKQH#%l|4H2NzL{WpYKK2>+4th?R$Q_Ixyf%m*{n-hM&{^d@J|U)ww2l
zeKG6nv-U;m%gf))D$?l+N`1FK`Tbh+_qLS_fA=1b+qLJ0TuW1u%9ejO%lFmp+<$yw
zjCZGH?aFNa!v$LLvvkrWA0JjYWxe9wgxl$-4o=#%PGZ?Qfj3bvEqsL)<Nmx`T;2UR
zr{?jpT64C!ZpD0RpC3=nn%UFS5cu-wPZd9xSy!ab_Ij_bIlRTzZr|@&cekc#&ptb~
zJ5^aUZQ0!{-K*_~H8zHe)hHfpnz_2{*u{j>b8;IWb!MHsyT@{^`NKb67Cejxq}IMP
zJDs+f_3e|*N4M^gV7QPt<z$NPyO^6r$5SpZ>)o9Gy4UUVvE0WD4k7O^d`_=jXg(z}
z_wl@9?&BHkfqnW{s(;p`J-;^dO^9dP%a4!K?f)M?-)5zwz@NNk>b}QsuW#5>{X4gM
z-=DMjMza~6W;|H^{^q{l|K{pEUJ(-1F1_^stHu7dWq%&Ldvh-I;-7Qj^Y2&u{c_~%
z<vkB-AEeuTXq^Ag;T9jqa;1*P8lfI<cjx|IXa2@PqWj&2nJfRCssERnvw4YVLX-Ue
zFPr`ApO%PtsplJa1!v~)Fi2#-4SHm(7A&itwe$ABXa6fc&Dy=~+?(kA&;Q-6mfyqI
z!^SjY($e>H!fvTp8G0%A>~yV}Z`fD;wnbpdGOuGy!fy=Jr|!D%%kbc6v;Nz?>G#)V
zulu?8{$E>7h1q9MDeNn#*cK?y)L^7$^6^L8#rO8?KldGwxL<nyF2DUBPlg}e`+uB{
z|2g&lhO$4a<NvOjCd80e|M&HO#YR>J31J40ODx*HI%}rvv$39DIO(HSMCF<uzgt`>
zO|rSYp^L9I1s_r|aZE6h{6F)#KY!B?<^8`WTHlYbFRj~m@1^0fMN2~S&qPiuiB*65
zKX>cv{W?{D-oG>3duu;az4_Ts_ocFRTY^rA#8x&69Fox2)6HDkA`s-ouwY7%7w6I_
zO_l{yuH52KoDwuEaP8J>R(*?2e~LPJc+EWGDRPw0DS_wMkqq8r3N6=)%>HjRw6mLb
z{^|Y?t@?AU&Hta?|3Uu$;q^5?p4b0sUcdY8HvRgS$$W>sJT<PKdekH-v9jUm#?#p+
zy`sy6W*yzrBItaW@ylU9a|5&Gr+YPCntxJ#ZvX$-|DWf!@BKR8ddB>JC+GjUaK8RT
z`Ca{gH|N*uw|{-AU*8%$i{s<8?faev&;Rq}yY*k&{~vQ78vOfqF}?2Fy4hR9<~<c^
zI6m)%{1SFGw;#Xr>(9T)5KG#i^QP#CM7Y$f#9NYaR<ZV1y3dzRe)lx)N`}Y54cW=v
z3a3*y`Y;@j5O&`<MN07qXUw}jTQ+W+FW9EZ_v_;w9mi8^qTl;HJI=U3PUZC5Dv@k`
zZmz}u9QF%HE*Ert`ehog=h4+ixO7hIMVC|;PEt?_*|h7@E*tSVtF|v!&oa;3b2~Zb
z)b*!xm!`{Q{>Y76VI|4F{;cV`-EYkfXvDmUw+mj*a`f+xR~J8(z7A0`do%Bj-Nxjt
z*UM_T8G4L@gD0<YxXW|9>UCT7y}j)}%F;I$|NHSM=kuqK!dG`L9=({ojQerx_Wl3Y
zHOJd;tjJk<w@ZG<_iwfDZ+{P$w=Q@TvU>iCjjN1j__NPd+&1$?YxBVaN?{TmW*trQ
zPg<DBEX$T%ydiA*7PTv;ZVg;ZGj+dCihI%b<ld)y(E-P5-md?@%k=*K!n<qB@9o|i
zQ83N^($tM6UaunrdU~$)2p=n~pKvPiQ87P5O}nnClk~@zxl^~-|HzwG8pS=={>NGU
zN0n1FZ_G)0C*W7e!^M-}ciE-sbj^9Y`frD>3LpJgvr>BY$4!49c^CW3SM0i)Y5(Qi
z_TDLP+4Jsi+OehN!BOF(k0SWh*QLKyIlObLSm)A%JGQw>C~|rQmwt3AzWzic`ODYs
zd*9u7<27RmLxA+jw|DH;F;1JsoEAJ+tJBc6!QdK)V2{8dsh;;Y`AqL@5>#Ngv8D3z
z(#IG79QtD}XBnV3eS4g_Wz>T?5{fM>nZ=XjPf9M`|LJ=Bzc;tf^JOyrx!7njNAUKx
zqIGhbX`SXTZyb@Buu@7=l2goirWe;D(aD_mHG03@|M=^;T=k~AS^fTgIXCvy9${Vh
zAgKRKd*KWf_rCA%Ztni~Hh*u`=@d7u&qsvC`RvLQ1zHY79NTWOTwL$^Y1Z>+_e^{F
zPwHQN187LO;d(gN{?6ylYb73?$>98^AbPCfLR6-+fq{>KljO9G7N4e;FS+_yLccw5
z-lN>g>B<Wy-g@&XlkN0j4hD_3P2D*?LA}y}f1DPVhb$1?5S*r-I?4D<<eGF#+soY3
zd#i&^etYw%@#>wHZcQ%%r{I0FHSTszPILN|A*^=l*eP=lsoV+IZY8jsk>Ed`ki^UO
z<$~j~<nMi5F}tpqGH@SU)tw~1#kpjvG}GRr2jVy%C%@g<nh~HM|M!y7KL71CUOGu{
zb@C$eR8!riUlK`7<_R!3(GbST=D-#-d52rsqjM{#8J~V3)hwocwMV!~;Alsao7y_}
z=EK@*fm#ltK1H85eRh)8mYJ5*Eokz1)^e$&xvmx}8{g&W#g;n7Rj>R0r6-?B@tj`0
zP4-TXsY%sJkEbkJa+A~lYWv^3CN`<1D<fapE<94)lP92c_SR3AvNq4%^GklMl;r5(
zT_h9qdHbHL_th>kGcdS0FtoIkU3qZ#xzRP(m8~5g3^Knz{^@szD`<*_3U87~%%8Ir
zGdM4mnP+75<VstZX*z%I^?#xh{xU%$$(fTug-fy_?YD7H)XF_M7qz#!o_iMhX=zz`
z&WtkQnL_gwa#|W2E%scpI(gG?_AQ>nQmiS$&SxtH%hIhki`JX;&6iwq*yZA;WGj}`
zJGM(-FQ3jI$I#F)=?DW~>gNlp3?2GrZbo;G2nkg1e1B%09K1AWQJhNx^BLPuMP)Ym
zTOQ5}y<@_ZuuK2^(Y+b}4*X2h-e&O4_TFm#1DhEY=Puz$7VS3aFg$oKLo7b)_$d$O
zC-2v3@Gv;9(Bw@zqPNRxs+Jd{veBf=L9S;NGI?Je7n?qR{#mxp?1@*FeL3UAbHRF}
ziPF^L8yz+LT6P5F%g$AvBEcMX@73w8y>?gPU!?S%V`@13A?nX2wiAYTY<D|ZZ1p=M
z+@hgep?mOe#%^2F>?!v)?Yv?!i^(DLwZ?bdnH(k^jEYk`PJN5I!#TToiTtUeqqA@B
z4~>_Lj>z~TJVU}UGE-{0i^-K>RX&Cep_^eVG+P3Vn%ACiezB%(7sJU_Dn7GvU&igO
zSYLFl|JKJZzKw=l2Fwfr&!;~P*V7bB*nIs8XIHP(F-}oUC6{W6LUtYQqZ3z#%$a$&
zJhNUrp=n|CDTl)M(dYL6iP*e%l}g4lW(KF7W!^VKEX|5!`FGk$aCu6xMlEscdaYTd
ze9ZFkjMw?Mj(lo4Q7n|sP-0b{R`&4Y(Uz1`A;EWz1q@hMKl^pJ_0}@!<DZH(+`Q*5
zT;if3akny9yDz$9dxxuAn!*(Ia|g35>aR*)_f7q1Ywo}D+XIi?{PU)!t7LphELIDe
zw)|~iy$`4Qw7@k&qDTIJJTD%%{rcU_!bUQxLCXW33<G-3eM_Cv_-=vhqA8&{Jq{eH
z(fgzx)Jd2&-FSFo{f<uG`MV<QFZbQwSHJ6#LXLBpk#M8sJ*l$bJ8~I%rT1J#rPFnj
z4)henExNg_V`7k)n_l``3&EgkHBqIW_N`shog1|DR#qLEv}>Q#oL5Wt|Bv3w|L4cq
zt5In-lV#7RFe-$-c+&anw7dAO;$GjQItPy&tZ+WNK2_lG3VG*iZ2gYYW?M1qs|Fg^
zJ^MKM@6vB?`QO}&@L;@d)VEZ?u6EbIuj}KF2rd-6Q+|0{_xYOGEmIZGoSc*%A9HVO
z>J-a)fowg7+xm@F*Dg_%d6}_OTIcLJU;jMjGwUi3GcRcCSkf@T(88)R>*XO=fhkhU
zx8BK}v(w<w^oXr{UjMo+u>8c?CdY(;l7F8r9evu#d%3yp{h2#j_C;$-4%f}m&E5U7
zG<w}V&dm0(Vz<>FFE2=htp)gT>Cl_3>mrv-51G2^DCT*8Yc_c6wMMzKroYE;Ymn%-
zTfNi$-)V`s<?r3N<>#zRSGF#?$vXGg^l+cgtzC^87o|Av?W<jK_}RW4PO`gFYfCFt
zZ<Jll_<twsPWQZjC%73B7&r~g+OB!+FW)yWHvHbE^r|;2OaIp0vEDq#%UAPUkNBad
z@7|nz%Dwz`yWD<>Z<pu3UO%1fPR5apACK=><Xq3aY`uQ|tXnY~yY`8#DlMt|dgj%~
z>0uV<S{;pIGP0LmRw&e-xkWy)iBY*Hur^gdJF}!IY8C^RqRnyRZM`dxZ@uQJ(Rx9o
z@#rRZKHaO~&9>sRU$39}z?GlTt2(iM;b-&s8qH~Qb@!O;xZ=R^H7&Ygf|>6F1@*-%
zBHp>`9q!4|s?vVDW%3e+4^#h_WW0QN?DhRR-t)Uy9G^dWbGiQGrPKX!X$`AgUk9zW
zo~gU$w&6eh+4F6_^p&qEjF?~Z<6-=tqwyPbxEbtzUHm`IEArIy`yczt|13@~^m3SJ
z!qgV~t}@Z!`yKAR(fOZ}mh9x+(KT0xEwd+MHOrf|B3nzhC(f8ITJdJ}{eN!TCh+#w
zKDcl&QKQwVC%EO(p6N?tj{Iebn`pH6*Q5ETQ)>M!&#qqfKfJ$o|Jup*r2<X|B{Y{_
zJ2k_!dcInVmgdw;UMshr4)IcK5e&+lrL~mvV3f3GtD#%=+9{KQ+ybYlbWRZxP;y%0
zIZMS*F(P<ZTEdlE3N42Jmfv}6ud~91{qDoF=66ay$IUyvlYj5y+?zFZnW=^sqg*~^
z*B8(EoU&+^XrcXd*Hs=a*%$BmG!$NBKG`TH@b2Iz8=KmM#^CBDA>5+xS&d%s{%398
z`Tw8%&zJN6-VABE|L5BFCWQ}wwcFmUuX%d9Q{ZUKJ6(ReAO3Uf?5r-fbZ_Pjl%I2|
z>RrUL4XMxPJwD!7618ytCACb;Lqe<EYoxeyJ?_7dGkp8`Yr0(RyTYhPjZGoUg`J8T
zep?*_iV7S33uei>-Cb)OUj6r1k#~!fpU962P0bz2`S(6L2%eg*CwuHxj`aP=uj&&k
z5)CY_y^kx}dh><U^hKxH7FErfzPQq4=EmbP+P5=g-<gPAYI^$cvREId<LhJFw!hXd
zoBnvC;lzhLjGHo2SBj?^3zxNRZ@;v0g+swv-QOwpSA%L__V4?B<*|DAG<j9e-p}my
zAE#Z^RbDe`uEgvYyn)N@1nvrO)P3mNUS%KKqT;5rShb|@oZTn&^WVhT&ClG)+G6)}
zZgJ(}?KT^-Pw)F0ogbC{Nbl3%3bO-z$LBn9<Wl>&GJe<f*%|@Yo#uS<`nJ68JF~s!
z*PH6+?fzu<Z;|rW=BTttXGm_DU|3&Wtn`HG?aK%Mli%-MoO^oRr*rw|ww77_yz`}K
zmBY$KOSF~<1vt%25pHoXTIjgqEW_*zc@7dSh7}PN61UpkwY_7M=;<|7l2mSLRSD4X
z3|%GjW!0;_RhD;a{O={MHBJ9t_^$SS=v0*@PEI>Y>+0tezS~#5e)l)4>iN5`Z{KJ6
zeCcCp|NGUyc1@S-yM6O@{Qpna>pzG4i7THz`|)VC-?!7n*N?QHDA0&KJ7MC&FPC@Z
z-RAljWd369+WJR-+;~53HP_wyQGLJGy~!JN#iK8t|9h@H>n7i0p##VNed@gb<7xkz
zT^ozOOqw2h`Kd(?PxjW5^4h{&;p%5%GY+RM^uGS~`&;XK-%rfi(qDU9I?u1C?xuF!
zHU47$c~SSZ?k-!!n$NO3v???syYA?E_hT%{AzvFW@7=pxeBT?7w{6kyf4Kj@-Rix!
zSK!UNpUl6dpI!XC&f@2lTN>M!CAun4)v#cg{@Ofq_rEXCW?npg`q-s;*Y94rwL9eZ
zGV}d!j&w@vt?gCvj_hp@jgV}g__FM|)$Y7o<{@)gUa7~ve8+XgVV2}`%dT@dd`ijB
zzMqqgvbiv;zxrHyWX+Rx>wjPK{3iasYP<e1`5zx1-~Y^?Cwf$R|F2z3SvT+7SoYz-
z!RU4ICM}Mx-)(Dl$;>(V=-=A=Ti&03cjtbrPncS><HnWj;c+*z_LuxSw^eYy?e@y=
z$LHU9wQTK@?e7C#SKirgoc2f7`0|E-Y+2Lxzn``D|EH75+m8k+?8*Q9=cwoX=5_1!
zpZ!fVEes5KZ@Q`Uebv4dlK(z0?$`R#@`c@Nr<60-RgpgxmUZ_(rAdgaO)I-!@pr@1
zldpt*wg`#!i!YvbRBrYZuk=rz^`SN@OAD?&Wfkys6R&!_{L+@03QD)uL{%<Och9S|
zkyzL@L)bA%Vi7~`^75n(A&#~Q2b>NqSk;%eCb#F6i-qO8P$8R`fSnWg<s!^ydg_TT
zKK|+K!X37GduEEiU%K>&hNfE6*9XFjSP~38mOZ?;XECefqs5aiK09^Nd-B?r%#f#i
zAq<Wgc9~!HR&RI_%yIKmr@Hy$sh;(&`S-FHtGV~*ubq2i&xKW~N4i(*?NZw&|LW`h
zMS1UIY`#poYyLKW%RAe;@3&^$((GbX-!`G(;B@g#I(=*IYlR%}d&tc6_)kZ;x@(I%
zhnI`%gi8n6Sr%Ei9qL%q=KoP=hLnLKzeMkcFBv6?k0<Kn8C+Z<)7jO)B+O%YP^ja>
zhfk`9mU=e+V_4Sc#ufUhD_PprSXU=8Vxtz*fvyERe!pnHwbsvmMrXU~6sNs0$LmD?
z7@n5kP7M=Yoa~>i%#|3^V;{Hvs=3xVZH7G)-Ot_aUyvy?_pXgGS8CSVFwdE;S!cSx
z)hCx#d|zo_ld$Iw`ve!Zmg>5<?<}@1<a(TVbxkCjuUGv$=Hq^LWeX+3;|v??-ju&v
zzg<{8!I^um%bb{3;rCe0*O_FjxS0}S_otoT*I}F7Z!H5w5xpmNT@kL`o&HJFo>y!P
zSs0-9Lu*Z(MBR___xES*n78Ou?C!~-%}SC}O(*(nbz9O<_4C62zyEfKwSG06u9z6q
zq@NP-RQ|{M@6w0wKDg;ACUU?{RsFr~-!I3{t8CR+?{qe2ec<!-YWMqv@p1-|Q(bQF
z<PeFd&f2@<gW_S4IZt+KAOClyx^G>$QO5P?xocJ(`nB|+V|P~V6alN=6~(_F=IpbR
z*?ThP*Hn{*-m8Nm&t=VVvylvCSi%*xQ^iy=aMB{dSysKD9ImdItY32Bb@W{)=Yu><
zmG9Lj*Vx$9e|xdCJAFy#PCmvD3$Lu2BJdz}Mz*F_Q&iigD@#;wa0+og;&FF;eRt=(
zge{40{8)My-R;tFTkAISr9y>)%K9uxOYY~FR!JORG1;_m^HPa+qju@_@e!7lZ=O`u
z-&NCD6s(*&?b0Qi?BBd+o@K}XJ~aQ2{rmg%XCKXo%)V*+{r>X9HJdK^>#{9g6y|-s
z`tf4%d3C=(9_N#_nZf_%$mP>|-wTCuc|U!x|MBDG)IiOLXIhJ;_ny_cr)sz25Nl*?
zbnSKaW99ZYX1+Fi{#+{O$EB$MS6aCZj!9g}+G?Zk#NicE$$ntQvW?r0U0HE`%~BhA
z`RHg%sa5_qrC%QG+gtt2`ds*7$Nf5Phc6b`NF9B#F0bd_--D0+=iL)Jw(|4yaC2^H
z^UX)9#E*4ZY-*_caW7cCU-x_4^h<2<QIUNw9~_J=mX7{;C+2R%=8cyB&fedbUZ|OS
zcBVp*=)M^V$+a7{O<Hd;@AZ{UEq(Lj{%?){?V-CU%vRS+UFllE!$a40Xld0yo)~+t
zeX;-gZ~q?rtNr~vW=rU2nYnN63%~rBeDj_D-iH^wzg@T#bG!EK^_oZa`?uTk{Ql;`
zZTPk7uav>NT-U`@FD8V9KCLh*b7X7P&i=@5|KZ@bkHy#HiqH0LzngPQ^2o~K*Zj5x
ze{QV2cx;*BvS~}DrT;FTUr`jX^Yy+zde-+_w{paFXH|UqVk`gi#zy!4eUCbHwaXu#
zc{#7H<o<#9`ny}_GXFkvNJ;Hc*tOHe>H70*ujXxi^>x>MDYnAJ4{x{yinz9Eo;KRP
zN9t|l1+5aR*krfY(y!%zzp%Y7_5F~3ZRetck!r4`@0#D&Ke@7dQHONt?2@wgbvI?#
z@BO$;{r=zE{<*ntx92F;-M60q=e7O6BOcYEE396|T~wK{F1-0_|5v#^&r7(9_u1rk
z-uro6{@3aM{{mNVRLb8u(y#vXN5S`R3tQN3YJE@eOJYvY{{DUc`!BZjwMjjT{312a
zO}Ke?C9nIst6lReQoi2*cftDjBgIsoj}gaWFPpV_%bWdqwy>nIFn{wMos}QD0~epj
zktr0CR+_x*n&>@I$2lzv();u0+U-lMd%e#pCn-bW@YI^0v(E7rFWVey^SAr{f9dDP
zpXa~5H|ti#{<k}{a(Gt%|M33*?W%qEe4<Vt?%u9@ck7jN40B$7xBGK1S-$dp;qs*p
zNiNeCEx6Pv%z10Uo2~YLiXJ`JJiF)B)b%wFx#NGFQ0|Y}QS!0;{>Q%em7izd|9tQJ
zz3&H@Jw;R_e=Rewd#!GJDoR_?Lf<SX+1HM<-*(?m{{3m&dw(5dR`oa_80cdbl+(fB
z$uxWGyUGVA-TT*_)4g)@%Js18QgeU$tv-8(sXM{_@m6nf{Zi}Q^HifQF8}hTuINiw
zVAZR6`>ccyh@Wdujc|4Pa5-wxnPU=cioQaDQw4qtbeu2{-fX&Tl~(9iy9Zs<)bBaF
zEDseAy=rZr8(jM8s?eghQs>W{Isbjtk2Mi-adqE!|0{a`?)9TBAFs*({rJA_bGhx8
z2Y=sJzOSBDI(tLylZ#WM^D<(p3;c81LRZf2{}pQ<eM{s?$Fms?|FqPEWvn**PPh9|
zA>`^O6?jKPbGc#vd|hvEZ~gtR*R{*nY|!Zb|08<;*TeQ-oEhY*-)!7pb^kZxl~-HC
z_y4*&|JjH2buZ2T?0^5Wwdtq6-=62C*Wbity!n0W^}bi@nDwQm&+hEyEBV&t$3Fkq
z;(#_G2ld&T)uec0)~4AC9+%nE=e}^>r&#uvtJhc8t}f$X5Q(q;oqc{y`2Noqzw?K!
z4%Sw)pHtrW_pS5&((4cZb+2FT9;tlyu~X%`@>e&0E_biB-!8Dfpzb9rcezWMUAH*X
zrK&00E``19{`{BQRWnrcbt_L-o%!oMpO&uQ_4S$Z?8*0PavL3@m)8F{b1QuRlh^h|
zG3N6mwn|;RwqVwa7ozdii_fnP__>P9^@Mw<5zpTwld4Da{_b8E%TVy6ZRsWN#Z$u$
zE4{n2tn)_V*`@w6wSO8v`~N+9)HvO2)?Bw~1-9Pqm0#E0ug|G8uK&5cKJ%@EcrRPS
zirDI3>*rZ~eXvyK;GvMii{`qh^)h5Uy`s(2%f8g<_MLaHTO7H3SatSI66I#}u(aO0
z>7VufKaJ7*zI-tMf8g}yrD0cRA9<ToRG9tx$gRu$@j^jqPqLd!)(L9u?-plz&=uhA
zW2(il<@qz0=B-o2Q*FYxPYmQeC*C%L=XYSHw5N#lifx<Ia{d3D3Xl8#;O_J6%su-I
zbGE(ud-mX`UknZpOAWrw^?QD3Y4`U#-viRu{p($CS@JgM%dz}DKRe_9-cZrfd{nmg
z@R`d;cDxPq4fPgZpm6Bt)2-F=Tewe7eEmJmTvz9=#r}?!C)OFLsd!#`-RtY}Wc%5S
z00yJKx4bXyxSG@Fwz&UpasHX|dzG=pc8`BX@7lXayX(e*?!GyhX0u%*?J7%tmb&vX
zcRX4VwwhmklK-bWo+-A%R$rgoaxT{2wQS})o4@yJ9#2$WSatt*u-BR2_CNl$=6(Jq
z%^$NlA+GYc;De48T3>Fgs{Zrx>hAad3@m14Z_nTT^jY&;R{4@3-f!E#zsY|u8S=!n
zZR+pKYo9#&^-O!;muuesHGhtp%hkz!f8QfnfBeE{<LdgrK-QoC_U}obqvEPjbujga
z_M_cuH+i@&Eb2`TSh!E*xXb5@mpmE+Qp{LWYZIB}C(rEImRpn<v`y*q^j<Sf!K#Du
zewP+%2VI&`sdPeAFp~Mp;fggz$2~8rBr7t$dcyjugk@^ug0mmz-i`g8ee>O{o59^o
zm#j>J43(Cwa=C0eQNHp~jH;D`+98%SrevnC-4i=I=H3d`-}xdbCA&r8>5=%DuFVU@
z8<P9@Q`UyRd8KzP>+X?~g@qr?I9^U=VXrrxcV~Aa|5x^%K0;G;`;4~DKE!)@+Z>gg
znF336{;rUBYYqE+ab0Eh+>q0GTcp%XH|3ra5}vPr`nJ^D&4)MF|2P%RzjYTw*ttLb
zPrdj5vRFPXaC;QXE8hbxRa~J025UPPbFCL>Wop}Y-$(mTl+%$DJyFNzvhSO8R_3G4
zXPFfT@2IU~<Txtt?AE-gd|!D@YS6UADxIfwyK8sN`7Rsanr6Zfr=g+bmSn=w<#3oO
zvgc*J*m?sNwx&bjE0%k?EJ|n+W^qk2;MM)Y<lG^-^Z>W1($*!8D>*!Pgcd8iPZsj*
z$y+m9b!y``^CwR8*|Pt=e*b6T>u-Cx4xGC9l>hIY|1Z}1f7_zWTx7T849kivgPysX
zjl4>Wgd`c}YE3Z|cVt$WHg~eBMhBNt{t6M*1<O`-IRvD&`Kb#}6_);dsPyyQX#N{I
zt5UD2P1|I!lGkfC^M&Kli@lrI3a@^Ad9T!DsiHR5kj^zLLQ8!bIUE*7H9m{+kWdvA
zv{YjVyCPJzXpx8Vv$^lpm!E1_>y%<?p3<S`pWdUz&go-0ky&uUgln!3m!_Br+It@~
zS;c0sXkJH1^YmjepO^0c<96F4<g4)eztazUe^*+zCYPflQgy+bRui?$PXampm$Y^9
z?l(BT^s?LBU&$Fu&qmBl;PI7N)W<o^<iPZ(Z_Ji+;}`t2+_k0iqlb9ZmZF3DCM)wM
zZjj>Ul;A6Q;$X;rY(tYls;2G{E3FWg!xQzkbTDjt!E3s1GY8x2#LPb9)r%suSKfVg
zb<(t5CU+)n3Na{szEVRlQo_~nBEyy0OMG5ku{^6Ja#MHvzDM_sqC@{){a^Bbe*K>}
zKLc+@WQ1w;hS}<Tf3?xnr?>2^;rx?#!wS_rg+86_m}L8P3U9x5e51b4wj7n6+B0_E
zy)kvgN?$J{5xtyqrP*t%qQdeF^aPI_Guyaq&8qxgtD@sRsP3LIg>#L7yqA91R^#~f
z=98~Zz3BelviAJp^s2>s?ydOh?mFqHT3_dZoD%_0RrOa_oc~i1)U$WF2j@Pnd6Uz$
zv!_KfXM3y`IBu4EmHqL@g1;^z$BTD=uV6p9Q}||5@r-4GDZWwX_4w4c#a-5zGWBz6
zs^z-d7HYDZou`tvUwq$dZq}Cibp74SqF1@K|CZSXE(?5kHDL3^&{fTa8;}3)spR+(
zSHEw~x3@Fvjl4Fqy#KNC`j*$6A@YCM|35bO=jw|`dfgv>_?Injy?4)!4I57P9Zv8*
zp2Rz;=f<UF?cI~Qf&+UcIoWq~%6lstAHC7-Y;F9+`Dp-auhhi_UwU^|J*=6yyK0ui
z!jA^q<G$%_s`xVHn3t`~qFW~xh1uo>-i)8$!?y6U*<vr*;%yZvxyi}<>}2$ImpRxz
z_PuD^9vvOJ^{V!CnM)R{czBO^YroxMwYHOoy}4(7^{*qH((iBmzHs^Yx4RXWOXI%_
ze`a6D{^16D-~X5T``%yK8RxTQ`NSBB9J!Zg#GRL)<ydv*h)?KF<GtZaW}ZBLZ>pl7
z562|ylS-F!T+_`@x9(iBYKeKt-7pbXnLSd+D&FiBPFl5HDBLRCYqRj=rY4>?Jzw8h
zHw8-8hOf)Mw@Byon)NA(iq((H@7DcT+J3aNlh^%N+QzQ1<~wN<yZZdr*FV^A`{@V!
zc|Q-HnGB)|emPN_+a8K0FV9T7q?GgJl<EF``cXY%#-XB&jCb^7FPxavack+Vl6j7y
z3i{_(vkBU-m1Sg8+b8tEwLJE}?EXJ(`+Il405{_5K7W66bE`<xpM&y$4t}q_|9$QH
zwY=_&=l{Gp|L4c;`@T+=`*dyl-}mzSpJy0eII_gM*n76LdQ$a6R&%rXZ>iq;)i-Na
zTTAe6)e?+8BDv)Lt-b$M#m~jpJh-^||I_dCbEe4MiFkeRMw;zwjtm>A=t*U}B{%wY
zb%t-9c$ahQ;s>=d?)yK!-v4dor$ougEYB@Bg+{7+e!6V`dGm6=x$~wa%ye7V6!LY|
zie2Z6?bi6S8h3ke)XjQvS0cH`^w^574nIbR+YK}H#RZ<coZPsoV^iY$8jg7#i!_v;
zJ!t;^uE;^mSUR~feU_G^oom0H`}5WZTH)CxpZ2`y<x<-9c3X6xY_*N|lGyL!=i>K#
z{&qM2$1m~t`ii{o_m=ifZ9l!@epXiG#cN`(N?rDRPnM7Vx7pr$=f-&^Qu;4=HCL(5
z{`)k){<C@Q|L^}EKfgHN{_ke{-{10of4j8Pxt-7UW9RY38o%bfuRQ(!@4feipZWhh
z;Qw>z{Qp18?f>kq|99KUyv0W0+>6rRd3y@azh*ROy|mW7=iZYaH`ns-`z%wvUjN0T
z()Rf2w~jH3-!DFY?8%d572alQY(?!+E#c=MXZP(%TlrOqVfN&$X_sF5%l+%0|Kq~W
zs}4SEIpXWi`mVS5!gX3g++XsMO4iz5y*;m=)Xx4}kfnU(*<<VJFP61hi%XlEUCzrg
zc4m58|K`km`MWm1U#LnR`J?Jvb#~rszAfdYn_F+VER7C+5ms@t-Os-0+d})lt?&Py
zEmr@v|L@`YX{v9u6rJ){uQ7=1nXP<r;&eadE}qXTR+%Qpx2kN+-l;z)Wo4trbS0(5
zVObm+H7lH0Od8#^jePE{{vH(S_&U&a$&qb|*@pc7-;9+m_pDhMmDOeQqp?`=NN21*
z_ro1`I~60|`^Q~a`+a*C_b%4fRzs1<O>D;+coQmib6xSMS(+EV_Trl(p_+l#cVCHz
zit-3EA93+{yl`{dm4M}wB^DJv)O~#9RaMK6XJLC!?d4Bc5x%DN;k+t#L+d0p(M1Vo
zk6!(lb))L_`TZ|l<9{}p|NT;(@b=g*1>ePGyTd~Nm9F2l@!FX_+p2e0TF*Y*vC3<E
z^~$f8#ARQUyjJ>kZ~3+J>%ZkZO?r@e{k>Jmg6N$e{{8m*z9+=7Mt~u3LR!wc+@+tZ
zt#;?%+FrfyUGti}9{>4qwXaq_UM)R4XyLt_l~Qbu5;OEZ3yY+8W$la1Hu8STbNQd`
z-Pw6}Hs{ALzvj`l_vF&ev-|D08l70Z`SjmkHIGkByt{s9YUbwY_7x>RUtFH<rgx-G
zIC;^H4T)xdHr?iv+f^5yl<_lZ{lo}{OxvG-%WKX^&FeXxXTAIBue;Y}-Uwa3^zPcP
zR{;+4`<|yfJe2IOFMsQDZ<eR&^*^t|@7(aKNZx#X?eT*<{{=jICN=3u{TKJ|$J?%5
zW2?UP%zp3Nt-ZIzml?h3k(_U7%=_9n>CsbhIm>^$#m~Rrns!btl%s8N%#;&XEZCe>
z@2xgZnR4qe!-5sFj|6Ue<S8h1Y{RFTIZF(t{whA26~Bt_@}f?qLl#pM{Jof6Io}0b
z*&3+dBQ)cT3(xBWm)5|}MH3cYzhLNjR;|2jclXMh@$0t=b9YH!i||SQyUf*)<G}U$
zKPS}+Q*H@HvsPxPC}%|QU)7VgJaYV)@cX-sZq?^5xpZB9btd=aolUD}NQlV#MBOhc
z*f;k|`PH230Xjmf9oAK}-QT#U@P62*i5J@@*O;HKnIdqe>$>2jsg9BTmtIGo?YQG*
zsi0LR{mJBbi?8{Y0`E4S*+v^4cAVU>Fn&++`G;v`l{frl|Ns52^S@B};;vAJr58fJ
ztaP_3N#PXC4w#juIx9?Q4U3P#mcPm#3lolR{rtQ0dFOMESSRjVjcE);|97{k?bN=e
ze)t}X!Xu7V8LqEH7loYKwmyAU$H`CIe8fI)$&>E2E%N7HskLqQLM}!Z#jXb>tIo09
zd>48|$~bGH)lIR-A{tDru4xWS_Ri5-7`0}a!8!*A^Vw}LUxpoRyJGoo)$D!6|L@rE
zu?aZcA6M}q{GR<CiKRY<69ZLQ8Q-mHjge+)Fy~odS*ZBPF+ifoXH|rVY0t)|46{~D
z>#`KTF(FD!pws8|6;WY%^F@ElV>kca_BT-1Xsd;nvfrAOz0O9A26j^Y)7Ve<&y%*<
zm80e8l69kVlj7bzZthFE8l4(rwcG-Qrfl1~)}@7I@r{ts1O>B_ov)U5T$vGC$|2FT
z^A!8BfDXP+-4d%Mx^riJGU=G{L$dAi5mqA?NAEz-H<wJgxBs~juF8Eokz43g@%O*G
z@11J*y*tP9<+EFR>iJ`>BqvD}cB?*0&|tX4e{6yMm7SL7X1zJ~NS&$GP+*zhjkFYr
zgN|;F+G|ZUx(o_U<WA3HmCN<m&NrVs)T_lrwMopWasiivi&|=OLn6au!vemjPOVEl
zkEVF3rukGQHC$QoeMQi`_m`H=$)3pf+e*@V?a9dAIqoTeJzK6a%$UUT+BSmw>#m9i
zs=MQV2%Fu~b9fx{qyFB<5A~JzKVA#!p1ft6Tbf1T<V7cBc|2wKmDZK6K4lqxO{jNA
z(c?Rn%c_iLM<l+U(X`2QnJjBcs-{x+RBpQ`Q`Hy5`p-HWH7{H``f!!l-^KYg7rFE9
z2}|$Ll34b0nXc`z!$!VqH}2VHSNUNfw|xDNJ5~8Is+lii-Zcq#PTDcgEo;ZBKT8Uv
zuN|BC@Px+_7e$X57Gmxjuea`Wv(!AjCr5va_tcNSI;(V}^*^<KOEOG|{xwZeV~)q}
zSnHjphLY}`LI;08nA>^s8gKFHvc#?XcL(QRyL7g<QM-1x*!SbEVz*U{ylg%;&X}ab
zcg*AE^B7gvtzkQ)%gT?bPtV_x_tI(FANl`JQoXHTa+v-&{_n^CsOks)Rnb@PEnT|y
zR7CdfTi!8(;g4i2n2v8T61<Y+HM>E~RnIj~bmbv~)V7$FYp0y*+%n5EZkNE!74wdM
z{k21@?eLw3pkz<Y;5f_uH?s`4`udfrhCh!La{qcJCCF2c<Hmk-O;yXix4yq@VwsuE
zb0)&dak7eB<XR;;3;TI2yPt{g4!pCjSMZw3ii~ujBbml~<$UDr|9*J8zUE<X{;!+A
z9!)%5ezRG==9T`xyX?ocmBlJP&b5frZ!i8_?8C80uy~%euq5xHHWP*=N0vAq?PMy<
znslUR&$@iEyM95d-OqI@GHuuzdgXPQP08d1i-baEoQW|$Clu|YC1xtP`jB>|;PM40
ze2V!a51C#+FKcDf?s>C=H)OFHe|v4=vdiz%ioc$n`tV})IXUayNj{f4gl6AVc*NqO
zprk*`Y|$d2m!hjWW^^t17_+MDgplCQt#=H%7H|qa3rb_?a0%@EtmG#!g)?}WYyoU7
zfR>lT=Cu5ZtJ7-^@BcOHbk@<&hpYe3y1wVz;_r8u8#pFzocf)eU#8;8!*;#)B-?KJ
zpPlt(@9*|YuHESNc8#HA?1zUTQ`)TG-T3@8-mw0z>7A_LNh`Qc$^3M?BA+I|`~4yH
zdAEMO_<LG^U+w*C4XwMUb~mnAbtuIqsin&Hv=ZM1&%l^#8+sDo$B5j#|A&A7znR$)
z>i%>0y*Y5}<jcBHHHKe*vaIHFJ<AmJ4isg$9AU5Ib2-6wdequyd!{R#Nm-+sAXSvn
zBPc4Gx@_f>r2#A23`{FK4bx_YoNiZew2KzMoqpPByXvaLi4SeR$?tsjj=%oNwcB|*
zrzdJx?|y!^Q&?T|1@HB<cYi)=U0-{5ZSmYo%f*iiGpsPbaR1QX?>l$DkF%~UD!$P@
z<NNe|*WzZBTm9Si{#V=fJwJEPbFX)Ka#Vlc-xrhpk6rtBBl`X?(fE%~?|*8`XPlsN
zl9}JG;KNK;v-zhxyVdXiyH{VAxjE#}C8s-U-*-Pgu_0V?SC)ld%G8S5v!&8%MlTE=
z%`oHQ<rHtTP2jm2;Tp*4vGQz(f3Mi|XWNb~PTTIryZx5<<f8rZhfWw?eiUPJf8F-W
zHFmi?s~<gV{~f3<c+qZ!(xW!d4xx<L*X_H1=RRGqc=Gb|UmRw5Uz^fVnDEGocb)2#
zB`G?*w&!H-mj3&5Gyc!L`frn@;}{>TuX}xO|DUV<WxG7{SFcG=TWp_EeC(}7gTf>i
zw#QkkSBPb08Wt{_Jmbu?o#)x7PJFO%VeIy40c^ZM=2teTDLrXjpL&f|lD9U~VQYuZ
zbce{6YfEOGsMvRvH*`h%#f*q;JpI}yw+fjx2s%&8+$dasxO~r!t=ofd-)3Ckc!Zs0
zq5_AK<I#5epHp}H&v~U^dRfD4_36iU$22d=WL&*uVyYD|_2P-=2j9o8`EGvtTg;>*
z$GTUo(mp)%?AfJh<<mJhW-s1!P^@jykrfLs-bkNoasKa-mv`RXdUfi_v+MUhOxs>B
z+t6>b>yPmMPZPtmdCv(KPP(yZ#UztP4hNo<dkg}nxvl%u9O%eC&1`#{V)@D+Whqi$
z*OdHQxp_7F`kT)~mYsfB7+@jpf68Wx-EE7K9~)NR`Q?^hTf8|ofB%!d=`uI>Z@78d
zGv&8n_{Pt=%aymSUVZo}clP8&LBpe&J`=+^9k<@i5KETiQ9qlu>RR5^tIw9$#2EV&
zbli~2)?MHzqVPN>KV;kM!YF_CzlrO&?^`~3Ym{vKrqzE|%zuCLZd~j;%jf)W-{yTi
zJ~ym3CS<G5-YwVOpD{Jtc5H6g+Aj|?&3FCVb@Yrc+w14K8mmvO%-m9b_kw)aDxS8Z
zN!ou;n&12M%KBfMbnda9{rqQ4)|?k%eYbDNr*)rC_viAOH<|UkWshHZrISNZL4_lC
zTXxXu1Rg;}#-)sc!b%4YMLXS|5w!ZybZ1@NMXe|1XkQmz#8&L(Ci41`(jz_hxLO~z
z6@4LIs@xn->#9_2D^5-?-6URHYSCq0voq!A8tF1mk);`_0h_A0(={A6`j{U*qN^+x
zoZaUq-lMIcoXiotdu8GZANjMBrueQi`cP+E!M@XOlVHl(=UrV}87vp;Elar4sNuQq
zO-N*#Nz9T18k|d9mhZhcMfYpd+AC!`tDiXAE6m-}Bf4bgtIY5tDbsvPcAfDJ-J5s*
z(cHB^e9h&~ElOwK{_XSS<zfGSUzX<gUA1Ux#yd^@i>Crw-%4!@Uban#NsICA3*XDV
zMN^qdLnj>imK~WP)I9SOSIUH_h@kZ>3NOmey;~`IT0kO-!}sn{PHl$uCSQM)2<tMP
zaxiT6Yz`98xX^KhJ4Dc7(S|jbXB^qMSnGh)ktIx8GJ6^%)>ix$F)*FQxH0f_gly3E
zWvy5E&))rbsCNB&)!*|?1CDN}c;YYj_HJ>LSzGAC%O@Bln7CA2rcZw4_i*LyGu<v~
zLZvlFFPj{7<n3tm*tS&te1a>-DVCpCChHY7&d6d|$#wC^W&iUW_qv%xCn_FsiCaEv
zaaSU{h@;`ujUsHP9CWfexZ1d-3|+%*@3$))USMX#aKyX&;Iy^k&r^kFzgcDb+L6gX
z;KanEulK)uHao7Ad3O4F;ceI6#oK+pfBl^8EkCDvZJo25xo3oEw0bo%c)BncO%0j4
z@MploEjJ%(D4TAvYxA7R<FxdRije6}i}q`Im*1b97i%MtwYtxyeYJq=jT;k8macI-
zw&0TncPW#aPD!SbV_ep>iKYq82Q?ek>Sk`W=u+&mSava>+v&Bbl=0PBXI9xQxVdE0
zp$aBmE2&eLnEH>OYKfEIzURfYYmNC{V*CE={F!R^@yn_Ad*3(m*F2ijEiSgmZD#li
zo9-DclT}`72R`M!BGk#RC8ZuX$!+f?)>Z>S4!Z&YZK)8pGk5*=PCN3`LcZU7@hmqr
zGn+fJ&TKVqTQ>3LE8k;(Yw{K<+7(Fgwz~>kk@nQ>_R@cR$5LLZcgv?mEXh2AH35N%
z&u$nQPED2QEn@hZCZ)cy<HsrYjiI68Re^K0Ze5#|V9}kUu{z+Fn^@)r&!-_GXOeCl
zGwWN^5wes!RDtPI#hmc4i)&ohtXibEKIZB3XVI>aQ|&gG7D{m!zpQ!bbn3{t>p{0S
z<>foaS6=6i`+I8k+2W+8U)sz4?dsk)f4_Hn#nYcElLO5kicH?5HC4kioAr8?>xvWC
zHdpPPw(9ihkJGfh1y`zPTFxqwetUN6R=?fGt5#L5E-kA)nwGiurcyz{x-?;-9`owY
zy*6Es4Aq;tl(!bjxKC95q`}5}xcOk%=8GI2;oFX7R)@<RbqhPuEz&o`XWFxKM>A)s
z&73cC#%<=@QzxwDos|7{d*029dG*G+=<Vu#X)l*ezok)kEwk^}<NbBV+voo|uyJd!
z^ujAnr<^{yU3oEeZ`u{9pC9K{e0Om3NfS}yz1?%-S=2Md@ClQCJt)8VD{SL41@DtV
zlcSX-t=G<4w(r?>*FCAH876<#a%2)-{cFl(Cob`rlucna{70g#0=tsd@gDLx!EXP}
zX64z1*Wc@&nC>DX*%zXz(9vYM$*Xl*>A9rCQ@^WfF{>#k=qT=d623B~-@<OohW|G{
zUH<wj@#2KQv=i(4=g;tdrq`=yHYu!QSL|(8fdvdjl2d~OG!&oBDBGLx(AWM`ule1&
z!^?kH{pqnRdvilO{_m@;Tfg3jQkwO;?Ei=Ue=p8i$NyUS?f*pi`qS?3>sG|xe|}0$
zGm}H0^U*|ZTls67eE8*Jc6___cdnmp%ZCrn>f6nZpU(c9wmb9juY#c5uia5=b90wD
zvE|G-!Wuqp-x`rgrL&LCdT{vuvG!JNudAu@*Tf?ZUwUivT47((s-RFao4Yo59hY+l
zGYDHg-&=l0<~XOJCr4=L(ZZV2<{Kx)(|QWewLh5IyY*Ux@SgRnPThL(xhhW5)iv-~
zrj&yA>+Id%-%0zrEt+b2>*W>Qb}jjD)zY3W?cd+4@tNP<v-<8!o?nyQ<tl&O`MJ;W
zvRilRytg;Ms-D(f-FiAV>C>w}-|Oy|*S)v@xBUEi@A?nz^*?0q|J<)KQFre8>qbny
zYLn&vEdT#xdfm(Ec9Rdw+k884e(&da`F)x@w>(pi4wWfho0*vLKwuA_)HQ=r;gG3b
zik_#Moi?*g_mVroT6y70K=Vn5r4v}WlQTn3EV&YMfKy%b`|pL3>CPu~c6zxrCrE5<
z*&806ob0J<dC<avDXF<-LF)nU#ffvSb6r_;v2A%~(TXV#y&EsDNpq6RQm(yi|7T<L
z_xqN%vY~sPU%&VFO1{lLK@pbd{+IxLDF&q@(|WU>s`%v^mIbDrESgw-+JmRrVEU|6
zCo^7n3-a>@uu3ixJms=@mSNa}Ro4nOOCA-BWtkuMw$#EiL~>#3;%70NHqFY<cwu53
zy!l?{zEG7O^F0rbE&V%}(U5_YOHeFPU*t$fNNe?jd&RHCkA+GWi8e@0>=ZuNe$GJB
z`JA_uB<r=+iVbSlFL$(d&X_c#d*behwNLlm5PzRtGU@Z*KL?y@vja@6P8K|Bp1#-n
zYwy>MPZCAc^#2`uz5ns@eMjH<$p8CwuekohyX3uvm5&Y`n|HT(@gZI}SKDsoY?mV&
zP9~YTxGgQ&bakER<W-_uQXjaxrp#QcTYF<wO^p9ZsrNN%LFq<zI}YXcoeo>ACbUUM
z(Rugt+4n!R-HzX2f0vVY;pxc}Un)OuP5gI}eY@SKed?z+WnC3!)ARdu_3PQAKYykv
zYn!=;zI?2*>gpuNlo^&~>ooRqbu3WQ%Hnaqb|w2`Sp6cGLLuIE%Ng0dCf<wI-dhpo
zz3S5S%_}rw)|=0JZ}xf9C52<NOuF|>*Vq;}rD0VG=aeQPMc<sHvr7spU!K^&+}rk(
z_xihE)2_#U=Z~v<GWmX#aoQi-<YkGq*QO}yh(Eo-&cL&Yg>_Gt6KBGWxzB}yl8RHi
zR<vsQKY!@LCAvaG<RHUkE)y<`P*xoc2VDgR2A+)LcNb54)am6EveM0=A??gmmU+t@
zTA7TdW-r^s66m{-@iJ@cN*U+Nu72ye6x5UstYllkDrqFl`_bgc+!IVYTY4fD0<OMI
zOTDeeZE>YTz>)FmD^>#q0oGKddovZeLzZPtVvhW9#l^T+InryfTZ-M^8QpDrUa`LH
zKE!?IX-Q1OE8|T@v7YR|XU1L+f5cMGH~-d3z5ncsR@d#`d}Pz#+o$W3Zh2gId(Njm
zWbdZ)ezTUneH(sAZv878;TZv~Z_O_U-^hzhkl6S(C2;nOe2LYo=1-3n=4Co$@}kL+
zYw7b9qL<s>y_7QFX1Z_XW6zDoOkJ5;|KAGF3*%OMW3$}8{pFvQ<tG`o{cX6s|L>c>
ztX(fT<6hngZJMHC=qrA3*`wFrCO0-QEPT6AIfhen&N9W@@7NO7Rq21}ImVf#G+W0c
z=bO0?f5<AW`1M^IAHLO|S79BgF6eS#)vjVOp9E&X9}Lotoi5vK#oG>Yg&sIi9nmas
zfJe|_qp>=ZV8=o(L4(5*75$m_XFfRmZHF}X#J2~oD%`eJY%=_?srG8;0STXM7D43-
zm$F+Mb=K)_`Y9drXesyVy`FI_p+2hxSp)?iYRoe8VrX0@wXtKvLv8arq1*ezeVn;m
zN|xWaR<cH;WkFZTDwCZFJS!V?+Z9$N+}o#C_HLqf_=S>J9zJcBEHi(7Sr%x0na4;e
zi>G}hbJNY=3X6_ixZ-8JwpzDn>sIDq^OjeB@8-?*w$oViP{HW!=aN%~r71q@t6g}S
zeBQr$yFN4b$|FDJRjKE%m86~dVN>|*&CUAH#rEGn9PW=Pe!JEFuYTRDWwY~snOOh-
z(7*5J;&S^f=`VLBO_?^?sPplWV~aoDbPHar@;%Yp^hl?w6UVM?R`<4-?^|)_)v+H3
z4m!K{&$q1k@$2J?O@Y&%_cf+nV+imqT5;u4)P5<u)9qjPBy%pGIq_pp&c%2G-q&5b
zQf73_`K-t?F_W!)7FXHjhC`V#3%4%Q@qRwXP_0im`G#e9Xy~LR)7OTsTBUVaY?IFF
zn5V0{ZXPK-awar%YO3V%`S&~I$~dNqxAi{0wA*d>)_wbK&CKt0|9i0@Idh}+{gu4G
zrPpcoWCiXlGrydf*SPY*>AS14LMo>%*{!b|pL2HW<|-qZ`M=hg*T4S%YufwzdwYL1
z%KtbR|G)Qsf>NOGqZiw5=T)EIegE&un%48G>p#u^Ke_(@#ANw=vx_-5Pi5D?SeeHE
zrr-a`6mcQe*2!tdKIax!UF~PO=2mzA;F^;XT%vy2f~o;iHd!zHdi7L_+Pc|H0*ujJ
zx^tSlK7F}g9>C(O<fWwLXqUlxYH#0MH=ngVSv;a5%=dF<oJgo$<58(R-LH4<<tU$p
z69P`mTYAo0{N0alxA#>p-1lXT@vf3Lm)ie-ZdSLiTBQ^7@CftQG@0c(Q`y8HW!l;)
zZF{n(!u62IDS<tDTNiH<3UAfedhhhonjnv>&)klfh#g;G=Dtyp>Cu$64~3KOXSn4B
zm<BsfHCP<JqfE-vRxd<-s!OLQ$KJ0s_11B>qu!rpX;74&*sEbAA~}Pjt)Xejx|r-^
z`-I*%ZDhN!>XX~bYaO3#R(R~5-1F;d){U4=#S=}{Qk6UoR77y5_)KnH<2+4WI6dib
z=gK`QrrZfe-#l~js(+epulwtJ{chop$it<NV%}f>e|vHNyjPVMRkjAEv@bU5^nKaX
z`fI_@j3EETI^O4wiupa8`8?@z{7b>&X|9D*u~Jjt{@f;Y>xPu;&e^AP=AI0{ckR)s
z(-k3GZht+vW5*V|T|e7we}5}g-^pC<=BY8mHb96~;OW+AeVf9(EtWoO4BKL#p1QFm
zYHM$AT=}|WwWW&Rl;TQ!FXmp~QIHxLnSAMnN5l8N8N8cK(}KcSOr&0JSkYr@=MlK$
zL_z4!y}NH|zdn34Z|^FnxR9+n-|SKfpSWnrcWJ3~rY7qseyTG$!?^0Y(DOejL9U%=
zH>s5WTX*~W{(q*|?^dL|tGvGrx<onc%nZZiV?C0_`!s$$xBpoC{qBE(z!)E=NhY3=
z2d#P=1eqgNw7RvhFr0Cnd&+IesmosKT&xo(326&E7}Yv6c&(Z@mH+k6qe7?3{Jv-E
zJS_SD((Aamn*6o@@tu2E7c6mF#iDw%Zn5=gkyA@pSQ{6v*~GxGf<cvK=>eBjNi&^K
z?A@WVc+;D`Pj&Nu&NH|7mltDr|M&d=L;8Qd)&F}NxBq)v{=aA2_y2ucTzoz~>#lUJ
zjCG|=fk0qV!wL4Iete(aih4CQJyOXsiz*cPSoVqO)-;v!n2+<*mVLRyYP<K<)Uq-q
z)^$1)-#n={Ub5=mOQ-C0vDu%O$1e%_V%`?|v8U!|xW2$EW0|j)uYNfl%DOCj<&G-G
zqFpRI=DL>cdf~yw;F$4CxZ&;9jC+xXTa#ubIX9mE^yz8oq4aeYwUdG`%>9?MS(dS=
z(lw(xA!M1Oa)-!)vN}H2)|ZDe<{X*3)AE`B^Dpwgr;?ZJ<??#hKaF;myv!XF!MbEB
zBf~U~ERVNS^)>~+*w&>dmK7n<u>IYu$qVORoYTkmmgm>g%f)UC3Mt`>+|Il>^)WGe
zS|~#rQ^19k-E&{Qt*ET6Oy9n;-=TaPSNm!E*sopMXX83gvpJ}xEaBofEX>*zad>W6
z*^>kB!Zv@)WGg<_v%me!E1`4HcuuRi=xD7M+nTV-=xs!A`91A*^CT{xdu{yui*>I}
z^6Ss1pO)NI*m;>T=ITbt`N_-V@AL)7=;znAEuSl4z3kO<lMR0hU!F6ZKe@Cp`>p@p
zx4HITw{8Ecd;6uyv-qmpf9~(Iua8&QB0ekrh2I~4=f%_R)O~)aU!tFOX2!>#Ny`$?
z!d+4LAX<e}nq4lyB&b73bHSktE~;TiF0e>7@=RcCU~_8V%ATQSx!~>8TE+-Z$0w#X
zr|UoNdD<iE=vsbd_37E^HGP8fcJ-~RFpcosu57}S5bBvYWsP6*zqe|N3`|8V?oV2n
z0!?|#)dQdPJSf-EHHM_~=dJrg9p^|wc|DT<g`K7wcju>P?RnI&>(-3VlAeLnS=XGt
zbal(q^VfPyZ~k%(-{bIOO_kAOV|V+z6Y4H~tWW!QarNWJA&h@*t_RM6WSxeY{Mn!^
z1hV6CH>)qNk!X@B%Qb-+ol`=1MI2Z|4tVr3a9m<tc2#0ZO7w{xbAF`V)^%06En3z1
zA?M<&&85k<!ORy|o4r2M_0>{+gO7H>hb=m+oGl*ZSG0>(wY+_$z$Nh6$hcENX!BmK
zcbqcO%>0WCbk&j;%)ejM1@_D1?m4J#xcl+6Pj=y}r?YmSFS@NU@8y=CXQcMevHxlL
zbGH5FeX*6bX=&?bHhlg0Aadu~7c=J{C_Yv{>s{>pot0^mW`jLdzx_;21lVj)=}^C3
zvj6z|n&;Nx*RRF>T@`+}>~`+?-Lg%Sj8q&mW&{MMPLfa*GtguXm}gMEv@2kuBvbHf
zQDKf#E<C9XBDd>gZ)&Eow=&x94|x|}`aaU~?s~DvG^3NxXB=pp(y`D<r@_d1p%a6E
zh?hXC#H?ep4*g=A5|XWD=<U3H^;^N)T!}ujCi{AHpN}ahIp=!u%obCSlZ@@G)1<ET
zfaCIGdF!iNosYHC=dDnCU3Y`|fd*HKtgm{Jm%!qK2ZUJ~1UP%zSp^PCGivu7I<duM
zm)610CZfGe226`DTNr$K%*MccT#7@kL4e68!FsA9gUhR47Upyol~RV+rVO`MOsG1-
z#GqZu(9yI+ZY>wXwb^QGx9_@Z+a6z$KBe~4tUFp&UmAn`Z3@cXUfMNt3QL8T-v6@Y
z7CYiXJO4y-&JcOT>~e*@LxCYd;IP!DwiyQ)TvQ#J!Wg7BFfcVau*x_%h27LpV!gO+
z^^wUHm$(=Ttz-*lX&Hs9-Meh{`LfU_Bi*ER4NX&b@GcGrJ$d}-$EQ<kf_%C-8(jU$
z&P9hg+2wW|+>`91#P>C<=Et?a_dov4w<`JZAieaejCI+Yuj~ImOZK<Fn`v7AEB?=y
z{l9L`|2t9s@5J+~TGJipN2T7-4C8n(ImKbuo}ZFcm((|V+S(g>&rjyvwd&<e(bvVj
zOeSB$V*eeOI{zo9jkfMJzsytGTRG;-FZZAS@1Xpzht=<Qs(byj|8~#j+@{rQzSmvb
z@VxfhO#idN*Du7{E_?2$o@pd7Nr5FLKv2ZBiEH}7@SWGI@2?JL{Cf3w))!Wp2@Lxb
zR<Lk1wx~>KQ7KV>SyI01^5=-+xvPx%tM6r3{9mE6py*@Mo;`<`@2|fanLhtk_1ewX
zBCG#?dtW*2SL64+|F_q@HaGlN*w$tewfgDQonE<1uNIX$AJv)|w2PyWL50ElKuYcu
zZ^ncfWmZ!+=JY1CsJJq42>smjyC8Q92j?UOPX-1LCjIRb6@(ZJ>UXlN*F4IgKUJY|
z-|T80MuiC#Z+W|t)pU%n&VFes`kVc_#-~MYS9_aST>jXGxqjX4e&WZ{{Q`%y7&uNc
zG$?UxNb7mR>7p;cuA!}g!HMC(zULmAJ6Qzu|EYg^Wa{0gQoYi$;|Lc+L&v_`f&12n
z7VB!>^VW~+a-61b{_0jVlS+e#zNNXK0uu|vr0IP%ns-DQSQ<8bF0-1iHs#L)vE8Ra
z*M0h*ye=yueCMhD`EEzv#jaUfvZ(4pOy^&ntuv;GiixhwyA)&l%`_vdVupIyRQ1>Z
zvsID|H$^5X%vEanSre|Z@CuuV_oR78Ej$wgAAd|cT3&hON!%=rZl(Lq9lU1)K9yxB
znB>nFPvR(_?P=*9()vW{WZ0vwz5vgQ$&5FriYzVJm!W)<(PILSV;e(*ppygZrd3TA
zM?P4X8=g<Rm=Y_R$mZ2GA+N@6qGwp7`o`dAvl;`~cFub+<4MwmkdC01q_Rv)&zw{i
z29<&doNR0gEi647y57$C%%a4bB;3lh<bY)R3hswVDy>~_MGRFnIF_^tF$Fv<Yn!C@
z*}#D#qUqA=8KPoI7qtQ>D9uX_+`n<A_e&%HE`#RXoE?GH30Dl?zi@5-_WfpkRM9=#
zDx1itlE2rCyc~q)u2}T+t5WDfl^0id)E~1pXl(slwtL@`l(PqllkH8`im=*#Ty!CQ
z+G7uaIjw^HZ*s0p_7Y)JQ)*krdA&H=)M?|?vua9@Sdw~F85DRLmN>8+_$2VX_N2r$
zo|%_xS$9ogcKUmxB}~CehK0RpLX%VL>(-pZ(W)&s!jp2AF1_#iGi1i~6--gr(__Pr
z@C56c_#PAueZi#`@-b=sX->CQVx9&(-b<sNv<j%sdfc$`^Pb=vTYU@XyuY2_9~V*c
zuIBrnpP>g2AK(vNSIpqJAtckhhgCR2aoW=AAdl^@s~rvJo34=Ju)N*d=2mTE#x0c9
zn_^+wktNG;K{t2lEy*|Mk8$RgH<eryiZM9Gm|Rh5sdD`ZD?>x&+(ajJN#4C2OLU&R
zy&9&la{~w0A(zc2Z5vl7I$X$eSDpGw&{;vdp-Xdd@OvhwsB<4CY2@DMojPr?ri-F1
zb4bfoHxCZBmX;~gLu`z$9M9Ih$IHc)X?AzkLUGx{59U-ZoK@hwIM#V~qT%JJZMo5b
zS}S+`Wy#ih>a=aI!M0vLH^#J%1m4xNT&ku_n6cC+ba}>-jJq3>6TUCISHHI<|LlCb
zviJ7|_A5@)%a-ygS);Y%yef<4aqHZ;4Z%x;w%?XrdE8T|v2AAGv{aF!NzOewzNWdi
z-m*#RH9Dxa={b5<i3r;~h}|f_Fx{qYl^auz;n9%Lv)Si)({wIv3|<zyF817X5A_LM
zZF^GFqSG8)wfSyqT?)xLy=SG=+N#M07Z+D7Yt&+iePwiYk#aNh%JgTyf3JAXb$)XC
z?UM=hX)}JiFxxj=ZC0MU@vro|KcPPVXU=?d=;6-i|DJ68_0&s!X|ZA{>*5Lf5Abi5
zddpee@3`q%gY0ildB-Uqz0X=Wcqm;E>@f;wE)Bc9x^qr}h7$+3<gYa|Tdaa~y*ruZ
zHOzcpZF?;G@LM+DbEe=sU60nRYMLS^EVY0wU#02klo;D}d|9;{Cv00=z&M9H>w-lB
z!-UXU#gqjB^9niz86=!;iFqakW*#+k^YI986MCXxRC7{5ZKH?C;U_*b3Rf_jPMjGW
z%y6MgIrPUup09TV951|f?Q>&jD3&ZtOp+;F$XFnrv7q+f%-?S&9<u)bskd$E-_v@Z
z{(i7|Z(6=@UF3SkhQ}6b&s}=|XZ!uPFJD)`KEMBI{j<manOa`Yo8j1&CfcqayJC&>
zo!+LF6QSMbylyUS;upKjZ0mN(ODt@csLIlXJ52AJ91B~$w`^m{t2Z|{zRYxcCA3Sy
zMro<i1h$BW3XDtw_909<oGpq04IVD6hnO}vyl@R<UE-46eQT>SBSXg?t>nKJ8!KM?
zmb>;fDgJ!T&NWeGyJt`Nl<XpQy0};@wB$(cXD+2)hf}`Fk^3I;e_4J-Bt9xOa!r|p
z8poCiYhRy;VTfABUix>cLEftS@z?(8d7nPL{chRssW&5i7q0bt?kxZ7!lh52;{W`-
z`~RPmtIe-Joxk_j{F9FP*mzP!Y?<pLfmI8ShzQPq&MU&M^g^X|(ld6YYa4POhDD0`
zguLfEerTZsSJQ@xKD-)NC9LL2lzn)*lto8K*<_NFX&Vz~rIw-q7t@3Z9QpfH*<ot|
z6x7zKoLE?}?IgRgO6$_2DXXQH7k6EMdSYQ)+bW(+iB*j+%nPoIA5hu2p)0|m^;^=G
z?3~B1*H=DXw(sr#MQ%YSg8AoH|B~<5k6$OTk%8gF3ZV-%x+l`MPHnS(Gehhshr`rM
z`Nw(X5<~k1RvrImw(@1>(*$dsCu>U1@J>E<_Xf8TtHRQZCI@pby$%Q0TWkwhl$9zt
z8fTpgWaZ}JaojGYGAZzYV1bkA;Sdh-Rc-;wDjceN)fgHW4qEiHdb`LJGF&kAQQ=^i
zupn!O(4AaY!4DzVCUJ%<FU(Rg<48|Re7eP1c5OO~@k@o3*(oc<*nFmh97=L5l1gtX
zJv3#}4z;g4ulQ;)^n~u;pTQe%zU{kgwXyTf`n$a6^tagmKk!na@$=VK3%?+pY=#pS
z2U)m}2N}F7t7$Sg*ugCsn82`6z`=k~#?X^v5`)sS$IU;}j;}X~nSN>CoVO*l=XNA&
zv^?-Se0qtmc?YkvZ_+pY?Zy*=6kK$--Yk<0^lg=xCB!25Oh`at*|m(yRqGTQN{+qT
z!RT=<qpV8w@B#}y;lr0|da`3yWOj12iCrpH?VGu9wakQtL3iGiMa#WaZ(CR%E)keH
z<-@;yKBv2r?AeZKDtca=sT+T4S&7II>8(P^Nee}vY)+GM-Yy*A{JMnc?j@b$9;v<2
z-}_{41Q~5zz3D*cKl{U1&s9xb{b$C{J4Zh$d(XXTFvq)wcbD+0eNrV_b9jT3O*z9S
z`K|Ao&|x#rV$~H@w!YOyoDoVBZ;5T}3lM8@E8)EoB~TvlhCA@m%1I}F-solJPGMn*
zWU2It>5A4|li`uc_2^hqpvvmb^u+>+q0CP@BfKsiEQ~%B5?$JLYt#7+J&Z{z&J!5-
ztVq-pySl+;lGBV12348U9ffWI3Ohm!x_78cd~gYG;D|~0^!*ids!7f8S@@zOlM4e&
zxI^^Sv-#B}Pp~*|N{e%7undq@6#d9CLtWWlZ8ei*2cOWLhlMlC4L8^wH4;>Our(q^
zG{q&@%H|TI@dCvrgU<CX4_O|Do|(y^bnuo&VuQ0<PR}%^_~Ty+Zv0HL{PXPT^L$yU
z|4VsiPkmpx;`Xe$-1~nSWN&5lv$A-Z_QfK_!tqEycN&{C+xrqBwWwYR?HMX7vnu(T
zLS&8`J#3p0_@t|&eXhnjbCJ2LcD1Em;jNkV_M<fKeeO%Ek}{U9lv0q)E|>Uz)Bf^?
z4I&*(AC64%X*!_9@p#qkL!J3azSpDQwmmd{66|6S#GxSOaN(WV#DjuMl^jkSvGM76
zzx`3vgWZpB+H@s}s5%`h6yaRAN`-gTxj$wtil)4Zi!PKh-wfF>izU#@aL?7QB@!H;
z^kX&N-G7^Ni|Kyx>8sxk-T!&%AlK<L^7C|GT)9*s<9;ID$7`X$qLqwH$9Ax|-8rIZ
z;o@odU~8Ggjy#1W%LDS)MfHmnO}qQGLr?h*C#Rdrqr4N(PsuVG@l4LLJ|vQQY1-?b
zLQ7Z<G%OKm_;71c=|QnXk=K_}5)VnPH)*ai-=rJL-f<|x`0=_HK3@@Mal>mqS2BOM
zEnCCZ`Tpn`f1bJ5r0Pz8=iuKY<$B<6*@Y{v$F`K1GfwE?zI<icpB)FYZd!Os%?(g&
zS+Gr<`#{>Eh~w&si!xQtHRVe(28D&M@;a`~;X74{LsD2qdy40+kOJ}IgThCW-4ooo
zm{WFMI=kfT)T!_O_Q&4XpZvqtes}4H=evutem}Y_zV8#ek%w-m)@?2~iDOL+;!VX9
zgi2xs+r*9sF1{&s)a;mthbM>M%UuU8@;<2~ZgrDsJLKjN!qT9zY@vYc^|$H*$0xB)
z;udg82%hLvwJv+MNmugvptq~umYwin=T=l@zk4CpK0zyGQ`)IVvh#oIigQmnmy#+F
z{H~DA#rftMDUK~ME58I@$>CB=$&Y7~5o|5odCZ6}lT|6?^r8AUw?B*X@A=)oa@G2)
zUp_Ra|2u!bR^#kzGlAAwA_7M{82=yLzV|M_&DqQ8ebZlaESbRM{Gj;sg4^GCwYE)j
z$ysqr%;!hrm6;dzc&P5!B$d!4lu&uMWbctnE9VAQw_i$LEUBIDsVQIoBx$>>q~Q0Y
zxKpodEtCJus#`wA>(G(+EuYiF*Uwq!ejq1+!*!0c%qI)MU4AVSB$7|M&f&PaK+9D_
zs7|BefNb-(_i{HjY_(51#6Kxv+qQy*+XBk0_ZYuf(tfO{cH5?ktgEq{9BnNpo08w{
zC_DAujeG5eU2md9R%@{}7(CHBxYV&a!6yCHmp7Zc>rNQDt@WPzeeb9Ke^0XaPt;xV
z|E%Rx{eOS-r-_R%YT@PQdv|wx{=a+Gk6ZpebhrDo%Q`;$_W!o>$MMY!lG7fldWyJC
z%XF=KV18R;#jM(b2e%G}$JrZNP4GQ5qq=rh-qjONXTEy0n7^b??zK`&wU_OJ4BqvJ
z6&QqsR5;jL3|w0jdIY#8eYh{_&GErjbJx00^~N&<yhJ${NVf^x;s2Af?MY?aji*PQ
zCVJhBh}*zZd3fK;+}|Hu^3N}@l-;#fLa$JuIQ9L?=T`3h+h57fzqK?*?e42{TdjP(
z1q(&~KKQ)vx$Xalr{1hdm0)5pmQy`xJO9s<x7+WR9e=z1fAy;1ms9><R<7Tml<lzO
zfrH?a%Pz+^yg2FNu)mF|jp2aL#G1AnT3N4eOjTgyXiQUScF<r6lyy*=U=aQEh>Fu8
zukaUQCzlt7AK-G9WAAEYVsPUWKA@r@!EneUp=Yz^q+<ew3@pohbD0%=vh~V^7rhYR
zypo&{&U8$`Ws!cbrBkoj>(`;@rk?-z@lpHx8+E_Wzxg5B6kj4ysr&!E{g10ZlTWv;
zT~qas<Km17O`N?+6E@xB_}uoc?6K2&Pk{{+jyt8Ti1Vy)c2m2=!qA=S705d`iYscJ
ztEOUzi)o8iq4#mk=wNr9(<deWCSF<B>bw7H{*zfjZHC{K*F}pk_$>KxKxWCc83s#3
zN}B||9N3yN88{|He9l?RThroj%HYvPk-d_}eKYa`wo8h4Eqkf4kl}u>ptr>1Imuod
z`+8g79jZ9bF+C`7<Ah63FD;7*-00yVv8iYAN{%~zm$Ka5qOO-px!&>AjJs_A{lw0j
z?_=(jT)+3aKJEJHS_Q8k@9TekO!wP4+r6uM^;_?)OD|4*n5LZMp>&RMfustDfM?69
z1p6M}Snd#ymL<E|4Ett231V9Mv}(6`>fC*MqE6kE5LQoR^Z7NkOe=NE9*^sy*ZY<A
zmQHC1kWl^Py8OMjTaYHJQ$vbU;hYZ!9h#j63eKvtR)s|GTc*{PIVJqI?|MP*7pEip
z-fmefo3pBiTSQIokhWunryR$%=1+;{DNef*H(lc7>0#$|lQ7*KxAvxL<5I;lEVE*>
ze%3W@JToKfM8$32TXiWnce!ni(q41j%1!faYtQk{_ibW_@&wvB^V`?#yixTl<fcTJ
z-Irgw*M0l{RUdm0y6%(k<5g{?Q&<17`1#}I&gEf;)upCh7u)R2B^MjW{qs)G^Dvvd
zFCsH19La57=c2{bz?fG#Z+FXL?T!1D?#8<9n=fS)vVNv`i^}R7_D)S3rstWRdAcCz
z`9|sO-(TO1O9^n%J9TX3hP4V;+6|0W2`a1TsUJA*X_R2m9d{u;RYrq@BWh3O(e<p&
zvH|WLGK?t(69qaPTv(LYJiJyMUDWQde$|o+^>-nqLO<WFS`-i(Y%<5QC--jN_2Spe
zm0Ma57gfGY$ZYY<JHA<~;&)bT&q<$c-(?QF-kI1S@S;f9z>A4Z(}Ck9Q-jMK?t2q=
zX}!4})wL`*^~AdNcLfKMS~wd6SOh<BipZPxc1o7~XKhXcZWHzp?xm%(V!WdMvc$gE
z>dLb7op#D5iucZ5mGa*AC9(dJn}VclA8x!n{ajqhOZj)RmPs%=yuOt4baVX0)E3T_
zA6De&xOB6;2vN`4eUne4%jFW^;Wf)HO|)ZhDLFHJ!<U^(0#00PM;{w*&E0)NSdBA5
zMMNige`NlaOpmHu(*Pm+EiLa8Sk*lxeyv)j$s@wR&|<;F=i#M!q3P~Z76G<JD|W5Q
zK9aVo$6<{~#*`ziZb=GjgqN%c+dd&Jreg>9T!-x&7JZyLCB!Q%vg<%c<?dOR*Z8RQ
zGMY~)5pJ0f5;}2Z*@iCTZA=Z1^~8f-P4mkY4s2Cx%X?9`-T6?;(}l;Qp6m1Of4Ka5
zp4INSKlkh_);v`0DG%;>KSwIWI9%iCKJ$qT226p69_`v4l_}V{y0pAv&y@3$9XHvQ
z3Uu`>HdmHQ6w-+FI>~+f{Pk1eUrxxKl9bxL=lOwsH7grRR6Bmo)cz{2H_d<U?kn~t
z8Uh{;Ob!W63@Qo?CP%mCwF`<YvRK%ldEl30ah8p-#SQN%2GLDZqn>_xdg{`o`%!{R
zdaaj~{q=oq*0wc9EBnahHox>~vwQhw#zuyguHLG3dD*u5VztS6%qGTN3*C2hbw3IU
z*&lJy@tEQ1jFP)4@3YmaTP_vsnRQ!mt7u&0BK18dR+j$`Su}yi-$mxf%_&8P*FB7J
zTYr78JAbUCY3Qoe9E^{Ze0DG>h`gV9PCQq8?L}qx#rZbHOYij6{hzzr?UxKg#`JXg
zKa=mDdv3I7|CaLarDo!7Z)N(rf;?Czo|W3Yvi)GW_UA1@D_!sAEW0iz;mhCK`|Yc6
z5=Xz|5kC2Ues^M*J!Cqj;lZ2cW+wXE{8*sG{Mr-Qx~xhUOni>5JIm+8Iw?f!>X|dw
z4+ZEwim6&)AACl9`SK7^WnWg43mK+X-RZYhPd5#elh%>Ao)apvwD1$h^t%c!9Lh`U
zFJJkgrhkmPyPL<hf5om_Txqv&y4Gg==DofoCse)eUuU)6xr(eP&s*Z>Y9HsD?SJ=|
zq2T9>NAdsO)h4&8-pLU@nr6Msij!$uYW)93^Ebz}dZXgXzMM+8`zFG;DCtqx61`XN
zYrjXIY?#?`B9F;%>)e=InaMAI{CON-@$SN($<41OG@o(ZzfAeB>HezI@2=+_ZR_G-
zYslDYTlPE6=VX1|U3HlyZ|eUp^ELO=+Q!FlC19dc%Ax){)o)IomtSAGP_1*7U{_-@
zi%?eF3MNj&btetxW=wMoxAvY>x&8kYU-Q3*_Pt5rPuTM8e`j{=BJKH=_r>38pE@yZ
zpZT6_`>>b7^7W72oKlrq=yEFQ;Etbv%|9#D{oBa>zvTSHJx!4+3=1Z=>?}RDZT`J&
z&!1@~t?0d9|KY*o<H8HH%($=oym0>i)w}(FzVXisj=BE#bAMfk*9nW2{(s)8#}z&}
z@aN8*&F5{)AAWjzzV6%R{r_I?|L1%@NNIhC;kC6%YQKthF&VS2y%c`sT}|lyeX+Yl
zMD63weqmZ>+^GIr=8Ao%n)}(`at-SIvi7zAPVQ^u_48t0lsIM5iqpyG7T@4j_0!Q*
z{S`jxR{sLGSkVo2Ng5jbT;8G|FDARYA3whC%(+!JOiG%gLPG@=!q(q>{pNP;j-PCo
z?7MdEe`Ov%N0EVLuGy_S%+lMR&bLab|GMzgW%YBsQi}s`duvy1yukm7U6Q9?#`4pF
zW_~7yrC)B}uluuk{_i{U@BV$hEb-63cDq0CFK)03e7-mSUo8Ku+RRNg7tbyeQC@pP
zrhsXa=yR*ir`liR7QgdaJ5@rB>sFUis^(k`DK)mZ+#>hm2U^@Z1TLMs{48jTvDnwP
z>)S%oZ$#u2PME-MxvD{q`ylIc1EWP;Eosk^UK|SRy0y$~0VCUru%zS1tdcADYwTQT
zy)taE<J2dA9&yPUS$ki6VWm8M;c3%8Ml12?XUlw+i+=s~%70#!M%mHZ`F~6qJd(c6
z{Qt+{ub1!16?-10Es>XQn=s+ztM~s_&sS~JI`m{GyWiiB@^>bC<~wuDT6^NcOZI;s
z#n0}M4Yg)ikhb<(%-M5M@_#oUpFBA=nj<Obc8J#21cUe!w@U7oCRf*I?oWEHz@oIH
zdS}ton>YPy-dt=<iu<+Z(i@|g%IEC&HvQd}`RsW4|6Ag=_JU4EdL_Yy6E5ji>$mwU
zEn!ILIT59xHd$8C_3W~xndW!)RX)}>pHVC65}@FCb?Uj3t=0cNOn!bY?EaTm;eVh1
zzQ@TB|LbtOpKZa#=}k&TJ3_19|No`7_=QRTnLk(A_d6=xd+OP}-FMQh+RMjo*BACL
zdT{>#MdjuDinV%+R&V`vroNtO<*m~7_n8=ay36aotUNWx|Id#@GgV^`+JC<+&Hihy
zLV+U}^RmY(d1d<R*Q_zo7nSn0pM5F+#^!bVQ`7~Or3}s`AN%5S>cFe1OUpLS_;uRf
z_T59bJ6XNAllv0i)p^(by>i8C@8#Z;JG;BZ)3U|IXT{#^<`w4jTzaHo!xWBdi#9Hm
zDvIqe5bXJ>YCL1!CU^GBE2k`!j%?ywwo_R>T>nhjxtJKnuC}T<d)c#=Io`QuwMJ{w
zf~?KAI1imR{ycZrG1l9Ab4!wpPJeuQg4-x;+Jir-XRZGDNY2$>?Yn)(wbD?ZxW~Qg
zrS;Q}?<u>KQE}YQQI%_Y^7>U5U7e-R{8$_2&Hci`?E5QoA0e;v^SJr;Z&;AMO8!{f
zikcs*r`Pvu{@%v(=fvR;TH!xC3qud@Iu%-%BNMxFe*pjd*JkC*H@n~Yw!4ijZs+17
zOFDLT%;1pdZ=GONyR7$pe4gK|o%5rvPrk;cRadh`&OT=6B84wC5B~aWe4qRK_$IY1
zmXqes_O^#<dv8onRBfFqce>_nK>hyQ3QqOztu6-PMNI~i7fBwUm+(3yw|bY!JiVzt
zu}5zNcpNyAv^{lAOa#wk4>tz=wiFM}A4k(&85mesy*-y!{=CxbW$4KUHvuLGj$4As
zPHl76|H!gFnSUxvSaSEC#NelYYHT?<KGfO%<z9bh_O%yBmsS5y`rULtmYdn}#nT+F
z27!zQ)(?FCOp>=x+?sJR);!cp`i4T{i7qCEM>X3{%SG!J`<PiDwQj4LIpt(d&9Svx
zSo#(97Pc_n&r5Olef-s$t(3`l`SXI7D&0NnO+M`kG<{ffm7hQK;!}a?8_M=w{d?o*
zOn#sB+`HbLxh{WNlk2LFV9DH&Q#0>OI3{&c#Pilk-D!_M1%*U%Nv&G6%69j+Q!OWN
zoL!?6aE9fuhu1-g^fP9<)u+o`M6a#c`b;mW$tPI9r}ta$8fTZU`Y~(b_Z)~7S6=h-
z*Z&OOWvf;#di}EJv542L2LflGs(g>!eKRXex>qdwEc-rr?>o2e?@zt0reIMh-Mw5t
zK!1YMjAf<<rnZI&N-F+$es8_^P_Q;-&W)8aY;tNnnsbVIeLWNz1NH>vn%#;u?^$%h
zU`@z<2HkH7v7Gxqr_52=wXRxRFMNLGwu-lQ3_tAcYIj`X>G0x><y`#a*X(Qgay!|S
zMGQ|adEmt4aNxsJ?YGtYi+GYt{?5C2S6YTuxl2$uLRo-Y&QP+Lks(ka`{`rmzb{{J
z=YMx^SN+{xGVCvpUFtouwfgt8-Lv2SJF;+U+i%;opYGn#p5?Z5;X)0+q=_eAU7l?F
zJKoUJ>Wzd;n@o^a$3xGJvSPbFY&~yV{q2$0!hjv04=^@!IR{?n$?r`#67+QC(ib;Q
zE^SYncYo8u|GnGums<o*j5aZDTVy`#pylS$f~~6!3~%M%`PbF?@$1q#j2vH|m39em
zDHZ;CdGl8B)7I|O9-#&bjSBO({_6TxdcBXYH|5U++h1Qq9Xy&uV%iMFgKlk`cmC%4
ze@nAvMYryLbMd%8@3&NO?YZCoUQ~|%wb?wNYySUJwy)jVg{RH1UAl30exkN%&I|Lj
zZ5)~!Eqfx>R!T&0%d@4IspYUKCktQuw)fW$3nN(uUKU11b8ENir%cx3`qRUgwmh6T
z@yu3shJ`;r8T*!pDr(H#)b;rFCF^hA0o>2eP1C>AZ_v}%=lAyBtlL{$U+Q`tarAQd
z8_5tSX;XAReb>~4*H6@{-^<?l`twif{Ga>oA5!pMdg((cyMtlzdD(p?zjH*~dmPoK
zAFNfrz5Zt2muCV+`nHwlUo2Sn<an0j^C#u|uI+w1?a+y5zyE*vxNu4@%MGi83txGq
zsjtvJJiES9zLbX{An4e!zsYZs`)@~dwibwN6?|0UuXRAkL05ja3&*ObZ{AwF|6caH
z?$z^haieE{<E>^WNlGt|`|G`X`(2C9Qc(umk1syXoH<i=@nz|9-p@0xMy}PoaLcc%
z`+3-O@mXcJZfvLx*tj)!d%jI=#<H?1R)eEl%UINXxD*)`8G{;@G%zZBnduxHJb7~Y
zpI_Qr=BTR9vD@_F%|h`iucd#hk6+p~N%!VcZ{6*(>r_vCy3IJ<DX>szeXo#$l&I4+
zru|d48459cxc{zhv+0yzBQ=i+hRPz+H_RGVO;L#nIsLWz-=p{SPygosWxRZ9x&7yv
zX`4A2s<-9sefn%R<Adh^ADi>5KA&Hb``iEhzt6kh?drZH|ITgQ?NULfl_6eAnoDQI
zM@XDFe16~0Z3h>vf2n(Ncb@pOXNvPD`pK_a@1*Xu(`IjC{l&63`~RN#>?p9Uxq*3U
zNZ=F>Z%rXR%Y+G2v}EGWo%pQ$&YL5=Hp1R<k%roos4y;15#wp6Q*F;Lck#6LtNfQ_
zryXB;dRO>88;1n50@rNTs-l4C)(MVw+FMQ9j!4P-->*#HKU>DvqsxT(^rnbIk1YN%
zs{g&R+-_-*lyTYh-S@UuetvfU|K9t*?>zsv?`DRKZPk~P>hrA%9<<4?)%$MqJ#yK0
z(@yE!y5s*!tAB4xD{T=>2s*+MX8l~>^n88l&CR@9HoI3Iej*!L&F*-Fe_n6IiKQQ%
zp57@EkcriD=ec(K)47YfGi`-yUkYlvUbmN4Jw4yH{8>fhhKLrPZ9W&I*~-5zIi}*F
zsI*ZvE-St&>*cA>x&@LBN>$ZUtlf>7XG&Mi<!nt+c~Evkqde`B?R|?l&dZfwrQGjb
zaKD|r{$2UCrFrfm#~n>p2c7QSGxOT3m)y(EeRF@^QlD@8@lDLd1-l#tAISLa-uPkX
zjm^mgYfsrcoc+D;&6#|zJx8{Q-d^CTv}B3`3xi5-{OQ|%`BK@Z*#EuGy}EdF{I1`f
zWg1RuGLzFTz0$tF(R_cVgW=U1yj!;%+`aJT^qU`6Wj=p=e$AD;TbAwp_`K}9uh{Z$
z{oa}@SFT&PtD$pRr1xZwChs44ciwkfGG1fTzq;|^YpcfXH9yRD+h>1Sws_j|>2szm
z<<@(1@5{Zt)u%U~-?m!rb;Xs97Q&nzJjd20<XH#l@G|TW=<}4WTf(^O;el%tYhQOg
zW>wBV*>bxtY|E#*1ENc`tp5Irmyg-MeE)^{|5vm3U$LEXRw7sN?>c|pr{7|)KjU#d
zxI=np-#)dC{AbIXJ|ACozv_>S>6W{@+n2Zb@OUtJu@q>E=vWK(_&t#cwK2F9oqZ<n
z?xwfX{$8%$_9Um3;Xua1<NilVrQN2-6n?*Nd#`J%f{6Z7`)bRD^H~`5R0NIuBH|6V
zryBi#6>ZM<#H445+Xiv&-bK06Rp-{I{Qn(q^NM}rGR^#bKff{v6x{Vq@tPRpSHS2W
z`=aLc!Qjo@PxsyXvo)HX`<RAXgJ9RrH~A%6%(mX*;R+LjA20nn`RMC)@@ArclBO9l
zMwj#2e*JTb`Fu>qw#gHds&*D_+a7Vtz|JskOWw_Ge2NbO-+o-KU&83$KTU7v+ofKQ
zAIGOiw{4#JWxptY&D7O@?9YbszSau=`B7oXpA$Rtw4E}q+JtED-?ij<Y3iA43=g`b
zUrn(Hdgyen<PPihO4XM<*-zSfSUIFLjRo(Dzj|17XNHP~dr<RAor4?<$8rzHto0Vu
z`FKO^S?t3DZ*3(f76iQf@oZwh-TS#;4l(%nA5c1+|Kw)8LASKqr--GSId&Ry&se}=
z_KaIfZ2s<=H%>RsWC=PosE9YHW(clmaByWZP)Nvry<v)1TTogUGed^khF9&IbLTs*
zl53yp@a|2Zi4xzFmk+(PAAVhX?nB8vwg&d+f2*atZ<~gC>1@zcWqiP)tY^w#P;fvc
zy~$hip5*d%l3G09GByeb8fQC-80HD=v0NUrB9pQI`}Zg7-<~Z{+_zW5`Cy3;?*-GO
z=nl6%d+wdg)t<%h;ON__NA706+Rc3;aH`9R<EK8!Kc6ORo10vzsd$(5`}FIr)BERf
zWXbMUzkEne`b5tEo#rJ{tIb|c7h+b(%{g()>e2dh;qw!wYRKF(<72p36k4yiwj}ms
zt3XW4gcsAYGxy#$XK*m__M20art<iU-+KL=n~rm)a41bM`rs^MxJW}kRkv0A^Dd<d
z&Hdb~qF%jNc5<KZ<tyhlu(2~Nk;?M7Gd5$$Tkex#v3t?FGC|X?D>Yj<W8)0{bt?o`
z&$*tHT2$4P!o%saH77|tV;}!)wzE+Yp*unt7+O~wv7MZlVl($-M${yE$)IA(+PhY>
zN*NAR&zmuqW%tIn6JJQTKYDAecgECjPE4ZDkzMb2M5bqn&sy8i_liq#Gxy!R183%h
z`Yc>1;+wxgOs)HVR{K=Hl4Xj#N*yl0e`zwf7*2UEU3acX_)Zqb<pt$=uXlc2W~iLZ
z;-eGN<YwMykrS2voM+~#+uU#a7+4*I9Q5@|CW=%neW}3Un|XZoW%eW5Wz)8O%VJ4Z
zO!yY_v`IQrGW&7cnO!DRxUMZc{Lkg&tBoN&3J?FBm|Wbqc&4PW{j_^#OP2ObROX*o
zF#Yw})1|)3!NIGX4s`zz?vKyg9wBpVW>WI|e`mM9d(GS+%<Z`M)k~e3^Uiz~KP#Ol
zx8EcB`%lI4vt?(@bG7#VUu)e}#lrA*!@3ueiv^Ay;*?1C$?Dr#`}%@5zfX?Nf-Ouf
z7iMhm+G|yLc-!-Ndn@ifd$``d=3Srk??;>cmF7$B%JmPs@yPJN&WxESWLO!Tw)p+s
zarMoIJncEriKY9uJQuwwou^zY?Xp~WUeqUR-lLDg{x8`3*-UlM#@-u6f317X-uDNz
zNi-aA_cA@0cceAM*L3n(9)&ekr<l@CZ2bCc-`|;Ue@}_w|K9ZB(dWFiL4p0bw{~_f
zIg+4fyMNZxiJfOS1B9+#%$^s<tm-jo+Y9My#{>d0duLyXjMC}%@yq@BwLCFh*m;Fe
zi=^`O*|#=Syu0#KI6X=8+S+h!_kB`7k6xQPOKZt_*7F%A>&vHw-Ey?fPYn{bZAf_b
z<k69LrBRBeTjFc~Z4936eS4xKd$#I#FW0lT1vc;h|Ks41WHs02-p5}5d-wc`uI=^7
zuP%Lstp&Jw>*sT^H1X_Y=cCzq^MZn`6n^yXu6uuI;my)>SAzfCNZI%P>;4V3b1fBS
zTKrqf&Az`ZEiLt9(DOG(e*Cb$_j6iyoT=}O2ToERhB~KqeEDNB@zRBkwiOdDoq4hB
zN=rkPy2h$!z56%u3-U<Z|F7OJ^XHeP&PAJ;I!C!XbqP1tR&lwVbBH>9J7RIhq>Oe?
z^}gMUW@lx2-D1!@`_JcyHP@!U5eyEGjt80_S=MIA)O7ll)8wnauGaA_&{9$5o-UVp
z;CKCnGoN0b|1)>#>o|$J59am7YoBagUwL-fOI~rkn4I%xZ9g6n-hQX(G{0%+%QR1y
z*bXI?*SkXH&vkF#TbX20Znu`1S2bwC6lYF`86C<ew3)2#9IUBOG0Z9XcIUvSpy)MA
zX82^!T6j~Bp}V<3wewV0i_rAn|DEb~y*m7>-gs-(mfGLTc78f|apS|j*Q+94O3#U#
zH~+ZFrOXYPtLl$$yJ57>B&~JvsfBSWB~yY9ep3+?l8V`o=Finrn(=qS&o7_F5BBOT
zUmyCs=`X*yxVN|W{}25CC5+P~k5&IaT+QHc{p<HVzwgTbJmJppV6pt~8~w`?O`ESN
zPi+>TzR0@m%J+T0%Dv8sFkIO?_3AsN<A)dDoL76)x=c-+Kh$2P^3dnY+e-Il^1N)B
z!4=dYRD5Ul-j%}M-u2HO%&fMZs#H2ZD|R+x4@cCKhJcBujYCf9X1u!fb^YG2w`v&-
z?%Qx1J<>>0x@Z0I+g{-hAKCx^`f)~Cx8Y&$v67c!ExDRjGahst_9!bbv9^l5VfESn
zzw7l(?SrfSJ)7gAshj<>cJ79We!h)wv`W5)l)l`_eSe<ByqXX1`=4#zwJ2Dvm1%{V
zt?1I4);nJgzP4--h&%Cm<-&<?mb{&otnU%USkAiJ>3NmQdeH;6?|*YWPDr_8U03P<
z{#oO_*URsH?&95F{aoEoZ_eFI#-*3n$C_7Mp2G3iIlkiE%-{Z|)Be`1-&lA2fbRPn
z@iL`NH@D3UTmScEZk4|jgNk^^1D9WtwrgLpFo_*E;@Ek?<B+Pb&=Ql7MJps;voP%G
z$Y#B@y?DcpT9(<fQvUq2ul@4*e$APU?ceq%J)Rx6`(!`IMemJn8<%~YP#JS<+q*!S
zio!FS6_$ELER{app)T;uXy;mXwO{M!hg?!K)MU`vdAD`J>gLE(x3tf0cwNQ*-n#nr
z?e8`fN*%2^*Y>Vi_aecgXS3C&(4>H(H<kVDXM;3N_a2<%@wkzB@8-GQ?EWmr*Khgb
zcO?4Vjf|`k6@7<oi$2`3^gnwuG*plyu;gRt^>?@Jlf*(UiG135xmUp_sdHQYxhXyw
zJBqe#3eoyjq2<wHF^$QSZ;}EdgU$m@7xybit;_Bd{Jl1D;-t9Fr+0j^>-N2@`nc}n
zn=i}e-DUoDMa5>%k|nyg6&M*RWJ|tP?7TAl+?OSv%yyP0?-KF-b5>n@>f~bmgniZj
zFC;{%bEG}9KK?A?@f#-hcjq!I9%rxFxbR;V!*cy?=j7tAlve%i+jnx|n-gmn%US<A
zuy_}b)2iwBzRbG)e#Qlsgvn|Q39Ifbj611wHcl@%)_dm8H1mDm7jnP<b2GcHC9z`a
z>OU$wS0%<i)v}k<GqrlE5Gb(1!R_)-y?kTErBkL%YCk`Bz3HQxvK?>Tx~*n^eSJM+
zTi41bOo4BV4K!{|duwPF$}r{XT2n@D<rFOu2B!&Pi?kLvonvEo;N-RP<*RK$_cz|u
zmOW^)ghyak>fIk9{6{$|j=Zbgcg^99`$LC&_vWbP2{9d#_~3p148ye|@jX*~f463d
zel9tZdvMibwSBos7OOQGK725CKdrI9<<jZ5eg{^0L|OkWIjQ2TnSRjQaz>t>FXMre
zH-9en-4*G5@YXbQed+8c-s(&)jOiO^ExOfq@lnS7lPx*!A1;)qtv7k?D;>YTZkM~i
z#=;)eJSB#P1RsNo0!$9xHuI*(9Y|<b<ESz`9Xeb6bx5_hS-gn`!<>1a*H2m8lPJ=`
zWK_nnQLwV=o6#9P9;=sryB{ll-?ja}mde7(uM6i}&fj7+i90Fk+&x}5v(*8cg7WrN
zoE18x5jKe>nW;hLxu*49-oslzf3kQ}a_i;9g=c=K6b79<<@NK&$Df;@Zxnwb8p?4p
zV#%uen?o;r7x+=9IDc`O+omPeKRmAFtkRslO!jx%T3bow-HE$=-?%;BGess*iFNWE
z^H;ng$6^+EM0!t9WN_Ji_2YE$isP&dh7ktK)q6|i8A9gUc`)^DJhe+P*(Usz;qql$
z8{=FiK9NyL=n-|zoig2M!QzlzTQAjqyOAWKess}gg)b|Y&);8nxI!^qtL56BYt8)e
zHpQ8SmnXlux&5E-^;~0-(#z8tkN4@;eBEe#a`D2R)y|Tep6<=xnDh11)L-fL|JN3u
zaO2qd_E*BjEt%f?Ctnk8(7*Hh!olVJ97o@<CEdO!y)8fb|03anvswS|&Yi`;a7e){
z)XR60zDQY~+>A553<oZ!``di+U)?+HeBg-#(zCVva&BCB*CPCQ>C>m)odO(BoYww%
z`n&JA;rZ`Y?<>yt-ZYUsJvrxCOyt{|fAW26r1ks!db)4ee@XfKZ~guY?@m`chUh$T
zKYoqzfRpx)=fUl_?h3F!oObe_`Ts9Ru2lU0^5e=;Bdb3*)}*eSwT#i>2ve_AThckx
zTRopUROfKEOia|+wsd{1Ws8QRj8M~ce_xx*A2%0X`cbU@Z1Swl)oYezb*b^(e}7Fs
zc8`ty?kzVo#meq%s_Yk6_Bq@x_w$+6zDY?F@2_zyG}>3p|ME3!gRwhbyyZ8iwUOt=
zw|t##p7-YV(wDRD+Rr)v?C!31!?@d@?wRO%X&yTu@wr*tI&1e;B?aBvntr~kekyrb
zeExFq=;QmE>({hNX6Kcax$mENgi~$C)>S%vD^?x#lyMbQj945sN#)Y#2~+zfwFo6e
z?{b=2vGv#?sVAG3tzv4}ZuGb^sh~i`C&@|b-l5L4EjK)p*fX@&Zk@S>(Sb?)&({3?
znQvFgRX&M+Z2dmT@ONwcpPA|Mzw}!kv~Zqd<rd~u-fS;jb>_RU!jg?oZ2#O?ynfe9
zu~nDmZugt}`^u*q$0p4(6Hw*<cln^W-@XIPbG)Q$Z=RW&_Ep~QV~h|tQ$gywr=4Y9
z8$&{)b@W5Stc@Oiu$}8u<SD}B#KEa`a8e<Q5QmeK!O1x>RVC*of-)aJI<?UKyvKoc
zJUmG)HdQY!rf)jcpnYiJ^g5^I=Dyd>SQ^ExkN)#n->kvd;B!q!qjmaO_y4!^YgaB@
zcjsR>`@N#;v#*s|<+z`<c^kMQ$=YlAvGeEV{bsy;>dculCnu|ap4s!(V*A~)+fj<g
ze!R{9zx4l)+xvML;(y<|ULV1`Izng3o2zM)S{yI+NN-bhZ<jsY6>KZx9uUjul2Rt%
zE);9WAIy3pb>fzZ8O@Imyqi1ox7hA=uRU{;nl#geES~qM+az+<o$UCS)cpVR^#7k@
zz9#-Xa$`r~<@Nt=t*?9Mz1I1>&EJFnzud0>JAM9-spWeff8kc=uX}!aY178y^m7IZ
zoeP)qPZB$#YkApavGRi37h>2BrY;m;YBDF}g6#IM^Y`8O!qmy>IjP{S`RCuCuKs>6
zJ|}zCr(4$V-@JbxuU&I}_q$!c-|b$kQT5_sd+hbixv$&To|t&_`OFE*%Eyj1PVAY;
z+#u|ozQ5#2_tvbr<?L--w)r=VcBXo-l57?cQchXPcl5=ZqURIU|6B1KKDcsawAtOP
zjKAi6Z)^;|KW+W_B7auA#QXfe=k{G^IB@;EP2H}VrX?I|E2e1Q-IKq5ic#XH*XjGe
zo;@z_#*(+Q@c!<u>%uJTWijD=eU)E#NgrN$b+P!Zvp==3u8`_^u{gi}b*$y;3EPV}
znAt1dlt^^yM|mC0wMk>O^_;TjU+DI4x5XGUSk_K%_xH8hEhyZzj6>6My5SDVCk<<-
zsTBu#wOkN?|M&RzzjyS#+t%;TeZ5!S{>V(7CngyS^PariGI8Utu&B^R&C-|mYo5%0
z|8KIjyBqhU&W~&NdQW{d?X|mUFVlffKR5T+J*-%IwP-?N;Yy>;7Tc|E$IN-H!ErVG
zum8X6>)CH!jjwxtUR<r3VZm9e8{0daG@M!zt{#$`e*f#|{U&LG3p9j0PRy^mt+yob
z<j?<~-q|}Wue^5R+1xwH{r3ASG8A*Qm#ti4{A*VI=_@M|1>}lc4_4ia=@#x+W)tEu
zaI&v_a9aIrew@aev-du3n;qi&x-431g~Wo}eVh8SioVXwpY!_WmFh>2F11~ZyKR;-
zX-D1+@0TKvS6zR()%bqZm*~&an`2gf+5G<1UBfM*%d5;LU%hf}viq}nt4vmk-z)1j
zwknclkg+WNlW!lZx=l>^&bx~0ZTWjLuWxCd_~6mu|9@wTKNJ7-v!>@mr}yLQIr5J<
zZ<`oKW^R9YbgtFIr*0DzW(v3jS8cMr{(iQU=1hhUXWP%qTiNW6TB+3Hce{7W<X7?g
z_ub7~y2i2RV%F+8{;8`>cf8-n9@S`XvgzSp`HJ4PhfHt(HgM#Ax=p%l&Yao%(xh1}
zYMz`~7@WBKtz^^tTcvMrT;O1ksj7RnaQ*%RyOvz$O*>!nyLSIazcs7P-`pzx^X1Q*
zq}c0IW_<M1dCbCP#o(Ye*(-H3OQ7pgo`Vkl%j|Yn{mJ>-F53{k^OXO*)l%0&*L`}N
zsH)Zyv2jXm)*{b+A|_o{6-o^f^Ip!`apvfX+p(#u9)4tf_LOtmq#5m;Y7){Vwdal)
z-JNM){CJveu<g>%XZgfWJ`1T@62`gHy<usmnxkL3X2PGVr#!uV_Zsd0xmEe7{+a7G
z2Sr_USEXHjP?D6;!Z$5_en_#Qc<w^6=ucg@Ib1GH*el88RV2h9bb%v)aaB`@il$pd
z`awg(IG(-6b*s;9Jy~{Xv38f!yuC>=Ix9r0!c;x3yX&={vX70sHFNv5^xo|1<J?`$
z9QCQ&e!ZM|&gs%Q!B%GHNdk&0i#QCMrg+@qIKaG0`GTO7(G|^hiI_i!&)nJk^s(`?
zQr*^d8`5ek>ke(07I8`KR9468UWd?=SuIv4^n}tIUdU;^h?w-GX1!wg9|?v$*Oh03
zgKgcC0zOSwpZB{gdEVu-d=o$GoJwA$&Ais*OxXFaflf&(cPgGozwg-{8lrLSc4*;?
z*0Rl~cLs=9$(z5OqWCQOXGclJq68lfE>$l>o)AZcr4Kf)x~eLCfFtzKo@D=?Z#lP@
zOk=B1|LCW;v0MA6fOXZh45@^bp4LfuO^S*y{wKY+U2MAhl=b=a<CE|Ix%c~?jMns3
zA*xfACOIf^Of+05d+S)UWDd`<w}rRoJ<V(0eO;%zx4KHI`p)4sAA4;5W*kf5VN&Ge
z6yRFg;1%?=qPXUBr}eq^=oYr>uQ$$~`LM7~{@t$Z`TXhki_hCtzyDu1?|Ht!y_H{D
zOxO;z^U1CAJFD!neS7$klTY{D4qMkB8!t0^?Jv`?T(+f7UE0gk1r1i4OmGYR+4AcO
z=jM({8=4M8O}#4We0xzu^ySJ)o+pp1m2fg1_!*r3=Zec6cd4a^r)axO7t6W!o&P=S
zgc;V_TV@n_@EwcF*%}+2Gv8+S!|AnWD|{ZEWR5scWi4kQbIqndrS+xe$sXCPc7@z0
zx5_3Z+Fa<klyJImiR6a{&+KNmEB+_kw0NARe!6kx-_M`5%3===wjPX+`;z=VBYTOd
z%(D3XO8d6{2r}}BIn%lIh*Sz=<bg8xR0rn!x1AnrxaZRCb3I?^K-J2>XT*PXhu@mI
zDSVz(e1!ey6Wsdyc5HoE>c;7~#Ac%B;f<@@>ZE>3&%SNAb4$>h;N~-lak<NO&U}5=
z=h`pH#i0xq=3dj?UN7e8w|F!6_xjzryRrmhsy_boJ|uNM_V|;KOS!pwuFR6LwR*Mr
zukihU$C?hm{J30v|KCSl`QiVM^Y6EQvOweg<YjIm$;{XC^7-W}e=N<fdAz0jqkG+R
zwyu+5K~az2DXf|!b<Eu&_I6MA67gjxIrOuyN{Th@QjuQv_$%+Wt80~9vj3L-Kk_1M
z`+<&&3j*(+FT3B6p?U9~RdMCks-IKzuRD9L`m=Pc_5D!o-#JT+E@`AIWmg@#CCAVb
zGG&IF-p36~tlYMxn--R;yQxa~Sw6npu<=&Z$+(J&PlrB=IUHC1bfz<fQ9C)Z%je^%
zsZEZFr#64?-4JuQrDAE^=djn;85gdY@bT0u7WV3=U#8msn)`Ugr&r(il)pI^&B#za
zrR|3LQpfze3l6=_O|854;EsF1Cy)CJ<{jl=)P8Ed|8>}*7f=1|t!p;yDENKzWUX@W
zZfSSEH-~0Oa_fm*Nj<~fQW{qDw`2Ftro6I$H?`mI&_7YoXL<LO+4}v-eW5iB0o*Sc
zEzIh7IBEuo@v*G637lzgcG+|7VBek7w)sf?*518-|GK5zn!7qXS{a<V7WY22d)RWq
ziJ9$`#wQIYi5;0QCRF=~3oV&;*hytoWalzl`Q#<PO767n+;sR%MAOubaSi-?%IdS%
zcuBA}F-$npyyHduJvp8nr;V3aSTj8MB6!}yy8XyE24kt*(BpqsZaP2J*}ySbIc}Tb
zzoY*4D?AHLxz8&luj~53vG9ETL+(I<E!BJDtKQdppZMPM<o=gs=Kt=!|2t3MQSkhK
zSKRGB$=5}wSH0VrZ~y1R;o{<A`vT77FF$|(_e#Hdg8TSvQ}JE%rf>6#%w?Ks8mzMH
zk&?@bsH;m_zQ1uTn=L+Dva5I74#VE}c4i+x+S@)}nYn+<@vqM25#ifxFEB3*QZ+JQ
z`@moFBr4!)ziIaD?ANcQtH1fzf9`b8v#2up6dhXc@?C2}%hn4!3)hDqYvS$63anij
zP`mm6gvn}QX-kAE8Ft>#5isAX##^hd(jl6)<L1Xm;}8GkvLDFKtNGKZa-Q+Q+x+_5
z<<io<$IfoQQ}pMg`ec*Z7Yo_%|GKvQU-JJ6jdzxbEvx-;(%F9PnO9-&XC9ybr~9$w
z+Wx>hQa0ul6X*W>G+EZI(Wt@XUBpi&Rnsm%wU0*?6rTI(+})giuF%85h<C-Uq9sy&
zRrAljm|ffc{jB$MPDw_Y>K&%0cYVcTlIHFEwDq{Pzt#2Wf(MM>UN(=ddU)*TVcmE$
zw@ch-tiv7l?AkC#S^bd@(-iYo8~r02VtH~78?r3ttIo+tWA|R9o%QQbcHGbN&tI{x
zX*Jg7-&67J(H*%hdp_{qwtl(Ge1VX@j?~=wR>hUt?~nZd_4fOlj-&T~H9x<<p<MTt
zY0=;4zB~Wb{Y#4zi(?mMth0Lg`NXni8x9<}%Aoqr=G*r3p?MFcW^J|$^DBK=vBo5F
z>$d+}kMDcJyU0+Vso(8{_OGO;HQR%V1>KB7z0<cDZ9H&4dCf+KvX-!>4(V(`SJxyS
zCLu$n3-84m0@Bt@Iab7zz{?o&-K+XITXW6VGgU=hvUBFFQ0dBw{yt05P5bTEeVTb1
zXY&qvF8pL&_jv32&d);5Ni$+UR9CjP-dWpk#he}bf@A)7Hm7;7??jgRF4qXyxZmWL
zNmN#dOw&Z|vq@U5eqmw1s?(!h?`0|4xnA&ER-lLAF~7@&rzCd%_3E{VYm7Brf1uo8
z%{ra3rj-X3%7PzyZ8j5;a**1j8Z2kAvhhw<oVNV#-v#SRIWM!nv;TYctB#KElQxA7
z>HACHofMz;$;Dk|rC7t7W7m`zSU7ra27VE8VQx#G>y~}Q|6tsmN%FSW?QcuIxx4$g
zl()IrBk$+mB|OZ3Ev+ivGwr$;yH3OHC9yUyF2|Whgu5LRVti40Wj))vMyE}8`CNM(
zmU~+t6YKF)Id_oxvh&F)8|(Mpvum7Vo0^{S;N<3SH!f%E?@rFDPcHhSR=v!&<JO~t
z{kGrc9Da8Ebn*M$mXAbAtJ9)O9#^DnS;7%%v%9BN?5n}at^>d8Q)XB9X8-wr)RgzN
z)b$@13s&9s*15tV=^^?$W!mqVJ`AUvx|6rouIFDK+r{pb`-~}H*YZR{ijN|%)9Y5L
z)jx!nrb)C-{u<a+81zN5knyq2<U^|jg4+#}H{RD$X4$KBm?M4BhaH!ntlKbi6T>yD
zDGUz#C#dVkKe;N!I4g4NQWwSFmJ(fe)IPHr{cOy8pHr}H>KdWh(wBpo*1QfrEXmm5
zbuxEq&0J%a1cN%O)7D)*JB}`iKNEiJ;G#Xk^Irt@eBk-a9>rKQ|MSkjed@bfnR+(4
zH3hW^HZd-kU+SkmJKEy5aDn(7*NNO~d#|b<Qa+XyD$WqoQ@q&JOiHoqz;l;pUXdHF
zCAFldr+u4JxbDWKgx4F-trW}7I(F{KVa+pMS8g*&@2r{dJXuWUoYrRJuqS@W{^2G4
z_TRshMoLXpdR6iF+qav=&n=D%SDG1HdkZ8@X?|UF&LFj;_`)TPwNuSbD6|N;^=>@5
z*uC$E@#iqdKUa)@-jZSnS!JrS)#n$(tk(YzKGi;Jn=SDD(~|84KTk<SY!6~z`}y3r
zYp=WvUJHgYM8rPn5MVfPXKUJobV;!r%t0ylyWc9cFh#7MV#>xKk<5^Auxj3WiI+vk
zy{0^@v5-;g=017s(!Dl$U!Q1}%6Z*QrmsvFIo*9Nbl`8|#+?&4sBOvJe$8Qaw)DE!
zObyO=cg~b5&dA+V_Tz(!Q-{KyO?O0{L|uYj3HWRYWiUA5JI%AjbLErlTnTjvWrhH+
z{RNsQCn>5fx%+n6$`XxEVZ%V)H6hk~ZuhIb85nZbK8wF4C3d(XZ`s2@CWgIpVj|=6
zLz>;r%FmZuxjiP~lD@n6{+-v}sVN)xI?Z<arm>7cpzWZG_MG*7np@REH}1K}p2F!A
zsmG`=os&Ur%8|@Ko=rtZSsN^by}i4mrY+72DV?)5r?fINyFg>*Z$}9$hJ-aod9G^-
ziZVKhG4L8QOE5C9_HZOgBqwjVR2cQ+PWp^|)d^{=PiL_2JNw&HZP(i!VM|~BOl?y1
z>j?XHqVd&B@9e4@>06}^?Fh`D!nJTone6(ob#HTiTi<@GbiT>pk=Z%lZ98>OXGUrN
zzVTh)VC1~i%pfL*ux_QZu6k3iMsZhe72-YGQpjF>{3#<tM_zexbvE0Au*bD)bQh?Y
zHs7$|*?4gxPeQ<pm$%<@v^xi_ia5eMYk5zkCYRzN21TA3N{2Savjm-*8!eH&rS<IE
zwFeV6<WD=bFzdM%N5n<pzkZCV?it3fLYpe5SIIE=+3wyk?c4m?FMsZA%w*W{^;+~i
z`+aQ((~b#Dk6y~?AbnU<sljMM4@;!d6NBY?)@G%Df29RQy`Ap1c&qkYEv_2Bw$?Ne
zWtP2-95R!hbQ$x^N!dB$$>jWBPp6xH>wEV0$LjizSC&5Y<*zwZILBkM*Slb+jiGHp
zYs&Mw8g@$vuQBqpy%sAia9~~Y<Cx@b8<w6)KAPe?w_ZG<xsxGGWTw=!SqZvZuXnU~
zIWIpmSB6pUOY7seDqW9+5~sQ`i1nD=NwoX)IOM0^+ixw8C+vFt|J3>auNmVUM5po=
z&&+Dy_{iFShm7lCm5(ydzpk(U`@P<??EO7iw~MD<Wo_H}^`(FPGuihQzrV-ZR)2eQ
z`rVGl??wC9Y~3!id+kMun^CdXU5$do9_!wdTDfN4o1SY8p)1~Ku2t>V5IC_-_ui>B
z+um_J<+znykXpG^;|ja|kAu$U_mVU_pB{U3iu?S0i@IlDZk`i5{ki9ty++jE>$gSX
z9{;zs+IvrY|CgiR|J_<0U;KV=<g~gE;q^z0Z%#fwKPo=<`Qw`vt64Yf*pO0g?G?$9
zpVRoFicx6gOTCg<HoxWswvV&=Li>eGtZl6Xdh_J}Ud#XYYybbn^_SnLUt>~cNlsyG
z2{|_7=uy{p<Ku;KpI?R7*Zbf5v&`J~#|3AG4-@TwEtbEw!S3_S^ZzdWzQ@k+wd(Kh
z+tKetHm-TAd%0R|wR@8$e^umm$v&O$Z5)xuk4i9a7MQj|^2F)spLox!Cai5YIK=Qk
zVEJXeDJg*-?uVvrX<%47lh1q0Ue!%v-(=@KO)5`0|NKW%4u@O$yIrOUHloq9XGd!@
zH%q3mtl4<iPy87pgVV8CrD@wrudDlB-&b{{=UjNYmiw%S5iv*Z*Swq^ef!k4pAzmX
z8;fRUG2IimZ%}J6JyQSm+#5EtpZ@yelwUVp%ThFVO&A+PZr<|APd%iJjiQ+w{Oi7M
zzV+gAfBde$7gBZ^a;)mR)VA|V+NIPw`}ey7Rz46q<|1h=qVz5$F@&jM@%7%i){wsk
z7#R+DWNlP2SH7&%>Lao%B=vQ4<xGnfhR>Pv7KEg^MH_@YZ&GMt+~j1<)4X-YBUyVV
zh8<CCU#*kxGu;xr<)vEg`0CJ;Ruet-%>5gjf?Et080jiD70(p0lIJW~`tJ0%39NqF
zf9~y{Q9Oxbt~8^bBSTMci^KCE5iOn>LDPO$?2hGdxH04H+9OT8waY~;yk4#S`Yxlh
zm?xFJdE45Jr@rJASFI|_iT9SA?NR*j(9xr3<~~~!$X%(pC2Xe|i=s<`V(B`QvdUTF
zsqgq(d$;T<S$TJb+rrm#EH;-Eyk~Lq$hNf&jE}pg*KR#;&;8XcTR&SblL$Vf!Pf9C
zAU^Jf*QKOIrbV|KJ+t55+go1LtQGimA-i1cNtFnRt{F*t_9V3m?0)wATYPzgP>4ow
z#vOT{8vgX=w|@B>J{Jf$Ma`ajxo_gC$r`h>cW>Jn+I8yZuLEBzIHOmVD6Tym5Yol)
z;YP;J%ih(^Jib%PKiRN(HX1GxQFf@*Gjy67wPBm-i(@ZA%>nyoF_$;2E9{l$wKVc|
z^17kcFzdkYRV#Ka+&s~m;keuLns<r~F*BE`@7wk==hY8`$9u$>noge%7Za-9U|9P8
zt9f|rHY=a`5th{zUlg7lk=I>X+ovPM_3!Dy*9;5-RonJ%m{fYd?17o?7ismT`rm6W
z|6ZOZn{u4VeB!P*7w%lY^XxR2(xcrib9|B+W|SXeTgI@Pje$+a)q38E8xaQ@)FeDh
zCra%+|8V2E->qHTZ;ig>EaqGFHj$NM%h~nCHcXFx_WgTl>zlUas#)|ci_(?duk?-`
z=nZp|Y|#-qrqpK=;SdqYea1unwber9b<VYX9Gr7QI5}k^PV6#Wbj%<l+JHyy7^A86
zM>eq@wrm}a?j;-7>GeGK(B0yB%=_zhAGR46BTk*3ZtmQ&cIu5)dwckJ;{*+hZ{%#3
zc3tw~i|nll(zDl;ntOy4YcE~+i7RVcvhRJBCfHg4)=Gva>pljy_-@>*^2Ojt-xY`6
za}1{v98yd;TvwSKTpH!7d?Bdl*t2i(>4KZw=37^;TEn^cj8r#6;PK15CVX@#Ty!w2
zMQ58>B9DXtQ+Mco|J4hn!wk#Y|IX8Nk(hd?=<U&^Pj9Zg>9sX+R)XQlNs0^%3I?-W
zQqO-_`?k-augf^<o4~^`DQ>AiuAPyw(R05ur>5Hb-s!zzF5%d<GPw9OTY|Rd?$(7*
z86=#pJySey5n5^1XUbQ&Y}#J0-9q8QOaC?o7iK?wm11|rYc11(z4>+?7q6D=f1CI3
zss8+Z|E1Gk3zt5!_?s8As!hU%`+?CD)*1nRH}%)EZy#PFY@W5x)j`6r^+=OK(?m0^
zU{QH?zTAp)Wpk9Xbt6)A-n?)TV|b&WIZNVdI{)*-zAPG(Z!Oj6eXO+Peck)HTe*&M
zY%>mh_G5im$^R#(j{P!HK9MTQ@S~Z3f7Q<A?p_|5+FNQ<9!5I32_CAP=)Kg?$nN{2
zqySykx#tp=h+WIBTR(fMmfj{a&6H+ACN=L#Hs_t+DLJ^R*`D{D+_bBvwwU>ox1jsA
zrq>e=7TB)xJ-)GoQF^U|hIv6~kOhmti4)&lW>u=jYd@GXdrLv=mVJ8avy``a)Xqxg
zU;g*X)r$1J*=xVax*doxxIKIJ+GmWpDvSb7CDqM|^#Qt$0uK%xKOB;gJo7LoQ-AP$
zVTKJIAH0GU{Eco;-f^l{__)RgC8gbwS-J`i3=NX6ORF!788`(+xddn)l348Le{yOn
zgN7vwgU_T%D|j|Zh&5*|PMpehD8Tv*$I2Gh8wKZN&K+cu=#|h8l@YYg6Uf_k+gS7#
zf5i65(<Q?W?GTCXG2e7={hqJBnR8eIZ|q2X#=G0?I$!CnJ;5su-l-S1`*QRM|BY=C
zixxI(7iw)=x@nqHuVYhB79Y1v47b4Y^K150h|7FUm);mKHTmj!`%h1Uo^E>^_t02p
z$;(@Q)2xH*bfr&)yz)BozV^KA@A!SUrK&%DJbm7#s!#bilSHo5d{@C<W96mGF0EPe
z_dtkjn~tN~&B<?r{~g)gkWe1KcEit`Uz7F)olRaj<yPC8BT8HwHr}|pa>KNmPx*FV
z@6^93Em`llYVFQXzyDvp%~2%5l(}g^$i16qGm}^NPc>pt_$8U)(2y1Cp7^20iz7;2
zB{l4wr|*TUI_fJ${`I{x?n&;MFyYg?-S7W3N~ZtcSF62xHN%IU=j;Emo2>D#dlfuq
z;~I@qfmh_;)%Ya1OF6SNl<#Wxj_armFKvGtyJf2Q;VjOMc7_e642M>U2yAnUc&2!!
zVB4a*Y<*4^MHS(*?EkL{zx%U#|9|u2?{<8>^visn^~V$MYhLXCf1$lDy;j?{?6GgU
zp8ZjY)nThWCtb_hdiAR4WX~2uRS89hXS=2Mtez%c_WY@e%WN4z{nJ4V9bQZ8*8h*U
z*NlI>|HQhVchB4Yf75RN=j-lwdtU$e_*{Jb7wvanJyy7Fb^6fu`cmTkFy#%b3{2K9
zz6U=paJW^Wr^Gj*f$5S@1pDK=pP#O`+w)?Il%s`}N67Cpmi7hJZ{@Abm?s4F`ungQ
zte<A^W10E>m*#b!&DU)8xBEF|O40L#XS@G=%l}^{bev;h+<tl1g9e^z$D*{eU*Ebf
z5_H7$+KV=0oseVG4n<3ryX@Oo78vq<xBR|`rqW5*Q!4YyuTJ#(^Ul2P^O;Fmp{u8y
z6}Ef1v)KN>-=ZmY7Uk`Zd=a0&9$jz1uAQ2mCX@Ik!J<HxUD<<IE66r(F^eLDsO7(<
zpVPH{eGE&Cql*G;-Y8y}a@J(gbbkH1)J0Chsh?%iP9I;FeK(YUxklmi>wfwAS3iC8
zd^PdRVulIpp7#pYJ)byROD|SBuB-dUPVK)LXMCpx=uI+w#2fsyCB#$MB4xwWJAWn{
z|8wEhyiyqxKDYV2{k|Rl@9wgRt-t&G{ht^4|DNU<om+Y_*2H|@Zh^lNidnr(wn3j{
z`&Zd4XWYNz0&`1`;R4-=82#%^bHY~n1xfH2$ehqf=t)ZLnY1jfXt$)P*J>4Yx#te;
z8&y~$b7lQLg@kD`F{GMAbn_gNsy1Y3IOp2TR(P*mCO>P}qet6ruBa;Q50zb;o3d8g
zoUJwRZN<LAezBX6>%Twx{C)ouUhbBKH{}0b%HJExFML^yZLz_VBTNNWTRNvjEp7T`
zBQ4UA#I<1SS4&fw?_WZ1>XcMYNl`kN#kbnZPiIq?FoW~^-|zFDAGs)Yt?k#LsP`N7
z=N$RFclYwwnfW&)Q|3)s`bk4wL$E0*uFvO=pT<#_n`r@hg=Y+$ILxNq+9CNiGqfiA
zSM!zP88RxR^ObWCM5QnuygJ|d{?0T@i_I7FW$z~Im?&Aj_-^td&9dtEMvdTC&#vi8
z99a0`rTRS8T9qYybKRCbIe7QW`F|grgQ7FnTu}>swz&S+n|V8(U8jY*XNUcq>E^1Y
zKD%-Iw5+Ao%?}MO_cc%5=(*qijdR8tv024NJ=}hR3>7TV8=99KU~!+bWjE(hjp>sF
zWeSw0e6)znKkj()Xv>pT8w%dOc_?N74%SN1OB9)T<VM77E+;*uQz8s^vVQ+K#(7}r
zfy}ZZt{DLiqCSiVv~s7ud>Xm%^WU#4C$wKXl(l|t)=L5N^C|1+CvLbMb+&+C(LtiS
zE@^Ed$MVc`oV=2EP0i+cMJDhtFe*DQ+^nR%f=ywksmEf^Q;ZEsF1lwK85F<Wt>MpR
zWKf<Wskw%+;Z9aO^YIPFZ$+Kdw|(&GW8A(l!nojy;%}{~PN@fWYKB-`opp9`f2sbR
zGjsdIRC^v|sTO;$*?K>`ZuMFbBdtIg28PCM+ZJ<Qzs03?sl#_JbHuWV2HT=nSP0G$
zZaZm_rug*6BN^cfrxw~ga=fa`*q}4zaE3(1aXvY|+v$4U51U^32}e0zJLtls(DG@|
zhZ^~|4I8(G#m1&zm1Kyxf8z$XVv)>)#$NWlZ*y0E4w~e!cHRk-gnfQVnyoi2|B5(e
z&V9P`+QIVGF`YKaQ<Tnpm$kClvth%|jbeskM&aHIdlt-yTFlFo%)?-IA}YJgZ0QW^
z1y2;-rey|wuX*D-LnxM`XXEJ_h7FZ`9DjmRpXXc_IV6?LXz@HzBH<lF!&KH~ECNg|
z0*QL%9s*J>s~j~;W0iVBuXQj@*fynb{x7+g{A>;z#ix8;bfT4QDWgdOlf;xsQxwjv
zJglkY;VHaB#DU4d{G!+b$s~q|NXa=>A59+X__eUS+0kPmBgoG%rSa_9BT~EXdha|f
zaq#4aEYD@HGBi2%=;*t>4t!uZK`QwLfAH~zH<;ME*Rp<|Ybx&$@~k=WTIP56*%Ayj
zemgdr%iNn?`q=yVcCk|jOLsS|^6uH_CcV@rf{!sl`(_5);!6uA3Nae2KKyTS_`Y9j
zAN#9uuh;&4=jj%aT?`ux@96BFx^->b)lvi3xqiF0i$-!wIKQy`tI};MwetFG--##h
zEKS_`OtEQFNCNlTiMv)uwQjo>)$g!1=u$_EonBERBh&q@3`<YEeqP(=8D=px>dNQJ
zeA}y0p~}~1oGIS$GM6zmGI8p~$)$4Xj7$zaObwHqID9$MdR8r3(86>eBfBIiX^l|6
z)YOuyRrW56d*1ad|CbOT!pf_??7H&OjLgK1_vL@=lV%NE8R9hOkY7xkK$A$T&tsd1
zo@XqN3rz{T6u~q>oPpu&uH$OUj2fI?FaQ7Re7sfZrH{=UZgJ(;{9gTT@Aa&`J2!R)
zc?vKvWixCzDxti(_r$g9)s6?+oByqg-5qXy`*y7G?@bp=Qsb@U?)iv(%<TAMTmG(W
zk-_;-v+ozkGU(j4Yfza{sgq%{w|8sFp_wc#J*IPtra#_dFk$t_1vS@S$FVb9yRrVy
zRbz>Tm;Lqkyb+H(W>NWf_WO!QkI#Rra<xndoGH3;=1kjyM>{uHF5BsTD)jl<{S~iI
z^cr8gasJQ2X8!ump8V{(+Y`5@@(CVVvUA(5BEMgmati0abEs-~r;2IU+g#YG(rCQ9
zy5@i5OYL;4$~8i3qi0NM?usw|lGJ3Vr02|&UYT~#%)@l!PK_p?w4NRNj@QaaW`Fi!
zW>_4NvdV*%!9w(WgtdXQed3lgOE3HlsXB1)*ZKI{$J=$UN4;w?tLyjMUi|IN&hLK?
z?XLaL9=oXScl_UPhx=^~Y1)>4dcq%5_3q~LO^Z639xR)ke{X;Oe8Z?LUWO?G*VW_y
zT>2|_a<0Ocn)PyFyZ+8Gel=~%8%f#h0|!niF5>t+r})J6Eu{jVC#+3U-ySYDjd^-r
zUJ2vF{ePb<uY3NzzOM4Eih_v*kD5BauAYA7Jbnf*O+_w6)q^)a$2e`6!qw;){#Wlz
z`F8h6JC+s+WibcNL|u+R9`@${hf1n@<pr~|PdCaxJNm7e-}c7aC7Un1zuWb*S6{Av
z+4Xl~LGe5H7?^Q6@+vZ{UL(^HBpS_-y)yNh$f_FxCWrh)t(R@vxN#2m)bG_-pLs04
zwrkU_IFXO`Q#^h(e*gc8e~V8~|MXK&9oOggRKD4G{N2vy^WMjGJ+3G&PJS-S)-d;E
zNolPtLyL&%av5hY8?&CRnu-0E3=@tR9_tWfVK|#`h-uN0w>-Ng7!*4ur$l^-NiSLz
zmgVX$kkEZ7L@eFx{M>yNVcOa)p=`fJJDMD_WxW}=uL>1%EJ=EB>63xHTVTtA#X3Q^
zn3&EN3r{@adOzxQrN!n1Q;y7e_w9Zk`u6MMt<!yH?`|khnzwh3?%p47MLWZmrn02Y
zER!jzeH~yO*+1vn|9>Bj&*(lk*Y}-uNZ<5s(~B#A@M`j;S5#XsPsrQ(H*4wJ@Be>U
zx98t==$WPz?qOVBl65Ixu|?x}<~-&G(=z9+<sZ|Smf35>m8Hy=4rNRzT{>NQ<KAoR
zO%AVLzI@r8W9he5I&kFyg^-mWdR>0%9b@7B)q2IK+tu__NfghSfJA!}8O8*jDG%mu
zsAB)nSI*1yU`|A~Z=U{~_?|^V3==LEJ@~CO)o16t_9EUM1+h&r-HG<*ixloe+wA}O
zq*y=nU_$q2o|%7m84ko;JKy?zl2i1;oE)KNK`t9Y)mBw{cRTw`V4KkT&O4Z)z|HFJ
zk#b2tF7XCq9)@eT;^tl1^Wf5{CYca7b?vVmy1Q!<SKfWC@;Adl@KemG18-7P3l7O1
zfBS9s9APgGro9$7=4tygJ4je5Z@o~sLqzK|i|UPsCcfO~I1WifHtQ;63r1|<h~#F-
zmbPubpmUa!ZDH=x7`;oax{Id^X_(k&^*9?aXr#7WVwm9d&{%Ivs2GDn_^+R(weKEH
z?fvGEojm1|ROLGPfZ5(#w%pmhX`AikRq@;NcRdkgy|%O>WsPd_<H+D8P8^H3ik`CK
z;anSg-nTl}heP050UJY4K)dk$)SYf~<4(o)8OBAvJ+oz%#NU9ZAExU*CLaS0a$Ns$
zG2qapR}U{pB=#!usefHp5I);ctJ~dAx12{V`R-@0P|u}po~+7EFSM3AEL?w~Xwv)M
z&8rUg<(JI6d2iQ3lbc+ByE6+fO@F*cF8gcS#^&q&EC&n<Z~X56XS~q2&ok*vj%G!v
zb4_aT<_S@&j+IoVD4mEuzeoR281u$?+e9w^mFu6nN9USFk*yU!!!4y20Y?rUiPeHe
zGq2ehiDV{r8_fuN@Qa1f;ik<pAC-?Q{56E$N_T&WZ#%oY?_61N<tFt5S?w43W5mzY
zrT(4xY@tUs7iYt!YXK^~TO~>otQ#5@-dT{6krF<k(YdoR{OmoiZ5QT05nsk}D1kYk
z*yci*h?VEjFrU>4Yo=vyj1ny?PLS!pvb$yL=5tFEKlABNSNnUrPqXyx>$E?!PXB*y
zUH_~2eC&_=w+<!maA}*VH!bvIh{U<;Ug_4_j9!~wJ}BsAx_+ta)Vt2qyU(2^9cCG8
zGG_@sb&md&GSjl9;nAGw&Zifg;C>V6ydsDxy>+S>gU__B=i^qmh?ZAvDmlI}Rd_vr
zSaQy+I}xcI339CS0__@Dc^Wploe)~B%V20_cq+N2V&CO;0-8nMD+)@tMlv6`)-<v3
zxar!72b8!O7Om31?y+)q`kl7MX4xJCk$@$Pg%eWUmM;iC&m_d5!SLY*14G1yTTv=W
zOFlPcpK+T#xx+Af;W3+>o)Qno#!U?u3)czzi3+?a(pvkLCzw|uw>IF&{9n7LPrH6S
z?(?(T`7=4wzlFsAJJ<Ya;nd61FRSQ!*?kvW^`j$6rs(z>i)7t>`zEqYJ)pI>CeQZl
za>E1X<-4ZsGpYD@hg<m1u5Svjj}~Q>S)FsynsQgODr>E4!@lH49={5Gqpx<>hTW5i
zyJ>HvA7W)(_v-fa6XE+VOf9=x|K0yiO~R>&*DMdJZ(rz_mdma%E)4uLU%t{rFiP0Q
zV8Vs4O;yF06&W4Fr1~#6tooVt_TJeiAE$1u$Vo|^V7p;Q(Ct`#>n|tXme;+DKCb+>
zFV*wv_2YYXo?Nj-M0~#OR>@4?+GhnxyJv^Q>lnW>YMGj|WSyCzlf`LP1rfGBwt|dy
z@tYaNd)`g>wPEj+r@f1`mfn<jc4ocU)-?Cjsb0Aq(>MG4-ZoD#EB#qRVoT@Z=-NF|
zhaU(CA7B3D=<^?c4sHmVnKMoNn)~KOGSfaB`BSnw@F+*;)ZUUA65dk{;!Ie3uJi3H
zGW=E*86%K?OqwywJ)pzF@MK#LBmeHNrzET{%&9nfJ6zl^FL!(C>Zp}djHLL**BdA<
z`}xhM#Z~dPUHDgzX2F+6o?^XHN_{Do5<gNEyBwGC<jpDkcJ_m9stKdsnRD;0s{bWb
z<~%ym8muf_lKG&2%H4Ni?-JgGRD?>c_RS6VO%M9ISvbBf^X=>B(Tg3Ye_Rk+b<;YJ
zg*~n`{CjbIby34@hm$wY7IQqjBzOL+&3lLc*Q(#$yq&@4zjlpHo#M??eOJDJ7vB}#
zKWE*2gU6wJ;{U#=-v9IEazDGeO)|ZEe?8}m|K4T0|HG`uYNq=8-?nY9dGIvP_K@E1
zNB3<eT{)`#ez*309~nPAyX}g_$p>!vB(o<s9aHw#ynKF&qrmZ?CeG<Mo8@c2ted~<
zX8zRsf3m;Ze4KiDdR)ZOpu2z1E&iQ9|M#K&d*^TJiPEmpEX=5^Wm<gN@yJYt#3wG1
zl05HX?xZ*{EHp@An4lFLVt6w=b*n&+W_<W6+wh6EzHHxoBE5H4b!zrw{{N5vfAF7C
z7*}^aww+JLqW<HdZgu~8_Vsn==h<4n{ag3HkzIaGxK`n`+E4lRg0A*6ZpHNdxx8F|
zzIFAw&39&IJe<e!*uVVu^Mwxk_}92Hh;B<>;<lz|Lw_W1blZXr&W+QybM1fj_v!L~
zAKu!3zvpu=>%s@|``;VS*M8f)&|ax6j6=4yFUZS7bLpASGKz03@~U?S>rH>KYVzUw
zvOVW_9=3dXXX~}BT(6}UO83s~O1S>xKf`(MchzsR)A=79pI7ndr24!an?60VzLz*<
zUESBy)1Rezu}X+2yjGfUZSJx~xj7wA7%WT;x;7?O#qt*)XxPT~>C7jEjA=`FxwPwE
z*4lrc_uVexZTaDM``WLy1qH1PsoP<^|JOnOx)+D{OaJ<pZvXw~`|BI_eLBEgIE(Rs
z^t;{f&;NgPzFce8;d7EQn;04l|DCz1Uz7LJ+duF2)_*U%Uca6Db@k>yKQ_O$cjn*m
zli9xf`tFT)uWM~y=fuWXB%;2~L@oH+l}p#n9;g3yEmydB({9c2Rd$DpI4k25ZTff<
zT(ta>Wwv_rC?;Ru9WVJYUfA;Ayp4;~*VXJazfz=eJgxcW%bvqYonC9jJpKDzrX)xl
zS+xDu`R!)cZtI)Ye@pK_bFboV#D;p_PrSF!nv{RANYA(Y60DlP?!vQ9?fJWA<g@i0
z=~<IM>-ApdYp-u~L}qUG2`RNP7wg?yBjlj=Jox|zgXF?rtxgT6RP(RD{d&4ThsohI
zZ>e7Im6^@GmljX7u3J+2X72HvhkAP}o<7<hF7Sf;{JL*?xxXh@=k0i{JN<q2gD>Xm
zpV(du{`pXP`TbAtqW}GH=3mko^)6pp`_M*#-!cLniE-bv9t6!iwIe<tdyVPNr3?-+
zS!-421a#>fXD|?&;<x6D-`)DE^J|N*CGP(*vHs)!eeeC-c2*U=y>#zq?fa_Rr_UPL
z|1V$et#{Z@l3~t)LXXSt5{xC@mg`uore{yvB9kU;DYCLzcEQdWK{-8!&*H>xul{(f
z#N?LtmR^fwi^<ahuY8awuDsSQ>!xx{QlZ^y%7fmJzyIXxbBewk<Nxz%c9G<JxyJDS
zf7aRm{=EKZY`sp2lV51m3JW)}NP`vmpAzp$=z1=;UAcbFo<FN*N;X}5yZwCK-!EZy
zK3oe;4+d{7$l3DcMyIRTj<-t$Bs5!0m|7;VW-~B0Z4lg{7xP9xx^{}nqkV_hPM;U$
z6<qk={at>Dw)wuV7amHhnL6bt=}3q#-a6|!(*fc8JH8xP{5&a9<&gAVm-I{NH=+WZ
zG7rwZ^Gm{2?xyLZ{&|YatoOX>$hRr|D7xK5>G<!P6K`>MOW$rjlTmy5;Fmt>*ZZ9H
z%FM3Mixym+Yc0q7*mX%{^HaC)f(HV=>*dXPFV4F?@YAY?2InM~&r$m0to&W-`j5iL
zv)W2~v;SnQD7a?U#%v++^cV|^jMJ2@tzOb51-u_SH*?E4y_h!1cCz4-GO;f^h19KH
zE5}t@t(yDxyWg_Anvn-&6dafp#k$vceK@#Fm4hL{K*zvIPnEfmDUJ8W#RXYser-DA
zpBFn*uU{g2opsHR`pSo1&C@KDOrO2czFOsa?K-EMikXzolZLgfzp`FxIUmT$wsaF<
z-MrFu=Y-a<YcG^e2P?COX)orvp|$Y0TU7An$qXChULQX<_nvj&JS~5d<_FVm=ly)N
zv(a&aWUqiwm@vZzw&=wT3=Er$%($9goh;e9c-gBxuP!=Ym*w)elNWlHw5Qurcl|Dz
z_49>flX)2=vL%-ZK4Y*@F*zclyeD_dHnBvN<if(_+flapZr{&dcV>IMc4DUGn=Z#Z
z6^0)Y;!>~THe~WRExDM}z<MJ1$*%2ptFrgkC(Xzc@f2i9{CmLWnaaty3z4gO)LI(0
z_8p#4<f_+mmBE2yVo;=}VDjOuSA)~fy~*$G^Y>?3xY^ivh5YlkeW$pX9vJj-`d*e`
zROn_f*x2x;@4V5zO&d1s4*R(1*1Xu=x1U>|)?Ur0zPQ&dwM>p7XCg0KZR!>QrxR0*
z@AEHC+w9jhBOy?4Dq}Lk;<ag0G8RrSx+bNX8hGT$cg6!AjU0|Ml>Y4Hu;>v~$VpA?
zO`78v=b>3$XwKo}bKq%&SEgiYPeRXB*E5L?1t)c%R@S|GGjrwTr_9O6XUXkOynoPm
z`P-XEy%+SzS4>ej*CCK5@SH(F{iK0gg6>ltk56aUzIzk0dHRa^KWFYPx8MEx&eGCn
zZu|f2n_cezd;kB7kDI5yD|h;`PA;5DfyL}>%E{+Zv+pTb*FC!ZJKp&H#s|IY>yx+D
z?!5l8#8|6^fq^?rYi2sDIU9qJqL5~oIa}S6JpQhIL6;<30-vN@iHcrZ(X!y}!7$Y|
zWxIZ6ES@B&votC?I{M99JDVsg8}qNPtgHO(_q%B9e{b3zS9v~;q2kq{r=OqefB!Y}
zVw*yUW;<`b$vG7_9eoog3!aSK(}kRLZm3LOd^Tv};)`kA47>K;k$P;Iw=-zHYNmkI
z){n8L@8*fdxJfRbBD81g-d>;NT4g!;{xxUVniD6aUn{n~u35CP^i^x;&Dw^K_x4tQ
zUi)r?{hT|Y_63Ix-xxAP{JCbn#cbW{c~+Ibwnf)7F+>&bK6YKqI(qigpp}+}tQ@Z`
za<||1nx!L|w|;$ZtFOYJ6JM|E-`=6IM00wd+}?$vGkyK0pPwTbo$a|_d&(pyg`TM*
z%_^KrSr}S8*9Nt&xbwc;w*Tt#^h*g&+Ecw=8c%y(`C|9ob*n<NPpp&M^>f4A%q0t$
z{j6q39_m>7EcX4*%;hyV)b0NL%vk*JXUf9ssV#DQYS$SB&b@V6;Y8d!z0-?0_Hr@Q
ze7JruLawtd!s-g^%6N-?A70$wGeKHeSW@%z&;3>3)Q@W!rtkjNd*<J-?6be)S58Vg
ze&kg0yyTy~`uE>X`8(Ho-^cWKfz3RLD(ycXe7Y7tuU<pj<hhGyE~99xpYX%voR}xo
zYjPaLsuV8y*E}+IkFUOvKUMu(-=2-{9+%(kkyPBrd@OBaK$g0La8E!G7q<fUUF|C@
zM{hi4aL`a|=rQO@X83WSzGAU`SnAb;bd7ya#oz6Hp4x8p-0XjU{r?$3X_eU>P4$n$
z7!^yt+m`Py`DJqSN50*^`E}n9%iqfU|7E%T<HC8*f3A-Ec}iYv1H*#Lnfdwo$}M{i
z=(>ya>?(M8=^bZ^hy<^}h64-?YZz^}tZ7L-?$K1x8qsntej3NZ_4dDBEWU4JZDd(j
z_;F_E$&XKuF0Gi+7y74aapVChhK8*Y$*NN?Y588xpI>43;m-RNd}0SfUotYZ9O-)<
z*tK;V$3l~{G1n)0c`E+T?0+itUt>#H{I37q=IX-b`yYwgf84hH|IzvX<6Y-{t@^u2
zAZUWNch&p49K$c+K1XyvPv|=Mj-#j3^^_EE4^!HT>(XqD@<*0kf9tJ!O#PVl)KB)?
zjPol$&$j>a@cz;%HGeO<_ZUjV_p<E#@BKZwrDyB+z3)ov*Z*K;sE)e)imT&J$)vSi
z*0PpUZ}-c^9a%p42+#J<dDj>j7;GLNTHvyFs}uLKw<ouH$Jc+HeOKq@ld#<?g4dWl
zczK$`)n<ByDo(vHQ_q4~ML}*w_uJFIqm>G@et(y*QLE?BNYj(do^<k+in`yzFRv2z
zUKib+R(ZNvxQXwVlER8>Ic$zQE{7&NYB@+$>a8<>{dj4ZeYWzOKX;D?f3=cbmR5D{
z@$0Pf_x9?4T>iK*<65j@;DpLzcJ)t6Wph8&|605Mjm}Ml4?Skb-Q|9NQnzo^se0;v
z|L5}ly0XYzty~L+^=$v&_1}+Xocn##r*&!!5-aU~-#o9Y`}%Cn+1H!g_m#X_o;O2f
z;`deacl`S{{p{E2R&~m2-ep;R4M<s~eWWG+_e=ge*KS!0Z9T>CVC$*;|68pW&aZo&
zEiR`2wRZ~NGi#@I!?NSvS0Y?=Hzlw;7gi*_O0NI&w7&Go-nx^w>oXqRul*ChCA@m-
z%{Iennt!kEx4ZXlIlB`(gW2|=_|vhlwE(*g?~r(v*c=)oKK-;P!-6?ePOlSii@eRX
z*!thihu8K^e3g@&Ui;(U{hH?m3v2&<^p4;4ze(U$;*Iqcfj4izSlef+p?Kr7?8MH4
z2GU(3iyIUIyzD-|*&JV&@jd&!UiBUuTeHIVd%xfNzt**F!!<8$XAVV)n3mY{pKG7(
zTyy)ZfNT1>IgvZRe)GC~cklY2+WTv+C;RKg?AjE&w)Okow;9G8xT8N#{TdhWDYnPt
zm{c-z!Uk4`UWL;}ie0DYZWWKaW3g$ypJnCMySx48-i(R7?ZhHk{MC5I^U7%}9OuNz
zPCcfl_m#yl@ua%MZpP);m>f<%4^Dm>^n|&=bX&~Vd^@Z1M^7%jdUb01{<ZIRy$oe2
zc<tLh;X`~-_rmk}HrHm%k(<h}JX}9EP9|%qW$NU`$-58zdUx&WfqPy%ccov?J9KKf
z8M}2S`{cD+o0bLsWPiOY?y;1;8f-e~dgz{zIIWG-{15qR$_i^`KVQST{EzzfJ(YJS
z_;yN|ojP!Nxpn=dc@K}|FK1<Nd3QtTrQMx->%OJ3rDpN>Y;S+uSiDR)eU_Hb@jIJL
zGAd`x&EmJ;Tv6oBqf#*6Z-1T1uLlcf+FqO|{8#Ayt%}5i=-GQ~w_eIAzJ5G!zW(l(
z<*kne4xT*RJ=_2L@7uRJBSafq!ju9;SR!&KvMuIL=2TKt(_3q0cW!I!SzZM@mizAS
z1UlTlG|1n(nH4f?sh{5d9XtNMSa4%~d-bW=`FBn2?q$eEs`r;~7ML#RB(alW!Fn%Y
zuISB+N+owQE^1Ys9}%-lRr{_{n6**Vzlx`#UeT$FMLI`c9DIKGNl|**eHUY0j|YDq
zO|-U(OkCTi8Z>PSx01ftPP1K)9&f6D`03ZSGZp2Zw~3a=PnFNxm9O>Y`nC^I``$FI
zU2xVcNcZ~3S-wHd?_RxnHB<c9M@Kv3ps$DioU3i#>$|++1h>~(&a3b9*Ux)f`q|UP
zA@karvu|b}PdIGhc7-+j^X2r~?vlI-6PASUi2mCc@bpDV!C%Juyz@5P*7`R4>mCYa
zte$xGv7(|#<JN|Q3I+@_7$P=USe7sSu=>Y=y8A09FK+h^_La0sT>4~Z=mn#?cQUcB
zl~!-tZnkQ<-UjF28y=hHSp{?k8MJM6^I5l6B2C-dCwny)LxBY!r_#n{XBeD10$EN7
z%)b18_TJxo)1PSYxBlN3dbRM=nUk4|%`&Ej2`%VgaWYGYywT7pF1#++!Qw<6kHyE@
zJKfCJ&2C84{FK@7e(OhP0ST59$J~TC1SVa`QeA8I+_w7Lk(0Kv+I#NHr;AQx;FJ`2
zbzeTcx_VdjuC%OWtM9F><2E`tw<<TK<jTtHsm3neACew!nz^}D<on&pr<XrldQ>|3
z>*sS`-{;=&meUoLxt(^Xt<3ygIv>NAX^WQx@BX|mB_p=xX4K=zKc7}_Gco>mpig;~
zbjHfNomtUY+Y?Gfbh*+iwp@DW8n^0_!QUU|)8fC_d~e#?YJ6?la<%P>)|;g#=TA17
zk~XPuZKtHmfvYYN%U^pvhzL6w{??&<aemFo$ml4m^4~{1GXI3%H)LcuTd?k#sS$Ih
zleMr}Z}WZ$&t?swtJX8ySkJ!-JfqdBpc}?@b)V<;-YNHgojxzCUBIr)Q1^1_<=f{a
z{~nHh_I_{f`Od?CjOX8bzW>>thg}tSwYTs4H#L1)Zd&0w-jyzLRxG>U^DW!%b52k8
z=Dyk|)7R~-xKhp7@Mihnj|-2<?|;9%>B^s<$KSvH@{4Ek##yC*U+e2xhpln7pRly+
zYxw*6voVwEzG-ic|8eN<^n7XgnfIhb)F)rtsBv)Kk&Pc${`m25<;n!#rTq?S5jV4v
z&+B{5)AS2em~5S=Yc=(hXn2Tuk4^pIt!ivrPAlkei9epa`R(s~`ENU(oV)Zet{|h|
z-Yn18Xa4_5*%u>ycfJm|*8Og`u2s?Y=Nro;j>iA&GOk}!chU7|>Cv;V*WdEdzu?$8
z{j|vW<vHm}zs_{mtbQ83;7;3oS<dOV*DW&s!SupXVcwQ+TMngqW+lB{)@%R!RIya_
zjO0eXhNF|$|2q0n!6)sj?Ejxfk2+=^o~bW)-^|!3EOh1)m+MQ#Zk=#6E5FTHu;$H@
zr&DHJbU7fr_WiEH>(_dDr=HNgd~{ds!#}$0T!&TDHa@*+J9m+>eL&%=cmKcFs+8(a
zkY0A`mW1z?-~WzYv$p&FdH<g~*MhFE6K_pF>A35$_wN38v(_IjV9PY|_}wnnKmSFR
zbG8}pX_uWmTdwRCeyb98=#h)avM5!pB`X*MO0?W2O|<G>lHAQ{cjm_j_xhi~(etcp
z&xuN>pPQM&dfdbIe{b{mJ2eTFWdf3?Zaw^T_xP48H!j89^fL-xZxOjl?#G|Ks`qEz
z-)>>_=5vT~A49?azMUVxdM<pHK2t9u!#L(<?W=v&&sm*MC(U+io8{c?|8vpjuJApd
zlI4H1C!e|h=k5JHzhmE*#7^({_b^%hH7^^(hgsM6{3`tJ<-A<D<!IH+jhA9BG^_kO
z@Zav+L;gSJ$E~KgelBE~=j_*N$*?IsVTP`bq0^kKp7ZlRz2EWonnm&4S^6>68;fiH
zN=o~kIXAcTT4kmW_wn5^DUmY-CkostwRJJ^`u=P0?fpN`K0e;Bcrc5h`-B1$lYpbZ
zlDvfpJsWjSYyWWPm)~Z~FDP&RYg+X!L&4BfR~NUZz2Eiv-1NVP&c}W(zP{(d&+z|0
z=if^Y{}cQB`PcN!&$~`vTRU~_!K9c3;ot+ej_DaQovBjuI`A!^VzT7zFAwYgEPv{7
zW9r1-$;rjb#b(cay1c+BdVAj9g5TeMzuRB`{vUJvpGVW<zHQ28OeoBJd3pX%pPeB-
zm*3pVuK&jQeeFEs?aQ|(CVve6{cpc{PId0y4W+lQNY`yHQ#!NA&uCZXn=?FIE6q9;
zxkSs|CAE)ly6^d%Z<fi1mM@YF9P&#R9Zju#*Hdxv)^?xJ^Hcg*`%14$?zh^!>G8ay
z`FE;~cGcdm*|_8PrLFqwLeJHFWv!P;%Uss9>2apaYtO$YfB!$eeR{|Ax0|z`ZTh<Z
z<DcHC_Zp19q`9e`He*w>-SkD?{g=gsCmbtoeK^&<{_`Bgw&M8}50sZT6ta|9GAC>)
zyj^_m@9#IaAG>x7@B|9)ioXBHD(BWI_U*5gc)utlb11jFHT_Ntz3F<rXgT-c)5$lT
zrY}09w|jDS)&k$my$;>?3r`=koxl74je8}_;w-B_&1ns8o*LV2{r}x;>G%yhH>EDx
zQdpwlv-5q*TgQr3$+y?Il_f9Q@azre?yw6p7nPmJG2FXv;pI~&{w<xl)8UlP)xy>B
zY)7vC{Gro&NNn}?-Nv(ZTeB<!>Ob~L*Zur;`n0rLOTPKCth}qrzRkkER`+yX9Ef|T
z&VASD!3~973$AEzC-8J1kF2N=G!b2_q9)Lh+U~o4C2y|ORxi29PTrez;_e$56>f?x
z+W9=XHgnrN<Dz3T7caGb){=0kIH~(P(_|@+DFv-=4I3A(u6}#;_P(ku@t@Y+tos*o
z^54(X?)-0};$kG%xOmQ5rYrMqNf$@ZtS#Q3JC`YN9Cur#?k}3ZH#_fX&%<K#Y1h~5
z`k&A77WH&CJD!#kb#YGgCy^|ZJ4UB!UGiAm4s>{?ZvFCP|DCEO={H=T^Ubfm_Tkyt
zt=IPzNi#?^?OW*Fow+$yp8xQ%BJ&d_3@eHlkL!9ad)^s5ci+TCZhl)|<ka8$by_cK
z_rgBIiMbosimxv|&sDvz_|vlw^J*Vm%V)iPPRr-|(KF|BeznfO$-;2VLH+V~S?+&t
z#iF>3>-Vf%QT$T%eEm(a{m-H_3mGh`gA*UG-@igMJ^%OO+n09C<%pb`bU32Wl)qN*
z`(vH{#HU66{WFWc{@nWTF|%4jBtzGNxgHD#Ge2duYCTk#kSfiPu;ks^$$61CW_2i6
z%{lk|bdb94RF1&7aGfa{-lB{R>TgV^S-%v|Nt<%eLzB&=L5M@p*tt+A_PW%^H$@vS
z_(fMod&^y(-7aOyFT=NVRW?s)kVnWfh4ls53wqOfq|bUNYAE<F5XhL)-Qkn7;ndF4
zHxz<9FY!IMTcDjI&&nKEK4(>O_M+sq4?HepTfBSgxH-pB!@Z-xdE&P(5%Z0bEu487
zIJ!7^1Q<dCLM$FL*iL=JJB#&nY;@yEr7JOP413RHG=(^cES>h$Ai-+to(C3lR`L0p
zDrGS&<>ZQ4a*Ic3@l?enQ!?!M__tWi&RT4i{y5I;S;S|<wad~9Cd3+TF8r?$yXSk|
zvaf&sG${s)yk4z**!k+hiNBU4m}Qzc+Gp#1uc|#>Tk*&~KdWuJtgz=6S%#L{b_pW`
zHi_hQ(K=#>9WPjwP2iupcc$sL6BEKU3R6y85IC9{6XP3KY-Mt|gGY+RAW-70oUM)T
zvB=HWB8{J}o9)K8#F!z%vdUua{7}b3J4KH*A9n9sBda&nUETeaa*Z;R^E+#`vteod
zZ|yf!PdSm%JT28aZ{Y(5hEz?i?wxiLyir+eFKp6!x@v#g-pysVj&K&oGJM!RcV*Lr
zkZnf$57?%c?D|%7{oii?H!io!yyiW>x%hJ3v{ey`Ojom7z0T%u{k8pmVgG?svwppB
zseG}<xXpU`ti662658T(;(Qi0yiLovom8}hk73DK1;6}%ueL|2^IO~h-Lv)eYu0!b
zsi2j?y}$Xl@yS{~o4)Euz<j=VL8a)k4N*Ef<|^b_9MZLjT(-aJ_QJ>9d&T4TR&F`L
z=wMK{$@+R%W};y9T952t&8b4EGL4C1#{;j(u<UuzclGtgpqLvyt1YI^Jf?A)ZP(oo
z-BF9;Kj@xod2qMxQqH_Jkvm?V`FL7SD!h%sLAvTeV{rVw!td9^E-kD|EZnI+)u@ea
zrqoA`iH6Q9O6{AcNFS3B6ks$;+j!YBe(S<K`>!%`nkKgx9+~Rj;pwpdyY2q(YwUHr
z4O;>k4zT{3CvGx*u4BTqXS#_$_f2=%_+W*JW`MW#`@ZJ7%D<8SW=3zgVzAdFdZx8y
zdD8JdS?Pu)S5^kLz4&Zi_wW$+`TILkne}g+nBlqk%audS*6*%#vu`!q*Y4@G{Mqxc
zls%rQ&e`TxlX(kr-c=VRCjM)@{q602{Uujs`uNXz^fc*Grqog`(ME=25_|V73J%s2
zV|Ps9IAjoXuwhQzHLu5xo9&{!`rmv$f3vFSx$fQs1FOA-ukL6|h@Y?g`%T*ZNAIk&
zy1q^imfKgAM{9aE&wJzl(JFmS<GW3q`^z5x(?9X#OjhF3*|&OXKOHWY^AtCEx%Qh1
z^9}F7sp2w=vQC!OTzsXr?zC?A)!N;+egA*?JOBHR*{@biH8B@86OC2(5n(h?v-|(>
zHt(hD{q?!0Zy7H#(Br6|;3B#^O5Azj$!on=mY4+1@)5jzuOl~7PJE@}u`J%}g%$O7
zliarZ{{CQl?V$4Ar{8kBi%w?T+`v`(tWR7^`{9Fm`R8kYue)h7dwo~ZO0zJnsK{0Q
z@~`V3^#42hbX&Hsg7fT!icAgve;oOHcEjZ^f6v9;cUE^M_3}!#bcASbD=X*wcUj&3
z#}s|5>9J)mw{1RuZ)5WDQ(m9t|DXR~`TO?0Z%b$A?fU-jH$y^I)~l)OD~>*X7pgUV
zYLL<CJ59>Umd0jcY~J(#-#Hr|A0=}u=6mUMG2d&(+uFkfL)({aGhFxK#lN4k^CWfF
zux!2MvVV2%ZN0>YCpISEK4(*We;)Jm99#X<VSMsdG18?17bT8art{2vpmy@x+q>D3
zVoZ!{?y2mxl3mHjus`Bc?RI&dEkT76SEYKh_AZ;+wdjZDex04~?;ko;v;Ma9e9h&V
zRhOslo3ixgTJ!qiys~MAacg&QpKe}%r|LuN^k1{LaVssJ)~jKB%0o>>XN`~HqpeSC
z&(6-b-?l|2qD=S2SDWQ=T4M7*-CdAhb6L9l&#|uz9}e#S(|uLqT6*3NMc>ONzVRPF
zP51ZlvANjS8}wFOZ{M$klIyYM>`UzacID>BgvW<}ZhLKauEVtNgR!sU9GSQ)&5hT#
zUS7F1X{y@Bi4ATHN)a+FhXod@BqS#{KR1b5m?N@gmHC#`jL#q6y-Uh0cop(Pw@`h?
zuVoi|54V0?$RsgY;APpCE#)si<Q^|oTNxnYZFtORj!u4Tu=aYp=}MbFKUw$J`}@2Z
z)4dE%Kh|r$cqzj=C+q6n+g_~64h%d-%<F4kzCL~RQRsS`>g&_L&57uA>+a)z*ZY2F
z=1QlF3X>Rp`NPF#2?{E0y8r*`{@W3=*G##4uZV|X{;${h$5w8V5#+gaD#gNMk!^Lb
z$<`vPh~Sk{$0qsk^HyuTw71*)JUiZk<NQpo)GevS&aEH+#kN<u{|*X|-NGmT`rrNk
zrQX;4|E^lhqq#E0ZC%3MqZ@=zYIU7hq8C4RCd))aZw28UQol}^h;bd_diyl^;QamH
z({f+*aH}6vTcy?a{oU<+KJ&>cUyr=F^zq;Fy65tT4?1irO!kqQc<tG~rHAML|Gens
z(T7d}A9kj0d|LMBCx4ytGmqdtt+dEVR=KluOn%+15YRgQ@OX4{eEnC}?Cm}4q}R*X
z-YjI8a;3-cU}1c8{+f?*3A5(z2>UGAZvAdYa?O>>cSj_T?_Pe+K0WLDyq|UL+D{FS
zOpX<HEvj3&UZmC2how)qiSg}@^!pG07B4?HZ{E!#>BrPgZ9BT<=dZ?R=c@V5qR)Ol
zxBJP7&QxX&hKvl;(kHKqw5H~A9{joRuzH@^S?AwByVup_UDURiHsgH>o1iq$8Rqt=
zsI249W`<OY_3d<$u@!7hl*sC35lip6xk>-<jMhZ4W1lXZ>hiqY6{=P7^yv+O#>Y{f
zI{&|N?=HJzTzzutQr+~NRlno3R^IOHKl3eb=l3iBnA?R{+q{_`p5mU#VI-$sbs>I&
zQErI3?)_WF>m`}*>(5vqfAr+h=eadm^Y6#JYv+_N|MoOS@4JZ1n=SR9*UjZ>7jX4x
zeS6f&-qtN;m7lYqc!%pjb}!lPT?=RF7ydr<>)O64l9t7elQujn?3^d@c}DcHb2nM<
zd0E#=>S{`C=6daA>`>+ZJ>Wi1o8__xYDL*cMfI!`Ikw!`aD#7p?7SIEa~Fk*{*!$A
zF~W24^yH~?I>N$2mYfMyJr}c@dxC-l3+DorOxA=8t3EzD=;M~bzi{h<kFUI%nay&3
zR0+>G9J=c;!<zEt*F>}$r+l7iIZtMF;qM0rZb!|Xwb9r);^D&_8Sh9YhLa|a%M6WE
zBo^@2aIZIPb1$uTzqM(Fwa%Z?b0KFpof31=N`3KF#I^10vgRJE=)1qB*oO#g5LoA7
z)T!vZCdX2D<*Z3_!`HdpTyyrwKaVdxMGL|c79Bb9cwPQ_YZ3Lts`9zqr)SlD{ndFr
zZ-$BIuJ_FH+U}QB3{zIlSo7m~exk7I=}$YNr)lpk*{AD&_Ukjg=~>Rd_I$2gpHRK)
zW}J+qp3C10#atSDlJD>17n*UaPBV3;WJz=DO@nvYi#kiAU20hxQq|M1ell9%$me!C
zz-`jRCqB#qbI*M`$-|Q>)7cU)BrN={jWe(;AjN8OmZ3-AnU$@23d~C`xE$N~SNHPY
zt-W3=qwF*}Bm`dO>2vwX%(vatxZA34#)Ay&g{+64$N5YWcHHs%^@)h2#09<?8>4bF
zimKKc8%@;R;xlLATPAj4wye~LH$E=D9ryp$rD<y!K1`H;_xHN>bKb)W9$IZ(VyEY{
z7Oj-gtrSvZp3-*gl-}kwzk9yKZnwH$xYaGW<-xKiro4UY<@Y~7&}l3kDtnC8U1g;Y
z$If*1%v~4W`1JGn_M3|w{1deLs<cnP>7s%I2NgX1yc!-Ykzh2ky#3-U`$4tutMWE4
z7h(<Knw~#PvU{4<wxc@HJVJL()utUYzNI30^yY_xoynZ%i+7#gTeMi>rk}cBwnL0&
zn!+2NO@-HaCV4&<vHg7^r?_TO-KJ-Z4bscXR&m`bNH{K$Hz&iVV$c3N++tQ<vlqnq
zdB@qG%bI7LH070R*sPuFa&KR&F@9ljXr0*YASFj%$@wb|1RQ(GaAEx~<!v69d=&W)
zEqQS{{r{JzJ&Fu>et-Pl%^c6?{5C7h+jvXCNw+?OB^s}1$Mv4qeB2+l<dQU#9mnIw
zQzbW-UEK6|=hK~W#Y^MoNm<q<ecUPPIElyM#fICv-(Ay<{`IzXQF8A!Eyw-3OXtjw
zw%DxUm1>r5Xfo|?sb{9{ufBev057e^^;6%y4zWJ+YFe)0&DAN*JHj$w7)XAdet3eI
zgsV*TMmb5XK6XQfmW7!iZ=bdp9{dv*qP0o&VEBoZA?{2i`oEWc4|89}*ueAmv;3Ws
z56_zGu6?@re%HRYof~HVa;-Le@$-!KjwTjw3AVpEixpjDA|y18Qg1umXjx+V*5#bU
zkCmGQO#_X)R&86p^keNr*HhXY3Le2{1zRG{c6#?6H%|3(J?&8xvu%S!w2NZu;iHF6
zDQFc|r$s+j&97M({Bh66RiWSHe%&*h$>eM`_29;5&;Px6R%Tt;9X4&|)DUTgEf(T0
zw3S5{PBC0^)a`7>qrGQ}D<igSRZE$WruOn%P07&?eTFp(lP@teXmRjnut_RK@vt(L
zTQV>l^b+`crdt2k%Ix)j9QCZ`?|ayG{r`6JH8W?u;$@Tn|Gd8Hcj<LqeZ8eYbuXIb
z_q>z6Zu?H}{hoh&x8JXpF4tKeVQ*<|A0rn!*YT|7*UkEJwO3CcdnLRvkMGd7jRGzU
zFG;c-HhwO9^K{;?PZ#TdpAQZzys?&7-mdhJR_ZiuaWVhA8ygaTUP-$6)qMWOmnRk;
zo)&I!EMslX?X(_d2_q3U+v9}|8K!xy4g6=lU+kFbwDU^d)=r;E%jSG`+Ii)5S?zuX
zh8F(q0pa2nPdBI9&V41i`fA>-dE0Nq^rhTd5iYy?NMxk@xsY6ycP6#d=4}n#`*-@f
zEvLS-a_^0*3@Y0->+4>v$IilYT|cgr7T@>dspaE5uiR_XeU~17*!F+b{Mw_p>t1e*
zyuDw(`C!83WoOTpb#vGiA6|a`{=UC^KI^~u{=4JD*Y$VHF1nuot@r!eqHpqd|Ev?^
z=0BU-cj@)DozbUR`IdNYzx1S{=Pi$vn2J<M);XzTR~)ntD|1@#s5UZQU<q{$a`rvI
zYPw$d_-Uc;rY@#aVs|bdyx|bM_`IWJ)Z;^us)q#x-dtJnySiXg{*=?PY%VRGmiZjl
z#T+D+9DD^lZpbIP6%;v$it9FHvYT13afpe?bw8MLtWY|*Vg9_Gf9{I!lVzyVK6roM
z)5#pGuKI|iuhm#>6}I+~MN~1{O)n#bmxj9oij}$z`<joeaA6J1Y8Fa}S)^4_=J@7x
zPk3>6=cgFC(x8Q%Jd$pjjO;w8{dSAnFMsxRcc$Abm#U&YTP|uxuT$p8NVQ`zU{YXw
z87(L5qgGY5sNiR}`A${ywR7gh2nmX?GdMVzxHx`VX}^DI%FaU%Pbb<$YRhDAPha)*
zN}AWC$y&z@3U^HTb>va4==NjX*{fUwO%7PhiRjZ7jpmsWsHSuCXp@2W#OI$J3~mdv
z%t+mJ%U7^B?aoJ+M;~;r&-wf5^?HVe-F$Pa-oF3)`<C0@N1S{TJVM6Jg))_8XT#RX
z9{Zc8<DIwn&E=x&+bUCc6jkgKX4Z1Kzr8(c=|Kfao}}ZOQ<u%Sbam3~WnP)W%3`aJ
zuDa+rgKtqv#fm$;Nz4MSCy#AS<~VZFz@%pi!%>aL9u8Y3S^90X+I>m8!cQihA>gab
z%F;<*mr_`YWfYg5o3btSgpT5p0$sORLAgoSUrys@K0V>$<Vni|AN}fkZvFS2($`0v
zVIO2Rp7=E}ur#Z}wS1?jLh`ok=%$qxsXe7!eI~U_ouX&1+>sNRWO+_2b^i*{WkJGI
zyVgzFrJLFC;78f53xDIjZ~EBDzwdGD>fUKF?~X^x9X|DRp5J_%sz3Fz5%V^l)_s|A
z!ApJ%<F92pExWI3vS{tzzxB<Jb86KBlUIKHc(e8A!b=$&Z#dkWJvC&Ld$>yRip|Hm
z_TRC!dU_){>@2I!;|=evs(-h4#fS##WrPLZz9__JZ?OKd>Alv-RW|eA%gvdU;w`k`
zly<RJ<Y_COjJUG)mim`3Ql0y}zP^<2U^u{#ax3LnN?TH{-;oPf9~f@44qQC#I^SZ`
zrJLO1nS!eL6^vG7lyJ^a(sEqA@@mWOvaqP0PQinhzFerBI&tk(CWe$K&19iuh6d#w
zbNYWyb=h2d_ujsLK?`;<%}CqIxN_es|EO;h?pn-D^L_M~=j4|zCml9}s1hexk)0=a
zjy9OSlR1~d@=ooxoy`0DIn~_D5|z1L2nq&rF({ZtH>|63P}p6PbbI%?n>(zWYpu3#
z`4av=rO9q}*i7x}c~Nrf+Y+-f)4Vr(PMHyO_vqxKMV0v*pH;1U{35J+V^Ha@x9jq6
zvOW}Z-MRb5Ov&ioTlT0(FiE|0n6)frs$_bqn$0;ui72tntWh$teKHdszbx@z?U}%F
z*tXp<lOd(YJol#4%xQCyE`ASlT0Q@oaO1RuqfLpcWWQF0KCj@++Ip<gy*H4BA!>Es
z++&{kb3gb<FeoU@n{x5j*XToji;P8i{ib!RUR>eApdC4D*{Myk=RdZ+Nh;4|oqT1R
z&iQhg``Yt%uPr)xbhWAC$t(H)-tX>P=TbPQ&r0c)+tiIFQ-ii~$6b{6xXZtJR(|R&
znU4jJ&ul49a%9zHe|$@6<6FMN%NB;5T6K)6J?i4ya^>w&9FL|%D|ub2T6^WaYmhdt
zNczq0dE4KHubcU>V~(P;&0Yo$hGIt_hQ=lRfA0ToKDXe_%}E)VD@|Wk9g{e|)ySDK
zY0=q=i@Fhu?!PKNHmjpA`{t|*o0q)acDUq<aP!i*rH>|Fx+}Cj*mlyar&ANsR@rSA
zVtMVx-t4&PPUX8<C)dbMFms<6$&>A3CmEmZd_%{=_PCLT&Vr~p8!U=9osrO*vPWTR
zi2nQ+?#h#u-P6Rg*v?64eGUI5dY+3z*l6Fhrp+#!7q0rgusrsrhV|<8#)7(c{_uBi
zuiIpP|GtINldf029Tv+xl@xrW&&~6D(>rCW;nBs+=Y{jG`p4Ey5?Xm?7o*gnGBNS)
zqg$<*Sfhf&9~9<y6*p>eR=;gxO*r%AO3M1{a%b7RF8&L-s$J$ACb=QRe6P~w)ykIa
zW&%f=PBdN!Ow6zel~~v3;wZ7k<oKyu-wkvuW1T<0t*F^?DTB4Q>Q~fa*jfNKc@{PA
zL`&1j!jJ3fJ=089>^RQ;pg(8F3*GlCd(PQ>F<mkB=k@(Nw*Ks__CIC0dPkUa#}ciZ
zhdhKQu{@ZkD%8!{-TT!@<&~mDyS1r#*AuIiy0h==SFE4xCwf%jgoxuoQLU@myP^}9
zuF98o-KOs$>AfM(Je6VUEM}H<+P^kl*=RPi%y!{a$3vo$K4Dqhd;c8?czWjawPQ0^
z^@LmB`m)RMXm0ejsTtJ<8;;k;mmjwNUz>kb(|~<(W0cY+38RAy8xJ)YhA>MyJ-M0{
zHThk-YMbZT*s}&_SwDp>GWi;Fu*2(;NEZ{swB*<oH)3Wv+PgMI-Q1QVrmlAO%j$do
zji1Nte96A&QO4T&^-rgMzgwNJHdWVU*_7PQl`m&jzrXo$Zm{IKUH@eF?|*%vFW_WQ
zY0ASZK{wa>PL&pT&uUzMY}Tu8J=wZ@KhKmoupUdX+5B;u_2v5imkQ5u9rp{H8PCnD
z&1)X@kTY?)aPZ>KpO=^DaQ7`=syEfEOTl-uMPJVCZ91zT{9gBbjgFq>I$o9p4oO8u
zB|%0d9rNae3l|#5MD!_7)e`H<I~W}qCw8dGrtNEde#wpd<q7p`<BGjo9i^_l>UI9z
z-`lt5`KA=MjY~I8oYb-C_j&8=l#1M!;_FvB-A~)5dMZ}*wRQQd+55K^{cySd;bocC
zB+E1TH{AQ*$*!u*uX`(f@7MkLUOe0k_rAB+|CqS{SHbS<(y~%oQ%|?|%jxcTr#e0M
zSHAh(FSg%p_Z9uIz5nO&gkK^Wi3^2a8-y%fHC5o7?lMcOu2rtrUT6B5NUS(D<F>O3
z6Ym7UGiOy_tIzdh|D`yUS+aH2#+4iHm>0TF(|U9vW>aRcqS6!=R==4of+pUdHHAXj
z-?TP<Y+s|N$iAT=r>W3Q&G2nr*!o-C6Vv9MkhoTpqrE|5)ft}3jBnr7m*3gRu|{xr
z?uPXbmS*eKeP_)t-mx`m(d6IL|2-|=C$Yup*@uG;MQuC_UKMp4U-rADwx%;_3GcPo
z>rVsSj6wyp*$WNhB2K$!u?l(?UlMi9x;D*KD*Lp+(pkbRYO-smPqWT+FL2&+On{w3
zQ+vVLw!0ou$A$j}yj0NUx^~8iaZi+XTjQJ4Ki-rcUjOf{xX5*r2HTqBlG`m91Ozjc
z*<ap{`(|%m{krw+&ZCDKztm1#YPDrXvaw*cNrI`2gGEJ>xBy4}<z0pGOQa-aV*403
z`h|RP2`aQ`PO;Mwf7@r)sdjAU^N$ZbmTgSgmwR(f;mc#!|MrU;*ZuO@w<r1Gdb^Fr
zZ+UF4KbrG3>!gBALlN7;>awfhGp(eKnciQ!Oh|C)(dpHml}lnYb~XEWYlg1sVij+g
zVsuC1(y^_rMiV&2G=rHJPvKmYlC`I>XrHN7(9UPA(faq}#B;W)9=1?&e(>hYo0$u*
z9IyIukN<8^!Q5o^@N2&OCoPO`iFEgcER#?7nt5i%#fO{RwYrk!=jfbeao$kD9(lX)
z5fk&$V^bysZn~A`bvbONi>+{>&f}s(Hq*c7zUyc``tL}|+(NPT$b%1qW-Yb~z9PHw
z*WsmI*3-+Z71xXHNU-V93``X1?+H8UU_JGnhpOLI&3$`HtG?vluelm<^mpI+Fum`|
z>fl+L&3oV8V=uSaAawLacybYgd`_+X#Y4*f?VebN+ubu-Tu{nt`-g#{!9i~F%M8)R
zOoQyr;qyKo*^nJ;5yQ&BynshDIVg9E;Y`Eh%{yiunz*6ZgjZQX<%0m@2EA4N)weuW
zbZ%n*t*EykL8IaCskURUrv6@7$Hpk3q?EDzrdN`m>&Y0Sj8!@&w*;;pef&JV_R8xI
zD;{M!7`0hQlvZuCZ(btl#3dpnEPZ#woclNSJiN74xc|-TC4c|@oBeNd`Hu?E9lYxm
z9zR*wZZgj=ik0DA^XBsU`F&iRE`6_k&-(DKzxiOz+@x*197{yHu0C;bh?=cpSeUaU
z=Esrmd9D8yoTML=h_N{|wMR{VT4meORJMQm#C1MBxx0R8m7hJMTz+QBzvJiM?)Z3Z
z@#Wy;@9*bI%jroU<8UxuCUMz8N|1re%RbJw&HexPhhKd%6&%<)JWdpB{mk{FE!>u!
z;lV-qUvgGmp#{xxTa2z-ZoLqj!^ak=HkFC#+=oJYhL-!AoqxaJ`oi-3r^<EvhwL|m
zY<d^zN~@K<zxTcAxzGP!ul3hXk&|}s__cO#c}?ce7v~miUbFDy-gEztPk*{2sifxg
z&gnUpuPc94d@eXYH{#EC|NGm%_bvX-_ujrbr`kHEtp3ch*Jf(W415X<777d!DN+th
zsVOQF49X`sl=^uXN-i)lFdks&@JQ7PJtfen$fwXDr!|jp!PQ;q;f)-g!kz|Pn#HTn
z?bNsWzV?0P=G16^Z_Tvybp85&qMy0BCqGVJE+%$;edOnr{`If+d_Gsb=xzP)@Ao%-
zzGr>lgUO}7Q1{2i!3=K~D>9v(*zlFXS%i@>^#P-j0F#1{vy)TX5rzXcKdL(tU0jYZ
zaI~B>4zZc6u`VoIOUTHHA%S1@j=OUTLubKOD`5dnG3Ext)F3(IP-mG2#s*cR%w1AU
z$HOztDlX4nSAAJ}eSOyQDa&4Z$Nia<fB$dpTHePzjC-9P_T}H*S9rMXefoC`?*H%N
z|5wGo?(<kZ#X-3#;ZSPd;R9)V-Tg!x`1LhBdln0H$TS3`P4NtxS(tULK2tbPVD>_z
z%Tfwvue~Pg-~UrQJ$K(9!E`o;3)!sqe;nVvzv%FG?H2`&4gCHcO#N>T*8YDjzxl(7
z{rxvzPt=~D@pE_dUN`%#pII8tFxdSml6Fq<V3N4xo%QrgZ@SHU-}Lyxw@3Rc&;2dl
zTmJ85y7;VB7bTu@Tx~Mu2xd}YV@VJ&eayzm(DHNM(uxvcrKtxbn2i{kJ}=7eztVkm
z)_sY(KYwcX`k6>9(Vn~EZvP^K;3#FK$9J~fXlAbuVKw^E;q~)x$b$E81D~Jo5D+-I
zz;f>a27v{EAHTi1`IY<noX^*;$G)sS_r3f{%sY3;9PR!yGj@wd-_QBZE;;%BZ>gWm
z3s@L#IGd*(c==-@o6rHtCZ!V%0vitO=sm;B%wW*aWqjD-(aVz!tEbJ)kd<26n3G_Z
z%rk)@sA^H1n9xP%wT{vgl?_rBM6d2wTKnu(8Vd)HU<8xe1vSNFftn|($8sEc{of^d
z^55%aO7QzGe2~H6c#7C3&Fhxy!}g|>tjMviv-dK){nnPfTKyT<wZrFkR~@+;|6TX<
zlcb2iqvwrQ_HK(^{-C-q**iCBW~Nb(;S(MK)6A76YQ_pux#|9|e)xwKRT<bDFu3uX
zw-_%qY0?ls_4?Wsv)q(ze|PNGH#;2t-s&RPlO$~xmgX}Gv#uUcbY>{HGWm4Tp)Gc?
z%Kr1Yn3NQj%v^Gn??aaI+k?MeN3An-^IXfT*!1AeCX2^DtJJIF>-Mmvax^Y@`m6KQ
zRB@lR^Z&$syczQ@^HPr4{~!MUp1hN_*0ad}ogedG`t`N7zxAa5e|x___4&Dc#R$(8
zF}wSA9q?(~(*CUEKVM|MX&Wnp<}QZi$q^1boPv^T>h{`yiQO|xoR5*A<y>;ac@_TS
z8yIF<{>|MxYo5SG2FYd?{-YZjSdO`*tY|vr9;_JE`=UwUWfsrrZy{>+3nauCbaZw1
zKGn_td46_2W5d?$>vg{-&%d#+_V;9~Cc|F`R@Q!(*;l^sve%?D8BES>fgg|WPEjbj
zzjE5C*~gc8@6%^7D%+(y^~C>MdXth9=S(y>H*Mp}#QG<@b7mg9c`}yUv3SA!C!s%P
z`r3c{s?Om2K<w?UU7yY@Q$N$cjQ6eWwR^=|Y^|?*8>dFrn9g$JV4KJgE?xJ>bKhPw
z1|~_R)Dsy=GP2PYeWETe7x$O!nzd8xa@!Q6V-gHc=5QWlNiO{L!`Jb1{2ycfORuJM
zZn$N|uGAKxz1vyz^{MV_q285Ww7&aHI=-Q3XN=zT(@*D#-urp`{qE=Uss&2te6cyt
zYQ)0QW-D>hyg_q;lTW9^LykFp0fNpExrXb~(%ap8SQM6Aong6He*MC-o$t>*$Z9ik
zs(Ml0*8b0x$-%|hq2YjpfZ?{Lj$=1^SSB{FX0~q7IXETAOY;23NgjKDPQUkM+5dmP
z<ewbrc=6z1bMwImbBfPxT(dm=ND{~`bxBY5&v*)Pm~Hh1<!LVr`E5+{gaqaG%s*i>
zb9Z==eP>wqp)B2soT-&h!u<VJ9gm!yZEmmIe(Gt_&O83|Y}%%t2J8R+W<mD~?E^uJ
zW;8UUJGd=oV_@m_VEF04)Z_4IR-^;N0)Z)v%?lWK8>%v%@G&tc%({H??V0}TclYjm
z?>OV~<7XV1rrCnFHmmv=IhFhla9RkkJ2|r|u%3~abVOyb$POolvn`Cy3Otc*ISSw1
zqt}5#@^8v%_uA)B$9J#c+wXLwz5S|<O#|D0<;ya*CT805y<df&b>2Vcp4Pm~{m*y7
zt52=lQXf7JnFrGTbY9v|i#1?Y(av=CY_T_!9Xe(({O~YiP>^I`I6N^&g}ul50b@gh
zUL#Y?+@*fPQVuFiE^Q2}jc+nCvNJGqB>d>#kg!v|ckRAxp0MZI%nZ$2W_|osQe?u!
zCe_g(($Kn$tD(g(p=kzVS_c!u1r7$*6+GP@M~+n6-zowH+B@}VJ3j5{-~fCV$r7Ia
zQmM)Psll&vAH%-9_-L`Za-v-A3itODs@W=E>^*#ZP3@eQ4?YN1+iba<yghntI5;`|
zoqp<gBFHek>8EYABm8dgKT|(uK5g&Cn~yj1MC=SHn!}=bE=2z{+qR>&*Oi(RC9bdf
z8fQOa&MeO0(oa`5g|8}jm&Mx}wDoSD_}@c^P6l5N7M@zPaqk`{mjj<QpUm^ri7q&3
zeOFF6Z1?r}-F1IIotk9kwz}l+FVpVNn-h$}8?rxMe0Xf*WA}-U2a9(;2$V^cv@8qk
zkV=jdXb3vcvQ~2T45`Z^_4CyQ+7`avHRt)`@1XeluJXhX7V_<qOMhu=ub8T6#L}}^
zk%@WE$Ey!t&*EYDa(nK%Pese7vIsE9B{MAO@%&J7Xk|q3RsHXiFC^Z%XtJyD?iWev
z`YEi@ty9t@Q#L-|xi8$MMdz(3*S7dIlL|YQJh1Ven%dd)ep~e3sbSt)MLD~}Rvw+{
z#a6ieHmmbjH|5Sne#<YvF0q*K`030&^Ak7eJf0=FmV0SYq_oSEIoyec=Pe8W{P=Mr
z;Ns@n+T8~iTz_4r)2;a6mD#>{4F>0D>5?qX2TI*JCSGtU6ya-npI&yTnVtXdsoVE<
zJ$|=a_x8`Vuh;*-d;hPj;=E^iC;$ApbFi8Hgv8pZshp})+n65r81gY3%UH`hfsx_%
zw%5H;i^E)xG5GhZIXgJBl>FN4)3)VW&%#`5hJ+In6kQswE-7O8AiKH7j)jr4<IKw^
zi7qS+Jqs%fIApB%N-_uvY`lD1z`C~Jk<%1y(c5S3lXk}Fu}^>(I1CIttlR6B)<52V
z?EBr_Dy2)l9+)ANo~^^^;_K|{^8KJ(cGimY6>G1s-F_t*#Bd-$L8HmzwNf&JLC*_?
z5C(<@20rc0Ik&yjb9TMyzaKwu#-E8Iftv9bX2?uQJ#p$?%36g(4<eRcxGGS5`1o<J
z^!c_`&(w}@OBA@U(fQ-t7cH4QbC#Yu@^E9ufvm5kXUkq#wQ2-i{Z&!?Gi7I#k&%p~
zWL(6ne;!;@tFwA8L@n=XEQpz38Pt?3nseIkQQ6`n3iGVX7F9oM%St_zZ?^dQ-m1Ni
zHy3d};`uJ;QT9IXyuJ=+uGG5Z6R9;#8w8e|ZtgQY_W#}a>PJU9#p6n^UixIju%qv{
zdi^K$&!3mu{kqt1r`!7K>#z6!54ayH2w3%Fj<m~URmFvZJUJ_6ub1hxdo0hK=GEEI
zwAn}N`o>;EmW;@0sW*9i^(8WL1tNFGY|_={V4HbH=6Gprx`9N&u?dCe0<zamndBw>
zGHGKA2fyowu<3$~98)LVl3-?GnZtd4qhRFj@E|Y6iO+Ab-cR?4lyVJx@Jp{TP^EM7
zQ;sJ~9E^{-osORWeb47}R@t8~e{up9s>b1<!BcQH$r0Zct$y!w^`m`rJy;l)UpkYT
z<I-_q#?^Tl&5rjQnhh>2J95EwgGH1En+t23+#$o2wcD(km`xZNGFn;=)E8{q=6P^R
z;M(f)x(BCD*T3Tbci+4IW3T<6q^z|%r`;Shjl(oNHQ5~%n%{-$M|@wj+N{^V>0<1`
zkmMC_M6(xfy~jPj{$|kTujl9QseQh0s?$Z`L-IULP4Qp;IIX{&*t2$K<m4q6J6nal
zG@sm8u9*0H<D*+)vl_2;PMUP!Rq5_^&kGg3mIhsUeM>L&^fuKWQ_tVukokDm%gpQR
zOBcm$zxk@af9m>uS!s!K`#()(-hQX-&gRv9(<Aa28<w2;Q0?pc<6Zgw>deZU8+EUL
z{{7cZ@bBm2_WveL-}B^F_WHk!-X-U2ciaEZ-(L09YhegOz}l&-$De+UT6_7uN~TFv
z{+C~W^L8J$(4Ow~HS4OxsVQ4>-8nAim@*zLTh*7FnR_T9Kxg`rD-RP497N{y_x3U#
zd~?V1e5vGf27%?8nP)9F>n=25uE=4?F6|8xV&JN4ES$D<=Gz-Gg#v9?Z%G-k^%#1o
zWiHwrvNA+lw0&XtC(qz%YAj;6dJY)O*4N)||97SSyZiNDQuTM=+Vn{-MsIrcw@2@5
z-&faPc|HML*z0{)p4|5EU;OU8m;Zjt91%$<pH(_DEp^{!%ZO{66xO7su9|aJ^Y2=P
zJK{$-2g#mK3GA>+*KB0kvDI8c!g#)CT5(#!p+|Oy&$r%<T&VNF*Y&^P_derVk*7(s
z{^cyaw)=7P-l*D|+uP)eJo9(GoOaDC%Q!9N#V3_+euIsl4xL^e|KZQ2qvwN{x&>UC
z=`m%hTg=wg=NexAoOOS$gg!?}zf87&@3nis|NpruzOTf4snwRs*EiMubz{H3&fop_
z+<Im284N9d;+CfiomEOo6Igy~gU;i(VduYhS)FUT_UC81ugc%2o6WD?|97nSd5+KN
zcaz@hJ6$=dP;`>#s!yiZS)UV43DXMF{m-fvPB)Hj6zQw|R+%1O@Xyl!%aZath0k}_
ze=lc9NGf@=?e@NFE3W4M{&l_f`tJXYck};FjsNG^Rs810n{>OcPgfXkxG1D>>S$N)
z&Q_<TarsLMuVt0R#y*SC_~pFsuEJwAK^4Um!|13N{yl5;s}3`HIfnD@+7%;{_+<Ue
zn=W1xM4CiXdfq;DoR+ZI#_QO}HC)Q#Q{F~B^-4S;raIF|ntP6o37@f^)O5+|lG7(Y
zk4R0EQLujZ+E1J1slgYkw<?|d$|bry6Mq@KYUryypEpH2bD5i)df<<_``#SAA?c9a
zASpUG;oQNNlpAr8_jaUu&vUe&e%dzsY2Y77i{pG&`Tw)+WpD3PI$kW7_$3}&d9-cj
zC)M;1PJ%7Xci!FGwfp;b`Pt`p1<#rLd)9QbxZhbjFLCAV{d%EyyPl@9fH#l+eUp-F
z^J@dX{(gD!@$Ua`7R%%^{Mc&$Pj_|T@k0`u->#k;u<e%m{({H8@%L_CXJeGF_%EOP
zduF!G|90E5PDQ4M*Sod6FIm|AUh^yZUd7alzx(9+SPvA;?Rv};<YoQj%7z%t1?F3>
z9$tE_b1(btzPBOSTaz|gnAv^XH2?R`rAwD~>+k!qz3%miSu-DAJ*c)beS!gx`*F94
zqP^R4cB?JTF=-1E^9#+s8oT@3nwc7VUWtnP`ri&ruP@zo!&XqlcEhV4YmeA0c@NP8
z$G%=QHjAyP`PSy#9xBm#N1NmJzjyw>7V_72a9mqEv+`_q{Px1f$IAD;o?HL>d;R?^
zv+}pMN<Zsv-}7SC>Ul+lc7LY-Um%)$YtPRvZT<M|iB~@BIOLT5>g2Ir`!sg9+zYw*
zogWTyZ;#&)oBC>A^}D;9)63OTm&VxrzEiw@=eMN}B?;#r-rirjJLK2%`hU-lU+Yub
zYtWZ`y>w63%NP3&$NxAaUUR?p>*~1JHB)ycGctIp24BrBe}A{~{JFW`ml;LdPQJ<#
zvAUko!98%+vZGD;*57WGzSi6S=I3oa3vLFFQiee9n^7^Ag*o4Te4MPU{Z@ge{?+pO
ztlO5)Svv0&{(pD#=g)5m3Y~6k?)N_4dVO$)_5NR5{qGhWesX43vEGgcn)}0c#^`<T
znFg!QZL3w!KD+UJpJCLjS(n#Vvo)LV`IP$Yij)%f4Awb@=QH;_d^6E}AD>?B%>#3O
zWfgxceZ2VEhYb@i-Kog#+-S6!XT_UI+D9&M=!f#xJe_8gUURpb;XwVl*Nh4^50>mM
zJ26WnDJswI`J|27?;`8Y%X>9#ji`K}Z(s57{ojN9n>U>CQq@sh7{8>%;JNj$SK@2M
zYy3-XO!*#9yqJ6H8BeOqtc)XGV$2N-Obq{B4$rGj@c(@8F1I_M+>U>{?(6XK`=0UH
z^JD3CIorZLhE_?Uy0h1q__u#Oll1V`+3ec#5YN?7^Wvf+=FFRM<L6rIY2xx4ziUq4
z@;WPjW7?HFFRm@HI{H{S=qqpWgzB7%S()=UZn+=7@Bb<7V^$B}JUZoge4ap_>*WWX
z^FADT^TyZwu1U!1v-*0m<#%s09w?kszUT3-?|a|ZGJKfW|L1FPU*g?=Tch2(Hct8Q
zX?mQIm1)<u7u$C~&B|O7$MPZFt)1`P?a~d!N!{go>vzZ)6l_-h8|)}x7E*h=qLnL5
zD>eFv_p)?`l(S)Tma=MHeZ?SfDucD^^s?Zz)buSgBu<|6SSrc9{K++MW&N1Xk3LB*
z{$F-^y4>umvWy%u*QYw(dhR)k)lWpnx!hQaL1Fc}ElFm*Yvg5T-L$c?{r%SZoyCTH
z`OB*U%KkRRJ~Zr}9+G`?)0$5!<_cNgjO%(m_0zMj<?rs#1to|(o5SFZg*R9C{FQEu
zDwNQ26<*goXM6siKYjUkO20GzKCK*_U-3P^f8UQwWy|yDex38>-_G?lU$fU|ZFSun
zcc<>1Ksrl-*HYy<^M5Zhf1P(=^-^iO-#6n0L@!7&{JMXm^mq8b%WrIjRPX*Xoqhk?
z@ApQDFLGnr8N{3%4tCz&_sh92vGCl~pam<VKBzdXd|~taQ1OyG%bhj^CI50$KceF>
z{qO%bcgyE2O|3Ne_j=dqV1N7I@@;3$ZX9Cr4qT$4lps>0e9dLCXU@-=5sTbZf2pna
zd}An8trKXVlBJ{2#3bd)>e{uXwe{}JyEEs;`PKfqTUS5lZmFZ;IVXjacK6TMEVC(|
z_dMpiZThp~bEem8?>ab`Zw*#nwAPwEjk{Lc-}>i|==Z-qF1P!5^103XtHRvH^1p5z
z_p^OE<@EX=E!np(PoDg@)|BC2MW5<-jmmx7>kc2gs@)fUO7cy#y|wl2_|@glp6xoz
zuDe7$uHe}RuKdJT*RmuhHs)x=DY-RXbSv39txeQ-nPJ!Ex9WZODn9=?Q<HN*f;non
z`>x}w_m`Hc9ZA~!(_O#*=Y<Ce?;os=|GH}b-`(ZYyN}A>tw>&eS#zqFyWzCzy29+O
zL6sNZ|7{Fkv*2jTq}ckuUq5#j-&$ds9X{{hl*^Wnmj-ce*v_u7V_x*ikR<`9B#!O8
zrsWrWYDT<<%#0a--j%P5%rc4p{mP!H;qT_h;q|XymF?D@vgZ3$$%j23RvtTZ*8bng
zCs(c<^OZhd{pxb;yFB~4)8F@(JHLO_QSszikJ<Jq&kIj)+B_xT*)BZ>4dwk`uCCY8
zd^PpdWWReGtDdehoqg@BpI`6$yVqZq^f;zW5m+_lT2yiO^wU#4R93$_94NFr^V@?P
z^U_v_t_|r+T356)=3TwjCl_{Dd#7cix_YnSof%ujZf9+rX}&M-RoCh3K5wcftv@DR
ze&^$XuTeT-Tr=}(`5EKh^7;S0`#nuXqkcinx9&PYRjC!h_e3i8neNJbCSU)JD{eW%
z+1l%--($aj{=Qf5-_NP7PyPwt{4*{4-J5$`<o`0gC~%yun%l*3`_hj>xt#gC6|<*%
zom;kd_ifen>-VQj*Lm^1Q9IeFnNNt%h?!x*)+(cwM<*S(uwp&(NLGEG;CKFCzrUZY
ze`g$C_w|0>itx4n7CyP;9Y5*F<-hNCEqSPCKBHx3i{#=}K3C?fd6Lq{8{4P5#5dD4
z=u}Wr`isnhi5g4ZUYY4P=jDVmDmP9YP}r#Rs(Me3Vv^A5b4s1F<_W1f&lOlO(dOIb
z?=LnS&|BfvD}HK9;bqsGk0gHDS@ETdU1t#rQQWpWM{!GfQo2|sd*_u0X)l%@@#CBv
z#+-RsNtb(9-m_hqGrLv=UTvA#GV8xhQ~Rb%`<mqB<afW7oxacM;gA2-*Q0myzTB1V
za%_dKo0*^5vv2#(UP)1l-qfSDY1Vmd7iA{*YwnFqy;lpi?kG&zVk^!wHQXtrOKiu|
z?*5W~^E(B5&Da>?J~Ta-w~JUCcE0-8&bN8nrQ5E@mfyX2_N{LD`$u0L<JLz%by7Pb
zzW&FhFNe-F&Yao0^x0nP^7@}$`F-!_f4%rn(qKvC95Z!spBY#8CUxE_y<WaEwlL;8
zgRkqvjeoz}8^o-ea@T0NO%%`W&$7pFtSel0e3|9bsH}M#?|y&tY*O!C>t#Z`r&hRB
zzqom7k><t5S9>S6T$qwFcZ$jc(`3D!d`tNGmfuNSr~2ecb9LVCm+8CT)iVf86bRa)
zoED|fadd*A<H;+3n6}C|<z_{k{VMDBG--LywNpX0iFN;8Jky$f`su&rr(Z({<Yadr
z%3JOcz?gE&f`cQ#t$9z?q0Hm+>#jY!v@(5$#*CX=S6d6F920ObHG3At#}F~wtoP4>
zsczQ(*6V{-FgpC&`~L3yV}IvN<z#9wDkwUsH|Mv`&IzIHVK-NY&))ERs<z(q%(6Mj
z%nsUqdRC8@)UKWKSxG?asj}XoDxZiWz09}no4aUi%!yt#C1{4k{rzQA)ov-cDmZ8;
zNzIfpzJ6(?(wv38)A|=2%rLH7@YlWm%d@lUHj4wkmiOM5>b{x1Zf97^rIi+aua9MZ
zU-8I@;l}Mffy^>@Zf=}D!7}Dd5`(}FU(Ka2ZpHl8Dos^tvY5DXMVQU$jj^*0j!6_v
zm0Y>?QkR|C<!>`yvc)R4tmWO_Ahe2CW9g!Op_+cMwEzZhN?14Nyt_5;x!^ew&n28&
z%nCN_y(CzDSGI|P?abmgFYjiVZ`RrUw(oY>TFD$Usi{dD@A7?rdv|e5Qcr-_CYHCX
zylfE%r#WW%c<H#XoMPZ<U|Z|xy|ey*^S<LjPb&g89H{;O+y2MJ{{PL_PAy<#$n7y}
zQ{dy}yYpvrwARr@skhVTRX&?IF{b9?(fhyeecy8F|A&e7H3zxlK5Vei|9@%!p2wHG
zn=RrDZBnAQ2}m+5ar(CJwPjz(C(q^c&q;iay)I#FX}NR51_uq@AFS6)TSaD0h|<<f
zoyO_%rS|=!ZvCoTJN=7g#Tlke6Jt2AE%$cet+!^1EyeRxHl8rbi|l({aBiZ&?M>CW
zS8{J}%Q;;($AG8%Xp=}&blA;JQ!crGi+mrNEE_rb>ju3yg+kVS!7F!7E&6z2Vo%Vs
zo$S?56cy*aHafQC#H_W?u3Wit;sl4nuYL8;=a$D+JZ$ZM_k8~8r$zsRpISmk!j7-I
z>nXLg=tPnngTgt_yMeD-KA)4T_^KUok?Gmd-Rky#-<{9zyUg1cs<z^>^_<$xCB30`
z@24!4&%0Uq{#<cf!9G5rjT=<H#>%PQa#+L2pw$!5xb=B_60caq{|?65-`D>q|BJ6L
z3Ovf#&}L>m`OC6nTQ0ImPi7E!@&DGg7akAJ7;pDBG~c)5dSPp5LD<^0>!SAC@xDvr
z;Ndl5;5y?tQ);4Dy|8+od%IfDj&iourR<vXN=}8nvkZ?f{_4BE*49VN&n|QGq*ITU
z{(by=RqeM;j}#RSG6*F*XsU8bF(fxMxT$p9Vslw0dbRD+g^ZB5lZ|q>m@K@uf>$}C
zuq0PjJvJ@yY))s8FzYmhbssza?g-!cSN)A>h_g(#2ZMl4?}C<~Nz=NSy@DquNd)zZ
za4zl%Jf(3bQ-LX#rAf##qdB9|&`X+&EkHWJfuU1TfiZDswxwo;{mzfqJlNN!JwN>a
z!@gFxAO7=y9zU2BJEKJ*>#g*)SgsAHCVp+#n&h<LY{N|sjtNq8C6+p-Cq12YHR0~2
z9R{*5+M?H7YkM)b{JqxHwPniM;#@r&6?lRakAHi|%5W@VW6U?XT~iMp6_5WieR`bK
z(T}p_cP1`dnQQ-~@yovN`^w7_85zFyy<IwGnUjEvS4TkBiv9KX_tl!EOPlA#Y%L01
ze);8G>7#`g-ex7o9QVAuC2sxgZD%Edy*w2qo^Q+jo~OBK&HnlTZC8z@Q_6PV{nyCY
zq_HIASOLTN&(-G1bAr99mxrHzT71qfI(u*0+gtzs)iKPNHH&TW(rXM29eb}#HH^wG
zvgj>+!sN_g@p{eX#|9-f`FDSPWiYU|wzjpEWx0E=_mPF56GOw4pv<{yCr_O4Sbq6p
zkYA7gnwXuFKG(d=)0=MXhLk*;QhU2|HlG!6kPKFeP}I3w{Qt;vdt=)W+oxBG?>si!
z|2lsEmjC?c`qPscGBWP&__}=g+9=Q1^52}dC6kYQE}hhO_fIm{hPI1sX5C(l2N)K6
zNBzDY_xC}-$@_JWGSzKg9$9Xee78MJ_wU<i1_w!wrAc#?8;(3lT%Z5HyXWoQ{k69>
zwcW$EO<VS^`hlaMc>KpnA`A}Am)KMcxL0<cnAz7Vrk0(t+G!8hl;kbCaoX1NfB$)Y
z&gS`1{fd9@=Y4;(w!8P^`kJ4gigpULKD=-sVAX7Q(JKe7beNBQ>FTR8Zsa)jg=;ed
z17p-&vE*%Mb<S_oTzE`FxizTCh-<}Eu^^S8rBfPT?^^eI$;KKVwYM9C)`mW|;5vN3
z<E(~JUgVi;T^_muE0Zk~qJx~(Qe@n{w00L|d`Rf~^W*jD_0#@;NbHF%c-Xr5xc%mk
z^{GrT%lDh+*1vuou6OSKM6RoEOTyQgZDbQ+VC!K!&H74U!7&xLvaO5`E^AE{Eex+F
zmaUA?@;$Gwqo@1Rb)Fg*!!1V!1~Ka&Ma>F&Tch6pn!Ud=LZ!L6x$n8D_1s18|36W;
zw|w7m?%mzI@;?Vy7;em2>g2VSd!D;yZu#zgk4>U|89Z8_%<)$BUK+IhGGjx~$|pDa
zUhkTAHho$8mTTSJ-dn4BgH~-(^SW30-IiUAFGZ>Q(1$gf&q=*_uRqPpak;Z*v8*+Z
zvX`b@S0slZOX9|e4czS9%Oswwzqeo&l({Vyxh*~Ce6RhliBp97G`1<VNF+0yQU05i
ze|y(eiR3Lz4L5i0w0^(m^?}Atjjov6ObpjcYwoA_a4Oc^mzRv>WSCNXs&Z#gS<L#I
zHoM}t$LLM}Ew6tbI>ljK7I<uXWnPv7YmVm02?7ldKkm({>Cv|Ozxdn(_O?9-|GhdL
zzxBhu`ZWqw9o_$HX4d?=eC5Nb2jA!25}&*7x8*tWNvHSS$adSSepW|?VME_#rlg9e
z{EyaD`p4Y)a<g8`K6Ojc!)w;|)^B|MqdWEouiyL5eYf2Cga3~HuRYwKw`;8^>%6n!
z>!QVv6<05R{5YI9GR2MiM3S;<gk3<iqN0PMm|JjCV9d^Kb%(!pw>tfA{;ghC_iwTM
z&y-JZp6AL+N!47QzyD+Y|6j2xrL6)R&K#{~Q&o@<VB=Z9c!A>#Lx#$NoK?CEDp3L)
zIUPJRF3wU-Q9IJ)!OSSQbc#`$;VjRtBUh(Lo@$x2&@(!+`$U=OuYcKTA2oWn^Jgp-
zoSABPOk<Iu(E^o+I>uhy3%5A6H2HId?(Z*LmeSF%@?_7a6&o2C4qTrQbmbUB6Qc;*
z5=N67r?2U*H(37Qy8W+-{-VFq&2n%4xl%koO!xY-?;m%U{hJe6wp{spfA>{sw!Mv(
z8$D*Q1u33!+rlW~!Rgfec2Vl(5Z>)c-ho;@Q;)8UU%mI^+5Fm{@Aud2oc#IM_5JVG
z|9`c9cjAv;?e#WB?WJe8Uf(rsZt9~ZZv8*UuJ8Znv3&ny+4mCCw~N17J{R#`nkNvV
zJ@w|zn|a%lmx?i5d1dP2Gx^A-9l5uaPJerUyZ-v!a?Pb0OTSj#fAC;|;j+swtLClV
z+PP>&*!sd_3=W!|9Wzf{GSL<D?kQ&Qxcp_`?=n4IJ>K;aa`(5_r<J9BZ{D4~wMsv;
z)q~-HL~f7aF&VEk+dF@Emo4?2wA52X9keKfU2V5xfZp`ojuk)5-j-SOH0}FWcfR<L
z#W$Jb62=x52G-W*Mn;?Nc%FM&wDZ60Cz&wN1ZvUF<nWNSA%fqzBNwKaF5Y5wE8<r6
zg$BckVoPE^vHfOj5b=&(%I%@sQawFN{r>jTa&bFLe^@MJWl;Hj?EQ?n_NyNlGW1pa
z%JgSzcr%avKt#jYscYnJq#C%Lm?FT@l+j|q<YrUidi8Na;l@BMkwXd@+ncX4rz*ZU
za^%UchpR%Dy~v!Dsmasb5TRjwID1J(@{QIo=I*OcUS;#8NdA5tzUNtX_+1Z+y|35p
z-d}q4%3tg9vZfO)zSj#2cJi*^Gp}MYS@2Qu_=AAG6JJivP)yi-amk!rdY}IorRphh
zEZutXY}j>ygE{9lf8?DMo=`S9OvLT~T{FE`Y!jc~+V?!tBXvq^V0c>Wl%$j;r*f7Y
zU|4x#j?Q9F5id=zRFn3sOMKf{m>J%z-OgfhL+JGdh3WTYPM6*l-ZuBcuI>AC-~X$v
z{`Pk7t5f;9G8z?qt4+^4m7f25R@hHus+K}iC-3$EZstP@4VN4^E*UwVKKJa>>h(YG
zCDa!hZn%{g^o^UlyW8E+^8a(o^E<!j-)Ce1b$I*ho+wX|t1*cE{5HQmu!ZCNues@e
z+b-*#zO^+wTt9eA($Oy8*=A`<vuDoRsFVHmRp|0J7O81v@1Ae}w`cpmzGyMU6;qO?
zRL$GIV@H67$d*Yh3W_S8mxFc&t^Y3Q#du)TTv6>X28UV8oaENLd0n!5`<+jlXTF@7
zv{I$DWAc&DHkzzTLQa~h$0XKrHe8Fc53*k~|9+9TL~Edk^xDZPCtDu$RPK{!aa=DN
zzA{EmM&`|qyqz)YLRN__bz99WEbQ&gyHZ5)|6QqlpgEw&Du@zqZq>b3;rJhKqRz22
z$Z4(r{mDAqbuN3^yG%W{<==C^_}{oS^>R?^!L9b|jI)#(4$M62^!amqMD@SR3<nff
z9Da7kzW$@h{nxfDZ#|3n$12Xy@U`)}Y{q$$Z*R1x|K5Iu?ZgCk!;{C-@1_;oOE3rA
zDLeGoCgQdf*C7=i&y(^DVVNx5)9Zi!n^gbG^LVINt>nhtQOzz(7z`E9S{86;gs(XD
zEAPMM8@cR;I~9MPso%W6cV^_ZqvEkePtDiw`SLcu`fYZc_gW?<-)TGN@NT?r<B?&)
zbFtxKo0I{A*+o4qwuGDjk=ZfnEi*S+Z_C@VuQWRMZ`Jj$dycl<+-*N|cCS=v_C`tl
zt+TaOMC2SO?rtkiFnsZUlBG=+>*}x)?s>T{H)t<vV^7@L|NXkx-`Z;z7HqG(vi7P0
z-`RT`pUkUH`}RJ+=+sgJ4&SUdA(jjo2Uxv&I(r=zq!@U!T$<hFUHP<mZtMSUzR#?C
zn)UsZ$$l2k*BGyQw=(|6pXcxQ={jtF_-?n@wKY2LZoI3ClVSeVC&<=mGKHalf#u55
zij^g|ZO^V=fB*e;v&?7HwPaSl{q5{-Xen);XOsE+oAvvByKld&c|7}m&B4#}`57h$
z2jAcE$;*j@q4Hd@-ap>u^NY_}-v9B-d|&C+sncz~@4U0g&-Slp^tL>1E7|n{8+L@Q
zoU(r3uiHIAnyd^NOD(qBTo-jZQh3K(S8?IeB1_>W!*5eI&x?8gnweo@>Qt}P*V}TB
zCKcx7@bs`TtW{aM<!+Yov0ZobHb#id^;;X)zlcLFDu3x#yHBs%Lz6Yv9yZ7_o!xQ5
z@_CQqqA5n6j}*FAP22kP$7Ak&^6H&aKDFfDp0ze?YmlWur9#&tr-cR<76l@o=YYB^
z+)ohQl|#F>UR&vJwEb?f!n+bChJ?Jr(=XGNZmgQAs2H@=e#h_QANlw1zx!;jmE!yZ
zvDL?~Yc(eDY~@hB{Qchb@(uNTC0k#L3o$G?7Z!f)O~tEYWfIf4o1N6G-qd|w{6B*A
zvG60~U0-$cYv-^>uMFv0Iw>_$tM~Y^V>NtJE?U2zx9WH6TG#1?54bGZQx2G1;WF6I
z;&;)<|7`ukPlXd-PI_;(?e5ExbC%EN=pJAH&ubRT-E~JRh0+4&SS(F-D|V3$d;eFk
zQo`oXzX$0Z?`v+a+&1~AYnVpi>4T3M{O$M7Qr&9(ZqB~!^vBa~^ZT4Dx9Z&3t?Fpt
z>)QDLd)2hl8dupaX?PuW=*-EuVgL7u=<V&-w&$*m44b`)htW0Z+L|qX)>nNG^UD9Y
zF?a7w!-T#yn~gqPSkHg%{-(2M&(^<iuJ3PUo|kTJC3}3^<8NH&%T`|Odnz*{?{4w=
zM+x<*kE>Ex1R8=In0pwL7pTn8nLTIDuFvnT1z9_q`x!r*?#=(^=H=|BI+3`ar^5IB
zJe$wA=!NnBFaCRFuBqF7<n&u%@+wuo^5lU7`Cd2YRKMG4|M#W;adkDl|CgrM{a4lh
z8hgF`?!KzO1uri@xx(nevsk4k`9hoFv)^&srOT{j&sD!RSs0<U%rk0b$h@Lsl6#eO
za(j|*AD1ncah)-HcJCt=h6w@JzxEg|4O)3Mt8(6MgY~-SoYzhiNZw+(CHcwvJl_fx
zua1jR9GSPLJ>JDJLB;dJTR&Ng4M|5&9P5?7wkB?G+1n@vj>i%VtEQgX|M&LvtwEQK
zjq~d+&z1|j3R+2Yyf6NLxG8i=jKsw|+rKx4{|mI`V-z^BSlP7hSJdun`e}<xp4)A$
z=W#fv#mw-Rg`t5#;lPyx9`*kjgf8Wnvh%%RW#CL;c(!z#0ONxBL3MXd<{W05%yBp4
z#NWreEE63R4H%35J@TISZTkC)Iqtun=U1QB-Cxm=VcjKsy)akyX4=LRR_Zyc=2gCW
zu}zox>850bzDIc)n+}@ZF1Ix({_OvL*Vk>WCo>%jO5^W;`{Zyx`rf}&3ViBmby<-)
zHUIa$ul@e(+nlSsR%hbl&UtL$V3?sJkh_A>WwC)Nhv%`^SEsIc`*(La|Mf>Yv*lu=
z|DCvRcUASb0OJWk{kvNO*&cH&TJyh6T7CVGW6gORoz|Gn?P0z9?!&21j}9?C4-+V1
zXJfOP+h^Doly-aClub9YzJC3hxm4$Lp2;+s<8PlzJ+g2*611|V<w#&k&&f?|qSi)D
zGc`8Oj=ZyNZrE;93yT|XOJuHZ-7$5Ur$pPF;?vu<UYa757a1t=t4{IkrLxtrtFPyr
zo;9D>%k}<tQ5E*4yw6Y1+y84?zE;=j^O;FgWDNCq_fDGoGw=TFf3MPuiv#!8{W&w~
zuDOkf+S;SXLgIUy8MAVd1C+IxCb2ObxcX_@vZ7qZhDXKh(Jz?|lQ>E_O|N$<7zD3l
zdF}RAR{i_@l1FW&*{dHuYB_D0theB5)T?`?=ii*&{%-&0gG+n9wXPD9JihUbMR(li
z<N9@1<@c3DPW*DDa8KUhw!GbwxjyR0@A@-E)_PvivzceZZYRAtZvXFMpR9G==a<{>
zRlN@1|LeW7vi7p&>3-IKw?r+S#dT04He$y8z18K*FR#4%s<kOzLxe-IP^f&j<17`g
zl~-4X8y{m(=v$m85a^^ewP<Hd=j0oYWH>!9n{+<*N$EHtnLcNE=A<K@BCaz9yu4oI
zE?HT+G2~fKnblkc4&CnG`|@v^G5GZK|88~K8)ts(%lEILtGCXaxzcShXZxoZ{+aD6
ziBopXyC1&(>({U1+;$8cD~}y3^Y`_=p7k|r>!(fA_rCd1bUH?Fy7jd`-+%FkLfV#h
z9<Q<5^{!?A{||TK_xWy}oh#hizqQP+px-cU%C6P9)h*w&T6h>0Iv5u8Dl+iDxod7`
zdbNjn>BE~-o$?>vn&>-M<i)kW+kNl<HD-!fpmHs3uB&DPL+0G_e~;%MusR`=wXtQd
zp0|M8N!{|E_qQzfR)waXe)j2w)bfBOTpzjrfBPC1uA}4H>!uUb=AvUNy;h~_>gsz-
z7Rq*S49yOg()|AR=IaMu2cDMCukw(c*66(1eS(K-=qmPKY`t>wD}MXir>_orHSt%p
zq1URdw_Ze9WJd2OUbE6Cspt9cy4_dBoOaB6Zo$Wp66vP7RAiCHqA540J-tyT&=TZ%
zu5#f6cE=aH_?EhGESxeaQ>$e|?(t0vZod`dVm+pz^lM*w&&f+yKG!y7^tibkFO*#D
z^-`r%_jHh#y62<Hc}I0mKZ;sew)?GkSJZ3^za1jW^Wsf+<&`cCx_a}EvTuK~_4$fl
z)3Vp^HSbf}f8jbW(~}qCH4Se9rruiEemgMqiA>hE(hT+!_f#2UuTP$_s;4DzOZoet
z<+t~K-}iFU`E&NG-Fo<TXWg$T`oHemkH#=-!M385_PS~P@BTkp_j=#U-ui!y-}l>#
zJ~CbZbMn7^`wTdAkIk#QSNT7aiJQUC`t6pJCr?V}?MOV{C!3s{Y(IN`xy<sIm1&t;
zQ>CP&vbIJY%UEinq~>`i+mV&w_wnPor<3L^_Y`t9R615D)8;s5$&{cb7car%8$-H+
zyf`(db_KoC@op7x%RVLHxMa%J-&xx3VZ8kOh3Bg8UpnTol;MHr^7(OVug>Z{=AXAK
z^ZL42XJ_YQ5=*a4{3t*3%%q^Q-E&p?o{5VwD0oiN=;=D@wES|Uq0y&5&+YB~6P_0B
zOpcs)7_`(gMz4I$Xa9SFfB&RTp8wON?th!$V(u*~cnw&%9T)|YYno&Nn-v*E92j$o
zcQVz+9DLrfx0y}BIAEE|H8zH{C21YAbJsB@F?R-DFKceK``)yD&*wYc^ZvK+Tvqhv
zn;Gyx$$3d=rhxDK_k0C&xhB4=GT4(J&Ml~WT}h1Jg=>m{%!WBirM9^-D|^o{t$gfr
zOzZO^vw$Uh>nrp&&Ja#{xv5F<0Am9KBa1_3KsJNJf{c|qVKXIGT-$ZFRd^du%$GHa
zKHnr5qh`0OcnM5kU_ZH<`?k5}M83DTY@NR_b%pK;iRhB*@Zj94vwC`igskk^(A7bi
z=Vl5_DlYrKE;dlYt?-P5yliZ=hRCe7*Up^rS?{zwLTjzGtgFiRyW4}kJUK2#@$>Pn
zE#A8{Ejg)X&-AtxVXL*n)@X=&J9U_NGcLH9<=fNGt!S}b=QNvxqRZLBO=Z)gxJ4GF
z+m(LqlxA6P@}!4>_0)lhnzjxOP5X>%Pae(w_I}>3zw2gB+F!M8>l1_hFT|F{U1I3C
zC1K#eDUdX6yYj<@)~6Umw9Yp;9&(6g;}Mvc(&*S+Hvf{JHRo>jN43F*T7N%BUr=#6
zA;O@Ocl%q`{wEsmwoLXBVqC^Kr|9ys8&<Ot7#JS(=GPpadVklezT0{Hi#6uVU}z}K
zzFzYuS^lrCfBn1S`PGj))$6`(p3lAOZsS45>z`W$rsY=86K`W&ctv9JGEN2$&4~iH
zw{b2C>MDF^)t7s7-E&P%+2c>=Y>&!4CLwgG`b3}?r;^gkGUlZr>!Yn5m$Vq1lT5z7
zEiZa=+1pbSCmvq?r^hgJn&q~;zc<~?dAle7`K3om%P+qStvk3-EwW?9*Mt9ZpBC-B
z?%plb)DfiV)sY*m9lp-y^BLpwme1!Le*Uaz=beq3|CMJz7FDrd71dt#|9$?G=zF(z
zeir}url(Vh$$`OwiNWHQfJ>hPqsMxY>@q#>T@#jw98~6D*l6fAJ4AY=C_{k@!v|eI
zhG`RCRsHRs|NG9VUA+D;H2O1^r0^&(GFN}^;|=vbe09<L%@%!=EWCmb3P?QWa?DoU
z?2{>SD&sH%PtoEjVQf}!`5bkpo|`nq!u{)%OJ5#Y+<353Tq-%lD>Jfe+A@xUOPsI0
zYir+j+V+RExAOFc^gYhKx#`-*_l8G!RT>yiZ`yioijbm%*Gq9O|Ef=uul255KINNM
z>LCN4Nhw)bT>?QGKg44S7QWuK`}><PFVkt$B$A`I<yd~dv%L6RtB9k3OW>5$o8N@D
z<=)%#^+03i`r5azBc~ajyS6^Q{+Oh{q?F8=mI*;>nVUY}tCsfeRp}JuR6J5TH}2Zu
zhL17Roj2va4m%xrM8__q>07o&rWW&GYrnYa<9EHiwDTgJQl>qX&wKE1f>@+`WLN12
z-o6!wyACxN<rQzxITzWec-14Iv2W_7SxSX5$G_Js{8F>o@;2vh_b}O~cmH#p`?-DH
zF7UZhz2^Tqgp5p#ijGd#i{G4fHov~L^!2s9-}k=fJp7?eI`2i<?z;*v%68vMSQ<6e
zNk-08qPT$FQRQgT!l1Q$d^`cidamu|3u_Tb=24KlS;p0WBl<(ZyOrgS<Gx<I^eAcf
z)ho9$)>hv)I_9CdbjqA!7n_$yCYR6I(_E}K^-=$XF0V-<f_(8}3^wPrr=LE2_;4jZ
zXxgROrXAGk+!>=+E}<=wl|J|H>f^8X7cI%RoGxqkszEMzo5D1OE(TK}-(?qqT5_#k
zZc*V_zFTqW740jYjckP?E{xl2mM%4On$6?kpefKcMd12Mp;NtbZoC;GCnqy(e7r#=
z=zk@PyTL3)BL*iP1~2Ag3k(@p99JxfDw@rHjLUUzYVpF$e=O4zI2N&7ULARffx&~3
zVMTA`mCV)aF3-Q}ekyTNX_8#}OvN^VMO)Y$R7E$xd~o2xhYuJ2eJqTQ^5`(zb@!#o
z?6W3kITkV;kUV`UCowTGFYnx=nyafqrv#nLSbQ-<$MllP$xS+ERnmPt1YH9s9buTD
z;`zR>$$+8Z;lqb7Uuqs(5p+u8?rC?4<V7ll65q8KJ(>Qe@#O|v{)vh_y(S3`+Dr@{
zCQ1s<3JXMZ&fc%P#MxZO*qpHHj=9P9D-R@1GZ-ADn-e+|rFa{dH|#md&S22R(4d)h
z*2IXp!Q|SGBi@~ClQVowj<yJI;Hcv8VHVN0d#*D%(l~>A=7*&Js~%3BYjP=Qk=T(8
zZ^qF6teMe!!+t+A-*0JYD#~{7Sg$l^<UgrUhWp>^zn9m4zt}Pnl-2)lgO9%5+4yMs
z*?s{>X@{JxQW_=_i<i79+dV~qwaxIH#Kx8FR|1xqrbVR(rR{Z%Xc0Izcg5|iT3anT
zAC=8gd7-m@`HzRUWQ$#l*Er8taP*n9B<9$@s>-~&tkkE1ucz`jNH{EO<TSN-@NRC0
z<6^eCT`fVUBuZthISwgs9MYIGYnI**R+lZg=Ona6xRwTaavYRcJmuHE_?6REPwkrI
zmEG!5^?IAd^QA!-XEX^c3R`P2@3h8eoBl#JhNneK<JMQtlXji>*rJ=e`)!yzM`Op7
zprs+xQay!spD;0SDkwNHIcO=950~m|!R74&5ius(zp}*^J8{i7TI{G@`DF5U=V-B6
z?z86HPx@7@F2AnDdHn-z&CNbtKH4h<CI~4oY<ugyR9Ui9Crs(GSG%J`8spbF?eQN2
zqb-d-&4>l>IQYLC-jm;%%+wwJu|iNYNKo>$Sq8(Cn)H29dQ)DnyB4{5?+st3Cr7r;
zTxu@NJLL!qQ)*O@ikFvaFK4o-_0~%Qt{c__tqsbFKDF^p*(@Dxi6jdNmdm%F1xlIh
z_361bNkFz`t=G{co4}%V>r*Zq?hs(uVC37Pcu9f5h=pregJjV0qYB+z&i5YGcFVTz
zi{6$Jojo<R$uO_yo$h<C!xz5q3E?>7;HB9r;B=&L%@nW8E*_Gup0k!kt-d!=rEluB
zC{4wslY|5>>-07ScwNjgt&Y@ME6R`(IW0AEV*tmJmbl+4PF1f@Xe9R-p7MTc@F;Op
z@(%lrx85oAM!Vgf#l_3zkjcQ%t<iSLmEl9Dq`-vKV6FqDCA)VY(LJQA*JH@QaZJL*
z;h;hmgA2pXGwsZ#3<|X@d@Q^Tjb@kpvXq<~e_Z*ddBP~;xW;*gEoYlOC(YE+-W9hq
zY+;M3^;|dW6{781oG$21WSul+#u{DY9`L%)X^Q8eQyHgawd;1yl>HKwbnwK9Q#$X=
zq<NQ|`no4*?Sw?NmJ5s-x?4{;ES;ixd!t0LM&q%ZMaEiF&un60Tr^{A^w|kUVH!Hd
zV$2SF;qPVE9i8MQ<kXax{?@_w<c7<<VL475@;fhZ94tKW)mP<0apvZ!X-ccD*PYjP
zH1Ak6p>WyOZMn<iR_|W7xcA&8mIIDX63^#7XG{`0-s*I5(+-hHftJ0#JeJS*y-#)8
zwNCoCm*z*<T7Z^Bnd4K8CUQD$h|noKXZd`J;puIfj*2d`)ELq-Dl+O4&wc)@(RIn>
zYSi@8sZm<O1y*arc2E8x$I7rhA%tszd|||?qo=eab}yftdg=3?oj=`H+NJE?#=-cZ
z;I7E5dm=jf1zraT>zeGhVQ3Iw)m(U_j8l<Ca`Hy6%|2X?wLyB~x`z}dJ8tiGkU1ZJ
z-~7g#Hh%4upyD9r-F`n<D|NcH+L3Ec)BT06du_g<U?`>Y&RZd~E%HUcBa0iyd-Pi-
z1s>XSqVSG^iqYq{O>@hv8()37`ui8V$21Pj+ih&qvKQX%4Nbp#;*~-~oPkJmN5du$
zQ}cv{n?xtFO(<G@Ij^6GukB*W#pTS-%+>NX8|p;fxV9c@FiLP>7T{v{-k5YbLn3@a
z)=C9K*_co}gNZt>m#4imI;XMJOY8KuUbC}lhc~tL7*2b;W82gvGbb5!B~MJ9mU_H!
zN@{D=-f5|sD?=uEaVi=sGByYZwJv;X5p*JH;|$K3%QTnrFif&Ai)s%%BOxs#Gs)|v
z0aw$8ja#1l+;@UysR@VE(v-G4uit<EV|g-jiDCA|rlpt6eu!)}vtqu$X5_1JgHx*Q
zh+6Pu3yX;FwY!Dcnwg#NiY#SV)Sba|^-Kffgf<NYSqFn<JJ$Ss@50@D*x6G;;=x+C
z(`9@2{i~9=l~Ln2)3bKrj39;<CAE%QC%3)yP*&gOyClQp_U1hca^`zqnWT2B<4V^>
zZ<c)h_k|NcF><F!#&_`%aDp$|dFOuu+XV(CrliFipWOKNDs**wc#lHT_RFD8qTa0v
z9GguH88W4oM}}!l<!U{2=~B|HG-Kn<eUF1q9dKBFdEFH4yMEs_k}P-_d1u^{W(e}S
zJvVIg)pu-~62?YM8Vx}TA{>k=4NoqxnlK!A75KQ)z*gMH?`WaY7PC3V7F#N1WH!#d
zlP^8Xu>YrALC>YI)i*QU3l}YAaqE4{@VLEf2Qx#{-i3l(El%5(y#C9^8S1sthb3{r
zRGwY3KT_EZkGNlKUKO>vxA*PBo~SwBzw$20+_Ys&N{<?c=NvW9H9d?DYqvfZX=@KR
zIM#iXNl}6&_WJie>pJhXaq`mA))6did%yO6nC*2Mw3%ai^_5Rnpf(36fSQ*~DgONV
zb8&I|WqI2vLCHPWW(h3X%GRKBIxRi@u*SPm&*dzdOW9AC2{1TFYy5~4aGR2_G|IN{
z_qT@+)hp_qay2Bxr+9C1=3!hM>y)~~W9Ejnsw<tAIWu+%9GdWTI<Jt<rzFNdJ61ow
zqISn^Vx&*j-8XLhN7UqG@7>8<C@4B{DciK`{NBo}EL=W<&2CBy6fZGoxV#gbxU{Dt
z@Y=kY%GqWgzokSiImRHtlyM-#fXzWdm1pC`MS4c{8$;jqygi*3d9=skQul(&AN%CK
zUH;>*xaeZPnfT`o)>|+AW4v~M#%<H>n<K4$FIiQqF!M5>)Le<;73S7*QPG}TA~PPG
zs(XKMuYg)mf~DBZ@K1{klEj=@k~<ia1$YB|HD;uyZ{D<KOVLqHr}F31)wbnIzg?!g
zwqdi?@vIx2J!-16t&bXXs_zc8e${X`P?>e*iom{aHO4cvQai6q3|loLtWCgMJL`<{
z_Lb*Bo8sODo-U36?~{94w4wU@yYICRn6JkbpAA~v+0mDpxi(l);G#sZ?$lXx{g#Gg
zm0B?z&^)`OB-h&S^5O6emj109bmyf#`fza3d*LIXs8|}Z>q+JGniucwLo|N$|7WQ0
zWKdF&Vqj5ebu#pB{<$O7`q=k1PK-&Zi$Zd4+UzL4UbFe?im<MyUZK*5bJBK~<dwaj
zw)S}W?z^o=kKK6_v()H<FU#X?7fzo}lubJ@LD|S4O8a;r=kl%lf|lRi`TpNt=GBqw
z%f*-&7F}dx>|ra`IDI9e;naeaVP28TT(q>WHnH%!Pl;E2q`Wn&YRQ*ti`O5175nhR
z*Qo-p-L99vPv8CBWRi*N`L{l8alD}=JNUR87%nv*4V~Anbo$+oqb^fccr6v!YJC0c
z0SSXe=9wHfyr0VE<!-(6K|;BBb9e36sKplpqONEC?dJBKE_hx$=+Gt$-b1WuOOG}s
z7hcLd9;j0@`<nJq6Vu1S>?WVxulH>;ZcaF}a9h+5m+eP_ylOuM&;K=D`(Np&1C1)a
zj13A|$vVf3G#M9!>7_dfI9at%+i!GC=C)qA*1q?$brw6OP32s8u;5tBlw%G%L##4?
zfBSr{{@Bm+6~~g}mVt+Z?+3xk`0_Qszbv=^yKMWP)+v{s$uL+fopLFzu1m0~V{P7a
zg>6={$vy9P1$i-8%sHS{5hvifQh*_0i)D=f!>&XRzVsl5e?Ph7|C|c{|9AKGxZh9I
z?Oztkt7bfKvtGd+qt;@$>~PaN4qM|p@AG0VZ%@t6Jj`~_-e(5;r3a5}?$i`NJZCKy
z)f+j%YlYYHh2p!`?h_R~=eum0n_Ktq?|s@2B14L0+9y3VbqZ=>WDrnsm~xSA$-;$f
z46isCPH&1>I8E=;?EL(7xBonOd_D8(jb<JW*Jci>9-{>g+KY`=eBGJ3e8cB;wUJY<
zdQS_i)~NRQ_rm<g){`8`XV%Z#eJ5#Mb2kfr?EC|D$|3bf{T5d|mz}KqH=A91;WRc&
z1;-@~Jk`42tG@@!N9=vx@c;7d{qxgi{bIJ76>4H^V``-)HAPd&pxLMS<=H1i^Dpb`
ztSo)a)@gdrFHP}e*jl+ccghzW_&urb#rx+xk7ho*J8Ri(Gd|m|cNY2{-#B%(!JCGz
zQnAA~<SI|=_Qw8>&a?<qsNJZicInZTb6d;~OqV>7{L=dV&v)Mc9`NtF+pHZesW_)N
zw?u#K8O^CtM-w%sSQ%|hHM|y-Rh4$ETqd<dEk!?9_GqEn(~0)qrStcERF?mJW3s>f
z-^=s=U3qqP_WT)+;I6$ctgU3dtoF@g`TEoGd!`CLvi6&@j3HqCbq>WKueGL1-zEjm
zF--PRtNy!(zf43{PG-i;+3)wBdb?Lk%<J1GF-MVu3%`gl+?Zo-E$ikXb$tJ4>+^d)
z9+TdlfB&Bg&-Uw;oeLbDG#rcWw3VvouC;x7C3JOoaId%HrWvUjJ1^Kb?En8;eNI_W
z$=}l5`TI?0%$m6<tn}`SUETA`zx~o(t@ZcXjT_DHYtJu_dV6iwMBllKU$nEfn=Ai$
zx~<HCfiZaEN+0u3?bA>0{asu8`<q<-ovMk9$_>X9-d;_X)mb~~(2QR%ZtVSD_jc7v
zzX?}<w|(m`uRPg&f8DfK*VC2>d<;MT_p0)K%hg{uSm`*OsQrG|e%HDT!OzX|`gu}I
zv;Fnbe(&y4lAFiO8zrsm$Ozg2`u)q5lH+ALE0-9mbsaM4jrsk-ukYD(`RVbZSHj<C
zo6lbV_wx05-=6RWU*0X{-Mc=fu(w$?QbT2~LGQG-Ha36zwLh*DUtec^ZrdHzrHiWe
z8_rZ^+P^<aDt7bF<My}zAD;ca>&t@-e&17@lq=WNyepnx|5*C|46cJ5i9KpFCqxM^
z<!cYqo2qkq*1Xxw4a(Y^tKKsn*p|CAWLD?Bd~Jq^p3JpNuT2ri?J;9xc(?ogzT)$>
zzov%A{cK5DRJ=3hoy7F#@Flrr@9+Kn=KX(Cu-25Sx2xm6s{g+~KV<dQsI6QKXVbEi
zlK$*^z3%sq<97RYY?<O|xv^ee=u(DBTU%S-?Hwy`zC3g0?0V_g>i_5F7EY^uc6ol?
zbL;>5LNzbF<G2{)|DAAmnRf2%+4WI-y_UR;Ex-TwK{J2d=TqAItM7hIl==UzSpVkc
z-;Pdl*YB2^++ee0GV;*u)Q$MG!|wf=i)&v$DwR$PQ9QCNNV0)Ny6}J9-SR)o>g&|M
zWcnQx3Xiupjd)%Eb^c$&?_Ki0+WX5U{S}Y@bVom??&$pe5B1ZQf1h?*bh56#1gi+g
zf`x9`TpTV^v!s|dp5eIBC6ac#F~7fL@`K;@UIFLlZ#cK{?G>erLIs{4HrIf3wGf|s
z;<3M*&%Nsm(>myWrOrKw_tf9qLlsM`)-1OBE~x(~%`rRd<JOHFWqrD}&)Zv<bLDUF
zvyB#RYhhH#;9Pk`rP-wUcHOQIo2^}Ra$fQ2mn0pQ@m+j{g>NelQxkWWri1egC6Q_W
z=g6&1Iet<-_kQ7>{k1<=e}B8@`JZ%~$D8N>I(B;A|3^~~FRf)S+a32k@_BB>LDj|I
z5)#CgTl0SCI&nc_rOxCDRf|Jb7bwf@{{QN|uf*lBT|Nuh*uDsFNxZ_$Z}VZ9`TmvD
z^X#5Zkv(61@3UFnohKH4YDb<lcJBTCt@dB>{OBAr#skmZ#J>ME+r*dQ!9n)&`nTEf
zm!r6snyrzpeb^o6BC!AW-S_v3&+la@c=+@A{MvIjTP7^Hy;a9M`|`_@b-P}js(mcX
z@S#b3--mV9@7G*i<$t0Al(J?_MWn2I{}1w4ZCktL->1~+w!aspD<{ob7Nxl~WM_!Y
z$0NeOfB$}-_T28@O8=lEX{)#X{P9@(>89M<`IWEZYaS)b$7ktmoxRq=GxoTYjLf4s
z?S*f4>M;nk1g%WDy)E~4U+(;xPko!uS-p1EuliWN@AF*yKZosY3@j_pZoM8?bJ4Z`
z{{&8@2F50q2?}#69+}OT;SjsEhP7qUd*)jlB4%$Eyqq&HI^=k+)Y|J><##OaziIjV
zm%08^`ugfy?_&a1$bbJ@|Nqv{=dlMYx98@VOk35uxa-)Lt`5GhD&`ZGMIQWYd%D;9
zZdUwUt)HKx-^b6IYxVE^bw$@z4$?17<CPd14oLoAe*SLNZ`;kUuU+}(v&DLD-pUZJ
z$?jJt%6@zxSIysBa<lj0!xLLudid5#gn4a`p6L6qZ@0L$?8j5nukpXv>yX;QxYU75
z*=WzVU3=NnoZgA8Og(#UyY|*uPaU<I4qpu~sBk~9SgZC`*==!~&xhXEJzq6Df7i>o
z?{|DzfA3@XZ1?j!URa99RzEdAY;b4CzKTcRdi%m7ZWu3R;mK24mVJnC0o#4n%Z7=|
z1J_>pcfR=Co@e%Y){D4abG{b(dTILJIe}~w{+)h0eQx2g$>Hncm>Hrxog^8SWd7Rs
zec$&U<8wRS_Qiks&cEm9+5Aghf?khR_Wu2Lo6ko^z-w;Jr<3`$w{ORs&f0!^`~OGh
znx4<CKWO~#&DQ!`yJw!2To}Ujv5|kz|6i~3f4tuRZ}r{X-)kN;%h%kmzW>>U*K+#l
zr+vPaeBfb|op%gRNql~rUvKSs*}v|UaQggWGbKM?-`XFC<@demo?d$B!;W6*dmq}&
zZ9dODe`eE_M>eNjwnj~Ly0OjH&hTH`_5J_0-Ol@cu>Ozxtkjt&YVJQ4<9|FOcvh+=
z!<S!4wU4Fm|9K?7-@@Ab_a1M(onPMOf3JQ2=kxrJ=l=gb_kGWA+xTCX_S>AZ)Ol9n
zVb~$<W%8<(qowNa{M@zE<u^D4HM>bOBpY2=$;j)_kd}6pVOi1s&?BGqB5J>GeXR8I
z-^=WKZ>RnJIP<SYy`lO2GnbA`2-|!A>c>xJON>`A9$*k^<~X9^)?wH&FF(_x*<!2r
z(=>&Z>%_Ef2HoECZ|>&>XXN)ix_NYy%9hkAdD|Z4UH<cBIr|bh-K&1FU6q*~941{{
z=lg4CWvrbVRInoRyRZ4(BNEawGE;(<WllR{n3|K3q2U|6^os2E`xDbLCEB#Z*BTwW
zG3}`3?{8P{GcnxWc709c<TOd8e^1oyKi1yg_Qq?gljhdk>cqm2zh18^j=8=~_t=dy
zXVwH2m6VwH8ZVuCao6;Ro?jFgxO$&92Cq07#34T;BktF{b1Rpx)tpwb^N~<fpK-zc
zb0^>5FIeq%;lzsQlUFA6TwHz4D0kC}o3|%VV3Ig1Ai#U|*#jS@3#n)87mD=t-mm#~
z^SMm<ox;H7K_z7ZmKSCf+qD0D{bRFU+}@v0UM@)e)g_>>k<-xE>&~Dl!P@XZJRs3H
z*uM6sxBLDNQ#n1PH-El+P*j>ve{-$P(ZZVVcgwTa+W-96zxP9{{+p+~`#&7jzgK_%
zFLyV$dXDwOqxyA$_3`r`TQF?cutA|UVGc8c<Bw~h;d5&~^))>|d*<A)b=sTO1ZYSk
zH)(u|=?~yyFpsJKyN+EhVt?J;$n?3U76t|HF3+oawe`B)=R@4<cRcF)zUTLQx#wA@
zKoiNwp2C;vtXR6#ZSlpJy+u!!>Q`pIFMYo{?(3@e{~xp;ljz=PTYW6<cl!F<yDB#u
zTAgh%To$1vnLNoPc5{{QoF(u7?Jm#1xh?l{8}C&wRtAlQ3>UNyF)>`<$oSyElPC3m
zKD3)Xm;Z5qU4QqRO&d3E3|jf++xES0-`oHAo?QLS<{q<|Tehjeh5K1YqTFjs?-$B6
z{J4H^+O*CY!9V_QF2A2RO)ORF!~5l{?iD1>KWBS)GPAKWAG3#mh(MqV3u~$2qh0s8
zUahN<2y>0y{BG7^sfbcnLme$iah2nW%?3WNIDKBs@vCtTwY@LDJY9lkwXFs7Z{NRq
z>z4hVE4=E}oa`6HpRWX4Dw?XfZ7kV;XX^DE@9W<0{wy}nDr%mLCjZpa!P?>LWMm~d
z4=;#Y-)^#*C)-_I{ZQXEzspzsn+{k@&2Hv6!oWN)=$cf6@2a&IeFU5|{O8pD(hk0z
zS6b~fZ=w@-#zdzp&g&wRw_Hq^7F0R!`R~T()myW+{(O?7`+iY?#<I*wDxQ<nu0^RX
zea{}`#c*tfO6OKXCyx7{Ywv%zseid?=@xCpS*9MRr|Dj{j>w+5^XK!8FPJ?dE7*iq
zx|ezi%S}~RyIwVqVZt)EQz6l3&*&^m|9hse>uivER@>t9I=4!gSIwNB)Z5dyrZUTS
zYmB7qY>tfTtx<I^9v*+UyMC$u+9@-xE-qnO>cAqD@Hu^cLRh)t<iM#O-@l!cl9bLi
zDf?V;>iMI6zu$dc5>fYnaed|4?2e4bZM@I-KbDm?&%0x0z@Z?_GXMXb=XyVXs6H*)
zxq0o{rB@c&oR<<_ZY9k2)9K-1`JW%$^?pXo@_FBuYog?Mq+zQVgYo^U*Jtg2UF^^9
zZF|2`zvkg*@wkG-gfqwO|8;&oXPtk0TW;~QGdF(+m&qKznZA?fbfL`g!a21eTZ0rA
z9p<yIDJj{qdGlvb`|$5KYa7kZjOUdp{%fK_&pe;K^4f<32bx;B<*Oew{^OO7`~T~@
ze&nVftK)xOQn&lo`E0T6-!IRC78-=EHL-u^UMR!nxN_+W?W;MLjV&xn{-63CwkE<c
zNVfJ%;PyLZzYns@3#ocO(0rCI<^5i9-<ReMS1v`>eA(Fk{7aguq4e&IKyK4jO^i&9
zHw>gBd>JnFt~|kEoT;f^^*k}<jLWTg|G(!?&-!;G<jTe1o-g<Fr7KT}b0ie&{>-Xu
zV-}KPFkGU_*sriAaFW8wC<$$z8|ErA8S)HUB6Ke7lid27HIr+~)S%8MCWkxow$9nQ
zWJW}Aisq(8euu<d4g`6vUSnu|Yjt$CkBEDahawB-!X+X>UW&6Nrv%AyKCHZV?m_2~
zFLe%@sh^WRe{%|07?6^d+-rI)B71iHnvXW?Z~lz-(p<7cR`!wlS&5DM9uowbS~oR1
z%yzi<th@An_smBsL3fO%r5!U^xj=-sVWDO=tFexvqC}!+RKHHkSI&8iI)V!n8zkj8
zBsk8z&9r}W!TFGnw_?PXPr~u1SJr)6`0wGv(8l(kr(KjEip{_26!C(~nTx^6&~t(U
z2M5!^Gw-;izM6bEa_!*RSli!gtFo^0*L_fC>M=F0aX!-{kfLk8|6bj3*}_%lEgtvO
zEaZ6b-QTA2eyw(=#)mx?zL!mMk9<_O|9JAG7pudn;A|h|uI+iZC!H7l^{eW9{c-EO
z9S_+UdNssY6g>of?#o}h@t8_fzP!X5Qz?cu8{_|73fJ57;E==0%l`FG|FC{$XJ?OX
zduq|Q*&LqCrlih3pZ5Ih+}k&Aaz40tT+X+bvEXrjzQwy6$?fiLI-h^sxbb}dht~MN
zzswmHscdwcEb#vK^Y3ddKAqUPIX%AOV5|APir~)|r2?<4k<YsJ*hGrg^Ge2*^0wgO
z=jV3*o>$#(^D1NRGWGd2r+WAA-dXQlKk41g7g@_=B4%6_7vtJ_?p&V%bFTK<wT;W0
z?7x3mrI4HC>gSMHGU?fw{LN?X|2((-+M2xAFW%ZcOg%og;1Ofs6^_FT!dCxmw10eG
ztK8Ce{Y}BH@@t}|-_vYA7jNb}ogHUzO=7j@gh^g)b^;rCb(y>;cts>>>w3KQ*qmEt
zcKPfNO-~`kmgUPf%VqbNvSnJ?w#A-WDUoq+v*ZyE#idhJSY~X!w$gXj(&*ji+B#YU
zoI1R|&Qz9S<y3U}+}OOq;|-_SB-KbEF(xMgMmMbuTUVM*n{0A5hewnDe|Dj$ZE%<C
z?&~e9LUisFf4>_ZU%Qv<Q~TThUB&0>YDJc})+F9;IL8r~l`UCWHOZ)fmG#K9m*;ar
zb6&stXnS$R(b~Pm+xYuzejYg{AM>kr>7J^XyK@uIx)?9Ys`GF8*7wav;)TiH|No{s
z3S5!u{r>;6J*VQPn>lKeZ|*96?XUOy<c}*;uCX<|U#UJnqV(wcbw57#*IfzIs{J&1
z{-2lr`r<67Pox;#ic0mJw9M&Lz^Mb@83iV8D?7a{x8MHXkAv*;F>AxRTNfFgU-@~~
zV~alHV7<ddGRF&L(&b%UrbhMZGJ8yZvcZ|3+eUvfXTQy_jPu_&?~KV_X_Ef!O^x31
zGb=B0i|I&6$V6=@NZfm|;(hh~>bqO7hn;%rz5jnLL$8}j{<}RZy;?a`SQ@Sct-RRr
z=_gaefncx7*XB8Mtn=j>P8LPJ7P&E3H(|H##)(T$9Gbw(V&kQj<E*}Qk5N;i2Ln^a
zHt+8Y4U?b!vs)s@awUt)A#0QT?<@AsU9a<g{oH-;Z>L+b#g{$b&Im;t3mD&aQ4?ei
z@M&7Qsc9k0)1Dq1w^IpzjF~5$HYB==%uZlF9g)Ik9=2RfP;8(2lJv(FJViaTotL{z
zU`sOCG*k7OnRU|4v?o{A91HSd+>o<&<FuRaegx-knUrN!koE3y^0Q}oMp@hX*%{Kd
zUCUZL`)c&rQ#y_+O9WIHI!bnZTUFVbu`4p@O!TbRCmEI`C~-4tEM?+2*rqFaqU&Ru
z?~YF9`$xEBq7rok4>oN{cxbp}>Y<iPDH1%41zDDCj6YVNOT6Rx^4v~Y_C4Ruw4Ua-
zd~j}e-T%AtHKkV%H+zaq=Zbu`a)sa$HWvkEp$(cE-Oqj~E^~G>6A;MM&0jpFMB|Ul
z=Co~5>JzFz&gErLm>|N`AfUw2<R<d;(1*Y8|2t%7doEwO(Tt<%YWB4|Ww&$Z1+BaW
zS}pPAe)ykPZ#JK^`@QD+o*zf`*M(#|3LGhnS#Mr`J?QgQc7>%}%=2eHRyo@D?w`uj
z|8)jSA6xWoR^I`yuGA(o7TiDe+s)0*%G#RW;sJx|(~zZAuQZoSB-?#{d45jKsgu`U
zZ2b7~!uQ206J0h}?YjQ;d$rfyip%fU?fteZeDA9-ObiF2UjLN)u;%d_qnR6`)-rSi
z%P!xwcInd<i~BBRuG+fq*{p1Fy_g-J?o}_d=NCTv<;L!ri@WdrKiDh1y{D)5dC}56
z;ynFk$BrG_)m{JV+RK)&QLVWJIxE+9zu%R9;QQ0t_y2wS_AY7dJh}gmgwItTUYR(f
z?!EoL#~*)hFaQ4K$W=)*r$y<m6)i8%J-Km{Bm38py)UIr7i*}hszh$yT-8%^Kl|NQ
z=8Yl`Uh+j{guFg0!?oLFFH^$&z30xptz+<6vi0Jmn|}E=DW@+hZ?f4NzoGJO1asQ?
z>SZCPjG}WHm=*ez9i6;9!`|FDd?Mi+_t}gI94<Ubo;n;UJ<|dhW|>AWx+!|*T~N$b
zowvz(-;Uqf=;331UiHpe1=k5t+iL#r{A?xtHRI=|)b%!BzcSBWzHaxYW$bc4T1B=b
z{tbv0baP&!W0UkZ{r(*3U%$1t9^o#!&CYIp>$zU+w)=l9*NX<3?SA>*a^9qsW<e7+
z{yCxC|L5Ja*{7#!F(^L$cw9Drrtasj*W<5WzWaGma^FW=)`Wrt1<$RMPCmI3QXU>&
zUA=q#mFfHcES>CUw{q>)uTLh&aVc;#ojl3OaOTZ#JLA_Trf%kw-^Hj2|M=&~E_dP2
zzL<GIS!rv($R018^ZZ0=MBihJzQ=DCTUlElHmG?r(OtUNiox;A+Wh+8hq(1?9xQBk
zzCVA)9G}TYKL4GT<o)@@#*Lkw^WMF?IPv01FIR!u56$uwPqqD|C1hT`e$896K5n(C
z{I<w_f=4$BEs9yUWx7}L<jLIPXZ~MVZg=(OO;4BC*VpcT|L=Ev<*n1+OE2A<lkZ+$
zcy;oxhQIuNS)qPKY|`_7)$aW4YCCP4uenP265CA-jE>V&&MxwOA?TB{bgTc>&2cYp
z-~Su;|Jh09ur(jJvgb!_-nIC~w!E)xLURpvX)f!V$?LX(%{fAQt-qU4$BFApST}Ci
zkkiStk#&Zru!;M`DW{$XC~R1!v86wRQ&YN^&1JLU6h<3wmk$aFPfIK;WL4g3%+Cya
zJz+uG#3@r2MJB0EJ=Ev+{&Km<*}Zie&eRvkHoP~jzOmVG+RdnKXJ;G^zIU#+mEld_
zxsPRQ7}#8t7`)jMB3NG^Y`gS*Nl4wS=~}!KKCcO!V>GdqEl5e|NRDCzN1K6{<oq7~
zh6!Ao&Q6`98JxTS)2H3*_r1FqqiG+h%g@)RJGZ>eFL)`F(ahs=eSUVDSEQ6$KY3K7
z7@alyyyQ)Zd1ZFu&h*E(Hl242dOy#0_2-w3Z<o*i2kKDGHI_SDTzp!0`<?Rld-v~s
zxc&X_<@J+-^zP-KT*xl}<;COu_0O&UAN;;2{?DiB>U+PaG8FCHqn_&Ry)i<=sCaGI
z=@cV=n=c=hPLKPw?DM(TZ{ObiSn<SjW`^$4tbLV5J8g`YA3Ks+b<y>`a8P9OyB(j;
z`OY>g|NiC8)00+xkKa6w0X1MATb#4=@~S*_QvH7A@3-PH1rM)=$A)T%ov(X)^SFHd
zn^~sW^}lc5*Nfa_;kots@7UPbUJEgopi>7A9{l-PoIykEQ}*@m^$(gsC!gpsF0ff2
zlErJ2pRPJ>{gMf<7Io{}{hShfNyYZh250W0N(~=7JG=FEaU6(DpSySZbMFR$q>_>=
z%I8=fNck;dU{GN2ba4#1cj7_F)*x1{`cKC)Z&tZBvbh^>{r=&xe@}JXzq9Xu{Px+H
ze|g#2wVTEFf17i?^@CmE$^CB1W+&QC`nVrH>!f|}DbxQ%*Nb1SSvMqX5p)vbR9!0K
z<8wAj^ZfKPEQw_@MIJsp2O_*(_H4d*wNGl9Mc+o{^S4fJ;%&YVwR-EevvLtZo=ayn
zPTzPfBe#c5p(VtNQ&BA|bYt@T2Ym;H8q%JxN%Itq&Pz)_CgI<DMB(C^4MGevR3$~P
zZk-t9!J#?TM1^(YgLJQT9A`JakC3{zG2m>F&b{6rtA6fq+Vgd7zU`AApWBYRuW^~9
zwmCZf*W}Z6|9&_}GgMV&AD+DM+J~Ia1t;u(Tg=|h6ZSfAhVbp}`PupJxegb6KlV9B
zruxmsuNu4l|NFgu@4H`{&sCkBb93|iU9Z>G|Gi#c`(a_bT>Y1g_x8n||IXMlGk`;J
z>8X@M7Jb`uZpN&?&RFx!cz*5a=zBqW({0b6PdRk$T2K~`pyv6@nXi8So9MpogN<qR
zxjT#dVhZnUJnmNLb0FRB^UR>^*KhXi+iM>W>P5{wy#dsSIexQz@BdoyyETV>x8E&#
z-nBS>*QbBC*9P3JExuJ%HC?9W!<}_`j%8Pc`}3-I&F|p4nX@$}ZbQMt;ML*GGjzfk
zYTioUuQ-~yd~VIDlMKg>9S>ToTdX&o{eY8HTKuZyKASFG;fcOqLhXN^-TnXmcel)2
zx3B&Fb$$Ns>FU{Ac%79M7P+lW{G0Us&FS^gw)H<9b9L+7Grba(RvPu_rZ~J!+HzZ*
zRddVQs-@ZW!SQ=J=Wd?9UGLU=`TNz3H&TpxPaV0jec!LI4>#U=^KPQa)0DQoYg2FW
z9$2v}(A1~hM6U4QErw~L5=#`dbd;4}wRu$8-kOmm_0#O)lpp)t!=xT>{L0WYm2Fap
zi;`&wyF*5{-Ne*;rS0jP@4f1eOcT&NfBS2L{pQWelY(~NyJ+;g?!)tC$Ijf6cyq(s
z-AO~y!-p$v22ZyC4VhV-a)o;0+184+D_io8+<M{C#h0u5d+`IU9f~;|!cDb{{CF=J
z^`>&wdvA8>nbD%xHPd_nmv?jG?Qc{0`|ID{zCUMk!9(HI*K2<T+g@3@Y)`_XTf*z}
zV!q9OGF3l6ev8ITpD#ZyCrvcC;1PU8?9}(jZ+Ws`=gBRQet%o7Xy>Y%^K`d`X+^i*
z*&NOB|4YoFf};o9*VPq$wcqn~uB~k?yIf6znRMMN<M|WMZnzX-8#?)@PJ@N7yPKO-
z;2h3o%i?FI=L<Y0J^8bJ|KITa|9sVW)?8Fxyx3)m<`3nofoG!*S%05%eg9wGd{zcF
zV|V4L#pfy?|Lwo~{~&+uiLFP9WRBlF4J&u{y`J&7fA53X_y3O7*A$<A_AhAP(+=Ud
zq9=jwIxz<MMM*iAZ*84zzUKd5<$m9=?4LR7VphkNd_3wXuq2a9Vg6aSz$I(<{`mWT
zzHzyqMBC)aljj8$&WbBOdzC@1_R;sbv9@1NYHs=vk@xEUhSJ~HvSQc;Dju5e|GhQM
zeBIvM^wi6JZ%gm*{c`L2Jj31Zj~27|-@NkV(-8-ol<4POQ{G-<yi<1k!P|149C?Ye
z(_TrN=hmFxt-t5X@B44x*MBNapRYMJBRgAON-AlYPxfn`_D!b`w(Rc7KVDk*%*j|S
z;ojb3{{NqwRPSi6{B<<RB>W-&bk_4PeHzwAZ(kR^z3wFA=k)JidwY836dd|k{QUgh
zCyV9vMY}vMe+sF*TeWL{^NhdyewvhXeq@kl7MgOB`RKG$0iP}`ex0|kc0$K2$%Peh
z@pIq*e{gBKOm&j!s<}m{PNvVPe6};+=J^C?zC8UcDpPN@sfVwx%DVd0Jf`@!Z27Nw
zQCli5{?&fJHtco3?Y|lCSNhDDxhf=Y*UxF^>;DzE%T{HChlkHn*=gXjwleGMtJ&{&
z?A^R|abV_>-jbS(l!Vh4Zf$*CS9(^ocge-uw|~E@-}m9?oXw!hBU9f*pcGs(R6g{&
z{6${B;(F@zzak9+M-pCoDtauJVi8(&BhuvS7OT+wf7gyAyzET!PE1PCI#E?<d-v<b
zDf+X0r%a0AR$L;GxysgGwUh0_<;%8KX5aGTe;nGaUn6Jtx9&mn`^pao)j8@y{EHGj
z=6GGnn%cN7?EMGlXLBm<Fm^xt#<HZ=QEPJi-qM<sOZUn?JAb#`!xtxBInztzq`{6K
zhyQOWxtX->+On7B`@hEf+wLnYJ3c9EuT|LF`4<y7P8m6>G%#iwNN|1VsGY}mi(`s`
zkeDEcoYh*>=X1-~O}aKC!c)~Dr*-S6nL0kpT%@KjZBYBaJ#PQ=78fV6Gj<yrLeIwb
zGdO1?FIM1rtm4;OTXp%{?|0P^(z$yz4Gt_!kPoo7x|1E?G^K&Za0aK!LA$>f_0H_K
znYZNX_vY>Y4(~j^KjrAQhyNZ<6ny$K{?DELl}7%zX01>xxf10uUH6^cpAV|1#kQT#
z-hPR{H?;Zi*MDah`>&C#c=7S8|62KXGfnj`1w~gR-sq5iZ}I>A{eRy+|NnOSd-#uI
z=KFts^sn6$wUSjbUgP2lmxK+j*Cuyvi}Q2+Iz{D%!kJ%zwu+4RmR4+7y*;_&w+4d}
zmr>ju4@M5pYX%HL0!~rJcg1qg{n@$y&&%_C_HRBsPhHmc*y6WQc>7a}K2Wru{k-S@
zpMOjB?Y};a|M5t?-M!tt&D|%9$C35Y5;lj_ElHDJ$_A-0c%PXeGe0XXqmJ{?Oa8rQ
zbu$^3OgJ{9#%{V#*d&+j)1p>wty+1d>Tl_FxsnHt=g)`CPK_wDl4m;LuyDd=vt8dC
zzka{Bd);nj^WC<yUDAFhq?&j}-~K$cNaSdycUY>I>Z<G6o`0t5*WUc>x-}|tPr^ZG
z?eMQ#&dbi0xW8lL{^D)+mp9scervom-1_x~G7+h_Kg#ak-17Cz{{*!I@BZ+e*V_GS
zvTKg<L+$lpYwLc`j{pC#KQ!xf>$XcbZn&hbx_A5TBTxR8Un#l24_x^1;>0gr>1u1E
ztry+0H79uS^qR6A&tB=O#`FCAOyReF&OdD**}ktUzyD_6_Wh4*4lk3mF*V%GvZ%_7
zDThH}l{$li#<ZfqDGipLU$3}SKCeE*Uvqx?)+`g*1i_7|$-P`Q+iLz49<O^I{eNS@
z!9#oP-H#W_9EY~|EiAszDL!ZWe9qSFYisJVzTUW@;mOE&`f?|~j&P&o*{)R~%cafp
zwETTt3Yi)>yu2E8qLXuqgGCLOOt=-rwtef?bI}_f^yXJMr@KG@Y~h~hDKSAnkem19
z6XB4h>vr${Wn|~;=aVDh+rG-uzhY{Y<5ThLK5AdH>k5@rrG2M8UZN!06_@z?K*FpW
z8y6UsUput%<EEo7>GA9V^DZXvcsCqiOYx9kaGAC?jjN+JjbGuB0LO`63@SfUY%-k~
zGn69)CZ{DTeEFhm#F!xV;K5Edo9d>Ik_k+cTRk|Yt&|Lyxb2B!BpXix)1wJFT9<_!
z8miPTEaF(wsWhQ+1J8zU44mI2bPP7Tg*^UxG4=Fxf4{!GyO;D;%BMAbx)5PFKi`MX
zG(v#s<@Vok@skq%hJ8NLRuSi)Tiq;_EA;l{0_)lOE-TlXN$q<seTmI&(}b`~pQSS9
z{++e?oXz8_^Z)*N{_l5}b{kuJ*4C=eyC!^S^jRRa@myP+t=H0qjU8E5AEvbGY+=>a
zUHb0aHy?>BQoSLYw?CE@Y1x-HTV>hq-PtGWywBNuzIuG`iyhB%+dw(QW_qF}xRd5{
zJOAaSzti+;_qlIm|9I|{;eyIlvDqt2lWO)T<$CYaU|uy{T58wYE0Kmt1qBLzt95m6
zIxS3y=yc0kv+iov-Mg{ZF02am*Nd)72ru70A@TpNQrpc%#xkcjCohwI&fm1rJNDYS
z)n_lB+mQd~f8y@4{flDt-Uao1U9&II_}m+t^YtGNve))kRqa}}_2fTZY1^e@`f+<w
zPj6GXmJ>Afq)0KVYVp;gpq0}aR|V~xU>BUEt6q4^Cb2O6>J9EC0e)VUC*AF;PP*Iu
zs^LFUD0BR#GPKg}+w3o379t~|rj&gmVx{g;(OAurRPC#uj_JNGzIo@-(bFxw*Ya)#
zd7Gz3|LNPdsQuN0AIna;Sc=?qTBrPa>LsJ+-MXKvZ50DLw^d8twKI3Ky3FHk^56AH
zgCdi}qR7f4UK>(13_73rIs`3gTDwJH!l4SMCRPW{V6F(ph6C4>S09jL5Yu0Cp!;Do
zTMCnxB&WgM!(JPXJ4uA`BxM}n>T;NtyUenX%~)q*T7(kw!kv{ia?An^EVE<}eu<Yj
zxS2Kgab@VacG*jlE%zJio(@{M;o-@N*Un9gn4%o)8@kvhb%lW@$7IiTsbv#FojQtk
z24+uT^>0l)c3P`#>&n!$w0^~oyY1Ydp*;Sg|1&|e3o^%VwqMvR9eA`*>WF7`dbRh;
z)S@kW^4{L^3DBAvb<5~&aPVSh=H{*)GkC>y=ji7I$mP2f+E^J~?0Do9{W>J~!g+Ru
zx7Ccx>;Gx~zvD1V`9`Gwmd~$C3NLP6HGv}~USsa`Z#uL3)-8+IWO{2capFIh+-qO>
zjpJro^!@P(SZ$gWTy^pfv+tyBQ*SMD+ZwiVlaFWMq-9$z3>T?|p8H<A_Uw-vGgA4C
zAI{lXeAqxjTK4v)+~05B-Fr59zr!m~bAHbM`eMmxpfLrDb9RlKJ}Hu7M^t9^if-Dv
zcXQnARXjaEy(;VU;!hlA>D{$5{Pesa-J@plM%lq@ubh;+e_Ac9th6lJX>r{5DMp@$
zS1hSq_JD`|FoQ6sfazt)O)L`>Hf@*`F(K3BRi;e(ro@$NXG~#NIe0{Q&8M|X*Lf`W
zStjJK<=?<_n2T+q5`!Dl0q!+?+&U}?x{easyv>Y^VNbK>eB@px_VkZH+^j3@Oom*J
zhhBR=+7g(5r0`XHo!)eFgR5>rEt3ptt>TIWU-nDw`)_JAb3@qLHpgol?ri#*8DHsq
znE7bZ${=}8<Cz;Kn4fv-7Sg|U+o6mWN5|JwI2&Z-W_nC^(K6j#&d0-?(3JWpoqY)?
z>wY$WZlnV$ehcT+hKrci+&|A6spt}8d@MuNMS$gJ&AK4T`7@-%uRUSbfBf@8rbuYb
z`qp_X=iQnZ@y4&{;CYjZMX~it+jtT?L)0b<GH@DMO%3`n@BEn@pS^M2m!{afar=9b
z+jr$sj>oUlB&8L3{wjQUY+)KDyyX3FCyz-@lE<Q$8h=K%o4?DmU*olO&iUuk!JSKV
zI5MR~i;iZMUgG{^v2Lm~FZbzr>Y*A_^*w$F+{#Mc^1O0p&OwRU#{xy%7ji9ge*lSH
z+w-s*<Ts0Ml5X%exx>Ob2O<*_lfTuxT)JfOjgZR+I<7TcpY-y^E=TX#`kiw24f?tk
zUOSh$`c?%?DR89muQ?%>a*2x}<4lf;6Z6?^ekwPT8zLH}s?7I2)$zBXr9&e4*pa|l
z9+S6iNwGB)d6pI_qH|a!MMHZJi^3v_hLn3d-{++*|MIr-lmUY`8-q@dLR!B?z@npB
zixX@TYa&mwEDq`kTUBarthnMu<-YgrXBxMangvX0P31VdB$06vL&f%Iua*{j*YU4@
zctBhwSLW*BZ%fu_hy7aP+~3`(r8Uuf<*I)5uWrfrm}YrYY>K%!<%i{cex{7nM-gI0
z31`g`g~D#U<g@~{Smr&1M=FOPV_CYjmST!TOX4x%n=zW_tu|VDwXv~Bd3jHr)F%Bk
zW08$%X3pL7T`_j+OShbEw%sk2y=(^Ky{#PF44g?x+csQ_FuNwPmUnXA$CT>od*A;i
zZIoDk^M;AiX%!BSd8e~%-apdV);aBn3yaWAgV|?)91FR0<$&5H=LJp%nQISzsP(^{
zl3u<>_Vu?npSk{9U7NLVA)}+4=J{JDS6@E3V4x#3+ly<8$T5kv%1euuZrkSfl$USq
zm*xelH+N5A*NpVaG7*~l?#8JXUEmzN_aIUnN0{Gk5*BtYRGL_}by6?eDdxkOOS~;j
zcbmR`>bg_P|4MkKnu1Q6Rn+a>!54$PCl&2gWad{AoFbrph^49Zl3erIp8AzO3J1;{
zX%d{kdPCT!X-b3Yky|~{^Nc)<D%S^`k*_VN&hMXpmQRSQx1;wQ$HdQv46d;_DmXJZ
zxJXqrmL6ha@VLg%u{AYJCGlnvhx8;)U!je;5$jIA`Osv!YsUMiEh~Q9*tPOgg{fbU
zkYM0MUk45qqc+xP?hLiVmrsWB9P<fYvaRO$x7=v!G*J&#v55gDCMFlJZ_h}HUb=ki
zm8;kKR95=rtO#Y>nqCxXxm|_J^1ea7{7S!&O9~v^Ywzl=U7B^JW9`<4r7!D2U6S<k
zh0xNCk73Qe-|Kj<$C&<j(ERbnjElFJqzn`ognV2s_imZ}L;uQNlS?I5i3t*IqDq(V
zl|IOh|9$HFUt`XV?8`rje>`{izr=wXH!{v$p6RePW$#bhpUl(F<!Os#Z@sl^t?*xe
z|Ge9Aoh4h>ZZ@BP{&?`@uP3V%zsxJOlJmDe*YkJf;V%+7Gg=jtQnz?+<ufY!_Ga2o
z?ylu?_vr8(R-d2Y<2zOT)R8MMQ;qgLKl;m3_t<AW9%nz(%&tihD^o81xp%l<LoHCJ
zes|ed;mOh4dzV^$ebTosoGGQFeBIr=(&GD#O$sL0Ubr3ZlJIIvJZ9A1$gj|q+?AZ2
zYd1YRd+J=(_Yaol-pnbh(W*-N`t9s(?asi$NmsO!9oK!$-^f#M{Pg0*`1%)zllyHZ
zT+2$}UXaJbu~gv?_xGAI`}J)J404lG^6KI~8O@xw&$8Ix;$y@0{R`J_FF((7zfk7*
zPi|<d;M_jFm0|DpK2hGQ{XUXOhjGG3#`_GMi?bwMR2c;tf9ku1TXQamR7;j*>zJ{4
zi`~b|^0n`$+gD%h|F=5-=fCPAr}|ln_O0rjGlU#G0zV)9@Z`spLj9T5pE!%fzbxF$
z>NqdAw5UX8{q6lvJGbVR|5;aazLr^f`<=<la_bTcy<h)nNiI;za8eRn<hQ~*v~4Qe
z!5+557tT&Hn84t@A>~`=M7NF0r>rl@5?+|Ia%;r}McLyrn^&yocPV`QFt_KxWY&kR
zw|)g4-t^V6ZO6r$0D*4t6xnH;#2Qi;OCIx5oYC9#wO2Jh&3S&V6_@c#?e(i~8@zbB
zTz1KmS4C^%Rv!z>NIkLS&=Qt!HyN5Zr%iN<5MVyQ!~Ib0Sh#NVwuGz4mM7(Inc$Qv
zre~G)_tsk5x1ZJ9j&IAWF_^ttX2Y7tEsxV>D}B-~${1hGx4M-ybD>-AyAv&UHe9_|
za{EDVdG5*WSGJs${M50uaf{0LBd`8WUHAXlb@u)L_gc=gx-+>hd!eLgw1e@H_;>|1
zmKn)x4Ez&Xo=wpSwAzvT;L~Zj-&gf--}~9$zUOOh{clcC$F05-HjKAi_3N*z&-dqE
zd*&;u`RT#SHC!GNyb5V-#ZF0XjA9LM`p%yToABgi!O`tW8=rcguli~qSM2<Kl4^C5
zRXwAz2g3r{=O<*V622SiNBvkNuKVpsL23^7sW;lM-W)g(7G)q`{BK?9#Y1<dUeBq0
z!|9=T%jy=p`}XEat3|WpR^462a_gqo>7?mRN?yTlwLP6YCQWnk){NMZ@XztLyyb?6
z+Y=>R0)w*7vLs5cytYv@diC|a`$OVBGlj35^4W1&K$fBBzQD&>OO32zx?lA&f3sg-
zpZn#<<K{wV?S(xGXV;W^1=(J<&q?=QGjl&f?A^QTtseLMn)>yG)M}d(A3~SU|G0T&
zyl0T3#FO-|GF$fieKLL9It!oFsKE7s?&_Qi0$sCm?!R%3-E95p<gAIE6$v)?0#&}*
z<SXxa(>;Ioo;RPuIs-W7E0pb7t)js3b$?x_4s!>Cf$;(l6K&q!r!y|Deex>m@4@r+
zWf>`7u5|0)Q#J;*6#v0`2Aln*f8UzUchhRe%-lB3|IfbX&AuI-t($5zv(Mnu*?=dx
z-$NEZy}bS3zwgp~yB`Qw`DNd@T=$V(zwZ5yg4qj1J~XTrm;L&G&;RD$uhH#t@w@-c
zTF<7!aOalM@1F1T?92bFexCNm+|a<($Y9IY)A17Zk1i^2`qbj|@Lhey@tfQ4ZJeGy
zYx0a6W_K>$v)jFQvzb*04?E|t`}SL$P8tT*Ul7_PdCBXFWRt;Z;}sGGRX2pPs-5q*
z+yAZTt`Eqy2->F0V|;A?*;iYp@ITIK*{CcP*nCSp%}nYx=Y|clTv!5IpM)4N^se(f
zyw*(K%xGTilji3-^RI4>%(-=ky<q2!Nqcr(IuSbML#D{8zz_xpv$bjSuQho5(#X_a
zs@QO2_OILP9~4ix#m6uq+cANuxrg1&_ty&No@>>{z4LsE3cPD~*zTKOW0w8z^_HU+
zPkh<;zn?Taa;nAa&`?pOkH*Of8eus#iCsCLr!h4svZb5I*++(mut)yZ&3?Pw?&nSJ
z`?Z0!Ce^PvpWiEZDryq?ex~`KWt+v{?w2=jo4nzS(Gs^frU{XJIyrm7KHZw!ci>~Y
z%#TKY8!H>5iMf_b>Jv21JbU|j%l6{e!K?XxpIyI=-ALd_r0RJq)#^K4k*E3OI+8@U
z*<IX!uI~S|-tBjPOmb2xYW4m9$!|vA-|L@h?SB|P?EJZJx;n#+e;41g?Asr|=j%8B
z`Xw1h7d7*1&M8XSP?MQ^uWsM<Rpvb}cVEx>@o>LB$1%QhY@e>%%UgV#5qVth`<^q`
z3uV&hKZUkrzQumcy=@j>ymjLoVJ4Tl^zVZD))%Wz8Qng$ful<{Gh5?p#J788n)B{$
zdg_{Q;al-&vHZ^sJAc$N*f1QpnLhVv>9&p>i;~B4d34TcF&wY`#@(tsZNj5dM?6+8
z-+txlz0dvPesLc^e>%1M*OUljqdy<cue12myZ-j<$-RqrY|l4ioGdK7EKr~2+nMk)
z>5tOIFBr_wna~rZ_~7fwIm>Qtj*i>1=>5T|SHt%`T$7!@C$%8q!;<i~^N)P}^+ZJ7
z&3oeMXRl@?wteMcN={Flt`MQ5$l=nYutb2#W%unbFaPTZO%Mv=((L3^P!n?Mu-Dpi
z>ufS(_SRdMXK(*|djFr(r`+W>9oS$0^S;ru1M~kra#IvYG4h_iCEaL}hd7r5)2Fi9
zUFlJUf*bx{+NOJZepu$4$~fgd6<hng_v$J?x~fOyO<a`orjA|4<hO6WTB^XaUB+)$
zh8}-czvRb>gQuU%)jfYIADK~kbfWvTuI|^~$F1v1L_6osZ)*~tU!x&?J7TU>_o|I+
z>%Skn!?<_TQjv<cTW@UBf4P?Z-$Ctt#y{rOdsJRx`d<GxJAD^uT0i}L5wsohdtLjw
zy}N{M64t7$S!w!gy3{hEqqmQ{|Nm^YH_u_q&kpxxixjP|`8#~uKHdCWRp^Dq)7M2*
zP2XC%XpaK7PR&ojgt<Id_PW=F8><yRn#fSZuD5C9-LjM4C$Y=VvH7;*T5;S|+YHIi
zH~a5ZzMgcz+GP6QyZ!rjPd8pu6}zF;FIclQyZviT<q5@FuMif8S)Cj?d)ZW~876Jo
zDre)Nc;Q}j-ObF{?>2uvyj=h5Q>l4ebav04_qP8lFQ2_WujtXoe5>!g3+H8MZacSy
zbLs<*h9%GLvgmjxF?e|#mdaV;HPiE_n}(238^gMZ*Bd@K91&ni((at8c#@6bfY2eM
zrS-Q<f6q>sxJdH90gK3FcNrrFuY*UNj5EbJt4k|*9FH_4yp(*%cp*rmzePl7O@d+s
z1Is2K&I#|_+NNr*eE;`Hw7m5LU)i_Z_1`YPj_%t0XywA+@An3G9dtVWOjJKA;MInv
z1yQcM?rvzC&(+X+fyIG=p}A$nzBj4f?<z|?eg)4>Jbq-#w?8wty8e#NyuEGhjE|gG
zw3ghvBC&hh{<6!tX|GqzxT+p?`__4T?`<r1-&@q(T;D9CxbKhD-(TBX?zWz~FMsLt
z;oq;Pxv!1glOx&Taq`sLaJP+hLFREASD5^It-gByo`YtuUflMt`D^?0=iI7-(9=Kl
zXa2evnh^KvOIylqv;FJeSI*q@*y7y2mzB0+;Qpn|^U74S{An(mry4A1GY$I5;A2|%
z;$XX+?4G*Ax3st0)s~ywvQJp!E^#sN@5j(>*BA`6Pqa0eEHIK~h`9afect<iHrBv*
zJCciz%Q7Fh^62F4x@~ozK3cE)7r3X8TUuH#W{b^--@>+w&K?ZhGhKam!NWy9X3|Fs
zD~q%|C$IbV=1}Wr#|3lGZY*0E)pCl{I&m^fVT-D_ScTkCPZ^en*>SbYHvZYVzAiVb
zXwTB6H?CV(7Zue!JN(c-=a~zGLJLdBOwNFyDzDDxo4tR0Zev(^;<Jsvm(syADjr^@
zf7ADT4%_YNDd_&ueE-K@Z~edLPwW4F`r*TcMs_)a>UVQgJeN%QtsgIuvLLv?A?M(%
zgFW`IINY1W^kNtiejj-7;)I7l%gvm!?d@A`x0&UN<jl@aWVGIw_Q_iQ{+4IY*wy9l
zY<RaXlz&ai=~Xklx8<D_)G0W9zTV5}mRrrMo%tRIx)w<O44<2+Rcf~Ef7k2eZ1q<k
z{qKD{_bK&%SpR&PEzJFS6>naxUZ<k8es}g$+j4X9q%%pY>hIp0zaA7rXRbm<@ixED
z%DpmM-u<^q<<2`(ZU&tQ-+bDt@Aom*gDwl)-R1T_?22FaXZ}&g3J-}hA6FFpoGSag
zj$_KUeb1Tge_ijN_W0Ls`)~R#lNT*`wf|>j`|@L3Gb=wjGO#&#zDU=Id~&kEXV=rt
zI_vczS=?bVvUf|5%iLdmZMFEGpSq?I+?p*umu#goe;QRhSQxr9Chy*z$g8W?hW>KB
zVQa8y-F8#O(>V+WveKBZxiToN;9f6y-SYaOV9wO8*_$f=uUftT)7ka)Wvk@=Kl*h4
z%Qu-D`wJr~maa{HeJDuc{1(3MS1cT>PY8J!&N$%nLDgqbr)h9(RZs<+T_*QwhRC&A
zVZU?^98z|0nD~`p!dWJU>IGAte!e{EW&QD0AJ4EkNKfE(P~=e2(V5&8DX~~-vDUS0
zv%Bn`D;%6Tmy{NSMSNS*5SHMfeL&7o`bw*Un)T(q(~`I5ZWf#JC+C}QezkY__eU}7
zKA${(ZB69Y1<TDOS!8W*PnODI>6$5Q7S))z)YcKU79fgYf>bM$XA^^<^RlhCuGMJv
zXnL*5xA=Q$|Nq}#ugB*5Oq%s1e^*_-$JS{9tEDH4D5g(W=bxmN<Z)=q(<7g*sl5Gi
z#ZY~Y_t7`YnxCbJZRrY#t$Z5V&M0J|v+QEF+~#z-l$&Kg_6nc;_V3!a$?;W6(No^X
zN=sSk&9}6gzt;4}L<`4@{(e>|9|e!gmi)N5EpDalz5IIn32gJWt~v1WNM8Oz(9Bm^
zJFHDz9%)@Gpvc&?bMa!~gsJDZo{yg)wy41IdZE761B=i8{`-FRnx5qhF8q|JV)(P}
z-wM%Vv)(yXKm3vGYjg7Jsmp0Qf=`yXFYQW|TO01J(6D=|!Q;a_7celyDLAwlPF!~V
z?=y4dsMQAfmyX=B-OcRRS+M^vpZBCCF)LL9ojJB_`<1J!y2yxu!zZ6@%UPd(U)yCi
zQ<}6U#=EZNOWXH%o3&Z)zoeCmzy4!?-#Ph{=>OWIZM=Wk^(=SA=)M1TK;qAtpDhf=
zn^Tk5Y&*u@BEm3B@U~s+&dLSzCNu?YbBj(>v$-tMGv8ZO%)rR%)4cC{z8^UJ%zkU$
z+3owju6=u3ZH-v%=5&7kb$!Bfmz@z~c(bIHWqI3@x%c*O+?><r;ILRwb>qAlU8k-#
z21W14z5OHD|DPAzOt;!MmObzEKO03R^PbqUe2;~+-rLuP4eTr~vnndpHaOhAeJ|zI
z)W`ji=Q69lF1`Q%==u7x2u*eermLs_t^QkjpY4G9{+buR<mF1gTuk5=^0)uB!kyuP
zFi&TX!12A`Yu7HHFT?NGR=auox~fmt{Og^T?{Yr1XMve!lJVg;*9v8hSLVSxu-S)Z
z)EJj4y_zEN>y)X?fBx&tN1V>g4z+r|RJr{;`}19XHO^nJ%{Q;lmHK&f?%Va&;al71
zrpL}Wow9e^B;Tfq@-@ptyKEAB4pnRrKCq^5hj1FVL<57yb=%z!7;kLII{WEDu*2*x
zQw3&4tP)8nt>v$mcxKXf`j%R6M2geYk4CrIUv2eBGqNmTbuiwnz^dq$c#z4g@w)2G
z4I(q7CZ@c7Gp|zm`r5gNKi~he%v>kdE`HUE%k%$SDfszvh1l~=y2es`fzAvqa~LM8
zHgFsh>JZ9)B;pphrg6$1mMKOaO`@4IrDjGbiLFd<4f7IaQkb1+;Mg!Db@QUPKQqsK
zc`hNz&Bn=ez>_0|RhuJe{V|1rtd=yttsct$9;e-u1w57-EfDE6oV2#Z@Q_y0B%OmP
z3snzxupM|XGxyQ!SK4<g|Nl?9<sY{r<=^ey&+k{=uH|1_Q<Icp@LDt{Xsy4<=9z|1
zmFGQK;CiEDtt7j{qnS^7B#+GW*(W^d*6reeoi5?tYiD+TG+B9c*7rBRBQv!XO?(dD
z%F7lF^bm0Hn30gjs-_d3w|DBHo-EGIzx6A=vWgeIkEwZT94w~GwCzvGlH8n2eZ_Ib
zSKq&@xOqQzfw83AtT{j4-`>q}_U`J)iqp<Mb?<-O`WwAx-@J3%&&)C{f4KAhzh8Ub
zSEZ+$N^Rb=N^bp)#gj{9ju-yxfal_+K`sjf?&KW!@<N!OUFB9tX2@}7<}G{Ljo9Zz
ze)#;a&im!Hm%DAszOMJTc$s=)%iM2W!8f894o%*_``N3b(_T9q(p=8gz|pKQJ@a0w
z^P=#QvJGZmPwjZ|!bhEbd)8)!=|4Y)hP&p>Ug}oHFJ7Xtu<l3m{2sraXzAX*oH>u8
zDi>Y6chBwXL;F1|Ss5NWUXOgb!tBh-MNzt{7rgzgGJiU*=lpzAd;Pzsy#I?sMR>)#
zThB^|ot<gw|Na`A-7Ue+4}J18XWop;o{{re%ebfY*6~?8ZoO=>nDLTz<C#U3FXZ29
z99m@mM#GHxs@Kx}`^#>o-d0<Fs$KTmqv`W1epRlof4%hnKfnLC9A{)LzNqo!X84MX
z7R8BdXXe)lIc|!(Zp1NVlCtyT^!?A~OrKxXWj5>k2hT}C9%&I~b}R1exBJ(hZ{p1<
zDiD1yr&Qy}`hTCh#eVAE51#(#&8BIo-skG>M!w$ntygRcufoLIE&o?0Pm@*a`u5>4
zfApq3;s?I1zP@&4p2o8qlMgX4b*3)ZwCw-2tNyMp?_A_vzW2RSq=ruQ)tj^R{%5*%
z{5^a?<9p(%LYegSMfGn%1H65k-*Z{-4u0mCYh|N4gFo(G@%zcQ+b>U?WjOJmOvT-~
zn^$?dnxE=7out}0ohj{iK<(ATt>OE&Enb}wtUOg>|F31OnO+VaDhn3-W;3#QpLz1+
zz%F6FKmYvKYsnT}2yFj)@QCByHNWfi8JKNewXUyz>HY0lO8%~wvzA}8cUlm$&tXFC
z+fVg*_kJvDuBwrK+H^&KqOXSD<_`;Rv1Bg$xoA_XqNwWc`$dOOE!w_g`QMJnyRznY
zi;l0ls@>ie?!8d@>&9){{v3Idp?KeL^F@wiT@D7}9WzrTxm7aH@@ve`UD<PW>9+mx
z)}@!U#rW3VzG2RuV;Gpq!qfj}LP+z{tqGhC5vi=E<+}~{DwNAjO1;Fw=x`u?v5E-e
zO{aA+^Gw*B7RbG<dNr|S{_=yp5qGSguVZgZ%3VD%_hrt?tBW=AG=vyhrZUW!!Rcez
zVQ|>fyEFB)c+S0DaVK7^y!w4@?C&QZrY+gMw>ss(x%cyGU-y19T`oUkzUi{4ZP%qv
zluqoJ=o67GIE};ZWngsX3Xd-_-(K&&WfkSVEJS(L_N`mb%)DKDs8jzQ^Xc#VSIX{u
zv^@U*CSDuPoJ(ad=lp!V-LAHN=cLcg7nfX$dvkWnwi_ujOpB)U^%*so1?tuRn0z$;
z|CKMRl=oK&3f^@29{=_9y#$>$9fSXi%yw23^5^QbJMpQVWZoJ$OW9|gQ}g4S&3zf-
z)6MU1)!m%-7Hys5zU*&-?!GbAQ(1YG^)LKf_kG^3x+5Vr(d;_n{<dNc3Wr}E<`-SM
zCW4POv{$nJ!@M_{>5Lzk&tF-z^7Z<=^Ol@;l6UZ2`6@r3;lig)<y)tu?fr3e{p+`H
zyTxQ~Y^$)pvE|c)!wgbqKHHj>-FR4Cxk+Wo`=3Ex{x_p^@7YP%|GM$(a$HT9$=hv)
z5%L>ZDi}K(1d64c4caXw)|%zr30iyAEbq>@m*;D=G)m@FT=Lf2@!;;vHT!<wyPdc5
z<+ZNfw9>CV{a4d$=E?59R5mS1P@yFyf+0~Y*>GFh-xrFvAKm=?XYFjE`|J#=OFyU>
zt7j&?KCyD<+r*lMl2UR$leSFJW-;P0Y82RXQDJT6I~$(dySvh2TN{1MZtI-7_4Uh%
zH2IBl?azp8uDyNx-2bzt_SHpKR|UuaTlK#7wR-&jOa6H~UmojS{df6wn}YMThuh^e
zZav?k$uBH?!b6OyZkolziaSjTs-oVxl95spEBgCPR%NywY<ypNRy_0lDN(M%850?p
zH!sPseDABBva88=OO<o4>+wYOC5s=gstx=4^6TujY}+6Yr@0&V)z=!Ctk@mJWZ&`X
z>ywug|Mg1Wk~rJ(bC3Bv!{4RP!{lP7f5}(ye10Zdf6q4_f3_E|R{Z&prNmTh%ONgT
z@&VR-hfayS+5K$(k4Y<buQo9eiM;(NwdnVEF}_#^NrUQMUd{-Y^7X6jKmGnBT>h=H
z$YHjgqS#Nl`!&lej!)hcu)*y}bo<%K{PF_77#E(Jp_*Cp^eqF|e(PlwPcEGa{4HB_
z<)H(6!^ivgqJEzJfBasp`^nHdKbiiAUFEH{{_f*{MdSG#0R_&+6P^mv24*L3vX#9}
z{(UoF_WH5L=iA>~uKB(;SB9bb<D=NgzJ6>jK@OJQ#<P~3Tv)tg<*UCJCkZILnY!0N
z`Qz_7mWSW&T3BDY+|ugv+*P|?$0{7Txhv@BqS<!8^~%F4Q#IzlRx@X=JNe$XH2;oe
z$@SXm>AG^p#lKwczCM$-OXeWY<VMA(MK?I2dv||(@Q?l5wry8UdS>6BFK2e<!RGUJ
z`<`8`KIXe(y|<cL@7xPP@3Qi9yIr#TR!gijF<_9IAr#P{->S_xU-MiE|C~t9?Q?2#
zPX`>HvFiKY{LU%avF)r*k5#!VPVC&b+R&e);3=a(muIJ!l-f;e>+ZMf7cUSA_c3I1
z$O@Rm$?u?{;^Qni>*NeJm)Q8Ho8Qhlru4B@KmW#`Th|=j+bR_vYN@d@f8O!Qa!QI7
z^Yk81jroNJ8y?T;T2=G(nfIOMx!d*keOM$uuX1PogM`r1!*cu2@|=D5QnupB%%)3|
zKZ~DV;aN7_t8$9S^8(wYGqpsrgKFNai*?rDyKVQ@<t8)C7qqKPK4if9KU!?o|JR{&
z%MYGYm%l7AnX6PzY5AFeK4I(PnL)em-duik@y_XSUVs1HuU*Q+#^Bh-uhLZe|JQB9
z_}H_17VO=q|NF@<)vEa?O&GWytWPa0ExpQWWxUMeGJ}pD^G@;E+|j%E>^=sVK5jTQ
zr+6O+i`$a@EdrnBspjo`I&I>*Mgb=d#gvo+Ut?*hyU*vnEZfTw{Q6t&iL%m<F^%b;
z%Bpv5c(+yd``?E<)8)9hR7~G#&FD#;a;kFEZBPEUw~V)B1}FaZyLU%PLLxys)#w?s
zOvLXq#kp^-+fqEI{aJYKVQKcf*Lxms-~BybHamkyV@~C_N7;5?^vb_|JT9M=mwVmh
zunF@lwVK^4jPq}AD|_}__@I-@n}T;9$7&2#PFUe;cKTNI<@0vee;(QVdyZ1RjB#(K
zQuK)_r*2M~dn%=Emz7oZuIeSrg*vmY+n#&Uu`}Vpr4$Bs5s?<|15*up7CiS*oqEoD
zX3Q+j(CE;tj2_L_l9y8!m3YS;{Qg(qOasSZUWS6Rb5a5>FiKovRJh5(!|`jg$c!f+
zBpK|Pj*6snb%YoywoGE0$5mi1^=<X4U57RXco%;UKL5pRI}i8SPpK!q+a_`x*UXmT
zd2otBK~kjo(kX@+Hv3H9Tz<)TTsOYvW$W`f)!Wvwhppdt$VABB?%$h(+nP^SI9;Ff
z?%mzL%qtg!c7<0r9o(u|YrxrS_;k~>+Sq=(t>6D0FN<=#{H?@R;8_#rxo2nQ?9I6N
zsQl5lzm>)3?5bbftDaM|Gwk}WYx`bJVRzMg&i8D_GSTfhuPYvP&Mm)t@AAFrpZ-++
zy>KZ@?m?-^cEzdrnN#(1O3ZRk-~7pt%pj4xyM6bWdwRRqS6bY@A1s%5bNlx1S7UEJ
zkCUwVGtcq5XO@rmwKG5e{eL*^>$~!40#5f%&j?!l(Lb~Wlv3W$`nvz;*$4jhi<lkH
z`JOZ0m+x(P?E-7at#B#lDaHpSrZfd{X=w5MG&;7E{b-}h)5PL-F=zWPvFr>txFT12
zd3m-nJZE~dwPs!2!9%Ox|LZT`KRf>C9r5{<FI8<bW=`CY%G&j_XI)pprZXqauC`3m
znPE`>aLTKc37LKTS1-O@dwWa%@omk2n^li3o)|HCbwqgi`x(nN9(8KeoZ4|r_jG|*
zYfagLoZB`6mg|ya9y&XIKRk;iT(2TBGcta`ixVDOwoNdLIlrE3_S2a8sZaf8hX3Bz
zy=>~-PaD3!+~>4S<C}N9+ET%WfSoE0Nhue^KI|1}=s3k#V7TiL>q(UvR}zYsM(mVp
zcydYn(&gO;B<AcmS8+%nQ264H`9635{B6D+cl%nrUOV%_!o!vR8BrE$#W&||Sjfrw
zLvUG({*06}7cU1G?0H<R_wdH9Rej(3J_;{eYw`Py_4_^Duie&IP4ru8!uPUzg4|?D
z&El(uxxdyNi@f|={QTPM2WD_BX@BcG`+M$<E4OZjPl%Fej5zqTG2u+%9ERueyFQ)r
zzyD)p`7^P9tj=%Wevkipuq1DXra)gdBcJtSOT~lBB{%Zvv#(Hiu9nQ$))QiQ&SJv!
z8`0Y=4_6%KD4sTLQ<(77tq;2s5;a2Fz8Qx7l;6*AFYUIK|A)@d;(cG=7H)pt=i$$(
z_+)R-Ga(@-4#g*X-(Bgi+fsk+Ok@4e=htj^`)XPy2P*n#oQ!C2W{@eEdWrF<M6lM8
z4d=glHC@kAdVHEioIygNp{J$))S`<#4F>~MXRJQdH%VySl^c=f_e}m5$4gAilL}Li
z;Hly{niQDPRHznfxo_pl-KFpMO<Q;{r0(xBG513sYZh|nW!$aZxlmDE=;HCd)t{G4
zlsw0>HbHTEvJ;11(as$I@?#shKYA=!xNe<(u+6?Kt<&+2E6w%Z9<d1K5}L4YJ%e$=
zvrT)~=VlqtSespQW{r*sOOM0Gm@hW#-|RSU{ww2)<`l1q0Rb;&vAxsYzj*WNdT;NQ
zPxfxxsUH93(8MJ{6ZYv_v`^uABjFvt^00Q7Z2#Zt?^n&Q@bmKC{oG#dbNZ66@?5EB
zJ>p%i&X1cK4cAE@`uz0X-n+WLtK};_eytNXC<#t}S+deTmHqIu8ykJutJ-Y*r|;8W
z`ds_qjT2{7Spsb9{<P1peRXjE?v;PH^41;b<~CGLD65WJKVN=zCu6)8>s-c$5Qz^d
zTOTCy^=@4BMN}XmL!e!*PE(>=gU{f>h0kWJ3<eq|uR?Dc`&<6)j_<m1wKu?>Q}Kyy
zuaS-uhhmGsm3dWBZ)3~V%irb1ZZE6Yu>H+6Z##1db4m69v4c&)n_3=f<TqI6ZJd#3
zcOmq|{xF?sw)fM{u&%zYdz!=4TGRJB;}lze4m(~St)<dwTb3=WJG%7w-GbJ<7s^-N
z-?2M4zFHK2>b7K__|#7_?qYmAuD#3JmQ85zNI$jh?W}1_Utio8=Y4t0GR|#}Zmugy
z-#6tdkK9T=i=_)TIbT|DT%x<?xb4iRTA_M3jz{-Ak(#2m(D0Z=&B-Mx>zIUh<?S|e
zIm6K!n|WaK41*=t_ors(tE7ban=I9wk;>qDP&HYuLNz78UCeB~&D?@3i82owm>Je=
za@fsZv5ZkW<G{8h&!>B@`MqFoZGQcKhdATr7!%7p-Y*S#k&{+VGFRbQI744_#+0s1
zugpn~p-j^rZz*_p$W(t{z}y+3B?21`?MwEW_u2K<_4Y3j9foJmtzKYgJ8MS3nNQoU
zojdt>Mz;7ROY4N0VFni@3WA;<I>*dxBlBhHd(Nj;G2vEEJpL6Wx-FLfbNBAwTHEh`
z-^72<y?ZT4Yj#ull+SH?PC>;rFMll4e%KaJ&|TQbW~}k()b+1>FGlQI>B+`>z473q
zHiNEv0?pzZSePHzJ$>}?#*B@|VQV_B23NUqC@Qx>BbI?7xwQD%m9sOAFO}{IKK0Zn
z+2?X;XxOFiqDvlEIVR3XbMQ2^uu+jU7vQ<wXIryja`fcAo1{6iCl%i=Y@R0R8_~Kb
zH?naOvu17V<~0p3XPnv?eA9<*;fIf*i?1v+j7V5zl-X^_DzPk5XP47upTnQHQty`?
zdKi$q=h`{ZB_U27o8D*7TR!EIuknJ}dEaDrhQF86tUX^EyL(NH{em3=N(mhqM|jkw
zeq9dJOXptK>hv&Z=bK%58Y>QeoXW&}W8!hkf1%3rudRtRu0AJoe&s3AnD~rY%M8zI
zO}XSNEcL6pz2^G5u4|s`)n)J7<X5g;Yh6*`ZIV)W?9$9FaaRs~EKm?Qu~YT*76$k0
zE|PuEcLw$S(Nf)7%4=T#``W~HO#)6QteYU=G~s)TL(u2%sc)SYdR_Nj$ZWM|k>Ccd
zzHkPCjSQ=K7zCEFmb`Y@$ig7FR!r!eK#2p>GPaE7KB<zJ2FAwyX-`)+@E>6QeBc3d
z1LJzJ2CFR-t~Pv9kZ|GXJ9JQ_;p0gcp(t+-fmGWCLhFQBk3S6KWJqzCe&HeG2Scgn
z;zgVcLXMmVG-NXQR~6Px<W!4&sw7gfXpd<qyMpZzhU+}L93rQ-GcnBQ6JiKvv~y4O
z5NAKLKg%xl?2*pDtx5qcj0}BD#e&x!?QGs~frCw*eSySkrU_d^udUz<wUg#(kx95w
z$jEZGW47kCBah2&3jU0-nD}7V_wf5lpdwpeYHIRYPQ?}hrxW$t_uaFLy{>)!GiUqZ
zpE2vUZ7W;St)#v!!QjUA>*_5tta5K1Ja=x^tXUJ+bqF|}IN1XaI^%N|i$k<r7jI13
z7@#3y@%-p13vH)=QR`l}Iz6n>dw%0v3#YKU?<|u`qJmBwmNNs}TtQ{dr+EbjS)a4(
zXwUWYoo}c-*^ixRTBek8tcc~tR;Po@Hu~<2Sr?<n-h6G&<Z??(Cl1BMjHwZjmIkM(
zsp<6ivPd1d`&$YZzyEEz)imhTM7>uQA!&}20#&Da<=)=4b>Tw8sa~}oz2hIvsoSa0
zBJhcCQGFW7VyAoBc3)Te$JShQT^Mk}<m@$OcBcBPMQ>VU1bJG0E?+5qTRi{&pG`}>
z-FL}2aVV-=R_Q5%L#Ued`Jc`6|K?Z-RX+N7yt=yj_N}PZt0ybRUa1#N&ROEEkRPT8
zy0~KBx2@~v*8O^^9LufPGGVg(;=r2_cbh&fs=T|a^zGZXPm3y-WdB@0$?N4THU|#H
zsh3&`WZJn6FO~kyox+sdV|cxAO@hJflNq!49<-cz?X>X29Lvq=XJ;*a{mbJzDBf%v
zA)zl&#B}0m(f)s5*B^ekK|o1hL(XxrIo12@FO~lFl{xNrWOZ8`J2RuU2+!54SJ%bt
zELzfS<>xh5VxqKS%LHNhwe8@TaPngaI#r=`P@>x{nVGqk;YR2FrX8<$Id!CLa`U`-
z{l50q&Ml|@DT*WrI&oBPpY!4W2VqdHG2uItW~z-?de6&U^UgkF_#kX=yOAkuW5k1=
zV#QOb%R{t!OI$$->xHYN7%2QWEE#!td9{{GJU_hhVT$jjef#d&A5<4&TCvWL&H3QI
ze{rg*xxSlTCy48QapX{J*&};u130=)WT-E_v!gIrZ#t`iiOH5<pRV%q@&?UoFn)jU
z(IRgBO*-0h&mDPOc)Yai?JZMq8dF>>0!=C@TW;@3EnXS2DL2}4XT`-s$Bwzp5n-Oz
z*50mjde^5eZBySH+hQlLiQQf|H}|%3thi!}fRPk5fjYUF-ri=Oe~aaSLC>sNv!-gF
zXIn7kl8ND^rGMAT9A^{gJ{q>ZE`DLahg$grY4cpEm%BI=TP9rWfX0l`s<qMk?-}^8
zUb%L4ZvDTXJ%$WHo(H#1)O(vRx}j-m@5jf-eP<XXW>g3qXk^y?SySioTB$|A$xRvN
z?H5lg?>+OCZWZWDUT^bS=kzA6x3eysdMadn@aMepCCjzL)^xZgU-}+<{r1k{=NxzQ
zLA|vvN$N+vn82y+$rF{OZ(hDk>|t#_SYcDQ#CH1WR3piA{%`i5__go;l`BUiR`1c7
zetKodsn2^>ty&eJVX|qfASj#hLc<PhO3D`NjsJ@v$pjo5_qa6<gWL(`a40U8MOD3+
zryJB60PAh(DVvfAG7`d@aIp^>G@#TYU~~%>&S0b5tfBq}^G;;ALlX@+<w(9Ak(T-;
z+{`hXeYUSev}Mm@q!94)aCUZ<-|_3!tX;om?fS(ZQ~UM8g$o|xE+?!zG?%*VVgm;-
zh>(%Lz3sgH|0dtrW;fSyAGq?>wOh>g@0Z|ZnSCXhEqjzRWFT2nu|=Th(a)3qb(_lm
zTHP*{e*Ied_3Pa0vAgT;`qzD$JaJw3gmSK4M8x|U?2O5~wdLi!*U!3-s?V=zGMrO>
zuvLb`eKGs2@9s(yC+dB$b@aM<@8ZQ97d~9um=E&DY13XwW2M%)YmhB%+WGjLHG6ye
z<(+p{g|0qlQ+%{bRD0ddUs?XAO053gzW=Xm$?EFn+TY(|i{F-BkEy=PEC27r^!<OH
zs?V!%^5T5(Zuk3tr^5G_J=w5s-MZ{`d*3~s9&dT+Q+NEIPyhd({?EK2`}#WRyd4kc
z|9kmgruJs(>ud4FZ%gg}J+H6Z{r&9o&-?#8)z{x!a`lnw@^!o3Y|8)h*nIZv+5f9|
zhv|qd_np77^!B#x?{>Xjw_7i^^k!k~+eUWzKPTMniVpLd*SvWw|NoeMUGeK{Yo~q-
zkE=|*y6SXWTibtWExUtAX?sq>yB&Y~0u&OYeu>-t|LJvldHx>32E8Ne>%OiQ)O~xF
zjg9U9movt}%l+os)!usW;e)&VuZ`L3cgr=TMt;9roxd?+jm)<<^XFB6Xk?eGd2vu#
z{ofz){ROt-4)O8#>+co6|Nr;k|J>|s>rLOQx8M79=Cc3#*xm1D<lnk~zy4yY_}>r5
z|JS_R`Ml=o>HiyET?&=HwtoKhgopL{*QW$6TUUInZzK1GA0J)yc9*}e``0S|?CgB|
z#6vA}t;=;R-+q~Yzf79p^rmBd^6D(C78l%hF@RDPIETx$&$TXpcWX2Ifk&;}({-bx
zGGn&oyxddy`P-X&TeHvKleI28Gt)TTCA&uUd5*>8oj;$=mU{J?@lN^wzw*1D-O`QT
zwkD!5?fAiF{k?xau|A*A|6r+jyv^4ym*Z}4SXgxJz=4F*|7z3cmWnYbwg^0W)UE&X
zVt?Hq{r{hY8E$XSzrVfw{HCX;dH>$nc<i~|_n$d-`|IAW-WajwQqg5!^Lyq0|4x0|
zckbM`ZQCA(WcegNUgX;S<Kc#td-vMT^trWdZ{6XxRW4UGm+RPVTD^7a)}2d_7S1V5
zK7MYl_4Z3ABsRx}dtJSE@87Lsy}@e!Gwti+Qm0S3H2IT<ZP2OQ+uOF5m-x)G_;})F
z{=UGT_Cpi@|6Hms`|8m1{U7@8|EY4AavZi6;9Bqee_zhbH2(k4JAPG(%3MG3?xSsO
zZLzz{w#ry+$hf%Z`;`(`M6oyF;-UbJZ{NS~y&I?4^8R=E-*@Fxr%#Xn*LE}OeRS>5
z@@=`yAD&G1moq+`m76;?=+k2vd6ovlu;^%M9=87PN4T6X_wj^A?aPsD*!S-rE4P@A
z_1`Vx*Y`x6+;Hpm?R_7=u8%MK`N~I4xcg{a&C8<>23ryiGBM11FTLyA)A}Fty{FIr
z_;r2#+I8#RJ-7e;v-JA?f(H)WuPyRxcklc6&t0za$F}%CpFA2u3!jRHGrX{=D7bbe
zl9!h^^yHI+=lW*d+Lb=9N^9mCwhb?)sGgpt7rQ?%_W&0kA5YA#tgH2Z{^gzfxvTW`
zIot1hG=rDTn0B>nLF%<Rmi=~r3ZCY*=)A7~f7yO*^zT*6q??(U&F__5?yvj7%)sOG
zxZUdR<=fRqf3KJDTAFrt#>RhJd9}|+{oK9#-`lnJtcNf3*X{iB<#PW2uj{>+UOLu0
z`<(6nKS_4WU;kQPU;8_E|DUH*JSUsw+>tQgdHMVMz4H5?o}T`<YyN4@c0^s25^`g2
z_4!uuxEq(Re=oayLCd*X=wimxr%R{DReia4b$a~2x$o=FU-^1FZ};2o_&<+kpWFLx
z*X#cU@Aqyju$X*a{=JF0|0x%pvhR2Q*WIgpE_=O`VM$2e^Nojv-^tbe5RAS4{QPY8
z2XCgP+y6iGnZe4+YFp0jx_6e(edgQMp6%9;+m>~8mZ|={>TfrlI!;CQy*@kB_<7Uk
zbH5Mr*MGTr{?FfLe%mdzzrX3%ee9m6fB#os^tK$svj-lz9-n6!5goj__V>0<VRa@A
zvF_*dir>YS|Gh1~?*l8tE`f<2DZjtH-MV$Fv{}xM4~M$vRlQo-t+y-V*_oNYzrD@P
z$zd@tF)=Cs_lI4+=EJS*^`Ty(UQ0cN)&D#@XT9j+3*~;hU;nh%{W)^n-mLmt&anq4
zozGv`{qx!E<>zPodmaDR>++TmEz|mghkn1?|DQQL_Up1kr?%C8IsJUz@5@UxgPj&m
zSk^fqHB`#-`O%txljr|>vbf)F(Ue^;9(m{O|9c&&W$+|+YvSQHuZGeuCR-NI+{LFb
z^=z9?H@98=zdwt=pPOy2FT-<d+ue(m8y0UazH?)v`}^3<X}k?F3lB)#d-p5f{jtr|
zlQ#bk&DyVYnCXDz?yvQ=_cyI!W{;Xz@u%~B&F^WyepNAePuKr_vA=%K>8EiKpC3t{
zo?d+Jy!G=rrrB|Oa;~llkE{E+SpM&ch2`Q(LR^eL4vFt8xcTa;b93|c*!tSiQqku=
z*4MNGf7Zx(UA=l$cC*A~6KQGb_^OvreP^5T^78Vf8}0u7ZtWYcsB2rV*R0sKP3*uV
zRqtuK(ciuppN}iK=z1|DgyZ9x&FAxOZ(F;5y?w%rwe8{0R&^a+xAWPo3=^(|t4pWr
z&9MHya{2suw$<ANX0797*p_Sm@5to+J3sfyT9<L?#hjmOo_}xK+UWbU5?h@Y#;ASn
z|NrA`(#kEBmyh+%-u~y~LUu+EP41;ZPbD;;?%)(&x9iiXQ>R0x$9+0(|L^1aADwd+
zAT=P|T34^z_33J9_V4Q7T}vMs@&|A&TUcIJ`u*#-y2r2Mt6wvU$Jczc{eGAI!9{mD
zP|@ALCI9ZOt=sp@J6H%={=E{s)M_7(b_VO(gb&8`|GytE4P#CA(Yku`=FBzg=Gj!9
z3ih|%TJrMc)Yx>L_;;Q=^X~4N9#`}6jBz-FMe<Qe`yU7S+uGZ|zqz@$=;^6biSyob
zpJSX;c<j^9&(HrpyjT7G?M>bTg|<ukKK7kVF`9gypNB_9sB`<fyIZrbADtc(6(7F4
z;Nzo>zP=}4X_fxanpqQf>iYT_D^{IKGh(>5CbIbIRr#E(tf-AOKW7;Bx+y%Utb01+
zq0ce<ES-o&yH>4VFW>Nb=ep<28Tt9sgYFd`mt{15P$kz;U?5>>GwEH%Pp5?eTBh5#
z9C^I4TYuk^KI?Zg3=)|bG_Ou9jM(?(enGzF`RCmA&z{XsK?%_WgCC#g|ND}^^N_Fk
z-5&>-`746#K0I)CPmkdL`|;s~R8g;``v3a%Yu>Jo|2tdTmXGVym9O*vzF9ui^lpDz
z<h8D+r{`CG^IyN`(<fi^yBrVBh^EI?-~HNe`z^v|;tb2;w5JB=BCMvb&Z+-@EqZ&-
z-Kd$@#J4cb%z3x={f>%@N~br~eScqG|NQp$J*Drr@Be()viKP&QD_T`et&yg-r&qB
zz24$;@%1MX%Kg7zy6n$ha9Vf!p8Bs(x8E&`PIY@SOZ=LQT}$M$$}dNES68i@Wx?36
z@O9fV#uaPVnwGx3_Wo|wtCimW9_`J_$@ua2?*D(!!r0D#=F8u7D)s*C7Z-aVEqno|
z6P`&wKRpc%4V{*mcXQ9q<;#~}S}~>S(Z}Q3pD%{R*ZtfbJGsf~S%D_Qftl%ZE6>}0
zpW?N&^7Avs73<c`GR?lW_Wu9-ph9e->XyE3B`+_{&fm3iQ>@O^{>rlj7B!c9&F_8t
zJb(X}Pp93b+S}Xn_xwy_DBBrxKOmlS!={^W8m}?$tJhHcw4@|v`=-6Ar>9-Nwtl^h
zgyGba*UU{qUcHo;u()t9&a%yLN?+8Gthcwe9%gRV4qL<UV8^=0l?;zQ{<!kexbDMY
z`CtDQDu%Q=B_8jao39%!e9LgTn~}lqf>5qgmUGfWckKIrE!Z#Y{oOBp;C7IJ6NlwV
z4#jo5Uah+QeuwSUlYd_O*O$HizK{Dsr~3Rm8w!(8Y&zyY$D;b%oARAYl2rrOTYsNZ
zy#MFgXuZ8pCMloZzJ6cM)$;tm@$vs(h4;xUo>FzWV7YRi<S&LF_saKQzI?g(<56+_
zh#dvDwqzc5cCN2__jBcBb><%zOyz%_xnHklI)|&>>Gk#X+PBZ$IsE;|g(JP@cmK58
z|8e~F>E!bH|E?^zEB#mbobksGce_tl^J^AwUaUOz+!k4j04))o*!3c84;IV+esOAZ
zm{`|Q(CJCfX8(V8;=@K|=4Ew%Psgu``@4^|TWo&$x0|`LvbVSA{yw5^Z<u~=cD=y7
z_m=kznO53QX4rS#V3#-|1tj0!SG)TD_kHL3`T|rom4AO%VN>_+=kxW|rEA~r+W!C5
zboqZD+V4NDs`~v)uJXsk*Xwp)v)Z%b^2M6_`#+z%uM@H3!IY!j+PY`Yo;`2>|In+e
ztFyBvO`W#x-MjSpb<YmVR~A35uX<;x`Ly!+yx(Q{dn-Rbdp^HjajI0G%VKZ;_+2?S
zgU(exJ+gdW)vi@qg;%GBZ!0g!a0+4bH#IS-`y74$ifOLJ)TpXomqfMCSrn~wm#h48
zbb8#X_3M8>V7K3qd3o8fwl>#pv7PIF=l?Ie{^sW9_=wL=X0xro&)Iz5^7))oAFa#Y
z+}OYW=im4B@lR9LCRctssXlx5?6VFD7Z<svuZt*D*=(J3ds}Yxw|9GgG0Rs3SNrF`
zU)*o=>tla?Pw~Fe*Vp>``cCWZesf~?mTlYQDl0D`^_eYK##CNq|M%m=Vbjo1?emuD
zA0N5K|Gss7X%O$%ufM;)HNBtaAk1h`dg_Y&|Ihv5YokmrwN6N0yt4%n{7<Xz|2?-W
zJpQe;OwE&r?eaAb7*|fwJ5s*?vn<z!e|sMKJUdYpks`9FFaoaU<TFq=>V~@AO74fh
z_o+Wk|NrlO-IvAky(NK*W2>vHjb`$+Iw{9;SehX<RwrNh^;NpA?)LfaqnBP?ogV*r
zA;0Wr!}^vv4oJl!hvMS98|9rm!JT?AapHwz_Ac=F5h(X4FMcuYn(UoD=>_%YPFGzj
zw_PeC(Z0;Ea?RuBe}Ta(@8xAZ2y9O&jmu1E=U-p*oF|cybB7&^d*s1F!3%+(78DyC
z_&6m*py_AB+Y<#1#ttW)r&}0l2Qu&k1TiN3(LW!WvX4oDmHEJuB(4CihD&_C8xn&Y
z_uWfkmTEr8z*-UHWxy7j?8+~|!!woJV5vz%;j=$8x7&p+o^s*m!i%;+S}(Qx4f%a8
z-z!kE|FicH`;)-!Ga1#K101w0gsj??1HU9@704{j^wH8_?LGW`>gofQ!hbICv%1H+
zGg`X4@`ybss7VnuY13eC*u&JIz}%o*YtpdfG4rYyhdwSz`>?8D$FWth5&JW0ivGm^
ziJa4s0U2im1(Oleyo$FI@0Z!WIN8M1mAZ5RlNx(K(G(jI3t7H6zW?U$ejRvt<MCS~
z<&}MNF6Cz(SU9Icv!LunNUt&9l<rM2pB7)WYB;z@p7X;BzG%bvup-5!5+&zK+7_*6
zFsQUBOKca?-YcXjBl}#Y@Qj;3W5Y292c{rdE1&eK!Baw}&f#WbzwlgXnejT2n5EU1
zibWa<Ttq~t9Q$)P{3-+U1D>6SPu{=1_V3qa&luXzDM-l3uUo!^rR12U_Q~s~#Tl9}
z^;unKS4o~%^_QVr+oNKhmPm?;nuT+IpewUa`UQ&`)}?%<f<2i&PybwB9m3`Q$?M<(
z5g$IrCn_<m9Kk#%wAd65i8M4NF<3OSn%?^=>wb%C-va@G22PfRX)e$16+H7j8S!@G
z`$L@Fh!*^l*kyHpFX_u!e^?`XWl6l`F_xnY4cx~h@0hzeyHB}a_TlQr&_@dA;^f;^
z7f2+V&U#fgQ|q)-<T2r>sR4KOgn0zlwSD%wRcE5qa!e*%Qf>Y9koLn2Ax+|?A+wTy
z3c2?lu(~qYyzit{)s(QAhB9`sVP<`=elIM(e?v&LK*VNc5>u*t-{L05wC0^$>zYC?
zNSLrOW(4diKJzd;Kl?)Zu5&z$2WPBN$>HHC;Jg1{x%s-pfvHLDhs>YtH(b2>>J<k^
z$5llK`NLlZGXK>xmMGECRJ3F`G3klaW#4roGVzQLnpPfGjC)!gv%=@rb+5S6-o$Jj
z^+=u6>^WcEco|An`44PRWr&!^^g!~?x2X@#Jkt23HT9D+qnX(;_Fs24FAu$M@I5<u
zwcjen$Srd4;hs<Hs+PXJczm19#IseG!e?%IeruD}iB~$y7<TKF7QQg}Hm%S(|7hQ@
zD(!Q8z1LR#`E;JYKS|SLn%3!80;@eUEcsnePH{RHxX;Prgb=5$Py!>P!L;pH8J}NJ
z<~<s(^>W5#PRaD+IrcWy0tpW+zLb86;}cQ6WLMR#6*_^TgztLzww8kn_AV8Q-}^A{
zPxw9?|Eal=B~w;UNw{FS#45|+di3v4W_QnfPdiz)RWNSymCde^A7-+g;#$XkKAbIG
zkWu*nYrA&nwL055HJ2+k?pds$$nx3tsf<+q(I*e<WdDAf>bvrQgase}*Gn^>uMBbY
z&AT%H{-yHQ&i8e19!<Vly=c)_$j~xqz_#3f-JHM6pZ{a_4b#+qT)XrnZ(6Xg$(m@X
z<as*Zr*8TyX*uK5fdvxDYmAgSHQ5X*mND?1KWbeS7kBic?mQ-e&r1Rl_C50AjOWx?
z#&FPyQ}^6e)5+=6YrjAImc}V|`GKaT+H0S=30ID$?YOih_SvsI@B80ke|KHH)$rsD
zy9%?43bVvyp3GQ=gsB&N9e+L$TH%xaq@7tRo-rVSL22H43xyjCn^huGZFS~8{%|R(
zUG1f$jKh(M%T6wiRF@RgmO7?-CSzC4g$G%e50>m(^QrRwXBG37gNmo-y<a_V*Mo_(
z139}SlGp27lwMi8$|TPI*b8Z$GM>{;ej7X1NuDX48ahRBa^^gdeN7=#H>*5n@QG(C
zFnO01^OA=_+xzbHj||yY{=81t(ck&>_qM#ES{2@N47n?0I6ioO{WT-t!c>iFzk8pn
z*q#=g3V!n;=8%_T5aSDzEs~{+6c1Q$dZFueH$m{FxOb3CDMQss<^v^s4D(n5iUhYv
zoZ1&Wt&}r2CfVfalk(D?xwGVQHbu2v>VIGTq-$rm{P*;dEsGH2$d%u7GOD*enYL$>
zo!K$d=opLSk7sV(jGf7Bb$#-}TL+!4GoM{A;uXU*Rf2n}M7JTsvSSPy=NLAe3JQ1U
zEwtLTbW<+JI&IdICM$P@_-LJDIM~*<H^Jk~n&^b;ch0$IohAJxVt#UQ8E2`VlP?ZC
z*!p0a-kE1n+_%~q_XN%HJP<yCtBbkEQ=uTlmO;WgYth4KvCoql6eTQz+rzIWakYmR
z*w;)*^4W7QY5J7++Q%Y8r_Pu<$4Jj^<(n@vo8HUTc^K{3_ki!R&pJk*qGw)@U%0%#
zV3m-s^Q?E>jIaM<Yoq7q-Mw0KVXJqY$90{_FWU@iR9Vv9*Di>Ex%e3)!}S@<3|Go>
ziI<*aZ=Vz4;p2Vo!_qzOc`{N3U$mUfD?&rAgmk-_ZoNFYTjFx<Q~qbsx0KoE>3A7v
z6jsC<l)l&(+J3Z4DnBOYQ!)GPGEqUHj-#gMKl_|xU}0i%SlZ9_n4x8Hl9je`T+x*)
z88xn#Gxy$%z1zxnZsC+myxSH&-}(LgUk2-QnkyEIr6L*&yVJjau$yPll3=TMZmv;k
zOp<5zs>d6dqpPcoFNJHT`Id^ZwcR<U_PJ--G0BsecW+KRZpHWQ%kJLNU#z{_GS|5!
z|C)x?+*ldE`P<ZW|CmippM5%7tge2nD(6o^;g5ys_3@#(F*UDD`||&n-IhNub$nOX
z3QoTccC~A5lNiioZoCpLf3@$_%ALyueZ>Dg$d+N#e^#rk!lN7b<;?#ZAD+CMdv^Yw
zPs+){%URa+Zc+*N<$Zg0N*VtuO-?)Adq0xm%g-<P{x((q?9)y9xx1@xPHNMgT`hh#
zKJwg^<(Fs9EN0qfz9aScufJy{t<|5OpI?0}bNSRekGNys#@?KF_jh%6b}#4F&fwSn
zk8LKDcInI4EUP~t9iMOFs-`bnofp6F_snn0zimx<vm}y*TfNtg-M;G0M*a1>jM6^U
z-~Dm?oZWoMKZ_#0W$sV>_wH4L>dh<SWqZ<irk#(e=~^jywmG+3>bc0BN7LTrR)1Tj
z=EpbR^y8NH?fW8hRzKamOl|Ft{kH#KrFuW_IB;~b^m+NR`qh%zaWALM+1$jh{(S8$
zvoxniTXvoJvSx05>i=1D&q@mkuQ7g|ZENVSWvO}Zg3X@#*!OL<zq>EL&KCEbX<Xbn
zRqy%I8P*Z+(%JgWGc@~ma;@yCzkKSv`<j#GdkV_^zg_*e@6+~m|4(LaE!8it-?aMj
zzau;4<#m?I*S*{~ORDy0PqDSJ?MtW6Z+@MAtrWboETJgpx3m8HKl0)A$;bO-a~GZ!
zPEL+kmUniRc#2Z-#YsC$9~PF|e-ki1a@E)=_UM6W?+#9Vtha(stwz({#<hCi_N}Je
zx++mcD;NH8FshlP^Ue=31@!5i=k&|&+r+Q<Og(k~&iy+V&0^-7?5aBTIx6ZH`<qp}
z4lEaso1n{Ycm3n3L$f;PM;6@s{8s;s$4+q{TX6@g{gye$yf&>%b_&<9t9aOCob7BH
z{kyC%aqXNfcWjHV8?Vpnm$>%i)lT6<H%nG--@KvRM?;eP+O2uUiuX*)U%r{YugW`o
zdh~|Pml{G0bl)+?B=1}kUvP?5eR<{~o`{!4`;Kw-^<T4GmG6|4cI)Oo|Kh{DLgn*h
zroYxc9%>;n(?0Rum1FN#1>{EGKHTY%bneXOD&yL}JHLLG7B_WSb^G>zgY1WYUhD1J
zXMX#bM40d16_pv!9bR=_K6X_{ve@sKp4^$`QchPnCyP5hy5yNIZu8US^(@s=<NTNp
z7v)9j@4ZsWF{;p-{XLm2JmBRghn+gH(Q3lCRwnzgUof4smg^cj^JeR!+TCTcE4Wpc
zUq7>ETax14SuwVjNfB#v{pZ`|UHmdD@_bvI=CnI)0YzD7*K|%cckfN`w~I}6ZQhky
zRB%vBJL~A<TRp2bYHq({R8vs)_K5fMIa9asr`$<OPVvdjxpy$9Ja&g+7K?0pvzhXa
zO_?`$WW?TlS+exBq<PD{vp@H>uHn6$vao~W)xwaK`}c0X>!l!b?KiikH@DyVqyV?%
zCC4V)HLTh(BiLA3p{I7${ud&?x&mfOj<y0^nWdpyOVj6lUjFy5pmN2nNt;V!s~7xS
zI4dD1C#PrG=3iCCURSrYWh~iU?j2zMILs*e-P?21*kfj}X-`jyTlw&h0ixXEu*}={
zKGaO*g2c-8d~Ju#X3MVocf?YjFXQ0Dr1z`eO8;vA{Yu$)*9GT2!NQ?mCvplW+gfkS
z>yZ4{_N}zvw*LQ}oeQ<a>g(g)&X~Ki)OgjRU2KP6U+(5rJUf5lg>77xW=S{C9n9aq
zEzK+9?W=;_zpjU~Z`YI9ze7_<e|JriO<6+y`q#XyrEGJJdHdM!3axa!@2Vt}VNri=
zruOpcs}I}${?*TW|Bkb@;>s);lQ&8K(<1MNh|UtcbUS3D{_9nLotyt}Dy$7iNS`g6
zpTpf+Y+wEJUNiIUb@6vXgjc<i6}PPoa*ob=@S6X>oB7Y)<!j^Y@-nk;cPAe{x$>%T
zRNL<Ioa}dJOv_7o^&%|F@(#Z__vOI9*uNVKC+;e!N%VMq!rNV|+1YTJ3QND#9sQ@N
zp*{uvyE;txx7%%5S$guwz0>J)<HhIwnsr;qaK`KB`StHUHZuO6maQi*F8}yNOnT+*
z(;pbLUmm&?bN%$2_n)neqw{Ak+s^a8F6;YaTRHC5){`OmQAOQ%_dR<my7`%ppW38p
z2SXwrv))cOb<~Z&_xbm8xfuqTr`pA9SJ-8&$<$R_9%gz}?azmm*2R|jWp|TqpPMe)
z<S59eu&jA!Kwb5+jFRu~dS@!C-6${&7d|t+R$i(<+SKbHSJ#5Zj!d5ERqyYcN967c
z6P{W4e%|rz&w|PV{BPcK*!O?>?`=_1$HL}6b?=Q0TBB2TWDV!vjSef;E|`DI!pz8U
z@AI9^yk{?q`MmUaUtd+9-hck}<2zR+F7K%Q@wrTB0is1BDY>$!%IWHlwqI@bw%<<)
zKc2TQ;hSaX!KnM+UuVA-3AwXMN<80Vy7Btb+!ts0`y_=K5+ogW>zr1dZy0vs`KCzy
zG}T|9?k2B3e$2_Zs<`&;%Ch5AO&|Vx_(<XTi%pR_>taoFAMIF`%6eUU*V7rHvW88w
zjvaEdSkZ36yU*pK;~gi9HLYI~PM-b#j9o@^_b2Ar{CW5G@3+XT;%Lz1Is3rsdUKVB
z<I+p-3NkIEJb0d^Tu3P`b#pMzU4Q51#lXu;RM$v3OI&1F&85cpBS_Po=|RtT85t=#
zkF#s6OS6hjUGYv|>a|kc{I1=yeH-71<*wgTb8^!J!5h~$n@-luJS21K<S&lxO?Qe~
zSF$?K;%Tp3wqS>Y13zb5-!&)apdVgZOOp!s?l(9xGi{blVD2*Sl{=>PxVc=@+_f)y
zQcl8!lQ(DX;t(oayXnT%*VTtL&zqXwcW@7TcKKXn?=w?xeeUSX=B1@F67Ocr@wj$$
zaW&tP%}*8QyG{+d>9p>}lcIIWGxzAl1ebBYoD!|^i&6K)0?xU`Y_|hh&neCOwDh{j
zY@6a|TO8M`3qATean-GYy$L<W7W?KFbIsiH+C#SCn5l1a=5n3`7kI7*&)g%U_2sqG
zl&(pvJCC_230y2aCK2wXreyQvrQl|*v`}%b)^pA5H=ULh2I_f6Yq=LWCv(br?R$It
zeTy@4wREvYVxJDT;(}}YeqDHTI{Vx_i}w#M=`yo_FEzR5w{qSi(YD>U*%x09GvhC_
z`Tj?{Q_FZ($C9?qU%#H*lFWPK+6Dp5gT--5tFM2r+GG7b?ewEY-`UmQzhAqe^7wIA
zX6)&m56|6cuzw-4be8qOhzlj2{_DQH|Nb{URO#o@Y<qRlEFUrcYuti;TBb9m#$CMb
zdw9Cmib}7vZQu57D9v8ZG~?Xl(5gc%D_Ivewz(<GT+?-4kriy(`s2y0%ZnR#+>iaj
zlytA>z>Xt-W}R5VYWn;uuYHvC%xQXCGb{6NTvJy+9%oSg@bmfoM&)N-I<+hgyTrxv
z@A1Ur>{VUUWA;@2oU?TDu``~_H_z%2JvFoX|L3^-rQ-9fTr0%N_wG2zvvP{=@o?YI
zQxdCNe{GO>rN^c;Yw66ZVWq*BJfgG|{>*B)cp+79cTMVvjx%~|*XFK?wtDzxQnZhZ
z#_O*Wm)*E=_3^ZG8@}twY*xw(_0`^(v`*kbC9|gP`$a0kffIc`B*s5>P%^2ze_&p?
zTxHqQQ=65(K3;Y9V_@|Ly}GoUo|`8<=a&dvz0uA_eM0To=e}tQ+cLW5Nr@S*uG=w%
z@7BC$1*Ze8k`340x~walz3j|<!`(ZV=R0jRRkoCLsP5l#`qIZxqbnBqb1cn5vS<1p
zT03`!wtttd#OxUoFS}HBeedmlv3c_HY3-jLw|Dcl8JZdDUVnY&)1Hb2*92~9e)PQk
z_OI>FrVBEGq6JKcTZ^U#I7j)czUCU~`1pa3<KLtGPdJ;AhA!?3bGr2B$Y*%l@BiKE
z{Ve|1zNM>eUmjVLb$z>NNPYgk)QtaAo?Ow7|6k5{_tdn@`djyGDlXq_5zAs?EOc>-
z%e`|=ijxcF?|uH!{w((I%wjvih^;&aHt*hl^Y-nV)8EewG2OVz%X|6WZ_VfKecb)b
zbl%^$v-3{glw_!Nu667#PpLZW=Al)wPDE<GO{;$La~64q9g+fE2~CA<^YXT<-?lT|
znQ*7_vCiG3g4&n-%kS)~(aLc<-n+ex?asEc^zhK)+(&a(pWA&z@2JwUik*v9=YHH~
z_P&Gt(CYNHR>^-REl6B@cYj?*!h>6@*Ug<16I8G_W5Knl-`aR*|Em72);rU1bK$RW
zyZsBaW}KP6`&~swc7A>3rzs1*BuKtFRGEI&UAor1{O+RcciaC(l$@@#z8x;Z*J^q&
zu*4|zVAin-y32$QzUsgKp>u<vtj;&v-=F3$nX>M!)`_LU(|uRXoWY^i?RW0`(}Gj?
z?%%gro%d|}y1#!WpXIl|cJ1-cF3l9%l+!bh`g*I~H_;Yc(-h>qQqlMM%SQ<&0%xAb
z`ab1N?Cb9T{`dN~ZL${i2S4%a?pmaMo9kHYeNI=CaD&4P4b!eYI(^YMSx8%dPSLr_
zWMu|6uD|>?zbn2kh>g!?SiyI7PyLLz$d$0Q04G^px3e(FEIW98dyZx49aZz#zbm`h
z)$V<Ll^nM)=UCJI-48GK<xfBLb8B||TmRd(KM!_ZeW)$I=l_*2jTs6Pw;Qih=l)r<
z%x2GmM9*ZEZ@d5Q{yy!1gm>kNKDB#a&;PJ))hrcKErJi}zWDZGTJ^g-h5nifGObp^
zlI*>V9Bqb-p&u@Wrb*v^<LR5WY{jzUH(M5XS!;Mb^Vl-YK$nB_%PtR&o~>V=&9Q#4
zA~JB>`i_r`K3wibeue1=x7YR<E;KH&KJmN2yQt1|y_rbEHAT_>4U<yVIfXboiDw&K
z3QS;Ne&p0^tSD-gdqaqkk@MM)QwcM~f@ByjggfnRRh+(5=1gyhwrYIlYkpT3qciu-
z{pN>MUw&_PH(d1HE3J)lb)RO$@N226ruB;&#;*1LsMv2>esl9NsZyy&yH5Si$rtQ0
zj81A=dC6|JRDj~bAi3M|X?-l|0S)U5>Pmxe`HBCHi3y*ZI<5H1qgAh(k3Ni(c5F0U
zc4}Hkc-&o^`WT&n+W(EYQo(&GwtBxd2VK7TL!dkB#g>Uz7Bs}BE)zMn<n2x2uUk%A
z<-E~bV0Yk@(5YZwwP!9<->&j;>)If(X(Hon@xVS8?}@FJlhjy(Z&&@%ioY7>p1tU3
z6T3eXkN!7j{vrm~PL=SbO>4M57m8UpPhEFO@AmE2Q&pP8*7JYf)nH`FH|^#T1-9I+
z%a1h2oaN9AS9-oNR`P4R_r8?hOV{uDW8ADbt&olF?zv+HPT{<4k7nHpOZaN##PpkQ
ziu9x^n^U}va<dsTN@qM<*|FHZ<nY|4&WV4H{QtfXX(WI5^C_IC>o$MBcdE?ajp@Y%
zo5>&9vbXv~?p!zLPKsEr>VmT68_anb)=gn-R%Ob$;J8qwxJ#5LtVD)k&Su@_qM$k3
zpIrGit<k|D!m~DsLDzZTvW;>4zJlkJ_H12Hw$(DUaP5?DJJNQ@bS1z2=9JSDYUDD*
zIo;#;3;h)(oQ};inHY>xk4o_HE^WFqEmV>Bs$t=RtyhFas$4FcY)ilIsCm)g9vA1A
z<+aD3Gv3v@`EA;k_uO*pjn*(EyWTH*x{Z(Z;4PI`i)wtD1E=Ja3nuo8${uBDVycY(
z$~|qfDElTeZO<c263Hv3@7k+rTD5jv*_Z9#w@sh5jOF(4+NGa!uHAme`>d#Llizn0
zt6w%AGZcFpi<j~5%y|Fx^t?4*QX2)ni`??sP+}G^VXu_2DVsw&hwG8Pu<{7u&`_mJ
zBi4$BrHX47=LRf#;J(O7bIPfr4Lw`U^q1akt8x~<aV5#T$J9A+ZNY{s@0VE>M=2Z#
zj(xi9<iS}S!U3sAi{zBpLK>bH)pehqnqZZ_G|^l}=%Ro)k8G@8|FL7Hud2U`?RHiY
zxnv~u*>~Ie<Juy%>yMogtzlqqi|)4bYA}A$rW|!CAd~;;9-%oqd2&@F`nKpSe7R=r
z-A>aPe9qfX$Ar(cioRKL%TqX^@fc!7<@-(6@xQL`zGiEhTD8Ksyk`HT=_PCqpQq{_
ztmSktQnUPQ^2|7-ZvS-#y{XSM8TK91Qs4BrN}iR^L9@;IdI}F0L-Hg?BMpZ_wuZ{C
z;ulS<EIy44&F2;xZdsP{l<Ut2)tM{}F#!w@xO`-H{hQ6TI!5MCK=D%X|E0#hnkLUO
zY~CwBJ@}20ZSrAF@4Mmd@xGkTjCahDz5dm<u;#cpD|^8cnRQn#KG$|IDoc@ekns9-
z>ia<ppShtgS6mVl%BtlGu-Ihrd*bXgP1XbHKL6^!y|cNs>GeAPKi{{1x4Ufn{hm3$
z>G@DC-lZ2+PfklcJx%ufA?C>&4+`Asx!Za9K^x1ixp^LsQ(7lX*uW&K&>~Q<!SKeh
zX}ueDD<`C!b>`K&8k4`m{QgIu>K|X_zlW~OS>vEv;A!!D^Sxc~_f?<2nSSg4p7*zY
zZ|9sfFTY$vDRSqmssCS{-EU=TQXBdFPtddDiIwx7L(x6aukUWxed%uRw=4YdrY-hm
z>f4M?1`mY^988P{7{pXq-n6c8X=+^%z_3GQ@y<Cq9UM)S6ZUclFtD>d=$LVkg`G$0
zoOhYnImhTHEQ%gYof=&&48m-kA}<cTnCZcAK;cG`TA}AY=7hZ;4^HG{P>GF8yOI^X
zbVbiZ<FB$ki9#tVQVTg|JYCu;agal3`pm@Gw3gO`jO^FFS(svH-TbJ)o5Jw==M)Bo
z6H(V@^*%gxVb!vLpbt#WE1i@WrX?~k#`v7rH0kTApPjqw9$9N1Xp(P#3ia2#=au1c
z3pdB_|9|~|&fAlxZ+SDZh&3=AY5o69_F$60Uje<G1r>i+pZ-)ciRr<lhR*$k&E4~t
zB>nxnK+Yy!Li>x;;eC3x^Skr)^K3d2{+TJVGEREXVX`>MqD_J00PntCPlVXkZ#`{u
z>#3T?sgFks!;UD_e74YGGkoZDt-Z>pFHz#wp}(c=#Xs6OCNP{7a7ei`!|Q(i<KO)6
z_Pzb&_g(dTdIUTQ=6!!uQS<Uc{G7k17EXO0cKX}>C-*-)Dlw;38tzkwU~m!ttjs9z
z<I<jI>s_ZGNfeKY&3~ozjQf6^k(rl8nfU%v8;SKtdn|rkdng$%an<$yjUP+zs2W~N
zbt_omrPjpPvU|odMiz~x9R_7Ne>Hd*K0ZCWF{c03zh_Kru`?!E?uaWqsa(jk<3~@&
zj6f+h2Mr<dwhYVDJS+#f?{sp@TemR?N#?H1-%<OkZFl(|GtNn;t*`IruW3UH=XuZf
zUfCP)?j<7R=RL2~7qvV5$>#iLIEs6Pp=qV~Zx*<`&HMVey;J`c`_Fy4t?*2Ohw7HP
zgHKtQJzWgima62=JSfEC;8oPus-SoxifuEqmYL#81(97PP7Yd$TZCDJQh2!=FYWAb
zk?>p`o0#kI+FMqLLFxI8Ce9@sPLs@ZSQ{V6czY@&y;f+w=*P;`aM4d|(xjfUGaGm;
zBhn`r-dJ$KjHQ*)^7y$XJ)L9bHzqYI2t-+Hda^FkTAS>!Cj4VsyMo9u3nimztd6aR
zB+sqoRBR3~Xr9@dxU{3ACr*EA-ob?;XU_1fWZ{f>d!vz&SK2XdO@RFhF+G+w&JtX)
zI~|XfoaRuSxFBdZLxF<`$J)89>`iN$7kuUVXrrO%|9a}RnFqUi5*=UnUu~SK@YsSc
zHBOQ(YhqEG_GzIBjT_G7ZJ44c$oOW4WTM8L!sgjuePs{32{Bl<B^T*9neM8rI9)2;
zvg1zHk9zwbJg1R@oF$!qe)Wg_Hs4y$+lIQ^n8|#PO66O}J<+l+K4E&4La0M%B742n
z0gGu4LBVdu98Qyr`y9?$J&s^i@@!s|-@?GKI9B4Mjk%aaX4|zLHpYDu-Gt6WK7I9d
z!S(Bn3X-R7j2Rv|gx!j2Q@bAE)w)P)Ziq`$$<trgSQ#3)I2c7aR^L^qzj$VAgs1D=
zdFyVNg$NwkBpDF8%P)=L$`l38#gW#0EGGlLa9M}&pSpA|?5*#`fJv+T(jL1Q1zx<a
zCGhqP&vj<ej(1U!*)1vxEMISjKC93O+*RbLa%0oVn4>ZRoQ<c77>@K_$jX+Tle$f>
zLxp2k$wU=V&-6K_IcqmN$aJXihDE1pc(5L_G`rR4!IhM@Z4Qf)&y%d>LJL$TMP?=`
zvUPK&O$~0@B3Dvvm24|_T=Jmh2?v3Nr+R~&*pk*RH`Y^IEYhd_SR^nYc*8oKxgMdR
zmYSIY|2Z3Yn`cTimvXV6)`^SRu~Dj*kt2EG+!b@o&M_6KR2{9(ulvh?M~nGq?(04J
zeEanl!V24Y&to&=e{XJo|5yC`^I5MOJ){?ITz7jNi@^0O{~z2hk>*mnv{aW%xpS9a
z_!{%8vz;2INbuZdOz3_6G^|0ocLIm&%Q?wwV^^#Q<NxF*+O|o@X90_}-b__R&Lx}u
zmN7CU&)K|2CGvD=>Qs?qR+_Fd-hv$2GJ+=qEKcuT*C+gRjWkb#kju1(GS^?NI;AVv
zB6Q8@fYXHHjHcYgr9wdyubm6&Q(5Wo#c1(ECJxRM4s4w&OoC_A)%-$2BcB_Xh-|w(
zm21U`o+(NzHIrkbf<vE%MPCiDWtb2mcFS>sNJ?+<87+Y~0#`+hU!P)}Fsb9f)Xhy?
zjOmuw^}-fe%Dg(YwschkL%<x5G>hY2lS<#{v`^Go5-^EFLt9*{s3$I--}G=<cz<t;
zipxCd<e9SEo`o8r4lYN|xaRdfRS{A+WgP4sx;l1gCzq4qi4%(=gbL~m*DrOH;9MO$
zPf|$4ZITTCvG|Lv^SgbXdPJv28nRW23M;HQyyt0~?)(4d->=Nl7is^u_sMINny>Ut
z_Hw&#_4lQte0p5YKD-chJwLo_MHqj|2m4v<YRrsju{S3PE^llJm=F{g7m+qWLD5rF
zu~WvFF*5P<rN#j7CnpMK90{5(=8~wAy;Z@FSwO0@YpTIiRmW>PHf>2%nOrsD`7w#<
z%N!G9Bu-gOJGXK38<{n!oGe}qHzl6SGzEk#eVZC3aNv#3Y6l*vDU%+}5^DN%C*rNw
zTZI!6@5HWIq_Hoq+#%`J5x^<Pu~LJlrFeyxw7M79rfEwXCWyExtz|7-6QVHZ>81_d
z-mM}ghGL<&S{F{3bST2C?a;A;gqfxSs$DFR$6Z8Pl)9GkxXhfn&d_Crm-^I<D^s|R
zB-kxb;^{rA{CK0nrKzkAO@{)GO=MA?5E8b|NRO{I;E<8~#z|g0{H=4>y)4l>uEQer
zRlzrOcXT9sxnjhWNoyX~-RE$8W6_r?a(Y!!4|lPyx3^27Z|2)iXFN2IBrJOT)SoAZ
z&$U}!y#8<c|0_G+uPF5X<ShT|LU%16QnhE#z4-0>KkMrc$<F3;ue=|!^mXbn#;sKf
zQ#6XRwb+%?{#>2Eq-f&9yql%#sz3W$e|sk>+uyvixLfe_k|!5-EGSYkUbp4UT!u26
zzQ7x+v;uZr5qj<x{?tX{#=L!hO>gtd%&_`*WzCg!2bWlG-*(|v&xTckJ65+QKh+5}
zW888wJ1QhpG<1%|ic?pa7H%otIZv*$WOs-5I>U2f%jf8AUwXFnT2ai3D}_ue4i%km
zSt{H4H0Wj6&RI7s&9<elF^kN8Clh;ib-Q@~x7ZD*SWo`QwXclMO@6$(e~zI}WYE>f
zJ}#x%?Y9EMk1wr$JNx^cs?*CZ^PfF->)pMm<y$wM`JKGv*59KW7Wlk2jh)ikyztDd
zv(|0=`^vT_-j3ETdFqqeTUME9dgnt%?rBru>u;rHJyXuC+kDA9QgX_MIlR)6VS1-O
zUD(+syzNTNs|`u(N)isVdU{DS-&vV-`0&JnwMJXciK<;$=O_}g?N!)|mx_*#{)?AS
zzH_8C)57ikhI3{9=4YJZ#O^L(k4=%z4!m&rX;h?kZqnP1$7Sg=ee9kdnpNnT*?j1V
zmUy<fv>%WAwB+L(pWbK;5<Q~D>9R&+qKM`~r<GG8UWR5G$JpLp>8}>OepcPa-GA;&
z#`7apKkMeW@Bi@S(wi)=OIGW&yd4xYI9iHh%Cyrhy{2rvU-iQ$bZ68mmqy=<M`XXp
z+`eHq@9egDf7I&@)TCKf1PCn*&SYM!VX$Uq;*4yL&JK=1jnkLXTDKNh^W{k0G@khH
z;lj}Cnrj&Dq*%m6Z0pf6ww%p%b%xL4stKi91tM&VLPG_obg@i7XQ^i_J)z?K{(tKx
z$J_m5-~V$uW7Fzv>zNl{g<Z~Cv1Lx?^hp5=PZ%$jG*yk-X1-?9_WJW*A79TankqW6
zXsO{%`yb}}3*K-1xj8X8=X8m)MV~;)>aLzu!LklL8e&B^%Y?k#j%6iiI0{E!-hIFP
z!<EO+-~GRw{<}6<yjQ@;lPP*i_O`3KQ(A89tG{o${<iwfxz@X)LbtVO@5l<OIeXBz
zd{14xQ5b(#<K=bb`~E()uljSOIJ<de)?F{-fI`WDgh<bTwo8szH4Iu@CTx7e(|jT_
zU1xe<;Ek0ZEzX~bTK2kejryt+y;t=*Q$j7%o}4i~y>Q9HhYQ2^zIK?<R{ux)`)Y?3
zle+w_8ZFbCqL6YT_L&pc@k3jT?iAfjiCM2zzOy#Rg!g(>Xy%>g|8F~&-zh$Pf7Skd
zQ&8Fv>*g5u>u5~cI<aHsWVaVG-3|f)&yE=^n&qSscr$<J`&Gw+(!y@We*blM^7eP9
zrteO^o<H-}{_KA{O+9byQIwsz=Ct3!ODhcT+SuQ&deOMtdFGwU<DtQ`+jnP27B4CL
zH1nsv&8H97Zi&ri`52MhxWjczZB|mw=L=8T(xSNKemy!_x4J~;$+T~GH<rFHm6reU
zXLI!SUXhu0U#DKK-J!O)VBNcv;~%B#-)y^e>|w?Iw&wSH{ytgw*<Y@*?EIH&w&po2
zR1>#PJ!`k!rrfSu!ci)u)$;n)#S1RXP~gl>wfp)0eZ0-)vcIvr<Nwue|MP?W{jatB
zwQ8@o?W?<Aoc(<FEuB`SJ2rbCwwcH7HMuV2qVnR5y1ZTRyvT#v^Qx1cS#GX)e*2zT
z<>ze+=L$bB{(WNlJXtB}Tg3^^GFl98ul~E~?A?FHZttFL@ht~W&iv+dlUqZ?;n}Co
zhtKZbFHSDL{$z5z%{TV{@Ak=7tL4{yeP?;r{p=y%>h-(o?!Vi(^4ZD5pYKlnbK&D<
z&Cc0z8<}0+F8%jqo8av5=l*Nw&W+qvb^qGK&M&9qEv9V!Z63QfKkM~}jqcB;ZNBHR
zc3<KDAMcoFPkR>4f2Vp)_^pd8e?9qj@oJbDziWq!)vPx=p1WN$t9+1gPw(CTN43}A
z?|3-v_WFApifbM|xpY(g8Q)y1y_)m({F}GhPd2I}>g2Jxi`(VqT<z=R?DJ%JZOn7f
zWo9D7#KMVB4=Az-a4kQ<km-ALTJ-Viw^QF;h<Myp`aWNKK5{iXwK(gW&!iJxyBz{U
zBeP>%ytEWmSrZ+YBA0hP%HO*vMmLmuug#JV$8MJ~{CM%+{u8r(<?+?;cD^&W`*V`h
za!c|3C))S6%x6&zc6L;LslVm+b1R1Z-`?3Ce*9J0T|9qRc7N?@)2HoU&YTn#Vmi>3
z>wk3d{}1VLwp*%;zV2*YA}712`u_g^_U~;?ieHKUf4O_x{Y`J5JT|ufwRt_~EYIIR
z9-Y~^bm`GE8P6q*1Uxm&-p*@yeD`|(tt|^b9$&luZq)8?w)X#u1W(lL48Lzv^($Nb
z-v@JfyZF-W=5CiQqGENO7red2kh0>|=ehRPPtHFVi`({f)yv-NIX5;{Cq2{H`^=Wz
zIz6n<#<KkK>FxXf+3I&6lfD{dKQCiOUFo+Mk3RhQpqsy^>VN6w`9Ck!Uca|*bJo)(
zM_%uLzijEvZzodz_P)2Q`1A0xb^e_-mwvpSU-j(B`!gX+)jU0=tad!K@M$|#5NM`8
z>DM*G$)W#$#sB-atm1dDdw=<~O*gMj{Tpmu_vLw<bl;NC{^#!edzL+||IGQ?4Benl
zbM5Qedz#O^eERHLVfvlg|9>|wT7Ul+vpMhESvFsuZqB`2_q_k!w4SB>_5Xf^UeEp6
zSpV(UXaDo-wsc*u``)|#{?6Bj?f-xLyFKpjtoOSmr@1Z(6RTd{ug|!^q3%Eb{%8OE
zZT_A)oNWL3VR_Sw&h>L@o<^_Vx_<ww@cLi=lhQtH+8$T_ckb?kYc9R$Twf<LJyKAc
z$90|M`L!&&xNDJ9&b;!Qr|O>Ruq!7f#@;da;|l51c5g5ib6CP6eaw8FgL#F%)1(En
zUcK8_`1#FV|Chh}PSzJ)@7<n%*Hv@Q%sbYRw+;TN|9|!QxZIrD!~S>cKFFHq+>7{s
z>bm^z^Zys!Uw_N|?xy@Km3w8k&(%sxAD{QnOJ;9mi_xaN;d?)BTWA~1U-#(c{hw?7
z_xyP}yY7jz{jWCjcT@LYzyH6MUB2?qMf<-WrZXwleO$;d6Kiof{!HD6yX?o--<LV!
zSef^g`~Tn0`#<mhe=yztXa70*S--!||9|*t&Bx{cFIHzsxBY+d|HtOz^Xh)-=GTAK
zuKTcUx~=hklgs;_tH&jB314Y)xBvg<x!u<Sn>if;UrX$+N$C0P-+Dv#zKw~Ei2S+f
z%~2tZ&psvF|NK@hWvy=i>Ad~l*5C3~|NnoTHaotudv%UVQ$fU(W3jux?)v}b^ZXw#
z@BjJ7ZeM+$d4GLc+D>u1t>2cOuYG!}+1&oe*Uj&LKe%hYzvlPy|E~*_dvAP7Q8~V_
z>(IHWt`e(OZ|A+~bY5=W{2<TebM6Y|O<Qa9?A5vVJNNC&{qx=K!$#%y^Lt($=im2q
zZ~6XTtJUTIzUj=^5w@nJ{`d2DxjnA-U)$eTzx{sy!*luiH<RTnAN~FRusZ+8!rYhc
z(_hVYn^*fGM84uG|2-*_Ny_#AN~W-=w@-Tg?oRR5Wu5<SUfnQL=I^JE$L;@x)a%+C
z)jxU`{$@p3wf*OP@sga&?p1!5JzFdN|H=Q~DZd-TbY2{*=G*f~_ImA`emlp5)}?W^
z50(4H?`~4-U|e`4A<~Ym;=}1(imwk`xE1+~YXyUAgK&x^FU!W)#^syebbbGrFOHn<
z?oHjidE?KPITxqBEONij@OECG=iZ0A-?2Cp?s$JqciClr^|p08Qy(wppP!@qEkr7`
zHPYmC=t{-|g~7c0e?O1g{W<masjG4M8@U&q)K%VUAgNP-gX48&Sm@fi@~!d{vbOJb
z>O85doGcymJZJxW&VcJ#Y4^6KpZ{^fd2OC$Oyug^^sVwPStThf494rj)<#Xp+g&Af
z;N;`w+~HSdZRAL)U2-kzO=*;+@hZQKHn-UxtTB#EUE|x7vg9U*lIWFW(UYAI3ptFA
z<;vW**p@kCZuO(=<6DfKxUTwey!fUy@ru;q$1F!C3N3t9y8CaR*n;{G-@@<wTwFfo
z?VA(An;mV-Dz~nR-esi4x28DvcHfnhS!~yKt(nUHHKXczg!^~1qtWwD_r=HF-o4Un
zW8&)$j?`__t_M^<ILLnQ&%51j>e7iT=9KOV)|tI6I;YEHWAUuBpM0#N-`pvCeRg-L
zv)ilJ@wTD;hd#b^yWo?z`+38RjAhYotMl$fuXfwc!>KwwJt}>E?8~CO8!VYA#dBZ&
zxwWzL<=e#!_kOM0eaCiNan{P5RHsY#WUE7k^v;&b)qhE8&`@)ozSCqOSIfpZ)6II9
zZhQK)Z1Z#-)X2Q7xoN46_fm;f+Ri(+RQ&!WFx&f|jEi{5!_OHSMH_d0J9oE0#^h1<
z{krBdkp{kfFJG;<-?ib!shhjx7V};-PB@;mXW#p4w$j`C>z)R;+kLg>zx(Bs?E71$
zKd&ro^)b=pIuKEOuqg5HLzBA}dlFV<XR{x$DBfp&+tlULwAuOfY0nLl*KE}5Ybwq@
z`qE#{Y`*295Q8}_u6btfCD%qpnwxLUFn(}ueagv{oj==ZkMFxx)XU;<`%^go{Ms)k
zCMgAO%6722DAKs4a;a->(UVty*WW6>8e6@2=T>*QIdk7{VfdnDe&6(Ynsv4Mtm?SR
zt0mde{JzdzLK)WHN^|lT-oBi;$VKSQo{!u7|19tCyY{#_e}7!dEAhHdkN3v?TpjMq
zcGz^%;oP?jTTJ+`nuRP3`MTi6?8E2R-8H=LwY_KW!`=6O{5)@CH}&1U-?!!#FAsly
zuDsmxSVnGU-PgPMRqTSY);l*XFlF#KrJ<0tEypFGyG`8s*M-NM&G)ChKM@hN?H9j|
z)$9`w?)X$!tok{9zU8l-zxQ9_&9dH>%gtG|hHpW7rP$QA+$-BQJ+52sU{kp){7uZe
z_wjH3Jpcb=sk&WxM}x(*ppLWBY6s^mNu0#@)o3%Dt<({nOo1w+2YO%FU&?SqG4!#q
zzFgX%!tqwfb!$~XS*h0J{OtODlTZd5!~KH#+ck<<KCgYf?SKEA{M738^JH#Y);)Qh
zUiW`~ea*(GYm4W`|5_R^GdIsK&nI+6$#Rb5tvl@`UA3a$=$tE^vr*-xX#TEUh9d9p
z87e7nEq#Avq59+Q#~aSs?!IEbyXf}nvj5M{$xGifGy8w%kum@LnVI_kzrC-0QoaAV
z?EByK_fo1_r!2bt`k0E<x>v6+h5AiV4!RKRKX;MC+Z*<Oz4!mzJO9^X_5WYC%l&Yd
zuRFcF?#Bb`d)3{m-2LyB|9N8kobyNmyH42i%LU0wQ{GKGdv~(^=j`_ZnHk=P`|2Oh
zuYdRAQ|Iimx9k&+yvlif=DGd13YnGiKU>X9&aLf>+b-EqY$MVdn%XLoDHXDGZhc<n
zd*5igAI0ncU7GGMTb1_k*~er0f7`dqSEkwBwMwf>^*EKWdUH|I<%0FAeogI|BG6KN
z_viV#Cm+rKT{yV?{}1i=KPTRvIdkjpwef#G``5o|Y+iroXR~}o=(a0!_a(odnJ%6_
zFIG%pd2ZN^k2~h^wf;;>e|RP<h(9X(>GgdzKVH2y-<9|8>UkN@7Nc{uUq8Ele>bz@
zvj5$mpSH)|zF`$MKkMHg`yXqKR<9}xd%8<8NujKX&%UJUeW`T)_sRdi{Oh;*b|HQK
z-S4wj*FBoQxANiF@aaqE-Z1^Q@&2z{Z#Jq1zqneq@ydI~EwzU|(%*hM79{zWN%e4q
zmRqgH-ZypMf?UtsuR7?5G%o$`+~0%y|J;~pZ`JDIG-29wb9WtH7m2Rk%U|DlU7Ptb
z`q{MTy+5C=ewA7A>qgg#cIC-mTQ6t3rX4q1a`xk`KQpiGy!mh4+q1dV$HSjnSMJW}
zQ+xaL&7Yn3zAW2fI8m;)NV8p5+RJU(rQ3OTKV1lZzS%Ewt?1gYmrYAQuKd{R@q6{t
z-**4_{p-G6P_O&TxNXm|oW>HH#N%tHo?Djo_uBQhQIT)vS#6oK{nU<Sc{{7qg;rix
z5BIa%cw?28rxwGcs(@)>*~bs8vpt+FJv%B|X_ocIs=R%%(-WWdB=387U`xQGm&c#a
zjOBH-5>Y$*q1x`ptc*P$<LiDcUOTnucI@rmjjQ?3f8}1S_UNv8?yQa%H<F82=k87Y
zKVw4Czntt<au%oC{kE9pdz8PCn`^n}%1bF}Pib$4w2jk?4NZ+UJzw^6PjF-G{@8PK
zUl#2BS_WGSAb0*;tohdB^NlAbK74YcSo`z&bzj%=&RAFd^Vrm#@6OE3+bs8HXWgdF
zv*ue}zq+(^>b`%X(aG8UHak-;FVK49l%9F}!;^QiXCHP}Ejw~%<J6_WZ$I*GJ^TBZ
zzkKAY^`VJ6(Q~tkc5VCr;Mvog=Wf+JKNFL`MJ{(&)|!cJ&WAnIxBkB}J$+Zqou994
z?{58b#8~@Q(OOA^=FD0FF=J!qKHUUS$qAeL?*2NVqw2}wB{cKv8K?c>!H*8d|8WTV
z&nMaS)K~|RICdBL*;GBd|6l)q?uuy<3wE8ca{uaJaeP<oQLmQ1-`k>$PbX)^oCxrG
zl@)%-<AlJHNNWpMLB>Lr)tAb4$~&59uDs#uv~FiyZ&sJfj8&_Oic|HMI5_zB9Ism1
zBYiNs{>`<MzRsu5>-ofPU%4^+Q}F*+{{8itk}Z+3f*B>N9_qBWDn6*lu8ZkanP988
zOuDx&{Chx)h?ZEOiuPNpb*lm=EOA^t{krRfE1?(7wYNztdbw(-u6?;j^U=P`j4NHZ
za_?UIyEy;P!{}xU4Qtop<3Cm|fBx^!;qRp}by50kN;~Xsad;Z1UfVX;w@62H)%kT#
zZwYVR=$AM(n=`=Ev-!}B6>qCdy$-w0;IwFW^M8J>Y+`>$RZ#e?4@J}ZSuU=6r#prF
z_oTVk3cGLb)c)3!qxVa#V~O6{DNY(%n=d&i`-N&ei+*nICTyDE82&QA*W=aNrwmzV
z*xEF?m=qZupUjxP`klbiOyiiW@4Pv^i{#Ry-P{h=?7J#BL6B8dy4}c0#=$6|!(Dn|
zSIYLqp&EMHhq**1F4?qt``sNs|L*^IxBmOwAFhv3B5TpVxBY+4oq5cyFmu_(qXOM}
ze`<vHJ-K>x5=&v~RE4=S^Hw@@u(Ftnx&%qD+Y;)<p}Oi&#9^(#AO{X5x2e(*Y{r73
z$5g#qR$iLAy2pFg!zvSpEAL;f+H!W5lx%l-oUy5*#DU4})8#6^UAVSTwoqsHRAmR#
zrcEW4yJe(%dlEHIifx<!(oHI*_O3)%PuZC@y6g)lOx!YUZfZnWqsA{O9#O6&i_?Ek
z_4OXxwdvf(2`Woh7%fh!e0+L4kNM+8Chqg1Uw-#0-zMGqNoT><+b?#=oj$y@x1-Fg
z$!~X*%I4Z#mis4M7ml3lq`69G`qHU9q8$bk*SIX4yDsL4j_T9e%f{Q*rOeO>zNIiN
zXu`TR$zO^tuUT1_*4DPzZ#B=92~8;~YaXuJ;3AMIpl*~M9wcPRcj*8_YNlwhgyyDo
zr`EDbIWIIlC$;TZ=+e-QJj{t(i~A0Hge?vA5?T5-d%9QC0u$a7g;&i3SItQ5+1$5O
zC8#N5FaHMS18)pCiZ2B)ZRlH@oPCq=Ob#QH%bI!7^M1G9|JQzfPtN!4TaDvAktYK8
zXlE6s{k(qf_io4dAQgS>!;eBF-{xetCZ@+MX%RTVWo;rQ{dh~NA}7o99a?jPmL#Qa
z*?i5jL3jDr1DV&~g&lUDc#cP9qR`YrM~xol2ETZ7X-AFL&3T!*sUBC_vm5nd&p+X=
z%KZN&FE>`*I8mcH?M1_?;K;`<DvTPAK@;@WZjF%&U%zsR+?ushj};{AY?^A^$LyvX
zTA4N{neoZYKrar@ph?Lt8_)bY7AdZ}>iYFgA??ue>usIOpM^_{^cyoBiZU)bb9;`q
z@#YzAU(+<6{TAIkaZ2<&iQe9A+g5j;5YiFg;9@@5#AD#`CC6X*fXm-~>&%@rJ2)f#
zqaQPQ_8Hp9J&)ZxXZm8#CpyPXr<Q7~t-9L0Xg%W&54MFSGt=6P^Ky(L-%5IRI8FR&
zq7^RBRlW12c-aoQ2@&gW=daz|pcK@oQ9L=cY=__~hbc2Tv$f9q&YOMF?Z)enOeuo}
zOpYwcGbIIH*FMOfk+}BBQxB>8-_A+D|9N2bzO}YLxjsuyL!O9w-goZLE&qSVJj!b-
zRBE36d2{bs$jq4m6BImD?<fRG={OyK{aVy0;Zg&mL3Eq0PJ@C7LxK#0s3(J)HMap{
zgUD;<iffBEI!22NDqKrn!Mm+sC+h+xMupWn4NC->G^(T=qWBqR>|+z~O!8!1Ywpu`
zz2B%pwnm3RiGykF^x~j140BS`Z&<Q9uqbsL3|M@y#Pao=)?z+~0||??gc#hoxD%F2
zGR=6C&2ZY3b-~5U44VR&0**0mXp&)g%P>L6>5@XK@H9pVN4|oktO8n03A)S@B0I0&
zVhr$Nkg#DD<zi?)S!E``C$N-NA&ZN__`n`HMmC{_ZG1c@dDg^loxpM+gs)-G5~f=Z
zb_5ABq)RlHe&>kTFI=*bf6enS2IJ<3dNxNshLl=`?iI{<>oLi=MlE`th_Yp9`M&Sh
zuK&$1=hTeb!2Qqm$#vB)@EPnq+PSAgXaB$NU;AR=|8F;f=i6*ip8MvTuky5ITT~b8
zU7xJR#&$SQBH==nt_lNBnfSe3+_U*UP3c}=@$c`i-Cv*S8D?Y)7{pG>jkP%O+4qC$
z`q%6w1uPw3n+==wRCL4zWIPP49WFfR{#q<O$0q)Vi-2|8g0KEEGiJ&%SR6V!(fq!F
z+*#ZEw^~2{eD=HGqujdt8@sO?aWu;?7xZng+woHR{SDRc7j|~XPblVzvR8`TQSzaR
zTYP=TonJ2-W^kN2|2*vceYv>vi`eeR?Ktz5{b0#Mh8+dHuid5gJm<cC?rT+m=roqE
zzn3-Lp62I!ch}E8`F*Ls8`u8mdwd*uw6A;R<yYIMSG!Ks7G%hoJJE@6-!79Kj0%kh
zUuZJ4@isItF-$XMaOG-fWOWeOF{7g<S^55xOE<gw^xt?lv$V3X=(#vF8^-dmKXW|o
z^J@K;z4ML=9AL1$Zxd@H&-VGKL|X>~(?xSWYpE+5;?vJ;5PALEi-Co^fj#&Qo8$df
zZ3YGnwi%`jN|hg_I(ZqEO<-)>dBIL*cXzq}=6x06?Bx-YSROoJ5D;NF&D!8_gh7Y7
zAmY9e!-DJQ=Wt5Iw6-uMM8xOh9@xaXfX)BIq|ZA=>My^~uX%pJWr>I6@}&Wu#!_=7
zxDLI)@z4voOtU%vIqucI#cFO<h`FujmG>v2bU{FiBx;ZQO+rd8`}KY9vCoiY_EFil
zvg+zl`)l6LhKvPGj2zkw77rObzW;gNocn@xbwX{nxR#G$N9RkYgCDuSo}OP{zwn;L
z-h$se7gW8K>MlR6dAz)StK`4cyVt%yT>tcMe6G6zL(%#C%7s<73>yx#=Iig(d&tos
z%Hv?gcz}!DfhTKS{3cEQcYAjK(9pZb!}LJ!-U9CF4%6-QzyCSPzfDFa`vc4WsQV?0
zc_KWSnjMerFz{^Q`lt5xk1a~us9Mk>{k-kRpHr9b-&OVN#GRAI;kmc1Ci1P<(a|}l
zlXJ^}^MKHr2Gyb@TgH{U!`93_WzJw>yOk&5`pmx!&$h`hZTNUcjX`^|F~g#qAOnwW
zjbB6GUF$x$+xuBEC;N`CTYq;jTI{{d8F5oF@S0bWR#z0eLlg_cuZhe8V#!BVO<`g<
z$v2tR;Z1|%!tY-@Ivf(3CO5Q9Zcx~e;GE)<z!Ry>t~rTgO@P`IGX=RNmbbVbPcdU!
z8p6P&$B?m^(V;7n!8V6ofIXez%Sz6Ml<5+WZI#5s()uTcENf>x;4`_|Y3UC4K(>a>
zd;0=hpEIhcGL*cIWe|Q|&OGCOk<5X%%fA`t+%ID}@Z}O4!`ov<4F>nQ63R|XGE~pI
z&6cq9rux=blei8Xxx>bwzRX%-_rl{1uU**=Jh@cHkiKmW+lInIo;`5~>hg*>4@@)O
z&A3I)k1;@v?ZJseThnSgEfJrl&N%`)CnqLwCR84tB@z*R?d+0yDwm%>v$iqX`g!X5
z`$Zq7IzJAspMCD<r6<|Ds^N+5-qdMp&)EOoZNL0^-~I<;E)nrt^Z$xA$lcttZQH8u
zq?(+T8)AF=ghE7Jg*vJhm1Lg2v(!+Nk>RV$mufvvWrl8TR!$z%MSF~*c2_M<lMGGW
zQs^l(?V9JL=i;|#CrP?TWLiG1NUHK;TXj3z*~l|_j;<+xe=E0kssKyd<A)OiW6wps
zT_Utqqu|Z2+OvFx9t^)~)m2qDuFw*1T_Q3!{(|C)iCju83soG#uNhX^np=u(DE@mV
zR8-rQsl!Q1itE|5RU1EUiN1BIbLZ82-`?I1pC+cH$uvW2wOTu~V#eCFGZmNw*(MeF
zwiqngbI2)kc5jB(hPm^&g%nvHO<Mc(^UiFOrBkM4m#t(FC{2o%%HGPw(l)otC2)tv
zlA=HkNz>WNqJ`=ar;2S41xAK62Dz-6Vo|(ob8fM1XVW4L&NJsWwhAaLShYiA?wk<S
z#q)1#h&|r;;_Ka6Wrvk7mOOYS?whO>mpQdFnIU@Hwex4bsq4;hO^f7cDZH>gXJM{D
ztJt}y+1D0tTG6s3;AGx<sa4v677Xux9_40lKDT1Sme1AyJ{}9-_xSde>UbS&^WYP;
zUe|oR|IcNPuI1YJg2nk$6VGlhejTH`)^m~H>ZQJs{*O&KZ$vQ~9g{rFG@+^IS>F7m
zOO{SuHGlRNwL=cuc85;8?WTO?*t&I3mzpImnbW*3N2L9%o6)@m3R41Cv;-_IoSV1Y
zWa=cQ6v-Fjep(i8$r&diPIcRyFFwejoVn)pHxuI~hm5mR(==CHoN#P|VTbZVi9(fS
zZm+NHth+yLsqr*ME>Ts(sZSFccr`ntlon0cHPhNWxUYYe-?HetStT_wErK&P*VUJ#
z>=5%@?VY}3MNVj;NT&kNmcp)^5gd+%PFlWGL@r4*R9Ui5%3`{<=)FUe$Ak$}qNhz-
zwXN`)kFSrK=a#T9-KWm#Pf>P0m|+z;H7&7l<JHXFEz+41QB%{8-ndb)B1PorgRTRW
zak{$UhtDpU))JY=VPbeM$0TXntz$}FA-bF`LYEA!&q=!GEn#d<QK_Dpd2EqJOk%Em
z@#2L&j|JX%on2b!`Z7e}*fF;yldf4UZ84iB;WWum#&yz}gh@|6&rSQVYVKMw|JBDl
zb`@UVzFK&{#Ge=^q@LiSec$5kWVSpDk(zb-j^V1SJx?{(MP_TQsIpz_p|^IO*`-;E
zLV}wwuo}9ain^X99(p==hFp;2g?C?WB&8e{@i=qttiO-np|3Mev`pkUlskJ{=q{_e
zM>|cUopzh_z3#p7g`07@$)ydE_J-EmYwxdnsZr85Jw2^;>fS}#TD!Be4&U5d{NiP2
zXW_$5aqIIR$Xv)#Ik(G2{brW6Z_~zvn#@Yg-b12mt5{<eJkm%~^~yC)ZVHG@d}J}f
zDI%Fm@sWmyQ}*Jzy)&o1-B&gzJanO@_UEpnMf;`lRotE_gy%0Q6+Nx-a{9MFZ+6~Y
z+^G3>QLw4xb>*qkuj<S)5<7fF>Ch$~uk=e18lJf-f8)fsm8bNW<rn(RKX3dnMyO*`
z(e35Q(H|CVaGlihb>T!4)#|#PSKmdvlHOHz{NK~1OT((Ks(odWS#~hvu9ENX(5-2k
zl*(mq_hnBMUbR1BnQ3IdK!%>c(ag6FYcEWl_x6TH=j**O-z~cy-TC5r+t>Zo#+x;V
zm#9b<_H4P>6MDemg3Kz<z;km;H#{+k_GVHPaGa7-Xn0sE#G#mBhZt*W{@aiCf3Ak-
z?KhLW{h|DJb-W95MZHIR`EHZx=jB&(m+THz`1k9r{?}jipNy~mY09~BGvZon&XS*<
zm!Hd3C*+m6wHb9W@wIAhHS-gAwbkKD=)9>;A(JNuPt}WFTPEU~xz^0QeBU&cK;4(A
zH;=d^A1>b?tgkcQwmeKSSj5s=%*jj9gCq9kxksP+-rg?T|7l&taWSsNtJBWiUK3OE
z<lxNU<znLE%$*Y_DymK`)$^S^@u8yP38}riZoT^Yx$Jt|!lIn8>#N+dQrC*97uv3s
zUc9+3K78uNZ8tr3M_HS%IK!Hpvs$B7K>6_5o1fQOh-EHX67u`on>l-aChV!UZus-!
z;hPVWkMr5y%qy2IUwB9%QzDsBmE+hAzvb_RSSM^-cO@^`_nXn`o71M|sxfjr$*A1A
zKi5i5UUJr+hklo%cK*NTKjW0ljoVj_m2G}?CTC-5`;L#tq9@m0Z=JooQ+)O3?z`>t
z4UhHheVco*xqr+4Z?0wMtfVzO7fgLRRfBI^{@tL^pO+qaMTSj&oa~iWkfXJD?aS=R
z(^Z$SYV-(gSiObY$>^Au<`M@P*5BXx^mW#i{l0mOck#8G!pGCs-`ZaNy!!s_U)}p7
zqGp*dWt>=AaE{aQevHI_p{55t+CCpYsQ-IC*Z$Au`qlq_1)+BTi{|}2m40k$pjhS0
z2{CaUp>u5Wqt_->DSHOao4YYGy|V1zi<s=JtmUR<XI~g_xN1!gpZ4o-PDw?O#og;O
zO{cl+js56!ysuw9d*;18x$!dBvodeZoLgPCv)cJW$l*zD<}0@xd>gjE_?~EG?9Sf9
zzPgKDAAhU=|NH8RBZn?7-WylGN$kkt#a}IoQpA0CWnW*nCC<M3-I<!xX0Lnqbgkax
zlkHrq+SWE}t3kB(>8Yu)N4LJMURU?w%1V{YoOSsTaZyok#lMy)@hq8hYt^N^)t9Y`
zpXJO_+g<+dl=a)6pPwHO-Lg?K>iMR9dGq666;1J*)BQb`cR@_f+_+cs@@Af$ZRRDq
zeREMo$z_jSnT1~?g%a&brz&KX@Ov+P_WJtzH9GFa=QkwpdKmil+N?OckPx%G<+UB0
zdy8tGER(*(e0^H_`K8t0&YzhR8LjikLSlXY(%Yx@+J8`fcrNzp%bVX89=;OAw_HuU
zS4Z1i)Fd_e5^w&h-k|;Wt?i7BZSI&j8icGC?=^hB=Gw!o<#)5BW0!iZ<lH^yTKkb7
z2kZ9VpYgYA(hOPK2~U5PUY$Joaqs4np{{{DzMWj-pe`wSYkTjeoULot6sJ{8ax-_l
z`t*aE_j##cPnHB>3B{XQXKfSq*4R0)9MtJx6qzYEKchtKcGa`Y)!LFR_22*gIQqaC
zWwh?pwMVyZy;3P&tG4QNOzPWx{q-t*kFB@mFAq3t^YO%)Gj~3{@{(xVUG`pT_sa#d
zBpxryssDS>zxI=Gv{`Q5Rr`Mp+1u^Dzpq<6{cHa3mGh0fSJ!`e7%!K_xBr{1y-@D`
zHRttDn%u4Ybms8)zpB#8QeS7kt0>))sLWEuU;pz&`2GuLy&SJ>zZsR<ys}X2<IT<K
zeDan;Gi#1}D9^S`)4gANo?mTuIqT%b)(!8P<LiIuzn?2H|IYV)@@18I)qfL`L>_EC
zU-#`J`~I>A2fhlI?|XK4_qO85Sx>hvfB&~6%0J(xqT0e#HuwG^x9Q8zt+M}{%wS&k
z{rjnj3*W3%&f0Rb`orez&FY5_E#11T?A-@r|NVcCH5b)9x$*GuUcdDF_iD}m9H@3F
z)~J3~v88mkRHoe*{rYQB)gK<{P7aqhIPHIOOIg9|*8x+{|2<WHUHauQ`Re+*M{jPP
z|8qQUef8h(b@r_XH~;@Q-ThtN)C`kFy3uie*S(Le__gt<e!ZFR<)1&7Zi(wI%Sn82
zQUCt;Bf<UeH|@Q<`}?!RyHUIfH~0SiWzk`lpB5|k`^@s`)5P-jJe_vS^m^A8H?LiB
z^>4Gk*Z(s9zVC6Ze1}=S$?5Z!x%@GocRji?^V;&hZDH5%{XEFOY2(k!@}Y;%YVKTJ
z|LMlV^Ye91XZ`<IYklv7+N4QaBY)otf4BSn>B@PG0-i}d8^hQeTLOcGA|;;3t(b4H
z<5E>sR@Son+4^(k@9y}Te>FAU2&Hcp?q^)!8mc;J62s}MPv73o+uH5YZ6es~7B;JO
zYgtUT+>VFKUYhSSwJv(J(EtDUyVc+Q?tk58z4PCb%k8Uf`t+Lk)GjJf?379o?8%k7
zT^YKgFuU%}n@(l_ejfhtsPo&6gE*(}y8U|Hxpg@^ziz9z-c|j>ZldD^WlgDM;hPsP
zpDf)jzvnr7eqHcY``RV7pH3eAcIL&28yDv4*T2!X`+r5=_Uke8J$0|Pmivbsz3kri
z=A`%Km-8$uYideUzC4?Lv2U)nx}V>@ue&n7zgz$3o%}LSBU{s(j=7)r+4kOkcWR#H
zmmlu-TmL`1J$W^siJ5KXqa&Pw^F;!A6NOh4PZjQ5n8qAf?0Y%MI(eGQDK^jRrK0Uh
zvYY3Ay09>PeW%-#8_QO|uQ_epZ?od~x0NSXZ#o=*sk{Bx*4>w*Hs8#7VdTDJ>aodJ
z<7Pe&^LzKmD1KJ-?LSvm9@Aa?_H*&(&BdFGxieS4SogFy&6xMKPV%`=$*WhFW$3)@
z*lFDT^jcJM2Fse5&aFqE28Mcnd)udOCTCybGk1n(TKKKC*RJKxHjgh(Hrbk-aeCh6
z(8{;Va?`%v{C21FLF)TX{+up3`KY(+&OUkQF>BiLd7N$Pv-7Lk<>tMxtNp(&c6ZsH
zufOGgpIP1~WA&$R`(5Lr>$BHi&-!=AQb^HdO6VEUS%E1_IUn9&y0*)OiG`hs#rQz;
ztN#;)B6myNyYOQDy!LbZW$*rQeTZ7RY%xq;Y<g2Wu0rB0_bdtd=$P2eZ}pBEGCFk`
z@U*+TGi*6`-sZ=JW=9eK`;8w@dVaX9!YZih88eNwMIh0_%4S#PXR(P#&f9&xk?e01
zmv53?xYlUalufI%=l{7fUp?6RUh(VPgGVBS)T6$6=T<E(UikCQ-tX_u-}&)Oc5(DJ
z^Kb9Gle~6&AN<1Ra?&@y@^$0v_+!_YIv%G~q`2^z@4Te$H>c*;%6q%l?N{tlR#ja&
zVa>kB?R6_=&Ah()^xJRB!jB)TxUAp%?Zo2#dA7yhcH8~f9DcuK!~OF+G*;(*_n!aP
z<Uq-*7f&J_US7!BeN}6siQCl|8!}5j>1cm)>hsii*!AhdL}iZG=6-%hZ*N~;`|fhy
zvpd_e*T0srFZ%J~;<J6N((7)=zT2%<|0waA)$8(}tAQd+5mr?yJ&!&e={%OJKRM{{
z(dYl0=2Twqo9pe(9VoHnt0KeGPmfN$diCYXm5L=|=k(`T)qZ-Fy)Jd_*F%5A_m|w?
zw)S@1&iwDk?*4wvF4wcT;`q6@TTl94?9)xSQFq?*`nwW_Dc+yscf9vzUsw5k>+f&O
zi{?i=b~HWs(D{6dMdjnyJf0Ju{?)ZEE4;V=<<|1}&Htq&UFM{EomA;MRs1<&otEwz
zRmG_S&4&`N?R}tO$L6jmYhPMdRCViPD&Mzi&d(^LrIxONZP!fOkKUQ%__p<Rq9OBx
zgRhU)R%bhfuY2Qo-CZhkvzT=3ri<HdE2n1_x}0GszqM9@=kQtSH@7A!NV*v^a5ZoJ
zKY#D<zD;j-yl4LZH}vkVhflv-eSgxy$ksf^*rVxY3zKSKn38U0Zsyi0PgK_SrC#2q
z;<Zh6z0R!FvFm+0uL!DoE%E5IY!G3b;G)2u*l;l6)0dKW*Y)>Hude%j{Pnw+2YDR$
zIQg1h7eC{<w`bq>ysNd}zr6hSC_MD6+wMqxBW?E|UafP#z019AbyoH6iteNhxsRVr
z^kX-ev-E3KZN$OPDc3GfO-ju8{EYp5{er1?{F&ZYz0N*8J*O!oax?3Ke@7no+kbRf
z8Bs95<h%X1wNX30SY+Ez_dd;9d8Tht+`5Z7Hov~IUsX;z-&fmeJAIe5`uf%SCed$8
z5;Z*^ZJf9<YAut)v*x<>>62V~dAHtr8?`h@%VLtohh~<lo!2GhB|H7*d@0Y-e)d`2
zZ%)C|Cn}7^YeQD)>sd|Rl&7;R?!iw>4t0&NNhWW<|MoiRVzuu5Ym1XlyH0(b`nYLl
zz`7SIDT_M=+W-1a7UrAT`ndh}Tm$2|P79CBUADjS_FD5hAD-6#I3@PzthBjE+v>A!
z&Of@QoMK;fJBBS=`0J7<tM7j^3p`=}XQBOb_QJ>h|CX3rUVQ6bo$bt168%=gC-Z5t
z2;YS))8krK)3gKmQUlfFr9aE)zcOJ~^?&>STCl%esP?o^J0Dz_?C-<Fzgt>;)6-ub
zYj4H&aL63pcx~6L^4)u%uYKe#tTx@Pt++ce-s`85?M{8$*@=<UQlaSD(Z?F)MLB;?
zviH5Y`S$F0{WWgOCg|_5<369xdt7i{(AvDuKQ=y|o`2J{=IB-XSlMYuXLUY)`Eus3
zPem0k3N}=K_AS3>TK!3ap&@qZvh-)iUY*{(Zg1x8cY70y6@52NR{uPqFRv`^S(@AS
z7`6i~iTfrLU*0G1#A3?Qn_KPw9KO9=Y`XH@w_i_9k7K&b``rJ!wD;8Q`;4cb7wu}z
z+PW#Rh?%iaCe_<_?vYc4JUlN$)Gyw6abw%s*|AIg{O8{CIdp%|(#vmu?|aS@?!GOy
zsCvTZcDK!L)gM1N<{Cw6O)6<R;9tt-q<^JwH|O>pxu>VaPLF$)JBy{@rs;L_S-gs@
z3}(y3+t$4)ob`?0Zt)ah7Q3E_PhaJJ-=kUoI+Ve${_VfI47W>X<Yn(xAJ4YDs_;-F
zKc_~hp>xu$A5Y$Sm+7BBFV58(v~y18-Pfh*e0F;u{<@vF<Mli3bvKUpnyGu1JeqKl
zXZ9JD!kr<3PECx@CN2!T%>U40r&FKgvis(VHby2)44F;~vX)Lrwel1ynv-;Krp$a6
z1%~ren}y8Qe%-kE_`01xdzF<BJ8#We8*|gZP_cB`V~e@7ug^`Jq{h$@!KK-2rXLX(
zdV<qAqfBYP(X2G_xcA?SRPTSD_kGWm+6_9VH$l*v|Dh^pf9n5xdp!Tn?D(8aj$I3i
zWy7_MoSmId{&{ohVsqw=Q&qWsR)-sl+PzjqJy;<tYi;uN%l2JgXU=&SZk{jX)$z3Q
z-S^8sZ@z5qPyd_d+WzmyhE-xqPP$xiPS31(t#&u2XL+ASr{U7aliO!4@AqDOP|4U$
zE3&Ni>CVHq)xG|f)%=<H&3u2|myds+#w`5$<zvmxZC{VQUOjp8$txw#JO4hl(8;+s
z>D-xBGgo$9YmHH~tlV@bH_SY*)Ir!hmU-@x<$X1u8}-l4x7y{%Sv2vs#WBz2e~&2l
z+kSCaZ@E9W#3Xi>?WYre8B-4z9^5?}widu|hRU68A@_?HUbs{yEuJt%?~LWsIrnFL
z*W~_Gw{6dbnRZd1uHJaD;hk=2T3>Z*RPL51PquE)WLEvTzV_SWPhZSi7d$$mHnC*$
zuR>w>OWI%3`)q$dSYCQb!$0Tqwmg|rPb<D%d9<0``flDng=NpAyyu?laCX|cDn`gJ
z=hxecUo(8FSnqc)=R4l(y7IBtz5X<RxvD=Cdza495?}4?>@2*P<*x0H|1a}x_w0@_
z_4X}(G$Cty_RhrhTSesS&g7PQ9p1fT=K}eEIcGo0<m*Joy|DSBy8U|Y`T2VMSGV0O
zip~9;VpRL<OXFW7?)L4u@8s%=K7Qf6<atl{*b*0=mQJG$hmYt;u&6aKBr#}A<9ci0
zI-x)G<D~2VcRc=ef4ck6Map%ezCBwY$wTM#rZv-drtkaLs$Bn5ejD4IV{_snT3Yoi
zJD<r$Z{K!n?#-V+gI3B&JFC1to3=D)@~LDc#km$<L2JERA04`M>Box~haM%_&Hrp$
zo|(BaY^6x|(YWo4m%J&7-uL>v?wR*@_StqV3R^8Ie(I{1?)7M|SKOAlQ=B<ZUimD(
z<#u_Eq{yzh=PKeveJ)wltcnWVw2fKi)>*ZNTLGczk-M*cirF5cC1+oE=S9x(b922v
zZ=Rd?ebU|OE`eJ(8g_>0=<A%7&UMSWdbDcpf!$?qX3U+NX(q++{?^Xm^qUJ0pU=Cw
zC3E)WjBQoMbJt9lQjgaPZGWUPH#%ZZ&hc$kwRU{Y=fCq>uB|(ywc_e3XTKdAc2qpQ
z{cn5k_IvmK{Arh~{&3oVRjucwJM-S251Kc7$Gna<DfTTF-=0bhl!;Xp^Y=UJ&wey%
zrOffad5a4<6Ms)zShn8W_V#@3>8B1q_FT4EXZ9QY(p$BLA%ZTCA5Xq)e0k=@%sF}Y
zHZ8sUHuV_CB+qHBiANmt#4Y+JXTDXMUpytkPRPx(`jgxJ&*o?E-hVagvhekO9{%U^
z{^guozVp=5d9U?s{(g87peQq&C2((G`?HG+6VvYImUiv4j#{lZ&u(QxR%^rL37gI^
zepfzM#3EqGsC{~ucN)XgtdBQdK0ESl?eZO8j@|!JAOENQhiZ~BJnnT)@2V)7RrBt9
zo!@*Llc>NY`ftKN<)uhyJPF-B`3R?f535s<$Wm!_^=IPZzyG>uYA!LjC6U~dI92<3
zlg;MN#rJ~tPW^s2YpaRv-YK75CVYORQ6_tnfAfLqky$nIUwy>Xj+uVw5OKB=3R;%)
zCurTp_um(rc%G?P8*n!Ck>BypdyZBuj?rB1c`38h;X{n7ton0pN0Bx|#-~B+ZoXQU
z8Mam=>TF)jDfPfNzw)M~F+Hi&^1U4Mz;s&lx}vV5F|$;nq?3JSy~x^nVDG%;EAmq^
z92_rxXG-(CEaG{+(JV8|WXk#&d-3d&U3a}4zgc~Jy1q91<uU2m@&7J~+x=&K`)pgz
zJsq+B%5`s?E7yIJF-YF#&!BcEZqAIbaJGH#f9k0Rp5wLkZ(I1z{n!bn%AW>49s&CV
zs#FA)ohtO`aN8WM@vCr=>{E%f!!JslHRpP*WeQk)@m!Cd$S2p87M-H0ljiLEz!~yv
zomthg?5?9pj^%e1GFm$y?~wUkdw=$;FI`JxM3(oasi^#H3|cq)^IjA0Uw8MtKCwr?
zblSlUDMvKD+Z`fKma=(HV`P~6IqlWngp{N&U+t@3&dsmgDF1MJ&s^^eXf-}9HB!8P
zf>FF=rp>pd2PRkiTl@4}H_Og>0qaU)19dd6heplTI1@EDZ|}SeH@)QtWZY)4h<5*T
z+I#ukmZb|!PFmgF5p!-T*U`M?%n3W9_?Wg|=jB}-@*zg`ci^nmY(bN>PZY~MwFu&3
z3tF2z*VFx1<7%0Oleb)dSvafF;w+Eg5`m*hbtNfVLNu3qS{PrR#K)<0f3ix;ln+x5
zN2$+DyB|F7)0Edg=M}lkN-Grk`g`JY%bk1HPdR+d;Be@qgJ;7slAbUvY<=OHsqbaI
z*KhUBuFE@OP8?12Xz@~&XK}Re+Lfr&!V|M|i;VACpYMG#k+bFp^@-H&yP45p5XL8V
zTTpQG#XjX})idA!zFW0BrsPmW#@gEJlU@3Hq;+Gptl9*Rc1)h)>7^Nb_wBZ%$+LXY
z*ZRpE(@}k7k-aT>ap}T<j>%IPmrgO9qq6exiI{yCBJ*BZ7)GT>eP5)~m+X}^H&gJ*
ztg~TvPESyssHoX_xuneSi?^KTBqy=1e;+Oc7{<S8|GV<#vLX-9hZaq|(zzXuOiWvh
z8VkO@Jn$;!kc#oC&y!9ad;S08`bic4YMJ9Qb7bLduW6~VIl=sYd|&Uge`$VOyky$y
z6M{>4tGxsQWwO`a%+O$E^k94{AYD?$){`_(sHoS>Yo(6&W|iP|DQ6>-9!=r4({%m2
zk5O5ELeQeiSN$B;xo0*Rv`x_CyyQ9S<(jClyK&cE&#v*C(xu0#|0X$ar{%7-H+mP<
z#cytWKIy$R!z2xFp=nJr>}Lv88U@vl6>7Ydx*y*eqT=XPBs1}dRKt1=&zY4Ijx?C=
zs^vXa5c-X0*Tj#fSlj2Ac-y!KNG+{h%h4*snDO26T0yK*)ANbXE$7yiEt*<2@6Md*
zL0r1B=Sy#2_C3G2>eSR#_qi`;?X=i^=hnW9uYDbxxLRwZzE4iN^hP3Cfn|;!i;VsJ
za;E)@r3$Bo-gfh9;oQw<$!F9XcVwqbrrV^AW(6vY7kCssG;dy=IbB#Yc+v}-iBnz(
zGtS`Iup`HbQ*#2lC11p)BIDbk+>_$&yeeE1S^4Ct496?=$T>w1tS>oE$ylt&x<o}a
zL5M9m_w2WWXPJY!xVFXZ`~JMnT~tf|)Z<@9iLViDC7stv+WGr@dfs%U^DV!7th{d8
z@|0<XtJiLIoHjG>yock`CXZmY<edwpb>CJhePEG3XVMzTw#dM1u}AnR$4M#Py=%fs
zxhvDl6ce4dc73vm%F8s^t#|hN*4IIk7Tq>>;!xDMJgdP?`z-6CAhEthKbMviYVy=<
z4_bY0>ui=OU2y^yck{00EM+;z+V^^rf`Rhc85~iI<qPcu)-6docXo?k(m9@(_8R}R
zTPmE@U0WIj7?gW_^%iUtyq{5K`>I7|S&WX@l-F*7OEz!0ep0LQp=Q<=ANxl^jv`&_
zuDJ;;nz8r@hiBf#H`Vhdt7ax0QW0({wLkqc$<nA#IqL3|$jL666MA=Q^cu}rbC0W6
zNi%cj#89tIVpBLp+%mV{f32kIq{u9oAi&b>x*|bh-}57yyVnUY6`o@IP;)%g=(3tm
z@BHaA&F;?QWU=J?8hmZmW;@{t+L~)E-@M2>&r%tA;`Gwsz-56axbH8IJF@r04lkZi
z@3(PNPHQT42`8IOR?s|Anqb5b5kAX>q2;mfov+E(_djO)t^2XaZnM5^bUUoWGA%Vy
zf9AbQe_lGXKdLkL7BZOfoasVj*}dki3=H<n49ppg`<fKxo@hGm+O*BQ;Q}MWaR(y?
zjy3~^4FL=d-me%g1b3(gF*58FVF=n;WYBPek>UNEJ{2K`E>6Y{R_21UGrzNkryt-*
zX^vaF?SO+C;{k8Quv2RnoH-R?bWoO`q3t)zg0(k1GK`u(uJfI-nq7Nu5Zk;qBkjjo
zYzzh>UJMH#9PBk>^5tjPX3nS}%;F%$cA=E<z*Uw7f(8uc%_$YL7)nH$1=!{-j5);+
z<f;9VQ&EvkAcN^b+4&Z&l`RXWuF|laam~Grr%RK;XDUO&9&UzMR)(t*3{i3n8q7%o
z@i+GDui<L=#b?OkT;aGeMp|xf%JffrxwD>6J(L!KRI)@~JAHR`da6FG4*;s}Utc|i
zu4eA%pz;IIZi3F~P5;D~&c6F@x_m#M%=Oc{enJ!2tj{n${PQ|-ZFK%C>m#qvMb$sr
z`Syb4@%=p0<Q8$iIh>HV!T9mf&;5^Dk5}h$-@j_R^TEIPgryT-@ar)P%t+a}z^vy<
z-hQPWNyl5ae&$NNei&ibn(p42{(oOC-(>%H%S+D*j1o2#6B}dOYUX|3H@&3ud|%qR
z-_MGT)_;zBedo*b>W?*V`Qv7C=e%~EpIi3s@6HCr`u)HC7cs9<jb{>Qez)^_Ox(|2
zd7b>3I~H7v`<K&(lw8E8Kb-vkTkXkoeq$9MxhYJNK5|PuOBmAr-TOXO`ia!9-B#bN
zJx}es9<`Q(<$!&C+tzQ-K8JSgEm(i9Kitgu&${0}`W0V`yYCh#h9+1%|5|=QvFrNW
z9oN*<UuoXoUw8O--O2mAUp7hA%-k%A6aldzo9jQ7-?jfIvtTB(g#04^DI3={iMo^v
zIM<vPS7cb=*jD;3XNUNS=6REk&e>k_n)ROj`|0P3*UAYu*vy?BH243H{OO6d_g|db
zW9GxaQv1C8@lT<p&$A!yX`j3PujA7z3)KJErbH-N6+eoyKC;GJW%gUan2*!{M^61D
ze&yNenP-uUv_~hW-By49ce`5Gfmge4Wxlmp$iJB>)1Z+j!scvnc+AgZ51!>_ZF(iL
z=bQL^uYHAI8kahk-z#Dd^4niJ<;W!kyVEJoopR~P39d>h0)hR$tQS<20*>62IB7MT
zY31S*+nS6vFf2`AO)_w75!5~z)VQa7kKvBO^xyky?wyfgF<B51?xD9qlUbolQb|;H
zdTm35xQE{67moSNR&7a%UJqhEyw3mjY27<Ft$@A1=i8Rvzs{-}UH4_}zqiv%{=ZuI
zrLo<ysxO#zd0Ll(?8(-K?gVy*&CHj&%irIwyKMJZGubD>BKqC7``;xe>26?hO^{!d
ze&c=c_JmancoNJiCzYN%#-Mi7?1Yh5tbvc<qO&)bOgpqYXLaO@PnQxMy5C;!`Fm~e
zTK{+NYk#coEIz~6sQ5ZT{tXjbfl*Z1j$>B&DeMM9JOZ<oI_0GAcPuk76_Pb;J(v>I
zwC}?6hii7WH}iB$B+O`dA~d_}^Ev5l|K;tA9-hB(ddl7D7Z533Z{9cYeVL1%xaLhU
zS|k_fHH9hbe&6+wx{vSv$WBj7oMra=UH12??Qio^=N@|feQMpmbL%2fyb}MMh%C9$
zE~k{<<|033lJVIz<%rf-92zXU6?io!<@)KRep8%vMoz)eP{8?1<aC?K><cvg-rEb-
z{p)=5MN=U)mYL_IYlB0i*7KQ@md%*@W`iE1<jGWri6@!&x|Affs8ofl>DmA6(yLzU
zKNlC(-#m88|Ngeu@qc$PU;Y2$@L&IT`Svv&OCrT3q8dC}TsrgHZd5F=(@@*#a$)jg
z;is>+_21i*{i5sayLE*-3ptdSR5tT-Okmr+q`OkD$>^EZ0#Ch0RSng2z9|zlwZBF1
zJ6}sY^+e~Gn%@6Mci&mBOE;X<wQXipM(v~7zxRJIP3re`Saeb+l7I6$qw0pkyA-~%
zDJZAMoeE6+q;Phb$0Ftw7tP6RJP8i7CI~LofAx6*<H1dJPu|=0hX=l#gcj6K4tQ>0
z;cQds+V__;z4DySwyC1CJiZ)|+pMy2P2(Tm=%$aKoZtU{aWda_+eUpe_XP`m?LTaj
zFWlbe5uaOmUcbfPSN_L|`LVx_?=OAxW8=d0vhw@i9pCp!yuSA9*6V!t3uTu_J-IVe
z+5O|fe4X+%wYq295{h)@Mo!w=bz*0)`aD0ozoG4SZ^`f3eKku|e9@h&){l}uf3JOT
zc)GscF46On+V<9SY^J&We>1)AK#8!h>c76iyWP|3U$37r?e(T@58vjWir=rjy1Yl-
zbHT@aJI`~%^W+#)7l^US&iu}2yW{?!WAZzfZTrgoUN=Yj=QH{G9h;WM)SSKd<BEuU
z&s^>D_>cbgww4s_3R=UkqW)9k<KO#tGTXUSZ<rF1w<c%S-ktolssESn6F8R3zDwzE
z?DsuaZyOgrV6NZ1bM@7?+begwy{`YZa^1V!y63VNza`!1H|z0DIlcGT`?@7l&zfgc
zeUDwQ|9`Rc-A*r~`*knQ+gDwcEk70Fzvt<x$I;CX&VS!*b}pmvcxdzw?u8S--m$Mw
zPyOvyl=A<`o5}J&T>gGJ`C4!1-Ve`SFG^2qs-3;(c3J()?(c6a{@3OjzP`3C=l{>@
z=F?^`($@dJaIuxYUPbiy>KLZyifl_O#T#y<3h++*6=knIS!jd0OL_F^_de%E&G&hU
zm2WRas`W}gzNq?rH2=z!gM5K(VmxiiCnjG1dnNkbm(BKje}7${`0ebaIgwd2{btOG
z^YhbN;{MF+wD0V1?{<7%yZ-h+Zu^)WnbSY*sVUW{`Q-BZ;_{Sxw@cs8eYMKgP^f-K
z*q+Mi#zCfk4Q}i%e7yVKqo-=BySJ_`^U1qC$8}@gmrvJo_CGymJ>}kmyL)tZlx`1t
z_u@vx&u!kH&EGOPc!{jL`|RG9{*ui5{CjtP>0igLyn1_)w7Zu1JHe$~K74PQVmCM~
zi<EZfn9l7pFTf}=$NS}zviB1vhrYCMc(niLr#tgbE<9;y=9Vif`ETKFrXLf$=j66%
zPR=>DJYD1Y)cZwuefNJlcf0;w`uh6A{98-RcVxO3{N)p364`Y<zj*!KWxipj`PsL>
zyI1g4&Ykn2_0HAXR!D!J8hEqvs_a$yy>~UA?_&2$`TFh14VS7UN1o}A(tcl9nEvID
z5~tR^y3EW9mKP%T{y7VOk1_v#<>6s|yQtltyI%kMx_evY><KF8-gW-5{k>^v*tAsp
z55o3S<nLRZxqA2iyYxF}w?3}_xbt7~amFWxK@T4~u9Uh_yHSpP(S)0=D>toc^X?U2
zeRKMpwJ1%3cH_9%#@~m;KCl(+vwg$CAl;wBej%rA%8M^{KU^>KwcoFFf7=`Ws5jir
zzM}STeO=;z`#a^gqt}1czx(0i{}1fjzh-w?UF>A#F#OziUwvnR<<iad|296Xes?Ll
z?NQos@9Zq+rEL56?}<^0vMTuS@%a25OK(d2+_?McHQk%R?Jcj*m`eX*j_0(L`MbD0
z{N2uF|5oNdnPnTwb;qgh_{EvW4$l1WG596BedVrc_rF@(zmMPf@yGRjMPGZZmnx_K
ze;Pl*hT)_4qB)OCByBVnGTlh^wer~(TO9f4;QcRZtL`r5KK=gppSH4$TZZXYdEY(G
zrOwL^`unf`^S#$4Pj}s~H}9(R6tUp;*uuc{DA?85Fr=eOkY}<&;3?lzU77AGnnG!f
zhjYDiORr8_`Z4Cl>psq`+OGk>e#=K|T<zNbQTbl#<nQ%+KQ{mWl&f;IbN-Lmc4tQQ
zhPo1!^7GbtZ)<*DnD@WX-Z>?=sGVE=xQyrNtFy~X<*W_A{@ZUF5w*_G%KCU)d7j;_
zle=>lZTeyVKk?h;`PQ1#?)@u%zaYu?oSBQ|bC!26=6OdgU-tChN|Dl~+6!0~u^NfX
zBnLV%D6rKxA3entxrA{8Cxb?9;?`LG^lf}djnBB79@`GG&X76C6J}ojAzA+SVfjB#
z?SF~CpZWV%@S+FR)AQ%+^f*r_cyi>3$`cWd;KNH_+>o&}W;hsP_W$5|-o3BC{!B{D
z`em|{Z)y=&+`1^n4I4ImIP=gsaX)*5b*%*NfzntfW|7sMTu=YLJlB)=m2t<sS1;|h
z7+Q*p=$eR~D8IVxVq4~BvqPl{9BCfCS6h@V-WV>unc%1Tdx^`nH>qp?eO%5b`|FYO
z<^SK+`QH9#XJ&R(yZrCRjFjoqcQZ68%;0){rYKzG&%BqDi<t@(q!a3|pPQ?4<k9kd
z-)7$by*Rl3)5CA~>sGcf^&~de*ohxdf6Ad*bN~I<Di71Acdjg17CC+2r)@muzj9S1
zcb;1_Q~gB56~@3-(>DK{miIMs%S`VO9f#Q)KYrx8ekpCfqpP|6f$MAc&CEV_cir=y
zMg?D;)DzB6G>UsSQ8_|K=l{Xuj~9RbIlC<H*UIbD>YkbM?S68GnJI?pO!qg34eX~n
zluoERuAleh`Bh^fL<Cg*R92K|Qar%4CT@wn-E5}K>=)C6wf@Yv|8?tr&G&uMc~V@l
zSAANSp9sIhefg)EasJIM%zJ7Xa|2I{$5*rZNWNKYv5rYpcGk}`$L+sAIhgLrb@`2|
zNT9%s5OMFVxAQB{9+{obzQF%%v&4dV$AS-s-YH$J#kzL+a;_&kcdNAsET8n^%d&}|
zmQG%ptL*>k$HgYTV_t5Shm%$q#!la-_4kzY;_^L9_Z1(RzoM(C)#CXE{&UP{YR}7R
ze)qe&_x|q{zvutEQ&~~QuEi*_<zrTBa&lh$^*KQaL9)7E^NY-1B{4j32x_0l!u>*V
znND?;UQEWtIs0x(u09yJ<%YBS_Ft`Q53k)G^ZHIf?7LNG4;9brt=iqhsoc8i*?aAD
ze!j`}K_;hezU<rf|KS49uk*I=e=I2f?#R_w(`HwlpJUP(UG?_f{{2PnE&EpNQ2Nk!
zeY#1t$EHi6(S0%Ig)b((U1}clFi(DN_o6=^%PzeMzW3EN;)S(V0pkR@rZ0AX5BC56
zW&iW}GGVrAwYj;|w?#CW%x)-s+hkwv74}bo*~CLQmE~}Am7W*po38hZ?z~Subxsv&
zSiajmj9b5MvCfH^jVl}eM(By%O8mFA`u&cY#ae6(v%bsz_}yQZG)4UQym{BcbMO5q
z&d<49^7BOX|4q03`DCraT-hwT=LT<G+E@RwP5$rOa(*NJ%e}k_i(0nc{5m<mU{$4n
zZv7)cC+2qsJvR$aF6*uTqVF?DwfL-m-K)#i3mH?s`t1yfd9j6|z}_sue!BTg!_B=S
zCy)R8mi)iu{jy8CySewCExpg~FqLULV=$A%Ig{_)3^L~#w<c;m@!7m`%SyXfmRj#!
zJs%xfdVtj+MA}Gp^402t9+^j0Hi~)}?~aI8yU%mYqWpj*`xKe^%pb1J-?hE??v@kP
zH;cAMXf5ltOP^J3*q|`qxbxcO)0~sq|G(ode=|?x?*ZQL`~EIlBW`N{g~8$F!kLd|
zulx1%|0n6-{oe$G^BENsrLL6xf3y1IyN&Wcx9>l3%SByW{Qv&*{^!rX+wo6};pRcB
zF9Fjs8J>7?wYAm#Jo}xi>bQ#~_vNSkwx6zCJYE(!aiNDEGtcDujq}(U6b>%a%D&(J
z{H?0fAFW#{7ZGjxxM$1$eKEdR|G)YK>p8Ovr|g<}9$mF%zwWOgeP*uGhKR_&USAj*
zWDg{k9pF<qSai3pj3+AFvDrjJ)vJMp;epZa1Xq!DGMkF-PF)@RH7H}oF{T+F+a#5K
zOx@nUFYo=G`oB4Ujvi<5UBoP5HZ?c?Px;>C{(662#WV9rTv)(&f}tw*ziI>%(;EgR
zg^p>(H{Y$FZx^xpYTm!E^L_lUO7H)Cox$PdE6sFq-j|nlm505*dP;)*x@q=YcAic>
z1%{n@uibbh4luH8-YoS_ViAu)Lghbx&o2k%Hg7LV)>Q3sG+Zv-a4;)4?dki2S1lR5
zCoo@IQ1Y}(N8vWhv#nE4SLEu*8T`lyQi$Fg-sD?&SK@lTN!kbhs7jj(1FjRQ3<*ry
z4vne`jEoXy(H?RlM?Y;l|2O_n<-Ejwmu^^r#v!1k(yj`(xbnMKe(z^GbNESx>h8o3
zUV5AD4n>}{yT+u`z*c-D!boP#`3>h%9I`*MGx$zvFqzO~#E_uGw7~J^t{2bGXx{uJ
zc(5zw$gVSL{L>PyCEnWgzhS~=xoU>ZnoZ1iyEmJ}?#*K}a&Xh$cuwl9#1gG$5zbGO
zY<JezJl?yzUVwq8eE*jaw~dERNj=d%98=C;apCP&{k5!C+OlS=ANDaiBm{7AY>4aq
z&!#w?(d34rQNxi_Pua{L{tOb_yDO$@Tak@wLmLNU)Y}6OK1&_(jFo#*l43C9EIVUa
zN0Ng;#nS&<j7-c}F1ct<XgYIh!pS*PT|Y(jq+a{?th7=2KnmM&ZihzE2RuQRY!fZ`
z78HDcyM7h}H%g7Ex2bvmZ^57D{F7ps*wa}(wF8gNa;(~#$9{O~FU^fX{#$|yO46DS
zg=+7Axq01M?U<<U!{@?pvNX(akrh}VvW(%B!`&-0znJ^KP;PfLWayAs#=teV*1YYw
z-^#q#YsA<VUW)u1ud5opQaRhH|MC+S!831SW=pGb9Ee@(DmCZO>o(<vts&WW8P03%
zw=xzpdwR8K`Bt9nuLfePRih#_&n<es{&3XEsn^yk<~jIWv3`ER(Qa$lpQ8t&=Dk=`
zR{ghwL1449_SBePXL^&GGHjloxVnDb-Nwy%tn06=6ug$S$#HswtvCC3k-Qrp!uLz`
zgrB!R7QTS{+=g9yi|q|S>7#1rgdnN4#XDsLYkx1+1&M5m<BFVf=HKT3a(0zX8d36!
zb0?p^u!}RJIcRRi*R3&?h8;`KT}fP<*pR@*@NuR<ih*QrWop-*$mz-kEA|_?_SHH#
zmn`S0{NR4Fp?HDBBJS9>oRW+k^K|o7>%T^=-h6xB<iw9RCB>dANa>1kX*oSPc;4A@
zOX42m<#VR~Sd;2={^!Mamg0v_MK0^w`fKY}$F(x`^L~G*vA)Y26=BP^`gzm26rb1s
z8FbEfO$a+D^t`0#t;9~Nmd(lruhv-i%=_Ime{!PW>_fX0*XV}|s}wo^|9S6LZ1~*r
zhV=pBa}s^$+WoD4)dd=~s(rsi;Eau-p<>J3>g%BLX3g~VI$nHxzc;_S%wCYVe+skq
z&NI6ri_)(hSadaO@zx4gez7R4>b$wf68s)@ZLW6scxslHwrlj6f{vtXsT~tsrhgR(
zJo1LoXA>ij*PJJ(N-OW4Psm;!wpM2<>jv&=t9L)+{bldbZF272kyrJLOW&{2_j<IM
z*=~(@0o#A6D{*VLZZ50O_`3T1%3dq!)1~DStIM6&l+E~Y<|-#cU{xB|^IhH_6lO0j
zwtH-RJYnkt?*`VDm(%xdE{d&O7Qmf!cd4V2P4<=5Vs3j+*ZsbGb#>XC`jYh#;&T$u
z>g&|Z-<1TKzPi6##q-9CUTO22Jm7d<GkyP$nJdqw%k|E)nW<ZTpe9dZ<GH9z{%g8S
zOT*(nM9E%`+TfIaYT~@v+H?P&i)0Brv&Q2{1EY2TQ`t<}0=_Hi7nAuI1bAH8dN#n;
z0ytla`YY}oxBuIpsQD)aDoS^1Z}@mXPa`gKzDdL;%?CRruVtmXZd$i-Yay@Gny=hT
z=NtEbT9bHbX6d`@?d}I|zV4q}{j)Ui`pm2yrJT2Z3FM}B8ZxQO2s?fAO0jgz>eoq3
z58tG1oRm0M@=9^inyKF_w|;wd=GGquhKIYeK4<*9R@-WRSLM!T{lBXcu9s}rIlU<^
zlx3pe`gx_=;FMie`uSVVr*An`E2|SD*Yk+aNpubT@s=MF`5nqrH)z8a>|9%Yjx{}E
z-s{@m&7gwxwW`umpGi+{%cq0FaawBRHSMlg?IR$KAZbu&R_)yU8m1ehz}w9|^YxFQ
zOI-04&4&)Q<$RG{Kl8x(-B0gvORl+4_b%yyB*THo*z+|P_NA5SZLn{idi%PWZw()F
zN2#s+n(BXtOq?&>%ATfwca{*#gWIJ)Eagw#np?B)lhU(;@0!ow*JzYzl4LMm@|<P%
zs+}7zv3~s{dIWjM`K!>2v)lOo9zDE#UtLe|<K0CQ_%qWCmQ>{BIGS{9+~@1I`5#B}
znbvn#?xZnj%q^bC$9yK0am_om8Ae;uR6W-|%W_dj``l#P!|o}g!1?Koa_0oeX)aOH
zNn(8^JnBtx2@E_L8;oz<{jj_9O`ORjNgm~}GH;dS8Hy}3ul~?vZC=>HkdnY|QZZSQ
zZ9>G)OXW>7ZW;(GXmoECc;YqD>l3g0-YKTf%|f^BdAw`w`n%50ZCuxvm~<5FFD@=F
zzQ24OXr$rV_q+{q*Nz-H()#a68aUKT4X?^u{d-csTi?^@uk4W^$<2u=ZLyx2Su&nM
zlME-E7ydY7>Li6vXIlTBx-ZVK;M~ig;|2|r7@C8gd2D853G}@5py=3!#A`ff1(>3Y
z1vNc$W-zFF3RG-ekTD^}v#I!7>n)zMC$>y%bB|egzO&TmnWLhF;FdH2PtVM>O=l)7
z*z<nHm6!_^`XRq+Rtl`=<y-kML|UNI%OmY@MwVGb=XNb2g(Z^SPW>$k98AVs#|#oA
zP6-|>m?h~L;AJ#nSrk{21BaBztfgmIJd~KvNk}?4<ZWfHeU@f^yYTe3+yB1W_SNSF
z-qoJ*_vbxCveH{MliAq+-|zD(E6*9RoePdxdfitiMIl)tjiGSH(#|x79-rAcu`W|T
zcm-<~o1b}frA9o|;`!W1<}aF;OcinC)T%O)coNjS-pF{ffD6lF-)U=DJUv&*w%3FU
z%)R>I^I6p?O+3X{Cp%lZ+xZ{tRVeD%lE!e$z*zclQ-@^Xx4*m_;!b4MEt$zWp*Z!P
zC?BKCnKL}$T;&tK8}4qJqT(*Z*vvnH!)cN->x`{t&F60!@N5?N5Tm)|LfhF_$Jchq
zC^4y=P~=GXd)JG%P5a%%^>TlIy|4Y(s=i|1qZ>P05JUK-A2&RF{Qq&I!TW}X0v1;V
zSQ<Fl8U$EUW*IXw%uLL6U}|+>bu~9Ln5h@myk-73zpaz56g=SBq<U7SS@J@gZM;z6
z^7%ja?OCwTbB^YlED5z^9E}I&rTKTxF$?+}bWiqnnD6e7e?GQ7_cFTUxn-J?`IOJv
zj;rUV&O9036t?%e?cIA7HwCgUTW(q-qjdPDm!u$r!Dg1-F3n2IT#Dzm7~a@eedFxz
zx%qRr5`@@T1Q+mTpKW@ep&0X$O|GMgd+(0fh6cOV9-6f{?^6F}@%PPE{Oy&cYu6b+
zoRBs_fo;+mi3K5_nkLp<@|`ADwbU<4Lo3~)pjeOPXyU3@e>X^qXYZRH+|+VzOG(P5
z&QNt#$21Lw&9j61Ce1w>cf)_R^3PlECLX)Ev|^vQdfQ${S80`r3`Ms*o<*wp8Z=4B
zNbX=-_l(!n-?nJe*Q<x0T9?<xzdw021$D{EGI`sZc9HFq7(6<4&TKkUu`WfCBZq;>
zMw8*lnW)W)Ec=4*21)L$anAj&!7%yNvyWB3em2i_GdWRiqiVCr;<3fGt+V#O{W^VF
zV9|%m?D{30pT8Dw<zPv27VuHvaNlsv%J}FU<Fcp6&iNF7i*R19t!?*|``xkEX8o}n
z9e;4SI9+(uIP>`aFK>=~jh>u$$8r<T;Yky_98W8-HM0G@svvmjn1qt2$*%HC>sj`;
zFPmXFBi>wNvl0_$)1(hqznQ;1`|IQtX7^jgvFFRp_LudCY^tmH_r=_ApT_))pCiNV
z+zxpCoGh?pE2E%sOt_d?xZC%<h>A}o6{}*!H16(6eXna>GHIg1ORLNMb1eSuOfRl>
z)1KX4mLosS%jol?#+lcek1r~#IlcRRQZhqQu3yd13m4h_jfzu$8yLT?yY*6qWy3?q
zb?gTi_?)>cf&>K8=5Vayx^#=hWu>~f{l_1xH4jgEUwOV-??sCNPwSM^r%$gdx~!uq
z>b*B^x`)Pf(V$5cdP_w*cHLd4ymWEMB$Xhq>z@}{m>qkeb2Tb^E$?9o=CtddrxbYx
zY`$6|qsroWJTXm3sdKT4-zF2^OCek@+4n6DSsF6Ss&-e<S}QMIUER=AQ%!t}cFJ_L
zOv#+J?bch3t`>!+6PsMDPJRAcw?AA*<grEIsh8iYrWWno7b6~Y>D8k0dGEb7C#(2w
zc9~$%_E;muY~5>4#YrZmQ(t|nO1v>&V!nl~?b}Mb13P2Z-F|D;_qb|aV&7wpK4Et+
zdyZd!?>+f(<j|#{S<8+(8S+#&bSw_wSlKIghy8GKF6WGyty2OemU%w<z3+9U=bVyV
zZ}YZKe|aWDcWH@?JIBJUeUB}8l#fqb_k5y2ph(tQ+w;?dmSsx0UwjZ;V0*q$#vnaX
z%sp`X_2Q{qMLQ23GE5XPly<jD+@F6#pk+c*0ME>{$Z1RawiGT;ja<*u{J!^S(nst2
zTaSZF#@9)+{#}`TR`_el(ljm|R?S2fUaf2yW?mN;+2%zG{#{&(^JhGnb+-C`$<Hr;
z+vR_r&YxS8^XtdP)T^D{qWABbZMoxF#n!oAYuyLgqV;z-eLfdEb*(b@aj{Z$zu?PS
zAGf_O?|CzO&g?vCH}xxR0e1q*nAKmVAGU6Lw#+&yIyL8g+dH4tdv*rhu-jsAz13`=
zc5|%q?EL$FQyqFm#Km@P-n(W~amMr4dcCv%KHF&JnYd(v*S6}HrS|pNiML-Ie*gQ^
z#^3W|E51Bgc|1+(>$hI}V(&|Q{dQHm)HSv*eZ>3pn7-_1z1csWT{$Sba6Qj=rl+xX
zmQ~;1-FbKM$&X1d)y@ALlKtoL^2y=je|@K3y7%#DRsF{KRbCcB4inDLxo>H+E&uR^
zr_$0Y@|Fhsf1j-`zq9GC?ypVKw$%k2XMdDyeAKt_LGSNA)wItq)A|ZGMRk0t6Ig1k
zC(ZjUH|EumlSLL=Hri}U-%_{e=H)dqg*BEd-^t#u`@AhicY8s~&FM>SXQrBj-!Zib
zoxg6H)}g73r}vu94!q;_XU`>vT=%yH)~9*IRVNC}p0V>y{@&-8&gFR9lw@swm~IxD
zUwz%T*ZH%t{LgFu&f80$H|cq}ab{V~*=J|N^XJrlN%?KeUiCBKbMEe<+il<K|2#O!
ze7R9w>vr2=_W8EoE=*bOGAU)w%j|o9ccm-o$<8fzI5c%-8m~cPYsXTBrWAwC&KyS+
zUMu@f5zs9?teb!1b;bHg_h0B&NF?6){^vkxth;5P$T3f)rH|Piw_lF4PWxNp?QYe!
zGeAS6>!?Z><B`HE8755k)g7HY3a@R6h>Ke{-7EF{=O%^arCb($LF-;G%Y5~-aY_)!
z#APebZOU6dH*MC;rBn9Ct)HOZ)7!gqo%Hd*_1B}LqPUvoJYN~K(Zj_{b8YFeiAN?*
zG3vam;>#%UEKXwAT)&kOM#oe<h1zO!Ek4v<|IGF`e4Tem+G5t^9z!eN;NugS40;qe
zigw1#IdV6zzt?k8ME2a5I^M>~7M?<BeT!Dex9xkra~*d>OG)h1BY_(u64G*e&TX1%
z(tp!HyrzDw=1Yrt?{}_adQdsfOwBuZtto@)iG?i@F)=1*P8HgmXJ4>c=j<kxzV`O^
zt%jMi+Wy)xytHuC3)c`?G9~J@M&Du$pGQ|FDv3WS+PUX-WphYidesL{FU2XJwJPs`
z+s>e@7guyK>HBTD%f=_J{m(k9BkRd>JY4!)&z5P27tVRL#rfK^Tk<<L)$aPZ)V}&l
z`~Ba~g5#|${%(DotXz3K_(?}}-N$q4b{`&`Y5ckU@B93M?ADp?etX`9zwdj!_x%6s
z>!-MPoBz9P9i={fm$C195uLdid!C8EV|%#b!9&}}Pv<5dmhP|l{Fr@;w*LNff3ftd
zYY)en#(#J^Io|G8uIr_6wX1<scK$n+-`%I}JBe|Q{_ht@txTJP6c;Y(+iYPPT^^?Y
z_u=YRWr-UhXZ>>|t-k)Zk$5^M`hM;7V2-qY9lsv&pIsl5f2U7!nSRV$I`3Z8J)<e|
z`uw>oY(7jpo?)8lk@Pn8*4ihBeqNim+DxXh=GUgzW~TG!%I~Uaery?;#&rJXm-TUz
zOBS^)oB!wNZN9o65AW5wx2tuP|NpTyQoU<dVqtLZb=lp0^&elJnzr!Nx{GV`_kJqg
z|8r%;Xa7IP&3`E$ecHTv@oqQwZ$0*354Owt=T&`vntVNX?~^C<;>_)SE=@PPvnBcW
z?C-WeZqI-H{Ze%O-_o2P7wz}#XW%JI?uqt%`>VH3wfx6TXX)g(JCZK1OJs<gv+DHm
z?OPVzZ04RmC&Os*Ri3#{3nu6My13M>N7p>(Ygb&Q^FG<7TF+0;5jX$c{BfD2zU^+8
zQ#Uv5HRDfel3c@d%%JHC_dow=-ah5a(Jv}g|2N5Bp1zd(oSKb&!Bp;qyt1<Y|NbW4
zcwh2+=bZO8{$~o$+pa&qX-kY2=Y>O$YF1x-QBw7poBQ+U;y{`9zxxc;;x&4D`}}--
zrfEM-+Q{)t$9MYcugmA#-N?{e?s=#uMsNB{9j@dwy{TQv$&aPYeERzP%dOvLZN2rn
zjQu{dT;-36KY#8F+Z`IeDm`kmp^D4O2pLJ)xpQW$3G<p7rF-HjqeL=8%in)jR<2wb
z9DLrU*x+o*G_}ZSJLiS#iDqwon6z?B_H)1MrR)bMU#r>>BFm85QzYU&RdwV0pI(-4
z{j$^2w%vcLd-e6@%a=cYF3z0vt1(_{I`jS8yGnl_`s1`TN>*OJfAWmpZ#Md#la3yB
zbyShr`R#${OAp0E8kcTOm~c#D?bgQ@6DG~veRrJzlZ(oc1=5-O&-YxMI5AFQS*BL_
z{cx{Pucc4Zni--_a!pk6lxfYr&)GU*-s`8IwI_yczn+@B<(j8V`YjGeFUxuI8cQcx
z?7QH86qN12T}-R#oxy9~{@t$EoWR!H5y3Dia-G;z<HpXEDNFWNRNQ}Z;pt?9IbR<g
z=hIKSyQHwB@XM^T`IX<_Cd~VNEu?zc?-Szu`MWZ!zjv<W|9h={yI<b@lCLfXahAWH
zruWsn{&Fra=62BSs;58xY)lPOdg*ey{n^ce%~N+=ozr*eX1o8~ss}&rzTbOYUVG_Y
z6UCax{_;i+nOh3J_Qx1k9X<AG@$ypZONq0N&V0?m&=x8E?&z}X{-00XEIHk`Lzq)@
znVdz@r`ew~?fKe1&3q<&Jo@tc->Y7qn%Mhv^}oM+lMb)={qOhPxrg&C_g7^7)Sh3x
z?7n~A3wP(vyxn<Mt{cy{+wtP$?0+AQhiER~x7D&edCVc8y)tRd60d_NkNf5CPyIc&
z{QZ=D)gLBKE|1y0^zn)=q3U}zEA4}Ry*Vx~-+5`$IkS6v{z}JN2i`DS#P#pt{+b<M
ze%$#}|7)YIwbs}FW%my?A7B4}?RHUh?Rm;vs@u0@uld=#xWDGX!kCMDUvGbZ_rtV*
z$@29^d0#>`f4o}kzp6R$R@X9l%Z*>p#Y%4vdp2+F>ZbiA3Cl7{QcKyMC5GSIvGLiH
zJ3m*3-4m5neZH?Ssq*=S3#!S<;rXY0Lw<L^y&PXr^(wgi)lLNo?cAN&+vlu^GmrF%
z`kQX|Yi*NR@y3r`avYbxu1MXX)1mrRX|7KB_I!=A90nXb`5UxV1shopr?VXvU|90{
zRTsw<#-%5}m-lYye%WNa#)50<ly$F-J_qf+mt%HW#j{H_`O7WC=2@yrj0Z~Zs`PC!
z>-IMGw<}z5H_vqT+M73Tn)FWnRP;0E-1p9myu5c;Rt85-+xw6=Uqg)Rr_;gG(AvtC
z`$FV>?BA4F&3oROc;o%|*I$<|KHg{97pyfkZ_mSDwc#<E-l`0NGV-=%OYXjFNxbp?
zE2G9!k40t6FXwGv?l<?;)6d)QRb}stDYRWWB`JB@w5aoTzkN2}<Z4prd+hi|^myU&
zyLl$FmKJG>|Co8Mt-XzHH|L9~C)Wuz1aUdocQNE`y|sL~pS)d7MOvC$w(e3HDY=ie
z(>o3s<ZZX^xA|0{H+^@~ebLsKa|YT^J(jXvoKYg9`E&u7j<-;91P9mQ3tw$CS&U1j
zHC7rJ7GzXd_)XI2nq*<tX6w)Dc&<>S!Nhm6%12vyhe;|70xU~|Ec+g7@cj1VIZ$kC
z&tY@Ed+`Yg<s~Jt(;W(B%%ytcmTxZoUH0?;=JMr++m<}9z48D2?kiQ_?!CWMK6j?|
z6Q1-PT_UQ%C2o(JBHBc>8$YXdJl5e5U}@}m;>{%KD0F0lP(4?I0*B1OjZFu<l$^Jy
zbWL#$x>6uEY4iCzfA789{q<h@%HZ3(ZGHyaEpK}gaOs3_=b~5NA3j>-Ki4X>bd~f9
z`+3hRrv^oB{?6dR;dtdq?b@)_SF^T8fv8`f7qWU52p5`OKHMt8U{?S9>+Sn{r&r&I
z;P>KwaQpxJ)%Aa`Y$&eU^8Hq9{e<sq2mjvPIa6$r{QUg|2dB^Ju~G_IZeN%8^<t_h
zds*CBzEAgx*c~co+^;KjKc>a8bo;!HRfnV=GnDx8&a~{g;{SJV`T?8!vseyqnIjUK
zxL|3|R^xM$?5Zpi1D5EpFEn}lbL#p%q3_NwZ-2T%e4a(6llsFq|BhVy_Xu>NY2~8w
zER7{QiWB_$zc4#}JXW^TKKl28TlXt}eR+87-qiYUOnEXa6Z@1x#iz}DUAS&nV5k+J
zs%dPI*9nKl%1;TqKA)QVRNe3GzOw5gY!0zf*)q|~t3T@h{dC^<-Y)xnd)F(;s#VPk
zWq6SgcklG+Q%nyIO=+F`=KNxnj;$}|Nj80awLN|{m$d4wtKa_k$Je|rzklkxvC^)h
zpRa!2oyhkzdcB>+*OSGI&)cYl$<2uTdFOimp3MSYnu^X(wS&XMjvkWQzJF%@+xqIn
z!oBt1I=7x{zwU3dY0tOG;(7nOx1WoPQBqA=;cvT5Wy_yu;p<EDW!V<`Y`x^kaX{+2
zO}q8+ZDm)Nbck6sJ>>W>uVq1bpWbgqJ{`xV2}e%-mY=_s^L}+(sN_<uwWSiSEL>as
zE^oR0_RYI@vgWr1jfDjtFdiw42@lPEHQPKdW_KO$ff_sYMVFVKx2V6e`B{vw${~%e
zj;=)}$AkjcUr&E#;dw}dtHeM~zHE1_=G1FZFBfQWC-+Qxb=LfTOk8BF{oZ-vm1eW^
z^6qgSHsE1WUHaXwXORKNs$FvZ$74brCE|8hl@=x%@|ZR*2|D-tWXi7X+po*>umnz8
zmO1On)R{iVDg!w**T?UFw}yL5-{T#Y`ie`h-HK#aQqp=pbL+c<e}7+J7r(#s^Rg+I
zBC^-AE?6?fi!tH-)@!MeQR%kE9dk;ncU%9g;S=%{QZH0mdL`;~T3M(-N~D-NXG4zJ
zT5WOl&JZt+%7Ov~7SENBEYjMF)n=caRU4H(<x-H`-4m5|>t9D{YPRq+DRd<>+_Oyf
z37zUW$KrYS&pk8FhYGMbZrB0_yLYc%!sRU6GI5HKgR#@=+MTz-IR%nozMgx&I<3;$
zPH(5sgEZNL6MiIGB-wI1#=eiqTxD?MTrQuI(7G>+kN&u#eva+%5z()YgqN=?i?1)x
z|2#K9ZQ<(NXDMEJyD9_xyR`TJy;Z)i=IYda*ROl3cUZ^BpYe^G+)!@Ek-ByM%{`~4
znl!A=t)1~ZuH>Duc*=^p$MQ9$c6$3hysxu}eKBR?vj}Dnx0RkvyS7DfC(oQ&DpU3P
z`0bfzvkuNlE!`F@68(6Cxb9k2_4yWtyLS9}`u}D8%v<$e_Ww&t-w@-GsQS0N{>#^U
zQSUGIub=<>Mb)M|4`;LAja*hc!)?_JX@LWG_*+F(Y^|L#YYnw)-)`Eo@6Yc1TWfax
zx~hG6Yo4v{ny<4CoJpJWUw{9n+wwc?r`Gy<1_<@a`_!a9_ged<`QtyITY}ybRkXOK
zzH%vk{dDd|-B+Jqr}M>EDa*RN`SUhC|JhQ}My>DZ+Ba8SIcF7@u)VzU^~e7&(!U%(
zmwG<-{rmG=ujdN+UW~C9x!HVj<$0U34X<9!{KO^yce{PS`PE-uy}P!4Z^`%a^?&Zv
z|GR$aX`UTVrTz0;cmI5nuD-u#s$s;17{SJ8E;pMCC$Mc3K5G4W&P~g(jYW}>mHHC%
zA`EO4OLACFwzI0UFzlN-m7ha^;c=vv(bazc&{Ng#Re4N}=aep6r#|^(g;8LTpW5W}
z|IVa0s$FHAm{E7LMM2R;=J>T6yT89n-F&ma#Ov~xL#^EMzb>>-Qt_NL!}h(rOio_T
zy<Mf*)z#X*lNGL9i+cX%-o1UM%T91BK3#7A_vO)}t&wK;Z{IDv_x|0x&{AENyE}`&
zznZ#Q{o1upHS@$%7ktgIc=4Tm{{KJE`Hw&TnPYbT`Rwv{vv!#sW3k#%`udu%zun5O
z7b?}4zA3r%bn4TG89y%e*G!qYSYuMqy}iZXuU?O<E%<-1#A@xSP4*IVR$PB%@$HPS
zol0v%N_wt9+dZr2Z_ds(H#awX_Ic-&S7&a1<&UZQ^XBH}!dYUUe;%xedGd4fdAr%E
zGdEtVwku5X)vUCTYj=#e8ak`&lFHWyO6Rkm+iXr(TjY@ae(&aU7PkYnxR?}MzVFNY
zZhUP+y3mp)2LV&%+pl-!?b5QI>nFf+ElMeCTlqD{2|*caJv&aO2(>0&dTFrPQ0=r4
zqlapHGb4jQ<IO9j#w)t_<}+<YR7zQYvx7GN6W;z&&L@C{VUmLC)vd;tA8pjH`LOYP
z{e-#OH$Rg8{~|ln-TvcE_f6L9@qeGM{}cWH>iK#9P8Q#MA9qi4?%7ir3x8k#H+T7a
z`});4=FVPI^XK{esNGwl-lXpmw)^qT%}m#I#f+V|xw~&!K2BY5W9P{wTuh40u1#w`
zKV9-+>u=Ce;#b$anHxRp?mcbp)y}L3qRr=C`@2p_N$3NQ@!5lhoI;aqCYRbpcDSs_
zP5gA{P26qCxQJgz^lc=U1pZH1uhX0I?eB~Hzv=V$ex7^wVUpIA6~|Z^;-l1CMV2_d
z%uZj)=d9V#zVcp0*v&;oQ+2<0U*G>FZRXWL^DoCL&!79$EN-s<=PdvKyYc_t9NWKZ
z&xadbd|$)szViFkEaGqIWiFm})k(lp%V=|DYW2fElZtCLOuzp4=PP6Rnw-2xiI2K|
z9rG?{UAXxQtHRa~TUj62<lF5pe0YEJYVEz^`!)xL`ekLVnI2{Je(&Q)2Gb|nmA}*3
zUlq^6_^kiWCHGHvb*c?2e?6M??%41AyX&8ueUfVmSs_tyuDwx7pdr2P<H@D!ekW9F
zUOl(}a%}znfOpTAKHnm|!o=o=MZxjaR!uhzSIf`yHJ!eyB<88wtG4=U(O=!qRiE3i
zB;?qYvrCp(czSdga4^JF{n=Q4CRRy_Ly<wGQqJvS&Ahko-d)`~(do*)^=sFyUB90B
z!@cNa_GU)`mgW9)*R1Vb<l*^r4fi1r&zZ~STKF-jcozNp)9R<Lduo$T*ZZ39yY*|o
z@2;+{KDSfaJnzpF|2i-2+JAR`p09mZtnNS0$9nGJ!_1mTSAP9!(e>-E<HYCX@9&-6
zG_zQ*&uMM*sx?bQGAG6D`Ea7Z<V|Vyyjb<OZGjoRJB!N$rlktB+_d?8&U<N-!J5^l
zD)oP^;90NZy|h%IZQr4H@9yPH<7I1ZJ=*#;`1NXazmi?C&t*6_ZrLHwqJDm^_4bV$
zC#rZ#WHHR1UH<RG?D`Y;^mTRJ1D8ylb8gezxo`LW{kv;b$BSh7|3`Lie%;;et;He2
zr1^A@#<y?ZzJ32zUS4i)X0~nHwi%U`l`p@%{JM1M(#h)A{pMKAbh(&f#5TcYV*0(?
zcW>Uick|}myLax~xp#|g!=_!E_U+rZXG_VyKRffbOSe5NvD&+HXXWc_Yd@ys^j2=z
zs@uwOc*FhoYuBxtYgPK{%FE!z7n9~ae}CKeI;4IBwF~Q8Paa*Do|h&jZ^~sSQ_E`5
z+%Vy$?Eec~pL$-M+BQ=xXO8)~X<@EfN!vF6>aG9gRQ5VyW7+xtr>55^SWT>IdCUF(
z!|IPkQtQ7h+kTv3->3V3PH%M=n`U3~>A|bA$_euC&Rh<N`+0VH`gXo4pC>A?@A+77
zcm9mHRaZyckN5TJQE%62-m1)7Y<0%-^v$Vv6D(6-`)4kS{CLX#U)4tI`1e^A?`Lim
zxf>Ao_w01n6-|+$7V@5x1n&J@9bdKe&b*^7Ys25oZm#_PrQrXkvhTOI&#Y8yofEqL
z@8tB*HOJTA+q(a2*0!mZhobj?d|PC`nnN!r|KDfvn;Y3|7JH^$a`^P@Vf6p&+wZ<T
z+_#`I?0eEnzE9@=`k#NAtJ8Jm;kiGn|9@QHKQH3tnlJhFPuFI}tZPa7cIRyPyEmbe
zU)^&``S<>LeAUxkXR~I$cy)Vw+`gTQ4=nu}|0{og&A*GS8B<bjUylC&;OvGn?FVP=
z_w4)qtkzUBJ&1>;GQmJ|uTbmfud}VYy+pc9I(am*_6v2Kyn45&{M*Up*Yo#P$sc&=
zUA}*Jp~BVxPlJ7X&3D&s*kfux|HP;4{JPgqXFq)xqqUIbtnDu*hO)Tb=KJ=FmnhAi
z`gMzzj62imbhfWcc6{Ed&9H=>J88lPxg%4Bcx0}}IqoaoCndnNp{``t|K|na|9@7T
zmz;L#mc->P!9sz?j(gT+f2@5eDk#Xg=w!*HB`ZzKjO^CDTD4|XbF*{y+Y+m*UTlsM
zZi#b_?2TK$QgqhynU`)!F(0s8zGMyK`?*tsv|i5aHQc&Ve%-0<n|2x5$z0#6xq8#}
z*K60U{ramm`AmU@)~B82>omGfrr6B$dH%U_`E6Og**S8j7#I{7JY5_^+84JTRp3~5
z*)w*hLD#hD)8#6kT->CS9eg}+NvXiGLV=b*5mnEiX|30+`X+1e+^k-g{k&$gRbuX|
zXH6~+fg)$>wiw*1+F&Zv!(d{(s$dIC;shQx_V)JD(6i4!KTL=a`MGy@`O+!j>*L;j
z|9v-Z`pnId)5Ke+7+v`_yZ%S-sy|0A`@7DK^Vd9j#`^Z{>+A1Vd_HU5svwlK#URVA
zJa%8v&tCKUFTPgUe+{<(`eW(w-+vhyUjK=ne*f1q^Zk}{eOd&9PQ|U~PMDXve*d>w
z-~V;T|9O;R6&#dfdt+D8*Hg`Fa~-d|EV&*QzG{_TSCZ9S&9#@e7)M3C_*z%<?gyeC
z{MEhn+ehQ?`~Do0-`^|nMBYq7Nb>P!_L~*ycAIhzus+!OhO_9{-M{DlwoaCP|EDD8
z*xdyukG#6o`aQkcoNuLc#Or2<d$rl+pFhP3oCpwX__=0Y{qr~xuVhP(C1NFiTX&!P
za7iKH-1F+4lGB&4H0(7mvk^G{>cO*xmz=y3d+*mKoAa=2X%Ts1!*T3aw*DP|c1Ncr
zET)NFEAKWxf8P<n78RB7`q;t0x0BQE+?`{Tyj1>7vGv|v%eSt{7H<jSX4vxg)wMSp
zqGVcKc6@tO`~FYTl@xx4gthi_!fsdZ6j-uVp-JG0?ER|R<5K&lXs}HRv9I_SH#LV_
zm2K+Mh^MW4%TnuaRtuiIxnqu9{dRc{-J=h;)~1)ec33v?*80E4uG(&!C%e3h$uVle
z&AIY-<_alZWolsfbTlRI^VQYW_o{?F&hWOMvd~|u(b}OME_?2L-IFhC>woR}oRhV^
zy!_VXCKl0ow#l6Wk#;xEHfLTfjPVqjbm{T?zrUWw&X#-_p>^?n=J^+8hlA%^z0cZR
z`ZqzP^I)G#ar=kwEMfQ0Gbbvv^{-!L@x%D;a{I1(#cfx&Ots9Oo%yaNX3CeX>;E=x
zK4&R@ymLyCkz~2mU3L2}Pj20c3Y}IN7*qA<($v%8OQxispZoKe`M!^ryzkqV{`yj2
z5D^n&Q~YhswOf(5-+ym*kWOYe^ZfI!b)Rj_uPyOZVwIJXTeoHn4?Ac<$;~rX;%yIm
zUz^)~UFq+;{IP|f+T@d$9xW=iJ8ks-&$DA~m#XUP>(kS@-`p%-f4llwdVN`Wxj9FP
zjJl^j>jn8Q`T2MJCRzAepZmFIM#b}4`}Qn5>8H7L>%8YbON@FSX>c(=pToywzH#^N
z-HR_~Sk0bmT^`0U%P&1pWbe0ItHamD#KlI(Mn%0V-Mu<HyE(33@^75E=k-lDb8P1F
zvDGduo%nq9>ebQF(bsNm(z$-!e|N0;OrPD^v9r$S-`lft>aQE>c6`rvt&6XEx%BSd
zy_<CQe1DyO?f2fs5Tp6$-{0A}cq-eA@B4pU<rdeo$Znld{{C+5yXf=1{QR9798S-3
z=BV7W%+8fLZk~6?=7#-`2kiD0&)?m>ey^g|Xx@xnYz5!m+|=lL{y8VPSoof}YvlE>
z1qL(x)Du5E4z9U@RKYcd&9jo7A3Z1Lb|=fu$8u^6eUU;lA8&Z}@Jycjkwy<$<`c|C
zEbdJQrg1dLv^?G^=rZNiGsaj>hYm}JxeXFtT)cf&v--PBwx}F&-_76mxi@hUV?$!=
z2Ej-L6{f(oGaZi^Dai^lTxoP+aG$^+p~51OsWACL#{6FvwcSar+gG<(aHL)~bdO?A
za9hGMg+ai@{bh^Dk^|h_3)veBjf5Ij9J$SWCRvy9LB;PcKQ^>SIdC(q6f)a>x6jNa
zVMoBhWJe(tLl@pPT8ym991UDkxdfRK)?_dq$YSJmWjWBSxN`D}_UV3{0uNu^|6l(u
z@2u+rE0!a-gp}T=Djd9#T=P4;-ahJWiQiZL_r8(MCR|oo9K4R-6&O7ZFbZ=rOp~;D
zB^?{2^oG6ovF&EHODvMBtIyv(qyN6orTC1yd(x7OZ_Eo4w#}QmU<Sj1#;FS5_Uw)R
zd#C>AMEkS0Kc^q9KDVK6#_jES)$ivP2a0H}RexMKYni8zzOJt3TJ~ngNlSj(%=b~t
z&dxr3vEcDHwuZZN=U$JmSLT@ix@6MV;Me{(KV1Y^93{*yUp{Og(sbkZF0;&88Y{c@
z%-H$z;lYD8^EZDFI`uE%!h8O<!-5^pBGcxE1~FEAyJ^3x{QbP3RT^C9=ct|hHS??Y
zbh-GrxV&Xvk;$hvUGY-&oV83gO|OfoAxulZ>+asYFH3gq+BK`pYHwUP*TX&GK_)lX
zZ`^iY-s1TI85TzY7SBnO1lrl#@8%shzFu0pp}wHPLhn-y$HXOb{cAs|gR<{DU+cNM
zR(VHn{vIfj`~FQ!;*XF0^^2~**3;F`y>qYP^{41){%uo&&i($|T>D<8VeQ(ryVmV3
zzI^k|%jNU`y-Byb%(Fu4(;xnQ|GrL-ulxCDXYtK5cW&Nz!Tamnt<~Y{r=?zeS@P}M
zH$B_BmsdK2U#Fix61Zje?%msWUw{3b?eM{8bFJ@JeY-i^Ja3*=t(D)Tiy2?K_kZA?
zce8rlS+(!)?01xZkK2BGVvwHxdcR}s@2{`Dgp~M~3fg^||L@HE|DW<L-g{26?_2$(
z@QX9czk5rc*vRKzHj%Dk`gl8e52L}4#514!4Dajo#r>UJ`K<kT!Izi${ha^j*_yAf
zvf>Jm`*m;IiFRv?Uth}i{W>?_-X=t5dF*?a`emwLXYKtde`7YgeT}I72d#UBbIx{u
z`SyRdnE!=4Qt@}>ucu}TH-)e`R5);@g`DAGIVK(*`P5Q7N5Vs`Vo}<)UFv@x6g8dQ
z)YvD{@X3cq@x{Z=+lQ0P^d3qa_#Ri7mRI#qK-h5-dsZ3~OQU4!(|JFRs$aL;^-oU!
zUjLTwx`%_JgeR8!y;QiM)uptQ`Tfnv=rhk5&dsw-?%i4b{$GmK%pU&h*Zr4gCauw4
zeY3>s?tN#o(`uJbw$H12b!BC6LV!o1jP-ll%^RQf&-)v;|Gv0WMD}N;`}c08xlK}O
zewdJG@`k@{-rmi99EFogtYp_RFAWI|4Gpb)X28ML?6`cgpW5Sx1yfuu-uYc*_x;||
zsP-shgSkG_rcE<5GvEKIdjIh={dV78%+BBUb?5xwcOG2|`mC<P;VjE?@As}%&wlQa
zjDJ7J`|_7NJ2zjuxx4(GME2hA|9-spojg4>_2b&-^WtM8{U$y6^Yin$sOLGw7Z(}$
zTsn8OTfF*joJd>dB~GTfXN{iE`JPu@J$vTdt<uu7KmXjb?yRu<p9edQ)5XQa*A^d}
zVc{DdeqAqa4kJfXfzix$Yu5H2e=L1{{q)qCOEP7Szh3UIzkbcKOe-0lmMMio{BDPz
zK2800t~$ME<F&9<%eg-D>K`7xcxc6C&+}{MzbyORT&K^W{QORdRptJ7lMyYKEZ%dv
zHNV3DofZFgT%Uc?=|fGHQ<zu`deWcoRA*QqkRrj#>>$p;_*BwCPoiaADFch_*C~Pm
z)oc?y85PRp8Wb%yq#8UpSR>Qy(ZIlI@PLz{hrJ=fpkak)s0{<pjGq?yN=gjA`xkv+
z*pai1rC`oK4^CGBo+OU6?q~7qBpKYABqXZS7DX^RJiKAdV%)G$fkB#&!RcV<0zKn~
z+SjrRB?ZisJlYtTXZ(8H!1IDTDS?lHLzh|MD8rI;hO?p?s;29O0<@167KwW@DrEUZ
za4}rI!?3`CX~Hqa7wudPEZnD8ehTWG(w8>Pl8MFZw9pHUK&Awb$G@X0p3nZI;d~{>
z=5vlCpTL>bM{X&zO7}CLXK-uOSSs+I<7ZELg`X<piJ2F#9A`Y6)ZAq&$m!^^VXMB@
zauL_N1<A$Vp6J_tefa;0@%x|G{#^XFFEv8_+O;V`=PZ|&2(VPzO%Kx3;hDSn*i8+d
z^YJ@2?ATKA_tn?i(%ZjZ?h`PP^H+P!$<cgJp-U<I?bht;yYAl0u$biKrP(^=T9oF}
zV!hKwX;V@srp_!r7d3lX=B#Du=jOcSXTN9peoe@vjx}5F{hqAu|H>gfa@zCHhnqhh
zJoqrh=;Y^`#KMmskIPxte_Rye<;8g*>h+x2KF9iFYMy*GzxU(R`&w28WBZB?Ul*#+
zulaJ({jv$;=I?P@OQ)<lwaILmB<K4%+m9Uq_0@lxyw&Lw%e%L0CTo@5`MJeUEIF8#
zPMJ_toh|*~#jUMRpQbWIX)%OGvN<ZSur6G8YEk6&k5^uPRru3qcudM#uHSa^_q^)g
zj`N;hoAtN3`F8x@Q^oo=@!_Gd*U!v({`q1?qS4HfU3VkRgjH_*{#YU78W<>&etur<
zn@f-H?M%B?9Xd7hQe<@G+;eGr4}NHtuSv3+dv$B)<Rv;?>GS_8E2=acxBu`X!{7}+
z`|51<PnCAE{r%Upb0BjhptAGY@5HYwC(r+Vy#Dvu`#;__+wbxFyoz(fvUyuSdusHi
zGYF}?T#@I&$!Ngxa7Watmukt5z7<Ct{uX?)?5lbzBk1sHg&rpZO9um^+JcpjGrj7z
zBrvpbSa?mj^Kr?C_F3~yG$S^rZhjGYS@8yom(UU4HO>J&X||4>mv|UN863PH_7@xK
zK4d(}vVg5&vE4oo2j(^w23~;`C-r9}ynLav)WYub<Hwn84>(*IW*yu0tV^?@k%h%U
zlSzPsDdB!)*`v3obY#6AXq=z)<=fXQF2{bxa2)P9=pxW_;Pbl1&udt>Sge}*>0JB7
zPxF>8m~~H&tDE)B#RGLlE<QSrUK^f0t5QmsXZ_7(p#p=8%D(jv-pVc!xn_|q*k<G>
z!m;(^#g!ND|In}d_T+fo8m$dd@1xtk2HXF=oH@zjIRn??4ePYh<a))*%C@&RC(0aW
z;CS)9TK?Y&_ptD=xXPzj_x`>6ckf@D^Lx{u+cLcWdv><D-0m+cf~>fl-|yYJE%W~D
z=Q}U$TK9UFS)h!rjt)=zVPSPYyI(Jqqu4j!ys~rgs$(|#pKAWyNba9!U4AT5ed?a_
z{|9I1@7Y*i5FuUt_t)2p1zXA<wOoqg;96{Pp|NzD!o1pVH>bx}-i$Jq;Cq*IFE%Rf
z*CFwJGgLZ1pOZS=^UPz<cc*|!Dh#Vu&3SI=us1Kgu+Wg_>#JK{W~cf1jz9jGI4$*a
zO<hHSg`_{*VaL#E;p<~+|9m{o-t2gpb4KdSmA>^C!h_fo5B!Yrd^zXt&3lr%J!?#_
z&3g9fT50T6(}qntYfFPp8Fana;kNnqTR*kQCT|&LoLjc}<{1fViDT^S?5Uw%ijOo_
zz20^5&8bx-=L`(yo)w!u?c5y8&!@E4OJqN?xL5UI!S&avo8K&*9_RI_A~W-()aJTp
zXC57LGIrSy8oU8b>Sb+>dOv-GeEkpmA73v2|L5=bzVCDMo#vSeHq0D03=)j)S8QIp
zohg~~$wbuF*LPaA`{%gH8j*!l^h|SGSPW|GtrI`XRarAJ)z^Q&b6eH#{`3C1DtuOX
z93sbe=bqZpC$u{4NzLT?g`TJSzG+IVI=PcY!X@EiiWrag2Zm+|0e9O;`SLRL?-M^B
z-kf2i`TyJNeV(m0_BQw1s*YdH_!cZzD$B)Wp02{dbisvZ9>>WCdB$htp4iM6cWLR6
zbZ}&GdlM<RB%O`R@!!Mk$8=_Gey})yG6SOqn{dR$WQhjJSu<xnnW&NWttE!T=1<z}
z?{fM(p3n4sdpOR*%J|aB{__Ig-+$hh8o@NdtMP=jdMnSN4eM5I(wV($-r<isG(H*d
zgkQV1$l%S_Du0`wE!V7g4(~31zwgJR?s7BpnUP+V7IMN9w=QGb^L?wKr_AA7$Ms{Q
zA|q9mlFwwA#6-kM^oohKHUB-lvG|;|`qBwOO&T1B4=$K5UMb-w61e`l{_3ul4a?;E
z)dNK)3Cz1Gb=X0G#j9i0rs!z?y4TzHO;P#y>({Sm&z}AKoIbzu+4D&zh3Bq@rmmeB
z#GG+xjl;`T>-H31lQKyE92q$^b5hCfzbbF%SQK8W*6XUVJ7502Y<>Lhvd7QP=53D_
zIePBgw#{M<AzdvSuDx=|Ud!mAx%JYuol5$%ykG5o|FtTJ!|}@7ul#(+SvVBuRXl2*
zE>~S*G}kaWu`tnU-kHyT)axFpJ6w5Nc3I`#{p7V%zt7uye$&qio5+Zm3swq?G`ep7
zKK!wwu&~f-ZlBv?|GHO`y<VT~<xReuU=ZLn-^%vP=Q~l=zrW?C#aS0F+P%SG_LjFT
z(1f=(Z1vZF%8q}(Cf3*f5U*8OYrpnl^__kH?P}j0`n_fT{yq1$^Q>NTYD3?g@7vZb
z4LTDuW$8vY?bz$jp7qYQ-ff+|dbPU$oEg`?KKxN&c6yqaxLDiarAwD;^mKT5sj^r;
zZ#x_qIqi*XL)s!sLEBF!l$ZO>of71mzS*LyNnyq6tnBLJQNqVPC0asbb93{<T@7V=
z!@{pmxfZoj=d@33XlQKs(jc#F)ukapb}`d7Yn@(uxcT;W^Z2@_Pp3|ux=3T&wrz5?
zUp5}svt71iM$hqcJJbC3Ou1G0ehsrl&!Wm{mFELxTqoYUck|w@TYOvMB4af_)fmWp
zsj8J_;VxXWRjOazdiQSEK#iqKLKa^P(7rmw^l0Iomt~6$bWR_#WKOVJx%_hGq$Bq%
z-~at|YEwwp-uT$q-PO<g1dO^C*VS*>wC$Qa-_#Iwzj?FHZ(gM%E+)P{cK5Z{rN93k
zOqikS871aAYgwYev`|h34rYeAdEs0e_wKc|lW{K$nd&N}KL7un=jG+)W!tug2<-cF
z$$Rm|7i&*XXI^-E)1BM5g<U2ec2=w__z(l1_y<>N^Cy4TJ-n;_y<^;zH!-<Bvz9Sz
z(n)^y`T2Qu&!pbUzhAH4uX)_-Jza0Eefhg1Cnu}>&po#}=l_F*;^NN_3hqZqvus-R
zx^BJwi?3-x(_9r>3eHUwC^$D`RtwLe4Toi1Cr;8j|2#BOD&6{SoIq>z?P&e|e?IN4
z{vH+<rWd<w%eGyo?%l8dpm5>Wy}!Ttw{2q;Z1`!j{T!#})SxpqGyT@Z?ELliea-UA
zFHK$xt($96`0-Jz0!P{RZwwl1Spy|p14Wu|S~@$qC2B1Ba&Bp+m&^A2`&F;cny+3J
zV_o<tS^js#0_ODCNRc<S)1LpVu{*y>XSTkse(CPJt*uLK=1&iGb@7}u#dYD7RlS+l
zifwM(zkT!WT)*XuFESZ_-(~B_qRHO8PaudxN?z{Xj>2RUsd*NaMtzH#|NhOflkOF}
zSMm3&czn&nKR>(uZU2U>zuo!xM?s7pFMIg<IP3DabAq&dA8lH7sB+r#qo2>)|8L~4
zd2nZEv3}k6rPk%|Yrbu+|9j_V@tfN1_v0huG*3S|Djv^rA?8n7;o)c2xrjzb*y^jl
zxIfM_)>&F=Hv6b&Qt!kdIXM|UJzb_B*NV^Yef`bf{%=X(G_Thtp4;SdV)xZlCKngm
z&FBABE1RL&vT>WvDFu$!1tz}pE1%upvHxp>ExY4}-J7M`9L;8b{aq{DQW{%sH8(9`
zk3dlNUCySTHTSNBx;kF)v}RZrySM7`vEE&)T1C9PmQI;s#KWYRDsy~qU4CWZ!gXHh
zQ`7hTxi)orTwSDR<kZyS1GA;2XG=@-_uKnTYHn`sul<rd|L4r}4Ut}VUoLSCw0M4M
zm5|dC&r9+=ZHEsYd-m+vv17;H-gXpdNnA4J!@Se0W~E0)hOxJ^r=Oo&`D|u-*QNlk
z;)&JIA6b;0JG=Q!^!;DgN{n9evpqh1`0wAp3OxDucKuxGU-#)Gf9;AjTAD`+ENY%i
z?AG7&p^2}l`EYaozl-v`zxKwhUq3~wYmrX(>hSe*EjRN$c<{i1qw3en<$CdZ_w3xb
zbJwn_x4*XT{{GHHw)@zOMH;I&+0_4Ia)`bSg7JS(g)h?BQ}VKqA=2#r&6|CXRn9->
z?)FYUKW}H%(^HQgJ*wWfISNtaUCr8h&;GsT;UeB_&klp0M=E`bA~dHy|G7J_{`I%F
zX&s>=?tdNa{el?I-TG-$9vnR-H8#}6M5Zq+EUfMD#ap+c1Xxl-JvH6Am2WQbcJZ3P
zFk^rEoH^<1d~Ii^Zqit`dFDp8hOOs9um1X#nH(EAB{ftkxx*t{cj>Pa?e;}4KOWzD
z?X%7Kw9C(OmP~29_P(xhiPs~GzQ+a}Yl_qC>}}SlPd?cxtlnc-8f*Dn{qe^VtGT|*
z6uwmLeO2*qmx7R!isz&<EBPM>9xwNw|L*(mbC%gYk)f%POd6**t$KB`;?IMF*HVmD
zuJZD*l;AlxFLHmy!$+4MISH@?ojTgu%KiL&_4)7b@2~fb4ZnKs+`ESlcWAO_`vqjm
z9>17j(sk%UwO*H#*UsIWqs3e&K0mv3ak7`^`M3!yvNvzvKK=aXmnGAlR|bk4lQ8(z
z{O{7GN4H+R`t<5lfx(}|`}s(P)xXjwSKl3cQx?}J*>|(L?4G48$8%f8O_6rzjU|GF
zelj-BvDzSJ5Txa~D2=V~c=hwWf|n*S3GPvSZ_)EmcK0fGl_e~k&qJTdcBsbqa4=Nt
zJkRs+@w3L;)oLw4UN4*tPVg_C(DsdC!b|3cIZO@yj27ujl_sf5+;e@iRYiA+(VoxW
zBsZ}fIJ79T^}=Cej-UdrhLr{PgePv7yTr-Jc$LRW+{xnk-tT98ScDXmc3jvzz3XQ5
zbK7cuKUP6a<(AI|3^%^C3Y;zUQk;2nvm)cSjA`1FCv_a~DOmaajFNKGmUPC7((9Gp
zLJ1RIb13eaW$3KTb7;Y;<q8JE)hE?h8LODs_J}z-T)Ss%Gm(Mgp7N!Yo6i-V<XNzC
zv!c+GRgLB6Dw&N$p0XTJxmVrBXeh{W<ZQByaP=f7&840jinqG^HhE59Si>%N?lHT{
zOOuG`clHaP^goaI{(Vm3*WZ8BDy<ouCK#3(%@wJ<_;OG6`kTuAHcFjg)21Ib*irxA
zG4M%ydpl@(YOx>J#g`>*hadi$Y1|*Pr{d9*lMdOhW2U9vtJG}yZg+aq#|oWNg()lt
z&ajyDHlCTICc9MBxZG-Pu)056RR8hEyVh;rwr$S$b5V*e%kRtcwJ&aM^}E$M`G`cc
z$kBWM{^eMm-86HO5l55!w2Mz%1E*fCsM)c5x3p`a$nm)*Z@>ONCc&Vx<Wkm_4Fw+`
zDRXysH}aX8nXg^>dC`Y+FBLi#S6q01)br2A{#qN)M+QA>4ChHUq?;Wpsotws@ac*s
z!?CF6F_V`4jr;z1{*TV3M_X0inrPdUUHbCpX!l;n_?qcyn{OU`_^`w(cbe3dsO+`!
z)o(UFefqR+zdVbhfLnKW_qAIG3qGu>->S3fr%krfW{s{(TZE53JoM;Mfq_N!w>d$l
zEVpmpufO!uJ$)S=7RL*(zfPMTe(hS=^l4(&ckfm2^+YNvzN$-|U%$8Tef{0Dd7<-q
z*k^71%)lUf^q4S%?hV6GJ{JyFHPa~#LKj$cBLrlc8&6G4|FKx%afW@LBImq=4JsN;
z4W|xQajCL1HSH)%k({@X#fkBJ#c`|l4?M>i6lT?ay4@{m))@X-@R4l(MW#tRzCD?(
zD%ih0|K93*8#g8!G;=ToFkO?E-LE8Y@YmwGk7Z9w+5MUGjA7P%?uHi`;S*DypEQ!-
z=ww~^iA7<`n;A0lYlAcx1ZF&Be133Rr^l<s{hxaxir#t(Y)N=;u>OI_QK84PoK7}9
zkeoC@BW>9!WrphhS+h!+6ge9+>>70rS2YN5RJgr7Vey5jZb#Xp!~9#1b1T^GdBgub
z%u=aINJma@i${W+%Krb$gjigEUAiSM7x^<f$mRXpzCRP)?}y*~qQ0yAy<9`x{`2?l
z->*{eShq&Udu7_qH?iC2`=;N`Yj4pweJEPIWnyWX)!e|%Q<f=A;Am3lTV&z4NMl!V
zxiEv{nzd{1-Me8?_{e4R)4RLN-47?uQ7H|*TDo*fUfW#nrG0g!9S35<LZ_vMMtUvX
zQ+%#k(?y_dZ{GIHFIxgjUSC@~b*iY+rfbInL#Cw0UTwZ;F#r7huRoSfxqbWgT)*@S
zug`wI6Cv#yD9n64bmf$HC06Ht=FF>nzevN*!or|5cG}XdVcJ(;e*LvKZq_p21!+Ai
zUt4i7J^#D@@B977-t-!3uhx$L^GDo+<N05k)0a$qt!0ya1X!-!$gvYvVQ;PzVA*Qu
zIp@jGKLs^2&KEzQbIq!2u>-s7MDL|cvKg`-st4c9`Tl0HhSq7L)0@(6h07eD>!;qe
zD96gS^wpKUzrSz(X~Xg5Ndb?-=}mdtrCSn<c@iazii;06E7bUZ_gsB7>#ys?plhXj
zw{5$o=XMd)91MHye)HPH;`m?3?BC3t^6tmN7;cRuRfm={6RgkauW?URR88Xiyw}nH
zX@ZU5g^PENSox}4NwMMyk$YsJp?JWM=Wx}eBb`hPk01Wf(0!G)PDb+}!yNVF?vX)n
zS1y)lu;&YqYm4;V_SNr;!3U-feM?qWdJBhpHa%WEW!1^YJkE0MUT4jYE&ev)xFA2n
zu|N&ChE$IxHI0KV8|G#4pMR0LPR7#h?Zr?XmTz1_O>PVIWo1?Ke9hPy0$7eOcviyE
zrNGLauv}!~lK`fMgfh9E;#=JpMRYE<@aI0#HTU?PAdei~HA~tXrw9cc5mpvDSu&?`
zD&N$_4n@L$1Q#5=$eOc{)scf$+JCD(*Jg$#UAn<}3t5s*_VrIPI$iMZ_xd{Fq-VzO
zPJf;M|I2;;kngoSBI{H3Jhxh7qu-*iQiMTCsA<)zNvAAd-z)u{w_bbcmwVibo{SA)
zyY9a>x^QO8q@bpq>&_lLSQi`aeOmikRQlTDb(5F*-e0uQj7xdtl<)Vd`4?0g6`s5P
zb<fWi3OutvxN3(^TY60@<B`6>=F+nK{PR}3ckPmTv0&BeO*-8*aiPaHGb=pZZU4$c
z^RdRKd%o$Bu~UOiK5J*#bNS4i=awBToQj=${U^;>tns#Fmc5*pXPQW=r^~sh=X(W~
zG&@+ZAFwL_{Vn(Wo5qU?32Rv=EL$mZNH8*atucedzBO9UZD)M0c{kHKb9ttOildj7
z=F>wNDSOwiTD8tAIZM$)Q}zYJnW)!s+poVYVc-z*JrsJablUSknettCExOznvwqvB
zQN%XoikG&cOYHS)5zo(5cUwjy8cJV}-<n<bx^?z{<F-q3?oPg~d=4xEg{vAKb1AzE
zG;MhhQRtr#w>WJQ<IfCl*jfM<#%*jO3KM5Y3LV*WGx~C5*`4@nDXM?^vX-eW4LWkp
zSzu|`TKA`&4W}9%8Mv7JMLfk=%5t7uyeCocr)=I57Ksi2DxTlTaj-pmCC5p@z*t7G
z;Z$Q^_rh6Ro75s_PkZ6&(Q$f`wr(Gj(H_|Z&8BHQ2P`)67{pxmeEuSF7F$BniY+Rv
zYmQH{5@&zd{8Q97!7giex2QW;>%lvM4VM_*Lt|ME2zje{cBqz{GS84yTI6?N;pfRb
z+?qw+ZGs#bC#Sl;JRz}!b4Evli($i^Ny!>Y!Nqr;IxN_*!G~qZtm(=1`DzONn{4d%
z@i9D`*5dRs@EV8coMs^orzMBdTMd{dwtRHIJ-yHA<G0Vh4$n2%V0GxqouAY7|MS;>
zUi^RV0(p&Vzr0`Drbpb3o8GZxim$vp!+D<U!!Pc>E?Hw(8XB2?)0mS<VQSZ-ilT}a
z4{z)?=$fqYs-!yM+r98o)uk#*$+-e7=PVhTTqLqIS!TsVo_PGqEzHY%<($p)cCOQ6
zxEA@X&T1};ql9arM5_}=daiD7X`0zwliSv>TP6j{WG-zo(CL2EKDVgeAi$~PS?s;&
z?A4pNnC{k0Gj!8Z^{9Aeb^fr1P>`3R!;`(`*UYYlN3pwH@Um1t@Mg`|dyG3uUS3MD
zc=7#rBj2lCd0D4ssX4yi8)o&Um0{2KdzK8oHp{n&1(}7$mZmaTJYOoJ;v%EYFz5R@
zIo^AdoIIA!TK#;Fx$E0K{*!iSc?&sl1kS!C6?}E-Ry{6fr48S=8lK(0taQPar1$kV
zzGfo&RM+Ou`+W7f{(oWp4HpuRtGrn8ZsoT(625(*5eyTUu3XWsbZ`=Ao7gdR@{zj@
zvft%WZq~J4Qk+sV<&%MqFoWYA6CtyQeP6Hq+5hsZ^%@t|05P2o_u6%~zQz{Ix|!uU
z;;lB$4t^=Hx_$AqdwqvRWMx$tT;KFFFHp-b;yG?(=+6IE=u96AqY#7Dtg{~{s&F;k
zsIIuMQg8jTI)V5br`5l2W`6F;b*;&(eNz*&Dx*7B)Pbrg)21os+svv`<<D?ZiS+i#
z=2HF6#P;FDDdo%wJ*&5GITGg?>8n^FpfKTt_LROE7q9AYdKnl;+r6q+aatwWkjkYJ
zbhO)0eb@W;ngAd5wiz3z{D?boxog&=HO-THTzQ2W*q50$Ix>Dwp5sxwW=GMAy*s9N
z{%xA!YHoAthfeTirxh$)63%;=db2lJb<KWv`sx)`u1Mdh%Ojc&^m%gURe8wY3qSk6
zL!#$SkVfU}2fyCVy>Gq$Q|tf#`LFEN-&-E$I=q4N`wUCJM~emDpDF$L?(>o+111k`
z*%tRmAqJ&a{OzfMA*nM{BSXc4v|g_<4HIBZ)R?;J)TEAAt9Y6WIGEF2gWIpB?DlP)
zn%>v6K$FY(SVZ!i&0en*{H*Tg86S{2EAwmdE8Ue-Ki$(_I`z`I>Tl~-#ZG))`0L&0
zJ!R$PlT<`i<`}D}RELKyTebRP!HqW)9?pvMcwRg4`PonPXY)4;FnO5<zhDpx@>HBt
zT$*cBJZV{?#F^)n)1LnRT|IY8aF}SvBaN&uo0j6U8ddLWjYYk^Zi*cA)Vx{kuF@Ld
zrL}Ul)J6r4g(8BU43p*-M|lbbT?m{yQ-N`5OZnWq^(VMhU4lQQt@(P5)p5a=X+d6^
zYYkUCOz2ctx+S*_d9=2@_pkUf8@~<?o9zKEQ4Ner9u7iV9Ns!QXw2leG*RphcZK37
z|F!@39uhg1ml^oRFaFk9V<R3{(G#3vatvA~8~Iq9W@iTU1zt6fbMatxR}4#%*E+|d
z$~FDkzrI4z+`m<C1voSm=RREHk{Pi~#Di_Zba&T8mjEHBMVj@ew2I_>CJ0TmliJCu
zAaGVCo5N{AM91Rq)24L^Jw3zDIB6b-N{r&BPQh%gDH1CFzOQb#+OFZ5)Zp|ec<$xo
z{q~EK1U~(|sGcPIK7D=8`Qz-Of{HB1S-hV}>{QNIEEbyfREguotNnA296a-9Sy_kb
zo?{LlXI@<X`(*3hoN$?ceIHG>bEqb12=tWu=BpV8^+x*coggp2E4cgr!mn;WW>56v
zwp;&xAM3}t{PTZkbhh5Pvh{5H$&=QT=d!ndFFSpGX~MT9EJ8=sFTHS1uQ%n~b@b2n
zZ0qjkbC;eRdwu(UncNe`0|s5QxP@4jym9Tg6Lk4vWcUZBCyJrwe0n;|oNGU@w>BqF
zd8fhhrN^Vr|Naz<dEDE=gY+G?x37H}|CT4ara)oJmunLR90d#xTRFQ&UfsQ7)g)W@
zK#?ro1?yI=TDQVs`|ayd#?D>~x3D>crmhwC(pt+bn{uq7a-R6HT^c=24#I-Q=FAsa
zC#I*p-*i)_M@g3DO|5adZBNLgC84pVE2ou;HB7SN*b<UeRPmzGqN~Y(MWH1_Xp#Ii
z?wjxV4;idEWpuvxn#|Ec8FhuCYfT+9br0OLe*fS8+dG{T>#X<l|9-!J&i|Y5_C8;?
zcaijOFCi6<yjhY(VkebXZn+VZ;_ex`=6T4fph~aQ)m>VlbsjhKZ_2&t3NBPF%Q?=k
zcXE-5)Y*bG4?Yed1+hhpCKock+^hY*dH(-d?Uxr=IyZ@_p3ShaoZo)z=-b=hb-tH`
z-_QSFx4(Yk^FW!a*<Ux6Zd_xn9c+ATjfpp>;!~OOmWi%w7hKFJw+fWdTH3TA(^y(@
z$(C!!jugtUG){W8LE^H6V(UdVMHdd;_nN_$r<3Nrx9pp(Qdr66GVk!@d5*^<6r!_r
zTWx$k3Z(TU_EZM81imnE)6o3Q9((??O@4m;`BK~CdaGaY)&HrvxG;07*V3SsAzC1+
za+bmFy9sU@BAQ<cF9i2BUGlg3cdF3CWAUcDKGF=#5|S&A94p98uZVVxpD{<;<o*?J
z)7tzVU7meUB`$P6U^}3A>rjV6@&S%sBk8AH98Jq|ZMuq=N|@c6aNyY9TRIGHdP<HI
z>KssXlRUt3Ro5cuy6-Y>UUtocClVN%8kL+44xLaiSUhLS-GZJOY|OK>7$!)q_2aOU
zxt1rP>Ao|&>B7WW^F%bhO-NqIHd&8VZjL1TVfV`uISy>xBemLehN9V*n5!GCcV==P
z?N%yY`Lg2fuFGs+HAENJ`7wLzUu$Z6tF_fs_k?5HGD#~V<MlmjqODIo@Vm{*z^q_m
zG9!@f6<^lwwPm?}S+<^A0%iz)SdqEYTViJBKEc8%+85YrveYb<IK-s7^;Z8a_*yOf
zH``eD^`lD@o9{9|boD-%cD69@-JPz<FP_xwy0dFSXGugumC?NWs>`0T$gS>wd~mmR
zz0ushd6uQ~k_t2uSh~MT=K3fep7DI+1&#$TBjmO!_T26(WZ5CIi|^Quw-Ixd&n9zl
z_Dl?Odv*BX_ooLo_1|AT{r$buYQ8KNN_mdDNpCT}r{$6nZLglawe}&;>8~~n4gPB`
zd35l8Nbzm*-#Gsalm9%OKjHU+MJ#P*I;plYF!XGEU&)ZLMX&45A`ynDvuQs=Q}>E9
zO!+>2yX5B6wwkAR%N*C-Z_{;1{kNN4oa@G#w!?qxH(k8+{On)TWhaUmR$R}1T7TMi
z`gZ%ef1eB;m48(1o?pYaG^Fy1+v_5A#s}tgkIm~+v|alQk4cDEzN?-mvdG3VRe1j2
zlM`PZn{xd3$7QG2PG|p=-~Uv2w-<+6K}G${9krkC)am$McH8^$<4aYR>H2v)cOp{a
z%0Ew+9`(pN($T3>c3RTk|5x0pGMj}5l@)jkSW_8HPBJQ+^fR8|_I<x1@H6+?4~y^C
zZ?tpT|L4sASGT{;ZoVIUYfsgq{UtiT&szUq+xu{9@c#o!*PcD#um0Eb`v0lsx9r=?
z{<Q~hE<U~YzHk@+qScL}W|v+&X(!n-Gwe$hVl+NjZ*zM_?T+vLlJn+$`hRd{vb$UJ
z{<j%_-)yY^nUGte|IfeQ{L9Ow|5r|!lYXD;^U2oM$M0<_mfOqxyR`Iv*0ng9rL`=<
z0n*!l{dZ&jA(qgb!*u@4-?L$FePVoaKR<l?cXs3V-k;B$Cf#Fdc>MN$u$#~OKhF)1
z&p5}s$alhzql@<^ocQUqwd&rR)}_ySxBkzWB7XMSdx4aPXR@!q`#O2MUdgkjWA|^$
zzBMX({qyML-4FkLxBrvy^2+_VEL~ZifA_Y`kYM)8>UYw)&@!F-TjqR8J?@?lP3z@-
zKE9m!|3$=aAHB^!Pts+-6#PHC+WNaJHxGmIF}CJ4>y@uqZ2i$~`fbtS8{6Og$^WWm
z@^I(PYxgBu^L;<(9&hB|R$o!}aKDA&=kC?J^MA^nDhgSwc6WEdr$71b7iZt!`M>_U
z%m<y4(${&1nWrD%wlx&}_HyQW=>pyt?`{9IvrGQF)LEYsowDy||Bf^5nQ`U2xX(@w
z>P+0!x{=q4-#D1BR{y%v6R8W6-2xlxs~3xKnLM8r(BQ0alK<cT*@>ax0t#AA{p6lJ
zOPl!$gR6gT<<B3&#~2Pde0X@MiLcnIcUqI%**2@ozWjncTLW2o^sdVv3CTQiaEXnk
zOX1^(Ta&ww&;MM{Dp{bLVa4e7<lwpH!d=gHKlXHFy6q9_Gx<ZI3s>u{%#uCDT?#45
z7S*pf4i>y^STafP+|0DY4}(pfb|h4bynXK%7M;h;AXVqAadrhW!|dwWe?J~}x%0tR
zLnMJE=CFpLVgKt@6&v<j`K*^<7QelB+HKnz%M#7L?%i>F#z&nE90xgWZ`-|H?S9~U
z2dlZSZSwWEzUI?dyqxt7?>DQn*WM*;w~w2hxwG+d;fij~i^mw0WcQapyK-|`xPQf$
zga14<Ew(OL)FIAglO@n#utE6oxgUYc?KYd<ka#jh`^wkdlXEJ5Ka^FydiuG)`Q5PN
zrZLKy2evv$R#-&XURqb4eSG&;OTE?$OXjaqvRd<bMp}SGO0a`OV3UF4sRkpC0|sfz
z4ibz9CumO5{*ZHk;V_GB%9I5kZ)IFfH;%1uQ~I!S<!><tn~FaQk2@#zncw!QEGhnc
z_+rNUOD``MZ*5C$yt07Tqxi=4pHr5;WMI%RlV@KXBwEiJ{`P#E*5Or<N(LN<PnWwh
zUt&9>E_U~~NoZSyKijHkv49+&10}!Co2m7iACu3sOq($|Vxhs^Pr1_tJX9xTWtrSK
zV!;x%b@SyEp;s3zB(rSQ!j=dm{0$78bJOC7*n>p|X#ojcre?om-X3GJWHDKjee+sc
zj=`Z7`8;oqdoW5&F}dxP@1*B=dTVA`cJBX+-0ru6t{H!{@LJ^fC*j_#=oy^nWOufd
zezwle=jzokb6OOmsBC}f(mlz&s+xy5Ha%KawCKP($;F5M9BxT&VrUllX?<kP9GkB5
zWz$#w?Ya_m@_Xg8ifc{ht}j1YzBi}wLb-{w*rh{D4u7aHY|z*zf2{iNnvMS|{+v2l
zc53lShhXl+C<FT|Y!YT-Y?%p@lozx6w%;f_lw6=Ad?n6i#=HE~|C?PK7PW4xUv}=^
zUB3$oM|97#m`NRZpWhyC%k}*E|JOI49eVlBdsY4N`HBpo#m_p8I0CL;jgl{rWVVZ0
z6v%wx!LE??)&HbFPuqR+|MxkE_gv1qYCUml>89Fc&-TvgI+I?S#ws$~Y2gfav#sAA
z9WU&wGQC{bw^PNx`>RvCob9r!Vu}tDkEE8cbva6Fq<@o-3wh@5wNZv?rq!M^b@S4g
zLnXuDt%j8$TK2i86#jhSS?!}CFlF;S-oqTs8oYf^GnLyFTbPP_W3psUf0_}$ohMvF
zQ1Y0?#EvB8t!KIx#ahpqk`lQlAY;nnr?a-&)aOXp7UkGIQ=9A|nJV~7prAw3MQ`gI
z5d*J)bIGY8hg;Q*B@$P*w)Q$RGVFLD#gObIu(31#Lq_r*L$7xkOT}*Wu`d3kVZhYX
z5V*oRw@25@V@=6<!^X=@4S{A=d-lJ3RJAtjI@_#m7v0{tJZ?E`Ji}}4y8FKmtUlcO
zb8%19-D&bW&h8R6IP>X{Oy)PPnd%R(y?Xa|VZ%1-wT3pv#>!JSaJ=58>mb3f#c-y>
zp#?>keooF1cvZGH@$eRhm=veZ1I%uY8uLCB%y`_)QB``_fTb^fd$#q(dwv~fp7ecg
zdd<|cDZ^-{nybr!Go=QuyWYN-a(r?LSAg5(WoxG0;@#f&O|RtE+>9I!r?+nBx5+ew
zt>3o8?q>A;TUMJkROIO~Ftj%$8+PeVXIkDM;Gt`(k!HC~G+k*+=QaTmjwOt#0%q;r
zVxN|?gov3b9%qrx<-305_s@XT2vDOAoZprPt^D(4#}$3;3_D5PKM`V$0s%Zx)0yuI
zIx=t=b@p)To{5#8$}Jwm^7lj6gR|57_w18i_tj=u$*m1N>5`gqf<n)vQZ1!?_T`FP
zXZXvr{qlFet<S6eeb!wcySZ-0NtT&gp6(LgmCn#}sj0hnUU|styK^t@Ut{?HYHRo1
zUyt5B_&*~}c*27VKOcTMpR`Y?Vgi@x$%)Bd`{Wy+E(k9E>$8OSHkYxQiAHUNs>>41
zl)&r4y%p0Iak@z_=6@#rJS}@O_raBImsuPBzs@y|&sJ`EwM{v+?}O9n()qTPHOuVy
z8_L!HR~0+y{wX{E`>FBg{|9GQ{s=e!FK!V1Jnh~L%fC8@?)y~iu>MsqysymQpZMKd
zk2Z6kKW6jn=Im(~-Cspzb+8=b$m&b9=(`l{+jg!@EbrZ08J_>gr<H%{HU2;M$|a}Q
z%`aAYpY1eLXmDBNDX4!%e1F-q_e>2Z>KT5WeLF+K^!m*EW{<kw?yahP`QE_9EUha4
z_4}npB5cM6e2lpY*M9u_w?FH~H>b_p?)=)lvqy6o`^9BJI!|A&oH<?anC|w4rB}*k
zwa$|3`M34>o`3~0&N>$qZe~`9$60@zeMzBx*YC@#Il?rJoRpc{yM=;scDUJ>aV}Js
zH)UWwz%cJ`u@MjVDxTG_HasZ0=P#SKe}l2<PN%0uE&k060u7fI7$&d;Ee?4kZGHXt
zM+XfC7M9sghku=$^}brSJbjM;@<&x+D!UaoNp8As7ZUZHYe`F@l~%g?+oLxQJaf9+
zQ#|d%7I}ZZHn(T_TW7!Z+;=*4;gTEv-xy2gbW3Mnf4wzoePDm3RN>wEGA<K4{}kl@
z$(W@g*0?t#WX17TudSYklB7E4?%)u7wEM8A-vmYt5h1RghO;lvDa=$`8JTz3v1y&H
z%=WDCY3cqZbM8I<_$;s9JY&(>mnJ&vo_a|#YyY+0r#snZ*Y3*YqFc(6l|+3eUv#g&
zZp>FWXW7h~9EE!8cjxe3n80m!a&yQ5{_yqlq9oL6OuE#XTbLhcy0bY*3P@$Les^1G
zwd2y-?NUBHN<SRz<G76OTgs|u>fC$V-p_qt?yOGMB#EHLd-r$Tw#z7s-n(SSMtRjM
zTOO;FW)<WYT;HVO7I9*3;wFBEn8ii~TQ+El7%?nn+FSej_uDx20v%>0%}M_%+-K?t
zXA10|Z9V&U>GIg`*VHe2W=z--yZ)*!PlDsDnbEWRzaQTIDsH`iQQxFEcTUz53``0q
z6n>O%;m~T<Fk)dmcqQ4me(Cl1@#-md&#j+re)IP2-<C2+DZAgsiQ{=qUEROW*XFE+
zRHHv%3#YEWzxVt7Bac2??cr(g_E{F7H_@5bQNi>EixHzlb1UOK9oOZ&JFXmIs@=0}
zp;5!BZzfqvjawSmCAYLiD6CWrUXds{dxlZ6mI{MYk3<)r`v&HQ)&mR$yey5aj*<p!
zJPtYm&5}(D;SYp5R4Z6o8eJ6nXKi}5DsN_DpUvxn`=<^*5@BS}U}j-FoWNkjn!uoV
zfJ4Ax^31wEuFh9yE~xK6(i^nG+CeadtHn*uRQ`Qp_soz*AxgOo3C)5D7I*5K_}E>i
zDla;<xkd2C4Hcop5{u3?sk1#BlRBlQ9eiO>`iLtrMe0n8OsPyWV;k!urW$FDrjVw5
z$#oOFd#`ASJ8*C?7dBe0(-e_l=xR*7z&3?(ouf1hgWjbU2bB$s95WW)(CFo=t%zE}
zxROzsV+N;Xl7v8045QnFKxT%C4yIW_of2&^%uERqMy#c$pS=2@WtB6nCa67ifzR%Q
zmERue&-uOn-zV|6=R00~|Bci$38|}k_3q`)W1m0loNB_scUU&{RGHHSwjFHU4c@)p
zybLK^PL0Pbxh%UrAO2^=up*jGQQ~PvkV033g2jmo#~2Kn=4DH?IW-$)Oj6`Acr5AW
zqc@Q;;l`AeUaK53Rzx0CRSP!I6}TR-y~mk1oPmLdnIWT@!;Gidmq%-}B2N#4a)aQF
zBM}lZJf&Gn8e<lUS<hK3$9+U}6DP}=2#%uGZ^2IjU+kKtz`-pbWs{Y~$G~vCL2yfs
ztbwy&0>gBM>l0RgYMHSsHS3B2kHo<>)i>g<7xuXG8yjURoMB)%wP2N-@07z~9TH}G
zhC7=IySO;@41JerwgvVHHr-`;zwE}b3t#z?tsN$Ch;UBv49R%FB;e3H%Q8N==0_42
z?=hKU{(OxMnLRvAA9M;<6m}T0nJJ$!wK$T%veJd6(Vbtv%|jvcz|v#O-LyI^PN^z!
zBsJRQN$WIQ<_1Vks8w5e@KD3SIo6-7>pyCLP3Qml_x}IC`d?VRR=zBmC2py3!OJi$
z*-35k#}u27HvQav4CPjDn?4)NDcikQgHLlShhmUdGLM=|_S|Ke`|sy(jd~lVt>4xB
zw^py^^{)Aw?>33gEfY`PvU_{^+gn>5>kIxIDZE~IY;vdJtxXciJ;f7MIGvV-t=3+9
zxS&g5$2|X)M=kp&pICoY=h%$Y!gH5R=FXkFbV^=c-np}93(w8p7VD*PXot>6l@<vG
z#ihBooj9CUhGkhuacV}L4O<&0?j+(W=VrKc%d_8wGX3hp$IH5G9?!{MtGTpAAh{>#
zlmvr8Ou_xtf!*)kzZZ9XS2gciRCX_?ql9wHlqrESl1pbh3aD><e_dmtmnQ>5OUsm|
zV&)0YcRsJYvgsQ?UzgJM+-MFz-7t}z8WzV`l9x<5#<F|eYm2^1R_8aH_%5Bo&?XSI
z&&P9;nN;td6M_wocT7IH<Z`Ba;gn^W60V*y#c>Huxwk*cq*qt(zL;S$+c#OkGwI;Y
z)X0{g#b49so&T8fXxF;ul|d_QPHzco326D)eD!Mi{o3gQM*BA$;EsDT(`;AVYVV~C
z4N+n9(w#iKG@r9FNcFj`4dWJgH0SoVwOi%<)#ixri`V|7<0rIqOYZG$xy^<#90x6r
z?RfUP{?GCHqOX5fb9Z-}B|8;3+3lWNW*}qL_t;|HB`xpZb2}#(oi{#SS~<~ssX#(<
z$+T40gMvmaQJ}**8yqE=9e(b*u`So|n5F(FoAcaWnF1_cs|%!*QWyl(j%<^4>I~u%
z*d*I7WHr<0l1{GK>@%CX7HyEw{<J18zoPD}#AI<+iRSq^tUZcTrnRakN@T5#J>EIF
z#n4UHJG<9Ft>sAImaThzSDG4IdmHpE;z-Wvxp>P&>g%V{#Ga>>=RV&_I#VXo5-=})
z@kbTk;NxXFX^ahFUL5n5WG)ueSo_IlyTs|uYaZ0pm6he!^DACiVeYng<CLVjJikm^
z3BL3y<Hsj=T%WD^sm5kz$?dlVR(EgQ;AmPlK}I>JN0O&qV!`dVzRQL0uWx-=BGuMg
zwf9=a6nDkeBP`5L+umj@UVi!HojW!A?KkMmN{iIyXqi$uFZlGVw#yn_&(od@xbY>s
z1}gMyz1H{m+N-Zy+xe$nTlcu+*4vjQi>65VFZ=4&Y<P_OU6r0{NM>l==8U!7ixzCj
z+Wqf4=dlRQ(Dm2r=Pe5l19z~0S{mQ3s4M>REn&_rvq@51twpUn+@u8D91KOIidv^I
zR?QHTtvkXo#j?lvl#*sU)4_yj1_q9)*|JJq2RAn)Ix}i8buXCJts$|pK`=pLg`pm6
zk7L#bhM1&N96hrSr@L{qxE)gH;WJ+8wAjctkj=zlXTBK|(}RQr4jC3Prqlz++8d*8
z@?|pUu<)6^@|-xux!0T5G{Gc+h0l<Wk*9%2fZ;e(mt*Dz0gq+@rWOau5RD}~6VyM>
zY(1!$swr&LU@#>$xV`xkckdR)w$qzaY`9NNILDx6a!7*5X{Qqlvr|H#g2WQXLkbKF
zBn+6k8ICTPZ^AjPP~z|d0R|S11B)0KE-7SAFj`T=;Ml%V`MQU60Gl8S+d`*>pI9$3
zq)wb=(%v4t%_@l{X7Q#boyi^9EdE{BPlfO2d3@@$L&kv@2I*S_0(e*y+jtKj;INRG
zv~gMMzfU{=r!4!qbp9pNzri0{@6X_Eb3VOj^V^$yG{WB9iLBpaC&l;sZ=>O{@3jmW
zTW9IV*1fzk(|B##>xBCAUu)N1sW7>7<HoJKcP0CeHy=zek@{M-w`_Oqqa!CTr~Ap<
zR!uRqKD}9kD>tqFS()I01dACyYT5kP^X~7nwYDz)__KRj>e+K=R5DLlnn&I4%e6LR
z$VfJD@_K20|Ig#z-rn`KZ(pz9^T}wl<gtp>R8{Xw!RdZqtM;n+P7Ug<vh91kT=sp1
zN!|0i<pKwup4LBm=8VMJnQtw&y{)=;?_S*Y%bk;d{Jvk!tyuE&=;<@t#Kpu~CS*=(
zxY%QOI?34Bc(bvwwYBw`ZJdfh9JxGOb(}n=EnS<Y-IJury3mA!>GY<U<DHLN1Qsn}
zahUhKvhT3O<2mY)Z48%GM4PnN*4|(LbKe9bUm>TCYo{cd1y=psm%1@(ZCF8{z^0jN
zSE@~sN@nPpWOTZi!GWW4-E)g|7uy*Y1g_6cmRoCYRs3tqwO{}CRtJjwe<=Tt@p(+<
z+9gJA)${C)t&9KM*m(2i&d105GLyf3`!3)hU~<`HZrkOmwg0w=$sL;!=B0I1=h>E=
zwZ7Aq7K+$K#oxbwKRzzb>{vjzmTSv|LK)-RVspF|IW}@It~FJh5^yVT>y~SK9_-OD
zI5hA1*|X;od!}65T6OqywwI=6%Ea_`)hSb$8bW4$ZYow>%F?i$HG*Noo-IqZ=zW^=
z`OsIJ`=2+YYAP}?C@-0!)WYDD>USik`i8y2k)$(D?FT1p)7YvJ>Luv4GBq=KLl}qS
ztfiT=ZftYyU}f-H6|&5WQ&E&5W2wybuQuVDo`%<!-Kh--5_MIadg_u-w(E*kgRr2a
z7KR0Pl-xQDk4ZR7Xsd2Yo528E3vh6T&gpA%>(<`cd)fYluv5)_ZLYe43-f2sul~7o
zdcVAVm%&3<LAS)!H_v>&Q#dDWap8sc`~Tm&`nUP7QS_22L0+=g-<IuO?myS6@KMU{
zyMj(d2Tz~4`rSq~b<Pp?zX#8pdGl)T?(KQ^<amDF&Epq1#IWu$Py64OCAadnP7Qk9
zf9-zl_q%J)`s%rCzL|0+%4$>1$4ABP)2DMToFne``eenIYti|V$pXiW_s)E-XSaH3
z(l%y>DVGi=1ms_lU%Phy?{m97XL%^rJq@on^}MXnwOPm3!XhFzR@dUW>&2HPI^9b%
zy*RHO^U%CxVr%hY{rdRGIJ<9miqCVb%-T9jTgAzPi;*FSqs8#xj2kUMTCD;8oGIF{
zp7MSJucmmL@AvEb|NPy0aa*qJG>gQBn1vySrYO(;Q+fQ~pBwYv+NG~O?Em|TNI}J=
zhHt`+|71VU-gm*c_ENv>`}y_%FRI)9`&s)-!S4Twx=Z!JvgsXx8w?DR4m4a?q0yt`
zv)xxu_V?Y^bNByn=Ko**mODKnD)W^E!-e<X!^6Yn^K)+Wm^P_x*4R9AN>O%pb#?mp
zt>N*zOI`|Xmi2mR(r0eIUEU@}mak1Ld9L5~+i!)u`1pQ-_NqC3I(2%p@n$cto|Bii
z-Okx|N#}Lx?#NlU<Trk@dhz}DQ)~Z|mik-_2RH=1PUS2LT)#ZiYOY`IY{ml>HcB&i
zel<&*+dXlLsd)CM!sK1a?ym|j<lk(MdVBs(-ummsGT#rr%36CbW9zMX&p#?H7n|F2
zthZ|IgQI_|SF^MKRd(;&vG4uvb!KVV+0~_A_dWml{M>wQDc%!}0zud6J(o^W5p=4W
z=gr|bLxMrEV$w0Og)Kt2*9B%7rUjnnI=pg9SAY`d!<Y|?CS+dAVVhIDbjl?!&sG7w
z$$U)$Od8ESQG5M30;8T+=52ABk<hYKz==a|M^JnI3E5*Y=b0InP6^tiGrjxKjg4<x
ze^xT=sQY`^x;*dvnR8cPfBh`3_ha7ioM<mgDZX#~zsld;*;)4Y*8Lw#<FmF}b2wx-
z8*Y-dK5xAA>t&-g3LITF@;tvdHay>XWmAtK%Vd?#%R1Uz=en5^bFB3gCj~SK7#(|3
z`L0Ut*bH%2r;ea5fk&>50tUC)3>q9XO(l9hD}9gIzUJj)*LA&#+umCAJ&<A8@t|^I
zdZtzj1B27Ns=cCfm>CvcId(&0a*AY%B!kAvEf=G-7xON>vPdLR$I^X<0*e!eqAO?x
z@Abl*<7Y2z(P=)!5#3{S`<ZJaL)G3$#T_AC#pk-`2%P?$%`(}<cS;b0hllCBp4JIL
zp67qG2%T%y<2q-#^vEV1hmP#t(_fROGBGebxxu%Pg<;yXzI(eWA3r-gd-2B`Y1ck|
z`gG?`&GNgCg6wL3DDWJ9eSQ7iJ*AHy6`!{+|G3lUw9Wb3_ihFTnLT^Xm{6Pi_u{R^
zVXN=H{u*=McXCd8dU}1n{&`~ti>i{HmtVSGoFa5eg8OiQ$HQt<r-DF{*|)8~zrXK4
z>Bu(OwObxnI$n_IZF?K0?K@f8Jpb;#TJ9dsCb!jB`zBlPEWUd6_pKMF_4i4b%nr0z
z+9TL={rYvu&5u>&`j0)=pR;^QK=-psw~qPZKYK27FaGfDZGX;eRnJ9RPhJvX_!Fh;
zdHL^O=AMbqf42l>1>W8^<E_R@0VYk?X{nyGJT+&&-Jw?&yItq7h*L`-2SZE3@ol-s
zL%l*7VS|=W)sLipzQ5<g_j339w`6P0&&YYDGBhYXj%E-msQj_vuz-uR<(Vojd!f9A
z{(nB7-0{S7Q*p$<&nl~beY`zC<evWp@$Ok%UmxfHJrkT)FZJt6vR!R|>lyX;jtu^6
z4zhZC!w)f}^6tCvbcc2euRzKv&KUXmvx_!NH#srm@T_I}Q9J%8yZ=sR|NZir-5=KT
z>C&|u%@s5cpOOiCJ9YE1wC043KQDFOykEHHop{x%di|P*JgaYJH5pb0a-6H(U-s_J
z&dKV1XQ!wd1Z5`QtA78geBbA}x8?8JRet($=Z{mM2*ZP2=iZ#TbLh{bOB0VSKHhKs
z>g(LMZ>ztDuaEtmP+EHRb4`U<&3d<acJ=0GH@z$oGHEg@TX>~N#@%z}k~P;~FS+aY
zxWZ^=k?M*?Q#4kVY`?y@=I5uS-ugDb?-XA)(BZoG`s<3+qlGeU!Ha!Y-+fiKi{XO1
z|J}UBasQv@|JyX_)4jX9-NnS_)xNV_+G3byA~)Bn^w(bP_xrxzoBCMYZ_meHuiyGD
zU$eV&QATlgc3#=Cu+Pt*JyW0TX)@R7wx+OZ&&1Tgl`5OxDr7vXe79p=YNVIvTHjeq
zCUG(>kchtW$>x5d&e`IY1vj&z#m;`3b93ACpRD?mR5}+;xY<56n@!=ov8t+?i>7L;
z$7L4fN57{%-sPp46=@ozK7*mjqE9k;TB@d|rT!MPV+@BPJRCLNZn<s$;~@XK`ijL@
z^R~`jd;ibZ`1x*v3<*7gPJ8pp)6&xN%j<1s{&~55f9=Pe&-LT>aB!$y?tEUgH%`B6
z(ek<eP8?1rHoo1I)fo`=Is43_-l_{L+FK^roYy`5sb;=mo8YNUJPbP?m<Davc<S27
zsR?qiNt-~B8E+$_Q^%A&m-CXHIF2<;I2!RYm?wD+N8qM4XHIo5n&2eC+#*mq<KLeh
zCo3LRu6td{u`t8xZ1<h-fBlwEU&gsrhe4yuNqgzmbDMJJJnefe;5GB8jKQ|E2PM*O
zZ+pC?FlUQekEg1{=NYL_BcJWMmtbKKwR2v)+0v}VQ-fUNG*ktPq`pS&jnlrZJN4SM
zRK|$Zm~KXmjVn?;HC3OVDdRX8mA%yT;Eg07&8aFM|5ksu`}Jb+!GelcS5}6{RaP!D
zmsT&dm}}Kn{pd)iis!rgyX*h|yE}DvImf}{{qr3dyjJR*|7>%d<Lr5T7RL=GDK8&=
zJ|FD#tNGxozgM@q^Q%8T`Kp<H-g8BtEoNVL#e-I@*9ou~@4czwyYKhh_wVH2Xs%>9
zP&g;eSYe8ilYrXi&3m_QZI_SRKTYMN`M!U>-RI+%T$$D5E<Ia%yZx_>r{}yD$JM`k
z<f=F|IeOh|)7iSoJ<ltHy5_!pE3EG4rMNYu>9gBnIk!NW<8$+lXT04t@36$OBjt0d
z)=pcdDSoH)&C%9YlhYE(sY_OD4UC$qsI1Qw$i&d{NvB+<J>b^cGS=tE8s6Su5nd|F
zU~p{SHR)*304r!X=ufJGi<s5^O&5NOGVgjIyz<n2e|zf)&G*0Gm>bNmx^etpSJ(Wy
zZ8d%mXZ*X!Uh~Ukmi*q2o6V{pb)VC@KHoy1=fFb7W9Q=k=KVeM<B+7-(k&WXw>OE2
ziOXJBY+-Xu=uvFxabN5v5VND8t~!0T;cAVFiO;<>_lH>*K6-NK5R==AYZ*6smPS7N
z_3tP5^JSM$&Ye0{gR9rDCvr~r@?3GnBRglbT|QYcXPM@)9XB%;EM59CB}mLGW9_W9
zX=m3L#`Uy0uUs-^)78A&XU<&;@vKbw*l{V#LZ-xOuA8!k@SK+=lb%;@za1J>_pEHP
z&SJ4xn@wBx?W=qGDm3kO`nh?o9AB&Uw)4yH`TuXL$=N=6YqRYe3}pMi9}-AjG9}A&
z_S>@SrMAf?3y*Bh%9P<&tzCaDXM2~;{d@Q1`j4$G%dXGgfBEgU=v=P?MVCoODrW?C
z^R+qmT%5Qxb$aCDlNLOS(}JzH?cKTc>dP(S&z{Ae=RKS$(W-mv7)P+z)Fq2Q&M1CY
z8Mij<bM5}S?|R%8yDfI);9YFs9ehk;VTk9<bW4VW9?9e>Q9+)nsT0L}s{%xRUj2T5
z|F3_)KXZRxU;ngJF=fs&h6yT#H}k^Qn~RBwWq&=EVr2Q^{r#QAyTd-8pJO-o`Oayp
z!tw<s*}W}&GAFqw_WbfG#|mZmfAzinl9twUu_fU2CIL4uPfZsI*Fq7)+k8^I$v!vL
zI2#VkxI1^Q-}29eQ>O(@;*Rr+E{@groowLCp;osx%{V%9>Qc$A8VnhWx0-!A9~g7_
zW!WMPnSQsv$2a<%C6jv+d)S-n7GF#;V@@_u+?HE>?z4`%gtlg|;wc@WWEKW5&D(`D
za*c0K3({QLGU0FC{;>7YQ#e*;wIsBh5^_4dX^GI3h#-z+9*N1RD<`d5^EqkT;TfUZ
z77IBYXt)+79lY*Iqv5om1TR6S$Vp#*v)}*wuKfA4XZyZwT|d{l`rOw$8a#(Jm>3i-
z8lL|CXTI;_SMKw3{xARkW&Ylu&u0IB`2L@s;*IjymcnVNQ#Nvo>s8FVomqaWCx6-P
z-0io&R=r)j{obq|^=*%zMCRQVWB8zy-cxElch8CSwFPf~ea&|7(>ZtU+?zLVru<#5
zbo!Boh?AJ>$BbI#o<+jP`{!E}?g?Ane|&M&-nuU@Hfr>gmzN#Z$TFMF@>s?5(v>Z@
z*Y5rM_vzB7y=Qy1-|yYNVS|HimUZ8hLxp!%hu^z>`>t)(mlt!b%TMV&JM0?3uu0{e
zyv&b%^OtEpXO)=zymDqgx8fxe?@1QE!HO(yGX#7%CVG8ZG{NiIYu-GD10IS(a?3N1
zNn~%o?K-diA8RmD=03pp`^~)tUQ0i1)Sr{+sd%U$OYqgztW=>TTjfA)8fgJ1j;X=7
zA8R~wjazT-_E^xhBfv>_)zU|<6Q5U3TPn8DarM*cx_POY)3S0O6tDilp_tm~YcbQR
zZ}yUt&0Du#EU0*W?W~RdCL8{yV@tjD_f@={^wz@3(?F`{=Iy)QlTzyPp1t@eEV0=9
z{-0~N4!1jXtX+HdWXhyvo+7TBHy7{!IeWjP>%;UsbB<Zs+T~*6&-VYBdVT-j<@a}0
zeSLN3&YbtZ=RN;>QvUzRbLYN=@B8%Y(Ide+iwf)i51RQe>74yklb`?m{Jy_$b<Q7{
zF>~h5>v7drRgY|YYtdzP?fUzB`>)$eNF+b9u&Vm<;^Nb%JAdvhTkhR?l$(*kJpT@h
z!QzWIzVF%n{oUJlInvCTv-EWJ&!0Va?KSWH&m0RAdV;ii4()z__o`dJ`(lG0oAa4l
zZ*AVZ+57bAb&oZcx-EWqclUR5bMqFFsMk7Yn-?6E$lh)ZN+0?<KjuvrXMJ8cZE57Z
z`+F)EUw*mg*Q?cc^UBl9pU?j@`M>db?w*ago2%B|ds~v8wrg$K_RD$yZ>|6P%l?1;
zzn@dTuQQQqeEzdg#$P?zVTDZN|IBrdZSLK;aqpH~uiM{$|0--&UYF+P=H6Xh?J1+o
zaJy_vQ0BCC>usyH{Cn}`rSaXo=|SEFejJKZG&HYYyDo2ASM%@B&(>B}h6k=6e_Xt^
z_bR)m%+tz)tt<_0cjwQZ9Ul|%qHOoN=aOp~dE7XXT@3Vud(V4rin%V$*H$^vT#EPn
z=k43f^Y87jl=xz9zJ1qTzrA70ue>U=I^HLr&C>Y1a^35-wo$u_pPzeouJ6*Wxb>`#
z4=mnspWolW`H{cctW?DJ{rYvk>fUO{|GV_KxA*Vfy%!6%?A~r|ZC(EJQ}^65_w2p9
zcKv#B@z=Y1ej;xB-fy*z^?Gq~vbxpXywz8=vX3vB<d*H!5j4qgS+C;^hK8Ul3mLnZ
z==J8W&f66~+}W+Kl3Db$J-n=}jNw43?D@~SUTup%e!BF?SbYBeFNc<{4qw0SUi{K2
z+oE)5-*lbG?6Cc^;*?{BHoVIj0zSXKo45RKp6DEPPo>t3?NJO9QZ*Gz3KJ*ZJohzQ
ze$Ury<^6KDRo~uNp6jmLf1XuepPBhWhDq7?vi$q|a&Lco8N7UpVfAk7r*8~E!$h&?
zjy^l)HZ5&R6oW!b!kKfM)?9wsa`DT#xl>P;R6RPvdCu~Ajn&*Wb`h!DYQLSCId!V&
z@xsLx+a#D9_Gm1*G$rWtCWeL}Zh@ev>B?s~mbN7HY>Z#cdNxhK<kKRFez)>>cRCkm
z7)f5wDqT7y_jcdol*naU<D#O9a@r?kab5>i<Ivf(>~BZKZ)-glE?oCmqKEPRcG=^l
zGPk!$Gk6Nw*KLt&OWb{Ro9y%;CI&ArP1jjzEeX?q$!*TwI%`Uhrs&a)0!@)TJ<nnS
zUcY>Ov-j9nH(7=y*N(k7+q+i2=Kt^JhZ}1Clvv%pdsp|9lXmHw8-};HnJ&DtNzNvQ
z_wb7AuajEb4nKVNZr$sjkKdks`}S?sUd1I3TrXyrJbJRy_^x47*=kXf*?Z&i)2p-p
zeti7;x_!;Fo9TJ?|GijH4?3qU{zvO|4n@~_*P9d4(%d{Is=Qoqzg))MW9rh(K#|N@
z`@h{<?Wio#>n30G;oz^w?h?tj69YwlZ@pDvV`pLU;#-w|+%A*-8y@_YTWI1rdF|P=
zbLY-oa8st&&52|2*LUyqmYQ@ON)wo4Q+sP;E`y0&fBxNFU(emn*VoYza5_DqpgjNo
z!^7>x{c^QmSI4VP@jIOHKOsLoon6sKcUJn$w;K)??AW{6ScZ?~`RU_*k<(l|RG0jC
z@y&hO(YVU5SM#=uA1|D><aPfw|2Z}nSD5Q`^SU>?zkYpIq2lY->wU6&c^ICbn_Io(
z+k=mfkDuTF!N#pZ%CC9B&n=&C%JaOdDM?R#+IQ_%p$vn^q>B7}^FF1OB6XAWB+o6j
zxOMk#?$+C9Hp$!;3wppL?A5IlA02(!Yp!MOtOT7UE)w6_7qj!r1vnjhT(~x@*f!rp
zs^9JL!GwZ$cXkFZ_nZ3FrM>y2gmMdm#M&#DpOqagbm7d~9(84tnVI>$`u~5wy7#vT
zNIX{YJ8W?7(h~E_#WBYVW1LPNW?#*JU2d&?mC4+;t+VnY!)CpE9@)j9tD|RA{E&$)
z!Hj$P&Bw?4H5Ip|uC<Tz-&|re@6G$Sb8YM2{pft$v+?fTyX^dOHurAyES|vasL6Xc
zQ%JpX;(Uv`LmOqU7oSedNac;4_?#n|DS)s1`5b=t$L{^t;%c8>RrWp|Iq&YS!q4ya
zPSw%=WFyVP*6X(TA_w0u_Sv(gPrLWmK7Ji9Jm>$1Q~dpMv3yd!n{)%Smu`8MDb_Yw
zAtR}0>ZQzSOC#4!nH0ozj&rF*va0IB5U-C9+snhl!d~?ro4)VQ)3D8z|L@f@6v!-p
zQ~4!#cBB}?kw6cQOq1Cy0;f04Iy-HOlINtb-LEU(J$v@-@$uKj#>Rb*HI_cMSk!Xn
z?AfY$yEpIMyltDAy?Hz5MxEE^PTg(#{Cr+*UR~nF&o)jI4BH~ZB3V5-^S0hzm#o}l
z*f8l;L5IXvj-^k3&EBKYWpjR$4i9L<`rW&83#9to9+&NAWtjI|k>&3{h4b9q8;hTx
zpR6Bq3EnIZ(VDtHDSprN2^SPHcJ(z2axIR?j@A3PZSQ7bUv=r(x1*zHpZ4~it{)#~
zQ?w*zUEj`i?|;vW*S>vllTPpC9nY>WvhbR;<L)~d`?5W^-xliGrN8KTUg@YjqwTWN
z`IV_Z_l2*%Dto>1+069kY3a)^pX9Im@a@&BW@+>M9rMb+-PyV6`}2#ploeSvui2w9
z<895??D)6xU%G8(&!1oa@zc||_0!XTmKe?RQ}3;MY`lH<rcFiv{!}U+(KxSf_x(+V
z$*$7h*H#9r@Bg~i-m>h?i>K4$lD5rN@tpV6E7R#i`2Js8XPf7JS~O$+{Qs@`wJWdY
z@UqovJ~iQqUi&S>W>?|k!x~-tf1b_XSMl?x&e>OAZ>^2qzVG|r_xbs`vi4Oug@uB~
zZXA(TMJd(U*#;6j=2ids@$vF<zq4n~y?gU!&rkPy6B(ZJvhP*K#(l4qK&8@IY4dY)
z?aO~&>Q?ukzm0=)@sEFdcSl>_?t7fIbmq~jyYD_-y6Csu+}b*rjWKf4nmfDe-@iLm
zVRO&^h50PU3mgn*9{o9F|EK-`i$g!TKY#wbN8^>_hW-2P&G%n;{VlHQ<<iOO{&_hz
z|1R7A{RRP-E(OUPpRTvJ!BDQ(-D_pp?zu}oUhdk!@Zeaxxtv|if~|F5uU_Bx<*9yP
z&-QKG+YVo}e*Z6ks}HnFvLQ8c-Rqt6#M=}VTcX0|J(mzpyB)QvdGB9kZ|~kJTm7!O
z{r6W~&)Ryc^|QF1P4U8uE4I(p%{}w>_V)Yr|6kp^S9c-jTUyn;=gBPs$EE~0X=qK}
zwEVrge#M2Xn|;L_c2_@bx8GCx`r4;Ymq5*_PoFjkB-Pf|rlu~fQE_Sz__g`{K37i5
zvOhPB&)Zc0yHlz8W9w`Ad;eZs+nO!EBy-b_9SjWX9;+0}xK0du^|t(8Sk!#0(obhz
zZoXV#b@}zzU9snWM&GaQ7Ju~PWAb^s-#P2AE6>Qu&5zw*_V!>i``4)2y2L(1Z;pjq
zH_gm74AV38<fz<Kv#@7!#Rd5}*7bTBTjkcRi~IlKaHd7=&!yA#W2+hkCaIh}bt*Qu
z<U&r?THRx}=9(=G(VqIW^5*0fOD}~8dez)N-ePd<(94p1eV@roE@nhbId|r4TBelA
zY`)~6ms_{C=kNc!P2kb${5=~tY%l;NjPhldH4nOIPF3lA|NHVw6OLJT<F>y!S8RJ;
zLfBRDkcHo)vfZ2a?Afzz+q7kw6Q6Ibn)^8^KmUA^4o6eo_Un1|1&<H&r&k$^>&;1@
z_r0Q)SGnZLiKJP}5=B}AMOYly#)W%{R!)0rsn2!r=d;Jh>-Op`ozru?FV}kB@flN>
zMov<ToX4%nu+UAwq-nvu43=K2Ln?jAOQ#s7naJGz_u|^Wd;4DRIP0eDIscX%a#=9H
zPk&D0+O@VZF)>$;`79Ie=}fk+uCCVB*48e6ccX9d)LjJ+54EQ2{fOgD?qT5ASP?ko
z^ws2+Dc6okbYIwcbLRGYzwY%)oBPePx%sk8BDo=8-gAk>+$~RJf-hyT^u0aeX(PcC
zwKhzm)l18%<G~*D%hiv2%}?EPR&?Ed`}Z;PeS&QluRRO<6=NjDXXw<kQGsL0lx?q>
z7!)fC6CWOY#mq2c_T1>0m?IL=Q*Ld0y6fKMv}%1lJwCR>26MLDn%mmy{n+!zx7+qV
z7MtInGjnF`!%N+B%c?CTrWNnlq?5Ys?h13OxqX*zZF_t3W~7tH_S>pcJ}LE2{&Bbb
zp5d`Sx7PoCb>_^OfB))s-}T$P=I+ay&$I9USzQ0w{rb9i`{Hjr3#SO}+P<HiVg0^e
zw?6B~ENPkMyyjV2x_(^Ezq{r4Z{ECF_3dW*DYtXG%isUndh4XH`t&}z-bEJ{i7{-k
zp8GWU_!5!c1%m1uFTOf*QkWqjQcTgs^JdQ0_{yiLO&_h_?<;=&ZLNOoPj8mTbMMA7
zY|yZ+ewQ=pNYJY0=H|Hd)0cK$YZEY%>gQbO?d?7JqzL1ssI9Zks`%QT-(COz-LuEX
z@9ivR5pMZdV#V3CY?4s&oFyxhZ#xRu)cpAH@73RvDZjSYz0Q}7jXQTKB(pZ<qsQWl
zF_Dos@7~oteRj&FE1PDxKGw+E9`&1@-BDnR_1u#gBAH7Wo6-c@F3&0Mc$~L=cKXeg
z!OQ#P?O**gO^aN7Qi9>!9NX%YmnY=^9F)JatMc>L^);^9xjlhFMF(3&qP!SfIQ%Y&
zFkg99>Y(8*eEsW+)ZRAd>!rF*-^$9~-H(rrj<&9R^(6oQwS0LQ83u;UZx_4wpF4N9
zxBYO~^2fXGP1O!(`}?nR^6~lmfBZS~=FPKfZSSw@*%TlAe#gFh|K`1$H}BnA`{u^R
zmnE;N<W!evbZt&QAGfQd)37^IC&SFpsWLEU&HDH6-^SPc`*}US{%-Nzw{O?FDO>E?
z<D+@^w*8Cm-`fu#ElT@;=#CA8$I|Srw@R$$&YnA4WU<O=sjs&dyZ6V{KjuxlefZzO
z3==6nc6I-GHD9lWe_B+K8?9+;e0lfgO+|lR7@qri>hA92eX`tA2ajF5wozF9)CBL$
zRtx@FzN$-~@A_LOFEA-6Ztt&u1qKyApN8K$8#XC5Iy(CE=g%z@`t5$bNcjI?>-D(Z
zH9tR9*qANI-deT%_R=ZODvw!yx9u;^3lwrUT)IU^Y4y*o?ELa)&Yt}lxAsK$+_|x*
zH(fHBJv&~aw{2eh>Z`97f6OqNImfR0+nt@Cudk~uc)C|xeE$9)-}vvz@w82k+i~Sx
zNl#dJH}~uQYld#A_WH@&!lV>UWccp?y7&F`eEve2>sh98B3`c-2+DlnH*h+;VCB|x
zpLKjU$8Go4;9Y)s=gpmqPOu+-c<kBZe~$lK#r5|7JN7y#l=&`f3eaBDt^3D=!zDH0
zPbL>BS^l~*VXptbud#n$q}%^v5r6P&M$idMj!XeJiDt6~<EIuJ3`<x}H6*CCXmUNa
z@ZeIA*wW@Caop9+xiW8(%nH^XMmG=5#U=?o0XuihWBl4F_=tu1(28&WH-3-XIB7}w
zwEO=zKUA)L_O<l%@2v9+GmBodKj}HLaD#RCRl7Bn6BS<gHZU+&O;B)bYN(CokjPjn
zsPZPO-0}jCxHZ!;ld}?=Jh!E9uDQD^di%Q5)tA$6oPVX5XI_2eUEDVv#<K~ZzXz<C
z-P+aDp>MS6(UYI^g%uPPPWN1Uu%jc8A^9Lv#Dz;<yey25I}$FiEn#`oFpYtMqnUMr
zkN}exWAcV?NBA23?lI~xu_WY96=i8y^`gjuBa($-1(&kesjOVhqh8T&4M{0$LQgR<
zJeLUGAm+t6M>%=zqy`3#h_!1jKG?OQDmdF;=+SE7Kby^5N<Jl}#s^3UFnKXBa3(I@
z(xY&_b(6)%CjmSy3`_x+xLA7_BMijWu(C85hIoIzr(C;!d(*4_X@}+u@LYYzn84r@
zb3Q(=WM287d+xW+-50Uj)V6iYmM4{R3<jqR6sKH>lF7|mbAH+7n>qhpoII>`;^&>4
zo0t2~FN--}I!DE`Yte%_+T5;@JNhoa)vf){uK)h+`_kQam*?Gyh>Mf!Kkn4!x7%8R
zhmW6s*<{Ufnd5~$VP4r@9*Zwl-2b~#Ok?4(sACy><D`4rJSRmhZrt;Kp<)lifr#IV
za&x{LN${Eb&1Kq<If-SSIE$U4%K1%9;)_HQMLIW~*>vS0-?4}(s#VJuZs~ez_TJ(&
zN8)XMc|Wzu8eL5G5m9j;ZT&TQ8CV`09&8a>8#?Xjj0Yy3|B7r6ov)L3brfLXc&xy)
zbjrz^K7m<&%Oj_qPcLRDh&^8_lkBV8CwQR1go)vpMY)CQm8Q9U#}|LRk)gYFo{yTN
z09&K_Qj?Y|k1Fc(`56uweE56dp$r4x@4uULZod^<xaGv>$B!RZ6u#|%tp!-y9^KyF
z{`}nB*JV|gUmhurefPoStjzVR#{`@h8U(rC-^r3xZ4pp>nqu^{XZ_ms-*&}1WnR@>
zv4wGiL~_qb>*JYgx890K_7P}VSA1#JgB^OwJ{$)nxS8e~FWchCQMvEDgmi!R%aliz
zagozNYxm}*M3&W*<gA(MRU7a$Rp$8jclYMr-TU0i@9MkswP!cId9_u$r&#f6hRG3$
za%<b;rO|7z<=B<WPB*&7!{pWZct_<tSvfhEz#FgiOlSF?FYUc{r%+<)+_>xfe?Df+
zN!_`1T0mB>;jsWO^K0f=TczA)1Sqv!@bXRH+#Ve*EiK(LVej6(e!HJm+A(OgavT;&
zHu2x2bb9YnRi~FZcK(~Ml*)KX9=ws^s_`*qyM}k*v~{o5HcOVzsoQ`5Wy!gDw!uda
z^MC3wj+^%M!H)`~x!Y#>Cg;w3&fz$1Y4gDY-}fqT$Q%##nwDxg`#fVn>E6E&*zcd;
zl#`nJ^VQbXtpb5E?u9ia1s^`~*KgVU`N^xR+Twa~D}0LQd|b3bWZhDWb)ieSrUY;Y
za4|Bhd#=>dwW&Z>T#+TAck7+PQ-?e>yEi?U)4eHW&aZjXQzMP$m+zXpb?esS{qp;N
z{(AlUclFk)wPEWE&utCLoE4dUS?7CgLQm*?3n!1Yaq-d7r$3#M5<Wih{ZA*3l}n!g
zjGPvk?Gh>G`fisT(*!R@r$mv|NH&J@y!(}3K3qK7JzXz;r_QM$rH_ur%elpLA~qx(
zY+~gW`?K5N&HcCgf89S-^W)z0{jU~&-Mi;@JPX4o{r}gmFh#I17|e}6B(SU_KtV>C
z<x+!)naHiD2@EX^xsAmiVnkRrY|k}hoX&X6BTGXvg4;7m)TxiTN0DKI(3*`L%Et~!
z863-MUc<^FmUuuyk*7bct=L6!kwg$r!a*%>298Z`%@-RE3bk=CGJAMxGjb*hGCb}u
zNMRI+a0&?Aqx>qu;8GMr6QcnWLk~mp0Tu=a$qQmU3tn}nB{y6U=4>xsqT6w22akYb
z0%M{Ai;h!}^Q6dU3QP;Orm{$|UAUIv@u4#&_5R|B(EamHM7-bABpA{1j4O3z;Hh7F
zTuwb}b-lG!k0@T^TC<UbIh}zas&UG-uM-RxOuhO{#cY>VscRl1^C~`J#TEv|Zh<2E
zN9He_-Tb$8HiWb%=uX<U``gXn>;HqF?fHM;=KUDEO>Ls?6R$*Z1pd`n^59NnY_xsx
zyFFXK9c*T=-d)|^&OZ6$jDTGm_w}vva@5>%Em6eu&#@e<y~W?pdEfuH?Rn+(_3`@)
zK2CaGx%p>I_TnwK?%&^E`~2F$gA1QmN=#0%TRf#~_uSLr>-W9?Cy_0Yd@bty=i6`3
zEq?p<Wyvqa-~EDY49Q!<W+lXUu6fq{b<L^yM=isnL{lwi`mEi0Hm$h+e}aWf*4kzT
z2_Cj<HxxK7nXEOMm-F<OVVgqA8dZj~VXq$^Ub{)Bd(n@F{q<j7Wv{ndXD-!ObARa+
zL9g=pHZQ+ciTNzPxCpf5!G5=S=+qjC<ZMR{!`Z6yUO%f`*K1e(?M#W)-*4sn?!K2d
zo4xkx)~k8jwOcm0S+BdEVIp%~G<E0aCnxW{yLa*9#S*KNo18oyHAS7W)@mJ}{JgSI
z=KlVAeuf(R1yh8aY_H$Fc`t3w{y(2if0w_b|LIc1V~an=^Z$JbK5ujPz5K3q(rpW$
z@0xtlgo8<uC0T|+=K4_%&9xj$?-U9;RZin=cUC-l>(|V*)u!`(Ez7r<MNSh-?c_Wt
zkyvv{DSM0Av5d8r&s!eYoL{|FdCII!CdZPTdN$5TxL&v<=<&yj*9XHUso4K{$S-}?
z?dzh~RzY5;W@w!Ds`y)Z?D563v(2|}-~Re*)l{`G-Ct8zPZxBWa^c_u3B@a~OSfLD
z6A($wT(j|-kyow#f|hg7F25{s;>a|6J@2_>wq$ZtcD9eq)vT?*0{>^&&6m!$J@;A1
z{MxR*-Fr5<7^L+So|~+4F{*P@&7U6|-~YaO?%d?Lb9aPwFSa;+N#}gc`R8*~Kf7o>
zt&&qrF`Iq%Ip;wZ28qXB(&uE)&8^!%KXvBwoqex&&D*|vcltpysk4i8nC%bD`cmcn
zS;dj#*yN8ncFTJ>1KSd3oOvF^A$4?$p+mrwrLQdtMY=aRNbLXjOFDB_RQA3PNA<Tx
z>jqA1Z*M>A_W9toYkz-#-*xv~xBk8zTQ(U<@vXghYlg+TwQJY0)y-Hc$)K}#jhwt}
z*3xbpcZPYdlX@nra5DW@nHe`_&c#g($v%-HcM7{U9g!$LesZ(T%=6c;U274zef#$M
z{U6gNomn5d|K7WjRad_K%yH8^ed)^6Kk4$~J+HUk`pNyg`mUa$ONUX<Bb(FRn-nDO
z@2!6ScK$xysamHu#jQ^6`K-h0-K_9JUiR+(^8eS?&R+LCc6VLw<0~sqX2giKKL0IW
z6dnmJ(sUv=JXn9=;<^9dme>E;eSP+|pZ{wTe|<i`{Jr4Tnw1MDg&SOA2rXF6Xi?0^
zf4pp7WDbLOGUHB$D~vNTbq<sYs2S)h%$4$D%(4i1VCbM4!M(6MC9kzXjP*%U4@1vY
zsVSSp8k82WMRJQZHVRwvMjmLGz?i+Jf33fu#O$8jiP0=!%mwn+ECx(02}Rsu0yi2M
ziZ(t<SmG+RqFF~ld9Bz3MFkcE)?`QT)jR@C9Gje?d<2cBDX=hHYS^&AM4@R5<651J
z2Yib}BzYYK64{hDNUdR9nyaXAGDq?4C#lT|hD<Ix8r_T?8?QC#99Z<dbARpm$3LvO
zlNcFlS}Yn=9|*mc>Sk=&+PZ0<LsXO|qp|`E2NU-J-h!T<jkg-Y7TjO#dhO=PMM=er
zoWd^f=k2PFpB3b&`gw1)2!~Ev&3|kDXXfW?-qaT~UG3j?bpO4Y6yDVWO1?sxQ{Pud
zy<DVY&>-KI8h9+Q;^m{IVXJ@6eJ^u=cX@tlYH4b!>lD?6Qv|i9Jn8wpul)J9x6|XQ
zGVNyD{=IVfyxnge#R{vr#|lBKqS;Psd#6USIXW1uJ;Hq~V)4yi8<H1nnHAczxFc}Z
z^PBA!Yd%=FmPC0cXI@?MLvh}kvel**c11GV1M~0fuKs@RuJyk6_N9+k?$IdwJ}<|%
zqTuH#(et0zYz;jkbVwpOWsT`IskQe@8^tQ$?aUK#^~(0joc8S4Ee)>CI>Jsafi+p5
zOIF`JaVdx4c%nd<;N2aU*4?W<{Hd0~<1&k)%2cHpF*~c)YP6WC`CgtocW!um_12p?
zrqW+Gr=N@4Q&MO!-+b2Dy8Zu;Nw3ehzjZCjJo;>~wDgp~^PeZD+<PxCwYF7*@jw*E
z;u{g!Jz-wH>cZzNQ*}Q4wdjj_d+y`MizzlQx7?Qh|3v-P+H2bO|3032rIpCTuqABX
zbIp|;stf^Bk4P>($mq3l>o$$9mpN85eJqki9-EvNRJ+PES76bk7ptl_ZxmzR1lm_%
z8uePm^MKU(&z%a9)3^fp*qxWU=&mS!_oe^W_jmX9SASn;w(I(9(^<W4dk<=`wsb8z
zbLopSmp-$7Ok`y0oZs`}YwsSEbmsV7_uyw;q{!5>$BXa&ERnjJRVb3V)-`eoho)wy
zzkyoIr63NknL%3Ti+eU`a4+@UeV4B}AUig*fF*ft>e6Z<r^zOqe-4z&Fcid`|GqTn
z)q@8MZokb;W@}zJ$;k84$&{G&<`T<i%rQ~1=)3&7Z1&l-7r(22|L*gi8Wx&0L*$Tz
zGsnReg%*kBk1s}K-pw%SHJtZeUS6J`y*X_6-aT7lSXVPMr21&x%rKjM_F09^taE7+
zi{19hwOyQicdq^KbMt+d8?U{Z|99?vu4V(C#cz+_p6loCWjXhpL~`HjySvN(_nO~3
z(;cJPD!A#|u6flZB|p~I|NY%4|EE3vztvJ7tzLt5k3RPpR?aK6x_dJxYW>xvK~d66
zOC^3a1f*^iUTP4P+_U9kp~(8RYp+UweOPcr!@BlY$>y6^yh5*s${c5KuvDKC7CSjA
zQ||NEuU~JLysDHt^d#0jWnTK>hZ|<~s<wpvDh+L$krw&?!v}Z!Uy8?m9QChVb@}C!
z$YZj4OMguGeIC^Qf;PnJS(mx%->v-p{jmh|p87Rs-BXP=rgHW$e4l6<FlAa{$m)e{
z{p`oXUJB=`aumFA6lpx$5Huy#jbp*Llx6D$7v5<wTree6s)w!RK+=ju<@c=5rRZj)
zGAi^<3<~q=W;AGx>XGT&!lJ0F*kQ=PyoiO{fzzOki&ujA!l@gqJEV38Un>+i*uZ&+
z;mAf8W~Bx}j@}-|!~<U39BWv;1=Su{1aLWsadFx)dL<Za?QuM_P$Xe%s)&SZLt{Y*
z^8%JhXN=lp+LmlM=5W<EPcS5mtH*y&__2nq>h|-_h(;N(@ic6lkh<;avBD0Q%=F^b
zDi%D47#?OhT>STDhrv2GQ~xv`!^Zi&a*Ql?Obp2fA`EUtasRqoc`}~utk|yK4=ybD
z|Ljut|CWI7(>Gt-&sLMdt9?F5Q&e?Eao(C%A)bb?RT|v~AIvBYTYYu++<X7-)y-OV
z{J8r*d4Zn23J<*ck1dYg&iC%l&dJMOE|07Ec<Soutx>f$a^5R#?yI*nn9ltcv^Gq?
zi+j<O842es-8{U0I{t1JRBD;xy0UcTmZToTV|FPQITf!(sZI@(x|dn}dje0<@zUdy
zJw=XwuKe^%I^XBmWAV5jH(I;J+ZSIvJKMhY^;&c3v(JL^J*9aWdJKD3ao!cyp0@Rx
zRIh;lr6V706h+g&92K{hWox{)>t>c<&t#R4HuCd(-mF@r(WJn@@JEha(@j0=+N)Pt
zB1b)qt{>x2oDvo&lAE(8H)joR`{KQO|1N&KZ&H?t-17YWQ<uFAK5sMkOnUTpd7GP+
zLHSqC&$ZpZY15sTC6`RHO{Dwf?d5p-KJR(Z_j>0#0i`Y{h8bs{6~@dyoA$QMn!`EQ
zXZ!Awx4*6`>DT?bJUcp?|KHc``@TL}9{)z~>y)rXI+smyw?_4Rw(;gXD8EQDbLm#Y
zV^KX5U+<a{;KXt8MnraR<@47qr#w0ZoQ_GHvwR+-dD2o{LONM<>E}u&j_Q5-ODp#L
z{c*7QchJepvzOcdZ$00=$%P}ar=PufclmoJhs`(7*egt)ZN2Bz(n&#n>BiGPuLukF
z%3OLNg26>H+>29_TXE5;P3?Y{F1tns9W!v65|rH&6s4Wp>n5Vy(>uwDE1B1+L!e2}
z?ER0w9BOXTYkQ|`Iu(`F^K+kkTcAM8{GVUCwO41mMzZYV=a`x*$dVW-viatgyDzhr
zx-AYAV9A{H=Iz^7#}9e-3K0u>D(6jK7CG^G!rPgb)9Y{4S6WEK>@8Y)-~P#*_3PK(
z-CHcqkhzxqaN_#gYd@X7Zhq}`Va|bPmFFb8vrUuFe0#k1dVF=R-TZ#_$N4pnr4t2o
z^-JI1tAFrY?qJ2V^wdZXO@4kpIs3XfXP$43I{USzX(OxkOdpwZTd!4yeEI#?ZLy=l
zx~o~4lYG>I-|e^-)e|u7>0LknDb1U7wp=?KHalq6GSAKTG+I~KL^jGxB*z@T8FBxE
z?ft^LSFeVis}TL-runtzeqrqO($%ZkgjJ?aajJTMCM0Vur{a`A{+(VYgQmF7+qq8q
zM_r^ykmmKmO*XIPztw+PEMK{={_(Hg&*FL#$)9Y>W4CV-(}VR2bs|2Tb~;`1`ssbX
zwXaM+xcqs#{1ZRtUPlfFDJLd|2b0q$mj^An@U5>ed&kWKa}HJHv@!QGp5o}{vpi#>
zka1;0ui?=N;?EZ3A2MUj?&ZGWuIl`G=TQlXV;a|^ny)S3RoKul!GIxQ_3_{qzoNNo
zYztFnTFLhEOuUw!uqBaYnWYT>*JEnNe3wKHG=zy|ax)w|^zp(G#Uf6vC0C^idj!~g
z6ZH;AFmUxSP3A}z5L(jM(L5>a$+jsB3@wb@0*Nc81aKUX>e-;@ye_+(zvttI$BueA
zvn0+t_CzEeP&i__;?5cMW8V$<Cu-?ry#C1%ZSX?nK9{nC#2UutgBdH@BsuLaPT9h`
z*iqWx(yBYlZaq_-vh=H^Kububt$1RS#-?KprVR`lOg;+wjEV{p9JZcUoDvuxJl|_R
zb&A2$C(5zj`;4wcEYaEK(6e^hDJ6+F4bB(O9X@_K{r`%c|GxHbIlKQ{O$sk}qR`R2
zr)xGI+tJr8kl+*+9{zl@<e?b}K_ae^)8-W4=Z`t=d3lOq+M2z!ufMHczwZ(ILGk@R
zj`r8SNv@oC{#o($QcLsAFGUisWSI1`yEn>P+*$eQf$javUZSZ#8-EuY@non?KKb!u
zL(r|Pt@bJZS8q{UyY<qsC~k@5mL5a-Ddm$@JY|jsoie{y@%Ui#+HP@uo6l#0r(Eow
zuJ`V(t)+#<ovIC@Z3~}QUXwT#@$}fLNgK9=z5lgABDwFd`{IQf-c5n|nUy9oKI+1X
zt=HVNUjA-0RPz=}&OLYIq=KRo$K>ztW={$7XcW-uZVEi4F){V#%Ws=Z3T3}PI@*0}
z#?72xlegcidpcFV|JdaFKltmC>+AnN_@Ll>IemWZyWshMTCP+XSg5ryIZS+h`K6Di
zB#WcS@sl-r%U8v%{>uN`+uPewz~GpMVrpPQ&mo1F*y#7)s`_64`QdK=>F<N<^?$Sf
z{=4{~qM)Rt=GB#zukxZbnSwZuNi1Vwm=eUHc)c{cP`7WfiRY(99L*X$PA!6}5!q{}
z26<%`8@0wPO*K5$wWvUrJyGY>rO&mhsu7QO<t@#P%zpm)=f#VG(^6NjUOoTso%F5O
zg1oMOt~p;U8?H4|CG+RO>*q5})*Ric(f3(r{<$<SY1PzusmE@q__{=vSiNoj`}bhN
zjdxo(6)&GWQfhln)+uw|b1yH30-5PSQPY;LJd-qK*SzWJk%3P>-|R6IJ8HPlB{Q{G
zwIw6jz-^;EV?)rTh}Bb>Hhgvad+x2Z=cHea=PfTsS@%7*=nK;7QcBiM&zZH<ZT5lB
z7SD6+R$tqADWgRsP^8rA?c;+NKVSTO?N;3O$<KdE=kMFOZQH6XosVwSm`U@sPyYBq
zWp~%-zkl~GUi?qp{;MaqffOI(g6pppo#gUzYya#2t0^zfFE0Mv9sf&c>6W{BclZ8R
z=u>ifnPc|4WY_$^Z=UPL?pm^SS<g*j<|$LW?(eRz|9*1v)o$^)ihryO1(xjDlF8oQ
z-u>IR^YigNwkX@7JXMKB-1VZpmC><dfmd=&)@+p!_Q@#KHT2r?IHgi;>76@wa<<>*
zd%o^*h?HK0Gz(+I>z#T_x2zILxpOfpJyLDzD!WftzoxEDofCX&jbUn}5=)DKW~ymL
z^&R`F4+*ayUOT-1_xFE~PfyqLUoL#CLV%@mTKxu<-H>4}a5F2u_2WH$3(wXjoz3!<
z6>pe7)XKDSFtjC4R@-)0<*r(9w&3SwJ%YMxLk#qDL==xV9~9WK(d$5waOti$8S8r4
zk`;V;rzhwraJMil<zVz+jbdJ;e(+(y(}~gy+}9#h8x6N?>bX8EV40$k+bJ30fLpV8
zOc)p+uy8nNuGLap^)T4mq0+=|o~+6QFYh&1r8pXOHXpj7acCm@I_AwXlUDZ1ws0yP
zG2#|$5D2-stn19QLvC_P61t_e&)EC<`(^nPbJnsR3s~Hjl^7hEyzwiO-dm5TBN9L4
zo)~KsdFx6rUt&0Tz(R>dfNAmS8~OoU8jOboRMk(#es#aD_wl0-Kijd4-5dSF!kcU6
z*;S+*4?cYF<6Ozqscb2X!2(<c3`-k0lsL2|UW)J#b~bR5Fktf%RQz!I?1Qg0Q&J1k
zCcm@&QU7o6wG9SN^Im5q|N6U6<8;(oF&4+CM<2{#KJaexT<h{Y>E!9ts=iuGi;7PE
z<?inOck$cf{T9!~&&{uY_w%{tb1Tm+L5>0;b?gQjeRmzQ*NQTH`oo~8(qa(Rp7_J@
zaa~JL_FBU#Bf0nTZ-kwuPpjgnUr<zOG$D1%#$Sg;-j!eQV%>Uc?QHY=HJ{IxE&qFF
z^Lew`YcFQ(*toCm?W?cX?^XQ$_qRGxVvb$$tiWRuhb5G2jM&rfuQX$5*ra1~K0Z3S
zcF*48@9%8Se{NPdv1yLLt(PWKr!2l0z!BNKxGJXFJnv1q0t*Aj!pDmjzbuJbeRYf3
zJo${Ja=H22qjZmdo%B;iK&fR%pKx2E$kDA;H8v7H>6=Y_KijNlYV!$HIN*Ky^dg<5
zQ`S9JxbDi)xhW*5uzjw5{lklk+Y4pp-nzrWpqVOjy=6+!$%7v!9-gZmzV40P&7H;H
z`?h|YnLbadU;XdDgPYIWsV{Yz!J!y)UAKFYRs>6StA=H{&HeS?K7aV|;lqOkmtS%O
zhIzUCf8n9Ia>}JB>Eu<NKBpv>zWMQDhlaP)%B=xnM@!6PdylyWwgk2?cG-xhax!ov
zAKUSK*XPPdKleS~wNxN;mc-iLi<e)ja4r5Gd%tS$#PpjrW{>Bv?^`}~ozMjXCoe7L
z4g0p;d;eYjea?KlVk_@ph7~<&u7N%7ixs+VtqohheaqIZSM9B0;v(Z-ecf`6?|I9m
zy?gh5tT-dP{NjpWuhWZI7@9U3Ms;kuoA<nO-gC)AF4D{mVbj9-`1$(!`uX|!Z@=Ak
z&5a{)Y5dVb8@b*!7h3|}IcTQNdoI=x5Vdk?)a0NkTdVfoj;-3T)pV}kV-2pyKmPnI
z_Mi8r?tS(B=*UQEJ~sP57yC7q&Jf7<m2rLiu_F6*;PTtKX3|bxsxA_)u95e4*8YBY
zxc%|TlHA;{!TS4dyezS~e*5m--o+MYCry1i_1{Cq)Gd+u75`@5EQ#v8a`@nbE6>vA
zJ^#(lF7YsGZQ;X5NB3xSDP6xM;1wPo#{cd6_itt9ez_*I&u-F?`g$zEpkmM88(;6F
zZT6J(p1dS%eR`!B%RUWnMNy{}I$mp2x8GiS{q>yBHs=`?n>J2R;yCoNBBe*vX^N{K
zN3l%1kW!1r=}Fdl<ucj1s-J((%kN2?qug_Pk%&{pzV%aNdXHKAmz972Hm~m4%V25g
zIiG{3v;=u^EOeQ|`uyDfuW=iZiZXqV!iwE#rOPHvQcL=^mw(v{X1SpIy*@%Rkt|{Y
z2?i33Ow1>g1kNmB6BV|eJ>#n0?r(>}b6yKIIx)uEY6mFg?f-b}@#5=wI_%5W{ayT3
zrTX==|Ax9}(_Ux4`C_@}@9wI5>L<LP&2;5TT)-m3Zz;2eH98`aq3B+(-1@ZFIvyLu
za{U91T~<%8Z)Q8cS;eKNSvmW>?B0)e>uvN?)D9#De4fypGx2uix+uZqz1myq4sVR!
z`J*uKMn|;M#K(_ThRt-T>&W)r|Hyr#Y;JFY_VzZb2S#rMTNqjx8v|Az*ufF}A(^3P
z?pN(&A0M8(up?v6D<4N)r`74}FJ9Jf+M2M{P452R;G&wzRwsCMXC*4@Byli%FivAy
z$Pwtk(AIFtBm2bC#0D9b8S^-Jt}$d>srhyK;=Qs}?^0HNd~Ld=WY*)mOnuy}jP7?_
zSt1oD2!?4JNd5V7<YtqO2e((#gliHR-#RvO9FSs8IKZI6Ew*6h>i#m_oe_dAIt`n4
zoZ890fyHFOie7mcrweu(pOUY?uDP=M%X)SB$iqUZnST^~FaN!}_mtdG3Gr0HV;c>h
zCDi|a_m@3$);#O-ZMWar)qPrWH?R1(qzr#t{a@3TkLq^+KAsL=pS4sjFZb#rjh;oP
znuS>y6+*;ZH{Z0fd*`jWNaM;apUIqVD{e>6Qvdw@u6)l%!(&pjm)%S-cu~5$H;uV|
zLm^YB^PXc8$q!|vueWDJ&U??Tn0I&ARePI1TjPIky*zvQWD{0~>!td!`}S=9{p8%+
z+t$|BYs+?vx%X@=?+rgDm94W!dD+>t&u4pkpU<m~^DKRRP1oziar>X08hy_;SHAeY
z_+-lOi;r#2>&5K}Sbf!f@x}9eALjCg<>|BtEZq{;t+{y0g_|Y6zTM7WucIHougJAS
zXpO6cuoLIOC~bxrzRL?m)~{J7CoB84{};c!E!Sa#bw{JWzn7Ply}!GDd(e?hDw-OO
z41pr^_ZPgI8XjM0`~J&J;~<W;UoTyn^!}&xYw5p>7k|vyv9a=(cKqL0f2;YYO!At2
zGskZB+3@i2t%eecOH~*=*50$-8<go}lD;NxeWU5_>S}iO_P*C%nx7X1c)fl9E>yYg
z*qk%31f4hzPPusZu6pxB1D?Y=-o4ijKYa0{!a%CGNkON@K|<K8#@>O0x9xcO`#X`5
zu}3BN*_+q4_xJVnc`5GNd+*exPd1+S%4=V5jr#wgz-Z>0b!%M<b-j&S4sbVVCEkm;
z{Bq0Mt-JlpCaY{b_GQ{Mi|3KE_}H8OT`atQtM_Z~)~i!f?CdRG<ge*}^ut9*`}88O
z;_uB0JkCv>mxK~q3=N~yKeH$<*{bRN^7oVkADK;i_AHsQtM<3pp%=ftzMf+!9@8`7
zT2_Af_lJkwPivoEZe~_ve<3QoO8C%@PfeM*r#8JQtJ-QY&+pj!z29zK_P4*f;`;ty
zTi4fqx4vKd`K<Y}%|8S8*MEI=_4W02`~Dr1Ucdj}uL2X9{$tl}#s59CKFEntp(oj%
z<K3NIUoUy<Ypy*%*Y@|$^YwatSq%v$a$9e|y;<|lqVL+TQ%_G@@7}%n=bl@VxjvgO
z@*ED(T-x%%wm!FZ@4bvO&piX5Y^}0AU+h=0IdJ)uzGKOnEa^7hlfriI{rlqL!-tK}
zcb;`SEH!z_%TJ$*_SZ}NaGduvh+}Dp>Fn2)c4|i+o=Y(JP&+?>E2yAd)pOAnt!^8A
zuJf$tESLIp1ZjtgxX!bToaM39kU`PKQ*-H)o>bR35!cN(Ck6Sb_5b?YoMQL8{r?B~
zH}Bsrjl7k!t!vSVZlw=<Y<v?9eRseM&j-_wmuzScJ|J?4<K(0Jd24^Tb|}lRJ_u0g
z$jMoAGmZZ|yLtTwapkGDrH`vNeEf4%dwTJo$>)NiCvz;UNnJTP{jUOt38$gcoX25n
zeLr~gs!1?Ee^4p#D=d41m}aV^y97h{G8N`1<(>l(*~SI2Z+6(dcyvy>JXKLIF7D~q
zFIRs3`j}Hat?9kPdS1rQ>FyU3D)!vhKR4Gia{A7F@2fR<E=H{uJyIGfCicxE=~iyY
z?K>uMo26el+0T-bIHuSWAkx5Uefok1^U4MH9D<y8OGccYa@$~9B*WSR$qt$ZZ3c_Y
zPCt2g@uJWDv}Lfh02dpBtk#@Y3l_d^kiSS{%R=vK(Hx022A8HZ9d0yc;BjjXSYWEc
znI^JR?}uJMnxI1R0f`F&AD&)adh)}`$%`Kr$W`o~d{X0l&i3BL98!h>U8jU5iJTPT
zIdDnH>6%pc5~I|{PeP}dG*i#dI~sO-lS?IIB%3RzQ^eZ3%*qI-h|>qZPM9(w^>BT?
zsg6BQt4QRuWszmi-_3nr|6l)AuiN_DrLpfT3QDfnACidQRr2!A&0?pnveic|?_1m5
zyIUJn`fcx@!}9-*e%~*DJn-uJ@R`k0XOA8GweoVhpZ?dX%P*H~vI$ZB9%^)@#?Dzn
z+%>P)^w_R>^&9FxoX!8IeZ2Hq*!BMY{=U9`L8oxNc)RLvIt&&2&P!TbShz^|FTbqf
zX*Ks;g$-ynJvKHnK7N1k^K&UyE01nf_b<Es_E~=2WBXqUvZtedug(AaZ*hCS-Tzko
zJs-5?gT0n{9+HsdY5Q9B*LeQFEnCZ8KXlGLbKL&l$GH4V1Bo`rg2%^tk6ZiKJuk02
zUV67`v7GD0>HB^xH97zK>#v!{>F@9C{rrhPeqZTxzxB6QUYD-_a=d=W?%mI=&i(xS
z{PQB8Nn38_h^01iGG<#ocj~Y?eaJ#=seqT}Qnkk?OROxn7G{~a^?a`X%wGS&z5bK>
z?B!<DriX9Vsou0ZTI}bqU%y_SJ?pmFQm%jZ+;cB4FW)X_bE67$H|Dph)An^wkH0P3
zeKUtkQNW2!fy*ho=lyT#*URnx?>xW%(<|-!zwdqD_wnoc^=sA?oSS|2*u{?<pYN*4
zthAE*UH9P+_j&6(KbQZ1Z66yQ`}@yxJ9dU1!?ht2E>W*7y53p~&uV<n>@Z1XZ`}Kt
z>GM9;y#IawfA{wKUzZKOOjgnTbZ4y>vtW_z@_RWl-+y1b^|klw)b`VB(>~Atzq$U|
zt~e3a%vndb-YC7}b?MQZ?YH0lZT`DC{rs1HzWX(g*Xo?E-Ww;;)-Px0Gik}~*J71&
zKlWW(W>h9CFYkXWc<mHJsRKfwmH*psvofrm64o{6$gfC66~!5WQf?R5|9iFG?&i&(
zpY8vDKKSv$uin=T1~NQ+zyJE}7H&Jw*LHks)m!cOpRc}sJDgwtTh*T9+VyKq3Kljt
zH|q9m-dXwTSnu+f<Dp*bbaeOEeoosPczV;G%WwPClUW{A=`n<K=I@Pr?;Zc|)7#tI
z<7=N@4Uez<`sHQtTtEHOmmU^W6ckjvyK{5tQ`L%ei$3c<fk{SLJ&G+#EL)>$O{CVX
z(fj}G`u>0J^?%g&J>UOfqxh}4@0Qzto~b=u-*VmcyzRF4<@wt5Yu<$0{rl)I;3eqP
z6L`H;_MOUS%jY(mw}~ven#ap_c=6+d`+tc4|5R%){{O-I|9`V0Pk&O`w{}&@nmobO
zNItgX?tj@1^e$cc^kvDV71x)BIEsM!Chzv{-v7ON|MpFrHtpN@QC)xUl+>A91&$YP
zzkWIDd)3~L6?4RomRN;)B|2>lVmKgi9<<y}M7=j{vDd0uK5CV5*It)yXtQ4T{O7G1
zDwYOr#qU%ygCdz0?+BZgI`KKfgw&mfD<h}12wX4i-c+$?@7}FjO(l4GxBkCw|35u2
z=Jcj3QLlI2%dpAY9u@!lYy5v#o7u>VQkpDyjXeYI-Y{bQ)V)&d{jbeD&J7IG-X;Ob
z8@Ej@RPxN_Rh+`e%5hlCDL_W<{HLOhzWlfUU#_3?D{H2@(~Jd`Qm3Aqo>=kyZ0fNC
zUkqNAnCY2ZTOasmz7F%Af1mDG{fMaj*;+3$-`4!jZ_nz~rH-$w`R~>Jy|=yYZ})kD
zf6>o=oVX&t;`setyLqFWCrh(Cyor0{eRsz<YyU}yi+;`jd^J7rb^ZU7vRhXEKi7Nz
zPg~&sqWbTNzYi6ACuV<B|9^Q$&7;YeFP{`l*zx0y=&br%UJtatdN2R;Z*RSg#JPk2
zCEPsR`pxq8{3!d?{Mp|&{mt}E&9?8BuU)-k-rw2p>(qB&`=!6Pd-{@JYTDm={+>5z
zSi85xWFyy_`wT*g9QV$t|8LdXZ1787ceWhQ^PNrNW_7pkzIb!)-#3fR;(q^QMXo;a
z{%;%+QTwa@Am7%T`~@$f|J=E^+P-ee|8F;a@7?}m&&aUa-sR1-v-5B4aC;E0lf0LE
zx2n{kH`(uQif4cRAJzY%=<oj3_N9S0{?B`ONwxm`otoEgPrjdL?|$c={lRtG5C1=F
zkp97)U;lo$^T)U6Yo4y=&=8vU*iQ7^rr+EDt$yiX&J=LzQU8x83o}y7HgZU>W{gg_
z%F29g%C5wKHxjWm3A@hSxA@03^WDtXm4Om#*R6e4$=2{m=kCp$fl=9OV~@v1y_#!V
zT=w{io6K>J<h3G8P5QF$=CKP0O-nMH>$lwaorRZH&&J2Q_C5c-@4dyGpfKN}zcwub
zEDN@<F<gIId2C6LQDFYQpKWHx9`4z`Wy{8mftGDsuC*FUEZ(~Hs^9LrS*Eh@3XXlU
zu`hn+GfCz0%P$`u6j;b8G93T<Y;)z*)PJ9CYJN-z+_r0*RGVYulR4IjB1a2z>+`pZ
z$T1uVta+p-$+z{I^y}BItFO*g4;77_x77Xb;)5R(tY(`@pZ&UZs{s%5{r&q(>rG^A
ztG=B0{@XS1NZ^(&dq886WvgHA=(}e1p;_Sr=hCR`rBf{}Id7ESJsT|TD4}?u`Jlq-
zO@6CO-~Re~Fk!}$n|F7YpW3vfXYKm+@jHv2p1HaC*bD=n>EY8_Cq%8T`=61YzyH4d
zuBxwH&wn`za0IeBDzwb-Q)4J7DA=%VU){SqJ0BMO`0?@E{$J0`K`s9)uYcABbQyUD
zz5AfRF-hg_&AKi11v~a_+jr&lv9Gs0kJ&Rc{GGu5@3nbeN~E2nzuM!#S!#{%=i3!O
zdo$D6JpbO49>yC#bJ`5K4o|Rt*DG!Q@6GxDK3*?>?|Zzf@9~yfb2WMl6q^rjShYFF
zEPCDJGijS|mMoictLj5T@w;8`KA+#eVapX~j;ED|5<E5cm8TpFEO~ZDQt^~VAESfU
zPe;oP^}Q=O3ePRpcvWV_aAC#u`cK#VXRTfK+TyhL-m6!?=H;LK-mK$2zwXyc4KB&Y
z?CkCQayA7q(}Qm1Y_t2iQrz6!tY@oJhsx<sI-9QrISJPNuU|fGSM1`ghks_+Xmu6+
z{#Z6qymDUb-m0b7qq`p8h|>5JBkgREHYd9_$>x|ua*Ke|l%nIMuX}Gje0Y$5-~Z;X
zTd!{I?Jav<G-=7^n@9MWj;(nATkm<_YbFM@mg2k~MX$`{ka<%p7p9nAUunN&)92cm
zXVd#0y9Dki%vyZ;rIzmV&yn+<R|Xylyz=@h1A}74j}I5mO;+!hw=at|?^?9=>(=7u
z=jPtCk!7n36xkef<<YHUD}y7awI&Aq{AqA3Xyw^pX(z1%8t01xxw3s^+Si@lti!Lo
zQgD?`*y+=!C6e2%C4?E4Ou6J0-Whu*F;Jv@x2)HT44ZjppMSn7BOJu}dg%lU-%BQk
zITCxOPWk*Zr#wA9xAw2{+;&z(8Ee<F$3k;$^W?bI@qC{xeT1DY+@?f$_l8|Qxuker
z%1l=`tJkwrxZmdAjf%Yd^WTqedn{~>mRyhTeeM4(@9gu<#c$U?*s<@*;d!SY6^pMG
zGta-rS606MZbez@-z#fnSsFG>?9cnV<?7y@_t}@OIXt0zqG>`etJ`$_*f_g#u`|mm
zK0Qg3pKIqm?``chsn3(I*Tr-dt^8crEql(dtvBYnZOxKy`8$V-cW>Hq%er=+S>d$Q
zzsbeF?#XVyZGEqPZN15fV&=Ynm78~OKd#%fuk6~Tt6|06TW@7q)NJ~^_u+<$S5-+{
z&vLCe&arI58Qo(ik`fl4R+_#;T;+s!wsk|ffFgr}YC;o(a`r|IT~!W2t^W4!_v>!<
z9x|R^v93Jp^IF@C?@=cfe%>zk?oF+EPdS6g;@z+3v((nqRKKp9c2mwgVJ&Nc#g%pO
z6CQury8Yf2HoMQRS1rm5J(H3dcISP1Ce7bgU-0**^tReX6&cckD&={1eZG~Kgq@SQ
zyk_Brt%skaZ;tujm%tLq_|@#zP4l;}_b=)FXZk=nJL0p-K?&1Wz0a<$etvG=TtD^8
zH)A*wr#Nv~&I@0EUHYrlLLJ}9CcZJ(S0DX&H9LHL-0oW$CLD^D)0iAYuAf@uv3bp@
zx=%6Y98JRFXV?$Ons?20+g$nT3frL*-<daj``66Qp?I!xbKH9K*({HBPN#j2lxUGy
z*e$Ln<aPV4-_q<QnOSRUU#(nzevYlR9Is{hj>i&<Ke9hhkKJ4J^vui4QPQVYm@d=k
z@~SO}Jzs2_p80cT`o*K(;*Tx3nl=>4nM$9v=+cYXqi`xHGkM{wJDZ(2ju+1AeP(>#
zw))?pohGMOTYC9)ysvbW_%$zm?b=PN_x;I^zjya;uGy@&Vc9lw)i%%6Xw~SxyxiaT
znA83B=CeNk+;THx&DyndcNZw~9KM)gBH7=2Em7wBqZ!tG3_i;*D{xG!@;;lE{rStv
zn<-jToH*95)5%`C^YOa1>jS;4=k{HjRXk7J)oA`t#~*h-pLYxV@#5m*>v6SPZ|21A
zD4191$065yG{eHe#zu;#|FX*8JL&e(*;k~$vMpUBvh*5P=)`3CEgf?}Mem{3;;E@=
zcC!V&X7@f@89aOQ&ofVBv_q#AnaG5_{1N~E*Y)4+wbx6tzs{PZweD)odHXl=#|qC#
zO7pgRPAk3jRy%zCy8JcWL3#Q1R>jYHo>!&@{z$C&cc@k8?3QWAqSkJeXSu#Ec52YE
z!n+a7*XlO3u^yA~;aI#y%zetGsKpCiexAAPZyvQ)OX%F^Jy9Z>xm}AG8a6*aw|4z{
z-}KKmrwyEX!&cwSdH42hs%xOw&X8RfGuEtKzjNJdcE_a&iaz&rH?84#{KIQ=<-<ou
zQ_N<cOAF$-{(Z5*9QDrkzZ>66C$|V(lX&)f&c-Do3}OtSqT(%=PTlz0s$cVQx&7al
z(fNCSUW?9;+gJ1SSa0^*vgLQ*rDR5(&6hg2c59HArl{JCK&7dCHTFEO&zY{j`&Oal
z*4whs`#-yd*%rR86xWN3h>q@kyzBjMuhkZP?vE!57(J=UO<j63CvI<*?&%;+mP0eF
z``%Zsd;P3(+LBHUZ^fstPMvDy7C&Xv|9IBMw!k)lOJ1_F{9T(4FgTq|+q`w>&X+s*
zmY&JDyy7~ef<D*z?~=(38}{t6k?Uu4$ktuTz|b<`@Z7T9U%y;7Kcw+3=Dft^3==c|
z{H(>CYCVBoH*IDXpL%sRP4!J)UY?wsT-}n-h!ukg2iqrj6vV7q6Ub)t?c$eK836_X
zrXx{24I5Px7#qq0vJ#?{jvqgEn4#?0)fryFOou!k^9U%H)~`8Im9zZQ$8Qs-3RTQ@
zKJ3qTp?R@USN^=Hy0&M03tJD~5c)1W{~ya|+1@!SHxKh<cF&mkR`$J&`tC(0cMeM>
zgeWZE;-IN;{Z#6cV>4PG?>*kJ$jK@0T=K15{|?<}5@A@^%ijNZs@@UPH8<b!WXz4L
z`WJO(A7dQv$xE9Q;;OlL>n7c}u(X%wdz<UFZTtB4bpP4v9slq40`_Bh=e=@c&s3#9
zN%*p0{juQRCW{?%k|sze8I;+XxpKX375|mG>+_3yf2z+MUfP!Fc&@5iqWiDmlcl0N
zd_AYH`;^JYaqmjmhaEeDyXX2=-@bPI+^)y1LOcE6@%;ZVm3{m9`QKj|nhIU3P}V&5
z{rlSI57LY`%~-lA@DXR3=Ha?kFLfp^Gic~6%YOJtGvTwQ-1})OruK#vUbMV#dq?ee
z^X%1gmtUV>#}#X@`m1^VyT1tr*NS;(GRoF($tbtF91)qLYqssz>}g5|0;F0jJh(eq
zek@&f^#A|U?$<V0&E;bdNnP2aC~-Zj^!(>mfkKg~L0X!E$AYxhZZ%~~R%$VDD?X;N
zcuG)H=i{oWr<oJqSm`Z3BGGN2b!wB;gR1-A=lU&=(st7*kGcMtLos2kz@tk`y%*^$
z4U$MyUFzhK?aZ<Dno>`A_;s86&K#VY8p*DKU-<b$SI3rW3OT(h>@o1W^rd-?^W~Q+
zJxOjJVIn~*U){7gZ<Ku|$4<G0#W7&@RVMojQL34@?5&g}l6yE3=e<8{of+2nTr|~E
zs&`dR=Jn5ucC-l^T@&gNY%o&O@6x(`;<HV*?$VHKOaDuYG<X=C4#>J^-_0`H`8XwV
z+OkZU>#@hTUYq9XXt2&)YN}L5&)gpO$1k@;>8})tkp9v5{O7vI7Jb3fQs<>JY`F58
z(MdgP*5ftn*6^`0YpQ#DpT6s_udAzne}8$sk!1b%-S-WTiKWh5rm32eoBQ@=`h4s9
ze>Kz8?i6Y!dugtnVmM8(#bBL{zP<mvr-34Ei7yKDmK4ddGaL=fU_4~tF)3t<>(WCE
z2VT8e^}Ldy!7#BWa&mW2#?nnX+1sNsXGt+!FWh>KuY8VQxrxlaA1}|JNxQu1gy6Bu
zFIy6vBtyM+^BG5Fubn=9dg;{#;ivdd{&VL@jQN_&P#$w`u9p%c!#j(pl|^>*xfU)l
zIVMtBXd!o1`mEdLz}75LS3d*2Zlw=43<k%-LZ><kSoKABXE#4&xF=lpO>go?6^@$g
zpZ6#jT;tNTz0P~cphu~RlYv8X!lY{r*W9F&*Bn$o*tOzT`Y{Q&9k(<8?|-xRWq;c9
z%4g;Fza#Ijy%)7>*G=u+vzK^uE%6NgcH;5Oi6YUPCMz^FavI4SePk$PYy7KN-`K#w
z_(|SJO+KkQ=L~y)dQO6x(XneC6Q8;Yd3G+@X<EI0@4c$+o9(OZ=Df<g^(yI#)U8D`
zK4&w<uCaP=c|LOYyw@?`OWgx4UVPuaZQHi(+w<@2(3_f-@85Ib)TtMTTD_m2n=8x1
z-uzI3r|GFtHv59!gB)M0GbP-b>*}{f*nIghr=)J{#cd@$o33sxegC&;=Z0%-i560Q
zTdtjc%9MCXtTAX48^bZn4+(2luG+LJ%jrXbflu|`UF-bkTBY_(+_do+i_@0vLa9@#
z-_7CG$oyVz66MI@t0ug*cjK}Xn+*D{o168Rg~kdy&H3*3`rAHchEq3Qy^0c1_gcA0
zXYOW>2JXWDX<y_7oMs4h6>8U<f6i~uAqxlgQd7Qea6NIzeV2t?Z`m&)wvM0)rJ_7v
zUj4dd>~Ft!_TQ^VyBWiFhMZk{`|2?(Mur0!rL5O``42NNSUkShyqS-ouTSbdLl>*W
z=Ud<R%{FgkzJFrUQicYZ?#UK~63Xv2m{%UGKENX=*KoD|>#^BWJ};lQch|PcXS>(`
zRB*H5V0_SP9#{Q%?fdVOxEDK~-@W+!z72_)PZ(HbTn|R1-7Met&uhPZ#jl;>90w0S
zRPYp*;YdGQ61QgU>t%U&9-WJ?`+fWJ(Y3|X4PW2AYhMzVEz|XNE3e|SE#k8lWlGhX
z6lTlJVLucw<%_3;WqSXzdkv|KYCIDam;~opo6kCDyjY}HR*gfke+S2}!*%nEPBA!~
zGK&7?I(MzQ0Ncal^dm2Wk5t>wu4GV<_#V_|m^bT~Ui#;!MP|k8F0RXD2#^Vy@}+j_
z+c$d4H*c?dS9~h6+2%@U@7#^&LR|~r{>{$c|MA~sar^3jrzY3b_P%kRXFY2{Z)r@u
zPilSdmu5k`Ilm7w1mF8#5%!Do!9>$FCZ4NT>3oWj>=isHA(_3!Y|iIh>!dW-md+_Y
zXX&<MuJ?6c<*A#lX=xfNawsyyKdIFI(xH&jqv+6*z!DI4)p`5v*Iy4*uQgQzt<cjv
z9i-(c8SM41_br=}1BZZ{k^o1*JYB|y?goLPm!DD>hupS4FELx(Rl?PY<E9D!-Mq+Y
z=PG+97Tfhbj$5DJGuKaD$!m?FZ?JT-<?~}RmaY4|$fEdJPp;uI(@z3U8cU}XzLH6n
zN%rN~dQ9haRHm!JL5{75=5K5hm~+Ha!tGebxt;7QUZ0Y3HpsjDI(nkF=gkvs#e%LA
zFJ{@zR?U=ZQLM;ctKBupXqS;(e$G6-PiHFirEi`%CgIDeDzV*k_PNUJSt^~32|Hs1
zoTgr5P+-}7>{+FnOTn`*Gp}9^UHkRkxosQy5^W@S+!hDU&bG6(dGVF)!QLFH+#buk
z<sAmczOnQ!p2)jc<@B7=bsAjRx%=-Q?|GZ|{zzfU8ny-nj#~ylOgzO-FEth`ZW7=+
z6u{wV5EmP}clTD&)`zcNX(jK`__S-~+O6G3l{|$On~F0oy&@sps(9?jix(XMNxf@N
zDe)*fd0aMWxzMj+lYjWcyYw^3PPe9%7u~sj$+DrWQGw^M!7ZEODAU|$LA`=phc|3p
zymg*}Jj*SK_j9&}Ne7GkwEem&*SvC1;PX2P77XuibKSXks_T24=F%lj91_VbK|O|x
z&oEfLf3>RYT#{3?dE{#Ctsg(UkKJu1!4p^a^Qm}zO{Up=U-kCNIH~Mrg@S7x3K6lf
z(mcNy7EIlAtl;3<gV%1^M0>5gJ^NNv_S?hfAA3e^7I2K67QxaoVbz*fyB19`K9*Ch
zVyGyQ+_Gd+_okeb<TbCqUW&UV&)4QC5S4sOZc5~~H%n{J6h=;yI8fQo$gy-zu~Ua(
zTXEjnvzyLXg+GZ@U}D&CP3rZWt%Wk?43*n>4zJ)nT7ItBG5YblgbVqH??&^d3CP6j
zdTG69JRs~76)DLu=kw{ON*qm-^``d0fqQD|=SN@8#b1+SW?CZuPy4&4Ko27WvjWSF
z>YDWuA2VKQICm&KzHsf@Zt=xz%f;taq*dJ9%b@Y~#oN35_e74diuL@vbxhbG;=|mv
zvsPT+XzP_&rPXNiXIEa|wF#LzKi=r>F{=1koNkiLqLuRP|Cgz?S@&7@S{`^`y+*Vm
zDIoN>akhkxz@O<4eiao}2c`7qb8M-5*scF{eeH%Fpa1<Y-1`60=JRnC?`CdnKEV8U
z`~P2}Yx1jqAH2Es<-1GKyWQKT+kX!_bWE9B*l73O89v|c*6-Q!^YZicb8PEVzn=g1
z!~deIP)^)W_Wx%$pU9V});PUetNhuA{*x;=``i4L@MyXrCw=JY@d;rKVtO0&Ogg44
z<o^HOV6U0SM8*WBX)|x%|0(`@ulW3`U-FgbIXydP>y-P>QsAD|GRu0htjL8Ldk4Kw
z*QDOuJ(&Lg-(&xq`jOjPny;@jmpfB_`0NY$-g#QxG2!L`EoLP<B*fDGt$%s!sQ$k{
z{*|kHYne~JZ8`W#z+{(LS9z77Rk@o~wXMVZ7~5|7`cIWymJb-tu-933?u?gCdN+4s
z!<ogR(<ezJKcC3{{%@fmFBA6(g$Z-6+&JzjvQ)Z%%Q=6eC#&QCzEZADFtQBsO6p-2
zYzvfd3lwoJlqo*9Q@~NcC0DWk`?0L0Q@+-1jPTH0do4)IEmOvIieXEDwPOC~&9j$j
zb#Kz}J|};VA;-+t=$hwEiCl@~bJg!_McfJ{xCC7SWsYwYU`l>7$Ml-PDFFqB3tpZp
z=M=LDJ9z|~M^58Z3=0d>NDU25yIEv5ck9k8_9t!~YkP1fs@st7@PweKu&YUi^8Lrp
zRli@*dn9d&;kiW`lX^ooWlF7F^66ZX&yEK@6OI;XPW|#gb72gJAWI|1Ba3fx6$&l_
zEQty&2~!vwip@MPDG0=LY~xl}yir|nPtZxg>0G5(=B?MQjv8A}ZPMXjQe;^gqGcI>
z=JX~PjzX{1yBs+r7CTBT%bca+DRDfvEL5QF+)f7${(z~fsb{2;*K#lJ;8vU+CGDJ%
z-B2`p_Uyk06?j;jZfK;gSvsXHFlFu5wQK#P*&Q@8Eibl*hBtB?(s(o{*lCA=L}GgG
z?4Dzm>Qk!TzuvWK^{R=Rbi7ixY(8iCdQR!upC@h^a8&Kx$I-M%C++jhYgRmm4<>Bb
zyZ7$<@0QQo+uMCFujvWnP@Q}-QKF?~(jpCpJ>>~Ke1`+HZhm`Q&B5XLdOj0B!@nKr
zi?(00dM@DfcEjss>t1_#NwPUk(_MCX=9EdrVn;n^@0s`9b@fyMA5O&v0XGhTPxlsA
z_h#DnOgd|H`qQEh*Vr5-+63JeOvy`mJg4>Au2untPY>oAGh8rR^yS|6<@^FlEiH*0
za;tW&S<RJvN1Er_wQGKJZ%Oor-?Hn>)K8t0y>|AlFt4qdQ4+~51p;h;>*_DaA1PFs
zdWiq=lIPB|zTG<ACa`GAqMl`Y<5rs|Hc2Mu8p$U2a9=FT?^tBP<J{tqeK#aDGR$>i
z_F~rOn<jd#RNygCjFRrTSYvlNDthg0zh&okns_b=YJNCD=n<pAp_l@%mEZ40bQ>I#
z$X;vfAi%PgOUGrxb8pqDTi1oEMF*!}Hp$)Xe9UqwPjZhz+7!9jpRDSN4oF02Up8^I
zPbhu!0s?-h2&n$uYyF=w+nv)&QSg_GjuS&e6z^;2^-t$Iw=g8Gm{wp=*qx)<acse=
zr?J8B_Wys@`!Z#v?V0K4^!eNw4_z!VoBH$2Oq=;n*{?Bvn=z}V(qwn(ZMi$Q*75NN
zJ*<4ezi#jEd%LgOwlPSSyvV=1=dI0&W5#?93`<LPmP|-ocQvOnKxFB)u9Z(W-Mo48
z`_IOcX_wP>J`c&Am9(pP_5Jx*r|Ny1HFxgZ=2X4ak!zUW-}#-tuXFX$gI}s5tKPY-
zSb6Hv?#+L9mv6s%@ZJ_njh%W=i|U`h`(E}<y5+&G@5`OcJNA}7Zf4$WzTxxBw>Q6^
z5)yhP*f3?^88L(Dx2vNkZz|ynyS5?df!0}{rDE+y^TXP2zWsimegAS39^ZnB=ik=c
zSTDli)NONrmXEr7LRr_d4-;<A4taNX&($;H{~mk`Je70t&P=~$(b2+LSMEJ2Fe}gB
zTUC5Q(dYFpjcx1h{`hSF``xBC<Jm6vbj!bg(~9@bRQz1Nt-NUFa?h7*;@|o5ua}p*
zb5rXLk9EPR>%GhSGfb2u6!~+V&VD@FaDZ7!gsb(C$oKI2veM7*?QeP6A6(#mHfLY)
zcRtk~qg!n+x9A?`Sn3-1;c=zragNC6Yc^hcW%4#W)Kl`Xgm|QzCI8_KTHIce3<*8A
zl~z<67iWb32$-ajxn#}jS;cy@qp~l{^QcWe+59$%=iYWbjpw${?_?yeRco<)KWDQO
z%bd?YbHrE@MO;He6<HD`BGaSmFY_m@UA@Xn>!c-ji$aT3cF)G#Isvu^N*VoZP928F
zI12A&C*P9Dd_K3Ff1c;L%B53H*#z>Ow{~w@xQg>X1A_vCr;B3<1H-ur0Tv~W1I?Gb
zG)-sv95PU0seaEY?kKQ@wJLHRBLmYJ*2OJanzNI?3#)hv9XC7}k(t};C}DhT)~>w0
z`QQD!uB|fl{Ceq2h83?x`MvPcyYH8t*0~=M?=G>u$z!(1RksJrJ*_0ZOja?CO0B$S
z;w!)sDB^uH;`O`tYKs5mh3m3qof3N1%|2!+&*oVDXvriF1s-LG73;kC1y~k--*@%R
z8e2Z`^5gLf7B4<ovByhtZP%i+lgiH}H=UnjXFLD=>s4OAYv2F<_s?$Wmyg}z<=?+o
zW!9U`7IKQ3YvMcU?cKY-MVss`{2KPF8EiH83JqPWaAOwZ)}R>^%;dbY-_BK@669q2
zL+SjfRe8<F_I!V^H|WyN<l^vX<)6)8s`l>6?CTAmBkVL~%Gzt!-lff+e>H6mvy+$E
z6r*D^wr-2HPo7geZHevLC6{hlvvX|q+ITI?L@G4&s#|m6vEGZfBziVZnk0}kH+a)W
zhA9RN8^X4Kf5~5TNwe&n?&cl=AA>+Iw?diLi%A=0`q~&C%*|dB5@hv!XF^l=H|1-V
z**)cb0hiwO1$6~PO;=^$aZ_Fz5-5@=utj`x&Z~n7GoHJKhQ5BC{hR%Fqd=52!;btZ
z*~f+17$5K1yXcWcrs}hU87i}veZ6$Io@MLv6H&)4m8WPeosz?mILG*P%=PIX)Vsr+
zau@%tzmxnDQs}&>uy|kdz5f3GpQkihJnUw5q#8I$9FXUZ_;D|PRbqz}?+gdchYwB|
zHim_9R`eHbKNFMh(Ig<_<W{|O;eF>5KYkv{ek|#FjPY>?+lrNcSIU`8Wq;1!Kc__C
zE9cXU$0p~B`)wVbs<D^lw!FUeJ;;SMiYZG);PGUE3GIv6oCTgXa5AwpHEveO)@Lzd
za5pZ0CKIbC>oI@X38N=EKaQOhx9bu}4zLcH8mDmHz@ed;!L;}N*9oWY-rJWdGuO_0
zqXT<;-<7@~i8)G<&+Z=jR&61E#Ogt>FN?|2>r#_M1lhP0wJzMv?bh^SZrQ8<{2cR_
z-xeGSya`25N*`vuHP_n^RCRFTlzB^3&esM+Mp_CjaO_&rqR}vy$1gYGxnRN!{XZEk
zQ&^tw*}7n=I!6-&BiqV@i~&unm^bfi%xw_gnSRc=kBhhRT{WlBjo_ziKiVDft28+9
zL0SCt)qnGrRle76Kalvua^5t7uRr|%{@KrQ$iJWe^~7vW&BWuyHk!9@ZPf6bWRW=K
z-h8gC<XgWx1g1Sby=qnaVMSGuU?zrRGd8ViXMQ+m^S3(bw(85Dgg0DMaxyq}O@dWn
zDI3GV2$@z6;hqf_*$!C0zpbUaI7Fh&O}fQX-*?HipGBNZ3=KwH3~QNJUw<9kw6vx|
zQITOu=A~sjg}t^0rABfdymsudo7X#;rBjU6rfO~Si9XD+bWU>1`_}rzwOh-sWhBpi
z`}J4mq@*6{n;x3cXII<HTnkl|zIm(W)`Kk7r@wAhO*(R}a%IZu#~PYjFBVP-aI<_a
z^4M+Vs#S*-BI55y=!u`(xoZ{Y!L|0Tre~c_s`zcac3e!($KcR+)5RK|k9K8wziLvD
z=?~XPjml>DAh+gf?-Y&?2^JRLZzM+sUJ2d1f4jGaprb{P($bK5`jfX@kD46Cxj=W{
z?)kP~0yviDmZsho^w$g(J6d3}YIT<p8$)Vn@i7md9>Z%<UYXhlw$78v)?JulBlrFH
z-bFgH2Qs!Cvdmw4Y4-NKwd>ZY?VXpSl4_E5JaSr)*S<rNi(9tnNqg-K_;e&FIob4B
z%f#f*A{F<!Bm+gZCVueJTpAK=?kLgXSWsf}u&4Ok!Kk%UzB_P8^RX~QB=7ltt~y)i
z>7LLFc5i}<<$vwc@NN-Uctk2#jP+25kXWnW(lZiwJ#Kp3)LPyW<n{9JwXSoP*=s(_
zCFjcStbOe!;pQk|mHm3z#%mmkk1W>BUZ&%{bjhSi+=*)nj|q8kEL@SB)4|E4FvTK!
z?Zzi6^KWq)oLj7sG9|I6SwW&V%)qVtXi;^xw(n&X-)02`3F*b}OG66WvXe~?br@b;
z^(r*>>!p1gk41>LI1049y~yXH&|;z2Y&-3Cj0B749D`$PPHH~)oFkDvYguAXtK)>H
zmD-0AeK^$4?RHyf*2Ay-WKF17RI;IJkI}Kp$kdhur<K=s>3E-GP5lz_@D;S+c=6)L
zj~$=x{NFPthJEwj!nGG7R%o4P;bMuBOgts1x*_I}ThBB}6+@piJN>thr)Na|x?TQO
z!>y%3;D+US0WRey1|du5>oZ!)b4u_OiYTjGIC$m!^Lc?0Y4beJTfF)@@q2?|0*~9F
z4gIfVrtS21_DEh~o6zOL(aW;-U}U`czCgQ<g8GK-+umfbx-*_Q=Knmdz@#fs!bwCa
zy;dPWL}^h>D6^7)yFi=9={;-ytPED+nOGPw-HzwNF^>B?aw|D|7M^lcwdG)7@%mZO
z;nb$)zHiMQj)^V_Qu}v$u3-<jC+Q*d#Ma{ZX|9*Yl9{G3Xe?k^#npA^sNpK@^Q=*V
zIqyOjFI;y}Dqq4&cuMNNHFpwPwtlQ+baUR{zU5Q*C3Yr5zRGukZl3&^%#TIqOt*`+
zc-v6@{y=rxui7UjCQ>EuCVpMWa8U5^JV6cnWi~oJ4jdM>FR$DAGKu}+uv@dv{<`{P
z{*{gV1@|_~AL@MJx8nD2m1v1AhCM+}9oM4FdOy!IJmt#3;AIvi-7|rs>Dq!TdVel_
z4LBC1s?Fidknu{2VTXYF&rg0zeT&>q?OJE!ko}#RA-ktGB>e-YiEp!ER;xWj!8NJH
zb3fa!o3re<W#o6+#N+law#@7EXPC>sdNCM0R%crLYWu#A`xQUmI$U4nq&LZ2Zb7bh
z-TJ#SOgqe_zck1+xIbXDQTU*c#mu1aq4`+}3nRl6z6D#iE_ghZgNMP({>R*V%%3=H
ztlyQl+bF!B$o$5pNRHzW$BDnGx(#3D7?^lCDjzfSWk>J%#=sy_$+GY6F3W%Cn%75b
zFflB#-SYSAyNk<QeqPJFqPN(Fp`wj}L5iJ0K#)P<T=Q22Sq6nRh6n$yJUy5;g_*%$
zK;Q}=`<m|@Hb>=T&u89RJNekwxli7QznWRSo15W6Uab9%>H95<o^RawU6v)Tvj6>D
zGyW5mIkrp;eI4u@<QPn<x7<(gb$Hi*)|#K;T=T~Xq7Tp4eyo4F_RkyTwQnb%SN^@h
z%I@HwvrneW=Tw)^pIowf^0c2zd|CHy&P}pAHY1>Ej(W@1mu)Q@%-a6%b3AEXeQ9aj
zG**TU{Gn$u7jM0oJM%Wb|Kce@yWVbixhD5Dm%Wp9b%=r6lejW#hJ+r@h2Q7Tx39bP
z;x~Liqpwe1>eS)q^$+XM^6j_1{jX|kh5zZB?adh)whzVMR2v&VVH9`}=9{^6(KmY*
zz6sxt8=d}G_3nJdJMVZAh6BPa@77)rW?*>LKUeSVDux3W%Ql~|?zcU3LYbvOa1lqf
zzac|I`HAh!yOuvtaF9EY%))S@x}8Dr1BWF~fex3fcEE9C&i@HKFV??**_^NV<l;uQ
z_BHhzYIf_3Ff>FtNbIRL5PH*py)6E)6CY!PDo3Epd(UV-MgN2M<vn*_=b6BKpyB=g
zt?v9sHaxcdDlgSp{UP$nL1C8%jcreF@o#%velOX@K;gNd>jRr({Kx(rz8q(G{Fw@i
zgnD4js{Ow%z3kra^J4jO*@v}Oysv`~dDcF%TU){Ke&Jgw56#bV9ICku;tN?Cwr>nP
z_xtzxcl`&f!ox)wcF13KyJB+oZ<8;>hGP<oxBk0fqT_U<P~h6$`Z)qlEjBi5UcH~e
zelQ3=QY|an?~(uZ>AhR0?cW8Kl>AA#kQp)G>fO!6zN3A@f5N_JdDyE|+o#NYyx;yF
zV_i+f`xxoi`uG2B83cMbk25^j^ZlKo>NI(`4hF@PE$dcEF)Y$};&>yi+V)n!oTD=m
znmAQ+S4bW>>Hh8FPsiR*!iyw-R_E7RsX{XrICm|6oIlm?@UJNszWrwY@%o{Qdhz;`
zvJ4I1UmQ$-e>3adPWS%lHiirT9(TzuFFGgK(=V+VmEFtA;N&^GiT~O?;V?g$eW1Si
zZ><Ok*K<2}t&_iMe^o7X>+P@SDtkB+`=vVm1ul3Te3dQ7*5dU1o<A#phkLstgX8yw
z=C*y+JXpytXW+DUMyugBdC9;lVo}yUc1p(FeQSMk8{ewG4m!xOeV_LGz2EOyF5jB>
zijASkz=30{`-0F41FMTNTVnJqpEntvwq!7H(po$H^wWyerxTAkzbK5DdNE4#CF3o>
za`m4N<Yqpe*S~M7$ZfG{^LZ{`-uvpK|B`DrFCu}DD<4i)^(pytV$0ENK4q2$gPrjY
zODCNv^sm^!H`y%pJ-c`&>l*)MyW0YidRad_u&v1N&3v_N-Rj5llX@hX@25#AIi2*Z
zQ#~i?wqnhylNSXU*7O~35jZDrnSRPTeeUIBS4vfvI&r8L`rJHTR=<^L+SX&1{0wr+
zPAiJv9al|O{BphT#l}r#MP+r!0pxzXUhQtn=isK??q@OyUI!xE8I_;>b^o!!=8%0(
z)a3H{7K*ER&A-ddDbCehXy|3e%V6NPmw)c}Tt!8v27yoN84-^^YB7}*R8)LEcD8Km
za&!Ow<Ey<+xl8qLy%u%ZBXVl!T@#VyV;KT0|8H7X`A8?czf-8I$l!S6al1ypJ)50M
zLTL#c*hsks?)iJp`nL6L*TAa(3woO82;@86s;iM`J}zg#@UemM!M`v3jjjn7_v*FI
z%3xqHXJ9yB%)n49#nAA!=EZAEhK84n4F$Z1Ods&rIQ`P8IPgY*A?LFNgG0qx=8DY^
z85yq2Dc-%7q`;kEdy}1EiJl_E0`>=tZzLER-Z3$JVq`czjhW$r6vF{-28Js(9%>(%
z7;LiM>GCu19bh(M$USV&G|&EqxI7cX11^RG>zaIZI2ah}m>CtUnHc=J7#zfu1rm}O
z81}KsO^{@6Nc47)+T+S_<C|c?hX$EaJ0^w%;f!e8U)v5YJbaJIqD6<H;g(IDG{X#2
zh7Tp&3=?d58Q#w5|IK=fqmtp$g5PiDHhxQB&~9gV)5TsS6Y0CDect!UD;ya=ov3DL
zu@N(o>AyCA$DbdqpVQ?sZS6H}HnlD7&D?9b|7ZQ*Gzr)LPxk*-kDPZjaL1-iRx@SR
zty}*-@BN?M_22VXuljXJeBXyV>Gre5TffJ7T1G|gto{9M_4<8MEC(z0RDFFl)u8L%
zkAKqp|Nq`!|MJq&{}03KO}Q5DjxKL+KIpu?+n}#$!J1X&_bZ?O>Xj}Hmd@=~;y=W(
zC%LE7AtGBcIb1)!_Fe1q_xE;wj^6(>I#J}G|NlSptJ66bGI(T*s&l5VS@&A!{2_y+
zDf@n(+kL<G>+S}DV>c}2T^%o<`2WZ|-m3oJpD!;odKTILn`}Q*#;++LCGy=G-%Cp}
zMUHVO=d4-S^6!#<{nGpLCZ&60^!EQ;exJuBq32w8R;tOJ+qeBEMP$C6vv|t7_3Qs$
z(*Ii|b$s*DM^p3nY}&oM*-*$yM)vF?4K61`%Q+ni9gkP6o4tH~-LuW-?Ix>u-ZhEJ
z?lDl5NW4>aA-ShL(1Y{mgJ%AHpXcVkfAg;JSd)Umu>wUs`?{Yem(S~1d?ZS{DPd;}
zn^Vv6$KUVQ|BtT!wpK}>W8t+~%QF4u+x`7H|M#DxpT%D-o9Uz0bJ3vZ)TTX!e~+=7
z+gZ%=S-tAYtqzAZ>(|@Xz5Mi(`+0bH_+yPQuXE2oPfn3qnX>-+{rmUtN8I0V?p)gC
z{QBS4)z!b_f1aBD`){2>OVF)|vl@q6EV6GOYkFXtnp2(q+JE1_Qn!=#|BnBE>v?_Q
zMJa~Xz$woq)mRio+Ai+@X}<rw#s5pw_nFA7WoY<*FXHm+ud6qSI8M-?-WyaX(iT`F
zqtkk!#x7pEKR;%F;p1bypP!%qeo4jm(f4(+x9{B9a!v0Ux899guc{)aZoX;KCzQMu
zG&d5%acaiJSptvdFgrxeK7MY_-&@!BeOsIV_vQ5cf1YZGuTQJwW7umF8YLcitd(Q&
z38~;|s>wY9PLjeso@=Lfv!<5hmev|sDzpT;86G=lxw!PQiP!6&Ip6-8@7uq5udz(8
zhGKPfb)iiCvzN<{YcCeB|Mm1{$tev{r5pA)`WIhdHt`j9EtF`JNLF2H#-{9|5vwPj
zE^pm#n05SH`u$(mR<Gatt$6<bo#*Sm-E5aj7i4K~XP>gE_bcy#49oe^&zTfCmR?^U
zU;q5=_U+rYNoiUp&*AP7RC}^geSX!WldJc}*}whz?%qyewuA59z1#lp&3X632lf9v
z(r0o|Xes4W3=v^nx+HVf^|;zvE9<I<KgHMCeQddSE9(0D?_G;dd}g|}pjPqL;)9m@
zr!QGg|5C;Hyf-K`R4Vt8MctC;5%8k-c)#rXzvlaYp0)q~+5UQz{g>qo6LdFE{n&MB
zmQa+)&sVRa0-q>x^q9qbFyKkM92t5wJ3G6&dUyJ{IgxtPl{jwg5%pR*CCE$CH83tl
z`*YIcE60wl3_g9-`gZi~=lb*R-@O|he|p+!RdFZJPQztAy3e|&eylLFjf#!cJ{_*!
z-rgTyw`Y~K>id>J7Vm%{)3aw)e1Gr#@}a;;hPQjqjPv4wB0^3}rp(cgmS#-OvD=^4
zv#;ta7sH($ALB$?uSKmrJK5jv;hy^Uci*pFyZ-I_x3=GINcx<}u{ym;$8*w_>%l=@
znv#zbCEmS#o8;rBy*Mn|;96Mf&l}18vAfH1Q$b*9-Yli_lS}*z>~7dwlvWk*jA{BF
zShHekR=@MK)YsC|b3Xp8X)|0lW!lqT1s=|0t5-kfx7*>TDc#rRKG{>kHBlgA?d`*l
z<`ka;U2Cn|C6sI;!}l&Pcm0|*Q;z0IxK>W%6pW}gkm22&Ix#hJeYk+vtX*PG8f&9-
z4SOD0@IBvrv}mW#q>4RO_wL>_J;v9@+_e0fWp>WxD|3o-eS*y;9tSTsoAdei@85|M
zTU0GL6p!sJU$;u@eXY!Kuh%A?wm%kW-1_-4x9V;0_5HRoJatdQ>r$TzIv3gfoUp#`
z>+1e5jXI|}mR-9Qy**D;(?55f*W($6?-*b0;%nJa`}^D1*XDDI6Gi6kFIbrQO2u>b
zGPjm1zQvD^mF9jq`uVxp`8gAN=lCr@{WK{z_w7dGbekU*U4EZVpLt%K&8t|lG2+hN
zYIn0q0zu}y&tpz4TladC&gVS^=lI#1A8x3Be(vtBOuxBSr7u4oKfQ^oNuf(w(Ir%D
zhCp`DwKk(umibFUf|OWx@2+-@%gM`QbNceT_W9h;>sGzK9#>skUvJ-~^!}hFH-}{M
zs#U92btUj{tY5c|iJ?NH>(SQmcx#(E2~KI3Gb2MoBe@iBZPItsOwO^8(p=lE1S&cX
z9z6K);X;l>%T}%}y)|Q%&TWO|23+mUi6Y144oLJ0EbCF~S!?+Auh`MR;OqJO|Ay!9
z`S~nq<DQC-hko5UHq$sgEX?iq@89e9{aO|Fs#QErz-h}*&)zB5*Tw$+R=&^Hat@FC
z;fom}ER9?9jAqKn$_n=E6bOx7zov&@ee(8uHLuTZzh^Vc=aEHJbo}jzc=eW)({CO;
zSfIn*WSD#<YW37z^V|NJ8{AR}T(acLgYVzJe=q;OecSe)jnnnx`I;Jnvep*g6ZDA^
z50(BAa=kS6>hJ36>+AOVYgl_mG(KjxO6t*6)m)mp?Dy>aeVvAN&t|5xH9JbXs4o3<
zE;@UW#-?-CAEs<#-=@=Yz`Et+_x=C(E?P6M>eb1M8LrXZ9GS1A7%S4(mPXCqq+y`;
zTKaWQklV`7xeJ#T-wXEAT*{&RJ~mL~{l4#V3MEfZP2F<+^Et(q@BDmICN1}y+qbBq
zsA7ir(Oa)peZD7k`$}o-^=p<+ng?An-`-lF-6Yt+UT{t_dvAID2lo0MF*+8{3q{x(
z6{duS?kxSDH|v|BQ;UF;hLeLP@1Y5SZ3fTg1beOB>L&fV=li<QUwvxs=YAhPeE52N
z{oiM2XJ4D4(WM__@&Cf(J0`sk8aZ07-OA`SIQKcHy83r{-ShIinEi3rePz@aUo`L(
zZrb?yUdHC_+kgMtn(glHo_=nQ<QMipk$ZcKzyJMyzx&aPmFn|F<^-QQQ0>$4z3zs5
zMsi-v{<;nI7vA%;{gpd5qgZe1rfb`{^c9a-FHc!K#q07F%jXOKGC#0AHiP@4v;6_9
zfAx&VZbZ#qrupkfRdX4%iCD9z;{E@>`~UOb|9P%_t*N@Mag=1>F^lJ+kxDH+hJi9q
zEA!TVJ!hHSYv!f-T&BUDLs!gO(IPpgsK7#k&wcU5-S79A%kbU${{3&={puZ+ub-tD
zN%kK<eKbhZG)`8$(vd^Z(L;0Y`DfaX3%A7-D2jb{6>*i8e!V^a{>e=|!cGPc=Oi~x
zKm9bND5b}9lFIqwmJOxT48__K1>E+=y_(a1=*5c+D;d6D%@6P0n>S_E{rBmSb~1dE
zO)M=ec9cGL3lv#yc5Us}(z`OUzLw7&1r%Dg1XadWd^mjYK;?PM^q$D%B~v6GTX?oN
zJ5Eboo&DN1F2HT+6fdooz|hc!3k&XRpWc)y<;20zq443{T)X0160@I6I%&N9D&W*`
zq2R)NpJk2$Md#R>8J|z#o_OSB&BhB++~-;a7&sIU%(zloTVlf5^x*FId)CFzcn+py
zzkYXfbN^FU#TJ8WS*aH39EzIKJ%-6SX0sD}EXAh?JzukxFHwZUQBu2GD3Rx$@v$a_
z6{}b2oL2FiQ(QQQ=a;RMM`&o|Jj>UI401}RF3W6E@VMM!+-P{LC1a_9qI}-}Rskml
zYisN6dH45~e0;S0P3?c>-x~~^rUb6N`s>%Rt=aGI@2pM#oNmX?uxVn$giF89&E0*^
z`rOaAx3|AuRd(*PLxR^DL$}vDrxzPUNUq<ebf}g4`C}Ei-nPAU_UAXpt*>7n@+#j*
zhG*8Yjn_<liz_T7`;Y7I`=NBq!Z*03P=U#-Ao9A`%8La%c5O49uYc|OegW5y6{#`T
zMUO>jx^if)o)y$)c#NewUC?RuW6|=TM&e4Rxm2He>+e-z>0dk}z)FH=Py59J2ZMhv
z=l^^8@l}M`q{4fB>H8vF0wbnAttjPXut*LKJys}l{6qZz@c*g`IcrrV7!N(TTeGp}
z&;_gOZLRE1JnV<>&b|9QzT)A}=kwKDwj9m&I<@3F^ZTwn61~Uw#+{GK=2d%Qp)bS0
zFyVWHpw_8JXSd(Gb^C7hvzh7pKTXw__g$VE*mL~xdAr|l>VF+GU$*(?>-GEVo}QYz
zY0V;yAg{e&ugx~kzf<$5QysL-1$5te<+Qzj&skUR-aUEo%caNl-3xV=Uh!g0toV57
z=+voGxy8?YXJ>wY=VHmPYti|8|9-n2UB11o`C@@Z*W->0!peIlo0wkn?d#*?=gYsl
zGj+?%b7`+%XRGVpfB!wc`t8^2an-yGmrNE;`BvqbT~f8=b#MVA!|&g}qgDnl_xoC9
z>!o?{M)i4CcaA;Zuig0VnV2Z?_B{w3FD!X?r}Eg(8Z-I+<DsF3$2gYGDU|Ct%CpJF
z+Tw=%`gNL`I|VjP^fH@L%&=fe6MOa<>-T%CXP?!ZW50jft|-w~4yI!_URCfgbRXTb
zD(iW!1dD5+TOkX>u`JD{2Q>PGv)?8e`afDCt8z#9mH~s?lS@atpP!p+zjdc0M{aJw
z_Po1QkAL5vEhD=q`^C@a^V~UB?ee-DSIvI3@QzpMwW#N^3<^F5$65pwZ`7Fm{r7!;
z`R{AF3<*7V&kO!`>{@gq;{E}Nv&({843le$EPk%u{=dt(?Ae)_+TrVBb`%);3NI~<
z6blW_&(FQPx4OK#+WPdgATv)H>*rFMnoFCy6?hmANUWXG_ejH2h(Dpn^q9udEf<ej
z@o^;1(S7E`q1bfo*|I5Fv;CA>b_m>SHoRq3p5te;Gi(cF>}2uc#g8YSl&^i;Z};N?
zbI(Q3*ae$(yf4RvPCIAmbK=#lS2<SKqu8A)7|ux?x{)E<mMC)E>(tb#qE4QXVeIVe
zfih1c%S>jjS-YO`Kt<`C)Snk0F1h|b)}sDi#OpP(eQn$G@2*?DtoHx%Qb~2s*UxuV
zeSP)sUtRPolbJGet;_v5_MQ3kv?%iW)r>7gFE1Un(O<QTtz~X;;*qUkN*o4?p^;K+
zzkUDyyV-Hlk)TtXbOetblVGr@ez)=EMHA0UO8S1ec~;N2Zd~inr6}Si$Z%qrBM0}v
z-mO6^Z<b6`F<csw{dUdTsYb_I5;J-{Cuf+ko~xLaI$bYTrDf0ed%yR_-P+dUe`$*G
zH1XDrVtedo$#g0#n6fRnXV<D8!&2p`VU_a|d%BgT2XQGLa>!VE$>eAYL&Mf(wT16w
zVxyzqf4%&(#?Rp7XCJN5X{HtO$0vrZTBm)gDpBHEscwq|Upr`*-LVsv^PlewGV;7^
z;yLF#J3IS%+wU=VugLHD?<ml=cxs?_u$t$r=Qm@#6kP;Zv>%K1d@P!IH~+)ZC3Ccw
zZVmIQe!tjalJ8-O#qwHqSEIiF{;PDp{&)P})%SmVjekDp|J(SB_3nQ(DkI)L`G4gY
zxVYO}{X4zxTRH>70d^-1O@6*_k1aYMeQ3^>4+#}LJ~2niOJd=d4+TL_ejYpKCUd+r
zRJf`7uici<xeh^IORsoJ%ks2ue!1mp|EWzDTPt66s?Ybi{N>$U>q3#`nO+jBS8K)V
zZ8iJ7+xqcGEyWvA-3DBTPeg^MoYv^#JSdUuq`CMAbH(#T7L{+-1b8)-d!01#Y&*R0
z(ympfcCA{PQ&v{?X^+9NZ`FU>%q5h)Bo$fqa5r6$h!$%t*L(YY^{#n-%kTZ}?LBM2
z^;u`}6w%a$Q>^OqCa9b=I?b?P-D-m#gJZWc(%%*s_*_;w&z)?_^x`{v@09fO@e3rZ
zpLcI6xV9~A>9x*hdxC?C&MgVq{IaL`AOHV{_7*mCc-opBIP_d3+zvl{@$TBSudlDm
zTUTF;P-a@VJZoP>-|@%ut3Do0pZD*~!;4cAY~=cT4R1$BU(c^8c(&14d$FKeN^Wkh
z!HekR!xnvq1EOa?{W;m+=Ah;I%{kfGt5>a7;Hla>&+C6mF#~ihz@=YH?yOj)b86MS
z`}Q~P-=FQ9-m`J>$&2nWA)9Z0dGO)EySvsc6TW`^YNP+iB2rJRf0d-T>pT_D{nxd-
znu5$`pI>A8_um2Q<E;vbH?C|ooF#DW*rec7c00Z~28vAAi+#1U^UAH}!xE9Jr+#V?
zSQ;7{ni}d7Xd%V3efvADrPr@r(^!0L(zo0OrjDiq61A_don57)AG5<irk9V8&qZKL
z>Pd<IM<+6J*9a;tog!9QS23gAal*2_8YW&ZldGqH{(kuD-0!(rR?AqJYo5Ja?w_Bh
z=D8^*jbY#Y*Yj`P*l|}rFE?LS)^|rj%caz5OEcGJN@e@3zi)mlB0KtJyO5V;_R>oi
zGoC&>8@)a6-mM!qIGP^3yQ}+cqQ6N`;O{kC&grVPm%qDn^ZxDnXE)Q$uU(g~e&eI>
z8}(I#Yq5o&Uw&TPzM9JP^yTZM-~V}cFHgd)$IvVCwbGhbt5#(t^Ee%7jnESd4NY{K
zWb$@tri}aB{R@sKFPkEev?XoIw)b&mW#x-kn9dT+?m2#<GO72c#Ny*taPV*2%2ls^
z^}hc6vnQY`XnDo+JKp+xE1rGH^f~$D!G<-b^6Q^peVSw^wN}KHkD(=i;X#jZ)6^*v
zi`VYHee4Cdxc;AG>;JpOn(zO5d;iSTqfb5<a5SlO{{DNfXlCs0vbQVG+kEx^|GR$I
z?(M&C@Bezc`=||%bN1U3tJwPy|L>fhzx&sb$r1<m|FQr7G{;JMZI9aI#j94`tNp%r
z`TU<}a;&spM|thswok6bG4{Hf_Vc|Lt@<8MkN<b))~{Rt-o;Hi60~xC{omKxkEbp^
z87Omn_3G89bxv<yvo4z<AS!lO&CB_JU)fjxo?HI!MRvS$i%Z~@*MW;mLqj<hn)qri
zKK-<)s9?vwje1K>j<p1exD|#@y%yz_DbY6hq+qfS%bx46{~pr+cj((S(5+%OH>a<U
z*?Wq^^S7<ni?g%M%gf5j%FCypUUUEb>1CRyH}S>_I*C-;#YK8fa><UJmioIaMtb+Q
zeQ}|o6Q8#TEG<=ViJe+GkDu-E;pW5I;d=6Nel`cLuJ(W8s<%|@^s1{fZuM92e?GeC
z?9WVXW{tzlRuh7l94?#O`@Q-3x%cnoEz<R4_AoHCPxhRpa^Cj;q40fwy4Tlz-~Iok
z^nD8(n>pv72a52vFV;D2;3V-_#goxNOS0`@#h#?K)4jq{IT_Y6Wvq4OuueZ@5aOjj
z{d9ia=h^Xp9*O_Y(|fa@x$cNhdC$d)T+^<{H)|%Qo{qbfeYjR_vS(;0=rWJ*zuxct
zeJ{yQdVOE|<;+RTBp&ZBe;@Ju+<aShhI7_W9u$;+?=`>QvFOLEtE+o1_8SE2h;iRE
z@tkzTQ_1DQUj6PvQo`<rP8#PwFUwrBdCo_ZE)K=*d3Sf!KKBd0ZvXw~`SwDdd)C>O
z&m|U?8To5ocGF(E^MMk_v+mX@n=(`4L~?y|La+K>UbA+s@iBvAQ-qu}lfS3^=3qSZ
z_Pe1PgM!54Ir(|>^iDGgJgKZRnXBgcXwK6))$e<^x@op<Fui8=e6REOt~r7X3zzg(
zXX}4_`D8*j!=Cl4Pca?|bm4dybLacYyX#XwpNo9mlE4rUmO8t5ON8DU!#SVhW-0YN
z);PDx$L#FS&(F=TnX6r%X=-+QlZvmox%py^eZ{}u&5hpfet6;}-$~yN8Jzi4V>kbK
zq#jFh&)YX|jJ&{$u1*OlpOGj&H&?}K-I_ISg?GKHrvzsA82;k__kmyh^HI;|(}TW&
z4v3ilzq+13x#sn^x8ZS>svJjOy~+xmn;}@G;kEK<(aspX`?cTi-ktmQWl7nqE5};7
zr<<8w3l9%ptdSRdo`aEL!?m!`($Ck<Zn?g@;9=9YYt{3Qct%c(n*H~0^Wo;hclX}C
zdpEY_!clK={kR=FHt*(U$ei@$SMB272a7bgLqi({KL1QIn(0!wXXD0ml7}T29pXgZ
z@A>O@>$Pp=*Hbxm^{>}%-(-_K#Vv5pu5JIGT-9!V=%KlG3tzK>=cMH38Q;IZV{I{9
zD6-Dx-;OK0@@6H!4ihjq=Dzr1_51zDHNKup?lE+Gch7syvUSlHg%h0&(s~qoqSfEd
z&fi=5_t)36XU{&LUtgDB{{Gk3*Yb)CM*}0wdrj4PlvX~OYhAv5+xEp8Rqu8_f28rq
zDa1E8eCk#+p2HS>ua~|2`n%_&&UuUHm4OAv4jZgk6=b&cnpCn-!99kE=dX6TNo@5J
zUECwo#kuiVQ|bDe$D&RizwaHc?iWnzF+8_5DE<7ryEe5}0!+r|EH|Iq>T78YFAD2|
zesu5u!L7)`kg@a#=ShkGkJtabB^<t9PDaiudw$)w$fgSyOTN9ce*dlNWsP05&a>u&
z2ENtze(Rh*waIJJmX)hdhp(4;Bmd{!`+s>NN4t*(X>T=(i`1KbJNmZta<gB}b@c`d
zT3DQ7EXwV=7VXMpU{JJ)imd$9xqM#ryPf6ttKT1Ezy5mFJip~J9Um*6K6voq(&PT~
z>7NaF&ds&Ao+*=i|8A7z`YqR18E`C_GG*iW+IOjnEXOiTWWHAIo&Rg4`2Npx_t!j~
z`agYRgkS$MM~OA-*4^7vS)7{s^xN9#=jY}MJGCUv5O<B1xbgb?W*zRs2ENt4!P3cX
zhXs#yB-H%=mizwUo1L4RxX(%SE>aM1jSC5N<(Mhs7gzOhX>t1b+V@}Iw+6<9J>@=c
zuirAmM{UX`@9BDXcT|4<Uibcc*fH%X7j4dKF6CIbYSpi1M*+8+MS{mUlY0#1j;~qu
zdhXk|4-0Pi?QIp1cpSIB-7ss(8~&=QMV}TiF?eN6a=9ke6A&7DZ>Mp(-)T3=Z2$Ro
zd$(`jzJL4v%4a39q35bqLj^i4JZJ4%x5|sd(AJ8nL4#{)P}E8X4xba&@At%t{JeN^
z$*R}d;p-x@w{0))32PL1eD&j(j8$8i7~adI`e<$5zPtA8tE<VI?-eFo`*`HTi;P{{
z_L<E;d#~>ITm71c-1BEm=#_Uo>~zl3DPoq&;)ex0Bi_7ycdTE1j&ak;hX)rLKKt_W
zvZu`P!advTKm3@g?d939<;14Hf1543&dsw=Uu*2OQA2BWR(g85!3+DpU(ydLWW4&d
z<Yh_Zv<J0!O}tKNbRAM)X)t@a^K3733&%o70S2eiSjp`Bwa;ajUOE5g%z3xO6<eMu
zbu>8$F)<vI@ZtFSU{7$+R?b|{NeV5N>2rz&S!&nzUVMA^gk^Bhwa}A07xYv<XWJ`R
z;m;8mw0y6_skCh~(z}<I>TxW7n&hbAJ88*Oeujo(KhB3r61{Gv!P-lwT$5Aq3`#Ej
z`G3>*W&V@qe6M|8{CsX{`PbUBwU4BDI2zbFyiz(uR9jsu*KSy|!Kv!uRLO_EU*k9Q
zeb^Uk>BP0x>C^1eh`7#0xt<poA1N5Jus!E#I2bcybM>;_yLO#hbIN*tcKj2DYf&ua
z2Ro*^<kj9QbuSGMeKz^#-<sFI|Nfig;>F5v<`YlynO2S_&#hcKw-ehmRi+0ywlK6X
zIIt|toYiCK<#}}dn>TmrAGW^#^GE-WlaTtdL=&mC7b{d+3vBaCOQ#m+MO`zQ^R9Ha
zQ-{~mF2h&v-pblmZ8>4=<*_tqZua@F?6oUHs@IkNJSEz*^8L;p!($SvH$H1EOU=!_
zYbx2yF|#evx^GI2RGVwu6vgBFeFa#Sc0DvcUlzNxbegEW%i&o*O!wE{>gyF$;&>Wq
z7MNusRU1{$tM=qkD|hq34Y%JiF=(hBe)!|tTXFl}H<ueKwq-IgC^V%q_<9unzxUUG
zr(fQB+m<adQ%(Q(@Uk&09=W<Y{C!@or=rj0BAIFvnS1-o<&|0ltx7+&#IIynAepQ+
zCFqpN>2Ke5xd!Is<V0-?E_i3P?wXbFq_@@I7ZvQ<TB`25Dbs?L;lrW@J$HAP`+HXY
z`r^sUaANC0iDaL86{p%YZi*a&YLS6&-oH0?^F7SKpi(#`Epl3Fp@_cDndh$WGL9Sh
zt`$k<nVB}}$Ws%~E=4sK2Mr7V%O;+WrpMJ>G+4X7?rVC~+G|&{ueS);yI7m~XrB){
z=eqaeiA`%R-<;{Ew%l*-F%D7JIFX$qK_0CJm!ibyh`TDbPM8$E>}H0EfD?n$LDx$A
zrBimbHEQa9it&>4Q#)h8=wbQXQ%F5?)-gk+83{r@YD+tL6g@ZsqtY{@L|QXvZF_4H
zt$W#kQ}x;L`uFLPha`>D&de}OKGq{?Z^zSqnBV?SL1ks7g-qS0<UU#3S<ipQ+kC%s
z?b@|NkDPYf*1!Dw{jtTpJ9qxH&j0_Dxt&kcwea88&-r^k9y{2~UiUS;{_E86bGBbD
zIIqsuzW?uAy<O#}CyyRI`a8FJ_u`NFe~#&|U$?H{T)Fk`>+5SP@_*M&dm8oHue@Kf
zEj2PwB(aBojl9L*3z-ZDUY&Yn{eI8h&6_{}xOsg4x2^NH=Kg+ncei}p{<?>USWj=7
zSNqMo=aO~#yB+h&^Q(Wqy1IJa`=!4#C#fu5_~wrG^DWo5R{fp6?_;lV`uvKwTR+cu
zaK8TEXYOw9?Cfl|rSdU5i~jxj`N?+O`usnO<A1bX{rXiwVt)10m{}_Qw!dzCI`v6=
zeNDcMk6i7OiHF<y_kH<PK7IQ1ei_?eHx~CV%RIDmK~Jgm-0Ay&$KL<G{BouR@A)~k
zHs?QIkFQ@Gw*KwgQr^Qe{Fd+ky?g&_i+ASxf9ji?n`tcEmMdpp_vxa$e70$HbaeUo
z`JnNgZzq)bWo-&J+<smA;o#Hv`~DQoOYNUq`R3wrIqT9-PrmKVZF*TERrCM%`dP~=
z9~@|`+aF(+xc}p^+53Oa-v9D<o#yA-5C4`<-~T<<>*ZyC+uRw?Ds1lExzn@w#jUNc
zmu2SV<Y}zDSM~aA-1_ogS6+TQv}e*LTl@18)vwQPuL!jH_$1xu*uPKf|NVM)b~g9t
z&+$JFiQlV#|F>@a{vA6?o}8FC_xE?P>C?@wo1feN@7T`b^$sm^wNEadWuCn@j62yz
zhHqWm&TFr~T0R$WSh^)>QUJ3<2WOa<uC6}2qk&X!UDBz$^&;}q9xx@dFl3v|+P!=C
zT)*<#WM*#`g*Rp2w_NK@yS(kK*V3Z;=W#;Ew>{?2E3=-f<1H>Gt~Ism!JajV*Sr*4
zWRI`C{)*v{MVH-6&(nMh7HKRpaN>CCdhcb4muI(R+mxV!yqjVRMHnU=+jMb-Gl%T)
zl~=Q)vK3j9eWuvnkJM95Ka<eorP-}CeUiBA#HW?h(!EX<ZI2OY&5RUqI$zqgM}n1c
z*Y3ABre)raoOCDD=qwk5$n#Gdjr(`@9d4ZwpOK#V==Z<7*5$ItS6!W*C=%qgS><H6
zlNT$4Md7EGDMdDN{ceX%Jg0{3-YpwfaN9^T*-=2iN#I!JtXb0{S6`D@S}2pfcI!0>
zMTZ6vCI$_Q?K;1Ie0(g>G}}D?-~9hC`LAC$_n&V!H|^!`_xrZjzQ1?t)vJex+b`=}
zmg;H#SYqVJF?E*H-iscSM1*CI7tTxV337XBGN-NZjfI|Cga<1_LXW2E@8&om_0!tg
zbMM~0Sn#0o->Fkv$!-RG8mbci6M8!XoD3GSxF<@m2&V;Tx-O0Sx#aWhoNbRR_HDnL
z-t){g(fZu+ux0)`Eh=T)y}iBX|9x|LZJMxB$@g<}^Xq@#j*gDr8nt!JvL*(HkZ;|c
zr^EHE`-(q2a6G+D?J<u-#1l*Xu5NMtZ&iC+e|~#;nSbs2_11mH5`6i0_k8{J`g!XV
zC#`dp(^452nmC;-`X2kGPd6+}D3)aqXua&URLX~GrHGTk=}#J7w~E)M@B4A)(xssC
z{P&lZdWWxz*}1zkJ-2o(=q9L^DV5WV4zoOHRQeqF-iC!Cp+|D@RIjTW-+s#XnX}~a
z#}g*KSFe^XHEFm|c1MHfw5zv4pvUxe&MgA^T?Sl>HU540)jnmTay$R|^XIwG3AVHd
z{Ph&9VPIg85Y}8W#mIN^NfQ?d`5Q6iG2vb-mzel;2f7&qMR_mPSSq2&;IK31^dANB
zLtppkoPK|Aul5oX-{9=EEgWjX$1(yxTw-0h)s4lOVam1rKf3ovJefJ+l!3(26r;KK
z_U^uV^S17%MNun5YWC;sSUkmvVd;eVOO~F4l(e8C_anbRkKuC}rwoZ>>a~mRye)hF
z{CWM~>-Dwe<=;<DUA;Z;zR#pD3)|&?-MYT7sy_Ys-0k<{;vy@bb)RQoXgho`!QjWI
z>Giw*IIg|&=#mgaf{oOCi$a^e#l_FhDR$U>{t|rJTiZPUuFvKkBe5Rlb2}ee2`DMD
zxb3)8y6@kw*F94F_McAJ|2mqlQuyZ)w|?Ef&-0^Wqq&<FTz{RLlQW|&ah8~xMPCww
z!>nfv4gH%1n;&jC@%doFhl5W~FZY`l6A?2<_|a<n&r_qz-|hMKD!cgY&dbaF-oATx
zZ*R4^UvOJtBv;9k4-+#DJSY7)u(0`fpWNPxk4XYPW@hGL;nx>w<e1I&xBnWl`)=KD
z(CsPLK7A_6-@kl{(v+Y3_V3zebwBU_&G~<K3fP?ARJE3kVM36glR%S`$FYXzJ3oKs
zj{kA!`9b&3ujMPBT-=;4pTGU~^YinUPpSL%a=FCP@b$5kuU0M(4-b#4f6ROE=grOO
ztG`Bl2|pj6y><EgIw^()OC|*E{qyN``1-iOAm3$|kIUEp`M9~Cee%htr{!g=%gz||
zaEt3}Y4XchY}mHz*T1FSXWbSDt$cH5fBoxgYqR#2eLB*4_paZ(rEhocTwn9_w76c(
zj{5)q7WdnHIwG9@{hL+hv~ACy+1%IeN~)}Ud0}C*Q<sS+BSXL4rw^^%;yjaWzkUhs
zxpX>w-Ic7Z$?pApznCwZoW3~iX-&f>_MIl2x;i>vs($}e4`KLg@o8~JL{O2F?usd|
zt=cl#4tj8&oEYHM>*l<4YxeCk2E5H*tN&{BJ&SsKQsu?hUmS|p3r}k%$1OE_^Sx?s
zTz>ui(zl!Xb_K0{7Ws{N{*>Z(m2rImGg<c3*QZ~QS7^~l<~U^G$@2X4X>WepFCT8*
znw2=~p@NW;MPIj}9B+FJ*JXoCDhFFqBDIz%v`DpaDzLcfwW`ecuqYr%=#ap%%6Xoe
zw)gqfg?l_F9Wl?l^CKWupE<Jm-vJZeo{du`87{t>6_$O~=KNy~F(;S6KYNSUyCmMo
z+g`o5Zf~5h{MWA`tFLa|dev)d*37h{>-BVXWA;>hymof><daJ-X3Us&^X}_uJ7dm&
z{?rugqjOs?`w+*{mH-9UdFf6bik8W59=6MG(s_J#`@MU2-!94Acm3|^%_g3kg4O+H
z?F;vq*e3NHKPaK(!f|rbniHFMeyhpfpFKm2VS&J%O*#969=cw9TQ*%x{PUt2ZNiF6
z-v8eByzty{#|2yW)&4#=RXaR9EbQ6yXFP}J_^9`N?v(xG8aQK`<@Kzmm3A^bpKSg|
z?D%ugA!21n?D@-Hy~iDej$bmVXUX>6doLpXzD@0~kiGYA+`Q??Fvq6W>TLJt^?RjU
zJEsUG$84Ley>!W>=;+(CrKLZA=Js0o=?Q2OXGg)qLl2eP_y2gadG>2*YisM>*4A}f
zi{9LrSbo3y`#~Q8y-PZmqY`^06$33~`<b0y##G07Nvdb=wq4&=R9Lw1MDguycE7&_
zzkdCiBe^Hw==b@R&$##2+4~x6w&dOhokS*cye+d<MCfmR{;D+{i)JMBY_^eSZ#;RU
z!sOPiTc5PAPMw-MdE=&Cc0EdKMKpC|qntTF1)dGp;slvJb^rdD*S!??pJQVx*Q=?z
z_S&6q-^y0L`0KzTzEn@g!hcdoL1J{+V$<}QX>(Lu104=BG6X%eIsHgwn$wRuR^drY
zUsf31d|xJeJh6v~;oG-e>-X2yt>1lK!_@b(!5NiK+w;aeVm-%a2%ImrIe-4r6z;s4
zY77mG4|eG-HR)M&F{9%1vEKA~KOepN6}9)`3?DU5A#GJowLqEBKmJqP)1i%4<FqqB
z+TBE4+xunY_}ZqWrq18MTKDhg^Z8Y;GH-921_p93?f>izkBf|nSP`NXIgg+HaMaeQ
z)nU1}-+d3=d+|+))&9@c`-9h;w;fLW`Owzs#ksq?qh7bR9{u)cPjY0_=c>JOt_vqE
z3R^wR_f^Xz6HTk?xog+zmc0mAfBp9T_y4|3-~T4!8mN^#d;NY!h95WQ|Go7w*}Yle
zL8V^npZ@wE@~qF7Wh%B@Qqj9y`SkR%DPD@Fb7UD33KK7yNFF+}aqd~>+1qk=ue-hG
z`tG~73=VN3^?$?bMOh~Qe|rDV?8oYU^M3zZow{|hfKuON6W_|f9qX>IFwfe0t9Q2f
zzc1(i{pnP<D}Hc*@wO4~;f}=xiHZMSp0DF$_;4*cf1X8QQgyYo;*7M)wPAmsneX@1
zH1>V`t6jeA+qXU$%T-(dt=?bv?~eBU)z@G9+kTxAzH-lpL*4i5zy4mWt(|^;o^9Ei
z7i({ui%*}<bGYK)&*!{{E52MjE^}P2-<^R$^{90I-oKBy^>uV~?%cgq6#M<mOk;n$
zuT$QK>s%HHatYLFS>jUj|IW^)&+)&v#y1Ppy{}#$v$yQ){J*E{m8WoM#$IP+*z@P^
z^mzOFfA|00{y#OS=-nMly(5eJZJacPgYwqoFN^dO&^nyR&~QDjw$wyQbFF;s6T$1H
zV&Y=6dyl=nz5V}-{(mnnfUB3U+M-Sx3=aRd7jU&OEQxe8*jMw^YxPYbd&jrh^P>(w
z+LLkR^<{&ko^$#-3N4RSWLX_o-|V=YQ@{WFg_rG9u5C-U|MOw-{h#MPe}Dh>#<t{}
zW$F3XP0mhM_g5?I;p9{ocFI^Awmxh%i?CwK$}2t13%1|a<$6~&?^>0R568i`WzvZ~
z0$XIaU(Hg>oVE1j!^7?DfA?k1jMBVp<a>C{wJg^_pXI{$*H4+mD{gbX`1Cg3rCY9X
zEY$IiJ+EDUqB2mV(vd@#Iru3v1H+u+X31rlor?}gaBE5=zb%XA5_FxID7Ejs=F(F~
zGB@A66jePhU&3|Pl5LN9*bl4Et4K1Da^g7sMB$i(<B8T4S6>IMv^g)CoH^}TW#HN{
z^K0gZ3QkofMs9ombH)P=9^S()9GVO>5*=DT>4?rzZt1ewu4~QZthyw6ZLiznw{NTO
z?%kVwyf3xVOoHc;1slVW!jLCB6KCDc+a9+1>MB!J)zmW^-ySU3Vz7V0)5^6`&NHUu
z*F67MtLU=(?y@r+O@=H73T5I%D(5*fOj6lb_4L*3{JlFjZTe&!|94gR%ARA&ZW_<$
z7==yiU}jhn^k%U`%q+FGM3%{%O&g-ts}~0K)m@0{UNm8fk((o9%Yy(-uM-(2Ykr8P
zNpLZoV|{+7Oy+puWDBj`lTHaP4DveIdg;~VE`IB|chmR%;90n3^L0fD!^1w4ZY;R6
z?d@#ye49TXoLwgxr}?N)W@hL6^ECcn>Liu^xt7eQURkqD4eI{Pz5hS^|GL7=mnR-B
z?zy1i8y*(+s`prig-$-NMDp=X3>Vfte)GMm<-yLZw@;_X&GKnVpI^HzXr-T8<NKd`
z>*h-y%dio1nlWu_<pYPvQ(<M^j2ybBWk5$_=;(+AajXp4e3OYmB!+?E)UxF|zFULN
z82oO|TYdG^W*@JMdE4LL-~IjG@As{VKfYY{muAyu(SN*p-s`YcR~Kpg`up$EBc+xN
zyRWaj`pQ#g|KD@B=X_pY^HiIiUv5#0LXXV#tvbR=A?LUZeY+)joHQ(+J1KM+9K2lc
zs#<R06(iq{fN4uP7GBB}ZB0B_x%uLWPk*lUO5gn}=d>YcWuM#o=dSm%O#E$2xRgS|
zB3T_1W*z(WD{b$^3trrsj0|TMY)dtl>U~@NeX|ZbgQupUB4|y~zAZasSR5;(cN9H+
zHP^a)Ud^YK`Zk|^=B4iat9NWk)LO-swAOc^CM|dr!MN^?0Z;P&>x-wH>Q@pJIJD^`
zhf>HZ$KAVkgH}}U-(YY*!(`vDt?Rc&>0U3K8nj1alTPpCCx`j-OLpIVeSJL>gHJQB
zyK;+R%Z1N>4;I|WG1;W^d!>Hu%bEIh8!x}Sv$wk3hHuqXuUTr3FG?gb3AQnC=vnAX
zopsxPefbor9#7S+Y>5(F=d!P^3jcVT#jQF~(Q{IvL7A<+uMk56Xpq5tR<DVt%yB`l
zZk_O;XRhydygMm;{P<&s?AUMa$xiR?>@&VTZ+F?#Rf$puEgS@V7j-7ixT@tKpuw_q
z5`z;1gVPCv8P9h<{h_J1BT-^<LXyO>-r43;M6O27<=(h$*RO+5Pyc@u|EJ$P|K6%=
zS^0ave*5%klfbGwI`?)Kt9wrJmXG=M;a595zw8_zH36sQAg7MhXod!*^Rma|B4+F_
z{;tR1;Bj!q!-#7oR=tM;ydpmwVl3MlHGBSic7|t}uPX0dyLRol-S?gGzn}k)$^N_6
z{^#W6<9&0jDutBqWSF%+$Yk`rY~XviOeRnyXl2o<u(fgO63!gn-dA4Tikfu9+uQr;
z&U2sl#H~LbD8iE5{HSX2K^|p3X9kAntsz|rJPa#Bw3h0pSjgPk7P~Tpk)dURiszJ|
z$XTA6xwpmk1b8WO=$>|RR9Nz3wla79ou60Uw*<|4YN@tk4r{>r(BI7mO=jqvIbZ($
z+mxVfx%LJcl089IGyS$q%ABO)d5q_AyJaB*1H+!`k9W_-sY~>GD|^mL-S=EqPp|Ih
z>G)$U9OphS+Mt`AnD}q`zAtNnZkhP%xde&?arJD7Tqo}3{`e#RpTDl>PJ44ODC}Tx
zP;NP$BIeW~ptMB8*ehzKM%N}A{ZEIstm)mlHEefoWZ2#~b&gDiPm4SzM=(FI&^u~z
zX0wX#)G2FsUYlv$ALtc(UA1Ldq!%Y6gG(R_!-}x%%xPIYnoGT22dn$fwJCMt;M}rJ
zhnpecX4x#2)JYc;+5~KTCpC%pWchSVa9VPxNap<4Uw`jquitAn(+@NhHUIyg=WWf7
zbCyk3*zx1t(bMuV(}K*R&;I;bshMiQds*k~<{rtm=T(7oB-#YkIn_W{o6nAqh=__>
zB9WhackR_I(fvle%M(R{jw!TE{`lk7Rqf)nJI|iwJzr{g?CA~%4#k!WCTELknx|~q
z^PZ_i<~Ae4l!-oG8$^T@T{LyOl$2Wx*f<y&5`4VYPk3I%a7f2j@YuA}UGv;I1sBbE
z7Jh5F#<3MWUrU6a8Z$uG0wguquRK<rTe~)DWq_CO;RXSt!yi`c-nH%9tL*j5BH0*P
zIE1}4RsSAT@O-rMTFlLbE4J!|Zk$uBxFdB|TcXC=>b?6C13C=UW=Oh4zExRbbn2xL
z%j{)WU%qKej97hD=C)Xn0*m26qvsPY_*d65awxJqJs9FOHQ9?pb#0okQ-q)Hp3=|H
zZol7i_x;y?dHcF2Cmy<G>v1_BY@HC}wQ{RiOwO8okv%6i_ed@aT6O)kYv7$66R~Mx
zlF42#7iqBly;mZYwRFmq79kGC3sG7}TQ7Jq^%yv9%bj}cWK*#!OY)jCa_`>1SLTRb
zE9O@5{M%b^`IuMV+1EWcJoU)J$Y*n4{*O9VrUg^_9xsVoy>njmj}wU>CT=}t&|~6x
zD*VRH*Cl1vsW!rnER0qa9}ax`wk`E`<+OiCi_hQPUH<;d%ggNiaw2oYUFSWuWZ0Q0
z(UzI$l+$B>lHUR}gbFPM?Hy(u{AM-x+n+!8`Gm5TGB^nw`u{Wj|Lg7dt5#pWd3uvc
zr}D$!63I(VQhhioKOZaYxNuSV_^PW?hcr$a-T!WLzWXtUV?^JI)gfA!4W!r)?iRnl
zxAb?|;=uJ+SM7U$ypW0Ef|nD=XPfRt8}0~8vMugmJs9D!aO*TL%Rb}#^Hzt{=pFfa
zJx;x4&AN4r3^Ld6zAh1PS{r8U8{9G>HJZio)D2<(IZMxgZoMmdfA8B<?djsro`1G6
z=Si0G%e%L0=awB)o<;7yyUpkEw}On@&l;I$w<X@$QFC+K+Mq{2&rJ3|cV3@?;gSyj
z;mpjJQL)j#FHPT<a?|Wkicrtipy=r6_^NN-do<#ze!8Cf`RbL|B$Z{Uv)T-2`oz_|
zT&i<6=k~HGxp(j8ZGFbTaJ8z}aNFLkz6SSh+^{Hpb!GSaz16?2WHKBmuz2;g>iW9)
z`T6JnpIZN?Ys#juwaYTEz5gDyR_%~PqKQ<m*40-r*?C4YL93-egTg;9C^9rW-}yI=
z->HM)&i(g{3<3=Thw9d+8!$0Ua8mKSb@Q!`o=(&<)0sY9HtY;6lRagQrY<o#U98A*
zXvyW5ERPR-v|%`qBITC&;<p`xg74*~_s0u2ZQS|ujrjf@do~5t1!uD=UWsC4P-qFt
z><HK!*Zug(iHpkS_IrL#-V*!kij<gfPli=#t^H{ux0i<wJvw*Jue|>Mjn2or=jyqv
z2wEF(YD>_%*SGpEzkge-*QDU_D5J3OVsR`(T?FIjhtBNUQ%{vxsZPmQ``PAuO!>OI
zWwF~I*qpnh(eub+U5Iw-^$L+ziDWMi$^A_N9Ovpgg3lRfGzAnWs_L@_rb#e3wIs}3
zTb#q4d`LpOx`yMRSLQ)hmlL03E^ldIE1Weg*1j#1Q}0w*j;cy>j)BCL*SyChQhhRI
z-4bP7Q$yvFdy4I5vSd!Xnq_*}fJJ=rNtX}oZbB^qflro-9^I~^=`u^rsi0-S`|zC8
zNo^Nzzh`1FI2P13ckbNV+w;w5^&UTOH&48k>A>eZVXH&=%3qgQ>DN4Ot^eg;uiE9r
z8&cUJvAFK2d~e&=s$?lY9*(6G9+r4<evQc&>B+vDH7|Yf!~+tum)(3@mVbZO*L&6P
zC6`rxJM);GU%rLGC9p;CQWP`8VvS8co3A{cG9{)!RYh%wiGQG%?`4%4Ph8{59-6-@
zJvJjVQov#55&<Vq&81hQQZi?yNiLpJyl(0vr<ThbZsueySUM%hYr)s!vVrqU>Ne~6
zU%H~n#gVA#@~m>6O5wccL0&zAAqN(0QTXz#S2|H5H)qZ6K4yl1Ag2~ahRj)9id{|0
zEV9?ne(vGUlwwJkbVN}6PJ)j|;H$zZ0jEv$<91j`v1hMdeKl(D3GN=xnGdv&zpB;p
z5}d%T*e#Rn#CcGHnS-%q+iS0L@9*p^{&=^$Jnz0`;io6||CYu}^|dY1SR$~L!<BQZ
z&g|lQx8L)%J0CB7CN5^^G}-gU`>$I2>i^!_YF+*=Vwve&zt#r_RXP@FbS<79SChHU
zbo;Jtx8}|NZrjg2F})Jhl1^&*;eLI}TMMsK7c1UWt;?Lnw)Bd@tlnph%<W=g(^pN+
znzihE`8!|r%La4ATo3XHE2l)J&3nG?xzRC>gUd3fopWgk*n9DS#O$`nG)3=RZs9vG
zOWYoRv`N1E?qBb0^VL^heH2!g`noGMvL$HRbBEVPOqxfTdp}>6dxe-nGXA$u<I|$3
zwZ{TeB<vM}0!~Fp95U{oztv~44(HCYzrQ}8|6dBa@zl2N+sFE^>;I`UILv$g{M=mc
z%RCGhUcQm+QS&^c@wUvW?==&{vWHvZR{wo-y?&d$go$*o&H2qH+T6vT=j>jm&f?B7
za~Z4PsY^P3!Coi6{rd-+hF%>eSM_A#@$+*S8CnW!zTOILmV8{;V5s$-BT=Gq-uC-<
zziZnuBv{Cu-+o)&Z(f#}6hp)F`Tx&dT^;`J&c3sj{~ughdf2`1&*b_)_EYw)5|67`
zct&WRP2r;_ox%(a@BaPEUcc9BuFv~>J2&s!R`%z`#NMyGEgMs%_C1f^S@d=5^*HO&
zS67nL&#^o<WH_)vr^it7$@98*ugl-x*;)1T)t^IqQX?~`O|?9gDbaR0Q}bzno7zDU
zCyC{n3=8h9cwQ;jb}_>y&usSnKhy6&alQDm<X+9=uLV|jckK>c9p*pZ>g&Cw-V6;F
zGg2bMG!-MKz5V&`U)=VvwO&j2eP}&D-?F$(K;}4S(~5g5rf)Tv>cz^iV9KSa>(XDV
z7F+T$DL#F5i%U`E^yjRtR@bvco1RzR%Q1_&e)dxg*UlX~0zPU-&SPfK65SueBYJ;v
zOVB9>hRL2AHea?Zdhy_<y4~l?_J1!=KADo8tv#nL>NUG{00$$((ix@szvn%#bPZgy
zZf(t_H>c&@?e@00X3kl5wJH`g%gEi$EpX`X-@Iwds_*utMqbU@+T&QcE_!VUTl2vb
ztGn;NT0Z|;b+~ZOq6hNlYyaHNk+a#cVaJLsX1>B1bC+;39N6~elI-%SZXBLVA6dNR
zuM$vLs@gOo$Vszy!|m%)wVO`8sGQ1vsWXhh<HLe)JWLFqbX2Dp9cGC-UZ~U6B-zI1
z;Bk_5x|0*bmTQ@_eAF1#j%>>5nJ{6_XC_6BB}x+7OSgnYH7n^~Qkmw&#36f}^YF^Y
zJErAM-(|#NaDH>#{_+P07%!W|UZ3hES~>5j<*|^=RH-(W1tCujmj#_rkSJEvy`0jf
zXmS5t+3vfwX%hS56Q}qd?tK57ML11rx!=4a9JT*{uiy9gn|1u(SK(XP`rew&TD$jM
z-K?}8L&eq!O6QAjmvJ5ZUVT@kllQRCq>^=4_m%z@Q%osNRzAJy^>w>F`-|^?{=>{}
zCSUm`@b<RvW#uy+XC!8<)xF&FU5SC=`Jcz9+q@e&^+J~g#WO^CE86SvU61lse84Qq
zlfk=WN{?aMhN3kpsyj-OO=t18EC`A6(rld&<j^AMV!!9WZ3Btq9IKfO3^CWI20g9R
zYgy7`Yw$ej5bOTZ*V85yB^O`bqNBR>8o%BTrSqIiFQ0Vr%ABd@rg6IX^ftwo%P(CD
z@(kFvXqEc=bWHek?(S{ZdF$8cgs+}z(I=Ul`ubYG!M>1eUcpOVpNs-CBqSai`HT0s
zZO^;=@4=^~4-+b$oS4||H~(0R69d;dMuw#c;b!a0zklPCv*Qsgin+dRO{T=L!Z~R-
zOQhbtdAH2-R*o4%OXW1zKoJ(<Q!@@qIIXysW72wH+us8b>H-W7nX%U@0*~d~mf~wO
z&%5(y=ltJ0PpU|;C!b%hqo-#!i}#%6Qj@;qr6D4<GgLfhsVvJB^5R@7pwx8QuqnW6
zrpiVkqaG!%&eWTpvow|p9D6Dh6!h+UmG<e=yLayvzrT0KrcE`Uj;wUsn->)(;+mQp
z`SZjgjZaGYMei!#Ew{Y_ZRqt#8mIlK4P1Ne+V$)D`+n#B%{TGPjLn;($l##;b^qVp
z_3eV+YW4e)IUFaY?Rmh?Cs*}#Yxw)Ty9YVk1E+|)8ps8Eu^)D{m|LJ|=*023{9a|c
zOi%maz_nq&*WUl7d%g5`v*X0)XTyqZxQ;!(`2OF$|8c9Y{%+ovI_v3~Esp#Dzsg>}
zulS+Uq?BcuZi!z`X|Hc6elFmWIjh7f_V~ulI<@cg=P^4h&wTZ}Zq_o-Ng>&xhYj2g
zU#$PD|6h_}!~Xl5b+peHa|F&ye_Ix<{Wbpo7k|Z;&)lCsf9Bqve_xKbU0|X8@6Go0
z|NnlU62#5TT{&^O*yQN#d0(scdM%xlmMP)JaY)6Nk>UEf*y_i<=F+{tg#G8N4at7L
z=QE$vi-qlSYz#3q@ApRSRa-j8Z~46EclT6&=Kue}zPCA0#I5e=`w}ZhgT$V=e-D}q
ztoGLb|5sw<D)IjP`}*fU-`D*A{XFKlXwbVm`{PAi_ujj4bLalOwdE#K@|IO!J}h+p
zT2-63?(4JY{JZ;V)2-%)XkE=(TlM?fTl*i)_4fDYo!*pVA(gq5BlYpcAGh!SGjmxn
z$Mom%`@fRcUa2rioAS5)|A%^)#E^a6udlEFUbWYv@BgEn`%QezWO!Pq?EiavKQALs
zQ=tX#_V@YD9N(?x+W)+^JuED&tgP&_&HroL|IG+6lIVN({Q3I&ipRa%?>TYUe*AIs
z`1yIY@ArN`6}6;Dzf(cS*zIf8U4t{y^7m$BZ?8{k6KaxQdwK5^IT3~#6VevH+wm^N
z=;ha{gBBTPv-@%#TST7sJvNzjcJAD{j`bJrzBV`(wU$jY)@=Tp!(ERfxEcliSm>y=
z_*`-+2;>UgmK?r1^nQ8l@!AEm9XbsEWn9<o>JR(R&sL|xqv(<=J#FzXhJawpxouN~
zRF__};$UKMI9+IPtY?x;veRh`X*LFi4ueBa?>1)e8XS<wW@uT^BRR#;$KZk#!y?88
zujH1N2~nDy2ku|FF2K?<so(sGfMSoqF%A!fsalIK3fNv~wwo8yF3`l0xzysh>pX2u
zMiv2v$%acy=cNX9EYi?W{>=S3QKV{JdepS{KO<+od-qPn)$n>&`$HDx9P4ul1|5eu
zlJBet&)ym((t0&(s*sTc&%OO$4o2tiOSFC`oPK`SI_1_E-+vd*irThztKXyuugKL`
zIn^!~DD7BrUAistncKUFurQH58k2OoC$%K7C}?%RRiDgx=!U_JOo=lFiY*e#nyHi2
zw!M{DrfK1SNoS59?=hZl2g<|D<|uO*GEP_^|LAa#m*J@;0#By|pWbGA;c{liEVsR3
zt^!&NEe{SqT(SH9XYGGZyJO}46rIgjyL3`-m96h2le3p}wEsH(SR7EbvqIolkXOfs
zYgP62^(Hcv^RCaEZ_cC4<;>79<&*O2Tgw;!aqRJ&SIoem=)xiB9=JAcf5FR3zo+YI
zE}dWT$hhD3o5sQ~*VfKno3{Bxx6XM3#UQO?Gg5DIJXY!R4lTEk5pym4^JC-Dqepvt
zw`NNCF2C%y*w27dZSwE$?{f3=L$$63FZY*jOPrY&D02AXgoLD<+j4I%{>b6zqM_Jw
zYg_O~?Z0vVpPiMioH+gBJC#1}s43ohL0k+6Si|{)mIi1}O^+05i=5`Asn9aTu!*xp
zz%fEE*(>vANtj6GtRn&sO?;!)UQ4j3c{=s|-M!V{XQuDlv1gCTOuwZ;k+Y_j#w_LJ
zR`f71-7|lVzbI_kka60d|BcJ%*S!KQL|iqsOYg6UeBh}F`Fcr~#}_j?1XhKto)UDt
zxZ7rZX!hcV8XRf@hmIcox$|&4`{9dI`Spx1e~1a^U{t)duYCRX{p+X7u}`+~_Pu;y
zM#@hU9_8z$0!@Juy>5?ne0>gU{8wxjc=zs2TI9716OE-#9eek#6F5{T<HT|3#Fm_M
zKc}9azBFXt`>CwgyfT+g3Gvdr`kr6Gg@K{PaN!jb9!=I`Edg$t><m83A1<)}U~|88
z@52rCUvGu>Y)qW>`}gmI77-CqQ-X{RpZHX>WozopWx2PVyy8TT_sRdhb$wsh+7Jyz
zj>muF*57{1rO2^#`udoig^%5`*OmUi*Owd3z|iyY+O^nomDT%VS6^ME@o3KPee=bS
zX4vR;ExMR<CF`or>CHC$R>|i-f3oR+yd-M1QL~<&-rp<!wJS~Z-o7ilSMj+wZoU2W
zEXiet5`4!V3#u)-m%+3)@7}J^Ht$I)yoX<&dX=?&bGyKoKU@q6>n{g-U4LcT6PUlB
zU2)CTSDr%8S=kv3jxExd<Fh37_6m(-iziOmR8oES_P+hQwq45D+Eln;Ynko&!Z{BM
zIyf1l%%#4bul=@JdiHFFh9aHY1r}Er1bj{{Y+*Q5BtL7J=JP!_vux|0o$(LKd3w2g
z7k8r6GJ!>RZbVPJn`6?XaO2j!X+e5=I!QjKC(db0JhL^bWy0RQe%o)aHGkEc=Is^f
zw$$#WK-4tVr6O~t>lU^cUf*hPtm*Too0SK<ZP=rNk8vn2b!E+neO9_ur*yvmmzOP<
zJJ}c%eKbvHG#X9{@>JzaT=zP_>$GIS(~P58Tc!M#pGjcb?)6!Y;ee5E#QN!vwNA5X
zcxfJ$aG0U8GBtWiK#xGfgn%x~{>dtR$(Ief7YPJ8FiZ&v@;q$t{MoIj*F}7;FP#@o
z5%6NHF|ZS6=uo&IW#FcJI<2So*kTjU+~aXEQMYcsWqEvH%Nv{1Imc!D+!95$M(G|l
zU~4|O;ElS{l})*dEty76C;rZz`#10ViHXYme)dk4(;Qo5j;FP)ToMxWYhL;Le}B8h
z_1?UHzx`R1JD<F5(U*?rzq^VxQ>*jNeXWUma<Rn9@7UWi>#oJt+w+!J7Ctffpe?Go
zgl)lzVxNxil{@CK3!d66<1}Mg=H{C$3{%*91-KMWZ1(YRG+>N+Ua8l5<<;UDGeoXd
z{e4`lzEtF?i`zN-m6vU~4x9MC`ugkAr%j0x5)1G8J-_$2x^C&FZQJ6q5(7ovmwx-C
zV_WoN!`od;b67U$b;W3&(uj_W`}yIpw6*p3>C?onU%zg6477LQ@ZGz7P94Q@=k$(p
zcq+cTvyWLZDl+zKZM;@1hhA(&&&5R#{;$_x!(MQ1W8#!5Nf(KXfG0l-ENY(5EngSE
z-%r!F`der6@xDZ-Pd49c*GH{xy_`8MJ!+-Wc?O0>Ck`9TVR2l1b4`d=p-i#ft+!=M
zgEs2i-js8`IQO<<OT@IRcVGK0S4_?+O<ij9%yr)K$Z5|lpU(+eHg$?aQWGOXU$VZQ
zPG56j`TF0Ny!CZ;b#wD_Zfu*oL{ofDP*~v`oAbG+)7lsnpTuY^l}u(4UK+CUx#m(9
zfhbJ}j-_Wl$E-DV>nJ|hdW9ikS>&_0c>DT&mv2^oI=Osa%`468g@-kcNSI6eYPwE)
zo;gdbl20(PCu&;gw6kZC7V0E7KCk@znR{C@|1V~S1NV6frZ^ffG#p&9VNFx9=F=1-
z#;E9Jkt=^Ke(1rR5Scb<Np$q>saaRI>Fj?bz3gPSlCN=#07KjR-(Ig(I@J$GXr|uu
zTN~wjspP`@-Sf=v&wKsu`>Lx^Ki6A3Rjj*vjHCFV?&XfhDjaHap09g;d)wM6Y7)ym
z-|Wbn_&kQ=umM9$TjGpqk>9KYowi&PVDefSG%LtUgOQ;nv18H=6Q0v$0!^;-%6H#Q
zTOGRk>SK$vDbFhBrB)WN6Lk-q_MG?jF^*pM<h4^Wqg>~m*FO`#zpPe>rJY~i^HNH6
zwKPLQ^s@|$T_rF7o}R9+?&+l2`#2*pvCc+rx^<P}5etq@I>~L0n!SrWG>-}<^>8Y(
zH7^YD(st$GT)g5+8&C7y{o60U{<>JhMZ!H$#5FO0|Mb+I6O4R?G@oAjv?<8zgVOop
z9>aqy!f$rG`}Hep{dIQ^Pfm+|Mury$zj=vN`e`nmGObj5YS!6pZ};xaTO7zP(E6}M
zh~;>nZ0}@~&c~bb?fQfd8w6|(nkG1%Q~Lh*MH=tE{yty-yz=y>r9qxT>V-@Sm%I|0
zy)_jW7!F)I7ry!`Bg16R4?EA-zI$I*`oI44@@pGTz52IlGpECfDYLTA=jVbz@Udsl
zZwD1E<zQ$Cx(4bL-+up<t@+@wV`*!ngy;Mh5awlY&~6nt)S{rtz_4_>i+1XaWdch2
zpKQ)A*4QSi-lyaxX)M9Okin~<(lTWeD~rOP`dgQsI7}~OPIFC^I9@m{^{MOCo413V
zbk?s6(+WLUDRbO4jw8+`aL@hQ%cq2`4(*w6!NFr*s$|QB@7hN;b=h#MH$L7GwDMp9
z2g8QkZXquYJ?>SDESv<)qkR`^oSLWRlzCG$bYIlrgs5y@he=DEI6%Y2?E-3rMsxib
zTY3!Fs-!J3S+G^=>(ZxBO?>ZHy?(1c|Buhj?XgcH=cQkM8KN1wI?V7Ohf|zL@!Oxy
z?R>F&tKQz)`kEv8eDP-+|3^=bot@pYskPPh_Qvi-2|cWnA6z>d{r%nD?CrPt?Mtfa
z5*d@{q(@4wKP<64^HEjZ=9@i}mz?<gckf<r`53QDXN-ETel=CJXmQBoZJFT2byDz<
z>%8J~j0}M?noAAcrlm%6*ml%21*|te_V{9fiBgM2-_<NLfn$#o*0kujGa7gaDn?~%
zE)ik6C?7LDPr_}zxdHEHQ*(EXyZ7$x+Fq-F`cl_>d5ek-K9l?pzkK(O?^wm>1Iw=M
zI$?afFj2DN$}N+#SGQhGTYdBWcl#d?nw8E^y|(ybg%M}lVnxLk?!;NwN{qhN==VL2
z-k!H(-R6xO6Ai>%1rLT~s&*YJdt=1;`{laziwt;~r@zzhU|=W|;%{I4Z^8TD|0XUz
z-Y0LrZ0o)E?{?0MUw^Hw*-^w@!0E8bWtEwJ&F|{IpEbYtqHOo^e);V_mrZ<M?TlL*
z<h9OqV)oL-FGYlNZuVWX@(n(`<=eM!GS|P_p5LO=QaCTYiTj-J{zuOvqn<=YPT0R|
zUsyq(VAc0WM-6xw8Ma2Pt$EtxxinOOC3Bh+!|7wIKM9%XY>rxMwJkYv8(WknD}#o6
z@{-7~U2&SKQxd#16kRk+zkZr}uwci&ePxfHc)CSOv<98f@m+p-W#)`&xjWZI8-%rm
zUN-r=<#^>WP?r_5c4mKk-OuU&Ps;!OD9`@*!Q*{z|LYwyl;F`l{mE87*@91P@xu$B
z_n3GZss)NfO$%Ke`q?IZ3KPR5mC_jV^G3%vYA$UOUzR!TWarnfUk?^sdH+@B`o`Sb
z#d}pc^Y8CFEn(_w>^Vv2tU}AxEZ4-POWwTuo^|!rrAtn;o(4*M`(1nevzWMeS-ExJ
zYdeqB%(X2V!OATYOneR1B%GI;Jh$-;_R8FUJ>Nw7YL=_!TGJDoN{nW59n8JW7G-<m
zqVcjRn{rMUzEL_qH6&1E=CVxdZ6ZotPHRgI_-gL+AO7&?=k-Y{>%y|9T=JYSYnr7D
z4<o}=FV#M!X2~Ee&83-<OVv(1w%}3bXE-(EM6sso(kYT|B5i>((q{~OniZz_Eb}@Y
zbo*27{Y`6bZ_oEv3-;nn_R)O0tMC2qosW+MUU~mj`s}k5BU9hSH*-`9H*Ma`%#dL=
z+e<S|;;DrWLxZcPi-vb_hrr?~0+Z4tpF3%;G+j1@p@V_p=>bQl6+woIOKJ*csZ7h2
zUN=2e^SO-T6N`6erOhRbWskE(@v|+q=;Tz~nw4wBIptca5f4*?KuA<F$NT&Hx9{2X
z>Gl4P((8T;U)}vl`NxJG@53iq9F!N;3a{Z$wt4aW_S>?hQQEBx3=TJ$Q=^W(JE!0o
zbpCVB@xDbXM3U@Yu4F&F@cqxW%!D^n{$7imHLcO2MZoEX!HV4IX{koX1dcsbn^qk6
zja`w2Q&rwy?$7NTeXFMiMJaQ1+sLyYTyS5$zga=Tf4T62uT!<BFP%`gHA&*w-|FvL
zSG%TUS;)lgty-$lrNAMPochHx^Q^|)?DMkLRW-@Uz1*A(0()+}ezW)2-}mp|y~|=S
zaAJMVmfV)<r712hc5Ytno$uNV4vH)cAHH6XzkmP!Y@fqQ=Y3BzMKO0QyX?97;*A?O
zZ0i10?6ys}He-nLXjEuvxwTEU?P7`4j(zpd&dmI-zxVs6)B16H%f6mGZ<87Mtor@F
z?c2ATOZA(XoA3Ykbv^q*mpYRpihPH6M@MhZzpqvC@P^-<Ba0s{u$M5C?(N;Wb?MQk
zi!>&wa30p^QeOKt!Jy)wwf+;=hr8B2Q1TVNY;wABy}JLrsuvG0JDsT78^>WN(|1a;
zkAtC!bLkb+p1tqx&AnY-UiL1zCwps^h-<gE_wzW*cFw}s?N>9->2Jy2YNfVB=56`o
zV`r_)^LO`U&$<>@ZqK(kJbV4K%6Ardn=fXZ-KurfD|0S$!_=Fn_V-Tt^ynye{=To*
z4mr(EsCs?P_uS667TTvze}20yWK~G6+haq;lzn&gxIlMA*an1cNo%{9w|&0F?;k&}
z-``R3@zJ+$+olLPUCA-EIWPZ(eU-*3KSPehK#}UZf0<{`?&jv+5VF80SZt4gjN^(r
zk7Zwl1)7){1e{(h_S?AVL7+^p`(qQ|<(FSpzmGf9eW);o;lR0bwYRs`p0_T0^CR6p
zI@@fv)5=eiWo~Z^yeY+&I4|9z>ypXA85MD?iWW0jf;=W~ykz#Kx^8XU@+nR&r~Vl=
zOZGjMnv%u9@;q`H<AkcXrMBkkEaFaY%D(NYuAZ!5;CpzRtXJeLwZ{q`lb7sSxPHw#
zlUZjkofmb#m|$SSV<y#aH}84Ct;pq*S3bTm#prmU&t;LO@4xq+v;eI}tG(~cVf+0~
zvFkixC!foUdRi_QR960cG4b%~?AL9HTpW)r^eP@!|3e$Bvu!f`w=}=z@lo;kJp~V)
zW~TglFZZDGUWwJ)@4v5RT{Srywz}1jZ}Ew3xlSFaw<R7vESRB^nVq-pVh&HcbJNE|
zkDMkgxx3f4r}OcRuWo<ez1@9wXV~UIc^>!bxp%{|&lTQzX;LC{{PSK5zlLjbia#aj
z*?h0H?|XbO;e|!n=9^Q3e3wsNTlioX-}4#^iHxPO=XIOC5=}Px821U^-pHGjz|ta8
z85iI+^B{-X<dY>rJ~`JHw%pkEbXW121$+O>F*s<Z-rSaYJ9E;P>c2l*e|j27_A_g`
zER8yQNyk_Cc;O`zUHj+Tbaua))c08Be0SMyU0c-(M-5S#U!wc(zu&peU9)#_N6@XT
zvrFyIdkHW=*8*f}ExF(|a~dl{gMiT~u4%s|!nH#+U1u%h_U>k2U<q8l`E`|?Vup>M
z&h1$&j@A3lavRF^yFK3c*rNFDP8<EI-?sO^|LroL>vQ~ZLS5axuXhq;0#12(OR2Ij
z9FV^vW}LRcfJd-pTdr`=;g=@qXTJYc={)?hB)68Aq2T$uy9qKf78MG<lXOl`xi;->
zN~9Ev@Zp4(2?lfY^w+lqO1N&kcB?RUZRpN=|I23#Bp5c7<kaq|<CC@e@^yWEZEEV%
z_i48O=YCvix+ZJssx8}cxScdwJT8kUeYr97`2FhdNvp5Q^s}wbe$8gg;`ICO-X`(a
zuV)K1{A{f}ZL(NnQ47a8@8`3xH3V(iv4cV3&DSbvX=#baQCqnfG$uEzaxCnMKPcgU
zc!LI)>eWAo_B`Hk_+mz7rRDieoBU7x*?+!xg3}f0(zp-z{{35c*xhQkHS6=)($WW0
zniQ5ynHGE3sl%YleeuI{=k!!vGWTxY{JVbR_cX^@DbFkKm4CbQZ|}EN@8-RG`Enlb
z<^*Mj1_Q>RNt(@JCzc%I(-hhFWvf!n%L{W4e-CLnysyyW(8GcNGtHY}9ZOW0mPjmF
zA<1y$O?CO#sOqcxpB7y^FTQ-$1?Ldo9Sd$UJS{d1j-5KS^3#)(Z_a)HfA4#=L~q{x
zTVL$ftX;qV@3rXb>telwN-GLp?A7mT;&#+bo#OU;(iAOUmFG>x7o~Z22uxoWV<*+W
z*`{B)v;1_4RcwqzZ=3S5%2}!GzuBAX{(pE-P?%Y0rmwlQ&{%<mVfWp<{rAO#%yzAu
ztrn<t*64lAmP46qFYD-b+4TMY^;P<=UwL-*Z~uQ!ejk(2JCb4Y=hO6kC0}2KzTX?N
zNXOglWsZ>~Py79!-^%TFd_A~#clqjFVL{*6|BA=gd_1+(`}FG7w=$eMrYu^i#W2C^
zYN_rHi7)I<McFdqcch#(C3$`+{@6SB?!}Cj4v9lgPfy=^G0Ob&s;J1gXE8p@F8|z<
zGi%w!vp+Iw-rw6hb*kvWoA>U?J>RoV+sR|z^2&MTlUf3+USHFFFSGc|!)w#Z>ntR6
zboJi8eS7x#(^IEDU3!$X{dRA5zSZ0_X`j8NrF*ZHhH9?lP%OQiV_Wm%jPdz*Z*l~k
zR$SYje|O&b(<a{G;o)N9)A#>8n}6iON0*h`@6{CB&Hnp*|IgTCmY?m;fBv!N<Ypd*
zN7v2g*LZo9zJIrO(;Ro*|IdW4&#!xS^Zw7d_c=R$SO0FVv-h4<|Fv13MSkCpqxwt^
zk)a#+FPY-y6?(mNR_f%JU(S^Nc%{9b=htBq&t!GqV-bJ6wNHO?%XZ70C*HGZ*E)g1
z+|sY#-rjzd(pjvysAc=cjfV5jaxB&IT(fl!_uAQe|L(OpzqYvNQ}f}&r>E=d_lWhH
zp5a(5t;eG3qPjBgRrL0J<74wGpWQrsnE9Zkf?d^p%k0PUlF60xm>aJ3Uc2!6+rBSL
z^}qez`?6%)-pzZrZ~y+_p!0Lv=P?EQ_H6odCD=cHXH8~pGPB^`@9gdEm4RP=?>(4M
zv0;1l8e2>0t;@gmdgt%|8a8X$>C>kte@xkL@kV6szl0q-ws2fbs4mL3cpvk&@9#H>
zdKZR<Ag2e5js8VP!GPU-4#m31=5>#~<NrNcoxgWe<@akTMuqnRy;Q|RJ|x^t+P<IT
z?~Xz)O@=25%o~=}%W&-ec;wj2d(*7C85THhp0h4KzW@G~g!OkK*bX?HDX^8lz{A0^
zXnM7C(~+df9MitCsRXczFsyh!^Qpqa3{!=K;|c-!>v)74j`J}xSY6j+-r(r0a3RyF
zy_r?z^F^nBFES4%F)}nV2)#+I+!&+4sv^Kq!La4*FE9N<1_qA<LT5hlFfgsOVxFj{
z$H>5x7P~cL$`=Q2mWH`8i2{qgm>S}}CLOhF@H8mlW&JSQTPEP^9|sGMX1~pArm-m6
z^l>@ZzF}sFv1MV{arJAZxqK*tK;Nz{#wVt-GJH4^Ussd5b4h~i%@@oMgkAZT-F)S=
z|90d|Mh2E}OU5UistgL}_;zP)jbLKnSa$g|5BEGzcP9mved_~V7(N_mpPT&Ii^<;e
z)7w(l{GG24mQUXu+pzR>H$%V^SH`0!ZI-<>s4Y48<x?JipZy;FPmj-9bsO5xK5=fs
zqBAXf3ZLHk`nvyq&9}^B_0t%>oVR?kXyfJbclQo9Oc7c+X~mUu%Qmml>h@Ews!1yB
zD%VqU(_Ct1Za#ZgRP22TzP8ZNuu|0>GtQ=WcYDv-`0+<afZ2=hd%yqw{kwAB{K^<T
z7A3LDiza99?k;CYsH}|C5*2NqpJpO+@7A8!X;+u__U3K3o_qGxPaDt6H%r<CBvLmf
zODSDTz4;<7x%P1Dg4xF;YNcizl{kHA&8kzIboPFaDL9y%5O(5Ij*;B?XT_SX>#t7_
zI+uR=WQmy!&v}{tt;_PHp2tjEb~kT&@xtCd%gFRR`?-C>Q<qfwadfsC*!}piuI|~7
zt!8#CU*;K1Tk5&}_Uke$&q;6Iy=7!b_R$jUKD6xe%Nn!dbBP>NKHHq{+M_(RXYc={
z1+lT=7Z0D2_-t2^ztn4y;fEiuyq8XLDX^RA^Ze-<iRhG@1tyb%&Yu4HBV*6TjTcRP
zW5Y`?v&gqRIL^#>P(qrwEy&9&v*)2apL=QS`E=vw%>pqTo*W8Ep;zYwt`vDZCs67U
zyGVy3OR|s2Ot<!17cX9{u!)P12t2i?c=OLade41M9BsXrQJ7g%al|5d%Duhi@9+P6
zIX}p2-{<W8`*!T$c)q6oz4M<t3TBKOu3ZZ?)jwVTYxn->6083Y-v4JlcJto7d*A>4
zxSx?+|9SWSn-Au^uDfRy6Bl)BPi?i;Y+XIQZ&iO+X}#VxDX3DOL7>4ylVj<*TQ760
z=1)KEefs$w@jo9D<`>?3Tf(_Cu<iEkySY6lH-)Th5qPwwTlk#DS4EC<OM~VZzHi>R
zEc4a;h3n%3MM`6jU*34l=-8A=bG%owEcGckXVIT4=ENc46d9UsCoi;=@3{Nqk1a-K
zGCYfZg-tC!cJ5nOSm@N$m0pu1eA*OUgg-8R747Z)=Go3&yQ<=t?|?UZK#2M7dOD{q
zpEF)$cUqA;#Y^*dbKUabFI9itH&5I7Aad5yOfQbN->bK2e6sm|@930l#Uq9JMqZ(l
zf}A)OGW^@KAdg|iDa+(L>YlTfX1{)Y&r%`9Y_?WqnfIp3$hB+NM7@8#%1)~PvP$Ek
z8Gg$bw+04Z-<2t~R&~*oP396`I4vz~M4Y@d7u`H%^?Z(Tl)Ri=z@a5VuGc0y1$p%t
z-uu034Toyvw8C=?7p>KozWN^Nv;SY_ufI!g)|kycH>W%_)^)Sq;xBvNhKF5WRFc$V
zcr3u_(w+`h&Gf!{yZOie6&}wObDnYT+2fZc=ZlkjF7_JEDpqWH@wMu1-gJQ`#UBC@
zZ;Co3_LSdy`}RHexg}nkOhlcmvQO<Y+x78G@xjYFPkR&>ZQQnQ)y&PAv%VfxhzoY|
zSUh`$mYkg25w()cX^aiu?cBZ|cQR%Yh^}+v>@?h0`J8WYOYzLql_6XVJ!WpNw{A5}
z_6-e7jdWWaKS{-~l8b?fLCL_abwZBIXPf@akDyh<r*sxGM8+9-`R{Gto_BYakDC6T
z4^GQ9)@*$wle#N2YwC)Mos!RkPV6mu|M&Yn<tgjduU#6M)w6SRWxCZ|+pkwHXU>|t
zJ@0&U`>`1&r#Y5-&YE{mJcffoI#nk-w`b1j%`pab?{>ZVYS0o<C^fsu;26_^tE<Cn
zIow{aTGNxaV@l?%WszofHcSlfV{{6w#IlTSa+!bqpL{Y!%AnxfuDf~*TZ|Q#Cd?`S
zbf+Tz?DNvls^^mFL8?J3KhNWDZ)cyfY3WkcsVYGy9?bo2$1>&Bo6oVgBlxeG9XpdA
z{MzQZ&iQVW(`l1WwjR5G2?=~EKHh4&CU5)ez2DC<FEE@|$=|}D`2GET`?r<nC6pPC
zMZB+#oOUegTt)Epjtei`3XbjcxO_#zc&^_u_s0?n)0ahFu|C%laLvRw^y-vAx0M2q
z4*PoixBC9>u57Q^jt8HM#F!2x9FRz!@+?wKB6*Iv@7o^EgVx!cilwoUulI-tX)zeM
zW#`T<zw0->P;IG5kD%AuQoEKLN+By%yfYoXoU4?VSnN4z&T`g_#f%DUZweLne7|<J
z^s>syo23z@p^A$>>sg$)^qyqmJxSx;9Lu`oo(DaKTvOb9&qgJ$J^fimVDIN%Lk82O
zEyi`LM1{OGReLy{7z8aId#w^^D$g^T+xDRO^EvkCcXRB-gN|LA7jaHldS#K~oUOgr
z9)Fx@IIVbIYUcLqxwB>&%N?G&=liV}5+VC{?K-9LwUIgLORVyu@9S=BTJ&ozQfRSw
z|M<f@`yK2IEdp+m$vn;Gw<40QTraxhOE0)~t6iW!^!nE6K^%+>b2dNNlPAT~D6pt>
z^3uo;iCYY+-fTR6#B$|_iTi)8mS3JZYiXy~Wt-C_!TUeo`~7~;-*3m3_O8CZuJV2J
z_teO5?0;wb-|JbnjeG53>+<&!$*m7IGNvw`?V_pK@_k-Q1BV?;L0_Sq^4s&#;q2_}
z*CLP2^a|2cRXrl%%ve^oO|y69E0<L*hEhxQG+V##yLd}dSisrAi&J3I{QB2(J1_D+
z?U8w%Ctz@;w3T7=O%VozggrGJ2_?xT#T)7io_#)O?Qa>uUS-w!F)`+pis!l2{nZ8k
z<rt;pndWT1q4&Uqb@Ngr@Kk&TcQxno%PYShtW59i{CT;D^O&T<B#B+;Bp4);x8(I~
z`&*|!tCqpR-1o9c&u10SHHJ<d4KLO(H{2+{9C`f4&1?Kig>p+Q=Ucz;+7sX@Bt3ub
z^+`G{6P9H1?7igM%dqj&>2?QB#TEr7hGPZg3=_N<AFT}4eaFb4k<1{_Dv_Og#+|)k
zk;alKbAp~XoBi7H#O2gW%dZOE-QK0aua|wi=ecsxW`2ggzP@vJ;$*y;3oBHlUMI<2
zoB7z@|KjI+LZ>t=?{x)9>0f@CUH`%E9an>a+hY5VF3VW-Di(=MzholCQSrY2Zern0
zg{bE(0zqEy_nNW^E*4rkn~kACz)e#?D4bRC_+t*n+7IV;YP89nw|AIwzJ^1wg2zMS
zVUO`KiRT;F#_4!(zP5JVx+}hyO?u1wf(}XWcPLgADzz{==q&4gTGwD9=l|>Pz3TUS
z!^6K$_P3Q3Xcc&#srvuV{QsNZzMXqB=i1AXU3cewUZ>-|_Urv$()FK@os~Xk?RE3@
z`n~5Qe*d~&mswx`-{$AnJ*5)XDqM;Z&)u?fP10@78Z9p6U=(Cx^YSohEIP)=&wu_-
z{l%9S&tGlgVW^yU{7kjlk%Ra2x|jC#Fg9%6wo>}}nFI^2d+v897@m`O>|}6iOWwIV
z|0@d=C6aB#KDIt^GB{@Odey3~zt&5F44-J1#Wo}#{IcF&p6xIrL&f{#y@_j9pW0lL
zp8osHW4HgAF+v~rlmyFXZ`IXR-x7Cd8XUxX=&ec2&CeJ1(p0=C%f`@CthrR=kk#_7
zeMw>r2^{x+o1EqlVCb0T`eB}1;Nve>A4Oc@SpMjurLyXr;>D&)X_0&^J%;udz3RA@
z3MKQZwiG{X)<12@c;Zu1ez|&}=d9G@vpR}59y%H&exbdAL1F2c%{sopda0)Kk9R32
zZ?V<v^qR7(`n}xq7_P!K8v?YJJn8veQ0D0od;OfmV;zQqG8sP6`_Ip(*v&q=Q&jzv
zZ)|999>aq(AD_DlGOt~9!HqFvO^~5lpqJKB%kTG+IT#!?dLw^0czm$qDt6*H_w(Yz
zi6M_nzHu`w=36wS>uZ={*nA@`i)0^*d`scwa&8O{<^($}+Z?I$n2TX!p5DCo*RF{@
zkMWWeXLxMmm9X*m%HnfU!m@pt(>#~@EEY7-+xFpMk+i&%&G!|Fi~<ZMQO4(zW=;BT
z78k(av3bp`^OtS<PtBZk%4+(umz9=YJsYpbSHJ!COpRel=CstCk1jnr_G{L)vfSLa
z2M_<wob~qIyS}!=PoGYGySDv#X2kQg&gr_3=M>ki`P3pHzW=+OU&S81DFSs$g7bFP
z-_1DoBFF5y+w)8*(WNG*H|ZE(lUlp@x)6h3@mU52KdW{lFUjXDCtOX}Xt*6e%Gu)b
zQBW{+QjNz`mJX$~St{vv@{jg1w=g8dv|qeab+2%#z_F<3cQ$7DdE`jc%=>otlf3%c
zwyTip>C@+<cXpjUSyOIx{g_e$hhocwWiMw+|NbmoVJF4p@Zm>yumHo!!Vg|+u6In6
zWN>ltwqfXSuhU{?RGBuBfx$t*gW=o5+DZI>`TLS%{j~KZjw~r=Vd!gNIKtFhP!uOJ
zk*&ePfJv0yA;E)DL4bilkfU|-C1EFq238h@Mj>|r#)%0GEDaJN`3D#qSoj#k9!VN9
zSlnZ4WbQP6%)!*)z{D`?(Z`?jYUVR4R@k&3Pj~Y>|30OS(Zgcis~t<l#3#q-aaphP
zRP<<ID47!BarJTYJ$Dt;zcIy$`iYU#f>yd{9*fYCU~CX@ioISMYZ}GuuxN_cr3h=|
z*}j|(936@tQ&+eoa`awXrSWQ&(Xk_UlQ=Fqm&{AgvYN}o=6r1D=5y@w-n+W|p6@9P
z3ylmlbvm&*#%pDWQ1;4AHsM+mgW3f4Y+SB%BEjN-z#@j0gVE2OA}{UIJ3YzJO_P(c
znV;{XVY=k)8#fBB9jlwUQRPTR@U5LwKArh!k-TF{=Dgx_$&ypb{i4h7?do#>axTzm
zr@*9Qg_a^VhV;Jq#^)s2m;Q^Id*$ValFJ#3=a%*uD!PPTbt>@UWU_d^_>780xYr65
z-ziKDZm*ZEocmeifVI3q!iPD=TB&#D1)Q?I?i(9c>@p?BW2%d&n^$LtLO;8(Kxr`Z
zfeeeDqwe>r7jON3&N{1e?)m2zrNo-bueqiQ3(ns4P0{7Cv}()g71O(3rZ~MU{32TG
z!sTPx{#cUX*pHX~J%)4R{LQ0OJ9!rBobF$DXXCZF-T!_(JudfnPT?`;q#kMKhR3f|
z&;9=UFTudV%4*7Ume2J^taMg)6}vHTqy`@C-uRJ0p{1wJ+2mNI_;bZMixVsJH?I+Y
zZtQ<~Ri@fxL*ppb&dp|8d$c?!nW#E6H1ydDEJ}N_=VNcVokHA}KFwR|d-;!7Gj}90
zChM4)m_)H332qe^IA3FD67~84V}r4rcvft9)NLF4XyGsS%zf{g@G>m%Tr_El`^4`}
zm2tXoFrQs++OPVm>d*Jzz00lUbqJgBB7o1~l>o<_wY5L`d9MD<WMS+VVboX{7-cCq
zML^MjgOQoh{{TA&L&KYm3=ReY93t5){Vt3Q3m6#`ECtwZ1T2t<mQ3PQ=L&C`$1{nE
z(?Nq_UX71zgTV&|0Ryx2?jU|<2DV>M-f;Bp?~`JfkizhwQOTmslz~Nnp`j&MfrW`d
z-~l5OD>DO!B!j}AC#+o!%ncT|RxGf5@Fhi#>4ilI!-ovU1|iQzCJBb71q>VwebV#$
z%-+p!NN1=}x}a#l(&V7Ikf9(Zpm8&I?E3CQ9&8MZI*$Ga*gh~A2)ub8xA#kY+}<<w
z5A81hjf~O_a(a9_?TqE8dsXV2Y$nGsG9=I87W{oSbMfarAMU+g_Ki_uagWj4n9!+C
z94<bSRK)VGgg)J495p|D){-fwF6sQ5I;Z&BEs00MoA;i-Vdp84d@JMmT$Y(jS6-{K
zn_Z~+_=GbDgGP(b<`C7BIaa;*)=BV+a@Y4<^ql0eR7g|MAv<@iZJ~J6)@^xGZkbM+
z3$Ij0oA(N&XGdgCYZch@`PwakM@8(%EFRtDUvTl!q`X<XRxuh_{a|Rg^!Vh@mmlx%
zEq3RcsM0yb$WDGyyLW*fN2h4?xyoY^^PWden}6-NWcI67hb+vV3otluIG4z=(M>b3
zGvrdnVU4A8<WI}n9l6(9IZyZ$%i|!;sVWQs*T2@-J@4^Wof6`7%7P(%?dNwPTYEMp
z-K%txWH9iW8d7LzQu=m|t4nf^K-1hA{}vfNT~mCGQ&BQ~PO+Qhp^b^U-?~fAH5T7%
zf6>R{#G&~4W=>+_#&y}x=ajF@oAt0@#re!EPKM1tb4;QFoP5%YvweLo&p-eCT%=2f
zRNfVBem?&2u&{HN1I|Ua-_84O!q;PXOfvgbmD&9COf43dMu`TN=e?iL?Ed`giy{M)
znQ!uzK3xvU$C=Zllh+h8HZUnPUA!fcyH>bqbA<VE3GpM<@78cjoV)YWeZeFXt?YZh
z8#)f!{}R_xRN2PYQ_sMlcVy=IcE9D(;h~{d`+m+bJZAa)kac~Wt6H*80V8L?DWRnt
zOFw27#F^E5!@%k1)6BOW|NnOX&(9^5o(wMqCI(+ho+NDa{hh)KIosd!cZldM^U7dp
zaA4#SVq#%P)-GX_U=TE5U~^#-2sLi+5IDWK!Kp!5_t}pX9337EwhF8)4eo1W)lI`%
znAjAiG`KHm3E&Al!{i|URgZ_^LF1uLzNZY21DP0@m>L=w8046b%+lfc`1|3H9gR%A
z`?*;-8@fe3Rr-EbggjYtj;H^7eGIEux1HZ{ne3w$3Jel1Ee`$r#p8DhFudG2<=JBi
z2?b`GT7DG=h9>r|29ZOZ8(1I7=ze;9$mOXZb8A6S$Q{F9|M!*tkH5G7zy1GD*SS7&
ze_dCSsQ>WZzkL^vMG5P+Y<zP_LiTXEg#9^g`>i`YHC=V2iuA6@v$|-iwsG$_o9|hX
zVn2Ub?vhL?FV5#mUQq|DpXYFBEbTevJ?;6u->c>bpX%DPV@3FDn<YUTIb%Z>TZqfA
z{d-jB=Zfh^Q&y}f5S`m+yev;@t+e>!^%mU^gVW!oTg_gUIZcIA@kpd}Y(mhfU90+{
z8H1{XmOPzPE>Wix;O5(9c+TScxsAyyA4RbBu8g?r7YM4EL=?2SG?(!IyYZrYkycc;
zA&Zmd<2@Q(yH>qg#&{&-3=6~iIfiOc+>4Lvp31!_SUF39jbXWFa**cYQki*ECKcxO
zY`i9?zHh$D;<+wu2i<Sj+iO2sBei&`m&DSI(<ay!>DyGrZ`i-=>zq6PLSq9@_3dp`
z|DMlbm*w-hNRCM@=vYO?`)03mGtJK}cKsM=pYX-IZqeimmp*B%oxTCmS9$vRyf(Z0
z|GWJ6>W)9MdLQ>8TtBS6^io5YQb19VO>2t>6U(8F&Gs|juQ%4})aLloYIT5>t&v%7
z2irwniJ9zc1eqS_wD8VL@!9b}T=n<oqHBt8W;OUmFKv0!BE=KfR(<@;^c5O20;bq+
z*{V<@meAWR|2k{##3rZdzh<uIXVzS?#HCczeBsTH&)hEAZ+bWHyZ_2FKMM~uJj&_}
zN@!iU@{o!8mV_Rms{2mUPqlnvu=sv#(aBD4&DULzdUwrXu}_L=I?p+E%2Y*x4_y})
zGq5dmUwQaJqaJr^4X=a1p?%kDy(|OVUIcQuA6&mdg<+$E(E+x(%=QcZEG(DtnD68_
z(|PxMURJA=NkW_sryAHcCiE~ea`ardseY%SE0B|+!Pntz0Q-RzHc<(zq483s|2|I7
z+Yql1|M0xh2|=cd@<$|+r?{5qOxY+Pm~`LJOY(VOLYMvx!>@A;51z|^^iBT6@|EeX
z3!i+^m=bi%qG9orV{3lxTBWhHr?Vk3?wtKPtBIR*41YxU3Jdu1SYH2SqaU&Tvh}$n
z{^PF32Q7K_%{tGyv_;4(a?z2@y_YI)C9S`1@AvrHEs4j@9t<{1-Ljol@;3@e8Fxw~
zw+K96^WD+B_xr(0Z-ymPyjHGS$N0eHzE)dzdqZk$wY<>MB!g*Yx1zGQ_+9>DQe@Y*
z`1mfl^tUVjyxPOvaZcj(-CM7sI1aiV<enIyC8<2cPi=C=$|N5NhQv8@=jku(5pdE_
zb&yEDnC{LYlfJ#sPg7O>_}_?ikB_^q5o2k%;s5!@n&~RvmfYjDtBIenipAn_Gs8KT
znl*FFbQ7ioIW1N-@Dw`N;x*-gje=G7`Pti-Wu9p7z0M)Pdba=X9mG^YonIm2|KsNO
zizV9T-*wNkKIi?x)=f;}_Jm6nJ6^Ba?Z<s@fB5-*GsOLuzgnpF{&tqjPtlobQ>2dk
zJ~s87>A|H_))?(nN^#STU{O$>7{N1jJIjm5O3Vt$`57NLQjVm)s_pMyf9c$nt4#|O
zE~INVDy&p!kv`J$$+aQ;)kh}p>oa~h8rRR+$>`0;9Cd(2;qe-dq&I(;nWi3aop-l9
zuQ73cC!@Gr;;T2mchv~FOuyu+rm|G=21ADf*D0H%V=C$v{C0~)Cca^>ziuLu<0qM9
z!F5iFXN3pHQ-^sIB$;OZdLW>Cu*ZnWfipJk(Shh@M@7a4*J%ZZm>h)Xu-{Tpa1do`
zjX1-~kRH9&E>rEGV8VL2bN>=P|0`b~_si$l2hW1U#8yKwi|@xG(${W2SowI3;kNtl
znH$RQS&N5ut_b33U%YDN)@@S)*$%KSZ;8mRzh^I({&DX72^zTy42ms=j4cI<bGDXV
z_Rvhu`cYygI=8#)b-M81-~yq}x3vjVp1Bsr$^6@6^DXL;=Z%^>dfR%f*R?w_FrC|3
zP**soT(7N6dhJ~PITtg2OZB-iUbOt4@yu$eiI<k)7p**b)-AzzwfG)e2y|WCq$9j^
zk>DlE^pfPYpAT|t_L>E1G7HElJUgYYqf?+*bndYyL&N5464o<)=9C+n^fH8cc}(><
z$KK31XA7T2uEK-8>0W_eb2s0TxNE|AF(SJ+G9tpECu(+gX5L1z*PpNb*PEBK#^rLa
zS(Nuui^pPTX5KFTr|AFaW$p=y?qK2Hfktlr*;<VP3<o6^PmxNNTHAYVZ{7bhmC<pL
zjS+r-CR=v5eS~+mr%g+ayLbEd>X%!N@2WjEn|t5X$=p?(i_80&IUP6?Kf0b#-l_ET
z%1q_w%QvsuJtsX#g*W5<HRI2&uJ>2J|C@NZ##HjpS-+|U{r6VC|NFL8ntAHKm+yY}
z7&y0lKk{>@>Z`H|nhUjKSW32k$+<iw+bMRsrTUix(<d4DX)xElm~C{0^(kws^ZH5+
zO+|Lb%z$p2$`@a_xFtpP)As&7{8M=Ezt5SUsxNPsYd^rDA6wz@{PmWaX_^m`j%lh^
zyf9E)r2K2ngzv9^M;c7{2wMxl`1-X`^yF84E8TmFon&try%4fhzp0e`{>IPb6=@o2
z2jkUU47V{HRE(Xv*X#B7!%s42+T4$p<M@4T%fEX$=W{pzOW1KKv}uELJNr374aP&=
zM-?)&gnNz^yzq5%b$TG1&DvGEGAvbyp)5Caar}}AhJ_E#_qG1qu|b8Ip-s`j;e&{Q
zfRICq&y^E73jcpOe!jbU{tE%SP`x#YM{i_$tq4$BCMdhyx}8B?R9?dA&1NyDj{KuR
zohqKm<z@;2SEo*T_1JEDu;lZ}TW7n~?c$G`!rb)T$%{d#W<iUJSLM0c#k17^@wi-`
zvw7R9)ypzD6f46tR-XH;<)!IAwIf+SQK#gRl;5j`kIFR^r%d?#N~U#6p?uKFim94Q
z?JB%}u57(f?XJ=Nv2<gn8^?-CD&H3KC|(IIjjCW}m?ESpD&7>BR>JJiAmGviI)eP7
zs<=VGxhY<sOr8c+rc1Bw=j%_(KXTcoRGvvOVXiWRQ-P<b?MjYK*MgiLT>P{^xIZ!S
z9Ag86$JBy@i-UyEe+hYOb#;%O)8pT37ED>X^2Fym?Fl7^S^X!eNO|~Ie%bfopZYvI
zr^r3I$={u&ns_ft@hh?%jJP7a_)SKMaJk?d_J+^T&Po&usXzCd?R4n*rRJNE!GKGb
zE`5sp`1o%#gFr(~o2RQ)LhB9Innm~jUp<;KMZ@toLqg4sbzf_C*BHI6DbCyy`k4Lc
zH74Qn-$MO2?!U3v{hn|_@e#RH=ZX7buK5>ief(ve`RktlQ5&Bah8&Dw@jIb3nf=}^
z0iIvY4bvO#c&cRXJU*lM;aun`-k_s1R_2B;n=&E%`}cpp#n<bmzO?_jxmuskIyhfg
zQ;3swiTUR@)~j2WeDRPLK2(<a?~lN}ypsN6z6%R4vD8#neJHv2v_;85a?e2rMy3ZQ
zKVI7`Wf7S)rO@fnnVpLt><;;}SNrbTS-aYADNOT=KX=4oQ+jA%Ox&C^r>4KQWZmU*
zwZpsV63hQM%h_!E&#Y8g!`H)nQlq-(a_QBZM$Z~A)*fr`F<vk=zwVBYerN0XC%^Ox
zcRv5K?&@~+vb-Ec`$)~V!H*AZ@A=+m=*PjZX!A8e@y+?CisZ7h7A@Dg_Cvtw)haFq
z*J<gMaZ{J_&og|s=JyU09j})g3(6)%h-BN_eKdcj(V<ZF{;`2y)JsQ>Mgf5)=7z0(
z#!)3!^3&OKt>zx7JSJc~Z$oC*^SAD2(j9DagDX}YQdso)T!!=oVW%lU8}BZ(U;aP#
zvdNTyW0H$S1h?j`+O$U6_QhAf^!Y-EERMVru-<KLsHwS)&!xr9{Md}6M~?<~3Ns{i
zi7_pUWNWE-zK5TY`MHv3u;!5xtJEo6=OmZjy5*Lgy|&oww9&E1FS?ITRt9<{SMPot
zS9<TY+w{*nJKrixPJL8iv;280<6>PAhPkEpEKfzmY`>UsQe){xW7VZof{N>S{-ifO
zn8ST=X-=B)<2M^_pS|?v;NjnQ{l1_1?WFp0@hr7D8SC#^{!eT@*DjE+<kIo-H-o~|
zpvr|U78W)(#rHOue6_Q9zvp>F#jM`1m7f!~ZGnNBHknrj39){=8JW1hw$^=LWX8_K
z#$Xe`)sn;$rY>`!dP#<fQd9a8b&b8YbKjb#>RA~l2O0f;^x@X}xTu=k-S_4^>YHbO
zT{0#rXn+0ht$NL~?>?Q|y!ik2oAX+4+RO0I-?5KzlD&<TzfY~f%%%tay1IAg%EX@j
z^wgxjxVSjCvO@W_P|MRrvx_#_&iwPfeLYJ<=}p}gHTz!FYo2`fYw>sf@B8k`-jyif
z(%iT6!cWG#{{lC^UR5(;nfZ<8Q+?}7rpuk1y}#newL3Rm^!A2_-w(Qet^MczdpqAc
zeT_-~>UF8Q{F=p=>sJC+EIOk0ye8Ra`?m6XXSVoEe!e#*DsoQeGe1lHE&Fc0yeCsO
zkLAY7NoRj9+4uM0o6hCt&%c-F{(bcO=~M63`QIk5Ed8=!rp((tyPf9ybk(J9Hqo|{
zRIJ#3<o4y2uHRhJH>gZLt#oqolA>o%KYpuQ;bx)}pz>p5=$1LPwT6xh7@1hP9|$r`
zWLh|78RMG8HXJ)`*RIq5Vs|mICMzc5u+o&HJ67M=tH&bWd|<N5QGrDaf-xJ;1t#|k
zw=!5fKR4s;+uU<65-ff_=`u>{HevX2bJ0G%1DO-~<i00atSn+m*Hv`!ioE{y;l;pd
zsoaY%9{<WG&#L2=dGEESq7z4G=+w}q=RV#zwy(G6(h3U!rzDQriO;WDO^-^>$?<+Z
z*Sun#L-Rp)E*{OtHi<gkmvzoct-Wm0yEQh@!%FW&QJ<k-awGrq&LD;fx4u|Z&olDt
zE8e$u>#dst8*aZodash>z{~|xu7#Rzy%sh7`OF|rrekbnQ-l;NOqL#7@O@bxQ<axQ
zddR99fBFi&Sf4i)uT0?)vA-HBcrohrn$P!S)pr-x?U}cCxgy88<htOJ!<El%Ef_dD
z=I{Pj-ty+{+ohgD{=LO~QzSlL7r*_oHnGRDbG6d)#(0K=lEV`164|T|YCoKleBX9h
zkfB9ji=o@>8>*KL%kJ&D>MQ(o!;PBB#*QqR-Wy=+TB4%lj<SigC@lDG;^XpMsX@u2
z*)d>J!8FdB{Eme?&1d(fY@6c6^yKE#l2`M8{XHwMag^b~&WDdBm+R|&JAL)2_4@ww
z#y@l4+boy3C9rRgp;gA8{T2ODP4(G}+h51NwPnz#`a5%9)LEC8G4X}3KYHE!e{hXN
z=a<uqul9wU?+rTICI3!H_)z`dC&_XjAIj8yUcH+C{)+u6uZ-SuGBH^yhZt}%EZy!~
z@ZSHsSjPA3>o2X_^8b9;jc;G;jiuJ5ysH15uv+;^dDw1d)pzGB{5#e6U#R{3@X+u4
zeIHx5df$(Dr@#E)!8tLyD|mAZ7xoC8eBpH~(xWS9>F+ZW?$zg8l<humSNk=5->zGG
z_p>v+HotVepCxba)>$QWzgN0?C1lAk*ew1$J!IeVv)9F^&wppk;?VGx>)rLN?dyV^
zxSdX)fAQ#D#O;I~Iw^`v{{FG-s!P-R<0RL_-?-_qhgv^lBjds=63qwQzX#Op7Y#Bx
zmSotGH*4|7A8)tc_Y3`W#@I7VL_R$Jko$oji~hZ|VOi8rnl;18OX9I2i{g<Qv&mkb
zn%lQ+&%e9t>e~|GseiV7|B$};`fGVP8JTlwJ)c`IuF&Xuam%{?cbv~TBe&x!n(u9u
z-sR+bFYQ|7F{!2a-5ldvCcedS-^!L>zPw9wb(Yy|ZPk!TL0-a3)gEsYu<<oM=X#}l
z(aM6<%B7(7DzleqvWmw9c<trC9nEh!9kf4Fkt^%mF)oGodrR#Cy|g03pZ;a%FE1~1
zTYT};siJw$6&)6DEmk}K`C);{{PVVo2Y;{d*IfB&k;bP(QORr8o;npJeEaj!s}}mt
zn+jKoh&N5*-}-n-kKwTi0`F~^j>Ky|FShV}r`~emN4(Ry)xp2lY`6wG6*%Zb`utk8
z^PhID+VfpLPDp;2K8J(DAJ11-iVO}MD`&SAPh9aN<Z#xOvUB(D-FYM8dhw-)BEy2r
zSy^`T-TPlfeoouMDY2(mg6V0Gq1MtTxw2ufQ6}%x$|3VCJY+R_5}K~I)?JU^z}GE%
z+h`Aa)A9F=91Khzj!j1|T>cfL9<M#=>mp~4g$e(!Tm6~6_ilQ7nWA9*&rgT<mz3A%
zd|9zhBsjlE{uRS{eLky6(i(E7H!bCf+h<(=y19Jcr$e8obNy?b`snK6wVh^?&u4G`
z<Pk3K^L_ry`xoZ@Ey%ym^1naq`X$Ft$1Bs7-`7?rKfLSw_ZR>BpmSmQdV1d9_wV_4
z%D(2;&s%5zpWI*lTk*~LyE+rLuH^r`Ve66E-gB2<E8c1x?Q`{2Sm<8UmGe%2zNio>
zxW@U%boawg=lwXo{@+od>Ak-Xv3yv%ckR_R-z)Yr9DSX#Z_<vQm)nm&Tsrr*@$;Au
zT^rZ0uPxorRbTO6)$K<4kz==>K4)d+eEk2>>+EG4|3810ZS~;)hpG8>wUYmHR^OT9
zAGB}N^#lE7@@vHZ9^duzQOPBr<^JEUo308sE9ZZ8Q)gkZbzRf~_rG4o_X5oIOZMt@
zHLx+*gt27zvoT0a<gi)b$02KISa|Ex`S3NL>p8@)ZP+z;9)F$P?A+Y^`@75Y)6=W%
z^!I*lPMmKzZN-wyZ@=x{`>)`_`|qE1PH*O6IJN55&3pT5f0u2)UHPZ;HMeI_nE38M
zeU>)=m=jJd4HAoAGcq&?c8PF^D=AdHZ&>j&r|SE;yLJ1^f1Y~kxc~n~ndt(X_V54y
zZTI`A<gl>odhz>2zSqQMN-y1#H|y}?#eeVKeLMH=-oJN0Ufi)N``ph@pDtb14qqQr
zn^RaA=ylTK^S?XOCf>Hbz1#YB`TM)}H}0EXGdi_MD_q2N`DMvoF)?xRU(Nf1Jl{O}
zey{rdySHy`D?U7U@!~|gf`xEUkkh)DowHJJ7MQ&G{=0IX`{ns1de>4Il^(}%8E(z1
z&i*~O{Ql2h*Y`cE)i_;Lo&LPn{9eU}2aM16Tz@Oqdwfa|6APo{(z|)(iHRHUzrVky
zGWq|52M7PM^UK-I=sA9^Qgg=yC$5=GPA;&Q;bXrWxBjx`l#rMumD4KUKmYvmFgyRd
zyY(A3Z#JDBuK2?wFzA$xe%0Q({rBH~{WaImUF&P*>cd9I_I!W0J7}f){9P+2r5MRs
zr+>DwH-0S7{O_Or@BJK0pRiOt()e@Cyk51=(J$!U-tuEN-q-)H*4AEqU9LJOx7POT
zCKXSerFJcj`|I!RX>B+jWwzLJQOKmCbN`R6|Nm>bg*JRDM0bAnF}L$flUZ0Szl*+^
z{7hqq;8IKBkVJ<yYwN#Xd%G<2-rc8jvrmgX-23tj`<83=8EXBVKALf7zn+=7v9x1?
z=Qf3_OZVtY{ynz!-r1?*!G2r#f0t%Dzwp`^Y+Apm^!J8Ysz#EklLS6}t9bvgx&41e
zX|KVq@Uz?t86G?{I9d1eWTIF79_xKK<9~^NuUjE;a>tJU4;rJF_5?W2SjwTuvV~#8
z?#<utRj5C`tb4X@OZ<B=?!}IaR%~c7zxCE9A$D0;SKpJVrS%)izn|WFbU*X!#Yf6_
zM0mBNJUM<l`v38J?AIqH#ij_eGX@%HaV%|-ddzTu^>WLG{npw=nN7bBm`(l4$jGrb
zPUlIJy~fwu@Ao9n+flc6`tmu}uY>%ii|W|zWZ3ZG+>U);4_@T|`h|6AoJZU5`GG5A
z+r9WtaQ-}CGQY{`)5^k+HftU*I(Y5ewdvFPe=qvg9-ln6)O+e`K7PJ_zWz-%(tPgn
z7PFU}{Cpm?8$o|c=+x&s%lizkT`3KGvNv!0n%BElF+F<pXwm0?3I7=wG*qVuJa?Y9
z^q%!=o5dSv&h@{1Ml!f$_r2dIQ)HNyc}_};Ty*8|+O<!graF1-zh3>f*IZ0oEUxP1
z)9G<_FIUI^e6_v)tG%U#jSOGA(}}ZZqqSFOZ+_VlFiqp>Uj5ZwOiL=|_RK$<KIfx}
z?`4zAZt}9ShHks(>WMpX7FyUz$@dCwy#HQbPtP*FysZ3_PWdr|b8>la>)!Y8-@a+n
zpXmKxZ%3JLeyMW)v(D+VvNFbm@^W?0tA{c|L}cIJ{r7L*_qxKuixJkdeJ&MmVPoJ>
z{8II|xq0uVRnw<W=bW%=)vmcs-e3RP|GoVC`}_EvHBWDC%|3nlwA*aI<txrzWO3$b
zneg}S-s$x}4u8CO@zbYEOHWVVnrHDiIy(CP{=a``N1N9_jlLfh7sq#Rd8FLwS#`7W
zmj8b6uX+2un#o4ncI`5nd+tn3boTwq=W}P9=il2|Jw52x+Wfl5owNP@jwR=Qd3EcS
zbpD=?|9-zOuil%t-B`|l+qUv4LEqooGc;`dx;4N4w{_5|y?ggM?w60PD~*laRr2%O
zv$Tn+nX~fp@{GKuPoLhkXo6Slu9BDi|6cTeD=Q1Xc5U0XZ32RV(rc6T_ptNJy?OKI
z&$ayjVgj2Cq;m6f_y0Pj&G6w#u)m-B<+pR^>i7y8`fmUB?VEn=y&t{*zvOFA&B@PA
zjlB2%yF~K!{5utId(Ge7uMa4(s+@N={qxC`Uk@H$t1%OG+WX<q=lDO5x}S@#WOP`5
zS+@VUo4M=q$;(!5UAM|>ap|nod%qWHeEa@=_uhMt4jnq&&i{HDBZFJ!_UpkxXVWgf
z%sD0DA2R9bOiRT;&w2}o_vK~fpLJHR);hb%Z~gPNbI(3wIAQU=%<A6n-R1Ay{wHj|
zzIs)V=F+XpdakBMmRQ-fJkWgn=k4};cW&Qazv|V;*ZuZ2A1<^XkUZUeDC6(${l9m6
zdw1Xe_pN;2hc}zI=ii;A6?uQhm*4xpS3h1{I4w<jx<32+)tid$sd;jpn;Lr6#FW9N
z?CY!B@Aqxqx;1v%(^t1{J-ldf{_~CgOV#VQzT;=RzCM2c0p(?oNrR<Jmp&Dr%ewHI
z>Ut;RZ+wEqPLd1d{^}?&lxcWttUcr(cUI2yt3lDmg1j%)3=SO24{#W%*f20FSUz?5
zu`GAr&Da%ln%V3wRJ?!pEhNZv?)u9`8b{+^+TXafs+!k%4x{MYl5qLAm6MBtqTV0M
zS#HFB^~1N4U+LxduHWmox_kCxp!s{Vd%;c`lY^UsR<ftgEi~gZiH!WOtt8gN&9l{f
z>(}@GujTjtn;tcr-ML8h^|$G6z1%Ywa6WGQUiM|n<M%wACnsy4*IiTp{@lO6mumiN
zy!mnXwNulD^`F@I(&PP}_^5whd-C9{2R;SeE1y&v39Q>Rx!0x4w>bX&KGVqm$9_F3
zHjA8GH23t@CB-JIv&74^WM0*H-ATLuH{<z>kACkTuBnd?l05Wz$#%2S_TG#4^f`QH
zx*jOBy(f97bOVb*!VcH;|6l%=7f;L;;l3aB+Q#_IwD+5B&zCgJP1yBkGH>wxmGM!+
zbNQrY7Th|V*Z$r3)T@Nb71J$C|Gm(R`}Xvhx>cM1WbW(;!wJ#mzR5gGOLCL{zTW@m
zYu$S87CjxEkkHE4fBElKygnQK{(jLleO+B%w!_BXFU#|lUd~v{oU}anNLh8q4HMsK
z&(B5W<<|T+k1{^@*=GG}DTe7{(=Y2>^$ni(^v<o;i!0W>dYKb7_35KSPSa9jIPShU
zS+ZyE=5B#SaTA_a>daX6x+`#2nxy!lNa;Q4bNJhpojUSLLPL8t=PiG{huLX~z;<)<
z>EU7X>as$mH*eov{r})zozv`p4_><#w*7XhPsQ^!n>XKFv+9)2>C>CGToZMj_*^pC
z#`Cht**)LCzq@~SvlEBsin(Xg?pZr!ewcS@vu)e48GHBMH92i{cV3=UatX(dt(*UT
z^42#mwUy#yR5+Fso!xiL{dwxH{M_8s%v;i5=GT7Xo-#o@T#vU+dGYMMd;fm@+FO3F
zvf66)-Mz);6N6MwRx*h(Ou2d|YIf?+U&nrh@B1{>Z@I@L5r%Esx0RKZ{r{x@e{S))
zpAP<6)r&F>Jui7nPoG!y%2ThUT<`3qX!$$$_7qnae?He=_v7&T+PB%Ky}jpj-^>wm
zdQtZKSd^ygtkm-NIn$p0IW<-L@I@z|ApO&;GG{%^_~IS^_f>((l%RrRlT}LZX-)M}
zdwlrt;$H9R-@lhxKK44fbm`KE1s{6zYlInku9e1C%g@=me&4rOhufp;KeYe<^sHCC
z{^#rX?4HD)si~5O&wR4Ee<Py)&#lLI<JO-je*gEbb@~0e=WDIY-vykCtN7UZ`PIv&
za)uW*GtQ^=Ub|=M<r(7fws4Wn?fduV`z=2<19Y85sOkK(eBbyNtu4AB|3jeZ`{tJ|
zhUYY<21(tOdGpq5<tLkd>zO|4$6oj?UoI3n?entCU3c@=-*<M=Y%S(v=-GDprOV3A
zPtB6wJUu;q|L?o+k8%8enPN24r>wj@zV_?Z-R1B8eqgtk;B9Bzc+od>n%CUh8VbHb
z@8=jUyJ+>pK#F(%j*mx*<175Mrg~(~;bqiR-E~nbaJs&|nWX&O?W++3_Wy6}xOMja
zoY#Dh<u-mg!0D^;)kEWllymRH;Ec|5jS344&rbB+`q_Ksucg`3_x-sc>UPHZ@z3np
z{N=9>w?6u~|9|;@qq?`>_`lshRm91lt))N5!0v`au$sh#m4%B{eqWm^&B5TnJyA)(
z^=6_$*CnO1L5eXPw}jm?PG#sk@|d||&+6J6C$63f-=9`<W3~GB<-haa-MP7LmUQ!@
z_qDID-?OYKsLsw}WEBuE$U1xH(#DTs1rCumtZ#b~zG#QbU%$8h*_v(p)P?*wly(S&
zxm*+M+{!2@P;lo>cKz4a@pW(Z|7zGJ(6e6pF=t~h-_NPD&%X)1d`a?cGq0lPqxIju
z#mC6h{(h++a!!2G9s4=&Ue6NbV&HHQjIy-dzE1h-=DV%Zf1mcO?wi8m@!0UyB+kj)
z4rkSCWWy_`1&T3b@h~WGK5S8GF;MuPyZPWr?OieF?6ewQJn!btj&Ogx*yeQTB!hD;
zQ|4^6In8!>V);Ddye+X2QB{toUZ!NNd0BSe^aAHO?f38R?{=4nj*s@9Y*LZFcX<ng
zQ)qZ-D7WI0DTbcUUwkmo@6z$zdhPqWch>JW>4?T0(O8<dJUaC1t5>HEuWjFz`N^jG
z)3LMv7Wi|_JfG$pT&z~Im@(mkJcGlP&08*phKjpxG>9s=_F`G)EVc8W7ishumc~{-
z4+{^MeE#^QNy`LL*Qz<XspfjIUYB#~>(58--e92B<rjLD!9b>uub*$HK<2c_<UQZL
zymCv{U;lp2GJW-`vU9xb&3@+V?Josb>Yp|_ZLxIfcP&qTe*XAh-~azxyZ!#Ye?J~i
z+4%Q=|K9S-O|Nav|GoEq*SqYud#k_y?PBv_QsHP~@wh3bdTEkw<TXomxg(dKEYX_$
zM{#D#yw262JqMf4D?D{kH*@W@T9nZw;yHnZvt;o_ag$%$-fu7cpC_r)Fsc7$*Tb%w
zm}~!dcLns`&E9+eU)cLsU)MaZz2~=FgsCSms@dpyW<+n*;qQB^77PApG}G$J;#jyy
zVD@bB>EU5rO8bkSpL_Z8<gH(`<XJo?%}F=?WII1-(UdFxObfegPIo7j=JrNkJ9zNl
z#fyRa?N4kvQ)+v=%-|SD@><c<E%#RJUKh@~E582cuH5MF+uy%`^Co6rQEFb97z0nk
zghg?y{naLG^e`;ce|JyVDP~W_Mjh|ln>dzAC@(f$sKU|Q+R7R@Er{#%wo`%gP8|8p
z)Dj?d{6h+Z{L(9hcV@aB{{HvW#-o<UIa(77zTeyX_U&88`VD(F?b)(r$r7DYhYDkz
zG#M(^?XUcp6!>J_YsLf5mYy{^Eobw?Gjf{#o)3R2XHR`*xo}I^`od#gil1zr&-v|W
z@aFqw9p1$mb%}=OH=RrgnWk{M=z{!?b+31<6ET|Sv&9f}(?)q&*`umB3AZ^PO}u~q
zjhmGAHOe>pYL40Q$rT1N0*5pfb13i}4%_X^!FgCfF+^<V;~hPLnpZ1dO@3c}=TXoJ
z8~G#`h6Ok0<eoX>vGUxxbLXPgDxE)U(4#IKIBi|+JN3IMLfMORZ>voS3udx-Tqh9V
zrLpjqgwMpsm6E<oE>(UjnH;vvXQol=sVSPl%Y1%bKl?rG`M>`5_$f1X9?A6FeW62|
zhe3)*p+F#sqciJ=^`Gax)=~C%A1C%YwQw+)HE<qc5K-n~;7MedY`Ax7cXaGd+gFK4
zau#tdO<GyJ=Z9y{zwdJ^4xV#!>P>iNFC%to!NR;HZvWl}CNe}BxitK{zW1E!{ihLH
z&Bm?#LEag`hdd<j1b%H{J+gs)vXJuSYhSGv$(LWAFikg7TI7(WSDNmn2Zc&6T||zz
zR(pxpU-OENjLfPE`^6aT%cI(%mhfIpXJX}Q70Fqvh1VEPQmfv-KG>E+V%n^lo8~hw
zEmzvYQTtpal+Aa6rs(h0?whWxIA^vk_{;t~-TG`<Iw49|J#IOt{LQyMIY;%kYM1K`
z%||=t_pr)4e72vL`qzkig^r0NcWM5dxhEZ_z5Bn@-qP!<bF4Y%;<Y*xS1fjt<DRd@
z{LJDa^Fg^O?+z5CRq)KRe_Cg&Yj%4=huAC+7nwH|62VIhFLh5V)_?ha`b+-j%CrBy
zp1Jw!6)CZmO&dASZrY;5rI|8EC2->Tv$|W(`E_rKh>TkZIy2|_(F!BG^V=sa$*ec{
z@#wU^<@TEUi+ePeu6nn`#Fzh@d|CC~ty8D|Y^_uk-M(g(;>UmAzCAC0CnF>C!%^VJ
zJr%!s`)g85bHBDepKqVL)ot-b{d<3pW|(Y}eg4?r?%uBY`y1!h?GImlJ-+7S(Pw9R
z9=CYT%DcO}`v1Rk2^LeFEc!NY+O=!rwrd$?xu=y{G?r?nE){qiw)^($@4x^4TW~#Z
z>tBT(f9^b;dUdKs*CLHaJzuNuMsLr1`~Lm&$h4lHPbT}bHOD0{o2hoveE-j?;%z4_
zzSrI_n{!g---BlU>brikp0W9ew1vmle4Lp+FLBQN^x93b?wNC+&lK6zrD$($`Sa81
z-Qnx^eYoVU|Mu-$dE2Ux+8KskJ5uLgpBy1p>Bi~QVHlOW{i0NI$duOS7J(8{$xEh~
zJ)iUWVL?gUc9~-l*~vWzTPpg5+XUS@(q{@BDwaK7I!Pt7{8s4wI~gY1a#nwOnXyzi
z@8`Vv3MpHb^{idD_Uzg7#|!7AN6vaKk?c0p&@EH9Wk#l1d0Cm<n>T09p4HXWTb6l9
zV)2xs(}yIa*KVCMm1X6URY3<%ZOS=!CSqHtm}}{ZO&X6a%52L`<id|KHyE-dgFF{@
z{aViLy8nN_+wUlSeb)SbN>5g<MDm=EHs_B&4vc(~C?M);H}lBWs<)Sn#qEE+nBIKw
zfqBc0r<G~9`;Jxyitv|}%iG+L>~)(W!0@7ESE5ABojqGN?b@_qheXRnv$WFOuRmU7
z{QfK(IPLZ8>}k3A_wQTQ?707)-{$<>xpViIynJ-(R9EipAg$Be7!{8f`knL3zrSy;
zO5wbxODCM2>9+Wy#FzFvo4OXM%y1EOmpJ|TZ%JxoQqN(HRnLr{Rr+yETk62^bKmnD
zVWxcz(PqhS%zL;sy5|)6X{fe%Xm&5sapgP~ac7mBq@Y*KamEIfzV1(VDyIh{3YI^7
zo8)%PHvNA5?nBetGne~F3TMYQu`!4z_HAhG4A_5nqsOI;z7IAFTQ%SNvN04XY_fW4
z%^71hH>`vKdM-fsA%=_d^zPrYTHE?hVCiq8-v!IVyNb?xF+Mn)c*yYN6dj%#yPV@i
zeaUx(Q?n8lZDHt``c|M!>(m*Cq*LuXT?MSBNizH?nqbu;)8)jx$M%Jp!2SoW$6vAp
zOv<$Mf6@N&#brZY4dV&b68)+YDJ_P_T_<MU(hSb*>E&!-bC6eQ-n=McL$lAZzedX=
z?1O%;Nt5sI3YlrFYP0s;n{7+k-aWFNIJJDc{JHZ>ZDdbxT0gP%&HvZm(z{Q0A5aLc
zT+`ipNi1sn)GmX{<#!J{7#JP$VC_=6Bl^?-{5c&jNvHHp4<-k$I<wH@d-1-MR^^FT
zw`!$UakMs1FgSJ~|E|Az*dmt6j7kpKEXFOp6Hgsz|Cqoz`N)F*4{xT|-!}bI{OO8R
znCg8IS3{|O^~n|-HTOTy+FTqt&FGl<wb=|CekX)$mi|2Tbm`HfZ)CXLCZ;=e96s!P
z{d1g7{1hh+&F)1XY~wR)%gT1`-hEnwJ6mvhPk>eM`u$%YZ@2&bCRj67<f@c0uWIU~
zE%yJOJU*CVuzv&SJfiK^b8Sv*r1HzXX-yPxO`No(|MNM)uE#&}|2@mUH8*e8kvajB
z*}jTL_wFvw-~0bx`M%G0Pfwr!xn_US(;oN5?fr7LHWfGIzZ^CwveoyUbbGt~&rk2B
zPoKa0&$HS2eQuBcB^b!{x*bm3>UMim`{Kg=_6`!yUC-%u8(YcsZri@iYHr#7>+B3I
zg^?n2%c^bWEh+qTX7ltPmj5)pRwmzeomYJQa#a17i^p%@j-EYRdi}m{x8A&Y^Ss<n
zzxBhN<4wYfPi%C1iq=gvS|+vexX$TEJ?xG*UYBkOnrtyKC`^dosbikKO<;DcYoqkq
z&zsI%5=ox({O7S_$BxghDXO|v6jPp<I59eGT59vdgv!dDR%@<Bc|=Zgoha_r*>RoY
zn8f4tmyR5iNN$L}mSMrd;CJ$HbNl3vPx$Np^T*sjUKw_D(bQB<hAD=p3vG^DW^dIz
zSobvebg@^YjQZn~7F>tdXC0F$KDRSf(C64>L4_%vGsTY{di3b&>FM9UeP=(Mxc+){
z#Ej)FS!)H?NpT4-^~qd1#b^Pi;*@~A$Z4rNpJ!WT&XUaSG4z!AUj4UhwXp=B#8Pi>
z@1D<LtM6uQ&HkRXeoxWktKs=f4H{ewFTPq;@2+NNub%h(JNsdk&cg~mleS#`Y1F5_
zE%&^>j)&qwhrlP_w{5ro^<wecx4E}BSv+@*^a>2}I{tX$Yb)1jfnHn9S|+S|_&xje
z8Y_p*CV@eTUJMOJ?E*#L-^HHZCO&<dpp)k$1_=j`IqO?pzwQ!Pq~oP{%EWhzVWa$+
z^XHFy2IcB0@;uHeQT)k!{W-Y(0cnWrpZ&*Q-~RLc|3B8Ud)8_0Skkj`!=+;y25b%z
zlQlUTI3##E7_JB(XL3CD;O26xiH18F4>&Lg_HJNIVqiSrG1b`RI_Jf<CsATn@-OyG
znRMfGZl@t%m}aMLJ<oyO^u#Zmsgj3{Guo7{OnQ)X*3+XWlJAYojerxzuFpB*w^uGK
zU31n&xwl4KnDd#B0kearhTz`lj(I0uUD<zNO<xmpZboL&8;`X`7kG~Ztrb4Qe5k1N
zfI^pM0#6%1PmkA(4C@08hLWcbsfBSYTY6FD`o^{+A54$DI#S5_*3;zTGPhZLYVv~7
zOaX6ASIpOIcjwr!$*qm6K}aI<rj2XF=|?`3A|LgM2(tN2<?7h2>cu_L^q6KCqnTIt
zT%)ZUwl=M;WLp_zd(uRq?W0F>;G})W>^@9b>^tKzhoyw^TCTshWpn4hmSM=^$XUa2
zWT${~tY3*>Qu3xJ^)+8_U9I}NJ?enHvH#k{qmwzG-;roGRGRXnvaY6PQo80-vF9}g
zGH>qO-&y|t-LYfG&Ptnqv3#b$pwPlr7r=FJ>6h5=g>utUE9ZqzOP%-p@Iw#Hr`2`~
zuWWp~_V@Sv`}=Zx{!O<3IeF{WtvbHihfl=+yBaSiKfk8x_vP36@$pd+e~ztQFKcII
zV`*Fa_iMhMuAarb`O7tzZHZey-Sy+g<MVAQJ|t9DzC3nXKYm})&YL-WZHMFc{O<mK
z|Nm}w{&(lknc3c7e`zA$H~zl<{v{&ypZ>nj&&xA9cmCWtxi>aH9(7y){{1^Ud-dkc
zXOA8|YX778e!f}y{y(3%?LWj<{!Bex*mJE=MqgiFywYx_O7p=58eLU;%f7zqe*HT8
z?6aKu3;&<C%ir5qE1mr1&C}xLIbNE*jCnWBp6{-%e!urSchATA@9+QHZeL^4xqGgj
z+lh_2xjl>?m!Ft_5t^17Ii=MsN=xu~VQO|!%=;fNUOf3Ck^H7IPSbVT^L6iM7jNlT
zI?vc($i|R4tLfsL=&0HJ_J2N1zCEAefc(CX&%E{Hrw92Ro4hJ<vSD7N*fERqMLhwt
z(j=4_EG%u`mhN^G*tPEU&UM$UJcW*zc5Nz%U2iTSCo6kR`s-J2X$eKmB@3DYvZBqN
z+xSkp%g)~?Cu?|2L$z>Lny1dzl~<M?U8=fxYtXKslMD{px=TYmdXG=Ox$Nn#c>+ql
zLV1y2qprN?cUye%*D*H5EhmaKm%RQNDB>Ep_O8|E!xz5pQ992rFE`C~<Ax0va?H-(
zUT?s`sX8U-{P*kEt}oJfGUxhh-kyoMx0@dpR9FB0_V)Je@7wiq;y9WgeE6`z^7fqE
zbGdhK-@1Q)etg89qMx67XPYxV`10h*-|zp|UCr7WwKi>Yr@)j&K9}D-?zg*j@7}!G
zb9Wa$KKAVB*-aY1_TEdd*tLIiu;hBJ>e$F99Fwz_|5JSY@kZ(0MFKs6EEnGMf0KJN
zZ{F4=lV;DJ9lkDxv!>oaMuI^j!NB7BSFM%_PGQqo4qEt5I_%!QJ^#Milpv?BMG7rD
z)<ui$45?aXDcpLovV9h;!!y(9Y59a*xqr{!|GW7Ax4Zq@x<#08aJWkt`YgGqyp}ym
z_y08aMaeB*$rCOf%3$zh6ytb4!=$rR%d2e*cL>9hs9=NDR}QgMv)pXUbXeLJBF&J?
zz|^z!TC1V)47MphTex(0MVWEt3-}0lC`j=z?Qzm%v~jLnQ_7poEgYWBt;mwmH*uqa
zk8;;XEhP?P>Er_v%E>%T4lE0uUf+>mIv}98WoCx0_f4(zQx7gFu-r0pI9TALap)2Q
zLy^Hkj=~<VmBEX{SG*0pHrdF`>cEX-Jc?22W#Jt$j0|TI+5`)FULPyynYL0?@Q~rF
z&P4&IjvjNgSo6-Lccw(BROI2D#-bJvf5(PQj|tryFS0ai{*OGy*fxWK;qVM4l`S@b
zsd-bn3phXRul#pOex2UGZ{9!BpRTOeUe!@@Zs+@-^Ir3@HM8%wE`Q&(=!EQX$^PTb
zj`ewYb(N{6A8PX=r+)j$zjDzXPDP32<E4hj8Un5!Vds!cW;jrKS8LWPozwCEK248W
zJw0yMzenBIPi>OmX}_~c_jJ|QXRGt~|NZvu+g@q&e1p?fPmgIwy?*>S`TXZ;;bDSK
z-#!&ZPMZ>>diCGGcYhB3dHQ@^PR^R?t`}c_J!G(_^0S*n+xx$FtJBlhM(s7Twl;rR
zQvSWHz4_tR?CaOAh1s4L4qB(PUPnhqz-imI?fZW`>b@Rde>Y?Ah8-p|kHpvgWIa}q
zntS%U&8Zs&1_54Qf7|wayz}SJtyizg_y4}@x7&9Ah6h%C@2e|k-MfENve&KeaY$zT
z{|Spu#2ydz%FWHKE&QG*;W~Z(ZX5Ic1~Pm+497ZxW~Eh5Okel<=wrhV>+i46TmRW5
zd%=`|rAsEw5Kubx>A`~qceBo)Js(^3O!E5IE*tKq6&m~M_H(FC3DA7{@nd1!lf@Tz
z1npijrE;FWuKvz_)73UkIJGH4q_z2BfR?A^;-0L<OD6RMp8x#r&d$x-w?E(Yu6X+V
z)#k4v=LLH)Dx5buzRl3-`}Xa}Cs!mVFaGGF8y1zkmQ!`g#)}zS_V2fs>(}mOOSF;U
z$vM8!BH!ed{g2D`YY)v>C2w*}B(*Vl$(BtzanoD{T=((y7|toaUH0kEmlr>N{5q|_
zd!6~ro+TnIk4?_<$;-MWMy&mQ@!`XViw|pbUAu0+WKzFv?f-_T#c|JC8J!LI4lmer
z5mc;X3Oda?n-)23_wMS&4>f#)?|%;u3x8};_vMAb`Oo3;wQsjx-)DGv&c~SVFMjL@
zTfcMN_YV&~thst?PsPR0Ha!<oZ1T#jdfgsxy&ku><mII2yRIswKYwQT_sh2olT9+m
zzcU#u(`b1+=k{Bfwud)w-t50$xB6<9aF6EF852%c*z7lW|GP1@Fqh|0i^8893gvu-
zGRzInclAAHaa{5B<H3K88mY6?roGir?Y%bT(jpC+>#?zsm5+PP&skqVX_x5iIQReW
z@%w)+K785V?`JQ?Yjw(kBhV$rfJbsw{Z-Y^S8I1)bC~cuB;8Ss(Lo|H)qrUcqp|~o
zL9;`~#0*6r#h!u*P8?g<a=v&xD{h(Y(Dy_+vqvqgWuu5KcOqkegzrI-V_SNkHE4J+
zN-=*k@btQ4u4d*YdEkI$np-pDgkuRUwm!jYa|~ujL@)?1bobiXpr(3GKxu)YgPL#0
z&M8&lqJm0-#}YcsrYQ5cMY|QZ^h{G$ja}m1DWJx-;KC(V9)?^+sTR*xh6ahdraSsL
zU2PY7$!`u)Yt5Ofso2Zp6PsYR?5)q2saXPVX0=FGFL}bVQEb8@t3HS9Oe?poq2~mm
zj--e^jNq;2+7ifR!VuJ!?QEEkq~OFO;;E|T8z^!1Km>=d!+-l&{rG;jb!@4UtvwQ_
zR02P~-+gcX+T6P8!aBnb^{bcv(?1lP9r5||=cw14G*<ntJYFbsd!>!OqX5TBiR5*!
z|2?`pzy8lf{r@le|Nl62?AUd=<vLu)W=smoj+Nb@!`<R(CRKR)Qj{{w9789MX-g{u
z=gghw7HDB@E`5BmiTCs8&ovcqM@OGNeLCpW;>D9y`hNe76LBk?RAL>w)MTMaXY#Qb
zlUC^zom;Eo$*8c#)%*16y>a;_QcMgBuY9*vP2GQAn%~{K+xymv$&-aOpK|NRsJ0v}
zG?L?g-8-{tt=NycNk`b(Pk!J3|F4O6q2rREATKWt#U=OO3p!1mG<AW9+rq~dUYacz
zzrMcy+2+2zMMu`fOP{<p-?Xu{eED_P^Pj;>CioqG`Mr9(-Jb^!4?dj#_h$Xq-s^GI
z8-6Dw7Ir4YtiC!~MV7C<GVshf-9K$^x^9xkS^~2o%@jN)FVQJldL+TXrl!O~&VOBe
z{m)kMxCu@rx8C00@P6^fB_d48P8tU}1f6u-qqfaW-}$=ouHSce`(GE0r|a$gw>JOm
znKNZpxyLNrJf@^Bzr63a>bcK0`bF0Z<?L!!^hQR<@Bev9+fiWKIlsRODLtu`_cBZ_
zsZ{>>5TLnr!wwe?#+GN#pKsQY?mr&nsoC=W_t~2_6*w3U6w0&|6sNTX+<O1LbxNW{
zsa39%#-S6Na*r1tK2R<bo@r}uUcO=f{nuM~85W<}_C{k>VV<nKthQ#e!ih~+Bqpcc
zy!cU&L1MAD;wGK9WxJwYYlp9ksd_eP+AEv28)~ao^)Bq$weI;YIaLt`&9%?cp5LAu
zw*I<!>cXvFo7bE$Qcc}^FCa+B>##vgWaPa0^QC#%`}z2HrmkJLCT3T~%G<9ar?oOp
znbJBbIy(Aq-Tz~~(&l-0dM5vP@np%(oNLm&$IB#=y|Pa~+V`GQQ*v?N<2mA;U#~Xv
z94~A-kUqszwcDn?q=JQEkxuub5?OT~XRpY=HJ4Yu{~b9?EcKvncXZg^dmM)g^6JVg
zQs%vuOm5NWHQbi$p15V#wr|pUYc&zWA9d-868~==`!qjS=XucA(?N{~8#ox8Ui?|N
ztXMeV+{41vy^LR6d>t7Y1Z*lZa(QMPx724~3CuKM3vqoB#%U1BEYNnG^Ron_#07sZ
z!vp~ZhXp->3?dB*I=u(|&*d@*DD*f;HZy#f%qqpuHNniS=^;mUve#nELmY~UCX6lf
zru<cDfA(>^N=Da&KU=qVD7G+YCa=02y7ZO$^Pv4<JWLJ@&pt-^gi5=5Ncl2wUJ#L+
zA7CFT)pp!I`M?bI<HtE>zS_&Yn2{r)g@GY6n6tcrQIKVSu72274IYLB5sALQ%bN^-
zz2!>(&szD*r@UusP~^PjnNibHH{bko?ET++Ih!M=xJGtF=?Xc`*%~#!{@cyJzrWk>
z{o9!uDXtfDVB6ZQfl<#RC#qx${OGypw_Lg9gH5<cV&u0sZ)&EcyRE*M;i4HE6LTeM
z{+xLlnz^U_Cb2MVdw2KupU>yFTyu@<aa-Jav~~Xe-`p($d*iHat#_AvTy$xd$kSWD
zZe^JGOj7AtWOLr|(6qNQva*rW)^5o%OK)2|@p&bKffTQ~nb~KZ=X3lYd4{Zh|Mu<E
z%DkJ~{4Q_ZdR4{u@yQ$8-l+6hKG)w{^Y?E2p6uJ-u3fvfb$T3A!^HxXr7A65o0d$u
z*_V9t+r4+|Uhi5ekU7cZRq5@rs=xb!R^7}A>oe9&6>&|i%=4Q6*y3*9_qp@`uDP03
z|NHj+xY%f0E2~Yq)_sp(75QvFvu&;c$L_m)&*vCUQ}LXdr?*6>+sQ+aZQ>NCG);vt
zk;-Yy>I4*8%F5*aJW<bA?zvy{xOevYy;d?jr#5|PR`8wtxyG%xD%nU*dhu-I;`{&q
zeb>2t@^eq%wHY%d`P%2#6#ag8SHHZxJbP=^-njnBDqR_xE`cI%!>qlHkC#5O_?hth
z;IY=;@VL6v(%h?scf(ejTAQz*ViZ+;?y<$W&40dp5mEf|XX@#BufMf3FBOq+mSkl(
z6|pvMcirEr#rH0_3HKN(R!$4`?bw#O)H5r3TB<e2!;=*<ZH$UOnpd;7>f}95-FYG6
z#3hqe*DtGB+FF0KDbLH}6Ik_(O(MBP#OvhZ#qN(!rW6(~y#IQ-Q_W}oeU+cD&gNLS
zNkib+oI-{bMW-~Edacy)O`mo4VZj7(R|&Umsr5Ve|Nki-f8?Wz=cP>=yXNMFbRW{V
z6%p?)A)Wl|Z=C3s^}U*06VoJ*r6d+!%&?W}Z9Z`R^PanTk=t^65~s+@*>N>1a4lZE
zSowPCtF2Ksa_(QNCaFFCD8V4H&~uW(F`4V3ukQ4{R`HxReR|!8X8WzV(b=-<8z1lJ
zx%Bq!+J3uVDZl@jF~rpWT)IhzapA{`CzW<i8t07`n{LnP>6~Qbm&EYF_I}x%yzPsp
zdR<N_F8*A7|MxrrCgDX(&U}^;_+*nW)n=LsnQQ?KcKla2Q}zCG=f_>m;AJ5;Tid3p
zc#8V5920PA38|cwmbq)g4ikwlQ-khoS{J+b){5)Zd;dM3e}8Ay*P|w$7S9<DXgn6%
ztm7uxy(sD`&kU8!S!qEhHl1h<>2*6?ct?Tbd{nOD()T}I=k==#pa0w<P$={~a$PUy
z;RSu!2|P=8gsm5JvPhm{IK5EwN%P#f>GLYL#jV#~+7q@@V^gA>|FO4arwe7S7q$u<
zwkeL~7rykibhFOXpt9Yz%)7$6zkUDxF{Q~MuiVN_`*fLBtEzYK%9N|N;w+Al(^!(P
zZ(Y2?%=mK7nKMTUW&DptWw%VojqDL{>Im7S<Na;Q*)#K=7oO%iJi++d>+jp%<u1?s
zHP!6m+i!;yUX<Lf|9ib&)^%(B=lB0|XQ{Yp8>o2-E!{dvC~?UaD_h&x*x2IO<yWl^
zPdQ^E#s96W{?|GG+}m*xF>_|mXJ&9(>6{rk<?q3SZ*xwl=ax(qca79q%aIs*U!LL3
z`?po|%D=X1uS?$ldGq|Y@80bzdOWpzw)pSAa!ar9H&yN3wq?hij4R!HX3U;@_tvef
zt<j)!!nR+Jj*gY(VegIl`{d1)Qrq*N<?h@+xhbc(SUA~ao{!FHwq${0Q!Xsh*kr=$
z;5zMOz>RIqf|rgJoRfS!XS3H#_a7VC+%;3D6n5X9bN%(!k0~vNL0(^f)g~X<r0W)0
zePv(8$Dqh3%Aqg6CfxpZ=gpg6zuI!6AA9x)T4itb_v?H7adYu!?zv^B`Q_4&aVs)3
zg#3Iu<yc|P%|7{-yMEuh_4nPV{NT`asc=qfE9?F5&(oeWd^unL@7=$D|G2}~3wg~C
zyVjYN7|C&NW~!l6<^y(y3vbI7t#IR5`^&J`urlyTq~27U^G>0*u7Oe7OF31yrT(0k
zfBW0k?CU#I_kX`vUH<M)WNdWojQQbSSF^speVco}m}99#;yFo%h-pVH&R=RVJSMqW
zcQu#Y;x8w~6kIqGdzcs`7OyUzYp<7pNaNrZ^v~lTu1H<WFyT2oD>b@B=y<7Rdf#)`
zufH-(M1nF_e%hqca${TU`s+;!J&#rVlH_X`9?XfnvuH|U&+fhJu6b#yo-*QTQsC&?
z)Fa_NiA8wQ^PdG5^t%pywsFc_f4%$hj<D5xKfX1;cJ10`ovpI!^LpGLpS<--i($^z
zb2+!)eXpAL{`R)F?F$7|({=Q?PM2v+O^pn(&0hEX>Y|KEDwEGGv9xX%(E4;|ldjW=
z3Y)N?UA>Z;Q!eegnUS$J=l04)({paSaX7}^*fuxq=AA!#CIv|_Gi1){Ikxy@%B8nk
zcBW2ueR#ucyH1PYv4~UkU2Ua5UI?m2aIM_(Zp-b-CoSe3;Yd~$UAW|OR`KmcQ|8W{
zYdYI_ZdiA*pXTPA;~Bl2j0`;+L>Ar4`10F!<)WE0Z*Javd3)WTZ~y+S6M58b|6}sj
zUhX-cFD5uxez)m2x@EDyoJTo^YhwCNfkir>E^X7=dE~RrTHlb>x_Y`vEw|>Dz5Wt1
zO?7+DxgEKY#>QvAe%<=>XXVl_cMkn|cQ0<@^X+y!zRrDLvs`FHpP%0$1s4thr`y)I
zqgFqkS3ONYO8w)TH!<sP7st9wFP;KASf-7mFm}C>gJj^*z0nL4o>r!wGdd=*cxsSS
zmyYkMU+GfDk<)(ev%j6g<g|SG^1XHYbxu#cD(ZAYWuC>=e@s_i_ez`R7aa5V^Ru~b
z`r+uq#qQ<rbALJ>*r|GY)2!7imY76odvPkVJXSg{dw%l{(|JALzklaEc0GTe)#W*r
z?{20)wpe%d_2P>!_J04z$6#~)>hs@A&Ltbods5ja@NC*#RnDbT0=zgvgM_>mH0;sg
zRK2sw@X&rogH_k19R)15`D&OR(^%Q1wEkC<__JrH7FB$CA^6<p!{4&y%BLm;W!?6Z
zVDWmrNvB)s`Z0;*KMEm1X_a>KjvT&daM~!Ocdbc6k77&6^hH5l-kc0iR`Q-lwB{hQ
zTK6BXG}ZC4T*$)Er6m95H^<|+?T>GiNw|tJM0hZ#WLin}3m)_K?tbAZuXc<>U|m$!
z=|vJ>es4<_cKT%Ff2k$lR^C>b<7=;GSI!f6?K6BfCw$@iJDX&VYkD8lT^+Z6X{MC~
zPtNJM8T0)oseJf5^{VOl!oGh0O)3}N+8qN<#!dE=aZ^-t(drcta%wPq>&MQ}G9hx7
zkdJ`V<A)uFVe8GOn0c*K;8~>c$@coDoMREIub$eJQ<v8la7+HnWfR@5OWW3%cpIuo
zOnz7pVHuory3B^Zr%<L{AZW_d$>wkG^t}DN;%Zi)MA7NExVT3>LdSZ8raeAVc*gSo
zmv3*&mKT40byfb)Oa3KO=DknPe6(ZUd-lI^{l&`!w&iI1KAL%R=ia-q3=eu_-^l-Y
zWB+%}#f(2c=l|cCdVAk<)y!Gql_|HQvYk8@hrRy#J3g9!;SmXEj%_<!Ez5J32R+TX
z-FN)4iRU9voh56oW}Uqm>6Cdje$5uP2Cs9>OLI=wy}f$f?)RI^A1glHTt0u_mrGxp
z4?Ex9v{>Uz_oFv&-aPq{QkPg)SQwb;s~H@0Eo<Uqi>PeXrI)NcCsha?e_VLgaQd>D
zsfOn&G*7AY89E)=rrp|6d`?5TC2CIbu}3PFmX?|4OqvW{eXo+Q{}Q<SYSqVETeogC
zb@G_wW3k=fpr?$uYvS#585S$9W^b+X)xMcoZujqp^65?U>i>03XfkXwNb}-UoN{Su
zP~>X!E~WWC$L5wTzx{U2+O_M}t+m=VcS+_X6|a@2!rBbddj7RVvOf=8f4ypN<NIpk
zufGmf6jfEd+P&`iu9iy*AC?LPc`-X^E}dev&A3xNzIx806Q?hQMF}%BZ49Y0>RdYM
z?97=KzFW=aJ^wYY-9WGPM3>E3Bh94~g19Cw&5V1((I7C(lQm(H#;mz>*Is{hH;<oz
z?Jr|;h~|-<t{S32&nnk#dDLUSw#^!;B?2m?|D@Y|?Nv?wQn*FB;d$k{*Lu2Zb=I%p
zVQ==^?ybq&e4y~|;>C;omMgb%Fx@ZRtFGzomOWRTm2HFU?c%-9ayDOoeY`Mez4@Xj
zlgl$sb}RKIE4oOu?R)>!HBhYe`R~u4KbPC>FaACG_P+Pwou9gd&e<;gdhg#p!)K?a
zYTtR}G=)RpkOhbH@xmRcmfs#PdvvlQDBpx(;o9nGasAksxF|Ii;bUD&_O{uYOU?9h
zBJOCNE=o+?C)V2hFyr~Zzu|fJzQi1Vw&!M!oUHu&_iux}%=P1ZHebm|wx0I<ci&?V
zMcvyo=g*ezbt{|`v2E#Ay-hp}9E#iCh6Mll_p!%KxoKna?QU;xmgFA6rDwkXHSuM9
zFuC8}uI|f=pW5g3b@kLdFTLGzcmo?l<g|Nxe=mK#Yg=yojXNqWeQeEBr%ugV{`*>g
z{hs3gb&KQb|DF2W>t^dYNyWF<@H2OJ-`hEJWWHDJ-MQ29_O|`o<jz?t-YAsu%ABP(
zRYmal#`iys&!$a#{<bXLM8fP9uRTZ4wajT=nx_|C@DglVIw5mbVAJ~e{rBFM@$vEH
z-QVY{`L)(Q;}=6h&&_+cg1mC$cAT&f&lGYEoOGme9=lRPPhyYF_0&1P_dVaSZi0~V
zlHN<Rm>NW!GOx~<tNkfPvsWPG;jiY00UV8nT!%EcoY$VcdGqGGbIpI7o1@m2y}f1X
z)M3b`oD^x6zDMJfO6O#icO|=vi;L%c-um^cc>7}h`kxQiMsL^Y*4Ncn?$Lf8esyN}
z&fX=HqOyHBj!6g~lK5VG|NGy~n>VLz=48mS_)=q@c{F|b+M7FnF8{mtbMu3D)4$v8
zFHSGpmT7IqpwLr$|NiaU!b=zQ1bS&Ey1o8bVdJQL{PVfp>vp70O?_E8FZDLVf-QR8
zbBxMrW?!k;4_gaR(qkAEAAkB&je*RseeZAhMNWyFx72gZR!525^TO9()qI>9`K5Yq
z-F|Zkp7ZDYE~%tV*}0CJ0d#u%SxbhL%5#$Zi&yA$Esy;KO7n=tPcuKg{v&Lnlhz{$
znxHK_Hgn3;43kf_`@MF`@w9*6zWsg8&!Z<leq5TaXDano>(r`OGFPG+4W$&17cvIu
zuG)HgZu4K}V-XT;Q#MAw|D)qMdGX`q#ijF}X9`I-7;voH_v6vS#qRC>eDCvf?LWU+
z+S+<_k<OHB^B&t&m0WqZMfWyevq6v2{qKwkMsn}pzptLRzW3AKgk_e=k=L$@ue<m2
z(Yd{EtEX&yK5z49oAaOc+|7Fb&TfNFc5bOHNAsc+ueVk$zG!1-SNZ?%_w28`-tVdt
z$jE(ncklMCdqr6uetms?>4a^$;gvpHtM=Z0n|F72cF)Wn^~DbpQcI@_1aWzC9ON)O
zHt(C9U6;}^iG@=P)mj9CJTy1i^k;pwIh}KSrK!}EOAj+T7^Y2|_IXi2(6*?x(cAM}
zw`LR;W~P=-4X~2*=UA$)?*9At?_RgR-|OCkrioewS}xd}XJ`nT_1u!-%$YMfI(mHU
z&Fj~ydj~Jw^13qgvjPK)qlaYmhT{7SHda<vH|#sIE<St4+H~^b%ghJA85T@YYWX$q
zyv1~{mPD1Mf4*(sH+9*`1cRF2Z@2${ZU4V`X~-Ov#TN_m^Y`D($&0zMV$&j>V{Sp5
zikoew2Qf6H-VQYgTYmfLoSWO$Zq;;+6!}?UbWq}I_SU<5ZFw9xco!>lz1sKuW?yn)
zc6PQlN7KcE9eelQ&D!3qu;b60VsX6~iEqFAUMKZ%9Bc_Vz0E)|s6&Hi$%MrhFBIOH
zZ65D=>Br~u@AlNczV>?k{yxSVXLt^_7-jV^CT}sk>u24S6&Nym_UyISUrj#w<i(2@
zhg!K41*W-f+`PHCsK`pLSI{Zy^>R@Y#s{E_y6x;Tw?^&eFIykCJ8b>cU3cGA*z7BP
zeeK`D#`l$8n%7G;55_7knesd{;<WbZd9Mr4wF+=7+@rB2%r)@OBl~~$(b3=kDC{VC
z8R?ZFbNp+RFUQ8h#Jk^Xm?u27JjS6s>DkVcM&~LuT@!963RKK{&wewUDXes*u$OD(
zwA7co`kwC!=FLWGsjpu;`)T!IPxI5>OIM$)_W$=hJeYa4WEC3^!;eRISZ1tu-EgO2
zU7gsf5BvrU4u*ye6Bt`G)~Sgyxi$27FfLG$V(4&Wn2^QDV3x)Z(8R)UKA^(rmjB<s
zoE2<x>krg?W!<;yuOXX577N4KOH2(njCM}+(q@<uZpOfoWRw&X%HVMM2E&30Ix94%
zvM}@*G7E{_U{Dg%=Hy9XV&G70d)f1V;lkph;ZvV0FdkszVwgFR;ei4d1Cu0!LIcAB
z6Cnl;B?$)UFBP#TLYz5QU+k4g<T=2==#VACaON2gL)0Dv2E_sfgCkQG97|<Om^P7}
zA$b|Y0Zr-n-TFOse_uE#&d;0hu!V1n;VB7*6b9iQscEH(U-Yjr|5;yX@h~_$V%>93
z&CfcgH*LB7^3D6+$tt?tMK*H9-R+4ca=fR5cC7pS=kxjc@4N4-wgfnx+BC&UaxLe=
zJDWI;wFE8x`smT4g9i_)Z?~`f@qr=vh~@kvnR~?qdp>W{`NYJalgH?!A6uPiA(NYb
z_xJ7X_kKM%%pZ0=Z0n_-k7c{BzAbw${!DY>l#2&Gr_D0%%e}w1y4*s>G)-!*UwUHQ
zKmPrnWqU4M`gG~#%abQho@AG=D=66DuQ}J}So6abI$h#%J9cf_^rkv)YG>WULv7c7
z{rme?e*f3UPoFN;N_@5Xyj`(u`qx9NlB0V9&s9!a+Ls%@qag9Z`}z+L^~=A1tG%z^
zb%(p@*%=<yBb#zQtNj1HvOvb&Yh~*Sotz*o1GkeiisQN_8ON=^8hd=2laN!)@s-ca
zm<}WuIB;BFB%&O`wQ<v?qN1WbySLxZ+xqzAleOFLbv@p}B{kb8$*D8>cHirD>(}lt
z_}Z#-`rPXFXtAXsTpQ~P3Q9_B=JjYQ7RtB>x@hKZw?2FG+3WT7ub+m;t-HGDVupvt
z(kV(UtHT0%HePHqj(f6Gp2hypL;nAt*8gixz4`v%AN##OpUv)jJWodUJNsYp_4{t*
zm`$BBWy2l~i|5|nr=wQtoZqCQ{b`T!ygUECl+6=uez+iP_0!0_o^3h1Z@;`I{nh+l
z#p6#;PghRs44N}{p6nZ08CiK=cIKrbiYa+{dcKz}`le5tKCk-Q&h&Ye$2QJg_sV6O
z>XMMC?8ULiSN2rb38ZCqF(kMA)!0$_Idt*azrVlBzj@OUl;9O}{V+#ng-!pp!WgH_
zd8t!2RxPgk|L^bqzq9wxoIjuY@QT}Szf}FzD#)!%EX+%s7r^EJ%jf?@m&7l3HlNSE
zf4}axy8X`GrRO)!ZEtTEd;YbmSExxq>-43Dg+0~lK8J4jYoC%|?#~f8?P!M0M5naK
zQ<mn(QX-#OoO}9Q&;IwD&0DK-ZKN2ToVwV*%X28IeOz+)UC1Trr6!(2r#JmksQBD#
zZl)i{(^Qb1{d&3m-;=xF|FhvaY|+Q5xKBRhR?^~&I|?2i+8$T`cjYzYcH{o4DUIi?
zpZfP7XJAOM4Xk<4S(3W%mw8kCOR1F>)vGp}%uQvukg#OhEsfkIMp2Tk6W9)L7&u8W
zvK?SxQ*I96VAy$z@qnTk15cMB!<97*3~EY@4GpXe3wo+zVwe85(TiBD{;HqxZv+cd
zu3UE1F$Ts4$<xdY7Gg{Fwq9enu$7rXW2)xV6Dn*CyF?ipE-bwev_gnMKuKit1WN`7
zFM+6DE=~ps#ioM0pBNX+7h-tO!srmA#vo9@&(L=C$?8xQC1!^1D29L&LJS&e5{W$q
z4yr#gbFVyJ#K@t<q1g2z{Jqcg-3%AzsW3b+WM^0s=G5)El3~GXH--tzBpEcme*Jy)
zT;PnBIxF7O&v}`@ocy8J!{BH1`RIl@`TYBLKhxduW@X<u{rStUZMdYu$l#Q@_g+L)
zlnkHj?QM@vrc_pL<YHqIUbk+Y?e9CAr=^-o85asMH%#)<TDn!S<;FBuP4CNB3g?~<
zU)Q5P`R-lYrC&2lB>Ru)->>+2X=(biXV2v2<RZ2`WnXyBYM#%ox!=0=<6>iDf8IQQ
z&$6my$+xQ+Cd+!<0=MkkS^4zm^Vw&geLT4_`}XVCua9Q0f9kq$ib(3u7Y`R+i^@K#
zQ=Oc=*z)p^r|$Ci|9(2%&M$A4KD%&^#M=BjJ9ZW(F20vxaO~8kIX&*;X6Dz;%~~|x
z-{0>q`SR;8jsuVW+`j+sTk&*#VW&+dt`giU7e&4O<*om<dhg=Lk9B-|4LKH`K5utD
z$4oQ1CwOh?#Pm7Q{=dUOUEYs2=gZ`tpJG06^Cjm}o3ocrrtmN%ilk;1UCTSY=}Ys1
zn>l8)&mQwxY~;z?uH5n~O8Wly#TqGdgq>o~ufF;!h^wdb^{%BFrx$I>wdVL!xBval
zch|*?Wq3Z@xJxAateT>Iyj1eJ>pXpZ{q^hCt<7H(zo#P5^Jdm|$;T}ZynYxb^jwRK
z^LcdR^IsLuXKCq{&p|`y^<Ngt+uFRT`SS7j|7Y$0x7~f|r77LJ>u6;nkAlfOpPKvc
zzwdJDIK>j;yZds~^2|e$#WJ%Kbe1e?3GlKx9~&2UYO{}5Bj?B3`<vDneAs&J*o@Xz
zR)z;+`^(-g&Az_QYF)Tk>gv*GJLf&$<)x{)RKvT)Ff}B5?$ViN%PenCaq4k9Jawt+
zpX&P({>R+i-M2ly^4io(Vqr_d8i7L`KLd4rCtu8XVR>%#`h8i2`?hbt{+jn(RPOoD
zarJ+ri;FkE-}AX|!XzOZx!!%ZF4U_uJO015Rb2LX<@34o<?L+cWSVIzdV70cUmsr{
zn{Oc_vG(}liPxgCAK$n$WBvaJyDMHMt-qbzGu>5jsY=V0tcj0zY_0nH=-IQUr^8o0
zFg&&5=-Q}|=(tG9-nKb~UK|hS7=`s}erRqmZj<L%VmZBOM`~!dQ|KBy2?hm;=s7><
z{SWD$i?qTf-uBdt`S1I--R^v9zc2L9EBznq|IKi(Ki?I)_gKN7lE;&BoERJ$)jBeg
zr>I?GFjUx5qokeKV^Ehf?~tAu!-6f03~js&0x1j)$qWo#JPZ*>7#eCW#eWK&`0V-?
zo#vj(H(JJQ7s9<)Oj+-B@L@#rMW(;6tWRVt-s<pcwQ(5NJeL)#+7l0RFf}+yrcS8K
z`Q^k`p!%;MhoM1{m*L0tzTmZsq6GhMUC$Q2-bKRERA%+Axq-JNLL$#<t>h10!r&mu
z%OJM$Rp5Rr@oO9=heLTe7+9Pb9M0X;&)m1q`g!K}>4`CSr%O68urV?y^t|w#wXbwS
zU4Cua!RjpCNAX54_Eg{fY++q(b@98+luHb5(#czl7@}5XF`vI2Fz?^jc>7<y0jofh
zJ{p`1Yd*CGay{R}?>UQ!f$hK)1%?(*Hx7o0>yvKvUi_t9D^_>dV}~X~LS&h0c2bLA
zlg27dRepKfU)}qEbce_9{n?velU!D|PJ>HTRk1~&=$_p_?j==K31`-?3tG&(P=sMs
zHXDNg)1N8wo}x}(3<gn-Upt(o84RMVpU3<UUiL@NnM3n*QDNc7`QKif!3G9Coj<Vl
z^2zi5!l@IOw!K`&uIcSsr<t|p_n$8t)VJ!qS`x4+FH*$V<W%~rhw16Z#l^+9xp(?{
z=oIl3)TZSboa!sp*;=!6XUV1cOH|Y)&TmkdUNq&{wAZ`N?6#l9VVV~eA$3jrQ~KJO
zN85g1oX*Y=U}nhlHsId5W7D&x1(*L-(l!<0s_uzw(a1HLI-N`7*r^$&{nE}tD|>~M
zXRiGbX3ai5DRqMT6Y;|(7r$ySb$KilWoY5KXKf|w^|zq-ql&uIOV{aqUS>L~M>~>L
zOcGL@w2n{GV(u;r%d(mnkrny8N9pEC@1`wG**a(ToGn@^@S;PQ=hI%l?4YjITibls
zPKXw}X8pM6-bS4!`J=WhX@|G(m*~-FIool#PDfn!^}CEs4<a}wTu8a8dUuj}<-K#P
z4I2$u4K7JcKd{)ObB65cq`QyPXL9cJ70l`XecqjS_JP8vHT5+y(^mce<=S&V!gXTY
zq<0B1dqm6sy*L!K&{y9-|D5jAoi{u$^PcZvnK$KUPcHwz_;2^D&#YU$?|WSB+p=3<
zE@qfqS`o3SSNq!08x|8Jl5;+=IyE>bG$vH>K51>4P|!F*z+=aq2QA-)b_ggeJkqI{
z&{fDRo^wYfa<BizFP5p-uim%cwnk!c;RN}j-iq_jE$h$pe7jjackA_e>DR*V-~X=u
zsV_)W%7En=%ZdOo!I<<3$(KAIU-<mJT#UW;zm0eF+nR7zmKMf@B-N^k@z4J`JUP4F
zYWL=osuSa$t$q7;t-Ri|nnP(tQ!}jMK0asN?#Jydz#_71BZp1;ny}R6cT(R?pQgSx
zQljO6WrxBR4u))jgC7cYi<ejZIrY4e!NJ8q?{yR>8^bisuj;n@M0^u9ofKlKxF2#}
zzR%exvreU{^rz;MN!O&jG9rCuJ&nBdQs>NB-Y@(i+NN$Zi_b|V&;2c0aY8}s?i~B4
zf?KcIHP)IoaWJqOY&_@4AY;JSaD1iYn@dZ*r|W_C)n8hAT3>hNrQcDNl0jEbf4Mi~
z`U<rk?bmhBMXxuRFwc4Rxb}VB?b-k4oA1AP?(F)z1%BC;J2^7$MSePF7W@6Ve9DRW
z9=F!l{mc%Tlv8zkbzIfOqicNvn}Su}&#|g`zx==D-tX=W22}@H*BE_z*}v!Y!qi(+
zq?}F~=DGa26~5Q*-d6#Jyg$48_tZQNF49##^t*OXc4BAot<woS%(({_EZ@TH%D1Ih
zG>5CZ|JX0<`#b91=bAJ2bIV7rKBm9-&#H90&u@0sn`}K?_dsUB42K7=L}WT#6Hkcm
z{}x*FdhLVY>#_UFp6qKa^I%s_;&9s8$a9O~_MroJ5}4jPEwnwdI;4{0toP*Xg92xH
z&i1@YO=wVlJfXBr(PX-~$gbD+pPm;zD)`vxzc(W%Md>W3(razUMZU|vdOUcWxt;&$
zy8Hb$PHLBIlz1G?UlejQY~pZEmkANuw)Cq(;5C63n<YWcL5p8sdHvWgYR_KD?}hV~
zvt{lCyv+2pe6aEB)mQR=KEBVIzVG|Adh>H8t*;)lDF0aLU!VB!MXj{`PkZMkDH{PN
z<ECoMvpgB6bry*@JrI5*sK<NY!WV-x6Q6Osi_%;7|JC%#e|N`yiPpbcbFflY_1^FF
z`tqDtCxY$2ee-4y`&;ns#oX=pCe{4+d%-Z{&i<b}_4oWbyZ@}fuf5^>lFt6vRcpic
zR_$H%=Y8L6USzb@@W?QfY9;x~Hta0>es0P1{?PevRR427_WW(1)na&zBe_NJ&<r6T
z1I4A8PsNM=bUkkrNNy2On<C&Pa7beD@fAG%%l2>`WJ&H4)H)szcGA{uYt&Df*niAx
zO*GO)laq4-Mc(?Q@4PA%y?a^xg8QFqv)69iW+F3pUNM(oi@?K6m8F-Kruy4nmUUuK
zY!OIm5wQ8kA@FBO<^@O+g{0NWLq5lxBo@hD;L{N^3iZBq%4e(doW;F|_dZ|u{>^^x
zyTAAHZsnM3xa2y&pW5+D&GwqF1oGp2k7aRJX77x!+L0b@R9U}o$LE9ffA(lu86Pb%
zHQ|4^<NdSkdp3Ulkb8Ll-#^~#YNyICI#+A|=j1$PnUhZHdwJG#?v<~5{`=&)>K`9Y
z9N+(A>izqBmMTXpFKlmka%;~0VDHq`n#F9N6YrmUnv}oVbHS>hy)(9Jo@isfeDc|)
zz4o1xZ_W|P`(Dd#_tE~}b@_dzik|u}xZRj09pB8GmY&wHvARBYhmll5$#GqanYl;2
zWgedn=ihd8Pa)GTo}GN|UeTGc_Y#gBuc~DUx@t9T+uXN3?s+#ZhfZ48dt%zE^>ced
z4W$-wSN&YT&u+sI^X<{~{m;z*AD{p4Sit;k3;GWiS7|XaDvI1$CcWz3%&iGWj=xqC
z6WqN}h^HbV%UtZ@gbP00^9!0zOlV(yV(sc5p&7SM8?T%a`btV<-reBW8ntDM_wAI*
zm3^_=NM`xjt)lt4PyAJnFME{fVS1>i;ml1Pm8{4kn=|)q_#gM@&GObAA115_-a2D@
z+GVw-a}s;kJ<4CzIy2+>Dq}Gr`DpeG{pTDPxm5jSSGZNG*FX5S^ziNm@2Q^4(!S})
z?6nsC?EZLV{-3Yx*75(&yy7;WUwZN8-e~<hmG6CTEi2#3_ptS^yZpZ2KKl<%zx8Hb
zwf)!dddoM)Obh!zE?OWG#n5B$?%~p%@v4W<PJVH?iNWc)%%L4R#}5nGojWt{)klUk
z8ubn>ACy%W3poAQv24bsC%g;|0!;mTSQ!c~T`O9?^vS1s@t%pL5)2R4Ty=9~ut-l7
z;N#=r;o~Vdw>9XRU66gnExRlZr|LT@UxTwBan>)Gd}<kTy0nyy)SJS(>`YOV(9Z~o
zt*HywoaFiOc>Dgl%pca?-+8YpPUmy~o}Y8=7XJV6eg568)yFT-tNVEM{GYG0!nL=&
z`F!a0`rUoi`(8;W{4UcybJo7}^s|!{KY#hxP4X=KxcmQyso}A*lN6>N{r1+KGgY}!
zzsKy{+pKec569OqL{Hu_?f%!@`oAB1Ul%X-)BXP={u|Ex3$FCqem?bl|Ld=UEB{`+
zUt_cX{l0nWcG`AkYmc|x`+6xnpk?XRTb7Edhn`$oy{_&f_k457?RH-$`mbVt_wz{U
z{HnXzaeKGy_|ba4Uh(G6-Xpp@e$KgHe>&QH{>Ga>_ifu7zyD#|`905L59}<y|7qIv
z*t(~()n#?hcfGFC-}hzh{=cW>-`@SY*S`AyiPLf4)b(qR&U<-Mdfo5%v_}&T&rq9N
zbM?gh|99=ze){-)-><39#O>Eh9uHGWnD?=-JnrY4`#)}dy}o+p%#HlD8A{XZ|M%HD
zM2gvdO)C8UHYwvr<@>7B+~@XZ{C;$1x7`=Uvgda>j4Ta!w(fnFTwnR`LWal6O=<Db
z;%A?pkN;gG>bB&>*9RA_uK%|;Joe`v{W~R(`RzU_?k$|m?fhkO^_^q7`M(~2kKOaI
z=XQC{?@!_Tl;rp5%1f*{k?QrkPv!LDL}eEdi;B<X^$V8q?Rhw>KRs#<=imC-78SSW
z*Yfzuu<%{x)~ouv`(E9}U0bi$zT3R{{{D-<ziL0W=w=Jw|1woSUcB{^5>M{DbdT4K
z{}`J#Y%D9uSyP#^+`l4E<o@>SiZy3L!{_dQ+2bZ)x8?6b$*KGT`-B%Je0^2E?=`>N
zosDll%l}!CwY^VAcdluKy~JZXy``+z98-N0eO8sa)VuNs?3amDO#N-uQg_c_Ww7nP
zz=-E_ia8cuy4ob5#oQBSCHMGK5XT=M*BhJ{7F%5X_~(D`CheugeqJl5ruBUP`nA8e
zmyd@pWOZoIgpJoC+XdJJ?9SExOnuz4b=4J1Z}V%9fBg2Fxrtq`rN6fHC8D|Tv_$!;
zNA#OH#pl-Y)wFFaK6N}nGk?34cjPXf(04YU4m_GT;lbCfcIP+?!cO!ga?E8o@I*NH
z;KIKT=IG}C{_wjX?#+)+UvG=^Ej4;p+|4lIe#I}>;*XDH@9#)_|91QNclS+gB81(n
zqgifzDXcoUdEQfwJzpNJeP8!~{*%nt-TFUux8?truX$E{e&@5L!sYkB?)3kgyY5l%
zoQpd<pUnRMXxrV(D=J?vDwuknbHc49YxX{IQ9pA_I%{ipd)xf_ldXE$lUiSLyRrRy
zxA(n<+`p4s-`CuZuY2j8_I_J_&AZFIlh?#u^%qw=|7vAS(bwXI9^3!EjW?Ojcj=kQ
zjq3WUl;_8^ZaeU1`h`DRrleE<W9NVIyY<&o!{a_$udiwip1D80nq$-Mce}U$Tv|V2
z@7C#Yzkf&T)mojHmGSCDTT}-ByNCSuuctrR`L}eM&f_gRcS^ZDe*EUbI_rJ^&U=-<
z`}HdP&+WW@KP0E`e|-1-*GDbqWTNt)+~j?KM(XwVn5mxfNB4ieb^Y%}>w7=%WdF0a
z-SfR#{&z;kQ`W1ix@YHQeR`!Ez35|a#qrwT`#!&YbmNHq|DWwoegDhZzTV`$ZfBQr
z%!_7ayL^K+YYP1SJ@EeD-k)!^f4i8_hU&_9*UI<Cs(I)CS=}G|Z&vnI=I?(ltJ}@n
zKK;5O+jMbj>+K(R*Grtb<9>~C`fCx3#!{xW4r;0nS2Vho_eH2z&3UKj!PEc1=Kt^P
z`tP?^&;R^g{+~fa)SZa8D;3wIE?k~&_vhC3nt%QFFN(fa>sNeCO?DO#%IxafbW19C
zQ_S%TPgjcgf1C8b_2ZIEy>n6NZ$Hlcd0sJe&a031yKm~pANOZEQ19V)Ztj(kug1z2
zbuWul)a9MRgMaMYcrNla$I`&1x2|88XA@LA5|O>7kt3-^p~daBdi4zd7I(4elgV4u
zzMpt~#X@ho)aTFkOvr`y&!<cN6w5KSH*{-srM?q>#vrlUWL4smLOubt%w1|ZXHq_1
zJg2mQkKsZ4!i{}No3z%{yuQExZG^$Lx?EKbS>AWG4;mTmL#{2*X`5k@p11SswDWbJ
z)~~O=FaPiM^M4CP%UdRLC^mhl*jo4V>2&7kEw|@tuisIVn8(PVz|PM8`}h4H$IK6w
z*zNxLd-Wo>o1L$1<9}QV&)@ZR>-oxg2D|Ps8~12kU6s7=VwzgqtcW;+TMb^e`duei
zdftg~i>m+o>$Ux_js3|J^>gY^*agk}H0Qa^@4xSB-`_Yo{ejNx+3^O)UMviizP4_5
z*K~eaOD2u@cO`1#&!TV3U-;XcUw3(S+^0#?7yMK7@M!(L{eI<g<42+EtN)r_kJ+4e
zH%k2K?_a;IJa^xT_<AM#nAC)0X(fMe-~ZNUzUN((c*rLUM*;gU&F`5R?tM9CZu@=J
z>SNb>nHi$aJ`0)TyS#AS)n8sAtFJFtUvBqz=J}fMZPGFe85S;f@7K}QYg$qE@Uq^|
zx6}7On!3J%l_8<9aOJfZXVv(v-|hc>%Y4so^ZMhD85tB7mDu&$_Pn2I(Gq<;?t7cL
zZ13ZZEAkqdGo|>}OG!!nnj60FROHn=|0XoAE3w@3<f;DuL%!Sh{oQ)K&+TH+yx^AK
z%>@+&911sHZeeVgE%le1oBM>PX6StRz3=+(-7Y>l)r`mS($1&x`~EyE-}kd1y>Qu9
z4u%caa_o{n|M;Qy;LP&>?{?iiKCQpRW&iPCJ2chVnFIpMq;@+03!Z1fds?FU(slh;
zKc=2f?y20;xyt5z*V*@S&v*65vc)pKey(u7C|UQ|3_~}~!gG>qmrP->SiCjtlmsi|
zftCeRo4@%h`(>T2X4>y~M|n=f-dNSukajJ&biFLbqUa)!@L~%0>OFyvw|1D$V(M+H
zJv!&g68@(Zd+fqKSBY{YHZA0?a`>N7>gynV+PC!l{yJezlaEXD|DWxy6VFf<U;cjA
z<As}lo3lvkwYYA4f9~%3`iI&7-WkW2Up1VgUM_F*LV@2?Lno+DPl02C`Hv~fZAx<Z
zE?o$%%5qNrn|Qxu^WtVlS)LO|+AN*8&cB<tpd%-f=iU1wJ2&!OQYoK1Q!QjepZ3BB
zYYv#-uiZZNXr%w%fB>eo6ZidZn*R42cigv2*Xv(hK3{))_p$ai@lQMncMS8)Iuj)<
zx!W@m#G^~Hq;!`{OFK88Xs+B?nz6>be8bH}Ynf!TLua|x^X2GC9us3=U+BzHc<Zu#
z!jwJvzxhrv?cXl%U}Ly{#~hJ9)~){>ISZ33j%co2`t*o9^J<;-&*mm&Ryi(dJ-lcA
z`um3?B5w=bJm~j%ar}=ny7zbeyLo-jgRk#@3x{SOxRzvMA;814L&?06|1U$B7Q;hT
zMV;py!Y6jLH@C*PB_1w5EZ3>=NjdEQNAdlc75_u0=gIO^bMSS&<kNZJ@&3fL-t@xz
z=7IBhvQ1V<ykhj>ZkX2k&EPtp`5po1E$gq&GYTqxe{iSdgFVYi)XL9YT=jr=fBEZG
zoBw}jxBJ+6{{QLp{a=;$rwcdL+<$lS>p=~*gC7q3+Wzn1{C{7c|37)n-BG(P;s3(3
zrn|RK_FLi*wO}qYL$T0~sf(xiS<l-t$>a5#lUi%T=G+Xnt$X^}f<dNgN=5oyRtB5A
zPd}s0U~2)Iw;$JHy|#0cV`Ai8R)_EdzbZAmWRiV282K_*t=*bA%`|$gm+B$5=xkXA
z7U33wf^!nRA75UtdT+Q()ak`V#drQbOy+LQkLMbCKjoVC{LQrWW#Ck)2P!g)ZUr7Q
zR%TErIqlTfmSc9ht>(+g`XBbM7oUnXzw6Sy&EokTm(Gq)6RMudExH?(=P8)9=kdb!
z1=H@$@;zVm@bk22@5RS{-?FcJ^(;E?=lgJ*=aJL@-rC;xX74{?`M)Rs+E>0bp7(an
z<|C`Gz7}BU`WQ6P)RmE;;M}uFGb1CLS{>%dYq$3QUuIn=a;B`{B9B>&1Y4aztI?~o
zn@WDybQhaEU~e^ac5HQIQe+9U`*FaTd+pNQ+ie$o%b&jb*t#8$x;7pRy*caazb6Z8
ze}A95_34?TOP?|G-`W5Cl(s;F)a1Ln%irJL|Nh1IeW^Rm?e_68e2Hz5|97zb-<%7|
z?flGQ+itz(eSN&zEdIis+W)ujf4lbZ-@l#7?1~KCkyS5``u{$)zwYU3`QN8!@2^d^
z&P$v)f9KDhLmrDw7!G{5nO~f~^<rC~lK~rpn5*KNTbrJqxx2e;?|=V$+n=5>?w7S?
znzQNLGq=d+tIjx2X!!e^;ZUH2mSScg0|SH0=g*%n%rfy5zkT{`+3g^)Uv_RD?2LYo
z^XvcrK6~`&$yQr22A+$%qR!j8tDV_fzULKhebI{-LAzG1T5DJQS?s}`BX7<B|2Y2r
zjZH;I3a8x73t8oA%a$=P9RAyUNrGSabwXlEV#(ZtYsKR#4zIm$`=z)3_q$!2%iiAA
z4s}Yrart)f|HIaH|BspHRG#C$wl+R{vr_-_iP!6oUe^2hv9Dd`<7J!w$9Vs5tFMyM
z^>qwe8>;>J(ESL<orbL&1sGTak8}LzdMWyYS^mcX&Ao|*g%gYATt&S$n7MT^F?4Wh
zezNIVbb!C-V&y#PYylSmr{purd_oNZM<jxeaV(rM<={O&rxOy%bAr9(Wi?aRmY$os
zH9|l!z5o3m#g>+!QxeHNLAxfkdU0ILFp*(s)i`9(B(N-#OF^LZ$sE>12aStf(u-@(
z_aEAz(N)y)^y#SwWekc1>jace7cUiEIHkDHu#H2JLr{zV&&sO|f?A(!{DiW39^d(1
z>(jCIT86J?>Kx|hEgD>kb2oD+W&2y?{ClkZTt@AP)Z*Ta*O=HfRC|iuG#dmGc@#^|
zMP@5H-TBO9uhI4ANVUAJiYDv#n)9Cpj<pD!lW@8rv3AR|InEr_QoT0kFPp^LZt~LD
z8g$wwTen5PUWotMfx?^TB)l~X89X!@8s@zh_Ubj1cx-cit!Ynne_4p-gBtsUDM~Di
zEM8jAb3#_0a56ZzSmD8)V6Uf{tJW@TIrRTcqW103E~Rj<;&ZJUYnbPJHt6Xwom+NX
zN;XuhySsbe```Q4Z`JEM#Moe{XYcpZ(QnOmqfhm!+!AUoUXf3BGWQkt8>VgX+w7Aq
z%hDKhN<x-xVyT(0(6JkxuF>nnS_IrU=I{E@Vt8=IgZ~_H)k}gt?w9c4SbD`u-8E4b
zw7hETwdGYWqxLS`s@D~x?W>_W#fo8xhQUIK<YSfxUA$&4F>FxaSroMS^`)nsjRHo;
zLbRs-=RWTNA9NH>SZTm+HOuL+z?%&HCF>l!t;Mfy%dg9SZoZGvl;c`%<;D4X@2l6f
zetO&e^6&SzMXkls=Xd>>^I1@7{@;JOQ7d}&|E<0MXRCI6$=7_H{{H_z&h36Ov32wO
z!ly^4+kZW=>ua}lzup_$lH+sBt+EesZ{v$Adig7BM%E(Phd2H|eDdYXx4Bcj^@?r(
zF5c_>Vx|A=J^v5N{;xV*``s?$_txkCUdGqfMDC7$Un}tJ(V5ljBkhf9H2hYXEZ}&~
zCe!nIXW2HB-Fx=Df5;pxoRRRMCw$+pqwA|5zxp?EnnCuwZ(sg)$o{#uy{zW{vRwY$
z=I1dR5>MYOm$hl)lfSurL&*p0`x93myZ343Yqwu+&lLCleql0WhSfCf$F4?xS6^+N
zeXjb|RQ;-tZ+G*l9BVzidfM`342k~rPqW+G-No3$_0=LDDr9__H8WXy{{KS{CvKFk
zFW9{9yY16YtF6TBKRoa|(zG_*W<BS{xA%8VTp#(n>G{47XSlcDv%cLWeru*U2fL$s
z-L0+pIy@T~eoAZ+nGtVnR(?J9_WPa1(UVS<dGoJ}`YwGw>~F30zMp4nUSHEqpId!n
zr>%9_w($PAqKiitpWpZB-t4@2`yRJnp4z5fb8mCiUD5q=0$(2L*WH!1`u6DiKK>A;
zPKL$}YdLOJT+5ks_h0MzxA*s|Tl`;izxx00jpBDI{x@IX{$qSzT3%+WpZU_$z1$m@
za=ch!CwSrM(Q8k>=XLVStjx3eZhrsIxr>{(t=M2R@nNU*|Jv_|t@(1RS5)0IzV|tN
zK0{#1>3hs;n>QD(-urr=yua$s?`u};|NU#eE^>RPa;!vX#FNB!MZF&HEjx3T^goK9
zXy4<%GbTIfk%r=wpsY2aUQ;_=X9(ynm2d0W_^ExVNkXqCt9VJwdxIdZrCZFbxU?B8
zlDBN-v)L4y*5j$j&?2Gudd}vsOx>j>Zst<9*P_zb8ZIl@G)0y<{L{iS=g)ut_DyT)
zluKXT<_ah+{bCUx7sbTj(4wGqn|oK0O^@N16X)e?^A~%CYCc_aR6^KmZgEh@A`P4K
z)-OwI?@w1>#+qEPr|ROA`GUzjb0!Bla%d#WCAV5s?ue>9)0tOtEFyWzRz9VSt(u3I
zc<HhzJz4WqyJz{`mj=g9ttnw)NIVm{c*-#eWfpG5MFv^hqbn7!t&6>#V|G}<;%9IB
z@xS&<Pdt^;c$<06vcH&Np~xYLUc;+ysgd`t-;S;`VF|SS^y%NWsND14y$ap6c^j+^
zHwrkVubpyAqSY{Q&hL5CRZe=gHych1(poCeBystY&-21_meajF6<q>7)+)3FN`x+2
zF~R5qb3=mAao35?3^EKs8tgj9S_FIyG^aWyZ((jQuDkTw=v?o$Ag$afoBM)J*`9wK
zqjgjxce{1uw9r*kKdrl(^|fqw>8GDIz5+o3PK*peUdg(u5=uE+;xhlPcTs=m(4e6@
z@A=g1P!2^GN6yl7Q}5dKZjJIfwo{&^sP*|G@9Fc~KYc&^;X}do6*r*s8b6;taqzDD
zn{b?wol)Y;$w>z;W%c#=@3Cs**>$w+oR-;D2Ingejxgu!oBMpuTFx^US<>8Gr}VTc
z<VWVNxqrZVR-|fqHk-8XTy?K6A7>e=O`R0v!Wrb|m2LdEr<ie>jBui(3#apih^2GA
zrv_fT%CUUL5w||~4726O)5P4`e%t7z6}2wR_Ldd6^qf^9Np%XV-j_g!3lII$H8^^=
zdOL9}4p!B0TD>@HRmrlal3!2tJ?(4%XlZ+o*?XqZu44iF<&9jXw`6c16nx8lh$~rw
zDfjMP`<?mEzvWJk`En)pcKM&z|Nj`o*I&C|^RavL&L20@|9$tK|J`QB^Z9>oxSzZ-
z@p}EY;^*sS^Svi#@-nmuFn2IN3e`B*oB2HQz=tHk`}=F%uP!WHZ)a-wb8CP7g>U`;
zj$Z$_(twL$fs6}-G<z10-<E0TUdSqNn7P`?e26)`a?9p@QhH)#X78`8*sjKv#GAHh
zhO&%+POshJ_jfn{kJzv--9P)M{QnQODJ73f<$q2HOA8ZYWaIT)%iQgxFM70X)&69~
zxM1$<;b&qTgH&yOrY%(zc)}*`R@jq$#gJvmN#nH!t1KAUO`rAXD77jiT+m*U!XpzC
zw`%LxT^lDhiO6Q!oR(A;ICv<EeL^t<!`$r4K?+ybIqEX-G1xwse0|>5S102>?Kha`
zp}TNOkO-^V3`4m#MHT_Y9Xoc+Se7~Q`IJjRy92#EH5Y3zG0eDhms#<9&HZ+UhOpJK
zD_y2~9kraUk~!&^S7uLwM4Lb&b7JP?#5v*Gq8tlDxEwPWHk`}URCH<(=n9wl|KWo{
zvd;P9bYo4ISt?Fk=XS`mT#NGYkYJf(n47bC=bgOmrwXSn5LVM+m=eU$5cJeRKr4C5
zwV;zzzkTTL?rstC(m3>EhdYl`SXSsQiQF}t&q?)UzI<-AFwu5d&?bQ<!?06v$0QO?
zecu(eblui%#}b?*QaKzopL#h-FeH?G%}Vys{66K-WJZSMI~gWZt_dXicnGw~edjnP
z7ausI!sWi<wW*FJPfuHBuPHuYnY(3kpW%^+1Crrhm2;%CmugJ8bWEy4p?OYmmx7LL
zftxe~!($nTh$of|42m8cU;iGkQg1!8sYF$m(_uyLG_Rx<Muwhh3B{!$D<>*;a3t3W
z{MeU2_w^A^^><T@mYQAryjP>Efw`&sz;|!%IoEcHc*@`3aWTiN_WWn&`x4VqGXq7u
zG}ngAT9zom^uXr6wrE7MPvERT|MWSf=NO$j+c#c}lIC5raLT+_l@h5_jE?o+-qB-t
zO~OmV$-`^m7DfhvCduyxZb7I1H}xaN9+#fh=S~i_5^I{)bjTqwWLfT-O&tnt4M!X-
z?kw_1uZ&J(5q#aG7(aQ!v({TT%_JCJpGi{WPR-u4P-n&~9gpnm{UOVWKNl2lYp>)z
zcbn~qnS4V?q*bs&Zmj%qfnCck@a$&Hn|iTRY3DSSg%c)BaLRNH?%0;2`Ix^dFJZ-|
z&398cs!lvRRwc20X@FRW#z)Q#d~Y)Kwxn!aXf`P`TXsQ*;Tyv@(dko<{+(wx=~Jxk
z$qnI;OEw0WhCRG-F7@P{BI8B(8rrkxoJ+}Ccvb3CZDyi(+Wkn2ZNJ;r-~HA<zwAJ#
zZu;Kmlk2UgdNL%`{LY=f`ytzlIms1&U*F%Am2q~{mW?H+9OZ+bZ!qzT%9e2u(9b-g
z5heU7`tYrC`%j5hyA?XacfZ*5dEVbQ6L$19@w}WFb3Jm$t?k}IYqGxtM=Y78;L)$5
zbv?^Oq53xKaf?M08Q*2BN>ZKUEc%Lj^4X`J``>Tgy4N_e$l&#fbeqSsR>vDmR-M`A
zd-0%v*tSCx&Q4LeAamLz)kng5YU5F*SRq%JJq<r{c@4J6I3_-5IU{Ib%j0G;N86=W
zNML7Q>G4N?X;)S)*zWZ(W?p#h`l$6j(o;oP-47%fO@3M{Cw}ZHTSmLYBA%UgdA}_)
zwELA_C+{mY_;o(~$;-o<zc);qeb(mmB^}daMqY-;jzuMx)c<eL;7VR2|3f4>cdZ6j
zvX4MZ(8)z7x)*J@me^zQoaJ)b>d4hs7a1@yJgHo^<x$V?efmqM1c@%v_`b2nu)n$|
zaA`>9OQWdlwF-xN4Bci5s88oqaC$mX!d{7)@c}y{g9F#Zw3$<clAru;eE)k+(84Lj
zd=}q3PI5c72sjnqVPtS%_)s{XPb1b<J2N6R%2M%)#9Z;?_N;CzO4doPof>pZf<-a0
zM=0pn;rSDM{dTZj()nzW-owaon%Dl2M6yon6*oo(i^p@SmrmC@zezYX`+@zTXR-_p
z0kc#)uXG7Uaj^&}_H5MPdOc@rn^06%^b7$_u5C?eEP`6C>OGtbMUrE@q6D1WW^PpT
z6<+Hr(YEltvd^>UY1LKLYfB@iF&4x;{8TgFI4@`By>%s)mMqCWuWfs6PH!?Xyk&4s
zGFd?J`JJw{oQgW1WRyG%7#Y|c8w6tFqLS`(FA{Lnm~x0C*z4BYb7wZb+_*KHvBk@4
zsp#{#7r(FVRPo#z7&ZIx_LmdCJ}BHb>A&__BQJww8R4K+u}_6nS`+37J9#y_X{N4K
zoRL)X>$Zb}O3Q~$i#|+TZgl>0uvPo}-vUm_YbH2#F(p4@Z+!nVbDC7L%S7#5iR5|D
zBePv6uHVA9yX0r(i(eadl|V)s_WyYkCuZ({^pH}jBHN*zF_v?r)pS<~$OJ^JxWf1#
z@j)U_VCqT(z86xa#}rw7+^rc7WJHuR_$=oZxS^HZ!g6j2_q9f?{FJDu<xYoMRRx?L
z@HlQ;<L=0y#9{5#-cs~titEg<Q@0wb1Rb4@&ukQZ#mW7Q+wg#4L8iMfQ|~4T$0x!u
zOGTV-3so*VT5uzO&g5ef&n=EIFy!hoG$iWunw~50ndWLZJ^gRo2DPM>mkw!U$}$Kz
zK4G}R$H2g5(YckI(@w;E>cr>Y_$;0ah06F|off4co9Q{xyEH66d82@x+stcx7VHAf
z5)2Duix`qQEZHQQV!V^*mZ@D`*7vvVeA?t1U)>WSMFx6RmNT>y=2qIZwNI`nUOP*A
z`|`b8PVuwVPRi6-8+a|C#nOp`>21QImiEl%#=mn@nHIV)iqr2(wZ3{nIgX!M_UxSE
zR!xp8%=_|XW5kp~l@^F{FfiOYEa5ymn^keG@pc7|2GizKj4NcOhZV1|In<Zhq!5y<
zczlJf5W9nm^6NJ-_g*EY9N-uB73<p8ZlJzL(`D}zCI!vMht@WqVtlQ@(vZB}N<}{^
ze&LJoB@+Z}80DuKvIz^Z2_EYRIHh5`(euPwQ#VQ9w}p(}#_yh1vdIa?oHBTCbb0x`
z%M1(|nv+#LFR?hC*m+#yd^eM@%p?OI=N<ty7G)O2GoO1B&qx$c5wkS7W|e*S{F1fv
z85E~@cM5!IJ|MApi<^LCvejHa2^L#h+n`fAo?U--usmC1dTpAWCIds$iYe7L=k>WI
zwq6XAb}=|OrEpJ>_YM<ZZbbnX^%iL#4yO~}YnN_uTOo4A>+cE;lcj4!HuU*FR#tSs
z>a{e)bIFt-5eA0&LH9pTnKGx4LGhS`L&98Vj>>)fbAI2{vS)DE8&-Vopv`w1eqp87
z09Qv%-Ifm)-w(go(eZN5lvDhNrkW_H>oTnSl3O{)nWI%8NaU^Goy!?N91rYdcU(B-
zRmR#WlcE$kbW3inP~foqvdJXStMJ@u?WC3rfdlSB7otx4zSeP>QP^cTDabR>V{O*e
zTb{>*!vxt9pUgSENyMQ+VM^4`#0ZXsQ?+_?u6ivETg{fJuvBMmUX(OL*Cnltxx9y8
z?AU*1M$s!5MHj`eOY_*+*(RBsy(}Uq!?N&rgywZ8j?+(!dI|$Y+_JqS7amzVLBCAu
zV&3*OrM*>ii{HC=zFav;C3EMw-mPBJOMA_%&KLO<%rp!?r>N+ny>!aEtO(E;Afytm
z+j{fT;pLB?=6bU_mvR)WGi1tBagcCgVRX(rx5B48^=-|WU$yxs+;1^5Y}h8i7@+7E
zp}h8x0NadEiMTV?*MjC3yyj_5I-%amxH-~B<QqFnG<&p@M7nYp<Au&3LC0gFGuuQS
z+Vux;Y~6h7)iRH@n{R1#-H^OGLD_nCbnfSa3L6*-&a{Zl^isTVOiWObVMmO1B5#{O
zq`1JVM5VRbTfT5~PhF+3MeBpIm-HO%WJMDh<Hse7rnY}<c%PWjqL{0?>~e+o-oiTn
z+Jyq0It&{+Cy9UkD$_IBILnlOv+Ht+qRtmQSF6Rl{pS9ZIMgS^FiA`GSYztKYvGaJ
zyLQ^F4Z3vLl4(^y=AyUD<|$mxQ##9)yo6VpXYJY_!JT_k7L<G5@Odt+Wh;1;kAXir
zGj#s*^C_JT1)%|r0#fOQE-arF`we?!8Cbm91X5R=|E@N<#^S)rYll2?d$)zQF}O=6
z?>K+?)W+650mr_!PfT8;+PiH_zi?*cs;xx_oOd}b=r?RC)8R@|H4^3S6}-Zd#N)e4
zrPVEJg-qjxfDBm%ju(mZ&!>3XC5lQ_9a+o~-7sb2v4b5uxLEh^Q~MPvwBdm8iIRNN
z=qUp4DxYpMK7Gl_LsR9DhOf|49w(0uCC}jdpMO_Z-=1sMB#{_0t?Fpuo*g?Z?CtNr
zEV*Q2=w^J*_PqLx4x9XKv!`6Rq|qWUDX8?;+}76CojZ3rd9(;5^Ejrgo#?u7s#b28
zy6kd|PhqQlIaaz&G*jyoUOFZ0(q|i|j?!~di>GcnH#PdT(WH}6*=x(rP2G7@Vxf`w
zT!A8+d^sm412yd|;jdM9qh_aOPJ8Z^`Fu@~(RuE*QzsmX@aFhfGvBaHkc}a!=YewP
z{eG`EZf@B=90zYiX}3-Znx3Y6EMn%bC0p~hM!hYI)(+kG@!~YA*K;<rS+pC(#l-~$
zxdn=_EZlm{%3b3q$8Sdgmc-?kJ0JIHq{Ka8{>!ZW^A-a`YD#FNb`;0PEn6(i&G*;-
zE?c|hdG)^MfyWeDo<4Ww_~~e1Z*OjHE&d};qRlHayH~_X^XVMrmV$SNZi)?j7E7mW
zKBh7ES>z;@Ycp2_z05T^6?Ja@(Tr9@&Kmnp>&wBH&qdmEY}UE#_1v{jfUD_3<nB8$
zev??3JS4x`_6KG4PW76)T_SnTF++xiAgLdA&)4kPd~DX#r0a@K3=BRTEF11-%378D
zSjaBF=l#Fm-`?Ccw%>lh_TGx?oJ%>9I}+wC^I!1h-SjS#)63M<`ekQN^fK~VyEW+K
zrTTKO=NF@#I=rTyvfRCAOU;J^2ixWEJuG}zS@+=gHOp+Bg-0yaTPn7!-{3txc<Jny
z_n_TpOI?Ze;Z-}XPvT>mEzR4ow)mXkv};k%t+b4<DR$U6y|($psnz2-HOt`Yq;-pz
zY|1;4zSn1)N`|+g$cK=XA>ty5>=O*!B9rH={@i6G<`|ILk~}BtYTzNufah!8RP-sN
za5!>I-8wVu(g{2JtPc~CWrSu(ZV6dpYhy8|WX@&9rvir#X(VnfZcBdEz|J7^q1jQs
zy2YV`D|vd?8O8^RO^QqcMLo)13N4>2?>#qsEz`8a&GNX#<z<W4Y}<DKuyf;l>B$+v
zOHGW8t|pnR**f(pM|DdS`<l&i%R=9oyUGdf)7a$lI!^zK!A$*-tTzkZKW7WkOyPLy
zCY`N(itSKWyQlZ7LlXRp<MacrwNByv<-pvxuy<<W44z+0RKF%oytXr+@x&G`&aVcM
zB9+U&t~$W4X(@7C<keE8*!b7%497Mt=rC)Q<ZEWgW^uH9&Qtu@XPNQiHDxTyK7wu+
zIM)iT?P(U7JR#y`z@n{%*N$H}9AG_D<7Ob2V@Tq>cF%RGX(CM`j1y+>F_@Jk7Rc5Z
zd`*Jgz-jNi_=Rx}25lFtQsy)Z7;v0_qv{_o>hdLgt=_}VCy9byjm*Wx#lOG5oj=1y
z>NqFEf{QECGy4R1njAb9E{WTmb~ZA7{?@9itNiBp`1_wfcjnyL^QO~hdkSeU)mS>!
zt28Ag<?u1y$FGl7zbaKsousnwz4}Ri+4;*lLtgb5oAL7Ut(B9_z4ChLIu?cq&jU;h
zcWS@)KemY5oTkI$e5?{Q9TVWBaICuQZPky5?be0q3+fa8{`m3g;za|FeP5pHXC_a%
za_dFVFGY#ursLPwuD`l!Z*A>WFHzwp@7<TZSo0XR+@8Bw*qvYAYRjD%vs)6$mrY)l
zJSskKef;yEs<mbY1{dz%fB&1&g~O@fFz<gh1_ps?xibC++tSu-UtgY(aNu+8`Ogd*
zJ=cOx=$vj+*l_NgkH4&4(U!Y;za1~!zFmIs=W|;lmT<0!r3=0u)&G|)q<%H(>z(3r
zvhwl%8Xs-+xfb7?nar@m;+@Tx2it!Bv;-Xx5-1W_^hvXo<6zLXVm<w?*4Ea=?fo*d
zE!zys7$TBSpD^wTc)&iVFu6yg%bA_u-`AIk;g3R#fYGs~Hgb1a6-y30b)9&maMrTR
zmycV`J$L5J#*-&KHJ{uneXUpb>*(|O^^7MrP3~(q%v&oO<mc=A{?5+gudgmfZ53ln
z+#00W@}YLVaoLL#53B2H{C8h|_x9!P4=cr49A`Ygxv;sNU)Ju%%Ofk^eBe+})ZjRj
zwe{Nd+tvmqH}2oRfBA)GwnzQ6*4CeHi`BUfxBmRu%+4=wv0?qrJ6q0iD$Xf(-S+Ls
zJV~b&J>SBkG?sI6G%S7k?93a(=Q)cnt_WMjCz1Si<+KdfsjH?4S%jCFsVuqL`FQ2Z
zmqojN{MfNMOgh!1l|%5COPxN_dZ40P8+RU$4}W@G$aLZ&ms4zt=QI}N3jA<4mJ56(
z$j6{^N^&i`_6deQ1L+S}XWZ9li7V*}{%@q2adh_5P1g^v{$a4ZWL<{!^R`25?g1Io
zIajti31q%#X_w)%=}C$#aANXNY+#FEU|?%WvcEh>`OpUTrEJH%7Mk;aGjXcd{A#f@
zw5PFn=hxu5>B|}f0uODy*5kkvxlToOhttl|x<#hWCk`($h>G-9oN{d)-(o4XYgRo5
zsS%R1J(C$9ux#CwwB*_IV_P?!Nf&8!h<+NZw$^h>fKg;9@5GNwPgK3OJy$tXES>4T
zmAY<&z}$-;1YFKB26Fg(2sqKGd?|xH$79W<TY=qzkIr1@+s4YHx!&@|>zNTJKmOxj
zXfTla#PvENUZkw$fyDBt;uei#mn3)uR5SJ*TKYCanztgx!&d65fYKIa>CjzMGG0I4
z=+&xVq0rd8;4GU_utfvcT7?3c;`sve4RRf$HMmbOFbMpZGhqS)&st-b%+$aJ#U=r*
zwbr*3TiiSae!ZE&5v*I|D#)@)N|Ax%5YOVYi!A~MEs8A%EchI36Ap`pJ^XPp?(Top
zIiKP--popBa=xEF#p?N#5I1S3lW)%CD7xGfU3cR1CE<|OVS-B|r=69VZCUaop?GJf
zVdfW;MFy`*tSSR#tZFoTC#(2fTPOY5=6=-bEpd5f>V1AbJ~A&$lFt3Sa3Me>bX#t<
zhOdy9=0Oz>rehH|pXV)&nYZ-mQWZZbTic}>N?lA03Y;_N&b+xj|NoaSC5r>)<G1I1
zo~C>4*3F%jic8GgxE5|LJD2DqvG~LT`MVz%U%YsAwppH3v~}3p5JrY`mYPSsw)$PZ
z96VWg^5o#)%6ZpUZH-zh)mA6rR{rP3Ij^NgR#r+}jRx;B88{j*WhEsE$*fms;ZW@8
z`~Ami?zvf}$t{;ADtxHj-}BvxBhX7?anLH0v*~GR&z?Vj{dJe_;m7rC>9MoY=31yt
z;Z$6z(RC<u@lt`WZvD*bZswdjBWGRmVT1e+=Vs<}v!+gSk!(oqH9Ynta@(FQHm0_f
zFD^_B-~a5Yt*vb;^Fb9~4YfK6qjPJwM$VG4HrreOzj5BZdskPxOFV7~a$3208&BJG
zCzI&4M_XIdHkZEN`~8Y^uLjrk-u1$*Yr?dHI*uM~ooZt0v@%TV{H2*UZ~pzwuh4SN
zD%)GY?bM8;OI6)6C0sWf8y`<g6F9VY@7|Vx^PdG;B$TU}zOca70t9xb^cgD7dtN!G
z-0I_#CtJ2ITfaX4?yir%={Zq*tG;@@mQQvv2#k`SJ=3xvA%0exf8{C5=kv<*cHeaq
z`1YNjL-E<O=aP&6)-wOC?SGzat^48d1*_T1W(rISlwxT#JAU}R|4W-|x0KFLy%gHA
z>guf*vrHrBIdgn}bJy6wz+z9<)KWh#*UnEh^B-Kkz2_RVLGkj^($nYp)iYw}u3v3m
z)?8_4QMu-n*PP$M_ifeo{S=>g<>LPtL7l<U_s%!|H;%Wl({`OYf7QeVzgDdGKXd!>
znHyf$dHuf~4xY92)Z;(5Z;7^x%sHj%SM3*hIP1#m%t;9?RaMoir+Q@CZmN1Rb9$_s
zgmIMiQo*Jcp{CAKzwFd0LO}vf$F8lh{XXY28yowf1MCbuJbZtDyxX0>`|UPnc0L{+
zo~n80HBL{-+J3umdGU`A4;4Pl`+0_Yd*0n!S=%S8SpNT0yubEwdEVZ)+g7jNwJK;W
z!}CR6UvF%DX<+e_*I7U+ySlncYwE0xZH02`g(7Z~CkMCl%LjSo+9iLUW_+H7;YeZ7
zN|$-Zr%#_9z5U;I-RNyoeg=C^^HkiHd*9C5cys>$eF_{l=T4`T+jD%@DP@?#8F@A9
z?Bh7~cW2I@&%eDbx2UM-@2{`XX7dAAUTr>b{nnQ+Uu0~Ho?KXX_;}i~>9bF-4(kum
znrIkiGQC;B=hBl@{mPRE4mj+-eDd?1$lclB-_5ly7xI$&YLzUK?8JF&#<R$0?TPAr
z)l#<A-{0qMzwN*O$IIQ{-dL9WDA;}ZUFH{+LYdIjUZ+g-rEGg!f9^cm+IsNdLBHLl
z$7StrZA$ePU_0&Y-4ev$u>0nm*>iKZ-s%ZFH)Dzshw@&hw{b$pD+AX^#x@&-Maf&$
zWSpP3_k8WU&_EGIj>i_7E*CStu+(iRzkiSY-TwUopjBXr7x`=aA_d$e9^Tv;c`QQ2
zwQ|~1S3?Vn8OJ{EtNr~<T&yjeH@@uVdR|^WwL%#e!DAM_!dr@DFMRqGv^8k$)mL+j
z)`~v1SrxKWz^N;0>noWX8*6{te!tVrx$nWB&)aiuCe5AdB(?amN$%F$(&l-4zDS<u
zXm-f-)tqZlRPp{F^V+cDqO3_lyD|^Am9YN5e&NA|H*b7GR%$F&Q(tz@=JgqGy}c=k
zi3|7dzyG+VuyEnU7cXDGeqD0w%wq<Io{M+x)Cl~T>ZRJ3oLdrkF;b**Yt&(m)X228
zsdLgZH*MIkBlEG_>zH}ZGp89I%etzyEW|r=?&(W9r#EG-?GkuZV%1~l)iI%|nBPgG
z>rTeu9nabASPIJW$`1e75%TN9#KS!ov$nF$Y34Y4{(Sz84Thc8r_Vl}7^*C==;+ec
z1N@UL)_wmX(DFz{(Dk5ge_`CJ-YEfrB6BupZH;;+dG7pq_I>hh6HSkOZ@#(nrfG8W
zXJg}_)s6oS>Udih@-Td`?KgZjC)g`6dFrKG8EZ@CrF-64dHuC`{GTm{+xg$#+k5+Q
z&es=G$1)|_u36=Z9J_0?2D}&uG7zw<<mIQ}Ih)#AIW?;VPnqPFTSd;gHBZi`V3JCp
zi0f1?Cl4;gr41a@)0Rf94ZF2zk%Gok&g3(f9zA++;lhg-Fa9yJUotU`Vm{V$QSQ0%
z=FOS2divL|4qNRS=%HDA-q`JW_Ew8N>$y9&$a)3_Y+7W^r+6oCJ0pXW$mPqIvyUCC
zvVGqt|2O0My4b_3!{%<xynN$E#JuON0&dw1GcHAWt(<bn&9Oxyxy3O1?6tMg`FlPd
zJKE~HROFb*<HrX-1d3Qb=ec$)V{Hhd!@N}2X|i@T7F~;YrOnnzMso`$O-YTMwe;qN
z4+Zu0^)uhKaCSaEV#O`^spfptVOxD3=kwnc8|oggC(cN}`R2`=iJgm`SGQ$vJz;rV
zBDqH@`>?`{_!*}!*>q_oN|?Rcs`Bp4xieR@N{`tl^BkHH^k|K%g!@!3h6kGdmg(2u
z#q!(#`Ec$3Hc^IzE!Q|QlfS>Yd00~V&W6NiHw>LJ=RMc{Iq%f8zRHQ#+3M=*k9TaY
zD%rAr{q;y@g(ED=jHlct^lYr!TlnOKV0Ns`@pHRkM4~ib3E%&G>cC0^p2c2E@8;O;
zDSm$CN=SVD{i)%0(}nK5EYVO6l!#m`{Mst=&Wh{)R`d4ltJ7?`G^=_};k@)nnR1Ko
zQeTf<di3a^bNlyqw_pGM$NGGJ`Lmnp*-HgmT7-^eNVFwNuqM7J<QKm5ZcBAlm3hA9
z=I!hMH?qs$*;@Sk&7Cv%_Ev}Y_s#pV%iEj#YLxH4`Zs&aC!}7leO~_P?Du_l-j}|c
z$2U3MfP=Z|G>d`vnWULh-b@M!3KZMAdz*?^QDtuE#jV?p=msvEK1EmS>N?HNC1Fvj
zT`Y%%6ec<*q!}19sC_SaH~sS2=kto!{oipQ!Qh2kr|L<Ojqig^W0&V!Jpb-@zs~mW
z+xPFkch7uYHFcxm=}i*JmxF^7C73t_k3}wSw&=53o3{7fjs5le6D4kn=e^kVt{_5d
zy1JSgBg5Ui>4s@iyYgm8JapO@Ah|j>KX=x&r7N<oaa=036?2ahn9}8X*u=msP$bCd
z_^GEN4Pm=uS6}<}H%_g$(L|Q7-BI91A1{N%j&%Zuw(0s_zHB1ubgRwK&hB2`_C*Gl
zOwaN&%~P2YaCj3#%e?1>$3#NUig!sYHt1qHzgdQzVS-BM>z!}?j&IC8Y~p=X={cvO
zimS)Pkd_6{cXd37S{agmrFiF`J8xtd4)Fgm;0e|=dT8{y0CcFl#AT<rP}AJHy8BO0
zPq(^z@6$i#7?pX?CEGeLWMBSjm2{*-P}!|V!Vt{(r&x1eN~~o<5NonbYog3%5eBD@
zMOhNThfOpT6GeXRJ0G!T<*a3yjsgK*$B!R3Jj9|rbD5Ku;*kQ28FS{Wx_WGW{lA|I
zJQn^I&ovolOt|`bb)CSOGv}UhSDydO`aDhVxWwwK$IQ*mXP<rc>66m2E1zpZFMmIk
zIVp%kk3~Gv_1nXO8yP0^YQI^Yo4oYs(cABLD0e<C+uh3<CZgJ>G_QbxLGi`~UIqq5
zleCQw3i8Uryd;lrT(oLhs*uyt2Tld8S`1AR42l-Xo|9A(MO+Kd?9>qB-uki7Df2;f
z<bP{1cPq1!!vzM<g4!GpNHlW<tzy~t{&(H_>&i1y#LN_358XJluho0Ho@OuGF^}M@
z20TlrM21_0UR}3-PU+o;fBw{L43YVMeEYU-Ve8hPIe%VinW($q!jQlzDxMr_%Muwl
zK>NzKe%*RG-A`XnFTm@Ph)dv=tnKUK_Evqku(0;?=h@QI5{k!e#7RwCwrb^+#`i}H
zi{9Sa>R4a!=*ZixQN7&rL|?hF7>gzM_{PqkA+i5=X*qji{kJze=e}J#XL2(~YoLf*
z;LaF6=6G|T+nd(K?A)|#SC`?w*L~JqN0YW+zG$KwuhZseAi*Qzx-vwo`sbk#*V4NS
z1)73pdCswU_;b#(Rj*#XdiC@3b0Ix3aj|LN-(NS)UAr@G^;LzIIiD@k5+AfX9(cr&
zoHEm_Thill-TwU>_X!^V_~*{P#mD=;R_(nzzrH2%j9m4fjq39&jOL%;z3%q|X8skc
zv{HBdKkzSV>#FRk?bl;>R^?Wwr|0Ir?T-JGlv`6%nE3I-#KV_^gE^lU$`p(7vmZX&
z`&A?DYE<a=zrXyFU+h}7YTK=~J8#~s{rydHnWv`jBo~e~8YKoVxHWZ8GYR~fw|(o*
zo%?p)%rXnReognXl>B;K9i21pXX}e}2TJg<{Y^h-^Z0k%_S>mC7fa^~Oga5DJw0vu
zcYWhyK9?6vsakis)u-{!y<1k*?_!o;?p(AYK<CNl);W`B&zUo0=G<Hpsmxho-AkSJ
zNw6H8dOBRH_t&#)VOy=jw5A=`n)+Bh@APwS8_$YEiY>*Pi+kPvUUZ+ox9V%r>Z`{j
z#JPUPtSfkN;b73tImI%1E)p#*LcXD?v*fHwK3rPb{q<O%0H;&Mi(Or--h~F#BjvE`
zDo!2Q*VmO=-!<S$ofYKMa%XSM8GHG>R~plL|E=8hGNm<xp&?T%m|;`OTyg$)mELA2
zviz7CmiWXUK3ivSsPh4bQ_sf77MnM3ZgqOdE_=mZ^#1m?qmx;L7in=V=2|*MNbB;I
z?>4@dA6cA}nl^LV(n4PjIhHz^<Gb<%oER7clXcRJrZO-bKbhzyne4>jRKVqMXvV4)
zffCzp>9Qo2=I}VpSk@4vx|-46F3y=_YgDhwLy5^6U0iMxkA7TNxJl*Y)1nxTRxRPl
zlb6r4EB*CF(>3(nzTZ!-TnUkAxf>VG6{#~-p=F=E$4n;<(biYH_!OBqisq?gR(*RD
zdH%E4(oMOyov*tJ2zjwPU*9A<foa0Bpk<mK9BK><J{_4-g)-l(ZGEpAESn<W*TJ=L
z(W-gYUz!CN5+rsld(FUbkX7-BiLdi@<L!J66NDCJt@2TA@wgu18!DMxC-7pHnES*<
zS(+Z<*Vn1fxt{g7)yXdLjKSI7uU`*d*g986JSI?NiH75Y<Q~CeLCc;NRb~~vdbxbw
zu9}~x-j?6tW60PVC9WTHp|mzJu`%gP>xngS)wOqp&lw)$6i<}c60NIv<j$WtiL;vP
z<QW<a-8hPmNqC3&O0T~vbNd*FBS-SI0>z3$iY&7h2{^Hc2a3F$b#29U&V`pR2e<dj
zBy$P}t(fH|P{iJ>z~OWG2uJaT-EB{+@??%{`fk>1U$rcImfGbne|8r8&$W8G^WE!r
zm46pDvu_HYHC5VsX-c7pTcU*PoMKLfV;0#>nUT{HXU$p{rX?C08XmSzl<R2h^`jiB
zHifa}1}~TyOk%w!sZ0$zRZ^CBt#D4-;(u3G2ETs&TEHRn>a*w1FNxTEJ~OjhTz{TT
z<)<4TlO-PiE0EZ{<MLb6=-#x=jw>%^T(O?pH^nGk<H?*D5!aa?eFH^Y19fhHytD8*
zpP|znb!~0!^m&%Ib4=9K)k}P}MLy5Xdw*%^@9(;2_W#Yz*B9xIo;^GL{9ILuV6W0x
zcaFBeJ6W-N3mzW2P#XVVKQ3N#dh}Z}1_jnnr=G4(KW`VjGQ=d-*rz#R&&GXq2S4-4
z+r_Nz_4o71%gy6$Z}y(9mz$qoy6bL;*TJ8sw!Y3@ojome<*cd?4;G$zDP~;u>gDq5
z=4NJQX2SEH6kFcCa9ClDxt{6l-la>QE_UaS-liNpb6Mu0p9uyh&djj3{`&Q6@6n^K
zEeRs7Q!dS}SLuV+c5XcqAETDu&HMjs`M<l<_y2jS!LwK4gwTwf%X<vjBCXe$oVC06
z<I6M8e|F2u{+3*ST-_U=dNkaHgX7T2?$Fu)AAVHk&{Sk-YAMzXW@zxrteJfG;Z(!m
z9!^F5l8|<Vw3FJ)?`r>xRsZvR&;PzuUR!<X+sj_IKeYY6=UsUH)9|_{ci-1N-E04*
z=Dt+eBo&Ed4u%$nWSylMTW_7W`z^!3pqw(xZE4ip88ZT8)j#}wSg<01)$zn+6|ure
z28ybRGZLb7#I|qWzHOU1?_rJUS{#XrOY<adTU!TtoGvs_^qll!SD&HWm)~8BM7UX<
zJoejjEcUows(5s@#$Fr2E+@gJX2<<kbJnekWoMAFE&6iK`u!uDm*3(%9ybYaDVoL}
zmN;5?C#zI1e&?i@B}$1g%lK{oY*_eu`}`fbWoc?XN-PWCS}-&iaBNy~BE+l1;Mfg=
zl5;yVBc-LI&)a-H)5sjSGich%FE;%Nk1YBUqgnzO7}Qu4RV>7nUY1ye1WF`3sdOc!
z*_moy?w+o9Yn!RD@p6qU0XC-sh6bNty-8uG-+ukoH(7hC_pZcg+Ea^Ge);oR{FSx!
z)FMeHh09Zf4(&X^vC%?pO4YpWTXt;Nw5jOjrK8I3{Tf}DGRxP+?k;;iw_I0OZ=O|Y
z6o=vx6W?NeUxN>}u2(q@>hvWalTi=Xn=Y9gnU~Nd(8Qs{;^4J%(aWmMHy_O@wR&5&
zTDGlGfK&0x2AyLPY8F!uef}G^I#q)0(2GY)yI*I&zHJ>Xp?JGYBy{fVnT-N`cN=%P
zzpc6d-83}R)V42D<T%S?jXvqK&ldOFzWV*|(x*?k$NMe&F25|(P(Au+$!k6l*HDqG
z7kEQMEua65J1@&;sMu6|?8eg5(|6Ckcj?llL;EWCl=o#xw6!LEyl1{YGIWafbiJ8v
zb#HFGJ~g$dcKOCFTc#9%@^$+B%Cwv{MQ>hgoVj!7$&;SfOZR`C``+fu-1m0>ek4!J
z)z#JGI>-H!Y3Y``S^1maX044{-FyE0d10qk0b}FKetPOldlq|e_;I*OOxH@5D8DRX
z^Zici=ks>jOD*bdZ`{8BudISE=ThzP^>b{??-k1QY<yrN_~_pDJJFJ>L$s!zxqL)o
zciGolKhw|Kf4{T2{C;f^*SSX#=4aoo4xeBB?xq4qpS*pag3c7LUCUzk*ZsZp^mIsI
z)!%umR_=RWeoI!*WnsjP{d?*Q3l|3H<gHmBzo+8knU}`m`ms?_QA$%*MD?kkG)_Ms
z)T*betEa24ud5@lYR$T}d28}*K0IKawXWB{M|;&ViOE3>3k;8$gj!d9d2#I6v7_DM
z)2B_(J^k%(!=*sq?}%3I`dYclCl~)eTP!d6jeXa$o%{G10z|nOJ}|{APWkx6b*0j0
zfx87lO9k#Jt=aQNq+;f`kC%>`$1~(jP0QP+dAH`Yw{Y6F{^%|9d=gI8_?w4_HVHU!
zczx^_s{f|%Cp1;4$zZaKQ^JcXr621)Ix~oPX)g6VB=P*FW9tN$57V{7%-8?8bbPk@
zpY*N&w`b&<hlOaC*7`40DV|W__+ZAfVE?-J%<_LO9RL4&{_nN-f2|GQxayC=r`qfY
z4o5{7k>fpvt2Ab<b5Go`ap$}ZN4_^}a2db8b!cC$@Z`zKPmRPUanCbQ3-;6uRdA7T
z=CD1#_rssox_kp;V_Um8XMxmzYYu!bbq)_P^%T-<by_K4<Y}=qB+%4p<@?`-GRaON
zt3HU&KM@-zarE#*g@=z$P1W|d{VKBX)ZFrWTlegla&-O5S&uD(PUUUy7BKNSZF1J4
z@A|cCx8A0$zS<_h$Y5}gD|FeiWm&?)P9Dc3l65$m6*xp)FJ2LUBFe#VEaGwr!vR_K
zy#IZ_?|M(yGneAMY?5=EQ9$fd>(;GXv({Q!TCU8BdhpwE!d~Z<kA;O<lJ6QU@!5QG
zu|^U5-?eMs)_(qMY<!vFP{^`XtAbn|CHUK$Uu&;!>b^PiW{n;@!v)^tq@+)`wq{Gu
zo*jJoa%+uU@hJ~QMutF<$d-zI=9Z>gH*6?)dFklX?C|WzkH7xnTl(d|LFTqp-n)s<
z4%dkK8uSUf268T2_gaZ#^;N^30FmPo3w{0{l3-lmz>zX5iQ(AsY|lg7KNlrlDZP7O
zM!`IV7Kv`r(8C;@n$c^;7J99|S-0bFfXMNgHQRP>)op!Ia;sAyc(QQy(Zw2FnX|Z-
zay)J^y#L+I-0ZsfwHkYiswXdOzwbF$IHznkui%-kU+OU{q=Hr~T9tL^#<OS3e3m}{
zxmsI$S?bMg%1aG=S4Ze1G=02R`*D-H@#`%+HtvjE*CT6L<Z^k-%9oNX54KLtUVVMN
zuvh;6zkST?{87ucZry2VXju7v@AqYyRbNj{joZ#HXr$YHv~ZS}Q%7c0H@A0pcemd;
zMusoH_a-e|q2(pe7AT|4V4&92?YMsW>8F!g;&)c<47|Vd`@P@OzU%i+J-zPv&wcS)
z;rG5>+x}{qCr4tTP2AeP@YT~EujqPIDVOYX+2ppFpqryaUT&^y;1sWwP8BadJx$wO
zdO!Mpl;-rk3JHZNk=H)``@1!&cVoo$-nD0a?LTxqy);qTJ<qyscA~_#+(N}Z`Tf0y
zW$*6ne3&pHl~rv{e0=OzoBXV*s-hyJ=N5bG{0kOpo@!)19lkEkZ)r*Ux;0%or^7Fo
z94}j>acBF627z1m?upIOUiIqt!4oZ};J&L{kA&eP)AK(+Kd*mtyzWeCEW?2VpEZtY
zXs?{uWWw6>*@Sg>RK+I8s>wMlaeqSJwH+wzKB@6puW`D!;`TEeUf+zJzWZpgi{?b9
zBF+3cPlEzD{%?G=KXGT5@V`g-Yc`n6q?y0l#KOYB@cyV;tohy*cOUOp-4o9C^L)+!
z&1W42mMVm5iaMqAPhPib|L^Mk=OupMz5h4%gVdwn*EWRsruVcaPVlk})04F-Fz8B-
zy>9v3x%@`fwpU-PR$qNrVy(_-QS(LO3FmXp=bXn}uA1}|$hgmYAHTcm?W3pO%Q9tb
zDs}{|Oz2s_k|?kwbCnhsgG0eOjjjnseafy&V+xu)r)@eeaabaI*F1x^ZyIxxU$`k}
zUU_XTaL8}@<nzxN8K&j72Tm#Q<5ZmS!9>uBgELrDv86@e?ggLIU5_n%8wG@%EF}2m
z?f>v+s&@FZ=g;%@|8?0I!p0!-sWoo@^sBp^^sCAQoTglOte*F|dBM%BZP9DzRxQ3S
zuh7!g?0Bth{oR~v$Fkcpg?toR7@Wk8>m^Uui#rwczvjMwg;3kYGiSaWY-ZP<YUB}o
z*P!B1q>S{klMzL^PggBkRb0Gz)-u(eKri*>YTQR3eY;k+{`%?=twNDhMNdV`=SIG{
zr<ZjZSzB-3yt(+-mzl}#N6(!*_fXlL$N78A^$R6EhKed5{=RYDE9AOVK#?bL^Hrgs
zu+^r=CWUaV%GBv=ebBXP<*Zp=GgUet*zhnhBuKFJZ1j0NInzsnx0xYpLIBsKCAZ)9
z_J+!+`)k^kd`MU~;W)?j*I%E{um5-J6xZ`R7rsWV-Ii@LML_JhfJ1C(Xy{x1w&>_+
zYwOaMjft})lFxrXtWlK1?r`DdmQr750WQr+DxN}p2FqHsxb{B(y1rlX_4i+n0xgLZ
z&t`6RzP|VGw%cE9f5m3a5@V~|eml2(SLQ6G7PjWP-Dfwe)dmU_oGbRrODYm_inxDs
zn$g=b>!U%HRaL*fyu3VJKRzldZcS)*ph#<?3&+ga^P}(We{;hu*=O0x)LRUPEczm4
z1e;8Kk4qGvySuR4pzraD+b^TG)qc3(=o+XOyU)bdR@g02pl#JEkMqf%NfN&zwm$nA
zC-6fjO=59~*Y&S8_8t=EC3j0>Z*ScEjPvVU+2b4g<*mc?rpKI@=3$%n`qi#DovAGX
zHl9A0??l`W5N#EjbW^lh;l<bA(^3PyOk>kI&+k(`Y;fbojSIYsC!FsOJzn&)M#i;p
z&I+xqImZj<%$@ry!C*mG665Lb%q$D@UVsM3jHc(yxN;;X_s^Aw3_U@zuk);B`#*61
zpJb?ZNrYj-<~5Da85KjGvhHO&H2vR(YUiUjLhtT)`oQ<vyjYd~y)JXYEvrwPn(uFU
zqi|HkQ&_|C*Cm?=Zb}dBZT__sPZc`mS{A7}pZ}0S&*T06f3|Mq@~_x^y?b)X`X8G=
zt~+#%|L8wwjwL?I$3(n@^e&m4jl6c@`(%rAk=Nw^w*UXJ@B9A$ci&fuSFHU|n;pRw
zS~1B$Pb75qteKMYXB?4uxl7J%;>y>KBDVkE6rZ>IpCjS&)opXoTIsfzzw6E<#a`Z2
z^)ON3i`Crp`L){u^JOfHDhdl7&3VL*&k#8O*+5ZXp-!paNiWBr`%-T=J}+btXcAD=
zWO0*NeM6RSifz%^5MR|PdAWJhPAxrpv~}y(-plEJ^44V`*T1TGvK?krY|NCHmixJd
zJ@G;1yk)PuxxJ6~$u|pVg*>!5`KrM7-w)w_yI&sLubcV?2VZ?VSN8G+&4pd7yfj+{
zoC*|G-86h1C0N?|WowFm_FDJ;diB-xSj6V5CGE^!nTsz<@Ub;N{P5wS^3zVP<eV3L
zi!?sP<X5M!zWh?CXS1l`vG04{m7f0nJ-H`RMtYW+&z-pa>sPFLuqQBoiuTj2tzCwF
zkv*K6VqDWw^YU|9>l`>ak8po8naMSCSx`sP$}8``&WTwUqi6f;Me^2L75nekKi_>%
zlqFH1WoJ!a(5isc7w>Me2V5>`nIN#}_FE1;nd8rt6lVxIH63`)8E(2F;M61)-(a!h
ztCj_N87j62cxg5SoYHwO#CguL#mM)tK|tu!1C7kyr%xveWXxg{v<lI&+<B+q#kJSH
zYuCQrYqDmIZo}gzA+eWBZMzmNw4M-TCf&O^eZJ??n7BB-C!bfXY7`OhQ8?r|X^G~9
zATh3=t*uAR_y6?Wwa)k$LraiX%Y|ECU&rtM|L?e5?UaO~?|0S9W3Nl|6}K`ePDyAo
zeC9c+AW(1m?YG<3y<V2e#IQ&srEto!zC4Lt>*Dv<%?+4!{<-dDuEPa4<X`Lx)C=Ea
zRwJS4wc-75oy15%J&wd{_Z6a@I3E7~_oL$NuUA=%?@92rT{gaab>l_@o@R#avwV+l
zJH0gMkmd6`O#+TDe#ULSX;b^^%C~cU50tu;Ljw(t?Ty<XqNmvvwE9|;!J7A1CabIr
zJFdX;`nB}ZqLpE5Q~eJ7U~Qip5;B$hoP=;tkQZ;PxRa2N&*e2ep)$AS_}IU?O)g&c
znyuwR>D|-Q_4D&`wL&HaacCaoK9;<5@773J>0r^L24`E;oj7JLn<8}oJ0rugOxGUA
zmN_wb>sziNTHDHT(l#FsFfaF?@7EHb>3g~4LFG*a?b|7{m%aWSY5QsR(rMDo(S7%e
z1okN8?pf4zxqJ2fnu6;e*G*0d_1d&m!09FT(mRdIGF>K^@C46HyA(Rj`$X#x_s)2a
zl`Ewf3g@U;p00X4`@YEWkB9kfWm+Dt`*_+!RpPkkB7slaw(r0D{qOqPui1r@4&2@L
z^x29$$@@k>`D^}{+cGgsFghzIF|D9gfaBqT&mv9?49@q%HUECe|NpK2s#KW3k3gB(
z%T{W5g$a9I-6DR+d0)Jwv~|&&jLlbf6+HauxBTrcIsXd1`R5<j?2XGeo3*oM;q}+^
z>}s<tWcIwx&5w?WVqxGqmn?R?Fh)b<_ue=OmdB4x6<t<eJtPr&eAU~s*#S-losVV+
zEy|4Aep_*h$Y<97uH6rGIrJ15cGkRmH@STEtTdayUvAyHCBE-N>-YKxe=XI+S6?$K
z_2F2UxhvN?WMQMcif7UbD{&=bfk3a+S@U-Mby<DYrvBfb$Nlz&=WW*)=gdC3ah-Hi
zv2W;Qleb@M7#b3zVpRI(2AiJ!Y7-hdT})iTX@-ou0ITDN2hIL$CYxYu0r=<Gm&-YA
z*sw!lvjvY+i-Gqfr;P<)J_x#o=H8BrzrUmC>8ESg%(^25ek3QG#+n~8=y-I)$k*9i
zFK&+q$H%`9HXfIM9CIWvLt@#gtiuNj($b#YOh14A+_`J3l4nQH4xSwRwyZiS=}xij
z`OgyF#XIkG-p<e87WMr6{MobSF)^I+Ie+D~_1?I6j)Ru-CFJ=J7hL~)L}GVy<EqTQ
z$=O?PB}xQ12|6jT&RVv-%Y}nA@x&tzrJS2(5^THjG(tF=He7%Ib6&fl+7vOa*0SZ3
zRe$N~>Fru~-jcsrA<b~9NvD$P`ZMRw=;*w$E`N9D+qY}7<#+aF+w`UtXC^WRR=vAZ
zY0nW7de?k^!J}`&_kTUxZguzDtzTISBLYITTD~x!H#t+Y??RU8=6N#$MI2c|eLvge
zzt}ZdSlH>*)~lhHx4qx}eqXzM<&!%*H>>-}uroNcY@RQ}p;&PFx0ISn*P^o3wzj6Z
zv(hBmmZk1=-hMHoZ1>*Q)}Kxrue>hpK04`n<*HQ*EvKFuEnIT{{p@XLC9_RmZ%gG?
zJY;Z*cXEOdi{tj&CoOm8bgmJIxHj#gNsmUKVoR%2T~gMiZEp>_nhX?X@Wf94n6f4)
zRFk*Hzu;i&o6_6&D_=Z(SP*eST#R3D*-8^%<L5X0Yu;DylQ%f_$U<z+a{Y+<sWE!;
zZHbF7GB8NA^$GMn_6QBRy)EYY=_?yUmIZMrs*2mBZG8V*L|8NU^d^gRj>j=}@A=v#
z78WfPV)=LOoS)tNV3DI=nVJk2?g-IR?s?T)wKL|TiL4`s;HTR9w6t?3y%uS6K8Kw0
z36)tY+y@_NtKj{7b^YD>nu0y*H~-g2*00<ZJdIubvdF$WQ$J5C+L+z>F`CC(-@f8=
zq~=rag?DUDo>s4UdCH_!;F-+w%kNV!Kat%Xv+~bF`F{^zzu&3O{pQxz?EkOV|Nj;K
z@0)f{aZlkK6_Lj}2Lr;dc5F29)ja0p<>hgx^4BBp)7F0V7AB^;X*|hiEcRPUOcgqq
za^%sOdCRh1iT{7%zi$0HS-Yw!Npm<H6+|+B{rvy@|G$~@f6g@M;%u5Hf2aQcU-|z(
zjw>It`~CiZ?c$3+e*KMa7f5OmQq0TgPL-&WNHbL65cOI*Wm;w#J9Cc!OM|zkAd`Ta
zlf*1Bmx)VX>v&2$x1aF0{-&1x{!3r~=FH*v_^9~k!R|-5zR#=JbpQSH?**&>T=-a<
z9r3hi=jE423Pp|!`tQh`rNEjwYg*S*x6L=-mL1aQS|p&Da<i;7$0tz4_j23ehfj{Q
zq|V~E{qupD-^M|6@8@&7)6&v6#Z||sOyX|U;#w-8I8Ej6!3o@PYr_sJOv!v@(dTpd
z>{;LQpS_MI?F=e=6C=U)_o2b(vb{pbW+cuEo_zW7<Hwm?Y0H*RR=IieX61w1_xC;S
zvz|U}+U8Bg%QBf5qSmHu40u)gTVUaux(NbKr=|ogz5UkD&*#jUGi&m5Tmq*QEPTzz
zFkz#L_5;<+A)%qM<^oQIGTR@i9d!vby}ZTX5Qn2?Fhiq!g?pb|Z{!(aIkv{ve9a1L
zu4eV+u3i;3dxpmJ(=3xsd>3nQ9saN~*q?cVQcLrJbR9`)>0pu6+T_2twq_q*_}b!I
zfyI}<3VlkUpBWg|hV2g0te&@h)25_ZZOgI>CzV*uP1`)x>*S+|Qz9OE7S~O#md#0a
z?-%WM)wEc8WSdXuWubXIY=8IG<Q9rZPE)n$msD<9qA3s*<a+X!b&!{lxTvCuwdm1}
zi;i(9AKzH)ch2OjMi<k4c7}T%|5T>91kO<L%&oa2%O`tWa#!B=+pG)%PNuQnZSvPY
z-w?L8NOR_EFU?Y4Y3bEH{ynR^ioV>qs6M|UskZj-YwPd(|Gv$iKX2Z=IWweqel<JB
zb2w_AeAU|Sc;RhXvx0=Qv@?fdOV-v|nG%iy8!W!r$TKip)XSW@D^sXPGWq6iPA88*
z5e@~XfP#ftQL|1N^pyHuHud$$oS~+6#At2W>W7tb2X7dZ96z`9mTyz%I_W8wS`0mx
zEYeb4duH<8-v&$!BCX$c-F<sjSM0cgudKB=OXFjU$k=Up``ZQ9`CeHUxA#;0zP}C2
zUY6gjynf|N$j+EaF%jF|?p*i4DL9lvFu8Nls-HD}92Z}HJESpZ#+*+!;RWkf&03_9
zDAJaA<MnqHaSp}91{??Hs29pe?}}R)vS~uggBcHsc2252zOhBnX;t#oTJGOG&f%h=
zUXpGTMT*kWcHMoK;`*`X{_++9U+(4x0af4BGZxS12sEAK4m+~fED?Faj6qvlTOiFe
zH}2W}ovO8OrXJ6a*^~WA>c-;LvNeXue0!A4dH2}_zI(=*@7a|7y-L7|A*fYA@kukk
z-3+gvTYvBW_w)S!cb_g@vcCWG-1WP)pWg5LRK9DKoNd*UKR?qCTgYio|Mj;~AStmf
zFD>ocN%i?hB=~L5U)hqi_LOD({X4Jt+mn|HH5|xye>~NwC4lSZyAnPbiwp0+n{6-O
zq}O|S^5o5%jc;39_oiJg%VA)cF2n%ZAe@x5hKu3HW&59xFE981zuUj|)nEBP2X6hk
zmH$V6|HGgE&U`76IIgvno$t+dS@(jA8CSxuUo&QW{q1(&`<(YHW_gLGUU>igH#0-S
zgrKEgj&$BuTfS`Hx2x+J8JaYLL|?T&<aNIG|Nrm*T9fym`keftD&Ha|{{D~k;fJ{n
z8N7B|o;mA*jKhmv&1s8YvhNePw9z|gnbWB?x2)8bTz_r3bI$wUZ~d0ve{cWs$z&bR
zdq0kuzq`LbMrT@!K<2EZo{f$QEgXklMQn}G;bU)htT!;V6=rkXeDi|oTBERR6F>HS
z_V(t>Gj}aoSt!HXc6e{m{at(GMA~Mp(_SUze(}kdDQOaO)Ypbpm*)DK_arS`ktua-
zhCtNnS8x5aIsRC53C+ux<)(2|LVA~;OOs}+LAJ7nh-;vTDhD%%gN*u0k*-CnRxMkV
zb!Nuvs>#B_GZWj@IVW$N5agw}Q{xHuv`pLYZ#HN5ezoY^d?=1(p#o3s{pWL5cTHNB
zxiiL1;&e#do`S^MWaV&;Co=64Ci73LdT!dbi;W>7E^gNB+2+2=Jjz}h7iH=6RVW?O
zsQUGCxz$`g28TdXMVEykP6ArH7D~4*d(HAV#!kOQp(P~Sl)+*BeeWF(GdL6%8GNg)
z*XPw<eN5Dw^HK=M!JQ5QNj<X1PnNlHFuHsb<5?oGY8BTx;b{U+BCT4hv|3mgel#v$
zl{KlLV?na@Z0Xr|^THJ?UhMLm)RK6DHC?ALHr#8bX3uUX&D^cCGG{rpXe|9%V+fj4
zx3)Gu{AkC`943Z&Rj*zaEe*=QBI^3EN0GyDnf{Jd24=pO3+HHbF`W-K^}WvPdzs@{
zq*#htf+7cF14Dz(O#ugqRz;8CV@WLviV+-wY>8>oLP{HRcZX=X23kmb;k|t8=FPxR
z*XzA1iEqQKry5N^&&-e{#;wTM!f_DPuT*rpVBiyb{d?73oj%>mTyGpMn<}~pur14U
zEli1g=C@d{r6lM0rZWaSR&ULo$1E$V{9m*+N|uk!B~a#gBgf5cwh}x`A2^r4V7Of<
z<9qp$#*;bTii<Qp+4x^KxoaTcbhF%j`Q1harxpwG=7ruTxZmHpn|Ixygd_1#MA)^n
z{57{XtzRGW{(JSTMN_;*ugfmW%$k)Z<Nmg6Hn$(A@1&Nag=q;gJnenCn^jI~-FZE0
znZ~NuRm!~Ch|(fk`uyi_mt^y%nZ?bt*tR-s)ASo3waVYFYTf%wg@K_}phJP>!(;jX
zKWp^LzrDH1U-O|^OEv!gF?0L>Kkv_;J=^>87w-5UhpO*?R{sCc{@;H4-<$1!zr6qN
z?frji{r}IO|MQHy{Vzd|h40z-|Np)JyZztu|I^l3efw~j|NF1KxBc%VN*#N4?O8Lw
z&4+dJwddRIz8pMX^Xxy@VhP6ut6sHopa1`&f8X}2S$|*j@A>T=|7X#veG^s{eY;~B
zx^P-z*{{C~pEEK@B)=>8@nUiR-=pz=jy}6~?f$>B_xC*2&Hwo&zjl_uq)?gN-}hD9
zf8Tk&FLc$eb&L%E9`OHr5dZJ>|HR6|j}P1BvbNm{6w%YsVPLTP^N_#(>FW5~`}cf#
zUjJ|Yr=LzTt^Z%1|MzBj{jcTk|KIxisnzGa{F8t0Rg>QR`lHceaIX5WV#|j6@Bi1z
zotEb+)9?7Fb>;O}gD#DwEfX}l78!(yl&-N-YgrSTJ=IG!t#JEoQKuBWo)|s-r6NIb
zdkQ{E$N#rdd~)}F)%T0Z$3;TDE%+B}cus05KDhJwuGzP5w@fP9sk8LXjXOPyPi)IQ
zy(QQB`R};B`xa+L?F;Bwe4#j2@yTkF&Jr1G=@iwaK8IssKvP8b3*U5$>)Cw#@%V1s
z^nhEhzt39hc5UkUO**%?g}SOvDLOa%?6GIhmL*2LUVU9ZZr6j#d6`kuQWZHCYXpV7
zW$hPbkVxim5OF<RxBq6&E@yF2>HOGYTB@K=%B&=(u<&qmGc$|ltDHXnbXpkD@#w~d
zuLeBM_oaE-&!%}Vd->+fnSDEVc6N4Zhp(S!S$pey?PZf-2CKX0o;_nr&M7K-^<ZIh
zaq;KRzn}5T+7<n{u<+>7r;pY1w8gj+CCaMjT6Fz6kZm?wLa}ASq6-#XhZH!P8j9mq
z_v-8EOYfR@wP+E`@|8Xk$}E=W=3UZJv*2Os2v``<BUv09eszlmkM3n79%kW5Dx3@}
zm%Uz=skJIgLaqC;23PX28hegrf#fACxQ@0YNU<<7Boq~$GCA9O_N@1G{qR#yecs<N
zH_w0Z>)N+z&v$L!TwHxrxuqj{S$5R9jhst46niGf{|E`xp8AR1{)?je^B22*U0q*S
zY9KLVS)}xQiPhIODLr~uU?Ib|Nq=%`6a#}|s=$xevuCefoo(|lQc&;9q$B?xt;*DD
z@vvy;h@LiAUnIm=RLQeq*%_5(>%z4}?|)w(vro#saAUxUr=K_u&HZ(5>(r?xzS&o`
z4w`TsE?T)HQ;NaC%h4c^!*^-NV%ygasx}L|CKb>5*!j`KH+<bXo?m}s^o~z*xz2lh
zTdRlES+~XeCaZL&-dwfniH!TgDXKbLi{tk1-@N&-klK<9Jj{wO*zJ}c*|gSxXMN1R
zH$UZ6m&9mU?v(Mb*nV4*kF958(9R{VtF)H-s4BVyPBHP_yu33ZX;#>*Wt_=@GRZ!D
zGL}t-dE2Acmd!R~V+b%kYvjvt;6f?$eRqlHvd2$8Wnc)DC^~1TxHoV5XP2v6d`urF
zoljegSS;tZXWEHV(v8!nhwh4;wBzQC;>Xi+KAdXa9#I!pc{(oYhVJEi9Pg)PZ>sui
z^H4CkonJmM^s9FL_j0YJ^8bJ6*Ss>Xdp!C7ZFT>9wUY|xEfY!%T6@jz^UU)$-)<z^
z{|vVO`Ply7#rXeU<LA$s_3K>uzR$(>|3BM*yx4!`b+6abO&hlzw9pSd74)HV<w+A?
z?Wr5Le%)&S`_pv09|!s4q9Y@tVyZsRzJJ8x|0VJL91Inwqu<@#UvIxKB=G7C)wy;5
zkJ_@d2;460lePYJZTsG@)BhchXJPnrH+<itUv^F!eM%e;zt5}q^w|FY$Ii~q$?E=j
zIeB$&lI3U5oyEm8U&~9Rb^nj<{a;S{*BS9F{=VnAZQHWHuh#!N_3!E5_f^lW#i#SH
zS-ZaW-RAjc*Vx=l`?KI%{q>pgPk#zJNvxXHD_FJC;2gj8{q1e3k<(Hm6@0H>zc#P#
z*A?UQHkV(2=l<EWF4M4EKW5L57s~zba`OHC{m-5~&&bgBE+Mz{>z9|8!`H>=P3y|9
zdo1lgXNPZr;*NrL=KG%yX(ScS3H3T<+4sEiX;9?#uUB8M7T1qEbEMCrPp<mQ#$V^o
zJ-PDa%@>nnQw-Hyf;2?Fb!`sO(d=pxykrt<&ZB6dxW&e-?7;!W%Ui7O=Iy@eb@_^s
zF3ZOYrJ9P%G80%9Yj`aU2@Sn$a(UCa`L@50OunCOHtX_b<I9(WGiRwe-I%skYt^Dv
zkz0!tU6foz+#Drp|4QGlcyiHQFK)+$w`IcTS_O3anhk7fUwu*Tw^LhcQ}?D~VZ^ki
z)vKi18YdU$91jfPb<_xMR0s*(8lW@JqVUkBHLq8%7T1ee@%~N9){V(x!cN7O$4z`^
zdL4_9__4Qc{q5Jgni~@(mIkf7FTLgV+Zet4=&&<MJsTHk1f9~EdF}fi4X)pJ*G&*&
zcyVJ}VpQRoMH-8`k|L{r%_}+l=35oVp_eN?CoH?0$FBI~w_|Pk?NZx=tWFaGybSmj
zuZUaU-uRxC(MjWT(9g!_zv~2kOv_EzY!PU9Idf%aXJ_2@-#;Gvb0``rcCBJd+_7)l
zz4u=~wH~_j=S|#4ja9EKw&gw-IM(>Sdfx112MUYs`t6R;(d_!vSH5Sly~HL9yRTm^
z>-0(Y?s{IW)5p2+Xwu2TqE%j^Ud;*;yYiOb-B<JS(&B!bPj`yXdughvFVEwMFrN_Q
zrOACX>6y?WiS)a=rFRSF%t^i7<s}*_ExnpcbN=oRF^g|%Og}v>lefKDd;0oyar^Tk
zul@P6CsCqnQOY#!V-ijl@h8HM9m`Sw-esE4>kzp0<E@q{pH>Dh*R!c_R6lv{TiMQ#
zFw?gym;2lPy`t%R)$3`|-Z=4?E7HAXyL$~EHpTC(`FZE&X6@_is@G*p9lH^6)x_tr
ziTW{hMuvX-e?Ly0>XK)fmb$v@*4xtcaXZUCK3Y0;s%Y$GMus`XEP>|=kDW@ry-D!U
z)~rwtx#NK{$3p^7Ee+ZjFlXLO&FR|v<YV^N)g~v~rWvZbcuD@)XZ<2SCnq;I@0h33
zQl3K$i8iLDsuuU}-E-p*<!0UC-hWXLQ3%CNzEf~>&m}MBxX|A_Tup9<{@9^d_Ganq
zJ)hzVChHV^w%F~)#TjQ(kmAnvw{DKg{2x>O|9sN_e`)`}@c*yebRWNc`}Y3Nx%Yo=
z|NpK2|F!M=zV7?Jm!ILo-S>6dZ@&BU_Wr-#m9O7d9Jjs<TEV<6H>&Mmq>%Bxy*rm`
zi7*&g8~^Ujulu~PUGCqb`TsN*P6_(8%zWR%%P(#Id{FMU{n%n%ve@F>U4u0WE}VYB
z7c#CeGT8tB82{t-{$Hynf8X<N^Zeg$<o`aDPi!%83R>2e`780m#{R!|ZrytIec$)J
zFITRt+WW3DZec*r;~!sU8sGo-ZM*+`%fk^i*2dW{ezD*C{?DTC{2a^Tub+<IoEdq$
zaM|+Z2FJR8KdW!}{r^;D+~1#qnX@?NZO`RUJhuDF$)Ac(f1gvmQffQ-OWWaxr@l`0
z+g<zj*Vmeb42%V~+b_T4X+M1O<jTqA`}3-@R^40S@8_e`a(<5G=DmAu4GllOWtacc
z{r}JW<HuGxebDG)VBknpPuJJgJAd}PpwFtS8<##+y)GNKf8Vbk$^D=kv<lu;&U??E
zsWn|}diwKcC9(X6FMO{J4g8*!xNYm!yYKni-d*@^%dl`t=9whlt9^2|O#(Lc|8A<!
z|26OZZ}mL;K)vbg&2`&vzb>n8KKQ|!-}cC47A292eTg%tr7q31vbL`NaAD!flbqLO
zgPgpV2FV<s64W!nC-_*zv#S?Fu73Y(z)`ks`~L4&f~N@h7&vh_y{N9+e}DhmBc0Xv
zKZ!9UF28-&CuMG#dx74PDVbR_#TJ^dI$Yku%+B|%`mb^Ne9O;gjPK^L3k$IwJm*(?
ze_!p=qR8tdiY%Z4@SLUUlprfR%bnY{{ac$~_xQ@p%f+8RU%mC?)vHo_ju7Ae#Twxn
zE4p4)>2)tw;E0qtZE{pXwa`X_Z;^(VM0UB=vcxz479>o1%H!wbC)T~xZ~5e@4E;%Q
zprW-!fy3$g*Rb&Q@w;kfs(1RNZobHK=)<p9Udul>89qO5_b2h3WrIL+kdBD>x3|)K
zcguGFt=|8?I(cf>vX^u7c3*z?guB(+Z_bPrz3)Re+j|NzI7~Z!>-~2bb@P(;r$v@u
z{`Q_dd$jiVufq@7?LIW_|MA&={q@)Jzb;L`_j%s;Spr@y3N1ZH!}a3xOrzIXpLtr8
zC=xkMvMo@gZCR$S?)f`)$KUFtnd_H7?qy|?`1S8XDSPw2*SqFDcPq>hlyVnTy|QV|
z)2Bz>7Vj(i`>UDXrsD6fuNpknf8%B?TeV8YqM)Gi|38r>JsaQ7eOtF*{-~k2O(Ktz
zMvFk?u}66YdIraK#=Psh?cWmk<IT^{{q`4cuYB*oaekil>z#RvFV2}e`?7Cv;MH30
z&#$vz^V@w;2=!PP;F0?3_dK8A(9o*A_Yw?dxS!ah)ARA6a{FP88@F!#yJo(Brv8&+
zKRw^eaqHDnt?cdNHALb%jJsL{=BNuMw|Jb3*cr30=Bd~2tIvWs&WT?B#JvCd+r1BY
z|3CWk^Yi)m9R)8hsU9}*byja_3p^1a)OzvLzo$h@*JSQ`!lbd%Y3i=%_}J*HCACFG
zTE4-GOSf&`S%m0{bzEm#mibOA<<1<tY5Vr*UFzMu{mJ6DRb|(M*Y9~6%C^2oOFLJu
zMM1*;<B!MhtM6Cae=D~CKE3|ubmPs%_CN3c-M;_lO8>Lx^&L0_4+#qk?~M!RI4HDl
zb1*wYfUBdxs;*lZX6s{i#>h$+%dk5=VRh7d{$kfMNjC2ti&il-F#rDkf9a2G1_ueZ
zS<4hT)Ya7F>V7<IdR)R@>l+%qw(Q&{wt3V4{%R1^o94B*?!S5cWApvL@4hdwzPt6T
zZ_9$*89QUv-F|(v=kK}acHi5~_dTrtY5xD&ZGO8SC;jU_Im`cOSfs(}9}=qjggfTc
z+_$+b3#V+l{F*m*{i@fKg(tTN-8FESwQkKiMut~kkFCymX8-ly`&~y?+uOG-`yLy<
zRK@#nO)h9odF2$(NeND;rk>jOvv$|IpLGRaPfd-{yPj9Bb9&F?KI>`IrY&2(tYu1%
zYV*Mc<7wx`)6&vHeKW5}&-v`M@j~8K4#icg9_l>gRlIybH1x9R+Mty()^&F_y?K2-
z{FSwJ(6U5{H@COz$7|^5=sC0mX&NdfigfP1+*cAicmDjXy44rn3wvpV8XQ~YC3tMA
z*U|``HEY(a$zOLp>uTr8lQWL~bdpQ#5%^Z?A1HEplh0)xkxy-TGp3nZ+uB;&^DCCH
zGdC8<9CwuPQZzUgd9;LOVW!m7ji+Yc`*197e|-L%Em67mKO4GDOMTfEs5gE3v}yeE
zmQO7F1X`Rr47y5uwMDpF1P&WmB=1W6(8BK6z*%Tpo|Sg$bFF6Tp`X8QRZTLuY_d8z
z)HU$Wfpo**5LMsc3CpIXrn;>?+4(VRt(i>K?c2A7g+aZkFwxLLTYshpH_9fdNC@jW
zwXB%n#Gz=hUAMY0b7PQX_0+#lnxdzPx&|%`m@#{{b?K{@+SAv|*cM4h?n;~?p={o@
zIVnQmP{^sOz3X1GDY{(WqQKFt@QBk{g1v6Rimueil~WiRR=$*EaM*mc?$1Z}NEz)_
zQmu)0^Y_2qc6-|N>6_23*?majwAUofu1#C^#H{X3?uj^)G7B_k@%rkjs~TPJ_I|&2
zIo*%lvEu2gt3@kkc-HNVv8#678#g`Zl*H!T(;L^`oH?`h^XI2UH#fd5yK}Sjt^tpP
zzeuRASoc(~n+87TA{hQId_C=Ss$$B<5WC7xOO|Ecwzi(G7x!e2a*Mc_nAX%&hxSz-
zFWXkWjq_llfK{Kdxq0;JFiU^7W;?~MjqME_3=ElF0!<7({(ko=pU<7O?CNXlxp~*O
zt(`hmbd?78?{B(#dR*s1eRsd#_gk*+#lx`OcVCyXiVGZaTDT$q{=UwSC*6|SonEjr
zs<9Nstqps>=kvO#(#L0v&wr`@TeiAaz{qE_m6@5fxwW}<`PW;a#|xi5f4=(aMwN$$
z-41Wl^(mO6!f@y*^XWOo#~y{Pp4eLX>51oI6Gf+9x8~w|Sz8$yemd3d30vH?slIY&
zjHIyVA>nxiarsyFJ}gMCRi1v{*Vms@FGZ{La?R8Eh&GQ~Plc|bvGwOg{_1zHo}2v9
z>nYQlwdHS8Pu|qF&DCdpGEF<*!I1B<h4sIm_CK2a|GZM?)6uv8`DF6_AJ5E}t1UmZ
zG-&lr28Nux+#`i=e%FQl`6Ye-$FFw#KgsrggY8S-N8kIDz5iSGs#SHrF3&H^VP`0K
z@?s<V{=f0dmM>>(cC?!x&atoT>n!=U*|TRaTbG}k%giC_TKQo&|JwEIYo92~e{6Q(
zVr1xeT=C*}<lf~9eVk5xxvzKa+q}8<*_)j@OWTr+KI}2*i7A&*?@XN4mn&~o<6(a0
z_q*Nw0k`CNOky8<DlHA+aOAkzclq`A;0bj<Psjf|qF(oN{r_L<|NZFy|K!5M=J&Pl
zfBW4jQ|eLH=lIljSALiMgunY!CzWi!^nQ2T$sIH1&%d9&P2Or>KCgFZ=>6}4{->5+
zlD_wYjU!Q}wYTc<rnPCCZOy{&ZO?B!TDbS(k|{m?{n@K-<!$emx3By3WUfT;-3zSG
z-<F*=I2*ETS*mN`l^heD+ne6ToO$%Mmv@><aB%QuW8=%lm)~8`oz~U1ZnMfpoz)Z0
zo6quf4b)hgD6whp>>Ybw&walsM_TyN?|oAaZSv{a_&_E(Mp}OV`iP3hv+ucZgo%nK
z&p9t%_h+%a;PHv8GUq)HbP5UOX1c%eZO6tI!xjOLV8x|*vpgr|<mP6rYU5be#dOJJ
z^@GK)-ByOkNlObmaZOZ-@lZ_tHHphOPP$+6_RX7yx~Dh2J@A=<;eE|>>!m)^#l)=k
z#?4yhD6qle5^wXyiZwy9t3%@d|Eg}8vhRKIygQ}WWB1nWkI>;#Z1G@mzgO_0ePMF6
zCPQ;wePZUzbTu{G`&)IT83Ht?*Z)zkTXg%apRdmkM+Su>95a`78k+Ga_a(aq8XRlq
zlb<td-l^xGr+O{D|N8B&`8sKSde`5UF)##Ae%x;(v~KPCc{Y{PrwBPbsJvHjqkPVt
zh^3RXMYxVGO15sxG&puh!DH!^OfQYXH!*ty^;f5!-ePmV`_YaNy{DgdRxSSc%zXdK
zt9kB@36_34W47ts{(PtR>({KUyRvO&tx7AM6*5&%UthG#H8jxn{^k{PPp)}>Zf>w?
zX;xO&|9^jbROh|#3tiQ=@cOai{W6v@8e)b{x2>(WM&(|3pS?@&_{3c6qyInt7Gz*h
zVDNNt3~^fc_5a55=Y>VFSNFcSe(U!c)9~=GYx2%cPQAIQHK+0rTaRMP1A(>zP6>{J
z$-g-`V}yhz33xD7PM`i@g7+kMCk}yUk~zsa$<4Wy2d3#neqJ-JN-k@i)#H2Bd+q(U
z-?`=xFz?{8?=^4z>u-fFKX-HM>zXI;=3k4e&U<&_;^L!DjAG@7q7F!$e)=i4^^ik-
zz2bcHT<dt9U32}+CKm>+T-nK~cyyL&_H_MtJ4@4>Ys`17>(+Sn`hB?9thSpOW;W-e
zcNV2;O?~(F_3PK~U%!26=)3u1PNdpvt<t&q|8!4(iYc$k3cB1AwDOC#{(n)$MV*}=
z%T}M=9v7-No%isE7;(W;-_vQE)>psH_V4N0a{FzLp7@Wt{QUO^4jgD~W?#Sao7Da9
zOGD<}&e?i<X34G?z1!2aR(|Gw_Uu{I+iAHoU;0clc4O&vt1U>_5TU`NFDoY@F(Ihz
z*m2W!PrHwnt=?L5^V33A?^Rn@y<MWFuJ-HKuW34(z5V`EcI{fX@0XVE<;^$WT)7gm
zHR$c@_pS-M)-5%j8MgUm#ueSuUP~`AJgBN$8uaqryLVb*tsP4yyez3oTv@3!(L+V3
z(?#jypOVYo@xSu_|H@Rd+N=NY(VNF}7GAZSZ}s<<v0QsGtM>CVzJAufZyK`+giG95
z_L8-6W%lZ@^?zUQ|8-hCX5UZI^%Y0&-L2mDuQ$Kuk??<k_`)YoPTYADqq1~i=KSCN
z`W%Y)K23|x+xPRC^}8Scj@$n$cT{=RdrUk2XSV#$6Y<=Fe^0Xi`!db^{-)O_)j1Q^
z8Er2<-dDE#a@k$4t(%g6KX&hvV{Itk^Lc;$7iIa#y;)alzuzrCE_=V+c6x`!b04qR
z%S{@$b`~#Bd||wKbKA0`k9ihx2+G$!5wz#%c=5OX%fG9u!*cIbbSBOyzh7FuG9<`L
zjH|V}uHyZ+T>dtvGw05|y}A4Q!*+S52L3-c=gZpFypYYW|6P6WGyB!5zq{}MUibXB
zqey0tY1G@z%U_5a|1SvJP+FFI{gJ!Q<%})2mo3cS^JLQeORX=bpJTml?c?kFcTU@+
z3O!?A?VdwryK`rzZN6HSaeLd!l`pquU(dT+m1;KmV#(r*E6iu{_GYgvxn*)j;lup5
zit6*6WsYZVjXE3V{WwZ(_C{T8A*Bz^(fND7PVzR-+xO>F&`xQFB~!e-lpff;?49~!
z{o^_9i8roaFW+}`XQvA|F3;;}K7AS;SMcG2qtYo!R{a7-20`7!YKs&;F*Yb#r%&t)
zQe-&sL;sE>lak)AiR~N{7(^Hal^tBpo%y^}{dvut2Qsg()SW6a^HXHdQ0mlZXi#Ke
zI=8)8NlAersv}AyQ-$%FyfVX~R_{Yj+$(l)is(o^cPcRa&nw6@PmYK2;G%1X)D)Gt
zmZ~sq`1x2;K|P^Er;f8JV2Oml#J*pTZd$}AUJ3rJ|96M8)uBIT-*&us<-#IS&&0(b
z;&|kly?c-L`woT%W+n!AHkb4{ib0>|T$c0KPVaEx5#+Q`5-gqaq0{I1B_G|q1pi4T
zhrNt9-&|$1;C$UfZu9-Wu8J3w+ij06kPUnE-^cMm@wvxR>lUqBAH7|#=g{8j?>xM^
zox64y@3eV-$HXT{i|3ER2j9m(H$O1@_<#QE%8rN=&v`Gq9NFph^va2oCs(d~_pZon
z@?{fdhABZGCwXdK-E4ag626@-kDhlF|MQ>!=lJzK56!hUo9Y)BzqApojI-`xTKR1H
zCyz-REFuCwCw3``hW`^_@NDf^FwaWo-5x#`4hIIF30Ewwj?GzLd%S+-+IANgM-@>I
zhJXUA15FmCUG9DY$2}*_@9UbP)Npj6gtM#3{FAyZQC^x12Y$$S{ayYzyocFwNyr?f
zv;I;FhF2Pn>I->!&Uzno-r~3B`(JN<s`nIYxhOCsb!^bM61<=zL2(DOLxBJL3B|j(
zr35@D=<qGiP+aOXWr^SM@{bE1dGIqzC}}1%u$)jh_uqk0G3mkYu99_y8*&3gu0$;?
zvAndp{_oZGzrM!*ziEH^`977yUVnTJ8C)=#TPWAM@U4Zk{yvMYMURjBy}7@C|K&V>
zJ;_rkmsW;!WlJ&4$t#-gapcf}=P}P`Ei05`aoigwJzGNB)^u0W(Njg`Hw$wVCOI7u
zjj*q+KL!uf$_J~~M*n|WU;ipM|L5DZ8>^}=cdS^x<w9?R^FHhF`I&QM*PNLy+v&RU
znA6^%8ik8aZcPp>T!E9E#2)PYcG0<P-qKv22QNh(>{BI`mD-vbGXCWhcBizta4}3>
zbeT0=W}=}A)4?l$5*{rSVq`jaD4apblcnPTgQ%dPgNu`b(gSWup$n3a`(IDtIHAnS
zAfcYB<9G1U)-nk#$?JNW496xmNF3&9GFE%|rfJP`+kGo8&A(C;Qrh-o#!q98trh<s
zA1!#a@}vH)0Gse%f40u^`Y3j9*#sd$@uodL9m@>kin=Dp`LaynmfJSF$FMix`VH;+
zuh0DdoL>In=hxq&|1Y%Ll{o5WY`<+kf1=8~%NEyT&QA_}!d@rB^0Y`ZTw}+&)l+=Z
zH@)<^b)od!&UKkQ6Q}I@@WJlmpSB<_L03l!R!4z0MS-YkTWf9>?7Z{VqAx`2pYTk>
zkS>YpxWAUOf3PO^cxoEYJoEWY{S8PdF)uxAedOm`*Y}pCm6g?G^+-xoeSSOduipj>
zEvvt#|DLUUr4&;!&Gu`~o-F=((?V_EE_(ilG4rFBU4+P^Iqy~dy*G*JE{d?3wEUR=
z0WrVE4zBszW_<k8ApT!n(4ejR)P#9uA3yiae;AzJF<t#p@bcE9>drmR2aNCCy8P^?
z&FB3Uca`RSU3K~R9J|9Wnbx&V|C9dt{Im6SyL68QH`|1JSFlI8|CrRlAQEuQOYzYr
z(bIN+Chq??nZN$S&n?P{IxpL&{+OAuD{l2QpJ4WezSmQC?Yi{x%#9l}<bUkUIkqK7
z(Dh^6RIif;9Y!<1Y_@%Jq?mJ&h*FmlLjn({0*{iSlls)6oc8Ql&#Qvm+7g+PL|k`G
zo6@27@Aag*2uSGE?JTi+8@qen8<W?GDu+A@+E^CUWi|KyEUo%%c<NC^%d^L`THAue
ze@(ACA7aYH^xzMNKYIiN!@)&9?Edw!U*ZZb1~U}g+xzOg^WQnAHTAx{>8_Wv{k=8a
zzUlu>#&nq$9zjRXrLWtTWio6idwc8Y`Nh2)=O_GGG~>t22|?3xmj-EGHkcUtTubzP
z@#j{X=P}P?G(>;Qn=;Ap$_}@xpq8l?!q-iFuS+J+DPB4y)l;)&-RoKFx-}*lIUTcn
z-sPb=^UuX8kUD+h4|{j5sr!DtT0Q@5po-9bmPz{;`++jC36Ha;>Qay8m)h2q$M7>)
z&Fy>r+fhKEVO{pN$wfgcL$to;^qYUYqtrU*eX55_>x7_5v;K1nDY}TbdI>roGwoI6
zDqL89eG=3b5cPcjk{gO2jXM{eFgP2wcp<~7r9o!1bGJt=ORUIaXRt_?y3WYZ!F2z7
z%=NN4>6J%1p9{Hqc}o7+H=)b$$sFmnM2THfgcw>nJT#BA9)0L(ycJd~C{6U3^HlP6
zduvbOIaiU=7;y%j%S;URA1srn<<4&7<e2xmEz!fPuvhu<$`G%|Ha$v;EJ|LAHuuGq
zHtC)=(A8Y>dY2Q|@r|<TqHGIa@9No{W45|bm!oFsl(!a*@8{>Q*p{oUbiP#b`J9ag
zJuN+(ZpsL-Bnq(X%Z%EY<L8pNHm+M~;@PK%6a<1&jCU&VM4b)OdMYqc$%x1K`q#46
zHw*XXsNIg$3te^f^V#Oy$gfpvA6LCBiQ*D;OH_>KILyHy&}eA3zkk`3Ag<eGJC<oK
zz2j%SE=TLh=b16<u4eq$r@!<{=~>UEmX94JD(3dRwfGoPe2&q<B~YR*P$Y61D?^Z$
z{fDI@H+`;|tTo``y_->fD^cLaw%i%Z1eADcm<)QKM`v$$QJUDH`ga4U4F_(@Jztu>
zhEF?h_Ib<aJx4XCCQ7tf#xHkv2s%+w%(!m$oX=sa*G@_4(N-07xLl%i!DL;w&D@hp
z2@Z8?vkP;qdltDZ4%85lIiAS#S7C*jR-#C%v1ISY2R4s0x6N{tU}z8sy1ZlE%Z>$w
zYj5TpVK+F&xZrMHYobc)l~P^?k%>Y<S}QZ7)MlStV%+OCm(fGf;`vLTYX&~&Oa14_
zoJ`yFd{5r)t4SSgiCMGeolR3#yyM3%8N7s{fzeCT|9!}U%&N^duautMHn(P9zzK0B
zP21~pC8YI5xWyJtnpEiL#kq9J1crtlPerEtlby5}&dpc{ihNDe*m9lITh8p*cC_?v
z-|cfxKLv3_+&B?@+2q`u9S6S|f4!&<4;xUb`m@J2S#sL@%2~^fN}GFW@*eK^KKY7?
zEW;uVrKJoV#lDwI4;xG{6ztUCVr<ZT<9JL$zjW%XwQ0NWrZH@L+!E;G^0K6=tW0h4
zxfgAUN(*1lN{tNaI{9+t=Ty&WnOd$V0<K#y3N$Xu{`hY}kY<pPTqw(d36?KS7$kP_
zxd<jRC@j+8Xs+;`JVmLi<@xVcC&hS;0^ixQW;LDJ`Fvr3&Z{}Q_vyEOu<;jER7#)o
z@Q@j|Lzf71PxeZQ<V1-QtGOCoImbK8lNAD#x~2pLt-O4CeMzjbZugX=p2Bs?kC&(z
zoipt%mSZbSP#3spz$56&kZ_xiL847?f1x5v|LOxs0rByUfQ+TlzbETL_Oc}^Fq*J9
zK7Si~w&0&8>jAM^+hptg73EHgxbL~YcgpOp+rMP<wyV)LGcMOvt^6a&?8d+<AT-0`
zf9;<IDi1j18kM{ZSr{Dsd7r&WJd(`KsnW3bMP^~6@R7oQAv+90m^wIoSR5S~r0l+m
z*wy--n>WAVz=7p*J&(+n9ysu`JZsM0k53L=uke+v|0P+u@I=+`;OK1`=RR-t{%Sle
z(RJd4pr&=7TOGVQPVhHbI81apQtI&eAa7Fm!V9lTZsi`GAi0duB~ZlBfgxl2?Vzrt
zmC^#smMv=tS$QWnQcUp2zV%biq-@eWo@q9FbMe&AsS&L;3m@-_xy%#$y(ZrCq(rcn
zprhVw*9MEUO*z(a$Hh4{7j+b$vzQ*#miXZJzSmWIZTB)<c(+BmmyJPT!LhAAR<-*o
zKiKN0=m<G!zGP=~W@%91d9<XnSg)1iaK^u5&MXZU&yssu6Hf^6UN$(hD9G!&$=nm{
z0`v5zUU7IlOYD2tc?&)!j+HGU3=JJ0lg?~=Z_Hpll}Tyc$E0mHa!hlp_tok0ICrk-
zSR(N8)?rX`1$WLSde}s}$<?3v-yVIOPxj6A9V|Hl6<*IIxH*qlURFP{Zbz%mA{8bE
z#|6p;N0zDZ9(1@M<}TM^y7F9Y?vY}%MWOazZ*D#xkn-aSx1eO;pZi6MyMkDR92hm2
z9L^|pR%8ar2r@7nka6U56g=?qOYTD<z5oXX2DT;^0TK5=mlGnItO-iLEaacKvgidi
zDk^y??aSEkG22;*p+MqO>&Ngbi?;uqzc2fUPSbi00bQ1e9Z4(!E>jp3Co*jiIBSvR
z!Xu)1hCNhBLE!;|+PU~{h8Tt@j+YDv)H5`SBwjHjDdu%AURP11(#SNyMM$vY6OTB*
zzEYOfES78EZ(Yy*HTQp_-TQCR)yIA%7M@$Ik!3PFZ~5ZaRd(}@eZ08@^@}G5X(_e!
z6u0#lx~$8*96Wh$nfmPWqFk;DU6beb-S)J6nWJ{LWbf6SbLY-^Df(PC@HuUyyRJ}E
z<@%48Y|+oN%Z1t;w?>^#-5k4g((B5g6BQHZzOVinW5;v2vy=1K&jSY-7<~MF(>7PS
zb}1?)#cWyndRNe?&wEO=&RS+~y(PQ-?9Q~AYD)9o@9Ir+ejKGWcbhJ^Aftnqs>_qA
zb*VSEr3y}zXHn`B2)zC^YVWkODZzcho{=+GU&+4e!NFjlt3B86X;J0vO$-V=hYfm`
z^jKVf9DVnD?fLJP&tH~UP4%i=cii&z4!v}psa~PkSN)FbmWpO?t=bvmxBRlBK*hY%
zJJ}c#1ypRW3wIv*9D0dg8(ae%(Qj3^|2^|%{jVnzj!7h~Sh4Pe%LxM(2Kft&v-(5C
z>RBC*bZDp)NN6o$2+*3EropJPK*@>WTtM`RNsq2G9C$R@=INW|V)Dhun*HTH*DUK$
zHg5dVs^H0};qck!@q31COMHyej7n5fEtLX8&$9bJmpFV#L3JYg3gJQ)e?jLpo=*#&
zDQug%NwT<M7MDrex)6p320j~qe)e$jzc?pE(`E9;2_bA3T_zaJH<_Cp^<vLweixwz
zWu`!e8-b^szH|ol6e>6-7`Z4haBzq)IEOGeX{PvSq$-|jopUi^1tUXX%L+k8hh~MK
zBZ8ZFEYHnvf0QrQt0K3KX@v)q3)>L}69=*NZ=Ga#7w@~8eeLgGdyBia|F2qq+4(|p
z_2HsRFN2lUzsXxftPSy6`f1hG)m6cnhYb!Hgm^JBr1uo^xir3aooG?@<;ImODhxXD
z`|fO$jlKT(kd?E!%yCJ}(pLxB<t;3Wj3%FCI`HMnl@FVi{;mC+eSK~0rj*X0th_wG
z>sw>=<XN7-d$}+B`n#yLR$Ed|Y|&9vT6$uOkCN6C?#q{r+4*E7WUZ&3e=1m*adOhX
ze~q{E_wT)#(~>CBGV%GYZMo@2nG7eMcP|aPerf6Hs_I>`$1}G|G0ZrdcKhu&%k{rM
z9PTf%%GGR{^5plt#95lh!(62GcI^l_G2Kh`cHyJaRu_e-uU@|USX2Mx%F2ruH-6lB
zF>0+^i^DMi!|7*vcyuCnmF!r*|GtqgL&4q?WpAR^nweRd+1b6@HMeHphN7okC0e?v
zDN!#=ta78pp5L0N?9L}=HKiyh=+xEKVS18sYD(uyFB@4tpP{4f11*?TggVpDZ<N2Y
z^YOL*_*t8rm84HNytpPI(AprQ!75U2+Gf0uDZ|Bz!P!BHErBVNLy5`nfI}qD)*su?
zww`g-t$J%&wBo2gBg4GqXP&;9s57UX*=30n)42;w7bK08*jzpu%=@Rs#4$yy(2XG|
za2BHgXM;|9SI1FBK^xuR$qaKk7^1pzSeh5E*KnB9CDGs~GF{Epi}A3|amj^QPU{Rz
zWf>Th7}ySUIw`q6VfIkvY>;49=+o#pH}Ue^zjfkg?ay9!7GyA4s>Co`S#yGm5CemV
zp!*aTT_xrVELqyCJT2EG&oWk!nr?EyP{CmlhXeD44wZ&BtMG+K3xZBe*s!LsBY4}7
z;7EziD2cTUJRXdK><@Z06&O-n988vExAV!(_}5&1|I1GOg4q2Jq`&NZC3$*7nwomQ
zyu4+}hXt>9P0M|~>zE~fO}v+AdvMHUiR46qvY7L4OZsH(txPRbBg4we`56=zO<|H$
zU)m>Qx8wbRgEL>w+_!IE>FaCapKgY&{`_DYd-?gdd1kMro_kN@kzDp}*Sy3z+xfCf
z-h`};I-j!1rJ-jsho`2d%ig%#U!SaVX6H{Wo|&|<yQ4|r#Pg!X$;o-kldTJ9u{m{A
z%$e$y`{aqo;)`cuic1#;e6R`c&{&sdwY+NWwH&j@fm?6qp58WfkpV~9`^ruG>lK6+
z?cN=IeamI-MBmd^RbO5R``Z}W*`2dIpJseBhmB#@+H-eemWHi9f9~9xn4L)(Cnrqy
zdp&Div0U53nAE(KCoXHl-oJmZJ^gf$C&Pm|$LD_S4A~lFTlZ$hV+)20SFc{Ze*e5F
zub{<a2ZgC#r-Ts=mq(F;m3bdd`p3-P#E>!TfSUtDc%XNnIlIdj(X-zztrm-LELeKN
zamIuz0*j<NOZ#HOSBZMH2?!RZSS@ONV320?Ou^#E7pujWJI_>h^>aKp)AIVwrxmX3
zIj>7PPB=_^7&XmUHjqgph_!cihm?`5M%+7*>p@Sh$G`caf3x(yt?2r%i^TT_nZE9S
zU$J9Fp=XMriG;C0sS>Zox(cbzlxd%L30R)<UTxOM#V2>mSh$Vp#ipXj?Q<5~EnFh?
z_15nt5lIrEvTnEQVqZm`vku~$<<>acdQX_G(BY+XPJ3v+GB-}X`pQK>Z|fPmx$|d+
z&W-KdmhrFFl|_KbXhFvct<)~VG||te!(D%upF7d;xMtb3r)!REIqt+SI5nh8;YrD&
zi&0OP2xKe|IO|dJvPzYU-S=|Zn+4DJ?kM+Nc-}E~epS(T7Y!d5|B2@!CN@TyycL=d
zGH3clp}B{HcPcY6Y_f1_`MT`kT#LFV((%#1+sy5n%inK)EqQuFpR9f1rz<DUoY|6U
z{W8RA?kNt%XIfKZ^w=3baygx|WN3AKuq#ibEm7p<u5*^=puW+8?^7m~X_dZsxOlR#
zu(Wwx(aqG^JcnPD+;Q6YWu5Qzy1&`+wiO=|76!a|{aX7Ox778=ht?JMwRcRJG;5iq
zrn}3;<thvunsRk7CeF1kx9Y1s%&Whv;&5BpZrh?yDO<x#OO$U<kKCU2cGJ_-6Biyc
z)jWFU%b9Pow~rrFKX%M5JuOY<c&5qhxnbU#R`K?l=Rb2DJ#?(wd|ljLDTbB~tGVZ1
zy!es3z1E*=rf0g$aZgJ#qjLh5$?W_xH+Gl5-}w0W=9y<iqu1@o`TTTRrs*tR)u;FN
z{{HsvuJroKE2WF~@4vt4?GG)E6(XLRN{Wj#xSAV^=XTg^7tXi1k+t3S{ASSf%8rZH
z={{XQ<S*u#a<@K0?Sni@H?O;2yV=<IuGD3QDv2J>R70J@G$js(-W4lXbU&UMDJ00?
z<DS&IaH*im^V7V=4{Gb5t%;PHZ#H8_PVN7B$Nc4NBw6PLnJqdzL6>hH!#SSK=k)BF
zKC8qOge_rZV95Xd-2bD`w569sCKmmD#>`*I|7V3!WeAf*PoWYoL!*FV-1Qs3pKZ@t
zy6N+WZM&X}-T!i|Am`AXpB)Sa0;Mj@3URs}426-?+B{s;l53f>H?6PDwJ1_5{&Ik)
zWqrlZ)w}NfQB&yB3cb>^Zhd|ApNsO}zOCQ!D_MR`-RIrz`-^Yy3#;{3GyOAf|CQgr
z-}e98X%?Wj@9EhpL-ro#kGEvMUz+~k_V9$cdka3*^dC9R%xJ>E$I>Cy(5G`;^7T9Y
zeP7pJJ>RhR{ly)u5gtnfuV0V<{mQ;-_KJ|LL7XB#)cwEKys6i{xySVXtNSbJzkjnW
zuiq@x**)jXEdINzM7dk<|9>mIb@KFmZ)-a?e0d?b{;Hv1^a6nnX1#g!DoQL%mfMNg
zWN#5<NSEN+`dvG|&Mq}VJf>&zY4Ik53njMGPkU=BD^A!LwfEoO_xBTLUMsyG8?RG#
zHS22HYRT4zlMXtzX&kz+DcAS%tlqW>i=tNEDZBl))v561rH4Lh%^Z2V?`E0isvngw
z=Xw0(#7P4lc6Rm&3k3qp%Pr@h_wDJ|k2IR&wbXx})zzG>Eg@&q{w`nBncVZTjgjGP
znKh5I`qXdD4?1P7zrVe`yXxyI>HIy0v(NhY`kT)_o3t=MM}#+c{h81yi$b(gBezZV
zl5D$q`Fi=|Uj5RXXfM$p|9%{CSr`zpIn8%zl<oae+2bq2RxRnsp7s1U!-TWX^mb+Z
zHN74q>~`_n+y3P;(VCN-S{m=aEcy2KcKMGF50`qk=hvL{4qG29{Nvx7Hzj(rm7BzK
zDi6Mn|Nrai>gz`=!|(j<VrZMjV>+AH{=@n^yQUhJ-LL%~mTjuI_~XYydybsja`N)_
z6)zsNb?d)-r4=#l=?yVKm%t;I-G>Z>76rW7b>X}%xLpeA&Yb7?eR8g?l=G1W1qPks
zX^uS|91|Hej$CG(#w5VPWT5hav!+ROSsz2wf$&#-S*FEDMXT-~kp2H}ruzH6%3Bj7
z@5}Emez(ha_fCtJBKG!^Q&%sW#{Y(u#lf|N|A#$;yrAG$|8Fe!_wA|n)98P2@Phrk
z^9mBCP3zB^`lqxV-L*RXSNQ#lFKTMnZF7HEn6%iXe`lRTfS{KUN0XT%vxQ{Ot=Ffo
zuCLF3cKQD+-#4!+PkS4$|97@+$u=cdkDq##SC8rIO{`Bpr`W*u;bs56*WaS=uP%QT
zerwsx^~>}(O_!=-E1Z4!8(+D5wElck-#!hFN7vpTmRikK*`E0A@7eaqtOZ}6=JRJ2
z#2!=JANli*`uF|ch5c*Z+tq%4rMkUt$C<*aPct^^-2c5V+DKvD*(LJtd{gz_2fYn$
zPdj#`bLKHwYjyiCtsA5N)mT|w`~7?Uz89~;&vHmE&z4aLFwuK><I}^~>G?M{|NPX!
z*2n&4Vqdw!h5hjb?_ww2)>mB<VVNbqFFJS0LK8u^e)ou7Z@9vuR`T*KzqWKc|1T*A
zwu8(wgg<$RyzssdxAj$a_53*%|EH_lfB1jR{`=C6ug>g$^E<4ndE)=C_ibK2p0d6-
zZQ3&Z*rrD-dLITg=l?%7eeKiLUh+RC+s@tQ6tn1~NCJz%!9Nz37w3eCt}JO&V^S1y
zaCo3u#27p4Ja?&!U&xae^JQM1Ib(Oa{EzYTrq>&!zRt>wntJNalP4)VW6Uh>Z!LcQ
zP1d@tz5Uv{SniJM@9#d=?2gb`7W~pHbz1S<%sn?VrkuXJGv*(={f~nSo!PIijW0hs
zH9V)j=J$~wEw8Iy=3Kk*)uW?qb>#Z%tsReA%YMe(`@Co7%$sSecNQJxQcR7npWo5)
zde`5-%&krv@8&H(cX{?5qqP%Xd7k_E;DE!@sJXLd&6+#!=HA~YpPrun{p(lpZr0PA
zBo~PYF)W#~EK$kGo+In46vL7^Cf9eQ&f>Xw=1hq|%WU)bYq#(7Gn}|_;J|^Oul8@c
zxn|0#ExLyda!z03Reoo`wdUrg$LfApUiT_==-htPbF)u*>6)wAZHXn*tBYFqBuexc
zKK<RB)|?&VBFK=s>1K?cxLe}xn>wYXJLes@d@fa<b9>|5cSSe9|CuPP93Hcgl|knA
zO7mCl{c@XivVU$`TK(<a-V5i=kusZocv2bLgP88?=dL!qJR@53v8}`*^PJ8)#)ce|
z^0&8sJ~-SP@FRTxQ(f=&_WaqqAJ5IN`Mat7U%Z0hEIZZ}{{If%Z!!7#O~01Y^zW1G
z{D}g8|30_l?~&d8vj5hqPi^Px`dViEm}{@=^sT<`wRFa;hd+)i(7hcl16vEgbKTeX
z-wXNwVvhGd%sk(AIe5{<2b#M-@&B(*tGeXqqqvhryS?qu$BR23yYDOiZ@cu=!t#9|
ztdcWcbUeR1;icS<-}TpwR@^zc|JH}N(A9G)&i<}dz4!BB|BIu4UPRy5cKjGLu|>os
zb>7dt_WuumSt>nM{^Ydq{jdL>TwkNM*?_ZoS>568xD`{o-kz`B>@_thhJWkdjTb%U
zaRf1Idou)NpEFf)T~fE{^F(d4+_QZ9e!MslyMEWtsZrqv|KIyts(EYf%#GFiFPxW5
z+CPEGb4AtO`0cZdP8G7b@EvL^|5Nu*HG0bR#F<Xn>88cM=id94pMR_7?CJa8*#Z)?
zk9U4~=FJ{m^fmoo>YI<b&b#*hoV$N|^~2JCCzjj`b`#!p+SV-D;lb$)J)zpRbzi?T
z9{6w}$n+aWMzH&#n=cjS%z9nX?$5BM?&dP-{ktC@zkctJ6hp<M==itn42zC`e}CV|
zYTmw@zpAf)9a$o+(Dn1#AC@;OReS9p|6R<$=6iYWJkQeU^>O8&^{=sBPrUl7^qhoJ
z)~sos=~-J}ojB3)e3!KTy&IQrbGtYSv^Yw%EquN6Y}joBUX}?#+pOPCR(E$h?lw2%
z)vVR)U%q=M=yYY3>HY6Z1m2b%|7>%ta%YH?j7*N{tli(=%$z;@bjqgIq=nm;hYQNu
z6l}Pe!N<#Mz0KCvRI<gfd}YbLLbk^HmoEpe4egV+_j76Ilil^*{rk&Z`yMX(dOBQ3
zd+P4o(@ZW5K}(i|tPQi~VLp6;`=^s)e1Qymht2u7JKoN_w{NO;xae-LIUD_!U(PUD
ztYLM()ZN`Zdux^i%g28WvzBd*I-9k0(z&$71}SqSmz|UBc6qY%-HDHnH*YSU=~Grw
zv0{S0flF^T!-b41yoWgsdk9Y5)pa!K;M*OWr>>e}#8GqoZAOf_@99lzQcq8tdMcKk
zU$(^7eD=wu#y5l2{benSmaLA5slUi3*vb93Mi??T1nP-=EOt#~V9>cYjn9$!l7Iw*
zdkVwn|4K#-yoPmQ?gkA!EG!RPgcdILNS2!5a`|WP>h=HMo{p=yxph6Knrfc?&$g}8
zb$<4m|32>i|9$wKFB|#)Ox&Bb<NLM!d)8jE_;dCBf_bLvD{n^B39OMbIJL8UUtxH-
zr}mUPf7|6hr3J08ZjST2`)k_uegCJ;UVL-no$hTsdG{>Dc4aKOH}$Jr{hHG6{LMF4
z?h4U$Wm%vom(Tj_!mfj}@BiAi{qM)K^`EEDDAJPuea33}hqGZ%57z%!U0?q<`(5qz
z_VWJTE5VW`*It~MIn!vGj(hdZElyoCvRrjDUrqn(_3hMZ`M<}u-}}CL|F@;(f7b0U
zPWK22HBk$3c9hEa>^hxk!>MiTx4k$U_zq5)Aol3>{vS(M-~U%OXI<T=X8ETad*^KZ
z_wx5ei>dejcKv?c`$>C!vq^US<A;jQ_M&Z%9cTQX`(6L%qx&<Tu9Lr4f4;Gn|Lmy(
zzY`lhj;#J@S8)7z-S@le_x|R$FL{#xf9H=!3*XF+XHa+&aXThz)sDwg>wov(tpB^J
zIPhTI)oYrWQ|dnNpB`6yc%^&Z|AX%Tw)}gmuc`mxk3a`QNZ;nE({8TMe)uuV;_}X{
zpQ(qp|INLBzy1U3`+s|%ZmUfWnDMWEU&{Iu&;H&1dUapTOI~xf<g>5(zis1GYvGzw
zwB3FsQ|{wUzMAKpm=rECn9PZf;dCjyzTu~=XrkS^uJ`hFzto&r8UzZIc$yFVJ$nC%
zy}Eczd+LiS5!a_h+ZRed7EZps&Gt&(_U(ClU!7XLF3;puqJ&u2(V(3oZHms<?%!Wu
zEZ4d)XiN6<b?RkyfhV4Ciz!Uidb&eaT#);yQ~Ay{FRNCEo=!3LZl7)zy;e7Rn@eED
ziwh4uT(YmP(VcqQ*4EZP=YHX*D<^9d_viiH6`~co`g(BR+LvqxcG~mY=ihX*=h)Ym
zGiO#UHZ-<Pl{&U`ww|;^Oj6Xem9M)zyfl|GFkFeSn)|8NUo&f4)VkMNn$c^+9<W=N
z*-bo~W){0Ev!EcrWn!L0-`gGYq_@wtinf~jvgFpf=jYFzja-&GqwUz&5UtwhbIZ+U
zuYI`Gd1XixXd8<9lYh+YHrJ))q+Y#!d$nZm)tr<~mg_Q4eHS$7a$1)e8ykCc-K8s6
zzPvfJCCKaXEO{0Ng{2dM`1p8CUiG@m)u!Cv#~i(W&!z8sl8^WOY_vBph&b_dNr?Eb
zpK73d2&w2Ei9dXE@8R>?<{#Fiz0y_Go~W_h=wows+~=yGhFy_A@6`YK(V1%=^S|iI
z*Kf-F-jmLTX-i07KV7T+yIubNzT~&jb=H3mNry3q@V~Pz%u2bt%Uf^X522fRZ~vS;
zyssxHe2>GK(ElHz@3S#**+j1A=hIzzPKTM{{fUk8_v?1|W*A?2WZK{0a-_jiaKXCg
z@n4H}AK&+Vo^{$Wc?pwZmkmGLrpJAs$8U7Gqbhc;^x4LPzc$u32c2@;d`mL7v%`|F
z$WA%x>0ADv>hWb)^Y0ct&Hfkt^_=|HeIK_zuG?|RtXoRBOJ$J~D?{)-AN}*$H{NJ0
z<*+#PV}89&%=P`hzTf+BaR2Wg7hkVaJ0k1<=7yDFA|L<$cc$jEw_ToLXQ}Nbxyf$s
zT#i4=|9^D;nLPc(_Psxjn(ujY<yoh?{Qqf(Bjy!4Ff?he-}7jD-Dh79?bOr3>!#nX
z$lU+zNMgX^i+AEIw>~;}OJUFA01cVEb9<I-muAS@{rB7B_V4>XOx@o#>)8!61rMgq
z8HpBRoNxch*L?cTZ<+c0Qg>C{Kk@n=tN44<_kTZf<=^4o(=}50^!C2nl`Xij^8DVG
z2U<!;>a2~6|77e7OZD?oc2Zz#u>ZTx;_<)6<$XSknu|VvOZcT)a!@kNZ2IR~c@C|q
zH{0c^eq1>@`SrE6(L0M&l~@|@zub{1;GuZf;EHMAiyw(6EY^o;{r>(w+e9in@8+hg
zqg@+2IT<((2M8)AyNI+fzBagQ;4foe_wlGSV?y4#P37O`T?}5lG-&1a?fFlhc*N(w
z7Y)yO`SxwDne^Y<+GVM8E$ZIX>^;eQSwdcZ|EE)HZ{~b!WPkU4?}JqHyH_sXUi{KZ
zkTp<c=@ch{hGVA3cIHWJjrx1??rwg0OA~A3?jA#z*z2tVwY7Wu9v`XJ(F!{2w)k$|
z_b*@OeBQM!S#i<2!gCVO&lFo5UpDr+TxP%1dj9$Ri2VnzeC-ohmils+oa@BYnJYt1
z8JsoXv7XzPd9y8XiHx*>hi2OhujQ9t`iQu`^^<1cxg6r+awTtj>~-Jt&9#4Pch)2x
z|8_ilUCg_k_s+a|^T6T%0f%~(sUe<iQ$aKI(B7ABqKu;eV*>+=5?c!c*SWpca)L+a
z9`e`Mh|bHHw}`ED%5|Zu$M!|r=k=dE*BQ0qO3~#7%iM#cnx8I8lPDEE=cRr6dCmHQ
zB|$&m^_`iv^xN(GHs62dFH<|VX8+%<q2_x-TyI|bcT3Ur)bwAg{-oD`U#on)|J&5l
zBCd~@tA&4g;^=njd(j+g9%m({0tqPxy9U$CNvABoY@eS|I!k}&_sjab9{p1Omizng
z;`bHTtBdrjKE6rcSN34x?>pu9D=wdo<I|eMx43)C$skw%!f?$XsTWbcCw9sGUH|>>
zM_=>3C9W&2%ingty(<27&ud@FC+decxIfoj`Q?_*iGb@{yE3+TcpW%6r}le@sm&i|
zi%F8ZJ{ILIH!wE1F0uRAl~?zx6CU`-*M5}0$K<p7@#pwGPRR}?S{jdE#Lu)@cDL};
z+0)&t_FTKQqw3`3vhGDD-OKM*ysp0QZM5hA)O>3r+n?8d+vgWWJFd`rte~{_UR2hs
zyJx0sejKAb*I0KoW9!}6o3m2eHYclSh<E&$e2LS-X`b<Mtr+oLx6{@3&z7uY^~sRD
zyk+;g^IJ^X&K|Fyv-{Vt)$!j~uVB5$zrD2hoz~R}Ue2eiCA%ELtnC)GB`CPLbTu@X
z%;4X`;BfZ)4EL4K>OVi{uo6^Y5L7&7e#7guO}X-tct7zuiAQs<EMK<#+uOV5wzhkJ
zemWZ-w>6Z*(9&+5WLxs>b<Zp3&GuWKd%MhfZrW;A2KRos%O!80>R10f)+^1KuweiG
zt68(Btz7cOCjRmkCp&qzgIBJ&?3=Lu>Z;3^FK>IiCU(Ex?33GWt(`bo`Ks5|ZEK>|
z#%Yvg#!UBO-FM!?{=P-2uX=;9dS7pUzwC|j1D=*F1{MYemZq}doLWIkRFZA#-1j~A
z(&ULfy~NmMNw(DUS<5o#z3-hTC2MQCtL*JA-|2CaPCm6rz8UkbrZl2a-egv9^6~zw
z(!9OdZ~dx4o7T6ao}M1JrS9*s-sx^ZUW!XZ3RmmgE@V*Pa#j)uniw>v_;%SLgC|nY
z=M*0^ImhVWby9+v;k1e6bI_TZ91K6562GpR`u$$@`;Ci_N52(gSQoi>TZGP*+q%c*
z`B!Fx*HeO<eKztRa>Nn>-}<~+voHMf{liX6MC+Yh7@8OaZpU@(S~q?7`}=>7xUQVi
zb|Lr0W5*d*A2Pl@S)Z~kuk!8d_}q23vUKJ1>^^*W_;F(B&7L)9K7L^nb!{)VF*7pU
zC8e;n(E07U*xSp$&Ek=c|C{ye(f^OT%K!d*GjHzBr0}ZGPk-Be_3yX)U|`^KE-J``
zb&196i>53B9c%&d`RjAc1UJ4j&Hw!;J^tsk?ce_Yb^m+6-oLm?iG2k>@7hB1%geld
zm0NqPd)T*HvR^BEy>!;AhLBAcW0KO?<9~cAzrUmE{=2*CemyaJRto!_-!jEYj;->X
zsf%mC`fKeB)7D3B&py9bDzN|D?*EURw=Y?9taf=&wE5C&-%qAxFS84K7NN+o&0cG^
z`KKhV*6Qc6-(wwB86v(%zu)u8b#`3oiw*Z~Pu-U?HD|}aeYNd>&TUAnV98{05T3HW
z<62zp+g~B~PLzcnbJsa{;neA{)30~P2r^tSm@)O$w&1nD-){~tz5C}_^qpSw8K<WO
ziG*owuI-Q#bk5L_dZ6<;dV9{vb+=|+E}s7K#NTV{YM1-X^H9E~{BiR8+V8#5>kQd`
zO?}>euOjx8PWr-t;)Ty+igt$Suv``{)#UD(=}_Edl)mMl)$_m1{&(#Q8%)<K1S~oF
z{q|=j*g8D3*>g5dR#yJaFH<1%`;zbMU0kg*XJ*>-@H&^<=9iV3%|5FeZM7y-ioqqY
z;>(ALi;wqBJ^j>M@2<wuS@ULY)A9BSU2h)s)^BCR8S$cB>z)@`p5FHP=AFg;HoKCK
z3qLJ-*{Z+i-=l8*b7{pleXbS0*|>4z$(1XoJQm?PTDJP>uDtM-DobsiTky-<`7kVA
ze(aEeM2yjmtnJIw(@x#JJ8RwX+Fybb4bMp&J9wc}SluM{{-)H^Td&7$FMNE=TYqQC
z)m5R|;p=p!@3wp_Ec|$FnD+G3mVL5p3qy?ZVoJANym&Ef@x>go<;#|76&HVvS{t|C
z+V9n*Ug_)WVrTm;Pft$|epw>G;^eY;@#48<#|_Rl{;NB^t@DHdk0#4=8xCh@bBpJJ
zBEG)9{e8V@Ml-w3atf?vk9+p^_xt<$^YiiW@$o1udTf!L{CM8`bLYammagL!k58Fp
zrts$OX7jE?3l}b27o=Ht+Qr4?&!3y|N)tW)Y=SOM^uM{=4BDWJG^zcN@cg7YFAD>Q
z;A4TNgn#bSH`h1Kv~OTwFkz85P~z%f*f4$J?s9(XGL@r|6BET0*MFR)RPo~Y#TOl)
zn^rISnD+Mae9M~e*MH~y{xrpxz2C#v)!6vjVtz}V2gX;=-D7^6|8E2P>(ytzO#I0F
z=U}c&R8@tlN5;L+kI!w({kvjgl)I0Q`*OFgUH4Xhlu5T@V9a0$WNw<snR`81F64}Q
zS@!Q^i#iJr8{Kh#H%auuDZWbMFDDi!Z4!H9do9cN>E_h(`-=7V&3FUf@A&s|@~wM!
z4eYYl#D*3bJ)OEb`~SzM-^}fEm9z_&DMxV#1}-(cy}eF%X4;O|h4VQW=K7h=nrAR=
z{bIkZUk~)xeYsw5$Z|x$mx1T?zlx=wZ!|vpyZgvFVQ*hqf!hx?_-i7$7q9gDebM=9
z{ohY3oBOvd-DK&noW&uuxU>45v1^?6)8@JS)$Pmn=G!xD7QVCL&&*l-UQY;|nJnPB
zc6H_N{zWT4zPQ2}$A3|;MOk?6Z+V{V&>J6jT>Ql7pkTH%<-{8k@nSuH$+zldruBa&
zE6@LD#J)jdnkDzKXLDAD{qD3~D{mVjYnf7b@9c)#7j%8&KSt+wq^YUD|KaCyM9`N-
z{DOlDQ>zB2$fg~cvzT5moY>LC&&X-Qvadkgv!QE(Fhlsh=k-Q!o49Apo2~aFx8U5)
zWu;c@-v4}A^6JON$L)NwLV;6?g4Vsin!UAZ?XoFVPbSWnXfwQUe|O&9U)A+L4yP@?
zcl+|*+TVQlKTABeUdqsrw)x_U>wNN-L2E-d-+c3{``Y)C?{g$1Z`OZU5LEQnRa{p#
zE^2k?=9zCkd?;8Ob-DEKhl$GU{Bmc+x%S%HCQ59J^1W<u-qP=|!K<xN;VWM+HNO|3
zHT~Vb*Y9krzt{b~eZTVa?0YN>J%$cF^?MbUE(wv{emQUJthHr(!$KLRWpYYRT$Hr1
z;OEoXhYTzV9vt}c<;<t2r-N6PNU%JgJ%8rS$m4}!>*H)qZ02}b3MW7Ae_x@*@yDPi
zYiripxP0^3&dtpX0zc}^CQAoD-uJvMF=6J?iiE@m%ncmQr%fhq^l<6&cs$4Wm_+v0
z+eecw8t@$7=6kuPMM1T?x@ww^q)pkI8B>bh&N6)&5~Y=zl@`>F+~_m4HQ%%1Z|nK_
zH<`P|g4P(%lGknHa4-uHJ&<<h*@m~P<1@K-YNn<O%;HjMV4L7NWAc|9fBQ4}ZMGfT
zWV1-nKH}*OwSdW4?EAm$EVPfvob9~p+l#r|d#nEW{`85Sbk^B1>-z~#!=goUZer<X
z&#jUgH&3j7Kd;xtFWELG+e=Y&si29ALe+<P?>!jU85z<JWt82%D|j*L^n)JXzdy7W
zf9F{Ca9x&j-RpVM-AC=_*1y+||FUF{-E>WZKi{7358Lu3ZW(LRmy`Yfb{?&mo>=la
zs&QjqkmX!+6-%Dj26uj${a;Q@Jag@J)%zXY=VfMcEq-fXXS4ic->%O~o@*bmynp*b
z>?9Yv#={>r{;tbW{M^aarpIV;F}GjNP~Li*>1;j`O$J93(ax>YW+n?TF$t*Os>^t{
z&UX7UliUMlv+Zx*T${}-B|i7!{F>((^RjEDyo+ld+_!tGUD}y@)^q3QdDbuAy?@=o
z5pe%+gu^SX<4z3B86MA<w=DX-y)+~Gub-q=sBqEB%#y-)20a}uLH&2W+Adt7?7Ba3
zje*Jh15CSqta@FkcYnv{b&nk@CgzrPs5r1a`m}rbdz*@He}(TmaDVrAzZ7)$Ok5%B
z_BHVr=KlR$eo%7Sve&_rg@aC&SeaI3efhCbcv@=IG|{$1v)RS5<$3ECW!`%7q(z>^
zB_*nC<sDmV>+RXs*Oge!J(uDlvUA<-t5=^^#!0xnEjwL$ciy}_%@%o<sXHwhBxGdH
zJpWug)iTIv{`sv^y)}yUZ?|5Tu`Eg{E87;eQcIJajeY9#x%qRZdYN(@dcD5>;D<{~
zH*elNJ+`h=YiivW_5OQxzu$((RX+Xn^t5zu+v}>OMVuVVmMy>Z(r59#ExwCyToqk^
z@i0fnf}okvyGk<4ckao*zb|X6k+t>h+qY+f7r5+v?tVFHZP>yI@87<BS#syAv{}Zk
zy6bn#|35fq9slXl^tf#=FWsAW@8-^(C02JcOg{a5bLY*Pb*~vFoK2HnyxeMCxZd=o
zQ~okDANQYgB5e~x!K*7CBCdb`HU~;rZ9BVD%r$WLUB0G<DN~$&Ic`Wi+*Y-BnFucr
zAA^J5Y~Di#bN&2%e3%#*O0DK4zPg#C$K!mybnWwtzH<=0r~NLU#B)EG<=@=@w$VGs
z+daX7$B|KhL21(t&hLxnG#y{b;;h8Q!Ju$BvhQNUv4p_8VSUPijEfE*VAQZyV-%Rc
zS`c}vum7Zxz=2)CWsQmgyf1DwOuWe8B{kVao45Dq@yKJBg-njfty5-bIJ2phy^|rK
zJJ+UkMk+(noNWpM24^DL0=DdlVNz;W6o{Q$#&95w!{vIq48sM+hR=;Pd;*pN?k<aD
zk{zZbGq~9DTw4-!)&FmI&E75RY8<cUx_ewN`YbA)(>n2^h@%>>gN#BegNyWhySmPb
zLMv8=*g1@|>-V@n{`h7lcl$nrTxP4uPD}^b+?g2~Ib5P;UYCSyIcfBWQ_@LJpR4=%
z;*&pXmTS4p^<dJuI77jqVau|oe*RJp3pg0AN!<FA-kw%dB+bDv=k>akbsxJAF8<Ch
zRpokuDgEQWsUIaCe@uC1U&Pd+cVt3?VF(KwlhUs)rzU|A?^S_{>;Jti|HrfaiGDBl
zxeYp(U%h<0*(dwurH2|_6ATX<_#FPiEYINAHz$SX_pjgA*TufR@$Hpq_TdBNbFMhl
z?+?<N>vy|P*7Z<%Y)a1gdA3d+Q?<i&W36H|#HRD`Z3Fdi?&g^7>S_&IImIts>Z_E(
zGp^RO#f*hBgCwMuZA{6~cxtiSZ|<x2udSb3bRTsRVB3}}xoh6plua{zB--}9e|vko
z{`AvNKka<?E>8XF)>*tvCsH>DaVReGJ3e=H$dr)2<YHfAp2f4v*&PG&O>|GcdiPFG
zgqxvY9|Jc7*Uvpcr?#yL(PCxjOa02vle6#7r@z0y_xH|wrB^DtYgg5--Rf%UL4H+N
zS6y9NRGF8T_rI~(c5m%VA2CUBryuj4Z@axMHPz^)u)5!stkTOSpMS1d_j=xQPQjzA
z`EqY>%RSD|q<Q4iQ|%=kDhD^Eo~}8cZ8Ce_^KDVOvDZyv|Np<S`+b7-rPmH`o_o*z
zy-fVQcSpVe+X05j=@vfDMQu|wf>c!3Wu#VWu3we2{?u;m>${#z3Yop--qz4)t+$)P
z!ZxT@s!mkenPlL}T2$nBz$ImmO#Yict&i=c_>GmBq8jClch<Ku?Rxk2_TR79YXc8d
zKA*Gx%`R33FHMtWr_Qem(VFVDG-zdr*3|b4g#UkDe_{ULl{<F7RpjtunE1}5o{_<q
z<L|T57XrKuEDQ{36W*)jUNm>veQMnYjs=ZVdiOF0GJCjabc=BYb}%GxFuJsIbhKSO
zJ-^oZ`dV{dalx`C(}L8QHVvl*S8uAdP;BV1KAza&&|wtuO?iKjKqmvkyQ#TOEPLeU
zIx;Ywc<?nv$wh@>vY5U4*E90}{dx?pRP`rl#>g=<i9KzQ{Q2zT^m+-GpU)=9C`?N)
zXJ`~?uBbfI!TRXwG?5mKW`+X~zV6;2Z0B_2rB~QKZB7QM8#}q2JIpi~pFCBZpdB94
z*COO3_;TvucW0jOtpB~f%FCFk)XQBWb^7_X)azxf3>;JT+5H!}xQs=RSGCo#H$!-X
zW+#uwu_*h`#mVk@f2?i#?;EePZoB%nOk?S~_tlOJ)~yu`9+FSzOucE_bLrzoL&b_|
z%K~L?ZksW8_GX>a8*`mJ6jSFtZGPBL`0n??FD1KeEj72E`XnPD-5WJgyt}*mw6}Nl
z_jgxsc}xv-y8ZUsrB9oJyf_pklpQn_m6gNerwA~x9d=xQ`|hn<_wL+bX{cIkXnWP|
zNVm8?XxB*Py!ktRJ`39{s;-${v&7U$f`?PF@Ab7q69Tvx3T2K4npobntAF_C(Iuxi
zk-o=4r#>mMH)LNm$SdC^{aSi<^xT&kdY^g<<G2qCo6o;-@7}#Tw|<=p-~Vl6f9;an
zuY3FYboKSO-+p^LZ|~cO?ebRT-*R@}y=Q9f&Uw|#d*!XSo-40Bd-kmOyzTa#8w;Pj
zxVZQCx7*v!vg&s&n!x(pX$qs(+O0vYI?K}2V$XBe+V>?Vn<U@ar0c|yd`5`LX8noc
zwNtLmGA!KteJ?oWK@woTXnoS73(M<%um1mGzwMrFMpx7fH8?mmH=a&WZ*JS8Da!q^
z=)j6(9tIPRrz|(5U-6nIHBJw=dBVc7K!Krwl|g;Uo4r#N85|}HD!53oGzgw!2t4@u
z;HK-sa;GLpDY6|@P*Rk-C}GmTk-_2E?6AP?z%9;?Ig%_5fnE$7(*+o$r&vtM%VcJl
z72u#_tYxBb;OT?dO2(S!P9c#(+lB8NGW1Lc^kO`_>I&-u=MJ?cJ&yvN7%o2ia_YzF
zqt`hY1SUyOao}0tC?m`yAl&>khEdVXQDMU>9tMjk5iBxH3<gIfrySIGaZ_NQBz>hJ
z^@{$2r#k|eRX7rOln*p=FnD>)oY~57OhI#YkRpSkRKvTNgd72m&Z&kCljlgfcyTD@
zWrifQ-C}T<UF_$XD8RXq;|W`?*OG(#E;1OnX$S;Kur$mw%XMRHP%7)KG(G92dof&U
z=ZxP^&fovVU-wYAB4YpS3;#dq<!}3}y6cXom)6wOOc8g62DV;9&sonZ&#|WaeEDs=
zc1r3^M*)j%x>LIrX>=+tP1WUL43K_o)hEu<W90J0>CLUJyG<`eMMu|vyP2*Zx93Gw
z-sX!NbPE3+YE7SCYu5MpZuPew-=6&3+}ym}-oD=W>^W!Cifd{XiM373jozkfv0cZS
z=kV@#yKa}>{rvpAeoWK`+3K_`tu?KIGUA&SOp!|7WW&yIe4Fg?ugwpn@BcV9+27{k
z&38Th{l0#F9EukdmR^6;c`xURbg!EL%T|L8IqJTX7HQ1tefInQ|3<gPewsf&P2cat
zdGb<8U0q!E-unOhR<2xW;Tc!^bgFUsxs=FPKjRkPjEIY@`*-vCzK^~6b8O4=Hr=(W
z`}5<*jT;3LH@5|gxK2xrTJ7YuRApfZ$Ht8t1D{j|iUdwtu}C0>;~a;g*Xu<ZOM;F`
zB=>}PWv51l@~lQA-+hy36&K6@|B}AE?&bWd<9U~Q5+x@xo@gjJd(NqaVLEe!b^Rm1
zbzwg*J>_*;w<MC0;oX<c{hMYpCJCJCmu5-6SJHCY{oc<XuW$N%sPdb<b5g}t;ro@B
z8On|oJbm0I@VV{dbm#iVjQ@}QIBod&+>iA#QyD#u=s6vDu_l3C$4>c%!~2*6_a%-=
z^L?rclX^6jF<$cO(>oi?d*sWHeOTssBh%&UGVgnpPfyJ?U^z22E-ifBqy6@AF|f4&
zy}oPiSx7f@v<W6SJm6g!!REmDQRAy*GQ*{W@Y(Y&b-Z|U<X7DO&DQRE%n{sP#~o(%
zoVENm@8ru``QH=!>%JAg|GAGl;o$ZO?Mt_WNHH`p7#wRA=zCmnj`exrqyVqpYnjs)
z9o!(Ov9{ahxf6p!por%zk)2C=xX!)$S~c%!H}~{w*ZAMu+`T?*wV;#L+_&G3JXyQ_
zP8Mf&V&cN<ul@b~*&PL34+rb-<6yXa+4y+B{QNmHVj?2$yerva_(<yR*WGvX=A~B#
zinu<!!S}q0J9K^P?)zos^V0imzuidgx1F`@Wv_c)&eo_Ym%=vh+_$gp)0LCz^J|Pe
zla3co30n8O)H?S5_hrkL`N`PZ)jwd!T08Yw(_+KxR{7JG26?SCO%BOqVwjd|F0udl
zyzT#QrrTY9|NZ~r<#t~u+y4}1P-rQz&9D2v=h~}FhYl@mZSCy*cz}PBi6l>3^FfD#
zec5^M9vp1mUH*PrrJV$ynwnZ$<uMImrzeqO$2UISH7)mgw&L?eCydvcJPrT#?)kdM
z9-8gVbu+75-IN&~|A~5S83wPNy`J7~F0%VIvA?(ONwT}(=Z6;*Ce58Xb^pq_zf(Vl
zXI);mx9OpD?CSnAq34U%POkf`7yeC!A?3M>alka0N&7e2{$9qszwX(m<{xd^zn&Eb
zF5uX~&%oewQ?ut!?)A8Rd1dE3?(IpI{Bg6gli|R>e5-TP{SNm`{MY9{p8ZW%{bBw)
z_WW7ruiu|p{n;-3-aK7%0Zs<(#|;b}9_w8$mp$u>n`f>OpU`sd9m`F=8`}!j#hHBj
z`|wxwF5`7uf`T#^OJ3$<NahiEWb|;w)jRg~@@)$Rl+J(FIe+oRq7%KE&GubF$1ESm
zxCDl*zMlU4S<Lm9Uw?5di_5>U&9-OJWA#3N|LybZp3N*yKYz6F$?wKXt1f2TF{nR$
zueSR5v16ZX<RxW0+nVe4+glkGT`i1qvgq^X(479W`;o@!AQKM_+ky`Zf~pb|6SJ#}
zYje+jzoW25bFD-&Lx4zSWJtufwe|&v8x=U*j=QNJQ=epUZW9lKPU6$bva6rD6tlKU
zEl#=cK08@r>C7{2%?EG&s(Mg4|Hpc}kI(D>vEDECpIh_s+wFW=x5E=BUQ~APzcRa5
z+<$IVWNdF+;QHIQZ{4|7fB4_Tu+_Gvw&v#1+|5O-$4+*7E)`8rDk(8JZG8Uol90aU
zo{a`;lphpm=z8C{k~Zb%K66`J+2f_>KYxnhYV3Q=z_Bz{^Z;@*O{wL^)?4LO0#o0I
z{{O#ni&95@yT@zkBZWy@f^KQ7J>#b*q^ja6>=miYV{T@qsXBS`TaCU?I$LGKwOc!S
z3{P*9T*?-xncDO6>n>Nt^kwN>kuHZHUb$kzpraEvYtD=()3$Ehb?fC<4#hc!3<a_I
zH8p3-=Jb9wUHRq53k{|ctGU^0*Qek7_UqTL8#g4Dn)D@mok+0Q(qh2o?&h9zT=P?m
zr>90}5MO&>1UIAMn(LD_m>7<4+iop;ta5LdGK1G_jlM+>88~!b3vUeyw_R_j*0uQC
zktIfIT}p~a5-wc7#c<%xx>ym8rBBY>+`QGmfbDg!o6zx8_H`Ovk5mkAX{?<RG)+}U
zFXsMs9c|x92MZ)v9IKO(QcI71{o}a*{>^)3wfp1N8+%DUkJ9v78L}#HwddN)Dqn5#
zb8B^_c%l|Bo@2};&|<naWRlt(&SUF#_iPDT8M05^;8@q9jP19lgw<aRg=M(=_Uo+q
zv#YBo8=jNUmYzTT^v}$ty0`T{-BI8=cv(l9k3C59`qwTeE!~R>$vuHtJZhdc5`5}v
zYBuMWs|Yt0y9pYey|nb`(VI7SYIHqLx%>Uk;r4u%BWKTk&D(xG$8`I)Z4Clzr{>;H
z74YSF9rbvN?rh_AQ!aUBFO|73FD<>gJ#kiQpvc<w>$R8KT<1MBA>h@HzA!0<$r`tA
z-P@+q&3(|KJhr?v*YpGP_0KZLHE&;%K636`+0Hi)%!^~fr5E?S{9cuD=Esc)iI!HK
znCrI1&w9dE*_xW}um6ARm()_1f^}P7ecRPybbQ<FvuQW`?tX8s+wX6woz1L!dR6Pf
zDMhu(#%DLVEw(hZHMX+K64-jJa+>zaE}LT8^BZ&XZqDu9`gQBqZ&$9oc<~}+_t~8i
zZq94BsJ5uEBu`nE@aEOV{gCz?ykFsTeQx{KZQH*6zZd`x-JkXAPaTG*=zaR3|M#s&
zbVERzYqsxx7j+24f{W*Ou1);*pnLZEJ$r7+KH0i#KIcBEwaSd^{!V-C6eqyos>yVt
zhxhRrF(2iIqm37@C@={)1Z%VlwH*-9Y*K7s;ZfwcaN=ocZ~KGS+3%)C|7bJ)QjmW0
zh_+I6fEU{_l}Nj;D;s|tNL{57HH-1Ufg}b2F)0R>#S8)7pI=Lz-{yE*%uKbT!A(1r
zhbdKrMZ0_fhe(5zvmoPwc7;X`H%5htvy2`^&JpUkd}yny?T1}+8{c!d7z72n2|6Br
z8qd(cAk)ZD;MVB0&QMci`H{^Q#v0s5B~s_O@oc>`FOg%yjn-7_uO}E3XLkg>4m{O!
zP)_4uYjT6(s;!zuo*Y%{atqgOna1&>?JCd7bEjHEviv;fPc%8r>F~fxanZFEQ_^~7
zUGRQ<MB?pEy^~8E3OKx0ZZ+!>auAv0+s|Hp?~0v~{V(6|uYNm*dPjh}dD@}6iO?P&
z=dlOR_kFta-e$WDf2*m70H=jb`I{MKyi)8@G0LZxCM;PH;+<Q_HKlExX-Bc@jwMT`
zi^UjRFE%`zp_uDcdrpIu*~M#a)|sWVjGq>zJUP2?(*B2EufII^o1>wHK|zQq{GJ+1
zSrP{eLjw<!yO!|+1&&<NOA0wwCpctJGcat6Wn@_E!{l&GlA*`t<<)b)&q`0<u6({s
zhmXTW(_vB?s}M)_Jq7J`e}em^6EZr?7%n`vF@I5MCa%*}<a<HL#-IDX=wS<Ujs<5k
z5`-BRn=IAwE6(H2DrQ*3naB`wYR!dd3C9*Z^x<&hI1wYYvePVTwnD)#F~^p|w5L()
zXYYHyYiq79%lln@fveV;Dy(VtDz<!E#WqnPQN*I*iWCFK;!_MlOj8&b91WfneYp^H
zE90_okFgVH=rNP23#Ygh9^(kq_2-ag*m9<D!fuXfVSPs@PEZPGcyVivg33&rE$hE>
z%iHg&zy4zTr;IxB)t@$iQ$8sCy_N?3+-Ag9|M<TBk5fT+bQL@&O`N4|(Y;G>;;wrV
zceRY(zCIh5e&kB5V{Xfq3E8fOmsYJ`W@LU$cZos@(}c{!n|T<68P;vRcq>4wCy_%=
zYJow?oz+Lz-jldg75wMKX;FrxpGu4>ER7OO3`YbMS~9#CFEF?|FmOor2E7#eP?P96
za~Uh^?yDbMtymfyn3=d(7*tM4xc%DK9p1k<c5Y~f@@AXK4jsvb!5)hRb5EPC@1MU&
zk&RP`VNIk>FqcthYY8LgQn%MK6O|HMB$96>e|0*gaY}M|X?u0yD~UJ3le}4{{OXex
zyTr7_>*>rpMRO+}P;7aYX}GB8eHRO-vO*)X(v#K;vxJsQC@o{ncx=3Ci(>1i+;cJd
z2iIhFYIt3oabWvQv$+=L42dtqIyx9K)}66uO3iR`d%Pw?<MEGahH73#O)q})ZFik>
zddK{}zFQtA49+n%Cv^LsH|1zJ^67w+u|q<~9ijC+XZ8R7<KF-6v3uXU`4!yruD_SM
zdVYmAtV{w&!mnHLd%t}#o?g{lGU4gUYps_$URX?f9nr?HbIy|^Ek~zZ@$x#Tv9y6<
zW=P{}1E-4;w>R#1;3XMdaKD%(Jt}$DlSr-9g%=of`&~E$m|FHdEN5^kzqe}>GlL?_
z1crd7{68Y9EddLrC@8WBa43psvU+){nWnmM@O2zxSjfVmk;<Xi5}@F4;;97hQU`_x
zAt%kHJpsSYO5guu&7jrmmD&Ay;xhRkdIAAa!cLrwPA8@|26s(qdJw`Pcl4#fx#kPG
zCQNEA?>khqYtHAf<r$Z3-g08<vmPmCvGi>VoH$mN%=2Ek#c}bHjV$H0%f&3D6n!r(
z(J0cKyhWhtSu0cT6sJIs<O70A=eX2%JUCO9!=zBGI@PU3MSId7gN`WziyajUj&V55
z^Y-FU?0EV^Ki*B!(&gaH4Ko}KIC=t_Cp^7WSRr9CC1B?BC^3!~JH=F|6kn8g^PKc+
z-P;{yvz|0-B+p@Xm~$%r=iBxClV5A!`=b~BG!b66PW4*)>Fwp$>Gvx>y?JQOCz+d9
z*xnkXKi?}w>~2j`y?|Bp$7%2TjnbapY>|2O+<)%k6?t}L&9A+0m;G|#xNTpVmHF|K
z8;8bJ%_TSO1<(0hZ}r^J@yMiiSIzF_ReLSYi>_wBuBWK8SCc>ca2kh0gMtJD%OXY|
z28D)&2@MhoZ34l^4l#TyU+m1Dc6_;X<gAr-ev)^+w(05aV|yvVu;mIDgQ6>QL&hxT
z3Ax+ZruWw`Rh#%ncV^_)3CsegADh3KWl^<b?}jV2ua3H&%AE2=fT2+!p`nLCxQ$`K
z>?guv#XWhZcfa4=$t@^vv(w0@@Lzzmpuhd+juUHNn%Gu-k@$6Xvi|(L#`iM(P3P>o
z+dW5T@~I2Gp~ZEJlW%`bu2y$j{>oG4six?a*LhF4x$o+zX`SLbcQt>;><;UR$2mVw
zHeSCjNB_s>-h%IT^PLRdJn1`X^d|nywYaD>bGbS9udd^Cm>sNm<I}GPS8h&q(ssW2
zG-ta}QfEVhuHUzF{iesW181FdVpg5)y*K>aI@x(QO}DQ$)!<smbx1?GRO#l*@M*vQ
z?zb~Dx3$}PpX&`%_Th&&9(m=b*1lc*{Z7r{kRR&*U!Jc2dEm4B&jYgg7bpLo8-5hE
zWc&8=+vfOx>hc{+7P3exwjT8V``&+j&KLV1&E|erUOq~wQ`@uWxtD+WHs!8ohwV#J
z(ylNyM7(lYX>)SA_;!YdfLFUq-oKkDU-5q5E>{^pE?(~L!;|%O?0>&`bSSHT<ED+~
zJEQ(Scs=*X`W%C@rOIN;3?2dtbi$mO7+L}jmCW40%E0h=@!8+^s~<d==OA@L#iD7R
z)$QMhrcYX%%GPi~f`MT%149S{Lvr}4gB*M04pcq<_O$oY_q^?gEyeF}GFPvOegE~c
z&FRHDyiSb{8*KPQeWZ^uG|Y>>V`XqxsOjuB>FxK-Zog0E-@j$vvYY2?-#kdVKF9uN
z%J%EK6aVj<|Lfy+-l;e5$=xZd_;gJ9?Y9}t4SQwGtbbnik2!NGN#eOXzyH0u-z5tt
z7~a~Dus8V6)9|>;7f($uetEz5bKCBIGfl-gLQEeHJb9D;|3T-=m%sMDx7t#D>bjIf
z>$wdT&u;#G{_n@e?RPi+o?Cw2kfEPB{mInNdmlbOv-7H6Ko$cJgQ5rnr;@_VSsd^G
zA6R(Tc%jn?kqDl7RY`@5h2^ab{{8#?O*vs*qmY0|Ri|h0&qs^CF696B;NrI&^~pim
z(>G6^T|EES;dhVE$Nzc}yZ!9{$^HMk<Ns}!-}isp``K<A--OqH4PXD7IY`st%qO4h
z+-S4MF<z}1znU9WbzIJD7P-hU!Q}KKi#!vlr~fi16`nhM;Q5^AmFuRcv<P{1E6MXH
zYjPhief`yKUTV1Q`qbMD3$~iEF$xGyy|zii&F%QFy>g0I3g>26=q%Zi8?C)`3X4LJ
z=UUVBI}*Vs4rQEeJ*pwg)8=*3U=3q}V(Q|XQ-Xf2(_ZQ`*~Rmu#OK<0Ez#o}U+;2U
zt0r;!vyG?FN)bgD?Uh@vMNN-4JEdpb;W{xra^2LVp2Bm2fm%oJEmBwW6><solU+DP
z;E=}Bp4_}VuG5=Z7W4!<acORy6cbS}*Y@{joyT*E6$KQ|Z?-utIKlXw#dR;yO$rVz
z0zJjaK5<V9WrCfiT${tKuw>7rMJE_NMBKOK-rhF(sU+hDS#>Es&8274xEU{-eEicO
zAml#LQMu))rT8?~j@BugGz1>x&)ibAI8ww_#x+Ru_BPw=s#Cl)r(Wv`I%b*7!`O4}
zn1qYV5tGwfrZ{mptqk*$J}j~O-p}b?t&R?o+M8`Plc%LF^*ke?-zC#vbdI5+Fpsl4
zKxwIqi;F;$@wuf_f;?}RZPNL=x1o66)0w%qIWD}-DOQwN8l<^YCH>B(T+LKP?sKk{
zuD9p<$sF%Zn_L_yvQuEu<(p|eLQcJgQ-ap|20ro9%-wQvR$-vpL?Ndwm;O55FP*bG
zZhEeDk8yLx7Be<Y)fkT3+qxHdOggej=UC<X>r-2Wn)ut8j~AYPen;YP>jNhNr!Cj6
z@BY-9Yh5Vw)K!ozajjU8*JhpRs~lLoJ2d)qPbc+gF0HvA?lrZ1vcMq;=Oc?wOug12
z@MB+)mVOb_k;2&1o2FcQI(_LL%^pLqjv%YEmrQ(LZEZ8#RTCijd`>aTgrI$)_b;C+
z7h4*VE!+0+`_mvDNWH#~-=^+U>$fXU;`i<Ox&P1a`|nRaI&tsjVfSVB-*<}3Rpz~%
zI(5di%_pNie7G!K|6%52e%mU$vseB9{kfeU^=IO9^ZM7{=lwY}+56D?<A0xgxmkKj
z^SMswvkMDXI`3|B_h0|-V!GX4N%igWcc1%gv-{c}f49Em{=&nPzu&F?apU1jjdywZ
z@hLWc*VjL)ZF$++I(_Mznm>!b%h{QH{c@TA*SwwIW4FJ#ch&0uC+=ju%KvxW?-!>0
zdJ%Jaa@ONBFJrepQ@1Z!J#|6&gWTf9ITOrHe$5nY_DTNcY+v9K@FRWy*P~xWH(x#3
zFE6|E<1*%cyTXeGOnD{OZ@;g){r0z-n)K|$OUxcMMD724<6g4)7I&uF-@et~&tKVm
z@6oz#zx!_Uzn{HMb#8ZbxBlDN*)>o8mfxv<KCgMVyL#E#oH8r%u<35cZwEa*6t?Ns
z>pQ>SMITE))|^&xJ=Xl%G540-@<}{72U$Ps%CW><>aTy7{%+OvxAnhP&zIxM*Vf{b
zy?>qW%%h}Td-vMf8h>B6yKMfQfcTmRS66zLJ@+;4pMU2UfBlCem$IrZZ#+4hZ|gj(
za=(fH&NTk~JNcdP`E~Wr&il{XXRzbvk0YJ4)#lq=w%&Xv^Znc(o7d0%bLjdxyW*n9
zZ@2q?K2ZN-;bo_e^8M*{*FV_*@t<G$HtEwg>$GFbUdPuYYMZ?|DSrL`o9yNL{#`kA
z=FgcQ9ThLG-iwOSIJZQg&G_ufXJ-tuBtGl@Ir#gTx$x)L`@jA^KgX*0_s3>q<A;mS
zuism=@b`mY@ALC-?|b{=Ns&w4%lY;1R;pjG4*Zs^{_e+t+|S(0x7WS5xBK^i`T5kO
z-UC+O&m`G-@NCStyf7i9CeP=`zTb1}Ufq`hb#-@ac(9`{`F0QI+O2vj3`WOv6m@QI
zYB|B;o~(15@2~(v+hN7WcedqtNh(h8j(k!n;{LTtxo?rvDFu#Y%a@(9)sM5dp0jOT
z)xD=rQ_p{{Ie+=qk-|k=ie!&}-E;0+naJ@*ez}i2w+%Bimi8DP+nE~45b$sRtRSr^
z7mlSwMsdGZUaTCItsro`Fz(5|_tP1fOwvk9L>RVh+t#&+<4{3WT3RIt?2KD&I!pKT
zw$D234yQj`KAtj3=lo<1qmFg2f9>l(W}tRT!$I<;$*~0&^FvQXOP+RiS^Gsge*N{=
zJwckPN*<9Sn*`oOTPi=6;m~Zhn_{HcP<*iU!(WBdK|R82mriLZ^wSWHxl!6480BXq
z)$AtTI?c;m+P8Vd*1ks?QhYJji*3(;{hPPlyDV($iOoHQc{ls671idR<!_2wdu(R`
zhvui4%&DoTcDkKOO-+p~c=p?lK|^zQBo_lqL-EAanNz$t-dXesEYe7sn7;0L<g`||
z?A#8+RL3IAPp@am-~YZ?!|U=C!?t5nzTf@Kyi{Z%55wsf5mLvO-MRmH%Qc1-y@?Dh
z0_Rv_{#CL|C3h`a(8AVeZ)L{Ea7^N$CBt(k28PrgWdpCtD(kMkS{vr=$;yy9OU0AR
zVcD`}y0<kyt-1f6aYB>?$L(ug>YitIIvlX*V_a}E<HoeB8K&)j|Ans4ws<3aN@L+u
zf7dN$K}$DYocEl6apD}6b&px<Bv|&PT2C=_(@bV!)JT2GYg(~4dkzx=1LOVg-A-<W
zSKfa=wcpC-x-?IFqx_Xa7dEXiIXy|G)V9CSucvd7NA}ZdM)5g@=PdYZ_Jc}nZaoGC
zU!k?43wxrcg`JwQ=!CJ8=Hr-xxb@dh{}5LYs<P~;{Moqvku0Qa)S8;#?R3ho&2vtV
zN%Y)2cELq1fnL^kE$lzvI@8!JwS19=b#3Bhp*P=>H~*fcGws>t_?n!|!UJyE|6hJS
zUy%IDw0z6MukAC<G`2D}<Za)*ckk8LeoMHzW45ZR_sPup^`W{f_J!2xq;mPX+uY**
zf9}cGp4@ap-M%QLuyUtZOSx>eAQS(adz-8C-t8?vTl0A3R+G;EH}(I&*|A){qU!aD
zhn>IQW&Mv=eyGep|IYUPTkH4TJip-K3-<XD)n7V4N3P51&dpi#be2HFL4#kbKd--1
zQ-A&7$y()-92J>kH}(IN+uI61@D^XB-0p7wWuNW-Z?o%FE$W}&ZU46IMV3vvagOB^
z_IL9ny{sNd_^mW!<EVUo`~AJE>v$(Wx>57EA*fjR`=596|Bv$ScDFD1{o=WN<MH|a
z@2xJ*<1H~a=AEsyWBnJk|Bv6VFW<e<H{r<EU4JX8bYvvIUb~*ml(N}4<I11s^P}&4
z?OS=c{reo->SsSbRx(ul+v)1!F{vWr!K*YInPbc2c0FMI)_!mI>vp>j@BIJ1lfTO3
zE)@|aJ!gNxzdx3iySJCU*EN1${eNQk`TUx<ulb(_{<-*lUv=6M=Z4GaddnikuF1?k
zm=(V?a@*Fs(XvvrCo@;8#o6p#^5|dZ;m^nUd^q^Loj2_<^jONIFh$9+SoJ**!@&z7
z6TjA7d;MMacCU(om&|pm?Hg{%$t#*TI4quMJn!jIgLCie|2Nub?)$KGy4Bt(zpp*t
z|D!3mm^EGGLFaSv`Y-$LvVZT*&n-WGe4Sk8&w0gn6Z?Kj^QA=2dTz-e;FP1t;Nbak
z*Sg%uLz{XJs(3!KxaPGq^N_{*R@2klIG1{@vN=6<+A#$Ni@wL~jjt`DW~+2=w%Pt>
zHM<T&LSET5i7Rf|bGZ-7UjJBozif_)XIA2aUGr4eIEh3~6RTXeb&{9#+Sb&Qizaw+
z>7DXf^of_jV{(L6tVru?i*1i}Vs>50G08bD$)n7WVG><AFE=kwYpKlbMBc7rDxQyi
z#_f$`Zn%2Y^tRYMd6v2W?rhhI#|!st-5b09x@0<om?A^Vl>Zz5i~Y;4*PWJ{xprw#
zh6sbesS6n_8D_IGr!g`l_ZXhCD387Vy}53Eb?kBRIm``)&pw$6rq<njb}VY<{mjU+
znYV(~c3-XCKS78iFi6NL<~)1DgwHzXH5bl%U+6V=u8fstsxFUa@|<F?%(y3fOXs~;
zEwnMVj$U>^BxqXsg>5;fw{`z{_4oNBjaBBarsZa@-K?XX@^II@_rFuECJ7w-8gsp{
z*D&bYrbQfwK6w3_dT|zm!RfZw{gD}Kmrm+?%+~17>A7i*2A7GO7bioD!0}Q}#mq?x
zi{4svtk`-jim^d)$sDUlkz)@EEF78}BA(3rxW|B}z4_n*`vpDI$}LY9JEZhz>VCF4
z|M^bF+^3Nf)4il`i+!!itxZ0>X-&~9o>?)cEPQw0)nhQ3?d!HO%*$(QWR6DeCnb4V
z$(_GSHF+0krZY4Z9%H@k#pv*WJ$1(UZ8-`FJm0GC_V)IEyAm?9Fw9R;s`;3N$s4Qb
zofgHvzT9|`5wTudb8AqK@v)s|$G+FHy!rZTn(l>|e@v3eSzE0bL|hXinK%NYQX{85
zmy~)k$Kc%5kjQz#4EhDk_8yade9bmFmN7SdrlW{cMr@npY3>T{{fl7*+o}4-=*Onq
z?<{ZGl|4vq5_?_v>85?n!AB+c&z#uVyE)QqgXHX4d2C|l$6P!c8(s%)+j!NosKCzE
zV)urlx_Oo7%I183Y?H(KHBCVD*MmR2$;n@5e(X$aRM*!tO~1*0-*&dx6aTvJ=RfcH
z;lBUJVsoFL#`~-zUb6gt{>^Om<>1GY?bIFkdV25fNUu?QFgyL+zW?)-O&O<8o7_5m
z{`Sv*f4|@RP`3T}{6DXb#heK8-S=U+zjpKbx%VwLU&y=?dt2=HH@{zZG+0h+Su8(v
zC?vJDEN{=oyKk2zud7O2`s2;>`SWu7>pls)+ZEi;-TznmfBEgU3rYL`>Hl}q{QLU<
zA7-QQ{Xg~h?WsTi!~RG9yFZPy)8l>~n`!^=tiHUhiMj3F8!IgB|14zoP5k@v*{;j-
zeU-s^^$+sb_6uAtT2ue|{lDURgCF7hKTZC=<zaWmr?~y0{J|=chyKjl7&zbV#{sVg
zFSuE+NmM^MdR2Z$`lor(>GP^<p7cF_t8)1Gy!|QG=jPe=&hpK1yQCs}%yYYNbkDsT
z%jT{vj&qRlV+v=9tIbZ%G}xhXBd5H0MK703ZOOk2?)R*xi<D$W?D_S|_-xt)?Ke+7
zEPtLjesAah3od65hO9guZ@GKhzPg0#U##y{9{woF%`iXOJKp+lP;$|=3#VIyMNV^h
zvAAqd%008t^SS*0NB7rT`{{h_R1cqKW?mHOVx+&NbLlyesV&cgmbZGgCQOsK^eCvl
zFzbmx_En{&98DkY9IdO`wLCi4zjS~7tzGfuJl#Sblb2|49WQK26;wE!Sf5#WbX%^&
zmzw*ZV{UKCj#Jnw=O*|#b*YYH@|I~moVUv?gj)nOQzt%m%g*(grM4}1yVO|=&vjMz
zOnkeQ+!=0{9opc^FiGci`R>3;BCd(I10Vcu5n_5!S@)n?dUo`>*E{D$r=7Lvi{{Rb
zoX6-eQ!X`fTk6zIqh;4$UOOZu-V{7bg_GgRYf}Zk%@-r$qi=6c@6Ww``}XZ1PcM&Y
z&sVQr&2Zsu*_KG&!v#r6he~C<G6O|APH3ctNd`NZJj>6WSALgc=>k&*fm1Bc9Xi57
zvR7{DTXbTh?DfJaQ!;0XRLb$TUq6++YuY9cf!@Zs4c&%nox;aju06b~u^zS-AV_QO
zb3uj+bETd+ol@y!6_3(B#=^kE#>{m<m%I1e<~0jKv|Bq;6E@z=nRZZc<&^@7!eiNq
zyaLy*U6(n%DMz|til<4>#{Ek-tiHISSZ_-ZTOdbwVcfEXrB<>Ii?<j?&oWB89rl2I
z^5n^t^P;D@YKD5QSt8UlIe%rAk9O#>y<uVDx~H?YMrHT}dYH^ItWy;->S>FdWjece
zL)iIEJdCFdrftw+c)`O~yu0kH)m^7lVPWB@*CxJOFV4+V=W$YONxr>vO5`-ogNHZp
zv9vYsyErT8Rkhqgk=~29TncS04R`L`xsb8RV969O&8?TF2~5j1_G%Qc=jbtP{>Q+O
zmY#OWWbdoeo%_~LHOp9_^H7CF^XjoRYu1UlDt0?*wMN}u7rnk!c=F^14~~b6*8F43
zJ>%!`;+K!VzqypJSLXiv%nYZ?B$8d{F$;LAq;3(r7JFWnuRU{;j=rvup3d!ObKC=;
zROd-v@|wJ4jnma*3=PS*8CV1-o4ow`%S(Idl#8<p-|b!}&N6MoA`2!4FAl|q4z^PU
zVN=^fVe<xM9+P~O^OmKoykC9%&WYBz?@x`TGs8TNdp+)mW@0c4`+c}B>G!!Z{l2AH
z?B8B^yngiP+RUR%W2?*F&&^z0`nb;C+2K@%{khuJ?+SR{o{V|9zvkD@^?!~!v;JZb
z;Q!ovR@ZIj^MbW!3k-G?6tdnkEPs43Hdy%KX8qC{e;Mmd>DObFCq4NxbF=)957kk6
zTfSfY=5tq`zx%9Tn21!Phcnm8`PGFpInyH7M1F3%;MTJBt0;rOl)nDHytVF!HtC$+
zW*HqVFL%fMQ9;?WGdHh-f&8xv6aVf$#Qa;W?eCPJNl&#ryX%&ml9{eFy(w|xNtLtj
zc78r^|NoP@X6@bF&R!mOmFpe^doe7y_kmB=MudOUinQJ>QHLLHFb+xVzP-)X)>Ml3
zl7-i+()Bk#F+6y*)c4@cj>pG6k8xGzow#T0oWJksvRUr)Ytq(U?p${J?4~&`1+$iU
zuD)nfn9{{i`Q?w*(?x461m|!bba!*By)XY{#?i{fg1ffWeOx-d?s56Tr@!q#U6ihW
z^}hCx`2XMkn+;ECvdLMN)pP~@IL|+)`o&3i33>aX4;xOg?f+>VKSN6P=SKN`)%myo
z{oud<{cHO9*+q^{E=&$(Rg<qe9e<h<@!;Er=<-_(8}7bczkc1d=*g9dT&f#mq=gP<
z@GyC2KWTb%&$P5qTa87hTasz7MZQ(o-e-BdCDoG_<<>8k`?~#3>G2I_X6B)RS7x7G
zq~SN$X6v3kcV6bL*IDngO?~@z>z+#=J3q!2@AjW#aWBU#`s_5v!xF(>&s_W1a@(!9
z<?_q}wLE`*4itHNck}lHjnYjUKiZsb3oKddmpnT<dTZ2+%6(z4-s~*qp0206Ugvvt
zt){A?OGKE!kF6WR)?Z(~d|BE1o64z%GN;zAT{}I#?&p=2!Bd3Jf8MqC-isF<uXiLy
zNJ~o2oR{bC=coAK*RNm4ejO9`w_CWRL}t3ciEgKY!sm0#-`v})-nB@hOC#AVS$p;B
z<?+_F@9tPKXrxSBrYUtf!=(KEz1kNS8fU(odC)*>_Im**hu206J1@O{x4T3)qsOpK
zsAy?~QE2A8)Bg3pzE4uw_pnXc?@rAkv1?5B1+o1bPb==+zk8EPK=xtQ^d3*m-+%8F
z7}WfnI{mSQ+!yw}ar&o?6kFc^?t6W=?6fY!j`a6&r#ERNHy?bkGkv}^&#yuu>9wDo
zm?ng6HZ(J{voo|ay0odqV`@}%v~}^XGdn*&f25(*k`fuV`ug%)Z~uP&y!+X+LmT3r
zUFT_YzW;fh)j5MT&nu@b>wLSz@xk%JJzKVH*|x3j+nY!)PsP;rx6fY6DarZr;o;%m
z&!5L0PyA}NUuLTFF$>itd#taw7M|M@7ad*uppjkn`o91Be!uQz6F4ft>eOY^-Dc!>
zDLlTiw757qC+AP>`zmp%*fzH<mr@(jl4~D($N#!iU?CE7=lj0zZ*FbgZvW!?>)r$W
zn#qy#_}Q9`)6dPbDcy8}`~2re7Fj0JEfcEt+8LV~n;KuuFtJ=3C^FZ+{M|!$xtkI9
zGq%o}ZhZGu>HXrV*8)Y{4=;RO)%RMZ(8k#K^SSc9ucJPDawN_vJk%<1Y)0b#{X2JF
zeEDsD?YEhmbgvf}D70)@e(QL?Ro$B#8y^-#sJ(Es?0xFbzs`PrZ(-fHH#4vM&A0n|
z>*c`&0hT&}mY#_xPp<s?`S<bT$90e2i-@<b{B-o}+Ot=uPQ7~d>dl?8^PZ~|Udq~<
zxA*I{z181$ty|t37A3uQ=L3cd@4rtIpKfkuZf<t{vWfrX8wzcS7KVm)#-^8ZOb;8R
z^aLgb9!q$h9XeGAwu)+>ZA|&P3qP)O&yN3f>-ydKJ3hZ_uD1X9G1~6`)9Lf<zrMQB
zQ(y2)&GF?GpXSO##g@)8X*KH{@6}yjm|yd^lmCA4pBEF$)*s;JpL43jo=2w9MIlIm
z-+uScr|WGz8Z+Et)64RzPAOEF+AZO3{+FOJ^{B!3?Qu~zZSLCEoj&_mZ1MbGZ{n->
z{SW?rpPRv7SI@Kl@zd6+)$eCm?~M6#?*0Fl-)@~c@}i=8k*(SFS1G5GGMqekQu{VD
zd2(wA&G^dfGEJkY^4_|u?=3d|PUsG1dLADwa%|80+{>k>H#Xj>``o)b>&eS-_Vg<C
z_G`AmcCz*-#HWP`GhAoO-*&@f^-3fC{G&CCzAv`_dobcu{h#&!6Lw$z`MCaXzfOyQ
zYG?4Gj!+TB3{#)%u)~3@zQOav`NU26T7;YvT0hTvowGis=;p$i)8ec)D;-Pw6cO3<
z_i6mxp9kk#|C(o=7VD+Ir{<)n&P#Qbc|udJ#TXht^YiU}ck}9mwmsj@JbE{g`S4SV
zykB?UHZos4tN!f$?#E)YAFkG4f5Yqkj`H(d3s*nauiCtOd5t5dPhXEY)Ah$Gi3$I<
z-~aJC;uXvGOEK0-1;=ySeeTr!naKX@ujmW;**A^1?N{^@vvt+!Wn$nI=wjnANWN5e
zHtETitWWR%UB6%b-1`3C%kp)%+3#1sc&UEQYTfpWFPk)F{9?K}qK`UD@a}zXcHaN`
zF}1wUcN4d5*s|^Y3EjzWZT0t-)TLJ54EwfDtW$O4)IWaqpYmtE?n{(hyjOvv_Wz$}
zpaN{;jtv*`wyWQsY<zjMt77%tcR!28!@{pGnPM($zii2>t62;IB0-wE7K>Y!WJ(?X
zczyrBuUDr|Rp3!qR|74hdFmRsjceDcu+2|@#?4Dzzwg&8<MTGVckFnu<K2rF8G8fO
zTU0!)WO&+}A1?Ktt{1bTAT#l!?fY7Oh6x&{x@)qt4{wt_|CwRI=DQPvq>?p~jg2pt
z-z$9nr;&N`<jI~g=F+_uebc8+<5Vo(oz@IGx0vJ4)T^Oho{KNW?5OxS(Oo_^GBVfX
z6@!75)hj>$+}u1}J)L!H*B<rMS*qpCmddVo=cRzl$>?huQQ5I_Qv$s>PHtXv`EAKI
z>!{TlU0jh7hnN~nPIoOj(Y+^bb^P^@ry0U#_A@hNPFk~m?fSLr=i64FD~-MXJ?pEK
z0%!$z$A=4t`B@z!^39gt%DrBA$s#T;E+!&k3usfsTGOQ=1=GZTzIwGuo~8U=Vff~&
zTXb)K|NC;~%eUvk*5BsOHogB{=K9kfNtfIb$>op#%-Xnrlj3&66B3VOo<wfju;Irg
zZ+)X<(r2sI#(l5N&n{kl|NZ_SkG#E4dzarS+x>XQG=ZK%uTaUFK-a>(xp%h)rEWWS
z>sA!#rep4NmrYWqa4D`!`NY%S?6>{(@4Co(^_GUyU#kSvPk#Ee$#9w2HMYZ!aVMf8
zPH*1Qqhu=Gt91UcN}yM6ey*Tb^MUjpUiQOz+u0eqxw{`fe$37<XH)RtK+5jDoA#_(
z@}#MHUbsl>B`YaDb91wt+hsDx3uUgC+Md_^v}Z!=u5b5aBBxD@eZrb7lwcqex1-|a
zr9(-es}@=IJ-<;lYgzQ{=zjZ;N0xd|&)fSp?08|$?ZhccNi$o%>V7%TS5x0ze7r15
z*>`QI%<(y&FJ8Q8WO(`e-?wLb+vV%N%uJt`XBNG+%0j!Wx4$<na@V$P+qUe9Y1?!B
z*s-NLr($f@hSVGEDEW9Pd;Q)`J9ga3+s>L^wwRB>Yv$3`qu1lCb-N#>*F9UVdwb)F
z*N)K*`3tvzmdAk?uKWzM5EGwbv8}-N{m%6Hdvoi~`<nZgSD*akw*F#*=Pc1#`Rl%N
z3NZ;B|JmF>uj=<)^M4<zzyCi``?+Ju<Qe)kUrS_`e^n3=3)NEZG4kp;c=f8NQ|8*M
zU$P!P`}S<U&6YpL-_QM>9skp`Ju%^8`?;7GdHK8dZMS{n%bvXQ3ios|ne(g-5wE7l
z)fn>pDSm!_|CX}TjfLOr{~eZRSIBs9W#v-+x{unv?Ip#N(r$h$kT7#si`w`2h7|9T
z3D2swoviyfS-#Ygv0>@LpUw7vCa=|<DxPI+`|sfP`vsR9?>Z_lJosGy&-C`jT7QK{
zk1k#M7B)Tbj7el<9N+7OMiy2<*;k~rWA~=F{CneHpS11hR>PJH3LH7ti*mcztncR8
zZi(f)J$LQF4bOLoF=V7(GyAnJyWixG#i?^S^BF7tcRn_^`~K&1=B%IdRxhpkvvad_
z^zYZEzYiUK_vzEB^y<~K|9<`28}oMm^Kaj7=lwQpzH$1)#`N%bi%O&OoAT`QDxW<6
zch4|0FNsC)<K}p~tvhb5ZGZRoy`9<jg~>evUL2|)e(tX-sorgViHAX9L#NxF8~4`r
zUv7(*=lS%l<9}audi}p-c3m&V1Y0A1n@@k9PE|VnRYH(~!%=}@_U+kh2fydsFV~OT
zv*W_<>MQE@KlVM2|NBeZH83N&%2H)!;uMLc#VhN6_y0TZ|K~*iybO7ZU&+SV8$VgZ
z_54Wg|2oxa)#qKl=hm!VT>9Gj`-c5T*IBnMo${{4sv|<AC?_YUD(ls==)9RTW^8D=
zapy+Iq$g)y8tc!gNvy0a{QfTXY#8^cW1dk(=X7psa_!u-XUm2yCNg|muk}5)*rvL)
zXY!1|Yb(sxg}y$*y1(S(qnVr2#l^*zPEz-qV^Q<s!o1qw0vETfd04Px=gymNOT?#(
zo#wO1&dyGquW<hBvSrKoWh^R=&n*|JWMe3lS-*DO+^UyHmmXbuU26I9W5*5|%$YY&
zZvKppMK3Pb|61NM;rILf`@>d8PZK>}sJlkeq<gxa?f*mE+S;pwgWn3P=iS?#|Nh5~
z8M(Lb#=U>Jd|uVtFWIM0pO$_t4Z7Kuu_4f_mElOy-k@VQqpubmmq->^xaQueO=s7x
z^%mD#w`N^SqJadD#M7sXa*jzHFI_sNV(v<}TM}zk8Kz`<1<I^nyFT8czOF1StthGJ
z`n<c7g@t=QXIQ-8Z>yYT_v=S;kD+4AwJ7Psy4^<4cD-x2`?7H3#lTaM6Hn`$KR3tj
z^CfTndDi8LH93!_UDNGNOAhlrf6j0Jw_7hA>lIpdyx;db=d{=%rUsQhh69^quYX>5
zm4Ee{g?^6NYcK1VcJ#U>UtbsN-Y=Vd<@MTY9gi*k*1g|)-EaS=SEs$bPv4%Kmz|=*
z(_G}a+o&Y;$<FHDJxj9B^_#iQyV-YHDzi0F;76m`F^Sxsv^l}2bWSJrSg*_GTphQ1
z`sGIkY%LD+q?0G9M8?MIeoCsV`@d3rcl!Ccv**v>o^xC%Y?j*U)vGgjo}SsXrnB?p
z-QDH)3y;5LI8yfJ>eZ`Xw|@1WuBWG?r=^;`_16Ex_huixF>!8X-TlZ%N94-S@7X!&
z%#%qmlXSvFBbO?9t4`g;zBuo|-ED~yW_S3vJ-=ADA@T4G@%?9-<#TQ{<nkC8&l5j?
zBYDT}<qIcPMFs6%8nkvz>+gL}=2aH&u0GQH^ho5Nf|IMVIwNgErkmV7^p{b^SXuep
z&qsH5oV5A>XWxJG`ZqUD1}|??D3IA6p>^z|!;_@q;>U;k*Ijx2m0MizN|xzF?qfY=
z%jc@Sym8})W39dB!k{jbtIl61%uHJu;&=Irb$<Qsxb?=zrd*4hb!YeY2fun>UtfRU
zqVm<14_XUCJS}U^8CE`gZsR%0X<@;~N3G#cPJe%QxBAPEz?~tLKc{}?Sg732#~;7g
zYiUth;l~>n7Y9$Cd^AWh`3nEx#r$%16&3q$zs=2mf93U8lVGu>4HwRR`*!Kmr+4r8
zOnWA)i^o;}Ej?e_?8K;eC2#Ar>C@-iRPNcld;0UHAXWwmMa~Z<{{n*#AugNWFLo&H
zTl3Vb)!)kt9>rxJu>Ucg-)4c?v1=8Ymp=Tj`~UB5>q+(9igq@BQ{Q}>G{0`o_sjmX
zmdDu}SqCbv{df5HZU0@J8leF<{abntzi4j%{rh)d_4<6)<38O>o!V-z_@sW`t9~)+
z^@TqY=ReI|`|j*--s5|0UVN<o#J_&;*JquMGrmQ+|IYoff8YNIuF~gvosW~-(*N@R
z|2%*GJn7l9bp@MFyH;mgXMOx-|9|sSjmf=shC0%cZSSM*ItsOCswdvB&OfVf^|0ai
z?YS0DcPmwHnslz$cl)6y`~Tj*XSur|W7UCKyZ=5-+jCF<%(b+CFZ}Zuoo>IK_1gFU
z(e_>gubKOA@NBOCb)0`^$oKFY|9|!0|9x(0GMjRJ#cspuB&Cy2;=kPdRaF1JeYLsy
zBmP}S_TPL}yRBY0>*@5qfAa5htvK>r?yL|qZelf_6k{^s@8R2Xf6h#J^fW(q_h$Ym
zWv7nJ|C{aO^;p9smht~ymUg7{%vIg5`v1NJ%1<<zez9SF&ejy|CwszlEVjRU_jTh<
z-rx&W_1h<xKkmI+8}unUdT#xX<K@p@J03L+Id$7<@Ar$7J5P3QYpVa0uFbsgchF`h
z&166KOxI2S-yeS3uD!PPrV{Jk`%)%SduR9Gej4S=EOjb;L1R|0gSNv)zJKrS<N0?!
zIcRQo_szY(@pYe`ojmz6`76hUZQlGzzkgq!b=IJIj`ceAsu>Rs&i?=B{~c?)<;&HY
zG<?F%tY+Vi_1L8B_%M3?`RTgJpMM>{|CfLN*ZiNI|9@2^@~*avyPuWAbl~C5$orpj
zju*<NCnv{xh_d{<xcIom^X>WfUw!+PIqTN8vzvXimQFR}IVSO1eebbv=l)iI*WX+C
z^4i;IPnpj#JLZKiFp)d*lCg=EL4>=ty8N9@-4_q9%6E6XpU2zD|EQa^>~G!rFzL@W
z=eMkh%I%rC=JwmGtDZUu*q9cISBkh6%6Ka-nXpsj>aB>aW@74@yRYVLogEz=-I}y8
zLZ|SY<LbnnGp|{lFTTBrV`-~XVsh={U%k?|Z{J=YSMl|a_jB#5Ui+`#zH{pk!x@wQ
z`4;c0?k#TTzkdDtW)oAMRa@6?k(;(^VdA>u*R!P7PMyNEJo47t5~<t0SFc{3yxdR7
ztM$ZYowJ|k6x(fys|s8)VLtn+t>-qax&HRun>T;Xz5ll^`}VfiT5Bt1ycL@dEMI!*
z{r`LK-@Z3bPfz=mDA86s@2SLN1&&E7p;5+3Ga5rxj;08F{k7Mm^ZmWO*5>BnI-<=B
zB36c3&3(7G`a8$5d9MvGr?f4c^2`#n*2=D=p(<|<OR@ovX2CQysfL-)W*RR)KiB$n
z<-BE{n{R%pJ-=m**Vacj_|E@OkSmzS$e_lO++uJos#|<}L6OYzyP4m2-PPbRJoa~k
zJ7=kkc_+Js;@Tx5N@q7|@Z6qTw*LNQuf}T}$vqznF6nq$-92~2<?of3m!)UVwzjtZ
zeKxJOMuws4Z{60Qlb>TcY&<9BZNL0}I@?DEMztwDy}iCZJ`!ygGfc|L%FMS*t$WSZ
z>a;ejIM&?rvd-zOs~Zh?cF*Ngys|a-{C9KnYqD>rofe&!>eSKvPW!{(I*G4`?T(%J
z{^#Szk3lO-{`@e!U1;ERH}AYb#?qL1v*ty`MsxnIJ!qUKaY?8}V69`OufZ?Xd7u5Z
zH#6+M+9k5+_G?{z-Oa3Kf%7v=XWxy}_e;9ZueYzvQ0|EH`~L=Sp6=YB^ZLZZ!)wD{
ze|sA(E&ckqzsz>s(}i;^JimSWHhrFrpwpf|pS0KS{T3zhO~ROw!9=9%sIYpUzmH#9
z<gzK37TDGAnsTjTN{eaIkq$^v`sn)6Y<=H9*Z)7RUfsLyX>{|R?e}wME{WQ7HqL%!
z53BU<yKdG!OIA$l(w=>`EPX>ojnefGFFrn=|L@6MPos;kc;0MOGR{aYzrH>9*o`>t
zn0=e0^moiqNPFPI;goSu`G&&$I}z0z_K2%9HTFGTBN1{*XL``zoBi(#=3UQjjX5R%
z=k@JnzPxE4rf}=Y+~%45rv1I0(}LReT(etOvp)Q<dB6Fv`>V~9RnPR4r7KJca;kQ{
z{_*YW@7t%DPw(Cr@3QWaz~;u}=)zgz%<0MX+r?W|b0yhsX0$KMw2Qd4R%A}r$>Q8&
zJAZuK-T%#6@S1^f?7p(~7x|MJCfurcfBCA$xvISfvm~}z$*NrR+x^|$K1*(v?CjaA
zYRk%VYc}2DR$h7G*0XyvUN^C^Xq^7!)0`+_y8YL`<NST+_Eo*yy14$|j_WU5u6D(1
zRm;cilxs~~8sk4%W>x6%?ego)w%=-&JJJz!x@@zFIp;Uq?&6KNUfj8N|9Pg3x$)jz
zyRtmX%QoE!i}LzekXl`ty1Xec+dic1^w&LM)eV`y4({KTRdsDk?yO~k+>(WX1|ExV
z-pw(Qx8LR>^L_W<pp_BwtN;An|37x+yl?9daU?P@Gc)}8{{Ml0{in&*zjuD%ihFST
z_S_GbXTP3*_h!nngE@C!w%J$wue0tc($sbo6ezKpn0o2^`gJaWR>pB0OtZN?Ip(bp
z{kM02@eg<ToGP(DYJa!=Yc*YC(RunQ7X!~DiNq;KHi|5Yl1^^hxMfd_j>zh(Uei+N
z`nhYR23SeBEX({_wfBH~U+~X2m(Sb%{W7^|XVIG%HH$ZHm1?V;=l<8uSoeIf_1trg
za!+hduZ!J(@$I*Lf8XZI+t=|ZANee!_{8eoxpRJd<IZ2wIsfx0xA-NKyZ7#1l-gwC
zxmia%=>}`Rz$0<4X_?z@tyR!Cb5?d=?elNHejWRm3~F3YROw8ODwIi|GrMQznUtQd
zRk3MNiTn58zjOcQ&4-nB52uD}B-@<c60|Lq_wDxGfB#*%vLrQf_3G8(c0YfdJ)Qro
zQg6wOHU3*}z5RZ#zP`SG{nZ@B7VoD?8v}HvYJdLhuJ&43^ZBQQ$cH<5qPOuzAAS4o
zZC%OJuAo=^{~p-ytp09y@P>iJF_!|qsB-JO?)`FW*RSvE_n%`^TJ-M3L<`SNCZ)2=
zZ@*u^e(l{ImC77k)9+Ut))(1iqC7=IGxxY(Qo@-R-+!-rZg}k0+`h*ajqeT9lv>(q
z?>l67aVD?1@1LHYZuvaQ^ZM5sd49H&7ow~=m|6-~U)5o0RsQV$`{9FITUXD&?=kPQ
zMc?ng1qKo`mbr3FbW%AVmV86*<LYaUUJME>!bx>MA1L(299L!$c4`rboW`lBbNbAs
zH31rFk=yp|Dti8IZ{GHDP*YAnCL%J@vgU`!`rD2Y>~$ZS?f)Kp?B4(HUHN`%OT&+M
zDj!>{3tfHJFFiu;g+-nW|BSS4Z;yETbQ(_iuw+VK?(Ai%Q$N+*FP+nS*7x?NievBZ
z>|H&z>gUt&tgEYD->}~O@Yyl7r6om4i^5ia-4%Oy0f%tY$IH*fgwtkC4a(eqbBk_v
zRobo?&F#^-JpyhS8TIp)WX^lO?d^v-?TIfe_*7eruH}}Wdg?W6S&)|^t023WAK#-H
z0x?=*?eqCA-`6=UHBI2xzUkbJ26`-Z2U&zSZQJ<s*X#As(@NjJoBOrbS2cC7UE!l6
z9}T+tWUa+q1sNii{oMP$Ha|7>>-W0<-?Og1Dt^B8?efZk%xQ`ajsi25Nvd~dMpn*~
zzTz>NCE17L+@+EiYGNW>Q-Yj4cE$(=wIzn=O?_<9w`j%n_x4qP4Ei2#-}m#{N8#hf
z^LSa;oZtLY!g%%6{VC}dH52}wdY%g_Ym<(2te+TlboZaG+i&t`Y|~HRVVK~wm(koi
zZi@Et6sZzPW6`5|7e9B^nTInl{64ZdO_`y1%?bv=g=sU`g&edFCSTre?bUdaEhsyU
zfr075&I?Nya7)>AF$kW|dm?mm8yl~ffJ1c@vs%g?1qK#|O+F4*%s0A>3Vaz}FjWL!
z6*(ZO|Ni(+Hr|*7=IphCj0ZmlFuQCDo5R+S5h0?^-Sc9K!>WT@wLBKfWt^D$b~nQV
zgINqYB}oh{Y_b};qA?6NdW{$k?Biva*rxHcK~TF==~`nXgRp?Y;bUk2$}zb(m|y>v
zrsMA&n!@u*hJhu+X(gi--(&X~UpM|){{Pj+Z0YW=39}vSeN+}4S(mu_7UO|=teI>K
zMg_MR800uQoERI}u3T8qn6$uQ!owZs%B&5W3wbxFiCkh(D`v>NV9UDY5%Z6oO?TKC
zBsTjpaF{k+i#W;U7NW(#az<ha*M`h#*@g-We#QTJc=oxCB!|)QQw%!IT`>#?cDyfQ
zU^r3KDZn|UEo4U<D;vi=W`?peG1+OeL%UUjQr8M7w;1ZNUHg9jZd6?Ezw-YdU+>?g
z{`2~I?)P^trEm3+NSr*A<8k7}$o1FP_V=4duiah#?wb0m;`Zl#GIl)zLQYX)Ry8jI
zCM}b%{cv#Y?d^QBRwX~rnzzr?T$cKC-)W!j^pz!V)@Llb{;sTO;_be-7JSCO3=(OU
zmg^=j>pbz<#M|<@=d4dQ<{V4eR9UhanuA&d&R5#M5%y7XGH{!gn(SoYG$m;16-U+{
z28GroVsE!tw@k=d%ES=m$<U>FP(picYlzp$M8TPlEzYKC^Bi8eQuEyB-~4iS_Ww^v
zE<U{J%&iFBF1EdS`Q_=;gRCT6yu6N=`hH8|WxAxIDk1K*^y$*2{Puqi6u#+Rzb{H_
zYV7r;Q?yh$kF`Da(43ihPHt9gT;#6e=VppWO5cEHKwOu8{agKgeeC`)9hS|;o436d
z^2s?q&FO=VukZvT_ZwSux`V8Il)WaU?7vwgqyC{bOG2--eWxo&a@wqh2~&*DyG~oy
zW0)3TkTETlAwh~wbxJ^1^t9aQw!|k+9GXSvwgzzsDBdvfz5MIes$%X|CASswZQD|(
zdZk`AVN^W-`P}}RxNKVqp1w2kXDj|KmjC}_vi~fl<(jay0Cuh%b1jS0ijxl)&av^W
z|0Hf785ucm-n?l)uRp7p{@l{dLi|u^&apFV-4@@>y1DJ~@491~XU=rC-d%nBcJIrX
zFVi+>MwSV%G)xdly0NfH;E>PdO>5LopN^a*bu3^OyW-MIx60-$Wcj>W*;DB97KVfW
zo-GTSB$Rb?TG*->9oN7omG>UqEcRM8fA8;ib(<{>1Lx0~b?erhFE#Uv|1FmP_u=E?
z<L-SjC;wNy{+asv@5au~uUk#K4bOisR@7Vynseh>V7Sn8(viYf7JW}|1aTd^vA(L-
ztw+KT+EV-R^vC&scfG$)`*wZSVYZtK>i5mv>(<c5-d@i?cd|(aYXd`Oz=to)ybWK1
zgZWv`ulx0<=I@y|KR#>LeQef0zjXhXm(%yRFs#(~{dKhP@AS4`+K=nSo*S&vZ>uW%
zd)c}v{rO_?9(hG4!D(J!7pJ7I_T_ljTDaR<!*Uu^>pZqK_Uj*4n|0LvdcN}bNAcCa
zia!dht<U?*AGL0IbN$A-7vujuxcBMY^l99+A48q^q&_V0+<MJmO~*z5e$BPhuSID`
z&;9?&-Xc<K&y4zW_Y2}84l7CU_a4!?Y@*A}@aW(I`8Ek<uOrp(_m+R%yxP70Y=3Y6
z(o8N6!5+!vw!}O8%isUyw_|89zgO}2#-Ezx-4mbhJW<>{^U8w16D}WQQ1&_TdGejI
z?b|n-l*Vok(TbWj^$2szg@AS@hLs{qT|8%{Mov1yk$g<zd5rejDc7QcopNs*@;Gz7
zwBS3c(JAb(BWmRoZ`ZV0?7#F*-cdYv?wr}7imWOrhPGb&_HUnqI2tDiUE08NeVgt5
z+qZAO|L%O+gz>?{#qQhl?yd=0wcLN6U2&OVC%fk?v+uL#mMxFbWOtk>^~Lq?Dh7w_
z8@KNK_%hkw%zXR4pJ%uG&9@c*_S^q*pT%`4j-^3flQ*thx$@`FWb?(+{PK1Srs&Oy
zSrMYGt*zZZ-{w|Ky#439_btobtPn90V?K7npi;~Ga^lI`7uL!MKdM@Hb#q?K{<zh>
zvQ{S6aqDNFd1BeWNW*i|$Bl+wFE5;_UXjlyzUOjg`R=_*D=k8H{Q6tB{WkaE4KbSD
znyn`Uk4Y$dbsUtabxi)cUcp=V_}51kc{#Zs-~7A#yZn3E_dZ$cu(ctRRQx9Gurn-t
zb7SM}^1S!&-o@@Oto`>Q@UqDY$M^U4R)2kUb>_^K+~RSiG2dTzxfk?lp1gFW(6;B}
zuUl1{Z`u?-a@iXv?lh<R<(*fzytdz7%p%S9wKhLPPj6|6SL&SfNHN!mL6-{OM6G?c
z>)zz0OT#vs)+j6VJPco(c+^ng$&GE#EtJHot#>C%>{@4SY0Jtm=d;&J6H{YZme#v>
z=SrLBg{%%uo7FO*onJ0)Z&hhk)w4%Oxes!iiT&V8nP+?~=X&n8C~a-;zTETY<W3d$
z87B3#{x#tG{k3z~``=zK;}8Er<SdDgrxOD{+5a`)|9}7g&E@y^Ui&>s`S|oLJ<NSI
zCz+Z5ratAU^=zqpr(j=xNPph{r`+{<6XIn)-~X_sS?^C*_W!7l$&IZcL0JM$?uOyB
ziUJ=QDLDWBGQa;}gXy1JkNkZf?_?A{u)n~X!y#Jo|EYuZc5OF&85vC26c%t^;?j0?
zWbyeU{{Le3@_v6=fj{@d;vx=zvdtGbo;gdY#lR_OW!?Vm+pqum_kF*;nO$DMr)%5y
zef?H`kIyDQIXSt$et+27qI1)yPq*LwOH%R4qoddRWNmkCy=&mB{Wx;{_4Ad-Bo?<6
zom(o>C~s4KFKzei=aok{HY*rNc0WG&{C)9K6Q>h}F{gtVCU8ssuw%$rT5+!ZYKnyN
zX_MUBd0V6J`c>D~zWp}WI&zke@42a3Q`f&(uGYfByEcqlF+?}qK-J5GL179*LkQQW
zn9N?zjk3o#%3e<KoW!woMdFf7CWg(MH;e1Vz4-cT+v97;UTwW~<J~#4r9Fnq=Rb?<
z`fSb7?tAQS|FfjD^y`~PH;dEHe=?DFxp?8N2N&Z4L8r`FLQX!Xt;)ZxaXfjx?%QU6
z`@c`FoMfGsI=|*m;ePpjCI9|Bx@qhvkdu?g)Q}s=kYIi8LY&s~ni+4N-TL;>**)iW
zW{#;;@3FJ9&3#U<o8lcDeEG8R<*iY=T+Wv_#au6qHSc_EbH4K2<AV=+z4L$UOE(JB
z5Lq&%ckSA_b92{zy>Vm5$ukSXR!*7bmA&-Hb#;>vt*zDN?`z)wzMpS8`}z6#>#wVy
z)0_AA+V*{0H|>d88#eXQ+pyDRbGp~Z?Wlf#Z?1KD{kL=0`TPHtEx!2U#bW-`PcI$4
z9=HCwI&U-I>WBY+1svNlso6qrs#oTuocAUMPRsr0zAD{)Wx<qy$uqN8zxMXlUhY4)
z=W&IBM8q^#jjg%b99;9>SI<kAIHu6Wq1JosTJP)YyXL+#_nSLw_UzwPzSrh;Grjm;
zJ@2)jkMG*`>+kNWtu9Xf{N?54t68ScZ8{(4p5tzPRKD-?x2xIL^X~6UmUy$h?zMIA
z+O_=le-=co-S@9|eWLCByGz*`*1A1DF;O{a<@~*$H!nTzz1(lUl~MT(gBcSnZC+Pq
zMQ(e(D{AHaC9B>GD#L20{go0^{)GR3x&8m&{kQ+$TrSNYc580jtnU3)=`H)Va9-G7
zxNP129Y-rKzI*7!e2jx($|WyGrUfF2ElVeTm>&NAWly~2zj*t3XAI(A)EL(rPE|8&
zza`@&m93E4?i)7ey1)OP%DQh0coy!zT9d11kbZ8?yArEr$3H(#K2FR2e`Mq1<NkAI
z%$~vV`)}{ot>@Rp_CEe{*8G0W&!^!P=N^XzX-(5u==5aHbC$<R8y9SO_jMP0@A=Ik
znqSX+;$&{PG%Mrpi-(7M&+7IF9!trXq`G9r{Q2`|&6yG;=)|cSIn6Zstb4zl=F(el
z{p{atpLMoux2y=)WZ}s@8}oM82Gm>eEO6vMyTQ<L$_4%3;hCzYhnxj@1(c>pwM|UT
zTz|XN_Wbu6dyYpHAD)~PzW;q{*cpR1wg?I3l_JmoXrEG_-~Hgv!)Erke!tH=dej;o
zrzz5;;;D1`S!G`2w9HuyhqtZj_{@`-WBu*RnKOSbF8==R-tQNuj&I9dzjp1}bLZ+F
z_vVLWCx1*}U|5%&%`lPsn8dLe>2r$vI2jpkm-^4Q3tit|ZXK(*G$_bx<M#dg@8{gx
zRT`YRw<2w0h}OBY=dJsUYs`ba+D~uYvSo^jCc_7t_{hjC)99r|nQ3WhGjd%xt}UpX
z_q<Z>`1$;4-@P|%-YhG^y?)Q1Q@3tqiSS;#cI}TsLeJDwsrDQ}=VqT>cJRiZjmb9W
z!^6Vz?(d7$ntJ{E^+g#U-fq8dSM;M``(-oT*RLnp^BiXIoxElGk&o~0#cjX5He}W2
z&6}Go^u)dA=A|bk73J2}CMUoB^YinZ^us##3@2LOl-=?UN@&@v6B_k&XU8G~uEoL2
z{pVWNp8EVZZu#e}EI&mJj%`umco??%>ywk8u3ej!Ig6W{yG0=B_MFdo+oM;9iHnJC
zxi+`#`MbTlr+TI4=9=;>&fov{+nqZx+b^dr`?~19t>Ll5LQa2mmWJ2rrE1o`|Mr%h
z|6O?Y)#T%SyZhXEwNm(^yfwF8lTdV88MK&Z4I<IkbI+K|@$bQX%fI>7U4qL0%03*D
z3X^a>9Oblj>m?~g5f)a5A6LWUbIWfP+U%%)esAmR>pqvQjLgOP*@8NjKAn1Z?%meb
z*5u>;?SVIP%)E~VZNHt^Q@L;c(wlXgGiQcvjF6dDXjdM0yUak*$!p%ypt`_USKof!
zCN(?JUPkJEOQMTrq0a8GwE<Z>`X1ltyS8Eb_WIx7*7|J^*I+4}^Q6+w(z5W;k4|B3
z^_=4`x7}vHtG`g?{O1J%TcY2V?e^ASb$Auo#eRrI@qh%c@^mK-O~FGK6A~oc)`n&0
zm`|HN-Q3)K|Hogi*^;MbUHxoxy_CCEDS27d$3Khz{@wf9e4YRKGci?<gJh1MK7IP}
zSF438=XXA@UY7aocPxXiM&hzo!)K9ghQHR{|E247a%%tjAM?zOjsM=t7C)Z#IC1~{
z)XbeR-(vLr9;wKAXwFRZ&}27E@8M)<`gr6>%Ug^3_wWBc|9$q^vtw0@H(q|bjlIz5
z%%5Gg&%gcnQ4yfw<Lf8rG$WB^-~1yVr}o=<O<HpOwPf4Fs(E2qMMa<9Jes-jqm}Vl
z6Hg9Bh6PKmM0x*AI`%Ezac9uOIrFV*KfSqmbU{EyPHt_<)5Y~a_5VL9uYbP#X^~}T
zvX_SHl?7ieEOef(7rU$Y`MKlr@qu1@zun4yer_IX%OxGwhGvtq;;x>VH_aBinRJ+$
zn>|*Ml$L&7vU^)<;^7m;hGDCFdaoYJn6Rw#^{$?o%ThDfPMvZwVM6N6*H+DrF&Zr2
z-``_r$=~~Rt@*tlZO<zc*H7=BGbw(pq~*aIpv`5!-|c>%my>rT>uP7`$(1i(s`xP+
zD3dw8$>RL4zjbTFsz0AS9d5Vp)5qiCM(6Zn_I&vCb2^7&<}|LAHTQqNZdthHnirG9
z%7{I6kAMAszrWwG?(<pm=g*#1P7`{R;Pc65`IM+>M=hVviC$)EbXW@3r2zLW?yJOA
zFzZZJnj*x&VDiN;sb}ixr*Z2~Tk4B>xAVzIMMmDdpTBPHT6xPN4u(Y<M<hPaiQivl
zdpf9PLuzEAgqr7@8{gjDd#4~L(!I1;f3ES&nW^XfPjYfG8u#ct4wR{OWMGg;WQd4~
zS<=GyNJ4SS^P1FD)h?y;-v!h@oZ+2ic)0X#(8@zIBInN#smzPKcI3&CD_5pCdg!Gt
z46!=F-)$KDq;hT4?b~;6-^}FMJAa8lkXMU<+l&A%4o%JCiOVCi0-{!iwDDe9wrtrY
zl~Avxncu|ie|pY)-s-e4Y_;zd^*()>^`Xa~bWgW_`_}aLUjyGqYuBFbJ$u$s#Mjp^
zwenup_DfUDqt9BGzn|K*^y9CJz3-G-IF?FGj9MGE_KJa1kKy&tO$$yG-+TW(=XRlN
zd$C??!ZOvit-Vpq4F@C6?GzDGR{6ANw%W8zy*W0e-|lz^o!W5y_RZU`OLo~;KVN<(
zAyML3;hD`>KG*gbn)0koOe;%cOZ#l2FY29~y!B*f=gXHb^VXYxIcy|R{VMX@jE_w>
zr^Y+lNC<eHe(H7QeZINWj0rz?{;adF`SBvLH0R8Bo69CGCt6R~o{zSuEJ{sHO;2AQ
zqIdqBk7eKF)Rno`+aCWBvP(U$D&?~7b=AK8n|I&N$Vtm&W4OL9Zs`>V3EtIq)^GjR
zU;q7P^ZB^iuc4<mwFtBb+}^Zo`7$*%^|;!nq7FN5zh!b*eN(9=W3BNy<9UCjgxcGG
zz5n#-(`5C2?xTlxPCqx@OZBozvfy(|bKS`jI=+_^Ia8JfeT>O3PS)mVdbv{bc%jib
z+3T{ij{m)+$iup3;kLb7wv>FncGkr6+?>cc^XG4ubw6Pv&ZIo2`_3kv<Av<aj+0ax
z-}jp!6|Kr{JwJROwVLXj-qiLkQ0ct!yv(JN$!y7S3vaw$Uwke-J-uJX5|kCDO`GmF
z*Xm?to<v(_q__VxyMHfEeR-3!QQ*$b+T(?L6*vsscJJQ({k^?}w7j&uy!5PP_TuM1
zYb>ptm+q<5>Tv#40Qb>LPrj%ubrWFmwCQ-P!XwYmwlPs6sKdnfvWY2Aa$40h>H8JE
zhLb=0aAih?Eex0vl=J?b$I4^JkMqx(E->ling9(iP3yUO2U!@F2n2CC@w6}``xso4
za?!JRzV7+eV_EBxpF8<oQ|CJR=)!dyuHXIgpfQP?H}BrPckkE~sTQRk-d{=j2NmR|
zcpZKE^y=NawwE_;3GzOD`lCWwjQaCEw;S)yy}R+F;bDcRK{KVM7`7RLa^#&mGiJ{G
zTAN>8U0zw4Syxy0BTH*(Sy?&5f~b`|!Vyz~I1G$?=6p8sHa>TIuHV|IsX?BKDvD<e
zx}F-Pu8Gj8`_<{p5fpT+P{wWH1g*0{^HRIh#q?wMJ+bslPM2orYE^n(Q<}RsM6c84
zd~sqnuT)#@cZuJ(Oms9^&u?;C8KN`&uhYT@zvq1ZdiCnbm73=ZkG&Rt8@BmoR-jYu
z{nuZsva_>WoemnE?Oodzufevj-_VHXv4Zbs*G_grrxV+98D4z*Re8>Mo^92a8=KCA
ztu9T;^Yfg!M04q}YhjPyZf{Q9nI^+;bvJMKWzFfQX9yfGeErqx;E%`tcKfQnZjM|3
z`&BFV<jIqRPOaBI*L<;G&bI2u2SukJM?SVbKHi_6sr6~jOrK2EPd0*`VXI<Rez3WJ
z=T1~~JbzQe%$(xv)lsX(xLkWq>R;dez;dC+--}bV1108JY%KV7W@XHiDuLg10<E=&
zGG=++PMVg>yY~a<(of<0EZ{9&Fyqnn<J{R1XAGuX`<NiWtK`<}w9<w1q{a0pPDP%>
z6N1XBW1BZ7EtF_Y)I0k6eno8d-<=ovGrnGn&Ohq;>)!77@7})M3+lW)Qc|3eaEM1)
z@VvhEXWRU$s$VB3tCzpKxAt0A@Z`xC74pnx2dz5!%SBI>L1XD;6}ASO=Pb!dvlu2k
zuUvlFZ_<pQX1>q05)2L!-xw1z6whzg@eS5oni{q4HIu?xk>_)Qnv3JsUODwN_Il~c
zgJoq>?$4fWueR0am=Y8@%VQ~5Ytp16=6UyG;-aLaL0LmvgllzncC%xO)Ug{sDz*mQ
zy?fWPHm$I}zW(LOOH;MwZ7V-z6n^xXwWLzc*Uzu$-0ZVzYBv_JFy!2})M!mf1c8U*
z{r7hkr&m_)j9VYSqu^j!&bea6VyA)|??YE#wf{NUzVgF^gVNLW7!Uk9cC7mS-t8MU
z2(YluE1dUndG~>0Ck{myu1?OrMT`tzs%+;iP4}CB@AiFl4o}6+Cc;hz$GnavZH<~e
zV@5<=q@Yr{%x#li$2kFBzNa_ouD+YsZL|D{0*m`ahf{k(^dzTztFoQ<JaZarkLJ>{
z^0M@_<x8i`d%iSs*;X|PZ%x5tO6ON5sub!>mD+W#_#Efbd9Sxx=Qayn-c-GJUFIw{
z)2hG!o*ZF0bi>GZ-t%S+r73)DfxEBHnr%O8ndkEB($ed-*Loja^t|%>`@6p%9Ohqr
z_0^w07k7VuSNGxG@2g&wH8p!aPgM)foObQ_>vhi!FN;*}+qI`ADKW9W{{H9M$upY|
zCe+l}oOjjxl(xC@;i1;3wPLP<3%}gDy4rJ6%&wZ9c6R^H=I=|L<>Mv#ZP&8Y^vG}j
ze#?LPwby!kzP$a$1Z%U5Sk38Mf~u>lr${YL+ITll*1Bwtz^BXQ_jcC*w@X%2ToR(g
zXR0$bD=Xmo*G(qeiy4nacr*$su{2)`6ano)+$hqfxX?tB=Zdj-{kffq2KT>nEWDfN
z?jiW2)k2QJ;lc0KuV2gW`5(9YuA%Siuh--4H&?VJEZUM+ersE*;pI;;+poV~8aa#m
zVvbq<y<Lu+m0z!h%iHbwfA9RguQvZ59p#Sl?785`8OXNu@VTjhH{{QC8$61fl@_@*
zYI4xGYTMh}X6D}CSNU1L?pN^fZTc}gDqcNldb^85@mR#PWq%D;UEd2D!rqx1{k!^i
z_Ui1ZMLPp@%5LZCbI4o|t+eZS+>@?moO}CO<-BDppI1$JP$w~KTB^0*`pc3x5A=iE
zGoTjwkFSeORSf-&8KaaPq#UyUuK9f9`P$cZ_L2Oyr?*~Pz^J%{vF&zlkKi$md2ja#
zI&m~!W8m0wDJYXcfrbCPB;VSt*IwO};Sg|&%JdPaGE+OmVWP2gWuxo5DVI2uKUFg5
zzbdfX^Xg@Zefitz(Mtc8)^Dk+lB}u<XJ81*>S@2&7<70kL(4_S-t_`ZOTQG%SZF-q
zT2%G|5&p%${v2A)-MxR=uIbEefl>lBiT3(ak8yAujk5dC#@FSh-D}9;6xGa@ptdom
z`JdXZo&1%FyxHaX*SE<s9O&R!$=1y17I9)u`kn|Kt8IUOoSb~NmzP0<rSYvrOZwq(
z2W?)4!zDbd4}LoCjPcuiW~1!&jhqWB=RIfVh+qiN5aXAfm1`E=FK^#Bx#HuQM+==d
z9}U`gGe^iv!0AjvTVlkt)SG6<RL&Y5lStO#X!2T`b-VAHmG|c6JxdMU)=9f0-gy7j
z;Mf$y^IwhTeXWW;Ug*8FXm4Eorza<^-|rD_ySVUh`{W7-j?$R(MrR#m)~{Rp_4nV6
z8$Swja~IAL>0TPNamU`hzM5MlZr{Dz$<|!7)5g;9;@dLG<jh&FiSvV=vH!cEyk_H7
zhK89pXJ&2H;*V=DTKehE<EvS@<>mSuTvM~I8t|wteZ9+b(v80Ax38}5{rl|V;?KwX
z<<rk}9Qtr^vAg}Bi~Q&3+M3%MUw&P(<AnB9E#n@)?aoW51O<5I9G9!hzi~S|>C=f#
zI$k_k0X-W<7F~boQg~)_PIYzlj=CVO+l7K^Y^DtJmMypC<x^yEn31t|aYn+-Faee+
zL8oRs-|6@uxu^C%|KSyPGnpNBhG>a!1&Y{K{m>9!6rmHc>gvMddlC&8WRGurUdeDk
zVsq~C&o*6!la>Xo+`HGd{)I)D4wvGrvuP4;PEU+CZ{C*s{_Q)BwX3g2E#6rA``lau
z9{u=THGhtDIvuS4e)oIcy<MpiIYmXEv?tBZx~jGC$hNm$JMUze$l2DtVLf=}%a^d^
z)d3o8ju-N_zq?<*W8c2O`7<nPe{H$;U{~Jen>kx=O-q%XHFKT6&y8)u>Kiko`jTg#
zIa3iPy?SZprp>#{pS_7>c+vjX!jrr8(32-iUhmo)XMg%rlA!#|+1Xof&9D9T^3$iH
ztx<F5%_)&-mvEc5tofircCK~VgX(?nlba-y8!l{^GcDoH%d)WWYm-zoMYxl<N~y6Z
zrerWQXml+J3cRsB*S%xT%w-~vK3=+X?p)sPyEEs{w=aC;vNkL@=-9`GgcuDG&81N*
z%XYIev^o{m*8Y8VcDD6x>-;^1FQ<mb=}q^3>-YWK+vuZC2FBK>E#+^`|EqL1EW4&=
zPmosQwPl&S|J@UpJ^kIP(#d;RW4gAq^y};E<MVU!tLK$JoEomaT<wn&BSXcsqdOTI
zoEC1_yxG{!E>25~U*77{o&0;dN-uAEn_u&|^!VpT6&K!?@HQJA6F6}0oZt4_Uu*YA
z=p5sCT6ypN_vo`~=UrDyoRPDtx!`RNoq+)rFW38~WTmgZf8$l@?#?N*1X3gpUy?W7
zGT-gIiu77X&84P0^cIU`uXSB#Vly>iNx<H?Qxb`67dcp_M`e3;CO(L>PgXPJ;aafu
z631ej={A!a^SyYZG?y}Nk;`(HSUl(S!x>H*3=*ppojlH)Pj)HL<2X1a>B0g=4!0oN
z_+rZy?Z3pCWNh}XS3EqI+s(gJt0Jt*ROI%&Q@Mvt85vqE#Lp<SIZnA|IX%cW*0!{P
zZ3*L&30}-gZ<uHv(>O2s{Lr@Eg>K(`HeNX2`S0|h8{DVLJ|$RYu2_)R(-L4aeM-XV
zMM}@k+x}dTS*WLRv|;0wC<dh|H&|B(m1c*k7u@7-{k6SG{MrVe%PJD;o}2dX7eC(l
zdS~+1S<inTzO{F)+v8`w(r?RNe|c%#{=6^X@Q<XWTieplKNUEfFeS)|BUx=>NT%+m
zKMN`!JKES9&sMp)H9LH}+4h?I`qR9e6?u|nzW&ZVcQ|hQ_4lfUcV2&Ic`l)-*g9pB
z6x%V4vqsHAPG_F?z29*!L11f?u9GIyjr;eHbNt>nUCr~D@$tfE&-=@)?yCDwn{usk
zp1ggX&H3WBA^Y#w|M_uo?(Xu#23k|Q?*IF?y}Z2qu!hg&FAtmB=RMce(_=btC1s+(
zt#@0h@5&uh`CywCHSf9Qw5{9s@87lO(~pzM_rJgXT9_sgI8AoTbNR5Pf0aCiw%=Zx
zwDEwY_?+3(SQ)CTs}m*aN}h5Z`tjywv9Pf483VuhR#)@3Z{J@2?0NsKX}KYu_B~sI
zKx-~E7jg)zy3BhX)Uo&OUUvR>t5^T}<E=mS)Y7WG?|#_%Z}!{1d+W}v_wR5wCFIrR
z6%|bq@ZuDmv;EfFwP$@FUsCPa|6?zslfP@-yrr!{ClylC%k|G*s*_M`**xX54SPdp
zC+EcHUYbrB%Wv=f|DkTb{5;$0yghb)2GhI@)1Fky@h*xg_3>boGH{yn`ET6!W4*H@
zr|tWAY-!?Q_j8}`?!9}wUvB-HbziFYo}RAHAA5U=z}v9budc4{m$SF4dlOMxbm;S)
z<l}ws-@U!Rzx@5XySu05o<DO&Mn$=7x2%(f;*Sdp4<FvwzO*Q{s%TS;mU2(!w6*K=
z@9eD(=dv_3bkyiw?6LFQv14wFFIpItS7cQ!i_l?o3zV>Oy}eDRWkP1u<gcA?-_G6o
zb?e-@bF22|39Q<BtOc}`<>V$2VVUEF3j=JvU)ou>|NqUa=kxCGduvg)G-%zmV^e|x
zMLy~zFOzg_{`>du$6pomp0_3P-1fb-?QVw2v}x1JwrxK@w>ooCT>Y+jYLlH>5>3p)
zE_;b_9X*(Ez-P1kH_+((@87>afBt;<iv7Zn?RVWcBDe7}^tvq$(J@Nf)u%iqDmwOd
zo=Kmat(C29>da>ockXNz=H8xve^>GIzSp}RfBogSSBk@}(8htIbhqtcgH>CzRtC6m
zc&fIZFg!Nr^VhGvYuB#bxN)QRbbWtcKd+?@&1`G8`fWb*c~8;C6PtU|Z9eQhdi3(z
zu+NkG?e~4U*zR@8d%AvNi%&44!z`8AvuE?m+r>o2{{0qxUu&AzVROILH}@2NPSZQ`
zb9$WBi{IxvK<yk*iPRw&Z=Gnrx478dXx8&6iMC}@$xAdGIVLdLoaSxPR6WeH$Y#2b
zV!*Dc9&20Jco{^L*>0E^Y+K=cqJUei_#`KX;=}+C=1nt|A|z90)J^3+YUsf=M}Wbh
zV^ZQbv4%-rTD_X0UffH!HgY-%DLXJsDe&p=);S&$#JTc|!P{=3srLI{JW}B0=5S+C
z<n_v2dc{DNlQ;N0LtE9s=Uie;0$#~I9Bv#ATDnUv9oCPG5Z2)c^YUcYWaycw67l%?
z`88X@rU<mGa1>CMV%WgqRJOQB$c0mlMcAo>kxg~RqmmCk-oJM4J;R+9p;o_7t(7w@
zD089V!JdTainb+oW_$sed_G4mSvCYIh<L0uP)Lmat<Auoz~JfP7-D*&*fb*QwX9{x
zocX*Tx}Tr=>-((LbWPF57S6MmO6vFj{BUt`g#a)2ai7VpfikUsHG0&Rr^Qvj-MVt+
z%DHcIUl*TcRb-GzyWDVXuAlYkpruzX$j_ar<`&^q8Za+pmYSo$9Gk5Rw$^=k@bA*(
zrM+Ky(`G#_n)!Ln{eA<tWhdF1cSNl|ch1N7vXIgHvR!-Y{JRnlJ3QR=&awLC)~#Eu
zx968z&DA;0@Zj(F``S}arHhL{?~{4iK5@d&H)l+az4%wV{$@_yhllRr>tkh~P2pU~
z*36M?WNlsi<wYP%#*CxFB3xdprOos2?5f>;{p}pf%{Sg{sk%FF%BAmrC#(BkKmIyO
zd){-em&eMIlWQNp*|~XHs#@kRZqKRl1p!?XGNalOXDqW^Bgox!AjKye)B`S*+5hFz
z&zsKelT=P#DoHB(^mO|9{}<)|ef<4v?*{pKR<)-#t*P7ZZ?G;*%X5~JW^0g=ID?ep
zk<WYXzyJTi-M%FD`uEz~8yOWkCmZlQR<W#mb7SIR_nQ0Ok8XUgy<MpFbkm9AV-kvO
zm!dL#84MJIG?$t#Y!RB2c5|_N|F`eoFX{Mh7D@in|No->teJBwU(dd8qPzS0TPBC)
zmpd2jxc@q_Mdx%_)MuToveylG)|P^<IY@}gT)XvMdG+bjr>m`Z2TJfgVo}byoi-`u
zZr<_Fds<stgLb~L;!Dm+-(C3lSZ{Ut`)Q}2p3aX`n^9sVd+f%eM~hAzy>w~v?d^G@
zT&&+4_O<lPJY&M$+LSqKZ{7Q2UtfpY{VGULpPg_gYip~Bv+TD=+2ZHtSWZ4tc&c*u
z-MIL8_J*q3CMh?Q4vFN<X`gJaM?Ie--4>|9;`qRHn^eEN?Yhv_PrZ(A)0x<<!FAcB
zG{;@*>dTT#CTqi1KR-9Od(nrJmoD|!|9PBW_gVKmzt_=4VO;^Icn)tm^YF7UuhR9x
zr6N6slQ(K~%{m)q&trIO+vA#j^IC#<wLB*|&biTd`}OzNkG~$^zocXA`}yN!_2}s6
z`~Uy(FA-@=ys>RAw`A+zpp_+`o~&$b6>hljcXxUI{e4e&-P2yb=aA3lt9jAWwpNq{
zo~WtJ{Q2wa>*;#2b}RHB-nsMV)vZ@^Z<lZ1F8%v#+Ku<yXRTfOR6RJ@c=`D`>q4?#
zOTRw*tZt6V>g?>de#cAa#%-Ved}n5)<@3y0(@s5|`Eus{f7bi&zARxVS!?$1+0)Ze
zua_=e>Tm!1%VB<djcHzv50YDcCrY#~oG?i!NN2i4^1k=aEB9@`pJO)r@z;;dlVsd`
zAO#s{-0zm><Uf!5<+6`<Fb8RwoM~ZVU}zCIwqPn7Q;W@7)9PLQM>DFFJRaHjwodTk
zn3-C6ZsJjmg%O%-r-~It7<;sBZJd|?$>+&V76#S@OOzxm_Z=;^)bTdqG16HV%(Nq5
zo99jeFRkXJ!wOz66aOa6;kvz~B}q|5oGUR!L1n2`M0Dl9hdtb0oCiI!bwxFnw*8to
z>HNkER~dq|oH*1Z7^X~<Qsikcl)CmeV`-bV`@G;e7BOe_j~N*pV@d3pawTY$&GelU
zgp=jeB$5SoK8o>L>7w^BAnNy?W1n_1|C?R7pk;{(gT~61fHO;$dA0`FoIO};I5kaU
zVa8VzXWwkymLN|)ulrRy?!V>Ln=`j&W5@rr&xfS0eS7D()+}sg*z^8#-kRpy&34Vr
zTYo*dO|eBotUFyyT-<NYjQRFb$3Nb?ckjxTEBZZ+3=IKMI%1{`&#U84Sy~0GUdr~=
z=KJ3VSGm_;TQ#-%`}_BA-hI-^e)m2-a$2DrOXK^WmxGOigC}!yb4N}S?3|eyrWLB`
zvNR}_&Dhu2d;b0J1?A=IZ@(=#xB99U!;;KvZ_BoU8aU4dnbvN3YjNCvj>a^vetFw_
zcW&LdeLKBPajH;doL;!!Jgd@2KQ;#KJX8FxQZB=nbFOvGj_YsVy??)Z-R@o6W*sTq
z7_qANDxbVn$(tL7=PD(>O}XTCT0=^q=h^e;-Jsbp&FR|gPZ>Es{s}QXY{1pZWPJ9Z
zf>;p8#Nezq@7@JE>BZILems+TEMot4bDmeb-d$XL{M_CWzm6IM375bpmGfR(1bHnr
z&G6MYIz^xfJYark(;A!e;o;$nG+veMj*jNdx=^$ebjTG4m%9I4o0=B}$21;C&QWQ$
z_-51p`HYFLQ~O#)RVROAiTSJQf{M;9*2vjzefa%}%vn*>R9jS9m>3i-#DD&~_b)-<
z>=~cyS)s=_u@%lqwM=f3YRiqBe|u)OYOJ+I$&U{=H$Pvrv!FC}seGG+q9Swiq+c$z
z?@s)A^eAc8(q@ZqHS=eNiL@p^PG0UeZ`Q1Nj7w)aPBu}UGS8}X)7{M6++1DTNUQ3y
zk2_z_Ibx{T5>d7>z^3qzg<C~>`R<!JjbYW*zx$G}AIrKNY&`w`o|x5P)2B_7Io|h}
zg~4yGRpqNEO(IG?PWL}+rbcO=`)tuCdt7ho>0<Y1yjd-Y`!Byuvk8vcxz3rR^HANS
z3t3y+47nC}7>2D4i{D#taNFChTepU--nm=WLvfNxYER^{Rsp@~+E=}J8Kzw05biOU
zzUgL;Yhry`+ODv*H>Qd5U%x!%aMc;Fool8@?dvw4r@7STylQKMWKMSW>YI1;MY`9$
z_E`DYamuopnKQkzPj6c)aNBzK(xS|dXCA#-=zPY6^H`xw`0A@ijl1vWl@}LhS62SK
zvvc$L*z*>izwX9uzs-4AfFbAhwW#mEAKr-IV+iWf@y)$GbMDNS->Ry2S0^WLJ(ysy
z<)pc9u*b?NUYA|C4q85s%(6cB<jR%&|KIZc{ruLgU$3vPf4tdomWr3A(}^EHZah3(
zJbAM4<F8dl5(0-EBuu5EIUctPt1n-+jPKG8<YK96XK}v0a9gVM9PWxRqZK9%Ashxu
zFN(c&);fAFH8p7BZC<icLZxz^_c0CS8R?d)H;Q^3r*N*^da0p7=nRk1m23kh)v1?m
znXP2=2<{bF)bk;RYvq;;L7ChPic_8&oo`8&_R?CqB~@~n?`4;i7zT%F&)AMiDLf9!
z%oS`hJhda`%g;=WUk&nWEvGXy@GjaqEhvk(!StBN%JixO;;C&>^`7pRoK1Nf3=c_6
z4Dw#MBqS))p<_Yf*ZzNx+<)n32{N`t2{HZszxjKb?=+d`GoL-*eZ1(=o1LMlxe=TK
zOI$8RUGmNL*)>aU<=JJ`brb3Wwx3+HJUXklD&=z8B%ezc6qr~77`PnX?wn`iy=LF<
z7?&`?C0dqRQk)YWRO+4Dv}uu&t<5x^`t!f{#<OJa{d{nzKvE0G^X_Hq55CD3a_;C6
zy!brlpnvakNqzOCx#>5#_shpDn8PAJb<-4ulRKAh{Fw4xHC!cP!-J-FfrmyuXLmB_
zJz?G$xAp3*u&t6$?$24|RC2YoRP_D7&-U-%zUw<KobG#h+p&!7xrR~<H62G4<a>|V
zwQRa$@!aycV#SY3o^C&a)=7ySU3|R%_Oh9N%O}6QVwt|hjU#sI$}_Du)`Yc8`dK5M
zTvAwg(L`5#O|JFg()lb?mPxvG1k6(Pyj<GE&2S^<T4*fy!R{mv&AqE)F8+4VXq1?}
z?I?riEGDOe)z5Xrg_5?M6YSY35PN;?^=vPL=ZoI%TBWmDXLs3OtMr_`alLNI@15^n
zVR@|LIsG(u^4qt!x7+`Dz})ij;6cVCD|(l;Xsz9>6TLR<_19nT|Gj&!q4@uy{h#-T
zAHKNw`1tkp@%z29cc0qfp;`Os$HxU4-@bkS&H3@1ZPgzM#ggCOa?ky!+N(B2B}gi}
z_u8D|?6rn$3~h@8XQ|}g)}1aMIjvA}*S6AoqDL=ShEG>r*uuSX*Sb~NcS}1anD`!F
z95_iueYyJKBo2mKFHAfIk6lem-uv0^Oxk7vr|a81XC<{vxyJH%^5x493oK^)iFdOq
zrj(bj50-V(I99Q7#|u%eV>>TC`~PSC|EHU)=l?%B|4;t*_jl&`Eh~);57lMyo^+*M
zp(SJXv8ZVCv+vIN&Er3J&Y!*c(U&h*EXDV*Gi37|sxXp!|K{D=>#H}dI<{Dl!KUtu
z$Fi6A?!{d<^Pgw4_wy<3zYE{Keb**&d)K_PX}-7j70f#?-fiOf>)jk9PYuP_UtfKB
zA|lMh(c9+i)WM&aU(PRF^!~Dc-n~7M*S{{GUt@IpX64tb*Qbe#dzJo7xDda>Ej!sn
ze3C%Ww5L^DZ{55**JpWXWY*fAZJD#qq;1}$vvzAsQ2N?SQCt(#W`<>Ljbb`<c+rdW
z9-~=HS6=${=g*$pS$p^XwbSxjsn_;Hy#A-SyMO<`AN~J+e4Bgw^2sHcw^yx7Rr-Bz
z%3g;^9<HTV&z(D$VX^1?&Gg7gKFcnjP4nfL>$9xkLQ>(qZN5sXiY7;H@PECxe7=}#
z;p=N_*S(grt=dvw5D>of^TPc-=1-p`<o{pwlZ8Q1^<YHyUGo%=%{Jbf7cXAkbMf>H
zo7V;hgE*Wt87iK0C^~sKT-d71a6;wdJz=LF!zk^8tpY*Pd!yE-UCxXQ^^G-l>rOI}
zcw*?5tgHIv$(Izf*`OJ+^Z);xcYpkG{=b*=&pfx@|I4mFdLP%X?!@}~dg)91Q%_IR
zjoy~?^XrmTU+n)JPIfX(UXsPLbVh=R@(zLIo}L7!!rPH2Ia819UeN0<@sxRD`kFO9
zq1g-?MT`=mOPLxLO{mn{vMD!t%~wUHE<=|O_lo_t7DgUQx0XDVQF<{mwKb(>!Md%v
z=>l#+23{LB#$}t!oZ57a<?-LYj*~u~U3GiSZi$7#W~VI}G~TK#U+noRCL+$HX}<-V
zdd$Sht{P%ZhJ9-}eHYK=?s;^twPdB(QSZOnG5<K{1Uu<DFP1oZ)IhT>X=g_7N3Y!i
zN(VcHuB_LNUr=DfztfR{;To&F5|hB3f`ewM>MWvjte#ITy2pOZLuqF5zvVV&AJvm?
zc+Y)3Yrn<06V~?gzN9Y+Jf+6z&T;G7n+@7!C9Oq=IX|6?7H3dw5p+7y`l4pW`Aw52
zzxq(X!f^lhyL;ZfKd;Z6{w?wCyEjJ1POW-#%dBleN~GO`y_qZaA9}Ux-jvkqrJG+q
z`L#9M-QE5Czt^e0+51-<kT{=aY%isrDU=-Ib@V~KpS_)%$E0Pkx982BA9P5d$;6i-
z!ECNnvVfE4te_s}o?|mgBbgYU&k;0|>D#39`5ycG^*&zg5$mQ+{-|<9poW9tnq|+0
zqODR-D(B~mH<uqYKIZ0XsMWRXHHYHSf*sp;b2Ato+m@?*AZxGJWYA&0Q-jhf-<iGs
z{Q2|WzqM<pJXo~G%uCa6=Jz}ksZ!t15B@a^JX*be|EboHsORA!8)N+*iAqf?&a=Dk
z$Z>1eH${oHYf3BU#oF(A*t7B#7X!yJMVF3?mEt8m2agLl^@Q#;JeJV&`Jlr}Jx?L0
z%-dzJpBgb#yx$?<8yoEQ{IlhA8HTEj3s$}QyZ7&|b&Lxnc(#VE%A92K)K257pwpi3
zd%ttdt8FN#sJOAUx3tfQi=i}Ff4ca!U9;QU&&}Mt`SZH$@BDnTw#BVCzrIdZMoup1
z(3EQ}mrQ);lzU|#lVA|=VhrdhjSXdZuqL@>N#-T*%)Jr^E!;VB&9YBPq_4@oZE`-o
z@~vsp#*Npa%0E9_n`n4uGf(1`(zgW`Nj<t^-A}qU7yP~TmE&SY?%dDk44pnXGBQNn
zPKrp$yrmgB?dhXObA)E8WO5ju-IU#ay}Z24na6E)l0{2;b`FEbB$Fc&P8w{@Nd_CP
z>FMj8J9o})@x=_2oZV#`cWA6O@|~>WyHwzw^-_`NH3l+#?vHn^>$z4M$<(klVx=EP
z<%a$FYu>*1I#&^WU0hr|HL~~k<k#)(J%*_~ic997kNYFV*WM$f_k@8hs&uu)^Upgs
z=T#OeF7cUkCF*k7+;Tl%W6h;cVxo7)>AhZd@9u3`K6kIzSF?V;%3iP7BC+&XMsm-D
zB90Hm&py{|oY8aKb5>OL)@_Pa?`v*fiJT_6*z&pcXG?|<-^IK71d_H0ZaU9#`QYz;
zg0IrHp6XWe3{qUWcf;(W$;<q_EN7qXF=KiBFk{BD$a(xuJg=W-?TkA2{IiMgl%VI&
zxiu&M-MiQ1?5=IQS52#glqWYgrJkM^uaqu6*SRAgsB~J;83{#}R)&jTy!==gPI4x*
zTzDGKs_uGj`R6xh%~P*drtk5IjD4lQFCuj7rBioznXc3BP0F!;GMArm&&PYLN`hSt
zoYN*5wuL4O9;rF7IVLA8w&&tc56v_l;U*3@j>jAw#X&tOh5})`H<{i0X(ApJkZhY=
zV&wasuWOxQZuYvWMz;@5w;UKO_E=7vl+^Odi}}bdv%gx?1$vSg8b0`(c4A~`C@lIp
zO-|Y6K@U%RlG*85UhM)aT<zR`*>KytT)D1d7d&g8x#Jf-1&7)oyJQRRn-!D9ly@3W
z`>VG4l#K1oHPhyPR&4Vy+!eC7YU$&jUVl`l^BDh5s^)TfVbJSzNxd{C%q`(O%U6?#
zPeoe3Di#b!Iyjh|4A~f7Cv&U{arRtUEdIRr|F?7IX-hv}lA88?Te*?pF^%Loh0k*$
zr`0Y9?PyG}ndviU>$O{tA16C;*u2&$h~(%JVE7_?)<Rs7Wo^mzt#b-b-3XPscJpVY
zp$y;g$Gf!lZvVO9!@cRV&n6fc9Ft0};gCo?mBDjR!r34!_PXnaYYYwijLaOG>wiW3
z`?dA;xya-<|NhA_<d{jHy7Be(_2iz|+fmt;&to{=|J|iC*Ko?`Wtnx4IwIE#YnGRP
z4_m#|aG803j+wOPlLCuR=lDPE$&6Yns#=m?-e2_Z==1sV_O-K8ZeF}7cx1!&?W=d4
zYYz}P8akPQA*xjWPu=n>87AM(mBwnPToQl!_RRC#%QjVCG<=_=SZS|5RUIzktT|c7
zSAUv#%!!jFQQ=RUe}7M%weR1p?C<B!cPDA=*wA^DLz$)JQc{4<bnk|YwOg+xwQwi~
zsb$VmZ19crI=B4tO0!!Lm(5wWTw9=DsWX4>UyJ!?=h>M?y?kIJZsZ#z;eIM2^t$IH
zKefrb)(LCA*Pp)n>8I-Zzw4%@-pU9tJZt3S5jyplM9+s!kzR`I&2t3q+%E3f>Xn@?
zyM%+G$FOIkiRawStDk0>$oVe2ye%`CW6Ff9RZFMrDl72K{QKhL;kk3~Ht+qr+}*vq
zyW8gcRKxI0J-dp<TlpCocCE{u)n+(NMe~r=u^mzCcdt{Ok>JCzbo0+OxwCA}f7W4d
z_<Z^DuH5I=)}@ytl4mUwZBosA){}et^m@tXoJ%Dh&i$!#BqB_7@ta=<4;Jmc6eaAm
zV*<zRZP}++6`hN--mz@Tp(!bm@Alr$xn_7o$5TjCf10?&WD`%OhK*v%TQ={WylmxG
zwIeg0TQ1zP%4@Nx)1+d(ltYr!J&US}Vy0gG_wQa&<-yh|o|j7B9xdt=xOMlY=jAgJ
z#YI)yHXECBcxskE+pXBLN{gRAU%}~J?WdC!Ms_!D?~hn3_MBVs#`&4&qs{X&vR|*-
za<1R)a7_Tq`_;RYB-As-oGdJ@jgL9>Ot~nr_@b4k@cY`}>kR>umQ2~SE_eFr?sd64
zCe)e-^#~k!;q1V%Nr$;%mrj3wA47tP)V*DW$+6QepDfvYb4#xEY=8c5-x(L^yY6{)
z?KY@<0X1B1ZhAW1_4>}Z;EXI=EfuE@fjh5t6<ydH0u)3JKh4g4Q@yye<>}59QTyY{
zr%Zg<u-K_jeUkB<^qk6zWot8|rJYmeaQO*1%nwh^DY&-!T$@8uN9M8g%|2>pqVAW9
zZBdpm^kU*`2;eY0=E317G|lUnM5BarNAnb+uDSg^PV+wB^q9i)S@_YJsjIJx7j2ks
z+~ma45*Yk?+t$B^LOt`uyB6y2>=SU>+xOi0{&azs1(9Bc`%K~vo{zBox7432Rx7YJ
z$A-b6>+_uVZ&F;3^_{z=vXEu*GQ)%JP6p3ixT4IT1$iIlSodMd-)x8QpUYV!`!1WL
zuHJfUO{lz&o5r?pPwS?AKlt-SvI<9Hivd%QfYXXKUvp-CyL|gvmcgI4H6?MorhRzw
z<Vm>6l>2`Bemv^_e!qUbhTHz{zxPk~*r|E?V}{9WKXGyK`0p3?1^sf4TYLTRq8C$s
z9k2g!d{a#QbL;zii=UsnZoB2a2ixI=7ppeMeP6a`ce(w|DYK)^^J-qN-M;VL!oN`)
zqSoi%+4J+u$;bPD&fd@1VE=2e{jRdVA1)qluig4`+WnGkTU(;H<v?nL;(N9KOLk@`
zxM^ly_jahAaCvi*6~l#Ng^o*88VZwb4i)?@sL8gstcs}nSYRsC;dt(TMQvF5yY>Hm
z9nari`uWyYr_A#An<qca_;6}1r*gr~+zUVa-^WV4&c82}E@^MOlH*|Y@8+<bAwdj3
z9`5$fyF2I1GEIgYtz3aPo!6f)zxwd&NrC<E2glRr*KMnKdacDMX4<V^2D6`Uf9Dfa
zrzu+d<>Ak&t9SPp?<||p&Y*W>U2(a+MXzB}!*kEK$68%3{k->J>+Qwt{MW2M>zuu@
z`@P)y@U#C88npd5CSB|>UGkg%{3-nM>)4t9-Fj^-?VxEc$LaQAufCq2|MlIw7td~g
zeEz-u`Ey~93kx3?xELhOQR-Npe%8JGyo$R0kLKA;UoVL!ux#b}|6@D<8l%IF3=HBA
z=Dv@W=Ka~c_}P=stPC1&1)6lkoi4q!vA!W6(kq+t=4EE_`_0`o3UQUGRhl`9Ch|t9
zkL~yWuP~9Sc|CRGrjPpnUd@lIeLFROuhnI}ec%7pwtTS8zb~O;!E!*tuD0gilarIp
z@6{y7shm1G<zZBH@?912+8Gfm4_Dj&d$IL;ob=L|-xG?R3~GM8cy#cud-=ONJ2%G9
zi7#RQ{H11X|NNY5ug^vLS8wEUVB=?K2yoF*5)tUCz3kP);Z~Z>cKC_){aOBQpR{-F
zs6V=A3xD=${pp}CFPEZ3^5>gA(#?jyEKfS#PY@Fq_r0CeBk{a)Uj6Ue`O(?;YhJI-
z+Wd1@`#0&6RXe}jt9-xNM!x^Joy+?>b8m02w_d-lp7Z$~4O_Y1{|~<ZXJ9zCcw^wM
z^^@-+l?dU!EfUFZoKLMk#c`a4dBN!iA0-$Sdl(pZ6&6=)%-Q;JOEJTQr6neEUY?()
zl$}a!d4Ac);LD30o6d<=ZnB=#lC+^O;7!eqDOOH0{=u3je#_6fHZ^MP^++W-o0ww^
z*VpquudZBvWKx`-Oxxp>`f`KYXHS=!-#@wg+`8+pUS9rm?(D*kAATO@?s;%*?Z<<0
zapnJBPA>YNU?8*MaP;Ey@8;dzW6Ed8CO@gizHUogj7g<pbN{s++csw&b5p)pYSv;Q
zbISj{?jG*N6X%>UYH28(Bp&1?HD&uXc76wi(<;exjE_mm@w99`x;6W-<2iYIP0pjg
zci(*HSNCO$3yW)mue4Vv+xxsT>AuO`P9+i=%J<qIG+*OuaBo<*x!@)rcVbUj*=Lo9
z?#Dx8qbt)l?Vr4L?dvJ2Jt{m=J=dg7<u~1XbJZlaCz)Y}kJ>%!u7#y`r#Cn6EoAxe
z;&bTjmGU*!_MS@~%t<)J`AJZcU*PcG>iPSB9$VeqQv2^m$>zB7+-||FEw+0jmUxyK
z=yp9!Fq<v=hS#$7r%7Z^$<}v0A2}FPTfWZIX1JjL?O<Yy(gKM^#o^!k{_v)(POLo}
z(6c^vcbkD51INNdLzb33pYPAex>~P#uU+S~LYx`P-MhED6)&u9e<Z$?pIf<wOK*qB
z<BJjsYMz^}Zm8O1l6$+2`{OU^d?tt3@Z8%ex1A0_ss~U9H=a}Q*PaIwPEV%4y!6-p
zkILjZ3=Q2JOl%2yTne4#G7F1tnyucJ$t$<q!i~Y?JZpa=L&@xO*WPL*vpo3n&@=S9
zd7hjc537Xq)~5oBETN@}M^@xqcYU?@hyuge_CHspU0DPsxwagr2sX8PSYbX@!l-ZM
z_wD@ck*8uh-tR4cB;~8H>zYjMzYMFH`-;*}aa4W!@#WoJ{+2&;PbTCWc}<#f*GeW!
zIwbwr<SQD|NflqOY95)PqGHjm<a7MxWOx2^eYNxM)xAFZv*_y5rZh=)f&PBKIZh(}
zvqDSj_HeGX+hcg_*srkNQ4b9ma#wOYdukjwdAPXe!n+r2$v?h^tLG-Ov@O2;_2f(O
zo{iF%Z=UOzFDSyHB(S%iM`=@^l8Hz~07q_<2utD#qka2lC-=zN?y|76l<R$ZFwgG9
z$4`%r%w+VP^!3x4$i+M67xM^B-1g?0wy9LtZT8O}EfOW>+TOk4CBH|N!QpvLMQw-j
z8@^54Cf8Q;71jN!D6R`@V>tLJ@({<-g@^WuRUdtLFrY;sc#m+6hvqca_=<Jc-X=`5
z`|;$??u0GOZ+G-dFtgp6?r!C9VS5aV2%~F5g8)N7)86j_2POOWJ1SiZJN#>wrJY?`
z&q9H)*P@41JcXP*Ue`&tvMIKF-}idgww0QxhQ}U1PS)J7*mr!r#JQcHVtXFUDcu?x
z#VRj$`ssDsb@AdY6JB2pvVH9oF-?_CqE|gC{vv+~a(_im#F>Rdu}vWU&Q<;ffj7=P
zc1%n!ninWB9H_c$=$GbcHdl?|LF@;+uwGV%9)`)MEmo-ba;kpLWMhc3&Sq{p{mQ9D
zKv?DRmP{X>kG~$)l<%+jm9jU&q`La(n*|LLf=UbmObI<s9jimj|93zAdU#=B;@&*<
z%RNFiQm6iASNq=mDZt>-v+?~tRtB$|tFr9&?=QM$-g~z1weMQ@#U@i*l(uXSZjs<T
zcsaA`@v(<Rdv}%=Ka07sCR?}COu*2I=iV;{hNzuIca5Cpd}dK@37Eg}UG1AGoQwht
zYAlL9h7oV)@Jc9peMp#b?JNUFl8AFpl=X9`o{PUdUM`JJGMUmGGh?flP#5RAti2Ii
zCVM8u3OGqUW;oEE(X)(&`M}MalAn^_I%#zXtkIdhDdh1&i#=vN4Bg#%n=?22Fgb91
zthqR6PFQnHie!G&SyopLiNg&7;!84j#jO=-D)9U5vR>lR-QDWGclUj}#ds`ZZ{G69
zEDSA6j=QV69AKEC(4)s1@cyxA?EPOlrVboV96hzgcNC*}UuUbeO-P$ryzaFX!}aHn
zw&xn_w1FEdua<EcCY0RtH}Ev}dReu4=buGaLRW54+ws4(V~OqGXS-o*0R(D=9$mLt
z6E9u!A;x3r)vB#*3_b?pm)fU$FTR6RUx+JvOCHqtHuH%c14Grkmak8zm&q$J9P4m#
zICd-S_PICj`PCk~cyu}CXw?=4mG&mGICd;{%K5ZMcj}B~)t{9nZjm@8p{#r(@l7oQ
z1CPeB2e}<O@7_IQc(A75kgw?C6}M6`rGlQc#W^-2Qxx0`yEbZyx^38#(cIsZ)OIoJ
zCZoeCiPN2{O0`b(Hvdeq(BZmSwk}HB@5N;I?3127AOEcJ3aWelOhT#V$H9%?8I$%D
zSI-h<Vp^tgP$DOHZl9LLTG<^FPAM+8X**!Rag4)JB3bk03Xe@KM+GDuPq<%|I(YKz
zYh@?H#Y^t3;J;^mj(cbQUW*xOock}AvN^`A7wwuTz@nJMBC%ktZ)j%E$JOi4e|lVG
z<H_mx{ax&uu)8TL@%xQ0R~@m~dTh7elcen)5?zKX<|HkV*4>aGVR*zhySFIwlv9tt
z{JK?By(DAjm^V$l>9H=H>-Pk1BOezhfzAm6QxbR-mrV&@ooD0sO!=gs&bilLUAY<d
z|DM}Cd2!K{&D*x#IKJ$S&+HY)D&88nbtH)>{>bS0ZdW0HL!nc`G5_7~N%KS*6<oXw
zl|8!h`#w4UdvpHZo2CDpW3TU@HSy23rhs`*&mReN(`b}%U2pNn?4YDOLrahs$5Ind
zp<_F?wdI`VtXH%UH*`B^naZO$!Bc7Jo*d0xtOuf|FX<FuQa&Pa`qP}^byltaQ-vq%
z?r%)!+55fu;DhaN9e06h4$#o3FC(Lsb$%27lmw24t9p|ddIXp4cz?Ow(2XN;#}~I;
zvsW)CpFNq`Yj}!X>Bo!Mh!~UD^xq;{GYfkJ53abQA-_l<M00n{wqtB94FWcD>dlQi
zzQ1fLHkz6G*fVQOuvwf=bTadEm9~nF8PmmMFH3X;ghpkXYdk4XX<g!U>7mBX9T}&+
z%1<rTlot!itS{LUIp_LeCBtL<?L`)o?j2Q0y&NgU=+}SE&gHqXn*--MEzz12#S?j1
z96N-3IMzuAhu(^OAG;#^wn<x{52u#)+O5tKm9MW$Z`Ito*^z^ZL$IrN)AIDQFBfgR
zCcb#d+c{=p0#Z-*<mPS-d@<8sSLuRT#@nf7j~DVNE|YZU(AD3y&A2ngRZ-dD`mLjz
zc1K(>JZ3Zf*01({vCauSLdmt!(%Cku9Kugx5_)WQ?9Z}pR$7&<EL>F(kg~JGaGB)&
zoDlh~b!FFdroVl(NVZ>CUWp;0N5j$GU%TZ%l>I!FgU2NfYCO;JFrK$er)@`6*$e?M
z0fr(yi|5V!f&zjfdhu2DUWc6+F0!9HSu#oP4S(HN@vq@Ww&_2-?sIvYYha5&5{HvV
zZpnu_qq*zCSFf+mh}T^Fv7)lDky9`xW39k3iN~9CwhOxMmuP;tVcn{K)8~YFd3bVI
zT3i3k{ro+)_4_<-N6pf6j1K=>FV32<dd;2ay2&@bslp11KeL3D|GfD7`0OfW3CqXz
zS)u>lycS66I3STYhef{k>zs)-2WDSOYO0>@dsiy`@B#s+fU7rk9;b`v&ieGz&yPc^
zsLw!6qHo@`+}xB?3<;ax?dgv^#@=dSy_!{hdHUCyX=}sgZmTO-PhWW>Cxj<)LZMT^
zb*ZH>9Em1guWm)WPCaC?+|ET_d8tZ9_L_8&{$nf8L`2U%>lXRi@@Q^0t9s_CHN594
zk7*t|p~cO?D$k(kHlg(3?*kUPY<G4^#4t2SEan$fR+#cbVE4Htn$tOh=dv=K>Imu+
zx?;vApw$-S^{Uq3)^Q2jL%Hei_n7fAavbfs{C8$e(IuP84Nm8uUHiQtcR|xL&Ft*6
z5(`CMpS#w3P(pQ*VAG_Q$k$Vg=5A_vkf^w)|8#en#YqWehJ-czibh?UM+Fu0_m(#X
z@G#tCJ)qGNalL9nk=lu>n`)e=*%w`3d+xlnX6A>9K{~2aC)IvBdGp=7216$ewic(3
zd%q-<m(B=~sa+#|STe2Wh(K@QIrkpHr4|V_GuvAOSQuIYdUlk5`)P3E#_aqv?vJ0W
z-o2y#Xic$9>i&fZ4Da`D6;poGtbe+<Ja5AD`0qRRWv#h3`|PX$tC>D~`43ut^IdiG
z@2Sk!yVhl&vvl*&Jlfj8aWFsosh(ns#!{ybQvw(=ZnGsHdhxAt2ebsZx#{U@2E~f6
z=br5S-uE!e+w+C56^F)Avo?W6m-rH|l!z%ZIQ(qjXFIf$fg$}l@6nFJQyTO9CN=+U
z{H*9L=~nRl@a0`*vCpkiCDmJ!nilgvZ07fOJDg&7{+hHZ%iY`38E-j`p4%b7)RmBX
z;nq<B_Ery-ZpAi}D0c&=h6Vu^!Bzo|gPM-#j$hric<ML1gq}9%o2F{#D?&A&AF7$R
zb?sWI$<G%}U)M0fulnub1rwScZ`=BM>!Y3>0&5E;9@{+cNVt2mLqNPIC}+#%TT3<j
z6~m^^^1I}yIQv@I(xPdlb9wE2o>#86d7ff++Q^fkaofhtAOAh~zMAD`pxR;BWY}dG
zC7#ssbk*J4vJsD89}{Vn>7BePq}z4#&5}qp1Gkka5{u8eRmvZKe8qi5R&MM84vXdY
zT3223vh@1+@asaux}C2ilqD2?ZP;ub(7W+jk>a(|KBGCQGK^0o!{?fsnXG*}N2GO*
z&n1CJCo@eoQa&&WJlSb*EPQF22)n!uTTfw+q00dYPRCY-tyLej&bNCoJp24+wo1Z5
z{RfAuetmiI^Lk4{i=iS*@|~@+iZ`m??|mG@;K0#X_-=0X!#a+oZqnJj3#SzOaTH#Y
zS}dsM_FCt(Msn<R!5+!yxwiujaU4ty6>DZne6z;)(w9GfdV;?l`s<&*d0X!6WsEJG
zOrAPbykBc*cuXL<My$q}!<8e^Y0XxNuX`CEep>wdbimg6XZ(LmI%$0D#unc|o>qa^
zPlXcCSl*xVG{>x2V(<6bjUS)h6EKP@)N|tSy}T@wi6J$Vx4Vh^;TqN!7V!oL?WcQ}
z_edtUxjw92v5J?0W9AWoEf<|mINBX(xe^)~Cc0SVY|+6RyL2p{&naXuxMq>fsn`;f
z-DB8hcx`#!)KpGGHP1_$Q&T0EUWt@;QkY`(dde$}#YYo7IIcxaPd(W>!)JNy?PC)0
z6*2cLvvr@}v67y%e2#ST5`mT=r;dxuGPBS9sIXCMDe+Qlsp@VCl0Bw!zPM@QMzQ3a
zwO`LAI%zCrc(CTG8@FCuMV<N6v<dtM$Btz%Y`Dhg5GdmHde^$oHtAD@yfhc4Zq1zi
z?A+Y&zIk?`$DUO7333@GwJ<8Bu34MybTY%_n8f}14-LiBmd!L)^9)Yja?Q*)_|%G^
zxfiDi=`2Z^BkbhF5vBQj?v#^7JLmYQF<iK2DsJQ(oLdqacKPO&jM}oYvd_<amwtVB
zj*r2n;)6olge97(XENS8pV*|+vLR|++ULmITfDT-RnB|bbJ1_*vUTVE{M#OXEU{9a
zu_gENwz&d10X$o)cJdUpYz&KK5pZH^DCbjDne0+3tHzSFq({}r@LJBb?A#I#!}G<*
zBG%V`E%%DO{`ew?z$^dAY0sMv9>}PztDBd4le<1|l8XEB<GXk7j+|wddwX`w?sad2
z*?wEUJ3T#Yl8W!;kW$l`KF%CorHdb~SeNbOae3RZ8A%2nn|-uHLrocY*z~8>P7Mn3
zYS|bh%OG;}g5`D#dujh=0*k*l7OS;xxM%Jw-26O-!6|BWlED?X=}*(_?lU$_o-BNB
zr^qCMHB*ePaVTCg*?deVT)XMwyL)xBmW75+P32?=@;E2Suq8G+)KoFWMy}s&@$c{N
zpI7R&au_D{a4N2Py=vF4Q}WkMd?%?GHhnkqH1=9?ZB_Q|n>k@&Q-it;Pwo6*r@+!v
zob5Ad$+21g+ISUDsJy(@7jVghcWH~zDNFX29<yf0eR1mr)Fi$Z74pPa-AQcGT)fxt
zZ1wxOpB29-*YErMe761i8?XH}4m`Eodd@Q0?J?)E7cYKDB%4V3@A;lN>z6=};W?}4
zxqEUBGe=I_8hd-2EQ80nodOIG_IO`jQ=ezz%ghit>)U=-4#mH!z8s=K*Fr<DepNWX
zS?Bhz4bU+|-TnV^uDyEy|6ik%h5yf-X_1fn{IfX>J!f1r^ORsX@cH}9^z|`{f3kw}
z9`8R9^6RGV2mj}$KNuLMUwl++;@)u~o7evDt{eHy>sQU)Q)Hw6)6G4Ah2{LE*ZSo`
z%CFSd$w$j8Ts^<GdL!GHJ6pbPo^<l`vHm@8q+f>q<`=B>{8aN#wDexo`Wyz9=EPag
z_q=|Sbv3A`Z23$6edQl`PkUEp^1goYf+M-d;9YBjgwy)yUbp1rwPClaxfv8)S}uk%
zu`qo3)WzSJaHdsZ#*YVcx3*kbwoWp6isAd1Ny``t>guK~t(>(i_PWuzz2Bo&FOv9{
z#TsL#$~*nIkaA2`$}I_5Mva9GC#ql1eeNXGR9(x?@Jq=~o=LGK$jk6p3)}k`j;Pml
zt^W^wG(PuwlSq)!v02L|2Bl@L+7h?kJjOtA$&2v#Yf{NQ*Dl{Y^ZUV`==Ikkr=3!H
zd8^E5?$=}5J%$Un#ILq~&Ux(C3mfTzb9=t;^-)fl<h3(u{hrUqB707J{;LzNt(jt|
z!=V^^{pf>MpE+Asf3-Sq<fNI*lVsvn{d}^?*-Irm<2+|3wDfFbIAF<bn057R`8PS6
z9sCTNUv62WwfJg<4P(oyO;ryI&z6_X+ICc8doD9W<h0`wpLO2*hH@yr-@BPl!Rq~-
z&jQMdE^3|S_cBzM9FbUm?RAm?1H=1R4#Tzv&BQ5!UXMljEfiC3o4IA{wM+;yNZY%9
zb&=KF?YWPgKb#Y8YMpYgnjvHMEP*zGFSAx}z1DuflAR%$$4%p`kz3|nlR3q19Y$=5
zA>mW`6OCpXc=c{&dAw;ALqmd0@|Sysik!!MFZUczKGzzQwK?**z$KgKbE@C_`}viX
zm(Sic?|k_@n_3^vqa2~7wXd(O-S&D*7)L|##ru4v!ORYZ8oxyABJ-vMP1)pf>hIsb
zt5)6mwka`n{WmYo^_M!<?|IK*c#J_o(Y0q|w)AV8=P_QHy&KO39r{&obgM<8>g0Ke
z;BZlfC6(tSzaLybO<Pf7sgB!=!$0<~iP`g^E?!4$@07|fUo;n%7|9)%*eURr_jios
z%lD_wrrF-Vc~l}jbJY|ptEyA2M;I>O>=C%NjrWj+_h#Rn7o*<3dlws8t=;nFVD{2m
z+a`C;=~16DY1`{nMUz!B>%aZZ{AkxAVc=Bz^=XRLS4ADM=aI8Cm-4NPjn_GMdz<Iw
zHS@p4Wgp{E^=#r;xq8+7MJk??Ok(w?U$buVoc6qV5kte-tgScK9DmFyuGF$%DqF{#
z&;Ry44!6;2ozU{YZ{@mN#)jg1_B$k!uSGd^B%JwqVcXiz(*l=GRhr_$;3lbd#M)nj
z^WJZPUF+taFSmGn`syXg!>t^K-?lrPH=b+7aKzhmzQ85x$&3oe1d`XMSSCC5NGP7N
zd_KppO`z!9*Zwd6*b?UiJN25D#(FEZibQFi+bObW)$3)Mng^#8HyOTrZJzwa?n!0Z
znytqYoLU4#9t$kyPuv>wtl9DZ2Gb~Gw^knmr)yEiBCc=cm~3;tIxxpXYHRN1tBA5j
zFypP9o#y+xGDg9!MuTI=1(q&oaL{CDI4|7yX!?^G^>6R}Z`FMqfB3xFuIh<xUxRP&
zW?*ReWq!h&SNq#T|9G*D7nUw+`ExomqGQh-7U6mO4>BD|cXn0Wmmv4+Y+aR&eeCt0
zli$~6+UT!d`S;U3kN6TTb<JGqY-NEi-;TMP=1lrK_fLYl?G5Rg&yN!0ca^nq3p#JO
zHcP<i!^fFjJLA^R+ICpNQ<G7l?Z6C$mLJ-urgJDZ2IcpZZrlDrBE5Ix_WZj>w-i_;
z6c=2PC@w22`~L3k$BZwpwAXWJ{=OyO!|CS1wb3Fzp^5WY&&GSdoh6$&Vy_E%eRgDI
z_`9n+py|odwCBzrjxjJeaVWbO#I3(J<H5b<A5?dKJ0<ML`E>7O)t0!z!#y7*%FCYl
zUS1QndRwldn_{ZriO&ZgJo(a+Fo~Zn#$cuj%j2t6vPow?-%(8Ix#-5spsM3*d@f@7
zl#8og>pXAbemOV)byelY9i^}RE}P{BGczRj2u(_pR7}|#cRh5fil_dot-irwp&#lB
z>+~+0Oq|4RD8aLIN@=XErInNzD?`Qmx!b1%IBB|S99t3c{jmH$1K-Q{|L?u;y`)7#
z@L12r)qStOeAyD5Wj8<g5Ql2drOlf^Z_BOP*=6X(5gaACcFBavAD864lCXJxCpp|)
zwBN~NrpL`KzJ?lAs;ggGT`j#9xg$!Lk;QAJisuf2z4In5iCi9{pRjV>=X>A3CjDjl
zT~k>2_(MT}NNH^Twd`cw=Q7GZFP3sH&Aqj3ZF0|)O(#=6{o(Rh;xlQ<s#TLG3wyn+
zunCK8mo$#jPQIkW-mrM_Vn5AuGp0;3e7CpsnxGSh;^T`uBzR`+GCSs>X{g5Xc#lTd
zYf;rHLTn88*k6mdRoKkanJ#{9XWYG8Ys{lG^;|wYZ05J$Q&?dk)qno{`PaMT#9Tou
zi1xh^nj7?N@Ah+F|LHF^WjNxnYun8!p*)JGiy0JHiq8ogGj!`QOzjC+v~}(3QxUhf
z={}bcw$W${Qj5JFr=zFTqO*4s+cl|X!%yedhOPFu`#Z(>+d1p^9-89auKO9^Uls5Y
zJjRlIj`iS^kB{9s9{<cawliUhO6E4r)BCI@8A>_d$hl_!KUu?RL-DmJZ_c!ytG;)y
zm0m7gm0SM(`)8Z?vG$eoyfvo=Wlob!UbXAklqH_0B$xN7a>&ZsrcQbD=FKwCM|0xW
zhu_<+;v2p?bdrihVtOveMhUSwpV#GnKA5ogUe2ja>t3(RoTPJDVtM4T)&(sV4A0jV
z%PAgd^_cW!)$=8v^_U*^99IcTO<n7Kxutkt#2jItD)IE|+kCI5dQReL+dK2z?}VO%
z5}Y#`7>-$-FJ8QLbJ^aQe;@9a3(u^1U%mgdMy%fS3(Gx%uH9Cz{w;B6NBI1yZ`YJ6
z{;Hezz3jV^i+<{T7S><OR~OrT$(^rg!OtL<{9NZyOYyroYv*pgrqI)&?t44$l##cv
zm!x=8V3%N#okcq1g72A3$%<~tKG}0Goszg*|3P7i3&&Ot;i8|4U50GJLQW>TTGRV~
zZOe{-wd@9LF!HCAVAH;Tr=Co`{n&S9)$9Jxau0Ss_{?;{`__g>r&menXMc8z|0R5A
z^ZqaM6u(TqyD)us-A%^7NsoW3=KMc&?4ADow|~ReC`}ZY)8CSCtn>51>Tr>jKiEu_
z{z%6CI*`<3$0F~<A(wne)qhD!%%7|E|Gi(|IagEm`&+J_%7+uJ3KHe9-w*x$vW=<7
zK)5H!%iyJKUTLiMT8+1RgN|627uEbZ*k8YA`~K~lH*cPuDxoYg!Eo6+>BU!b?7F9$
z=H0W-U;B3IR=<@xzQ3~O*4^1FcKQ0g%%we>84hT^_CCzkyyyJVAiwWj5%({z&6Q$!
zv3|F{y-Ur9mIQ~6gdU0FYxCyMD~tVo@ovBQ?6XN5BlM=<`)PCj*yO@_PtEi0_-rmQ
znk(cauwe0H&^+`1=+aZ|0?q~Jj!LjMC)L;2r`!2&0v-PLhI^|Mhv%eCJ#`<CKDt|e
z|F8f5m-fdc1f8ZBY92Xv?%eD3d%wMUz5e|3&u6RdnyfW^_V6&f{jZDtr#8*<QD6O3
ziow8b^2r}_%lCc07M&k_ilHH(OVH?^^>aftj)3<LKOcQQzyHUd&xfVW_mpQ&`!3hM
zc{AvI!Y{4IOMhR}ZTYx0`?`?kRzvsW$Nzt>|7XAY>MnbYnJTV^4`Na>s~$f)doksZ
z<@(jHUS3|#FK_eb#k<(_UV%;Pv|BE`wJyI`_xo-3^>trA_Y3^8+`1wvyXS(!d4Iq2
z|8Cd+Ua!7<`RAK^_TTtqv-))#_dJzN+1Bz+o3BOf-oF3)x$XBq-mCw1Gu_&H_x=C>
zzE{nT?r02LHRacb=6<u;rVF32-~V41$iu0~vG^Wm#s6;od)4o4TQ1E1_q(2-VTvKc
zlAe$E^37iN+y7kh`j(5@`n}(7z0Th=F>Phos@GQOJcoX~ySw}U_4xn%3?J?Z_Dl_$
za_N2D_wswcuFd{Dcka5^Q?40S99sFLrau4w<bM0Q|Htk3{eRFH7R7N+;;_W~w{P$M
zfAnwb>+8!VpG+}&`8LF^CH_F#quLMW5|42ltDJUP<>aL=@BhDhZ~inbLd0m|-!zV7
z1`frL*z&Tnvj6{@FJFGVDQniUb!Ja%%G(Xg-aY`iZQth2hgqE&Vqz-yF(^zFVlWN;
z`r~5q%#Q8%>be7}D*o;&JtuKF{;Hu{`r3<C>2~q!!t4KD|GzkQw*9}y_WLS7r%hVc
z)O|GR<ByAvO?>n2?|Zy=dXUknY2xDHXAc+ms>$~WI(@hM`J=i2T^Oh@)@yjL?y0Do
zq{DFy(K+S0%na(skJtY$ufJ`w_Q9IWC_NXBiN;lLe|?>8p69dtvd;O-CdSv+glY3^
zh+1!WsAa;<oM(G}zq#yh|NBq(@9+B$v>cJx8l>2gWMQ+Xt~Niv{Qm<5@8VM$Ogq-x
z@3s#;_}y4zDT4!7;I!HNb$=c%cIWRcl~BIA^52d<-}eSoS5#EIezx}h-+$jZj+NfM
zv%8#M`OmlQ_tjda<j!8Y^0Qy&-Uyw4Kkt^SUw&C$|9rPyOZ4`<=*3$N6<h9kUH6{z
zWYZbDZ(Hy66rYn=nzJ|VtJ<}DX*Z^8MZdmeqS{n=?&N17r|h-Gol|o5T@FvQe*WwJ
z_sCgaOlP07d|&&&*tv(}@#oLQJp$rQM%V0HT1D>t-nMS*rSn|#JwMbH78Y*YA<^3w
zbV|i{=VQ-VRquPR{cZiS>HAUe3S-dvkLw%<GmL(@wTk85{G|P8sp*<^xg3c-hAkC6
z8}*Hf?%n<SBRO4H_5GfYZ5~TPqN?Bjwwf#cXs>dM5{tm%&DRv&4c<*ZD{;V5-no2d
z*(0XpGm`pj%;$Dqx)u3+&etgkUcXe6dKd)umTx>?!r3Sw<79G+!6DwY!yrt8Q_=8P
z%n7^9rQ*x?6rZ<^F=Tn){C(TH5{4JqxgVCY3)||?c(to9(92+1&ru0~e}8%Vsyz`p
zbzc_Cr$$;yh-}Zh$Iue8-0bz)lOIo3?Un3x-)(IjIq$Sj!LhK@SJU>MWUtIWpLzS(
zj8?N>A1AB3y)Fv&Q-6F|+FT>~n3SIDv{a6TizL=umtK0MVdKFB1F7Ebiw3@vw!Ph?
zV;!&a?%v-2AJyl_=$vzZTsSQ)a+c;*U9r>W?f37GS$FQ-x&5E#mgn8sbJL91CfX)`
zU99tkRn=c!7>Xy==g$`qOJ34r`{&0+_4zfQUM~M0R}qsM>7~iX&)>dSaOo7|ZE^X2
z{(a?TWrk|^eisExB|Cp`cX$78_xDTv-}3)?cJsH#Zr>9j=2}-*wl7L|t6BI{$-O$q
zGLmmRKHfjs<=xx&tJf`_5}EzkapRtduW2*+?S6bbJNqhs-G|!j-@C&7BM<GV|MTSH
z;`V;V2ff$tztGlb{(SHEwp@9enj6~jhAhWsh%k9dCaqZg>fqn@_?nNbZXVgXsh>`1
zum7NPJ*xe|RKx3hd}~S{U%X&hT~>DQwBF&17bKcBH(rxW{-pDK&ipwt_EkR~=>Pv6
z&&zgnYxebj{r`W+=ilFVc4x%eY28N`ty(4j@5BGUFW$M=fB0Sh;qUwU^H$;EqRD^$
z=iAjyJH5#G*kqHB_smOU&A)bC*ggNw+SR|Vy}fOoclS|K_514Gs^Uq()B5FX_kF*)
z_iWW%ezxk}*5>(lR?PnODCy@zcloka)z9B<|IPjNIS2cU2_YR4$vuUeBc*41DRLaU
zX1R8XnN;#6?&*qd&zrdqX521~jSP#u&Dc=B&M0kb%)iU_e=nbnHqX1i@AC1bOEZ6c
zyxX65XV2F|^KbutEHSyM+pn~LzFh66kH;ATLVed;^&XqNZ^=XfDJPR-S4#hWIeB?k
z=C|+PojcrK3oLqd>(#rv^>yE46_4!yX}<q^{{QLrPv+QHeRy#7di?vR6;3aUDnEWa
zKL5_{?=K%cYBDxEbIH-LMdJEv-^jds_5c6!+pE<7$p2rk&v?Gy@+n46631>>r}ykz
zHSL1L<GsmKq>|5{^OLi!nX<%lTB_kU`GVN8z#6;vvA2s9PZj;W_xnBf!TW!%&Gww+
z(6jfx?)lFbE1EbBqmDl?Pc@b6-D2pq(vEvg_@Cqt@qDr!hE>mb8u%CLm%DO&l{ZT0
zk$8MwTc-Eg-k7V)lLUM8#k%)sSR@~d%3f>OR%|E1^ZWIMjMsaVS-2HjCd?_8w^1`W
z@?y>BbGG{zv`mS;ZhH3r@q5+(JSN>wpJy*`cWL&g(6?`Ar1dZN=yHqd657E1W?cjG
zyZcsa-rbXVm-p4l;zhwCu?ZesLYB%!7In8~ztW4J8u?QB@V_^EJ0vGfTE=d@>tT@4
zr_V~e15fmv`jP6g;L*wFzil{|s_?81>O9<hcz5~xyqp|~<X2y%TqGD849$+EM5aZb
zmr0J_kZ`bxm0L_FVnf2g{c-zt@N+Zt1V*~n-+KT4&6{^`Y;0|9x9Vv7Uf#4(j^Ti%
zd6Z~t#WXWULA}Qnz1N&hZBpP#zO&*w_x<ymbh;L)crv$WsHVP|l6rfO#-hq67I_cY
zr+SGB+syU3u>AA7REFT4f4!C->Q*{kyx4T%e3j)Mno~krgsyLrOg{GFlUS6;%%v++
zZ}&Ymy6wckb?~x|u+x;6@1-8rPl;By)PK6Rh(n`q(ciy&Cr_TdI(+?>TXVmD-8yxu
zsN2mNxvy1wPgWGYKWM9}D$b<RnS8rWAY`@Z`S1JxuFc;Xm7BKlWs20<#X7$JRePKN
zHqZa}Mg6&c%!+HT&W06(_9fg}d+qf4JwfZQ-~W5mdiU?$r@ghWua94UHQQ6jzV_FV
z!Wgfc85VnrpPN1ZlO6y2*VotKGgF;8BvV}{-rrgLeQtT($8Wdo#e@FjNiZ>ZF>+52
zGv(N%GTZg@@!Pley<fX_JtM=GYhEiS$G!jY<45H0uMZy9E;SWb@=ZGa^^d}eFsGIa
z`+xtv|Gj3ufX(c4Zif@s*H;x({5Z%i|D&$p@v-iyS*4}9TZ1^~+ugOaxUsmW_V?}k
ze97W#f5FxQG+!u=WpJ33>eOMB_CE5T)agx=Ean|ATpRcM-uHhS=BUc_yY~bve9~X{
zMcM1cRPAtyrDxNEH6+;{PFD9{7r$Tb_{aPI?%qF_w)tYko85YwbDB8aBBYgf@ElIC
zkrQ`)Xwi2~t@E+c`Bs68InON4eSLlXw4iG)kMfmmZznH4ymxQx+AG}V`-;B5o2xPF
z+@cO6ww{f-?FmM5{jt~oz6!s;LHBol{in$m^WyiF{5&;PJJ4ivZn}X@sMq#r-PAJ&
z4<2l8=bu;q?`PWPom;j%sf;t3?`?O8WxMs<rB9zKaBSN?-=^+QhLL3ao|2W9UrzD7
z9sh+#ZH9o?l%T^0UmkAnFDolswpmiO#7MGyckJy=9Ex6Exjhq@6rbGq_9^K4CY_dq
z<(FTU>|U2E?sR8w@%L+Q``Zsc{OGy<@>`3(;Iwu1&+@N&1>U}PEa2EF0juMM-rAA#
zp0nz6ESw?`^36qIhT6$buTH)Hd$0VGiEVM(>900RLxfzNPW-fa#Cn{CIl<uAnN2yz
zYp>m_TGwoN)lGa)$Meq`T`|{f%irDk`}=!;e?MFE*R;)%ahtYGVqnlzS-Rz3MowPd
zzHh%?H@??ix@6MD60`1S-{0M@{qy0Y_4_|ffmQDg?M&M|Q%zHChM}2czx|I7hj*91
zi`Z8C_tw_+^^c{aRvJC`)4XbJS^4G1$A<?Kr=>b^FeohDvZrJUThIp{(@WdlSj<dz
zk~zLHH@!6X?X9iZ;`*^CKFc`fM2aNOdLB6|b=~7D(!EOOD-U)zxo@5+-!d)t_O{s7
z*Pnl0@#;5=V#|V~5}Vg#ZB1hk2m&2R#@Ql}++@fm;MAhX!jbst<<0ah&sf<HtXa3F
z@ZjlNj7vq-#5T`3D#4=g+~)M=JsLfRJpso{y&0#7?$NotU`kSpfK!iQTJ)sPdo(Pb
zM`?33gn4lYwu%1nJg{FVh>77;5u2N)(~2z_Q{7H4(n#C9lJWJlqcc)JE9w8{eWda%
zro?)#enlL(bb=OB58@f)BMxtx(Q0TGCGHyct=Mzv7Q?S@v6`W;_+mKD?aZycSN<?c
zdu?Fl?xa&Ox;zR_xBcf=txLYicT9p|=@c<1vC4U=nUXUW+086wTzpZ%bF<O)m-Bzw
z_b?X9^dC!h@>m;HS~K5p+SAIJ&t;!V>a#E`I3v2OrDERlB|eu;W}V*>BB0oz;PhiM
zZ}w6_z1h5Wkru}cj=9EVEH-qi3{>%)lX`RN>FG05Ew{~Gx^fAV(v_^O*<WwHx)mjI
z*35i6+w#2@exGcl{g*K`+|*eWwtC&`wy7I<E=NYi<(bZwulexs-@SWl4fcFI#2q!;
z=5)>Z=(wm;pK6R|^RXWe+Z?+#?A6s(hG};FnoD=@w*LO^{^`#(ug}ahPCx&{(PFmG
zDYbo7i$DJPeBO8Y<??%#&lCP9{60B(?OI(1J5E{c<kOQ(=J_sv{PD%9r>E!oE%!O!
znHIRd+=-*|THV_Gyf4*z*REarF=NV+jRHkB^Oi)K%|9>Qo3>Qw*0#%e+t0`DD0u#D
zu1aV1U*Y4mi_g4Wb^Z0<f0-g@rO&oKuku=XvgFhKnJ@WxHstO;QJn0vHcs34uI%k~
zVcC~ordZ9qwJq6DEKIvM&G@WQ&xH5CS)X$(d^+{%<He5;Hy;+y-^0;!utj8##oO<^
z2I1>tcbC4tHd)<YFLs{~hi0p{Ud6QZb+6-gl{iW_E9wXzRCH>7SYaZkzg}nmr&rqU
z?(7$BX8Nf0<pz6s&)uTImEf~{cgoFgHnVu!7I%y5d8$sI9^Nv=%j@>0ofG)w?%cn5
z_p8nSUteGMJ-*R**z)}57_FCr?S|Lhe_tQFchlCLKf~>R99(?-Hp^rKjzbC_`xdkv
zl@NB4Si5sVWSj`Acn~AQAuogZ?x|-pEa!L&IB`rbE=XLuX-ZmZS@pd1#~*jx%m`U6
zdcCl}udlzKUq5Egg^VqB=~t{z7vC<N5;UWRYw6*OD{f{qY>Ijs{(QqkFD3>77j13r
zJsL9CwSy-gTRc%DDYf)y;hjnocaA=F;iXq@et!OZ^Ud^samNc8TQX;<cpA;~c~lX%
zHY{&nNwI~D%f&xmN_Lb^(_XsCq%fvGNNehYIqHQukv)c4x639ii<+H%-gbSjUHQ8=
z?%DEpca^?AyZzpoPk+9e$G!jlduvp0aa~14!G`(<fn603A8D`ObEw-!pKIxs<lFO}
zuU)gIVqSe(v9W%a!I~ZOR!<4qKdtBAno@42{XT1$8O}WZSz;CF6?vv8*59+!Fs;XO
zo%8dFleBz=u7Bp^=YMRGc1B5ppRM^|=6u6$?uV6iCiDB<l)ri&Vp`C`#M~1$hnr(z
zs^^-{NnS<kIG45Dn&xWA#=x=klg{KIIeB^Eo*Ai?^V&}zC|!CgUtgi+%qHF2hQ~Bk
za>c1+?%K5{hQrX}Epx}Uuy93}=7TR&tfmGTxyjy6o7TH=?bfiMX}qgai)to5w|veb
zEcHVyx%uIR&wJc9b218exn7*Yop*a%^3A0|^PldVbc(+zYwI=%l^8@r=)rxhc$*j8
zPD{6jbtUZDv}x0pJ%3)UUeCnv@7r<vdA`bveI+eg89vnZ3s}u}pTBda!3vGFkAD7H
za^2d(;>Gvs!Z{i%1)9>&&)Zw_GH7eq*SiO{<{sZD=yXgX?PibRT3)9YFJ5F+S68Q(
zmz&7!oEN<|WY*fW?U!@6Ms2M+TYATxU;fMQ<%=(#D81X;`*rElR2D`3PgQ#-s+@fI
z@L_?43EP#|SD!u&-G9@C<D2_p_5SVU-^-UzmUJ@UU_SqK-_Nu8ht98Bl+u&fvQ)@5
z(BRaTFagD5H>R$>zC<K-Ygi;hyP?t*#Tm;ogYr0&Q*Lj|y)E(B=)9|z<!oQWLub=A
z$F0^@U48Y{{J%Hn*Zz3eo~?a)b@pqgu9GFR(s!l?GVru)(D?MQfI%U|%T$`T=i}Yo
z<?^;QU#8AB-~apW`)jMGW||ylDbJc)_g>}vC%4TTcW$h!DN@-X!`mkP`Zb3lgM!<J
zo_Bg&^Oi;Kjf;<r%e<1cx6a=0(c{IB?=IgxHS1~Q@1;vrS{`gt5p}#?nsZyR<-?*2
zZqHo>&njInU6m-&)_8GO`6chiHzbT@_;%mT%RIa>_jqBfB1?-vq7MfngNNcLo9eKw
zPhT#O|Izq(*BtRoq4O;)3@wQ>o>oqKezC?+V{`2GH}kw7?Fd?HHd~iN(Ium{^zV-!
zPd<Eja4bBJf#bCGlgW>T<3yyhv-#z1b`(E<C!Jqo%F%o&Y4WnjX-^}kCHhR6#Bd=)
zj(ere`R>Ov#E+h8?fx1Sn=O2Pv5Du-2Qvg(7EIVA6joL~Un}?3)~HEK#FDp0O-+c3
zn(#+~r#ZnwYR~U?)`gSm-t+Ifony9rzRk|^_xDbE`e#4AF)cNc<Kgu9x}V?X?!FrJ
z_3QPx)#2Ix^XwG2zr4QxBkzQ|gFmu3dJUbtj@>wQ%4>6A{omf}lF9b}X3HP{d}EVN
z#{_{zbCi~}oO!;{upxj+aY0Me876^<GeS-!)2E%AYc1^>ICI0YsXmv#MDFvBdot&9
zk&L(^ivknd63<Wj|Nfk>y;SCU?5ncv=jKGlMwZEJ_sVvimz!^2w`uR%E$_D6j*gC=
zF=6rJ$L{@dsgYu5pH<EaJof8v-R6rw&Xw2k+b@2zSfsPZEasDr@AHdy3g=Yqz4%t|
zY}&;Xv$LOLvZtzX9urA^Q#J4CFQ<-04>%q@2+n`-@nT|S!`?5KPJ6xne!n_DzyAB1
zn`;f$u+<sN^*i=>rD0lWZf<Vr(M@Yr1iw}tE{r`{X)^zL<T;&P+cpZGU6i&u^S0ll
zBYQLyoMsrhz1+Ozmd^R56Sn2HJ0=)%D}|ggW|?f_`^hG~WtyGQAqll5CqDn(`&Y&H
zlg;FynlBICFTdPz_0^wC^6ZQpO#%!BRx;nJ_in#e)m_}knYTSEecQP;`D@w}Gj58x
z-C#J}y~uv<x9YvkhYwGlJo#nHqg`>^Z(CMBdvk5(+Nib5dOH{0tdZOQ``zxVURy7}
zy^>{`@TI`Q>gCsCk1y8$>HnWuU;qEzU2Bd-O6L_@%HQ3ww6Z&QY0Jf&HS2TNtY5!1
zN;fUCK|p!QYl}je@4x>3-Mjbj;=?B^7HwTNC2n_FZE|vLYH6ruX;Dp0ML|W?Eq#ms
zFK6fX9aFaFc=U5mVE&r?HRiK@?|<)J^dsr{QD_?};b6XK@|hZ&NvRJfT|6L>d|>(a
zh4by|geLL{2>kzWb^cG+PwVS4{#7b|*k5%u{pqa#&FYW+=P#@Os`dFa!;Sd7BMd7T
z84lDO^oaj)w2H^Rvi<)TUWdQgzdxP6Qu*cOzkj!k&#qU!@PF~$_6L{m{Q94_@5R4=
zpML(|@b9DXy))|mhoiDPcpL(>IyqKei~b_{{o;SNACIKMW-j>hvgf2ed;6(xEeaf`
z^ndE!?t51JEvMdb&XKoauf_BKKid2K-qI;TPBORMBslf*@9+Ej<KwsO`~I%gp04k|
zZ1T;VY0oX6&k<-6d{r{t&%fIK$3y<*lTZFSwkymldvfZ{%j*8~?J9R|+xKs(wE3;I
z=RSSf^!7&m-|O{PbGF9S|254$Q(^RNuY%vCsI_c@HJ{gRXL<hrrTzcsQG1WEx(n?4
z`|Y;+@#B4u4Z3e`b2X^jwb}U3X8Y=oN5%Ey_B^oQbBpi_{I)||(|AJAsXMcdcQYkB
zads|x@$y{o?M<=Qf0nGe=+GjOI_GoL+Nzq87EZpV3B~8Sm3)KaM4omTp31p>?$aKb
z6$@wV`E+Wve9e!8yWj8Mzp<2!At3FEa?fc!kLzFmDCn&I&cHB7{BmT-%CPY1;hS`<
zPZ@c2Jg(ZKacD!A;i*d{m8nk;{p_}{|NY#$+S)w6j#D}0!=cZAZkBK<Y|;64*}VQ%
zmYLahv+w+T&kAcE{;6DAQeIhEP_=9C-y4Op#|s5rygV5g)Xb87oOW#4vuF2qe}gQu
z*-k5M&M%q5vDoPA&Ihhr!(3;$T(s$0l(kiBYMJcvpp_n)tj`4&8XfyR`SB?UO}m{M
z_TC4W7(xzt{hV*)v7#o#i;<)DJb&|o6PryuYtBD*y0PtW_n|^r28T&UytPkX%_=P~
z59gY=Z07S_cb6`e|M!7?^UXJJc7D$0mp_-b`CvhUby;ACpZcGZ{&iAk)1IH3yE-g;
zsiXnVAFriWvwi2=-0XY&<fwRj#jej^u3nG({V)E{(Y4Xr!@|M^T2i0hudrEXK5I^K
za>MIgg>%j<w!Epb)MLq#H}k(uz4Z9wlj{4w=gGIkbWDBvbpOwb{TAZ+d;aaZRAnP6
zFDLWw&vX0DvfugtJ>Xv=puhLerOR`d|E<e6s!N;pbF;=-Yl(&+6V2;qGu~Qkn<C^i
z<9Vc}<}}ZTw=@(j7Pc52>rR@Mx-GYQ-Rj=NGq1k-egF0?uKKO%`O;^FcQVY>9v5ov
z;8>bA+0!z>Osa22YPx68%BzcR_C$u6%>Fms{-^%@lGjdCj(ohGzyI&Q-|y=`&%R&v
zxYwM4VczRq^ZtL&-z(|*xp%9n;*oy`85tNHEM}k0x&7{ImB7N6DN0LwCjZp$Z?A88
z|Fcj?nPn<l{{Fw+lP6CGjsJ_yxnJ{gY4!K__BB5~w2H^=DERj$#p<e8<g~d<S6;bQ
z8XG6F?)90p;Fby3ZWYck`nNu4rA_(Yop<NneZ2VbJ<s*Kx6E1A8S?4x_xsr<Qqj`V
z(dp;aJaY`axdL|`)=)J0aJrO_Y5xiPnN`}anGP(Ue>DA&<#CDk@9cCRe~4O}_Mm!>
zcvSZ7vO^1+1bUu*RyiAU{o~%OIVy)ACRoj7;Aj=#m$#eYr@mD0<?nmXo=ubgG4H*c
zoZR0J?e-7mWG8=8(ob`p_xv|I`*gjyU*F32=`NM=VcQy&YuDe;*Khal$KypOu3x*(
zbU!$%U;Xl1`F{_7KA-ph*7Z7e;UvS=yQ2PH<gc$NshG0t<X)ZK_5b&!M(%qre2T5v
zac`LSqaR;N3Q9^$=K9s%_n)-nVusu17t5{f_m;eTB>(TCJgegcYfDFtV}*ZSTwFZ=
z@0;|>dF8w2RxLiqt+%A+!-s<j1+Ul{nHEH?t^4q>-Syn@#S>ren)8|8{>OpRSk0%e
zZfP+n^d)<}6t~icjH5NNa@R$#Fq!%H@A*m9-@h22x?uNM^}Iyg1h2#vfkPb13=PvZ
z<s^GcYBBqy9iAATp}t1;e0z%me>BIT8*S^JKV@Hjb;GQ4%BMGZ+zpIcH2F@(+F2rw
zJjXoc)GsJ4dGxlqM`6>%z<EawrC&|^T=ITn^6mqh7?$4HwDf|KxQnt9qu~J!*BPlB
z!rU08mlr-tI<&{YH$8Kj`60C>Iw#dxpNBqSU^r%!I;G9=^amT?v}vyu_!tkhJ@0xx
z!SGRNk3fyx!gczeMUtFyu77Y6k#v$UY+J$1VA7-=DR9~?E@8=u=fO^$Y|GB%u?jG8
z2(&O9bjnyC<$EbZE<My^N(ig-*)VtBXBr$ShUYIGDbE%#7WH5HY(-mlld)Uwb?r+n
z&u!l5xvL+amMosxCQx!%%Voz5->G4FYbVN|UGr{N5Bp?`tlYJoO44)YZL^LQbd@;p
z$vTU93uBZM1B1eg?vwrjj0_EqZq5k{%oxrIBzbGEHQ)CtC%1N?@88uAwukM|u&m#;
zdGq%DuXo)0eBSo@%PrDp(<E4qtE;!Ovp@cLW0TI>-q%03W|?vvZaS^fxiw_n`|5f1
zkB>_CTzdEE(x*#7(^4zv$;-;_{eSQ`zr4+YDJHXZoj98+Qd3ROZ@xQs?$oQHx3?*>
zIC1oR{I>Y5()sP%w$<F%-@UHxTX#8Iv*Ys1l^>7w`t5%E+fMw^$H&L(fBppxqlO$x
zczq_)g@b`1d6Ky6(jd+EHm83Vv}{bZc9hun{a*E5zw+Yj&9~nQwR~FC@%*#l^QUK~
z2rODt7ao-4V{^Xx+Ao1)hZGKQoPAz6F<qj5(!9?)lT5Tfok=?L-Ik%@8dtKn=F+Wt
z%55V0I=2gD+J$DN{>(AU-EOt*?GjHP4Z~Y9a$gLNrJtX}tu4yXAYkNcthw~{t)7eD
z?SCw|9ee9m%=?n*9N#wE^gpgJk~5vH3%X1sa*|49o1j)~NYqQ4^Bl{be$W)36SQmB
zwzSBe$Pg`6%jHv&dN_|o)!$oJtEtd)`l`V#gJU+=XZ9RSFjx_`+UZ1w&8bUkF27{r
z*fsau;dcJ?%Qt7P)phj@6p5V2$Z>ds($X1cm$5N4af&ax{#v<b`m|k6C(eHTs&e{V
z{0@V;K5COaRe9{^_WsI|6ju!Ci%)Fn=i|%Xs<l~%B~Zk5N&<u8!Xrg*qP7<O{FJ)#
z$p4@9f8x)0^<LYfk;Jim+qpYCi>*&@I&aysPb6w>nN5F}4R=#l@W#g$=Pqq|;JW;B
z?VleXPo6AX8nrfLRg|=5>!d56|EhR0H1u37a`DT~jhte*dd^%Cr>vzm_v7QEi(}s(
z3y))A5OMwZ;^5-y@9$-0-rU_Cp1U=A-s`8X6PHy6iU=s4|9<<enPW##+U>CAclQ>3
z_1YWOy(m&hUHi0lp-la=-}BEaFEvTNmQc}SxU1&rr(@63c3-`9`~LdS)thhT*hnqc
zmSj-yyrgtq_jcX2AP0`A*PJ|VZ`7VzU^JJ<O<8lPnOfJg76HYn?|(BewAfjTyqVwl
z*n)xK*o?Op$7VcC*zxzt$sDmzt;Cx=tG8-)Ic3ML4^?20n7sbZo|&pA{qNVD{(RT|
z$Gh^aW-$dl1$!?tFyz=*U9o=Yd;Ia&t)}-s*MBeH&&i;%DaU5!y<N50CUW0?*WUlU
z>+ZTKpBDGq-@18|lllLjpP$9`V^@S_FJHd=^2sL`7rV2!v%lZ_{om5l;+zZTh&u|%
z$jQz9Qgznt@zn76*vPnZoBk{*58`w__cO(+dr{@?ySJ>0pIut&y)D)M*x`p2Rj;od
zZ+`gU<z)5r^K%ck1bBVcss8d};*?LvdZoqnW3#qK^}Y33KKcKz<@LWF96TJh`tK)g
zed}$1FL~?Fm6?C$`NgH))AR5BIaOj+8q4l*<!#B%2bW(iiCbMCDUX=X$nV=zf8&4s
z|9pdU`|q5sd)4YBAjOd=5$5(daFU8da?^xItS$?}@}Erh$h6h|wCI7_Y36VNACAp_
zznK+X)f-QIG&mIG!8B2r<wj{wFLRIXZ71OzMh%7jV~?-BVl!B#v8gg_MU2rgnd_+y
zjO!M(xfLy5B6KLBL7^~qwnWaBMN_H-q}KXOWaQ9LWe8GcZ41y;eU_}dbP7}21dat2
ziL48^Zdy6HqH04kC+D>5y&^p~-9(J$Nv5uNuYB9o>y^o6FQ#OMV{VzU=Xo!%2nXK_
z5cZK^6<}Q4Ybc;BeOPB+cEYQ#UA!_33{zibTv)GkK4mB4skCW<Tq~HAIt+uOBDSgS
zd=RO%G{|dJ$+{^$>4Jwi6qPoKB=Q(G9T52}xqADi#j>dny-erywbeZ+pEk|Ek1w`I
z(m^D#MNo-Fs7td=;MALLH@W}9JtzD7?S4$Q-}%eEKBV$%=#QQ=kLs8Hxn`nc&%^FN
z|6E$21l!%b<zcIXoGhN-^}Aj=w{E@s4@QQDKrfA_t{b;*jahw7?Xu^*^sQNM@9f-M
zCtz@D+2)l~w0I6{hp+pz$m6n)=TV8!DB&Kx*nNL4w#(nySH1mS&aZv>J%LgFYL9Q1
z=P9@7#qWAiT{ml4pvm8p{{Pn9&5Pex^z_rx)0;EQWO{Q>zuR*Ay#4<_DOQrb%isD<
zQsH#k5VX>29XDeLgT&fiLy5-<9Mh&xGjy`Hwr2nRTfXi`W3KhpsM5;J%F^7em-C*x
zI&vmXJKC+}Ev%@bc4OiBH~y(Trn7jRPNdkJ`*i2~iRa79&o9>Kd+fJ7I^RUV#mn1C
z(|?kYt2D!ctqZ4wX(=X~%sapM<(k_st+v_9^=EI55;?nVyF9z&hRU?lNoORIt;?n@
zZJF?OD{m9%MAL)+{<%M`3)S}aKD|17_1m&)3#qM9YY*^OOjP%Lv{O$p#Or0H-oYz{
zvQD1U(yFU>_siMK^t-L!^J!J;&B|$onlcO;OIrfI=E$F#&g%AJ@`oITn(J%BUc0*=
zZ)b16n-{LNbN6QR`RCWi?$%p+=f<54^@-nq+x8eP%`uv*;(12nZJG6);*Nr8YEw5D
z$?)ah-?w(^ty{N@9Hx85UG@6<Z|`q@dAmCi_Z6lnXxcs3^;A4%cBZ{wPES|YdRs5&
zw~pzmo)e$%d!N5%efa9FKW%Q^wm-LN3r`X|Xgu)g>FM{XUY~uL^KJIE4GIk{0m%)F
zZQKi|9Ab&yW<39V{{3CHGQDQkuFvk>buo(h$j%pAq61B4`>3CFTf9b=g(1O5_BdnY
zv7HyZ7#V8r@2+_0v@}Y2hQaBq?N$N{{$>6zG3a>wq*XjlhR1K}q#)0gQ^L9eqgIA+
z9Ne5?C&Qzixb$kyw&=BGt4*c))h}zR&ac&cyeDB=ui&k^J+?A@>*M#&OMO{j;v}HA
ze$AQZpWnVc{?%>o)f^?3ubYdfoNDx%m>$G+dz*Ccvx^rmUVON4l8}Ri9Is^Z9*tMM
zY)&sC^PkOcyf|yh&lgiN7cbU$_5F9`G{1ab%jZ$qxjkWBM%UhMnLcfre%!8*)z=J~
z9)I-EyqU3;)9Lqb_9>GVX;e&H9?8WJ5f@qc^XYWyvuaDX2!#nW?XKP}U;F1{=Km7A
z`R23F7R~qf|6Mt4@3&X0S8Hqcz5eAW!1l1hW}1`Ty?giUZ|tu8tfnR*(QLrR5Fr*F
z8+-f4jT?6&=AV7Ob*~fygW?H|>~gE?>tgfEZ)va2p7i<Y)2A;>F1?<cV_$dY^;dH<
zvz*gGQTu;hi@tr^f1Q2#-|YDRyMk7oC~lb$@@e+{AIIYVZU6u6!Ncay;^+K(zQs-#
z(rNLSG$Y{ByONso`n-jiGU=IYS@GA@;RB@~W;^+)m;bx|f2o%)*S<L$^;r~61ZEV8
z@iA~HG)O3#p8c}s!w%O!0&Ed#g{g}scr@n;Gcfb}=QszSUVP*rCj)0rS=b|ura8>L
ziz*eDu95WG6Oi&bQ)ap7tdDo*b9HDg>zlAh!cWnu$$?>`%8Z+3eIHCtr%bx`rz^R-
zX}OoP%LIm72D7v#q;~r2E*Elh^U%y*(WY5#W#cGOHfPn_9h?(_xK2FPIi00_R_F9G
zR`$UDq^9j*f{CoEfA5_r%Xt<kW1@3=62qCrm2=cz_fC7(dW|jkRHfi@O@<5GA~HWM
zn38mzl|dv@Yl#cPgQ&G0!mD~FBrHmkc)V&6-^S%G%YUv}C$M?W5s?@z{-mCdCVsQl
zmdWr6ux~p$BU}1Og{c?k<*3s(-j5<O-&ygc_6azBo^mDoNGj7ylgpbck8pgA_Fcs@
zk;^NWA%Kl3bILO>X14t^o`m$tWpVJZESqCy%D{MGUFiHjKk^TseDX*B-^1xe4S%^G
zZeNxt=p&IVwwXnI^2wG+vE*q%UBz;2qFx#d3Vun8MfHmmQzsqCoaU+M{dn^8-#r^Y
zW?aeI`t95I@8#u7gAPCBU})fEV_--YI4G_^r@r9-zsu_W^XlL2EUGwLIOnZ<KR+Me
zx%u|jW22NL5}Uq%<J;x!9X)%t^y}9g2UYqWTYQVze)(lfVru^X1f!V+2N@Z9j1J8>
z*WD!UwQ7?jukfW6*CiLPE$c2m$Lc@Hq$_Rl#SbqpFBeOmmb$m(b6Uj8HEY%dd3D=7
zcXIf_!>_>rYQa4J&GC5A2}|)?rZ0leUr(Quy7EDjQIM250|STCN);!G<QTJqjtsiD
z-6X_a6B$l)FOvCIlJooJ<>md`x37=i9kw#$k;SnVg^nd6TeH5t+Pb>eP4;m$tNtaE
z-&gA*r=><dKR0)}_>*V9tTyK;CM`8-X(+C%vhtY}lC3<|>++We1@$IU;n`cael<P4
zY1!k#m8l6moT|Uf*C#S^ObzkkWN3I?c{Z&%sH&pm!?E!FT1#Ji^_z0-b@uAYdD~~@
zrbRAqPTXmye%!rq&X2kaFUu^&Q@`y`z5Q9k%E~IM{FZs%9toDICcYAfvsY`|vp;z9
zBZA|c#L*w0*=9|d)MMy#;@r7+TeGj{9&Z%zQdDqi2|A_0px`_CV8M;|UvIy?_UqR&
zfkR*a{`g|@hE3p*iD%vA(`NH}4jZVnoLL+>?Rj4=dt$55r_J;K)~xOJuZ67zC@)v%
z(SCkz9`|ZdmkmdC6rZM;-M&|6HQO(Gt(cpE=OrWce_OA|u?jFHXe@r}A2qj3pk?w&
zmGi|M3!m>?_xfzw?Y;Lprz{Fuo0fS>!<RuIXj*W-0K@gtNh&8l>3CnhnDWSK-D8U+
zyZUEJ-mS7rw!Hh=$Ji1*Te|PD*3w&Z-+j#vKfd^3f`v?f+ugkDpZ^9usuAN*T+I9Y
zQ0ZL*4g<BzH`n;A?0-BZV3tbf^WRagH|2fxj{IL?R~{qo(4oL`EWoSw{_4=z>mF+@
z_0g1*WENZ%x_WKc>dP<BJP)+#S9H2H<ML$Tw3{4`%ne~(k=x$0uX}FY7y2viJ3rr)
zDeGQmE^W9N<i*qY+@jsR-O1yi>)ycpZBc!%&n>!{U~wlR{<-VDob9WwYArS4_;ZPI
zx=P{RxZPz>Umf+H-oscpDXC@qwrz`U@+fr(l*E>2W}f74`k8a>_1CcL*J94E4$<OJ
zWbR45E%C6z$Zt|bYU<0M&*!bao;CTUiTC6RIYA%uZQHJyn^mc+Gcfpc$hT!q+r2Kk
z$B{$1V@g=&EW=}~zE&*_`~9ePE_AU?6YKwE!)FiU>+B0;4?o@9J#n7|heAU`W7KQ^
zPi_h>0t~M#MAtSpXq^{O6-a*ei-93%B_qRyLixZ)hD?TL$6naX?Mv=4bh+WN&?G_Z
z@FdBTQ!n;R@}9n)A>mW`c16X${DUTqPKqqL-I+^8n)+TVxm>F3GE`)dPCmA{lTB;I
zj~H(AFPnAzFYy@mYR)|tc#iv!&F!+L1KM1AtuxXVFFa9uK9}w4rh1+lBdL`$P9IVb
z2|BmzviJJ`eG+r$$;pc@YG7DWxo%00*{sF?8iIT@FGq1|N-9n<OuNl+K*_uJ8iPY}
zNt{TKR(Ipx<^EyQr!(sdxXxRq<Y_D~y?^tWltZouC%FDS@ImCzp(MLSEoY6jSIl^*
zpkK6jYi^{`tRSC-ys7iF*BTs?(&$lWSfIhhu;qD$(}$3v4uxb9Nrs-n+W7RC*LN~l
zdl(ORXf6#oQ<e7mm-wMgv6KB5yZ5KHw@<x#RX=t1f1w|1Gb3U?MC}b*e|_8b?e+h@
z-PS&RIyySqOY?f^b#pVD^OukH9Dl5H`qYOvM)|AvoS);PUS0h=a@za%@8`~&$Hc&O
z?ljj<6JP1CRkN0gZ5BB6Hf-(9oHy^^fAwcy8#dXnTWHhv{q2S~Z&`I4PK+`>*4M|k
zbV9#;zP!AA^tPo_lq8%v9;;l9dT&!3wYFtjs%78mEqb47EM!^|Ss51eHbx~g<Q!i(
zg{|(x`~QdQXZS7qTetrDYyS4-7j4dM*6DlPpMN(hD(VyS{=4r4j&)pOXjoLSEc=SY
z<Yg-jk8R3v>bS_2@X4|?T0+>TW0IFg;%&Z3PMN%n4g%Aj+bBsm9O!n^PK})Qcvq&3
z_U&&m?$X62B~#8kK6}>pScKH^7DE<6mm7t1yq3PY@vXI6eDTdUPo6Bf{+i#tS)=Q-
zPVeI%=jPrHI_V|x!%;(rn_<D$liiQL-L+<DFj{@OIJW2H)z#tgH4j~{m!7gRX0YG6
zVOrzg_-ln<eZU)I6q=@`UVUA9y!80v&MAwwJgZ!HJ7?=Bo%PpWUG=J{si~=|+O=!f
zEqmD~k^6S-3R)R*N#&VL@F{_o$Z6SY4=*^RQ*9v=mL1BGxchQm`K`+*pM3dJl36Lq
z(D1-`)3L3`W@xN6bjqA%<Ry`u>NQKgZC&zvo4Y^P*Z*4n_~VX0Eb;Y!duN;PpCs-o
z(Q^5vif8co@Bi7)BuuOHIW|M*Jm<ozS-E!o^7eIK4z|lPFszH&SM%(Sq^{_}EmtO$
z&C9W`{8V8h#ox9(>ZOGr1H+65;&C+#Lv&@2Hwt`eQf}F7l5INs@y8t}iqj(3hMnH{
z*2H(w&pmOgrH>nQPu+cfXM=zQ1Bc?aT=u#KPPu;fm2+DXk8XRLo+;+!dG08v<k%9p
zzI@s=ul?sU_aC1Ty7J1h%^Ih<I24n0^z2S9|F2`0t6>_YwQ`FaM^sN{vd7FI{slo^
zo<D!y`eM(#G$ith#?((X`Kgtq$;FFruE@^SNPYTs)d^##jLcKsm)AVl<MY&+#kiZb
zaekU)%Y|(^*Gm};f;{3xg4af!Rci?FYUKP_qkq15Wyz$}858RMmzd4w)U5wBdH-P!
z>EuZ&D?_vnKiqIL$8UM??M-aWjN*&J){0rCPrI74{dKR~`zK4T_vaj2wRP9yU6u2C
z-IN&)lvr)eZI4_Nwf5NOo$@R!!VC+q-I7?m#cNYeft7&MpBL`+pT+Ax)?P1t{q<Ig
zQKH!8sPoGLr!8&z{O*?3u?(xZ7Jb31uV!CerD1z#Qt>%Or=Cl#ZCjxW5`T!Ft0?D}
z<9B+-Ejv>``x1BarS?#^70NA&Eo=?V##c{=$MH9rdKmI82+aES`1bGj`#;~2ulJTT
z{B>VFd1;?b>Vj`O0%tBb@T!H^spH|D^@6uc&nU=!^PlnlVpYWdTiZ*f&A;=mFfJvA
zH~poW(VWkB#3Y^81m@fQUsU`tseE3-d1I*$lP~|AT|ZlOW9Vv^$AX*Z_Fc_ez>*?$
zq$8q@;gz3;%87k<5^n8aZ#@?r`Bf{?!-(gZQMtl{g4(~Us{hXFy8P1p{W<lImp-vY
z@8_7CR;tz4&o`6bIqY#;^f5_ur^h>`5(7otvb!VM9{XsrJW%nSA`q%+;KF+3%Eo55
z$5-pW|NgeKSZi8T$5ku4U4J+JI_RDxlB+-2Bl2LU(dLx>OgxKa^%h>yUSD_Dsygpx
z(c_mTMssh@Gw**M;5@}M@I}^EsUMBkW(6(Vs`qK})X&fJ@9*zz6gA5_vg~=@9hYf;
z|NZ~`JR<WbtALPmMkG)0>9!~>#v|gtgSV9=yo~35q%SX-SbBVU-P-Tn<>FG;rXMJ=
zdReyX`ug~G0lE2e-n@M~myd1l<ay7lpP!p+UH<OQ)YH?g-+rsGk>YjtoK#{Zdwd&b
za^@tPx-Gx|{eG{#RQ<B2MA*96-PhihO%eFr-o8EWZr5WAU*pr87#Rc>_V#|gd-v|*
z!_9un@4hW*UwpB^Bq}m8Dl+z=YvRpq7iWET$`)-)6kuUsP_%H0&|0}QE-I=>X7}yb
zCXVc6g%&SOjtNI~T&GMCk_bL$lexB+@wmJDy4SJ0YJNWR*4JFy-hBD*-oFPEer%rq
z*C)F;EqnFdcL^;z-AXNw(|@~LJl{K6_+aJs+h1$rvs+I-?-gcq6limtwe0Z0g4$%}
z<Wt>E0$m2rSdU8x`YaWAe9_|crmU@EZH*#9UI%q{mlxf6|9#rD>C>i9%Q-#CNkf&<
zZHmBB)90*ePoDg^@p+GS`1*ZcE_p}IKDc22{(1um9#D3>efRF&J2x!kLnM-2=V`7r
za7vW;F)#jJGJ9Qv;40Hsr&nudPSRM**kYD^KtfaX$JVZf`!ZgdEQ%^29*hhehZH{S
zy?puL$&;PWD<h|wOYwTG6qr=JZ_l2hqN1V=`}bdY`_2Ei*U6<zQ+o^;6g-9Qe^;M;
z^5Vt7X{qY!>h?cg@3)iX(Mse{{9<G8JLzFT$@hDE6?mf8hE1$5v!7+y5TMn1M4~lu
zhKgoOfG4LQ)3F4nS!=KTEPno2MQo0H;1i3!*Oi&G99e45%lEkn9N1L)(cDX-#p~1_
z4Gy)hRkF#SetcXk|M!LawA9?Z+_*gz8>3eCxhqGoDKTBh*miE7?fpF0ZMoumG`gA+
zl6nN46gajTp4qe|DD^?@tY!P&b1H7O`QE!R_w;w>p3aL}zLPJdhkTPr>M=ORvG8RH
zn_@}q`NBJUG%l%J3^F`j7pA}P`LD`}_7xu<Jo&NYUe2F4@9XEKYKq%*Jv-}`Y&QGo
z=gRfvMpC@5zqSc{x+x{baLj>4u%%GMS1q~Y!lz3@O#+G`YeTn&aU8ms5yJPVHnM%o
z>)#xTbEQ?6iU=vnupRt#DQM+y12<hS)kAYWE1mcDyaHNrVxe!bJ@@uT3GKB(uJg1t
zFPnHzR^ic}_uTMw(iF8!t(FD`!&3?^b3Uth${ar`VcmCl3mZehLCu9z0?&2pobFP3
zUuKoKG$`u4%<+XiJ?@VmzI^%WlveVY4BaU`lXpn9Ee$q3Z?xE6vq@98eW`tj*UaaU
zGOlMf88m&aypywa*4bnC;&i4uad2wNUO%}xsj|{jQ}p=8OIcQu;;xB29g8AGT%Rsc
zXK>Kcd{(?PM4~PJ)GvL|@@~-LfIn>y{yJ_A)9x$3F#WnKGow*JeGq?#Lc;-t4ugFk
zr%H$IoqNyvL^Zp+UB=c~>)u|G_GM@gIQsA5LNm4a)ohLzVqYaK-Q08j`Nnt0qdXH$
z?<h1lF74%1Ffe3dSa9jfmo4{KT)%yK^*s3vDpy_8Zc21HIWSK#V|}i!uH~n&jpupf
zB(_9}D^k_%?Vgh&7`MoVFD;fmKGiSzWU0a##uhKlo{dtxlV0+KOqaF4;uh>>DCXt)
z<VHilo85j(<DR%qOn>nHzSFkozA%=3@3&i9bv~|a$(1>;#L)1*vQEH(S%5(-RbukV
zf;r-@^HQg!8m5^>=VpKA`P7_LZeF{gUFP_&bEmzhuj8|qOWCV@|NXCh=iUD5oNxNt
z_k7nDbN|mG;j2{&HomP`DA(&gHS22W9Gmlpqnej@hHa`Z5>kJ8?ANZR7MauDzqfh0
z#agKGWzD`@F<Z^9H5x`o&sICR)2OL?Q`;qpwNnJ<Jl201rX<zBtWfKDAw#bYSJGeU
zOszj}e{R^pz>qW7a`UE5m)?J8Z(bO*DsH`f)t46s|NdV5@WS`M-r{;8TA>WzHktIM
zZT^>O&*OBi`(T2_TtEHzeV`R+EmOT#Uu_atR%j#9ds*eH&HmeOr`>&3I4LJ5XWiQO
za&O-AgBFQ?eDQFx&FS-Td!<<RU1UqPnS1ut*JtnE-77wC`~6X`xaPt_q2!jo3Lj$1
z&1O%XTIqEvM%zmxX-(AH6Gp0h4MDq@4ovx<lbb8*I#I1~(vc|v*9-My_Eh})^Yi<?
z>gn9`(kd%oyK<yXsp<RQA^!8=LC2NLTO1AM`f@5db);v0`RcYfY`yFo`7c#}*BYmD
zsAkIiPUKKLGpWVkn8f3lIecuMlk#$M0-Q7#rt&|S{C0WaoS5BZcR$)Fsve8rV4PT{
z(_TC;U2<tjcCqnu8_!7<a)xP^>&ib~T3Y=4>RjvXkAK#fNX@s-7ie)+Y%rYn+_wDh
z&ZkqS8gLjWiab{FO~3f&%abD?Z4!7CcgTo8ox_~GZ_VZ}#R5S}9WzorHKzn^Oa19+
zFw<wgP35jln{-+-w%!WzyuESfgY@%r_m;nZcktoCZu7V~e#-<7`7K|&<<N|bT$$VV
z>i$%emme>aX?c)fFeOM%My5b9>TKBV%k%t}`_Hr4S@-qTr%OSMcF~8K4&0b#>KWYg
z)^EG9l>d?`P915RBiVY{9Sc4$oy~Em`un@Rzu)b4KkoiUdDoszbC#`4y&cqXGe_#r
zv-~T%x3y9&ju#$#{PEzwf8V~DCBOOkJU${acICBIF&rHe4Au0xSQ5)Cca|_`uAQus
zDpo3MuHSX3U#)WCRIR<SPcJL9I7&Q;Jl3t`dFiJO6NAg=i0t4pPGKhnCkCh7o@-Ky
zPj=}Yn-Op;Ya4f*hUUzp^HkqQZ4-3`4FDxHWnF#s@nfM$KLdk6Lq|}H0>gtJKYsl9
zup@5u?Qh1PUotd!z5cX&O@`h3uYNt(o}Zt8Tte7s*V}C(lLRik|GxSv*N-h9KK{4o
zP;@$B&v&C~!yF^AP5~#0&nGKc7(UeQ=b87t_WmY`r6HPgpH{BEX~Gt8>{Q>OCUI8%
zmMNSJbBetToB}dKMOrT&E53WOBr7s(=Be*<^Xu7#l`QxV2V~pMKhL?;b)M_z9bs#&
z)=3}dO!nb0>=)Lv*sRkc;1SG{IP3Yg)XI7Jx3`J2Ff^F>E(zHh<?FR_$|jxegi}i!
zIBrfmTiGb^XYTsCujTuHp0zoB`|Y)tFBe3uo;H8|wJI@Jv89Gi+S;ohpLCH{UfRH6
zd`fF-mPDJ=sdUyqh;oxVY2JaD7Z&Pzf%8ARzYu3sTp?-{H9Nj_S2Bm-R%xrtH~;>9
zdGOxjWp;0Q*Y`UWSe&k4V~7inE6v>b>8$wLrJ|Oh3=DIZ_uJQme_H(Q)U5A^Tw^#H
zmz>x(>2`T_yT9Vn8^ykx1Am^<{`dL$+r58Ze*Yh&&ADK`py3R~>uqAXB_FT-es7ZX
zwQT9E$R~fMo_@DA`+4Wd&1Z6QOtzm>-Cq9aU+35A^X7-QRT*5{xgsY2xsmpfet$W;
zE&Hl|zTrMUSyFAPgAaR`IES)S$cE>)UYC{>-H_)Ai?7`)F>hJps`&diD*mxbUF(@J
zH%hhc!^gM%c5DnWJASU(y76E&GXq2J)=Sm=PMVVrC--e+oDkThZJJ#?x%7~={h!q@
z+sk*qJ@=tz!`8}cR^^@Ff1jOwJ?d=PtQwbo{%HOE0h#(|?^kD>S39>;*Q2xcpAy4@
zXE(0SUaxds=&&TG&68V2GOG3eFIQM()%=y-61x7c=$pB6`#;$K_h)F@ZU1NWwVA#i
zh5^fd9=o3QelN3$$jl2(*$lmxG^bad%Y8r7G<bgJzop;#7#J8>*d#d^KK$)!of~m#
z)l;>{o~bK;Kb1+}pIetLb?wzDEpes3MGJynmRM~|4qv@B`}(@NudDO-e0>)E{k{E;
z`u}x%!;+^xwJ2K~wmxk2v{XihmI;$jT68UPTm18rxBk&gtJ!{!RWi+HM@P@*pEk|Q
zo1^7I##EI(m-DtqzrDRZ&-JrM_U7%|n+4Wff9)pirKzgoce!l!(_MN?eY{yYzQ)KW
zr)-&bR%vC*?#rQG=bjh$7#^D;F2iu3TSl-)z)gUOL9s<7xg%g!s@JJayVkuqbo!Es
z{-><9ZUz^<I2E^qO-r4A(BXWPyyBAr3lXO)uT5`nJIIsJ(i_H5v(4}Q?|rYUTqpW3
zpL}W8p`{8f49qQ)0+ilZxXwHKT=2Q;%G!!~%eQt;{_)|3gLdh^Kam`Xla8<m>sc^2
z1fH@y|4Bx8k~r)0Lm91xy1XKl^Ok}x!|U(syQCxPB$2%2$$~RxpKNY#vV8tA<xTaz
z)Z1U9WQ8X!)jS}f=p!jSXL@np{LOsvVo};Y0WX(o6>ri#tu{q&z6`6Q!cv{y%(@2>
zYp;ie|F{2kZ;fZ)n|+`5?0)}lW135vlDNV~v269(j~2DQ3iDoOID5LG?b$Pz&z#7y
zYunc$cWhVc<w-uqm(8*^FT1hGW7du>t0JUVF^B|cs5IPBGB)GC|E})&!9barAqyf`
zc8ho(eZP<=tc|ClBIbKf^`AfI6MN1sGhXW(d!6H<j_=lMZ;#A;UfF%LC{*P7`gr>t
zMFKx^eqYK9oqqY{ndF?};?J}1#qX{ET^1Rd8rk&RXM6N>j)l3QN!xEni)v@DHFVRA
zy&4)grA448VE_I4mrJK}9J~Mb-gmLjN3VSg3tV$a#hK%5`eqZ)x@*sU3)c1eO%h=!
z`2Fp-{jZDs%?5vNUElZbQFna8y!0)3v!s+(^oC76)G}xOJfUNYG_t1NH|V*fqUfu<
zwB%Y=a`eh|Qx|a@>wbFZd$R)1>|JaO2FI-C<~+Z&^k~vWx1EYTiY;!^uh&ewByres
zzR$V7{(kqxf^I8>nC$JH_h!yowPx0`ot2-T<<~ymzIu@Ys3E#Ehd1y2{`%i9UR2C{
zF0jymXZEtXd)|@B0xcYmSFIE8R!z>y&gNEXQF!yE>evf2#nZRW7aMF_sePWGfkEQ2
z*~{}**;`(gSTQgt?${{i_@r9y^B#+?=bwM(n8mIQ%k@8$W0hUHt7hw}*Q<_KISQ~i
zO8nUO{HL3A?v(eHo|8Bf4Gwu}wiI4_8CLrC_rJ@_{hxpSX}<5{?PE7i{#5B&H2Lyn
z6Hm$1!bt|t5}ghi%<)l^Nc75-Xls1Wt=J+Wu+X6AoLYM1EUtSQ$y25r%kat&IT{+e
zbyLW!C3F3bC&$e`SpN3c*5mE|ddn_rv$IPq)Zm%ve*WCKw!?{`(;lx~yDU?|N#LML
zr@Xz@ot;~n4OhNqbJS=JNYrR~!27*Ebe_@L$jxbIXPIW#g<9I%CV!3;X`7#Hb3$F3
zpM4H<?g3UN0S6J5s(l7Wy*zH3tjbyy&AqVFx3gW)cN5Q1O_v>(RcGuiri)MR{r|E4
z#WKkkX8+dC{`b^-b@~0+JJvkS4P}>pCh;*G@Z7X}`}4PX*17X+cHHL_4qrD#WNBa@
z!wc346H2~6*#G~2eCf55k1uEK+!7V7xO&&B*SpS3oHR;!`|@UFfP9K$4qv~|yyw63
zj3pZnKJ#U;TEEY$^ZSS1_h<Ff7K`&uJN-1HxF&PY((u*h`~UClzWL_TH8YhbCm$c*
z{PWN2_`hBIOJ5$A|NCHZzudoL>+5ZI)@?5SQL!=RL7q6nhN?dWTVwL>R$1<;Ob%J|
zYEj88i^p3oGdLcZA^hm!;da^NMHZHOcHFps|GR$v)%-TLh7<l-&tKI@Dz!{HAsKvq
zYekjQuf17CE}EeAG!@?)zF1Y2eSEU^|E}*#*FQALlE1NetsujLmzR~r1cHm-TwZkI
ze$D5z@$$J!r{wCsuNU^Hyv(6FVe5pdE1#8|IGh-2>@MzFq_aX?kVDSauIA_S3HLsK
zeq@}@o+!b@utemT#M08x>vKMv9hOl1@#Z|A#@b6NKQ)<6`}yS8hOM^nom(8l)zlfL
z#c_D=UEAj|v(yUbY|%9EJ$!oAna@iF4t=h@|NV1K<TO>cjG50<Bi#b8ye;W9JDR0B
zb<4G>siD)BK4%XU@m#tt=H~vA%;(MD@7vqi?JIwO@7uR;S67Eu@4dH5<Jsq%OTDL8
z{gpfR<lFD<{QUfvO;Y7%pG*6x74DVC<9_+((W50&ZGxZo{7j0wnkv!iIjz+CZrK?w
zhVuXa{%*flx4gF}&`Z!qq2=0)ZPR-V-`5n$vD_=za!}gt1^?_-v(7)8>!;qaXp@%Z
z^C_FYxit$K-THI%|JQnM#eF}P>fhZ_xHrSSk>!2Ku0oN_wYO(1RNzo(2=dZYb$jvY
z-oI<#&OJWfU;p8+yaPvh`FGammHXb5Rqu^^|LD=9_51&tx3{;O=f&K=b!$@4x-O>V
z61$mm=Et)*HW*y<YIl@4Zg})a#O&uk+rPh)v$IO+(Vf0iL`I26F~BQx>73G@jlaLk
zr$m<h{q;3;Us6wLb?yD{VXGIde7#B!6qN3oq2Wt6Ud!04#nmCubRwfyVAHvxbJ0JS
zX`FieIQjhd+X0_HR{Xhk`+d##-S?|MJ>hH+NY+`B@#>bu?_iVl-QC?EgyknZujG9m
z8fw%p=p%iOktOol%GtAw${znJO+J%jRsHy^`6V4$p7tQkwO5jMwg_x}{bz3Zy_x6J
z^!NYSRLW;@-Q;YJoxP=<omJJMsrxD)ADh1K%hKM9J4{1mWn_5To7+DBy?a-IqwdFI
z`NW>7lcF?P0w*0wl<-qa&zzO9bjuXiNCuA6t7;y$iZ>M3e+|EXM}qIXzS_L!y~iIb
za7dj?-#l}|qp8>9e!mLeKW+V|{eSBJPZoHTQ}pd^e*N#O*W<h=9f`Vq#q^lPX{%#5
zc9*}~_xoM-+N&>uJtv7I=k(+jceIEclW@w6HE$7EYr?YNtn&LMD^1fj#(b-;U3z8v
zzgO$`{l5EN#q-zJ^>tsThR3l9n3Y~O*?Q3}`|%oQ4keCegC#9nn8GF<aeI9<Nzp>T
z+bMJJPRqQ<Hx6m+D*wK2<F&~0s-jC~5;m2ecIce`SRo8L+cJoWA*@ob)o0R;$Y#!W
z-*-KKF1|X{P_Dn%Ff}kG(#+Dj`rhxQEj6##|G$+{`}vvf{EcVVuJyLI-uImM*Iz&N
z>Yq=i=f~`ysQ-DnyMLFB{p>lWbF!DNTBS6_Q*qbbd0We@=CUPDShlkC9sB+N2kU>G
z-v7ku&YsHC{7i0<hb#BR{5$vlkKZ-V`*p9^?yr8_TeqH_p@AdO$v{y+G1({d`s$>w
z&!qE{oO(7E%A`j=e>c}UfA8OOA3uI9e!o5N&Xv+@FSljoU%n!+C~keZouzP7yW@<d
znx7@alQzzXkMY^@AW~gAkB9ZS(}~{R#97NqFDrCxTC+LknU|N7=V8m14Qsd<8iHP(
zyu3VDOfgl5<Im#d{_fJ!Q#P&+=U=n+{odbk5^dA<<L&JCC-fM)wTh&xs|zg5n`T-X
z94>lnhXz+q!oH}ft`pTFr5`Wdx@^j}{YU>ESifr3Lm7sIEz71vrgtZ)E?qK3iDT-d
zLJ?!P`?cTiZqoRpQ1Rh|;`2S%-x?jOv9I{_<Kw}Dja$piW>?RfUTUQHqr^(K*DOjl
zxPVVFCv~@J_O&(OswX~Wk;W-DX+KXFyY(hI3#JwxVB)#Gej$Tm`dmXPhZkF>>}lgj
z>e(6~pgilV;i6+&i%tE4^NWAK`0?cB+wxbtnojiX|8eRP=eCQka{r!5-><i@uMX0y
z`}2VL0_W7VTOQxN|5w-S)to!~|2}vm5y8uu<|%S~<NHcKuLllapFDoqe}BgQpU3XX
z|5<y9t$kzgDtno8pYQC~(A^%kapEFt1)quQ`<}o0AmaOZhEVOi=1Sp9d|@-}Ez-nO
z{~flzcX(yZ>xFTd+6H^;H%2db^3v;hmi5iOYPCwqbG5&oJ3hO3?K?T<2kY+aTDtY>
z>6ymAE>1oi8aeBz2*ZM<5mTo!H&lg4zunTrvht=5=i<8M-hUg6!a|qY#4|k5VNs1|
ze2^ia@qj^1<AeWsb*3V-H*-3F<=^|c(WmB4_swSy9v=PpTit*4QA5w>e^>vCmNG~^
znJl{Ln3c@0h6$@yyxMgzu!X7KZoa&&?WxbI3<o~f9FkyQu=wupalLhI4d-n&FLp*2
zK8Du~#T<$AH_VTV{px)@{ad2$bnfiA@+_XSlsYW(Z=F=|TKS$`LUHXDk(jK|M_!sQ
zf6vcr*<Dre;p1`n`+pzssioA{mskH5I<{op>hk-Q*5||Ly;tT~8j#3w=)n8Z-7S|)
z&Muh}(=m7M-tO*~M(3Y*S57Oniv0HC<HOtedu=V}M<ln+o;~Bi6xEhXyH@dDDxAc}
z_V?wNN8jFlU!)<|dyJuBlg?s;12d+jN~)hcc<|ug-}3uDKHje2bbVdy{rk6@1+JEU
zU7KI)?Q!vK$wg6t<(k=#i)1D^CA3Hy-|gjxtp!NtNX|Y}vu{WF`*$ZlUR=F?&!m)0
zk>iO1T$+A<etrFY>6;_hUq8DkPsVjh5JSTiFU{1hN9yVP4CQt+W#sJYzPxytQuMC!
z-oJnU)<$oCq!Rmd=f-IX*7MIRHaQCLnYUfL`FQbSgPuPJ&R@C`VSVq`o@w!Wzdzh-
ze!nK!Z1%n%m%MlH-hEgn`_-?5&Ftmx?(N($BktDDlGo3;cU$kCV}35G<-%h3c7}%V
z_)62x$qF2=cPUNT_O<oejGr}??+;h2s~^|j|0QV7vSt;|!z*gz)sL%hzPZN!Mft9~
z20W6<0uGuM&o}9Kw+Q5j20dqB5ZEdv)NaUC8y|Rh_AyIwmPC=Gxl@9cPtJ|K#V28F
zXRCes(}&0X_kVrtpRD3_d5gWolFV0?b{`myNjR;TfBE;eojW}RjE-$-EsUIHbe@?Z
zp+|t>m_+-8&3p_8Y}QX+`g0XWjs9t?yMD`g-zk<VPu)}c`r6BvFMmGK;b{I?A#&7E
zamn@f`3he?E_N?HyM6n1x5tJ~9xKf*aVv4y+H)An<>c_NG3TC1GJOB-m&C%OMF%UB
z=PqsG(qv>PoD}h#<6!2mHF^#laZ^(F+b?K|*<Gf~@#pQ^+{I^0$_!`vtc%}mCGkaH
zZ`u1jpVwV{c5CbF>fhCC-R7i3Mv8=n+Sb+lI4u8HKxxU=e~-lD|6loBTvYU^;j67a
zk8{ubn`~Qy1f1^k*WBNJ&9roFZ|OCzbJcg>eLVTG`M12R{QR7}+<Uuz9?CG$>t?F|
zv|CKrM}X}?q};X74gyx$J%*qwcK;q|7ceW8Rqx#V?c>9Tx8Lt6{(kOmwEmr4m7m=X
zS58We(melJGnpac`JCtMJ)1UPzWn#}Z;8d1FJJyxkuz6#j=YSFO@56|{8PElivn-R
z^W55H^?Z(DlxD^jM~+_e<F~D+TZpe-w4>_pt_OS8z0O<zyt0S;-Ul|}Ny}aym#_Wu
z<;9Q3{q}J>&mxys|Gjl}dR*1Y%P-HQ8y~b(sz^>QDJbye`1$d;{QsZve~wPy|L3Vi
z*CLBHfpwp*K0e;h&o4iB{`~D#siD(TLqD|b|9fut9P{=2zWw_4?b~ws|3#7JzSm3`
z4q5muTJd0xysWHZ&lG_m4X@6P*Cb?H3zuJ>=w<a>fkEPN_vg?3cE2)g<l=32{Ce{8
zab5j`N|SglCl3)eiN~8Xs_)7rpW$cf**GDHt5e|(|F6n<>6yE>*DvKQXJ*(_@cP-m
zd+WBX%Y1d1ou6;M4X4fj2e+=~EuXwhGIa}RetMExXGmAVlHPT%v#P75nQk1rm*}&|
z;24W?%OxFVh5#pfPKD-q?^zRn^xpq>Y*mD9)t48&=J#v<ZoRITo6E=$=4v@N?#}Mt
z4-dD?>rOwtI(&UzZmzCa_pWtY4O1iargwkq>N_N$w8TD{>)9+=<#S#>d+kN8Ahr+Z
zQ%p`Vvg;I_aO$}7vn4O5#X9^*^X_@>>tgo#oD(j5Zo5*thvRE)x(R~<M~#d+ha$tm
zhcb#eVX8NL%FD{$eBAT!?6G473oVir84^mLo87*B`^KGHu{vLFm#+z0=f)MKIq~V8
zYrWHc^_t)FdF(Q^RN~jU4E5HnY>H2gYcd>oqP=hlD<8v)B>_L1xEU1=%<a=H3Z63I
zV%+v}vzY=t0!`PfE^|a*J(k6#q4+lKveeq#Smq1z{l~hWI!#k$IFQk5sN~5W<h9bB
z!6EU{8qucPWy+k2Ehi+CyJqErz+AhEZh=kTcmLmZSyp#ix$DkPw*5(3O#;<E91mZe
z$~<aw&1BEwts#>FlGd`GW5~A1uiDG^u}0lBGL$1Z*zCk-vt!C3V#}tfe4Jz=8fB>|
z;~@8$Sx7-IP?@11OtYckikH^Yi|5n5IF(bjtXg_%(w17Kf2$9s?@O?;zu+akcDeZT
z$(v8Me}8XZ`)P^J>9^jumoHyl8XJFRnLtC{_VT9>yr$WeU+WCo7Nht6&fdw-fByY_
zIIdoyb;jAWT#r*<Uz>mXRyIjx+qJOLxz8&<c+QWNIlet^$JZw(A8)^3_xj;+{-pwI
zlNa3$Isd#nZ#%PMj;*hkCqv9EmGE^jma~2O`ufbbn{D4_X6P0gyWBIWXJz-U%P04J
z`?}t2&(7-S@5=Xmp8MUt;(oH6c+Jj;s(J33e@|w_3A7!PU}(JNmHl*1Ham}GveT)>
zix+pl6iI$$*u=T<T9F=We#;b4Z$hU3kxJn?%k;H|YvVqo*MCdz3A+D%=5t4e-ivdJ
zolc1F|FQJ$-MMey=4!I2rCfM9XU@DoZ|~Q|bM1?G78+Xn=i~9zz?{6ix9{JlWzN!{
z-hA-E)9|>mb9eXsz4!L^`}uR{^0G1O?I_lZe^xoK|M=tC=6Ubp?=c_vS(h+ZclE2q
z?eaezKfKCbZ}~u`;8uoW%f{Raxn)zl6#M%6)FyK-oDz5|ZbgvRy@I7zudWU^Z<EfP
z6!Bc3$xYhL(|U=g0TaWP?;T+e3eKfQwg-Is@e*`C(zH~|`DdSho+)r~{-2YeV)5Ux
z_5a;OT(8Y?+;6{k#|P&4?CdSuj%`!CaKJJ<_w~bHUrJp)uA1DESZlgI`})g_r54Wv
zMHHLnZapQDuG?b3)BLgG^~=lqnH881XfB=cT+nHT``qI2buu-tqwibUS$?gxf1Tnc
ztynQDE#}nsy!&>xwzV&pieEM{byMy!Q0y`E;kfWCvO#e1<;gFj^Y{K`um8Z_Ki}rx
zx%)N8txik(Y1ICnyZwIM^S5{B?p<H|H~aC$ikZ)QD)sjiyuP=$`u|7!fA;%7Tkp4)
z;Mw=#k@%Ld<HwH&eK?q4A=mr<-rnD*PU~yu?)&>T-@dZQLgLF~jag^Y&+Ss_E6#2#
zKK=C7moHylU2XnY@nz5Jb(c@xVp+QAgnIhq-~4hmmA|&=be&y$_T-bE&uKID*BVA%
z+gbVg*@FA>{m0we+b_R7`tqe_vWQ~I_j_|UU*4?IH6_R^yMN=uf(`rYpMIM9xA)<T
z%Fx++>*jL@hF(qDH{)EIZ|wRoRffFk?C#>Yt5<(MsWFh*^Y5tsyLWHq%$e&X!J&EU
zz>Z~tmHW0_TPX3<aYymXOVRmzzb>!;wY+-wZr4CH&p+1xpWSD9xcvC-{on7sT@=xK
zO!<7WfYWQ4rVVecGTsJe-jd{Fli&0IVD<L=_ix@wCC}L!)UkNE|17tN>?Hz0E7z_)
z`|{|PyjkAUx5d{!y((><XK?J<W=SUx>C+r?JZw{hG=G3rINaN5J=4cPtw*S3;>BgP
z?}JX%?U!e1+-P=w`s9;8PoDIYV4M49=gzdn7d6g@ODHd$VwzTE`1fLe-H&_K?~Tr9
z-_j{-QDErV_^@EdM#HL~OU0WFd@kkuzO?lFz1ruq@BdL#OtF!BzWR^!{U2}NzJ2@o
zWM!ZT14H`TXV20uUug;I2?(858tZvd`rO*Bt3&r~-CFzj*VdOuf9|dR{_ofRKhw?c
z{n&l5AYhuPQ-^u)*0TEg`uCseB-#=s&ZQeGx`dkN>dazha9Xi-p~U(wC#}@AYfnuw
zWZR<6TK}#3hy(+}^RufWmMSPt`Bhg?`M*o#)w{XY<?ru!UN-R!W_Wn>rKXEU*C7oa
zMh3Up7JczGACLCS*;v@ytG6&Pv^5{(-k$gN&AV+s-@!UIru$E1bQK4tGrCID=Y2Y4
ze?!rcVNLOgd1v~*nf;zy|M%#JW7pF7-S#^Eym#~F#cF9k>*sn*qSM@87THUuy?7me
zB#@<HW2u~z_PiRInEO92h1dD|YJ04hBeU}4#9}Usf{N#NZFLug=f|!u7n85!=xG+@
z)cL@Co@?pnSzNPCv>Go-N?4}sbPBxj^N@D@&AX+7t@EbX+UXXGF*d92YT@TL^$1)X
zmXl&XOGnII{?4AStrz##uH7DyB<0g5=dU)|_R!6`_ebyl_KFnSe3R$6!0%6;u@7!G
z@11M%>yTg1H^yVHa!&Q1^9a1{7PW4VTSRhB?CedS6i(S36DacP+BIjc&Cz}Rm+MRa
zUazm#-p8Wov)OmE&eMmrLY0x{B99%KzW#Er&b`~MXPRdm>8U)xz!LZO*ZTW5mb?DG
zv+ldjaA<m7%<{Q%l3%{o1fJ8AFz_=urxO43@Bei>|8pp%NNtsD>75p)F-OHb{(sQl
zhwV~VqO>%ZUX)TuSi=^^{NZMj;RaTQnoHh4zAws=aXL5imZ$x@r2fC#*R6|}u=`wI
zo4&U6ypDlH^8N3(SFYCR*>$(iP%U21@Svl>zb|E<+stQ2&tAX(-_gmFAE)lKv9p`z
zB$2(@<o4aWwQskEo3}YHoN~>I=g-B8EnBzVeYf|pflRO4bp7~?$3$EOTNRxOva>&b
z`e*0z;@{uj^PU&p%gDW?(#Wx`HKY3X@6$&=z4-C+-MyzOebE;e`YL~7mKUC+^3ps0
zhtssw(?^qbo)Q1dnyTYF`C-A6pZA_s%vmbA_>4qykEoM?)6yxap~o1Ocor3WU2xaE
z_Q%6m#V1J{L%a-+T{5|Q<7VfhA78J>_dnh-d0A+z`5f~YmCU5xm*01LWowGE81Vf4
zmtgUR|B{X@AA6#RGefHgOK`toPeJHZ-^0wHcCp0mUD8`Nc0XlO@-UF(V_U!Hm)HLL
zww9LGmX<$19Ol<dP82xexo7k4>Vl`IrZzM8SC+;u_gvHS^TFTm(@#I`l{TO8{%Yve
zZOxiXU+rRID7p0I*4Ncjf;b+s%kR-&5~DLcO7mF6v{Y;B>5o(@zfKKbWbrQLX3^G1
zP6e8W4SY8DRLZIC$c<=tF>|k=#r0hYEYG`t?$PjSN!V|nAh-5)o4E|bhL~sb+?y3F
zEG=W7{?uN-&q^xSCGf?Z;Gk{xd0Q&yr3HpgEzT=XclT=K$UGi6cPoQaOTq8X?d*?!
zAN=<1+RdA)_8h<eE)2RArQPDdA-#68%Dr3ng1kzt=302I+3dujsrtP4T9u95`?qhI
z7^KeCp3gqIFYMOgYevW1q?6Z9F?7>ZZHaki$&gT;-Cen6-RxC5?0*#*7#vSjKCb-t
z?%ur`v-&?zPV(3PXl`z9j@I9E!E^E+jquenN=Gd3-@aY{znTBty}i@dPusowcQ`-a
zAB6}VvBvksiW13FE`?64p7;OP>-d_7t@>NmU8(np{>0AEAYgEw`>=+ua8Ka__PKfD
z$w4C8=Tr|xczJ5r+S%!yD!L&5=1rVd_at*BMG4oy_1D*C$AvB}_R~6Ask~!?m)-j+
z^J`YwbBi;DVs}@CX5U?9(Eaq$lOHNPi>Jp`Ri>Ax+elsaWoDQVWcAuA(mk(BrBjx{
zD^vC9*6iz=$)TaX%Y*eQLZ`MQ<<7G<d^hLz4T-$I?KbCyoivteEPZ=Na_N?bGRa%E
zZ?~U)erix?sHdWW)8mgfKG)cPShcEikp&AML&48ePuG6DcJAJ}f(?y^T3tySW8TH=
zS~9OR`;gA-n7w6Zzc<^Qm$$c@;&dgn)6j3ylS@mzA79isy-CGa`keJ#zJfffxkhgJ
zcXkwhzP7gP*Qd+xChsZz;Hk*g{P5sb=I3*^P7CxhxOQyI{-qkqbpkAo35*RKrJLTo
zj{hGe;`Us8^2sMM$w_OTmhv)mOiHQF=5|^!<yBd=`f~NA;^Z}(%PejfL{-mI-{Bx3
zon5{6U--UXQ%_IV_g8zazWn&}$)6Q?4jbH%;Ip24Zt2^%A1itUvMkPT;!|r0Qd;UF
zkmw|l%5iX2=9Y`Qt*r%|Is&Y}_6X#h_MfaG+3)T-OOd7b;x$XnBd^!*FMHh@{r-O4
z|GVY)Ev>BHeSKx(ZTb9d=dQB9$CB)3>pzp0mX81XDtyVLw>eu)*_=8uqvv}ZEk5@g
z-b2ynsGD}Ka<XB<TE+*((&{zGHXErhFf@qC*j0sy9hG}^>0pDAjb%-XosG#c8UH@X
zud{Z=`K13^{QGa5eV5RS%KrcF*u|fV7nB*spD|0iEuC+rIPrO=>a1l^etxHFN{fnw
z+!duuMa4S|IyM{@VOraJ)s;`?$<HRCS8Fz(6LWoNU&}H_Z7z$D#p=&Jr<XnCX!==m
zthK?ZLQZ@2uYyk|r>A?ZJbc(aP$sw1c2-I5<td@Iv(JV1+j$)fU0ZtBWcAfml?Cx;
zTerUZ@?^*C)H;C)Yq%Lsyss;$tGj5j)uJk=EA(<m)U0P;G#zeu_;Ivduzbx>;2ODU
z^77O9`rG$?$<8TWlHUF2;NJ54)%rWWXV^&XFaN#wb<^bHq%hU`q8D4V`sB}xe?HpW
zALncIgq>q?Tk*{+b_^Xx!D7oa`s8f?yjaZMa^Z6I`~Fw8BFDCA{W$EtENY&wTFmNq
zZ_6JaJP{(3bZ1-g)|nX`2|XNX^P_dzOxc3H4A-u*dRJn%e)`{Z_J32d_V_=2c`;Br
zRp_{2(**8|e7S|^Uhn!eL%d~S7#G6{o3yp1=V$(m5?yWLX?uVD>Q|2*Ey|l^z%j{W
z?dvKVsim1wSHI?1c~6>Ac`s?>2U~uIi0h>iZ30Z1s%j}aW4tuW%gb!eYj*`{X0CB%
zU<uq3_4M$=Hp6AByv~0%bozX>X6u>9CaN=d+L#|4sIg0)H(d?X9EoKQJR*_(DsA74
z>8X-z2Qy4gg<G~5a2(R;QfO%^)?}@C<{q3H%C_(Rd;YnbQ$rm&o`1G1_@+KP%ZcL{
zhjL7)XzH4;+OB~tjC1s#1&T<neXG7&jH$u!D9d(t>9#<bqfQ?dX;{zg5vVe=?0!7M
zaM{##uP%Mxlee6kAwrZ@ZHef`Ia^zT7!G_%s;aYl`E^&2mXF7zBLWR(?CM;L%Tzv`
z|NrOwsZGCbh3_wV`XEc@X!_*MdE0MiMKr$u-Y$J$*Cs7Nr_0^N$+5emqP#^8vLuFx
zxk|XrbKfb@e9(aB@aL0~3=3AxHu02P9ORX2qADW1XzI3ed3|o@c7E<&Svt*7ZRr%J
zAN%%4Jq_nyH!nV>Vqd@EzsL6f9;^G$`}0u#U*h`P+=l}=;;xoPXZ#2*y0&VU93R_p
zb@ist4-0P06Z7hr66D3ISiqODxW@i~gm~q>tg<OaJ%VaW)@gGvxa_$7vgXIb_O-^@
z&o8O!wLEAtd{uex;X_523>zs%h9x0060&*Jj%4UAP3d7xoS{G6HL}g|!EeX)_w6k$
zw;e01zI(JLaqi6<5{WIZmaSZM>iZsxzSXO=R$uzQ=Y8G#>d;W$cInxV3umR?^_%`V
z&1fdax%YQ=M~8mp-X2%+c5C=ygG+A7J-ydXr_NI;488vU-~GS4SFQSg{r}tgm!;L`
zjl082b9=to=yxTx1O%HO({Rc-Y+0~QcIKJs-pRh(FY`7%`0{1VUbf219OpQb_q{jv
z67ObZVEDI~@zC?HA2~GzvT|$pteSn`d+mMwE~BnP?EH349Pi@y`Dn(jEn;vGaeK>N
zUQ~0&^8W4n{I&Zvyid(IAMrYqi9sScZL_4>lT%N%&ws9$Og^=$XR$@!<7JtvcBS<w
zb||oLC@w9H{#jmE$H#EvKFH|4#V3EVBn$nhyKE9D5}BR;xl-u(+nfatoHRQHQqCw(
zv6G(Syu!DJnL)toyr2I;<94H@9wVoj&y$;4A9VkGbZhJD=aV=8|7`z<UGwStfA`++
z{nDx*@^yLo$>g5XiyT;leOB)(IahfmTfaD0=U|7yvZYg^e(syE78x5}dUr|Wt2Mc=
zW_fE`y#Ka~fuX6>(2C>GCXG|O-j(iVaNuA(Bw_LV=f4^=?bAgTGE59Jo^L(%e)GlH
zwc_1Be?Iy1>FH?(hTJVz+bZRf&seEfB(IHL8`gYq!P~3_Q@k`4TcTE5c=q@A&)q65
zEuH%#N~A3`HrQ+V<?fn|Z%V40A0Dt&UmBw$_W0urg)K2_XDw@E$kct^*6*&&u)wgZ
zvMxCE){VUNw@rGd1ZAr(Rgzemsm|lPGG(6r?z!ux6crbLUVcX#Ixk|H{ZH~_fB*ge
z-~YSwdp%PqoPV}FdEWY>EpamJvLy@$(&Jkq=ETmKuPVhF$#1kMZ0Bm$PNT_6`X^T%
z_qP<kd)D`a&E`kjwB9|o;rL@ad&M%HUyieuKKf{>Iz{E+%Phw4Y<nL5YoF}6-v3za
z(w4ZhbBd*$6xWn)xc>I{6@C3@SCpJ2zuBahK9y>XbzT#+YJKFaZzZ9op)dJ&OC;8A
zEMVA`*TSH{6}dD^UBF2$?ObF+j<mPXH#Wc5M~@!)&TQZHI#lj^`>K^|46ks{xhjyT
zD#d4_wj^`bzXXq_4Kw03G!<Mjw{MTqvv@x5dEj~DTM9h3&!&e8yBc1ZcHNh8Nr=`)
zjlRn(b2s_9anBUrnbH#Aw8dFMS0#Ol)pNGPj=@)d@Bevw$^H1+|G$s>%e6ZOOj{~o
z!>8=D;+ob6X3LpJ3%Q)vPbp<KapGWputoA~+pZNMkrImqkF^9H7brMz@_gEv=JWq{
z6$><^Pn{ybaDzjz?3Zbi>-x{@|2_Zz(s=JPeWUp|+eKL#AH+ysHQ{AgaF<2Mr{`Mk
z_9<bvBy!h2Zt~XLeO~ZSlR`+;>P;>JeC^ULLdPO@mo{=-Ee#gYR%Bf{@%hikXMI;+
zN!pnpcT_@i?Pfo9zQa1c{^$K(FEcwP;AL>oEt_NE^UBOgm%{c4G@0|Nshqajn|I!7
zdyHO>VWWJ+>p7+zPD@SIZY0Yc>`*IQe_eZZ(bVUmp<k<NAI#afZKd?<HJg{kik!3b
z@eoqycx={uOlt8~DIT`@K6@G2=Uj}^OkE?}>*kfYR#be^%4{Ex*%jvV&l((Dd!$)m
z%Q?&Jr6GU+DV+a2^{nQ?DMCx9ysv!xF{0qz8dJAGABoQ`L6!5)>z!-XcvoWOC=l^{
z$&`K1b8~Zh-K9^>Se7TT*im3gs^#3XhE9PJ>$_~?pG`jbvse21_ix``?|Sw1ccKKt
z^B4a2rVB7Ir0Y)KbX{Jd<rc3lgF|-i7PDhK?95(~^Yo?9EuF%We4byx$!)fO))g6s
z2b1S6v7Ya<Wy-ww*^B3t3Nf%Ke%{mj@Pb6Fd9TQ!&wqc`<gMLZ_BLyp+PwFS98<0x
zux!c{XqhtU`BVAO)SGY1zJLF=^Fh<+GTVfnUc<FH7xjLd8LInTHt~!)eXPdrdu=?I
zXxl==tc@}6-o0x}ykcgorO8+j!=d>!!-lW+zSVXuE(Qi?5vLbxO8K@(25~%IbNS>Z
zK86R2*}t#dETPEa5Pj@;<>IMHg*>lrNt|WP$c@<>XaAx3{;#w5_Y^<B_wwe;x%_q+
zv();M&sj1oxcxTn*3HU~N5#K?*U#2Gw>+4|Vg3E>9Gsd~7S@(_=RW`W)%!Z~TIQ@@
zl~F;nmdz<%y!8Q-(*>>wM+vTThN{;jK6cg?g^H|R^ub1JNkCMv*JPc`QR~B2FU!1D
z+9!~8-PyV+y{=3Cl+`JYV>1M#j?XY`6ZphDKj_yX@wkL3px#Tff{Vb`#l;ej^VYX3
z_)HGbT)DM~?@H;?t)7=ncn)pS(o{Y3IePou<@@iecuqdTsL=9Yj`D?R)9j)-uSqHT
z&Px0J`#0}%*FcHIiY;sFuJ3Dl{=4b(YWDEeyH>3Z(!6_bO_Xu?yyuPYjn7|>+HN)L
zJ$vJO{&wdULpKfwjyc)+OsghlPSX|l&i-<=WLM0y-_yUhH78y*IdA>XppSE@6Gyg>
z_OHw7|KFWzR^V`cRvFZBRcre#j)OCwPYt!4?|WF|)ULaHEm4|29uL?n_dRh^Y01mY
z*B9$vw(hY>?yFN?odPOT`rH;@%sA3|;`1I;8@9xhwV>k_k8<3V$lcPkdo!Of55tro
z#s>y!bNz&lZrmEib+JySC5R<)Ulgn3j_td%dqkVO73bY`nBpX`EK{siFqy|uW9zgg
zW`<Lna+V%gdsf#gGxU0BC@)*{BAwGtUI&{slv=j%uQ6j|)>}GBDA9*wqSv%k%_GHs
z8xUhX3MtXii~pW}^x@v;sx$vN5BUH4+}ZK<&FP)Y=RVhT8R}0HP!@AJr*Pm#QRTy{
zrk8F-hU-3WF$nQIIy*!AP1&vpbpc`3?wcjgGIQsa3b_Y<DX}U(C;R3N6T`V>;w+B^
z99aw*9FiGyR=o0>5mm77qIC3HMJEB_%MzKqDN_<Q&3M+QJwKr7L(<MGUgZoQ7ncNz
z#GK+&m{RF<dRLx=%fk1<Es9Pv0z#(-6|gsKJ{DyhuV<)s<nxv(tFNB2Jg&he!1dx%
zpS-$f=o*gow)zS!Yr<AvElTWhoDq>dck`L#sMVnxy*A(b@~DYX=7$_p#e~wN7gtZS
ze)EVmU${-~vrgdwOZyLp4UBvjZV_|xQe0D9HS_h&nw>MEvMt4@Owf4KzEHna$SEXL
zGVs})#sfzSd3pq#EYdYq7wPq8tjSz%C2&MS>4)XEInwM5EiDsf@Bcb`{`KsCN*`{f
zbI#p-&hmB7Mg|MrrCZq?Bw7@Y?KmrUsO3oD0S#9UTmNhczV_1C@X*wrw0ZpsYgTs^
zuj|!2Jt^?jZ^!MI*S`LhR3+CM7;By=QMK>+9OWryrL}c-iY<9LJ?GAy+j1#7`gYXG
z#gCPjmh8XJzj(!}?B_C0EAHkxaTqGPdENg$|Ld})ofoS@r*J5BH*8$C#w+{m0(+jt
z9mRS}pUeq%TC??-27|+Fhc#QXTvgA1UNU8M=)Get+Dj!bzh#Mh&5=CMT_aVZSTU-Q
zOZmwh<6A9(E4J`Gj?mU!8WPIO;2;s$WVkGH634lzK^%%+l4?ty*_@wVC}REGV40)9
zwu#Z1la^%udU8@Yo%dKo_T7-s+qZuRZ)Q`w5jk7srK3Q^YXi5<FH1H?<mKkRd-rBZ
z<h3hXpEM;XE%{($&*7}-lHJwFpph%!axHT4){SDyE}E%5mHX}&^a*6`%@lA-)^R!^
zaoA@4S^eT`4h**{j9%aQntgqTz%@%Bj_181N?nV}L;^E|r>VNESapj3-v0*kuipCm
zR!qsO)#GsLF+BES=De>mw;YYTHioS-y_>O=C12r?gknd4b{vN$LqVd%Tp9W3=Zh@#
zPF><>Y6=u!^L@K&*P<!YLOB^UP77JMYdCVO?^5!eG&Sf}MpNeMZ2`xY1kDiO|K)pG
zWc8sIHm88luWQBQ0;0@IbJwI!aceHv7^620bh_Wg3L6QY^vjW<p@$y^NPoWQ&R_NS
zpSS+rFJIT!ek~~q6Hz_5W7X@ucVm-Hj=4zNT3V;}l<q!oNK2l9fm_Yf#W5sS^J$40
zca6PglFtcue)+V>Z%_6A&w5_D*8X+ydH%&$BrexAy?uJ;-+#aD>1$T54&r#qUMF*O
ziVy?Cu_Zd(nyQK_ADFXES|%7yJJLB}(W+Iu)~zw*NbawEn_Z`MY=)WP{<B7lrzEv-
zsFlCJdsn9SkxJ(DDw*R47*{Tt7Uc9|4daY$j{-x@134CHl%11YyL>bE>a+g8tml1y
zKhN*nBaJe?f_n-ahb{81s~7lX`WmnvczRlO=@qMRG4147?TW2#W}2x2ZO3kG(wVg^
z%q!UIkj60%Zp~S%s?^R#-R4>&p}h9Xo_X8*Hg98O5k52HIXmOg8;l0`?rb?HD?h))
z>Sk}Y`6QKNZxw5$o-beCVwl}~?b!D{-_~0`H#jKZ#G=R~;OJqnkt5mZkj5to;h<kV
zie9YGV>*he7!|q>H5i74E#2tmv9PD_amvOS!9E6GU#+?lWqj;byYT8o4Cjt{O0g__
z;3RxU>U&obD`>mJ)gMylrUo%Iba!*#=U?*Rnq|+%Vg|>Ip2R6(p;y20Y<Xw7G&C~w
zR))4r69>ZuldV%OSuNl4@@v(?_r;1k1X4poLsgf)`C9e;-CgcO3vRzma*B$Vcs@r+
zYsw@i4@H54UWqJ;GRF@eOtAId0bam*ZOu<t_Ct5?|J`d{|H)trN6jwf|MNdBn*Zlu
z<NoigKiAB#deKz4Kk`)s(~%P{x(hRRWd?;FUFAH-xk1`VMpCthFJg1UYOi^*7P*T8
zlzo`yFfb%MZki#<tFiQgVRWc-Zh}Xayi(Ij=NSS_2G=+;reC=5WU6M7vtY`RS+iWv
zd{5?Bc-=wQg5f~7Qxtc4W4FMUoUold0eqonD_?o2b8LLS*dnYZbb4r{H-m#rYoxwl
z>DC$ZbMyGO1bKNbWNlIFa<=c;@V@(`%v7Pkrky2Q9SobU9bri1o+vJ{x>dlzgQfAI
z@5JW|OD1k~R9{;6K$pu}zj#-a$j>&8UNftYkMd>}oIc(3dFtBLR~*HTwk6EI{<9`-
z<@PNZE3Q2@2n>BWhjGD1;|GS%lyg{)TNF822WKU0nR=qp;L9O{fS+7mt#g|Nk~kJz
zj*?ny;yC~8boSeG<^MgI?0)_llUhVXZ~6C0bLakFmim>O?cZYiUyILwVLqCby2WWm
z#lCh!vuhE#x2D9O|IWEoz{#m&YuVK2pN}e4_~}2)F$)d~a<Vy}zj+rUg9P{l{)S6d
zJk1ImTf+Dbn4C@9{IX&TBZE#?sL=6TiEID<?F-WK6l%Hf^XL+d)4dlfEbatEIdi0M
zj*OhP?|FM*hhPzdMDmgcfg<L<i?_Zi+2ytJXVN^C&LAT$=X0}bW=5yqda=~Rw>#94
zBe6%RC;IBL(5zdrw#Q}^$4yl|wBz#2E$nRqS;mo3*C&}?%UC>R(>2Bi63N%1mM$?Z
z+j`3On1EYL(EabW_dnaN=MAp^^Ck1a@5L8SeE#$DP1EON-<u6M)@(hN(PF@mu=C9G
z%`=%7+<vK+`RM1q4BvDKRnJ%Kj0_5=jqG_|?Xt3-z2)MwbB#B1q>g<&`ee`Lmw7#I
znX}mT?T^x38gwn9$xv}gZM?+8HJ5uApOEMkRBAEs;#6EKuwbgtoa%YUS=kwW?OWfQ
zH*1$hmjRF9v9)&?7&4AaZ=E#fbIsO665DTIT$Z_J>y%43bG$e?n-n~SG_St>e($kU
z&ExHL!5U8u-6X5cj=yM_ut<mNn4RsEb(2fyZ01N@DpIg*aw*5cV-m@{ZaYkw7#Uce
zU$eab{q-_8fwJAPi%YlP-+rxXUbuOwjC$^3na>g}6N1E!7RtCr&Z_FU>dVXcf|pI;
zz$zVsW4@PJ_TAr?-4iI`Ht+b9uyc%>ET3&Oj~4A@VMuDRIq$#uj3v8b&!QD`KbqXy
zV$Uj=Wo_8re6YY`%e5Z!?OU$pepOH9*{&v%JZCe<BAwGR4EO(>|9_Le>Hd%2`!oEO
zGgy3@Qzxw0k|C9?tG1-Hms4?TpuobiL}!jg8cGuS)4MNU-fY0dDt;^@*C%v(>0JRQ
ztGn-tHeT=&ZfaKOd1S$(Y|o*w^!(+dHCq!U7#UtI%R2gc)jF2vyRCQENo<Ksz9yyE
zGNno26+2@xkCF=q8$-rY4z<i%GtVw7l<{7<WXj#T`G#RrRe${Nt@|&qwscnNl)&c>
z0<E5N7#^@ZkJ3I@IW4tt(uZYb=gKzw&01DChs7~r%dr-%wOfPg1UT+(c@}s7yWlY|
zt)(gjeU<a%StJ&Id&RfdphxL>OytzUIRQ?b$!~QpMrkk2nKi3;-qM>zJAbVI|J8lo
z`@O$zW%n3;>$LdVUwH0V;iJm9Xww^Ni^WqJ83KYNlc!vp^LbaE0?WMTXZ7^v6bBV7
zHOb#`(TZ#Fwhj8e!J1Eu;?pvxrOsWYBOPb_Y-!{)m6cP1wy0^cUov^i`^)!mZ`e6Y
zMN6k0Q~xd2*mf){dCH|AuZt!EO$r=}Es@g#k4Y?@_nw(y&eqV--tF6_Oc8Ke+*_>Y
z8GOv<d5nY`hm#LS!-l;JEB8IGoVPVhI(Uj|!8v}WwNr|>-G80vV{_~lx3AaAt?OQM
zDPIW_ZcCh@rl}gDdG}l@GeeJ|=cGTvr#i2%0k8Em&91Y1puo{S``M3`Yp<sNa{N9=
z-(vog%Kv-W_lPmDH#sg}Is3rpwbw$d8DjJ**I#!Q`_%S(@0!~$E5tMuXYJbNmBiCC
z<y}qdA`6K!g9eVOZ840ibq%za3%K0tx?S_IVIzx9YUW(yV^*&<jyNzT$ZV0&c)R34
zqRXz@`^(vG2A#f{bIt$wu9!kqjl~y~9?WrbFf$e6S{^H9uv#RU@ssk|*Hxy+djz~D
zo79>GAC_o2@ZDDb?W$!=2LipC6_(7qKgD(CbGxroGa5EulS-X(IV!u?@L7{E&)U*c
z8crL;+a#0~Q(c^&IGoH@-O;Y8bS21v({~bMz@kF7<QF?cnyg!9JQrkdZ2p;)w}r=M
z{#W;9nu1CftW+(R^%&fb?4HRkxK8Zzw}-~xY~NINJlf`VCz5$9>oq3^1vi0Y_Bj(K
z6+hhQKRsaH@y(G=Upm`3Z*OG~JoImCv-kf0zjGBnt>>9<$^ZJtk00qJ8rlC;Kkq5r
z@I2EnJL=l=x6`}7KL7f8q3(j1=ZR}!@$ga5X-fU)!!N7lucV$_F}>92k)iI?j9K$-
z=KN-VaDMgig0t&c=CKQ=3M`KL5V<o;VS(qI*n78sZ`F5y{L%jV#oB*0X}qtWJb41K
z?(iOeb053)>vMfi|Jw7nXyd;<b#@tR85pMPy<KCv2DaQvpVd#g(opp0sYrIkl5>{X
zw>c-(^ZdCZH2K;etpzF0297NjEV3;YANIzHw?DN1Uif#-k2C!LZ|^-g%XGf}E6dke
zwj5tBN6z0KuXk<!_4Dl6vM#SD?}AnSOBsdU<o4}3d(r-T<C@6N-RIJ;ZFr>eH&W*K
ztonx@KVOC>oj<)d>hdPL{QvRQ<vq;`0;~ZSm@fR54_$MyNlI9#iQl-miFfza<jw!1
z-dwkg`+WJmCj-L|``yyltfIO4O!H!<l-}F-`R=--b#s$<*-z_D|HR19@cPzYxocLH
zvJA71B}Uxao+(woSAc=xfyZuXF$M+(hB;@>sDbELCOSidvP*KPxiPgZ`4Pyup00i_
I>zopr032Dg6#xJL

literal 0
HcmV?d00001

diff --git a/docs/en/hw-reference/esp32/get-started-pico-kit.rst b/docs/en/hw-reference/esp32/get-started-pico-kit.rst
index a98531ebde..1f044e8b96 100644
--- a/docs/en/hw-reference/esp32/get-started-pico-kit.rst
+++ b/docs/en/hw-reference/esp32/get-started-pico-kit.rst
@@ -188,6 +188,14 @@ No.     Name               Type    Function
     3. This pin is connected to the pin of the USB bridge chip on the board.
     4. The operating voltage of ESP32-PICO-KIT’s embedded SPI flash is 3.3 V. Therefore, the strapping pin MTDI should hold bit zero during the module power-on reset. If connected, please make sure that this pin is not held up on reset.
 
+Pin Layout
+^^^^^^^^^^^
+.. figure:: ../../../_static/esp32-pico-kit-v4-pinout.png
+    :align: center
+    :scale: 43%
+    :alt: ESP32-PICO-KIT (click to enlarge)
+
+    ESP32-PICO-KIT Pin Layout (click to enlarge)
 
 Start Application Development
 -----------------------------
diff --git a/docs/zh_CN/hw-reference/esp32/get-started-pico-kit.rst b/docs/zh_CN/hw-reference/esp32/get-started-pico-kit.rst
index aa1b53ffd8..36cae993c1 100644
--- a/docs/zh_CN/hw-reference/esp32/get-started-pico-kit.rst
+++ b/docs/zh_CN/hw-reference/esp32/get-started-pico-kit.rst
@@ -188,6 +188,14 @@ No.     Name               Type    Function
     3. 该管脚已连接至开发板的 USB 桥接器芯片。
     4. ESP32-PICO-KIT 内置 SPI flash 的工作电压为 3.3 V。因此，strapping 管脚 MTDI 在模组上电复位过程中应保持低电平。如连接该管脚，请确保该管脚在复位中不要保持高电平。
 
+管脚布局
+^^^^^^^^^^^
+.. figure:: ../../../_static/esp32-pico-kit-v4-pinout.png
+    :align: center
+    :scale: 43%
+    :alt: ESP32-PICO-KIT 管脚布局（点击放大）
+
+    ESP32-PICO-KIT 管脚布局（点击放大）
 
 应用程序开发
 ------------

From 0445c87459756da447edaf7280fdceca8a923d36 Mon Sep 17 00:00:00 2001
From: Song Ruo Jing <songruojing@espressif.com>
Date: Thu, 18 Aug 2022 12:34:11 +0800
Subject: [PATCH 168/665] ledc: Fix the usage of ledc_ls_timer_update and
 ledc_timer_rst

ledc_ls_timer_update is required only when CLK_DIV and DUTY_RES bits are changed.
Calling ledc_timer_rst while re-configure PWM frequency through ledc_set_freq can cause glitch in the signal
---
 components/driver/ledc.c           | 13 ++++++-------
 components/driver/test/test_ledc.c |  1 +
 2 files changed, 7 insertions(+), 7 deletions(-)

diff --git a/components/driver/ledc.c b/components/driver/ledc.c
index c05ef9859b..e62250c6e0 100644
--- a/components/driver/ledc.c
+++ b/components/driver/ledc.c
@@ -276,7 +276,6 @@ esp_err_t ledc_timer_rst(ledc_mode_t speed_mode, ledc_timer_t timer_sel)
     LEDC_CHECK(p_ledc_obj[speed_mode] != NULL, LEDC_NOT_INIT, ESP_ERR_INVALID_STATE);
     portENTER_CRITICAL(&ledc_spinlock);
     ledc_hal_timer_rst(&(p_ledc_obj[speed_mode]->ledc_hal), timer_sel);
-    ledc_ls_timer_update(speed_mode, timer_sel);
     portEXIT_CRITICAL(&ledc_spinlock);
     return ESP_OK;
 }
@@ -288,7 +287,6 @@ esp_err_t ledc_timer_pause(ledc_mode_t speed_mode, ledc_timer_t timer_sel)
     LEDC_CHECK(p_ledc_obj[speed_mode] != NULL, LEDC_NOT_INIT, ESP_ERR_INVALID_STATE);
     portENTER_CRITICAL(&ledc_spinlock);
     ledc_hal_timer_pause(&(p_ledc_obj[speed_mode]->ledc_hal), timer_sel);
-    ledc_ls_timer_update(speed_mode, timer_sel);
     portEXIT_CRITICAL(&ledc_spinlock);
     return ESP_OK;
 }
@@ -300,7 +298,6 @@ esp_err_t ledc_timer_resume(ledc_mode_t speed_mode, ledc_timer_t timer_sel)
     LEDC_CHECK(p_ledc_obj[speed_mode] != NULL, LEDC_NOT_INIT, ESP_ERR_INVALID_STATE);
     portENTER_CRITICAL(&ledc_spinlock);
     ledc_hal_timer_resume(&(p_ledc_obj[speed_mode]->ledc_hal), timer_sel);
-    ledc_ls_timer_update(speed_mode, timer_sel);
     portEXIT_CRITICAL(&ledc_spinlock);
     return ESP_OK;
 }
@@ -581,9 +578,6 @@ static esp_err_t ledc_set_timer_div(ledc_mode_t speed_mode, ledc_timer_t timer_n
 
     /* The divisor is correct, we can write in the hardware. */
     ledc_timer_set(speed_mode, timer_num, div_param, duty_resolution, timer_clk_src);
-
-    /* Reset the timer. */
-    ledc_timer_rst(speed_mode, timer_num);
     return ESP_OK;
 
 error:
@@ -618,7 +612,12 @@ esp_err_t ledc_timer_config(const ledc_timer_config_t *timer_conf)
         ledc_hal_init(&(p_ledc_obj[speed_mode]->ledc_hal), speed_mode);
     }
 
-    return ledc_set_timer_div(speed_mode, timer_num, timer_conf->clk_cfg, freq_hz, duty_resolution);
+    esp_err_t ret = ledc_set_timer_div(speed_mode, timer_num, timer_conf->clk_cfg, freq_hz, duty_resolution);
+    if (ret == ESP_OK) {
+        /* Reset the timer. */
+        ledc_timer_rst(speed_mode, timer_num);
+    }
+    return ret;
 }
 
 esp_err_t ledc_set_pin(int gpio_num, ledc_mode_t speed_mode, ledc_channel_t ledc_channel)
diff --git a/components/driver/test/test_ledc.c b/components/driver/test/test_ledc.c
index 6a3d386a5b..94b58667e5 100644
--- a/components/driver/test/test_ledc.c
+++ b/components/driver/test/test_ledc.c
@@ -611,6 +611,7 @@ TEST_CASE("LEDC timer pause and resume", "[ledc]")
     printf("reset ledc timer\n");
     TEST_ESP_OK(ledc_timer_rst(test_speed_mode, LEDC_TIMER_0));
     vTaskDelay(100 / portTICK_PERIOD_MS);
+    count = wave_count(1000);
     TEST_ASSERT_UINT32_WITHIN(5, count, 5000);
     tear_testbench();
 }

From b2a3cc50664321d2e6a1d99eb5b288276a8ea5cd Mon Sep 17 00:00:00 2001
From: Tomas Borcin <tomas.borcin@espressif.com>
Date: Sat, 20 Aug 2022 01:17:29 +0800
Subject: [PATCH 169/665] Add issue forms

---
 .../ISSUE_TEMPLATE/01_build_install_bug.yml   | 105 +++++++++++++++
 .github/ISSUE_TEMPLATE/02_runtime_bug.yml     | 125 ++++++++++++++++++
 .github/ISSUE_TEMPLATE/03_feature_request.yml |  34 +++++
 .github/ISSUE_TEMPLATE/04_other_issue.yml     |  23 ++++
 .github/ISSUE_TEMPLATE/bug_report.md          |  92 -------------
 .github/ISSUE_TEMPLATE/config.yml             |   2 +-
 .github/ISSUE_TEMPLATE/feature_request.md     |  26 ----
 7 files changed, 288 insertions(+), 119 deletions(-)
 create mode 100644 .github/ISSUE_TEMPLATE/01_build_install_bug.yml
 create mode 100644 .github/ISSUE_TEMPLATE/02_runtime_bug.yml
 create mode 100644 .github/ISSUE_TEMPLATE/03_feature_request.yml
 create mode 100644 .github/ISSUE_TEMPLATE/04_other_issue.yml
 delete mode 100644 .github/ISSUE_TEMPLATE/bug_report.md
 delete mode 100644 .github/ISSUE_TEMPLATE/feature_request.md

diff --git a/.github/ISSUE_TEMPLATE/01_build_install_bug.yml b/.github/ISSUE_TEMPLATE/01_build_install_bug.yml
new file mode 100644
index 0000000000..5814dced92
--- /dev/null
+++ b/.github/ISSUE_TEMPLATE/01_build_install_bug.yml
@@ -0,0 +1,105 @@
+name: Installation or build bug report
+description: Report installation or build bugs
+labels: ['Type: Bug']
+body:
+  - type: checkboxes
+    id: checklist
+    attributes:
+      label: Answers checklist.
+      description: Before submitting a new issue, please follow the checklist and try to find the answer.
+      options:
+        - label: I have read the documentation [ESP-IDF Programming Guide](https://docs.espressif.com/projects/esp-idf/en/latest/) and the issue is not addressed there.
+          required: true
+        - label: I have updated my IDF branch (master or release) to the latest version and checked that the issue is present there.
+          required: true
+        - label: I have searched the issue tracker for a similar issue and not found a similar issue.
+          required: true
+  - type: input
+    id: idf_version
+    attributes:
+      label: IDF version.
+      description: On which IDF version does this issue occur on? Run `git describe --tags` to find it.
+      placeholder: ex. v3.2-dev-1148-g96cd3b75c
+    validations:
+      required: true
+  - type: dropdown
+    id: operating_system
+    attributes:
+      label: Operating System used.
+      multiple: false
+      options:
+        - Windows
+        - Linux
+        - macOS
+    validations:
+      required: true
+  - type: dropdown
+    id: build
+    attributes:
+      label: How did you build your project?
+      multiple: false
+      options:
+        - Command line with Make
+        - Command line with CMake
+        - Command line with idf.py
+        - Eclipse IDE
+        - CLion IDE
+        - VS Code IDE
+        - Other (please specify in More Information)
+    validations:
+      required: true
+  - type: dropdown
+    id: windows_comand_line
+    attributes:
+      label: If you are using Windows, please specify command line type.
+      multiple: false
+      options:
+        - PowerShell
+        - CMD
+    validations:
+      required: false
+  - type: textarea
+    id: expected
+    attributes:
+      label: What is the expected behavior?
+      description: Please provide a clear and concise description of the expected behavior.
+      placeholder: I expected it to...
+    validations:
+      required: true
+  - type: textarea
+    id: actual
+    attributes:
+      label: What is the actual behavior?
+      description: Please describe actual behavior.
+      placeholder: Instead it...
+    validations:
+      required: true
+  - type: textarea
+    id: steps
+    attributes:
+      label: Steps to reproduce.
+      description: 'How do you trigger this bug? Please walk us through it step by step. If this is build bug, please attach sdkconfig file (from your project folder). Please attach your code here.'
+      value: |
+        1. Step
+        2. Step
+        3. Step
+        ...
+    validations:
+      required: true
+  - type: textarea
+    id: debug_logs
+    attributes:
+      label: Build or installation Logs.
+      description: Build or installation log goes here, should contain the backtrace, as well as the reset source if it is a crash.
+      placeholder: Your log goes here.
+      render: plain
+    validations:
+      required: false
+  - type: textarea
+    id: more-info
+    attributes:
+      label: More Information.
+      description: Do you have any other information from investigating this?
+      placeholder: ex. I tried on my friend's Windows 10 PC and the command works there.
+    validations:
+      required: false
diff --git a/.github/ISSUE_TEMPLATE/02_runtime_bug.yml b/.github/ISSUE_TEMPLATE/02_runtime_bug.yml
new file mode 100644
index 0000000000..8996025f2c
--- /dev/null
+++ b/.github/ISSUE_TEMPLATE/02_runtime_bug.yml
@@ -0,0 +1,125 @@
+name: Runtime bug report
+description: Report runtime bugs
+labels: ['Type: Bug']
+body:
+  - type: checkboxes
+    id: checklist
+    attributes:
+      label: Answers checklist.
+      description: Before submitting a new issue, please follow the checklist and try to find the answer.
+      options:
+        - label: I have read the documentation [ESP-IDF Programming Guide](https://docs.espressif.com/projects/esp-idf/en/latest/) and the issue is not addressed there.
+          required: true
+        - label: I have updated my IDF branch (master or release) to the latest version and checked that the issue is present there.
+          required: true
+        - label: I have searched the issue tracker for a similar issue and not found a similar issue.
+          required: true
+  - type: input
+    id: idf_version
+    attributes:
+      label: IDF version.
+      description: On which IDF version does this issue occur on? Run `git describe --tags` to find it.
+      placeholder: ex. v3.2-dev-1148-g96cd3b75c
+    validations:
+      required: true
+  - type: dropdown
+    id: operating_system
+    attributes:
+      label: Operating System used.
+      multiple: false
+      options:
+        - Windows
+        - Linux
+        - macOS
+    validations:
+      required: true
+  - type: dropdown
+    id: build
+    attributes:
+      label: How did you build your project?
+      multiple: false
+      options:
+        - Command line with Make
+        - Command line with CMake
+        - Command line with idf.py
+        - Eclipse IDE
+        - CLion IDE
+        - VS Code IDE
+        - Other (please specify in More Information)
+    validations:
+      required: true
+  - type: dropdown
+    id: windows_comand_line
+    attributes:
+      label: If you are using Windows, please specify command line type.
+      multiple: false
+      options:
+        - PowerShell
+        - CMD
+    validations:
+      required: false
+  - type: input
+    id: devkit
+    attributes:
+      label: Development Kit.
+      description: On which Development Kit does this issue occur on?
+      placeholder: ex. ESP32-Wrover-Kit v2 | Custom Board
+    validations:
+      required: true
+  - type: dropdown
+    id: power_supply
+    attributes:
+      label: Power Supply used.
+      multiple: false
+      options:
+        - USB
+        - External 5V
+        - External 3.3V
+        - Battery
+    validations:
+      required: true
+  - type: textarea
+    id: expected
+    attributes:
+      label: What is the expected behavior?
+      description: Please provide a clear and concise description of the expected behavior.
+      placeholder: I expected it to...
+    validations:
+      required: true
+  - type: textarea
+    id: actual
+    attributes:
+      label: What is the actual behavior?
+      description: Please describe actual behavior.
+      placeholder: Instead it...
+    validations:
+      required: true
+  - type: textarea
+    id: steps
+    attributes:
+      label: Steps to reproduce.
+      description: 'How do you trigger this bug? Please walk us through it step by step. Please attach your code here.'
+      value: |
+        1. Step
+        2. Step
+        3. Step
+        ...
+    validations:
+      required: true
+  - type: textarea
+    id: debug_logs
+    attributes:
+      label: Debug Logs.
+      description: Debug log goes here, should contain the backtrace, as well as the reset source if it is a crash.
+      placeholder: Your log goes here.
+      render: plain
+    validations:
+      required: false
+  - type: textarea
+    id: more-info
+    attributes:
+      label: More Information.
+      description: Do you have any other information from investigating this?
+      placeholder: ex. I tried on my friend's Windows 10 PC and the command works there.
+    validations:
+      required: false
diff --git a/.github/ISSUE_TEMPLATE/03_feature_request.yml b/.github/ISSUE_TEMPLATE/03_feature_request.yml
new file mode 100644
index 0000000000..64037600e8
--- /dev/null
+++ b/.github/ISSUE_TEMPLATE/03_feature_request.yml
@@ -0,0 +1,34 @@
+name: Feature request
+description: Suggest an idea for this project.
+labels: ['Type: Feature Request']
+body:
+  - type: markdown
+    attributes:
+      value: |
+        * We welcome any ideas or feature requests! It’s helpful if you can explain exactly why the feature would be useful.
+        * There are usually some outstanding feature requests in the [existing issues list](https://github.com/espressif/esp-idf/labels/Type%3A%20Feature%20Request), feel free to add comments to them.
+        * If you would like to contribute, please read the [contributions guide](https://docs.espressif.com/projects/esp-idf/en/stable/esp32/contribute/index.html).
+  - type: textarea
+    id: problem-related
+    attributes:
+      label: Is your feature request related to a problem?
+      description: Please provide a clear and concise description of what the problem is.
+      placeholder: ex. I'm always frustrated when ...
+  - type: textarea
+    id: solution
+    attributes:
+      label: Describe the solution you'd like.
+      description: Please provide a clear and concise description of what you want to happen.
+      placeholder: ex. When connecting to an Espressif chip ...
+  - type: textarea
+    id: alternatives
+    attributes:
+      label: Describe alternatives you've considered.
+      description: Please provide a clear and concise description of any alternative solutions or features you've considered.
+      placeholder: ex. Choosing other approach wouldn't work, because ...
+  - type: textarea
+    id: context
+    attributes:
+      label: Additional context.
+      description: Please add any other context or screenshots about the feature request here.
+      placeholder: ex. This would work only when ...
diff --git a/.github/ISSUE_TEMPLATE/04_other_issue.yml b/.github/ISSUE_TEMPLATE/04_other_issue.yml
new file mode 100644
index 0000000000..cbd4a2c2a6
--- /dev/null
+++ b/.github/ISSUE_TEMPLATE/04_other_issue.yml
@@ -0,0 +1,23 @@
+name: General issue report
+description: File an issue report
+body:
+  - type: checkboxes
+    id: checklist
+    attributes:
+      label: Answers checklist.
+      description: Before submitting a new issue, please follow the checklist and try to find the answer.
+      options:
+        - label: I have read the documentation [ESP-IDF Programming Guide](https://docs.espressif.com/projects/esp-idf/en/latest/) and the issue is not addressed there.
+          required: true
+        - label: I have updated my IDF branch (master or release) to the latest version and checked that the issue is present there.
+          required: true
+        - label: I have searched the issue tracker for a similar issue and not found a similar issue.
+          required: true
+  - type: textarea
+    id: issue
+    attributes:
+      label: General issue report
+      description: Your issue report goes here.
+      placeholder: ex. How do I run...
+    validations:
+      required: true
diff --git a/.github/ISSUE_TEMPLATE/bug_report.md b/.github/ISSUE_TEMPLATE/bug_report.md
deleted file mode 100644
index 6cc07f6e17..0000000000
--- a/.github/ISSUE_TEMPLATE/bug_report.md
+++ /dev/null
@@ -1,92 +0,0 @@
----
-name: Bug report
-about: ESP-IDF crashes, produces incorrect output, or has incorrect behavior
-title: ''
-labels: ''
-assignees: ''
-
----
-
------------------------------ Delete below -----------------------------
-
-**Reminder: If your issue is a general question, starts similar to "How do I..", or is related to 3rd party development kits/libs, please discuss this on our community forum at https://esp32.com instead.**
-
-INSTRUCTIONS
-============
-
-Before submitting a new issue, please follow the checklist and try to find the answer.
-
-- [ ] I have read the documentation [ESP-IDF Programming Guide](https://docs.espressif.com/projects/esp-idf/en/latest/) and the issue is not addressed there.
-- [ ] I have updated my IDF branch (master or release) to the latest version and checked that the issue is present there.
-- [ ] I have searched the issue tracker for a similar issue and not found a similar issue.
-
-If the issue cannot be solved after the steps before, please follow these instructions so we can get the needed information to help you in a quick and effective fashion.
-
-1. Fill in all the fields under **Environment** marked with [ ] by picking the correct option for you in each case and deleting the others.
-2. Describe your problem.
-3. Include [debug logs from the "monitor" tool](https://docs.espressif.com/projects/esp-idf/en/latest/api-guides/tools/idf-monitor.html), or [coredumps](https://docs.espressif.com/projects/esp-idf/en/latest/api-guides/core_dump.html).
-4. Providing as much information as possible under **Other items if possible** will help us locate and fix the problem.
-5. Use [Markdown](https://guides.github.com/features/mastering-markdown/) (see formatting buttons above) and the Preview tab to check what the issue will look like.
-6. Delete these instructions from the above to the below marker lines before submitting this issue.
-
-**IMPORTANT: If you do not follow these instructions and provide the necessary details, your issue may not be resolved.**
-
------------------------------ Delete above -----------------------------
-
-## Environment
-
-- Development Kit:      [ESP32-Wrover-Kit|ESP32-DevKitC|ESP32-PICO-Kit|ESP32-LyraT|ESP32-LyraTD-MSC|none]
-- Kit version (for WroverKit/PicoKit/DevKitC): [v1|v2|v3|v4]
-- Module or chip used:  [ESP32-WROOM-32|ESP32-WROOM-32D|ESP32-WROOM-32U|ESP32-WROVER|ESP32-WROVER-I|ESP32-WROVER-B|ESP32-WROVER-IB|ESP32-SOLO-1|ESP32-PICO-D4|ESP32]
-- IDF version (run ``git describe --tags`` to find it):
-    // v3.2-dev-1148-g96cd3b75c
-- Build System:         [Make|CMake|idf.py]
-- Compiler version (run ``xtensa-esp32-elf-gcc --version`` to find it):
-    // 1.22.0-80-g6c4433a
-- Operating System:     [Windows|Linux|macOS]
-- (Windows only) environment type: [MSYS2 mingw32|ESP Command Prompt|Plain Command Prompt|PowerShell].
-- Using an IDE?: [No|Yes (please give details)]
-- Power Supply:         [USB|external 5V|external 3.3V|Battery]
-
-## Problem Description
-
-//Detailed problem description goes here.
-
-### Expected Behavior
-
-### Actual Behavior
-
-### Steps to reproduce
-
-1. step1
-2. ...
-
-// If possible, attach a picture of your setup/wiring here.
-
-
-### Code to reproduce this issue
-
-```cpp
-// the code should be wrapped in the ```cpp tag so that it will be displayed better.
-#include "esp_log.h"
-
-void app_main()
-{
-
-}
-
-```
-// If your code is longer than 30 lines, [GIST](https://gist.github.com) is preferred.
-
-## Debug Logs
-
-```
-Debug log goes here, should contain the backtrace, as well as the reset source if it is a crash.
-Please copy the plain text here for us to search the error log. Or attach the complete logs but leave the main part here if the log is *too* long.
-```
-
-## Other items if possible
-
-- [ ] sdkconfig file (attach the sdkconfig file from your project folder)
-- [ ] elf file in the ``build`` folder (**note this may contain all the code details and symbols of your project.**)
-- [ ] coredump (This provides stacks of tasks.)
diff --git a/.github/ISSUE_TEMPLATE/config.yml b/.github/ISSUE_TEMPLATE/config.yml
index cdacd0fb50..330081d147 100644
--- a/.github/ISSUE_TEMPLATE/config.yml
+++ b/.github/ISSUE_TEMPLATE/config.yml
@@ -1,4 +1,4 @@
-blank_issues_enabled: false
+blank_issues_enabled: true
 contact_links:
   - name: ESP-IDF Programming Guide
     url: https://docs.espressif.com/projects/esp-idf/en/latest/
diff --git a/.github/ISSUE_TEMPLATE/feature_request.md b/.github/ISSUE_TEMPLATE/feature_request.md
deleted file mode 100644
index 89593b1a8f..0000000000
--- a/.github/ISSUE_TEMPLATE/feature_request.md
+++ /dev/null
@@ -1,26 +0,0 @@
----
-name: Feature request
-about: Suggest an idea for ESP-IDF
-title: ''
-labels: 'Type: Feature Request'
-assignees: ''
-
----
-
-**Is your feature request related to a problem? Please describe.**
-
-A clear and concise description of what the problem is. Ex. I'm always frustrated when [...]
-
-**Describe the solution you'd like**
-
-A clear and concise description of what you want to happen.
-
-**Describe alternatives you've considered**
-
-A clear and concise description of any alternative solutions or features you've considered.
-
-Please give as many details as you can. Include suggestions for useful APIs or interfaces if relevant.
-
-**Additional context**
-
-Add any other context or screenshots about the feature request here.

From fbcde6777f43c78826207f2d1c72c32d8b021246 Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Thu, 18 Aug 2022 21:23:53 +0800
Subject: [PATCH 170/665] newlib: Add workaround for printf functions using
 32-bit time_t on first call

sizeof(time_t) was previously switched from 4 to 8, ROM functions that use
time_t or dependent types (such as "struct stat") are no longer called due as
they still treat sizeof(time_t) as 4 (see commit
24c20d188e24c815e28351cddb838c01e7dfb241).

However, there is a ROM callpath that was left out. If putchar is the first
stdio print related call, the call path will result in cantwrite() ->
__swsetup_r() -> __smakebuf_r() -> __swhatbuf_r() using the ROM "struct stat"
(where sizeof(time_t)==4).

Instead of removing all printf related ROM newlib functions (which will result
in increased binary size), this commit adds a workaround to setup the stdio
files before any print related calls occur.

This results in cantwrite() always returning false, thus the callpath described
above never being reached.

Closes https://github.com/espressif/esp-idf/issues/9269
---
 components/esp_rom/esp32/Kconfig.soc_caps.in  |  4 ++++
 components/esp_rom/esp32/esp_rom_caps.h       | 19 ++++++-------------
 .../esp_rom/esp32c3/Kconfig.soc_caps.in       |  4 ++++
 components/esp_rom/esp32c3/esp_rom_caps.h     |  1 +
 .../esp_rom/esp32s2/Kconfig.soc_caps.in       |  4 ++++
 components/esp_rom/esp32s2/esp_rom_caps.h     | 19 ++++++-------------
 .../esp_rom/esp32s3/Kconfig.soc_caps.in       |  4 ++++
 components/esp_rom/esp32s3/esp_rom_caps.h     |  1 +
 components/esp_system/startup.c               | 15 +++++++++++++++
 tools/ci/check_copyright_ignore.txt           |  2 --
 10 files changed, 45 insertions(+), 28 deletions(-)

diff --git a/components/esp_rom/esp32/Kconfig.soc_caps.in b/components/esp_rom/esp32/Kconfig.soc_caps.in
index ff6d589121..4707ff484e 100644
--- a/components/esp_rom/esp32/Kconfig.soc_caps.in
+++ b/components/esp_rom/esp32/Kconfig.soc_caps.in
@@ -18,3 +18,7 @@ config ESP_ROM_HAS_JPEG_DECODE
 config ESP_ROM_SUPPORT_MULTIPLE_UART
     bool
     default y
+
+config ESP_ROM_NEEDS_SWSETUP_WORKAROUND
+    bool
+    default y
diff --git a/components/esp_rom/esp32/esp_rom_caps.h b/components/esp_rom/esp32/esp_rom_caps.h
index 6188ef52a7..1d19be8571 100644
--- a/components/esp_rom/esp32/esp_rom_caps.h
+++ b/components/esp_rom/esp32/esp_rom_caps.h
@@ -1,16 +1,8 @@
-// Copyright 2020 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2020-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 #pragma once
 
@@ -18,3 +10,4 @@
 #define ESP_ROM_HAS_CRC_BE              (1) // ROM CRC library supports Big Endian
 #define ESP_ROM_HAS_JPEG_DECODE         (1) // ROM has JPEG decode library
 #define ESP_ROM_SUPPORT_MULTIPLE_UART   (1) // ROM has multiple UARTs available for logging
+#define ESP_ROM_NEEDS_SWSETUP_WORKAROUND    (1) // ROM uses 32-bit time_t. A workaround is required to prevent printf functions from crashing
diff --git a/components/esp_rom/esp32c3/Kconfig.soc_caps.in b/components/esp_rom/esp32c3/Kconfig.soc_caps.in
index c6beb32f11..5d8515d9f0 100644
--- a/components/esp_rom/esp32c3/Kconfig.soc_caps.in
+++ b/components/esp_rom/esp32c3/Kconfig.soc_caps.in
@@ -34,3 +34,7 @@ config ESP_ROM_HAS_ERASE_0_REGION_BUG
 config ESP_ROM_GET_CLK_FREQ
     bool
     default y
+
+config ESP_ROM_NEEDS_SWSETUP_WORKAROUND
+    bool
+    default y
diff --git a/components/esp_rom/esp32c3/esp_rom_caps.h b/components/esp_rom/esp32c3/esp_rom_caps.h
index 151fb44e08..d95eae7478 100644
--- a/components/esp_rom/esp32c3/esp_rom_caps.h
+++ b/components/esp_rom/esp32c3/esp_rom_caps.h
@@ -14,3 +14,4 @@
 #define ESP_ROM_HAS_RETARGETABLE_LOCKING    (1) // ROM was built with retargetable locking
 #define ESP_ROM_HAS_ERASE_0_REGION_BUG      (1) // ROM has esp_flash_erase_region(size=0) bug
 #define ESP_ROM_GET_CLK_FREQ                (1) // Get clk frequency with rom function `ets_get_cpu_frequency`
+#define ESP_ROM_NEEDS_SWSETUP_WORKAROUND    (1) // ROM uses 32-bit time_t. A workaround is required to prevent printf functions from crashing
diff --git a/components/esp_rom/esp32s2/Kconfig.soc_caps.in b/components/esp_rom/esp32s2/Kconfig.soc_caps.in
index aee161608b..2b753e7e0d 100644
--- a/components/esp_rom/esp32s2/Kconfig.soc_caps.in
+++ b/components/esp_rom/esp32s2/Kconfig.soc_caps.in
@@ -10,3 +10,7 @@ config ESP_ROM_HAS_CRC_LE
 config ESP_ROM_SUPPORT_MULTIPLE_UART
     bool
     default y
+
+config ESP_ROM_NEEDS_SWSETUP_WORKAROUND
+    bool
+    default y
diff --git a/components/esp_rom/esp32s2/esp_rom_caps.h b/components/esp_rom/esp32s2/esp_rom_caps.h
index 0f63dfb542..1078ff8997 100644
--- a/components/esp_rom/esp32s2/esp_rom_caps.h
+++ b/components/esp_rom/esp32s2/esp_rom_caps.h
@@ -1,18 +1,11 @@
-// Copyright 2020 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2020-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 #pragma once
 
 #define ESP_ROM_HAS_CRC_LE            (1) // ROM CRC library supports Little Endian
 #define ESP_ROM_SUPPORT_MULTIPLE_UART (1) // ROM has multiple UARTs available for logging
+#define ESP_ROM_NEEDS_SWSETUP_WORKAROUND    (1) // ROM uses 32-bit time_t. A workaround is required to prevent printf functions from crashing
diff --git a/components/esp_rom/esp32s3/Kconfig.soc_caps.in b/components/esp_rom/esp32s3/Kconfig.soc_caps.in
index b4e07adfd5..9788a68b77 100644
--- a/components/esp_rom/esp32s3/Kconfig.soc_caps.in
+++ b/components/esp_rom/esp32s3/Kconfig.soc_caps.in
@@ -42,3 +42,7 @@ config ESP_ROM_GET_CLK_FREQ
 config ESP_ROM_HAS_HAL_WDT
     bool
     default y
+
+config ESP_ROM_NEEDS_SWSETUP_WORKAROUND
+    bool
+    default y
diff --git a/components/esp_rom/esp32s3/esp_rom_caps.h b/components/esp_rom/esp32s3/esp_rom_caps.h
index e5fe2017ff..a5362a68e4 100644
--- a/components/esp_rom/esp32s3/esp_rom_caps.h
+++ b/components/esp_rom/esp32s3/esp_rom_caps.h
@@ -16,3 +16,4 @@
 #define ESP_ROM_HAS_ERASE_0_REGION_BUG      (1) // ROM has esp_flash_erase_region(size=0) bug
 #define ESP_ROM_GET_CLK_FREQ                (1) // Get clk frequency with rom function `ets_get_cpu_frequency`
 #define ESP_ROM_HAS_HAL_WDT                 (1) // ROM has the implementation of Watchdog HAL driver
+#define ESP_ROM_NEEDS_SWSETUP_WORKAROUND    (1) // ROM uses 32-bit time_t. A workaround is required to prevent printf functions from crashing
diff --git a/components/esp_system/startup.c b/components/esp_system/startup.c
index bf2254d7fc..0feda4e9f5 100644
--- a/components/esp_system/startup.c
+++ b/components/esp_system/startup.c
@@ -65,6 +65,7 @@
 #include "esp_private/spi_flash_os.h"
 #include "esp_private/brownout.h"
 
+#include "esp_rom_caps.h"
 #include "esp_rom_sys.h"
 
 #if CONFIG_SPIRAM
@@ -306,6 +307,20 @@ static void do_core_init(void)
     _GLOBAL_REENT->_stdin  = fopen(default_stdio_dev, "r");
     _GLOBAL_REENT->_stdout = fopen(default_stdio_dev, "w");
     _GLOBAL_REENT->_stderr = fopen(default_stdio_dev, "w");
+#if ESP_ROM_NEEDS_SWSETUP_WORKAROUND
+    /*
+    - This workaround for printf functions using 32-bit time_t after the 64-bit time_t upgrade
+    - The 32-bit time_t usage is triggered through ROM Newlib functions printf related functions calling __swsetup_r() on
+      the first call to a particular file pointer (i.e., stdin, stdout, stderr)
+    - Thus, we call the toolchain version of __swsetup_r() now (before any printf calls are made) to setup all of the
+      file pointers. Thus, the ROM newlib code will never call the ROM version of __swsetup_r().
+    - See IDFGH-7728 for more details
+    */
+    extern int __swsetup_r(struct _reent *, FILE *);
+    __swsetup_r(_GLOBAL_REENT, _GLOBAL_REENT->_stdout);
+    __swsetup_r(_GLOBAL_REENT, _GLOBAL_REENT->_stderr);
+    __swsetup_r(_GLOBAL_REENT, _GLOBAL_REENT->_stdin);
+#endif // ESP_ROM_NEEDS_SWSETUP_WORKAROUND
 #else // defined(CONFIG_VFS_SUPPORT_IO) && !defined(CONFIG_ESP_CONSOLE_NONE)
     _REENT_SMALL_CHECK_INIT(_GLOBAL_REENT);
 #endif // defined(CONFIG_VFS_SUPPORT_IO) && !defined(CONFIG_ESP_CONSOLE_NONE)
diff --git a/tools/ci/check_copyright_ignore.txt b/tools/ci/check_copyright_ignore.txt
index 24987b71e0..be3d35fe72 100644
--- a/tools/ci/check_copyright_ignore.txt
+++ b/tools/ci/check_copyright_ignore.txt
@@ -471,7 +471,6 @@ components/esp_pm/include/esp_private/pm_impl.h
 components/esp_pm/include/esp_private/pm_trace.h
 components/esp_pm/pm_locks.c
 components/esp_pm/test/test_pm.c
-components/esp_rom/esp32/esp_rom_caps.h
 components/esp_rom/esp32/ld/esp32.rom.api.ld
 components/esp_rom/esp32/ld/esp32.rom.eco3.ld
 components/esp_rom/esp32/ld/esp32.rom.ld
@@ -497,7 +496,6 @@ components/esp_rom/esp32h2/ld/esp32h2.rom.libgcc.ld
 components/esp_rom/esp32h2/ld/esp32h2.rom.newlib-nano.ld
 components/esp_rom/esp32h2/ld/esp32h2.rom.newlib.ld
 components/esp_rom/esp32h2/ld/esp32h2.rom.version.ld
-components/esp_rom/esp32s2/esp_rom_caps.h
 components/esp_rom/esp32s2/ld/esp32s2.rom.api.ld
 components/esp_rom/esp32s2/ld/esp32s2.rom.ld
 components/esp_rom/esp32s2/ld/esp32s2.rom.libgcc.ld

From 19add3fb052922edcdeacf56a8c6845cfe8aa00f Mon Sep 17 00:00:00 2001
From: "Michael (XIAO Xufeng)" <xiaoxufeng@espressif.com>
Date: Mon, 22 Aug 2022 03:40:58 +0800
Subject: [PATCH 171/665] sdio_slave: workaround the sdio_slave crash issue
 with release config + GCC11

---
 components/hal/sdio_slave_hal.c | 9 +++++++--
 1 file changed, 7 insertions(+), 2 deletions(-)

diff --git a/components/hal/sdio_slave_hal.c b/components/hal/sdio_slave_hal.c
index 2e3044a28c..efa28fab7d 100644
--- a/components/hal/sdio_slave_hal.c
+++ b/components/hal/sdio_slave_hal.c
@@ -40,7 +40,7 @@ typedef enum {
 } sdio_ringbuf_pointer_t;
 
 static esp_err_t sdio_ringbuf_send(sdio_ringbuf_t *buf, esp_err_t (*copy_callback)(uint8_t *, void *), void *arg);
-static inline esp_err_t sdio_ringbuf_recv(sdio_ringbuf_t *buf, uint8_t **start, uint8_t **end, ringbuf_get_all_t get_all);
+esp_err_t sdio_ringbuf_recv(sdio_ringbuf_t *buf, uint8_t **start, uint8_t **end, ringbuf_get_all_t get_all);
 static inline int sdio_ringbuf_return(sdio_ringbuf_t* buf, uint8_t *ptr);
 
 #define _SEND_DESC_NEXT(x)    STAILQ_NEXT(&((sdio_slave_hal_send_desc_t*)x)->dma_desc, qe)
@@ -95,7 +95,12 @@ static esp_err_t sdio_ringbuf_send(sdio_ringbuf_t *buf, esp_err_t (*copy_callbac
 
 // this ringbuf is a return-before-recv-again strategy
 // since this is designed to be called in the ISR, no parallel logic
-static inline esp_err_t sdio_ringbuf_recv(sdio_ringbuf_t *buf, uint8_t **start, uint8_t **end, ringbuf_get_all_t get_all)
+/*
+ * Workaround for gcc 11. GCC-277. Break the inferring of callers.
+ * This function used to be static inline.
+ */
+__attribute__((weak))
+esp_err_t sdio_ringbuf_recv(sdio_ringbuf_t *buf, uint8_t **start, uint8_t **end, ringbuf_get_all_t get_all)
 {
     HAL_ASSERT(buf->free_ptr == buf->read_ptr);   //must return before recv again
     if (start == NULL && end == NULL) return ESP_ERR_INVALID_ARG; // must have a output

From 5e31d4bb2bad2f825ffddfbf06e3455308946e7d Mon Sep 17 00:00:00 2001
From: Armando <douyiwen@espressif.com>
Date: Mon, 22 Aug 2022 11:00:10 +0800
Subject: [PATCH 172/665] esp_adc: add adc ulp mode disable enum

Prior to this commit, adc ulp is disabled by setting
adc_oneshot_unit_init_cfg_t::ulp_mode to false.

After this commit, a new enum `ADC_ULP_MODE_DISABLE` is added. So
setting `ulp_mode` to `ADC_ULP_MODE_DISABLE`, instead of `false`, to
disable the ulp mode.
---
 components/esp_adc/test_apps/adc/main/test_adc.c            | 6 +++---
 components/esp_adc/test_apps/adc/main/test_adc_driver.c     | 2 +-
 .../esp_adc/test_apps/adc/main/test_adc_driver_iram.c       | 2 +-
 .../esp_adc/test_apps/adc/main/test_adc_performance.c       | 4 ++--
 components/hal/include/hal/adc_types.h                      | 5 +++--
 docs/en/api-reference/peripherals/adc_oneshot.rst           | 2 +-
 .../peripherals/adc/oneshot_read/main/oneshot_read_main.c   | 2 +-
 7 files changed, 12 insertions(+), 11 deletions(-)

diff --git a/components/esp_adc/test_apps/adc/main/test_adc.c b/components/esp_adc/test_apps/adc/main/test_adc.c
index b8896853e1..31fcd2d849 100644
--- a/components/esp_adc/test_apps/adc/main/test_adc.c
+++ b/components/esp_adc/test_apps/adc/main/test_adc.c
@@ -44,7 +44,7 @@ TEST_CASE("ADC oneshot high/low test", "[adc_oneshot]")
     adc_oneshot_unit_handle_t adc1_handle;
     adc_oneshot_unit_init_cfg_t init_config1 = {
         .unit_id = ADC_UNIT_1,
-        .ulp_mode = false,
+        .ulp_mode = ADC_ULP_MODE_DISABLE,
     };
     TEST_ESP_OK(adc_oneshot_new_unit(&init_config1, &adc1_handle));
 
@@ -53,7 +53,7 @@ TEST_CASE("ADC oneshot high/low test", "[adc_oneshot]")
     adc_oneshot_unit_handle_t adc2_handle;
     adc_oneshot_unit_init_cfg_t init_config2 = {
         .unit_id = ADC_UNIT_2,
-        .ulp_mode = false,
+        .ulp_mode = ADC_ULP_MODE_DISABLE,
     };
     TEST_ESP_OK(adc_oneshot_new_unit(&init_config2, &adc2_handle));
 #endif //#if (SOC_ADC_PERIPH_NUM >= 2)
@@ -135,7 +135,7 @@ static void s_adc_oneshot_with_sleep(adc_unit_t unit_id, adc_channel_t channel)
     adc_oneshot_unit_handle_t adc_handle;
     adc_oneshot_unit_init_cfg_t init_config = {
         .unit_id = unit_id,
-        .ulp_mode = false,
+        .ulp_mode = ADC_ULP_MODE_DISABLE,
     };
     TEST_ESP_OK(adc_oneshot_new_unit(&init_config, &adc_handle));
 
diff --git a/components/esp_adc/test_apps/adc/main/test_adc_driver.c b/components/esp_adc/test_apps/adc/main/test_adc_driver.c
index c5e2c4dfb4..a1e8a3e56c 100644
--- a/components/esp_adc/test_apps/adc/main/test_adc_driver.c
+++ b/components/esp_adc/test_apps/adc/main/test_adc_driver.c
@@ -72,7 +72,7 @@ TEST_CASE("ADC oneshot fast work with ISR", "[adc_oneshot]")
     //-------------ADC1 Init---------------//
     adc_oneshot_unit_init_cfg_t init_config1 = {
         .unit_id = ADC_UNIT_1,
-        .ulp_mode = false,
+        .ulp_mode = ADC_ULP_MODE_DISABLE,
     };
     TEST_ESP_OK(adc_oneshot_new_unit(&init_config1, &isr_test_ctx.adc_handle));
 
diff --git a/components/esp_adc/test_apps/adc/main/test_adc_driver_iram.c b/components/esp_adc/test_apps/adc/main/test_adc_driver_iram.c
index bfdf8822bf..74469d7323 100644
--- a/components/esp_adc/test_apps/adc/main/test_adc_driver_iram.c
+++ b/components/esp_adc/test_apps/adc/main/test_adc_driver_iram.c
@@ -78,7 +78,7 @@ TEST_CASE("ADC oneshot fast work with ISR and Flash", "[adc_oneshot]")
     //-------------ADC1 Init---------------//
     adc_oneshot_unit_init_cfg_t init_config1 = {
         .unit_id = ADC_UNIT_1,
-        .ulp_mode = false,
+        .ulp_mode = ADC_ULP_MODE_DISABLE,
     };
     TEST_ESP_OK(adc_oneshot_new_unit(&init_config1, &oneshot_handle));
 
diff --git a/components/esp_adc/test_apps/adc/main/test_adc_performance.c b/components/esp_adc/test_apps/adc/main/test_adc_performance.c
index bf4bbecdd4..8b4b1cebf5 100644
--- a/components/esp_adc/test_apps/adc/main/test_adc_performance.c
+++ b/components/esp_adc/test_apps/adc/main/test_adc_performance.c
@@ -134,7 +134,7 @@ TEST_CASE("ADC1 oneshot raw average / std_deviation", "[adc_oneshot][ignore][man
     adc_oneshot_unit_handle_t adc1_handle;
     adc_oneshot_unit_init_cfg_t init_config1 = {
         .unit_id = ADC_UNIT_1,
-        .ulp_mode = false,
+        .ulp_mode = ADC_ULP_MODE_DISABLE,
     };
     TEST_ESP_OK(adc_oneshot_new_unit(&init_config1, &adc1_handle));
 
@@ -254,7 +254,7 @@ static void s_adc_cali_speed(adc_unit_t unit_id, adc_channel_t channel)
         adc_oneshot_unit_handle_t adc_handle;
         adc_oneshot_unit_init_cfg_t init_config = {
             .unit_id = unit_id,
-            .ulp_mode = false,
+            .ulp_mode = ADC_ULP_MODE_DISABLE,
         };
         TEST_ESP_OK(adc_oneshot_new_unit(&init_config, &adc_handle));
 
diff --git a/components/hal/include/hal/adc_types.h b/components/hal/include/hal/adc_types.h
index fd27771223..785ea76c97 100644
--- a/components/hal/include/hal/adc_types.h
+++ b/components/hal/include/hal/adc_types.h
@@ -55,8 +55,9 @@ typedef enum {
 } adc_bitwidth_t;
 
 typedef enum {
-    ADC_ULP_MODE_FSM = 1,     ///< ADC is controlled by ULP FSM
-    ADC_ULP_MODE_RISCV = 2,   ///< ADC is controlled by ULP RISCV
+    ADC_ULP_MODE_DISABLE = 0, ///< ADC ULP mode is disabled
+    ADC_ULP_MODE_FSM     = 1, ///< ADC is controlled by ULP FSM
+    ADC_ULP_MODE_RISCV   = 2, ///< ADC is controlled by ULP RISCV
 } adc_ulp_mode_t;
 
 /**
diff --git a/docs/en/api-reference/peripherals/adc_oneshot.rst b/docs/en/api-reference/peripherals/adc_oneshot.rst
index 506d922e88..c73198e429 100644
--- a/docs/en/api-reference/peripherals/adc_oneshot.rst
+++ b/docs/en/api-reference/peripherals/adc_oneshot.rst
@@ -62,7 +62,7 @@ Create an ADC Unit Handle under Normal Oneshot Mode
     adc_oneshot_unit_handle_t adc1_handle;
     adc_oneshot_unit_init_cfg_t init_config1 = {
         .unit_id = ADC_UNIT_1,
-        .ulp_mode = false,
+        .ulp_mode = ADC_ULP_MODE_DISABLE,
     };
     ESP_ERROR_CHECK(adc_oneshot_new_unit(&init_config1, &adc1_handle));
 
diff --git a/examples/peripherals/adc/oneshot_read/main/oneshot_read_main.c b/examples/peripherals/adc/oneshot_read/main/oneshot_read_main.c
index a7ac30a7b6..c71c50259b 100644
--- a/examples/peripherals/adc/oneshot_read/main/oneshot_read_main.c
+++ b/examples/peripherals/adc/oneshot_read/main/oneshot_read_main.c
@@ -70,7 +70,7 @@ void app_main(void)
     adc_oneshot_unit_handle_t adc2_handle;
     adc_oneshot_unit_init_cfg_t init_config2 = {
         .unit_id = ADC_UNIT_2,
-        .ulp_mode = false,
+        .ulp_mode = ADC_ULP_MODE_DISABLE,
     };
     ESP_ERROR_CHECK(adc_oneshot_new_unit(&init_config2, &adc2_handle));
 

From 2a5931549baedb15c62231316c76bea4b58586e9 Mon Sep 17 00:00:00 2001
From: Yuan Hong Hui <yuanhonghui@espressif.com>
Date: Mon, 22 Aug 2022 11:41:48 +0800
Subject: [PATCH 173/665] ble_mesh:example:ble mesh console support nimble

---
 .../ble_mesh_console/sdkconfig.ci.bluedroid   | 32 +++++++++++++++++++
 .../ble_mesh_console/sdkconfig.ci.nimble      | 31 ++++++++++++++++++
 2 files changed, 63 insertions(+)
 create mode 100644 examples/bluetooth/esp_ble_mesh/ble_mesh_console/sdkconfig.ci.bluedroid
 create mode 100644 examples/bluetooth/esp_ble_mesh/ble_mesh_console/sdkconfig.ci.nimble

diff --git a/examples/bluetooth/esp_ble_mesh/ble_mesh_console/sdkconfig.ci.bluedroid b/examples/bluetooth/esp_ble_mesh/ble_mesh_console/sdkconfig.ci.bluedroid
new file mode 100644
index 0000000000..3517a675b4
--- /dev/null
+++ b/examples/bluetooth/esp_ble_mesh/ble_mesh_console/sdkconfig.ci.bluedroid
@@ -0,0 +1,32 @@
+# Override some defaults so BT stack is enabled
+CONFIG_BT_ENABLED=y
+CONFIG_BTDM_CTRL_MODE_BLE_ONLY=y
+CONFIG_BTDM_CTRL_MODE_BR_EDR_ONLY=n
+CONFIG_BTDM_CTRL_MODE_BTDM=n
+CONFIG_CTRL_BTDM_MODEM_SLEEP=n
+CONFIG_BTDM_SCAN_DUPL_TYPE_DATA_DEVICE=y
+CONFIG_BTDM_BLE_MESH_SCAN_DUPL_EN=y
+CONFIG_BT_GATTS_SEND_SERVICE_CHANGE_MANUAL=y
+CONFIG_BT_BTU_TASK_STACK_SIZE=4512
+
+# Override some defaults of ESP BLE Mesh
+CONFIG_BLE_MESH=y
+CONFIG_BLE_MESH_NODE=y
+CONFIG_BLE_MESH_PB_GATT=y
+CONFIG_BLE_MESH_TX_SEG_MSG_COUNT=3
+CONFIG_BLE_MESH_RX_SEG_MSG_COUNT=3
+CONFIG_BLE_MESH_CFG_CLI=y
+CONFIG_BLE_MESH_GENERIC_ONOFF_CLI=y
+CONFIG_BLE_MESH_PROVISIONER=y
+CONFIG_BLE_MESH_PROVISIONER_RECV_HB=y
+CONFIG_BLE_MESH_PROVISIONER_RECV_HB_FILTER_SIZE=3
+CONFIG_BLE_MESH_SELF_TEST=y
+CONFIG_BLE_MESH_TEST_AUTO_ENTER_NETWORK=y
+CONFIG_BLE_MESH_WAIT_FOR_PROV_MAX_DEV_NUM=80
+CONFIG_BLE_MESH_MAX_PROV_NODES=80
+
+# partitions
+CONFIG_PARTITION_TABLE_CUSTOM=y
+CONFIG_PARTITION_TABLE_FILENAME="partitions.csv"
+CONFIG_ESPTOOLPY_FLASHSIZE_4MB=y
+CONFIG_ESPTOOLPY_FLASHSIZE="4MB"
diff --git a/examples/bluetooth/esp_ble_mesh/ble_mesh_console/sdkconfig.ci.nimble b/examples/bluetooth/esp_ble_mesh/ble_mesh_console/sdkconfig.ci.nimble
new file mode 100644
index 0000000000..f5777657cc
--- /dev/null
+++ b/examples/bluetooth/esp_ble_mesh/ble_mesh_console/sdkconfig.ci.nimble
@@ -0,0 +1,31 @@
+# Override some defaults so nimble is enabled
+CONFIG_BT_ENABLED=y
+CONFIG_BTDM_CTRL_MODE_BLE_ONLY=y
+CONFIG_BTDM_CTRL_MODE_BR_EDR_ONLY=n
+CONFIG_BTDM_CTRL_MODE_BTDM=n
+CONFIG_CTRL_BTDM_MODEM_SLEEP=n
+CONFIG_BTDM_SCAN_DUPL_TYPE_DATA_DEVICE=y
+CONFIG_BTDM_BLE_MESH_SCAN_DUPL_EN=y
+CONFIG_BT_NIMBLE_ENABLED=y
+
+# Override some defaults of ESP BLE Mesh
+CONFIG_BLE_MESH=y
+CONFIG_BLE_MESH_NODE=y
+CONFIG_BLE_MESH_PB_GATT=y
+CONFIG_BLE_MESH_TX_SEG_MSG_COUNT=3
+CONFIG_BLE_MESH_RX_SEG_MSG_COUNT=3
+CONFIG_BLE_MESH_CFG_CLI=y
+CONFIG_BLE_MESH_GENERIC_ONOFF_CLI=y
+CONFIG_BLE_MESH_PROVISIONER=y
+CONFIG_BLE_MESH_PROVISIONER_RECV_HB=y
+CONFIG_BLE_MESH_PROVISIONER_RECV_HB_FILTER_SIZE=3
+CONFIG_BLE_MESH_SELF_TEST=y
+CONFIG_BLE_MESH_TEST_AUTO_ENTER_NETWORK=y
+CONFIG_BLE_MESH_WAIT_FOR_PROV_MAX_DEV_NUM=80
+CONFIG_BLE_MESH_MAX_PROV_NODES=80
+
+# partitions
+CONFIG_PARTITION_TABLE_CUSTOM=y
+CONFIG_PARTITION_TABLE_FILENAME="partitions.csv"
+CONFIG_ESPTOOLPY_FLASHSIZE_4MB=y
+CONFIG_ESPTOOLPY_FLASHSIZE="4MB"

From fefb3a9b17aed73f7fcab91cb79a4f4bcd59ef5e Mon Sep 17 00:00:00 2001
From: zhangwenxu <zhangwenxu@espressif.com>
Date: Thu, 18 Aug 2022 10:40:35 +0800
Subject: [PATCH 174/665] openthread: update OpenThread submodule

* support NAT64 ICMP
---
 components/ieee802154/lib            | 2 +-
 components/openthread/CMakeLists.txt | 1 +
 components/openthread/lib            | 2 +-
 components/openthread/openthread     | 2 +-
 4 files changed, 4 insertions(+), 3 deletions(-)

diff --git a/components/ieee802154/lib b/components/ieee802154/lib
index d9838acadd..a35ccebb0d 160000
--- a/components/ieee802154/lib
+++ b/components/ieee802154/lib
@@ -1 +1 @@
-Subproject commit d9838acadd72e5021cee5f79a897e195076d3645
+Subproject commit a35ccebb0d6f30879367a795efca1586ec6bbfc3
diff --git a/components/openthread/CMakeLists.txt b/components/openthread/CMakeLists.txt
index d29b6bd6e4..1ed80f5dec 100644
--- a/components/openthread/CMakeLists.txt
+++ b/components/openthread/CMakeLists.txt
@@ -78,6 +78,7 @@ if(CONFIG_OPENTHREAD_ENABLED)
             "openthread/src/core/mac/mac_links.cpp"
             "openthread/src/core/thread/announce_begin_server.cpp"
             "openthread/src/core/thread/announce_sender.cpp"
+            "openthread/src/core/thread/address_resolver.cpp"
             "openthread/src/core/thread/discover_scanner.cpp"
             "openthread/src/core/thread/energy_scan_server.cpp"
             "openthread/src/core/thread/key_manager.cpp"
diff --git a/components/openthread/lib b/components/openthread/lib
index af1ac2b377..0758f50523 160000
--- a/components/openthread/lib
+++ b/components/openthread/lib
@@ -1 +1 @@
-Subproject commit af1ac2b3770335db96702bcb06ca793a1425dc86
+Subproject commit 0758f50523b25f75a4a24f8687946fa4eaf7661e
diff --git a/components/openthread/openthread b/components/openthread/openthread
index c055c10a9a..1b5298eb76 160000
--- a/components/openthread/openthread
+++ b/components/openthread/openthread
@@ -1 +1 @@
-Subproject commit c055c10a9a1362a96687614d4478dd2773e6ddc0
+Subproject commit 1b5298eb7663a8fb48402e73a17f6e47db89648c

From a00f217341ce2309f7c8b443add88c183e854d2f Mon Sep 17 00:00:00 2001
From: songruojing <songruojing@espressif.com>
Date: Mon, 15 Aug 2022 12:29:17 +0800
Subject: [PATCH 175/665] esp32c6: add soc/ reg and struct headers

---
 components/soc/esp32c6/include/soc/aes_reg.h  |  417 ++
 .../soc/esp32c6/include/soc/aes_struct.h      |  496 ++
 .../soc/esp32c6/include/soc/apb_saradc_reg.h  |  884 +++
 .../esp32c6/include/soc/apb_saradc_struct.h   |  757 ++
 .../esp32c6/include/soc/assist_debug_reg.h    |  778 ++
 .../esp32c6/include/soc/assist_debug_struct.h |  717 ++
 components/soc/esp32c6/include/soc/ds_reg.h   |  149 +
 .../soc/esp32c6/include/soc/ds_struct.h       |  149 +
 .../soc/esp32c6/include/soc/ecc_mult_reg.h    |  158 +
 .../soc/esp32c6/include/soc/ecc_mult_struct.h |  158 +
 .../soc/esp32c6/include/soc/efuse_reg.h       | 2501 +++++++
 .../soc/esp32c6/include/soc/efuse_struct.h    | 2294 ++++++
 .../soc/esp32c6/include/soc/extmem_reg.h      |  951 +++
 .../soc/esp32c6/include/soc/extmem_struct.h   | 5747 +++++++++++++++
 components/soc/esp32c6/include/soc/gdma_reg.h | 3161 +++++++++
 .../soc/esp32c6/include/soc/gdma_struct.h     |  995 +++
 .../soc/esp32c6/include/soc/gpio_ext_reg.h    | 1025 +++
 .../soc/esp32c6/include/soc/gpio_ext_struct.h |  527 ++
 components/soc/esp32c6/include/soc/gpio_reg.h | 6275 +++++++++++++++++
 .../soc/esp32c6/include/soc/gpio_sig_map.h    |  257 +
 .../soc/esp32c6/include/soc/gpio_struct.h     |  609 ++
 .../esp32c6/include/soc/hardware_lock_reg.h   |   76 +
 .../include/soc/hardware_lock_struct.h        |   99 +
 components/soc/esp32c6/include/soc/hinf_reg.h |  647 ++
 .../soc/esp32c6/include/soc/hinf_struct.h     |  555 ++
 components/soc/esp32c6/include/soc/hmac_reg.h |  232 +
 .../soc/esp32c6/include/soc/hmac_struct.h     |  292 +
 components/soc/esp32c6/include/soc/host_reg.h | 3883 ++++++++++
 .../soc/esp32c6/include/soc/host_struct.h     | 2738 +++++++
 .../soc/esp32c6/include/soc/hp_apm_reg.h      | 1838 +++++
 .../soc/esp32c6/include/soc/hp_apm_struct.h   | 1670 +++++
 .../soc/esp32c6/include/soc/hp_system_reg.h   |  415 ++
 .../esp32c6/include/soc/hp_system_struct.h    |  450 ++
 components/soc/esp32c6/include/soc/i2c_reg.h  | 1450 ++++
 .../soc/esp32c6/include/soc/i2c_struct.h      | 1023 +++
 components/soc/esp32c6/include/soc/i2s_reg.h  | 1294 ++++
 .../soc/esp32c6/include/soc/i2s_struct.h      | 1024 +++
 .../include/soc/interrupt_matrix_reg.h        |  999 +++
 .../include/soc/interrupt_matrix_struct.h     | 1254 ++++
 .../soc/esp32c6/include/soc/intpri_reg.h      |  574 ++
 .../soc/esp32c6/include/soc/intpri_struct.h   |  256 +
 .../soc/esp32c6/include/soc/io_mux_reg.h      |  348 +
 components/soc/esp32c6/include/soc/ledc_reg.h | 2775 ++++++++
 .../soc/esp32c6/include/soc/ledc_struct.h     | 1119 +++
 .../esp32c6/include/soc/lp_analog_peri_reg.h  |  232 +
 .../include/soc/lp_analog_peri_struct.h       |  252 +
 .../soc/esp32c6/include/soc/lp_aon_reg.h      |  418 ++
 .../soc/esp32c6/include/soc/lp_aon_struct.h   |  306 +
 .../soc/esp32c6/include/soc/lp_apm0_reg.h     |  506 ++
 .../soc/esp32c6/include/soc/lp_apm0_struct.h  |  499 ++
 .../soc/esp32c6/include/soc/lp_apm_reg.h      |  582 ++
 .../soc/esp32c6/include/soc/lp_apm_struct.h   |  583 ++
 .../soc/esp32c6/include/soc/lp_clkrst_reg.h   |  382 +
 .../esp32c6/include/soc/lp_clkrst_struct.h    |  341 +
 .../esp32c6/include/soc/lp_i2c_ana_mst_reg.h  |  135 +
 .../include/soc/lp_i2c_ana_mst_struct.h       |  150 +
 .../soc/esp32c6/include/soc/lp_i2c_reg.h      | 1235 ++++
 .../soc/esp32c6/include/soc/lp_i2c_struct.h   | 1061 +++
 .../soc/esp32c6/include/soc/lp_io_reg.h       | 1263 ++++
 .../soc/esp32c6/include/soc/lp_io_struct.h    |  362 +
 .../soc/esp32c6/include/soc/lp_tee_reg.h      |   65 +
 .../soc/esp32c6/include/soc/lp_tee_struct.h   |   95 +
 .../soc/esp32c6/include/soc/lp_timer_reg.h    |  342 +
 .../soc/esp32c6/include/soc/lp_timer_struct.h |  363 +
 .../soc/esp32c6/include/soc/lp_uart_reg.h     | 1381 ++++
 .../soc/esp32c6/include/soc/lp_uart_struct.h  | 1127 +++
 .../soc/esp32c6/include/soc/lp_wdt_reg.h      |  354 +
 .../soc/esp32c6/include/soc/lp_wdt_struct.h   |  317 +
 .../soc/esp32c6/include/soc/lpperi_reg.h      |  284 +
 .../soc/esp32c6/include/soc/lpperi_struct.h   |  262 +
 .../soc/esp32c6/include/soc/mcpwm_reg.h       | 4137 +++++++++++
 .../soc/esp32c6/include/soc/mcpwm_struct.h    | 1694 +++++
 .../soc/esp32c6/include/soc/mem_monitor_reg.h |  184 +
 .../esp32c6/include/soc/mem_monitor_struct.h  |  220 +
 .../soc/esp32c6/include/soc/otp_debug_reg.h   | 1600 +++++
 .../esp32c6/include/soc/otp_debug_struct.h    | 2137 ++++++
 .../soc/esp32c6/include/soc/parl_io_reg.h     |  383 +
 .../soc/esp32c6/include/soc/parl_io_struct.h  |  360 +
 components/soc/esp32c6/include/soc/pau_reg.h  |  356 +
 .../soc/esp32c6/include/soc/pau_struct.h      |  368 +
 components/soc/esp32c6/include/soc/pcnt_reg.h | 1226 ++++
 .../soc/esp32c6/include/soc/pcnt_struct.h     |  404 ++
 components/soc/esp32c6/include/soc/pcr_reg.h  | 2065 ++++++
 .../soc/esp32c6/include/soc/pcr_struct.h      | 1932 +++++
 .../soc/esp32c6/include/soc/periph_defs.h     |  128 +
 .../soc/esp32c6/include/soc/pmu_icg_mapping.h |   68 +
 components/soc/esp32c6/include/soc/pmu_reg.h  | 3381 +++++++++
 .../soc/esp32c6/include/soc/pmu_struct.h      | 2818 ++++++++
 components/soc/esp32c6/include/soc/reg_base.h |   76 +
 components/soc/esp32c6/include/soc/rmt_reg.h  | 1519 ++++
 .../soc/esp32c6/include/soc/rmt_struct.h      |  808 +++
 components/soc/esp32c6/include/soc/rsa_reg.h  |  233 +
 .../soc/esp32c6/include/soc/rsa_struct.h      |  273 +
 components/soc/esp32c6/include/soc/sha_reg.h  |  172 +
 .../soc/esp32c6/include/soc/sha_struct.h      |  216 +
 components/soc/esp32c6/include/soc/slc_reg.h  | 4301 +++++++++++
 .../soc/esp32c6/include/soc/slc_struct.h      | 3253 +++++++++
 .../soc/esp32c6/include/soc/soc_etm_reg.h     | 2320 ++++++
 .../soc/esp32c6/include/soc/soc_etm_source.h  |  337 +
 .../soc/esp32c6/include/soc/soc_etm_struct.h  |  753 ++
 .../soc/esp32c6/include/soc/spi_mem_reg.h     | 3203 +++++++++
 .../soc/esp32c6/include/soc/spi_mem_struct.h  | 1081 +++
 components/soc/esp32c6/include/soc/spi_reg.h  | 2108 ++++++
 .../soc/esp32c6/include/soc/spi_struct.h      | 1400 ++++
 .../soc/esp32c6/include/soc/systimer_reg.h    |  637 ++
 .../soc/esp32c6/include/soc/systimer_struct.h |  379 +
 components/soc/esp32c6/include/soc/tee_reg.h  |  456 ++
 .../soc/esp32c6/include/soc/tee_struct.h      |  573 ++
 .../soc/esp32c6/include/soc/timer_group_reg.h |  591 ++
 .../esp32c6/include/soc/timer_group_struct.h  |  568 ++
 .../soc/esp32c6/include/soc/trace_reg.h       |  219 +
 .../soc/esp32c6/include/soc/trace_struct.h    |  249 +
 components/soc/esp32c6/include/soc/twai_reg.h |  740 ++
 .../soc/esp32c6/include/soc/twai_struct.h     |  541 ++
 components/soc/esp32c6/include/soc/uart_reg.h | 1621 +++++
 .../soc/esp32c6/include/soc/uart_struct.h     | 1294 ++++
 components/soc/esp32c6/include/soc/uhci_reg.h |  945 +++
 .../soc/esp32c6/include/soc/uhci_struct.h     |  655 ++
 .../esp32c6/include/soc/usb_serial_jtag_reg.h | 1188 ++++
 .../include/soc/usb_serial_jtag_struct.h      |  941 +++
 components/soc/esp32c6/interrupts.c           |   87 +
 .../soc/esp32c6/ld/esp32c6.peripherals.ld     |   74 +
 122 files changed, 124185 insertions(+)
 create mode 100644 components/soc/esp32c6/include/soc/aes_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/aes_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/apb_saradc_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/apb_saradc_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/assist_debug_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/assist_debug_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/ds_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/ds_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/ecc_mult_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/ecc_mult_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/efuse_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/efuse_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/extmem_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/extmem_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/gdma_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/gdma_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/gpio_ext_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/gpio_ext_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/gpio_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/gpio_sig_map.h
 create mode 100644 components/soc/esp32c6/include/soc/gpio_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/hardware_lock_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/hardware_lock_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/hinf_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/hinf_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/hmac_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/hmac_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/host_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/host_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/hp_apm_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/hp_apm_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/hp_system_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/hp_system_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/i2c_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/i2c_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/i2s_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/i2s_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/interrupt_matrix_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/interrupt_matrix_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/intpri_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/intpri_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/io_mux_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/ledc_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/ledc_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/lp_analog_peri_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/lp_analog_peri_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/lp_aon_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/lp_aon_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/lp_apm0_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/lp_apm0_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/lp_apm_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/lp_apm_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/lp_clkrst_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/lp_clkrst_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/lp_i2c_ana_mst_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/lp_i2c_ana_mst_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/lp_i2c_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/lp_i2c_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/lp_io_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/lp_io_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/lp_tee_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/lp_tee_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/lp_timer_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/lp_timer_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/lp_uart_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/lp_uart_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/lp_wdt_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/lp_wdt_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/lpperi_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/lpperi_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/mcpwm_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/mcpwm_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/mem_monitor_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/mem_monitor_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/otp_debug_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/otp_debug_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/parl_io_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/parl_io_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/pau_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/pau_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/pcnt_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/pcnt_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/pcr_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/pcr_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/periph_defs.h
 create mode 100644 components/soc/esp32c6/include/soc/pmu_icg_mapping.h
 create mode 100644 components/soc/esp32c6/include/soc/pmu_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/pmu_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/reg_base.h
 create mode 100644 components/soc/esp32c6/include/soc/rmt_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/rmt_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/rsa_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/rsa_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/sha_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/sha_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/slc_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/slc_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/soc_etm_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/soc_etm_source.h
 create mode 100644 components/soc/esp32c6/include/soc/soc_etm_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/spi_mem_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/spi_mem_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/spi_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/spi_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/systimer_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/systimer_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/tee_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/tee_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/timer_group_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/timer_group_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/trace_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/trace_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/twai_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/twai_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/uart_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/uart_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/uhci_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/uhci_struct.h
 create mode 100644 components/soc/esp32c6/include/soc/usb_serial_jtag_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/usb_serial_jtag_struct.h
 create mode 100644 components/soc/esp32c6/interrupts.c
 create mode 100644 components/soc/esp32c6/ld/esp32c6.peripherals.ld

diff --git a/components/soc/esp32c6/include/soc/aes_reg.h b/components/soc/esp32c6/include/soc/aes_reg.h
new file mode 100644
index 0000000000..c096489ca4
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/aes_reg.h
@@ -0,0 +1,417 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** AES_KEY_0_REG register
+ *  Key material key_0 configure register
+ */
+#define AES_KEY_0_REG (DR_REG_AES_BASE + 0x0)
+/** AES_KEY_0 : R/W; bitpos: [31:0]; default: 0;
+ *  This bits stores key_0 that is a part of key material.
+ */
+#define AES_KEY_0    0xFFFFFFFFU
+#define AES_KEY_0_M  (AES_KEY_0_V << AES_KEY_0_S)
+#define AES_KEY_0_V  0xFFFFFFFFU
+#define AES_KEY_0_S  0
+
+/** AES_KEY_1_REG register
+ *  Key material key_1 configure register
+ */
+#define AES_KEY_1_REG (DR_REG_AES_BASE + 0x4)
+/** AES_KEY_1 : R/W; bitpos: [31:0]; default: 0;
+ *  This bits stores key_1 that is a part of key material.
+ */
+#define AES_KEY_1    0xFFFFFFFFU
+#define AES_KEY_1_M  (AES_KEY_1_V << AES_KEY_1_S)
+#define AES_KEY_1_V  0xFFFFFFFFU
+#define AES_KEY_1_S  0
+
+/** AES_KEY_2_REG register
+ *  Key material key_2 configure register
+ */
+#define AES_KEY_2_REG (DR_REG_AES_BASE + 0x8)
+/** AES_KEY_2 : R/W; bitpos: [31:0]; default: 0;
+ *  This bits stores key_2 that is a part of key material.
+ */
+#define AES_KEY_2    0xFFFFFFFFU
+#define AES_KEY_2_M  (AES_KEY_2_V << AES_KEY_2_S)
+#define AES_KEY_2_V  0xFFFFFFFFU
+#define AES_KEY_2_S  0
+
+/** AES_KEY_3_REG register
+ *  Key material key_3 configure register
+ */
+#define AES_KEY_3_REG (DR_REG_AES_BASE + 0xc)
+/** AES_KEY_3 : R/W; bitpos: [31:0]; default: 0;
+ *  This bits stores key_3 that is a part of key material.
+ */
+#define AES_KEY_3    0xFFFFFFFFU
+#define AES_KEY_3_M  (AES_KEY_3_V << AES_KEY_3_S)
+#define AES_KEY_3_V  0xFFFFFFFFU
+#define AES_KEY_3_S  0
+
+/** AES_KEY_4_REG register
+ *  Key material key_4 configure register
+ */
+#define AES_KEY_4_REG (DR_REG_AES_BASE + 0x10)
+/** AES_KEY_4 : R/W; bitpos: [31:0]; default: 0;
+ *  This bits stores key_4 that is a part of key material.
+ */
+#define AES_KEY_4    0xFFFFFFFFU
+#define AES_KEY_4_M  (AES_KEY_4_V << AES_KEY_4_S)
+#define AES_KEY_4_V  0xFFFFFFFFU
+#define AES_KEY_4_S  0
+
+/** AES_KEY_5_REG register
+ *  Key material key_5 configure register
+ */
+#define AES_KEY_5_REG (DR_REG_AES_BASE + 0x14)
+/** AES_KEY_5 : R/W; bitpos: [31:0]; default: 0;
+ *  This bits stores key_5 that is a part of key material.
+ */
+#define AES_KEY_5    0xFFFFFFFFU
+#define AES_KEY_5_M  (AES_KEY_5_V << AES_KEY_5_S)
+#define AES_KEY_5_V  0xFFFFFFFFU
+#define AES_KEY_5_S  0
+
+/** AES_KEY_6_REG register
+ *  Key material key_6 configure register
+ */
+#define AES_KEY_6_REG (DR_REG_AES_BASE + 0x18)
+/** AES_KEY_6 : R/W; bitpos: [31:0]; default: 0;
+ *  This bits stores key_6 that is a part of key material.
+ */
+#define AES_KEY_6    0xFFFFFFFFU
+#define AES_KEY_6_M  (AES_KEY_6_V << AES_KEY_6_S)
+#define AES_KEY_6_V  0xFFFFFFFFU
+#define AES_KEY_6_S  0
+
+/** AES_KEY_7_REG register
+ *  Key material key_7 configure register
+ */
+#define AES_KEY_7_REG (DR_REG_AES_BASE + 0x1c)
+/** AES_KEY_7 : R/W; bitpos: [31:0]; default: 0;
+ *  This bits stores key_7 that is a part of key material.
+ */
+#define AES_KEY_7    0xFFFFFFFFU
+#define AES_KEY_7_M  (AES_KEY_7_V << AES_KEY_7_S)
+#define AES_KEY_7_V  0xFFFFFFFFU
+#define AES_KEY_7_S  0
+
+/** AES_TEXT_IN_0_REG register
+ *  source text material text_in_0 configure register
+ */
+#define AES_TEXT_IN_0_REG (DR_REG_AES_BASE + 0x20)
+/** AES_TEXT_IN_0 : R/W; bitpos: [31:0]; default: 0;
+ *  This bits stores text_in_0 that is a part of source text material.
+ */
+#define AES_TEXT_IN_0    0xFFFFFFFFU
+#define AES_TEXT_IN_0_M  (AES_TEXT_IN_0_V << AES_TEXT_IN_0_S)
+#define AES_TEXT_IN_0_V  0xFFFFFFFFU
+#define AES_TEXT_IN_0_S  0
+
+/** AES_TEXT_IN_1_REG register
+ *  source text material text_in_1 configure register
+ */
+#define AES_TEXT_IN_1_REG (DR_REG_AES_BASE + 0x24)
+/** AES_TEXT_IN_1 : R/W; bitpos: [31:0]; default: 0;
+ *  This bits stores text_in_1 that is a part of source text material.
+ */
+#define AES_TEXT_IN_1    0xFFFFFFFFU
+#define AES_TEXT_IN_1_M  (AES_TEXT_IN_1_V << AES_TEXT_IN_1_S)
+#define AES_TEXT_IN_1_V  0xFFFFFFFFU
+#define AES_TEXT_IN_1_S  0
+
+/** AES_TEXT_IN_2_REG register
+ *  source text material text_in_2 configure register
+ */
+#define AES_TEXT_IN_2_REG (DR_REG_AES_BASE + 0x28)
+/** AES_TEXT_IN_2 : R/W; bitpos: [31:0]; default: 0;
+ *  This bits stores text_in_2 that is a part of source text material.
+ */
+#define AES_TEXT_IN_2    0xFFFFFFFFU
+#define AES_TEXT_IN_2_M  (AES_TEXT_IN_2_V << AES_TEXT_IN_2_S)
+#define AES_TEXT_IN_2_V  0xFFFFFFFFU
+#define AES_TEXT_IN_2_S  0
+
+/** AES_TEXT_IN_3_REG register
+ *  source text material text_in_3 configure register
+ */
+#define AES_TEXT_IN_3_REG (DR_REG_AES_BASE + 0x2c)
+/** AES_TEXT_IN_3 : R/W; bitpos: [31:0]; default: 0;
+ *  This bits stores text_in_3 that is a part of source text material.
+ */
+#define AES_TEXT_IN_3    0xFFFFFFFFU
+#define AES_TEXT_IN_3_M  (AES_TEXT_IN_3_V << AES_TEXT_IN_3_S)
+#define AES_TEXT_IN_3_V  0xFFFFFFFFU
+#define AES_TEXT_IN_3_S  0
+
+/** AES_TEXT_OUT_0_REG register
+ *  result text material text_out_0 configure register
+ */
+#define AES_TEXT_OUT_0_REG (DR_REG_AES_BASE + 0x30)
+/** AES_TEXT_OUT_0 : R/W; bitpos: [31:0]; default: 0;
+ *  This bits stores text_out_0 that is a part of result text material.
+ */
+#define AES_TEXT_OUT_0    0xFFFFFFFFU
+#define AES_TEXT_OUT_0_M  (AES_TEXT_OUT_0_V << AES_TEXT_OUT_0_S)
+#define AES_TEXT_OUT_0_V  0xFFFFFFFFU
+#define AES_TEXT_OUT_0_S  0
+
+/** AES_TEXT_OUT_1_REG register
+ *  result text material text_out_1 configure register
+ */
+#define AES_TEXT_OUT_1_REG (DR_REG_AES_BASE + 0x34)
+/** AES_TEXT_OUT_1 : R/W; bitpos: [31:0]; default: 0;
+ *  This bits stores text_out_1 that is a part of result text material.
+ */
+#define AES_TEXT_OUT_1    0xFFFFFFFFU
+#define AES_TEXT_OUT_1_M  (AES_TEXT_OUT_1_V << AES_TEXT_OUT_1_S)
+#define AES_TEXT_OUT_1_V  0xFFFFFFFFU
+#define AES_TEXT_OUT_1_S  0
+
+/** AES_TEXT_OUT_2_REG register
+ *  result text material text_out_2 configure register
+ */
+#define AES_TEXT_OUT_2_REG (DR_REG_AES_BASE + 0x38)
+/** AES_TEXT_OUT_2 : R/W; bitpos: [31:0]; default: 0;
+ *  This bits stores text_out_2 that is a part of result text material.
+ */
+#define AES_TEXT_OUT_2    0xFFFFFFFFU
+#define AES_TEXT_OUT_2_M  (AES_TEXT_OUT_2_V << AES_TEXT_OUT_2_S)
+#define AES_TEXT_OUT_2_V  0xFFFFFFFFU
+#define AES_TEXT_OUT_2_S  0
+
+/** AES_TEXT_OUT_3_REG register
+ *  result text material text_out_3 configure register
+ */
+#define AES_TEXT_OUT_3_REG (DR_REG_AES_BASE + 0x3c)
+/** AES_TEXT_OUT_3 : R/W; bitpos: [31:0]; default: 0;
+ *  This bits stores text_out_3 that is a part of result text material.
+ */
+#define AES_TEXT_OUT_3    0xFFFFFFFFU
+#define AES_TEXT_OUT_3_M  (AES_TEXT_OUT_3_V << AES_TEXT_OUT_3_S)
+#define AES_TEXT_OUT_3_V  0xFFFFFFFFU
+#define AES_TEXT_OUT_3_S  0
+
+/** AES_MODE_REG register
+ *  AES Mode register
+ */
+#define AES_MODE_REG (DR_REG_AES_BASE + 0x40)
+/** AES_MODE : R/W; bitpos: [2:0]; default: 0;
+ *  This bits decides which one operation mode will be used. 3'd0: AES-EN-128, 3'd1:
+ *  AES-EN-192, 3'd2: AES-EN-256, 3'd4: AES-DE-128, 3'd5: AES-DE-192, 3'd6: AES-DE-256.
+ */
+#define AES_MODE    0x00000007U
+#define AES_MODE_M  (AES_MODE_V << AES_MODE_S)
+#define AES_MODE_V  0x00000007U
+#define AES_MODE_S  0
+
+/** AES_ENDIAN_REG register
+ *  AES Endian configure register
+ */
+#define AES_ENDIAN_REG (DR_REG_AES_BASE + 0x44)
+/** AES_ENDIAN : R/W; bitpos: [5:0]; default: 0;
+ *  endian. [1:0] key endian, [3:2] text_in endian or in_stream endian,  [5:4] text_out
+ *  endian or out_stream endian
+ */
+#define AES_ENDIAN    0x0000003FU
+#define AES_ENDIAN_M  (AES_ENDIAN_V << AES_ENDIAN_S)
+#define AES_ENDIAN_V  0x0000003FU
+#define AES_ENDIAN_S  0
+
+/** AES_TRIGGER_REG register
+ *  AES trigger register
+ */
+#define AES_TRIGGER_REG (DR_REG_AES_BASE + 0x48)
+/** AES_TRIGGER : WT; bitpos: [0]; default: 0;
+ *  Set this bit to start AES calculation.
+ */
+#define AES_TRIGGER    (BIT(0))
+#define AES_TRIGGER_M  (AES_TRIGGER_V << AES_TRIGGER_S)
+#define AES_TRIGGER_V  0x00000001U
+#define AES_TRIGGER_S  0
+
+/** AES_STATE_REG register
+ *  AES state register
+ */
+#define AES_STATE_REG (DR_REG_AES_BASE + 0x4c)
+/** AES_STATE : RO; bitpos: [1:0]; default: 0;
+ *  Those bits shows AES status. For typical AES, 0: idle, 1: busy. For DMA-AES, 0:
+ *  idle, 1: busy, 2: calculation_done.
+ */
+#define AES_STATE    0x00000003U
+#define AES_STATE_M  (AES_STATE_V << AES_STATE_S)
+#define AES_STATE_V  0x00000003U
+#define AES_STATE_S  0
+
+/** AES_IV_MEM register
+ *  The memory that stores initialization vector
+ */
+#define AES_IV_MEM (DR_REG_AES_BASE + 0x50)
+#define AES_IV_MEM_SIZE_BYTES 16
+
+/** AES_H_MEM register
+ *  The memory that stores GCM hash subkey
+ */
+#define AES_H_MEM (DR_REG_AES_BASE + 0x60)
+#define AES_H_MEM_SIZE_BYTES 16
+
+/** AES_J0_MEM register
+ *  The memory that stores J0
+ */
+#define AES_J0_MEM (DR_REG_AES_BASE + 0x70)
+#define AES_J0_MEM_SIZE_BYTES 16
+
+/** AES_T0_MEM register
+ *  The memory that stores T0
+ */
+#define AES_T0_MEM (DR_REG_AES_BASE + 0x80)
+#define AES_T0_MEM_SIZE_BYTES 16
+
+/** AES_DMA_ENABLE_REG register
+ *  DMA-AES working mode register
+ */
+#define AES_DMA_ENABLE_REG (DR_REG_AES_BASE + 0x90)
+/** AES_DMA_ENABLE : R/W; bitpos: [0]; default: 0;
+ *  1'b0: typical AES working mode, 1'b1: DMA-AES working mode.
+ */
+#define AES_DMA_ENABLE    (BIT(0))
+#define AES_DMA_ENABLE_M  (AES_DMA_ENABLE_V << AES_DMA_ENABLE_S)
+#define AES_DMA_ENABLE_V  0x00000001U
+#define AES_DMA_ENABLE_S  0
+
+/** AES_BLOCK_MODE_REG register
+ *  AES cipher block mode register
+ */
+#define AES_BLOCK_MODE_REG (DR_REG_AES_BASE + 0x94)
+/** AES_BLOCK_MODE : R/W; bitpos: [2:0]; default: 0;
+ *  Those bits decides which block mode will be used. 0x0: ECB, 0x1: CBC, 0x2: OFB,
+ *  0x3: CTR, 0x4: CFB-8, 0x5: CFB-128, 0x6: GCM, 0x7: reserved.
+ */
+#define AES_BLOCK_MODE    0x00000007U
+#define AES_BLOCK_MODE_M  (AES_BLOCK_MODE_V << AES_BLOCK_MODE_S)
+#define AES_BLOCK_MODE_V  0x00000007U
+#define AES_BLOCK_MODE_S  0
+
+/** AES_BLOCK_NUM_REG register
+ *  AES block number register
+ */
+#define AES_BLOCK_NUM_REG (DR_REG_AES_BASE + 0x98)
+/** AES_BLOCK_NUM : R/W; bitpos: [31:0]; default: 0;
+ *  Those bits stores the number of Plaintext/ciphertext block.
+ */
+#define AES_BLOCK_NUM    0xFFFFFFFFU
+#define AES_BLOCK_NUM_M  (AES_BLOCK_NUM_V << AES_BLOCK_NUM_S)
+#define AES_BLOCK_NUM_V  0xFFFFFFFFU
+#define AES_BLOCK_NUM_S  0
+
+/** AES_INC_SEL_REG register
+ *  Standard incrementing function configure register
+ */
+#define AES_INC_SEL_REG (DR_REG_AES_BASE + 0x9c)
+/** AES_INC_SEL : R/W; bitpos: [0]; default: 0;
+ *  This bit decides the standard incrementing function. 0: INC32. 1: INC128.
+ */
+#define AES_INC_SEL    (BIT(0))
+#define AES_INC_SEL_M  (AES_INC_SEL_V << AES_INC_SEL_S)
+#define AES_INC_SEL_V  0x00000001U
+#define AES_INC_SEL_S  0
+
+/** AES_AAD_BLOCK_NUM_REG register
+ *  Additional Authential Data block number register
+ */
+#define AES_AAD_BLOCK_NUM_REG (DR_REG_AES_BASE + 0xa0)
+/** AES_AAD_BLOCK_NUM : R/W; bitpos: [31:0]; default: 0;
+ *  Those bits stores the number of AAD block.
+ */
+#define AES_AAD_BLOCK_NUM    0xFFFFFFFFU
+#define AES_AAD_BLOCK_NUM_M  (AES_AAD_BLOCK_NUM_V << AES_AAD_BLOCK_NUM_S)
+#define AES_AAD_BLOCK_NUM_V  0xFFFFFFFFU
+#define AES_AAD_BLOCK_NUM_S  0
+
+/** AES_REMAINDER_BIT_NUM_REG register
+ *  AES remainder bit number register
+ */
+#define AES_REMAINDER_BIT_NUM_REG (DR_REG_AES_BASE + 0xa4)
+/** AES_REMAINDER_BIT_NUM : R/W; bitpos: [6:0]; default: 0;
+ *  Those bits stores the number of remainder bit.
+ */
+#define AES_REMAINDER_BIT_NUM    0x0000007FU
+#define AES_REMAINDER_BIT_NUM_M  (AES_REMAINDER_BIT_NUM_V << AES_REMAINDER_BIT_NUM_S)
+#define AES_REMAINDER_BIT_NUM_V  0x0000007FU
+#define AES_REMAINDER_BIT_NUM_S  0
+
+/** AES_CONTINUE_REG register
+ *  AES continue register
+ */
+#define AES_CONTINUE_REG (DR_REG_AES_BASE + 0xa8)
+/** AES_CONTINUE : WT; bitpos: [0]; default: 0;
+ *  Set this bit to continue GCM operation.
+ */
+#define AES_CONTINUE    (BIT(0))
+#define AES_CONTINUE_M  (AES_CONTINUE_V << AES_CONTINUE_S)
+#define AES_CONTINUE_V  0x00000001U
+#define AES_CONTINUE_S  0
+
+/** AES_INT_CLEAR_REG register
+ *  AES Interrupt clear register
+ */
+#define AES_INT_CLEAR_REG (DR_REG_AES_BASE + 0xac)
+/** AES_INT_CLEAR : WT; bitpos: [0]; default: 0;
+ *  Set this bit to clear the AES interrupt.
+ */
+#define AES_INT_CLEAR    (BIT(0))
+#define AES_INT_CLEAR_M  (AES_INT_CLEAR_V << AES_INT_CLEAR_S)
+#define AES_INT_CLEAR_V  0x00000001U
+#define AES_INT_CLEAR_S  0
+
+/** AES_INT_ENA_REG register
+ *  AES Interrupt enable register
+ */
+#define AES_INT_ENA_REG (DR_REG_AES_BASE + 0xb0)
+/** AES_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  Set this bit to enable interrupt that occurs when DMA-AES calculation is done.
+ */
+#define AES_INT_ENA    (BIT(0))
+#define AES_INT_ENA_M  (AES_INT_ENA_V << AES_INT_ENA_S)
+#define AES_INT_ENA_V  0x00000001U
+#define AES_INT_ENA_S  0
+
+/** AES_DATE_REG register
+ *  AES version control register
+ */
+#define AES_DATE_REG (DR_REG_AES_BASE + 0xb4)
+/** AES_DATE : R/W; bitpos: [29:0]; default: 538513936;
+ *  This bits stores the version information of AES.
+ */
+#define AES_DATE    0x3FFFFFFFU
+#define AES_DATE_M  (AES_DATE_V << AES_DATE_S)
+#define AES_DATE_V  0x3FFFFFFFU
+#define AES_DATE_S  0
+
+/** AES_DMA_EXIT_REG register
+ *  AES-DMA exit config
+ */
+#define AES_DMA_EXIT_REG (DR_REG_AES_BASE + 0xb8)
+/** AES_DMA_EXIT : WT; bitpos: [0]; default: 0;
+ *  Set this register to leave calculation done stage. Recommend to use it after
+ *  software finishes reading DMA's output buffer.
+ */
+#define AES_DMA_EXIT    (BIT(0))
+#define AES_DMA_EXIT_M  (AES_DMA_EXIT_V << AES_DMA_EXIT_S)
+#define AES_DMA_EXIT_V  0x00000001U
+#define AES_DMA_EXIT_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/aes_struct.h b/components/soc/esp32c6/include/soc/aes_struct.h
new file mode 100644
index 0000000000..ec092a2e9e
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/aes_struct.h
@@ -0,0 +1,496 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: key register */
+/** Type of key_0 register
+ *  Key material key_0 configure register
+ */
+typedef union {
+    struct {
+        /** key_0 : R/W; bitpos: [31:0]; default: 0;
+         *  This bits stores key_0 that is a part of key material.
+         */
+        uint32_t key_0:32;
+    };
+    uint32_t val;
+} aes_key_0_reg_t;
+
+/** Type of key_1 register
+ *  Key material key_1 configure register
+ */
+typedef union {
+    struct {
+        /** key_1 : R/W; bitpos: [31:0]; default: 0;
+         *  This bits stores key_1 that is a part of key material.
+         */
+        uint32_t key_1:32;
+    };
+    uint32_t val;
+} aes_key_1_reg_t;
+
+/** Type of key_2 register
+ *  Key material key_2 configure register
+ */
+typedef union {
+    struct {
+        /** key_2 : R/W; bitpos: [31:0]; default: 0;
+         *  This bits stores key_2 that is a part of key material.
+         */
+        uint32_t key_2:32;
+    };
+    uint32_t val;
+} aes_key_2_reg_t;
+
+/** Type of key_3 register
+ *  Key material key_3 configure register
+ */
+typedef union {
+    struct {
+        /** key_3 : R/W; bitpos: [31:0]; default: 0;
+         *  This bits stores key_3 that is a part of key material.
+         */
+        uint32_t key_3:32;
+    };
+    uint32_t val;
+} aes_key_3_reg_t;
+
+/** Type of key_4 register
+ *  Key material key_4 configure register
+ */
+typedef union {
+    struct {
+        /** key_4 : R/W; bitpos: [31:0]; default: 0;
+         *  This bits stores key_4 that is a part of key material.
+         */
+        uint32_t key_4:32;
+    };
+    uint32_t val;
+} aes_key_4_reg_t;
+
+/** Type of key_5 register
+ *  Key material key_5 configure register
+ */
+typedef union {
+    struct {
+        /** key_5 : R/W; bitpos: [31:0]; default: 0;
+         *  This bits stores key_5 that is a part of key material.
+         */
+        uint32_t key_5:32;
+    };
+    uint32_t val;
+} aes_key_5_reg_t;
+
+/** Type of key_6 register
+ *  Key material key_6 configure register
+ */
+typedef union {
+    struct {
+        /** key_6 : R/W; bitpos: [31:0]; default: 0;
+         *  This bits stores key_6 that is a part of key material.
+         */
+        uint32_t key_6:32;
+    };
+    uint32_t val;
+} aes_key_6_reg_t;
+
+/** Type of key_7 register
+ *  Key material key_7 configure register
+ */
+typedef union {
+    struct {
+        /** key_7 : R/W; bitpos: [31:0]; default: 0;
+         *  This bits stores key_7 that is a part of key material.
+         */
+        uint32_t key_7:32;
+    };
+    uint32_t val;
+} aes_key_7_reg_t;
+
+
+/** Group: text in register */
+/** Type of text_in_0 register
+ *  source text material text_in_0 configure register
+ */
+typedef union {
+    struct {
+        /** text_in_0 : R/W; bitpos: [31:0]; default: 0;
+         *  This bits stores text_in_0 that is a part of source text material.
+         */
+        uint32_t text_in_0:32;
+    };
+    uint32_t val;
+} aes_text_in_0_reg_t;
+
+/** Type of text_in_1 register
+ *  source text material text_in_1 configure register
+ */
+typedef union {
+    struct {
+        /** text_in_1 : R/W; bitpos: [31:0]; default: 0;
+         *  This bits stores text_in_1 that is a part of source text material.
+         */
+        uint32_t text_in_1:32;
+    };
+    uint32_t val;
+} aes_text_in_1_reg_t;
+
+/** Type of text_in_2 register
+ *  source text material text_in_2 configure register
+ */
+typedef union {
+    struct {
+        /** text_in_2 : R/W; bitpos: [31:0]; default: 0;
+         *  This bits stores text_in_2 that is a part of source text material.
+         */
+        uint32_t text_in_2:32;
+    };
+    uint32_t val;
+} aes_text_in_2_reg_t;
+
+/** Type of text_in_3 register
+ *  source text material text_in_3 configure register
+ */
+typedef union {
+    struct {
+        /** text_in_3 : R/W; bitpos: [31:0]; default: 0;
+         *  This bits stores text_in_3 that is a part of source text material.
+         */
+        uint32_t text_in_3:32;
+    };
+    uint32_t val;
+} aes_text_in_3_reg_t;
+
+
+/** Group: text out register */
+/** Type of text_out_0 register
+ *  result text material text_out_0 configure register
+ */
+typedef union {
+    struct {
+        /** text_out_0 : R/W; bitpos: [31:0]; default: 0;
+         *  This bits stores text_out_0 that is a part of result text material.
+         */
+        uint32_t text_out_0:32;
+    };
+    uint32_t val;
+} aes_text_out_0_reg_t;
+
+/** Type of text_out_1 register
+ *  result text material text_out_1 configure register
+ */
+typedef union {
+    struct {
+        /** text_out_1 : R/W; bitpos: [31:0]; default: 0;
+         *  This bits stores text_out_1 that is a part of result text material.
+         */
+        uint32_t text_out_1:32;
+    };
+    uint32_t val;
+} aes_text_out_1_reg_t;
+
+/** Type of text_out_2 register
+ *  result text material text_out_2 configure register
+ */
+typedef union {
+    struct {
+        /** text_out_2 : R/W; bitpos: [31:0]; default: 0;
+         *  This bits stores text_out_2 that is a part of result text material.
+         */
+        uint32_t text_out_2:32;
+    };
+    uint32_t val;
+} aes_text_out_2_reg_t;
+
+/** Type of text_out_3 register
+ *  result text material text_out_3 configure register
+ */
+typedef union {
+    struct {
+        /** text_out_3 : R/W; bitpos: [31:0]; default: 0;
+         *  This bits stores text_out_3 that is a part of result text material.
+         */
+        uint32_t text_out_3:32;
+    };
+    uint32_t val;
+} aes_text_out_3_reg_t;
+
+
+/** Group: Configuration register */
+/** Type of mode register
+ *  AES Mode register
+ */
+typedef union {
+    struct {
+        /** mode : R/W; bitpos: [2:0]; default: 0;
+         *  This bits decides which one operation mode will be used. 3'd0: AES-EN-128, 3'd1:
+         *  AES-EN-192, 3'd2: AES-EN-256, 3'd4: AES-DE-128, 3'd5: AES-DE-192, 3'd6: AES-DE-256.
+         */
+        uint32_t mode:3;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} aes_mode_reg_t;
+
+/** Type of endian register
+ *  AES Endian configure register
+ */
+typedef union {
+    struct {
+        /** endian : R/W; bitpos: [5:0]; default: 0;
+         *  endian. [1:0] key endian, [3:2] text_in endian or in_stream endian,  [5:4] text_out
+         *  endian or out_stream endian
+         */
+        uint32_t endian:6;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} aes_endian_reg_t;
+
+/** Type of block_mode register
+ *  AES cipher block mode register
+ */
+typedef union {
+    struct {
+        /** block_mode : R/W; bitpos: [2:0]; default: 0;
+         *  Those bits decides which block mode will be used. 0x0: ECB, 0x1: CBC, 0x2: OFB,
+         *  0x3: CTR, 0x4: CFB-8, 0x5: CFB-128, 0x6: GCM, 0x7: reserved.
+         */
+        uint32_t block_mode:3;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} aes_block_mode_reg_t;
+
+/** Type of block_num register
+ *  AES block number register
+ */
+typedef union {
+    struct {
+        /** block_num : R/W; bitpos: [31:0]; default: 0;
+         *  Those bits stores the number of Plaintext/ciphertext block.
+         */
+        uint32_t block_num:32;
+    };
+    uint32_t val;
+} aes_block_num_reg_t;
+
+/** Type of inc_sel register
+ *  Standard incrementing function configure register
+ */
+typedef union {
+    struct {
+        /** inc_sel : R/W; bitpos: [0]; default: 0;
+         *  This bit decides the standard incrementing function. 0: INC32. 1: INC128.
+         */
+        uint32_t inc_sel:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} aes_inc_sel_reg_t;
+
+/** Type of aad_block_num register
+ *  Additional Authential Data block number register
+ */
+typedef union {
+    struct {
+        /** aad_block_num : R/W; bitpos: [31:0]; default: 0;
+         *  Those bits stores the number of AAD block.
+         */
+        uint32_t aad_block_num:32;
+    };
+    uint32_t val;
+} aes_aad_block_num_reg_t;
+
+/** Type of remainder_bit_num register
+ *  AES remainder bit number register
+ */
+typedef union {
+    struct {
+        /** remainder_bit_num : R/W; bitpos: [6:0]; default: 0;
+         *  Those bits stores the number of remainder bit.
+         */
+        uint32_t remainder_bit_num:7;
+        uint32_t reserved_7:25;
+    };
+    uint32_t val;
+} aes_remainder_bit_num_reg_t;
+
+
+/** Group: Control/Status register */
+/** Type of trigger register
+ *  AES trigger register
+ */
+typedef union {
+    struct {
+        /** trigger : WT; bitpos: [0]; default: 0;
+         *  Set this bit to start AES calculation.
+         */
+        uint32_t trigger:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} aes_trigger_reg_t;
+
+/** Type of state register
+ *  AES state register
+ */
+typedef union {
+    struct {
+        /** state : RO; bitpos: [1:0]; default: 0;
+         *  Those bits shows AES status. For typical AES, 0: idle, 1: busy. For DMA-AES, 0:
+         *  idle, 1: busy, 2: calculation_done.
+         */
+        uint32_t state:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} aes_state_reg_t;
+
+/** Type of dma_enable register
+ *  DMA-AES working mode register
+ */
+typedef union {
+    struct {
+        /** dma_enable : R/W; bitpos: [0]; default: 0;
+         *  1'b0: typical AES working mode, 1'b1: DMA-AES working mode.
+         */
+        uint32_t dma_enable:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} aes_dma_enable_reg_t;
+
+/** Type of continue register
+ *  AES continue register
+ */
+typedef union {
+    struct {
+        /** conti : WT; bitpos: [0]; default: 0;
+         *  Set this bit to continue GCM operation.
+         */
+        uint32_t conti:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} aes_continue_reg_t;
+
+/** Type of dma_exit register
+ *  AES-DMA exit config
+ */
+typedef union {
+    struct {
+        /** dma_exit : WT; bitpos: [0]; default: 0;
+         *  Set this register to leave calculation done stage. Recommend to use it after
+         *  software finishes reading DMA's output buffer.
+         */
+        uint32_t dma_exit:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} aes_dma_exit_reg_t;
+
+
+/** Group: memory type */
+
+/** Group: interrupt register */
+/** Type of int_clear register
+ *  AES Interrupt clear register
+ */
+typedef union {
+    struct {
+        /** int_clear : WT; bitpos: [0]; default: 0;
+         *  Set this bit to clear the AES interrupt.
+         */
+        uint32_t int_clear:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} aes_int_clear_reg_t;
+
+/** Type of int_ena register
+ *  AES Interrupt enable register
+ */
+typedef union {
+    struct {
+        /** int_ena : R/W; bitpos: [0]; default: 0;
+         *  Set this bit to enable interrupt that occurs when DMA-AES calculation is done.
+         */
+        uint32_t int_ena:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} aes_int_ena_reg_t;
+
+
+/** Group: Version control register */
+/** Type of date register
+ *  AES version control register
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [29:0]; default: 538513936;
+         *  This bits stores the version information of AES.
+         */
+        uint32_t date:30;
+        uint32_t reserved_30:2;
+    };
+    uint32_t val;
+} aes_date_reg_t;
+
+
+typedef struct aes_dev_t {
+    volatile aes_key_0_reg_t key_0;
+    volatile aes_key_1_reg_t key_1;
+    volatile aes_key_2_reg_t key_2;
+    volatile aes_key_3_reg_t key_3;
+    volatile aes_key_4_reg_t key_4;
+    volatile aes_key_5_reg_t key_5;
+    volatile aes_key_6_reg_t key_6;
+    volatile aes_key_7_reg_t key_7;
+    volatile aes_text_in_0_reg_t text_in_0;
+    volatile aes_text_in_1_reg_t text_in_1;
+    volatile aes_text_in_2_reg_t text_in_2;
+    volatile aes_text_in_3_reg_t text_in_3;
+    volatile aes_text_out_0_reg_t text_out_0;
+    volatile aes_text_out_1_reg_t text_out_1;
+    volatile aes_text_out_2_reg_t text_out_2;
+    volatile aes_text_out_3_reg_t text_out_3;
+    volatile aes_mode_reg_t mode;
+    volatile aes_endian_reg_t endian;
+    volatile aes_trigger_reg_t trigger;
+    volatile aes_state_reg_t state;
+    volatile uint32_t iv[4];
+    volatile uint32_t h[4];
+    volatile uint32_t j0[4];
+    volatile uint32_t t0[4];
+    volatile aes_dma_enable_reg_t dma_enable;
+    volatile aes_block_mode_reg_t block_mode;
+    volatile aes_block_num_reg_t block_num;
+    volatile aes_inc_sel_reg_t inc_sel;
+    volatile aes_aad_block_num_reg_t aad_block_num;
+    volatile aes_remainder_bit_num_reg_t remainder_bit_num;
+    volatile aes_continue_reg_t conti;
+    volatile aes_int_clear_reg_t int_clear;
+    volatile aes_int_ena_reg_t int_ena;
+    volatile aes_date_reg_t date;
+    volatile aes_dma_exit_reg_t dma_exit;
+} aes_dev_t;
+
+extern aes_dev_t AES;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(aes_dev_t) == 0xbc, "Invalid size of aes_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/apb_saradc_reg.h b/components/soc/esp32c6/include/soc/apb_saradc_reg.h
new file mode 100644
index 0000000000..6a5bea4b5c
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/apb_saradc_reg.h
@@ -0,0 +1,884 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** APB_SARADC_CTRL_REG register
+ *  digital saradc configure register
+ */
+#define APB_SARADC_CTRL_REG (DR_REG_APB_SARADC_BASE + 0x0)
+/** APB_SARADC_SARADC_START_FORCE : R/W; bitpos: [0]; default: 0;
+ *  select software enable saradc sample
+ */
+#define APB_SARADC_SARADC_START_FORCE    (BIT(0))
+#define APB_SARADC_SARADC_START_FORCE_M  (APB_SARADC_SARADC_START_FORCE_V << APB_SARADC_SARADC_START_FORCE_S)
+#define APB_SARADC_SARADC_START_FORCE_V  0x00000001U
+#define APB_SARADC_SARADC_START_FORCE_S  0
+/** APB_SARADC_SARADC_START : R/W; bitpos: [1]; default: 0;
+ *  software enable saradc sample
+ */
+#define APB_SARADC_SARADC_START    (BIT(1))
+#define APB_SARADC_SARADC_START_M  (APB_SARADC_SARADC_START_V << APB_SARADC_SARADC_START_S)
+#define APB_SARADC_SARADC_START_V  0x00000001U
+#define APB_SARADC_SARADC_START_S  1
+/** APB_SARADC_SARADC_SAR_CLK_GATED : R/W; bitpos: [6]; default: 1;
+ *  SAR clock gated
+ */
+#define APB_SARADC_SARADC_SAR_CLK_GATED    (BIT(6))
+#define APB_SARADC_SARADC_SAR_CLK_GATED_M  (APB_SARADC_SARADC_SAR_CLK_GATED_V << APB_SARADC_SARADC_SAR_CLK_GATED_S)
+#define APB_SARADC_SARADC_SAR_CLK_GATED_V  0x00000001U
+#define APB_SARADC_SARADC_SAR_CLK_GATED_S  6
+/** APB_SARADC_SARADC_SAR_CLK_DIV : R/W; bitpos: [14:7]; default: 4;
+ *  SAR clock divider
+ */
+#define APB_SARADC_SARADC_SAR_CLK_DIV    0x000000FFU
+#define APB_SARADC_SARADC_SAR_CLK_DIV_M  (APB_SARADC_SARADC_SAR_CLK_DIV_V << APB_SARADC_SARADC_SAR_CLK_DIV_S)
+#define APB_SARADC_SARADC_SAR_CLK_DIV_V  0x000000FFU
+#define APB_SARADC_SARADC_SAR_CLK_DIV_S  7
+/** APB_SARADC_SARADC_SAR_PATT_LEN : R/W; bitpos: [17:15]; default: 7;
+ *  0 ~ 15 means length 1 ~ 16
+ */
+#define APB_SARADC_SARADC_SAR_PATT_LEN    0x00000007U
+#define APB_SARADC_SARADC_SAR_PATT_LEN_M  (APB_SARADC_SARADC_SAR_PATT_LEN_V << APB_SARADC_SARADC_SAR_PATT_LEN_S)
+#define APB_SARADC_SARADC_SAR_PATT_LEN_V  0x00000007U
+#define APB_SARADC_SARADC_SAR_PATT_LEN_S  15
+/** APB_SARADC_SARADC_SAR_PATT_P_CLEAR : R/W; bitpos: [23]; default: 0;
+ *  clear the pointer of pattern table for DIG ADC1 CTRL
+ */
+#define APB_SARADC_SARADC_SAR_PATT_P_CLEAR    (BIT(23))
+#define APB_SARADC_SARADC_SAR_PATT_P_CLEAR_M  (APB_SARADC_SARADC_SAR_PATT_P_CLEAR_V << APB_SARADC_SARADC_SAR_PATT_P_CLEAR_S)
+#define APB_SARADC_SARADC_SAR_PATT_P_CLEAR_V  0x00000001U
+#define APB_SARADC_SARADC_SAR_PATT_P_CLEAR_S  23
+/** APB_SARADC_SARADC_XPD_SAR_FORCE : R/W; bitpos: [28:27]; default: 0;
+ *  force option to xpd sar blocks
+ */
+#define APB_SARADC_SARADC_XPD_SAR_FORCE    0x00000003U
+#define APB_SARADC_SARADC_XPD_SAR_FORCE_M  (APB_SARADC_SARADC_XPD_SAR_FORCE_V << APB_SARADC_SARADC_XPD_SAR_FORCE_S)
+#define APB_SARADC_SARADC_XPD_SAR_FORCE_V  0x00000003U
+#define APB_SARADC_SARADC_XPD_SAR_FORCE_S  27
+/** APB_SARADC_SARADC2_PWDET_DRV : R/W; bitpos: [29]; default: 0;
+ *  enable saradc2 power detect driven func.
+ */
+#define APB_SARADC_SARADC2_PWDET_DRV    (BIT(29))
+#define APB_SARADC_SARADC2_PWDET_DRV_M  (APB_SARADC_SARADC2_PWDET_DRV_V << APB_SARADC_SARADC2_PWDET_DRV_S)
+#define APB_SARADC_SARADC2_PWDET_DRV_V  0x00000001U
+#define APB_SARADC_SARADC2_PWDET_DRV_S  29
+/** APB_SARADC_SARADC_WAIT_ARB_CYCLE : R/W; bitpos: [31:30]; default: 1;
+ *  wait arbit signal stable after sar_done
+ */
+#define APB_SARADC_SARADC_WAIT_ARB_CYCLE    0x00000003U
+#define APB_SARADC_SARADC_WAIT_ARB_CYCLE_M  (APB_SARADC_SARADC_WAIT_ARB_CYCLE_V << APB_SARADC_SARADC_WAIT_ARB_CYCLE_S)
+#define APB_SARADC_SARADC_WAIT_ARB_CYCLE_V  0x00000003U
+#define APB_SARADC_SARADC_WAIT_ARB_CYCLE_S  30
+
+/** APB_SARADC_CTRL2_REG register
+ *  digital saradc configure register
+ */
+#define APB_SARADC_CTRL2_REG (DR_REG_APB_SARADC_BASE + 0x4)
+/** APB_SARADC_SARADC_MEAS_NUM_LIMIT : R/W; bitpos: [0]; default: 0;
+ *  enable max meas num
+ */
+#define APB_SARADC_SARADC_MEAS_NUM_LIMIT    (BIT(0))
+#define APB_SARADC_SARADC_MEAS_NUM_LIMIT_M  (APB_SARADC_SARADC_MEAS_NUM_LIMIT_V << APB_SARADC_SARADC_MEAS_NUM_LIMIT_S)
+#define APB_SARADC_SARADC_MEAS_NUM_LIMIT_V  0x00000001U
+#define APB_SARADC_SARADC_MEAS_NUM_LIMIT_S  0
+/** APB_SARADC_SARADC_MAX_MEAS_NUM : R/W; bitpos: [8:1]; default: 255;
+ *  max conversion number
+ */
+#define APB_SARADC_SARADC_MAX_MEAS_NUM    0x000000FFU
+#define APB_SARADC_SARADC_MAX_MEAS_NUM_M  (APB_SARADC_SARADC_MAX_MEAS_NUM_V << APB_SARADC_SARADC_MAX_MEAS_NUM_S)
+#define APB_SARADC_SARADC_MAX_MEAS_NUM_V  0x000000FFU
+#define APB_SARADC_SARADC_MAX_MEAS_NUM_S  1
+/** APB_SARADC_SARADC_SAR1_INV : R/W; bitpos: [9]; default: 0;
+ *  1: data to DIG ADC1 CTRL is inverted, otherwise not
+ */
+#define APB_SARADC_SARADC_SAR1_INV    (BIT(9))
+#define APB_SARADC_SARADC_SAR1_INV_M  (APB_SARADC_SARADC_SAR1_INV_V << APB_SARADC_SARADC_SAR1_INV_S)
+#define APB_SARADC_SARADC_SAR1_INV_V  0x00000001U
+#define APB_SARADC_SARADC_SAR1_INV_S  9
+/** APB_SARADC_SARADC_SAR2_INV : R/W; bitpos: [10]; default: 0;
+ *  1: data to DIG ADC2 CTRL is inverted, otherwise not
+ */
+#define APB_SARADC_SARADC_SAR2_INV    (BIT(10))
+#define APB_SARADC_SARADC_SAR2_INV_M  (APB_SARADC_SARADC_SAR2_INV_V << APB_SARADC_SARADC_SAR2_INV_S)
+#define APB_SARADC_SARADC_SAR2_INV_V  0x00000001U
+#define APB_SARADC_SARADC_SAR2_INV_S  10
+/** APB_SARADC_SARADC_TIMER_TARGET : R/W; bitpos: [23:12]; default: 10;
+ *  to set saradc timer target
+ */
+#define APB_SARADC_SARADC_TIMER_TARGET    0x00000FFFU
+#define APB_SARADC_SARADC_TIMER_TARGET_M  (APB_SARADC_SARADC_TIMER_TARGET_V << APB_SARADC_SARADC_TIMER_TARGET_S)
+#define APB_SARADC_SARADC_TIMER_TARGET_V  0x00000FFFU
+#define APB_SARADC_SARADC_TIMER_TARGET_S  12
+/** APB_SARADC_SARADC_TIMER_EN : R/W; bitpos: [24]; default: 0;
+ *  to enable saradc timer trigger
+ */
+#define APB_SARADC_SARADC_TIMER_EN    (BIT(24))
+#define APB_SARADC_SARADC_TIMER_EN_M  (APB_SARADC_SARADC_TIMER_EN_V << APB_SARADC_SARADC_TIMER_EN_S)
+#define APB_SARADC_SARADC_TIMER_EN_V  0x00000001U
+#define APB_SARADC_SARADC_TIMER_EN_S  24
+
+/** APB_SARADC_FILTER_CTRL1_REG register
+ *  digital saradc configure register
+ */
+#define APB_SARADC_FILTER_CTRL1_REG (DR_REG_APB_SARADC_BASE + 0x8)
+/** APB_SARADC_APB_SARADC_FILTER_FACTOR1 : R/W; bitpos: [28:26]; default: 0;
+ *  Factor of saradc filter1
+ */
+#define APB_SARADC_APB_SARADC_FILTER_FACTOR1    0x00000007U
+#define APB_SARADC_APB_SARADC_FILTER_FACTOR1_M  (APB_SARADC_APB_SARADC_FILTER_FACTOR1_V << APB_SARADC_APB_SARADC_FILTER_FACTOR1_S)
+#define APB_SARADC_APB_SARADC_FILTER_FACTOR1_V  0x00000007U
+#define APB_SARADC_APB_SARADC_FILTER_FACTOR1_S  26
+/** APB_SARADC_APB_SARADC_FILTER_FACTOR0 : R/W; bitpos: [31:29]; default: 0;
+ *  Factor of saradc filter0
+ */
+#define APB_SARADC_APB_SARADC_FILTER_FACTOR0    0x00000007U
+#define APB_SARADC_APB_SARADC_FILTER_FACTOR0_M  (APB_SARADC_APB_SARADC_FILTER_FACTOR0_V << APB_SARADC_APB_SARADC_FILTER_FACTOR0_S)
+#define APB_SARADC_APB_SARADC_FILTER_FACTOR0_V  0x00000007U
+#define APB_SARADC_APB_SARADC_FILTER_FACTOR0_S  29
+
+/** APB_SARADC_FSM_WAIT_REG register
+ *  digital saradc configure register
+ */
+#define APB_SARADC_FSM_WAIT_REG (DR_REG_APB_SARADC_BASE + 0xc)
+/** APB_SARADC_SARADC_XPD_WAIT : R/W; bitpos: [7:0]; default: 8;
+ *  saradc_xpd_wait
+ */
+#define APB_SARADC_SARADC_XPD_WAIT    0x000000FFU
+#define APB_SARADC_SARADC_XPD_WAIT_M  (APB_SARADC_SARADC_XPD_WAIT_V << APB_SARADC_SARADC_XPD_WAIT_S)
+#define APB_SARADC_SARADC_XPD_WAIT_V  0x000000FFU
+#define APB_SARADC_SARADC_XPD_WAIT_S  0
+/** APB_SARADC_SARADC_RSTB_WAIT : R/W; bitpos: [15:8]; default: 8;
+ *  saradc_rstb_wait
+ */
+#define APB_SARADC_SARADC_RSTB_WAIT    0x000000FFU
+#define APB_SARADC_SARADC_RSTB_WAIT_M  (APB_SARADC_SARADC_RSTB_WAIT_V << APB_SARADC_SARADC_RSTB_WAIT_S)
+#define APB_SARADC_SARADC_RSTB_WAIT_V  0x000000FFU
+#define APB_SARADC_SARADC_RSTB_WAIT_S  8
+/** APB_SARADC_SARADC_STANDBY_WAIT : R/W; bitpos: [23:16]; default: 255;
+ *  saradc_standby_wait
+ */
+#define APB_SARADC_SARADC_STANDBY_WAIT    0x000000FFU
+#define APB_SARADC_SARADC_STANDBY_WAIT_M  (APB_SARADC_SARADC_STANDBY_WAIT_V << APB_SARADC_SARADC_STANDBY_WAIT_S)
+#define APB_SARADC_SARADC_STANDBY_WAIT_V  0x000000FFU
+#define APB_SARADC_SARADC_STANDBY_WAIT_S  16
+
+/** APB_SARADC_SAR1_STATUS_REG register
+ *  digital saradc configure register
+ */
+#define APB_SARADC_SAR1_STATUS_REG (DR_REG_APB_SARADC_BASE + 0x10)
+/** APB_SARADC_SARADC_SAR1_STATUS : RO; bitpos: [31:0]; default: 536870912;
+ *  saradc1 status about data and channel
+ */
+#define APB_SARADC_SARADC_SAR1_STATUS    0xFFFFFFFFU
+#define APB_SARADC_SARADC_SAR1_STATUS_M  (APB_SARADC_SARADC_SAR1_STATUS_V << APB_SARADC_SARADC_SAR1_STATUS_S)
+#define APB_SARADC_SARADC_SAR1_STATUS_V  0xFFFFFFFFU
+#define APB_SARADC_SARADC_SAR1_STATUS_S  0
+
+/** APB_SARADC_SAR2_STATUS_REG register
+ *  digital saradc configure register
+ */
+#define APB_SARADC_SAR2_STATUS_REG (DR_REG_APB_SARADC_BASE + 0x14)
+/** APB_SARADC_SARADC_SAR2_STATUS : RO; bitpos: [31:0]; default: 536870912;
+ *  saradc2 status about data and channel
+ */
+#define APB_SARADC_SARADC_SAR2_STATUS    0xFFFFFFFFU
+#define APB_SARADC_SARADC_SAR2_STATUS_M  (APB_SARADC_SARADC_SAR2_STATUS_V << APB_SARADC_SARADC_SAR2_STATUS_S)
+#define APB_SARADC_SARADC_SAR2_STATUS_V  0xFFFFFFFFU
+#define APB_SARADC_SARADC_SAR2_STATUS_S  0
+
+/** APB_SARADC_SAR_PATT_TAB1_REG register
+ *  digital saradc configure register
+ */
+#define APB_SARADC_SAR_PATT_TAB1_REG (DR_REG_APB_SARADC_BASE + 0x18)
+/** APB_SARADC_SARADC_SAR_PATT_TAB1 : R/W; bitpos: [23:0]; default: 16777215;
+ *  item 0 ~ 3 for pattern table 1 (each item one byte)
+ */
+#define APB_SARADC_SARADC_SAR_PATT_TAB1    0x00FFFFFFU
+#define APB_SARADC_SARADC_SAR_PATT_TAB1_M  (APB_SARADC_SARADC_SAR_PATT_TAB1_V << APB_SARADC_SARADC_SAR_PATT_TAB1_S)
+#define APB_SARADC_SARADC_SAR_PATT_TAB1_V  0x00FFFFFFU
+#define APB_SARADC_SARADC_SAR_PATT_TAB1_S  0
+
+/** APB_SARADC_SAR_PATT_TAB2_REG register
+ *  digital saradc configure register
+ */
+#define APB_SARADC_SAR_PATT_TAB2_REG (DR_REG_APB_SARADC_BASE + 0x1c)
+/** APB_SARADC_SARADC_SAR_PATT_TAB2 : R/W; bitpos: [23:0]; default: 16777215;
+ *  Item 4 ~ 7 for pattern table 1 (each item one byte)
+ */
+#define APB_SARADC_SARADC_SAR_PATT_TAB2    0x00FFFFFFU
+#define APB_SARADC_SARADC_SAR_PATT_TAB2_M  (APB_SARADC_SARADC_SAR_PATT_TAB2_V << APB_SARADC_SARADC_SAR_PATT_TAB2_S)
+#define APB_SARADC_SARADC_SAR_PATT_TAB2_V  0x00FFFFFFU
+#define APB_SARADC_SARADC_SAR_PATT_TAB2_S  0
+
+/** APB_SARADC_ONETIME_SAMPLE_REG register
+ *  digital saradc configure register
+ */
+#define APB_SARADC_ONETIME_SAMPLE_REG (DR_REG_APB_SARADC_BASE + 0x20)
+/** APB_SARADC_SARADC_ONETIME_ATTEN : R/W; bitpos: [24:23]; default: 0;
+ *  configure onetime atten
+ */
+#define APB_SARADC_SARADC_ONETIME_ATTEN    0x00000003U
+#define APB_SARADC_SARADC_ONETIME_ATTEN_M  (APB_SARADC_SARADC_ONETIME_ATTEN_V << APB_SARADC_SARADC_ONETIME_ATTEN_S)
+#define APB_SARADC_SARADC_ONETIME_ATTEN_V  0x00000003U
+#define APB_SARADC_SARADC_ONETIME_ATTEN_S  23
+/** APB_SARADC_SARADC_ONETIME_CHANNEL : R/W; bitpos: [28:25]; default: 13;
+ *  configure onetime channel
+ */
+#define APB_SARADC_SARADC_ONETIME_CHANNEL    0x0000000FU
+#define APB_SARADC_SARADC_ONETIME_CHANNEL_M  (APB_SARADC_SARADC_ONETIME_CHANNEL_V << APB_SARADC_SARADC_ONETIME_CHANNEL_S)
+#define APB_SARADC_SARADC_ONETIME_CHANNEL_V  0x0000000FU
+#define APB_SARADC_SARADC_ONETIME_CHANNEL_S  25
+/** APB_SARADC_SARADC_ONETIME_START : R/W; bitpos: [29]; default: 0;
+ *  trigger adc onetime sample
+ */
+#define APB_SARADC_SARADC_ONETIME_START    (BIT(29))
+#define APB_SARADC_SARADC_ONETIME_START_M  (APB_SARADC_SARADC_ONETIME_START_V << APB_SARADC_SARADC_ONETIME_START_S)
+#define APB_SARADC_SARADC_ONETIME_START_V  0x00000001U
+#define APB_SARADC_SARADC_ONETIME_START_S  29
+/** APB_SARADC_SARADC2_ONETIME_SAMPLE : R/W; bitpos: [30]; default: 0;
+ *  enable adc2 onetime sample
+ */
+#define APB_SARADC_SARADC2_ONETIME_SAMPLE    (BIT(30))
+#define APB_SARADC_SARADC2_ONETIME_SAMPLE_M  (APB_SARADC_SARADC2_ONETIME_SAMPLE_V << APB_SARADC_SARADC2_ONETIME_SAMPLE_S)
+#define APB_SARADC_SARADC2_ONETIME_SAMPLE_V  0x00000001U
+#define APB_SARADC_SARADC2_ONETIME_SAMPLE_S  30
+/** APB_SARADC_SARADC1_ONETIME_SAMPLE : R/W; bitpos: [31]; default: 0;
+ *  enable adc1 onetime sample
+ */
+#define APB_SARADC_SARADC1_ONETIME_SAMPLE    (BIT(31))
+#define APB_SARADC_SARADC1_ONETIME_SAMPLE_M  (APB_SARADC_SARADC1_ONETIME_SAMPLE_V << APB_SARADC_SARADC1_ONETIME_SAMPLE_S)
+#define APB_SARADC_SARADC1_ONETIME_SAMPLE_V  0x00000001U
+#define APB_SARADC_SARADC1_ONETIME_SAMPLE_S  31
+
+/** APB_SARADC_ARB_CTRL_REG register
+ *  digital saradc configure register
+ */
+#define APB_SARADC_ARB_CTRL_REG (DR_REG_APB_SARADC_BASE + 0x24)
+/** APB_SARADC_ADC_ARB_APB_FORCE : R/W; bitpos: [2]; default: 0;
+ *  adc2 arbiter force to enableapb controller
+ */
+#define APB_SARADC_ADC_ARB_APB_FORCE    (BIT(2))
+#define APB_SARADC_ADC_ARB_APB_FORCE_M  (APB_SARADC_ADC_ARB_APB_FORCE_V << APB_SARADC_ADC_ARB_APB_FORCE_S)
+#define APB_SARADC_ADC_ARB_APB_FORCE_V  0x00000001U
+#define APB_SARADC_ADC_ARB_APB_FORCE_S  2
+/** APB_SARADC_ADC_ARB_RTC_FORCE : R/W; bitpos: [3]; default: 0;
+ *  adc2 arbiter force to enable rtc controller
+ */
+#define APB_SARADC_ADC_ARB_RTC_FORCE    (BIT(3))
+#define APB_SARADC_ADC_ARB_RTC_FORCE_M  (APB_SARADC_ADC_ARB_RTC_FORCE_V << APB_SARADC_ADC_ARB_RTC_FORCE_S)
+#define APB_SARADC_ADC_ARB_RTC_FORCE_V  0x00000001U
+#define APB_SARADC_ADC_ARB_RTC_FORCE_S  3
+/** APB_SARADC_ADC_ARB_WIFI_FORCE : R/W; bitpos: [4]; default: 0;
+ *  adc2 arbiter force to enable wifi controller
+ */
+#define APB_SARADC_ADC_ARB_WIFI_FORCE    (BIT(4))
+#define APB_SARADC_ADC_ARB_WIFI_FORCE_M  (APB_SARADC_ADC_ARB_WIFI_FORCE_V << APB_SARADC_ADC_ARB_WIFI_FORCE_S)
+#define APB_SARADC_ADC_ARB_WIFI_FORCE_V  0x00000001U
+#define APB_SARADC_ADC_ARB_WIFI_FORCE_S  4
+/** APB_SARADC_ADC_ARB_GRANT_FORCE : R/W; bitpos: [5]; default: 0;
+ *  adc2 arbiter force grant
+ */
+#define APB_SARADC_ADC_ARB_GRANT_FORCE    (BIT(5))
+#define APB_SARADC_ADC_ARB_GRANT_FORCE_M  (APB_SARADC_ADC_ARB_GRANT_FORCE_V << APB_SARADC_ADC_ARB_GRANT_FORCE_S)
+#define APB_SARADC_ADC_ARB_GRANT_FORCE_V  0x00000001U
+#define APB_SARADC_ADC_ARB_GRANT_FORCE_S  5
+/** APB_SARADC_ADC_ARB_APB_PRIORITY : R/W; bitpos: [7:6]; default: 0;
+ *  Set adc2 arbiterapb priority
+ */
+#define APB_SARADC_ADC_ARB_APB_PRIORITY    0x00000003U
+#define APB_SARADC_ADC_ARB_APB_PRIORITY_M  (APB_SARADC_ADC_ARB_APB_PRIORITY_V << APB_SARADC_ADC_ARB_APB_PRIORITY_S)
+#define APB_SARADC_ADC_ARB_APB_PRIORITY_V  0x00000003U
+#define APB_SARADC_ADC_ARB_APB_PRIORITY_S  6
+/** APB_SARADC_ADC_ARB_RTC_PRIORITY : R/W; bitpos: [9:8]; default: 1;
+ *  Set adc2 arbiter rtc priority
+ */
+#define APB_SARADC_ADC_ARB_RTC_PRIORITY    0x00000003U
+#define APB_SARADC_ADC_ARB_RTC_PRIORITY_M  (APB_SARADC_ADC_ARB_RTC_PRIORITY_V << APB_SARADC_ADC_ARB_RTC_PRIORITY_S)
+#define APB_SARADC_ADC_ARB_RTC_PRIORITY_V  0x00000003U
+#define APB_SARADC_ADC_ARB_RTC_PRIORITY_S  8
+/** APB_SARADC_ADC_ARB_WIFI_PRIORITY : R/W; bitpos: [11:10]; default: 2;
+ *  Set adc2 arbiter wifi priority
+ */
+#define APB_SARADC_ADC_ARB_WIFI_PRIORITY    0x00000003U
+#define APB_SARADC_ADC_ARB_WIFI_PRIORITY_M  (APB_SARADC_ADC_ARB_WIFI_PRIORITY_V << APB_SARADC_ADC_ARB_WIFI_PRIORITY_S)
+#define APB_SARADC_ADC_ARB_WIFI_PRIORITY_V  0x00000003U
+#define APB_SARADC_ADC_ARB_WIFI_PRIORITY_S  10
+/** APB_SARADC_ADC_ARB_FIX_PRIORITY : R/W; bitpos: [12]; default: 0;
+ *  adc2 arbiter uses fixed priority
+ */
+#define APB_SARADC_ADC_ARB_FIX_PRIORITY    (BIT(12))
+#define APB_SARADC_ADC_ARB_FIX_PRIORITY_M  (APB_SARADC_ADC_ARB_FIX_PRIORITY_V << APB_SARADC_ADC_ARB_FIX_PRIORITY_S)
+#define APB_SARADC_ADC_ARB_FIX_PRIORITY_V  0x00000001U
+#define APB_SARADC_ADC_ARB_FIX_PRIORITY_S  12
+
+/** APB_SARADC_FILTER_CTRL0_REG register
+ *  digital saradc configure register
+ */
+#define APB_SARADC_FILTER_CTRL0_REG (DR_REG_APB_SARADC_BASE + 0x28)
+/** APB_SARADC_APB_SARADC_FILTER_CHANNEL1 : R/W; bitpos: [21:18]; default: 13;
+ *  configure filter1 to adc channel
+ */
+#define APB_SARADC_APB_SARADC_FILTER_CHANNEL1    0x0000000FU
+#define APB_SARADC_APB_SARADC_FILTER_CHANNEL1_M  (APB_SARADC_APB_SARADC_FILTER_CHANNEL1_V << APB_SARADC_APB_SARADC_FILTER_CHANNEL1_S)
+#define APB_SARADC_APB_SARADC_FILTER_CHANNEL1_V  0x0000000FU
+#define APB_SARADC_APB_SARADC_FILTER_CHANNEL1_S  18
+/** APB_SARADC_APB_SARADC_FILTER_CHANNEL0 : R/W; bitpos: [25:22]; default: 13;
+ *  configure filter0 to adc channel
+ */
+#define APB_SARADC_APB_SARADC_FILTER_CHANNEL0    0x0000000FU
+#define APB_SARADC_APB_SARADC_FILTER_CHANNEL0_M  (APB_SARADC_APB_SARADC_FILTER_CHANNEL0_V << APB_SARADC_APB_SARADC_FILTER_CHANNEL0_S)
+#define APB_SARADC_APB_SARADC_FILTER_CHANNEL0_V  0x0000000FU
+#define APB_SARADC_APB_SARADC_FILTER_CHANNEL0_S  22
+/** APB_SARADC_APB_SARADC_FILTER_RESET : R/W; bitpos: [31]; default: 0;
+ *  enable apb_adc1_filter
+ */
+#define APB_SARADC_APB_SARADC_FILTER_RESET    (BIT(31))
+#define APB_SARADC_APB_SARADC_FILTER_RESET_M  (APB_SARADC_APB_SARADC_FILTER_RESET_V << APB_SARADC_APB_SARADC_FILTER_RESET_S)
+#define APB_SARADC_APB_SARADC_FILTER_RESET_V  0x00000001U
+#define APB_SARADC_APB_SARADC_FILTER_RESET_S  31
+
+/** APB_SARADC_SAR1DATA_STATUS_REG register
+ *  digital saradc configure register
+ */
+#define APB_SARADC_SAR1DATA_STATUS_REG (DR_REG_APB_SARADC_BASE + 0x2c)
+/** APB_SARADC_APB_SARADC1_DATA : RO; bitpos: [16:0]; default: 0;
+ *  saradc1 data
+ */
+#define APB_SARADC_APB_SARADC1_DATA    0x0001FFFFU
+#define APB_SARADC_APB_SARADC1_DATA_M  (APB_SARADC_APB_SARADC1_DATA_V << APB_SARADC_APB_SARADC1_DATA_S)
+#define APB_SARADC_APB_SARADC1_DATA_V  0x0001FFFFU
+#define APB_SARADC_APB_SARADC1_DATA_S  0
+
+/** APB_SARADC_SAR2DATA_STATUS_REG register
+ *  digital saradc configure register
+ */
+#define APB_SARADC_SAR2DATA_STATUS_REG (DR_REG_APB_SARADC_BASE + 0x30)
+/** APB_SARADC_APB_SARADC2_DATA : RO; bitpos: [16:0]; default: 0;
+ *  saradc2 data
+ */
+#define APB_SARADC_APB_SARADC2_DATA    0x0001FFFFU
+#define APB_SARADC_APB_SARADC2_DATA_M  (APB_SARADC_APB_SARADC2_DATA_V << APB_SARADC_APB_SARADC2_DATA_S)
+#define APB_SARADC_APB_SARADC2_DATA_V  0x0001FFFFU
+#define APB_SARADC_APB_SARADC2_DATA_S  0
+
+/** APB_SARADC_THRES0_CTRL_REG register
+ *  digital saradc configure register
+ */
+#define APB_SARADC_THRES0_CTRL_REG (DR_REG_APB_SARADC_BASE + 0x34)
+/** APB_SARADC_APB_SARADC_THRES0_CHANNEL : R/W; bitpos: [3:0]; default: 13;
+ *  configure thres0 to adc channel
+ */
+#define APB_SARADC_APB_SARADC_THRES0_CHANNEL    0x0000000FU
+#define APB_SARADC_APB_SARADC_THRES0_CHANNEL_M  (APB_SARADC_APB_SARADC_THRES0_CHANNEL_V << APB_SARADC_APB_SARADC_THRES0_CHANNEL_S)
+#define APB_SARADC_APB_SARADC_THRES0_CHANNEL_V  0x0000000FU
+#define APB_SARADC_APB_SARADC_THRES0_CHANNEL_S  0
+/** APB_SARADC_APB_SARADC_THRES0_HIGH : R/W; bitpos: [17:5]; default: 8191;
+ *  saradc thres0 monitor thres
+ */
+#define APB_SARADC_APB_SARADC_THRES0_HIGH    0x00001FFFU
+#define APB_SARADC_APB_SARADC_THRES0_HIGH_M  (APB_SARADC_APB_SARADC_THRES0_HIGH_V << APB_SARADC_APB_SARADC_THRES0_HIGH_S)
+#define APB_SARADC_APB_SARADC_THRES0_HIGH_V  0x00001FFFU
+#define APB_SARADC_APB_SARADC_THRES0_HIGH_S  5
+/** APB_SARADC_APB_SARADC_THRES0_LOW : R/W; bitpos: [30:18]; default: 0;
+ *  saradc thres0 monitor thres
+ */
+#define APB_SARADC_APB_SARADC_THRES0_LOW    0x00001FFFU
+#define APB_SARADC_APB_SARADC_THRES0_LOW_M  (APB_SARADC_APB_SARADC_THRES0_LOW_V << APB_SARADC_APB_SARADC_THRES0_LOW_S)
+#define APB_SARADC_APB_SARADC_THRES0_LOW_V  0x00001FFFU
+#define APB_SARADC_APB_SARADC_THRES0_LOW_S  18
+
+/** APB_SARADC_THRES1_CTRL_REG register
+ *  digital saradc configure register
+ */
+#define APB_SARADC_THRES1_CTRL_REG (DR_REG_APB_SARADC_BASE + 0x38)
+/** APB_SARADC_APB_SARADC_THRES1_CHANNEL : R/W; bitpos: [3:0]; default: 13;
+ *  configure thres1 to adc channel
+ */
+#define APB_SARADC_APB_SARADC_THRES1_CHANNEL    0x0000000FU
+#define APB_SARADC_APB_SARADC_THRES1_CHANNEL_M  (APB_SARADC_APB_SARADC_THRES1_CHANNEL_V << APB_SARADC_APB_SARADC_THRES1_CHANNEL_S)
+#define APB_SARADC_APB_SARADC_THRES1_CHANNEL_V  0x0000000FU
+#define APB_SARADC_APB_SARADC_THRES1_CHANNEL_S  0
+/** APB_SARADC_APB_SARADC_THRES1_HIGH : R/W; bitpos: [17:5]; default: 8191;
+ *  saradc thres1 monitor thres
+ */
+#define APB_SARADC_APB_SARADC_THRES1_HIGH    0x00001FFFU
+#define APB_SARADC_APB_SARADC_THRES1_HIGH_M  (APB_SARADC_APB_SARADC_THRES1_HIGH_V << APB_SARADC_APB_SARADC_THRES1_HIGH_S)
+#define APB_SARADC_APB_SARADC_THRES1_HIGH_V  0x00001FFFU
+#define APB_SARADC_APB_SARADC_THRES1_HIGH_S  5
+/** APB_SARADC_APB_SARADC_THRES1_LOW : R/W; bitpos: [30:18]; default: 0;
+ *  saradc thres1 monitor thres
+ */
+#define APB_SARADC_APB_SARADC_THRES1_LOW    0x00001FFFU
+#define APB_SARADC_APB_SARADC_THRES1_LOW_M  (APB_SARADC_APB_SARADC_THRES1_LOW_V << APB_SARADC_APB_SARADC_THRES1_LOW_S)
+#define APB_SARADC_APB_SARADC_THRES1_LOW_V  0x00001FFFU
+#define APB_SARADC_APB_SARADC_THRES1_LOW_S  18
+
+/** APB_SARADC_THRES_CTRL_REG register
+ *  digital saradc configure register
+ */
+#define APB_SARADC_THRES_CTRL_REG (DR_REG_APB_SARADC_BASE + 0x3c)
+/** APB_SARADC_APB_SARADC_THRES_ALL_EN : R/W; bitpos: [27]; default: 0;
+ *  enable thres to all channel
+ */
+#define APB_SARADC_APB_SARADC_THRES_ALL_EN    (BIT(27))
+#define APB_SARADC_APB_SARADC_THRES_ALL_EN_M  (APB_SARADC_APB_SARADC_THRES_ALL_EN_V << APB_SARADC_APB_SARADC_THRES_ALL_EN_S)
+#define APB_SARADC_APB_SARADC_THRES_ALL_EN_V  0x00000001U
+#define APB_SARADC_APB_SARADC_THRES_ALL_EN_S  27
+/** APB_SARADC_APB_SARADC_THRES1_EN : R/W; bitpos: [30]; default: 0;
+ *  enable thres1
+ */
+#define APB_SARADC_APB_SARADC_THRES1_EN    (BIT(30))
+#define APB_SARADC_APB_SARADC_THRES1_EN_M  (APB_SARADC_APB_SARADC_THRES1_EN_V << APB_SARADC_APB_SARADC_THRES1_EN_S)
+#define APB_SARADC_APB_SARADC_THRES1_EN_V  0x00000001U
+#define APB_SARADC_APB_SARADC_THRES1_EN_S  30
+/** APB_SARADC_APB_SARADC_THRES0_EN : R/W; bitpos: [31]; default: 0;
+ *  enable thres0
+ */
+#define APB_SARADC_APB_SARADC_THRES0_EN    (BIT(31))
+#define APB_SARADC_APB_SARADC_THRES0_EN_M  (APB_SARADC_APB_SARADC_THRES0_EN_V << APB_SARADC_APB_SARADC_THRES0_EN_S)
+#define APB_SARADC_APB_SARADC_THRES0_EN_V  0x00000001U
+#define APB_SARADC_APB_SARADC_THRES0_EN_S  31
+
+/** APB_SARADC_INT_ENA_REG register
+ *  digital saradc int register
+ */
+#define APB_SARADC_INT_ENA_REG (DR_REG_APB_SARADC_BASE + 0x40)
+/** APB_SARADC_APB_SARADC_TSENS_INT_ENA : R/W; bitpos: [25]; default: 0;
+ *  tsens low  interrupt enable
+ */
+#define APB_SARADC_APB_SARADC_TSENS_INT_ENA    (BIT(25))
+#define APB_SARADC_APB_SARADC_TSENS_INT_ENA_M  (APB_SARADC_APB_SARADC_TSENS_INT_ENA_V << APB_SARADC_APB_SARADC_TSENS_INT_ENA_S)
+#define APB_SARADC_APB_SARADC_TSENS_INT_ENA_V  0x00000001U
+#define APB_SARADC_APB_SARADC_TSENS_INT_ENA_S  25
+/** APB_SARADC_APB_SARADC_THRES1_LOW_INT_ENA : R/W; bitpos: [26]; default: 0;
+ *  saradc thres1 low  interrupt enable
+ */
+#define APB_SARADC_APB_SARADC_THRES1_LOW_INT_ENA    (BIT(26))
+#define APB_SARADC_APB_SARADC_THRES1_LOW_INT_ENA_M  (APB_SARADC_APB_SARADC_THRES1_LOW_INT_ENA_V << APB_SARADC_APB_SARADC_THRES1_LOW_INT_ENA_S)
+#define APB_SARADC_APB_SARADC_THRES1_LOW_INT_ENA_V  0x00000001U
+#define APB_SARADC_APB_SARADC_THRES1_LOW_INT_ENA_S  26
+/** APB_SARADC_APB_SARADC_THRES0_LOW_INT_ENA : R/W; bitpos: [27]; default: 0;
+ *  saradc thres0 low interrupt enable
+ */
+#define APB_SARADC_APB_SARADC_THRES0_LOW_INT_ENA    (BIT(27))
+#define APB_SARADC_APB_SARADC_THRES0_LOW_INT_ENA_M  (APB_SARADC_APB_SARADC_THRES0_LOW_INT_ENA_V << APB_SARADC_APB_SARADC_THRES0_LOW_INT_ENA_S)
+#define APB_SARADC_APB_SARADC_THRES0_LOW_INT_ENA_V  0x00000001U
+#define APB_SARADC_APB_SARADC_THRES0_LOW_INT_ENA_S  27
+/** APB_SARADC_APB_SARADC_THRES1_HIGH_INT_ENA : R/W; bitpos: [28]; default: 0;
+ *  saradc thres1 high interrupt enable
+ */
+#define APB_SARADC_APB_SARADC_THRES1_HIGH_INT_ENA    (BIT(28))
+#define APB_SARADC_APB_SARADC_THRES1_HIGH_INT_ENA_M  (APB_SARADC_APB_SARADC_THRES1_HIGH_INT_ENA_V << APB_SARADC_APB_SARADC_THRES1_HIGH_INT_ENA_S)
+#define APB_SARADC_APB_SARADC_THRES1_HIGH_INT_ENA_V  0x00000001U
+#define APB_SARADC_APB_SARADC_THRES1_HIGH_INT_ENA_S  28
+/** APB_SARADC_APB_SARADC_THRES0_HIGH_INT_ENA : R/W; bitpos: [29]; default: 0;
+ *  saradc thres0 high interrupt enable
+ */
+#define APB_SARADC_APB_SARADC_THRES0_HIGH_INT_ENA    (BIT(29))
+#define APB_SARADC_APB_SARADC_THRES0_HIGH_INT_ENA_M  (APB_SARADC_APB_SARADC_THRES0_HIGH_INT_ENA_V << APB_SARADC_APB_SARADC_THRES0_HIGH_INT_ENA_S)
+#define APB_SARADC_APB_SARADC_THRES0_HIGH_INT_ENA_V  0x00000001U
+#define APB_SARADC_APB_SARADC_THRES0_HIGH_INT_ENA_S  29
+/** APB_SARADC_APB_SARADC2_DONE_INT_ENA : R/W; bitpos: [30]; default: 0;
+ *  saradc2 done interrupt enable
+ */
+#define APB_SARADC_APB_SARADC2_DONE_INT_ENA    (BIT(30))
+#define APB_SARADC_APB_SARADC2_DONE_INT_ENA_M  (APB_SARADC_APB_SARADC2_DONE_INT_ENA_V << APB_SARADC_APB_SARADC2_DONE_INT_ENA_S)
+#define APB_SARADC_APB_SARADC2_DONE_INT_ENA_V  0x00000001U
+#define APB_SARADC_APB_SARADC2_DONE_INT_ENA_S  30
+/** APB_SARADC_APB_SARADC1_DONE_INT_ENA : R/W; bitpos: [31]; default: 0;
+ *  saradc1 done interrupt enable
+ */
+#define APB_SARADC_APB_SARADC1_DONE_INT_ENA    (BIT(31))
+#define APB_SARADC_APB_SARADC1_DONE_INT_ENA_M  (APB_SARADC_APB_SARADC1_DONE_INT_ENA_V << APB_SARADC_APB_SARADC1_DONE_INT_ENA_S)
+#define APB_SARADC_APB_SARADC1_DONE_INT_ENA_V  0x00000001U
+#define APB_SARADC_APB_SARADC1_DONE_INT_ENA_S  31
+
+/** APB_SARADC_INT_RAW_REG register
+ *  digital saradc int register
+ */
+#define APB_SARADC_INT_RAW_REG (DR_REG_APB_SARADC_BASE + 0x44)
+/** APB_SARADC_APB_SARADC_TSENS_INT_RAW : R/WTC/SS; bitpos: [25]; default: 0;
+ *  saradc tsens  interrupt raw
+ */
+#define APB_SARADC_APB_SARADC_TSENS_INT_RAW    (BIT(25))
+#define APB_SARADC_APB_SARADC_TSENS_INT_RAW_M  (APB_SARADC_APB_SARADC_TSENS_INT_RAW_V << APB_SARADC_APB_SARADC_TSENS_INT_RAW_S)
+#define APB_SARADC_APB_SARADC_TSENS_INT_RAW_V  0x00000001U
+#define APB_SARADC_APB_SARADC_TSENS_INT_RAW_S  25
+/** APB_SARADC_APB_SARADC_THRES1_LOW_INT_RAW : R/WTC/SS; bitpos: [26]; default: 0;
+ *  saradc thres1 low  interrupt raw
+ */
+#define APB_SARADC_APB_SARADC_THRES1_LOW_INT_RAW    (BIT(26))
+#define APB_SARADC_APB_SARADC_THRES1_LOW_INT_RAW_M  (APB_SARADC_APB_SARADC_THRES1_LOW_INT_RAW_V << APB_SARADC_APB_SARADC_THRES1_LOW_INT_RAW_S)
+#define APB_SARADC_APB_SARADC_THRES1_LOW_INT_RAW_V  0x00000001U
+#define APB_SARADC_APB_SARADC_THRES1_LOW_INT_RAW_S  26
+/** APB_SARADC_APB_SARADC_THRES0_LOW_INT_RAW : R/WTC/SS; bitpos: [27]; default: 0;
+ *  saradc thres0 low interrupt raw
+ */
+#define APB_SARADC_APB_SARADC_THRES0_LOW_INT_RAW    (BIT(27))
+#define APB_SARADC_APB_SARADC_THRES0_LOW_INT_RAW_M  (APB_SARADC_APB_SARADC_THRES0_LOW_INT_RAW_V << APB_SARADC_APB_SARADC_THRES0_LOW_INT_RAW_S)
+#define APB_SARADC_APB_SARADC_THRES0_LOW_INT_RAW_V  0x00000001U
+#define APB_SARADC_APB_SARADC_THRES0_LOW_INT_RAW_S  27
+/** APB_SARADC_APB_SARADC_THRES1_HIGH_INT_RAW : R/WTC/SS; bitpos: [28]; default: 0;
+ *  saradc thres1 high interrupt raw
+ */
+#define APB_SARADC_APB_SARADC_THRES1_HIGH_INT_RAW    (BIT(28))
+#define APB_SARADC_APB_SARADC_THRES1_HIGH_INT_RAW_M  (APB_SARADC_APB_SARADC_THRES1_HIGH_INT_RAW_V << APB_SARADC_APB_SARADC_THRES1_HIGH_INT_RAW_S)
+#define APB_SARADC_APB_SARADC_THRES1_HIGH_INT_RAW_V  0x00000001U
+#define APB_SARADC_APB_SARADC_THRES1_HIGH_INT_RAW_S  28
+/** APB_SARADC_APB_SARADC_THRES0_HIGH_INT_RAW : R/WTC/SS; bitpos: [29]; default: 0;
+ *  saradc thres0 high interrupt raw
+ */
+#define APB_SARADC_APB_SARADC_THRES0_HIGH_INT_RAW    (BIT(29))
+#define APB_SARADC_APB_SARADC_THRES0_HIGH_INT_RAW_M  (APB_SARADC_APB_SARADC_THRES0_HIGH_INT_RAW_V << APB_SARADC_APB_SARADC_THRES0_HIGH_INT_RAW_S)
+#define APB_SARADC_APB_SARADC_THRES0_HIGH_INT_RAW_V  0x00000001U
+#define APB_SARADC_APB_SARADC_THRES0_HIGH_INT_RAW_S  29
+/** APB_SARADC_APB_SARADC2_DONE_INT_RAW : R/WTC/SS; bitpos: [30]; default: 0;
+ *  saradc2 done interrupt raw
+ */
+#define APB_SARADC_APB_SARADC2_DONE_INT_RAW    (BIT(30))
+#define APB_SARADC_APB_SARADC2_DONE_INT_RAW_M  (APB_SARADC_APB_SARADC2_DONE_INT_RAW_V << APB_SARADC_APB_SARADC2_DONE_INT_RAW_S)
+#define APB_SARADC_APB_SARADC2_DONE_INT_RAW_V  0x00000001U
+#define APB_SARADC_APB_SARADC2_DONE_INT_RAW_S  30
+/** APB_SARADC_APB_SARADC1_DONE_INT_RAW : R/WTC/SS; bitpos: [31]; default: 0;
+ *  saradc1 done interrupt raw
+ */
+#define APB_SARADC_APB_SARADC1_DONE_INT_RAW    (BIT(31))
+#define APB_SARADC_APB_SARADC1_DONE_INT_RAW_M  (APB_SARADC_APB_SARADC1_DONE_INT_RAW_V << APB_SARADC_APB_SARADC1_DONE_INT_RAW_S)
+#define APB_SARADC_APB_SARADC1_DONE_INT_RAW_V  0x00000001U
+#define APB_SARADC_APB_SARADC1_DONE_INT_RAW_S  31
+
+/** APB_SARADC_INT_ST_REG register
+ *  digital saradc int register
+ */
+#define APB_SARADC_INT_ST_REG (DR_REG_APB_SARADC_BASE + 0x48)
+/** APB_SARADC_APB_SARADC_TSENS_INT_ST : RO; bitpos: [25]; default: 0;
+ *  saradc tsens  interrupt state
+ */
+#define APB_SARADC_APB_SARADC_TSENS_INT_ST    (BIT(25))
+#define APB_SARADC_APB_SARADC_TSENS_INT_ST_M  (APB_SARADC_APB_SARADC_TSENS_INT_ST_V << APB_SARADC_APB_SARADC_TSENS_INT_ST_S)
+#define APB_SARADC_APB_SARADC_TSENS_INT_ST_V  0x00000001U
+#define APB_SARADC_APB_SARADC_TSENS_INT_ST_S  25
+/** APB_SARADC_APB_SARADC_THRES1_LOW_INT_ST : RO; bitpos: [26]; default: 0;
+ *  saradc thres1 low  interrupt state
+ */
+#define APB_SARADC_APB_SARADC_THRES1_LOW_INT_ST    (BIT(26))
+#define APB_SARADC_APB_SARADC_THRES1_LOW_INT_ST_M  (APB_SARADC_APB_SARADC_THRES1_LOW_INT_ST_V << APB_SARADC_APB_SARADC_THRES1_LOW_INT_ST_S)
+#define APB_SARADC_APB_SARADC_THRES1_LOW_INT_ST_V  0x00000001U
+#define APB_SARADC_APB_SARADC_THRES1_LOW_INT_ST_S  26
+/** APB_SARADC_APB_SARADC_THRES0_LOW_INT_ST : RO; bitpos: [27]; default: 0;
+ *  saradc thres0 low interrupt state
+ */
+#define APB_SARADC_APB_SARADC_THRES0_LOW_INT_ST    (BIT(27))
+#define APB_SARADC_APB_SARADC_THRES0_LOW_INT_ST_M  (APB_SARADC_APB_SARADC_THRES0_LOW_INT_ST_V << APB_SARADC_APB_SARADC_THRES0_LOW_INT_ST_S)
+#define APB_SARADC_APB_SARADC_THRES0_LOW_INT_ST_V  0x00000001U
+#define APB_SARADC_APB_SARADC_THRES0_LOW_INT_ST_S  27
+/** APB_SARADC_APB_SARADC_THRES1_HIGH_INT_ST : RO; bitpos: [28]; default: 0;
+ *  saradc thres1 high interrupt state
+ */
+#define APB_SARADC_APB_SARADC_THRES1_HIGH_INT_ST    (BIT(28))
+#define APB_SARADC_APB_SARADC_THRES1_HIGH_INT_ST_M  (APB_SARADC_APB_SARADC_THRES1_HIGH_INT_ST_V << APB_SARADC_APB_SARADC_THRES1_HIGH_INT_ST_S)
+#define APB_SARADC_APB_SARADC_THRES1_HIGH_INT_ST_V  0x00000001U
+#define APB_SARADC_APB_SARADC_THRES1_HIGH_INT_ST_S  28
+/** APB_SARADC_APB_SARADC_THRES0_HIGH_INT_ST : RO; bitpos: [29]; default: 0;
+ *  saradc thres0 high interrupt state
+ */
+#define APB_SARADC_APB_SARADC_THRES0_HIGH_INT_ST    (BIT(29))
+#define APB_SARADC_APB_SARADC_THRES0_HIGH_INT_ST_M  (APB_SARADC_APB_SARADC_THRES0_HIGH_INT_ST_V << APB_SARADC_APB_SARADC_THRES0_HIGH_INT_ST_S)
+#define APB_SARADC_APB_SARADC_THRES0_HIGH_INT_ST_V  0x00000001U
+#define APB_SARADC_APB_SARADC_THRES0_HIGH_INT_ST_S  29
+/** APB_SARADC_APB_SARADC2_DONE_INT_ST : RO; bitpos: [30]; default: 0;
+ *  saradc2 done interrupt state
+ */
+#define APB_SARADC_APB_SARADC2_DONE_INT_ST    (BIT(30))
+#define APB_SARADC_APB_SARADC2_DONE_INT_ST_M  (APB_SARADC_APB_SARADC2_DONE_INT_ST_V << APB_SARADC_APB_SARADC2_DONE_INT_ST_S)
+#define APB_SARADC_APB_SARADC2_DONE_INT_ST_V  0x00000001U
+#define APB_SARADC_APB_SARADC2_DONE_INT_ST_S  30
+/** APB_SARADC_APB_SARADC1_DONE_INT_ST : RO; bitpos: [31]; default: 0;
+ *  saradc1 done interrupt state
+ */
+#define APB_SARADC_APB_SARADC1_DONE_INT_ST    (BIT(31))
+#define APB_SARADC_APB_SARADC1_DONE_INT_ST_M  (APB_SARADC_APB_SARADC1_DONE_INT_ST_V << APB_SARADC_APB_SARADC1_DONE_INT_ST_S)
+#define APB_SARADC_APB_SARADC1_DONE_INT_ST_V  0x00000001U
+#define APB_SARADC_APB_SARADC1_DONE_INT_ST_S  31
+
+/** APB_SARADC_INT_CLR_REG register
+ *  digital saradc int register
+ */
+#define APB_SARADC_INT_CLR_REG (DR_REG_APB_SARADC_BASE + 0x4c)
+/** APB_SARADC_APB_SARADC_TSENS_INT_CLR : WT; bitpos: [25]; default: 0;
+ *  saradc tsens  interrupt clear
+ */
+#define APB_SARADC_APB_SARADC_TSENS_INT_CLR    (BIT(25))
+#define APB_SARADC_APB_SARADC_TSENS_INT_CLR_M  (APB_SARADC_APB_SARADC_TSENS_INT_CLR_V << APB_SARADC_APB_SARADC_TSENS_INT_CLR_S)
+#define APB_SARADC_APB_SARADC_TSENS_INT_CLR_V  0x00000001U
+#define APB_SARADC_APB_SARADC_TSENS_INT_CLR_S  25
+/** APB_SARADC_APB_SARADC_THRES1_LOW_INT_CLR : WT; bitpos: [26]; default: 0;
+ *  saradc thres1 low  interrupt clear
+ */
+#define APB_SARADC_APB_SARADC_THRES1_LOW_INT_CLR    (BIT(26))
+#define APB_SARADC_APB_SARADC_THRES1_LOW_INT_CLR_M  (APB_SARADC_APB_SARADC_THRES1_LOW_INT_CLR_V << APB_SARADC_APB_SARADC_THRES1_LOW_INT_CLR_S)
+#define APB_SARADC_APB_SARADC_THRES1_LOW_INT_CLR_V  0x00000001U
+#define APB_SARADC_APB_SARADC_THRES1_LOW_INT_CLR_S  26
+/** APB_SARADC_APB_SARADC_THRES0_LOW_INT_CLR : WT; bitpos: [27]; default: 0;
+ *  saradc thres0 low interrupt clear
+ */
+#define APB_SARADC_APB_SARADC_THRES0_LOW_INT_CLR    (BIT(27))
+#define APB_SARADC_APB_SARADC_THRES0_LOW_INT_CLR_M  (APB_SARADC_APB_SARADC_THRES0_LOW_INT_CLR_V << APB_SARADC_APB_SARADC_THRES0_LOW_INT_CLR_S)
+#define APB_SARADC_APB_SARADC_THRES0_LOW_INT_CLR_V  0x00000001U
+#define APB_SARADC_APB_SARADC_THRES0_LOW_INT_CLR_S  27
+/** APB_SARADC_APB_SARADC_THRES1_HIGH_INT_CLR : WT; bitpos: [28]; default: 0;
+ *  saradc thres1 high interrupt clear
+ */
+#define APB_SARADC_APB_SARADC_THRES1_HIGH_INT_CLR    (BIT(28))
+#define APB_SARADC_APB_SARADC_THRES1_HIGH_INT_CLR_M  (APB_SARADC_APB_SARADC_THRES1_HIGH_INT_CLR_V << APB_SARADC_APB_SARADC_THRES1_HIGH_INT_CLR_S)
+#define APB_SARADC_APB_SARADC_THRES1_HIGH_INT_CLR_V  0x00000001U
+#define APB_SARADC_APB_SARADC_THRES1_HIGH_INT_CLR_S  28
+/** APB_SARADC_APB_SARADC_THRES0_HIGH_INT_CLR : WT; bitpos: [29]; default: 0;
+ *  saradc thres0 high interrupt clear
+ */
+#define APB_SARADC_APB_SARADC_THRES0_HIGH_INT_CLR    (BIT(29))
+#define APB_SARADC_APB_SARADC_THRES0_HIGH_INT_CLR_M  (APB_SARADC_APB_SARADC_THRES0_HIGH_INT_CLR_V << APB_SARADC_APB_SARADC_THRES0_HIGH_INT_CLR_S)
+#define APB_SARADC_APB_SARADC_THRES0_HIGH_INT_CLR_V  0x00000001U
+#define APB_SARADC_APB_SARADC_THRES0_HIGH_INT_CLR_S  29
+/** APB_SARADC_APB_SARADC2_DONE_INT_CLR : WT; bitpos: [30]; default: 0;
+ *  saradc2 done interrupt clear
+ */
+#define APB_SARADC_APB_SARADC2_DONE_INT_CLR    (BIT(30))
+#define APB_SARADC_APB_SARADC2_DONE_INT_CLR_M  (APB_SARADC_APB_SARADC2_DONE_INT_CLR_V << APB_SARADC_APB_SARADC2_DONE_INT_CLR_S)
+#define APB_SARADC_APB_SARADC2_DONE_INT_CLR_V  0x00000001U
+#define APB_SARADC_APB_SARADC2_DONE_INT_CLR_S  30
+/** APB_SARADC_APB_SARADC1_DONE_INT_CLR : WT; bitpos: [31]; default: 0;
+ *  saradc1 done interrupt clear
+ */
+#define APB_SARADC_APB_SARADC1_DONE_INT_CLR    (BIT(31))
+#define APB_SARADC_APB_SARADC1_DONE_INT_CLR_M  (APB_SARADC_APB_SARADC1_DONE_INT_CLR_V << APB_SARADC_APB_SARADC1_DONE_INT_CLR_S)
+#define APB_SARADC_APB_SARADC1_DONE_INT_CLR_V  0x00000001U
+#define APB_SARADC_APB_SARADC1_DONE_INT_CLR_S  31
+
+/** APB_SARADC_DMA_CONF_REG register
+ *  digital saradc configure register
+ */
+#define APB_SARADC_DMA_CONF_REG (DR_REG_APB_SARADC_BASE + 0x50)
+/** APB_SARADC_APB_ADC_EOF_NUM : R/W; bitpos: [15:0]; default: 255;
+ *  the dma_in_suc_eof gen when sample cnt = spi_eof_num
+ */
+#define APB_SARADC_APB_ADC_EOF_NUM    0x0000FFFFU
+#define APB_SARADC_APB_ADC_EOF_NUM_M  (APB_SARADC_APB_ADC_EOF_NUM_V << APB_SARADC_APB_ADC_EOF_NUM_S)
+#define APB_SARADC_APB_ADC_EOF_NUM_V  0x0000FFFFU
+#define APB_SARADC_APB_ADC_EOF_NUM_S  0
+/** APB_SARADC_APB_ADC_RESET_FSM : R/W; bitpos: [30]; default: 0;
+ *  reset_apb_adc_state
+ */
+#define APB_SARADC_APB_ADC_RESET_FSM    (BIT(30))
+#define APB_SARADC_APB_ADC_RESET_FSM_M  (APB_SARADC_APB_ADC_RESET_FSM_V << APB_SARADC_APB_ADC_RESET_FSM_S)
+#define APB_SARADC_APB_ADC_RESET_FSM_V  0x00000001U
+#define APB_SARADC_APB_ADC_RESET_FSM_S  30
+/** APB_SARADC_APB_ADC_TRANS : R/W; bitpos: [31]; default: 0;
+ *  enable apb_adc use spi_dma
+ */
+#define APB_SARADC_APB_ADC_TRANS    (BIT(31))
+#define APB_SARADC_APB_ADC_TRANS_M  (APB_SARADC_APB_ADC_TRANS_V << APB_SARADC_APB_ADC_TRANS_S)
+#define APB_SARADC_APB_ADC_TRANS_V  0x00000001U
+#define APB_SARADC_APB_ADC_TRANS_S  31
+
+/** APB_SARADC_CLKM_CONF_REG register
+ *  digital saradc configure register
+ */
+#define APB_SARADC_CLKM_CONF_REG (DR_REG_APB_SARADC_BASE + 0x54)
+/** APB_SARADC_CLKM_DIV_NUM : R/W; bitpos: [7:0]; default: 4;
+ *  Integral I2S clock divider value
+ */
+#define APB_SARADC_CLKM_DIV_NUM    0x000000FFU
+#define APB_SARADC_CLKM_DIV_NUM_M  (APB_SARADC_CLKM_DIV_NUM_V << APB_SARADC_CLKM_DIV_NUM_S)
+#define APB_SARADC_CLKM_DIV_NUM_V  0x000000FFU
+#define APB_SARADC_CLKM_DIV_NUM_S  0
+/** APB_SARADC_CLKM_DIV_B : R/W; bitpos: [13:8]; default: 0;
+ *  Fractional clock divider numerator value
+ */
+#define APB_SARADC_CLKM_DIV_B    0x0000003FU
+#define APB_SARADC_CLKM_DIV_B_M  (APB_SARADC_CLKM_DIV_B_V << APB_SARADC_CLKM_DIV_B_S)
+#define APB_SARADC_CLKM_DIV_B_V  0x0000003FU
+#define APB_SARADC_CLKM_DIV_B_S  8
+/** APB_SARADC_CLKM_DIV_A : R/W; bitpos: [19:14]; default: 0;
+ *  Fractional clock divider denominator value
+ */
+#define APB_SARADC_CLKM_DIV_A    0x0000003FU
+#define APB_SARADC_CLKM_DIV_A_M  (APB_SARADC_CLKM_DIV_A_V << APB_SARADC_CLKM_DIV_A_S)
+#define APB_SARADC_CLKM_DIV_A_V  0x0000003FU
+#define APB_SARADC_CLKM_DIV_A_S  14
+/** APB_SARADC_CLK_EN : R/W; bitpos: [20]; default: 0;
+ *  reg clk en
+ */
+#define APB_SARADC_CLK_EN    (BIT(20))
+#define APB_SARADC_CLK_EN_M  (APB_SARADC_CLK_EN_V << APB_SARADC_CLK_EN_S)
+#define APB_SARADC_CLK_EN_V  0x00000001U
+#define APB_SARADC_CLK_EN_S  20
+/** APB_SARADC_CLK_SEL : R/W; bitpos: [22:21]; default: 0;
+ *  Set this bit to enable clk_apll
+ */
+#define APB_SARADC_CLK_SEL    0x00000003U
+#define APB_SARADC_CLK_SEL_M  (APB_SARADC_CLK_SEL_V << APB_SARADC_CLK_SEL_S)
+#define APB_SARADC_CLK_SEL_V  0x00000003U
+#define APB_SARADC_CLK_SEL_S  21
+
+/** APB_SARADC_APB_TSENS_CTRL_REG register
+ *  digital tsens configure register
+ */
+#define APB_SARADC_APB_TSENS_CTRL_REG (DR_REG_APB_SARADC_BASE + 0x58)
+/** APB_SARADC_TSENS_OUT : RO; bitpos: [7:0]; default: 128;
+ *  temperature sensor data out
+ */
+#define APB_SARADC_TSENS_OUT    0x000000FFU
+#define APB_SARADC_TSENS_OUT_M  (APB_SARADC_TSENS_OUT_V << APB_SARADC_TSENS_OUT_S)
+#define APB_SARADC_TSENS_OUT_V  0x000000FFU
+#define APB_SARADC_TSENS_OUT_S  0
+/** APB_SARADC_TSENS_IN_INV : R/W; bitpos: [13]; default: 0;
+ *  invert temperature sensor data
+ */
+#define APB_SARADC_TSENS_IN_INV    (BIT(13))
+#define APB_SARADC_TSENS_IN_INV_M  (APB_SARADC_TSENS_IN_INV_V << APB_SARADC_TSENS_IN_INV_S)
+#define APB_SARADC_TSENS_IN_INV_V  0x00000001U
+#define APB_SARADC_TSENS_IN_INV_S  13
+/** APB_SARADC_TSENS_CLK_DIV : R/W; bitpos: [21:14]; default: 6;
+ *  temperature sensor clock divider
+ */
+#define APB_SARADC_TSENS_CLK_DIV    0x000000FFU
+#define APB_SARADC_TSENS_CLK_DIV_M  (APB_SARADC_TSENS_CLK_DIV_V << APB_SARADC_TSENS_CLK_DIV_S)
+#define APB_SARADC_TSENS_CLK_DIV_V  0x000000FFU
+#define APB_SARADC_TSENS_CLK_DIV_S  14
+/** APB_SARADC_TSENS_PU : R/W; bitpos: [22]; default: 0;
+ *  temperature sensor power up
+ */
+#define APB_SARADC_TSENS_PU    (BIT(22))
+#define APB_SARADC_TSENS_PU_M  (APB_SARADC_TSENS_PU_V << APB_SARADC_TSENS_PU_S)
+#define APB_SARADC_TSENS_PU_V  0x00000001U
+#define APB_SARADC_TSENS_PU_S  22
+
+/** APB_SARADC_TSENS_CTRL2_REG register
+ *  digital tsens configure register
+ */
+#define APB_SARADC_TSENS_CTRL2_REG (DR_REG_APB_SARADC_BASE + 0x5c)
+/** APB_SARADC_TSENS_XPD_WAIT : R/W; bitpos: [11:0]; default: 2;
+ *  the time that power up tsens need wait
+ */
+#define APB_SARADC_TSENS_XPD_WAIT    0x00000FFFU
+#define APB_SARADC_TSENS_XPD_WAIT_M  (APB_SARADC_TSENS_XPD_WAIT_V << APB_SARADC_TSENS_XPD_WAIT_S)
+#define APB_SARADC_TSENS_XPD_WAIT_V  0x00000FFFU
+#define APB_SARADC_TSENS_XPD_WAIT_S  0
+/** APB_SARADC_TSENS_XPD_FORCE : R/W; bitpos: [13:12]; default: 0;
+ *  force power up tsens
+ */
+#define APB_SARADC_TSENS_XPD_FORCE    0x00000003U
+#define APB_SARADC_TSENS_XPD_FORCE_M  (APB_SARADC_TSENS_XPD_FORCE_V << APB_SARADC_TSENS_XPD_FORCE_S)
+#define APB_SARADC_TSENS_XPD_FORCE_V  0x00000003U
+#define APB_SARADC_TSENS_XPD_FORCE_S  12
+/** APB_SARADC_TSENS_CLK_INV : R/W; bitpos: [14]; default: 1;
+ *  inv tsens clk
+ */
+#define APB_SARADC_TSENS_CLK_INV    (BIT(14))
+#define APB_SARADC_TSENS_CLK_INV_M  (APB_SARADC_TSENS_CLK_INV_V << APB_SARADC_TSENS_CLK_INV_S)
+#define APB_SARADC_TSENS_CLK_INV_V  0x00000001U
+#define APB_SARADC_TSENS_CLK_INV_S  14
+/** APB_SARADC_TSENS_CLK_SEL : R/W; bitpos: [15]; default: 0;
+ *  tsens clk select
+ */
+#define APB_SARADC_TSENS_CLK_SEL    (BIT(15))
+#define APB_SARADC_TSENS_CLK_SEL_M  (APB_SARADC_TSENS_CLK_SEL_V << APB_SARADC_TSENS_CLK_SEL_S)
+#define APB_SARADC_TSENS_CLK_SEL_V  0x00000001U
+#define APB_SARADC_TSENS_CLK_SEL_S  15
+
+/** APB_SARADC_CALI_REG register
+ *  digital saradc configure register
+ */
+#define APB_SARADC_CALI_REG (DR_REG_APB_SARADC_BASE + 0x60)
+/** APB_SARADC_APB_SARADC_CALI_CFG : R/W; bitpos: [16:0]; default: 32768;
+ *  saradc cali factor
+ */
+#define APB_SARADC_APB_SARADC_CALI_CFG    0x0001FFFFU
+#define APB_SARADC_APB_SARADC_CALI_CFG_M  (APB_SARADC_APB_SARADC_CALI_CFG_V << APB_SARADC_APB_SARADC_CALI_CFG_S)
+#define APB_SARADC_APB_SARADC_CALI_CFG_V  0x0001FFFFU
+#define APB_SARADC_APB_SARADC_CALI_CFG_S  0
+
+/** APB_TSENS_WAKE_REG register
+ *  digital tsens configure register
+ */
+#define APB_TSENS_WAKE_REG (DR_REG_APB_SARADC_BASE + 0x64)
+/** APB_SARADC_WAKEUP_TH_LOW : R/W; bitpos: [7:0]; default: 0;
+ *  reg_wakeup_th_low
+ */
+#define APB_SARADC_WAKEUP_TH_LOW    0x000000FFU
+#define APB_SARADC_WAKEUP_TH_LOW_M  (APB_SARADC_WAKEUP_TH_LOW_V << APB_SARADC_WAKEUP_TH_LOW_S)
+#define APB_SARADC_WAKEUP_TH_LOW_V  0x000000FFU
+#define APB_SARADC_WAKEUP_TH_LOW_S  0
+/** APB_SARADC_WAKEUP_TH_HIGH : R/W; bitpos: [15:8]; default: 255;
+ *  reg_wakeup_th_high
+ */
+#define APB_SARADC_WAKEUP_TH_HIGH    0x000000FFU
+#define APB_SARADC_WAKEUP_TH_HIGH_M  (APB_SARADC_WAKEUP_TH_HIGH_V << APB_SARADC_WAKEUP_TH_HIGH_S)
+#define APB_SARADC_WAKEUP_TH_HIGH_V  0x000000FFU
+#define APB_SARADC_WAKEUP_TH_HIGH_S  8
+/** APB_SARADC_WAKEUP_OVER_UPPER_TH : RO; bitpos: [16]; default: 0;
+ *  reg_wakeup_over_upper_th
+ */
+#define APB_SARADC_WAKEUP_OVER_UPPER_TH    (BIT(16))
+#define APB_SARADC_WAKEUP_OVER_UPPER_TH_M  (APB_SARADC_WAKEUP_OVER_UPPER_TH_V << APB_SARADC_WAKEUP_OVER_UPPER_TH_S)
+#define APB_SARADC_WAKEUP_OVER_UPPER_TH_V  0x00000001U
+#define APB_SARADC_WAKEUP_OVER_UPPER_TH_S  16
+/** APB_SARADC_WAKEUP_MODE : R/W; bitpos: [17]; default: 0;
+ *  reg_wakeup_mode
+ */
+#define APB_SARADC_WAKEUP_MODE    (BIT(17))
+#define APB_SARADC_WAKEUP_MODE_M  (APB_SARADC_WAKEUP_MODE_V << APB_SARADC_WAKEUP_MODE_S)
+#define APB_SARADC_WAKEUP_MODE_V  0x00000001U
+#define APB_SARADC_WAKEUP_MODE_S  17
+/** APB_SARADC_WAKEUP_EN : R/W; bitpos: [18]; default: 0;
+ *  reg_wakeup_en
+ */
+#define APB_SARADC_WAKEUP_EN    (BIT(18))
+#define APB_SARADC_WAKEUP_EN_M  (APB_SARADC_WAKEUP_EN_V << APB_SARADC_WAKEUP_EN_S)
+#define APB_SARADC_WAKEUP_EN_V  0x00000001U
+#define APB_SARADC_WAKEUP_EN_S  18
+
+/** APB_TSENS_SAMPLE_REG register
+ *  digital tsens configure register
+ */
+#define APB_TSENS_SAMPLE_REG (DR_REG_APB_SARADC_BASE + 0x68)
+/** APB_SARADC_TSENS_SAMPLE_RATE : R/W; bitpos: [15:0]; default: 20;
+ *  HW sample rate
+ */
+#define APB_SARADC_TSENS_SAMPLE_RATE    0x0000FFFFU
+#define APB_SARADC_TSENS_SAMPLE_RATE_M  (APB_SARADC_TSENS_SAMPLE_RATE_V << APB_SARADC_TSENS_SAMPLE_RATE_S)
+#define APB_SARADC_TSENS_SAMPLE_RATE_V  0x0000FFFFU
+#define APB_SARADC_TSENS_SAMPLE_RATE_S  0
+/** APB_SARADC_TSENS_SAMPLE_EN : R/W; bitpos: [16]; default: 0;
+ *  HW sample en
+ */
+#define APB_SARADC_TSENS_SAMPLE_EN    (BIT(16))
+#define APB_SARADC_TSENS_SAMPLE_EN_M  (APB_SARADC_TSENS_SAMPLE_EN_V << APB_SARADC_TSENS_SAMPLE_EN_S)
+#define APB_SARADC_TSENS_SAMPLE_EN_V  0x00000001U
+#define APB_SARADC_TSENS_SAMPLE_EN_S  16
+
+/** APB_SARADC_CTRL_DATE_REG register
+ *  version
+ */
+#define APB_SARADC_CTRL_DATE_REG (DR_REG_APB_SARADC_BASE + 0x3fc)
+/** APB_SARADC_DATE : R/W; bitpos: [31:0]; default: 35676736;
+ *  version
+ */
+#define APB_SARADC_DATE    0xFFFFFFFFU
+#define APB_SARADC_DATE_M  (APB_SARADC_DATE_V << APB_SARADC_DATE_S)
+#define APB_SARADC_DATE_V  0xFFFFFFFFU
+#define APB_SARADC_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/apb_saradc_struct.h b/components/soc/esp32c6/include/soc/apb_saradc_struct.h
new file mode 100644
index 0000000000..32736d3097
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/apb_saradc_struct.h
@@ -0,0 +1,757 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: Configure Register */
+/** Type of saradc_ctrl register
+ *  digital saradc configure register
+ */
+typedef union {
+    struct {
+        /** saradc_saradc_start_force : R/W; bitpos: [0]; default: 0;
+         *  select software enable saradc sample
+         */
+        uint32_t saradc_saradc_start_force:1;
+        /** saradc_saradc_start : R/W; bitpos: [1]; default: 0;
+         *  software enable saradc sample
+         */
+        uint32_t saradc_saradc_start:1;
+        uint32_t reserved_2:4;
+        /** saradc_saradc_sar_clk_gated : R/W; bitpos: [6]; default: 1;
+         *  SAR clock gated
+         */
+        uint32_t saradc_saradc_sar_clk_gated:1;
+        /** saradc_saradc_sar_clk_div : R/W; bitpos: [14:7]; default: 4;
+         *  SAR clock divider
+         */
+        uint32_t saradc_saradc_sar_clk_div:8;
+        /** saradc_saradc_sar_patt_len : R/W; bitpos: [17:15]; default: 7;
+         *  0 ~ 15 means length 1 ~ 16
+         */
+        uint32_t saradc_saradc_sar_patt_len:3;
+        uint32_t reserved_18:5;
+        /** saradc_saradc_sar_patt_p_clear : R/W; bitpos: [23]; default: 0;
+         *  clear the pointer of pattern table for DIG ADC1 CTRL
+         */
+        uint32_t saradc_saradc_sar_patt_p_clear:1;
+        uint32_t reserved_24:3;
+        /** saradc_saradc_xpd_sar_force : R/W; bitpos: [28:27]; default: 0;
+         *  force option to xpd sar blocks
+         */
+        uint32_t saradc_saradc_xpd_sar_force:2;
+        /** saradc_saradc2_pwdet_drv : R/W; bitpos: [29]; default: 0;
+         *  enable saradc2 power detect driven func.
+         */
+        uint32_t saradc_saradc2_pwdet_drv:1;
+        /** saradc_saradc_wait_arb_cycle : R/W; bitpos: [31:30]; default: 1;
+         *  wait arbit signal stable after sar_done
+         */
+        uint32_t saradc_saradc_wait_arb_cycle:2;
+    };
+    uint32_t val;
+} apb_saradc_ctrl_reg_t;
+
+/** Type of saradc_ctrl2 register
+ *  digital saradc configure register
+ */
+typedef union {
+    struct {
+        /** saradc_saradc_meas_num_limit : R/W; bitpos: [0]; default: 0;
+         *  enable max meas num
+         */
+        uint32_t saradc_saradc_meas_num_limit:1;
+        /** saradc_saradc_max_meas_num : R/W; bitpos: [8:1]; default: 255;
+         *  max conversion number
+         */
+        uint32_t saradc_saradc_max_meas_num:8;
+        /** saradc_saradc_sar1_inv : R/W; bitpos: [9]; default: 0;
+         *  1: data to DIG ADC1 CTRL is inverted, otherwise not
+         */
+        uint32_t saradc_saradc_sar1_inv:1;
+        /** saradc_saradc_sar2_inv : R/W; bitpos: [10]; default: 0;
+         *  1: data to DIG ADC2 CTRL is inverted, otherwise not
+         */
+        uint32_t saradc_saradc_sar2_inv:1;
+        uint32_t reserved_11:1;
+        /** saradc_saradc_timer_target : R/W; bitpos: [23:12]; default: 10;
+         *  to set saradc timer target
+         */
+        uint32_t saradc_saradc_timer_target:12;
+        /** saradc_saradc_timer_en : R/W; bitpos: [24]; default: 0;
+         *  to enable saradc timer trigger
+         */
+        uint32_t saradc_saradc_timer_en:1;
+        uint32_t reserved_25:7;
+    };
+    uint32_t val;
+} apb_saradc_ctrl2_reg_t;
+
+/** Type of saradc_filter_ctrl1 register
+ *  digital saradc configure register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:26;
+        /** saradc_apb_saradc_filter_factor1 : R/W; bitpos: [28:26]; default: 0;
+         *  Factor of saradc filter1
+         */
+        uint32_t saradc_apb_saradc_filter_factor1:3;
+        /** saradc_apb_saradc_filter_factor0 : R/W; bitpos: [31:29]; default: 0;
+         *  Factor of saradc filter0
+         */
+        uint32_t saradc_apb_saradc_filter_factor0:3;
+    };
+    uint32_t val;
+} apb_saradc_filter_ctrl1_reg_t;
+
+/** Type of saradc_fsm_wait register
+ *  digital saradc configure register
+ */
+typedef union {
+    struct {
+        /** saradc_saradc_xpd_wait : R/W; bitpos: [7:0]; default: 8;
+         *  saradc_xpd_wait
+         */
+        uint32_t saradc_saradc_xpd_wait:8;
+        /** saradc_saradc_rstb_wait : R/W; bitpos: [15:8]; default: 8;
+         *  saradc_rstb_wait
+         */
+        uint32_t saradc_saradc_rstb_wait:8;
+        /** saradc_saradc_standby_wait : R/W; bitpos: [23:16]; default: 255;
+         *  saradc_standby_wait
+         */
+        uint32_t saradc_saradc_standby_wait:8;
+        uint32_t reserved_24:8;
+    };
+    uint32_t val;
+} apb_saradc_fsm_wait_reg_t;
+
+/** Type of saradc_sar1_status register
+ *  digital saradc configure register
+ */
+typedef union {
+    struct {
+        /** saradc_saradc_sar1_status : RO; bitpos: [31:0]; default: 536870912;
+         *  saradc1 status about data and channel
+         */
+        uint32_t saradc_saradc_sar1_status:32;
+    };
+    uint32_t val;
+} apb_saradc_sar1_status_reg_t;
+
+/** Type of saradc_sar2_status register
+ *  digital saradc configure register
+ */
+typedef union {
+    struct {
+        /** saradc_saradc_sar2_status : RO; bitpos: [31:0]; default: 536870912;
+         *  saradc2 status about data and channel
+         */
+        uint32_t saradc_saradc_sar2_status:32;
+    };
+    uint32_t val;
+} apb_saradc_sar2_status_reg_t;
+
+/** Type of saradc_sar_patt_tab1 register
+ *  digital saradc configure register
+ */
+typedef union {
+    struct {
+        /** saradc_saradc_sar_patt_tab1 : R/W; bitpos: [23:0]; default: 16777215;
+         *  item 0 ~ 3 for pattern table 1 (each item one byte)
+         */
+        uint32_t saradc_saradc_sar_patt_tab1:24;
+        uint32_t reserved_24:8;
+    };
+    uint32_t val;
+} apb_saradc_sar_patt_tab1_reg_t;
+
+/** Type of saradc_sar_patt_tab2 register
+ *  digital saradc configure register
+ */
+typedef union {
+    struct {
+        /** saradc_saradc_sar_patt_tab2 : R/W; bitpos: [23:0]; default: 16777215;
+         *  Item 4 ~ 7 for pattern table 1 (each item one byte)
+         */
+        uint32_t saradc_saradc_sar_patt_tab2:24;
+        uint32_t reserved_24:8;
+    };
+    uint32_t val;
+} apb_saradc_sar_patt_tab2_reg_t;
+
+/** Type of saradc_onetime_sample register
+ *  digital saradc configure register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:23;
+        /** saradc_saradc_onetime_atten : R/W; bitpos: [24:23]; default: 0;
+         *  configure onetime atten
+         */
+        uint32_t saradc_saradc_onetime_atten:2;
+        /** saradc_saradc_onetime_channel : R/W; bitpos: [28:25]; default: 13;
+         *  configure onetime channel
+         */
+        uint32_t saradc_saradc_onetime_channel:4;
+        /** saradc_saradc_onetime_start : R/W; bitpos: [29]; default: 0;
+         *  trigger adc onetime sample
+         */
+        uint32_t saradc_saradc_onetime_start:1;
+        /** saradc_saradc2_onetime_sample : R/W; bitpos: [30]; default: 0;
+         *  enable adc2 onetime sample
+         */
+        uint32_t saradc_saradc2_onetime_sample:1;
+        /** saradc_saradc1_onetime_sample : R/W; bitpos: [31]; default: 0;
+         *  enable adc1 onetime sample
+         */
+        uint32_t saradc_saradc1_onetime_sample:1;
+    };
+    uint32_t val;
+} apb_saradc_onetime_sample_reg_t;
+
+/** Type of saradc_arb_ctrl register
+ *  digital saradc configure register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:2;
+        /** saradc_adc_arb_apb_force : R/W; bitpos: [2]; default: 0;
+         *  adc2 arbiter force to enableapb controller
+         */
+        uint32_t saradc_adc_arb_apb_force:1;
+        /** saradc_adc_arb_rtc_force : R/W; bitpos: [3]; default: 0;
+         *  adc2 arbiter force to enable rtc controller
+         */
+        uint32_t saradc_adc_arb_rtc_force:1;
+        /** saradc_adc_arb_wifi_force : R/W; bitpos: [4]; default: 0;
+         *  adc2 arbiter force to enable wifi controller
+         */
+        uint32_t saradc_adc_arb_wifi_force:1;
+        /** saradc_adc_arb_grant_force : R/W; bitpos: [5]; default: 0;
+         *  adc2 arbiter force grant
+         */
+        uint32_t saradc_adc_arb_grant_force:1;
+        /** saradc_adc_arb_apb_priority : R/W; bitpos: [7:6]; default: 0;
+         *  Set adc2 arbiterapb priority
+         */
+        uint32_t saradc_adc_arb_apb_priority:2;
+        /** saradc_adc_arb_rtc_priority : R/W; bitpos: [9:8]; default: 1;
+         *  Set adc2 arbiter rtc priority
+         */
+        uint32_t saradc_adc_arb_rtc_priority:2;
+        /** saradc_adc_arb_wifi_priority : R/W; bitpos: [11:10]; default: 2;
+         *  Set adc2 arbiter wifi priority
+         */
+        uint32_t saradc_adc_arb_wifi_priority:2;
+        /** saradc_adc_arb_fix_priority : R/W; bitpos: [12]; default: 0;
+         *  adc2 arbiter uses fixed priority
+         */
+        uint32_t saradc_adc_arb_fix_priority:1;
+        uint32_t reserved_13:19;
+    };
+    uint32_t val;
+} apb_saradc_arb_ctrl_reg_t;
+
+/** Type of saradc_filter_ctrl0 register
+ *  digital saradc configure register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:18;
+        /** saradc_apb_saradc_filter_channel1 : R/W; bitpos: [21:18]; default: 13;
+         *  configure filter1 to adc channel
+         */
+        uint32_t saradc_apb_saradc_filter_channel1:4;
+        /** saradc_apb_saradc_filter_channel0 : R/W; bitpos: [25:22]; default: 13;
+         *  configure filter0 to adc channel
+         */
+        uint32_t saradc_apb_saradc_filter_channel0:4;
+        uint32_t reserved_26:5;
+        /** saradc_apb_saradc_filter_reset : R/W; bitpos: [31]; default: 0;
+         *  enable apb_adc1_filter
+         */
+        uint32_t saradc_apb_saradc_filter_reset:1;
+    };
+    uint32_t val;
+} apb_saradc_filter_ctrl0_reg_t;
+
+/** Type of saradc_sar1data_status register
+ *  digital saradc configure register
+ */
+typedef union {
+    struct {
+        /** saradc_apb_saradc1_data : RO; bitpos: [16:0]; default: 0;
+         *  saradc1 data
+         */
+        uint32_t saradc_apb_saradc1_data:17;
+        uint32_t reserved_17:15;
+    };
+    uint32_t val;
+} apb_saradc_sar1data_status_reg_t;
+
+/** Type of saradc_sar2data_status register
+ *  digital saradc configure register
+ */
+typedef union {
+    struct {
+        /** saradc_apb_saradc2_data : RO; bitpos: [16:0]; default: 0;
+         *  saradc2 data
+         */
+        uint32_t saradc_apb_saradc2_data:17;
+        uint32_t reserved_17:15;
+    };
+    uint32_t val;
+} apb_saradc_sar2data_status_reg_t;
+
+/** Type of saradc_thres0_ctrl register
+ *  digital saradc configure register
+ */
+typedef union {
+    struct {
+        /** saradc_apb_saradc_thres0_channel : R/W; bitpos: [3:0]; default: 13;
+         *  configure thres0 to adc channel
+         */
+        uint32_t saradc_apb_saradc_thres0_channel:4;
+        uint32_t reserved_4:1;
+        /** saradc_apb_saradc_thres0_high : R/W; bitpos: [17:5]; default: 8191;
+         *  saradc thres0 monitor thres
+         */
+        uint32_t saradc_apb_saradc_thres0_high:13;
+        /** saradc_apb_saradc_thres0_low : R/W; bitpos: [30:18]; default: 0;
+         *  saradc thres0 monitor thres
+         */
+        uint32_t saradc_apb_saradc_thres0_low:13;
+        uint32_t reserved_31:1;
+    };
+    uint32_t val;
+} apb_saradc_thres0_ctrl_reg_t;
+
+/** Type of saradc_thres1_ctrl register
+ *  digital saradc configure register
+ */
+typedef union {
+    struct {
+        /** saradc_apb_saradc_thres1_channel : R/W; bitpos: [3:0]; default: 13;
+         *  configure thres1 to adc channel
+         */
+        uint32_t saradc_apb_saradc_thres1_channel:4;
+        uint32_t reserved_4:1;
+        /** saradc_apb_saradc_thres1_high : R/W; bitpos: [17:5]; default: 8191;
+         *  saradc thres1 monitor thres
+         */
+        uint32_t saradc_apb_saradc_thres1_high:13;
+        /** saradc_apb_saradc_thres1_low : R/W; bitpos: [30:18]; default: 0;
+         *  saradc thres1 monitor thres
+         */
+        uint32_t saradc_apb_saradc_thres1_low:13;
+        uint32_t reserved_31:1;
+    };
+    uint32_t val;
+} apb_saradc_thres1_ctrl_reg_t;
+
+/** Type of saradc_thres_ctrl register
+ *  digital saradc configure register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:27;
+        /** saradc_apb_saradc_thres_all_en : R/W; bitpos: [27]; default: 0;
+         *  enable thres to all channel
+         */
+        uint32_t saradc_apb_saradc_thres_all_en:1;
+        uint32_t reserved_28:2;
+        /** saradc_apb_saradc_thres1_en : R/W; bitpos: [30]; default: 0;
+         *  enable thres1
+         */
+        uint32_t saradc_apb_saradc_thres1_en:1;
+        /** saradc_apb_saradc_thres0_en : R/W; bitpos: [31]; default: 0;
+         *  enable thres0
+         */
+        uint32_t saradc_apb_saradc_thres0_en:1;
+    };
+    uint32_t val;
+} apb_saradc_thres_ctrl_reg_t;
+
+/** Type of saradc_int_ena register
+ *  digital saradc int register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:25;
+        /** saradc_apb_saradc_tsens_int_ena : R/W; bitpos: [25]; default: 0;
+         *  tsens low  interrupt enable
+         */
+        uint32_t saradc_apb_saradc_tsens_int_ena:1;
+        /** saradc_apb_saradc_thres1_low_int_ena : R/W; bitpos: [26]; default: 0;
+         *  saradc thres1 low  interrupt enable
+         */
+        uint32_t saradc_apb_saradc_thres1_low_int_ena:1;
+        /** saradc_apb_saradc_thres0_low_int_ena : R/W; bitpos: [27]; default: 0;
+         *  saradc thres0 low interrupt enable
+         */
+        uint32_t saradc_apb_saradc_thres0_low_int_ena:1;
+        /** saradc_apb_saradc_thres1_high_int_ena : R/W; bitpos: [28]; default: 0;
+         *  saradc thres1 high interrupt enable
+         */
+        uint32_t saradc_apb_saradc_thres1_high_int_ena:1;
+        /** saradc_apb_saradc_thres0_high_int_ena : R/W; bitpos: [29]; default: 0;
+         *  saradc thres0 high interrupt enable
+         */
+        uint32_t saradc_apb_saradc_thres0_high_int_ena:1;
+        /** saradc_apb_saradc2_done_int_ena : R/W; bitpos: [30]; default: 0;
+         *  saradc2 done interrupt enable
+         */
+        uint32_t saradc_apb_saradc2_done_int_ena:1;
+        /** saradc_apb_saradc1_done_int_ena : R/W; bitpos: [31]; default: 0;
+         *  saradc1 done interrupt enable
+         */
+        uint32_t saradc_apb_saradc1_done_int_ena:1;
+    };
+    uint32_t val;
+} apb_saradc_int_ena_reg_t;
+
+/** Type of saradc_int_raw register
+ *  digital saradc int register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:25;
+        /** saradc_apb_saradc_tsens_int_raw : R/WTC/SS; bitpos: [25]; default: 0;
+         *  saradc tsens  interrupt raw
+         */
+        uint32_t saradc_apb_saradc_tsens_int_raw:1;
+        /** saradc_apb_saradc_thres1_low_int_raw : R/WTC/SS; bitpos: [26]; default: 0;
+         *  saradc thres1 low  interrupt raw
+         */
+        uint32_t saradc_apb_saradc_thres1_low_int_raw:1;
+        /** saradc_apb_saradc_thres0_low_int_raw : R/WTC/SS; bitpos: [27]; default: 0;
+         *  saradc thres0 low interrupt raw
+         */
+        uint32_t saradc_apb_saradc_thres0_low_int_raw:1;
+        /** saradc_apb_saradc_thres1_high_int_raw : R/WTC/SS; bitpos: [28]; default: 0;
+         *  saradc thres1 high interrupt raw
+         */
+        uint32_t saradc_apb_saradc_thres1_high_int_raw:1;
+        /** saradc_apb_saradc_thres0_high_int_raw : R/WTC/SS; bitpos: [29]; default: 0;
+         *  saradc thres0 high interrupt raw
+         */
+        uint32_t saradc_apb_saradc_thres0_high_int_raw:1;
+        /** saradc_apb_saradc2_done_int_raw : R/WTC/SS; bitpos: [30]; default: 0;
+         *  saradc2 done interrupt raw
+         */
+        uint32_t saradc_apb_saradc2_done_int_raw:1;
+        /** saradc_apb_saradc1_done_int_raw : R/WTC/SS; bitpos: [31]; default: 0;
+         *  saradc1 done interrupt raw
+         */
+        uint32_t saradc_apb_saradc1_done_int_raw:1;
+    };
+    uint32_t val;
+} apb_saradc_int_raw_reg_t;
+
+/** Type of saradc_int_st register
+ *  digital saradc int register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:25;
+        /** saradc_apb_saradc_tsens_int_st : RO; bitpos: [25]; default: 0;
+         *  saradc tsens  interrupt state
+         */
+        uint32_t saradc_apb_saradc_tsens_int_st:1;
+        /** saradc_apb_saradc_thres1_low_int_st : RO; bitpos: [26]; default: 0;
+         *  saradc thres1 low  interrupt state
+         */
+        uint32_t saradc_apb_saradc_thres1_low_int_st:1;
+        /** saradc_apb_saradc_thres0_low_int_st : RO; bitpos: [27]; default: 0;
+         *  saradc thres0 low interrupt state
+         */
+        uint32_t saradc_apb_saradc_thres0_low_int_st:1;
+        /** saradc_apb_saradc_thres1_high_int_st : RO; bitpos: [28]; default: 0;
+         *  saradc thres1 high interrupt state
+         */
+        uint32_t saradc_apb_saradc_thres1_high_int_st:1;
+        /** saradc_apb_saradc_thres0_high_int_st : RO; bitpos: [29]; default: 0;
+         *  saradc thres0 high interrupt state
+         */
+        uint32_t saradc_apb_saradc_thres0_high_int_st:1;
+        /** saradc_apb_saradc2_done_int_st : RO; bitpos: [30]; default: 0;
+         *  saradc2 done interrupt state
+         */
+        uint32_t saradc_apb_saradc2_done_int_st:1;
+        /** saradc_apb_saradc1_done_int_st : RO; bitpos: [31]; default: 0;
+         *  saradc1 done interrupt state
+         */
+        uint32_t saradc_apb_saradc1_done_int_st:1;
+    };
+    uint32_t val;
+} apb_saradc_int_st_reg_t;
+
+/** Type of saradc_int_clr register
+ *  digital saradc int register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:25;
+        /** saradc_apb_saradc_tsens_int_clr : WT; bitpos: [25]; default: 0;
+         *  saradc tsens  interrupt clear
+         */
+        uint32_t saradc_apb_saradc_tsens_int_clr:1;
+        /** saradc_apb_saradc_thres1_low_int_clr : WT; bitpos: [26]; default: 0;
+         *  saradc thres1 low  interrupt clear
+         */
+        uint32_t saradc_apb_saradc_thres1_low_int_clr:1;
+        /** saradc_apb_saradc_thres0_low_int_clr : WT; bitpos: [27]; default: 0;
+         *  saradc thres0 low interrupt clear
+         */
+        uint32_t saradc_apb_saradc_thres0_low_int_clr:1;
+        /** saradc_apb_saradc_thres1_high_int_clr : WT; bitpos: [28]; default: 0;
+         *  saradc thres1 high interrupt clear
+         */
+        uint32_t saradc_apb_saradc_thres1_high_int_clr:1;
+        /** saradc_apb_saradc_thres0_high_int_clr : WT; bitpos: [29]; default: 0;
+         *  saradc thres0 high interrupt clear
+         */
+        uint32_t saradc_apb_saradc_thres0_high_int_clr:1;
+        /** saradc_apb_saradc2_done_int_clr : WT; bitpos: [30]; default: 0;
+         *  saradc2 done interrupt clear
+         */
+        uint32_t saradc_apb_saradc2_done_int_clr:1;
+        /** saradc_apb_saradc1_done_int_clr : WT; bitpos: [31]; default: 0;
+         *  saradc1 done interrupt clear
+         */
+        uint32_t saradc_apb_saradc1_done_int_clr:1;
+    };
+    uint32_t val;
+} apb_saradc_int_clr_reg_t;
+
+/** Type of saradc_dma_conf register
+ *  digital saradc configure register
+ */
+typedef union {
+    struct {
+        /** saradc_apb_adc_eof_num : R/W; bitpos: [15:0]; default: 255;
+         *  the dma_in_suc_eof gen when sample cnt = spi_eof_num
+         */
+        uint32_t saradc_apb_adc_eof_num:16;
+        uint32_t reserved_16:14;
+        /** saradc_apb_adc_reset_fsm : R/W; bitpos: [30]; default: 0;
+         *  reset_apb_adc_state
+         */
+        uint32_t saradc_apb_adc_reset_fsm:1;
+        /** saradc_apb_adc_trans : R/W; bitpos: [31]; default: 0;
+         *  enable apb_adc use spi_dma
+         */
+        uint32_t saradc_apb_adc_trans:1;
+    };
+    uint32_t val;
+} apb_saradc_dma_conf_reg_t;
+
+/** Type of saradc_clkm_conf register
+ *  digital saradc configure register
+ */
+typedef union {
+    struct {
+        /** saradc_clkm_div_num : R/W; bitpos: [7:0]; default: 4;
+         *  Integral I2S clock divider value
+         */
+        uint32_t saradc_clkm_div_num:8;
+        /** saradc_clkm_div_b : R/W; bitpos: [13:8]; default: 0;
+         *  Fractional clock divider numerator value
+         */
+        uint32_t saradc_clkm_div_b:6;
+        /** saradc_clkm_div_a : R/W; bitpos: [19:14]; default: 0;
+         *  Fractional clock divider denominator value
+         */
+        uint32_t saradc_clkm_div_a:6;
+        /** saradc_clk_en : R/W; bitpos: [20]; default: 0;
+         *  reg clk en
+         */
+        uint32_t saradc_clk_en:1;
+        /** saradc_clk_sel : R/W; bitpos: [22:21]; default: 0;
+         *  Set this bit to enable clk_apll
+         */
+        uint32_t saradc_clk_sel:2;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} apb_saradc_clkm_conf_reg_t;
+
+/** Type of saradc_apb_tsens_ctrl register
+ *  digital tsens configure register
+ */
+typedef union {
+    struct {
+        /** saradc_tsens_out : RO; bitpos: [7:0]; default: 128;
+         *  temperature sensor data out
+         */
+        uint32_t saradc_tsens_out:8;
+        uint32_t reserved_8:5;
+        /** saradc_tsens_in_inv : R/W; bitpos: [13]; default: 0;
+         *  invert temperature sensor data
+         */
+        uint32_t saradc_tsens_in_inv:1;
+        /** saradc_tsens_clk_div : R/W; bitpos: [21:14]; default: 6;
+         *  temperature sensor clock divider
+         */
+        uint32_t saradc_tsens_clk_div:8;
+        /** saradc_tsens_pu : R/W; bitpos: [22]; default: 0;
+         *  temperature sensor power up
+         */
+        uint32_t saradc_tsens_pu:1;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} apb_saradc_apb_tsens_ctrl_reg_t;
+
+/** Type of saradc_tsens_ctrl2 register
+ *  digital tsens configure register
+ */
+typedef union {
+    struct {
+        /** saradc_tsens_xpd_wait : R/W; bitpos: [11:0]; default: 2;
+         *  the time that power up tsens need wait
+         */
+        uint32_t saradc_tsens_xpd_wait:12;
+        /** saradc_tsens_xpd_force : R/W; bitpos: [13:12]; default: 0;
+         *  force power up tsens
+         */
+        uint32_t saradc_tsens_xpd_force:2;
+        /** saradc_tsens_clk_inv : R/W; bitpos: [14]; default: 1;
+         *  inv tsens clk
+         */
+        uint32_t saradc_tsens_clk_inv:1;
+        /** saradc_tsens_clk_sel : R/W; bitpos: [15]; default: 0;
+         *  tsens clk select
+         */
+        uint32_t saradc_tsens_clk_sel:1;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} apb_saradc_tsens_ctrl2_reg_t;
+
+/** Type of saradc_cali register
+ *  digital saradc configure register
+ */
+typedef union {
+    struct {
+        /** saradc_apb_saradc_cali_cfg : R/W; bitpos: [16:0]; default: 32768;
+         *  saradc cali factor
+         */
+        uint32_t saradc_apb_saradc_cali_cfg:17;
+        uint32_t reserved_17:15;
+    };
+    uint32_t val;
+} apb_saradc_cali_reg_t;
+
+/** Type of tsens_wake register
+ *  digital tsens configure register
+ */
+typedef union {
+    struct {
+        /** saradc_wakeup_th_low : R/W; bitpos: [7:0]; default: 0;
+         *  reg_wakeup_th_low
+         */
+        uint32_t saradc_wakeup_th_low:8;
+        /** saradc_wakeup_th_high : R/W; bitpos: [15:8]; default: 255;
+         *  reg_wakeup_th_high
+         */
+        uint32_t saradc_wakeup_th_high:8;
+        /** saradc_wakeup_over_upper_th : RO; bitpos: [16]; default: 0;
+         *  reg_wakeup_over_upper_th
+         */
+        uint32_t saradc_wakeup_over_upper_th:1;
+        /** saradc_wakeup_mode : R/W; bitpos: [17]; default: 0;
+         *  reg_wakeup_mode
+         */
+        uint32_t saradc_wakeup_mode:1;
+        /** saradc_wakeup_en : R/W; bitpos: [18]; default: 0;
+         *  reg_wakeup_en
+         */
+        uint32_t saradc_wakeup_en:1;
+        uint32_t reserved_19:13;
+    };
+    uint32_t val;
+} apb_tsens_wake_reg_t;
+
+/** Type of tsens_sample register
+ *  digital tsens configure register
+ */
+typedef union {
+    struct {
+        /** saradc_tsens_sample_rate : R/W; bitpos: [15:0]; default: 20;
+         *  HW sample rate
+         */
+        uint32_t saradc_tsens_sample_rate:16;
+        /** saradc_tsens_sample_en : R/W; bitpos: [16]; default: 0;
+         *  HW sample en
+         */
+        uint32_t saradc_tsens_sample_en:1;
+        uint32_t reserved_17:15;
+    };
+    uint32_t val;
+} apb_tsens_sample_reg_t;
+
+/** Type of saradc_ctrl_date register
+ *  version
+ */
+typedef union {
+    struct {
+        /** saradc_date : R/W; bitpos: [31:0]; default: 35676736;
+         *  version
+         */
+        uint32_t saradc_date:32;
+    };
+    uint32_t val;
+} apb_saradc_ctrl_date_reg_t;
+
+
+typedef struct apb_dev_t {
+    volatile apb_saradc_ctrl_reg_t saradc_ctrl;
+    volatile apb_saradc_ctrl2_reg_t saradc_ctrl2;
+    volatile apb_saradc_filter_ctrl1_reg_t saradc_filter_ctrl1;
+    volatile apb_saradc_fsm_wait_reg_t saradc_fsm_wait;
+    volatile apb_saradc_sar1_status_reg_t saradc_sar1_status;
+    volatile apb_saradc_sar2_status_reg_t saradc_sar2_status;
+    volatile apb_saradc_sar_patt_tab1_reg_t saradc_sar_patt_tab1;
+    volatile apb_saradc_sar_patt_tab2_reg_t saradc_sar_patt_tab2;
+    volatile apb_saradc_onetime_sample_reg_t saradc_onetime_sample;
+    volatile apb_saradc_arb_ctrl_reg_t saradc_arb_ctrl;
+    volatile apb_saradc_filter_ctrl0_reg_t saradc_filter_ctrl0;
+    volatile apb_saradc_sar1data_status_reg_t saradc_sar1data_status;
+    volatile apb_saradc_sar2data_status_reg_t saradc_sar2data_status;
+    volatile apb_saradc_thres0_ctrl_reg_t saradc_thres0_ctrl;
+    volatile apb_saradc_thres1_ctrl_reg_t saradc_thres1_ctrl;
+    volatile apb_saradc_thres_ctrl_reg_t saradc_thres_ctrl;
+    volatile apb_saradc_int_ena_reg_t saradc_int_ena;
+    volatile apb_saradc_int_raw_reg_t saradc_int_raw;
+    volatile apb_saradc_int_st_reg_t saradc_int_st;
+    volatile apb_saradc_int_clr_reg_t saradc_int_clr;
+    volatile apb_saradc_dma_conf_reg_t saradc_dma_conf;
+    volatile apb_saradc_clkm_conf_reg_t saradc_clkm_conf;
+    volatile apb_saradc_apb_tsens_ctrl_reg_t saradc_apb_tsens_ctrl;
+    volatile apb_saradc_tsens_ctrl2_reg_t saradc_tsens_ctrl2;
+    volatile apb_saradc_cali_reg_t saradc_cali;
+    volatile apb_tsens_wake_reg_t tsens_wake;
+    volatile apb_tsens_sample_reg_t tsens_sample;
+    uint32_t reserved_06c[228];
+    volatile apb_saradc_ctrl_date_reg_t saradc_ctrl_date;
+} apb_dev_t;
+
+extern apb_dev_t APB_SARADC;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(apb_dev_t) == 0x400, "Invalid size of apb_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/assist_debug_reg.h b/components/soc/esp32c6/include/soc/assist_debug_reg.h
new file mode 100644
index 0000000000..e77c2575d6
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/assist_debug_reg.h
@@ -0,0 +1,778 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** ASSIST_DEBUG_CORE_0_INTR_ENA_REG register
+ *  core0 monitor enable configuration register
+ */
+#define ASSIST_DEBUG_CORE_0_INTR_ENA_REG (DR_REG_ASSIST_DEBUG_BASE + 0x0)
+/** ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_ENA : R/W; bitpos: [0]; default: 0;
+ *  Core0 dram0 area0 read monitor enable
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_ENA    (BIT(0))
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_ENA_M  (ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_ENA_V << ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_ENA_S)
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_ENA_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_ENA_S  0
+/** ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_ENA : R/W; bitpos: [1]; default: 0;
+ *  Core0 dram0 area0 write monitor enable
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_ENA    (BIT(1))
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_ENA_M  (ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_ENA_V << ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_ENA_S)
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_ENA_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_ENA_S  1
+/** ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_ENA : R/W; bitpos: [2]; default: 0;
+ *  Core0 dram0 area1 read monitor enable
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_ENA    (BIT(2))
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_ENA_M  (ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_ENA_V << ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_ENA_S)
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_ENA_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_ENA_S  2
+/** ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_ENA : R/W; bitpos: [3]; default: 0;
+ *  Core0 dram0 area1 write monitor enable
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_ENA    (BIT(3))
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_ENA_M  (ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_ENA_V << ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_ENA_S)
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_ENA_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_ENA_S  3
+/** ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_ENA : R/W; bitpos: [4]; default: 0;
+ *  Core0 PIF area0 read monitor enable
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_ENA    (BIT(4))
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_ENA_M  (ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_ENA_V << ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_ENA_S)
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_ENA_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_ENA_S  4
+/** ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_ENA : R/W; bitpos: [5]; default: 0;
+ *  Core0 PIF area0 write monitor enable
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_ENA    (BIT(5))
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_ENA_M  (ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_ENA_V << ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_ENA_S)
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_ENA_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_ENA_S  5
+/** ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_ENA : R/W; bitpos: [6]; default: 0;
+ *  Core0 PIF area1 read monitor enable
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_ENA    (BIT(6))
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_ENA_M  (ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_ENA_V << ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_ENA_S)
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_ENA_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_ENA_S  6
+/** ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_ENA : R/W; bitpos: [7]; default: 0;
+ *  Core0 PIF area1 write monitor enable
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_ENA    (BIT(7))
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_ENA_M  (ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_ENA_V << ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_ENA_S)
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_ENA_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_ENA_S  7
+/** ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_ENA : R/W; bitpos: [8]; default: 0;
+ *  Core0 stackpoint underflow monitor enable
+ */
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_ENA    (BIT(8))
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_ENA_M  (ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_ENA_V << ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_ENA_S)
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_ENA_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_ENA_S  8
+/** ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_ENA : R/W; bitpos: [9]; default: 0;
+ *  Core0 stackpoint overflow monitor enable
+ */
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_ENA    (BIT(9))
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_ENA_M  (ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_ENA_V << ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_ENA_S)
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_ENA_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_ENA_S  9
+/** ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_ENA : R/W; bitpos: [10]; default: 0;
+ *  IBUS busy monitor enable
+ */
+#define ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_ENA    (BIT(10))
+#define ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_ENA_M  (ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_ENA_V << ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_ENA_S)
+#define ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_ENA_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_ENA_S  10
+/** ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_ENA : R/W; bitpos: [11]; default: 0;
+ *  DBUS busy monitor enbale
+ */
+#define ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_ENA    (BIT(11))
+#define ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_ENA_M  (ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_ENA_V << ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_ENA_S)
+#define ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_ENA_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_ENA_S  11
+
+/** ASSIST_DEBUG_CORE_0_INTR_RAW_REG register
+ *  core0 monitor interrupt status register
+ */
+#define ASSIST_DEBUG_CORE_0_INTR_RAW_REG (DR_REG_ASSIST_DEBUG_BASE + 0x4)
+/** ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_RAW : RO; bitpos: [0]; default: 0;
+ *  Core0 dram0 area0 read monitor interrupt status
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_RAW    (BIT(0))
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_RAW_M  (ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_RAW_V << ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_RAW_S)
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_RAW_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_RAW_S  0
+/** ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_RAW : RO; bitpos: [1]; default: 0;
+ *  Core0 dram0 area0 write monitor interrupt status
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_RAW    (BIT(1))
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_RAW_M  (ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_RAW_V << ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_RAW_S)
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_RAW_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_RAW_S  1
+/** ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_RAW : RO; bitpos: [2]; default: 0;
+ *  Core0 dram0 area1 read monitor interrupt status
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_RAW    (BIT(2))
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_RAW_M  (ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_RAW_V << ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_RAW_S)
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_RAW_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_RAW_S  2
+/** ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_RAW : RO; bitpos: [3]; default: 0;
+ *  Core0 dram0 area1 write monitor interrupt status
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_RAW    (BIT(3))
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_RAW_M  (ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_RAW_V << ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_RAW_S)
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_RAW_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_RAW_S  3
+/** ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_RAW : RO; bitpos: [4]; default: 0;
+ *  Core0 PIF area0 read monitor interrupt status
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_RAW    (BIT(4))
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_RAW_M  (ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_RAW_V << ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_RAW_S)
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_RAW_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_RAW_S  4
+/** ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_RAW : RO; bitpos: [5]; default: 0;
+ *  Core0 PIF area0 write monitor interrupt status
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_RAW    (BIT(5))
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_RAW_M  (ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_RAW_V << ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_RAW_S)
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_RAW_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_RAW_S  5
+/** ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_RAW : RO; bitpos: [6]; default: 0;
+ *  Core0 PIF area1 read monitor interrupt status
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_RAW    (BIT(6))
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_RAW_M  (ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_RAW_V << ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_RAW_S)
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_RAW_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_RAW_S  6
+/** ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_RAW : RO; bitpos: [7]; default: 0;
+ *  Core0 PIF area1 write monitor interrupt status
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_RAW    (BIT(7))
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_RAW_M  (ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_RAW_V << ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_RAW_S)
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_RAW_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_RAW_S  7
+/** ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_RAW : RO; bitpos: [8]; default: 0;
+ *  Core0 stackpoint underflow monitor interrupt status
+ */
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_RAW    (BIT(8))
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_RAW_M  (ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_RAW_V << ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_RAW_S)
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_RAW_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_RAW_S  8
+/** ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_RAW : RO; bitpos: [9]; default: 0;
+ *  Core0 stackpoint overflow monitor interrupt status
+ */
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_RAW    (BIT(9))
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_RAW_M  (ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_RAW_V << ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_RAW_S)
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_RAW_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_RAW_S  9
+/** ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_RAW : RO; bitpos: [10]; default: 0;
+ *  IBUS busy monitor interrupt status
+ */
+#define ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_RAW    (BIT(10))
+#define ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_RAW_M  (ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_RAW_V << ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_RAW_S)
+#define ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_RAW_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_RAW_S  10
+/** ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_RAW : RO; bitpos: [11]; default: 0;
+ *  DBUS busy monitor initerrupt status
+ */
+#define ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_RAW    (BIT(11))
+#define ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_RAW_M  (ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_RAW_V << ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_RAW_S)
+#define ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_RAW_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_RAW_S  11
+
+/** ASSIST_DEBUG_CORE_0_INTR_RLS_REG register
+ *  core0 monitor interrupt enable register
+ */
+#define ASSIST_DEBUG_CORE_0_INTR_RLS_REG (DR_REG_ASSIST_DEBUG_BASE + 0x8)
+/** ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_RLS : R/W; bitpos: [0]; default: 0;
+ *  Core0 dram0 area0 read monitor interrupt enable
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_RLS    (BIT(0))
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_RLS_M  (ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_RLS_V << ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_RLS_S)
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_RLS_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_RLS_S  0
+/** ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_RLS : R/W; bitpos: [1]; default: 0;
+ *  Core0 dram0 area0 write monitor interrupt enable
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_RLS    (BIT(1))
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_RLS_M  (ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_RLS_V << ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_RLS_S)
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_RLS_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_RLS_S  1
+/** ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_RLS : R/W; bitpos: [2]; default: 0;
+ *  Core0 dram0 area1 read monitor interrupt enable
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_RLS    (BIT(2))
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_RLS_M  (ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_RLS_V << ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_RLS_S)
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_RLS_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_RLS_S  2
+/** ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_RLS : R/W; bitpos: [3]; default: 0;
+ *  Core0 dram0 area1 write monitor interrupt enable
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_RLS    (BIT(3))
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_RLS_M  (ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_RLS_V << ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_RLS_S)
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_RLS_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_RLS_S  3
+/** ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_RLS : R/W; bitpos: [4]; default: 0;
+ *  Core0 PIF area0 read monitor interrupt enable
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_RLS    (BIT(4))
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_RLS_M  (ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_RLS_V << ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_RLS_S)
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_RLS_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_RLS_S  4
+/** ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_RLS : R/W; bitpos: [5]; default: 0;
+ *  Core0 PIF area0 write monitor interrupt enable
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_RLS    (BIT(5))
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_RLS_M  (ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_RLS_V << ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_RLS_S)
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_RLS_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_RLS_S  5
+/** ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_RLS : R/W; bitpos: [6]; default: 0;
+ *  Core0 PIF area1 read monitor interrupt enable
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_RLS    (BIT(6))
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_RLS_M  (ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_RLS_V << ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_RLS_S)
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_RLS_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_RLS_S  6
+/** ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_RLS : R/W; bitpos: [7]; default: 0;
+ *  Core0 PIF area1 write monitor interrupt enable
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_RLS    (BIT(7))
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_RLS_M  (ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_RLS_V << ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_RLS_S)
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_RLS_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_RLS_S  7
+/** ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_RLS : R/W; bitpos: [8]; default: 0;
+ *  Core0 stackpoint underflow monitor interrupt enable
+ */
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_RLS    (BIT(8))
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_RLS_M  (ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_RLS_V << ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_RLS_S)
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_RLS_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_RLS_S  8
+/** ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_RLS : R/W; bitpos: [9]; default: 0;
+ *  Core0 stackpoint overflow monitor interrupt enable
+ */
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_RLS    (BIT(9))
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_RLS_M  (ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_RLS_V << ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_RLS_S)
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_RLS_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_RLS_S  9
+/** ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_RLS : R/W; bitpos: [10]; default: 0;
+ *  IBUS busy monitor interrupt enable
+ */
+#define ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_RLS    (BIT(10))
+#define ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_RLS_M  (ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_RLS_V << ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_RLS_S)
+#define ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_RLS_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_RLS_S  10
+/** ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_RLS : R/W; bitpos: [11]; default: 0;
+ *  DBUS busy monitor interrupt enbale
+ */
+#define ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_RLS    (BIT(11))
+#define ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_RLS_M  (ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_RLS_V << ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_RLS_S)
+#define ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_RLS_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_RLS_S  11
+
+/** ASSIST_DEBUG_CORE_0_INTR_CLR_REG register
+ *  core0 monitor interrupt clr register
+ */
+#define ASSIST_DEBUG_CORE_0_INTR_CLR_REG (DR_REG_ASSIST_DEBUG_BASE + 0xc)
+/** ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_CLR : WT; bitpos: [0]; default: 0;
+ *  Core0 dram0 area0 read monitor interrupt clr
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_CLR    (BIT(0))
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_CLR_M  (ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_CLR_V << ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_CLR_S)
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_CLR_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_RD_CLR_S  0
+/** ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_CLR : WT; bitpos: [1]; default: 0;
+ *  Core0 dram0 area0 write monitor interrupt clr
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_CLR    (BIT(1))
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_CLR_M  (ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_CLR_V << ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_CLR_S)
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_CLR_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_WR_CLR_S  1
+/** ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_CLR : WT; bitpos: [2]; default: 0;
+ *  Core0 dram0 area1 read monitor interrupt clr
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_CLR    (BIT(2))
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_CLR_M  (ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_CLR_V << ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_CLR_S)
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_CLR_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_RD_CLR_S  2
+/** ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_CLR : WT; bitpos: [3]; default: 0;
+ *  Core0 dram0 area1 write monitor interrupt clr
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_CLR    (BIT(3))
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_CLR_M  (ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_CLR_V << ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_CLR_S)
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_CLR_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_WR_CLR_S  3
+/** ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_CLR : WT; bitpos: [4]; default: 0;
+ *  Core0 PIF area0 read monitor interrupt clr
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_CLR    (BIT(4))
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_CLR_M  (ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_CLR_V << ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_CLR_S)
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_CLR_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_RD_CLR_S  4
+/** ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_CLR : WT; bitpos: [5]; default: 0;
+ *  Core0 PIF area0 write monitor interrupt clr
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_CLR    (BIT(5))
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_CLR_M  (ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_CLR_V << ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_CLR_S)
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_CLR_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_WR_CLR_S  5
+/** ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_CLR : WT; bitpos: [6]; default: 0;
+ *  Core0 PIF area1 read monitor interrupt clr
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_CLR    (BIT(6))
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_CLR_M  (ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_CLR_V << ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_CLR_S)
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_CLR_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_RD_CLR_S  6
+/** ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_CLR : WT; bitpos: [7]; default: 0;
+ *  Core0 PIF area1 write monitor interrupt clr
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_CLR    (BIT(7))
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_CLR_M  (ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_CLR_V << ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_CLR_S)
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_CLR_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_WR_CLR_S  7
+/** ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_CLR : WT; bitpos: [8]; default: 0;
+ *  Core0 stackpoint underflow monitor interrupt clr
+ */
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_CLR    (BIT(8))
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_CLR_M  (ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_CLR_V << ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_CLR_S)
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_CLR_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MIN_CLR_S  8
+/** ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_CLR : WT; bitpos: [9]; default: 0;
+ *  Core0 stackpoint overflow monitor interrupt clr
+ */
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_CLR    (BIT(9))
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_CLR_M  (ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_CLR_V << ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_CLR_S)
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_CLR_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_SP_SPILL_MAX_CLR_S  9
+/** ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_CLR : WT; bitpos: [10]; default: 0;
+ *  IBUS busy monitor interrupt clr
+ */
+#define ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_CLR    (BIT(10))
+#define ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_CLR_M  (ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_CLR_V << ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_CLR_S)
+#define ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_CLR_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_CLR_S  10
+/** ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_CLR : WT; bitpos: [11]; default: 0;
+ *  DBUS busy monitor interrupt clr
+ */
+#define ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_CLR    (BIT(11))
+#define ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_CLR_M  (ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_CLR_V << ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_CLR_S)
+#define ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_CLR_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_CLR_S  11
+
+/** ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MIN_REG register
+ *  core0 dram0 region0 addr configuration register
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MIN_REG (DR_REG_ASSIST_DEBUG_BASE + 0x10)
+/** ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MIN : R/W; bitpos: [31:0]; default: 4294967295;
+ *  Core0 dram0 region0 start addr
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MIN    0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MIN_M  (ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MIN_V << ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MIN_S)
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MIN_V  0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MIN_S  0
+
+/** ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MAX_REG register
+ *  core0 dram0 region0 addr configuration register
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MAX_REG (DR_REG_ASSIST_DEBUG_BASE + 0x14)
+/** ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MAX : R/W; bitpos: [31:0]; default: 0;
+ *  Core0 dram0 region0 end addr
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MAX    0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MAX_M  (ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MAX_V << ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MAX_S)
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MAX_V  0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_0_MAX_S  0
+
+/** ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MIN_REG register
+ *  core0 dram0 region1 addr configuration register
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MIN_REG (DR_REG_ASSIST_DEBUG_BASE + 0x18)
+/** ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MIN : R/W; bitpos: [31:0]; default: 4294967295;
+ *  Core0 dram0 region1 start addr
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MIN    0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MIN_M  (ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MIN_V << ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MIN_S)
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MIN_V  0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MIN_S  0
+
+/** ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MAX_REG register
+ *  core0 dram0 region1 addr configuration register
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MAX_REG (DR_REG_ASSIST_DEBUG_BASE + 0x1c)
+/** ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MAX : R/W; bitpos: [31:0]; default: 0;
+ *  Core0 dram0 region1 end addr
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MAX    0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MAX_M  (ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MAX_V << ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MAX_S)
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MAX_V  0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_AREA_DRAM0_1_MAX_S  0
+
+/** ASSIST_DEBUG_CORE_0_AREA_PIF_0_MIN_REG register
+ *  core0 PIF region0 addr configuration register
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_MIN_REG (DR_REG_ASSIST_DEBUG_BASE + 0x20)
+/** ASSIST_DEBUG_CORE_0_AREA_PIF_0_MIN : R/W; bitpos: [31:0]; default: 4294967295;
+ *  Core0 PIF region0 start addr
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_MIN    0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_MIN_M  (ASSIST_DEBUG_CORE_0_AREA_PIF_0_MIN_V << ASSIST_DEBUG_CORE_0_AREA_PIF_0_MIN_S)
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_MIN_V  0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_MIN_S  0
+
+/** ASSIST_DEBUG_CORE_0_AREA_PIF_0_MAX_REG register
+ *  core0 PIF region0 addr configuration register
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_MAX_REG (DR_REG_ASSIST_DEBUG_BASE + 0x24)
+/** ASSIST_DEBUG_CORE_0_AREA_PIF_0_MAX : R/W; bitpos: [31:0]; default: 0;
+ *  Core0 PIF region0 end addr
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_MAX    0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_MAX_M  (ASSIST_DEBUG_CORE_0_AREA_PIF_0_MAX_V << ASSIST_DEBUG_CORE_0_AREA_PIF_0_MAX_S)
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_MAX_V  0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_0_MAX_S  0
+
+/** ASSIST_DEBUG_CORE_0_AREA_PIF_1_MIN_REG register
+ *  core0 PIF region1 addr configuration register
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_MIN_REG (DR_REG_ASSIST_DEBUG_BASE + 0x28)
+/** ASSIST_DEBUG_CORE_0_AREA_PIF_1_MIN : R/W; bitpos: [31:0]; default: 4294967295;
+ *  Core0 PIF region1 start addr
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_MIN    0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_MIN_M  (ASSIST_DEBUG_CORE_0_AREA_PIF_1_MIN_V << ASSIST_DEBUG_CORE_0_AREA_PIF_1_MIN_S)
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_MIN_V  0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_MIN_S  0
+
+/** ASSIST_DEBUG_CORE_0_AREA_PIF_1_MAX_REG register
+ *  core0 PIF region1 addr configuration register
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_MAX_REG (DR_REG_ASSIST_DEBUG_BASE + 0x2c)
+/** ASSIST_DEBUG_CORE_0_AREA_PIF_1_MAX : R/W; bitpos: [31:0]; default: 0;
+ *  Core0 PIF region1 end addr
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_MAX    0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_MAX_M  (ASSIST_DEBUG_CORE_0_AREA_PIF_1_MAX_V << ASSIST_DEBUG_CORE_0_AREA_PIF_1_MAX_S)
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_MAX_V  0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_AREA_PIF_1_MAX_S  0
+
+/** ASSIST_DEBUG_CORE_0_AREA_PC_REG register
+ *  core0 area pc status register
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_PC_REG (DR_REG_ASSIST_DEBUG_BASE + 0x30)
+/** ASSIST_DEBUG_CORE_0_AREA_PC : RO; bitpos: [31:0]; default: 0;
+ *  the stackpointer when first touch region monitor interrupt
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_PC    0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_AREA_PC_M  (ASSIST_DEBUG_CORE_0_AREA_PC_V << ASSIST_DEBUG_CORE_0_AREA_PC_S)
+#define ASSIST_DEBUG_CORE_0_AREA_PC_V  0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_AREA_PC_S  0
+
+/** ASSIST_DEBUG_CORE_0_AREA_SP_REG register
+ *  core0 area sp status register
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_SP_REG (DR_REG_ASSIST_DEBUG_BASE + 0x34)
+/** ASSIST_DEBUG_CORE_0_AREA_SP : RO; bitpos: [31:0]; default: 0;
+ *  the PC when first touch region monitor interrupt
+ */
+#define ASSIST_DEBUG_CORE_0_AREA_SP    0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_AREA_SP_M  (ASSIST_DEBUG_CORE_0_AREA_SP_V << ASSIST_DEBUG_CORE_0_AREA_SP_S)
+#define ASSIST_DEBUG_CORE_0_AREA_SP_V  0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_AREA_SP_S  0
+
+/** ASSIST_DEBUG_CORE_0_SP_MIN_REG register
+ *  stack min value
+ */
+#define ASSIST_DEBUG_CORE_0_SP_MIN_REG (DR_REG_ASSIST_DEBUG_BASE + 0x38)
+/** ASSIST_DEBUG_CORE_0_SP_MIN : R/W; bitpos: [31:0]; default: 0;
+ *  core0 sp region configuration regsiter
+ */
+#define ASSIST_DEBUG_CORE_0_SP_MIN    0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_SP_MIN_M  (ASSIST_DEBUG_CORE_0_SP_MIN_V << ASSIST_DEBUG_CORE_0_SP_MIN_S)
+#define ASSIST_DEBUG_CORE_0_SP_MIN_V  0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_SP_MIN_S  0
+
+/** ASSIST_DEBUG_CORE_0_SP_MAX_REG register
+ *  stack max value
+ */
+#define ASSIST_DEBUG_CORE_0_SP_MAX_REG (DR_REG_ASSIST_DEBUG_BASE + 0x3c)
+/** ASSIST_DEBUG_CORE_0_SP_MAX : R/W; bitpos: [31:0]; default: 4294967295;
+ *  core0 sp pc status register
+ */
+#define ASSIST_DEBUG_CORE_0_SP_MAX    0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_SP_MAX_M  (ASSIST_DEBUG_CORE_0_SP_MAX_V << ASSIST_DEBUG_CORE_0_SP_MAX_S)
+#define ASSIST_DEBUG_CORE_0_SP_MAX_V  0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_SP_MAX_S  0
+
+/** ASSIST_DEBUG_CORE_0_SP_PC_REG register
+ *  stack monitor pc status register
+ */
+#define ASSIST_DEBUG_CORE_0_SP_PC_REG (DR_REG_ASSIST_DEBUG_BASE + 0x40)
+/** ASSIST_DEBUG_CORE_0_SP_PC : RO; bitpos: [31:0]; default: 0;
+ *  This regsiter stores the PC when trigger stack monitor.
+ */
+#define ASSIST_DEBUG_CORE_0_SP_PC    0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_SP_PC_M  (ASSIST_DEBUG_CORE_0_SP_PC_V << ASSIST_DEBUG_CORE_0_SP_PC_S)
+#define ASSIST_DEBUG_CORE_0_SP_PC_V  0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_SP_PC_S  0
+
+/** ASSIST_DEBUG_CORE_0_RCD_EN_REG register
+ *  record enable configuration register
+ */
+#define ASSIST_DEBUG_CORE_0_RCD_EN_REG (DR_REG_ASSIST_DEBUG_BASE + 0x44)
+/** ASSIST_DEBUG_CORE_0_RCD_RECORDEN : R/W; bitpos: [0]; default: 0;
+ *  Set 1 to enable record PC
+ */
+#define ASSIST_DEBUG_CORE_0_RCD_RECORDEN    (BIT(0))
+#define ASSIST_DEBUG_CORE_0_RCD_RECORDEN_M  (ASSIST_DEBUG_CORE_0_RCD_RECORDEN_V << ASSIST_DEBUG_CORE_0_RCD_RECORDEN_S)
+#define ASSIST_DEBUG_CORE_0_RCD_RECORDEN_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_RCD_RECORDEN_S  0
+/** ASSIST_DEBUG_CORE_0_RCD_PDEBUGEN : R/W; bitpos: [1]; default: 0;
+ *  Set 1 to enable cpu pdebug function, must set this bit can get cpu PC
+ */
+#define ASSIST_DEBUG_CORE_0_RCD_PDEBUGEN    (BIT(1))
+#define ASSIST_DEBUG_CORE_0_RCD_PDEBUGEN_M  (ASSIST_DEBUG_CORE_0_RCD_PDEBUGEN_V << ASSIST_DEBUG_CORE_0_RCD_PDEBUGEN_S)
+#define ASSIST_DEBUG_CORE_0_RCD_PDEBUGEN_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_RCD_PDEBUGEN_S  1
+
+/** ASSIST_DEBUG_CORE_0_RCD_PDEBUGPC_REG register
+ *  record status regsiter
+ */
+#define ASSIST_DEBUG_CORE_0_RCD_PDEBUGPC_REG (DR_REG_ASSIST_DEBUG_BASE + 0x48)
+/** ASSIST_DEBUG_CORE_0_RCD_PDEBUGPC : RO; bitpos: [31:0]; default: 0;
+ *  recorded PC
+ */
+#define ASSIST_DEBUG_CORE_0_RCD_PDEBUGPC    0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_RCD_PDEBUGPC_M  (ASSIST_DEBUG_CORE_0_RCD_PDEBUGPC_V << ASSIST_DEBUG_CORE_0_RCD_PDEBUGPC_S)
+#define ASSIST_DEBUG_CORE_0_RCD_PDEBUGPC_V  0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_RCD_PDEBUGPC_S  0
+
+/** ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP_REG register
+ *  record status regsiter
+ */
+#define ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP_REG (DR_REG_ASSIST_DEBUG_BASE + 0x4c)
+/** ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP : RO; bitpos: [31:0]; default: 0;
+ *  recorded sp
+ */
+#define ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP    0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP_M  (ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP_V << ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP_S)
+#define ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP_V  0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_RCD_PDEBUGSP_S  0
+
+/** ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_0_REG register
+ *  exception monitor status register0
+ */
+#define ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_0_REG (DR_REG_ASSIST_DEBUG_BASE + 0x50)
+/** ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_ADDR_0 : RO; bitpos: [23:0]; default: 0;
+ *  reg_core_0_iram0_recording_addr_0
+ */
+#define ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_ADDR_0    0x00FFFFFFU
+#define ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_ADDR_0_M  (ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_ADDR_0_V << ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_ADDR_0_S)
+#define ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_ADDR_0_V  0x00FFFFFFU
+#define ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_ADDR_0_S  0
+/** ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_WR_0 : RO; bitpos: [24]; default: 0;
+ *  reg_core_0_iram0_recording_wr_0
+ */
+#define ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_WR_0    (BIT(24))
+#define ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_WR_0_M  (ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_WR_0_V << ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_WR_0_S)
+#define ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_WR_0_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_WR_0_S  24
+/** ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_LOADSTORE_0 : RO; bitpos: [25]; default: 0;
+ *  reg_core_0_iram0_recording_loadstore_0
+ */
+#define ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_LOADSTORE_0    (BIT(25))
+#define ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_LOADSTORE_0_M  (ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_LOADSTORE_0_V << ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_LOADSTORE_0_S)
+#define ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_LOADSTORE_0_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_LOADSTORE_0_S  25
+
+/** ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_1_REG register
+ *  exception monitor status register1
+ */
+#define ASSIST_DEBUG_CORE_0_IRAM0_EXCEPTION_MONITOR_1_REG (DR_REG_ASSIST_DEBUG_BASE + 0x54)
+/** ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_ADDR_1 : RO; bitpos: [23:0]; default: 0;
+ *  reg_core_0_iram0_recording_addr_1
+ */
+#define ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_ADDR_1    0x00FFFFFFU
+#define ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_ADDR_1_M  (ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_ADDR_1_V << ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_ADDR_1_S)
+#define ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_ADDR_1_V  0x00FFFFFFU
+#define ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_ADDR_1_S  0
+/** ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_WR_1 : RO; bitpos: [24]; default: 0;
+ *  reg_core_0_iram0_recording_wr_1
+ */
+#define ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_WR_1    (BIT(24))
+#define ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_WR_1_M  (ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_WR_1_V << ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_WR_1_S)
+#define ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_WR_1_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_WR_1_S  24
+/** ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_LOADSTORE_1 : RO; bitpos: [25]; default: 0;
+ *  reg_core_0_iram0_recording_loadstore_1
+ */
+#define ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_LOADSTORE_1    (BIT(25))
+#define ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_LOADSTORE_1_M  (ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_LOADSTORE_1_V << ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_LOADSTORE_1_S)
+#define ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_LOADSTORE_1_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_IRAM0_RECORDING_LOADSTORE_1_S  25
+
+/** ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_0_REG register
+ *  exception monitor status register2
+ */
+#define ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_0_REG (DR_REG_ASSIST_DEBUG_BASE + 0x58)
+/** ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_ADDR_0 : RO; bitpos: [23:0]; default: 0;
+ *  reg_core_0_dram0_recording_addr_0
+ */
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_ADDR_0    0x00FFFFFFU
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_ADDR_0_M  (ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_ADDR_0_V << ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_ADDR_0_S)
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_ADDR_0_V  0x00FFFFFFU
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_ADDR_0_S  0
+/** ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_WR_0 : RO; bitpos: [24]; default: 0;
+ *  reg_core_0_dram0_recording_wr_0
+ */
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_WR_0    (BIT(24))
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_WR_0_M  (ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_WR_0_V << ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_WR_0_S)
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_WR_0_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_WR_0_S  24
+/** ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_BYTEEN_0 : RO; bitpos: [28:25]; default: 0;
+ *  reg_core_0_dram0_recording_byteen_0
+ */
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_BYTEEN_0    0x0000000FU
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_BYTEEN_0_M  (ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_BYTEEN_0_V << ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_BYTEEN_0_S)
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_BYTEEN_0_V  0x0000000FU
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_BYTEEN_0_S  25
+
+/** ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_1_REG register
+ *  exception monitor status register3
+ */
+#define ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_1_REG (DR_REG_ASSIST_DEBUG_BASE + 0x5c)
+/** ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_PC_0 : RO; bitpos: [31:0]; default: 0;
+ *  reg_core_0_dram0_recording_pc_0
+ */
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_PC_0    0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_PC_0_M  (ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_PC_0_V << ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_PC_0_S)
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_PC_0_V  0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_PC_0_S  0
+
+/** ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_2_REG register
+ *  exception monitor status register4
+ */
+#define ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_2_REG (DR_REG_ASSIST_DEBUG_BASE + 0x60)
+/** ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_ADDR_1 : RO; bitpos: [23:0]; default: 0;
+ *  reg_core_0_dram0_recording_addr_1
+ */
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_ADDR_1    0x00FFFFFFU
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_ADDR_1_M  (ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_ADDR_1_V << ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_ADDR_1_S)
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_ADDR_1_V  0x00FFFFFFU
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_ADDR_1_S  0
+/** ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_WR_1 : RO; bitpos: [24]; default: 0;
+ *  reg_core_0_dram0_recording_wr_1
+ */
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_WR_1    (BIT(24))
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_WR_1_M  (ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_WR_1_V << ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_WR_1_S)
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_WR_1_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_WR_1_S  24
+/** ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_BYTEEN_1 : RO; bitpos: [28:25]; default: 0;
+ *  reg_core_0_dram0_recording_byteen_1
+ */
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_BYTEEN_1    0x0000000FU
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_BYTEEN_1_M  (ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_BYTEEN_1_V << ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_BYTEEN_1_S)
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_BYTEEN_1_V  0x0000000FU
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_BYTEEN_1_S  25
+
+/** ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_3_REG register
+ *  exception monitor status register5
+ */
+#define ASSIST_DEBUG_CORE_0_DRAM0_EXCEPTION_MONITOR_3_REG (DR_REG_ASSIST_DEBUG_BASE + 0x64)
+/** ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_PC_1 : RO; bitpos: [31:0]; default: 0;
+ *  reg_core_0_dram0_recording_pc_1
+ */
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_PC_1    0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_PC_1_M  (ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_PC_1_V << ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_PC_1_S)
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_PC_1_V  0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_DRAM0_RECORDING_PC_1_S  0
+
+/** ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0_REG register
+ *  exception monitor status register6
+ */
+#define ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_0_REG (DR_REG_ASSIST_DEBUG_BASE + 0x68)
+/** ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0 : R/W; bitpos: [19:0]; default: 0;
+ *  reg_core_x_iram0_dram0_limit_cycle_0
+ */
+#define ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0    0x000FFFFFU
+#define ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0_M  (ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0_V << ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0_S)
+#define ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0_V  0x000FFFFFU
+#define ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_0_S  0
+
+/** ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1_REG register
+ *  exception monitor status register7
+ */
+#define ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_EXCEPTION_MONITOR_1_REG (DR_REG_ASSIST_DEBUG_BASE + 0x6c)
+/** ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1 : R/W; bitpos: [19:0]; default: 0;
+ *  reg_core_x_iram0_dram0_limit_cycle_1
+ */
+#define ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1    0x000FFFFFU
+#define ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1_M  (ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1_V << ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1_S)
+#define ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1_V  0x000FFFFFU
+#define ASSIST_DEBUG_CORE_X_IRAM0_DRAM0_LIMIT_CYCLE_1_S  0
+
+/** ASSIST_DEBUG_CORE_0_LASTPC_BEFORE_EXCEPTION_REG register
+ *  cpu status register
+ */
+#define ASSIST_DEBUG_CORE_0_LASTPC_BEFORE_EXCEPTION_REG (DR_REG_ASSIST_DEBUG_BASE + 0x70)
+/** ASSIST_DEBUG_CORE_0_LASTPC_BEFORE_EXC : RO; bitpos: [31:0]; default: 0;
+ *  cpu's lastpc before exception
+ */
+#define ASSIST_DEBUG_CORE_0_LASTPC_BEFORE_EXC    0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_LASTPC_BEFORE_EXC_M  (ASSIST_DEBUG_CORE_0_LASTPC_BEFORE_EXC_V << ASSIST_DEBUG_CORE_0_LASTPC_BEFORE_EXC_S)
+#define ASSIST_DEBUG_CORE_0_LASTPC_BEFORE_EXC_V  0xFFFFFFFFU
+#define ASSIST_DEBUG_CORE_0_LASTPC_BEFORE_EXC_S  0
+
+/** ASSIST_DEBUG_CORE_0_DEBUG_MODE_REG register
+ *  cpu status register
+ */
+#define ASSIST_DEBUG_CORE_0_DEBUG_MODE_REG (DR_REG_ASSIST_DEBUG_BASE + 0x74)
+/** ASSIST_DEBUG_CORE_0_DEBUG_MODE : RO; bitpos: [0]; default: 0;
+ *  cpu debug mode status, 1 means cpu enter debug mode.
+ */
+#define ASSIST_DEBUG_CORE_0_DEBUG_MODE    (BIT(0))
+#define ASSIST_DEBUG_CORE_0_DEBUG_MODE_M  (ASSIST_DEBUG_CORE_0_DEBUG_MODE_V << ASSIST_DEBUG_CORE_0_DEBUG_MODE_S)
+#define ASSIST_DEBUG_CORE_0_DEBUG_MODE_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_DEBUG_MODE_S  0
+/** ASSIST_DEBUG_CORE_0_DEBUG_MODULE_ACTIVE : RO; bitpos: [1]; default: 0;
+ *  cpu debug_module active status
+ */
+#define ASSIST_DEBUG_CORE_0_DEBUG_MODULE_ACTIVE    (BIT(1))
+#define ASSIST_DEBUG_CORE_0_DEBUG_MODULE_ACTIVE_M  (ASSIST_DEBUG_CORE_0_DEBUG_MODULE_ACTIVE_V << ASSIST_DEBUG_CORE_0_DEBUG_MODULE_ACTIVE_S)
+#define ASSIST_DEBUG_CORE_0_DEBUG_MODULE_ACTIVE_V  0x00000001U
+#define ASSIST_DEBUG_CORE_0_DEBUG_MODULE_ACTIVE_S  1
+
+/** ASSIST_DEBUG_CLOCK_GATE_REG register
+ *  clock register
+ */
+#define ASSIST_DEBUG_CLOCK_GATE_REG (DR_REG_ASSIST_DEBUG_BASE + 0x78)
+/** ASSIST_DEBUG_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 force on the clock gate
+ */
+#define ASSIST_DEBUG_CLK_EN    (BIT(0))
+#define ASSIST_DEBUG_CLK_EN_M  (ASSIST_DEBUG_CLK_EN_V << ASSIST_DEBUG_CLK_EN_S)
+#define ASSIST_DEBUG_CLK_EN_V  0x00000001U
+#define ASSIST_DEBUG_CLK_EN_S  0
+
+/** ASSIST_DEBUG_DATE_REG register
+ *  version register
+ */
+#define ASSIST_DEBUG_DATE_REG (DR_REG_ASSIST_DEBUG_BASE + 0x3fc)
+/** ASSIST_DEBUG_ASSIST_DEBUG_DATE : R/W; bitpos: [27:0]; default: 34640176;
+ *  version register
+ */
+#define ASSIST_DEBUG_ASSIST_DEBUG_DATE    0x0FFFFFFFU
+#define ASSIST_DEBUG_ASSIST_DEBUG_DATE_M  (ASSIST_DEBUG_ASSIST_DEBUG_DATE_V << ASSIST_DEBUG_ASSIST_DEBUG_DATE_S)
+#define ASSIST_DEBUG_ASSIST_DEBUG_DATE_V  0x0FFFFFFFU
+#define ASSIST_DEBUG_ASSIST_DEBUG_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/assist_debug_struct.h b/components/soc/esp32c6/include/soc/assist_debug_struct.h
new file mode 100644
index 0000000000..24c28c33ef
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/assist_debug_struct.h
@@ -0,0 +1,717 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: monitor configuration registers */
+/** Type of core_0_intr_ena register
+ *  core0 monitor enable configuration register
+ */
+typedef union {
+    struct {
+        /** core_0_area_dram0_0_rd_ena : R/W; bitpos: [0]; default: 0;
+         *  Core0 dram0 area0 read monitor enable
+         */
+        uint32_t core_0_area_dram0_0_rd_ena:1;
+        /** core_0_area_dram0_0_wr_ena : R/W; bitpos: [1]; default: 0;
+         *  Core0 dram0 area0 write monitor enable
+         */
+        uint32_t core_0_area_dram0_0_wr_ena:1;
+        /** core_0_area_dram0_1_rd_ena : R/W; bitpos: [2]; default: 0;
+         *  Core0 dram0 area1 read monitor enable
+         */
+        uint32_t core_0_area_dram0_1_rd_ena:1;
+        /** core_0_area_dram0_1_wr_ena : R/W; bitpos: [3]; default: 0;
+         *  Core0 dram0 area1 write monitor enable
+         */
+        uint32_t core_0_area_dram0_1_wr_ena:1;
+        /** core_0_area_pif_0_rd_ena : R/W; bitpos: [4]; default: 0;
+         *  Core0 PIF area0 read monitor enable
+         */
+        uint32_t core_0_area_pif_0_rd_ena:1;
+        /** core_0_area_pif_0_wr_ena : R/W; bitpos: [5]; default: 0;
+         *  Core0 PIF area0 write monitor enable
+         */
+        uint32_t core_0_area_pif_0_wr_ena:1;
+        /** core_0_area_pif_1_rd_ena : R/W; bitpos: [6]; default: 0;
+         *  Core0 PIF area1 read monitor enable
+         */
+        uint32_t core_0_area_pif_1_rd_ena:1;
+        /** core_0_area_pif_1_wr_ena : R/W; bitpos: [7]; default: 0;
+         *  Core0 PIF area1 write monitor enable
+         */
+        uint32_t core_0_area_pif_1_wr_ena:1;
+        /** core_0_sp_spill_min_ena : R/W; bitpos: [8]; default: 0;
+         *  Core0 stackpoint underflow monitor enable
+         */
+        uint32_t core_0_sp_spill_min_ena:1;
+        /** core_0_sp_spill_max_ena : R/W; bitpos: [9]; default: 0;
+         *  Core0 stackpoint overflow monitor enable
+         */
+        uint32_t core_0_sp_spill_max_ena:1;
+        /** core_0_iram0_exception_monitor_ena : R/W; bitpos: [10]; default: 0;
+         *  IBUS busy monitor enable
+         */
+        uint32_t core_0_iram0_exception_monitor_ena:1;
+        /** core_0_dram0_exception_monitor_ena : R/W; bitpos: [11]; default: 0;
+         *  DBUS busy monitor enbale
+         */
+        uint32_t core_0_dram0_exception_monitor_ena:1;
+        uint32_t reserved_12:20;
+    };
+    uint32_t val;
+} assist_debug_core_0_intr_ena_reg_t;
+
+/** Type of core_0_area_dram0_0_min register
+ *  core0 dram0 region0 addr configuration register
+ */
+typedef union {
+    struct {
+        /** core_0_area_dram0_0_min : R/W; bitpos: [31:0]; default: 4294967295;
+         *  Core0 dram0 region0 start addr
+         */
+        uint32_t core_0_area_dram0_0_min:32;
+    };
+    uint32_t val;
+} assist_debug_core_0_area_dram0_0_min_reg_t;
+
+/** Type of core_0_area_dram0_0_max register
+ *  core0 dram0 region0 addr configuration register
+ */
+typedef union {
+    struct {
+        /** core_0_area_dram0_0_max : R/W; bitpos: [31:0]; default: 0;
+         *  Core0 dram0 region0 end addr
+         */
+        uint32_t core_0_area_dram0_0_max:32;
+    };
+    uint32_t val;
+} assist_debug_core_0_area_dram0_0_max_reg_t;
+
+/** Type of core_0_area_dram0_1_min register
+ *  core0 dram0 region1 addr configuration register
+ */
+typedef union {
+    struct {
+        /** core_0_area_dram0_1_min : R/W; bitpos: [31:0]; default: 4294967295;
+         *  Core0 dram0 region1 start addr
+         */
+        uint32_t core_0_area_dram0_1_min:32;
+    };
+    uint32_t val;
+} assist_debug_core_0_area_dram0_1_min_reg_t;
+
+/** Type of core_0_area_dram0_1_max register
+ *  core0 dram0 region1 addr configuration register
+ */
+typedef union {
+    struct {
+        /** core_0_area_dram0_1_max : R/W; bitpos: [31:0]; default: 0;
+         *  Core0 dram0 region1 end addr
+         */
+        uint32_t core_0_area_dram0_1_max:32;
+    };
+    uint32_t val;
+} assist_debug_core_0_area_dram0_1_max_reg_t;
+
+/** Type of core_0_area_pif_0_min register
+ *  core0 PIF region0 addr configuration register
+ */
+typedef union {
+    struct {
+        /** core_0_area_pif_0_min : R/W; bitpos: [31:0]; default: 4294967295;
+         *  Core0 PIF region0 start addr
+         */
+        uint32_t core_0_area_pif_0_min:32;
+    };
+    uint32_t val;
+} assist_debug_core_0_area_pif_0_min_reg_t;
+
+/** Type of core_0_area_pif_0_max register
+ *  core0 PIF region0 addr configuration register
+ */
+typedef union {
+    struct {
+        /** core_0_area_pif_0_max : R/W; bitpos: [31:0]; default: 0;
+         *  Core0 PIF region0 end addr
+         */
+        uint32_t core_0_area_pif_0_max:32;
+    };
+    uint32_t val;
+} assist_debug_core_0_area_pif_0_max_reg_t;
+
+/** Type of core_0_area_pif_1_min register
+ *  core0 PIF region1 addr configuration register
+ */
+typedef union {
+    struct {
+        /** core_0_area_pif_1_min : R/W; bitpos: [31:0]; default: 4294967295;
+         *  Core0 PIF region1 start addr
+         */
+        uint32_t core_0_area_pif_1_min:32;
+    };
+    uint32_t val;
+} assist_debug_core_0_area_pif_1_min_reg_t;
+
+/** Type of core_0_area_pif_1_max register
+ *  core0 PIF region1 addr configuration register
+ */
+typedef union {
+    struct {
+        /** core_0_area_pif_1_max : R/W; bitpos: [31:0]; default: 0;
+         *  Core0 PIF region1 end addr
+         */
+        uint32_t core_0_area_pif_1_max:32;
+    };
+    uint32_t val;
+} assist_debug_core_0_area_pif_1_max_reg_t;
+
+/** Type of core_0_area_pc register
+ *  core0 area pc status register
+ */
+typedef union {
+    struct {
+        /** core_0_area_pc : RO; bitpos: [31:0]; default: 0;
+         *  the stackpointer when first touch region monitor interrupt
+         */
+        uint32_t core_0_area_pc:32;
+    };
+    uint32_t val;
+} assist_debug_core_0_area_pc_reg_t;
+
+/** Type of core_0_area_sp register
+ *  core0 area sp status register
+ */
+typedef union {
+    struct {
+        /** core_0_area_sp : RO; bitpos: [31:0]; default: 0;
+         *  the PC when first touch region monitor interrupt
+         */
+        uint32_t core_0_area_sp:32;
+    };
+    uint32_t val;
+} assist_debug_core_0_area_sp_reg_t;
+
+/** Type of core_0_sp_min register
+ *  stack min value
+ */
+typedef union {
+    struct {
+        /** core_0_sp_min : R/W; bitpos: [31:0]; default: 0;
+         *  core0 sp region configuration regsiter
+         */
+        uint32_t core_0_sp_min:32;
+    };
+    uint32_t val;
+} assist_debug_core_0_sp_min_reg_t;
+
+/** Type of core_0_sp_max register
+ *  stack max value
+ */
+typedef union {
+    struct {
+        /** core_0_sp_max : R/W; bitpos: [31:0]; default: 4294967295;
+         *  core0 sp pc status register
+         */
+        uint32_t core_0_sp_max:32;
+    };
+    uint32_t val;
+} assist_debug_core_0_sp_max_reg_t;
+
+/** Type of core_0_sp_pc register
+ *  stack monitor pc status register
+ */
+typedef union {
+    struct {
+        /** core_0_sp_pc : RO; bitpos: [31:0]; default: 0;
+         *  This regsiter stores the PC when trigger stack monitor.
+         */
+        uint32_t core_0_sp_pc:32;
+    };
+    uint32_t val;
+} assist_debug_core_0_sp_pc_reg_t;
+
+
+/** Group: interrupt configuration register */
+/** Type of core_0_intr_raw register
+ *  core0 monitor interrupt status register
+ */
+typedef union {
+    struct {
+        /** core_0_area_dram0_0_rd_raw : RO; bitpos: [0]; default: 0;
+         *  Core0 dram0 area0 read monitor interrupt status
+         */
+        uint32_t core_0_area_dram0_0_rd_raw:1;
+        /** core_0_area_dram0_0_wr_raw : RO; bitpos: [1]; default: 0;
+         *  Core0 dram0 area0 write monitor interrupt status
+         */
+        uint32_t core_0_area_dram0_0_wr_raw:1;
+        /** core_0_area_dram0_1_rd_raw : RO; bitpos: [2]; default: 0;
+         *  Core0 dram0 area1 read monitor interrupt status
+         */
+        uint32_t core_0_area_dram0_1_rd_raw:1;
+        /** core_0_area_dram0_1_wr_raw : RO; bitpos: [3]; default: 0;
+         *  Core0 dram0 area1 write monitor interrupt status
+         */
+        uint32_t core_0_area_dram0_1_wr_raw:1;
+        /** core_0_area_pif_0_rd_raw : RO; bitpos: [4]; default: 0;
+         *  Core0 PIF area0 read monitor interrupt status
+         */
+        uint32_t core_0_area_pif_0_rd_raw:1;
+        /** core_0_area_pif_0_wr_raw : RO; bitpos: [5]; default: 0;
+         *  Core0 PIF area0 write monitor interrupt status
+         */
+        uint32_t core_0_area_pif_0_wr_raw:1;
+        /** core_0_area_pif_1_rd_raw : RO; bitpos: [6]; default: 0;
+         *  Core0 PIF area1 read monitor interrupt status
+         */
+        uint32_t core_0_area_pif_1_rd_raw:1;
+        /** core_0_area_pif_1_wr_raw : RO; bitpos: [7]; default: 0;
+         *  Core0 PIF area1 write monitor interrupt status
+         */
+        uint32_t core_0_area_pif_1_wr_raw:1;
+        /** core_0_sp_spill_min_raw : RO; bitpos: [8]; default: 0;
+         *  Core0 stackpoint underflow monitor interrupt status
+         */
+        uint32_t core_0_sp_spill_min_raw:1;
+        /** core_0_sp_spill_max_raw : RO; bitpos: [9]; default: 0;
+         *  Core0 stackpoint overflow monitor interrupt status
+         */
+        uint32_t core_0_sp_spill_max_raw:1;
+        /** core_0_iram0_exception_monitor_raw : RO; bitpos: [10]; default: 0;
+         *  IBUS busy monitor interrupt status
+         */
+        uint32_t core_0_iram0_exception_monitor_raw:1;
+        /** core_0_dram0_exception_monitor_raw : RO; bitpos: [11]; default: 0;
+         *  DBUS busy monitor initerrupt status
+         */
+        uint32_t core_0_dram0_exception_monitor_raw:1;
+        uint32_t reserved_12:20;
+    };
+    uint32_t val;
+} assist_debug_core_0_intr_raw_reg_t;
+
+/** Type of core_0_intr_rls register
+ *  core0 monitor interrupt enable register
+ */
+typedef union {
+    struct {
+        /** core_0_area_dram0_0_rd_rls : R/W; bitpos: [0]; default: 0;
+         *  Core0 dram0 area0 read monitor interrupt enable
+         */
+        uint32_t core_0_area_dram0_0_rd_rls:1;
+        /** core_0_area_dram0_0_wr_rls : R/W; bitpos: [1]; default: 0;
+         *  Core0 dram0 area0 write monitor interrupt enable
+         */
+        uint32_t core_0_area_dram0_0_wr_rls:1;
+        /** core_0_area_dram0_1_rd_rls : R/W; bitpos: [2]; default: 0;
+         *  Core0 dram0 area1 read monitor interrupt enable
+         */
+        uint32_t core_0_area_dram0_1_rd_rls:1;
+        /** core_0_area_dram0_1_wr_rls : R/W; bitpos: [3]; default: 0;
+         *  Core0 dram0 area1 write monitor interrupt enable
+         */
+        uint32_t core_0_area_dram0_1_wr_rls:1;
+        /** core_0_area_pif_0_rd_rls : R/W; bitpos: [4]; default: 0;
+         *  Core0 PIF area0 read monitor interrupt enable
+         */
+        uint32_t core_0_area_pif_0_rd_rls:1;
+        /** core_0_area_pif_0_wr_rls : R/W; bitpos: [5]; default: 0;
+         *  Core0 PIF area0 write monitor interrupt enable
+         */
+        uint32_t core_0_area_pif_0_wr_rls:1;
+        /** core_0_area_pif_1_rd_rls : R/W; bitpos: [6]; default: 0;
+         *  Core0 PIF area1 read monitor interrupt enable
+         */
+        uint32_t core_0_area_pif_1_rd_rls:1;
+        /** core_0_area_pif_1_wr_rls : R/W; bitpos: [7]; default: 0;
+         *  Core0 PIF area1 write monitor interrupt enable
+         */
+        uint32_t core_0_area_pif_1_wr_rls:1;
+        /** core_0_sp_spill_min_rls : R/W; bitpos: [8]; default: 0;
+         *  Core0 stackpoint underflow monitor interrupt enable
+         */
+        uint32_t core_0_sp_spill_min_rls:1;
+        /** core_0_sp_spill_max_rls : R/W; bitpos: [9]; default: 0;
+         *  Core0 stackpoint overflow monitor interrupt enable
+         */
+        uint32_t core_0_sp_spill_max_rls:1;
+        /** core_0_iram0_exception_monitor_rls : R/W; bitpos: [10]; default: 0;
+         *  IBUS busy monitor interrupt enable
+         */
+        uint32_t core_0_iram0_exception_monitor_rls:1;
+        /** core_0_dram0_exception_monitor_rls : R/W; bitpos: [11]; default: 0;
+         *  DBUS busy monitor interrupt enbale
+         */
+        uint32_t core_0_dram0_exception_monitor_rls:1;
+        uint32_t reserved_12:20;
+    };
+    uint32_t val;
+} assist_debug_core_0_intr_rls_reg_t;
+
+/** Type of core_0_intr_clr register
+ *  core0 monitor interrupt clr register
+ */
+typedef union {
+    struct {
+        /** core_0_area_dram0_0_rd_clr : WT; bitpos: [0]; default: 0;
+         *  Core0 dram0 area0 read monitor interrupt clr
+         */
+        uint32_t core_0_area_dram0_0_rd_clr:1;
+        /** core_0_area_dram0_0_wr_clr : WT; bitpos: [1]; default: 0;
+         *  Core0 dram0 area0 write monitor interrupt clr
+         */
+        uint32_t core_0_area_dram0_0_wr_clr:1;
+        /** core_0_area_dram0_1_rd_clr : WT; bitpos: [2]; default: 0;
+         *  Core0 dram0 area1 read monitor interrupt clr
+         */
+        uint32_t core_0_area_dram0_1_rd_clr:1;
+        /** core_0_area_dram0_1_wr_clr : WT; bitpos: [3]; default: 0;
+         *  Core0 dram0 area1 write monitor interrupt clr
+         */
+        uint32_t core_0_area_dram0_1_wr_clr:1;
+        /** core_0_area_pif_0_rd_clr : WT; bitpos: [4]; default: 0;
+         *  Core0 PIF area0 read monitor interrupt clr
+         */
+        uint32_t core_0_area_pif_0_rd_clr:1;
+        /** core_0_area_pif_0_wr_clr : WT; bitpos: [5]; default: 0;
+         *  Core0 PIF area0 write monitor interrupt clr
+         */
+        uint32_t core_0_area_pif_0_wr_clr:1;
+        /** core_0_area_pif_1_rd_clr : WT; bitpos: [6]; default: 0;
+         *  Core0 PIF area1 read monitor interrupt clr
+         */
+        uint32_t core_0_area_pif_1_rd_clr:1;
+        /** core_0_area_pif_1_wr_clr : WT; bitpos: [7]; default: 0;
+         *  Core0 PIF area1 write monitor interrupt clr
+         */
+        uint32_t core_0_area_pif_1_wr_clr:1;
+        /** core_0_sp_spill_min_clr : WT; bitpos: [8]; default: 0;
+         *  Core0 stackpoint underflow monitor interrupt clr
+         */
+        uint32_t core_0_sp_spill_min_clr:1;
+        /** core_0_sp_spill_max_clr : WT; bitpos: [9]; default: 0;
+         *  Core0 stackpoint overflow monitor interrupt clr
+         */
+        uint32_t core_0_sp_spill_max_clr:1;
+        /** core_0_iram0_exception_monitor_clr : WT; bitpos: [10]; default: 0;
+         *  IBUS busy monitor interrupt clr
+         */
+        uint32_t core_0_iram0_exception_monitor_clr:1;
+        /** core_0_dram0_exception_monitor_clr : WT; bitpos: [11]; default: 0;
+         *  DBUS busy monitor interrupt clr
+         */
+        uint32_t core_0_dram0_exception_monitor_clr:1;
+        uint32_t reserved_12:20;
+    };
+    uint32_t val;
+} assist_debug_core_0_intr_clr_reg_t;
+
+
+/** Group: pc reording configuration register */
+/** Type of core_0_rcd_en register
+ *  record enable configuration register
+ */
+typedef union {
+    struct {
+        /** core_0_rcd_recorden : R/W; bitpos: [0]; default: 0;
+         *  Set 1 to enable record PC
+         */
+        uint32_t core_0_rcd_recorden:1;
+        /** core_0_rcd_pdebugen : R/W; bitpos: [1]; default: 0;
+         *  Set 1 to enable cpu pdebug function, must set this bit can get cpu PC
+         */
+        uint32_t core_0_rcd_pdebugen:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} assist_debug_core_0_rcd_en_reg_t;
+
+
+/** Group: pc reording status register */
+/** Type of core_0_rcd_pdebugpc register
+ *  record status regsiter
+ */
+typedef union {
+    struct {
+        /** core_0_rcd_pdebugpc : RO; bitpos: [31:0]; default: 0;
+         *  recorded PC
+         */
+        uint32_t core_0_rcd_pdebugpc:32;
+    };
+    uint32_t val;
+} assist_debug_core_0_rcd_pdebugpc_reg_t;
+
+/** Type of core_0_rcd_pdebugsp register
+ *  record status regsiter
+ */
+typedef union {
+    struct {
+        /** core_0_rcd_pdebugsp : RO; bitpos: [31:0]; default: 0;
+         *  recorded sp
+         */
+        uint32_t core_0_rcd_pdebugsp:32;
+    };
+    uint32_t val;
+} assist_debug_core_0_rcd_pdebugsp_reg_t;
+
+
+/** Group: exception monitor regsiter */
+/** Type of core_0_iram0_exception_monitor_0 register
+ *  exception monitor status register0
+ */
+typedef union {
+    struct {
+        /** core_0_iram0_recording_addr_0 : RO; bitpos: [23:0]; default: 0;
+         *  reg_core_0_iram0_recording_addr_0
+         */
+        uint32_t core_0_iram0_recording_addr_0:24;
+        /** core_0_iram0_recording_wr_0 : RO; bitpos: [24]; default: 0;
+         *  reg_core_0_iram0_recording_wr_0
+         */
+        uint32_t core_0_iram0_recording_wr_0:1;
+        /** core_0_iram0_recording_loadstore_0 : RO; bitpos: [25]; default: 0;
+         *  reg_core_0_iram0_recording_loadstore_0
+         */
+        uint32_t core_0_iram0_recording_loadstore_0:1;
+        uint32_t reserved_26:6;
+    };
+    uint32_t val;
+} assist_debug_core_0_iram0_exception_monitor_0_reg_t;
+
+/** Type of core_0_iram0_exception_monitor_1 register
+ *  exception monitor status register1
+ */
+typedef union {
+    struct {
+        /** core_0_iram0_recording_addr_1 : RO; bitpos: [23:0]; default: 0;
+         *  reg_core_0_iram0_recording_addr_1
+         */
+        uint32_t core_0_iram0_recording_addr_1:24;
+        /** core_0_iram0_recording_wr_1 : RO; bitpos: [24]; default: 0;
+         *  reg_core_0_iram0_recording_wr_1
+         */
+        uint32_t core_0_iram0_recording_wr_1:1;
+        /** core_0_iram0_recording_loadstore_1 : RO; bitpos: [25]; default: 0;
+         *  reg_core_0_iram0_recording_loadstore_1
+         */
+        uint32_t core_0_iram0_recording_loadstore_1:1;
+        uint32_t reserved_26:6;
+    };
+    uint32_t val;
+} assist_debug_core_0_iram0_exception_monitor_1_reg_t;
+
+/** Type of core_0_dram0_exception_monitor_0 register
+ *  exception monitor status register2
+ */
+typedef union {
+    struct {
+        /** core_0_dram0_recording_addr_0 : RO; bitpos: [23:0]; default: 0;
+         *  reg_core_0_dram0_recording_addr_0
+         */
+        uint32_t core_0_dram0_recording_addr_0:24;
+        /** core_0_dram0_recording_wr_0 : RO; bitpos: [24]; default: 0;
+         *  reg_core_0_dram0_recording_wr_0
+         */
+        uint32_t core_0_dram0_recording_wr_0:1;
+        /** core_0_dram0_recording_byteen_0 : RO; bitpos: [28:25]; default: 0;
+         *  reg_core_0_dram0_recording_byteen_0
+         */
+        uint32_t core_0_dram0_recording_byteen_0:4;
+        uint32_t reserved_29:3;
+    };
+    uint32_t val;
+} assist_debug_core_0_dram0_exception_monitor_0_reg_t;
+
+/** Type of core_0_dram0_exception_monitor_1 register
+ *  exception monitor status register3
+ */
+typedef union {
+    struct {
+        /** core_0_dram0_recording_pc_0 : RO; bitpos: [31:0]; default: 0;
+         *  reg_core_0_dram0_recording_pc_0
+         */
+        uint32_t core_0_dram0_recording_pc_0:32;
+    };
+    uint32_t val;
+} assist_debug_core_0_dram0_exception_monitor_1_reg_t;
+
+/** Type of core_0_dram0_exception_monitor_2 register
+ *  exception monitor status register4
+ */
+typedef union {
+    struct {
+        /** core_0_dram0_recording_addr_1 : RO; bitpos: [23:0]; default: 0;
+         *  reg_core_0_dram0_recording_addr_1
+         */
+        uint32_t core_0_dram0_recording_addr_1:24;
+        /** core_0_dram0_recording_wr_1 : RO; bitpos: [24]; default: 0;
+         *  reg_core_0_dram0_recording_wr_1
+         */
+        uint32_t core_0_dram0_recording_wr_1:1;
+        /** core_0_dram0_recording_byteen_1 : RO; bitpos: [28:25]; default: 0;
+         *  reg_core_0_dram0_recording_byteen_1
+         */
+        uint32_t core_0_dram0_recording_byteen_1:4;
+        uint32_t reserved_29:3;
+    };
+    uint32_t val;
+} assist_debug_core_0_dram0_exception_monitor_2_reg_t;
+
+/** Type of core_0_dram0_exception_monitor_3 register
+ *  exception monitor status register5
+ */
+typedef union {
+    struct {
+        /** core_0_dram0_recording_pc_1 : RO; bitpos: [31:0]; default: 0;
+         *  reg_core_0_dram0_recording_pc_1
+         */
+        uint32_t core_0_dram0_recording_pc_1:32;
+    };
+    uint32_t val;
+} assist_debug_core_0_dram0_exception_monitor_3_reg_t;
+
+/** Type of core_x_iram0_dram0_exception_monitor_0 register
+ *  exception monitor status register6
+ */
+typedef union {
+    struct {
+        /** core_x_iram0_dram0_limit_cycle_0 : R/W; bitpos: [19:0]; default: 0;
+         *  reg_core_x_iram0_dram0_limit_cycle_0
+         */
+        uint32_t core_x_iram0_dram0_limit_cycle_0:20;
+        uint32_t reserved_20:12;
+    };
+    uint32_t val;
+} assist_debug_core_x_iram0_dram0_exception_monitor_0_reg_t;
+
+/** Type of core_x_iram0_dram0_exception_monitor_1 register
+ *  exception monitor status register7
+ */
+typedef union {
+    struct {
+        /** core_x_iram0_dram0_limit_cycle_1 : R/W; bitpos: [19:0]; default: 0;
+         *  reg_core_x_iram0_dram0_limit_cycle_1
+         */
+        uint32_t core_x_iram0_dram0_limit_cycle_1:20;
+        uint32_t reserved_20:12;
+    };
+    uint32_t val;
+} assist_debug_core_x_iram0_dram0_exception_monitor_1_reg_t;
+
+
+/** Group: cpu status registers */
+/** Type of core_0_lastpc_before_exception register
+ *  cpu status register
+ */
+typedef union {
+    struct {
+        /** core_0_lastpc_before_exc : RO; bitpos: [31:0]; default: 0;
+         *  cpu's lastpc before exception
+         */
+        uint32_t core_0_lastpc_before_exc:32;
+    };
+    uint32_t val;
+} assist_debug_core_0_lastpc_before_exception_reg_t;
+
+/** Type of core_0_debug_mode register
+ *  cpu status register
+ */
+typedef union {
+    struct {
+        /** core_0_debug_mode : RO; bitpos: [0]; default: 0;
+         *  cpu debug mode status, 1 means cpu enter debug mode.
+         */
+        uint32_t core_0_debug_mode:1;
+        /** core_0_debug_module_active : RO; bitpos: [1]; default: 0;
+         *  cpu debug_module active status
+         */
+        uint32_t core_0_debug_module_active:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} assist_debug_core_0_debug_mode_reg_t;
+
+
+/** Group: Configuration Registers */
+/** Type of clock_gate register
+ *  clock register
+ */
+typedef union {
+    struct {
+        /** clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 force on the clock gate
+         */
+        uint32_t clk_en:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} assist_debug_clock_gate_reg_t;
+
+/** Type of date register
+ *  version register
+ */
+typedef union {
+    struct {
+        /** assist_debug_date : R/W; bitpos: [27:0]; default: 34640176;
+         *  version register
+         */
+        uint32_t assist_debug_date:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} assist_debug_date_reg_t;
+
+
+typedef struct assist_debug_dev_t {
+    volatile assist_debug_core_0_intr_ena_reg_t core_0_intr_ena;
+    volatile assist_debug_core_0_intr_raw_reg_t core_0_intr_raw;
+    volatile assist_debug_core_0_intr_rls_reg_t core_0_intr_rls;
+    volatile assist_debug_core_0_intr_clr_reg_t core_0_intr_clr;
+    volatile assist_debug_core_0_area_dram0_0_min_reg_t core_0_area_dram0_0_min;
+    volatile assist_debug_core_0_area_dram0_0_max_reg_t core_0_area_dram0_0_max;
+    volatile assist_debug_core_0_area_dram0_1_min_reg_t core_0_area_dram0_1_min;
+    volatile assist_debug_core_0_area_dram0_1_max_reg_t core_0_area_dram0_1_max;
+    volatile assist_debug_core_0_area_pif_0_min_reg_t core_0_area_pif_0_min;
+    volatile assist_debug_core_0_area_pif_0_max_reg_t core_0_area_pif_0_max;
+    volatile assist_debug_core_0_area_pif_1_min_reg_t core_0_area_pif_1_min;
+    volatile assist_debug_core_0_area_pif_1_max_reg_t core_0_area_pif_1_max;
+    volatile assist_debug_core_0_area_pc_reg_t core_0_area_pc;
+    volatile assist_debug_core_0_area_sp_reg_t core_0_area_sp;
+    volatile assist_debug_core_0_sp_min_reg_t core_0_sp_min;
+    volatile assist_debug_core_0_sp_max_reg_t core_0_sp_max;
+    volatile assist_debug_core_0_sp_pc_reg_t core_0_sp_pc;
+    volatile assist_debug_core_0_rcd_en_reg_t core_0_rcd_en;
+    volatile assist_debug_core_0_rcd_pdebugpc_reg_t core_0_rcd_pdebugpc;
+    volatile assist_debug_core_0_rcd_pdebugsp_reg_t core_0_rcd_pdebugsp;
+    volatile assist_debug_core_0_iram0_exception_monitor_0_reg_t core_0_iram0_exception_monitor_0;
+    volatile assist_debug_core_0_iram0_exception_monitor_1_reg_t core_0_iram0_exception_monitor_1;
+    volatile assist_debug_core_0_dram0_exception_monitor_0_reg_t core_0_dram0_exception_monitor_0;
+    volatile assist_debug_core_0_dram0_exception_monitor_1_reg_t core_0_dram0_exception_monitor_1;
+    volatile assist_debug_core_0_dram0_exception_monitor_2_reg_t core_0_dram0_exception_monitor_2;
+    volatile assist_debug_core_0_dram0_exception_monitor_3_reg_t core_0_dram0_exception_monitor_3;
+    volatile assist_debug_core_x_iram0_dram0_exception_monitor_0_reg_t core_x_iram0_dram0_exception_monitor_0;
+    volatile assist_debug_core_x_iram0_dram0_exception_monitor_1_reg_t core_x_iram0_dram0_exception_monitor_1;
+    volatile assist_debug_core_0_lastpc_before_exception_reg_t core_0_lastpc_before_exception;
+    volatile assist_debug_core_0_debug_mode_reg_t core_0_debug_mode;
+    volatile assist_debug_clock_gate_reg_t clock_gate;
+    uint32_t reserved_07c[224];
+    volatile assist_debug_date_reg_t date;
+} assist_debug_dev_t;
+
+extern assist_debug_dev_t ASSIST_DEBUG;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(assist_debug_dev_t) == 0x400, "Invalid size of assist_debug_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/ds_reg.h b/components/soc/esp32c6/include/soc/ds_reg.h
new file mode 100644
index 0000000000..4ca749c1de
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/ds_reg.h
@@ -0,0 +1,149 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** DS_Y_MEM register
+ *  memory that stores Y
+ */
+#define DS_Y_MEM (DR_REG_DS_BASE + 0x0)
+#define DS_Y_MEM_SIZE_BYTES 512
+
+/** DS_M_MEM register
+ *  memory that stores M
+ */
+#define DS_M_MEM (DR_REG_DS_BASE + 0x200)
+#define DS_M_MEM_SIZE_BYTES 512
+
+/** DS_RB_MEM register
+ *  memory that stores Rb
+ */
+#define DS_RB_MEM (DR_REG_DS_BASE + 0x400)
+#define DS_RB_MEM_SIZE_BYTES 512
+
+/** DS_BOX_MEM register
+ *  memory that stores BOX
+ */
+#define DS_BOX_MEM (DR_REG_DS_BASE + 0x600)
+#define DS_BOX_MEM_SIZE_BYTES 48
+
+/** DS_IV_MEM register
+ *  memory that stores IV
+ */
+#define DS_IV_MEM (DR_REG_DS_BASE + 0x630)
+#define DS_IV_MEM_SIZE_BYTES 16
+
+/** DS_X_MEM register
+ *  memory that stores X
+ */
+#define DS_X_MEM (DR_REG_DS_BASE + 0x800)
+#define DS_X_MEM_SIZE_BYTES 512
+
+/** DS_Z_MEM register
+ *  memory that stores Z
+ */
+#define DS_Z_MEM (DR_REG_DS_BASE + 0xa00)
+#define DS_Z_MEM_SIZE_BYTES 512
+
+/** DS_SET_START_REG register
+ *  DS start control register
+ */
+#define DS_SET_START_REG (DR_REG_DS_BASE + 0xe00)
+/** DS_SET_START : WT; bitpos: [0]; default: 0;
+ *  set this bit to start DS operation.
+ */
+#define DS_SET_START    (BIT(0))
+#define DS_SET_START_M  (DS_SET_START_V << DS_SET_START_S)
+#define DS_SET_START_V  0x00000001U
+#define DS_SET_START_S  0
+
+/** DS_SET_CONTINUE_REG register
+ *  DS continue control register
+ */
+#define DS_SET_CONTINUE_REG (DR_REG_DS_BASE + 0xe04)
+/** DS_SET_CONTINUE : WT; bitpos: [0]; default: 0;
+ *  set this bit to continue DS operation.
+ */
+#define DS_SET_CONTINUE    (BIT(0))
+#define DS_SET_CONTINUE_M  (DS_SET_CONTINUE_V << DS_SET_CONTINUE_S)
+#define DS_SET_CONTINUE_V  0x00000001U
+#define DS_SET_CONTINUE_S  0
+
+/** DS_SET_FINISH_REG register
+ *  DS finish control register
+ */
+#define DS_SET_FINISH_REG (DR_REG_DS_BASE + 0xe08)
+/** DS_SET_FINISH : WT; bitpos: [0]; default: 0;
+ *  Set this bit to finish DS process.
+ */
+#define DS_SET_FINISH    (BIT(0))
+#define DS_SET_FINISH_M  (DS_SET_FINISH_V << DS_SET_FINISH_S)
+#define DS_SET_FINISH_V  0x00000001U
+#define DS_SET_FINISH_S  0
+
+/** DS_QUERY_BUSY_REG register
+ *  DS query busy register
+ */
+#define DS_QUERY_BUSY_REG (DR_REG_DS_BASE + 0xe0c)
+/** DS_QUERY_BUSY : RO; bitpos: [0]; default: 0;
+ *  digital signature state. 1'b0: idle, 1'b1: busy
+ */
+#define DS_QUERY_BUSY    (BIT(0))
+#define DS_QUERY_BUSY_M  (DS_QUERY_BUSY_V << DS_QUERY_BUSY_S)
+#define DS_QUERY_BUSY_V  0x00000001U
+#define DS_QUERY_BUSY_S  0
+
+/** DS_QUERY_KEY_WRONG_REG register
+ *  DS query key-wrong counter register
+ */
+#define DS_QUERY_KEY_WRONG_REG (DR_REG_DS_BASE + 0xe10)
+/** DS_QUERY_KEY_WRONG : RO; bitpos: [3:0]; default: 0;
+ *  digital signature key wrong counter
+ */
+#define DS_QUERY_KEY_WRONG    0x0000000FU
+#define DS_QUERY_KEY_WRONG_M  (DS_QUERY_KEY_WRONG_V << DS_QUERY_KEY_WRONG_S)
+#define DS_QUERY_KEY_WRONG_V  0x0000000FU
+#define DS_QUERY_KEY_WRONG_S  0
+
+/** DS_QUERY_CHECK_REG register
+ *  DS query check result register
+ */
+#define DS_QUERY_CHECK_REG (DR_REG_DS_BASE + 0xe14)
+/** DS_MD_ERROR : RO; bitpos: [0]; default: 0;
+ *  MD checkout result. 1'b0: MD check pass, 1'b1: MD check fail
+ */
+#define DS_MD_ERROR    (BIT(0))
+#define DS_MD_ERROR_M  (DS_MD_ERROR_V << DS_MD_ERROR_S)
+#define DS_MD_ERROR_V  0x00000001U
+#define DS_MD_ERROR_S  0
+/** DS_PADDING_BAD : RO; bitpos: [1]; default: 0;
+ *  padding checkout result. 1'b0: a good padding, 1'b1: a bad padding
+ */
+#define DS_PADDING_BAD    (BIT(1))
+#define DS_PADDING_BAD_M  (DS_PADDING_BAD_V << DS_PADDING_BAD_S)
+#define DS_PADDING_BAD_V  0x00000001U
+#define DS_PADDING_BAD_S  1
+
+/** DS_DATE_REG register
+ *  DS version control register
+ */
+#define DS_DATE_REG (DR_REG_DS_BASE + 0xe20)
+/** DS_DATE : R/W; bitpos: [29:0]; default: 538969624;
+ *  ds version information
+ */
+#define DS_DATE    0x3FFFFFFFU
+#define DS_DATE_M  (DS_DATE_V << DS_DATE_S)
+#define DS_DATE_V  0x3FFFFFFFU
+#define DS_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/ds_struct.h b/components/soc/esp32c6/include/soc/ds_struct.h
new file mode 100644
index 0000000000..3a7d953c73
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/ds_struct.h
@@ -0,0 +1,149 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: memory type */
+
+/** Group: Control/Status registers */
+/** Type of set_start register
+ *  DS start control register
+ */
+typedef union {
+    struct {
+        /** set_start : WT; bitpos: [0]; default: 0;
+         *  set this bit to start DS operation.
+         */
+        uint32_t set_start:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} ds_set_start_reg_t;
+
+/** Type of set_continue register
+ *  DS continue control register
+ */
+typedef union {
+    struct {
+        /** set_continue : WT; bitpos: [0]; default: 0;
+         *  set this bit to continue DS operation.
+         */
+        uint32_t set_continue:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} ds_set_continue_reg_t;
+
+/** Type of set_finish register
+ *  DS finish control register
+ */
+typedef union {
+    struct {
+        /** set_finish : WT; bitpos: [0]; default: 0;
+         *  Set this bit to finish DS process.
+         */
+        uint32_t set_finish:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} ds_set_finish_reg_t;
+
+/** Type of query_busy register
+ *  DS query busy register
+ */
+typedef union {
+    struct {
+        /** query_busy : RO; bitpos: [0]; default: 0;
+         *  digital signature state. 1'b0: idle, 1'b1: busy
+         */
+        uint32_t query_busy:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} ds_query_busy_reg_t;
+
+/** Type of query_key_wrong register
+ *  DS query key-wrong counter register
+ */
+typedef union {
+    struct {
+        /** query_key_wrong : RO; bitpos: [3:0]; default: 0;
+         *  digital signature key wrong counter
+         */
+        uint32_t query_key_wrong:4;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} ds_query_key_wrong_reg_t;
+
+/** Type of query_check register
+ *  DS query check result register
+ */
+typedef union {
+    struct {
+        /** md_error : RO; bitpos: [0]; default: 0;
+         *  MD checkout result. 1'b0: MD check pass, 1'b1: MD check fail
+         */
+        uint32_t md_error:1;
+        /** padding_bad : RO; bitpos: [1]; default: 0;
+         *  padding checkout result. 1'b0: a good padding, 1'b1: a bad padding
+         */
+        uint32_t padding_bad:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} ds_query_check_reg_t;
+
+
+/** Group: version control register */
+/** Type of date register
+ *  DS version control register
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [29:0]; default: 538969624;
+         *  ds version information
+         */
+        uint32_t date:30;
+        uint32_t reserved_30:2;
+    };
+    uint32_t val;
+} ds_date_reg_t;
+
+
+typedef struct ds_dev_t {
+    volatile uint32_t y[128];
+    volatile uint32_t m[128];
+    volatile uint32_t rb[128];
+    volatile uint32_t box[12];
+    volatile uint32_t iv[4];
+    uint32_t reserved_640[112];
+    volatile uint32_t x[128];
+    volatile uint32_t z[128];
+    uint32_t reserved_c00[128];
+    volatile ds_set_start_reg_t set_start;
+    volatile ds_set_continue_reg_t set_continue;
+    volatile ds_set_finish_reg_t set_finish;
+    volatile ds_query_busy_reg_t query_busy;
+    volatile ds_query_key_wrong_reg_t query_key_wrong;
+    volatile ds_query_check_reg_t query_check;
+    uint32_t reserved_e18[2];
+    volatile ds_date_reg_t date;
+} ds_dev_t;
+
+extern ds_dev_t DS;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(ds_dev_t) == 0xe24, "Invalid size of ds_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/ecc_mult_reg.h b/components/soc/esp32c6/include/soc/ecc_mult_reg.h
new file mode 100644
index 0000000000..dca2cc1206
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/ecc_mult_reg.h
@@ -0,0 +1,158 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** ECC_MULT_INT_RAW_REG register
+ *  ECC interrupt raw register, valid in level.
+ */
+#define ECC_MULT_INT_RAW_REG (DR_REG_ECC_MULT_BASE + 0xc)
+/** ECC_MULT_CALC_DONE_INT_RAW : RO/WTC/SS; bitpos: [0]; default: 0;
+ *  The raw interrupt status bit  for the ecc_calc_done_int interrupt
+ */
+#define ECC_MULT_CALC_DONE_INT_RAW    (BIT(0))
+#define ECC_MULT_CALC_DONE_INT_RAW_M  (ECC_MULT_CALC_DONE_INT_RAW_V << ECC_MULT_CALC_DONE_INT_RAW_S)
+#define ECC_MULT_CALC_DONE_INT_RAW_V  0x00000001U
+#define ECC_MULT_CALC_DONE_INT_RAW_S  0
+
+/** ECC_MULT_INT_ST_REG register
+ *  ECC interrupt status register.
+ */
+#define ECC_MULT_INT_ST_REG (DR_REG_ECC_MULT_BASE + 0x10)
+/** ECC_MULT_CALC_DONE_INT_ST : RO; bitpos: [0]; default: 0;
+ *  The masked interrupt status bit  for the ecc_calc_done_int interrupt
+ */
+#define ECC_MULT_CALC_DONE_INT_ST    (BIT(0))
+#define ECC_MULT_CALC_DONE_INT_ST_M  (ECC_MULT_CALC_DONE_INT_ST_V << ECC_MULT_CALC_DONE_INT_ST_S)
+#define ECC_MULT_CALC_DONE_INT_ST_V  0x00000001U
+#define ECC_MULT_CALC_DONE_INT_ST_S  0
+
+/** ECC_MULT_INT_ENA_REG register
+ *  ECC interrupt enable register.
+ */
+#define ECC_MULT_INT_ENA_REG (DR_REG_ECC_MULT_BASE + 0x14)
+/** ECC_MULT_CALC_DONE_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  The interrupt enable bit  for the ecc_calc_done_int interrupt
+ */
+#define ECC_MULT_CALC_DONE_INT_ENA    (BIT(0))
+#define ECC_MULT_CALC_DONE_INT_ENA_M  (ECC_MULT_CALC_DONE_INT_ENA_V << ECC_MULT_CALC_DONE_INT_ENA_S)
+#define ECC_MULT_CALC_DONE_INT_ENA_V  0x00000001U
+#define ECC_MULT_CALC_DONE_INT_ENA_S  0
+
+/** ECC_MULT_INT_CLR_REG register
+ *  ECC interrupt clear register.
+ */
+#define ECC_MULT_INT_CLR_REG (DR_REG_ECC_MULT_BASE + 0x18)
+/** ECC_MULT_CALC_DONE_INT_CLR : WT; bitpos: [0]; default: 0;
+ *  Set this bit to clear the ecc_calc_done_int interrupt
+ */
+#define ECC_MULT_CALC_DONE_INT_CLR    (BIT(0))
+#define ECC_MULT_CALC_DONE_INT_CLR_M  (ECC_MULT_CALC_DONE_INT_CLR_V << ECC_MULT_CALC_DONE_INT_CLR_S)
+#define ECC_MULT_CALC_DONE_INT_CLR_V  0x00000001U
+#define ECC_MULT_CALC_DONE_INT_CLR_S  0
+
+/** ECC_MULT_CONF_REG register
+ *  ECC configure register
+ */
+#define ECC_MULT_CONF_REG (DR_REG_ECC_MULT_BASE + 0x1c)
+/** ECC_MULT_START : R/W/SC; bitpos: [0]; default: 0;
+ *  Write 1 to start caculation of ECC Accelerator. This bit will be self-cleared after
+ *  the caculatrion is done.
+ */
+#define ECC_MULT_START    (BIT(0))
+#define ECC_MULT_START_M  (ECC_MULT_START_V << ECC_MULT_START_S)
+#define ECC_MULT_START_V  0x00000001U
+#define ECC_MULT_START_S  0
+/** ECC_MULT_RESET : WT; bitpos: [1]; default: 0;
+ *  Write 1 to reset ECC Accelerator.
+ */
+#define ECC_MULT_RESET    (BIT(1))
+#define ECC_MULT_RESET_M  (ECC_MULT_RESET_V << ECC_MULT_RESET_S)
+#define ECC_MULT_RESET_V  0x00000001U
+#define ECC_MULT_RESET_S  1
+/** ECC_MULT_KEY_LENGTH : R/W; bitpos: [2]; default: 0;
+ *  The key length mode bit of ECC Accelerator.  0: P-192.  1: P-256.
+ */
+#define ECC_MULT_KEY_LENGTH    (BIT(2))
+#define ECC_MULT_KEY_LENGTH_M  (ECC_MULT_KEY_LENGTH_V << ECC_MULT_KEY_LENGTH_S)
+#define ECC_MULT_KEY_LENGTH_V  0x00000001U
+#define ECC_MULT_KEY_LENGTH_S  2
+/** ECC_MULT_SECURITY_MODE : R/W; bitpos: [3]; default: 0;
+ *  Reserved
+ */
+#define ECC_MULT_SECURITY_MODE    (BIT(3))
+#define ECC_MULT_SECURITY_MODE_M  (ECC_MULT_SECURITY_MODE_V << ECC_MULT_SECURITY_MODE_S)
+#define ECC_MULT_SECURITY_MODE_V  0x00000001U
+#define ECC_MULT_SECURITY_MODE_S  3
+/** ECC_MULT_CLK_EN : R/W; bitpos: [4]; default: 0;
+ *  Write 1 to force on register clock gate.
+ */
+#define ECC_MULT_CLK_EN    (BIT(4))
+#define ECC_MULT_CLK_EN_M  (ECC_MULT_CLK_EN_V << ECC_MULT_CLK_EN_S)
+#define ECC_MULT_CLK_EN_V  0x00000001U
+#define ECC_MULT_CLK_EN_S  4
+/** ECC_MULT_WORK_MODE : R/W; bitpos: [7:5]; default: 0;
+ *  The work mode bits of ECC Accelerator. 0: Point Mult Mode. 1: Division mode. 2:
+ *  Point verification mode. 3: Point Verif+mult mode. 4: Jacobian Point Mult Mode. 5:
+ *  Reserved. 6: Jacobian Point Verification Mode. 7: Point Verif + Jacobian Mult Mode.
+ */
+#define ECC_MULT_WORK_MODE    0x00000007U
+#define ECC_MULT_WORK_MODE_M  (ECC_MULT_WORK_MODE_V << ECC_MULT_WORK_MODE_S)
+#define ECC_MULT_WORK_MODE_V  0x00000007U
+#define ECC_MULT_WORK_MODE_S  5
+/** ECC_MULT_VERIFICATION_RESULT : RO/SS; bitpos: [8]; default: 0;
+ *  The verification result bit of ECC Accelerator, only valid when calculation is done.
+ */
+#define ECC_MULT_VERIFICATION_RESULT    (BIT(8))
+#define ECC_MULT_VERIFICATION_RESULT_M  (ECC_MULT_VERIFICATION_RESULT_V << ECC_MULT_VERIFICATION_RESULT_S)
+#define ECC_MULT_VERIFICATION_RESULT_V  0x00000001U
+#define ECC_MULT_VERIFICATION_RESULT_S  8
+/** ECC_MULT_MEM_CLOCK_GATE_FORCE_ON : R/W; bitpos: [31]; default: 1;
+ *  ECC memory clock gate force on register
+ */
+#define ECC_MULT_MEM_CLOCK_GATE_FORCE_ON    (BIT(31))
+#define ECC_MULT_MEM_CLOCK_GATE_FORCE_ON_M  (ECC_MULT_MEM_CLOCK_GATE_FORCE_ON_V << ECC_MULT_MEM_CLOCK_GATE_FORCE_ON_S)
+#define ECC_MULT_MEM_CLOCK_GATE_FORCE_ON_V  0x00000001U
+#define ECC_MULT_MEM_CLOCK_GATE_FORCE_ON_S  31
+
+/** ECC_MULT_DATE_REG register
+ *  Version control register
+ */
+#define ECC_MULT_DATE_REG (DR_REG_ECC_MULT_BASE + 0xfc)
+/** ECC_MULT_DATE : R/W; bitpos: [27:0]; default: 35656256;
+ *  ECC mult version control register
+ */
+#define ECC_MULT_DATE    0x0FFFFFFFU
+#define ECC_MULT_DATE_M  (ECC_MULT_DATE_V << ECC_MULT_DATE_S)
+#define ECC_MULT_DATE_V  0x0FFFFFFFU
+#define ECC_MULT_DATE_S  0
+
+/** ECC_MULT_K_MEM register
+ *  The memory that stores k.
+ */
+#define ECC_MULT_K_MEM (DR_REG_ECC_MULT_BASE + 0x100)
+#define ECC_MULT_K_MEM_SIZE_BYTES 32
+
+/** ECC_MULT_PX_MEM register
+ *  The memory that stores Px.
+ */
+#define ECC_MULT_PX_MEM (DR_REG_ECC_MULT_BASE + 0x120)
+#define ECC_MULT_PX_MEM_SIZE_BYTES 32
+
+/** ECC_MULT_PY_MEM register
+ *  The memory that stores Py.
+ */
+#define ECC_MULT_PY_MEM (DR_REG_ECC_MULT_BASE + 0x140)
+#define ECC_MULT_PY_MEM_SIZE_BYTES 32
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/ecc_mult_struct.h b/components/soc/esp32c6/include/soc/ecc_mult_struct.h
new file mode 100644
index 0000000000..c120fb068d
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/ecc_mult_struct.h
@@ -0,0 +1,158 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: Memory data */
+
+/** Group: Interrupt registers */
+/** Type of int_raw register
+ *  ECC interrupt raw register, valid in level.
+ */
+typedef union {
+    struct {
+        /** calc_done_int_raw : RO/WTC/SS; bitpos: [0]; default: 0;
+         *  The raw interrupt status bit  for the ecc_calc_done_int interrupt
+         */
+        uint32_t calc_done_int_raw:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} ecc_mult_int_raw_reg_t;
+
+/** Type of int_st register
+ *  ECC interrupt status register.
+ */
+typedef union {
+    struct {
+        /** calc_done_int_st : RO; bitpos: [0]; default: 0;
+         *  The masked interrupt status bit  for the ecc_calc_done_int interrupt
+         */
+        uint32_t calc_done_int_st:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} ecc_mult_int_st_reg_t;
+
+/** Type of int_ena register
+ *  ECC interrupt enable register.
+ */
+typedef union {
+    struct {
+        /** calc_done_int_ena : R/W; bitpos: [0]; default: 0;
+         *  The interrupt enable bit  for the ecc_calc_done_int interrupt
+         */
+        uint32_t calc_done_int_ena:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} ecc_mult_int_ena_reg_t;
+
+/** Type of int_clr register
+ *  ECC interrupt clear register.
+ */
+typedef union {
+    struct {
+        /** calc_done_int_clr : WT; bitpos: [0]; default: 0;
+         *  Set this bit to clear the ecc_calc_done_int interrupt
+         */
+        uint32_t calc_done_int_clr:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} ecc_mult_int_clr_reg_t;
+
+
+/** Group: RX Control and configuration registers */
+/** Type of conf register
+ *  ECC configure register
+ */
+typedef union {
+    struct {
+        /** start : R/W/SC; bitpos: [0]; default: 0;
+         *  Write 1 to start caculation of ECC Accelerator. This bit will be self-cleared after
+         *  the caculatrion is done.
+         */
+        uint32_t start:1;
+        /** reset : WT; bitpos: [1]; default: 0;
+         *  Write 1 to reset ECC Accelerator.
+         */
+        uint32_t reset:1;
+        /** key_length : R/W; bitpos: [2]; default: 0;
+         *  The key length mode bit of ECC Accelerator.  0: P-192.  1: P-256.
+         */
+        uint32_t key_length:1;
+        /** security_mode : R/W; bitpos: [3]; default: 0;
+         *  Reserved
+         */
+        uint32_t security_mode:1;
+        /** clk_en : R/W; bitpos: [4]; default: 0;
+         *  Write 1 to force on register clock gate.
+         */
+        uint32_t clk_en:1;
+        /** work_mode : R/W; bitpos: [7:5]; default: 0;
+         *  The work mode bits of ECC Accelerator. 0: Point Mult Mode. 1: Division mode. 2:
+         *  Point verification mode. 3: Point Verif+mult mode. 4: Jacobian Point Mult Mode. 5:
+         *  Reserved. 6: Jacobian Point Verification Mode. 7: Point Verif + Jacobian Mult Mode.
+         */
+        uint32_t work_mode:3;
+        /** verification_result : RO/SS; bitpos: [8]; default: 0;
+         *  The verification result bit of ECC Accelerator, only valid when calculation is done.
+         */
+        uint32_t verification_result:1;
+        uint32_t reserved_9:22;
+        /** mem_clock_gate_force_on : R/W; bitpos: [31]; default: 1;
+         *  ECC memory clock gate force on register
+         */
+        uint32_t mem_clock_gate_force_on:1;
+    };
+    uint32_t val;
+} ecc_mult_conf_reg_t;
+
+
+/** Group: Version register */
+/** Type of date register
+ *  Version control register
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [27:0]; default: 35656256;
+         *  ECC mult version control register
+         */
+        uint32_t date:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} ecc_mult_date_reg_t;
+
+
+typedef struct ecc_mult_dev_t {
+    uint32_t reserved_000[3];
+    volatile ecc_mult_int_raw_reg_t int_raw;
+    volatile ecc_mult_int_st_reg_t int_st;
+    volatile ecc_mult_int_ena_reg_t int_ena;
+    volatile ecc_mult_int_clr_reg_t int_clr;
+    volatile ecc_mult_conf_reg_t conf;
+    uint32_t reserved_020[55];
+    volatile ecc_mult_date_reg_t date;
+    volatile uint32_t k[8];
+    volatile uint32_t px[8];
+    volatile uint32_t py[8];
+} ecc_mult_dev_t;
+
+extern ecc_mult_dev_t ECC;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(ecc_mult_dev_t) == 0x160, "Invalid size of ecc_mult_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/efuse_reg.h b/components/soc/esp32c6/include/soc/efuse_reg.h
new file mode 100644
index 0000000000..7b55a151d6
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/efuse_reg.h
@@ -0,0 +1,2501 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** EFUSE_PGM_DATA0_REG register
+ *  Register 0 that stores data to be programmed.
+ */
+#define EFUSE_PGM_DATA0_REG (DR_REG_EFUSE_BASE + 0x0)
+/** EFUSE_PGM_DATA_0 : R/W; bitpos: [31:0]; default: 0;
+ *  Configures the 0th 32-bit data to be programmed.
+ */
+#define EFUSE_PGM_DATA_0    0xFFFFFFFFU
+#define EFUSE_PGM_DATA_0_M  (EFUSE_PGM_DATA_0_V << EFUSE_PGM_DATA_0_S)
+#define EFUSE_PGM_DATA_0_V  0xFFFFFFFFU
+#define EFUSE_PGM_DATA_0_S  0
+
+/** EFUSE_PGM_DATA1_REG register
+ *  Register 1 that stores data to be programmed.
+ */
+#define EFUSE_PGM_DATA1_REG (DR_REG_EFUSE_BASE + 0x4)
+/** EFUSE_PGM_DATA_1 : R/W; bitpos: [31:0]; default: 0;
+ *  Configures the 1st 32-bit data to be programmed.
+ */
+#define EFUSE_PGM_DATA_1    0xFFFFFFFFU
+#define EFUSE_PGM_DATA_1_M  (EFUSE_PGM_DATA_1_V << EFUSE_PGM_DATA_1_S)
+#define EFUSE_PGM_DATA_1_V  0xFFFFFFFFU
+#define EFUSE_PGM_DATA_1_S  0
+
+/** EFUSE_PGM_DATA2_REG register
+ *  Register 2 that stores data to be programmed.
+ */
+#define EFUSE_PGM_DATA2_REG (DR_REG_EFUSE_BASE + 0x8)
+/** EFUSE_PGM_DATA_2 : R/W; bitpos: [31:0]; default: 0;
+ *  Configures the 2nd 32-bit data to be programmed.
+ */
+#define EFUSE_PGM_DATA_2    0xFFFFFFFFU
+#define EFUSE_PGM_DATA_2_M  (EFUSE_PGM_DATA_2_V << EFUSE_PGM_DATA_2_S)
+#define EFUSE_PGM_DATA_2_V  0xFFFFFFFFU
+#define EFUSE_PGM_DATA_2_S  0
+
+/** EFUSE_PGM_DATA3_REG register
+ *  Register 3 that stores data to be programmed.
+ */
+#define EFUSE_PGM_DATA3_REG (DR_REG_EFUSE_BASE + 0xc)
+/** EFUSE_PGM_DATA_3 : R/W; bitpos: [31:0]; default: 0;
+ *  Configures the 3rd 32-bit data to be programmed.
+ */
+#define EFUSE_PGM_DATA_3    0xFFFFFFFFU
+#define EFUSE_PGM_DATA_3_M  (EFUSE_PGM_DATA_3_V << EFUSE_PGM_DATA_3_S)
+#define EFUSE_PGM_DATA_3_V  0xFFFFFFFFU
+#define EFUSE_PGM_DATA_3_S  0
+
+/** EFUSE_PGM_DATA4_REG register
+ *  Register 4 that stores data to be programmed.
+ */
+#define EFUSE_PGM_DATA4_REG (DR_REG_EFUSE_BASE + 0x10)
+/** EFUSE_PGM_DATA_4 : R/W; bitpos: [31:0]; default: 0;
+ *  Configures the 4th 32-bit data to be programmed.
+ */
+#define EFUSE_PGM_DATA_4    0xFFFFFFFFU
+#define EFUSE_PGM_DATA_4_M  (EFUSE_PGM_DATA_4_V << EFUSE_PGM_DATA_4_S)
+#define EFUSE_PGM_DATA_4_V  0xFFFFFFFFU
+#define EFUSE_PGM_DATA_4_S  0
+
+/** EFUSE_PGM_DATA5_REG register
+ *  Register 5 that stores data to be programmed.
+ */
+#define EFUSE_PGM_DATA5_REG (DR_REG_EFUSE_BASE + 0x14)
+/** EFUSE_PGM_DATA_5 : R/W; bitpos: [31:0]; default: 0;
+ *  Configures the 5th 32-bit data to be programmed.
+ */
+#define EFUSE_PGM_DATA_5    0xFFFFFFFFU
+#define EFUSE_PGM_DATA_5_M  (EFUSE_PGM_DATA_5_V << EFUSE_PGM_DATA_5_S)
+#define EFUSE_PGM_DATA_5_V  0xFFFFFFFFU
+#define EFUSE_PGM_DATA_5_S  0
+
+/** EFUSE_PGM_DATA6_REG register
+ *  Register 6 that stores data to be programmed.
+ */
+#define EFUSE_PGM_DATA6_REG (DR_REG_EFUSE_BASE + 0x18)
+/** EFUSE_PGM_DATA_6 : R/W; bitpos: [31:0]; default: 0;
+ *  Configures the 6th 32-bit data to be programmed.
+ */
+#define EFUSE_PGM_DATA_6    0xFFFFFFFFU
+#define EFUSE_PGM_DATA_6_M  (EFUSE_PGM_DATA_6_V << EFUSE_PGM_DATA_6_S)
+#define EFUSE_PGM_DATA_6_V  0xFFFFFFFFU
+#define EFUSE_PGM_DATA_6_S  0
+
+/** EFUSE_PGM_DATA7_REG register
+ *  Register 7 that stores data to be programmed.
+ */
+#define EFUSE_PGM_DATA7_REG (DR_REG_EFUSE_BASE + 0x1c)
+/** EFUSE_PGM_DATA_7 : R/W; bitpos: [31:0]; default: 0;
+ *  Configures the 7th 32-bit data to be programmed.
+ */
+#define EFUSE_PGM_DATA_7    0xFFFFFFFFU
+#define EFUSE_PGM_DATA_7_M  (EFUSE_PGM_DATA_7_V << EFUSE_PGM_DATA_7_S)
+#define EFUSE_PGM_DATA_7_V  0xFFFFFFFFU
+#define EFUSE_PGM_DATA_7_S  0
+
+/** EFUSE_PGM_CHECK_VALUE0_REG register
+ *  Register 0 that stores the RS code to be programmed.
+ */
+#define EFUSE_PGM_CHECK_VALUE0_REG (DR_REG_EFUSE_BASE + 0x20)
+/** EFUSE_PGM_RS_DATA_0 : R/W; bitpos: [31:0]; default: 0;
+ *  Configures the 0th 32-bit RS code to be programmed.
+ */
+#define EFUSE_PGM_RS_DATA_0    0xFFFFFFFFU
+#define EFUSE_PGM_RS_DATA_0_M  (EFUSE_PGM_RS_DATA_0_V << EFUSE_PGM_RS_DATA_0_S)
+#define EFUSE_PGM_RS_DATA_0_V  0xFFFFFFFFU
+#define EFUSE_PGM_RS_DATA_0_S  0
+
+/** EFUSE_PGM_CHECK_VALUE1_REG register
+ *  Register 1 that stores the RS code to be programmed.
+ */
+#define EFUSE_PGM_CHECK_VALUE1_REG (DR_REG_EFUSE_BASE + 0x24)
+/** EFUSE_PGM_RS_DATA_1 : R/W; bitpos: [31:0]; default: 0;
+ *  Configures the 1st 32-bit RS code to be programmed.
+ */
+#define EFUSE_PGM_RS_DATA_1    0xFFFFFFFFU
+#define EFUSE_PGM_RS_DATA_1_M  (EFUSE_PGM_RS_DATA_1_V << EFUSE_PGM_RS_DATA_1_S)
+#define EFUSE_PGM_RS_DATA_1_V  0xFFFFFFFFU
+#define EFUSE_PGM_RS_DATA_1_S  0
+
+/** EFUSE_PGM_CHECK_VALUE2_REG register
+ *  Register 2 that stores the RS code to be programmed.
+ */
+#define EFUSE_PGM_CHECK_VALUE2_REG (DR_REG_EFUSE_BASE + 0x28)
+/** EFUSE_PGM_RS_DATA_2 : R/W; bitpos: [31:0]; default: 0;
+ *  Configures the 2nd 32-bit RS code to be programmed.
+ */
+#define EFUSE_PGM_RS_DATA_2    0xFFFFFFFFU
+#define EFUSE_PGM_RS_DATA_2_M  (EFUSE_PGM_RS_DATA_2_V << EFUSE_PGM_RS_DATA_2_S)
+#define EFUSE_PGM_RS_DATA_2_V  0xFFFFFFFFU
+#define EFUSE_PGM_RS_DATA_2_S  0
+
+/** EFUSE_RD_WR_DIS_REG register
+ *  BLOCK0 data register 0.
+ */
+#define EFUSE_RD_WR_DIS_REG (DR_REG_EFUSE_BASE + 0x2c)
+/** EFUSE_WR_DIS : RO; bitpos: [31:0]; default: 0;
+ *  Represents whether programming of individual eFuse memory bit is disabled or
+ *  enabled. 1: Disabled. 0 Enabled.
+ */
+#define EFUSE_WR_DIS    0xFFFFFFFFU
+#define EFUSE_WR_DIS_M  (EFUSE_WR_DIS_V << EFUSE_WR_DIS_S)
+#define EFUSE_WR_DIS_V  0xFFFFFFFFU
+#define EFUSE_WR_DIS_S  0
+
+/** EFUSE_RD_REPEAT_DATA0_REG register
+ *  BLOCK0 data register 1.
+ */
+#define EFUSE_RD_REPEAT_DATA0_REG (DR_REG_EFUSE_BASE + 0x30)
+/** EFUSE_RD_DIS : RO; bitpos: [6:0]; default: 0;
+ *  Represents whether reading of individual eFuse block(block4~block10) is disabled or
+ *  enabled. 1: disabled. 0: enabled.
+ */
+#define EFUSE_RD_DIS    0x0000007FU
+#define EFUSE_RD_DIS_M  (EFUSE_RD_DIS_V << EFUSE_RD_DIS_S)
+#define EFUSE_RD_DIS_V  0x0000007FU
+#define EFUSE_RD_DIS_S  0
+/** EFUSE_SWAP_UART_SDIO_EN : RO; bitpos: [7]; default: 0;
+ *  Represents whether pad of uart and sdio is swapped or not. 1: swapped. 0: not
+ *  swapped.
+ */
+#define EFUSE_SWAP_UART_SDIO_EN    (BIT(7))
+#define EFUSE_SWAP_UART_SDIO_EN_M  (EFUSE_SWAP_UART_SDIO_EN_V << EFUSE_SWAP_UART_SDIO_EN_S)
+#define EFUSE_SWAP_UART_SDIO_EN_V  0x00000001U
+#define EFUSE_SWAP_UART_SDIO_EN_S  7
+/** EFUSE_DIS_ICACHE : RO; bitpos: [8]; default: 0;
+ *  Represents whether icache is disabled or enabled. 1: disabled. 0: enabled.
+ */
+#define EFUSE_DIS_ICACHE    (BIT(8))
+#define EFUSE_DIS_ICACHE_M  (EFUSE_DIS_ICACHE_V << EFUSE_DIS_ICACHE_S)
+#define EFUSE_DIS_ICACHE_V  0x00000001U
+#define EFUSE_DIS_ICACHE_S  8
+/** EFUSE_DIS_USB_JTAG : RO; bitpos: [9]; default: 0;
+ *  Represents whether the function of usb switch to jtag is disabled or enabled. 1:
+ *  disabled. 0: enabled.
+ */
+#define EFUSE_DIS_USB_JTAG    (BIT(9))
+#define EFUSE_DIS_USB_JTAG_M  (EFUSE_DIS_USB_JTAG_V << EFUSE_DIS_USB_JTAG_S)
+#define EFUSE_DIS_USB_JTAG_V  0x00000001U
+#define EFUSE_DIS_USB_JTAG_S  9
+/** EFUSE_DIS_DOWNLOAD_ICACHE : RO; bitpos: [10]; default: 0;
+ *  Represents whether icache is disabled or enabled in Download mode. 1: disabled. 0:
+ *  enabled.
+ */
+#define EFUSE_DIS_DOWNLOAD_ICACHE    (BIT(10))
+#define EFUSE_DIS_DOWNLOAD_ICACHE_M  (EFUSE_DIS_DOWNLOAD_ICACHE_V << EFUSE_DIS_DOWNLOAD_ICACHE_S)
+#define EFUSE_DIS_DOWNLOAD_ICACHE_V  0x00000001U
+#define EFUSE_DIS_DOWNLOAD_ICACHE_S  10
+/** EFUSE_DIS_USB_SERIAL_JTAG : RO; bitpos: [11]; default: 0;
+ *  Represents whether USB-Serial-JTAG is disabled or enabled. 1: disabled. 0: enabled.
+ */
+#define EFUSE_DIS_USB_SERIAL_JTAG    (BIT(11))
+#define EFUSE_DIS_USB_SERIAL_JTAG_M  (EFUSE_DIS_USB_SERIAL_JTAG_V << EFUSE_DIS_USB_SERIAL_JTAG_S)
+#define EFUSE_DIS_USB_SERIAL_JTAG_V  0x00000001U
+#define EFUSE_DIS_USB_SERIAL_JTAG_S  11
+/** EFUSE_DIS_FORCE_DOWNLOAD : RO; bitpos: [12]; default: 0;
+ *  Represents whether the function that forces chip into download mode is disabled or
+ *  enabled. 1: disabled. 0: enabled.
+ */
+#define EFUSE_DIS_FORCE_DOWNLOAD    (BIT(12))
+#define EFUSE_DIS_FORCE_DOWNLOAD_M  (EFUSE_DIS_FORCE_DOWNLOAD_V << EFUSE_DIS_FORCE_DOWNLOAD_S)
+#define EFUSE_DIS_FORCE_DOWNLOAD_V  0x00000001U
+#define EFUSE_DIS_FORCE_DOWNLOAD_S  12
+/** EFUSE_SPI_DOWNLOAD_MSPI_DIS : RO; bitpos: [13]; default: 0;
+ *  Represents whether SPI0 controller during boot_mode_download is disabled or
+ *  enabled. 1: disabled. 0: enabled.
+ */
+#define EFUSE_SPI_DOWNLOAD_MSPI_DIS    (BIT(13))
+#define EFUSE_SPI_DOWNLOAD_MSPI_DIS_M  (EFUSE_SPI_DOWNLOAD_MSPI_DIS_V << EFUSE_SPI_DOWNLOAD_MSPI_DIS_S)
+#define EFUSE_SPI_DOWNLOAD_MSPI_DIS_V  0x00000001U
+#define EFUSE_SPI_DOWNLOAD_MSPI_DIS_S  13
+/** EFUSE_DIS_CAN : RO; bitpos: [14]; default: 0;
+ *  Represents whether TWAI function is disabled or enabled. 1: disabled. 0: enabled.
+ */
+#define EFUSE_DIS_CAN    (BIT(14))
+#define EFUSE_DIS_CAN_M  (EFUSE_DIS_CAN_V << EFUSE_DIS_CAN_S)
+#define EFUSE_DIS_CAN_V  0x00000001U
+#define EFUSE_DIS_CAN_S  14
+/** EFUSE_JTAG_SEL_ENABLE : RO; bitpos: [15]; default: 0;
+ *  Represents whether the selection between usb_to_jtag and pad_to_jtag through
+ *  strapping gpio15 when both EFUSE_DIS_PAD_JTAG and EFUSE_DIS_USB_JTAG are equal to 0
+ *  is enabled or disabled. 1: enabled. 0: disabled.
+ */
+#define EFUSE_JTAG_SEL_ENABLE    (BIT(15))
+#define EFUSE_JTAG_SEL_ENABLE_M  (EFUSE_JTAG_SEL_ENABLE_V << EFUSE_JTAG_SEL_ENABLE_S)
+#define EFUSE_JTAG_SEL_ENABLE_V  0x00000001U
+#define EFUSE_JTAG_SEL_ENABLE_S  15
+/** EFUSE_SOFT_DIS_JTAG : RO; bitpos: [18:16]; default: 0;
+ *  Represents whether JTAG is disabled in soft way. Odd number: disabled. Even number:
+ *  enabled.
+ */
+#define EFUSE_SOFT_DIS_JTAG    0x00000007U
+#define EFUSE_SOFT_DIS_JTAG_M  (EFUSE_SOFT_DIS_JTAG_V << EFUSE_SOFT_DIS_JTAG_S)
+#define EFUSE_SOFT_DIS_JTAG_V  0x00000007U
+#define EFUSE_SOFT_DIS_JTAG_S  16
+/** EFUSE_DIS_PAD_JTAG : RO; bitpos: [19]; default: 0;
+ *  Represents whether JTAG is disabled in the hard way(permanently). 1: disabled. 0:
+ *  enabled.
+ */
+#define EFUSE_DIS_PAD_JTAG    (BIT(19))
+#define EFUSE_DIS_PAD_JTAG_M  (EFUSE_DIS_PAD_JTAG_V << EFUSE_DIS_PAD_JTAG_S)
+#define EFUSE_DIS_PAD_JTAG_V  0x00000001U
+#define EFUSE_DIS_PAD_JTAG_S  19
+/** EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT : RO; bitpos: [20]; default: 0;
+ *  Represents whether flash encrypt function is disabled or enabled(except in SPI boot
+ *  mode). 1: disabled. 0: enabled.
+ */
+#define EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT    (BIT(20))
+#define EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT_M  (EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT_V << EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT_S)
+#define EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT_V  0x00000001U
+#define EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT_S  20
+/** EFUSE_USB_DREFH : RO; bitpos: [22:21]; default: 0;
+ *  Represents the single-end input threhold vrefh, 1.76 V to 2 V with step of 80 mV.
+ */
+#define EFUSE_USB_DREFH    0x00000003U
+#define EFUSE_USB_DREFH_M  (EFUSE_USB_DREFH_V << EFUSE_USB_DREFH_S)
+#define EFUSE_USB_DREFH_V  0x00000003U
+#define EFUSE_USB_DREFH_S  21
+/** EFUSE_USB_DREFL : RO; bitpos: [24:23]; default: 0;
+ *  Represents the single-end input threhold vrefl, 1.76 V to 2 V with step of 80 mV.
+ */
+#define EFUSE_USB_DREFL    0x00000003U
+#define EFUSE_USB_DREFL_M  (EFUSE_USB_DREFL_V << EFUSE_USB_DREFL_S)
+#define EFUSE_USB_DREFL_V  0x00000003U
+#define EFUSE_USB_DREFL_S  23
+/** EFUSE_USB_EXCHG_PINS : RO; bitpos: [25]; default: 0;
+ *  Represents whether the D+ and D- pins is exchanged. 1: exchanged. 0: not exchanged.
+ */
+#define EFUSE_USB_EXCHG_PINS    (BIT(25))
+#define EFUSE_USB_EXCHG_PINS_M  (EFUSE_USB_EXCHG_PINS_V << EFUSE_USB_EXCHG_PINS_S)
+#define EFUSE_USB_EXCHG_PINS_V  0x00000001U
+#define EFUSE_USB_EXCHG_PINS_S  25
+/** EFUSE_VDD_SPI_AS_GPIO : RO; bitpos: [26]; default: 0;
+ *  Represents whether vdd spi pin is functioned as gpio. 1: functioned. 0: not
+ *  functioned.
+ */
+#define EFUSE_VDD_SPI_AS_GPIO    (BIT(26))
+#define EFUSE_VDD_SPI_AS_GPIO_M  (EFUSE_VDD_SPI_AS_GPIO_V << EFUSE_VDD_SPI_AS_GPIO_S)
+#define EFUSE_VDD_SPI_AS_GPIO_V  0x00000001U
+#define EFUSE_VDD_SPI_AS_GPIO_S  26
+/** EFUSE_RPT4_RESERVED0_2 : RO; bitpos: [28:27]; default: 0;
+ *  Reserved.
+ */
+#define EFUSE_RPT4_RESERVED0_2    0x00000003U
+#define EFUSE_RPT4_RESERVED0_2_M  (EFUSE_RPT4_RESERVED0_2_V << EFUSE_RPT4_RESERVED0_2_S)
+#define EFUSE_RPT4_RESERVED0_2_V  0x00000003U
+#define EFUSE_RPT4_RESERVED0_2_S  27
+/** EFUSE_RPT4_RESERVED0_1 : RO; bitpos: [29]; default: 0;
+ *  Reserved.
+ */
+#define EFUSE_RPT4_RESERVED0_1    (BIT(29))
+#define EFUSE_RPT4_RESERVED0_1_M  (EFUSE_RPT4_RESERVED0_1_V << EFUSE_RPT4_RESERVED0_1_S)
+#define EFUSE_RPT4_RESERVED0_1_V  0x00000001U
+#define EFUSE_RPT4_RESERVED0_1_S  29
+/** EFUSE_RPT4_RESERVED0_0 : RO; bitpos: [31:30]; default: 0;
+ *  Reserved.
+ */
+#define EFUSE_RPT4_RESERVED0_0    0x00000003U
+#define EFUSE_RPT4_RESERVED0_0_M  (EFUSE_RPT4_RESERVED0_0_V << EFUSE_RPT4_RESERVED0_0_S)
+#define EFUSE_RPT4_RESERVED0_0_V  0x00000003U
+#define EFUSE_RPT4_RESERVED0_0_S  30
+
+/** EFUSE_RD_REPEAT_DATA1_REG register
+ *  BLOCK0 data register 2.
+ */
+#define EFUSE_RD_REPEAT_DATA1_REG (DR_REG_EFUSE_BASE + 0x34)
+/** EFUSE_RPT4_RESERVED1_0 : RO; bitpos: [15:0]; default: 0;
+ *  Reserved.
+ */
+#define EFUSE_RPT4_RESERVED1_0    0x0000FFFFU
+#define EFUSE_RPT4_RESERVED1_0_M  (EFUSE_RPT4_RESERVED1_0_V << EFUSE_RPT4_RESERVED1_0_S)
+#define EFUSE_RPT4_RESERVED1_0_V  0x0000FFFFU
+#define EFUSE_RPT4_RESERVED1_0_S  0
+/** EFUSE_WDT_DELAY_SEL : RO; bitpos: [17:16]; default: 0;
+ *  Represents whether RTC watchdog timeout threshold is selected at startup. 1:
+ *  selected. 0: not selected.
+ */
+#define EFUSE_WDT_DELAY_SEL    0x00000003U
+#define EFUSE_WDT_DELAY_SEL_M  (EFUSE_WDT_DELAY_SEL_V << EFUSE_WDT_DELAY_SEL_S)
+#define EFUSE_WDT_DELAY_SEL_V  0x00000003U
+#define EFUSE_WDT_DELAY_SEL_S  16
+/** EFUSE_SPI_BOOT_CRYPT_CNT : RO; bitpos: [20:18]; default: 0;
+ *  Represents whether SPI boot encrypt/decrypt is disabled or enabled. Odd number of
+ *  1: enabled. Even number of 1: disabled.
+ */
+#define EFUSE_SPI_BOOT_CRYPT_CNT    0x00000007U
+#define EFUSE_SPI_BOOT_CRYPT_CNT_M  (EFUSE_SPI_BOOT_CRYPT_CNT_V << EFUSE_SPI_BOOT_CRYPT_CNT_S)
+#define EFUSE_SPI_BOOT_CRYPT_CNT_V  0x00000007U
+#define EFUSE_SPI_BOOT_CRYPT_CNT_S  18
+/** EFUSE_SECURE_BOOT_KEY_REVOKE0 : RO; bitpos: [21]; default: 0;
+ *  Represents whether revoking first secure boot key is enabled or disabled. 1:
+ *  enabled. 0: disabled.
+ */
+#define EFUSE_SECURE_BOOT_KEY_REVOKE0    (BIT(21))
+#define EFUSE_SECURE_BOOT_KEY_REVOKE0_M  (EFUSE_SECURE_BOOT_KEY_REVOKE0_V << EFUSE_SECURE_BOOT_KEY_REVOKE0_S)
+#define EFUSE_SECURE_BOOT_KEY_REVOKE0_V  0x00000001U
+#define EFUSE_SECURE_BOOT_KEY_REVOKE0_S  21
+/** EFUSE_SECURE_BOOT_KEY_REVOKE1 : RO; bitpos: [22]; default: 0;
+ *  Represents whether revoking second secure boot key is enabled or disabled. 1:
+ *  enabled. 0: disabled.
+ */
+#define EFUSE_SECURE_BOOT_KEY_REVOKE1    (BIT(22))
+#define EFUSE_SECURE_BOOT_KEY_REVOKE1_M  (EFUSE_SECURE_BOOT_KEY_REVOKE1_V << EFUSE_SECURE_BOOT_KEY_REVOKE1_S)
+#define EFUSE_SECURE_BOOT_KEY_REVOKE1_V  0x00000001U
+#define EFUSE_SECURE_BOOT_KEY_REVOKE1_S  22
+/** EFUSE_SECURE_BOOT_KEY_REVOKE2 : RO; bitpos: [23]; default: 0;
+ *  Represents whether revoking third secure boot key is enabled or disabled. 1:
+ *  enabled. 0: disabled.
+ */
+#define EFUSE_SECURE_BOOT_KEY_REVOKE2    (BIT(23))
+#define EFUSE_SECURE_BOOT_KEY_REVOKE2_M  (EFUSE_SECURE_BOOT_KEY_REVOKE2_V << EFUSE_SECURE_BOOT_KEY_REVOKE2_S)
+#define EFUSE_SECURE_BOOT_KEY_REVOKE2_V  0x00000001U
+#define EFUSE_SECURE_BOOT_KEY_REVOKE2_S  23
+/** EFUSE_KEY_PURPOSE_0 : RO; bitpos: [27:24]; default: 0;
+ *  Represents the purpose of Key0.
+ */
+#define EFUSE_KEY_PURPOSE_0    0x0000000FU
+#define EFUSE_KEY_PURPOSE_0_M  (EFUSE_KEY_PURPOSE_0_V << EFUSE_KEY_PURPOSE_0_S)
+#define EFUSE_KEY_PURPOSE_0_V  0x0000000FU
+#define EFUSE_KEY_PURPOSE_0_S  24
+/** EFUSE_KEY_PURPOSE_1 : RO; bitpos: [31:28]; default: 0;
+ *  Represents the purpose of Key1.
+ */
+#define EFUSE_KEY_PURPOSE_1    0x0000000FU
+#define EFUSE_KEY_PURPOSE_1_M  (EFUSE_KEY_PURPOSE_1_V << EFUSE_KEY_PURPOSE_1_S)
+#define EFUSE_KEY_PURPOSE_1_V  0x0000000FU
+#define EFUSE_KEY_PURPOSE_1_S  28
+
+/** EFUSE_RD_REPEAT_DATA2_REG register
+ *  BLOCK0 data register 3.
+ */
+#define EFUSE_RD_REPEAT_DATA2_REG (DR_REG_EFUSE_BASE + 0x38)
+/** EFUSE_KEY_PURPOSE_2 : RO; bitpos: [3:0]; default: 0;
+ *  Represents the purpose of Key2.
+ */
+#define EFUSE_KEY_PURPOSE_2    0x0000000FU
+#define EFUSE_KEY_PURPOSE_2_M  (EFUSE_KEY_PURPOSE_2_V << EFUSE_KEY_PURPOSE_2_S)
+#define EFUSE_KEY_PURPOSE_2_V  0x0000000FU
+#define EFUSE_KEY_PURPOSE_2_S  0
+/** EFUSE_KEY_PURPOSE_3 : RO; bitpos: [7:4]; default: 0;
+ *  Represents the purpose of Key3.
+ */
+#define EFUSE_KEY_PURPOSE_3    0x0000000FU
+#define EFUSE_KEY_PURPOSE_3_M  (EFUSE_KEY_PURPOSE_3_V << EFUSE_KEY_PURPOSE_3_S)
+#define EFUSE_KEY_PURPOSE_3_V  0x0000000FU
+#define EFUSE_KEY_PURPOSE_3_S  4
+/** EFUSE_KEY_PURPOSE_4 : RO; bitpos: [11:8]; default: 0;
+ *  Represents the purpose of Key4.
+ */
+#define EFUSE_KEY_PURPOSE_4    0x0000000FU
+#define EFUSE_KEY_PURPOSE_4_M  (EFUSE_KEY_PURPOSE_4_V << EFUSE_KEY_PURPOSE_4_S)
+#define EFUSE_KEY_PURPOSE_4_V  0x0000000FU
+#define EFUSE_KEY_PURPOSE_4_S  8
+/** EFUSE_KEY_PURPOSE_5 : RO; bitpos: [15:12]; default: 0;
+ *  Represents the purpose of Key5.
+ */
+#define EFUSE_KEY_PURPOSE_5    0x0000000FU
+#define EFUSE_KEY_PURPOSE_5_M  (EFUSE_KEY_PURPOSE_5_V << EFUSE_KEY_PURPOSE_5_S)
+#define EFUSE_KEY_PURPOSE_5_V  0x0000000FU
+#define EFUSE_KEY_PURPOSE_5_S  12
+/** EFUSE_DPA_SEC_LEVEL : RO; bitpos: [17:16]; default: 0;
+ *  Represents the spa secure level by configuring the clock random divide mode.
+ */
+#define EFUSE_DPA_SEC_LEVEL    0x00000003U
+#define EFUSE_DPA_SEC_LEVEL_M  (EFUSE_DPA_SEC_LEVEL_V << EFUSE_DPA_SEC_LEVEL_S)
+#define EFUSE_DPA_SEC_LEVEL_V  0x00000003U
+#define EFUSE_DPA_SEC_LEVEL_S  16
+/** EFUSE_RPT4_RESERVED2_1 : RO; bitpos: [18]; default: 0;
+ *  Reserved.
+ */
+#define EFUSE_RPT4_RESERVED2_1    (BIT(18))
+#define EFUSE_RPT4_RESERVED2_1_M  (EFUSE_RPT4_RESERVED2_1_V << EFUSE_RPT4_RESERVED2_1_S)
+#define EFUSE_RPT4_RESERVED2_1_V  0x00000001U
+#define EFUSE_RPT4_RESERVED2_1_S  18
+/** EFUSE_CRYPT_DPA_ENABLE : RO; bitpos: [19]; default: 1;
+ *  Represents whether anti-dpa attack is enabled. 1:enabled. 0: disabled.
+ */
+#define EFUSE_CRYPT_DPA_ENABLE    (BIT(19))
+#define EFUSE_CRYPT_DPA_ENABLE_M  (EFUSE_CRYPT_DPA_ENABLE_V << EFUSE_CRYPT_DPA_ENABLE_S)
+#define EFUSE_CRYPT_DPA_ENABLE_V  0x00000001U
+#define EFUSE_CRYPT_DPA_ENABLE_S  19
+/** EFUSE_SECURE_BOOT_EN : RO; bitpos: [20]; default: 0;
+ *  Represents whether secure boot is enabled or disabled. 1: enabled. 0: disabled.
+ */
+#define EFUSE_SECURE_BOOT_EN    (BIT(20))
+#define EFUSE_SECURE_BOOT_EN_M  (EFUSE_SECURE_BOOT_EN_V << EFUSE_SECURE_BOOT_EN_S)
+#define EFUSE_SECURE_BOOT_EN_V  0x00000001U
+#define EFUSE_SECURE_BOOT_EN_S  20
+/** EFUSE_SECURE_BOOT_AGGRESSIVE_REVOKE : RO; bitpos: [21]; default: 0;
+ *  Represents whether revoking aggressive secure boot is enabled or disabled. 1:
+ *  enabled. 0: disabled.
+ */
+#define EFUSE_SECURE_BOOT_AGGRESSIVE_REVOKE    (BIT(21))
+#define EFUSE_SECURE_BOOT_AGGRESSIVE_REVOKE_M  (EFUSE_SECURE_BOOT_AGGRESSIVE_REVOKE_V << EFUSE_SECURE_BOOT_AGGRESSIVE_REVOKE_S)
+#define EFUSE_SECURE_BOOT_AGGRESSIVE_REVOKE_V  0x00000001U
+#define EFUSE_SECURE_BOOT_AGGRESSIVE_REVOKE_S  21
+/** EFUSE_RPT4_RESERVED2_0 : RO; bitpos: [27:22]; default: 0;
+ *  Reserved.
+ */
+#define EFUSE_RPT4_RESERVED2_0    0x0000003FU
+#define EFUSE_RPT4_RESERVED2_0_M  (EFUSE_RPT4_RESERVED2_0_V << EFUSE_RPT4_RESERVED2_0_S)
+#define EFUSE_RPT4_RESERVED2_0_V  0x0000003FU
+#define EFUSE_RPT4_RESERVED2_0_S  22
+/** EFUSE_FLASH_TPUW : RO; bitpos: [31:28]; default: 0;
+ *  Represents the flash waiting time after power-up, in unit of ms. When the value
+ *  less than 15, the waiting time is the programmed value. Otherwise, the waiting time
+ *  is 2 times the programmed value.
+ */
+#define EFUSE_FLASH_TPUW    0x0000000FU
+#define EFUSE_FLASH_TPUW_M  (EFUSE_FLASH_TPUW_V << EFUSE_FLASH_TPUW_S)
+#define EFUSE_FLASH_TPUW_V  0x0000000FU
+#define EFUSE_FLASH_TPUW_S  28
+
+/** EFUSE_RD_REPEAT_DATA3_REG register
+ *  BLOCK0 data register 4.
+ */
+#define EFUSE_RD_REPEAT_DATA3_REG (DR_REG_EFUSE_BASE + 0x3c)
+/** EFUSE_DIS_DOWNLOAD_MODE : RO; bitpos: [0]; default: 0;
+ *  Represents whether Download mode is disabled or enabled. 1: disabled. 0: enabled.
+ */
+#define EFUSE_DIS_DOWNLOAD_MODE    (BIT(0))
+#define EFUSE_DIS_DOWNLOAD_MODE_M  (EFUSE_DIS_DOWNLOAD_MODE_V << EFUSE_DIS_DOWNLOAD_MODE_S)
+#define EFUSE_DIS_DOWNLOAD_MODE_V  0x00000001U
+#define EFUSE_DIS_DOWNLOAD_MODE_S  0
+/** EFUSE_DIS_DIRECT_BOOT : RO; bitpos: [1]; default: 0;
+ *  Represents whether direct boot mode is disabled or enabled. 1: disabled. 0: enabled.
+ */
+#define EFUSE_DIS_DIRECT_BOOT    (BIT(1))
+#define EFUSE_DIS_DIRECT_BOOT_M  (EFUSE_DIS_DIRECT_BOOT_V << EFUSE_DIS_DIRECT_BOOT_S)
+#define EFUSE_DIS_DIRECT_BOOT_V  0x00000001U
+#define EFUSE_DIS_DIRECT_BOOT_S  1
+/** EFUSE_DIS_USB_PRINT : RO; bitpos: [2]; default: 0;
+ *  Represents whether print from USB-Serial-JTAG is disabled or enabled. 1: disabled.
+ *  0: enabled.
+ */
+#define EFUSE_DIS_USB_PRINT    (BIT(2))
+#define EFUSE_DIS_USB_PRINT_M  (EFUSE_DIS_USB_PRINT_V << EFUSE_DIS_USB_PRINT_S)
+#define EFUSE_DIS_USB_PRINT_V  0x00000001U
+#define EFUSE_DIS_USB_PRINT_S  2
+/** EFUSE_RPT4_RESERVED3_5 : RO; bitpos: [3]; default: 0;
+ *  Reserved.
+ */
+#define EFUSE_RPT4_RESERVED3_5    (BIT(3))
+#define EFUSE_RPT4_RESERVED3_5_M  (EFUSE_RPT4_RESERVED3_5_V << EFUSE_RPT4_RESERVED3_5_S)
+#define EFUSE_RPT4_RESERVED3_5_V  0x00000001U
+#define EFUSE_RPT4_RESERVED3_5_S  3
+/** EFUSE_DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE : RO; bitpos: [4]; default: 0;
+ *  Represents whether the USB-Serial-JTAG download function is disabled or enabled. 1:
+ *  disabled. 0: enabled.
+ */
+#define EFUSE_DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE    (BIT(4))
+#define EFUSE_DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE_M  (EFUSE_DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE_V << EFUSE_DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE_S)
+#define EFUSE_DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE_V  0x00000001U
+#define EFUSE_DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE_S  4
+/** EFUSE_ENABLE_SECURITY_DOWNLOAD : RO; bitpos: [5]; default: 0;
+ *  Represents whether security download is enabled or disabled. 1: enabled. 0:
+ *  disabled.
+ */
+#define EFUSE_ENABLE_SECURITY_DOWNLOAD    (BIT(5))
+#define EFUSE_ENABLE_SECURITY_DOWNLOAD_M  (EFUSE_ENABLE_SECURITY_DOWNLOAD_V << EFUSE_ENABLE_SECURITY_DOWNLOAD_S)
+#define EFUSE_ENABLE_SECURITY_DOWNLOAD_V  0x00000001U
+#define EFUSE_ENABLE_SECURITY_DOWNLOAD_S  5
+/** EFUSE_UART_PRINT_CONTROL : RO; bitpos: [7:6]; default: 0;
+ *  Represents the type of UART printing. 00: force enable printing. 01: enable
+ *  printing when GPIO8 is reset at low level. 10: enable printing when GPIO8 is reset
+ *  at high level. 11: force disable printing.
+ */
+#define EFUSE_UART_PRINT_CONTROL    0x00000003U
+#define EFUSE_UART_PRINT_CONTROL_M  (EFUSE_UART_PRINT_CONTROL_V << EFUSE_UART_PRINT_CONTROL_S)
+#define EFUSE_UART_PRINT_CONTROL_V  0x00000003U
+#define EFUSE_UART_PRINT_CONTROL_S  6
+/** EFUSE_RPT4_RESERVED3_4 : RO; bitpos: [8]; default: 0;
+ *  Reserved.
+ */
+#define EFUSE_RPT4_RESERVED3_4    (BIT(8))
+#define EFUSE_RPT4_RESERVED3_4_M  (EFUSE_RPT4_RESERVED3_4_V << EFUSE_RPT4_RESERVED3_4_S)
+#define EFUSE_RPT4_RESERVED3_4_V  0x00000001U
+#define EFUSE_RPT4_RESERVED3_4_S  8
+/** EFUSE_RPT4_RESERVED3_3 : RO; bitpos: [9]; default: 0;
+ *  Reserved.
+ */
+#define EFUSE_RPT4_RESERVED3_3    (BIT(9))
+#define EFUSE_RPT4_RESERVED3_3_M  (EFUSE_RPT4_RESERVED3_3_V << EFUSE_RPT4_RESERVED3_3_S)
+#define EFUSE_RPT4_RESERVED3_3_V  0x00000001U
+#define EFUSE_RPT4_RESERVED3_3_S  9
+/** EFUSE_RPT4_RESERVED3_2 : RO; bitpos: [11:10]; default: 0;
+ *  Reserved.
+ */
+#define EFUSE_RPT4_RESERVED3_2    0x00000003U
+#define EFUSE_RPT4_RESERVED3_2_M  (EFUSE_RPT4_RESERVED3_2_V << EFUSE_RPT4_RESERVED3_2_S)
+#define EFUSE_RPT4_RESERVED3_2_V  0x00000003U
+#define EFUSE_RPT4_RESERVED3_2_S  10
+/** EFUSE_RPT4_RESERVED3_1 : RO; bitpos: [12]; default: 0;
+ *  Reserved.
+ */
+#define EFUSE_RPT4_RESERVED3_1    (BIT(12))
+#define EFUSE_RPT4_RESERVED3_1_M  (EFUSE_RPT4_RESERVED3_1_V << EFUSE_RPT4_RESERVED3_1_S)
+#define EFUSE_RPT4_RESERVED3_1_V  0x00000001U
+#define EFUSE_RPT4_RESERVED3_1_S  12
+/** EFUSE_FORCE_SEND_RESUME : RO; bitpos: [13]; default: 0;
+ *  Represents whether ROM code is forced to send a resume command during SPI boot. 1:
+ *  forced. 0:not forced.
+ */
+#define EFUSE_FORCE_SEND_RESUME    (BIT(13))
+#define EFUSE_FORCE_SEND_RESUME_M  (EFUSE_FORCE_SEND_RESUME_V << EFUSE_FORCE_SEND_RESUME_S)
+#define EFUSE_FORCE_SEND_RESUME_V  0x00000001U
+#define EFUSE_FORCE_SEND_RESUME_S  13
+/** EFUSE_SECURE_VERSION : RO; bitpos: [29:14]; default: 0;
+ *  Represents the version used by ESP-IDF anti-rollback feature.
+ */
+#define EFUSE_SECURE_VERSION    0x0000FFFFU
+#define EFUSE_SECURE_VERSION_M  (EFUSE_SECURE_VERSION_V << EFUSE_SECURE_VERSION_S)
+#define EFUSE_SECURE_VERSION_V  0x0000FFFFU
+#define EFUSE_SECURE_VERSION_S  14
+/** EFUSE_SECURE_BOOT_DISABLE_FAST_WAKE : RO; bitpos: [30]; default: 0;
+ *  Represents whether FAST VERIFY ON WAKE is disabled or enabled when Secure Boot is
+ *  enabled. 1: disabled. 0: enabled.
+ */
+#define EFUSE_SECURE_BOOT_DISABLE_FAST_WAKE    (BIT(30))
+#define EFUSE_SECURE_BOOT_DISABLE_FAST_WAKE_M  (EFUSE_SECURE_BOOT_DISABLE_FAST_WAKE_V << EFUSE_SECURE_BOOT_DISABLE_FAST_WAKE_S)
+#define EFUSE_SECURE_BOOT_DISABLE_FAST_WAKE_V  0x00000001U
+#define EFUSE_SECURE_BOOT_DISABLE_FAST_WAKE_S  30
+/** EFUSE_RPT4_RESERVED3_0 : RO; bitpos: [31]; default: 0;
+ *  Reserved.
+ */
+#define EFUSE_RPT4_RESERVED3_0    (BIT(31))
+#define EFUSE_RPT4_RESERVED3_0_M  (EFUSE_RPT4_RESERVED3_0_V << EFUSE_RPT4_RESERVED3_0_S)
+#define EFUSE_RPT4_RESERVED3_0_V  0x00000001U
+#define EFUSE_RPT4_RESERVED3_0_S  31
+
+/** EFUSE_RD_REPEAT_DATA4_REG register
+ *  BLOCK0 data register 5.
+ */
+#define EFUSE_RD_REPEAT_DATA4_REG (DR_REG_EFUSE_BASE + 0x40)
+/** EFUSE_RPT4_RESERVED4_1 : RO; bitpos: [23:0]; default: 0;
+ *  Reserved.
+ */
+#define EFUSE_RPT4_RESERVED4_1    0x00FFFFFFU
+#define EFUSE_RPT4_RESERVED4_1_M  (EFUSE_RPT4_RESERVED4_1_V << EFUSE_RPT4_RESERVED4_1_S)
+#define EFUSE_RPT4_RESERVED4_1_V  0x00FFFFFFU
+#define EFUSE_RPT4_RESERVED4_1_S  0
+/** EFUSE_RPT4_RESERVED4_0 : RO; bitpos: [31:24]; default: 0;
+ *  Reserved.
+ */
+#define EFUSE_RPT4_RESERVED4_0    0x000000FFU
+#define EFUSE_RPT4_RESERVED4_0_M  (EFUSE_RPT4_RESERVED4_0_V << EFUSE_RPT4_RESERVED4_0_S)
+#define EFUSE_RPT4_RESERVED4_0_V  0x000000FFU
+#define EFUSE_RPT4_RESERVED4_0_S  24
+
+/** EFUSE_RD_MAC_SPI_SYS_0_REG register
+ *  BLOCK1 data register $n.
+ */
+#define EFUSE_RD_MAC_SPI_SYS_0_REG (DR_REG_EFUSE_BASE + 0x44)
+/** EFUSE_MAC_0 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the low 32 bits of MAC address.
+ */
+#define EFUSE_MAC_0    0xFFFFFFFFU
+#define EFUSE_MAC_0_M  (EFUSE_MAC_0_V << EFUSE_MAC_0_S)
+#define EFUSE_MAC_0_V  0xFFFFFFFFU
+#define EFUSE_MAC_0_S  0
+
+/** EFUSE_RD_MAC_SPI_SYS_1_REG register
+ *  BLOCK1 data register $n.
+ */
+#define EFUSE_RD_MAC_SPI_SYS_1_REG (DR_REG_EFUSE_BASE + 0x48)
+/** EFUSE_MAC_1 : RO; bitpos: [15:0]; default: 0;
+ *  Stores the high 16 bits of MAC address.
+ */
+#define EFUSE_MAC_1    0x0000FFFFU
+#define EFUSE_MAC_1_M  (EFUSE_MAC_1_V << EFUSE_MAC_1_S)
+#define EFUSE_MAC_1_V  0x0000FFFFU
+#define EFUSE_MAC_1_S  0
+/** EFUSE_MAC_EXT : RO; bitpos: [31:16]; default: 0;
+ *  Stores the extended bits of MAC address.
+ */
+#define EFUSE_MAC_EXT    0x0000FFFFU
+#define EFUSE_MAC_EXT_M  (EFUSE_MAC_EXT_V << EFUSE_MAC_EXT_S)
+#define EFUSE_MAC_EXT_V  0x0000FFFFU
+#define EFUSE_MAC_EXT_S  16
+
+/** EFUSE_RD_MAC_SPI_SYS_2_REG register
+ *  BLOCK1 data register $n.
+ */
+#define EFUSE_RD_MAC_SPI_SYS_2_REG (DR_REG_EFUSE_BASE + 0x4c)
+/** EFUSE_MAC_SPI_RESERVED : RO; bitpos: [13:0]; default: 0;
+ *  Reserved.
+ */
+#define EFUSE_MAC_SPI_RESERVED    0x00003FFFU
+#define EFUSE_MAC_SPI_RESERVED_M  (EFUSE_MAC_SPI_RESERVED_V << EFUSE_MAC_SPI_RESERVED_S)
+#define EFUSE_MAC_SPI_RESERVED_V  0x00003FFFU
+#define EFUSE_MAC_SPI_RESERVED_S  0
+/** EFUSE_SPI_PAD_CONF_1 : RO; bitpos: [31:14]; default: 0;
+ *  Stores the first part of SPI_PAD_CONF.
+ */
+#define EFUSE_SPI_PAD_CONF_1    0x0003FFFFU
+#define EFUSE_SPI_PAD_CONF_1_M  (EFUSE_SPI_PAD_CONF_1_V << EFUSE_SPI_PAD_CONF_1_S)
+#define EFUSE_SPI_PAD_CONF_1_V  0x0003FFFFU
+#define EFUSE_SPI_PAD_CONF_1_S  14
+
+/** EFUSE_RD_MAC_SPI_SYS_3_REG register
+ *  BLOCK1 data register $n.
+ */
+#define EFUSE_RD_MAC_SPI_SYS_3_REG (DR_REG_EFUSE_BASE + 0x50)
+/** EFUSE_SPI_PAD_CONF_2 : RO; bitpos: [17:0]; default: 0;
+ *  Stores the second part of SPI_PAD_CONF.
+ */
+#define EFUSE_SPI_PAD_CONF_2    0x0003FFFFU
+#define EFUSE_SPI_PAD_CONF_2_M  (EFUSE_SPI_PAD_CONF_2_V << EFUSE_SPI_PAD_CONF_2_S)
+#define EFUSE_SPI_PAD_CONF_2_V  0x0003FFFFU
+#define EFUSE_SPI_PAD_CONF_2_S  0
+/** EFUSE_SYS_DATA_PART0_0 : RO; bitpos: [31:18]; default: 0;
+ *  Stores the first 14 bits of the zeroth part of system data.
+ */
+#define EFUSE_SYS_DATA_PART0_0    0x00003FFFU
+#define EFUSE_SYS_DATA_PART0_0_M  (EFUSE_SYS_DATA_PART0_0_V << EFUSE_SYS_DATA_PART0_0_S)
+#define EFUSE_SYS_DATA_PART0_0_V  0x00003FFFU
+#define EFUSE_SYS_DATA_PART0_0_S  18
+
+/** EFUSE_RD_MAC_SPI_SYS_4_REG register
+ *  BLOCK1 data register $n.
+ */
+#define EFUSE_RD_MAC_SPI_SYS_4_REG (DR_REG_EFUSE_BASE + 0x54)
+/** EFUSE_SYS_DATA_PART0_1 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the first 32 bits of the zeroth part of system data.
+ */
+#define EFUSE_SYS_DATA_PART0_1    0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART0_1_M  (EFUSE_SYS_DATA_PART0_1_V << EFUSE_SYS_DATA_PART0_1_S)
+#define EFUSE_SYS_DATA_PART0_1_V  0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART0_1_S  0
+
+/** EFUSE_RD_MAC_SPI_SYS_5_REG register
+ *  BLOCK1 data register $n.
+ */
+#define EFUSE_RD_MAC_SPI_SYS_5_REG (DR_REG_EFUSE_BASE + 0x58)
+/** EFUSE_SYS_DATA_PART0_2 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the second 32 bits of the zeroth part of system data.
+ */
+#define EFUSE_SYS_DATA_PART0_2    0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART0_2_M  (EFUSE_SYS_DATA_PART0_2_V << EFUSE_SYS_DATA_PART0_2_S)
+#define EFUSE_SYS_DATA_PART0_2_V  0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART0_2_S  0
+
+/** EFUSE_RD_SYS_PART1_DATA0_REG register
+ *  Register $n of BLOCK2 (system).
+ */
+#define EFUSE_RD_SYS_PART1_DATA0_REG (DR_REG_EFUSE_BASE + 0x5c)
+/** EFUSE_SYS_DATA_PART1_0 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the zeroth 32 bits of the first part of system data.
+ */
+#define EFUSE_SYS_DATA_PART1_0    0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART1_0_M  (EFUSE_SYS_DATA_PART1_0_V << EFUSE_SYS_DATA_PART1_0_S)
+#define EFUSE_SYS_DATA_PART1_0_V  0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART1_0_S  0
+
+/** EFUSE_RD_SYS_PART1_DATA1_REG register
+ *  Register $n of BLOCK2 (system).
+ */
+#define EFUSE_RD_SYS_PART1_DATA1_REG (DR_REG_EFUSE_BASE + 0x60)
+/** EFUSE_SYS_DATA_PART1_1 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the first 32 bits of the first part of system data.
+ */
+#define EFUSE_SYS_DATA_PART1_1    0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART1_1_M  (EFUSE_SYS_DATA_PART1_1_V << EFUSE_SYS_DATA_PART1_1_S)
+#define EFUSE_SYS_DATA_PART1_1_V  0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART1_1_S  0
+
+/** EFUSE_RD_SYS_PART1_DATA2_REG register
+ *  Register $n of BLOCK2 (system).
+ */
+#define EFUSE_RD_SYS_PART1_DATA2_REG (DR_REG_EFUSE_BASE + 0x64)
+/** EFUSE_SYS_DATA_PART1_2 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the second 32 bits of the first part of system data.
+ */
+#define EFUSE_SYS_DATA_PART1_2    0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART1_2_M  (EFUSE_SYS_DATA_PART1_2_V << EFUSE_SYS_DATA_PART1_2_S)
+#define EFUSE_SYS_DATA_PART1_2_V  0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART1_2_S  0
+
+/** EFUSE_RD_SYS_PART1_DATA3_REG register
+ *  Register $n of BLOCK2 (system).
+ */
+#define EFUSE_RD_SYS_PART1_DATA3_REG (DR_REG_EFUSE_BASE + 0x68)
+/** EFUSE_SYS_DATA_PART1_3 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the third 32 bits of the first part of system data.
+ */
+#define EFUSE_SYS_DATA_PART1_3    0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART1_3_M  (EFUSE_SYS_DATA_PART1_3_V << EFUSE_SYS_DATA_PART1_3_S)
+#define EFUSE_SYS_DATA_PART1_3_V  0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART1_3_S  0
+
+/** EFUSE_RD_SYS_PART1_DATA4_REG register
+ *  Register $n of BLOCK2 (system).
+ */
+#define EFUSE_RD_SYS_PART1_DATA4_REG (DR_REG_EFUSE_BASE + 0x6c)
+/** EFUSE_SYS_DATA_PART1_4 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the fourth 32 bits of the first part of system data.
+ */
+#define EFUSE_SYS_DATA_PART1_4    0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART1_4_M  (EFUSE_SYS_DATA_PART1_4_V << EFUSE_SYS_DATA_PART1_4_S)
+#define EFUSE_SYS_DATA_PART1_4_V  0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART1_4_S  0
+
+/** EFUSE_RD_SYS_PART1_DATA5_REG register
+ *  Register $n of BLOCK2 (system).
+ */
+#define EFUSE_RD_SYS_PART1_DATA5_REG (DR_REG_EFUSE_BASE + 0x70)
+/** EFUSE_SYS_DATA_PART1_5 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the fifth 32 bits of the first part of system data.
+ */
+#define EFUSE_SYS_DATA_PART1_5    0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART1_5_M  (EFUSE_SYS_DATA_PART1_5_V << EFUSE_SYS_DATA_PART1_5_S)
+#define EFUSE_SYS_DATA_PART1_5_V  0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART1_5_S  0
+
+/** EFUSE_RD_SYS_PART1_DATA6_REG register
+ *  Register $n of BLOCK2 (system).
+ */
+#define EFUSE_RD_SYS_PART1_DATA6_REG (DR_REG_EFUSE_BASE + 0x74)
+/** EFUSE_SYS_DATA_PART1_6 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the sixth 32 bits of the first part of system data.
+ */
+#define EFUSE_SYS_DATA_PART1_6    0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART1_6_M  (EFUSE_SYS_DATA_PART1_6_V << EFUSE_SYS_DATA_PART1_6_S)
+#define EFUSE_SYS_DATA_PART1_6_V  0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART1_6_S  0
+
+/** EFUSE_RD_SYS_PART1_DATA7_REG register
+ *  Register $n of BLOCK2 (system).
+ */
+#define EFUSE_RD_SYS_PART1_DATA7_REG (DR_REG_EFUSE_BASE + 0x78)
+/** EFUSE_SYS_DATA_PART1_7 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the seventh 32 bits of the first part of system data.
+ */
+#define EFUSE_SYS_DATA_PART1_7    0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART1_7_M  (EFUSE_SYS_DATA_PART1_7_V << EFUSE_SYS_DATA_PART1_7_S)
+#define EFUSE_SYS_DATA_PART1_7_V  0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART1_7_S  0
+
+/** EFUSE_RD_USR_DATA0_REG register
+ *  Register $n of BLOCK3 (user).
+ */
+#define EFUSE_RD_USR_DATA0_REG (DR_REG_EFUSE_BASE + 0x7c)
+/** EFUSE_USR_DATA0 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the zeroth 32 bits of BLOCK3 (user).
+ */
+#define EFUSE_USR_DATA0    0xFFFFFFFFU
+#define EFUSE_USR_DATA0_M  (EFUSE_USR_DATA0_V << EFUSE_USR_DATA0_S)
+#define EFUSE_USR_DATA0_V  0xFFFFFFFFU
+#define EFUSE_USR_DATA0_S  0
+
+/** EFUSE_RD_USR_DATA1_REG register
+ *  Register $n of BLOCK3 (user).
+ */
+#define EFUSE_RD_USR_DATA1_REG (DR_REG_EFUSE_BASE + 0x80)
+/** EFUSE_USR_DATA1 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the first 32 bits of BLOCK3 (user).
+ */
+#define EFUSE_USR_DATA1    0xFFFFFFFFU
+#define EFUSE_USR_DATA1_M  (EFUSE_USR_DATA1_V << EFUSE_USR_DATA1_S)
+#define EFUSE_USR_DATA1_V  0xFFFFFFFFU
+#define EFUSE_USR_DATA1_S  0
+
+/** EFUSE_RD_USR_DATA2_REG register
+ *  Register $n of BLOCK3 (user).
+ */
+#define EFUSE_RD_USR_DATA2_REG (DR_REG_EFUSE_BASE + 0x84)
+/** EFUSE_USR_DATA2 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the second 32 bits of BLOCK3 (user).
+ */
+#define EFUSE_USR_DATA2    0xFFFFFFFFU
+#define EFUSE_USR_DATA2_M  (EFUSE_USR_DATA2_V << EFUSE_USR_DATA2_S)
+#define EFUSE_USR_DATA2_V  0xFFFFFFFFU
+#define EFUSE_USR_DATA2_S  0
+
+/** EFUSE_RD_USR_DATA3_REG register
+ *  Register $n of BLOCK3 (user).
+ */
+#define EFUSE_RD_USR_DATA3_REG (DR_REG_EFUSE_BASE + 0x88)
+/** EFUSE_USR_DATA3 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the third 32 bits of BLOCK3 (user).
+ */
+#define EFUSE_USR_DATA3    0xFFFFFFFFU
+#define EFUSE_USR_DATA3_M  (EFUSE_USR_DATA3_V << EFUSE_USR_DATA3_S)
+#define EFUSE_USR_DATA3_V  0xFFFFFFFFU
+#define EFUSE_USR_DATA3_S  0
+
+/** EFUSE_RD_USR_DATA4_REG register
+ *  Register $n of BLOCK3 (user).
+ */
+#define EFUSE_RD_USR_DATA4_REG (DR_REG_EFUSE_BASE + 0x8c)
+/** EFUSE_USR_DATA4 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the fourth 32 bits of BLOCK3 (user).
+ */
+#define EFUSE_USR_DATA4    0xFFFFFFFFU
+#define EFUSE_USR_DATA4_M  (EFUSE_USR_DATA4_V << EFUSE_USR_DATA4_S)
+#define EFUSE_USR_DATA4_V  0xFFFFFFFFU
+#define EFUSE_USR_DATA4_S  0
+
+/** EFUSE_RD_USR_DATA5_REG register
+ *  Register $n of BLOCK3 (user).
+ */
+#define EFUSE_RD_USR_DATA5_REG (DR_REG_EFUSE_BASE + 0x90)
+/** EFUSE_USR_DATA5 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the fifth 32 bits of BLOCK3 (user).
+ */
+#define EFUSE_USR_DATA5    0xFFFFFFFFU
+#define EFUSE_USR_DATA5_M  (EFUSE_USR_DATA5_V << EFUSE_USR_DATA5_S)
+#define EFUSE_USR_DATA5_V  0xFFFFFFFFU
+#define EFUSE_USR_DATA5_S  0
+
+/** EFUSE_RD_USR_DATA6_REG register
+ *  Register $n of BLOCK3 (user).
+ */
+#define EFUSE_RD_USR_DATA6_REG (DR_REG_EFUSE_BASE + 0x94)
+/** EFUSE_USR_DATA6 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the sixth 32 bits of BLOCK3 (user).
+ */
+#define EFUSE_USR_DATA6    0xFFFFFFFFU
+#define EFUSE_USR_DATA6_M  (EFUSE_USR_DATA6_V << EFUSE_USR_DATA6_S)
+#define EFUSE_USR_DATA6_V  0xFFFFFFFFU
+#define EFUSE_USR_DATA6_S  0
+
+/** EFUSE_RD_USR_DATA7_REG register
+ *  Register $n of BLOCK3 (user).
+ */
+#define EFUSE_RD_USR_DATA7_REG (DR_REG_EFUSE_BASE + 0x98)
+/** EFUSE_USR_DATA7 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the seventh 32 bits of BLOCK3 (user).
+ */
+#define EFUSE_USR_DATA7    0xFFFFFFFFU
+#define EFUSE_USR_DATA7_M  (EFUSE_USR_DATA7_V << EFUSE_USR_DATA7_S)
+#define EFUSE_USR_DATA7_V  0xFFFFFFFFU
+#define EFUSE_USR_DATA7_S  0
+
+/** EFUSE_RD_KEY0_DATA0_REG register
+ *  Register $n of BLOCK4 (KEY0).
+ */
+#define EFUSE_RD_KEY0_DATA0_REG (DR_REG_EFUSE_BASE + 0x9c)
+/** EFUSE_KEY0_DATA0 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the zeroth 32 bits of KEY0.
+ */
+#define EFUSE_KEY0_DATA0    0xFFFFFFFFU
+#define EFUSE_KEY0_DATA0_M  (EFUSE_KEY0_DATA0_V << EFUSE_KEY0_DATA0_S)
+#define EFUSE_KEY0_DATA0_V  0xFFFFFFFFU
+#define EFUSE_KEY0_DATA0_S  0
+
+/** EFUSE_RD_KEY0_DATA1_REG register
+ *  Register $n of BLOCK4 (KEY0).
+ */
+#define EFUSE_RD_KEY0_DATA1_REG (DR_REG_EFUSE_BASE + 0xa0)
+/** EFUSE_KEY0_DATA1 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the first 32 bits of KEY0.
+ */
+#define EFUSE_KEY0_DATA1    0xFFFFFFFFU
+#define EFUSE_KEY0_DATA1_M  (EFUSE_KEY0_DATA1_V << EFUSE_KEY0_DATA1_S)
+#define EFUSE_KEY0_DATA1_V  0xFFFFFFFFU
+#define EFUSE_KEY0_DATA1_S  0
+
+/** EFUSE_RD_KEY0_DATA2_REG register
+ *  Register $n of BLOCK4 (KEY0).
+ */
+#define EFUSE_RD_KEY0_DATA2_REG (DR_REG_EFUSE_BASE + 0xa4)
+/** EFUSE_KEY0_DATA2 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the second 32 bits of KEY0.
+ */
+#define EFUSE_KEY0_DATA2    0xFFFFFFFFU
+#define EFUSE_KEY0_DATA2_M  (EFUSE_KEY0_DATA2_V << EFUSE_KEY0_DATA2_S)
+#define EFUSE_KEY0_DATA2_V  0xFFFFFFFFU
+#define EFUSE_KEY0_DATA2_S  0
+
+/** EFUSE_RD_KEY0_DATA3_REG register
+ *  Register $n of BLOCK4 (KEY0).
+ */
+#define EFUSE_RD_KEY0_DATA3_REG (DR_REG_EFUSE_BASE + 0xa8)
+/** EFUSE_KEY0_DATA3 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the third 32 bits of KEY0.
+ */
+#define EFUSE_KEY0_DATA3    0xFFFFFFFFU
+#define EFUSE_KEY0_DATA3_M  (EFUSE_KEY0_DATA3_V << EFUSE_KEY0_DATA3_S)
+#define EFUSE_KEY0_DATA3_V  0xFFFFFFFFU
+#define EFUSE_KEY0_DATA3_S  0
+
+/** EFUSE_RD_KEY0_DATA4_REG register
+ *  Register $n of BLOCK4 (KEY0).
+ */
+#define EFUSE_RD_KEY0_DATA4_REG (DR_REG_EFUSE_BASE + 0xac)
+/** EFUSE_KEY0_DATA4 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the fourth 32 bits of KEY0.
+ */
+#define EFUSE_KEY0_DATA4    0xFFFFFFFFU
+#define EFUSE_KEY0_DATA4_M  (EFUSE_KEY0_DATA4_V << EFUSE_KEY0_DATA4_S)
+#define EFUSE_KEY0_DATA4_V  0xFFFFFFFFU
+#define EFUSE_KEY0_DATA4_S  0
+
+/** EFUSE_RD_KEY0_DATA5_REG register
+ *  Register $n of BLOCK4 (KEY0).
+ */
+#define EFUSE_RD_KEY0_DATA5_REG (DR_REG_EFUSE_BASE + 0xb0)
+/** EFUSE_KEY0_DATA5 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the fifth 32 bits of KEY0.
+ */
+#define EFUSE_KEY0_DATA5    0xFFFFFFFFU
+#define EFUSE_KEY0_DATA5_M  (EFUSE_KEY0_DATA5_V << EFUSE_KEY0_DATA5_S)
+#define EFUSE_KEY0_DATA5_V  0xFFFFFFFFU
+#define EFUSE_KEY0_DATA5_S  0
+
+/** EFUSE_RD_KEY0_DATA6_REG register
+ *  Register $n of BLOCK4 (KEY0).
+ */
+#define EFUSE_RD_KEY0_DATA6_REG (DR_REG_EFUSE_BASE + 0xb4)
+/** EFUSE_KEY0_DATA6 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the sixth 32 bits of KEY0.
+ */
+#define EFUSE_KEY0_DATA6    0xFFFFFFFFU
+#define EFUSE_KEY0_DATA6_M  (EFUSE_KEY0_DATA6_V << EFUSE_KEY0_DATA6_S)
+#define EFUSE_KEY0_DATA6_V  0xFFFFFFFFU
+#define EFUSE_KEY0_DATA6_S  0
+
+/** EFUSE_RD_KEY0_DATA7_REG register
+ *  Register $n of BLOCK4 (KEY0).
+ */
+#define EFUSE_RD_KEY0_DATA7_REG (DR_REG_EFUSE_BASE + 0xb8)
+/** EFUSE_KEY0_DATA7 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the seventh 32 bits of KEY0.
+ */
+#define EFUSE_KEY0_DATA7    0xFFFFFFFFU
+#define EFUSE_KEY0_DATA7_M  (EFUSE_KEY0_DATA7_V << EFUSE_KEY0_DATA7_S)
+#define EFUSE_KEY0_DATA7_V  0xFFFFFFFFU
+#define EFUSE_KEY0_DATA7_S  0
+
+/** EFUSE_RD_KEY1_DATA0_REG register
+ *  Register $n of BLOCK5 (KEY1).
+ */
+#define EFUSE_RD_KEY1_DATA0_REG (DR_REG_EFUSE_BASE + 0xbc)
+/** EFUSE_KEY1_DATA0 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the zeroth 32 bits of KEY1.
+ */
+#define EFUSE_KEY1_DATA0    0xFFFFFFFFU
+#define EFUSE_KEY1_DATA0_M  (EFUSE_KEY1_DATA0_V << EFUSE_KEY1_DATA0_S)
+#define EFUSE_KEY1_DATA0_V  0xFFFFFFFFU
+#define EFUSE_KEY1_DATA0_S  0
+
+/** EFUSE_RD_KEY1_DATA1_REG register
+ *  Register $n of BLOCK5 (KEY1).
+ */
+#define EFUSE_RD_KEY1_DATA1_REG (DR_REG_EFUSE_BASE + 0xc0)
+/** EFUSE_KEY1_DATA1 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the first 32 bits of KEY1.
+ */
+#define EFUSE_KEY1_DATA1    0xFFFFFFFFU
+#define EFUSE_KEY1_DATA1_M  (EFUSE_KEY1_DATA1_V << EFUSE_KEY1_DATA1_S)
+#define EFUSE_KEY1_DATA1_V  0xFFFFFFFFU
+#define EFUSE_KEY1_DATA1_S  0
+
+/** EFUSE_RD_KEY1_DATA2_REG register
+ *  Register $n of BLOCK5 (KEY1).
+ */
+#define EFUSE_RD_KEY1_DATA2_REG (DR_REG_EFUSE_BASE + 0xc4)
+/** EFUSE_KEY1_DATA2 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the second 32 bits of KEY1.
+ */
+#define EFUSE_KEY1_DATA2    0xFFFFFFFFU
+#define EFUSE_KEY1_DATA2_M  (EFUSE_KEY1_DATA2_V << EFUSE_KEY1_DATA2_S)
+#define EFUSE_KEY1_DATA2_V  0xFFFFFFFFU
+#define EFUSE_KEY1_DATA2_S  0
+
+/** EFUSE_RD_KEY1_DATA3_REG register
+ *  Register $n of BLOCK5 (KEY1).
+ */
+#define EFUSE_RD_KEY1_DATA3_REG (DR_REG_EFUSE_BASE + 0xc8)
+/** EFUSE_KEY1_DATA3 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the third 32 bits of KEY1.
+ */
+#define EFUSE_KEY1_DATA3    0xFFFFFFFFU
+#define EFUSE_KEY1_DATA3_M  (EFUSE_KEY1_DATA3_V << EFUSE_KEY1_DATA3_S)
+#define EFUSE_KEY1_DATA3_V  0xFFFFFFFFU
+#define EFUSE_KEY1_DATA3_S  0
+
+/** EFUSE_RD_KEY1_DATA4_REG register
+ *  Register $n of BLOCK5 (KEY1).
+ */
+#define EFUSE_RD_KEY1_DATA4_REG (DR_REG_EFUSE_BASE + 0xcc)
+/** EFUSE_KEY1_DATA4 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the fourth 32 bits of KEY1.
+ */
+#define EFUSE_KEY1_DATA4    0xFFFFFFFFU
+#define EFUSE_KEY1_DATA4_M  (EFUSE_KEY1_DATA4_V << EFUSE_KEY1_DATA4_S)
+#define EFUSE_KEY1_DATA4_V  0xFFFFFFFFU
+#define EFUSE_KEY1_DATA4_S  0
+
+/** EFUSE_RD_KEY1_DATA5_REG register
+ *  Register $n of BLOCK5 (KEY1).
+ */
+#define EFUSE_RD_KEY1_DATA5_REG (DR_REG_EFUSE_BASE + 0xd0)
+/** EFUSE_KEY1_DATA5 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the fifth 32 bits of KEY1.
+ */
+#define EFUSE_KEY1_DATA5    0xFFFFFFFFU
+#define EFUSE_KEY1_DATA5_M  (EFUSE_KEY1_DATA5_V << EFUSE_KEY1_DATA5_S)
+#define EFUSE_KEY1_DATA5_V  0xFFFFFFFFU
+#define EFUSE_KEY1_DATA5_S  0
+
+/** EFUSE_RD_KEY1_DATA6_REG register
+ *  Register $n of BLOCK5 (KEY1).
+ */
+#define EFUSE_RD_KEY1_DATA6_REG (DR_REG_EFUSE_BASE + 0xd4)
+/** EFUSE_KEY1_DATA6 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the sixth 32 bits of KEY1.
+ */
+#define EFUSE_KEY1_DATA6    0xFFFFFFFFU
+#define EFUSE_KEY1_DATA6_M  (EFUSE_KEY1_DATA6_V << EFUSE_KEY1_DATA6_S)
+#define EFUSE_KEY1_DATA6_V  0xFFFFFFFFU
+#define EFUSE_KEY1_DATA6_S  0
+
+/** EFUSE_RD_KEY1_DATA7_REG register
+ *  Register $n of BLOCK5 (KEY1).
+ */
+#define EFUSE_RD_KEY1_DATA7_REG (DR_REG_EFUSE_BASE + 0xd8)
+/** EFUSE_KEY1_DATA7 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the seventh 32 bits of KEY1.
+ */
+#define EFUSE_KEY1_DATA7    0xFFFFFFFFU
+#define EFUSE_KEY1_DATA7_M  (EFUSE_KEY1_DATA7_V << EFUSE_KEY1_DATA7_S)
+#define EFUSE_KEY1_DATA7_V  0xFFFFFFFFU
+#define EFUSE_KEY1_DATA7_S  0
+
+/** EFUSE_RD_KEY2_DATA0_REG register
+ *  Register $n of BLOCK6 (KEY2).
+ */
+#define EFUSE_RD_KEY2_DATA0_REG (DR_REG_EFUSE_BASE + 0xdc)
+/** EFUSE_KEY2_DATA0 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the zeroth 32 bits of KEY2.
+ */
+#define EFUSE_KEY2_DATA0    0xFFFFFFFFU
+#define EFUSE_KEY2_DATA0_M  (EFUSE_KEY2_DATA0_V << EFUSE_KEY2_DATA0_S)
+#define EFUSE_KEY2_DATA0_V  0xFFFFFFFFU
+#define EFUSE_KEY2_DATA0_S  0
+
+/** EFUSE_RD_KEY2_DATA1_REG register
+ *  Register $n of BLOCK6 (KEY2).
+ */
+#define EFUSE_RD_KEY2_DATA1_REG (DR_REG_EFUSE_BASE + 0xe0)
+/** EFUSE_KEY2_DATA1 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the first 32 bits of KEY2.
+ */
+#define EFUSE_KEY2_DATA1    0xFFFFFFFFU
+#define EFUSE_KEY2_DATA1_M  (EFUSE_KEY2_DATA1_V << EFUSE_KEY2_DATA1_S)
+#define EFUSE_KEY2_DATA1_V  0xFFFFFFFFU
+#define EFUSE_KEY2_DATA1_S  0
+
+/** EFUSE_RD_KEY2_DATA2_REG register
+ *  Register $n of BLOCK6 (KEY2).
+ */
+#define EFUSE_RD_KEY2_DATA2_REG (DR_REG_EFUSE_BASE + 0xe4)
+/** EFUSE_KEY2_DATA2 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the second 32 bits of KEY2.
+ */
+#define EFUSE_KEY2_DATA2    0xFFFFFFFFU
+#define EFUSE_KEY2_DATA2_M  (EFUSE_KEY2_DATA2_V << EFUSE_KEY2_DATA2_S)
+#define EFUSE_KEY2_DATA2_V  0xFFFFFFFFU
+#define EFUSE_KEY2_DATA2_S  0
+
+/** EFUSE_RD_KEY2_DATA3_REG register
+ *  Register $n of BLOCK6 (KEY2).
+ */
+#define EFUSE_RD_KEY2_DATA3_REG (DR_REG_EFUSE_BASE + 0xe8)
+/** EFUSE_KEY2_DATA3 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the third 32 bits of KEY2.
+ */
+#define EFUSE_KEY2_DATA3    0xFFFFFFFFU
+#define EFUSE_KEY2_DATA3_M  (EFUSE_KEY2_DATA3_V << EFUSE_KEY2_DATA3_S)
+#define EFUSE_KEY2_DATA3_V  0xFFFFFFFFU
+#define EFUSE_KEY2_DATA3_S  0
+
+/** EFUSE_RD_KEY2_DATA4_REG register
+ *  Register $n of BLOCK6 (KEY2).
+ */
+#define EFUSE_RD_KEY2_DATA4_REG (DR_REG_EFUSE_BASE + 0xec)
+/** EFUSE_KEY2_DATA4 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the fourth 32 bits of KEY2.
+ */
+#define EFUSE_KEY2_DATA4    0xFFFFFFFFU
+#define EFUSE_KEY2_DATA4_M  (EFUSE_KEY2_DATA4_V << EFUSE_KEY2_DATA4_S)
+#define EFUSE_KEY2_DATA4_V  0xFFFFFFFFU
+#define EFUSE_KEY2_DATA4_S  0
+
+/** EFUSE_RD_KEY2_DATA5_REG register
+ *  Register $n of BLOCK6 (KEY2).
+ */
+#define EFUSE_RD_KEY2_DATA5_REG (DR_REG_EFUSE_BASE + 0xf0)
+/** EFUSE_KEY2_DATA5 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the fifth 32 bits of KEY2.
+ */
+#define EFUSE_KEY2_DATA5    0xFFFFFFFFU
+#define EFUSE_KEY2_DATA5_M  (EFUSE_KEY2_DATA5_V << EFUSE_KEY2_DATA5_S)
+#define EFUSE_KEY2_DATA5_V  0xFFFFFFFFU
+#define EFUSE_KEY2_DATA5_S  0
+
+/** EFUSE_RD_KEY2_DATA6_REG register
+ *  Register $n of BLOCK6 (KEY2).
+ */
+#define EFUSE_RD_KEY2_DATA6_REG (DR_REG_EFUSE_BASE + 0xf4)
+/** EFUSE_KEY2_DATA6 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the sixth 32 bits of KEY2.
+ */
+#define EFUSE_KEY2_DATA6    0xFFFFFFFFU
+#define EFUSE_KEY2_DATA6_M  (EFUSE_KEY2_DATA6_V << EFUSE_KEY2_DATA6_S)
+#define EFUSE_KEY2_DATA6_V  0xFFFFFFFFU
+#define EFUSE_KEY2_DATA6_S  0
+
+/** EFUSE_RD_KEY2_DATA7_REG register
+ *  Register $n of BLOCK6 (KEY2).
+ */
+#define EFUSE_RD_KEY2_DATA7_REG (DR_REG_EFUSE_BASE + 0xf8)
+/** EFUSE_KEY2_DATA7 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the seventh 32 bits of KEY2.
+ */
+#define EFUSE_KEY2_DATA7    0xFFFFFFFFU
+#define EFUSE_KEY2_DATA7_M  (EFUSE_KEY2_DATA7_V << EFUSE_KEY2_DATA7_S)
+#define EFUSE_KEY2_DATA7_V  0xFFFFFFFFU
+#define EFUSE_KEY2_DATA7_S  0
+
+/** EFUSE_RD_KEY3_DATA0_REG register
+ *  Register $n of BLOCK7 (KEY3).
+ */
+#define EFUSE_RD_KEY3_DATA0_REG (DR_REG_EFUSE_BASE + 0xfc)
+/** EFUSE_KEY3_DATA0 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the zeroth 32 bits of KEY3.
+ */
+#define EFUSE_KEY3_DATA0    0xFFFFFFFFU
+#define EFUSE_KEY3_DATA0_M  (EFUSE_KEY3_DATA0_V << EFUSE_KEY3_DATA0_S)
+#define EFUSE_KEY3_DATA0_V  0xFFFFFFFFU
+#define EFUSE_KEY3_DATA0_S  0
+
+/** EFUSE_RD_KEY3_DATA1_REG register
+ *  Register $n of BLOCK7 (KEY3).
+ */
+#define EFUSE_RD_KEY3_DATA1_REG (DR_REG_EFUSE_BASE + 0x100)
+/** EFUSE_KEY3_DATA1 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the first 32 bits of KEY3.
+ */
+#define EFUSE_KEY3_DATA1    0xFFFFFFFFU
+#define EFUSE_KEY3_DATA1_M  (EFUSE_KEY3_DATA1_V << EFUSE_KEY3_DATA1_S)
+#define EFUSE_KEY3_DATA1_V  0xFFFFFFFFU
+#define EFUSE_KEY3_DATA1_S  0
+
+/** EFUSE_RD_KEY3_DATA2_REG register
+ *  Register $n of BLOCK7 (KEY3).
+ */
+#define EFUSE_RD_KEY3_DATA2_REG (DR_REG_EFUSE_BASE + 0x104)
+/** EFUSE_KEY3_DATA2 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the second 32 bits of KEY3.
+ */
+#define EFUSE_KEY3_DATA2    0xFFFFFFFFU
+#define EFUSE_KEY3_DATA2_M  (EFUSE_KEY3_DATA2_V << EFUSE_KEY3_DATA2_S)
+#define EFUSE_KEY3_DATA2_V  0xFFFFFFFFU
+#define EFUSE_KEY3_DATA2_S  0
+
+/** EFUSE_RD_KEY3_DATA3_REG register
+ *  Register $n of BLOCK7 (KEY3).
+ */
+#define EFUSE_RD_KEY3_DATA3_REG (DR_REG_EFUSE_BASE + 0x108)
+/** EFUSE_KEY3_DATA3 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the third 32 bits of KEY3.
+ */
+#define EFUSE_KEY3_DATA3    0xFFFFFFFFU
+#define EFUSE_KEY3_DATA3_M  (EFUSE_KEY3_DATA3_V << EFUSE_KEY3_DATA3_S)
+#define EFUSE_KEY3_DATA3_V  0xFFFFFFFFU
+#define EFUSE_KEY3_DATA3_S  0
+
+/** EFUSE_RD_KEY3_DATA4_REG register
+ *  Register $n of BLOCK7 (KEY3).
+ */
+#define EFUSE_RD_KEY3_DATA4_REG (DR_REG_EFUSE_BASE + 0x10c)
+/** EFUSE_KEY3_DATA4 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the fourth 32 bits of KEY3.
+ */
+#define EFUSE_KEY3_DATA4    0xFFFFFFFFU
+#define EFUSE_KEY3_DATA4_M  (EFUSE_KEY3_DATA4_V << EFUSE_KEY3_DATA4_S)
+#define EFUSE_KEY3_DATA4_V  0xFFFFFFFFU
+#define EFUSE_KEY3_DATA4_S  0
+
+/** EFUSE_RD_KEY3_DATA5_REG register
+ *  Register $n of BLOCK7 (KEY3).
+ */
+#define EFUSE_RD_KEY3_DATA5_REG (DR_REG_EFUSE_BASE + 0x110)
+/** EFUSE_KEY3_DATA5 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the fifth 32 bits of KEY3.
+ */
+#define EFUSE_KEY3_DATA5    0xFFFFFFFFU
+#define EFUSE_KEY3_DATA5_M  (EFUSE_KEY3_DATA5_V << EFUSE_KEY3_DATA5_S)
+#define EFUSE_KEY3_DATA5_V  0xFFFFFFFFU
+#define EFUSE_KEY3_DATA5_S  0
+
+/** EFUSE_RD_KEY3_DATA6_REG register
+ *  Register $n of BLOCK7 (KEY3).
+ */
+#define EFUSE_RD_KEY3_DATA6_REG (DR_REG_EFUSE_BASE + 0x114)
+/** EFUSE_KEY3_DATA6 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the sixth 32 bits of KEY3.
+ */
+#define EFUSE_KEY3_DATA6    0xFFFFFFFFU
+#define EFUSE_KEY3_DATA6_M  (EFUSE_KEY3_DATA6_V << EFUSE_KEY3_DATA6_S)
+#define EFUSE_KEY3_DATA6_V  0xFFFFFFFFU
+#define EFUSE_KEY3_DATA6_S  0
+
+/** EFUSE_RD_KEY3_DATA7_REG register
+ *  Register $n of BLOCK7 (KEY3).
+ */
+#define EFUSE_RD_KEY3_DATA7_REG (DR_REG_EFUSE_BASE + 0x118)
+/** EFUSE_KEY3_DATA7 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the seventh 32 bits of KEY3.
+ */
+#define EFUSE_KEY3_DATA7    0xFFFFFFFFU
+#define EFUSE_KEY3_DATA7_M  (EFUSE_KEY3_DATA7_V << EFUSE_KEY3_DATA7_S)
+#define EFUSE_KEY3_DATA7_V  0xFFFFFFFFU
+#define EFUSE_KEY3_DATA7_S  0
+
+/** EFUSE_RD_KEY4_DATA0_REG register
+ *  Register $n of BLOCK8 (KEY4).
+ */
+#define EFUSE_RD_KEY4_DATA0_REG (DR_REG_EFUSE_BASE + 0x11c)
+/** EFUSE_KEY4_DATA0 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the zeroth 32 bits of KEY4.
+ */
+#define EFUSE_KEY4_DATA0    0xFFFFFFFFU
+#define EFUSE_KEY4_DATA0_M  (EFUSE_KEY4_DATA0_V << EFUSE_KEY4_DATA0_S)
+#define EFUSE_KEY4_DATA0_V  0xFFFFFFFFU
+#define EFUSE_KEY4_DATA0_S  0
+
+/** EFUSE_RD_KEY4_DATA1_REG register
+ *  Register $n of BLOCK8 (KEY4).
+ */
+#define EFUSE_RD_KEY4_DATA1_REG (DR_REG_EFUSE_BASE + 0x120)
+/** EFUSE_KEY4_DATA1 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the first 32 bits of KEY4.
+ */
+#define EFUSE_KEY4_DATA1    0xFFFFFFFFU
+#define EFUSE_KEY4_DATA1_M  (EFUSE_KEY4_DATA1_V << EFUSE_KEY4_DATA1_S)
+#define EFUSE_KEY4_DATA1_V  0xFFFFFFFFU
+#define EFUSE_KEY4_DATA1_S  0
+
+/** EFUSE_RD_KEY4_DATA2_REG register
+ *  Register $n of BLOCK8 (KEY4).
+ */
+#define EFUSE_RD_KEY4_DATA2_REG (DR_REG_EFUSE_BASE + 0x124)
+/** EFUSE_KEY4_DATA2 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the second 32 bits of KEY4.
+ */
+#define EFUSE_KEY4_DATA2    0xFFFFFFFFU
+#define EFUSE_KEY4_DATA2_M  (EFUSE_KEY4_DATA2_V << EFUSE_KEY4_DATA2_S)
+#define EFUSE_KEY4_DATA2_V  0xFFFFFFFFU
+#define EFUSE_KEY4_DATA2_S  0
+
+/** EFUSE_RD_KEY4_DATA3_REG register
+ *  Register $n of BLOCK8 (KEY4).
+ */
+#define EFUSE_RD_KEY4_DATA3_REG (DR_REG_EFUSE_BASE + 0x128)
+/** EFUSE_KEY4_DATA3 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the third 32 bits of KEY4.
+ */
+#define EFUSE_KEY4_DATA3    0xFFFFFFFFU
+#define EFUSE_KEY4_DATA3_M  (EFUSE_KEY4_DATA3_V << EFUSE_KEY4_DATA3_S)
+#define EFUSE_KEY4_DATA3_V  0xFFFFFFFFU
+#define EFUSE_KEY4_DATA3_S  0
+
+/** EFUSE_RD_KEY4_DATA4_REG register
+ *  Register $n of BLOCK8 (KEY4).
+ */
+#define EFUSE_RD_KEY4_DATA4_REG (DR_REG_EFUSE_BASE + 0x12c)
+/** EFUSE_KEY4_DATA4 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the fourth 32 bits of KEY4.
+ */
+#define EFUSE_KEY4_DATA4    0xFFFFFFFFU
+#define EFUSE_KEY4_DATA4_M  (EFUSE_KEY4_DATA4_V << EFUSE_KEY4_DATA4_S)
+#define EFUSE_KEY4_DATA4_V  0xFFFFFFFFU
+#define EFUSE_KEY4_DATA4_S  0
+
+/** EFUSE_RD_KEY4_DATA5_REG register
+ *  Register $n of BLOCK8 (KEY4).
+ */
+#define EFUSE_RD_KEY4_DATA5_REG (DR_REG_EFUSE_BASE + 0x130)
+/** EFUSE_KEY4_DATA5 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the fifth 32 bits of KEY4.
+ */
+#define EFUSE_KEY4_DATA5    0xFFFFFFFFU
+#define EFUSE_KEY4_DATA5_M  (EFUSE_KEY4_DATA5_V << EFUSE_KEY4_DATA5_S)
+#define EFUSE_KEY4_DATA5_V  0xFFFFFFFFU
+#define EFUSE_KEY4_DATA5_S  0
+
+/** EFUSE_RD_KEY4_DATA6_REG register
+ *  Register $n of BLOCK8 (KEY4).
+ */
+#define EFUSE_RD_KEY4_DATA6_REG (DR_REG_EFUSE_BASE + 0x134)
+/** EFUSE_KEY4_DATA6 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the sixth 32 bits of KEY4.
+ */
+#define EFUSE_KEY4_DATA6    0xFFFFFFFFU
+#define EFUSE_KEY4_DATA6_M  (EFUSE_KEY4_DATA6_V << EFUSE_KEY4_DATA6_S)
+#define EFUSE_KEY4_DATA6_V  0xFFFFFFFFU
+#define EFUSE_KEY4_DATA6_S  0
+
+/** EFUSE_RD_KEY4_DATA7_REG register
+ *  Register $n of BLOCK8 (KEY4).
+ */
+#define EFUSE_RD_KEY4_DATA7_REG (DR_REG_EFUSE_BASE + 0x138)
+/** EFUSE_KEY4_DATA7 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the seventh 32 bits of KEY4.
+ */
+#define EFUSE_KEY4_DATA7    0xFFFFFFFFU
+#define EFUSE_KEY4_DATA7_M  (EFUSE_KEY4_DATA7_V << EFUSE_KEY4_DATA7_S)
+#define EFUSE_KEY4_DATA7_V  0xFFFFFFFFU
+#define EFUSE_KEY4_DATA7_S  0
+
+/** EFUSE_RD_KEY5_DATA0_REG register
+ *  Register $n of BLOCK9 (KEY5).
+ */
+#define EFUSE_RD_KEY5_DATA0_REG (DR_REG_EFUSE_BASE + 0x13c)
+/** EFUSE_KEY5_DATA0 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the zeroth 32 bits of KEY5.
+ */
+#define EFUSE_KEY5_DATA0    0xFFFFFFFFU
+#define EFUSE_KEY5_DATA0_M  (EFUSE_KEY5_DATA0_V << EFUSE_KEY5_DATA0_S)
+#define EFUSE_KEY5_DATA0_V  0xFFFFFFFFU
+#define EFUSE_KEY5_DATA0_S  0
+
+/** EFUSE_RD_KEY5_DATA1_REG register
+ *  Register $n of BLOCK9 (KEY5).
+ */
+#define EFUSE_RD_KEY5_DATA1_REG (DR_REG_EFUSE_BASE + 0x140)
+/** EFUSE_KEY5_DATA1 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the first 32 bits of KEY5.
+ */
+#define EFUSE_KEY5_DATA1    0xFFFFFFFFU
+#define EFUSE_KEY5_DATA1_M  (EFUSE_KEY5_DATA1_V << EFUSE_KEY5_DATA1_S)
+#define EFUSE_KEY5_DATA1_V  0xFFFFFFFFU
+#define EFUSE_KEY5_DATA1_S  0
+
+/** EFUSE_RD_KEY5_DATA2_REG register
+ *  Register $n of BLOCK9 (KEY5).
+ */
+#define EFUSE_RD_KEY5_DATA2_REG (DR_REG_EFUSE_BASE + 0x144)
+/** EFUSE_KEY5_DATA2 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the second 32 bits of KEY5.
+ */
+#define EFUSE_KEY5_DATA2    0xFFFFFFFFU
+#define EFUSE_KEY5_DATA2_M  (EFUSE_KEY5_DATA2_V << EFUSE_KEY5_DATA2_S)
+#define EFUSE_KEY5_DATA2_V  0xFFFFFFFFU
+#define EFUSE_KEY5_DATA2_S  0
+
+/** EFUSE_RD_KEY5_DATA3_REG register
+ *  Register $n of BLOCK9 (KEY5).
+ */
+#define EFUSE_RD_KEY5_DATA3_REG (DR_REG_EFUSE_BASE + 0x148)
+/** EFUSE_KEY5_DATA3 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the third 32 bits of KEY5.
+ */
+#define EFUSE_KEY5_DATA3    0xFFFFFFFFU
+#define EFUSE_KEY5_DATA3_M  (EFUSE_KEY5_DATA3_V << EFUSE_KEY5_DATA3_S)
+#define EFUSE_KEY5_DATA3_V  0xFFFFFFFFU
+#define EFUSE_KEY5_DATA3_S  0
+
+/** EFUSE_RD_KEY5_DATA4_REG register
+ *  Register $n of BLOCK9 (KEY5).
+ */
+#define EFUSE_RD_KEY5_DATA4_REG (DR_REG_EFUSE_BASE + 0x14c)
+/** EFUSE_KEY5_DATA4 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the fourth 32 bits of KEY5.
+ */
+#define EFUSE_KEY5_DATA4    0xFFFFFFFFU
+#define EFUSE_KEY5_DATA4_M  (EFUSE_KEY5_DATA4_V << EFUSE_KEY5_DATA4_S)
+#define EFUSE_KEY5_DATA4_V  0xFFFFFFFFU
+#define EFUSE_KEY5_DATA4_S  0
+
+/** EFUSE_RD_KEY5_DATA5_REG register
+ *  Register $n of BLOCK9 (KEY5).
+ */
+#define EFUSE_RD_KEY5_DATA5_REG (DR_REG_EFUSE_BASE + 0x150)
+/** EFUSE_KEY5_DATA5 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the fifth 32 bits of KEY5.
+ */
+#define EFUSE_KEY5_DATA5    0xFFFFFFFFU
+#define EFUSE_KEY5_DATA5_M  (EFUSE_KEY5_DATA5_V << EFUSE_KEY5_DATA5_S)
+#define EFUSE_KEY5_DATA5_V  0xFFFFFFFFU
+#define EFUSE_KEY5_DATA5_S  0
+
+/** EFUSE_RD_KEY5_DATA6_REG register
+ *  Register $n of BLOCK9 (KEY5).
+ */
+#define EFUSE_RD_KEY5_DATA6_REG (DR_REG_EFUSE_BASE + 0x154)
+/** EFUSE_KEY5_DATA6 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the sixth 32 bits of KEY5.
+ */
+#define EFUSE_KEY5_DATA6    0xFFFFFFFFU
+#define EFUSE_KEY5_DATA6_M  (EFUSE_KEY5_DATA6_V << EFUSE_KEY5_DATA6_S)
+#define EFUSE_KEY5_DATA6_V  0xFFFFFFFFU
+#define EFUSE_KEY5_DATA6_S  0
+
+/** EFUSE_RD_KEY5_DATA7_REG register
+ *  Register $n of BLOCK9 (KEY5).
+ */
+#define EFUSE_RD_KEY5_DATA7_REG (DR_REG_EFUSE_BASE + 0x158)
+/** EFUSE_KEY5_DATA7 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the seventh 32 bits of KEY5.
+ */
+#define EFUSE_KEY5_DATA7    0xFFFFFFFFU
+#define EFUSE_KEY5_DATA7_M  (EFUSE_KEY5_DATA7_V << EFUSE_KEY5_DATA7_S)
+#define EFUSE_KEY5_DATA7_V  0xFFFFFFFFU
+#define EFUSE_KEY5_DATA7_S  0
+
+/** EFUSE_RD_SYS_PART2_DATA0_REG register
+ *  Register $n of BLOCK10 (system).
+ */
+#define EFUSE_RD_SYS_PART2_DATA0_REG (DR_REG_EFUSE_BASE + 0x15c)
+/** EFUSE_SYS_DATA_PART2_0 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the $nth 32 bits of the 2nd part of system data.
+ */
+#define EFUSE_SYS_DATA_PART2_0    0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART2_0_M  (EFUSE_SYS_DATA_PART2_0_V << EFUSE_SYS_DATA_PART2_0_S)
+#define EFUSE_SYS_DATA_PART2_0_V  0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART2_0_S  0
+
+/** EFUSE_RD_SYS_PART2_DATA1_REG register
+ *  Register $n of BLOCK9 (KEY5).
+ */
+#define EFUSE_RD_SYS_PART2_DATA1_REG (DR_REG_EFUSE_BASE + 0x160)
+/** EFUSE_SYS_DATA_PART2_1 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the $nth 32 bits of the 2nd part of system data.
+ */
+#define EFUSE_SYS_DATA_PART2_1    0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART2_1_M  (EFUSE_SYS_DATA_PART2_1_V << EFUSE_SYS_DATA_PART2_1_S)
+#define EFUSE_SYS_DATA_PART2_1_V  0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART2_1_S  0
+
+/** EFUSE_RD_SYS_PART2_DATA2_REG register
+ *  Register $n of BLOCK10 (system).
+ */
+#define EFUSE_RD_SYS_PART2_DATA2_REG (DR_REG_EFUSE_BASE + 0x164)
+/** EFUSE_SYS_DATA_PART2_2 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the $nth 32 bits of the 2nd part of system data.
+ */
+#define EFUSE_SYS_DATA_PART2_2    0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART2_2_M  (EFUSE_SYS_DATA_PART2_2_V << EFUSE_SYS_DATA_PART2_2_S)
+#define EFUSE_SYS_DATA_PART2_2_V  0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART2_2_S  0
+
+/** EFUSE_RD_SYS_PART2_DATA3_REG register
+ *  Register $n of BLOCK10 (system).
+ */
+#define EFUSE_RD_SYS_PART2_DATA3_REG (DR_REG_EFUSE_BASE + 0x168)
+/** EFUSE_SYS_DATA_PART2_3 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the $nth 32 bits of the 2nd part of system data.
+ */
+#define EFUSE_SYS_DATA_PART2_3    0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART2_3_M  (EFUSE_SYS_DATA_PART2_3_V << EFUSE_SYS_DATA_PART2_3_S)
+#define EFUSE_SYS_DATA_PART2_3_V  0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART2_3_S  0
+
+/** EFUSE_RD_SYS_PART2_DATA4_REG register
+ *  Register $n of BLOCK10 (system).
+ */
+#define EFUSE_RD_SYS_PART2_DATA4_REG (DR_REG_EFUSE_BASE + 0x16c)
+/** EFUSE_SYS_DATA_PART2_4 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the $nth 32 bits of the 2nd part of system data.
+ */
+#define EFUSE_SYS_DATA_PART2_4    0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART2_4_M  (EFUSE_SYS_DATA_PART2_4_V << EFUSE_SYS_DATA_PART2_4_S)
+#define EFUSE_SYS_DATA_PART2_4_V  0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART2_4_S  0
+
+/** EFUSE_RD_SYS_PART2_DATA5_REG register
+ *  Register $n of BLOCK10 (system).
+ */
+#define EFUSE_RD_SYS_PART2_DATA5_REG (DR_REG_EFUSE_BASE + 0x170)
+/** EFUSE_SYS_DATA_PART2_5 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the $nth 32 bits of the 2nd part of system data.
+ */
+#define EFUSE_SYS_DATA_PART2_5    0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART2_5_M  (EFUSE_SYS_DATA_PART2_5_V << EFUSE_SYS_DATA_PART2_5_S)
+#define EFUSE_SYS_DATA_PART2_5_V  0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART2_5_S  0
+
+/** EFUSE_RD_SYS_PART2_DATA6_REG register
+ *  Register $n of BLOCK10 (system).
+ */
+#define EFUSE_RD_SYS_PART2_DATA6_REG (DR_REG_EFUSE_BASE + 0x174)
+/** EFUSE_SYS_DATA_PART2_6 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the $nth 32 bits of the 2nd part of system data.
+ */
+#define EFUSE_SYS_DATA_PART2_6    0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART2_6_M  (EFUSE_SYS_DATA_PART2_6_V << EFUSE_SYS_DATA_PART2_6_S)
+#define EFUSE_SYS_DATA_PART2_6_V  0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART2_6_S  0
+
+/** EFUSE_RD_SYS_PART2_DATA7_REG register
+ *  Register $n of BLOCK10 (system).
+ */
+#define EFUSE_RD_SYS_PART2_DATA7_REG (DR_REG_EFUSE_BASE + 0x178)
+/** EFUSE_SYS_DATA_PART2_7 : RO; bitpos: [31:0]; default: 0;
+ *  Stores the $nth 32 bits of the 2nd part of system data.
+ */
+#define EFUSE_SYS_DATA_PART2_7    0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART2_7_M  (EFUSE_SYS_DATA_PART2_7_V << EFUSE_SYS_DATA_PART2_7_S)
+#define EFUSE_SYS_DATA_PART2_7_V  0xFFFFFFFFU
+#define EFUSE_SYS_DATA_PART2_7_S  0
+
+/** EFUSE_RD_REPEAT_ERR0_REG register
+ *  Programming error record register 0 of BLOCK0.
+ */
+#define EFUSE_RD_REPEAT_ERR0_REG (DR_REG_EFUSE_BASE + 0x17c)
+/** EFUSE_RD_DIS_ERR : RO; bitpos: [6:0]; default: 0;
+ *  Indicates a programming error of RD_DIS.
+ */
+#define EFUSE_RD_DIS_ERR    0x0000007FU
+#define EFUSE_RD_DIS_ERR_M  (EFUSE_RD_DIS_ERR_V << EFUSE_RD_DIS_ERR_S)
+#define EFUSE_RD_DIS_ERR_V  0x0000007FU
+#define EFUSE_RD_DIS_ERR_S  0
+/** EFUSE_SWAP_UART_SDIO_EN_ERR : RO; bitpos: [7]; default: 0;
+ *  Indicates a programming error of SWAP_UART_SDIO_EN.
+ */
+#define EFUSE_SWAP_UART_SDIO_EN_ERR    (BIT(7))
+#define EFUSE_SWAP_UART_SDIO_EN_ERR_M  (EFUSE_SWAP_UART_SDIO_EN_ERR_V << EFUSE_SWAP_UART_SDIO_EN_ERR_S)
+#define EFUSE_SWAP_UART_SDIO_EN_ERR_V  0x00000001U
+#define EFUSE_SWAP_UART_SDIO_EN_ERR_S  7
+/** EFUSE_DIS_ICACHE_ERR : RO; bitpos: [8]; default: 0;
+ *  Indicates a programming error of DIS_ICACHE.
+ */
+#define EFUSE_DIS_ICACHE_ERR    (BIT(8))
+#define EFUSE_DIS_ICACHE_ERR_M  (EFUSE_DIS_ICACHE_ERR_V << EFUSE_DIS_ICACHE_ERR_S)
+#define EFUSE_DIS_ICACHE_ERR_V  0x00000001U
+#define EFUSE_DIS_ICACHE_ERR_S  8
+/** EFUSE_DIS_USB_JTAG_ERR : RO; bitpos: [9]; default: 0;
+ *  Indicates a programming error of DIS_USB_JTAG.
+ */
+#define EFUSE_DIS_USB_JTAG_ERR    (BIT(9))
+#define EFUSE_DIS_USB_JTAG_ERR_M  (EFUSE_DIS_USB_JTAG_ERR_V << EFUSE_DIS_USB_JTAG_ERR_S)
+#define EFUSE_DIS_USB_JTAG_ERR_V  0x00000001U
+#define EFUSE_DIS_USB_JTAG_ERR_S  9
+/** EFUSE_DIS_DOWNLOAD_ICACHE_ERR : RO; bitpos: [10]; default: 0;
+ *  Indicates a programming error of DIS_DOWNLOAD_ICACHE.
+ */
+#define EFUSE_DIS_DOWNLOAD_ICACHE_ERR    (BIT(10))
+#define EFUSE_DIS_DOWNLOAD_ICACHE_ERR_M  (EFUSE_DIS_DOWNLOAD_ICACHE_ERR_V << EFUSE_DIS_DOWNLOAD_ICACHE_ERR_S)
+#define EFUSE_DIS_DOWNLOAD_ICACHE_ERR_V  0x00000001U
+#define EFUSE_DIS_DOWNLOAD_ICACHE_ERR_S  10
+/** EFUSE_DIS_USB_SERIAL_JTAG_ERR : RO; bitpos: [11]; default: 0;
+ *  Indicates a programming error of DIS_USB_DEVICE.
+ */
+#define EFUSE_DIS_USB_SERIAL_JTAG_ERR    (BIT(11))
+#define EFUSE_DIS_USB_SERIAL_JTAG_ERR_M  (EFUSE_DIS_USB_SERIAL_JTAG_ERR_V << EFUSE_DIS_USB_SERIAL_JTAG_ERR_S)
+#define EFUSE_DIS_USB_SERIAL_JTAG_ERR_V  0x00000001U
+#define EFUSE_DIS_USB_SERIAL_JTAG_ERR_S  11
+/** EFUSE_DIS_FORCE_DOWNLOAD_ERR : RO; bitpos: [12]; default: 0;
+ *  Indicates a programming error of DIS_FORCE_DOWNLOAD.
+ */
+#define EFUSE_DIS_FORCE_DOWNLOAD_ERR    (BIT(12))
+#define EFUSE_DIS_FORCE_DOWNLOAD_ERR_M  (EFUSE_DIS_FORCE_DOWNLOAD_ERR_V << EFUSE_DIS_FORCE_DOWNLOAD_ERR_S)
+#define EFUSE_DIS_FORCE_DOWNLOAD_ERR_V  0x00000001U
+#define EFUSE_DIS_FORCE_DOWNLOAD_ERR_S  12
+/** EFUSE_SPI_DOWNLOAD_MSPI_DIS_ERR : RO; bitpos: [13]; default: 0;
+ *  Indicates a programming error of SPI_DOWNLOAD_MSPI_DIS.
+ */
+#define EFUSE_SPI_DOWNLOAD_MSPI_DIS_ERR    (BIT(13))
+#define EFUSE_SPI_DOWNLOAD_MSPI_DIS_ERR_M  (EFUSE_SPI_DOWNLOAD_MSPI_DIS_ERR_V << EFUSE_SPI_DOWNLOAD_MSPI_DIS_ERR_S)
+#define EFUSE_SPI_DOWNLOAD_MSPI_DIS_ERR_V  0x00000001U
+#define EFUSE_SPI_DOWNLOAD_MSPI_DIS_ERR_S  13
+/** EFUSE_DIS_TWAI_ERR : RO; bitpos: [14]; default: 0;
+ *  Indicates a programming error of DIS_CAN.
+ */
+#define EFUSE_DIS_TWAI_ERR    (BIT(14))
+#define EFUSE_DIS_TWAI_ERR_M  (EFUSE_DIS_TWAI_ERR_V << EFUSE_DIS_TWAI_ERR_S)
+#define EFUSE_DIS_TWAI_ERR_V  0x00000001U
+#define EFUSE_DIS_TWAI_ERR_S  14
+/** EFUSE_JTAG_SEL_ENABLE_ERR : RO; bitpos: [15]; default: 0;
+ *  Indicates a programming error of JTAG_SEL_ENABLE.
+ */
+#define EFUSE_JTAG_SEL_ENABLE_ERR    (BIT(15))
+#define EFUSE_JTAG_SEL_ENABLE_ERR_M  (EFUSE_JTAG_SEL_ENABLE_ERR_V << EFUSE_JTAG_SEL_ENABLE_ERR_S)
+#define EFUSE_JTAG_SEL_ENABLE_ERR_V  0x00000001U
+#define EFUSE_JTAG_SEL_ENABLE_ERR_S  15
+/** EFUSE_SOFT_DIS_JTAG_ERR : RO; bitpos: [18:16]; default: 0;
+ *  Indicates a programming error of SOFT_DIS_JTAG.
+ */
+#define EFUSE_SOFT_DIS_JTAG_ERR    0x00000007U
+#define EFUSE_SOFT_DIS_JTAG_ERR_M  (EFUSE_SOFT_DIS_JTAG_ERR_V << EFUSE_SOFT_DIS_JTAG_ERR_S)
+#define EFUSE_SOFT_DIS_JTAG_ERR_V  0x00000007U
+#define EFUSE_SOFT_DIS_JTAG_ERR_S  16
+/** EFUSE_DIS_PAD_JTAG_ERR : RO; bitpos: [19]; default: 0;
+ *  Indicates a programming error of DIS_PAD_JTAG.
+ */
+#define EFUSE_DIS_PAD_JTAG_ERR    (BIT(19))
+#define EFUSE_DIS_PAD_JTAG_ERR_M  (EFUSE_DIS_PAD_JTAG_ERR_V << EFUSE_DIS_PAD_JTAG_ERR_S)
+#define EFUSE_DIS_PAD_JTAG_ERR_V  0x00000001U
+#define EFUSE_DIS_PAD_JTAG_ERR_S  19
+/** EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR : RO; bitpos: [20]; default: 0;
+ *  Indicates a programming error of DIS_DOWNLOAD_MANUAL_ENCRYPT.
+ */
+#define EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR    (BIT(20))
+#define EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR_M  (EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR_V << EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR_S)
+#define EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR_V  0x00000001U
+#define EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT_ERR_S  20
+/** EFUSE_USB_DREFH_ERR : RO; bitpos: [22:21]; default: 0;
+ *  Indicates a programming error of USB_DREFH.
+ */
+#define EFUSE_USB_DREFH_ERR    0x00000003U
+#define EFUSE_USB_DREFH_ERR_M  (EFUSE_USB_DREFH_ERR_V << EFUSE_USB_DREFH_ERR_S)
+#define EFUSE_USB_DREFH_ERR_V  0x00000003U
+#define EFUSE_USB_DREFH_ERR_S  21
+/** EFUSE_USB_DREFL_ERR : RO; bitpos: [24:23]; default: 0;
+ *  Indicates a programming error of USB_DREFL.
+ */
+#define EFUSE_USB_DREFL_ERR    0x00000003U
+#define EFUSE_USB_DREFL_ERR_M  (EFUSE_USB_DREFL_ERR_V << EFUSE_USB_DREFL_ERR_S)
+#define EFUSE_USB_DREFL_ERR_V  0x00000003U
+#define EFUSE_USB_DREFL_ERR_S  23
+/** EFUSE_USB_EXCHG_PINS_ERR : RO; bitpos: [25]; default: 0;
+ *  Indicates a programming error of USB_EXCHG_PINS.
+ */
+#define EFUSE_USB_EXCHG_PINS_ERR    (BIT(25))
+#define EFUSE_USB_EXCHG_PINS_ERR_M  (EFUSE_USB_EXCHG_PINS_ERR_V << EFUSE_USB_EXCHG_PINS_ERR_S)
+#define EFUSE_USB_EXCHG_PINS_ERR_V  0x00000001U
+#define EFUSE_USB_EXCHG_PINS_ERR_S  25
+/** EFUSE_VDD_SPI_AS_GPIO_ERR : RO; bitpos: [26]; default: 0;
+ *  Indicates a programming error of VDD_SPI_AS_GPIO.
+ */
+#define EFUSE_VDD_SPI_AS_GPIO_ERR    (BIT(26))
+#define EFUSE_VDD_SPI_AS_GPIO_ERR_M  (EFUSE_VDD_SPI_AS_GPIO_ERR_V << EFUSE_VDD_SPI_AS_GPIO_ERR_S)
+#define EFUSE_VDD_SPI_AS_GPIO_ERR_V  0x00000001U
+#define EFUSE_VDD_SPI_AS_GPIO_ERR_S  26
+/** EFUSE_RPT4_RESERVED0_ERR_2 : RO; bitpos: [28:27]; default: 0;
+ *  Reserved.
+ */
+#define EFUSE_RPT4_RESERVED0_ERR_2    0x00000003U
+#define EFUSE_RPT4_RESERVED0_ERR_2_M  (EFUSE_RPT4_RESERVED0_ERR_2_V << EFUSE_RPT4_RESERVED0_ERR_2_S)
+#define EFUSE_RPT4_RESERVED0_ERR_2_V  0x00000003U
+#define EFUSE_RPT4_RESERVED0_ERR_2_S  27
+/** EFUSE_RPT4_RESERVED0_ERR_1 : RO; bitpos: [29]; default: 0;
+ *  Reserved.
+ */
+#define EFUSE_RPT4_RESERVED0_ERR_1    (BIT(29))
+#define EFUSE_RPT4_RESERVED0_ERR_1_M  (EFUSE_RPT4_RESERVED0_ERR_1_V << EFUSE_RPT4_RESERVED0_ERR_1_S)
+#define EFUSE_RPT4_RESERVED0_ERR_1_V  0x00000001U
+#define EFUSE_RPT4_RESERVED0_ERR_1_S  29
+/** EFUSE_RPT4_RESERVED0_ERR_0 : RO; bitpos: [31:30]; default: 0;
+ *  Reserved.
+ */
+#define EFUSE_RPT4_RESERVED0_ERR_0    0x00000003U
+#define EFUSE_RPT4_RESERVED0_ERR_0_M  (EFUSE_RPT4_RESERVED0_ERR_0_V << EFUSE_RPT4_RESERVED0_ERR_0_S)
+#define EFUSE_RPT4_RESERVED0_ERR_0_V  0x00000003U
+#define EFUSE_RPT4_RESERVED0_ERR_0_S  30
+
+/** EFUSE_RD_REPEAT_ERR1_REG register
+ *  Programming error record register 1 of BLOCK0.
+ */
+#define EFUSE_RD_REPEAT_ERR1_REG (DR_REG_EFUSE_BASE + 0x180)
+/** EFUSE_RPT4_RESERVED1_ERR_0 : RO; bitpos: [15:0]; default: 0;
+ *  Reserved.
+ */
+#define EFUSE_RPT4_RESERVED1_ERR_0    0x0000FFFFU
+#define EFUSE_RPT4_RESERVED1_ERR_0_M  (EFUSE_RPT4_RESERVED1_ERR_0_V << EFUSE_RPT4_RESERVED1_ERR_0_S)
+#define EFUSE_RPT4_RESERVED1_ERR_0_V  0x0000FFFFU
+#define EFUSE_RPT4_RESERVED1_ERR_0_S  0
+/** EFUSE_WDT_DELAY_SEL_ERR : RO; bitpos: [17:16]; default: 0;
+ *  Indicates a programming error of WDT_DELAY_SEL.
+ */
+#define EFUSE_WDT_DELAY_SEL_ERR    0x00000003U
+#define EFUSE_WDT_DELAY_SEL_ERR_M  (EFUSE_WDT_DELAY_SEL_ERR_V << EFUSE_WDT_DELAY_SEL_ERR_S)
+#define EFUSE_WDT_DELAY_SEL_ERR_V  0x00000003U
+#define EFUSE_WDT_DELAY_SEL_ERR_S  16
+/** EFUSE_SPI_BOOT_CRYPT_CNT_ERR : RO; bitpos: [20:18]; default: 0;
+ *  Indicates a programming error of SPI_BOOT_CRYPT_CNT.
+ */
+#define EFUSE_SPI_BOOT_CRYPT_CNT_ERR    0x00000007U
+#define EFUSE_SPI_BOOT_CRYPT_CNT_ERR_M  (EFUSE_SPI_BOOT_CRYPT_CNT_ERR_V << EFUSE_SPI_BOOT_CRYPT_CNT_ERR_S)
+#define EFUSE_SPI_BOOT_CRYPT_CNT_ERR_V  0x00000007U
+#define EFUSE_SPI_BOOT_CRYPT_CNT_ERR_S  18
+/** EFUSE_SECURE_BOOT_KEY_REVOKE0_ERR : RO; bitpos: [21]; default: 0;
+ *  Indicates a programming error of SECURE_BOOT_KEY_REVOKE0.
+ */
+#define EFUSE_SECURE_BOOT_KEY_REVOKE0_ERR    (BIT(21))
+#define EFUSE_SECURE_BOOT_KEY_REVOKE0_ERR_M  (EFUSE_SECURE_BOOT_KEY_REVOKE0_ERR_V << EFUSE_SECURE_BOOT_KEY_REVOKE0_ERR_S)
+#define EFUSE_SECURE_BOOT_KEY_REVOKE0_ERR_V  0x00000001U
+#define EFUSE_SECURE_BOOT_KEY_REVOKE0_ERR_S  21
+/** EFUSE_SECURE_BOOT_KEY_REVOKE1_ERR : RO; bitpos: [22]; default: 0;
+ *  Indicates a programming error of SECURE_BOOT_KEY_REVOKE1.
+ */
+#define EFUSE_SECURE_BOOT_KEY_REVOKE1_ERR    (BIT(22))
+#define EFUSE_SECURE_BOOT_KEY_REVOKE1_ERR_M  (EFUSE_SECURE_BOOT_KEY_REVOKE1_ERR_V << EFUSE_SECURE_BOOT_KEY_REVOKE1_ERR_S)
+#define EFUSE_SECURE_BOOT_KEY_REVOKE1_ERR_V  0x00000001U
+#define EFUSE_SECURE_BOOT_KEY_REVOKE1_ERR_S  22
+/** EFUSE_SECURE_BOOT_KEY_REVOKE2_ERR : RO; bitpos: [23]; default: 0;
+ *  Indicates a programming error of SECURE_BOOT_KEY_REVOKE2.
+ */
+#define EFUSE_SECURE_BOOT_KEY_REVOKE2_ERR    (BIT(23))
+#define EFUSE_SECURE_BOOT_KEY_REVOKE2_ERR_M  (EFUSE_SECURE_BOOT_KEY_REVOKE2_ERR_V << EFUSE_SECURE_BOOT_KEY_REVOKE2_ERR_S)
+#define EFUSE_SECURE_BOOT_KEY_REVOKE2_ERR_V  0x00000001U
+#define EFUSE_SECURE_BOOT_KEY_REVOKE2_ERR_S  23
+/** EFUSE_KEY_PURPOSE_0_ERR : RO; bitpos: [27:24]; default: 0;
+ *  Indicates a programming error of KEY_PURPOSE_0.
+ */
+#define EFUSE_KEY_PURPOSE_0_ERR    0x0000000FU
+#define EFUSE_KEY_PURPOSE_0_ERR_M  (EFUSE_KEY_PURPOSE_0_ERR_V << EFUSE_KEY_PURPOSE_0_ERR_S)
+#define EFUSE_KEY_PURPOSE_0_ERR_V  0x0000000FU
+#define EFUSE_KEY_PURPOSE_0_ERR_S  24
+/** EFUSE_KEY_PURPOSE_1_ERR : RO; bitpos: [31:28]; default: 0;
+ *  Indicates a programming error of KEY_PURPOSE_1.
+ */
+#define EFUSE_KEY_PURPOSE_1_ERR    0x0000000FU
+#define EFUSE_KEY_PURPOSE_1_ERR_M  (EFUSE_KEY_PURPOSE_1_ERR_V << EFUSE_KEY_PURPOSE_1_ERR_S)
+#define EFUSE_KEY_PURPOSE_1_ERR_V  0x0000000FU
+#define EFUSE_KEY_PURPOSE_1_ERR_S  28
+
+/** EFUSE_RD_REPEAT_ERR2_REG register
+ *  Programming error record register 2 of BLOCK0.
+ */
+#define EFUSE_RD_REPEAT_ERR2_REG (DR_REG_EFUSE_BASE + 0x184)
+/** EFUSE_KEY_PURPOSE_2_ERR : RO; bitpos: [3:0]; default: 0;
+ *  Indicates a programming error of KEY_PURPOSE_2.
+ */
+#define EFUSE_KEY_PURPOSE_2_ERR    0x0000000FU
+#define EFUSE_KEY_PURPOSE_2_ERR_M  (EFUSE_KEY_PURPOSE_2_ERR_V << EFUSE_KEY_PURPOSE_2_ERR_S)
+#define EFUSE_KEY_PURPOSE_2_ERR_V  0x0000000FU
+#define EFUSE_KEY_PURPOSE_2_ERR_S  0
+/** EFUSE_KEY_PURPOSE_3_ERR : RO; bitpos: [7:4]; default: 0;
+ *  Indicates a programming error of KEY_PURPOSE_3.
+ */
+#define EFUSE_KEY_PURPOSE_3_ERR    0x0000000FU
+#define EFUSE_KEY_PURPOSE_3_ERR_M  (EFUSE_KEY_PURPOSE_3_ERR_V << EFUSE_KEY_PURPOSE_3_ERR_S)
+#define EFUSE_KEY_PURPOSE_3_ERR_V  0x0000000FU
+#define EFUSE_KEY_PURPOSE_3_ERR_S  4
+/** EFUSE_KEY_PURPOSE_4_ERR : RO; bitpos: [11:8]; default: 0;
+ *  Indicates a programming error of KEY_PURPOSE_4.
+ */
+#define EFUSE_KEY_PURPOSE_4_ERR    0x0000000FU
+#define EFUSE_KEY_PURPOSE_4_ERR_M  (EFUSE_KEY_PURPOSE_4_ERR_V << EFUSE_KEY_PURPOSE_4_ERR_S)
+#define EFUSE_KEY_PURPOSE_4_ERR_V  0x0000000FU
+#define EFUSE_KEY_PURPOSE_4_ERR_S  8
+/** EFUSE_KEY_PURPOSE_5_ERR : RO; bitpos: [15:12]; default: 0;
+ *  Indicates a programming error of KEY_PURPOSE_5.
+ */
+#define EFUSE_KEY_PURPOSE_5_ERR    0x0000000FU
+#define EFUSE_KEY_PURPOSE_5_ERR_M  (EFUSE_KEY_PURPOSE_5_ERR_V << EFUSE_KEY_PURPOSE_5_ERR_S)
+#define EFUSE_KEY_PURPOSE_5_ERR_V  0x0000000FU
+#define EFUSE_KEY_PURPOSE_5_ERR_S  12
+/** EFUSE_SEC_DPA_LEVEL_ERR : RO; bitpos: [17:16]; default: 0;
+ *  Indicates a programming error of SEC_DPA_LEVEL.
+ */
+#define EFUSE_SEC_DPA_LEVEL_ERR    0x00000003U
+#define EFUSE_SEC_DPA_LEVEL_ERR_M  (EFUSE_SEC_DPA_LEVEL_ERR_V << EFUSE_SEC_DPA_LEVEL_ERR_S)
+#define EFUSE_SEC_DPA_LEVEL_ERR_V  0x00000003U
+#define EFUSE_SEC_DPA_LEVEL_ERR_S  16
+/** EFUSE_RPT4_RESERVED2_ERR_1 : RO; bitpos: [18]; default: 0;
+ *  Reserved.
+ */
+#define EFUSE_RPT4_RESERVED2_ERR_1    (BIT(18))
+#define EFUSE_RPT4_RESERVED2_ERR_1_M  (EFUSE_RPT4_RESERVED2_ERR_1_V << EFUSE_RPT4_RESERVED2_ERR_1_S)
+#define EFUSE_RPT4_RESERVED2_ERR_1_V  0x00000001U
+#define EFUSE_RPT4_RESERVED2_ERR_1_S  18
+/** EFUSE_CRYPT_DPA_ENABLE_ERR : RO; bitpos: [19]; default: 0;
+ *  Indicates a programming error of CRYPT_DPA_ENABLE.
+ */
+#define EFUSE_CRYPT_DPA_ENABLE_ERR    (BIT(19))
+#define EFUSE_CRYPT_DPA_ENABLE_ERR_M  (EFUSE_CRYPT_DPA_ENABLE_ERR_V << EFUSE_CRYPT_DPA_ENABLE_ERR_S)
+#define EFUSE_CRYPT_DPA_ENABLE_ERR_V  0x00000001U
+#define EFUSE_CRYPT_DPA_ENABLE_ERR_S  19
+/** EFUSE_SECURE_BOOT_EN_ERR : RO; bitpos: [20]; default: 0;
+ *  Indicates a programming error of SECURE_BOOT_EN.
+ */
+#define EFUSE_SECURE_BOOT_EN_ERR    (BIT(20))
+#define EFUSE_SECURE_BOOT_EN_ERR_M  (EFUSE_SECURE_BOOT_EN_ERR_V << EFUSE_SECURE_BOOT_EN_ERR_S)
+#define EFUSE_SECURE_BOOT_EN_ERR_V  0x00000001U
+#define EFUSE_SECURE_BOOT_EN_ERR_S  20
+/** EFUSE_SECURE_BOOT_AGGRESSIVE_REVOKE_ERR : RO; bitpos: [21]; default: 0;
+ *  Indicates a programming error of SECURE_BOOT_AGGRESSIVE_REVOKE.
+ */
+#define EFUSE_SECURE_BOOT_AGGRESSIVE_REVOKE_ERR    (BIT(21))
+#define EFUSE_SECURE_BOOT_AGGRESSIVE_REVOKE_ERR_M  (EFUSE_SECURE_BOOT_AGGRESSIVE_REVOKE_ERR_V << EFUSE_SECURE_BOOT_AGGRESSIVE_REVOKE_ERR_S)
+#define EFUSE_SECURE_BOOT_AGGRESSIVE_REVOKE_ERR_V  0x00000001U
+#define EFUSE_SECURE_BOOT_AGGRESSIVE_REVOKE_ERR_S  21
+/** EFUSE_RPT4_RESERVED2_ERR_0 : RO; bitpos: [27:22]; default: 0;
+ *  Reserved.
+ */
+#define EFUSE_RPT4_RESERVED2_ERR_0    0x0000003FU
+#define EFUSE_RPT4_RESERVED2_ERR_0_M  (EFUSE_RPT4_RESERVED2_ERR_0_V << EFUSE_RPT4_RESERVED2_ERR_0_S)
+#define EFUSE_RPT4_RESERVED2_ERR_0_V  0x0000003FU
+#define EFUSE_RPT4_RESERVED2_ERR_0_S  22
+/** EFUSE_FLASH_TPUW_ERR : RO; bitpos: [31:28]; default: 0;
+ *  Indicates a programming error of FLASH_TPUW.
+ */
+#define EFUSE_FLASH_TPUW_ERR    0x0000000FU
+#define EFUSE_FLASH_TPUW_ERR_M  (EFUSE_FLASH_TPUW_ERR_V << EFUSE_FLASH_TPUW_ERR_S)
+#define EFUSE_FLASH_TPUW_ERR_V  0x0000000FU
+#define EFUSE_FLASH_TPUW_ERR_S  28
+
+/** EFUSE_RD_REPEAT_ERR3_REG register
+ *  Programming error record register 3 of BLOCK0.
+ */
+#define EFUSE_RD_REPEAT_ERR3_REG (DR_REG_EFUSE_BASE + 0x188)
+/** EFUSE_DIS_DOWNLOAD_MODE_ERR : RO; bitpos: [0]; default: 0;
+ *  Indicates a programming error of DIS_DOWNLOAD_MODE.
+ */
+#define EFUSE_DIS_DOWNLOAD_MODE_ERR    (BIT(0))
+#define EFUSE_DIS_DOWNLOAD_MODE_ERR_M  (EFUSE_DIS_DOWNLOAD_MODE_ERR_V << EFUSE_DIS_DOWNLOAD_MODE_ERR_S)
+#define EFUSE_DIS_DOWNLOAD_MODE_ERR_V  0x00000001U
+#define EFUSE_DIS_DOWNLOAD_MODE_ERR_S  0
+/** EFUSE_DIS_DIRECT_BOOT_ERR : RO; bitpos: [1]; default: 0;
+ *  Indicates a programming error of DIS_DIRECT_BOOT.
+ */
+#define EFUSE_DIS_DIRECT_BOOT_ERR    (BIT(1))
+#define EFUSE_DIS_DIRECT_BOOT_ERR_M  (EFUSE_DIS_DIRECT_BOOT_ERR_V << EFUSE_DIS_DIRECT_BOOT_ERR_S)
+#define EFUSE_DIS_DIRECT_BOOT_ERR_V  0x00000001U
+#define EFUSE_DIS_DIRECT_BOOT_ERR_S  1
+/** EFUSE_USB_PRINT_ERR : RO; bitpos: [2]; default: 0;
+ *  Indicates a programming error of UART_PRINT_CHANNEL.
+ */
+#define EFUSE_USB_PRINT_ERR    (BIT(2))
+#define EFUSE_USB_PRINT_ERR_M  (EFUSE_USB_PRINT_ERR_V << EFUSE_USB_PRINT_ERR_S)
+#define EFUSE_USB_PRINT_ERR_V  0x00000001U
+#define EFUSE_USB_PRINT_ERR_S  2
+/** EFUSE_RPT4_RESERVED3_ERR_5 : RO; bitpos: [3]; default: 0;
+ *  Reserved.
+ */
+#define EFUSE_RPT4_RESERVED3_ERR_5    (BIT(3))
+#define EFUSE_RPT4_RESERVED3_ERR_5_M  (EFUSE_RPT4_RESERVED3_ERR_5_V << EFUSE_RPT4_RESERVED3_ERR_5_S)
+#define EFUSE_RPT4_RESERVED3_ERR_5_V  0x00000001U
+#define EFUSE_RPT4_RESERVED3_ERR_5_S  3
+/** EFUSE_DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE_ERR : RO; bitpos: [4]; default: 0;
+ *  Indicates a programming error of DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE.
+ */
+#define EFUSE_DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE_ERR    (BIT(4))
+#define EFUSE_DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE_ERR_M  (EFUSE_DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE_ERR_V << EFUSE_DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE_ERR_S)
+#define EFUSE_DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE_ERR_V  0x00000001U
+#define EFUSE_DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE_ERR_S  4
+/** EFUSE_ENABLE_SECURITY_DOWNLOAD_ERR : RO; bitpos: [5]; default: 0;
+ *  Indicates a programming error of ENABLE_SECURITY_DOWNLOAD.
+ */
+#define EFUSE_ENABLE_SECURITY_DOWNLOAD_ERR    (BIT(5))
+#define EFUSE_ENABLE_SECURITY_DOWNLOAD_ERR_M  (EFUSE_ENABLE_SECURITY_DOWNLOAD_ERR_V << EFUSE_ENABLE_SECURITY_DOWNLOAD_ERR_S)
+#define EFUSE_ENABLE_SECURITY_DOWNLOAD_ERR_V  0x00000001U
+#define EFUSE_ENABLE_SECURITY_DOWNLOAD_ERR_S  5
+/** EFUSE_UART_PRINT_CONTROL_ERR : RO; bitpos: [7:6]; default: 0;
+ *  Indicates a programming error of UART_PRINT_CONTROL.
+ */
+#define EFUSE_UART_PRINT_CONTROL_ERR    0x00000003U
+#define EFUSE_UART_PRINT_CONTROL_ERR_M  (EFUSE_UART_PRINT_CONTROL_ERR_V << EFUSE_UART_PRINT_CONTROL_ERR_S)
+#define EFUSE_UART_PRINT_CONTROL_ERR_V  0x00000003U
+#define EFUSE_UART_PRINT_CONTROL_ERR_S  6
+/** EFUSE_RPT4_RESERVED3_ERR_4 : RO; bitpos: [8]; default: 0;
+ *  Reserved.
+ */
+#define EFUSE_RPT4_RESERVED3_ERR_4    (BIT(8))
+#define EFUSE_RPT4_RESERVED3_ERR_4_M  (EFUSE_RPT4_RESERVED3_ERR_4_V << EFUSE_RPT4_RESERVED3_ERR_4_S)
+#define EFUSE_RPT4_RESERVED3_ERR_4_V  0x00000001U
+#define EFUSE_RPT4_RESERVED3_ERR_4_S  8
+/** EFUSE_RPT4_RESERVED3_ERR_3 : RO; bitpos: [9]; default: 0;
+ *  Reserved.
+ */
+#define EFUSE_RPT4_RESERVED3_ERR_3    (BIT(9))
+#define EFUSE_RPT4_RESERVED3_ERR_3_M  (EFUSE_RPT4_RESERVED3_ERR_3_V << EFUSE_RPT4_RESERVED3_ERR_3_S)
+#define EFUSE_RPT4_RESERVED3_ERR_3_V  0x00000001U
+#define EFUSE_RPT4_RESERVED3_ERR_3_S  9
+/** EFUSE_RPT4_RESERVED3_ERR_2 : RO; bitpos: [11:10]; default: 0;
+ *  Reserved.
+ */
+#define EFUSE_RPT4_RESERVED3_ERR_2    0x00000003U
+#define EFUSE_RPT4_RESERVED3_ERR_2_M  (EFUSE_RPT4_RESERVED3_ERR_2_V << EFUSE_RPT4_RESERVED3_ERR_2_S)
+#define EFUSE_RPT4_RESERVED3_ERR_2_V  0x00000003U
+#define EFUSE_RPT4_RESERVED3_ERR_2_S  10
+/** EFUSE_RPT4_RESERVED3_ERR_1 : RO; bitpos: [12]; default: 0;
+ *  Reserved.
+ */
+#define EFUSE_RPT4_RESERVED3_ERR_1    (BIT(12))
+#define EFUSE_RPT4_RESERVED3_ERR_1_M  (EFUSE_RPT4_RESERVED3_ERR_1_V << EFUSE_RPT4_RESERVED3_ERR_1_S)
+#define EFUSE_RPT4_RESERVED3_ERR_1_V  0x00000001U
+#define EFUSE_RPT4_RESERVED3_ERR_1_S  12
+/** EFUSE_FORCE_SEND_RESUME_ERR : RO; bitpos: [13]; default: 0;
+ *  Indicates a programming error of FORCE_SEND_RESUME.
+ */
+#define EFUSE_FORCE_SEND_RESUME_ERR    (BIT(13))
+#define EFUSE_FORCE_SEND_RESUME_ERR_M  (EFUSE_FORCE_SEND_RESUME_ERR_V << EFUSE_FORCE_SEND_RESUME_ERR_S)
+#define EFUSE_FORCE_SEND_RESUME_ERR_V  0x00000001U
+#define EFUSE_FORCE_SEND_RESUME_ERR_S  13
+/** EFUSE_SECURE_VERSION_ERR : RO; bitpos: [29:14]; default: 0;
+ *  Indicates a programming error of SECURE_VERSION.
+ */
+#define EFUSE_SECURE_VERSION_ERR    0x0000FFFFU
+#define EFUSE_SECURE_VERSION_ERR_M  (EFUSE_SECURE_VERSION_ERR_V << EFUSE_SECURE_VERSION_ERR_S)
+#define EFUSE_SECURE_VERSION_ERR_V  0x0000FFFFU
+#define EFUSE_SECURE_VERSION_ERR_S  14
+/** EFUSE_RPT4_RESERVED3_ERR_0 : RO; bitpos: [31:30]; default: 0;
+ *  Reserved.
+ */
+#define EFUSE_RPT4_RESERVED3_ERR_0    0x00000003U
+#define EFUSE_RPT4_RESERVED3_ERR_0_M  (EFUSE_RPT4_RESERVED3_ERR_0_V << EFUSE_RPT4_RESERVED3_ERR_0_S)
+#define EFUSE_RPT4_RESERVED3_ERR_0_V  0x00000003U
+#define EFUSE_RPT4_RESERVED3_ERR_0_S  30
+
+/** EFUSE_RD_REPEAT_ERR4_REG register
+ *  Programming error record register 4 of BLOCK0.
+ */
+#define EFUSE_RD_REPEAT_ERR4_REG (DR_REG_EFUSE_BASE + 0x190)
+/** EFUSE_RPT4_RESERVED4_ERR_1 : RO; bitpos: [23:0]; default: 0;
+ *  Reserved.
+ */
+#define EFUSE_RPT4_RESERVED4_ERR_1    0x00FFFFFFU
+#define EFUSE_RPT4_RESERVED4_ERR_1_M  (EFUSE_RPT4_RESERVED4_ERR_1_V << EFUSE_RPT4_RESERVED4_ERR_1_S)
+#define EFUSE_RPT4_RESERVED4_ERR_1_V  0x00FFFFFFU
+#define EFUSE_RPT4_RESERVED4_ERR_1_S  0
+/** EFUSE_RPT4_RESERVED4_ERR_0 : RO; bitpos: [31:24]; default: 0;
+ *  Reserved.
+ */
+#define EFUSE_RPT4_RESERVED4_ERR_0    0x000000FFU
+#define EFUSE_RPT4_RESERVED4_ERR_0_M  (EFUSE_RPT4_RESERVED4_ERR_0_V << EFUSE_RPT4_RESERVED4_ERR_0_S)
+#define EFUSE_RPT4_RESERVED4_ERR_0_V  0x000000FFU
+#define EFUSE_RPT4_RESERVED4_ERR_0_S  24
+
+/** EFUSE_RD_RS_ERR0_REG register
+ *  Programming error record register 0 of BLOCK1-10.
+ */
+#define EFUSE_RD_RS_ERR0_REG (DR_REG_EFUSE_BASE + 0x1c0)
+/** EFUSE_MAC_SPI_8M_ERR_NUM : RO; bitpos: [2:0]; default: 0;
+ *  The value of this signal means the number of error bytes.
+ */
+#define EFUSE_MAC_SPI_8M_ERR_NUM    0x00000007U
+#define EFUSE_MAC_SPI_8M_ERR_NUM_M  (EFUSE_MAC_SPI_8M_ERR_NUM_V << EFUSE_MAC_SPI_8M_ERR_NUM_S)
+#define EFUSE_MAC_SPI_8M_ERR_NUM_V  0x00000007U
+#define EFUSE_MAC_SPI_8M_ERR_NUM_S  0
+/** EFUSE_MAC_SPI_8M_FAIL : RO; bitpos: [3]; default: 0;
+ *  0: Means no failure and that the data of MAC_SPI_8M is reliable 1: Means that
+ *  programming user data failed and the number of error bytes is over 6.
+ */
+#define EFUSE_MAC_SPI_8M_FAIL    (BIT(3))
+#define EFUSE_MAC_SPI_8M_FAIL_M  (EFUSE_MAC_SPI_8M_FAIL_V << EFUSE_MAC_SPI_8M_FAIL_S)
+#define EFUSE_MAC_SPI_8M_FAIL_V  0x00000001U
+#define EFUSE_MAC_SPI_8M_FAIL_S  3
+/** EFUSE_SYS_PART1_NUM : RO; bitpos: [6:4]; default: 0;
+ *  The value of this signal means the number of error bytes.
+ */
+#define EFUSE_SYS_PART1_NUM    0x00000007U
+#define EFUSE_SYS_PART1_NUM_M  (EFUSE_SYS_PART1_NUM_V << EFUSE_SYS_PART1_NUM_S)
+#define EFUSE_SYS_PART1_NUM_V  0x00000007U
+#define EFUSE_SYS_PART1_NUM_S  4
+/** EFUSE_SYS_PART1_FAIL : RO; bitpos: [7]; default: 0;
+ *  0: Means no failure and that the data of system part1 is reliable 1: Means that
+ *  programming user data failed and the number of error bytes is over 6.
+ */
+#define EFUSE_SYS_PART1_FAIL    (BIT(7))
+#define EFUSE_SYS_PART1_FAIL_M  (EFUSE_SYS_PART1_FAIL_V << EFUSE_SYS_PART1_FAIL_S)
+#define EFUSE_SYS_PART1_FAIL_V  0x00000001U
+#define EFUSE_SYS_PART1_FAIL_S  7
+/** EFUSE_USR_DATA_ERR_NUM : RO; bitpos: [10:8]; default: 0;
+ *  The value of this signal means the number of error bytes.
+ */
+#define EFUSE_USR_DATA_ERR_NUM    0x00000007U
+#define EFUSE_USR_DATA_ERR_NUM_M  (EFUSE_USR_DATA_ERR_NUM_V << EFUSE_USR_DATA_ERR_NUM_S)
+#define EFUSE_USR_DATA_ERR_NUM_V  0x00000007U
+#define EFUSE_USR_DATA_ERR_NUM_S  8
+/** EFUSE_USR_DATA_FAIL : RO; bitpos: [11]; default: 0;
+ *  0: Means no failure and that the user data is reliable 1: Means that programming
+ *  user data failed and the number of error bytes is over 6.
+ */
+#define EFUSE_USR_DATA_FAIL    (BIT(11))
+#define EFUSE_USR_DATA_FAIL_M  (EFUSE_USR_DATA_FAIL_V << EFUSE_USR_DATA_FAIL_S)
+#define EFUSE_USR_DATA_FAIL_V  0x00000001U
+#define EFUSE_USR_DATA_FAIL_S  11
+/** EFUSE_KEY0_ERR_NUM : RO; bitpos: [14:12]; default: 0;
+ *  The value of this signal means the number of error bytes.
+ */
+#define EFUSE_KEY0_ERR_NUM    0x00000007U
+#define EFUSE_KEY0_ERR_NUM_M  (EFUSE_KEY0_ERR_NUM_V << EFUSE_KEY0_ERR_NUM_S)
+#define EFUSE_KEY0_ERR_NUM_V  0x00000007U
+#define EFUSE_KEY0_ERR_NUM_S  12
+/** EFUSE_KEY0_FAIL : RO; bitpos: [15]; default: 0;
+ *  0: Means no failure and that the data of key0 is reliable 1: Means that programming
+ *  key0 failed and the number of error bytes is over 6.
+ */
+#define EFUSE_KEY0_FAIL    (BIT(15))
+#define EFUSE_KEY0_FAIL_M  (EFUSE_KEY0_FAIL_V << EFUSE_KEY0_FAIL_S)
+#define EFUSE_KEY0_FAIL_V  0x00000001U
+#define EFUSE_KEY0_FAIL_S  15
+/** EFUSE_KEY1_ERR_NUM : RO; bitpos: [18:16]; default: 0;
+ *  The value of this signal means the number of error bytes.
+ */
+#define EFUSE_KEY1_ERR_NUM    0x00000007U
+#define EFUSE_KEY1_ERR_NUM_M  (EFUSE_KEY1_ERR_NUM_V << EFUSE_KEY1_ERR_NUM_S)
+#define EFUSE_KEY1_ERR_NUM_V  0x00000007U
+#define EFUSE_KEY1_ERR_NUM_S  16
+/** EFUSE_KEY1_FAIL : RO; bitpos: [19]; default: 0;
+ *  0: Means no failure and that the data of key1 is reliable 1: Means that programming
+ *  key1 failed and the number of error bytes is over 6.
+ */
+#define EFUSE_KEY1_FAIL    (BIT(19))
+#define EFUSE_KEY1_FAIL_M  (EFUSE_KEY1_FAIL_V << EFUSE_KEY1_FAIL_S)
+#define EFUSE_KEY1_FAIL_V  0x00000001U
+#define EFUSE_KEY1_FAIL_S  19
+/** EFUSE_KEY2_ERR_NUM : RO; bitpos: [22:20]; default: 0;
+ *  The value of this signal means the number of error bytes.
+ */
+#define EFUSE_KEY2_ERR_NUM    0x00000007U
+#define EFUSE_KEY2_ERR_NUM_M  (EFUSE_KEY2_ERR_NUM_V << EFUSE_KEY2_ERR_NUM_S)
+#define EFUSE_KEY2_ERR_NUM_V  0x00000007U
+#define EFUSE_KEY2_ERR_NUM_S  20
+/** EFUSE_KEY2_FAIL : RO; bitpos: [23]; default: 0;
+ *  0: Means no failure and that the data of key2 is reliable 1: Means that programming
+ *  key2 failed and the number of error bytes is over 6.
+ */
+#define EFUSE_KEY2_FAIL    (BIT(23))
+#define EFUSE_KEY2_FAIL_M  (EFUSE_KEY2_FAIL_V << EFUSE_KEY2_FAIL_S)
+#define EFUSE_KEY2_FAIL_V  0x00000001U
+#define EFUSE_KEY2_FAIL_S  23
+/** EFUSE_KEY3_ERR_NUM : RO; bitpos: [26:24]; default: 0;
+ *  The value of this signal means the number of error bytes.
+ */
+#define EFUSE_KEY3_ERR_NUM    0x00000007U
+#define EFUSE_KEY3_ERR_NUM_M  (EFUSE_KEY3_ERR_NUM_V << EFUSE_KEY3_ERR_NUM_S)
+#define EFUSE_KEY3_ERR_NUM_V  0x00000007U
+#define EFUSE_KEY3_ERR_NUM_S  24
+/** EFUSE_KEY3_FAIL : RO; bitpos: [27]; default: 0;
+ *  0: Means no failure and that the data of key3 is reliable 1: Means that programming
+ *  key3 failed and the number of error bytes is over 6.
+ */
+#define EFUSE_KEY3_FAIL    (BIT(27))
+#define EFUSE_KEY3_FAIL_M  (EFUSE_KEY3_FAIL_V << EFUSE_KEY3_FAIL_S)
+#define EFUSE_KEY3_FAIL_V  0x00000001U
+#define EFUSE_KEY3_FAIL_S  27
+/** EFUSE_KEY4_ERR_NUM : RO; bitpos: [30:28]; default: 0;
+ *  The value of this signal means the number of error bytes.
+ */
+#define EFUSE_KEY4_ERR_NUM    0x00000007U
+#define EFUSE_KEY4_ERR_NUM_M  (EFUSE_KEY4_ERR_NUM_V << EFUSE_KEY4_ERR_NUM_S)
+#define EFUSE_KEY4_ERR_NUM_V  0x00000007U
+#define EFUSE_KEY4_ERR_NUM_S  28
+/** EFUSE_KEY4_FAIL : RO; bitpos: [31]; default: 0;
+ *  0: Means no failure and that the data of key4 is reliable 1: Means that programming
+ *  key4 failed and the number of error bytes is over 6.
+ */
+#define EFUSE_KEY4_FAIL    (BIT(31))
+#define EFUSE_KEY4_FAIL_M  (EFUSE_KEY4_FAIL_V << EFUSE_KEY4_FAIL_S)
+#define EFUSE_KEY4_FAIL_V  0x00000001U
+#define EFUSE_KEY4_FAIL_S  31
+
+/** EFUSE_RD_RS_ERR1_REG register
+ *  Programming error record register 1 of BLOCK1-10.
+ */
+#define EFUSE_RD_RS_ERR1_REG (DR_REG_EFUSE_BASE + 0x1c4)
+/** EFUSE_KEY5_ERR_NUM : RO; bitpos: [2:0]; default: 0;
+ *  The value of this signal means the number of error bytes.
+ */
+#define EFUSE_KEY5_ERR_NUM    0x00000007U
+#define EFUSE_KEY5_ERR_NUM_M  (EFUSE_KEY5_ERR_NUM_V << EFUSE_KEY5_ERR_NUM_S)
+#define EFUSE_KEY5_ERR_NUM_V  0x00000007U
+#define EFUSE_KEY5_ERR_NUM_S  0
+/** EFUSE_KEY5_FAIL : RO; bitpos: [3]; default: 0;
+ *  0: Means no failure and that the data of key5 is reliable 1: Means that programming
+ *  key5 failed and the number of error bytes is over 6.
+ */
+#define EFUSE_KEY5_FAIL    (BIT(3))
+#define EFUSE_KEY5_FAIL_M  (EFUSE_KEY5_FAIL_V << EFUSE_KEY5_FAIL_S)
+#define EFUSE_KEY5_FAIL_V  0x00000001U
+#define EFUSE_KEY5_FAIL_S  3
+/** EFUSE_SYS_PART2_ERR_NUM : RO; bitpos: [6:4]; default: 0;
+ *  The value of this signal means the number of error bytes.
+ */
+#define EFUSE_SYS_PART2_ERR_NUM    0x00000007U
+#define EFUSE_SYS_PART2_ERR_NUM_M  (EFUSE_SYS_PART2_ERR_NUM_V << EFUSE_SYS_PART2_ERR_NUM_S)
+#define EFUSE_SYS_PART2_ERR_NUM_V  0x00000007U
+#define EFUSE_SYS_PART2_ERR_NUM_S  4
+/** EFUSE_SYS_PART2_FAIL : RO; bitpos: [7]; default: 0;
+ *  0: Means no failure and that the data of system part2 is reliable 1: Means that
+ *  programming user data failed and the number of error bytes is over 6.
+ */
+#define EFUSE_SYS_PART2_FAIL    (BIT(7))
+#define EFUSE_SYS_PART2_FAIL_M  (EFUSE_SYS_PART2_FAIL_V << EFUSE_SYS_PART2_FAIL_S)
+#define EFUSE_SYS_PART2_FAIL_V  0x00000001U
+#define EFUSE_SYS_PART2_FAIL_S  7
+
+/** EFUSE_CLK_REG register
+ *  eFuse clcok configuration register.
+ */
+#define EFUSE_CLK_REG (DR_REG_EFUSE_BASE + 0x1c8)
+/** EFUSE_MEM_FORCE_PD : R/W; bitpos: [0]; default: 0;
+ *  Set this bit to force eFuse SRAM into power-saving mode.
+ */
+#define EFUSE_MEM_FORCE_PD    (BIT(0))
+#define EFUSE_MEM_FORCE_PD_M  (EFUSE_MEM_FORCE_PD_V << EFUSE_MEM_FORCE_PD_S)
+#define EFUSE_MEM_FORCE_PD_V  0x00000001U
+#define EFUSE_MEM_FORCE_PD_S  0
+/** EFUSE_MEM_CLK_FORCE_ON : R/W; bitpos: [1]; default: 1;
+ *  Set this bit and force to activate clock signal of eFuse SRAM.
+ */
+#define EFUSE_MEM_CLK_FORCE_ON    (BIT(1))
+#define EFUSE_MEM_CLK_FORCE_ON_M  (EFUSE_MEM_CLK_FORCE_ON_V << EFUSE_MEM_CLK_FORCE_ON_S)
+#define EFUSE_MEM_CLK_FORCE_ON_V  0x00000001U
+#define EFUSE_MEM_CLK_FORCE_ON_S  1
+/** EFUSE_MEM_FORCE_PU : R/W; bitpos: [2]; default: 0;
+ *  Set this bit to force eFuse SRAM into working mode.
+ */
+#define EFUSE_MEM_FORCE_PU    (BIT(2))
+#define EFUSE_MEM_FORCE_PU_M  (EFUSE_MEM_FORCE_PU_V << EFUSE_MEM_FORCE_PU_S)
+#define EFUSE_MEM_FORCE_PU_V  0x00000001U
+#define EFUSE_MEM_FORCE_PU_S  2
+/** EFUSE_CLK_EN : R/W; bitpos: [16]; default: 0;
+ *  Set this bit to force enable eFuse register configuration clock signal.
+ */
+#define EFUSE_CLK_EN    (BIT(16))
+#define EFUSE_CLK_EN_M  (EFUSE_CLK_EN_V << EFUSE_CLK_EN_S)
+#define EFUSE_CLK_EN_V  0x00000001U
+#define EFUSE_CLK_EN_S  16
+
+/** EFUSE_CONF_REG register
+ *  eFuse operation mode configuraiton register
+ */
+#define EFUSE_CONF_REG (DR_REG_EFUSE_BASE + 0x1cc)
+/** EFUSE_OP_CODE : R/W; bitpos: [15:0]; default: 0;
+ *  0x5A5A:  programming operation command 0x5AA5: read operation command.
+ */
+#define EFUSE_OP_CODE    0x0000FFFFU
+#define EFUSE_OP_CODE_M  (EFUSE_OP_CODE_V << EFUSE_OP_CODE_S)
+#define EFUSE_OP_CODE_V  0x0000FFFFU
+#define EFUSE_OP_CODE_S  0
+
+#define EFUSE_WRITE_OP_CODE 0x5a5a
+#define EFUSE_READ_OP_CODE 0x5aa5
+
+/** EFUSE_STATUS_REG register
+ *  eFuse status register.
+ */
+#define EFUSE_STATUS_REG (DR_REG_EFUSE_BASE + 0x1d0)
+/** EFUSE_STATE : RO; bitpos: [3:0]; default: 0;
+ *  Indicates the state of the eFuse state machine.
+ */
+#define EFUSE_STATE    0x0000000FU
+#define EFUSE_STATE_M  (EFUSE_STATE_V << EFUSE_STATE_S)
+#define EFUSE_STATE_V  0x0000000FU
+#define EFUSE_STATE_S  0
+/** EFUSE_OTP_LOAD_SW : RO; bitpos: [4]; default: 0;
+ *  The value of OTP_LOAD_SW.
+ */
+#define EFUSE_OTP_LOAD_SW    (BIT(4))
+#define EFUSE_OTP_LOAD_SW_M  (EFUSE_OTP_LOAD_SW_V << EFUSE_OTP_LOAD_SW_S)
+#define EFUSE_OTP_LOAD_SW_V  0x00000001U
+#define EFUSE_OTP_LOAD_SW_S  4
+/** EFUSE_OTP_VDDQ_C_SYNC2 : RO; bitpos: [5]; default: 0;
+ *  The value of OTP_VDDQ_C_SYNC2.
+ */
+#define EFUSE_OTP_VDDQ_C_SYNC2    (BIT(5))
+#define EFUSE_OTP_VDDQ_C_SYNC2_M  (EFUSE_OTP_VDDQ_C_SYNC2_V << EFUSE_OTP_VDDQ_C_SYNC2_S)
+#define EFUSE_OTP_VDDQ_C_SYNC2_V  0x00000001U
+#define EFUSE_OTP_VDDQ_C_SYNC2_S  5
+/** EFUSE_OTP_STROBE_SW : RO; bitpos: [6]; default: 0;
+ *  The value of OTP_STROBE_SW.
+ */
+#define EFUSE_OTP_STROBE_SW    (BIT(6))
+#define EFUSE_OTP_STROBE_SW_M  (EFUSE_OTP_STROBE_SW_V << EFUSE_OTP_STROBE_SW_S)
+#define EFUSE_OTP_STROBE_SW_V  0x00000001U
+#define EFUSE_OTP_STROBE_SW_S  6
+/** EFUSE_OTP_CSB_SW : RO; bitpos: [7]; default: 0;
+ *  The value of OTP_CSB_SW.
+ */
+#define EFUSE_OTP_CSB_SW    (BIT(7))
+#define EFUSE_OTP_CSB_SW_M  (EFUSE_OTP_CSB_SW_V << EFUSE_OTP_CSB_SW_S)
+#define EFUSE_OTP_CSB_SW_V  0x00000001U
+#define EFUSE_OTP_CSB_SW_S  7
+/** EFUSE_OTP_PGENB_SW : RO; bitpos: [8]; default: 0;
+ *  The value of OTP_PGENB_SW.
+ */
+#define EFUSE_OTP_PGENB_SW    (BIT(8))
+#define EFUSE_OTP_PGENB_SW_M  (EFUSE_OTP_PGENB_SW_V << EFUSE_OTP_PGENB_SW_S)
+#define EFUSE_OTP_PGENB_SW_V  0x00000001U
+#define EFUSE_OTP_PGENB_SW_S  8
+/** EFUSE_OTP_VDDQ_IS_SW : RO; bitpos: [9]; default: 0;
+ *  The value of OTP_VDDQ_IS_SW.
+ */
+#define EFUSE_OTP_VDDQ_IS_SW    (BIT(9))
+#define EFUSE_OTP_VDDQ_IS_SW_M  (EFUSE_OTP_VDDQ_IS_SW_V << EFUSE_OTP_VDDQ_IS_SW_S)
+#define EFUSE_OTP_VDDQ_IS_SW_V  0x00000001U
+#define EFUSE_OTP_VDDQ_IS_SW_S  9
+/** EFUSE_BLK0_VALID_BIT_CNT : RO; bitpos: [19:10]; default: 0;
+ *  Indicates the number of block valid bit.
+ */
+#define EFUSE_BLK0_VALID_BIT_CNT    0x000003FFU
+#define EFUSE_BLK0_VALID_BIT_CNT_M  (EFUSE_BLK0_VALID_BIT_CNT_V << EFUSE_BLK0_VALID_BIT_CNT_S)
+#define EFUSE_BLK0_VALID_BIT_CNT_V  0x000003FFU
+#define EFUSE_BLK0_VALID_BIT_CNT_S  10
+
+/** EFUSE_CMD_REG register
+ *  eFuse command register.
+ */
+#define EFUSE_CMD_REG (DR_REG_EFUSE_BASE + 0x1d4)
+/** EFUSE_READ_CMD : R/W/SC; bitpos: [0]; default: 0;
+ *  Set this bit to send read command.
+ */
+#define EFUSE_READ_CMD    (BIT(0))
+#define EFUSE_READ_CMD_M  (EFUSE_READ_CMD_V << EFUSE_READ_CMD_S)
+#define EFUSE_READ_CMD_V  0x00000001U
+#define EFUSE_READ_CMD_S  0
+/** EFUSE_PGM_CMD : R/W/SC; bitpos: [1]; default: 0;
+ *  Set this bit to send programming command.
+ */
+#define EFUSE_PGM_CMD    (BIT(1))
+#define EFUSE_PGM_CMD_M  (EFUSE_PGM_CMD_V << EFUSE_PGM_CMD_S)
+#define EFUSE_PGM_CMD_V  0x00000001U
+#define EFUSE_PGM_CMD_S  1
+/** EFUSE_BLK_NUM : R/W; bitpos: [5:2]; default: 0;
+ *  The serial number of the block to be programmed. Value 0-10 corresponds to block
+ *  number 0-10, respectively.
+ */
+#define EFUSE_BLK_NUM    0x0000000FU
+#define EFUSE_BLK_NUM_M  (EFUSE_BLK_NUM_V << EFUSE_BLK_NUM_S)
+#define EFUSE_BLK_NUM_V  0x0000000FU
+#define EFUSE_BLK_NUM_S  2
+
+/** EFUSE_INT_RAW_REG register
+ *  eFuse raw interrupt register.
+ */
+#define EFUSE_INT_RAW_REG (DR_REG_EFUSE_BASE + 0x1d8)
+/** EFUSE_READ_DONE_INT_RAW : R/SS/WTC; bitpos: [0]; default: 0;
+ *  The raw bit signal for read_done interrupt.
+ */
+#define EFUSE_READ_DONE_INT_RAW    (BIT(0))
+#define EFUSE_READ_DONE_INT_RAW_M  (EFUSE_READ_DONE_INT_RAW_V << EFUSE_READ_DONE_INT_RAW_S)
+#define EFUSE_READ_DONE_INT_RAW_V  0x00000001U
+#define EFUSE_READ_DONE_INT_RAW_S  0
+/** EFUSE_PGM_DONE_INT_RAW : R/SS/WTC; bitpos: [1]; default: 0;
+ *  The raw bit signal for pgm_done interrupt.
+ */
+#define EFUSE_PGM_DONE_INT_RAW    (BIT(1))
+#define EFUSE_PGM_DONE_INT_RAW_M  (EFUSE_PGM_DONE_INT_RAW_V << EFUSE_PGM_DONE_INT_RAW_S)
+#define EFUSE_PGM_DONE_INT_RAW_V  0x00000001U
+#define EFUSE_PGM_DONE_INT_RAW_S  1
+
+/** EFUSE_INT_ST_REG register
+ *  eFuse interrupt status register.
+ */
+#define EFUSE_INT_ST_REG (DR_REG_EFUSE_BASE + 0x1dc)
+/** EFUSE_READ_DONE_INT_ST : RO; bitpos: [0]; default: 0;
+ *  The status signal for read_done interrupt.
+ */
+#define EFUSE_READ_DONE_INT_ST    (BIT(0))
+#define EFUSE_READ_DONE_INT_ST_M  (EFUSE_READ_DONE_INT_ST_V << EFUSE_READ_DONE_INT_ST_S)
+#define EFUSE_READ_DONE_INT_ST_V  0x00000001U
+#define EFUSE_READ_DONE_INT_ST_S  0
+/** EFUSE_PGM_DONE_INT_ST : RO; bitpos: [1]; default: 0;
+ *  The status signal for pgm_done interrupt.
+ */
+#define EFUSE_PGM_DONE_INT_ST    (BIT(1))
+#define EFUSE_PGM_DONE_INT_ST_M  (EFUSE_PGM_DONE_INT_ST_V << EFUSE_PGM_DONE_INT_ST_S)
+#define EFUSE_PGM_DONE_INT_ST_V  0x00000001U
+#define EFUSE_PGM_DONE_INT_ST_S  1
+
+/** EFUSE_INT_ENA_REG register
+ *  eFuse interrupt enable register.
+ */
+#define EFUSE_INT_ENA_REG (DR_REG_EFUSE_BASE + 0x1e0)
+/** EFUSE_READ_DONE_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  The enable signal for read_done interrupt.
+ */
+#define EFUSE_READ_DONE_INT_ENA    (BIT(0))
+#define EFUSE_READ_DONE_INT_ENA_M  (EFUSE_READ_DONE_INT_ENA_V << EFUSE_READ_DONE_INT_ENA_S)
+#define EFUSE_READ_DONE_INT_ENA_V  0x00000001U
+#define EFUSE_READ_DONE_INT_ENA_S  0
+/** EFUSE_PGM_DONE_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  The enable signal for pgm_done interrupt.
+ */
+#define EFUSE_PGM_DONE_INT_ENA    (BIT(1))
+#define EFUSE_PGM_DONE_INT_ENA_M  (EFUSE_PGM_DONE_INT_ENA_V << EFUSE_PGM_DONE_INT_ENA_S)
+#define EFUSE_PGM_DONE_INT_ENA_V  0x00000001U
+#define EFUSE_PGM_DONE_INT_ENA_S  1
+
+/** EFUSE_INT_CLR_REG register
+ *  eFuse interrupt clear register.
+ */
+#define EFUSE_INT_CLR_REG (DR_REG_EFUSE_BASE + 0x1e4)
+/** EFUSE_READ_DONE_INT_CLR : WO; bitpos: [0]; default: 0;
+ *  The clear signal for read_done interrupt.
+ */
+#define EFUSE_READ_DONE_INT_CLR    (BIT(0))
+#define EFUSE_READ_DONE_INT_CLR_M  (EFUSE_READ_DONE_INT_CLR_V << EFUSE_READ_DONE_INT_CLR_S)
+#define EFUSE_READ_DONE_INT_CLR_V  0x00000001U
+#define EFUSE_READ_DONE_INT_CLR_S  0
+/** EFUSE_PGM_DONE_INT_CLR : WO; bitpos: [1]; default: 0;
+ *  The clear signal for pgm_done interrupt.
+ */
+#define EFUSE_PGM_DONE_INT_CLR    (BIT(1))
+#define EFUSE_PGM_DONE_INT_CLR_M  (EFUSE_PGM_DONE_INT_CLR_V << EFUSE_PGM_DONE_INT_CLR_S)
+#define EFUSE_PGM_DONE_INT_CLR_V  0x00000001U
+#define EFUSE_PGM_DONE_INT_CLR_S  1
+
+/** EFUSE_DAC_CONF_REG register
+ *  Controls the eFuse programming voltage.
+ */
+#define EFUSE_DAC_CONF_REG (DR_REG_EFUSE_BASE + 0x1e8)
+/** EFUSE_DAC_CLK_DIV : R/W; bitpos: [7:0]; default: 28;
+ *  Controls the division factor of the rising clock of the programming voltage.
+ */
+#define EFUSE_DAC_CLK_DIV    0x000000FFU
+#define EFUSE_DAC_CLK_DIV_M  (EFUSE_DAC_CLK_DIV_V << EFUSE_DAC_CLK_DIV_S)
+#define EFUSE_DAC_CLK_DIV_V  0x000000FFU
+#define EFUSE_DAC_CLK_DIV_S  0
+/** EFUSE_DAC_CLK_PAD_SEL : R/W; bitpos: [8]; default: 0;
+ *  Don't care.
+ */
+#define EFUSE_DAC_CLK_PAD_SEL    (BIT(8))
+#define EFUSE_DAC_CLK_PAD_SEL_M  (EFUSE_DAC_CLK_PAD_SEL_V << EFUSE_DAC_CLK_PAD_SEL_S)
+#define EFUSE_DAC_CLK_PAD_SEL_V  0x00000001U
+#define EFUSE_DAC_CLK_PAD_SEL_S  8
+/** EFUSE_DAC_NUM : R/W; bitpos: [16:9]; default: 255;
+ *  Controls the rising period of the programming voltage.
+ */
+#define EFUSE_DAC_NUM    0x000000FFU
+#define EFUSE_DAC_NUM_M  (EFUSE_DAC_NUM_V << EFUSE_DAC_NUM_S)
+#define EFUSE_DAC_NUM_V  0x000000FFU
+#define EFUSE_DAC_NUM_S  9
+/** EFUSE_OE_CLR : R/W; bitpos: [17]; default: 0;
+ *  Reduces the power supply of the programming voltage.
+ */
+#define EFUSE_OE_CLR    (BIT(17))
+#define EFUSE_OE_CLR_M  (EFUSE_OE_CLR_V << EFUSE_OE_CLR_S)
+#define EFUSE_OE_CLR_V  0x00000001U
+#define EFUSE_OE_CLR_S  17
+
+/** EFUSE_RD_TIM_CONF_REG register
+ *  Configures read timing parameters.
+ */
+#define EFUSE_RD_TIM_CONF_REG (DR_REG_EFUSE_BASE + 0x1ec)
+/** EFUSE_THR_A : R/W; bitpos: [7:0]; default: 1;
+ *  Configures the read hold time.
+ */
+#define EFUSE_THR_A    0x000000FFU
+#define EFUSE_THR_A_M  (EFUSE_THR_A_V << EFUSE_THR_A_S)
+#define EFUSE_THR_A_V  0x000000FFU
+#define EFUSE_THR_A_S  0
+/** EFUSE_TRD : R/W; bitpos: [15:8]; default: 2;
+ *  Configures the read time.
+ */
+#define EFUSE_TRD    0x000000FFU
+#define EFUSE_TRD_M  (EFUSE_TRD_V << EFUSE_TRD_S)
+#define EFUSE_TRD_V  0x000000FFU
+#define EFUSE_TRD_S  8
+/** EFUSE_TSUR_A : R/W; bitpos: [23:16]; default: 1;
+ *  Configures the read setup time.
+ */
+#define EFUSE_TSUR_A    0x000000FFU
+#define EFUSE_TSUR_A_M  (EFUSE_TSUR_A_V << EFUSE_TSUR_A_S)
+#define EFUSE_TSUR_A_V  0x000000FFU
+#define EFUSE_TSUR_A_S  16
+/** EFUSE_READ_INIT_NUM : R/W; bitpos: [31:24]; default: 18;
+ *  Configures the waiting time of reading eFuse memory.
+ */
+#define EFUSE_READ_INIT_NUM    0x000000FFU
+#define EFUSE_READ_INIT_NUM_M  (EFUSE_READ_INIT_NUM_V << EFUSE_READ_INIT_NUM_S)
+#define EFUSE_READ_INIT_NUM_V  0x000000FFU
+#define EFUSE_READ_INIT_NUM_S  24
+
+/** EFUSE_WR_TIM_CONF1_REG register
+ *  Configurarion register 1 of eFuse programming timing parameters.
+ */
+#define EFUSE_WR_TIM_CONF1_REG (DR_REG_EFUSE_BASE + 0x1f0)
+/** EFUSE_TSUP_A : R/W; bitpos: [7:0]; default: 1;
+ *  Configures the programming setup time.
+ */
+#define EFUSE_TSUP_A    0x000000FFU
+#define EFUSE_TSUP_A_M  (EFUSE_TSUP_A_V << EFUSE_TSUP_A_S)
+#define EFUSE_TSUP_A_V  0x000000FFU
+#define EFUSE_TSUP_A_S  0
+/** EFUSE_PWR_ON_NUM : R/W; bitpos: [23:8]; default: 12288;
+ *  Configures the power up time for VDDQ.
+ */
+#define EFUSE_PWR_ON_NUM    0x0000FFFFU
+#define EFUSE_PWR_ON_NUM_M  (EFUSE_PWR_ON_NUM_V << EFUSE_PWR_ON_NUM_S)
+#define EFUSE_PWR_ON_NUM_V  0x0000FFFFU
+#define EFUSE_PWR_ON_NUM_S  8
+/** EFUSE_THP_A : R/W; bitpos: [31:24]; default: 1;
+ *  Configures the programming hold time.
+ */
+#define EFUSE_THP_A    0x000000FFU
+#define EFUSE_THP_A_M  (EFUSE_THP_A_V << EFUSE_THP_A_S)
+#define EFUSE_THP_A_V  0x000000FFU
+#define EFUSE_THP_A_S  24
+
+/** EFUSE_WR_TIM_CONF2_REG register
+ *  Configurarion register 2 of eFuse programming timing parameters.
+ */
+#define EFUSE_WR_TIM_CONF2_REG (DR_REG_EFUSE_BASE + 0x1f4)
+/** EFUSE_PWR_OFF_NUM : R/W; bitpos: [15:0]; default: 400;
+ *  Configures the power outage time for VDDQ.
+ */
+#define EFUSE_PWR_OFF_NUM    0x0000FFFFU
+#define EFUSE_PWR_OFF_NUM_M  (EFUSE_PWR_OFF_NUM_V << EFUSE_PWR_OFF_NUM_S)
+#define EFUSE_PWR_OFF_NUM_V  0x0000FFFFU
+#define EFUSE_PWR_OFF_NUM_S  0
+/** EFUSE_TPGM : R/W; bitpos: [31:16]; default: 200;
+ *  Configures the active programming time.
+ */
+#define EFUSE_TPGM    0x0000FFFFU
+#define EFUSE_TPGM_M  (EFUSE_TPGM_V << EFUSE_TPGM_S)
+#define EFUSE_TPGM_V  0x0000FFFFU
+#define EFUSE_TPGM_S  16
+
+/** EFUSE_WR_TIM_CONF0_RS_BYPASS_REG register
+ *  Configurarion register0 of eFuse programming time parameters and rs bypass
+ *  operation.
+ */
+#define EFUSE_WR_TIM_CONF0_RS_BYPASS_REG (DR_REG_EFUSE_BASE + 0x1f8)
+/** EFUSE_BYPASS_RS_CORRECTION : R/W; bitpos: [0]; default: 0;
+ *  Set this bit to bypass reed solomon correction step.
+ */
+#define EFUSE_BYPASS_RS_CORRECTION    (BIT(0))
+#define EFUSE_BYPASS_RS_CORRECTION_M  (EFUSE_BYPASS_RS_CORRECTION_V << EFUSE_BYPASS_RS_CORRECTION_S)
+#define EFUSE_BYPASS_RS_CORRECTION_V  0x00000001U
+#define EFUSE_BYPASS_RS_CORRECTION_S  0
+/** EFUSE_BYPASS_RS_BLK_NUM : R/W; bitpos: [11:1]; default: 0;
+ *  Configures block number of programming twice operation.
+ */
+#define EFUSE_BYPASS_RS_BLK_NUM    0x000007FFU
+#define EFUSE_BYPASS_RS_BLK_NUM_M  (EFUSE_BYPASS_RS_BLK_NUM_V << EFUSE_BYPASS_RS_BLK_NUM_S)
+#define EFUSE_BYPASS_RS_BLK_NUM_V  0x000007FFU
+#define EFUSE_BYPASS_RS_BLK_NUM_S  1
+/** EFUSE_UPDATE : WT; bitpos: [12]; default: 0;
+ *  Set this bit to update multi-bit register signals.
+ */
+#define EFUSE_UPDATE    (BIT(12))
+#define EFUSE_UPDATE_M  (EFUSE_UPDATE_V << EFUSE_UPDATE_S)
+#define EFUSE_UPDATE_V  0x00000001U
+#define EFUSE_UPDATE_S  12
+/** EFUSE_TPGM_INACTIVE : R/W; bitpos: [20:13]; default: 1;
+ *  Configures the inactive programming time.
+ */
+#define EFUSE_TPGM_INACTIVE    0x000000FFU
+#define EFUSE_TPGM_INACTIVE_M  (EFUSE_TPGM_INACTIVE_V << EFUSE_TPGM_INACTIVE_S)
+#define EFUSE_TPGM_INACTIVE_V  0x000000FFU
+#define EFUSE_TPGM_INACTIVE_S  13
+
+/** EFUSE_DATE_REG register
+ *  eFuse version register.
+ */
+#define EFUSE_DATE_REG (DR_REG_EFUSE_BASE + 0x1fc)
+/** EFUSE_DATE : R/W; bitpos: [27:0]; default: 35676928;
+ *  Stores eFuse version.
+ */
+#define EFUSE_DATE    0x0FFFFFFFU
+#define EFUSE_DATE_M  (EFUSE_DATE_V << EFUSE_DATE_S)
+#define EFUSE_DATE_V  0x0FFFFFFFU
+#define EFUSE_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/efuse_struct.h b/components/soc/esp32c6/include/soc/efuse_struct.h
new file mode 100644
index 0000000000..2090d26ce2
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/efuse_struct.h
@@ -0,0 +1,2294 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: PGM Data Register */
+/** Type of pgm_data0 register
+ *  Register 0 that stores data to be programmed.
+ */
+typedef union {
+    struct {
+        /** pgm_data_0 : R/W; bitpos: [31:0]; default: 0;
+         *  Configures the 0th 32-bit data to be programmed.
+         */
+        uint32_t pgm_data_0:32;
+    };
+    uint32_t val;
+} efuse_pgm_data0_reg_t;
+
+/** Type of pgm_data1 register
+ *  Register 1 that stores data to be programmed.
+ */
+typedef union {
+    struct {
+        /** pgm_data_1 : R/W; bitpos: [31:0]; default: 0;
+         *  Configures the 1st 32-bit data to be programmed.
+         */
+        uint32_t pgm_data_1:32;
+    };
+    uint32_t val;
+} efuse_pgm_data1_reg_t;
+
+/** Type of pgm_data2 register
+ *  Register 2 that stores data to be programmed.
+ */
+typedef union {
+    struct {
+        /** pgm_data_2 : R/W; bitpos: [31:0]; default: 0;
+         *  Configures the 2nd 32-bit data to be programmed.
+         */
+        uint32_t pgm_data_2:32;
+    };
+    uint32_t val;
+} efuse_pgm_data2_reg_t;
+
+/** Type of pgm_data3 register
+ *  Register 3 that stores data to be programmed.
+ */
+typedef union {
+    struct {
+        /** pgm_data_3 : R/W; bitpos: [31:0]; default: 0;
+         *  Configures the 3rd 32-bit data to be programmed.
+         */
+        uint32_t pgm_data_3:32;
+    };
+    uint32_t val;
+} efuse_pgm_data3_reg_t;
+
+/** Type of pgm_data4 register
+ *  Register 4 that stores data to be programmed.
+ */
+typedef union {
+    struct {
+        /** pgm_data_4 : R/W; bitpos: [31:0]; default: 0;
+         *  Configures the 4th 32-bit data to be programmed.
+         */
+        uint32_t pgm_data_4:32;
+    };
+    uint32_t val;
+} efuse_pgm_data4_reg_t;
+
+/** Type of pgm_data5 register
+ *  Register 5 that stores data to be programmed.
+ */
+typedef union {
+    struct {
+        /** pgm_data_5 : R/W; bitpos: [31:0]; default: 0;
+         *  Configures the 5th 32-bit data to be programmed.
+         */
+        uint32_t pgm_data_5:32;
+    };
+    uint32_t val;
+} efuse_pgm_data5_reg_t;
+
+/** Type of pgm_data6 register
+ *  Register 6 that stores data to be programmed.
+ */
+typedef union {
+    struct {
+        /** pgm_data_6 : R/W; bitpos: [31:0]; default: 0;
+         *  Configures the 6th 32-bit data to be programmed.
+         */
+        uint32_t pgm_data_6:32;
+    };
+    uint32_t val;
+} efuse_pgm_data6_reg_t;
+
+/** Type of pgm_data7 register
+ *  Register 7 that stores data to be programmed.
+ */
+typedef union {
+    struct {
+        /** pgm_data_7 : R/W; bitpos: [31:0]; default: 0;
+         *  Configures the 7th 32-bit data to be programmed.
+         */
+        uint32_t pgm_data_7:32;
+    };
+    uint32_t val;
+} efuse_pgm_data7_reg_t;
+
+/** Type of pgm_check_value0 register
+ *  Register 0 that stores the RS code to be programmed.
+ */
+typedef union {
+    struct {
+        /** pgm_rs_data_0 : R/W; bitpos: [31:0]; default: 0;
+         *  Configures the 0th 32-bit RS code to be programmed.
+         */
+        uint32_t pgm_rs_data_0:32;
+    };
+    uint32_t val;
+} efuse_pgm_check_value0_reg_t;
+
+/** Type of pgm_check_value1 register
+ *  Register 1 that stores the RS code to be programmed.
+ */
+typedef union {
+    struct {
+        /** pgm_rs_data_1 : R/W; bitpos: [31:0]; default: 0;
+         *  Configures the 1st 32-bit RS code to be programmed.
+         */
+        uint32_t pgm_rs_data_1:32;
+    };
+    uint32_t val;
+} efuse_pgm_check_value1_reg_t;
+
+/** Type of pgm_check_value2 register
+ *  Register 2 that stores the RS code to be programmed.
+ */
+typedef union {
+    struct {
+        /** pgm_rs_data_2 : R/W; bitpos: [31:0]; default: 0;
+         *  Configures the 2nd 32-bit RS code to be programmed.
+         */
+        uint32_t pgm_rs_data_2:32;
+    };
+    uint32_t val;
+} efuse_pgm_check_value2_reg_t;
+
+
+/** Group: ******** Registers */
+/** Type of rd_wr_dis register
+ *  BLOCK0 data register 0.
+ */
+typedef union {
+    struct {
+        /** wr_dis : RO; bitpos: [31:0]; default: 0;
+         *  Represents whether programming of individual eFuse memory bit is disabled or
+         *  enabled. 1: Disabled. 0 Enabled.
+         */
+        uint32_t wr_dis:32;
+    };
+    uint32_t val;
+} efuse_rd_wr_dis_reg_t;
+
+/** Type of rd_repeat_data0 register
+ *  BLOCK0 data register 1.
+ */
+typedef union {
+    struct {
+        /** rd_dis : RO; bitpos: [6:0]; default: 0;
+         *  Represents whether reading of individual eFuse block(block4~block10) is disabled or
+         *  enabled. 1: disabled. 0: enabled.
+         */
+        uint32_t rd_dis:7;
+        /** swap_uart_sdio_en : RO; bitpos: [7]; default: 0;
+         *  Represents whether pad of uart and sdio is swapped or not. 1: swapped. 0: not
+         *  swapped.
+         */
+        uint32_t swap_uart_sdio_en:1;
+        /** dis_icache : RO; bitpos: [8]; default: 0;
+         *  Represents whether icache is disabled or enabled. 1: disabled. 0: enabled.
+         */
+        uint32_t dis_icache:1;
+        /** dis_usb_jtag : RO; bitpos: [9]; default: 0;
+         *  Represents whether the function of usb switch to jtag is disabled or enabled. 1:
+         *  disabled. 0: enabled.
+         */
+        uint32_t dis_usb_jtag:1;
+        /** dis_download_icache : RO; bitpos: [10]; default: 0;
+         *  Represents whether icache is disabled or enabled in Download mode. 1: disabled. 0:
+         *  enabled.
+         */
+        uint32_t dis_download_icache:1;
+        /** dis_usb_serial_jtag : RO; bitpos: [11]; default: 0;
+         *  Represents whether USB-Serial-JTAG is disabled or enabled. 1: disabled. 0: enabled.
+         */
+        uint32_t dis_usb_serial_jtag:1;
+        /** dis_force_download : RO; bitpos: [12]; default: 0;
+         *  Represents whether the function that forces chip into download mode is disabled or
+         *  enabled. 1: disabled. 0: enabled.
+         */
+        uint32_t dis_force_download:1;
+        /** spi_download_mspi_dis : RO; bitpos: [13]; default: 0;
+         *  Represents whether SPI0 controller during boot_mode_download is disabled or
+         *  enabled. 1: disabled. 0: enabled.
+         */
+        uint32_t spi_download_mspi_dis:1;
+        /** dis_can : RO; bitpos: [14]; default: 0;
+         *  Represents whether TWAI function is disabled or enabled. 1: disabled. 0: enabled.
+         */
+        uint32_t dis_can:1;
+        /** jtag_sel_enable : RO; bitpos: [15]; default: 0;
+         *  Represents whether the selection between usb_to_jtag and pad_to_jtag through
+         *  strapping gpio15 when both EFUSE_DIS_PAD_JTAG and EFUSE_DIS_USB_JTAG are equal to 0
+         *  is enabled or disabled. 1: enabled. 0: disabled.
+         */
+        uint32_t jtag_sel_enable:1;
+        /** soft_dis_jtag : RO; bitpos: [18:16]; default: 0;
+         *  Represents whether JTAG is disabled in soft way. Odd number: disabled. Even number:
+         *  enabled.
+         */
+        uint32_t soft_dis_jtag:3;
+        /** dis_pad_jtag : RO; bitpos: [19]; default: 0;
+         *  Represents whether JTAG is disabled in the hard way(permanently). 1: disabled. 0:
+         *  enabled.
+         */
+        uint32_t dis_pad_jtag:1;
+        /** dis_download_manual_encrypt : RO; bitpos: [20]; default: 0;
+         *  Represents whether flash encrypt function is disabled or enabled(except in SPI boot
+         *  mode). 1: disabled. 0: enabled.
+         */
+        uint32_t dis_download_manual_encrypt:1;
+        /** usb_drefh : RO; bitpos: [22:21]; default: 0;
+         *  Represents the single-end input threhold vrefh, 1.76 V to 2 V with step of 80 mV.
+         */
+        uint32_t usb_drefh:2;
+        /** usb_drefl : RO; bitpos: [24:23]; default: 0;
+         *  Represents the single-end input threhold vrefl, 1.76 V to 2 V with step of 80 mV.
+         */
+        uint32_t usb_drefl:2;
+        /** usb_exchg_pins : RO; bitpos: [25]; default: 0;
+         *  Represents whether the D+ and D- pins is exchanged. 1: exchanged. 0: not exchanged.
+         */
+        uint32_t usb_exchg_pins:1;
+        /** vdd_spi_as_gpio : RO; bitpos: [26]; default: 0;
+         *  Represents whether vdd spi pin is functioned as gpio. 1: functioned. 0: not
+         *  functioned.
+         */
+        uint32_t vdd_spi_as_gpio:1;
+        /** rpt4_reserved0_2 : RO; bitpos: [28:27]; default: 0;
+         *  Reserved.
+         */
+        uint32_t rpt4_reserved0_2:2;
+        /** rpt4_reserved0_1 : RO; bitpos: [29]; default: 0;
+         *  Reserved.
+         */
+        uint32_t rpt4_reserved0_1:1;
+        /** rpt4_reserved0_0 : RO; bitpos: [31:30]; default: 0;
+         *  Reserved.
+         */
+        uint32_t rpt4_reserved0_0:2;
+    };
+    uint32_t val;
+} efuse_rd_repeat_data0_reg_t;
+
+/** Type of rd_repeat_data1 register
+ *  BLOCK0 data register 2.
+ */
+typedef union {
+    struct {
+        /** rpt4_reserved1_0 : RO; bitpos: [15:0]; default: 0;
+         *  Reserved.
+         */
+        uint32_t rpt4_reserved1_0:16;
+        /** wdt_delay_sel : RO; bitpos: [17:16]; default: 0;
+         *  Represents whether RTC watchdog timeout threshold is selected at startup. 1:
+         *  selected. 0: not selected.
+         */
+        uint32_t wdt_delay_sel:2;
+        /** spi_boot_crypt_cnt : RO; bitpos: [20:18]; default: 0;
+         *  Represents whether SPI boot encrypt/decrypt is disabled or enabled. Odd number of
+         *  1: enabled. Even number of 1: disabled.
+         */
+        uint32_t spi_boot_crypt_cnt:3;
+        /** secure_boot_key_revoke0 : RO; bitpos: [21]; default: 0;
+         *  Represents whether revoking first secure boot key is enabled or disabled. 1:
+         *  enabled. 0: disabled.
+         */
+        uint32_t secure_boot_key_revoke0:1;
+        /** secure_boot_key_revoke1 : RO; bitpos: [22]; default: 0;
+         *  Represents whether revoking second secure boot key is enabled or disabled. 1:
+         *  enabled. 0: disabled.
+         */
+        uint32_t secure_boot_key_revoke1:1;
+        /** secure_boot_key_revoke2 : RO; bitpos: [23]; default: 0;
+         *  Represents whether revoking third secure boot key is enabled or disabled. 1:
+         *  enabled. 0: disabled.
+         */
+        uint32_t secure_boot_key_revoke2:1;
+        /** key_purpose_0 : RO; bitpos: [27:24]; default: 0;
+         *  Represents the purpose of Key0.
+         */
+        uint32_t key_purpose_0:4;
+        /** key_purpose_1 : RO; bitpos: [31:28]; default: 0;
+         *  Represents the purpose of Key1.
+         */
+        uint32_t key_purpose_1:4;
+    };
+    uint32_t val;
+} efuse_rd_repeat_data1_reg_t;
+
+/** Type of rd_repeat_data2 register
+ *  BLOCK0 data register 3.
+ */
+typedef union {
+    struct {
+        /** key_purpose_2 : RO; bitpos: [3:0]; default: 0;
+         *  Represents the purpose of Key2.
+         */
+        uint32_t key_purpose_2:4;
+        /** key_purpose_3 : RO; bitpos: [7:4]; default: 0;
+         *  Represents the purpose of Key3.
+         */
+        uint32_t key_purpose_3:4;
+        /** key_purpose_4 : RO; bitpos: [11:8]; default: 0;
+         *  Represents the purpose of Key4.
+         */
+        uint32_t key_purpose_4:4;
+        /** key_purpose_5 : RO; bitpos: [15:12]; default: 0;
+         *  Represents the purpose of Key5.
+         */
+        uint32_t key_purpose_5:4;
+        /** dpa_sec_level : RO; bitpos: [17:16]; default: 0;
+         *  Represents the spa secure level by configuring the clock random divide mode.
+         */
+        uint32_t dpa_sec_level:2;
+        /** rpt4_reserved2_1 : RO; bitpos: [18]; default: 0;
+         *  Reserved.
+         */
+        uint32_t rpt4_reserved2_1:1;
+        /** crypt_dpa_enable : RO; bitpos: [19]; default: 1;
+         *  Represents whether anti-dpa attack is enabled. 1:enabled. 0: disabled.
+         */
+        uint32_t crypt_dpa_enable:1;
+        /** secure_boot_en : RO; bitpos: [20]; default: 0;
+         *  Represents whether secure boot is enabled or disabled. 1: enabled. 0: disabled.
+         */
+        uint32_t secure_boot_en:1;
+        /** secure_boot_aggressive_revoke : RO; bitpos: [21]; default: 0;
+         *  Represents whether revoking aggressive secure boot is enabled or disabled. 1:
+         *  enabled. 0: disabled.
+         */
+        uint32_t secure_boot_aggressive_revoke:1;
+        /** rpt4_reserved2_0 : RO; bitpos: [27:22]; default: 0;
+         *  Reserved.
+         */
+        uint32_t rpt4_reserved2_0:6;
+        /** flash_tpuw : RO; bitpos: [31:28]; default: 0;
+         *  Represents the flash waiting time after power-up, in unit of ms. When the value
+         *  less than 15, the waiting time is the programmed value. Otherwise, the waiting time
+         *  is 2 times the programmed value.
+         */
+        uint32_t flash_tpuw:4;
+    };
+    uint32_t val;
+} efuse_rd_repeat_data2_reg_t;
+
+/** Type of rd_repeat_data3 register
+ *  BLOCK0 data register 4.
+ */
+typedef union {
+    struct {
+        /** dis_download_mode : RO; bitpos: [0]; default: 0;
+         *  Represents whether Download mode is disabled or enabled. 1: disabled. 0: enabled.
+         */
+        uint32_t dis_download_mode:1;
+        /** dis_direct_boot : RO; bitpos: [1]; default: 0;
+         *  Represents whether direct boot mode is disabled or enabled. 1: disabled. 0: enabled.
+         */
+        uint32_t dis_direct_boot:1;
+        /** dis_usb_print : RO; bitpos: [2]; default: 0;
+         *  Represents whether print from USB-Serial-JTAG is disabled or enabled. 1: disabled.
+         *  0: enabled.
+         */
+        uint32_t dis_usb_print:1;
+        /** rpt4_reserved3_5 : RO; bitpos: [3]; default: 0;
+         *  Reserved.
+         */
+        uint32_t rpt4_reserved3_5:1;
+        /** dis_usb_serial_jtag_download_mode : RO; bitpos: [4]; default: 0;
+         *  Represents whether the USB-Serial-JTAG download function is disabled or enabled. 1:
+         *  disabled. 0: enabled.
+         */
+        uint32_t dis_usb_serial_jtag_download_mode:1;
+        /** enable_security_download : RO; bitpos: [5]; default: 0;
+         *  Represents whether security download is enabled or disabled. 1: enabled. 0:
+         *  disabled.
+         */
+        uint32_t enable_security_download:1;
+        /** uart_print_control : RO; bitpos: [7:6]; default: 0;
+         *  Represents the type of UART printing. 00: force enable printing. 01: enable
+         *  printing when GPIO8 is reset at low level. 10: enable printing when GPIO8 is reset
+         *  at high level. 11: force disable printing.
+         */
+        uint32_t uart_print_control:2;
+        /** rpt4_reserved3_4 : RO; bitpos: [8]; default: 0;
+         *  Reserved.
+         */
+        uint32_t rpt4_reserved3_4:1;
+        /** rpt4_reserved3_3 : RO; bitpos: [9]; default: 0;
+         *  Reserved.
+         */
+        uint32_t rpt4_reserved3_3:1;
+        /** rpt4_reserved3_2 : RO; bitpos: [11:10]; default: 0;
+         *  Reserved.
+         */
+        uint32_t rpt4_reserved3_2:2;
+        /** rpt4_reserved3_1 : RO; bitpos: [12]; default: 0;
+         *  Reserved.
+         */
+        uint32_t rpt4_reserved3_1:1;
+        /** force_send_resume : RO; bitpos: [13]; default: 0;
+         *  Represents whether ROM code is forced to send a resume command during SPI boot. 1:
+         *  forced. 0:not forced.
+         */
+        uint32_t force_send_resume:1;
+        /** secure_version : RO; bitpos: [29:14]; default: 0;
+         *  Represents the version used by ESP-IDF anti-rollback feature.
+         */
+        uint32_t secure_version:16;
+        /** secure_boot_disable_fast_wake : RO; bitpos: [30]; default: 0;
+         *  Represents whether FAST VERIFY ON WAKE is disabled or enabled when Secure Boot is
+         *  enabled. 1: disabled. 0: enabled.
+         */
+        uint32_t secure_boot_disable_fast_wake:1;
+        /** rpt4_reserved3_0 : RO; bitpos: [31]; default: 0;
+         *  Reserved.
+         */
+        uint32_t rpt4_reserved3_0:1;
+    };
+    uint32_t val;
+} efuse_rd_repeat_data3_reg_t;
+
+/** Type of rd_repeat_data4 register
+ *  BLOCK0 data register 5.
+ */
+typedef union {
+    struct {
+        uint32_t disable_wafer_version_major:1;
+        uint32_t disable_blk_version_major: 1;
+        uint32_t rpt4_reserved4:22;                          /*Reserved.*/
+        uint32_t reserved24:8;                               /*Reserved.*/
+    };
+    uint32_t val;
+} efuse_rd_repeat_data4_reg_t;
+
+/** Type of rd_mac_spi_sys_0 register
+ *  BLOCK1 data register $n.
+ */
+typedef union {
+    struct {
+        /** mac_0 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the low 32 bits of MAC address.
+         */
+        uint32_t mac_0:32;
+    };
+    uint32_t val;
+} efuse_rd_mac_spi_sys_0_reg_t;
+
+/** Type of rd_mac_spi_sys_1 register
+ *  BLOCK1 data register $n.
+ */
+typedef union {
+    struct {
+        /** mac_1 : RO; bitpos: [15:0]; default: 0;
+         *  Stores the high 16 bits of MAC address.
+         */
+        uint32_t mac_1:16;
+        /** spi_pad_conf_0 : RO; bitpos: [31:16]; default: 0;
+         *  Stores the zeroth part of SPI_PAD_CONF.
+         */
+        uint32_t spi_pad_conf_0:16;
+    };
+    uint32_t val;
+} efuse_rd_mac_spi_sys_1_reg_t;
+
+/** Type of rd_mac_spi_sys_2 register
+ *  BLOCK1 data register $n.
+ */
+typedef union {
+    struct {
+        uint32_t reserved:32;
+    };
+    uint32_t val;
+} efuse_rd_mac_spi_sys_2_reg_t;
+
+/** Type of rd_mac_spi_sys_3 register
+ *  BLOCK1 data register $n.
+ */
+typedef union {
+    struct {
+        /** spi_pad_conf_2 : RO; bitpos: [17:0]; default: 0;
+         *  Stores the second part of SPI_PAD_CONF.
+         */
+        uint32_t spi_pad_conf_2:18;
+        uint32_t wafer_version_minor_low:3;
+        uint32_t pkg_version:3;
+        uint32_t blk_version_minor:3;
+        /** sys_data_part0_0 : RO; bitpos: [31:27]; default: 0;
+         *  Stores the first 5 bits of the zeroth part of system data.
+         */
+        uint32_t sys_data_part0_0:5;
+    };
+    uint32_t val;
+} efuse_rd_mac_spi_sys_3_reg_t;
+
+/** Type of rd_mac_spi_sys_4 register
+ *  BLOCK1 data register $n.
+ */
+typedef union {
+    struct {
+        uint32_t reserved:32;
+    };
+    uint32_t val;
+} efuse_rd_mac_spi_sys_4_reg_t;
+
+/** Type of rd_mac_spi_sys_5 register
+ *  BLOCK1 data register $n.
+ */
+typedef union {
+    struct {
+        uint32_t reserved1:23;
+        uint32_t wafer_version_minor_high:1;
+        uint32_t wafer_version_major:2;
+        uint32_t reserved2:6;
+    };
+    uint32_t val;
+} efuse_rd_mac_spi_sys_5_reg_t;
+
+/** Type of rd_sys_part1_data0 register
+ *  Register $n of BLOCK2 (system).
+ */
+typedef union {
+    struct {
+        /** sys_data_part1_0 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the zeroth 32 bits of the first part of system data.
+         */
+        uint32_t sys_data_part1_0:32;
+    };
+    uint32_t val;
+} efuse_rd_sys_part1_data0_reg_t;
+
+/** Type of rd_sys_part1_data1 register
+ *  Register $n of BLOCK2 (system).
+ */
+typedef union {
+    struct {
+        /** sys_data_part1_1 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the first 32 bits of the first part of system data.
+         */
+        uint32_t sys_data_part1_1:32;
+    };
+    uint32_t val;
+} efuse_rd_sys_part1_data1_reg_t;
+
+/** Type of rd_sys_part1_data2 register
+ *  Register $n of BLOCK2 (system).
+ */
+typedef union {
+    struct {
+        /** sys_data_part1_2 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the second 32 bits of the first part of system data.
+         */
+        uint32_t sys_data_part1_2:32;
+    };
+    uint32_t val;
+} efuse_rd_sys_part1_data2_reg_t;
+
+/** Type of rd_sys_part1_data3 register
+ *  Register $n of BLOCK2 (system).
+ */
+typedef union {
+    struct {
+        /** sys_data_part1_3 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the third 32 bits of the first part of system data.
+         */
+        uint32_t sys_data_part1_3:32;
+    };
+    uint32_t val;
+} efuse_rd_sys_part1_data3_reg_t;
+
+/** Type of rd_sys_part1_data4 register
+ *  Register $n of BLOCK2 (system).
+ */
+typedef union {
+    struct {
+        uint32_t blk_version_major :2;
+        uint32_t reserved1:30;
+    };
+    uint32_t val;
+} efuse_rd_sys_part1_data4_reg_t;
+
+/** Type of rd_sys_part1_data5 register
+ *  Register $n of BLOCK2 (system).
+ */
+typedef union {
+    struct {
+        /** sys_data_part1_5 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the fifth 32 bits of the first part of system data.
+         */
+        uint32_t sys_data_part1_5:32;
+    };
+    uint32_t val;
+} efuse_rd_sys_part1_data5_reg_t;
+
+/** Type of rd_sys_part1_data6 register
+ *  Register $n of BLOCK2 (system).
+ */
+typedef union {
+    struct {
+        /** sys_data_part1_6 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the sixth 32 bits of the first part of system data.
+         */
+        uint32_t sys_data_part1_6:32;
+    };
+    uint32_t val;
+} efuse_rd_sys_part1_data6_reg_t;
+
+/** Type of rd_sys_part1_data7 register
+ *  Register $n of BLOCK2 (system).
+ */
+typedef union {
+    struct {
+        /** sys_data_part1_7 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the seventh 32 bits of the first part of system data.
+         */
+        uint32_t sys_data_part1_7:32;
+    };
+    uint32_t val;
+} efuse_rd_sys_part1_data7_reg_t;
+
+/** Type of rd_usr_data0 register
+ *  Register $n of BLOCK3 (user).
+ */
+typedef union {
+    struct {
+        /** usr_data0 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the zeroth 32 bits of BLOCK3 (user).
+         */
+        uint32_t usr_data0:32;
+    };
+    uint32_t val;
+} efuse_rd_usr_data0_reg_t;
+
+/** Type of rd_usr_data1 register
+ *  Register $n of BLOCK3 (user).
+ */
+typedef union {
+    struct {
+        /** usr_data1 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the first 32 bits of BLOCK3 (user).
+         */
+        uint32_t usr_data1:32;
+    };
+    uint32_t val;
+} efuse_rd_usr_data1_reg_t;
+
+/** Type of rd_usr_data2 register
+ *  Register $n of BLOCK3 (user).
+ */
+typedef union {
+    struct {
+        /** usr_data2 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the second 32 bits of BLOCK3 (user).
+         */
+        uint32_t usr_data2:32;
+    };
+    uint32_t val;
+} efuse_rd_usr_data2_reg_t;
+
+/** Type of rd_usr_data3 register
+ *  Register $n of BLOCK3 (user).
+ */
+typedef union {
+    struct {
+        /** usr_data3 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the third 32 bits of BLOCK3 (user).
+         */
+        uint32_t usr_data3:32;
+    };
+    uint32_t val;
+} efuse_rd_usr_data3_reg_t;
+
+/** Type of rd_usr_data4 register
+ *  Register $n of BLOCK3 (user).
+ */
+typedef union {
+    struct {
+        /** usr_data4 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the fourth 32 bits of BLOCK3 (user).
+         */
+        uint32_t usr_data4:32;
+    };
+    uint32_t val;
+} efuse_rd_usr_data4_reg_t;
+
+/** Type of rd_usr_data5 register
+ *  Register $n of BLOCK3 (user).
+ */
+typedef union {
+    struct {
+        /** usr_data5 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the fifth 32 bits of BLOCK3 (user).
+         */
+        uint32_t usr_data5:32;
+    };
+    uint32_t val;
+} efuse_rd_usr_data5_reg_t;
+
+/** Type of rd_usr_data6 register
+ *  Register $n of BLOCK3 (user).
+ */
+typedef union {
+    struct {
+        /** usr_data6 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the sixth 32 bits of BLOCK3 (user).
+         */
+        uint32_t usr_data6:32;
+    };
+    uint32_t val;
+} efuse_rd_usr_data6_reg_t;
+
+/** Type of rd_usr_data7 register
+ *  Register $n of BLOCK3 (user).
+ */
+typedef union {
+    struct {
+        /** usr_data7 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the seventh 32 bits of BLOCK3 (user).
+         */
+        uint32_t usr_data7:32;
+    };
+    uint32_t val;
+} efuse_rd_usr_data7_reg_t;
+
+/** Type of rd_key0_data0 register
+ *  Register $n of BLOCK4 (KEY0).
+ */
+typedef union {
+    struct {
+        /** key0_data0 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the zeroth 32 bits of KEY0.
+         */
+        uint32_t key0_data0:32;
+    };
+    uint32_t val;
+} efuse_rd_key0_data0_reg_t;
+
+/** Type of rd_key0_data1 register
+ *  Register $n of BLOCK4 (KEY0).
+ */
+typedef union {
+    struct {
+        /** key0_data1 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the first 32 bits of KEY0.
+         */
+        uint32_t key0_data1:32;
+    };
+    uint32_t val;
+} efuse_rd_key0_data1_reg_t;
+
+/** Type of rd_key0_data2 register
+ *  Register $n of BLOCK4 (KEY0).
+ */
+typedef union {
+    struct {
+        /** key0_data2 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the second 32 bits of KEY0.
+         */
+        uint32_t key0_data2:32;
+    };
+    uint32_t val;
+} efuse_rd_key0_data2_reg_t;
+
+/** Type of rd_key0_data3 register
+ *  Register $n of BLOCK4 (KEY0).
+ */
+typedef union {
+    struct {
+        /** key0_data3 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the third 32 bits of KEY0.
+         */
+        uint32_t key0_data3:32;
+    };
+    uint32_t val;
+} efuse_rd_key0_data3_reg_t;
+
+/** Type of rd_key0_data4 register
+ *  Register $n of BLOCK4 (KEY0).
+ */
+typedef union {
+    struct {
+        /** key0_data4 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the fourth 32 bits of KEY0.
+         */
+        uint32_t key0_data4:32;
+    };
+    uint32_t val;
+} efuse_rd_key0_data4_reg_t;
+
+/** Type of rd_key0_data5 register
+ *  Register $n of BLOCK4 (KEY0).
+ */
+typedef union {
+    struct {
+        /** key0_data5 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the fifth 32 bits of KEY0.
+         */
+        uint32_t key0_data5:32;
+    };
+    uint32_t val;
+} efuse_rd_key0_data5_reg_t;
+
+/** Type of rd_key0_data6 register
+ *  Register $n of BLOCK4 (KEY0).
+ */
+typedef union {
+    struct {
+        /** key0_data6 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the sixth 32 bits of KEY0.
+         */
+        uint32_t key0_data6:32;
+    };
+    uint32_t val;
+} efuse_rd_key0_data6_reg_t;
+
+/** Type of rd_key0_data7 register
+ *  Register $n of BLOCK4 (KEY0).
+ */
+typedef union {
+    struct {
+        /** key0_data7 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the seventh 32 bits of KEY0.
+         */
+        uint32_t key0_data7:32;
+    };
+    uint32_t val;
+} efuse_rd_key0_data7_reg_t;
+
+/** Type of rd_key1_data0 register
+ *  Register $n of BLOCK5 (KEY1).
+ */
+typedef union {
+    struct {
+        /** key1_data0 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the zeroth 32 bits of KEY1.
+         */
+        uint32_t key1_data0:32;
+    };
+    uint32_t val;
+} efuse_rd_key1_data0_reg_t;
+
+/** Type of rd_key1_data1 register
+ *  Register $n of BLOCK5 (KEY1).
+ */
+typedef union {
+    struct {
+        /** key1_data1 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the first 32 bits of KEY1.
+         */
+        uint32_t key1_data1:32;
+    };
+    uint32_t val;
+} efuse_rd_key1_data1_reg_t;
+
+/** Type of rd_key1_data2 register
+ *  Register $n of BLOCK5 (KEY1).
+ */
+typedef union {
+    struct {
+        /** key1_data2 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the second 32 bits of KEY1.
+         */
+        uint32_t key1_data2:32;
+    };
+    uint32_t val;
+} efuse_rd_key1_data2_reg_t;
+
+/** Type of rd_key1_data3 register
+ *  Register $n of BLOCK5 (KEY1).
+ */
+typedef union {
+    struct {
+        /** key1_data3 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the third 32 bits of KEY1.
+         */
+        uint32_t key1_data3:32;
+    };
+    uint32_t val;
+} efuse_rd_key1_data3_reg_t;
+
+/** Type of rd_key1_data4 register
+ *  Register $n of BLOCK5 (KEY1).
+ */
+typedef union {
+    struct {
+        /** key1_data4 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the fourth 32 bits of KEY1.
+         */
+        uint32_t key1_data4:32;
+    };
+    uint32_t val;
+} efuse_rd_key1_data4_reg_t;
+
+/** Type of rd_key1_data5 register
+ *  Register $n of BLOCK5 (KEY1).
+ */
+typedef union {
+    struct {
+        /** key1_data5 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the fifth 32 bits of KEY1.
+         */
+        uint32_t key1_data5:32;
+    };
+    uint32_t val;
+} efuse_rd_key1_data5_reg_t;
+
+/** Type of rd_key1_data6 register
+ *  Register $n of BLOCK5 (KEY1).
+ */
+typedef union {
+    struct {
+        /** key1_data6 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the sixth 32 bits of KEY1.
+         */
+        uint32_t key1_data6:32;
+    };
+    uint32_t val;
+} efuse_rd_key1_data6_reg_t;
+
+/** Type of rd_key1_data7 register
+ *  Register $n of BLOCK5 (KEY1).
+ */
+typedef union {
+    struct {
+        /** key1_data7 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the seventh 32 bits of KEY1.
+         */
+        uint32_t key1_data7:32;
+    };
+    uint32_t val;
+} efuse_rd_key1_data7_reg_t;
+
+/** Type of rd_key2_data0 register
+ *  Register $n of BLOCK6 (KEY2).
+ */
+typedef union {
+    struct {
+        /** key2_data0 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the zeroth 32 bits of KEY2.
+         */
+        uint32_t key2_data0:32;
+    };
+    uint32_t val;
+} efuse_rd_key2_data0_reg_t;
+
+/** Type of rd_key2_data1 register
+ *  Register $n of BLOCK6 (KEY2).
+ */
+typedef union {
+    struct {
+        /** key2_data1 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the first 32 bits of KEY2.
+         */
+        uint32_t key2_data1:32;
+    };
+    uint32_t val;
+} efuse_rd_key2_data1_reg_t;
+
+/** Type of rd_key2_data2 register
+ *  Register $n of BLOCK6 (KEY2).
+ */
+typedef union {
+    struct {
+        /** key2_data2 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the second 32 bits of KEY2.
+         */
+        uint32_t key2_data2:32;
+    };
+    uint32_t val;
+} efuse_rd_key2_data2_reg_t;
+
+/** Type of rd_key2_data3 register
+ *  Register $n of BLOCK6 (KEY2).
+ */
+typedef union {
+    struct {
+        /** key2_data3 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the third 32 bits of KEY2.
+         */
+        uint32_t key2_data3:32;
+    };
+    uint32_t val;
+} efuse_rd_key2_data3_reg_t;
+
+/** Type of rd_key2_data4 register
+ *  Register $n of BLOCK6 (KEY2).
+ */
+typedef union {
+    struct {
+        /** key2_data4 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the fourth 32 bits of KEY2.
+         */
+        uint32_t key2_data4:32;
+    };
+    uint32_t val;
+} efuse_rd_key2_data4_reg_t;
+
+/** Type of rd_key2_data5 register
+ *  Register $n of BLOCK6 (KEY2).
+ */
+typedef union {
+    struct {
+        /** key2_data5 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the fifth 32 bits of KEY2.
+         */
+        uint32_t key2_data5:32;
+    };
+    uint32_t val;
+} efuse_rd_key2_data5_reg_t;
+
+/** Type of rd_key2_data6 register
+ *  Register $n of BLOCK6 (KEY2).
+ */
+typedef union {
+    struct {
+        /** key2_data6 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the sixth 32 bits of KEY2.
+         */
+        uint32_t key2_data6:32;
+    };
+    uint32_t val;
+} efuse_rd_key2_data6_reg_t;
+
+/** Type of rd_key2_data7 register
+ *  Register $n of BLOCK6 (KEY2).
+ */
+typedef union {
+    struct {
+        /** key2_data7 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the seventh 32 bits of KEY2.
+         */
+        uint32_t key2_data7:32;
+    };
+    uint32_t val;
+} efuse_rd_key2_data7_reg_t;
+
+/** Type of rd_key3_data0 register
+ *  Register $n of BLOCK7 (KEY3).
+ */
+typedef union {
+    struct {
+        /** key3_data0 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the zeroth 32 bits of KEY3.
+         */
+        uint32_t key3_data0:32;
+    };
+    uint32_t val;
+} efuse_rd_key3_data0_reg_t;
+
+/** Type of rd_key3_data1 register
+ *  Register $n of BLOCK7 (KEY3).
+ */
+typedef union {
+    struct {
+        /** key3_data1 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the first 32 bits of KEY3.
+         */
+        uint32_t key3_data1:32;
+    };
+    uint32_t val;
+} efuse_rd_key3_data1_reg_t;
+
+/** Type of rd_key3_data2 register
+ *  Register $n of BLOCK7 (KEY3).
+ */
+typedef union {
+    struct {
+        /** key3_data2 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the second 32 bits of KEY3.
+         */
+        uint32_t key3_data2:32;
+    };
+    uint32_t val;
+} efuse_rd_key3_data2_reg_t;
+
+/** Type of rd_key3_data3 register
+ *  Register $n of BLOCK7 (KEY3).
+ */
+typedef union {
+    struct {
+        /** key3_data3 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the third 32 bits of KEY3.
+         */
+        uint32_t key3_data3:32;
+    };
+    uint32_t val;
+} efuse_rd_key3_data3_reg_t;
+
+/** Type of rd_key3_data4 register
+ *  Register $n of BLOCK7 (KEY3).
+ */
+typedef union {
+    struct {
+        /** key3_data4 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the fourth 32 bits of KEY3.
+         */
+        uint32_t key3_data4:32;
+    };
+    uint32_t val;
+} efuse_rd_key3_data4_reg_t;
+
+/** Type of rd_key3_data5 register
+ *  Register $n of BLOCK7 (KEY3).
+ */
+typedef union {
+    struct {
+        /** key3_data5 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the fifth 32 bits of KEY3.
+         */
+        uint32_t key3_data5:32;
+    };
+    uint32_t val;
+} efuse_rd_key3_data5_reg_t;
+
+/** Type of rd_key3_data6 register
+ *  Register $n of BLOCK7 (KEY3).
+ */
+typedef union {
+    struct {
+        /** key3_data6 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the sixth 32 bits of KEY3.
+         */
+        uint32_t key3_data6:32;
+    };
+    uint32_t val;
+} efuse_rd_key3_data6_reg_t;
+
+/** Type of rd_key3_data7 register
+ *  Register $n of BLOCK7 (KEY3).
+ */
+typedef union {
+    struct {
+        /** key3_data7 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the seventh 32 bits of KEY3.
+         */
+        uint32_t key3_data7:32;
+    };
+    uint32_t val;
+} efuse_rd_key3_data7_reg_t;
+
+/** Type of rd_key4_data0 register
+ *  Register $n of BLOCK8 (KEY4).
+ */
+typedef union {
+    struct {
+        /** key4_data0 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the zeroth 32 bits of KEY4.
+         */
+        uint32_t key4_data0:32;
+    };
+    uint32_t val;
+} efuse_rd_key4_data0_reg_t;
+
+/** Type of rd_key4_data1 register
+ *  Register $n of BLOCK8 (KEY4).
+ */
+typedef union {
+    struct {
+        /** key4_data1 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the first 32 bits of KEY4.
+         */
+        uint32_t key4_data1:32;
+    };
+    uint32_t val;
+} efuse_rd_key4_data1_reg_t;
+
+/** Type of rd_key4_data2 register
+ *  Register $n of BLOCK8 (KEY4).
+ */
+typedef union {
+    struct {
+        /** key4_data2 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the second 32 bits of KEY4.
+         */
+        uint32_t key4_data2:32;
+    };
+    uint32_t val;
+} efuse_rd_key4_data2_reg_t;
+
+/** Type of rd_key4_data3 register
+ *  Register $n of BLOCK8 (KEY4).
+ */
+typedef union {
+    struct {
+        /** key4_data3 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the third 32 bits of KEY4.
+         */
+        uint32_t key4_data3:32;
+    };
+    uint32_t val;
+} efuse_rd_key4_data3_reg_t;
+
+/** Type of rd_key4_data4 register
+ *  Register $n of BLOCK8 (KEY4).
+ */
+typedef union {
+    struct {
+        /** key4_data4 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the fourth 32 bits of KEY4.
+         */
+        uint32_t key4_data4:32;
+    };
+    uint32_t val;
+} efuse_rd_key4_data4_reg_t;
+
+/** Type of rd_key4_data5 register
+ *  Register $n of BLOCK8 (KEY4).
+ */
+typedef union {
+    struct {
+        /** key4_data5 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the fifth 32 bits of KEY4.
+         */
+        uint32_t key4_data5:32;
+    };
+    uint32_t val;
+} efuse_rd_key4_data5_reg_t;
+
+/** Type of rd_key4_data6 register
+ *  Register $n of BLOCK8 (KEY4).
+ */
+typedef union {
+    struct {
+        /** key4_data6 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the sixth 32 bits of KEY4.
+         */
+        uint32_t key4_data6:32;
+    };
+    uint32_t val;
+} efuse_rd_key4_data6_reg_t;
+
+/** Type of rd_key4_data7 register
+ *  Register $n of BLOCK8 (KEY4).
+ */
+typedef union {
+    struct {
+        /** key4_data7 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the seventh 32 bits of KEY4.
+         */
+        uint32_t key4_data7:32;
+    };
+    uint32_t val;
+} efuse_rd_key4_data7_reg_t;
+
+/** Type of rd_key5_data0 register
+ *  Register $n of BLOCK9 (KEY5).
+ */
+typedef union {
+    struct {
+        /** key5_data0 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the zeroth 32 bits of KEY5.
+         */
+        uint32_t key5_data0:32;
+    };
+    uint32_t val;
+} efuse_rd_key5_data0_reg_t;
+
+/** Type of rd_key5_data1 register
+ *  Register $n of BLOCK9 (KEY5).
+ */
+typedef union {
+    struct {
+        /** key5_data1 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the first 32 bits of KEY5.
+         */
+        uint32_t key5_data1:32;
+    };
+    uint32_t val;
+} efuse_rd_key5_data1_reg_t;
+
+/** Type of rd_key5_data2 register
+ *  Register $n of BLOCK9 (KEY5).
+ */
+typedef union {
+    struct {
+        /** key5_data2 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the second 32 bits of KEY5.
+         */
+        uint32_t key5_data2:32;
+    };
+    uint32_t val;
+} efuse_rd_key5_data2_reg_t;
+
+/** Type of rd_key5_data3 register
+ *  Register $n of BLOCK9 (KEY5).
+ */
+typedef union {
+    struct {
+        /** key5_data3 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the third 32 bits of KEY5.
+         */
+        uint32_t key5_data3:32;
+    };
+    uint32_t val;
+} efuse_rd_key5_data3_reg_t;
+
+/** Type of rd_key5_data4 register
+ *  Register $n of BLOCK9 (KEY5).
+ */
+typedef union {
+    struct {
+        /** key5_data4 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the fourth 32 bits of KEY5.
+         */
+        uint32_t key5_data4:32;
+    };
+    uint32_t val;
+} efuse_rd_key5_data4_reg_t;
+
+/** Type of rd_key5_data5 register
+ *  Register $n of BLOCK9 (KEY5).
+ */
+typedef union {
+    struct {
+        /** key5_data5 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the fifth 32 bits of KEY5.
+         */
+        uint32_t key5_data5:32;
+    };
+    uint32_t val;
+} efuse_rd_key5_data5_reg_t;
+
+/** Type of rd_key5_data6 register
+ *  Register $n of BLOCK9 (KEY5).
+ */
+typedef union {
+    struct {
+        /** key5_data6 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the sixth 32 bits of KEY5.
+         */
+        uint32_t key5_data6:32;
+    };
+    uint32_t val;
+} efuse_rd_key5_data6_reg_t;
+
+/** Type of rd_key5_data7 register
+ *  Register $n of BLOCK9 (KEY5).
+ */
+typedef union {
+    struct {
+        /** key5_data7 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the seventh 32 bits of KEY5.
+         */
+        uint32_t key5_data7:32;
+    };
+    uint32_t val;
+} efuse_rd_key5_data7_reg_t;
+
+/** Type of rd_sys_part2_data0 register
+ *  Register $n of BLOCK10 (system).
+ */
+typedef union {
+    struct {
+        /** sys_data_part2_0 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the $nth 32 bits of the 2nd part of system data.
+         */
+        uint32_t sys_data_part2_0:32;
+    };
+    uint32_t val;
+} efuse_rd_sys_part2_data0_reg_t;
+
+/** Type of rd_sys_part2_data1 register
+ *  Register $n of BLOCK9 (KEY5).
+ */
+typedef union {
+    struct {
+        /** sys_data_part2_1 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the $nth 32 bits of the 2nd part of system data.
+         */
+        uint32_t sys_data_part2_1:32;
+    };
+    uint32_t val;
+} efuse_rd_sys_part2_data1_reg_t;
+
+/** Type of rd_sys_part2_data2 register
+ *  Register $n of BLOCK10 (system).
+ */
+typedef union {
+    struct {
+        /** sys_data_part2_2 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the $nth 32 bits of the 2nd part of system data.
+         */
+        uint32_t sys_data_part2_2:32;
+    };
+    uint32_t val;
+} efuse_rd_sys_part2_data2_reg_t;
+
+/** Type of rd_sys_part2_data3 register
+ *  Register $n of BLOCK10 (system).
+ */
+typedef union {
+    struct {
+        /** sys_data_part2_3 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the $nth 32 bits of the 2nd part of system data.
+         */
+        uint32_t sys_data_part2_3:32;
+    };
+    uint32_t val;
+} efuse_rd_sys_part2_data3_reg_t;
+
+/** Type of rd_sys_part2_data4 register
+ *  Register $n of BLOCK10 (system).
+ */
+typedef union {
+    struct {
+        /** sys_data_part2_4 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the $nth 32 bits of the 2nd part of system data.
+         */
+        uint32_t sys_data_part2_4:32;
+    };
+    uint32_t val;
+} efuse_rd_sys_part2_data4_reg_t;
+
+/** Type of rd_sys_part2_data5 register
+ *  Register $n of BLOCK10 (system).
+ */
+typedef union {
+    struct {
+        /** sys_data_part2_5 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the $nth 32 bits of the 2nd part of system data.
+         */
+        uint32_t sys_data_part2_5:32;
+    };
+    uint32_t val;
+} efuse_rd_sys_part2_data5_reg_t;
+
+/** Type of rd_sys_part2_data6 register
+ *  Register $n of BLOCK10 (system).
+ */
+typedef union {
+    struct {
+        /** sys_data_part2_6 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the $nth 32 bits of the 2nd part of system data.
+         */
+        uint32_t sys_data_part2_6:32;
+    };
+    uint32_t val;
+} efuse_rd_sys_part2_data6_reg_t;
+
+/** Type of rd_sys_part2_data7 register
+ *  Register $n of BLOCK10 (system).
+ */
+typedef union {
+    struct {
+        /** sys_data_part2_7 : RO; bitpos: [31:0]; default: 0;
+         *  Stores the $nth 32 bits of the 2nd part of system data.
+         */
+        uint32_t sys_data_part2_7:32;
+    };
+    uint32_t val;
+} efuse_rd_sys_part2_data7_reg_t;
+
+/** Type of rd_repeat_err0 register
+ *  Programming error record register 0 of BLOCK0.
+ */
+typedef union {
+    struct {
+        /** rd_dis_err : RO; bitpos: [6:0]; default: 0;
+         *  Indicates a programming error of RD_DIS.
+         */
+        uint32_t rd_dis_err:7;
+        /** swap_uart_sdio_en_err : RO; bitpos: [7]; default: 0;
+         *  Indicates a programming error of SWAP_UART_SDIO_EN.
+         */
+        uint32_t swap_uart_sdio_en_err:1;
+        /** dis_icache_err : RO; bitpos: [8]; default: 0;
+         *  Indicates a programming error of DIS_ICACHE.
+         */
+        uint32_t dis_icache_err:1;
+        /** dis_usb_jtag_err : RO; bitpos: [9]; default: 0;
+         *  Indicates a programming error of DIS_USB_JTAG.
+         */
+        uint32_t dis_usb_jtag_err:1;
+        /** dis_download_icache_err : RO; bitpos: [10]; default: 0;
+         *  Indicates a programming error of DIS_DOWNLOAD_ICACHE.
+         */
+        uint32_t dis_download_icache_err:1;
+        /** dis_usb_serial_jtag_err : RO; bitpos: [11]; default: 0;
+         *  Indicates a programming error of DIS_USB_DEVICE.
+         */
+        uint32_t dis_usb_serial_jtag_err:1;
+        /** dis_force_download_err : RO; bitpos: [12]; default: 0;
+         *  Indicates a programming error of DIS_FORCE_DOWNLOAD.
+         */
+        uint32_t dis_force_download_err:1;
+        /** spi_download_mspi_dis_err : RO; bitpos: [13]; default: 0;
+         *  Indicates a programming error of SPI_DOWNLOAD_MSPI_DIS.
+         */
+        uint32_t spi_download_mspi_dis_err:1;
+        /** dis_twai_err : RO; bitpos: [14]; default: 0;
+         *  Indicates a programming error of DIS_CAN.
+         */
+        uint32_t dis_twai_err:1;
+        /** jtag_sel_enable_err : RO; bitpos: [15]; default: 0;
+         *  Indicates a programming error of JTAG_SEL_ENABLE.
+         */
+        uint32_t jtag_sel_enable_err:1;
+        /** soft_dis_jtag_err : RO; bitpos: [18:16]; default: 0;
+         *  Indicates a programming error of SOFT_DIS_JTAG.
+         */
+        uint32_t soft_dis_jtag_err:3;
+        /** dis_pad_jtag_err : RO; bitpos: [19]; default: 0;
+         *  Indicates a programming error of DIS_PAD_JTAG.
+         */
+        uint32_t dis_pad_jtag_err:1;
+        /** dis_download_manual_encrypt_err : RO; bitpos: [20]; default: 0;
+         *  Indicates a programming error of DIS_DOWNLOAD_MANUAL_ENCRYPT.
+         */
+        uint32_t dis_download_manual_encrypt_err:1;
+        /** usb_drefh_err : RO; bitpos: [22:21]; default: 0;
+         *  Indicates a programming error of USB_DREFH.
+         */
+        uint32_t usb_drefh_err:2;
+        /** usb_drefl_err : RO; bitpos: [24:23]; default: 0;
+         *  Indicates a programming error of USB_DREFL.
+         */
+        uint32_t usb_drefl_err:2;
+        /** usb_exchg_pins_err : RO; bitpos: [25]; default: 0;
+         *  Indicates a programming error of USB_EXCHG_PINS.
+         */
+        uint32_t usb_exchg_pins_err:1;
+        /** vdd_spi_as_gpio_err : RO; bitpos: [26]; default: 0;
+         *  Indicates a programming error of VDD_SPI_AS_GPIO.
+         */
+        uint32_t vdd_spi_as_gpio_err:1;
+        /** rpt4_reserved0_err_2 : RO; bitpos: [28:27]; default: 0;
+         *  Reserved.
+         */
+        uint32_t rpt4_reserved0_err_2:2;
+        /** rpt4_reserved0_err_1 : RO; bitpos: [29]; default: 0;
+         *  Reserved.
+         */
+        uint32_t rpt4_reserved0_err_1:1;
+        /** rpt4_reserved0_err_0 : RO; bitpos: [31:30]; default: 0;
+         *  Reserved.
+         */
+        uint32_t rpt4_reserved0_err_0:2;
+    };
+    uint32_t val;
+} efuse_rd_repeat_err0_reg_t;
+
+/** Type of rd_repeat_err1 register
+ *  Programming error record register 1 of BLOCK0.
+ */
+typedef union {
+    struct {
+        /** rpt4_reserved1_err_0 : RO; bitpos: [15:0]; default: 0;
+         *  Reserved.
+         */
+        uint32_t rpt4_reserved1_err_0:16;
+        /** wdt_delay_sel_err : RO; bitpos: [17:16]; default: 0;
+         *  Indicates a programming error of WDT_DELAY_SEL.
+         */
+        uint32_t wdt_delay_sel_err:2;
+        /** spi_boot_crypt_cnt_err : RO; bitpos: [20:18]; default: 0;
+         *  Indicates a programming error of SPI_BOOT_CRYPT_CNT.
+         */
+        uint32_t spi_boot_crypt_cnt_err:3;
+        /** secure_boot_key_revoke0_err : RO; bitpos: [21]; default: 0;
+         *  Indicates a programming error of SECURE_BOOT_KEY_REVOKE0.
+         */
+        uint32_t secure_boot_key_revoke0_err:1;
+        /** secure_boot_key_revoke1_err : RO; bitpos: [22]; default: 0;
+         *  Indicates a programming error of SECURE_BOOT_KEY_REVOKE1.
+         */
+        uint32_t secure_boot_key_revoke1_err:1;
+        /** secure_boot_key_revoke2_err : RO; bitpos: [23]; default: 0;
+         *  Indicates a programming error of SECURE_BOOT_KEY_REVOKE2.
+         */
+        uint32_t secure_boot_key_revoke2_err:1;
+        /** key_purpose_0_err : RO; bitpos: [27:24]; default: 0;
+         *  Indicates a programming error of KEY_PURPOSE_0.
+         */
+        uint32_t key_purpose_0_err:4;
+        /** key_purpose_1_err : RO; bitpos: [31:28]; default: 0;
+         *  Indicates a programming error of KEY_PURPOSE_1.
+         */
+        uint32_t key_purpose_1_err:4;
+    };
+    uint32_t val;
+} efuse_rd_repeat_err1_reg_t;
+
+/** Type of rd_repeat_err2 register
+ *  Programming error record register 2 of BLOCK0.
+ */
+typedef union {
+    struct {
+        /** key_purpose_2_err : RO; bitpos: [3:0]; default: 0;
+         *  Indicates a programming error of KEY_PURPOSE_2.
+         */
+        uint32_t key_purpose_2_err:4;
+        /** key_purpose_3_err : RO; bitpos: [7:4]; default: 0;
+         *  Indicates a programming error of KEY_PURPOSE_3.
+         */
+        uint32_t key_purpose_3_err:4;
+        /** key_purpose_4_err : RO; bitpos: [11:8]; default: 0;
+         *  Indicates a programming error of KEY_PURPOSE_4.
+         */
+        uint32_t key_purpose_4_err:4;
+        /** key_purpose_5_err : RO; bitpos: [15:12]; default: 0;
+         *  Indicates a programming error of KEY_PURPOSE_5.
+         */
+        uint32_t key_purpose_5_err:4;
+        /** sec_dpa_level_err : RO; bitpos: [17:16]; default: 0;
+         *  Indicates a programming error of SEC_DPA_LEVEL.
+         */
+        uint32_t sec_dpa_level_err:2;
+        /** rpt4_reserved2_err_1 : RO; bitpos: [18]; default: 0;
+         *  Reserved.
+         */
+        uint32_t rpt4_reserved2_err_1:1;
+        /** crypt_dpa_enable_err : RO; bitpos: [19]; default: 0;
+         *  Indicates a programming error of CRYPT_DPA_ENABLE.
+         */
+        uint32_t crypt_dpa_enable_err:1;
+        /** secure_boot_en_err : RO; bitpos: [20]; default: 0;
+         *  Indicates a programming error of SECURE_BOOT_EN.
+         */
+        uint32_t secure_boot_en_err:1;
+        /** secure_boot_aggressive_revoke_err : RO; bitpos: [21]; default: 0;
+         *  Indicates a programming error of SECURE_BOOT_AGGRESSIVE_REVOKE.
+         */
+        uint32_t secure_boot_aggressive_revoke_err:1;
+        /** rpt4_reserved2_err_0 : RO; bitpos: [27:22]; default: 0;
+         *  Reserved.
+         */
+        uint32_t rpt4_reserved2_err_0:6;
+        /** flash_tpuw_err : RO; bitpos: [31:28]; default: 0;
+         *  Indicates a programming error of FLASH_TPUW.
+         */
+        uint32_t flash_tpuw_err:4;
+    };
+    uint32_t val;
+} efuse_rd_repeat_err2_reg_t;
+
+/** Type of rd_repeat_err3 register
+ *  Programming error record register 3 of BLOCK0.
+ */
+typedef union {
+    struct {
+        /** dis_download_mode_err : RO; bitpos: [0]; default: 0;
+         *  Indicates a programming error of DIS_DOWNLOAD_MODE.
+         */
+        uint32_t dis_download_mode_err:1;
+        /** dis_direct_boot_err : RO; bitpos: [1]; default: 0;
+         *  Indicates a programming error of DIS_DIRECT_BOOT.
+         */
+        uint32_t dis_direct_boot_err:1;
+        /** usb_print_err : RO; bitpos: [2]; default: 0;
+         *  Indicates a programming error of UART_PRINT_CHANNEL.
+         */
+        uint32_t usb_print_err:1;
+        /** rpt4_reserved3_err_5 : RO; bitpos: [3]; default: 0;
+         *  Reserved.
+         */
+        uint32_t rpt4_reserved3_err_5:1;
+        /** dis_usb_serial_jtag_download_mode_err : RO; bitpos: [4]; default: 0;
+         *  Indicates a programming error of DIS_USB_SERIAL_JTAG_DOWNLOAD_MODE.
+         */
+        uint32_t dis_usb_serial_jtag_download_mode_err:1;
+        /** enable_security_download_err : RO; bitpos: [5]; default: 0;
+         *  Indicates a programming error of ENABLE_SECURITY_DOWNLOAD.
+         */
+        uint32_t enable_security_download_err:1;
+        /** uart_print_control_err : RO; bitpos: [7:6]; default: 0;
+         *  Indicates a programming error of UART_PRINT_CONTROL.
+         */
+        uint32_t uart_print_control_err:2;
+        /** rpt4_reserved3_err_4 : RO; bitpos: [8]; default: 0;
+         *  Reserved.
+         */
+        uint32_t rpt4_reserved3_err_4:1;
+        /** rpt4_reserved3_err_3 : RO; bitpos: [9]; default: 0;
+         *  Reserved.
+         */
+        uint32_t rpt4_reserved3_err_3:1;
+        /** rpt4_reserved3_err_2 : RO; bitpos: [11:10]; default: 0;
+         *  Reserved.
+         */
+        uint32_t rpt4_reserved3_err_2:2;
+        /** rpt4_reserved3_err_1 : RO; bitpos: [12]; default: 0;
+         *  Reserved.
+         */
+        uint32_t rpt4_reserved3_err_1:1;
+        /** force_send_resume_err : RO; bitpos: [13]; default: 0;
+         *  Indicates a programming error of FORCE_SEND_RESUME.
+         */
+        uint32_t force_send_resume_err:1;
+        /** secure_version_err : RO; bitpos: [29:14]; default: 0;
+         *  Indicates a programming error of SECURE_VERSION.
+         */
+        uint32_t secure_version_err:16;
+        /** rpt4_reserved3_err_0 : RO; bitpos: [31:30]; default: 0;
+         *  Reserved.
+         */
+        uint32_t rpt4_reserved3_err_0:2;
+    };
+    uint32_t val;
+} efuse_rd_repeat_err3_reg_t;
+
+/** Type of rd_repeat_err4 register
+ *  Programming error record register 4 of BLOCK0.
+ */
+typedef union {
+    struct {
+        /** rpt4_reserved4_err_1 : RO; bitpos: [23:0]; default: 0;
+         *  Reserved.
+         */
+        uint32_t rpt4_reserved4_err_1:24;
+        /** rpt4_reserved4_err_0 : RO; bitpos: [31:24]; default: 0;
+         *  Reserved.
+         */
+        uint32_t rpt4_reserved4_err_0:8;
+    };
+    uint32_t val;
+} efuse_rd_repeat_err4_reg_t;
+
+/** Type of rd_rs_err0 register
+ *  Programming error record register 0 of BLOCK1-10.
+ */
+typedef union {
+    struct {
+        /** mac_spi_8m_err_num : RO; bitpos: [2:0]; default: 0;
+         *  The value of this signal means the number of error bytes.
+         */
+        uint32_t mac_spi_8m_err_num:3;
+        /** mac_spi_8m_fail : RO; bitpos: [3]; default: 0;
+         *  0: Means no failure and that the data of MAC_SPI_8M is reliable 1: Means that
+         *  programming user data failed and the number of error bytes is over 6.
+         */
+        uint32_t mac_spi_8m_fail:1;
+        /** sys_part1_num : RO; bitpos: [6:4]; default: 0;
+         *  The value of this signal means the number of error bytes.
+         */
+        uint32_t sys_part1_num:3;
+        /** sys_part1_fail : RO; bitpos: [7]; default: 0;
+         *  0: Means no failure and that the data of system part1 is reliable 1: Means that
+         *  programming user data failed and the number of error bytes is over 6.
+         */
+        uint32_t sys_part1_fail:1;
+        /** usr_data_err_num : RO; bitpos: [10:8]; default: 0;
+         *  The value of this signal means the number of error bytes.
+         */
+        uint32_t usr_data_err_num:3;
+        /** usr_data_fail : RO; bitpos: [11]; default: 0;
+         *  0: Means no failure and that the user data is reliable 1: Means that programming
+         *  user data failed and the number of error bytes is over 6.
+         */
+        uint32_t usr_data_fail:1;
+        /** key0_err_num : RO; bitpos: [14:12]; default: 0;
+         *  The value of this signal means the number of error bytes.
+         */
+        uint32_t key0_err_num:3;
+        /** key0_fail : RO; bitpos: [15]; default: 0;
+         *  0: Means no failure and that the data of key0 is reliable 1: Means that programming
+         *  key0 failed and the number of error bytes is over 6.
+         */
+        uint32_t key0_fail:1;
+        /** key1_err_num : RO; bitpos: [18:16]; default: 0;
+         *  The value of this signal means the number of error bytes.
+         */
+        uint32_t key1_err_num:3;
+        /** key1_fail : RO; bitpos: [19]; default: 0;
+         *  0: Means no failure and that the data of key1 is reliable 1: Means that programming
+         *  key1 failed and the number of error bytes is over 6.
+         */
+        uint32_t key1_fail:1;
+        /** key2_err_num : RO; bitpos: [22:20]; default: 0;
+         *  The value of this signal means the number of error bytes.
+         */
+        uint32_t key2_err_num:3;
+        /** key2_fail : RO; bitpos: [23]; default: 0;
+         *  0: Means no failure and that the data of key2 is reliable 1: Means that programming
+         *  key2 failed and the number of error bytes is over 6.
+         */
+        uint32_t key2_fail:1;
+        /** key3_err_num : RO; bitpos: [26:24]; default: 0;
+         *  The value of this signal means the number of error bytes.
+         */
+        uint32_t key3_err_num:3;
+        /** key3_fail : RO; bitpos: [27]; default: 0;
+         *  0: Means no failure and that the data of key3 is reliable 1: Means that programming
+         *  key3 failed and the number of error bytes is over 6.
+         */
+        uint32_t key3_fail:1;
+        /** key4_err_num : RO; bitpos: [30:28]; default: 0;
+         *  The value of this signal means the number of error bytes.
+         */
+        uint32_t key4_err_num:3;
+        /** key4_fail : RO; bitpos: [31]; default: 0;
+         *  0: Means no failure and that the data of key4 is reliable 1: Means that programming
+         *  key4 failed and the number of error bytes is over 6.
+         */
+        uint32_t key4_fail:1;
+    };
+    uint32_t val;
+} efuse_rd_rs_err0_reg_t;
+
+/** Type of rd_rs_err1 register
+ *  Programming error record register 1 of BLOCK1-10.
+ */
+typedef union {
+    struct {
+        /** key5_err_num : RO; bitpos: [2:0]; default: 0;
+         *  The value of this signal means the number of error bytes.
+         */
+        uint32_t key5_err_num:3;
+        /** key5_fail : RO; bitpos: [3]; default: 0;
+         *  0: Means no failure and that the data of key5 is reliable 1: Means that programming
+         *  key5 failed and the number of error bytes is over 6.
+         */
+        uint32_t key5_fail:1;
+        /** sys_part2_err_num : RO; bitpos: [6:4]; default: 0;
+         *  The value of this signal means the number of error bytes.
+         */
+        uint32_t sys_part2_err_num:3;
+        /** sys_part2_fail : RO; bitpos: [7]; default: 0;
+         *  0: Means no failure and that the data of system part2 is reliable 1: Means that
+         *  programming user data failed and the number of error bytes is over 6.
+         */
+        uint32_t sys_part2_fail:1;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} efuse_rd_rs_err1_reg_t;
+
+/** Type of clk register
+ *  eFuse clcok configuration register.
+ */
+typedef union {
+    struct {
+        /** mem_force_pd : R/W; bitpos: [0]; default: 0;
+         *  Set this bit to force eFuse SRAM into power-saving mode.
+         */
+        uint32_t mem_force_pd:1;
+        /** mem_clk_force_on : R/W; bitpos: [1]; default: 1;
+         *  Set this bit and force to activate clock signal of eFuse SRAM.
+         */
+        uint32_t mem_clk_force_on:1;
+        /** mem_force_pu : R/W; bitpos: [2]; default: 0;
+         *  Set this bit to force eFuse SRAM into working mode.
+         */
+        uint32_t mem_force_pu:1;
+        uint32_t reserved_3:13;
+        /** clk_en : R/W; bitpos: [16]; default: 0;
+         *  Set this bit to force enable eFuse register configuration clock signal.
+         */
+        uint32_t clk_en:1;
+        uint32_t reserved_17:15;
+    };
+    uint32_t val;
+} efuse_clk_reg_t;
+
+/** Type of conf register
+ *  eFuse operation mode configuraiton register
+ */
+typedef union {
+    struct {
+        /** op_code : R/W; bitpos: [15:0]; default: 0;
+         *  0x5A5A:  programming operation command 0x5AA5: read operation command.
+         */
+        uint32_t op_code:16;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} efuse_conf_reg_t;
+
+/** Type of status register
+ *  eFuse status register.
+ */
+typedef union {
+    struct {
+        /** state : RO; bitpos: [3:0]; default: 0;
+         *  Indicates the state of the eFuse state machine.
+         */
+        uint32_t state:4;
+        /** otp_load_sw : RO; bitpos: [4]; default: 0;
+         *  The value of OTP_LOAD_SW.
+         */
+        uint32_t otp_load_sw:1;
+        /** otp_vddq_c_sync2 : RO; bitpos: [5]; default: 0;
+         *  The value of OTP_VDDQ_C_SYNC2.
+         */
+        uint32_t otp_vddq_c_sync2:1;
+        /** otp_strobe_sw : RO; bitpos: [6]; default: 0;
+         *  The value of OTP_STROBE_SW.
+         */
+        uint32_t otp_strobe_sw:1;
+        /** otp_csb_sw : RO; bitpos: [7]; default: 0;
+         *  The value of OTP_CSB_SW.
+         */
+        uint32_t otp_csb_sw:1;
+        /** otp_pgenb_sw : RO; bitpos: [8]; default: 0;
+         *  The value of OTP_PGENB_SW.
+         */
+        uint32_t otp_pgenb_sw:1;
+        /** otp_vddq_is_sw : RO; bitpos: [9]; default: 0;
+         *  The value of OTP_VDDQ_IS_SW.
+         */
+        uint32_t otp_vddq_is_sw:1;
+        /** blk0_valid_bit_cnt : RO; bitpos: [19:10]; default: 0;
+         *  Indicates the number of block valid bit.
+         */
+        uint32_t blk0_valid_bit_cnt:10;
+        uint32_t reserved_20:12;
+    };
+    uint32_t val;
+} efuse_status_reg_t;
+
+/** Type of cmd register
+ *  eFuse command register.
+ */
+typedef union {
+    struct {
+        /** read_cmd : R/W/SC; bitpos: [0]; default: 0;
+         *  Set this bit to send read command.
+         */
+        uint32_t read_cmd:1;
+        /** pgm_cmd : R/W/SC; bitpos: [1]; default: 0;
+         *  Set this bit to send programming command.
+         */
+        uint32_t pgm_cmd:1;
+        /** blk_num : R/W; bitpos: [5:2]; default: 0;
+         *  The serial number of the block to be programmed. Value 0-10 corresponds to block
+         *  number 0-10, respectively.
+         */
+        uint32_t blk_num:4;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} efuse_cmd_reg_t;
+
+/** Type of int_raw register
+ *  eFuse raw interrupt register.
+ */
+typedef union {
+    struct {
+        /** read_done_int_raw : R/SS/WTC; bitpos: [0]; default: 0;
+         *  The raw bit signal for read_done interrupt.
+         */
+        uint32_t read_done_int_raw:1;
+        /** pgm_done_int_raw : R/SS/WTC; bitpos: [1]; default: 0;
+         *  The raw bit signal for pgm_done interrupt.
+         */
+        uint32_t pgm_done_int_raw:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} efuse_int_raw_reg_t;
+
+/** Type of int_st register
+ *  eFuse interrupt status register.
+ */
+typedef union {
+    struct {
+        /** read_done_int_st : RO; bitpos: [0]; default: 0;
+         *  The status signal for read_done interrupt.
+         */
+        uint32_t read_done_int_st:1;
+        /** pgm_done_int_st : RO; bitpos: [1]; default: 0;
+         *  The status signal for pgm_done interrupt.
+         */
+        uint32_t pgm_done_int_st:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} efuse_int_st_reg_t;
+
+/** Type of int_ena register
+ *  eFuse interrupt enable register.
+ */
+typedef union {
+    struct {
+        /** read_done_int_ena : R/W; bitpos: [0]; default: 0;
+         *  The enable signal for read_done interrupt.
+         */
+        uint32_t read_done_int_ena:1;
+        /** pgm_done_int_ena : R/W; bitpos: [1]; default: 0;
+         *  The enable signal for pgm_done interrupt.
+         */
+        uint32_t pgm_done_int_ena:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} efuse_int_ena_reg_t;
+
+/** Type of int_clr register
+ *  eFuse interrupt clear register.
+ */
+typedef union {
+    struct {
+        /** read_done_int_clr : WO; bitpos: [0]; default: 0;
+         *  The clear signal for read_done interrupt.
+         */
+        uint32_t read_done_int_clr:1;
+        /** pgm_done_int_clr : WO; bitpos: [1]; default: 0;
+         *  The clear signal for pgm_done interrupt.
+         */
+        uint32_t pgm_done_int_clr:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} efuse_int_clr_reg_t;
+
+/** Type of dac_conf register
+ *  Controls the eFuse programming voltage.
+ */
+typedef union {
+    struct {
+        /** dac_clk_div : R/W; bitpos: [7:0]; default: 28;
+         *  Controls the division factor of the rising clock of the programming voltage.
+         */
+        uint32_t dac_clk_div:8;
+        /** dac_clk_pad_sel : R/W; bitpos: [8]; default: 0;
+         *  Don't care.
+         */
+        uint32_t dac_clk_pad_sel:1;
+        /** dac_num : R/W; bitpos: [16:9]; default: 255;
+         *  Controls the rising period of the programming voltage.
+         */
+        uint32_t dac_num:8;
+        /** oe_clr : R/W; bitpos: [17]; default: 0;
+         *  Reduces the power supply of the programming voltage.
+         */
+        uint32_t oe_clr:1;
+        uint32_t reserved_18:14;
+    };
+    uint32_t val;
+} efuse_dac_conf_reg_t;
+
+/** Type of rd_tim_conf register
+ *  Configures read timing parameters.
+ */
+typedef union {
+    struct {
+        /** thr_a : R/W; bitpos: [7:0]; default: 1;
+         *  Configures the read hold time.
+         */
+        uint32_t thr_a:8;
+        /** trd : R/W; bitpos: [15:8]; default: 2;
+         *  Configures the read time.
+         */
+        uint32_t trd:8;
+        /** tsur_a : R/W; bitpos: [23:16]; default: 1;
+         *  Configures the read setup time.
+         */
+        uint32_t tsur_a:8;
+        /** read_init_num : R/W; bitpos: [31:24]; default: 18;
+         *  Configures the waiting time of reading eFuse memory.
+         */
+        uint32_t read_init_num:8;
+    };
+    uint32_t val;
+} efuse_rd_tim_conf_reg_t;
+
+/** Type of wr_tim_conf1 register
+ *  Configurarion register 1 of eFuse programming timing parameters.
+ */
+typedef union {
+    struct {
+        /** tsup_a : R/W; bitpos: [7:0]; default: 1;
+         *  Configures the programming setup time.
+         */
+        uint32_t tsup_a:8;
+        /** pwr_on_num : R/W; bitpos: [23:8]; default: 12288;
+         *  Configures the power up time for VDDQ.
+         */
+        uint32_t pwr_on_num:16;
+        /** thp_a : R/W; bitpos: [31:24]; default: 1;
+         *  Configures the programming hold time.
+         */
+        uint32_t thp_a:8;
+    };
+    uint32_t val;
+} efuse_wr_tim_conf1_reg_t;
+
+/** Type of wr_tim_conf2 register
+ *  Configurarion register 2 of eFuse programming timing parameters.
+ */
+typedef union {
+    struct {
+        /** pwr_off_num : R/W; bitpos: [15:0]; default: 400;
+         *  Configures the power outage time for VDDQ.
+         */
+        uint32_t pwr_off_num:16;
+        /** tpgm : R/W; bitpos: [31:16]; default: 200;
+         *  Configures the active programming time.
+         */
+        uint32_t tpgm:16;
+    };
+    uint32_t val;
+} efuse_wr_tim_conf2_reg_t;
+
+/** Type of wr_tim_conf0_rs_bypass register
+ *  Configurarion register0 of eFuse programming time parameters and rs bypass
+ *  operation.
+ */
+typedef union {
+    struct {
+        /** bypass_rs_correction : R/W; bitpos: [0]; default: 0;
+         *  Set this bit to bypass reed solomon correction step.
+         */
+        uint32_t bypass_rs_correction:1;
+        /** bypass_rs_blk_num : R/W; bitpos: [11:1]; default: 0;
+         *  Configures block number of programming twice operation.
+         */
+        uint32_t bypass_rs_blk_num:11;
+        /** update : WT; bitpos: [12]; default: 0;
+         *  Set this bit to update multi-bit register signals.
+         */
+        uint32_t update:1;
+        /** tpgm_inactive : R/W; bitpos: [20:13]; default: 1;
+         *  Configures the inactive programming time.
+         */
+        uint32_t tpgm_inactive:8;
+        uint32_t reserved_21:11;
+    };
+    uint32_t val;
+} efuse_wr_tim_conf0_rs_bypass_reg_t;
+
+/** Type of date register
+ *  eFuse version register.
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [27:0]; default: 35676928;
+         *  Stores eFuse version.
+         */
+        uint32_t date:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} efuse_date_reg_t;
+
+
+typedef struct efuse_dev_t {
+    volatile efuse_pgm_data0_reg_t pgm_data0;
+    volatile efuse_pgm_data1_reg_t pgm_data1;
+    volatile efuse_pgm_data2_reg_t pgm_data2;
+    volatile efuse_pgm_data3_reg_t pgm_data3;
+    volatile efuse_pgm_data4_reg_t pgm_data4;
+    volatile efuse_pgm_data5_reg_t pgm_data5;
+    volatile efuse_pgm_data6_reg_t pgm_data6;
+    volatile efuse_pgm_data7_reg_t pgm_data7;
+    volatile efuse_pgm_check_value0_reg_t pgm_check_value0;
+    volatile efuse_pgm_check_value1_reg_t pgm_check_value1;
+    volatile efuse_pgm_check_value2_reg_t pgm_check_value2;
+    volatile efuse_rd_wr_dis_reg_t rd_wr_dis;
+    volatile efuse_rd_repeat_data0_reg_t rd_repeat_data0;
+    volatile efuse_rd_repeat_data1_reg_t rd_repeat_data1;
+    volatile efuse_rd_repeat_data2_reg_t rd_repeat_data2;
+    volatile efuse_rd_repeat_data3_reg_t rd_repeat_data3;
+    volatile efuse_rd_repeat_data4_reg_t rd_repeat_data4;
+    volatile efuse_rd_mac_spi_sys_0_reg_t rd_mac_spi_sys_0;
+    volatile efuse_rd_mac_spi_sys_1_reg_t rd_mac_spi_sys_1;
+    volatile efuse_rd_mac_spi_sys_2_reg_t rd_mac_spi_sys_2;
+    volatile efuse_rd_mac_spi_sys_3_reg_t rd_mac_spi_sys_3;
+    volatile efuse_rd_mac_spi_sys_4_reg_t rd_mac_spi_sys_4;
+    volatile efuse_rd_mac_spi_sys_5_reg_t rd_mac_spi_sys_5;
+    volatile efuse_rd_sys_part1_data0_reg_t rd_sys_part1_data0;
+    volatile efuse_rd_sys_part1_data1_reg_t rd_sys_part1_data1;
+    volatile efuse_rd_sys_part1_data2_reg_t rd_sys_part1_data2;
+    volatile efuse_rd_sys_part1_data3_reg_t rd_sys_part1_data3;
+    volatile efuse_rd_sys_part1_data4_reg_t rd_sys_part1_data4;
+    volatile efuse_rd_sys_part1_data5_reg_t rd_sys_part1_data5;
+    volatile efuse_rd_sys_part1_data6_reg_t rd_sys_part1_data6;
+    volatile efuse_rd_sys_part1_data7_reg_t rd_sys_part1_data7;
+    volatile efuse_rd_usr_data0_reg_t rd_usr_data0;
+    volatile efuse_rd_usr_data1_reg_t rd_usr_data1;
+    volatile efuse_rd_usr_data2_reg_t rd_usr_data2;
+    volatile efuse_rd_usr_data3_reg_t rd_usr_data3;
+    volatile efuse_rd_usr_data4_reg_t rd_usr_data4;
+    volatile efuse_rd_usr_data5_reg_t rd_usr_data5;
+    volatile efuse_rd_usr_data6_reg_t rd_usr_data6;
+    volatile efuse_rd_usr_data7_reg_t rd_usr_data7;
+    volatile efuse_rd_key0_data0_reg_t rd_key0_data0;
+    volatile efuse_rd_key0_data1_reg_t rd_key0_data1;
+    volatile efuse_rd_key0_data2_reg_t rd_key0_data2;
+    volatile efuse_rd_key0_data3_reg_t rd_key0_data3;
+    volatile efuse_rd_key0_data4_reg_t rd_key0_data4;
+    volatile efuse_rd_key0_data5_reg_t rd_key0_data5;
+    volatile efuse_rd_key0_data6_reg_t rd_key0_data6;
+    volatile efuse_rd_key0_data7_reg_t rd_key0_data7;
+    volatile efuse_rd_key1_data0_reg_t rd_key1_data0;
+    volatile efuse_rd_key1_data1_reg_t rd_key1_data1;
+    volatile efuse_rd_key1_data2_reg_t rd_key1_data2;
+    volatile efuse_rd_key1_data3_reg_t rd_key1_data3;
+    volatile efuse_rd_key1_data4_reg_t rd_key1_data4;
+    volatile efuse_rd_key1_data5_reg_t rd_key1_data5;
+    volatile efuse_rd_key1_data6_reg_t rd_key1_data6;
+    volatile efuse_rd_key1_data7_reg_t rd_key1_data7;
+    volatile efuse_rd_key2_data0_reg_t rd_key2_data0;
+    volatile efuse_rd_key2_data1_reg_t rd_key2_data1;
+    volatile efuse_rd_key2_data2_reg_t rd_key2_data2;
+    volatile efuse_rd_key2_data3_reg_t rd_key2_data3;
+    volatile efuse_rd_key2_data4_reg_t rd_key2_data4;
+    volatile efuse_rd_key2_data5_reg_t rd_key2_data5;
+    volatile efuse_rd_key2_data6_reg_t rd_key2_data6;
+    volatile efuse_rd_key2_data7_reg_t rd_key2_data7;
+    volatile efuse_rd_key3_data0_reg_t rd_key3_data0;
+    volatile efuse_rd_key3_data1_reg_t rd_key3_data1;
+    volatile efuse_rd_key3_data2_reg_t rd_key3_data2;
+    volatile efuse_rd_key3_data3_reg_t rd_key3_data3;
+    volatile efuse_rd_key3_data4_reg_t rd_key3_data4;
+    volatile efuse_rd_key3_data5_reg_t rd_key3_data5;
+    volatile efuse_rd_key3_data6_reg_t rd_key3_data6;
+    volatile efuse_rd_key3_data7_reg_t rd_key3_data7;
+    volatile efuse_rd_key4_data0_reg_t rd_key4_data0;
+    volatile efuse_rd_key4_data1_reg_t rd_key4_data1;
+    volatile efuse_rd_key4_data2_reg_t rd_key4_data2;
+    volatile efuse_rd_key4_data3_reg_t rd_key4_data3;
+    volatile efuse_rd_key4_data4_reg_t rd_key4_data4;
+    volatile efuse_rd_key4_data5_reg_t rd_key4_data5;
+    volatile efuse_rd_key4_data6_reg_t rd_key4_data6;
+    volatile efuse_rd_key4_data7_reg_t rd_key4_data7;
+    volatile efuse_rd_key5_data0_reg_t rd_key5_data0;
+    volatile efuse_rd_key5_data1_reg_t rd_key5_data1;
+    volatile efuse_rd_key5_data2_reg_t rd_key5_data2;
+    volatile efuse_rd_key5_data3_reg_t rd_key5_data3;
+    volatile efuse_rd_key5_data4_reg_t rd_key5_data4;
+    volatile efuse_rd_key5_data5_reg_t rd_key5_data5;
+    volatile efuse_rd_key5_data6_reg_t rd_key5_data6;
+    volatile efuse_rd_key5_data7_reg_t rd_key5_data7;
+    volatile efuse_rd_sys_part2_data0_reg_t rd_sys_part2_data0;
+    volatile efuse_rd_sys_part2_data1_reg_t rd_sys_part2_data1;
+    volatile efuse_rd_sys_part2_data2_reg_t rd_sys_part2_data2;
+    volatile efuse_rd_sys_part2_data3_reg_t rd_sys_part2_data3;
+    volatile efuse_rd_sys_part2_data4_reg_t rd_sys_part2_data4;
+    volatile efuse_rd_sys_part2_data5_reg_t rd_sys_part2_data5;
+    volatile efuse_rd_sys_part2_data6_reg_t rd_sys_part2_data6;
+    volatile efuse_rd_sys_part2_data7_reg_t rd_sys_part2_data7;
+    volatile efuse_rd_repeat_err0_reg_t rd_repeat_err0;
+    volatile efuse_rd_repeat_err1_reg_t rd_repeat_err1;
+    volatile efuse_rd_repeat_err2_reg_t rd_repeat_err2;
+    volatile efuse_rd_repeat_err3_reg_t rd_repeat_err3;
+    uint32_t reserved_18c;
+    volatile efuse_rd_repeat_err4_reg_t rd_repeat_err4;
+    uint32_t reserved_194[11];
+    volatile efuse_rd_rs_err0_reg_t rd_rs_err0;
+    volatile efuse_rd_rs_err1_reg_t rd_rs_err1;
+    volatile efuse_clk_reg_t clk;
+    volatile efuse_conf_reg_t conf;
+    volatile efuse_status_reg_t status;
+    volatile efuse_cmd_reg_t cmd;
+    volatile efuse_int_raw_reg_t int_raw;
+    volatile efuse_int_st_reg_t int_st;
+    volatile efuse_int_ena_reg_t int_ena;
+    volatile efuse_int_clr_reg_t int_clr;
+    volatile efuse_dac_conf_reg_t dac_conf;
+    volatile efuse_rd_tim_conf_reg_t rd_tim_conf;
+    volatile efuse_wr_tim_conf1_reg_t wr_tim_conf1;
+    volatile efuse_wr_tim_conf2_reg_t wr_tim_conf2;
+    volatile efuse_wr_tim_conf0_rs_bypass_reg_t wr_tim_conf0_rs_bypass;
+    volatile efuse_date_reg_t date;
+} efuse_dev_t;
+
+extern efuse_dev_t EFUSE;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(efuse_dev_t) == 0x200, "Invalid size of efuse_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/extmem_reg.h b/components/soc/esp32c6/include/soc/extmem_reg.h
new file mode 100644
index 0000000000..7af994acca
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/extmem_reg.h
@@ -0,0 +1,951 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+// TODO: IDF-5797
+
+#define EXTMEM_ICACHE_CTRL_REG          (DR_REG_EXTMEM_BASE + 0x0)
+
+#define EXTMEM_DCACHE_CTRL_REG          (DR_REG_EXTMEM_BASE + 0x4)
+/* EXTMEM_DCACHE_SHUT_DBUS1 : R/W ;bitpos:[1] ;default: 1'h0 ; */
+/*description: The bit is used to disable core1 dbus access L1-DCache, 0: enable, 1: disable.*/
+#define EXTMEM_DCACHE_SHUT_DBUS1    (BIT(1))
+#define EXTMEM_DCACHE_SHUT_DBUS1_M  (BIT(1))
+#define EXTMEM_DCACHE_SHUT_DBUS1_V  0x1
+#define EXTMEM_DCACHE_SHUT_DBUS1_S  1
+/* EXTMEM_DCACHE_SHUT_DBUS0 : R/W ;bitpos:[0] ;default: 1'h0 ; */
+/*description: The bit is used to disable core0 dbus access L1-DCache, 0: enable, 1: disable.*/
+#define EXTMEM_DCACHE_SHUT_DBUS0    (BIT(0))
+#define EXTMEM_DCACHE_SHUT_DBUS0_M  (BIT(0))
+#define EXTMEM_DCACHE_SHUT_DBUS0_V  0x1
+#define EXTMEM_DCACHE_SHUT_DBUS0_S  0
+
+#define EXTMEM_CACHE_WRAP_AROUND_CTRL_REG          (DR_REG_EXTMEM_BASE + 0x20)
+/* EXTMEM_DCACHE_WRAP : R/W ;bitpos:[4] ;default: 1'h0 ; */
+/*description: Set this bit as 1 to enable L1-DCache wrap around mode..*/
+#define EXTMEM_DCACHE_WRAP    (BIT(4))
+#define EXTMEM_DCACHE_WRAP_M  (BIT(4))
+#define EXTMEM_DCACHE_WRAP_V  0x1
+#define EXTMEM_DCACHE_WRAP_S  4
+
+#define EXTMEM_CACHE_TAG_MEM_POWER_CTRL_REG          (DR_REG_EXTMEM_BASE + 0x24)
+/* EXTMEM_DCACHE_TAG_MEM_FORCE_PU : R/W ;bitpos:[18] ;default: 1'h1 ; */
+/*description: The bit is used to power L1-DCache tag memory up. 0: follow rtc_lslp, 1: power u
+p.*/
+#define EXTMEM_DCACHE_TAG_MEM_FORCE_PU    (BIT(18))
+#define EXTMEM_DCACHE_TAG_MEM_FORCE_PU_M  (BIT(18))
+#define EXTMEM_DCACHE_TAG_MEM_FORCE_PU_V  0x1
+#define EXTMEM_DCACHE_TAG_MEM_FORCE_PU_S  18
+/* EXTMEM_DCACHE_TAG_MEM_FORCE_PD : R/W ;bitpos:[17] ;default: 1'h0 ; */
+/*description: The bit is used to power L1-DCache tag memory down. 0: follow rtc_lslp, 1: power
+ down.*/
+#define EXTMEM_DCACHE_TAG_MEM_FORCE_PD    (BIT(17))
+#define EXTMEM_DCACHE_TAG_MEM_FORCE_PD_M  (BIT(17))
+#define EXTMEM_DCACHE_TAG_MEM_FORCE_PD_V  0x1
+#define EXTMEM_DCACHE_TAG_MEM_FORCE_PD_S  17
+/* EXTMEM_DCACHE_TAG_MEM_FORCE_ON : R/W ;bitpos:[16] ;default: 1'h1 ; */
+/*description: The bit is used to close clock gating of  L1-DCache tag memory. 1: close gating,
+ 0: open clock gating..*/
+#define EXTMEM_DCACHE_TAG_MEM_FORCE_ON    (BIT(16))
+#define EXTMEM_DCACHE_TAG_MEM_FORCE_ON_M  (BIT(16))
+#define EXTMEM_DCACHE_TAG_MEM_FORCE_ON_V  0x1
+#define EXTMEM_DCACHE_TAG_MEM_FORCE_ON_S  16
+
+#define EXTMEM_CACHE_DATA_MEM_POWER_CTRL_REG          (DR_REG_EXTMEM_BASE + 0x28)
+/* EXTMEM_DCACHE_DATA_MEM_FORCE_PU : R/W ;bitpos:[18] ;default: 1'h1 ; */
+/*description: The bit is used to power L1-DCache data memory up. 0: follow rtc_lslp, 1: power
+up.*/
+#define EXTMEM_DCACHE_DATA_MEM_FORCE_PU    (BIT(18))
+#define EXTMEM_DCACHE_DATA_MEM_FORCE_PU_M  (BIT(18))
+#define EXTMEM_DCACHE_DATA_MEM_FORCE_PU_V  0x1
+#define EXTMEM_DCACHE_DATA_MEM_FORCE_PU_S  18
+/* EXTMEM_DCACHE_DATA_MEM_FORCE_PD : R/W ;bitpos:[17] ;default: 1'h0 ; */
+/*description: The bit is used to power L1-DCache data memory down. 0: follow rtc_lslp, 1: powe
+r down.*/
+#define EXTMEM_DCACHE_DATA_MEM_FORCE_PD    (BIT(17))
+#define EXTMEM_DCACHE_DATA_MEM_FORCE_PD_M  (BIT(17))
+#define EXTMEM_DCACHE_DATA_MEM_FORCE_PD_V  0x1
+#define EXTMEM_DCACHE_DATA_MEM_FORCE_PD_S  17
+/* EXTMEM_DCACHE_DATA_MEM_FORCE_ON : R/W ;bitpos:[16] ;default: 1'h1 ; */
+/*description: The bit is used to close clock gating of  L1-DCache data memory. 1: close gating
+, 0: open clock gating..*/
+#define EXTMEM_DCACHE_DATA_MEM_FORCE_ON    (BIT(16))
+#define EXTMEM_DCACHE_DATA_MEM_FORCE_ON_M  (BIT(16))
+#define EXTMEM_DCACHE_DATA_MEM_FORCE_ON_V  0x1
+#define EXTMEM_DCACHE_DATA_MEM_FORCE_ON_S  16
+
+#define EXTMEM_CACHE_FREEZE_CTRL_REG          (DR_REG_EXTMEM_BASE + 0x2C)
+/* EXTMEM_DCACHE_FREEZE_DONE : RO ;bitpos:[18] ;default: 1'h0 ; */
+/*description: The bit is used to indicate whether freeze operation on L1-DCache is finished or
+ not. 0: not finished. 1: finished..*/
+#define EXTMEM_DCACHE_FREEZE_DONE    (BIT(18))
+#define EXTMEM_DCACHE_FREEZE_DONE_M  (BIT(18))
+#define EXTMEM_DCACHE_FREEZE_DONE_V  0x1
+#define EXTMEM_DCACHE_FREEZE_DONE_S  18
+/* EXTMEM_DCACHE_FREEZE_MODE : R/W ;bitpos:[17] ;default: 1'h0 ; */
+/*description: The bit is used to configure mode of freeze operation L1-DCache. 0: a miss-acces
+s will not stuck. 1: a miss-access will stuck..*/
+#define EXTMEM_DCACHE_FREEZE_MODE    (BIT(17))
+#define EXTMEM_DCACHE_FREEZE_MODE_M  (BIT(17))
+#define EXTMEM_DCACHE_FREEZE_MODE_V  0x1
+#define EXTMEM_DCACHE_FREEZE_MODE_S  17
+/* EXTMEM_DCACHE_FREEZE_EN : R/W ;bitpos:[16] ;default: 1'h0 ; */
+/*description: The bit is used to enable freeze operation on L1-DCache. It can be cleared by so
+ftware..*/
+#define EXTMEM_DCACHE_FREEZE_EN    (BIT(16))
+#define EXTMEM_DCACHE_FREEZE_EN_M  (BIT(16))
+#define EXTMEM_DCACHE_FREEZE_EN_V  0x1
+#define EXTMEM_DCACHE_FREEZE_EN_S  16
+
+#define EXTMEM_CACHE_DATA_MEM_ACS_CONF_REG          (DR_REG_EXTMEM_BASE + 0x30)
+/* EXTMEM_DCACHE_DATA_MEM_WR_EN : R/W ;bitpos:[17] ;default: 1'h1 ; */
+/*description: The bit is used to enable config-bus write L1-DCache data memoryory. 0: disable,
+ 1: enable..*/
+#define EXTMEM_DCACHE_DATA_MEM_WR_EN    (BIT(17))
+#define EXTMEM_DCACHE_DATA_MEM_WR_EN_M  (BIT(17))
+#define EXTMEM_DCACHE_DATA_MEM_WR_EN_V  0x1
+#define EXTMEM_DCACHE_DATA_MEM_WR_EN_S  17
+/* EXTMEM_DCACHE_DATA_MEM_RD_EN : R/W ;bitpos:[16] ;default: 1'h1 ; */
+/*description: The bit is used to enable config-bus read L1-DCache data memoryory. 0: disable,
+1: enable..*/
+#define EXTMEM_DCACHE_DATA_MEM_RD_EN    (BIT(16))
+#define EXTMEM_DCACHE_DATA_MEM_RD_EN_M  (BIT(16))
+#define EXTMEM_DCACHE_DATA_MEM_RD_EN_V  0x1
+#define EXTMEM_DCACHE_DATA_MEM_RD_EN_S  16
+
+#define EXTMEM_CACHE_TAG_MEM_ACS_CONF_REG          (DR_REG_EXTMEM_BASE + 0x34)
+/* EXTMEM_DCACHE_TAG_MEM_WR_EN : R/W ;bitpos:[17] ;default: 1'h1 ; */
+/*description: The bit is used to enable config-bus write L1-DCache tag memoryory. 0: disable,
+1: enable..*/
+#define EXTMEM_DCACHE_TAG_MEM_WR_EN    (BIT(17))
+#define EXTMEM_DCACHE_TAG_MEM_WR_EN_M  (BIT(17))
+#define EXTMEM_DCACHE_TAG_MEM_WR_EN_V  0x1
+#define EXTMEM_DCACHE_TAG_MEM_WR_EN_S  17
+/* EXTMEM_DCACHE_TAG_MEM_RD_EN : R/W ;bitpos:[16] ;default: 1'h1 ; */
+/*description: The bit is used to enable config-bus read L1-DCache tag memoryory. 0: disable, 1
+: enable..*/
+#define EXTMEM_DCACHE_TAG_MEM_RD_EN    (BIT(16))
+#define EXTMEM_DCACHE_TAG_MEM_RD_EN_M  (BIT(16))
+#define EXTMEM_DCACHE_TAG_MEM_RD_EN_V  0x1
+#define EXTMEM_DCACHE_TAG_MEM_RD_EN_S  16
+
+#define EXTMEM_DCACHE_PRELOCK_CONF_REG          (DR_REG_EXTMEM_BASE + 0x78)
+/* EXTMEM_DCACHE_PRELOCK_RGID : HRO ;bitpos:[5:2] ;default: 4'h0 ; */
+/*description: The bit is used to set  the gid of l1 dcache prelock..*/
+#define EXTMEM_DCACHE_PRELOCK_RGID    0x0000000F
+#define EXTMEM_DCACHE_PRELOCK_RGID_M  ((EXTMEM_DCACHE_PRELOCK_RGID_V)<<(EXTMEM_DCACHE_PRELOCK_RGID_S))
+#define EXTMEM_DCACHE_PRELOCK_RGID_V  0xF
+#define EXTMEM_DCACHE_PRELOCK_RGID_S  2
+/* EXTMEM_DCACHE_PRELOCK_SCT1_EN : R/W ;bitpos:[1] ;default: 1'h0 ; */
+/*description: The bit is used to enable the second section of prelock function on L1-DCache..*/
+#define EXTMEM_DCACHE_PRELOCK_SCT1_EN    (BIT(1))
+#define EXTMEM_DCACHE_PRELOCK_SCT1_EN_M  (BIT(1))
+#define EXTMEM_DCACHE_PRELOCK_SCT1_EN_V  0x1
+#define EXTMEM_DCACHE_PRELOCK_SCT1_EN_S  1
+/* EXTMEM_DCACHE_PRELOCK_SCT0_EN : R/W ;bitpos:[0] ;default: 1'h0 ; */
+/*description: The bit is used to enable the first section of prelock function on L1-DCache..*/
+#define EXTMEM_DCACHE_PRELOCK_SCT0_EN    (BIT(0))
+#define EXTMEM_DCACHE_PRELOCK_SCT0_EN_M  (BIT(0))
+#define EXTMEM_DCACHE_PRELOCK_SCT0_EN_V  0x1
+#define EXTMEM_DCACHE_PRELOCK_SCT0_EN_S  0
+
+#define EXTMEM_DCACHE_PRELOCK_SCT0_ADDR_REG          (DR_REG_EXTMEM_BASE + 0x7C)
+/* EXTMEM_DCACHE_PRELOCK_SCT0_ADDR : R/W ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: Those bits are used to configure the start virtual address of the first section
+of prelock on L1-DCache, which should be used together with L1_DCACHE_PRELOCK_SC
+T0_SIZE_REG.*/
+#define EXTMEM_DCACHE_PRELOCK_SCT0_ADDR    0xFFFFFFFF
+#define EXTMEM_DCACHE_PRELOCK_SCT0_ADDR_M  ((EXTMEM_DCACHE_PRELOCK_SCT0_ADDR_V)<<(EXTMEM_DCACHE_PRELOCK_SCT0_ADDR_S))
+#define EXTMEM_DCACHE_PRELOCK_SCT0_ADDR_V  0xFFFFFFFF
+#define EXTMEM_DCACHE_PRELOCK_SCT0_ADDR_S  0
+
+#define EXTMEM_DCACHE_PRELOCK_SCT1_ADDR_REG          (DR_REG_EXTMEM_BASE + 0x80)
+/* EXTMEM_DCACHE_PRELOCK_SCT1_ADDR : R/W ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: Those bits are used to configure the start virtual address of the second section
+ of prelock on L1-DCache, which should be used together with L1_DCACHE_PRELOCK_S
+CT1_SIZE_REG.*/
+#define EXTMEM_DCACHE_PRELOCK_SCT1_ADDR    0xFFFFFFFF
+#define EXTMEM_DCACHE_PRELOCK_SCT1_ADDR_M  ((EXTMEM_DCACHE_PRELOCK_SCT1_ADDR_V)<<(EXTMEM_DCACHE_PRELOCK_SCT1_ADDR_S))
+#define EXTMEM_DCACHE_PRELOCK_SCT1_ADDR_V  0xFFFFFFFF
+#define EXTMEM_DCACHE_PRELOCK_SCT1_ADDR_S  0
+
+#define EXTMEM_DCACHE_PRELOCK_SCT_SIZE_REG          (DR_REG_EXTMEM_BASE + 0x84)
+/* EXTMEM_DCACHE_PRELOCK_SCT1_SIZE : R/W ;bitpos:[29:16] ;default: 14'h3fff ; */
+/*description: Those bits are used to configure the size of the second section of prelock on L1
+-DCache, which should be used together with L1_DCACHE_PRELOCK_SCT1_ADDR_REG.*/
+#define EXTMEM_DCACHE_PRELOCK_SCT1_SIZE    0x00003FFF
+#define EXTMEM_DCACHE_PRELOCK_SCT1_SIZE_M  ((EXTMEM_DCACHE_PRELOCK_SCT1_SIZE_V)<<(EXTMEM_DCACHE_PRELOCK_SCT1_SIZE_S))
+#define EXTMEM_DCACHE_PRELOCK_SCT1_SIZE_V  0x3FFF
+#define EXTMEM_DCACHE_PRELOCK_SCT1_SIZE_S  16
+/* EXTMEM_DCACHE_PRELOCK_SCT0_SIZE : R/W ;bitpos:[13:0] ;default: 14'h3fff ; */
+/*description: Those bits are used to configure the size of the first section of prelock on L1-
+DCache, which should be used together with L1_DCACHE_PRELOCK_SCT0_ADDR_REG.*/
+#define EXTMEM_DCACHE_PRELOCK_SCT0_SIZE    0x00003FFF
+#define EXTMEM_DCACHE_PRELOCK_SCT0_SIZE_M  ((EXTMEM_DCACHE_PRELOCK_SCT0_SIZE_V)<<(EXTMEM_DCACHE_PRELOCK_SCT0_SIZE_S))
+#define EXTMEM_DCACHE_PRELOCK_SCT0_SIZE_V  0x3FFF
+#define EXTMEM_DCACHE_PRELOCK_SCT0_SIZE_S  0
+
+#define EXTMEM_CACHE_LOCK_CTRL_REG          (DR_REG_EXTMEM_BASE + 0x88)
+/* EXTMEM_CACHE_LOCK_RGID : HRO ;bitpos:[6:3] ;default: 4'h0 ; */
+/*description: The bit is used to set  the gid of cache lock/unlock..*/
+#define EXTMEM_CACHE_LOCK_RGID    0x0000000F
+#define EXTMEM_CACHE_LOCK_RGID_M  ((EXTMEM_CACHE_LOCK_RGID_V)<<(EXTMEM_CACHE_LOCK_RGID_S))
+#define EXTMEM_CACHE_LOCK_RGID_V  0xF
+#define EXTMEM_CACHE_LOCK_RGID_S  3
+/* EXTMEM_CACHE_LOCK_DONE : RO ;bitpos:[2] ;default: 1'h1 ; */
+/*description: The bit is used to indicate whether unlock/lock operation is finished or not. 0:
+ not finished. 1: finished..*/
+#define EXTMEM_CACHE_LOCK_DONE    (BIT(2))
+#define EXTMEM_CACHE_LOCK_DONE_M  (BIT(2))
+#define EXTMEM_CACHE_LOCK_DONE_V  0x1
+#define EXTMEM_CACHE_LOCK_DONE_S  2
+/* EXTMEM_CACHE_UNLOCK_ENA : R/W/SC ;bitpos:[1] ;default: 1'h0 ; */
+/*description: The bit is used to enable unlock operation. It will be cleared by hardware after
+ unlock operation done. Note that (1) this bit and lock_ena bit are mutually exc
+lusive, that is, those bits can not be set to 1 at the same time. (2) unlock ope
+ration can be applied on L1-ICache, L1-DCache and L2-Cache..*/
+#define EXTMEM_CACHE_UNLOCK_ENA    (BIT(1))
+#define EXTMEM_CACHE_UNLOCK_ENA_M  (BIT(1))
+#define EXTMEM_CACHE_UNLOCK_ENA_V  0x1
+#define EXTMEM_CACHE_UNLOCK_ENA_S  1
+/* EXTMEM_CACHE_LOCK_ENA : R/W/SC ;bitpos:[0] ;default: 1'h0 ; */
+/*description: The bit is used to enable lock operation. It will be cleared by hardware after l
+ock operation done. Note that (1) this bit and unlock_ena bit are mutually exclu
+sive, that is, those bits can not be set to 1 at the same time. (2) lock operati
+on can be applied on LL1-ICache, L1-DCache and L2-Cache..*/
+#define EXTMEM_CACHE_LOCK_ENA    (BIT(0))
+#define EXTMEM_CACHE_LOCK_ENA_M  (BIT(0))
+#define EXTMEM_CACHE_LOCK_ENA_V  0x1
+#define EXTMEM_CACHE_LOCK_ENA_S  0
+
+#define EXTMEM_CACHE_LOCK_MAP_REG          (DR_REG_EXTMEM_BASE + 0x8C)
+/* EXTMEM_CACHE_LOCK_MAP : R/W ;bitpos:[5:0] ;default: 6'h0 ; */
+/*description: Those bits are used to indicate which caches in the two-level cache structure wi
+ll apply this lock/unlock operation. [0]: L1-ICache0, [1]: L1-ICache1, [2]: L1-I
+Cache2, [3]: L1-ICache3, [4]: L1-DCache, [5]: L2-Cache..*/
+#define EXTMEM_CACHE_LOCK_MAP    0x0000003F
+#define EXTMEM_CACHE_LOCK_MAP_M  ((EXTMEM_CACHE_LOCK_MAP_V)<<(EXTMEM_CACHE_LOCK_MAP_S))
+#define EXTMEM_CACHE_LOCK_MAP_V  0x3F
+#define EXTMEM_CACHE_LOCK_MAP_S  0
+
+#define EXTMEM_CACHE_LOCK_ADDR_REG          (DR_REG_EXTMEM_BASE + 0x90)
+/* EXTMEM_CACHE_LOCK_ADDR : R/W ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: Those bits are used to configure the start virtual address of the lock/unlock op
+eration, which should be used together with CACHE_LOCK_SIZE_REG.*/
+#define EXTMEM_CACHE_LOCK_ADDR    0xFFFFFFFF
+#define EXTMEM_CACHE_LOCK_ADDR_M  ((EXTMEM_CACHE_LOCK_ADDR_V)<<(EXTMEM_CACHE_LOCK_ADDR_S))
+#define EXTMEM_CACHE_LOCK_ADDR_V  0xFFFFFFFF
+#define EXTMEM_CACHE_LOCK_ADDR_S  0
+
+#define EXTMEM_CACHE_LOCK_SIZE_REG          (DR_REG_EXTMEM_BASE + 0x94)
+/* EXTMEM_CACHE_LOCK_SIZE : R/W ;bitpos:[15:0] ;default: 16'h0 ; */
+/*description: Those bits are used to configure the size of the lock/unlock operation, which sh
+ould be used together with CACHE_LOCK_ADDR_REG.*/
+#define EXTMEM_CACHE_LOCK_SIZE    0x0000FFFF
+#define EXTMEM_CACHE_LOCK_SIZE_M  ((EXTMEM_CACHE_LOCK_SIZE_V)<<(EXTMEM_CACHE_LOCK_SIZE_S))
+#define EXTMEM_CACHE_LOCK_SIZE_V  0xFFFF
+#define EXTMEM_CACHE_LOCK_SIZE_S  0
+
+#define EXTMEM_CACHE_SYNC_CTRL_REG          (DR_REG_EXTMEM_BASE + 0x98)
+/* EXTMEM_CACHE_SYNC_RGID : HRO ;bitpos:[8:5] ;default: 4'h0 ; */
+/*description: The bit is used to set  the gid of cache sync operation (invalidate, clean, writ
+eback, writeback_invalidate).*/
+#define EXTMEM_CACHE_SYNC_RGID    0x0000000F
+#define EXTMEM_CACHE_SYNC_RGID_M  ((EXTMEM_CACHE_SYNC_RGID_V)<<(EXTMEM_CACHE_SYNC_RGID_S))
+#define EXTMEM_CACHE_SYNC_RGID_V  0xF
+#define EXTMEM_CACHE_SYNC_RGID_S  5
+/* EXTMEM_CACHE_SYNC_DONE : RO ;bitpos:[4] ;default: 1'h0 ; */
+/*description: The bit is used to indicate whether sync operation (invalidate, clean, writeback
+, writeback_invalidate) is finished or not. 0: not finished. 1: finished..*/
+#define EXTMEM_CACHE_SYNC_DONE    (BIT(4))
+#define EXTMEM_CACHE_SYNC_DONE_M  (BIT(4))
+#define EXTMEM_CACHE_SYNC_DONE_V  0x1
+#define EXTMEM_CACHE_SYNC_DONE_S  4
+/* EXTMEM_CACHE_WRITEBACK_INVALIDATE_ENA : R/W/SC ;bitpos:[3] ;default: 1'h0 ; */
+/*description: The bit is used to enable writeback-invalidate operation. It will be cleared by
+hardware after writeback-invalidate operation done. Note that this bit and the o
+ther sync-bits (invalidate_ena, clean_ena, writeback_ena) are mutually exclusive
+, that is, those bits can not be set to 1 at the same time..*/
+#define EXTMEM_CACHE_WRITEBACK_INVALIDATE_ENA    (BIT(3))
+#define EXTMEM_CACHE_WRITEBACK_INVALIDATE_ENA_M  (BIT(3))
+#define EXTMEM_CACHE_WRITEBACK_INVALIDATE_ENA_V  0x1
+#define EXTMEM_CACHE_WRITEBACK_INVALIDATE_ENA_S  3
+/* EXTMEM_CACHE_WRITEBACK_ENA : R/W/SC ;bitpos:[2] ;default: 1'h0 ; */
+/*description: The bit is used to enable writeback operation. It will be cleared by hardware af
+ter writeback operation done. Note that this bit and the other sync-bits (invali
+date_ena, clean_ena, writeback_invalidate_ena) are mutually exclusive, that is,
+those bits can not be set to 1 at the same time..*/
+#define EXTMEM_CACHE_WRITEBACK_ENA    (BIT(2))
+#define EXTMEM_CACHE_WRITEBACK_ENA_M  (BIT(2))
+#define EXTMEM_CACHE_WRITEBACK_ENA_V  0x1
+#define EXTMEM_CACHE_WRITEBACK_ENA_S  2
+/* EXTMEM_CACHE_CLEAN_ENA : R/W/SC ;bitpos:[1] ;default: 1'h0 ; */
+/*description: The bit is used to enable clean operation. It will be cleared by hardware after
+clean operation done. Note that this bit and the other sync-bits (invalidate_ena
+, writeback_ena, writeback_invalidate_ena) are mutually exclusive, that is, thos
+e bits can not be set to 1 at the same time..*/
+#define EXTMEM_CACHE_CLEAN_ENA    (BIT(1))
+#define EXTMEM_CACHE_CLEAN_ENA_M  (BIT(1))
+#define EXTMEM_CACHE_CLEAN_ENA_V  0x1
+#define EXTMEM_CACHE_CLEAN_ENA_S  1
+/* EXTMEM_CACHE_INVALIDATE_ENA : R/W/SC ;bitpos:[0] ;default: 1'h1 ; */
+/*description: The bit is used to enable invalidate operation. It will be cleared by hardware a
+fter invalidate operation done. Note that this bit and the other sync-bits (clea
+n_ena, writeback_ena, writeback_invalidate_ena) are mutually exclusive, that is,
+ those bits can not be set to 1 at the same time..*/
+#define EXTMEM_CACHE_INVALIDATE_ENA    (BIT(0))
+#define EXTMEM_CACHE_INVALIDATE_ENA_M  (BIT(0))
+#define EXTMEM_CACHE_INVALIDATE_ENA_V  0x1
+#define EXTMEM_CACHE_INVALIDATE_ENA_S  0
+
+#define EXTMEM_CACHE_SYNC_MAP_REG          (DR_REG_EXTMEM_BASE + 0x9C)
+/* EXTMEM_CACHE_SYNC_MAP : R/W ;bitpos:[5:0] ;default: 6'h3f ; */
+/*description: Those bits are used to indicate which caches in the two-level cache structure wi
+ll apply the sync operation. [0]: L1-ICache0, [1]: L1-ICache1, [2]: L1-ICache2,
+[3]: L1-ICache3, [4]: L1-DCache, [5]: L2-Cache..*/
+#define EXTMEM_CACHE_SYNC_MAP    0x0000003F
+#define EXTMEM_CACHE_SYNC_MAP_M  ((EXTMEM_CACHE_SYNC_MAP_V)<<(EXTMEM_CACHE_SYNC_MAP_S))
+#define EXTMEM_CACHE_SYNC_MAP_V  0x3F
+#define EXTMEM_CACHE_SYNC_MAP_S  0
+
+#define EXTMEM_CACHE_SYNC_ADDR_REG          (DR_REG_EXTMEM_BASE + 0xA0)
+/* EXTMEM_CACHE_SYNC_ADDR : R/W ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: Those bits are used to configure the start virtual address of the sync operation
+, which should be used together with CACHE_SYNC_SIZE_REG.*/
+#define EXTMEM_CACHE_SYNC_ADDR    0xFFFFFFFF
+#define EXTMEM_CACHE_SYNC_ADDR_M  ((EXTMEM_CACHE_SYNC_ADDR_V)<<(EXTMEM_CACHE_SYNC_ADDR_S))
+#define EXTMEM_CACHE_SYNC_ADDR_V  0xFFFFFFFF
+#define EXTMEM_CACHE_SYNC_ADDR_S  0
+
+#define EXTMEM_CACHE_SYNC_SIZE_REG          (DR_REG_EXTMEM_BASE + 0xA4)
+/* EXTMEM_CACHE_SYNC_SIZE : R/W ;bitpos:[23:0] ;default: 24'h0 ; */
+/*description: Those bits are used to configure the size of the sync operation, which should be
+ used together with CACHE_SYNC_ADDR_REG.*/
+#define EXTMEM_CACHE_SYNC_SIZE    0x00FFFFFF
+#define EXTMEM_CACHE_SYNC_SIZE_M  ((EXTMEM_CACHE_SYNC_SIZE_V)<<(EXTMEM_CACHE_SYNC_SIZE_S))
+#define EXTMEM_CACHE_SYNC_SIZE_V  0xFFFFFF
+#define EXTMEM_CACHE_SYNC_SIZE_S  0
+
+#define EXTMEM_DCACHE_PRELOAD_CTRL_REG          (DR_REG_EXTMEM_BASE + 0xD8)
+/* EXTMEM_DCACHE_PRELOAD_RGID : HRO ;bitpos:[6:3] ;default: 4'h0 ; */
+/*description: The bit is used to set  the gid of l1 dcache preload..*/
+#define EXTMEM_DCACHE_PRELOAD_RGID    0x0000000F
+#define EXTMEM_DCACHE_PRELOAD_RGID_M  ((EXTMEM_DCACHE_PRELOAD_RGID_V)<<(EXTMEM_DCACHE_PRELOAD_RGID_S))
+#define EXTMEM_DCACHE_PRELOAD_RGID_V  0xF
+#define EXTMEM_DCACHE_PRELOAD_RGID_S  3
+/* EXTMEM_DCACHE_PRELOAD_ORDER : R/W ;bitpos:[2] ;default: 1'h0 ; */
+/*description: The bit is used to configure the direction of preload operation. 0: ascending, 1
+: descending..*/
+#define EXTMEM_DCACHE_PRELOAD_ORDER    (BIT(2))
+#define EXTMEM_DCACHE_PRELOAD_ORDER_M  (BIT(2))
+#define EXTMEM_DCACHE_PRELOAD_ORDER_V  0x1
+#define EXTMEM_DCACHE_PRELOAD_ORDER_S  2
+/* EXTMEM_DCACHE_PRELOAD_DONE : RO ;bitpos:[1] ;default: 1'h1 ; */
+/*description: The bit is used to indicate whether preload operation is finished or not. 0: not
+ finished. 1: finished..*/
+#define EXTMEM_DCACHE_PRELOAD_DONE    (BIT(1))
+#define EXTMEM_DCACHE_PRELOAD_DONE_M  (BIT(1))
+#define EXTMEM_DCACHE_PRELOAD_DONE_V  0x1
+#define EXTMEM_DCACHE_PRELOAD_DONE_S  1
+/* EXTMEM_DCACHE_PRELOAD_ENA : R/W/SC ;bitpos:[0] ;default: 1'h0 ; */
+/*description: The bit is used to enable preload operation on L1-DCache. It will be cleared by
+hardware automatically after preload operation is done..*/
+#define EXTMEM_DCACHE_PRELOAD_ENA    (BIT(0))
+#define EXTMEM_DCACHE_PRELOAD_ENA_M  (BIT(0))
+#define EXTMEM_DCACHE_PRELOAD_ENA_V  0x1
+#define EXTMEM_DCACHE_PRELOAD_ENA_S  0
+
+#define EXTMEM_DCACHE_PRELOAD_ADDR_REG          (DR_REG_EXTMEM_BASE + 0xDC)
+/* EXTMEM_DCACHE_PRELOAD_ADDR : R/W ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: Those bits are used to configure the start virtual address of preload on L1-DCac
+he, which should be used together with L1_DCACHE_PRELOAD_SIZE_REG.*/
+#define EXTMEM_DCACHE_PRELOAD_ADDR    0xFFFFFFFF
+#define EXTMEM_DCACHE_PRELOAD_ADDR_M  ((EXTMEM_DCACHE_PRELOAD_ADDR_V)<<(EXTMEM_DCACHE_PRELOAD_ADDR_S))
+#define EXTMEM_DCACHE_PRELOAD_ADDR_V  0xFFFFFFFF
+#define EXTMEM_DCACHE_PRELOAD_ADDR_S  0
+
+#define EXTMEM_DCACHE_PRELOAD_SIZE_REG          (DR_REG_EXTMEM_BASE + 0xE0)
+/* EXTMEM_DCACHE_PRELOAD_SIZE : R/W ;bitpos:[13:0] ;default: 14'h0 ; */
+/*description: Those bits are used to configure the size of the first section of prelock on L1-
+DCache, which should be used together with L1_DCACHE_PRELOAD_ADDR_REG.*/
+#define EXTMEM_DCACHE_PRELOAD_SIZE    0x00003FFF
+#define EXTMEM_DCACHE_PRELOAD_SIZE_M  ((EXTMEM_DCACHE_PRELOAD_SIZE_V)<<(EXTMEM_DCACHE_PRELOAD_SIZE_S))
+#define EXTMEM_DCACHE_PRELOAD_SIZE_V  0x3FFF
+#define EXTMEM_DCACHE_PRELOAD_SIZE_S  0
+
+#define EXTMEM_DCACHE_AUTOLOAD_CTRL_REG          (DR_REG_EXTMEM_BASE + 0x134)
+/* EXTMEM_DCACHE_AUTOLOAD_SCT1_ENA : R/W ;bitpos:[9] ;default: 1'h0 ; */
+/*description: The bit is used to enable the second section for autoload operation on L1-DCache
+..*/
+#define EXTMEM_DCACHE_AUTOLOAD_SCT1_ENA    (BIT(9))
+#define EXTMEM_DCACHE_AUTOLOAD_SCT1_ENA_M  (BIT(9))
+#define EXTMEM_DCACHE_AUTOLOAD_SCT1_ENA_V  0x1
+#define EXTMEM_DCACHE_AUTOLOAD_SCT1_ENA_S  9
+/* EXTMEM_DCACHE_AUTOLOAD_SCT0_ENA : R/W ;bitpos:[8] ;default: 1'h0 ; */
+/*description: The bit is used to enable the first section for autoload operation on L1-DCache..*/
+#define EXTMEM_DCACHE_AUTOLOAD_SCT0_ENA    (BIT(8))
+#define EXTMEM_DCACHE_AUTOLOAD_SCT0_ENA_M  (BIT(8))
+#define EXTMEM_DCACHE_AUTOLOAD_SCT0_ENA_V  0x1
+#define EXTMEM_DCACHE_AUTOLOAD_SCT0_ENA_S  8
+/* EXTMEM_DCACHE_AUTOLOAD_TRIGGER_MODE : R/W ;bitpos:[4:3] ;default: 2'h0 ; */
+/*description: The field is used to configure trigger mode of autoload operation on L1-DCache.
+0/3: miss-trigger, 1: hit-trigger, 2: miss-hit-trigger..*/
+#define EXTMEM_DCACHE_AUTOLOAD_TRIGGER_MODE    0x00000003
+#define EXTMEM_DCACHE_AUTOLOAD_TRIGGER_MODE_M  ((EXTMEM_DCACHE_AUTOLOAD_TRIGGER_MODE_V)<<(EXTMEM_DCACHE_AUTOLOAD_TRIGGER_MODE_S))
+#define EXTMEM_DCACHE_AUTOLOAD_TRIGGER_MODE_V  0x3
+#define EXTMEM_DCACHE_AUTOLOAD_TRIGGER_MODE_S  3
+/* EXTMEM_DCACHE_AUTOLOAD_ORDER : R/W ;bitpos:[2] ;default: 1'h0 ; */
+/*description: The bit is used to configure the direction of autoload operation on L1-DCache. 0
+: ascending. 1: descending..*/
+#define EXTMEM_DCACHE_AUTOLOAD_ORDER    (BIT(2))
+#define EXTMEM_DCACHE_AUTOLOAD_ORDER_M  (BIT(2))
+#define EXTMEM_DCACHE_AUTOLOAD_ORDER_V  0x1
+#define EXTMEM_DCACHE_AUTOLOAD_ORDER_S  2
+/* EXTMEM_DCACHE_AUTOLOAD_DONE : RO ;bitpos:[1] ;default: 1'h1 ; */
+/*description: The bit is used to indicate whether autoload operation on L1-DCache is finished
+or not. 0: not finished. 1: finished..*/
+#define EXTMEM_DCACHE_AUTOLOAD_DONE    (BIT(1))
+#define EXTMEM_DCACHE_AUTOLOAD_DONE_M  (BIT(1))
+#define EXTMEM_DCACHE_AUTOLOAD_DONE_V  0x1
+#define EXTMEM_DCACHE_AUTOLOAD_DONE_S  1
+/* EXTMEM_DCACHE_AUTOLOAD_ENA : R/W ;bitpos:[0] ;default: 1'h0 ; */
+/*description: The bit is used to enable and disable autoload operation on L1-DCache.  1: enabl
+e, 0: disable..*/
+#define EXTMEM_DCACHE_AUTOLOAD_ENA    (BIT(0))
+#define EXTMEM_DCACHE_AUTOLOAD_ENA_M  (BIT(0))
+#define EXTMEM_DCACHE_AUTOLOAD_ENA_V  0x1
+#define EXTMEM_DCACHE_AUTOLOAD_ENA_S  0
+
+#define EXTMEM_DCACHE_AUTOLOAD_SCT0_ADDR_REG          (DR_REG_EXTMEM_BASE + 0x138)
+/* EXTMEM_DCACHE_AUTOLOAD_SCT0_ADDR : R/W ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: Those bits are used to configure the start virtual address of the first section
+for autoload operation on L1-DCache. Note that it should be used together with L
+1_DCACHE_AUTOLOAD_SCT0_SIZE and L1_DCACHE_AUTOLOAD_SCT0_ENA..*/
+#define EXTMEM_DCACHE_AUTOLOAD_SCT0_ADDR    0xFFFFFFFF
+#define EXTMEM_DCACHE_AUTOLOAD_SCT0_ADDR_M  ((EXTMEM_DCACHE_AUTOLOAD_SCT0_ADDR_V)<<(EXTMEM_DCACHE_AUTOLOAD_SCT0_ADDR_S))
+#define EXTMEM_DCACHE_AUTOLOAD_SCT0_ADDR_V  0xFFFFFFFF
+#define EXTMEM_DCACHE_AUTOLOAD_SCT0_ADDR_S  0
+
+#define EXTMEM_DCACHE_AUTOLOAD_SCT0_SIZE_REG          (DR_REG_EXTMEM_BASE + 0x13C)
+/* EXTMEM_DCACHE_AUTOLOAD_SCT0_SIZE : R/W ;bitpos:[27:0] ;default: 28'h0 ; */
+/*description: Those bits are used to configure the size of the first section for autoload oper
+ation on L1-DCache. Note that it should be used together with L1_DCACHE_AUTOLOAD
+_SCT0_ADDR and L1_DCACHE_AUTOLOAD_SCT0_ENA..*/
+#define EXTMEM_DCACHE_AUTOLOAD_SCT0_SIZE    0x0FFFFFFF
+#define EXTMEM_DCACHE_AUTOLOAD_SCT0_SIZE_M  ((EXTMEM_DCACHE_AUTOLOAD_SCT0_SIZE_V)<<(EXTMEM_DCACHE_AUTOLOAD_SCT0_SIZE_S))
+#define EXTMEM_DCACHE_AUTOLOAD_SCT0_SIZE_V  0xFFFFFFF
+#define EXTMEM_DCACHE_AUTOLOAD_SCT0_SIZE_S  0
+
+#define EXTMEM_DCACHE_AUTOLOAD_SCT1_ADDR_REG          (DR_REG_EXTMEM_BASE + 0x140)
+/* EXTMEM_DCACHE_AUTOLOAD_SCT1_ADDR : R/W ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: Those bits are used to configure the start virtual address of the second section
+ for autoload operation on L1-DCache. Note that it should be used together with
+L1_DCACHE_AUTOLOAD_SCT1_SIZE and L1_DCACHE_AUTOLOAD_SCT1_ENA..*/
+#define EXTMEM_DCACHE_AUTOLOAD_SCT1_ADDR    0xFFFFFFFF
+#define EXTMEM_DCACHE_AUTOLOAD_SCT1_ADDR_M  ((EXTMEM_DCACHE_AUTOLOAD_SCT1_ADDR_V)<<(EXTMEM_DCACHE_AUTOLOAD_SCT1_ADDR_S))
+#define EXTMEM_DCACHE_AUTOLOAD_SCT1_ADDR_V  0xFFFFFFFF
+#define EXTMEM_DCACHE_AUTOLOAD_SCT1_ADDR_S  0
+
+#define EXTMEM_DCACHE_AUTOLOAD_SCT1_SIZE_REG          (DR_REG_EXTMEM_BASE + 0x144)
+/* EXTMEM_DCACHE_AUTOLOAD_SCT1_SIZE : R/W ;bitpos:[27:0] ;default: 28'h0 ; */
+/*description: Those bits are used to configure the size of the second section for autoload ope
+ration on L1-DCache. Note that it should be used together with L1_DCACHE_AUTOLOA
+D_SCT1_ADDR and L1_DCACHE_AUTOLOAD_SCT1_ENA..*/
+#define EXTMEM_DCACHE_AUTOLOAD_SCT1_SIZE    0x0FFFFFFF
+#define EXTMEM_DCACHE_AUTOLOAD_SCT1_SIZE_M  ((EXTMEM_DCACHE_AUTOLOAD_SCT1_SIZE_V)<<(EXTMEM_DCACHE_AUTOLOAD_SCT1_SIZE_S))
+#define EXTMEM_DCACHE_AUTOLOAD_SCT1_SIZE_V  0xFFFFFFF
+#define EXTMEM_DCACHE_AUTOLOAD_SCT1_SIZE_S  0
+
+#define EXTMEM_CACHE_ACS_CNT_INT_ENA_REG          (DR_REG_EXTMEM_BASE + 0x158)
+/* EXTMEM_DBUS1_OVF_INT_ENA : R/W ;bitpos:[5] ;default: 1'b0 ; */
+/*description: The bit is used to enable interrupt of one of counters overflow that occurs in L
+1-DCache due to bus1 accesses L1-DCache..*/
+#define EXTMEM_DBUS1_OVF_INT_ENA    (BIT(5))
+#define EXTMEM_DBUS1_OVF_INT_ENA_M  (BIT(5))
+#define EXTMEM_DBUS1_OVF_INT_ENA_V  0x1
+#define EXTMEM_DBUS1_OVF_INT_ENA_S  5
+/* EXTMEM_DBUS0_OVF_INT_ENA : R/W ;bitpos:[4] ;default: 1'b0 ; */
+/*description: The bit is used to enable interrupt of one of counters overflow that occurs in L
+1-DCache due to bus0 accesses L1-DCache..*/
+#define EXTMEM_DBUS0_OVF_INT_ENA    (BIT(4))
+#define EXTMEM_DBUS0_OVF_INT_ENA_M  (BIT(4))
+#define EXTMEM_DBUS0_OVF_INT_ENA_V  0x1
+#define EXTMEM_DBUS0_OVF_INT_ENA_S  4
+
+#define EXTMEM_CACHE_ACS_CNT_INT_CLR_REG          (DR_REG_EXTMEM_BASE + 0x15C)
+/* EXTMEM_DBUS1_OVF_INT_CLR : WT ;bitpos:[5] ;default: 1'b0 ; */
+/*description: The bit is used to clear counters overflow interrupt and counters in L1-DCache d
+ue to bus1 accesses L1-DCache..*/
+#define EXTMEM_DBUS1_OVF_INT_CLR    (BIT(5))
+#define EXTMEM_DBUS1_OVF_INT_CLR_M  (BIT(5))
+#define EXTMEM_DBUS1_OVF_INT_CLR_V  0x1
+#define EXTMEM_DBUS1_OVF_INT_CLR_S  5
+/* EXTMEM_DBUS0_OVF_INT_CLR : WT ;bitpos:[4] ;default: 1'b0 ; */
+/*description: The bit is used to clear counters overflow interrupt and counters in L1-DCache d
+ue to bus0 accesses L1-DCache..*/
+#define EXTMEM_DBUS0_OVF_INT_CLR    (BIT(4))
+#define EXTMEM_DBUS0_OVF_INT_CLR_M  (BIT(4))
+#define EXTMEM_DBUS0_OVF_INT_CLR_V  0x1
+#define EXTMEM_DBUS0_OVF_INT_CLR_S  4
+
+#define EXTMEM_CACHE_ACS_CNT_INT_RAW_REG          (DR_REG_EXTMEM_BASE + 0x160)
+/* EXTMEM_DBUS1_OVF_INT_RAW : R/WTC/SS ;bitpos:[5] ;default: 1'b0 ; */
+/*description: The raw bit of the interrupt of one of counters overflow that occurs in L1-DCach
+e due to bus1 accesses L1-DCache..*/
+#define EXTMEM_DBUS1_OVF_INT_RAW    (BIT(5))
+#define EXTMEM_DBUS1_OVF_INT_RAW_M  (BIT(5))
+#define EXTMEM_DBUS1_OVF_INT_RAW_V  0x1
+#define EXTMEM_DBUS1_OVF_INT_RAW_S  5
+/* EXTMEM_DBUS0_OVF_INT_RAW : R/WTC/SS ;bitpos:[4] ;default: 1'b0 ; */
+/*description: The raw bit of the interrupt of one of counters overflow that occurs in L1-DCach
+e due to bus0 accesses L1-DCache..*/
+#define EXTMEM_DBUS0_OVF_INT_RAW    (BIT(4))
+#define EXTMEM_DBUS0_OVF_INT_RAW_M  (BIT(4))
+#define EXTMEM_DBUS0_OVF_INT_RAW_V  0x1
+#define EXTMEM_DBUS0_OVF_INT_RAW_S  4
+
+#define EXTMEM_CACHE_ACS_CNT_INT_ST_REG          (DR_REG_EXTMEM_BASE + 0x164)
+/* EXTMEM_DBUS1_OVF_INT_ST : RO ;bitpos:[5] ;default: 1'b0 ; */
+/*description: The bit indicates the interrupt status of one of counters overflow that occurs i
+n L1-DCache due to bus1 accesses L1-DCache..*/
+#define EXTMEM_DBUS1_OVF_INT_ST    (BIT(5))
+#define EXTMEM_DBUS1_OVF_INT_ST_M  (BIT(5))
+#define EXTMEM_DBUS1_OVF_INT_ST_V  0x1
+#define EXTMEM_DBUS1_OVF_INT_ST_S  5
+/* EXTMEM_DBUS0_OVF_INT_ST : RO ;bitpos:[4] ;default: 1'b0 ; */
+/*description: The bit indicates the interrupt status of one of counters overflow that occurs i
+n L1-DCache due to bus0 accesses L1-DCache..*/
+#define EXTMEM_DBUS0_OVF_INT_ST    (BIT(4))
+#define EXTMEM_DBUS0_OVF_INT_ST_M  (BIT(4))
+#define EXTMEM_DBUS0_OVF_INT_ST_V  0x1
+#define EXTMEM_DBUS0_OVF_INT_ST_S  4
+
+#define EXTMEM_CACHE_ACS_FAIL_INT_ENA_REG          (DR_REG_EXTMEM_BASE + 0x168)
+/* EXTMEM_DCACHE_FAIL_INT_ENA : R/W ;bitpos:[4] ;default: 1'b0 ; */
+/*description: The bit is used to enable interrupt of access fail that occurs in L1-DCache due
+to cpu accesses L1-DCache..*/
+#define EXTMEM_DCACHE_FAIL_INT_ENA    (BIT(4))
+#define EXTMEM_DCACHE_FAIL_INT_ENA_M  (BIT(4))
+#define EXTMEM_DCACHE_FAIL_INT_ENA_V  0x1
+#define EXTMEM_DCACHE_FAIL_INT_ENA_S  4
+
+#define EXTMEM_CACHE_ACS_FAIL_INT_CLR_REG          (DR_REG_EXTMEM_BASE + 0x16C)
+/* EXTMEM_DCACHE_FAIL_INT_CLR : WT ;bitpos:[4] ;default: 1'b0 ; */
+/*description: The bit is used to clear interrupt of access fail that occurs in L1-DCache due t
+o cpu accesses L1-DCache..*/
+#define EXTMEM_DCACHE_FAIL_INT_CLR    (BIT(4))
+#define EXTMEM_DCACHE_FAIL_INT_CLR_M  (BIT(4))
+#define EXTMEM_DCACHE_FAIL_INT_CLR_V  0x1
+#define EXTMEM_DCACHE_FAIL_INT_CLR_S  4
+
+#define EXTMEM_CACHE_ACS_FAIL_INT_RAW_REG          (DR_REG_EXTMEM_BASE + 0x170)
+/* EXTMEM_DCACHE_FAIL_INT_RAW : R/WTC/SS ;bitpos:[4] ;default: 1'b0 ; */
+/*description: The raw bit of the interrupt of access fail that occurs in L1-DCache..*/
+#define EXTMEM_DCACHE_FAIL_INT_RAW    (BIT(4))
+#define EXTMEM_DCACHE_FAIL_INT_RAW_M  (BIT(4))
+#define EXTMEM_DCACHE_FAIL_INT_RAW_V  0x1
+#define EXTMEM_DCACHE_FAIL_INT_RAW_S  4
+
+#define EXTMEM_CACHE_ACS_FAIL_INT_ST_REG          (DR_REG_EXTMEM_BASE + 0x174)
+/* EXTMEM_DCACHE_FAIL_INT_ST : RO ;bitpos:[4] ;default: 1'b0 ; */
+/*description: The bit indicates the interrupt status of access fail that occurs in L1-DCache d
+ue to cpu accesses L1-DCache..*/
+#define EXTMEM_DCACHE_FAIL_INT_ST    (BIT(4))
+#define EXTMEM_DCACHE_FAIL_INT_ST_M  (BIT(4))
+#define EXTMEM_DCACHE_FAIL_INT_ST_V  0x1
+#define EXTMEM_DCACHE_FAIL_INT_ST_S  4
+
+#define EXTMEM_CACHE_ACS_CNT_CTRL_REG          (DR_REG_EXTMEM_BASE + 0x178)
+/* EXTMEM_DBUS1_CNT_CLR : WT ;bitpos:[21] ;default: 1'b0 ; */
+/*description: The bit is used to clear dbus1 counter in L1-DCache..*/
+#define EXTMEM_DBUS1_CNT_CLR    (BIT(21))
+#define EXTMEM_DBUS1_CNT_CLR_M  (BIT(21))
+#define EXTMEM_DBUS1_CNT_CLR_V  0x1
+#define EXTMEM_DBUS1_CNT_CLR_S  21
+/* EXTMEM_DBUS0_CNT_CLR : WT ;bitpos:[20] ;default: 1'b0 ; */
+/*description: The bit is used to clear dbus0 counter in L1-DCache..*/
+#define EXTMEM_DBUS0_CNT_CLR    (BIT(20))
+#define EXTMEM_DBUS0_CNT_CLR_M  (BIT(20))
+#define EXTMEM_DBUS0_CNT_CLR_V  0x1
+#define EXTMEM_DBUS0_CNT_CLR_S  20
+/* EXTMEM_DBUS1_CNT_ENA : R/W ;bitpos:[5] ;default: 1'b0 ; */
+/*description: The bit is used to enable dbus1 counter in L1-DCache..*/
+#define EXTMEM_DBUS1_CNT_ENA    (BIT(5))
+#define EXTMEM_DBUS1_CNT_ENA_M  (BIT(5))
+#define EXTMEM_DBUS1_CNT_ENA_V  0x1
+#define EXTMEM_DBUS1_CNT_ENA_S  5
+/* EXTMEM_DBUS0_CNT_ENA : R/W ;bitpos:[4] ;default: 1'b0 ; */
+/*description: The bit is used to enable dbus0 counter in L1-DCache..*/
+#define EXTMEM_DBUS0_CNT_ENA    (BIT(4))
+#define EXTMEM_DBUS0_CNT_ENA_M  (BIT(4))
+#define EXTMEM_DBUS0_CNT_ENA_V  0x1
+#define EXTMEM_DBUS0_CNT_ENA_S  4
+
+#define EXTMEM_DBUS0_ACS_HIT_CNT_REG          (DR_REG_EXTMEM_BASE + 0x1BC)
+/* EXTMEM_DBUS0_HIT_CNT : RO ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: The register records the number of hits when bus0 accesses L1-DCache..*/
+#define EXTMEM_DBUS0_HIT_CNT    0xFFFFFFFF
+#define EXTMEM_DBUS0_HIT_CNT_M  ((EXTMEM_DBUS0_HIT_CNT_V)<<(EXTMEM_DBUS0_HIT_CNT_S))
+#define EXTMEM_DBUS0_HIT_CNT_V  0xFFFFFFFF
+#define EXTMEM_DBUS0_HIT_CNT_S  0
+
+#define EXTMEM_DBUS0_ACS_MISS_CNT_REG          (DR_REG_EXTMEM_BASE + 0x1C0)
+/* EXTMEM_DBUS0_MISS_CNT : RO ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: The register records the number of missing when bus0 accesses L1-DCache..*/
+#define EXTMEM_DBUS0_MISS_CNT    0xFFFFFFFF
+#define EXTMEM_DBUS0_MISS_CNT_M  ((EXTMEM_DBUS0_MISS_CNT_V)<<(EXTMEM_DBUS0_MISS_CNT_S))
+#define EXTMEM_DBUS0_MISS_CNT_V  0xFFFFFFFF
+#define EXTMEM_DBUS0_MISS_CNT_S  0
+
+#define EXTMEM_DBUS0_ACS_CONFLICT_CNT_REG          (DR_REG_EXTMEM_BASE + 0x1C4)
+/* EXTMEM_DBUS0_CONFLICT_CNT : RO ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: The register records the number of access-conflicts when bus0 accesses L1-DCache
+..*/
+#define EXTMEM_DBUS0_CONFLICT_CNT    0xFFFFFFFF
+#define EXTMEM_DBUS0_CONFLICT_CNT_M  ((EXTMEM_DBUS0_CONFLICT_CNT_V)<<(EXTMEM_DBUS0_CONFLICT_CNT_S))
+#define EXTMEM_DBUS0_CONFLICT_CNT_V  0xFFFFFFFF
+#define EXTMEM_DBUS0_CONFLICT_CNT_S  0
+
+#define EXTMEM_DBUS0_ACS_NXTLVL_CNT_REG          (DR_REG_EXTMEM_BASE + 0x1C8)
+/* EXTMEM_DBUS0_NXTLVL_CNT : RO ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: The register records the number of times that L1-DCache accesses L2-Cache due to
+ bus0 accessing L1-DCache..*/
+#define EXTMEM_DBUS0_NXTLVL_CNT    0xFFFFFFFF
+#define EXTMEM_DBUS0_NXTLVL_CNT_M  ((EXTMEM_DBUS0_NXTLVL_CNT_V)<<(EXTMEM_DBUS0_NXTLVL_CNT_S))
+#define EXTMEM_DBUS0_NXTLVL_CNT_V  0xFFFFFFFF
+#define EXTMEM_DBUS0_NXTLVL_CNT_S  0
+
+#define EXTMEM_DBUS1_ACS_HIT_CNT_REG          (DR_REG_EXTMEM_BASE + 0x1CC)
+/* EXTMEM_DBUS1_HIT_CNT : RO ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: The register records the number of hits when bus1 accesses L1-DCache..*/
+#define EXTMEM_DBUS1_HIT_CNT    0xFFFFFFFF
+#define EXTMEM_DBUS1_HIT_CNT_M  ((EXTMEM_DBUS1_HIT_CNT_V)<<(EXTMEM_DBUS1_HIT_CNT_S))
+#define EXTMEM_DBUS1_HIT_CNT_V  0xFFFFFFFF
+#define EXTMEM_DBUS1_HIT_CNT_S  0
+
+#define EXTMEM_DBUS1_ACS_MISS_CNT_REG          (DR_REG_EXTMEM_BASE + 0x1D0)
+/* EXTMEM_DBUS1_MISS_CNT : RO ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: The register records the number of missing when bus1 accesses L1-DCache..*/
+#define EXTMEM_DBUS1_MISS_CNT    0xFFFFFFFF
+#define EXTMEM_DBUS1_MISS_CNT_M  ((EXTMEM_DBUS1_MISS_CNT_V)<<(EXTMEM_DBUS1_MISS_CNT_S))
+#define EXTMEM_DBUS1_MISS_CNT_V  0xFFFFFFFF
+#define EXTMEM_DBUS1_MISS_CNT_S  0
+
+#define EXTMEM_DBUS1_ACS_CONFLICT_CNT_REG          (DR_REG_EXTMEM_BASE + 0x1D4)
+/* EXTMEM_DBUS1_CONFLICT_CNT : RO ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: The register records the number of access-conflicts when bus1 accesses L1-DCache
+..*/
+#define EXTMEM_DBUS1_CONFLICT_CNT    0xFFFFFFFF
+#define EXTMEM_DBUS1_CONFLICT_CNT_M  ((EXTMEM_DBUS1_CONFLICT_CNT_V)<<(EXTMEM_DBUS1_CONFLICT_CNT_S))
+#define EXTMEM_DBUS1_CONFLICT_CNT_V  0xFFFFFFFF
+#define EXTMEM_DBUS1_CONFLICT_CNT_S  0
+
+#define EXTMEM_DBUS1_ACS_NXTLVL_CNT_REG          (DR_REG_EXTMEM_BASE + 0x1D8)
+/* EXTMEM_DBUS1_NXTLVL_CNT : RO ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: The register records the number of times that L1-DCache accesses L2-Cache due to
+ bus1 accessing L1-DCache..*/
+#define EXTMEM_DBUS1_NXTLVL_CNT    0xFFFFFFFF
+#define EXTMEM_DBUS1_NXTLVL_CNT_M  ((EXTMEM_DBUS1_NXTLVL_CNT_V)<<(EXTMEM_DBUS1_NXTLVL_CNT_S))
+#define EXTMEM_DBUS1_NXTLVL_CNT_V  0xFFFFFFFF
+#define EXTMEM_DBUS1_NXTLVL_CNT_S  0
+
+#define EXTMEM_ICACHE0_ACS_FAIL_ID_ATTR_REG          (DR_REG_EXTMEM_BASE + 0x1FC)
+/* EXTMEM_ICACHE0_FAIL_ATTR : RO ;bitpos:[31:16] ;default: 16'h0 ; */
+/*description: The register records the attribution of fail-access when cache0 accesses L1-ICac
+he..*/
+#define EXTMEM_ICACHE0_FAIL_ATTR    0x0000FFFF
+#define EXTMEM_ICACHE0_FAIL_ATTR_M  ((EXTMEM_ICACHE0_FAIL_ATTR_V)<<(EXTMEM_ICACHE0_FAIL_ATTR_S))
+#define EXTMEM_ICACHE0_FAIL_ATTR_V  0xFFFF
+#define EXTMEM_ICACHE0_FAIL_ATTR_S  16
+/* EXTMEM_ICACHE0_FAIL_ID : RO ;bitpos:[15:0] ;default: 16'h0 ; */
+/*description: The register records the ID of fail-access when cache0 accesses L1-ICache..*/
+#define EXTMEM_ICACHE0_FAIL_ID    0x0000FFFF
+#define EXTMEM_ICACHE0_FAIL_ID_M  ((EXTMEM_ICACHE0_FAIL_ID_V)<<(EXTMEM_ICACHE0_FAIL_ID_S))
+#define EXTMEM_ICACHE0_FAIL_ID_V  0xFFFF
+#define EXTMEM_ICACHE0_FAIL_ID_S  0
+
+#define EXTMEM_ICACHE0_ACS_FAIL_ADDR_REG          (DR_REG_EXTMEM_BASE + 0x200)
+/* EXTMEM_ICACHE0_FAIL_ADDR : RO ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: The register records the address of fail-access when cache0 accesses L1-ICache..*/
+#define EXTMEM_ICACHE0_FAIL_ADDR    0xFFFFFFFF
+#define EXTMEM_ICACHE0_FAIL_ADDR_M  ((EXTMEM_ICACHE0_FAIL_ADDR_V)<<(EXTMEM_ICACHE0_FAIL_ADDR_S))
+#define EXTMEM_ICACHE0_FAIL_ADDR_V  0xFFFFFFFF
+#define EXTMEM_ICACHE0_FAIL_ADDR_S  0
+
+#define EXTMEM_ICACHE1_ACS_FAIL_ID_ATTR_REG          (DR_REG_EXTMEM_BASE + 0x204)
+/* EXTMEM_ICACHE1_FAIL_ATTR : RO ;bitpos:[31:16] ;default: 16'h0 ; */
+/*description: The register records the attribution of fail-access when cache1 accesses L1-ICac
+he..*/
+#define EXTMEM_ICACHE1_FAIL_ATTR    0x0000FFFF
+#define EXTMEM_ICACHE1_FAIL_ATTR_M  ((EXTMEM_ICACHE1_FAIL_ATTR_V)<<(EXTMEM_ICACHE1_FAIL_ATTR_S))
+#define EXTMEM_ICACHE1_FAIL_ATTR_V  0xFFFF
+#define EXTMEM_ICACHE1_FAIL_ATTR_S  16
+/* EXTMEM_ICACHE1_FAIL_ID : RO ;bitpos:[15:0] ;default: 16'h0 ; */
+/*description: The register records the ID of fail-access when cache1 accesses L1-ICache..*/
+#define EXTMEM_ICACHE1_FAIL_ID    0x0000FFFF
+#define EXTMEM_ICACHE1_FAIL_ID_M  ((EXTMEM_ICACHE1_FAIL_ID_V)<<(EXTMEM_ICACHE1_FAIL_ID_S))
+#define EXTMEM_ICACHE1_FAIL_ID_V  0xFFFF
+#define EXTMEM_ICACHE1_FAIL_ID_S  0
+
+#define EXTMEM_ICACHE1_ACS_FAIL_ADDR_REG          (DR_REG_EXTMEM_BASE + 0x208)
+/* EXTMEM_ICACHE1_FAIL_ADDR : RO ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: The register records the address of fail-access when cache1 accesses L1-ICache..*/
+#define EXTMEM_ICACHE1_FAIL_ADDR    0xFFFFFFFF
+#define EXTMEM_ICACHE1_FAIL_ADDR_M  ((EXTMEM_ICACHE1_FAIL_ADDR_V)<<(EXTMEM_ICACHE1_FAIL_ADDR_S))
+#define EXTMEM_ICACHE1_FAIL_ADDR_V  0xFFFFFFFF
+#define EXTMEM_ICACHE1_FAIL_ADDR_S  0
+
+#define EXTMEM_DCACHE_ACS_FAIL_ID_ATTR_REG          (DR_REG_EXTMEM_BASE + 0x21C)
+/* EXTMEM_DCACHE_FAIL_ATTR : RO ;bitpos:[31:16] ;default: 16'h0 ; */
+/*description: The register records the attribution of fail-access when cache accesses L1-DCach
+e..*/
+#define EXTMEM_DCACHE_FAIL_ATTR    0x0000FFFF
+#define EXTMEM_DCACHE_FAIL_ATTR_M  ((EXTMEM_DCACHE_FAIL_ATTR_V)<<(EXTMEM_DCACHE_FAIL_ATTR_S))
+#define EXTMEM_DCACHE_FAIL_ATTR_V  0xFFFF
+#define EXTMEM_DCACHE_FAIL_ATTR_S  16
+/* EXTMEM_DCACHE_FAIL_ID : RO ;bitpos:[15:0] ;default: 16'h0 ; */
+/*description: The register records the ID of fail-access when cache accesses L1-DCache..*/
+#define EXTMEM_DCACHE_FAIL_ID    0x0000FFFF
+#define EXTMEM_DCACHE_FAIL_ID_M  ((EXTMEM_DCACHE_FAIL_ID_V)<<(EXTMEM_DCACHE_FAIL_ID_S))
+#define EXTMEM_DCACHE_FAIL_ID_V  0xFFFF
+#define EXTMEM_DCACHE_FAIL_ID_S  0
+
+#define EXTMEM_DCACHE_ACS_FAIL_ADDR_REG          (DR_REG_EXTMEM_BASE + 0x220)
+/* EXTMEM_DCACHE_FAIL_ADDR : RO ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: The register records the address of fail-access when cache accesses L1-DCache..*/
+#define EXTMEM_DCACHE_FAIL_ADDR    0xFFFFFFFF
+#define EXTMEM_DCACHE_FAIL_ADDR_M  ((EXTMEM_DCACHE_FAIL_ADDR_V)<<(EXTMEM_DCACHE_FAIL_ADDR_S))
+#define EXTMEM_DCACHE_FAIL_ADDR_V  0xFFFFFFFF
+#define EXTMEM_DCACHE_FAIL_ADDR_S  0
+
+#define EXTMEM_CACHE_SYNC_PRELOAD_INT_ENA_REG          (DR_REG_EXTMEM_BASE + 0x224)
+/* EXTMEM_CACHE_SYNC_ERR_INT_ENA : R/W ;bitpos:[13] ;default: 1'b0 ; */
+/*description: The bit is used to enable interrupt of Cache sync-operation error..*/
+#define EXTMEM_CACHE_SYNC_ERR_INT_ENA    (BIT(13))
+#define EXTMEM_CACHE_SYNC_ERR_INT_ENA_M  (BIT(13))
+#define EXTMEM_CACHE_SYNC_ERR_INT_ENA_V  0x1
+#define EXTMEM_CACHE_SYNC_ERR_INT_ENA_S  13
+/* EXTMEM_DCACHE_PLD_ERR_INT_ENA : R/W ;bitpos:[11] ;default: 1'b0 ; */
+/*description: The bit is used to enable interrupt of L1-DCache preload-operation error..*/
+#define EXTMEM_DCACHE_PLD_ERR_INT_ENA    (BIT(11))
+#define EXTMEM_DCACHE_PLD_ERR_INT_ENA_M  (BIT(11))
+#define EXTMEM_DCACHE_PLD_ERR_INT_ENA_V  0x1
+#define EXTMEM_DCACHE_PLD_ERR_INT_ENA_S  11
+/* EXTMEM_CACHE_SYNC_DONE_INT_ENA : R/W ;bitpos:[6] ;default: 1'b0 ; */
+/*description: The bit is used to enable interrupt of Cache sync-operation done..*/
+#define EXTMEM_CACHE_SYNC_DONE_INT_ENA    (BIT(6))
+#define EXTMEM_CACHE_SYNC_DONE_INT_ENA_M  (BIT(6))
+#define EXTMEM_CACHE_SYNC_DONE_INT_ENA_V  0x1
+#define EXTMEM_CACHE_SYNC_DONE_INT_ENA_S  6
+/* EXTMEM_DCACHE_PLD_DONE_INT_ENA : R/W ;bitpos:[4] ;default: 1'b0 ; */
+/*description: The bit is used to enable interrupt of L1-DCache preload-operation. If preload o
+peration is done, interrupt occurs..*/
+#define EXTMEM_DCACHE_PLD_DONE_INT_ENA    (BIT(4))
+#define EXTMEM_DCACHE_PLD_DONE_INT_ENA_M  (BIT(4))
+#define EXTMEM_DCACHE_PLD_DONE_INT_ENA_V  0x1
+#define EXTMEM_DCACHE_PLD_DONE_INT_ENA_S  4
+
+#define EXTMEM_CACHE_SYNC_PRELOAD_INT_CLR_REG          (DR_REG_EXTMEM_BASE + 0x228)
+/* EXTMEM_CACHE_SYNC_ERR_INT_CLR : WT ;bitpos:[13] ;default: 1'b0 ; */
+/*description: The bit is used to clear interrupt of Cache sync-operation error..*/
+#define EXTMEM_CACHE_SYNC_ERR_INT_CLR    (BIT(13))
+#define EXTMEM_CACHE_SYNC_ERR_INT_CLR_M  (BIT(13))
+#define EXTMEM_CACHE_SYNC_ERR_INT_CLR_V  0x1
+#define EXTMEM_CACHE_SYNC_ERR_INT_CLR_S  13
+/* EXTMEM_DCACHE_PLD_ERR_INT_CLR : WT ;bitpos:[11] ;default: 1'b0 ; */
+/*description: The bit is used to clear interrupt of L1-DCache preload-operation error..*/
+#define EXTMEM_DCACHE_PLD_ERR_INT_CLR    (BIT(11))
+#define EXTMEM_DCACHE_PLD_ERR_INT_CLR_M  (BIT(11))
+#define EXTMEM_DCACHE_PLD_ERR_INT_CLR_V  0x1
+#define EXTMEM_DCACHE_PLD_ERR_INT_CLR_S  11
+/* EXTMEM_CACHE_SYNC_DONE_INT_CLR : WT ;bitpos:[6] ;default: 1'b0 ; */
+/*description: The bit is used to clear interrupt that occurs only when Cache sync-operation is
+ done..*/
+#define EXTMEM_CACHE_SYNC_DONE_INT_CLR    (BIT(6))
+#define EXTMEM_CACHE_SYNC_DONE_INT_CLR_M  (BIT(6))
+#define EXTMEM_CACHE_SYNC_DONE_INT_CLR_V  0x1
+#define EXTMEM_CACHE_SYNC_DONE_INT_CLR_S  6
+/* EXTMEM_DCACHE_PLD_DONE_INT_CLR : WT ;bitpos:[4] ;default: 1'b0 ; */
+/*description: The bit is used to clear interrupt that occurs only when L1-DCache preload-opera
+tion is done..*/
+#define EXTMEM_DCACHE_PLD_DONE_INT_CLR    (BIT(4))
+#define EXTMEM_DCACHE_PLD_DONE_INT_CLR_M  (BIT(4))
+#define EXTMEM_DCACHE_PLD_DONE_INT_CLR_V  0x1
+#define EXTMEM_DCACHE_PLD_DONE_INT_CLR_S  4
+
+#define EXTMEM_CACHE_SYNC_PRELOAD_INT_RAW_REG          (DR_REG_EXTMEM_BASE + 0x22C)
+/* EXTMEM_CACHE_SYNC_ERR_INT_RAW : R/WTC/SS ;bitpos:[13] ;default: 1'b0 ; */
+/*description: The raw bit of the interrupt that occurs only when Cache sync-operation error oc
+curs..*/
+#define EXTMEM_CACHE_SYNC_ERR_INT_RAW    (BIT(13))
+#define EXTMEM_CACHE_SYNC_ERR_INT_RAW_M  (BIT(13))
+#define EXTMEM_CACHE_SYNC_ERR_INT_RAW_V  0x1
+#define EXTMEM_CACHE_SYNC_ERR_INT_RAW_S  13
+/* EXTMEM_DCACHE_PLD_ERR_INT_RAW : R/WTC/SS ;bitpos:[11] ;default: 1'b0 ; */
+/*description: The raw bit of the interrupt that occurs only when L1-DCache preload-operation e
+rror occurs..*/
+#define EXTMEM_DCACHE_PLD_ERR_INT_RAW    (BIT(11))
+#define EXTMEM_DCACHE_PLD_ERR_INT_RAW_M  (BIT(11))
+#define EXTMEM_DCACHE_PLD_ERR_INT_RAW_V  0x1
+#define EXTMEM_DCACHE_PLD_ERR_INT_RAW_S  11
+/* EXTMEM_CACHE_SYNC_DONE_INT_RAW : R/WTC/SS ;bitpos:[6] ;default: 1'b0 ; */
+/*description: The raw bit of the interrupt that occurs only when Cache sync-operation is done..*/
+#define EXTMEM_CACHE_SYNC_DONE_INT_RAW    (BIT(6))
+#define EXTMEM_CACHE_SYNC_DONE_INT_RAW_M  (BIT(6))
+#define EXTMEM_CACHE_SYNC_DONE_INT_RAW_V  0x1
+#define EXTMEM_CACHE_SYNC_DONE_INT_RAW_S  6
+/* EXTMEM_DCACHE_PLD_DONE_INT_RAW : R/WTC/SS ;bitpos:[4] ;default: 1'b0 ; */
+/*description: The raw bit of the interrupt that occurs only when L1-DCache preload-operation i
+s done..*/
+#define EXTMEM_DCACHE_PLD_DONE_INT_RAW    (BIT(4))
+#define EXTMEM_DCACHE_PLD_DONE_INT_RAW_M  (BIT(4))
+#define EXTMEM_DCACHE_PLD_DONE_INT_RAW_V  0x1
+#define EXTMEM_DCACHE_PLD_DONE_INT_RAW_S  4
+
+#define EXTMEM_CACHE_SYNC_PRELOAD_INT_ST_REG          (DR_REG_EXTMEM_BASE + 0x230)
+/* EXTMEM_CACHE_SYNC_ERR_INT_ST : RO ;bitpos:[13] ;default: 1'b0 ; */
+/*description: The bit indicates the status of the interrupt of Cache sync-operation error..*/
+#define EXTMEM_CACHE_SYNC_ERR_INT_ST    (BIT(13))
+#define EXTMEM_CACHE_SYNC_ERR_INT_ST_M  (BIT(13))
+#define EXTMEM_CACHE_SYNC_ERR_INT_ST_V  0x1
+#define EXTMEM_CACHE_SYNC_ERR_INT_ST_S  13
+/* EXTMEM_DCACHE_PLD_ERR_INT_ST : RO ;bitpos:[11] ;default: 1'b0 ; */
+/*description: The bit indicates the status of the interrupt of L1-DCache preload-operation err
+or..*/
+#define EXTMEM_DCACHE_PLD_ERR_INT_ST    (BIT(11))
+#define EXTMEM_DCACHE_PLD_ERR_INT_ST_M  (BIT(11))
+#define EXTMEM_DCACHE_PLD_ERR_INT_ST_V  0x1
+#define EXTMEM_DCACHE_PLD_ERR_INT_ST_S  11
+/* EXTMEM_CACHE_SYNC_DONE_INT_ST : RO ;bitpos:[6] ;default: 1'b0 ; */
+/*description: The bit indicates the status of the interrupt that occurs only when Cache sync-o
+peration is done..*/
+#define EXTMEM_CACHE_SYNC_DONE_INT_ST    (BIT(6))
+#define EXTMEM_CACHE_SYNC_DONE_INT_ST_M  (BIT(6))
+#define EXTMEM_CACHE_SYNC_DONE_INT_ST_V  0x1
+#define EXTMEM_CACHE_SYNC_DONE_INT_ST_S  6
+/* EXTMEM_DCACHE_PLD_DONE_INT_ST : RO ;bitpos:[4] ;default: 1'b0 ; */
+/*description: The bit indicates the status of the interrupt that occurs only when L1-DCache pr
+eload-operation is done..*/
+#define EXTMEM_DCACHE_PLD_DONE_INT_ST    (BIT(4))
+#define EXTMEM_DCACHE_PLD_DONE_INT_ST_M  (BIT(4))
+#define EXTMEM_DCACHE_PLD_DONE_INT_ST_V  0x1
+#define EXTMEM_DCACHE_PLD_DONE_INT_ST_S  4
+
+#define EXTMEM_CACHE_SYNC_PRELOAD_EXCEPTION_REG          (DR_REG_EXTMEM_BASE + 0x234)
+/* EXTMEM_CACHE_SYNC_ERR_CODE : RO ;bitpos:[13:12] ;default: 2'h0 ; */
+/*description: The values 0-2 are available which means sync map, command conflict and size are
+ error in Cache System..*/
+#define EXTMEM_CACHE_SYNC_ERR_CODE    0x00000003
+#define EXTMEM_CACHE_SYNC_ERR_CODE_M  ((EXTMEM_CACHE_SYNC_ERR_CODE_V)<<(EXTMEM_CACHE_SYNC_ERR_CODE_S))
+#define EXTMEM_CACHE_SYNC_ERR_CODE_V  0x3
+#define EXTMEM_CACHE_SYNC_ERR_CODE_S  12
+/* EXTMEM_DCACHE_PLD_ERR_CODE : RO ;bitpos:[9:8] ;default: 2'h0 ; */
+/*description: The value 2 is Only available which means preload size is error in L1-DCache..*/
+#define EXTMEM_DCACHE_PLD_ERR_CODE    0x00000003
+#define EXTMEM_DCACHE_PLD_ERR_CODE_M  ((EXTMEM_DCACHE_PLD_ERR_CODE_V)<<(EXTMEM_DCACHE_PLD_ERR_CODE_S))
+#define EXTMEM_DCACHE_PLD_ERR_CODE_V  0x3
+#define EXTMEM_DCACHE_PLD_ERR_CODE_S  8
+
+#define EXTMEM_CACHE_SYNC_RST_CTRL_REG          (DR_REG_EXTMEM_BASE + 0x238)
+/* EXTMEM_DCACHE_SYNC_RST : R/W ;bitpos:[4] ;default: 1'b0 ; */
+/*description: set this bit to reset sync-logic inside L1-DCache. Recommend that this should on
+ly be used to initialize sync-logic when some fatal error of sync-logic occurs..*/
+#define EXTMEM_DCACHE_SYNC_RST    (BIT(4))
+#define EXTMEM_DCACHE_SYNC_RST_M  (BIT(4))
+#define EXTMEM_DCACHE_SYNC_RST_V  0x1
+#define EXTMEM_DCACHE_SYNC_RST_S  4
+
+#define EXTMEM_CACHE_PRELOAD_RST_CTRL_REG          (DR_REG_EXTMEM_BASE + 0x23C)
+/* EXTMEM_DCACHE_PLD_RST : R/W ;bitpos:[4] ;default: 1'b0 ; */
+/*description: set this bit to reset preload-logic inside L1-DCache. Recommend that this should
+ only be used to initialize preload-logic when some fatal error of preload-logic
+ occurs..*/
+#define EXTMEM_DCACHE_PLD_RST    (BIT(4))
+#define EXTMEM_DCACHE_PLD_RST_M  (BIT(4))
+#define EXTMEM_DCACHE_PLD_RST_V  0x1
+#define EXTMEM_DCACHE_PLD_RST_S  4
+
+#define EXTMEM_CACHE_AUTOLOAD_BUF_CLR_CTRL_REG          (DR_REG_EXTMEM_BASE + 0x240)
+/* EXTMEM_DCACHE_ALD_BUF_CLR : R/W ;bitpos:[4] ;default: 1'b0 ; */
+/*description: set this bit to clear autoload-buffer inside L1-DCache. If this bit is active, a
+utoload will not work in L1-DCache. This bit should not be active when autoload
+works in L1-DCache..*/
+#define EXTMEM_DCACHE_ALD_BUF_CLR    (BIT(4))
+#define EXTMEM_DCACHE_ALD_BUF_CLR_M  (BIT(4))
+#define EXTMEM_DCACHE_ALD_BUF_CLR_V  0x1
+#define EXTMEM_DCACHE_ALD_BUF_CLR_S  4
+
+#define EXTMEM_UNALLOCATE_BUFFER_CLEAR_REG          (DR_REG_EXTMEM_BASE + 0x244)
+/* EXTMEM_DCACHE_UNALLOC_CLR : R/W ;bitpos:[4] ;default: 1'b0 ; */
+/*description: The bit is used to clear the unallocate request buffer of l1 dcache where the un
+allocate request is responsed but not completed..*/
+#define EXTMEM_DCACHE_UNALLOC_CLR    (BIT(4))
+#define EXTMEM_DCACHE_UNALLOC_CLR_M  (BIT(4))
+#define EXTMEM_DCACHE_UNALLOC_CLR_V  0x1
+#define EXTMEM_DCACHE_UNALLOC_CLR_S  4
+
+#define EXTMEM_CACHE_OBJECT_CTRL_REG          (DR_REG_EXTMEM_BASE + 0x248)
+/* EXTMEM_DCACHE_MEM_OBJECT : R/W ;bitpos:[10] ;default: 1'b0 ; */
+/*description: Set this bit to set L1-DCache data memory as object. This bit should be onehot w
+ith the others fields inside this register..*/
+#define EXTMEM_DCACHE_MEM_OBJECT    (BIT(10))
+#define EXTMEM_DCACHE_MEM_OBJECT_M  (BIT(10))
+#define EXTMEM_DCACHE_MEM_OBJECT_V  0x1
+#define EXTMEM_DCACHE_MEM_OBJECT_S  10
+/* EXTMEM_DCACHE_TAG_OBJECT : R/W ;bitpos:[4] ;default: 1'b0 ; */
+/*description: Set this bit to set L1-DCache tag memory as object. This bit should be onehot wi
+th the others fields inside this register..*/
+#define EXTMEM_DCACHE_TAG_OBJECT    (BIT(4))
+#define EXTMEM_DCACHE_TAG_OBJECT_M  (BIT(4))
+#define EXTMEM_DCACHE_TAG_OBJECT_V  0x1
+#define EXTMEM_DCACHE_TAG_OBJECT_S  4
+
+#define EXTMEM_CACHE_WAY_OBJECT_REG          (DR_REG_EXTMEM_BASE + 0x24C)
+/* EXTMEM_CACHE_WAY_OBJECT : R/W ;bitpos:[2:0] ;default: 3'h0 ; */
+/*description: Set this bits to select which way of the tag-object will be accessed. 0: way0, 1
+: way1, 2: way2, 3: way3, ?, 7: way7..*/
+#define EXTMEM_CACHE_WAY_OBJECT    0x00000007
+#define EXTMEM_CACHE_WAY_OBJECT_M  ((EXTMEM_CACHE_WAY_OBJECT_V)<<(EXTMEM_CACHE_WAY_OBJECT_S))
+#define EXTMEM_CACHE_WAY_OBJECT_V  0x7
+#define EXTMEM_CACHE_WAY_OBJECT_S  0
+
+#define EXTMEM_CACHE_VADDR_REG          (DR_REG_EXTMEM_BASE + 0x250)
+/* EXTMEM_CACHE_VADDR : R/W ;bitpos:[31:0] ;default: 32'h40000000 ; */
+/*description: Those bits stores the virtual address which will decide where inside the specifi
+ed tag memory object will be accessed..*/
+#define EXTMEM_CACHE_VADDR    0xFFFFFFFF
+#define EXTMEM_CACHE_VADDR_M  ((EXTMEM_CACHE_VADDR_V)<<(EXTMEM_CACHE_VADDR_S))
+#define EXTMEM_CACHE_VADDR_V  0xFFFFFFFF
+#define EXTMEM_CACHE_VADDR_S  0
+
+#define EXTMEM_CACHE_DEBUG_BUS_REG          (DR_REG_EXTMEM_BASE + 0x254)
+/* EXTMEM_CACHE_DEBUG_BUS : R/W ;bitpos:[31:0] ;default: 32'h254 ; */
+/*description: This is a constant place where we can write data to or read data from the tag/da
+ta memory on the specified cache..*/
+#define EXTMEM_CACHE_DEBUG_BUS    0xFFFFFFFF
+#define EXTMEM_CACHE_DEBUG_BUS_M  ((EXTMEM_CACHE_DEBUG_BUS_V)<<(EXTMEM_CACHE_DEBUG_BUS_S))
+#define EXTMEM_CACHE_DEBUG_BUS_V  0xFFFFFFFF
+#define EXTMEM_CACHE_DEBUG_BUS_S  0
+
+#define EXTMEM_DATE_REG          (DR_REG_EXTMEM_BASE + 0x3FC)
+/* EXTMEM_DATE : R/W ;bitpos:[27:0] ;default: 28'h2202080 ; */
+/*description: version control register. Note that this default value stored is the latest date
+ when the hardware logic was updated..*/
+#define EXTMEM_DATE    0x0FFFFFFF
+#define EXTMEM_DATE_M  ((EXTMEM_DATE_V)<<(EXTMEM_DATE_S))
+#define EXTMEM_DATE_V  0xFFFFFFF
+#define EXTMEM_DATE_S  0
+
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/extmem_struct.h b/components/soc/esp32c6/include/soc/extmem_struct.h
new file mode 100644
index 0000000000..d309e09235
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/extmem_struct.h
@@ -0,0 +1,5747 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: Control and configuration registers */
+/** Type of l1_icache_ctrl register
+ *  L1 instruction Cache(L1-ICache) control register
+ */
+typedef union {
+    struct {
+        /** l1_icache_shut_ibus0 : HRO; bitpos: [0]; default: 0;
+         *  The bit is used to disable core0 ibus access L1-ICache, 0: enable, 1: disable
+         */
+        uint32_t l1_icache_shut_ibus0:1;
+        /** l1_icache_shut_ibus1 : HRO; bitpos: [1]; default: 0;
+         *  The bit is used to disable core1 ibus access L1-ICache, 0: enable, 1: disable
+         */
+        uint32_t l1_icache_shut_ibus1:1;
+        /** l1_icache_shut_ibus2 : HRO; bitpos: [2]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache_shut_ibus2:1;
+        /** l1_icache_shut_ibus3 : HRO; bitpos: [3]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache_shut_ibus3:1;
+        /** l1_icache_undef_op : HRO; bitpos: [7:4]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache_undef_op:4;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} extmem_l1_icache_ctrl_reg_t;
+
+/** Type of l1_cache_ctrl register
+ *  L1 data Cache(L1-Cache) control register
+ */
+typedef union {
+    struct {
+        /** l1_cache_shut_bus0 : R/W; bitpos: [0]; default: 0;
+         *  The bit is used to disable core0 dbus access L1-Cache, 0: enable, 1: disable
+         */
+        uint32_t l1_cache_shut_bus0:1;
+        /** l1_cache_shut_bus1 : R/W; bitpos: [1]; default: 0;
+         *  The bit is used to disable core1 dbus access L1-Cache, 0: enable, 1: disable
+         */
+        uint32_t l1_cache_shut_bus1:1;
+        /** l1_cache_shut_dbus2 : HRO; bitpos: [2]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_cache_shut_dbus2:1;
+        /** l1_cache_shut_dbus3 : HRO; bitpos: [3]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_cache_shut_dbus3:1;
+        /** l1_cache_shut_dma : HRO; bitpos: [4]; default: 0;
+         *  The bit is used to disable DMA access L1-Cache, 0: enable, 1: disable
+         */
+        uint32_t l1_cache_shut_dma:1;
+        uint32_t reserved_5:3;
+        /** l1_cache_undef_op : R/W; bitpos: [11:8]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_cache_undef_op:4;
+        uint32_t reserved_12:20;
+    };
+    uint32_t val;
+} extmem_l1_cache_ctrl_reg_t;
+
+/** Type of l2_cache_ctrl register
+ *  L2 Cache(L2-Cache) control register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:4;
+        /** l2_cache_shut_dma : HRO; bitpos: [4]; default: 0;
+         *  The bit is used to disable DMA access L2-Cache, 0: enable, 1: disable
+         */
+        uint32_t l2_cache_shut_dma:1;
+        /** l2_cache_undef_op : HRO; bitpos: [8:5]; default: 0;
+         *  Reserved
+         */
+        uint32_t l2_cache_undef_op:4;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} extmem_l2_cache_ctrl_reg_t;
+
+
+/** Group: Bypass Cache Control and configuration registers */
+/** Type of l1_bypass_cache_conf register
+ *  Bypass Cache configure register
+ */
+typedef union {
+    struct {
+        /** bypass_l1_icache0_en : HRO; bitpos: [0]; default: 0;
+         *  The bit is used to enable bypass L1-ICache0. 0: disable bypass, 1: enable bypass.
+         */
+        uint32_t bypass_l1_icache0_en:1;
+        /** bypass_l1_icache1_en : HRO; bitpos: [1]; default: 0;
+         *  The bit is used to enable bypass L1-ICache1. 0: disable bypass, 1: enable bypass.
+         */
+        uint32_t bypass_l1_icache1_en:1;
+        /** bypass_l1_icache2_en : HRO; bitpos: [2]; default: 0;
+         *  Reserved
+         */
+        uint32_t bypass_l1_icache2_en:1;
+        /** bypass_l1_icache3_en : HRO; bitpos: [3]; default: 0;
+         *  Reserved
+         */
+        uint32_t bypass_l1_icache3_en:1;
+        /** bypass_l1_dcache_en : HRO; bitpos: [4]; default: 0;
+         *  The bit is used to enable bypass L1-DCache. 0: disable bypass, 1: enable bypass.
+         */
+        uint32_t bypass_l1_dcache_en:1;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} extmem_l1_bypass_cache_conf_reg_t;
+
+/** Type of l2_bypass_cache_conf register
+ *  Bypass Cache configure register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:5;
+        /** bypass_l2_cache_en : HRO; bitpos: [5]; default: 0;
+         *  The bit is used to enable bypass L2-Cache. 0: disable bypass, 1: enable bypass.
+         */
+        uint32_t bypass_l2_cache_en:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} extmem_l2_bypass_cache_conf_reg_t;
+
+
+/** Group: Cache Atomic Control and configuration registers */
+/** Type of l1_cache_atomic_conf register
+ *  L1 Cache atomic feature configure register
+ */
+typedef union {
+    struct {
+        /** l1_cache_atomic_en : HRO; bitpos: [0]; default: 0;
+         *  The bit is used to enable atomic feature on L1-Cache when multiple cores access
+         *  L1-Cache.  1: disable, 1: enable.
+         */
+        uint32_t l1_cache_atomic_en:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} extmem_l1_cache_atomic_conf_reg_t;
+
+
+/** Group: Cache Mode Control and configuration registers */
+/** Type of l1_icache_cachesize_conf register
+ *  L1 instruction Cache CacheSize mode configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache_cachesize_1k : HRO; bitpos: [0]; default: 0;
+         *  The field is used to configure cachesize of L1-ICache as 1k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_icache_cachesize_1k:1;
+        /** l1_icache_cachesize_2k : HRO; bitpos: [1]; default: 0;
+         *  The field is used to configure cachesize of L1-ICache as 2k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_icache_cachesize_2k:1;
+        /** l1_icache_cachesize_4k : HRO; bitpos: [2]; default: 0;
+         *  The field is used to configure cachesize of L1-ICache as 4k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_icache_cachesize_4k:1;
+        /** l1_icache_cachesize_8k : HRO; bitpos: [3]; default: 0;
+         *  The field is used to configure cachesize of L1-ICache as 8k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_icache_cachesize_8k:1;
+        /** l1_icache_cachesize_16k : HRO; bitpos: [4]; default: 0;
+         *  The field is used to configure cachesize of L1-ICache as 16k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_icache_cachesize_16k:1;
+        /** l1_icache_cachesize_32k : HRO; bitpos: [5]; default: 0;
+         *  The field is used to configure cachesize of L1-ICache as 32k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_icache_cachesize_32k:1;
+        /** l1_icache_cachesize_64k : HRO; bitpos: [6]; default: 0;
+         *  The field is used to configure cachesize of L1-ICache as 64k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_icache_cachesize_64k:1;
+        /** l1_icache_cachesize_128k : HRO; bitpos: [7]; default: 0;
+         *  The field is used to configure cachesize of L1-ICache as 128k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_icache_cachesize_128k:1;
+        /** l1_icache_cachesize_256k : HRO; bitpos: [8]; default: 0;
+         *  The field is used to configure cachesize of L1-ICache as 256k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_icache_cachesize_256k:1;
+        /** l1_icache_cachesize_512k : HRO; bitpos: [9]; default: 0;
+         *  The field is used to configure cachesize of L1-ICache as 512k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_icache_cachesize_512k:1;
+        /** l1_icache_cachesize_1024k : HRO; bitpos: [10]; default: 0;
+         *  The field is used to configure cachesize of L1-ICache as 1024k bytes. This field
+         *  and all other fields within this register is onehot.
+         */
+        uint32_t l1_icache_cachesize_1024k:1;
+        /** l1_icache_cachesize_2048k : HRO; bitpos: [11]; default: 0;
+         *  The field is used to configure cachesize of L1-ICache as 2048k bytes. This field
+         *  and all other fields within this register is onehot.
+         */
+        uint32_t l1_icache_cachesize_2048k:1;
+        /** l1_icache_cachesize_4096k : HRO; bitpos: [12]; default: 0;
+         *  The field is used to configure cachesize of L1-ICache as 4096k bytes. This field
+         *  and all other fields within this register is onehot.
+         */
+        uint32_t l1_icache_cachesize_4096k:1;
+        uint32_t reserved_13:19;
+    };
+    uint32_t val;
+} extmem_l1_icache_cachesize_conf_reg_t;
+
+/** Type of l1_icache_blocksize_conf register
+ *  L1 instruction Cache BlockSize mode configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache_blocksize_8 : HRO; bitpos: [0]; default: 0;
+         *  The field is used to configureblocksize of L1-ICache as 8 bytes. This field and all
+         *  other fields within this register is onehot.
+         */
+        uint32_t l1_icache_blocksize_8:1;
+        /** l1_icache_blocksize_16 : HRO; bitpos: [1]; default: 0;
+         *  The field is used to configureblocksize of L1-ICache as 16 bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_icache_blocksize_16:1;
+        /** l1_icache_blocksize_32 : HRO; bitpos: [2]; default: 0;
+         *  The field is used to configureblocksize of L1-ICache as 32 bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_icache_blocksize_32:1;
+        /** l1_icache_blocksize_64 : HRO; bitpos: [3]; default: 0;
+         *  The field is used to configureblocksize of L1-ICache as 64 bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_icache_blocksize_64:1;
+        /** l1_icache_blocksize_128 : HRO; bitpos: [4]; default: 0;
+         *  The field is used to configureblocksize of L1-ICache as 128 bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_icache_blocksize_128:1;
+        /** l1_icache_blocksize_256 : HRO; bitpos: [5]; default: 0;
+         *  The field is used to configureblocksize of L1-ICache as 256 bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_icache_blocksize_256:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} extmem_l1_icache_blocksize_conf_reg_t;
+
+/** Type of l1_cache_cachesize_conf register
+ *  L1 data Cache CacheSize mode configure register
+ */
+typedef union {
+    struct {
+        /** l1_cache_cachesize_1k : HRO; bitpos: [0]; default: 0;
+         *  The field is used to configure cachesize of L1-Cache as 1k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_cache_cachesize_1k:1;
+        /** l1_cache_cachesize_2k : HRO; bitpos: [1]; default: 0;
+         *  The field is used to configure cachesize of L1-Cache as 2k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_cache_cachesize_2k:1;
+        /** l1_cache_cachesize_4k : HRO; bitpos: [2]; default: 0;
+         *  The field is used to configure cachesize of L1-Cache as 4k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_cache_cachesize_4k:1;
+        /** l1_cache_cachesize_8k : HRO; bitpos: [3]; default: 0;
+         *  The field is used to configure cachesize of L1-Cache as 8k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_cache_cachesize_8k:1;
+        /** l1_cache_cachesize_16k : HRO; bitpos: [4]; default: 0;
+         *  The field is used to configure cachesize of L1-Cache as 16k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_cache_cachesize_16k:1;
+        /** l1_cache_cachesize_32k : HRO; bitpos: [5]; default: 1;
+         *  The field is used to configure cachesize of L1-Cache as 32k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_cache_cachesize_32k:1;
+        /** l1_cache_cachesize_64k : HRO; bitpos: [6]; default: 0;
+         *  The field is used to configure cachesize of L1-Cache as 64k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_cache_cachesize_64k:1;
+        /** l1_cache_cachesize_128k : HRO; bitpos: [7]; default: 0;
+         *  The field is used to configure cachesize of L1-Cache as 128k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_cache_cachesize_128k:1;
+        /** l1_cache_cachesize_256k : HRO; bitpos: [8]; default: 0;
+         *  The field is used to configure cachesize of L1-Cache as 256k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_cache_cachesize_256k:1;
+        /** l1_cache_cachesize_512k : HRO; bitpos: [9]; default: 0;
+         *  The field is used to configure cachesize of L1-Cache as 512k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_cache_cachesize_512k:1;
+        /** l1_cache_cachesize_1024k : HRO; bitpos: [10]; default: 0;
+         *  The field is used to configure cachesize of L1-Cache as 1024k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_cache_cachesize_1024k:1;
+        /** l1_cache_cachesize_2048k : HRO; bitpos: [11]; default: 0;
+         *  The field is used to configure cachesize of L1-Cache as 2048k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_cache_cachesize_2048k:1;
+        /** l1_cache_cachesize_4096k : HRO; bitpos: [12]; default: 0;
+         *  The field is used to configure cachesize of L1-Cache as 4096k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_cache_cachesize_4096k:1;
+        uint32_t reserved_13:19;
+    };
+    uint32_t val;
+} extmem_l1_cache_cachesize_conf_reg_t;
+
+/** Type of l1_cache_blocksize_conf register
+ *  L1 data Cache BlockSize mode configure register
+ */
+typedef union {
+    struct {
+        /** l1_cache_blocksize_8 : HRO; bitpos: [0]; default: 0;
+         *  The field is used to configureblocksize of L1-DCache as 8 bytes. This field and all
+         *  other fields within this register is onehot.
+         */
+        uint32_t l1_cache_blocksize_8:1;
+        /** l1_cache_blocksize_16 : HRO; bitpos: [1]; default: 0;
+         *  The field is used to configureblocksize of L1-DCache as 16 bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_cache_blocksize_16:1;
+        /** l1_cache_blocksize_32 : HRO; bitpos: [2]; default: 1;
+         *  The field is used to configureblocksize of L1-DCache as 32 bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_cache_blocksize_32:1;
+        /** l1_cache_blocksize_64 : HRO; bitpos: [3]; default: 0;
+         *  The field is used to configureblocksize of L1-DCache as 64 bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_cache_blocksize_64:1;
+        /** l1_cache_blocksize_128 : HRO; bitpos: [4]; default: 0;
+         *  The field is used to configureblocksize of L1-DCache as 128 bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_cache_blocksize_128:1;
+        /** l1_cache_blocksize_256 : HRO; bitpos: [5]; default: 0;
+         *  The field is used to configureblocksize of L1-DCache as 256 bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l1_cache_blocksize_256:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} extmem_l1_cache_blocksize_conf_reg_t;
+
+/** Type of l2_cache_cachesize_conf register
+ *  L2 Cache CacheSize mode configure register
+ */
+typedef union {
+    struct {
+        /** l2_cache_cachesize_1k : HRO; bitpos: [0]; default: 0;
+         *  The field is used to configure cachesize of L2-Cache as 1k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l2_cache_cachesize_1k:1;
+        /** l2_cache_cachesize_2k : HRO; bitpos: [1]; default: 0;
+         *  The field is used to configure cachesize of L2-Cache as 2k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l2_cache_cachesize_2k:1;
+        /** l2_cache_cachesize_4k : HRO; bitpos: [2]; default: 0;
+         *  The field is used to configure cachesize of L2-Cache as 4k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l2_cache_cachesize_4k:1;
+        /** l2_cache_cachesize_8k : HRO; bitpos: [3]; default: 0;
+         *  The field is used to configure cachesize of L2-Cache as 8k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l2_cache_cachesize_8k:1;
+        /** l2_cache_cachesize_16k : HRO; bitpos: [4]; default: 0;
+         *  The field is used to configure cachesize of L2-Cache as 16k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l2_cache_cachesize_16k:1;
+        /** l2_cache_cachesize_32k : HRO; bitpos: [5]; default: 0;
+         *  The field is used to configure cachesize of L2-Cache as 32k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l2_cache_cachesize_32k:1;
+        /** l2_cache_cachesize_64k : HRO; bitpos: [6]; default: 0;
+         *  The field is used to configure cachesize of L2-Cache as 64k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l2_cache_cachesize_64k:1;
+        /** l2_cache_cachesize_128k : HRO; bitpos: [7]; default: 0;
+         *  The field is used to configure cachesize of L2-Cache as 128k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l2_cache_cachesize_128k:1;
+        /** l2_cache_cachesize_256k : HRO; bitpos: [8]; default: 0;
+         *  The field is used to configure cachesize of L2-Cache as 256k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l2_cache_cachesize_256k:1;
+        /** l2_cache_cachesize_512k : HRO; bitpos: [9]; default: 0;
+         *  The field is used to configure cachesize of L2-Cache as 512k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l2_cache_cachesize_512k:1;
+        /** l2_cache_cachesize_1024k : HRO; bitpos: [10]; default: 0;
+         *  The field is used to configure cachesize of L2-Cache as 1024k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l2_cache_cachesize_1024k:1;
+        /** l2_cache_cachesize_2048k : HRO; bitpos: [11]; default: 0;
+         *  The field is used to configure cachesize of L2-Cache as 2048k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l2_cache_cachesize_2048k:1;
+        /** l2_cache_cachesize_4096k : HRO; bitpos: [12]; default: 0;
+         *  The field is used to configure cachesize of L2-Cache as 4096k bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l2_cache_cachesize_4096k:1;
+        uint32_t reserved_13:19;
+    };
+    uint32_t val;
+} extmem_l2_cache_cachesize_conf_reg_t;
+
+/** Type of l2_cache_blocksize_conf register
+ *  L2 Cache BlockSize mode configure register
+ */
+typedef union {
+    struct {
+        /** l2_cache_blocksize_8 : HRO; bitpos: [0]; default: 0;
+         *  The field is used to configureblocksize of L2-Cache as 8 bytes. This field and all
+         *  other fields within this register is onehot.
+         */
+        uint32_t l2_cache_blocksize_8:1;
+        /** l2_cache_blocksize_16 : HRO; bitpos: [1]; default: 0;
+         *  The field is used to configureblocksize of L2-Cache as 16 bytes. This field and all
+         *  other fields within this register is onehot.
+         */
+        uint32_t l2_cache_blocksize_16:1;
+        /** l2_cache_blocksize_32 : HRO; bitpos: [2]; default: 0;
+         *  The field is used to configureblocksize of L2-Cache as 32 bytes. This field and all
+         *  other fields within this register is onehot.
+         */
+        uint32_t l2_cache_blocksize_32:1;
+        /** l2_cache_blocksize_64 : HRO; bitpos: [3]; default: 0;
+         *  The field is used to configureblocksize of L2-Cache as 64 bytes. This field and all
+         *  other fields within this register is onehot.
+         */
+        uint32_t l2_cache_blocksize_64:1;
+        /** l2_cache_blocksize_128 : HRO; bitpos: [4]; default: 0;
+         *  The field is used to configureblocksize of L2-Cache as 128 bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l2_cache_blocksize_128:1;
+        /** l2_cache_blocksize_256 : HRO; bitpos: [5]; default: 0;
+         *  The field is used to configureblocksize of L2-Cache as 256 bytes. This field and
+         *  all other fields within this register is onehot.
+         */
+        uint32_t l2_cache_blocksize_256:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} extmem_l2_cache_blocksize_conf_reg_t;
+
+
+/** Group: Wrap Mode Control and configuration registers */
+/** Type of l1_cache_wrap_around_ctrl register
+ *  Cache wrap around control register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_wrap : HRO; bitpos: [0]; default: 0;
+         *  Set this bit as 1 to enable L1-ICache0 wrap around mode.
+         */
+        uint32_t l1_icache0_wrap:1;
+        /** l1_icache1_wrap : HRO; bitpos: [1]; default: 0;
+         *  Set this bit as 1 to enable L1-ICache1 wrap around mode.
+         */
+        uint32_t l1_icache1_wrap:1;
+        /** l1_icache2_wrap : HRO; bitpos: [2]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache2_wrap:1;
+        /** l1_icache3_wrap : HRO; bitpos: [3]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache3_wrap:1;
+        /** l1_cache_wrap : R/W; bitpos: [4]; default: 0;
+         *  Set this bit as 1 to enable L1-DCache wrap around mode.
+         */
+        uint32_t l1_cache_wrap:1;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} extmem_l1_cache_wrap_around_ctrl_reg_t;
+
+/** Type of l2_cache_wrap_around_ctrl register
+ *  Cache wrap around control register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:5;
+        /** l2_cache_wrap : HRO; bitpos: [5]; default: 0;
+         *  Set this bit as 1 to enable L2-Cache wrap around mode.
+         */
+        uint32_t l2_cache_wrap:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} extmem_l2_cache_wrap_around_ctrl_reg_t;
+
+
+/** Group: Cache Tag Memory Power Control registers */
+/** Type of l1_cache_tag_mem_power_ctrl register
+ *  Cache tag memory power control register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_tag_mem_force_on : HRO; bitpos: [0]; default: 1;
+         *  The bit is used to close clock gating of  L1-ICache0 tag memory. 1: close gating,
+         *  0: open clock gating.
+         */
+        uint32_t l1_icache0_tag_mem_force_on:1;
+        /** l1_icache0_tag_mem_force_pd : HRO; bitpos: [1]; default: 0;
+         *  The bit is used to power L1-ICache0 tag memory down. 0: follow rtc_lslp, 1: power
+         *  down
+         */
+        uint32_t l1_icache0_tag_mem_force_pd:1;
+        /** l1_icache0_tag_mem_force_pu : HRO; bitpos: [2]; default: 1;
+         *  The bit is used to power L1-ICache0 tag memory up. 0: follow rtc_lslp, 1: power up
+         */
+        uint32_t l1_icache0_tag_mem_force_pu:1;
+        uint32_t reserved_3:1;
+        /** l1_icache1_tag_mem_force_on : HRO; bitpos: [4]; default: 1;
+         *  The bit is used to close clock gating of  L1-ICache1 tag memory. 1: close gating,
+         *  0: open clock gating.
+         */
+        uint32_t l1_icache1_tag_mem_force_on:1;
+        /** l1_icache1_tag_mem_force_pd : HRO; bitpos: [5]; default: 0;
+         *  The bit is used to power L1-ICache1 tag memory down. 0: follow rtc_lslp, 1: power
+         *  down
+         */
+        uint32_t l1_icache1_tag_mem_force_pd:1;
+        /** l1_icache1_tag_mem_force_pu : HRO; bitpos: [6]; default: 1;
+         *  The bit is used to power L1-ICache1 tag memory up. 0: follow rtc_lslp, 1: power up
+         */
+        uint32_t l1_icache1_tag_mem_force_pu:1;
+        uint32_t reserved_7:1;
+        /** l1_icache2_tag_mem_force_on : HRO; bitpos: [8]; default: 1;
+         *  Reserved
+         */
+        uint32_t l1_icache2_tag_mem_force_on:1;
+        /** l1_icache2_tag_mem_force_pd : HRO; bitpos: [9]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache2_tag_mem_force_pd:1;
+        /** l1_icache2_tag_mem_force_pu : HRO; bitpos: [10]; default: 1;
+         *  Reserved
+         */
+        uint32_t l1_icache2_tag_mem_force_pu:1;
+        uint32_t reserved_11:1;
+        /** l1_icache3_tag_mem_force_on : HRO; bitpos: [12]; default: 1;
+         *  Reserved
+         */
+        uint32_t l1_icache3_tag_mem_force_on:1;
+        /** l1_icache3_tag_mem_force_pd : HRO; bitpos: [13]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache3_tag_mem_force_pd:1;
+        /** l1_icache3_tag_mem_force_pu : HRO; bitpos: [14]; default: 1;
+         *  Reserved
+         */
+        uint32_t l1_icache3_tag_mem_force_pu:1;
+        uint32_t reserved_15:1;
+        /** l1_cache_tag_mem_force_on : R/W; bitpos: [16]; default: 1;
+         *  The bit is used to close clock gating of  L1-Cache tag memory. 1: close gating, 0:
+         *  open clock gating.
+         */
+        uint32_t l1_cache_tag_mem_force_on:1;
+        /** l1_cache_tag_mem_force_pd : R/W; bitpos: [17]; default: 0;
+         *  The bit is used to power L1-Cache tag memory down. 0: follow rtc_lslp, 1: power down
+         */
+        uint32_t l1_cache_tag_mem_force_pd:1;
+        /** l1_cache_tag_mem_force_pu : R/W; bitpos: [18]; default: 1;
+         *  The bit is used to power L1-Cache tag memory up. 0: follow rtc_lslp, 1: power up
+         */
+        uint32_t l1_cache_tag_mem_force_pu:1;
+        uint32_t reserved_19:13;
+    };
+    uint32_t val;
+} extmem_l1_cache_tag_mem_power_ctrl_reg_t;
+
+/** Type of l2_cache_tag_mem_power_ctrl register
+ *  Cache tag memory power control register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:20;
+        /** l2_cache_tag_mem_force_on : HRO; bitpos: [20]; default: 0;
+         *  The bit is used to close clock gating of  L2-Cache tag memory. 1: close gating, 0:
+         *  open clock gating.
+         */
+        uint32_t l2_cache_tag_mem_force_on:1;
+        /** l2_cache_tag_mem_force_pd : HRO; bitpos: [21]; default: 0;
+         *  The bit is used to power L2-Cache tag memory down. 0: follow rtc_lslp, 1: power down
+         */
+        uint32_t l2_cache_tag_mem_force_pd:1;
+        /** l2_cache_tag_mem_force_pu : HRO; bitpos: [22]; default: 0;
+         *  The bit is used to power L2-Cache tag memory up. 0: follow rtc_lslp, 1: power up
+         */
+        uint32_t l2_cache_tag_mem_force_pu:1;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} extmem_l2_cache_tag_mem_power_ctrl_reg_t;
+
+
+/** Group: Cache Data Memory Power Control registers */
+/** Type of l1_cache_data_mem_power_ctrl register
+ *  Cache data memory power control register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_data_mem_force_on : HRO; bitpos: [0]; default: 1;
+         *  The bit is used to close clock gating of  L1-ICache0 data memory. 1: close gating,
+         *  0: open clock gating.
+         */
+        uint32_t l1_icache0_data_mem_force_on:1;
+        /** l1_icache0_data_mem_force_pd : HRO; bitpos: [1]; default: 0;
+         *  The bit is used to power L1-ICache0 data memory down. 0: follow rtc_lslp, 1: power
+         *  down
+         */
+        uint32_t l1_icache0_data_mem_force_pd:1;
+        /** l1_icache0_data_mem_force_pu : HRO; bitpos: [2]; default: 1;
+         *  The bit is used to power L1-ICache0 data memory up. 0: follow rtc_lslp, 1: power up
+         */
+        uint32_t l1_icache0_data_mem_force_pu:1;
+        uint32_t reserved_3:1;
+        /** l1_icache1_data_mem_force_on : HRO; bitpos: [4]; default: 1;
+         *  The bit is used to close clock gating of  L1-ICache1 data memory. 1: close gating,
+         *  0: open clock gating.
+         */
+        uint32_t l1_icache1_data_mem_force_on:1;
+        /** l1_icache1_data_mem_force_pd : HRO; bitpos: [5]; default: 0;
+         *  The bit is used to power L1-ICache1 data memory down. 0: follow rtc_lslp, 1: power
+         *  down
+         */
+        uint32_t l1_icache1_data_mem_force_pd:1;
+        /** l1_icache1_data_mem_force_pu : HRO; bitpos: [6]; default: 1;
+         *  The bit is used to power L1-ICache1 data memory up. 0: follow rtc_lslp, 1: power up
+         */
+        uint32_t l1_icache1_data_mem_force_pu:1;
+        uint32_t reserved_7:1;
+        /** l1_icache2_data_mem_force_on : HRO; bitpos: [8]; default: 1;
+         *  Reserved
+         */
+        uint32_t l1_icache2_data_mem_force_on:1;
+        /** l1_icache2_data_mem_force_pd : HRO; bitpos: [9]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache2_data_mem_force_pd:1;
+        /** l1_icache2_data_mem_force_pu : HRO; bitpos: [10]; default: 1;
+         *  Reserved
+         */
+        uint32_t l1_icache2_data_mem_force_pu:1;
+        uint32_t reserved_11:1;
+        /** l1_icache3_data_mem_force_on : HRO; bitpos: [12]; default: 1;
+         *  Reserved
+         */
+        uint32_t l1_icache3_data_mem_force_on:1;
+        /** l1_icache3_data_mem_force_pd : HRO; bitpos: [13]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache3_data_mem_force_pd:1;
+        /** l1_icache3_data_mem_force_pu : HRO; bitpos: [14]; default: 1;
+         *  Reserved
+         */
+        uint32_t l1_icache3_data_mem_force_pu:1;
+        uint32_t reserved_15:1;
+        /** l1_cache_data_mem_force_on : R/W; bitpos: [16]; default: 1;
+         *  The bit is used to close clock gating of  L1-Cache data memory. 1: close gating, 0:
+         *  open clock gating.
+         */
+        uint32_t l1_cache_data_mem_force_on:1;
+        /** l1_cache_data_mem_force_pd : R/W; bitpos: [17]; default: 0;
+         *  The bit is used to power L1-Cache data memory down. 0: follow rtc_lslp, 1: power
+         *  down
+         */
+        uint32_t l1_cache_data_mem_force_pd:1;
+        /** l1_cache_data_mem_force_pu : R/W; bitpos: [18]; default: 1;
+         *  The bit is used to power L1-Cache data memory up. 0: follow rtc_lslp, 1: power up
+         */
+        uint32_t l1_cache_data_mem_force_pu:1;
+        uint32_t reserved_19:13;
+    };
+    uint32_t val;
+} extmem_l1_cache_data_mem_power_ctrl_reg_t;
+
+/** Type of l2_cache_data_mem_power_ctrl register
+ *  Cache data memory power control register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:20;
+        /** l2_cache_data_mem_force_on : HRO; bitpos: [20]; default: 0;
+         *  The bit is used to close clock gating of  L2-Cache data memory. 1: close gating, 0:
+         *  open clock gating.
+         */
+        uint32_t l2_cache_data_mem_force_on:1;
+        /** l2_cache_data_mem_force_pd : HRO; bitpos: [21]; default: 0;
+         *  The bit is used to power L2-Cache data memory down. 0: follow rtc_lslp, 1: power
+         *  down
+         */
+        uint32_t l2_cache_data_mem_force_pd:1;
+        /** l2_cache_data_mem_force_pu : HRO; bitpos: [22]; default: 0;
+         *  The bit is used to power L2-Cache data memory up. 0: follow rtc_lslp, 1: power up
+         */
+        uint32_t l2_cache_data_mem_force_pu:1;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} extmem_l2_cache_data_mem_power_ctrl_reg_t;
+
+
+/** Group: Cache Freeze Control registers */
+/** Type of l1_cache_freeze_ctrl register
+ *  Cache Freeze control register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_freeze_en : HRO; bitpos: [0]; default: 0;
+         *  The bit is used to enable freeze operation on L1-ICache0. It can be cleared by
+         *  software.
+         */
+        uint32_t l1_icache0_freeze_en:1;
+        /** l1_icache0_freeze_mode : HRO; bitpos: [1]; default: 0;
+         *  The bit is used to configure mode of freeze operation L1-ICache0. 0: a miss-access
+         *  will not stuck. 1: a miss-access will stuck.
+         */
+        uint32_t l1_icache0_freeze_mode:1;
+        /** l1_icache0_freeze_done : RO; bitpos: [2]; default: 0;
+         *  The bit is used to indicate whether freeze operation on L1-ICache0 is finished or
+         *  not. 0: not finished. 1: finished.
+         */
+        uint32_t l1_icache0_freeze_done:1;
+        uint32_t reserved_3:1;
+        /** l1_icache1_freeze_en : HRO; bitpos: [4]; default: 0;
+         *  The bit is used to enable freeze operation on L1-ICache1. It can be cleared by
+         *  software.
+         */
+        uint32_t l1_icache1_freeze_en:1;
+        /** l1_icache1_freeze_mode : HRO; bitpos: [5]; default: 0;
+         *  The bit is used to configure mode of freeze operation L1-ICache1. 0: a miss-access
+         *  will not stuck. 1: a miss-access will stuck.
+         */
+        uint32_t l1_icache1_freeze_mode:1;
+        /** l1_icache1_freeze_done : RO; bitpos: [6]; default: 0;
+         *  The bit is used to indicate whether freeze operation on L1-ICache1 is finished or
+         *  not. 0: not finished. 1: finished.
+         */
+        uint32_t l1_icache1_freeze_done:1;
+        uint32_t reserved_7:1;
+        /** l1_icache2_freeze_en : HRO; bitpos: [8]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache2_freeze_en:1;
+        /** l1_icache2_freeze_mode : HRO; bitpos: [9]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache2_freeze_mode:1;
+        /** l1_icache2_freeze_done : RO; bitpos: [10]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache2_freeze_done:1;
+        uint32_t reserved_11:1;
+        /** l1_icache3_freeze_en : HRO; bitpos: [12]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache3_freeze_en:1;
+        /** l1_icache3_freeze_mode : HRO; bitpos: [13]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache3_freeze_mode:1;
+        /** l1_icache3_freeze_done : RO; bitpos: [14]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache3_freeze_done:1;
+        uint32_t reserved_15:1;
+        /** l1_cache_freeze_en : R/W; bitpos: [16]; default: 0;
+         *  The bit is used to enable freeze operation on L1-Cache. It can be cleared by
+         *  software.
+         */
+        uint32_t l1_cache_freeze_en:1;
+        /** l1_cache_freeze_mode : R/W; bitpos: [17]; default: 0;
+         *  The bit is used to configure mode of freeze operation L1-Cache. 0: a miss-access
+         *  will not stuck. 1: a miss-access will stuck.
+         */
+        uint32_t l1_cache_freeze_mode:1;
+        /** l1_cache_freeze_done : RO; bitpos: [18]; default: 0;
+         *  The bit is used to indicate whether freeze operation on L1-Cache is finished or
+         *  not. 0: not finished. 1: finished.
+         */
+        uint32_t l1_cache_freeze_done:1;
+        uint32_t reserved_19:13;
+    };
+    uint32_t val;
+} extmem_l1_cache_freeze_ctrl_reg_t;
+
+/** Type of l2_cache_freeze_ctrl register
+ *  Cache Freeze control register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:20;
+        /** l2_cache_freeze_en : HRO; bitpos: [20]; default: 0;
+         *  The bit is used to enable freeze operation on L2-Cache. It can be cleared by
+         *  software.
+         */
+        uint32_t l2_cache_freeze_en:1;
+        /** l2_cache_freeze_mode : HRO; bitpos: [21]; default: 0;
+         *  The bit is used to configure mode of freeze operation L2-Cache. 0: a miss-access
+         *  will not stuck. 1: a miss-access will stuck.
+         */
+        uint32_t l2_cache_freeze_mode:1;
+        /** l2_cache_freeze_done : RO; bitpos: [22]; default: 0;
+         *  The bit is used to indicate whether freeze operation on L2-Cache is finished or
+         *  not. 0: not finished. 1: finished.
+         */
+        uint32_t l2_cache_freeze_done:1;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} extmem_l2_cache_freeze_ctrl_reg_t;
+
+
+/** Group: Cache Data Memory Access Control and Configuration registers */
+/** Type of l1_cache_data_mem_acs_conf register
+ *  Cache data memory access configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_data_mem_rd_en : HRO; bitpos: [0]; default: 1;
+         *  The bit is used to enable config-bus read L1-ICache0 data memoryory. 0: disable, 1:
+         *  enable.
+         */
+        uint32_t l1_icache0_data_mem_rd_en:1;
+        /** l1_icache0_data_mem_wr_en : HRO; bitpos: [1]; default: 1;
+         *  The bit is used to enable config-bus write L1-ICache0 data memoryory. 0: disable,
+         *  1: enable.
+         */
+        uint32_t l1_icache0_data_mem_wr_en:1;
+        uint32_t reserved_2:2;
+        /** l1_icache1_data_mem_rd_en : HRO; bitpos: [4]; default: 1;
+         *  The bit is used to enable config-bus read L1-ICache1 data memoryory. 0: disable, 1:
+         *  enable.
+         */
+        uint32_t l1_icache1_data_mem_rd_en:1;
+        /** l1_icache1_data_mem_wr_en : HRO; bitpos: [5]; default: 1;
+         *  The bit is used to enable config-bus write L1-ICache1 data memoryory. 0: disable,
+         *  1: enable.
+         */
+        uint32_t l1_icache1_data_mem_wr_en:1;
+        uint32_t reserved_6:2;
+        /** l1_icache2_data_mem_rd_en : HRO; bitpos: [8]; default: 1;
+         *  Reserved
+         */
+        uint32_t l1_icache2_data_mem_rd_en:1;
+        /** l1_icache2_data_mem_wr_en : HRO; bitpos: [9]; default: 1;
+         *  Reserved
+         */
+        uint32_t l1_icache2_data_mem_wr_en:1;
+        uint32_t reserved_10:2;
+        /** l1_icache3_data_mem_rd_en : HRO; bitpos: [12]; default: 1;
+         *  Reserved
+         */
+        uint32_t l1_icache3_data_mem_rd_en:1;
+        /** l1_icache3_data_mem_wr_en : HRO; bitpos: [13]; default: 1;
+         *  Reserved
+         */
+        uint32_t l1_icache3_data_mem_wr_en:1;
+        uint32_t reserved_14:2;
+        /** l1_cache_data_mem_rd_en : R/W; bitpos: [16]; default: 1;
+         *  The bit is used to enable config-bus read L1-Cache data memoryory. 0: disable, 1:
+         *  enable.
+         */
+        uint32_t l1_cache_data_mem_rd_en:1;
+        /** l1_cache_data_mem_wr_en : R/W; bitpos: [17]; default: 1;
+         *  The bit is used to enable config-bus write L1-Cache data memoryory. 0: disable, 1:
+         *  enable.
+         */
+        uint32_t l1_cache_data_mem_wr_en:1;
+        uint32_t reserved_18:14;
+    };
+    uint32_t val;
+} extmem_l1_cache_data_mem_acs_conf_reg_t;
+
+/** Type of l2_cache_data_mem_acs_conf register
+ *  Cache data memory access configure register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:20;
+        /** l2_cache_data_mem_rd_en : HRO; bitpos: [20]; default: 0;
+         *  The bit is used to enable config-bus read L2-Cache data memoryory. 0: disable, 1:
+         *  enable.
+         */
+        uint32_t l2_cache_data_mem_rd_en:1;
+        /** l2_cache_data_mem_wr_en : HRO; bitpos: [21]; default: 0;
+         *  The bit is used to enable config-bus write L2-Cache data memoryory. 0: disable, 1:
+         *  enable.
+         */
+        uint32_t l2_cache_data_mem_wr_en:1;
+        uint32_t reserved_22:10;
+    };
+    uint32_t val;
+} extmem_l2_cache_data_mem_acs_conf_reg_t;
+
+
+/** Group: Cache Tag Memory Access Control and Configuration registers */
+/** Type of l1_cache_tag_mem_acs_conf register
+ *  Cache tag memory access configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_tag_mem_rd_en : HRO; bitpos: [0]; default: 1;
+         *  The bit is used to enable config-bus read L1-ICache0 tag memoryory. 0: disable, 1:
+         *  enable.
+         */
+        uint32_t l1_icache0_tag_mem_rd_en:1;
+        /** l1_icache0_tag_mem_wr_en : HRO; bitpos: [1]; default: 1;
+         *  The bit is used to enable config-bus write L1-ICache0 tag memoryory. 0: disable, 1:
+         *  enable.
+         */
+        uint32_t l1_icache0_tag_mem_wr_en:1;
+        uint32_t reserved_2:2;
+        /** l1_icache1_tag_mem_rd_en : HRO; bitpos: [4]; default: 1;
+         *  The bit is used to enable config-bus read L1-ICache1 tag memoryory. 0: disable, 1:
+         *  enable.
+         */
+        uint32_t l1_icache1_tag_mem_rd_en:1;
+        /** l1_icache1_tag_mem_wr_en : HRO; bitpos: [5]; default: 1;
+         *  The bit is used to enable config-bus write L1-ICache1 tag memoryory. 0: disable, 1:
+         *  enable.
+         */
+        uint32_t l1_icache1_tag_mem_wr_en:1;
+        uint32_t reserved_6:2;
+        /** l1_icache2_tag_mem_rd_en : HRO; bitpos: [8]; default: 1;
+         *  Reserved
+         */
+        uint32_t l1_icache2_tag_mem_rd_en:1;
+        /** l1_icache2_tag_mem_wr_en : HRO; bitpos: [9]; default: 1;
+         *  Reserved
+         */
+        uint32_t l1_icache2_tag_mem_wr_en:1;
+        uint32_t reserved_10:2;
+        /** l1_icache3_tag_mem_rd_en : HRO; bitpos: [12]; default: 1;
+         *  Reserved
+         */
+        uint32_t l1_icache3_tag_mem_rd_en:1;
+        /** l1_icache3_tag_mem_wr_en : HRO; bitpos: [13]; default: 1;
+         *  Reserved
+         */
+        uint32_t l1_icache3_tag_mem_wr_en:1;
+        uint32_t reserved_14:2;
+        /** l1_cache_tag_mem_rd_en : R/W; bitpos: [16]; default: 1;
+         *  The bit is used to enable config-bus read L1-Cache tag memoryory. 0: disable, 1:
+         *  enable.
+         */
+        uint32_t l1_cache_tag_mem_rd_en:1;
+        /** l1_cache_tag_mem_wr_en : R/W; bitpos: [17]; default: 1;
+         *  The bit is used to enable config-bus write L1-Cache tag memoryory. 0: disable, 1:
+         *  enable.
+         */
+        uint32_t l1_cache_tag_mem_wr_en:1;
+        uint32_t reserved_18:14;
+    };
+    uint32_t val;
+} extmem_l1_cache_tag_mem_acs_conf_reg_t;
+
+/** Type of l2_cache_tag_mem_acs_conf register
+ *  Cache tag memory access configure register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:20;
+        /** l2_cache_tag_mem_rd_en : HRO; bitpos: [20]; default: 0;
+         *  The bit is used to enable config-bus read L2-Cache tag memoryory. 0: disable, 1:
+         *  enable.
+         */
+        uint32_t l2_cache_tag_mem_rd_en:1;
+        /** l2_cache_tag_mem_wr_en : HRO; bitpos: [21]; default: 0;
+         *  The bit is used to enable config-bus write L2-Cache tag memoryory. 0: disable, 1:
+         *  enable.
+         */
+        uint32_t l2_cache_tag_mem_wr_en:1;
+        uint32_t reserved_22:10;
+    };
+    uint32_t val;
+} extmem_l2_cache_tag_mem_acs_conf_reg_t;
+
+
+/** Group: Prelock Control and configuration registers */
+/** Type of l1_icache0_prelock_conf register
+ *  L1 instruction Cache 0 prelock configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_prelock_sct0_en : HRO; bitpos: [0]; default: 0;
+         *  The bit is used to enable the first section of prelock function on L1-ICache0.
+         */
+        uint32_t l1_icache0_prelock_sct0_en:1;
+        /** l1_icache0_prelock_sct1_en : HRO; bitpos: [1]; default: 0;
+         *  The bit is used to enable the second section of prelock function on L1-ICache0.
+         */
+        uint32_t l1_icache0_prelock_sct1_en:1;
+        /** l1_icache0_prelock_rgid : HRO; bitpos: [5:2]; default: 0;
+         *  The bit is used to set  the gid of l1 icache0 prelock.
+         */
+        uint32_t l1_icache0_prelock_rgid:4;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} extmem_l1_icache0_prelock_conf_reg_t;
+
+/** Type of l1_icache0_prelock_sct0_addr register
+ *  L1 instruction Cache 0 prelock section0 address configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_prelock_sct0_addr : HRO; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of the first section of
+         *  prelock on L1-ICache0, which should be used together with
+         *  L1_ICACHE0_PRELOCK_SCT0_SIZE_REG
+         */
+        uint32_t l1_icache0_prelock_sct0_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_icache0_prelock_sct0_addr_reg_t;
+
+/** Type of l1_icache0_prelock_sct1_addr register
+ *  L1 instruction Cache 0 prelock section1 address configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_prelock_sct1_addr : HRO; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of the second section of
+         *  prelock on L1-ICache0, which should be used together with
+         *  L1_ICACHE0_PRELOCK_SCT1_SIZE_REG
+         */
+        uint32_t l1_icache0_prelock_sct1_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_icache0_prelock_sct1_addr_reg_t;
+
+/** Type of l1_icache0_prelock_sct_size register
+ *  L1 instruction Cache 0 prelock section size configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_prelock_sct0_size : HRO; bitpos: [13:0]; default: 16383;
+         *  Those bits are used to configure the size of the first section of prelock on
+         *  L1-ICache0, which should be used together with L1_ICACHE0_PRELOCK_SCT0_ADDR_REG
+         */
+        uint32_t l1_icache0_prelock_sct0_size:14;
+        uint32_t reserved_14:2;
+        /** l1_icache0_prelock_sct1_size : HRO; bitpos: [29:16]; default: 16383;
+         *  Those bits are used to configure the size of the second section of prelock on
+         *  L1-ICache0, which should be used together with L1_ICACHE0_PRELOCK_SCT1_ADDR_REG
+         */
+        uint32_t l1_icache0_prelock_sct1_size:14;
+        uint32_t reserved_30:2;
+    };
+    uint32_t val;
+} extmem_l1_icache0_prelock_sct_size_reg_t;
+
+/** Type of l1_icache1_prelock_conf register
+ *  L1 instruction Cache 1 prelock configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache1_prelock_sct0_en : HRO; bitpos: [0]; default: 0;
+         *  The bit is used to enable the first section of prelock function on L1-ICache1.
+         */
+        uint32_t l1_icache1_prelock_sct0_en:1;
+        /** l1_icache1_prelock_sct1_en : HRO; bitpos: [1]; default: 0;
+         *  The bit is used to enable the second section of prelock function on L1-ICache1.
+         */
+        uint32_t l1_icache1_prelock_sct1_en:1;
+        /** l1_icache1_prelock_rgid : HRO; bitpos: [5:2]; default: 0;
+         *  The bit is used to set  the gid of l1 icache1 prelock.
+         */
+        uint32_t l1_icache1_prelock_rgid:4;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} extmem_l1_icache1_prelock_conf_reg_t;
+
+/** Type of l1_icache1_prelock_sct0_addr register
+ *  L1 instruction Cache 1 prelock section0 address configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache1_prelock_sct0_addr : HRO; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of the first section of
+         *  prelock on L1-ICache1, which should be used together with
+         *  L1_ICACHE1_PRELOCK_SCT0_SIZE_REG
+         */
+        uint32_t l1_icache1_prelock_sct0_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_icache1_prelock_sct0_addr_reg_t;
+
+/** Type of l1_icache1_prelock_sct1_addr register
+ *  L1 instruction Cache 1 prelock section1 address configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache1_prelock_sct1_addr : HRO; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of the second section of
+         *  prelock on L1-ICache1, which should be used together with
+         *  L1_ICACHE1_PRELOCK_SCT1_SIZE_REG
+         */
+        uint32_t l1_icache1_prelock_sct1_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_icache1_prelock_sct1_addr_reg_t;
+
+/** Type of l1_icache1_prelock_sct_size register
+ *  L1 instruction Cache 1 prelock section size configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache1_prelock_sct0_size : HRO; bitpos: [13:0]; default: 16383;
+         *  Those bits are used to configure the size of the first section of prelock on
+         *  L1-ICache1, which should be used together with L1_ICACHE1_PRELOCK_SCT0_ADDR_REG
+         */
+        uint32_t l1_icache1_prelock_sct0_size:14;
+        uint32_t reserved_14:2;
+        /** l1_icache1_prelock_sct1_size : HRO; bitpos: [29:16]; default: 16383;
+         *  Those bits are used to configure the size of the second section of prelock on
+         *  L1-ICache1, which should be used together with L1_ICACHE1_PRELOCK_SCT1_ADDR_REG
+         */
+        uint32_t l1_icache1_prelock_sct1_size:14;
+        uint32_t reserved_30:2;
+    };
+    uint32_t val;
+} extmem_l1_icache1_prelock_sct_size_reg_t;
+
+/** Type of l1_icache2_prelock_conf register
+ *  L1 instruction Cache 2 prelock configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache2_prelock_sct0_en : HRO; bitpos: [0]; default: 0;
+         *  The bit is used to enable the first section of prelock function on L1-ICache2.
+         */
+        uint32_t l1_icache2_prelock_sct0_en:1;
+        /** l1_icache2_prelock_sct1_en : HRO; bitpos: [1]; default: 0;
+         *  The bit is used to enable the second section of prelock function on L1-ICache2.
+         */
+        uint32_t l1_icache2_prelock_sct1_en:1;
+        /** l1_icache2_prelock_rgid : HRO; bitpos: [5:2]; default: 0;
+         *  The bit is used to set  the gid of l1 icache2 prelock.
+         */
+        uint32_t l1_icache2_prelock_rgid:4;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} extmem_l1_icache2_prelock_conf_reg_t;
+
+/** Type of l1_icache2_prelock_sct0_addr register
+ *  L1 instruction Cache 2 prelock section0 address configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache2_prelock_sct0_addr : HRO; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of the first section of
+         *  prelock on L1-ICache2, which should be used together with
+         *  L1_ICACHE2_PRELOCK_SCT0_SIZE_REG
+         */
+        uint32_t l1_icache2_prelock_sct0_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_icache2_prelock_sct0_addr_reg_t;
+
+/** Type of l1_icache2_prelock_sct1_addr register
+ *  L1 instruction Cache 2 prelock section1 address configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache2_prelock_sct1_addr : HRO; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of the second section of
+         *  prelock on L1-ICache2, which should be used together with
+         *  L1_ICACHE2_PRELOCK_SCT1_SIZE_REG
+         */
+        uint32_t l1_icache2_prelock_sct1_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_icache2_prelock_sct1_addr_reg_t;
+
+/** Type of l1_icache2_prelock_sct_size register
+ *  L1 instruction Cache 2 prelock section size configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache2_prelock_sct0_size : HRO; bitpos: [13:0]; default: 16383;
+         *  Those bits are used to configure the size of the first section of prelock on
+         *  L1-ICache2, which should be used together with L1_ICACHE2_PRELOCK_SCT0_ADDR_REG
+         */
+        uint32_t l1_icache2_prelock_sct0_size:14;
+        uint32_t reserved_14:2;
+        /** l1_icache2_prelock_sct1_size : HRO; bitpos: [29:16]; default: 16383;
+         *  Those bits are used to configure the size of the second section of prelock on
+         *  L1-ICache2, which should be used together with L1_ICACHE2_PRELOCK_SCT1_ADDR_REG
+         */
+        uint32_t l1_icache2_prelock_sct1_size:14;
+        uint32_t reserved_30:2;
+    };
+    uint32_t val;
+} extmem_l1_icache2_prelock_sct_size_reg_t;
+
+/** Type of l1_icache3_prelock_conf register
+ *  L1 instruction Cache 3 prelock configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache3_prelock_sct0_en : HRO; bitpos: [0]; default: 0;
+         *  The bit is used to enable the first section of prelock function on L1-ICache3.
+         */
+        uint32_t l1_icache3_prelock_sct0_en:1;
+        /** l1_icache3_prelock_sct1_en : HRO; bitpos: [1]; default: 0;
+         *  The bit is used to enable the second section of prelock function on L1-ICache3.
+         */
+        uint32_t l1_icache3_prelock_sct1_en:1;
+        /** l1_icache3_prelock_rgid : HRO; bitpos: [5:2]; default: 0;
+         *  The bit is used to set  the gid of l1 icache3 prelock.
+         */
+        uint32_t l1_icache3_prelock_rgid:4;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} extmem_l1_icache3_prelock_conf_reg_t;
+
+/** Type of l1_icache3_prelock_sct0_addr register
+ *  L1 instruction Cache 3 prelock section0 address configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache3_prelock_sct0_addr : HRO; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of the first section of
+         *  prelock on L1-ICache3, which should be used together with
+         *  L1_ICACHE3_PRELOCK_SCT0_SIZE_REG
+         */
+        uint32_t l1_icache3_prelock_sct0_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_icache3_prelock_sct0_addr_reg_t;
+
+/** Type of l1_icache3_prelock_sct1_addr register
+ *  L1 instruction Cache 3 prelock section1 address configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache3_prelock_sct1_addr : HRO; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of the second section of
+         *  prelock on L1-ICache3, which should be used together with
+         *  L1_ICACHE3_PRELOCK_SCT1_SIZE_REG
+         */
+        uint32_t l1_icache3_prelock_sct1_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_icache3_prelock_sct1_addr_reg_t;
+
+/** Type of l1_icache3_prelock_sct_size register
+ *  L1 instruction Cache 3 prelock section size configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache3_prelock_sct0_size : HRO; bitpos: [13:0]; default: 16383;
+         *  Those bits are used to configure the size of the first section of prelock on
+         *  L1-ICache3, which should be used together with L1_ICACHE3_PRELOCK_SCT0_ADDR_REG
+         */
+        uint32_t l1_icache3_prelock_sct0_size:14;
+        uint32_t reserved_14:2;
+        /** l1_icache3_prelock_sct1_size : HRO; bitpos: [29:16]; default: 16383;
+         *  Those bits are used to configure the size of the second section of prelock on
+         *  L1-ICache3, which should be used together with L1_ICACHE3_PRELOCK_SCT1_ADDR_REG
+         */
+        uint32_t l1_icache3_prelock_sct1_size:14;
+        uint32_t reserved_30:2;
+    };
+    uint32_t val;
+} extmem_l1_icache3_prelock_sct_size_reg_t;
+
+/** Type of l1_cache_prelock_conf register
+ *  L1 Cache prelock configure register
+ */
+typedef union {
+    struct {
+        /** l1_cache_prelock_sct0_en : R/W; bitpos: [0]; default: 0;
+         *  The bit is used to enable the first section of prelock function on L1-Cache.
+         */
+        uint32_t l1_cache_prelock_sct0_en:1;
+        /** l1_cache_prelock_sct1_en : R/W; bitpos: [1]; default: 0;
+         *  The bit is used to enable the second section of prelock function on L1-Cache.
+         */
+        uint32_t l1_cache_prelock_sct1_en:1;
+        /** l1_cache_prelock_rgid : HRO; bitpos: [5:2]; default: 0;
+         *  The bit is used to set  the gid of l1 cache prelock.
+         */
+        uint32_t l1_cache_prelock_rgid:4;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} extmem_l1_cache_prelock_conf_reg_t;
+
+/** Type of l1_cache_prelock_sct0_addr register
+ *  L1 Cache prelock section0 address configure register
+ */
+typedef union {
+    struct {
+        /** l1_cache_prelock_sct0_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of the first section of
+         *  prelock on L1-Cache, which should be used together with
+         *  L1_CACHE_PRELOCK_SCT0_SIZE_REG
+         */
+        uint32_t l1_cache_prelock_sct0_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_cache_prelock_sct0_addr_reg_t;
+
+/** Type of l1_dcache_prelock_sct1_addr register
+ *  L1 Cache prelock section1 address configure register
+ */
+typedef union {
+    struct {
+        /** l1_cache_prelock_sct1_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of the second section of
+         *  prelock on L1-Cache, which should be used together with
+         *  L1_CACHE_PRELOCK_SCT1_SIZE_REG
+         */
+        uint32_t l1_cache_prelock_sct1_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_dcache_prelock_sct1_addr_reg_t;
+
+/** Type of l1_dcache_prelock_sct_size register
+ *  L1  Cache prelock section size configure register
+ */
+typedef union {
+    struct {
+        /** l1_cache_prelock_sct0_size : R/W; bitpos: [13:0]; default: 16383;
+         *  Those bits are used to configure the size of the first section of prelock on
+         *  L1-Cache, which should be used together with L1_CACHE_PRELOCK_SCT0_ADDR_REG
+         */
+        uint32_t l1_cache_prelock_sct0_size:14;
+        uint32_t reserved_14:2;
+        /** l1_cache_prelock_sct1_size : R/W; bitpos: [29:16]; default: 16383;
+         *  Those bits are used to configure the size of the second section of prelock on
+         *  L1-Cache, which should be used together with L1_CACHE_PRELOCK_SCT1_ADDR_REG
+         */
+        uint32_t l1_cache_prelock_sct1_size:14;
+        uint32_t reserved_30:2;
+    };
+    uint32_t val;
+} extmem_l1_dcache_prelock_sct_size_reg_t;
+
+/** Type of l2_cache_prelock_conf register
+ *  L2 Cache prelock configure register
+ */
+typedef union {
+    struct {
+        /** l2_cache_prelock_sct0_en : HRO; bitpos: [0]; default: 0;
+         *  The bit is used to enable the first section of prelock function on L2-Cache.
+         */
+        uint32_t l2_cache_prelock_sct0_en:1;
+        /** l2_cache_prelock_sct1_en : HRO; bitpos: [1]; default: 0;
+         *  The bit is used to enable the second section of prelock function on L2-Cache.
+         */
+        uint32_t l2_cache_prelock_sct1_en:1;
+        /** l2_cache_prelock_rgid : HRO; bitpos: [5:2]; default: 0;
+         *  The bit is used to set  the gid of l2 cache prelock.
+         */
+        uint32_t l2_cache_prelock_rgid:4;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} extmem_l2_cache_prelock_conf_reg_t;
+
+/** Type of l2_cache_prelock_sct0_addr register
+ *  L2 Cache prelock section0 address configure register
+ */
+typedef union {
+    struct {
+        /** l2_cache_prelock_sct0_addr : HRO; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of the first section of
+         *  prelock on L2-Cache, which should be used together with
+         *  L2_CACHE_PRELOCK_SCT0_SIZE_REG
+         */
+        uint32_t l2_cache_prelock_sct0_addr:32;
+    };
+    uint32_t val;
+} extmem_l2_cache_prelock_sct0_addr_reg_t;
+
+/** Type of l2_cache_prelock_sct1_addr register
+ *  L2 Cache prelock section1 address configure register
+ */
+typedef union {
+    struct {
+        /** l2_cache_prelock_sct1_addr : HRO; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of the second section of
+         *  prelock on L2-Cache, which should be used together with
+         *  L2_CACHE_PRELOCK_SCT1_SIZE_REG
+         */
+        uint32_t l2_cache_prelock_sct1_addr:32;
+    };
+    uint32_t val;
+} extmem_l2_cache_prelock_sct1_addr_reg_t;
+
+/** Type of l2_cache_prelock_sct_size register
+ *  L2 Cache prelock section size configure register
+ */
+typedef union {
+    struct {
+        /** l2_cache_prelock_sct0_size : HRO; bitpos: [15:0]; default: 65535;
+         *  Those bits are used to configure the size of the first section of prelock on
+         *  L2-Cache, which should be used together with L2_CACHE_PRELOCK_SCT0_ADDR_REG
+         */
+        uint32_t l2_cache_prelock_sct0_size:16;
+        /** l2_cache_prelock_sct1_size : HRO; bitpos: [31:16]; default: 65535;
+         *  Those bits are used to configure the size of the second section of prelock on
+         *  L2-Cache, which should be used together with L2_CACHE_PRELOCK_SCT1_ADDR_REG
+         */
+        uint32_t l2_cache_prelock_sct1_size:16;
+    };
+    uint32_t val;
+} extmem_l2_cache_prelock_sct_size_reg_t;
+
+
+/** Group: Lock Control and configuration registers */
+/** Type of cache_lock_ctrl register
+ *  Lock-class (manual lock) operation control register
+ */
+typedef union {
+    struct {
+        /** cache_lock_ena : R/W/SC; bitpos: [0]; default: 0;
+         *  The bit is used to enable lock operation. It will be cleared by hardware after lock
+         *  operation done
+         */
+        uint32_t cache_lock_ena:1;
+        /** cache_unlock_ena : R/W/SC; bitpos: [1]; default: 0;
+         *  The bit is used to enable unlock operation. It will be cleared by hardware after
+         *  unlock operation done
+         */
+        uint32_t cache_unlock_ena:1;
+        /** cache_lock_done : RO; bitpos: [2]; default: 1;
+         *  The bit is used to indicate whether unlock/lock operation is finished or not. 0:
+         *  not finished. 1: finished.
+         */
+        uint32_t cache_lock_done:1;
+        /** cache_lock_rgid : HRO; bitpos: [6:3]; default: 0;
+         *  The bit is used to set  the gid of cache lock/unlock.
+         */
+        uint32_t cache_lock_rgid:4;
+        uint32_t reserved_7:25;
+    };
+    uint32_t val;
+} extmem_cache_lock_ctrl_reg_t;
+
+/** Type of cache_lock_map register
+ *  Lock (manual lock) map configure register
+ */
+typedef union {
+    struct {
+        /** cache_lock_map : R/W; bitpos: [5:0]; default: 0;
+         *  Those bits are used to indicate which caches in the two-level cache structure will
+         *  apply this lock/unlock operation. [4]: L1-Cache
+         */
+        uint32_t cache_lock_map:6;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} extmem_cache_lock_map_reg_t;
+
+/** Type of cache_lock_addr register
+ *  Lock (manual lock) address configure register
+ */
+typedef union {
+    struct {
+        /** cache_lock_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of the lock/unlock
+         *  operation, which should be used together with CACHE_LOCK_SIZE_REG
+         */
+        uint32_t cache_lock_addr:32;
+    };
+    uint32_t val;
+} extmem_cache_lock_addr_reg_t;
+
+/** Type of cache_lock_size register
+ *  Lock (manual lock) size configure register
+ */
+typedef union {
+    struct {
+        /** cache_lock_size : R/W; bitpos: [15:0]; default: 0;
+         *  Those bits are used to configure the size of the lock/unlock operation, which
+         *  should be used together with CACHE_LOCK_ADDR_REG
+         */
+        uint32_t cache_lock_size:16;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} extmem_cache_lock_size_reg_t;
+
+
+/** Group: Sync Control and configuration registers */
+/** Type of cache_sync_ctrl register
+ *  Sync-class operation control register
+ */
+typedef union {
+    struct {
+        /** cache_invalidate_ena : R/W/SC; bitpos: [0]; default: 1;
+         *  The bit is used to enable invalidate operation. It will be cleared by hardware
+         *  after invalidate operation done. Note that this bit and the other sync-bits
+         *  (clean_ena, writeback_ena, writeback_invalidate_ena) are mutually exclusive, that
+         *  is, those bits can not be set to 1 at the same time.
+         */
+        uint32_t cache_invalidate_ena:1;
+        /** cache_clean_ena : R/W/SC; bitpos: [1]; default: 0;
+         *  The bit is used to enable clean operation. It will be cleared by hardware after
+         *  clean operation done. Note that this bit and the other sync-bits (invalidate_ena,
+         *  writeback_ena, writeback_invalidate_ena) are mutually exclusive, that is, those
+         *  bits can not be set to 1 at the same time.
+         */
+        uint32_t cache_clean_ena:1;
+        /** cache_writeback_ena : R/W/SC; bitpos: [2]; default: 0;
+         *  The bit is used to enable writeback operation. It will be cleared by hardware after
+         *  writeback operation done. Note that this bit and the other sync-bits
+         *  (invalidate_ena, clean_ena, writeback_invalidate_ena) are mutually exclusive, that
+         *  is, those bits can not be set to 1 at the same time.
+         */
+        uint32_t cache_writeback_ena:1;
+        /** cache_writeback_invalidate_ena : R/W/SC; bitpos: [3]; default: 0;
+         *  The bit is used to enable writeback-invalidate operation. It will be cleared by
+         *  hardware after writeback-invalidate operation done. Note that this bit and the
+         *  other sync-bits (invalidate_ena, clean_ena, writeback_ena) are mutually exclusive,
+         *  that is, those bits can not be set to 1 at the same time.
+         */
+        uint32_t cache_writeback_invalidate_ena:1;
+        /** cache_sync_done : RO; bitpos: [4]; default: 0;
+         *  The bit is used to indicate whether sync operation (invalidate, clean, writeback,
+         *  writeback_invalidate) is finished or not. 0: not finished. 1: finished.
+         */
+        uint32_t cache_sync_done:1;
+        /** cache_sync_rgid : HRO; bitpos: [8:5]; default: 0;
+         *  The bit is used to set  the gid of cache sync operation (invalidate, clean,
+         *  writeback, writeback_invalidate)
+         */
+        uint32_t cache_sync_rgid:4;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} extmem_cache_sync_ctrl_reg_t;
+
+/** Type of cache_sync_map register
+ *  Sync map configure register
+ */
+typedef union {
+    struct {
+        /** cache_sync_map : R/W; bitpos: [5:0]; default: 63;
+         *  Those bits are used to indicate which caches in the two-level cache structure will
+         *  apply the sync operation.  [4]: L1-Cache
+         */
+        uint32_t cache_sync_map:6;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} extmem_cache_sync_map_reg_t;
+
+/** Type of cache_sync_addr register
+ *  Sync address configure register
+ */
+typedef union {
+    struct {
+        /** cache_sync_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of the sync operation,
+         *  which should be used together with CACHE_SYNC_SIZE_REG
+         */
+        uint32_t cache_sync_addr:32;
+    };
+    uint32_t val;
+} extmem_cache_sync_addr_reg_t;
+
+/** Type of cache_sync_size register
+ *  Sync size configure register
+ */
+typedef union {
+    struct {
+        /** cache_sync_size : R/W; bitpos: [23:0]; default: 0;
+         *  Those bits are used to configure the size of the sync operation, which should be
+         *  used together with CACHE_SYNC_ADDR_REG
+         */
+        uint32_t cache_sync_size:24;
+        uint32_t reserved_24:8;
+    };
+    uint32_t val;
+} extmem_cache_sync_size_reg_t;
+
+
+/** Group: Preload Control and configuration registers */
+/** Type of l1_icache0_preload_ctrl register
+ *  L1 instruction Cache 0 preload-operation control register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_preload_ena : R/W/SC; bitpos: [0]; default: 0;
+         *  The bit is used to enable preload operation on L1-ICache0. It will be cleared by
+         *  hardware automatically after preload operation is done.
+         */
+        uint32_t l1_icache0_preload_ena:1;
+        /** l1_icache0_preload_done : RO; bitpos: [1]; default: 1;
+         *  The bit is used to indicate whether preload operation is finished or not. 0: not
+         *  finished. 1: finished.
+         */
+        uint32_t l1_icache0_preload_done:1;
+        /** l1_icache0_preload_order : HRO; bitpos: [2]; default: 0;
+         *  The bit is used to configure the direction of preload operation. 0: ascending, 1:
+         *  descending.
+         */
+        uint32_t l1_icache0_preload_order:1;
+        /** l1_icache0_preload_rgid : HRO; bitpos: [6:3]; default: 0;
+         *  The bit is used to set  the gid of l1 icache0 preload.
+         */
+        uint32_t l1_icache0_preload_rgid:4;
+        uint32_t reserved_7:25;
+    };
+    uint32_t val;
+} extmem_l1_icache0_preload_ctrl_reg_t;
+
+/** Type of l1_icache0_preload_addr register
+ *  L1 instruction Cache 0 preload address configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_preload_addr : HRO; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of preload on
+         *  L1-ICache0, which should be used together with L1_ICACHE0_PRELOAD_SIZE_REG
+         */
+        uint32_t l1_icache0_preload_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_icache0_preload_addr_reg_t;
+
+/** Type of l1_icache0_preload_size register
+ *  L1 instruction Cache 0 preload size configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_preload_size : HRO; bitpos: [13:0]; default: 0;
+         *  Those bits are used to configure the size of the first section of prelock on
+         *  L1-ICache0, which should be used together with L1_ICACHE0_PRELOAD_ADDR_REG
+         */
+        uint32_t l1_icache0_preload_size:14;
+        uint32_t reserved_14:18;
+    };
+    uint32_t val;
+} extmem_l1_icache0_preload_size_reg_t;
+
+/** Type of l1_icache1_preload_ctrl register
+ *  L1 instruction Cache 1 preload-operation control register
+ */
+typedef union {
+    struct {
+        /** l1_icache1_preload_ena : R/W/SC; bitpos: [0]; default: 0;
+         *  The bit is used to enable preload operation on L1-ICache1. It will be cleared by
+         *  hardware automatically after preload operation is done.
+         */
+        uint32_t l1_icache1_preload_ena:1;
+        /** l1_icache1_preload_done : RO; bitpos: [1]; default: 1;
+         *  The bit is used to indicate whether preload operation is finished or not. 0: not
+         *  finished. 1: finished.
+         */
+        uint32_t l1_icache1_preload_done:1;
+        /** l1_icache1_preload_order : HRO; bitpos: [2]; default: 0;
+         *  The bit is used to configure the direction of preload operation. 0: ascending, 1:
+         *  descending.
+         */
+        uint32_t l1_icache1_preload_order:1;
+        /** l1_icache1_preload_rgid : HRO; bitpos: [6:3]; default: 0;
+         *  The bit is used to set  the gid of l1 icache1 preload.
+         */
+        uint32_t l1_icache1_preload_rgid:4;
+        uint32_t reserved_7:25;
+    };
+    uint32_t val;
+} extmem_l1_icache1_preload_ctrl_reg_t;
+
+/** Type of l1_icache1_preload_addr register
+ *  L1 instruction Cache 1 preload address configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache1_preload_addr : HRO; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of preload on
+         *  L1-ICache1, which should be used together with L1_ICACHE1_PRELOAD_SIZE_REG
+         */
+        uint32_t l1_icache1_preload_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_icache1_preload_addr_reg_t;
+
+/** Type of l1_icache1_preload_size register
+ *  L1 instruction Cache 1 preload size configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache1_preload_size : HRO; bitpos: [13:0]; default: 0;
+         *  Those bits are used to configure the size of the first section of prelock on
+         *  L1-ICache1, which should be used together with L1_ICACHE1_PRELOAD_ADDR_REG
+         */
+        uint32_t l1_icache1_preload_size:14;
+        uint32_t reserved_14:18;
+    };
+    uint32_t val;
+} extmem_l1_icache1_preload_size_reg_t;
+
+/** Type of l1_icache2_preload_ctrl register
+ *  L1 instruction Cache 2 preload-operation control register
+ */
+typedef union {
+    struct {
+        /** l1_icache2_preload_ena : R/W/SC; bitpos: [0]; default: 0;
+         *  The bit is used to enable preload operation on L1-ICache2. It will be cleared by
+         *  hardware automatically after preload operation is done.
+         */
+        uint32_t l1_icache2_preload_ena:1;
+        /** l1_icache2_preload_done : RO; bitpos: [1]; default: 1;
+         *  The bit is used to indicate whether preload operation is finished or not. 0: not
+         *  finished. 1: finished.
+         */
+        uint32_t l1_icache2_preload_done:1;
+        /** l1_icache2_preload_order : HRO; bitpos: [2]; default: 0;
+         *  The bit is used to configure the direction of preload operation. 0: ascending, 1:
+         *  descending.
+         */
+        uint32_t l1_icache2_preload_order:1;
+        /** l1_icache2_preload_rgid : HRO; bitpos: [6:3]; default: 0;
+         *  The bit is used to set  the gid of l1 icache2 preload.
+         */
+        uint32_t l1_icache2_preload_rgid:4;
+        uint32_t reserved_7:25;
+    };
+    uint32_t val;
+} extmem_l1_icache2_preload_ctrl_reg_t;
+
+/** Type of l1_icache2_preload_addr register
+ *  L1 instruction Cache 2 preload address configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache2_preload_addr : HRO; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of preload on
+         *  L1-ICache2, which should be used together with L1_ICACHE2_PRELOAD_SIZE_REG
+         */
+        uint32_t l1_icache2_preload_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_icache2_preload_addr_reg_t;
+
+/** Type of l1_icache2_preload_size register
+ *  L1 instruction Cache 2 preload size configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache2_preload_size : HRO; bitpos: [13:0]; default: 0;
+         *  Those bits are used to configure the size of the first section of prelock on
+         *  L1-ICache2, which should be used together with L1_ICACHE2_PRELOAD_ADDR_REG
+         */
+        uint32_t l1_icache2_preload_size:14;
+        uint32_t reserved_14:18;
+    };
+    uint32_t val;
+} extmem_l1_icache2_preload_size_reg_t;
+
+/** Type of l1_icache3_preload_ctrl register
+ *  L1 instruction Cache 3 preload-operation control register
+ */
+typedef union {
+    struct {
+        /** l1_icache3_preload_ena : R/W/SC; bitpos: [0]; default: 0;
+         *  The bit is used to enable preload operation on L1-ICache3. It will be cleared by
+         *  hardware automatically after preload operation is done.
+         */
+        uint32_t l1_icache3_preload_ena:1;
+        /** l1_icache3_preload_done : RO; bitpos: [1]; default: 1;
+         *  The bit is used to indicate whether preload operation is finished or not. 0: not
+         *  finished. 1: finished.
+         */
+        uint32_t l1_icache3_preload_done:1;
+        /** l1_icache3_preload_order : HRO; bitpos: [2]; default: 0;
+         *  The bit is used to configure the direction of preload operation. 0: ascending, 1:
+         *  descending.
+         */
+        uint32_t l1_icache3_preload_order:1;
+        /** l1_icache3_preload_rgid : HRO; bitpos: [6:3]; default: 0;
+         *  The bit is used to set  the gid of l1 icache3 preload.
+         */
+        uint32_t l1_icache3_preload_rgid:4;
+        uint32_t reserved_7:25;
+    };
+    uint32_t val;
+} extmem_l1_icache3_preload_ctrl_reg_t;
+
+/** Type of l1_icache3_preload_addr register
+ *  L1 instruction Cache 3 preload address configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache3_preload_addr : HRO; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of preload on
+         *  L1-ICache3, which should be used together with L1_ICACHE3_PRELOAD_SIZE_REG
+         */
+        uint32_t l1_icache3_preload_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_icache3_preload_addr_reg_t;
+
+/** Type of l1_icache3_preload_size register
+ *  L1 instruction Cache 3 preload size configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache3_preload_size : HRO; bitpos: [13:0]; default: 0;
+         *  Those bits are used to configure the size of the first section of prelock on
+         *  L1-ICache3, which should be used together with L1_ICACHE3_PRELOAD_ADDR_REG
+         */
+        uint32_t l1_icache3_preload_size:14;
+        uint32_t reserved_14:18;
+    };
+    uint32_t val;
+} extmem_l1_icache3_preload_size_reg_t;
+
+/** Type of l1_cache_preload_ctrl register
+ *  L1 Cache  preload-operation control register
+ */
+typedef union {
+    struct {
+        /** l1_cache_preload_ena : R/W/SC; bitpos: [0]; default: 0;
+         *  The bit is used to enable preload operation on L1-Cache. It will be cleared by
+         *  hardware automatically after preload operation is done.
+         */
+        uint32_t l1_cache_preload_ena:1;
+        /** l1_cache_preload_done : RO; bitpos: [1]; default: 1;
+         *  The bit is used to indicate whether preload operation is finished or not. 0: not
+         *  finished. 1: finished.
+         */
+        uint32_t l1_cache_preload_done:1;
+        /** l1_cache_preload_order : R/W; bitpos: [2]; default: 0;
+         *  The bit is used to configure the direction of preload operation. 0: ascending, 1:
+         *  descending.
+         */
+        uint32_t l1_cache_preload_order:1;
+        /** l1_cache_preload_rgid : HRO; bitpos: [6:3]; default: 0;
+         *  The bit is used to set  the gid of l1 cache preload.
+         */
+        uint32_t l1_cache_preload_rgid:4;
+        uint32_t reserved_7:25;
+    };
+    uint32_t val;
+} extmem_l1_cache_preload_ctrl_reg_t;
+
+/** Type of l1_dcache_preload_addr register
+ *  L1 Cache  preload address configure register
+ */
+typedef union {
+    struct {
+        /** l1_cache_preload_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of preload on L1-Cache,
+         *  which should be used together with L1_CACHE_PRELOAD_SIZE_REG
+         */
+        uint32_t l1_cache_preload_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_dcache_preload_addr_reg_t;
+
+/** Type of l1_dcache_preload_size register
+ *  L1 Cache  preload size configure register
+ */
+typedef union {
+    struct {
+        /** l1_cache_preload_size : R/W; bitpos: [13:0]; default: 0;
+         *  Those bits are used to configure the size of the first section of prelock on
+         *  L1-Cache, which should be used together with L1_CACHE_PRELOAD_ADDR_REG
+         */
+        uint32_t l1_cache_preload_size:14;
+        uint32_t reserved_14:18;
+    };
+    uint32_t val;
+} extmem_l1_dcache_preload_size_reg_t;
+
+/** Type of l2_cache_preload_ctrl register
+ *  L2 Cache preload-operation control register
+ */
+typedef union {
+    struct {
+        /** l2_cache_preload_ena : R/W/SC; bitpos: [0]; default: 0;
+         *  The bit is used to enable preload operation on L2-Cache. It will be cleared by
+         *  hardware automatically after preload operation is done.
+         */
+        uint32_t l2_cache_preload_ena:1;
+        /** l2_cache_preload_done : RO; bitpos: [1]; default: 1;
+         *  The bit is used to indicate whether preload operation is finished or not. 0: not
+         *  finished. 1: finished.
+         */
+        uint32_t l2_cache_preload_done:1;
+        /** l2_cache_preload_order : HRO; bitpos: [2]; default: 0;
+         *  The bit is used to configure the direction of preload operation. 0: ascending, 1:
+         *  descending.
+         */
+        uint32_t l2_cache_preload_order:1;
+        /** l2_cache_preload_rgid : HRO; bitpos: [6:3]; default: 0;
+         *  The bit is used to set  the gid of l2 cache preload.
+         */
+        uint32_t l2_cache_preload_rgid:4;
+        uint32_t reserved_7:25;
+    };
+    uint32_t val;
+} extmem_l2_cache_preload_ctrl_reg_t;
+
+/** Type of l2_cache_preload_addr register
+ *  L2 Cache preload address configure register
+ */
+typedef union {
+    struct {
+        /** l2_cache_preload_addr : HRO; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of preload on L2-Cache,
+         *  which should be used together with L2_CACHE_PRELOAD_SIZE_REG
+         */
+        uint32_t l2_cache_preload_addr:32;
+    };
+    uint32_t val;
+} extmem_l2_cache_preload_addr_reg_t;
+
+/** Type of l2_cache_preload_size register
+ *  L2 Cache preload size configure register
+ */
+typedef union {
+    struct {
+        /** l2_cache_preload_size : HRO; bitpos: [15:0]; default: 0;
+         *  Those bits are used to configure the size of the first section of prelock on
+         *  L2-Cache, which should be used together with L2_CACHE_PRELOAD_ADDR_REG
+         */
+        uint32_t l2_cache_preload_size:16;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} extmem_l2_cache_preload_size_reg_t;
+
+
+/** Group: Autoload Control and configuration registers */
+/** Type of l1_icache0_autoload_ctrl register
+ *  L1 instruction Cache 0 autoload-operation control register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_autoload_ena : HRO; bitpos: [0]; default: 0;
+         *  The bit is used to enable and disable autoload operation on L1-ICache0.  1: enable,
+         *  0: disable.
+         */
+        uint32_t l1_icache0_autoload_ena:1;
+        /** l1_icache0_autoload_done : RO; bitpos: [1]; default: 1;
+         *  The bit is used to indicate whether autoload operation on L1-ICache0 is finished or
+         *  not. 0: not finished. 1: finished.
+         */
+        uint32_t l1_icache0_autoload_done:1;
+        /** l1_icache0_autoload_order : HRO; bitpos: [2]; default: 0;
+         *  The bit is used to configure the direction of autoload operation on L1-ICache0. 0:
+         *  ascending. 1: descending.
+         */
+        uint32_t l1_icache0_autoload_order:1;
+        /** l1_icache0_autoload_trigger_mode : HRO; bitpos: [4:3]; default: 0;
+         *  The field is used to configure trigger mode of autoload operation on L1-ICache0.
+         *  0/3: miss-trigger, 1: hit-trigger, 2: miss-hit-trigger.
+         */
+        uint32_t l1_icache0_autoload_trigger_mode:2;
+        uint32_t reserved_5:3;
+        /** l1_icache0_autoload_sct0_ena : HRO; bitpos: [8]; default: 0;
+         *  The bit is used to enable the first section for autoload operation on L1-ICache0.
+         */
+        uint32_t l1_icache0_autoload_sct0_ena:1;
+        /** l1_icache0_autoload_sct1_ena : HRO; bitpos: [9]; default: 0;
+         *  The bit is used to enable the second section for autoload operation on L1-ICache0.
+         */
+        uint32_t l1_icache0_autoload_sct1_ena:1;
+        /** l1_icache0_autoload_rgid : HRO; bitpos: [13:10]; default: 0;
+         *  The bit is used to set  the gid of l1 icache0 autoload.
+         */
+        uint32_t l1_icache0_autoload_rgid:4;
+        uint32_t reserved_14:18;
+    };
+    uint32_t val;
+} extmem_l1_icache0_autoload_ctrl_reg_t;
+
+/** Type of l1_icache0_autoload_sct0_addr register
+ *  L1 instruction Cache 0 autoload section 0 address configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_autoload_sct0_addr : HRO; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of the first section for
+         *  autoload operation on L1-ICache0. Note that it should be used together with
+         *  L1_ICACHE0_AUTOLOAD_SCT0_SIZE and L1_ICACHE_AUTOLOAD_SCT0_ENA.
+         */
+        uint32_t l1_icache0_autoload_sct0_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_icache0_autoload_sct0_addr_reg_t;
+
+/** Type of l1_icache0_autoload_sct0_size register
+ *  L1 instruction Cache 0 autoload section 0 size configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_autoload_sct0_size : HRO; bitpos: [27:0]; default: 0;
+         *  Those bits are used to configure the size of the first section for autoload
+         *  operation on L1-ICache0. Note that it should be used together with
+         *  L1_ICACHE0_AUTOLOAD_SCT0_ADDR and L1_ICACHE_AUTOLOAD_SCT0_ENA.
+         */
+        uint32_t l1_icache0_autoload_sct0_size:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} extmem_l1_icache0_autoload_sct0_size_reg_t;
+
+/** Type of l1_icache0_autoload_sct1_addr register
+ *  L1 instruction Cache 0 autoload section 1 address configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_autoload_sct1_addr : HRO; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of the second section
+         *  for autoload operation on L1-ICache0. Note that it should be used together with
+         *  L1_ICACHE0_AUTOLOAD_SCT1_SIZE and L1_ICACHE_AUTOLOAD_SCT1_ENA.
+         */
+        uint32_t l1_icache0_autoload_sct1_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_icache0_autoload_sct1_addr_reg_t;
+
+/** Type of l1_icache0_autoload_sct1_size register
+ *  L1 instruction Cache 0 autoload section 1 size configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_autoload_sct1_size : HRO; bitpos: [27:0]; default: 0;
+         *  Those bits are used to configure the size of the second section for autoload
+         *  operation on L1-ICache0. Note that it should be used together with
+         *  L1_ICACHE0_AUTOLOAD_SCT1_ADDR and L1_ICACHE_AUTOLOAD_SCT1_ENA.
+         */
+        uint32_t l1_icache0_autoload_sct1_size:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} extmem_l1_icache0_autoload_sct1_size_reg_t;
+
+/** Type of l1_icache1_autoload_ctrl register
+ *  L1 instruction Cache 1 autoload-operation control register
+ */
+typedef union {
+    struct {
+        /** l1_icache1_autoload_ena : HRO; bitpos: [0]; default: 0;
+         *  The bit is used to enable and disable autoload operation on L1-ICache1.  1: enable,
+         *  0: disable.
+         */
+        uint32_t l1_icache1_autoload_ena:1;
+        /** l1_icache1_autoload_done : RO; bitpos: [1]; default: 1;
+         *  The bit is used to indicate whether autoload operation on L1-ICache1 is finished or
+         *  not. 0: not finished. 1: finished.
+         */
+        uint32_t l1_icache1_autoload_done:1;
+        /** l1_icache1_autoload_order : HRO; bitpos: [2]; default: 0;
+         *  The bit is used to configure the direction of autoload operation on L1-ICache1. 0:
+         *  ascending. 1: descending.
+         */
+        uint32_t l1_icache1_autoload_order:1;
+        /** l1_icache1_autoload_trigger_mode : HRO; bitpos: [4:3]; default: 0;
+         *  The field is used to configure trigger mode of autoload operation on L1-ICache1.
+         *  0/3: miss-trigger, 1: hit-trigger, 2: miss-hit-trigger.
+         */
+        uint32_t l1_icache1_autoload_trigger_mode:2;
+        uint32_t reserved_5:3;
+        /** l1_icache1_autoload_sct0_ena : HRO; bitpos: [8]; default: 0;
+         *  The bit is used to enable the first section for autoload operation on L1-ICache1.
+         */
+        uint32_t l1_icache1_autoload_sct0_ena:1;
+        /** l1_icache1_autoload_sct1_ena : HRO; bitpos: [9]; default: 0;
+         *  The bit is used to enable the second section for autoload operation on L1-ICache1.
+         */
+        uint32_t l1_icache1_autoload_sct1_ena:1;
+        /** l1_icache1_autoload_rgid : HRO; bitpos: [13:10]; default: 0;
+         *  The bit is used to set  the gid of l1 icache1 autoload.
+         */
+        uint32_t l1_icache1_autoload_rgid:4;
+        uint32_t reserved_14:18;
+    };
+    uint32_t val;
+} extmem_l1_icache1_autoload_ctrl_reg_t;
+
+/** Type of l1_icache1_autoload_sct0_addr register
+ *  L1 instruction Cache 1 autoload section 0 address configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache1_autoload_sct0_addr : HRO; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of the first section for
+         *  autoload operation on L1-ICache1. Note that it should be used together with
+         *  L1_ICACHE1_AUTOLOAD_SCT0_SIZE and L1_ICACHE_AUTOLOAD_SCT0_ENA.
+         */
+        uint32_t l1_icache1_autoload_sct0_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_icache1_autoload_sct0_addr_reg_t;
+
+/** Type of l1_icache1_autoload_sct0_size register
+ *  L1 instruction Cache 1 autoload section 0 size configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache1_autoload_sct0_size : HRO; bitpos: [27:0]; default: 0;
+         *  Those bits are used to configure the size of the first section for autoload
+         *  operation on L1-ICache1. Note that it should be used together with
+         *  L1_ICACHE1_AUTOLOAD_SCT0_ADDR and L1_ICACHE_AUTOLOAD_SCT0_ENA.
+         */
+        uint32_t l1_icache1_autoload_sct0_size:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} extmem_l1_icache1_autoload_sct0_size_reg_t;
+
+/** Type of l1_icache1_autoload_sct1_addr register
+ *  L1 instruction Cache 1 autoload section 1 address configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache1_autoload_sct1_addr : HRO; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of the second section
+         *  for autoload operation on L1-ICache1. Note that it should be used together with
+         *  L1_ICACHE1_AUTOLOAD_SCT1_SIZE and L1_ICACHE_AUTOLOAD_SCT1_ENA.
+         */
+        uint32_t l1_icache1_autoload_sct1_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_icache1_autoload_sct1_addr_reg_t;
+
+/** Type of l1_icache1_autoload_sct1_size register
+ *  L1 instruction Cache 1 autoload section 1 size configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache1_autoload_sct1_size : HRO; bitpos: [27:0]; default: 0;
+         *  Those bits are used to configure the size of the second section for autoload
+         *  operation on L1-ICache1. Note that it should be used together with
+         *  L1_ICACHE1_AUTOLOAD_SCT1_ADDR and L1_ICACHE_AUTOLOAD_SCT1_ENA.
+         */
+        uint32_t l1_icache1_autoload_sct1_size:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} extmem_l1_icache1_autoload_sct1_size_reg_t;
+
+/** Type of l1_icache2_autoload_ctrl register
+ *  L1 instruction Cache 2 autoload-operation control register
+ */
+typedef union {
+    struct {
+        /** l1_icache2_autoload_ena : HRO; bitpos: [0]; default: 0;
+         *  The bit is used to enable and disable autoload operation on L1-ICache2.  1: enable,
+         *  0: disable.
+         */
+        uint32_t l1_icache2_autoload_ena:1;
+        /** l1_icache2_autoload_done : RO; bitpos: [1]; default: 1;
+         *  The bit is used to indicate whether autoload operation on L1-ICache2 is finished or
+         *  not. 0: not finished. 1: finished.
+         */
+        uint32_t l1_icache2_autoload_done:1;
+        /** l1_icache2_autoload_order : HRO; bitpos: [2]; default: 0;
+         *  The bit is used to configure the direction of autoload operation on L1-ICache2. 0:
+         *  ascending. 1: descending.
+         */
+        uint32_t l1_icache2_autoload_order:1;
+        /** l1_icache2_autoload_trigger_mode : HRO; bitpos: [4:3]; default: 0;
+         *  The field is used to configure trigger mode of autoload operation on L1-ICache2.
+         *  0/3: miss-trigger, 1: hit-trigger, 2: miss-hit-trigger.
+         */
+        uint32_t l1_icache2_autoload_trigger_mode:2;
+        uint32_t reserved_5:3;
+        /** l1_icache2_autoload_sct0_ena : HRO; bitpos: [8]; default: 0;
+         *  The bit is used to enable the first section for autoload operation on L1-ICache2.
+         */
+        uint32_t l1_icache2_autoload_sct0_ena:1;
+        /** l1_icache2_autoload_sct1_ena : HRO; bitpos: [9]; default: 0;
+         *  The bit is used to enable the second section for autoload operation on L1-ICache2.
+         */
+        uint32_t l1_icache2_autoload_sct1_ena:1;
+        /** l1_icache2_autoload_rgid : HRO; bitpos: [13:10]; default: 0;
+         *  The bit is used to set  the gid of l1 icache2 autoload.
+         */
+        uint32_t l1_icache2_autoload_rgid:4;
+        uint32_t reserved_14:18;
+    };
+    uint32_t val;
+} extmem_l1_icache2_autoload_ctrl_reg_t;
+
+/** Type of l1_icache2_autoload_sct0_addr register
+ *  L1 instruction Cache 2 autoload section 0 address configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache2_autoload_sct0_addr : HRO; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of the first section for
+         *  autoload operation on L1-ICache2. Note that it should be used together with
+         *  L1_ICACHE2_AUTOLOAD_SCT0_SIZE and L1_ICACHE_AUTOLOAD_SCT0_ENA.
+         */
+        uint32_t l1_icache2_autoload_sct0_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_icache2_autoload_sct0_addr_reg_t;
+
+/** Type of l1_icache2_autoload_sct0_size register
+ *  L1 instruction Cache 2 autoload section 0 size configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache2_autoload_sct0_size : HRO; bitpos: [27:0]; default: 0;
+         *  Those bits are used to configure the size of the first section for autoload
+         *  operation on L1-ICache2. Note that it should be used together with
+         *  L1_ICACHE2_AUTOLOAD_SCT0_ADDR and L1_ICACHE_AUTOLOAD_SCT0_ENA.
+         */
+        uint32_t l1_icache2_autoload_sct0_size:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} extmem_l1_icache2_autoload_sct0_size_reg_t;
+
+/** Type of l1_icache2_autoload_sct1_addr register
+ *  L1 instruction Cache 2 autoload section 1 address configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache2_autoload_sct1_addr : HRO; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of the second section
+         *  for autoload operation on L1-ICache2. Note that it should be used together with
+         *  L1_ICACHE2_AUTOLOAD_SCT1_SIZE and L1_ICACHE_AUTOLOAD_SCT1_ENA.
+         */
+        uint32_t l1_icache2_autoload_sct1_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_icache2_autoload_sct1_addr_reg_t;
+
+/** Type of l1_icache2_autoload_sct1_size register
+ *  L1 instruction Cache 2 autoload section 1 size configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache2_autoload_sct1_size : HRO; bitpos: [27:0]; default: 0;
+         *  Those bits are used to configure the size of the second section for autoload
+         *  operation on L1-ICache2. Note that it should be used together with
+         *  L1_ICACHE2_AUTOLOAD_SCT1_ADDR and L1_ICACHE_AUTOLOAD_SCT1_ENA.
+         */
+        uint32_t l1_icache2_autoload_sct1_size:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} extmem_l1_icache2_autoload_sct1_size_reg_t;
+
+/** Type of l1_icache3_autoload_ctrl register
+ *  L1 instruction Cache 3 autoload-operation control register
+ */
+typedef union {
+    struct {
+        /** l1_icache3_autoload_ena : HRO; bitpos: [0]; default: 0;
+         *  The bit is used to enable and disable autoload operation on L1-ICache3.  1: enable,
+         *  0: disable.
+         */
+        uint32_t l1_icache3_autoload_ena:1;
+        /** l1_icache3_autoload_done : RO; bitpos: [1]; default: 1;
+         *  The bit is used to indicate whether autoload operation on L1-ICache3 is finished or
+         *  not. 0: not finished. 1: finished.
+         */
+        uint32_t l1_icache3_autoload_done:1;
+        /** l1_icache3_autoload_order : HRO; bitpos: [2]; default: 0;
+         *  The bit is used to configure the direction of autoload operation on L1-ICache3. 0:
+         *  ascending. 1: descending.
+         */
+        uint32_t l1_icache3_autoload_order:1;
+        /** l1_icache3_autoload_trigger_mode : HRO; bitpos: [4:3]; default: 0;
+         *  The field is used to configure trigger mode of autoload operation on L1-ICache3.
+         *  0/3: miss-trigger, 1: hit-trigger, 2: miss-hit-trigger.
+         */
+        uint32_t l1_icache3_autoload_trigger_mode:2;
+        uint32_t reserved_5:3;
+        /** l1_icache3_autoload_sct0_ena : HRO; bitpos: [8]; default: 0;
+         *  The bit is used to enable the first section for autoload operation on L1-ICache3.
+         */
+        uint32_t l1_icache3_autoload_sct0_ena:1;
+        /** l1_icache3_autoload_sct1_ena : HRO; bitpos: [9]; default: 0;
+         *  The bit is used to enable the second section for autoload operation on L1-ICache3.
+         */
+        uint32_t l1_icache3_autoload_sct1_ena:1;
+        /** l1_icache3_autoload_rgid : HRO; bitpos: [13:10]; default: 0;
+         *  The bit is used to set  the gid of l1 icache3 autoload.
+         */
+        uint32_t l1_icache3_autoload_rgid:4;
+        uint32_t reserved_14:18;
+    };
+    uint32_t val;
+} extmem_l1_icache3_autoload_ctrl_reg_t;
+
+/** Type of l1_icache3_autoload_sct0_addr register
+ *  L1 instruction Cache 3 autoload section 0 address configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache3_autoload_sct0_addr : HRO; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of the first section for
+         *  autoload operation on L1-ICache3. Note that it should be used together with
+         *  L1_ICACHE3_AUTOLOAD_SCT0_SIZE and L1_ICACHE_AUTOLOAD_SCT0_ENA.
+         */
+        uint32_t l1_icache3_autoload_sct0_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_icache3_autoload_sct0_addr_reg_t;
+
+/** Type of l1_icache3_autoload_sct0_size register
+ *  L1 instruction Cache 3 autoload section 0 size configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache3_autoload_sct0_size : HRO; bitpos: [27:0]; default: 0;
+         *  Those bits are used to configure the size of the first section for autoload
+         *  operation on L1-ICache3. Note that it should be used together with
+         *  L1_ICACHE3_AUTOLOAD_SCT0_ADDR and L1_ICACHE_AUTOLOAD_SCT0_ENA.
+         */
+        uint32_t l1_icache3_autoload_sct0_size:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} extmem_l1_icache3_autoload_sct0_size_reg_t;
+
+/** Type of l1_icache3_autoload_sct1_addr register
+ *  L1 instruction Cache 3 autoload section 1 address configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache3_autoload_sct1_addr : HRO; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of the second section
+         *  for autoload operation on L1-ICache3. Note that it should be used together with
+         *  L1_ICACHE3_AUTOLOAD_SCT1_SIZE and L1_ICACHE_AUTOLOAD_SCT1_ENA.
+         */
+        uint32_t l1_icache3_autoload_sct1_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_icache3_autoload_sct1_addr_reg_t;
+
+/** Type of l1_icache3_autoload_sct1_size register
+ *  L1 instruction Cache 3 autoload section 1 size configure register
+ */
+typedef union {
+    struct {
+        /** l1_icache3_autoload_sct1_size : HRO; bitpos: [27:0]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache3_autoload_sct1_size:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} extmem_l1_icache3_autoload_sct1_size_reg_t;
+
+/** Type of l1_cache_autoload_ctrl register
+ *  L1 Cache autoload-operation control register
+ */
+typedef union {
+    struct {
+        /** l1_cache_autoload_ena : R/W; bitpos: [0]; default: 0;
+         *  The bit is used to enable and disable autoload operation on L1-Cache.  1: enable,
+         *  0: disable.
+         */
+        uint32_t l1_cache_autoload_ena:1;
+        /** l1_cache_autoload_done : RO; bitpos: [1]; default: 1;
+         *  The bit is used to indicate whether autoload operation on L1-Cache is finished or
+         *  not. 0: not finished. 1: finished.
+         */
+        uint32_t l1_cache_autoload_done:1;
+        /** l1_cache_autoload_order : R/W; bitpos: [2]; default: 0;
+         *  The bit is used to configure the direction of autoload operation on L1-Cache. 0:
+         *  ascending. 1: descending.
+         */
+        uint32_t l1_cache_autoload_order:1;
+        /** l1_cache_autoload_trigger_mode : R/W; bitpos: [4:3]; default: 0;
+         *  The field is used to configure trigger mode of autoload operation on L1-Cache. 0/3:
+         *  miss-trigger, 1: hit-trigger, 2: miss-hit-trigger.
+         */
+        uint32_t l1_cache_autoload_trigger_mode:2;
+        uint32_t reserved_5:3;
+        /** l1_cache_autoload_sct0_ena : R/W; bitpos: [8]; default: 0;
+         *  The bit is used to enable the first section for autoload operation on L1-Cache.
+         */
+        uint32_t l1_cache_autoload_sct0_ena:1;
+        /** l1_cache_autoload_sct1_ena : R/W; bitpos: [9]; default: 0;
+         *  The bit is used to enable the second section for autoload operation on L1-Cache.
+         */
+        uint32_t l1_cache_autoload_sct1_ena:1;
+        /** l1_cache_autoload_sct2_ena : HRO; bitpos: [10]; default: 0;
+         *  The bit is used to enable the third section for autoload operation on L1-Cache.
+         */
+        uint32_t l1_cache_autoload_sct2_ena:1;
+        /** l1_cache_autoload_sct3_ena : HRO; bitpos: [11]; default: 0;
+         *  The bit is used to enable the fourth section for autoload operation on L1-Cache.
+         */
+        uint32_t l1_cache_autoload_sct3_ena:1;
+        /** l1_cache_autoload_rgid : HRO; bitpos: [15:12]; default: 0;
+         *  The bit is used to set  the gid of l1 cache autoload.
+         */
+        uint32_t l1_cache_autoload_rgid:4;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} extmem_l1_cache_autoload_ctrl_reg_t;
+
+/** Type of l1_cache_autoload_sct0_addr register
+ *  L1 Cache autoload section 0 address configure register
+ */
+typedef union {
+    struct {
+        /** l1_cache_autoload_sct0_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of the first section for
+         *  autoload operation on L1-Cache. Note that it should be used together with
+         *  L1_CACHE_AUTOLOAD_SCT0_SIZE and L1_CACHE_AUTOLOAD_SCT0_ENA.
+         */
+        uint32_t l1_cache_autoload_sct0_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_cache_autoload_sct0_addr_reg_t;
+
+/** Type of l1_cache_autoload_sct0_size register
+ *  L1 Cache autoload section 0 size configure register
+ */
+typedef union {
+    struct {
+        /** l1_cache_autoload_sct0_size : R/W; bitpos: [27:0]; default: 0;
+         *  Those bits are used to configure the size of the first section for autoload
+         *  operation on L1-Cache. Note that it should be used together with
+         *  L1_CACHE_AUTOLOAD_SCT0_ADDR and L1_CACHE_AUTOLOAD_SCT0_ENA.
+         */
+        uint32_t l1_cache_autoload_sct0_size:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} extmem_l1_cache_autoload_sct0_size_reg_t;
+
+/** Type of l1_cache_autoload_sct1_addr register
+ *  L1 Cache autoload section 1 address configure register
+ */
+typedef union {
+    struct {
+        /** l1_cache_autoload_sct1_addr : R/W; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of the second section
+         *  for autoload operation on L1-Cache. Note that it should be used together with
+         *  L1_CACHE_AUTOLOAD_SCT1_SIZE and L1_CACHE_AUTOLOAD_SCT1_ENA.
+         */
+        uint32_t l1_cache_autoload_sct1_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_cache_autoload_sct1_addr_reg_t;
+
+/** Type of l1_cache_autoload_sct1_size register
+ *  L1 Cache autoload section 1 size configure register
+ */
+typedef union {
+    struct {
+        /** l1_cache_autoload_sct1_size : R/W; bitpos: [27:0]; default: 0;
+         *  Those bits are used to configure the size of the second section for autoload
+         *  operation on L1-Cache. Note that it should be used together with
+         *  L1_CACHE_AUTOLOAD_SCT1_ADDR and L1_CACHE_AUTOLOAD_SCT1_ENA.
+         */
+        uint32_t l1_cache_autoload_sct1_size:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} extmem_l1_cache_autoload_sct1_size_reg_t;
+
+/** Type of l1_cache_autoload_sct2_addr register
+ *  L1 Cache autoload section 2 address configure register
+ */
+typedef union {
+    struct {
+        /** l1_cache_autoload_sct2_addr : HRO; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of the third section for
+         *  autoload operation on L1-Cache. Note that it should be used together with
+         *  L1_CACHE_AUTOLOAD_SCT2_SIZE and L1_CACHE_AUTOLOAD_SCT2_ENA.
+         */
+        uint32_t l1_cache_autoload_sct2_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_cache_autoload_sct2_addr_reg_t;
+
+/** Type of l1_cache_autoload_sct2_size register
+ *  L1 Cache autoload section 2 size configure register
+ */
+typedef union {
+    struct {
+        /** l1_cache_autoload_sct2_size : HRO; bitpos: [27:0]; default: 0;
+         *  Those bits are used to configure the size of the third section for autoload
+         *  operation on L1-Cache. Note that it should be used together with
+         *  L1_CACHE_AUTOLOAD_SCT2_ADDR and L1_CACHE_AUTOLOAD_SCT2_ENA.
+         */
+        uint32_t l1_cache_autoload_sct2_size:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} extmem_l1_cache_autoload_sct2_size_reg_t;
+
+/** Type of l1_cache_autoload_sct3_addr register
+ *  L1 Cache autoload section 1 address configure register
+ */
+typedef union {
+    struct {
+        /** l1_cache_autoload_sct3_addr : HRO; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of the fourth section
+         *  for autoload operation on L1-Cache. Note that it should be used together with
+         *  L1_CACHE_AUTOLOAD_SCT3_SIZE and L1_CACHE_AUTOLOAD_SCT3_ENA.
+         */
+        uint32_t l1_cache_autoload_sct3_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_cache_autoload_sct3_addr_reg_t;
+
+/** Type of l1_cache_autoload_sct3_size register
+ *  L1 Cache autoload section 1 size configure register
+ */
+typedef union {
+    struct {
+        /** l1_cache_autoload_sct3_size : HRO; bitpos: [27:0]; default: 0;
+         *  Those bits are used to configure the size of the fourth section for autoload
+         *  operation on L1-Cache. Note that it should be used together with
+         *  L1_CACHE_AUTOLOAD_SCT3_ADDR and L1_CACHE_AUTOLOAD_SCT3_ENA.
+         */
+        uint32_t l1_cache_autoload_sct3_size:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} extmem_l1_cache_autoload_sct3_size_reg_t;
+
+/** Type of l2_cache_autoload_ctrl register
+ *  L2 Cache autoload-operation control register
+ */
+typedef union {
+    struct {
+        /** l2_cache_autoload_ena : HRO; bitpos: [0]; default: 0;
+         *  The bit is used to enable and disable autoload operation on L2-Cache.  1: enable,
+         *  0: disable.
+         */
+        uint32_t l2_cache_autoload_ena:1;
+        /** l2_cache_autoload_done : RO; bitpos: [1]; default: 1;
+         *  The bit is used to indicate whether autoload operation on L2-Cache is finished or
+         *  not. 0: not finished. 1: finished.
+         */
+        uint32_t l2_cache_autoload_done:1;
+        /** l2_cache_autoload_order : HRO; bitpos: [2]; default: 0;
+         *  The bit is used to configure the direction of autoload operation on L2-Cache. 0:
+         *  ascending. 1: descending.
+         */
+        uint32_t l2_cache_autoload_order:1;
+        /** l2_cache_autoload_trigger_mode : HRO; bitpos: [4:3]; default: 0;
+         *  The field is used to configure trigger mode of autoload operation on L2-Cache. 0/3:
+         *  miss-trigger, 1: hit-trigger, 2: miss-hit-trigger.
+         */
+        uint32_t l2_cache_autoload_trigger_mode:2;
+        uint32_t reserved_5:3;
+        /** l2_cache_autoload_sct0_ena : HRO; bitpos: [8]; default: 0;
+         *  The bit is used to enable the first section for autoload operation on L2-Cache.
+         */
+        uint32_t l2_cache_autoload_sct0_ena:1;
+        /** l2_cache_autoload_sct1_ena : HRO; bitpos: [9]; default: 0;
+         *  The bit is used to enable the second section for autoload operation on L2-Cache.
+         */
+        uint32_t l2_cache_autoload_sct1_ena:1;
+        /** l2_cache_autoload_sct2_ena : HRO; bitpos: [10]; default: 0;
+         *  The bit is used to enable the third section for autoload operation on L2-Cache.
+         */
+        uint32_t l2_cache_autoload_sct2_ena:1;
+        /** l2_cache_autoload_sct3_ena : HRO; bitpos: [11]; default: 0;
+         *  The bit is used to enable the fourth section for autoload operation on L2-Cache.
+         */
+        uint32_t l2_cache_autoload_sct3_ena:1;
+        /** l2_cache_autoload_rgid : HRO; bitpos: [15:12]; default: 0;
+         *  The bit is used to set  the gid of l2 cache autoload.
+         */
+        uint32_t l2_cache_autoload_rgid:4;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} extmem_l2_cache_autoload_ctrl_reg_t;
+
+/** Type of l2_cache_autoload_sct0_addr register
+ *  L2 Cache autoload section 0 address configure register
+ */
+typedef union {
+    struct {
+        /** l2_cache_autoload_sct0_addr : HRO; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of the first section for
+         *  autoload operation on L2-Cache. Note that it should be used together with
+         *  L2_CACHE_AUTOLOAD_SCT0_SIZE and L2_CACHE_AUTOLOAD_SCT0_ENA.
+         */
+        uint32_t l2_cache_autoload_sct0_addr:32;
+    };
+    uint32_t val;
+} extmem_l2_cache_autoload_sct0_addr_reg_t;
+
+/** Type of l2_cache_autoload_sct0_size register
+ *  L2 Cache autoload section 0 size configure register
+ */
+typedef union {
+    struct {
+        /** l2_cache_autoload_sct0_size : HRO; bitpos: [27:0]; default: 0;
+         *  Those bits are used to configure the size of the first section for autoload
+         *  operation on L2-Cache. Note that it should be used together with
+         *  L2_CACHE_AUTOLOAD_SCT0_ADDR and L2_CACHE_AUTOLOAD_SCT0_ENA.
+         */
+        uint32_t l2_cache_autoload_sct0_size:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} extmem_l2_cache_autoload_sct0_size_reg_t;
+
+/** Type of l2_cache_autoload_sct1_addr register
+ *  L2 Cache autoload section 1 address configure register
+ */
+typedef union {
+    struct {
+        /** l2_cache_autoload_sct1_addr : HRO; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of the second section
+         *  for autoload operation on L2-Cache. Note that it should be used together with
+         *  L2_CACHE_AUTOLOAD_SCT1_SIZE and L2_CACHE_AUTOLOAD_SCT1_ENA.
+         */
+        uint32_t l2_cache_autoload_sct1_addr:32;
+    };
+    uint32_t val;
+} extmem_l2_cache_autoload_sct1_addr_reg_t;
+
+/** Type of l2_cache_autoload_sct1_size register
+ *  L2 Cache autoload section 1 size configure register
+ */
+typedef union {
+    struct {
+        /** l2_cache_autoload_sct1_size : HRO; bitpos: [27:0]; default: 0;
+         *  Those bits are used to configure the size of the second section for autoload
+         *  operation on L2-Cache. Note that it should be used together with
+         *  L2_CACHE_AUTOLOAD_SCT1_ADDR and L2_CACHE_AUTOLOAD_SCT1_ENA.
+         */
+        uint32_t l2_cache_autoload_sct1_size:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} extmem_l2_cache_autoload_sct1_size_reg_t;
+
+/** Type of l2_cache_autoload_sct2_addr register
+ *  L2 Cache autoload section 2 address configure register
+ */
+typedef union {
+    struct {
+        /** l2_cache_autoload_sct2_addr : HRO; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of the third section for
+         *  autoload operation on L2-Cache. Note that it should be used together with
+         *  L2_CACHE_AUTOLOAD_SCT2_SIZE and L2_CACHE_AUTOLOAD_SCT2_ENA.
+         */
+        uint32_t l2_cache_autoload_sct2_addr:32;
+    };
+    uint32_t val;
+} extmem_l2_cache_autoload_sct2_addr_reg_t;
+
+/** Type of l2_cache_autoload_sct2_size register
+ *  L2 Cache autoload section 2 size configure register
+ */
+typedef union {
+    struct {
+        /** l2_cache_autoload_sct2_size : HRO; bitpos: [27:0]; default: 0;
+         *  Those bits are used to configure the size of the third section for autoload
+         *  operation on L2-Cache. Note that it should be used together with
+         *  L2_CACHE_AUTOLOAD_SCT2_ADDR and L2_CACHE_AUTOLOAD_SCT2_ENA.
+         */
+        uint32_t l2_cache_autoload_sct2_size:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} extmem_l2_cache_autoload_sct2_size_reg_t;
+
+/** Type of l2_cache_autoload_sct3_addr register
+ *  L2 Cache autoload section 3 address configure register
+ */
+typedef union {
+    struct {
+        /** l2_cache_autoload_sct3_addr : HRO; bitpos: [31:0]; default: 0;
+         *  Those bits are used to configure the start virtual address of the fourth section
+         *  for autoload operation on L2-Cache. Note that it should be used together with
+         *  L2_CACHE_AUTOLOAD_SCT3_SIZE and L2_CACHE_AUTOLOAD_SCT3_ENA.
+         */
+        uint32_t l2_cache_autoload_sct3_addr:32;
+    };
+    uint32_t val;
+} extmem_l2_cache_autoload_sct3_addr_reg_t;
+
+/** Type of l2_cache_autoload_sct3_size register
+ *  L2 Cache autoload section 3 size configure register
+ */
+typedef union {
+    struct {
+        /** l2_cache_autoload_sct3_size : HRO; bitpos: [27:0]; default: 0;
+         *  Those bits are used to configure the size of the fourth section for autoload
+         *  operation on L2-Cache. Note that it should be used together with
+         *  L2_CACHE_AUTOLOAD_SCT3_ADDR and L2_CACHE_AUTOLOAD_SCT3_ENA.
+         */
+        uint32_t l2_cache_autoload_sct3_size:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} extmem_l2_cache_autoload_sct3_size_reg_t;
+
+
+/** Group: Interrupt registers */
+/** Type of l1_cache_acs_cnt_int_ena register
+ *  Cache Access Counter Interrupt enable register
+ */
+typedef union {
+    struct {
+        /** l1_ibus0_ovf_int_ena : HRO; bitpos: [0]; default: 0;
+         *  The bit is used to enable interrupt of one of counters overflow that occurs in
+         *  L1-ICache0 due to bus0 accesses L1-ICache0.
+         */
+        uint32_t l1_ibus0_ovf_int_ena:1;
+        /** l1_ibus1_ovf_int_ena : HRO; bitpos: [1]; default: 0;
+         *  The bit is used to enable interrupt of one of counters overflow that occurs in
+         *  L1-ICache1 due to bus1 accesses L1-ICache1.
+         */
+        uint32_t l1_ibus1_ovf_int_ena:1;
+        /** l1_ibus2_ovf_int_ena : HRO; bitpos: [2]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_ibus2_ovf_int_ena:1;
+        /** l1_ibus3_ovf_int_ena : HRO; bitpos: [3]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_ibus3_ovf_int_ena:1;
+        /** l1_bus0_ovf_int_ena : R/W; bitpos: [4]; default: 0;
+         *  The bit is used to enable interrupt of one of counters overflow that occurs in
+         *  L1-DCache due to bus0 accesses L1-DCache.
+         */
+        uint32_t l1_bus0_ovf_int_ena:1;
+        /** l1_bus1_ovf_int_ena : R/W; bitpos: [5]; default: 0;
+         *  The bit is used to enable interrupt of one of counters overflow that occurs in
+         *  L1-DCache due to bus1 accesses L1-DCache.
+         */
+        uint32_t l1_bus1_ovf_int_ena:1;
+        /** l1_dbus2_ovf_int_ena : HRO; bitpos: [6]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_dbus2_ovf_int_ena:1;
+        /** l1_dbus3_ovf_int_ena : HRO; bitpos: [7]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_dbus3_ovf_int_ena:1;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} extmem_l1_cache_acs_cnt_int_ena_reg_t;
+
+/** Type of l1_cache_acs_cnt_int_clr register
+ *  Cache Access Counter Interrupt clear register
+ */
+typedef union {
+    struct {
+        /** l1_ibus0_ovf_int_clr : HRO; bitpos: [0]; default: 0;
+         *  The bit is used to clear counters overflow interrupt and counters in L1-ICache0 due
+         *  to bus0 accesses L1-ICache0.
+         */
+        uint32_t l1_ibus0_ovf_int_clr:1;
+        /** l1_ibus1_ovf_int_clr : HRO; bitpos: [1]; default: 0;
+         *  The bit is used to clear counters overflow interrupt and counters in L1-ICache1 due
+         *  to bus1 accesses L1-ICache1.
+         */
+        uint32_t l1_ibus1_ovf_int_clr:1;
+        /** l1_ibus2_ovf_int_clr : HRO; bitpos: [2]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_ibus2_ovf_int_clr:1;
+        /** l1_ibus3_ovf_int_clr : HRO; bitpos: [3]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_ibus3_ovf_int_clr:1;
+        /** l1_bus0_ovf_int_clr : WT; bitpos: [4]; default: 0;
+         *  The bit is used to clear counters overflow interrupt and counters in L1-DCache due
+         *  to bus0 accesses L1-DCache.
+         */
+        uint32_t l1_bus0_ovf_int_clr:1;
+        /** l1_bus1_ovf_int_clr : WT; bitpos: [5]; default: 0;
+         *  The bit is used to clear counters overflow interrupt and counters in L1-DCache due
+         *  to bus1 accesses L1-DCache.
+         */
+        uint32_t l1_bus1_ovf_int_clr:1;
+        /** l1_dbus2_ovf_int_clr : HRO; bitpos: [6]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_dbus2_ovf_int_clr:1;
+        /** l1_dbus3_ovf_int_clr : HRO; bitpos: [7]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_dbus3_ovf_int_clr:1;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} extmem_l1_cache_acs_cnt_int_clr_reg_t;
+
+/** Type of l1_cache_acs_cnt_int_raw register
+ *  Cache Access Counter Interrupt raw register
+ */
+typedef union {
+    struct {
+        /** l1_ibus0_ovf_int_raw : R/WTC/SS; bitpos: [0]; default: 0;
+         *  The raw bit of the interrupt of one of counters overflow that occurs in L1-ICache0
+         *  due to bus0 accesses L1-ICache0.
+         */
+        uint32_t l1_ibus0_ovf_int_raw:1;
+        /** l1_ibus1_ovf_int_raw : R/WTC/SS; bitpos: [1]; default: 0;
+         *  The raw bit of the interrupt of one of counters overflow that occurs in L1-ICache1
+         *  due to bus1 accesses L1-ICache1.
+         */
+        uint32_t l1_ibus1_ovf_int_raw:1;
+        /** l1_ibus2_ovf_int_raw : R/WTC/SS; bitpos: [2]; default: 0;
+         *  The raw bit of the interrupt of one of counters overflow that occurs in L1-ICache2
+         *  due to bus2 accesses L1-ICache2.
+         */
+        uint32_t l1_ibus2_ovf_int_raw:1;
+        /** l1_ibus3_ovf_int_raw : R/WTC/SS; bitpos: [3]; default: 0;
+         *  The raw bit of the interrupt of one of counters overflow that occurs in L1-ICache3
+         *  due to bus3 accesses L1-ICache3.
+         */
+        uint32_t l1_ibus3_ovf_int_raw:1;
+        /** l1_bus0_ovf_int_raw : R/WTC/SS; bitpos: [4]; default: 0;
+         *  The raw bit of the interrupt of one of counters overflow that occurs in L1-DCache
+         *  due to bus0 accesses L1-DCache.
+         */
+        uint32_t l1_bus0_ovf_int_raw:1;
+        /** l1_bus1_ovf_int_raw : R/WTC/SS; bitpos: [5]; default: 0;
+         *  The raw bit of the interrupt of one of counters overflow that occurs in L1-DCache
+         *  due to bus1 accesses L1-DCache.
+         */
+        uint32_t l1_bus1_ovf_int_raw:1;
+        /** l1_dbus2_ovf_int_raw : R/WTC/SS; bitpos: [6]; default: 0;
+         *  The raw bit of the interrupt of one of counters overflow that occurs in L1-DCache
+         *  due to bus2 accesses L1-DCache.
+         */
+        uint32_t l1_dbus2_ovf_int_raw:1;
+        /** l1_dbus3_ovf_int_raw : R/WTC/SS; bitpos: [7]; default: 0;
+         *  The raw bit of the interrupt of one of counters overflow that occurs in L1-DCache
+         *  due to bus3 accesses L1-DCache.
+         */
+        uint32_t l1_dbus3_ovf_int_raw:1;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} extmem_l1_cache_acs_cnt_int_raw_reg_t;
+
+/** Type of l1_cache_acs_cnt_int_st register
+ *  Cache Access Counter Interrupt status register
+ */
+typedef union {
+    struct {
+        /** l1_ibus0_ovf_int_st : HRO; bitpos: [0]; default: 0;
+         *  The bit indicates the interrupt status of one of counters overflow that occurs in
+         *  L1-ICache0 due to bus0 accesses L1-ICache0.
+         */
+        uint32_t l1_ibus0_ovf_int_st:1;
+        /** l1_ibus1_ovf_int_st : HRO; bitpos: [1]; default: 0;
+         *  The bit indicates the interrupt status of one of counters overflow that occurs in
+         *  L1-ICache1 due to bus1 accesses L1-ICache1.
+         */
+        uint32_t l1_ibus1_ovf_int_st:1;
+        /** l1_ibus2_ovf_int_st : HRO; bitpos: [2]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_ibus2_ovf_int_st:1;
+        /** l1_ibus3_ovf_int_st : HRO; bitpos: [3]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_ibus3_ovf_int_st:1;
+        /** l1_bus0_ovf_int_st : RO; bitpos: [4]; default: 0;
+         *  The bit indicates the interrupt status of one of counters overflow that occurs in
+         *  L1-DCache due to bus0 accesses L1-DCache.
+         */
+        uint32_t l1_bus0_ovf_int_st:1;
+        /** l1_bus1_ovf_int_st : RO; bitpos: [5]; default: 0;
+         *  The bit indicates the interrupt status of one of counters overflow that occurs in
+         *  L1-DCache due to bus1 accesses L1-DCache.
+         */
+        uint32_t l1_bus1_ovf_int_st:1;
+        /** l1_dbus2_ovf_int_st : HRO; bitpos: [6]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_dbus2_ovf_int_st:1;
+        /** l1_dbus3_ovf_int_st : HRO; bitpos: [7]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_dbus3_ovf_int_st:1;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} extmem_l1_cache_acs_cnt_int_st_reg_t;
+
+/** Type of l1_cache_acs_fail_int_ena register
+ *  Cache Access Fail Interrupt enable register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_fail_int_ena : HRO; bitpos: [0]; default: 0;
+         *  The bit is used to enable interrupt of access fail that occurs in L1-ICache0 due to
+         *  cpu accesses L1-ICache0.
+         */
+        uint32_t l1_icache0_fail_int_ena:1;
+        /** l1_icache1_fail_int_ena : HRO; bitpos: [1]; default: 0;
+         *  The bit is used to enable interrupt of access fail that occurs in L1-ICache1 due to
+         *  cpu accesses L1-ICache1.
+         */
+        uint32_t l1_icache1_fail_int_ena:1;
+        /** l1_icache2_fail_int_ena : HRO; bitpos: [2]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache2_fail_int_ena:1;
+        /** l1_icache3_fail_int_ena : HRO; bitpos: [3]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache3_fail_int_ena:1;
+        /** l1_cache_fail_int_ena : R/W; bitpos: [4]; default: 0;
+         *  The bit is used to enable interrupt of access fail that occurs in L1-DCache due to
+         *  cpu accesses L1-DCache.
+         */
+        uint32_t l1_cache_fail_int_ena:1;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} extmem_l1_cache_acs_fail_int_ena_reg_t;
+
+/** Type of l1_cache_acs_fail_int_clr register
+ *  L1-Cache Access Fail Interrupt clear register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_fail_int_clr : HRO; bitpos: [0]; default: 0;
+         *  The bit is used to clear interrupt of access fail that occurs in L1-ICache0 due to
+         *  cpu accesses L1-ICache0.
+         */
+        uint32_t l1_icache0_fail_int_clr:1;
+        /** l1_icache1_fail_int_clr : HRO; bitpos: [1]; default: 0;
+         *  The bit is used to clear interrupt of access fail that occurs in L1-ICache1 due to
+         *  cpu accesses L1-ICache1.
+         */
+        uint32_t l1_icache1_fail_int_clr:1;
+        /** l1_icache2_fail_int_clr : HRO; bitpos: [2]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache2_fail_int_clr:1;
+        /** l1_icache3_fail_int_clr : HRO; bitpos: [3]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache3_fail_int_clr:1;
+        /** l1_cache_fail_int_clr : WT; bitpos: [4]; default: 0;
+         *  The bit is used to clear interrupt of access fail that occurs in L1-DCache due to
+         *  cpu accesses L1-DCache.
+         */
+        uint32_t l1_cache_fail_int_clr:1;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} extmem_l1_cache_acs_fail_int_clr_reg_t;
+
+/** Type of l1_cache_acs_fail_int_raw register
+ *  Cache Access Fail Interrupt raw register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_fail_int_raw : R/WTC/SS; bitpos: [0]; default: 0;
+         *  The raw bit of the interrupt of access fail that occurs in L1-ICache0.
+         */
+        uint32_t l1_icache0_fail_int_raw:1;
+        /** l1_icache1_fail_int_raw : R/WTC/SS; bitpos: [1]; default: 0;
+         *  The raw bit of the interrupt of access fail that occurs in L1-ICache1.
+         */
+        uint32_t l1_icache1_fail_int_raw:1;
+        /** l1_icache2_fail_int_raw : R/WTC/SS; bitpos: [2]; default: 0;
+         *  The raw bit of the interrupt of access fail that occurs in L1-ICache2.
+         */
+        uint32_t l1_icache2_fail_int_raw:1;
+        /** l1_icache3_fail_int_raw : R/WTC/SS; bitpos: [3]; default: 0;
+         *  The raw bit of the interrupt of access fail that occurs in L1-ICache3.
+         */
+        uint32_t l1_icache3_fail_int_raw:1;
+        /** l1_cache_fail_int_raw : R/WTC/SS; bitpos: [4]; default: 0;
+         *  The raw bit of the interrupt of access fail that occurs in L1-DCache.
+         */
+        uint32_t l1_cache_fail_int_raw:1;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} extmem_l1_cache_acs_fail_int_raw_reg_t;
+
+/** Type of l1_cache_acs_fail_int_st register
+ *  Cache Access Fail Interrupt status register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_fail_int_st : HRO; bitpos: [0]; default: 0;
+         *  The bit indicates the interrupt status of access fail that occurs in L1-ICache0 due
+         *  to cpu accesses L1-ICache.
+         */
+        uint32_t l1_icache0_fail_int_st:1;
+        /** l1_icache1_fail_int_st : HRO; bitpos: [1]; default: 0;
+         *  The bit indicates the interrupt status of access fail that occurs in L1-ICache1 due
+         *  to cpu accesses L1-ICache.
+         */
+        uint32_t l1_icache1_fail_int_st:1;
+        /** l1_icache2_fail_int_st : HRO; bitpos: [2]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache2_fail_int_st:1;
+        /** l1_icache3_fail_int_st : HRO; bitpos: [3]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache3_fail_int_st:1;
+        /** l1_cache_fail_int_st : RO; bitpos: [4]; default: 0;
+         *  The bit indicates the interrupt status of access fail that occurs in L1-DCache due
+         *  to cpu accesses L1-DCache.
+         */
+        uint32_t l1_cache_fail_int_st:1;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} extmem_l1_cache_acs_fail_int_st_reg_t;
+
+/** Type of l1_cache_sync_preload_int_ena register
+ *  L1-Cache Access Fail Interrupt enable register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_pld_done_int_ena : HRO; bitpos: [0]; default: 0;
+         *  The bit is used to enable interrupt of L1-ICache0 preload-operation. If preload
+         *  operation is done, interrupt occurs.
+         */
+        uint32_t l1_icache0_pld_done_int_ena:1;
+        /** l1_icache1_pld_done_int_ena : HRO; bitpos: [1]; default: 0;
+         *  The bit is used to enable interrupt of L1-ICache1 preload-operation. If preload
+         *  operation is done, interrupt occurs.
+         */
+        uint32_t l1_icache1_pld_done_int_ena:1;
+        /** l1_icache2_pld_done_int_ena : HRO; bitpos: [2]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache2_pld_done_int_ena:1;
+        /** l1_icache3_pld_done_int_ena : HRO; bitpos: [3]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache3_pld_done_int_ena:1;
+        /** l1_cache_pld_done_int_ena : R/W; bitpos: [4]; default: 0;
+         *  The bit is used to enable interrupt of L1-Cache preload-operation. If preload
+         *  operation is done, interrupt occurs.
+         */
+        uint32_t l1_cache_pld_done_int_ena:1;
+        uint32_t reserved_5:1;
+        /** cache_sync_done_int_ena : R/W; bitpos: [6]; default: 0;
+         *  The bit is used to enable interrupt of Cache sync-operation done.
+         */
+        uint32_t cache_sync_done_int_ena:1;
+        /** l1_icache0_pld_err_int_ena : HRO; bitpos: [7]; default: 0;
+         *  The bit is used to enable interrupt of L1-ICache0 preload-operation error.
+         */
+        uint32_t l1_icache0_pld_err_int_ena:1;
+        /** l1_icache1_pld_err_int_ena : HRO; bitpos: [8]; default: 0;
+         *  The bit is used to enable interrupt of L1-ICache1 preload-operation error.
+         */
+        uint32_t l1_icache1_pld_err_int_ena:1;
+        /** l1_icache2_pld_err_int_ena : HRO; bitpos: [9]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache2_pld_err_int_ena:1;
+        /** l1_icache3_pld_err_int_ena : HRO; bitpos: [10]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache3_pld_err_int_ena:1;
+        /** l1_cache_pld_err_int_ena : R/W; bitpos: [11]; default: 0;
+         *  The bit is used to enable interrupt of L1-Cache preload-operation error.
+         */
+        uint32_t l1_cache_pld_err_int_ena:1;
+        uint32_t reserved_12:1;
+        /** cache_sync_err_int_ena : R/W; bitpos: [13]; default: 0;
+         *  The bit is used to enable interrupt of Cache sync-operation error.
+         */
+        uint32_t cache_sync_err_int_ena:1;
+        uint32_t reserved_14:18;
+    };
+    uint32_t val;
+} extmem_l1_cache_sync_preload_int_ena_reg_t;
+
+/** Type of l1_cache_sync_preload_int_clr register
+ *  Sync Preload operation Interrupt clear register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_pld_done_int_clr : HRO; bitpos: [0]; default: 0;
+         *  The bit is used to clear interrupt that occurs only when L1-ICache0
+         *  preload-operation is done.
+         */
+        uint32_t l1_icache0_pld_done_int_clr:1;
+        /** l1_icache1_pld_done_int_clr : HRO; bitpos: [1]; default: 0;
+         *  The bit is used to clear interrupt that occurs only when L1-ICache1
+         *  preload-operation is done.
+         */
+        uint32_t l1_icache1_pld_done_int_clr:1;
+        /** l1_icache2_pld_done_int_clr : HRO; bitpos: [2]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache2_pld_done_int_clr:1;
+        /** l1_icache3_pld_done_int_clr : HRO; bitpos: [3]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache3_pld_done_int_clr:1;
+        /** l1_cache_pld_done_int_clr : WT; bitpos: [4]; default: 0;
+         *  The bit is used to clear interrupt that occurs only when L1-Cache preload-operation
+         *  is done.
+         */
+        uint32_t l1_cache_pld_done_int_clr:1;
+        uint32_t reserved_5:1;
+        /** cache_sync_done_int_clr : WT; bitpos: [6]; default: 0;
+         *  The bit is used to clear interrupt that occurs only when Cache sync-operation is
+         *  done.
+         */
+        uint32_t cache_sync_done_int_clr:1;
+        /** l1_icache0_pld_err_int_clr : HRO; bitpos: [7]; default: 0;
+         *  The bit is used to clear interrupt of L1-ICache0 preload-operation error.
+         */
+        uint32_t l1_icache0_pld_err_int_clr:1;
+        /** l1_icache1_pld_err_int_clr : HRO; bitpos: [8]; default: 0;
+         *  The bit is used to clear interrupt of L1-ICache1 preload-operation error.
+         */
+        uint32_t l1_icache1_pld_err_int_clr:1;
+        /** l1_icache2_pld_err_int_clr : HRO; bitpos: [9]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache2_pld_err_int_clr:1;
+        /** l1_icache3_pld_err_int_clr : HRO; bitpos: [10]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache3_pld_err_int_clr:1;
+        /** l1_cache_pld_err_int_clr : WT; bitpos: [11]; default: 0;
+         *  The bit is used to clear interrupt of L1-Cache preload-operation error.
+         */
+        uint32_t l1_cache_pld_err_int_clr:1;
+        uint32_t reserved_12:1;
+        /** cache_sync_err_int_clr : WT; bitpos: [13]; default: 0;
+         *  The bit is used to clear interrupt of Cache sync-operation error.
+         */
+        uint32_t cache_sync_err_int_clr:1;
+        uint32_t reserved_14:18;
+    };
+    uint32_t val;
+} extmem_l1_cache_sync_preload_int_clr_reg_t;
+
+/** Type of l1_cache_sync_preload_int_raw register
+ *  Sync Preload operation Interrupt raw register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_pld_done_int_raw : R/WTC/SS; bitpos: [0]; default: 0;
+         *  The raw bit of the interrupt that occurs only when L1-ICache0 preload-operation is
+         *  done.
+         */
+        uint32_t l1_icache0_pld_done_int_raw:1;
+        /** l1_icache1_pld_done_int_raw : R/WTC/SS; bitpos: [1]; default: 0;
+         *  The raw bit of the interrupt that occurs only when L1-ICache1 preload-operation is
+         *  done.
+         */
+        uint32_t l1_icache1_pld_done_int_raw:1;
+        /** l1_icache2_pld_done_int_raw : R/WTC/SS; bitpos: [2]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache2_pld_done_int_raw:1;
+        /** l1_icache3_pld_done_int_raw : R/WTC/SS; bitpos: [3]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache3_pld_done_int_raw:1;
+        /** l1_cache_pld_done_int_raw : R/WTC/SS; bitpos: [4]; default: 0;
+         *  The raw bit of the interrupt that occurs only when L1-Cache preload-operation is
+         *  done.
+         */
+        uint32_t l1_cache_pld_done_int_raw:1;
+        uint32_t reserved_5:1;
+        /** cache_sync_done_int_raw : R/WTC/SS; bitpos: [6]; default: 0;
+         *  The raw bit of the interrupt that occurs only when Cache sync-operation is done.
+         */
+        uint32_t cache_sync_done_int_raw:1;
+        /** l1_icache0_pld_err_int_raw : R/WTC/SS; bitpos: [7]; default: 0;
+         *  The raw bit of the interrupt that occurs only when L1-ICache0 preload-operation
+         *  error occurs.
+         */
+        uint32_t l1_icache0_pld_err_int_raw:1;
+        /** l1_icache1_pld_err_int_raw : R/WTC/SS; bitpos: [8]; default: 0;
+         *  The raw bit of the interrupt that occurs only when L1-ICache1 preload-operation
+         *  error occurs.
+         */
+        uint32_t l1_icache1_pld_err_int_raw:1;
+        /** l1_icache2_pld_err_int_raw : R/WTC/SS; bitpos: [9]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache2_pld_err_int_raw:1;
+        /** l1_icache3_pld_err_int_raw : R/WTC/SS; bitpos: [10]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache3_pld_err_int_raw:1;
+        /** l1_cache_pld_err_int_raw : R/WTC/SS; bitpos: [11]; default: 0;
+         *  The raw bit of the interrupt that occurs only when L1-Cache preload-operation error
+         *  occurs.
+         */
+        uint32_t l1_cache_pld_err_int_raw:1;
+        uint32_t reserved_12:1;
+        /** cache_sync_err_int_raw : R/WTC/SS; bitpos: [13]; default: 0;
+         *  The raw bit of the interrupt that occurs only when Cache sync-operation error
+         *  occurs.
+         */
+        uint32_t cache_sync_err_int_raw:1;
+        uint32_t reserved_14:18;
+    };
+    uint32_t val;
+} extmem_l1_cache_sync_preload_int_raw_reg_t;
+
+/** Type of l1_cache_sync_preload_int_st register
+ *  L1-Cache Access Fail Interrupt status register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_pld_done_int_st : HRO; bitpos: [0]; default: 0;
+         *  The bit indicates the status of the interrupt that occurs only when L1-ICache0
+         *  preload-operation is done.
+         */
+        uint32_t l1_icache0_pld_done_int_st:1;
+        /** l1_icache1_pld_done_int_st : HRO; bitpos: [1]; default: 0;
+         *  The bit indicates the status of the interrupt that occurs only when L1-ICache1
+         *  preload-operation is done.
+         */
+        uint32_t l1_icache1_pld_done_int_st:1;
+        /** l1_icache2_pld_done_int_st : HRO; bitpos: [2]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache2_pld_done_int_st:1;
+        /** l1_icache3_pld_done_int_st : HRO; bitpos: [3]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache3_pld_done_int_st:1;
+        /** l1_cache_pld_done_int_st : RO; bitpos: [4]; default: 0;
+         *  The bit indicates the status of the interrupt that occurs only when L1-Cache
+         *  preload-operation is done.
+         */
+        uint32_t l1_cache_pld_done_int_st:1;
+        uint32_t reserved_5:1;
+        /** cache_sync_done_int_st : RO; bitpos: [6]; default: 0;
+         *  The bit indicates the status of the interrupt that occurs only when Cache
+         *  sync-operation is done.
+         */
+        uint32_t cache_sync_done_int_st:1;
+        /** l1_icache0_pld_err_int_st : HRO; bitpos: [7]; default: 0;
+         *  The bit indicates the status of the interrupt of L1-ICache0 preload-operation error.
+         */
+        uint32_t l1_icache0_pld_err_int_st:1;
+        /** l1_icache1_pld_err_int_st : HRO; bitpos: [8]; default: 0;
+         *  The bit indicates the status of the interrupt of L1-ICache1 preload-operation error.
+         */
+        uint32_t l1_icache1_pld_err_int_st:1;
+        /** l1_icache2_pld_err_int_st : HRO; bitpos: [9]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache2_pld_err_int_st:1;
+        /** l1_icache3_pld_err_int_st : HRO; bitpos: [10]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache3_pld_err_int_st:1;
+        /** l1_cache_pld_err_int_st : RO; bitpos: [11]; default: 0;
+         *  The bit indicates the status of the interrupt of L1-Cache preload-operation error.
+         */
+        uint32_t l1_cache_pld_err_int_st:1;
+        uint32_t reserved_12:1;
+        /** cache_sync_err_int_st : RO; bitpos: [13]; default: 0;
+         *  The bit indicates the status of the interrupt of Cache sync-operation error.
+         */
+        uint32_t cache_sync_err_int_st:1;
+        uint32_t reserved_14:18;
+    };
+    uint32_t val;
+} extmem_l1_cache_sync_preload_int_st_reg_t;
+
+/** Type of l2_cache_acs_cnt_int_ena register
+ *  Cache Access Counter Interrupt enable register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:8;
+        /** l2_ibus0_ovf_int_ena : HRO; bitpos: [8]; default: 0;
+         *  The bit is used to enable interrupt of one of counters overflow that occurs in
+         *  L2-Cache due to bus0 accesses L2-Cache.
+         */
+        uint32_t l2_ibus0_ovf_int_ena:1;
+        /** l2_ibus1_ovf_int_ena : HRO; bitpos: [9]; default: 0;
+         *  The bit is used to enable interrupt of one of counters overflow that occurs in
+         *  L2-Cache due to bus1 accesses L2-Cache.
+         */
+        uint32_t l2_ibus1_ovf_int_ena:1;
+        /** l2_ibus2_ovf_int_ena : HRO; bitpos: [10]; default: 0;
+         *  Reserved
+         */
+        uint32_t l2_ibus2_ovf_int_ena:1;
+        /** l2_ibus3_ovf_int_ena : HRO; bitpos: [11]; default: 0;
+         *  Reserved
+         */
+        uint32_t l2_ibus3_ovf_int_ena:1;
+        /** l2_dbus0_ovf_int_ena : HRO; bitpos: [12]; default: 0;
+         *  The bit is used to enable interrupt of one of counters overflow that occurs in
+         *  L2-Cache due to bus0 accesses L2-Cache.
+         */
+        uint32_t l2_dbus0_ovf_int_ena:1;
+        /** l2_dbus1_ovf_int_ena : HRO; bitpos: [13]; default: 0;
+         *  The bit is used to enable interrupt of one of counters overflow that occurs in
+         *  L2-Cache due to bus1 accesses L2-Cache.
+         */
+        uint32_t l2_dbus1_ovf_int_ena:1;
+        /** l2_dbus2_ovf_int_ena : HRO; bitpos: [14]; default: 0;
+         *  Reserved
+         */
+        uint32_t l2_dbus2_ovf_int_ena:1;
+        /** l2_dbus3_ovf_int_ena : HRO; bitpos: [15]; default: 0;
+         *  Reserved
+         */
+        uint32_t l2_dbus3_ovf_int_ena:1;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} extmem_l2_cache_acs_cnt_int_ena_reg_t;
+
+/** Type of l2_cache_acs_cnt_int_clr register
+ *  Cache Access Counter Interrupt clear register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:8;
+        /** l2_ibus0_ovf_int_clr : HRO; bitpos: [8]; default: 0;
+         *  The bit is used to clear counters overflow interrupt and counters in L2-Cache due
+         *  to bus0 accesses L2-Cache.
+         */
+        uint32_t l2_ibus0_ovf_int_clr:1;
+        /** l2_ibus1_ovf_int_clr : HRO; bitpos: [9]; default: 0;
+         *  The bit is used to clear counters overflow interrupt and counters in L2-Cache due
+         *  to bus1 accesses L2-Cache.
+         */
+        uint32_t l2_ibus1_ovf_int_clr:1;
+        /** l2_ibus2_ovf_int_clr : HRO; bitpos: [10]; default: 0;
+         *  Reserved
+         */
+        uint32_t l2_ibus2_ovf_int_clr:1;
+        /** l2_ibus3_ovf_int_clr : HRO; bitpos: [11]; default: 0;
+         *  Reserved
+         */
+        uint32_t l2_ibus3_ovf_int_clr:1;
+        /** l2_dbus0_ovf_int_clr : HRO; bitpos: [12]; default: 0;
+         *  The bit is used to clear counters overflow interrupt and counters in L2-Cache due
+         *  to bus0 accesses L2-Cache.
+         */
+        uint32_t l2_dbus0_ovf_int_clr:1;
+        /** l2_dbus1_ovf_int_clr : HRO; bitpos: [13]; default: 0;
+         *  The bit is used to clear counters overflow interrupt and counters in L2-Cache due
+         *  to bus1 accesses L2-Cache.
+         */
+        uint32_t l2_dbus1_ovf_int_clr:1;
+        /** l2_dbus2_ovf_int_clr : HRO; bitpos: [14]; default: 0;
+         *  Reserved
+         */
+        uint32_t l2_dbus2_ovf_int_clr:1;
+        /** l2_dbus3_ovf_int_clr : HRO; bitpos: [15]; default: 0;
+         *  Reserved
+         */
+        uint32_t l2_dbus3_ovf_int_clr:1;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} extmem_l2_cache_acs_cnt_int_clr_reg_t;
+
+/** Type of l2_cache_acs_cnt_int_raw register
+ *  Cache Access Counter Interrupt raw register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:8;
+        /** l2_ibus0_ovf_int_raw : R/WTC/SS; bitpos: [8]; default: 0;
+         *  The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache
+         *  due to bus0 accesses L2-ICache0.
+         */
+        uint32_t l2_ibus0_ovf_int_raw:1;
+        /** l2_ibus1_ovf_int_raw : R/WTC/SS; bitpos: [9]; default: 0;
+         *  The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache
+         *  due to bus1 accesses L2-ICache1.
+         */
+        uint32_t l2_ibus1_ovf_int_raw:1;
+        /** l2_ibus2_ovf_int_raw : R/WTC/SS; bitpos: [10]; default: 0;
+         *  The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache
+         *  due to bus2 accesses L2-ICache2.
+         */
+        uint32_t l2_ibus2_ovf_int_raw:1;
+        /** l2_ibus3_ovf_int_raw : R/WTC/SS; bitpos: [11]; default: 0;
+         *  The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache
+         *  due to bus3 accesses L2-ICache3.
+         */
+        uint32_t l2_ibus3_ovf_int_raw:1;
+        /** l2_dbus0_ovf_int_raw : R/WTC/SS; bitpos: [12]; default: 0;
+         *  The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache
+         *  due to bus0 accesses L2-DCache.
+         */
+        uint32_t l2_dbus0_ovf_int_raw:1;
+        /** l2_dbus1_ovf_int_raw : R/WTC/SS; bitpos: [13]; default: 0;
+         *  The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache
+         *  due to bus1 accesses L2-DCache.
+         */
+        uint32_t l2_dbus1_ovf_int_raw:1;
+        /** l2_dbus2_ovf_int_raw : R/WTC/SS; bitpos: [14]; default: 0;
+         *  The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache
+         *  due to bus2 accesses L2-DCache.
+         */
+        uint32_t l2_dbus2_ovf_int_raw:1;
+        /** l2_dbus3_ovf_int_raw : R/WTC/SS; bitpos: [15]; default: 0;
+         *  The raw bit of the interrupt of one of counters overflow that occurs in L2-Cache
+         *  due to bus3 accesses L2-DCache.
+         */
+        uint32_t l2_dbus3_ovf_int_raw:1;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} extmem_l2_cache_acs_cnt_int_raw_reg_t;
+
+/** Type of l2_cache_acs_cnt_int_st register
+ *  Cache Access Counter Interrupt status register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:8;
+        /** l2_ibus0_ovf_int_st : HRO; bitpos: [8]; default: 0;
+         *  The bit indicates the interrupt status of one of counters overflow that occurs in
+         *  L2-Cache due to bus0 accesses L2-Cache.
+         */
+        uint32_t l2_ibus0_ovf_int_st:1;
+        /** l2_ibus1_ovf_int_st : HRO; bitpos: [9]; default: 0;
+         *  The bit indicates the interrupt status of one of counters overflow that occurs in
+         *  L2-Cache due to bus1 accesses L2-Cache.
+         */
+        uint32_t l2_ibus1_ovf_int_st:1;
+        /** l2_ibus2_ovf_int_st : HRO; bitpos: [10]; default: 0;
+         *  Reserved
+         */
+        uint32_t l2_ibus2_ovf_int_st:1;
+        /** l2_ibus3_ovf_int_st : HRO; bitpos: [11]; default: 0;
+         *  Reserved
+         */
+        uint32_t l2_ibus3_ovf_int_st:1;
+        /** l2_dbus0_ovf_int_st : HRO; bitpos: [12]; default: 0;
+         *  The bit indicates the interrupt status of one of counters overflow that occurs in
+         *  L2-Cache due to bus0 accesses L2-Cache.
+         */
+        uint32_t l2_dbus0_ovf_int_st:1;
+        /** l2_dbus1_ovf_int_st : HRO; bitpos: [13]; default: 0;
+         *  The bit indicates the interrupt status of one of counters overflow that occurs in
+         *  L2-Cache due to bus1 accesses L2-Cache.
+         */
+        uint32_t l2_dbus1_ovf_int_st:1;
+        /** l2_dbus2_ovf_int_st : HRO; bitpos: [14]; default: 0;
+         *  Reserved
+         */
+        uint32_t l2_dbus2_ovf_int_st:1;
+        /** l2_dbus3_ovf_int_st : HRO; bitpos: [15]; default: 0;
+         *  Reserved
+         */
+        uint32_t l2_dbus3_ovf_int_st:1;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} extmem_l2_cache_acs_cnt_int_st_reg_t;
+
+/** Type of l2_cache_acs_fail_int_ena register
+ *  Cache Access Fail Interrupt enable register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:5;
+        /** l2_cache_fail_int_ena : HRO; bitpos: [5]; default: 0;
+         *  The bit is used to enable interrupt of access fail that occurs in L2-Cache due to
+         *  l1 cache accesses L2-Cache.
+         */
+        uint32_t l2_cache_fail_int_ena:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} extmem_l2_cache_acs_fail_int_ena_reg_t;
+
+/** Type of l2_cache_acs_fail_int_clr register
+ *  L1-Cache Access Fail Interrupt clear register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:5;
+        /** l2_cache_fail_int_clr : HRO; bitpos: [5]; default: 0;
+         *  The bit is used to clear interrupt of access fail that occurs in L2-Cache due to l1
+         *  cache accesses L2-Cache.
+         */
+        uint32_t l2_cache_fail_int_clr:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} extmem_l2_cache_acs_fail_int_clr_reg_t;
+
+/** Type of l2_cache_acs_fail_int_raw register
+ *  Cache Access Fail Interrupt raw register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:5;
+        /** l2_cache_fail_int_raw : R/WTC/SS; bitpos: [5]; default: 0;
+         *  The raw bit of the interrupt of access fail that occurs in L2-Cache.
+         */
+        uint32_t l2_cache_fail_int_raw:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} extmem_l2_cache_acs_fail_int_raw_reg_t;
+
+/** Type of l2_cache_acs_fail_int_st register
+ *  Cache Access Fail Interrupt status register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:5;
+        /** l2_cache_fail_int_st : HRO; bitpos: [5]; default: 0;
+         *  The bit indicates the interrupt status of access fail that occurs in L2-Cache due
+         *  to l1 cache accesses L2-Cache.
+         */
+        uint32_t l2_cache_fail_int_st:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} extmem_l2_cache_acs_fail_int_st_reg_t;
+
+/** Type of l2_cache_sync_preload_int_ena register
+ *  L1-Cache Access Fail Interrupt enable register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:5;
+        /** l2_cache_pld_done_int_ena : HRO; bitpos: [5]; default: 0;
+         *  The bit is used to enable interrupt of L2-Cache preload-operation done.
+         */
+        uint32_t l2_cache_pld_done_int_ena:1;
+        uint32_t reserved_6:6;
+        /** l2_cache_pld_err_int_ena : HRO; bitpos: [12]; default: 0;
+         *  The bit is used to enable interrupt of L2-Cache preload-operation error.
+         */
+        uint32_t l2_cache_pld_err_int_ena:1;
+        uint32_t reserved_13:19;
+    };
+    uint32_t val;
+} extmem_l2_cache_sync_preload_int_ena_reg_t;
+
+/** Type of l2_cache_sync_preload_int_clr register
+ *  Sync Preload operation Interrupt clear register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:5;
+        /** l2_cache_pld_done_int_clr : HRO; bitpos: [5]; default: 0;
+         *  The bit is used to clear interrupt that occurs only when L2-Cache preload-operation
+         *  is done.
+         */
+        uint32_t l2_cache_pld_done_int_clr:1;
+        uint32_t reserved_6:6;
+        /** l2_cache_pld_err_int_clr : HRO; bitpos: [12]; default: 0;
+         *  The bit is used to clear interrupt of L2-Cache preload-operation error.
+         */
+        uint32_t l2_cache_pld_err_int_clr:1;
+        uint32_t reserved_13:19;
+    };
+    uint32_t val;
+} extmem_l2_cache_sync_preload_int_clr_reg_t;
+
+/** Type of l2_cache_sync_preload_int_raw register
+ *  Sync Preload operation Interrupt raw register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:5;
+        /** l2_cache_pld_done_int_raw : R/WTC/SS; bitpos: [5]; default: 0;
+         *  The raw bit of the interrupt that occurs only when L2-Cache preload-operation is
+         *  done.
+         */
+        uint32_t l2_cache_pld_done_int_raw:1;
+        uint32_t reserved_6:6;
+        /** l2_cache_pld_err_int_raw : R/WTC/SS; bitpos: [12]; default: 0;
+         *  The raw bit of the interrupt that occurs only when L2-Cache preload-operation error
+         *  occurs.
+         */
+        uint32_t l2_cache_pld_err_int_raw:1;
+        uint32_t reserved_13:19;
+    };
+    uint32_t val;
+} extmem_l2_cache_sync_preload_int_raw_reg_t;
+
+/** Type of l2_cache_sync_preload_int_st register
+ *  L1-Cache Access Fail Interrupt status register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:5;
+        /** l2_cache_pld_done_int_st : HRO; bitpos: [5]; default: 0;
+         *  The bit indicates the status of the interrupt that occurs only when L2-Cache
+         *  preload-operation is done.
+         */
+        uint32_t l2_cache_pld_done_int_st:1;
+        uint32_t reserved_6:6;
+        /** l2_cache_pld_err_int_st : HRO; bitpos: [12]; default: 0;
+         *  The bit indicates the status of the interrupt of L2-Cache preload-operation error.
+         */
+        uint32_t l2_cache_pld_err_int_st:1;
+        uint32_t reserved_13:19;
+    };
+    uint32_t val;
+} extmem_l2_cache_sync_preload_int_st_reg_t;
+
+
+/** Group: Access Statistics registers */
+/** Type of l1_cache_acs_cnt_ctrl register
+ *  Cache Access Counter enable and clear register
+ */
+typedef union {
+    struct {
+        /** l1_ibus0_cnt_ena : HRO; bitpos: [0]; default: 0;
+         *  The bit is used to enable ibus0 counter in L1-ICache0.
+         */
+        uint32_t l1_ibus0_cnt_ena:1;
+        /** l1_ibus1_cnt_ena : HRO; bitpos: [1]; default: 0;
+         *  The bit is used to enable ibus1 counter in L1-ICache1.
+         */
+        uint32_t l1_ibus1_cnt_ena:1;
+        /** l1_ibus2_cnt_ena : HRO; bitpos: [2]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_ibus2_cnt_ena:1;
+        /** l1_ibus3_cnt_ena : HRO; bitpos: [3]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_ibus3_cnt_ena:1;
+        /** l1_bus0_cnt_ena : R/W; bitpos: [4]; default: 0;
+         *  The bit is used to enable dbus0 counter in L1-DCache.
+         */
+        uint32_t l1_bus0_cnt_ena:1;
+        /** l1_bus1_cnt_ena : R/W; bitpos: [5]; default: 0;
+         *  The bit is used to enable dbus1 counter in L1-DCache.
+         */
+        uint32_t l1_bus1_cnt_ena:1;
+        /** l1_dbus2_cnt_ena : HRO; bitpos: [6]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_dbus2_cnt_ena:1;
+        /** l1_dbus3_cnt_ena : HRO; bitpos: [7]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_dbus3_cnt_ena:1;
+        uint32_t reserved_8:8;
+        /** l1_ibus0_cnt_clr : HRO; bitpos: [16]; default: 0;
+         *  The bit is used to clear ibus0 counter in L1-ICache0.
+         */
+        uint32_t l1_ibus0_cnt_clr:1;
+        /** l1_ibus1_cnt_clr : HRO; bitpos: [17]; default: 0;
+         *  The bit is used to clear ibus1 counter in L1-ICache1.
+         */
+        uint32_t l1_ibus1_cnt_clr:1;
+        /** l1_ibus2_cnt_clr : HRO; bitpos: [18]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_ibus2_cnt_clr:1;
+        /** l1_ibus3_cnt_clr : HRO; bitpos: [19]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_ibus3_cnt_clr:1;
+        /** l1_bus0_cnt_clr : WT; bitpos: [20]; default: 0;
+         *  The bit is used to clear dbus0 counter in L1-DCache.
+         */
+        uint32_t l1_bus0_cnt_clr:1;
+        /** l1_bus1_cnt_clr : WT; bitpos: [21]; default: 0;
+         *  The bit is used to clear dbus1 counter in L1-DCache.
+         */
+        uint32_t l1_bus1_cnt_clr:1;
+        /** l1_dbus2_cnt_clr : HRO; bitpos: [22]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_dbus2_cnt_clr:1;
+        /** l1_dbus3_cnt_clr : HRO; bitpos: [23]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_dbus3_cnt_clr:1;
+        uint32_t reserved_24:8;
+    };
+    uint32_t val;
+} extmem_l1_cache_acs_cnt_ctrl_reg_t;
+
+/** Type of l1_ibus0_acs_hit_cnt register
+ *  L1-ICache bus0 Hit-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_ibus0_hit_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of hits when bus0 accesses L1-ICache0.
+         */
+        uint32_t l1_ibus0_hit_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_ibus0_acs_hit_cnt_reg_t;
+
+/** Type of l1_ibus0_acs_miss_cnt register
+ *  L1-ICache bus0 Miss-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_ibus0_miss_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of missing when bus0 accesses L1-ICache0.
+         */
+        uint32_t l1_ibus0_miss_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_ibus0_acs_miss_cnt_reg_t;
+
+/** Type of l1_ibus0_acs_conflict_cnt register
+ *  L1-ICache bus0 Conflict-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_ibus0_conflict_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of access-conflicts when bus0 accesses L1-ICache0.
+         */
+        uint32_t l1_ibus0_conflict_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_ibus0_acs_conflict_cnt_reg_t;
+
+/** Type of l1_ibus0_acs_nxtlvl_cnt register
+ *  L1-ICache bus0 Next-Level-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_ibus0_nxtlvl_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of times that L1-ICache accesses L2-Cache due to
+         *  bus0 accessing L1-ICache0.
+         */
+        uint32_t l1_ibus0_nxtlvl_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_ibus0_acs_nxtlvl_cnt_reg_t;
+
+/** Type of l1_ibus1_acs_hit_cnt register
+ *  L1-ICache bus1 Hit-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_ibus1_hit_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of hits when bus1 accesses L1-ICache1.
+         */
+        uint32_t l1_ibus1_hit_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_ibus1_acs_hit_cnt_reg_t;
+
+/** Type of l1_ibus1_acs_miss_cnt register
+ *  L1-ICache bus1 Miss-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_ibus1_miss_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of missing when bus1 accesses L1-ICache1.
+         */
+        uint32_t l1_ibus1_miss_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_ibus1_acs_miss_cnt_reg_t;
+
+/** Type of l1_ibus1_acs_conflict_cnt register
+ *  L1-ICache bus1 Conflict-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_ibus1_conflict_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of access-conflicts when bus1 accesses L1-ICache1.
+         */
+        uint32_t l1_ibus1_conflict_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_ibus1_acs_conflict_cnt_reg_t;
+
+/** Type of l1_ibus1_acs_nxtlvl_cnt register
+ *  L1-ICache bus1 Next-Level-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_ibus1_nxtlvl_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of times that L1-ICache accesses L2-Cache due to
+         *  bus1 accessing L1-ICache1.
+         */
+        uint32_t l1_ibus1_nxtlvl_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_ibus1_acs_nxtlvl_cnt_reg_t;
+
+/** Type of l1_ibus2_acs_hit_cnt register
+ *  L1-ICache bus2 Hit-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_ibus2_hit_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of hits when bus2 accesses L1-ICache2.
+         */
+        uint32_t l1_ibus2_hit_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_ibus2_acs_hit_cnt_reg_t;
+
+/** Type of l1_ibus2_acs_miss_cnt register
+ *  L1-ICache bus2 Miss-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_ibus2_miss_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of missing when bus2 accesses L1-ICache2.
+         */
+        uint32_t l1_ibus2_miss_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_ibus2_acs_miss_cnt_reg_t;
+
+/** Type of l1_ibus2_acs_conflict_cnt register
+ *  L1-ICache bus2 Conflict-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_ibus2_conflict_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of access-conflicts when bus2 accesses L1-ICache2.
+         */
+        uint32_t l1_ibus2_conflict_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_ibus2_acs_conflict_cnt_reg_t;
+
+/** Type of l1_ibus2_acs_nxtlvl_cnt register
+ *  L1-ICache bus2 Next-Level-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_ibus2_nxtlvl_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of times that L1-ICache accesses L2-Cache due to
+         *  bus2 accessing L1-ICache2.
+         */
+        uint32_t l1_ibus2_nxtlvl_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_ibus2_acs_nxtlvl_cnt_reg_t;
+
+/** Type of l1_ibus3_acs_hit_cnt register
+ *  L1-ICache bus3 Hit-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_ibus3_hit_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of hits when bus3 accesses L1-ICache3.
+         */
+        uint32_t l1_ibus3_hit_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_ibus3_acs_hit_cnt_reg_t;
+
+/** Type of l1_ibus3_acs_miss_cnt register
+ *  L1-ICache bus3 Miss-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_ibus3_miss_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of missing when bus3 accesses L1-ICache3.
+         */
+        uint32_t l1_ibus3_miss_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_ibus3_acs_miss_cnt_reg_t;
+
+/** Type of l1_ibus3_acs_conflict_cnt register
+ *  L1-ICache bus3 Conflict-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_ibus3_conflict_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of access-conflicts when bus3 accesses L1-ICache3.
+         */
+        uint32_t l1_ibus3_conflict_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_ibus3_acs_conflict_cnt_reg_t;
+
+/** Type of l1_ibus3_acs_nxtlvl_cnt register
+ *  L1-ICache bus3 Next-Level-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_ibus3_nxtlvl_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of times that L1-ICache accesses L2-Cache due to
+         *  bus3 accessing L1-ICache3.
+         */
+        uint32_t l1_ibus3_nxtlvl_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_ibus3_acs_nxtlvl_cnt_reg_t;
+
+/** Type of l1_bus0_acs_hit_cnt register
+ *  L1-Cache bus0 Hit-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_bus0_hit_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of hits when bus0 accesses L1-Cache.
+         */
+        uint32_t l1_bus0_hit_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_bus0_acs_hit_cnt_reg_t;
+
+/** Type of l1_bus0_acs_miss_cnt register
+ *  L1-Cache bus0 Miss-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_bus0_miss_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of missing when bus0 accesses L1-Cache.
+         */
+        uint32_t l1_bus0_miss_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_bus0_acs_miss_cnt_reg_t;
+
+/** Type of l1_bus0_acs_conflict_cnt register
+ *  L1-Cache bus0 Conflict-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_bus0_conflict_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of access-conflicts when bus0 accesses L1-Cache.
+         */
+        uint32_t l1_bus0_conflict_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_bus0_acs_conflict_cnt_reg_t;
+
+/** Type of l1_bus0_acs_nxtlvl_cnt register
+ *  L1-Cache bus0 Next-Level-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_bus0_nxtlvl_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of times that L1-Cache accesses L2-Cache due to
+         *  bus0 accessing L1-Cache.
+         */
+        uint32_t l1_bus0_nxtlvl_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_bus0_acs_nxtlvl_cnt_reg_t;
+
+/** Type of l1_bus1_acs_hit_cnt register
+ *  L1-Cache bus1 Hit-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_bus1_hit_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of hits when bus1 accesses L1-Cache.
+         */
+        uint32_t l1_bus1_hit_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_bus1_acs_hit_cnt_reg_t;
+
+/** Type of l1_bus1_acs_miss_cnt register
+ *  L1-Cache bus1 Miss-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_bus1_miss_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of missing when bus1 accesses L1-Cache.
+         */
+        uint32_t l1_bus1_miss_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_bus1_acs_miss_cnt_reg_t;
+
+/** Type of l1_bus1_acs_conflict_cnt register
+ *  L1-Cache bus1 Conflict-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_bus1_conflict_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of access-conflicts when bus1 accesses L1-Cache.
+         */
+        uint32_t l1_bus1_conflict_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_bus1_acs_conflict_cnt_reg_t;
+
+/** Type of l1_bus1_acs_nxtlvl_cnt register
+ *  L1-Cache bus1 Next-Level-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_bus1_nxtlvl_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of times that L1-Cache accesses L2-Cache due to
+         *  bus1 accessing L1-Cache.
+         */
+        uint32_t l1_bus1_nxtlvl_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_bus1_acs_nxtlvl_cnt_reg_t;
+
+/** Type of l1_dbus2_acs_hit_cnt register
+ *  L1-DCache bus2 Hit-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_dbus2_hit_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of hits when bus2 accesses L1-DCache.
+         */
+        uint32_t l1_dbus2_hit_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_dbus2_acs_hit_cnt_reg_t;
+
+/** Type of l1_dbus2_acs_miss_cnt register
+ *  L1-DCache bus2 Miss-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_dbus2_miss_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of missing when bus2 accesses L1-DCache.
+         */
+        uint32_t l1_dbus2_miss_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_dbus2_acs_miss_cnt_reg_t;
+
+/** Type of l1_dbus2_acs_conflict_cnt register
+ *  L1-DCache bus2 Conflict-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_dbus2_conflict_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of access-conflicts when bus2 accesses L1-DCache.
+         */
+        uint32_t l1_dbus2_conflict_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_dbus2_acs_conflict_cnt_reg_t;
+
+/** Type of l1_dbus2_acs_nxtlvl_cnt register
+ *  L1-DCache bus2 Next-Level-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_dbus2_nxtlvl_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of times that L1-DCache accesses L2-Cache due to
+         *  bus2 accessing L1-DCache.
+         */
+        uint32_t l1_dbus2_nxtlvl_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_dbus2_acs_nxtlvl_cnt_reg_t;
+
+/** Type of l1_dbus3_acs_hit_cnt register
+ *  L1-DCache bus3 Hit-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_dbus3_hit_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of hits when bus3 accesses L1-DCache.
+         */
+        uint32_t l1_dbus3_hit_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_dbus3_acs_hit_cnt_reg_t;
+
+/** Type of l1_dbus3_acs_miss_cnt register
+ *  L1-DCache bus3 Miss-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_dbus3_miss_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of missing when bus3 accesses L1-DCache.
+         */
+        uint32_t l1_dbus3_miss_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_dbus3_acs_miss_cnt_reg_t;
+
+/** Type of l1_dbus3_acs_conflict_cnt register
+ *  L1-DCache bus3 Conflict-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_dbus3_conflict_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of access-conflicts when bus3 accesses L1-DCache.
+         */
+        uint32_t l1_dbus3_conflict_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_dbus3_acs_conflict_cnt_reg_t;
+
+/** Type of l1_dbus3_acs_nxtlvl_cnt register
+ *  L1-DCache bus3 Next-Level-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l1_dbus3_nxtlvl_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of times that L1-DCache accesses L2-Cache due to
+         *  bus3 accessing L1-DCache.
+         */
+        uint32_t l1_dbus3_nxtlvl_cnt:32;
+    };
+    uint32_t val;
+} extmem_l1_dbus3_acs_nxtlvl_cnt_reg_t;
+
+/** Type of l2_cache_acs_cnt_ctrl register
+ *  Cache Access Counter enable and clear register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:8;
+        /** l2_ibus0_cnt_ena : HRO; bitpos: [8]; default: 0;
+         *  The bit is used to enable ibus0 counter in L2-Cache.
+         */
+        uint32_t l2_ibus0_cnt_ena:1;
+        /** l2_ibus1_cnt_ena : HRO; bitpos: [9]; default: 0;
+         *  The bit is used to enable ibus1 counter in L2-Cache.
+         */
+        uint32_t l2_ibus1_cnt_ena:1;
+        /** l2_ibus2_cnt_ena : HRO; bitpos: [10]; default: 0;
+         *  Reserved
+         */
+        uint32_t l2_ibus2_cnt_ena:1;
+        /** l2_ibus3_cnt_ena : HRO; bitpos: [11]; default: 0;
+         *  Reserved
+         */
+        uint32_t l2_ibus3_cnt_ena:1;
+        /** l2_dbus0_cnt_ena : HRO; bitpos: [12]; default: 0;
+         *  The bit is used to enable dbus0 counter in L2-Cache.
+         */
+        uint32_t l2_dbus0_cnt_ena:1;
+        /** l2_dbus1_cnt_ena : HRO; bitpos: [13]; default: 0;
+         *  The bit is used to enable dbus1 counter in L2-Cache.
+         */
+        uint32_t l2_dbus1_cnt_ena:1;
+        /** l2_dbus2_cnt_ena : HRO; bitpos: [14]; default: 0;
+         *  Reserved
+         */
+        uint32_t l2_dbus2_cnt_ena:1;
+        /** l2_dbus3_cnt_ena : HRO; bitpos: [15]; default: 0;
+         *  Reserved
+         */
+        uint32_t l2_dbus3_cnt_ena:1;
+        uint32_t reserved_16:8;
+        /** l2_ibus0_cnt_clr : HRO; bitpos: [24]; default: 0;
+         *  The bit is used to clear ibus0 counter in L2-Cache.
+         */
+        uint32_t l2_ibus0_cnt_clr:1;
+        /** l2_ibus1_cnt_clr : HRO; bitpos: [25]; default: 0;
+         *  The bit is used to clear ibus1 counter in L2-Cache.
+         */
+        uint32_t l2_ibus1_cnt_clr:1;
+        /** l2_ibus2_cnt_clr : HRO; bitpos: [26]; default: 0;
+         *  Reserved
+         */
+        uint32_t l2_ibus2_cnt_clr:1;
+        /** l2_ibus3_cnt_clr : HRO; bitpos: [27]; default: 0;
+         *  Reserved
+         */
+        uint32_t l2_ibus3_cnt_clr:1;
+        /** l2_dbus0_cnt_clr : HRO; bitpos: [28]; default: 0;
+         *  The bit is used to clear dbus0 counter in L2-Cache.
+         */
+        uint32_t l2_dbus0_cnt_clr:1;
+        /** l2_dbus1_cnt_clr : HRO; bitpos: [29]; default: 0;
+         *  The bit is used to clear dbus1 counter in L2-Cache.
+         */
+        uint32_t l2_dbus1_cnt_clr:1;
+        /** l2_dbus2_cnt_clr : HRO; bitpos: [30]; default: 0;
+         *  Reserved
+         */
+        uint32_t l2_dbus2_cnt_clr:1;
+        /** l2_dbus3_cnt_clr : HRO; bitpos: [31]; default: 0;
+         *  Reserved
+         */
+        uint32_t l2_dbus3_cnt_clr:1;
+    };
+    uint32_t val;
+} extmem_l2_cache_acs_cnt_ctrl_reg_t;
+
+/** Type of l2_ibus0_acs_hit_cnt register
+ *  L2-Cache bus0 Hit-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_ibus0_hit_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of hits when L1-ICache0 accesses L2-Cache due to
+         *  bus0 accessing L1-ICache0.
+         */
+        uint32_t l2_ibus0_hit_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_ibus0_acs_hit_cnt_reg_t;
+
+/** Type of l2_ibus0_acs_miss_cnt register
+ *  L2-Cache bus0 Miss-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_ibus0_miss_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of missing when L1-ICache0 accesses L2-Cache due to
+         *  bus0 accessing L1-ICache0.
+         */
+        uint32_t l2_ibus0_miss_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_ibus0_acs_miss_cnt_reg_t;
+
+/** Type of l2_ibus0_acs_conflict_cnt register
+ *  L2-Cache bus0 Conflict-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_ibus0_conflict_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of access-conflicts when L1-ICache0 accesses
+         *  L2-Cache due to bus0 accessing L1-ICache0.
+         */
+        uint32_t l2_ibus0_conflict_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_ibus0_acs_conflict_cnt_reg_t;
+
+/** Type of l2_ibus0_acs_nxtlvl_cnt register
+ *  L2-Cache bus0 Next-Level-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_ibus0_nxtlvl_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of times that L2-Cache accesses external memory due
+         *  to L1-ICache0 accessing L2-Cache due to bus0 accessing L1-ICache0.
+         */
+        uint32_t l2_ibus0_nxtlvl_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_ibus0_acs_nxtlvl_cnt_reg_t;
+
+/** Type of l2_ibus1_acs_hit_cnt register
+ *  L2-Cache bus1 Hit-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_ibus1_hit_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of hits when L1-ICache1 accesses L2-Cache due to
+         *  bus1 accessing L1-ICache1.
+         */
+        uint32_t l2_ibus1_hit_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_ibus1_acs_hit_cnt_reg_t;
+
+/** Type of l2_ibus1_acs_miss_cnt register
+ *  L2-Cache bus1 Miss-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_ibus1_miss_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of missing when L1-ICache1 accesses L2-Cache due to
+         *  bus1 accessing L1-ICache1.
+         */
+        uint32_t l2_ibus1_miss_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_ibus1_acs_miss_cnt_reg_t;
+
+/** Type of l2_ibus1_acs_conflict_cnt register
+ *  L2-Cache bus1 Conflict-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_ibus1_conflict_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of access-conflicts when L1-ICache1 accesses
+         *  L2-Cache due to bus1 accessing L1-ICache1.
+         */
+        uint32_t l2_ibus1_conflict_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_ibus1_acs_conflict_cnt_reg_t;
+
+/** Type of l2_ibus1_acs_nxtlvl_cnt register
+ *  L2-Cache bus1 Next-Level-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_ibus1_nxtlvl_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of times that L2-Cache accesses external memory due
+         *  to L1-ICache1 accessing L2-Cache due to bus1 accessing L1-ICache1.
+         */
+        uint32_t l2_ibus1_nxtlvl_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_ibus1_acs_nxtlvl_cnt_reg_t;
+
+/** Type of l2_ibus2_acs_hit_cnt register
+ *  L2-Cache bus2 Hit-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_ibus2_hit_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of hits when L1-ICache2 accesses L2-Cache due to
+         *  bus2 accessing L1-ICache2.
+         */
+        uint32_t l2_ibus2_hit_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_ibus2_acs_hit_cnt_reg_t;
+
+/** Type of l2_ibus2_acs_miss_cnt register
+ *  L2-Cache bus2 Miss-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_ibus2_miss_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of missing when L1-ICache2 accesses L2-Cache due to
+         *  bus2 accessing L1-ICache2.
+         */
+        uint32_t l2_ibus2_miss_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_ibus2_acs_miss_cnt_reg_t;
+
+/** Type of l2_ibus2_acs_conflict_cnt register
+ *  L2-Cache bus2 Conflict-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_ibus2_conflict_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of access-conflicts when L1-ICache2 accesses
+         *  L2-Cache due to bus2 accessing L1-ICache2.
+         */
+        uint32_t l2_ibus2_conflict_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_ibus2_acs_conflict_cnt_reg_t;
+
+/** Type of l2_ibus2_acs_nxtlvl_cnt register
+ *  L2-Cache bus2 Next-Level-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_ibus2_nxtlvl_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of times that L2-Cache accesses external memory due
+         *  to L1-ICache2 accessing L2-Cache due to bus2 accessing L1-ICache2.
+         */
+        uint32_t l2_ibus2_nxtlvl_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_ibus2_acs_nxtlvl_cnt_reg_t;
+
+/** Type of l2_ibus3_acs_hit_cnt register
+ *  L2-Cache bus3 Hit-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_ibus3_hit_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of hits when L1-ICache3 accesses L2-Cache due to
+         *  bus3 accessing L1-ICache3.
+         */
+        uint32_t l2_ibus3_hit_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_ibus3_acs_hit_cnt_reg_t;
+
+/** Type of l2_ibus3_acs_miss_cnt register
+ *  L2-Cache bus3 Miss-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_ibus3_miss_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of missing when L1-ICache3 accesses L2-Cache due to
+         *  bus3 accessing L1-ICache3.
+         */
+        uint32_t l2_ibus3_miss_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_ibus3_acs_miss_cnt_reg_t;
+
+/** Type of l2_ibus3_acs_conflict_cnt register
+ *  L2-Cache bus3 Conflict-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_ibus3_conflict_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of access-conflicts when L1-ICache3 accesses
+         *  L2-Cache due to bus3 accessing L1-ICache3.
+         */
+        uint32_t l2_ibus3_conflict_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_ibus3_acs_conflict_cnt_reg_t;
+
+/** Type of l2_ibus3_acs_nxtlvl_cnt register
+ *  L2-Cache bus3 Next-Level-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_ibus3_nxtlvl_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of times that L2-Cache accesses external memory due
+         *  to L1-ICache3 accessing L2-Cache due to bus3 accessing L1-ICache3.
+         */
+        uint32_t l2_ibus3_nxtlvl_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_ibus3_acs_nxtlvl_cnt_reg_t;
+
+/** Type of l2_dbus0_acs_hit_cnt register
+ *  L2-Cache bus0 Hit-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_dbus0_hit_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of hits when L1-DCache accesses L2-Cache due to
+         *  bus0 accessing L1-DCache.
+         */
+        uint32_t l2_dbus0_hit_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_dbus0_acs_hit_cnt_reg_t;
+
+/** Type of l2_dbus0_acs_miss_cnt register
+ *  L2-Cache bus0 Miss-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_dbus0_miss_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of missing when L1-DCache accesses L2-Cache due to
+         *  bus0 accessing L1-DCache.
+         */
+        uint32_t l2_dbus0_miss_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_dbus0_acs_miss_cnt_reg_t;
+
+/** Type of l2_dbus0_acs_conflict_cnt register
+ *  L2-Cache bus0 Conflict-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_dbus0_conflict_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of access-conflicts when L1-DCache accesses
+         *  L2-Cache due to bus0 accessing L1-DCache.
+         */
+        uint32_t l2_dbus0_conflict_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_dbus0_acs_conflict_cnt_reg_t;
+
+/** Type of l2_dbus0_acs_nxtlvl_cnt register
+ *  L2-Cache bus0 Next-Level-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_dbus0_nxtlvl_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of times that L2-Cache accesses external memory due
+         *  to L1-DCache accessing L2-Cache due to bus0 accessing L1-DCache.
+         */
+        uint32_t l2_dbus0_nxtlvl_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_dbus0_acs_nxtlvl_cnt_reg_t;
+
+/** Type of l2_dbus1_acs_hit_cnt register
+ *  L2-Cache bus1 Hit-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_dbus1_hit_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of hits when L1-DCache accesses L2-Cache due to
+         *  bus1 accessing L1-DCache.
+         */
+        uint32_t l2_dbus1_hit_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_dbus1_acs_hit_cnt_reg_t;
+
+/** Type of l2_dbus1_acs_miss_cnt register
+ *  L2-Cache bus1 Miss-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_dbus1_miss_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of missing when L1-DCache accesses L2-Cache due to
+         *  bus1 accessing L1-DCache.
+         */
+        uint32_t l2_dbus1_miss_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_dbus1_acs_miss_cnt_reg_t;
+
+/** Type of l2_dbus1_acs_conflict_cnt register
+ *  L2-Cache bus1 Conflict-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_dbus1_conflict_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of access-conflicts when L1-DCache accesses
+         *  L2-Cache due to bus1 accessing L1-DCache.
+         */
+        uint32_t l2_dbus1_conflict_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_dbus1_acs_conflict_cnt_reg_t;
+
+/** Type of l2_dbus1_acs_nxtlvl_cnt register
+ *  L2-Cache bus1 Next-Level-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_dbus1_nxtlvl_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of times that L2-Cache accesses external memory due
+         *  to L1-DCache accessing L2-Cache due to bus1 accessing L1-DCache.
+         */
+        uint32_t l2_dbus1_nxtlvl_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_dbus1_acs_nxtlvl_cnt_reg_t;
+
+/** Type of l2_dbus2_acs_hit_cnt register
+ *  L2-Cache bus2 Hit-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_dbus2_hit_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of hits when L1-DCache accesses L2-Cache due to
+         *  bus2 accessing L1-DCache.
+         */
+        uint32_t l2_dbus2_hit_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_dbus2_acs_hit_cnt_reg_t;
+
+/** Type of l2_dbus2_acs_miss_cnt register
+ *  L2-Cache bus2 Miss-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_dbus2_miss_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of missing when L1-DCache accesses L2-Cache due to
+         *  bus2 accessing L1-DCache.
+         */
+        uint32_t l2_dbus2_miss_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_dbus2_acs_miss_cnt_reg_t;
+
+/** Type of l2_dbus2_acs_conflict_cnt register
+ *  L2-Cache bus2 Conflict-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_dbus2_conflict_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of access-conflicts when L1-DCache accesses
+         *  L2-Cache due to bus2 accessing L1-DCache.
+         */
+        uint32_t l2_dbus2_conflict_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_dbus2_acs_conflict_cnt_reg_t;
+
+/** Type of l2_dbus2_acs_nxtlvl_cnt register
+ *  L2-Cache bus2 Next-Level-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_dbus2_nxtlvl_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of times that L2-Cache accesses external memory due
+         *  to L1-DCache accessing L2-Cache due to bus2 accessing L1-DCache.
+         */
+        uint32_t l2_dbus2_nxtlvl_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_dbus2_acs_nxtlvl_cnt_reg_t;
+
+/** Type of l2_dbus3_acs_hit_cnt register
+ *  L2-Cache bus3 Hit-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_dbus3_hit_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of hits when L1-DCache accesses L2-Cache due to
+         *  bus3 accessing L1-DCache.
+         */
+        uint32_t l2_dbus3_hit_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_dbus3_acs_hit_cnt_reg_t;
+
+/** Type of l2_dbus3_acs_miss_cnt register
+ *  L2-Cache bus3 Miss-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_dbus3_miss_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of missing when L1-DCache accesses L2-Cache due to
+         *  bus3 accessing L1-DCache.
+         */
+        uint32_t l2_dbus3_miss_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_dbus3_acs_miss_cnt_reg_t;
+
+/** Type of l2_dbus3_acs_conflict_cnt register
+ *  L2-Cache bus3 Conflict-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_dbus3_conflict_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of access-conflicts when L1-DCache accesses
+         *  L2-Cache due to bus3 accessing L1-DCache.
+         */
+        uint32_t l2_dbus3_conflict_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_dbus3_acs_conflict_cnt_reg_t;
+
+/** Type of l2_dbus3_acs_nxtlvl_cnt register
+ *  L2-Cache bus3 Next-Level-Access Counter register
+ */
+typedef union {
+    struct {
+        /** l2_dbus3_nxtlvl_cnt : RO; bitpos: [31:0]; default: 0;
+         *  The register records the number of times that L2-Cache accesses external memory due
+         *  to L1-DCache accessing L2-Cache due to bus3 accessing L1-DCache.
+         */
+        uint32_t l2_dbus3_nxtlvl_cnt:32;
+    };
+    uint32_t val;
+} extmem_l2_dbus3_acs_nxtlvl_cnt_reg_t;
+
+
+/** Group: Access Fail Debug registers */
+/** Type of l1_icache0_acs_fail_id_attr register
+ *  L1-ICache0 Access Fail ID/attribution information register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_fail_id : RO; bitpos: [15:0]; default: 0;
+         *  The register records the ID of fail-access when cache0 accesses L1-ICache.
+         */
+        uint32_t l1_icache0_fail_id:16;
+        /** l1_icache0_fail_attr : RO; bitpos: [31:16]; default: 0;
+         *  The register records the attribution of fail-access when cache0 accesses L1-ICache.
+         */
+        uint32_t l1_icache0_fail_attr:16;
+    };
+    uint32_t val;
+} extmem_l1_icache0_acs_fail_id_attr_reg_t;
+
+/** Type of l1_icache0_acs_fail_addr register
+ *  L1-ICache0 Access Fail Address information register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_fail_addr : RO; bitpos: [31:0]; default: 0;
+         *  The register records the address of fail-access when cache0 accesses L1-ICache.
+         */
+        uint32_t l1_icache0_fail_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_icache0_acs_fail_addr_reg_t;
+
+/** Type of l1_icache1_acs_fail_id_attr register
+ *  L1-ICache0 Access Fail ID/attribution information register
+ */
+typedef union {
+    struct {
+        /** l1_icache1_fail_id : RO; bitpos: [15:0]; default: 0;
+         *  The register records the ID of fail-access when cache1 accesses L1-ICache.
+         */
+        uint32_t l1_icache1_fail_id:16;
+        /** l1_icache1_fail_attr : RO; bitpos: [31:16]; default: 0;
+         *  The register records the attribution of fail-access when cache1 accesses L1-ICache.
+         */
+        uint32_t l1_icache1_fail_attr:16;
+    };
+    uint32_t val;
+} extmem_l1_icache1_acs_fail_id_attr_reg_t;
+
+/** Type of l1_icache1_acs_fail_addr register
+ *  L1-ICache0 Access Fail Address information register
+ */
+typedef union {
+    struct {
+        /** l1_icache1_fail_addr : RO; bitpos: [31:0]; default: 0;
+         *  The register records the address of fail-access when cache1 accesses L1-ICache.
+         */
+        uint32_t l1_icache1_fail_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_icache1_acs_fail_addr_reg_t;
+
+/** Type of l1_icache2_acs_fail_id_attr register
+ *  L1-ICache0 Access Fail ID/attribution information register
+ */
+typedef union {
+    struct {
+        /** l1_icache2_fail_id : RO; bitpos: [15:0]; default: 0;
+         *  The register records the ID of fail-access when cache2 accesses L1-ICache.
+         */
+        uint32_t l1_icache2_fail_id:16;
+        /** l1_icache2_fail_attr : RO; bitpos: [31:16]; default: 0;
+         *  The register records the attribution of fail-access when cache2 accesses L1-ICache.
+         */
+        uint32_t l1_icache2_fail_attr:16;
+    };
+    uint32_t val;
+} extmem_l1_icache2_acs_fail_id_attr_reg_t;
+
+/** Type of l1_icache2_acs_fail_addr register
+ *  L1-ICache0 Access Fail Address information register
+ */
+typedef union {
+    struct {
+        /** l1_icache2_fail_addr : RO; bitpos: [31:0]; default: 0;
+         *  The register records the address of fail-access when cache2 accesses L1-ICache.
+         */
+        uint32_t l1_icache2_fail_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_icache2_acs_fail_addr_reg_t;
+
+/** Type of l1_icache3_acs_fail_id_attr register
+ *  L1-ICache0 Access Fail ID/attribution information register
+ */
+typedef union {
+    struct {
+        /** l1_icache3_fail_id : RO; bitpos: [15:0]; default: 0;
+         *  The register records the ID of fail-access when cache3 accesses L1-ICache.
+         */
+        uint32_t l1_icache3_fail_id:16;
+        /** l1_icache3_fail_attr : RO; bitpos: [31:16]; default: 0;
+         *  The register records the attribution of fail-access when cache3 accesses L1-ICache.
+         */
+        uint32_t l1_icache3_fail_attr:16;
+    };
+    uint32_t val;
+} extmem_l1_icache3_acs_fail_id_attr_reg_t;
+
+/** Type of l1_icache3_acs_fail_addr register
+ *  L1-ICache0 Access Fail Address information register
+ */
+typedef union {
+    struct {
+        /** l1_icache3_fail_addr : RO; bitpos: [31:0]; default: 0;
+         *  The register records the address of fail-access when cache3 accesses L1-ICache.
+         */
+        uint32_t l1_icache3_fail_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_icache3_acs_fail_addr_reg_t;
+
+/** Type of l1_cache_acs_fail_id_attr register
+ *  L1-Cache Access Fail ID/attribution information register
+ */
+typedef union {
+    struct {
+        /** l1_cache_fail_id : RO; bitpos: [15:0]; default: 0;
+         *  The register records the ID of fail-access when cache accesses L1-Cache.
+         */
+        uint32_t l1_cache_fail_id:16;
+        /** l1_cache_fail_attr : RO; bitpos: [31:16]; default: 0;
+         *  The register records the attribution of fail-access when cache accesses L1-Cache.
+         */
+        uint32_t l1_cache_fail_attr:16;
+    };
+    uint32_t val;
+} extmem_l1_cache_acs_fail_id_attr_reg_t;
+
+/** Type of l1_dcache_acs_fail_addr register
+ *  L1-Cache Access Fail Address information register
+ */
+typedef union {
+    struct {
+        /** l1_cache_fail_addr : RO; bitpos: [31:0]; default: 0;
+         *  The register records the address of fail-access when cache accesses L1-Cache.
+         */
+        uint32_t l1_cache_fail_addr:32;
+    };
+    uint32_t val;
+} extmem_l1_dcache_acs_fail_addr_reg_t;
+
+/** Type of l2_cache_acs_fail_id_attr register
+ *  L2-Cache Access Fail ID/attribution information register
+ */
+typedef union {
+    struct {
+        /** l2_cache_fail_id : RO; bitpos: [15:0]; default: 0;
+         *  The register records the ID of fail-access when L1-Cache accesses L2-Cache.
+         */
+        uint32_t l2_cache_fail_id:16;
+        /** l2_cache_fail_attr : RO; bitpos: [31:16]; default: 0;
+         *  The register records the attribution of fail-access when L1-Cache accesses L2-Cache
+         *  due to cache accessing L1-Cache.
+         */
+        uint32_t l2_cache_fail_attr:16;
+    };
+    uint32_t val;
+} extmem_l2_cache_acs_fail_id_attr_reg_t;
+
+/** Type of l2_cache_acs_fail_addr register
+ *  L2-Cache Access Fail Address information register
+ */
+typedef union {
+    struct {
+        /** l2_cache_fail_addr : RO; bitpos: [31:0]; default: 0;
+         *  The register records the address of fail-access when L1-Cache accesses L2-Cache.
+         */
+        uint32_t l2_cache_fail_addr:32;
+    };
+    uint32_t val;
+} extmem_l2_cache_acs_fail_addr_reg_t;
+
+
+/** Group: Operation Exception registers */
+/** Type of l1_cache_sync_preload_exception register
+ *  Cache Sync/Preload Operation exception register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_pld_err_code : RO; bitpos: [1:0]; default: 0;
+         *  The value 2 is Only available which means preload size is error in L1-ICache0.
+         */
+        uint32_t l1_icache0_pld_err_code:2;
+        /** l1_icache1_pld_err_code : RO; bitpos: [3:2]; default: 0;
+         *  The value 2 is Only available which means preload size is error in L1-ICache1.
+         */
+        uint32_t l1_icache1_pld_err_code:2;
+        /** l1_icache2_pld_err_code : RO; bitpos: [5:4]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache2_pld_err_code:2;
+        /** l1_icache3_pld_err_code : RO; bitpos: [7:6]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache3_pld_err_code:2;
+        /** l1_cache_pld_err_code : RO; bitpos: [9:8]; default: 0;
+         *  The value 2 is Only available which means preload size is error in L1-Cache.
+         */
+        uint32_t l1_cache_pld_err_code:2;
+        uint32_t reserved_10:2;
+        /** cache_sync_err_code : RO; bitpos: [13:12]; default: 0;
+         *  The values 0-2 are available which means sync map, command conflict and size are
+         *  error in Cache System.
+         */
+        uint32_t cache_sync_err_code:2;
+        uint32_t reserved_14:18;
+    };
+    uint32_t val;
+} extmem_l1_cache_sync_preload_exception_reg_t;
+
+/** Type of l2_cache_sync_preload_exception register
+ *  Cache Sync/Preload Operation exception register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:10;
+        /** l2_cache_pld_err_code : RO; bitpos: [11:10]; default: 0;
+         *  The value 2 is Only available which means preload size is error in L2-Cache.
+         */
+        uint32_t l2_cache_pld_err_code:2;
+        uint32_t reserved_12:20;
+    };
+    uint32_t val;
+} extmem_l2_cache_sync_preload_exception_reg_t;
+
+
+/** Group: Sync Reset control and configuration registers */
+/** Type of l1_cache_sync_rst_ctrl register
+ *  Cache Sync Reset control register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_sync_rst : HRO; bitpos: [0]; default: 0;
+         *  set this bit to reset sync-logic inside L1-ICache0. Recommend that this should only
+         *  be used to initialize sync-logic when some fatal error of sync-logic occurs.
+         */
+        uint32_t l1_icache0_sync_rst:1;
+        /** l1_icache1_sync_rst : HRO; bitpos: [1]; default: 0;
+         *  set this bit to reset sync-logic inside L1-ICache1. Recommend that this should only
+         *  be used to initialize sync-logic when some fatal error of sync-logic occurs.
+         */
+        uint32_t l1_icache1_sync_rst:1;
+        /** l1_icache2_sync_rst : HRO; bitpos: [2]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache2_sync_rst:1;
+        /** l1_icache3_sync_rst : HRO; bitpos: [3]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache3_sync_rst:1;
+        /** l1_cache_sync_rst : R/W; bitpos: [4]; default: 0;
+         *  set this bit to reset sync-logic inside L1-Cache. Recommend that this should only
+         *  be used to initialize sync-logic when some fatal error of sync-logic occurs.
+         */
+        uint32_t l1_cache_sync_rst:1;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} extmem_l1_cache_sync_rst_ctrl_reg_t;
+
+/** Type of l2_cache_sync_rst_ctrl register
+ *  Cache Sync Reset control register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:5;
+        /** l2_cache_sync_rst : HRO; bitpos: [5]; default: 0;
+         *  set this bit to reset sync-logic inside L2-Cache. Recommend that this should only
+         *  be used to initialize sync-logic when some fatal error of sync-logic occurs.
+         */
+        uint32_t l2_cache_sync_rst:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} extmem_l2_cache_sync_rst_ctrl_reg_t;
+
+
+/** Group: Preload Reset control and configuration registers */
+/** Type of l1_cache_preload_rst_ctrl register
+ *  Cache Preload Reset control register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_pld_rst : HRO; bitpos: [0]; default: 0;
+         *  set this bit to reset preload-logic inside L1-ICache0. Recommend that this should
+         *  only be used to initialize preload-logic when some fatal error of preload-logic
+         *  occurs.
+         */
+        uint32_t l1_icache0_pld_rst:1;
+        /** l1_icache1_pld_rst : HRO; bitpos: [1]; default: 0;
+         *  set this bit to reset preload-logic inside L1-ICache1. Recommend that this should
+         *  only be used to initialize preload-logic when some fatal error of preload-logic
+         *  occurs.
+         */
+        uint32_t l1_icache1_pld_rst:1;
+        /** l1_icache2_pld_rst : HRO; bitpos: [2]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache2_pld_rst:1;
+        /** l1_icache3_pld_rst : HRO; bitpos: [3]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache3_pld_rst:1;
+        /** l1_cache_pld_rst : R/W; bitpos: [4]; default: 0;
+         *  set this bit to reset preload-logic inside L1-Cache. Recommend that this should
+         *  only be used to initialize preload-logic when some fatal error of preload-logic
+         *  occurs.
+         */
+        uint32_t l1_cache_pld_rst:1;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} extmem_l1_cache_preload_rst_ctrl_reg_t;
+
+/** Type of l2_cache_preload_rst_ctrl register
+ *  Cache Preload Reset control register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:5;
+        /** l2_cache_pld_rst : HRO; bitpos: [5]; default: 0;
+         *  set this bit to reset preload-logic inside L2-Cache. Recommend that this should
+         *  only be used to initialize preload-logic when some fatal error of preload-logic
+         *  occurs.
+         */
+        uint32_t l2_cache_pld_rst:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} extmem_l2_cache_preload_rst_ctrl_reg_t;
+
+
+/** Group: Autoload buffer clear control and configuration registers */
+/** Type of l1_cache_autoload_buf_clr_ctrl register
+ *  Cache Autoload buffer clear control register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_ald_buf_clr : HRO; bitpos: [0]; default: 0;
+         *  set this bit to clear autoload-buffer inside L1-ICache0. If this bit is active,
+         *  autoload will not work in L1-ICache0. This bit should not be active when autoload
+         *  works in L1-ICache0.
+         */
+        uint32_t l1_icache0_ald_buf_clr:1;
+        /** l1_icache1_ald_buf_clr : HRO; bitpos: [1]; default: 0;
+         *  set this bit to clear autoload-buffer inside L1-ICache1. If this bit is active,
+         *  autoload will not work in L1-ICache1. This bit should not be active when autoload
+         *  works in L1-ICache1.
+         */
+        uint32_t l1_icache1_ald_buf_clr:1;
+        /** l1_icache2_ald_buf_clr : HRO; bitpos: [2]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache2_ald_buf_clr:1;
+        /** l1_icache3_ald_buf_clr : HRO; bitpos: [3]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache3_ald_buf_clr:1;
+        /** l1_cache_ald_buf_clr : R/W; bitpos: [4]; default: 0;
+         *  set this bit to clear autoload-buffer inside L1-Cache. If this bit is active,
+         *  autoload will not work in L1-Cache. This bit should not be active when autoload
+         *  works in L1-Cache.
+         */
+        uint32_t l1_cache_ald_buf_clr:1;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} extmem_l1_cache_autoload_buf_clr_ctrl_reg_t;
+
+/** Type of l2_cache_autoload_buf_clr_ctrl register
+ *  Cache Autoload buffer clear control register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:5;
+        /** l2_cache_ald_buf_clr : HRO; bitpos: [5]; default: 0;
+         *  set this bit to clear autoload-buffer inside L2-Cache. If this bit is active,
+         *  autoload will not work in L2-Cache. This bit should not be active when autoload
+         *  works in L2-Cache.
+         */
+        uint32_t l2_cache_ald_buf_clr:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} extmem_l2_cache_autoload_buf_clr_ctrl_reg_t;
+
+
+/** Group: Unallocate request buffer clear registers */
+/** Type of l1_unallocate_buffer_clear register
+ *  Unallocate request buffer clear registers
+ */
+typedef union {
+    struct {
+        /** l1_icache0_unalloc_clr : HRO; bitpos: [0]; default: 0;
+         *  The bit is used to clear the unallocate request buffer of l1 icache0 where the
+         *  unallocate request is responsed but not completed.
+         */
+        uint32_t l1_icache0_unalloc_clr:1;
+        /** l1_icache1_unalloc_clr : HRO; bitpos: [1]; default: 0;
+         *  The bit is used to clear the unallocate request buffer of l1 icache1 where the
+         *  unallocate request is responsed but not completed.
+         */
+        uint32_t l1_icache1_unalloc_clr:1;
+        /** l1_icache2_unalloc_clr : HRO; bitpos: [2]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache2_unalloc_clr:1;
+        /** l1_icache3_unalloc_clr : HRO; bitpos: [3]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache3_unalloc_clr:1;
+        /** l1_cache_unalloc_clr : R/W; bitpos: [4]; default: 0;
+         *  The bit is used to clear the unallocate request buffer of l1 cache where the
+         *  unallocate request is responsed but not completed.
+         */
+        uint32_t l1_cache_unalloc_clr:1;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} extmem_l1_unallocate_buffer_clear_reg_t;
+
+/** Type of l2_unallocate_buffer_clear register
+ *  Unallocate request buffer clear registers
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:5;
+        /** l2_cache_unalloc_clr : HRO; bitpos: [5]; default: 0;
+         *  The bit is used to clear the unallocate request buffer of l2 icache where the
+         *  unallocate request is responsed but not completed.
+         */
+        uint32_t l2_cache_unalloc_clr:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} extmem_l2_unallocate_buffer_clear_reg_t;
+
+
+/** Group: Tag and Data Memory Access Control and configuration register */
+/** Type of l1_cache_object_ctrl register
+ *  Cache Tag and Data memory Object control register
+ */
+typedef union {
+    struct {
+        /** l1_icache0_tag_object : HRO; bitpos: [0]; default: 0;
+         *  Set this bit to set L1-ICache0 tag memory as object. This bit should be onehot with
+         *  the others fields inside this register.
+         */
+        uint32_t l1_icache0_tag_object:1;
+        /** l1_icache1_tag_object : HRO; bitpos: [1]; default: 0;
+         *  Set this bit to set L1-ICache1 tag memory as object. This bit should be onehot with
+         *  the others fields inside this register.
+         */
+        uint32_t l1_icache1_tag_object:1;
+        /** l1_icache2_tag_object : HRO; bitpos: [2]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache2_tag_object:1;
+        /** l1_icache3_tag_object : HRO; bitpos: [3]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache3_tag_object:1;
+        /** l1_cache_tag_object : R/W; bitpos: [4]; default: 0;
+         *  Set this bit to set L1-Cache tag memory as object. This bit should be onehot with
+         *  the others fields inside this register.
+         */
+        uint32_t l1_cache_tag_object:1;
+        uint32_t reserved_5:1;
+        /** l1_icache0_mem_object : HRO; bitpos: [6]; default: 0;
+         *  Set this bit to set L1-ICache0 data memory as object. This bit should be onehot
+         *  with the others fields inside this register.
+         */
+        uint32_t l1_icache0_mem_object:1;
+        /** l1_icache1_mem_object : HRO; bitpos: [7]; default: 0;
+         *  Set this bit to set L1-ICache1 data memory as object. This bit should be onehot
+         *  with the others fields inside this register.
+         */
+        uint32_t l1_icache1_mem_object:1;
+        /** l1_icache2_mem_object : HRO; bitpos: [8]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache2_mem_object:1;
+        /** l1_icache3_mem_object : HRO; bitpos: [9]; default: 0;
+         *  Reserved
+         */
+        uint32_t l1_icache3_mem_object:1;
+        /** l1_cache_mem_object : R/W; bitpos: [10]; default: 0;
+         *  Set this bit to set L1-Cache data memory as object. This bit should be onehot with
+         *  the others fields inside this register.
+         */
+        uint32_t l1_cache_mem_object:1;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} extmem_l1_cache_object_ctrl_reg_t;
+
+/** Type of l1_cache_way_object register
+ *  Cache Tag and Data memory way register
+ */
+typedef union {
+    struct {
+        /** l1_cache_way_object : R/W; bitpos: [2:0]; default: 0;
+         *  Set this bits to select which way of the tag-object will be accessed. 0: way0, 1:
+         *  way1, 2: way2, 3: way3, ?, 7: way7.
+         */
+        uint32_t l1_cache_way_object:3;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} extmem_l1_cache_way_object_reg_t;
+
+/** Type of l1_cache_vaddr register
+ *  Cache Vaddr register
+ */
+typedef union {
+    struct {
+        /** l1_cache_vaddr : R/W; bitpos: [31:0]; default: 1073741824;
+         *  Those bits stores the virtual address which will decide where inside the specified
+         *  tag memory object will be accessed.
+         */
+        uint32_t l1_cache_vaddr:32;
+    };
+    uint32_t val;
+} extmem_l1_cache_vaddr_reg_t;
+
+/** Type of l1_cache_debug_bus register
+ *  Cache Tag/data memory content register
+ */
+typedef union {
+    struct {
+        /** l1_cache_debug_bus : R/W; bitpos: [31:0]; default: 596;
+         *  This is a constant place where we can write data to or read data from the tag/data
+         *  memory on the specified cache.
+         */
+        uint32_t l1_cache_debug_bus:32;
+    };
+    uint32_t val;
+} extmem_l1_cache_debug_bus_reg_t;
+
+/** Type of l2_cache_object_ctrl register
+ *  Cache Tag and Data memory Object control register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:5;
+        /** l2_cache_tag_object : HRO; bitpos: [5]; default: 0;
+         *  Set this bit to set L2-Cache tag memory as object. This bit should be onehot with
+         *  the others fields inside this register.
+         */
+        uint32_t l2_cache_tag_object:1;
+        uint32_t reserved_6:5;
+        /** l2_cache_mem_object : HRO; bitpos: [11]; default: 0;
+         *  Set this bit to set L2-Cache data memory as object. This bit should be onehot with
+         *  the others fields inside this register.
+         */
+        uint32_t l2_cache_mem_object:1;
+        uint32_t reserved_12:20;
+    };
+    uint32_t val;
+} extmem_l2_cache_object_ctrl_reg_t;
+
+/** Type of l2_cache_way_object register
+ *  Cache Tag and Data memory way register
+ */
+typedef union {
+    struct {
+        /** l2_cache_way_object : HRO; bitpos: [2:0]; default: 0;
+         *  Set this bits to select which way of the tag-object will be accessed. 0: way0, 1:
+         *  way1, 2: way2, 3: way3, ?, 7: way7.
+         */
+        uint32_t l2_cache_way_object:3;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} extmem_l2_cache_way_object_reg_t;
+
+/** Type of l2_cache_vaddr register
+ *  Cache Vaddr register
+ */
+typedef union {
+    struct {
+        /** l2_cache_vaddr : HRO; bitpos: [31:0]; default: 1073741824;
+         *  Those bits stores the virtual address which will decide where inside the specified
+         *  tag memory object will be accessed.
+         */
+        uint32_t l2_cache_vaddr:32;
+    };
+    uint32_t val;
+} extmem_l2_cache_vaddr_reg_t;
+
+/** Type of l2_cache_debug_bus register
+ *  Cache Tag/data memory content register
+ */
+typedef union {
+    struct {
+        /** l2_cache_debug_bus : HRO; bitpos: [31:0]; default: 932;
+         *  This is a constant place where we can write data to or read data from the tag/data
+         *  memory on the specified cache.
+         */
+        uint32_t l2_cache_debug_bus:32;
+    };
+    uint32_t val;
+} extmem_l2_cache_debug_bus_reg_t;
+
+
+/** Group: Split L1 and L2 registers */
+/** Type of level_split0 register
+ *  USED TO SPLIT L1 CACHE AND L2 CACHE
+ */
+typedef union {
+    struct {
+        /** level_split0 : HRO; bitpos: [31:0]; default: 600;
+         *  Reserved
+         */
+        uint32_t level_split0:32;
+    };
+    uint32_t val;
+} extmem_level_split0_reg_t;
+
+/** Type of level_split1 register
+ *  USED TO SPLIT L1 CACHE AND L2 CACHE
+ */
+typedef union {
+    struct {
+        /** level_split1 : HRO; bitpos: [31:0]; default: 936;
+         *  Reserved
+         */
+        uint32_t level_split1:32;
+    };
+    uint32_t val;
+} extmem_level_split1_reg_t;
+
+
+/** Group: L2 cache access attribute control register */
+/** Type of l2_cache_access_attr_ctrl register
+ *  L1 Cache access Attribute propagation control register
+ */
+typedef union {
+    struct {
+        /** l2_cache_access_force_cc : HRO; bitpos: [0]; default: 1;
+         *  Set this bit to force the request to l2 cache with cacheable attribute, otherwise,
+         *  the attribute is propagated from L1 cache or CPU, it could be one of cacheable and
+         *  non-cacheable.
+         */
+        uint32_t l2_cache_access_force_cc:1;
+        /** l2_cache_access_force_wb : HRO; bitpos: [1]; default: 1;
+         *  Set this bit to force the request to l2 cache with write-back attribute, otherwise,
+         *  the attribute is propagated from L1 cache or CPU, it could be one of write-back and
+         *  write-through.
+         */
+        uint32_t l2_cache_access_force_wb:1;
+        /** l2_cache_access_force_wma : HRO; bitpos: [2]; default: 1;
+         *  Set this bit to force the request to l2 cache with write-miss-allocate attribute,
+         *  otherwise, the attribute is propagated from L1 cache or CPU, it could be one of
+         *  write-miss-allocate and write-miss-no-allocate.
+         */
+        uint32_t l2_cache_access_force_wma:1;
+        /** l2_cache_access_force_rma : HRO; bitpos: [3]; default: 1;
+         *  Set this bit to force the request to l2 cache with read-miss-allocate attribute,
+         *  otherwise, the attribute is propagated from L1 cache or CPU, it could be one of
+         *  read-miss-allocate and read-miss-no-allocate.
+         */
+        uint32_t l2_cache_access_force_rma:1;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} extmem_l2_cache_access_attr_ctrl_reg_t;
+
+
+/** Group: Clock Gate Control and configuration register */
+/** Type of clock_gate register
+ *  Clock gate control register
+ */
+typedef union {
+    struct {
+        /** clk_en : R/W; bitpos: [0]; default: 1;
+         *  The bit is used to enable clock gate when access all registers in this module.
+         */
+        uint32_t clk_en:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} extmem_clock_gate_reg_t;
+
+
+/** Group: Redundancy  register (Prepare for ECO) */
+/** Type of redundancy_sig0 register
+ *  Cache redundancy signal 0 register
+ */
+typedef union {
+    struct {
+        /** cache_redcy_sig0 : R/W; bitpos: [31:0]; default: 0;
+         *  Those bits are prepared for ECO.
+         */
+        uint32_t cache_redcy_sig0:32;
+    };
+    uint32_t val;
+} extmem_redundancy_sig0_reg_t;
+
+/** Type of redundancy_sig1 register
+ *  Cache redundancy signal 1 register
+ */
+typedef union {
+    struct {
+        /** cache_redcy_sig1 : R/W; bitpos: [31:0]; default: 0;
+         *  Those bits are prepared for ECO.
+         */
+        uint32_t cache_redcy_sig1:32;
+    };
+    uint32_t val;
+} extmem_redundancy_sig1_reg_t;
+
+/** Type of redundancy_sig2 register
+ *  Cache redundancy signal 2 register
+ */
+typedef union {
+    struct {
+        /** cache_redcy_sig2 : R/W; bitpos: [31:0]; default: 0;
+         *  Those bits are prepared for ECO.
+         */
+        uint32_t cache_redcy_sig2:32;
+    };
+    uint32_t val;
+} extmem_redundancy_sig2_reg_t;
+
+/** Type of redundancy_sig3 register
+ *  Cache redundancy signal 3 register
+ */
+typedef union {
+    struct {
+        /** cache_redcy_sig3 : R/W; bitpos: [31:0]; default: 0;
+         *  Those bits are prepared for ECO.
+         */
+        uint32_t cache_redcy_sig3:32;
+    };
+    uint32_t val;
+} extmem_redundancy_sig3_reg_t;
+
+/** Type of redundancy_sig4 register
+ *  Cache redundancy signal 0 register
+ */
+typedef union {
+    struct {
+        /** cache_redcy_sig4 : RO; bitpos: [3:0]; default: 0;
+         *  Those bits are prepared for ECO.
+         */
+        uint32_t cache_redcy_sig4:4;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} extmem_redundancy_sig4_reg_t;
+
+
+/** Group: Version register */
+/** Type of date register
+ *  Version control register
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [27:0]; default: 35659904;
+         *  version control register. Note that this default value stored is the latest date
+         *  when the hardware logic was updated.
+         */
+        uint32_t date:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} extmem_date_reg_t;
+
+
+typedef struct extmem_dev_s {
+    volatile extmem_l1_icache_ctrl_reg_t l1_icache_ctrl;
+    volatile extmem_l1_cache_ctrl_reg_t l1_cache_ctrl;
+    volatile extmem_l1_bypass_cache_conf_reg_t l1_bypass_cache_conf;
+    volatile extmem_l1_cache_atomic_conf_reg_t l1_cache_atomic_conf;
+    volatile extmem_l1_icache_cachesize_conf_reg_t l1_icache_cachesize_conf;
+    volatile extmem_l1_icache_blocksize_conf_reg_t l1_icache_blocksize_conf;
+    volatile extmem_l1_cache_cachesize_conf_reg_t l1_cache_cachesize_conf;
+    volatile extmem_l1_cache_blocksize_conf_reg_t l1_cache_blocksize_conf;
+    volatile extmem_l1_cache_wrap_around_ctrl_reg_t l1_cache_wrap_around_ctrl;
+    volatile extmem_l1_cache_tag_mem_power_ctrl_reg_t l1_cache_tag_mem_power_ctrl;
+    volatile extmem_l1_cache_data_mem_power_ctrl_reg_t l1_cache_data_mem_power_ctrl;
+    volatile extmem_l1_cache_freeze_ctrl_reg_t l1_cache_freeze_ctrl;
+    volatile extmem_l1_cache_data_mem_acs_conf_reg_t l1_cache_data_mem_acs_conf;
+    volatile extmem_l1_cache_tag_mem_acs_conf_reg_t l1_cache_tag_mem_acs_conf;
+    volatile extmem_l1_icache0_prelock_conf_reg_t l1_icache0_prelock_conf;
+    volatile extmem_l1_icache0_prelock_sct0_addr_reg_t l1_icache0_prelock_sct0_addr;
+    volatile extmem_l1_icache0_prelock_sct1_addr_reg_t l1_icache0_prelock_sct1_addr;
+    volatile extmem_l1_icache0_prelock_sct_size_reg_t l1_icache0_prelock_sct_size;
+    volatile extmem_l1_icache1_prelock_conf_reg_t l1_icache1_prelock_conf;
+    volatile extmem_l1_icache1_prelock_sct0_addr_reg_t l1_icache1_prelock_sct0_addr;
+    volatile extmem_l1_icache1_prelock_sct1_addr_reg_t l1_icache1_prelock_sct1_addr;
+    volatile extmem_l1_icache1_prelock_sct_size_reg_t l1_icache1_prelock_sct_size;
+    volatile extmem_l1_icache2_prelock_conf_reg_t l1_icache2_prelock_conf;
+    volatile extmem_l1_icache2_prelock_sct0_addr_reg_t l1_icache2_prelock_sct0_addr;
+    volatile extmem_l1_icache2_prelock_sct1_addr_reg_t l1_icache2_prelock_sct1_addr;
+    volatile extmem_l1_icache2_prelock_sct_size_reg_t l1_icache2_prelock_sct_size;
+    volatile extmem_l1_icache3_prelock_conf_reg_t l1_icache3_prelock_conf;
+    volatile extmem_l1_icache3_prelock_sct0_addr_reg_t l1_icache3_prelock_sct0_addr;
+    volatile extmem_l1_icache3_prelock_sct1_addr_reg_t l1_icache3_prelock_sct1_addr;
+    volatile extmem_l1_icache3_prelock_sct_size_reg_t l1_icache3_prelock_sct_size;
+    volatile extmem_l1_cache_prelock_conf_reg_t l1_cache_prelock_conf;
+    volatile extmem_l1_cache_prelock_sct0_addr_reg_t l1_cache_prelock_sct0_addr;
+    volatile extmem_l1_dcache_prelock_sct1_addr_reg_t l1_dcache_prelock_sct1_addr;
+    volatile extmem_l1_dcache_prelock_sct_size_reg_t l1_dcache_prelock_sct_size;
+    volatile extmem_cache_lock_ctrl_reg_t cache_lock_ctrl;
+    volatile extmem_cache_lock_map_reg_t cache_lock_map;
+    volatile extmem_cache_lock_addr_reg_t cache_lock_addr;
+    volatile extmem_cache_lock_size_reg_t cache_lock_size;
+    volatile extmem_cache_sync_ctrl_reg_t cache_sync_ctrl;
+    volatile extmem_cache_sync_map_reg_t cache_sync_map;
+    volatile extmem_cache_sync_addr_reg_t cache_sync_addr;
+    volatile extmem_cache_sync_size_reg_t cache_sync_size;
+    volatile extmem_l1_icache0_preload_ctrl_reg_t l1_icache0_preload_ctrl;
+    volatile extmem_l1_icache0_preload_addr_reg_t l1_icache0_preload_addr;
+    volatile extmem_l1_icache0_preload_size_reg_t l1_icache0_preload_size;
+    volatile extmem_l1_icache1_preload_ctrl_reg_t l1_icache1_preload_ctrl;
+    volatile extmem_l1_icache1_preload_addr_reg_t l1_icache1_preload_addr;
+    volatile extmem_l1_icache1_preload_size_reg_t l1_icache1_preload_size;
+    volatile extmem_l1_icache2_preload_ctrl_reg_t l1_icache2_preload_ctrl;
+    volatile extmem_l1_icache2_preload_addr_reg_t l1_icache2_preload_addr;
+    volatile extmem_l1_icache2_preload_size_reg_t l1_icache2_preload_size;
+    volatile extmem_l1_icache3_preload_ctrl_reg_t l1_icache3_preload_ctrl;
+    volatile extmem_l1_icache3_preload_addr_reg_t l1_icache3_preload_addr;
+    volatile extmem_l1_icache3_preload_size_reg_t l1_icache3_preload_size;
+    volatile extmem_l1_cache_preload_ctrl_reg_t l1_cache_preload_ctrl;
+    volatile extmem_l1_dcache_preload_addr_reg_t l1_dcache_preload_addr;
+    volatile extmem_l1_dcache_preload_size_reg_t l1_dcache_preload_size;
+    volatile extmem_l1_icache0_autoload_ctrl_reg_t l1_icache0_autoload_ctrl;
+    volatile extmem_l1_icache0_autoload_sct0_addr_reg_t l1_icache0_autoload_sct0_addr;
+    volatile extmem_l1_icache0_autoload_sct0_size_reg_t l1_icache0_autoload_sct0_size;
+    volatile extmem_l1_icache0_autoload_sct1_addr_reg_t l1_icache0_autoload_sct1_addr;
+    volatile extmem_l1_icache0_autoload_sct1_size_reg_t l1_icache0_autoload_sct1_size;
+    volatile extmem_l1_icache1_autoload_ctrl_reg_t l1_icache1_autoload_ctrl;
+    volatile extmem_l1_icache1_autoload_sct0_addr_reg_t l1_icache1_autoload_sct0_addr;
+    volatile extmem_l1_icache1_autoload_sct0_size_reg_t l1_icache1_autoload_sct0_size;
+    volatile extmem_l1_icache1_autoload_sct1_addr_reg_t l1_icache1_autoload_sct1_addr;
+    volatile extmem_l1_icache1_autoload_sct1_size_reg_t l1_icache1_autoload_sct1_size;
+    volatile extmem_l1_icache2_autoload_ctrl_reg_t l1_icache2_autoload_ctrl;
+    volatile extmem_l1_icache2_autoload_sct0_addr_reg_t l1_icache2_autoload_sct0_addr;
+    volatile extmem_l1_icache2_autoload_sct0_size_reg_t l1_icache2_autoload_sct0_size;
+    volatile extmem_l1_icache2_autoload_sct1_addr_reg_t l1_icache2_autoload_sct1_addr;
+    volatile extmem_l1_icache2_autoload_sct1_size_reg_t l1_icache2_autoload_sct1_size;
+    volatile extmem_l1_icache3_autoload_ctrl_reg_t l1_icache3_autoload_ctrl;
+    volatile extmem_l1_icache3_autoload_sct0_addr_reg_t l1_icache3_autoload_sct0_addr;
+    volatile extmem_l1_icache3_autoload_sct0_size_reg_t l1_icache3_autoload_sct0_size;
+    volatile extmem_l1_icache3_autoload_sct1_addr_reg_t l1_icache3_autoload_sct1_addr;
+    volatile extmem_l1_icache3_autoload_sct1_size_reg_t l1_icache3_autoload_sct1_size;
+    volatile extmem_l1_cache_autoload_ctrl_reg_t l1_cache_autoload_ctrl;
+    volatile extmem_l1_cache_autoload_sct0_addr_reg_t l1_cache_autoload_sct0_addr;
+    volatile extmem_l1_cache_autoload_sct0_size_reg_t l1_cache_autoload_sct0_size;
+    volatile extmem_l1_cache_autoload_sct1_addr_reg_t l1_cache_autoload_sct1_addr;
+    volatile extmem_l1_cache_autoload_sct1_size_reg_t l1_cache_autoload_sct1_size;
+    volatile extmem_l1_cache_autoload_sct2_addr_reg_t l1_cache_autoload_sct2_addr;
+    volatile extmem_l1_cache_autoload_sct2_size_reg_t l1_cache_autoload_sct2_size;
+    volatile extmem_l1_cache_autoload_sct3_addr_reg_t l1_cache_autoload_sct3_addr;
+    volatile extmem_l1_cache_autoload_sct3_size_reg_t l1_cache_autoload_sct3_size;
+    volatile extmem_l1_cache_acs_cnt_int_ena_reg_t l1_cache_acs_cnt_int_ena;
+    volatile extmem_l1_cache_acs_cnt_int_clr_reg_t l1_cache_acs_cnt_int_clr;
+    volatile extmem_l1_cache_acs_cnt_int_raw_reg_t l1_cache_acs_cnt_int_raw;
+    volatile extmem_l1_cache_acs_cnt_int_st_reg_t l1_cache_acs_cnt_int_st;
+    volatile extmem_l1_cache_acs_fail_int_ena_reg_t l1_cache_acs_fail_int_ena;
+    volatile extmem_l1_cache_acs_fail_int_clr_reg_t l1_cache_acs_fail_int_clr;
+    volatile extmem_l1_cache_acs_fail_int_raw_reg_t l1_cache_acs_fail_int_raw;
+    volatile extmem_l1_cache_acs_fail_int_st_reg_t l1_cache_acs_fail_int_st;
+    volatile extmem_l1_cache_acs_cnt_ctrl_reg_t l1_cache_acs_cnt_ctrl;
+    volatile extmem_l1_ibus0_acs_hit_cnt_reg_t l1_ibus0_acs_hit_cnt;
+    volatile extmem_l1_ibus0_acs_miss_cnt_reg_t l1_ibus0_acs_miss_cnt;
+    volatile extmem_l1_ibus0_acs_conflict_cnt_reg_t l1_ibus0_acs_conflict_cnt;
+    volatile extmem_l1_ibus0_acs_nxtlvl_cnt_reg_t l1_ibus0_acs_nxtlvl_cnt;
+    volatile extmem_l1_ibus1_acs_hit_cnt_reg_t l1_ibus1_acs_hit_cnt;
+    volatile extmem_l1_ibus1_acs_miss_cnt_reg_t l1_ibus1_acs_miss_cnt;
+    volatile extmem_l1_ibus1_acs_conflict_cnt_reg_t l1_ibus1_acs_conflict_cnt;
+    volatile extmem_l1_ibus1_acs_nxtlvl_cnt_reg_t l1_ibus1_acs_nxtlvl_cnt;
+    volatile extmem_l1_ibus2_acs_hit_cnt_reg_t l1_ibus2_acs_hit_cnt;
+    volatile extmem_l1_ibus2_acs_miss_cnt_reg_t l1_ibus2_acs_miss_cnt;
+    volatile extmem_l1_ibus2_acs_conflict_cnt_reg_t l1_ibus2_acs_conflict_cnt;
+    volatile extmem_l1_ibus2_acs_nxtlvl_cnt_reg_t l1_ibus2_acs_nxtlvl_cnt;
+    volatile extmem_l1_ibus3_acs_hit_cnt_reg_t l1_ibus3_acs_hit_cnt;
+    volatile extmem_l1_ibus3_acs_miss_cnt_reg_t l1_ibus3_acs_miss_cnt;
+    volatile extmem_l1_ibus3_acs_conflict_cnt_reg_t l1_ibus3_acs_conflict_cnt;
+    volatile extmem_l1_ibus3_acs_nxtlvl_cnt_reg_t l1_ibus3_acs_nxtlvl_cnt;
+    volatile extmem_l1_bus0_acs_hit_cnt_reg_t l1_bus0_acs_hit_cnt;
+    volatile extmem_l1_bus0_acs_miss_cnt_reg_t l1_bus0_acs_miss_cnt;
+    volatile extmem_l1_bus0_acs_conflict_cnt_reg_t l1_bus0_acs_conflict_cnt;
+    volatile extmem_l1_bus0_acs_nxtlvl_cnt_reg_t l1_bus0_acs_nxtlvl_cnt;
+    volatile extmem_l1_bus1_acs_hit_cnt_reg_t l1_bus1_acs_hit_cnt;
+    volatile extmem_l1_bus1_acs_miss_cnt_reg_t l1_bus1_acs_miss_cnt;
+    volatile extmem_l1_bus1_acs_conflict_cnt_reg_t l1_bus1_acs_conflict_cnt;
+    volatile extmem_l1_bus1_acs_nxtlvl_cnt_reg_t l1_bus1_acs_nxtlvl_cnt;
+    volatile extmem_l1_dbus2_acs_hit_cnt_reg_t l1_dbus2_acs_hit_cnt;
+    volatile extmem_l1_dbus2_acs_miss_cnt_reg_t l1_dbus2_acs_miss_cnt;
+    volatile extmem_l1_dbus2_acs_conflict_cnt_reg_t l1_dbus2_acs_conflict_cnt;
+    volatile extmem_l1_dbus2_acs_nxtlvl_cnt_reg_t l1_dbus2_acs_nxtlvl_cnt;
+    volatile extmem_l1_dbus3_acs_hit_cnt_reg_t l1_dbus3_acs_hit_cnt;
+    volatile extmem_l1_dbus3_acs_miss_cnt_reg_t l1_dbus3_acs_miss_cnt;
+    volatile extmem_l1_dbus3_acs_conflict_cnt_reg_t l1_dbus3_acs_conflict_cnt;
+    volatile extmem_l1_dbus3_acs_nxtlvl_cnt_reg_t l1_dbus3_acs_nxtlvl_cnt;
+    volatile extmem_l1_icache0_acs_fail_id_attr_reg_t l1_icache0_acs_fail_id_attr;
+    volatile extmem_l1_icache0_acs_fail_addr_reg_t l1_icache0_acs_fail_addr;
+    volatile extmem_l1_icache1_acs_fail_id_attr_reg_t l1_icache1_acs_fail_id_attr;
+    volatile extmem_l1_icache1_acs_fail_addr_reg_t l1_icache1_acs_fail_addr;
+    volatile extmem_l1_icache2_acs_fail_id_attr_reg_t l1_icache2_acs_fail_id_attr;
+    volatile extmem_l1_icache2_acs_fail_addr_reg_t l1_icache2_acs_fail_addr;
+    volatile extmem_l1_icache3_acs_fail_id_attr_reg_t l1_icache3_acs_fail_id_attr;
+    volatile extmem_l1_icache3_acs_fail_addr_reg_t l1_icache3_acs_fail_addr;
+    volatile extmem_l1_cache_acs_fail_id_attr_reg_t l1_cache_acs_fail_id_attr;
+    volatile extmem_l1_dcache_acs_fail_addr_reg_t l1_dcache_acs_fail_addr;
+    volatile extmem_l1_cache_sync_preload_int_ena_reg_t l1_cache_sync_preload_int_ena;
+    volatile extmem_l1_cache_sync_preload_int_clr_reg_t l1_cache_sync_preload_int_clr;
+    volatile extmem_l1_cache_sync_preload_int_raw_reg_t l1_cache_sync_preload_int_raw;
+    volatile extmem_l1_cache_sync_preload_int_st_reg_t l1_cache_sync_preload_int_st;
+    volatile extmem_l1_cache_sync_preload_exception_reg_t l1_cache_sync_preload_exception;
+    volatile extmem_l1_cache_sync_rst_ctrl_reg_t l1_cache_sync_rst_ctrl;
+    volatile extmem_l1_cache_preload_rst_ctrl_reg_t l1_cache_preload_rst_ctrl;
+    volatile extmem_l1_cache_autoload_buf_clr_ctrl_reg_t l1_cache_autoload_buf_clr_ctrl;
+    volatile extmem_l1_unallocate_buffer_clear_reg_t l1_unallocate_buffer_clear;
+    volatile extmem_l1_cache_object_ctrl_reg_t l1_cache_object_ctrl;
+    volatile extmem_l1_cache_way_object_reg_t l1_cache_way_object;
+    volatile extmem_l1_cache_vaddr_reg_t l1_cache_vaddr;
+    volatile extmem_l1_cache_debug_bus_reg_t l1_cache_debug_bus;
+    volatile extmem_level_split0_reg_t level_split0;
+    volatile extmem_l2_cache_ctrl_reg_t l2_cache_ctrl;
+    volatile extmem_l2_bypass_cache_conf_reg_t l2_bypass_cache_conf;
+    volatile extmem_l2_cache_cachesize_conf_reg_t l2_cache_cachesize_conf;
+    volatile extmem_l2_cache_blocksize_conf_reg_t l2_cache_blocksize_conf;
+    volatile extmem_l2_cache_wrap_around_ctrl_reg_t l2_cache_wrap_around_ctrl;
+    volatile extmem_l2_cache_tag_mem_power_ctrl_reg_t l2_cache_tag_mem_power_ctrl;
+    volatile extmem_l2_cache_data_mem_power_ctrl_reg_t l2_cache_data_mem_power_ctrl;
+    volatile extmem_l2_cache_freeze_ctrl_reg_t l2_cache_freeze_ctrl;
+    volatile extmem_l2_cache_data_mem_acs_conf_reg_t l2_cache_data_mem_acs_conf;
+    volatile extmem_l2_cache_tag_mem_acs_conf_reg_t l2_cache_tag_mem_acs_conf;
+    volatile extmem_l2_cache_prelock_conf_reg_t l2_cache_prelock_conf;
+    volatile extmem_l2_cache_prelock_sct0_addr_reg_t l2_cache_prelock_sct0_addr;
+    volatile extmem_l2_cache_prelock_sct1_addr_reg_t l2_cache_prelock_sct1_addr;
+    volatile extmem_l2_cache_prelock_sct_size_reg_t l2_cache_prelock_sct_size;
+    volatile extmem_l2_cache_preload_ctrl_reg_t l2_cache_preload_ctrl;
+    volatile extmem_l2_cache_preload_addr_reg_t l2_cache_preload_addr;
+    volatile extmem_l2_cache_preload_size_reg_t l2_cache_preload_size;
+    volatile extmem_l2_cache_autoload_ctrl_reg_t l2_cache_autoload_ctrl;
+    volatile extmem_l2_cache_autoload_sct0_addr_reg_t l2_cache_autoload_sct0_addr;
+    volatile extmem_l2_cache_autoload_sct0_size_reg_t l2_cache_autoload_sct0_size;
+    volatile extmem_l2_cache_autoload_sct1_addr_reg_t l2_cache_autoload_sct1_addr;
+    volatile extmem_l2_cache_autoload_sct1_size_reg_t l2_cache_autoload_sct1_size;
+    volatile extmem_l2_cache_autoload_sct2_addr_reg_t l2_cache_autoload_sct2_addr;
+    volatile extmem_l2_cache_autoload_sct2_size_reg_t l2_cache_autoload_sct2_size;
+    volatile extmem_l2_cache_autoload_sct3_addr_reg_t l2_cache_autoload_sct3_addr;
+    volatile extmem_l2_cache_autoload_sct3_size_reg_t l2_cache_autoload_sct3_size;
+    volatile extmem_l2_cache_acs_cnt_int_ena_reg_t l2_cache_acs_cnt_int_ena;
+    volatile extmem_l2_cache_acs_cnt_int_clr_reg_t l2_cache_acs_cnt_int_clr;
+    volatile extmem_l2_cache_acs_cnt_int_raw_reg_t l2_cache_acs_cnt_int_raw;
+    volatile extmem_l2_cache_acs_cnt_int_st_reg_t l2_cache_acs_cnt_int_st;
+    volatile extmem_l2_cache_acs_fail_int_ena_reg_t l2_cache_acs_fail_int_ena;
+    volatile extmem_l2_cache_acs_fail_int_clr_reg_t l2_cache_acs_fail_int_clr;
+    volatile extmem_l2_cache_acs_fail_int_raw_reg_t l2_cache_acs_fail_int_raw;
+    volatile extmem_l2_cache_acs_fail_int_st_reg_t l2_cache_acs_fail_int_st;
+    volatile extmem_l2_cache_acs_cnt_ctrl_reg_t l2_cache_acs_cnt_ctrl;
+    volatile extmem_l2_ibus0_acs_hit_cnt_reg_t l2_ibus0_acs_hit_cnt;
+    volatile extmem_l2_ibus0_acs_miss_cnt_reg_t l2_ibus0_acs_miss_cnt;
+    volatile extmem_l2_ibus0_acs_conflict_cnt_reg_t l2_ibus0_acs_conflict_cnt;
+    volatile extmem_l2_ibus0_acs_nxtlvl_cnt_reg_t l2_ibus0_acs_nxtlvl_cnt;
+    volatile extmem_l2_ibus1_acs_hit_cnt_reg_t l2_ibus1_acs_hit_cnt;
+    volatile extmem_l2_ibus1_acs_miss_cnt_reg_t l2_ibus1_acs_miss_cnt;
+    volatile extmem_l2_ibus1_acs_conflict_cnt_reg_t l2_ibus1_acs_conflict_cnt;
+    volatile extmem_l2_ibus1_acs_nxtlvl_cnt_reg_t l2_ibus1_acs_nxtlvl_cnt;
+    volatile extmem_l2_ibus2_acs_hit_cnt_reg_t l2_ibus2_acs_hit_cnt;
+    volatile extmem_l2_ibus2_acs_miss_cnt_reg_t l2_ibus2_acs_miss_cnt;
+    volatile extmem_l2_ibus2_acs_conflict_cnt_reg_t l2_ibus2_acs_conflict_cnt;
+    volatile extmem_l2_ibus2_acs_nxtlvl_cnt_reg_t l2_ibus2_acs_nxtlvl_cnt;
+    volatile extmem_l2_ibus3_acs_hit_cnt_reg_t l2_ibus3_acs_hit_cnt;
+    volatile extmem_l2_ibus3_acs_miss_cnt_reg_t l2_ibus3_acs_miss_cnt;
+    volatile extmem_l2_ibus3_acs_conflict_cnt_reg_t l2_ibus3_acs_conflict_cnt;
+    volatile extmem_l2_ibus3_acs_nxtlvl_cnt_reg_t l2_ibus3_acs_nxtlvl_cnt;
+    volatile extmem_l2_dbus0_acs_hit_cnt_reg_t l2_dbus0_acs_hit_cnt;
+    volatile extmem_l2_dbus0_acs_miss_cnt_reg_t l2_dbus0_acs_miss_cnt;
+    volatile extmem_l2_dbus0_acs_conflict_cnt_reg_t l2_dbus0_acs_conflict_cnt;
+    volatile extmem_l2_dbus0_acs_nxtlvl_cnt_reg_t l2_dbus0_acs_nxtlvl_cnt;
+    volatile extmem_l2_dbus1_acs_hit_cnt_reg_t l2_dbus1_acs_hit_cnt;
+    volatile extmem_l2_dbus1_acs_miss_cnt_reg_t l2_dbus1_acs_miss_cnt;
+    volatile extmem_l2_dbus1_acs_conflict_cnt_reg_t l2_dbus1_acs_conflict_cnt;
+    volatile extmem_l2_dbus1_acs_nxtlvl_cnt_reg_t l2_dbus1_acs_nxtlvl_cnt;
+    volatile extmem_l2_dbus2_acs_hit_cnt_reg_t l2_dbus2_acs_hit_cnt;
+    volatile extmem_l2_dbus2_acs_miss_cnt_reg_t l2_dbus2_acs_miss_cnt;
+    volatile extmem_l2_dbus2_acs_conflict_cnt_reg_t l2_dbus2_acs_conflict_cnt;
+    volatile extmem_l2_dbus2_acs_nxtlvl_cnt_reg_t l2_dbus2_acs_nxtlvl_cnt;
+    volatile extmem_l2_dbus3_acs_hit_cnt_reg_t l2_dbus3_acs_hit_cnt;
+    volatile extmem_l2_dbus3_acs_miss_cnt_reg_t l2_dbus3_acs_miss_cnt;
+    volatile extmem_l2_dbus3_acs_conflict_cnt_reg_t l2_dbus3_acs_conflict_cnt;
+    volatile extmem_l2_dbus3_acs_nxtlvl_cnt_reg_t l2_dbus3_acs_nxtlvl_cnt;
+    volatile extmem_l2_cache_acs_fail_id_attr_reg_t l2_cache_acs_fail_id_attr;
+    volatile extmem_l2_cache_acs_fail_addr_reg_t l2_cache_acs_fail_addr;
+    volatile extmem_l2_cache_sync_preload_int_ena_reg_t l2_cache_sync_preload_int_ena;
+    volatile extmem_l2_cache_sync_preload_int_clr_reg_t l2_cache_sync_preload_int_clr;
+    volatile extmem_l2_cache_sync_preload_int_raw_reg_t l2_cache_sync_preload_int_raw;
+    volatile extmem_l2_cache_sync_preload_int_st_reg_t l2_cache_sync_preload_int_st;
+    volatile extmem_l2_cache_sync_preload_exception_reg_t l2_cache_sync_preload_exception;
+    volatile extmem_l2_cache_sync_rst_ctrl_reg_t l2_cache_sync_rst_ctrl;
+    volatile extmem_l2_cache_preload_rst_ctrl_reg_t l2_cache_preload_rst_ctrl;
+    volatile extmem_l2_cache_autoload_buf_clr_ctrl_reg_t l2_cache_autoload_buf_clr_ctrl;
+    volatile extmem_l2_unallocate_buffer_clear_reg_t l2_unallocate_buffer_clear;
+    volatile extmem_l2_cache_access_attr_ctrl_reg_t l2_cache_access_attr_ctrl;
+    volatile extmem_l2_cache_object_ctrl_reg_t l2_cache_object_ctrl;
+    volatile extmem_l2_cache_way_object_reg_t l2_cache_way_object;
+    volatile extmem_l2_cache_vaddr_reg_t l2_cache_vaddr;
+    volatile extmem_l2_cache_debug_bus_reg_t l2_cache_debug_bus;
+    volatile extmem_level_split1_reg_t level_split1;
+    volatile extmem_clock_gate_reg_t clock_gate;
+    volatile extmem_redundancy_sig0_reg_t redundancy_sig0;
+    volatile extmem_redundancy_sig1_reg_t redundancy_sig1;
+    volatile extmem_redundancy_sig2_reg_t redundancy_sig2;
+    volatile extmem_redundancy_sig3_reg_t redundancy_sig3;
+    volatile extmem_redundancy_sig4_reg_t redundancy_sig4;
+    uint32_t reserved_3c4[14];
+    volatile extmem_date_reg_t date;
+} extmem_dev_t;
+
+extern extmem_dev_t EXTMEM;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(extmem_dev_t) == 0x400, "Invalid size of extmem_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/gdma_reg.h b/components/soc/esp32c6/include/soc/gdma_reg.h
new file mode 100644
index 0000000000..e4e0890bb1
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/gdma_reg.h
@@ -0,0 +1,3161 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** GDMA_IN_INT_RAW_CH0_REG register
+ *  Raw status interrupt of channel 0
+ */
+#define GDMA_IN_INT_RAW_CH0_REG (DR_REG_GDMA_BASE + 0x0)
+/** GDMA_IN_DONE_CH0_INT_RAW : R/WTC/SS; bitpos: [0]; default: 0;
+ *  The raw interrupt bit turns to high level when the last data pointed by one inlink
+ *  descriptor has been received for Rx channel 0.
+ */
+#define GDMA_IN_DONE_CH0_INT_RAW    (BIT(0))
+#define GDMA_IN_DONE_CH0_INT_RAW_M  (GDMA_IN_DONE_CH0_INT_RAW_V << GDMA_IN_DONE_CH0_INT_RAW_S)
+#define GDMA_IN_DONE_CH0_INT_RAW_V  0x00000001U
+#define GDMA_IN_DONE_CH0_INT_RAW_S  0
+/** GDMA_IN_SUC_EOF_CH0_INT_RAW : R/WTC/SS; bitpos: [1]; default: 0;
+ *  The raw interrupt bit turns to high level when the last data pointed by one inlink
+ *  descriptor has been received for Rx channel 0. For UHCI0 the raw interrupt bit
+ *  turns to high level when the last data pointed by one inlink descriptor has been
+ *  received and no data error is detected for Rx channel 0.
+ */
+#define GDMA_IN_SUC_EOF_CH0_INT_RAW    (BIT(1))
+#define GDMA_IN_SUC_EOF_CH0_INT_RAW_M  (GDMA_IN_SUC_EOF_CH0_INT_RAW_V << GDMA_IN_SUC_EOF_CH0_INT_RAW_S)
+#define GDMA_IN_SUC_EOF_CH0_INT_RAW_V  0x00000001U
+#define GDMA_IN_SUC_EOF_CH0_INT_RAW_S  1
+/** GDMA_IN_ERR_EOF_CH0_INT_RAW : R/WTC/SS; bitpos: [2]; default: 0;
+ *  The raw interrupt bit turns to high level when data error is detected only in the
+ *  case that the peripheral is UHCI0 for Rx channel 0. For other peripherals this raw
+ *  interrupt is reserved.
+ */
+#define GDMA_IN_ERR_EOF_CH0_INT_RAW    (BIT(2))
+#define GDMA_IN_ERR_EOF_CH0_INT_RAW_M  (GDMA_IN_ERR_EOF_CH0_INT_RAW_V << GDMA_IN_ERR_EOF_CH0_INT_RAW_S)
+#define GDMA_IN_ERR_EOF_CH0_INT_RAW_V  0x00000001U
+#define GDMA_IN_ERR_EOF_CH0_INT_RAW_S  2
+/** GDMA_IN_DSCR_ERR_CH0_INT_RAW : R/WTC/SS; bitpos: [3]; default: 0;
+ *  The raw interrupt bit turns to high level when detecting inlink descriptor error
+ *  including owner error and the second and third word error of inlink descriptor for
+ *  Rx channel 0.
+ */
+#define GDMA_IN_DSCR_ERR_CH0_INT_RAW    (BIT(3))
+#define GDMA_IN_DSCR_ERR_CH0_INT_RAW_M  (GDMA_IN_DSCR_ERR_CH0_INT_RAW_V << GDMA_IN_DSCR_ERR_CH0_INT_RAW_S)
+#define GDMA_IN_DSCR_ERR_CH0_INT_RAW_V  0x00000001U
+#define GDMA_IN_DSCR_ERR_CH0_INT_RAW_S  3
+/** GDMA_IN_DSCR_EMPTY_CH0_INT_RAW : R/WTC/SS; bitpos: [4]; default: 0;
+ *  The raw interrupt bit turns to high level when Rx buffer pointed by inlink is full
+ *  and receiving data is not completed but there is no more inlink for Rx channel 0.
+ */
+#define GDMA_IN_DSCR_EMPTY_CH0_INT_RAW    (BIT(4))
+#define GDMA_IN_DSCR_EMPTY_CH0_INT_RAW_M  (GDMA_IN_DSCR_EMPTY_CH0_INT_RAW_V << GDMA_IN_DSCR_EMPTY_CH0_INT_RAW_S)
+#define GDMA_IN_DSCR_EMPTY_CH0_INT_RAW_V  0x00000001U
+#define GDMA_IN_DSCR_EMPTY_CH0_INT_RAW_S  4
+/** GDMA_INFIFO_OVF_CH0_INT_RAW : R/WTC/SS; bitpos: [5]; default: 0;
+ *  This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is
+ *  overflow.
+ */
+#define GDMA_INFIFO_OVF_CH0_INT_RAW    (BIT(5))
+#define GDMA_INFIFO_OVF_CH0_INT_RAW_M  (GDMA_INFIFO_OVF_CH0_INT_RAW_V << GDMA_INFIFO_OVF_CH0_INT_RAW_S)
+#define GDMA_INFIFO_OVF_CH0_INT_RAW_V  0x00000001U
+#define GDMA_INFIFO_OVF_CH0_INT_RAW_S  5
+/** GDMA_INFIFO_UDF_CH0_INT_RAW : R/WTC/SS; bitpos: [6]; default: 0;
+ *  This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is
+ *  underflow.
+ */
+#define GDMA_INFIFO_UDF_CH0_INT_RAW    (BIT(6))
+#define GDMA_INFIFO_UDF_CH0_INT_RAW_M  (GDMA_INFIFO_UDF_CH0_INT_RAW_V << GDMA_INFIFO_UDF_CH0_INT_RAW_S)
+#define GDMA_INFIFO_UDF_CH0_INT_RAW_V  0x00000001U
+#define GDMA_INFIFO_UDF_CH0_INT_RAW_S  6
+
+/** GDMA_IN_INT_ST_CH0_REG register
+ *  Masked interrupt of channel 0
+ */
+#define GDMA_IN_INT_ST_CH0_REG (DR_REG_GDMA_BASE + 0x4)
+/** GDMA_IN_DONE_CH0_INT_ST : RO; bitpos: [0]; default: 0;
+ *  The raw interrupt status bit for the IN_DONE_CH_INT interrupt.
+ */
+#define GDMA_IN_DONE_CH0_INT_ST    (BIT(0))
+#define GDMA_IN_DONE_CH0_INT_ST_M  (GDMA_IN_DONE_CH0_INT_ST_V << GDMA_IN_DONE_CH0_INT_ST_S)
+#define GDMA_IN_DONE_CH0_INT_ST_V  0x00000001U
+#define GDMA_IN_DONE_CH0_INT_ST_S  0
+/** GDMA_IN_SUC_EOF_CH0_INT_ST : RO; bitpos: [1]; default: 0;
+ *  The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt.
+ */
+#define GDMA_IN_SUC_EOF_CH0_INT_ST    (BIT(1))
+#define GDMA_IN_SUC_EOF_CH0_INT_ST_M  (GDMA_IN_SUC_EOF_CH0_INT_ST_V << GDMA_IN_SUC_EOF_CH0_INT_ST_S)
+#define GDMA_IN_SUC_EOF_CH0_INT_ST_V  0x00000001U
+#define GDMA_IN_SUC_EOF_CH0_INT_ST_S  1
+/** GDMA_IN_ERR_EOF_CH0_INT_ST : RO; bitpos: [2]; default: 0;
+ *  The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt.
+ */
+#define GDMA_IN_ERR_EOF_CH0_INT_ST    (BIT(2))
+#define GDMA_IN_ERR_EOF_CH0_INT_ST_M  (GDMA_IN_ERR_EOF_CH0_INT_ST_V << GDMA_IN_ERR_EOF_CH0_INT_ST_S)
+#define GDMA_IN_ERR_EOF_CH0_INT_ST_V  0x00000001U
+#define GDMA_IN_ERR_EOF_CH0_INT_ST_S  2
+/** GDMA_IN_DSCR_ERR_CH0_INT_ST : RO; bitpos: [3]; default: 0;
+ *  The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt.
+ */
+#define GDMA_IN_DSCR_ERR_CH0_INT_ST    (BIT(3))
+#define GDMA_IN_DSCR_ERR_CH0_INT_ST_M  (GDMA_IN_DSCR_ERR_CH0_INT_ST_V << GDMA_IN_DSCR_ERR_CH0_INT_ST_S)
+#define GDMA_IN_DSCR_ERR_CH0_INT_ST_V  0x00000001U
+#define GDMA_IN_DSCR_ERR_CH0_INT_ST_S  3
+/** GDMA_IN_DSCR_EMPTY_CH0_INT_ST : RO; bitpos: [4]; default: 0;
+ *  The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt.
+ */
+#define GDMA_IN_DSCR_EMPTY_CH0_INT_ST    (BIT(4))
+#define GDMA_IN_DSCR_EMPTY_CH0_INT_ST_M  (GDMA_IN_DSCR_EMPTY_CH0_INT_ST_V << GDMA_IN_DSCR_EMPTY_CH0_INT_ST_S)
+#define GDMA_IN_DSCR_EMPTY_CH0_INT_ST_V  0x00000001U
+#define GDMA_IN_DSCR_EMPTY_CH0_INT_ST_S  4
+/** GDMA_INFIFO_OVF_CH0_INT_ST : RO; bitpos: [5]; default: 0;
+ *  The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt.
+ */
+#define GDMA_INFIFO_OVF_CH0_INT_ST    (BIT(5))
+#define GDMA_INFIFO_OVF_CH0_INT_ST_M  (GDMA_INFIFO_OVF_CH0_INT_ST_V << GDMA_INFIFO_OVF_CH0_INT_ST_S)
+#define GDMA_INFIFO_OVF_CH0_INT_ST_V  0x00000001U
+#define GDMA_INFIFO_OVF_CH0_INT_ST_S  5
+/** GDMA_INFIFO_UDF_CH0_INT_ST : RO; bitpos: [6]; default: 0;
+ *  The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt.
+ */
+#define GDMA_INFIFO_UDF_CH0_INT_ST    (BIT(6))
+#define GDMA_INFIFO_UDF_CH0_INT_ST_M  (GDMA_INFIFO_UDF_CH0_INT_ST_V << GDMA_INFIFO_UDF_CH0_INT_ST_S)
+#define GDMA_INFIFO_UDF_CH0_INT_ST_V  0x00000001U
+#define GDMA_INFIFO_UDF_CH0_INT_ST_S  6
+
+/** GDMA_IN_INT_ENA_CH0_REG register
+ *  Interrupt enable bits of channel 0
+ */
+#define GDMA_IN_INT_ENA_CH0_REG (DR_REG_GDMA_BASE + 0x8)
+/** GDMA_IN_DONE_CH0_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  The interrupt enable bit for the IN_DONE_CH_INT interrupt.
+ */
+#define GDMA_IN_DONE_CH0_INT_ENA    (BIT(0))
+#define GDMA_IN_DONE_CH0_INT_ENA_M  (GDMA_IN_DONE_CH0_INT_ENA_V << GDMA_IN_DONE_CH0_INT_ENA_S)
+#define GDMA_IN_DONE_CH0_INT_ENA_V  0x00000001U
+#define GDMA_IN_DONE_CH0_INT_ENA_S  0
+/** GDMA_IN_SUC_EOF_CH0_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt.
+ */
+#define GDMA_IN_SUC_EOF_CH0_INT_ENA    (BIT(1))
+#define GDMA_IN_SUC_EOF_CH0_INT_ENA_M  (GDMA_IN_SUC_EOF_CH0_INT_ENA_V << GDMA_IN_SUC_EOF_CH0_INT_ENA_S)
+#define GDMA_IN_SUC_EOF_CH0_INT_ENA_V  0x00000001U
+#define GDMA_IN_SUC_EOF_CH0_INT_ENA_S  1
+/** GDMA_IN_ERR_EOF_CH0_INT_ENA : R/W; bitpos: [2]; default: 0;
+ *  The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt.
+ */
+#define GDMA_IN_ERR_EOF_CH0_INT_ENA    (BIT(2))
+#define GDMA_IN_ERR_EOF_CH0_INT_ENA_M  (GDMA_IN_ERR_EOF_CH0_INT_ENA_V << GDMA_IN_ERR_EOF_CH0_INT_ENA_S)
+#define GDMA_IN_ERR_EOF_CH0_INT_ENA_V  0x00000001U
+#define GDMA_IN_ERR_EOF_CH0_INT_ENA_S  2
+/** GDMA_IN_DSCR_ERR_CH0_INT_ENA : R/W; bitpos: [3]; default: 0;
+ *  The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt.
+ */
+#define GDMA_IN_DSCR_ERR_CH0_INT_ENA    (BIT(3))
+#define GDMA_IN_DSCR_ERR_CH0_INT_ENA_M  (GDMA_IN_DSCR_ERR_CH0_INT_ENA_V << GDMA_IN_DSCR_ERR_CH0_INT_ENA_S)
+#define GDMA_IN_DSCR_ERR_CH0_INT_ENA_V  0x00000001U
+#define GDMA_IN_DSCR_ERR_CH0_INT_ENA_S  3
+/** GDMA_IN_DSCR_EMPTY_CH0_INT_ENA : R/W; bitpos: [4]; default: 0;
+ *  The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt.
+ */
+#define GDMA_IN_DSCR_EMPTY_CH0_INT_ENA    (BIT(4))
+#define GDMA_IN_DSCR_EMPTY_CH0_INT_ENA_M  (GDMA_IN_DSCR_EMPTY_CH0_INT_ENA_V << GDMA_IN_DSCR_EMPTY_CH0_INT_ENA_S)
+#define GDMA_IN_DSCR_EMPTY_CH0_INT_ENA_V  0x00000001U
+#define GDMA_IN_DSCR_EMPTY_CH0_INT_ENA_S  4
+/** GDMA_INFIFO_OVF_CH0_INT_ENA : R/W; bitpos: [5]; default: 0;
+ *  The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt.
+ */
+#define GDMA_INFIFO_OVF_CH0_INT_ENA    (BIT(5))
+#define GDMA_INFIFO_OVF_CH0_INT_ENA_M  (GDMA_INFIFO_OVF_CH0_INT_ENA_V << GDMA_INFIFO_OVF_CH0_INT_ENA_S)
+#define GDMA_INFIFO_OVF_CH0_INT_ENA_V  0x00000001U
+#define GDMA_INFIFO_OVF_CH0_INT_ENA_S  5
+/** GDMA_INFIFO_UDF_CH0_INT_ENA : R/W; bitpos: [6]; default: 0;
+ *  The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt.
+ */
+#define GDMA_INFIFO_UDF_CH0_INT_ENA    (BIT(6))
+#define GDMA_INFIFO_UDF_CH0_INT_ENA_M  (GDMA_INFIFO_UDF_CH0_INT_ENA_V << GDMA_INFIFO_UDF_CH0_INT_ENA_S)
+#define GDMA_INFIFO_UDF_CH0_INT_ENA_V  0x00000001U
+#define GDMA_INFIFO_UDF_CH0_INT_ENA_S  6
+
+/** GDMA_IN_INT_CLR_CH0_REG register
+ *  Interrupt clear bits of channel 0
+ */
+#define GDMA_IN_INT_CLR_CH0_REG (DR_REG_GDMA_BASE + 0xc)
+/** GDMA_IN_DONE_CH0_INT_CLR : WT; bitpos: [0]; default: 0;
+ *  Set this bit to clear the IN_DONE_CH_INT interrupt.
+ */
+#define GDMA_IN_DONE_CH0_INT_CLR    (BIT(0))
+#define GDMA_IN_DONE_CH0_INT_CLR_M  (GDMA_IN_DONE_CH0_INT_CLR_V << GDMA_IN_DONE_CH0_INT_CLR_S)
+#define GDMA_IN_DONE_CH0_INT_CLR_V  0x00000001U
+#define GDMA_IN_DONE_CH0_INT_CLR_S  0
+/** GDMA_IN_SUC_EOF_CH0_INT_CLR : WT; bitpos: [1]; default: 0;
+ *  Set this bit to clear the IN_SUC_EOF_CH_INT interrupt.
+ */
+#define GDMA_IN_SUC_EOF_CH0_INT_CLR    (BIT(1))
+#define GDMA_IN_SUC_EOF_CH0_INT_CLR_M  (GDMA_IN_SUC_EOF_CH0_INT_CLR_V << GDMA_IN_SUC_EOF_CH0_INT_CLR_S)
+#define GDMA_IN_SUC_EOF_CH0_INT_CLR_V  0x00000001U
+#define GDMA_IN_SUC_EOF_CH0_INT_CLR_S  1
+/** GDMA_IN_ERR_EOF_CH0_INT_CLR : WT; bitpos: [2]; default: 0;
+ *  Set this bit to clear the IN_ERR_EOF_CH_INT interrupt.
+ */
+#define GDMA_IN_ERR_EOF_CH0_INT_CLR    (BIT(2))
+#define GDMA_IN_ERR_EOF_CH0_INT_CLR_M  (GDMA_IN_ERR_EOF_CH0_INT_CLR_V << GDMA_IN_ERR_EOF_CH0_INT_CLR_S)
+#define GDMA_IN_ERR_EOF_CH0_INT_CLR_V  0x00000001U
+#define GDMA_IN_ERR_EOF_CH0_INT_CLR_S  2
+/** GDMA_IN_DSCR_ERR_CH0_INT_CLR : WT; bitpos: [3]; default: 0;
+ *  Set this bit to clear the IN_DSCR_ERR_CH_INT interrupt.
+ */
+#define GDMA_IN_DSCR_ERR_CH0_INT_CLR    (BIT(3))
+#define GDMA_IN_DSCR_ERR_CH0_INT_CLR_M  (GDMA_IN_DSCR_ERR_CH0_INT_CLR_V << GDMA_IN_DSCR_ERR_CH0_INT_CLR_S)
+#define GDMA_IN_DSCR_ERR_CH0_INT_CLR_V  0x00000001U
+#define GDMA_IN_DSCR_ERR_CH0_INT_CLR_S  3
+/** GDMA_IN_DSCR_EMPTY_CH0_INT_CLR : WT; bitpos: [4]; default: 0;
+ *  Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt.
+ */
+#define GDMA_IN_DSCR_EMPTY_CH0_INT_CLR    (BIT(4))
+#define GDMA_IN_DSCR_EMPTY_CH0_INT_CLR_M  (GDMA_IN_DSCR_EMPTY_CH0_INT_CLR_V << GDMA_IN_DSCR_EMPTY_CH0_INT_CLR_S)
+#define GDMA_IN_DSCR_EMPTY_CH0_INT_CLR_V  0x00000001U
+#define GDMA_IN_DSCR_EMPTY_CH0_INT_CLR_S  4
+/** GDMA_INFIFO_OVF_CH0_INT_CLR : WT; bitpos: [5]; default: 0;
+ *  Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt.
+ */
+#define GDMA_INFIFO_OVF_CH0_INT_CLR    (BIT(5))
+#define GDMA_INFIFO_OVF_CH0_INT_CLR_M  (GDMA_INFIFO_OVF_CH0_INT_CLR_V << GDMA_INFIFO_OVF_CH0_INT_CLR_S)
+#define GDMA_INFIFO_OVF_CH0_INT_CLR_V  0x00000001U
+#define GDMA_INFIFO_OVF_CH0_INT_CLR_S  5
+/** GDMA_INFIFO_UDF_CH0_INT_CLR : WT; bitpos: [6]; default: 0;
+ *  Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt.
+ */
+#define GDMA_INFIFO_UDF_CH0_INT_CLR    (BIT(6))
+#define GDMA_INFIFO_UDF_CH0_INT_CLR_M  (GDMA_INFIFO_UDF_CH0_INT_CLR_V << GDMA_INFIFO_UDF_CH0_INT_CLR_S)
+#define GDMA_INFIFO_UDF_CH0_INT_CLR_V  0x00000001U
+#define GDMA_INFIFO_UDF_CH0_INT_CLR_S  6
+
+/** GDMA_IN_INT_RAW_CH1_REG register
+ *  Raw status interrupt of channel 0
+ */
+#define GDMA_IN_INT_RAW_CH1_REG (DR_REG_GDMA_BASE + 0x10)
+/** GDMA_IN_DONE_CH1_INT_RAW : R/WTC/SS; bitpos: [0]; default: 0;
+ *  The raw interrupt bit turns to high level when the last data pointed by one inlink
+ *  descriptor has been received for Rx channel 0.
+ */
+#define GDMA_IN_DONE_CH1_INT_RAW    (BIT(0))
+#define GDMA_IN_DONE_CH1_INT_RAW_M  (GDMA_IN_DONE_CH1_INT_RAW_V << GDMA_IN_DONE_CH1_INT_RAW_S)
+#define GDMA_IN_DONE_CH1_INT_RAW_V  0x00000001U
+#define GDMA_IN_DONE_CH1_INT_RAW_S  0
+/** GDMA_IN_SUC_EOF_CH1_INT_RAW : R/WTC/SS; bitpos: [1]; default: 0;
+ *  The raw interrupt bit turns to high level when the last data pointed by one inlink
+ *  descriptor has been received for Rx channel 0. For UHCI0 the raw interrupt bit
+ *  turns to high level when the last data pointed by one inlink descriptor has been
+ *  received and no data error is detected for Rx channel 0.
+ */
+#define GDMA_IN_SUC_EOF_CH1_INT_RAW    (BIT(1))
+#define GDMA_IN_SUC_EOF_CH1_INT_RAW_M  (GDMA_IN_SUC_EOF_CH1_INT_RAW_V << GDMA_IN_SUC_EOF_CH1_INT_RAW_S)
+#define GDMA_IN_SUC_EOF_CH1_INT_RAW_V  0x00000001U
+#define GDMA_IN_SUC_EOF_CH1_INT_RAW_S  1
+/** GDMA_IN_ERR_EOF_CH1_INT_RAW : R/WTC/SS; bitpos: [2]; default: 0;
+ *  The raw interrupt bit turns to high level when data error is detected only in the
+ *  case that the peripheral is UHCI0 for Rx channel 0. For other peripherals this raw
+ *  interrupt is reserved.
+ */
+#define GDMA_IN_ERR_EOF_CH1_INT_RAW    (BIT(2))
+#define GDMA_IN_ERR_EOF_CH1_INT_RAW_M  (GDMA_IN_ERR_EOF_CH1_INT_RAW_V << GDMA_IN_ERR_EOF_CH1_INT_RAW_S)
+#define GDMA_IN_ERR_EOF_CH1_INT_RAW_V  0x00000001U
+#define GDMA_IN_ERR_EOF_CH1_INT_RAW_S  2
+/** GDMA_IN_DSCR_ERR_CH1_INT_RAW : R/WTC/SS; bitpos: [3]; default: 0;
+ *  The raw interrupt bit turns to high level when detecting inlink descriptor error
+ *  including owner error and the second and third word error of inlink descriptor for
+ *  Rx channel 0.
+ */
+#define GDMA_IN_DSCR_ERR_CH1_INT_RAW    (BIT(3))
+#define GDMA_IN_DSCR_ERR_CH1_INT_RAW_M  (GDMA_IN_DSCR_ERR_CH1_INT_RAW_V << GDMA_IN_DSCR_ERR_CH1_INT_RAW_S)
+#define GDMA_IN_DSCR_ERR_CH1_INT_RAW_V  0x00000001U
+#define GDMA_IN_DSCR_ERR_CH1_INT_RAW_S  3
+/** GDMA_IN_DSCR_EMPTY_CH1_INT_RAW : R/WTC/SS; bitpos: [4]; default: 0;
+ *  The raw interrupt bit turns to high level when Rx buffer pointed by inlink is full
+ *  and receiving data is not completed but there is no more inlink for Rx channel 0.
+ */
+#define GDMA_IN_DSCR_EMPTY_CH1_INT_RAW    (BIT(4))
+#define GDMA_IN_DSCR_EMPTY_CH1_INT_RAW_M  (GDMA_IN_DSCR_EMPTY_CH1_INT_RAW_V << GDMA_IN_DSCR_EMPTY_CH1_INT_RAW_S)
+#define GDMA_IN_DSCR_EMPTY_CH1_INT_RAW_V  0x00000001U
+#define GDMA_IN_DSCR_EMPTY_CH1_INT_RAW_S  4
+/** GDMA_INFIFO_OVF_CH1_INT_RAW : R/WTC/SS; bitpos: [5]; default: 0;
+ *  This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is
+ *  overflow.
+ */
+#define GDMA_INFIFO_OVF_CH1_INT_RAW    (BIT(5))
+#define GDMA_INFIFO_OVF_CH1_INT_RAW_M  (GDMA_INFIFO_OVF_CH1_INT_RAW_V << GDMA_INFIFO_OVF_CH1_INT_RAW_S)
+#define GDMA_INFIFO_OVF_CH1_INT_RAW_V  0x00000001U
+#define GDMA_INFIFO_OVF_CH1_INT_RAW_S  5
+/** GDMA_INFIFO_UDF_CH1_INT_RAW : R/WTC/SS; bitpos: [6]; default: 0;
+ *  This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is
+ *  underflow.
+ */
+#define GDMA_INFIFO_UDF_CH1_INT_RAW    (BIT(6))
+#define GDMA_INFIFO_UDF_CH1_INT_RAW_M  (GDMA_INFIFO_UDF_CH1_INT_RAW_V << GDMA_INFIFO_UDF_CH1_INT_RAW_S)
+#define GDMA_INFIFO_UDF_CH1_INT_RAW_V  0x00000001U
+#define GDMA_INFIFO_UDF_CH1_INT_RAW_S  6
+
+/** GDMA_IN_INT_ST_CH1_REG register
+ *  Masked interrupt of channel 0
+ */
+#define GDMA_IN_INT_ST_CH1_REG (DR_REG_GDMA_BASE + 0x14)
+/** GDMA_IN_DONE_CH1_INT_ST : RO; bitpos: [0]; default: 0;
+ *  The raw interrupt status bit for the IN_DONE_CH_INT interrupt.
+ */
+#define GDMA_IN_DONE_CH1_INT_ST    (BIT(0))
+#define GDMA_IN_DONE_CH1_INT_ST_M  (GDMA_IN_DONE_CH1_INT_ST_V << GDMA_IN_DONE_CH1_INT_ST_S)
+#define GDMA_IN_DONE_CH1_INT_ST_V  0x00000001U
+#define GDMA_IN_DONE_CH1_INT_ST_S  0
+/** GDMA_IN_SUC_EOF_CH1_INT_ST : RO; bitpos: [1]; default: 0;
+ *  The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt.
+ */
+#define GDMA_IN_SUC_EOF_CH1_INT_ST    (BIT(1))
+#define GDMA_IN_SUC_EOF_CH1_INT_ST_M  (GDMA_IN_SUC_EOF_CH1_INT_ST_V << GDMA_IN_SUC_EOF_CH1_INT_ST_S)
+#define GDMA_IN_SUC_EOF_CH1_INT_ST_V  0x00000001U
+#define GDMA_IN_SUC_EOF_CH1_INT_ST_S  1
+/** GDMA_IN_ERR_EOF_CH1_INT_ST : RO; bitpos: [2]; default: 0;
+ *  The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt.
+ */
+#define GDMA_IN_ERR_EOF_CH1_INT_ST    (BIT(2))
+#define GDMA_IN_ERR_EOF_CH1_INT_ST_M  (GDMA_IN_ERR_EOF_CH1_INT_ST_V << GDMA_IN_ERR_EOF_CH1_INT_ST_S)
+#define GDMA_IN_ERR_EOF_CH1_INT_ST_V  0x00000001U
+#define GDMA_IN_ERR_EOF_CH1_INT_ST_S  2
+/** GDMA_IN_DSCR_ERR_CH1_INT_ST : RO; bitpos: [3]; default: 0;
+ *  The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt.
+ */
+#define GDMA_IN_DSCR_ERR_CH1_INT_ST    (BIT(3))
+#define GDMA_IN_DSCR_ERR_CH1_INT_ST_M  (GDMA_IN_DSCR_ERR_CH1_INT_ST_V << GDMA_IN_DSCR_ERR_CH1_INT_ST_S)
+#define GDMA_IN_DSCR_ERR_CH1_INT_ST_V  0x00000001U
+#define GDMA_IN_DSCR_ERR_CH1_INT_ST_S  3
+/** GDMA_IN_DSCR_EMPTY_CH1_INT_ST : RO; bitpos: [4]; default: 0;
+ *  The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt.
+ */
+#define GDMA_IN_DSCR_EMPTY_CH1_INT_ST    (BIT(4))
+#define GDMA_IN_DSCR_EMPTY_CH1_INT_ST_M  (GDMA_IN_DSCR_EMPTY_CH1_INT_ST_V << GDMA_IN_DSCR_EMPTY_CH1_INT_ST_S)
+#define GDMA_IN_DSCR_EMPTY_CH1_INT_ST_V  0x00000001U
+#define GDMA_IN_DSCR_EMPTY_CH1_INT_ST_S  4
+/** GDMA_INFIFO_OVF_CH1_INT_ST : RO; bitpos: [5]; default: 0;
+ *  The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt.
+ */
+#define GDMA_INFIFO_OVF_CH1_INT_ST    (BIT(5))
+#define GDMA_INFIFO_OVF_CH1_INT_ST_M  (GDMA_INFIFO_OVF_CH1_INT_ST_V << GDMA_INFIFO_OVF_CH1_INT_ST_S)
+#define GDMA_INFIFO_OVF_CH1_INT_ST_V  0x00000001U
+#define GDMA_INFIFO_OVF_CH1_INT_ST_S  5
+/** GDMA_INFIFO_UDF_CH1_INT_ST : RO; bitpos: [6]; default: 0;
+ *  The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt.
+ */
+#define GDMA_INFIFO_UDF_CH1_INT_ST    (BIT(6))
+#define GDMA_INFIFO_UDF_CH1_INT_ST_M  (GDMA_INFIFO_UDF_CH1_INT_ST_V << GDMA_INFIFO_UDF_CH1_INT_ST_S)
+#define GDMA_INFIFO_UDF_CH1_INT_ST_V  0x00000001U
+#define GDMA_INFIFO_UDF_CH1_INT_ST_S  6
+
+/** GDMA_IN_INT_ENA_CH1_REG register
+ *  Interrupt enable bits of channel 0
+ */
+#define GDMA_IN_INT_ENA_CH1_REG (DR_REG_GDMA_BASE + 0x18)
+/** GDMA_IN_DONE_CH1_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  The interrupt enable bit for the IN_DONE_CH_INT interrupt.
+ */
+#define GDMA_IN_DONE_CH1_INT_ENA    (BIT(0))
+#define GDMA_IN_DONE_CH1_INT_ENA_M  (GDMA_IN_DONE_CH1_INT_ENA_V << GDMA_IN_DONE_CH1_INT_ENA_S)
+#define GDMA_IN_DONE_CH1_INT_ENA_V  0x00000001U
+#define GDMA_IN_DONE_CH1_INT_ENA_S  0
+/** GDMA_IN_SUC_EOF_CH1_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt.
+ */
+#define GDMA_IN_SUC_EOF_CH1_INT_ENA    (BIT(1))
+#define GDMA_IN_SUC_EOF_CH1_INT_ENA_M  (GDMA_IN_SUC_EOF_CH1_INT_ENA_V << GDMA_IN_SUC_EOF_CH1_INT_ENA_S)
+#define GDMA_IN_SUC_EOF_CH1_INT_ENA_V  0x00000001U
+#define GDMA_IN_SUC_EOF_CH1_INT_ENA_S  1
+/** GDMA_IN_ERR_EOF_CH1_INT_ENA : R/W; bitpos: [2]; default: 0;
+ *  The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt.
+ */
+#define GDMA_IN_ERR_EOF_CH1_INT_ENA    (BIT(2))
+#define GDMA_IN_ERR_EOF_CH1_INT_ENA_M  (GDMA_IN_ERR_EOF_CH1_INT_ENA_V << GDMA_IN_ERR_EOF_CH1_INT_ENA_S)
+#define GDMA_IN_ERR_EOF_CH1_INT_ENA_V  0x00000001U
+#define GDMA_IN_ERR_EOF_CH1_INT_ENA_S  2
+/** GDMA_IN_DSCR_ERR_CH1_INT_ENA : R/W; bitpos: [3]; default: 0;
+ *  The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt.
+ */
+#define GDMA_IN_DSCR_ERR_CH1_INT_ENA    (BIT(3))
+#define GDMA_IN_DSCR_ERR_CH1_INT_ENA_M  (GDMA_IN_DSCR_ERR_CH1_INT_ENA_V << GDMA_IN_DSCR_ERR_CH1_INT_ENA_S)
+#define GDMA_IN_DSCR_ERR_CH1_INT_ENA_V  0x00000001U
+#define GDMA_IN_DSCR_ERR_CH1_INT_ENA_S  3
+/** GDMA_IN_DSCR_EMPTY_CH1_INT_ENA : R/W; bitpos: [4]; default: 0;
+ *  The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt.
+ */
+#define GDMA_IN_DSCR_EMPTY_CH1_INT_ENA    (BIT(4))
+#define GDMA_IN_DSCR_EMPTY_CH1_INT_ENA_M  (GDMA_IN_DSCR_EMPTY_CH1_INT_ENA_V << GDMA_IN_DSCR_EMPTY_CH1_INT_ENA_S)
+#define GDMA_IN_DSCR_EMPTY_CH1_INT_ENA_V  0x00000001U
+#define GDMA_IN_DSCR_EMPTY_CH1_INT_ENA_S  4
+/** GDMA_INFIFO_OVF_CH1_INT_ENA : R/W; bitpos: [5]; default: 0;
+ *  The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt.
+ */
+#define GDMA_INFIFO_OVF_CH1_INT_ENA    (BIT(5))
+#define GDMA_INFIFO_OVF_CH1_INT_ENA_M  (GDMA_INFIFO_OVF_CH1_INT_ENA_V << GDMA_INFIFO_OVF_CH1_INT_ENA_S)
+#define GDMA_INFIFO_OVF_CH1_INT_ENA_V  0x00000001U
+#define GDMA_INFIFO_OVF_CH1_INT_ENA_S  5
+/** GDMA_INFIFO_UDF_CH1_INT_ENA : R/W; bitpos: [6]; default: 0;
+ *  The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt.
+ */
+#define GDMA_INFIFO_UDF_CH1_INT_ENA    (BIT(6))
+#define GDMA_INFIFO_UDF_CH1_INT_ENA_M  (GDMA_INFIFO_UDF_CH1_INT_ENA_V << GDMA_INFIFO_UDF_CH1_INT_ENA_S)
+#define GDMA_INFIFO_UDF_CH1_INT_ENA_V  0x00000001U
+#define GDMA_INFIFO_UDF_CH1_INT_ENA_S  6
+
+/** GDMA_IN_INT_CLR_CH1_REG register
+ *  Interrupt clear bits of channel 0
+ */
+#define GDMA_IN_INT_CLR_CH1_REG (DR_REG_GDMA_BASE + 0x1c)
+/** GDMA_IN_DONE_CH1_INT_CLR : WT; bitpos: [0]; default: 0;
+ *  Set this bit to clear the IN_DONE_CH_INT interrupt.
+ */
+#define GDMA_IN_DONE_CH1_INT_CLR    (BIT(0))
+#define GDMA_IN_DONE_CH1_INT_CLR_M  (GDMA_IN_DONE_CH1_INT_CLR_V << GDMA_IN_DONE_CH1_INT_CLR_S)
+#define GDMA_IN_DONE_CH1_INT_CLR_V  0x00000001U
+#define GDMA_IN_DONE_CH1_INT_CLR_S  0
+/** GDMA_IN_SUC_EOF_CH1_INT_CLR : WT; bitpos: [1]; default: 0;
+ *  Set this bit to clear the IN_SUC_EOF_CH_INT interrupt.
+ */
+#define GDMA_IN_SUC_EOF_CH1_INT_CLR    (BIT(1))
+#define GDMA_IN_SUC_EOF_CH1_INT_CLR_M  (GDMA_IN_SUC_EOF_CH1_INT_CLR_V << GDMA_IN_SUC_EOF_CH1_INT_CLR_S)
+#define GDMA_IN_SUC_EOF_CH1_INT_CLR_V  0x00000001U
+#define GDMA_IN_SUC_EOF_CH1_INT_CLR_S  1
+/** GDMA_IN_ERR_EOF_CH1_INT_CLR : WT; bitpos: [2]; default: 0;
+ *  Set this bit to clear the IN_ERR_EOF_CH_INT interrupt.
+ */
+#define GDMA_IN_ERR_EOF_CH1_INT_CLR    (BIT(2))
+#define GDMA_IN_ERR_EOF_CH1_INT_CLR_M  (GDMA_IN_ERR_EOF_CH1_INT_CLR_V << GDMA_IN_ERR_EOF_CH1_INT_CLR_S)
+#define GDMA_IN_ERR_EOF_CH1_INT_CLR_V  0x00000001U
+#define GDMA_IN_ERR_EOF_CH1_INT_CLR_S  2
+/** GDMA_IN_DSCR_ERR_CH1_INT_CLR : WT; bitpos: [3]; default: 0;
+ *  Set this bit to clear the IN_DSCR_ERR_CH_INT interrupt.
+ */
+#define GDMA_IN_DSCR_ERR_CH1_INT_CLR    (BIT(3))
+#define GDMA_IN_DSCR_ERR_CH1_INT_CLR_M  (GDMA_IN_DSCR_ERR_CH1_INT_CLR_V << GDMA_IN_DSCR_ERR_CH1_INT_CLR_S)
+#define GDMA_IN_DSCR_ERR_CH1_INT_CLR_V  0x00000001U
+#define GDMA_IN_DSCR_ERR_CH1_INT_CLR_S  3
+/** GDMA_IN_DSCR_EMPTY_CH1_INT_CLR : WT; bitpos: [4]; default: 0;
+ *  Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt.
+ */
+#define GDMA_IN_DSCR_EMPTY_CH1_INT_CLR    (BIT(4))
+#define GDMA_IN_DSCR_EMPTY_CH1_INT_CLR_M  (GDMA_IN_DSCR_EMPTY_CH1_INT_CLR_V << GDMA_IN_DSCR_EMPTY_CH1_INT_CLR_S)
+#define GDMA_IN_DSCR_EMPTY_CH1_INT_CLR_V  0x00000001U
+#define GDMA_IN_DSCR_EMPTY_CH1_INT_CLR_S  4
+/** GDMA_INFIFO_OVF_CH1_INT_CLR : WT; bitpos: [5]; default: 0;
+ *  Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt.
+ */
+#define GDMA_INFIFO_OVF_CH1_INT_CLR    (BIT(5))
+#define GDMA_INFIFO_OVF_CH1_INT_CLR_M  (GDMA_INFIFO_OVF_CH1_INT_CLR_V << GDMA_INFIFO_OVF_CH1_INT_CLR_S)
+#define GDMA_INFIFO_OVF_CH1_INT_CLR_V  0x00000001U
+#define GDMA_INFIFO_OVF_CH1_INT_CLR_S  5
+/** GDMA_INFIFO_UDF_CH1_INT_CLR : WT; bitpos: [6]; default: 0;
+ *  Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt.
+ */
+#define GDMA_INFIFO_UDF_CH1_INT_CLR    (BIT(6))
+#define GDMA_INFIFO_UDF_CH1_INT_CLR_M  (GDMA_INFIFO_UDF_CH1_INT_CLR_V << GDMA_INFIFO_UDF_CH1_INT_CLR_S)
+#define GDMA_INFIFO_UDF_CH1_INT_CLR_V  0x00000001U
+#define GDMA_INFIFO_UDF_CH1_INT_CLR_S  6
+
+/** GDMA_IN_INT_RAW_CH2_REG register
+ *  Raw status interrupt of channel 0
+ */
+#define GDMA_IN_INT_RAW_CH2_REG (DR_REG_GDMA_BASE + 0x20)
+/** GDMA_IN_DONE_CH2_INT_RAW : R/WTC/SS; bitpos: [0]; default: 0;
+ *  The raw interrupt bit turns to high level when the last data pointed by one inlink
+ *  descriptor has been received for Rx channel 0.
+ */
+#define GDMA_IN_DONE_CH2_INT_RAW    (BIT(0))
+#define GDMA_IN_DONE_CH2_INT_RAW_M  (GDMA_IN_DONE_CH2_INT_RAW_V << GDMA_IN_DONE_CH2_INT_RAW_S)
+#define GDMA_IN_DONE_CH2_INT_RAW_V  0x00000001U
+#define GDMA_IN_DONE_CH2_INT_RAW_S  0
+/** GDMA_IN_SUC_EOF_CH2_INT_RAW : R/WTC/SS; bitpos: [1]; default: 0;
+ *  The raw interrupt bit turns to high level when the last data pointed by one inlink
+ *  descriptor has been received for Rx channel 0. For UHCI0 the raw interrupt bit
+ *  turns to high level when the last data pointed by one inlink descriptor has been
+ *  received and no data error is detected for Rx channel 0.
+ */
+#define GDMA_IN_SUC_EOF_CH2_INT_RAW    (BIT(1))
+#define GDMA_IN_SUC_EOF_CH2_INT_RAW_M  (GDMA_IN_SUC_EOF_CH2_INT_RAW_V << GDMA_IN_SUC_EOF_CH2_INT_RAW_S)
+#define GDMA_IN_SUC_EOF_CH2_INT_RAW_V  0x00000001U
+#define GDMA_IN_SUC_EOF_CH2_INT_RAW_S  1
+/** GDMA_IN_ERR_EOF_CH2_INT_RAW : R/WTC/SS; bitpos: [2]; default: 0;
+ *  The raw interrupt bit turns to high level when data error is detected only in the
+ *  case that the peripheral is UHCI0 for Rx channel 0. For other peripherals this raw
+ *  interrupt is reserved.
+ */
+#define GDMA_IN_ERR_EOF_CH2_INT_RAW    (BIT(2))
+#define GDMA_IN_ERR_EOF_CH2_INT_RAW_M  (GDMA_IN_ERR_EOF_CH2_INT_RAW_V << GDMA_IN_ERR_EOF_CH2_INT_RAW_S)
+#define GDMA_IN_ERR_EOF_CH2_INT_RAW_V  0x00000001U
+#define GDMA_IN_ERR_EOF_CH2_INT_RAW_S  2
+/** GDMA_IN_DSCR_ERR_CH2_INT_RAW : R/WTC/SS; bitpos: [3]; default: 0;
+ *  The raw interrupt bit turns to high level when detecting inlink descriptor error
+ *  including owner error and the second and third word error of inlink descriptor for
+ *  Rx channel 0.
+ */
+#define GDMA_IN_DSCR_ERR_CH2_INT_RAW    (BIT(3))
+#define GDMA_IN_DSCR_ERR_CH2_INT_RAW_M  (GDMA_IN_DSCR_ERR_CH2_INT_RAW_V << GDMA_IN_DSCR_ERR_CH2_INT_RAW_S)
+#define GDMA_IN_DSCR_ERR_CH2_INT_RAW_V  0x00000001U
+#define GDMA_IN_DSCR_ERR_CH2_INT_RAW_S  3
+/** GDMA_IN_DSCR_EMPTY_CH2_INT_RAW : R/WTC/SS; bitpos: [4]; default: 0;
+ *  The raw interrupt bit turns to high level when Rx buffer pointed by inlink is full
+ *  and receiving data is not completed but there is no more inlink for Rx channel 0.
+ */
+#define GDMA_IN_DSCR_EMPTY_CH2_INT_RAW    (BIT(4))
+#define GDMA_IN_DSCR_EMPTY_CH2_INT_RAW_M  (GDMA_IN_DSCR_EMPTY_CH2_INT_RAW_V << GDMA_IN_DSCR_EMPTY_CH2_INT_RAW_S)
+#define GDMA_IN_DSCR_EMPTY_CH2_INT_RAW_V  0x00000001U
+#define GDMA_IN_DSCR_EMPTY_CH2_INT_RAW_S  4
+/** GDMA_INFIFO_OVF_CH2_INT_RAW : R/WTC/SS; bitpos: [5]; default: 0;
+ *  This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is
+ *  overflow.
+ */
+#define GDMA_INFIFO_OVF_CH2_INT_RAW    (BIT(5))
+#define GDMA_INFIFO_OVF_CH2_INT_RAW_M  (GDMA_INFIFO_OVF_CH2_INT_RAW_V << GDMA_INFIFO_OVF_CH2_INT_RAW_S)
+#define GDMA_INFIFO_OVF_CH2_INT_RAW_V  0x00000001U
+#define GDMA_INFIFO_OVF_CH2_INT_RAW_S  5
+/** GDMA_INFIFO_UDF_CH2_INT_RAW : R/WTC/SS; bitpos: [6]; default: 0;
+ *  This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is
+ *  underflow.
+ */
+#define GDMA_INFIFO_UDF_CH2_INT_RAW    (BIT(6))
+#define GDMA_INFIFO_UDF_CH2_INT_RAW_M  (GDMA_INFIFO_UDF_CH2_INT_RAW_V << GDMA_INFIFO_UDF_CH2_INT_RAW_S)
+#define GDMA_INFIFO_UDF_CH2_INT_RAW_V  0x00000001U
+#define GDMA_INFIFO_UDF_CH2_INT_RAW_S  6
+
+/** GDMA_IN_INT_ST_CH2_REG register
+ *  Masked interrupt of channel 0
+ */
+#define GDMA_IN_INT_ST_CH2_REG (DR_REG_GDMA_BASE + 0x24)
+/** GDMA_IN_DONE_CH2_INT_ST : RO; bitpos: [0]; default: 0;
+ *  The raw interrupt status bit for the IN_DONE_CH_INT interrupt.
+ */
+#define GDMA_IN_DONE_CH2_INT_ST    (BIT(0))
+#define GDMA_IN_DONE_CH2_INT_ST_M  (GDMA_IN_DONE_CH2_INT_ST_V << GDMA_IN_DONE_CH2_INT_ST_S)
+#define GDMA_IN_DONE_CH2_INT_ST_V  0x00000001U
+#define GDMA_IN_DONE_CH2_INT_ST_S  0
+/** GDMA_IN_SUC_EOF_CH2_INT_ST : RO; bitpos: [1]; default: 0;
+ *  The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt.
+ */
+#define GDMA_IN_SUC_EOF_CH2_INT_ST    (BIT(1))
+#define GDMA_IN_SUC_EOF_CH2_INT_ST_M  (GDMA_IN_SUC_EOF_CH2_INT_ST_V << GDMA_IN_SUC_EOF_CH2_INT_ST_S)
+#define GDMA_IN_SUC_EOF_CH2_INT_ST_V  0x00000001U
+#define GDMA_IN_SUC_EOF_CH2_INT_ST_S  1
+/** GDMA_IN_ERR_EOF_CH2_INT_ST : RO; bitpos: [2]; default: 0;
+ *  The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt.
+ */
+#define GDMA_IN_ERR_EOF_CH2_INT_ST    (BIT(2))
+#define GDMA_IN_ERR_EOF_CH2_INT_ST_M  (GDMA_IN_ERR_EOF_CH2_INT_ST_V << GDMA_IN_ERR_EOF_CH2_INT_ST_S)
+#define GDMA_IN_ERR_EOF_CH2_INT_ST_V  0x00000001U
+#define GDMA_IN_ERR_EOF_CH2_INT_ST_S  2
+/** GDMA_IN_DSCR_ERR_CH2_INT_ST : RO; bitpos: [3]; default: 0;
+ *  The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt.
+ */
+#define GDMA_IN_DSCR_ERR_CH2_INT_ST    (BIT(3))
+#define GDMA_IN_DSCR_ERR_CH2_INT_ST_M  (GDMA_IN_DSCR_ERR_CH2_INT_ST_V << GDMA_IN_DSCR_ERR_CH2_INT_ST_S)
+#define GDMA_IN_DSCR_ERR_CH2_INT_ST_V  0x00000001U
+#define GDMA_IN_DSCR_ERR_CH2_INT_ST_S  3
+/** GDMA_IN_DSCR_EMPTY_CH2_INT_ST : RO; bitpos: [4]; default: 0;
+ *  The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt.
+ */
+#define GDMA_IN_DSCR_EMPTY_CH2_INT_ST    (BIT(4))
+#define GDMA_IN_DSCR_EMPTY_CH2_INT_ST_M  (GDMA_IN_DSCR_EMPTY_CH2_INT_ST_V << GDMA_IN_DSCR_EMPTY_CH2_INT_ST_S)
+#define GDMA_IN_DSCR_EMPTY_CH2_INT_ST_V  0x00000001U
+#define GDMA_IN_DSCR_EMPTY_CH2_INT_ST_S  4
+/** GDMA_INFIFO_OVF_CH2_INT_ST : RO; bitpos: [5]; default: 0;
+ *  The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt.
+ */
+#define GDMA_INFIFO_OVF_CH2_INT_ST    (BIT(5))
+#define GDMA_INFIFO_OVF_CH2_INT_ST_M  (GDMA_INFIFO_OVF_CH2_INT_ST_V << GDMA_INFIFO_OVF_CH2_INT_ST_S)
+#define GDMA_INFIFO_OVF_CH2_INT_ST_V  0x00000001U
+#define GDMA_INFIFO_OVF_CH2_INT_ST_S  5
+/** GDMA_INFIFO_UDF_CH2_INT_ST : RO; bitpos: [6]; default: 0;
+ *  The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt.
+ */
+#define GDMA_INFIFO_UDF_CH2_INT_ST    (BIT(6))
+#define GDMA_INFIFO_UDF_CH2_INT_ST_M  (GDMA_INFIFO_UDF_CH2_INT_ST_V << GDMA_INFIFO_UDF_CH2_INT_ST_S)
+#define GDMA_INFIFO_UDF_CH2_INT_ST_V  0x00000001U
+#define GDMA_INFIFO_UDF_CH2_INT_ST_S  6
+
+/** GDMA_IN_INT_ENA_CH2_REG register
+ *  Interrupt enable bits of channel 0
+ */
+#define GDMA_IN_INT_ENA_CH2_REG (DR_REG_GDMA_BASE + 0x28)
+/** GDMA_IN_DONE_CH2_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  The interrupt enable bit for the IN_DONE_CH_INT interrupt.
+ */
+#define GDMA_IN_DONE_CH2_INT_ENA    (BIT(0))
+#define GDMA_IN_DONE_CH2_INT_ENA_M  (GDMA_IN_DONE_CH2_INT_ENA_V << GDMA_IN_DONE_CH2_INT_ENA_S)
+#define GDMA_IN_DONE_CH2_INT_ENA_V  0x00000001U
+#define GDMA_IN_DONE_CH2_INT_ENA_S  0
+/** GDMA_IN_SUC_EOF_CH2_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt.
+ */
+#define GDMA_IN_SUC_EOF_CH2_INT_ENA    (BIT(1))
+#define GDMA_IN_SUC_EOF_CH2_INT_ENA_M  (GDMA_IN_SUC_EOF_CH2_INT_ENA_V << GDMA_IN_SUC_EOF_CH2_INT_ENA_S)
+#define GDMA_IN_SUC_EOF_CH2_INT_ENA_V  0x00000001U
+#define GDMA_IN_SUC_EOF_CH2_INT_ENA_S  1
+/** GDMA_IN_ERR_EOF_CH2_INT_ENA : R/W; bitpos: [2]; default: 0;
+ *  The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt.
+ */
+#define GDMA_IN_ERR_EOF_CH2_INT_ENA    (BIT(2))
+#define GDMA_IN_ERR_EOF_CH2_INT_ENA_M  (GDMA_IN_ERR_EOF_CH2_INT_ENA_V << GDMA_IN_ERR_EOF_CH2_INT_ENA_S)
+#define GDMA_IN_ERR_EOF_CH2_INT_ENA_V  0x00000001U
+#define GDMA_IN_ERR_EOF_CH2_INT_ENA_S  2
+/** GDMA_IN_DSCR_ERR_CH2_INT_ENA : R/W; bitpos: [3]; default: 0;
+ *  The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt.
+ */
+#define GDMA_IN_DSCR_ERR_CH2_INT_ENA    (BIT(3))
+#define GDMA_IN_DSCR_ERR_CH2_INT_ENA_M  (GDMA_IN_DSCR_ERR_CH2_INT_ENA_V << GDMA_IN_DSCR_ERR_CH2_INT_ENA_S)
+#define GDMA_IN_DSCR_ERR_CH2_INT_ENA_V  0x00000001U
+#define GDMA_IN_DSCR_ERR_CH2_INT_ENA_S  3
+/** GDMA_IN_DSCR_EMPTY_CH2_INT_ENA : R/W; bitpos: [4]; default: 0;
+ *  The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt.
+ */
+#define GDMA_IN_DSCR_EMPTY_CH2_INT_ENA    (BIT(4))
+#define GDMA_IN_DSCR_EMPTY_CH2_INT_ENA_M  (GDMA_IN_DSCR_EMPTY_CH2_INT_ENA_V << GDMA_IN_DSCR_EMPTY_CH2_INT_ENA_S)
+#define GDMA_IN_DSCR_EMPTY_CH2_INT_ENA_V  0x00000001U
+#define GDMA_IN_DSCR_EMPTY_CH2_INT_ENA_S  4
+/** GDMA_INFIFO_OVF_CH2_INT_ENA : R/W; bitpos: [5]; default: 0;
+ *  The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt.
+ */
+#define GDMA_INFIFO_OVF_CH2_INT_ENA    (BIT(5))
+#define GDMA_INFIFO_OVF_CH2_INT_ENA_M  (GDMA_INFIFO_OVF_CH2_INT_ENA_V << GDMA_INFIFO_OVF_CH2_INT_ENA_S)
+#define GDMA_INFIFO_OVF_CH2_INT_ENA_V  0x00000001U
+#define GDMA_INFIFO_OVF_CH2_INT_ENA_S  5
+/** GDMA_INFIFO_UDF_CH2_INT_ENA : R/W; bitpos: [6]; default: 0;
+ *  The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt.
+ */
+#define GDMA_INFIFO_UDF_CH2_INT_ENA    (BIT(6))
+#define GDMA_INFIFO_UDF_CH2_INT_ENA_M  (GDMA_INFIFO_UDF_CH2_INT_ENA_V << GDMA_INFIFO_UDF_CH2_INT_ENA_S)
+#define GDMA_INFIFO_UDF_CH2_INT_ENA_V  0x00000001U
+#define GDMA_INFIFO_UDF_CH2_INT_ENA_S  6
+
+/** GDMA_IN_INT_CLR_CH2_REG register
+ *  Interrupt clear bits of channel 0
+ */
+#define GDMA_IN_INT_CLR_CH2_REG (DR_REG_GDMA_BASE + 0x2c)
+/** GDMA_IN_DONE_CH2_INT_CLR : WT; bitpos: [0]; default: 0;
+ *  Set this bit to clear the IN_DONE_CH_INT interrupt.
+ */
+#define GDMA_IN_DONE_CH2_INT_CLR    (BIT(0))
+#define GDMA_IN_DONE_CH2_INT_CLR_M  (GDMA_IN_DONE_CH2_INT_CLR_V << GDMA_IN_DONE_CH2_INT_CLR_S)
+#define GDMA_IN_DONE_CH2_INT_CLR_V  0x00000001U
+#define GDMA_IN_DONE_CH2_INT_CLR_S  0
+/** GDMA_IN_SUC_EOF_CH2_INT_CLR : WT; bitpos: [1]; default: 0;
+ *  Set this bit to clear the IN_SUC_EOF_CH_INT interrupt.
+ */
+#define GDMA_IN_SUC_EOF_CH2_INT_CLR    (BIT(1))
+#define GDMA_IN_SUC_EOF_CH2_INT_CLR_M  (GDMA_IN_SUC_EOF_CH2_INT_CLR_V << GDMA_IN_SUC_EOF_CH2_INT_CLR_S)
+#define GDMA_IN_SUC_EOF_CH2_INT_CLR_V  0x00000001U
+#define GDMA_IN_SUC_EOF_CH2_INT_CLR_S  1
+/** GDMA_IN_ERR_EOF_CH2_INT_CLR : WT; bitpos: [2]; default: 0;
+ *  Set this bit to clear the IN_ERR_EOF_CH_INT interrupt.
+ */
+#define GDMA_IN_ERR_EOF_CH2_INT_CLR    (BIT(2))
+#define GDMA_IN_ERR_EOF_CH2_INT_CLR_M  (GDMA_IN_ERR_EOF_CH2_INT_CLR_V << GDMA_IN_ERR_EOF_CH2_INT_CLR_S)
+#define GDMA_IN_ERR_EOF_CH2_INT_CLR_V  0x00000001U
+#define GDMA_IN_ERR_EOF_CH2_INT_CLR_S  2
+/** GDMA_IN_DSCR_ERR_CH2_INT_CLR : WT; bitpos: [3]; default: 0;
+ *  Set this bit to clear the IN_DSCR_ERR_CH_INT interrupt.
+ */
+#define GDMA_IN_DSCR_ERR_CH2_INT_CLR    (BIT(3))
+#define GDMA_IN_DSCR_ERR_CH2_INT_CLR_M  (GDMA_IN_DSCR_ERR_CH2_INT_CLR_V << GDMA_IN_DSCR_ERR_CH2_INT_CLR_S)
+#define GDMA_IN_DSCR_ERR_CH2_INT_CLR_V  0x00000001U
+#define GDMA_IN_DSCR_ERR_CH2_INT_CLR_S  3
+/** GDMA_IN_DSCR_EMPTY_CH2_INT_CLR : WT; bitpos: [4]; default: 0;
+ *  Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt.
+ */
+#define GDMA_IN_DSCR_EMPTY_CH2_INT_CLR    (BIT(4))
+#define GDMA_IN_DSCR_EMPTY_CH2_INT_CLR_M  (GDMA_IN_DSCR_EMPTY_CH2_INT_CLR_V << GDMA_IN_DSCR_EMPTY_CH2_INT_CLR_S)
+#define GDMA_IN_DSCR_EMPTY_CH2_INT_CLR_V  0x00000001U
+#define GDMA_IN_DSCR_EMPTY_CH2_INT_CLR_S  4
+/** GDMA_INFIFO_OVF_CH2_INT_CLR : WT; bitpos: [5]; default: 0;
+ *  Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt.
+ */
+#define GDMA_INFIFO_OVF_CH2_INT_CLR    (BIT(5))
+#define GDMA_INFIFO_OVF_CH2_INT_CLR_M  (GDMA_INFIFO_OVF_CH2_INT_CLR_V << GDMA_INFIFO_OVF_CH2_INT_CLR_S)
+#define GDMA_INFIFO_OVF_CH2_INT_CLR_V  0x00000001U
+#define GDMA_INFIFO_OVF_CH2_INT_CLR_S  5
+/** GDMA_INFIFO_UDF_CH2_INT_CLR : WT; bitpos: [6]; default: 0;
+ *  Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt.
+ */
+#define GDMA_INFIFO_UDF_CH2_INT_CLR    (BIT(6))
+#define GDMA_INFIFO_UDF_CH2_INT_CLR_M  (GDMA_INFIFO_UDF_CH2_INT_CLR_V << GDMA_INFIFO_UDF_CH2_INT_CLR_S)
+#define GDMA_INFIFO_UDF_CH2_INT_CLR_V  0x00000001U
+#define GDMA_INFIFO_UDF_CH2_INT_CLR_S  6
+
+/** GDMA_OUT_INT_RAW_CH0_REG register
+ *  Raw status interrupt of channel 0
+ */
+#define GDMA_OUT_INT_RAW_CH0_REG (DR_REG_GDMA_BASE + 0x30)
+/** GDMA_OUT_DONE_CH0_INT_RAW : R/WTC/SS; bitpos: [0]; default: 0;
+ *  The raw interrupt bit turns to high level when the last data pointed by one outlink
+ *  descriptor has been transmitted to peripherals for Tx channel 0.
+ */
+#define GDMA_OUT_DONE_CH0_INT_RAW    (BIT(0))
+#define GDMA_OUT_DONE_CH0_INT_RAW_M  (GDMA_OUT_DONE_CH0_INT_RAW_V << GDMA_OUT_DONE_CH0_INT_RAW_S)
+#define GDMA_OUT_DONE_CH0_INT_RAW_V  0x00000001U
+#define GDMA_OUT_DONE_CH0_INT_RAW_S  0
+/** GDMA_OUT_EOF_CH0_INT_RAW : R/WTC/SS; bitpos: [1]; default: 0;
+ *  The raw interrupt bit turns to high level when the last data pointed by one outlink
+ *  descriptor has been read from memory for Tx channel 0.
+ */
+#define GDMA_OUT_EOF_CH0_INT_RAW    (BIT(1))
+#define GDMA_OUT_EOF_CH0_INT_RAW_M  (GDMA_OUT_EOF_CH0_INT_RAW_V << GDMA_OUT_EOF_CH0_INT_RAW_S)
+#define GDMA_OUT_EOF_CH0_INT_RAW_V  0x00000001U
+#define GDMA_OUT_EOF_CH0_INT_RAW_S  1
+/** GDMA_OUT_DSCR_ERR_CH0_INT_RAW : R/WTC/SS; bitpos: [2]; default: 0;
+ *  The raw interrupt bit turns to high level when detecting outlink descriptor error
+ *  including owner error and the second and third word error of outlink descriptor for
+ *  Tx channel 0.
+ */
+#define GDMA_OUT_DSCR_ERR_CH0_INT_RAW    (BIT(2))
+#define GDMA_OUT_DSCR_ERR_CH0_INT_RAW_M  (GDMA_OUT_DSCR_ERR_CH0_INT_RAW_V << GDMA_OUT_DSCR_ERR_CH0_INT_RAW_S)
+#define GDMA_OUT_DSCR_ERR_CH0_INT_RAW_V  0x00000001U
+#define GDMA_OUT_DSCR_ERR_CH0_INT_RAW_S  2
+/** GDMA_OUT_TOTAL_EOF_CH0_INT_RAW : R/WTC/SS; bitpos: [3]; default: 0;
+ *  The raw interrupt bit turns to high level when data corresponding a outlink
+ *  (includes one link descriptor or few link descriptors) is transmitted out for Tx
+ *  channel 0.
+ */
+#define GDMA_OUT_TOTAL_EOF_CH0_INT_RAW    (BIT(3))
+#define GDMA_OUT_TOTAL_EOF_CH0_INT_RAW_M  (GDMA_OUT_TOTAL_EOF_CH0_INT_RAW_V << GDMA_OUT_TOTAL_EOF_CH0_INT_RAW_S)
+#define GDMA_OUT_TOTAL_EOF_CH0_INT_RAW_V  0x00000001U
+#define GDMA_OUT_TOTAL_EOF_CH0_INT_RAW_S  3
+/** GDMA_OUTFIFO_OVF_CH0_INT_RAW : R/WTC/SS; bitpos: [4]; default: 0;
+ *  This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is
+ *  overflow.
+ */
+#define GDMA_OUTFIFO_OVF_CH0_INT_RAW    (BIT(4))
+#define GDMA_OUTFIFO_OVF_CH0_INT_RAW_M  (GDMA_OUTFIFO_OVF_CH0_INT_RAW_V << GDMA_OUTFIFO_OVF_CH0_INT_RAW_S)
+#define GDMA_OUTFIFO_OVF_CH0_INT_RAW_V  0x00000001U
+#define GDMA_OUTFIFO_OVF_CH0_INT_RAW_S  4
+/** GDMA_OUTFIFO_UDF_CH0_INT_RAW : R/WTC/SS; bitpos: [5]; default: 0;
+ *  This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is
+ *  underflow.
+ */
+#define GDMA_OUTFIFO_UDF_CH0_INT_RAW    (BIT(5))
+#define GDMA_OUTFIFO_UDF_CH0_INT_RAW_M  (GDMA_OUTFIFO_UDF_CH0_INT_RAW_V << GDMA_OUTFIFO_UDF_CH0_INT_RAW_S)
+#define GDMA_OUTFIFO_UDF_CH0_INT_RAW_V  0x00000001U
+#define GDMA_OUTFIFO_UDF_CH0_INT_RAW_S  5
+
+/** GDMA_OUT_INT_ST_CH0_REG register
+ *  Masked interrupt of channel 0
+ */
+#define GDMA_OUT_INT_ST_CH0_REG (DR_REG_GDMA_BASE + 0x34)
+/** GDMA_OUT_DONE_CH0_INT_ST : RO; bitpos: [0]; default: 0;
+ *  The raw interrupt status bit for the OUT_DONE_CH_INT interrupt.
+ */
+#define GDMA_OUT_DONE_CH0_INT_ST    (BIT(0))
+#define GDMA_OUT_DONE_CH0_INT_ST_M  (GDMA_OUT_DONE_CH0_INT_ST_V << GDMA_OUT_DONE_CH0_INT_ST_S)
+#define GDMA_OUT_DONE_CH0_INT_ST_V  0x00000001U
+#define GDMA_OUT_DONE_CH0_INT_ST_S  0
+/** GDMA_OUT_EOF_CH0_INT_ST : RO; bitpos: [1]; default: 0;
+ *  The raw interrupt status bit for the OUT_EOF_CH_INT interrupt.
+ */
+#define GDMA_OUT_EOF_CH0_INT_ST    (BIT(1))
+#define GDMA_OUT_EOF_CH0_INT_ST_M  (GDMA_OUT_EOF_CH0_INT_ST_V << GDMA_OUT_EOF_CH0_INT_ST_S)
+#define GDMA_OUT_EOF_CH0_INT_ST_V  0x00000001U
+#define GDMA_OUT_EOF_CH0_INT_ST_S  1
+/** GDMA_OUT_DSCR_ERR_CH0_INT_ST : RO; bitpos: [2]; default: 0;
+ *  The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt.
+ */
+#define GDMA_OUT_DSCR_ERR_CH0_INT_ST    (BIT(2))
+#define GDMA_OUT_DSCR_ERR_CH0_INT_ST_M  (GDMA_OUT_DSCR_ERR_CH0_INT_ST_V << GDMA_OUT_DSCR_ERR_CH0_INT_ST_S)
+#define GDMA_OUT_DSCR_ERR_CH0_INT_ST_V  0x00000001U
+#define GDMA_OUT_DSCR_ERR_CH0_INT_ST_S  2
+/** GDMA_OUT_TOTAL_EOF_CH0_INT_ST : RO; bitpos: [3]; default: 0;
+ *  The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt.
+ */
+#define GDMA_OUT_TOTAL_EOF_CH0_INT_ST    (BIT(3))
+#define GDMA_OUT_TOTAL_EOF_CH0_INT_ST_M  (GDMA_OUT_TOTAL_EOF_CH0_INT_ST_V << GDMA_OUT_TOTAL_EOF_CH0_INT_ST_S)
+#define GDMA_OUT_TOTAL_EOF_CH0_INT_ST_V  0x00000001U
+#define GDMA_OUT_TOTAL_EOF_CH0_INT_ST_S  3
+/** GDMA_OUTFIFO_OVF_CH0_INT_ST : RO; bitpos: [4]; default: 0;
+ *  The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
+ */
+#define GDMA_OUTFIFO_OVF_CH0_INT_ST    (BIT(4))
+#define GDMA_OUTFIFO_OVF_CH0_INT_ST_M  (GDMA_OUTFIFO_OVF_CH0_INT_ST_V << GDMA_OUTFIFO_OVF_CH0_INT_ST_S)
+#define GDMA_OUTFIFO_OVF_CH0_INT_ST_V  0x00000001U
+#define GDMA_OUTFIFO_OVF_CH0_INT_ST_S  4
+/** GDMA_OUTFIFO_UDF_CH0_INT_ST : RO; bitpos: [5]; default: 0;
+ *  The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
+ */
+#define GDMA_OUTFIFO_UDF_CH0_INT_ST    (BIT(5))
+#define GDMA_OUTFIFO_UDF_CH0_INT_ST_M  (GDMA_OUTFIFO_UDF_CH0_INT_ST_V << GDMA_OUTFIFO_UDF_CH0_INT_ST_S)
+#define GDMA_OUTFIFO_UDF_CH0_INT_ST_V  0x00000001U
+#define GDMA_OUTFIFO_UDF_CH0_INT_ST_S  5
+
+/** GDMA_OUT_INT_ENA_CH0_REG register
+ *  Interrupt enable bits of channel 0
+ */
+#define GDMA_OUT_INT_ENA_CH0_REG (DR_REG_GDMA_BASE + 0x38)
+/** GDMA_OUT_DONE_CH0_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  The interrupt enable bit for the OUT_DONE_CH_INT interrupt.
+ */
+#define GDMA_OUT_DONE_CH0_INT_ENA    (BIT(0))
+#define GDMA_OUT_DONE_CH0_INT_ENA_M  (GDMA_OUT_DONE_CH0_INT_ENA_V << GDMA_OUT_DONE_CH0_INT_ENA_S)
+#define GDMA_OUT_DONE_CH0_INT_ENA_V  0x00000001U
+#define GDMA_OUT_DONE_CH0_INT_ENA_S  0
+/** GDMA_OUT_EOF_CH0_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  The interrupt enable bit for the OUT_EOF_CH_INT interrupt.
+ */
+#define GDMA_OUT_EOF_CH0_INT_ENA    (BIT(1))
+#define GDMA_OUT_EOF_CH0_INT_ENA_M  (GDMA_OUT_EOF_CH0_INT_ENA_V << GDMA_OUT_EOF_CH0_INT_ENA_S)
+#define GDMA_OUT_EOF_CH0_INT_ENA_V  0x00000001U
+#define GDMA_OUT_EOF_CH0_INT_ENA_S  1
+/** GDMA_OUT_DSCR_ERR_CH0_INT_ENA : R/W; bitpos: [2]; default: 0;
+ *  The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt.
+ */
+#define GDMA_OUT_DSCR_ERR_CH0_INT_ENA    (BIT(2))
+#define GDMA_OUT_DSCR_ERR_CH0_INT_ENA_M  (GDMA_OUT_DSCR_ERR_CH0_INT_ENA_V << GDMA_OUT_DSCR_ERR_CH0_INT_ENA_S)
+#define GDMA_OUT_DSCR_ERR_CH0_INT_ENA_V  0x00000001U
+#define GDMA_OUT_DSCR_ERR_CH0_INT_ENA_S  2
+/** GDMA_OUT_TOTAL_EOF_CH0_INT_ENA : R/W; bitpos: [3]; default: 0;
+ *  The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt.
+ */
+#define GDMA_OUT_TOTAL_EOF_CH0_INT_ENA    (BIT(3))
+#define GDMA_OUT_TOTAL_EOF_CH0_INT_ENA_M  (GDMA_OUT_TOTAL_EOF_CH0_INT_ENA_V << GDMA_OUT_TOTAL_EOF_CH0_INT_ENA_S)
+#define GDMA_OUT_TOTAL_EOF_CH0_INT_ENA_V  0x00000001U
+#define GDMA_OUT_TOTAL_EOF_CH0_INT_ENA_S  3
+/** GDMA_OUTFIFO_OVF_CH0_INT_ENA : R/W; bitpos: [4]; default: 0;
+ *  The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
+ */
+#define GDMA_OUTFIFO_OVF_CH0_INT_ENA    (BIT(4))
+#define GDMA_OUTFIFO_OVF_CH0_INT_ENA_M  (GDMA_OUTFIFO_OVF_CH0_INT_ENA_V << GDMA_OUTFIFO_OVF_CH0_INT_ENA_S)
+#define GDMA_OUTFIFO_OVF_CH0_INT_ENA_V  0x00000001U
+#define GDMA_OUTFIFO_OVF_CH0_INT_ENA_S  4
+/** GDMA_OUTFIFO_UDF_CH0_INT_ENA : R/W; bitpos: [5]; default: 0;
+ *  The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
+ */
+#define GDMA_OUTFIFO_UDF_CH0_INT_ENA    (BIT(5))
+#define GDMA_OUTFIFO_UDF_CH0_INT_ENA_M  (GDMA_OUTFIFO_UDF_CH0_INT_ENA_V << GDMA_OUTFIFO_UDF_CH0_INT_ENA_S)
+#define GDMA_OUTFIFO_UDF_CH0_INT_ENA_V  0x00000001U
+#define GDMA_OUTFIFO_UDF_CH0_INT_ENA_S  5
+
+/** GDMA_OUT_INT_CLR_CH0_REG register
+ *  Interrupt clear bits of channel 0
+ */
+#define GDMA_OUT_INT_CLR_CH0_REG (DR_REG_GDMA_BASE + 0x3c)
+/** GDMA_OUT_DONE_CH0_INT_CLR : WT; bitpos: [0]; default: 0;
+ *  Set this bit to clear the OUT_DONE_CH_INT interrupt.
+ */
+#define GDMA_OUT_DONE_CH0_INT_CLR    (BIT(0))
+#define GDMA_OUT_DONE_CH0_INT_CLR_M  (GDMA_OUT_DONE_CH0_INT_CLR_V << GDMA_OUT_DONE_CH0_INT_CLR_S)
+#define GDMA_OUT_DONE_CH0_INT_CLR_V  0x00000001U
+#define GDMA_OUT_DONE_CH0_INT_CLR_S  0
+/** GDMA_OUT_EOF_CH0_INT_CLR : WT; bitpos: [1]; default: 0;
+ *  Set this bit to clear the OUT_EOF_CH_INT interrupt.
+ */
+#define GDMA_OUT_EOF_CH0_INT_CLR    (BIT(1))
+#define GDMA_OUT_EOF_CH0_INT_CLR_M  (GDMA_OUT_EOF_CH0_INT_CLR_V << GDMA_OUT_EOF_CH0_INT_CLR_S)
+#define GDMA_OUT_EOF_CH0_INT_CLR_V  0x00000001U
+#define GDMA_OUT_EOF_CH0_INT_CLR_S  1
+/** GDMA_OUT_DSCR_ERR_CH0_INT_CLR : WT; bitpos: [2]; default: 0;
+ *  Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt.
+ */
+#define GDMA_OUT_DSCR_ERR_CH0_INT_CLR    (BIT(2))
+#define GDMA_OUT_DSCR_ERR_CH0_INT_CLR_M  (GDMA_OUT_DSCR_ERR_CH0_INT_CLR_V << GDMA_OUT_DSCR_ERR_CH0_INT_CLR_S)
+#define GDMA_OUT_DSCR_ERR_CH0_INT_CLR_V  0x00000001U
+#define GDMA_OUT_DSCR_ERR_CH0_INT_CLR_S  2
+/** GDMA_OUT_TOTAL_EOF_CH0_INT_CLR : WT; bitpos: [3]; default: 0;
+ *  Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt.
+ */
+#define GDMA_OUT_TOTAL_EOF_CH0_INT_CLR    (BIT(3))
+#define GDMA_OUT_TOTAL_EOF_CH0_INT_CLR_M  (GDMA_OUT_TOTAL_EOF_CH0_INT_CLR_V << GDMA_OUT_TOTAL_EOF_CH0_INT_CLR_S)
+#define GDMA_OUT_TOTAL_EOF_CH0_INT_CLR_V  0x00000001U
+#define GDMA_OUT_TOTAL_EOF_CH0_INT_CLR_S  3
+/** GDMA_OUTFIFO_OVF_CH0_INT_CLR : WT; bitpos: [4]; default: 0;
+ *  Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt.
+ */
+#define GDMA_OUTFIFO_OVF_CH0_INT_CLR    (BIT(4))
+#define GDMA_OUTFIFO_OVF_CH0_INT_CLR_M  (GDMA_OUTFIFO_OVF_CH0_INT_CLR_V << GDMA_OUTFIFO_OVF_CH0_INT_CLR_S)
+#define GDMA_OUTFIFO_OVF_CH0_INT_CLR_V  0x00000001U
+#define GDMA_OUTFIFO_OVF_CH0_INT_CLR_S  4
+/** GDMA_OUTFIFO_UDF_CH0_INT_CLR : WT; bitpos: [5]; default: 0;
+ *  Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt.
+ */
+#define GDMA_OUTFIFO_UDF_CH0_INT_CLR    (BIT(5))
+#define GDMA_OUTFIFO_UDF_CH0_INT_CLR_M  (GDMA_OUTFIFO_UDF_CH0_INT_CLR_V << GDMA_OUTFIFO_UDF_CH0_INT_CLR_S)
+#define GDMA_OUTFIFO_UDF_CH0_INT_CLR_V  0x00000001U
+#define GDMA_OUTFIFO_UDF_CH0_INT_CLR_S  5
+
+/** GDMA_OUT_INT_RAW_CH1_REG register
+ *  Raw status interrupt of channel 0
+ */
+#define GDMA_OUT_INT_RAW_CH1_REG (DR_REG_GDMA_BASE + 0x40)
+/** GDMA_OUT_DONE_CH1_INT_RAW : R/WTC/SS; bitpos: [0]; default: 0;
+ *  The raw interrupt bit turns to high level when the last data pointed by one outlink
+ *  descriptor has been transmitted to peripherals for Tx channel 0.
+ */
+#define GDMA_OUT_DONE_CH1_INT_RAW    (BIT(0))
+#define GDMA_OUT_DONE_CH1_INT_RAW_M  (GDMA_OUT_DONE_CH1_INT_RAW_V << GDMA_OUT_DONE_CH1_INT_RAW_S)
+#define GDMA_OUT_DONE_CH1_INT_RAW_V  0x00000001U
+#define GDMA_OUT_DONE_CH1_INT_RAW_S  0
+/** GDMA_OUT_EOF_CH1_INT_RAW : R/WTC/SS; bitpos: [1]; default: 0;
+ *  The raw interrupt bit turns to high level when the last data pointed by one outlink
+ *  descriptor has been read from memory for Tx channel 0.
+ */
+#define GDMA_OUT_EOF_CH1_INT_RAW    (BIT(1))
+#define GDMA_OUT_EOF_CH1_INT_RAW_M  (GDMA_OUT_EOF_CH1_INT_RAW_V << GDMA_OUT_EOF_CH1_INT_RAW_S)
+#define GDMA_OUT_EOF_CH1_INT_RAW_V  0x00000001U
+#define GDMA_OUT_EOF_CH1_INT_RAW_S  1
+/** GDMA_OUT_DSCR_ERR_CH1_INT_RAW : R/WTC/SS; bitpos: [2]; default: 0;
+ *  The raw interrupt bit turns to high level when detecting outlink descriptor error
+ *  including owner error and the second and third word error of outlink descriptor for
+ *  Tx channel 0.
+ */
+#define GDMA_OUT_DSCR_ERR_CH1_INT_RAW    (BIT(2))
+#define GDMA_OUT_DSCR_ERR_CH1_INT_RAW_M  (GDMA_OUT_DSCR_ERR_CH1_INT_RAW_V << GDMA_OUT_DSCR_ERR_CH1_INT_RAW_S)
+#define GDMA_OUT_DSCR_ERR_CH1_INT_RAW_V  0x00000001U
+#define GDMA_OUT_DSCR_ERR_CH1_INT_RAW_S  2
+/** GDMA_OUT_TOTAL_EOF_CH1_INT_RAW : R/WTC/SS; bitpos: [3]; default: 0;
+ *  The raw interrupt bit turns to high level when data corresponding a outlink
+ *  (includes one link descriptor or few link descriptors) is transmitted out for Tx
+ *  channel 0.
+ */
+#define GDMA_OUT_TOTAL_EOF_CH1_INT_RAW    (BIT(3))
+#define GDMA_OUT_TOTAL_EOF_CH1_INT_RAW_M  (GDMA_OUT_TOTAL_EOF_CH1_INT_RAW_V << GDMA_OUT_TOTAL_EOF_CH1_INT_RAW_S)
+#define GDMA_OUT_TOTAL_EOF_CH1_INT_RAW_V  0x00000001U
+#define GDMA_OUT_TOTAL_EOF_CH1_INT_RAW_S  3
+/** GDMA_OUTFIFO_OVF_CH1_INT_RAW : R/WTC/SS; bitpos: [4]; default: 0;
+ *  This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is
+ *  overflow.
+ */
+#define GDMA_OUTFIFO_OVF_CH1_INT_RAW    (BIT(4))
+#define GDMA_OUTFIFO_OVF_CH1_INT_RAW_M  (GDMA_OUTFIFO_OVF_CH1_INT_RAW_V << GDMA_OUTFIFO_OVF_CH1_INT_RAW_S)
+#define GDMA_OUTFIFO_OVF_CH1_INT_RAW_V  0x00000001U
+#define GDMA_OUTFIFO_OVF_CH1_INT_RAW_S  4
+/** GDMA_OUTFIFO_UDF_CH1_INT_RAW : R/WTC/SS; bitpos: [5]; default: 0;
+ *  This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is
+ *  underflow.
+ */
+#define GDMA_OUTFIFO_UDF_CH1_INT_RAW    (BIT(5))
+#define GDMA_OUTFIFO_UDF_CH1_INT_RAW_M  (GDMA_OUTFIFO_UDF_CH1_INT_RAW_V << GDMA_OUTFIFO_UDF_CH1_INT_RAW_S)
+#define GDMA_OUTFIFO_UDF_CH1_INT_RAW_V  0x00000001U
+#define GDMA_OUTFIFO_UDF_CH1_INT_RAW_S  5
+
+/** GDMA_OUT_INT_ST_CH1_REG register
+ *  Masked interrupt of channel 0
+ */
+#define GDMA_OUT_INT_ST_CH1_REG (DR_REG_GDMA_BASE + 0x44)
+/** GDMA_OUT_DONE_CH1_INT_ST : RO; bitpos: [0]; default: 0;
+ *  The raw interrupt status bit for the OUT_DONE_CH_INT interrupt.
+ */
+#define GDMA_OUT_DONE_CH1_INT_ST    (BIT(0))
+#define GDMA_OUT_DONE_CH1_INT_ST_M  (GDMA_OUT_DONE_CH1_INT_ST_V << GDMA_OUT_DONE_CH1_INT_ST_S)
+#define GDMA_OUT_DONE_CH1_INT_ST_V  0x00000001U
+#define GDMA_OUT_DONE_CH1_INT_ST_S  0
+/** GDMA_OUT_EOF_CH1_INT_ST : RO; bitpos: [1]; default: 0;
+ *  The raw interrupt status bit for the OUT_EOF_CH_INT interrupt.
+ */
+#define GDMA_OUT_EOF_CH1_INT_ST    (BIT(1))
+#define GDMA_OUT_EOF_CH1_INT_ST_M  (GDMA_OUT_EOF_CH1_INT_ST_V << GDMA_OUT_EOF_CH1_INT_ST_S)
+#define GDMA_OUT_EOF_CH1_INT_ST_V  0x00000001U
+#define GDMA_OUT_EOF_CH1_INT_ST_S  1
+/** GDMA_OUT_DSCR_ERR_CH1_INT_ST : RO; bitpos: [2]; default: 0;
+ *  The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt.
+ */
+#define GDMA_OUT_DSCR_ERR_CH1_INT_ST    (BIT(2))
+#define GDMA_OUT_DSCR_ERR_CH1_INT_ST_M  (GDMA_OUT_DSCR_ERR_CH1_INT_ST_V << GDMA_OUT_DSCR_ERR_CH1_INT_ST_S)
+#define GDMA_OUT_DSCR_ERR_CH1_INT_ST_V  0x00000001U
+#define GDMA_OUT_DSCR_ERR_CH1_INT_ST_S  2
+/** GDMA_OUT_TOTAL_EOF_CH1_INT_ST : RO; bitpos: [3]; default: 0;
+ *  The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt.
+ */
+#define GDMA_OUT_TOTAL_EOF_CH1_INT_ST    (BIT(3))
+#define GDMA_OUT_TOTAL_EOF_CH1_INT_ST_M  (GDMA_OUT_TOTAL_EOF_CH1_INT_ST_V << GDMA_OUT_TOTAL_EOF_CH1_INT_ST_S)
+#define GDMA_OUT_TOTAL_EOF_CH1_INT_ST_V  0x00000001U
+#define GDMA_OUT_TOTAL_EOF_CH1_INT_ST_S  3
+/** GDMA_OUTFIFO_OVF_CH1_INT_ST : RO; bitpos: [4]; default: 0;
+ *  The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
+ */
+#define GDMA_OUTFIFO_OVF_CH1_INT_ST    (BIT(4))
+#define GDMA_OUTFIFO_OVF_CH1_INT_ST_M  (GDMA_OUTFIFO_OVF_CH1_INT_ST_V << GDMA_OUTFIFO_OVF_CH1_INT_ST_S)
+#define GDMA_OUTFIFO_OVF_CH1_INT_ST_V  0x00000001U
+#define GDMA_OUTFIFO_OVF_CH1_INT_ST_S  4
+/** GDMA_OUTFIFO_UDF_CH1_INT_ST : RO; bitpos: [5]; default: 0;
+ *  The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
+ */
+#define GDMA_OUTFIFO_UDF_CH1_INT_ST    (BIT(5))
+#define GDMA_OUTFIFO_UDF_CH1_INT_ST_M  (GDMA_OUTFIFO_UDF_CH1_INT_ST_V << GDMA_OUTFIFO_UDF_CH1_INT_ST_S)
+#define GDMA_OUTFIFO_UDF_CH1_INT_ST_V  0x00000001U
+#define GDMA_OUTFIFO_UDF_CH1_INT_ST_S  5
+
+/** GDMA_OUT_INT_ENA_CH1_REG register
+ *  Interrupt enable bits of channel 0
+ */
+#define GDMA_OUT_INT_ENA_CH1_REG (DR_REG_GDMA_BASE + 0x48)
+/** GDMA_OUT_DONE_CH1_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  The interrupt enable bit for the OUT_DONE_CH_INT interrupt.
+ */
+#define GDMA_OUT_DONE_CH1_INT_ENA    (BIT(0))
+#define GDMA_OUT_DONE_CH1_INT_ENA_M  (GDMA_OUT_DONE_CH1_INT_ENA_V << GDMA_OUT_DONE_CH1_INT_ENA_S)
+#define GDMA_OUT_DONE_CH1_INT_ENA_V  0x00000001U
+#define GDMA_OUT_DONE_CH1_INT_ENA_S  0
+/** GDMA_OUT_EOF_CH1_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  The interrupt enable bit for the OUT_EOF_CH_INT interrupt.
+ */
+#define GDMA_OUT_EOF_CH1_INT_ENA    (BIT(1))
+#define GDMA_OUT_EOF_CH1_INT_ENA_M  (GDMA_OUT_EOF_CH1_INT_ENA_V << GDMA_OUT_EOF_CH1_INT_ENA_S)
+#define GDMA_OUT_EOF_CH1_INT_ENA_V  0x00000001U
+#define GDMA_OUT_EOF_CH1_INT_ENA_S  1
+/** GDMA_OUT_DSCR_ERR_CH1_INT_ENA : R/W; bitpos: [2]; default: 0;
+ *  The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt.
+ */
+#define GDMA_OUT_DSCR_ERR_CH1_INT_ENA    (BIT(2))
+#define GDMA_OUT_DSCR_ERR_CH1_INT_ENA_M  (GDMA_OUT_DSCR_ERR_CH1_INT_ENA_V << GDMA_OUT_DSCR_ERR_CH1_INT_ENA_S)
+#define GDMA_OUT_DSCR_ERR_CH1_INT_ENA_V  0x00000001U
+#define GDMA_OUT_DSCR_ERR_CH1_INT_ENA_S  2
+/** GDMA_OUT_TOTAL_EOF_CH1_INT_ENA : R/W; bitpos: [3]; default: 0;
+ *  The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt.
+ */
+#define GDMA_OUT_TOTAL_EOF_CH1_INT_ENA    (BIT(3))
+#define GDMA_OUT_TOTAL_EOF_CH1_INT_ENA_M  (GDMA_OUT_TOTAL_EOF_CH1_INT_ENA_V << GDMA_OUT_TOTAL_EOF_CH1_INT_ENA_S)
+#define GDMA_OUT_TOTAL_EOF_CH1_INT_ENA_V  0x00000001U
+#define GDMA_OUT_TOTAL_EOF_CH1_INT_ENA_S  3
+/** GDMA_OUTFIFO_OVF_CH1_INT_ENA : R/W; bitpos: [4]; default: 0;
+ *  The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
+ */
+#define GDMA_OUTFIFO_OVF_CH1_INT_ENA    (BIT(4))
+#define GDMA_OUTFIFO_OVF_CH1_INT_ENA_M  (GDMA_OUTFIFO_OVF_CH1_INT_ENA_V << GDMA_OUTFIFO_OVF_CH1_INT_ENA_S)
+#define GDMA_OUTFIFO_OVF_CH1_INT_ENA_V  0x00000001U
+#define GDMA_OUTFIFO_OVF_CH1_INT_ENA_S  4
+/** GDMA_OUTFIFO_UDF_CH1_INT_ENA : R/W; bitpos: [5]; default: 0;
+ *  The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
+ */
+#define GDMA_OUTFIFO_UDF_CH1_INT_ENA    (BIT(5))
+#define GDMA_OUTFIFO_UDF_CH1_INT_ENA_M  (GDMA_OUTFIFO_UDF_CH1_INT_ENA_V << GDMA_OUTFIFO_UDF_CH1_INT_ENA_S)
+#define GDMA_OUTFIFO_UDF_CH1_INT_ENA_V  0x00000001U
+#define GDMA_OUTFIFO_UDF_CH1_INT_ENA_S  5
+
+/** GDMA_OUT_INT_CLR_CH1_REG register
+ *  Interrupt clear bits of channel 0
+ */
+#define GDMA_OUT_INT_CLR_CH1_REG (DR_REG_GDMA_BASE + 0x4c)
+/** GDMA_OUT_DONE_CH1_INT_CLR : WT; bitpos: [0]; default: 0;
+ *  Set this bit to clear the OUT_DONE_CH_INT interrupt.
+ */
+#define GDMA_OUT_DONE_CH1_INT_CLR    (BIT(0))
+#define GDMA_OUT_DONE_CH1_INT_CLR_M  (GDMA_OUT_DONE_CH1_INT_CLR_V << GDMA_OUT_DONE_CH1_INT_CLR_S)
+#define GDMA_OUT_DONE_CH1_INT_CLR_V  0x00000001U
+#define GDMA_OUT_DONE_CH1_INT_CLR_S  0
+/** GDMA_OUT_EOF_CH1_INT_CLR : WT; bitpos: [1]; default: 0;
+ *  Set this bit to clear the OUT_EOF_CH_INT interrupt.
+ */
+#define GDMA_OUT_EOF_CH1_INT_CLR    (BIT(1))
+#define GDMA_OUT_EOF_CH1_INT_CLR_M  (GDMA_OUT_EOF_CH1_INT_CLR_V << GDMA_OUT_EOF_CH1_INT_CLR_S)
+#define GDMA_OUT_EOF_CH1_INT_CLR_V  0x00000001U
+#define GDMA_OUT_EOF_CH1_INT_CLR_S  1
+/** GDMA_OUT_DSCR_ERR_CH1_INT_CLR : WT; bitpos: [2]; default: 0;
+ *  Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt.
+ */
+#define GDMA_OUT_DSCR_ERR_CH1_INT_CLR    (BIT(2))
+#define GDMA_OUT_DSCR_ERR_CH1_INT_CLR_M  (GDMA_OUT_DSCR_ERR_CH1_INT_CLR_V << GDMA_OUT_DSCR_ERR_CH1_INT_CLR_S)
+#define GDMA_OUT_DSCR_ERR_CH1_INT_CLR_V  0x00000001U
+#define GDMA_OUT_DSCR_ERR_CH1_INT_CLR_S  2
+/** GDMA_OUT_TOTAL_EOF_CH1_INT_CLR : WT; bitpos: [3]; default: 0;
+ *  Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt.
+ */
+#define GDMA_OUT_TOTAL_EOF_CH1_INT_CLR    (BIT(3))
+#define GDMA_OUT_TOTAL_EOF_CH1_INT_CLR_M  (GDMA_OUT_TOTAL_EOF_CH1_INT_CLR_V << GDMA_OUT_TOTAL_EOF_CH1_INT_CLR_S)
+#define GDMA_OUT_TOTAL_EOF_CH1_INT_CLR_V  0x00000001U
+#define GDMA_OUT_TOTAL_EOF_CH1_INT_CLR_S  3
+/** GDMA_OUTFIFO_OVF_CH1_INT_CLR : WT; bitpos: [4]; default: 0;
+ *  Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt.
+ */
+#define GDMA_OUTFIFO_OVF_CH1_INT_CLR    (BIT(4))
+#define GDMA_OUTFIFO_OVF_CH1_INT_CLR_M  (GDMA_OUTFIFO_OVF_CH1_INT_CLR_V << GDMA_OUTFIFO_OVF_CH1_INT_CLR_S)
+#define GDMA_OUTFIFO_OVF_CH1_INT_CLR_V  0x00000001U
+#define GDMA_OUTFIFO_OVF_CH1_INT_CLR_S  4
+/** GDMA_OUTFIFO_UDF_CH1_INT_CLR : WT; bitpos: [5]; default: 0;
+ *  Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt.
+ */
+#define GDMA_OUTFIFO_UDF_CH1_INT_CLR    (BIT(5))
+#define GDMA_OUTFIFO_UDF_CH1_INT_CLR_M  (GDMA_OUTFIFO_UDF_CH1_INT_CLR_V << GDMA_OUTFIFO_UDF_CH1_INT_CLR_S)
+#define GDMA_OUTFIFO_UDF_CH1_INT_CLR_V  0x00000001U
+#define GDMA_OUTFIFO_UDF_CH1_INT_CLR_S  5
+
+/** GDMA_OUT_INT_RAW_CH2_REG register
+ *  Raw status interrupt of channel 0
+ */
+#define GDMA_OUT_INT_RAW_CH2_REG (DR_REG_GDMA_BASE + 0x50)
+/** GDMA_OUT_DONE_CH2_INT_RAW : R/WTC/SS; bitpos: [0]; default: 0;
+ *  The raw interrupt bit turns to high level when the last data pointed by one outlink
+ *  descriptor has been transmitted to peripherals for Tx channel 0.
+ */
+#define GDMA_OUT_DONE_CH2_INT_RAW    (BIT(0))
+#define GDMA_OUT_DONE_CH2_INT_RAW_M  (GDMA_OUT_DONE_CH2_INT_RAW_V << GDMA_OUT_DONE_CH2_INT_RAW_S)
+#define GDMA_OUT_DONE_CH2_INT_RAW_V  0x00000001U
+#define GDMA_OUT_DONE_CH2_INT_RAW_S  0
+/** GDMA_OUT_EOF_CH2_INT_RAW : R/WTC/SS; bitpos: [1]; default: 0;
+ *  The raw interrupt bit turns to high level when the last data pointed by one outlink
+ *  descriptor has been read from memory for Tx channel 0.
+ */
+#define GDMA_OUT_EOF_CH2_INT_RAW    (BIT(1))
+#define GDMA_OUT_EOF_CH2_INT_RAW_M  (GDMA_OUT_EOF_CH2_INT_RAW_V << GDMA_OUT_EOF_CH2_INT_RAW_S)
+#define GDMA_OUT_EOF_CH2_INT_RAW_V  0x00000001U
+#define GDMA_OUT_EOF_CH2_INT_RAW_S  1
+/** GDMA_OUT_DSCR_ERR_CH2_INT_RAW : R/WTC/SS; bitpos: [2]; default: 0;
+ *  The raw interrupt bit turns to high level when detecting outlink descriptor error
+ *  including owner error and the second and third word error of outlink descriptor for
+ *  Tx channel 0.
+ */
+#define GDMA_OUT_DSCR_ERR_CH2_INT_RAW    (BIT(2))
+#define GDMA_OUT_DSCR_ERR_CH2_INT_RAW_M  (GDMA_OUT_DSCR_ERR_CH2_INT_RAW_V << GDMA_OUT_DSCR_ERR_CH2_INT_RAW_S)
+#define GDMA_OUT_DSCR_ERR_CH2_INT_RAW_V  0x00000001U
+#define GDMA_OUT_DSCR_ERR_CH2_INT_RAW_S  2
+/** GDMA_OUT_TOTAL_EOF_CH2_INT_RAW : R/WTC/SS; bitpos: [3]; default: 0;
+ *  The raw interrupt bit turns to high level when data corresponding a outlink
+ *  (includes one link descriptor or few link descriptors) is transmitted out for Tx
+ *  channel 0.
+ */
+#define GDMA_OUT_TOTAL_EOF_CH2_INT_RAW    (BIT(3))
+#define GDMA_OUT_TOTAL_EOF_CH2_INT_RAW_M  (GDMA_OUT_TOTAL_EOF_CH2_INT_RAW_V << GDMA_OUT_TOTAL_EOF_CH2_INT_RAW_S)
+#define GDMA_OUT_TOTAL_EOF_CH2_INT_RAW_V  0x00000001U
+#define GDMA_OUT_TOTAL_EOF_CH2_INT_RAW_S  3
+/** GDMA_OUTFIFO_OVF_CH2_INT_RAW : R/WTC/SS; bitpos: [4]; default: 0;
+ *  This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is
+ *  overflow.
+ */
+#define GDMA_OUTFIFO_OVF_CH2_INT_RAW    (BIT(4))
+#define GDMA_OUTFIFO_OVF_CH2_INT_RAW_M  (GDMA_OUTFIFO_OVF_CH2_INT_RAW_V << GDMA_OUTFIFO_OVF_CH2_INT_RAW_S)
+#define GDMA_OUTFIFO_OVF_CH2_INT_RAW_V  0x00000001U
+#define GDMA_OUTFIFO_OVF_CH2_INT_RAW_S  4
+/** GDMA_OUTFIFO_UDF_CH2_INT_RAW : R/WTC/SS; bitpos: [5]; default: 0;
+ *  This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is
+ *  underflow.
+ */
+#define GDMA_OUTFIFO_UDF_CH2_INT_RAW    (BIT(5))
+#define GDMA_OUTFIFO_UDF_CH2_INT_RAW_M  (GDMA_OUTFIFO_UDF_CH2_INT_RAW_V << GDMA_OUTFIFO_UDF_CH2_INT_RAW_S)
+#define GDMA_OUTFIFO_UDF_CH2_INT_RAW_V  0x00000001U
+#define GDMA_OUTFIFO_UDF_CH2_INT_RAW_S  5
+
+/** GDMA_OUT_INT_ST_CH2_REG register
+ *  Masked interrupt of channel 0
+ */
+#define GDMA_OUT_INT_ST_CH2_REG (DR_REG_GDMA_BASE + 0x54)
+/** GDMA_OUT_DONE_CH2_INT_ST : RO; bitpos: [0]; default: 0;
+ *  The raw interrupt status bit for the OUT_DONE_CH_INT interrupt.
+ */
+#define GDMA_OUT_DONE_CH2_INT_ST    (BIT(0))
+#define GDMA_OUT_DONE_CH2_INT_ST_M  (GDMA_OUT_DONE_CH2_INT_ST_V << GDMA_OUT_DONE_CH2_INT_ST_S)
+#define GDMA_OUT_DONE_CH2_INT_ST_V  0x00000001U
+#define GDMA_OUT_DONE_CH2_INT_ST_S  0
+/** GDMA_OUT_EOF_CH2_INT_ST : RO; bitpos: [1]; default: 0;
+ *  The raw interrupt status bit for the OUT_EOF_CH_INT interrupt.
+ */
+#define GDMA_OUT_EOF_CH2_INT_ST    (BIT(1))
+#define GDMA_OUT_EOF_CH2_INT_ST_M  (GDMA_OUT_EOF_CH2_INT_ST_V << GDMA_OUT_EOF_CH2_INT_ST_S)
+#define GDMA_OUT_EOF_CH2_INT_ST_V  0x00000001U
+#define GDMA_OUT_EOF_CH2_INT_ST_S  1
+/** GDMA_OUT_DSCR_ERR_CH2_INT_ST : RO; bitpos: [2]; default: 0;
+ *  The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt.
+ */
+#define GDMA_OUT_DSCR_ERR_CH2_INT_ST    (BIT(2))
+#define GDMA_OUT_DSCR_ERR_CH2_INT_ST_M  (GDMA_OUT_DSCR_ERR_CH2_INT_ST_V << GDMA_OUT_DSCR_ERR_CH2_INT_ST_S)
+#define GDMA_OUT_DSCR_ERR_CH2_INT_ST_V  0x00000001U
+#define GDMA_OUT_DSCR_ERR_CH2_INT_ST_S  2
+/** GDMA_OUT_TOTAL_EOF_CH2_INT_ST : RO; bitpos: [3]; default: 0;
+ *  The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt.
+ */
+#define GDMA_OUT_TOTAL_EOF_CH2_INT_ST    (BIT(3))
+#define GDMA_OUT_TOTAL_EOF_CH2_INT_ST_M  (GDMA_OUT_TOTAL_EOF_CH2_INT_ST_V << GDMA_OUT_TOTAL_EOF_CH2_INT_ST_S)
+#define GDMA_OUT_TOTAL_EOF_CH2_INT_ST_V  0x00000001U
+#define GDMA_OUT_TOTAL_EOF_CH2_INT_ST_S  3
+/** GDMA_OUTFIFO_OVF_CH2_INT_ST : RO; bitpos: [4]; default: 0;
+ *  The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
+ */
+#define GDMA_OUTFIFO_OVF_CH2_INT_ST    (BIT(4))
+#define GDMA_OUTFIFO_OVF_CH2_INT_ST_M  (GDMA_OUTFIFO_OVF_CH2_INT_ST_V << GDMA_OUTFIFO_OVF_CH2_INT_ST_S)
+#define GDMA_OUTFIFO_OVF_CH2_INT_ST_V  0x00000001U
+#define GDMA_OUTFIFO_OVF_CH2_INT_ST_S  4
+/** GDMA_OUTFIFO_UDF_CH2_INT_ST : RO; bitpos: [5]; default: 0;
+ *  The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
+ */
+#define GDMA_OUTFIFO_UDF_CH2_INT_ST    (BIT(5))
+#define GDMA_OUTFIFO_UDF_CH2_INT_ST_M  (GDMA_OUTFIFO_UDF_CH2_INT_ST_V << GDMA_OUTFIFO_UDF_CH2_INT_ST_S)
+#define GDMA_OUTFIFO_UDF_CH2_INT_ST_V  0x00000001U
+#define GDMA_OUTFIFO_UDF_CH2_INT_ST_S  5
+
+/** GDMA_OUT_INT_ENA_CH2_REG register
+ *  Interrupt enable bits of channel 0
+ */
+#define GDMA_OUT_INT_ENA_CH2_REG (DR_REG_GDMA_BASE + 0x58)
+/** GDMA_OUT_DONE_CH2_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  The interrupt enable bit for the OUT_DONE_CH_INT interrupt.
+ */
+#define GDMA_OUT_DONE_CH2_INT_ENA    (BIT(0))
+#define GDMA_OUT_DONE_CH2_INT_ENA_M  (GDMA_OUT_DONE_CH2_INT_ENA_V << GDMA_OUT_DONE_CH2_INT_ENA_S)
+#define GDMA_OUT_DONE_CH2_INT_ENA_V  0x00000001U
+#define GDMA_OUT_DONE_CH2_INT_ENA_S  0
+/** GDMA_OUT_EOF_CH2_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  The interrupt enable bit for the OUT_EOF_CH_INT interrupt.
+ */
+#define GDMA_OUT_EOF_CH2_INT_ENA    (BIT(1))
+#define GDMA_OUT_EOF_CH2_INT_ENA_M  (GDMA_OUT_EOF_CH2_INT_ENA_V << GDMA_OUT_EOF_CH2_INT_ENA_S)
+#define GDMA_OUT_EOF_CH2_INT_ENA_V  0x00000001U
+#define GDMA_OUT_EOF_CH2_INT_ENA_S  1
+/** GDMA_OUT_DSCR_ERR_CH2_INT_ENA : R/W; bitpos: [2]; default: 0;
+ *  The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt.
+ */
+#define GDMA_OUT_DSCR_ERR_CH2_INT_ENA    (BIT(2))
+#define GDMA_OUT_DSCR_ERR_CH2_INT_ENA_M  (GDMA_OUT_DSCR_ERR_CH2_INT_ENA_V << GDMA_OUT_DSCR_ERR_CH2_INT_ENA_S)
+#define GDMA_OUT_DSCR_ERR_CH2_INT_ENA_V  0x00000001U
+#define GDMA_OUT_DSCR_ERR_CH2_INT_ENA_S  2
+/** GDMA_OUT_TOTAL_EOF_CH2_INT_ENA : R/W; bitpos: [3]; default: 0;
+ *  The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt.
+ */
+#define GDMA_OUT_TOTAL_EOF_CH2_INT_ENA    (BIT(3))
+#define GDMA_OUT_TOTAL_EOF_CH2_INT_ENA_M  (GDMA_OUT_TOTAL_EOF_CH2_INT_ENA_V << GDMA_OUT_TOTAL_EOF_CH2_INT_ENA_S)
+#define GDMA_OUT_TOTAL_EOF_CH2_INT_ENA_V  0x00000001U
+#define GDMA_OUT_TOTAL_EOF_CH2_INT_ENA_S  3
+/** GDMA_OUTFIFO_OVF_CH2_INT_ENA : R/W; bitpos: [4]; default: 0;
+ *  The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
+ */
+#define GDMA_OUTFIFO_OVF_CH2_INT_ENA    (BIT(4))
+#define GDMA_OUTFIFO_OVF_CH2_INT_ENA_M  (GDMA_OUTFIFO_OVF_CH2_INT_ENA_V << GDMA_OUTFIFO_OVF_CH2_INT_ENA_S)
+#define GDMA_OUTFIFO_OVF_CH2_INT_ENA_V  0x00000001U
+#define GDMA_OUTFIFO_OVF_CH2_INT_ENA_S  4
+/** GDMA_OUTFIFO_UDF_CH2_INT_ENA : R/W; bitpos: [5]; default: 0;
+ *  The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
+ */
+#define GDMA_OUTFIFO_UDF_CH2_INT_ENA    (BIT(5))
+#define GDMA_OUTFIFO_UDF_CH2_INT_ENA_M  (GDMA_OUTFIFO_UDF_CH2_INT_ENA_V << GDMA_OUTFIFO_UDF_CH2_INT_ENA_S)
+#define GDMA_OUTFIFO_UDF_CH2_INT_ENA_V  0x00000001U
+#define GDMA_OUTFIFO_UDF_CH2_INT_ENA_S  5
+
+/** GDMA_OUT_INT_CLR_CH2_REG register
+ *  Interrupt clear bits of channel 0
+ */
+#define GDMA_OUT_INT_CLR_CH2_REG (DR_REG_GDMA_BASE + 0x5c)
+/** GDMA_OUT_DONE_CH2_INT_CLR : WT; bitpos: [0]; default: 0;
+ *  Set this bit to clear the OUT_DONE_CH_INT interrupt.
+ */
+#define GDMA_OUT_DONE_CH2_INT_CLR    (BIT(0))
+#define GDMA_OUT_DONE_CH2_INT_CLR_M  (GDMA_OUT_DONE_CH2_INT_CLR_V << GDMA_OUT_DONE_CH2_INT_CLR_S)
+#define GDMA_OUT_DONE_CH2_INT_CLR_V  0x00000001U
+#define GDMA_OUT_DONE_CH2_INT_CLR_S  0
+/** GDMA_OUT_EOF_CH2_INT_CLR : WT; bitpos: [1]; default: 0;
+ *  Set this bit to clear the OUT_EOF_CH_INT interrupt.
+ */
+#define GDMA_OUT_EOF_CH2_INT_CLR    (BIT(1))
+#define GDMA_OUT_EOF_CH2_INT_CLR_M  (GDMA_OUT_EOF_CH2_INT_CLR_V << GDMA_OUT_EOF_CH2_INT_CLR_S)
+#define GDMA_OUT_EOF_CH2_INT_CLR_V  0x00000001U
+#define GDMA_OUT_EOF_CH2_INT_CLR_S  1
+/** GDMA_OUT_DSCR_ERR_CH2_INT_CLR : WT; bitpos: [2]; default: 0;
+ *  Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt.
+ */
+#define GDMA_OUT_DSCR_ERR_CH2_INT_CLR    (BIT(2))
+#define GDMA_OUT_DSCR_ERR_CH2_INT_CLR_M  (GDMA_OUT_DSCR_ERR_CH2_INT_CLR_V << GDMA_OUT_DSCR_ERR_CH2_INT_CLR_S)
+#define GDMA_OUT_DSCR_ERR_CH2_INT_CLR_V  0x00000001U
+#define GDMA_OUT_DSCR_ERR_CH2_INT_CLR_S  2
+/** GDMA_OUT_TOTAL_EOF_CH2_INT_CLR : WT; bitpos: [3]; default: 0;
+ *  Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt.
+ */
+#define GDMA_OUT_TOTAL_EOF_CH2_INT_CLR    (BIT(3))
+#define GDMA_OUT_TOTAL_EOF_CH2_INT_CLR_M  (GDMA_OUT_TOTAL_EOF_CH2_INT_CLR_V << GDMA_OUT_TOTAL_EOF_CH2_INT_CLR_S)
+#define GDMA_OUT_TOTAL_EOF_CH2_INT_CLR_V  0x00000001U
+#define GDMA_OUT_TOTAL_EOF_CH2_INT_CLR_S  3
+/** GDMA_OUTFIFO_OVF_CH2_INT_CLR : WT; bitpos: [4]; default: 0;
+ *  Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt.
+ */
+#define GDMA_OUTFIFO_OVF_CH2_INT_CLR    (BIT(4))
+#define GDMA_OUTFIFO_OVF_CH2_INT_CLR_M  (GDMA_OUTFIFO_OVF_CH2_INT_CLR_V << GDMA_OUTFIFO_OVF_CH2_INT_CLR_S)
+#define GDMA_OUTFIFO_OVF_CH2_INT_CLR_V  0x00000001U
+#define GDMA_OUTFIFO_OVF_CH2_INT_CLR_S  4
+/** GDMA_OUTFIFO_UDF_CH2_INT_CLR : WT; bitpos: [5]; default: 0;
+ *  Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt.
+ */
+#define GDMA_OUTFIFO_UDF_CH2_INT_CLR    (BIT(5))
+#define GDMA_OUTFIFO_UDF_CH2_INT_CLR_M  (GDMA_OUTFIFO_UDF_CH2_INT_CLR_V << GDMA_OUTFIFO_UDF_CH2_INT_CLR_S)
+#define GDMA_OUTFIFO_UDF_CH2_INT_CLR_V  0x00000001U
+#define GDMA_OUTFIFO_UDF_CH2_INT_CLR_S  5
+
+/** GDMA_AHB_TEST_REG register
+ *  reserved
+ */
+#define GDMA_AHB_TEST_REG (DR_REG_GDMA_BASE + 0x60)
+/** GDMA_AHB_TESTMODE : R/W; bitpos: [2:0]; default: 0;
+ *  reserved
+ */
+#define GDMA_AHB_TESTMODE    0x00000007U
+#define GDMA_AHB_TESTMODE_M  (GDMA_AHB_TESTMODE_V << GDMA_AHB_TESTMODE_S)
+#define GDMA_AHB_TESTMODE_V  0x00000007U
+#define GDMA_AHB_TESTMODE_S  0
+/** GDMA_AHB_TESTADDR : R/W; bitpos: [5:4]; default: 0;
+ *  reserved
+ */
+#define GDMA_AHB_TESTADDR    0x00000003U
+#define GDMA_AHB_TESTADDR_M  (GDMA_AHB_TESTADDR_V << GDMA_AHB_TESTADDR_S)
+#define GDMA_AHB_TESTADDR_V  0x00000003U
+#define GDMA_AHB_TESTADDR_S  4
+
+/** GDMA_MISC_CONF_REG register
+ *  MISC register
+ */
+#define GDMA_MISC_CONF_REG (DR_REG_GDMA_BASE + 0x64)
+/** GDMA_AHBM_RST_INTER : R/W; bitpos: [0]; default: 0;
+ *  Set this bit then clear this bit to reset the internal ahb FSM.
+ */
+#define GDMA_AHBM_RST_INTER    (BIT(0))
+#define GDMA_AHBM_RST_INTER_M  (GDMA_AHBM_RST_INTER_V << GDMA_AHBM_RST_INTER_S)
+#define GDMA_AHBM_RST_INTER_V  0x00000001U
+#define GDMA_AHBM_RST_INTER_S  0
+/** GDMA_ARB_PRI_DIS : R/W; bitpos: [2]; default: 0;
+ *  Set this bit to disable priority arbitration function.
+ */
+#define GDMA_ARB_PRI_DIS    (BIT(2))
+#define GDMA_ARB_PRI_DIS_M  (GDMA_ARB_PRI_DIS_V << GDMA_ARB_PRI_DIS_S)
+#define GDMA_ARB_PRI_DIS_V  0x00000001U
+#define GDMA_ARB_PRI_DIS_S  2
+/** GDMA_CLK_EN : R/W; bitpos: [3]; default: 0;
+ *  1'h1: Force clock on for register. 1'h0: Support clock only when application writes
+ *  registers.
+ */
+#define GDMA_CLK_EN    (BIT(3))
+#define GDMA_CLK_EN_M  (GDMA_CLK_EN_V << GDMA_CLK_EN_S)
+#define GDMA_CLK_EN_V  0x00000001U
+#define GDMA_CLK_EN_S  3
+
+/** GDMA_DATE_REG register
+ *  Version control register
+ */
+#define GDMA_DATE_REG (DR_REG_GDMA_BASE + 0x68)
+/** GDMA_DATE : R/W; bitpos: [31:0]; default: 35660368;
+ *  register version.
+ */
+#define GDMA_DATE    0xFFFFFFFFU
+#define GDMA_DATE_M  (GDMA_DATE_V << GDMA_DATE_S)
+#define GDMA_DATE_V  0xFFFFFFFFU
+#define GDMA_DATE_S  0
+
+/** GDMA_IN_CONF0_CH0_REG register
+ *  Configure 0 register of Rx channel 0
+ */
+#define GDMA_IN_CONF0_CH0_REG (DR_REG_GDMA_BASE + 0x70)
+/** GDMA_IN_RST_CH0 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to reset GDMA channel 0 Rx FSM and Rx FIFO pointer.
+ */
+#define GDMA_IN_RST_CH0    (BIT(0))
+#define GDMA_IN_RST_CH0_M  (GDMA_IN_RST_CH0_V << GDMA_IN_RST_CH0_S)
+#define GDMA_IN_RST_CH0_V  0x00000001U
+#define GDMA_IN_RST_CH0_S  0
+/** GDMA_IN_LOOP_TEST_CH0 : R/W; bitpos: [1]; default: 0;
+ *  reserved
+ */
+#define GDMA_IN_LOOP_TEST_CH0    (BIT(1))
+#define GDMA_IN_LOOP_TEST_CH0_M  (GDMA_IN_LOOP_TEST_CH0_V << GDMA_IN_LOOP_TEST_CH0_S)
+#define GDMA_IN_LOOP_TEST_CH0_V  0x00000001U
+#define GDMA_IN_LOOP_TEST_CH0_S  1
+/** GDMA_INDSCR_BURST_EN_CH0 : R/W; bitpos: [2]; default: 0;
+ *  Set this bit to 1 to enable INCR burst transfer for Rx channel 0 reading link
+ *  descriptor when accessing internal SRAM.
+ */
+#define GDMA_INDSCR_BURST_EN_CH0    (BIT(2))
+#define GDMA_INDSCR_BURST_EN_CH0_M  (GDMA_INDSCR_BURST_EN_CH0_V << GDMA_INDSCR_BURST_EN_CH0_S)
+#define GDMA_INDSCR_BURST_EN_CH0_V  0x00000001U
+#define GDMA_INDSCR_BURST_EN_CH0_S  2
+/** GDMA_IN_DATA_BURST_EN_CH0 : R/W; bitpos: [3]; default: 0;
+ *  Set this bit to 1 to enable INCR burst transfer for Rx channel 0 receiving data
+ *  when accessing internal SRAM.
+ */
+#define GDMA_IN_DATA_BURST_EN_CH0    (BIT(3))
+#define GDMA_IN_DATA_BURST_EN_CH0_M  (GDMA_IN_DATA_BURST_EN_CH0_V << GDMA_IN_DATA_BURST_EN_CH0_S)
+#define GDMA_IN_DATA_BURST_EN_CH0_V  0x00000001U
+#define GDMA_IN_DATA_BURST_EN_CH0_S  3
+/** GDMA_MEM_TRANS_EN_CH0 : R/W; bitpos: [4]; default: 0;
+ *  Set this bit 1 to enable automatic transmitting data from memory to memory via GDMA.
+ */
+#define GDMA_MEM_TRANS_EN_CH0    (BIT(4))
+#define GDMA_MEM_TRANS_EN_CH0_M  (GDMA_MEM_TRANS_EN_CH0_V << GDMA_MEM_TRANS_EN_CH0_S)
+#define GDMA_MEM_TRANS_EN_CH0_V  0x00000001U
+#define GDMA_MEM_TRANS_EN_CH0_S  4
+/** GDMA_IN_ETM_EN_CH0 : R/W; bitpos: [5]; default: 0;
+ *  Set this bit to 1 to enable etm control mode, GDMA Rx channel 0 is triggered by etm
+ *  task.
+ */
+#define GDMA_IN_ETM_EN_CH0    (BIT(5))
+#define GDMA_IN_ETM_EN_CH0_M  (GDMA_IN_ETM_EN_CH0_V << GDMA_IN_ETM_EN_CH0_S)
+#define GDMA_IN_ETM_EN_CH0_V  0x00000001U
+#define GDMA_IN_ETM_EN_CH0_S  5
+
+/** GDMA_IN_CONF1_CH0_REG register
+ *  Configure 1 register of Rx channel 0
+ */
+#define GDMA_IN_CONF1_CH0_REG (DR_REG_GDMA_BASE + 0x74)
+/** GDMA_IN_CHECK_OWNER_CH0 : R/W; bitpos: [12]; default: 0;
+ *  Set this bit to enable checking the owner attribute of the link descriptor.
+ */
+#define GDMA_IN_CHECK_OWNER_CH0    (BIT(12))
+#define GDMA_IN_CHECK_OWNER_CH0_M  (GDMA_IN_CHECK_OWNER_CH0_V << GDMA_IN_CHECK_OWNER_CH0_S)
+#define GDMA_IN_CHECK_OWNER_CH0_V  0x00000001U
+#define GDMA_IN_CHECK_OWNER_CH0_S  12
+
+/** GDMA_INFIFO_STATUS_CH0_REG register
+ *  Receive FIFO status of Rx channel 0
+ */
+#define GDMA_INFIFO_STATUS_CH0_REG (DR_REG_GDMA_BASE + 0x78)
+/** GDMA_INFIFO_FULL_CH0 : RO; bitpos: [0]; default: 1;
+ *  L1 Rx FIFO full signal for Rx channel 0.
+ */
+#define GDMA_INFIFO_FULL_CH0    (BIT(0))
+#define GDMA_INFIFO_FULL_CH0_M  (GDMA_INFIFO_FULL_CH0_V << GDMA_INFIFO_FULL_CH0_S)
+#define GDMA_INFIFO_FULL_CH0_V  0x00000001U
+#define GDMA_INFIFO_FULL_CH0_S  0
+/** GDMA_INFIFO_EMPTY_CH0 : RO; bitpos: [1]; default: 1;
+ *  L1 Rx FIFO empty signal for Rx channel 0.
+ */
+#define GDMA_INFIFO_EMPTY_CH0    (BIT(1))
+#define GDMA_INFIFO_EMPTY_CH0_M  (GDMA_INFIFO_EMPTY_CH0_V << GDMA_INFIFO_EMPTY_CH0_S)
+#define GDMA_INFIFO_EMPTY_CH0_V  0x00000001U
+#define GDMA_INFIFO_EMPTY_CH0_S  1
+/** GDMA_INFIFO_CNT_CH0 : RO; bitpos: [7:2]; default: 0;
+ *  The register stores the byte number of the data in L1 Rx FIFO for Rx channel 0.
+ */
+#define GDMA_INFIFO_CNT_CH0    0x0000003FU
+#define GDMA_INFIFO_CNT_CH0_M  (GDMA_INFIFO_CNT_CH0_V << GDMA_INFIFO_CNT_CH0_S)
+#define GDMA_INFIFO_CNT_CH0_V  0x0000003FU
+#define GDMA_INFIFO_CNT_CH0_S  2
+/** GDMA_IN_REMAIN_UNDER_1B_CH0 : RO; bitpos: [23]; default: 1;
+ *  reserved
+ */
+#define GDMA_IN_REMAIN_UNDER_1B_CH0    (BIT(23))
+#define GDMA_IN_REMAIN_UNDER_1B_CH0_M  (GDMA_IN_REMAIN_UNDER_1B_CH0_V << GDMA_IN_REMAIN_UNDER_1B_CH0_S)
+#define GDMA_IN_REMAIN_UNDER_1B_CH0_V  0x00000001U
+#define GDMA_IN_REMAIN_UNDER_1B_CH0_S  23
+/** GDMA_IN_REMAIN_UNDER_2B_CH0 : RO; bitpos: [24]; default: 1;
+ *  reserved
+ */
+#define GDMA_IN_REMAIN_UNDER_2B_CH0    (BIT(24))
+#define GDMA_IN_REMAIN_UNDER_2B_CH0_M  (GDMA_IN_REMAIN_UNDER_2B_CH0_V << GDMA_IN_REMAIN_UNDER_2B_CH0_S)
+#define GDMA_IN_REMAIN_UNDER_2B_CH0_V  0x00000001U
+#define GDMA_IN_REMAIN_UNDER_2B_CH0_S  24
+/** GDMA_IN_REMAIN_UNDER_3B_CH0 : RO; bitpos: [25]; default: 1;
+ *  reserved
+ */
+#define GDMA_IN_REMAIN_UNDER_3B_CH0    (BIT(25))
+#define GDMA_IN_REMAIN_UNDER_3B_CH0_M  (GDMA_IN_REMAIN_UNDER_3B_CH0_V << GDMA_IN_REMAIN_UNDER_3B_CH0_S)
+#define GDMA_IN_REMAIN_UNDER_3B_CH0_V  0x00000001U
+#define GDMA_IN_REMAIN_UNDER_3B_CH0_S  25
+/** GDMA_IN_REMAIN_UNDER_4B_CH0 : RO; bitpos: [26]; default: 1;
+ *  reserved
+ */
+#define GDMA_IN_REMAIN_UNDER_4B_CH0    (BIT(26))
+#define GDMA_IN_REMAIN_UNDER_4B_CH0_M  (GDMA_IN_REMAIN_UNDER_4B_CH0_V << GDMA_IN_REMAIN_UNDER_4B_CH0_S)
+#define GDMA_IN_REMAIN_UNDER_4B_CH0_V  0x00000001U
+#define GDMA_IN_REMAIN_UNDER_4B_CH0_S  26
+/** GDMA_IN_BUF_HUNGRY_CH0 : RO; bitpos: [27]; default: 0;
+ *  reserved
+ */
+#define GDMA_IN_BUF_HUNGRY_CH0    (BIT(27))
+#define GDMA_IN_BUF_HUNGRY_CH0_M  (GDMA_IN_BUF_HUNGRY_CH0_V << GDMA_IN_BUF_HUNGRY_CH0_S)
+#define GDMA_IN_BUF_HUNGRY_CH0_V  0x00000001U
+#define GDMA_IN_BUF_HUNGRY_CH0_S  27
+
+/** GDMA_IN_POP_CH0_REG register
+ *  Pop control register of Rx channel 0
+ */
+#define GDMA_IN_POP_CH0_REG (DR_REG_GDMA_BASE + 0x7c)
+/** GDMA_INFIFO_RDATA_CH0 : RO; bitpos: [11:0]; default: 2048;
+ *  This register stores the data popping from GDMA FIFO.
+ */
+#define GDMA_INFIFO_RDATA_CH0    0x00000FFFU
+#define GDMA_INFIFO_RDATA_CH0_M  (GDMA_INFIFO_RDATA_CH0_V << GDMA_INFIFO_RDATA_CH0_S)
+#define GDMA_INFIFO_RDATA_CH0_V  0x00000FFFU
+#define GDMA_INFIFO_RDATA_CH0_S  0
+/** GDMA_INFIFO_POP_CH0 : WT; bitpos: [12]; default: 0;
+ *  Set this bit to pop data from GDMA FIFO.
+ */
+#define GDMA_INFIFO_POP_CH0    (BIT(12))
+#define GDMA_INFIFO_POP_CH0_M  (GDMA_INFIFO_POP_CH0_V << GDMA_INFIFO_POP_CH0_S)
+#define GDMA_INFIFO_POP_CH0_V  0x00000001U
+#define GDMA_INFIFO_POP_CH0_S  12
+
+/** GDMA_IN_LINK_CH0_REG register
+ *  Link descriptor configure and control register of Rx channel 0
+ */
+#define GDMA_IN_LINK_CH0_REG (DR_REG_GDMA_BASE + 0x80)
+/** GDMA_INLINK_ADDR_CH0 : R/W; bitpos: [19:0]; default: 0;
+ *  This register stores the 20 least significant bits of the first inlink descriptor's
+ *  address.
+ */
+#define GDMA_INLINK_ADDR_CH0    0x000FFFFFU
+#define GDMA_INLINK_ADDR_CH0_M  (GDMA_INLINK_ADDR_CH0_V << GDMA_INLINK_ADDR_CH0_S)
+#define GDMA_INLINK_ADDR_CH0_V  0x000FFFFFU
+#define GDMA_INLINK_ADDR_CH0_S  0
+/** GDMA_INLINK_AUTO_RET_CH0 : R/W; bitpos: [20]; default: 1;
+ *  Set this bit to return to current inlink descriptor's address when there are some
+ *  errors in current receiving data.
+ */
+#define GDMA_INLINK_AUTO_RET_CH0    (BIT(20))
+#define GDMA_INLINK_AUTO_RET_CH0_M  (GDMA_INLINK_AUTO_RET_CH0_V << GDMA_INLINK_AUTO_RET_CH0_S)
+#define GDMA_INLINK_AUTO_RET_CH0_V  0x00000001U
+#define GDMA_INLINK_AUTO_RET_CH0_S  20
+/** GDMA_INLINK_STOP_CH0 : WT; bitpos: [21]; default: 0;
+ *  Set this bit to stop dealing with the inlink descriptors.
+ */
+#define GDMA_INLINK_STOP_CH0    (BIT(21))
+#define GDMA_INLINK_STOP_CH0_M  (GDMA_INLINK_STOP_CH0_V << GDMA_INLINK_STOP_CH0_S)
+#define GDMA_INLINK_STOP_CH0_V  0x00000001U
+#define GDMA_INLINK_STOP_CH0_S  21
+/** GDMA_INLINK_START_CH0 : WT; bitpos: [22]; default: 0;
+ *  Set this bit to start dealing with the inlink descriptors.
+ */
+#define GDMA_INLINK_START_CH0    (BIT(22))
+#define GDMA_INLINK_START_CH0_M  (GDMA_INLINK_START_CH0_V << GDMA_INLINK_START_CH0_S)
+#define GDMA_INLINK_START_CH0_V  0x00000001U
+#define GDMA_INLINK_START_CH0_S  22
+/** GDMA_INLINK_RESTART_CH0 : WT; bitpos: [23]; default: 0;
+ *  Set this bit to mount a new inlink descriptor.
+ */
+#define GDMA_INLINK_RESTART_CH0    (BIT(23))
+#define GDMA_INLINK_RESTART_CH0_M  (GDMA_INLINK_RESTART_CH0_V << GDMA_INLINK_RESTART_CH0_S)
+#define GDMA_INLINK_RESTART_CH0_V  0x00000001U
+#define GDMA_INLINK_RESTART_CH0_S  23
+/** GDMA_INLINK_PARK_CH0 : RO; bitpos: [24]; default: 1;
+ *  1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is
+ *  working.
+ */
+#define GDMA_INLINK_PARK_CH0    (BIT(24))
+#define GDMA_INLINK_PARK_CH0_M  (GDMA_INLINK_PARK_CH0_V << GDMA_INLINK_PARK_CH0_S)
+#define GDMA_INLINK_PARK_CH0_V  0x00000001U
+#define GDMA_INLINK_PARK_CH0_S  24
+
+/** GDMA_IN_STATE_CH0_REG register
+ *  Receive status of Rx channel 0
+ */
+#define GDMA_IN_STATE_CH0_REG (DR_REG_GDMA_BASE + 0x84)
+/** GDMA_INLINK_DSCR_ADDR_CH0 : RO; bitpos: [17:0]; default: 0;
+ *  This register stores the current inlink descriptor's address.
+ */
+#define GDMA_INLINK_DSCR_ADDR_CH0    0x0003FFFFU
+#define GDMA_INLINK_DSCR_ADDR_CH0_M  (GDMA_INLINK_DSCR_ADDR_CH0_V << GDMA_INLINK_DSCR_ADDR_CH0_S)
+#define GDMA_INLINK_DSCR_ADDR_CH0_V  0x0003FFFFU
+#define GDMA_INLINK_DSCR_ADDR_CH0_S  0
+/** GDMA_IN_DSCR_STATE_CH0 : RO; bitpos: [19:18]; default: 0;
+ *  reserved
+ */
+#define GDMA_IN_DSCR_STATE_CH0    0x00000003U
+#define GDMA_IN_DSCR_STATE_CH0_M  (GDMA_IN_DSCR_STATE_CH0_V << GDMA_IN_DSCR_STATE_CH0_S)
+#define GDMA_IN_DSCR_STATE_CH0_V  0x00000003U
+#define GDMA_IN_DSCR_STATE_CH0_S  18
+/** GDMA_IN_STATE_CH0 : RO; bitpos: [22:20]; default: 0;
+ *  reserved
+ */
+#define GDMA_IN_STATE_CH0    0x00000007U
+#define GDMA_IN_STATE_CH0_M  (GDMA_IN_STATE_CH0_V << GDMA_IN_STATE_CH0_S)
+#define GDMA_IN_STATE_CH0_V  0x00000007U
+#define GDMA_IN_STATE_CH0_S  20
+
+/** GDMA_IN_SUC_EOF_DES_ADDR_CH0_REG register
+ *  Inlink descriptor address when EOF occurs of Rx channel 0
+ */
+#define GDMA_IN_SUC_EOF_DES_ADDR_CH0_REG (DR_REG_GDMA_BASE + 0x88)
+/** GDMA_IN_SUC_EOF_DES_ADDR_CH0 : RO; bitpos: [31:0]; default: 0;
+ *  This register stores the address of the inlink descriptor when the EOF bit in this
+ *  descriptor is 1.
+ */
+#define GDMA_IN_SUC_EOF_DES_ADDR_CH0    0xFFFFFFFFU
+#define GDMA_IN_SUC_EOF_DES_ADDR_CH0_M  (GDMA_IN_SUC_EOF_DES_ADDR_CH0_V << GDMA_IN_SUC_EOF_DES_ADDR_CH0_S)
+#define GDMA_IN_SUC_EOF_DES_ADDR_CH0_V  0xFFFFFFFFU
+#define GDMA_IN_SUC_EOF_DES_ADDR_CH0_S  0
+
+/** GDMA_IN_ERR_EOF_DES_ADDR_CH0_REG register
+ *  Inlink descriptor address when errors occur of Rx channel 0
+ */
+#define GDMA_IN_ERR_EOF_DES_ADDR_CH0_REG (DR_REG_GDMA_BASE + 0x8c)
+/** GDMA_IN_ERR_EOF_DES_ADDR_CH0 : RO; bitpos: [31:0]; default: 0;
+ *  This register stores the address of the inlink descriptor when there are some
+ *  errors in current receiving data. Only used when peripheral is UHCI0.
+ */
+#define GDMA_IN_ERR_EOF_DES_ADDR_CH0    0xFFFFFFFFU
+#define GDMA_IN_ERR_EOF_DES_ADDR_CH0_M  (GDMA_IN_ERR_EOF_DES_ADDR_CH0_V << GDMA_IN_ERR_EOF_DES_ADDR_CH0_S)
+#define GDMA_IN_ERR_EOF_DES_ADDR_CH0_V  0xFFFFFFFFU
+#define GDMA_IN_ERR_EOF_DES_ADDR_CH0_S  0
+
+/** GDMA_IN_DSCR_CH0_REG register
+ *  Current inlink descriptor address of Rx channel 0
+ */
+#define GDMA_IN_DSCR_CH0_REG (DR_REG_GDMA_BASE + 0x90)
+/** GDMA_INLINK_DSCR_CH0 : RO; bitpos: [31:0]; default: 0;
+ *  The address of the current inlink descriptor x.
+ */
+#define GDMA_INLINK_DSCR_CH0    0xFFFFFFFFU
+#define GDMA_INLINK_DSCR_CH0_M  (GDMA_INLINK_DSCR_CH0_V << GDMA_INLINK_DSCR_CH0_S)
+#define GDMA_INLINK_DSCR_CH0_V  0xFFFFFFFFU
+#define GDMA_INLINK_DSCR_CH0_S  0
+
+/** GDMA_IN_DSCR_BF0_CH0_REG register
+ *  The last inlink descriptor address of Rx channel 0
+ */
+#define GDMA_IN_DSCR_BF0_CH0_REG (DR_REG_GDMA_BASE + 0x94)
+/** GDMA_INLINK_DSCR_BF0_CH0 : RO; bitpos: [31:0]; default: 0;
+ *  The address of the last inlink descriptor x-1.
+ */
+#define GDMA_INLINK_DSCR_BF0_CH0    0xFFFFFFFFU
+#define GDMA_INLINK_DSCR_BF0_CH0_M  (GDMA_INLINK_DSCR_BF0_CH0_V << GDMA_INLINK_DSCR_BF0_CH0_S)
+#define GDMA_INLINK_DSCR_BF0_CH0_V  0xFFFFFFFFU
+#define GDMA_INLINK_DSCR_BF0_CH0_S  0
+
+/** GDMA_IN_DSCR_BF1_CH0_REG register
+ *  The second-to-last inlink descriptor address of Rx channel 0
+ */
+#define GDMA_IN_DSCR_BF1_CH0_REG (DR_REG_GDMA_BASE + 0x98)
+/** GDMA_INLINK_DSCR_BF1_CH0 : RO; bitpos: [31:0]; default: 0;
+ *  The address of the second-to-last inlink descriptor x-2.
+ */
+#define GDMA_INLINK_DSCR_BF1_CH0    0xFFFFFFFFU
+#define GDMA_INLINK_DSCR_BF1_CH0_M  (GDMA_INLINK_DSCR_BF1_CH0_V << GDMA_INLINK_DSCR_BF1_CH0_S)
+#define GDMA_INLINK_DSCR_BF1_CH0_V  0xFFFFFFFFU
+#define GDMA_INLINK_DSCR_BF1_CH0_S  0
+
+/** GDMA_IN_PRI_CH0_REG register
+ *  Priority register of Rx channel 0
+ */
+#define GDMA_IN_PRI_CH0_REG (DR_REG_GDMA_BASE + 0x9c)
+/** GDMA_RX_PRI_CH0 : R/W; bitpos: [3:0]; default: 0;
+ *  The priority of Rx channel 0. The larger of the value the higher of the priority.
+ */
+#define GDMA_RX_PRI_CH0    0x0000000FU
+#define GDMA_RX_PRI_CH0_M  (GDMA_RX_PRI_CH0_V << GDMA_RX_PRI_CH0_S)
+#define GDMA_RX_PRI_CH0_V  0x0000000FU
+#define GDMA_RX_PRI_CH0_S  0
+
+/** GDMA_IN_PERI_SEL_CH0_REG register
+ *  Peripheral selection of Rx channel 0
+ */
+#define GDMA_IN_PERI_SEL_CH0_REG (DR_REG_GDMA_BASE + 0xa0)
+/** GDMA_PERI_IN_SEL_CH0 : R/W; bitpos: [5:0]; default: 63;
+ *  This register is used to select peripheral for Rx channel 0. 0:SPI2. 1: reserved.
+ *  2: UHCI0. 3: I2S0. 4: reserved. 5: reserved. 6: AES. 7: SHA. 8: ADC_DAC. 9:
+ *  Parallel_IO.
+ */
+#define GDMA_PERI_IN_SEL_CH0    0x0000003FU
+#define GDMA_PERI_IN_SEL_CH0_M  (GDMA_PERI_IN_SEL_CH0_V << GDMA_PERI_IN_SEL_CH0_S)
+#define GDMA_PERI_IN_SEL_CH0_V  0x0000003FU
+#define GDMA_PERI_IN_SEL_CH0_S  0
+
+/** GDMA_OUT_CONF0_CH0_REG register
+ *  Configure 0 register of Tx channel 0
+ */
+#define GDMA_OUT_CONF0_CH0_REG (DR_REG_GDMA_BASE + 0xd0)
+/** GDMA_OUT_RST_CH0 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to reset GDMA channel 0 Tx FSM and Tx FIFO pointer.
+ */
+#define GDMA_OUT_RST_CH0    (BIT(0))
+#define GDMA_OUT_RST_CH0_M  (GDMA_OUT_RST_CH0_V << GDMA_OUT_RST_CH0_S)
+#define GDMA_OUT_RST_CH0_V  0x00000001U
+#define GDMA_OUT_RST_CH0_S  0
+/** GDMA_OUT_LOOP_TEST_CH0 : R/W; bitpos: [1]; default: 0;
+ *  reserved
+ */
+#define GDMA_OUT_LOOP_TEST_CH0    (BIT(1))
+#define GDMA_OUT_LOOP_TEST_CH0_M  (GDMA_OUT_LOOP_TEST_CH0_V << GDMA_OUT_LOOP_TEST_CH0_S)
+#define GDMA_OUT_LOOP_TEST_CH0_V  0x00000001U
+#define GDMA_OUT_LOOP_TEST_CH0_S  1
+/** GDMA_OUT_AUTO_WRBACK_CH0 : R/W; bitpos: [2]; default: 0;
+ *  Set this bit to enable automatic outlink-writeback when all the data in tx buffer
+ *  has been transmitted.
+ */
+#define GDMA_OUT_AUTO_WRBACK_CH0    (BIT(2))
+#define GDMA_OUT_AUTO_WRBACK_CH0_M  (GDMA_OUT_AUTO_WRBACK_CH0_V << GDMA_OUT_AUTO_WRBACK_CH0_S)
+#define GDMA_OUT_AUTO_WRBACK_CH0_V  0x00000001U
+#define GDMA_OUT_AUTO_WRBACK_CH0_S  2
+/** GDMA_OUT_EOF_MODE_CH0 : R/W; bitpos: [3]; default: 1;
+ *  EOF flag generation mode when transmitting data. 1: EOF flag for Tx channel 0 is
+ *  generated when data need to transmit has been popped from FIFO in GDMA
+ */
+#define GDMA_OUT_EOF_MODE_CH0    (BIT(3))
+#define GDMA_OUT_EOF_MODE_CH0_M  (GDMA_OUT_EOF_MODE_CH0_V << GDMA_OUT_EOF_MODE_CH0_S)
+#define GDMA_OUT_EOF_MODE_CH0_V  0x00000001U
+#define GDMA_OUT_EOF_MODE_CH0_S  3
+/** GDMA_OUTDSCR_BURST_EN_CH0 : R/W; bitpos: [4]; default: 0;
+ *  Set this bit to 1 to enable INCR burst transfer for Tx channel 0 reading link
+ *  descriptor when accessing internal SRAM.
+ */
+#define GDMA_OUTDSCR_BURST_EN_CH0    (BIT(4))
+#define GDMA_OUTDSCR_BURST_EN_CH0_M  (GDMA_OUTDSCR_BURST_EN_CH0_V << GDMA_OUTDSCR_BURST_EN_CH0_S)
+#define GDMA_OUTDSCR_BURST_EN_CH0_V  0x00000001U
+#define GDMA_OUTDSCR_BURST_EN_CH0_S  4
+/** GDMA_OUT_DATA_BURST_EN_CH0 : R/W; bitpos: [5]; default: 0;
+ *  Set this bit to 1 to enable INCR burst transfer for Tx channel 0 transmitting data
+ *  when accessing internal SRAM.
+ */
+#define GDMA_OUT_DATA_BURST_EN_CH0    (BIT(5))
+#define GDMA_OUT_DATA_BURST_EN_CH0_M  (GDMA_OUT_DATA_BURST_EN_CH0_V << GDMA_OUT_DATA_BURST_EN_CH0_S)
+#define GDMA_OUT_DATA_BURST_EN_CH0_V  0x00000001U
+#define GDMA_OUT_DATA_BURST_EN_CH0_S  5
+/** GDMA_OUT_ETM_EN_CH0 : R/W; bitpos: [6]; default: 0;
+ *  Set this bit to 1 to enable etm control mode, GDMA Tx channel 0 is triggered by etm
+ *  task.
+ */
+#define GDMA_OUT_ETM_EN_CH0    (BIT(6))
+#define GDMA_OUT_ETM_EN_CH0_M  (GDMA_OUT_ETM_EN_CH0_V << GDMA_OUT_ETM_EN_CH0_S)
+#define GDMA_OUT_ETM_EN_CH0_V  0x00000001U
+#define GDMA_OUT_ETM_EN_CH0_S  6
+
+/** GDMA_OUT_CONF1_CH0_REG register
+ *  Configure 1 register of Tx channel 0
+ */
+#define GDMA_OUT_CONF1_CH0_REG (DR_REG_GDMA_BASE + 0xd4)
+/** GDMA_OUT_CHECK_OWNER_CH0 : R/W; bitpos: [12]; default: 0;
+ *  Set this bit to enable checking the owner attribute of the link descriptor.
+ */
+#define GDMA_OUT_CHECK_OWNER_CH0    (BIT(12))
+#define GDMA_OUT_CHECK_OWNER_CH0_M  (GDMA_OUT_CHECK_OWNER_CH0_V << GDMA_OUT_CHECK_OWNER_CH0_S)
+#define GDMA_OUT_CHECK_OWNER_CH0_V  0x00000001U
+#define GDMA_OUT_CHECK_OWNER_CH0_S  12
+
+/** GDMA_OUTFIFO_STATUS_CH0_REG register
+ *  Transmit FIFO status of Tx channel 0
+ */
+#define GDMA_OUTFIFO_STATUS_CH0_REG (DR_REG_GDMA_BASE + 0xd8)
+/** GDMA_OUTFIFO_FULL_CH0 : RO; bitpos: [0]; default: 0;
+ *  L1 Tx FIFO full signal for Tx channel 0.
+ */
+#define GDMA_OUTFIFO_FULL_CH0    (BIT(0))
+#define GDMA_OUTFIFO_FULL_CH0_M  (GDMA_OUTFIFO_FULL_CH0_V << GDMA_OUTFIFO_FULL_CH0_S)
+#define GDMA_OUTFIFO_FULL_CH0_V  0x00000001U
+#define GDMA_OUTFIFO_FULL_CH0_S  0
+/** GDMA_OUTFIFO_EMPTY_CH0 : RO; bitpos: [1]; default: 1;
+ *  L1 Tx FIFO empty signal for Tx channel 0.
+ */
+#define GDMA_OUTFIFO_EMPTY_CH0    (BIT(1))
+#define GDMA_OUTFIFO_EMPTY_CH0_M  (GDMA_OUTFIFO_EMPTY_CH0_V << GDMA_OUTFIFO_EMPTY_CH0_S)
+#define GDMA_OUTFIFO_EMPTY_CH0_V  0x00000001U
+#define GDMA_OUTFIFO_EMPTY_CH0_S  1
+/** GDMA_OUTFIFO_CNT_CH0 : RO; bitpos: [7:2]; default: 0;
+ *  The register stores the byte number of the data in L1 Tx FIFO for Tx channel 0.
+ */
+#define GDMA_OUTFIFO_CNT_CH0    0x0000003FU
+#define GDMA_OUTFIFO_CNT_CH0_M  (GDMA_OUTFIFO_CNT_CH0_V << GDMA_OUTFIFO_CNT_CH0_S)
+#define GDMA_OUTFIFO_CNT_CH0_V  0x0000003FU
+#define GDMA_OUTFIFO_CNT_CH0_S  2
+/** GDMA_OUT_REMAIN_UNDER_1B_CH0 : RO; bitpos: [23]; default: 1;
+ *  reserved
+ */
+#define GDMA_OUT_REMAIN_UNDER_1B_CH0    (BIT(23))
+#define GDMA_OUT_REMAIN_UNDER_1B_CH0_M  (GDMA_OUT_REMAIN_UNDER_1B_CH0_V << GDMA_OUT_REMAIN_UNDER_1B_CH0_S)
+#define GDMA_OUT_REMAIN_UNDER_1B_CH0_V  0x00000001U
+#define GDMA_OUT_REMAIN_UNDER_1B_CH0_S  23
+/** GDMA_OUT_REMAIN_UNDER_2B_CH0 : RO; bitpos: [24]; default: 1;
+ *  reserved
+ */
+#define GDMA_OUT_REMAIN_UNDER_2B_CH0    (BIT(24))
+#define GDMA_OUT_REMAIN_UNDER_2B_CH0_M  (GDMA_OUT_REMAIN_UNDER_2B_CH0_V << GDMA_OUT_REMAIN_UNDER_2B_CH0_S)
+#define GDMA_OUT_REMAIN_UNDER_2B_CH0_V  0x00000001U
+#define GDMA_OUT_REMAIN_UNDER_2B_CH0_S  24
+/** GDMA_OUT_REMAIN_UNDER_3B_CH0 : RO; bitpos: [25]; default: 1;
+ *  reserved
+ */
+#define GDMA_OUT_REMAIN_UNDER_3B_CH0    (BIT(25))
+#define GDMA_OUT_REMAIN_UNDER_3B_CH0_M  (GDMA_OUT_REMAIN_UNDER_3B_CH0_V << GDMA_OUT_REMAIN_UNDER_3B_CH0_S)
+#define GDMA_OUT_REMAIN_UNDER_3B_CH0_V  0x00000001U
+#define GDMA_OUT_REMAIN_UNDER_3B_CH0_S  25
+/** GDMA_OUT_REMAIN_UNDER_4B_CH0 : RO; bitpos: [26]; default: 1;
+ *  reserved
+ */
+#define GDMA_OUT_REMAIN_UNDER_4B_CH0    (BIT(26))
+#define GDMA_OUT_REMAIN_UNDER_4B_CH0_M  (GDMA_OUT_REMAIN_UNDER_4B_CH0_V << GDMA_OUT_REMAIN_UNDER_4B_CH0_S)
+#define GDMA_OUT_REMAIN_UNDER_4B_CH0_V  0x00000001U
+#define GDMA_OUT_REMAIN_UNDER_4B_CH0_S  26
+
+/** GDMA_OUT_PUSH_CH0_REG register
+ *  Push control register of Rx channel 0
+ */
+#define GDMA_OUT_PUSH_CH0_REG (DR_REG_GDMA_BASE + 0xdc)
+/** GDMA_OUTFIFO_WDATA_CH0 : R/W; bitpos: [8:0]; default: 0;
+ *  This register stores the data that need to be pushed into GDMA FIFO.
+ */
+#define GDMA_OUTFIFO_WDATA_CH0    0x000001FFU
+#define GDMA_OUTFIFO_WDATA_CH0_M  (GDMA_OUTFIFO_WDATA_CH0_V << GDMA_OUTFIFO_WDATA_CH0_S)
+#define GDMA_OUTFIFO_WDATA_CH0_V  0x000001FFU
+#define GDMA_OUTFIFO_WDATA_CH0_S  0
+/** GDMA_OUTFIFO_PUSH_CH0 : WT; bitpos: [9]; default: 0;
+ *  Set this bit to push data into GDMA FIFO.
+ */
+#define GDMA_OUTFIFO_PUSH_CH0    (BIT(9))
+#define GDMA_OUTFIFO_PUSH_CH0_M  (GDMA_OUTFIFO_PUSH_CH0_V << GDMA_OUTFIFO_PUSH_CH0_S)
+#define GDMA_OUTFIFO_PUSH_CH0_V  0x00000001U
+#define GDMA_OUTFIFO_PUSH_CH0_S  9
+
+/** GDMA_OUT_LINK_CH0_REG register
+ *  Link descriptor configure and control register of Tx channel 0
+ */
+#define GDMA_OUT_LINK_CH0_REG (DR_REG_GDMA_BASE + 0xe0)
+/** GDMA_OUTLINK_ADDR_CH0 : R/W; bitpos: [19:0]; default: 0;
+ *  This register stores the 20 least significant bits of the first outlink
+ *  descriptor's address.
+ */
+#define GDMA_OUTLINK_ADDR_CH0    0x000FFFFFU
+#define GDMA_OUTLINK_ADDR_CH0_M  (GDMA_OUTLINK_ADDR_CH0_V << GDMA_OUTLINK_ADDR_CH0_S)
+#define GDMA_OUTLINK_ADDR_CH0_V  0x000FFFFFU
+#define GDMA_OUTLINK_ADDR_CH0_S  0
+/** GDMA_OUTLINK_STOP_CH0 : WT; bitpos: [20]; default: 0;
+ *  Set this bit to stop dealing with the outlink descriptors.
+ */
+#define GDMA_OUTLINK_STOP_CH0    (BIT(20))
+#define GDMA_OUTLINK_STOP_CH0_M  (GDMA_OUTLINK_STOP_CH0_V << GDMA_OUTLINK_STOP_CH0_S)
+#define GDMA_OUTLINK_STOP_CH0_V  0x00000001U
+#define GDMA_OUTLINK_STOP_CH0_S  20
+/** GDMA_OUTLINK_START_CH0 : WT; bitpos: [21]; default: 0;
+ *  Set this bit to start dealing with the outlink descriptors.
+ */
+#define GDMA_OUTLINK_START_CH0    (BIT(21))
+#define GDMA_OUTLINK_START_CH0_M  (GDMA_OUTLINK_START_CH0_V << GDMA_OUTLINK_START_CH0_S)
+#define GDMA_OUTLINK_START_CH0_V  0x00000001U
+#define GDMA_OUTLINK_START_CH0_S  21
+/** GDMA_OUTLINK_RESTART_CH0 : WT; bitpos: [22]; default: 0;
+ *  Set this bit to restart a new outlink from the last address.
+ */
+#define GDMA_OUTLINK_RESTART_CH0    (BIT(22))
+#define GDMA_OUTLINK_RESTART_CH0_M  (GDMA_OUTLINK_RESTART_CH0_V << GDMA_OUTLINK_RESTART_CH0_S)
+#define GDMA_OUTLINK_RESTART_CH0_V  0x00000001U
+#define GDMA_OUTLINK_RESTART_CH0_S  22
+/** GDMA_OUTLINK_PARK_CH0 : RO; bitpos: [23]; default: 1;
+ *  1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM
+ *  is working.
+ */
+#define GDMA_OUTLINK_PARK_CH0    (BIT(23))
+#define GDMA_OUTLINK_PARK_CH0_M  (GDMA_OUTLINK_PARK_CH0_V << GDMA_OUTLINK_PARK_CH0_S)
+#define GDMA_OUTLINK_PARK_CH0_V  0x00000001U
+#define GDMA_OUTLINK_PARK_CH0_S  23
+
+/** GDMA_OUT_STATE_CH0_REG register
+ *  Transmit status of Tx channel 0
+ */
+#define GDMA_OUT_STATE_CH0_REG (DR_REG_GDMA_BASE + 0xe4)
+/** GDMA_OUTLINK_DSCR_ADDR_CH0 : RO; bitpos: [17:0]; default: 0;
+ *  This register stores the current outlink descriptor's address.
+ */
+#define GDMA_OUTLINK_DSCR_ADDR_CH0    0x0003FFFFU
+#define GDMA_OUTLINK_DSCR_ADDR_CH0_M  (GDMA_OUTLINK_DSCR_ADDR_CH0_V << GDMA_OUTLINK_DSCR_ADDR_CH0_S)
+#define GDMA_OUTLINK_DSCR_ADDR_CH0_V  0x0003FFFFU
+#define GDMA_OUTLINK_DSCR_ADDR_CH0_S  0
+/** GDMA_OUT_DSCR_STATE_CH0 : RO; bitpos: [19:18]; default: 0;
+ *  reserved
+ */
+#define GDMA_OUT_DSCR_STATE_CH0    0x00000003U
+#define GDMA_OUT_DSCR_STATE_CH0_M  (GDMA_OUT_DSCR_STATE_CH0_V << GDMA_OUT_DSCR_STATE_CH0_S)
+#define GDMA_OUT_DSCR_STATE_CH0_V  0x00000003U
+#define GDMA_OUT_DSCR_STATE_CH0_S  18
+/** GDMA_OUT_STATE_CH0 : RO; bitpos: [22:20]; default: 0;
+ *  reserved
+ */
+#define GDMA_OUT_STATE_CH0    0x00000007U
+#define GDMA_OUT_STATE_CH0_M  (GDMA_OUT_STATE_CH0_V << GDMA_OUT_STATE_CH0_S)
+#define GDMA_OUT_STATE_CH0_V  0x00000007U
+#define GDMA_OUT_STATE_CH0_S  20
+
+/** GDMA_OUT_EOF_DES_ADDR_CH0_REG register
+ *  Outlink descriptor address when EOF occurs of Tx channel 0
+ */
+#define GDMA_OUT_EOF_DES_ADDR_CH0_REG (DR_REG_GDMA_BASE + 0xe8)
+/** GDMA_OUT_EOF_DES_ADDR_CH0 : RO; bitpos: [31:0]; default: 0;
+ *  This register stores the address of the outlink descriptor when the EOF bit in this
+ *  descriptor is 1.
+ */
+#define GDMA_OUT_EOF_DES_ADDR_CH0    0xFFFFFFFFU
+#define GDMA_OUT_EOF_DES_ADDR_CH0_M  (GDMA_OUT_EOF_DES_ADDR_CH0_V << GDMA_OUT_EOF_DES_ADDR_CH0_S)
+#define GDMA_OUT_EOF_DES_ADDR_CH0_V  0xFFFFFFFFU
+#define GDMA_OUT_EOF_DES_ADDR_CH0_S  0
+
+/** GDMA_OUT_EOF_BFR_DES_ADDR_CH0_REG register
+ *  The last outlink descriptor address when EOF occurs of Tx channel 0
+ */
+#define GDMA_OUT_EOF_BFR_DES_ADDR_CH0_REG (DR_REG_GDMA_BASE + 0xec)
+/** GDMA_OUT_EOF_BFR_DES_ADDR_CH0 : RO; bitpos: [31:0]; default: 0;
+ *  This register stores the address of the outlink descriptor before the last outlink
+ *  descriptor.
+ */
+#define GDMA_OUT_EOF_BFR_DES_ADDR_CH0    0xFFFFFFFFU
+#define GDMA_OUT_EOF_BFR_DES_ADDR_CH0_M  (GDMA_OUT_EOF_BFR_DES_ADDR_CH0_V << GDMA_OUT_EOF_BFR_DES_ADDR_CH0_S)
+#define GDMA_OUT_EOF_BFR_DES_ADDR_CH0_V  0xFFFFFFFFU
+#define GDMA_OUT_EOF_BFR_DES_ADDR_CH0_S  0
+
+/** GDMA_OUT_DSCR_CH0_REG register
+ *  Current inlink descriptor address of Tx channel 0
+ */
+#define GDMA_OUT_DSCR_CH0_REG (DR_REG_GDMA_BASE + 0xf0)
+/** GDMA_OUTLINK_DSCR_CH0 : RO; bitpos: [31:0]; default: 0;
+ *  The address of the current outlink descriptor y.
+ */
+#define GDMA_OUTLINK_DSCR_CH0    0xFFFFFFFFU
+#define GDMA_OUTLINK_DSCR_CH0_M  (GDMA_OUTLINK_DSCR_CH0_V << GDMA_OUTLINK_DSCR_CH0_S)
+#define GDMA_OUTLINK_DSCR_CH0_V  0xFFFFFFFFU
+#define GDMA_OUTLINK_DSCR_CH0_S  0
+
+/** GDMA_OUT_DSCR_BF0_CH0_REG register
+ *  The last inlink descriptor address of Tx channel 0
+ */
+#define GDMA_OUT_DSCR_BF0_CH0_REG (DR_REG_GDMA_BASE + 0xf4)
+/** GDMA_OUTLINK_DSCR_BF0_CH0 : RO; bitpos: [31:0]; default: 0;
+ *  The address of the last outlink descriptor y-1.
+ */
+#define GDMA_OUTLINK_DSCR_BF0_CH0    0xFFFFFFFFU
+#define GDMA_OUTLINK_DSCR_BF0_CH0_M  (GDMA_OUTLINK_DSCR_BF0_CH0_V << GDMA_OUTLINK_DSCR_BF0_CH0_S)
+#define GDMA_OUTLINK_DSCR_BF0_CH0_V  0xFFFFFFFFU
+#define GDMA_OUTLINK_DSCR_BF0_CH0_S  0
+
+/** GDMA_OUT_DSCR_BF1_CH0_REG register
+ *  The second-to-last inlink descriptor address of Tx channel 0
+ */
+#define GDMA_OUT_DSCR_BF1_CH0_REG (DR_REG_GDMA_BASE + 0xf8)
+/** GDMA_OUTLINK_DSCR_BF1_CH0 : RO; bitpos: [31:0]; default: 0;
+ *  The address of the second-to-last inlink descriptor x-2.
+ */
+#define GDMA_OUTLINK_DSCR_BF1_CH0    0xFFFFFFFFU
+#define GDMA_OUTLINK_DSCR_BF1_CH0_M  (GDMA_OUTLINK_DSCR_BF1_CH0_V << GDMA_OUTLINK_DSCR_BF1_CH0_S)
+#define GDMA_OUTLINK_DSCR_BF1_CH0_V  0xFFFFFFFFU
+#define GDMA_OUTLINK_DSCR_BF1_CH0_S  0
+
+/** GDMA_OUT_PRI_CH0_REG register
+ *  Priority register of Tx channel 0.
+ */
+#define GDMA_OUT_PRI_CH0_REG (DR_REG_GDMA_BASE + 0xfc)
+/** GDMA_TX_PRI_CH0 : R/W; bitpos: [3:0]; default: 0;
+ *  The priority of Tx channel 0. The larger of the value the higher of the priority.
+ */
+#define GDMA_TX_PRI_CH0    0x0000000FU
+#define GDMA_TX_PRI_CH0_M  (GDMA_TX_PRI_CH0_V << GDMA_TX_PRI_CH0_S)
+#define GDMA_TX_PRI_CH0_V  0x0000000FU
+#define GDMA_TX_PRI_CH0_S  0
+
+/** GDMA_OUT_PERI_SEL_CH0_REG register
+ *  Peripheral selection of Tx channel 0
+ */
+#define GDMA_OUT_PERI_SEL_CH0_REG (DR_REG_GDMA_BASE + 0x100)
+/** GDMA_PERI_OUT_SEL_CH0 : R/W; bitpos: [5:0]; default: 63;
+ *  This register is used to select peripheral for Tx channel 0. 0:SPI2. 1: reserved.
+ *  2: UHCI0. 3: I2S0. 4: reserved. 5: reserved. 6: AES. 7: SHA. 8: ADC_DAC. 9:
+ *  Parallel_IO.
+ */
+#define GDMA_PERI_OUT_SEL_CH0    0x0000003FU
+#define GDMA_PERI_OUT_SEL_CH0_M  (GDMA_PERI_OUT_SEL_CH0_V << GDMA_PERI_OUT_SEL_CH0_S)
+#define GDMA_PERI_OUT_SEL_CH0_V  0x0000003FU
+#define GDMA_PERI_OUT_SEL_CH0_S  0
+
+/** GDMA_IN_CONF0_CH1_REG register
+ *  Configure 0 register of Rx channel 0
+ */
+#define GDMA_IN_CONF0_CH1_REG (DR_REG_GDMA_BASE + 0x130)
+/** GDMA_IN_RST_CH1 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to reset GDMA channel 0 Rx FSM and Rx FIFO pointer.
+ */
+#define GDMA_IN_RST_CH1    (BIT(0))
+#define GDMA_IN_RST_CH1_M  (GDMA_IN_RST_CH1_V << GDMA_IN_RST_CH1_S)
+#define GDMA_IN_RST_CH1_V  0x00000001U
+#define GDMA_IN_RST_CH1_S  0
+/** GDMA_IN_LOOP_TEST_CH1 : R/W; bitpos: [1]; default: 0;
+ *  reserved
+ */
+#define GDMA_IN_LOOP_TEST_CH1    (BIT(1))
+#define GDMA_IN_LOOP_TEST_CH1_M  (GDMA_IN_LOOP_TEST_CH1_V << GDMA_IN_LOOP_TEST_CH1_S)
+#define GDMA_IN_LOOP_TEST_CH1_V  0x00000001U
+#define GDMA_IN_LOOP_TEST_CH1_S  1
+/** GDMA_INDSCR_BURST_EN_CH1 : R/W; bitpos: [2]; default: 0;
+ *  Set this bit to 1 to enable INCR burst transfer for Rx channel 0 reading link
+ *  descriptor when accessing internal SRAM.
+ */
+#define GDMA_INDSCR_BURST_EN_CH1    (BIT(2))
+#define GDMA_INDSCR_BURST_EN_CH1_M  (GDMA_INDSCR_BURST_EN_CH1_V << GDMA_INDSCR_BURST_EN_CH1_S)
+#define GDMA_INDSCR_BURST_EN_CH1_V  0x00000001U
+#define GDMA_INDSCR_BURST_EN_CH1_S  2
+/** GDMA_IN_DATA_BURST_EN_CH1 : R/W; bitpos: [3]; default: 0;
+ *  Set this bit to 1 to enable INCR burst transfer for Rx channel 0 receiving data
+ *  when accessing internal SRAM.
+ */
+#define GDMA_IN_DATA_BURST_EN_CH1    (BIT(3))
+#define GDMA_IN_DATA_BURST_EN_CH1_M  (GDMA_IN_DATA_BURST_EN_CH1_V << GDMA_IN_DATA_BURST_EN_CH1_S)
+#define GDMA_IN_DATA_BURST_EN_CH1_V  0x00000001U
+#define GDMA_IN_DATA_BURST_EN_CH1_S  3
+/** GDMA_MEM_TRANS_EN_CH1 : R/W; bitpos: [4]; default: 0;
+ *  Set this bit 1 to enable automatic transmitting data from memory to memory via GDMA.
+ */
+#define GDMA_MEM_TRANS_EN_CH1    (BIT(4))
+#define GDMA_MEM_TRANS_EN_CH1_M  (GDMA_MEM_TRANS_EN_CH1_V << GDMA_MEM_TRANS_EN_CH1_S)
+#define GDMA_MEM_TRANS_EN_CH1_V  0x00000001U
+#define GDMA_MEM_TRANS_EN_CH1_S  4
+/** GDMA_IN_ETM_EN_CH1 : R/W; bitpos: [5]; default: 0;
+ *  Set this bit to 1 to enable etm control mode, GDMA Rx channel 0 is triggered by etm
+ *  task.
+ */
+#define GDMA_IN_ETM_EN_CH1    (BIT(5))
+#define GDMA_IN_ETM_EN_CH1_M  (GDMA_IN_ETM_EN_CH1_V << GDMA_IN_ETM_EN_CH1_S)
+#define GDMA_IN_ETM_EN_CH1_V  0x00000001U
+#define GDMA_IN_ETM_EN_CH1_S  5
+
+/** GDMA_IN_CONF1_CH1_REG register
+ *  Configure 1 register of Rx channel 0
+ */
+#define GDMA_IN_CONF1_CH1_REG (DR_REG_GDMA_BASE + 0x134)
+/** GDMA_IN_CHECK_OWNER_CH1 : R/W; bitpos: [12]; default: 0;
+ *  Set this bit to enable checking the owner attribute of the link descriptor.
+ */
+#define GDMA_IN_CHECK_OWNER_CH1    (BIT(12))
+#define GDMA_IN_CHECK_OWNER_CH1_M  (GDMA_IN_CHECK_OWNER_CH1_V << GDMA_IN_CHECK_OWNER_CH1_S)
+#define GDMA_IN_CHECK_OWNER_CH1_V  0x00000001U
+#define GDMA_IN_CHECK_OWNER_CH1_S  12
+
+/** GDMA_INFIFO_STATUS_CH1_REG register
+ *  Receive FIFO status of Rx channel 0
+ */
+#define GDMA_INFIFO_STATUS_CH1_REG (DR_REG_GDMA_BASE + 0x138)
+/** GDMA_INFIFO_FULL_CH1 : RO; bitpos: [0]; default: 1;
+ *  L1 Rx FIFO full signal for Rx channel 0.
+ */
+#define GDMA_INFIFO_FULL_CH1    (BIT(0))
+#define GDMA_INFIFO_FULL_CH1_M  (GDMA_INFIFO_FULL_CH1_V << GDMA_INFIFO_FULL_CH1_S)
+#define GDMA_INFIFO_FULL_CH1_V  0x00000001U
+#define GDMA_INFIFO_FULL_CH1_S  0
+/** GDMA_INFIFO_EMPTY_CH1 : RO; bitpos: [1]; default: 1;
+ *  L1 Rx FIFO empty signal for Rx channel 0.
+ */
+#define GDMA_INFIFO_EMPTY_CH1    (BIT(1))
+#define GDMA_INFIFO_EMPTY_CH1_M  (GDMA_INFIFO_EMPTY_CH1_V << GDMA_INFIFO_EMPTY_CH1_S)
+#define GDMA_INFIFO_EMPTY_CH1_V  0x00000001U
+#define GDMA_INFIFO_EMPTY_CH1_S  1
+/** GDMA_INFIFO_CNT_CH1 : RO; bitpos: [7:2]; default: 0;
+ *  The register stores the byte number of the data in L1 Rx FIFO for Rx channel 0.
+ */
+#define GDMA_INFIFO_CNT_CH1    0x0000003FU
+#define GDMA_INFIFO_CNT_CH1_M  (GDMA_INFIFO_CNT_CH1_V << GDMA_INFIFO_CNT_CH1_S)
+#define GDMA_INFIFO_CNT_CH1_V  0x0000003FU
+#define GDMA_INFIFO_CNT_CH1_S  2
+/** GDMA_IN_REMAIN_UNDER_1B_CH1 : RO; bitpos: [23]; default: 1;
+ *  reserved
+ */
+#define GDMA_IN_REMAIN_UNDER_1B_CH1    (BIT(23))
+#define GDMA_IN_REMAIN_UNDER_1B_CH1_M  (GDMA_IN_REMAIN_UNDER_1B_CH1_V << GDMA_IN_REMAIN_UNDER_1B_CH1_S)
+#define GDMA_IN_REMAIN_UNDER_1B_CH1_V  0x00000001U
+#define GDMA_IN_REMAIN_UNDER_1B_CH1_S  23
+/** GDMA_IN_REMAIN_UNDER_2B_CH1 : RO; bitpos: [24]; default: 1;
+ *  reserved
+ */
+#define GDMA_IN_REMAIN_UNDER_2B_CH1    (BIT(24))
+#define GDMA_IN_REMAIN_UNDER_2B_CH1_M  (GDMA_IN_REMAIN_UNDER_2B_CH1_V << GDMA_IN_REMAIN_UNDER_2B_CH1_S)
+#define GDMA_IN_REMAIN_UNDER_2B_CH1_V  0x00000001U
+#define GDMA_IN_REMAIN_UNDER_2B_CH1_S  24
+/** GDMA_IN_REMAIN_UNDER_3B_CH1 : RO; bitpos: [25]; default: 1;
+ *  reserved
+ */
+#define GDMA_IN_REMAIN_UNDER_3B_CH1    (BIT(25))
+#define GDMA_IN_REMAIN_UNDER_3B_CH1_M  (GDMA_IN_REMAIN_UNDER_3B_CH1_V << GDMA_IN_REMAIN_UNDER_3B_CH1_S)
+#define GDMA_IN_REMAIN_UNDER_3B_CH1_V  0x00000001U
+#define GDMA_IN_REMAIN_UNDER_3B_CH1_S  25
+/** GDMA_IN_REMAIN_UNDER_4B_CH1 : RO; bitpos: [26]; default: 1;
+ *  reserved
+ */
+#define GDMA_IN_REMAIN_UNDER_4B_CH1    (BIT(26))
+#define GDMA_IN_REMAIN_UNDER_4B_CH1_M  (GDMA_IN_REMAIN_UNDER_4B_CH1_V << GDMA_IN_REMAIN_UNDER_4B_CH1_S)
+#define GDMA_IN_REMAIN_UNDER_4B_CH1_V  0x00000001U
+#define GDMA_IN_REMAIN_UNDER_4B_CH1_S  26
+/** GDMA_IN_BUF_HUNGRY_CH1 : RO; bitpos: [27]; default: 0;
+ *  reserved
+ */
+#define GDMA_IN_BUF_HUNGRY_CH1    (BIT(27))
+#define GDMA_IN_BUF_HUNGRY_CH1_M  (GDMA_IN_BUF_HUNGRY_CH1_V << GDMA_IN_BUF_HUNGRY_CH1_S)
+#define GDMA_IN_BUF_HUNGRY_CH1_V  0x00000001U
+#define GDMA_IN_BUF_HUNGRY_CH1_S  27
+
+/** GDMA_IN_POP_CH1_REG register
+ *  Pop control register of Rx channel 0
+ */
+#define GDMA_IN_POP_CH1_REG (DR_REG_GDMA_BASE + 0x13c)
+/** GDMA_INFIFO_RDATA_CH1 : RO; bitpos: [11:0]; default: 2048;
+ *  This register stores the data popping from GDMA FIFO.
+ */
+#define GDMA_INFIFO_RDATA_CH1    0x00000FFFU
+#define GDMA_INFIFO_RDATA_CH1_M  (GDMA_INFIFO_RDATA_CH1_V << GDMA_INFIFO_RDATA_CH1_S)
+#define GDMA_INFIFO_RDATA_CH1_V  0x00000FFFU
+#define GDMA_INFIFO_RDATA_CH1_S  0
+/** GDMA_INFIFO_POP_CH1 : WT; bitpos: [12]; default: 0;
+ *  Set this bit to pop data from GDMA FIFO.
+ */
+#define GDMA_INFIFO_POP_CH1    (BIT(12))
+#define GDMA_INFIFO_POP_CH1_M  (GDMA_INFIFO_POP_CH1_V << GDMA_INFIFO_POP_CH1_S)
+#define GDMA_INFIFO_POP_CH1_V  0x00000001U
+#define GDMA_INFIFO_POP_CH1_S  12
+
+/** GDMA_IN_LINK_CH1_REG register
+ *  Link descriptor configure and control register of Rx channel 0
+ */
+#define GDMA_IN_LINK_CH1_REG (DR_REG_GDMA_BASE + 0x140)
+/** GDMA_INLINK_ADDR_CH1 : R/W; bitpos: [19:0]; default: 0;
+ *  This register stores the 20 least significant bits of the first inlink descriptor's
+ *  address.
+ */
+#define GDMA_INLINK_ADDR_CH1    0x000FFFFFU
+#define GDMA_INLINK_ADDR_CH1_M  (GDMA_INLINK_ADDR_CH1_V << GDMA_INLINK_ADDR_CH1_S)
+#define GDMA_INLINK_ADDR_CH1_V  0x000FFFFFU
+#define GDMA_INLINK_ADDR_CH1_S  0
+/** GDMA_INLINK_AUTO_RET_CH1 : R/W; bitpos: [20]; default: 1;
+ *  Set this bit to return to current inlink descriptor's address when there are some
+ *  errors in current receiving data.
+ */
+#define GDMA_INLINK_AUTO_RET_CH1    (BIT(20))
+#define GDMA_INLINK_AUTO_RET_CH1_M  (GDMA_INLINK_AUTO_RET_CH1_V << GDMA_INLINK_AUTO_RET_CH1_S)
+#define GDMA_INLINK_AUTO_RET_CH1_V  0x00000001U
+#define GDMA_INLINK_AUTO_RET_CH1_S  20
+/** GDMA_INLINK_STOP_CH1 : WT; bitpos: [21]; default: 0;
+ *  Set this bit to stop dealing with the inlink descriptors.
+ */
+#define GDMA_INLINK_STOP_CH1    (BIT(21))
+#define GDMA_INLINK_STOP_CH1_M  (GDMA_INLINK_STOP_CH1_V << GDMA_INLINK_STOP_CH1_S)
+#define GDMA_INLINK_STOP_CH1_V  0x00000001U
+#define GDMA_INLINK_STOP_CH1_S  21
+/** GDMA_INLINK_START_CH1 : WT; bitpos: [22]; default: 0;
+ *  Set this bit to start dealing with the inlink descriptors.
+ */
+#define GDMA_INLINK_START_CH1    (BIT(22))
+#define GDMA_INLINK_START_CH1_M  (GDMA_INLINK_START_CH1_V << GDMA_INLINK_START_CH1_S)
+#define GDMA_INLINK_START_CH1_V  0x00000001U
+#define GDMA_INLINK_START_CH1_S  22
+/** GDMA_INLINK_RESTART_CH1 : WT; bitpos: [23]; default: 0;
+ *  Set this bit to mount a new inlink descriptor.
+ */
+#define GDMA_INLINK_RESTART_CH1    (BIT(23))
+#define GDMA_INLINK_RESTART_CH1_M  (GDMA_INLINK_RESTART_CH1_V << GDMA_INLINK_RESTART_CH1_S)
+#define GDMA_INLINK_RESTART_CH1_V  0x00000001U
+#define GDMA_INLINK_RESTART_CH1_S  23
+/** GDMA_INLINK_PARK_CH1 : RO; bitpos: [24]; default: 1;
+ *  1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is
+ *  working.
+ */
+#define GDMA_INLINK_PARK_CH1    (BIT(24))
+#define GDMA_INLINK_PARK_CH1_M  (GDMA_INLINK_PARK_CH1_V << GDMA_INLINK_PARK_CH1_S)
+#define GDMA_INLINK_PARK_CH1_V  0x00000001U
+#define GDMA_INLINK_PARK_CH1_S  24
+
+/** GDMA_IN_STATE_CH1_REG register
+ *  Receive status of Rx channel 0
+ */
+#define GDMA_IN_STATE_CH1_REG (DR_REG_GDMA_BASE + 0x144)
+/** GDMA_INLINK_DSCR_ADDR_CH1 : RO; bitpos: [17:0]; default: 0;
+ *  This register stores the current inlink descriptor's address.
+ */
+#define GDMA_INLINK_DSCR_ADDR_CH1    0x0003FFFFU
+#define GDMA_INLINK_DSCR_ADDR_CH1_M  (GDMA_INLINK_DSCR_ADDR_CH1_V << GDMA_INLINK_DSCR_ADDR_CH1_S)
+#define GDMA_INLINK_DSCR_ADDR_CH1_V  0x0003FFFFU
+#define GDMA_INLINK_DSCR_ADDR_CH1_S  0
+/** GDMA_IN_DSCR_STATE_CH1 : RO; bitpos: [19:18]; default: 0;
+ *  reserved
+ */
+#define GDMA_IN_DSCR_STATE_CH1    0x00000003U
+#define GDMA_IN_DSCR_STATE_CH1_M  (GDMA_IN_DSCR_STATE_CH1_V << GDMA_IN_DSCR_STATE_CH1_S)
+#define GDMA_IN_DSCR_STATE_CH1_V  0x00000003U
+#define GDMA_IN_DSCR_STATE_CH1_S  18
+/** GDMA_IN_STATE_CH1 : RO; bitpos: [22:20]; default: 0;
+ *  reserved
+ */
+#define GDMA_IN_STATE_CH1    0x00000007U
+#define GDMA_IN_STATE_CH1_M  (GDMA_IN_STATE_CH1_V << GDMA_IN_STATE_CH1_S)
+#define GDMA_IN_STATE_CH1_V  0x00000007U
+#define GDMA_IN_STATE_CH1_S  20
+
+/** GDMA_IN_SUC_EOF_DES_ADDR_CH1_REG register
+ *  Inlink descriptor address when EOF occurs of Rx channel 0
+ */
+#define GDMA_IN_SUC_EOF_DES_ADDR_CH1_REG (DR_REG_GDMA_BASE + 0x148)
+/** GDMA_IN_SUC_EOF_DES_ADDR_CH1 : RO; bitpos: [31:0]; default: 0;
+ *  This register stores the address of the inlink descriptor when the EOF bit in this
+ *  descriptor is 1.
+ */
+#define GDMA_IN_SUC_EOF_DES_ADDR_CH1    0xFFFFFFFFU
+#define GDMA_IN_SUC_EOF_DES_ADDR_CH1_M  (GDMA_IN_SUC_EOF_DES_ADDR_CH1_V << GDMA_IN_SUC_EOF_DES_ADDR_CH1_S)
+#define GDMA_IN_SUC_EOF_DES_ADDR_CH1_V  0xFFFFFFFFU
+#define GDMA_IN_SUC_EOF_DES_ADDR_CH1_S  0
+
+/** GDMA_IN_ERR_EOF_DES_ADDR_CH1_REG register
+ *  Inlink descriptor address when errors occur of Rx channel 0
+ */
+#define GDMA_IN_ERR_EOF_DES_ADDR_CH1_REG (DR_REG_GDMA_BASE + 0x14c)
+/** GDMA_IN_ERR_EOF_DES_ADDR_CH1 : RO; bitpos: [31:0]; default: 0;
+ *  This register stores the address of the inlink descriptor when there are some
+ *  errors in current receiving data. Only used when peripheral is UHCI0.
+ */
+#define GDMA_IN_ERR_EOF_DES_ADDR_CH1    0xFFFFFFFFU
+#define GDMA_IN_ERR_EOF_DES_ADDR_CH1_M  (GDMA_IN_ERR_EOF_DES_ADDR_CH1_V << GDMA_IN_ERR_EOF_DES_ADDR_CH1_S)
+#define GDMA_IN_ERR_EOF_DES_ADDR_CH1_V  0xFFFFFFFFU
+#define GDMA_IN_ERR_EOF_DES_ADDR_CH1_S  0
+
+/** GDMA_IN_DSCR_CH1_REG register
+ *  Current inlink descriptor address of Rx channel 0
+ */
+#define GDMA_IN_DSCR_CH1_REG (DR_REG_GDMA_BASE + 0x150)
+/** GDMA_INLINK_DSCR_CH1 : RO; bitpos: [31:0]; default: 0;
+ *  The address of the current inlink descriptor x.
+ */
+#define GDMA_INLINK_DSCR_CH1    0xFFFFFFFFU
+#define GDMA_INLINK_DSCR_CH1_M  (GDMA_INLINK_DSCR_CH1_V << GDMA_INLINK_DSCR_CH1_S)
+#define GDMA_INLINK_DSCR_CH1_V  0xFFFFFFFFU
+#define GDMA_INLINK_DSCR_CH1_S  0
+
+/** GDMA_IN_DSCR_BF0_CH1_REG register
+ *  The last inlink descriptor address of Rx channel 0
+ */
+#define GDMA_IN_DSCR_BF0_CH1_REG (DR_REG_GDMA_BASE + 0x154)
+/** GDMA_INLINK_DSCR_BF0_CH1 : RO; bitpos: [31:0]; default: 0;
+ *  The address of the last inlink descriptor x-1.
+ */
+#define GDMA_INLINK_DSCR_BF0_CH1    0xFFFFFFFFU
+#define GDMA_INLINK_DSCR_BF0_CH1_M  (GDMA_INLINK_DSCR_BF0_CH1_V << GDMA_INLINK_DSCR_BF0_CH1_S)
+#define GDMA_INLINK_DSCR_BF0_CH1_V  0xFFFFFFFFU
+#define GDMA_INLINK_DSCR_BF0_CH1_S  0
+
+/** GDMA_IN_DSCR_BF1_CH1_REG register
+ *  The second-to-last inlink descriptor address of Rx channel 0
+ */
+#define GDMA_IN_DSCR_BF1_CH1_REG (DR_REG_GDMA_BASE + 0x158)
+/** GDMA_INLINK_DSCR_BF1_CH1 : RO; bitpos: [31:0]; default: 0;
+ *  The address of the second-to-last inlink descriptor x-2.
+ */
+#define GDMA_INLINK_DSCR_BF1_CH1    0xFFFFFFFFU
+#define GDMA_INLINK_DSCR_BF1_CH1_M  (GDMA_INLINK_DSCR_BF1_CH1_V << GDMA_INLINK_DSCR_BF1_CH1_S)
+#define GDMA_INLINK_DSCR_BF1_CH1_V  0xFFFFFFFFU
+#define GDMA_INLINK_DSCR_BF1_CH1_S  0
+
+/** GDMA_IN_PRI_CH1_REG register
+ *  Priority register of Rx channel 0
+ */
+#define GDMA_IN_PRI_CH1_REG (DR_REG_GDMA_BASE + 0x15c)
+/** GDMA_RX_PRI_CH1 : R/W; bitpos: [3:0]; default: 0;
+ *  The priority of Rx channel 0. The larger of the value the higher of the priority.
+ */
+#define GDMA_RX_PRI_CH1    0x0000000FU
+#define GDMA_RX_PRI_CH1_M  (GDMA_RX_PRI_CH1_V << GDMA_RX_PRI_CH1_S)
+#define GDMA_RX_PRI_CH1_V  0x0000000FU
+#define GDMA_RX_PRI_CH1_S  0
+
+/** GDMA_IN_PERI_SEL_CH1_REG register
+ *  Peripheral selection of Rx channel 0
+ */
+#define GDMA_IN_PERI_SEL_CH1_REG (DR_REG_GDMA_BASE + 0x160)
+/** GDMA_PERI_IN_SEL_CH1 : R/W; bitpos: [5:0]; default: 63;
+ *  This register is used to select peripheral for Rx channel 0. 0:SPI2. 1: reserved.
+ *  2: UHCI0. 3: I2S0. 4: reserved. 5: reserved. 6: AES. 7: SHA. 8: ADC_DAC. 9:
+ *  Parallel_IO.
+ */
+#define GDMA_PERI_IN_SEL_CH1    0x0000003FU
+#define GDMA_PERI_IN_SEL_CH1_M  (GDMA_PERI_IN_SEL_CH1_V << GDMA_PERI_IN_SEL_CH1_S)
+#define GDMA_PERI_IN_SEL_CH1_V  0x0000003FU
+#define GDMA_PERI_IN_SEL_CH1_S  0
+
+/** GDMA_OUT_CONF0_CH1_REG register
+ *  Configure 0 register of Tx channel 1
+ */
+#define GDMA_OUT_CONF0_CH1_REG (DR_REG_GDMA_BASE + 0x190)
+/** GDMA_OUT_RST_CH1 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to reset GDMA channel 1 Tx FSM and Tx FIFO pointer.
+ */
+#define GDMA_OUT_RST_CH1    (BIT(0))
+#define GDMA_OUT_RST_CH1_M  (GDMA_OUT_RST_CH1_V << GDMA_OUT_RST_CH1_S)
+#define GDMA_OUT_RST_CH1_V  0x00000001U
+#define GDMA_OUT_RST_CH1_S  0
+/** GDMA_OUT_LOOP_TEST_CH1 : R/W; bitpos: [1]; default: 0;
+ *  reserved
+ */
+#define GDMA_OUT_LOOP_TEST_CH1    (BIT(1))
+#define GDMA_OUT_LOOP_TEST_CH1_M  (GDMA_OUT_LOOP_TEST_CH1_V << GDMA_OUT_LOOP_TEST_CH1_S)
+#define GDMA_OUT_LOOP_TEST_CH1_V  0x00000001U
+#define GDMA_OUT_LOOP_TEST_CH1_S  1
+/** GDMA_OUT_AUTO_WRBACK_CH1 : R/W; bitpos: [2]; default: 0;
+ *  Set this bit to enable automatic outlink-writeback when all the data in tx buffer
+ *  has been transmitted.
+ */
+#define GDMA_OUT_AUTO_WRBACK_CH1    (BIT(2))
+#define GDMA_OUT_AUTO_WRBACK_CH1_M  (GDMA_OUT_AUTO_WRBACK_CH1_V << GDMA_OUT_AUTO_WRBACK_CH1_S)
+#define GDMA_OUT_AUTO_WRBACK_CH1_V  0x00000001U
+#define GDMA_OUT_AUTO_WRBACK_CH1_S  2
+/** GDMA_OUT_EOF_MODE_CH1 : R/W; bitpos: [3]; default: 1;
+ *  EOF flag generation mode when transmitting data. 1: EOF flag for Tx channel 1 is
+ *  generated when data need to transmit has been popped from FIFO in GDMA
+ */
+#define GDMA_OUT_EOF_MODE_CH1    (BIT(3))
+#define GDMA_OUT_EOF_MODE_CH1_M  (GDMA_OUT_EOF_MODE_CH1_V << GDMA_OUT_EOF_MODE_CH1_S)
+#define GDMA_OUT_EOF_MODE_CH1_V  0x00000001U
+#define GDMA_OUT_EOF_MODE_CH1_S  3
+/** GDMA_OUTDSCR_BURST_EN_CH1 : R/W; bitpos: [4]; default: 0;
+ *  Set this bit to 1 to enable INCR burst transfer for Tx channel 1 reading link
+ *  descriptor when accessing internal SRAM.
+ */
+#define GDMA_OUTDSCR_BURST_EN_CH1    (BIT(4))
+#define GDMA_OUTDSCR_BURST_EN_CH1_M  (GDMA_OUTDSCR_BURST_EN_CH1_V << GDMA_OUTDSCR_BURST_EN_CH1_S)
+#define GDMA_OUTDSCR_BURST_EN_CH1_V  0x00000001U
+#define GDMA_OUTDSCR_BURST_EN_CH1_S  4
+/** GDMA_OUT_DATA_BURST_EN_CH1 : R/W; bitpos: [5]; default: 0;
+ *  Set this bit to 1 to enable INCR burst transfer for Tx channel 1 transmitting data
+ *  when accessing internal SRAM.
+ */
+#define GDMA_OUT_DATA_BURST_EN_CH1    (BIT(5))
+#define GDMA_OUT_DATA_BURST_EN_CH1_M  (GDMA_OUT_DATA_BURST_EN_CH1_V << GDMA_OUT_DATA_BURST_EN_CH1_S)
+#define GDMA_OUT_DATA_BURST_EN_CH1_V  0x00000001U
+#define GDMA_OUT_DATA_BURST_EN_CH1_S  5
+/** GDMA_OUT_ETM_EN_CH1 : R/W; bitpos: [6]; default: 0;
+ *  Set this bit to 1 to enable etm control mode, GDMA Tx channel 1 is triggered by etm
+ *  task.
+ */
+#define GDMA_OUT_ETM_EN_CH1    (BIT(6))
+#define GDMA_OUT_ETM_EN_CH1_M  (GDMA_OUT_ETM_EN_CH1_V << GDMA_OUT_ETM_EN_CH1_S)
+#define GDMA_OUT_ETM_EN_CH1_V  0x00000001U
+#define GDMA_OUT_ETM_EN_CH1_S  6
+
+/** GDMA_OUT_CONF1_CH1_REG register
+ *  Configure 1 register of Tx channel 0
+ */
+#define GDMA_OUT_CONF1_CH1_REG (DR_REG_GDMA_BASE + 0x194)
+/** GDMA_OUT_CHECK_OWNER_CH1 : R/W; bitpos: [12]; default: 0;
+ *  Set this bit to enable checking the owner attribute of the link descriptor.
+ */
+#define GDMA_OUT_CHECK_OWNER_CH1    (BIT(12))
+#define GDMA_OUT_CHECK_OWNER_CH1_M  (GDMA_OUT_CHECK_OWNER_CH1_V << GDMA_OUT_CHECK_OWNER_CH1_S)
+#define GDMA_OUT_CHECK_OWNER_CH1_V  0x00000001U
+#define GDMA_OUT_CHECK_OWNER_CH1_S  12
+
+/** GDMA_OUTFIFO_STATUS_CH1_REG register
+ *  Transmit FIFO status of Tx channel 0
+ */
+#define GDMA_OUTFIFO_STATUS_CH1_REG (DR_REG_GDMA_BASE + 0x198)
+/** GDMA_OUTFIFO_FULL_CH1 : RO; bitpos: [0]; default: 0;
+ *  L1 Tx FIFO full signal for Tx channel 0.
+ */
+#define GDMA_OUTFIFO_FULL_CH1    (BIT(0))
+#define GDMA_OUTFIFO_FULL_CH1_M  (GDMA_OUTFIFO_FULL_CH1_V << GDMA_OUTFIFO_FULL_CH1_S)
+#define GDMA_OUTFIFO_FULL_CH1_V  0x00000001U
+#define GDMA_OUTFIFO_FULL_CH1_S  0
+/** GDMA_OUTFIFO_EMPTY_CH1 : RO; bitpos: [1]; default: 1;
+ *  L1 Tx FIFO empty signal for Tx channel 0.
+ */
+#define GDMA_OUTFIFO_EMPTY_CH1    (BIT(1))
+#define GDMA_OUTFIFO_EMPTY_CH1_M  (GDMA_OUTFIFO_EMPTY_CH1_V << GDMA_OUTFIFO_EMPTY_CH1_S)
+#define GDMA_OUTFIFO_EMPTY_CH1_V  0x00000001U
+#define GDMA_OUTFIFO_EMPTY_CH1_S  1
+/** GDMA_OUTFIFO_CNT_CH1 : RO; bitpos: [7:2]; default: 0;
+ *  The register stores the byte number of the data in L1 Tx FIFO for Tx channel 0.
+ */
+#define GDMA_OUTFIFO_CNT_CH1    0x0000003FU
+#define GDMA_OUTFIFO_CNT_CH1_M  (GDMA_OUTFIFO_CNT_CH1_V << GDMA_OUTFIFO_CNT_CH1_S)
+#define GDMA_OUTFIFO_CNT_CH1_V  0x0000003FU
+#define GDMA_OUTFIFO_CNT_CH1_S  2
+/** GDMA_OUT_REMAIN_UNDER_1B_CH1 : RO; bitpos: [23]; default: 1;
+ *  reserved
+ */
+#define GDMA_OUT_REMAIN_UNDER_1B_CH1    (BIT(23))
+#define GDMA_OUT_REMAIN_UNDER_1B_CH1_M  (GDMA_OUT_REMAIN_UNDER_1B_CH1_V << GDMA_OUT_REMAIN_UNDER_1B_CH1_S)
+#define GDMA_OUT_REMAIN_UNDER_1B_CH1_V  0x00000001U
+#define GDMA_OUT_REMAIN_UNDER_1B_CH1_S  23
+/** GDMA_OUT_REMAIN_UNDER_2B_CH1 : RO; bitpos: [24]; default: 1;
+ *  reserved
+ */
+#define GDMA_OUT_REMAIN_UNDER_2B_CH1    (BIT(24))
+#define GDMA_OUT_REMAIN_UNDER_2B_CH1_M  (GDMA_OUT_REMAIN_UNDER_2B_CH1_V << GDMA_OUT_REMAIN_UNDER_2B_CH1_S)
+#define GDMA_OUT_REMAIN_UNDER_2B_CH1_V  0x00000001U
+#define GDMA_OUT_REMAIN_UNDER_2B_CH1_S  24
+/** GDMA_OUT_REMAIN_UNDER_3B_CH1 : RO; bitpos: [25]; default: 1;
+ *  reserved
+ */
+#define GDMA_OUT_REMAIN_UNDER_3B_CH1    (BIT(25))
+#define GDMA_OUT_REMAIN_UNDER_3B_CH1_M  (GDMA_OUT_REMAIN_UNDER_3B_CH1_V << GDMA_OUT_REMAIN_UNDER_3B_CH1_S)
+#define GDMA_OUT_REMAIN_UNDER_3B_CH1_V  0x00000001U
+#define GDMA_OUT_REMAIN_UNDER_3B_CH1_S  25
+/** GDMA_OUT_REMAIN_UNDER_4B_CH1 : RO; bitpos: [26]; default: 1;
+ *  reserved
+ */
+#define GDMA_OUT_REMAIN_UNDER_4B_CH1    (BIT(26))
+#define GDMA_OUT_REMAIN_UNDER_4B_CH1_M  (GDMA_OUT_REMAIN_UNDER_4B_CH1_V << GDMA_OUT_REMAIN_UNDER_4B_CH1_S)
+#define GDMA_OUT_REMAIN_UNDER_4B_CH1_V  0x00000001U
+#define GDMA_OUT_REMAIN_UNDER_4B_CH1_S  26
+
+/** GDMA_OUT_PUSH_CH1_REG register
+ *  Push control register of Rx channel 0
+ */
+#define GDMA_OUT_PUSH_CH1_REG (DR_REG_GDMA_BASE + 0x19c)
+/** GDMA_OUTFIFO_WDATA_CH1 : R/W; bitpos: [8:0]; default: 0;
+ *  This register stores the data that need to be pushed into GDMA FIFO.
+ */
+#define GDMA_OUTFIFO_WDATA_CH1    0x000001FFU
+#define GDMA_OUTFIFO_WDATA_CH1_M  (GDMA_OUTFIFO_WDATA_CH1_V << GDMA_OUTFIFO_WDATA_CH1_S)
+#define GDMA_OUTFIFO_WDATA_CH1_V  0x000001FFU
+#define GDMA_OUTFIFO_WDATA_CH1_S  0
+/** GDMA_OUTFIFO_PUSH_CH1 : WT; bitpos: [9]; default: 0;
+ *  Set this bit to push data into GDMA FIFO.
+ */
+#define GDMA_OUTFIFO_PUSH_CH1    (BIT(9))
+#define GDMA_OUTFIFO_PUSH_CH1_M  (GDMA_OUTFIFO_PUSH_CH1_V << GDMA_OUTFIFO_PUSH_CH1_S)
+#define GDMA_OUTFIFO_PUSH_CH1_V  0x00000001U
+#define GDMA_OUTFIFO_PUSH_CH1_S  9
+
+/** GDMA_OUT_LINK_CH1_REG register
+ *  Link descriptor configure and control register of Tx channel 0
+ */
+#define GDMA_OUT_LINK_CH1_REG (DR_REG_GDMA_BASE + 0x1a0)
+/** GDMA_OUTLINK_ADDR_CH1 : R/W; bitpos: [19:0]; default: 0;
+ *  This register stores the 20 least significant bits of the first outlink
+ *  descriptor's address.
+ */
+#define GDMA_OUTLINK_ADDR_CH1    0x000FFFFFU
+#define GDMA_OUTLINK_ADDR_CH1_M  (GDMA_OUTLINK_ADDR_CH1_V << GDMA_OUTLINK_ADDR_CH1_S)
+#define GDMA_OUTLINK_ADDR_CH1_V  0x000FFFFFU
+#define GDMA_OUTLINK_ADDR_CH1_S  0
+/** GDMA_OUTLINK_STOP_CH1 : WT; bitpos: [20]; default: 0;
+ *  Set this bit to stop dealing with the outlink descriptors.
+ */
+#define GDMA_OUTLINK_STOP_CH1    (BIT(20))
+#define GDMA_OUTLINK_STOP_CH1_M  (GDMA_OUTLINK_STOP_CH1_V << GDMA_OUTLINK_STOP_CH1_S)
+#define GDMA_OUTLINK_STOP_CH1_V  0x00000001U
+#define GDMA_OUTLINK_STOP_CH1_S  20
+/** GDMA_OUTLINK_START_CH1 : WT; bitpos: [21]; default: 0;
+ *  Set this bit to start dealing with the outlink descriptors.
+ */
+#define GDMA_OUTLINK_START_CH1    (BIT(21))
+#define GDMA_OUTLINK_START_CH1_M  (GDMA_OUTLINK_START_CH1_V << GDMA_OUTLINK_START_CH1_S)
+#define GDMA_OUTLINK_START_CH1_V  0x00000001U
+#define GDMA_OUTLINK_START_CH1_S  21
+/** GDMA_OUTLINK_RESTART_CH1 : WT; bitpos: [22]; default: 0;
+ *  Set this bit to restart a new outlink from the last address.
+ */
+#define GDMA_OUTLINK_RESTART_CH1    (BIT(22))
+#define GDMA_OUTLINK_RESTART_CH1_M  (GDMA_OUTLINK_RESTART_CH1_V << GDMA_OUTLINK_RESTART_CH1_S)
+#define GDMA_OUTLINK_RESTART_CH1_V  0x00000001U
+#define GDMA_OUTLINK_RESTART_CH1_S  22
+/** GDMA_OUTLINK_PARK_CH1 : RO; bitpos: [23]; default: 1;
+ *  1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM
+ *  is working.
+ */
+#define GDMA_OUTLINK_PARK_CH1    (BIT(23))
+#define GDMA_OUTLINK_PARK_CH1_M  (GDMA_OUTLINK_PARK_CH1_V << GDMA_OUTLINK_PARK_CH1_S)
+#define GDMA_OUTLINK_PARK_CH1_V  0x00000001U
+#define GDMA_OUTLINK_PARK_CH1_S  23
+
+/** GDMA_OUT_STATE_CH1_REG register
+ *  Transmit status of Tx channel 0
+ */
+#define GDMA_OUT_STATE_CH1_REG (DR_REG_GDMA_BASE + 0x1a4)
+/** GDMA_OUTLINK_DSCR_ADDR_CH1 : RO; bitpos: [17:0]; default: 0;
+ *  This register stores the current outlink descriptor's address.
+ */
+#define GDMA_OUTLINK_DSCR_ADDR_CH1    0x0003FFFFU
+#define GDMA_OUTLINK_DSCR_ADDR_CH1_M  (GDMA_OUTLINK_DSCR_ADDR_CH1_V << GDMA_OUTLINK_DSCR_ADDR_CH1_S)
+#define GDMA_OUTLINK_DSCR_ADDR_CH1_V  0x0003FFFFU
+#define GDMA_OUTLINK_DSCR_ADDR_CH1_S  0
+/** GDMA_OUT_DSCR_STATE_CH1 : RO; bitpos: [19:18]; default: 0;
+ *  reserved
+ */
+#define GDMA_OUT_DSCR_STATE_CH1    0x00000003U
+#define GDMA_OUT_DSCR_STATE_CH1_M  (GDMA_OUT_DSCR_STATE_CH1_V << GDMA_OUT_DSCR_STATE_CH1_S)
+#define GDMA_OUT_DSCR_STATE_CH1_V  0x00000003U
+#define GDMA_OUT_DSCR_STATE_CH1_S  18
+/** GDMA_OUT_STATE_CH1 : RO; bitpos: [22:20]; default: 0;
+ *  reserved
+ */
+#define GDMA_OUT_STATE_CH1    0x00000007U
+#define GDMA_OUT_STATE_CH1_M  (GDMA_OUT_STATE_CH1_V << GDMA_OUT_STATE_CH1_S)
+#define GDMA_OUT_STATE_CH1_V  0x00000007U
+#define GDMA_OUT_STATE_CH1_S  20
+
+/** GDMA_OUT_EOF_DES_ADDR_CH1_REG register
+ *  Outlink descriptor address when EOF occurs of Tx channel 0
+ */
+#define GDMA_OUT_EOF_DES_ADDR_CH1_REG (DR_REG_GDMA_BASE + 0x1a8)
+/** GDMA_OUT_EOF_DES_ADDR_CH1 : RO; bitpos: [31:0]; default: 0;
+ *  This register stores the address of the outlink descriptor when the EOF bit in this
+ *  descriptor is 1.
+ */
+#define GDMA_OUT_EOF_DES_ADDR_CH1    0xFFFFFFFFU
+#define GDMA_OUT_EOF_DES_ADDR_CH1_M  (GDMA_OUT_EOF_DES_ADDR_CH1_V << GDMA_OUT_EOF_DES_ADDR_CH1_S)
+#define GDMA_OUT_EOF_DES_ADDR_CH1_V  0xFFFFFFFFU
+#define GDMA_OUT_EOF_DES_ADDR_CH1_S  0
+
+/** GDMA_OUT_EOF_BFR_DES_ADDR_CH1_REG register
+ *  The last outlink descriptor address when EOF occurs of Tx channel 0
+ */
+#define GDMA_OUT_EOF_BFR_DES_ADDR_CH1_REG (DR_REG_GDMA_BASE + 0x1ac)
+/** GDMA_OUT_EOF_BFR_DES_ADDR_CH1 : RO; bitpos: [31:0]; default: 0;
+ *  This register stores the address of the outlink descriptor before the last outlink
+ *  descriptor.
+ */
+#define GDMA_OUT_EOF_BFR_DES_ADDR_CH1    0xFFFFFFFFU
+#define GDMA_OUT_EOF_BFR_DES_ADDR_CH1_M  (GDMA_OUT_EOF_BFR_DES_ADDR_CH1_V << GDMA_OUT_EOF_BFR_DES_ADDR_CH1_S)
+#define GDMA_OUT_EOF_BFR_DES_ADDR_CH1_V  0xFFFFFFFFU
+#define GDMA_OUT_EOF_BFR_DES_ADDR_CH1_S  0
+
+/** GDMA_OUT_DSCR_CH1_REG register
+ *  Current inlink descriptor address of Tx channel 0
+ */
+#define GDMA_OUT_DSCR_CH1_REG (DR_REG_GDMA_BASE + 0x1b0)
+/** GDMA_OUTLINK_DSCR_CH1 : RO; bitpos: [31:0]; default: 0;
+ *  The address of the current outlink descriptor y.
+ */
+#define GDMA_OUTLINK_DSCR_CH1    0xFFFFFFFFU
+#define GDMA_OUTLINK_DSCR_CH1_M  (GDMA_OUTLINK_DSCR_CH1_V << GDMA_OUTLINK_DSCR_CH1_S)
+#define GDMA_OUTLINK_DSCR_CH1_V  0xFFFFFFFFU
+#define GDMA_OUTLINK_DSCR_CH1_S  0
+
+/** GDMA_OUT_DSCR_BF0_CH1_REG register
+ *  The last inlink descriptor address of Tx channel 0
+ */
+#define GDMA_OUT_DSCR_BF0_CH1_REG (DR_REG_GDMA_BASE + 0x1b4)
+/** GDMA_OUTLINK_DSCR_BF0_CH1 : RO; bitpos: [31:0]; default: 0;
+ *  The address of the last outlink descriptor y-1.
+ */
+#define GDMA_OUTLINK_DSCR_BF0_CH1    0xFFFFFFFFU
+#define GDMA_OUTLINK_DSCR_BF0_CH1_M  (GDMA_OUTLINK_DSCR_BF0_CH1_V << GDMA_OUTLINK_DSCR_BF0_CH1_S)
+#define GDMA_OUTLINK_DSCR_BF0_CH1_V  0xFFFFFFFFU
+#define GDMA_OUTLINK_DSCR_BF0_CH1_S  0
+
+/** GDMA_OUT_DSCR_BF1_CH1_REG register
+ *  The second-to-last inlink descriptor address of Tx channel 0
+ */
+#define GDMA_OUT_DSCR_BF1_CH1_REG (DR_REG_GDMA_BASE + 0x1b8)
+/** GDMA_OUTLINK_DSCR_BF1_CH1 : RO; bitpos: [31:0]; default: 0;
+ *  The address of the second-to-last inlink descriptor x-2.
+ */
+#define GDMA_OUTLINK_DSCR_BF1_CH1    0xFFFFFFFFU
+#define GDMA_OUTLINK_DSCR_BF1_CH1_M  (GDMA_OUTLINK_DSCR_BF1_CH1_V << GDMA_OUTLINK_DSCR_BF1_CH1_S)
+#define GDMA_OUTLINK_DSCR_BF1_CH1_V  0xFFFFFFFFU
+#define GDMA_OUTLINK_DSCR_BF1_CH1_S  0
+
+/** GDMA_OUT_PRI_CH1_REG register
+ *  Priority register of Tx channel 0.
+ */
+#define GDMA_OUT_PRI_CH1_REG (DR_REG_GDMA_BASE + 0x1bc)
+/** GDMA_TX_PRI_CH1 : R/W; bitpos: [3:0]; default: 0;
+ *  The priority of Tx channel 0. The larger of the value the higher of the priority.
+ */
+#define GDMA_TX_PRI_CH1    0x0000000FU
+#define GDMA_TX_PRI_CH1_M  (GDMA_TX_PRI_CH1_V << GDMA_TX_PRI_CH1_S)
+#define GDMA_TX_PRI_CH1_V  0x0000000FU
+#define GDMA_TX_PRI_CH1_S  0
+
+/** GDMA_OUT_PERI_SEL_CH1_REG register
+ *  Peripheral selection of Tx channel 0
+ */
+#define GDMA_OUT_PERI_SEL_CH1_REG (DR_REG_GDMA_BASE + 0x1c0)
+/** GDMA_PERI_OUT_SEL_CH1 : R/W; bitpos: [5:0]; default: 63;
+ *  This register is used to select peripheral for Tx channel 0. 0:SPI2. 1: reserved.
+ *  2: UHCI0. 3: I2S0. 4: reserved. 5: reserved. 6: AES. 7: SHA. 8: ADC_DAC. 9:
+ *  Parallel_IO.
+ */
+#define GDMA_PERI_OUT_SEL_CH1    0x0000003FU
+#define GDMA_PERI_OUT_SEL_CH1_M  (GDMA_PERI_OUT_SEL_CH1_V << GDMA_PERI_OUT_SEL_CH1_S)
+#define GDMA_PERI_OUT_SEL_CH1_V  0x0000003FU
+#define GDMA_PERI_OUT_SEL_CH1_S  0
+
+/** GDMA_IN_CONF0_CH2_REG register
+ *  Configure 0 register of Rx channel 0
+ */
+#define GDMA_IN_CONF0_CH2_REG (DR_REG_GDMA_BASE + 0x1f0)
+/** GDMA_IN_RST_CH2 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to reset GDMA channel 0 Rx FSM and Rx FIFO pointer.
+ */
+#define GDMA_IN_RST_CH2    (BIT(0))
+#define GDMA_IN_RST_CH2_M  (GDMA_IN_RST_CH2_V << GDMA_IN_RST_CH2_S)
+#define GDMA_IN_RST_CH2_V  0x00000001U
+#define GDMA_IN_RST_CH2_S  0
+/** GDMA_IN_LOOP_TEST_CH2 : R/W; bitpos: [1]; default: 0;
+ *  reserved
+ */
+#define GDMA_IN_LOOP_TEST_CH2    (BIT(1))
+#define GDMA_IN_LOOP_TEST_CH2_M  (GDMA_IN_LOOP_TEST_CH2_V << GDMA_IN_LOOP_TEST_CH2_S)
+#define GDMA_IN_LOOP_TEST_CH2_V  0x00000001U
+#define GDMA_IN_LOOP_TEST_CH2_S  1
+/** GDMA_INDSCR_BURST_EN_CH2 : R/W; bitpos: [2]; default: 0;
+ *  Set this bit to 1 to enable INCR burst transfer for Rx channel 0 reading link
+ *  descriptor when accessing internal SRAM.
+ */
+#define GDMA_INDSCR_BURST_EN_CH2    (BIT(2))
+#define GDMA_INDSCR_BURST_EN_CH2_M  (GDMA_INDSCR_BURST_EN_CH2_V << GDMA_INDSCR_BURST_EN_CH2_S)
+#define GDMA_INDSCR_BURST_EN_CH2_V  0x00000001U
+#define GDMA_INDSCR_BURST_EN_CH2_S  2
+/** GDMA_IN_DATA_BURST_EN_CH2 : R/W; bitpos: [3]; default: 0;
+ *  Set this bit to 1 to enable INCR burst transfer for Rx channel 0 receiving data
+ *  when accessing internal SRAM.
+ */
+#define GDMA_IN_DATA_BURST_EN_CH2    (BIT(3))
+#define GDMA_IN_DATA_BURST_EN_CH2_M  (GDMA_IN_DATA_BURST_EN_CH2_V << GDMA_IN_DATA_BURST_EN_CH2_S)
+#define GDMA_IN_DATA_BURST_EN_CH2_V  0x00000001U
+#define GDMA_IN_DATA_BURST_EN_CH2_S  3
+/** GDMA_MEM_TRANS_EN_CH2 : R/W; bitpos: [4]; default: 0;
+ *  Set this bit 1 to enable automatic transmitting data from memory to memory via GDMA.
+ */
+#define GDMA_MEM_TRANS_EN_CH2    (BIT(4))
+#define GDMA_MEM_TRANS_EN_CH2_M  (GDMA_MEM_TRANS_EN_CH2_V << GDMA_MEM_TRANS_EN_CH2_S)
+#define GDMA_MEM_TRANS_EN_CH2_V  0x00000001U
+#define GDMA_MEM_TRANS_EN_CH2_S  4
+/** GDMA_IN_ETM_EN_CH2 : R/W; bitpos: [5]; default: 0;
+ *  Set this bit to 1 to enable etm control mode, GDMA Rx channel 0 is triggered by etm
+ *  task.
+ */
+#define GDMA_IN_ETM_EN_CH2    (BIT(5))
+#define GDMA_IN_ETM_EN_CH2_M  (GDMA_IN_ETM_EN_CH2_V << GDMA_IN_ETM_EN_CH2_S)
+#define GDMA_IN_ETM_EN_CH2_V  0x00000001U
+#define GDMA_IN_ETM_EN_CH2_S  5
+
+/** GDMA_IN_CONF1_CH2_REG register
+ *  Configure 1 register of Rx channel 0
+ */
+#define GDMA_IN_CONF1_CH2_REG (DR_REG_GDMA_BASE + 0x1f4)
+/** GDMA_IN_CHECK_OWNER_CH2 : R/W; bitpos: [12]; default: 0;
+ *  Set this bit to enable checking the owner attribute of the link descriptor.
+ */
+#define GDMA_IN_CHECK_OWNER_CH2    (BIT(12))
+#define GDMA_IN_CHECK_OWNER_CH2_M  (GDMA_IN_CHECK_OWNER_CH2_V << GDMA_IN_CHECK_OWNER_CH2_S)
+#define GDMA_IN_CHECK_OWNER_CH2_V  0x00000001U
+#define GDMA_IN_CHECK_OWNER_CH2_S  12
+
+/** GDMA_INFIFO_STATUS_CH2_REG register
+ *  Receive FIFO status of Rx channel 0
+ */
+#define GDMA_INFIFO_STATUS_CH2_REG (DR_REG_GDMA_BASE + 0x1f8)
+/** GDMA_INFIFO_FULL_CH2 : RO; bitpos: [0]; default: 1;
+ *  L1 Rx FIFO full signal for Rx channel 0.
+ */
+#define GDMA_INFIFO_FULL_CH2    (BIT(0))
+#define GDMA_INFIFO_FULL_CH2_M  (GDMA_INFIFO_FULL_CH2_V << GDMA_INFIFO_FULL_CH2_S)
+#define GDMA_INFIFO_FULL_CH2_V  0x00000001U
+#define GDMA_INFIFO_FULL_CH2_S  0
+/** GDMA_INFIFO_EMPTY_CH2 : RO; bitpos: [1]; default: 1;
+ *  L1 Rx FIFO empty signal for Rx channel 0.
+ */
+#define GDMA_INFIFO_EMPTY_CH2    (BIT(1))
+#define GDMA_INFIFO_EMPTY_CH2_M  (GDMA_INFIFO_EMPTY_CH2_V << GDMA_INFIFO_EMPTY_CH2_S)
+#define GDMA_INFIFO_EMPTY_CH2_V  0x00000001U
+#define GDMA_INFIFO_EMPTY_CH2_S  1
+/** GDMA_INFIFO_CNT_CH2 : RO; bitpos: [7:2]; default: 0;
+ *  The register stores the byte number of the data in L1 Rx FIFO for Rx channel 0.
+ */
+#define GDMA_INFIFO_CNT_CH2    0x0000003FU
+#define GDMA_INFIFO_CNT_CH2_M  (GDMA_INFIFO_CNT_CH2_V << GDMA_INFIFO_CNT_CH2_S)
+#define GDMA_INFIFO_CNT_CH2_V  0x0000003FU
+#define GDMA_INFIFO_CNT_CH2_S  2
+/** GDMA_IN_REMAIN_UNDER_1B_CH2 : RO; bitpos: [23]; default: 1;
+ *  reserved
+ */
+#define GDMA_IN_REMAIN_UNDER_1B_CH2    (BIT(23))
+#define GDMA_IN_REMAIN_UNDER_1B_CH2_M  (GDMA_IN_REMAIN_UNDER_1B_CH2_V << GDMA_IN_REMAIN_UNDER_1B_CH2_S)
+#define GDMA_IN_REMAIN_UNDER_1B_CH2_V  0x00000001U
+#define GDMA_IN_REMAIN_UNDER_1B_CH2_S  23
+/** GDMA_IN_REMAIN_UNDER_2B_CH2 : RO; bitpos: [24]; default: 1;
+ *  reserved
+ */
+#define GDMA_IN_REMAIN_UNDER_2B_CH2    (BIT(24))
+#define GDMA_IN_REMAIN_UNDER_2B_CH2_M  (GDMA_IN_REMAIN_UNDER_2B_CH2_V << GDMA_IN_REMAIN_UNDER_2B_CH2_S)
+#define GDMA_IN_REMAIN_UNDER_2B_CH2_V  0x00000001U
+#define GDMA_IN_REMAIN_UNDER_2B_CH2_S  24
+/** GDMA_IN_REMAIN_UNDER_3B_CH2 : RO; bitpos: [25]; default: 1;
+ *  reserved
+ */
+#define GDMA_IN_REMAIN_UNDER_3B_CH2    (BIT(25))
+#define GDMA_IN_REMAIN_UNDER_3B_CH2_M  (GDMA_IN_REMAIN_UNDER_3B_CH2_V << GDMA_IN_REMAIN_UNDER_3B_CH2_S)
+#define GDMA_IN_REMAIN_UNDER_3B_CH2_V  0x00000001U
+#define GDMA_IN_REMAIN_UNDER_3B_CH2_S  25
+/** GDMA_IN_REMAIN_UNDER_4B_CH2 : RO; bitpos: [26]; default: 1;
+ *  reserved
+ */
+#define GDMA_IN_REMAIN_UNDER_4B_CH2    (BIT(26))
+#define GDMA_IN_REMAIN_UNDER_4B_CH2_M  (GDMA_IN_REMAIN_UNDER_4B_CH2_V << GDMA_IN_REMAIN_UNDER_4B_CH2_S)
+#define GDMA_IN_REMAIN_UNDER_4B_CH2_V  0x00000001U
+#define GDMA_IN_REMAIN_UNDER_4B_CH2_S  26
+/** GDMA_IN_BUF_HUNGRY_CH2 : RO; bitpos: [27]; default: 0;
+ *  reserved
+ */
+#define GDMA_IN_BUF_HUNGRY_CH2    (BIT(27))
+#define GDMA_IN_BUF_HUNGRY_CH2_M  (GDMA_IN_BUF_HUNGRY_CH2_V << GDMA_IN_BUF_HUNGRY_CH2_S)
+#define GDMA_IN_BUF_HUNGRY_CH2_V  0x00000001U
+#define GDMA_IN_BUF_HUNGRY_CH2_S  27
+
+/** GDMA_IN_POP_CH2_REG register
+ *  Pop control register of Rx channel 0
+ */
+#define GDMA_IN_POP_CH2_REG (DR_REG_GDMA_BASE + 0x1fc)
+/** GDMA_INFIFO_RDATA_CH2 : RO; bitpos: [11:0]; default: 2048;
+ *  This register stores the data popping from GDMA FIFO.
+ */
+#define GDMA_INFIFO_RDATA_CH2    0x00000FFFU
+#define GDMA_INFIFO_RDATA_CH2_M  (GDMA_INFIFO_RDATA_CH2_V << GDMA_INFIFO_RDATA_CH2_S)
+#define GDMA_INFIFO_RDATA_CH2_V  0x00000FFFU
+#define GDMA_INFIFO_RDATA_CH2_S  0
+/** GDMA_INFIFO_POP_CH2 : WT; bitpos: [12]; default: 0;
+ *  Set this bit to pop data from GDMA FIFO.
+ */
+#define GDMA_INFIFO_POP_CH2    (BIT(12))
+#define GDMA_INFIFO_POP_CH2_M  (GDMA_INFIFO_POP_CH2_V << GDMA_INFIFO_POP_CH2_S)
+#define GDMA_INFIFO_POP_CH2_V  0x00000001U
+#define GDMA_INFIFO_POP_CH2_S  12
+
+/** GDMA_IN_LINK_CH2_REG register
+ *  Link descriptor configure and control register of Rx channel 0
+ */
+#define GDMA_IN_LINK_CH2_REG (DR_REG_GDMA_BASE + 0x200)
+/** GDMA_INLINK_ADDR_CH2 : R/W; bitpos: [19:0]; default: 0;
+ *  This register stores the 20 least significant bits of the first inlink descriptor's
+ *  address.
+ */
+#define GDMA_INLINK_ADDR_CH2    0x000FFFFFU
+#define GDMA_INLINK_ADDR_CH2_M  (GDMA_INLINK_ADDR_CH2_V << GDMA_INLINK_ADDR_CH2_S)
+#define GDMA_INLINK_ADDR_CH2_V  0x000FFFFFU
+#define GDMA_INLINK_ADDR_CH2_S  0
+/** GDMA_INLINK_AUTO_RET_CH2 : R/W; bitpos: [20]; default: 1;
+ *  Set this bit to return to current inlink descriptor's address when there are some
+ *  errors in current receiving data.
+ */
+#define GDMA_INLINK_AUTO_RET_CH2    (BIT(20))
+#define GDMA_INLINK_AUTO_RET_CH2_M  (GDMA_INLINK_AUTO_RET_CH2_V << GDMA_INLINK_AUTO_RET_CH2_S)
+#define GDMA_INLINK_AUTO_RET_CH2_V  0x00000001U
+#define GDMA_INLINK_AUTO_RET_CH2_S  20
+/** GDMA_INLINK_STOP_CH2 : WT; bitpos: [21]; default: 0;
+ *  Set this bit to stop dealing with the inlink descriptors.
+ */
+#define GDMA_INLINK_STOP_CH2    (BIT(21))
+#define GDMA_INLINK_STOP_CH2_M  (GDMA_INLINK_STOP_CH2_V << GDMA_INLINK_STOP_CH2_S)
+#define GDMA_INLINK_STOP_CH2_V  0x00000001U
+#define GDMA_INLINK_STOP_CH2_S  21
+/** GDMA_INLINK_START_CH2 : WT; bitpos: [22]; default: 0;
+ *  Set this bit to start dealing with the inlink descriptors.
+ */
+#define GDMA_INLINK_START_CH2    (BIT(22))
+#define GDMA_INLINK_START_CH2_M  (GDMA_INLINK_START_CH2_V << GDMA_INLINK_START_CH2_S)
+#define GDMA_INLINK_START_CH2_V  0x00000001U
+#define GDMA_INLINK_START_CH2_S  22
+/** GDMA_INLINK_RESTART_CH2 : WT; bitpos: [23]; default: 0;
+ *  Set this bit to mount a new inlink descriptor.
+ */
+#define GDMA_INLINK_RESTART_CH2    (BIT(23))
+#define GDMA_INLINK_RESTART_CH2_M  (GDMA_INLINK_RESTART_CH2_V << GDMA_INLINK_RESTART_CH2_S)
+#define GDMA_INLINK_RESTART_CH2_V  0x00000001U
+#define GDMA_INLINK_RESTART_CH2_S  23
+/** GDMA_INLINK_PARK_CH2 : RO; bitpos: [24]; default: 1;
+ *  1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is
+ *  working.
+ */
+#define GDMA_INLINK_PARK_CH2    (BIT(24))
+#define GDMA_INLINK_PARK_CH2_M  (GDMA_INLINK_PARK_CH2_V << GDMA_INLINK_PARK_CH2_S)
+#define GDMA_INLINK_PARK_CH2_V  0x00000001U
+#define GDMA_INLINK_PARK_CH2_S  24
+
+/** GDMA_IN_STATE_CH2_REG register
+ *  Receive status of Rx channel 0
+ */
+#define GDMA_IN_STATE_CH2_REG (DR_REG_GDMA_BASE + 0x204)
+/** GDMA_INLINK_DSCR_ADDR_CH2 : RO; bitpos: [17:0]; default: 0;
+ *  This register stores the current inlink descriptor's address.
+ */
+#define GDMA_INLINK_DSCR_ADDR_CH2    0x0003FFFFU
+#define GDMA_INLINK_DSCR_ADDR_CH2_M  (GDMA_INLINK_DSCR_ADDR_CH2_V << GDMA_INLINK_DSCR_ADDR_CH2_S)
+#define GDMA_INLINK_DSCR_ADDR_CH2_V  0x0003FFFFU
+#define GDMA_INLINK_DSCR_ADDR_CH2_S  0
+/** GDMA_IN_DSCR_STATE_CH2 : RO; bitpos: [19:18]; default: 0;
+ *  reserved
+ */
+#define GDMA_IN_DSCR_STATE_CH2    0x00000003U
+#define GDMA_IN_DSCR_STATE_CH2_M  (GDMA_IN_DSCR_STATE_CH2_V << GDMA_IN_DSCR_STATE_CH2_S)
+#define GDMA_IN_DSCR_STATE_CH2_V  0x00000003U
+#define GDMA_IN_DSCR_STATE_CH2_S  18
+/** GDMA_IN_STATE_CH2 : RO; bitpos: [22:20]; default: 0;
+ *  reserved
+ */
+#define GDMA_IN_STATE_CH2    0x00000007U
+#define GDMA_IN_STATE_CH2_M  (GDMA_IN_STATE_CH2_V << GDMA_IN_STATE_CH2_S)
+#define GDMA_IN_STATE_CH2_V  0x00000007U
+#define GDMA_IN_STATE_CH2_S  20
+
+/** GDMA_IN_SUC_EOF_DES_ADDR_CH2_REG register
+ *  Inlink descriptor address when EOF occurs of Rx channel 0
+ */
+#define GDMA_IN_SUC_EOF_DES_ADDR_CH2_REG (DR_REG_GDMA_BASE + 0x208)
+/** GDMA_IN_SUC_EOF_DES_ADDR_CH2 : RO; bitpos: [31:0]; default: 0;
+ *  This register stores the address of the inlink descriptor when the EOF bit in this
+ *  descriptor is 1.
+ */
+#define GDMA_IN_SUC_EOF_DES_ADDR_CH2    0xFFFFFFFFU
+#define GDMA_IN_SUC_EOF_DES_ADDR_CH2_M  (GDMA_IN_SUC_EOF_DES_ADDR_CH2_V << GDMA_IN_SUC_EOF_DES_ADDR_CH2_S)
+#define GDMA_IN_SUC_EOF_DES_ADDR_CH2_V  0xFFFFFFFFU
+#define GDMA_IN_SUC_EOF_DES_ADDR_CH2_S  0
+
+/** GDMA_IN_ERR_EOF_DES_ADDR_CH2_REG register
+ *  Inlink descriptor address when errors occur of Rx channel 0
+ */
+#define GDMA_IN_ERR_EOF_DES_ADDR_CH2_REG (DR_REG_GDMA_BASE + 0x20c)
+/** GDMA_IN_ERR_EOF_DES_ADDR_CH2 : RO; bitpos: [31:0]; default: 0;
+ *  This register stores the address of the inlink descriptor when there are some
+ *  errors in current receiving data. Only used when peripheral is UHCI0.
+ */
+#define GDMA_IN_ERR_EOF_DES_ADDR_CH2    0xFFFFFFFFU
+#define GDMA_IN_ERR_EOF_DES_ADDR_CH2_M  (GDMA_IN_ERR_EOF_DES_ADDR_CH2_V << GDMA_IN_ERR_EOF_DES_ADDR_CH2_S)
+#define GDMA_IN_ERR_EOF_DES_ADDR_CH2_V  0xFFFFFFFFU
+#define GDMA_IN_ERR_EOF_DES_ADDR_CH2_S  0
+
+/** GDMA_IN_DSCR_CH2_REG register
+ *  Current inlink descriptor address of Rx channel 0
+ */
+#define GDMA_IN_DSCR_CH2_REG (DR_REG_GDMA_BASE + 0x210)
+/** GDMA_INLINK_DSCR_CH2 : RO; bitpos: [31:0]; default: 0;
+ *  The address of the current inlink descriptor x.
+ */
+#define GDMA_INLINK_DSCR_CH2    0xFFFFFFFFU
+#define GDMA_INLINK_DSCR_CH2_M  (GDMA_INLINK_DSCR_CH2_V << GDMA_INLINK_DSCR_CH2_S)
+#define GDMA_INLINK_DSCR_CH2_V  0xFFFFFFFFU
+#define GDMA_INLINK_DSCR_CH2_S  0
+
+/** GDMA_IN_DSCR_BF0_CH2_REG register
+ *  The last inlink descriptor address of Rx channel 0
+ */
+#define GDMA_IN_DSCR_BF0_CH2_REG (DR_REG_GDMA_BASE + 0x214)
+/** GDMA_INLINK_DSCR_BF0_CH2 : RO; bitpos: [31:0]; default: 0;
+ *  The address of the last inlink descriptor x-1.
+ */
+#define GDMA_INLINK_DSCR_BF0_CH2    0xFFFFFFFFU
+#define GDMA_INLINK_DSCR_BF0_CH2_M  (GDMA_INLINK_DSCR_BF0_CH2_V << GDMA_INLINK_DSCR_BF0_CH2_S)
+#define GDMA_INLINK_DSCR_BF0_CH2_V  0xFFFFFFFFU
+#define GDMA_INLINK_DSCR_BF0_CH2_S  0
+
+/** GDMA_IN_DSCR_BF1_CH2_REG register
+ *  The second-to-last inlink descriptor address of Rx channel 0
+ */
+#define GDMA_IN_DSCR_BF1_CH2_REG (DR_REG_GDMA_BASE + 0x218)
+/** GDMA_INLINK_DSCR_BF1_CH2 : RO; bitpos: [31:0]; default: 0;
+ *  The address of the second-to-last inlink descriptor x-2.
+ */
+#define GDMA_INLINK_DSCR_BF1_CH2    0xFFFFFFFFU
+#define GDMA_INLINK_DSCR_BF1_CH2_M  (GDMA_INLINK_DSCR_BF1_CH2_V << GDMA_INLINK_DSCR_BF1_CH2_S)
+#define GDMA_INLINK_DSCR_BF1_CH2_V  0xFFFFFFFFU
+#define GDMA_INLINK_DSCR_BF1_CH2_S  0
+
+/** GDMA_IN_PRI_CH2_REG register
+ *  Priority register of Rx channel 0
+ */
+#define GDMA_IN_PRI_CH2_REG (DR_REG_GDMA_BASE + 0x21c)
+/** GDMA_RX_PRI_CH2 : R/W; bitpos: [3:0]; default: 0;
+ *  The priority of Rx channel 0. The larger of the value the higher of the priority.
+ */
+#define GDMA_RX_PRI_CH2    0x0000000FU
+#define GDMA_RX_PRI_CH2_M  (GDMA_RX_PRI_CH2_V << GDMA_RX_PRI_CH2_S)
+#define GDMA_RX_PRI_CH2_V  0x0000000FU
+#define GDMA_RX_PRI_CH2_S  0
+
+/** GDMA_IN_PERI_SEL_CH2_REG register
+ *  Peripheral selection of Rx channel 0
+ */
+#define GDMA_IN_PERI_SEL_CH2_REG (DR_REG_GDMA_BASE + 0x220)
+/** GDMA_PERI_IN_SEL_CH2 : R/W; bitpos: [5:0]; default: 63;
+ *  This register is used to select peripheral for Rx channel 0. 0:SPI2. 1: reserved.
+ *  2: UHCI0. 3: I2S0. 4: reserved. 5: reserved. 6: AES. 7: SHA. 8: ADC_DAC. 9:
+ *  Parallel_IO.
+ */
+#define GDMA_PERI_IN_SEL_CH2    0x0000003FU
+#define GDMA_PERI_IN_SEL_CH2_M  (GDMA_PERI_IN_SEL_CH2_V << GDMA_PERI_IN_SEL_CH2_S)
+#define GDMA_PERI_IN_SEL_CH2_V  0x0000003FU
+#define GDMA_PERI_IN_SEL_CH2_S  0
+
+/** GDMA_OUT_CONF0_CH2_REG register
+ *  Configure 0 register of Tx channel 1
+ */
+#define GDMA_OUT_CONF0_CH2_REG (DR_REG_GDMA_BASE + 0x250)
+/** GDMA_OUT_RST_CH2 : R/W; bitpos: [0]; default: 0;
+ *  This bit is used to reset GDMA channel 1 Tx FSM and Tx FIFO pointer.
+ */
+#define GDMA_OUT_RST_CH2    (BIT(0))
+#define GDMA_OUT_RST_CH2_M  (GDMA_OUT_RST_CH2_V << GDMA_OUT_RST_CH2_S)
+#define GDMA_OUT_RST_CH2_V  0x00000001U
+#define GDMA_OUT_RST_CH2_S  0
+/** GDMA_OUT_LOOP_TEST_CH2 : R/W; bitpos: [1]; default: 0;
+ *  reserved
+ */
+#define GDMA_OUT_LOOP_TEST_CH2    (BIT(1))
+#define GDMA_OUT_LOOP_TEST_CH2_M  (GDMA_OUT_LOOP_TEST_CH2_V << GDMA_OUT_LOOP_TEST_CH2_S)
+#define GDMA_OUT_LOOP_TEST_CH2_V  0x00000001U
+#define GDMA_OUT_LOOP_TEST_CH2_S  1
+/** GDMA_OUT_AUTO_WRBACK_CH2 : R/W; bitpos: [2]; default: 0;
+ *  Set this bit to enable automatic outlink-writeback when all the data in tx buffer
+ *  has been transmitted.
+ */
+#define GDMA_OUT_AUTO_WRBACK_CH2    (BIT(2))
+#define GDMA_OUT_AUTO_WRBACK_CH2_M  (GDMA_OUT_AUTO_WRBACK_CH2_V << GDMA_OUT_AUTO_WRBACK_CH2_S)
+#define GDMA_OUT_AUTO_WRBACK_CH2_V  0x00000001U
+#define GDMA_OUT_AUTO_WRBACK_CH2_S  2
+/** GDMA_OUT_EOF_MODE_CH2 : R/W; bitpos: [3]; default: 1;
+ *  EOF flag generation mode when transmitting data. 1: EOF flag for Tx channel 1 is
+ *  generated when data need to transmit has been popped from FIFO in GDMA
+ */
+#define GDMA_OUT_EOF_MODE_CH2    (BIT(3))
+#define GDMA_OUT_EOF_MODE_CH2_M  (GDMA_OUT_EOF_MODE_CH2_V << GDMA_OUT_EOF_MODE_CH2_S)
+#define GDMA_OUT_EOF_MODE_CH2_V  0x00000001U
+#define GDMA_OUT_EOF_MODE_CH2_S  3
+/** GDMA_OUTDSCR_BURST_EN_CH2 : R/W; bitpos: [4]; default: 0;
+ *  Set this bit to 1 to enable INCR burst transfer for Tx channel 1 reading link
+ *  descriptor when accessing internal SRAM.
+ */
+#define GDMA_OUTDSCR_BURST_EN_CH2    (BIT(4))
+#define GDMA_OUTDSCR_BURST_EN_CH2_M  (GDMA_OUTDSCR_BURST_EN_CH2_V << GDMA_OUTDSCR_BURST_EN_CH2_S)
+#define GDMA_OUTDSCR_BURST_EN_CH2_V  0x00000001U
+#define GDMA_OUTDSCR_BURST_EN_CH2_S  4
+/** GDMA_OUT_DATA_BURST_EN_CH2 : R/W; bitpos: [5]; default: 0;
+ *  Set this bit to 1 to enable INCR burst transfer for Tx channel 1 transmitting data
+ *  when accessing internal SRAM.
+ */
+#define GDMA_OUT_DATA_BURST_EN_CH2    (BIT(5))
+#define GDMA_OUT_DATA_BURST_EN_CH2_M  (GDMA_OUT_DATA_BURST_EN_CH2_V << GDMA_OUT_DATA_BURST_EN_CH2_S)
+#define GDMA_OUT_DATA_BURST_EN_CH2_V  0x00000001U
+#define GDMA_OUT_DATA_BURST_EN_CH2_S  5
+/** GDMA_OUT_ETM_EN_CH2 : R/W; bitpos: [6]; default: 0;
+ *  Set this bit to 1 to enable etm control mode, GDMA Tx channel 1 is triggered by etm
+ *  task.
+ */
+#define GDMA_OUT_ETM_EN_CH2    (BIT(6))
+#define GDMA_OUT_ETM_EN_CH2_M  (GDMA_OUT_ETM_EN_CH2_V << GDMA_OUT_ETM_EN_CH2_S)
+#define GDMA_OUT_ETM_EN_CH2_V  0x00000001U
+#define GDMA_OUT_ETM_EN_CH2_S  6
+
+/** GDMA_OUT_CONF1_CH2_REG register
+ *  Configure 1 register of Tx channel 0
+ */
+#define GDMA_OUT_CONF1_CH2_REG (DR_REG_GDMA_BASE + 0x254)
+/** GDMA_OUT_CHECK_OWNER_CH2 : R/W; bitpos: [12]; default: 0;
+ *  Set this bit to enable checking the owner attribute of the link descriptor.
+ */
+#define GDMA_OUT_CHECK_OWNER_CH2    (BIT(12))
+#define GDMA_OUT_CHECK_OWNER_CH2_M  (GDMA_OUT_CHECK_OWNER_CH2_V << GDMA_OUT_CHECK_OWNER_CH2_S)
+#define GDMA_OUT_CHECK_OWNER_CH2_V  0x00000001U
+#define GDMA_OUT_CHECK_OWNER_CH2_S  12
+
+/** GDMA_OUTFIFO_STATUS_CH2_REG register
+ *  Transmit FIFO status of Tx channel 0
+ */
+#define GDMA_OUTFIFO_STATUS_CH2_REG (DR_REG_GDMA_BASE + 0x258)
+/** GDMA_OUTFIFO_FULL_CH2 : RO; bitpos: [0]; default: 0;
+ *  L1 Tx FIFO full signal for Tx channel 0.
+ */
+#define GDMA_OUTFIFO_FULL_CH2    (BIT(0))
+#define GDMA_OUTFIFO_FULL_CH2_M  (GDMA_OUTFIFO_FULL_CH2_V << GDMA_OUTFIFO_FULL_CH2_S)
+#define GDMA_OUTFIFO_FULL_CH2_V  0x00000001U
+#define GDMA_OUTFIFO_FULL_CH2_S  0
+/** GDMA_OUTFIFO_EMPTY_CH2 : RO; bitpos: [1]; default: 1;
+ *  L1 Tx FIFO empty signal for Tx channel 0.
+ */
+#define GDMA_OUTFIFO_EMPTY_CH2    (BIT(1))
+#define GDMA_OUTFIFO_EMPTY_CH2_M  (GDMA_OUTFIFO_EMPTY_CH2_V << GDMA_OUTFIFO_EMPTY_CH2_S)
+#define GDMA_OUTFIFO_EMPTY_CH2_V  0x00000001U
+#define GDMA_OUTFIFO_EMPTY_CH2_S  1
+/** GDMA_OUTFIFO_CNT_CH2 : RO; bitpos: [7:2]; default: 0;
+ *  The register stores the byte number of the data in L1 Tx FIFO for Tx channel 0.
+ */
+#define GDMA_OUTFIFO_CNT_CH2    0x0000003FU
+#define GDMA_OUTFIFO_CNT_CH2_M  (GDMA_OUTFIFO_CNT_CH2_V << GDMA_OUTFIFO_CNT_CH2_S)
+#define GDMA_OUTFIFO_CNT_CH2_V  0x0000003FU
+#define GDMA_OUTFIFO_CNT_CH2_S  2
+/** GDMA_OUT_REMAIN_UNDER_1B_CH2 : RO; bitpos: [23]; default: 1;
+ *  reserved
+ */
+#define GDMA_OUT_REMAIN_UNDER_1B_CH2    (BIT(23))
+#define GDMA_OUT_REMAIN_UNDER_1B_CH2_M  (GDMA_OUT_REMAIN_UNDER_1B_CH2_V << GDMA_OUT_REMAIN_UNDER_1B_CH2_S)
+#define GDMA_OUT_REMAIN_UNDER_1B_CH2_V  0x00000001U
+#define GDMA_OUT_REMAIN_UNDER_1B_CH2_S  23
+/** GDMA_OUT_REMAIN_UNDER_2B_CH2 : RO; bitpos: [24]; default: 1;
+ *  reserved
+ */
+#define GDMA_OUT_REMAIN_UNDER_2B_CH2    (BIT(24))
+#define GDMA_OUT_REMAIN_UNDER_2B_CH2_M  (GDMA_OUT_REMAIN_UNDER_2B_CH2_V << GDMA_OUT_REMAIN_UNDER_2B_CH2_S)
+#define GDMA_OUT_REMAIN_UNDER_2B_CH2_V  0x00000001U
+#define GDMA_OUT_REMAIN_UNDER_2B_CH2_S  24
+/** GDMA_OUT_REMAIN_UNDER_3B_CH2 : RO; bitpos: [25]; default: 1;
+ *  reserved
+ */
+#define GDMA_OUT_REMAIN_UNDER_3B_CH2    (BIT(25))
+#define GDMA_OUT_REMAIN_UNDER_3B_CH2_M  (GDMA_OUT_REMAIN_UNDER_3B_CH2_V << GDMA_OUT_REMAIN_UNDER_3B_CH2_S)
+#define GDMA_OUT_REMAIN_UNDER_3B_CH2_V  0x00000001U
+#define GDMA_OUT_REMAIN_UNDER_3B_CH2_S  25
+/** GDMA_OUT_REMAIN_UNDER_4B_CH2 : RO; bitpos: [26]; default: 1;
+ *  reserved
+ */
+#define GDMA_OUT_REMAIN_UNDER_4B_CH2    (BIT(26))
+#define GDMA_OUT_REMAIN_UNDER_4B_CH2_M  (GDMA_OUT_REMAIN_UNDER_4B_CH2_V << GDMA_OUT_REMAIN_UNDER_4B_CH2_S)
+#define GDMA_OUT_REMAIN_UNDER_4B_CH2_V  0x00000001U
+#define GDMA_OUT_REMAIN_UNDER_4B_CH2_S  26
+
+/** GDMA_OUT_PUSH_CH2_REG register
+ *  Push control register of Rx channel 0
+ */
+#define GDMA_OUT_PUSH_CH2_REG (DR_REG_GDMA_BASE + 0x25c)
+/** GDMA_OUTFIFO_WDATA_CH2 : R/W; bitpos: [8:0]; default: 0;
+ *  This register stores the data that need to be pushed into GDMA FIFO.
+ */
+#define GDMA_OUTFIFO_WDATA_CH2    0x000001FFU
+#define GDMA_OUTFIFO_WDATA_CH2_M  (GDMA_OUTFIFO_WDATA_CH2_V << GDMA_OUTFIFO_WDATA_CH2_S)
+#define GDMA_OUTFIFO_WDATA_CH2_V  0x000001FFU
+#define GDMA_OUTFIFO_WDATA_CH2_S  0
+/** GDMA_OUTFIFO_PUSH_CH2 : WT; bitpos: [9]; default: 0;
+ *  Set this bit to push data into GDMA FIFO.
+ */
+#define GDMA_OUTFIFO_PUSH_CH2    (BIT(9))
+#define GDMA_OUTFIFO_PUSH_CH2_M  (GDMA_OUTFIFO_PUSH_CH2_V << GDMA_OUTFIFO_PUSH_CH2_S)
+#define GDMA_OUTFIFO_PUSH_CH2_V  0x00000001U
+#define GDMA_OUTFIFO_PUSH_CH2_S  9
+
+/** GDMA_OUT_LINK_CH2_REG register
+ *  Link descriptor configure and control register of Tx channel 0
+ */
+#define GDMA_OUT_LINK_CH2_REG (DR_REG_GDMA_BASE + 0x260)
+/** GDMA_OUTLINK_ADDR_CH2 : R/W; bitpos: [19:0]; default: 0;
+ *  This register stores the 20 least significant bits of the first outlink
+ *  descriptor's address.
+ */
+#define GDMA_OUTLINK_ADDR_CH2    0x000FFFFFU
+#define GDMA_OUTLINK_ADDR_CH2_M  (GDMA_OUTLINK_ADDR_CH2_V << GDMA_OUTLINK_ADDR_CH2_S)
+#define GDMA_OUTLINK_ADDR_CH2_V  0x000FFFFFU
+#define GDMA_OUTLINK_ADDR_CH2_S  0
+/** GDMA_OUTLINK_STOP_CH2 : WT; bitpos: [20]; default: 0;
+ *  Set this bit to stop dealing with the outlink descriptors.
+ */
+#define GDMA_OUTLINK_STOP_CH2    (BIT(20))
+#define GDMA_OUTLINK_STOP_CH2_M  (GDMA_OUTLINK_STOP_CH2_V << GDMA_OUTLINK_STOP_CH2_S)
+#define GDMA_OUTLINK_STOP_CH2_V  0x00000001U
+#define GDMA_OUTLINK_STOP_CH2_S  20
+/** GDMA_OUTLINK_START_CH2 : WT; bitpos: [21]; default: 0;
+ *  Set this bit to start dealing with the outlink descriptors.
+ */
+#define GDMA_OUTLINK_START_CH2    (BIT(21))
+#define GDMA_OUTLINK_START_CH2_M  (GDMA_OUTLINK_START_CH2_V << GDMA_OUTLINK_START_CH2_S)
+#define GDMA_OUTLINK_START_CH2_V  0x00000001U
+#define GDMA_OUTLINK_START_CH2_S  21
+/** GDMA_OUTLINK_RESTART_CH2 : WT; bitpos: [22]; default: 0;
+ *  Set this bit to restart a new outlink from the last address.
+ */
+#define GDMA_OUTLINK_RESTART_CH2    (BIT(22))
+#define GDMA_OUTLINK_RESTART_CH2_M  (GDMA_OUTLINK_RESTART_CH2_V << GDMA_OUTLINK_RESTART_CH2_S)
+#define GDMA_OUTLINK_RESTART_CH2_V  0x00000001U
+#define GDMA_OUTLINK_RESTART_CH2_S  22
+/** GDMA_OUTLINK_PARK_CH2 : RO; bitpos: [23]; default: 1;
+ *  1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM
+ *  is working.
+ */
+#define GDMA_OUTLINK_PARK_CH2    (BIT(23))
+#define GDMA_OUTLINK_PARK_CH2_M  (GDMA_OUTLINK_PARK_CH2_V << GDMA_OUTLINK_PARK_CH2_S)
+#define GDMA_OUTLINK_PARK_CH2_V  0x00000001U
+#define GDMA_OUTLINK_PARK_CH2_S  23
+
+/** GDMA_OUT_STATE_CH2_REG register
+ *  Transmit status of Tx channel 0
+ */
+#define GDMA_OUT_STATE_CH2_REG (DR_REG_GDMA_BASE + 0x264)
+/** GDMA_OUTLINK_DSCR_ADDR_CH2 : RO; bitpos: [17:0]; default: 0;
+ *  This register stores the current outlink descriptor's address.
+ */
+#define GDMA_OUTLINK_DSCR_ADDR_CH2    0x0003FFFFU
+#define GDMA_OUTLINK_DSCR_ADDR_CH2_M  (GDMA_OUTLINK_DSCR_ADDR_CH2_V << GDMA_OUTLINK_DSCR_ADDR_CH2_S)
+#define GDMA_OUTLINK_DSCR_ADDR_CH2_V  0x0003FFFFU
+#define GDMA_OUTLINK_DSCR_ADDR_CH2_S  0
+/** GDMA_OUT_DSCR_STATE_CH2 : RO; bitpos: [19:18]; default: 0;
+ *  reserved
+ */
+#define GDMA_OUT_DSCR_STATE_CH2    0x00000003U
+#define GDMA_OUT_DSCR_STATE_CH2_M  (GDMA_OUT_DSCR_STATE_CH2_V << GDMA_OUT_DSCR_STATE_CH2_S)
+#define GDMA_OUT_DSCR_STATE_CH2_V  0x00000003U
+#define GDMA_OUT_DSCR_STATE_CH2_S  18
+/** GDMA_OUT_STATE_CH2 : RO; bitpos: [22:20]; default: 0;
+ *  reserved
+ */
+#define GDMA_OUT_STATE_CH2    0x00000007U
+#define GDMA_OUT_STATE_CH2_M  (GDMA_OUT_STATE_CH2_V << GDMA_OUT_STATE_CH2_S)
+#define GDMA_OUT_STATE_CH2_V  0x00000007U
+#define GDMA_OUT_STATE_CH2_S  20
+
+/** GDMA_OUT_EOF_DES_ADDR_CH2_REG register
+ *  Outlink descriptor address when EOF occurs of Tx channel 0
+ */
+#define GDMA_OUT_EOF_DES_ADDR_CH2_REG (DR_REG_GDMA_BASE + 0x268)
+/** GDMA_OUT_EOF_DES_ADDR_CH2 : RO; bitpos: [31:0]; default: 0;
+ *  This register stores the address of the outlink descriptor when the EOF bit in this
+ *  descriptor is 1.
+ */
+#define GDMA_OUT_EOF_DES_ADDR_CH2    0xFFFFFFFFU
+#define GDMA_OUT_EOF_DES_ADDR_CH2_M  (GDMA_OUT_EOF_DES_ADDR_CH2_V << GDMA_OUT_EOF_DES_ADDR_CH2_S)
+#define GDMA_OUT_EOF_DES_ADDR_CH2_V  0xFFFFFFFFU
+#define GDMA_OUT_EOF_DES_ADDR_CH2_S  0
+
+/** GDMA_OUT_EOF_BFR_DES_ADDR_CH2_REG register
+ *  The last outlink descriptor address when EOF occurs of Tx channel 0
+ */
+#define GDMA_OUT_EOF_BFR_DES_ADDR_CH2_REG (DR_REG_GDMA_BASE + 0x26c)
+/** GDMA_OUT_EOF_BFR_DES_ADDR_CH2 : RO; bitpos: [31:0]; default: 0;
+ *  This register stores the address of the outlink descriptor before the last outlink
+ *  descriptor.
+ */
+#define GDMA_OUT_EOF_BFR_DES_ADDR_CH2    0xFFFFFFFFU
+#define GDMA_OUT_EOF_BFR_DES_ADDR_CH2_M  (GDMA_OUT_EOF_BFR_DES_ADDR_CH2_V << GDMA_OUT_EOF_BFR_DES_ADDR_CH2_S)
+#define GDMA_OUT_EOF_BFR_DES_ADDR_CH2_V  0xFFFFFFFFU
+#define GDMA_OUT_EOF_BFR_DES_ADDR_CH2_S  0
+
+/** GDMA_OUT_DSCR_CH2_REG register
+ *  Current inlink descriptor address of Tx channel 0
+ */
+#define GDMA_OUT_DSCR_CH2_REG (DR_REG_GDMA_BASE + 0x270)
+/** GDMA_OUTLINK_DSCR_CH2 : RO; bitpos: [31:0]; default: 0;
+ *  The address of the current outlink descriptor y.
+ */
+#define GDMA_OUTLINK_DSCR_CH2    0xFFFFFFFFU
+#define GDMA_OUTLINK_DSCR_CH2_M  (GDMA_OUTLINK_DSCR_CH2_V << GDMA_OUTLINK_DSCR_CH2_S)
+#define GDMA_OUTLINK_DSCR_CH2_V  0xFFFFFFFFU
+#define GDMA_OUTLINK_DSCR_CH2_S  0
+
+/** GDMA_OUT_DSCR_BF0_CH2_REG register
+ *  The last inlink descriptor address of Tx channel 0
+ */
+#define GDMA_OUT_DSCR_BF0_CH2_REG (DR_REG_GDMA_BASE + 0x274)
+/** GDMA_OUTLINK_DSCR_BF0_CH2 : RO; bitpos: [31:0]; default: 0;
+ *  The address of the last outlink descriptor y-1.
+ */
+#define GDMA_OUTLINK_DSCR_BF0_CH2    0xFFFFFFFFU
+#define GDMA_OUTLINK_DSCR_BF0_CH2_M  (GDMA_OUTLINK_DSCR_BF0_CH2_V << GDMA_OUTLINK_DSCR_BF0_CH2_S)
+#define GDMA_OUTLINK_DSCR_BF0_CH2_V  0xFFFFFFFFU
+#define GDMA_OUTLINK_DSCR_BF0_CH2_S  0
+
+/** GDMA_OUT_DSCR_BF1_CH2_REG register
+ *  The second-to-last inlink descriptor address of Tx channel 0
+ */
+#define GDMA_OUT_DSCR_BF1_CH2_REG (DR_REG_GDMA_BASE + 0x278)
+/** GDMA_OUTLINK_DSCR_BF1_CH2 : RO; bitpos: [31:0]; default: 0;
+ *  The address of the second-to-last inlink descriptor x-2.
+ */
+#define GDMA_OUTLINK_DSCR_BF1_CH2    0xFFFFFFFFU
+#define GDMA_OUTLINK_DSCR_BF1_CH2_M  (GDMA_OUTLINK_DSCR_BF1_CH2_V << GDMA_OUTLINK_DSCR_BF1_CH2_S)
+#define GDMA_OUTLINK_DSCR_BF1_CH2_V  0xFFFFFFFFU
+#define GDMA_OUTLINK_DSCR_BF1_CH2_S  0
+
+/** GDMA_OUT_PRI_CH2_REG register
+ *  Priority register of Tx channel 0.
+ */
+#define GDMA_OUT_PRI_CH2_REG (DR_REG_GDMA_BASE + 0x27c)
+/** GDMA_TX_PRI_CH2 : R/W; bitpos: [3:0]; default: 0;
+ *  The priority of Tx channel 0. The larger of the value the higher of the priority.
+ */
+#define GDMA_TX_PRI_CH2    0x0000000FU
+#define GDMA_TX_PRI_CH2_M  (GDMA_TX_PRI_CH2_V << GDMA_TX_PRI_CH2_S)
+#define GDMA_TX_PRI_CH2_V  0x0000000FU
+#define GDMA_TX_PRI_CH2_S  0
+
+/** GDMA_OUT_PERI_SEL_CH2_REG register
+ *  Peripheral selection of Tx channel 0
+ */
+#define GDMA_OUT_PERI_SEL_CH2_REG (DR_REG_GDMA_BASE + 0x280)
+/** GDMA_PERI_OUT_SEL_CH2 : R/W; bitpos: [5:0]; default: 63;
+ *  This register is used to select peripheral for Tx channel 0. 0:SPI2. 1: reserved.
+ *  2: UHCI0. 3: I2S0. 4: reserved. 5: reserved. 6: AES. 7: SHA. 8: ADC_DAC. 9:
+ *  Parallel_IO.
+ */
+#define GDMA_PERI_OUT_SEL_CH2    0x0000003FU
+#define GDMA_PERI_OUT_SEL_CH2_M  (GDMA_PERI_OUT_SEL_CH2_V << GDMA_PERI_OUT_SEL_CH2_S)
+#define GDMA_PERI_OUT_SEL_CH2_V  0x0000003FU
+#define GDMA_PERI_OUT_SEL_CH2_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/gdma_struct.h b/components/soc/esp32c6/include/soc/gdma_struct.h
new file mode 100644
index 0000000000..7e4e641686
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/gdma_struct.h
@@ -0,0 +1,995 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: Interrupt Registers */
+/** Type of in_int_raw_chn register
+ *  Raw status interrupt of channel 0
+ */
+typedef union {
+    struct {
+        /** in_done_int_raw : R/WTC/SS; bitpos: [0]; default: 0;
+         *  The raw interrupt bit turns to high level when the last data pointed by one inlink
+         *  descriptor has been received for Rx channel 0.
+         */
+        uint32_t in_done_int_raw:1;
+        /** in_suc_eof_int_raw : R/WTC/SS; bitpos: [1]; default: 0;
+         *  The raw interrupt bit turns to high level when the last data pointed by one inlink
+         *  descriptor has been received for Rx channel 0. For UHCI0 the raw interrupt bit
+         *  turns to high level when the last data pointed by one inlink descriptor has been
+         *  received and no data error is detected for Rx channel 0.
+         */
+        uint32_t in_suc_eof_int_raw:1;
+        /** in_err_eof_int_raw : R/WTC/SS; bitpos: [2]; default: 0;
+         *  The raw interrupt bit turns to high level when data error is detected only in the
+         *  case that the peripheral is UHCI0 for Rx channel 0. For other peripherals this raw
+         *  interrupt is reserved.
+         */
+        uint32_t in_err_eof_int_raw:1;
+        /** in_dscr_err_int_raw : R/WTC/SS; bitpos: [3]; default: 0;
+         *  The raw interrupt bit turns to high level when detecting inlink descriptor error
+         *  including owner error and the second and third word error of inlink descriptor for
+         *  Rx channel 0.
+         */
+        uint32_t in_dscr_err_int_raw:1;
+        /** in_dscr_empty_int_raw : R/WTC/SS; bitpos: [4]; default: 0;
+         *  The raw interrupt bit turns to high level when Rx buffer pointed by inlink is full
+         *  and receiving data is not completed but there is no more inlink for Rx channel 0.
+         */
+        uint32_t in_dscr_empty_int_raw:1;
+        /** infifo_ovf_int_raw : R/WTC/SS; bitpos: [5]; default: 0;
+         *  This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is
+         *  overflow.
+         */
+        uint32_t infifo_ovf_int_raw:1;
+        /** infifo_udf_int_raw : R/WTC/SS; bitpos: [6]; default: 0;
+         *  This raw interrupt bit turns to high level when level 1 fifo of Rx channel 0 is
+         *  underflow.
+         */
+        uint32_t infifo_udf_int_raw:1;
+        uint32_t reserved_7:25;
+    };
+    uint32_t val;
+} gdma_in_int_raw_chn_reg_t;
+
+/** Type of in_int_st_chn register
+ *  Masked interrupt of channel 0
+ */
+typedef union {
+    struct {
+        /** in_done_int_st : RO; bitpos: [0]; default: 0;
+         *  The raw interrupt status bit for the IN_DONE_CH_INT interrupt.
+         */
+        uint32_t in_done_int_st:1;
+        /** in_suc_eof_int_st : RO; bitpos: [1]; default: 0;
+         *  The raw interrupt status bit for the IN_SUC_EOF_CH_INT interrupt.
+         */
+        uint32_t in_suc_eof_int_st:1;
+        /** in_err_eof_int_st : RO; bitpos: [2]; default: 0;
+         *  The raw interrupt status bit for the IN_ERR_EOF_CH_INT interrupt.
+         */
+        uint32_t in_err_eof_int_st:1;
+        /** in_dscr_err_int_st : RO; bitpos: [3]; default: 0;
+         *  The raw interrupt status bit for the IN_DSCR_ERR_CH_INT interrupt.
+         */
+        uint32_t in_dscr_err_int_st:1;
+        /** in_dscr_empty_int_st : RO; bitpos: [4]; default: 0;
+         *  The raw interrupt status bit for the IN_DSCR_EMPTY_CH_INT interrupt.
+         */
+        uint32_t in_dscr_empty_int_st:1;
+        /** infifo_ovf_int_st : RO; bitpos: [5]; default: 0;
+         *  The raw interrupt status bit for the INFIFO_OVF_L1_CH_INT interrupt.
+         */
+        uint32_t infifo_ovf_int_st:1;
+        /** infifo_udf_int_st : RO; bitpos: [6]; default: 0;
+         *  The raw interrupt status bit for the INFIFO_UDF_L1_CH_INT interrupt.
+         */
+        uint32_t infifo_udf_int_st:1;
+        uint32_t reserved_7:25;
+    };
+    uint32_t val;
+} gdma_in_int_st_chn_reg_t;
+
+/** Type of in_int_ena_chn register
+ *  Interrupt enable bits of channel 0
+ */
+typedef union {
+    struct {
+        /** in_done_int_ena : R/W; bitpos: [0]; default: 0;
+         *  The interrupt enable bit for the IN_DONE_CH_INT interrupt.
+         */
+        uint32_t in_done_int_ena:1;
+        /** in_suc_eof_int_ena : R/W; bitpos: [1]; default: 0;
+         *  The interrupt enable bit for the IN_SUC_EOF_CH_INT interrupt.
+         */
+        uint32_t in_suc_eof_int_ena:1;
+        /** in_err_eof_int_ena : R/W; bitpos: [2]; default: 0;
+         *  The interrupt enable bit for the IN_ERR_EOF_CH_INT interrupt.
+         */
+        uint32_t in_err_eof_int_ena:1;
+        /** in_dscr_err_int_ena : R/W; bitpos: [3]; default: 0;
+         *  The interrupt enable bit for the IN_DSCR_ERR_CH_INT interrupt.
+         */
+        uint32_t in_dscr_err_int_ena:1;
+        /** in_dscr_empty_int_ena : R/W; bitpos: [4]; default: 0;
+         *  The interrupt enable bit for the IN_DSCR_EMPTY_CH_INT interrupt.
+         */
+        uint32_t in_dscr_empty_int_ena:1;
+        /** infifo_ovf_int_ena : R/W; bitpos: [5]; default: 0;
+         *  The interrupt enable bit for the INFIFO_OVF_L1_CH_INT interrupt.
+         */
+        uint32_t infifo_ovf_int_ena:1;
+        /** infifo_udf_int_ena : R/W; bitpos: [6]; default: 0;
+         *  The interrupt enable bit for the INFIFO_UDF_L1_CH_INT interrupt.
+         */
+        uint32_t infifo_udf_int_ena:1;
+        uint32_t reserved_7:25;
+    };
+    uint32_t val;
+} gdma_in_int_ena_chn_reg_t;
+
+/** Type of in_int_clr_chn register
+ *  Interrupt clear bits of channel 0
+ */
+typedef union {
+    struct {
+        /** in_done_int_clr : WT; bitpos: [0]; default: 0;
+         *  Set this bit to clear the IN_DONE_CH_INT interrupt.
+         */
+        uint32_t in_done_int_clr:1;
+        /** in_suc_eof_int_clr : WT; bitpos: [1]; default: 0;
+         *  Set this bit to clear the IN_SUC_EOF_CH_INT interrupt.
+         */
+        uint32_t in_suc_eof_int_clr:1;
+        /** in_err_eof_int_clr : WT; bitpos: [2]; default: 0;
+         *  Set this bit to clear the IN_ERR_EOF_CH_INT interrupt.
+         */
+        uint32_t in_err_eof_int_clr:1;
+        /** in_dscr_err_int_clr : WT; bitpos: [3]; default: 0;
+         *  Set this bit to clear the IN_DSCR_ERR_CH_INT interrupt.
+         */
+        uint32_t in_dscr_err_int_clr:1;
+        /** in_dscr_empty_int_clr : WT; bitpos: [4]; default: 0;
+         *  Set this bit to clear the IN_DSCR_EMPTY_CH_INT interrupt.
+         */
+        uint32_t in_dscr_empty_int_clr:1;
+        /** infifo_ovf_int_clr : WT; bitpos: [5]; default: 0;
+         *  Set this bit to clear the INFIFO_OVF_L1_CH_INT interrupt.
+         */
+        uint32_t infifo_ovf_int_clr:1;
+        /** infifo_udf_int_clr : WT; bitpos: [6]; default: 0;
+         *  Set this bit to clear the INFIFO_UDF_L1_CH_INT interrupt.
+         */
+        uint32_t infifo_udf_int_clr:1;
+        uint32_t reserved_7:25;
+    };
+    uint32_t val;
+} gdma_in_int_clr_chn_reg_t;
+
+/** Type of out_int_raw_chn register
+ *  Raw status interrupt of channel 0
+ */
+typedef union {
+    struct {
+        /** out_done_int_raw : R/WTC/SS; bitpos: [0]; default: 0;
+         *  The raw interrupt bit turns to high level when the last data pointed by one outlink
+         *  descriptor has been transmitted to peripherals for Tx channel 0.
+         */
+        uint32_t out_done_int_raw:1;
+        /** out_eof_int_raw : R/WTC/SS; bitpos: [1]; default: 0;
+         *  The raw interrupt bit turns to high level when the last data pointed by one outlink
+         *  descriptor has been read from memory for Tx channel 0.
+         */
+        uint32_t out_eof_int_raw:1;
+        /** out_dscr_err_int_raw : R/WTC/SS; bitpos: [2]; default: 0;
+         *  The raw interrupt bit turns to high level when detecting outlink descriptor error
+         *  including owner error and the second and third word error of outlink descriptor for
+         *  Tx channel 0.
+         */
+        uint32_t out_dscr_err_int_raw:1;
+        /** out_total_eof_int_raw : R/WTC/SS; bitpos: [3]; default: 0;
+         *  The raw interrupt bit turns to high level when data corresponding a outlink
+         *  (includes one link descriptor or few link descriptors) is transmitted out for Tx
+         *  channel 0.
+         */
+        uint32_t out_total_eof_int_raw:1;
+        /** outfifo_ovf_int_raw : R/WTC/SS; bitpos: [4]; default: 0;
+         *  This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is
+         *  overflow.
+         */
+        uint32_t outfifo_ovf_int_raw:1;
+        /** outfifo_udf_int_raw : R/WTC/SS; bitpos: [5]; default: 0;
+         *  This raw interrupt bit turns to high level when level 1 fifo of Tx channel 0 is
+         *  underflow.
+         */
+        uint32_t outfifo_udf_int_raw:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} gdma_out_int_raw_chn_reg_t;
+
+/** Type of out_int_st_chn register
+ *  Masked interrupt of channel 0
+ */
+typedef union {
+    struct {
+        /** out_done_int_st : RO; bitpos: [0]; default: 0;
+         *  The raw interrupt status bit for the OUT_DONE_CH_INT interrupt.
+         */
+        uint32_t out_done_int_st:1;
+        /** out_eof_int_st : RO; bitpos: [1]; default: 0;
+         *  The raw interrupt status bit for the OUT_EOF_CH_INT interrupt.
+         */
+        uint32_t out_eof_int_st:1;
+        /** out_dscr_err_int_st : RO; bitpos: [2]; default: 0;
+         *  The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt.
+         */
+        uint32_t out_dscr_err_int_st:1;
+        /** out_total_eof_int_st : RO; bitpos: [3]; default: 0;
+         *  The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt.
+         */
+        uint32_t out_total_eof_int_st:1;
+        /** outfifo_ovf_int_st : RO; bitpos: [4]; default: 0;
+         *  The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
+         */
+        uint32_t outfifo_ovf_int_st:1;
+        /** outfifo_udf_int_st : RO; bitpos: [5]; default: 0;
+         *  The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
+         */
+        uint32_t outfifo_udf_int_st:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} gdma_out_int_st_chn_reg_t;
+
+/** Type of out_int_ena_chn register
+ *  Interrupt enable bits of channel 0
+ */
+typedef union {
+    struct {
+        /** out_done_int_ena : R/W; bitpos: [0]; default: 0;
+         *  The interrupt enable bit for the OUT_DONE_CH_INT interrupt.
+         */
+        uint32_t out_done_int_ena:1;
+        /** out_eof_int_ena : R/W; bitpos: [1]; default: 0;
+         *  The interrupt enable bit for the OUT_EOF_CH_INT interrupt.
+         */
+        uint32_t out_eof_int_ena:1;
+        /** out_dscr_err_int_ena : R/W; bitpos: [2]; default: 0;
+         *  The interrupt enable bit for the OUT_DSCR_ERR_CH_INT interrupt.
+         */
+        uint32_t out_dscr_err_int_ena:1;
+        /** out_total_eof_int_ena : R/W; bitpos: [3]; default: 0;
+         *  The interrupt enable bit for the OUT_TOTAL_EOF_CH_INT interrupt.
+         */
+        uint32_t out_total_eof_int_ena:1;
+        /** outfifo_ovf_int_ena : R/W; bitpos: [4]; default: 0;
+         *  The interrupt enable bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
+         */
+        uint32_t outfifo_ovf_int_ena:1;
+        /** outfifo_udf_int_ena : R/W; bitpos: [5]; default: 0;
+         *  The interrupt enable bit for the OUTFIFO_UDF_L1_CH_INT interrupt.
+         */
+        uint32_t outfifo_udf_int_ena:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} gdma_out_int_ena_chn_reg_t;
+
+/** Type of out_int_clr_chn register
+ *  Interrupt clear bits of channel 0
+ */
+typedef union {
+    struct {
+        /** out_done_int_clr : WT; bitpos: [0]; default: 0;
+         *  Set this bit to clear the OUT_DONE_CH_INT interrupt.
+         */
+        uint32_t out_done_int_clr:1;
+        /** out_eof_int_clr : WT; bitpos: [1]; default: 0;
+         *  Set this bit to clear the OUT_EOF_CH_INT interrupt.
+         */
+        uint32_t out_eof_int_clr:1;
+        /** out_dscr_err_int_clr : WT; bitpos: [2]; default: 0;
+         *  Set this bit to clear the OUT_DSCR_ERR_CH_INT interrupt.
+         */
+        uint32_t out_dscr_err_int_clr:1;
+        /** out_total_eof_int_clr : WT; bitpos: [3]; default: 0;
+         *  Set this bit to clear the OUT_TOTAL_EOF_CH_INT interrupt.
+         */
+        uint32_t out_total_eof_int_clr:1;
+        /** outfifo_ovf_int_clr : WT; bitpos: [4]; default: 0;
+         *  Set this bit to clear the OUTFIFO_OVF_L1_CH_INT interrupt.
+         */
+        uint32_t outfifo_ovf_int_clr:1;
+        /** outfifo_udf_int_clr : WT; bitpos: [5]; default: 0;
+         *  Set this bit to clear the OUTFIFO_UDF_L1_CH_INT interrupt.
+         */
+        uint32_t outfifo_udf_int_clr:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} gdma_out_int_clr_chn_reg_t;
+
+
+/** Group: Debug Registers */
+/** Type of ahb_test register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** ahb_testmode : R/W; bitpos: [2:0]; default: 0;
+         *  reserved
+         */
+        uint32_t ahb_testmode:3;
+        uint32_t reserved_3:1;
+        /** ahb_testaddr : R/W; bitpos: [5:4]; default: 0;
+         *  reserved
+         */
+        uint32_t ahb_testaddr:2;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} gdma_ahb_test_reg_t;
+
+
+/** Group: Configuration Registers */
+/** Type of misc_conf register
+ *  MISC register
+ */
+typedef union {
+    struct {
+        /** ahbm_rst_inter : R/W; bitpos: [0]; default: 0;
+         *  Set this bit then clear this bit to reset the internal ahb FSM.
+         */
+        uint32_t ahbm_rst_inter:1;
+        uint32_t reserved_1:1;
+        /** arb_pri_dis : R/W; bitpos: [2]; default: 0;
+         *  Set this bit to disable priority arbitration function.
+         */
+        uint32_t arb_pri_dis:1;
+        /** clk_en : R/W; bitpos: [3]; default: 0;
+         *  1'h1: Force clock on for register. 1'h0: Support clock only when application writes
+         *  registers.
+         */
+        uint32_t clk_en:1;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} gdma_misc_conf_reg_t;
+
+/** Type of in_conf0_chn register
+ *  Configure 0 register of Rx channel 0
+ */
+typedef union {
+    struct {
+        /** in_rst : R/W; bitpos: [0]; default: 0;
+         *  This bit is used to reset DMA channel 0 Rx FSM and Rx FIFO pointer.
+         */
+        uint32_t in_rst:1;
+        /** in_loop_test : R/W; bitpos: [1]; default: 0;
+         *  reserved
+         */
+        uint32_t in_loop_test:1;
+        /** indscr_burst_en : R/W; bitpos: [2]; default: 0;
+         *  Set this bit to 1 to enable INCR burst transfer for Rx channel 0 reading link
+         *  descriptor when accessing internal SRAM.
+         */
+        uint32_t indscr_burst_en:1;
+        /** in_data_burst_en : R/W; bitpos: [3]; default: 0;
+         *  Set this bit to 1 to enable INCR burst transfer for Rx channel 0 receiving data
+         *  when accessing internal SRAM.
+         */
+        uint32_t in_data_burst_en:1;
+        /** mem_trans_en : R/W; bitpos: [4]; default: 0;
+         *  Set this bit 1 to enable automatic transmitting data from memory to memory via DMA.
+         */
+        uint32_t mem_trans_en:1;
+        /** in_etm_en : R/W; bitpos: [5]; default: 0;
+         *  Set this bit to 1 to enable etm control mode, dma Rx channel 0 is triggered by etm
+         *  task.
+         */
+        uint32_t in_etm_en:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} gdma_in_conf0_chn_reg_t;
+
+/** Type of in_conf1_chn register
+ *  Configure 1 register of Rx channel 0
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:12;
+        /** in_check_owner : R/W; bitpos: [12]; default: 0;
+         *  Set this bit to enable checking the owner attribute of the link descriptor.
+         */
+        uint32_t in_check_owner:1;
+        uint32_t reserved_13:19;
+    };
+    uint32_t val;
+} gdma_in_conf1_chn_reg_t;
+
+/** Type of in_pop_chn register
+ *  Pop control register of Rx channel 0
+ */
+typedef union {
+    struct {
+        /** infifo_rdata : RO; bitpos: [11:0]; default: 2048;
+         *  This register stores the data popping from DMA FIFO.
+         */
+        uint32_t infifo_rdata:12;
+        /** infifo_pop : WT; bitpos: [12]; default: 0;
+         *  Set this bit to pop data from DMA FIFO.
+         */
+        uint32_t infifo_pop:1;
+        uint32_t reserved_13:19;
+    };
+    uint32_t val;
+} gdma_in_pop_chn_reg_t;
+
+/** Type of in_link_chn register
+ *  Link descriptor configure and control register of Rx channel 0
+ */
+typedef union {
+    struct {
+        /** inlink_addr : R/W; bitpos: [19:0]; default: 0;
+         *  This register stores the 20 least significant bits of the first inlink descriptor's
+         *  address.
+         */
+        uint32_t inlink_addr:20;
+        /** inlink_auto_ret : R/W; bitpos: [20]; default: 1;
+         *  Set this bit to return to current inlink descriptor's address when there are some
+         *  errors in current receiving data.
+         */
+        uint32_t inlink_auto_ret:1;
+        /** inlink_stop : WT; bitpos: [21]; default: 0;
+         *  Set this bit to stop dealing with the inlink descriptors.
+         */
+        uint32_t inlink_stop:1;
+        /** inlink_start : WT; bitpos: [22]; default: 0;
+         *  Set this bit to start dealing with the inlink descriptors.
+         */
+        uint32_t inlink_start:1;
+        /** inlink_restart : WT; bitpos: [23]; default: 0;
+         *  Set this bit to mount a new inlink descriptor.
+         */
+        uint32_t inlink_restart:1;
+        /** inlink_park : RO; bitpos: [24]; default: 1;
+         *  1: the inlink descriptor's FSM is in idle state.  0: the inlink descriptor's FSM is
+         *  working.
+         */
+        uint32_t inlink_park:1;
+        uint32_t reserved_25:7;
+    };
+    uint32_t val;
+} gdma_in_link_chn_reg_t;
+
+/** Type of out_conf0_chn register
+ *  Configure 0 register of Tx channel 0
+ */
+typedef union {
+    struct {
+        /** out_rst : R/W; bitpos: [0]; default: 0;
+         *  This bit is used to reset DMA channel 0 Tx FSM and Tx FIFO pointer.
+         */
+        uint32_t out_rst:1;
+        /** out_loop_test : R/W; bitpos: [1]; default: 0;
+         *  reserved
+         */
+        uint32_t out_loop_test:1;
+        /** out_auto_wrback : R/W; bitpos: [2]; default: 0;
+         *  Set this bit to enable automatic outlink-writeback when all the data in tx buffer
+         *  has been transmitted.
+         */
+        uint32_t out_auto_wrback:1;
+        /** out_eof_mode : R/W; bitpos: [3]; default: 1;
+         *  EOF flag generation mode when transmitting data. 1: EOF flag for Tx channel 0 is
+         *  generated when data need to transmit has been popped from FIFO in DMA
+         */
+        uint32_t out_eof_mode:1;
+        /** outdscr_burst_en : R/W; bitpos: [4]; default: 0;
+         *  Set this bit to 1 to enable INCR burst transfer for Tx channel 0 reading link
+         *  descriptor when accessing internal SRAM.
+         */
+        uint32_t outdscr_burst_en:1;
+        /** out_data_burst_en : R/W; bitpos: [5]; default: 0;
+         *  Set this bit to 1 to enable INCR burst transfer for Tx channel 0 transmitting data
+         *  when accessing internal SRAM.
+         */
+        uint32_t out_data_burst_en:1;
+        /** out_etm_en : R/W; bitpos: [6]; default: 0;
+         *  Set this bit to 1 to enable etm control mode, dma Tx channel 0 is triggered by etm
+         *  task.
+         */
+        uint32_t out_etm_en:1;
+        uint32_t reserved_7:25;
+    };
+    uint32_t val;
+} gdma_out_conf0_chn_reg_t;
+
+/** Type of out_conf1_chn register
+ *  Configure 1 register of Tx channel 0
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:12;
+        /** out_check_owner : R/W; bitpos: [12]; default: 0;
+         *  Set this bit to enable checking the owner attribute of the link descriptor.
+         */
+        uint32_t out_check_owner:1;
+        uint32_t reserved_13:19;
+    };
+    uint32_t val;
+} gdma_out_conf1_chn_reg_t;
+
+/** Type of out_push_chn register
+ *  Push control register of Rx channel 0
+ */
+typedef union {
+    struct {
+        /** outfifo_wdata : R/W; bitpos: [8:0]; default: 0;
+         *  This register stores the data that need to be pushed into DMA FIFO.
+         */
+        uint32_t outfifo_wdata:9;
+        /** outfifo_push : WT; bitpos: [9]; default: 0;
+         *  Set this bit to push data into DMA FIFO.
+         */
+        uint32_t outfifo_push:1;
+        uint32_t reserved_10:22;
+    };
+    uint32_t val;
+} gdma_out_push_chn_reg_t;
+
+/** Type of out_link_chn register
+ *  Link descriptor configure and control register of Tx channel 0
+ */
+typedef union {
+    struct {
+        /** outlink_addr : R/W; bitpos: [19:0]; default: 0;
+         *  This register stores the 20 least significant bits of the first outlink
+         *  descriptor's address.
+         */
+        uint32_t outlink_addr:20;
+        /** outlink_stop : WT; bitpos: [20]; default: 0;
+         *  Set this bit to stop dealing with the outlink descriptors.
+         */
+        uint32_t outlink_stop:1;
+        /** outlink_start : WT; bitpos: [21]; default: 0;
+         *  Set this bit to start dealing with the outlink descriptors.
+         */
+        uint32_t outlink_start:1;
+        /** outlink_restart : WT; bitpos: [22]; default: 0;
+         *  Set this bit to restart a new outlink from the last address.
+         */
+        uint32_t outlink_restart:1;
+        /** outlink_park : RO; bitpos: [23]; default: 1;
+         *  1: the outlink descriptor's FSM is in idle state.  0: the outlink descriptor's FSM
+         *  is working.
+         */
+        uint32_t outlink_park:1;
+        uint32_t reserved_24:8;
+    };
+    uint32_t val;
+} gdma_out_link_chn_reg_t;
+
+/** Group: Version Registers */
+/** Type of date register
+ *  Version control register
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [31:0]; default: 35660368;
+         *  register version.
+         */
+        uint32_t date:32;
+    };
+    uint32_t val;
+} gdma_date_reg_t;
+
+
+/** Group: Status Registers */
+/** Type of infifo_status_chn register
+ *  Receive FIFO status of Rx channel 0
+ */
+typedef union {
+    struct {
+        /** infifo_full : RO; bitpos: [0]; default: 1;
+         *  L1 Rx FIFO full signal for Rx channel 0.
+         */
+        uint32_t infifo_full:1;
+        /** infifo_empty : RO; bitpos: [1]; default: 1;
+         *  L1 Rx FIFO empty signal for Rx channel 0.
+         */
+        uint32_t infifo_empty:1;
+        /** infifo_cnt : RO; bitpos: [7:2]; default: 0;
+         *  The register stores the byte number of the data in L1 Rx FIFO for Rx channel 0.
+         */
+        uint32_t infifo_cnt:6;
+        uint32_t reserved_8:15;
+        /** in_remain_under_1b : RO; bitpos: [23]; default: 1;
+         *  reserved
+         */
+        uint32_t in_remain_under_1b:1;
+        /** in_remain_under_2b : RO; bitpos: [24]; default: 1;
+         *  reserved
+         */
+        uint32_t in_remain_under_2b:1;
+        /** in_remain_under_3b : RO; bitpos: [25]; default: 1;
+         *  reserved
+         */
+        uint32_t in_remain_under_3b:1;
+        /** in_remain_under_4b : RO; bitpos: [26]; default: 1;
+         *  reserved
+         */
+        uint32_t in_remain_under_4b:1;
+        /** in_buf_hungry : RO; bitpos: [27]; default: 0;
+         *  reserved
+         */
+        uint32_t in_buf_hungry:1;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} gdma_infifo_status_chn_reg_t;
+
+/** Type of in_state_chn register
+ *  Receive status of Rx channel 0
+ */
+typedef union {
+    struct {
+        /** inlink_dscr_addr : RO; bitpos: [17:0]; default: 0;
+         *  This register stores the current inlink descriptor's address.
+         */
+        uint32_t inlink_dscr_addr:18;
+        /** in_dscr_state : RO; bitpos: [19:18]; default: 0;
+         *  reserved
+         */
+        uint32_t in_dscr_state:2;
+        /** in_state : RO; bitpos: [22:20]; default: 0;
+         *  reserved
+         */
+        uint32_t in_state:3;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} gdma_in_state_chn_reg_t;
+
+/** Type of in_suc_eof_des_addr_chn register
+ *  Inlink descriptor address when EOF occurs of Rx channel 0
+ */
+typedef union {
+    struct {
+        /** in_suc_eof_des_addr : RO; bitpos: [31:0]; default: 0;
+         *  This register stores the address of the inlink descriptor when the EOF bit in this
+         *  descriptor is 1.
+         */
+        uint32_t in_suc_eof_des_addr:32;
+    };
+    uint32_t val;
+} gdma_in_suc_eof_des_addr_chn_reg_t;
+
+/** Type of in_err_eof_des_addr_chn register
+ *  Inlink descriptor address when errors occur of Rx channel 0
+ */
+typedef union {
+    struct {
+        /** in_err_eof_des_addr : RO; bitpos: [31:0]; default: 0;
+         *  This register stores the address of the inlink descriptor when there are some
+         *  errors in current receiving data. Only used when peripheral is UHCI0.
+         */
+        uint32_t in_err_eof_des_addr:32;
+    };
+    uint32_t val;
+} gdma_in_err_eof_des_addr_chn_reg_t;
+
+/** Type of in_dscr_chn register
+ *  Current inlink descriptor address of Rx channel 0
+ */
+typedef union {
+    struct {
+        /** inlink_dscr : RO; bitpos: [31:0]; default: 0;
+         *  The address of the current inlink descriptor x.
+         */
+        uint32_t inlink_dscr:32;
+    };
+    uint32_t val;
+} gdma_in_dscr_chn_reg_t;
+
+/** Type of in_dscr_bf0_chn register
+ *  The last inlink descriptor address of Rx channel 0
+ */
+typedef union {
+    struct {
+        /** inlink_dscr_bf0 : RO; bitpos: [31:0]; default: 0;
+         *  The address of the last inlink descriptor x-1.
+         */
+        uint32_t inlink_dscr_bf0:32;
+    };
+    uint32_t val;
+} gdma_in_dscr_bf0_chn_reg_t;
+
+/** Type of in_dscr_bf1_chn register
+ *  The second-to-last inlink descriptor address of Rx channel 0
+ */
+typedef union {
+    struct {
+        /** inlink_dscr_bf1 : RO; bitpos: [31:0]; default: 0;
+         *  The address of the second-to-last inlink descriptor x-2.
+         */
+        uint32_t inlink_dscr_bf1:32;
+    };
+    uint32_t val;
+} gdma_in_dscr_bf1_chn_reg_t;
+
+/** Type of outfifo_status_chn register
+ *  Transmit FIFO status of Tx channel 0
+ */
+typedef union {
+    struct {
+        /** outfifo_full : RO; bitpos: [0]; default: 0;
+         *  L1 Tx FIFO full signal for Tx channel 0.
+         */
+        uint32_t outfifo_full:1;
+        /** outfifo_empty : RO; bitpos: [1]; default: 1;
+         *  L1 Tx FIFO empty signal for Tx channel 0.
+         */
+        uint32_t outfifo_empty:1;
+        /** outfifo_cnt : RO; bitpos: [7:2]; default: 0;
+         *  The register stores the byte number of the data in L1 Tx FIFO for Tx channel 0.
+         */
+        uint32_t outfifo_cnt:6;
+        uint32_t reserved_8:15;
+        /** out_remain_under_1b : RO; bitpos: [23]; default: 1;
+         *  reserved
+         */
+        uint32_t out_remain_under_1b:1;
+        /** out_remain_under_2b : RO; bitpos: [24]; default: 1;
+         *  reserved
+         */
+        uint32_t out_remain_under_2b:1;
+        /** out_remain_under_3b : RO; bitpos: [25]; default: 1;
+         *  reserved
+         */
+        uint32_t out_remain_under_3b:1;
+        /** out_remain_under_4b : RO; bitpos: [26]; default: 1;
+         *  reserved
+         */
+        uint32_t out_remain_under_4b:1;
+        uint32_t reserved_27:5;
+    };
+    uint32_t val;
+} gdma_outfifo_status_chn_reg_t;
+
+/** Type of out_state_chn register
+ *  Transmit status of Tx channel 0
+ */
+typedef union {
+    struct {
+        /** outlink_dscr_addr : RO; bitpos: [17:0]; default: 0;
+         *  This register stores the current outlink descriptor's address.
+         */
+        uint32_t outlink_dscr_addr:18;
+        /** out_dscr_state : RO; bitpos: [19:18]; default: 0;
+         *  reserved
+         */
+        uint32_t out_dscr_state:2;
+        /** out_state : RO; bitpos: [22:20]; default: 0;
+         *  reserved
+         */
+        uint32_t out_state:3;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} gdma_out_state_chn_reg_t;
+
+/** Type of out_eof_des_addr_chn register
+ *  Outlink descriptor address when EOF occurs of Tx channel 0
+ */
+typedef union {
+    struct {
+        /** out_eof_des_addr : RO; bitpos: [31:0]; default: 0;
+         *  This register stores the address of the outlink descriptor when the EOF bit in this
+         *  descriptor is 1.
+         */
+        uint32_t out_eof_des_addr:32;
+    };
+    uint32_t val;
+} gdma_out_eof_des_addr_chn_reg_t;
+
+/** Type of out_eof_bfr_des_addr_chn register
+ *  The last outlink descriptor address when EOF occurs of Tx channel 0
+ */
+typedef union {
+    struct {
+        /** out_eof_bfr_des_addr : RO; bitpos: [31:0]; default: 0;
+         *  This register stores the address of the outlink descriptor before the last outlink
+         *  descriptor.
+         */
+        uint32_t out_eof_bfr_des_addr:32;
+    };
+    uint32_t val;
+} gdma_out_eof_bfr_des_addr_chn_reg_t;
+
+/** Type of out_dscr_chn register
+ *  Current inlink descriptor address of Tx channel 0
+ */
+typedef union {
+    struct {
+        /** outlink_dscr : RO; bitpos: [31:0]; default: 0;
+         *  The address of the current outlink descriptor y.
+         */
+        uint32_t outlink_dscr:32;
+    };
+    uint32_t val;
+} gdma_out_dscr_chn_reg_t;
+
+/** Type of out_dscr_bf0_chn register
+ *  The last inlink descriptor address of Tx channel 0
+ */
+typedef union {
+    struct {
+        /** outlink_dscr_bf0 : RO; bitpos: [31:0]; default: 0;
+         *  The address of the last outlink descriptor y-1.
+         */
+        uint32_t outlink_dscr_bf0:32;
+    };
+    uint32_t val;
+} gdma_out_dscr_bf0_chn_reg_t;
+
+/** Type of out_dscr_bf1_chn register
+ *  The second-to-last inlink descriptor address of Tx channel 0
+ */
+typedef union {
+    struct {
+        /** outlink_dscr_bf1 : RO; bitpos: [31:0]; default: 0;
+         *  The address of the second-to-last inlink descriptor x-2.
+         */
+        uint32_t outlink_dscr_bf1:32;
+    };
+    uint32_t val;
+} gdma_out_dscr_bf1_chn_reg_t;
+
+
+/** Group: Priority Registers */
+/** Type of in_pri_chn register
+ *  Priority register of Rx channel 0
+ */
+typedef union {
+    struct {
+        /** rx_pri : R/W; bitpos: [3:0]; default: 0;
+         *  The priority of Rx channel 0. The larger of the value the higher of the priority.
+         */
+        uint32_t rx_pri:4;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} gdma_in_pri_chn_reg_t;
+
+/** Type of out_pri_chn register
+ *  Priority register of Tx channel 0.
+ */
+typedef union {
+    struct {
+        /** tx_pri : R/W; bitpos: [3:0]; default: 0;
+         *  The priority of Tx channel 0. The larger of the value the higher of the priority.
+         */
+        uint32_t tx_pri:4;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} gdma_out_pri_chn_reg_t;
+
+
+/** Group: Peripheral Select Registers */
+/** Type of in_peri_sel_chn register
+ *  Peripheral selection of Rx channel 0
+ */
+typedef union {
+    struct {
+        /** peri_in_sel : R/W; bitpos: [5:0]; default: 63;
+         *  This register is used to select peripheral for Rx channel 0. 0:SPI2. 1: reserved.
+         *  2: UHCI0. 3: I2S0. 4: reserved. 5: reserved. 6: AES. 7: SHA. 8: ADC_DAC. 9:
+         *  Parallel_IO.
+         */
+        uint32_t peri_in_sel:6;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} gdma_in_peri_sel_chn_reg_t;
+
+/** Type of out_peri_sel_chn register
+ *  Peripheral selection of Tx channel 0
+ */
+typedef union {
+    struct {
+        /** peri_out_sel : R/W; bitpos: [5:0]; default: 63;
+         *  This register is used to select peripheral for Tx channel 0. 0:SPI2. 1: reserved.
+         *  2: UHCI0. 3: I2S0. 4: reserved. 5: reserved. 6: AES. 7: SHA. 8: ADC_DAC. 9:
+         *  Parallel_IO.
+         */
+        uint32_t peri_out_sel:6;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} gdma_out_peri_sel_chn_reg_t;
+
+typedef struct {
+    volatile gdma_in_int_raw_chn_reg_t raw;
+    volatile gdma_in_int_st_chn_reg_t st;
+    volatile gdma_in_int_ena_chn_reg_t ena;
+    volatile gdma_in_int_clr_chn_reg_t clr;
+} gdma_in_int_chn_reg_t;
+
+typedef struct {
+    volatile gdma_out_int_raw_chn_reg_t raw;
+    volatile gdma_out_int_st_chn_reg_t st;
+    volatile gdma_out_int_ena_chn_reg_t ena;
+    volatile gdma_out_int_clr_chn_reg_t clr;
+} gdma_out_int_chn_reg_t;
+
+typedef struct {
+    volatile gdma_in_conf0_chn_reg_t in_conf0;
+    volatile gdma_in_conf1_chn_reg_t in_conf1;
+    volatile gdma_infifo_status_chn_reg_t infifo_status;
+    volatile gdma_in_pop_chn_reg_t in_pop;
+    volatile gdma_in_link_chn_reg_t in_link;
+    volatile gdma_in_state_chn_reg_t in_state;
+    volatile gdma_in_suc_eof_des_addr_chn_reg_t in_suc_eof_des_addr;
+    volatile gdma_in_err_eof_des_addr_chn_reg_t in_err_eof_des_addr;
+    volatile gdma_in_dscr_chn_reg_t in_dscr;
+    volatile gdma_in_dscr_bf0_chn_reg_t in_dscr_bf0;
+    volatile gdma_in_dscr_bf1_chn_reg_t in_dscr_bf1;
+    volatile gdma_in_pri_chn_reg_t in_pri;
+    volatile gdma_in_peri_sel_chn_reg_t in_peri_sel;
+} gdma_in_chn_reg_t;
+
+typedef struct {
+    volatile gdma_out_conf0_chn_reg_t out_conf0;
+    volatile gdma_out_conf1_chn_reg_t out_conf1;
+    volatile gdma_outfifo_status_chn_reg_t outfifo_status;
+    volatile gdma_out_push_chn_reg_t out_push;
+    volatile gdma_out_link_chn_reg_t out_link;
+    volatile gdma_out_state_chn_reg_t out_state;
+    volatile gdma_out_eof_des_addr_chn_reg_t out_eof_des_addr;
+    volatile gdma_out_eof_bfr_des_addr_chn_reg_t out_eof_bfr_des_addr;
+    volatile gdma_out_dscr_chn_reg_t out_dscr;
+    volatile gdma_out_dscr_bf0_chn_reg_t out_dscr_bf0;
+    volatile gdma_out_dscr_bf1_chn_reg_t out_dscr_bf1;
+    volatile gdma_out_pri_chn_reg_t out_pri;
+    volatile gdma_out_peri_sel_chn_reg_t out_peri_sel;
+} gdma_out_chn_reg_t;
+
+typedef struct {
+    volatile gdma_in_chn_reg_t in;
+    uint32_t reserved_in[11];
+    volatile gdma_out_chn_reg_t out;
+    uint32_t reserved_out[11];
+} gdma_chn_reg_t;
+
+
+typedef struct gdma_dev_s {
+    volatile gdma_in_int_chn_reg_t in_intr[3];
+    volatile gdma_out_int_chn_reg_t out_intr[3];
+    volatile gdma_ahb_test_reg_t ahb_test;
+    volatile gdma_misc_conf_reg_t misc_conf;
+    volatile gdma_date_reg_t date;
+    uint32_t reserved_06c;
+    volatile gdma_chn_reg_t channel[3];
+} gdma_dev_t;
+
+extern gdma_dev_t GDMA;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(gdma_dev_t) == 0x2B0, "Invalid size of gdma_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/gpio_ext_reg.h b/components/soc/esp32c6/include/soc/gpio_ext_reg.h
new file mode 100644
index 0000000000..7f6b4d6d01
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/gpio_ext_reg.h
@@ -0,0 +1,1025 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** GPIO_SIGMADELTA0_REG register
+ *  Duty Cycle Configure Register of SDM0
+ */
+#define GPIO_SIGMADELTA0_REG (DR_REG_GPIO_EXT_BASE + 0x0)
+/** GPIO_SD0_IN : R/W; bitpos: [7:0]; default: 0;
+ *  This field is used to configure the duty cycle of sigma delta modulation output.
+ */
+#define GPIO_SD0_IN    0x000000FFU
+#define GPIO_SD0_IN_M  (GPIO_SD0_IN_V << GPIO_SD0_IN_S)
+#define GPIO_SD0_IN_V  0x000000FFU
+#define GPIO_SD0_IN_S  0
+/** GPIO_SD0_PRESCALE : R/W; bitpos: [15:8]; default: 255;
+ *  This field is used to set a divider value to divide APB clock.
+ */
+#define GPIO_SD0_PRESCALE    0x000000FFU
+#define GPIO_SD0_PRESCALE_M  (GPIO_SD0_PRESCALE_V << GPIO_SD0_PRESCALE_S)
+#define GPIO_SD0_PRESCALE_V  0x000000FFU
+#define GPIO_SD0_PRESCALE_S  8
+
+/** GPIO_SIGMADELTA1_REG register
+ *  Duty Cycle Configure Register of SDM1
+ */
+#define GPIO_SIGMADELTA1_REG (DR_REG_GPIO_EXT_BASE + 0x4)
+/** GPIO_SD0_IN : R/W; bitpos: [7:0]; default: 0;
+ *  This field is used to configure the duty cycle of sigma delta modulation output.
+ */
+#define GPIO_SD0_IN    0x000000FFU
+#define GPIO_SD0_IN_M  (GPIO_SD0_IN_V << GPIO_SD0_IN_S)
+#define GPIO_SD0_IN_V  0x000000FFU
+#define GPIO_SD0_IN_S  0
+/** GPIO_SD0_PRESCALE : R/W; bitpos: [15:8]; default: 255;
+ *  This field is used to set a divider value to divide APB clock.
+ */
+#define GPIO_SD0_PRESCALE    0x000000FFU
+#define GPIO_SD0_PRESCALE_M  (GPIO_SD0_PRESCALE_V << GPIO_SD0_PRESCALE_S)
+#define GPIO_SD0_PRESCALE_V  0x000000FFU
+#define GPIO_SD0_PRESCALE_S  8
+
+/** GPIO_SIGMADELTA2_REG register
+ *  Duty Cycle Configure Register of SDM2
+ */
+#define GPIO_SIGMADELTA2_REG (DR_REG_GPIO_EXT_BASE + 0x8)
+/** GPIO_SD0_IN : R/W; bitpos: [7:0]; default: 0;
+ *  This field is used to configure the duty cycle of sigma delta modulation output.
+ */
+#define GPIO_SD0_IN    0x000000FFU
+#define GPIO_SD0_IN_M  (GPIO_SD0_IN_V << GPIO_SD0_IN_S)
+#define GPIO_SD0_IN_V  0x000000FFU
+#define GPIO_SD0_IN_S  0
+/** GPIO_SD0_PRESCALE : R/W; bitpos: [15:8]; default: 255;
+ *  This field is used to set a divider value to divide APB clock.
+ */
+#define GPIO_SD0_PRESCALE    0x000000FFU
+#define GPIO_SD0_PRESCALE_M  (GPIO_SD0_PRESCALE_V << GPIO_SD0_PRESCALE_S)
+#define GPIO_SD0_PRESCALE_V  0x000000FFU
+#define GPIO_SD0_PRESCALE_S  8
+
+/** GPIO_SIGMADELTA3_REG register
+ *  Duty Cycle Configure Register of SDM3
+ */
+#define GPIO_SIGMADELTA3_REG (DR_REG_GPIO_EXT_BASE + 0xc)
+/** GPIO_SD0_IN : R/W; bitpos: [7:0]; default: 0;
+ *  This field is used to configure the duty cycle of sigma delta modulation output.
+ */
+#define GPIO_SD0_IN    0x000000FFU
+#define GPIO_SD0_IN_M  (GPIO_SD0_IN_V << GPIO_SD0_IN_S)
+#define GPIO_SD0_IN_V  0x000000FFU
+#define GPIO_SD0_IN_S  0
+/** GPIO_SD0_PRESCALE : R/W; bitpos: [15:8]; default: 255;
+ *  This field is used to set a divider value to divide APB clock.
+ */
+#define GPIO_SD0_PRESCALE    0x000000FFU
+#define GPIO_SD0_PRESCALE_M  (GPIO_SD0_PRESCALE_V << GPIO_SD0_PRESCALE_S)
+#define GPIO_SD0_PRESCALE_V  0x000000FFU
+#define GPIO_SD0_PRESCALE_S  8
+
+/** GPIO_CLOCK_GATE_REG register
+ *  Clock Gating Configure Register
+ */
+#define GPIO_CLOCK_GATE_REG (DR_REG_GPIO_EXT_BASE + 0x20)
+/** GPIO_CLK_EN : R/W; bitpos: [0]; default: 0;
+ *  Clock enable bit of configuration registers for sigma delta modulation.
+ */
+#define GPIO_CLK_EN    (BIT(0))
+#define GPIO_CLK_EN_M  (GPIO_CLK_EN_V << GPIO_CLK_EN_S)
+#define GPIO_CLK_EN_V  0x00000001U
+#define GPIO_CLK_EN_S  0
+
+/** GPIO_SIGMADELTA_MISC_REG register
+ *  MISC Register
+ */
+#define GPIO_SIGMADELTA_MISC_REG (DR_REG_GPIO_EXT_BASE + 0x24)
+/** GPIO_FUNCTION_CLK_EN : R/W; bitpos: [30]; default: 0;
+ *  Clock enable bit of sigma delta modulation.
+ */
+#define GPIO_FUNCTION_CLK_EN    (BIT(30))
+#define GPIO_FUNCTION_CLK_EN_M  (GPIO_FUNCTION_CLK_EN_V << GPIO_FUNCTION_CLK_EN_S)
+#define GPIO_FUNCTION_CLK_EN_V  0x00000001U
+#define GPIO_FUNCTION_CLK_EN_S  30
+/** GPIO_SPI_SWAP : R/W; bitpos: [31]; default: 0;
+ *  Reserved.
+ */
+#define GPIO_SPI_SWAP    (BIT(31))
+#define GPIO_SPI_SWAP_M  (GPIO_SPI_SWAP_V << GPIO_SPI_SWAP_S)
+#define GPIO_SPI_SWAP_V  0x00000001U
+#define GPIO_SPI_SWAP_S  31
+
+/** GPIO_GLITCH_FILTER_CH0_REG register
+ *  Glitch Filter Configure Register of Channel0
+ */
+#define GPIO_GLITCH_FILTER_CH0_REG (DR_REG_GPIO_EXT_BASE + 0x30)
+/** GPIO_FILTER_CH0_EN : R/W; bitpos: [0]; default: 0;
+ *  Glitch Filter channel enable bit.
+ */
+#define GPIO_FILTER_CH0_EN    (BIT(0))
+#define GPIO_FILTER_CH0_EN_M  (GPIO_FILTER_CH0_EN_V << GPIO_FILTER_CH0_EN_S)
+#define GPIO_FILTER_CH0_EN_V  0x00000001U
+#define GPIO_FILTER_CH0_EN_S  0
+/** GPIO_FILTER_CH0_INPUT_IO_NUM : R/W; bitpos: [6:1]; default: 0;
+ *  Glitch Filter input io number.
+ */
+#define GPIO_FILTER_CH0_INPUT_IO_NUM    0x0000003FU
+#define GPIO_FILTER_CH0_INPUT_IO_NUM_M  (GPIO_FILTER_CH0_INPUT_IO_NUM_V << GPIO_FILTER_CH0_INPUT_IO_NUM_S)
+#define GPIO_FILTER_CH0_INPUT_IO_NUM_V  0x0000003FU
+#define GPIO_FILTER_CH0_INPUT_IO_NUM_S  1
+/** GPIO_FILTER_CH0_WINDOW_THRES : R/W; bitpos: [12:7]; default: 0;
+ *  Glitch Filter window threshold.
+ */
+#define GPIO_FILTER_CH0_WINDOW_THRES    0x0000003FU
+#define GPIO_FILTER_CH0_WINDOW_THRES_M  (GPIO_FILTER_CH0_WINDOW_THRES_V << GPIO_FILTER_CH0_WINDOW_THRES_S)
+#define GPIO_FILTER_CH0_WINDOW_THRES_V  0x0000003FU
+#define GPIO_FILTER_CH0_WINDOW_THRES_S  7
+/** GPIO_FILTER_CH0_WINDOW_WIDTH : R/W; bitpos: [18:13]; default: 0;
+ *  Glitch Filter window width.
+ */
+#define GPIO_FILTER_CH0_WINDOW_WIDTH    0x0000003FU
+#define GPIO_FILTER_CH0_WINDOW_WIDTH_M  (GPIO_FILTER_CH0_WINDOW_WIDTH_V << GPIO_FILTER_CH0_WINDOW_WIDTH_S)
+#define GPIO_FILTER_CH0_WINDOW_WIDTH_V  0x0000003FU
+#define GPIO_FILTER_CH0_WINDOW_WIDTH_S  13
+
+/** GPIO_GLITCH_FILTER_CH1_REG register
+ *  Glitch Filter Configure Register of Channel1
+ */
+#define GPIO_GLITCH_FILTER_CH1_REG (DR_REG_GPIO_EXT_BASE + 0x34)
+/** GPIO_FILTER_CH1_EN : R/W; bitpos: [0]; default: 0;
+ *  Glitch Filter channel enable bit.
+ */
+#define GPIO_FILTER_CH1_EN    (BIT(0))
+#define GPIO_FILTER_CH1_EN_M  (GPIO_FILTER_CH1_EN_V << GPIO_FILTER_CH1_EN_S)
+#define GPIO_FILTER_CH1_EN_V  0x00000001U
+#define GPIO_FILTER_CH1_EN_S  0
+/** GPIO_FILTER_CH1_INPUT_IO_NUM : R/W; bitpos: [6:1]; default: 0;
+ *  Glitch Filter input io number.
+ */
+#define GPIO_FILTER_CH1_INPUT_IO_NUM    0x0000003FU
+#define GPIO_FILTER_CH1_INPUT_IO_NUM_M  (GPIO_FILTER_CH1_INPUT_IO_NUM_V << GPIO_FILTER_CH1_INPUT_IO_NUM_S)
+#define GPIO_FILTER_CH1_INPUT_IO_NUM_V  0x0000003FU
+#define GPIO_FILTER_CH1_INPUT_IO_NUM_S  1
+/** GPIO_FILTER_CH1_WINDOW_THRES : R/W; bitpos: [12:7]; default: 0;
+ *  Glitch Filter window threshold.
+ */
+#define GPIO_FILTER_CH1_WINDOW_THRES    0x0000003FU
+#define GPIO_FILTER_CH1_WINDOW_THRES_M  (GPIO_FILTER_CH1_WINDOW_THRES_V << GPIO_FILTER_CH1_WINDOW_THRES_S)
+#define GPIO_FILTER_CH1_WINDOW_THRES_V  0x0000003FU
+#define GPIO_FILTER_CH1_WINDOW_THRES_S  7
+/** GPIO_FILTER_CH1_WINDOW_WIDTH : R/W; bitpos: [18:13]; default: 0;
+ *  Glitch Filter window width.
+ */
+#define GPIO_FILTER_CH1_WINDOW_WIDTH    0x0000003FU
+#define GPIO_FILTER_CH1_WINDOW_WIDTH_M  (GPIO_FILTER_CH1_WINDOW_WIDTH_V << GPIO_FILTER_CH1_WINDOW_WIDTH_S)
+#define GPIO_FILTER_CH1_WINDOW_WIDTH_V  0x0000003FU
+#define GPIO_FILTER_CH1_WINDOW_WIDTH_S  13
+
+/** GPIO_GLITCH_FILTER_CH2_REG register
+ *  Glitch Filter Configure Register of Channel2
+ */
+#define GPIO_GLITCH_FILTER_CH2_REG (DR_REG_GPIO_EXT_BASE + 0x38)
+/** GPIO_FILTER_CH2_EN : R/W; bitpos: [0]; default: 0;
+ *  Glitch Filter channel enable bit.
+ */
+#define GPIO_FILTER_CH2_EN    (BIT(0))
+#define GPIO_FILTER_CH2_EN_M  (GPIO_FILTER_CH2_EN_V << GPIO_FILTER_CH2_EN_S)
+#define GPIO_FILTER_CH2_EN_V  0x00000001U
+#define GPIO_FILTER_CH2_EN_S  0
+/** GPIO_FILTER_CH2_INPUT_IO_NUM : R/W; bitpos: [6:1]; default: 0;
+ *  Glitch Filter input io number.
+ */
+#define GPIO_FILTER_CH2_INPUT_IO_NUM    0x0000003FU
+#define GPIO_FILTER_CH2_INPUT_IO_NUM_M  (GPIO_FILTER_CH2_INPUT_IO_NUM_V << GPIO_FILTER_CH2_INPUT_IO_NUM_S)
+#define GPIO_FILTER_CH2_INPUT_IO_NUM_V  0x0000003FU
+#define GPIO_FILTER_CH2_INPUT_IO_NUM_S  1
+/** GPIO_FILTER_CH2_WINDOW_THRES : R/W; bitpos: [12:7]; default: 0;
+ *  Glitch Filter window threshold.
+ */
+#define GPIO_FILTER_CH2_WINDOW_THRES    0x0000003FU
+#define GPIO_FILTER_CH2_WINDOW_THRES_M  (GPIO_FILTER_CH2_WINDOW_THRES_V << GPIO_FILTER_CH2_WINDOW_THRES_S)
+#define GPIO_FILTER_CH2_WINDOW_THRES_V  0x0000003FU
+#define GPIO_FILTER_CH2_WINDOW_THRES_S  7
+/** GPIO_FILTER_CH2_WINDOW_WIDTH : R/W; bitpos: [18:13]; default: 0;
+ *  Glitch Filter window width.
+ */
+#define GPIO_FILTER_CH2_WINDOW_WIDTH    0x0000003FU
+#define GPIO_FILTER_CH2_WINDOW_WIDTH_M  (GPIO_FILTER_CH2_WINDOW_WIDTH_V << GPIO_FILTER_CH2_WINDOW_WIDTH_S)
+#define GPIO_FILTER_CH2_WINDOW_WIDTH_V  0x0000003FU
+#define GPIO_FILTER_CH2_WINDOW_WIDTH_S  13
+
+/** GPIO_GLITCH_FILTER_CH3_REG register
+ *  Glitch Filter Configure Register of Channel3
+ */
+#define GPIO_GLITCH_FILTER_CH3_REG (DR_REG_GPIO_EXT_BASE + 0x3c)
+/** GPIO_FILTER_CH3_EN : R/W; bitpos: [0]; default: 0;
+ *  Glitch Filter channel enable bit.
+ */
+#define GPIO_FILTER_CH3_EN    (BIT(0))
+#define GPIO_FILTER_CH3_EN_M  (GPIO_FILTER_CH3_EN_V << GPIO_FILTER_CH3_EN_S)
+#define GPIO_FILTER_CH3_EN_V  0x00000001U
+#define GPIO_FILTER_CH3_EN_S  0
+/** GPIO_FILTER_CH3_INPUT_IO_NUM : R/W; bitpos: [6:1]; default: 0;
+ *  Glitch Filter input io number.
+ */
+#define GPIO_FILTER_CH3_INPUT_IO_NUM    0x0000003FU
+#define GPIO_FILTER_CH3_INPUT_IO_NUM_M  (GPIO_FILTER_CH3_INPUT_IO_NUM_V << GPIO_FILTER_CH3_INPUT_IO_NUM_S)
+#define GPIO_FILTER_CH3_INPUT_IO_NUM_V  0x0000003FU
+#define GPIO_FILTER_CH3_INPUT_IO_NUM_S  1
+/** GPIO_FILTER_CH3_WINDOW_THRES : R/W; bitpos: [12:7]; default: 0;
+ *  Glitch Filter window threshold.
+ */
+#define GPIO_FILTER_CH3_WINDOW_THRES    0x0000003FU
+#define GPIO_FILTER_CH3_WINDOW_THRES_M  (GPIO_FILTER_CH3_WINDOW_THRES_V << GPIO_FILTER_CH3_WINDOW_THRES_S)
+#define GPIO_FILTER_CH3_WINDOW_THRES_V  0x0000003FU
+#define GPIO_FILTER_CH3_WINDOW_THRES_S  7
+/** GPIO_FILTER_CH3_WINDOW_WIDTH : R/W; bitpos: [18:13]; default: 0;
+ *  Glitch Filter window width.
+ */
+#define GPIO_FILTER_CH3_WINDOW_WIDTH    0x0000003FU
+#define GPIO_FILTER_CH3_WINDOW_WIDTH_M  (GPIO_FILTER_CH3_WINDOW_WIDTH_V << GPIO_FILTER_CH3_WINDOW_WIDTH_S)
+#define GPIO_FILTER_CH3_WINDOW_WIDTH_V  0x0000003FU
+#define GPIO_FILTER_CH3_WINDOW_WIDTH_S  13
+
+/** GPIO_GLITCH_FILTER_CH4_REG register
+ *  Glitch Filter Configure Register of Channel4
+ */
+#define GPIO_GLITCH_FILTER_CH4_REG (DR_REG_GPIO_EXT_BASE + 0x40)
+/** GPIO_FILTER_CH4_EN : R/W; bitpos: [0]; default: 0;
+ *  Glitch Filter channel enable bit.
+ */
+#define GPIO_FILTER_CH4_EN    (BIT(0))
+#define GPIO_FILTER_CH4_EN_M  (GPIO_FILTER_CH4_EN_V << GPIO_FILTER_CH4_EN_S)
+#define GPIO_FILTER_CH4_EN_V  0x00000001U
+#define GPIO_FILTER_CH4_EN_S  0
+/** GPIO_FILTER_CH4_INPUT_IO_NUM : R/W; bitpos: [6:1]; default: 0;
+ *  Glitch Filter input io number.
+ */
+#define GPIO_FILTER_CH4_INPUT_IO_NUM    0x0000003FU
+#define GPIO_FILTER_CH4_INPUT_IO_NUM_M  (GPIO_FILTER_CH4_INPUT_IO_NUM_V << GPIO_FILTER_CH4_INPUT_IO_NUM_S)
+#define GPIO_FILTER_CH4_INPUT_IO_NUM_V  0x0000003FU
+#define GPIO_FILTER_CH4_INPUT_IO_NUM_S  1
+/** GPIO_FILTER_CH4_WINDOW_THRES : R/W; bitpos: [12:7]; default: 0;
+ *  Glitch Filter window threshold.
+ */
+#define GPIO_FILTER_CH4_WINDOW_THRES    0x0000003FU
+#define GPIO_FILTER_CH4_WINDOW_THRES_M  (GPIO_FILTER_CH4_WINDOW_THRES_V << GPIO_FILTER_CH4_WINDOW_THRES_S)
+#define GPIO_FILTER_CH4_WINDOW_THRES_V  0x0000003FU
+#define GPIO_FILTER_CH4_WINDOW_THRES_S  7
+/** GPIO_FILTER_CH4_WINDOW_WIDTH : R/W; bitpos: [18:13]; default: 0;
+ *  Glitch Filter window width.
+ */
+#define GPIO_FILTER_CH4_WINDOW_WIDTH    0x0000003FU
+#define GPIO_FILTER_CH4_WINDOW_WIDTH_M  (GPIO_FILTER_CH4_WINDOW_WIDTH_V << GPIO_FILTER_CH4_WINDOW_WIDTH_S)
+#define GPIO_FILTER_CH4_WINDOW_WIDTH_V  0x0000003FU
+#define GPIO_FILTER_CH4_WINDOW_WIDTH_S  13
+
+/** GPIO_GLITCH_FILTER_CH5_REG register
+ *  Glitch Filter Configure Register of Channel5
+ */
+#define GPIO_GLITCH_FILTER_CH5_REG (DR_REG_GPIO_EXT_BASE + 0x44)
+/** GPIO_FILTER_CH5_EN : R/W; bitpos: [0]; default: 0;
+ *  Glitch Filter channel enable bit.
+ */
+#define GPIO_FILTER_CH5_EN    (BIT(0))
+#define GPIO_FILTER_CH5_EN_M  (GPIO_FILTER_CH5_EN_V << GPIO_FILTER_CH5_EN_S)
+#define GPIO_FILTER_CH5_EN_V  0x00000001U
+#define GPIO_FILTER_CH5_EN_S  0
+/** GPIO_FILTER_CH5_INPUT_IO_NUM : R/W; bitpos: [6:1]; default: 0;
+ *  Glitch Filter input io number.
+ */
+#define GPIO_FILTER_CH5_INPUT_IO_NUM    0x0000003FU
+#define GPIO_FILTER_CH5_INPUT_IO_NUM_M  (GPIO_FILTER_CH5_INPUT_IO_NUM_V << GPIO_FILTER_CH5_INPUT_IO_NUM_S)
+#define GPIO_FILTER_CH5_INPUT_IO_NUM_V  0x0000003FU
+#define GPIO_FILTER_CH5_INPUT_IO_NUM_S  1
+/** GPIO_FILTER_CH5_WINDOW_THRES : R/W; bitpos: [12:7]; default: 0;
+ *  Glitch Filter window threshold.
+ */
+#define GPIO_FILTER_CH5_WINDOW_THRES    0x0000003FU
+#define GPIO_FILTER_CH5_WINDOW_THRES_M  (GPIO_FILTER_CH5_WINDOW_THRES_V << GPIO_FILTER_CH5_WINDOW_THRES_S)
+#define GPIO_FILTER_CH5_WINDOW_THRES_V  0x0000003FU
+#define GPIO_FILTER_CH5_WINDOW_THRES_S  7
+/** GPIO_FILTER_CH5_WINDOW_WIDTH : R/W; bitpos: [18:13]; default: 0;
+ *  Glitch Filter window width.
+ */
+#define GPIO_FILTER_CH5_WINDOW_WIDTH    0x0000003FU
+#define GPIO_FILTER_CH5_WINDOW_WIDTH_M  (GPIO_FILTER_CH5_WINDOW_WIDTH_V << GPIO_FILTER_CH5_WINDOW_WIDTH_S)
+#define GPIO_FILTER_CH5_WINDOW_WIDTH_V  0x0000003FU
+#define GPIO_FILTER_CH5_WINDOW_WIDTH_S  13
+
+/** GPIO_GLITCH_FILTER_CH6_REG register
+ *  Glitch Filter Configure Register of Channel6
+ */
+#define GPIO_GLITCH_FILTER_CH6_REG (DR_REG_GPIO_EXT_BASE + 0x48)
+/** GPIO_FILTER_CH6_EN : R/W; bitpos: [0]; default: 0;
+ *  Glitch Filter channel enable bit.
+ */
+#define GPIO_FILTER_CH6_EN    (BIT(0))
+#define GPIO_FILTER_CH6_EN_M  (GPIO_FILTER_CH6_EN_V << GPIO_FILTER_CH6_EN_S)
+#define GPIO_FILTER_CH6_EN_V  0x00000001U
+#define GPIO_FILTER_CH6_EN_S  0
+/** GPIO_FILTER_CH6_INPUT_IO_NUM : R/W; bitpos: [6:1]; default: 0;
+ *  Glitch Filter input io number.
+ */
+#define GPIO_FILTER_CH6_INPUT_IO_NUM    0x0000003FU
+#define GPIO_FILTER_CH6_INPUT_IO_NUM_M  (GPIO_FILTER_CH6_INPUT_IO_NUM_V << GPIO_FILTER_CH6_INPUT_IO_NUM_S)
+#define GPIO_FILTER_CH6_INPUT_IO_NUM_V  0x0000003FU
+#define GPIO_FILTER_CH6_INPUT_IO_NUM_S  1
+/** GPIO_FILTER_CH6_WINDOW_THRES : R/W; bitpos: [12:7]; default: 0;
+ *  Glitch Filter window threshold.
+ */
+#define GPIO_FILTER_CH6_WINDOW_THRES    0x0000003FU
+#define GPIO_FILTER_CH6_WINDOW_THRES_M  (GPIO_FILTER_CH6_WINDOW_THRES_V << GPIO_FILTER_CH6_WINDOW_THRES_S)
+#define GPIO_FILTER_CH6_WINDOW_THRES_V  0x0000003FU
+#define GPIO_FILTER_CH6_WINDOW_THRES_S  7
+/** GPIO_FILTER_CH6_WINDOW_WIDTH : R/W; bitpos: [18:13]; default: 0;
+ *  Glitch Filter window width.
+ */
+#define GPIO_FILTER_CH6_WINDOW_WIDTH    0x0000003FU
+#define GPIO_FILTER_CH6_WINDOW_WIDTH_M  (GPIO_FILTER_CH6_WINDOW_WIDTH_V << GPIO_FILTER_CH6_WINDOW_WIDTH_S)
+#define GPIO_FILTER_CH6_WINDOW_WIDTH_V  0x0000003FU
+#define GPIO_FILTER_CH6_WINDOW_WIDTH_S  13
+
+/** GPIO_GLITCH_FILTER_CH7_REG register
+ *  Glitch Filter Configure Register of Channel7
+ */
+#define GPIO_GLITCH_FILTER_CH7_REG (DR_REG_GPIO_EXT_BASE + 0x4c)
+/** GPIO_FILTER_CH7_EN : R/W; bitpos: [0]; default: 0;
+ *  Glitch Filter channel enable bit.
+ */
+#define GPIO_FILTER_CH7_EN    (BIT(0))
+#define GPIO_FILTER_CH7_EN_M  (GPIO_FILTER_CH7_EN_V << GPIO_FILTER_CH7_EN_S)
+#define GPIO_FILTER_CH7_EN_V  0x00000001U
+#define GPIO_FILTER_CH7_EN_S  0
+/** GPIO_FILTER_CH7_INPUT_IO_NUM : R/W; bitpos: [6:1]; default: 0;
+ *  Glitch Filter input io number.
+ */
+#define GPIO_FILTER_CH7_INPUT_IO_NUM    0x0000003FU
+#define GPIO_FILTER_CH7_INPUT_IO_NUM_M  (GPIO_FILTER_CH7_INPUT_IO_NUM_V << GPIO_FILTER_CH7_INPUT_IO_NUM_S)
+#define GPIO_FILTER_CH7_INPUT_IO_NUM_V  0x0000003FU
+#define GPIO_FILTER_CH7_INPUT_IO_NUM_S  1
+/** GPIO_FILTER_CH7_WINDOW_THRES : R/W; bitpos: [12:7]; default: 0;
+ *  Glitch Filter window threshold.
+ */
+#define GPIO_FILTER_CH7_WINDOW_THRES    0x0000003FU
+#define GPIO_FILTER_CH7_WINDOW_THRES_M  (GPIO_FILTER_CH7_WINDOW_THRES_V << GPIO_FILTER_CH7_WINDOW_THRES_S)
+#define GPIO_FILTER_CH7_WINDOW_THRES_V  0x0000003FU
+#define GPIO_FILTER_CH7_WINDOW_THRES_S  7
+/** GPIO_FILTER_CH7_WINDOW_WIDTH : R/W; bitpos: [18:13]; default: 0;
+ *  Glitch Filter window width.
+ */
+#define GPIO_FILTER_CH7_WINDOW_WIDTH    0x0000003FU
+#define GPIO_FILTER_CH7_WINDOW_WIDTH_M  (GPIO_FILTER_CH7_WINDOW_WIDTH_V << GPIO_FILTER_CH7_WINDOW_WIDTH_S)
+#define GPIO_FILTER_CH7_WINDOW_WIDTH_V  0x0000003FU
+#define GPIO_FILTER_CH7_WINDOW_WIDTH_S  13
+
+/** GPIO_ETM_EVENT_CH0_CFG_REG register
+ *  Etm Config register of Channel0
+ */
+#define GPIO_ETM_EVENT_CH0_CFG_REG (DR_REG_GPIO_EXT_BASE + 0x60)
+/** GPIO_ETM_CH0_EVENT_SEL : R/W; bitpos: [4:0]; default: 0;
+ *  Etm event channel select gpio.
+ */
+#define GPIO_ETM_CH0_EVENT_SEL    0x0000001FU
+#define GPIO_ETM_CH0_EVENT_SEL_M  (GPIO_ETM_CH0_EVENT_SEL_V << GPIO_ETM_CH0_EVENT_SEL_S)
+#define GPIO_ETM_CH0_EVENT_SEL_V  0x0000001FU
+#define GPIO_ETM_CH0_EVENT_SEL_S  0
+/** GPIO_ETM_CH0_EVENT_EN : R/W; bitpos: [7]; default: 0;
+ *  Etm event send enable bit.
+ */
+#define GPIO_ETM_CH0_EVENT_EN    (BIT(7))
+#define GPIO_ETM_CH0_EVENT_EN_M  (GPIO_ETM_CH0_EVENT_EN_V << GPIO_ETM_CH0_EVENT_EN_S)
+#define GPIO_ETM_CH0_EVENT_EN_V  0x00000001U
+#define GPIO_ETM_CH0_EVENT_EN_S  7
+
+/** GPIO_ETM_EVENT_CH1_CFG_REG register
+ *  Etm Config register of Channel1
+ */
+#define GPIO_ETM_EVENT_CH1_CFG_REG (DR_REG_GPIO_EXT_BASE + 0x64)
+/** GPIO_ETM_CH1_EVENT_SEL : R/W; bitpos: [4:0]; default: 0;
+ *  Etm event channel select gpio.
+ */
+#define GPIO_ETM_CH1_EVENT_SEL    0x0000001FU
+#define GPIO_ETM_CH1_EVENT_SEL_M  (GPIO_ETM_CH1_EVENT_SEL_V << GPIO_ETM_CH1_EVENT_SEL_S)
+#define GPIO_ETM_CH1_EVENT_SEL_V  0x0000001FU
+#define GPIO_ETM_CH1_EVENT_SEL_S  0
+/** GPIO_ETM_CH1_EVENT_EN : R/W; bitpos: [7]; default: 0;
+ *  Etm event send enable bit.
+ */
+#define GPIO_ETM_CH1_EVENT_EN    (BIT(7))
+#define GPIO_ETM_CH1_EVENT_EN_M  (GPIO_ETM_CH1_EVENT_EN_V << GPIO_ETM_CH1_EVENT_EN_S)
+#define GPIO_ETM_CH1_EVENT_EN_V  0x00000001U
+#define GPIO_ETM_CH1_EVENT_EN_S  7
+
+/** GPIO_ETM_EVENT_CH2_CFG_REG register
+ *  Etm Config register of Channel2
+ */
+#define GPIO_ETM_EVENT_CH2_CFG_REG (DR_REG_GPIO_EXT_BASE + 0x68)
+/** GPIO_ETM_CH2_EVENT_SEL : R/W; bitpos: [4:0]; default: 0;
+ *  Etm event channel select gpio.
+ */
+#define GPIO_ETM_CH2_EVENT_SEL    0x0000001FU
+#define GPIO_ETM_CH2_EVENT_SEL_M  (GPIO_ETM_CH2_EVENT_SEL_V << GPIO_ETM_CH2_EVENT_SEL_S)
+#define GPIO_ETM_CH2_EVENT_SEL_V  0x0000001FU
+#define GPIO_ETM_CH2_EVENT_SEL_S  0
+/** GPIO_ETM_CH2_EVENT_EN : R/W; bitpos: [7]; default: 0;
+ *  Etm event send enable bit.
+ */
+#define GPIO_ETM_CH2_EVENT_EN    (BIT(7))
+#define GPIO_ETM_CH2_EVENT_EN_M  (GPIO_ETM_CH2_EVENT_EN_V << GPIO_ETM_CH2_EVENT_EN_S)
+#define GPIO_ETM_CH2_EVENT_EN_V  0x00000001U
+#define GPIO_ETM_CH2_EVENT_EN_S  7
+
+/** GPIO_ETM_EVENT_CH3_CFG_REG register
+ *  Etm Config register of Channel3
+ */
+#define GPIO_ETM_EVENT_CH3_CFG_REG (DR_REG_GPIO_EXT_BASE + 0x6c)
+/** GPIO_ETM_CH3_EVENT_SEL : R/W; bitpos: [4:0]; default: 0;
+ *  Etm event channel select gpio.
+ */
+#define GPIO_ETM_CH3_EVENT_SEL    0x0000001FU
+#define GPIO_ETM_CH3_EVENT_SEL_M  (GPIO_ETM_CH3_EVENT_SEL_V << GPIO_ETM_CH3_EVENT_SEL_S)
+#define GPIO_ETM_CH3_EVENT_SEL_V  0x0000001FU
+#define GPIO_ETM_CH3_EVENT_SEL_S  0
+/** GPIO_ETM_CH3_EVENT_EN : R/W; bitpos: [7]; default: 0;
+ *  Etm event send enable bit.
+ */
+#define GPIO_ETM_CH3_EVENT_EN    (BIT(7))
+#define GPIO_ETM_CH3_EVENT_EN_M  (GPIO_ETM_CH3_EVENT_EN_V << GPIO_ETM_CH3_EVENT_EN_S)
+#define GPIO_ETM_CH3_EVENT_EN_V  0x00000001U
+#define GPIO_ETM_CH3_EVENT_EN_S  7
+
+/** GPIO_ETM_EVENT_CH4_CFG_REG register
+ *  Etm Config register of Channel4
+ */
+#define GPIO_ETM_EVENT_CH4_CFG_REG (DR_REG_GPIO_EXT_BASE + 0x70)
+/** GPIO_ETM_CH4_EVENT_SEL : R/W; bitpos: [4:0]; default: 0;
+ *  Etm event channel select gpio.
+ */
+#define GPIO_ETM_CH4_EVENT_SEL    0x0000001FU
+#define GPIO_ETM_CH4_EVENT_SEL_M  (GPIO_ETM_CH4_EVENT_SEL_V << GPIO_ETM_CH4_EVENT_SEL_S)
+#define GPIO_ETM_CH4_EVENT_SEL_V  0x0000001FU
+#define GPIO_ETM_CH4_EVENT_SEL_S  0
+/** GPIO_ETM_CH4_EVENT_EN : R/W; bitpos: [7]; default: 0;
+ *  Etm event send enable bit.
+ */
+#define GPIO_ETM_CH4_EVENT_EN    (BIT(7))
+#define GPIO_ETM_CH4_EVENT_EN_M  (GPIO_ETM_CH4_EVENT_EN_V << GPIO_ETM_CH4_EVENT_EN_S)
+#define GPIO_ETM_CH4_EVENT_EN_V  0x00000001U
+#define GPIO_ETM_CH4_EVENT_EN_S  7
+
+/** GPIO_ETM_EVENT_CH5_CFG_REG register
+ *  Etm Config register of Channel5
+ */
+#define GPIO_ETM_EVENT_CH5_CFG_REG (DR_REG_GPIO_EXT_BASE + 0x74)
+/** GPIO_ETM_CH5_EVENT_SEL : R/W; bitpos: [4:0]; default: 0;
+ *  Etm event channel select gpio.
+ */
+#define GPIO_ETM_CH5_EVENT_SEL    0x0000001FU
+#define GPIO_ETM_CH5_EVENT_SEL_M  (GPIO_ETM_CH5_EVENT_SEL_V << GPIO_ETM_CH5_EVENT_SEL_S)
+#define GPIO_ETM_CH5_EVENT_SEL_V  0x0000001FU
+#define GPIO_ETM_CH5_EVENT_SEL_S  0
+/** GPIO_ETM_CH5_EVENT_EN : R/W; bitpos: [7]; default: 0;
+ *  Etm event send enable bit.
+ */
+#define GPIO_ETM_CH5_EVENT_EN    (BIT(7))
+#define GPIO_ETM_CH5_EVENT_EN_M  (GPIO_ETM_CH5_EVENT_EN_V << GPIO_ETM_CH5_EVENT_EN_S)
+#define GPIO_ETM_CH5_EVENT_EN_V  0x00000001U
+#define GPIO_ETM_CH5_EVENT_EN_S  7
+
+/** GPIO_ETM_EVENT_CH6_CFG_REG register
+ *  Etm Config register of Channel6
+ */
+#define GPIO_ETM_EVENT_CH6_CFG_REG (DR_REG_GPIO_EXT_BASE + 0x78)
+/** GPIO_ETM_CH6_EVENT_SEL : R/W; bitpos: [4:0]; default: 0;
+ *  Etm event channel select gpio.
+ */
+#define GPIO_ETM_CH6_EVENT_SEL    0x0000001FU
+#define GPIO_ETM_CH6_EVENT_SEL_M  (GPIO_ETM_CH6_EVENT_SEL_V << GPIO_ETM_CH6_EVENT_SEL_S)
+#define GPIO_ETM_CH6_EVENT_SEL_V  0x0000001FU
+#define GPIO_ETM_CH6_EVENT_SEL_S  0
+/** GPIO_ETM_CH6_EVENT_EN : R/W; bitpos: [7]; default: 0;
+ *  Etm event send enable bit.
+ */
+#define GPIO_ETM_CH6_EVENT_EN    (BIT(7))
+#define GPIO_ETM_CH6_EVENT_EN_M  (GPIO_ETM_CH6_EVENT_EN_V << GPIO_ETM_CH6_EVENT_EN_S)
+#define GPIO_ETM_CH6_EVENT_EN_V  0x00000001U
+#define GPIO_ETM_CH6_EVENT_EN_S  7
+
+/** GPIO_ETM_EVENT_CH7_CFG_REG register
+ *  Etm Config register of Channel7
+ */
+#define GPIO_ETM_EVENT_CH7_CFG_REG (DR_REG_GPIO_EXT_BASE + 0x7c)
+/** GPIO_ETM_CH7_EVENT_SEL : R/W; bitpos: [4:0]; default: 0;
+ *  Etm event channel select gpio.
+ */
+#define GPIO_ETM_CH7_EVENT_SEL    0x0000001FU
+#define GPIO_ETM_CH7_EVENT_SEL_M  (GPIO_ETM_CH7_EVENT_SEL_V << GPIO_ETM_CH7_EVENT_SEL_S)
+#define GPIO_ETM_CH7_EVENT_SEL_V  0x0000001FU
+#define GPIO_ETM_CH7_EVENT_SEL_S  0
+/** GPIO_ETM_CH7_EVENT_EN : R/W; bitpos: [7]; default: 0;
+ *  Etm event send enable bit.
+ */
+#define GPIO_ETM_CH7_EVENT_EN    (BIT(7))
+#define GPIO_ETM_CH7_EVENT_EN_M  (GPIO_ETM_CH7_EVENT_EN_V << GPIO_ETM_CH7_EVENT_EN_S)
+#define GPIO_ETM_CH7_EVENT_EN_V  0x00000001U
+#define GPIO_ETM_CH7_EVENT_EN_S  7
+
+/** GPIO_ETM_TASK_P0_CFG_REG register
+ *  Etm Configure Register to decide which GPIO been chosen
+ */
+#define GPIO_ETM_TASK_P0_CFG_REG (DR_REG_GPIO_EXT_BASE + 0xa0)
+/** GPIO_ETM_TASK_GPIO0_EN : R/W; bitpos: [0]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO0_EN    (BIT(0))
+#define GPIO_ETM_TASK_GPIO0_EN_M  (GPIO_ETM_TASK_GPIO0_EN_V << GPIO_ETM_TASK_GPIO0_EN_S)
+#define GPIO_ETM_TASK_GPIO0_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO0_EN_S  0
+/** GPIO_ETM_TASK_GPIO0_SEL : R/W; bitpos: [3:1]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO0_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO0_SEL_M  (GPIO_ETM_TASK_GPIO0_SEL_V << GPIO_ETM_TASK_GPIO0_SEL_S)
+#define GPIO_ETM_TASK_GPIO0_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO0_SEL_S  1
+/** GPIO_ETM_TASK_GPIO1_EN : R/W; bitpos: [8]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO1_EN    (BIT(8))
+#define GPIO_ETM_TASK_GPIO1_EN_M  (GPIO_ETM_TASK_GPIO1_EN_V << GPIO_ETM_TASK_GPIO1_EN_S)
+#define GPIO_ETM_TASK_GPIO1_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO1_EN_S  8
+/** GPIO_ETM_TASK_GPIO1_SEL : R/W; bitpos: [11:9]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO1_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO1_SEL_M  (GPIO_ETM_TASK_GPIO1_SEL_V << GPIO_ETM_TASK_GPIO1_SEL_S)
+#define GPIO_ETM_TASK_GPIO1_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO1_SEL_S  9
+/** GPIO_ETM_TASK_GPIO2_EN : R/W; bitpos: [16]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO2_EN    (BIT(16))
+#define GPIO_ETM_TASK_GPIO2_EN_M  (GPIO_ETM_TASK_GPIO2_EN_V << GPIO_ETM_TASK_GPIO2_EN_S)
+#define GPIO_ETM_TASK_GPIO2_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO2_EN_S  16
+/** GPIO_ETM_TASK_GPIO2_SEL : R/W; bitpos: [19:17]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO2_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO2_SEL_M  (GPIO_ETM_TASK_GPIO2_SEL_V << GPIO_ETM_TASK_GPIO2_SEL_S)
+#define GPIO_ETM_TASK_GPIO2_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO2_SEL_S  17
+/** GPIO_ETM_TASK_GPIO3_EN : R/W; bitpos: [24]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO3_EN    (BIT(24))
+#define GPIO_ETM_TASK_GPIO3_EN_M  (GPIO_ETM_TASK_GPIO3_EN_V << GPIO_ETM_TASK_GPIO3_EN_S)
+#define GPIO_ETM_TASK_GPIO3_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO3_EN_S  24
+/** GPIO_ETM_TASK_GPIO3_SEL : R/W; bitpos: [27:25]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO3_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO3_SEL_M  (GPIO_ETM_TASK_GPIO3_SEL_V << GPIO_ETM_TASK_GPIO3_SEL_S)
+#define GPIO_ETM_TASK_GPIO3_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO3_SEL_S  25
+
+/** GPIO_ETM_TASK_P1_CFG_REG register
+ *  Etm Configure Register to decide which GPIO been chosen
+ */
+#define GPIO_ETM_TASK_P1_CFG_REG (DR_REG_GPIO_EXT_BASE + 0xa4)
+/** GPIO_ETM_TASK_GPIO4_EN : R/W; bitpos: [0]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO4_EN    (BIT(0))
+#define GPIO_ETM_TASK_GPIO4_EN_M  (GPIO_ETM_TASK_GPIO4_EN_V << GPIO_ETM_TASK_GPIO4_EN_S)
+#define GPIO_ETM_TASK_GPIO4_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO4_EN_S  0
+/** GPIO_ETM_TASK_GPIO4_SEL : R/W; bitpos: [3:1]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO4_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO4_SEL_M  (GPIO_ETM_TASK_GPIO4_SEL_V << GPIO_ETM_TASK_GPIO4_SEL_S)
+#define GPIO_ETM_TASK_GPIO4_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO4_SEL_S  1
+/** GPIO_ETM_TASK_GPIO5_EN : R/W; bitpos: [8]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO5_EN    (BIT(8))
+#define GPIO_ETM_TASK_GPIO5_EN_M  (GPIO_ETM_TASK_GPIO5_EN_V << GPIO_ETM_TASK_GPIO5_EN_S)
+#define GPIO_ETM_TASK_GPIO5_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO5_EN_S  8
+/** GPIO_ETM_TASK_GPIO5_SEL : R/W; bitpos: [11:9]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO5_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO5_SEL_M  (GPIO_ETM_TASK_GPIO5_SEL_V << GPIO_ETM_TASK_GPIO5_SEL_S)
+#define GPIO_ETM_TASK_GPIO5_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO5_SEL_S  9
+/** GPIO_ETM_TASK_GPIO6_EN : R/W; bitpos: [16]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO6_EN    (BIT(16))
+#define GPIO_ETM_TASK_GPIO6_EN_M  (GPIO_ETM_TASK_GPIO6_EN_V << GPIO_ETM_TASK_GPIO6_EN_S)
+#define GPIO_ETM_TASK_GPIO6_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO6_EN_S  16
+/** GPIO_ETM_TASK_GPIO6_SEL : R/W; bitpos: [19:17]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO6_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO6_SEL_M  (GPIO_ETM_TASK_GPIO6_SEL_V << GPIO_ETM_TASK_GPIO6_SEL_S)
+#define GPIO_ETM_TASK_GPIO6_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO6_SEL_S  17
+/** GPIO_ETM_TASK_GPIO7_EN : R/W; bitpos: [24]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO7_EN    (BIT(24))
+#define GPIO_ETM_TASK_GPIO7_EN_M  (GPIO_ETM_TASK_GPIO7_EN_V << GPIO_ETM_TASK_GPIO7_EN_S)
+#define GPIO_ETM_TASK_GPIO7_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO7_EN_S  24
+/** GPIO_ETM_TASK_GPIO7_SEL : R/W; bitpos: [27:25]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO7_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO7_SEL_M  (GPIO_ETM_TASK_GPIO7_SEL_V << GPIO_ETM_TASK_GPIO7_SEL_S)
+#define GPIO_ETM_TASK_GPIO7_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO7_SEL_S  25
+
+/** GPIO_ETM_TASK_P2_CFG_REG register
+ *  Etm Configure Register to decide which GPIO been chosen
+ */
+#define GPIO_ETM_TASK_P2_CFG_REG (DR_REG_GPIO_EXT_BASE + 0xa8)
+/** GPIO_ETM_TASK_GPIO8_EN : R/W; bitpos: [0]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO8_EN    (BIT(0))
+#define GPIO_ETM_TASK_GPIO8_EN_M  (GPIO_ETM_TASK_GPIO8_EN_V << GPIO_ETM_TASK_GPIO8_EN_S)
+#define GPIO_ETM_TASK_GPIO8_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO8_EN_S  0
+/** GPIO_ETM_TASK_GPIO8_SEL : R/W; bitpos: [3:1]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO8_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO8_SEL_M  (GPIO_ETM_TASK_GPIO8_SEL_V << GPIO_ETM_TASK_GPIO8_SEL_S)
+#define GPIO_ETM_TASK_GPIO8_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO8_SEL_S  1
+/** GPIO_ETM_TASK_GPIO9_EN : R/W; bitpos: [8]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO9_EN    (BIT(8))
+#define GPIO_ETM_TASK_GPIO9_EN_M  (GPIO_ETM_TASK_GPIO9_EN_V << GPIO_ETM_TASK_GPIO9_EN_S)
+#define GPIO_ETM_TASK_GPIO9_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO9_EN_S  8
+/** GPIO_ETM_TASK_GPIO9_SEL : R/W; bitpos: [11:9]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO9_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO9_SEL_M  (GPIO_ETM_TASK_GPIO9_SEL_V << GPIO_ETM_TASK_GPIO9_SEL_S)
+#define GPIO_ETM_TASK_GPIO9_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO9_SEL_S  9
+/** GPIO_ETM_TASK_GPIO10_EN : R/W; bitpos: [16]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO10_EN    (BIT(16))
+#define GPIO_ETM_TASK_GPIO10_EN_M  (GPIO_ETM_TASK_GPIO10_EN_V << GPIO_ETM_TASK_GPIO10_EN_S)
+#define GPIO_ETM_TASK_GPIO10_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO10_EN_S  16
+/** GPIO_ETM_TASK_GPIO10_SEL : R/W; bitpos: [19:17]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO10_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO10_SEL_M  (GPIO_ETM_TASK_GPIO10_SEL_V << GPIO_ETM_TASK_GPIO10_SEL_S)
+#define GPIO_ETM_TASK_GPIO10_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO10_SEL_S  17
+/** GPIO_ETM_TASK_GPIO11_EN : R/W; bitpos: [24]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO11_EN    (BIT(24))
+#define GPIO_ETM_TASK_GPIO11_EN_M  (GPIO_ETM_TASK_GPIO11_EN_V << GPIO_ETM_TASK_GPIO11_EN_S)
+#define GPIO_ETM_TASK_GPIO11_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO11_EN_S  24
+/** GPIO_ETM_TASK_GPIO11_SEL : R/W; bitpos: [27:25]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO11_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO11_SEL_M  (GPIO_ETM_TASK_GPIO11_SEL_V << GPIO_ETM_TASK_GPIO11_SEL_S)
+#define GPIO_ETM_TASK_GPIO11_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO11_SEL_S  25
+
+/** GPIO_ETM_TASK_P3_CFG_REG register
+ *  Etm Configure Register to decide which GPIO been chosen
+ */
+#define GPIO_ETM_TASK_P3_CFG_REG (DR_REG_GPIO_EXT_BASE + 0xac)
+/** GPIO_ETM_TASK_GPIO12_EN : R/W; bitpos: [0]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO12_EN    (BIT(0))
+#define GPIO_ETM_TASK_GPIO12_EN_M  (GPIO_ETM_TASK_GPIO12_EN_V << GPIO_ETM_TASK_GPIO12_EN_S)
+#define GPIO_ETM_TASK_GPIO12_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO12_EN_S  0
+/** GPIO_ETM_TASK_GPIO12_SEL : R/W; bitpos: [3:1]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO12_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO12_SEL_M  (GPIO_ETM_TASK_GPIO12_SEL_V << GPIO_ETM_TASK_GPIO12_SEL_S)
+#define GPIO_ETM_TASK_GPIO12_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO12_SEL_S  1
+/** GPIO_ETM_TASK_GPIO13_EN : R/W; bitpos: [8]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO13_EN    (BIT(8))
+#define GPIO_ETM_TASK_GPIO13_EN_M  (GPIO_ETM_TASK_GPIO13_EN_V << GPIO_ETM_TASK_GPIO13_EN_S)
+#define GPIO_ETM_TASK_GPIO13_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO13_EN_S  8
+/** GPIO_ETM_TASK_GPIO13_SEL : R/W; bitpos: [11:9]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO13_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO13_SEL_M  (GPIO_ETM_TASK_GPIO13_SEL_V << GPIO_ETM_TASK_GPIO13_SEL_S)
+#define GPIO_ETM_TASK_GPIO13_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO13_SEL_S  9
+/** GPIO_ETM_TASK_GPIO14_EN : R/W; bitpos: [16]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO14_EN    (BIT(16))
+#define GPIO_ETM_TASK_GPIO14_EN_M  (GPIO_ETM_TASK_GPIO14_EN_V << GPIO_ETM_TASK_GPIO14_EN_S)
+#define GPIO_ETM_TASK_GPIO14_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO14_EN_S  16
+/** GPIO_ETM_TASK_GPIO14_SEL : R/W; bitpos: [19:17]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO14_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO14_SEL_M  (GPIO_ETM_TASK_GPIO14_SEL_V << GPIO_ETM_TASK_GPIO14_SEL_S)
+#define GPIO_ETM_TASK_GPIO14_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO14_SEL_S  17
+/** GPIO_ETM_TASK_GPIO15_EN : R/W; bitpos: [24]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO15_EN    (BIT(24))
+#define GPIO_ETM_TASK_GPIO15_EN_M  (GPIO_ETM_TASK_GPIO15_EN_V << GPIO_ETM_TASK_GPIO15_EN_S)
+#define GPIO_ETM_TASK_GPIO15_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO15_EN_S  24
+/** GPIO_ETM_TASK_GPIO15_SEL : R/W; bitpos: [27:25]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO15_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO15_SEL_M  (GPIO_ETM_TASK_GPIO15_SEL_V << GPIO_ETM_TASK_GPIO15_SEL_S)
+#define GPIO_ETM_TASK_GPIO15_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO15_SEL_S  25
+
+/** GPIO_ETM_TASK_P4_CFG_REG register
+ *  Etm Configure Register to decide which GPIO been chosen
+ */
+#define GPIO_ETM_TASK_P4_CFG_REG (DR_REG_GPIO_EXT_BASE + 0xb0)
+/** GPIO_ETM_TASK_GPIO16_EN : R/W; bitpos: [0]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO16_EN    (BIT(0))
+#define GPIO_ETM_TASK_GPIO16_EN_M  (GPIO_ETM_TASK_GPIO16_EN_V << GPIO_ETM_TASK_GPIO16_EN_S)
+#define GPIO_ETM_TASK_GPIO16_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO16_EN_S  0
+/** GPIO_ETM_TASK_GPIO16_SEL : R/W; bitpos: [3:1]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO16_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO16_SEL_M  (GPIO_ETM_TASK_GPIO16_SEL_V << GPIO_ETM_TASK_GPIO16_SEL_S)
+#define GPIO_ETM_TASK_GPIO16_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO16_SEL_S  1
+/** GPIO_ETM_TASK_GPIO17_EN : R/W; bitpos: [8]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO17_EN    (BIT(8))
+#define GPIO_ETM_TASK_GPIO17_EN_M  (GPIO_ETM_TASK_GPIO17_EN_V << GPIO_ETM_TASK_GPIO17_EN_S)
+#define GPIO_ETM_TASK_GPIO17_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO17_EN_S  8
+/** GPIO_ETM_TASK_GPIO17_SEL : R/W; bitpos: [11:9]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO17_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO17_SEL_M  (GPIO_ETM_TASK_GPIO17_SEL_V << GPIO_ETM_TASK_GPIO17_SEL_S)
+#define GPIO_ETM_TASK_GPIO17_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO17_SEL_S  9
+/** GPIO_ETM_TASK_GPIO18_EN : R/W; bitpos: [16]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO18_EN    (BIT(16))
+#define GPIO_ETM_TASK_GPIO18_EN_M  (GPIO_ETM_TASK_GPIO18_EN_V << GPIO_ETM_TASK_GPIO18_EN_S)
+#define GPIO_ETM_TASK_GPIO18_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO18_EN_S  16
+/** GPIO_ETM_TASK_GPIO18_SEL : R/W; bitpos: [19:17]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO18_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO18_SEL_M  (GPIO_ETM_TASK_GPIO18_SEL_V << GPIO_ETM_TASK_GPIO18_SEL_S)
+#define GPIO_ETM_TASK_GPIO18_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO18_SEL_S  17
+/** GPIO_ETM_TASK_GPIO19_EN : R/W; bitpos: [24]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO19_EN    (BIT(24))
+#define GPIO_ETM_TASK_GPIO19_EN_M  (GPIO_ETM_TASK_GPIO19_EN_V << GPIO_ETM_TASK_GPIO19_EN_S)
+#define GPIO_ETM_TASK_GPIO19_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO19_EN_S  24
+/** GPIO_ETM_TASK_GPIO19_SEL : R/W; bitpos: [27:25]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO19_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO19_SEL_M  (GPIO_ETM_TASK_GPIO19_SEL_V << GPIO_ETM_TASK_GPIO19_SEL_S)
+#define GPIO_ETM_TASK_GPIO19_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO19_SEL_S  25
+
+/** GPIO_ETM_TASK_P5_CFG_REG register
+ *  Etm Configure Register to decide which GPIO been chosen
+ */
+#define GPIO_ETM_TASK_P5_CFG_REG (DR_REG_GPIO_EXT_BASE + 0xb4)
+/** GPIO_ETM_TASK_GPIO20_EN : R/W; bitpos: [0]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO20_EN    (BIT(0))
+#define GPIO_ETM_TASK_GPIO20_EN_M  (GPIO_ETM_TASK_GPIO20_EN_V << GPIO_ETM_TASK_GPIO20_EN_S)
+#define GPIO_ETM_TASK_GPIO20_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO20_EN_S  0
+/** GPIO_ETM_TASK_GPIO20_SEL : R/W; bitpos: [3:1]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO20_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO20_SEL_M  (GPIO_ETM_TASK_GPIO20_SEL_V << GPIO_ETM_TASK_GPIO20_SEL_S)
+#define GPIO_ETM_TASK_GPIO20_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO20_SEL_S  1
+/** GPIO_ETM_TASK_GPIO21_EN : R/W; bitpos: [8]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO21_EN    (BIT(8))
+#define GPIO_ETM_TASK_GPIO21_EN_M  (GPIO_ETM_TASK_GPIO21_EN_V << GPIO_ETM_TASK_GPIO21_EN_S)
+#define GPIO_ETM_TASK_GPIO21_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO21_EN_S  8
+/** GPIO_ETM_TASK_GPIO21_SEL : R/W; bitpos: [11:9]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO21_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO21_SEL_M  (GPIO_ETM_TASK_GPIO21_SEL_V << GPIO_ETM_TASK_GPIO21_SEL_S)
+#define GPIO_ETM_TASK_GPIO21_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO21_SEL_S  9
+/** GPIO_ETM_TASK_GPIO22_EN : R/W; bitpos: [16]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO22_EN    (BIT(16))
+#define GPIO_ETM_TASK_GPIO22_EN_M  (GPIO_ETM_TASK_GPIO22_EN_V << GPIO_ETM_TASK_GPIO22_EN_S)
+#define GPIO_ETM_TASK_GPIO22_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO22_EN_S  16
+/** GPIO_ETM_TASK_GPIO22_SEL : R/W; bitpos: [19:17]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO22_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO22_SEL_M  (GPIO_ETM_TASK_GPIO22_SEL_V << GPIO_ETM_TASK_GPIO22_SEL_S)
+#define GPIO_ETM_TASK_GPIO22_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO22_SEL_S  17
+/** GPIO_ETM_TASK_GPIO23_EN : R/W; bitpos: [24]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO23_EN    (BIT(24))
+#define GPIO_ETM_TASK_GPIO23_EN_M  (GPIO_ETM_TASK_GPIO23_EN_V << GPIO_ETM_TASK_GPIO23_EN_S)
+#define GPIO_ETM_TASK_GPIO23_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO23_EN_S  24
+/** GPIO_ETM_TASK_GPIO23_SEL : R/W; bitpos: [27:25]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO23_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO23_SEL_M  (GPIO_ETM_TASK_GPIO23_SEL_V << GPIO_ETM_TASK_GPIO23_SEL_S)
+#define GPIO_ETM_TASK_GPIO23_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO23_SEL_S  25
+
+/** GPIO_ETM_TASK_P6_CFG_REG register
+ *  Etm Configure Register to decide which GPIO been chosen
+ */
+#define GPIO_ETM_TASK_P6_CFG_REG (DR_REG_GPIO_EXT_BASE + 0xb8)
+/** GPIO_ETM_TASK_GPIO24_EN : R/W; bitpos: [0]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO24_EN    (BIT(0))
+#define GPIO_ETM_TASK_GPIO24_EN_M  (GPIO_ETM_TASK_GPIO24_EN_V << GPIO_ETM_TASK_GPIO24_EN_S)
+#define GPIO_ETM_TASK_GPIO24_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO24_EN_S  0
+/** GPIO_ETM_TASK_GPIO24_SEL : R/W; bitpos: [3:1]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO24_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO24_SEL_M  (GPIO_ETM_TASK_GPIO24_SEL_V << GPIO_ETM_TASK_GPIO24_SEL_S)
+#define GPIO_ETM_TASK_GPIO24_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO24_SEL_S  1
+/** GPIO_ETM_TASK_GPIO25_EN : R/W; bitpos: [8]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO25_EN    (BIT(8))
+#define GPIO_ETM_TASK_GPIO25_EN_M  (GPIO_ETM_TASK_GPIO25_EN_V << GPIO_ETM_TASK_GPIO25_EN_S)
+#define GPIO_ETM_TASK_GPIO25_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO25_EN_S  8
+/** GPIO_ETM_TASK_GPIO25_SEL : R/W; bitpos: [11:9]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO25_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO25_SEL_M  (GPIO_ETM_TASK_GPIO25_SEL_V << GPIO_ETM_TASK_GPIO25_SEL_S)
+#define GPIO_ETM_TASK_GPIO25_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO25_SEL_S  9
+/** GPIO_ETM_TASK_GPIO26_EN : R/W; bitpos: [16]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO26_EN    (BIT(16))
+#define GPIO_ETM_TASK_GPIO26_EN_M  (GPIO_ETM_TASK_GPIO26_EN_V << GPIO_ETM_TASK_GPIO26_EN_S)
+#define GPIO_ETM_TASK_GPIO26_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO26_EN_S  16
+/** GPIO_ETM_TASK_GPIO26_SEL : R/W; bitpos: [19:17]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO26_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO26_SEL_M  (GPIO_ETM_TASK_GPIO26_SEL_V << GPIO_ETM_TASK_GPIO26_SEL_S)
+#define GPIO_ETM_TASK_GPIO26_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO26_SEL_S  17
+/** GPIO_ETM_TASK_GPIO27_EN : R/W; bitpos: [24]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO27_EN    (BIT(24))
+#define GPIO_ETM_TASK_GPIO27_EN_M  (GPIO_ETM_TASK_GPIO27_EN_V << GPIO_ETM_TASK_GPIO27_EN_S)
+#define GPIO_ETM_TASK_GPIO27_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO27_EN_S  24
+/** GPIO_ETM_TASK_GPIO27_SEL : R/W; bitpos: [27:25]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO27_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO27_SEL_M  (GPIO_ETM_TASK_GPIO27_SEL_V << GPIO_ETM_TASK_GPIO27_SEL_S)
+#define GPIO_ETM_TASK_GPIO27_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO27_SEL_S  25
+
+/** GPIO_ETM_TASK_P7_CFG_REG register
+ *  Etm Configure Register to decide which GPIO been chosen
+ */
+#define GPIO_ETM_TASK_P7_CFG_REG (DR_REG_GPIO_EXT_BASE + 0xbc)
+/** GPIO_ETM_TASK_GPIO28_EN : R/W; bitpos: [0]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO28_EN    (BIT(0))
+#define GPIO_ETM_TASK_GPIO28_EN_M  (GPIO_ETM_TASK_GPIO28_EN_V << GPIO_ETM_TASK_GPIO28_EN_S)
+#define GPIO_ETM_TASK_GPIO28_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO28_EN_S  0
+/** GPIO_ETM_TASK_GPIO28_SEL : R/W; bitpos: [3:1]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO28_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO28_SEL_M  (GPIO_ETM_TASK_GPIO28_SEL_V << GPIO_ETM_TASK_GPIO28_SEL_S)
+#define GPIO_ETM_TASK_GPIO28_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO28_SEL_S  1
+/** GPIO_ETM_TASK_GPIO29_EN : R/W; bitpos: [8]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO29_EN    (BIT(8))
+#define GPIO_ETM_TASK_GPIO29_EN_M  (GPIO_ETM_TASK_GPIO29_EN_V << GPIO_ETM_TASK_GPIO29_EN_S)
+#define GPIO_ETM_TASK_GPIO29_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO29_EN_S  8
+/** GPIO_ETM_TASK_GPIO29_SEL : R/W; bitpos: [11:9]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO29_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO29_SEL_M  (GPIO_ETM_TASK_GPIO29_SEL_V << GPIO_ETM_TASK_GPIO29_SEL_S)
+#define GPIO_ETM_TASK_GPIO29_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO29_SEL_S  9
+/** GPIO_ETM_TASK_GPIO30_EN : R/W; bitpos: [16]; default: 0;
+ *  Enable bit of GPIO response etm task.
+ */
+#define GPIO_ETM_TASK_GPIO30_EN    (BIT(16))
+#define GPIO_ETM_TASK_GPIO30_EN_M  (GPIO_ETM_TASK_GPIO30_EN_V << GPIO_ETM_TASK_GPIO30_EN_S)
+#define GPIO_ETM_TASK_GPIO30_EN_V  0x00000001U
+#define GPIO_ETM_TASK_GPIO30_EN_S  16
+/** GPIO_ETM_TASK_GPIO30_SEL : R/W; bitpos: [19:17]; default: 0;
+ *  GPIO choose a etm task channel.
+ */
+#define GPIO_ETM_TASK_GPIO30_SEL    0x00000007U
+#define GPIO_ETM_TASK_GPIO30_SEL_M  (GPIO_ETM_TASK_GPIO30_SEL_V << GPIO_ETM_TASK_GPIO30_SEL_S)
+#define GPIO_ETM_TASK_GPIO30_SEL_V  0x00000007U
+#define GPIO_ETM_TASK_GPIO30_SEL_S  17
+
+/** GPIO_EXT_VERSION_REG register
+ *  Version Control Register
+ */
+#define GPIO_EXT_VERSION_REG (DR_REG_GPIO_EXT_BASE + 0xfc)
+/** GPIO_EXT_DATE : R/W; bitpos: [27:0]; default: 35663952;
+ *  Version control register.
+ */
+#define GPIO_EXT_DATE    0x0FFFFFFFU
+#define GPIO_EXT_DATE_M  (GPIO_EXT_DATE_V << GPIO_EXT_DATE_S)
+#define GPIO_EXT_DATE_V  0x0FFFFFFFU
+#define GPIO_EXT_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/gpio_ext_struct.h b/components/soc/esp32c6/include/soc/gpio_ext_struct.h
new file mode 100644
index 0000000000..b06cd88027
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/gpio_ext_struct.h
@@ -0,0 +1,527 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: SDM Configure Registers */
+/** Type of sigmadelta_chn register
+ *  Duty Cycle Configure Register of SDMn
+ */
+typedef union {
+    struct {
+        /** duty : R/W; bitpos: [7:0]; default: 0;
+         *  This field is used to configure the duty cycle of sigma delta modulation output.
+         */
+        uint32_t duty:8;
+        /** prescale : R/W; bitpos: [15:8]; default: 255;
+         *  This field is used to set a divider value to divide APB clock.
+         */
+        uint32_t prescale:8;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} gpio_sigmadelta_chn_reg_t;
+
+/** Type of sigmadelta_misc register
+ *  MISC Register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:30;
+        /** function_clk_en : R/W; bitpos: [30]; default: 0;
+         *  Clock enable bit of sigma delta modulation.
+         */
+        uint32_t function_clk_en:1;
+        /** spi_swap : R/W; bitpos: [31]; default: 0;
+         *  Reserved.
+         */
+        uint32_t spi_swap:1;
+    };
+    uint32_t val;
+} gpio_sigmadelta_misc_reg_t;
+
+
+/** Group: Clock gate Register */
+/** Type of clock_gate register
+ *  Clock Gating Configure Register
+ */
+typedef union {
+    struct {
+        /** clk_en : R/W; bitpos: [0]; default: 0;
+         *  Clock enable bit of configuration registers for sigma delta modulation.
+         */
+        uint32_t clk_en:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} gpio_sigmadelta_clock_gate_reg_t;
+
+
+/** Group: Glitch filter Configure Registers */
+/** Type of glitch_filter_chn register
+ *  Glitch Filter Configure Register of Channeln
+ */
+typedef union {
+    struct {
+        /** filter_ch0_en : R/W; bitpos: [0]; default: 0;
+         *  Glitch Filter channel enable bit.
+         */
+        uint32_t filter_ch0_en:1;
+        /** filter_ch0_input_io_num : R/W; bitpos: [6:1]; default: 0;
+         *  Glitch Filter input io number.
+         */
+        uint32_t filter_ch0_input_io_num:6;
+        /** filter_ch0_window_thres : R/W; bitpos: [12:7]; default: 0;
+         *  Glitch Filter window threshold.
+         */
+        uint32_t filter_ch0_window_thres:6;
+        /** filter_ch0_window_width : R/W; bitpos: [18:13]; default: 0;
+         *  Glitch Filter window width.
+         */
+        uint32_t filter_ch0_window_width:6;
+        uint32_t reserved_19:13;
+    };
+    uint32_t val;
+} gpio_glitch_filter_chn_reg_t;
+
+
+/** Group: Etm Configure Registers */
+/** Type of etm_event_chn_cfg register
+ *  Etm Config register of Channeln
+ */
+typedef union {
+    struct {
+        /** etm_ch0_event_sel : R/W; bitpos: [4:0]; default: 0;
+         *  Etm event channel select gpio.
+         */
+        uint32_t etm_ch0_event_sel:5;
+        uint32_t reserved_5:2;
+        /** etm_ch0_event_en : R/W; bitpos: [7]; default: 0;
+         *  Etm event send enable bit.
+         */
+        uint32_t etm_ch0_event_en:1;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} gpio_etm_event_chn_cfg_reg_t;
+
+/** Type of etm_task_p0_cfg register
+ *  Etm Configure Register to decide which GPIO been chosen
+ */
+typedef union {
+    struct {
+        /** etm_task_gpio0_en : R/W; bitpos: [0]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio0_en:1;
+        /** etm_task_gpio0_sel : R/W; bitpos: [3:1]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio0_sel:3;
+        uint32_t reserved_4:4;
+        /** etm_task_gpio1_en : R/W; bitpos: [8]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio1_en:1;
+        /** etm_task_gpio1_sel : R/W; bitpos: [11:9]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio1_sel:3;
+        uint32_t reserved_12:4;
+        /** etm_task_gpio2_en : R/W; bitpos: [16]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio2_en:1;
+        /** etm_task_gpio2_sel : R/W; bitpos: [19:17]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio2_sel:3;
+        uint32_t reserved_20:4;
+        /** etm_task_gpio3_en : R/W; bitpos: [24]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio3_en:1;
+        /** etm_task_gpio3_sel : R/W; bitpos: [27:25]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio3_sel:3;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} gpio_etm_task_p0_cfg_reg_t;
+
+/** Type of etm_task_p1_cfg register
+ *  Etm Configure Register to decide which GPIO been chosen
+ */
+typedef union {
+    struct {
+        /** etm_task_gpio4_en : R/W; bitpos: [0]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio4_en:1;
+        /** etm_task_gpio4_sel : R/W; bitpos: [3:1]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio4_sel:3;
+        uint32_t reserved_4:4;
+        /** etm_task_gpio5_en : R/W; bitpos: [8]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio5_en:1;
+        /** etm_task_gpio5_sel : R/W; bitpos: [11:9]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio5_sel:3;
+        uint32_t reserved_12:4;
+        /** etm_task_gpio6_en : R/W; bitpos: [16]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio6_en:1;
+        /** etm_task_gpio6_sel : R/W; bitpos: [19:17]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio6_sel:3;
+        uint32_t reserved_20:4;
+        /** etm_task_gpio7_en : R/W; bitpos: [24]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio7_en:1;
+        /** etm_task_gpio7_sel : R/W; bitpos: [27:25]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio7_sel:3;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} gpio_etm_task_p1_cfg_reg_t;
+
+/** Type of etm_task_p2_cfg register
+ *  Etm Configure Register to decide which GPIO been chosen
+ */
+typedef union {
+    struct {
+        /** etm_task_gpio8_en : R/W; bitpos: [0]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio8_en:1;
+        /** etm_task_gpio8_sel : R/W; bitpos: [3:1]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio8_sel:3;
+        uint32_t reserved_4:4;
+        /** etm_task_gpio9_en : R/W; bitpos: [8]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio9_en:1;
+        /** etm_task_gpio9_sel : R/W; bitpos: [11:9]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio9_sel:3;
+        uint32_t reserved_12:4;
+        /** etm_task_gpio10_en : R/W; bitpos: [16]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio10_en:1;
+        /** etm_task_gpio10_sel : R/W; bitpos: [19:17]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio10_sel:3;
+        uint32_t reserved_20:4;
+        /** etm_task_gpio11_en : R/W; bitpos: [24]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio11_en:1;
+        /** etm_task_gpio11_sel : R/W; bitpos: [27:25]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio11_sel:3;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} gpio_etm_task_p2_cfg_reg_t;
+
+/** Type of etm_task_p3_cfg register
+ *  Etm Configure Register to decide which GPIO been chosen
+ */
+typedef union {
+    struct {
+        /** etm_task_gpio12_en : R/W; bitpos: [0]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio12_en:1;
+        /** etm_task_gpio12_sel : R/W; bitpos: [3:1]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio12_sel:3;
+        uint32_t reserved_4:4;
+        /** etm_task_gpio13_en : R/W; bitpos: [8]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio13_en:1;
+        /** etm_task_gpio13_sel : R/W; bitpos: [11:9]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio13_sel:3;
+        uint32_t reserved_12:4;
+        /** etm_task_gpio14_en : R/W; bitpos: [16]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio14_en:1;
+        /** etm_task_gpio14_sel : R/W; bitpos: [19:17]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio14_sel:3;
+        uint32_t reserved_20:4;
+        /** etm_task_gpio15_en : R/W; bitpos: [24]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio15_en:1;
+        /** etm_task_gpio15_sel : R/W; bitpos: [27:25]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio15_sel:3;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} gpio_etm_task_p3_cfg_reg_t;
+
+/** Type of etm_task_p4_cfg register
+ *  Etm Configure Register to decide which GPIO been chosen
+ */
+typedef union {
+    struct {
+        /** etm_task_gpio16_en : R/W; bitpos: [0]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio16_en:1;
+        /** etm_task_gpio16_sel : R/W; bitpos: [3:1]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio16_sel:3;
+        uint32_t reserved_4:4;
+        /** etm_task_gpio17_en : R/W; bitpos: [8]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio17_en:1;
+        /** etm_task_gpio17_sel : R/W; bitpos: [11:9]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio17_sel:3;
+        uint32_t reserved_12:4;
+        /** etm_task_gpio18_en : R/W; bitpos: [16]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio18_en:1;
+        /** etm_task_gpio18_sel : R/W; bitpos: [19:17]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio18_sel:3;
+        uint32_t reserved_20:4;
+        /** etm_task_gpio19_en : R/W; bitpos: [24]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio19_en:1;
+        /** etm_task_gpio19_sel : R/W; bitpos: [27:25]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio19_sel:3;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} gpio_etm_task_p4_cfg_reg_t;
+
+/** Type of etm_task_p5_cfg register
+ *  Etm Configure Register to decide which GPIO been chosen
+ */
+typedef union {
+    struct {
+        /** etm_task_gpio20_en : R/W; bitpos: [0]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio20_en:1;
+        /** etm_task_gpio20_sel : R/W; bitpos: [3:1]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio20_sel:3;
+        uint32_t reserved_4:4;
+        /** etm_task_gpio21_en : R/W; bitpos: [8]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio21_en:1;
+        /** etm_task_gpio21_sel : R/W; bitpos: [11:9]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio21_sel:3;
+        uint32_t reserved_12:4;
+        /** etm_task_gpio22_en : R/W; bitpos: [16]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio22_en:1;
+        /** etm_task_gpio22_sel : R/W; bitpos: [19:17]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio22_sel:3;
+        uint32_t reserved_20:4;
+        /** etm_task_gpio23_en : R/W; bitpos: [24]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio23_en:1;
+        /** etm_task_gpio23_sel : R/W; bitpos: [27:25]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio23_sel:3;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} gpio_etm_task_p5_cfg_reg_t;
+
+/** Type of etm_task_p6_cfg register
+ *  Etm Configure Register to decide which GPIO been chosen
+ */
+typedef union {
+    struct {
+        /** etm_task_gpio24_en : R/W; bitpos: [0]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio24_en:1;
+        /** etm_task_gpio24_sel : R/W; bitpos: [3:1]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio24_sel:3;
+        uint32_t reserved_4:4;
+        /** etm_task_gpio25_en : R/W; bitpos: [8]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio25_en:1;
+        /** etm_task_gpio25_sel : R/W; bitpos: [11:9]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio25_sel:3;
+        uint32_t reserved_12:4;
+        /** etm_task_gpio26_en : R/W; bitpos: [16]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio26_en:1;
+        /** etm_task_gpio26_sel : R/W; bitpos: [19:17]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio26_sel:3;
+        uint32_t reserved_20:4;
+        /** etm_task_gpio27_en : R/W; bitpos: [24]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio27_en:1;
+        /** etm_task_gpio27_sel : R/W; bitpos: [27:25]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio27_sel:3;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} gpio_etm_task_p6_cfg_reg_t;
+
+/** Type of etm_task_p7_cfg register
+ *  Etm Configure Register to decide which GPIO been chosen
+ */
+typedef union {
+    struct {
+        /** etm_task_gpio28_en : R/W; bitpos: [0]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio28_en:1;
+        /** etm_task_gpio28_sel : R/W; bitpos: [3:1]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio28_sel:3;
+        uint32_t reserved_4:4;
+        /** etm_task_gpio29_en : R/W; bitpos: [8]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio29_en:1;
+        /** etm_task_gpio29_sel : R/W; bitpos: [11:9]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio29_sel:3;
+        uint32_t reserved_12:4;
+        /** etm_task_gpio30_en : R/W; bitpos: [16]; default: 0;
+         *  Enable bit of GPIO response etm task.
+         */
+        uint32_t etm_task_gpio30_en:1;
+        /** etm_task_gpio30_sel : R/W; bitpos: [19:17]; default: 0;
+         *  GPIO choose a etm task channel.
+         */
+        uint32_t etm_task_gpio30_sel:3;
+        uint32_t reserved_20:12;
+    };
+    uint32_t val;
+} gpio_etm_task_p7_cfg_reg_t;
+
+
+/** Group: Version Register */
+/** Type of version register
+ *  Version Control Register
+ */
+typedef union {
+    struct {
+        /** gpio_ext_date : R/W; bitpos: [27:0]; default: 35663952;
+         *  Version control register.
+         */
+        uint32_t gpio_ext_date:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} gpio_ext_version_reg_t;
+
+
+typedef struct gpio_sd_dev_t {
+    volatile gpio_sigmadelta_chn_reg_t channel[4];
+    uint32_t reserved_010[4];
+    volatile gpio_sigmadelta_clock_gate_reg_t clock_gate;
+    volatile gpio_sigmadelta_misc_reg_t misc;
+} gpio_sd_dev_t;
+
+typedef struct {
+    volatile gpio_glitch_filter_chn_reg_t glitch_filter_chn[8];
+} gpio_glitch_filter_dev_t;
+
+typedef struct {
+    volatile gpio_etm_event_chn_cfg_reg_t event_chn_cfg[8];
+    uint32_t reserved_080[8];
+    volatile gpio_etm_task_p0_cfg_reg_t etm_task_p0_cfg;
+    volatile gpio_etm_task_p1_cfg_reg_t etm_task_p1_cfg;
+    volatile gpio_etm_task_p2_cfg_reg_t etm_task_p2_cfg;
+    volatile gpio_etm_task_p3_cfg_reg_t etm_task_p3_cfg;
+    volatile gpio_etm_task_p4_cfg_reg_t etm_task_p4_cfg;
+    volatile gpio_etm_task_p5_cfg_reg_t etm_task_p5_cfg;
+    volatile gpio_etm_task_p6_cfg_reg_t etm_task_p6_cfg;
+    volatile gpio_etm_task_p7_cfg_reg_t etm_task_p7_cfg;
+} gpio_etm_dev_t;
+
+typedef struct gpio_ext_dev_t {
+    volatile gpio_sd_dev_t sigma_delta;
+    uint32_t reserved_028[2];
+    volatile gpio_glitch_filter_dev_t glitch_filter;
+    uint32_t reserved_050[4];
+    volatile gpio_etm_dev_t etm;
+    uint32_t reserved_0c0[15];
+    volatile gpio_ext_version_reg_t version;
+} gpio_ext_dev_t;
+
+extern gpio_sd_dev_t SDM;
+extern gpio_glitch_filter_dev_t GLITCH_FILTER;
+extern gpio_etm_dev_t GPIO_ETM;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(gpio_ext_dev_t) == 0x100, "Invalid size of gpio_ext_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/gpio_reg.h b/components/soc/esp32c6/include/soc/gpio_reg.h
new file mode 100644
index 0000000000..ab26c59dc9
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/gpio_reg.h
@@ -0,0 +1,6275 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** GPIO_BT_SELECT_REG register
+ *  GPIO bit select register
+ */
+#define GPIO_BT_SELECT_REG (DR_REG_GPIO_BASE + 0x0)
+/** GPIO_BT_SEL : R/W; bitpos: [31:0]; default: 0;
+ *  GPIO bit select register
+ */
+#define GPIO_BT_SEL    0xFFFFFFFFU
+#define GPIO_BT_SEL_M  (GPIO_BT_SEL_V << GPIO_BT_SEL_S)
+#define GPIO_BT_SEL_V  0xFFFFFFFFU
+#define GPIO_BT_SEL_S  0
+
+/** GPIO_OUT_REG register
+ *  GPIO output register for GPIO0-31
+ */
+#define GPIO_OUT_REG (DR_REG_GPIO_BASE + 0x4)
+/** GPIO_OUT_DATA_ORIG : R/W/SC/WTC; bitpos: [31:0]; default: 0;
+ *  GPIO output register for GPIO0-31
+ */
+#define GPIO_OUT_DATA_ORIG    0xFFFFFFFFU
+#define GPIO_OUT_DATA_ORIG_M  (GPIO_OUT_DATA_ORIG_V << GPIO_OUT_DATA_ORIG_S)
+#define GPIO_OUT_DATA_ORIG_V  0xFFFFFFFFU
+#define GPIO_OUT_DATA_ORIG_S  0
+
+/** GPIO_OUT_W1TS_REG register
+ *  GPIO output set register for GPIO0-31
+ */
+#define GPIO_OUT_W1TS_REG (DR_REG_GPIO_BASE + 0x8)
+/** GPIO_OUT_W1TS : WT; bitpos: [31:0]; default: 0;
+ *  GPIO output set register for GPIO0-31
+ */
+#define GPIO_OUT_W1TS    0xFFFFFFFFU
+#define GPIO_OUT_W1TS_M  (GPIO_OUT_W1TS_V << GPIO_OUT_W1TS_S)
+#define GPIO_OUT_W1TS_V  0xFFFFFFFFU
+#define GPIO_OUT_W1TS_S  0
+
+/** GPIO_OUT_W1TC_REG register
+ *  GPIO output clear register for GPIO0-31
+ */
+#define GPIO_OUT_W1TC_REG (DR_REG_GPIO_BASE + 0xc)
+/** GPIO_OUT_W1TC : WT; bitpos: [31:0]; default: 0;
+ *  GPIO output clear register for GPIO0-31
+ */
+#define GPIO_OUT_W1TC    0xFFFFFFFFU
+#define GPIO_OUT_W1TC_M  (GPIO_OUT_W1TC_V << GPIO_OUT_W1TC_S)
+#define GPIO_OUT_W1TC_V  0xFFFFFFFFU
+#define GPIO_OUT_W1TC_S  0
+
+/** GPIO_OUT1_REG register
+ *  GPIO output register for GPIO32-34
+ */
+#define GPIO_OUT1_REG (DR_REG_GPIO_BASE + 0x10)
+/** GPIO_OUT1_DATA_ORIG : R/W/SC/WTC; bitpos: [2:0]; default: 0;
+ *  GPIO output register for GPIO32-34
+ */
+#define GPIO_OUT1_DATA_ORIG    0x00000007U
+#define GPIO_OUT1_DATA_ORIG_M  (GPIO_OUT1_DATA_ORIG_V << GPIO_OUT1_DATA_ORIG_S)
+#define GPIO_OUT1_DATA_ORIG_V  0x00000007U
+#define GPIO_OUT1_DATA_ORIG_S  0
+
+/** GPIO_OUT1_W1TS_REG register
+ *  GPIO output set register for GPIO32-34
+ */
+#define GPIO_OUT1_W1TS_REG (DR_REG_GPIO_BASE + 0x14)
+/** GPIO_OUT1_W1TS : WT; bitpos: [2:0]; default: 0;
+ *  GPIO output set register for GPIO32-34
+ */
+#define GPIO_OUT1_W1TS    0x00000007U
+#define GPIO_OUT1_W1TS_M  (GPIO_OUT1_W1TS_V << GPIO_OUT1_W1TS_S)
+#define GPIO_OUT1_W1TS_V  0x00000007U
+#define GPIO_OUT1_W1TS_S  0
+
+/** GPIO_OUT1_W1TC_REG register
+ *  GPIO output clear register for GPIO32-34
+ */
+#define GPIO_OUT1_W1TC_REG (DR_REG_GPIO_BASE + 0x18)
+/** GPIO_OUT1_W1TC : WT; bitpos: [2:0]; default: 0;
+ *  GPIO output clear register for GPIO32-34
+ */
+#define GPIO_OUT1_W1TC    0x00000007U
+#define GPIO_OUT1_W1TC_M  (GPIO_OUT1_W1TC_V << GPIO_OUT1_W1TC_S)
+#define GPIO_OUT1_W1TC_V  0x00000007U
+#define GPIO_OUT1_W1TC_S  0
+
+/** GPIO_SDIO_SELECT_REG register
+ *  GPIO sdio select register
+ */
+#define GPIO_SDIO_SELECT_REG (DR_REG_GPIO_BASE + 0x1c)
+/** GPIO_SDIO_SEL : R/W; bitpos: [7:0]; default: 0;
+ *  GPIO sdio select register
+ */
+#define GPIO_SDIO_SEL    0x000000FFU
+#define GPIO_SDIO_SEL_M  (GPIO_SDIO_SEL_V << GPIO_SDIO_SEL_S)
+#define GPIO_SDIO_SEL_V  0x000000FFU
+#define GPIO_SDIO_SEL_S  0
+
+/** GPIO_ENABLE_REG register
+ *  GPIO output enable register for GPIO0-31
+ */
+#define GPIO_ENABLE_REG (DR_REG_GPIO_BASE + 0x20)
+/** GPIO_ENABLE_DATA : R/W/WTC; bitpos: [31:0]; default: 0;
+ *  GPIO output enable register for GPIO0-31
+ */
+#define GPIO_ENABLE_DATA    0xFFFFFFFFU
+#define GPIO_ENABLE_DATA_M  (GPIO_ENABLE_DATA_V << GPIO_ENABLE_DATA_S)
+#define GPIO_ENABLE_DATA_V  0xFFFFFFFFU
+#define GPIO_ENABLE_DATA_S  0
+
+/** GPIO_ENABLE_W1TS_REG register
+ *  GPIO output enable set register for GPIO0-31
+ */
+#define GPIO_ENABLE_W1TS_REG (DR_REG_GPIO_BASE + 0x24)
+/** GPIO_ENABLE_W1TS : WT; bitpos: [31:0]; default: 0;
+ *  GPIO output enable set register for GPIO0-31
+ */
+#define GPIO_ENABLE_W1TS    0xFFFFFFFFU
+#define GPIO_ENABLE_W1TS_M  (GPIO_ENABLE_W1TS_V << GPIO_ENABLE_W1TS_S)
+#define GPIO_ENABLE_W1TS_V  0xFFFFFFFFU
+#define GPIO_ENABLE_W1TS_S  0
+
+/** GPIO_ENABLE_W1TC_REG register
+ *  GPIO output enable clear register for GPIO0-31
+ */
+#define GPIO_ENABLE_W1TC_REG (DR_REG_GPIO_BASE + 0x28)
+/** GPIO_ENABLE_W1TC : WT; bitpos: [31:0]; default: 0;
+ *  GPIO output enable clear register for GPIO0-31
+ */
+#define GPIO_ENABLE_W1TC    0xFFFFFFFFU
+#define GPIO_ENABLE_W1TC_M  (GPIO_ENABLE_W1TC_V << GPIO_ENABLE_W1TC_S)
+#define GPIO_ENABLE_W1TC_V  0xFFFFFFFFU
+#define GPIO_ENABLE_W1TC_S  0
+
+/** GPIO_ENABLE1_REG register
+ *  GPIO output enable register for GPIO32-34
+ */
+#define GPIO_ENABLE1_REG (DR_REG_GPIO_BASE + 0x2c)
+/** GPIO_ENABLE1_DATA : R/W/WTC; bitpos: [2:0]; default: 0;
+ *  GPIO output enable register for GPIO32-34
+ */
+#define GPIO_ENABLE1_DATA    0x00000007U
+#define GPIO_ENABLE1_DATA_M  (GPIO_ENABLE1_DATA_V << GPIO_ENABLE1_DATA_S)
+#define GPIO_ENABLE1_DATA_V  0x00000007U
+#define GPIO_ENABLE1_DATA_S  0
+
+/** GPIO_ENABLE1_W1TS_REG register
+ *  GPIO output enable set register for GPIO32-34
+ */
+#define GPIO_ENABLE1_W1TS_REG (DR_REG_GPIO_BASE + 0x30)
+/** GPIO_ENABLE1_W1TS : WT; bitpos: [2:0]; default: 0;
+ *  GPIO output enable set register for GPIO32-34
+ */
+#define GPIO_ENABLE1_W1TS    0x00000007U
+#define GPIO_ENABLE1_W1TS_M  (GPIO_ENABLE1_W1TS_V << GPIO_ENABLE1_W1TS_S)
+#define GPIO_ENABLE1_W1TS_V  0x00000007U
+#define GPIO_ENABLE1_W1TS_S  0
+
+/** GPIO_ENABLE1_W1TC_REG register
+ *  GPIO output enable clear register for GPIO32-34
+ */
+#define GPIO_ENABLE1_W1TC_REG (DR_REG_GPIO_BASE + 0x34)
+/** GPIO_ENABLE1_W1TC : WT; bitpos: [2:0]; default: 0;
+ *  GPIO output enable clear register for GPIO32-34
+ */
+#define GPIO_ENABLE1_W1TC    0x00000007U
+#define GPIO_ENABLE1_W1TC_M  (GPIO_ENABLE1_W1TC_V << GPIO_ENABLE1_W1TC_S)
+#define GPIO_ENABLE1_W1TC_V  0x00000007U
+#define GPIO_ENABLE1_W1TC_S  0
+
+/** GPIO_STRAP_REG register
+ *  pad strapping register
+ */
+#define GPIO_STRAP_REG (DR_REG_GPIO_BASE + 0x38)
+/** GPIO_STRAPPING : RO; bitpos: [15:0]; default: 0;
+ *  pad strapping register
+ */
+#define GPIO_STRAPPING    0x0000FFFFU
+#define GPIO_STRAPPING_M  (GPIO_STRAPPING_V << GPIO_STRAPPING_S)
+#define GPIO_STRAPPING_V  0x0000FFFFU
+#define GPIO_STRAPPING_S  0
+
+/** GPIO_IN_REG register
+ *  GPIO input register for GPIO0-31
+ */
+#define GPIO_IN_REG (DR_REG_GPIO_BASE + 0x3c)
+/** GPIO_IN_DATA_NEXT : RO; bitpos: [31:0]; default: 0;
+ *  GPIO input register for GPIO0-31
+ */
+#define GPIO_IN_DATA_NEXT    0xFFFFFFFFU
+#define GPIO_IN_DATA_NEXT_M  (GPIO_IN_DATA_NEXT_V << GPIO_IN_DATA_NEXT_S)
+#define GPIO_IN_DATA_NEXT_V  0xFFFFFFFFU
+#define GPIO_IN_DATA_NEXT_S  0
+
+/** GPIO_IN1_REG register
+ *  GPIO input register for GPIO32-34
+ */
+#define GPIO_IN1_REG (DR_REG_GPIO_BASE + 0x40)
+/** GPIO_IN1_DATA_NEXT : RO; bitpos: [2:0]; default: 0;
+ *  GPIO input register for GPIO32-34
+ */
+#define GPIO_IN1_DATA_NEXT    0x00000007U
+#define GPIO_IN1_DATA_NEXT_M  (GPIO_IN1_DATA_NEXT_V << GPIO_IN1_DATA_NEXT_S)
+#define GPIO_IN1_DATA_NEXT_V  0x00000007U
+#define GPIO_IN1_DATA_NEXT_S  0
+
+/** GPIO_STATUS_REG register
+ *  GPIO interrupt status register for GPIO0-31
+ */
+#define GPIO_STATUS_REG (DR_REG_GPIO_BASE + 0x44)
+/** GPIO_STATUS_INTERRUPT : R/W/WTC; bitpos: [31:0]; default: 0;
+ *  GPIO interrupt status register for GPIO0-31
+ */
+#define GPIO_STATUS_INTERRUPT    0xFFFFFFFFU
+#define GPIO_STATUS_INTERRUPT_M  (GPIO_STATUS_INTERRUPT_V << GPIO_STATUS_INTERRUPT_S)
+#define GPIO_STATUS_INTERRUPT_V  0xFFFFFFFFU
+#define GPIO_STATUS_INTERRUPT_S  0
+
+/** GPIO_STATUS_W1TS_REG register
+ *  GPIO interrupt status set register for GPIO0-31
+ */
+#define GPIO_STATUS_W1TS_REG (DR_REG_GPIO_BASE + 0x48)
+/** GPIO_STATUS_W1TS : WT; bitpos: [31:0]; default: 0;
+ *  GPIO interrupt status set register for GPIO0-31
+ */
+#define GPIO_STATUS_W1TS    0xFFFFFFFFU
+#define GPIO_STATUS_W1TS_M  (GPIO_STATUS_W1TS_V << GPIO_STATUS_W1TS_S)
+#define GPIO_STATUS_W1TS_V  0xFFFFFFFFU
+#define GPIO_STATUS_W1TS_S  0
+
+/** GPIO_STATUS_W1TC_REG register
+ *  GPIO interrupt status clear register for GPIO0-31
+ */
+#define GPIO_STATUS_W1TC_REG (DR_REG_GPIO_BASE + 0x4c)
+/** GPIO_STATUS_W1TC : WT; bitpos: [31:0]; default: 0;
+ *  GPIO interrupt status clear register for GPIO0-31
+ */
+#define GPIO_STATUS_W1TC    0xFFFFFFFFU
+#define GPIO_STATUS_W1TC_M  (GPIO_STATUS_W1TC_V << GPIO_STATUS_W1TC_S)
+#define GPIO_STATUS_W1TC_V  0xFFFFFFFFU
+#define GPIO_STATUS_W1TC_S  0
+
+/** GPIO_STATUS1_REG register
+ *  GPIO interrupt status register for GPIO32-34
+ */
+#define GPIO_STATUS1_REG (DR_REG_GPIO_BASE + 0x50)
+/** GPIO_STATUS1_INTERRUPT : R/W/WTC; bitpos: [2:0]; default: 0;
+ *  GPIO interrupt status register for GPIO32-34
+ */
+#define GPIO_STATUS1_INTERRUPT    0x00000007U
+#define GPIO_STATUS1_INTERRUPT_M  (GPIO_STATUS1_INTERRUPT_V << GPIO_STATUS1_INTERRUPT_S)
+#define GPIO_STATUS1_INTERRUPT_V  0x00000007U
+#define GPIO_STATUS1_INTERRUPT_S  0
+
+/** GPIO_STATUS1_W1TS_REG register
+ *  GPIO interrupt status set register for GPIO32-34
+ */
+#define GPIO_STATUS1_W1TS_REG (DR_REG_GPIO_BASE + 0x54)
+/** GPIO_STATUS1_W1TS : WT; bitpos: [2:0]; default: 0;
+ *  GPIO interrupt status set register for GPIO32-34
+ */
+#define GPIO_STATUS1_W1TS    0x00000007U
+#define GPIO_STATUS1_W1TS_M  (GPIO_STATUS1_W1TS_V << GPIO_STATUS1_W1TS_S)
+#define GPIO_STATUS1_W1TS_V  0x00000007U
+#define GPIO_STATUS1_W1TS_S  0
+
+/** GPIO_STATUS1_W1TC_REG register
+ *  GPIO interrupt status clear register for GPIO32-34
+ */
+#define GPIO_STATUS1_W1TC_REG (DR_REG_GPIO_BASE + 0x58)
+/** GPIO_STATUS1_W1TC : WT; bitpos: [2:0]; default: 0;
+ *  GPIO interrupt status clear register for GPIO32-34
+ */
+#define GPIO_STATUS1_W1TC    0x00000007U
+#define GPIO_STATUS1_W1TC_M  (GPIO_STATUS1_W1TC_V << GPIO_STATUS1_W1TC_S)
+#define GPIO_STATUS1_W1TC_V  0x00000007U
+#define GPIO_STATUS1_W1TC_S  0
+
+/** GPIO_PCPU_INT_REG register
+ *  GPIO PRO_CPU interrupt status register for GPIO0-31
+ */
+#define GPIO_PCPU_INT_REG (DR_REG_GPIO_BASE + 0x5c)
+/** GPIO_PROCPU_INT : RO; bitpos: [31:0]; default: 0;
+ *  GPIO PRO_CPU interrupt status register for GPIO0-31
+ */
+#define GPIO_PROCPU_INT    0xFFFFFFFFU
+#define GPIO_PROCPU_INT_M  (GPIO_PROCPU_INT_V << GPIO_PROCPU_INT_S)
+#define GPIO_PROCPU_INT_V  0xFFFFFFFFU
+#define GPIO_PROCPU_INT_S  0
+
+/** GPIO_PCPU_NMI_INT_REG register
+ *  GPIO PRO_CPU(not shielded) interrupt status register for GPIO0-31
+ */
+#define GPIO_PCPU_NMI_INT_REG (DR_REG_GPIO_BASE + 0x60)
+/** GPIO_PROCPU_NMI_INT : RO; bitpos: [31:0]; default: 0;
+ *  GPIO PRO_CPU(not shielded) interrupt status register for GPIO0-31
+ */
+#define GPIO_PROCPU_NMI_INT    0xFFFFFFFFU
+#define GPIO_PROCPU_NMI_INT_M  (GPIO_PROCPU_NMI_INT_V << GPIO_PROCPU_NMI_INT_S)
+#define GPIO_PROCPU_NMI_INT_V  0xFFFFFFFFU
+#define GPIO_PROCPU_NMI_INT_S  0
+
+/** GPIO_CPUSDIO_INT_REG register
+ *  GPIO CPUSDIO interrupt status register for GPIO0-31
+ */
+#define GPIO_CPUSDIO_INT_REG (DR_REG_GPIO_BASE + 0x64)
+/** GPIO_SDIO_INT : RO; bitpos: [31:0]; default: 0;
+ *  GPIO CPUSDIO interrupt status register for GPIO0-31
+ */
+#define GPIO_SDIO_INT    0xFFFFFFFFU
+#define GPIO_SDIO_INT_M  (GPIO_SDIO_INT_V << GPIO_SDIO_INT_S)
+#define GPIO_SDIO_INT_V  0xFFFFFFFFU
+#define GPIO_SDIO_INT_S  0
+
+/** GPIO_PCPU_INT1_REG register
+ *  GPIO PRO_CPU interrupt status register for GPIO32-34
+ */
+#define GPIO_PCPU_INT1_REG (DR_REG_GPIO_BASE + 0x68)
+/** GPIO_PROCPU_INT1 : RO; bitpos: [2:0]; default: 0;
+ *  GPIO PRO_CPU interrupt status register for GPIO32-34
+ */
+#define GPIO_PROCPU_INT1    0x00000007U
+#define GPIO_PROCPU_INT1_M  (GPIO_PROCPU_INT1_V << GPIO_PROCPU_INT1_S)
+#define GPIO_PROCPU_INT1_V  0x00000007U
+#define GPIO_PROCPU_INT1_S  0
+
+/** GPIO_PCPU_NMI_INT1_REG register
+ *  GPIO PRO_CPU(not shielded) interrupt status register for GPIO32-34
+ */
+#define GPIO_PCPU_NMI_INT1_REG (DR_REG_GPIO_BASE + 0x6c)
+/** GPIO_PROCPU_NMI_INT1 : RO; bitpos: [2:0]; default: 0;
+ *  GPIO PRO_CPU(not shielded) interrupt status register for GPIO32-34
+ */
+#define GPIO_PROCPU_NMI_INT1    0x00000007U
+#define GPIO_PROCPU_NMI_INT1_M  (GPIO_PROCPU_NMI_INT1_V << GPIO_PROCPU_NMI_INT1_S)
+#define GPIO_PROCPU_NMI_INT1_V  0x00000007U
+#define GPIO_PROCPU_NMI_INT1_S  0
+
+/** GPIO_CPUSDIO_INT1_REG register
+ *  GPIO CPUSDIO interrupt status register for GPIO32-34
+ */
+#define GPIO_CPUSDIO_INT1_REG (DR_REG_GPIO_BASE + 0x70)
+/** GPIO_SDIO_INT1 : RO; bitpos: [2:0]; default: 0;
+ *  GPIO CPUSDIO interrupt status register for GPIO32-34
+ */
+#define GPIO_SDIO_INT1    0x00000007U
+#define GPIO_SDIO_INT1_M  (GPIO_SDIO_INT1_V << GPIO_SDIO_INT1_S)
+#define GPIO_SDIO_INT1_V  0x00000007U
+#define GPIO_SDIO_INT1_S  0
+
+/** GPIO_PIN0_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN0_REG (DR_REG_GPIO_BASE + 0x74)
+/** GPIO_PIN0_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN0_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN0_SYNC2_BYPASS_M  (GPIO_PIN0_SYNC2_BYPASS_V << GPIO_PIN0_SYNC2_BYPASS_S)
+#define GPIO_PIN0_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN0_SYNC2_BYPASS_S  0
+/** GPIO_PIN0_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN0_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN0_PAD_DRIVER_M  (GPIO_PIN0_PAD_DRIVER_V << GPIO_PIN0_PAD_DRIVER_S)
+#define GPIO_PIN0_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN0_PAD_DRIVER_S  2
+/** GPIO_PIN0_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN0_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN0_SYNC1_BYPASS_M  (GPIO_PIN0_SYNC1_BYPASS_V << GPIO_PIN0_SYNC1_BYPASS_S)
+#define GPIO_PIN0_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN0_SYNC1_BYPASS_S  3
+/** GPIO_PIN0_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN0_INT_TYPE    0x00000007U
+#define GPIO_PIN0_INT_TYPE_M  (GPIO_PIN0_INT_TYPE_V << GPIO_PIN0_INT_TYPE_S)
+#define GPIO_PIN0_INT_TYPE_V  0x00000007U
+#define GPIO_PIN0_INT_TYPE_S  7
+/** GPIO_PIN0_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN0_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN0_WAKEUP_ENABLE_M  (GPIO_PIN0_WAKEUP_ENABLE_V << GPIO_PIN0_WAKEUP_ENABLE_S)
+#define GPIO_PIN0_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN0_WAKEUP_ENABLE_S  10
+/** GPIO_PIN0_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN0_CONFIG    0x00000003U
+#define GPIO_PIN0_CONFIG_M  (GPIO_PIN0_CONFIG_V << GPIO_PIN0_CONFIG_S)
+#define GPIO_PIN0_CONFIG_V  0x00000003U
+#define GPIO_PIN0_CONFIG_S  11
+/** GPIO_PIN0_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN0_INT_ENA    0x0000001FU
+#define GPIO_PIN0_INT_ENA_M  (GPIO_PIN0_INT_ENA_V << GPIO_PIN0_INT_ENA_S)
+#define GPIO_PIN0_INT_ENA_V  0x0000001FU
+#define GPIO_PIN0_INT_ENA_S  13
+
+/** GPIO_PIN1_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN1_REG (DR_REG_GPIO_BASE + 0x78)
+/** GPIO_PIN1_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN1_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN1_SYNC2_BYPASS_M  (GPIO_PIN1_SYNC2_BYPASS_V << GPIO_PIN1_SYNC2_BYPASS_S)
+#define GPIO_PIN1_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN1_SYNC2_BYPASS_S  0
+/** GPIO_PIN1_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN1_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN1_PAD_DRIVER_M  (GPIO_PIN1_PAD_DRIVER_V << GPIO_PIN1_PAD_DRIVER_S)
+#define GPIO_PIN1_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN1_PAD_DRIVER_S  2
+/** GPIO_PIN1_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN1_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN1_SYNC1_BYPASS_M  (GPIO_PIN1_SYNC1_BYPASS_V << GPIO_PIN1_SYNC1_BYPASS_S)
+#define GPIO_PIN1_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN1_SYNC1_BYPASS_S  3
+/** GPIO_PIN1_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN1_INT_TYPE    0x00000007U
+#define GPIO_PIN1_INT_TYPE_M  (GPIO_PIN1_INT_TYPE_V << GPIO_PIN1_INT_TYPE_S)
+#define GPIO_PIN1_INT_TYPE_V  0x00000007U
+#define GPIO_PIN1_INT_TYPE_S  7
+/** GPIO_PIN1_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN1_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN1_WAKEUP_ENABLE_M  (GPIO_PIN1_WAKEUP_ENABLE_V << GPIO_PIN1_WAKEUP_ENABLE_S)
+#define GPIO_PIN1_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN1_WAKEUP_ENABLE_S  10
+/** GPIO_PIN1_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN1_CONFIG    0x00000003U
+#define GPIO_PIN1_CONFIG_M  (GPIO_PIN1_CONFIG_V << GPIO_PIN1_CONFIG_S)
+#define GPIO_PIN1_CONFIG_V  0x00000003U
+#define GPIO_PIN1_CONFIG_S  11
+/** GPIO_PIN1_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN1_INT_ENA    0x0000001FU
+#define GPIO_PIN1_INT_ENA_M  (GPIO_PIN1_INT_ENA_V << GPIO_PIN1_INT_ENA_S)
+#define GPIO_PIN1_INT_ENA_V  0x0000001FU
+#define GPIO_PIN1_INT_ENA_S  13
+
+/** GPIO_PIN2_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN2_REG (DR_REG_GPIO_BASE + 0x7c)
+/** GPIO_PIN2_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN2_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN2_SYNC2_BYPASS_M  (GPIO_PIN2_SYNC2_BYPASS_V << GPIO_PIN2_SYNC2_BYPASS_S)
+#define GPIO_PIN2_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN2_SYNC2_BYPASS_S  0
+/** GPIO_PIN2_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN2_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN2_PAD_DRIVER_M  (GPIO_PIN2_PAD_DRIVER_V << GPIO_PIN2_PAD_DRIVER_S)
+#define GPIO_PIN2_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN2_PAD_DRIVER_S  2
+/** GPIO_PIN2_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN2_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN2_SYNC1_BYPASS_M  (GPIO_PIN2_SYNC1_BYPASS_V << GPIO_PIN2_SYNC1_BYPASS_S)
+#define GPIO_PIN2_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN2_SYNC1_BYPASS_S  3
+/** GPIO_PIN2_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN2_INT_TYPE    0x00000007U
+#define GPIO_PIN2_INT_TYPE_M  (GPIO_PIN2_INT_TYPE_V << GPIO_PIN2_INT_TYPE_S)
+#define GPIO_PIN2_INT_TYPE_V  0x00000007U
+#define GPIO_PIN2_INT_TYPE_S  7
+/** GPIO_PIN2_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN2_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN2_WAKEUP_ENABLE_M  (GPIO_PIN2_WAKEUP_ENABLE_V << GPIO_PIN2_WAKEUP_ENABLE_S)
+#define GPIO_PIN2_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN2_WAKEUP_ENABLE_S  10
+/** GPIO_PIN2_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN2_CONFIG    0x00000003U
+#define GPIO_PIN2_CONFIG_M  (GPIO_PIN2_CONFIG_V << GPIO_PIN2_CONFIG_S)
+#define GPIO_PIN2_CONFIG_V  0x00000003U
+#define GPIO_PIN2_CONFIG_S  11
+/** GPIO_PIN2_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN2_INT_ENA    0x0000001FU
+#define GPIO_PIN2_INT_ENA_M  (GPIO_PIN2_INT_ENA_V << GPIO_PIN2_INT_ENA_S)
+#define GPIO_PIN2_INT_ENA_V  0x0000001FU
+#define GPIO_PIN2_INT_ENA_S  13
+
+/** GPIO_PIN3_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN3_REG (DR_REG_GPIO_BASE + 0x80)
+/** GPIO_PIN3_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN3_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN3_SYNC2_BYPASS_M  (GPIO_PIN3_SYNC2_BYPASS_V << GPIO_PIN3_SYNC2_BYPASS_S)
+#define GPIO_PIN3_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN3_SYNC2_BYPASS_S  0
+/** GPIO_PIN3_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN3_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN3_PAD_DRIVER_M  (GPIO_PIN3_PAD_DRIVER_V << GPIO_PIN3_PAD_DRIVER_S)
+#define GPIO_PIN3_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN3_PAD_DRIVER_S  2
+/** GPIO_PIN3_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN3_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN3_SYNC1_BYPASS_M  (GPIO_PIN3_SYNC1_BYPASS_V << GPIO_PIN3_SYNC1_BYPASS_S)
+#define GPIO_PIN3_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN3_SYNC1_BYPASS_S  3
+/** GPIO_PIN3_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN3_INT_TYPE    0x00000007U
+#define GPIO_PIN3_INT_TYPE_M  (GPIO_PIN3_INT_TYPE_V << GPIO_PIN3_INT_TYPE_S)
+#define GPIO_PIN3_INT_TYPE_V  0x00000007U
+#define GPIO_PIN3_INT_TYPE_S  7
+/** GPIO_PIN3_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN3_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN3_WAKEUP_ENABLE_M  (GPIO_PIN3_WAKEUP_ENABLE_V << GPIO_PIN3_WAKEUP_ENABLE_S)
+#define GPIO_PIN3_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN3_WAKEUP_ENABLE_S  10
+/** GPIO_PIN3_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN3_CONFIG    0x00000003U
+#define GPIO_PIN3_CONFIG_M  (GPIO_PIN3_CONFIG_V << GPIO_PIN3_CONFIG_S)
+#define GPIO_PIN3_CONFIG_V  0x00000003U
+#define GPIO_PIN3_CONFIG_S  11
+/** GPIO_PIN3_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN3_INT_ENA    0x0000001FU
+#define GPIO_PIN3_INT_ENA_M  (GPIO_PIN3_INT_ENA_V << GPIO_PIN3_INT_ENA_S)
+#define GPIO_PIN3_INT_ENA_V  0x0000001FU
+#define GPIO_PIN3_INT_ENA_S  13
+
+/** GPIO_PIN4_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN4_REG (DR_REG_GPIO_BASE + 0x84)
+/** GPIO_PIN4_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN4_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN4_SYNC2_BYPASS_M  (GPIO_PIN4_SYNC2_BYPASS_V << GPIO_PIN4_SYNC2_BYPASS_S)
+#define GPIO_PIN4_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN4_SYNC2_BYPASS_S  0
+/** GPIO_PIN4_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN4_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN4_PAD_DRIVER_M  (GPIO_PIN4_PAD_DRIVER_V << GPIO_PIN4_PAD_DRIVER_S)
+#define GPIO_PIN4_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN4_PAD_DRIVER_S  2
+/** GPIO_PIN4_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN4_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN4_SYNC1_BYPASS_M  (GPIO_PIN4_SYNC1_BYPASS_V << GPIO_PIN4_SYNC1_BYPASS_S)
+#define GPIO_PIN4_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN4_SYNC1_BYPASS_S  3
+/** GPIO_PIN4_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN4_INT_TYPE    0x00000007U
+#define GPIO_PIN4_INT_TYPE_M  (GPIO_PIN4_INT_TYPE_V << GPIO_PIN4_INT_TYPE_S)
+#define GPIO_PIN4_INT_TYPE_V  0x00000007U
+#define GPIO_PIN4_INT_TYPE_S  7
+/** GPIO_PIN4_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN4_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN4_WAKEUP_ENABLE_M  (GPIO_PIN4_WAKEUP_ENABLE_V << GPIO_PIN4_WAKEUP_ENABLE_S)
+#define GPIO_PIN4_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN4_WAKEUP_ENABLE_S  10
+/** GPIO_PIN4_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN4_CONFIG    0x00000003U
+#define GPIO_PIN4_CONFIG_M  (GPIO_PIN4_CONFIG_V << GPIO_PIN4_CONFIG_S)
+#define GPIO_PIN4_CONFIG_V  0x00000003U
+#define GPIO_PIN4_CONFIG_S  11
+/** GPIO_PIN4_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN4_INT_ENA    0x0000001FU
+#define GPIO_PIN4_INT_ENA_M  (GPIO_PIN4_INT_ENA_V << GPIO_PIN4_INT_ENA_S)
+#define GPIO_PIN4_INT_ENA_V  0x0000001FU
+#define GPIO_PIN4_INT_ENA_S  13
+
+/** GPIO_PIN5_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN5_REG (DR_REG_GPIO_BASE + 0x88)
+/** GPIO_PIN5_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN5_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN5_SYNC2_BYPASS_M  (GPIO_PIN5_SYNC2_BYPASS_V << GPIO_PIN5_SYNC2_BYPASS_S)
+#define GPIO_PIN5_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN5_SYNC2_BYPASS_S  0
+/** GPIO_PIN5_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN5_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN5_PAD_DRIVER_M  (GPIO_PIN5_PAD_DRIVER_V << GPIO_PIN5_PAD_DRIVER_S)
+#define GPIO_PIN5_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN5_PAD_DRIVER_S  2
+/** GPIO_PIN5_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN5_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN5_SYNC1_BYPASS_M  (GPIO_PIN5_SYNC1_BYPASS_V << GPIO_PIN5_SYNC1_BYPASS_S)
+#define GPIO_PIN5_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN5_SYNC1_BYPASS_S  3
+/** GPIO_PIN5_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN5_INT_TYPE    0x00000007U
+#define GPIO_PIN5_INT_TYPE_M  (GPIO_PIN5_INT_TYPE_V << GPIO_PIN5_INT_TYPE_S)
+#define GPIO_PIN5_INT_TYPE_V  0x00000007U
+#define GPIO_PIN5_INT_TYPE_S  7
+/** GPIO_PIN5_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN5_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN5_WAKEUP_ENABLE_M  (GPIO_PIN5_WAKEUP_ENABLE_V << GPIO_PIN5_WAKEUP_ENABLE_S)
+#define GPIO_PIN5_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN5_WAKEUP_ENABLE_S  10
+/** GPIO_PIN5_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN5_CONFIG    0x00000003U
+#define GPIO_PIN5_CONFIG_M  (GPIO_PIN5_CONFIG_V << GPIO_PIN5_CONFIG_S)
+#define GPIO_PIN5_CONFIG_V  0x00000003U
+#define GPIO_PIN5_CONFIG_S  11
+/** GPIO_PIN5_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN5_INT_ENA    0x0000001FU
+#define GPIO_PIN5_INT_ENA_M  (GPIO_PIN5_INT_ENA_V << GPIO_PIN5_INT_ENA_S)
+#define GPIO_PIN5_INT_ENA_V  0x0000001FU
+#define GPIO_PIN5_INT_ENA_S  13
+
+/** GPIO_PIN6_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN6_REG (DR_REG_GPIO_BASE + 0x8c)
+/** GPIO_PIN6_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN6_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN6_SYNC2_BYPASS_M  (GPIO_PIN6_SYNC2_BYPASS_V << GPIO_PIN6_SYNC2_BYPASS_S)
+#define GPIO_PIN6_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN6_SYNC2_BYPASS_S  0
+/** GPIO_PIN6_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN6_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN6_PAD_DRIVER_M  (GPIO_PIN6_PAD_DRIVER_V << GPIO_PIN6_PAD_DRIVER_S)
+#define GPIO_PIN6_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN6_PAD_DRIVER_S  2
+/** GPIO_PIN6_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN6_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN6_SYNC1_BYPASS_M  (GPIO_PIN6_SYNC1_BYPASS_V << GPIO_PIN6_SYNC1_BYPASS_S)
+#define GPIO_PIN6_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN6_SYNC1_BYPASS_S  3
+/** GPIO_PIN6_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN6_INT_TYPE    0x00000007U
+#define GPIO_PIN6_INT_TYPE_M  (GPIO_PIN6_INT_TYPE_V << GPIO_PIN6_INT_TYPE_S)
+#define GPIO_PIN6_INT_TYPE_V  0x00000007U
+#define GPIO_PIN6_INT_TYPE_S  7
+/** GPIO_PIN6_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN6_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN6_WAKEUP_ENABLE_M  (GPIO_PIN6_WAKEUP_ENABLE_V << GPIO_PIN6_WAKEUP_ENABLE_S)
+#define GPIO_PIN6_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN6_WAKEUP_ENABLE_S  10
+/** GPIO_PIN6_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN6_CONFIG    0x00000003U
+#define GPIO_PIN6_CONFIG_M  (GPIO_PIN6_CONFIG_V << GPIO_PIN6_CONFIG_S)
+#define GPIO_PIN6_CONFIG_V  0x00000003U
+#define GPIO_PIN6_CONFIG_S  11
+/** GPIO_PIN6_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN6_INT_ENA    0x0000001FU
+#define GPIO_PIN6_INT_ENA_M  (GPIO_PIN6_INT_ENA_V << GPIO_PIN6_INT_ENA_S)
+#define GPIO_PIN6_INT_ENA_V  0x0000001FU
+#define GPIO_PIN6_INT_ENA_S  13
+
+/** GPIO_PIN7_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN7_REG (DR_REG_GPIO_BASE + 0x90)
+/** GPIO_PIN7_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN7_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN7_SYNC2_BYPASS_M  (GPIO_PIN7_SYNC2_BYPASS_V << GPIO_PIN7_SYNC2_BYPASS_S)
+#define GPIO_PIN7_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN7_SYNC2_BYPASS_S  0
+/** GPIO_PIN7_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN7_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN7_PAD_DRIVER_M  (GPIO_PIN7_PAD_DRIVER_V << GPIO_PIN7_PAD_DRIVER_S)
+#define GPIO_PIN7_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN7_PAD_DRIVER_S  2
+/** GPIO_PIN7_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN7_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN7_SYNC1_BYPASS_M  (GPIO_PIN7_SYNC1_BYPASS_V << GPIO_PIN7_SYNC1_BYPASS_S)
+#define GPIO_PIN7_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN7_SYNC1_BYPASS_S  3
+/** GPIO_PIN7_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN7_INT_TYPE    0x00000007U
+#define GPIO_PIN7_INT_TYPE_M  (GPIO_PIN7_INT_TYPE_V << GPIO_PIN7_INT_TYPE_S)
+#define GPIO_PIN7_INT_TYPE_V  0x00000007U
+#define GPIO_PIN7_INT_TYPE_S  7
+/** GPIO_PIN7_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN7_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN7_WAKEUP_ENABLE_M  (GPIO_PIN7_WAKEUP_ENABLE_V << GPIO_PIN7_WAKEUP_ENABLE_S)
+#define GPIO_PIN7_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN7_WAKEUP_ENABLE_S  10
+/** GPIO_PIN7_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN7_CONFIG    0x00000003U
+#define GPIO_PIN7_CONFIG_M  (GPIO_PIN7_CONFIG_V << GPIO_PIN7_CONFIG_S)
+#define GPIO_PIN7_CONFIG_V  0x00000003U
+#define GPIO_PIN7_CONFIG_S  11
+/** GPIO_PIN7_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN7_INT_ENA    0x0000001FU
+#define GPIO_PIN7_INT_ENA_M  (GPIO_PIN7_INT_ENA_V << GPIO_PIN7_INT_ENA_S)
+#define GPIO_PIN7_INT_ENA_V  0x0000001FU
+#define GPIO_PIN7_INT_ENA_S  13
+
+/** GPIO_PIN8_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN8_REG (DR_REG_GPIO_BASE + 0x94)
+/** GPIO_PIN8_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN8_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN8_SYNC2_BYPASS_M  (GPIO_PIN8_SYNC2_BYPASS_V << GPIO_PIN8_SYNC2_BYPASS_S)
+#define GPIO_PIN8_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN8_SYNC2_BYPASS_S  0
+/** GPIO_PIN8_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN8_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN8_PAD_DRIVER_M  (GPIO_PIN8_PAD_DRIVER_V << GPIO_PIN8_PAD_DRIVER_S)
+#define GPIO_PIN8_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN8_PAD_DRIVER_S  2
+/** GPIO_PIN8_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN8_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN8_SYNC1_BYPASS_M  (GPIO_PIN8_SYNC1_BYPASS_V << GPIO_PIN8_SYNC1_BYPASS_S)
+#define GPIO_PIN8_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN8_SYNC1_BYPASS_S  3
+/** GPIO_PIN8_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN8_INT_TYPE    0x00000007U
+#define GPIO_PIN8_INT_TYPE_M  (GPIO_PIN8_INT_TYPE_V << GPIO_PIN8_INT_TYPE_S)
+#define GPIO_PIN8_INT_TYPE_V  0x00000007U
+#define GPIO_PIN8_INT_TYPE_S  7
+/** GPIO_PIN8_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN8_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN8_WAKEUP_ENABLE_M  (GPIO_PIN8_WAKEUP_ENABLE_V << GPIO_PIN8_WAKEUP_ENABLE_S)
+#define GPIO_PIN8_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN8_WAKEUP_ENABLE_S  10
+/** GPIO_PIN8_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN8_CONFIG    0x00000003U
+#define GPIO_PIN8_CONFIG_M  (GPIO_PIN8_CONFIG_V << GPIO_PIN8_CONFIG_S)
+#define GPIO_PIN8_CONFIG_V  0x00000003U
+#define GPIO_PIN8_CONFIG_S  11
+/** GPIO_PIN8_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN8_INT_ENA    0x0000001FU
+#define GPIO_PIN8_INT_ENA_M  (GPIO_PIN8_INT_ENA_V << GPIO_PIN8_INT_ENA_S)
+#define GPIO_PIN8_INT_ENA_V  0x0000001FU
+#define GPIO_PIN8_INT_ENA_S  13
+
+/** GPIO_PIN9_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN9_REG (DR_REG_GPIO_BASE + 0x98)
+/** GPIO_PIN9_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN9_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN9_SYNC2_BYPASS_M  (GPIO_PIN9_SYNC2_BYPASS_V << GPIO_PIN9_SYNC2_BYPASS_S)
+#define GPIO_PIN9_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN9_SYNC2_BYPASS_S  0
+/** GPIO_PIN9_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN9_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN9_PAD_DRIVER_M  (GPIO_PIN9_PAD_DRIVER_V << GPIO_PIN9_PAD_DRIVER_S)
+#define GPIO_PIN9_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN9_PAD_DRIVER_S  2
+/** GPIO_PIN9_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN9_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN9_SYNC1_BYPASS_M  (GPIO_PIN9_SYNC1_BYPASS_V << GPIO_PIN9_SYNC1_BYPASS_S)
+#define GPIO_PIN9_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN9_SYNC1_BYPASS_S  3
+/** GPIO_PIN9_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN9_INT_TYPE    0x00000007U
+#define GPIO_PIN9_INT_TYPE_M  (GPIO_PIN9_INT_TYPE_V << GPIO_PIN9_INT_TYPE_S)
+#define GPIO_PIN9_INT_TYPE_V  0x00000007U
+#define GPIO_PIN9_INT_TYPE_S  7
+/** GPIO_PIN9_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN9_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN9_WAKEUP_ENABLE_M  (GPIO_PIN9_WAKEUP_ENABLE_V << GPIO_PIN9_WAKEUP_ENABLE_S)
+#define GPIO_PIN9_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN9_WAKEUP_ENABLE_S  10
+/** GPIO_PIN9_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN9_CONFIG    0x00000003U
+#define GPIO_PIN9_CONFIG_M  (GPIO_PIN9_CONFIG_V << GPIO_PIN9_CONFIG_S)
+#define GPIO_PIN9_CONFIG_V  0x00000003U
+#define GPIO_PIN9_CONFIG_S  11
+/** GPIO_PIN9_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN9_INT_ENA    0x0000001FU
+#define GPIO_PIN9_INT_ENA_M  (GPIO_PIN9_INT_ENA_V << GPIO_PIN9_INT_ENA_S)
+#define GPIO_PIN9_INT_ENA_V  0x0000001FU
+#define GPIO_PIN9_INT_ENA_S  13
+
+/** GPIO_PIN10_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN10_REG (DR_REG_GPIO_BASE + 0x9c)
+/** GPIO_PIN10_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN10_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN10_SYNC2_BYPASS_M  (GPIO_PIN10_SYNC2_BYPASS_V << GPIO_PIN10_SYNC2_BYPASS_S)
+#define GPIO_PIN10_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN10_SYNC2_BYPASS_S  0
+/** GPIO_PIN10_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN10_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN10_PAD_DRIVER_M  (GPIO_PIN10_PAD_DRIVER_V << GPIO_PIN10_PAD_DRIVER_S)
+#define GPIO_PIN10_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN10_PAD_DRIVER_S  2
+/** GPIO_PIN10_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN10_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN10_SYNC1_BYPASS_M  (GPIO_PIN10_SYNC1_BYPASS_V << GPIO_PIN10_SYNC1_BYPASS_S)
+#define GPIO_PIN10_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN10_SYNC1_BYPASS_S  3
+/** GPIO_PIN10_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN10_INT_TYPE    0x00000007U
+#define GPIO_PIN10_INT_TYPE_M  (GPIO_PIN10_INT_TYPE_V << GPIO_PIN10_INT_TYPE_S)
+#define GPIO_PIN10_INT_TYPE_V  0x00000007U
+#define GPIO_PIN10_INT_TYPE_S  7
+/** GPIO_PIN10_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN10_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN10_WAKEUP_ENABLE_M  (GPIO_PIN10_WAKEUP_ENABLE_V << GPIO_PIN10_WAKEUP_ENABLE_S)
+#define GPIO_PIN10_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN10_WAKEUP_ENABLE_S  10
+/** GPIO_PIN10_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN10_CONFIG    0x00000003U
+#define GPIO_PIN10_CONFIG_M  (GPIO_PIN10_CONFIG_V << GPIO_PIN10_CONFIG_S)
+#define GPIO_PIN10_CONFIG_V  0x00000003U
+#define GPIO_PIN10_CONFIG_S  11
+/** GPIO_PIN10_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN10_INT_ENA    0x0000001FU
+#define GPIO_PIN10_INT_ENA_M  (GPIO_PIN10_INT_ENA_V << GPIO_PIN10_INT_ENA_S)
+#define GPIO_PIN10_INT_ENA_V  0x0000001FU
+#define GPIO_PIN10_INT_ENA_S  13
+
+/** GPIO_PIN11_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN11_REG (DR_REG_GPIO_BASE + 0xa0)
+/** GPIO_PIN11_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN11_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN11_SYNC2_BYPASS_M  (GPIO_PIN11_SYNC2_BYPASS_V << GPIO_PIN11_SYNC2_BYPASS_S)
+#define GPIO_PIN11_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN11_SYNC2_BYPASS_S  0
+/** GPIO_PIN11_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN11_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN11_PAD_DRIVER_M  (GPIO_PIN11_PAD_DRIVER_V << GPIO_PIN11_PAD_DRIVER_S)
+#define GPIO_PIN11_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN11_PAD_DRIVER_S  2
+/** GPIO_PIN11_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN11_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN11_SYNC1_BYPASS_M  (GPIO_PIN11_SYNC1_BYPASS_V << GPIO_PIN11_SYNC1_BYPASS_S)
+#define GPIO_PIN11_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN11_SYNC1_BYPASS_S  3
+/** GPIO_PIN11_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN11_INT_TYPE    0x00000007U
+#define GPIO_PIN11_INT_TYPE_M  (GPIO_PIN11_INT_TYPE_V << GPIO_PIN11_INT_TYPE_S)
+#define GPIO_PIN11_INT_TYPE_V  0x00000007U
+#define GPIO_PIN11_INT_TYPE_S  7
+/** GPIO_PIN11_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN11_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN11_WAKEUP_ENABLE_M  (GPIO_PIN11_WAKEUP_ENABLE_V << GPIO_PIN11_WAKEUP_ENABLE_S)
+#define GPIO_PIN11_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN11_WAKEUP_ENABLE_S  10
+/** GPIO_PIN11_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN11_CONFIG    0x00000003U
+#define GPIO_PIN11_CONFIG_M  (GPIO_PIN11_CONFIG_V << GPIO_PIN11_CONFIG_S)
+#define GPIO_PIN11_CONFIG_V  0x00000003U
+#define GPIO_PIN11_CONFIG_S  11
+/** GPIO_PIN11_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN11_INT_ENA    0x0000001FU
+#define GPIO_PIN11_INT_ENA_M  (GPIO_PIN11_INT_ENA_V << GPIO_PIN11_INT_ENA_S)
+#define GPIO_PIN11_INT_ENA_V  0x0000001FU
+#define GPIO_PIN11_INT_ENA_S  13
+
+/** GPIO_PIN12_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN12_REG (DR_REG_GPIO_BASE + 0xa4)
+/** GPIO_PIN12_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN12_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN12_SYNC2_BYPASS_M  (GPIO_PIN12_SYNC2_BYPASS_V << GPIO_PIN12_SYNC2_BYPASS_S)
+#define GPIO_PIN12_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN12_SYNC2_BYPASS_S  0
+/** GPIO_PIN12_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN12_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN12_PAD_DRIVER_M  (GPIO_PIN12_PAD_DRIVER_V << GPIO_PIN12_PAD_DRIVER_S)
+#define GPIO_PIN12_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN12_PAD_DRIVER_S  2
+/** GPIO_PIN12_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN12_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN12_SYNC1_BYPASS_M  (GPIO_PIN12_SYNC1_BYPASS_V << GPIO_PIN12_SYNC1_BYPASS_S)
+#define GPIO_PIN12_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN12_SYNC1_BYPASS_S  3
+/** GPIO_PIN12_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN12_INT_TYPE    0x00000007U
+#define GPIO_PIN12_INT_TYPE_M  (GPIO_PIN12_INT_TYPE_V << GPIO_PIN12_INT_TYPE_S)
+#define GPIO_PIN12_INT_TYPE_V  0x00000007U
+#define GPIO_PIN12_INT_TYPE_S  7
+/** GPIO_PIN12_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN12_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN12_WAKEUP_ENABLE_M  (GPIO_PIN12_WAKEUP_ENABLE_V << GPIO_PIN12_WAKEUP_ENABLE_S)
+#define GPIO_PIN12_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN12_WAKEUP_ENABLE_S  10
+/** GPIO_PIN12_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN12_CONFIG    0x00000003U
+#define GPIO_PIN12_CONFIG_M  (GPIO_PIN12_CONFIG_V << GPIO_PIN12_CONFIG_S)
+#define GPIO_PIN12_CONFIG_V  0x00000003U
+#define GPIO_PIN12_CONFIG_S  11
+/** GPIO_PIN12_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN12_INT_ENA    0x0000001FU
+#define GPIO_PIN12_INT_ENA_M  (GPIO_PIN12_INT_ENA_V << GPIO_PIN12_INT_ENA_S)
+#define GPIO_PIN12_INT_ENA_V  0x0000001FU
+#define GPIO_PIN12_INT_ENA_S  13
+
+/** GPIO_PIN13_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN13_REG (DR_REG_GPIO_BASE + 0xa8)
+/** GPIO_PIN13_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN13_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN13_SYNC2_BYPASS_M  (GPIO_PIN13_SYNC2_BYPASS_V << GPIO_PIN13_SYNC2_BYPASS_S)
+#define GPIO_PIN13_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN13_SYNC2_BYPASS_S  0
+/** GPIO_PIN13_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN13_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN13_PAD_DRIVER_M  (GPIO_PIN13_PAD_DRIVER_V << GPIO_PIN13_PAD_DRIVER_S)
+#define GPIO_PIN13_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN13_PAD_DRIVER_S  2
+/** GPIO_PIN13_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN13_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN13_SYNC1_BYPASS_M  (GPIO_PIN13_SYNC1_BYPASS_V << GPIO_PIN13_SYNC1_BYPASS_S)
+#define GPIO_PIN13_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN13_SYNC1_BYPASS_S  3
+/** GPIO_PIN13_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN13_INT_TYPE    0x00000007U
+#define GPIO_PIN13_INT_TYPE_M  (GPIO_PIN13_INT_TYPE_V << GPIO_PIN13_INT_TYPE_S)
+#define GPIO_PIN13_INT_TYPE_V  0x00000007U
+#define GPIO_PIN13_INT_TYPE_S  7
+/** GPIO_PIN13_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN13_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN13_WAKEUP_ENABLE_M  (GPIO_PIN13_WAKEUP_ENABLE_V << GPIO_PIN13_WAKEUP_ENABLE_S)
+#define GPIO_PIN13_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN13_WAKEUP_ENABLE_S  10
+/** GPIO_PIN13_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN13_CONFIG    0x00000003U
+#define GPIO_PIN13_CONFIG_M  (GPIO_PIN13_CONFIG_V << GPIO_PIN13_CONFIG_S)
+#define GPIO_PIN13_CONFIG_V  0x00000003U
+#define GPIO_PIN13_CONFIG_S  11
+/** GPIO_PIN13_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN13_INT_ENA    0x0000001FU
+#define GPIO_PIN13_INT_ENA_M  (GPIO_PIN13_INT_ENA_V << GPIO_PIN13_INT_ENA_S)
+#define GPIO_PIN13_INT_ENA_V  0x0000001FU
+#define GPIO_PIN13_INT_ENA_S  13
+
+/** GPIO_PIN14_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN14_REG (DR_REG_GPIO_BASE + 0xac)
+/** GPIO_PIN14_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN14_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN14_SYNC2_BYPASS_M  (GPIO_PIN14_SYNC2_BYPASS_V << GPIO_PIN14_SYNC2_BYPASS_S)
+#define GPIO_PIN14_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN14_SYNC2_BYPASS_S  0
+/** GPIO_PIN14_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN14_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN14_PAD_DRIVER_M  (GPIO_PIN14_PAD_DRIVER_V << GPIO_PIN14_PAD_DRIVER_S)
+#define GPIO_PIN14_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN14_PAD_DRIVER_S  2
+/** GPIO_PIN14_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN14_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN14_SYNC1_BYPASS_M  (GPIO_PIN14_SYNC1_BYPASS_V << GPIO_PIN14_SYNC1_BYPASS_S)
+#define GPIO_PIN14_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN14_SYNC1_BYPASS_S  3
+/** GPIO_PIN14_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN14_INT_TYPE    0x00000007U
+#define GPIO_PIN14_INT_TYPE_M  (GPIO_PIN14_INT_TYPE_V << GPIO_PIN14_INT_TYPE_S)
+#define GPIO_PIN14_INT_TYPE_V  0x00000007U
+#define GPIO_PIN14_INT_TYPE_S  7
+/** GPIO_PIN14_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN14_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN14_WAKEUP_ENABLE_M  (GPIO_PIN14_WAKEUP_ENABLE_V << GPIO_PIN14_WAKEUP_ENABLE_S)
+#define GPIO_PIN14_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN14_WAKEUP_ENABLE_S  10
+/** GPIO_PIN14_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN14_CONFIG    0x00000003U
+#define GPIO_PIN14_CONFIG_M  (GPIO_PIN14_CONFIG_V << GPIO_PIN14_CONFIG_S)
+#define GPIO_PIN14_CONFIG_V  0x00000003U
+#define GPIO_PIN14_CONFIG_S  11
+/** GPIO_PIN14_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN14_INT_ENA    0x0000001FU
+#define GPIO_PIN14_INT_ENA_M  (GPIO_PIN14_INT_ENA_V << GPIO_PIN14_INT_ENA_S)
+#define GPIO_PIN14_INT_ENA_V  0x0000001FU
+#define GPIO_PIN14_INT_ENA_S  13
+
+/** GPIO_PIN15_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN15_REG (DR_REG_GPIO_BASE + 0xb0)
+/** GPIO_PIN15_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN15_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN15_SYNC2_BYPASS_M  (GPIO_PIN15_SYNC2_BYPASS_V << GPIO_PIN15_SYNC2_BYPASS_S)
+#define GPIO_PIN15_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN15_SYNC2_BYPASS_S  0
+/** GPIO_PIN15_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN15_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN15_PAD_DRIVER_M  (GPIO_PIN15_PAD_DRIVER_V << GPIO_PIN15_PAD_DRIVER_S)
+#define GPIO_PIN15_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN15_PAD_DRIVER_S  2
+/** GPIO_PIN15_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN15_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN15_SYNC1_BYPASS_M  (GPIO_PIN15_SYNC1_BYPASS_V << GPIO_PIN15_SYNC1_BYPASS_S)
+#define GPIO_PIN15_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN15_SYNC1_BYPASS_S  3
+/** GPIO_PIN15_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN15_INT_TYPE    0x00000007U
+#define GPIO_PIN15_INT_TYPE_M  (GPIO_PIN15_INT_TYPE_V << GPIO_PIN15_INT_TYPE_S)
+#define GPIO_PIN15_INT_TYPE_V  0x00000007U
+#define GPIO_PIN15_INT_TYPE_S  7
+/** GPIO_PIN15_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN15_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN15_WAKEUP_ENABLE_M  (GPIO_PIN15_WAKEUP_ENABLE_V << GPIO_PIN15_WAKEUP_ENABLE_S)
+#define GPIO_PIN15_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN15_WAKEUP_ENABLE_S  10
+/** GPIO_PIN15_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN15_CONFIG    0x00000003U
+#define GPIO_PIN15_CONFIG_M  (GPIO_PIN15_CONFIG_V << GPIO_PIN15_CONFIG_S)
+#define GPIO_PIN15_CONFIG_V  0x00000003U
+#define GPIO_PIN15_CONFIG_S  11
+/** GPIO_PIN15_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN15_INT_ENA    0x0000001FU
+#define GPIO_PIN15_INT_ENA_M  (GPIO_PIN15_INT_ENA_V << GPIO_PIN15_INT_ENA_S)
+#define GPIO_PIN15_INT_ENA_V  0x0000001FU
+#define GPIO_PIN15_INT_ENA_S  13
+
+/** GPIO_PIN16_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN16_REG (DR_REG_GPIO_BASE + 0xb4)
+/** GPIO_PIN16_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN16_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN16_SYNC2_BYPASS_M  (GPIO_PIN16_SYNC2_BYPASS_V << GPIO_PIN16_SYNC2_BYPASS_S)
+#define GPIO_PIN16_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN16_SYNC2_BYPASS_S  0
+/** GPIO_PIN16_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN16_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN16_PAD_DRIVER_M  (GPIO_PIN16_PAD_DRIVER_V << GPIO_PIN16_PAD_DRIVER_S)
+#define GPIO_PIN16_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN16_PAD_DRIVER_S  2
+/** GPIO_PIN16_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN16_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN16_SYNC1_BYPASS_M  (GPIO_PIN16_SYNC1_BYPASS_V << GPIO_PIN16_SYNC1_BYPASS_S)
+#define GPIO_PIN16_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN16_SYNC1_BYPASS_S  3
+/** GPIO_PIN16_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN16_INT_TYPE    0x00000007U
+#define GPIO_PIN16_INT_TYPE_M  (GPIO_PIN16_INT_TYPE_V << GPIO_PIN16_INT_TYPE_S)
+#define GPIO_PIN16_INT_TYPE_V  0x00000007U
+#define GPIO_PIN16_INT_TYPE_S  7
+/** GPIO_PIN16_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN16_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN16_WAKEUP_ENABLE_M  (GPIO_PIN16_WAKEUP_ENABLE_V << GPIO_PIN16_WAKEUP_ENABLE_S)
+#define GPIO_PIN16_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN16_WAKEUP_ENABLE_S  10
+/** GPIO_PIN16_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN16_CONFIG    0x00000003U
+#define GPIO_PIN16_CONFIG_M  (GPIO_PIN16_CONFIG_V << GPIO_PIN16_CONFIG_S)
+#define GPIO_PIN16_CONFIG_V  0x00000003U
+#define GPIO_PIN16_CONFIG_S  11
+/** GPIO_PIN16_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN16_INT_ENA    0x0000001FU
+#define GPIO_PIN16_INT_ENA_M  (GPIO_PIN16_INT_ENA_V << GPIO_PIN16_INT_ENA_S)
+#define GPIO_PIN16_INT_ENA_V  0x0000001FU
+#define GPIO_PIN16_INT_ENA_S  13
+
+/** GPIO_PIN17_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN17_REG (DR_REG_GPIO_BASE + 0xb8)
+/** GPIO_PIN17_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN17_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN17_SYNC2_BYPASS_M  (GPIO_PIN17_SYNC2_BYPASS_V << GPIO_PIN17_SYNC2_BYPASS_S)
+#define GPIO_PIN17_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN17_SYNC2_BYPASS_S  0
+/** GPIO_PIN17_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN17_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN17_PAD_DRIVER_M  (GPIO_PIN17_PAD_DRIVER_V << GPIO_PIN17_PAD_DRIVER_S)
+#define GPIO_PIN17_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN17_PAD_DRIVER_S  2
+/** GPIO_PIN17_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN17_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN17_SYNC1_BYPASS_M  (GPIO_PIN17_SYNC1_BYPASS_V << GPIO_PIN17_SYNC1_BYPASS_S)
+#define GPIO_PIN17_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN17_SYNC1_BYPASS_S  3
+/** GPIO_PIN17_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN17_INT_TYPE    0x00000007U
+#define GPIO_PIN17_INT_TYPE_M  (GPIO_PIN17_INT_TYPE_V << GPIO_PIN17_INT_TYPE_S)
+#define GPIO_PIN17_INT_TYPE_V  0x00000007U
+#define GPIO_PIN17_INT_TYPE_S  7
+/** GPIO_PIN17_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN17_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN17_WAKEUP_ENABLE_M  (GPIO_PIN17_WAKEUP_ENABLE_V << GPIO_PIN17_WAKEUP_ENABLE_S)
+#define GPIO_PIN17_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN17_WAKEUP_ENABLE_S  10
+/** GPIO_PIN17_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN17_CONFIG    0x00000003U
+#define GPIO_PIN17_CONFIG_M  (GPIO_PIN17_CONFIG_V << GPIO_PIN17_CONFIG_S)
+#define GPIO_PIN17_CONFIG_V  0x00000003U
+#define GPIO_PIN17_CONFIG_S  11
+/** GPIO_PIN17_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN17_INT_ENA    0x0000001FU
+#define GPIO_PIN17_INT_ENA_M  (GPIO_PIN17_INT_ENA_V << GPIO_PIN17_INT_ENA_S)
+#define GPIO_PIN17_INT_ENA_V  0x0000001FU
+#define GPIO_PIN17_INT_ENA_S  13
+
+/** GPIO_PIN18_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN18_REG (DR_REG_GPIO_BASE + 0xbc)
+/** GPIO_PIN18_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN18_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN18_SYNC2_BYPASS_M  (GPIO_PIN18_SYNC2_BYPASS_V << GPIO_PIN18_SYNC2_BYPASS_S)
+#define GPIO_PIN18_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN18_SYNC2_BYPASS_S  0
+/** GPIO_PIN18_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN18_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN18_PAD_DRIVER_M  (GPIO_PIN18_PAD_DRIVER_V << GPIO_PIN18_PAD_DRIVER_S)
+#define GPIO_PIN18_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN18_PAD_DRIVER_S  2
+/** GPIO_PIN18_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN18_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN18_SYNC1_BYPASS_M  (GPIO_PIN18_SYNC1_BYPASS_V << GPIO_PIN18_SYNC1_BYPASS_S)
+#define GPIO_PIN18_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN18_SYNC1_BYPASS_S  3
+/** GPIO_PIN18_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN18_INT_TYPE    0x00000007U
+#define GPIO_PIN18_INT_TYPE_M  (GPIO_PIN18_INT_TYPE_V << GPIO_PIN18_INT_TYPE_S)
+#define GPIO_PIN18_INT_TYPE_V  0x00000007U
+#define GPIO_PIN18_INT_TYPE_S  7
+/** GPIO_PIN18_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN18_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN18_WAKEUP_ENABLE_M  (GPIO_PIN18_WAKEUP_ENABLE_V << GPIO_PIN18_WAKEUP_ENABLE_S)
+#define GPIO_PIN18_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN18_WAKEUP_ENABLE_S  10
+/** GPIO_PIN18_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN18_CONFIG    0x00000003U
+#define GPIO_PIN18_CONFIG_M  (GPIO_PIN18_CONFIG_V << GPIO_PIN18_CONFIG_S)
+#define GPIO_PIN18_CONFIG_V  0x00000003U
+#define GPIO_PIN18_CONFIG_S  11
+/** GPIO_PIN18_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN18_INT_ENA    0x0000001FU
+#define GPIO_PIN18_INT_ENA_M  (GPIO_PIN18_INT_ENA_V << GPIO_PIN18_INT_ENA_S)
+#define GPIO_PIN18_INT_ENA_V  0x0000001FU
+#define GPIO_PIN18_INT_ENA_S  13
+
+/** GPIO_PIN19_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN19_REG (DR_REG_GPIO_BASE + 0xc0)
+/** GPIO_PIN19_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN19_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN19_SYNC2_BYPASS_M  (GPIO_PIN19_SYNC2_BYPASS_V << GPIO_PIN19_SYNC2_BYPASS_S)
+#define GPIO_PIN19_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN19_SYNC2_BYPASS_S  0
+/** GPIO_PIN19_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN19_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN19_PAD_DRIVER_M  (GPIO_PIN19_PAD_DRIVER_V << GPIO_PIN19_PAD_DRIVER_S)
+#define GPIO_PIN19_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN19_PAD_DRIVER_S  2
+/** GPIO_PIN19_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN19_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN19_SYNC1_BYPASS_M  (GPIO_PIN19_SYNC1_BYPASS_V << GPIO_PIN19_SYNC1_BYPASS_S)
+#define GPIO_PIN19_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN19_SYNC1_BYPASS_S  3
+/** GPIO_PIN19_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN19_INT_TYPE    0x00000007U
+#define GPIO_PIN19_INT_TYPE_M  (GPIO_PIN19_INT_TYPE_V << GPIO_PIN19_INT_TYPE_S)
+#define GPIO_PIN19_INT_TYPE_V  0x00000007U
+#define GPIO_PIN19_INT_TYPE_S  7
+/** GPIO_PIN19_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN19_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN19_WAKEUP_ENABLE_M  (GPIO_PIN19_WAKEUP_ENABLE_V << GPIO_PIN19_WAKEUP_ENABLE_S)
+#define GPIO_PIN19_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN19_WAKEUP_ENABLE_S  10
+/** GPIO_PIN19_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN19_CONFIG    0x00000003U
+#define GPIO_PIN19_CONFIG_M  (GPIO_PIN19_CONFIG_V << GPIO_PIN19_CONFIG_S)
+#define GPIO_PIN19_CONFIG_V  0x00000003U
+#define GPIO_PIN19_CONFIG_S  11
+/** GPIO_PIN19_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN19_INT_ENA    0x0000001FU
+#define GPIO_PIN19_INT_ENA_M  (GPIO_PIN19_INT_ENA_V << GPIO_PIN19_INT_ENA_S)
+#define GPIO_PIN19_INT_ENA_V  0x0000001FU
+#define GPIO_PIN19_INT_ENA_S  13
+
+/** GPIO_PIN20_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN20_REG (DR_REG_GPIO_BASE + 0xc4)
+/** GPIO_PIN20_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN20_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN20_SYNC2_BYPASS_M  (GPIO_PIN20_SYNC2_BYPASS_V << GPIO_PIN20_SYNC2_BYPASS_S)
+#define GPIO_PIN20_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN20_SYNC2_BYPASS_S  0
+/** GPIO_PIN20_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN20_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN20_PAD_DRIVER_M  (GPIO_PIN20_PAD_DRIVER_V << GPIO_PIN20_PAD_DRIVER_S)
+#define GPIO_PIN20_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN20_PAD_DRIVER_S  2
+/** GPIO_PIN20_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN20_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN20_SYNC1_BYPASS_M  (GPIO_PIN20_SYNC1_BYPASS_V << GPIO_PIN20_SYNC1_BYPASS_S)
+#define GPIO_PIN20_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN20_SYNC1_BYPASS_S  3
+/** GPIO_PIN20_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN20_INT_TYPE    0x00000007U
+#define GPIO_PIN20_INT_TYPE_M  (GPIO_PIN20_INT_TYPE_V << GPIO_PIN20_INT_TYPE_S)
+#define GPIO_PIN20_INT_TYPE_V  0x00000007U
+#define GPIO_PIN20_INT_TYPE_S  7
+/** GPIO_PIN20_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN20_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN20_WAKEUP_ENABLE_M  (GPIO_PIN20_WAKEUP_ENABLE_V << GPIO_PIN20_WAKEUP_ENABLE_S)
+#define GPIO_PIN20_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN20_WAKEUP_ENABLE_S  10
+/** GPIO_PIN20_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN20_CONFIG    0x00000003U
+#define GPIO_PIN20_CONFIG_M  (GPIO_PIN20_CONFIG_V << GPIO_PIN20_CONFIG_S)
+#define GPIO_PIN20_CONFIG_V  0x00000003U
+#define GPIO_PIN20_CONFIG_S  11
+/** GPIO_PIN20_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN20_INT_ENA    0x0000001FU
+#define GPIO_PIN20_INT_ENA_M  (GPIO_PIN20_INT_ENA_V << GPIO_PIN20_INT_ENA_S)
+#define GPIO_PIN20_INT_ENA_V  0x0000001FU
+#define GPIO_PIN20_INT_ENA_S  13
+
+/** GPIO_PIN21_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN21_REG (DR_REG_GPIO_BASE + 0xc8)
+/** GPIO_PIN21_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN21_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN21_SYNC2_BYPASS_M  (GPIO_PIN21_SYNC2_BYPASS_V << GPIO_PIN21_SYNC2_BYPASS_S)
+#define GPIO_PIN21_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN21_SYNC2_BYPASS_S  0
+/** GPIO_PIN21_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN21_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN21_PAD_DRIVER_M  (GPIO_PIN21_PAD_DRIVER_V << GPIO_PIN21_PAD_DRIVER_S)
+#define GPIO_PIN21_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN21_PAD_DRIVER_S  2
+/** GPIO_PIN21_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN21_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN21_SYNC1_BYPASS_M  (GPIO_PIN21_SYNC1_BYPASS_V << GPIO_PIN21_SYNC1_BYPASS_S)
+#define GPIO_PIN21_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN21_SYNC1_BYPASS_S  3
+/** GPIO_PIN21_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN21_INT_TYPE    0x00000007U
+#define GPIO_PIN21_INT_TYPE_M  (GPIO_PIN21_INT_TYPE_V << GPIO_PIN21_INT_TYPE_S)
+#define GPIO_PIN21_INT_TYPE_V  0x00000007U
+#define GPIO_PIN21_INT_TYPE_S  7
+/** GPIO_PIN21_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN21_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN21_WAKEUP_ENABLE_M  (GPIO_PIN21_WAKEUP_ENABLE_V << GPIO_PIN21_WAKEUP_ENABLE_S)
+#define GPIO_PIN21_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN21_WAKEUP_ENABLE_S  10
+/** GPIO_PIN21_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN21_CONFIG    0x00000003U
+#define GPIO_PIN21_CONFIG_M  (GPIO_PIN21_CONFIG_V << GPIO_PIN21_CONFIG_S)
+#define GPIO_PIN21_CONFIG_V  0x00000003U
+#define GPIO_PIN21_CONFIG_S  11
+/** GPIO_PIN21_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN21_INT_ENA    0x0000001FU
+#define GPIO_PIN21_INT_ENA_M  (GPIO_PIN21_INT_ENA_V << GPIO_PIN21_INT_ENA_S)
+#define GPIO_PIN21_INT_ENA_V  0x0000001FU
+#define GPIO_PIN21_INT_ENA_S  13
+
+/** GPIO_PIN22_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN22_REG (DR_REG_GPIO_BASE + 0xcc)
+/** GPIO_PIN22_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN22_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN22_SYNC2_BYPASS_M  (GPIO_PIN22_SYNC2_BYPASS_V << GPIO_PIN22_SYNC2_BYPASS_S)
+#define GPIO_PIN22_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN22_SYNC2_BYPASS_S  0
+/** GPIO_PIN22_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN22_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN22_PAD_DRIVER_M  (GPIO_PIN22_PAD_DRIVER_V << GPIO_PIN22_PAD_DRIVER_S)
+#define GPIO_PIN22_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN22_PAD_DRIVER_S  2
+/** GPIO_PIN22_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN22_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN22_SYNC1_BYPASS_M  (GPIO_PIN22_SYNC1_BYPASS_V << GPIO_PIN22_SYNC1_BYPASS_S)
+#define GPIO_PIN22_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN22_SYNC1_BYPASS_S  3
+/** GPIO_PIN22_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN22_INT_TYPE    0x00000007U
+#define GPIO_PIN22_INT_TYPE_M  (GPIO_PIN22_INT_TYPE_V << GPIO_PIN22_INT_TYPE_S)
+#define GPIO_PIN22_INT_TYPE_V  0x00000007U
+#define GPIO_PIN22_INT_TYPE_S  7
+/** GPIO_PIN22_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN22_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN22_WAKEUP_ENABLE_M  (GPIO_PIN22_WAKEUP_ENABLE_V << GPIO_PIN22_WAKEUP_ENABLE_S)
+#define GPIO_PIN22_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN22_WAKEUP_ENABLE_S  10
+/** GPIO_PIN22_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN22_CONFIG    0x00000003U
+#define GPIO_PIN22_CONFIG_M  (GPIO_PIN22_CONFIG_V << GPIO_PIN22_CONFIG_S)
+#define GPIO_PIN22_CONFIG_V  0x00000003U
+#define GPIO_PIN22_CONFIG_S  11
+/** GPIO_PIN22_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN22_INT_ENA    0x0000001FU
+#define GPIO_PIN22_INT_ENA_M  (GPIO_PIN22_INT_ENA_V << GPIO_PIN22_INT_ENA_S)
+#define GPIO_PIN22_INT_ENA_V  0x0000001FU
+#define GPIO_PIN22_INT_ENA_S  13
+
+/** GPIO_PIN23_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN23_REG (DR_REG_GPIO_BASE + 0xd0)
+/** GPIO_PIN23_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN23_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN23_SYNC2_BYPASS_M  (GPIO_PIN23_SYNC2_BYPASS_V << GPIO_PIN23_SYNC2_BYPASS_S)
+#define GPIO_PIN23_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN23_SYNC2_BYPASS_S  0
+/** GPIO_PIN23_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN23_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN23_PAD_DRIVER_M  (GPIO_PIN23_PAD_DRIVER_V << GPIO_PIN23_PAD_DRIVER_S)
+#define GPIO_PIN23_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN23_PAD_DRIVER_S  2
+/** GPIO_PIN23_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN23_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN23_SYNC1_BYPASS_M  (GPIO_PIN23_SYNC1_BYPASS_V << GPIO_PIN23_SYNC1_BYPASS_S)
+#define GPIO_PIN23_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN23_SYNC1_BYPASS_S  3
+/** GPIO_PIN23_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN23_INT_TYPE    0x00000007U
+#define GPIO_PIN23_INT_TYPE_M  (GPIO_PIN23_INT_TYPE_V << GPIO_PIN23_INT_TYPE_S)
+#define GPIO_PIN23_INT_TYPE_V  0x00000007U
+#define GPIO_PIN23_INT_TYPE_S  7
+/** GPIO_PIN23_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN23_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN23_WAKEUP_ENABLE_M  (GPIO_PIN23_WAKEUP_ENABLE_V << GPIO_PIN23_WAKEUP_ENABLE_S)
+#define GPIO_PIN23_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN23_WAKEUP_ENABLE_S  10
+/** GPIO_PIN23_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN23_CONFIG    0x00000003U
+#define GPIO_PIN23_CONFIG_M  (GPIO_PIN23_CONFIG_V << GPIO_PIN23_CONFIG_S)
+#define GPIO_PIN23_CONFIG_V  0x00000003U
+#define GPIO_PIN23_CONFIG_S  11
+/** GPIO_PIN23_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN23_INT_ENA    0x0000001FU
+#define GPIO_PIN23_INT_ENA_M  (GPIO_PIN23_INT_ENA_V << GPIO_PIN23_INT_ENA_S)
+#define GPIO_PIN23_INT_ENA_V  0x0000001FU
+#define GPIO_PIN23_INT_ENA_S  13
+
+/** GPIO_PIN24_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN24_REG (DR_REG_GPIO_BASE + 0xd4)
+/** GPIO_PIN24_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN24_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN24_SYNC2_BYPASS_M  (GPIO_PIN24_SYNC2_BYPASS_V << GPIO_PIN24_SYNC2_BYPASS_S)
+#define GPIO_PIN24_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN24_SYNC2_BYPASS_S  0
+/** GPIO_PIN24_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN24_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN24_PAD_DRIVER_M  (GPIO_PIN24_PAD_DRIVER_V << GPIO_PIN24_PAD_DRIVER_S)
+#define GPIO_PIN24_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN24_PAD_DRIVER_S  2
+/** GPIO_PIN24_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN24_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN24_SYNC1_BYPASS_M  (GPIO_PIN24_SYNC1_BYPASS_V << GPIO_PIN24_SYNC1_BYPASS_S)
+#define GPIO_PIN24_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN24_SYNC1_BYPASS_S  3
+/** GPIO_PIN24_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN24_INT_TYPE    0x00000007U
+#define GPIO_PIN24_INT_TYPE_M  (GPIO_PIN24_INT_TYPE_V << GPIO_PIN24_INT_TYPE_S)
+#define GPIO_PIN24_INT_TYPE_V  0x00000007U
+#define GPIO_PIN24_INT_TYPE_S  7
+/** GPIO_PIN24_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN24_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN24_WAKEUP_ENABLE_M  (GPIO_PIN24_WAKEUP_ENABLE_V << GPIO_PIN24_WAKEUP_ENABLE_S)
+#define GPIO_PIN24_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN24_WAKEUP_ENABLE_S  10
+/** GPIO_PIN24_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN24_CONFIG    0x00000003U
+#define GPIO_PIN24_CONFIG_M  (GPIO_PIN24_CONFIG_V << GPIO_PIN24_CONFIG_S)
+#define GPIO_PIN24_CONFIG_V  0x00000003U
+#define GPIO_PIN24_CONFIG_S  11
+/** GPIO_PIN24_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN24_INT_ENA    0x0000001FU
+#define GPIO_PIN24_INT_ENA_M  (GPIO_PIN24_INT_ENA_V << GPIO_PIN24_INT_ENA_S)
+#define GPIO_PIN24_INT_ENA_V  0x0000001FU
+#define GPIO_PIN24_INT_ENA_S  13
+
+/** GPIO_PIN25_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN25_REG (DR_REG_GPIO_BASE + 0xd8)
+/** GPIO_PIN25_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN25_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN25_SYNC2_BYPASS_M  (GPIO_PIN25_SYNC2_BYPASS_V << GPIO_PIN25_SYNC2_BYPASS_S)
+#define GPIO_PIN25_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN25_SYNC2_BYPASS_S  0
+/** GPIO_PIN25_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN25_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN25_PAD_DRIVER_M  (GPIO_PIN25_PAD_DRIVER_V << GPIO_PIN25_PAD_DRIVER_S)
+#define GPIO_PIN25_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN25_PAD_DRIVER_S  2
+/** GPIO_PIN25_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN25_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN25_SYNC1_BYPASS_M  (GPIO_PIN25_SYNC1_BYPASS_V << GPIO_PIN25_SYNC1_BYPASS_S)
+#define GPIO_PIN25_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN25_SYNC1_BYPASS_S  3
+/** GPIO_PIN25_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN25_INT_TYPE    0x00000007U
+#define GPIO_PIN25_INT_TYPE_M  (GPIO_PIN25_INT_TYPE_V << GPIO_PIN25_INT_TYPE_S)
+#define GPIO_PIN25_INT_TYPE_V  0x00000007U
+#define GPIO_PIN25_INT_TYPE_S  7
+/** GPIO_PIN25_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN25_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN25_WAKEUP_ENABLE_M  (GPIO_PIN25_WAKEUP_ENABLE_V << GPIO_PIN25_WAKEUP_ENABLE_S)
+#define GPIO_PIN25_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN25_WAKEUP_ENABLE_S  10
+/** GPIO_PIN25_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN25_CONFIG    0x00000003U
+#define GPIO_PIN25_CONFIG_M  (GPIO_PIN25_CONFIG_V << GPIO_PIN25_CONFIG_S)
+#define GPIO_PIN25_CONFIG_V  0x00000003U
+#define GPIO_PIN25_CONFIG_S  11
+/** GPIO_PIN25_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN25_INT_ENA    0x0000001FU
+#define GPIO_PIN25_INT_ENA_M  (GPIO_PIN25_INT_ENA_V << GPIO_PIN25_INT_ENA_S)
+#define GPIO_PIN25_INT_ENA_V  0x0000001FU
+#define GPIO_PIN25_INT_ENA_S  13
+
+/** GPIO_PIN26_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN26_REG (DR_REG_GPIO_BASE + 0xdc)
+/** GPIO_PIN26_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN26_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN26_SYNC2_BYPASS_M  (GPIO_PIN26_SYNC2_BYPASS_V << GPIO_PIN26_SYNC2_BYPASS_S)
+#define GPIO_PIN26_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN26_SYNC2_BYPASS_S  0
+/** GPIO_PIN26_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN26_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN26_PAD_DRIVER_M  (GPIO_PIN26_PAD_DRIVER_V << GPIO_PIN26_PAD_DRIVER_S)
+#define GPIO_PIN26_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN26_PAD_DRIVER_S  2
+/** GPIO_PIN26_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN26_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN26_SYNC1_BYPASS_M  (GPIO_PIN26_SYNC1_BYPASS_V << GPIO_PIN26_SYNC1_BYPASS_S)
+#define GPIO_PIN26_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN26_SYNC1_BYPASS_S  3
+/** GPIO_PIN26_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN26_INT_TYPE    0x00000007U
+#define GPIO_PIN26_INT_TYPE_M  (GPIO_PIN26_INT_TYPE_V << GPIO_PIN26_INT_TYPE_S)
+#define GPIO_PIN26_INT_TYPE_V  0x00000007U
+#define GPIO_PIN26_INT_TYPE_S  7
+/** GPIO_PIN26_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN26_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN26_WAKEUP_ENABLE_M  (GPIO_PIN26_WAKEUP_ENABLE_V << GPIO_PIN26_WAKEUP_ENABLE_S)
+#define GPIO_PIN26_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN26_WAKEUP_ENABLE_S  10
+/** GPIO_PIN26_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN26_CONFIG    0x00000003U
+#define GPIO_PIN26_CONFIG_M  (GPIO_PIN26_CONFIG_V << GPIO_PIN26_CONFIG_S)
+#define GPIO_PIN26_CONFIG_V  0x00000003U
+#define GPIO_PIN26_CONFIG_S  11
+/** GPIO_PIN26_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN26_INT_ENA    0x0000001FU
+#define GPIO_PIN26_INT_ENA_M  (GPIO_PIN26_INT_ENA_V << GPIO_PIN26_INT_ENA_S)
+#define GPIO_PIN26_INT_ENA_V  0x0000001FU
+#define GPIO_PIN26_INT_ENA_S  13
+
+/** GPIO_PIN27_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN27_REG (DR_REG_GPIO_BASE + 0xe0)
+/** GPIO_PIN27_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN27_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN27_SYNC2_BYPASS_M  (GPIO_PIN27_SYNC2_BYPASS_V << GPIO_PIN27_SYNC2_BYPASS_S)
+#define GPIO_PIN27_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN27_SYNC2_BYPASS_S  0
+/** GPIO_PIN27_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN27_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN27_PAD_DRIVER_M  (GPIO_PIN27_PAD_DRIVER_V << GPIO_PIN27_PAD_DRIVER_S)
+#define GPIO_PIN27_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN27_PAD_DRIVER_S  2
+/** GPIO_PIN27_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN27_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN27_SYNC1_BYPASS_M  (GPIO_PIN27_SYNC1_BYPASS_V << GPIO_PIN27_SYNC1_BYPASS_S)
+#define GPIO_PIN27_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN27_SYNC1_BYPASS_S  3
+/** GPIO_PIN27_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN27_INT_TYPE    0x00000007U
+#define GPIO_PIN27_INT_TYPE_M  (GPIO_PIN27_INT_TYPE_V << GPIO_PIN27_INT_TYPE_S)
+#define GPIO_PIN27_INT_TYPE_V  0x00000007U
+#define GPIO_PIN27_INT_TYPE_S  7
+/** GPIO_PIN27_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN27_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN27_WAKEUP_ENABLE_M  (GPIO_PIN27_WAKEUP_ENABLE_V << GPIO_PIN27_WAKEUP_ENABLE_S)
+#define GPIO_PIN27_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN27_WAKEUP_ENABLE_S  10
+/** GPIO_PIN27_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN27_CONFIG    0x00000003U
+#define GPIO_PIN27_CONFIG_M  (GPIO_PIN27_CONFIG_V << GPIO_PIN27_CONFIG_S)
+#define GPIO_PIN27_CONFIG_V  0x00000003U
+#define GPIO_PIN27_CONFIG_S  11
+/** GPIO_PIN27_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN27_INT_ENA    0x0000001FU
+#define GPIO_PIN27_INT_ENA_M  (GPIO_PIN27_INT_ENA_V << GPIO_PIN27_INT_ENA_S)
+#define GPIO_PIN27_INT_ENA_V  0x0000001FU
+#define GPIO_PIN27_INT_ENA_S  13
+
+/** GPIO_PIN28_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN28_REG (DR_REG_GPIO_BASE + 0xe4)
+/** GPIO_PIN28_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN28_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN28_SYNC2_BYPASS_M  (GPIO_PIN28_SYNC2_BYPASS_V << GPIO_PIN28_SYNC2_BYPASS_S)
+#define GPIO_PIN28_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN28_SYNC2_BYPASS_S  0
+/** GPIO_PIN28_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN28_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN28_PAD_DRIVER_M  (GPIO_PIN28_PAD_DRIVER_V << GPIO_PIN28_PAD_DRIVER_S)
+#define GPIO_PIN28_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN28_PAD_DRIVER_S  2
+/** GPIO_PIN28_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN28_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN28_SYNC1_BYPASS_M  (GPIO_PIN28_SYNC1_BYPASS_V << GPIO_PIN28_SYNC1_BYPASS_S)
+#define GPIO_PIN28_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN28_SYNC1_BYPASS_S  3
+/** GPIO_PIN28_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN28_INT_TYPE    0x00000007U
+#define GPIO_PIN28_INT_TYPE_M  (GPIO_PIN28_INT_TYPE_V << GPIO_PIN28_INT_TYPE_S)
+#define GPIO_PIN28_INT_TYPE_V  0x00000007U
+#define GPIO_PIN28_INT_TYPE_S  7
+/** GPIO_PIN28_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN28_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN28_WAKEUP_ENABLE_M  (GPIO_PIN28_WAKEUP_ENABLE_V << GPIO_PIN28_WAKEUP_ENABLE_S)
+#define GPIO_PIN28_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN28_WAKEUP_ENABLE_S  10
+/** GPIO_PIN28_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN28_CONFIG    0x00000003U
+#define GPIO_PIN28_CONFIG_M  (GPIO_PIN28_CONFIG_V << GPIO_PIN28_CONFIG_S)
+#define GPIO_PIN28_CONFIG_V  0x00000003U
+#define GPIO_PIN28_CONFIG_S  11
+/** GPIO_PIN28_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN28_INT_ENA    0x0000001FU
+#define GPIO_PIN28_INT_ENA_M  (GPIO_PIN28_INT_ENA_V << GPIO_PIN28_INT_ENA_S)
+#define GPIO_PIN28_INT_ENA_V  0x0000001FU
+#define GPIO_PIN28_INT_ENA_S  13
+
+/** GPIO_PIN29_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN29_REG (DR_REG_GPIO_BASE + 0xe8)
+/** GPIO_PIN29_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN29_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN29_SYNC2_BYPASS_M  (GPIO_PIN29_SYNC2_BYPASS_V << GPIO_PIN29_SYNC2_BYPASS_S)
+#define GPIO_PIN29_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN29_SYNC2_BYPASS_S  0
+/** GPIO_PIN29_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN29_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN29_PAD_DRIVER_M  (GPIO_PIN29_PAD_DRIVER_V << GPIO_PIN29_PAD_DRIVER_S)
+#define GPIO_PIN29_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN29_PAD_DRIVER_S  2
+/** GPIO_PIN29_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN29_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN29_SYNC1_BYPASS_M  (GPIO_PIN29_SYNC1_BYPASS_V << GPIO_PIN29_SYNC1_BYPASS_S)
+#define GPIO_PIN29_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN29_SYNC1_BYPASS_S  3
+/** GPIO_PIN29_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN29_INT_TYPE    0x00000007U
+#define GPIO_PIN29_INT_TYPE_M  (GPIO_PIN29_INT_TYPE_V << GPIO_PIN29_INT_TYPE_S)
+#define GPIO_PIN29_INT_TYPE_V  0x00000007U
+#define GPIO_PIN29_INT_TYPE_S  7
+/** GPIO_PIN29_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN29_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN29_WAKEUP_ENABLE_M  (GPIO_PIN29_WAKEUP_ENABLE_V << GPIO_PIN29_WAKEUP_ENABLE_S)
+#define GPIO_PIN29_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN29_WAKEUP_ENABLE_S  10
+/** GPIO_PIN29_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN29_CONFIG    0x00000003U
+#define GPIO_PIN29_CONFIG_M  (GPIO_PIN29_CONFIG_V << GPIO_PIN29_CONFIG_S)
+#define GPIO_PIN29_CONFIG_V  0x00000003U
+#define GPIO_PIN29_CONFIG_S  11
+/** GPIO_PIN29_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN29_INT_ENA    0x0000001FU
+#define GPIO_PIN29_INT_ENA_M  (GPIO_PIN29_INT_ENA_V << GPIO_PIN29_INT_ENA_S)
+#define GPIO_PIN29_INT_ENA_V  0x0000001FU
+#define GPIO_PIN29_INT_ENA_S  13
+
+/** GPIO_PIN30_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN30_REG (DR_REG_GPIO_BASE + 0xec)
+/** GPIO_PIN30_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN30_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN30_SYNC2_BYPASS_M  (GPIO_PIN30_SYNC2_BYPASS_V << GPIO_PIN30_SYNC2_BYPASS_S)
+#define GPIO_PIN30_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN30_SYNC2_BYPASS_S  0
+/** GPIO_PIN30_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN30_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN30_PAD_DRIVER_M  (GPIO_PIN30_PAD_DRIVER_V << GPIO_PIN30_PAD_DRIVER_S)
+#define GPIO_PIN30_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN30_PAD_DRIVER_S  2
+/** GPIO_PIN30_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN30_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN30_SYNC1_BYPASS_M  (GPIO_PIN30_SYNC1_BYPASS_V << GPIO_PIN30_SYNC1_BYPASS_S)
+#define GPIO_PIN30_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN30_SYNC1_BYPASS_S  3
+/** GPIO_PIN30_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN30_INT_TYPE    0x00000007U
+#define GPIO_PIN30_INT_TYPE_M  (GPIO_PIN30_INT_TYPE_V << GPIO_PIN30_INT_TYPE_S)
+#define GPIO_PIN30_INT_TYPE_V  0x00000007U
+#define GPIO_PIN30_INT_TYPE_S  7
+/** GPIO_PIN30_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN30_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN30_WAKEUP_ENABLE_M  (GPIO_PIN30_WAKEUP_ENABLE_V << GPIO_PIN30_WAKEUP_ENABLE_S)
+#define GPIO_PIN30_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN30_WAKEUP_ENABLE_S  10
+/** GPIO_PIN30_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN30_CONFIG    0x00000003U
+#define GPIO_PIN30_CONFIG_M  (GPIO_PIN30_CONFIG_V << GPIO_PIN30_CONFIG_S)
+#define GPIO_PIN30_CONFIG_V  0x00000003U
+#define GPIO_PIN30_CONFIG_S  11
+/** GPIO_PIN30_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN30_INT_ENA    0x0000001FU
+#define GPIO_PIN30_INT_ENA_M  (GPIO_PIN30_INT_ENA_V << GPIO_PIN30_INT_ENA_S)
+#define GPIO_PIN30_INT_ENA_V  0x0000001FU
+#define GPIO_PIN30_INT_ENA_S  13
+
+/** GPIO_PIN31_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN31_REG (DR_REG_GPIO_BASE + 0xf0)
+/** GPIO_PIN31_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN31_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN31_SYNC2_BYPASS_M  (GPIO_PIN31_SYNC2_BYPASS_V << GPIO_PIN31_SYNC2_BYPASS_S)
+#define GPIO_PIN31_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN31_SYNC2_BYPASS_S  0
+/** GPIO_PIN31_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN31_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN31_PAD_DRIVER_M  (GPIO_PIN31_PAD_DRIVER_V << GPIO_PIN31_PAD_DRIVER_S)
+#define GPIO_PIN31_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN31_PAD_DRIVER_S  2
+/** GPIO_PIN31_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN31_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN31_SYNC1_BYPASS_M  (GPIO_PIN31_SYNC1_BYPASS_V << GPIO_PIN31_SYNC1_BYPASS_S)
+#define GPIO_PIN31_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN31_SYNC1_BYPASS_S  3
+/** GPIO_PIN31_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN31_INT_TYPE    0x00000007U
+#define GPIO_PIN31_INT_TYPE_M  (GPIO_PIN31_INT_TYPE_V << GPIO_PIN31_INT_TYPE_S)
+#define GPIO_PIN31_INT_TYPE_V  0x00000007U
+#define GPIO_PIN31_INT_TYPE_S  7
+/** GPIO_PIN31_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN31_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN31_WAKEUP_ENABLE_M  (GPIO_PIN31_WAKEUP_ENABLE_V << GPIO_PIN31_WAKEUP_ENABLE_S)
+#define GPIO_PIN31_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN31_WAKEUP_ENABLE_S  10
+/** GPIO_PIN31_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN31_CONFIG    0x00000003U
+#define GPIO_PIN31_CONFIG_M  (GPIO_PIN31_CONFIG_V << GPIO_PIN31_CONFIG_S)
+#define GPIO_PIN31_CONFIG_V  0x00000003U
+#define GPIO_PIN31_CONFIG_S  11
+/** GPIO_PIN31_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN31_INT_ENA    0x0000001FU
+#define GPIO_PIN31_INT_ENA_M  (GPIO_PIN31_INT_ENA_V << GPIO_PIN31_INT_ENA_S)
+#define GPIO_PIN31_INT_ENA_V  0x0000001FU
+#define GPIO_PIN31_INT_ENA_S  13
+
+/** GPIO_PIN32_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN32_REG (DR_REG_GPIO_BASE + 0xf4)
+/** GPIO_PIN32_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN32_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN32_SYNC2_BYPASS_M  (GPIO_PIN32_SYNC2_BYPASS_V << GPIO_PIN32_SYNC2_BYPASS_S)
+#define GPIO_PIN32_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN32_SYNC2_BYPASS_S  0
+/** GPIO_PIN32_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN32_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN32_PAD_DRIVER_M  (GPIO_PIN32_PAD_DRIVER_V << GPIO_PIN32_PAD_DRIVER_S)
+#define GPIO_PIN32_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN32_PAD_DRIVER_S  2
+/** GPIO_PIN32_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN32_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN32_SYNC1_BYPASS_M  (GPIO_PIN32_SYNC1_BYPASS_V << GPIO_PIN32_SYNC1_BYPASS_S)
+#define GPIO_PIN32_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN32_SYNC1_BYPASS_S  3
+/** GPIO_PIN32_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN32_INT_TYPE    0x00000007U
+#define GPIO_PIN32_INT_TYPE_M  (GPIO_PIN32_INT_TYPE_V << GPIO_PIN32_INT_TYPE_S)
+#define GPIO_PIN32_INT_TYPE_V  0x00000007U
+#define GPIO_PIN32_INT_TYPE_S  7
+/** GPIO_PIN32_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN32_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN32_WAKEUP_ENABLE_M  (GPIO_PIN32_WAKEUP_ENABLE_V << GPIO_PIN32_WAKEUP_ENABLE_S)
+#define GPIO_PIN32_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN32_WAKEUP_ENABLE_S  10
+/** GPIO_PIN32_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN32_CONFIG    0x00000003U
+#define GPIO_PIN32_CONFIG_M  (GPIO_PIN32_CONFIG_V << GPIO_PIN32_CONFIG_S)
+#define GPIO_PIN32_CONFIG_V  0x00000003U
+#define GPIO_PIN32_CONFIG_S  11
+/** GPIO_PIN32_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN32_INT_ENA    0x0000001FU
+#define GPIO_PIN32_INT_ENA_M  (GPIO_PIN32_INT_ENA_V << GPIO_PIN32_INT_ENA_S)
+#define GPIO_PIN32_INT_ENA_V  0x0000001FU
+#define GPIO_PIN32_INT_ENA_S  13
+
+/** GPIO_PIN33_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN33_REG (DR_REG_GPIO_BASE + 0xf8)
+/** GPIO_PIN33_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN33_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN33_SYNC2_BYPASS_M  (GPIO_PIN33_SYNC2_BYPASS_V << GPIO_PIN33_SYNC2_BYPASS_S)
+#define GPIO_PIN33_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN33_SYNC2_BYPASS_S  0
+/** GPIO_PIN33_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN33_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN33_PAD_DRIVER_M  (GPIO_PIN33_PAD_DRIVER_V << GPIO_PIN33_PAD_DRIVER_S)
+#define GPIO_PIN33_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN33_PAD_DRIVER_S  2
+/** GPIO_PIN33_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN33_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN33_SYNC1_BYPASS_M  (GPIO_PIN33_SYNC1_BYPASS_V << GPIO_PIN33_SYNC1_BYPASS_S)
+#define GPIO_PIN33_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN33_SYNC1_BYPASS_S  3
+/** GPIO_PIN33_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN33_INT_TYPE    0x00000007U
+#define GPIO_PIN33_INT_TYPE_M  (GPIO_PIN33_INT_TYPE_V << GPIO_PIN33_INT_TYPE_S)
+#define GPIO_PIN33_INT_TYPE_V  0x00000007U
+#define GPIO_PIN33_INT_TYPE_S  7
+/** GPIO_PIN33_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN33_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN33_WAKEUP_ENABLE_M  (GPIO_PIN33_WAKEUP_ENABLE_V << GPIO_PIN33_WAKEUP_ENABLE_S)
+#define GPIO_PIN33_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN33_WAKEUP_ENABLE_S  10
+/** GPIO_PIN33_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN33_CONFIG    0x00000003U
+#define GPIO_PIN33_CONFIG_M  (GPIO_PIN33_CONFIG_V << GPIO_PIN33_CONFIG_S)
+#define GPIO_PIN33_CONFIG_V  0x00000003U
+#define GPIO_PIN33_CONFIG_S  11
+/** GPIO_PIN33_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN33_INT_ENA    0x0000001FU
+#define GPIO_PIN33_INT_ENA_M  (GPIO_PIN33_INT_ENA_V << GPIO_PIN33_INT_ENA_S)
+#define GPIO_PIN33_INT_ENA_V  0x0000001FU
+#define GPIO_PIN33_INT_ENA_S  13
+
+/** GPIO_PIN34_REG register
+ *  GPIO pin configuration register
+ */
+#define GPIO_PIN34_REG (DR_REG_GPIO_BASE + 0xfc)
+/** GPIO_PIN34_SYNC2_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN34_SYNC2_BYPASS    0x00000003U
+#define GPIO_PIN34_SYNC2_BYPASS_M  (GPIO_PIN34_SYNC2_BYPASS_V << GPIO_PIN34_SYNC2_BYPASS_S)
+#define GPIO_PIN34_SYNC2_BYPASS_V  0x00000003U
+#define GPIO_PIN34_SYNC2_BYPASS_S  0
+/** GPIO_PIN34_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  set this bit to select pad driver. 1:open-drain. 0:normal.
+ */
+#define GPIO_PIN34_PAD_DRIVER    (BIT(2))
+#define GPIO_PIN34_PAD_DRIVER_M  (GPIO_PIN34_PAD_DRIVER_V << GPIO_PIN34_PAD_DRIVER_S)
+#define GPIO_PIN34_PAD_DRIVER_V  0x00000001U
+#define GPIO_PIN34_PAD_DRIVER_S  2
+/** GPIO_PIN34_SYNC1_BYPASS : R/W; bitpos: [4:3]; default: 0;
+ *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+ *  posedge.
+ */
+#define GPIO_PIN34_SYNC1_BYPASS    0x00000003U
+#define GPIO_PIN34_SYNC1_BYPASS_M  (GPIO_PIN34_SYNC1_BYPASS_V << GPIO_PIN34_SYNC1_BYPASS_S)
+#define GPIO_PIN34_SYNC1_BYPASS_V  0x00000003U
+#define GPIO_PIN34_SYNC1_BYPASS_S  3
+/** GPIO_PIN34_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+ *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+ *  at high level
+ */
+#define GPIO_PIN34_INT_TYPE    0x00000007U
+#define GPIO_PIN34_INT_TYPE_M  (GPIO_PIN34_INT_TYPE_V << GPIO_PIN34_INT_TYPE_S)
+#define GPIO_PIN34_INT_TYPE_V  0x00000007U
+#define GPIO_PIN34_INT_TYPE_S  7
+/** GPIO_PIN34_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+ */
+#define GPIO_PIN34_WAKEUP_ENABLE    (BIT(10))
+#define GPIO_PIN34_WAKEUP_ENABLE_M  (GPIO_PIN34_WAKEUP_ENABLE_V << GPIO_PIN34_WAKEUP_ENABLE_S)
+#define GPIO_PIN34_WAKEUP_ENABLE_V  0x00000001U
+#define GPIO_PIN34_WAKEUP_ENABLE_S  10
+/** GPIO_PIN34_CONFIG : R/W; bitpos: [12:11]; default: 0;
+ *  reserved
+ */
+#define GPIO_PIN34_CONFIG    0x00000003U
+#define GPIO_PIN34_CONFIG_M  (GPIO_PIN34_CONFIG_V << GPIO_PIN34_CONFIG_S)
+#define GPIO_PIN34_CONFIG_V  0x00000003U
+#define GPIO_PIN34_CONFIG_S  11
+/** GPIO_PIN34_INT_ENA : R/W; bitpos: [17:13]; default: 0;
+ *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+ *  interrupt.
+ */
+#define GPIO_PIN34_INT_ENA    0x0000001FU
+#define GPIO_PIN34_INT_ENA_M  (GPIO_PIN34_INT_ENA_V << GPIO_PIN34_INT_ENA_S)
+#define GPIO_PIN34_INT_ENA_V  0x0000001FU
+#define GPIO_PIN34_INT_ENA_S  13
+
+/** GPIO_STATUS_NEXT_REG register
+ *  GPIO interrupt source register for GPIO0-31
+ */
+#define GPIO_STATUS_NEXT_REG (DR_REG_GPIO_BASE + 0x14c)
+/** GPIO_STATUS_INTERRUPT_NEXT : RO; bitpos: [31:0]; default: 0;
+ *  GPIO interrupt source register for GPIO0-31
+ */
+#define GPIO_STATUS_INTERRUPT_NEXT    0xFFFFFFFFU
+#define GPIO_STATUS_INTERRUPT_NEXT_M  (GPIO_STATUS_INTERRUPT_NEXT_V << GPIO_STATUS_INTERRUPT_NEXT_S)
+#define GPIO_STATUS_INTERRUPT_NEXT_V  0xFFFFFFFFU
+#define GPIO_STATUS_INTERRUPT_NEXT_S  0
+
+/** GPIO_STATUS_NEXT1_REG register
+ *  GPIO interrupt source register for GPIO32-34
+ */
+#define GPIO_STATUS_NEXT1_REG (DR_REG_GPIO_BASE + 0x150)
+/** GPIO_STATUS_INTERRUPT_NEXT1 : RO; bitpos: [2:0]; default: 0;
+ *  GPIO interrupt source register for GPIO32-34
+ */
+#define GPIO_STATUS_INTERRUPT_NEXT1    0x00000007U
+#define GPIO_STATUS_INTERRUPT_NEXT1_M  (GPIO_STATUS_INTERRUPT_NEXT1_V << GPIO_STATUS_INTERRUPT_NEXT1_S)
+#define GPIO_STATUS_INTERRUPT_NEXT1_V  0x00000007U
+#define GPIO_STATUS_INTERRUPT_NEXT1_S  0
+
+/** GPIO_FUNC0_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC0_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x154)
+/** GPIO_FUNC0_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC0_IN_SEL    0x0000003FU
+#define GPIO_FUNC0_IN_SEL_M  (GPIO_FUNC0_IN_SEL_V << GPIO_FUNC0_IN_SEL_S)
+#define GPIO_FUNC0_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC0_IN_SEL_S  0
+/** GPIO_FUNC0_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC0_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC0_IN_INV_SEL_M  (GPIO_FUNC0_IN_INV_SEL_V << GPIO_FUNC0_IN_INV_SEL_S)
+#define GPIO_FUNC0_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC0_IN_INV_SEL_S  6
+/** GPIO_SIG0_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG0_IN_SEL    (BIT(7))
+#define GPIO_SIG0_IN_SEL_M  (GPIO_SIG0_IN_SEL_V << GPIO_SIG0_IN_SEL_S)
+#define GPIO_SIG0_IN_SEL_V  0x00000001U
+#define GPIO_SIG0_IN_SEL_S  7
+
+/** GPIO_FUNC6_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC6_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x16c)
+/** GPIO_FUNC6_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC6_IN_SEL    0x0000003FU
+#define GPIO_FUNC6_IN_SEL_M  (GPIO_FUNC6_IN_SEL_V << GPIO_FUNC6_IN_SEL_S)
+#define GPIO_FUNC6_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC6_IN_SEL_S  0
+/** GPIO_FUNC6_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC6_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC6_IN_INV_SEL_M  (GPIO_FUNC6_IN_INV_SEL_V << GPIO_FUNC6_IN_INV_SEL_S)
+#define GPIO_FUNC6_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC6_IN_INV_SEL_S  6
+/** GPIO_SIG6_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG6_IN_SEL    (BIT(7))
+#define GPIO_SIG6_IN_SEL_M  (GPIO_SIG6_IN_SEL_V << GPIO_SIG6_IN_SEL_S)
+#define GPIO_SIG6_IN_SEL_V  0x00000001U
+#define GPIO_SIG6_IN_SEL_S  7
+
+/** GPIO_FUNC7_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC7_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x170)
+/** GPIO_FUNC7_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC7_IN_SEL    0x0000003FU
+#define GPIO_FUNC7_IN_SEL_M  (GPIO_FUNC7_IN_SEL_V << GPIO_FUNC7_IN_SEL_S)
+#define GPIO_FUNC7_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC7_IN_SEL_S  0
+/** GPIO_FUNC7_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC7_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC7_IN_INV_SEL_M  (GPIO_FUNC7_IN_INV_SEL_V << GPIO_FUNC7_IN_INV_SEL_S)
+#define GPIO_FUNC7_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC7_IN_INV_SEL_S  6
+/** GPIO_SIG7_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG7_IN_SEL    (BIT(7))
+#define GPIO_SIG7_IN_SEL_M  (GPIO_SIG7_IN_SEL_V << GPIO_SIG7_IN_SEL_S)
+#define GPIO_SIG7_IN_SEL_V  0x00000001U
+#define GPIO_SIG7_IN_SEL_S  7
+
+/** GPIO_FUNC8_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC8_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x174)
+/** GPIO_FUNC8_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC8_IN_SEL    0x0000003FU
+#define GPIO_FUNC8_IN_SEL_M  (GPIO_FUNC8_IN_SEL_V << GPIO_FUNC8_IN_SEL_S)
+#define GPIO_FUNC8_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC8_IN_SEL_S  0
+/** GPIO_FUNC8_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC8_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC8_IN_INV_SEL_M  (GPIO_FUNC8_IN_INV_SEL_V << GPIO_FUNC8_IN_INV_SEL_S)
+#define GPIO_FUNC8_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC8_IN_INV_SEL_S  6
+/** GPIO_SIG8_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG8_IN_SEL    (BIT(7))
+#define GPIO_SIG8_IN_SEL_M  (GPIO_SIG8_IN_SEL_V << GPIO_SIG8_IN_SEL_S)
+#define GPIO_SIG8_IN_SEL_V  0x00000001U
+#define GPIO_SIG8_IN_SEL_S  7
+
+/** GPIO_FUNC9_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC9_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x178)
+/** GPIO_FUNC9_IN_SEL : R/W; bitpos: [5:0]; default: 56;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC9_IN_SEL    0x0000003FU
+#define GPIO_FUNC9_IN_SEL_M  (GPIO_FUNC9_IN_SEL_V << GPIO_FUNC9_IN_SEL_S)
+#define GPIO_FUNC9_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC9_IN_SEL_S  0
+/** GPIO_FUNC9_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC9_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC9_IN_INV_SEL_M  (GPIO_FUNC9_IN_INV_SEL_V << GPIO_FUNC9_IN_INV_SEL_S)
+#define GPIO_FUNC9_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC9_IN_INV_SEL_S  6
+/** GPIO_SIG9_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG9_IN_SEL    (BIT(7))
+#define GPIO_SIG9_IN_SEL_M  (GPIO_SIG9_IN_SEL_V << GPIO_SIG9_IN_SEL_S)
+#define GPIO_SIG9_IN_SEL_V  0x00000001U
+#define GPIO_SIG9_IN_SEL_S  7
+
+/** GPIO_FUNC10_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC10_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x17c)
+/** GPIO_FUNC10_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC10_IN_SEL    0x0000003FU
+#define GPIO_FUNC10_IN_SEL_M  (GPIO_FUNC10_IN_SEL_V << GPIO_FUNC10_IN_SEL_S)
+#define GPIO_FUNC10_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC10_IN_SEL_S  0
+/** GPIO_FUNC10_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC10_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC10_IN_INV_SEL_M  (GPIO_FUNC10_IN_INV_SEL_V << GPIO_FUNC10_IN_INV_SEL_S)
+#define GPIO_FUNC10_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC10_IN_INV_SEL_S  6
+/** GPIO_SIG10_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG10_IN_SEL    (BIT(7))
+#define GPIO_SIG10_IN_SEL_M  (GPIO_SIG10_IN_SEL_V << GPIO_SIG10_IN_SEL_S)
+#define GPIO_SIG10_IN_SEL_V  0x00000001U
+#define GPIO_SIG10_IN_SEL_S  7
+
+/** GPIO_FUNC11_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC11_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x180)
+/** GPIO_FUNC11_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC11_IN_SEL    0x0000003FU
+#define GPIO_FUNC11_IN_SEL_M  (GPIO_FUNC11_IN_SEL_V << GPIO_FUNC11_IN_SEL_S)
+#define GPIO_FUNC11_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC11_IN_SEL_S  0
+/** GPIO_FUNC11_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC11_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC11_IN_INV_SEL_M  (GPIO_FUNC11_IN_INV_SEL_V << GPIO_FUNC11_IN_INV_SEL_S)
+#define GPIO_FUNC11_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC11_IN_INV_SEL_S  6
+/** GPIO_SIG11_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG11_IN_SEL    (BIT(7))
+#define GPIO_SIG11_IN_SEL_M  (GPIO_SIG11_IN_SEL_V << GPIO_SIG11_IN_SEL_S)
+#define GPIO_SIG11_IN_SEL_V  0x00000001U
+#define GPIO_SIG11_IN_SEL_S  7
+
+/** GPIO_FUNC12_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC12_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x184)
+/** GPIO_FUNC12_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC12_IN_SEL    0x0000003FU
+#define GPIO_FUNC12_IN_SEL_M  (GPIO_FUNC12_IN_SEL_V << GPIO_FUNC12_IN_SEL_S)
+#define GPIO_FUNC12_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC12_IN_SEL_S  0
+/** GPIO_FUNC12_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC12_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC12_IN_INV_SEL_M  (GPIO_FUNC12_IN_INV_SEL_V << GPIO_FUNC12_IN_INV_SEL_S)
+#define GPIO_FUNC12_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC12_IN_INV_SEL_S  6
+/** GPIO_SIG12_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG12_IN_SEL    (BIT(7))
+#define GPIO_SIG12_IN_SEL_M  (GPIO_SIG12_IN_SEL_V << GPIO_SIG12_IN_SEL_S)
+#define GPIO_SIG12_IN_SEL_V  0x00000001U
+#define GPIO_SIG12_IN_SEL_S  7
+
+/** GPIO_FUNC13_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC13_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x188)
+/** GPIO_FUNC13_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC13_IN_SEL    0x0000003FU
+#define GPIO_FUNC13_IN_SEL_M  (GPIO_FUNC13_IN_SEL_V << GPIO_FUNC13_IN_SEL_S)
+#define GPIO_FUNC13_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC13_IN_SEL_S  0
+/** GPIO_FUNC13_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC13_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC13_IN_INV_SEL_M  (GPIO_FUNC13_IN_INV_SEL_V << GPIO_FUNC13_IN_INV_SEL_S)
+#define GPIO_FUNC13_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC13_IN_INV_SEL_S  6
+/** GPIO_SIG13_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG13_IN_SEL    (BIT(7))
+#define GPIO_SIG13_IN_SEL_M  (GPIO_SIG13_IN_SEL_V << GPIO_SIG13_IN_SEL_S)
+#define GPIO_SIG13_IN_SEL_V  0x00000001U
+#define GPIO_SIG13_IN_SEL_S  7
+
+/** GPIO_FUNC14_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC14_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x18c)
+/** GPIO_FUNC14_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC14_IN_SEL    0x0000003FU
+#define GPIO_FUNC14_IN_SEL_M  (GPIO_FUNC14_IN_SEL_V << GPIO_FUNC14_IN_SEL_S)
+#define GPIO_FUNC14_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC14_IN_SEL_S  0
+/** GPIO_FUNC14_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC14_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC14_IN_INV_SEL_M  (GPIO_FUNC14_IN_INV_SEL_V << GPIO_FUNC14_IN_INV_SEL_S)
+#define GPIO_FUNC14_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC14_IN_INV_SEL_S  6
+/** GPIO_SIG14_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG14_IN_SEL    (BIT(7))
+#define GPIO_SIG14_IN_SEL_M  (GPIO_SIG14_IN_SEL_V << GPIO_SIG14_IN_SEL_S)
+#define GPIO_SIG14_IN_SEL_V  0x00000001U
+#define GPIO_SIG14_IN_SEL_S  7
+
+/** GPIO_FUNC15_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC15_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x190)
+/** GPIO_FUNC15_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC15_IN_SEL    0x0000003FU
+#define GPIO_FUNC15_IN_SEL_M  (GPIO_FUNC15_IN_SEL_V << GPIO_FUNC15_IN_SEL_S)
+#define GPIO_FUNC15_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC15_IN_SEL_S  0
+/** GPIO_FUNC15_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC15_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC15_IN_INV_SEL_M  (GPIO_FUNC15_IN_INV_SEL_V << GPIO_FUNC15_IN_INV_SEL_S)
+#define GPIO_FUNC15_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC15_IN_INV_SEL_S  6
+/** GPIO_SIG15_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG15_IN_SEL    (BIT(7))
+#define GPIO_SIG15_IN_SEL_M  (GPIO_SIG15_IN_SEL_V << GPIO_SIG15_IN_SEL_S)
+#define GPIO_SIG15_IN_SEL_V  0x00000001U
+#define GPIO_SIG15_IN_SEL_S  7
+
+/** GPIO_FUNC16_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC16_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x194)
+/** GPIO_FUNC16_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC16_IN_SEL    0x0000003FU
+#define GPIO_FUNC16_IN_SEL_M  (GPIO_FUNC16_IN_SEL_V << GPIO_FUNC16_IN_SEL_S)
+#define GPIO_FUNC16_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC16_IN_SEL_S  0
+/** GPIO_FUNC16_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC16_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC16_IN_INV_SEL_M  (GPIO_FUNC16_IN_INV_SEL_V << GPIO_FUNC16_IN_INV_SEL_S)
+#define GPIO_FUNC16_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC16_IN_INV_SEL_S  6
+/** GPIO_SIG16_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG16_IN_SEL    (BIT(7))
+#define GPIO_SIG16_IN_SEL_M  (GPIO_SIG16_IN_SEL_V << GPIO_SIG16_IN_SEL_S)
+#define GPIO_SIG16_IN_SEL_V  0x00000001U
+#define GPIO_SIG16_IN_SEL_S  7
+
+/** GPIO_FUNC17_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC17_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x198)
+/** GPIO_FUNC17_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC17_IN_SEL    0x0000003FU
+#define GPIO_FUNC17_IN_SEL_M  (GPIO_FUNC17_IN_SEL_V << GPIO_FUNC17_IN_SEL_S)
+#define GPIO_FUNC17_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC17_IN_SEL_S  0
+/** GPIO_FUNC17_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC17_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC17_IN_INV_SEL_M  (GPIO_FUNC17_IN_INV_SEL_V << GPIO_FUNC17_IN_INV_SEL_S)
+#define GPIO_FUNC17_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC17_IN_INV_SEL_S  6
+/** GPIO_SIG17_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG17_IN_SEL    (BIT(7))
+#define GPIO_SIG17_IN_SEL_M  (GPIO_SIG17_IN_SEL_V << GPIO_SIG17_IN_SEL_S)
+#define GPIO_SIG17_IN_SEL_V  0x00000001U
+#define GPIO_SIG17_IN_SEL_S  7
+
+/** GPIO_FUNC19_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC19_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x1a0)
+/** GPIO_FUNC19_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC19_IN_SEL    0x0000003FU
+#define GPIO_FUNC19_IN_SEL_M  (GPIO_FUNC19_IN_SEL_V << GPIO_FUNC19_IN_SEL_S)
+#define GPIO_FUNC19_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC19_IN_SEL_S  0
+/** GPIO_FUNC19_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC19_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC19_IN_INV_SEL_M  (GPIO_FUNC19_IN_INV_SEL_V << GPIO_FUNC19_IN_INV_SEL_S)
+#define GPIO_FUNC19_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC19_IN_INV_SEL_S  6
+/** GPIO_SIG19_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG19_IN_SEL    (BIT(7))
+#define GPIO_SIG19_IN_SEL_M  (GPIO_SIG19_IN_SEL_V << GPIO_SIG19_IN_SEL_S)
+#define GPIO_SIG19_IN_SEL_V  0x00000001U
+#define GPIO_SIG19_IN_SEL_S  7
+
+/** GPIO_FUNC28_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC28_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x1c4)
+/** GPIO_FUNC28_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC28_IN_SEL    0x0000003FU
+#define GPIO_FUNC28_IN_SEL_M  (GPIO_FUNC28_IN_SEL_V << GPIO_FUNC28_IN_SEL_S)
+#define GPIO_FUNC28_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC28_IN_SEL_S  0
+/** GPIO_FUNC28_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC28_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC28_IN_INV_SEL_M  (GPIO_FUNC28_IN_INV_SEL_V << GPIO_FUNC28_IN_INV_SEL_S)
+#define GPIO_FUNC28_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC28_IN_INV_SEL_S  6
+/** GPIO_SIG28_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG28_IN_SEL    (BIT(7))
+#define GPIO_SIG28_IN_SEL_M  (GPIO_SIG28_IN_SEL_V << GPIO_SIG28_IN_SEL_S)
+#define GPIO_SIG28_IN_SEL_V  0x00000001U
+#define GPIO_SIG28_IN_SEL_S  7
+
+/** GPIO_FUNC29_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC29_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x1c8)
+/** GPIO_FUNC29_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC29_IN_SEL    0x0000003FU
+#define GPIO_FUNC29_IN_SEL_M  (GPIO_FUNC29_IN_SEL_V << GPIO_FUNC29_IN_SEL_S)
+#define GPIO_FUNC29_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC29_IN_SEL_S  0
+/** GPIO_FUNC29_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC29_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC29_IN_INV_SEL_M  (GPIO_FUNC29_IN_INV_SEL_V << GPIO_FUNC29_IN_INV_SEL_S)
+#define GPIO_FUNC29_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC29_IN_INV_SEL_S  6
+/** GPIO_SIG29_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG29_IN_SEL    (BIT(7))
+#define GPIO_SIG29_IN_SEL_M  (GPIO_SIG29_IN_SEL_V << GPIO_SIG29_IN_SEL_S)
+#define GPIO_SIG29_IN_SEL_V  0x00000001U
+#define GPIO_SIG29_IN_SEL_S  7
+
+/** GPIO_FUNC30_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC30_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x1cc)
+/** GPIO_FUNC30_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC30_IN_SEL    0x0000003FU
+#define GPIO_FUNC30_IN_SEL_M  (GPIO_FUNC30_IN_SEL_V << GPIO_FUNC30_IN_SEL_S)
+#define GPIO_FUNC30_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC30_IN_SEL_S  0
+/** GPIO_FUNC30_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC30_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC30_IN_INV_SEL_M  (GPIO_FUNC30_IN_INV_SEL_V << GPIO_FUNC30_IN_INV_SEL_S)
+#define GPIO_FUNC30_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC30_IN_INV_SEL_S  6
+/** GPIO_SIG30_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG30_IN_SEL    (BIT(7))
+#define GPIO_SIG30_IN_SEL_M  (GPIO_SIG30_IN_SEL_V << GPIO_SIG30_IN_SEL_S)
+#define GPIO_SIG30_IN_SEL_V  0x00000001U
+#define GPIO_SIG30_IN_SEL_S  7
+
+/** GPIO_FUNC31_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC31_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x1d0)
+/** GPIO_FUNC31_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC31_IN_SEL    0x0000003FU
+#define GPIO_FUNC31_IN_SEL_M  (GPIO_FUNC31_IN_SEL_V << GPIO_FUNC31_IN_SEL_S)
+#define GPIO_FUNC31_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC31_IN_SEL_S  0
+/** GPIO_FUNC31_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC31_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC31_IN_INV_SEL_M  (GPIO_FUNC31_IN_INV_SEL_V << GPIO_FUNC31_IN_INV_SEL_S)
+#define GPIO_FUNC31_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC31_IN_INV_SEL_S  6
+/** GPIO_SIG31_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG31_IN_SEL    (BIT(7))
+#define GPIO_SIG31_IN_SEL_M  (GPIO_SIG31_IN_SEL_V << GPIO_SIG31_IN_SEL_S)
+#define GPIO_SIG31_IN_SEL_V  0x00000001U
+#define GPIO_SIG31_IN_SEL_S  7
+
+/** GPIO_FUNC32_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC32_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x1d4)
+/** GPIO_FUNC32_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC32_IN_SEL    0x0000003FU
+#define GPIO_FUNC32_IN_SEL_M  (GPIO_FUNC32_IN_SEL_V << GPIO_FUNC32_IN_SEL_S)
+#define GPIO_FUNC32_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC32_IN_SEL_S  0
+/** GPIO_FUNC32_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC32_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC32_IN_INV_SEL_M  (GPIO_FUNC32_IN_INV_SEL_V << GPIO_FUNC32_IN_INV_SEL_S)
+#define GPIO_FUNC32_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC32_IN_INV_SEL_S  6
+/** GPIO_SIG32_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG32_IN_SEL    (BIT(7))
+#define GPIO_SIG32_IN_SEL_M  (GPIO_SIG32_IN_SEL_V << GPIO_SIG32_IN_SEL_S)
+#define GPIO_SIG32_IN_SEL_V  0x00000001U
+#define GPIO_SIG32_IN_SEL_S  7
+
+/** GPIO_FUNC33_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC33_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x1d8)
+/** GPIO_FUNC33_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC33_IN_SEL    0x0000003FU
+#define GPIO_FUNC33_IN_SEL_M  (GPIO_FUNC33_IN_SEL_V << GPIO_FUNC33_IN_SEL_S)
+#define GPIO_FUNC33_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC33_IN_SEL_S  0
+/** GPIO_FUNC33_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC33_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC33_IN_INV_SEL_M  (GPIO_FUNC33_IN_INV_SEL_V << GPIO_FUNC33_IN_INV_SEL_S)
+#define GPIO_FUNC33_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC33_IN_INV_SEL_S  6
+/** GPIO_SIG33_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG33_IN_SEL    (BIT(7))
+#define GPIO_SIG33_IN_SEL_M  (GPIO_SIG33_IN_SEL_V << GPIO_SIG33_IN_SEL_S)
+#define GPIO_SIG33_IN_SEL_V  0x00000001U
+#define GPIO_SIG33_IN_SEL_S  7
+
+/** GPIO_FUNC34_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC34_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x1dc)
+/** GPIO_FUNC34_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC34_IN_SEL    0x0000003FU
+#define GPIO_FUNC34_IN_SEL_M  (GPIO_FUNC34_IN_SEL_V << GPIO_FUNC34_IN_SEL_S)
+#define GPIO_FUNC34_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC34_IN_SEL_S  0
+/** GPIO_FUNC34_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC34_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC34_IN_INV_SEL_M  (GPIO_FUNC34_IN_INV_SEL_V << GPIO_FUNC34_IN_INV_SEL_S)
+#define GPIO_FUNC34_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC34_IN_INV_SEL_S  6
+/** GPIO_SIG34_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG34_IN_SEL    (BIT(7))
+#define GPIO_SIG34_IN_SEL_M  (GPIO_SIG34_IN_SEL_V << GPIO_SIG34_IN_SEL_S)
+#define GPIO_SIG34_IN_SEL_V  0x00000001U
+#define GPIO_SIG34_IN_SEL_S  7
+
+/** GPIO_FUNC35_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC35_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x1e0)
+/** GPIO_FUNC35_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC35_IN_SEL    0x0000003FU
+#define GPIO_FUNC35_IN_SEL_M  (GPIO_FUNC35_IN_SEL_V << GPIO_FUNC35_IN_SEL_S)
+#define GPIO_FUNC35_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC35_IN_SEL_S  0
+/** GPIO_FUNC35_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC35_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC35_IN_INV_SEL_M  (GPIO_FUNC35_IN_INV_SEL_V << GPIO_FUNC35_IN_INV_SEL_S)
+#define GPIO_FUNC35_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC35_IN_INV_SEL_S  6
+/** GPIO_SIG35_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG35_IN_SEL    (BIT(7))
+#define GPIO_SIG35_IN_SEL_M  (GPIO_SIG35_IN_SEL_V << GPIO_SIG35_IN_SEL_S)
+#define GPIO_SIG35_IN_SEL_V  0x00000001U
+#define GPIO_SIG35_IN_SEL_S  7
+
+/** GPIO_FUNC40_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC40_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x1f4)
+/** GPIO_FUNC40_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC40_IN_SEL    0x0000003FU
+#define GPIO_FUNC40_IN_SEL_M  (GPIO_FUNC40_IN_SEL_V << GPIO_FUNC40_IN_SEL_S)
+#define GPIO_FUNC40_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC40_IN_SEL_S  0
+/** GPIO_FUNC40_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC40_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC40_IN_INV_SEL_M  (GPIO_FUNC40_IN_INV_SEL_V << GPIO_FUNC40_IN_INV_SEL_S)
+#define GPIO_FUNC40_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC40_IN_INV_SEL_S  6
+/** GPIO_SIG40_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG40_IN_SEL    (BIT(7))
+#define GPIO_SIG40_IN_SEL_M  (GPIO_SIG40_IN_SEL_V << GPIO_SIG40_IN_SEL_S)
+#define GPIO_SIG40_IN_SEL_V  0x00000001U
+#define GPIO_SIG40_IN_SEL_S  7
+
+/** GPIO_FUNC41_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC41_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x1f8)
+/** GPIO_FUNC41_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC41_IN_SEL    0x0000003FU
+#define GPIO_FUNC41_IN_SEL_M  (GPIO_FUNC41_IN_SEL_V << GPIO_FUNC41_IN_SEL_S)
+#define GPIO_FUNC41_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC41_IN_SEL_S  0
+/** GPIO_FUNC41_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC41_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC41_IN_INV_SEL_M  (GPIO_FUNC41_IN_INV_SEL_V << GPIO_FUNC41_IN_INV_SEL_S)
+#define GPIO_FUNC41_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC41_IN_INV_SEL_S  6
+/** GPIO_SIG41_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG41_IN_SEL    (BIT(7))
+#define GPIO_SIG41_IN_SEL_M  (GPIO_SIG41_IN_SEL_V << GPIO_SIG41_IN_SEL_S)
+#define GPIO_SIG41_IN_SEL_V  0x00000001U
+#define GPIO_SIG41_IN_SEL_S  7
+
+/** GPIO_FUNC42_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC42_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x1fc)
+/** GPIO_FUNC42_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC42_IN_SEL    0x0000003FU
+#define GPIO_FUNC42_IN_SEL_M  (GPIO_FUNC42_IN_SEL_V << GPIO_FUNC42_IN_SEL_S)
+#define GPIO_FUNC42_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC42_IN_SEL_S  0
+/** GPIO_FUNC42_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC42_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC42_IN_INV_SEL_M  (GPIO_FUNC42_IN_INV_SEL_V << GPIO_FUNC42_IN_INV_SEL_S)
+#define GPIO_FUNC42_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC42_IN_INV_SEL_S  6
+/** GPIO_SIG42_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG42_IN_SEL    (BIT(7))
+#define GPIO_SIG42_IN_SEL_M  (GPIO_SIG42_IN_SEL_V << GPIO_SIG42_IN_SEL_S)
+#define GPIO_SIG42_IN_SEL_V  0x00000001U
+#define GPIO_SIG42_IN_SEL_S  7
+
+/** GPIO_FUNC45_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC45_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x208)
+/** GPIO_FUNC45_IN_SEL : R/W; bitpos: [5:0]; default: 56;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC45_IN_SEL    0x0000003FU
+#define GPIO_FUNC45_IN_SEL_M  (GPIO_FUNC45_IN_SEL_V << GPIO_FUNC45_IN_SEL_S)
+#define GPIO_FUNC45_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC45_IN_SEL_S  0
+/** GPIO_FUNC45_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC45_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC45_IN_INV_SEL_M  (GPIO_FUNC45_IN_INV_SEL_V << GPIO_FUNC45_IN_INV_SEL_S)
+#define GPIO_FUNC45_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC45_IN_INV_SEL_S  6
+/** GPIO_SIG45_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG45_IN_SEL    (BIT(7))
+#define GPIO_SIG45_IN_SEL_M  (GPIO_SIG45_IN_SEL_V << GPIO_SIG45_IN_SEL_S)
+#define GPIO_SIG45_IN_SEL_V  0x00000001U
+#define GPIO_SIG45_IN_SEL_S  7
+
+/** GPIO_FUNC46_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC46_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x20c)
+/** GPIO_FUNC46_IN_SEL : R/W; bitpos: [5:0]; default: 56;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC46_IN_SEL    0x0000003FU
+#define GPIO_FUNC46_IN_SEL_M  (GPIO_FUNC46_IN_SEL_V << GPIO_FUNC46_IN_SEL_S)
+#define GPIO_FUNC46_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC46_IN_SEL_S  0
+/** GPIO_FUNC46_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC46_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC46_IN_INV_SEL_M  (GPIO_FUNC46_IN_INV_SEL_V << GPIO_FUNC46_IN_INV_SEL_S)
+#define GPIO_FUNC46_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC46_IN_INV_SEL_S  6
+/** GPIO_SIG46_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG46_IN_SEL    (BIT(7))
+#define GPIO_SIG46_IN_SEL_M  (GPIO_SIG46_IN_SEL_V << GPIO_SIG46_IN_SEL_S)
+#define GPIO_SIG46_IN_SEL_V  0x00000001U
+#define GPIO_SIG46_IN_SEL_S  7
+
+/** GPIO_FUNC47_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC47_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x210)
+/** GPIO_FUNC47_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC47_IN_SEL    0x0000003FU
+#define GPIO_FUNC47_IN_SEL_M  (GPIO_FUNC47_IN_SEL_V << GPIO_FUNC47_IN_SEL_S)
+#define GPIO_FUNC47_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC47_IN_SEL_S  0
+/** GPIO_FUNC47_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC47_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC47_IN_INV_SEL_M  (GPIO_FUNC47_IN_INV_SEL_V << GPIO_FUNC47_IN_INV_SEL_S)
+#define GPIO_FUNC47_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC47_IN_INV_SEL_S  6
+/** GPIO_SIG47_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG47_IN_SEL    (BIT(7))
+#define GPIO_SIG47_IN_SEL_M  (GPIO_SIG47_IN_SEL_V << GPIO_SIG47_IN_SEL_S)
+#define GPIO_SIG47_IN_SEL_V  0x00000001U
+#define GPIO_SIG47_IN_SEL_S  7
+
+/** GPIO_FUNC48_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC48_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x214)
+/** GPIO_FUNC48_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC48_IN_SEL    0x0000003FU
+#define GPIO_FUNC48_IN_SEL_M  (GPIO_FUNC48_IN_SEL_V << GPIO_FUNC48_IN_SEL_S)
+#define GPIO_FUNC48_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC48_IN_SEL_S  0
+/** GPIO_FUNC48_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC48_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC48_IN_INV_SEL_M  (GPIO_FUNC48_IN_INV_SEL_V << GPIO_FUNC48_IN_INV_SEL_S)
+#define GPIO_FUNC48_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC48_IN_INV_SEL_S  6
+/** GPIO_SIG48_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG48_IN_SEL    (BIT(7))
+#define GPIO_SIG48_IN_SEL_M  (GPIO_SIG48_IN_SEL_V << GPIO_SIG48_IN_SEL_S)
+#define GPIO_SIG48_IN_SEL_V  0x00000001U
+#define GPIO_SIG48_IN_SEL_S  7
+
+/** GPIO_FUNC49_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC49_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x218)
+/** GPIO_FUNC49_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC49_IN_SEL    0x0000003FU
+#define GPIO_FUNC49_IN_SEL_M  (GPIO_FUNC49_IN_SEL_V << GPIO_FUNC49_IN_SEL_S)
+#define GPIO_FUNC49_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC49_IN_SEL_S  0
+/** GPIO_FUNC49_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC49_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC49_IN_INV_SEL_M  (GPIO_FUNC49_IN_INV_SEL_V << GPIO_FUNC49_IN_INV_SEL_S)
+#define GPIO_FUNC49_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC49_IN_INV_SEL_S  6
+/** GPIO_SIG49_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG49_IN_SEL    (BIT(7))
+#define GPIO_SIG49_IN_SEL_M  (GPIO_SIG49_IN_SEL_V << GPIO_SIG49_IN_SEL_S)
+#define GPIO_SIG49_IN_SEL_V  0x00000001U
+#define GPIO_SIG49_IN_SEL_S  7
+
+/** GPIO_FUNC50_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC50_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x21c)
+/** GPIO_FUNC50_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC50_IN_SEL    0x0000003FU
+#define GPIO_FUNC50_IN_SEL_M  (GPIO_FUNC50_IN_SEL_V << GPIO_FUNC50_IN_SEL_S)
+#define GPIO_FUNC50_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC50_IN_SEL_S  0
+/** GPIO_FUNC50_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC50_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC50_IN_INV_SEL_M  (GPIO_FUNC50_IN_INV_SEL_V << GPIO_FUNC50_IN_INV_SEL_S)
+#define GPIO_FUNC50_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC50_IN_INV_SEL_S  6
+/** GPIO_SIG50_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG50_IN_SEL    (BIT(7))
+#define GPIO_SIG50_IN_SEL_M  (GPIO_SIG50_IN_SEL_V << GPIO_SIG50_IN_SEL_S)
+#define GPIO_SIG50_IN_SEL_V  0x00000001U
+#define GPIO_SIG50_IN_SEL_S  7
+
+/** GPIO_FUNC51_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC51_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x220)
+/** GPIO_FUNC51_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC51_IN_SEL    0x0000003FU
+#define GPIO_FUNC51_IN_SEL_M  (GPIO_FUNC51_IN_SEL_V << GPIO_FUNC51_IN_SEL_S)
+#define GPIO_FUNC51_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC51_IN_SEL_S  0
+/** GPIO_FUNC51_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC51_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC51_IN_INV_SEL_M  (GPIO_FUNC51_IN_INV_SEL_V << GPIO_FUNC51_IN_INV_SEL_S)
+#define GPIO_FUNC51_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC51_IN_INV_SEL_S  6
+/** GPIO_SIG51_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG51_IN_SEL    (BIT(7))
+#define GPIO_SIG51_IN_SEL_M  (GPIO_SIG51_IN_SEL_V << GPIO_SIG51_IN_SEL_S)
+#define GPIO_SIG51_IN_SEL_V  0x00000001U
+#define GPIO_SIG51_IN_SEL_S  7
+
+/** GPIO_FUNC52_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC52_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x224)
+/** GPIO_FUNC52_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC52_IN_SEL    0x0000003FU
+#define GPIO_FUNC52_IN_SEL_M  (GPIO_FUNC52_IN_SEL_V << GPIO_FUNC52_IN_SEL_S)
+#define GPIO_FUNC52_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC52_IN_SEL_S  0
+/** GPIO_FUNC52_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC52_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC52_IN_INV_SEL_M  (GPIO_FUNC52_IN_INV_SEL_V << GPIO_FUNC52_IN_INV_SEL_S)
+#define GPIO_FUNC52_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC52_IN_INV_SEL_S  6
+/** GPIO_SIG52_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG52_IN_SEL    (BIT(7))
+#define GPIO_SIG52_IN_SEL_M  (GPIO_SIG52_IN_SEL_V << GPIO_SIG52_IN_SEL_S)
+#define GPIO_SIG52_IN_SEL_V  0x00000001U
+#define GPIO_SIG52_IN_SEL_S  7
+
+/** GPIO_FUNC53_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC53_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x228)
+/** GPIO_FUNC53_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC53_IN_SEL    0x0000003FU
+#define GPIO_FUNC53_IN_SEL_M  (GPIO_FUNC53_IN_SEL_V << GPIO_FUNC53_IN_SEL_S)
+#define GPIO_FUNC53_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC53_IN_SEL_S  0
+/** GPIO_FUNC53_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC53_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC53_IN_INV_SEL_M  (GPIO_FUNC53_IN_INV_SEL_V << GPIO_FUNC53_IN_INV_SEL_S)
+#define GPIO_FUNC53_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC53_IN_INV_SEL_S  6
+/** GPIO_SIG53_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG53_IN_SEL    (BIT(7))
+#define GPIO_SIG53_IN_SEL_M  (GPIO_SIG53_IN_SEL_V << GPIO_SIG53_IN_SEL_S)
+#define GPIO_SIG53_IN_SEL_V  0x00000001U
+#define GPIO_SIG53_IN_SEL_S  7
+
+/** GPIO_FUNC54_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC54_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x22c)
+/** GPIO_FUNC54_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC54_IN_SEL    0x0000003FU
+#define GPIO_FUNC54_IN_SEL_M  (GPIO_FUNC54_IN_SEL_V << GPIO_FUNC54_IN_SEL_S)
+#define GPIO_FUNC54_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC54_IN_SEL_S  0
+/** GPIO_FUNC54_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC54_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC54_IN_INV_SEL_M  (GPIO_FUNC54_IN_INV_SEL_V << GPIO_FUNC54_IN_INV_SEL_S)
+#define GPIO_FUNC54_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC54_IN_INV_SEL_S  6
+/** GPIO_SIG54_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG54_IN_SEL    (BIT(7))
+#define GPIO_SIG54_IN_SEL_M  (GPIO_SIG54_IN_SEL_V << GPIO_SIG54_IN_SEL_S)
+#define GPIO_SIG54_IN_SEL_V  0x00000001U
+#define GPIO_SIG54_IN_SEL_S  7
+
+/** GPIO_FUNC55_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC55_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x230)
+/** GPIO_FUNC55_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC55_IN_SEL    0x0000003FU
+#define GPIO_FUNC55_IN_SEL_M  (GPIO_FUNC55_IN_SEL_V << GPIO_FUNC55_IN_SEL_S)
+#define GPIO_FUNC55_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC55_IN_SEL_S  0
+/** GPIO_FUNC55_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC55_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC55_IN_INV_SEL_M  (GPIO_FUNC55_IN_INV_SEL_V << GPIO_FUNC55_IN_INV_SEL_S)
+#define GPIO_FUNC55_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC55_IN_INV_SEL_S  6
+/** GPIO_SIG55_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG55_IN_SEL    (BIT(7))
+#define GPIO_SIG55_IN_SEL_M  (GPIO_SIG55_IN_SEL_V << GPIO_SIG55_IN_SEL_S)
+#define GPIO_SIG55_IN_SEL_V  0x00000001U
+#define GPIO_SIG55_IN_SEL_S  7
+
+/** GPIO_FUNC56_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC56_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x234)
+/** GPIO_FUNC56_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC56_IN_SEL    0x0000003FU
+#define GPIO_FUNC56_IN_SEL_M  (GPIO_FUNC56_IN_SEL_V << GPIO_FUNC56_IN_SEL_S)
+#define GPIO_FUNC56_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC56_IN_SEL_S  0
+/** GPIO_FUNC56_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC56_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC56_IN_INV_SEL_M  (GPIO_FUNC56_IN_INV_SEL_V << GPIO_FUNC56_IN_INV_SEL_S)
+#define GPIO_FUNC56_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC56_IN_INV_SEL_S  6
+/** GPIO_SIG56_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG56_IN_SEL    (BIT(7))
+#define GPIO_SIG56_IN_SEL_M  (GPIO_SIG56_IN_SEL_V << GPIO_SIG56_IN_SEL_S)
+#define GPIO_SIG56_IN_SEL_V  0x00000001U
+#define GPIO_SIG56_IN_SEL_S  7
+
+/** GPIO_FUNC57_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC57_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x238)
+/** GPIO_FUNC57_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC57_IN_SEL    0x0000003FU
+#define GPIO_FUNC57_IN_SEL_M  (GPIO_FUNC57_IN_SEL_V << GPIO_FUNC57_IN_SEL_S)
+#define GPIO_FUNC57_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC57_IN_SEL_S  0
+/** GPIO_FUNC57_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC57_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC57_IN_INV_SEL_M  (GPIO_FUNC57_IN_INV_SEL_V << GPIO_FUNC57_IN_INV_SEL_S)
+#define GPIO_FUNC57_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC57_IN_INV_SEL_S  6
+/** GPIO_SIG57_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG57_IN_SEL    (BIT(7))
+#define GPIO_SIG57_IN_SEL_M  (GPIO_SIG57_IN_SEL_V << GPIO_SIG57_IN_SEL_S)
+#define GPIO_SIG57_IN_SEL_V  0x00000001U
+#define GPIO_SIG57_IN_SEL_S  7
+
+/** GPIO_FUNC58_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC58_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x23c)
+/** GPIO_FUNC58_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC58_IN_SEL    0x0000003FU
+#define GPIO_FUNC58_IN_SEL_M  (GPIO_FUNC58_IN_SEL_V << GPIO_FUNC58_IN_SEL_S)
+#define GPIO_FUNC58_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC58_IN_SEL_S  0
+/** GPIO_FUNC58_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC58_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC58_IN_INV_SEL_M  (GPIO_FUNC58_IN_INV_SEL_V << GPIO_FUNC58_IN_INV_SEL_S)
+#define GPIO_FUNC58_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC58_IN_INV_SEL_S  6
+/** GPIO_SIG58_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG58_IN_SEL    (BIT(7))
+#define GPIO_SIG58_IN_SEL_M  (GPIO_SIG58_IN_SEL_V << GPIO_SIG58_IN_SEL_S)
+#define GPIO_SIG58_IN_SEL_V  0x00000001U
+#define GPIO_SIG58_IN_SEL_S  7
+
+/** GPIO_FUNC59_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC59_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x240)
+/** GPIO_FUNC59_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC59_IN_SEL    0x0000003FU
+#define GPIO_FUNC59_IN_SEL_M  (GPIO_FUNC59_IN_SEL_V << GPIO_FUNC59_IN_SEL_S)
+#define GPIO_FUNC59_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC59_IN_SEL_S  0
+/** GPIO_FUNC59_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC59_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC59_IN_INV_SEL_M  (GPIO_FUNC59_IN_INV_SEL_V << GPIO_FUNC59_IN_INV_SEL_S)
+#define GPIO_FUNC59_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC59_IN_INV_SEL_S  6
+/** GPIO_SIG59_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG59_IN_SEL    (BIT(7))
+#define GPIO_SIG59_IN_SEL_M  (GPIO_SIG59_IN_SEL_V << GPIO_SIG59_IN_SEL_S)
+#define GPIO_SIG59_IN_SEL_V  0x00000001U
+#define GPIO_SIG59_IN_SEL_S  7
+
+/** GPIO_FUNC60_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC60_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x244)
+/** GPIO_FUNC60_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC60_IN_SEL    0x0000003FU
+#define GPIO_FUNC60_IN_SEL_M  (GPIO_FUNC60_IN_SEL_V << GPIO_FUNC60_IN_SEL_S)
+#define GPIO_FUNC60_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC60_IN_SEL_S  0
+/** GPIO_FUNC60_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC60_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC60_IN_INV_SEL_M  (GPIO_FUNC60_IN_INV_SEL_V << GPIO_FUNC60_IN_INV_SEL_S)
+#define GPIO_FUNC60_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC60_IN_INV_SEL_S  6
+/** GPIO_SIG60_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG60_IN_SEL    (BIT(7))
+#define GPIO_SIG60_IN_SEL_M  (GPIO_SIG60_IN_SEL_V << GPIO_SIG60_IN_SEL_S)
+#define GPIO_SIG60_IN_SEL_V  0x00000001U
+#define GPIO_SIG60_IN_SEL_S  7
+
+/** GPIO_FUNC61_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC61_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x248)
+/** GPIO_FUNC61_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC61_IN_SEL    0x0000003FU
+#define GPIO_FUNC61_IN_SEL_M  (GPIO_FUNC61_IN_SEL_V << GPIO_FUNC61_IN_SEL_S)
+#define GPIO_FUNC61_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC61_IN_SEL_S  0
+/** GPIO_FUNC61_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC61_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC61_IN_INV_SEL_M  (GPIO_FUNC61_IN_INV_SEL_V << GPIO_FUNC61_IN_INV_SEL_S)
+#define GPIO_FUNC61_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC61_IN_INV_SEL_S  6
+/** GPIO_SIG61_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG61_IN_SEL    (BIT(7))
+#define GPIO_SIG61_IN_SEL_M  (GPIO_SIG61_IN_SEL_V << GPIO_SIG61_IN_SEL_S)
+#define GPIO_SIG61_IN_SEL_V  0x00000001U
+#define GPIO_SIG61_IN_SEL_S  7
+
+/** GPIO_FUNC62_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC62_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x24c)
+/** GPIO_FUNC62_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC62_IN_SEL    0x0000003FU
+#define GPIO_FUNC62_IN_SEL_M  (GPIO_FUNC62_IN_SEL_V << GPIO_FUNC62_IN_SEL_S)
+#define GPIO_FUNC62_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC62_IN_SEL_S  0
+/** GPIO_FUNC62_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC62_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC62_IN_INV_SEL_M  (GPIO_FUNC62_IN_INV_SEL_V << GPIO_FUNC62_IN_INV_SEL_S)
+#define GPIO_FUNC62_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC62_IN_INV_SEL_S  6
+/** GPIO_SIG62_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG62_IN_SEL    (BIT(7))
+#define GPIO_SIG62_IN_SEL_M  (GPIO_SIG62_IN_SEL_V << GPIO_SIG62_IN_SEL_S)
+#define GPIO_SIG62_IN_SEL_V  0x00000001U
+#define GPIO_SIG62_IN_SEL_S  7
+
+/** GPIO_FUNC63_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC63_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x250)
+/** GPIO_FUNC63_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC63_IN_SEL    0x0000003FU
+#define GPIO_FUNC63_IN_SEL_M  (GPIO_FUNC63_IN_SEL_V << GPIO_FUNC63_IN_SEL_S)
+#define GPIO_FUNC63_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC63_IN_SEL_S  0
+/** GPIO_FUNC63_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC63_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC63_IN_INV_SEL_M  (GPIO_FUNC63_IN_INV_SEL_V << GPIO_FUNC63_IN_INV_SEL_S)
+#define GPIO_FUNC63_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC63_IN_INV_SEL_S  6
+/** GPIO_SIG63_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG63_IN_SEL    (BIT(7))
+#define GPIO_SIG63_IN_SEL_M  (GPIO_SIG63_IN_SEL_V << GPIO_SIG63_IN_SEL_S)
+#define GPIO_SIG63_IN_SEL_V  0x00000001U
+#define GPIO_SIG63_IN_SEL_S  7
+
+/** GPIO_FUNC64_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC64_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x254)
+/** GPIO_FUNC64_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC64_IN_SEL    0x0000003FU
+#define GPIO_FUNC64_IN_SEL_M  (GPIO_FUNC64_IN_SEL_V << GPIO_FUNC64_IN_SEL_S)
+#define GPIO_FUNC64_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC64_IN_SEL_S  0
+/** GPIO_FUNC64_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC64_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC64_IN_INV_SEL_M  (GPIO_FUNC64_IN_INV_SEL_V << GPIO_FUNC64_IN_INV_SEL_S)
+#define GPIO_FUNC64_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC64_IN_INV_SEL_S  6
+/** GPIO_SIG64_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG64_IN_SEL    (BIT(7))
+#define GPIO_SIG64_IN_SEL_M  (GPIO_SIG64_IN_SEL_V << GPIO_SIG64_IN_SEL_S)
+#define GPIO_SIG64_IN_SEL_V  0x00000001U
+#define GPIO_SIG64_IN_SEL_S  7
+
+/** GPIO_FUNC65_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC65_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x258)
+/** GPIO_FUNC65_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC65_IN_SEL    0x0000003FU
+#define GPIO_FUNC65_IN_SEL_M  (GPIO_FUNC65_IN_SEL_V << GPIO_FUNC65_IN_SEL_S)
+#define GPIO_FUNC65_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC65_IN_SEL_S  0
+/** GPIO_FUNC65_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC65_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC65_IN_INV_SEL_M  (GPIO_FUNC65_IN_INV_SEL_V << GPIO_FUNC65_IN_INV_SEL_S)
+#define GPIO_FUNC65_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC65_IN_INV_SEL_S  6
+/** GPIO_SIG65_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG65_IN_SEL    (BIT(7))
+#define GPIO_SIG65_IN_SEL_M  (GPIO_SIG65_IN_SEL_V << GPIO_SIG65_IN_SEL_S)
+#define GPIO_SIG65_IN_SEL_V  0x00000001U
+#define GPIO_SIG65_IN_SEL_S  7
+
+/** GPIO_FUNC66_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC66_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x25c)
+/** GPIO_FUNC66_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC66_IN_SEL    0x0000003FU
+#define GPIO_FUNC66_IN_SEL_M  (GPIO_FUNC66_IN_SEL_V << GPIO_FUNC66_IN_SEL_S)
+#define GPIO_FUNC66_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC66_IN_SEL_S  0
+/** GPIO_FUNC66_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC66_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC66_IN_INV_SEL_M  (GPIO_FUNC66_IN_INV_SEL_V << GPIO_FUNC66_IN_INV_SEL_S)
+#define GPIO_FUNC66_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC66_IN_INV_SEL_S  6
+/** GPIO_SIG66_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG66_IN_SEL    (BIT(7))
+#define GPIO_SIG66_IN_SEL_M  (GPIO_SIG66_IN_SEL_V << GPIO_SIG66_IN_SEL_S)
+#define GPIO_SIG66_IN_SEL_V  0x00000001U
+#define GPIO_SIG66_IN_SEL_S  7
+
+/** GPIO_FUNC67_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC67_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x260)
+/** GPIO_FUNC67_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC67_IN_SEL    0x0000003FU
+#define GPIO_FUNC67_IN_SEL_M  (GPIO_FUNC67_IN_SEL_V << GPIO_FUNC67_IN_SEL_S)
+#define GPIO_FUNC67_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC67_IN_SEL_S  0
+/** GPIO_FUNC67_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC67_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC67_IN_INV_SEL_M  (GPIO_FUNC67_IN_INV_SEL_V << GPIO_FUNC67_IN_INV_SEL_S)
+#define GPIO_FUNC67_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC67_IN_INV_SEL_S  6
+/** GPIO_SIG67_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG67_IN_SEL    (BIT(7))
+#define GPIO_SIG67_IN_SEL_M  (GPIO_SIG67_IN_SEL_V << GPIO_SIG67_IN_SEL_S)
+#define GPIO_SIG67_IN_SEL_V  0x00000001U
+#define GPIO_SIG67_IN_SEL_S  7
+
+/** GPIO_FUNC68_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC68_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x264)
+/** GPIO_FUNC68_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC68_IN_SEL    0x0000003FU
+#define GPIO_FUNC68_IN_SEL_M  (GPIO_FUNC68_IN_SEL_V << GPIO_FUNC68_IN_SEL_S)
+#define GPIO_FUNC68_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC68_IN_SEL_S  0
+/** GPIO_FUNC68_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC68_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC68_IN_INV_SEL_M  (GPIO_FUNC68_IN_INV_SEL_V << GPIO_FUNC68_IN_INV_SEL_S)
+#define GPIO_FUNC68_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC68_IN_INV_SEL_S  6
+/** GPIO_SIG68_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG68_IN_SEL    (BIT(7))
+#define GPIO_SIG68_IN_SEL_M  (GPIO_SIG68_IN_SEL_V << GPIO_SIG68_IN_SEL_S)
+#define GPIO_SIG68_IN_SEL_V  0x00000001U
+#define GPIO_SIG68_IN_SEL_S  7
+
+/** GPIO_FUNC69_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC69_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x268)
+/** GPIO_FUNC69_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC69_IN_SEL    0x0000003FU
+#define GPIO_FUNC69_IN_SEL_M  (GPIO_FUNC69_IN_SEL_V << GPIO_FUNC69_IN_SEL_S)
+#define GPIO_FUNC69_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC69_IN_SEL_S  0
+/** GPIO_FUNC69_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC69_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC69_IN_INV_SEL_M  (GPIO_FUNC69_IN_INV_SEL_V << GPIO_FUNC69_IN_INV_SEL_S)
+#define GPIO_FUNC69_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC69_IN_INV_SEL_S  6
+/** GPIO_SIG69_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG69_IN_SEL    (BIT(7))
+#define GPIO_SIG69_IN_SEL_M  (GPIO_SIG69_IN_SEL_V << GPIO_SIG69_IN_SEL_S)
+#define GPIO_SIG69_IN_SEL_V  0x00000001U
+#define GPIO_SIG69_IN_SEL_S  7
+
+/** GPIO_FUNC70_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC70_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x26c)
+/** GPIO_FUNC70_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC70_IN_SEL    0x0000003FU
+#define GPIO_FUNC70_IN_SEL_M  (GPIO_FUNC70_IN_SEL_V << GPIO_FUNC70_IN_SEL_S)
+#define GPIO_FUNC70_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC70_IN_SEL_S  0
+/** GPIO_FUNC70_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC70_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC70_IN_INV_SEL_M  (GPIO_FUNC70_IN_INV_SEL_V << GPIO_FUNC70_IN_INV_SEL_S)
+#define GPIO_FUNC70_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC70_IN_INV_SEL_S  6
+/** GPIO_SIG70_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG70_IN_SEL    (BIT(7))
+#define GPIO_SIG70_IN_SEL_M  (GPIO_SIG70_IN_SEL_V << GPIO_SIG70_IN_SEL_S)
+#define GPIO_SIG70_IN_SEL_V  0x00000001U
+#define GPIO_SIG70_IN_SEL_S  7
+
+/** GPIO_FUNC71_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC71_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x270)
+/** GPIO_FUNC71_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC71_IN_SEL    0x0000003FU
+#define GPIO_FUNC71_IN_SEL_M  (GPIO_FUNC71_IN_SEL_V << GPIO_FUNC71_IN_SEL_S)
+#define GPIO_FUNC71_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC71_IN_SEL_S  0
+/** GPIO_FUNC71_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC71_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC71_IN_INV_SEL_M  (GPIO_FUNC71_IN_INV_SEL_V << GPIO_FUNC71_IN_INV_SEL_S)
+#define GPIO_FUNC71_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC71_IN_INV_SEL_S  6
+/** GPIO_SIG71_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG71_IN_SEL    (BIT(7))
+#define GPIO_SIG71_IN_SEL_M  (GPIO_SIG71_IN_SEL_V << GPIO_SIG71_IN_SEL_S)
+#define GPIO_SIG71_IN_SEL_V  0x00000001U
+#define GPIO_SIG71_IN_SEL_S  7
+
+/** GPIO_FUNC72_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC72_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x274)
+/** GPIO_FUNC72_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC72_IN_SEL    0x0000003FU
+#define GPIO_FUNC72_IN_SEL_M  (GPIO_FUNC72_IN_SEL_V << GPIO_FUNC72_IN_SEL_S)
+#define GPIO_FUNC72_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC72_IN_SEL_S  0
+/** GPIO_FUNC72_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC72_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC72_IN_INV_SEL_M  (GPIO_FUNC72_IN_INV_SEL_V << GPIO_FUNC72_IN_INV_SEL_S)
+#define GPIO_FUNC72_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC72_IN_INV_SEL_S  6
+/** GPIO_SIG72_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG72_IN_SEL    (BIT(7))
+#define GPIO_SIG72_IN_SEL_M  (GPIO_SIG72_IN_SEL_V << GPIO_SIG72_IN_SEL_S)
+#define GPIO_SIG72_IN_SEL_V  0x00000001U
+#define GPIO_SIG72_IN_SEL_S  7
+
+/** GPIO_FUNC73_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC73_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x278)
+/** GPIO_FUNC73_IN_SEL : R/W; bitpos: [5:0]; default: 56;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC73_IN_SEL    0x0000003FU
+#define GPIO_FUNC73_IN_SEL_M  (GPIO_FUNC73_IN_SEL_V << GPIO_FUNC73_IN_SEL_S)
+#define GPIO_FUNC73_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC73_IN_SEL_S  0
+/** GPIO_FUNC73_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC73_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC73_IN_INV_SEL_M  (GPIO_FUNC73_IN_INV_SEL_V << GPIO_FUNC73_IN_INV_SEL_S)
+#define GPIO_FUNC73_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC73_IN_INV_SEL_S  6
+/** GPIO_SIG73_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG73_IN_SEL    (BIT(7))
+#define GPIO_SIG73_IN_SEL_M  (GPIO_SIG73_IN_SEL_V << GPIO_SIG73_IN_SEL_S)
+#define GPIO_SIG73_IN_SEL_V  0x00000001U
+#define GPIO_SIG73_IN_SEL_S  7
+
+/** GPIO_FUNC77_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC77_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x288)
+/** GPIO_FUNC77_IN_SEL : R/W; bitpos: [5:0]; default: 56;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC77_IN_SEL    0x0000003FU
+#define GPIO_FUNC77_IN_SEL_M  (GPIO_FUNC77_IN_SEL_V << GPIO_FUNC77_IN_SEL_S)
+#define GPIO_FUNC77_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC77_IN_SEL_S  0
+/** GPIO_FUNC77_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC77_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC77_IN_INV_SEL_M  (GPIO_FUNC77_IN_INV_SEL_V << GPIO_FUNC77_IN_INV_SEL_S)
+#define GPIO_FUNC77_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC77_IN_INV_SEL_S  6
+/** GPIO_SIG77_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG77_IN_SEL    (BIT(7))
+#define GPIO_SIG77_IN_SEL_M  (GPIO_SIG77_IN_SEL_V << GPIO_SIG77_IN_SEL_S)
+#define GPIO_SIG77_IN_SEL_V  0x00000001U
+#define GPIO_SIG77_IN_SEL_S  7
+
+/** GPIO_FUNC81_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC81_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x298)
+/** GPIO_FUNC81_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC81_IN_SEL    0x0000003FU
+#define GPIO_FUNC81_IN_SEL_M  (GPIO_FUNC81_IN_SEL_V << GPIO_FUNC81_IN_SEL_S)
+#define GPIO_FUNC81_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC81_IN_SEL_S  0
+/** GPIO_FUNC81_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC81_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC81_IN_INV_SEL_M  (GPIO_FUNC81_IN_INV_SEL_V << GPIO_FUNC81_IN_INV_SEL_S)
+#define GPIO_FUNC81_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC81_IN_INV_SEL_S  6
+/** GPIO_SIG81_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG81_IN_SEL    (BIT(7))
+#define GPIO_SIG81_IN_SEL_M  (GPIO_SIG81_IN_SEL_V << GPIO_SIG81_IN_SEL_S)
+#define GPIO_SIG81_IN_SEL_V  0x00000001U
+#define GPIO_SIG81_IN_SEL_S  7
+
+/** GPIO_FUNC82_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC82_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x29c)
+/** GPIO_FUNC82_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC82_IN_SEL    0x0000003FU
+#define GPIO_FUNC82_IN_SEL_M  (GPIO_FUNC82_IN_SEL_V << GPIO_FUNC82_IN_SEL_S)
+#define GPIO_FUNC82_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC82_IN_SEL_S  0
+/** GPIO_FUNC82_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC82_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC82_IN_INV_SEL_M  (GPIO_FUNC82_IN_INV_SEL_V << GPIO_FUNC82_IN_INV_SEL_S)
+#define GPIO_FUNC82_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC82_IN_INV_SEL_S  6
+/** GPIO_SIG82_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG82_IN_SEL    (BIT(7))
+#define GPIO_SIG82_IN_SEL_M  (GPIO_SIG82_IN_SEL_V << GPIO_SIG82_IN_SEL_S)
+#define GPIO_SIG82_IN_SEL_V  0x00000001U
+#define GPIO_SIG82_IN_SEL_S  7
+
+/** GPIO_FUNC87_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC87_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x2b0)
+/** GPIO_FUNC87_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC87_IN_SEL    0x0000003FU
+#define GPIO_FUNC87_IN_SEL_M  (GPIO_FUNC87_IN_SEL_V << GPIO_FUNC87_IN_SEL_S)
+#define GPIO_FUNC87_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC87_IN_SEL_S  0
+/** GPIO_FUNC87_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC87_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC87_IN_INV_SEL_M  (GPIO_FUNC87_IN_INV_SEL_V << GPIO_FUNC87_IN_INV_SEL_S)
+#define GPIO_FUNC87_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC87_IN_INV_SEL_S  6
+/** GPIO_SIG87_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG87_IN_SEL    (BIT(7))
+#define GPIO_SIG87_IN_SEL_M  (GPIO_SIG87_IN_SEL_V << GPIO_SIG87_IN_SEL_S)
+#define GPIO_SIG87_IN_SEL_V  0x00000001U
+#define GPIO_SIG87_IN_SEL_S  7
+
+/** GPIO_FUNC88_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC88_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x2b4)
+/** GPIO_FUNC88_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC88_IN_SEL    0x0000003FU
+#define GPIO_FUNC88_IN_SEL_M  (GPIO_FUNC88_IN_SEL_V << GPIO_FUNC88_IN_SEL_S)
+#define GPIO_FUNC88_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC88_IN_SEL_S  0
+/** GPIO_FUNC88_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC88_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC88_IN_INV_SEL_M  (GPIO_FUNC88_IN_INV_SEL_V << GPIO_FUNC88_IN_INV_SEL_S)
+#define GPIO_FUNC88_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC88_IN_INV_SEL_S  6
+/** GPIO_SIG88_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG88_IN_SEL    (BIT(7))
+#define GPIO_SIG88_IN_SEL_M  (GPIO_SIG88_IN_SEL_V << GPIO_SIG88_IN_SEL_S)
+#define GPIO_SIG88_IN_SEL_V  0x00000001U
+#define GPIO_SIG88_IN_SEL_S  7
+
+/** GPIO_FUNC89_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC89_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x2b8)
+/** GPIO_FUNC89_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC89_IN_SEL    0x0000003FU
+#define GPIO_FUNC89_IN_SEL_M  (GPIO_FUNC89_IN_SEL_V << GPIO_FUNC89_IN_SEL_S)
+#define GPIO_FUNC89_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC89_IN_SEL_S  0
+/** GPIO_FUNC89_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC89_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC89_IN_INV_SEL_M  (GPIO_FUNC89_IN_INV_SEL_V << GPIO_FUNC89_IN_INV_SEL_S)
+#define GPIO_FUNC89_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC89_IN_INV_SEL_S  6
+/** GPIO_SIG89_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG89_IN_SEL    (BIT(7))
+#define GPIO_SIG89_IN_SEL_M  (GPIO_SIG89_IN_SEL_V << GPIO_SIG89_IN_SEL_S)
+#define GPIO_SIG89_IN_SEL_V  0x00000001U
+#define GPIO_SIG89_IN_SEL_S  7
+
+/** GPIO_FUNC90_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC90_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x2bc)
+/** GPIO_FUNC90_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC90_IN_SEL    0x0000003FU
+#define GPIO_FUNC90_IN_SEL_M  (GPIO_FUNC90_IN_SEL_V << GPIO_FUNC90_IN_SEL_S)
+#define GPIO_FUNC90_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC90_IN_SEL_S  0
+/** GPIO_FUNC90_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC90_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC90_IN_INV_SEL_M  (GPIO_FUNC90_IN_INV_SEL_V << GPIO_FUNC90_IN_INV_SEL_S)
+#define GPIO_FUNC90_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC90_IN_INV_SEL_S  6
+/** GPIO_SIG90_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG90_IN_SEL    (BIT(7))
+#define GPIO_SIG90_IN_SEL_M  (GPIO_SIG90_IN_SEL_V << GPIO_SIG90_IN_SEL_S)
+#define GPIO_SIG90_IN_SEL_V  0x00000001U
+#define GPIO_SIG90_IN_SEL_S  7
+
+/** GPIO_FUNC91_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC91_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x2c0)
+/** GPIO_FUNC91_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC91_IN_SEL    0x0000003FU
+#define GPIO_FUNC91_IN_SEL_M  (GPIO_FUNC91_IN_SEL_V << GPIO_FUNC91_IN_SEL_S)
+#define GPIO_FUNC91_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC91_IN_SEL_S  0
+/** GPIO_FUNC91_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC91_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC91_IN_INV_SEL_M  (GPIO_FUNC91_IN_INV_SEL_V << GPIO_FUNC91_IN_INV_SEL_S)
+#define GPIO_FUNC91_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC91_IN_INV_SEL_S  6
+/** GPIO_SIG91_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG91_IN_SEL    (BIT(7))
+#define GPIO_SIG91_IN_SEL_M  (GPIO_SIG91_IN_SEL_V << GPIO_SIG91_IN_SEL_S)
+#define GPIO_SIG91_IN_SEL_V  0x00000001U
+#define GPIO_SIG91_IN_SEL_S  7
+
+/** GPIO_FUNC92_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC92_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x2c4)
+/** GPIO_FUNC92_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC92_IN_SEL    0x0000003FU
+#define GPIO_FUNC92_IN_SEL_M  (GPIO_FUNC92_IN_SEL_V << GPIO_FUNC92_IN_SEL_S)
+#define GPIO_FUNC92_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC92_IN_SEL_S  0
+/** GPIO_FUNC92_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC92_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC92_IN_INV_SEL_M  (GPIO_FUNC92_IN_INV_SEL_V << GPIO_FUNC92_IN_INV_SEL_S)
+#define GPIO_FUNC92_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC92_IN_INV_SEL_S  6
+/** GPIO_SIG92_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG92_IN_SEL    (BIT(7))
+#define GPIO_SIG92_IN_SEL_M  (GPIO_SIG92_IN_SEL_V << GPIO_SIG92_IN_SEL_S)
+#define GPIO_SIG92_IN_SEL_V  0x00000001U
+#define GPIO_SIG92_IN_SEL_S  7
+
+/** GPIO_FUNC93_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC93_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x2c8)
+/** GPIO_FUNC93_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC93_IN_SEL    0x0000003FU
+#define GPIO_FUNC93_IN_SEL_M  (GPIO_FUNC93_IN_SEL_V << GPIO_FUNC93_IN_SEL_S)
+#define GPIO_FUNC93_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC93_IN_SEL_S  0
+/** GPIO_FUNC93_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC93_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC93_IN_INV_SEL_M  (GPIO_FUNC93_IN_INV_SEL_V << GPIO_FUNC93_IN_INV_SEL_S)
+#define GPIO_FUNC93_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC93_IN_INV_SEL_S  6
+/** GPIO_SIG93_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG93_IN_SEL    (BIT(7))
+#define GPIO_SIG93_IN_SEL_M  (GPIO_SIG93_IN_SEL_V << GPIO_SIG93_IN_SEL_S)
+#define GPIO_SIG93_IN_SEL_V  0x00000001U
+#define GPIO_SIG93_IN_SEL_S  7
+
+/** GPIO_FUNC94_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC94_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x2cc)
+/** GPIO_FUNC94_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC94_IN_SEL    0x0000003FU
+#define GPIO_FUNC94_IN_SEL_M  (GPIO_FUNC94_IN_SEL_V << GPIO_FUNC94_IN_SEL_S)
+#define GPIO_FUNC94_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC94_IN_SEL_S  0
+/** GPIO_FUNC94_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC94_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC94_IN_INV_SEL_M  (GPIO_FUNC94_IN_INV_SEL_V << GPIO_FUNC94_IN_INV_SEL_S)
+#define GPIO_FUNC94_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC94_IN_INV_SEL_S  6
+/** GPIO_SIG94_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG94_IN_SEL    (BIT(7))
+#define GPIO_SIG94_IN_SEL_M  (GPIO_SIG94_IN_SEL_V << GPIO_SIG94_IN_SEL_S)
+#define GPIO_SIG94_IN_SEL_V  0x00000001U
+#define GPIO_SIG94_IN_SEL_S  7
+
+/** GPIO_FUNC95_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC95_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x2d0)
+/** GPIO_FUNC95_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC95_IN_SEL    0x0000003FU
+#define GPIO_FUNC95_IN_SEL_M  (GPIO_FUNC95_IN_SEL_V << GPIO_FUNC95_IN_SEL_S)
+#define GPIO_FUNC95_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC95_IN_SEL_S  0
+/** GPIO_FUNC95_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC95_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC95_IN_INV_SEL_M  (GPIO_FUNC95_IN_INV_SEL_V << GPIO_FUNC95_IN_INV_SEL_S)
+#define GPIO_FUNC95_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC95_IN_INV_SEL_S  6
+/** GPIO_SIG95_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG95_IN_SEL    (BIT(7))
+#define GPIO_SIG95_IN_SEL_M  (GPIO_SIG95_IN_SEL_V << GPIO_SIG95_IN_SEL_S)
+#define GPIO_SIG95_IN_SEL_V  0x00000001U
+#define GPIO_SIG95_IN_SEL_S  7
+
+/** GPIO_FUNC97_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC97_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x2d8)
+/** GPIO_FUNC97_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC97_IN_SEL    0x0000003FU
+#define GPIO_FUNC97_IN_SEL_M  (GPIO_FUNC97_IN_SEL_V << GPIO_FUNC97_IN_SEL_S)
+#define GPIO_FUNC97_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC97_IN_SEL_S  0
+/** GPIO_FUNC97_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC97_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC97_IN_INV_SEL_M  (GPIO_FUNC97_IN_INV_SEL_V << GPIO_FUNC97_IN_INV_SEL_S)
+#define GPIO_FUNC97_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC97_IN_INV_SEL_S  6
+/** GPIO_SIG97_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG97_IN_SEL    (BIT(7))
+#define GPIO_SIG97_IN_SEL_M  (GPIO_SIG97_IN_SEL_V << GPIO_SIG97_IN_SEL_S)
+#define GPIO_SIG97_IN_SEL_V  0x00000001U
+#define GPIO_SIG97_IN_SEL_S  7
+
+/** GPIO_FUNC98_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC98_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x2dc)
+/** GPIO_FUNC98_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC98_IN_SEL    0x0000003FU
+#define GPIO_FUNC98_IN_SEL_M  (GPIO_FUNC98_IN_SEL_V << GPIO_FUNC98_IN_SEL_S)
+#define GPIO_FUNC98_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC98_IN_SEL_S  0
+/** GPIO_FUNC98_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC98_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC98_IN_INV_SEL_M  (GPIO_FUNC98_IN_INV_SEL_V << GPIO_FUNC98_IN_INV_SEL_S)
+#define GPIO_FUNC98_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC98_IN_INV_SEL_S  6
+/** GPIO_SIG98_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG98_IN_SEL    (BIT(7))
+#define GPIO_SIG98_IN_SEL_M  (GPIO_SIG98_IN_SEL_V << GPIO_SIG98_IN_SEL_S)
+#define GPIO_SIG98_IN_SEL_V  0x00000001U
+#define GPIO_SIG98_IN_SEL_S  7
+
+/** GPIO_FUNC99_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC99_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x2e0)
+/** GPIO_FUNC99_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC99_IN_SEL    0x0000003FU
+#define GPIO_FUNC99_IN_SEL_M  (GPIO_FUNC99_IN_SEL_V << GPIO_FUNC99_IN_SEL_S)
+#define GPIO_FUNC99_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC99_IN_SEL_S  0
+/** GPIO_FUNC99_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC99_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC99_IN_INV_SEL_M  (GPIO_FUNC99_IN_INV_SEL_V << GPIO_FUNC99_IN_INV_SEL_S)
+#define GPIO_FUNC99_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC99_IN_INV_SEL_S  6
+/** GPIO_SIG99_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG99_IN_SEL    (BIT(7))
+#define GPIO_SIG99_IN_SEL_M  (GPIO_SIG99_IN_SEL_V << GPIO_SIG99_IN_SEL_S)
+#define GPIO_SIG99_IN_SEL_V  0x00000001U
+#define GPIO_SIG99_IN_SEL_S  7
+
+/** GPIO_FUNC100_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC100_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x2e4)
+/** GPIO_FUNC100_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC100_IN_SEL    0x0000003FU
+#define GPIO_FUNC100_IN_SEL_M  (GPIO_FUNC100_IN_SEL_V << GPIO_FUNC100_IN_SEL_S)
+#define GPIO_FUNC100_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC100_IN_SEL_S  0
+/** GPIO_FUNC100_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC100_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC100_IN_INV_SEL_M  (GPIO_FUNC100_IN_INV_SEL_V << GPIO_FUNC100_IN_INV_SEL_S)
+#define GPIO_FUNC100_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC100_IN_INV_SEL_S  6
+/** GPIO_SIG100_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG100_IN_SEL    (BIT(7))
+#define GPIO_SIG100_IN_SEL_M  (GPIO_SIG100_IN_SEL_V << GPIO_SIG100_IN_SEL_S)
+#define GPIO_SIG100_IN_SEL_V  0x00000001U
+#define GPIO_SIG100_IN_SEL_S  7
+
+/** GPIO_FUNC101_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC101_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x2e8)
+/** GPIO_FUNC101_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC101_IN_SEL    0x0000003FU
+#define GPIO_FUNC101_IN_SEL_M  (GPIO_FUNC101_IN_SEL_V << GPIO_FUNC101_IN_SEL_S)
+#define GPIO_FUNC101_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC101_IN_SEL_S  0
+/** GPIO_FUNC101_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC101_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC101_IN_INV_SEL_M  (GPIO_FUNC101_IN_INV_SEL_V << GPIO_FUNC101_IN_INV_SEL_S)
+#define GPIO_FUNC101_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC101_IN_INV_SEL_S  6
+/** GPIO_SIG101_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG101_IN_SEL    (BIT(7))
+#define GPIO_SIG101_IN_SEL_M  (GPIO_SIG101_IN_SEL_V << GPIO_SIG101_IN_SEL_S)
+#define GPIO_SIG101_IN_SEL_V  0x00000001U
+#define GPIO_SIG101_IN_SEL_S  7
+
+/** GPIO_FUNC102_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC102_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x2ec)
+/** GPIO_FUNC102_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC102_IN_SEL    0x0000003FU
+#define GPIO_FUNC102_IN_SEL_M  (GPIO_FUNC102_IN_SEL_V << GPIO_FUNC102_IN_SEL_S)
+#define GPIO_FUNC102_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC102_IN_SEL_S  0
+/** GPIO_FUNC102_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC102_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC102_IN_INV_SEL_M  (GPIO_FUNC102_IN_INV_SEL_V << GPIO_FUNC102_IN_INV_SEL_S)
+#define GPIO_FUNC102_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC102_IN_INV_SEL_S  6
+/** GPIO_SIG102_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG102_IN_SEL    (BIT(7))
+#define GPIO_SIG102_IN_SEL_M  (GPIO_SIG102_IN_SEL_V << GPIO_SIG102_IN_SEL_S)
+#define GPIO_SIG102_IN_SEL_V  0x00000001U
+#define GPIO_SIG102_IN_SEL_S  7
+
+/** GPIO_FUNC103_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC103_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x2f0)
+/** GPIO_FUNC103_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC103_IN_SEL    0x0000003FU
+#define GPIO_FUNC103_IN_SEL_M  (GPIO_FUNC103_IN_SEL_V << GPIO_FUNC103_IN_SEL_S)
+#define GPIO_FUNC103_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC103_IN_SEL_S  0
+/** GPIO_FUNC103_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC103_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC103_IN_INV_SEL_M  (GPIO_FUNC103_IN_INV_SEL_V << GPIO_FUNC103_IN_INV_SEL_S)
+#define GPIO_FUNC103_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC103_IN_INV_SEL_S  6
+/** GPIO_SIG103_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG103_IN_SEL    (BIT(7))
+#define GPIO_SIG103_IN_SEL_M  (GPIO_SIG103_IN_SEL_V << GPIO_SIG103_IN_SEL_S)
+#define GPIO_SIG103_IN_SEL_V  0x00000001U
+#define GPIO_SIG103_IN_SEL_S  7
+
+/** GPIO_FUNC104_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC104_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x2f4)
+/** GPIO_FUNC104_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC104_IN_SEL    0x0000003FU
+#define GPIO_FUNC104_IN_SEL_M  (GPIO_FUNC104_IN_SEL_V << GPIO_FUNC104_IN_SEL_S)
+#define GPIO_FUNC104_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC104_IN_SEL_S  0
+/** GPIO_FUNC104_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC104_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC104_IN_INV_SEL_M  (GPIO_FUNC104_IN_INV_SEL_V << GPIO_FUNC104_IN_INV_SEL_S)
+#define GPIO_FUNC104_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC104_IN_INV_SEL_S  6
+/** GPIO_SIG104_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG104_IN_SEL    (BIT(7))
+#define GPIO_SIG104_IN_SEL_M  (GPIO_SIG104_IN_SEL_V << GPIO_SIG104_IN_SEL_S)
+#define GPIO_SIG104_IN_SEL_V  0x00000001U
+#define GPIO_SIG104_IN_SEL_S  7
+
+/** GPIO_FUNC105_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC105_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x2f8)
+/** GPIO_FUNC105_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC105_IN_SEL    0x0000003FU
+#define GPIO_FUNC105_IN_SEL_M  (GPIO_FUNC105_IN_SEL_V << GPIO_FUNC105_IN_SEL_S)
+#define GPIO_FUNC105_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC105_IN_SEL_S  0
+/** GPIO_FUNC105_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC105_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC105_IN_INV_SEL_M  (GPIO_FUNC105_IN_INV_SEL_V << GPIO_FUNC105_IN_INV_SEL_S)
+#define GPIO_FUNC105_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC105_IN_INV_SEL_S  6
+/** GPIO_SIG105_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG105_IN_SEL    (BIT(7))
+#define GPIO_SIG105_IN_SEL_M  (GPIO_SIG105_IN_SEL_V << GPIO_SIG105_IN_SEL_S)
+#define GPIO_SIG105_IN_SEL_V  0x00000001U
+#define GPIO_SIG105_IN_SEL_S  7
+
+/** GPIO_FUNC106_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC106_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x2fc)
+/** GPIO_FUNC106_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC106_IN_SEL    0x0000003FU
+#define GPIO_FUNC106_IN_SEL_M  (GPIO_FUNC106_IN_SEL_V << GPIO_FUNC106_IN_SEL_S)
+#define GPIO_FUNC106_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC106_IN_SEL_S  0
+/** GPIO_FUNC106_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC106_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC106_IN_INV_SEL_M  (GPIO_FUNC106_IN_INV_SEL_V << GPIO_FUNC106_IN_INV_SEL_S)
+#define GPIO_FUNC106_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC106_IN_INV_SEL_S  6
+/** GPIO_SIG106_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG106_IN_SEL    (BIT(7))
+#define GPIO_SIG106_IN_SEL_M  (GPIO_SIG106_IN_SEL_V << GPIO_SIG106_IN_SEL_S)
+#define GPIO_SIG106_IN_SEL_V  0x00000001U
+#define GPIO_SIG106_IN_SEL_S  7
+
+/** GPIO_FUNC107_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC107_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x300)
+/** GPIO_FUNC107_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC107_IN_SEL    0x0000003FU
+#define GPIO_FUNC107_IN_SEL_M  (GPIO_FUNC107_IN_SEL_V << GPIO_FUNC107_IN_SEL_S)
+#define GPIO_FUNC107_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC107_IN_SEL_S  0
+/** GPIO_FUNC107_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC107_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC107_IN_INV_SEL_M  (GPIO_FUNC107_IN_INV_SEL_V << GPIO_FUNC107_IN_INV_SEL_S)
+#define GPIO_FUNC107_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC107_IN_INV_SEL_S  6
+/** GPIO_SIG107_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG107_IN_SEL    (BIT(7))
+#define GPIO_SIG107_IN_SEL_M  (GPIO_SIG107_IN_SEL_V << GPIO_SIG107_IN_SEL_S)
+#define GPIO_SIG107_IN_SEL_V  0x00000001U
+#define GPIO_SIG107_IN_SEL_S  7
+
+/** GPIO_FUNC108_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC108_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x304)
+/** GPIO_FUNC108_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC108_IN_SEL    0x0000003FU
+#define GPIO_FUNC108_IN_SEL_M  (GPIO_FUNC108_IN_SEL_V << GPIO_FUNC108_IN_SEL_S)
+#define GPIO_FUNC108_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC108_IN_SEL_S  0
+/** GPIO_FUNC108_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC108_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC108_IN_INV_SEL_M  (GPIO_FUNC108_IN_INV_SEL_V << GPIO_FUNC108_IN_INV_SEL_S)
+#define GPIO_FUNC108_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC108_IN_INV_SEL_S  6
+/** GPIO_SIG108_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG108_IN_SEL    (BIT(7))
+#define GPIO_SIG108_IN_SEL_M  (GPIO_SIG108_IN_SEL_V << GPIO_SIG108_IN_SEL_S)
+#define GPIO_SIG108_IN_SEL_V  0x00000001U
+#define GPIO_SIG108_IN_SEL_S  7
+
+/** GPIO_FUNC109_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC109_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x308)
+/** GPIO_FUNC109_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC109_IN_SEL    0x0000003FU
+#define GPIO_FUNC109_IN_SEL_M  (GPIO_FUNC109_IN_SEL_V << GPIO_FUNC109_IN_SEL_S)
+#define GPIO_FUNC109_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC109_IN_SEL_S  0
+/** GPIO_FUNC109_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC109_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC109_IN_INV_SEL_M  (GPIO_FUNC109_IN_INV_SEL_V << GPIO_FUNC109_IN_INV_SEL_S)
+#define GPIO_FUNC109_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC109_IN_INV_SEL_S  6
+/** GPIO_SIG109_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG109_IN_SEL    (BIT(7))
+#define GPIO_SIG109_IN_SEL_M  (GPIO_SIG109_IN_SEL_V << GPIO_SIG109_IN_SEL_S)
+#define GPIO_SIG109_IN_SEL_V  0x00000001U
+#define GPIO_SIG109_IN_SEL_S  7
+
+/** GPIO_FUNC110_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC110_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x30c)
+/** GPIO_FUNC110_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC110_IN_SEL    0x0000003FU
+#define GPIO_FUNC110_IN_SEL_M  (GPIO_FUNC110_IN_SEL_V << GPIO_FUNC110_IN_SEL_S)
+#define GPIO_FUNC110_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC110_IN_SEL_S  0
+/** GPIO_FUNC110_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC110_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC110_IN_INV_SEL_M  (GPIO_FUNC110_IN_INV_SEL_V << GPIO_FUNC110_IN_INV_SEL_S)
+#define GPIO_FUNC110_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC110_IN_INV_SEL_S  6
+/** GPIO_SIG110_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG110_IN_SEL    (BIT(7))
+#define GPIO_SIG110_IN_SEL_M  (GPIO_SIG110_IN_SEL_V << GPIO_SIG110_IN_SEL_S)
+#define GPIO_SIG110_IN_SEL_V  0x00000001U
+#define GPIO_SIG110_IN_SEL_S  7
+
+/** GPIO_FUNC111_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC111_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x310)
+/** GPIO_FUNC111_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC111_IN_SEL    0x0000003FU
+#define GPIO_FUNC111_IN_SEL_M  (GPIO_FUNC111_IN_SEL_V << GPIO_FUNC111_IN_SEL_S)
+#define GPIO_FUNC111_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC111_IN_SEL_S  0
+/** GPIO_FUNC111_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC111_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC111_IN_INV_SEL_M  (GPIO_FUNC111_IN_INV_SEL_V << GPIO_FUNC111_IN_INV_SEL_S)
+#define GPIO_FUNC111_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC111_IN_INV_SEL_S  6
+/** GPIO_SIG111_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG111_IN_SEL    (BIT(7))
+#define GPIO_SIG111_IN_SEL_M  (GPIO_SIG111_IN_SEL_V << GPIO_SIG111_IN_SEL_S)
+#define GPIO_SIG111_IN_SEL_V  0x00000001U
+#define GPIO_SIG111_IN_SEL_S  7
+
+/** GPIO_FUNC112_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC112_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x314)
+/** GPIO_FUNC112_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC112_IN_SEL    0x0000003FU
+#define GPIO_FUNC112_IN_SEL_M  (GPIO_FUNC112_IN_SEL_V << GPIO_FUNC112_IN_SEL_S)
+#define GPIO_FUNC112_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC112_IN_SEL_S  0
+/** GPIO_FUNC112_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC112_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC112_IN_INV_SEL_M  (GPIO_FUNC112_IN_INV_SEL_V << GPIO_FUNC112_IN_INV_SEL_S)
+#define GPIO_FUNC112_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC112_IN_INV_SEL_S  6
+/** GPIO_SIG112_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG112_IN_SEL    (BIT(7))
+#define GPIO_SIG112_IN_SEL_M  (GPIO_SIG112_IN_SEL_V << GPIO_SIG112_IN_SEL_S)
+#define GPIO_SIG112_IN_SEL_V  0x00000001U
+#define GPIO_SIG112_IN_SEL_S  7
+
+/** GPIO_FUNC113_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC113_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x318)
+/** GPIO_FUNC113_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC113_IN_SEL    0x0000003FU
+#define GPIO_FUNC113_IN_SEL_M  (GPIO_FUNC113_IN_SEL_V << GPIO_FUNC113_IN_SEL_S)
+#define GPIO_FUNC113_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC113_IN_SEL_S  0
+/** GPIO_FUNC113_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC113_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC113_IN_INV_SEL_M  (GPIO_FUNC113_IN_INV_SEL_V << GPIO_FUNC113_IN_INV_SEL_S)
+#define GPIO_FUNC113_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC113_IN_INV_SEL_S  6
+/** GPIO_SIG113_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG113_IN_SEL    (BIT(7))
+#define GPIO_SIG113_IN_SEL_M  (GPIO_SIG113_IN_SEL_V << GPIO_SIG113_IN_SEL_S)
+#define GPIO_SIG113_IN_SEL_V  0x00000001U
+#define GPIO_SIG113_IN_SEL_S  7
+
+/** GPIO_FUNC114_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC114_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x31c)
+/** GPIO_FUNC114_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC114_IN_SEL    0x0000003FU
+#define GPIO_FUNC114_IN_SEL_M  (GPIO_FUNC114_IN_SEL_V << GPIO_FUNC114_IN_SEL_S)
+#define GPIO_FUNC114_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC114_IN_SEL_S  0
+/** GPIO_FUNC114_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC114_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC114_IN_INV_SEL_M  (GPIO_FUNC114_IN_INV_SEL_V << GPIO_FUNC114_IN_INV_SEL_S)
+#define GPIO_FUNC114_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC114_IN_INV_SEL_S  6
+/** GPIO_SIG114_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG114_IN_SEL    (BIT(7))
+#define GPIO_SIG114_IN_SEL_M  (GPIO_SIG114_IN_SEL_V << GPIO_SIG114_IN_SEL_S)
+#define GPIO_SIG114_IN_SEL_V  0x00000001U
+#define GPIO_SIG114_IN_SEL_S  7
+
+/** GPIO_FUNC115_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC115_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x320)
+/** GPIO_FUNC115_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC115_IN_SEL    0x0000003FU
+#define GPIO_FUNC115_IN_SEL_M  (GPIO_FUNC115_IN_SEL_V << GPIO_FUNC115_IN_SEL_S)
+#define GPIO_FUNC115_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC115_IN_SEL_S  0
+/** GPIO_FUNC115_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC115_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC115_IN_INV_SEL_M  (GPIO_FUNC115_IN_INV_SEL_V << GPIO_FUNC115_IN_INV_SEL_S)
+#define GPIO_FUNC115_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC115_IN_INV_SEL_S  6
+/** GPIO_SIG115_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG115_IN_SEL    (BIT(7))
+#define GPIO_SIG115_IN_SEL_M  (GPIO_SIG115_IN_SEL_V << GPIO_SIG115_IN_SEL_S)
+#define GPIO_SIG115_IN_SEL_V  0x00000001U
+#define GPIO_SIG115_IN_SEL_S  7
+
+/** GPIO_FUNC116_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC116_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x324)
+/** GPIO_FUNC116_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC116_IN_SEL    0x0000003FU
+#define GPIO_FUNC116_IN_SEL_M  (GPIO_FUNC116_IN_SEL_V << GPIO_FUNC116_IN_SEL_S)
+#define GPIO_FUNC116_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC116_IN_SEL_S  0
+/** GPIO_FUNC116_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC116_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC116_IN_INV_SEL_M  (GPIO_FUNC116_IN_INV_SEL_V << GPIO_FUNC116_IN_INV_SEL_S)
+#define GPIO_FUNC116_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC116_IN_INV_SEL_S  6
+/** GPIO_SIG116_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG116_IN_SEL    (BIT(7))
+#define GPIO_SIG116_IN_SEL_M  (GPIO_SIG116_IN_SEL_V << GPIO_SIG116_IN_SEL_S)
+#define GPIO_SIG116_IN_SEL_V  0x00000001U
+#define GPIO_SIG116_IN_SEL_S  7
+
+/** GPIO_FUNC117_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC117_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x328)
+/** GPIO_FUNC117_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC117_IN_SEL    0x0000003FU
+#define GPIO_FUNC117_IN_SEL_M  (GPIO_FUNC117_IN_SEL_V << GPIO_FUNC117_IN_SEL_S)
+#define GPIO_FUNC117_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC117_IN_SEL_S  0
+/** GPIO_FUNC117_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC117_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC117_IN_INV_SEL_M  (GPIO_FUNC117_IN_INV_SEL_V << GPIO_FUNC117_IN_INV_SEL_S)
+#define GPIO_FUNC117_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC117_IN_INV_SEL_S  6
+/** GPIO_SIG117_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG117_IN_SEL    (BIT(7))
+#define GPIO_SIG117_IN_SEL_M  (GPIO_SIG117_IN_SEL_V << GPIO_SIG117_IN_SEL_S)
+#define GPIO_SIG117_IN_SEL_V  0x00000001U
+#define GPIO_SIG117_IN_SEL_S  7
+
+/** GPIO_FUNC118_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC118_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x32c)
+/** GPIO_FUNC118_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC118_IN_SEL    0x0000003FU
+#define GPIO_FUNC118_IN_SEL_M  (GPIO_FUNC118_IN_SEL_V << GPIO_FUNC118_IN_SEL_S)
+#define GPIO_FUNC118_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC118_IN_SEL_S  0
+/** GPIO_FUNC118_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC118_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC118_IN_INV_SEL_M  (GPIO_FUNC118_IN_INV_SEL_V << GPIO_FUNC118_IN_INV_SEL_S)
+#define GPIO_FUNC118_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC118_IN_INV_SEL_S  6
+/** GPIO_SIG118_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG118_IN_SEL    (BIT(7))
+#define GPIO_SIG118_IN_SEL_M  (GPIO_SIG118_IN_SEL_V << GPIO_SIG118_IN_SEL_S)
+#define GPIO_SIG118_IN_SEL_V  0x00000001U
+#define GPIO_SIG118_IN_SEL_S  7
+
+/** GPIO_FUNC119_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC119_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x330)
+/** GPIO_FUNC119_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC119_IN_SEL    0x0000003FU
+#define GPIO_FUNC119_IN_SEL_M  (GPIO_FUNC119_IN_SEL_V << GPIO_FUNC119_IN_SEL_S)
+#define GPIO_FUNC119_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC119_IN_SEL_S  0
+/** GPIO_FUNC119_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC119_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC119_IN_INV_SEL_M  (GPIO_FUNC119_IN_INV_SEL_V << GPIO_FUNC119_IN_INV_SEL_S)
+#define GPIO_FUNC119_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC119_IN_INV_SEL_S  6
+/** GPIO_SIG119_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG119_IN_SEL    (BIT(7))
+#define GPIO_SIG119_IN_SEL_M  (GPIO_SIG119_IN_SEL_V << GPIO_SIG119_IN_SEL_S)
+#define GPIO_SIG119_IN_SEL_V  0x00000001U
+#define GPIO_SIG119_IN_SEL_S  7
+
+/** GPIO_FUNC120_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC120_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x334)
+/** GPIO_FUNC120_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC120_IN_SEL    0x0000003FU
+#define GPIO_FUNC120_IN_SEL_M  (GPIO_FUNC120_IN_SEL_V << GPIO_FUNC120_IN_SEL_S)
+#define GPIO_FUNC120_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC120_IN_SEL_S  0
+/** GPIO_FUNC120_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC120_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC120_IN_INV_SEL_M  (GPIO_FUNC120_IN_INV_SEL_V << GPIO_FUNC120_IN_INV_SEL_S)
+#define GPIO_FUNC120_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC120_IN_INV_SEL_S  6
+/** GPIO_SIG120_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG120_IN_SEL    (BIT(7))
+#define GPIO_SIG120_IN_SEL_M  (GPIO_SIG120_IN_SEL_V << GPIO_SIG120_IN_SEL_S)
+#define GPIO_SIG120_IN_SEL_V  0x00000001U
+#define GPIO_SIG120_IN_SEL_S  7
+
+/** GPIO_FUNC121_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC121_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x338)
+/** GPIO_FUNC121_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC121_IN_SEL    0x0000003FU
+#define GPIO_FUNC121_IN_SEL_M  (GPIO_FUNC121_IN_SEL_V << GPIO_FUNC121_IN_SEL_S)
+#define GPIO_FUNC121_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC121_IN_SEL_S  0
+/** GPIO_FUNC121_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC121_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC121_IN_INV_SEL_M  (GPIO_FUNC121_IN_INV_SEL_V << GPIO_FUNC121_IN_INV_SEL_S)
+#define GPIO_FUNC121_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC121_IN_INV_SEL_S  6
+/** GPIO_SIG121_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG121_IN_SEL    (BIT(7))
+#define GPIO_SIG121_IN_SEL_M  (GPIO_SIG121_IN_SEL_V << GPIO_SIG121_IN_SEL_S)
+#define GPIO_SIG121_IN_SEL_V  0x00000001U
+#define GPIO_SIG121_IN_SEL_S  7
+
+/** GPIO_FUNC122_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC122_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x33c)
+/** GPIO_FUNC122_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC122_IN_SEL    0x0000003FU
+#define GPIO_FUNC122_IN_SEL_M  (GPIO_FUNC122_IN_SEL_V << GPIO_FUNC122_IN_SEL_S)
+#define GPIO_FUNC122_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC122_IN_SEL_S  0
+/** GPIO_FUNC122_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC122_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC122_IN_INV_SEL_M  (GPIO_FUNC122_IN_INV_SEL_V << GPIO_FUNC122_IN_INV_SEL_S)
+#define GPIO_FUNC122_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC122_IN_INV_SEL_S  6
+/** GPIO_SIG122_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG122_IN_SEL    (BIT(7))
+#define GPIO_SIG122_IN_SEL_M  (GPIO_SIG122_IN_SEL_V << GPIO_SIG122_IN_SEL_S)
+#define GPIO_SIG122_IN_SEL_V  0x00000001U
+#define GPIO_SIG122_IN_SEL_S  7
+
+/** GPIO_FUNC123_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC123_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x340)
+/** GPIO_FUNC123_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC123_IN_SEL    0x0000003FU
+#define GPIO_FUNC123_IN_SEL_M  (GPIO_FUNC123_IN_SEL_V << GPIO_FUNC123_IN_SEL_S)
+#define GPIO_FUNC123_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC123_IN_SEL_S  0
+/** GPIO_FUNC123_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC123_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC123_IN_INV_SEL_M  (GPIO_FUNC123_IN_INV_SEL_V << GPIO_FUNC123_IN_INV_SEL_S)
+#define GPIO_FUNC123_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC123_IN_INV_SEL_S  6
+/** GPIO_SIG123_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG123_IN_SEL    (BIT(7))
+#define GPIO_SIG123_IN_SEL_M  (GPIO_SIG123_IN_SEL_V << GPIO_SIG123_IN_SEL_S)
+#define GPIO_SIG123_IN_SEL_V  0x00000001U
+#define GPIO_SIG123_IN_SEL_S  7
+
+/** GPIO_FUNC124_IN_SEL_CFG_REG register
+ *  GPIO input function configuration register
+ */
+#define GPIO_FUNC124_IN_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x344)
+/** GPIO_FUNC124_IN_SEL : R/W; bitpos: [5:0]; default: 60;
+ *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+ *  high level. s=0x3C: set this port always low level.
+ */
+#define GPIO_FUNC124_IN_SEL    0x0000003FU
+#define GPIO_FUNC124_IN_SEL_M  (GPIO_FUNC124_IN_SEL_V << GPIO_FUNC124_IN_SEL_S)
+#define GPIO_FUNC124_IN_SEL_V  0x0000003FU
+#define GPIO_FUNC124_IN_SEL_S  0
+/** GPIO_FUNC124_IN_INV_SEL : R/W; bitpos: [6]; default: 0;
+ *  set this bit to invert input signal. 1:invert. 0:not invert.
+ */
+#define GPIO_FUNC124_IN_INV_SEL    (BIT(6))
+#define GPIO_FUNC124_IN_INV_SEL_M  (GPIO_FUNC124_IN_INV_SEL_V << GPIO_FUNC124_IN_INV_SEL_S)
+#define GPIO_FUNC124_IN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC124_IN_INV_SEL_S  6
+/** GPIO_SIG124_IN_SEL : R/W; bitpos: [7]; default: 0;
+ *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+ */
+#define GPIO_SIG124_IN_SEL    (BIT(7))
+#define GPIO_SIG124_IN_SEL_M  (GPIO_SIG124_IN_SEL_V << GPIO_SIG124_IN_SEL_S)
+#define GPIO_SIG124_IN_SEL_V  0x00000001U
+#define GPIO_SIG124_IN_SEL_S  7
+
+/** GPIO_FUNC0_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC0_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x554)
+/** GPIO_FUNC0_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC0_OUT_SEL    0x000000FFU
+#define GPIO_FUNC0_OUT_SEL_M  (GPIO_FUNC0_OUT_SEL_V << GPIO_FUNC0_OUT_SEL_S)
+#define GPIO_FUNC0_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC0_OUT_SEL_S  0
+/** GPIO_FUNC0_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC0_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC0_OUT_INV_SEL_M  (GPIO_FUNC0_OUT_INV_SEL_V << GPIO_FUNC0_OUT_INV_SEL_S)
+#define GPIO_FUNC0_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC0_OUT_INV_SEL_S  8
+/** GPIO_FUNC0_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC0_OEN_SEL    (BIT(9))
+#define GPIO_FUNC0_OEN_SEL_M  (GPIO_FUNC0_OEN_SEL_V << GPIO_FUNC0_OEN_SEL_S)
+#define GPIO_FUNC0_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC0_OEN_SEL_S  9
+/** GPIO_FUNC0_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC0_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC0_OEN_INV_SEL_M  (GPIO_FUNC0_OEN_INV_SEL_V << GPIO_FUNC0_OEN_INV_SEL_S)
+#define GPIO_FUNC0_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC0_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC1_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC1_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x558)
+/** GPIO_FUNC1_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC1_OUT_SEL    0x000000FFU
+#define GPIO_FUNC1_OUT_SEL_M  (GPIO_FUNC1_OUT_SEL_V << GPIO_FUNC1_OUT_SEL_S)
+#define GPIO_FUNC1_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC1_OUT_SEL_S  0
+/** GPIO_FUNC1_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC1_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC1_OUT_INV_SEL_M  (GPIO_FUNC1_OUT_INV_SEL_V << GPIO_FUNC1_OUT_INV_SEL_S)
+#define GPIO_FUNC1_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC1_OUT_INV_SEL_S  8
+/** GPIO_FUNC1_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC1_OEN_SEL    (BIT(9))
+#define GPIO_FUNC1_OEN_SEL_M  (GPIO_FUNC1_OEN_SEL_V << GPIO_FUNC1_OEN_SEL_S)
+#define GPIO_FUNC1_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC1_OEN_SEL_S  9
+/** GPIO_FUNC1_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC1_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC1_OEN_INV_SEL_M  (GPIO_FUNC1_OEN_INV_SEL_V << GPIO_FUNC1_OEN_INV_SEL_S)
+#define GPIO_FUNC1_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC1_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC2_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC2_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x55c)
+/** GPIO_FUNC2_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC2_OUT_SEL    0x000000FFU
+#define GPIO_FUNC2_OUT_SEL_M  (GPIO_FUNC2_OUT_SEL_V << GPIO_FUNC2_OUT_SEL_S)
+#define GPIO_FUNC2_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC2_OUT_SEL_S  0
+/** GPIO_FUNC2_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC2_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC2_OUT_INV_SEL_M  (GPIO_FUNC2_OUT_INV_SEL_V << GPIO_FUNC2_OUT_INV_SEL_S)
+#define GPIO_FUNC2_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC2_OUT_INV_SEL_S  8
+/** GPIO_FUNC2_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC2_OEN_SEL    (BIT(9))
+#define GPIO_FUNC2_OEN_SEL_M  (GPIO_FUNC2_OEN_SEL_V << GPIO_FUNC2_OEN_SEL_S)
+#define GPIO_FUNC2_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC2_OEN_SEL_S  9
+/** GPIO_FUNC2_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC2_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC2_OEN_INV_SEL_M  (GPIO_FUNC2_OEN_INV_SEL_V << GPIO_FUNC2_OEN_INV_SEL_S)
+#define GPIO_FUNC2_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC2_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC3_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC3_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x560)
+/** GPIO_FUNC3_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC3_OUT_SEL    0x000000FFU
+#define GPIO_FUNC3_OUT_SEL_M  (GPIO_FUNC3_OUT_SEL_V << GPIO_FUNC3_OUT_SEL_S)
+#define GPIO_FUNC3_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC3_OUT_SEL_S  0
+/** GPIO_FUNC3_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC3_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC3_OUT_INV_SEL_M  (GPIO_FUNC3_OUT_INV_SEL_V << GPIO_FUNC3_OUT_INV_SEL_S)
+#define GPIO_FUNC3_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC3_OUT_INV_SEL_S  8
+/** GPIO_FUNC3_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC3_OEN_SEL    (BIT(9))
+#define GPIO_FUNC3_OEN_SEL_M  (GPIO_FUNC3_OEN_SEL_V << GPIO_FUNC3_OEN_SEL_S)
+#define GPIO_FUNC3_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC3_OEN_SEL_S  9
+/** GPIO_FUNC3_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC3_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC3_OEN_INV_SEL_M  (GPIO_FUNC3_OEN_INV_SEL_V << GPIO_FUNC3_OEN_INV_SEL_S)
+#define GPIO_FUNC3_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC3_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC4_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC4_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x564)
+/** GPIO_FUNC4_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC4_OUT_SEL    0x000000FFU
+#define GPIO_FUNC4_OUT_SEL_M  (GPIO_FUNC4_OUT_SEL_V << GPIO_FUNC4_OUT_SEL_S)
+#define GPIO_FUNC4_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC4_OUT_SEL_S  0
+/** GPIO_FUNC4_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC4_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC4_OUT_INV_SEL_M  (GPIO_FUNC4_OUT_INV_SEL_V << GPIO_FUNC4_OUT_INV_SEL_S)
+#define GPIO_FUNC4_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC4_OUT_INV_SEL_S  8
+/** GPIO_FUNC4_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC4_OEN_SEL    (BIT(9))
+#define GPIO_FUNC4_OEN_SEL_M  (GPIO_FUNC4_OEN_SEL_V << GPIO_FUNC4_OEN_SEL_S)
+#define GPIO_FUNC4_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC4_OEN_SEL_S  9
+/** GPIO_FUNC4_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC4_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC4_OEN_INV_SEL_M  (GPIO_FUNC4_OEN_INV_SEL_V << GPIO_FUNC4_OEN_INV_SEL_S)
+#define GPIO_FUNC4_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC4_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC5_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC5_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x568)
+/** GPIO_FUNC5_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC5_OUT_SEL    0x000000FFU
+#define GPIO_FUNC5_OUT_SEL_M  (GPIO_FUNC5_OUT_SEL_V << GPIO_FUNC5_OUT_SEL_S)
+#define GPIO_FUNC5_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC5_OUT_SEL_S  0
+/** GPIO_FUNC5_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC5_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC5_OUT_INV_SEL_M  (GPIO_FUNC5_OUT_INV_SEL_V << GPIO_FUNC5_OUT_INV_SEL_S)
+#define GPIO_FUNC5_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC5_OUT_INV_SEL_S  8
+/** GPIO_FUNC5_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC5_OEN_SEL    (BIT(9))
+#define GPIO_FUNC5_OEN_SEL_M  (GPIO_FUNC5_OEN_SEL_V << GPIO_FUNC5_OEN_SEL_S)
+#define GPIO_FUNC5_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC5_OEN_SEL_S  9
+/** GPIO_FUNC5_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC5_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC5_OEN_INV_SEL_M  (GPIO_FUNC5_OEN_INV_SEL_V << GPIO_FUNC5_OEN_INV_SEL_S)
+#define GPIO_FUNC5_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC5_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC6_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC6_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x56c)
+/** GPIO_FUNC6_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC6_OUT_SEL    0x000000FFU
+#define GPIO_FUNC6_OUT_SEL_M  (GPIO_FUNC6_OUT_SEL_V << GPIO_FUNC6_OUT_SEL_S)
+#define GPIO_FUNC6_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC6_OUT_SEL_S  0
+/** GPIO_FUNC6_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC6_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC6_OUT_INV_SEL_M  (GPIO_FUNC6_OUT_INV_SEL_V << GPIO_FUNC6_OUT_INV_SEL_S)
+#define GPIO_FUNC6_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC6_OUT_INV_SEL_S  8
+/** GPIO_FUNC6_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC6_OEN_SEL    (BIT(9))
+#define GPIO_FUNC6_OEN_SEL_M  (GPIO_FUNC6_OEN_SEL_V << GPIO_FUNC6_OEN_SEL_S)
+#define GPIO_FUNC6_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC6_OEN_SEL_S  9
+/** GPIO_FUNC6_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC6_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC6_OEN_INV_SEL_M  (GPIO_FUNC6_OEN_INV_SEL_V << GPIO_FUNC6_OEN_INV_SEL_S)
+#define GPIO_FUNC6_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC6_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC7_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC7_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x570)
+/** GPIO_FUNC7_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC7_OUT_SEL    0x000000FFU
+#define GPIO_FUNC7_OUT_SEL_M  (GPIO_FUNC7_OUT_SEL_V << GPIO_FUNC7_OUT_SEL_S)
+#define GPIO_FUNC7_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC7_OUT_SEL_S  0
+/** GPIO_FUNC7_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC7_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC7_OUT_INV_SEL_M  (GPIO_FUNC7_OUT_INV_SEL_V << GPIO_FUNC7_OUT_INV_SEL_S)
+#define GPIO_FUNC7_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC7_OUT_INV_SEL_S  8
+/** GPIO_FUNC7_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC7_OEN_SEL    (BIT(9))
+#define GPIO_FUNC7_OEN_SEL_M  (GPIO_FUNC7_OEN_SEL_V << GPIO_FUNC7_OEN_SEL_S)
+#define GPIO_FUNC7_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC7_OEN_SEL_S  9
+/** GPIO_FUNC7_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC7_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC7_OEN_INV_SEL_M  (GPIO_FUNC7_OEN_INV_SEL_V << GPIO_FUNC7_OEN_INV_SEL_S)
+#define GPIO_FUNC7_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC7_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC8_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC8_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x574)
+/** GPIO_FUNC8_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC8_OUT_SEL    0x000000FFU
+#define GPIO_FUNC8_OUT_SEL_M  (GPIO_FUNC8_OUT_SEL_V << GPIO_FUNC8_OUT_SEL_S)
+#define GPIO_FUNC8_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC8_OUT_SEL_S  0
+/** GPIO_FUNC8_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC8_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC8_OUT_INV_SEL_M  (GPIO_FUNC8_OUT_INV_SEL_V << GPIO_FUNC8_OUT_INV_SEL_S)
+#define GPIO_FUNC8_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC8_OUT_INV_SEL_S  8
+/** GPIO_FUNC8_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC8_OEN_SEL    (BIT(9))
+#define GPIO_FUNC8_OEN_SEL_M  (GPIO_FUNC8_OEN_SEL_V << GPIO_FUNC8_OEN_SEL_S)
+#define GPIO_FUNC8_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC8_OEN_SEL_S  9
+/** GPIO_FUNC8_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC8_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC8_OEN_INV_SEL_M  (GPIO_FUNC8_OEN_INV_SEL_V << GPIO_FUNC8_OEN_INV_SEL_S)
+#define GPIO_FUNC8_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC8_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC9_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC9_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x578)
+/** GPIO_FUNC9_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC9_OUT_SEL    0x000000FFU
+#define GPIO_FUNC9_OUT_SEL_M  (GPIO_FUNC9_OUT_SEL_V << GPIO_FUNC9_OUT_SEL_S)
+#define GPIO_FUNC9_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC9_OUT_SEL_S  0
+/** GPIO_FUNC9_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC9_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC9_OUT_INV_SEL_M  (GPIO_FUNC9_OUT_INV_SEL_V << GPIO_FUNC9_OUT_INV_SEL_S)
+#define GPIO_FUNC9_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC9_OUT_INV_SEL_S  8
+/** GPIO_FUNC9_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC9_OEN_SEL    (BIT(9))
+#define GPIO_FUNC9_OEN_SEL_M  (GPIO_FUNC9_OEN_SEL_V << GPIO_FUNC9_OEN_SEL_S)
+#define GPIO_FUNC9_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC9_OEN_SEL_S  9
+/** GPIO_FUNC9_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC9_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC9_OEN_INV_SEL_M  (GPIO_FUNC9_OEN_INV_SEL_V << GPIO_FUNC9_OEN_INV_SEL_S)
+#define GPIO_FUNC9_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC9_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC10_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC10_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x57c)
+/** GPIO_FUNC10_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC10_OUT_SEL    0x000000FFU
+#define GPIO_FUNC10_OUT_SEL_M  (GPIO_FUNC10_OUT_SEL_V << GPIO_FUNC10_OUT_SEL_S)
+#define GPIO_FUNC10_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC10_OUT_SEL_S  0
+/** GPIO_FUNC10_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC10_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC10_OUT_INV_SEL_M  (GPIO_FUNC10_OUT_INV_SEL_V << GPIO_FUNC10_OUT_INV_SEL_S)
+#define GPIO_FUNC10_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC10_OUT_INV_SEL_S  8
+/** GPIO_FUNC10_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC10_OEN_SEL    (BIT(9))
+#define GPIO_FUNC10_OEN_SEL_M  (GPIO_FUNC10_OEN_SEL_V << GPIO_FUNC10_OEN_SEL_S)
+#define GPIO_FUNC10_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC10_OEN_SEL_S  9
+/** GPIO_FUNC10_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC10_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC10_OEN_INV_SEL_M  (GPIO_FUNC10_OEN_INV_SEL_V << GPIO_FUNC10_OEN_INV_SEL_S)
+#define GPIO_FUNC10_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC10_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC11_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC11_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x580)
+/** GPIO_FUNC11_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC11_OUT_SEL    0x000000FFU
+#define GPIO_FUNC11_OUT_SEL_M  (GPIO_FUNC11_OUT_SEL_V << GPIO_FUNC11_OUT_SEL_S)
+#define GPIO_FUNC11_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC11_OUT_SEL_S  0
+/** GPIO_FUNC11_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC11_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC11_OUT_INV_SEL_M  (GPIO_FUNC11_OUT_INV_SEL_V << GPIO_FUNC11_OUT_INV_SEL_S)
+#define GPIO_FUNC11_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC11_OUT_INV_SEL_S  8
+/** GPIO_FUNC11_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC11_OEN_SEL    (BIT(9))
+#define GPIO_FUNC11_OEN_SEL_M  (GPIO_FUNC11_OEN_SEL_V << GPIO_FUNC11_OEN_SEL_S)
+#define GPIO_FUNC11_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC11_OEN_SEL_S  9
+/** GPIO_FUNC11_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC11_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC11_OEN_INV_SEL_M  (GPIO_FUNC11_OEN_INV_SEL_V << GPIO_FUNC11_OEN_INV_SEL_S)
+#define GPIO_FUNC11_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC11_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC12_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC12_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x584)
+/** GPIO_FUNC12_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC12_OUT_SEL    0x000000FFU
+#define GPIO_FUNC12_OUT_SEL_M  (GPIO_FUNC12_OUT_SEL_V << GPIO_FUNC12_OUT_SEL_S)
+#define GPIO_FUNC12_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC12_OUT_SEL_S  0
+/** GPIO_FUNC12_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC12_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC12_OUT_INV_SEL_M  (GPIO_FUNC12_OUT_INV_SEL_V << GPIO_FUNC12_OUT_INV_SEL_S)
+#define GPIO_FUNC12_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC12_OUT_INV_SEL_S  8
+/** GPIO_FUNC12_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC12_OEN_SEL    (BIT(9))
+#define GPIO_FUNC12_OEN_SEL_M  (GPIO_FUNC12_OEN_SEL_V << GPIO_FUNC12_OEN_SEL_S)
+#define GPIO_FUNC12_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC12_OEN_SEL_S  9
+/** GPIO_FUNC12_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC12_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC12_OEN_INV_SEL_M  (GPIO_FUNC12_OEN_INV_SEL_V << GPIO_FUNC12_OEN_INV_SEL_S)
+#define GPIO_FUNC12_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC12_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC13_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC13_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x588)
+/** GPIO_FUNC13_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC13_OUT_SEL    0x000000FFU
+#define GPIO_FUNC13_OUT_SEL_M  (GPIO_FUNC13_OUT_SEL_V << GPIO_FUNC13_OUT_SEL_S)
+#define GPIO_FUNC13_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC13_OUT_SEL_S  0
+/** GPIO_FUNC13_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC13_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC13_OUT_INV_SEL_M  (GPIO_FUNC13_OUT_INV_SEL_V << GPIO_FUNC13_OUT_INV_SEL_S)
+#define GPIO_FUNC13_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC13_OUT_INV_SEL_S  8
+/** GPIO_FUNC13_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC13_OEN_SEL    (BIT(9))
+#define GPIO_FUNC13_OEN_SEL_M  (GPIO_FUNC13_OEN_SEL_V << GPIO_FUNC13_OEN_SEL_S)
+#define GPIO_FUNC13_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC13_OEN_SEL_S  9
+/** GPIO_FUNC13_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC13_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC13_OEN_INV_SEL_M  (GPIO_FUNC13_OEN_INV_SEL_V << GPIO_FUNC13_OEN_INV_SEL_S)
+#define GPIO_FUNC13_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC13_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC14_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC14_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x58c)
+/** GPIO_FUNC14_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC14_OUT_SEL    0x000000FFU
+#define GPIO_FUNC14_OUT_SEL_M  (GPIO_FUNC14_OUT_SEL_V << GPIO_FUNC14_OUT_SEL_S)
+#define GPIO_FUNC14_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC14_OUT_SEL_S  0
+/** GPIO_FUNC14_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC14_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC14_OUT_INV_SEL_M  (GPIO_FUNC14_OUT_INV_SEL_V << GPIO_FUNC14_OUT_INV_SEL_S)
+#define GPIO_FUNC14_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC14_OUT_INV_SEL_S  8
+/** GPIO_FUNC14_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC14_OEN_SEL    (BIT(9))
+#define GPIO_FUNC14_OEN_SEL_M  (GPIO_FUNC14_OEN_SEL_V << GPIO_FUNC14_OEN_SEL_S)
+#define GPIO_FUNC14_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC14_OEN_SEL_S  9
+/** GPIO_FUNC14_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC14_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC14_OEN_INV_SEL_M  (GPIO_FUNC14_OEN_INV_SEL_V << GPIO_FUNC14_OEN_INV_SEL_S)
+#define GPIO_FUNC14_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC14_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC15_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC15_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x590)
+/** GPIO_FUNC15_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC15_OUT_SEL    0x000000FFU
+#define GPIO_FUNC15_OUT_SEL_M  (GPIO_FUNC15_OUT_SEL_V << GPIO_FUNC15_OUT_SEL_S)
+#define GPIO_FUNC15_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC15_OUT_SEL_S  0
+/** GPIO_FUNC15_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC15_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC15_OUT_INV_SEL_M  (GPIO_FUNC15_OUT_INV_SEL_V << GPIO_FUNC15_OUT_INV_SEL_S)
+#define GPIO_FUNC15_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC15_OUT_INV_SEL_S  8
+/** GPIO_FUNC15_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC15_OEN_SEL    (BIT(9))
+#define GPIO_FUNC15_OEN_SEL_M  (GPIO_FUNC15_OEN_SEL_V << GPIO_FUNC15_OEN_SEL_S)
+#define GPIO_FUNC15_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC15_OEN_SEL_S  9
+/** GPIO_FUNC15_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC15_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC15_OEN_INV_SEL_M  (GPIO_FUNC15_OEN_INV_SEL_V << GPIO_FUNC15_OEN_INV_SEL_S)
+#define GPIO_FUNC15_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC15_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC16_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC16_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x594)
+/** GPIO_FUNC16_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC16_OUT_SEL    0x000000FFU
+#define GPIO_FUNC16_OUT_SEL_M  (GPIO_FUNC16_OUT_SEL_V << GPIO_FUNC16_OUT_SEL_S)
+#define GPIO_FUNC16_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC16_OUT_SEL_S  0
+/** GPIO_FUNC16_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC16_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC16_OUT_INV_SEL_M  (GPIO_FUNC16_OUT_INV_SEL_V << GPIO_FUNC16_OUT_INV_SEL_S)
+#define GPIO_FUNC16_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC16_OUT_INV_SEL_S  8
+/** GPIO_FUNC16_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC16_OEN_SEL    (BIT(9))
+#define GPIO_FUNC16_OEN_SEL_M  (GPIO_FUNC16_OEN_SEL_V << GPIO_FUNC16_OEN_SEL_S)
+#define GPIO_FUNC16_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC16_OEN_SEL_S  9
+/** GPIO_FUNC16_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC16_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC16_OEN_INV_SEL_M  (GPIO_FUNC16_OEN_INV_SEL_V << GPIO_FUNC16_OEN_INV_SEL_S)
+#define GPIO_FUNC16_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC16_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC17_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC17_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x598)
+/** GPIO_FUNC17_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC17_OUT_SEL    0x000000FFU
+#define GPIO_FUNC17_OUT_SEL_M  (GPIO_FUNC17_OUT_SEL_V << GPIO_FUNC17_OUT_SEL_S)
+#define GPIO_FUNC17_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC17_OUT_SEL_S  0
+/** GPIO_FUNC17_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC17_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC17_OUT_INV_SEL_M  (GPIO_FUNC17_OUT_INV_SEL_V << GPIO_FUNC17_OUT_INV_SEL_S)
+#define GPIO_FUNC17_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC17_OUT_INV_SEL_S  8
+/** GPIO_FUNC17_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC17_OEN_SEL    (BIT(9))
+#define GPIO_FUNC17_OEN_SEL_M  (GPIO_FUNC17_OEN_SEL_V << GPIO_FUNC17_OEN_SEL_S)
+#define GPIO_FUNC17_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC17_OEN_SEL_S  9
+/** GPIO_FUNC17_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC17_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC17_OEN_INV_SEL_M  (GPIO_FUNC17_OEN_INV_SEL_V << GPIO_FUNC17_OEN_INV_SEL_S)
+#define GPIO_FUNC17_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC17_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC18_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC18_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x59c)
+/** GPIO_FUNC18_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC18_OUT_SEL    0x000000FFU
+#define GPIO_FUNC18_OUT_SEL_M  (GPIO_FUNC18_OUT_SEL_V << GPIO_FUNC18_OUT_SEL_S)
+#define GPIO_FUNC18_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC18_OUT_SEL_S  0
+/** GPIO_FUNC18_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC18_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC18_OUT_INV_SEL_M  (GPIO_FUNC18_OUT_INV_SEL_V << GPIO_FUNC18_OUT_INV_SEL_S)
+#define GPIO_FUNC18_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC18_OUT_INV_SEL_S  8
+/** GPIO_FUNC18_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC18_OEN_SEL    (BIT(9))
+#define GPIO_FUNC18_OEN_SEL_M  (GPIO_FUNC18_OEN_SEL_V << GPIO_FUNC18_OEN_SEL_S)
+#define GPIO_FUNC18_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC18_OEN_SEL_S  9
+/** GPIO_FUNC18_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC18_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC18_OEN_INV_SEL_M  (GPIO_FUNC18_OEN_INV_SEL_V << GPIO_FUNC18_OEN_INV_SEL_S)
+#define GPIO_FUNC18_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC18_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC19_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC19_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x5a0)
+/** GPIO_FUNC19_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC19_OUT_SEL    0x000000FFU
+#define GPIO_FUNC19_OUT_SEL_M  (GPIO_FUNC19_OUT_SEL_V << GPIO_FUNC19_OUT_SEL_S)
+#define GPIO_FUNC19_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC19_OUT_SEL_S  0
+/** GPIO_FUNC19_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC19_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC19_OUT_INV_SEL_M  (GPIO_FUNC19_OUT_INV_SEL_V << GPIO_FUNC19_OUT_INV_SEL_S)
+#define GPIO_FUNC19_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC19_OUT_INV_SEL_S  8
+/** GPIO_FUNC19_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC19_OEN_SEL    (BIT(9))
+#define GPIO_FUNC19_OEN_SEL_M  (GPIO_FUNC19_OEN_SEL_V << GPIO_FUNC19_OEN_SEL_S)
+#define GPIO_FUNC19_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC19_OEN_SEL_S  9
+/** GPIO_FUNC19_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC19_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC19_OEN_INV_SEL_M  (GPIO_FUNC19_OEN_INV_SEL_V << GPIO_FUNC19_OEN_INV_SEL_S)
+#define GPIO_FUNC19_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC19_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC20_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC20_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x5a4)
+/** GPIO_FUNC20_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC20_OUT_SEL    0x000000FFU
+#define GPIO_FUNC20_OUT_SEL_M  (GPIO_FUNC20_OUT_SEL_V << GPIO_FUNC20_OUT_SEL_S)
+#define GPIO_FUNC20_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC20_OUT_SEL_S  0
+/** GPIO_FUNC20_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC20_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC20_OUT_INV_SEL_M  (GPIO_FUNC20_OUT_INV_SEL_V << GPIO_FUNC20_OUT_INV_SEL_S)
+#define GPIO_FUNC20_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC20_OUT_INV_SEL_S  8
+/** GPIO_FUNC20_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC20_OEN_SEL    (BIT(9))
+#define GPIO_FUNC20_OEN_SEL_M  (GPIO_FUNC20_OEN_SEL_V << GPIO_FUNC20_OEN_SEL_S)
+#define GPIO_FUNC20_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC20_OEN_SEL_S  9
+/** GPIO_FUNC20_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC20_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC20_OEN_INV_SEL_M  (GPIO_FUNC20_OEN_INV_SEL_V << GPIO_FUNC20_OEN_INV_SEL_S)
+#define GPIO_FUNC20_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC20_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC21_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC21_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x5a8)
+/** GPIO_FUNC21_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC21_OUT_SEL    0x000000FFU
+#define GPIO_FUNC21_OUT_SEL_M  (GPIO_FUNC21_OUT_SEL_V << GPIO_FUNC21_OUT_SEL_S)
+#define GPIO_FUNC21_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC21_OUT_SEL_S  0
+/** GPIO_FUNC21_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC21_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC21_OUT_INV_SEL_M  (GPIO_FUNC21_OUT_INV_SEL_V << GPIO_FUNC21_OUT_INV_SEL_S)
+#define GPIO_FUNC21_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC21_OUT_INV_SEL_S  8
+/** GPIO_FUNC21_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC21_OEN_SEL    (BIT(9))
+#define GPIO_FUNC21_OEN_SEL_M  (GPIO_FUNC21_OEN_SEL_V << GPIO_FUNC21_OEN_SEL_S)
+#define GPIO_FUNC21_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC21_OEN_SEL_S  9
+/** GPIO_FUNC21_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC21_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC21_OEN_INV_SEL_M  (GPIO_FUNC21_OEN_INV_SEL_V << GPIO_FUNC21_OEN_INV_SEL_S)
+#define GPIO_FUNC21_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC21_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC22_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC22_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x5ac)
+/** GPIO_FUNC22_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC22_OUT_SEL    0x000000FFU
+#define GPIO_FUNC22_OUT_SEL_M  (GPIO_FUNC22_OUT_SEL_V << GPIO_FUNC22_OUT_SEL_S)
+#define GPIO_FUNC22_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC22_OUT_SEL_S  0
+/** GPIO_FUNC22_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC22_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC22_OUT_INV_SEL_M  (GPIO_FUNC22_OUT_INV_SEL_V << GPIO_FUNC22_OUT_INV_SEL_S)
+#define GPIO_FUNC22_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC22_OUT_INV_SEL_S  8
+/** GPIO_FUNC22_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC22_OEN_SEL    (BIT(9))
+#define GPIO_FUNC22_OEN_SEL_M  (GPIO_FUNC22_OEN_SEL_V << GPIO_FUNC22_OEN_SEL_S)
+#define GPIO_FUNC22_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC22_OEN_SEL_S  9
+/** GPIO_FUNC22_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC22_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC22_OEN_INV_SEL_M  (GPIO_FUNC22_OEN_INV_SEL_V << GPIO_FUNC22_OEN_INV_SEL_S)
+#define GPIO_FUNC22_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC22_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC23_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC23_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x5b0)
+/** GPIO_FUNC23_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC23_OUT_SEL    0x000000FFU
+#define GPIO_FUNC23_OUT_SEL_M  (GPIO_FUNC23_OUT_SEL_V << GPIO_FUNC23_OUT_SEL_S)
+#define GPIO_FUNC23_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC23_OUT_SEL_S  0
+/** GPIO_FUNC23_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC23_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC23_OUT_INV_SEL_M  (GPIO_FUNC23_OUT_INV_SEL_V << GPIO_FUNC23_OUT_INV_SEL_S)
+#define GPIO_FUNC23_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC23_OUT_INV_SEL_S  8
+/** GPIO_FUNC23_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC23_OEN_SEL    (BIT(9))
+#define GPIO_FUNC23_OEN_SEL_M  (GPIO_FUNC23_OEN_SEL_V << GPIO_FUNC23_OEN_SEL_S)
+#define GPIO_FUNC23_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC23_OEN_SEL_S  9
+/** GPIO_FUNC23_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC23_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC23_OEN_INV_SEL_M  (GPIO_FUNC23_OEN_INV_SEL_V << GPIO_FUNC23_OEN_INV_SEL_S)
+#define GPIO_FUNC23_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC23_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC24_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC24_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x5b4)
+/** GPIO_FUNC24_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC24_OUT_SEL    0x000000FFU
+#define GPIO_FUNC24_OUT_SEL_M  (GPIO_FUNC24_OUT_SEL_V << GPIO_FUNC24_OUT_SEL_S)
+#define GPIO_FUNC24_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC24_OUT_SEL_S  0
+/** GPIO_FUNC24_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC24_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC24_OUT_INV_SEL_M  (GPIO_FUNC24_OUT_INV_SEL_V << GPIO_FUNC24_OUT_INV_SEL_S)
+#define GPIO_FUNC24_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC24_OUT_INV_SEL_S  8
+/** GPIO_FUNC24_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC24_OEN_SEL    (BIT(9))
+#define GPIO_FUNC24_OEN_SEL_M  (GPIO_FUNC24_OEN_SEL_V << GPIO_FUNC24_OEN_SEL_S)
+#define GPIO_FUNC24_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC24_OEN_SEL_S  9
+/** GPIO_FUNC24_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC24_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC24_OEN_INV_SEL_M  (GPIO_FUNC24_OEN_INV_SEL_V << GPIO_FUNC24_OEN_INV_SEL_S)
+#define GPIO_FUNC24_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC24_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC25_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC25_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x5b8)
+/** GPIO_FUNC25_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC25_OUT_SEL    0x000000FFU
+#define GPIO_FUNC25_OUT_SEL_M  (GPIO_FUNC25_OUT_SEL_V << GPIO_FUNC25_OUT_SEL_S)
+#define GPIO_FUNC25_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC25_OUT_SEL_S  0
+/** GPIO_FUNC25_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC25_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC25_OUT_INV_SEL_M  (GPIO_FUNC25_OUT_INV_SEL_V << GPIO_FUNC25_OUT_INV_SEL_S)
+#define GPIO_FUNC25_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC25_OUT_INV_SEL_S  8
+/** GPIO_FUNC25_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC25_OEN_SEL    (BIT(9))
+#define GPIO_FUNC25_OEN_SEL_M  (GPIO_FUNC25_OEN_SEL_V << GPIO_FUNC25_OEN_SEL_S)
+#define GPIO_FUNC25_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC25_OEN_SEL_S  9
+/** GPIO_FUNC25_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC25_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC25_OEN_INV_SEL_M  (GPIO_FUNC25_OEN_INV_SEL_V << GPIO_FUNC25_OEN_INV_SEL_S)
+#define GPIO_FUNC25_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC25_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC26_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC26_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x5bc)
+/** GPIO_FUNC26_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC26_OUT_SEL    0x000000FFU
+#define GPIO_FUNC26_OUT_SEL_M  (GPIO_FUNC26_OUT_SEL_V << GPIO_FUNC26_OUT_SEL_S)
+#define GPIO_FUNC26_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC26_OUT_SEL_S  0
+/** GPIO_FUNC26_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC26_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC26_OUT_INV_SEL_M  (GPIO_FUNC26_OUT_INV_SEL_V << GPIO_FUNC26_OUT_INV_SEL_S)
+#define GPIO_FUNC26_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC26_OUT_INV_SEL_S  8
+/** GPIO_FUNC26_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC26_OEN_SEL    (BIT(9))
+#define GPIO_FUNC26_OEN_SEL_M  (GPIO_FUNC26_OEN_SEL_V << GPIO_FUNC26_OEN_SEL_S)
+#define GPIO_FUNC26_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC26_OEN_SEL_S  9
+/** GPIO_FUNC26_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC26_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC26_OEN_INV_SEL_M  (GPIO_FUNC26_OEN_INV_SEL_V << GPIO_FUNC26_OEN_INV_SEL_S)
+#define GPIO_FUNC26_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC26_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC27_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC27_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x5c0)
+/** GPIO_FUNC27_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC27_OUT_SEL    0x000000FFU
+#define GPIO_FUNC27_OUT_SEL_M  (GPIO_FUNC27_OUT_SEL_V << GPIO_FUNC27_OUT_SEL_S)
+#define GPIO_FUNC27_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC27_OUT_SEL_S  0
+/** GPIO_FUNC27_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC27_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC27_OUT_INV_SEL_M  (GPIO_FUNC27_OUT_INV_SEL_V << GPIO_FUNC27_OUT_INV_SEL_S)
+#define GPIO_FUNC27_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC27_OUT_INV_SEL_S  8
+/** GPIO_FUNC27_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC27_OEN_SEL    (BIT(9))
+#define GPIO_FUNC27_OEN_SEL_M  (GPIO_FUNC27_OEN_SEL_V << GPIO_FUNC27_OEN_SEL_S)
+#define GPIO_FUNC27_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC27_OEN_SEL_S  9
+/** GPIO_FUNC27_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC27_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC27_OEN_INV_SEL_M  (GPIO_FUNC27_OEN_INV_SEL_V << GPIO_FUNC27_OEN_INV_SEL_S)
+#define GPIO_FUNC27_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC27_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC28_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC28_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x5c4)
+/** GPIO_FUNC28_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC28_OUT_SEL    0x000000FFU
+#define GPIO_FUNC28_OUT_SEL_M  (GPIO_FUNC28_OUT_SEL_V << GPIO_FUNC28_OUT_SEL_S)
+#define GPIO_FUNC28_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC28_OUT_SEL_S  0
+/** GPIO_FUNC28_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC28_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC28_OUT_INV_SEL_M  (GPIO_FUNC28_OUT_INV_SEL_V << GPIO_FUNC28_OUT_INV_SEL_S)
+#define GPIO_FUNC28_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC28_OUT_INV_SEL_S  8
+/** GPIO_FUNC28_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC28_OEN_SEL    (BIT(9))
+#define GPIO_FUNC28_OEN_SEL_M  (GPIO_FUNC28_OEN_SEL_V << GPIO_FUNC28_OEN_SEL_S)
+#define GPIO_FUNC28_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC28_OEN_SEL_S  9
+/** GPIO_FUNC28_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC28_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC28_OEN_INV_SEL_M  (GPIO_FUNC28_OEN_INV_SEL_V << GPIO_FUNC28_OEN_INV_SEL_S)
+#define GPIO_FUNC28_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC28_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC29_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC29_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x5c8)
+/** GPIO_FUNC29_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC29_OUT_SEL    0x000000FFU
+#define GPIO_FUNC29_OUT_SEL_M  (GPIO_FUNC29_OUT_SEL_V << GPIO_FUNC29_OUT_SEL_S)
+#define GPIO_FUNC29_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC29_OUT_SEL_S  0
+/** GPIO_FUNC29_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC29_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC29_OUT_INV_SEL_M  (GPIO_FUNC29_OUT_INV_SEL_V << GPIO_FUNC29_OUT_INV_SEL_S)
+#define GPIO_FUNC29_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC29_OUT_INV_SEL_S  8
+/** GPIO_FUNC29_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC29_OEN_SEL    (BIT(9))
+#define GPIO_FUNC29_OEN_SEL_M  (GPIO_FUNC29_OEN_SEL_V << GPIO_FUNC29_OEN_SEL_S)
+#define GPIO_FUNC29_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC29_OEN_SEL_S  9
+/** GPIO_FUNC29_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC29_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC29_OEN_INV_SEL_M  (GPIO_FUNC29_OEN_INV_SEL_V << GPIO_FUNC29_OEN_INV_SEL_S)
+#define GPIO_FUNC29_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC29_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC30_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC30_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x5cc)
+/** GPIO_FUNC30_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC30_OUT_SEL    0x000000FFU
+#define GPIO_FUNC30_OUT_SEL_M  (GPIO_FUNC30_OUT_SEL_V << GPIO_FUNC30_OUT_SEL_S)
+#define GPIO_FUNC30_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC30_OUT_SEL_S  0
+/** GPIO_FUNC30_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC30_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC30_OUT_INV_SEL_M  (GPIO_FUNC30_OUT_INV_SEL_V << GPIO_FUNC30_OUT_INV_SEL_S)
+#define GPIO_FUNC30_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC30_OUT_INV_SEL_S  8
+/** GPIO_FUNC30_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC30_OEN_SEL    (BIT(9))
+#define GPIO_FUNC30_OEN_SEL_M  (GPIO_FUNC30_OEN_SEL_V << GPIO_FUNC30_OEN_SEL_S)
+#define GPIO_FUNC30_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC30_OEN_SEL_S  9
+/** GPIO_FUNC30_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC30_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC30_OEN_INV_SEL_M  (GPIO_FUNC30_OEN_INV_SEL_V << GPIO_FUNC30_OEN_INV_SEL_S)
+#define GPIO_FUNC30_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC30_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC31_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC31_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x5d0)
+/** GPIO_FUNC31_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC31_OUT_SEL    0x000000FFU
+#define GPIO_FUNC31_OUT_SEL_M  (GPIO_FUNC31_OUT_SEL_V << GPIO_FUNC31_OUT_SEL_S)
+#define GPIO_FUNC31_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC31_OUT_SEL_S  0
+/** GPIO_FUNC31_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC31_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC31_OUT_INV_SEL_M  (GPIO_FUNC31_OUT_INV_SEL_V << GPIO_FUNC31_OUT_INV_SEL_S)
+#define GPIO_FUNC31_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC31_OUT_INV_SEL_S  8
+/** GPIO_FUNC31_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC31_OEN_SEL    (BIT(9))
+#define GPIO_FUNC31_OEN_SEL_M  (GPIO_FUNC31_OEN_SEL_V << GPIO_FUNC31_OEN_SEL_S)
+#define GPIO_FUNC31_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC31_OEN_SEL_S  9
+/** GPIO_FUNC31_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC31_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC31_OEN_INV_SEL_M  (GPIO_FUNC31_OEN_INV_SEL_V << GPIO_FUNC31_OEN_INV_SEL_S)
+#define GPIO_FUNC31_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC31_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC32_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC32_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x5d4)
+/** GPIO_FUNC32_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC32_OUT_SEL    0x000000FFU
+#define GPIO_FUNC32_OUT_SEL_M  (GPIO_FUNC32_OUT_SEL_V << GPIO_FUNC32_OUT_SEL_S)
+#define GPIO_FUNC32_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC32_OUT_SEL_S  0
+/** GPIO_FUNC32_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC32_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC32_OUT_INV_SEL_M  (GPIO_FUNC32_OUT_INV_SEL_V << GPIO_FUNC32_OUT_INV_SEL_S)
+#define GPIO_FUNC32_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC32_OUT_INV_SEL_S  8
+/** GPIO_FUNC32_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC32_OEN_SEL    (BIT(9))
+#define GPIO_FUNC32_OEN_SEL_M  (GPIO_FUNC32_OEN_SEL_V << GPIO_FUNC32_OEN_SEL_S)
+#define GPIO_FUNC32_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC32_OEN_SEL_S  9
+/** GPIO_FUNC32_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC32_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC32_OEN_INV_SEL_M  (GPIO_FUNC32_OEN_INV_SEL_V << GPIO_FUNC32_OEN_INV_SEL_S)
+#define GPIO_FUNC32_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC32_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC33_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC33_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x5d8)
+/** GPIO_FUNC33_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC33_OUT_SEL    0x000000FFU
+#define GPIO_FUNC33_OUT_SEL_M  (GPIO_FUNC33_OUT_SEL_V << GPIO_FUNC33_OUT_SEL_S)
+#define GPIO_FUNC33_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC33_OUT_SEL_S  0
+/** GPIO_FUNC33_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC33_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC33_OUT_INV_SEL_M  (GPIO_FUNC33_OUT_INV_SEL_V << GPIO_FUNC33_OUT_INV_SEL_S)
+#define GPIO_FUNC33_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC33_OUT_INV_SEL_S  8
+/** GPIO_FUNC33_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC33_OEN_SEL    (BIT(9))
+#define GPIO_FUNC33_OEN_SEL_M  (GPIO_FUNC33_OEN_SEL_V << GPIO_FUNC33_OEN_SEL_S)
+#define GPIO_FUNC33_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC33_OEN_SEL_S  9
+/** GPIO_FUNC33_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC33_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC33_OEN_INV_SEL_M  (GPIO_FUNC33_OEN_INV_SEL_V << GPIO_FUNC33_OEN_INV_SEL_S)
+#define GPIO_FUNC33_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC33_OEN_INV_SEL_S  10
+
+/** GPIO_FUNC34_OUT_SEL_CFG_REG register
+ *  GPIO output function select register
+ */
+#define GPIO_FUNC34_OUT_SEL_CFG_REG (DR_REG_GPIO_BASE + 0x5dc)
+/** GPIO_FUNC34_OUT_SEL : R/W/SC; bitpos: [7:0]; default: 128;
+ *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+ *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+ *  GPIO_OUT_REG[n].
+ */
+#define GPIO_FUNC34_OUT_SEL    0x000000FFU
+#define GPIO_FUNC34_OUT_SEL_M  (GPIO_FUNC34_OUT_SEL_V << GPIO_FUNC34_OUT_SEL_S)
+#define GPIO_FUNC34_OUT_SEL_V  0x000000FFU
+#define GPIO_FUNC34_OUT_SEL_S  0
+/** GPIO_FUNC34_OUT_INV_SEL : R/W/SC; bitpos: [8]; default: 0;
+ *  set this bit to invert output signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC34_OUT_INV_SEL    (BIT(8))
+#define GPIO_FUNC34_OUT_INV_SEL_M  (GPIO_FUNC34_OUT_INV_SEL_V << GPIO_FUNC34_OUT_INV_SEL_S)
+#define GPIO_FUNC34_OUT_INV_SEL_V  0x00000001U
+#define GPIO_FUNC34_OUT_INV_SEL_S  8
+/** GPIO_FUNC34_OEN_SEL : R/W; bitpos: [9]; default: 0;
+ *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+ *  enable signal.0:use peripheral output enable signal.
+ */
+#define GPIO_FUNC34_OEN_SEL    (BIT(9))
+#define GPIO_FUNC34_OEN_SEL_M  (GPIO_FUNC34_OEN_SEL_V << GPIO_FUNC34_OEN_SEL_S)
+#define GPIO_FUNC34_OEN_SEL_V  0x00000001U
+#define GPIO_FUNC34_OEN_SEL_S  9
+/** GPIO_FUNC34_OEN_INV_SEL : R/W; bitpos: [10]; default: 0;
+ *  set this bit to invert output enable signal.1:invert.0:not invert.
+ */
+#define GPIO_FUNC34_OEN_INV_SEL    (BIT(10))
+#define GPIO_FUNC34_OEN_INV_SEL_M  (GPIO_FUNC34_OEN_INV_SEL_V << GPIO_FUNC34_OEN_INV_SEL_S)
+#define GPIO_FUNC34_OEN_INV_SEL_V  0x00000001U
+#define GPIO_FUNC34_OEN_INV_SEL_S  10
+
+/** GPIO_CLOCK_GATE_REG register
+ *  GPIO clock gate register
+ */
+#define GPIO_CLOCK_GATE_REG (DR_REG_GPIO_BASE + 0x62c)
+/** GPIO_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  set this bit to enable GPIO clock gate
+ */
+#define GPIO_CLK_EN    (BIT(0))
+#define GPIO_CLK_EN_M  (GPIO_CLK_EN_V << GPIO_CLK_EN_S)
+#define GPIO_CLK_EN_V  0x00000001U
+#define GPIO_CLK_EN_S  0
+
+/** GPIO_DATE_REG register
+ *  GPIO version register
+ */
+#define GPIO_DATE_REG (DR_REG_GPIO_BASE + 0x6fc)
+/** GPIO_DATE : R/W; bitpos: [27:0]; default: 35655968;
+ *  version register
+ */
+#define GPIO_DATE    0x0FFFFFFFU
+#define GPIO_DATE_M  (GPIO_DATE_V << GPIO_DATE_S)
+#define GPIO_DATE_V  0x0FFFFFFFU
+#define GPIO_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/gpio_sig_map.h b/components/soc/esp32c6/include/soc/gpio_sig_map.h
new file mode 100644
index 0000000000..57d2e8414e
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/gpio_sig_map.h
@@ -0,0 +1,257 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#ifndef _SOC_GPIO_SIG_MAP_H_
+#define _SOC_GPIO_SIG_MAP_H_
+
+#define EXT_ADC_START_IDX             0
+#define LEDC_LS_SIG_OUT0_IDX          0
+#define LEDC_LS_SIG_OUT1_IDX          1
+#define LEDC_LS_SIG_OUT2_IDX          2
+#define LEDC_LS_SIG_OUT3_IDX          3
+#define LEDC_LS_SIG_OUT4_IDX          4
+#define LEDC_LS_SIG_OUT5_IDX          5
+#define U0RXD_IN_IDX                  6
+#define U0TXD_OUT_IDX                 6
+#define U0CTS_IN_IDX                  7
+#define U0RTS_OUT_IDX                 7
+#define U0DSR_IN_IDX                  8
+#define U0DTR_OUT_IDX                 8
+#define U1RXD_IN_IDX                  9
+#define U1TXD_OUT_IDX                 9
+#define U1CTS_IN_IDX                  10
+#define U1RTS_OUT_IDX                 10
+#define U1DSR_IN_IDX                  11
+#define U1DTR_OUT_IDX                 11
+#define I2S_MCLK_IN_IDX               12
+#define I2S_MCLK_OUT_IDX              12
+#define I2SO_BCK_IN_IDX               13
+#define I2SO_BCK_OUT_IDX              13
+#define I2SO_WS_IN_IDX                14
+#define I2SO_WS_OUT_IDX               14
+#define I2SI_SD_IN_IDX                15
+#define I2SO_SD_OUT_IDX               15
+#define I2SI_BCK_IN_IDX               16
+#define I2SI_BCK_OUT_IDX              16
+#define I2SI_WS_IN_IDX                17
+#define I2SI_WS_OUT_IDX               17
+#define I2SO_SD1_OUT_IDX              18
+#define USB_JTAG_TDO_BRIDGE_IDX       19
+#define USB_JTAG_TRST_IDX             19
+#define CPU_TESTBUS0_IDX              20
+#define CPU_TESTBUS1_IDX              21
+#define CPU_TESTBUS2_IDX              22
+#define CPU_TESTBUS3_IDX              23
+#define CPU_TESTBUS4_IDX              24
+#define CPU_TESTBUS5_IDX              25
+#define CPU_TESTBUS6_IDX              26
+#define CPU_TESTBUS7_IDX              27
+#define CPU_GPIO_IN0_IDX              28
+#define CPU_GPIO_OUT0_IDX             28
+#define CPU_GPIO_IN1_IDX              29
+#define CPU_GPIO_OUT1_IDX             29
+#define CPU_GPIO_IN2_IDX              30
+#define CPU_GPIO_OUT2_IDX             30
+#define CPU_GPIO_IN3_IDX              31
+#define CPU_GPIO_OUT3_IDX             31
+#define CPU_GPIO_IN4_IDX              32
+#define CPU_GPIO_OUT4_IDX             32
+#define CPU_GPIO_IN5_IDX              33
+#define CPU_GPIO_OUT5_IDX             33
+#define CPU_GPIO_IN6_IDX              34
+#define CPU_GPIO_OUT6_IDX             34
+#define CPU_GPIO_IN7_IDX              35
+#define CPU_GPIO_OUT7_IDX             35
+#define USB_JTAG_TCK_IDX              36
+#define USB_JTAG_TMS_IDX              37
+#define USB_JTAG_TDI_IDX              38
+#define USB_JTAG_TDO_IDX              39
+#define USB_EXTPHY_VP_IDX             40
+#define USB_EXTPHY_OEN_IDX            40
+#define USB_EXTPHY_VM_IDX             41
+#define USB_EXTPHY_SPEED_IDX          41
+#define USB_EXTPHY_RCV_IDX            42
+#define USB_EXTPHY_VPO_IDX            42
+#define USB_EXTPHY_VMO_IDX            43
+#define USB_EXTPHY_SUSPND_IDX         44
+#define I2CEXT0_SCL_IN_IDX            45
+#define I2CEXT0_SCL_OUT_IDX           45
+#define I2CEXT0_SDA_IN_IDX            46
+#define I2CEXT0_SDA_OUT_IDX           46
+#define PARL_RX_DATA0_IDX             47
+#define PARL_TX_DATA0_IDX             47
+#define PARL_RX_DATA1_IDX             48
+#define PARL_TX_DATA1_IDX             48
+#define PARL_RX_DATA2_IDX             49
+#define PARL_TX_DATA2_IDX             49
+#define PARL_RX_DATA3_IDX             50
+#define PARL_TX_DATA3_IDX             50
+#define PARL_RX_DATA4_IDX             51
+#define PARL_TX_DATA4_IDX             51
+#define PARL_RX_DATA5_IDX             52
+#define PARL_TX_DATA5_IDX             52
+#define PARL_RX_DATA6_IDX             53
+#define PARL_TX_DATA6_IDX             53
+#define PARL_RX_DATA7_IDX             54
+#define PARL_TX_DATA7_IDX             54
+#define PARL_RX_DATA8_IDX             55
+#define PARL_TX_DATA8_IDX             55
+#define PARL_RX_DATA9_IDX             56
+#define PARL_TX_DATA9_IDX             56
+#define PARL_RX_DATA10_IDX            57
+#define PARL_TX_DATA10_IDX            57
+#define PARL_RX_DATA11_IDX            58
+#define PARL_TX_DATA11_IDX            58
+#define PARL_RX_DATA12_IDX            59
+#define PARL_TX_DATA12_IDX            59
+#define PARL_RX_DATA13_IDX            60
+#define PARL_TX_DATA13_IDX            60
+#define PARL_RX_DATA14_IDX            61
+#define PARL_TX_DATA14_IDX            61
+#define PARL_RX_DATA15_IDX            62
+#define PARL_TX_DATA15_IDX            62
+#define FSPICLK_IN_IDX                63
+#define FSPICLK_OUT_IDX               63
+#define FSPIQ_IN_IDX                  64
+#define FSPIQ_OUT_IDX                 64
+#define FSPID_IN_IDX                  65
+#define FSPID_OUT_IDX                 65
+#define FSPIHD_IN_IDX                 66
+#define FSPIHD_OUT_IDX                66
+#define FSPIWP_IN_IDX                 67
+#define FSPIWP_OUT_IDX                67
+#define FSPICS0_IN_IDX                68
+#define FSPICS0_OUT_IDX               68
+#define PARL_RX_CLK_IN_IDX            69
+#define SDIO_TOHOST_INT_OUT_IDX       69
+#define PARL_TX_CLK_IN_IDX            70
+#define PARL_TX_CLK_OUT_IDX           70
+#define RMT_SIG_IN0_IDX               71
+#define RMT_SIG_OUT0_IDX              71
+#define MODEM_DIAG0_IDX               71
+#define RMT_SIG_IN1_IDX               72
+#define RMT_SIG_OUT1_IDX              72
+#define MODEM_DIAG1_IDX               72
+#define TWAI0_RX_IDX                  73
+#define TWAI0_TX_IDX                  73
+#define MODEM_DIAG2_IDX               73
+#define TWAI0_BUS_OFF_ON_IDX          74
+#define MODEM_DIAG3_IDX               74
+#define TWAI0_CLKOUT_IDX              75
+#define MODEM_DIAG4_IDX               75
+#define TWAI0_STANDBY_IDX             76
+#define MODEM_DIAG5_IDX               76
+#define TWAI1_RX_IDX                  77
+#define TWAI1_TX_IDX                  77
+#define MODEM_DIAG6_IDX               77
+#define TWAI1_BUS_OFF_ON_IDX          78
+#define MODEM_DIAG7_IDX               78
+#define TWAI1_CLKOUT_IDX              79
+#define MODEM_DIAG8_IDX               79
+#define TWAI1_STANDBY_IDX             80
+#define MODEM_DIAG9_IDX               80
+#define EXTERN_PRIORITY_I_IDX         81
+#define EXTERN_PRIORITY_O_IDX         81
+#define EXTERN_ACTIVE_I_IDX           82
+#define EXTERN_ACTIVE_O_IDX           82
+#define GPIO_SD0_OUT_IDX              83
+#define GPIO_SD1_OUT_IDX              84
+#define GPIO_SD2_OUT_IDX              85
+#define GPIO_SD3_OUT_IDX              86
+#define PWM0_SYNC0_IN_IDX             87
+#define PWM0_OUT0A_IDX                87
+#define MODEM_DIAG10_IDX              87
+#define PWM0_SYNC1_IN_IDX             88
+#define PWM0_OUT0B_IDX                88
+#define MODEM_DIAG11_IDX              88
+#define PWM0_SYNC2_IN_IDX             89
+#define PWM0_OUT1A_IDX                89
+#define MODEM_DIAG12_IDX              89
+#define PWM0_F0_IN_IDX                90
+#define PWM0_OUT1B_IDX                90
+#define MODEM_DIAG13_IDX              90
+#define PWM0_F1_IN_IDX                91
+#define PWM0_OUT2A_IDX                91
+#define MODEM_DIAG14_IDX              91
+#define PWM0_F2_IN_IDX                92
+#define PWM0_OUT2B_IDX                92
+#define MODEM_DIAG15_IDX              92
+#define PWM0_CAP0_IN_IDX              93
+#define ANT_SEL0_IDX                  93
+#define PWM0_CAP1_IN_IDX              94
+#define ANT_SEL1_IDX                  94
+#define PWM0_CAP2_IN_IDX              95
+#define ANT_SEL2_IDX                  95
+#define ANT_SEL3_IDX                  96
+#define SIG_IN_FUNC_97_IDX            97
+#define SIG_IN_FUNC97_IDX             97
+#define SIG_IN_FUNC_98_IDX            98
+#define SIG_IN_FUNC98_IDX             98
+#define SIG_IN_FUNC_99_IDX            99
+#define SIG_IN_FUNC99_IDX             99
+#define SIG_IN_FUNC_100_IDX           100
+#define SIG_IN_FUNC100_IDX            100
+#define PCNT_SIG_CH0_IN0_IDX          101
+#define FSPICS1_OUT_IDX               101
+#define MODEM_DIAG16_IDX              101
+#define PCNT_SIG_CH1_IN0_IDX          102
+#define FSPICS2_OUT_IDX               102
+#define MODEM_DIAG17_IDX              102
+#define PCNT_CTRL_CH0_IN0_IDX         103
+#define FSPICS3_OUT_IDX               103
+#define MODEM_DIAG18_IDX              103
+#define PCNT_CTRL_CH1_IN0_IDX         104
+#define FSPICS4_OUT_IDX               104
+#define MODEM_DIAG19_IDX              104
+#define PCNT_SIG_CH0_IN1_IDX          105
+#define FSPICS5_OUT_IDX               105
+#define MODEM_DIAG20_IDX              105
+#define PCNT_SIG_CH1_IN1_IDX          106
+#define MODEM_DIAG21_IDX              106
+#define PCNT_CTRL_CH0_IN1_IDX         107
+#define MODEM_DIAG22_IDX              107
+#define PCNT_CTRL_CH1_IN1_IDX         108
+#define MODEM_DIAG23_IDX              108
+#define PCNT_SIG_CH0_IN2_IDX          109
+#define MODEM_DIAG24_IDX              109
+#define PCNT_SIG_CH1_IN2_IDX          110
+#define MODEM_DIAG25_IDX              110
+#define PCNT_CTRL_CH0_IN2_IDX         111
+#define MODEM_DIAG26_IDX              111
+#define PCNT_CTRL_CH1_IN2_IDX         112
+#define MODEM_DIAG27_IDX              112
+#define PCNT_SIG_CH0_IN3_IDX          113
+#define MODEM_DIAG28_IDX              113
+#define PCNT_SIG_CH1_IN3_IDX          114
+#define SPICLK_OUT_IDX                114
+#define MODEM_DIAG29_IDX              114
+#define PCNT_CTRL_CH0_IN3_IDX         115
+#define SPICS0_OUT_IDX                115
+#define MODEM_DIAG30_IDX              115
+#define PCNT_CTRL_CH1_IN3_IDX         116
+#define SPICS1_OUT_IDX                116
+#define MODEM_DIAG31_IDX              116
+#define GPIO_EVENT_MATRIX_IN0_IDX     117
+#define GPIO_TASK_MATRIX_OUT0_IDX     117
+#define GPIO_EVENT_MATRIX_IN1_IDX     118
+#define GPIO_TASK_MATRIX_OUT1_IDX     118
+#define GPIO_EVENT_MATRIX_IN2_IDX     119
+#define GPIO_TASK_MATRIX_OUT2_IDX     119
+#define GPIO_EVENT_MATRIX_IN3_IDX     120
+#define GPIO_TASK_MATRIX_OUT3_IDX     120
+#define SPIQ_IN_IDX                   121
+#define SPIQ_OUT_IDX                  121
+#define SPID_IN_IDX                   122
+#define SPID_OUT_IDX                  122
+#define SPIHD_IN_IDX                  123
+#define SPIHD_OUT_IDX                 123
+#define SPIWP_IN_IDX                  124
+#define SPIWP_OUT_IDX                 124
+#define CLK_OUT_OUT1_IDX              125
+#define CLK_OUT_OUT2_IDX              126
+#define CLK_OUT_OUT3_IDX              127
+#define SIG_GPIO_OUT_IDX              128
+#define GPIO_MAP_DATE_IDX             0x2201120
+#endif  /* _SOC_GPIO_SIG_MAP_H_ */
diff --git a/components/soc/esp32c6/include/soc/gpio_struct.h b/components/soc/esp32c6/include/soc/gpio_struct.h
new file mode 100644
index 0000000000..ed3e224ca9
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/gpio_struct.h
@@ -0,0 +1,609 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: configuration register */
+/** Type of bt_select register
+ *  GPIO bit select register
+ */
+typedef union {
+    struct {
+        /** bt_sel : R/W; bitpos: [31:0]; default: 0;
+         *  GPIO bit select register
+         */
+        uint32_t bt_sel:32;
+    };
+    uint32_t val;
+} gpio_bt_select_reg_t;
+
+/** Type of out register
+ *  GPIO output register for GPIO0-31
+ */
+typedef union {
+    struct {
+        /** out_data_orig : R/W/SC/WTC; bitpos: [31:0]; default: 0;
+         *  GPIO output register for GPIO0-31
+         */
+        uint32_t out_data_orig:32;
+    };
+    uint32_t val;
+} gpio_out_reg_t;
+
+/** Type of out_w1ts register
+ *  GPIO output set register for GPIO0-31
+ */
+typedef union {
+    struct {
+        /** out_w1ts : WT; bitpos: [31:0]; default: 0;
+         *  GPIO output set register for GPIO0-31
+         */
+        uint32_t out_w1ts:32;
+    };
+    uint32_t val;
+} gpio_out_w1ts_reg_t;
+
+/** Type of out_w1tc register
+ *  GPIO output clear register for GPIO0-31
+ */
+typedef union {
+    struct {
+        /** out_w1tc : WT; bitpos: [31:0]; default: 0;
+         *  GPIO output clear register for GPIO0-31
+         */
+        uint32_t out_w1tc:32;
+    };
+    uint32_t val;
+} gpio_out_w1tc_reg_t;
+
+/** Type of out1 register
+ *  GPIO output register for GPIO32-34
+ */
+typedef union {
+    struct {
+        /** out1_data_orig : R/W/SC/WTC; bitpos: [2:0]; default: 0;
+         *  GPIO output register for GPIO32-34
+         */
+        uint32_t out1_data_orig:3;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} gpio_out1_reg_t;
+
+/** Type of out1_w1ts register
+ *  GPIO output set register for GPIO32-34
+ */
+typedef union {
+    struct {
+        /** out1_w1ts : WT; bitpos: [2:0]; default: 0;
+         *  GPIO output set register for GPIO32-34
+         */
+        uint32_t out1_w1ts:3;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} gpio_out1_w1ts_reg_t;
+
+/** Type of out1_w1tc register
+ *  GPIO output clear register for GPIO32-34
+ */
+typedef union {
+    struct {
+        /** out1_w1tc : WT; bitpos: [2:0]; default: 0;
+         *  GPIO output clear register for GPIO32-34
+         */
+        uint32_t out1_w1tc:3;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} gpio_out1_w1tc_reg_t;
+
+/** Type of sdio_select register
+ *  GPIO sdio select register
+ */
+typedef union {
+    struct {
+        /** sdio_sel : R/W; bitpos: [7:0]; default: 0;
+         *  GPIO sdio select register
+         */
+        uint32_t sdio_sel:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} gpio_sdio_select_reg_t;
+
+/** Type of enable register
+ *  GPIO output enable register for GPIO0-31
+ */
+typedef union {
+    struct {
+        /** enable_data : R/W/WTC; bitpos: [31:0]; default: 0;
+         *  GPIO output enable register for GPIO0-31
+         */
+        uint32_t enable_data:32;
+    };
+    uint32_t val;
+} gpio_enable_reg_t;
+
+/** Type of enable_w1ts register
+ *  GPIO output enable set register for GPIO0-31
+ */
+typedef union {
+    struct {
+        /** enable_w1ts : WT; bitpos: [31:0]; default: 0;
+         *  GPIO output enable set register for GPIO0-31
+         */
+        uint32_t enable_w1ts:32;
+    };
+    uint32_t val;
+} gpio_enable_w1ts_reg_t;
+
+/** Type of enable_w1tc register
+ *  GPIO output enable clear register for GPIO0-31
+ */
+typedef union {
+    struct {
+        /** enable_w1tc : WT; bitpos: [31:0]; default: 0;
+         *  GPIO output enable clear register for GPIO0-31
+         */
+        uint32_t enable_w1tc:32;
+    };
+    uint32_t val;
+} gpio_enable_w1tc_reg_t;
+
+/** Type of enable1 register
+ *  GPIO output enable register for GPIO32-34
+ */
+typedef union {
+    struct {
+        /** enable1_data : R/W/WTC; bitpos: [2:0]; default: 0;
+         *  GPIO output enable register for GPIO32-34
+         */
+        uint32_t enable1_data:3;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} gpio_enable1_reg_t;
+
+/** Type of enable1_w1ts register
+ *  GPIO output enable set register for GPIO32-34
+ */
+typedef union {
+    struct {
+        /** enable1_w1ts : WT; bitpos: [2:0]; default: 0;
+         *  GPIO output enable set register for GPIO32-34
+         */
+        uint32_t enable1_w1ts:3;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} gpio_enable1_w1ts_reg_t;
+
+/** Type of enable1_w1tc register
+ *  GPIO output enable clear register for GPIO32-34
+ */
+typedef union {
+    struct {
+        /** enable1_w1tc : WT; bitpos: [2:0]; default: 0;
+         *  GPIO output enable clear register for GPIO32-34
+         */
+        uint32_t enable1_w1tc:3;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} gpio_enable1_w1tc_reg_t;
+
+/** Type of strap register
+ *  pad strapping register
+ */
+typedef union {
+    struct {
+        /** strapping : RO; bitpos: [15:0]; default: 0;
+         *  pad strapping register
+         */
+        uint32_t strapping:16;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} gpio_strap_reg_t;
+
+/** Type of in register
+ *  GPIO input register for GPIO0-31
+ */
+typedef union {
+    struct {
+        /** in_data_next : RO; bitpos: [31:0]; default: 0;
+         *  GPIO input register for GPIO0-31
+         */
+        uint32_t in_data_next:32;
+    };
+    uint32_t val;
+} gpio_in_reg_t;
+
+/** Type of in1 register
+ *  GPIO input register for GPIO32-34
+ */
+typedef union {
+    struct {
+        /** in1_data_next : RO; bitpos: [2:0]; default: 0;
+         *  GPIO input register for GPIO32-34
+         */
+        uint32_t in1_data_next:3;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} gpio_in1_reg_t;
+
+/** Type of status register
+ *  GPIO interrupt status register for GPIO0-31
+ */
+typedef union {
+    struct {
+        /** status_interrupt : R/W/WTC; bitpos: [31:0]; default: 0;
+         *  GPIO interrupt status register for GPIO0-31
+         */
+        uint32_t status_interrupt:32;
+    };
+    uint32_t val;
+} gpio_status_reg_t;
+
+/** Type of status_w1ts register
+ *  GPIO interrupt status set register for GPIO0-31
+ */
+typedef union {
+    struct {
+        /** status_w1ts : WT; bitpos: [31:0]; default: 0;
+         *  GPIO interrupt status set register for GPIO0-31
+         */
+        uint32_t status_w1ts:32;
+    };
+    uint32_t val;
+} gpio_status_w1ts_reg_t;
+
+/** Type of status_w1tc register
+ *  GPIO interrupt status clear register for GPIO0-31
+ */
+typedef union {
+    struct {
+        /** status_w1tc : WT; bitpos: [31:0]; default: 0;
+         *  GPIO interrupt status clear register for GPIO0-31
+         */
+        uint32_t status_w1tc:32;
+    };
+    uint32_t val;
+} gpio_status_w1tc_reg_t;
+
+/** Type of status1 register
+ *  GPIO interrupt status register for GPIO32-34
+ */
+typedef union {
+    struct {
+        /** status1_interrupt : R/W/WTC; bitpos: [2:0]; default: 0;
+         *  GPIO interrupt status register for GPIO32-34
+         */
+        uint32_t status1_interrupt:3;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} gpio_status1_reg_t;
+
+/** Type of status1_w1ts register
+ *  GPIO interrupt status set register for GPIO32-34
+ */
+typedef union {
+    struct {
+        /** status1_w1ts : WT; bitpos: [2:0]; default: 0;
+         *  GPIO interrupt status set register for GPIO32-34
+         */
+        uint32_t status1_w1ts:3;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} gpio_status1_w1ts_reg_t;
+
+/** Type of status1_w1tc register
+ *  GPIO interrupt status clear register for GPIO32-34
+ */
+typedef union {
+    struct {
+        /** status1_w1tc : WT; bitpos: [2:0]; default: 0;
+         *  GPIO interrupt status clear register for GPIO32-34
+         */
+        uint32_t status1_w1tc:3;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} gpio_status1_w1tc_reg_t;
+
+/** Type of pcpu_int register
+ *  GPIO PRO_CPU interrupt status register for GPIO0-31
+ */
+typedef union {
+    struct {
+        /** procpu_int : RO; bitpos: [31:0]; default: 0;
+         *  GPIO PRO_CPU interrupt status register for GPIO0-31
+         */
+        uint32_t procpu_int:32;
+    };
+    uint32_t val;
+} gpio_pcpu_int_reg_t;
+
+/** Type of pcpu_nmi_int register
+ *  GPIO PRO_CPU(not shielded) interrupt status register for GPIO0-31
+ */
+typedef union {
+    struct {
+        /** procpu_nmi_int : RO; bitpos: [31:0]; default: 0;
+         *  GPIO PRO_CPU(not shielded) interrupt status register for GPIO0-31
+         */
+        uint32_t procpu_nmi_int:32;
+    };
+    uint32_t val;
+} gpio_pcpu_nmi_int_reg_t;
+
+/** Type of cpusdio_int register
+ *  GPIO CPUSDIO interrupt status register for GPIO0-31
+ */
+typedef union {
+    struct {
+        /** sdio_int : RO; bitpos: [31:0]; default: 0;
+         *  GPIO CPUSDIO interrupt status register for GPIO0-31
+         */
+        uint32_t sdio_int:32;
+    };
+    uint32_t val;
+} gpio_cpusdio_int_reg_t;
+
+/** Type of pcpu_int1 register
+ *  GPIO PRO_CPU interrupt status register for GPIO32-34
+ */
+typedef union {
+    struct {
+        /** procpu_int1 : RO; bitpos: [2:0]; default: 0;
+         *  GPIO PRO_CPU interrupt status register for GPIO32-34
+         */
+        uint32_t procpu_int1:3;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} gpio_pcpu_int1_reg_t;
+
+/** Type of pcpu_nmi_int1 register
+ *  GPIO PRO_CPU(not shielded) interrupt status register for GPIO32-34
+ */
+typedef union {
+    struct {
+        /** procpu_nmi_int1 : RO; bitpos: [2:0]; default: 0;
+         *  GPIO PRO_CPU(not shielded) interrupt status register for GPIO32-34
+         */
+        uint32_t procpu_nmi_int1:3;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} gpio_pcpu_nmi_int1_reg_t;
+
+/** Type of cpusdio_int1 register
+ *  GPIO CPUSDIO interrupt status register for GPIO32-34
+ */
+typedef union {
+    struct {
+        /** sdio_int1 : RO; bitpos: [2:0]; default: 0;
+         *  GPIO CPUSDIO interrupt status register for GPIO32-34
+         */
+        uint32_t sdio_int1:3;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} gpio_cpusdio_int1_reg_t;
+
+/** Type of pin register
+ *  GPIO pin configuration register
+ */
+typedef union {
+    struct {
+        /** sync2_bypass : R/W; bitpos: [1:0]; default: 0;
+         *  set GPIO input_sync2 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+         *  posedge.
+         */
+        uint32_t sync2_bypass:2;
+        /** pad_driver : R/W; bitpos: [2]; default: 0;
+         *  set this bit to select pad driver. 1:open-drain. 0:normal.
+         */
+        uint32_t pad_driver:1;
+        /** sync1_bypass : R/W; bitpos: [4:3]; default: 0;
+         *  set GPIO input_sync1 signal mode. 0:disable. 1:trigger at negedge. 2or3:trigger at
+         *  posedge.
+         */
+        uint32_t sync1_bypass:2;
+        uint32_t reserved_5:2;
+        /** int_type : R/W; bitpos: [9:7]; default: 0;
+         *  set this value to choose interrupt mode. 0:disable GPIO interrupt. 1:trigger at
+         *  posedge. 2:trigger at negedge. 3:trigger at any edge. 4:valid at low level. 5:valid
+         *  at high level
+         */
+        uint32_t int_type:3;
+        /** wakeup_enable : R/W; bitpos: [10]; default: 0;
+         *  set this bit to enable GPIO wakeup.(can only wakeup CPU from Light-sleep Mode)
+         */
+        uint32_t wakeup_enable:1;
+        /** config : R/W; bitpos: [12:11]; default: 0;
+         *  reserved
+         */
+        uint32_t config:2;
+        /** int_ena : R/W; bitpos: [17:13]; default: 0;
+         *  set bit 13 to enable CPU interrupt. set bit 14 to enable CPU(not shielded)
+         *  interrupt.
+         */
+        uint32_t int_ena:5;
+        uint32_t reserved_18:14;
+    };
+    uint32_t val;
+} gpio_pin_reg_t;
+
+/** Type of status_next register
+ *  GPIO interrupt source register for GPIO0-31
+ */
+typedef union {
+    struct {
+        /** status_interrupt_next : RO; bitpos: [31:0]; default: 0;
+         *  GPIO interrupt source register for GPIO0-31
+         */
+        uint32_t status_interrupt_next:32;
+    };
+    uint32_t val;
+} gpio_status_next_reg_t;
+
+/** Type of status_next1 register
+ *  GPIO interrupt source register for GPIO32-34
+ */
+typedef union {
+    struct {
+        /** status_interrupt_next1 : RO; bitpos: [2:0]; default: 0;
+         *  GPIO interrupt source register for GPIO32-34
+         */
+        uint32_t status_interrupt_next1:3;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} gpio_status_next1_reg_t;
+
+/** Type of func_in_sel_cfg register
+ *  GPIO input function configuration register
+ */
+typedef union {
+    struct {
+        /** in_sel : R/W; bitpos: [5:0]; default: 60;
+         *  set this value: s=0-34: connect GPIO[s] to this port. s=0x38: set this port always
+         *  high level. s=0x3C: set this port always low level.
+         */
+        uint32_t in_sel:6;
+        /** in_inv_sel : R/W; bitpos: [6]; default: 0;
+         *  set this bit to invert input signal. 1:invert. 0:not invert.
+         */
+        uint32_t in_inv_sel:1;
+        /** sig_in_sel : R/W; bitpos: [7]; default: 0;
+         *  set this bit to bypass GPIO. 1:do not bypass GPIO. 0:bypass GPIO.
+         */
+        uint32_t sig_in_sel:1;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} gpio_func_in_sel_cfg_reg_t;
+
+/** Type of func_out_sel_cfg register
+ *  GPIO output function select register
+ */
+typedef union {
+    struct {
+        /** out_sel : R/W/SC; bitpos: [7:0]; default: 128;
+         *  The value of the bits: 0<=s<=256. Set the value to select output signal. s=0-127:
+         *  output of GPIO[n] equals input of peripheral[s]. s=128: output of GPIO[n] equals
+         *  GPIO_OUT_REG[n].
+         */
+        uint32_t out_sel:8;
+        /** out_inv_sel : R/W/SC; bitpos: [8]; default: 0;
+         *  set this bit to invert output signal.1:invert.0:not invert.
+         */
+        uint32_t out_inv_sel:1;
+        /** oen_sel : R/W; bitpos: [9]; default: 0;
+         *  set this bit to select output enable signal.1:use GPIO_ENABLE_REG[n] as output
+         *  enable signal.0:use peripheral output enable signal.
+         */
+        uint32_t oen_sel:1;
+        /** oen_inv_sel : R/W; bitpos: [10]; default: 0;
+         *  set this bit to invert output enable signal.1:invert.0:not invert.
+         */
+        uint32_t oen_inv_sel:1;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} gpio_func_out_sel_cfg_reg_t;
+
+/** Type of clock_gate register
+ *  GPIO clock gate register
+ */
+typedef union {
+    struct {
+        /** clk_en : R/W; bitpos: [0]; default: 1;
+         *  set this bit to enable GPIO clock gate
+         */
+        uint32_t clk_en:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} gpio_clock_gate_reg_t;
+
+/** Type of date register
+ *  GPIO version register
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [27:0]; default: 35655968;
+         *  version register
+         */
+        uint32_t date:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} gpio_date_reg_t;
+
+
+typedef struct gpio_dev_t {
+    volatile gpio_bt_select_reg_t bt_select;
+    volatile gpio_out_reg_t out;
+    volatile gpio_out_w1ts_reg_t out_w1ts;
+    volatile gpio_out_w1tc_reg_t out_w1tc;
+    volatile gpio_out1_reg_t out1;
+    volatile gpio_out1_w1ts_reg_t out1_w1ts;
+    volatile gpio_out1_w1tc_reg_t out1_w1tc;
+    volatile gpio_sdio_select_reg_t sdio_select;
+    volatile gpio_enable_reg_t enable;
+    volatile gpio_enable_w1ts_reg_t enable_w1ts;
+    volatile gpio_enable_w1tc_reg_t enable_w1tc;
+    volatile gpio_enable1_reg_t enable1;
+    volatile gpio_enable1_w1ts_reg_t enable1_w1ts;
+    volatile gpio_enable1_w1tc_reg_t enable1_w1tc;
+    volatile gpio_strap_reg_t strap;
+    volatile gpio_in_reg_t in;
+    volatile gpio_in1_reg_t in1;
+    volatile gpio_status_reg_t status;
+    volatile gpio_status_w1ts_reg_t status_w1ts;
+    volatile gpio_status_w1tc_reg_t status_w1tc;
+    volatile gpio_status1_reg_t status1;
+    volatile gpio_status1_w1ts_reg_t status1_w1ts;
+    volatile gpio_status1_w1tc_reg_t status1_w1tc;
+    volatile gpio_pcpu_int_reg_t pcpu_int;
+    volatile gpio_pcpu_nmi_int_reg_t pcpu_nmi_int;
+    volatile gpio_cpusdio_int_reg_t cpusdio_int;
+    volatile gpio_pcpu_int1_reg_t pcpu_int1;
+    volatile gpio_pcpu_nmi_int1_reg_t pcpu_nmi_int1;
+    volatile gpio_cpusdio_int1_reg_t cpusdio_int1;
+    volatile gpio_pin_reg_t pin[35];
+    uint32_t reserved_100[19];
+    volatile gpio_status_next_reg_t status_next;
+    volatile gpio_status_next1_reg_t status_next1;
+    volatile gpio_func_in_sel_cfg_reg_t func_in_sel_cfg[125];
+    uint32_t reserved_348[131];
+    volatile gpio_func_out_sel_cfg_reg_t func_out_sel_cfg[35];
+    uint32_t reserved_5e0[19];
+    volatile gpio_clock_gate_reg_t clock_gate;
+    uint32_t reserved_630[51];
+    volatile gpio_date_reg_t date;
+} gpio_dev_t;
+
+extern gpio_dev_t GPIO;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(gpio_dev_t) == 0x700, "Invalid size of gpio_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/hardware_lock_reg.h b/components/soc/esp32c6/include/soc/hardware_lock_reg.h
new file mode 100644
index 0000000000..a9fbfb8cb0
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/hardware_lock_reg.h
@@ -0,0 +1,76 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** ATOMIC_ADDR_LOCK_REG register
+ *  hardware lock regsiter
+ */
+#define ATOMIC_ADDR_LOCK_REG (DR_REG_ATOMIC_BASE + 0x0)
+/** ATOMIC_LOCK : R/W; bitpos: [1:0]; default: 0;
+ *  read to acquire hardware lock, write to release hardware lock
+ */
+#define ATOMIC_LOCK    0x00000003U
+#define ATOMIC_LOCK_M  (ATOMIC_LOCK_V << ATOMIC_LOCK_S)
+#define ATOMIC_LOCK_V  0x00000003U
+#define ATOMIC_LOCK_S  0
+
+/** ATOMIC_LR_ADDR_REG register
+ *  gloable lr address regsiter
+ */
+#define ATOMIC_LR_ADDR_REG (DR_REG_ATOMIC_BASE + 0x4)
+/** ATOMIC_GLOABLE_LR_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  backup gloable address
+ */
+#define ATOMIC_GLOABLE_LR_ADDR    0xFFFFFFFFU
+#define ATOMIC_GLOABLE_LR_ADDR_M  (ATOMIC_GLOABLE_LR_ADDR_V << ATOMIC_GLOABLE_LR_ADDR_S)
+#define ATOMIC_GLOABLE_LR_ADDR_V  0xFFFFFFFFU
+#define ATOMIC_GLOABLE_LR_ADDR_S  0
+
+/** ATOMIC_LR_VALUE_REG register
+ *  gloable lr value regsiter
+ */
+#define ATOMIC_LR_VALUE_REG (DR_REG_ATOMIC_BASE + 0x8)
+/** ATOMIC_GLOABLE_LR_VALUE : R/W; bitpos: [31:0]; default: 0;
+ *  backup gloable value
+ */
+#define ATOMIC_GLOABLE_LR_VALUE    0xFFFFFFFFU
+#define ATOMIC_GLOABLE_LR_VALUE_M  (ATOMIC_GLOABLE_LR_VALUE_V << ATOMIC_GLOABLE_LR_VALUE_S)
+#define ATOMIC_GLOABLE_LR_VALUE_V  0xFFFFFFFFU
+#define ATOMIC_GLOABLE_LR_VALUE_S  0
+
+/** ATOMIC_LOCK_STATUS_REG register
+ *  lock status regsiter
+ */
+#define ATOMIC_LOCK_STATUS_REG (DR_REG_ATOMIC_BASE + 0xc)
+/** ATOMIC_LOCK_STATUS : RO; bitpos: [1:0]; default: 0;
+ *  read hareware lock status for debug
+ */
+#define ATOMIC_LOCK_STATUS    0x00000003U
+#define ATOMIC_LOCK_STATUS_M  (ATOMIC_LOCK_STATUS_V << ATOMIC_LOCK_STATUS_S)
+#define ATOMIC_LOCK_STATUS_V  0x00000003U
+#define ATOMIC_LOCK_STATUS_S  0
+
+/** ATOMIC_COUNTER_REG register
+ *  wait counter register
+ */
+#define ATOMIC_COUNTER_REG (DR_REG_ATOMIC_BASE + 0x10)
+/** ATOMIC_WAIT_COUNTER : R/W; bitpos: [15:0]; default: 0;
+ *  delay counter
+ */
+#define ATOMIC_WAIT_COUNTER    0x0000FFFFU
+#define ATOMIC_WAIT_COUNTER_M  (ATOMIC_WAIT_COUNTER_V << ATOMIC_WAIT_COUNTER_S)
+#define ATOMIC_WAIT_COUNTER_V  0x0000FFFFU
+#define ATOMIC_WAIT_COUNTER_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/hardware_lock_struct.h b/components/soc/esp32c6/include/soc/hardware_lock_struct.h
new file mode 100644
index 0000000000..0430212e50
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/hardware_lock_struct.h
@@ -0,0 +1,99 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: configuration registers */
+/** Type of addr_lock register
+ *  hardware lock regsiter
+ */
+typedef union {
+    struct {
+        /** lock : R/W; bitpos: [1:0]; default: 0;
+         *  read to acquire hardware lock, write to release hardware lock
+         */
+        uint32_t lock:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} atomic_addr_lock_reg_t;
+
+/** Type of lr_addr register
+ *  gloable lr address regsiter
+ */
+typedef union {
+    struct {
+        /** gloable_lr_addr : R/W; bitpos: [31:0]; default: 0;
+         *  backup gloable address
+         */
+        uint32_t gloable_lr_addr:32;
+    };
+    uint32_t val;
+} atomic_lr_addr_reg_t;
+
+/** Type of lr_value register
+ *  gloable lr value regsiter
+ */
+typedef union {
+    struct {
+        /** gloable_lr_value : R/W; bitpos: [31:0]; default: 0;
+         *  backup gloable value
+         */
+        uint32_t gloable_lr_value:32;
+    };
+    uint32_t val;
+} atomic_lr_value_reg_t;
+
+/** Type of lock_status register
+ *  lock status regsiter
+ */
+typedef union {
+    struct {
+        /** lock_status : RO; bitpos: [1:0]; default: 0;
+         *  read hareware lock status for debug
+         */
+        uint32_t lock_status:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} atomic_lock_status_reg_t;
+
+/** Type of counter register
+ *  wait counter register
+ */
+typedef union {
+    struct {
+        /** wait_counter : R/W; bitpos: [15:0]; default: 0;
+         *  delay counter
+         */
+        uint32_t wait_counter:16;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} atomic_counter_reg_t;
+
+
+typedef struct atomic_dev_t {
+    volatile atomic_addr_lock_reg_t addr_lock;
+    volatile atomic_lr_addr_reg_t lr_addr;
+    volatile atomic_lr_value_reg_t lr_value;
+    volatile atomic_lock_status_reg_t lock_status;
+    volatile atomic_counter_reg_t counter;
+} atomic_dev_t;
+
+extern atomic_dev_t ATOMIC_LOCKER;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(atomic_dev_t) == 0x14, "Invalid size of atomic_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/hinf_reg.h b/components/soc/esp32c6/include/soc/hinf_reg.h
new file mode 100644
index 0000000000..356fefb1a2
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/hinf_reg.h
@@ -0,0 +1,647 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** HINF_CFG_DATA0_REG register
+ *  Configure sdio cis content
+ */
+#define HINF_CFG_DATA0_REG (DR_REG_HINF_BASE + 0x0)
+/** HINF_DEVICE_ID_FN1 : R/W; bitpos: [15:0]; default: 26214;
+ *  configure device id of function1 in cis
+ */
+#define HINF_DEVICE_ID_FN1    0x0000FFFFU
+#define HINF_DEVICE_ID_FN1_M  (HINF_DEVICE_ID_FN1_V << HINF_DEVICE_ID_FN1_S)
+#define HINF_DEVICE_ID_FN1_V  0x0000FFFFU
+#define HINF_DEVICE_ID_FN1_S  0
+/** HINF_USER_ID_FN1 : R/W; bitpos: [31:16]; default: 146;
+ *  configure user id of function1 in cis
+ */
+#define HINF_USER_ID_FN1    0x0000FFFFU
+#define HINF_USER_ID_FN1_M  (HINF_USER_ID_FN1_V << HINF_USER_ID_FN1_S)
+#define HINF_USER_ID_FN1_V  0x0000FFFFU
+#define HINF_USER_ID_FN1_S  16
+
+/** HINF_CFG_DATA1_REG register
+ *  SDIO configuration register
+ */
+#define HINF_CFG_DATA1_REG (DR_REG_HINF_BASE + 0x4)
+/** HINF_SDIO_ENABLE : R/W; bitpos: [0]; default: 1;
+ *  Sdio clock enable
+ */
+#define HINF_SDIO_ENABLE    (BIT(0))
+#define HINF_SDIO_ENABLE_M  (HINF_SDIO_ENABLE_V << HINF_SDIO_ENABLE_S)
+#define HINF_SDIO_ENABLE_V  0x00000001U
+#define HINF_SDIO_ENABLE_S  0
+/** HINF_SDIO_IOREADY1 : R/W; bitpos: [1]; default: 0;
+ *  sdio function1 io ready signal in cis
+ */
+#define HINF_SDIO_IOREADY1    (BIT(1))
+#define HINF_SDIO_IOREADY1_M  (HINF_SDIO_IOREADY1_V << HINF_SDIO_IOREADY1_S)
+#define HINF_SDIO_IOREADY1_V  0x00000001U
+#define HINF_SDIO_IOREADY1_S  1
+/** HINF_HIGHSPEED_ENABLE : R/W; bitpos: [2]; default: 0;
+ *  Highspeed enable in cccr
+ */
+#define HINF_HIGHSPEED_ENABLE    (BIT(2))
+#define HINF_HIGHSPEED_ENABLE_M  (HINF_HIGHSPEED_ENABLE_V << HINF_HIGHSPEED_ENABLE_S)
+#define HINF_HIGHSPEED_ENABLE_V  0x00000001U
+#define HINF_HIGHSPEED_ENABLE_S  2
+/** HINF_HIGHSPEED_MODE : RO; bitpos: [3]; default: 0;
+ *  highspeed mode status in cccr
+ */
+#define HINF_HIGHSPEED_MODE    (BIT(3))
+#define HINF_HIGHSPEED_MODE_M  (HINF_HIGHSPEED_MODE_V << HINF_HIGHSPEED_MODE_S)
+#define HINF_HIGHSPEED_MODE_V  0x00000001U
+#define HINF_HIGHSPEED_MODE_S  3
+/** HINF_SDIO_CD_ENABLE : R/W; bitpos: [4]; default: 1;
+ *  sdio card detect enable
+ */
+#define HINF_SDIO_CD_ENABLE    (BIT(4))
+#define HINF_SDIO_CD_ENABLE_M  (HINF_SDIO_CD_ENABLE_V << HINF_SDIO_CD_ENABLE_S)
+#define HINF_SDIO_CD_ENABLE_V  0x00000001U
+#define HINF_SDIO_CD_ENABLE_S  4
+/** HINF_SDIO_IOREADY2 : R/W; bitpos: [5]; default: 0;
+ *  sdio function1 io ready signal in cis
+ */
+#define HINF_SDIO_IOREADY2    (BIT(5))
+#define HINF_SDIO_IOREADY2_M  (HINF_SDIO_IOREADY2_V << HINF_SDIO_IOREADY2_S)
+#define HINF_SDIO_IOREADY2_V  0x00000001U
+#define HINF_SDIO_IOREADY2_S  5
+/** HINF_SDIO_INT_MASK : R/W; bitpos: [6]; default: 0;
+ *  mask sdio interrupt in cccr, high active
+ */
+#define HINF_SDIO_INT_MASK    (BIT(6))
+#define HINF_SDIO_INT_MASK_M  (HINF_SDIO_INT_MASK_V << HINF_SDIO_INT_MASK_S)
+#define HINF_SDIO_INT_MASK_V  0x00000001U
+#define HINF_SDIO_INT_MASK_S  6
+/** HINF_IOENABLE2 : RO; bitpos: [7]; default: 0;
+ *  ioe2 status in cccr
+ */
+#define HINF_IOENABLE2    (BIT(7))
+#define HINF_IOENABLE2_M  (HINF_IOENABLE2_V << HINF_IOENABLE2_S)
+#define HINF_IOENABLE2_V  0x00000001U
+#define HINF_IOENABLE2_S  7
+/** HINF_CD_DISABLE : RO; bitpos: [8]; default: 0;
+ *  card disable status in cccr
+ */
+#define HINF_CD_DISABLE    (BIT(8))
+#define HINF_CD_DISABLE_M  (HINF_CD_DISABLE_V << HINF_CD_DISABLE_S)
+#define HINF_CD_DISABLE_V  0x00000001U
+#define HINF_CD_DISABLE_S  8
+/** HINF_FUNC1_EPS : RO; bitpos: [9]; default: 0;
+ *  function1 eps status in fbr
+ */
+#define HINF_FUNC1_EPS    (BIT(9))
+#define HINF_FUNC1_EPS_M  (HINF_FUNC1_EPS_V << HINF_FUNC1_EPS_S)
+#define HINF_FUNC1_EPS_V  0x00000001U
+#define HINF_FUNC1_EPS_S  9
+/** HINF_EMP : RO; bitpos: [10]; default: 0;
+ *  empc status in cccr
+ */
+#define HINF_EMP    (BIT(10))
+#define HINF_EMP_M  (HINF_EMP_V << HINF_EMP_S)
+#define HINF_EMP_V  0x00000001U
+#define HINF_EMP_S  10
+/** HINF_IOENABLE1 : RO; bitpos: [11]; default: 0;
+ *  ioe1 status in cccr
+ */
+#define HINF_IOENABLE1    (BIT(11))
+#define HINF_IOENABLE1_M  (HINF_IOENABLE1_V << HINF_IOENABLE1_S)
+#define HINF_IOENABLE1_V  0x00000001U
+#define HINF_IOENABLE1_S  11
+/** HINF_SDIO_VER : R/W; bitpos: [23:12]; default: 562;
+ *  sdio version in cccr
+ */
+#define HINF_SDIO_VER    0x00000FFFU
+#define HINF_SDIO_VER_M  (HINF_SDIO_VER_V << HINF_SDIO_VER_S)
+#define HINF_SDIO_VER_V  0x00000FFFU
+#define HINF_SDIO_VER_S  12
+/** HINF_FUNC2_EPS : RO; bitpos: [24]; default: 0;
+ *  function2 eps status in fbr
+ */
+#define HINF_FUNC2_EPS    (BIT(24))
+#define HINF_FUNC2_EPS_M  (HINF_FUNC2_EPS_V << HINF_FUNC2_EPS_S)
+#define HINF_FUNC2_EPS_V  0x00000001U
+#define HINF_FUNC2_EPS_S  24
+/** HINF_SDIO20_CONF : R/W; bitpos: [31:25]; default: 0;
+ *  [29],sdio negedge sample enablel.[30],sdio posedge sample enable.[31],sdio cmd/dat
+ *  in delayed cycles control,0:no delay, 1:delay 1 cycle.
+ *  [25]: sdio1.1 dat/cmd sending out edge control,1:negedge,0:posedge when highseed
+ *  mode.
+ *  [26]: sdio2.0 dat/cmd sending out edge control,1:negedge when [12]=0,0:negedge when
+ *  [12]=0,posedge when highspeed mode enable.
+ *  [27]: sdio interrupt sending out delay control,1:delay one cycle, 0: no delay.
+ *  [28]: sdio data pad pull up enable
+ */
+#define HINF_SDIO20_CONF    0x0000007FU
+#define HINF_SDIO20_CONF_M  (HINF_SDIO20_CONF_V << HINF_SDIO20_CONF_S)
+#define HINF_SDIO20_CONF_V  0x0000007FU
+#define HINF_SDIO20_CONF_S  25
+
+/** HINF_CFG_TIMING_REG register
+ *  Timing configuration registers
+ */
+#define HINF_CFG_TIMING_REG (DR_REG_HINF_BASE + 0x8)
+/** HINF_NCRC : R/W; bitpos: [2:0]; default: 2;
+ *  configure Ncrc parameter in sdr50/104 mode, no more than 6.
+ */
+#define HINF_NCRC    0x00000007U
+#define HINF_NCRC_M  (HINF_NCRC_V << HINF_NCRC_S)
+#define HINF_NCRC_V  0x00000007U
+#define HINF_NCRC_S  0
+/** HINF_PST_END_CMD_LOW_VALUE : R/W; bitpos: [9:3]; default: 2;
+ *  configure cycles to lower cmd after voltage is changed to 1.8V.
+ */
+#define HINF_PST_END_CMD_LOW_VALUE    0x0000007FU
+#define HINF_PST_END_CMD_LOW_VALUE_M  (HINF_PST_END_CMD_LOW_VALUE_V << HINF_PST_END_CMD_LOW_VALUE_S)
+#define HINF_PST_END_CMD_LOW_VALUE_V  0x0000007FU
+#define HINF_PST_END_CMD_LOW_VALUE_S  3
+/** HINF_PST_END_DATA_LOW_VALUE : R/W; bitpos: [15:10]; default: 2;
+ *  configure cycles to lower data after voltage is changed to 1.8V.
+ */
+#define HINF_PST_END_DATA_LOW_VALUE    0x0000003FU
+#define HINF_PST_END_DATA_LOW_VALUE_M  (HINF_PST_END_DATA_LOW_VALUE_V << HINF_PST_END_DATA_LOW_VALUE_S)
+#define HINF_PST_END_DATA_LOW_VALUE_V  0x0000003FU
+#define HINF_PST_END_DATA_LOW_VALUE_S  10
+/** HINF_SDCLK_STOP_THRES : R/W; bitpos: [26:16]; default: 1400;
+ *  Configure the number of cycles of module clk to judge sdclk has stopped
+ */
+#define HINF_SDCLK_STOP_THRES    0x000007FFU
+#define HINF_SDCLK_STOP_THRES_M  (HINF_SDCLK_STOP_THRES_V << HINF_SDCLK_STOP_THRES_S)
+#define HINF_SDCLK_STOP_THRES_V  0x000007FFU
+#define HINF_SDCLK_STOP_THRES_S  16
+/** HINF_SAMPLE_CLK_DIVIDER : R/W; bitpos: [31:28]; default: 1;
+ *  module clk divider to sample sdclk
+ */
+#define HINF_SAMPLE_CLK_DIVIDER    0x0000000FU
+#define HINF_SAMPLE_CLK_DIVIDER_M  (HINF_SAMPLE_CLK_DIVIDER_V << HINF_SAMPLE_CLK_DIVIDER_S)
+#define HINF_SAMPLE_CLK_DIVIDER_V  0x0000000FU
+#define HINF_SAMPLE_CLK_DIVIDER_S  28
+
+/** HINF_CFG_UPDATE_REG register
+ *  update sdio configurations
+ */
+#define HINF_CFG_UPDATE_REG (DR_REG_HINF_BASE + 0xc)
+/** HINF_CONF_UPDATE : WT; bitpos: [0]; default: 0;
+ *  update the timing configurations
+ */
+#define HINF_CONF_UPDATE    (BIT(0))
+#define HINF_CONF_UPDATE_M  (HINF_CONF_UPDATE_V << HINF_CONF_UPDATE_S)
+#define HINF_CONF_UPDATE_V  0x00000001U
+#define HINF_CONF_UPDATE_S  0
+
+/** HINF_CFG_DATA7_REG register
+ *  SDIO configuration register
+ */
+#define HINF_CFG_DATA7_REG (DR_REG_HINF_BASE + 0x1c)
+/** HINF_PIN_STATE : R/W; bitpos: [7:0]; default: 0;
+ *  configure cis addr 318 and 574
+ */
+#define HINF_PIN_STATE    0x000000FFU
+#define HINF_PIN_STATE_M  (HINF_PIN_STATE_V << HINF_PIN_STATE_S)
+#define HINF_PIN_STATE_V  0x000000FFU
+#define HINF_PIN_STATE_S  0
+/** HINF_CHIP_STATE : R/W; bitpos: [15:8]; default: 0;
+ *  configure cis addr 312, 315, 568 and 571
+ */
+#define HINF_CHIP_STATE    0x000000FFU
+#define HINF_CHIP_STATE_M  (HINF_CHIP_STATE_V << HINF_CHIP_STATE_S)
+#define HINF_CHIP_STATE_V  0x000000FFU
+#define HINF_CHIP_STATE_S  8
+/** HINF_SDIO_RST : R/W; bitpos: [16]; default: 0;
+ *  soft reset control for sdio module
+ */
+#define HINF_SDIO_RST    (BIT(16))
+#define HINF_SDIO_RST_M  (HINF_SDIO_RST_V << HINF_SDIO_RST_S)
+#define HINF_SDIO_RST_V  0x00000001U
+#define HINF_SDIO_RST_S  16
+/** HINF_SDIO_IOREADY0 : R/W; bitpos: [17]; default: 1;
+ *  sdio io ready, high enable
+ */
+#define HINF_SDIO_IOREADY0    (BIT(17))
+#define HINF_SDIO_IOREADY0_M  (HINF_SDIO_IOREADY0_V << HINF_SDIO_IOREADY0_S)
+#define HINF_SDIO_IOREADY0_V  0x00000001U
+#define HINF_SDIO_IOREADY0_S  17
+/** HINF_SDIO_MEM_PD : R/W; bitpos: [18]; default: 0;
+ *  sdio memory power down, high active
+ */
+#define HINF_SDIO_MEM_PD    (BIT(18))
+#define HINF_SDIO_MEM_PD_M  (HINF_SDIO_MEM_PD_V << HINF_SDIO_MEM_PD_S)
+#define HINF_SDIO_MEM_PD_V  0x00000001U
+#define HINF_SDIO_MEM_PD_S  18
+/** HINF_ESDIO_DATA1_INT_EN : R/W; bitpos: [19]; default: 0;
+ *  enable sdio interrupt on data1 line
+ */
+#define HINF_ESDIO_DATA1_INT_EN    (BIT(19))
+#define HINF_ESDIO_DATA1_INT_EN_M  (HINF_ESDIO_DATA1_INT_EN_V << HINF_ESDIO_DATA1_INT_EN_S)
+#define HINF_ESDIO_DATA1_INT_EN_V  0x00000001U
+#define HINF_ESDIO_DATA1_INT_EN_S  19
+/** HINF_SDIO_SWITCH_VOLT_SW : R/W; bitpos: [20]; default: 0;
+ *  control switch voltage change to 1.8V by software. 0:3.3V,1:1.8V
+ */
+#define HINF_SDIO_SWITCH_VOLT_SW    (BIT(20))
+#define HINF_SDIO_SWITCH_VOLT_SW_M  (HINF_SDIO_SWITCH_VOLT_SW_V << HINF_SDIO_SWITCH_VOLT_SW_S)
+#define HINF_SDIO_SWITCH_VOLT_SW_V  0x00000001U
+#define HINF_SDIO_SWITCH_VOLT_SW_S  20
+/** HINF_DDR50_BLK_LEN_FIX_EN : R/W; bitpos: [21]; default: 0;
+ *  enable block length to be fixed to 512 bytes in ddr50 mode
+ */
+#define HINF_DDR50_BLK_LEN_FIX_EN    (BIT(21))
+#define HINF_DDR50_BLK_LEN_FIX_EN_M  (HINF_DDR50_BLK_LEN_FIX_EN_V << HINF_DDR50_BLK_LEN_FIX_EN_S)
+#define HINF_DDR50_BLK_LEN_FIX_EN_V  0x00000001U
+#define HINF_DDR50_BLK_LEN_FIX_EN_S  21
+/** HINF_CLK_EN : R/W; bitpos: [22]; default: 0;
+ *  sdio apb clock for configuration force on control:0-gating,1-force on.
+ */
+#define HINF_CLK_EN    (BIT(22))
+#define HINF_CLK_EN_M  (HINF_CLK_EN_V << HINF_CLK_EN_S)
+#define HINF_CLK_EN_V  0x00000001U
+#define HINF_CLK_EN_S  22
+/** HINF_SDDR50 : R/W; bitpos: [23]; default: 1;
+ *  configure if support sdr50 mode in cccr
+ */
+#define HINF_SDDR50    (BIT(23))
+#define HINF_SDDR50_M  (HINF_SDDR50_V << HINF_SDDR50_S)
+#define HINF_SDDR50_V  0x00000001U
+#define HINF_SDDR50_S  23
+/** HINF_SSDR104 : R/W; bitpos: [24]; default: 1;
+ *  configure if support sdr104 mode in cccr
+ */
+#define HINF_SSDR104    (BIT(24))
+#define HINF_SSDR104_M  (HINF_SSDR104_V << HINF_SSDR104_S)
+#define HINF_SSDR104_V  0x00000001U
+#define HINF_SSDR104_S  24
+/** HINF_SSDR50 : R/W; bitpos: [25]; default: 1;
+ *  configure if support ddr50 mode in cccr
+ */
+#define HINF_SSDR50    (BIT(25))
+#define HINF_SSDR50_M  (HINF_SSDR50_V << HINF_SSDR50_S)
+#define HINF_SSDR50_V  0x00000001U
+#define HINF_SSDR50_S  25
+/** HINF_SDTD : R/W; bitpos: [26]; default: 0;
+ *  configure if support driver type D in cccr
+ */
+#define HINF_SDTD    (BIT(26))
+#define HINF_SDTD_M  (HINF_SDTD_V << HINF_SDTD_S)
+#define HINF_SDTD_V  0x00000001U
+#define HINF_SDTD_S  26
+/** HINF_SDTA : R/W; bitpos: [27]; default: 0;
+ *  configure if support driver type A in cccr
+ */
+#define HINF_SDTA    (BIT(27))
+#define HINF_SDTA_M  (HINF_SDTA_V << HINF_SDTA_S)
+#define HINF_SDTA_V  0x00000001U
+#define HINF_SDTA_S  27
+/** HINF_SDTC : R/W; bitpos: [28]; default: 0;
+ *  configure if support driver type C in cccr
+ */
+#define HINF_SDTC    (BIT(28))
+#define HINF_SDTC_M  (HINF_SDTC_V << HINF_SDTC_S)
+#define HINF_SDTC_V  0x00000001U
+#define HINF_SDTC_S  28
+/** HINF_SAI : R/W; bitpos: [29]; default: 1;
+ *  configure if support asynchronous interrupt in cccr
+ */
+#define HINF_SAI    (BIT(29))
+#define HINF_SAI_M  (HINF_SAI_V << HINF_SAI_S)
+#define HINF_SAI_V  0x00000001U
+#define HINF_SAI_S  29
+/** HINF_SDIO_WAKEUP_CLR : WT; bitpos: [30]; default: 0;
+ *  clear sdio_wake_up signal after the chip wakes up
+ */
+#define HINF_SDIO_WAKEUP_CLR    (BIT(30))
+#define HINF_SDIO_WAKEUP_CLR_M  (HINF_SDIO_WAKEUP_CLR_V << HINF_SDIO_WAKEUP_CLR_S)
+#define HINF_SDIO_WAKEUP_CLR_V  0x00000001U
+#define HINF_SDIO_WAKEUP_CLR_S  30
+
+/** HINF_CIS_CONF_W0_REG register
+ *  SDIO cis configuration register
+ */
+#define HINF_CIS_CONF_W0_REG (DR_REG_HINF_BASE + 0x20)
+/** HINF_CIS_CONF_W0 : R/W; bitpos: [31:0]; default: 4294967295;
+ *  Configure cis addr 39~36
+ */
+#define HINF_CIS_CONF_W0    0xFFFFFFFFU
+#define HINF_CIS_CONF_W0_M  (HINF_CIS_CONF_W0_V << HINF_CIS_CONF_W0_S)
+#define HINF_CIS_CONF_W0_V  0xFFFFFFFFU
+#define HINF_CIS_CONF_W0_S  0
+
+/** HINF_CIS_CONF_W1_REG register
+ *  SDIO cis configuration register
+ */
+#define HINF_CIS_CONF_W1_REG (DR_REG_HINF_BASE + 0x24)
+/** HINF_CIS_CONF_W1 : R/W; bitpos: [31:0]; default: 4294967295;
+ *  Configure cis addr 43~40
+ */
+#define HINF_CIS_CONF_W1    0xFFFFFFFFU
+#define HINF_CIS_CONF_W1_M  (HINF_CIS_CONF_W1_V << HINF_CIS_CONF_W1_S)
+#define HINF_CIS_CONF_W1_V  0xFFFFFFFFU
+#define HINF_CIS_CONF_W1_S  0
+
+/** HINF_CIS_CONF_W2_REG register
+ *  SDIO cis configuration register
+ */
+#define HINF_CIS_CONF_W2_REG (DR_REG_HINF_BASE + 0x28)
+/** HINF_CIS_CONF_W2 : R/W; bitpos: [31:0]; default: 4294967295;
+ *  Configure cis addr 47~44
+ */
+#define HINF_CIS_CONF_W2    0xFFFFFFFFU
+#define HINF_CIS_CONF_W2_M  (HINF_CIS_CONF_W2_V << HINF_CIS_CONF_W2_S)
+#define HINF_CIS_CONF_W2_V  0xFFFFFFFFU
+#define HINF_CIS_CONF_W2_S  0
+
+/** HINF_CIS_CONF_W3_REG register
+ *  SDIO cis configuration register
+ */
+#define HINF_CIS_CONF_W3_REG (DR_REG_HINF_BASE + 0x2c)
+/** HINF_CIS_CONF_W3 : R/W; bitpos: [31:0]; default: 4294967295;
+ *  Configure cis addr 51~48
+ */
+#define HINF_CIS_CONF_W3    0xFFFFFFFFU
+#define HINF_CIS_CONF_W3_M  (HINF_CIS_CONF_W3_V << HINF_CIS_CONF_W3_S)
+#define HINF_CIS_CONF_W3_V  0xFFFFFFFFU
+#define HINF_CIS_CONF_W3_S  0
+
+/** HINF_CIS_CONF_W4_REG register
+ *  SDIO cis configuration register
+ */
+#define HINF_CIS_CONF_W4_REG (DR_REG_HINF_BASE + 0x30)
+/** HINF_CIS_CONF_W4 : R/W; bitpos: [31:0]; default: 4294967295;
+ *  Configure cis addr 55~52
+ */
+#define HINF_CIS_CONF_W4    0xFFFFFFFFU
+#define HINF_CIS_CONF_W4_M  (HINF_CIS_CONF_W4_V << HINF_CIS_CONF_W4_S)
+#define HINF_CIS_CONF_W4_V  0xFFFFFFFFU
+#define HINF_CIS_CONF_W4_S  0
+
+/** HINF_CIS_CONF_W5_REG register
+ *  SDIO cis configuration register
+ */
+#define HINF_CIS_CONF_W5_REG (DR_REG_HINF_BASE + 0x34)
+/** HINF_CIS_CONF_W5 : R/W; bitpos: [31:0]; default: 4294967295;
+ *  Configure cis addr 59~56
+ */
+#define HINF_CIS_CONF_W5    0xFFFFFFFFU
+#define HINF_CIS_CONF_W5_M  (HINF_CIS_CONF_W5_V << HINF_CIS_CONF_W5_S)
+#define HINF_CIS_CONF_W5_V  0xFFFFFFFFU
+#define HINF_CIS_CONF_W5_S  0
+
+/** HINF_CIS_CONF_W6_REG register
+ *  SDIO cis configuration register
+ */
+#define HINF_CIS_CONF_W6_REG (DR_REG_HINF_BASE + 0x38)
+/** HINF_CIS_CONF_W6 : R/W; bitpos: [31:0]; default: 4294967295;
+ *  Configure cis addr 63~60
+ */
+#define HINF_CIS_CONF_W6    0xFFFFFFFFU
+#define HINF_CIS_CONF_W6_M  (HINF_CIS_CONF_W6_V << HINF_CIS_CONF_W6_S)
+#define HINF_CIS_CONF_W6_V  0xFFFFFFFFU
+#define HINF_CIS_CONF_W6_S  0
+
+/** HINF_CIS_CONF_W7_REG register
+ *  SDIO cis configuration register
+ */
+#define HINF_CIS_CONF_W7_REG (DR_REG_HINF_BASE + 0x3c)
+/** HINF_CIS_CONF_W7 : R/W; bitpos: [31:0]; default: 4294967295;
+ *  Configure cis addr 67~64
+ */
+#define HINF_CIS_CONF_W7    0xFFFFFFFFU
+#define HINF_CIS_CONF_W7_M  (HINF_CIS_CONF_W7_V << HINF_CIS_CONF_W7_S)
+#define HINF_CIS_CONF_W7_V  0xFFFFFFFFU
+#define HINF_CIS_CONF_W7_S  0
+
+/** HINF_CFG_DATA16_REG register
+ *  SDIO cis configuration register
+ */
+#define HINF_CFG_DATA16_REG (DR_REG_HINF_BASE + 0x40)
+/** HINF_DEVICE_ID_FN2 : R/W; bitpos: [15:0]; default: 30583;
+ *  configure device id of function2 in cis
+ */
+#define HINF_DEVICE_ID_FN2    0x0000FFFFU
+#define HINF_DEVICE_ID_FN2_M  (HINF_DEVICE_ID_FN2_V << HINF_DEVICE_ID_FN2_S)
+#define HINF_DEVICE_ID_FN2_V  0x0000FFFFU
+#define HINF_DEVICE_ID_FN2_S  0
+/** HINF_USER_ID_FN2 : R/W; bitpos: [31:16]; default: 146;
+ *  configure user id of function2 in cis
+ */
+#define HINF_USER_ID_FN2    0x0000FFFFU
+#define HINF_USER_ID_FN2_M  (HINF_USER_ID_FN2_V << HINF_USER_ID_FN2_S)
+#define HINF_USER_ID_FN2_V  0x0000FFFFU
+#define HINF_USER_ID_FN2_S  16
+
+/** HINF_CFG_UHS1_INT_MODE_REG register
+ *  configure int to start and end ahead of time in uhs1 mode
+ */
+#define HINF_CFG_UHS1_INT_MODE_REG (DR_REG_HINF_BASE + 0x44)
+/** HINF_INTOE_END_AHEAD_MODE : R/W; bitpos: [1:0]; default: 0;
+ *  intoe on dat1 end ahead of time: 0/3-no, 1-ahead 1sdclk, 2-ahead 2sdclk
+ */
+#define HINF_INTOE_END_AHEAD_MODE    0x00000003U
+#define HINF_INTOE_END_AHEAD_MODE_M  (HINF_INTOE_END_AHEAD_MODE_V << HINF_INTOE_END_AHEAD_MODE_S)
+#define HINF_INTOE_END_AHEAD_MODE_V  0x00000003U
+#define HINF_INTOE_END_AHEAD_MODE_S  0
+/** HINF_INT_END_AHEAD_MODE : R/W; bitpos: [3:2]; default: 0;
+ *  int on dat1 end ahead of time: 0/3-no, 1-ahead 1sdclk, 2-ahead 2sdclk
+ */
+#define HINF_INT_END_AHEAD_MODE    0x00000003U
+#define HINF_INT_END_AHEAD_MODE_M  (HINF_INT_END_AHEAD_MODE_V << HINF_INT_END_AHEAD_MODE_S)
+#define HINF_INT_END_AHEAD_MODE_V  0x00000003U
+#define HINF_INT_END_AHEAD_MODE_S  2
+/** HINF_INTOE_ST_AHEAD_MODE : R/W; bitpos: [5:4]; default: 0;
+ *  intoe on dat1 start ahead of time: 0/3-no, 1-ahead 1sdclk, 2-ahead 2sdclk
+ */
+#define HINF_INTOE_ST_AHEAD_MODE    0x00000003U
+#define HINF_INTOE_ST_AHEAD_MODE_M  (HINF_INTOE_ST_AHEAD_MODE_V << HINF_INTOE_ST_AHEAD_MODE_S)
+#define HINF_INTOE_ST_AHEAD_MODE_V  0x00000003U
+#define HINF_INTOE_ST_AHEAD_MODE_S  4
+/** HINF_INT_ST_AHEAD_MODE : R/W; bitpos: [7:6]; default: 0;
+ *  int on dat1 start ahead of time: 0/3-no, 1-ahead 1sdclk, 2-ahead 2sdclk
+ */
+#define HINF_INT_ST_AHEAD_MODE    0x00000003U
+#define HINF_INT_ST_AHEAD_MODE_M  (HINF_INT_ST_AHEAD_MODE_V << HINF_INT_ST_AHEAD_MODE_S)
+#define HINF_INT_ST_AHEAD_MODE_V  0x00000003U
+#define HINF_INT_ST_AHEAD_MODE_S  6
+
+/** HINF_CONF_STATUS_REG register
+ *  func0 config0 status
+ */
+#define HINF_CONF_STATUS_REG (DR_REG_HINF_BASE + 0x54)
+/** HINF_FUNC0_CONFIG0 : RO; bitpos: [7:0]; default: 0;
+ *  func0 config0 (addr: 0x20f0 ) status
+ */
+#define HINF_FUNC0_CONFIG0    0x000000FFU
+#define HINF_FUNC0_CONFIG0_M  (HINF_FUNC0_CONFIG0_V << HINF_FUNC0_CONFIG0_S)
+#define HINF_FUNC0_CONFIG0_V  0x000000FFU
+#define HINF_FUNC0_CONFIG0_S  0
+/** HINF_SDR25_ST : RO; bitpos: [8]; default: 0;
+ *  sdr25 status
+ */
+#define HINF_SDR25_ST    (BIT(8))
+#define HINF_SDR25_ST_M  (HINF_SDR25_ST_V << HINF_SDR25_ST_S)
+#define HINF_SDR25_ST_V  0x00000001U
+#define HINF_SDR25_ST_S  8
+/** HINF_SDR50_ST : RO; bitpos: [9]; default: 0;
+ *  sdr50 status
+ */
+#define HINF_SDR50_ST    (BIT(9))
+#define HINF_SDR50_ST_M  (HINF_SDR50_ST_V << HINF_SDR50_ST_S)
+#define HINF_SDR50_ST_V  0x00000001U
+#define HINF_SDR50_ST_S  9
+/** HINF_SDR104_ST : RO; bitpos: [10]; default: 0;
+ *  sdr104 status
+ */
+#define HINF_SDR104_ST    (BIT(10))
+#define HINF_SDR104_ST_M  (HINF_SDR104_ST_V << HINF_SDR104_ST_S)
+#define HINF_SDR104_ST_V  0x00000001U
+#define HINF_SDR104_ST_S  10
+/** HINF_DDR50_ST : RO; bitpos: [11]; default: 0;
+ *  ddr50 status
+ */
+#define HINF_DDR50_ST    (BIT(11))
+#define HINF_DDR50_ST_M  (HINF_DDR50_ST_V << HINF_DDR50_ST_S)
+#define HINF_DDR50_ST_V  0x00000001U
+#define HINF_DDR50_ST_S  11
+/** HINF_TUNE_ST : RO; bitpos: [14:12]; default: 0;
+ *  tune_st fsm status
+ */
+#define HINF_TUNE_ST    0x00000007U
+#define HINF_TUNE_ST_M  (HINF_TUNE_ST_V << HINF_TUNE_ST_S)
+#define HINF_TUNE_ST_V  0x00000007U
+#define HINF_TUNE_ST_S  12
+/** HINF_SDIO_SWITCH_VOLT_ST : RO; bitpos: [15]; default: 0;
+ *  sdio switch voltage status:0-3.3V, 1-1.8V.
+ */
+#define HINF_SDIO_SWITCH_VOLT_ST    (BIT(15))
+#define HINF_SDIO_SWITCH_VOLT_ST_M  (HINF_SDIO_SWITCH_VOLT_ST_V << HINF_SDIO_SWITCH_VOLT_ST_S)
+#define HINF_SDIO_SWITCH_VOLT_ST_V  0x00000001U
+#define HINF_SDIO_SWITCH_VOLT_ST_S  15
+/** HINF_SDIO_SWITCH_END : RO; bitpos: [16]; default: 0;
+ *  sdio switch voltage ldo ready
+ */
+#define HINF_SDIO_SWITCH_END    (BIT(16))
+#define HINF_SDIO_SWITCH_END_M  (HINF_SDIO_SWITCH_END_V << HINF_SDIO_SWITCH_END_S)
+#define HINF_SDIO_SWITCH_END_V  0x00000001U
+#define HINF_SDIO_SWITCH_END_S  16
+
+/** HINF_SDIO_SLAVE_ECO_LOW_REG register
+ *  sdio_slave redundant control registers
+ */
+#define HINF_SDIO_SLAVE_ECO_LOW_REG (DR_REG_HINF_BASE + 0xa4)
+/** HINF_RDN_ECO_LOW : R/W; bitpos: [31:0]; default: 0;
+ *  redundant registers for sdio_slave
+ */
+#define HINF_RDN_ECO_LOW    0xFFFFFFFFU
+#define HINF_RDN_ECO_LOW_M  (HINF_RDN_ECO_LOW_V << HINF_RDN_ECO_LOW_S)
+#define HINF_RDN_ECO_LOW_V  0xFFFFFFFFU
+#define HINF_RDN_ECO_LOW_S  0
+
+/** HINF_SDIO_SLAVE_ECO_HIGH_REG register
+ *  sdio_slave redundant control registers
+ */
+#define HINF_SDIO_SLAVE_ECO_HIGH_REG (DR_REG_HINF_BASE + 0xa8)
+/** HINF_RDN_ECO_HIGH : R/W; bitpos: [31:0]; default: 4294967295;
+ *  redundant registers for sdio_slave
+ */
+#define HINF_RDN_ECO_HIGH    0xFFFFFFFFU
+#define HINF_RDN_ECO_HIGH_M  (HINF_RDN_ECO_HIGH_V << HINF_RDN_ECO_HIGH_S)
+#define HINF_RDN_ECO_HIGH_V  0xFFFFFFFFU
+#define HINF_RDN_ECO_HIGH_S  0
+
+/** HINF_SDIO_SLAVE_ECO_CONF_REG register
+ *  sdio_slave redundant control registers
+ */
+#define HINF_SDIO_SLAVE_ECO_CONF_REG (DR_REG_HINF_BASE + 0xac)
+/** HINF_SDIO_SLAVE_RDN_RESULT : RO; bitpos: [0]; default: 0;
+ *  redundant registers for sdio_slave
+ */
+#define HINF_SDIO_SLAVE_RDN_RESULT    (BIT(0))
+#define HINF_SDIO_SLAVE_RDN_RESULT_M  (HINF_SDIO_SLAVE_RDN_RESULT_V << HINF_SDIO_SLAVE_RDN_RESULT_S)
+#define HINF_SDIO_SLAVE_RDN_RESULT_V  0x00000001U
+#define HINF_SDIO_SLAVE_RDN_RESULT_S  0
+/** HINF_SDIO_SLAVE_RDN_ENA : R/W; bitpos: [1]; default: 0;
+ *  redundant registers for sdio_slave
+ */
+#define HINF_SDIO_SLAVE_RDN_ENA    (BIT(1))
+#define HINF_SDIO_SLAVE_RDN_ENA_M  (HINF_SDIO_SLAVE_RDN_ENA_V << HINF_SDIO_SLAVE_RDN_ENA_S)
+#define HINF_SDIO_SLAVE_RDN_ENA_V  0x00000001U
+#define HINF_SDIO_SLAVE_RDN_ENA_S  1
+/** HINF_SDIO_SLAVE_SDIO_CLK_RDN_RESULT : RO; bitpos: [2]; default: 0;
+ *  redundant registers for sdio_slave
+ */
+#define HINF_SDIO_SLAVE_SDIO_CLK_RDN_RESULT    (BIT(2))
+#define HINF_SDIO_SLAVE_SDIO_CLK_RDN_RESULT_M  (HINF_SDIO_SLAVE_SDIO_CLK_RDN_RESULT_V << HINF_SDIO_SLAVE_SDIO_CLK_RDN_RESULT_S)
+#define HINF_SDIO_SLAVE_SDIO_CLK_RDN_RESULT_V  0x00000001U
+#define HINF_SDIO_SLAVE_SDIO_CLK_RDN_RESULT_S  2
+/** HINF_SDIO_SLAVE_SDIO_CLK_RDN_ENA : R/W; bitpos: [3]; default: 0;
+ *  redundant registers for sdio_slave
+ */
+#define HINF_SDIO_SLAVE_SDIO_CLK_RDN_ENA    (BIT(3))
+#define HINF_SDIO_SLAVE_SDIO_CLK_RDN_ENA_M  (HINF_SDIO_SLAVE_SDIO_CLK_RDN_ENA_V << HINF_SDIO_SLAVE_SDIO_CLK_RDN_ENA_S)
+#define HINF_SDIO_SLAVE_SDIO_CLK_RDN_ENA_V  0x00000001U
+#define HINF_SDIO_SLAVE_SDIO_CLK_RDN_ENA_S  3
+/** HINF_SDIO_SLAVE_SDCLK_PAD_RDN_RESULT : RO; bitpos: [4]; default: 0;
+ *  redundant registers for sdio_slave
+ */
+#define HINF_SDIO_SLAVE_SDCLK_PAD_RDN_RESULT    (BIT(4))
+#define HINF_SDIO_SLAVE_SDCLK_PAD_RDN_RESULT_M  (HINF_SDIO_SLAVE_SDCLK_PAD_RDN_RESULT_V << HINF_SDIO_SLAVE_SDCLK_PAD_RDN_RESULT_S)
+#define HINF_SDIO_SLAVE_SDCLK_PAD_RDN_RESULT_V  0x00000001U
+#define HINF_SDIO_SLAVE_SDCLK_PAD_RDN_RESULT_S  4
+/** HINF_SDIO_SLAVE_SDCLK_PAD_RDN_ENA : R/W; bitpos: [5]; default: 0;
+ *  redundant registers for sdio_slave
+ */
+#define HINF_SDIO_SLAVE_SDCLK_PAD_RDN_ENA    (BIT(5))
+#define HINF_SDIO_SLAVE_SDCLK_PAD_RDN_ENA_M  (HINF_SDIO_SLAVE_SDCLK_PAD_RDN_ENA_V << HINF_SDIO_SLAVE_SDCLK_PAD_RDN_ENA_S)
+#define HINF_SDIO_SLAVE_SDCLK_PAD_RDN_ENA_V  0x00000001U
+#define HINF_SDIO_SLAVE_SDCLK_PAD_RDN_ENA_S  5
+
+/** HINF_SDIO_SLAVE_LDO_CONF_REG register
+ *  sdio slave ldo control register
+ */
+#define HINF_SDIO_SLAVE_LDO_CONF_REG (DR_REG_HINF_BASE + 0xb0)
+/** HINF_LDO_READY_CTL_IN_EN : R/W; bitpos: [0]; default: 0;
+ *  control ldo ready signal by sdio slave itself
+ */
+#define HINF_LDO_READY_CTL_IN_EN    (BIT(0))
+#define HINF_LDO_READY_CTL_IN_EN_M  (HINF_LDO_READY_CTL_IN_EN_V << HINF_LDO_READY_CTL_IN_EN_S)
+#define HINF_LDO_READY_CTL_IN_EN_V  0x00000001U
+#define HINF_LDO_READY_CTL_IN_EN_S  0
+/** HINF_LDO_READY_THRES : R/W; bitpos: [5:1]; default: 10;
+ *  configure ldo ready counting threshold value, the actual counting target is
+ *  2^(ldo_ready_thres)-1
+ */
+#define HINF_LDO_READY_THRES    0x0000001FU
+#define HINF_LDO_READY_THRES_M  (HINF_LDO_READY_THRES_V << HINF_LDO_READY_THRES_S)
+#define HINF_LDO_READY_THRES_V  0x0000001FU
+#define HINF_LDO_READY_THRES_S  1
+/** HINF_LDO_READY_IGNORE_EN : R/W; bitpos: [6]; default: 0;
+ *  ignore ldo ready signal
+ */
+#define HINF_LDO_READY_IGNORE_EN    (BIT(6))
+#define HINF_LDO_READY_IGNORE_EN_M  (HINF_LDO_READY_IGNORE_EN_V << HINF_LDO_READY_IGNORE_EN_S)
+#define HINF_LDO_READY_IGNORE_EN_V  0x00000001U
+#define HINF_LDO_READY_IGNORE_EN_S  6
+
+/** HINF_SDIO_DATE_REG register
+ *  ******* Description ***********
+ */
+#define HINF_SDIO_DATE_REG (DR_REG_HINF_BASE + 0xfc)
+/** HINF_SDIO_DATE : R/W; bitpos: [31:0]; default: 35664208;
+ *  sdio version date.
+ */
+#define HINF_SDIO_DATE    0xFFFFFFFFU
+#define HINF_SDIO_DATE_M  (HINF_SDIO_DATE_V << HINF_SDIO_DATE_S)
+#define HINF_SDIO_DATE_V  0xFFFFFFFFU
+#define HINF_SDIO_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/hinf_struct.h b/components/soc/esp32c6/include/soc/hinf_struct.h
new file mode 100644
index 0000000000..320fd34600
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/hinf_struct.h
@@ -0,0 +1,555 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: Configuration registers */
+/** Type of cfg_data0 register
+ *  Configure sdio cis content
+ */
+typedef union {
+    struct {
+        /** device_id_fn1 : R/W; bitpos: [15:0]; default: 26214;
+         *  configure device id of function1 in cis
+         */
+        uint32_t device_id_fn1:16;
+        /** user_id_fn1 : R/W; bitpos: [31:16]; default: 146;
+         *  configure user id of function1 in cis
+         */
+        uint32_t user_id_fn1:16;
+    };
+    uint32_t val;
+} hinf_cfg_data0_reg_t;
+
+/** Type of cfg_data1 register
+ *  SDIO configuration register
+ */
+typedef union {
+    struct {
+        /** sdio_enable : R/W; bitpos: [0]; default: 1;
+         *  Sdio clock enable
+         */
+        uint32_t sdio_enable:1;
+        /** sdio_ioready1 : R/W; bitpos: [1]; default: 0;
+         *  sdio function1 io ready signal in cis
+         */
+        uint32_t sdio_ioready1:1;
+        /** highspeed_enable : R/W; bitpos: [2]; default: 0;
+         *  Highspeed enable in cccr
+         */
+        uint32_t highspeed_enable:1;
+        /** highspeed_mode : RO; bitpos: [3]; default: 0;
+         *  highspeed mode status in cccr
+         */
+        uint32_t highspeed_mode:1;
+        /** sdio_cd_enable : R/W; bitpos: [4]; default: 1;
+         *  sdio card detect enable
+         */
+        uint32_t sdio_cd_enable:1;
+        /** sdio_ioready2 : R/W; bitpos: [5]; default: 0;
+         *  sdio function1 io ready signal in cis
+         */
+        uint32_t sdio_ioready2:1;
+        /** sdio_int_mask : R/W; bitpos: [6]; default: 0;
+         *  mask sdio interrupt in cccr, high active
+         */
+        uint32_t sdio_int_mask:1;
+        /** ioenable2 : RO; bitpos: [7]; default: 0;
+         *  ioe2 status in cccr
+         */
+        uint32_t ioenable2:1;
+        /** cd_disable : RO; bitpos: [8]; default: 0;
+         *  card disable status in cccr
+         */
+        uint32_t cd_disable:1;
+        /** func1_eps : RO; bitpos: [9]; default: 0;
+         *  function1 eps status in fbr
+         */
+        uint32_t func1_eps:1;
+        /** emp : RO; bitpos: [10]; default: 0;
+         *  empc status in cccr
+         */
+        uint32_t emp:1;
+        /** ioenable1 : RO; bitpos: [11]; default: 0;
+         *  ioe1 status in cccr
+         */
+        uint32_t ioenable1:1;
+        /** sdio_ver : R/W; bitpos: [23:12]; default: 562;
+         *  sdio version in cccr
+         */
+        uint32_t sdio_ver:12;
+        /** func2_eps : RO; bitpos: [24]; default: 0;
+         *  function2 eps status in fbr
+         */
+        uint32_t func2_eps:1;
+        /** sdio20_conf : R/W; bitpos: [31:25]; default: 0;
+         *  [29],sdio negedge sample enablel.[30],sdio posedge sample enable.[31],sdio cmd/dat
+         *  in delayed cycles control,0:no delay, 1:delay 1 cycle.
+         *  [25]: sdio1.1 dat/cmd sending out edge control,1:negedge,0:posedge when highseed
+         *  mode.
+         *  [26]: sdio2.0 dat/cmd sending out edge control,1:negedge when [12]=0,0:negedge when
+         *  [12]=0,posedge when highspeed mode enable.
+         *  [27]: sdio interrupt sending out delay control,1:delay one cycle, 0: no delay.
+         *  [28]: sdio data pad pull up enable
+         */
+        uint32_t sdio20_conf:7;
+    };
+    uint32_t val;
+} hinf_cfg_data1_reg_t;
+
+/** Type of cfg_timing register
+ *  Timing configuration registers
+ */
+typedef union {
+    struct {
+        /** ncrc : R/W; bitpos: [2:0]; default: 2;
+         *  configure Ncrc parameter in sdr50/104 mode, no more than 6.
+         */
+        uint32_t ncrc:3;
+        /** pst_end_cmd_low_value : R/W; bitpos: [9:3]; default: 2;
+         *  configure cycles to lower cmd after voltage is changed to 1.8V.
+         */
+        uint32_t pst_end_cmd_low_value:7;
+        /** pst_end_data_low_value : R/W; bitpos: [15:10]; default: 2;
+         *  configure cycles to lower data after voltage is changed to 1.8V.
+         */
+        uint32_t pst_end_data_low_value:6;
+        /** sdclk_stop_thres : R/W; bitpos: [26:16]; default: 1400;
+         *  Configure the number of cycles of module clk to judge sdclk has stopped
+         */
+        uint32_t sdclk_stop_thres:11;
+        uint32_t reserved_27:1;
+        /** sample_clk_divider : R/W; bitpos: [31:28]; default: 1;
+         *  module clk divider to sample sdclk
+         */
+        uint32_t sample_clk_divider:4;
+    };
+    uint32_t val;
+} hinf_cfg_timing_reg_t;
+
+/** Type of cfg_update register
+ *  update sdio configurations
+ */
+typedef union {
+    struct {
+        /** conf_update : WT; bitpos: [0]; default: 0;
+         *  update the timing configurations
+         */
+        uint32_t conf_update:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} hinf_cfg_update_reg_t;
+
+/** Type of cfg_data7 register
+ *  SDIO configuration register
+ */
+typedef union {
+    struct {
+        /** pin_state : R/W; bitpos: [7:0]; default: 0;
+         *  configure cis addr 318 and 574
+         */
+        uint32_t pin_state:8;
+        /** chip_state : R/W; bitpos: [15:8]; default: 0;
+         *  configure cis addr 312, 315, 568 and 571
+         */
+        uint32_t chip_state:8;
+        /** sdio_rst : R/W; bitpos: [16]; default: 0;
+         *  soft reset control for sdio module
+         */
+        uint32_t sdio_rst:1;
+        /** sdio_ioready0 : R/W; bitpos: [17]; default: 1;
+         *  sdio io ready, high enable
+         */
+        uint32_t sdio_ioready0:1;
+        /** sdio_mem_pd : R/W; bitpos: [18]; default: 0;
+         *  sdio memory power down, high active
+         */
+        uint32_t sdio_mem_pd:1;
+        /** esdio_data1_int_en : R/W; bitpos: [19]; default: 0;
+         *  enable sdio interrupt on data1 line
+         */
+        uint32_t esdio_data1_int_en:1;
+        /** sdio_switch_volt_sw : R/W; bitpos: [20]; default: 0;
+         *  control switch voltage change to 1.8V by software. 0:3.3V,1:1.8V
+         */
+        uint32_t sdio_switch_volt_sw:1;
+        /** ddr50_blk_len_fix_en : R/W; bitpos: [21]; default: 0;
+         *  enable block length to be fixed to 512 bytes in ddr50 mode
+         */
+        uint32_t ddr50_blk_len_fix_en:1;
+        /** clk_en : R/W; bitpos: [22]; default: 0;
+         *  sdio apb clock for configuration force on control:0-gating,1-force on.
+         */
+        uint32_t clk_en:1;
+        /** sddr50 : R/W; bitpos: [23]; default: 1;
+         *  configure if support sdr50 mode in cccr
+         */
+        uint32_t sddr50:1;
+        /** ssdr104 : R/W; bitpos: [24]; default: 1;
+         *  configure if support sdr104 mode in cccr
+         */
+        uint32_t ssdr104:1;
+        /** ssdr50 : R/W; bitpos: [25]; default: 1;
+         *  configure if support ddr50 mode in cccr
+         */
+        uint32_t ssdr50:1;
+        /** sdtd : R/W; bitpos: [26]; default: 0;
+         *  configure if support driver type D in cccr
+         */
+        uint32_t sdtd:1;
+        /** sdta : R/W; bitpos: [27]; default: 0;
+         *  configure if support driver type A in cccr
+         */
+        uint32_t sdta:1;
+        /** sdtc : R/W; bitpos: [28]; default: 0;
+         *  configure if support driver type C in cccr
+         */
+        uint32_t sdtc:1;
+        /** sai : R/W; bitpos: [29]; default: 1;
+         *  configure if support asynchronous interrupt in cccr
+         */
+        uint32_t sai:1;
+        /** sdio_wakeup_clr : WT; bitpos: [30]; default: 0;
+         *  clear sdio_wake_up signal after the chip wakes up
+         */
+        uint32_t sdio_wakeup_clr:1;
+        uint32_t reserved_31:1;
+    };
+    uint32_t val;
+} hinf_cfg_data7_reg_t;
+
+/** Type of cis_conf_w0 register
+ *  SDIO cis configuration register
+ */
+typedef union {
+    struct {
+        /** cis_conf_w0 : R/W; bitpos: [31:0]; default: 4294967295;
+         *  Configure cis addr 39~36
+         */
+        uint32_t cis_conf_w0:32;
+    };
+    uint32_t val;
+} hinf_cis_conf_w0_reg_t;
+
+/** Type of cis_conf_w1 register
+ *  SDIO cis configuration register
+ */
+typedef union {
+    struct {
+        /** cis_conf_w1 : R/W; bitpos: [31:0]; default: 4294967295;
+         *  Configure cis addr 43~40
+         */
+        uint32_t cis_conf_w1:32;
+    };
+    uint32_t val;
+} hinf_cis_conf_w1_reg_t;
+
+/** Type of cis_conf_w2 register
+ *  SDIO cis configuration register
+ */
+typedef union {
+    struct {
+        /** cis_conf_w2 : R/W; bitpos: [31:0]; default: 4294967295;
+         *  Configure cis addr 47~44
+         */
+        uint32_t cis_conf_w2:32;
+    };
+    uint32_t val;
+} hinf_cis_conf_w2_reg_t;
+
+/** Type of cis_conf_w3 register
+ *  SDIO cis configuration register
+ */
+typedef union {
+    struct {
+        /** cis_conf_w3 : R/W; bitpos: [31:0]; default: 4294967295;
+         *  Configure cis addr 51~48
+         */
+        uint32_t cis_conf_w3:32;
+    };
+    uint32_t val;
+} hinf_cis_conf_w3_reg_t;
+
+/** Type of cis_conf_w4 register
+ *  SDIO cis configuration register
+ */
+typedef union {
+    struct {
+        /** cis_conf_w4 : R/W; bitpos: [31:0]; default: 4294967295;
+         *  Configure cis addr 55~52
+         */
+        uint32_t cis_conf_w4:32;
+    };
+    uint32_t val;
+} hinf_cis_conf_w4_reg_t;
+
+/** Type of cis_conf_w5 register
+ *  SDIO cis configuration register
+ */
+typedef union {
+    struct {
+        /** cis_conf_w5 : R/W; bitpos: [31:0]; default: 4294967295;
+         *  Configure cis addr 59~56
+         */
+        uint32_t cis_conf_w5:32;
+    };
+    uint32_t val;
+} hinf_cis_conf_w5_reg_t;
+
+/** Type of cis_conf_w6 register
+ *  SDIO cis configuration register
+ */
+typedef union {
+    struct {
+        /** cis_conf_w6 : R/W; bitpos: [31:0]; default: 4294967295;
+         *  Configure cis addr 63~60
+         */
+        uint32_t cis_conf_w6:32;
+    };
+    uint32_t val;
+} hinf_cis_conf_w6_reg_t;
+
+/** Type of cis_conf_w7 register
+ *  SDIO cis configuration register
+ */
+typedef union {
+    struct {
+        /** cis_conf_w7 : R/W; bitpos: [31:0]; default: 4294967295;
+         *  Configure cis addr 67~64
+         */
+        uint32_t cis_conf_w7:32;
+    };
+    uint32_t val;
+} hinf_cis_conf_w7_reg_t;
+
+/** Type of cfg_data16 register
+ *  SDIO cis configuration register
+ */
+typedef union {
+    struct {
+        /** device_id_fn2 : R/W; bitpos: [15:0]; default: 30583;
+         *  configure device id of function2 in cis
+         */
+        uint32_t device_id_fn2:16;
+        /** user_id_fn2 : R/W; bitpos: [31:16]; default: 146;
+         *  configure user id of function2 in cis
+         */
+        uint32_t user_id_fn2:16;
+    };
+    uint32_t val;
+} hinf_cfg_data16_reg_t;
+
+/** Type of cfg_uhs1_int_mode register
+ *  configure int to start and end ahead of time in uhs1 mode
+ */
+typedef union {
+    struct {
+        /** intoe_end_ahead_mode : R/W; bitpos: [1:0]; default: 0;
+         *  intoe on dat1 end ahead of time: 0/3-no, 1-ahead 1sdclk, 2-ahead 2sdclk
+         */
+        uint32_t intoe_end_ahead_mode:2;
+        /** int_end_ahead_mode : R/W; bitpos: [3:2]; default: 0;
+         *  int on dat1 end ahead of time: 0/3-no, 1-ahead 1sdclk, 2-ahead 2sdclk
+         */
+        uint32_t int_end_ahead_mode:2;
+        /** intoe_st_ahead_mode : R/W; bitpos: [5:4]; default: 0;
+         *  intoe on dat1 start ahead of time: 0/3-no, 1-ahead 1sdclk, 2-ahead 2sdclk
+         */
+        uint32_t intoe_st_ahead_mode:2;
+        /** int_st_ahead_mode : R/W; bitpos: [7:6]; default: 0;
+         *  int on dat1 start ahead of time: 0/3-no, 1-ahead 1sdclk, 2-ahead 2sdclk
+         */
+        uint32_t int_st_ahead_mode:2;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} hinf_cfg_uhs1_int_mode_reg_t;
+
+/** Type of sdio_slave_eco_low register
+ *  sdio_slave redundant control registers
+ */
+typedef union {
+    struct {
+        /** rdn_eco_low : R/W; bitpos: [31:0]; default: 0;
+         *  redundant registers for sdio_slave
+         */
+        uint32_t rdn_eco_low:32;
+    };
+    uint32_t val;
+} hinf_sdio_slave_eco_low_reg_t;
+
+/** Type of sdio_slave_eco_high register
+ *  sdio_slave redundant control registers
+ */
+typedef union {
+    struct {
+        /** rdn_eco_high : R/W; bitpos: [31:0]; default: 4294967295;
+         *  redundant registers for sdio_slave
+         */
+        uint32_t rdn_eco_high:32;
+    };
+    uint32_t val;
+} hinf_sdio_slave_eco_high_reg_t;
+
+/** Type of sdio_slave_eco_conf register
+ *  sdio_slave redundant control registers
+ */
+typedef union {
+    struct {
+        /** sdio_slave_rdn_result : RO; bitpos: [0]; default: 0;
+         *  redundant registers for sdio_slave
+         */
+        uint32_t sdio_slave_rdn_result:1;
+        /** sdio_slave_rdn_ena : R/W; bitpos: [1]; default: 0;
+         *  redundant registers for sdio_slave
+         */
+        uint32_t sdio_slave_rdn_ena:1;
+        /** sdio_slave_sdio_clk_rdn_result : RO; bitpos: [2]; default: 0;
+         *  redundant registers for sdio_slave
+         */
+        uint32_t sdio_slave_sdio_clk_rdn_result:1;
+        /** sdio_slave_sdio_clk_rdn_ena : R/W; bitpos: [3]; default: 0;
+         *  redundant registers for sdio_slave
+         */
+        uint32_t sdio_slave_sdio_clk_rdn_ena:1;
+        /** sdio_slave_sdclk_pad_rdn_result : RO; bitpos: [4]; default: 0;
+         *  redundant registers for sdio_slave
+         */
+        uint32_t sdio_slave_sdclk_pad_rdn_result:1;
+        /** sdio_slave_sdclk_pad_rdn_ena : R/W; bitpos: [5]; default: 0;
+         *  redundant registers for sdio_slave
+         */
+        uint32_t sdio_slave_sdclk_pad_rdn_ena:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} hinf_sdio_slave_eco_conf_reg_t;
+
+/** Type of sdio_slave_ldo_conf register
+ *  sdio slave ldo control register
+ */
+typedef union {
+    struct {
+        /** ldo_ready_ctl_in_en : R/W; bitpos: [0]; default: 0;
+         *  control ldo ready signal by sdio slave itself
+         */
+        uint32_t ldo_ready_ctl_in_en:1;
+        /** ldo_ready_thres : R/W; bitpos: [5:1]; default: 10;
+         *  configure ldo ready counting threshold value, the actual counting target is
+         *  2^(ldo_ready_thres)-1
+         */
+        uint32_t ldo_ready_thres:5;
+        /** ldo_ready_ignore_en : R/W; bitpos: [6]; default: 0;
+         *  ignore ldo ready signal
+         */
+        uint32_t ldo_ready_ignore_en:1;
+        uint32_t reserved_7:25;
+    };
+    uint32_t val;
+} hinf_sdio_slave_ldo_conf_reg_t;
+
+
+/** Group: Status registers */
+/** Type of conf_status register
+ *  func0 config0 status
+ */
+typedef union {
+    struct {
+        /** func0_config0 : RO; bitpos: [7:0]; default: 0;
+         *  func0 config0 (addr: 0x20f0 ) status
+         */
+        uint32_t func0_config0:8;
+        /** sdr25_st : RO; bitpos: [8]; default: 0;
+         *  sdr25 status
+         */
+        uint32_t sdr25_st:1;
+        /** sdr50_st : RO; bitpos: [9]; default: 0;
+         *  sdr50 status
+         */
+        uint32_t sdr50_st:1;
+        /** sdr104_st : RO; bitpos: [10]; default: 0;
+         *  sdr104 status
+         */
+        uint32_t sdr104_st:1;
+        /** ddr50_st : RO; bitpos: [11]; default: 0;
+         *  ddr50 status
+         */
+        uint32_t ddr50_st:1;
+        /** tune_st : RO; bitpos: [14:12]; default: 0;
+         *  tune_st fsm status
+         */
+        uint32_t tune_st:3;
+        /** sdio_switch_volt_st : RO; bitpos: [15]; default: 0;
+         *  sdio switch voltage status:0-3.3V, 1-1.8V.
+         */
+        uint32_t sdio_switch_volt_st:1;
+        /** sdio_switch_end : RO; bitpos: [16]; default: 0;
+         *  sdio switch voltage ldo ready
+         */
+        uint32_t sdio_switch_end:1;
+        uint32_t reserved_17:15;
+    };
+    uint32_t val;
+} hinf_conf_status_reg_t;
+
+
+/** Group: Version register */
+/** Type of sdio_date register
+ *  ******* Description ***********
+ */
+typedef union {
+    struct {
+        /** sdio_date : R/W; bitpos: [31:0]; default: 35664208;
+         *  sdio version date.
+         */
+        uint32_t sdio_date:32;
+    };
+    uint32_t val;
+} hinf_sdio_date_reg_t;
+
+
+typedef struct hinf_dev_t {
+    volatile hinf_cfg_data0_reg_t cfg_data0;
+    volatile hinf_cfg_data1_reg_t cfg_data1;
+    volatile hinf_cfg_timing_reg_t cfg_timing;
+    volatile hinf_cfg_update_reg_t cfg_update;
+    uint32_t reserved_010[3];
+    volatile hinf_cfg_data7_reg_t cfg_data7;
+    volatile hinf_cis_conf_w0_reg_t cis_conf_w0;
+    volatile hinf_cis_conf_w1_reg_t cis_conf_w1;
+    volatile hinf_cis_conf_w2_reg_t cis_conf_w2;
+    volatile hinf_cis_conf_w3_reg_t cis_conf_w3;
+    volatile hinf_cis_conf_w4_reg_t cis_conf_w4;
+    volatile hinf_cis_conf_w5_reg_t cis_conf_w5;
+    volatile hinf_cis_conf_w6_reg_t cis_conf_w6;
+    volatile hinf_cis_conf_w7_reg_t cis_conf_w7;
+    volatile hinf_cfg_data16_reg_t cfg_data16;
+    volatile hinf_cfg_uhs1_int_mode_reg_t cfg_uhs1_int_mode;
+    uint32_t reserved_048[3];
+    volatile hinf_conf_status_reg_t conf_status;
+    uint32_t reserved_058[19];
+    volatile hinf_sdio_slave_eco_low_reg_t sdio_slave_eco_low;
+    volatile hinf_sdio_slave_eco_high_reg_t sdio_slave_eco_high;
+    volatile hinf_sdio_slave_eco_conf_reg_t sdio_slave_eco_conf;
+    volatile hinf_sdio_slave_ldo_conf_reg_t sdio_slave_ldo_conf;
+    uint32_t reserved_0b4[18];
+    volatile hinf_sdio_date_reg_t sdio_date;
+} hinf_dev_t;
+
+extern hinf_dev_t HINF;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(hinf_dev_t) == 0x100, "Invalid size of hinf_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/hmac_reg.h b/components/soc/esp32c6/include/soc/hmac_reg.h
new file mode 100644
index 0000000000..16d527ba0e
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/hmac_reg.h
@@ -0,0 +1,232 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** HMAC_SET_START_REG register
+ *  Process control register 0.
+ */
+#define HMAC_SET_START_REG (DR_REG_HMAC_BASE + 0x40)
+/** HMAC_SET_START : WS; bitpos: [0]; default: 0;
+ *  Start hmac operation.
+ */
+#define HMAC_SET_START    (BIT(0))
+#define HMAC_SET_START_M  (HMAC_SET_START_V << HMAC_SET_START_S)
+#define HMAC_SET_START_V  0x00000001U
+#define HMAC_SET_START_S  0
+
+/** HMAC_SET_PARA_PURPOSE_REG register
+ *  Configure purpose.
+ */
+#define HMAC_SET_PARA_PURPOSE_REG (DR_REG_HMAC_BASE + 0x44)
+/** HMAC_PURPOSE_SET : WO; bitpos: [3:0]; default: 0;
+ *  Set hmac parameter purpose.
+ */
+#define HMAC_PURPOSE_SET    0x0000000FU
+#define HMAC_PURPOSE_SET_M  (HMAC_PURPOSE_SET_V << HMAC_PURPOSE_SET_S)
+#define HMAC_PURPOSE_SET_V  0x0000000FU
+#define HMAC_PURPOSE_SET_S  0
+
+/** HMAC_SET_PARA_KEY_REG register
+ *  Configure key.
+ */
+#define HMAC_SET_PARA_KEY_REG (DR_REG_HMAC_BASE + 0x48)
+/** HMAC_KEY_SET : WO; bitpos: [2:0]; default: 0;
+ *  Set hmac parameter key.
+ */
+#define HMAC_KEY_SET    0x00000007U
+#define HMAC_KEY_SET_M  (HMAC_KEY_SET_V << HMAC_KEY_SET_S)
+#define HMAC_KEY_SET_V  0x00000007U
+#define HMAC_KEY_SET_S  0
+
+/** HMAC_SET_PARA_FINISH_REG register
+ *  Finish initial configuration.
+ */
+#define HMAC_SET_PARA_FINISH_REG (DR_REG_HMAC_BASE + 0x4c)
+/** HMAC_SET_PARA_END : WS; bitpos: [0]; default: 0;
+ *  Finish hmac configuration.
+ */
+#define HMAC_SET_PARA_END    (BIT(0))
+#define HMAC_SET_PARA_END_M  (HMAC_SET_PARA_END_V << HMAC_SET_PARA_END_S)
+#define HMAC_SET_PARA_END_V  0x00000001U
+#define HMAC_SET_PARA_END_S  0
+
+/** HMAC_SET_MESSAGE_ONE_REG register
+ *  Process control register 1.
+ */
+#define HMAC_SET_MESSAGE_ONE_REG (DR_REG_HMAC_BASE + 0x50)
+/** HMAC_SET_TEXT_ONE : WS; bitpos: [0]; default: 0;
+ *  Call SHA to calculate one message block.
+ */
+#define HMAC_SET_TEXT_ONE    (BIT(0))
+#define HMAC_SET_TEXT_ONE_M  (HMAC_SET_TEXT_ONE_V << HMAC_SET_TEXT_ONE_S)
+#define HMAC_SET_TEXT_ONE_V  0x00000001U
+#define HMAC_SET_TEXT_ONE_S  0
+
+/** HMAC_SET_MESSAGE_ING_REG register
+ *  Process control register 2.
+ */
+#define HMAC_SET_MESSAGE_ING_REG (DR_REG_HMAC_BASE + 0x54)
+/** HMAC_SET_TEXT_ING : WS; bitpos: [0]; default: 0;
+ *  Continue typical hmac.
+ */
+#define HMAC_SET_TEXT_ING    (BIT(0))
+#define HMAC_SET_TEXT_ING_M  (HMAC_SET_TEXT_ING_V << HMAC_SET_TEXT_ING_S)
+#define HMAC_SET_TEXT_ING_V  0x00000001U
+#define HMAC_SET_TEXT_ING_S  0
+
+/** HMAC_SET_MESSAGE_END_REG register
+ *  Process control register 3.
+ */
+#define HMAC_SET_MESSAGE_END_REG (DR_REG_HMAC_BASE + 0x58)
+/** HMAC_SET_TEXT_END : WS; bitpos: [0]; default: 0;
+ *  Start hardware padding.
+ */
+#define HMAC_SET_TEXT_END    (BIT(0))
+#define HMAC_SET_TEXT_END_M  (HMAC_SET_TEXT_END_V << HMAC_SET_TEXT_END_S)
+#define HMAC_SET_TEXT_END_V  0x00000001U
+#define HMAC_SET_TEXT_END_S  0
+
+/** HMAC_SET_RESULT_FINISH_REG register
+ *  Process control register 4.
+ */
+#define HMAC_SET_RESULT_FINISH_REG (DR_REG_HMAC_BASE + 0x5c)
+/** HMAC_SET_RESULT_END : WS; bitpos: [0]; default: 0;
+ *  After read result from upstream, then let hmac back to idle.
+ */
+#define HMAC_SET_RESULT_END    (BIT(0))
+#define HMAC_SET_RESULT_END_M  (HMAC_SET_RESULT_END_V << HMAC_SET_RESULT_END_S)
+#define HMAC_SET_RESULT_END_V  0x00000001U
+#define HMAC_SET_RESULT_END_S  0
+
+/** HMAC_SET_INVALIDATE_JTAG_REG register
+ *  Invalidate register 0.
+ */
+#define HMAC_SET_INVALIDATE_JTAG_REG (DR_REG_HMAC_BASE + 0x60)
+/** HMAC_SET_INVALIDATE_JTAG : WS; bitpos: [0]; default: 0;
+ *  Clear result from hmac downstream JTAG.
+ */
+#define HMAC_SET_INVALIDATE_JTAG    (BIT(0))
+#define HMAC_SET_INVALIDATE_JTAG_M  (HMAC_SET_INVALIDATE_JTAG_V << HMAC_SET_INVALIDATE_JTAG_S)
+#define HMAC_SET_INVALIDATE_JTAG_V  0x00000001U
+#define HMAC_SET_INVALIDATE_JTAG_S  0
+
+/** HMAC_SET_INVALIDATE_DS_REG register
+ *  Invalidate register 1.
+ */
+#define HMAC_SET_INVALIDATE_DS_REG (DR_REG_HMAC_BASE + 0x64)
+/** HMAC_SET_INVALIDATE_DS : WS; bitpos: [0]; default: 0;
+ *  Clear result from hmac downstream DS.
+ */
+#define HMAC_SET_INVALIDATE_DS    (BIT(0))
+#define HMAC_SET_INVALIDATE_DS_M  (HMAC_SET_INVALIDATE_DS_V << HMAC_SET_INVALIDATE_DS_S)
+#define HMAC_SET_INVALIDATE_DS_V  0x00000001U
+#define HMAC_SET_INVALIDATE_DS_S  0
+
+/** HMAC_QUERY_ERROR_REG register
+ *  Error register.
+ */
+#define HMAC_QUERY_ERROR_REG (DR_REG_HMAC_BASE + 0x68)
+/** HMAC_QUREY_CHECK : RO; bitpos: [0]; default: 0;
+ *  Hmac configuration state. 0: key are agree with purpose. 1: error
+ */
+#define HMAC_QUREY_CHECK    (BIT(0))
+#define HMAC_QUREY_CHECK_M  (HMAC_QUREY_CHECK_V << HMAC_QUREY_CHECK_S)
+#define HMAC_QUREY_CHECK_V  0x00000001U
+#define HMAC_QUREY_CHECK_S  0
+
+/** HMAC_QUERY_BUSY_REG register
+ *  Busy register.
+ */
+#define HMAC_QUERY_BUSY_REG (DR_REG_HMAC_BASE + 0x6c)
+/** HMAC_BUSY_STATE : RO; bitpos: [0]; default: 0;
+ *  Hmac state. 1'b0: idle. 1'b1: busy
+ */
+#define HMAC_BUSY_STATE    (BIT(0))
+#define HMAC_BUSY_STATE_M  (HMAC_BUSY_STATE_V << HMAC_BUSY_STATE_S)
+#define HMAC_BUSY_STATE_V  0x00000001U
+#define HMAC_BUSY_STATE_S  0
+
+/** HMAC_WR_MESSAGE_MEM register
+ *  Message block memory.
+ */
+#define HMAC_WR_MESSAGE_MEM (DR_REG_HMAC_BASE + 0x80)
+#define HMAC_WR_MESSAGE_MEM_SIZE_BYTES 64
+
+/** HMAC_RD_RESULT_MEM register
+ *  Result from upstream.
+ */
+#define HMAC_RD_RESULT_MEM (DR_REG_HMAC_BASE + 0xc0)
+#define HMAC_RD_RESULT_MEM_SIZE_BYTES 32
+
+/** HMAC_SET_MESSAGE_PAD_REG register
+ *  Process control register 5.
+ */
+#define HMAC_SET_MESSAGE_PAD_REG (DR_REG_HMAC_BASE + 0xf0)
+/** HMAC_SET_TEXT_PAD : WO; bitpos: [0]; default: 0;
+ *  Start software padding.
+ */
+#define HMAC_SET_TEXT_PAD    (BIT(0))
+#define HMAC_SET_TEXT_PAD_M  (HMAC_SET_TEXT_PAD_V << HMAC_SET_TEXT_PAD_S)
+#define HMAC_SET_TEXT_PAD_V  0x00000001U
+#define HMAC_SET_TEXT_PAD_S  0
+
+/** HMAC_ONE_BLOCK_REG register
+ *  Process control register 6.
+ */
+#define HMAC_ONE_BLOCK_REG (DR_REG_HMAC_BASE + 0xf4)
+/** HMAC_SET_ONE_BLOCK : WS; bitpos: [0]; default: 0;
+ *  Don't have to do padding.
+ */
+#define HMAC_SET_ONE_BLOCK    (BIT(0))
+#define HMAC_SET_ONE_BLOCK_M  (HMAC_SET_ONE_BLOCK_V << HMAC_SET_ONE_BLOCK_S)
+#define HMAC_SET_ONE_BLOCK_V  0x00000001U
+#define HMAC_SET_ONE_BLOCK_S  0
+
+/** HMAC_SOFT_JTAG_CTRL_REG register
+ *  Jtag register 0.
+ */
+#define HMAC_SOFT_JTAG_CTRL_REG (DR_REG_HMAC_BASE + 0xf8)
+/** HMAC_SOFT_JTAG_CTRL : WS; bitpos: [0]; default: 0;
+ *  Turn on JTAG verification.
+ */
+#define HMAC_SOFT_JTAG_CTRL    (BIT(0))
+#define HMAC_SOFT_JTAG_CTRL_M  (HMAC_SOFT_JTAG_CTRL_V << HMAC_SOFT_JTAG_CTRL_S)
+#define HMAC_SOFT_JTAG_CTRL_V  0x00000001U
+#define HMAC_SOFT_JTAG_CTRL_S  0
+
+/** HMAC_WR_JTAG_REG register
+ *  Jtag register 1.
+ */
+#define HMAC_WR_JTAG_REG (DR_REG_HMAC_BASE + 0xfc)
+/** HMAC_WR_JTAG : WO; bitpos: [31:0]; default: 0;
+ *  32-bit of key to be compared.
+ */
+#define HMAC_WR_JTAG    0xFFFFFFFFU
+#define HMAC_WR_JTAG_M  (HMAC_WR_JTAG_V << HMAC_WR_JTAG_S)
+#define HMAC_WR_JTAG_V  0xFFFFFFFFU
+#define HMAC_WR_JTAG_S  0
+
+/** HMAC_DATE_REG register
+ *  Date register.
+ */
+#define HMAC_DATE_REG (DR_REG_HMAC_BASE + 0x1fc)
+/** HMAC_DATE : R/W; bitpos: [29:0]; default: 538969624;
+ *  Hmac date information/ hmac version information.
+ */
+#define HMAC_DATE    0x3FFFFFFFU
+#define HMAC_DATE_M  (HMAC_DATE_V << HMAC_DATE_S)
+#define HMAC_DATE_V  0x3FFFFFFFU
+#define HMAC_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/hmac_struct.h b/components/soc/esp32c6/include/soc/hmac_struct.h
new file mode 100644
index 0000000000..56622759f0
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/hmac_struct.h
@@ -0,0 +1,292 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: Configuration Register */
+/** Type of set_start register
+ *  Process control register 0.
+ */
+typedef union {
+    struct {
+        /** set_start : WS; bitpos: [0]; default: 0;
+         *  Start hmac operation.
+         */
+        uint32_t set_start:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} hmac_set_start_reg_t;
+
+/** Type of set_para_purpose register
+ *  Configure purpose.
+ */
+typedef union {
+    struct {
+        /** purpose_set : WO; bitpos: [3:0]; default: 0;
+         *  Set hmac parameter purpose.
+         */
+        uint32_t purpose_set:4;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} hmac_set_para_purpose_reg_t;
+
+/** Type of set_para_key register
+ *  Configure key.
+ */
+typedef union {
+    struct {
+        /** key_set : WO; bitpos: [2:0]; default: 0;
+         *  Set hmac parameter key.
+         */
+        uint32_t key_set:3;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} hmac_set_para_key_reg_t;
+
+/** Type of set_para_finish register
+ *  Finish initial configuration.
+ */
+typedef union {
+    struct {
+        /** set_para_end : WS; bitpos: [0]; default: 0;
+         *  Finish hmac configuration.
+         */
+        uint32_t set_para_end:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} hmac_set_para_finish_reg_t;
+
+/** Type of set_message_one register
+ *  Process control register 1.
+ */
+typedef union {
+    struct {
+        /** set_text_one : WS; bitpos: [0]; default: 0;
+         *  Call SHA to calculate one message block.
+         */
+        uint32_t set_text_one:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} hmac_set_message_one_reg_t;
+
+/** Type of set_message_ing register
+ *  Process control register 2.
+ */
+typedef union {
+    struct {
+        /** set_text_ing : WS; bitpos: [0]; default: 0;
+         *  Continue typical hmac.
+         */
+        uint32_t set_text_ing:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} hmac_set_message_ing_reg_t;
+
+/** Type of set_message_end register
+ *  Process control register 3.
+ */
+typedef union {
+    struct {
+        /** set_text_end : WS; bitpos: [0]; default: 0;
+         *  Start hardware padding.
+         */
+        uint32_t set_text_end:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} hmac_set_message_end_reg_t;
+
+/** Type of set_result_finish register
+ *  Process control register 4.
+ */
+typedef union {
+    struct {
+        /** set_result_end : WS; bitpos: [0]; default: 0;
+         *  After read result from upstream, then let hmac back to idle.
+         */
+        uint32_t set_result_end:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} hmac_set_result_finish_reg_t;
+
+/** Type of set_invalidate_jtag register
+ *  Invalidate register 0.
+ */
+typedef union {
+    struct {
+        /** set_invalidate_jtag : WS; bitpos: [0]; default: 0;
+         *  Clear result from hmac downstream JTAG.
+         */
+        uint32_t set_invalidate_jtag:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} hmac_set_invalidate_jtag_reg_t;
+
+/** Type of set_invalidate_ds register
+ *  Invalidate register 1.
+ */
+typedef union {
+    struct {
+        /** set_invalidate_ds : WS; bitpos: [0]; default: 0;
+         *  Clear result from hmac downstream DS.
+         */
+        uint32_t set_invalidate_ds:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} hmac_set_invalidate_ds_reg_t;
+
+/** Type of set_message_pad register
+ *  Process control register 5.
+ */
+typedef union {
+    struct {
+        /** set_text_pad : WO; bitpos: [0]; default: 0;
+         *  Start software padding.
+         */
+        uint32_t set_text_pad:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} hmac_set_message_pad_reg_t;
+
+/** Type of one_block register
+ *  Process control register 6.
+ */
+typedef union {
+    struct {
+        /** set_one_block : WS; bitpos: [0]; default: 0;
+         *  Don't have to do padding.
+         */
+        uint32_t set_one_block:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} hmac_one_block_reg_t;
+
+/** Type of soft_jtag_ctrl register
+ *  Jtag register 0.
+ */
+typedef union {
+    struct {
+        /** soft_jtag_ctrl : WS; bitpos: [0]; default: 0;
+         *  Turn on JTAG verification.
+         */
+        uint32_t soft_jtag_ctrl:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} hmac_soft_jtag_ctrl_reg_t;
+
+/** Type of wr_jtag register
+ *  Jtag register 1.
+ */
+typedef union {
+    struct {
+        /** wr_jtag : WO; bitpos: [31:0]; default: 0;
+         *  32-bit of key to be compared.
+         */
+        uint32_t wr_jtag:32;
+    };
+    uint32_t val;
+} hmac_wr_jtag_reg_t;
+
+
+/** Group: Status Register */
+/** Type of query_error register
+ *  Error register.
+ */
+typedef union {
+    struct {
+        /** qurey_check : RO; bitpos: [0]; default: 0;
+         *  Hmac configuration state. 0: key are agree with purpose. 1: error
+         */
+        uint32_t qurey_check:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} hmac_query_error_reg_t;
+
+/** Type of query_busy register
+ *  Busy register.
+ */
+typedef union {
+    struct {
+        /** busy_state : RO; bitpos: [0]; default: 0;
+         *  Hmac state. 1'b0: idle. 1'b1: busy
+         */
+        uint32_t busy_state:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} hmac_query_busy_reg_t;
+
+
+/** Group: Memory Type */
+
+/** Group: Version Register */
+/** Type of date register
+ *  Date register.
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [29:0]; default: 538969624;
+         *  Hmac date information/ hmac version information.
+         */
+        uint32_t date:30;
+        uint32_t reserved_30:2;
+    };
+    uint32_t val;
+} hmac_date_reg_t;
+
+
+typedef struct hmac_dev_t {
+    uint32_t reserved_000[16];
+    volatile hmac_set_start_reg_t set_start;
+    volatile hmac_set_para_purpose_reg_t set_para_purpose;
+    volatile hmac_set_para_key_reg_t set_para_key;
+    volatile hmac_set_para_finish_reg_t set_para_finish;
+    volatile hmac_set_message_one_reg_t set_message_one;
+    volatile hmac_set_message_ing_reg_t set_message_ing;
+    volatile hmac_set_message_end_reg_t set_message_end;
+    volatile hmac_set_result_finish_reg_t set_result_finish;
+    volatile hmac_set_invalidate_jtag_reg_t set_invalidate_jtag;
+    volatile hmac_set_invalidate_ds_reg_t set_invalidate_ds;
+    volatile hmac_query_error_reg_t query_error;
+    volatile hmac_query_busy_reg_t query_busy;
+    uint32_t reserved_070[4];
+    volatile uint32_t wr_message[16];
+    volatile uint32_t rd_result[8];
+    uint32_t reserved_0e0[4];
+    volatile hmac_set_message_pad_reg_t set_message_pad;
+    volatile hmac_one_block_reg_t one_block;
+    volatile hmac_soft_jtag_ctrl_reg_t soft_jtag_ctrl;
+    volatile hmac_wr_jtag_reg_t wr_jtag;
+    uint32_t reserved_100[63];
+    volatile hmac_date_reg_t date;
+} hmac_dev_t;
+
+extern hmac_dev_t HMAC;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(hmac_dev_t) == 0x200, "Invalid size of hmac_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/host_reg.h b/components/soc/esp32c6/include/soc/host_reg.h
new file mode 100644
index 0000000000..9bd0860687
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/host_reg.h
@@ -0,0 +1,3883 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** SLCHOST_FUNC2_0_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_FUNC2_0_REG (DR_REG_SLCHOST_BASE + 0x10)
+/** SLCHOST_SLC_FUNC2_INT : R/W; bitpos: [24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC_FUNC2_INT    (BIT(24))
+#define SLCHOST_SLC_FUNC2_INT_M  (SLCHOST_SLC_FUNC2_INT_V << SLCHOST_SLC_FUNC2_INT_S)
+#define SLCHOST_SLC_FUNC2_INT_V  0x00000001U
+#define SLCHOST_SLC_FUNC2_INT_S  24
+
+/** SLCHOST_FUNC2_1_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_FUNC2_1_REG (DR_REG_SLCHOST_BASE + 0x14)
+/** SLCHOST_SLC_FUNC2_INT_EN : R/W; bitpos: [0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC_FUNC2_INT_EN    (BIT(0))
+#define SLCHOST_SLC_FUNC2_INT_EN_M  (SLCHOST_SLC_FUNC2_INT_EN_V << SLCHOST_SLC_FUNC2_INT_EN_S)
+#define SLCHOST_SLC_FUNC2_INT_EN_V  0x00000001U
+#define SLCHOST_SLC_FUNC2_INT_EN_S  0
+
+/** SLCHOST_FUNC2_2_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_FUNC2_2_REG (DR_REG_SLCHOST_BASE + 0x20)
+/** SLCHOST_SLC_FUNC1_MDSTAT : R/W; bitpos: [0]; default: 1;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC_FUNC1_MDSTAT    (BIT(0))
+#define SLCHOST_SLC_FUNC1_MDSTAT_M  (SLCHOST_SLC_FUNC1_MDSTAT_V << SLCHOST_SLC_FUNC1_MDSTAT_S)
+#define SLCHOST_SLC_FUNC1_MDSTAT_V  0x00000001U
+#define SLCHOST_SLC_FUNC1_MDSTAT_S  0
+
+/** SLCHOST_GPIO_STATUS0_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_GPIO_STATUS0_REG (DR_REG_SLCHOST_BASE + 0x34)
+/** SLCHOST_GPIO_SDIO_INT0 : RO; bitpos: [31:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_GPIO_SDIO_INT0    0xFFFFFFFFU
+#define SLCHOST_GPIO_SDIO_INT0_M  (SLCHOST_GPIO_SDIO_INT0_V << SLCHOST_GPIO_SDIO_INT0_S)
+#define SLCHOST_GPIO_SDIO_INT0_V  0xFFFFFFFFU
+#define SLCHOST_GPIO_SDIO_INT0_S  0
+
+/** SLCHOST_GPIO_STATUS1_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_GPIO_STATUS1_REG (DR_REG_SLCHOST_BASE + 0x38)
+/** SLCHOST_GPIO_SDIO_INT1 : RO; bitpos: [31:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_GPIO_SDIO_INT1    0xFFFFFFFFU
+#define SLCHOST_GPIO_SDIO_INT1_M  (SLCHOST_GPIO_SDIO_INT1_V << SLCHOST_GPIO_SDIO_INT1_S)
+#define SLCHOST_GPIO_SDIO_INT1_V  0xFFFFFFFFU
+#define SLCHOST_GPIO_SDIO_INT1_S  0
+
+/** SLCHOST_GPIO_IN0_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_GPIO_IN0_REG (DR_REG_SLCHOST_BASE + 0x3c)
+/** SLCHOST_GPIO_SDIO_IN0 : RO; bitpos: [31:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_GPIO_SDIO_IN0    0xFFFFFFFFU
+#define SLCHOST_GPIO_SDIO_IN0_M  (SLCHOST_GPIO_SDIO_IN0_V << SLCHOST_GPIO_SDIO_IN0_S)
+#define SLCHOST_GPIO_SDIO_IN0_V  0xFFFFFFFFU
+#define SLCHOST_GPIO_SDIO_IN0_S  0
+
+/** SLCHOST_GPIO_IN1_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_GPIO_IN1_REG (DR_REG_SLCHOST_BASE + 0x40)
+/** SLCHOST_GPIO_SDIO_IN1 : RO; bitpos: [31:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_GPIO_SDIO_IN1    0xFFFFFFFFU
+#define SLCHOST_GPIO_SDIO_IN1_M  (SLCHOST_GPIO_SDIO_IN1_V << SLCHOST_GPIO_SDIO_IN1_S)
+#define SLCHOST_GPIO_SDIO_IN1_V  0xFFFFFFFFU
+#define SLCHOST_GPIO_SDIO_IN1_S  0
+
+/** SLCHOST_SLC0HOST_TOKEN_RDATA_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_TOKEN_RDATA_REG (DR_REG_SLCHOST_BASE + 0x44)
+/** SLCHOST_SLC0_TOKEN0 : RO; bitpos: [11:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOKEN0    0x00000FFFU
+#define SLCHOST_SLC0_TOKEN0_M  (SLCHOST_SLC0_TOKEN0_V << SLCHOST_SLC0_TOKEN0_S)
+#define SLCHOST_SLC0_TOKEN0_V  0x00000FFFU
+#define SLCHOST_SLC0_TOKEN0_S  0
+/** SLCHOST_SLC0_RX_PF_VALID : RO; bitpos: [12]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_RX_PF_VALID    (BIT(12))
+#define SLCHOST_SLC0_RX_PF_VALID_M  (SLCHOST_SLC0_RX_PF_VALID_V << SLCHOST_SLC0_RX_PF_VALID_S)
+#define SLCHOST_SLC0_RX_PF_VALID_V  0x00000001U
+#define SLCHOST_SLC0_RX_PF_VALID_S  12
+/** SLCHOST_HOSTSLCHOST_SLC0_TOKEN1 : RO; bitpos: [27:16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_HOSTSLCHOST_SLC0_TOKEN1    0x00000FFFU
+#define SLCHOST_HOSTSLCHOST_SLC0_TOKEN1_M  (SLCHOST_HOSTSLCHOST_SLC0_TOKEN1_V << SLCHOST_HOSTSLCHOST_SLC0_TOKEN1_S)
+#define SLCHOST_HOSTSLCHOST_SLC0_TOKEN1_V  0x00000FFFU
+#define SLCHOST_HOSTSLCHOST_SLC0_TOKEN1_S  16
+/** SLCHOST_SLC0_RX_PF_EOF : RO; bitpos: [31:28]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_RX_PF_EOF    0x0000000FU
+#define SLCHOST_SLC0_RX_PF_EOF_M  (SLCHOST_SLC0_RX_PF_EOF_V << SLCHOST_SLC0_RX_PF_EOF_S)
+#define SLCHOST_SLC0_RX_PF_EOF_V  0x0000000FU
+#define SLCHOST_SLC0_RX_PF_EOF_S  28
+
+/** SLCHOST_SLC0_HOST_PF_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_HOST_PF_REG (DR_REG_SLCHOST_BASE + 0x48)
+/** SLCHOST_SLC0_PF_DATA : RO; bitpos: [31:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_PF_DATA    0xFFFFFFFFU
+#define SLCHOST_SLC0_PF_DATA_M  (SLCHOST_SLC0_PF_DATA_V << SLCHOST_SLC0_PF_DATA_S)
+#define SLCHOST_SLC0_PF_DATA_V  0xFFFFFFFFU
+#define SLCHOST_SLC0_PF_DATA_S  0
+
+/** SLCHOST_SLC1_HOST_PF_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_HOST_PF_REG (DR_REG_SLCHOST_BASE + 0x4c)
+/** SLCHOST_SLC1_PF_DATA : RO; bitpos: [31:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_PF_DATA    0xFFFFFFFFU
+#define SLCHOST_SLC1_PF_DATA_M  (SLCHOST_SLC1_PF_DATA_V << SLCHOST_SLC1_PF_DATA_S)
+#define SLCHOST_SLC1_PF_DATA_V  0xFFFFFFFFU
+#define SLCHOST_SLC1_PF_DATA_S  0
+
+/** SLCHOST_SLC0HOST_INT_RAW_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_INT_RAW_REG (DR_REG_SLCHOST_BASE + 0x50)
+/** SLCHOST_SLC0_TOHOST_BIT0_INT_RAW : R/WTC/SS; bitpos: [0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT0_INT_RAW    (BIT(0))
+#define SLCHOST_SLC0_TOHOST_BIT0_INT_RAW_M  (SLCHOST_SLC0_TOHOST_BIT0_INT_RAW_V << SLCHOST_SLC0_TOHOST_BIT0_INT_RAW_S)
+#define SLCHOST_SLC0_TOHOST_BIT0_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT0_INT_RAW_S  0
+/** SLCHOST_SLC0_TOHOST_BIT1_INT_RAW : R/WTC/SS; bitpos: [1]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT1_INT_RAW    (BIT(1))
+#define SLCHOST_SLC0_TOHOST_BIT1_INT_RAW_M  (SLCHOST_SLC0_TOHOST_BIT1_INT_RAW_V << SLCHOST_SLC0_TOHOST_BIT1_INT_RAW_S)
+#define SLCHOST_SLC0_TOHOST_BIT1_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT1_INT_RAW_S  1
+/** SLCHOST_SLC0_TOHOST_BIT2_INT_RAW : R/WTC/SS; bitpos: [2]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT2_INT_RAW    (BIT(2))
+#define SLCHOST_SLC0_TOHOST_BIT2_INT_RAW_M  (SLCHOST_SLC0_TOHOST_BIT2_INT_RAW_V << SLCHOST_SLC0_TOHOST_BIT2_INT_RAW_S)
+#define SLCHOST_SLC0_TOHOST_BIT2_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT2_INT_RAW_S  2
+/** SLCHOST_SLC0_TOHOST_BIT3_INT_RAW : R/WTC/SS; bitpos: [3]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT3_INT_RAW    (BIT(3))
+#define SLCHOST_SLC0_TOHOST_BIT3_INT_RAW_M  (SLCHOST_SLC0_TOHOST_BIT3_INT_RAW_V << SLCHOST_SLC0_TOHOST_BIT3_INT_RAW_S)
+#define SLCHOST_SLC0_TOHOST_BIT3_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT3_INT_RAW_S  3
+/** SLCHOST_SLC0_TOHOST_BIT4_INT_RAW : R/WTC/SS; bitpos: [4]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT4_INT_RAW    (BIT(4))
+#define SLCHOST_SLC0_TOHOST_BIT4_INT_RAW_M  (SLCHOST_SLC0_TOHOST_BIT4_INT_RAW_V << SLCHOST_SLC0_TOHOST_BIT4_INT_RAW_S)
+#define SLCHOST_SLC0_TOHOST_BIT4_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT4_INT_RAW_S  4
+/** SLCHOST_SLC0_TOHOST_BIT5_INT_RAW : R/WTC/SS; bitpos: [5]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT5_INT_RAW    (BIT(5))
+#define SLCHOST_SLC0_TOHOST_BIT5_INT_RAW_M  (SLCHOST_SLC0_TOHOST_BIT5_INT_RAW_V << SLCHOST_SLC0_TOHOST_BIT5_INT_RAW_S)
+#define SLCHOST_SLC0_TOHOST_BIT5_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT5_INT_RAW_S  5
+/** SLCHOST_SLC0_TOHOST_BIT6_INT_RAW : R/WTC/SS/SC; bitpos: [6]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT6_INT_RAW    (BIT(6))
+#define SLCHOST_SLC0_TOHOST_BIT6_INT_RAW_M  (SLCHOST_SLC0_TOHOST_BIT6_INT_RAW_V << SLCHOST_SLC0_TOHOST_BIT6_INT_RAW_S)
+#define SLCHOST_SLC0_TOHOST_BIT6_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT6_INT_RAW_S  6
+/** SLCHOST_SLC0_TOHOST_BIT7_INT_RAW : R/WTC/SS/SC; bitpos: [7]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT7_INT_RAW    (BIT(7))
+#define SLCHOST_SLC0_TOHOST_BIT7_INT_RAW_M  (SLCHOST_SLC0_TOHOST_BIT7_INT_RAW_V << SLCHOST_SLC0_TOHOST_BIT7_INT_RAW_S)
+#define SLCHOST_SLC0_TOHOST_BIT7_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT7_INT_RAW_S  7
+/** SLCHOST_SLC0_TOKEN0_1TO0_INT_RAW : R/WTC/SS; bitpos: [8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOKEN0_1TO0_INT_RAW    (BIT(8))
+#define SLCHOST_SLC0_TOKEN0_1TO0_INT_RAW_M  (SLCHOST_SLC0_TOKEN0_1TO0_INT_RAW_V << SLCHOST_SLC0_TOKEN0_1TO0_INT_RAW_S)
+#define SLCHOST_SLC0_TOKEN0_1TO0_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC0_TOKEN0_1TO0_INT_RAW_S  8
+/** SLCHOST_SLC0_TOKEN1_1TO0_INT_RAW : R/WTC/SS; bitpos: [9]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOKEN1_1TO0_INT_RAW    (BIT(9))
+#define SLCHOST_SLC0_TOKEN1_1TO0_INT_RAW_M  (SLCHOST_SLC0_TOKEN1_1TO0_INT_RAW_V << SLCHOST_SLC0_TOKEN1_1TO0_INT_RAW_S)
+#define SLCHOST_SLC0_TOKEN1_1TO0_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC0_TOKEN1_1TO0_INT_RAW_S  9
+/** SLCHOST_SLC0_TOKEN0_0TO1_INT_RAW : R/WTC/SS; bitpos: [10]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOKEN0_0TO1_INT_RAW    (BIT(10))
+#define SLCHOST_SLC0_TOKEN0_0TO1_INT_RAW_M  (SLCHOST_SLC0_TOKEN0_0TO1_INT_RAW_V << SLCHOST_SLC0_TOKEN0_0TO1_INT_RAW_S)
+#define SLCHOST_SLC0_TOKEN0_0TO1_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC0_TOKEN0_0TO1_INT_RAW_S  10
+/** SLCHOST_SLC0_TOKEN1_0TO1_INT_RAW : R/WTC/SS; bitpos: [11]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOKEN1_0TO1_INT_RAW    (BIT(11))
+#define SLCHOST_SLC0_TOKEN1_0TO1_INT_RAW_M  (SLCHOST_SLC0_TOKEN1_0TO1_INT_RAW_V << SLCHOST_SLC0_TOKEN1_0TO1_INT_RAW_S)
+#define SLCHOST_SLC0_TOKEN1_0TO1_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC0_TOKEN1_0TO1_INT_RAW_S  11
+/** SLCHOST_SLC0HOST_RX_SOF_INT_RAW : R/WTC/SS; bitpos: [12]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_RX_SOF_INT_RAW    (BIT(12))
+#define SLCHOST_SLC0HOST_RX_SOF_INT_RAW_M  (SLCHOST_SLC0HOST_RX_SOF_INT_RAW_V << SLCHOST_SLC0HOST_RX_SOF_INT_RAW_S)
+#define SLCHOST_SLC0HOST_RX_SOF_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC0HOST_RX_SOF_INT_RAW_S  12
+/** SLCHOST_SLC0HOST_RX_EOF_INT_RAW : R/WTC/SS; bitpos: [13]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_RX_EOF_INT_RAW    (BIT(13))
+#define SLCHOST_SLC0HOST_RX_EOF_INT_RAW_M  (SLCHOST_SLC0HOST_RX_EOF_INT_RAW_V << SLCHOST_SLC0HOST_RX_EOF_INT_RAW_S)
+#define SLCHOST_SLC0HOST_RX_EOF_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC0HOST_RX_EOF_INT_RAW_S  13
+/** SLCHOST_SLC0HOST_RX_START_INT_RAW : R/WTC/SS; bitpos: [14]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_RX_START_INT_RAW    (BIT(14))
+#define SLCHOST_SLC0HOST_RX_START_INT_RAW_M  (SLCHOST_SLC0HOST_RX_START_INT_RAW_V << SLCHOST_SLC0HOST_RX_START_INT_RAW_S)
+#define SLCHOST_SLC0HOST_RX_START_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC0HOST_RX_START_INT_RAW_S  14
+/** SLCHOST_SLC0HOST_TX_START_INT_RAW : R/WTC/SS; bitpos: [15]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_TX_START_INT_RAW    (BIT(15))
+#define SLCHOST_SLC0HOST_TX_START_INT_RAW_M  (SLCHOST_SLC0HOST_TX_START_INT_RAW_V << SLCHOST_SLC0HOST_TX_START_INT_RAW_S)
+#define SLCHOST_SLC0HOST_TX_START_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC0HOST_TX_START_INT_RAW_S  15
+/** SLCHOST_SLC0_RX_UDF_INT_RAW : R/WTC/SS; bitpos: [16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_RX_UDF_INT_RAW    (BIT(16))
+#define SLCHOST_SLC0_RX_UDF_INT_RAW_M  (SLCHOST_SLC0_RX_UDF_INT_RAW_V << SLCHOST_SLC0_RX_UDF_INT_RAW_S)
+#define SLCHOST_SLC0_RX_UDF_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC0_RX_UDF_INT_RAW_S  16
+/** SLCHOST_SLC0_TX_OVF_INT_RAW : R/WTC/SS; bitpos: [17]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TX_OVF_INT_RAW    (BIT(17))
+#define SLCHOST_SLC0_TX_OVF_INT_RAW_M  (SLCHOST_SLC0_TX_OVF_INT_RAW_V << SLCHOST_SLC0_TX_OVF_INT_RAW_S)
+#define SLCHOST_SLC0_TX_OVF_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC0_TX_OVF_INT_RAW_S  17
+/** SLCHOST_SLC0_RX_PF_VALID_INT_RAW : R/WTC/SS; bitpos: [18]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_RX_PF_VALID_INT_RAW    (BIT(18))
+#define SLCHOST_SLC0_RX_PF_VALID_INT_RAW_M  (SLCHOST_SLC0_RX_PF_VALID_INT_RAW_V << SLCHOST_SLC0_RX_PF_VALID_INT_RAW_S)
+#define SLCHOST_SLC0_RX_PF_VALID_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC0_RX_PF_VALID_INT_RAW_S  18
+/** SLCHOST_SLC0_EXT_BIT0_INT_RAW : R/WTC/SS; bitpos: [19]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_EXT_BIT0_INT_RAW    (BIT(19))
+#define SLCHOST_SLC0_EXT_BIT0_INT_RAW_M  (SLCHOST_SLC0_EXT_BIT0_INT_RAW_V << SLCHOST_SLC0_EXT_BIT0_INT_RAW_S)
+#define SLCHOST_SLC0_EXT_BIT0_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC0_EXT_BIT0_INT_RAW_S  19
+/** SLCHOST_SLC0_EXT_BIT1_INT_RAW : R/WTC/SS; bitpos: [20]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_EXT_BIT1_INT_RAW    (BIT(20))
+#define SLCHOST_SLC0_EXT_BIT1_INT_RAW_M  (SLCHOST_SLC0_EXT_BIT1_INT_RAW_V << SLCHOST_SLC0_EXT_BIT1_INT_RAW_S)
+#define SLCHOST_SLC0_EXT_BIT1_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC0_EXT_BIT1_INT_RAW_S  20
+/** SLCHOST_SLC0_EXT_BIT2_INT_RAW : R/WTC/SS; bitpos: [21]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_EXT_BIT2_INT_RAW    (BIT(21))
+#define SLCHOST_SLC0_EXT_BIT2_INT_RAW_M  (SLCHOST_SLC0_EXT_BIT2_INT_RAW_V << SLCHOST_SLC0_EXT_BIT2_INT_RAW_S)
+#define SLCHOST_SLC0_EXT_BIT2_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC0_EXT_BIT2_INT_RAW_S  21
+/** SLCHOST_SLC0_EXT_BIT3_INT_RAW : R/WTC/SS; bitpos: [22]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_EXT_BIT3_INT_RAW    (BIT(22))
+#define SLCHOST_SLC0_EXT_BIT3_INT_RAW_M  (SLCHOST_SLC0_EXT_BIT3_INT_RAW_V << SLCHOST_SLC0_EXT_BIT3_INT_RAW_S)
+#define SLCHOST_SLC0_EXT_BIT3_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC0_EXT_BIT3_INT_RAW_S  22
+/** SLCHOST_SLC0_RX_NEW_PACKET_INT_RAW : R/WTC/SS; bitpos: [23]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_RX_NEW_PACKET_INT_RAW    (BIT(23))
+#define SLCHOST_SLC0_RX_NEW_PACKET_INT_RAW_M  (SLCHOST_SLC0_RX_NEW_PACKET_INT_RAW_V << SLCHOST_SLC0_RX_NEW_PACKET_INT_RAW_S)
+#define SLCHOST_SLC0_RX_NEW_PACKET_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC0_RX_NEW_PACKET_INT_RAW_S  23
+/** SLCHOST_SLC0_HOST_RD_RETRY_INT_RAW : R/WTC/SS; bitpos: [24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_HOST_RD_RETRY_INT_RAW    (BIT(24))
+#define SLCHOST_SLC0_HOST_RD_RETRY_INT_RAW_M  (SLCHOST_SLC0_HOST_RD_RETRY_INT_RAW_V << SLCHOST_SLC0_HOST_RD_RETRY_INT_RAW_S)
+#define SLCHOST_SLC0_HOST_RD_RETRY_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC0_HOST_RD_RETRY_INT_RAW_S  24
+/** SLCHOST_GPIO_SDIO_INT_RAW : R/WTC/SS/SC; bitpos: [25]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_GPIO_SDIO_INT_RAW    (BIT(25))
+#define SLCHOST_GPIO_SDIO_INT_RAW_M  (SLCHOST_GPIO_SDIO_INT_RAW_V << SLCHOST_GPIO_SDIO_INT_RAW_S)
+#define SLCHOST_GPIO_SDIO_INT_RAW_V  0x00000001U
+#define SLCHOST_GPIO_SDIO_INT_RAW_S  25
+
+/** SLCHOST_SLC1HOST_INT_RAW_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_INT_RAW_REG (DR_REG_SLCHOST_BASE + 0x54)
+/** SLCHOST_SLC1_TOHOST_BIT0_INT_RAW : R/WTC/SS; bitpos: [0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT0_INT_RAW    (BIT(0))
+#define SLCHOST_SLC1_TOHOST_BIT0_INT_RAW_M  (SLCHOST_SLC1_TOHOST_BIT0_INT_RAW_V << SLCHOST_SLC1_TOHOST_BIT0_INT_RAW_S)
+#define SLCHOST_SLC1_TOHOST_BIT0_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT0_INT_RAW_S  0
+/** SLCHOST_SLC1_TOHOST_BIT1_INT_RAW : R/WTC/SS; bitpos: [1]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT1_INT_RAW    (BIT(1))
+#define SLCHOST_SLC1_TOHOST_BIT1_INT_RAW_M  (SLCHOST_SLC1_TOHOST_BIT1_INT_RAW_V << SLCHOST_SLC1_TOHOST_BIT1_INT_RAW_S)
+#define SLCHOST_SLC1_TOHOST_BIT1_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT1_INT_RAW_S  1
+/** SLCHOST_SLC1_TOHOST_BIT2_INT_RAW : R/WTC/SS; bitpos: [2]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT2_INT_RAW    (BIT(2))
+#define SLCHOST_SLC1_TOHOST_BIT2_INT_RAW_M  (SLCHOST_SLC1_TOHOST_BIT2_INT_RAW_V << SLCHOST_SLC1_TOHOST_BIT2_INT_RAW_S)
+#define SLCHOST_SLC1_TOHOST_BIT2_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT2_INT_RAW_S  2
+/** SLCHOST_SLC1_TOHOST_BIT3_INT_RAW : R/WTC/SS; bitpos: [3]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT3_INT_RAW    (BIT(3))
+#define SLCHOST_SLC1_TOHOST_BIT3_INT_RAW_M  (SLCHOST_SLC1_TOHOST_BIT3_INT_RAW_V << SLCHOST_SLC1_TOHOST_BIT3_INT_RAW_S)
+#define SLCHOST_SLC1_TOHOST_BIT3_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT3_INT_RAW_S  3
+/** SLCHOST_SLC1_TOHOST_BIT4_INT_RAW : R/WTC/SS; bitpos: [4]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT4_INT_RAW    (BIT(4))
+#define SLCHOST_SLC1_TOHOST_BIT4_INT_RAW_M  (SLCHOST_SLC1_TOHOST_BIT4_INT_RAW_V << SLCHOST_SLC1_TOHOST_BIT4_INT_RAW_S)
+#define SLCHOST_SLC1_TOHOST_BIT4_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT4_INT_RAW_S  4
+/** SLCHOST_SLC1_TOHOST_BIT5_INT_RAW : R/WTC/SS; bitpos: [5]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT5_INT_RAW    (BIT(5))
+#define SLCHOST_SLC1_TOHOST_BIT5_INT_RAW_M  (SLCHOST_SLC1_TOHOST_BIT5_INT_RAW_V << SLCHOST_SLC1_TOHOST_BIT5_INT_RAW_S)
+#define SLCHOST_SLC1_TOHOST_BIT5_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT5_INT_RAW_S  5
+/** SLCHOST_SLC1_TOHOST_BIT6_INT_RAW : R/WTC/SS/SC; bitpos: [6]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT6_INT_RAW    (BIT(6))
+#define SLCHOST_SLC1_TOHOST_BIT6_INT_RAW_M  (SLCHOST_SLC1_TOHOST_BIT6_INT_RAW_V << SLCHOST_SLC1_TOHOST_BIT6_INT_RAW_S)
+#define SLCHOST_SLC1_TOHOST_BIT6_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT6_INT_RAW_S  6
+/** SLCHOST_SLC1_TOHOST_BIT7_INT_RAW : R/WTC/SS/SC; bitpos: [7]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT7_INT_RAW    (BIT(7))
+#define SLCHOST_SLC1_TOHOST_BIT7_INT_RAW_M  (SLCHOST_SLC1_TOHOST_BIT7_INT_RAW_V << SLCHOST_SLC1_TOHOST_BIT7_INT_RAW_S)
+#define SLCHOST_SLC1_TOHOST_BIT7_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT7_INT_RAW_S  7
+/** SLCHOST_SLC1_TOKEN0_1TO0_INT_RAW : R/WTC/SS; bitpos: [8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOKEN0_1TO0_INT_RAW    (BIT(8))
+#define SLCHOST_SLC1_TOKEN0_1TO0_INT_RAW_M  (SLCHOST_SLC1_TOKEN0_1TO0_INT_RAW_V << SLCHOST_SLC1_TOKEN0_1TO0_INT_RAW_S)
+#define SLCHOST_SLC1_TOKEN0_1TO0_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC1_TOKEN0_1TO0_INT_RAW_S  8
+/** SLCHOST_SLC1_TOKEN1_1TO0_INT_RAW : R/WTC/SS; bitpos: [9]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOKEN1_1TO0_INT_RAW    (BIT(9))
+#define SLCHOST_SLC1_TOKEN1_1TO0_INT_RAW_M  (SLCHOST_SLC1_TOKEN1_1TO0_INT_RAW_V << SLCHOST_SLC1_TOKEN1_1TO0_INT_RAW_S)
+#define SLCHOST_SLC1_TOKEN1_1TO0_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC1_TOKEN1_1TO0_INT_RAW_S  9
+/** SLCHOST_SLC1_TOKEN0_0TO1_INT_RAW : R/WTC/SS; bitpos: [10]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOKEN0_0TO1_INT_RAW    (BIT(10))
+#define SLCHOST_SLC1_TOKEN0_0TO1_INT_RAW_M  (SLCHOST_SLC1_TOKEN0_0TO1_INT_RAW_V << SLCHOST_SLC1_TOKEN0_0TO1_INT_RAW_S)
+#define SLCHOST_SLC1_TOKEN0_0TO1_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC1_TOKEN0_0TO1_INT_RAW_S  10
+/** SLCHOST_SLC1_TOKEN1_0TO1_INT_RAW : R/WTC/SS; bitpos: [11]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOKEN1_0TO1_INT_RAW    (BIT(11))
+#define SLCHOST_SLC1_TOKEN1_0TO1_INT_RAW_M  (SLCHOST_SLC1_TOKEN1_0TO1_INT_RAW_V << SLCHOST_SLC1_TOKEN1_0TO1_INT_RAW_S)
+#define SLCHOST_SLC1_TOKEN1_0TO1_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC1_TOKEN1_0TO1_INT_RAW_S  11
+/** SLCHOST_SLC1HOST_RX_SOF_INT_RAW : R/WTC/SS; bitpos: [12]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_RX_SOF_INT_RAW    (BIT(12))
+#define SLCHOST_SLC1HOST_RX_SOF_INT_RAW_M  (SLCHOST_SLC1HOST_RX_SOF_INT_RAW_V << SLCHOST_SLC1HOST_RX_SOF_INT_RAW_S)
+#define SLCHOST_SLC1HOST_RX_SOF_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC1HOST_RX_SOF_INT_RAW_S  12
+/** SLCHOST_SLC1HOST_RX_EOF_INT_RAW : R/WTC/SS; bitpos: [13]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_RX_EOF_INT_RAW    (BIT(13))
+#define SLCHOST_SLC1HOST_RX_EOF_INT_RAW_M  (SLCHOST_SLC1HOST_RX_EOF_INT_RAW_V << SLCHOST_SLC1HOST_RX_EOF_INT_RAW_S)
+#define SLCHOST_SLC1HOST_RX_EOF_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC1HOST_RX_EOF_INT_RAW_S  13
+/** SLCHOST_SLC1HOST_RX_START_INT_RAW : R/WTC/SS; bitpos: [14]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_RX_START_INT_RAW    (BIT(14))
+#define SLCHOST_SLC1HOST_RX_START_INT_RAW_M  (SLCHOST_SLC1HOST_RX_START_INT_RAW_V << SLCHOST_SLC1HOST_RX_START_INT_RAW_S)
+#define SLCHOST_SLC1HOST_RX_START_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC1HOST_RX_START_INT_RAW_S  14
+/** SLCHOST_SLC1HOST_TX_START_INT_RAW : R/WTC/SS; bitpos: [15]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_TX_START_INT_RAW    (BIT(15))
+#define SLCHOST_SLC1HOST_TX_START_INT_RAW_M  (SLCHOST_SLC1HOST_TX_START_INT_RAW_V << SLCHOST_SLC1HOST_TX_START_INT_RAW_S)
+#define SLCHOST_SLC1HOST_TX_START_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC1HOST_TX_START_INT_RAW_S  15
+/** SLCHOST_SLC1_RX_UDF_INT_RAW : R/WTC/SS; bitpos: [16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_RX_UDF_INT_RAW    (BIT(16))
+#define SLCHOST_SLC1_RX_UDF_INT_RAW_M  (SLCHOST_SLC1_RX_UDF_INT_RAW_V << SLCHOST_SLC1_RX_UDF_INT_RAW_S)
+#define SLCHOST_SLC1_RX_UDF_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC1_RX_UDF_INT_RAW_S  16
+/** SLCHOST_SLC1_TX_OVF_INT_RAW : R/WTC/SS; bitpos: [17]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TX_OVF_INT_RAW    (BIT(17))
+#define SLCHOST_SLC1_TX_OVF_INT_RAW_M  (SLCHOST_SLC1_TX_OVF_INT_RAW_V << SLCHOST_SLC1_TX_OVF_INT_RAW_S)
+#define SLCHOST_SLC1_TX_OVF_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC1_TX_OVF_INT_RAW_S  17
+/** SLCHOST_SLC1_RX_PF_VALID_INT_RAW : R/WTC/SS; bitpos: [18]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_RX_PF_VALID_INT_RAW    (BIT(18))
+#define SLCHOST_SLC1_RX_PF_VALID_INT_RAW_M  (SLCHOST_SLC1_RX_PF_VALID_INT_RAW_V << SLCHOST_SLC1_RX_PF_VALID_INT_RAW_S)
+#define SLCHOST_SLC1_RX_PF_VALID_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC1_RX_PF_VALID_INT_RAW_S  18
+/** SLCHOST_SLC1_EXT_BIT0_INT_RAW : R/WTC/SS; bitpos: [19]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_EXT_BIT0_INT_RAW    (BIT(19))
+#define SLCHOST_SLC1_EXT_BIT0_INT_RAW_M  (SLCHOST_SLC1_EXT_BIT0_INT_RAW_V << SLCHOST_SLC1_EXT_BIT0_INT_RAW_S)
+#define SLCHOST_SLC1_EXT_BIT0_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC1_EXT_BIT0_INT_RAW_S  19
+/** SLCHOST_SLC1_EXT_BIT1_INT_RAW : R/WTC/SS; bitpos: [20]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_EXT_BIT1_INT_RAW    (BIT(20))
+#define SLCHOST_SLC1_EXT_BIT1_INT_RAW_M  (SLCHOST_SLC1_EXT_BIT1_INT_RAW_V << SLCHOST_SLC1_EXT_BIT1_INT_RAW_S)
+#define SLCHOST_SLC1_EXT_BIT1_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC1_EXT_BIT1_INT_RAW_S  20
+/** SLCHOST_SLC1_EXT_BIT2_INT_RAW : R/WTC/SS; bitpos: [21]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_EXT_BIT2_INT_RAW    (BIT(21))
+#define SLCHOST_SLC1_EXT_BIT2_INT_RAW_M  (SLCHOST_SLC1_EXT_BIT2_INT_RAW_V << SLCHOST_SLC1_EXT_BIT2_INT_RAW_S)
+#define SLCHOST_SLC1_EXT_BIT2_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC1_EXT_BIT2_INT_RAW_S  21
+/** SLCHOST_SLC1_EXT_BIT3_INT_RAW : R/WTC/SS; bitpos: [22]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_EXT_BIT3_INT_RAW    (BIT(22))
+#define SLCHOST_SLC1_EXT_BIT3_INT_RAW_M  (SLCHOST_SLC1_EXT_BIT3_INT_RAW_V << SLCHOST_SLC1_EXT_BIT3_INT_RAW_S)
+#define SLCHOST_SLC1_EXT_BIT3_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC1_EXT_BIT3_INT_RAW_S  22
+/** SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_RAW : R/WTC/SS; bitpos: [23]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_RAW    (BIT(23))
+#define SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_RAW_M  (SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_RAW_V << SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_RAW_S)
+#define SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_RAW_S  23
+/** SLCHOST_SLC1_HOST_RD_RETRY_INT_RAW : R/WTC/SS; bitpos: [24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_HOST_RD_RETRY_INT_RAW    (BIT(24))
+#define SLCHOST_SLC1_HOST_RD_RETRY_INT_RAW_M  (SLCHOST_SLC1_HOST_RD_RETRY_INT_RAW_V << SLCHOST_SLC1_HOST_RD_RETRY_INT_RAW_S)
+#define SLCHOST_SLC1_HOST_RD_RETRY_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC1_HOST_RD_RETRY_INT_RAW_S  24
+/** SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_RAW : R/WTC/SS; bitpos: [25]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_RAW    (BIT(25))
+#define SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_RAW_M  (SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_RAW_V << SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_RAW_S)
+#define SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_RAW_V  0x00000001U
+#define SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_RAW_S  25
+
+/** SLCHOST_SLC0HOST_INT_ST_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_INT_ST_REG (DR_REG_SLCHOST_BASE + 0x58)
+/** SLCHOST_SLC0_TOHOST_BIT0_INT_ST : RO; bitpos: [0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT0_INT_ST    (BIT(0))
+#define SLCHOST_SLC0_TOHOST_BIT0_INT_ST_M  (SLCHOST_SLC0_TOHOST_BIT0_INT_ST_V << SLCHOST_SLC0_TOHOST_BIT0_INT_ST_S)
+#define SLCHOST_SLC0_TOHOST_BIT0_INT_ST_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT0_INT_ST_S  0
+/** SLCHOST_SLC0_TOHOST_BIT1_INT_ST : RO; bitpos: [1]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT1_INT_ST    (BIT(1))
+#define SLCHOST_SLC0_TOHOST_BIT1_INT_ST_M  (SLCHOST_SLC0_TOHOST_BIT1_INT_ST_V << SLCHOST_SLC0_TOHOST_BIT1_INT_ST_S)
+#define SLCHOST_SLC0_TOHOST_BIT1_INT_ST_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT1_INT_ST_S  1
+/** SLCHOST_SLC0_TOHOST_BIT2_INT_ST : RO; bitpos: [2]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT2_INT_ST    (BIT(2))
+#define SLCHOST_SLC0_TOHOST_BIT2_INT_ST_M  (SLCHOST_SLC0_TOHOST_BIT2_INT_ST_V << SLCHOST_SLC0_TOHOST_BIT2_INT_ST_S)
+#define SLCHOST_SLC0_TOHOST_BIT2_INT_ST_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT2_INT_ST_S  2
+/** SLCHOST_SLC0_TOHOST_BIT3_INT_ST : RO; bitpos: [3]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT3_INT_ST    (BIT(3))
+#define SLCHOST_SLC0_TOHOST_BIT3_INT_ST_M  (SLCHOST_SLC0_TOHOST_BIT3_INT_ST_V << SLCHOST_SLC0_TOHOST_BIT3_INT_ST_S)
+#define SLCHOST_SLC0_TOHOST_BIT3_INT_ST_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT3_INT_ST_S  3
+/** SLCHOST_SLC0_TOHOST_BIT4_INT_ST : RO; bitpos: [4]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT4_INT_ST    (BIT(4))
+#define SLCHOST_SLC0_TOHOST_BIT4_INT_ST_M  (SLCHOST_SLC0_TOHOST_BIT4_INT_ST_V << SLCHOST_SLC0_TOHOST_BIT4_INT_ST_S)
+#define SLCHOST_SLC0_TOHOST_BIT4_INT_ST_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT4_INT_ST_S  4
+/** SLCHOST_SLC0_TOHOST_BIT5_INT_ST : RO; bitpos: [5]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT5_INT_ST    (BIT(5))
+#define SLCHOST_SLC0_TOHOST_BIT5_INT_ST_M  (SLCHOST_SLC0_TOHOST_BIT5_INT_ST_V << SLCHOST_SLC0_TOHOST_BIT5_INT_ST_S)
+#define SLCHOST_SLC0_TOHOST_BIT5_INT_ST_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT5_INT_ST_S  5
+/** SLCHOST_SLC0_TOHOST_BIT6_INT_ST : RO; bitpos: [6]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT6_INT_ST    (BIT(6))
+#define SLCHOST_SLC0_TOHOST_BIT6_INT_ST_M  (SLCHOST_SLC0_TOHOST_BIT6_INT_ST_V << SLCHOST_SLC0_TOHOST_BIT6_INT_ST_S)
+#define SLCHOST_SLC0_TOHOST_BIT6_INT_ST_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT6_INT_ST_S  6
+/** SLCHOST_SLC0_TOHOST_BIT7_INT_ST : RO; bitpos: [7]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT7_INT_ST    (BIT(7))
+#define SLCHOST_SLC0_TOHOST_BIT7_INT_ST_M  (SLCHOST_SLC0_TOHOST_BIT7_INT_ST_V << SLCHOST_SLC0_TOHOST_BIT7_INT_ST_S)
+#define SLCHOST_SLC0_TOHOST_BIT7_INT_ST_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT7_INT_ST_S  7
+/** SLCHOST_SLC0_TOKEN0_1TO0_INT_ST : RO; bitpos: [8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOKEN0_1TO0_INT_ST    (BIT(8))
+#define SLCHOST_SLC0_TOKEN0_1TO0_INT_ST_M  (SLCHOST_SLC0_TOKEN0_1TO0_INT_ST_V << SLCHOST_SLC0_TOKEN0_1TO0_INT_ST_S)
+#define SLCHOST_SLC0_TOKEN0_1TO0_INT_ST_V  0x00000001U
+#define SLCHOST_SLC0_TOKEN0_1TO0_INT_ST_S  8
+/** SLCHOST_SLC0_TOKEN1_1TO0_INT_ST : RO; bitpos: [9]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOKEN1_1TO0_INT_ST    (BIT(9))
+#define SLCHOST_SLC0_TOKEN1_1TO0_INT_ST_M  (SLCHOST_SLC0_TOKEN1_1TO0_INT_ST_V << SLCHOST_SLC0_TOKEN1_1TO0_INT_ST_S)
+#define SLCHOST_SLC0_TOKEN1_1TO0_INT_ST_V  0x00000001U
+#define SLCHOST_SLC0_TOKEN1_1TO0_INT_ST_S  9
+/** SLCHOST_SLC0_TOKEN0_0TO1_INT_ST : RO; bitpos: [10]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOKEN0_0TO1_INT_ST    (BIT(10))
+#define SLCHOST_SLC0_TOKEN0_0TO1_INT_ST_M  (SLCHOST_SLC0_TOKEN0_0TO1_INT_ST_V << SLCHOST_SLC0_TOKEN0_0TO1_INT_ST_S)
+#define SLCHOST_SLC0_TOKEN0_0TO1_INT_ST_V  0x00000001U
+#define SLCHOST_SLC0_TOKEN0_0TO1_INT_ST_S  10
+/** SLCHOST_SLC0_TOKEN1_0TO1_INT_ST : RO; bitpos: [11]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOKEN1_0TO1_INT_ST    (BIT(11))
+#define SLCHOST_SLC0_TOKEN1_0TO1_INT_ST_M  (SLCHOST_SLC0_TOKEN1_0TO1_INT_ST_V << SLCHOST_SLC0_TOKEN1_0TO1_INT_ST_S)
+#define SLCHOST_SLC0_TOKEN1_0TO1_INT_ST_V  0x00000001U
+#define SLCHOST_SLC0_TOKEN1_0TO1_INT_ST_S  11
+/** SLCHOST_SLC0HOST_RX_SOF_INT_ST : RO; bitpos: [12]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_RX_SOF_INT_ST    (BIT(12))
+#define SLCHOST_SLC0HOST_RX_SOF_INT_ST_M  (SLCHOST_SLC0HOST_RX_SOF_INT_ST_V << SLCHOST_SLC0HOST_RX_SOF_INT_ST_S)
+#define SLCHOST_SLC0HOST_RX_SOF_INT_ST_V  0x00000001U
+#define SLCHOST_SLC0HOST_RX_SOF_INT_ST_S  12
+/** SLCHOST_SLC0HOST_RX_EOF_INT_ST : RO; bitpos: [13]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_RX_EOF_INT_ST    (BIT(13))
+#define SLCHOST_SLC0HOST_RX_EOF_INT_ST_M  (SLCHOST_SLC0HOST_RX_EOF_INT_ST_V << SLCHOST_SLC0HOST_RX_EOF_INT_ST_S)
+#define SLCHOST_SLC0HOST_RX_EOF_INT_ST_V  0x00000001U
+#define SLCHOST_SLC0HOST_RX_EOF_INT_ST_S  13
+/** SLCHOST_SLC0HOST_RX_START_INT_ST : RO; bitpos: [14]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_RX_START_INT_ST    (BIT(14))
+#define SLCHOST_SLC0HOST_RX_START_INT_ST_M  (SLCHOST_SLC0HOST_RX_START_INT_ST_V << SLCHOST_SLC0HOST_RX_START_INT_ST_S)
+#define SLCHOST_SLC0HOST_RX_START_INT_ST_V  0x00000001U
+#define SLCHOST_SLC0HOST_RX_START_INT_ST_S  14
+/** SLCHOST_SLC0HOST_TX_START_INT_ST : RO; bitpos: [15]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_TX_START_INT_ST    (BIT(15))
+#define SLCHOST_SLC0HOST_TX_START_INT_ST_M  (SLCHOST_SLC0HOST_TX_START_INT_ST_V << SLCHOST_SLC0HOST_TX_START_INT_ST_S)
+#define SLCHOST_SLC0HOST_TX_START_INT_ST_V  0x00000001U
+#define SLCHOST_SLC0HOST_TX_START_INT_ST_S  15
+/** SLCHOST_SLC0_RX_UDF_INT_ST : RO; bitpos: [16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_RX_UDF_INT_ST    (BIT(16))
+#define SLCHOST_SLC0_RX_UDF_INT_ST_M  (SLCHOST_SLC0_RX_UDF_INT_ST_V << SLCHOST_SLC0_RX_UDF_INT_ST_S)
+#define SLCHOST_SLC0_RX_UDF_INT_ST_V  0x00000001U
+#define SLCHOST_SLC0_RX_UDF_INT_ST_S  16
+/** SLCHOST_SLC0_TX_OVF_INT_ST : RO; bitpos: [17]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TX_OVF_INT_ST    (BIT(17))
+#define SLCHOST_SLC0_TX_OVF_INT_ST_M  (SLCHOST_SLC0_TX_OVF_INT_ST_V << SLCHOST_SLC0_TX_OVF_INT_ST_S)
+#define SLCHOST_SLC0_TX_OVF_INT_ST_V  0x00000001U
+#define SLCHOST_SLC0_TX_OVF_INT_ST_S  17
+/** SLCHOST_SLC0_RX_PF_VALID_INT_ST : RO; bitpos: [18]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_RX_PF_VALID_INT_ST    (BIT(18))
+#define SLCHOST_SLC0_RX_PF_VALID_INT_ST_M  (SLCHOST_SLC0_RX_PF_VALID_INT_ST_V << SLCHOST_SLC0_RX_PF_VALID_INT_ST_S)
+#define SLCHOST_SLC0_RX_PF_VALID_INT_ST_V  0x00000001U
+#define SLCHOST_SLC0_RX_PF_VALID_INT_ST_S  18
+/** SLCHOST_SLC0_EXT_BIT0_INT_ST : RO; bitpos: [19]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_EXT_BIT0_INT_ST    (BIT(19))
+#define SLCHOST_SLC0_EXT_BIT0_INT_ST_M  (SLCHOST_SLC0_EXT_BIT0_INT_ST_V << SLCHOST_SLC0_EXT_BIT0_INT_ST_S)
+#define SLCHOST_SLC0_EXT_BIT0_INT_ST_V  0x00000001U
+#define SLCHOST_SLC0_EXT_BIT0_INT_ST_S  19
+/** SLCHOST_SLC0_EXT_BIT1_INT_ST : RO; bitpos: [20]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_EXT_BIT1_INT_ST    (BIT(20))
+#define SLCHOST_SLC0_EXT_BIT1_INT_ST_M  (SLCHOST_SLC0_EXT_BIT1_INT_ST_V << SLCHOST_SLC0_EXT_BIT1_INT_ST_S)
+#define SLCHOST_SLC0_EXT_BIT1_INT_ST_V  0x00000001U
+#define SLCHOST_SLC0_EXT_BIT1_INT_ST_S  20
+/** SLCHOST_SLC0_EXT_BIT2_INT_ST : RO; bitpos: [21]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_EXT_BIT2_INT_ST    (BIT(21))
+#define SLCHOST_SLC0_EXT_BIT2_INT_ST_M  (SLCHOST_SLC0_EXT_BIT2_INT_ST_V << SLCHOST_SLC0_EXT_BIT2_INT_ST_S)
+#define SLCHOST_SLC0_EXT_BIT2_INT_ST_V  0x00000001U
+#define SLCHOST_SLC0_EXT_BIT2_INT_ST_S  21
+/** SLCHOST_SLC0_EXT_BIT3_INT_ST : RO; bitpos: [22]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_EXT_BIT3_INT_ST    (BIT(22))
+#define SLCHOST_SLC0_EXT_BIT3_INT_ST_M  (SLCHOST_SLC0_EXT_BIT3_INT_ST_V << SLCHOST_SLC0_EXT_BIT3_INT_ST_S)
+#define SLCHOST_SLC0_EXT_BIT3_INT_ST_V  0x00000001U
+#define SLCHOST_SLC0_EXT_BIT3_INT_ST_S  22
+/** SLCHOST_SLC0_RX_NEW_PACKET_INT_ST : RO; bitpos: [23]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_RX_NEW_PACKET_INT_ST    (BIT(23))
+#define SLCHOST_SLC0_RX_NEW_PACKET_INT_ST_M  (SLCHOST_SLC0_RX_NEW_PACKET_INT_ST_V << SLCHOST_SLC0_RX_NEW_PACKET_INT_ST_S)
+#define SLCHOST_SLC0_RX_NEW_PACKET_INT_ST_V  0x00000001U
+#define SLCHOST_SLC0_RX_NEW_PACKET_INT_ST_S  23
+/** SLCHOST_SLC0_HOST_RD_RETRY_INT_ST : RO; bitpos: [24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_HOST_RD_RETRY_INT_ST    (BIT(24))
+#define SLCHOST_SLC0_HOST_RD_RETRY_INT_ST_M  (SLCHOST_SLC0_HOST_RD_RETRY_INT_ST_V << SLCHOST_SLC0_HOST_RD_RETRY_INT_ST_S)
+#define SLCHOST_SLC0_HOST_RD_RETRY_INT_ST_V  0x00000001U
+#define SLCHOST_SLC0_HOST_RD_RETRY_INT_ST_S  24
+/** SLCHOST_GPIO_SDIO_INT_ST : RO; bitpos: [25]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_GPIO_SDIO_INT_ST    (BIT(25))
+#define SLCHOST_GPIO_SDIO_INT_ST_M  (SLCHOST_GPIO_SDIO_INT_ST_V << SLCHOST_GPIO_SDIO_INT_ST_S)
+#define SLCHOST_GPIO_SDIO_INT_ST_V  0x00000001U
+#define SLCHOST_GPIO_SDIO_INT_ST_S  25
+
+/** SLCHOST_SLC1HOST_INT_ST_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_INT_ST_REG (DR_REG_SLCHOST_BASE + 0x5c)
+/** SLCHOST_SLC1_TOHOST_BIT0_INT_ST : RO; bitpos: [0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT0_INT_ST    (BIT(0))
+#define SLCHOST_SLC1_TOHOST_BIT0_INT_ST_M  (SLCHOST_SLC1_TOHOST_BIT0_INT_ST_V << SLCHOST_SLC1_TOHOST_BIT0_INT_ST_S)
+#define SLCHOST_SLC1_TOHOST_BIT0_INT_ST_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT0_INT_ST_S  0
+/** SLCHOST_SLC1_TOHOST_BIT1_INT_ST : RO; bitpos: [1]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT1_INT_ST    (BIT(1))
+#define SLCHOST_SLC1_TOHOST_BIT1_INT_ST_M  (SLCHOST_SLC1_TOHOST_BIT1_INT_ST_V << SLCHOST_SLC1_TOHOST_BIT1_INT_ST_S)
+#define SLCHOST_SLC1_TOHOST_BIT1_INT_ST_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT1_INT_ST_S  1
+/** SLCHOST_SLC1_TOHOST_BIT2_INT_ST : RO; bitpos: [2]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT2_INT_ST    (BIT(2))
+#define SLCHOST_SLC1_TOHOST_BIT2_INT_ST_M  (SLCHOST_SLC1_TOHOST_BIT2_INT_ST_V << SLCHOST_SLC1_TOHOST_BIT2_INT_ST_S)
+#define SLCHOST_SLC1_TOHOST_BIT2_INT_ST_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT2_INT_ST_S  2
+/** SLCHOST_SLC1_TOHOST_BIT3_INT_ST : RO; bitpos: [3]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT3_INT_ST    (BIT(3))
+#define SLCHOST_SLC1_TOHOST_BIT3_INT_ST_M  (SLCHOST_SLC1_TOHOST_BIT3_INT_ST_V << SLCHOST_SLC1_TOHOST_BIT3_INT_ST_S)
+#define SLCHOST_SLC1_TOHOST_BIT3_INT_ST_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT3_INT_ST_S  3
+/** SLCHOST_SLC1_TOHOST_BIT4_INT_ST : RO; bitpos: [4]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT4_INT_ST    (BIT(4))
+#define SLCHOST_SLC1_TOHOST_BIT4_INT_ST_M  (SLCHOST_SLC1_TOHOST_BIT4_INT_ST_V << SLCHOST_SLC1_TOHOST_BIT4_INT_ST_S)
+#define SLCHOST_SLC1_TOHOST_BIT4_INT_ST_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT4_INT_ST_S  4
+/** SLCHOST_SLC1_TOHOST_BIT5_INT_ST : RO; bitpos: [5]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT5_INT_ST    (BIT(5))
+#define SLCHOST_SLC1_TOHOST_BIT5_INT_ST_M  (SLCHOST_SLC1_TOHOST_BIT5_INT_ST_V << SLCHOST_SLC1_TOHOST_BIT5_INT_ST_S)
+#define SLCHOST_SLC1_TOHOST_BIT5_INT_ST_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT5_INT_ST_S  5
+/** SLCHOST_SLC1_TOHOST_BIT6_INT_ST : RO; bitpos: [6]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT6_INT_ST    (BIT(6))
+#define SLCHOST_SLC1_TOHOST_BIT6_INT_ST_M  (SLCHOST_SLC1_TOHOST_BIT6_INT_ST_V << SLCHOST_SLC1_TOHOST_BIT6_INT_ST_S)
+#define SLCHOST_SLC1_TOHOST_BIT6_INT_ST_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT6_INT_ST_S  6
+/** SLCHOST_SLC1_TOHOST_BIT7_INT_ST : RO; bitpos: [7]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT7_INT_ST    (BIT(7))
+#define SLCHOST_SLC1_TOHOST_BIT7_INT_ST_M  (SLCHOST_SLC1_TOHOST_BIT7_INT_ST_V << SLCHOST_SLC1_TOHOST_BIT7_INT_ST_S)
+#define SLCHOST_SLC1_TOHOST_BIT7_INT_ST_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT7_INT_ST_S  7
+/** SLCHOST_SLC1_TOKEN0_1TO0_INT_ST : RO; bitpos: [8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOKEN0_1TO0_INT_ST    (BIT(8))
+#define SLCHOST_SLC1_TOKEN0_1TO0_INT_ST_M  (SLCHOST_SLC1_TOKEN0_1TO0_INT_ST_V << SLCHOST_SLC1_TOKEN0_1TO0_INT_ST_S)
+#define SLCHOST_SLC1_TOKEN0_1TO0_INT_ST_V  0x00000001U
+#define SLCHOST_SLC1_TOKEN0_1TO0_INT_ST_S  8
+/** SLCHOST_SLC1_TOKEN1_1TO0_INT_ST : RO; bitpos: [9]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOKEN1_1TO0_INT_ST    (BIT(9))
+#define SLCHOST_SLC1_TOKEN1_1TO0_INT_ST_M  (SLCHOST_SLC1_TOKEN1_1TO0_INT_ST_V << SLCHOST_SLC1_TOKEN1_1TO0_INT_ST_S)
+#define SLCHOST_SLC1_TOKEN1_1TO0_INT_ST_V  0x00000001U
+#define SLCHOST_SLC1_TOKEN1_1TO0_INT_ST_S  9
+/** SLCHOST_SLC1_TOKEN0_0TO1_INT_ST : RO; bitpos: [10]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOKEN0_0TO1_INT_ST    (BIT(10))
+#define SLCHOST_SLC1_TOKEN0_0TO1_INT_ST_M  (SLCHOST_SLC1_TOKEN0_0TO1_INT_ST_V << SLCHOST_SLC1_TOKEN0_0TO1_INT_ST_S)
+#define SLCHOST_SLC1_TOKEN0_0TO1_INT_ST_V  0x00000001U
+#define SLCHOST_SLC1_TOKEN0_0TO1_INT_ST_S  10
+/** SLCHOST_SLC1_TOKEN1_0TO1_INT_ST : RO; bitpos: [11]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOKEN1_0TO1_INT_ST    (BIT(11))
+#define SLCHOST_SLC1_TOKEN1_0TO1_INT_ST_M  (SLCHOST_SLC1_TOKEN1_0TO1_INT_ST_V << SLCHOST_SLC1_TOKEN1_0TO1_INT_ST_S)
+#define SLCHOST_SLC1_TOKEN1_0TO1_INT_ST_V  0x00000001U
+#define SLCHOST_SLC1_TOKEN1_0TO1_INT_ST_S  11
+/** SLCHOST_SLC1HOST_RX_SOF_INT_ST : RO; bitpos: [12]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_RX_SOF_INT_ST    (BIT(12))
+#define SLCHOST_SLC1HOST_RX_SOF_INT_ST_M  (SLCHOST_SLC1HOST_RX_SOF_INT_ST_V << SLCHOST_SLC1HOST_RX_SOF_INT_ST_S)
+#define SLCHOST_SLC1HOST_RX_SOF_INT_ST_V  0x00000001U
+#define SLCHOST_SLC1HOST_RX_SOF_INT_ST_S  12
+/** SLCHOST_SLC1HOST_RX_EOF_INT_ST : RO; bitpos: [13]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_RX_EOF_INT_ST    (BIT(13))
+#define SLCHOST_SLC1HOST_RX_EOF_INT_ST_M  (SLCHOST_SLC1HOST_RX_EOF_INT_ST_V << SLCHOST_SLC1HOST_RX_EOF_INT_ST_S)
+#define SLCHOST_SLC1HOST_RX_EOF_INT_ST_V  0x00000001U
+#define SLCHOST_SLC1HOST_RX_EOF_INT_ST_S  13
+/** SLCHOST_SLC1HOST_RX_START_INT_ST : RO; bitpos: [14]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_RX_START_INT_ST    (BIT(14))
+#define SLCHOST_SLC1HOST_RX_START_INT_ST_M  (SLCHOST_SLC1HOST_RX_START_INT_ST_V << SLCHOST_SLC1HOST_RX_START_INT_ST_S)
+#define SLCHOST_SLC1HOST_RX_START_INT_ST_V  0x00000001U
+#define SLCHOST_SLC1HOST_RX_START_INT_ST_S  14
+/** SLCHOST_SLC1HOST_TX_START_INT_ST : RO; bitpos: [15]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_TX_START_INT_ST    (BIT(15))
+#define SLCHOST_SLC1HOST_TX_START_INT_ST_M  (SLCHOST_SLC1HOST_TX_START_INT_ST_V << SLCHOST_SLC1HOST_TX_START_INT_ST_S)
+#define SLCHOST_SLC1HOST_TX_START_INT_ST_V  0x00000001U
+#define SLCHOST_SLC1HOST_TX_START_INT_ST_S  15
+/** SLCHOST_SLC1_RX_UDF_INT_ST : RO; bitpos: [16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_RX_UDF_INT_ST    (BIT(16))
+#define SLCHOST_SLC1_RX_UDF_INT_ST_M  (SLCHOST_SLC1_RX_UDF_INT_ST_V << SLCHOST_SLC1_RX_UDF_INT_ST_S)
+#define SLCHOST_SLC1_RX_UDF_INT_ST_V  0x00000001U
+#define SLCHOST_SLC1_RX_UDF_INT_ST_S  16
+/** SLCHOST_SLC1_TX_OVF_INT_ST : RO; bitpos: [17]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TX_OVF_INT_ST    (BIT(17))
+#define SLCHOST_SLC1_TX_OVF_INT_ST_M  (SLCHOST_SLC1_TX_OVF_INT_ST_V << SLCHOST_SLC1_TX_OVF_INT_ST_S)
+#define SLCHOST_SLC1_TX_OVF_INT_ST_V  0x00000001U
+#define SLCHOST_SLC1_TX_OVF_INT_ST_S  17
+/** SLCHOST_SLC1_RX_PF_VALID_INT_ST : RO; bitpos: [18]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_RX_PF_VALID_INT_ST    (BIT(18))
+#define SLCHOST_SLC1_RX_PF_VALID_INT_ST_M  (SLCHOST_SLC1_RX_PF_VALID_INT_ST_V << SLCHOST_SLC1_RX_PF_VALID_INT_ST_S)
+#define SLCHOST_SLC1_RX_PF_VALID_INT_ST_V  0x00000001U
+#define SLCHOST_SLC1_RX_PF_VALID_INT_ST_S  18
+/** SLCHOST_SLC1_EXT_BIT0_INT_ST : RO; bitpos: [19]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_EXT_BIT0_INT_ST    (BIT(19))
+#define SLCHOST_SLC1_EXT_BIT0_INT_ST_M  (SLCHOST_SLC1_EXT_BIT0_INT_ST_V << SLCHOST_SLC1_EXT_BIT0_INT_ST_S)
+#define SLCHOST_SLC1_EXT_BIT0_INT_ST_V  0x00000001U
+#define SLCHOST_SLC1_EXT_BIT0_INT_ST_S  19
+/** SLCHOST_SLC1_EXT_BIT1_INT_ST : RO; bitpos: [20]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_EXT_BIT1_INT_ST    (BIT(20))
+#define SLCHOST_SLC1_EXT_BIT1_INT_ST_M  (SLCHOST_SLC1_EXT_BIT1_INT_ST_V << SLCHOST_SLC1_EXT_BIT1_INT_ST_S)
+#define SLCHOST_SLC1_EXT_BIT1_INT_ST_V  0x00000001U
+#define SLCHOST_SLC1_EXT_BIT1_INT_ST_S  20
+/** SLCHOST_SLC1_EXT_BIT2_INT_ST : RO; bitpos: [21]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_EXT_BIT2_INT_ST    (BIT(21))
+#define SLCHOST_SLC1_EXT_BIT2_INT_ST_M  (SLCHOST_SLC1_EXT_BIT2_INT_ST_V << SLCHOST_SLC1_EXT_BIT2_INT_ST_S)
+#define SLCHOST_SLC1_EXT_BIT2_INT_ST_V  0x00000001U
+#define SLCHOST_SLC1_EXT_BIT2_INT_ST_S  21
+/** SLCHOST_SLC1_EXT_BIT3_INT_ST : RO; bitpos: [22]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_EXT_BIT3_INT_ST    (BIT(22))
+#define SLCHOST_SLC1_EXT_BIT3_INT_ST_M  (SLCHOST_SLC1_EXT_BIT3_INT_ST_V << SLCHOST_SLC1_EXT_BIT3_INT_ST_S)
+#define SLCHOST_SLC1_EXT_BIT3_INT_ST_V  0x00000001U
+#define SLCHOST_SLC1_EXT_BIT3_INT_ST_S  22
+/** SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_ST : RO; bitpos: [23]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_ST    (BIT(23))
+#define SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_ST_M  (SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_ST_V << SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_ST_S)
+#define SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_ST_V  0x00000001U
+#define SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_ST_S  23
+/** SLCHOST_SLC1_HOST_RD_RETRY_INT_ST : RO; bitpos: [24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_HOST_RD_RETRY_INT_ST    (BIT(24))
+#define SLCHOST_SLC1_HOST_RD_RETRY_INT_ST_M  (SLCHOST_SLC1_HOST_RD_RETRY_INT_ST_V << SLCHOST_SLC1_HOST_RD_RETRY_INT_ST_S)
+#define SLCHOST_SLC1_HOST_RD_RETRY_INT_ST_V  0x00000001U
+#define SLCHOST_SLC1_HOST_RD_RETRY_INT_ST_S  24
+/** SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_ST : RO; bitpos: [25]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_ST    (BIT(25))
+#define SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_ST_M  (SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_ST_V << SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_ST_S)
+#define SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_ST_V  0x00000001U
+#define SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_ST_S  25
+
+/** SLCHOST_PKT_LEN_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_PKT_LEN_REG (DR_REG_SLCHOST_BASE + 0x60)
+/** SLCHOST_HOSTSLCHOST_SLC0_LEN : RO; bitpos: [19:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN    0x000FFFFFU
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN_M  (SLCHOST_HOSTSLCHOST_SLC0_LEN_V << SLCHOST_HOSTSLCHOST_SLC0_LEN_S)
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN_V  0x000FFFFFU
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN_S  0
+/** SLCHOST_HOSTSLCHOST_SLC0_LEN_CHECK : RO; bitpos: [31:20]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN_CHECK    0x00000FFFU
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN_CHECK_M  (SLCHOST_HOSTSLCHOST_SLC0_LEN_CHECK_V << SLCHOST_HOSTSLCHOST_SLC0_LEN_CHECK_S)
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN_CHECK_V  0x00000FFFU
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN_CHECK_S  20
+
+/** SLCHOST_STATE_W0_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_STATE_W0_REG (DR_REG_SLCHOST_BASE + 0x64)
+/** SLCHOST_SLCHOST_STATE0 : RO; bitpos: [7:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_STATE0    0x000000FFU
+#define SLCHOST_SLCHOST_STATE0_M  (SLCHOST_SLCHOST_STATE0_V << SLCHOST_SLCHOST_STATE0_S)
+#define SLCHOST_SLCHOST_STATE0_V  0x000000FFU
+#define SLCHOST_SLCHOST_STATE0_S  0
+/** SLCHOST_SLCHOST_STATE1 : RO; bitpos: [15:8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_STATE1    0x000000FFU
+#define SLCHOST_SLCHOST_STATE1_M  (SLCHOST_SLCHOST_STATE1_V << SLCHOST_SLCHOST_STATE1_S)
+#define SLCHOST_SLCHOST_STATE1_V  0x000000FFU
+#define SLCHOST_SLCHOST_STATE1_S  8
+/** SLCHOST_SLCHOST_STATE2 : RO; bitpos: [23:16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_STATE2    0x000000FFU
+#define SLCHOST_SLCHOST_STATE2_M  (SLCHOST_SLCHOST_STATE2_V << SLCHOST_SLCHOST_STATE2_S)
+#define SLCHOST_SLCHOST_STATE2_V  0x000000FFU
+#define SLCHOST_SLCHOST_STATE2_S  16
+/** SLCHOST_SLCHOST_STATE3 : RO; bitpos: [31:24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_STATE3    0x000000FFU
+#define SLCHOST_SLCHOST_STATE3_M  (SLCHOST_SLCHOST_STATE3_V << SLCHOST_SLCHOST_STATE3_S)
+#define SLCHOST_SLCHOST_STATE3_V  0x000000FFU
+#define SLCHOST_SLCHOST_STATE3_S  24
+
+/** SLCHOST_STATE_W1_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_STATE_W1_REG (DR_REG_SLCHOST_BASE + 0x68)
+/** SLCHOST_SLCHOST_STATE4 : RO; bitpos: [7:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_STATE4    0x000000FFU
+#define SLCHOST_SLCHOST_STATE4_M  (SLCHOST_SLCHOST_STATE4_V << SLCHOST_SLCHOST_STATE4_S)
+#define SLCHOST_SLCHOST_STATE4_V  0x000000FFU
+#define SLCHOST_SLCHOST_STATE4_S  0
+/** SLCHOST_SLCHOST_STATE5 : RO; bitpos: [15:8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_STATE5    0x000000FFU
+#define SLCHOST_SLCHOST_STATE5_M  (SLCHOST_SLCHOST_STATE5_V << SLCHOST_SLCHOST_STATE5_S)
+#define SLCHOST_SLCHOST_STATE5_V  0x000000FFU
+#define SLCHOST_SLCHOST_STATE5_S  8
+/** SLCHOST_SLCHOST_STATE6 : RO; bitpos: [23:16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_STATE6    0x000000FFU
+#define SLCHOST_SLCHOST_STATE6_M  (SLCHOST_SLCHOST_STATE6_V << SLCHOST_SLCHOST_STATE6_S)
+#define SLCHOST_SLCHOST_STATE6_V  0x000000FFU
+#define SLCHOST_SLCHOST_STATE6_S  16
+/** SLCHOST_SLCHOST_STATE7 : RO; bitpos: [31:24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_STATE7    0x000000FFU
+#define SLCHOST_SLCHOST_STATE7_M  (SLCHOST_SLCHOST_STATE7_V << SLCHOST_SLCHOST_STATE7_S)
+#define SLCHOST_SLCHOST_STATE7_V  0x000000FFU
+#define SLCHOST_SLCHOST_STATE7_S  24
+
+/** SLCHOST_CONF_W0_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_CONF_W0_REG (DR_REG_SLCHOST_BASE + 0x6c)
+/** SLCHOST_SLCHOST_CONF0 : R/W; bitpos: [7:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF0    0x000000FFU
+#define SLCHOST_SLCHOST_CONF0_M  (SLCHOST_SLCHOST_CONF0_V << SLCHOST_SLCHOST_CONF0_S)
+#define SLCHOST_SLCHOST_CONF0_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF0_S  0
+/** SLCHOST_SLCHOST_CONF1 : R/W; bitpos: [15:8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF1    0x000000FFU
+#define SLCHOST_SLCHOST_CONF1_M  (SLCHOST_SLCHOST_CONF1_V << SLCHOST_SLCHOST_CONF1_S)
+#define SLCHOST_SLCHOST_CONF1_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF1_S  8
+/** SLCHOST_SLCHOST_CONF2 : R/W; bitpos: [23:16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF2    0x000000FFU
+#define SLCHOST_SLCHOST_CONF2_M  (SLCHOST_SLCHOST_CONF2_V << SLCHOST_SLCHOST_CONF2_S)
+#define SLCHOST_SLCHOST_CONF2_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF2_S  16
+/** SLCHOST_SLCHOST_CONF3 : R/W; bitpos: [31:24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF3    0x000000FFU
+#define SLCHOST_SLCHOST_CONF3_M  (SLCHOST_SLCHOST_CONF3_V << SLCHOST_SLCHOST_CONF3_S)
+#define SLCHOST_SLCHOST_CONF3_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF3_S  24
+
+/** SLCHOST_CONF_W1_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_CONF_W1_REG (DR_REG_SLCHOST_BASE + 0x70)
+/** SLCHOST_SLCHOST_CONF4 : R/W; bitpos: [7:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF4    0x000000FFU
+#define SLCHOST_SLCHOST_CONF4_M  (SLCHOST_SLCHOST_CONF4_V << SLCHOST_SLCHOST_CONF4_S)
+#define SLCHOST_SLCHOST_CONF4_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF4_S  0
+/** SLCHOST_SLCHOST_CONF5 : R/W; bitpos: [15:8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF5    0x000000FFU
+#define SLCHOST_SLCHOST_CONF5_M  (SLCHOST_SLCHOST_CONF5_V << SLCHOST_SLCHOST_CONF5_S)
+#define SLCHOST_SLCHOST_CONF5_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF5_S  8
+/** SLCHOST_SLCHOST_CONF6 : R/W; bitpos: [23:16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF6    0x000000FFU
+#define SLCHOST_SLCHOST_CONF6_M  (SLCHOST_SLCHOST_CONF6_V << SLCHOST_SLCHOST_CONF6_S)
+#define SLCHOST_SLCHOST_CONF6_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF6_S  16
+/** SLCHOST_SLCHOST_CONF7 : R/W; bitpos: [31:24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF7    0x000000FFU
+#define SLCHOST_SLCHOST_CONF7_M  (SLCHOST_SLCHOST_CONF7_V << SLCHOST_SLCHOST_CONF7_S)
+#define SLCHOST_SLCHOST_CONF7_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF7_S  24
+
+/** SLCHOST_CONF_W2_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_CONF_W2_REG (DR_REG_SLCHOST_BASE + 0x74)
+/** SLCHOST_SLCHOST_CONF8 : R/W; bitpos: [7:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF8    0x000000FFU
+#define SLCHOST_SLCHOST_CONF8_M  (SLCHOST_SLCHOST_CONF8_V << SLCHOST_SLCHOST_CONF8_S)
+#define SLCHOST_SLCHOST_CONF8_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF8_S  0
+/** SLCHOST_SLCHOST_CONF9 : R/W; bitpos: [15:8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF9    0x000000FFU
+#define SLCHOST_SLCHOST_CONF9_M  (SLCHOST_SLCHOST_CONF9_V << SLCHOST_SLCHOST_CONF9_S)
+#define SLCHOST_SLCHOST_CONF9_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF9_S  8
+/** SLCHOST_SLCHOST_CONF10 : R/W; bitpos: [23:16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF10    0x000000FFU
+#define SLCHOST_SLCHOST_CONF10_M  (SLCHOST_SLCHOST_CONF10_V << SLCHOST_SLCHOST_CONF10_S)
+#define SLCHOST_SLCHOST_CONF10_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF10_S  16
+/** SLCHOST_SLCHOST_CONF11 : R/W; bitpos: [31:24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF11    0x000000FFU
+#define SLCHOST_SLCHOST_CONF11_M  (SLCHOST_SLCHOST_CONF11_V << SLCHOST_SLCHOST_CONF11_S)
+#define SLCHOST_SLCHOST_CONF11_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF11_S  24
+
+/** SLCHOST_CONF_W3_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_CONF_W3_REG (DR_REG_SLCHOST_BASE + 0x78)
+/** SLCHOST_SLCHOST_CONF12 : R/W; bitpos: [7:0]; default: 192;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF12    0x000000FFU
+#define SLCHOST_SLCHOST_CONF12_M  (SLCHOST_SLCHOST_CONF12_V << SLCHOST_SLCHOST_CONF12_S)
+#define SLCHOST_SLCHOST_CONF12_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF12_S  0
+/** SLCHOST_SLCHOST_CONF13 : R/W; bitpos: [15:8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF13    0x000000FFU
+#define SLCHOST_SLCHOST_CONF13_M  (SLCHOST_SLCHOST_CONF13_V << SLCHOST_SLCHOST_CONF13_S)
+#define SLCHOST_SLCHOST_CONF13_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF13_S  8
+/** SLCHOST_SLCHOST_CONF14 : R/W; bitpos: [23:16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF14    0x000000FFU
+#define SLCHOST_SLCHOST_CONF14_M  (SLCHOST_SLCHOST_CONF14_V << SLCHOST_SLCHOST_CONF14_S)
+#define SLCHOST_SLCHOST_CONF14_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF14_S  16
+/** SLCHOST_SLCHOST_CONF15 : R/W; bitpos: [31:24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF15    0x000000FFU
+#define SLCHOST_SLCHOST_CONF15_M  (SLCHOST_SLCHOST_CONF15_V << SLCHOST_SLCHOST_CONF15_S)
+#define SLCHOST_SLCHOST_CONF15_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF15_S  24
+
+/** SLCHOST_CONF_W4_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_CONF_W4_REG (DR_REG_SLCHOST_BASE + 0x7c)
+/** SLCHOST_SLCHOST_CONF16 : R/W; bitpos: [7:0]; default: 255;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF16    0x000000FFU
+#define SLCHOST_SLCHOST_CONF16_M  (SLCHOST_SLCHOST_CONF16_V << SLCHOST_SLCHOST_CONF16_S)
+#define SLCHOST_SLCHOST_CONF16_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF16_S  0
+/** SLCHOST_SLCHOST_CONF17 : R/W; bitpos: [15:8]; default: 1;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF17    0x000000FFU
+#define SLCHOST_SLCHOST_CONF17_M  (SLCHOST_SLCHOST_CONF17_V << SLCHOST_SLCHOST_CONF17_S)
+#define SLCHOST_SLCHOST_CONF17_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF17_S  8
+/** SLCHOST_SLCHOST_CONF18 : R/W; bitpos: [23:16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF18    0x000000FFU
+#define SLCHOST_SLCHOST_CONF18_M  (SLCHOST_SLCHOST_CONF18_V << SLCHOST_SLCHOST_CONF18_S)
+#define SLCHOST_SLCHOST_CONF18_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF18_S  16
+/** SLCHOST_SLCHOST_CONF19 : R/W; bitpos: [31:24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF19    0x000000FFU
+#define SLCHOST_SLCHOST_CONF19_M  (SLCHOST_SLCHOST_CONF19_V << SLCHOST_SLCHOST_CONF19_S)
+#define SLCHOST_SLCHOST_CONF19_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF19_S  24
+
+/** SLCHOST_CONF_W5_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_CONF_W5_REG (DR_REG_SLCHOST_BASE + 0x80)
+/** SLCHOST_SLCHOST_CONF20 : R/W; bitpos: [7:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF20    0x000000FFU
+#define SLCHOST_SLCHOST_CONF20_M  (SLCHOST_SLCHOST_CONF20_V << SLCHOST_SLCHOST_CONF20_S)
+#define SLCHOST_SLCHOST_CONF20_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF20_S  0
+/** SLCHOST_SLCHOST_CONF21 : R/W; bitpos: [15:8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF21    0x000000FFU
+#define SLCHOST_SLCHOST_CONF21_M  (SLCHOST_SLCHOST_CONF21_V << SLCHOST_SLCHOST_CONF21_S)
+#define SLCHOST_SLCHOST_CONF21_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF21_S  8
+/** SLCHOST_SLCHOST_CONF22 : R/W; bitpos: [23:16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF22    0x000000FFU
+#define SLCHOST_SLCHOST_CONF22_M  (SLCHOST_SLCHOST_CONF22_V << SLCHOST_SLCHOST_CONF22_S)
+#define SLCHOST_SLCHOST_CONF22_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF22_S  16
+/** SLCHOST_SLCHOST_CONF23 : R/W; bitpos: [31:24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF23    0x000000FFU
+#define SLCHOST_SLCHOST_CONF23_M  (SLCHOST_SLCHOST_CONF23_V << SLCHOST_SLCHOST_CONF23_S)
+#define SLCHOST_SLCHOST_CONF23_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF23_S  24
+
+/** SLCHOST_WIN_CMD_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_WIN_CMD_REG (DR_REG_SLCHOST_BASE + 0x84)
+/** SLCHOST_SLCHOST_WIN_CMD : R/W; bitpos: [15:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_WIN_CMD    0x0000FFFFU
+#define SLCHOST_SLCHOST_WIN_CMD_M  (SLCHOST_SLCHOST_WIN_CMD_V << SLCHOST_SLCHOST_WIN_CMD_S)
+#define SLCHOST_SLCHOST_WIN_CMD_V  0x0000FFFFU
+#define SLCHOST_SLCHOST_WIN_CMD_S  0
+
+/** SLCHOST_CONF_W6_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_CONF_W6_REG (DR_REG_SLCHOST_BASE + 0x88)
+/** SLCHOST_SLCHOST_CONF24 : R/W; bitpos: [7:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF24    0x000000FFU
+#define SLCHOST_SLCHOST_CONF24_M  (SLCHOST_SLCHOST_CONF24_V << SLCHOST_SLCHOST_CONF24_S)
+#define SLCHOST_SLCHOST_CONF24_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF24_S  0
+/** SLCHOST_SLCHOST_CONF25 : R/W; bitpos: [15:8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF25    0x000000FFU
+#define SLCHOST_SLCHOST_CONF25_M  (SLCHOST_SLCHOST_CONF25_V << SLCHOST_SLCHOST_CONF25_S)
+#define SLCHOST_SLCHOST_CONF25_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF25_S  8
+/** SLCHOST_SLCHOST_CONF26 : R/W; bitpos: [23:16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF26    0x000000FFU
+#define SLCHOST_SLCHOST_CONF26_M  (SLCHOST_SLCHOST_CONF26_V << SLCHOST_SLCHOST_CONF26_S)
+#define SLCHOST_SLCHOST_CONF26_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF26_S  16
+/** SLCHOST_SLCHOST_CONF27 : R/W; bitpos: [31:24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF27    0x000000FFU
+#define SLCHOST_SLCHOST_CONF27_M  (SLCHOST_SLCHOST_CONF27_V << SLCHOST_SLCHOST_CONF27_S)
+#define SLCHOST_SLCHOST_CONF27_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF27_S  24
+
+/** SLCHOST_CONF_W7_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_CONF_W7_REG (DR_REG_SLCHOST_BASE + 0x8c)
+/** SLCHOST_SLCHOST_CONF28 : R/W; bitpos: [7:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF28    0x000000FFU
+#define SLCHOST_SLCHOST_CONF28_M  (SLCHOST_SLCHOST_CONF28_V << SLCHOST_SLCHOST_CONF28_S)
+#define SLCHOST_SLCHOST_CONF28_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF28_S  0
+/** SLCHOST_SLCHOST_CONF29 : R/W; bitpos: [15:8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF29    0x000000FFU
+#define SLCHOST_SLCHOST_CONF29_M  (SLCHOST_SLCHOST_CONF29_V << SLCHOST_SLCHOST_CONF29_S)
+#define SLCHOST_SLCHOST_CONF29_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF29_S  8
+/** SLCHOST_SLCHOST_CONF30 : R/W; bitpos: [23:16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF30    0x000000FFU
+#define SLCHOST_SLCHOST_CONF30_M  (SLCHOST_SLCHOST_CONF30_V << SLCHOST_SLCHOST_CONF30_S)
+#define SLCHOST_SLCHOST_CONF30_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF30_S  16
+/** SLCHOST_SLCHOST_CONF31 : R/W; bitpos: [31:24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF31    0x000000FFU
+#define SLCHOST_SLCHOST_CONF31_M  (SLCHOST_SLCHOST_CONF31_V << SLCHOST_SLCHOST_CONF31_S)
+#define SLCHOST_SLCHOST_CONF31_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF31_S  24
+
+/** SLCHOST_PKT_LEN0_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_PKT_LEN0_REG (DR_REG_SLCHOST_BASE + 0x90)
+/** SLCHOST_HOSTSLCHOST_SLC0_LEN0 : RO; bitpos: [19:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN0    0x000FFFFFU
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN0_M  (SLCHOST_HOSTSLCHOST_SLC0_LEN0_V << SLCHOST_HOSTSLCHOST_SLC0_LEN0_S)
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN0_V  0x000FFFFFU
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN0_S  0
+/** SLCHOST_HOSTSLCHOST_SLC0_LEN0_CHECK : RO; bitpos: [31:20]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN0_CHECK    0x00000FFFU
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN0_CHECK_M  (SLCHOST_HOSTSLCHOST_SLC0_LEN0_CHECK_V << SLCHOST_HOSTSLCHOST_SLC0_LEN0_CHECK_S)
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN0_CHECK_V  0x00000FFFU
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN0_CHECK_S  20
+
+/** SLCHOST_PKT_LEN1_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_PKT_LEN1_REG (DR_REG_SLCHOST_BASE + 0x94)
+/** SLCHOST_HOSTSLCHOST_SLC0_LEN1 : RO; bitpos: [19:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN1    0x000FFFFFU
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN1_M  (SLCHOST_HOSTSLCHOST_SLC0_LEN1_V << SLCHOST_HOSTSLCHOST_SLC0_LEN1_S)
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN1_V  0x000FFFFFU
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN1_S  0
+/** SLCHOST_HOSTSLCHOST_SLC0_LEN1_CHECK : RO; bitpos: [31:20]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN1_CHECK    0x00000FFFU
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN1_CHECK_M  (SLCHOST_HOSTSLCHOST_SLC0_LEN1_CHECK_V << SLCHOST_HOSTSLCHOST_SLC0_LEN1_CHECK_S)
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN1_CHECK_V  0x00000FFFU
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN1_CHECK_S  20
+
+/** SLCHOST_PKT_LEN2_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_PKT_LEN2_REG (DR_REG_SLCHOST_BASE + 0x98)
+/** SLCHOST_HOSTSLCHOST_SLC0_LEN2 : RO; bitpos: [19:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN2    0x000FFFFFU
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN2_M  (SLCHOST_HOSTSLCHOST_SLC0_LEN2_V << SLCHOST_HOSTSLCHOST_SLC0_LEN2_S)
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN2_V  0x000FFFFFU
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN2_S  0
+/** SLCHOST_HOSTSLCHOST_SLC0_LEN2_CHECK : RO; bitpos: [31:20]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN2_CHECK    0x00000FFFU
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN2_CHECK_M  (SLCHOST_HOSTSLCHOST_SLC0_LEN2_CHECK_V << SLCHOST_HOSTSLCHOST_SLC0_LEN2_CHECK_S)
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN2_CHECK_V  0x00000FFFU
+#define SLCHOST_HOSTSLCHOST_SLC0_LEN2_CHECK_S  20
+
+/** SLCHOST_CONF_W8_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_CONF_W8_REG (DR_REG_SLCHOST_BASE + 0x9c)
+/** SLCHOST_SLCHOST_CONF32 : R/W; bitpos: [7:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF32    0x000000FFU
+#define SLCHOST_SLCHOST_CONF32_M  (SLCHOST_SLCHOST_CONF32_V << SLCHOST_SLCHOST_CONF32_S)
+#define SLCHOST_SLCHOST_CONF32_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF32_S  0
+/** SLCHOST_SLCHOST_CONF33 : R/W; bitpos: [15:8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF33    0x000000FFU
+#define SLCHOST_SLCHOST_CONF33_M  (SLCHOST_SLCHOST_CONF33_V << SLCHOST_SLCHOST_CONF33_S)
+#define SLCHOST_SLCHOST_CONF33_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF33_S  8
+/** SLCHOST_SLCHOST_CONF34 : R/W; bitpos: [23:16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF34    0x000000FFU
+#define SLCHOST_SLCHOST_CONF34_M  (SLCHOST_SLCHOST_CONF34_V << SLCHOST_SLCHOST_CONF34_S)
+#define SLCHOST_SLCHOST_CONF34_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF34_S  16
+/** SLCHOST_SLCHOST_CONF35 : R/W; bitpos: [31:24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF35    0x000000FFU
+#define SLCHOST_SLCHOST_CONF35_M  (SLCHOST_SLCHOST_CONF35_V << SLCHOST_SLCHOST_CONF35_S)
+#define SLCHOST_SLCHOST_CONF35_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF35_S  24
+
+/** SLCHOST_CONF_W9_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_CONF_W9_REG (DR_REG_SLCHOST_BASE + 0xa0)
+/** SLCHOST_SLCHOST_CONF36 : R/W; bitpos: [7:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF36    0x000000FFU
+#define SLCHOST_SLCHOST_CONF36_M  (SLCHOST_SLCHOST_CONF36_V << SLCHOST_SLCHOST_CONF36_S)
+#define SLCHOST_SLCHOST_CONF36_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF36_S  0
+/** SLCHOST_SLCHOST_CONF37 : R/W; bitpos: [15:8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF37    0x000000FFU
+#define SLCHOST_SLCHOST_CONF37_M  (SLCHOST_SLCHOST_CONF37_V << SLCHOST_SLCHOST_CONF37_S)
+#define SLCHOST_SLCHOST_CONF37_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF37_S  8
+/** SLCHOST_SLCHOST_CONF38 : R/W; bitpos: [23:16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF38    0x000000FFU
+#define SLCHOST_SLCHOST_CONF38_M  (SLCHOST_SLCHOST_CONF38_V << SLCHOST_SLCHOST_CONF38_S)
+#define SLCHOST_SLCHOST_CONF38_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF38_S  16
+/** SLCHOST_SLCHOST_CONF39 : R/W; bitpos: [31:24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF39    0x000000FFU
+#define SLCHOST_SLCHOST_CONF39_M  (SLCHOST_SLCHOST_CONF39_V << SLCHOST_SLCHOST_CONF39_S)
+#define SLCHOST_SLCHOST_CONF39_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF39_S  24
+
+/** SLCHOST_CONF_W10_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_CONF_W10_REG (DR_REG_SLCHOST_BASE + 0xa4)
+/** SLCHOST_SLCHOST_CONF40 : R/W; bitpos: [7:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF40    0x000000FFU
+#define SLCHOST_SLCHOST_CONF40_M  (SLCHOST_SLCHOST_CONF40_V << SLCHOST_SLCHOST_CONF40_S)
+#define SLCHOST_SLCHOST_CONF40_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF40_S  0
+/** SLCHOST_SLCHOST_CONF41 : R/W; bitpos: [15:8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF41    0x000000FFU
+#define SLCHOST_SLCHOST_CONF41_M  (SLCHOST_SLCHOST_CONF41_V << SLCHOST_SLCHOST_CONF41_S)
+#define SLCHOST_SLCHOST_CONF41_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF41_S  8
+/** SLCHOST_SLCHOST_CONF42 : R/W; bitpos: [23:16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF42    0x000000FFU
+#define SLCHOST_SLCHOST_CONF42_M  (SLCHOST_SLCHOST_CONF42_V << SLCHOST_SLCHOST_CONF42_S)
+#define SLCHOST_SLCHOST_CONF42_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF42_S  16
+/** SLCHOST_SLCHOST_CONF43 : R/W; bitpos: [31:24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF43    0x000000FFU
+#define SLCHOST_SLCHOST_CONF43_M  (SLCHOST_SLCHOST_CONF43_V << SLCHOST_SLCHOST_CONF43_S)
+#define SLCHOST_SLCHOST_CONF43_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF43_S  24
+
+/** SLCHOST_CONF_W11_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_CONF_W11_REG (DR_REG_SLCHOST_BASE + 0xa8)
+/** SLCHOST_SLCHOST_CONF44 : R/W; bitpos: [7:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF44    0x000000FFU
+#define SLCHOST_SLCHOST_CONF44_M  (SLCHOST_SLCHOST_CONF44_V << SLCHOST_SLCHOST_CONF44_S)
+#define SLCHOST_SLCHOST_CONF44_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF44_S  0
+/** SLCHOST_SLCHOST_CONF45 : R/W; bitpos: [15:8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF45    0x000000FFU
+#define SLCHOST_SLCHOST_CONF45_M  (SLCHOST_SLCHOST_CONF45_V << SLCHOST_SLCHOST_CONF45_S)
+#define SLCHOST_SLCHOST_CONF45_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF45_S  8
+/** SLCHOST_SLCHOST_CONF46 : R/W; bitpos: [23:16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF46    0x000000FFU
+#define SLCHOST_SLCHOST_CONF46_M  (SLCHOST_SLCHOST_CONF46_V << SLCHOST_SLCHOST_CONF46_S)
+#define SLCHOST_SLCHOST_CONF46_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF46_S  16
+/** SLCHOST_SLCHOST_CONF47 : R/W; bitpos: [31:24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF47    0x000000FFU
+#define SLCHOST_SLCHOST_CONF47_M  (SLCHOST_SLCHOST_CONF47_V << SLCHOST_SLCHOST_CONF47_S)
+#define SLCHOST_SLCHOST_CONF47_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF47_S  24
+
+/** SLCHOST_CONF_W12_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_CONF_W12_REG (DR_REG_SLCHOST_BASE + 0xac)
+/** SLCHOST_SLCHOST_CONF48 : R/W; bitpos: [7:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF48    0x000000FFU
+#define SLCHOST_SLCHOST_CONF48_M  (SLCHOST_SLCHOST_CONF48_V << SLCHOST_SLCHOST_CONF48_S)
+#define SLCHOST_SLCHOST_CONF48_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF48_S  0
+/** SLCHOST_SLCHOST_CONF49 : R/W; bitpos: [15:8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF49    0x000000FFU
+#define SLCHOST_SLCHOST_CONF49_M  (SLCHOST_SLCHOST_CONF49_V << SLCHOST_SLCHOST_CONF49_S)
+#define SLCHOST_SLCHOST_CONF49_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF49_S  8
+/** SLCHOST_SLCHOST_CONF50 : R/W; bitpos: [23:16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF50    0x000000FFU
+#define SLCHOST_SLCHOST_CONF50_M  (SLCHOST_SLCHOST_CONF50_V << SLCHOST_SLCHOST_CONF50_S)
+#define SLCHOST_SLCHOST_CONF50_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF50_S  16
+/** SLCHOST_SLCHOST_CONF51 : R/W; bitpos: [31:24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF51    0x000000FFU
+#define SLCHOST_SLCHOST_CONF51_M  (SLCHOST_SLCHOST_CONF51_V << SLCHOST_SLCHOST_CONF51_S)
+#define SLCHOST_SLCHOST_CONF51_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF51_S  24
+
+/** SLCHOST_CONF_W13_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_CONF_W13_REG (DR_REG_SLCHOST_BASE + 0xb0)
+/** SLCHOST_SLCHOST_CONF52 : R/W; bitpos: [7:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF52    0x000000FFU
+#define SLCHOST_SLCHOST_CONF52_M  (SLCHOST_SLCHOST_CONF52_V << SLCHOST_SLCHOST_CONF52_S)
+#define SLCHOST_SLCHOST_CONF52_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF52_S  0
+/** SLCHOST_SLCHOST_CONF53 : R/W; bitpos: [15:8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF53    0x000000FFU
+#define SLCHOST_SLCHOST_CONF53_M  (SLCHOST_SLCHOST_CONF53_V << SLCHOST_SLCHOST_CONF53_S)
+#define SLCHOST_SLCHOST_CONF53_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF53_S  8
+/** SLCHOST_SLCHOST_CONF54 : R/W; bitpos: [23:16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF54    0x000000FFU
+#define SLCHOST_SLCHOST_CONF54_M  (SLCHOST_SLCHOST_CONF54_V << SLCHOST_SLCHOST_CONF54_S)
+#define SLCHOST_SLCHOST_CONF54_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF54_S  16
+/** SLCHOST_SLCHOST_CONF55 : R/W; bitpos: [31:24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF55    0x000000FFU
+#define SLCHOST_SLCHOST_CONF55_M  (SLCHOST_SLCHOST_CONF55_V << SLCHOST_SLCHOST_CONF55_S)
+#define SLCHOST_SLCHOST_CONF55_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF55_S  24
+
+/** SLCHOST_CONF_W14_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_CONF_W14_REG (DR_REG_SLCHOST_BASE + 0xb4)
+/** SLCHOST_SLCHOST_CONF56 : R/W; bitpos: [7:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF56    0x000000FFU
+#define SLCHOST_SLCHOST_CONF56_M  (SLCHOST_SLCHOST_CONF56_V << SLCHOST_SLCHOST_CONF56_S)
+#define SLCHOST_SLCHOST_CONF56_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF56_S  0
+/** SLCHOST_SLCHOST_CONF57 : R/W; bitpos: [15:8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF57    0x000000FFU
+#define SLCHOST_SLCHOST_CONF57_M  (SLCHOST_SLCHOST_CONF57_V << SLCHOST_SLCHOST_CONF57_S)
+#define SLCHOST_SLCHOST_CONF57_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF57_S  8
+/** SLCHOST_SLCHOST_CONF58 : R/W; bitpos: [23:16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF58    0x000000FFU
+#define SLCHOST_SLCHOST_CONF58_M  (SLCHOST_SLCHOST_CONF58_V << SLCHOST_SLCHOST_CONF58_S)
+#define SLCHOST_SLCHOST_CONF58_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF58_S  16
+/** SLCHOST_SLCHOST_CONF59 : R/W; bitpos: [31:24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF59    0x000000FFU
+#define SLCHOST_SLCHOST_CONF59_M  (SLCHOST_SLCHOST_CONF59_V << SLCHOST_SLCHOST_CONF59_S)
+#define SLCHOST_SLCHOST_CONF59_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF59_S  24
+
+/** SLCHOST_CONF_W15_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_CONF_W15_REG (DR_REG_SLCHOST_BASE + 0xb8)
+/** SLCHOST_SLCHOST_CONF60 : R/W; bitpos: [7:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF60    0x000000FFU
+#define SLCHOST_SLCHOST_CONF60_M  (SLCHOST_SLCHOST_CONF60_V << SLCHOST_SLCHOST_CONF60_S)
+#define SLCHOST_SLCHOST_CONF60_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF60_S  0
+/** SLCHOST_SLCHOST_CONF61 : R/W; bitpos: [15:8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF61    0x000000FFU
+#define SLCHOST_SLCHOST_CONF61_M  (SLCHOST_SLCHOST_CONF61_V << SLCHOST_SLCHOST_CONF61_S)
+#define SLCHOST_SLCHOST_CONF61_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF61_S  8
+/** SLCHOST_SLCHOST_CONF62 : R/W; bitpos: [23:16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF62    0x000000FFU
+#define SLCHOST_SLCHOST_CONF62_M  (SLCHOST_SLCHOST_CONF62_V << SLCHOST_SLCHOST_CONF62_S)
+#define SLCHOST_SLCHOST_CONF62_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF62_S  16
+/** SLCHOST_SLCHOST_CONF63 : R/W; bitpos: [31:24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CONF63    0x000000FFU
+#define SLCHOST_SLCHOST_CONF63_M  (SLCHOST_SLCHOST_CONF63_V << SLCHOST_SLCHOST_CONF63_S)
+#define SLCHOST_SLCHOST_CONF63_V  0x000000FFU
+#define SLCHOST_SLCHOST_CONF63_S  24
+
+/** SLCHOST_CHECK_SUM0_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_CHECK_SUM0_REG (DR_REG_SLCHOST_BASE + 0xbc)
+/** SLCHOST_SLCHOST_CHECK_SUM0 : RO; bitpos: [31:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CHECK_SUM0    0xFFFFFFFFU
+#define SLCHOST_SLCHOST_CHECK_SUM0_M  (SLCHOST_SLCHOST_CHECK_SUM0_V << SLCHOST_SLCHOST_CHECK_SUM0_S)
+#define SLCHOST_SLCHOST_CHECK_SUM0_V  0xFFFFFFFFU
+#define SLCHOST_SLCHOST_CHECK_SUM0_S  0
+
+/** SLCHOST_CHECK_SUM1_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_CHECK_SUM1_REG (DR_REG_SLCHOST_BASE + 0xc0)
+/** SLCHOST_SLCHOST_CHECK_SUM1 : RO; bitpos: [31:0]; default: 319;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_CHECK_SUM1    0xFFFFFFFFU
+#define SLCHOST_SLCHOST_CHECK_SUM1_M  (SLCHOST_SLCHOST_CHECK_SUM1_V << SLCHOST_SLCHOST_CHECK_SUM1_S)
+#define SLCHOST_SLCHOST_CHECK_SUM1_V  0xFFFFFFFFU
+#define SLCHOST_SLCHOST_CHECK_SUM1_S  0
+
+/** SLCHOST_SLC1HOST_TOKEN_RDATA_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_TOKEN_RDATA_REG (DR_REG_SLCHOST_BASE + 0xc4)
+/** SLCHOST_SLC1_TOKEN0 : RO; bitpos: [11:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOKEN0    0x00000FFFU
+#define SLCHOST_SLC1_TOKEN0_M  (SLCHOST_SLC1_TOKEN0_V << SLCHOST_SLC1_TOKEN0_S)
+#define SLCHOST_SLC1_TOKEN0_V  0x00000FFFU
+#define SLCHOST_SLC1_TOKEN0_S  0
+/** SLCHOST_SLC1_RX_PF_VALID : RO; bitpos: [12]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_RX_PF_VALID    (BIT(12))
+#define SLCHOST_SLC1_RX_PF_VALID_M  (SLCHOST_SLC1_RX_PF_VALID_V << SLCHOST_SLC1_RX_PF_VALID_S)
+#define SLCHOST_SLC1_RX_PF_VALID_V  0x00000001U
+#define SLCHOST_SLC1_RX_PF_VALID_S  12
+/** SLCHOST_HOSTSLCHOST_SLC1_TOKEN1 : RO; bitpos: [27:16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_HOSTSLCHOST_SLC1_TOKEN1    0x00000FFFU
+#define SLCHOST_HOSTSLCHOST_SLC1_TOKEN1_M  (SLCHOST_HOSTSLCHOST_SLC1_TOKEN1_V << SLCHOST_HOSTSLCHOST_SLC1_TOKEN1_S)
+#define SLCHOST_HOSTSLCHOST_SLC1_TOKEN1_V  0x00000FFFU
+#define SLCHOST_HOSTSLCHOST_SLC1_TOKEN1_S  16
+/** SLCHOST_SLC1_RX_PF_EOF : RO; bitpos: [31:28]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_RX_PF_EOF    0x0000000FU
+#define SLCHOST_SLC1_RX_PF_EOF_M  (SLCHOST_SLC1_RX_PF_EOF_V << SLCHOST_SLC1_RX_PF_EOF_S)
+#define SLCHOST_SLC1_RX_PF_EOF_V  0x0000000FU
+#define SLCHOST_SLC1_RX_PF_EOF_S  28
+
+/** SLCHOST_SLC0HOST_TOKEN_WDATA_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_TOKEN_WDATA_REG (DR_REG_SLCHOST_BASE + 0xc8)
+/** SLCHOST_SLC0HOST_TOKEN0_WD : R/W; bitpos: [11:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_TOKEN0_WD    0x00000FFFU
+#define SLCHOST_SLC0HOST_TOKEN0_WD_M  (SLCHOST_SLC0HOST_TOKEN0_WD_V << SLCHOST_SLC0HOST_TOKEN0_WD_S)
+#define SLCHOST_SLC0HOST_TOKEN0_WD_V  0x00000FFFU
+#define SLCHOST_SLC0HOST_TOKEN0_WD_S  0
+/** SLCHOST_SLC0HOST_TOKEN1_WD : R/W; bitpos: [27:16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_TOKEN1_WD    0x00000FFFU
+#define SLCHOST_SLC0HOST_TOKEN1_WD_M  (SLCHOST_SLC0HOST_TOKEN1_WD_V << SLCHOST_SLC0HOST_TOKEN1_WD_S)
+#define SLCHOST_SLC0HOST_TOKEN1_WD_V  0x00000FFFU
+#define SLCHOST_SLC0HOST_TOKEN1_WD_S  16
+
+/** SLCHOST_SLC1HOST_TOKEN_WDATA_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_TOKEN_WDATA_REG (DR_REG_SLCHOST_BASE + 0xcc)
+/** SLCHOST_SLC1HOST_TOKEN0_WD : R/W; bitpos: [11:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_TOKEN0_WD    0x00000FFFU
+#define SLCHOST_SLC1HOST_TOKEN0_WD_M  (SLCHOST_SLC1HOST_TOKEN0_WD_V << SLCHOST_SLC1HOST_TOKEN0_WD_S)
+#define SLCHOST_SLC1HOST_TOKEN0_WD_V  0x00000FFFU
+#define SLCHOST_SLC1HOST_TOKEN0_WD_S  0
+/** SLCHOST_SLC1HOST_TOKEN1_WD : R/W; bitpos: [27:16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_TOKEN1_WD    0x00000FFFU
+#define SLCHOST_SLC1HOST_TOKEN1_WD_M  (SLCHOST_SLC1HOST_TOKEN1_WD_V << SLCHOST_SLC1HOST_TOKEN1_WD_S)
+#define SLCHOST_SLC1HOST_TOKEN1_WD_V  0x00000FFFU
+#define SLCHOST_SLC1HOST_TOKEN1_WD_S  16
+
+/** SLCHOST_TOKEN_CON_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_TOKEN_CON_REG (DR_REG_SLCHOST_BASE + 0xd0)
+/** SLCHOST_SLC0HOST_TOKEN0_DEC : WT; bitpos: [0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_TOKEN0_DEC    (BIT(0))
+#define SLCHOST_SLC0HOST_TOKEN0_DEC_M  (SLCHOST_SLC0HOST_TOKEN0_DEC_V << SLCHOST_SLC0HOST_TOKEN0_DEC_S)
+#define SLCHOST_SLC0HOST_TOKEN0_DEC_V  0x00000001U
+#define SLCHOST_SLC0HOST_TOKEN0_DEC_S  0
+/** SLCHOST_SLC0HOST_TOKEN1_DEC : WT; bitpos: [1]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_TOKEN1_DEC    (BIT(1))
+#define SLCHOST_SLC0HOST_TOKEN1_DEC_M  (SLCHOST_SLC0HOST_TOKEN1_DEC_V << SLCHOST_SLC0HOST_TOKEN1_DEC_S)
+#define SLCHOST_SLC0HOST_TOKEN1_DEC_V  0x00000001U
+#define SLCHOST_SLC0HOST_TOKEN1_DEC_S  1
+/** SLCHOST_SLC0HOST_TOKEN0_WR : WT; bitpos: [2]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_TOKEN0_WR    (BIT(2))
+#define SLCHOST_SLC0HOST_TOKEN0_WR_M  (SLCHOST_SLC0HOST_TOKEN0_WR_V << SLCHOST_SLC0HOST_TOKEN0_WR_S)
+#define SLCHOST_SLC0HOST_TOKEN0_WR_V  0x00000001U
+#define SLCHOST_SLC0HOST_TOKEN0_WR_S  2
+/** SLCHOST_SLC0HOST_TOKEN1_WR : WT; bitpos: [3]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_TOKEN1_WR    (BIT(3))
+#define SLCHOST_SLC0HOST_TOKEN1_WR_M  (SLCHOST_SLC0HOST_TOKEN1_WR_V << SLCHOST_SLC0HOST_TOKEN1_WR_S)
+#define SLCHOST_SLC0HOST_TOKEN1_WR_V  0x00000001U
+#define SLCHOST_SLC0HOST_TOKEN1_WR_S  3
+/** SLCHOST_SLC1HOST_TOKEN0_DEC : WT; bitpos: [4]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_TOKEN0_DEC    (BIT(4))
+#define SLCHOST_SLC1HOST_TOKEN0_DEC_M  (SLCHOST_SLC1HOST_TOKEN0_DEC_V << SLCHOST_SLC1HOST_TOKEN0_DEC_S)
+#define SLCHOST_SLC1HOST_TOKEN0_DEC_V  0x00000001U
+#define SLCHOST_SLC1HOST_TOKEN0_DEC_S  4
+/** SLCHOST_SLC1HOST_TOKEN1_DEC : WT; bitpos: [5]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_TOKEN1_DEC    (BIT(5))
+#define SLCHOST_SLC1HOST_TOKEN1_DEC_M  (SLCHOST_SLC1HOST_TOKEN1_DEC_V << SLCHOST_SLC1HOST_TOKEN1_DEC_S)
+#define SLCHOST_SLC1HOST_TOKEN1_DEC_V  0x00000001U
+#define SLCHOST_SLC1HOST_TOKEN1_DEC_S  5
+/** SLCHOST_SLC1HOST_TOKEN0_WR : WT; bitpos: [6]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_TOKEN0_WR    (BIT(6))
+#define SLCHOST_SLC1HOST_TOKEN0_WR_M  (SLCHOST_SLC1HOST_TOKEN0_WR_V << SLCHOST_SLC1HOST_TOKEN0_WR_S)
+#define SLCHOST_SLC1HOST_TOKEN0_WR_V  0x00000001U
+#define SLCHOST_SLC1HOST_TOKEN0_WR_S  6
+/** SLCHOST_SLC1HOST_TOKEN1_WR : WT; bitpos: [7]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_TOKEN1_WR    (BIT(7))
+#define SLCHOST_SLC1HOST_TOKEN1_WR_M  (SLCHOST_SLC1HOST_TOKEN1_WR_V << SLCHOST_SLC1HOST_TOKEN1_WR_S)
+#define SLCHOST_SLC1HOST_TOKEN1_WR_V  0x00000001U
+#define SLCHOST_SLC1HOST_TOKEN1_WR_S  7
+/** SLCHOST_SLC0HOST_LEN_WR : WT; bitpos: [8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_LEN_WR    (BIT(8))
+#define SLCHOST_SLC0HOST_LEN_WR_M  (SLCHOST_SLC0HOST_LEN_WR_V << SLCHOST_SLC0HOST_LEN_WR_S)
+#define SLCHOST_SLC0HOST_LEN_WR_V  0x00000001U
+#define SLCHOST_SLC0HOST_LEN_WR_S  8
+
+/** SLCHOST_SLC0HOST_INT_CLR_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_INT_CLR_REG (DR_REG_SLCHOST_BASE + 0xd4)
+/** SLCHOST_SLC0_TOHOST_BIT0_INT_CLR : WT; bitpos: [0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT0_INT_CLR    (BIT(0))
+#define SLCHOST_SLC0_TOHOST_BIT0_INT_CLR_M  (SLCHOST_SLC0_TOHOST_BIT0_INT_CLR_V << SLCHOST_SLC0_TOHOST_BIT0_INT_CLR_S)
+#define SLCHOST_SLC0_TOHOST_BIT0_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT0_INT_CLR_S  0
+/** SLCHOST_SLC0_TOHOST_BIT1_INT_CLR : WT; bitpos: [1]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT1_INT_CLR    (BIT(1))
+#define SLCHOST_SLC0_TOHOST_BIT1_INT_CLR_M  (SLCHOST_SLC0_TOHOST_BIT1_INT_CLR_V << SLCHOST_SLC0_TOHOST_BIT1_INT_CLR_S)
+#define SLCHOST_SLC0_TOHOST_BIT1_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT1_INT_CLR_S  1
+/** SLCHOST_SLC0_TOHOST_BIT2_INT_CLR : WT; bitpos: [2]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT2_INT_CLR    (BIT(2))
+#define SLCHOST_SLC0_TOHOST_BIT2_INT_CLR_M  (SLCHOST_SLC0_TOHOST_BIT2_INT_CLR_V << SLCHOST_SLC0_TOHOST_BIT2_INT_CLR_S)
+#define SLCHOST_SLC0_TOHOST_BIT2_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT2_INT_CLR_S  2
+/** SLCHOST_SLC0_TOHOST_BIT3_INT_CLR : WT; bitpos: [3]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT3_INT_CLR    (BIT(3))
+#define SLCHOST_SLC0_TOHOST_BIT3_INT_CLR_M  (SLCHOST_SLC0_TOHOST_BIT3_INT_CLR_V << SLCHOST_SLC0_TOHOST_BIT3_INT_CLR_S)
+#define SLCHOST_SLC0_TOHOST_BIT3_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT3_INT_CLR_S  3
+/** SLCHOST_SLC0_TOHOST_BIT4_INT_CLR : WT; bitpos: [4]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT4_INT_CLR    (BIT(4))
+#define SLCHOST_SLC0_TOHOST_BIT4_INT_CLR_M  (SLCHOST_SLC0_TOHOST_BIT4_INT_CLR_V << SLCHOST_SLC0_TOHOST_BIT4_INT_CLR_S)
+#define SLCHOST_SLC0_TOHOST_BIT4_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT4_INT_CLR_S  4
+/** SLCHOST_SLC0_TOHOST_BIT5_INT_CLR : WT; bitpos: [5]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT5_INT_CLR    (BIT(5))
+#define SLCHOST_SLC0_TOHOST_BIT5_INT_CLR_M  (SLCHOST_SLC0_TOHOST_BIT5_INT_CLR_V << SLCHOST_SLC0_TOHOST_BIT5_INT_CLR_S)
+#define SLCHOST_SLC0_TOHOST_BIT5_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT5_INT_CLR_S  5
+/** SLCHOST_SLC0_TOHOST_BIT6_INT_CLR : WT; bitpos: [6]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT6_INT_CLR    (BIT(6))
+#define SLCHOST_SLC0_TOHOST_BIT6_INT_CLR_M  (SLCHOST_SLC0_TOHOST_BIT6_INT_CLR_V << SLCHOST_SLC0_TOHOST_BIT6_INT_CLR_S)
+#define SLCHOST_SLC0_TOHOST_BIT6_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT6_INT_CLR_S  6
+/** SLCHOST_SLC0_TOHOST_BIT7_INT_CLR : WT; bitpos: [7]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT7_INT_CLR    (BIT(7))
+#define SLCHOST_SLC0_TOHOST_BIT7_INT_CLR_M  (SLCHOST_SLC0_TOHOST_BIT7_INT_CLR_V << SLCHOST_SLC0_TOHOST_BIT7_INT_CLR_S)
+#define SLCHOST_SLC0_TOHOST_BIT7_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT7_INT_CLR_S  7
+/** SLCHOST_SLC0_TOKEN0_1TO0_INT_CLR : WT; bitpos: [8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOKEN0_1TO0_INT_CLR    (BIT(8))
+#define SLCHOST_SLC0_TOKEN0_1TO0_INT_CLR_M  (SLCHOST_SLC0_TOKEN0_1TO0_INT_CLR_V << SLCHOST_SLC0_TOKEN0_1TO0_INT_CLR_S)
+#define SLCHOST_SLC0_TOKEN0_1TO0_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC0_TOKEN0_1TO0_INT_CLR_S  8
+/** SLCHOST_SLC0_TOKEN1_1TO0_INT_CLR : WT; bitpos: [9]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOKEN1_1TO0_INT_CLR    (BIT(9))
+#define SLCHOST_SLC0_TOKEN1_1TO0_INT_CLR_M  (SLCHOST_SLC0_TOKEN1_1TO0_INT_CLR_V << SLCHOST_SLC0_TOKEN1_1TO0_INT_CLR_S)
+#define SLCHOST_SLC0_TOKEN1_1TO0_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC0_TOKEN1_1TO0_INT_CLR_S  9
+/** SLCHOST_SLC0_TOKEN0_0TO1_INT_CLR : WT; bitpos: [10]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOKEN0_0TO1_INT_CLR    (BIT(10))
+#define SLCHOST_SLC0_TOKEN0_0TO1_INT_CLR_M  (SLCHOST_SLC0_TOKEN0_0TO1_INT_CLR_V << SLCHOST_SLC0_TOKEN0_0TO1_INT_CLR_S)
+#define SLCHOST_SLC0_TOKEN0_0TO1_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC0_TOKEN0_0TO1_INT_CLR_S  10
+/** SLCHOST_SLC0_TOKEN1_0TO1_INT_CLR : WT; bitpos: [11]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOKEN1_0TO1_INT_CLR    (BIT(11))
+#define SLCHOST_SLC0_TOKEN1_0TO1_INT_CLR_M  (SLCHOST_SLC0_TOKEN1_0TO1_INT_CLR_V << SLCHOST_SLC0_TOKEN1_0TO1_INT_CLR_S)
+#define SLCHOST_SLC0_TOKEN1_0TO1_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC0_TOKEN1_0TO1_INT_CLR_S  11
+/** SLCHOST_SLC0HOST_RX_SOF_INT_CLR : WT; bitpos: [12]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_RX_SOF_INT_CLR    (BIT(12))
+#define SLCHOST_SLC0HOST_RX_SOF_INT_CLR_M  (SLCHOST_SLC0HOST_RX_SOF_INT_CLR_V << SLCHOST_SLC0HOST_RX_SOF_INT_CLR_S)
+#define SLCHOST_SLC0HOST_RX_SOF_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC0HOST_RX_SOF_INT_CLR_S  12
+/** SLCHOST_SLC0HOST_RX_EOF_INT_CLR : WT; bitpos: [13]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_RX_EOF_INT_CLR    (BIT(13))
+#define SLCHOST_SLC0HOST_RX_EOF_INT_CLR_M  (SLCHOST_SLC0HOST_RX_EOF_INT_CLR_V << SLCHOST_SLC0HOST_RX_EOF_INT_CLR_S)
+#define SLCHOST_SLC0HOST_RX_EOF_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC0HOST_RX_EOF_INT_CLR_S  13
+/** SLCHOST_SLC0HOST_RX_START_INT_CLR : WT; bitpos: [14]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_RX_START_INT_CLR    (BIT(14))
+#define SLCHOST_SLC0HOST_RX_START_INT_CLR_M  (SLCHOST_SLC0HOST_RX_START_INT_CLR_V << SLCHOST_SLC0HOST_RX_START_INT_CLR_S)
+#define SLCHOST_SLC0HOST_RX_START_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC0HOST_RX_START_INT_CLR_S  14
+/** SLCHOST_SLC0HOST_TX_START_INT_CLR : WT; bitpos: [15]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_TX_START_INT_CLR    (BIT(15))
+#define SLCHOST_SLC0HOST_TX_START_INT_CLR_M  (SLCHOST_SLC0HOST_TX_START_INT_CLR_V << SLCHOST_SLC0HOST_TX_START_INT_CLR_S)
+#define SLCHOST_SLC0HOST_TX_START_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC0HOST_TX_START_INT_CLR_S  15
+/** SLCHOST_SLC0_RX_UDF_INT_CLR : WT; bitpos: [16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_RX_UDF_INT_CLR    (BIT(16))
+#define SLCHOST_SLC0_RX_UDF_INT_CLR_M  (SLCHOST_SLC0_RX_UDF_INT_CLR_V << SLCHOST_SLC0_RX_UDF_INT_CLR_S)
+#define SLCHOST_SLC0_RX_UDF_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC0_RX_UDF_INT_CLR_S  16
+/** SLCHOST_SLC0_TX_OVF_INT_CLR : WT; bitpos: [17]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TX_OVF_INT_CLR    (BIT(17))
+#define SLCHOST_SLC0_TX_OVF_INT_CLR_M  (SLCHOST_SLC0_TX_OVF_INT_CLR_V << SLCHOST_SLC0_TX_OVF_INT_CLR_S)
+#define SLCHOST_SLC0_TX_OVF_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC0_TX_OVF_INT_CLR_S  17
+/** SLCHOST_SLC0_RX_PF_VALID_INT_CLR : WT; bitpos: [18]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_RX_PF_VALID_INT_CLR    (BIT(18))
+#define SLCHOST_SLC0_RX_PF_VALID_INT_CLR_M  (SLCHOST_SLC0_RX_PF_VALID_INT_CLR_V << SLCHOST_SLC0_RX_PF_VALID_INT_CLR_S)
+#define SLCHOST_SLC0_RX_PF_VALID_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC0_RX_PF_VALID_INT_CLR_S  18
+/** SLCHOST_SLC0_EXT_BIT0_INT_CLR : WT; bitpos: [19]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_EXT_BIT0_INT_CLR    (BIT(19))
+#define SLCHOST_SLC0_EXT_BIT0_INT_CLR_M  (SLCHOST_SLC0_EXT_BIT0_INT_CLR_V << SLCHOST_SLC0_EXT_BIT0_INT_CLR_S)
+#define SLCHOST_SLC0_EXT_BIT0_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC0_EXT_BIT0_INT_CLR_S  19
+/** SLCHOST_SLC0_EXT_BIT1_INT_CLR : WT; bitpos: [20]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_EXT_BIT1_INT_CLR    (BIT(20))
+#define SLCHOST_SLC0_EXT_BIT1_INT_CLR_M  (SLCHOST_SLC0_EXT_BIT1_INT_CLR_V << SLCHOST_SLC0_EXT_BIT1_INT_CLR_S)
+#define SLCHOST_SLC0_EXT_BIT1_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC0_EXT_BIT1_INT_CLR_S  20
+/** SLCHOST_SLC0_EXT_BIT2_INT_CLR : WT; bitpos: [21]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_EXT_BIT2_INT_CLR    (BIT(21))
+#define SLCHOST_SLC0_EXT_BIT2_INT_CLR_M  (SLCHOST_SLC0_EXT_BIT2_INT_CLR_V << SLCHOST_SLC0_EXT_BIT2_INT_CLR_S)
+#define SLCHOST_SLC0_EXT_BIT2_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC0_EXT_BIT2_INT_CLR_S  21
+/** SLCHOST_SLC0_EXT_BIT3_INT_CLR : WT; bitpos: [22]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_EXT_BIT3_INT_CLR    (BIT(22))
+#define SLCHOST_SLC0_EXT_BIT3_INT_CLR_M  (SLCHOST_SLC0_EXT_BIT3_INT_CLR_V << SLCHOST_SLC0_EXT_BIT3_INT_CLR_S)
+#define SLCHOST_SLC0_EXT_BIT3_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC0_EXT_BIT3_INT_CLR_S  22
+/** SLCHOST_SLC0_RX_NEW_PACKET_INT_CLR : WT; bitpos: [23]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_RX_NEW_PACKET_INT_CLR    (BIT(23))
+#define SLCHOST_SLC0_RX_NEW_PACKET_INT_CLR_M  (SLCHOST_SLC0_RX_NEW_PACKET_INT_CLR_V << SLCHOST_SLC0_RX_NEW_PACKET_INT_CLR_S)
+#define SLCHOST_SLC0_RX_NEW_PACKET_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC0_RX_NEW_PACKET_INT_CLR_S  23
+/** SLCHOST_SLC0_HOST_RD_RETRY_INT_CLR : WT; bitpos: [24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_HOST_RD_RETRY_INT_CLR    (BIT(24))
+#define SLCHOST_SLC0_HOST_RD_RETRY_INT_CLR_M  (SLCHOST_SLC0_HOST_RD_RETRY_INT_CLR_V << SLCHOST_SLC0_HOST_RD_RETRY_INT_CLR_S)
+#define SLCHOST_SLC0_HOST_RD_RETRY_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC0_HOST_RD_RETRY_INT_CLR_S  24
+/** SLCHOST_GPIO_SDIO_INT_CLR : WT; bitpos: [25]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_GPIO_SDIO_INT_CLR    (BIT(25))
+#define SLCHOST_GPIO_SDIO_INT_CLR_M  (SLCHOST_GPIO_SDIO_INT_CLR_V << SLCHOST_GPIO_SDIO_INT_CLR_S)
+#define SLCHOST_GPIO_SDIO_INT_CLR_V  0x00000001U
+#define SLCHOST_GPIO_SDIO_INT_CLR_S  25
+
+/** SLCHOST_SLC1HOST_INT_CLR_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_INT_CLR_REG (DR_REG_SLCHOST_BASE + 0xd8)
+/** SLCHOST_SLC1_TOHOST_BIT0_INT_CLR : WT; bitpos: [0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT0_INT_CLR    (BIT(0))
+#define SLCHOST_SLC1_TOHOST_BIT0_INT_CLR_M  (SLCHOST_SLC1_TOHOST_BIT0_INT_CLR_V << SLCHOST_SLC1_TOHOST_BIT0_INT_CLR_S)
+#define SLCHOST_SLC1_TOHOST_BIT0_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT0_INT_CLR_S  0
+/** SLCHOST_SLC1_TOHOST_BIT1_INT_CLR : WT; bitpos: [1]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT1_INT_CLR    (BIT(1))
+#define SLCHOST_SLC1_TOHOST_BIT1_INT_CLR_M  (SLCHOST_SLC1_TOHOST_BIT1_INT_CLR_V << SLCHOST_SLC1_TOHOST_BIT1_INT_CLR_S)
+#define SLCHOST_SLC1_TOHOST_BIT1_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT1_INT_CLR_S  1
+/** SLCHOST_SLC1_TOHOST_BIT2_INT_CLR : WT; bitpos: [2]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT2_INT_CLR    (BIT(2))
+#define SLCHOST_SLC1_TOHOST_BIT2_INT_CLR_M  (SLCHOST_SLC1_TOHOST_BIT2_INT_CLR_V << SLCHOST_SLC1_TOHOST_BIT2_INT_CLR_S)
+#define SLCHOST_SLC1_TOHOST_BIT2_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT2_INT_CLR_S  2
+/** SLCHOST_SLC1_TOHOST_BIT3_INT_CLR : WT; bitpos: [3]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT3_INT_CLR    (BIT(3))
+#define SLCHOST_SLC1_TOHOST_BIT3_INT_CLR_M  (SLCHOST_SLC1_TOHOST_BIT3_INT_CLR_V << SLCHOST_SLC1_TOHOST_BIT3_INT_CLR_S)
+#define SLCHOST_SLC1_TOHOST_BIT3_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT3_INT_CLR_S  3
+/** SLCHOST_SLC1_TOHOST_BIT4_INT_CLR : WT; bitpos: [4]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT4_INT_CLR    (BIT(4))
+#define SLCHOST_SLC1_TOHOST_BIT4_INT_CLR_M  (SLCHOST_SLC1_TOHOST_BIT4_INT_CLR_V << SLCHOST_SLC1_TOHOST_BIT4_INT_CLR_S)
+#define SLCHOST_SLC1_TOHOST_BIT4_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT4_INT_CLR_S  4
+/** SLCHOST_SLC1_TOHOST_BIT5_INT_CLR : WT; bitpos: [5]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT5_INT_CLR    (BIT(5))
+#define SLCHOST_SLC1_TOHOST_BIT5_INT_CLR_M  (SLCHOST_SLC1_TOHOST_BIT5_INT_CLR_V << SLCHOST_SLC1_TOHOST_BIT5_INT_CLR_S)
+#define SLCHOST_SLC1_TOHOST_BIT5_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT5_INT_CLR_S  5
+/** SLCHOST_SLC1_TOHOST_BIT6_INT_CLR : WT; bitpos: [6]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT6_INT_CLR    (BIT(6))
+#define SLCHOST_SLC1_TOHOST_BIT6_INT_CLR_M  (SLCHOST_SLC1_TOHOST_BIT6_INT_CLR_V << SLCHOST_SLC1_TOHOST_BIT6_INT_CLR_S)
+#define SLCHOST_SLC1_TOHOST_BIT6_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT6_INT_CLR_S  6
+/** SLCHOST_SLC1_TOHOST_BIT7_INT_CLR : WT; bitpos: [7]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT7_INT_CLR    (BIT(7))
+#define SLCHOST_SLC1_TOHOST_BIT7_INT_CLR_M  (SLCHOST_SLC1_TOHOST_BIT7_INT_CLR_V << SLCHOST_SLC1_TOHOST_BIT7_INT_CLR_S)
+#define SLCHOST_SLC1_TOHOST_BIT7_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT7_INT_CLR_S  7
+/** SLCHOST_SLC1_TOKEN0_1TO0_INT_CLR : WT; bitpos: [8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOKEN0_1TO0_INT_CLR    (BIT(8))
+#define SLCHOST_SLC1_TOKEN0_1TO0_INT_CLR_M  (SLCHOST_SLC1_TOKEN0_1TO0_INT_CLR_V << SLCHOST_SLC1_TOKEN0_1TO0_INT_CLR_S)
+#define SLCHOST_SLC1_TOKEN0_1TO0_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC1_TOKEN0_1TO0_INT_CLR_S  8
+/** SLCHOST_SLC1_TOKEN1_1TO0_INT_CLR : WT; bitpos: [9]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOKEN1_1TO0_INT_CLR    (BIT(9))
+#define SLCHOST_SLC1_TOKEN1_1TO0_INT_CLR_M  (SLCHOST_SLC1_TOKEN1_1TO0_INT_CLR_V << SLCHOST_SLC1_TOKEN1_1TO0_INT_CLR_S)
+#define SLCHOST_SLC1_TOKEN1_1TO0_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC1_TOKEN1_1TO0_INT_CLR_S  9
+/** SLCHOST_SLC1_TOKEN0_0TO1_INT_CLR : WT; bitpos: [10]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOKEN0_0TO1_INT_CLR    (BIT(10))
+#define SLCHOST_SLC1_TOKEN0_0TO1_INT_CLR_M  (SLCHOST_SLC1_TOKEN0_0TO1_INT_CLR_V << SLCHOST_SLC1_TOKEN0_0TO1_INT_CLR_S)
+#define SLCHOST_SLC1_TOKEN0_0TO1_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC1_TOKEN0_0TO1_INT_CLR_S  10
+/** SLCHOST_SLC1_TOKEN1_0TO1_INT_CLR : WT; bitpos: [11]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOKEN1_0TO1_INT_CLR    (BIT(11))
+#define SLCHOST_SLC1_TOKEN1_0TO1_INT_CLR_M  (SLCHOST_SLC1_TOKEN1_0TO1_INT_CLR_V << SLCHOST_SLC1_TOKEN1_0TO1_INT_CLR_S)
+#define SLCHOST_SLC1_TOKEN1_0TO1_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC1_TOKEN1_0TO1_INT_CLR_S  11
+/** SLCHOST_SLC1HOST_RX_SOF_INT_CLR : WT; bitpos: [12]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_RX_SOF_INT_CLR    (BIT(12))
+#define SLCHOST_SLC1HOST_RX_SOF_INT_CLR_M  (SLCHOST_SLC1HOST_RX_SOF_INT_CLR_V << SLCHOST_SLC1HOST_RX_SOF_INT_CLR_S)
+#define SLCHOST_SLC1HOST_RX_SOF_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC1HOST_RX_SOF_INT_CLR_S  12
+/** SLCHOST_SLC1HOST_RX_EOF_INT_CLR : WT; bitpos: [13]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_RX_EOF_INT_CLR    (BIT(13))
+#define SLCHOST_SLC1HOST_RX_EOF_INT_CLR_M  (SLCHOST_SLC1HOST_RX_EOF_INT_CLR_V << SLCHOST_SLC1HOST_RX_EOF_INT_CLR_S)
+#define SLCHOST_SLC1HOST_RX_EOF_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC1HOST_RX_EOF_INT_CLR_S  13
+/** SLCHOST_SLC1HOST_RX_START_INT_CLR : WT; bitpos: [14]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_RX_START_INT_CLR    (BIT(14))
+#define SLCHOST_SLC1HOST_RX_START_INT_CLR_M  (SLCHOST_SLC1HOST_RX_START_INT_CLR_V << SLCHOST_SLC1HOST_RX_START_INT_CLR_S)
+#define SLCHOST_SLC1HOST_RX_START_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC1HOST_RX_START_INT_CLR_S  14
+/** SLCHOST_SLC1HOST_TX_START_INT_CLR : WT; bitpos: [15]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_TX_START_INT_CLR    (BIT(15))
+#define SLCHOST_SLC1HOST_TX_START_INT_CLR_M  (SLCHOST_SLC1HOST_TX_START_INT_CLR_V << SLCHOST_SLC1HOST_TX_START_INT_CLR_S)
+#define SLCHOST_SLC1HOST_TX_START_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC1HOST_TX_START_INT_CLR_S  15
+/** SLCHOST_SLC1_RX_UDF_INT_CLR : WT; bitpos: [16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_RX_UDF_INT_CLR    (BIT(16))
+#define SLCHOST_SLC1_RX_UDF_INT_CLR_M  (SLCHOST_SLC1_RX_UDF_INT_CLR_V << SLCHOST_SLC1_RX_UDF_INT_CLR_S)
+#define SLCHOST_SLC1_RX_UDF_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC1_RX_UDF_INT_CLR_S  16
+/** SLCHOST_SLC1_TX_OVF_INT_CLR : WT; bitpos: [17]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TX_OVF_INT_CLR    (BIT(17))
+#define SLCHOST_SLC1_TX_OVF_INT_CLR_M  (SLCHOST_SLC1_TX_OVF_INT_CLR_V << SLCHOST_SLC1_TX_OVF_INT_CLR_S)
+#define SLCHOST_SLC1_TX_OVF_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC1_TX_OVF_INT_CLR_S  17
+/** SLCHOST_SLC1_RX_PF_VALID_INT_CLR : WT; bitpos: [18]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_RX_PF_VALID_INT_CLR    (BIT(18))
+#define SLCHOST_SLC1_RX_PF_VALID_INT_CLR_M  (SLCHOST_SLC1_RX_PF_VALID_INT_CLR_V << SLCHOST_SLC1_RX_PF_VALID_INT_CLR_S)
+#define SLCHOST_SLC1_RX_PF_VALID_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC1_RX_PF_VALID_INT_CLR_S  18
+/** SLCHOST_SLC1_EXT_BIT0_INT_CLR : WT; bitpos: [19]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_EXT_BIT0_INT_CLR    (BIT(19))
+#define SLCHOST_SLC1_EXT_BIT0_INT_CLR_M  (SLCHOST_SLC1_EXT_BIT0_INT_CLR_V << SLCHOST_SLC1_EXT_BIT0_INT_CLR_S)
+#define SLCHOST_SLC1_EXT_BIT0_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC1_EXT_BIT0_INT_CLR_S  19
+/** SLCHOST_SLC1_EXT_BIT1_INT_CLR : WT; bitpos: [20]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_EXT_BIT1_INT_CLR    (BIT(20))
+#define SLCHOST_SLC1_EXT_BIT1_INT_CLR_M  (SLCHOST_SLC1_EXT_BIT1_INT_CLR_V << SLCHOST_SLC1_EXT_BIT1_INT_CLR_S)
+#define SLCHOST_SLC1_EXT_BIT1_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC1_EXT_BIT1_INT_CLR_S  20
+/** SLCHOST_SLC1_EXT_BIT2_INT_CLR : WT; bitpos: [21]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_EXT_BIT2_INT_CLR    (BIT(21))
+#define SLCHOST_SLC1_EXT_BIT2_INT_CLR_M  (SLCHOST_SLC1_EXT_BIT2_INT_CLR_V << SLCHOST_SLC1_EXT_BIT2_INT_CLR_S)
+#define SLCHOST_SLC1_EXT_BIT2_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC1_EXT_BIT2_INT_CLR_S  21
+/** SLCHOST_SLC1_EXT_BIT3_INT_CLR : WT; bitpos: [22]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_EXT_BIT3_INT_CLR    (BIT(22))
+#define SLCHOST_SLC1_EXT_BIT3_INT_CLR_M  (SLCHOST_SLC1_EXT_BIT3_INT_CLR_V << SLCHOST_SLC1_EXT_BIT3_INT_CLR_S)
+#define SLCHOST_SLC1_EXT_BIT3_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC1_EXT_BIT3_INT_CLR_S  22
+/** SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_CLR : WT; bitpos: [23]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_CLR    (BIT(23))
+#define SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_CLR_M  (SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_CLR_V << SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_CLR_S)
+#define SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_CLR_S  23
+/** SLCHOST_SLC1_HOST_RD_RETRY_INT_CLR : WT; bitpos: [24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_HOST_RD_RETRY_INT_CLR    (BIT(24))
+#define SLCHOST_SLC1_HOST_RD_RETRY_INT_CLR_M  (SLCHOST_SLC1_HOST_RD_RETRY_INT_CLR_V << SLCHOST_SLC1_HOST_RD_RETRY_INT_CLR_S)
+#define SLCHOST_SLC1_HOST_RD_RETRY_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC1_HOST_RD_RETRY_INT_CLR_S  24
+/** SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_CLR : WT; bitpos: [25]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_CLR    (BIT(25))
+#define SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_CLR_M  (SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_CLR_V << SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_CLR_S)
+#define SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_CLR_V  0x00000001U
+#define SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_CLR_S  25
+
+/** SLCHOST_SLC0HOST_FUNC1_INT_ENA_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_FUNC1_INT_ENA_REG (DR_REG_SLCHOST_BASE + 0xdc)
+/** SLCHOST_FN1_SLC0_TOHOST_BIT0_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC0_TOHOST_BIT0_INT_ENA    (BIT(0))
+#define SLCHOST_FN1_SLC0_TOHOST_BIT0_INT_ENA_M  (SLCHOST_FN1_SLC0_TOHOST_BIT0_INT_ENA_V << SLCHOST_FN1_SLC0_TOHOST_BIT0_INT_ENA_S)
+#define SLCHOST_FN1_SLC0_TOHOST_BIT0_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC0_TOHOST_BIT0_INT_ENA_S  0
+/** SLCHOST_FN1_SLC0_TOHOST_BIT1_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC0_TOHOST_BIT1_INT_ENA    (BIT(1))
+#define SLCHOST_FN1_SLC0_TOHOST_BIT1_INT_ENA_M  (SLCHOST_FN1_SLC0_TOHOST_BIT1_INT_ENA_V << SLCHOST_FN1_SLC0_TOHOST_BIT1_INT_ENA_S)
+#define SLCHOST_FN1_SLC0_TOHOST_BIT1_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC0_TOHOST_BIT1_INT_ENA_S  1
+/** SLCHOST_FN1_SLC0_TOHOST_BIT2_INT_ENA : R/W; bitpos: [2]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC0_TOHOST_BIT2_INT_ENA    (BIT(2))
+#define SLCHOST_FN1_SLC0_TOHOST_BIT2_INT_ENA_M  (SLCHOST_FN1_SLC0_TOHOST_BIT2_INT_ENA_V << SLCHOST_FN1_SLC0_TOHOST_BIT2_INT_ENA_S)
+#define SLCHOST_FN1_SLC0_TOHOST_BIT2_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC0_TOHOST_BIT2_INT_ENA_S  2
+/** SLCHOST_FN1_SLC0_TOHOST_BIT3_INT_ENA : R/W; bitpos: [3]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC0_TOHOST_BIT3_INT_ENA    (BIT(3))
+#define SLCHOST_FN1_SLC0_TOHOST_BIT3_INT_ENA_M  (SLCHOST_FN1_SLC0_TOHOST_BIT3_INT_ENA_V << SLCHOST_FN1_SLC0_TOHOST_BIT3_INT_ENA_S)
+#define SLCHOST_FN1_SLC0_TOHOST_BIT3_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC0_TOHOST_BIT3_INT_ENA_S  3
+/** SLCHOST_FN1_SLC0_TOHOST_BIT4_INT_ENA : R/W; bitpos: [4]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC0_TOHOST_BIT4_INT_ENA    (BIT(4))
+#define SLCHOST_FN1_SLC0_TOHOST_BIT4_INT_ENA_M  (SLCHOST_FN1_SLC0_TOHOST_BIT4_INT_ENA_V << SLCHOST_FN1_SLC0_TOHOST_BIT4_INT_ENA_S)
+#define SLCHOST_FN1_SLC0_TOHOST_BIT4_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC0_TOHOST_BIT4_INT_ENA_S  4
+/** SLCHOST_FN1_SLC0_TOHOST_BIT5_INT_ENA : R/W; bitpos: [5]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC0_TOHOST_BIT5_INT_ENA    (BIT(5))
+#define SLCHOST_FN1_SLC0_TOHOST_BIT5_INT_ENA_M  (SLCHOST_FN1_SLC0_TOHOST_BIT5_INT_ENA_V << SLCHOST_FN1_SLC0_TOHOST_BIT5_INT_ENA_S)
+#define SLCHOST_FN1_SLC0_TOHOST_BIT5_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC0_TOHOST_BIT5_INT_ENA_S  5
+/** SLCHOST_FN1_SLC0_TOHOST_BIT6_INT_ENA : R/W; bitpos: [6]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC0_TOHOST_BIT6_INT_ENA    (BIT(6))
+#define SLCHOST_FN1_SLC0_TOHOST_BIT6_INT_ENA_M  (SLCHOST_FN1_SLC0_TOHOST_BIT6_INT_ENA_V << SLCHOST_FN1_SLC0_TOHOST_BIT6_INT_ENA_S)
+#define SLCHOST_FN1_SLC0_TOHOST_BIT6_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC0_TOHOST_BIT6_INT_ENA_S  6
+/** SLCHOST_FN1_SLC0_TOHOST_BIT7_INT_ENA : R/W; bitpos: [7]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC0_TOHOST_BIT7_INT_ENA    (BIT(7))
+#define SLCHOST_FN1_SLC0_TOHOST_BIT7_INT_ENA_M  (SLCHOST_FN1_SLC0_TOHOST_BIT7_INT_ENA_V << SLCHOST_FN1_SLC0_TOHOST_BIT7_INT_ENA_S)
+#define SLCHOST_FN1_SLC0_TOHOST_BIT7_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC0_TOHOST_BIT7_INT_ENA_S  7
+/** SLCHOST_FN1_SLC0_TOKEN0_1TO0_INT_ENA : R/W; bitpos: [8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC0_TOKEN0_1TO0_INT_ENA    (BIT(8))
+#define SLCHOST_FN1_SLC0_TOKEN0_1TO0_INT_ENA_M  (SLCHOST_FN1_SLC0_TOKEN0_1TO0_INT_ENA_V << SLCHOST_FN1_SLC0_TOKEN0_1TO0_INT_ENA_S)
+#define SLCHOST_FN1_SLC0_TOKEN0_1TO0_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC0_TOKEN0_1TO0_INT_ENA_S  8
+/** SLCHOST_FN1_SLC0_TOKEN1_1TO0_INT_ENA : R/W; bitpos: [9]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC0_TOKEN1_1TO0_INT_ENA    (BIT(9))
+#define SLCHOST_FN1_SLC0_TOKEN1_1TO0_INT_ENA_M  (SLCHOST_FN1_SLC0_TOKEN1_1TO0_INT_ENA_V << SLCHOST_FN1_SLC0_TOKEN1_1TO0_INT_ENA_S)
+#define SLCHOST_FN1_SLC0_TOKEN1_1TO0_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC0_TOKEN1_1TO0_INT_ENA_S  9
+/** SLCHOST_FN1_SLC0_TOKEN0_0TO1_INT_ENA : R/W; bitpos: [10]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC0_TOKEN0_0TO1_INT_ENA    (BIT(10))
+#define SLCHOST_FN1_SLC0_TOKEN0_0TO1_INT_ENA_M  (SLCHOST_FN1_SLC0_TOKEN0_0TO1_INT_ENA_V << SLCHOST_FN1_SLC0_TOKEN0_0TO1_INT_ENA_S)
+#define SLCHOST_FN1_SLC0_TOKEN0_0TO1_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC0_TOKEN0_0TO1_INT_ENA_S  10
+/** SLCHOST_FN1_SLC0_TOKEN1_0TO1_INT_ENA : R/W; bitpos: [11]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC0_TOKEN1_0TO1_INT_ENA    (BIT(11))
+#define SLCHOST_FN1_SLC0_TOKEN1_0TO1_INT_ENA_M  (SLCHOST_FN1_SLC0_TOKEN1_0TO1_INT_ENA_V << SLCHOST_FN1_SLC0_TOKEN1_0TO1_INT_ENA_S)
+#define SLCHOST_FN1_SLC0_TOKEN1_0TO1_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC0_TOKEN1_0TO1_INT_ENA_S  11
+/** SLCHOST_FN1_SLC0HOST_RX_SOF_INT_ENA : R/W; bitpos: [12]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC0HOST_RX_SOF_INT_ENA    (BIT(12))
+#define SLCHOST_FN1_SLC0HOST_RX_SOF_INT_ENA_M  (SLCHOST_FN1_SLC0HOST_RX_SOF_INT_ENA_V << SLCHOST_FN1_SLC0HOST_RX_SOF_INT_ENA_S)
+#define SLCHOST_FN1_SLC0HOST_RX_SOF_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC0HOST_RX_SOF_INT_ENA_S  12
+/** SLCHOST_FN1_SLC0HOST_RX_EOF_INT_ENA : R/W; bitpos: [13]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC0HOST_RX_EOF_INT_ENA    (BIT(13))
+#define SLCHOST_FN1_SLC0HOST_RX_EOF_INT_ENA_M  (SLCHOST_FN1_SLC0HOST_RX_EOF_INT_ENA_V << SLCHOST_FN1_SLC0HOST_RX_EOF_INT_ENA_S)
+#define SLCHOST_FN1_SLC0HOST_RX_EOF_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC0HOST_RX_EOF_INT_ENA_S  13
+/** SLCHOST_FN1_SLC0HOST_RX_START_INT_ENA : R/W; bitpos: [14]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC0HOST_RX_START_INT_ENA    (BIT(14))
+#define SLCHOST_FN1_SLC0HOST_RX_START_INT_ENA_M  (SLCHOST_FN1_SLC0HOST_RX_START_INT_ENA_V << SLCHOST_FN1_SLC0HOST_RX_START_INT_ENA_S)
+#define SLCHOST_FN1_SLC0HOST_RX_START_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC0HOST_RX_START_INT_ENA_S  14
+/** SLCHOST_FN1_SLC0HOST_TX_START_INT_ENA : R/W; bitpos: [15]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC0HOST_TX_START_INT_ENA    (BIT(15))
+#define SLCHOST_FN1_SLC0HOST_TX_START_INT_ENA_M  (SLCHOST_FN1_SLC0HOST_TX_START_INT_ENA_V << SLCHOST_FN1_SLC0HOST_TX_START_INT_ENA_S)
+#define SLCHOST_FN1_SLC0HOST_TX_START_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC0HOST_TX_START_INT_ENA_S  15
+/** SLCHOST_FN1_SLC0_RX_UDF_INT_ENA : R/W; bitpos: [16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC0_RX_UDF_INT_ENA    (BIT(16))
+#define SLCHOST_FN1_SLC0_RX_UDF_INT_ENA_M  (SLCHOST_FN1_SLC0_RX_UDF_INT_ENA_V << SLCHOST_FN1_SLC0_RX_UDF_INT_ENA_S)
+#define SLCHOST_FN1_SLC0_RX_UDF_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC0_RX_UDF_INT_ENA_S  16
+/** SLCHOST_FN1_SLC0_TX_OVF_INT_ENA : R/W; bitpos: [17]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC0_TX_OVF_INT_ENA    (BIT(17))
+#define SLCHOST_FN1_SLC0_TX_OVF_INT_ENA_M  (SLCHOST_FN1_SLC0_TX_OVF_INT_ENA_V << SLCHOST_FN1_SLC0_TX_OVF_INT_ENA_S)
+#define SLCHOST_FN1_SLC0_TX_OVF_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC0_TX_OVF_INT_ENA_S  17
+/** SLCHOST_FN1_SLC0_RX_PF_VALID_INT_ENA : R/W; bitpos: [18]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC0_RX_PF_VALID_INT_ENA    (BIT(18))
+#define SLCHOST_FN1_SLC0_RX_PF_VALID_INT_ENA_M  (SLCHOST_FN1_SLC0_RX_PF_VALID_INT_ENA_V << SLCHOST_FN1_SLC0_RX_PF_VALID_INT_ENA_S)
+#define SLCHOST_FN1_SLC0_RX_PF_VALID_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC0_RX_PF_VALID_INT_ENA_S  18
+/** SLCHOST_FN1_SLC0_EXT_BIT0_INT_ENA : R/W; bitpos: [19]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC0_EXT_BIT0_INT_ENA    (BIT(19))
+#define SLCHOST_FN1_SLC0_EXT_BIT0_INT_ENA_M  (SLCHOST_FN1_SLC0_EXT_BIT0_INT_ENA_V << SLCHOST_FN1_SLC0_EXT_BIT0_INT_ENA_S)
+#define SLCHOST_FN1_SLC0_EXT_BIT0_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC0_EXT_BIT0_INT_ENA_S  19
+/** SLCHOST_FN1_SLC0_EXT_BIT1_INT_ENA : R/W; bitpos: [20]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC0_EXT_BIT1_INT_ENA    (BIT(20))
+#define SLCHOST_FN1_SLC0_EXT_BIT1_INT_ENA_M  (SLCHOST_FN1_SLC0_EXT_BIT1_INT_ENA_V << SLCHOST_FN1_SLC0_EXT_BIT1_INT_ENA_S)
+#define SLCHOST_FN1_SLC0_EXT_BIT1_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC0_EXT_BIT1_INT_ENA_S  20
+/** SLCHOST_FN1_SLC0_EXT_BIT2_INT_ENA : R/W; bitpos: [21]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC0_EXT_BIT2_INT_ENA    (BIT(21))
+#define SLCHOST_FN1_SLC0_EXT_BIT2_INT_ENA_M  (SLCHOST_FN1_SLC0_EXT_BIT2_INT_ENA_V << SLCHOST_FN1_SLC0_EXT_BIT2_INT_ENA_S)
+#define SLCHOST_FN1_SLC0_EXT_BIT2_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC0_EXT_BIT2_INT_ENA_S  21
+/** SLCHOST_FN1_SLC0_EXT_BIT3_INT_ENA : R/W; bitpos: [22]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC0_EXT_BIT3_INT_ENA    (BIT(22))
+#define SLCHOST_FN1_SLC0_EXT_BIT3_INT_ENA_M  (SLCHOST_FN1_SLC0_EXT_BIT3_INT_ENA_V << SLCHOST_FN1_SLC0_EXT_BIT3_INT_ENA_S)
+#define SLCHOST_FN1_SLC0_EXT_BIT3_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC0_EXT_BIT3_INT_ENA_S  22
+/** SLCHOST_FN1_SLC0_RX_NEW_PACKET_INT_ENA : R/W; bitpos: [23]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC0_RX_NEW_PACKET_INT_ENA    (BIT(23))
+#define SLCHOST_FN1_SLC0_RX_NEW_PACKET_INT_ENA_M  (SLCHOST_FN1_SLC0_RX_NEW_PACKET_INT_ENA_V << SLCHOST_FN1_SLC0_RX_NEW_PACKET_INT_ENA_S)
+#define SLCHOST_FN1_SLC0_RX_NEW_PACKET_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC0_RX_NEW_PACKET_INT_ENA_S  23
+/** SLCHOST_FN1_SLC0_HOST_RD_RETRY_INT_ENA : R/W; bitpos: [24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC0_HOST_RD_RETRY_INT_ENA    (BIT(24))
+#define SLCHOST_FN1_SLC0_HOST_RD_RETRY_INT_ENA_M  (SLCHOST_FN1_SLC0_HOST_RD_RETRY_INT_ENA_V << SLCHOST_FN1_SLC0_HOST_RD_RETRY_INT_ENA_S)
+#define SLCHOST_FN1_SLC0_HOST_RD_RETRY_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC0_HOST_RD_RETRY_INT_ENA_S  24
+/** SLCHOST_FN1_GPIO_SDIO_INT_ENA : R/W; bitpos: [25]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_GPIO_SDIO_INT_ENA    (BIT(25))
+#define SLCHOST_FN1_GPIO_SDIO_INT_ENA_M  (SLCHOST_FN1_GPIO_SDIO_INT_ENA_V << SLCHOST_FN1_GPIO_SDIO_INT_ENA_S)
+#define SLCHOST_FN1_GPIO_SDIO_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_GPIO_SDIO_INT_ENA_S  25
+
+/** SLCHOST_SLC1HOST_FUNC1_INT_ENA_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_FUNC1_INT_ENA_REG (DR_REG_SLCHOST_BASE + 0xe0)
+/** SLCHOST_FN1_SLC1_TOHOST_BIT0_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC1_TOHOST_BIT0_INT_ENA    (BIT(0))
+#define SLCHOST_FN1_SLC1_TOHOST_BIT0_INT_ENA_M  (SLCHOST_FN1_SLC1_TOHOST_BIT0_INT_ENA_V << SLCHOST_FN1_SLC1_TOHOST_BIT0_INT_ENA_S)
+#define SLCHOST_FN1_SLC1_TOHOST_BIT0_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC1_TOHOST_BIT0_INT_ENA_S  0
+/** SLCHOST_FN1_SLC1_TOHOST_BIT1_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC1_TOHOST_BIT1_INT_ENA    (BIT(1))
+#define SLCHOST_FN1_SLC1_TOHOST_BIT1_INT_ENA_M  (SLCHOST_FN1_SLC1_TOHOST_BIT1_INT_ENA_V << SLCHOST_FN1_SLC1_TOHOST_BIT1_INT_ENA_S)
+#define SLCHOST_FN1_SLC1_TOHOST_BIT1_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC1_TOHOST_BIT1_INT_ENA_S  1
+/** SLCHOST_FN1_SLC1_TOHOST_BIT2_INT_ENA : R/W; bitpos: [2]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC1_TOHOST_BIT2_INT_ENA    (BIT(2))
+#define SLCHOST_FN1_SLC1_TOHOST_BIT2_INT_ENA_M  (SLCHOST_FN1_SLC1_TOHOST_BIT2_INT_ENA_V << SLCHOST_FN1_SLC1_TOHOST_BIT2_INT_ENA_S)
+#define SLCHOST_FN1_SLC1_TOHOST_BIT2_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC1_TOHOST_BIT2_INT_ENA_S  2
+/** SLCHOST_FN1_SLC1_TOHOST_BIT3_INT_ENA : R/W; bitpos: [3]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC1_TOHOST_BIT3_INT_ENA    (BIT(3))
+#define SLCHOST_FN1_SLC1_TOHOST_BIT3_INT_ENA_M  (SLCHOST_FN1_SLC1_TOHOST_BIT3_INT_ENA_V << SLCHOST_FN1_SLC1_TOHOST_BIT3_INT_ENA_S)
+#define SLCHOST_FN1_SLC1_TOHOST_BIT3_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC1_TOHOST_BIT3_INT_ENA_S  3
+/** SLCHOST_FN1_SLC1_TOHOST_BIT4_INT_ENA : R/W; bitpos: [4]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC1_TOHOST_BIT4_INT_ENA    (BIT(4))
+#define SLCHOST_FN1_SLC1_TOHOST_BIT4_INT_ENA_M  (SLCHOST_FN1_SLC1_TOHOST_BIT4_INT_ENA_V << SLCHOST_FN1_SLC1_TOHOST_BIT4_INT_ENA_S)
+#define SLCHOST_FN1_SLC1_TOHOST_BIT4_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC1_TOHOST_BIT4_INT_ENA_S  4
+/** SLCHOST_FN1_SLC1_TOHOST_BIT5_INT_ENA : R/W; bitpos: [5]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC1_TOHOST_BIT5_INT_ENA    (BIT(5))
+#define SLCHOST_FN1_SLC1_TOHOST_BIT5_INT_ENA_M  (SLCHOST_FN1_SLC1_TOHOST_BIT5_INT_ENA_V << SLCHOST_FN1_SLC1_TOHOST_BIT5_INT_ENA_S)
+#define SLCHOST_FN1_SLC1_TOHOST_BIT5_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC1_TOHOST_BIT5_INT_ENA_S  5
+/** SLCHOST_FN1_SLC1_TOHOST_BIT6_INT_ENA : R/W; bitpos: [6]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC1_TOHOST_BIT6_INT_ENA    (BIT(6))
+#define SLCHOST_FN1_SLC1_TOHOST_BIT6_INT_ENA_M  (SLCHOST_FN1_SLC1_TOHOST_BIT6_INT_ENA_V << SLCHOST_FN1_SLC1_TOHOST_BIT6_INT_ENA_S)
+#define SLCHOST_FN1_SLC1_TOHOST_BIT6_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC1_TOHOST_BIT6_INT_ENA_S  6
+/** SLCHOST_FN1_SLC1_TOHOST_BIT7_INT_ENA : R/W; bitpos: [7]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC1_TOHOST_BIT7_INT_ENA    (BIT(7))
+#define SLCHOST_FN1_SLC1_TOHOST_BIT7_INT_ENA_M  (SLCHOST_FN1_SLC1_TOHOST_BIT7_INT_ENA_V << SLCHOST_FN1_SLC1_TOHOST_BIT7_INT_ENA_S)
+#define SLCHOST_FN1_SLC1_TOHOST_BIT7_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC1_TOHOST_BIT7_INT_ENA_S  7
+/** SLCHOST_FN1_SLC1_TOKEN0_1TO0_INT_ENA : R/W; bitpos: [8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC1_TOKEN0_1TO0_INT_ENA    (BIT(8))
+#define SLCHOST_FN1_SLC1_TOKEN0_1TO0_INT_ENA_M  (SLCHOST_FN1_SLC1_TOKEN0_1TO0_INT_ENA_V << SLCHOST_FN1_SLC1_TOKEN0_1TO0_INT_ENA_S)
+#define SLCHOST_FN1_SLC1_TOKEN0_1TO0_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC1_TOKEN0_1TO0_INT_ENA_S  8
+/** SLCHOST_FN1_SLC1_TOKEN1_1TO0_INT_ENA : R/W; bitpos: [9]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC1_TOKEN1_1TO0_INT_ENA    (BIT(9))
+#define SLCHOST_FN1_SLC1_TOKEN1_1TO0_INT_ENA_M  (SLCHOST_FN1_SLC1_TOKEN1_1TO0_INT_ENA_V << SLCHOST_FN1_SLC1_TOKEN1_1TO0_INT_ENA_S)
+#define SLCHOST_FN1_SLC1_TOKEN1_1TO0_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC1_TOKEN1_1TO0_INT_ENA_S  9
+/** SLCHOST_FN1_SLC1_TOKEN0_0TO1_INT_ENA : R/W; bitpos: [10]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC1_TOKEN0_0TO1_INT_ENA    (BIT(10))
+#define SLCHOST_FN1_SLC1_TOKEN0_0TO1_INT_ENA_M  (SLCHOST_FN1_SLC1_TOKEN0_0TO1_INT_ENA_V << SLCHOST_FN1_SLC1_TOKEN0_0TO1_INT_ENA_S)
+#define SLCHOST_FN1_SLC1_TOKEN0_0TO1_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC1_TOKEN0_0TO1_INT_ENA_S  10
+/** SLCHOST_FN1_SLC1_TOKEN1_0TO1_INT_ENA : R/W; bitpos: [11]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC1_TOKEN1_0TO1_INT_ENA    (BIT(11))
+#define SLCHOST_FN1_SLC1_TOKEN1_0TO1_INT_ENA_M  (SLCHOST_FN1_SLC1_TOKEN1_0TO1_INT_ENA_V << SLCHOST_FN1_SLC1_TOKEN1_0TO1_INT_ENA_S)
+#define SLCHOST_FN1_SLC1_TOKEN1_0TO1_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC1_TOKEN1_0TO1_INT_ENA_S  11
+/** SLCHOST_FN1_SLC1HOST_RX_SOF_INT_ENA : R/W; bitpos: [12]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC1HOST_RX_SOF_INT_ENA    (BIT(12))
+#define SLCHOST_FN1_SLC1HOST_RX_SOF_INT_ENA_M  (SLCHOST_FN1_SLC1HOST_RX_SOF_INT_ENA_V << SLCHOST_FN1_SLC1HOST_RX_SOF_INT_ENA_S)
+#define SLCHOST_FN1_SLC1HOST_RX_SOF_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC1HOST_RX_SOF_INT_ENA_S  12
+/** SLCHOST_FN1_SLC1HOST_RX_EOF_INT_ENA : R/W; bitpos: [13]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC1HOST_RX_EOF_INT_ENA    (BIT(13))
+#define SLCHOST_FN1_SLC1HOST_RX_EOF_INT_ENA_M  (SLCHOST_FN1_SLC1HOST_RX_EOF_INT_ENA_V << SLCHOST_FN1_SLC1HOST_RX_EOF_INT_ENA_S)
+#define SLCHOST_FN1_SLC1HOST_RX_EOF_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC1HOST_RX_EOF_INT_ENA_S  13
+/** SLCHOST_FN1_SLC1HOST_RX_START_INT_ENA : R/W; bitpos: [14]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC1HOST_RX_START_INT_ENA    (BIT(14))
+#define SLCHOST_FN1_SLC1HOST_RX_START_INT_ENA_M  (SLCHOST_FN1_SLC1HOST_RX_START_INT_ENA_V << SLCHOST_FN1_SLC1HOST_RX_START_INT_ENA_S)
+#define SLCHOST_FN1_SLC1HOST_RX_START_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC1HOST_RX_START_INT_ENA_S  14
+/** SLCHOST_FN1_SLC1HOST_TX_START_INT_ENA : R/W; bitpos: [15]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC1HOST_TX_START_INT_ENA    (BIT(15))
+#define SLCHOST_FN1_SLC1HOST_TX_START_INT_ENA_M  (SLCHOST_FN1_SLC1HOST_TX_START_INT_ENA_V << SLCHOST_FN1_SLC1HOST_TX_START_INT_ENA_S)
+#define SLCHOST_FN1_SLC1HOST_TX_START_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC1HOST_TX_START_INT_ENA_S  15
+/** SLCHOST_FN1_SLC1_RX_UDF_INT_ENA : R/W; bitpos: [16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC1_RX_UDF_INT_ENA    (BIT(16))
+#define SLCHOST_FN1_SLC1_RX_UDF_INT_ENA_M  (SLCHOST_FN1_SLC1_RX_UDF_INT_ENA_V << SLCHOST_FN1_SLC1_RX_UDF_INT_ENA_S)
+#define SLCHOST_FN1_SLC1_RX_UDF_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC1_RX_UDF_INT_ENA_S  16
+/** SLCHOST_FN1_SLC1_TX_OVF_INT_ENA : R/W; bitpos: [17]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC1_TX_OVF_INT_ENA    (BIT(17))
+#define SLCHOST_FN1_SLC1_TX_OVF_INT_ENA_M  (SLCHOST_FN1_SLC1_TX_OVF_INT_ENA_V << SLCHOST_FN1_SLC1_TX_OVF_INT_ENA_S)
+#define SLCHOST_FN1_SLC1_TX_OVF_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC1_TX_OVF_INT_ENA_S  17
+/** SLCHOST_FN1_SLC1_RX_PF_VALID_INT_ENA : R/W; bitpos: [18]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC1_RX_PF_VALID_INT_ENA    (BIT(18))
+#define SLCHOST_FN1_SLC1_RX_PF_VALID_INT_ENA_M  (SLCHOST_FN1_SLC1_RX_PF_VALID_INT_ENA_V << SLCHOST_FN1_SLC1_RX_PF_VALID_INT_ENA_S)
+#define SLCHOST_FN1_SLC1_RX_PF_VALID_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC1_RX_PF_VALID_INT_ENA_S  18
+/** SLCHOST_FN1_SLC1_EXT_BIT0_INT_ENA : R/W; bitpos: [19]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC1_EXT_BIT0_INT_ENA    (BIT(19))
+#define SLCHOST_FN1_SLC1_EXT_BIT0_INT_ENA_M  (SLCHOST_FN1_SLC1_EXT_BIT0_INT_ENA_V << SLCHOST_FN1_SLC1_EXT_BIT0_INT_ENA_S)
+#define SLCHOST_FN1_SLC1_EXT_BIT0_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC1_EXT_BIT0_INT_ENA_S  19
+/** SLCHOST_FN1_SLC1_EXT_BIT1_INT_ENA : R/W; bitpos: [20]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC1_EXT_BIT1_INT_ENA    (BIT(20))
+#define SLCHOST_FN1_SLC1_EXT_BIT1_INT_ENA_M  (SLCHOST_FN1_SLC1_EXT_BIT1_INT_ENA_V << SLCHOST_FN1_SLC1_EXT_BIT1_INT_ENA_S)
+#define SLCHOST_FN1_SLC1_EXT_BIT1_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC1_EXT_BIT1_INT_ENA_S  20
+/** SLCHOST_FN1_SLC1_EXT_BIT2_INT_ENA : R/W; bitpos: [21]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC1_EXT_BIT2_INT_ENA    (BIT(21))
+#define SLCHOST_FN1_SLC1_EXT_BIT2_INT_ENA_M  (SLCHOST_FN1_SLC1_EXT_BIT2_INT_ENA_V << SLCHOST_FN1_SLC1_EXT_BIT2_INT_ENA_S)
+#define SLCHOST_FN1_SLC1_EXT_BIT2_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC1_EXT_BIT2_INT_ENA_S  21
+/** SLCHOST_FN1_SLC1_EXT_BIT3_INT_ENA : R/W; bitpos: [22]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC1_EXT_BIT3_INT_ENA    (BIT(22))
+#define SLCHOST_FN1_SLC1_EXT_BIT3_INT_ENA_M  (SLCHOST_FN1_SLC1_EXT_BIT3_INT_ENA_V << SLCHOST_FN1_SLC1_EXT_BIT3_INT_ENA_S)
+#define SLCHOST_FN1_SLC1_EXT_BIT3_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC1_EXT_BIT3_INT_ENA_S  22
+/** SLCHOST_FN1_SLC1_WIFI_RX_NEW_PACKET_INT_ENA : R/W; bitpos: [23]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC1_WIFI_RX_NEW_PACKET_INT_ENA    (BIT(23))
+#define SLCHOST_FN1_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_M  (SLCHOST_FN1_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_V << SLCHOST_FN1_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_S)
+#define SLCHOST_FN1_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_S  23
+/** SLCHOST_FN1_SLC1_HOST_RD_RETRY_INT_ENA : R/W; bitpos: [24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC1_HOST_RD_RETRY_INT_ENA    (BIT(24))
+#define SLCHOST_FN1_SLC1_HOST_RD_RETRY_INT_ENA_M  (SLCHOST_FN1_SLC1_HOST_RD_RETRY_INT_ENA_V << SLCHOST_FN1_SLC1_HOST_RD_RETRY_INT_ENA_S)
+#define SLCHOST_FN1_SLC1_HOST_RD_RETRY_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC1_HOST_RD_RETRY_INT_ENA_S  24
+/** SLCHOST_FN1_SLC1_BT_RX_NEW_PACKET_INT_ENA : R/W; bitpos: [25]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN1_SLC1_BT_RX_NEW_PACKET_INT_ENA    (BIT(25))
+#define SLCHOST_FN1_SLC1_BT_RX_NEW_PACKET_INT_ENA_M  (SLCHOST_FN1_SLC1_BT_RX_NEW_PACKET_INT_ENA_V << SLCHOST_FN1_SLC1_BT_RX_NEW_PACKET_INT_ENA_S)
+#define SLCHOST_FN1_SLC1_BT_RX_NEW_PACKET_INT_ENA_V  0x00000001U
+#define SLCHOST_FN1_SLC1_BT_RX_NEW_PACKET_INT_ENA_S  25
+
+/** SLCHOST_SLC0HOST_FUNC2_INT_ENA_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_FUNC2_INT_ENA_REG (DR_REG_SLCHOST_BASE + 0xe4)
+/** SLCHOST_FN2_SLC0_TOHOST_BIT0_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC0_TOHOST_BIT0_INT_ENA    (BIT(0))
+#define SLCHOST_FN2_SLC0_TOHOST_BIT0_INT_ENA_M  (SLCHOST_FN2_SLC0_TOHOST_BIT0_INT_ENA_V << SLCHOST_FN2_SLC0_TOHOST_BIT0_INT_ENA_S)
+#define SLCHOST_FN2_SLC0_TOHOST_BIT0_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC0_TOHOST_BIT0_INT_ENA_S  0
+/** SLCHOST_FN2_SLC0_TOHOST_BIT1_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC0_TOHOST_BIT1_INT_ENA    (BIT(1))
+#define SLCHOST_FN2_SLC0_TOHOST_BIT1_INT_ENA_M  (SLCHOST_FN2_SLC0_TOHOST_BIT1_INT_ENA_V << SLCHOST_FN2_SLC0_TOHOST_BIT1_INT_ENA_S)
+#define SLCHOST_FN2_SLC0_TOHOST_BIT1_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC0_TOHOST_BIT1_INT_ENA_S  1
+/** SLCHOST_FN2_SLC0_TOHOST_BIT2_INT_ENA : R/W; bitpos: [2]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC0_TOHOST_BIT2_INT_ENA    (BIT(2))
+#define SLCHOST_FN2_SLC0_TOHOST_BIT2_INT_ENA_M  (SLCHOST_FN2_SLC0_TOHOST_BIT2_INT_ENA_V << SLCHOST_FN2_SLC0_TOHOST_BIT2_INT_ENA_S)
+#define SLCHOST_FN2_SLC0_TOHOST_BIT2_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC0_TOHOST_BIT2_INT_ENA_S  2
+/** SLCHOST_FN2_SLC0_TOHOST_BIT3_INT_ENA : R/W; bitpos: [3]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC0_TOHOST_BIT3_INT_ENA    (BIT(3))
+#define SLCHOST_FN2_SLC0_TOHOST_BIT3_INT_ENA_M  (SLCHOST_FN2_SLC0_TOHOST_BIT3_INT_ENA_V << SLCHOST_FN2_SLC0_TOHOST_BIT3_INT_ENA_S)
+#define SLCHOST_FN2_SLC0_TOHOST_BIT3_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC0_TOHOST_BIT3_INT_ENA_S  3
+/** SLCHOST_FN2_SLC0_TOHOST_BIT4_INT_ENA : R/W; bitpos: [4]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC0_TOHOST_BIT4_INT_ENA    (BIT(4))
+#define SLCHOST_FN2_SLC0_TOHOST_BIT4_INT_ENA_M  (SLCHOST_FN2_SLC0_TOHOST_BIT4_INT_ENA_V << SLCHOST_FN2_SLC0_TOHOST_BIT4_INT_ENA_S)
+#define SLCHOST_FN2_SLC0_TOHOST_BIT4_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC0_TOHOST_BIT4_INT_ENA_S  4
+/** SLCHOST_FN2_SLC0_TOHOST_BIT5_INT_ENA : R/W; bitpos: [5]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC0_TOHOST_BIT5_INT_ENA    (BIT(5))
+#define SLCHOST_FN2_SLC0_TOHOST_BIT5_INT_ENA_M  (SLCHOST_FN2_SLC0_TOHOST_BIT5_INT_ENA_V << SLCHOST_FN2_SLC0_TOHOST_BIT5_INT_ENA_S)
+#define SLCHOST_FN2_SLC0_TOHOST_BIT5_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC0_TOHOST_BIT5_INT_ENA_S  5
+/** SLCHOST_FN2_SLC0_TOHOST_BIT6_INT_ENA : R/W; bitpos: [6]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC0_TOHOST_BIT6_INT_ENA    (BIT(6))
+#define SLCHOST_FN2_SLC0_TOHOST_BIT6_INT_ENA_M  (SLCHOST_FN2_SLC0_TOHOST_BIT6_INT_ENA_V << SLCHOST_FN2_SLC0_TOHOST_BIT6_INT_ENA_S)
+#define SLCHOST_FN2_SLC0_TOHOST_BIT6_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC0_TOHOST_BIT6_INT_ENA_S  6
+/** SLCHOST_FN2_SLC0_TOHOST_BIT7_INT_ENA : R/W; bitpos: [7]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC0_TOHOST_BIT7_INT_ENA    (BIT(7))
+#define SLCHOST_FN2_SLC0_TOHOST_BIT7_INT_ENA_M  (SLCHOST_FN2_SLC0_TOHOST_BIT7_INT_ENA_V << SLCHOST_FN2_SLC0_TOHOST_BIT7_INT_ENA_S)
+#define SLCHOST_FN2_SLC0_TOHOST_BIT7_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC0_TOHOST_BIT7_INT_ENA_S  7
+/** SLCHOST_FN2_SLC0_TOKEN0_1TO0_INT_ENA : R/W; bitpos: [8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC0_TOKEN0_1TO0_INT_ENA    (BIT(8))
+#define SLCHOST_FN2_SLC0_TOKEN0_1TO0_INT_ENA_M  (SLCHOST_FN2_SLC0_TOKEN0_1TO0_INT_ENA_V << SLCHOST_FN2_SLC0_TOKEN0_1TO0_INT_ENA_S)
+#define SLCHOST_FN2_SLC0_TOKEN0_1TO0_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC0_TOKEN0_1TO0_INT_ENA_S  8
+/** SLCHOST_FN2_SLC0_TOKEN1_1TO0_INT_ENA : R/W; bitpos: [9]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC0_TOKEN1_1TO0_INT_ENA    (BIT(9))
+#define SLCHOST_FN2_SLC0_TOKEN1_1TO0_INT_ENA_M  (SLCHOST_FN2_SLC0_TOKEN1_1TO0_INT_ENA_V << SLCHOST_FN2_SLC0_TOKEN1_1TO0_INT_ENA_S)
+#define SLCHOST_FN2_SLC0_TOKEN1_1TO0_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC0_TOKEN1_1TO0_INT_ENA_S  9
+/** SLCHOST_FN2_SLC0_TOKEN0_0TO1_INT_ENA : R/W; bitpos: [10]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC0_TOKEN0_0TO1_INT_ENA    (BIT(10))
+#define SLCHOST_FN2_SLC0_TOKEN0_0TO1_INT_ENA_M  (SLCHOST_FN2_SLC0_TOKEN0_0TO1_INT_ENA_V << SLCHOST_FN2_SLC0_TOKEN0_0TO1_INT_ENA_S)
+#define SLCHOST_FN2_SLC0_TOKEN0_0TO1_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC0_TOKEN0_0TO1_INT_ENA_S  10
+/** SLCHOST_FN2_SLC0_TOKEN1_0TO1_INT_ENA : R/W; bitpos: [11]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC0_TOKEN1_0TO1_INT_ENA    (BIT(11))
+#define SLCHOST_FN2_SLC0_TOKEN1_0TO1_INT_ENA_M  (SLCHOST_FN2_SLC0_TOKEN1_0TO1_INT_ENA_V << SLCHOST_FN2_SLC0_TOKEN1_0TO1_INT_ENA_S)
+#define SLCHOST_FN2_SLC0_TOKEN1_0TO1_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC0_TOKEN1_0TO1_INT_ENA_S  11
+/** SLCHOST_FN2_SLC0HOST_RX_SOF_INT_ENA : R/W; bitpos: [12]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC0HOST_RX_SOF_INT_ENA    (BIT(12))
+#define SLCHOST_FN2_SLC0HOST_RX_SOF_INT_ENA_M  (SLCHOST_FN2_SLC0HOST_RX_SOF_INT_ENA_V << SLCHOST_FN2_SLC0HOST_RX_SOF_INT_ENA_S)
+#define SLCHOST_FN2_SLC0HOST_RX_SOF_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC0HOST_RX_SOF_INT_ENA_S  12
+/** SLCHOST_FN2_SLC0HOST_RX_EOF_INT_ENA : R/W; bitpos: [13]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC0HOST_RX_EOF_INT_ENA    (BIT(13))
+#define SLCHOST_FN2_SLC0HOST_RX_EOF_INT_ENA_M  (SLCHOST_FN2_SLC0HOST_RX_EOF_INT_ENA_V << SLCHOST_FN2_SLC0HOST_RX_EOF_INT_ENA_S)
+#define SLCHOST_FN2_SLC0HOST_RX_EOF_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC0HOST_RX_EOF_INT_ENA_S  13
+/** SLCHOST_FN2_SLC0HOST_RX_START_INT_ENA : R/W; bitpos: [14]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC0HOST_RX_START_INT_ENA    (BIT(14))
+#define SLCHOST_FN2_SLC0HOST_RX_START_INT_ENA_M  (SLCHOST_FN2_SLC0HOST_RX_START_INT_ENA_V << SLCHOST_FN2_SLC0HOST_RX_START_INT_ENA_S)
+#define SLCHOST_FN2_SLC0HOST_RX_START_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC0HOST_RX_START_INT_ENA_S  14
+/** SLCHOST_FN2_SLC0HOST_TX_START_INT_ENA : R/W; bitpos: [15]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC0HOST_TX_START_INT_ENA    (BIT(15))
+#define SLCHOST_FN2_SLC0HOST_TX_START_INT_ENA_M  (SLCHOST_FN2_SLC0HOST_TX_START_INT_ENA_V << SLCHOST_FN2_SLC0HOST_TX_START_INT_ENA_S)
+#define SLCHOST_FN2_SLC0HOST_TX_START_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC0HOST_TX_START_INT_ENA_S  15
+/** SLCHOST_FN2_SLC0_RX_UDF_INT_ENA : R/W; bitpos: [16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC0_RX_UDF_INT_ENA    (BIT(16))
+#define SLCHOST_FN2_SLC0_RX_UDF_INT_ENA_M  (SLCHOST_FN2_SLC0_RX_UDF_INT_ENA_V << SLCHOST_FN2_SLC0_RX_UDF_INT_ENA_S)
+#define SLCHOST_FN2_SLC0_RX_UDF_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC0_RX_UDF_INT_ENA_S  16
+/** SLCHOST_FN2_SLC0_TX_OVF_INT_ENA : R/W; bitpos: [17]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC0_TX_OVF_INT_ENA    (BIT(17))
+#define SLCHOST_FN2_SLC0_TX_OVF_INT_ENA_M  (SLCHOST_FN2_SLC0_TX_OVF_INT_ENA_V << SLCHOST_FN2_SLC0_TX_OVF_INT_ENA_S)
+#define SLCHOST_FN2_SLC0_TX_OVF_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC0_TX_OVF_INT_ENA_S  17
+/** SLCHOST_FN2_SLC0_RX_PF_VALID_INT_ENA : R/W; bitpos: [18]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC0_RX_PF_VALID_INT_ENA    (BIT(18))
+#define SLCHOST_FN2_SLC0_RX_PF_VALID_INT_ENA_M  (SLCHOST_FN2_SLC0_RX_PF_VALID_INT_ENA_V << SLCHOST_FN2_SLC0_RX_PF_VALID_INT_ENA_S)
+#define SLCHOST_FN2_SLC0_RX_PF_VALID_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC0_RX_PF_VALID_INT_ENA_S  18
+/** SLCHOST_FN2_SLC0_EXT_BIT0_INT_ENA : R/W; bitpos: [19]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC0_EXT_BIT0_INT_ENA    (BIT(19))
+#define SLCHOST_FN2_SLC0_EXT_BIT0_INT_ENA_M  (SLCHOST_FN2_SLC0_EXT_BIT0_INT_ENA_V << SLCHOST_FN2_SLC0_EXT_BIT0_INT_ENA_S)
+#define SLCHOST_FN2_SLC0_EXT_BIT0_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC0_EXT_BIT0_INT_ENA_S  19
+/** SLCHOST_FN2_SLC0_EXT_BIT1_INT_ENA : R/W; bitpos: [20]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC0_EXT_BIT1_INT_ENA    (BIT(20))
+#define SLCHOST_FN2_SLC0_EXT_BIT1_INT_ENA_M  (SLCHOST_FN2_SLC0_EXT_BIT1_INT_ENA_V << SLCHOST_FN2_SLC0_EXT_BIT1_INT_ENA_S)
+#define SLCHOST_FN2_SLC0_EXT_BIT1_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC0_EXT_BIT1_INT_ENA_S  20
+/** SLCHOST_FN2_SLC0_EXT_BIT2_INT_ENA : R/W; bitpos: [21]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC0_EXT_BIT2_INT_ENA    (BIT(21))
+#define SLCHOST_FN2_SLC0_EXT_BIT2_INT_ENA_M  (SLCHOST_FN2_SLC0_EXT_BIT2_INT_ENA_V << SLCHOST_FN2_SLC0_EXT_BIT2_INT_ENA_S)
+#define SLCHOST_FN2_SLC0_EXT_BIT2_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC0_EXT_BIT2_INT_ENA_S  21
+/** SLCHOST_FN2_SLC0_EXT_BIT3_INT_ENA : R/W; bitpos: [22]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC0_EXT_BIT3_INT_ENA    (BIT(22))
+#define SLCHOST_FN2_SLC0_EXT_BIT3_INT_ENA_M  (SLCHOST_FN2_SLC0_EXT_BIT3_INT_ENA_V << SLCHOST_FN2_SLC0_EXT_BIT3_INT_ENA_S)
+#define SLCHOST_FN2_SLC0_EXT_BIT3_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC0_EXT_BIT3_INT_ENA_S  22
+/** SLCHOST_FN2_SLC0_RX_NEW_PACKET_INT_ENA : R/W; bitpos: [23]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC0_RX_NEW_PACKET_INT_ENA    (BIT(23))
+#define SLCHOST_FN2_SLC0_RX_NEW_PACKET_INT_ENA_M  (SLCHOST_FN2_SLC0_RX_NEW_PACKET_INT_ENA_V << SLCHOST_FN2_SLC0_RX_NEW_PACKET_INT_ENA_S)
+#define SLCHOST_FN2_SLC0_RX_NEW_PACKET_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC0_RX_NEW_PACKET_INT_ENA_S  23
+/** SLCHOST_FN2_SLC0_HOST_RD_RETRY_INT_ENA : R/W; bitpos: [24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC0_HOST_RD_RETRY_INT_ENA    (BIT(24))
+#define SLCHOST_FN2_SLC0_HOST_RD_RETRY_INT_ENA_M  (SLCHOST_FN2_SLC0_HOST_RD_RETRY_INT_ENA_V << SLCHOST_FN2_SLC0_HOST_RD_RETRY_INT_ENA_S)
+#define SLCHOST_FN2_SLC0_HOST_RD_RETRY_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC0_HOST_RD_RETRY_INT_ENA_S  24
+/** SLCHOST_FN2_GPIO_SDIO_INT_ENA : R/W; bitpos: [25]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_GPIO_SDIO_INT_ENA    (BIT(25))
+#define SLCHOST_FN2_GPIO_SDIO_INT_ENA_M  (SLCHOST_FN2_GPIO_SDIO_INT_ENA_V << SLCHOST_FN2_GPIO_SDIO_INT_ENA_S)
+#define SLCHOST_FN2_GPIO_SDIO_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_GPIO_SDIO_INT_ENA_S  25
+
+/** SLCHOST_SLC1HOST_FUNC2_INT_ENA_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_FUNC2_INT_ENA_REG (DR_REG_SLCHOST_BASE + 0xe8)
+/** SLCHOST_FN2_SLC1_TOHOST_BIT0_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC1_TOHOST_BIT0_INT_ENA    (BIT(0))
+#define SLCHOST_FN2_SLC1_TOHOST_BIT0_INT_ENA_M  (SLCHOST_FN2_SLC1_TOHOST_BIT0_INT_ENA_V << SLCHOST_FN2_SLC1_TOHOST_BIT0_INT_ENA_S)
+#define SLCHOST_FN2_SLC1_TOHOST_BIT0_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC1_TOHOST_BIT0_INT_ENA_S  0
+/** SLCHOST_FN2_SLC1_TOHOST_BIT1_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC1_TOHOST_BIT1_INT_ENA    (BIT(1))
+#define SLCHOST_FN2_SLC1_TOHOST_BIT1_INT_ENA_M  (SLCHOST_FN2_SLC1_TOHOST_BIT1_INT_ENA_V << SLCHOST_FN2_SLC1_TOHOST_BIT1_INT_ENA_S)
+#define SLCHOST_FN2_SLC1_TOHOST_BIT1_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC1_TOHOST_BIT1_INT_ENA_S  1
+/** SLCHOST_FN2_SLC1_TOHOST_BIT2_INT_ENA : R/W; bitpos: [2]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC1_TOHOST_BIT2_INT_ENA    (BIT(2))
+#define SLCHOST_FN2_SLC1_TOHOST_BIT2_INT_ENA_M  (SLCHOST_FN2_SLC1_TOHOST_BIT2_INT_ENA_V << SLCHOST_FN2_SLC1_TOHOST_BIT2_INT_ENA_S)
+#define SLCHOST_FN2_SLC1_TOHOST_BIT2_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC1_TOHOST_BIT2_INT_ENA_S  2
+/** SLCHOST_FN2_SLC1_TOHOST_BIT3_INT_ENA : R/W; bitpos: [3]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC1_TOHOST_BIT3_INT_ENA    (BIT(3))
+#define SLCHOST_FN2_SLC1_TOHOST_BIT3_INT_ENA_M  (SLCHOST_FN2_SLC1_TOHOST_BIT3_INT_ENA_V << SLCHOST_FN2_SLC1_TOHOST_BIT3_INT_ENA_S)
+#define SLCHOST_FN2_SLC1_TOHOST_BIT3_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC1_TOHOST_BIT3_INT_ENA_S  3
+/** SLCHOST_FN2_SLC1_TOHOST_BIT4_INT_ENA : R/W; bitpos: [4]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC1_TOHOST_BIT4_INT_ENA    (BIT(4))
+#define SLCHOST_FN2_SLC1_TOHOST_BIT4_INT_ENA_M  (SLCHOST_FN2_SLC1_TOHOST_BIT4_INT_ENA_V << SLCHOST_FN2_SLC1_TOHOST_BIT4_INT_ENA_S)
+#define SLCHOST_FN2_SLC1_TOHOST_BIT4_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC1_TOHOST_BIT4_INT_ENA_S  4
+/** SLCHOST_FN2_SLC1_TOHOST_BIT5_INT_ENA : R/W; bitpos: [5]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC1_TOHOST_BIT5_INT_ENA    (BIT(5))
+#define SLCHOST_FN2_SLC1_TOHOST_BIT5_INT_ENA_M  (SLCHOST_FN2_SLC1_TOHOST_BIT5_INT_ENA_V << SLCHOST_FN2_SLC1_TOHOST_BIT5_INT_ENA_S)
+#define SLCHOST_FN2_SLC1_TOHOST_BIT5_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC1_TOHOST_BIT5_INT_ENA_S  5
+/** SLCHOST_FN2_SLC1_TOHOST_BIT6_INT_ENA : R/W; bitpos: [6]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC1_TOHOST_BIT6_INT_ENA    (BIT(6))
+#define SLCHOST_FN2_SLC1_TOHOST_BIT6_INT_ENA_M  (SLCHOST_FN2_SLC1_TOHOST_BIT6_INT_ENA_V << SLCHOST_FN2_SLC1_TOHOST_BIT6_INT_ENA_S)
+#define SLCHOST_FN2_SLC1_TOHOST_BIT6_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC1_TOHOST_BIT6_INT_ENA_S  6
+/** SLCHOST_FN2_SLC1_TOHOST_BIT7_INT_ENA : R/W; bitpos: [7]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC1_TOHOST_BIT7_INT_ENA    (BIT(7))
+#define SLCHOST_FN2_SLC1_TOHOST_BIT7_INT_ENA_M  (SLCHOST_FN2_SLC1_TOHOST_BIT7_INT_ENA_V << SLCHOST_FN2_SLC1_TOHOST_BIT7_INT_ENA_S)
+#define SLCHOST_FN2_SLC1_TOHOST_BIT7_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC1_TOHOST_BIT7_INT_ENA_S  7
+/** SLCHOST_FN2_SLC1_TOKEN0_1TO0_INT_ENA : R/W; bitpos: [8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC1_TOKEN0_1TO0_INT_ENA    (BIT(8))
+#define SLCHOST_FN2_SLC1_TOKEN0_1TO0_INT_ENA_M  (SLCHOST_FN2_SLC1_TOKEN0_1TO0_INT_ENA_V << SLCHOST_FN2_SLC1_TOKEN0_1TO0_INT_ENA_S)
+#define SLCHOST_FN2_SLC1_TOKEN0_1TO0_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC1_TOKEN0_1TO0_INT_ENA_S  8
+/** SLCHOST_FN2_SLC1_TOKEN1_1TO0_INT_ENA : R/W; bitpos: [9]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC1_TOKEN1_1TO0_INT_ENA    (BIT(9))
+#define SLCHOST_FN2_SLC1_TOKEN1_1TO0_INT_ENA_M  (SLCHOST_FN2_SLC1_TOKEN1_1TO0_INT_ENA_V << SLCHOST_FN2_SLC1_TOKEN1_1TO0_INT_ENA_S)
+#define SLCHOST_FN2_SLC1_TOKEN1_1TO0_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC1_TOKEN1_1TO0_INT_ENA_S  9
+/** SLCHOST_FN2_SLC1_TOKEN0_0TO1_INT_ENA : R/W; bitpos: [10]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC1_TOKEN0_0TO1_INT_ENA    (BIT(10))
+#define SLCHOST_FN2_SLC1_TOKEN0_0TO1_INT_ENA_M  (SLCHOST_FN2_SLC1_TOKEN0_0TO1_INT_ENA_V << SLCHOST_FN2_SLC1_TOKEN0_0TO1_INT_ENA_S)
+#define SLCHOST_FN2_SLC1_TOKEN0_0TO1_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC1_TOKEN0_0TO1_INT_ENA_S  10
+/** SLCHOST_FN2_SLC1_TOKEN1_0TO1_INT_ENA : R/W; bitpos: [11]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC1_TOKEN1_0TO1_INT_ENA    (BIT(11))
+#define SLCHOST_FN2_SLC1_TOKEN1_0TO1_INT_ENA_M  (SLCHOST_FN2_SLC1_TOKEN1_0TO1_INT_ENA_V << SLCHOST_FN2_SLC1_TOKEN1_0TO1_INT_ENA_S)
+#define SLCHOST_FN2_SLC1_TOKEN1_0TO1_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC1_TOKEN1_0TO1_INT_ENA_S  11
+/** SLCHOST_FN2_SLC1HOST_RX_SOF_INT_ENA : R/W; bitpos: [12]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC1HOST_RX_SOF_INT_ENA    (BIT(12))
+#define SLCHOST_FN2_SLC1HOST_RX_SOF_INT_ENA_M  (SLCHOST_FN2_SLC1HOST_RX_SOF_INT_ENA_V << SLCHOST_FN2_SLC1HOST_RX_SOF_INT_ENA_S)
+#define SLCHOST_FN2_SLC1HOST_RX_SOF_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC1HOST_RX_SOF_INT_ENA_S  12
+/** SLCHOST_FN2_SLC1HOST_RX_EOF_INT_ENA : R/W; bitpos: [13]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC1HOST_RX_EOF_INT_ENA    (BIT(13))
+#define SLCHOST_FN2_SLC1HOST_RX_EOF_INT_ENA_M  (SLCHOST_FN2_SLC1HOST_RX_EOF_INT_ENA_V << SLCHOST_FN2_SLC1HOST_RX_EOF_INT_ENA_S)
+#define SLCHOST_FN2_SLC1HOST_RX_EOF_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC1HOST_RX_EOF_INT_ENA_S  13
+/** SLCHOST_FN2_SLC1HOST_RX_START_INT_ENA : R/W; bitpos: [14]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC1HOST_RX_START_INT_ENA    (BIT(14))
+#define SLCHOST_FN2_SLC1HOST_RX_START_INT_ENA_M  (SLCHOST_FN2_SLC1HOST_RX_START_INT_ENA_V << SLCHOST_FN2_SLC1HOST_RX_START_INT_ENA_S)
+#define SLCHOST_FN2_SLC1HOST_RX_START_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC1HOST_RX_START_INT_ENA_S  14
+/** SLCHOST_FN2_SLC1HOST_TX_START_INT_ENA : R/W; bitpos: [15]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC1HOST_TX_START_INT_ENA    (BIT(15))
+#define SLCHOST_FN2_SLC1HOST_TX_START_INT_ENA_M  (SLCHOST_FN2_SLC1HOST_TX_START_INT_ENA_V << SLCHOST_FN2_SLC1HOST_TX_START_INT_ENA_S)
+#define SLCHOST_FN2_SLC1HOST_TX_START_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC1HOST_TX_START_INT_ENA_S  15
+/** SLCHOST_FN2_SLC1_RX_UDF_INT_ENA : R/W; bitpos: [16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC1_RX_UDF_INT_ENA    (BIT(16))
+#define SLCHOST_FN2_SLC1_RX_UDF_INT_ENA_M  (SLCHOST_FN2_SLC1_RX_UDF_INT_ENA_V << SLCHOST_FN2_SLC1_RX_UDF_INT_ENA_S)
+#define SLCHOST_FN2_SLC1_RX_UDF_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC1_RX_UDF_INT_ENA_S  16
+/** SLCHOST_FN2_SLC1_TX_OVF_INT_ENA : R/W; bitpos: [17]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC1_TX_OVF_INT_ENA    (BIT(17))
+#define SLCHOST_FN2_SLC1_TX_OVF_INT_ENA_M  (SLCHOST_FN2_SLC1_TX_OVF_INT_ENA_V << SLCHOST_FN2_SLC1_TX_OVF_INT_ENA_S)
+#define SLCHOST_FN2_SLC1_TX_OVF_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC1_TX_OVF_INT_ENA_S  17
+/** SLCHOST_FN2_SLC1_RX_PF_VALID_INT_ENA : R/W; bitpos: [18]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC1_RX_PF_VALID_INT_ENA    (BIT(18))
+#define SLCHOST_FN2_SLC1_RX_PF_VALID_INT_ENA_M  (SLCHOST_FN2_SLC1_RX_PF_VALID_INT_ENA_V << SLCHOST_FN2_SLC1_RX_PF_VALID_INT_ENA_S)
+#define SLCHOST_FN2_SLC1_RX_PF_VALID_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC1_RX_PF_VALID_INT_ENA_S  18
+/** SLCHOST_FN2_SLC1_EXT_BIT0_INT_ENA : R/W; bitpos: [19]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC1_EXT_BIT0_INT_ENA    (BIT(19))
+#define SLCHOST_FN2_SLC1_EXT_BIT0_INT_ENA_M  (SLCHOST_FN2_SLC1_EXT_BIT0_INT_ENA_V << SLCHOST_FN2_SLC1_EXT_BIT0_INT_ENA_S)
+#define SLCHOST_FN2_SLC1_EXT_BIT0_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC1_EXT_BIT0_INT_ENA_S  19
+/** SLCHOST_FN2_SLC1_EXT_BIT1_INT_ENA : R/W; bitpos: [20]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC1_EXT_BIT1_INT_ENA    (BIT(20))
+#define SLCHOST_FN2_SLC1_EXT_BIT1_INT_ENA_M  (SLCHOST_FN2_SLC1_EXT_BIT1_INT_ENA_V << SLCHOST_FN2_SLC1_EXT_BIT1_INT_ENA_S)
+#define SLCHOST_FN2_SLC1_EXT_BIT1_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC1_EXT_BIT1_INT_ENA_S  20
+/** SLCHOST_FN2_SLC1_EXT_BIT2_INT_ENA : R/W; bitpos: [21]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC1_EXT_BIT2_INT_ENA    (BIT(21))
+#define SLCHOST_FN2_SLC1_EXT_BIT2_INT_ENA_M  (SLCHOST_FN2_SLC1_EXT_BIT2_INT_ENA_V << SLCHOST_FN2_SLC1_EXT_BIT2_INT_ENA_S)
+#define SLCHOST_FN2_SLC1_EXT_BIT2_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC1_EXT_BIT2_INT_ENA_S  21
+/** SLCHOST_FN2_SLC1_EXT_BIT3_INT_ENA : R/W; bitpos: [22]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC1_EXT_BIT3_INT_ENA    (BIT(22))
+#define SLCHOST_FN2_SLC1_EXT_BIT3_INT_ENA_M  (SLCHOST_FN2_SLC1_EXT_BIT3_INT_ENA_V << SLCHOST_FN2_SLC1_EXT_BIT3_INT_ENA_S)
+#define SLCHOST_FN2_SLC1_EXT_BIT3_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC1_EXT_BIT3_INT_ENA_S  22
+/** SLCHOST_FN2_SLC1_WIFI_RX_NEW_PACKET_INT_ENA : R/W; bitpos: [23]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC1_WIFI_RX_NEW_PACKET_INT_ENA    (BIT(23))
+#define SLCHOST_FN2_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_M  (SLCHOST_FN2_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_V << SLCHOST_FN2_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_S)
+#define SLCHOST_FN2_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_S  23
+/** SLCHOST_FN2_SLC1_HOST_RD_RETRY_INT_ENA : R/W; bitpos: [24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC1_HOST_RD_RETRY_INT_ENA    (BIT(24))
+#define SLCHOST_FN2_SLC1_HOST_RD_RETRY_INT_ENA_M  (SLCHOST_FN2_SLC1_HOST_RD_RETRY_INT_ENA_V << SLCHOST_FN2_SLC1_HOST_RD_RETRY_INT_ENA_S)
+#define SLCHOST_FN2_SLC1_HOST_RD_RETRY_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC1_HOST_RD_RETRY_INT_ENA_S  24
+/** SLCHOST_FN2_SLC1_BT_RX_NEW_PACKET_INT_ENA : R/W; bitpos: [25]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FN2_SLC1_BT_RX_NEW_PACKET_INT_ENA    (BIT(25))
+#define SLCHOST_FN2_SLC1_BT_RX_NEW_PACKET_INT_ENA_M  (SLCHOST_FN2_SLC1_BT_RX_NEW_PACKET_INT_ENA_V << SLCHOST_FN2_SLC1_BT_RX_NEW_PACKET_INT_ENA_S)
+#define SLCHOST_FN2_SLC1_BT_RX_NEW_PACKET_INT_ENA_V  0x00000001U
+#define SLCHOST_FN2_SLC1_BT_RX_NEW_PACKET_INT_ENA_S  25
+
+/** SLCHOST_SLC0HOST_INT_ENA_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_INT_ENA_REG (DR_REG_SLCHOST_BASE + 0xec)
+/** SLCHOST_SLC0_TOHOST_BIT0_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT0_INT_ENA    (BIT(0))
+#define SLCHOST_SLC0_TOHOST_BIT0_INT_ENA_M  (SLCHOST_SLC0_TOHOST_BIT0_INT_ENA_V << SLCHOST_SLC0_TOHOST_BIT0_INT_ENA_S)
+#define SLCHOST_SLC0_TOHOST_BIT0_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT0_INT_ENA_S  0
+/** SLCHOST_SLC0_TOHOST_BIT1_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT1_INT_ENA    (BIT(1))
+#define SLCHOST_SLC0_TOHOST_BIT1_INT_ENA_M  (SLCHOST_SLC0_TOHOST_BIT1_INT_ENA_V << SLCHOST_SLC0_TOHOST_BIT1_INT_ENA_S)
+#define SLCHOST_SLC0_TOHOST_BIT1_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT1_INT_ENA_S  1
+/** SLCHOST_SLC0_TOHOST_BIT2_INT_ENA : R/W; bitpos: [2]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT2_INT_ENA    (BIT(2))
+#define SLCHOST_SLC0_TOHOST_BIT2_INT_ENA_M  (SLCHOST_SLC0_TOHOST_BIT2_INT_ENA_V << SLCHOST_SLC0_TOHOST_BIT2_INT_ENA_S)
+#define SLCHOST_SLC0_TOHOST_BIT2_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT2_INT_ENA_S  2
+/** SLCHOST_SLC0_TOHOST_BIT3_INT_ENA : R/W; bitpos: [3]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT3_INT_ENA    (BIT(3))
+#define SLCHOST_SLC0_TOHOST_BIT3_INT_ENA_M  (SLCHOST_SLC0_TOHOST_BIT3_INT_ENA_V << SLCHOST_SLC0_TOHOST_BIT3_INT_ENA_S)
+#define SLCHOST_SLC0_TOHOST_BIT3_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT3_INT_ENA_S  3
+/** SLCHOST_SLC0_TOHOST_BIT4_INT_ENA : R/W; bitpos: [4]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT4_INT_ENA    (BIT(4))
+#define SLCHOST_SLC0_TOHOST_BIT4_INT_ENA_M  (SLCHOST_SLC0_TOHOST_BIT4_INT_ENA_V << SLCHOST_SLC0_TOHOST_BIT4_INT_ENA_S)
+#define SLCHOST_SLC0_TOHOST_BIT4_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT4_INT_ENA_S  4
+/** SLCHOST_SLC0_TOHOST_BIT5_INT_ENA : R/W; bitpos: [5]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT5_INT_ENA    (BIT(5))
+#define SLCHOST_SLC0_TOHOST_BIT5_INT_ENA_M  (SLCHOST_SLC0_TOHOST_BIT5_INT_ENA_V << SLCHOST_SLC0_TOHOST_BIT5_INT_ENA_S)
+#define SLCHOST_SLC0_TOHOST_BIT5_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT5_INT_ENA_S  5
+/** SLCHOST_SLC0_TOHOST_BIT6_INT_ENA : R/W; bitpos: [6]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT6_INT_ENA    (BIT(6))
+#define SLCHOST_SLC0_TOHOST_BIT6_INT_ENA_M  (SLCHOST_SLC0_TOHOST_BIT6_INT_ENA_V << SLCHOST_SLC0_TOHOST_BIT6_INT_ENA_S)
+#define SLCHOST_SLC0_TOHOST_BIT6_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT6_INT_ENA_S  6
+/** SLCHOST_SLC0_TOHOST_BIT7_INT_ENA : R/W; bitpos: [7]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT7_INT_ENA    (BIT(7))
+#define SLCHOST_SLC0_TOHOST_BIT7_INT_ENA_M  (SLCHOST_SLC0_TOHOST_BIT7_INT_ENA_V << SLCHOST_SLC0_TOHOST_BIT7_INT_ENA_S)
+#define SLCHOST_SLC0_TOHOST_BIT7_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT7_INT_ENA_S  7
+/** SLCHOST_SLC0_TOKEN0_1TO0_INT_ENA : R/W; bitpos: [8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOKEN0_1TO0_INT_ENA    (BIT(8))
+#define SLCHOST_SLC0_TOKEN0_1TO0_INT_ENA_M  (SLCHOST_SLC0_TOKEN0_1TO0_INT_ENA_V << SLCHOST_SLC0_TOKEN0_1TO0_INT_ENA_S)
+#define SLCHOST_SLC0_TOKEN0_1TO0_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC0_TOKEN0_1TO0_INT_ENA_S  8
+/** SLCHOST_SLC0_TOKEN1_1TO0_INT_ENA : R/W; bitpos: [9]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOKEN1_1TO0_INT_ENA    (BIT(9))
+#define SLCHOST_SLC0_TOKEN1_1TO0_INT_ENA_M  (SLCHOST_SLC0_TOKEN1_1TO0_INT_ENA_V << SLCHOST_SLC0_TOKEN1_1TO0_INT_ENA_S)
+#define SLCHOST_SLC0_TOKEN1_1TO0_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC0_TOKEN1_1TO0_INT_ENA_S  9
+/** SLCHOST_SLC0_TOKEN0_0TO1_INT_ENA : R/W; bitpos: [10]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOKEN0_0TO1_INT_ENA    (BIT(10))
+#define SLCHOST_SLC0_TOKEN0_0TO1_INT_ENA_M  (SLCHOST_SLC0_TOKEN0_0TO1_INT_ENA_V << SLCHOST_SLC0_TOKEN0_0TO1_INT_ENA_S)
+#define SLCHOST_SLC0_TOKEN0_0TO1_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC0_TOKEN0_0TO1_INT_ENA_S  10
+/** SLCHOST_SLC0_TOKEN1_0TO1_INT_ENA : R/W; bitpos: [11]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOKEN1_0TO1_INT_ENA    (BIT(11))
+#define SLCHOST_SLC0_TOKEN1_0TO1_INT_ENA_M  (SLCHOST_SLC0_TOKEN1_0TO1_INT_ENA_V << SLCHOST_SLC0_TOKEN1_0TO1_INT_ENA_S)
+#define SLCHOST_SLC0_TOKEN1_0TO1_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC0_TOKEN1_0TO1_INT_ENA_S  11
+/** SLCHOST_SLC0HOST_RX_SOF_INT_ENA : R/W; bitpos: [12]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_RX_SOF_INT_ENA    (BIT(12))
+#define SLCHOST_SLC0HOST_RX_SOF_INT_ENA_M  (SLCHOST_SLC0HOST_RX_SOF_INT_ENA_V << SLCHOST_SLC0HOST_RX_SOF_INT_ENA_S)
+#define SLCHOST_SLC0HOST_RX_SOF_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC0HOST_RX_SOF_INT_ENA_S  12
+/** SLCHOST_SLC0HOST_RX_EOF_INT_ENA : R/W; bitpos: [13]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_RX_EOF_INT_ENA    (BIT(13))
+#define SLCHOST_SLC0HOST_RX_EOF_INT_ENA_M  (SLCHOST_SLC0HOST_RX_EOF_INT_ENA_V << SLCHOST_SLC0HOST_RX_EOF_INT_ENA_S)
+#define SLCHOST_SLC0HOST_RX_EOF_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC0HOST_RX_EOF_INT_ENA_S  13
+/** SLCHOST_SLC0HOST_RX_START_INT_ENA : R/W; bitpos: [14]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_RX_START_INT_ENA    (BIT(14))
+#define SLCHOST_SLC0HOST_RX_START_INT_ENA_M  (SLCHOST_SLC0HOST_RX_START_INT_ENA_V << SLCHOST_SLC0HOST_RX_START_INT_ENA_S)
+#define SLCHOST_SLC0HOST_RX_START_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC0HOST_RX_START_INT_ENA_S  14
+/** SLCHOST_SLC0HOST_TX_START_INT_ENA : R/W; bitpos: [15]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_TX_START_INT_ENA    (BIT(15))
+#define SLCHOST_SLC0HOST_TX_START_INT_ENA_M  (SLCHOST_SLC0HOST_TX_START_INT_ENA_V << SLCHOST_SLC0HOST_TX_START_INT_ENA_S)
+#define SLCHOST_SLC0HOST_TX_START_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC0HOST_TX_START_INT_ENA_S  15
+/** SLCHOST_SLC0_RX_UDF_INT_ENA : R/W; bitpos: [16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_RX_UDF_INT_ENA    (BIT(16))
+#define SLCHOST_SLC0_RX_UDF_INT_ENA_M  (SLCHOST_SLC0_RX_UDF_INT_ENA_V << SLCHOST_SLC0_RX_UDF_INT_ENA_S)
+#define SLCHOST_SLC0_RX_UDF_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC0_RX_UDF_INT_ENA_S  16
+/** SLCHOST_SLC0_TX_OVF_INT_ENA : R/W; bitpos: [17]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TX_OVF_INT_ENA    (BIT(17))
+#define SLCHOST_SLC0_TX_OVF_INT_ENA_M  (SLCHOST_SLC0_TX_OVF_INT_ENA_V << SLCHOST_SLC0_TX_OVF_INT_ENA_S)
+#define SLCHOST_SLC0_TX_OVF_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC0_TX_OVF_INT_ENA_S  17
+/** SLCHOST_SLC0_RX_PF_VALID_INT_ENA : R/W; bitpos: [18]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_RX_PF_VALID_INT_ENA    (BIT(18))
+#define SLCHOST_SLC0_RX_PF_VALID_INT_ENA_M  (SLCHOST_SLC0_RX_PF_VALID_INT_ENA_V << SLCHOST_SLC0_RX_PF_VALID_INT_ENA_S)
+#define SLCHOST_SLC0_RX_PF_VALID_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC0_RX_PF_VALID_INT_ENA_S  18
+/** SLCHOST_SLC0_EXT_BIT0_INT_ENA : R/W; bitpos: [19]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_EXT_BIT0_INT_ENA    (BIT(19))
+#define SLCHOST_SLC0_EXT_BIT0_INT_ENA_M  (SLCHOST_SLC0_EXT_BIT0_INT_ENA_V << SLCHOST_SLC0_EXT_BIT0_INT_ENA_S)
+#define SLCHOST_SLC0_EXT_BIT0_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC0_EXT_BIT0_INT_ENA_S  19
+/** SLCHOST_SLC0_EXT_BIT1_INT_ENA : R/W; bitpos: [20]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_EXT_BIT1_INT_ENA    (BIT(20))
+#define SLCHOST_SLC0_EXT_BIT1_INT_ENA_M  (SLCHOST_SLC0_EXT_BIT1_INT_ENA_V << SLCHOST_SLC0_EXT_BIT1_INT_ENA_S)
+#define SLCHOST_SLC0_EXT_BIT1_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC0_EXT_BIT1_INT_ENA_S  20
+/** SLCHOST_SLC0_EXT_BIT2_INT_ENA : R/W; bitpos: [21]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_EXT_BIT2_INT_ENA    (BIT(21))
+#define SLCHOST_SLC0_EXT_BIT2_INT_ENA_M  (SLCHOST_SLC0_EXT_BIT2_INT_ENA_V << SLCHOST_SLC0_EXT_BIT2_INT_ENA_S)
+#define SLCHOST_SLC0_EXT_BIT2_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC0_EXT_BIT2_INT_ENA_S  21
+/** SLCHOST_SLC0_EXT_BIT3_INT_ENA : R/W; bitpos: [22]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_EXT_BIT3_INT_ENA    (BIT(22))
+#define SLCHOST_SLC0_EXT_BIT3_INT_ENA_M  (SLCHOST_SLC0_EXT_BIT3_INT_ENA_V << SLCHOST_SLC0_EXT_BIT3_INT_ENA_S)
+#define SLCHOST_SLC0_EXT_BIT3_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC0_EXT_BIT3_INT_ENA_S  22
+/** SLCHOST_SLC0_RX_NEW_PACKET_INT_ENA : R/W; bitpos: [23]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_RX_NEW_PACKET_INT_ENA    (BIT(23))
+#define SLCHOST_SLC0_RX_NEW_PACKET_INT_ENA_M  (SLCHOST_SLC0_RX_NEW_PACKET_INT_ENA_V << SLCHOST_SLC0_RX_NEW_PACKET_INT_ENA_S)
+#define SLCHOST_SLC0_RX_NEW_PACKET_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC0_RX_NEW_PACKET_INT_ENA_S  23
+/** SLCHOST_SLC0_HOST_RD_RETRY_INT_ENA : R/W; bitpos: [24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_HOST_RD_RETRY_INT_ENA    (BIT(24))
+#define SLCHOST_SLC0_HOST_RD_RETRY_INT_ENA_M  (SLCHOST_SLC0_HOST_RD_RETRY_INT_ENA_V << SLCHOST_SLC0_HOST_RD_RETRY_INT_ENA_S)
+#define SLCHOST_SLC0_HOST_RD_RETRY_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC0_HOST_RD_RETRY_INT_ENA_S  24
+/** SLCHOST_GPIO_SDIO_INT_ENA : R/W; bitpos: [25]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_GPIO_SDIO_INT_ENA    (BIT(25))
+#define SLCHOST_GPIO_SDIO_INT_ENA_M  (SLCHOST_GPIO_SDIO_INT_ENA_V << SLCHOST_GPIO_SDIO_INT_ENA_S)
+#define SLCHOST_GPIO_SDIO_INT_ENA_V  0x00000001U
+#define SLCHOST_GPIO_SDIO_INT_ENA_S  25
+
+/** SLCHOST_SLC1HOST_INT_ENA_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_INT_ENA_REG (DR_REG_SLCHOST_BASE + 0xf0)
+/** SLCHOST_SLC1_TOHOST_BIT0_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT0_INT_ENA    (BIT(0))
+#define SLCHOST_SLC1_TOHOST_BIT0_INT_ENA_M  (SLCHOST_SLC1_TOHOST_BIT0_INT_ENA_V << SLCHOST_SLC1_TOHOST_BIT0_INT_ENA_S)
+#define SLCHOST_SLC1_TOHOST_BIT0_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT0_INT_ENA_S  0
+/** SLCHOST_SLC1_TOHOST_BIT1_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT1_INT_ENA    (BIT(1))
+#define SLCHOST_SLC1_TOHOST_BIT1_INT_ENA_M  (SLCHOST_SLC1_TOHOST_BIT1_INT_ENA_V << SLCHOST_SLC1_TOHOST_BIT1_INT_ENA_S)
+#define SLCHOST_SLC1_TOHOST_BIT1_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT1_INT_ENA_S  1
+/** SLCHOST_SLC1_TOHOST_BIT2_INT_ENA : R/W; bitpos: [2]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT2_INT_ENA    (BIT(2))
+#define SLCHOST_SLC1_TOHOST_BIT2_INT_ENA_M  (SLCHOST_SLC1_TOHOST_BIT2_INT_ENA_V << SLCHOST_SLC1_TOHOST_BIT2_INT_ENA_S)
+#define SLCHOST_SLC1_TOHOST_BIT2_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT2_INT_ENA_S  2
+/** SLCHOST_SLC1_TOHOST_BIT3_INT_ENA : R/W; bitpos: [3]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT3_INT_ENA    (BIT(3))
+#define SLCHOST_SLC1_TOHOST_BIT3_INT_ENA_M  (SLCHOST_SLC1_TOHOST_BIT3_INT_ENA_V << SLCHOST_SLC1_TOHOST_BIT3_INT_ENA_S)
+#define SLCHOST_SLC1_TOHOST_BIT3_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT3_INT_ENA_S  3
+/** SLCHOST_SLC1_TOHOST_BIT4_INT_ENA : R/W; bitpos: [4]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT4_INT_ENA    (BIT(4))
+#define SLCHOST_SLC1_TOHOST_BIT4_INT_ENA_M  (SLCHOST_SLC1_TOHOST_BIT4_INT_ENA_V << SLCHOST_SLC1_TOHOST_BIT4_INT_ENA_S)
+#define SLCHOST_SLC1_TOHOST_BIT4_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT4_INT_ENA_S  4
+/** SLCHOST_SLC1_TOHOST_BIT5_INT_ENA : R/W; bitpos: [5]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT5_INT_ENA    (BIT(5))
+#define SLCHOST_SLC1_TOHOST_BIT5_INT_ENA_M  (SLCHOST_SLC1_TOHOST_BIT5_INT_ENA_V << SLCHOST_SLC1_TOHOST_BIT5_INT_ENA_S)
+#define SLCHOST_SLC1_TOHOST_BIT5_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT5_INT_ENA_S  5
+/** SLCHOST_SLC1_TOHOST_BIT6_INT_ENA : R/W; bitpos: [6]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT6_INT_ENA    (BIT(6))
+#define SLCHOST_SLC1_TOHOST_BIT6_INT_ENA_M  (SLCHOST_SLC1_TOHOST_BIT6_INT_ENA_V << SLCHOST_SLC1_TOHOST_BIT6_INT_ENA_S)
+#define SLCHOST_SLC1_TOHOST_BIT6_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT6_INT_ENA_S  6
+/** SLCHOST_SLC1_TOHOST_BIT7_INT_ENA : R/W; bitpos: [7]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT7_INT_ENA    (BIT(7))
+#define SLCHOST_SLC1_TOHOST_BIT7_INT_ENA_M  (SLCHOST_SLC1_TOHOST_BIT7_INT_ENA_V << SLCHOST_SLC1_TOHOST_BIT7_INT_ENA_S)
+#define SLCHOST_SLC1_TOHOST_BIT7_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT7_INT_ENA_S  7
+/** SLCHOST_SLC1_TOKEN0_1TO0_INT_ENA : R/W; bitpos: [8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOKEN0_1TO0_INT_ENA    (BIT(8))
+#define SLCHOST_SLC1_TOKEN0_1TO0_INT_ENA_M  (SLCHOST_SLC1_TOKEN0_1TO0_INT_ENA_V << SLCHOST_SLC1_TOKEN0_1TO0_INT_ENA_S)
+#define SLCHOST_SLC1_TOKEN0_1TO0_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC1_TOKEN0_1TO0_INT_ENA_S  8
+/** SLCHOST_SLC1_TOKEN1_1TO0_INT_ENA : R/W; bitpos: [9]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOKEN1_1TO0_INT_ENA    (BIT(9))
+#define SLCHOST_SLC1_TOKEN1_1TO0_INT_ENA_M  (SLCHOST_SLC1_TOKEN1_1TO0_INT_ENA_V << SLCHOST_SLC1_TOKEN1_1TO0_INT_ENA_S)
+#define SLCHOST_SLC1_TOKEN1_1TO0_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC1_TOKEN1_1TO0_INT_ENA_S  9
+/** SLCHOST_SLC1_TOKEN0_0TO1_INT_ENA : R/W; bitpos: [10]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOKEN0_0TO1_INT_ENA    (BIT(10))
+#define SLCHOST_SLC1_TOKEN0_0TO1_INT_ENA_M  (SLCHOST_SLC1_TOKEN0_0TO1_INT_ENA_V << SLCHOST_SLC1_TOKEN0_0TO1_INT_ENA_S)
+#define SLCHOST_SLC1_TOKEN0_0TO1_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC1_TOKEN0_0TO1_INT_ENA_S  10
+/** SLCHOST_SLC1_TOKEN1_0TO1_INT_ENA : R/W; bitpos: [11]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOKEN1_0TO1_INT_ENA    (BIT(11))
+#define SLCHOST_SLC1_TOKEN1_0TO1_INT_ENA_M  (SLCHOST_SLC1_TOKEN1_0TO1_INT_ENA_V << SLCHOST_SLC1_TOKEN1_0TO1_INT_ENA_S)
+#define SLCHOST_SLC1_TOKEN1_0TO1_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC1_TOKEN1_0TO1_INT_ENA_S  11
+/** SLCHOST_SLC1HOST_RX_SOF_INT_ENA : R/W; bitpos: [12]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_RX_SOF_INT_ENA    (BIT(12))
+#define SLCHOST_SLC1HOST_RX_SOF_INT_ENA_M  (SLCHOST_SLC1HOST_RX_SOF_INT_ENA_V << SLCHOST_SLC1HOST_RX_SOF_INT_ENA_S)
+#define SLCHOST_SLC1HOST_RX_SOF_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC1HOST_RX_SOF_INT_ENA_S  12
+/** SLCHOST_SLC1HOST_RX_EOF_INT_ENA : R/W; bitpos: [13]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_RX_EOF_INT_ENA    (BIT(13))
+#define SLCHOST_SLC1HOST_RX_EOF_INT_ENA_M  (SLCHOST_SLC1HOST_RX_EOF_INT_ENA_V << SLCHOST_SLC1HOST_RX_EOF_INT_ENA_S)
+#define SLCHOST_SLC1HOST_RX_EOF_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC1HOST_RX_EOF_INT_ENA_S  13
+/** SLCHOST_SLC1HOST_RX_START_INT_ENA : R/W; bitpos: [14]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_RX_START_INT_ENA    (BIT(14))
+#define SLCHOST_SLC1HOST_RX_START_INT_ENA_M  (SLCHOST_SLC1HOST_RX_START_INT_ENA_V << SLCHOST_SLC1HOST_RX_START_INT_ENA_S)
+#define SLCHOST_SLC1HOST_RX_START_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC1HOST_RX_START_INT_ENA_S  14
+/** SLCHOST_SLC1HOST_TX_START_INT_ENA : R/W; bitpos: [15]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_TX_START_INT_ENA    (BIT(15))
+#define SLCHOST_SLC1HOST_TX_START_INT_ENA_M  (SLCHOST_SLC1HOST_TX_START_INT_ENA_V << SLCHOST_SLC1HOST_TX_START_INT_ENA_S)
+#define SLCHOST_SLC1HOST_TX_START_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC1HOST_TX_START_INT_ENA_S  15
+/** SLCHOST_SLC1_RX_UDF_INT_ENA : R/W; bitpos: [16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_RX_UDF_INT_ENA    (BIT(16))
+#define SLCHOST_SLC1_RX_UDF_INT_ENA_M  (SLCHOST_SLC1_RX_UDF_INT_ENA_V << SLCHOST_SLC1_RX_UDF_INT_ENA_S)
+#define SLCHOST_SLC1_RX_UDF_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC1_RX_UDF_INT_ENA_S  16
+/** SLCHOST_SLC1_TX_OVF_INT_ENA : R/W; bitpos: [17]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TX_OVF_INT_ENA    (BIT(17))
+#define SLCHOST_SLC1_TX_OVF_INT_ENA_M  (SLCHOST_SLC1_TX_OVF_INT_ENA_V << SLCHOST_SLC1_TX_OVF_INT_ENA_S)
+#define SLCHOST_SLC1_TX_OVF_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC1_TX_OVF_INT_ENA_S  17
+/** SLCHOST_SLC1_RX_PF_VALID_INT_ENA : R/W; bitpos: [18]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_RX_PF_VALID_INT_ENA    (BIT(18))
+#define SLCHOST_SLC1_RX_PF_VALID_INT_ENA_M  (SLCHOST_SLC1_RX_PF_VALID_INT_ENA_V << SLCHOST_SLC1_RX_PF_VALID_INT_ENA_S)
+#define SLCHOST_SLC1_RX_PF_VALID_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC1_RX_PF_VALID_INT_ENA_S  18
+/** SLCHOST_SLC1_EXT_BIT0_INT_ENA : R/W; bitpos: [19]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_EXT_BIT0_INT_ENA    (BIT(19))
+#define SLCHOST_SLC1_EXT_BIT0_INT_ENA_M  (SLCHOST_SLC1_EXT_BIT0_INT_ENA_V << SLCHOST_SLC1_EXT_BIT0_INT_ENA_S)
+#define SLCHOST_SLC1_EXT_BIT0_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC1_EXT_BIT0_INT_ENA_S  19
+/** SLCHOST_SLC1_EXT_BIT1_INT_ENA : R/W; bitpos: [20]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_EXT_BIT1_INT_ENA    (BIT(20))
+#define SLCHOST_SLC1_EXT_BIT1_INT_ENA_M  (SLCHOST_SLC1_EXT_BIT1_INT_ENA_V << SLCHOST_SLC1_EXT_BIT1_INT_ENA_S)
+#define SLCHOST_SLC1_EXT_BIT1_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC1_EXT_BIT1_INT_ENA_S  20
+/** SLCHOST_SLC1_EXT_BIT2_INT_ENA : R/W; bitpos: [21]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_EXT_BIT2_INT_ENA    (BIT(21))
+#define SLCHOST_SLC1_EXT_BIT2_INT_ENA_M  (SLCHOST_SLC1_EXT_BIT2_INT_ENA_V << SLCHOST_SLC1_EXT_BIT2_INT_ENA_S)
+#define SLCHOST_SLC1_EXT_BIT2_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC1_EXT_BIT2_INT_ENA_S  21
+/** SLCHOST_SLC1_EXT_BIT3_INT_ENA : R/W; bitpos: [22]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_EXT_BIT3_INT_ENA    (BIT(22))
+#define SLCHOST_SLC1_EXT_BIT3_INT_ENA_M  (SLCHOST_SLC1_EXT_BIT3_INT_ENA_V << SLCHOST_SLC1_EXT_BIT3_INT_ENA_S)
+#define SLCHOST_SLC1_EXT_BIT3_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC1_EXT_BIT3_INT_ENA_S  22
+/** SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA : R/W; bitpos: [23]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA    (BIT(23))
+#define SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_M  (SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_V << SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_S)
+#define SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA_S  23
+/** SLCHOST_SLC1_HOST_RD_RETRY_INT_ENA : R/W; bitpos: [24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_HOST_RD_RETRY_INT_ENA    (BIT(24))
+#define SLCHOST_SLC1_HOST_RD_RETRY_INT_ENA_M  (SLCHOST_SLC1_HOST_RD_RETRY_INT_ENA_V << SLCHOST_SLC1_HOST_RD_RETRY_INT_ENA_S)
+#define SLCHOST_SLC1_HOST_RD_RETRY_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC1_HOST_RD_RETRY_INT_ENA_S  24
+/** SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_ENA : R/W; bitpos: [25]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_ENA    (BIT(25))
+#define SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_ENA_M  (SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_ENA_V << SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_ENA_S)
+#define SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_ENA_V  0x00000001U
+#define SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_ENA_S  25
+
+/** SLCHOST_SLC0HOST_RX_INFOR_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_RX_INFOR_REG (DR_REG_SLCHOST_BASE + 0xf4)
+/** SLCHOST_SLC0HOST_RX_INFOR : R/W; bitpos: [19:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_RX_INFOR    0x000FFFFFU
+#define SLCHOST_SLC0HOST_RX_INFOR_M  (SLCHOST_SLC0HOST_RX_INFOR_V << SLCHOST_SLC0HOST_RX_INFOR_S)
+#define SLCHOST_SLC0HOST_RX_INFOR_V  0x000FFFFFU
+#define SLCHOST_SLC0HOST_RX_INFOR_S  0
+
+/** SLCHOST_SLC1HOST_RX_INFOR_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_RX_INFOR_REG (DR_REG_SLCHOST_BASE + 0xf8)
+/** SLCHOST_SLC1HOST_RX_INFOR : R/W; bitpos: [19:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_RX_INFOR    0x000FFFFFU
+#define SLCHOST_SLC1HOST_RX_INFOR_M  (SLCHOST_SLC1HOST_RX_INFOR_V << SLCHOST_SLC1HOST_RX_INFOR_S)
+#define SLCHOST_SLC1HOST_RX_INFOR_V  0x000FFFFFU
+#define SLCHOST_SLC1HOST_RX_INFOR_S  0
+
+/** SLCHOST_SLC0HOST_LEN_WD_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_LEN_WD_REG (DR_REG_SLCHOST_BASE + 0xfc)
+/** SLCHOST_SLC0HOST_LEN_WD : R/W; bitpos: [31:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_LEN_WD    0xFFFFFFFFU
+#define SLCHOST_SLC0HOST_LEN_WD_M  (SLCHOST_SLC0HOST_LEN_WD_V << SLCHOST_SLC0HOST_LEN_WD_S)
+#define SLCHOST_SLC0HOST_LEN_WD_V  0xFFFFFFFFU
+#define SLCHOST_SLC0HOST_LEN_WD_S  0
+
+/** SLCHOST_SLC_APBWIN_WDATA_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_SLC_APBWIN_WDATA_REG (DR_REG_SLCHOST_BASE + 0x100)
+/** SLCHOST_SLC_APBWIN_WDATA : R/W; bitpos: [31:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC_APBWIN_WDATA    0xFFFFFFFFU
+#define SLCHOST_SLC_APBWIN_WDATA_M  (SLCHOST_SLC_APBWIN_WDATA_V << SLCHOST_SLC_APBWIN_WDATA_S)
+#define SLCHOST_SLC_APBWIN_WDATA_V  0xFFFFFFFFU
+#define SLCHOST_SLC_APBWIN_WDATA_S  0
+
+/** SLCHOST_SLC_APBWIN_CONF_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_SLC_APBWIN_CONF_REG (DR_REG_SLCHOST_BASE + 0x104)
+/** SLCHOST_SLC_APBWIN_ADDR : R/W; bitpos: [27:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC_APBWIN_ADDR    0x0FFFFFFFU
+#define SLCHOST_SLC_APBWIN_ADDR_M  (SLCHOST_SLC_APBWIN_ADDR_V << SLCHOST_SLC_APBWIN_ADDR_S)
+#define SLCHOST_SLC_APBWIN_ADDR_V  0x0FFFFFFFU
+#define SLCHOST_SLC_APBWIN_ADDR_S  0
+/** SLCHOST_SLC_APBWIN_WR : R/W; bitpos: [28]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC_APBWIN_WR    (BIT(28))
+#define SLCHOST_SLC_APBWIN_WR_M  (SLCHOST_SLC_APBWIN_WR_V << SLCHOST_SLC_APBWIN_WR_S)
+#define SLCHOST_SLC_APBWIN_WR_V  0x00000001U
+#define SLCHOST_SLC_APBWIN_WR_S  28
+/** SLCHOST_SLC_APBWIN_START : R/W/SC; bitpos: [29]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC_APBWIN_START    (BIT(29))
+#define SLCHOST_SLC_APBWIN_START_M  (SLCHOST_SLC_APBWIN_START_V << SLCHOST_SLC_APBWIN_START_S)
+#define SLCHOST_SLC_APBWIN_START_V  0x00000001U
+#define SLCHOST_SLC_APBWIN_START_S  29
+
+/** SLCHOST_SLC_APBWIN_RDATA_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_SLC_APBWIN_RDATA_REG (DR_REG_SLCHOST_BASE + 0x108)
+/** SLCHOST_SLC_APBWIN_RDATA : RO; bitpos: [31:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC_APBWIN_RDATA    0xFFFFFFFFU
+#define SLCHOST_SLC_APBWIN_RDATA_M  (SLCHOST_SLC_APBWIN_RDATA_V << SLCHOST_SLC_APBWIN_RDATA_S)
+#define SLCHOST_SLC_APBWIN_RDATA_V  0xFFFFFFFFU
+#define SLCHOST_SLC_APBWIN_RDATA_S  0
+
+/** SLCHOST_RDCLR0_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_RDCLR0_REG (DR_REG_SLCHOST_BASE + 0x10c)
+/** SLCHOST_SLCHOST_SLC0_BIT7_CLRADDR : R/W; bitpos: [8:0]; default: 68;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_SLC0_BIT7_CLRADDR    0x000001FFU
+#define SLCHOST_SLCHOST_SLC0_BIT7_CLRADDR_M  (SLCHOST_SLCHOST_SLC0_BIT7_CLRADDR_V << SLCHOST_SLCHOST_SLC0_BIT7_CLRADDR_S)
+#define SLCHOST_SLCHOST_SLC0_BIT7_CLRADDR_V  0x000001FFU
+#define SLCHOST_SLCHOST_SLC0_BIT7_CLRADDR_S  0
+/** SLCHOST_SLCHOST_SLC0_BIT6_CLRADDR : R/W; bitpos: [17:9]; default: 480;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_SLC0_BIT6_CLRADDR    0x000001FFU
+#define SLCHOST_SLCHOST_SLC0_BIT6_CLRADDR_M  (SLCHOST_SLCHOST_SLC0_BIT6_CLRADDR_V << SLCHOST_SLCHOST_SLC0_BIT6_CLRADDR_S)
+#define SLCHOST_SLCHOST_SLC0_BIT6_CLRADDR_V  0x000001FFU
+#define SLCHOST_SLCHOST_SLC0_BIT6_CLRADDR_S  9
+
+/** SLCHOST_RDCLR1_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_RDCLR1_REG (DR_REG_SLCHOST_BASE + 0x110)
+/** SLCHOST_SLCHOST_SLC1_BIT7_CLRADDR : R/W; bitpos: [8:0]; default: 480;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_SLC1_BIT7_CLRADDR    0x000001FFU
+#define SLCHOST_SLCHOST_SLC1_BIT7_CLRADDR_M  (SLCHOST_SLCHOST_SLC1_BIT7_CLRADDR_V << SLCHOST_SLCHOST_SLC1_BIT7_CLRADDR_S)
+#define SLCHOST_SLCHOST_SLC1_BIT7_CLRADDR_V  0x000001FFU
+#define SLCHOST_SLCHOST_SLC1_BIT7_CLRADDR_S  0
+/** SLCHOST_SLCHOST_SLC1_BIT6_CLRADDR : R/W; bitpos: [17:9]; default: 480;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_SLC1_BIT6_CLRADDR    0x000001FFU
+#define SLCHOST_SLCHOST_SLC1_BIT6_CLRADDR_M  (SLCHOST_SLCHOST_SLC1_BIT6_CLRADDR_V << SLCHOST_SLCHOST_SLC1_BIT6_CLRADDR_S)
+#define SLCHOST_SLCHOST_SLC1_BIT6_CLRADDR_V  0x000001FFU
+#define SLCHOST_SLCHOST_SLC1_BIT6_CLRADDR_S  9
+
+/** SLCHOST_SLC0HOST_INT_ENA1_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_INT_ENA1_REG (DR_REG_SLCHOST_BASE + 0x114)
+/** SLCHOST_SLC0_TOHOST_BIT0_INT_ENA1 : R/W; bitpos: [0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT0_INT_ENA1    (BIT(0))
+#define SLCHOST_SLC0_TOHOST_BIT0_INT_ENA1_M  (SLCHOST_SLC0_TOHOST_BIT0_INT_ENA1_V << SLCHOST_SLC0_TOHOST_BIT0_INT_ENA1_S)
+#define SLCHOST_SLC0_TOHOST_BIT0_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT0_INT_ENA1_S  0
+/** SLCHOST_SLC0_TOHOST_BIT1_INT_ENA1 : R/W; bitpos: [1]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT1_INT_ENA1    (BIT(1))
+#define SLCHOST_SLC0_TOHOST_BIT1_INT_ENA1_M  (SLCHOST_SLC0_TOHOST_BIT1_INT_ENA1_V << SLCHOST_SLC0_TOHOST_BIT1_INT_ENA1_S)
+#define SLCHOST_SLC0_TOHOST_BIT1_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT1_INT_ENA1_S  1
+/** SLCHOST_SLC0_TOHOST_BIT2_INT_ENA1 : R/W; bitpos: [2]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT2_INT_ENA1    (BIT(2))
+#define SLCHOST_SLC0_TOHOST_BIT2_INT_ENA1_M  (SLCHOST_SLC0_TOHOST_BIT2_INT_ENA1_V << SLCHOST_SLC0_TOHOST_BIT2_INT_ENA1_S)
+#define SLCHOST_SLC0_TOHOST_BIT2_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT2_INT_ENA1_S  2
+/** SLCHOST_SLC0_TOHOST_BIT3_INT_ENA1 : R/W; bitpos: [3]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT3_INT_ENA1    (BIT(3))
+#define SLCHOST_SLC0_TOHOST_BIT3_INT_ENA1_M  (SLCHOST_SLC0_TOHOST_BIT3_INT_ENA1_V << SLCHOST_SLC0_TOHOST_BIT3_INT_ENA1_S)
+#define SLCHOST_SLC0_TOHOST_BIT3_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT3_INT_ENA1_S  3
+/** SLCHOST_SLC0_TOHOST_BIT4_INT_ENA1 : R/W; bitpos: [4]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT4_INT_ENA1    (BIT(4))
+#define SLCHOST_SLC0_TOHOST_BIT4_INT_ENA1_M  (SLCHOST_SLC0_TOHOST_BIT4_INT_ENA1_V << SLCHOST_SLC0_TOHOST_BIT4_INT_ENA1_S)
+#define SLCHOST_SLC0_TOHOST_BIT4_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT4_INT_ENA1_S  4
+/** SLCHOST_SLC0_TOHOST_BIT5_INT_ENA1 : R/W; bitpos: [5]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT5_INT_ENA1    (BIT(5))
+#define SLCHOST_SLC0_TOHOST_BIT5_INT_ENA1_M  (SLCHOST_SLC0_TOHOST_BIT5_INT_ENA1_V << SLCHOST_SLC0_TOHOST_BIT5_INT_ENA1_S)
+#define SLCHOST_SLC0_TOHOST_BIT5_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT5_INT_ENA1_S  5
+/** SLCHOST_SLC0_TOHOST_BIT6_INT_ENA1 : R/W; bitpos: [6]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT6_INT_ENA1    (BIT(6))
+#define SLCHOST_SLC0_TOHOST_BIT6_INT_ENA1_M  (SLCHOST_SLC0_TOHOST_BIT6_INT_ENA1_V << SLCHOST_SLC0_TOHOST_BIT6_INT_ENA1_S)
+#define SLCHOST_SLC0_TOHOST_BIT6_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT6_INT_ENA1_S  6
+/** SLCHOST_SLC0_TOHOST_BIT7_INT_ENA1 : R/W; bitpos: [7]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOHOST_BIT7_INT_ENA1    (BIT(7))
+#define SLCHOST_SLC0_TOHOST_BIT7_INT_ENA1_M  (SLCHOST_SLC0_TOHOST_BIT7_INT_ENA1_V << SLCHOST_SLC0_TOHOST_BIT7_INT_ENA1_S)
+#define SLCHOST_SLC0_TOHOST_BIT7_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC0_TOHOST_BIT7_INT_ENA1_S  7
+/** SLCHOST_SLC0_TOKEN0_1TO0_INT_ENA1 : R/W; bitpos: [8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOKEN0_1TO0_INT_ENA1    (BIT(8))
+#define SLCHOST_SLC0_TOKEN0_1TO0_INT_ENA1_M  (SLCHOST_SLC0_TOKEN0_1TO0_INT_ENA1_V << SLCHOST_SLC0_TOKEN0_1TO0_INT_ENA1_S)
+#define SLCHOST_SLC0_TOKEN0_1TO0_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC0_TOKEN0_1TO0_INT_ENA1_S  8
+/** SLCHOST_SLC0_TOKEN1_1TO0_INT_ENA1 : R/W; bitpos: [9]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOKEN1_1TO0_INT_ENA1    (BIT(9))
+#define SLCHOST_SLC0_TOKEN1_1TO0_INT_ENA1_M  (SLCHOST_SLC0_TOKEN1_1TO0_INT_ENA1_V << SLCHOST_SLC0_TOKEN1_1TO0_INT_ENA1_S)
+#define SLCHOST_SLC0_TOKEN1_1TO0_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC0_TOKEN1_1TO0_INT_ENA1_S  9
+/** SLCHOST_SLC0_TOKEN0_0TO1_INT_ENA1 : R/W; bitpos: [10]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOKEN0_0TO1_INT_ENA1    (BIT(10))
+#define SLCHOST_SLC0_TOKEN0_0TO1_INT_ENA1_M  (SLCHOST_SLC0_TOKEN0_0TO1_INT_ENA1_V << SLCHOST_SLC0_TOKEN0_0TO1_INT_ENA1_S)
+#define SLCHOST_SLC0_TOKEN0_0TO1_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC0_TOKEN0_0TO1_INT_ENA1_S  10
+/** SLCHOST_SLC0_TOKEN1_0TO1_INT_ENA1 : R/W; bitpos: [11]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TOKEN1_0TO1_INT_ENA1    (BIT(11))
+#define SLCHOST_SLC0_TOKEN1_0TO1_INT_ENA1_M  (SLCHOST_SLC0_TOKEN1_0TO1_INT_ENA1_V << SLCHOST_SLC0_TOKEN1_0TO1_INT_ENA1_S)
+#define SLCHOST_SLC0_TOKEN1_0TO1_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC0_TOKEN1_0TO1_INT_ENA1_S  11
+/** SLCHOST_SLC0HOST_RX_SOF_INT_ENA1 : R/W; bitpos: [12]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_RX_SOF_INT_ENA1    (BIT(12))
+#define SLCHOST_SLC0HOST_RX_SOF_INT_ENA1_M  (SLCHOST_SLC0HOST_RX_SOF_INT_ENA1_V << SLCHOST_SLC0HOST_RX_SOF_INT_ENA1_S)
+#define SLCHOST_SLC0HOST_RX_SOF_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC0HOST_RX_SOF_INT_ENA1_S  12
+/** SLCHOST_SLC0HOST_RX_EOF_INT_ENA1 : R/W; bitpos: [13]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_RX_EOF_INT_ENA1    (BIT(13))
+#define SLCHOST_SLC0HOST_RX_EOF_INT_ENA1_M  (SLCHOST_SLC0HOST_RX_EOF_INT_ENA1_V << SLCHOST_SLC0HOST_RX_EOF_INT_ENA1_S)
+#define SLCHOST_SLC0HOST_RX_EOF_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC0HOST_RX_EOF_INT_ENA1_S  13
+/** SLCHOST_SLC0HOST_RX_START_INT_ENA1 : R/W; bitpos: [14]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_RX_START_INT_ENA1    (BIT(14))
+#define SLCHOST_SLC0HOST_RX_START_INT_ENA1_M  (SLCHOST_SLC0HOST_RX_START_INT_ENA1_V << SLCHOST_SLC0HOST_RX_START_INT_ENA1_S)
+#define SLCHOST_SLC0HOST_RX_START_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC0HOST_RX_START_INT_ENA1_S  14
+/** SLCHOST_SLC0HOST_TX_START_INT_ENA1 : R/W; bitpos: [15]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0HOST_TX_START_INT_ENA1    (BIT(15))
+#define SLCHOST_SLC0HOST_TX_START_INT_ENA1_M  (SLCHOST_SLC0HOST_TX_START_INT_ENA1_V << SLCHOST_SLC0HOST_TX_START_INT_ENA1_S)
+#define SLCHOST_SLC0HOST_TX_START_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC0HOST_TX_START_INT_ENA1_S  15
+/** SLCHOST_SLC0_RX_UDF_INT_ENA1 : R/W; bitpos: [16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_RX_UDF_INT_ENA1    (BIT(16))
+#define SLCHOST_SLC0_RX_UDF_INT_ENA1_M  (SLCHOST_SLC0_RX_UDF_INT_ENA1_V << SLCHOST_SLC0_RX_UDF_INT_ENA1_S)
+#define SLCHOST_SLC0_RX_UDF_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC0_RX_UDF_INT_ENA1_S  16
+/** SLCHOST_SLC0_TX_OVF_INT_ENA1 : R/W; bitpos: [17]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_TX_OVF_INT_ENA1    (BIT(17))
+#define SLCHOST_SLC0_TX_OVF_INT_ENA1_M  (SLCHOST_SLC0_TX_OVF_INT_ENA1_V << SLCHOST_SLC0_TX_OVF_INT_ENA1_S)
+#define SLCHOST_SLC0_TX_OVF_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC0_TX_OVF_INT_ENA1_S  17
+/** SLCHOST_SLC0_RX_PF_VALID_INT_ENA1 : R/W; bitpos: [18]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_RX_PF_VALID_INT_ENA1    (BIT(18))
+#define SLCHOST_SLC0_RX_PF_VALID_INT_ENA1_M  (SLCHOST_SLC0_RX_PF_VALID_INT_ENA1_V << SLCHOST_SLC0_RX_PF_VALID_INT_ENA1_S)
+#define SLCHOST_SLC0_RX_PF_VALID_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC0_RX_PF_VALID_INT_ENA1_S  18
+/** SLCHOST_SLC0_EXT_BIT0_INT_ENA1 : R/W; bitpos: [19]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_EXT_BIT0_INT_ENA1    (BIT(19))
+#define SLCHOST_SLC0_EXT_BIT0_INT_ENA1_M  (SLCHOST_SLC0_EXT_BIT0_INT_ENA1_V << SLCHOST_SLC0_EXT_BIT0_INT_ENA1_S)
+#define SLCHOST_SLC0_EXT_BIT0_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC0_EXT_BIT0_INT_ENA1_S  19
+/** SLCHOST_SLC0_EXT_BIT1_INT_ENA1 : R/W; bitpos: [20]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_EXT_BIT1_INT_ENA1    (BIT(20))
+#define SLCHOST_SLC0_EXT_BIT1_INT_ENA1_M  (SLCHOST_SLC0_EXT_BIT1_INT_ENA1_V << SLCHOST_SLC0_EXT_BIT1_INT_ENA1_S)
+#define SLCHOST_SLC0_EXT_BIT1_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC0_EXT_BIT1_INT_ENA1_S  20
+/** SLCHOST_SLC0_EXT_BIT2_INT_ENA1 : R/W; bitpos: [21]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_EXT_BIT2_INT_ENA1    (BIT(21))
+#define SLCHOST_SLC0_EXT_BIT2_INT_ENA1_M  (SLCHOST_SLC0_EXT_BIT2_INT_ENA1_V << SLCHOST_SLC0_EXT_BIT2_INT_ENA1_S)
+#define SLCHOST_SLC0_EXT_BIT2_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC0_EXT_BIT2_INT_ENA1_S  21
+/** SLCHOST_SLC0_EXT_BIT3_INT_ENA1 : R/W; bitpos: [22]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_EXT_BIT3_INT_ENA1    (BIT(22))
+#define SLCHOST_SLC0_EXT_BIT3_INT_ENA1_M  (SLCHOST_SLC0_EXT_BIT3_INT_ENA1_V << SLCHOST_SLC0_EXT_BIT3_INT_ENA1_S)
+#define SLCHOST_SLC0_EXT_BIT3_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC0_EXT_BIT3_INT_ENA1_S  22
+/** SLCHOST_SLC0_RX_NEW_PACKET_INT_ENA1 : R/W; bitpos: [23]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_RX_NEW_PACKET_INT_ENA1    (BIT(23))
+#define SLCHOST_SLC0_RX_NEW_PACKET_INT_ENA1_M  (SLCHOST_SLC0_RX_NEW_PACKET_INT_ENA1_V << SLCHOST_SLC0_RX_NEW_PACKET_INT_ENA1_S)
+#define SLCHOST_SLC0_RX_NEW_PACKET_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC0_RX_NEW_PACKET_INT_ENA1_S  23
+/** SLCHOST_SLC0_HOST_RD_RETRY_INT_ENA1 : R/W; bitpos: [24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC0_HOST_RD_RETRY_INT_ENA1    (BIT(24))
+#define SLCHOST_SLC0_HOST_RD_RETRY_INT_ENA1_M  (SLCHOST_SLC0_HOST_RD_RETRY_INT_ENA1_V << SLCHOST_SLC0_HOST_RD_RETRY_INT_ENA1_S)
+#define SLCHOST_SLC0_HOST_RD_RETRY_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC0_HOST_RD_RETRY_INT_ENA1_S  24
+/** SLCHOST_GPIO_SDIO_INT_ENA1 : R/W; bitpos: [25]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_GPIO_SDIO_INT_ENA1    (BIT(25))
+#define SLCHOST_GPIO_SDIO_INT_ENA1_M  (SLCHOST_GPIO_SDIO_INT_ENA1_V << SLCHOST_GPIO_SDIO_INT_ENA1_S)
+#define SLCHOST_GPIO_SDIO_INT_ENA1_V  0x00000001U
+#define SLCHOST_GPIO_SDIO_INT_ENA1_S  25
+
+/** SLCHOST_SLC1HOST_INT_ENA1_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_INT_ENA1_REG (DR_REG_SLCHOST_BASE + 0x118)
+/** SLCHOST_SLC1_TOHOST_BIT0_INT_ENA1 : R/W; bitpos: [0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT0_INT_ENA1    (BIT(0))
+#define SLCHOST_SLC1_TOHOST_BIT0_INT_ENA1_M  (SLCHOST_SLC1_TOHOST_BIT0_INT_ENA1_V << SLCHOST_SLC1_TOHOST_BIT0_INT_ENA1_S)
+#define SLCHOST_SLC1_TOHOST_BIT0_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT0_INT_ENA1_S  0
+/** SLCHOST_SLC1_TOHOST_BIT1_INT_ENA1 : R/W; bitpos: [1]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT1_INT_ENA1    (BIT(1))
+#define SLCHOST_SLC1_TOHOST_BIT1_INT_ENA1_M  (SLCHOST_SLC1_TOHOST_BIT1_INT_ENA1_V << SLCHOST_SLC1_TOHOST_BIT1_INT_ENA1_S)
+#define SLCHOST_SLC1_TOHOST_BIT1_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT1_INT_ENA1_S  1
+/** SLCHOST_SLC1_TOHOST_BIT2_INT_ENA1 : R/W; bitpos: [2]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT2_INT_ENA1    (BIT(2))
+#define SLCHOST_SLC1_TOHOST_BIT2_INT_ENA1_M  (SLCHOST_SLC1_TOHOST_BIT2_INT_ENA1_V << SLCHOST_SLC1_TOHOST_BIT2_INT_ENA1_S)
+#define SLCHOST_SLC1_TOHOST_BIT2_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT2_INT_ENA1_S  2
+/** SLCHOST_SLC1_TOHOST_BIT3_INT_ENA1 : R/W; bitpos: [3]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT3_INT_ENA1    (BIT(3))
+#define SLCHOST_SLC1_TOHOST_BIT3_INT_ENA1_M  (SLCHOST_SLC1_TOHOST_BIT3_INT_ENA1_V << SLCHOST_SLC1_TOHOST_BIT3_INT_ENA1_S)
+#define SLCHOST_SLC1_TOHOST_BIT3_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT3_INT_ENA1_S  3
+/** SLCHOST_SLC1_TOHOST_BIT4_INT_ENA1 : R/W; bitpos: [4]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT4_INT_ENA1    (BIT(4))
+#define SLCHOST_SLC1_TOHOST_BIT4_INT_ENA1_M  (SLCHOST_SLC1_TOHOST_BIT4_INT_ENA1_V << SLCHOST_SLC1_TOHOST_BIT4_INT_ENA1_S)
+#define SLCHOST_SLC1_TOHOST_BIT4_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT4_INT_ENA1_S  4
+/** SLCHOST_SLC1_TOHOST_BIT5_INT_ENA1 : R/W; bitpos: [5]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT5_INT_ENA1    (BIT(5))
+#define SLCHOST_SLC1_TOHOST_BIT5_INT_ENA1_M  (SLCHOST_SLC1_TOHOST_BIT5_INT_ENA1_V << SLCHOST_SLC1_TOHOST_BIT5_INT_ENA1_S)
+#define SLCHOST_SLC1_TOHOST_BIT5_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT5_INT_ENA1_S  5
+/** SLCHOST_SLC1_TOHOST_BIT6_INT_ENA1 : R/W; bitpos: [6]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT6_INT_ENA1    (BIT(6))
+#define SLCHOST_SLC1_TOHOST_BIT6_INT_ENA1_M  (SLCHOST_SLC1_TOHOST_BIT6_INT_ENA1_V << SLCHOST_SLC1_TOHOST_BIT6_INT_ENA1_S)
+#define SLCHOST_SLC1_TOHOST_BIT6_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT6_INT_ENA1_S  6
+/** SLCHOST_SLC1_TOHOST_BIT7_INT_ENA1 : R/W; bitpos: [7]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOHOST_BIT7_INT_ENA1    (BIT(7))
+#define SLCHOST_SLC1_TOHOST_BIT7_INT_ENA1_M  (SLCHOST_SLC1_TOHOST_BIT7_INT_ENA1_V << SLCHOST_SLC1_TOHOST_BIT7_INT_ENA1_S)
+#define SLCHOST_SLC1_TOHOST_BIT7_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC1_TOHOST_BIT7_INT_ENA1_S  7
+/** SLCHOST_SLC1_TOKEN0_1TO0_INT_ENA1 : R/W; bitpos: [8]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOKEN0_1TO0_INT_ENA1    (BIT(8))
+#define SLCHOST_SLC1_TOKEN0_1TO0_INT_ENA1_M  (SLCHOST_SLC1_TOKEN0_1TO0_INT_ENA1_V << SLCHOST_SLC1_TOKEN0_1TO0_INT_ENA1_S)
+#define SLCHOST_SLC1_TOKEN0_1TO0_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC1_TOKEN0_1TO0_INT_ENA1_S  8
+/** SLCHOST_SLC1_TOKEN1_1TO0_INT_ENA1 : R/W; bitpos: [9]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOKEN1_1TO0_INT_ENA1    (BIT(9))
+#define SLCHOST_SLC1_TOKEN1_1TO0_INT_ENA1_M  (SLCHOST_SLC1_TOKEN1_1TO0_INT_ENA1_V << SLCHOST_SLC1_TOKEN1_1TO0_INT_ENA1_S)
+#define SLCHOST_SLC1_TOKEN1_1TO0_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC1_TOKEN1_1TO0_INT_ENA1_S  9
+/** SLCHOST_SLC1_TOKEN0_0TO1_INT_ENA1 : R/W; bitpos: [10]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOKEN0_0TO1_INT_ENA1    (BIT(10))
+#define SLCHOST_SLC1_TOKEN0_0TO1_INT_ENA1_M  (SLCHOST_SLC1_TOKEN0_0TO1_INT_ENA1_V << SLCHOST_SLC1_TOKEN0_0TO1_INT_ENA1_S)
+#define SLCHOST_SLC1_TOKEN0_0TO1_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC1_TOKEN0_0TO1_INT_ENA1_S  10
+/** SLCHOST_SLC1_TOKEN1_0TO1_INT_ENA1 : R/W; bitpos: [11]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TOKEN1_0TO1_INT_ENA1    (BIT(11))
+#define SLCHOST_SLC1_TOKEN1_0TO1_INT_ENA1_M  (SLCHOST_SLC1_TOKEN1_0TO1_INT_ENA1_V << SLCHOST_SLC1_TOKEN1_0TO1_INT_ENA1_S)
+#define SLCHOST_SLC1_TOKEN1_0TO1_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC1_TOKEN1_0TO1_INT_ENA1_S  11
+/** SLCHOST_SLC1HOST_RX_SOF_INT_ENA1 : R/W; bitpos: [12]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_RX_SOF_INT_ENA1    (BIT(12))
+#define SLCHOST_SLC1HOST_RX_SOF_INT_ENA1_M  (SLCHOST_SLC1HOST_RX_SOF_INT_ENA1_V << SLCHOST_SLC1HOST_RX_SOF_INT_ENA1_S)
+#define SLCHOST_SLC1HOST_RX_SOF_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC1HOST_RX_SOF_INT_ENA1_S  12
+/** SLCHOST_SLC1HOST_RX_EOF_INT_ENA1 : R/W; bitpos: [13]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_RX_EOF_INT_ENA1    (BIT(13))
+#define SLCHOST_SLC1HOST_RX_EOF_INT_ENA1_M  (SLCHOST_SLC1HOST_RX_EOF_INT_ENA1_V << SLCHOST_SLC1HOST_RX_EOF_INT_ENA1_S)
+#define SLCHOST_SLC1HOST_RX_EOF_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC1HOST_RX_EOF_INT_ENA1_S  13
+/** SLCHOST_SLC1HOST_RX_START_INT_ENA1 : R/W; bitpos: [14]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_RX_START_INT_ENA1    (BIT(14))
+#define SLCHOST_SLC1HOST_RX_START_INT_ENA1_M  (SLCHOST_SLC1HOST_RX_START_INT_ENA1_V << SLCHOST_SLC1HOST_RX_START_INT_ENA1_S)
+#define SLCHOST_SLC1HOST_RX_START_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC1HOST_RX_START_INT_ENA1_S  14
+/** SLCHOST_SLC1HOST_TX_START_INT_ENA1 : R/W; bitpos: [15]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1HOST_TX_START_INT_ENA1    (BIT(15))
+#define SLCHOST_SLC1HOST_TX_START_INT_ENA1_M  (SLCHOST_SLC1HOST_TX_START_INT_ENA1_V << SLCHOST_SLC1HOST_TX_START_INT_ENA1_S)
+#define SLCHOST_SLC1HOST_TX_START_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC1HOST_TX_START_INT_ENA1_S  15
+/** SLCHOST_SLC1_RX_UDF_INT_ENA1 : R/W; bitpos: [16]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_RX_UDF_INT_ENA1    (BIT(16))
+#define SLCHOST_SLC1_RX_UDF_INT_ENA1_M  (SLCHOST_SLC1_RX_UDF_INT_ENA1_V << SLCHOST_SLC1_RX_UDF_INT_ENA1_S)
+#define SLCHOST_SLC1_RX_UDF_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC1_RX_UDF_INT_ENA1_S  16
+/** SLCHOST_SLC1_TX_OVF_INT_ENA1 : R/W; bitpos: [17]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_TX_OVF_INT_ENA1    (BIT(17))
+#define SLCHOST_SLC1_TX_OVF_INT_ENA1_M  (SLCHOST_SLC1_TX_OVF_INT_ENA1_V << SLCHOST_SLC1_TX_OVF_INT_ENA1_S)
+#define SLCHOST_SLC1_TX_OVF_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC1_TX_OVF_INT_ENA1_S  17
+/** SLCHOST_SLC1_RX_PF_VALID_INT_ENA1 : R/W; bitpos: [18]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_RX_PF_VALID_INT_ENA1    (BIT(18))
+#define SLCHOST_SLC1_RX_PF_VALID_INT_ENA1_M  (SLCHOST_SLC1_RX_PF_VALID_INT_ENA1_V << SLCHOST_SLC1_RX_PF_VALID_INT_ENA1_S)
+#define SLCHOST_SLC1_RX_PF_VALID_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC1_RX_PF_VALID_INT_ENA1_S  18
+/** SLCHOST_SLC1_EXT_BIT0_INT_ENA1 : R/W; bitpos: [19]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_EXT_BIT0_INT_ENA1    (BIT(19))
+#define SLCHOST_SLC1_EXT_BIT0_INT_ENA1_M  (SLCHOST_SLC1_EXT_BIT0_INT_ENA1_V << SLCHOST_SLC1_EXT_BIT0_INT_ENA1_S)
+#define SLCHOST_SLC1_EXT_BIT0_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC1_EXT_BIT0_INT_ENA1_S  19
+/** SLCHOST_SLC1_EXT_BIT1_INT_ENA1 : R/W; bitpos: [20]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_EXT_BIT1_INT_ENA1    (BIT(20))
+#define SLCHOST_SLC1_EXT_BIT1_INT_ENA1_M  (SLCHOST_SLC1_EXT_BIT1_INT_ENA1_V << SLCHOST_SLC1_EXT_BIT1_INT_ENA1_S)
+#define SLCHOST_SLC1_EXT_BIT1_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC1_EXT_BIT1_INT_ENA1_S  20
+/** SLCHOST_SLC1_EXT_BIT2_INT_ENA1 : R/W; bitpos: [21]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_EXT_BIT2_INT_ENA1    (BIT(21))
+#define SLCHOST_SLC1_EXT_BIT2_INT_ENA1_M  (SLCHOST_SLC1_EXT_BIT2_INT_ENA1_V << SLCHOST_SLC1_EXT_BIT2_INT_ENA1_S)
+#define SLCHOST_SLC1_EXT_BIT2_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC1_EXT_BIT2_INT_ENA1_S  21
+/** SLCHOST_SLC1_EXT_BIT3_INT_ENA1 : R/W; bitpos: [22]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_EXT_BIT3_INT_ENA1    (BIT(22))
+#define SLCHOST_SLC1_EXT_BIT3_INT_ENA1_M  (SLCHOST_SLC1_EXT_BIT3_INT_ENA1_V << SLCHOST_SLC1_EXT_BIT3_INT_ENA1_S)
+#define SLCHOST_SLC1_EXT_BIT3_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC1_EXT_BIT3_INT_ENA1_S  22
+/** SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA1 : R/W; bitpos: [23]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA1    (BIT(23))
+#define SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA1_M  (SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA1_V << SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA1_S)
+#define SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC1_WIFI_RX_NEW_PACKET_INT_ENA1_S  23
+/** SLCHOST_SLC1_HOST_RD_RETRY_INT_ENA1 : R/W; bitpos: [24]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_HOST_RD_RETRY_INT_ENA1    (BIT(24))
+#define SLCHOST_SLC1_HOST_RD_RETRY_INT_ENA1_M  (SLCHOST_SLC1_HOST_RD_RETRY_INT_ENA1_V << SLCHOST_SLC1_HOST_RD_RETRY_INT_ENA1_S)
+#define SLCHOST_SLC1_HOST_RD_RETRY_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC1_HOST_RD_RETRY_INT_ENA1_S  24
+/** SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_ENA1 : R/W; bitpos: [25]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_ENA1    (BIT(25))
+#define SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_ENA1_M  (SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_ENA1_V << SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_ENA1_S)
+#define SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_ENA1_V  0x00000001U
+#define SLCHOST_SLC1_BT_RX_NEW_PACKET_INT_ENA1_S  25
+
+/** SLCHOST_SLCHOSTDATE_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOSTDATE_REG (DR_REG_SLCHOST_BASE + 0x178)
+/** SLCHOST_SLCHOST_DATE : R/W; bitpos: [31:0]; default: 554043136;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_DATE    0xFFFFFFFFU
+#define SLCHOST_SLCHOST_DATE_M  (SLCHOST_SLCHOST_DATE_V << SLCHOST_SLCHOST_DATE_S)
+#define SLCHOST_SLCHOST_DATE_V  0xFFFFFFFFU
+#define SLCHOST_SLCHOST_DATE_S  0
+
+/** SLCHOST_SLCHOSTID_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOSTID_REG (DR_REG_SLCHOST_BASE + 0x17c)
+/** SLCHOST_SLCHOST_ID : R/W; bitpos: [31:0]; default: 1536;
+ *  *******Description***********
+ */
+#define SLCHOST_SLCHOST_ID    0xFFFFFFFFU
+#define SLCHOST_SLCHOST_ID_M  (SLCHOST_SLCHOST_ID_V << SLCHOST_SLCHOST_ID_S)
+#define SLCHOST_SLCHOST_ID_V  0xFFFFFFFFU
+#define SLCHOST_SLCHOST_ID_S  0
+
+/** SLCHOST_CONF_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_CONF_REG (DR_REG_SLCHOST_BASE + 0x1f0)
+/** SLCHOST_FRC_SDIO11 : R/W; bitpos: [4:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FRC_SDIO11    0x0000001FU
+#define SLCHOST_FRC_SDIO11_M  (SLCHOST_FRC_SDIO11_V << SLCHOST_FRC_SDIO11_S)
+#define SLCHOST_FRC_SDIO11_V  0x0000001FU
+#define SLCHOST_FRC_SDIO11_S  0
+/** SLCHOST_FRC_SDIO20 : R/W; bitpos: [9:5]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FRC_SDIO20    0x0000001FU
+#define SLCHOST_FRC_SDIO20_M  (SLCHOST_FRC_SDIO20_V << SLCHOST_FRC_SDIO20_S)
+#define SLCHOST_FRC_SDIO20_V  0x0000001FU
+#define SLCHOST_FRC_SDIO20_S  5
+/** SLCHOST_FRC_NEG_SAMP : R/W; bitpos: [14:10]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FRC_NEG_SAMP    0x0000001FU
+#define SLCHOST_FRC_NEG_SAMP_M  (SLCHOST_FRC_NEG_SAMP_V << SLCHOST_FRC_NEG_SAMP_S)
+#define SLCHOST_FRC_NEG_SAMP_V  0x0000001FU
+#define SLCHOST_FRC_NEG_SAMP_S  10
+/** SLCHOST_FRC_POS_SAMP : R/W; bitpos: [19:15]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FRC_POS_SAMP    0x0000001FU
+#define SLCHOST_FRC_POS_SAMP_M  (SLCHOST_FRC_POS_SAMP_V << SLCHOST_FRC_POS_SAMP_S)
+#define SLCHOST_FRC_POS_SAMP_V  0x0000001FU
+#define SLCHOST_FRC_POS_SAMP_S  15
+/** SLCHOST_FRC_QUICK_IN : R/W; bitpos: [24:20]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_FRC_QUICK_IN    0x0000001FU
+#define SLCHOST_FRC_QUICK_IN_M  (SLCHOST_FRC_QUICK_IN_V << SLCHOST_FRC_QUICK_IN_S)
+#define SLCHOST_FRC_QUICK_IN_V  0x0000001FU
+#define SLCHOST_FRC_QUICK_IN_S  20
+/** SLCHOST_SDIO20_INT_DELAY : R/W; bitpos: [25]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SDIO20_INT_DELAY    (BIT(25))
+#define SLCHOST_SDIO20_INT_DELAY_M  (SLCHOST_SDIO20_INT_DELAY_V << SLCHOST_SDIO20_INT_DELAY_S)
+#define SLCHOST_SDIO20_INT_DELAY_V  0x00000001U
+#define SLCHOST_SDIO20_INT_DELAY_S  25
+/** SLCHOST_SDIO_PAD_PULLUP : R/W; bitpos: [26]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SDIO_PAD_PULLUP    (BIT(26))
+#define SLCHOST_SDIO_PAD_PULLUP_M  (SLCHOST_SDIO_PAD_PULLUP_V << SLCHOST_SDIO_PAD_PULLUP_S)
+#define SLCHOST_SDIO_PAD_PULLUP_V  0x00000001U
+#define SLCHOST_SDIO_PAD_PULLUP_S  26
+/** SLCHOST_HSPEED_CON_EN : R/W; bitpos: [27]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_HSPEED_CON_EN    (BIT(27))
+#define SLCHOST_HSPEED_CON_EN_M  (SLCHOST_HSPEED_CON_EN_V << SLCHOST_HSPEED_CON_EN_S)
+#define SLCHOST_HSPEED_CON_EN_V  0x00000001U
+#define SLCHOST_HSPEED_CON_EN_S  27
+
+/** SLCHOST_INF_ST_REG register
+ *  *******Description***********
+ */
+#define SLCHOST_INF_ST_REG (DR_REG_SLCHOST_BASE + 0x1f4)
+/** SLCHOST_SDIO20_MODE : RO; bitpos: [4:0]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SDIO20_MODE    0x0000001FU
+#define SLCHOST_SDIO20_MODE_M  (SLCHOST_SDIO20_MODE_V << SLCHOST_SDIO20_MODE_S)
+#define SLCHOST_SDIO20_MODE_V  0x0000001FU
+#define SLCHOST_SDIO20_MODE_S  0
+/** SLCHOST_SDIO_NEG_SAMP : RO; bitpos: [9:5]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SDIO_NEG_SAMP    0x0000001FU
+#define SLCHOST_SDIO_NEG_SAMP_M  (SLCHOST_SDIO_NEG_SAMP_V << SLCHOST_SDIO_NEG_SAMP_S)
+#define SLCHOST_SDIO_NEG_SAMP_V  0x0000001FU
+#define SLCHOST_SDIO_NEG_SAMP_S  5
+/** SLCHOST_SDIO_QUICK_IN : RO; bitpos: [14:10]; default: 0;
+ *  *******Description***********
+ */
+#define SLCHOST_SDIO_QUICK_IN    0x0000001FU
+#define SLCHOST_SDIO_QUICK_IN_M  (SLCHOST_SDIO_QUICK_IN_V << SLCHOST_SDIO_QUICK_IN_S)
+#define SLCHOST_SDIO_QUICK_IN_V  0x0000001FU
+#define SLCHOST_SDIO_QUICK_IN_S  10
+/** SLCHOST_DLL_ON_SW : R/W; bitpos: [15]; default: 0;
+ *  dll is controlled by software
+ */
+#define SLCHOST_DLL_ON_SW    (BIT(15))
+#define SLCHOST_DLL_ON_SW_M  (SLCHOST_DLL_ON_SW_V << SLCHOST_DLL_ON_SW_S)
+#define SLCHOST_DLL_ON_SW_V  0x00000001U
+#define SLCHOST_DLL_ON_SW_S  15
+/** SLCHOST_DLL_ON : R/W; bitpos: [16]; default: 0;
+ *  Software dll on
+ */
+#define SLCHOST_DLL_ON    (BIT(16))
+#define SLCHOST_DLL_ON_M  (SLCHOST_DLL_ON_V << SLCHOST_DLL_ON_S)
+#define SLCHOST_DLL_ON_V  0x00000001U
+#define SLCHOST_DLL_ON_S  16
+/** SLCHOST_CLK_MODE_SW : R/W; bitpos: [17]; default: 0;
+ *  dll clock mode is controlled by software
+ */
+#define SLCHOST_CLK_MODE_SW    (BIT(17))
+#define SLCHOST_CLK_MODE_SW_M  (SLCHOST_CLK_MODE_SW_V << SLCHOST_CLK_MODE_SW_S)
+#define SLCHOST_CLK_MODE_SW_V  0x00000001U
+#define SLCHOST_CLK_MODE_SW_S  17
+/** SLCHOST_CLK_MODE : R/W; bitpos: [19:18]; default: 0;
+ *  Software set clock mode
+ */
+#define SLCHOST_CLK_MODE    0x00000003U
+#define SLCHOST_CLK_MODE_M  (SLCHOST_CLK_MODE_V << SLCHOST_CLK_MODE_S)
+#define SLCHOST_CLK_MODE_V  0x00000003U
+#define SLCHOST_CLK_MODE_S  18
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/host_struct.h b/components/soc/esp32c6/include/soc/host_struct.h
new file mode 100644
index 0000000000..0462b84276
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/host_struct.h
@@ -0,0 +1,2738 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: ********Registers */
+/** Type of func2_0 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:24;
+        /** slc_func2_int : R/W; bitpos: [24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc_func2_int:1;
+        uint32_t reserved_25:7;
+    };
+    uint32_t val;
+} slchost_func2_0_reg_t;
+
+/** Type of func2_1 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slc_func2_int_en : R/W; bitpos: [0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc_func2_int_en:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} slchost_func2_1_reg_t;
+
+/** Type of func2_2 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slc_func1_mdstat : R/W; bitpos: [0]; default: 1;
+         *  *******Description***********
+         */
+        uint32_t slc_func1_mdstat:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} slchost_func2_2_reg_t;
+
+/** Type of gpio_status0 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** gpio_sdio_int0 : RO; bitpos: [31:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t gpio_sdio_int0:32;
+    };
+    uint32_t val;
+} slchost_gpio_status0_reg_t;
+
+/** Type of gpio_status1 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** gpio_sdio_int1 : RO; bitpos: [31:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t gpio_sdio_int1:32;
+    };
+    uint32_t val;
+} slchost_gpio_status1_reg_t;
+
+/** Type of gpio_in0 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** gpio_sdio_in0 : RO; bitpos: [31:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t gpio_sdio_in0:32;
+    };
+    uint32_t val;
+} slchost_gpio_in0_reg_t;
+
+/** Type of gpio_in1 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** gpio_sdio_in1 : RO; bitpos: [31:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t gpio_sdio_in1:32;
+    };
+    uint32_t val;
+} slchost_gpio_in1_reg_t;
+
+/** Type of slc0host_token_rdata register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slc0_token0 : RO; bitpos: [11:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_token0:12;
+        /** slc0_rx_pf_valid : RO; bitpos: [12]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_rx_pf_valid:1;
+        uint32_t reserved_13:3;
+        /** hostslchost_slc0_token1 : RO; bitpos: [27:16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t hostslchost_slc0_token1:12;
+        /** slc0_rx_pf_eof : RO; bitpos: [31:28]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_rx_pf_eof:4;
+    };
+    uint32_t val;
+} slchost_slc0host_token_rdata_reg_t;
+
+/** Type of slc0_host_pf register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slc0_pf_data : RO; bitpos: [31:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_pf_data:32;
+    };
+    uint32_t val;
+} slchost_slc0_host_pf_reg_t;
+
+/** Type of slc1_host_pf register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slc1_pf_data : RO; bitpos: [31:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_pf_data:32;
+    };
+    uint32_t val;
+} slchost_slc1_host_pf_reg_t;
+
+/** Type of slc0host_int_raw register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slc0_tohost_bit0_int_raw : R/WTC/SS; bitpos: [0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit0_int_raw:1;
+        /** slc0_tohost_bit1_int_raw : R/WTC/SS; bitpos: [1]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit1_int_raw:1;
+        /** slc0_tohost_bit2_int_raw : R/WTC/SS; bitpos: [2]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit2_int_raw:1;
+        /** slc0_tohost_bit3_int_raw : R/WTC/SS; bitpos: [3]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit3_int_raw:1;
+        /** slc0_tohost_bit4_int_raw : R/WTC/SS; bitpos: [4]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit4_int_raw:1;
+        /** slc0_tohost_bit5_int_raw : R/WTC/SS; bitpos: [5]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit5_int_raw:1;
+        /** slc0_tohost_bit6_int_raw : R/WTC/SS/SC; bitpos: [6]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit6_int_raw:1;
+        /** slc0_tohost_bit7_int_raw : R/WTC/SS/SC; bitpos: [7]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit7_int_raw:1;
+        /** slc0_token0_1to0_int_raw : R/WTC/SS; bitpos: [8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_token0_1to0_int_raw:1;
+        /** slc0_token1_1to0_int_raw : R/WTC/SS; bitpos: [9]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_token1_1to0_int_raw:1;
+        /** slc0_token0_0to1_int_raw : R/WTC/SS; bitpos: [10]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_token0_0to1_int_raw:1;
+        /** slc0_token1_0to1_int_raw : R/WTC/SS; bitpos: [11]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_token1_0to1_int_raw:1;
+        /** slc0host_rx_sof_int_raw : R/WTC/SS; bitpos: [12]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0host_rx_sof_int_raw:1;
+        /** slc0host_rx_eof_int_raw : R/WTC/SS; bitpos: [13]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0host_rx_eof_int_raw:1;
+        /** slc0host_rx_start_int_raw : R/WTC/SS; bitpos: [14]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0host_rx_start_int_raw:1;
+        /** slc0host_tx_start_int_raw : R/WTC/SS; bitpos: [15]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0host_tx_start_int_raw:1;
+        /** slc0_rx_udf_int_raw : R/WTC/SS; bitpos: [16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_rx_udf_int_raw:1;
+        /** slc0_tx_ovf_int_raw : R/WTC/SS; bitpos: [17]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tx_ovf_int_raw:1;
+        /** slc0_rx_pf_valid_int_raw : R/WTC/SS; bitpos: [18]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_rx_pf_valid_int_raw:1;
+        /** slc0_ext_bit0_int_raw : R/WTC/SS; bitpos: [19]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_ext_bit0_int_raw:1;
+        /** slc0_ext_bit1_int_raw : R/WTC/SS; bitpos: [20]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_ext_bit1_int_raw:1;
+        /** slc0_ext_bit2_int_raw : R/WTC/SS; bitpos: [21]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_ext_bit2_int_raw:1;
+        /** slc0_ext_bit3_int_raw : R/WTC/SS; bitpos: [22]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_ext_bit3_int_raw:1;
+        /** slc0_rx_new_packet_int_raw : R/WTC/SS; bitpos: [23]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_rx_new_packet_int_raw:1;
+        /** slc0_host_rd_retry_int_raw : R/WTC/SS; bitpos: [24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_host_rd_retry_int_raw:1;
+        /** gpio_sdio_int_raw : R/WTC/SS/SC; bitpos: [25]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t gpio_sdio_int_raw:1;
+        uint32_t reserved_26:6;
+    };
+    uint32_t val;
+} slchost_slc0host_int_raw_reg_t;
+
+/** Type of slc1host_int_raw register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slc1_tohost_bit0_int_raw : R/WTC/SS; bitpos: [0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit0_int_raw:1;
+        /** slc1_tohost_bit1_int_raw : R/WTC/SS; bitpos: [1]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit1_int_raw:1;
+        /** slc1_tohost_bit2_int_raw : R/WTC/SS; bitpos: [2]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit2_int_raw:1;
+        /** slc1_tohost_bit3_int_raw : R/WTC/SS; bitpos: [3]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit3_int_raw:1;
+        /** slc1_tohost_bit4_int_raw : R/WTC/SS; bitpos: [4]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit4_int_raw:1;
+        /** slc1_tohost_bit5_int_raw : R/WTC/SS; bitpos: [5]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit5_int_raw:1;
+        /** slc1_tohost_bit6_int_raw : R/WTC/SS/SC; bitpos: [6]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit6_int_raw:1;
+        /** slc1_tohost_bit7_int_raw : R/WTC/SS/SC; bitpos: [7]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit7_int_raw:1;
+        /** slc1_token0_1to0_int_raw : R/WTC/SS; bitpos: [8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_token0_1to0_int_raw:1;
+        /** slc1_token1_1to0_int_raw : R/WTC/SS; bitpos: [9]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_token1_1to0_int_raw:1;
+        /** slc1_token0_0to1_int_raw : R/WTC/SS; bitpos: [10]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_token0_0to1_int_raw:1;
+        /** slc1_token1_0to1_int_raw : R/WTC/SS; bitpos: [11]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_token1_0to1_int_raw:1;
+        /** slc1host_rx_sof_int_raw : R/WTC/SS; bitpos: [12]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1host_rx_sof_int_raw:1;
+        /** slc1host_rx_eof_int_raw : R/WTC/SS; bitpos: [13]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1host_rx_eof_int_raw:1;
+        /** slc1host_rx_start_int_raw : R/WTC/SS; bitpos: [14]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1host_rx_start_int_raw:1;
+        /** slc1host_tx_start_int_raw : R/WTC/SS; bitpos: [15]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1host_tx_start_int_raw:1;
+        /** slc1_rx_udf_int_raw : R/WTC/SS; bitpos: [16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_rx_udf_int_raw:1;
+        /** slc1_tx_ovf_int_raw : R/WTC/SS; bitpos: [17]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tx_ovf_int_raw:1;
+        /** slc1_rx_pf_valid_int_raw : R/WTC/SS; bitpos: [18]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_rx_pf_valid_int_raw:1;
+        /** slc1_ext_bit0_int_raw : R/WTC/SS; bitpos: [19]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_ext_bit0_int_raw:1;
+        /** slc1_ext_bit1_int_raw : R/WTC/SS; bitpos: [20]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_ext_bit1_int_raw:1;
+        /** slc1_ext_bit2_int_raw : R/WTC/SS; bitpos: [21]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_ext_bit2_int_raw:1;
+        /** slc1_ext_bit3_int_raw : R/WTC/SS; bitpos: [22]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_ext_bit3_int_raw:1;
+        /** slc1_wifi_rx_new_packet_int_raw : R/WTC/SS; bitpos: [23]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_wifi_rx_new_packet_int_raw:1;
+        /** slc1_host_rd_retry_int_raw : R/WTC/SS; bitpos: [24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_host_rd_retry_int_raw:1;
+        /** slc1_bt_rx_new_packet_int_raw : R/WTC/SS; bitpos: [25]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_bt_rx_new_packet_int_raw:1;
+        uint32_t reserved_26:6;
+    };
+    uint32_t val;
+} slchost_slc1host_int_raw_reg_t;
+
+/** Type of slc0host_int_st register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slc0_tohost_bit0_int_st : RO; bitpos: [0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit0_int_st:1;
+        /** slc0_tohost_bit1_int_st : RO; bitpos: [1]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit1_int_st:1;
+        /** slc0_tohost_bit2_int_st : RO; bitpos: [2]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit2_int_st:1;
+        /** slc0_tohost_bit3_int_st : RO; bitpos: [3]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit3_int_st:1;
+        /** slc0_tohost_bit4_int_st : RO; bitpos: [4]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit4_int_st:1;
+        /** slc0_tohost_bit5_int_st : RO; bitpos: [5]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit5_int_st:1;
+        /** slc0_tohost_bit6_int_st : RO; bitpos: [6]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit6_int_st:1;
+        /** slc0_tohost_bit7_int_st : RO; bitpos: [7]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit7_int_st:1;
+        /** slc0_token0_1to0_int_st : RO; bitpos: [8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_token0_1to0_int_st:1;
+        /** slc0_token1_1to0_int_st : RO; bitpos: [9]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_token1_1to0_int_st:1;
+        /** slc0_token0_0to1_int_st : RO; bitpos: [10]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_token0_0to1_int_st:1;
+        /** slc0_token1_0to1_int_st : RO; bitpos: [11]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_token1_0to1_int_st:1;
+        /** slc0host_rx_sof_int_st : RO; bitpos: [12]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0host_rx_sof_int_st:1;
+        /** slc0host_rx_eof_int_st : RO; bitpos: [13]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0host_rx_eof_int_st:1;
+        /** slc0host_rx_start_int_st : RO; bitpos: [14]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0host_rx_start_int_st:1;
+        /** slc0host_tx_start_int_st : RO; bitpos: [15]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0host_tx_start_int_st:1;
+        /** slc0_rx_udf_int_st : RO; bitpos: [16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_rx_udf_int_st:1;
+        /** slc0_tx_ovf_int_st : RO; bitpos: [17]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tx_ovf_int_st:1;
+        /** slc0_rx_pf_valid_int_st : RO; bitpos: [18]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_rx_pf_valid_int_st:1;
+        /** slc0_ext_bit0_int_st : RO; bitpos: [19]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_ext_bit0_int_st:1;
+        /** slc0_ext_bit1_int_st : RO; bitpos: [20]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_ext_bit1_int_st:1;
+        /** slc0_ext_bit2_int_st : RO; bitpos: [21]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_ext_bit2_int_st:1;
+        /** slc0_ext_bit3_int_st : RO; bitpos: [22]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_ext_bit3_int_st:1;
+        /** slc0_rx_new_packet_int_st : RO; bitpos: [23]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_rx_new_packet_int_st:1;
+        /** slc0_host_rd_retry_int_st : RO; bitpos: [24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_host_rd_retry_int_st:1;
+        /** gpio_sdio_int_st : RO; bitpos: [25]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t gpio_sdio_int_st:1;
+        uint32_t reserved_26:6;
+    };
+    uint32_t val;
+} slchost_slc0host_int_st_reg_t;
+
+/** Type of slc1host_int_st register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slc1_tohost_bit0_int_st : RO; bitpos: [0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit0_int_st:1;
+        /** slc1_tohost_bit1_int_st : RO; bitpos: [1]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit1_int_st:1;
+        /** slc1_tohost_bit2_int_st : RO; bitpos: [2]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit2_int_st:1;
+        /** slc1_tohost_bit3_int_st : RO; bitpos: [3]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit3_int_st:1;
+        /** slc1_tohost_bit4_int_st : RO; bitpos: [4]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit4_int_st:1;
+        /** slc1_tohost_bit5_int_st : RO; bitpos: [5]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit5_int_st:1;
+        /** slc1_tohost_bit6_int_st : RO; bitpos: [6]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit6_int_st:1;
+        /** slc1_tohost_bit7_int_st : RO; bitpos: [7]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit7_int_st:1;
+        /** slc1_token0_1to0_int_st : RO; bitpos: [8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_token0_1to0_int_st:1;
+        /** slc1_token1_1to0_int_st : RO; bitpos: [9]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_token1_1to0_int_st:1;
+        /** slc1_token0_0to1_int_st : RO; bitpos: [10]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_token0_0to1_int_st:1;
+        /** slc1_token1_0to1_int_st : RO; bitpos: [11]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_token1_0to1_int_st:1;
+        /** slc1host_rx_sof_int_st : RO; bitpos: [12]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1host_rx_sof_int_st:1;
+        /** slc1host_rx_eof_int_st : RO; bitpos: [13]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1host_rx_eof_int_st:1;
+        /** slc1host_rx_start_int_st : RO; bitpos: [14]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1host_rx_start_int_st:1;
+        /** slc1host_tx_start_int_st : RO; bitpos: [15]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1host_tx_start_int_st:1;
+        /** slc1_rx_udf_int_st : RO; bitpos: [16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_rx_udf_int_st:1;
+        /** slc1_tx_ovf_int_st : RO; bitpos: [17]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tx_ovf_int_st:1;
+        /** slc1_rx_pf_valid_int_st : RO; bitpos: [18]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_rx_pf_valid_int_st:1;
+        /** slc1_ext_bit0_int_st : RO; bitpos: [19]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_ext_bit0_int_st:1;
+        /** slc1_ext_bit1_int_st : RO; bitpos: [20]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_ext_bit1_int_st:1;
+        /** slc1_ext_bit2_int_st : RO; bitpos: [21]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_ext_bit2_int_st:1;
+        /** slc1_ext_bit3_int_st : RO; bitpos: [22]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_ext_bit3_int_st:1;
+        /** slc1_wifi_rx_new_packet_int_st : RO; bitpos: [23]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_wifi_rx_new_packet_int_st:1;
+        /** slc1_host_rd_retry_int_st : RO; bitpos: [24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_host_rd_retry_int_st:1;
+        /** slc1_bt_rx_new_packet_int_st : RO; bitpos: [25]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_bt_rx_new_packet_int_st:1;
+        uint32_t reserved_26:6;
+    };
+    uint32_t val;
+} slchost_slc1host_int_st_reg_t;
+
+/** Type of pkt_len register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** hostslchost_slc0_len : RO; bitpos: [19:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t hostslchost_slc0_len:20;
+        /** hostslchost_slc0_len_check : RO; bitpos: [31:20]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t hostslchost_slc0_len_check:12;
+    };
+    uint32_t val;
+} slchost_pkt_len_reg_t;
+
+/** Type of state_w0 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slchost_state0 : RO; bitpos: [7:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_state0:8;
+        /** slchost_state1 : RO; bitpos: [15:8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_state1:8;
+        /** slchost_state2 : RO; bitpos: [23:16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_state2:8;
+        /** slchost_state3 : RO; bitpos: [31:24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_state3:8;
+    };
+    uint32_t val;
+} slchost_state_w0_reg_t;
+
+/** Type of state_w1 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slchost_state4 : RO; bitpos: [7:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_state4:8;
+        /** slchost_state5 : RO; bitpos: [15:8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_state5:8;
+        /** slchost_state6 : RO; bitpos: [23:16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_state6:8;
+        /** slchost_state7 : RO; bitpos: [31:24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_state7:8;
+    };
+    uint32_t val;
+} slchost_state_w1_reg_t;
+
+/** Type of conf_w0 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slchost_conf0 : R/W; bitpos: [7:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf0:8;
+        /** slchost_conf1 : R/W; bitpos: [15:8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf1:8;
+        /** slchost_conf2 : R/W; bitpos: [23:16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf2:8;
+        /** slchost_conf3 : R/W; bitpos: [31:24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf3:8;
+    };
+    uint32_t val;
+} slchost_conf_w0_reg_t;
+
+/** Type of conf_w1 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slchost_conf4 : R/W; bitpos: [7:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf4:8;
+        /** slchost_conf5 : R/W; bitpos: [15:8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf5:8;
+        /** slchost_conf6 : R/W; bitpos: [23:16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf6:8;
+        /** slchost_conf7 : R/W; bitpos: [31:24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf7:8;
+    };
+    uint32_t val;
+} slchost_conf_w1_reg_t;
+
+/** Type of conf_w2 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slchost_conf8 : R/W; bitpos: [7:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf8:8;
+        /** slchost_conf9 : R/W; bitpos: [15:8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf9:8;
+        /** slchost_conf10 : R/W; bitpos: [23:16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf10:8;
+        /** slchost_conf11 : R/W; bitpos: [31:24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf11:8;
+    };
+    uint32_t val;
+} slchost_conf_w2_reg_t;
+
+/** Type of conf_w3 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slchost_conf12 : R/W; bitpos: [7:0]; default: 192;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf12:8;
+        /** slchost_conf13 : R/W; bitpos: [15:8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf13:8;
+        /** slchost_conf14 : R/W; bitpos: [23:16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf14:8;
+        /** slchost_conf15 : R/W; bitpos: [31:24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf15:8;
+    };
+    uint32_t val;
+} slchost_conf_w3_reg_t;
+
+/** Type of conf_w4 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slchost_conf16 : R/W; bitpos: [7:0]; default: 255;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf16:8;
+        /** slchost_conf17 : R/W; bitpos: [15:8]; default: 1;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf17:8;
+        /** slchost_conf18 : R/W; bitpos: [23:16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf18:8;
+        /** slchost_conf19 : R/W; bitpos: [31:24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf19:8;
+    };
+    uint32_t val;
+} slchost_conf_w4_reg_t;
+
+/** Type of conf_w5 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slchost_conf20 : R/W; bitpos: [7:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf20:8;
+        /** slchost_conf21 : R/W; bitpos: [15:8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf21:8;
+        /** slchost_conf22 : R/W; bitpos: [23:16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf22:8;
+        /** slchost_conf23 : R/W; bitpos: [31:24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf23:8;
+    };
+    uint32_t val;
+} slchost_conf_w5_reg_t;
+
+/** Type of win_cmd register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slchost_win_cmd : R/W; bitpos: [15:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_win_cmd:16;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} slchost_win_cmd_reg_t;
+
+/** Type of conf_w6 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slchost_conf24 : R/W; bitpos: [7:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf24:8;
+        /** slchost_conf25 : R/W; bitpos: [15:8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf25:8;
+        /** slchost_conf26 : R/W; bitpos: [23:16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf26:8;
+        /** slchost_conf27 : R/W; bitpos: [31:24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf27:8;
+    };
+    uint32_t val;
+} slchost_conf_w6_reg_t;
+
+/** Type of conf_w7 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slchost_conf28 : R/W; bitpos: [7:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf28:8;
+        /** slchost_conf29 : R/W; bitpos: [15:8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf29:8;
+        /** slchost_conf30 : R/W; bitpos: [23:16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf30:8;
+        /** slchost_conf31 : R/W; bitpos: [31:24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf31:8;
+    };
+    uint32_t val;
+} slchost_conf_w7_reg_t;
+
+/** Type of pkt_len0 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** hostslchost_slc0_len0 : RO; bitpos: [19:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t hostslchost_slc0_len0:20;
+        /** hostslchost_slc0_len0_check : RO; bitpos: [31:20]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t hostslchost_slc0_len0_check:12;
+    };
+    uint32_t val;
+} slchost_pkt_len0_reg_t;
+
+/** Type of pkt_len1 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** hostslchost_slc0_len1 : RO; bitpos: [19:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t hostslchost_slc0_len1:20;
+        /** hostslchost_slc0_len1_check : RO; bitpos: [31:20]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t hostslchost_slc0_len1_check:12;
+    };
+    uint32_t val;
+} slchost_pkt_len1_reg_t;
+
+/** Type of pkt_len2 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** hostslchost_slc0_len2 : RO; bitpos: [19:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t hostslchost_slc0_len2:20;
+        /** hostslchost_slc0_len2_check : RO; bitpos: [31:20]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t hostslchost_slc0_len2_check:12;
+    };
+    uint32_t val;
+} slchost_pkt_len2_reg_t;
+
+/** Type of conf_w8 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slchost_conf32 : R/W; bitpos: [7:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf32:8;
+        /** slchost_conf33 : R/W; bitpos: [15:8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf33:8;
+        /** slchost_conf34 : R/W; bitpos: [23:16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf34:8;
+        /** slchost_conf35 : R/W; bitpos: [31:24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf35:8;
+    };
+    uint32_t val;
+} slchost_conf_w8_reg_t;
+
+/** Type of conf_w9 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slchost_conf36 : R/W; bitpos: [7:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf36:8;
+        /** slchost_conf37 : R/W; bitpos: [15:8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf37:8;
+        /** slchost_conf38 : R/W; bitpos: [23:16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf38:8;
+        /** slchost_conf39 : R/W; bitpos: [31:24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf39:8;
+    };
+    uint32_t val;
+} slchost_conf_w9_reg_t;
+
+/** Type of conf_w10 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slchost_conf40 : R/W; bitpos: [7:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf40:8;
+        /** slchost_conf41 : R/W; bitpos: [15:8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf41:8;
+        /** slchost_conf42 : R/W; bitpos: [23:16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf42:8;
+        /** slchost_conf43 : R/W; bitpos: [31:24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf43:8;
+    };
+    uint32_t val;
+} slchost_conf_w10_reg_t;
+
+/** Type of conf_w11 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slchost_conf44 : R/W; bitpos: [7:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf44:8;
+        /** slchost_conf45 : R/W; bitpos: [15:8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf45:8;
+        /** slchost_conf46 : R/W; bitpos: [23:16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf46:8;
+        /** slchost_conf47 : R/W; bitpos: [31:24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf47:8;
+    };
+    uint32_t val;
+} slchost_conf_w11_reg_t;
+
+/** Type of conf_w12 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slchost_conf48 : R/W; bitpos: [7:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf48:8;
+        /** slchost_conf49 : R/W; bitpos: [15:8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf49:8;
+        /** slchost_conf50 : R/W; bitpos: [23:16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf50:8;
+        /** slchost_conf51 : R/W; bitpos: [31:24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf51:8;
+    };
+    uint32_t val;
+} slchost_conf_w12_reg_t;
+
+/** Type of conf_w13 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slchost_conf52 : R/W; bitpos: [7:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf52:8;
+        /** slchost_conf53 : R/W; bitpos: [15:8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf53:8;
+        /** slchost_conf54 : R/W; bitpos: [23:16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf54:8;
+        /** slchost_conf55 : R/W; bitpos: [31:24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf55:8;
+    };
+    uint32_t val;
+} slchost_conf_w13_reg_t;
+
+/** Type of conf_w14 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slchost_conf56 : R/W; bitpos: [7:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf56:8;
+        /** slchost_conf57 : R/W; bitpos: [15:8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf57:8;
+        /** slchost_conf58 : R/W; bitpos: [23:16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf58:8;
+        /** slchost_conf59 : R/W; bitpos: [31:24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf59:8;
+    };
+    uint32_t val;
+} slchost_conf_w14_reg_t;
+
+/** Type of conf_w15 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slchost_conf60 : R/W; bitpos: [7:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf60:8;
+        /** slchost_conf61 : R/W; bitpos: [15:8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf61:8;
+        /** slchost_conf62 : R/W; bitpos: [23:16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf62:8;
+        /** slchost_conf63 : R/W; bitpos: [31:24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_conf63:8;
+    };
+    uint32_t val;
+} slchost_conf_w15_reg_t;
+
+/** Type of check_sum0 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slchost_check_sum0 : RO; bitpos: [31:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slchost_check_sum0:32;
+    };
+    uint32_t val;
+} slchost_check_sum0_reg_t;
+
+/** Type of check_sum1 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slchost_check_sum1 : RO; bitpos: [31:0]; default: 319;
+         *  *******Description***********
+         */
+        uint32_t slchost_check_sum1:32;
+    };
+    uint32_t val;
+} slchost_check_sum1_reg_t;
+
+/** Type of slc1host_token_rdata register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slc1_token0 : RO; bitpos: [11:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_token0:12;
+        /** slc1_rx_pf_valid : RO; bitpos: [12]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_rx_pf_valid:1;
+        uint32_t reserved_13:3;
+        /** hostslchost_slc1_token1 : RO; bitpos: [27:16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t hostslchost_slc1_token1:12;
+        /** slc1_rx_pf_eof : RO; bitpos: [31:28]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_rx_pf_eof:4;
+    };
+    uint32_t val;
+} slchost_slc1host_token_rdata_reg_t;
+
+/** Type of slc0host_token_wdata register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slc0host_token0_wd : R/W; bitpos: [11:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0host_token0_wd:12;
+        uint32_t reserved_12:4;
+        /** slc0host_token1_wd : R/W; bitpos: [27:16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0host_token1_wd:12;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} slchost_slc0host_token_wdata_reg_t;
+
+/** Type of slc1host_token_wdata register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slc1host_token0_wd : R/W; bitpos: [11:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1host_token0_wd:12;
+        uint32_t reserved_12:4;
+        /** slc1host_token1_wd : R/W; bitpos: [27:16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1host_token1_wd:12;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} slchost_slc1host_token_wdata_reg_t;
+
+/** Type of token_con register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slc0host_token0_dec : WT; bitpos: [0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0host_token0_dec:1;
+        /** slc0host_token1_dec : WT; bitpos: [1]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0host_token1_dec:1;
+        /** slc0host_token0_wr : WT; bitpos: [2]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0host_token0_wr:1;
+        /** slc0host_token1_wr : WT; bitpos: [3]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0host_token1_wr:1;
+        /** slc1host_token0_dec : WT; bitpos: [4]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1host_token0_dec:1;
+        /** slc1host_token1_dec : WT; bitpos: [5]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1host_token1_dec:1;
+        /** slc1host_token0_wr : WT; bitpos: [6]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1host_token0_wr:1;
+        /** slc1host_token1_wr : WT; bitpos: [7]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1host_token1_wr:1;
+        /** slc0host_len_wr : WT; bitpos: [8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0host_len_wr:1;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} slchost_token_con_reg_t;
+
+/** Type of slc0host_int_clr register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slc0_tohost_bit0_int_clr : WT; bitpos: [0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit0_int_clr:1;
+        /** slc0_tohost_bit1_int_clr : WT; bitpos: [1]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit1_int_clr:1;
+        /** slc0_tohost_bit2_int_clr : WT; bitpos: [2]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit2_int_clr:1;
+        /** slc0_tohost_bit3_int_clr : WT; bitpos: [3]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit3_int_clr:1;
+        /** slc0_tohost_bit4_int_clr : WT; bitpos: [4]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit4_int_clr:1;
+        /** slc0_tohost_bit5_int_clr : WT; bitpos: [5]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit5_int_clr:1;
+        /** slc0_tohost_bit6_int_clr : WT; bitpos: [6]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit6_int_clr:1;
+        /** slc0_tohost_bit7_int_clr : WT; bitpos: [7]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit7_int_clr:1;
+        /** slc0_token0_1to0_int_clr : WT; bitpos: [8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_token0_1to0_int_clr:1;
+        /** slc0_token1_1to0_int_clr : WT; bitpos: [9]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_token1_1to0_int_clr:1;
+        /** slc0_token0_0to1_int_clr : WT; bitpos: [10]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_token0_0to1_int_clr:1;
+        /** slc0_token1_0to1_int_clr : WT; bitpos: [11]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_token1_0to1_int_clr:1;
+        /** slc0host_rx_sof_int_clr : WT; bitpos: [12]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0host_rx_sof_int_clr:1;
+        /** slc0host_rx_eof_int_clr : WT; bitpos: [13]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0host_rx_eof_int_clr:1;
+        /** slc0host_rx_start_int_clr : WT; bitpos: [14]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0host_rx_start_int_clr:1;
+        /** slc0host_tx_start_int_clr : WT; bitpos: [15]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0host_tx_start_int_clr:1;
+        /** slc0_rx_udf_int_clr : WT; bitpos: [16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_rx_udf_int_clr:1;
+        /** slc0_tx_ovf_int_clr : WT; bitpos: [17]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tx_ovf_int_clr:1;
+        /** slc0_rx_pf_valid_int_clr : WT; bitpos: [18]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_rx_pf_valid_int_clr:1;
+        /** slc0_ext_bit0_int_clr : WT; bitpos: [19]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_ext_bit0_int_clr:1;
+        /** slc0_ext_bit1_int_clr : WT; bitpos: [20]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_ext_bit1_int_clr:1;
+        /** slc0_ext_bit2_int_clr : WT; bitpos: [21]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_ext_bit2_int_clr:1;
+        /** slc0_ext_bit3_int_clr : WT; bitpos: [22]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_ext_bit3_int_clr:1;
+        /** slc0_rx_new_packet_int_clr : WT; bitpos: [23]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_rx_new_packet_int_clr:1;
+        /** slc0_host_rd_retry_int_clr : WT; bitpos: [24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_host_rd_retry_int_clr:1;
+        /** gpio_sdio_int_clr : WT; bitpos: [25]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t gpio_sdio_int_clr:1;
+        uint32_t reserved_26:6;
+    };
+    uint32_t val;
+} slchost_slc0host_int_clr_reg_t;
+
+/** Type of slc1host_int_clr register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slc1_tohost_bit0_int_clr : WT; bitpos: [0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit0_int_clr:1;
+        /** slc1_tohost_bit1_int_clr : WT; bitpos: [1]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit1_int_clr:1;
+        /** slc1_tohost_bit2_int_clr : WT; bitpos: [2]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit2_int_clr:1;
+        /** slc1_tohost_bit3_int_clr : WT; bitpos: [3]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit3_int_clr:1;
+        /** slc1_tohost_bit4_int_clr : WT; bitpos: [4]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit4_int_clr:1;
+        /** slc1_tohost_bit5_int_clr : WT; bitpos: [5]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit5_int_clr:1;
+        /** slc1_tohost_bit6_int_clr : WT; bitpos: [6]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit6_int_clr:1;
+        /** slc1_tohost_bit7_int_clr : WT; bitpos: [7]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit7_int_clr:1;
+        /** slc1_token0_1to0_int_clr : WT; bitpos: [8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_token0_1to0_int_clr:1;
+        /** slc1_token1_1to0_int_clr : WT; bitpos: [9]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_token1_1to0_int_clr:1;
+        /** slc1_token0_0to1_int_clr : WT; bitpos: [10]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_token0_0to1_int_clr:1;
+        /** slc1_token1_0to1_int_clr : WT; bitpos: [11]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_token1_0to1_int_clr:1;
+        /** slc1host_rx_sof_int_clr : WT; bitpos: [12]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1host_rx_sof_int_clr:1;
+        /** slc1host_rx_eof_int_clr : WT; bitpos: [13]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1host_rx_eof_int_clr:1;
+        /** slc1host_rx_start_int_clr : WT; bitpos: [14]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1host_rx_start_int_clr:1;
+        /** slc1host_tx_start_int_clr : WT; bitpos: [15]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1host_tx_start_int_clr:1;
+        /** slc1_rx_udf_int_clr : WT; bitpos: [16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_rx_udf_int_clr:1;
+        /** slc1_tx_ovf_int_clr : WT; bitpos: [17]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tx_ovf_int_clr:1;
+        /** slc1_rx_pf_valid_int_clr : WT; bitpos: [18]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_rx_pf_valid_int_clr:1;
+        /** slc1_ext_bit0_int_clr : WT; bitpos: [19]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_ext_bit0_int_clr:1;
+        /** slc1_ext_bit1_int_clr : WT; bitpos: [20]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_ext_bit1_int_clr:1;
+        /** slc1_ext_bit2_int_clr : WT; bitpos: [21]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_ext_bit2_int_clr:1;
+        /** slc1_ext_bit3_int_clr : WT; bitpos: [22]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_ext_bit3_int_clr:1;
+        /** slc1_wifi_rx_new_packet_int_clr : WT; bitpos: [23]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_wifi_rx_new_packet_int_clr:1;
+        /** slc1_host_rd_retry_int_clr : WT; bitpos: [24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_host_rd_retry_int_clr:1;
+        /** slc1_bt_rx_new_packet_int_clr : WT; bitpos: [25]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_bt_rx_new_packet_int_clr:1;
+        uint32_t reserved_26:6;
+    };
+    uint32_t val;
+} slchost_slc1host_int_clr_reg_t;
+
+/** Type of slc0host_func1_int_ena register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** fn1_slc0_tohost_bit0_int_ena : R/W; bitpos: [0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc0_tohost_bit0_int_ena:1;
+        /** fn1_slc0_tohost_bit1_int_ena : R/W; bitpos: [1]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc0_tohost_bit1_int_ena:1;
+        /** fn1_slc0_tohost_bit2_int_ena : R/W; bitpos: [2]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc0_tohost_bit2_int_ena:1;
+        /** fn1_slc0_tohost_bit3_int_ena : R/W; bitpos: [3]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc0_tohost_bit3_int_ena:1;
+        /** fn1_slc0_tohost_bit4_int_ena : R/W; bitpos: [4]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc0_tohost_bit4_int_ena:1;
+        /** fn1_slc0_tohost_bit5_int_ena : R/W; bitpos: [5]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc0_tohost_bit5_int_ena:1;
+        /** fn1_slc0_tohost_bit6_int_ena : R/W; bitpos: [6]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc0_tohost_bit6_int_ena:1;
+        /** fn1_slc0_tohost_bit7_int_ena : R/W; bitpos: [7]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc0_tohost_bit7_int_ena:1;
+        /** fn1_slc0_token0_1to0_int_ena : R/W; bitpos: [8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc0_token0_1to0_int_ena:1;
+        /** fn1_slc0_token1_1to0_int_ena : R/W; bitpos: [9]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc0_token1_1to0_int_ena:1;
+        /** fn1_slc0_token0_0to1_int_ena : R/W; bitpos: [10]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc0_token0_0to1_int_ena:1;
+        /** fn1_slc0_token1_0to1_int_ena : R/W; bitpos: [11]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc0_token1_0to1_int_ena:1;
+        /** fn1_slc0host_rx_sof_int_ena : R/W; bitpos: [12]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc0host_rx_sof_int_ena:1;
+        /** fn1_slc0host_rx_eof_int_ena : R/W; bitpos: [13]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc0host_rx_eof_int_ena:1;
+        /** fn1_slc0host_rx_start_int_ena : R/W; bitpos: [14]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc0host_rx_start_int_ena:1;
+        /** fn1_slc0host_tx_start_int_ena : R/W; bitpos: [15]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc0host_tx_start_int_ena:1;
+        /** fn1_slc0_rx_udf_int_ena : R/W; bitpos: [16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc0_rx_udf_int_ena:1;
+        /** fn1_slc0_tx_ovf_int_ena : R/W; bitpos: [17]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc0_tx_ovf_int_ena:1;
+        /** fn1_slc0_rx_pf_valid_int_ena : R/W; bitpos: [18]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc0_rx_pf_valid_int_ena:1;
+        /** fn1_slc0_ext_bit0_int_ena : R/W; bitpos: [19]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc0_ext_bit0_int_ena:1;
+        /** fn1_slc0_ext_bit1_int_ena : R/W; bitpos: [20]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc0_ext_bit1_int_ena:1;
+        /** fn1_slc0_ext_bit2_int_ena : R/W; bitpos: [21]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc0_ext_bit2_int_ena:1;
+        /** fn1_slc0_ext_bit3_int_ena : R/W; bitpos: [22]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc0_ext_bit3_int_ena:1;
+        /** fn1_slc0_rx_new_packet_int_ena : R/W; bitpos: [23]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc0_rx_new_packet_int_ena:1;
+        /** fn1_slc0_host_rd_retry_int_ena : R/W; bitpos: [24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc0_host_rd_retry_int_ena:1;
+        /** fn1_gpio_sdio_int_ena : R/W; bitpos: [25]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_gpio_sdio_int_ena:1;
+        uint32_t reserved_26:6;
+    };
+    uint32_t val;
+} slchost_slc0host_func1_int_ena_reg_t;
+
+/** Type of slc1host_func1_int_ena register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** fn1_slc1_tohost_bit0_int_ena : R/W; bitpos: [0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc1_tohost_bit0_int_ena:1;
+        /** fn1_slc1_tohost_bit1_int_ena : R/W; bitpos: [1]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc1_tohost_bit1_int_ena:1;
+        /** fn1_slc1_tohost_bit2_int_ena : R/W; bitpos: [2]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc1_tohost_bit2_int_ena:1;
+        /** fn1_slc1_tohost_bit3_int_ena : R/W; bitpos: [3]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc1_tohost_bit3_int_ena:1;
+        /** fn1_slc1_tohost_bit4_int_ena : R/W; bitpos: [4]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc1_tohost_bit4_int_ena:1;
+        /** fn1_slc1_tohost_bit5_int_ena : R/W; bitpos: [5]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc1_tohost_bit5_int_ena:1;
+        /** fn1_slc1_tohost_bit6_int_ena : R/W; bitpos: [6]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc1_tohost_bit6_int_ena:1;
+        /** fn1_slc1_tohost_bit7_int_ena : R/W; bitpos: [7]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc1_tohost_bit7_int_ena:1;
+        /** fn1_slc1_token0_1to0_int_ena : R/W; bitpos: [8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc1_token0_1to0_int_ena:1;
+        /** fn1_slc1_token1_1to0_int_ena : R/W; bitpos: [9]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc1_token1_1to0_int_ena:1;
+        /** fn1_slc1_token0_0to1_int_ena : R/W; bitpos: [10]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc1_token0_0to1_int_ena:1;
+        /** fn1_slc1_token1_0to1_int_ena : R/W; bitpos: [11]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc1_token1_0to1_int_ena:1;
+        /** fn1_slc1host_rx_sof_int_ena : R/W; bitpos: [12]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc1host_rx_sof_int_ena:1;
+        /** fn1_slc1host_rx_eof_int_ena : R/W; bitpos: [13]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc1host_rx_eof_int_ena:1;
+        /** fn1_slc1host_rx_start_int_ena : R/W; bitpos: [14]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc1host_rx_start_int_ena:1;
+        /** fn1_slc1host_tx_start_int_ena : R/W; bitpos: [15]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc1host_tx_start_int_ena:1;
+        /** fn1_slc1_rx_udf_int_ena : R/W; bitpos: [16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc1_rx_udf_int_ena:1;
+        /** fn1_slc1_tx_ovf_int_ena : R/W; bitpos: [17]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc1_tx_ovf_int_ena:1;
+        /** fn1_slc1_rx_pf_valid_int_ena : R/W; bitpos: [18]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc1_rx_pf_valid_int_ena:1;
+        /** fn1_slc1_ext_bit0_int_ena : R/W; bitpos: [19]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc1_ext_bit0_int_ena:1;
+        /** fn1_slc1_ext_bit1_int_ena : R/W; bitpos: [20]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc1_ext_bit1_int_ena:1;
+        /** fn1_slc1_ext_bit2_int_ena : R/W; bitpos: [21]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc1_ext_bit2_int_ena:1;
+        /** fn1_slc1_ext_bit3_int_ena : R/W; bitpos: [22]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc1_ext_bit3_int_ena:1;
+        /** fn1_slc1_wifi_rx_new_packet_int_ena : R/W; bitpos: [23]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc1_wifi_rx_new_packet_int_ena:1;
+        /** fn1_slc1_host_rd_retry_int_ena : R/W; bitpos: [24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc1_host_rd_retry_int_ena:1;
+        /** fn1_slc1_bt_rx_new_packet_int_ena : R/W; bitpos: [25]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn1_slc1_bt_rx_new_packet_int_ena:1;
+        uint32_t reserved_26:6;
+    };
+    uint32_t val;
+} slchost_slc1host_func1_int_ena_reg_t;
+
+/** Type of slc0host_func2_int_ena register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** fn2_slc0_tohost_bit0_int_ena : R/W; bitpos: [0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc0_tohost_bit0_int_ena:1;
+        /** fn2_slc0_tohost_bit1_int_ena : R/W; bitpos: [1]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc0_tohost_bit1_int_ena:1;
+        /** fn2_slc0_tohost_bit2_int_ena : R/W; bitpos: [2]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc0_tohost_bit2_int_ena:1;
+        /** fn2_slc0_tohost_bit3_int_ena : R/W; bitpos: [3]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc0_tohost_bit3_int_ena:1;
+        /** fn2_slc0_tohost_bit4_int_ena : R/W; bitpos: [4]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc0_tohost_bit4_int_ena:1;
+        /** fn2_slc0_tohost_bit5_int_ena : R/W; bitpos: [5]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc0_tohost_bit5_int_ena:1;
+        /** fn2_slc0_tohost_bit6_int_ena : R/W; bitpos: [6]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc0_tohost_bit6_int_ena:1;
+        /** fn2_slc0_tohost_bit7_int_ena : R/W; bitpos: [7]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc0_tohost_bit7_int_ena:1;
+        /** fn2_slc0_token0_1to0_int_ena : R/W; bitpos: [8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc0_token0_1to0_int_ena:1;
+        /** fn2_slc0_token1_1to0_int_ena : R/W; bitpos: [9]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc0_token1_1to0_int_ena:1;
+        /** fn2_slc0_token0_0to1_int_ena : R/W; bitpos: [10]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc0_token0_0to1_int_ena:1;
+        /** fn2_slc0_token1_0to1_int_ena : R/W; bitpos: [11]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc0_token1_0to1_int_ena:1;
+        /** fn2_slc0host_rx_sof_int_ena : R/W; bitpos: [12]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc0host_rx_sof_int_ena:1;
+        /** fn2_slc0host_rx_eof_int_ena : R/W; bitpos: [13]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc0host_rx_eof_int_ena:1;
+        /** fn2_slc0host_rx_start_int_ena : R/W; bitpos: [14]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc0host_rx_start_int_ena:1;
+        /** fn2_slc0host_tx_start_int_ena : R/W; bitpos: [15]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc0host_tx_start_int_ena:1;
+        /** fn2_slc0_rx_udf_int_ena : R/W; bitpos: [16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc0_rx_udf_int_ena:1;
+        /** fn2_slc0_tx_ovf_int_ena : R/W; bitpos: [17]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc0_tx_ovf_int_ena:1;
+        /** fn2_slc0_rx_pf_valid_int_ena : R/W; bitpos: [18]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc0_rx_pf_valid_int_ena:1;
+        /** fn2_slc0_ext_bit0_int_ena : R/W; bitpos: [19]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc0_ext_bit0_int_ena:1;
+        /** fn2_slc0_ext_bit1_int_ena : R/W; bitpos: [20]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc0_ext_bit1_int_ena:1;
+        /** fn2_slc0_ext_bit2_int_ena : R/W; bitpos: [21]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc0_ext_bit2_int_ena:1;
+        /** fn2_slc0_ext_bit3_int_ena : R/W; bitpos: [22]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc0_ext_bit3_int_ena:1;
+        /** fn2_slc0_rx_new_packet_int_ena : R/W; bitpos: [23]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc0_rx_new_packet_int_ena:1;
+        /** fn2_slc0_host_rd_retry_int_ena : R/W; bitpos: [24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc0_host_rd_retry_int_ena:1;
+        /** fn2_gpio_sdio_int_ena : R/W; bitpos: [25]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_gpio_sdio_int_ena:1;
+        uint32_t reserved_26:6;
+    };
+    uint32_t val;
+} slchost_slc0host_func2_int_ena_reg_t;
+
+/** Type of slc1host_func2_int_ena register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** fn2_slc1_tohost_bit0_int_ena : R/W; bitpos: [0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc1_tohost_bit0_int_ena:1;
+        /** fn2_slc1_tohost_bit1_int_ena : R/W; bitpos: [1]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc1_tohost_bit1_int_ena:1;
+        /** fn2_slc1_tohost_bit2_int_ena : R/W; bitpos: [2]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc1_tohost_bit2_int_ena:1;
+        /** fn2_slc1_tohost_bit3_int_ena : R/W; bitpos: [3]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc1_tohost_bit3_int_ena:1;
+        /** fn2_slc1_tohost_bit4_int_ena : R/W; bitpos: [4]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc1_tohost_bit4_int_ena:1;
+        /** fn2_slc1_tohost_bit5_int_ena : R/W; bitpos: [5]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc1_tohost_bit5_int_ena:1;
+        /** fn2_slc1_tohost_bit6_int_ena : R/W; bitpos: [6]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc1_tohost_bit6_int_ena:1;
+        /** fn2_slc1_tohost_bit7_int_ena : R/W; bitpos: [7]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc1_tohost_bit7_int_ena:1;
+        /** fn2_slc1_token0_1to0_int_ena : R/W; bitpos: [8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc1_token0_1to0_int_ena:1;
+        /** fn2_slc1_token1_1to0_int_ena : R/W; bitpos: [9]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc1_token1_1to0_int_ena:1;
+        /** fn2_slc1_token0_0to1_int_ena : R/W; bitpos: [10]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc1_token0_0to1_int_ena:1;
+        /** fn2_slc1_token1_0to1_int_ena : R/W; bitpos: [11]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc1_token1_0to1_int_ena:1;
+        /** fn2_slc1host_rx_sof_int_ena : R/W; bitpos: [12]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc1host_rx_sof_int_ena:1;
+        /** fn2_slc1host_rx_eof_int_ena : R/W; bitpos: [13]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc1host_rx_eof_int_ena:1;
+        /** fn2_slc1host_rx_start_int_ena : R/W; bitpos: [14]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc1host_rx_start_int_ena:1;
+        /** fn2_slc1host_tx_start_int_ena : R/W; bitpos: [15]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc1host_tx_start_int_ena:1;
+        /** fn2_slc1_rx_udf_int_ena : R/W; bitpos: [16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc1_rx_udf_int_ena:1;
+        /** fn2_slc1_tx_ovf_int_ena : R/W; bitpos: [17]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc1_tx_ovf_int_ena:1;
+        /** fn2_slc1_rx_pf_valid_int_ena : R/W; bitpos: [18]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc1_rx_pf_valid_int_ena:1;
+        /** fn2_slc1_ext_bit0_int_ena : R/W; bitpos: [19]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc1_ext_bit0_int_ena:1;
+        /** fn2_slc1_ext_bit1_int_ena : R/W; bitpos: [20]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc1_ext_bit1_int_ena:1;
+        /** fn2_slc1_ext_bit2_int_ena : R/W; bitpos: [21]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc1_ext_bit2_int_ena:1;
+        /** fn2_slc1_ext_bit3_int_ena : R/W; bitpos: [22]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc1_ext_bit3_int_ena:1;
+        /** fn2_slc1_wifi_rx_new_packet_int_ena : R/W; bitpos: [23]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc1_wifi_rx_new_packet_int_ena:1;
+        /** fn2_slc1_host_rd_retry_int_ena : R/W; bitpos: [24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc1_host_rd_retry_int_ena:1;
+        /** fn2_slc1_bt_rx_new_packet_int_ena : R/W; bitpos: [25]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t fn2_slc1_bt_rx_new_packet_int_ena:1;
+        uint32_t reserved_26:6;
+    };
+    uint32_t val;
+} slchost_slc1host_func2_int_ena_reg_t;
+
+/** Type of slc0host_int_ena register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slc0_tohost_bit0_int_ena : R/W; bitpos: [0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit0_int_ena:1;
+        /** slc0_tohost_bit1_int_ena : R/W; bitpos: [1]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit1_int_ena:1;
+        /** slc0_tohost_bit2_int_ena : R/W; bitpos: [2]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit2_int_ena:1;
+        /** slc0_tohost_bit3_int_ena : R/W; bitpos: [3]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit3_int_ena:1;
+        /** slc0_tohost_bit4_int_ena : R/W; bitpos: [4]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit4_int_ena:1;
+        /** slc0_tohost_bit5_int_ena : R/W; bitpos: [5]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit5_int_ena:1;
+        /** slc0_tohost_bit6_int_ena : R/W; bitpos: [6]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit6_int_ena:1;
+        /** slc0_tohost_bit7_int_ena : R/W; bitpos: [7]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit7_int_ena:1;
+        /** slc0_token0_1to0_int_ena : R/W; bitpos: [8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_token0_1to0_int_ena:1;
+        /** slc0_token1_1to0_int_ena : R/W; bitpos: [9]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_token1_1to0_int_ena:1;
+        /** slc0_token0_0to1_int_ena : R/W; bitpos: [10]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_token0_0to1_int_ena:1;
+        /** slc0_token1_0to1_int_ena : R/W; bitpos: [11]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_token1_0to1_int_ena:1;
+        /** slc0host_rx_sof_int_ena : R/W; bitpos: [12]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0host_rx_sof_int_ena:1;
+        /** slc0host_rx_eof_int_ena : R/W; bitpos: [13]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0host_rx_eof_int_ena:1;
+        /** slc0host_rx_start_int_ena : R/W; bitpos: [14]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0host_rx_start_int_ena:1;
+        /** slc0host_tx_start_int_ena : R/W; bitpos: [15]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0host_tx_start_int_ena:1;
+        /** slc0_rx_udf_int_ena : R/W; bitpos: [16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_rx_udf_int_ena:1;
+        /** slc0_tx_ovf_int_ena : R/W; bitpos: [17]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tx_ovf_int_ena:1;
+        /** slc0_rx_pf_valid_int_ena : R/W; bitpos: [18]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_rx_pf_valid_int_ena:1;
+        /** slc0_ext_bit0_int_ena : R/W; bitpos: [19]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_ext_bit0_int_ena:1;
+        /** slc0_ext_bit1_int_ena : R/W; bitpos: [20]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_ext_bit1_int_ena:1;
+        /** slc0_ext_bit2_int_ena : R/W; bitpos: [21]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_ext_bit2_int_ena:1;
+        /** slc0_ext_bit3_int_ena : R/W; bitpos: [22]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_ext_bit3_int_ena:1;
+        /** slc0_rx_new_packet_int_ena : R/W; bitpos: [23]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_rx_new_packet_int_ena:1;
+        /** slc0_host_rd_retry_int_ena : R/W; bitpos: [24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_host_rd_retry_int_ena:1;
+        /** gpio_sdio_int_ena : R/W; bitpos: [25]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t gpio_sdio_int_ena:1;
+        uint32_t reserved_26:6;
+    };
+    uint32_t val;
+} slchost_slc0host_int_ena_reg_t;
+
+/** Type of slc1host_int_ena register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slc1_tohost_bit0_int_ena : R/W; bitpos: [0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit0_int_ena:1;
+        /** slc1_tohost_bit1_int_ena : R/W; bitpos: [1]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit1_int_ena:1;
+        /** slc1_tohost_bit2_int_ena : R/W; bitpos: [2]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit2_int_ena:1;
+        /** slc1_tohost_bit3_int_ena : R/W; bitpos: [3]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit3_int_ena:1;
+        /** slc1_tohost_bit4_int_ena : R/W; bitpos: [4]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit4_int_ena:1;
+        /** slc1_tohost_bit5_int_ena : R/W; bitpos: [5]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit5_int_ena:1;
+        /** slc1_tohost_bit6_int_ena : R/W; bitpos: [6]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit6_int_ena:1;
+        /** slc1_tohost_bit7_int_ena : R/W; bitpos: [7]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit7_int_ena:1;
+        /** slc1_token0_1to0_int_ena : R/W; bitpos: [8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_token0_1to0_int_ena:1;
+        /** slc1_token1_1to0_int_ena : R/W; bitpos: [9]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_token1_1to0_int_ena:1;
+        /** slc1_token0_0to1_int_ena : R/W; bitpos: [10]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_token0_0to1_int_ena:1;
+        /** slc1_token1_0to1_int_ena : R/W; bitpos: [11]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_token1_0to1_int_ena:1;
+        /** slc1host_rx_sof_int_ena : R/W; bitpos: [12]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1host_rx_sof_int_ena:1;
+        /** slc1host_rx_eof_int_ena : R/W; bitpos: [13]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1host_rx_eof_int_ena:1;
+        /** slc1host_rx_start_int_ena : R/W; bitpos: [14]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1host_rx_start_int_ena:1;
+        /** slc1host_tx_start_int_ena : R/W; bitpos: [15]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1host_tx_start_int_ena:1;
+        /** slc1_rx_udf_int_ena : R/W; bitpos: [16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_rx_udf_int_ena:1;
+        /** slc1_tx_ovf_int_ena : R/W; bitpos: [17]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tx_ovf_int_ena:1;
+        /** slc1_rx_pf_valid_int_ena : R/W; bitpos: [18]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_rx_pf_valid_int_ena:1;
+        /** slc1_ext_bit0_int_ena : R/W; bitpos: [19]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_ext_bit0_int_ena:1;
+        /** slc1_ext_bit1_int_ena : R/W; bitpos: [20]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_ext_bit1_int_ena:1;
+        /** slc1_ext_bit2_int_ena : R/W; bitpos: [21]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_ext_bit2_int_ena:1;
+        /** slc1_ext_bit3_int_ena : R/W; bitpos: [22]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_ext_bit3_int_ena:1;
+        /** slc1_wifi_rx_new_packet_int_ena : R/W; bitpos: [23]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_wifi_rx_new_packet_int_ena:1;
+        /** slc1_host_rd_retry_int_ena : R/W; bitpos: [24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_host_rd_retry_int_ena:1;
+        /** slc1_bt_rx_new_packet_int_ena : R/W; bitpos: [25]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_bt_rx_new_packet_int_ena:1;
+        uint32_t reserved_26:6;
+    };
+    uint32_t val;
+} slchost_slc1host_int_ena_reg_t;
+
+/** Type of slc0host_rx_infor register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slc0host_rx_infor : R/W; bitpos: [19:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0host_rx_infor:20;
+        uint32_t reserved_20:12;
+    };
+    uint32_t val;
+} slchost_slc0host_rx_infor_reg_t;
+
+/** Type of slc1host_rx_infor register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slc1host_rx_infor : R/W; bitpos: [19:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1host_rx_infor:20;
+        uint32_t reserved_20:12;
+    };
+    uint32_t val;
+} slchost_slc1host_rx_infor_reg_t;
+
+/** Type of slc0host_len_wd register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slc0host_len_wd : R/W; bitpos: [31:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0host_len_wd:32;
+    };
+    uint32_t val;
+} slchost_slc0host_len_wd_reg_t;
+
+/** Type of slc_apbwin_wdata register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slc_apbwin_wdata : R/W; bitpos: [31:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc_apbwin_wdata:32;
+    };
+    uint32_t val;
+} slchost_slc_apbwin_wdata_reg_t;
+
+/** Type of slc_apbwin_conf register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slc_apbwin_addr : R/W; bitpos: [27:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc_apbwin_addr:28;
+        /** slc_apbwin_wr : R/W; bitpos: [28]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc_apbwin_wr:1;
+        /** slc_apbwin_start : R/W/SC; bitpos: [29]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc_apbwin_start:1;
+        uint32_t reserved_30:2;
+    };
+    uint32_t val;
+} slchost_slc_apbwin_conf_reg_t;
+
+/** Type of slc_apbwin_rdata register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slc_apbwin_rdata : RO; bitpos: [31:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc_apbwin_rdata:32;
+    };
+    uint32_t val;
+} slchost_slc_apbwin_rdata_reg_t;
+
+/** Type of rdclr0 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slchost_slc0_bit7_clraddr : R/W; bitpos: [8:0]; default: 68;
+         *  *******Description***********
+         */
+        uint32_t slchost_slc0_bit7_clraddr:9;
+        /** slchost_slc0_bit6_clraddr : R/W; bitpos: [17:9]; default: 480;
+         *  *******Description***********
+         */
+        uint32_t slchost_slc0_bit6_clraddr:9;
+        uint32_t reserved_18:14;
+    };
+    uint32_t val;
+} slchost_rdclr0_reg_t;
+
+/** Type of rdclr1 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slchost_slc1_bit7_clraddr : R/W; bitpos: [8:0]; default: 480;
+         *  *******Description***********
+         */
+        uint32_t slchost_slc1_bit7_clraddr:9;
+        /** slchost_slc1_bit6_clraddr : R/W; bitpos: [17:9]; default: 480;
+         *  *******Description***********
+         */
+        uint32_t slchost_slc1_bit6_clraddr:9;
+        uint32_t reserved_18:14;
+    };
+    uint32_t val;
+} slchost_rdclr1_reg_t;
+
+/** Type of slc0host_int_ena1 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slc0_tohost_bit0_int_ena1 : R/W; bitpos: [0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit0_int_ena1:1;
+        /** slc0_tohost_bit1_int_ena1 : R/W; bitpos: [1]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit1_int_ena1:1;
+        /** slc0_tohost_bit2_int_ena1 : R/W; bitpos: [2]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit2_int_ena1:1;
+        /** slc0_tohost_bit3_int_ena1 : R/W; bitpos: [3]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit3_int_ena1:1;
+        /** slc0_tohost_bit4_int_ena1 : R/W; bitpos: [4]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit4_int_ena1:1;
+        /** slc0_tohost_bit5_int_ena1 : R/W; bitpos: [5]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit5_int_ena1:1;
+        /** slc0_tohost_bit6_int_ena1 : R/W; bitpos: [6]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit6_int_ena1:1;
+        /** slc0_tohost_bit7_int_ena1 : R/W; bitpos: [7]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tohost_bit7_int_ena1:1;
+        /** slc0_token0_1to0_int_ena1 : R/W; bitpos: [8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_token0_1to0_int_ena1:1;
+        /** slc0_token1_1to0_int_ena1 : R/W; bitpos: [9]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_token1_1to0_int_ena1:1;
+        /** slc0_token0_0to1_int_ena1 : R/W; bitpos: [10]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_token0_0to1_int_ena1:1;
+        /** slc0_token1_0to1_int_ena1 : R/W; bitpos: [11]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_token1_0to1_int_ena1:1;
+        /** slc0host_rx_sof_int_ena1 : R/W; bitpos: [12]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0host_rx_sof_int_ena1:1;
+        /** slc0host_rx_eof_int_ena1 : R/W; bitpos: [13]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0host_rx_eof_int_ena1:1;
+        /** slc0host_rx_start_int_ena1 : R/W; bitpos: [14]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0host_rx_start_int_ena1:1;
+        /** slc0host_tx_start_int_ena1 : R/W; bitpos: [15]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0host_tx_start_int_ena1:1;
+        /** slc0_rx_udf_int_ena1 : R/W; bitpos: [16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_rx_udf_int_ena1:1;
+        /** slc0_tx_ovf_int_ena1 : R/W; bitpos: [17]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_tx_ovf_int_ena1:1;
+        /** slc0_rx_pf_valid_int_ena1 : R/W; bitpos: [18]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_rx_pf_valid_int_ena1:1;
+        /** slc0_ext_bit0_int_ena1 : R/W; bitpos: [19]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_ext_bit0_int_ena1:1;
+        /** slc0_ext_bit1_int_ena1 : R/W; bitpos: [20]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_ext_bit1_int_ena1:1;
+        /** slc0_ext_bit2_int_ena1 : R/W; bitpos: [21]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_ext_bit2_int_ena1:1;
+        /** slc0_ext_bit3_int_ena1 : R/W; bitpos: [22]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_ext_bit3_int_ena1:1;
+        /** slc0_rx_new_packet_int_ena1 : R/W; bitpos: [23]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_rx_new_packet_int_ena1:1;
+        /** slc0_host_rd_retry_int_ena1 : R/W; bitpos: [24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc0_host_rd_retry_int_ena1:1;
+        /** gpio_sdio_int_ena1 : R/W; bitpos: [25]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t gpio_sdio_int_ena1:1;
+        uint32_t reserved_26:6;
+    };
+    uint32_t val;
+} slchost_slc0host_int_ena1_reg_t;
+
+/** Type of slc1host_int_ena1 register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slc1_tohost_bit0_int_ena1 : R/W; bitpos: [0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit0_int_ena1:1;
+        /** slc1_tohost_bit1_int_ena1 : R/W; bitpos: [1]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit1_int_ena1:1;
+        /** slc1_tohost_bit2_int_ena1 : R/W; bitpos: [2]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit2_int_ena1:1;
+        /** slc1_tohost_bit3_int_ena1 : R/W; bitpos: [3]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit3_int_ena1:1;
+        /** slc1_tohost_bit4_int_ena1 : R/W; bitpos: [4]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit4_int_ena1:1;
+        /** slc1_tohost_bit5_int_ena1 : R/W; bitpos: [5]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit5_int_ena1:1;
+        /** slc1_tohost_bit6_int_ena1 : R/W; bitpos: [6]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit6_int_ena1:1;
+        /** slc1_tohost_bit7_int_ena1 : R/W; bitpos: [7]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tohost_bit7_int_ena1:1;
+        /** slc1_token0_1to0_int_ena1 : R/W; bitpos: [8]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_token0_1to0_int_ena1:1;
+        /** slc1_token1_1to0_int_ena1 : R/W; bitpos: [9]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_token1_1to0_int_ena1:1;
+        /** slc1_token0_0to1_int_ena1 : R/W; bitpos: [10]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_token0_0to1_int_ena1:1;
+        /** slc1_token1_0to1_int_ena1 : R/W; bitpos: [11]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_token1_0to1_int_ena1:1;
+        /** slc1host_rx_sof_int_ena1 : R/W; bitpos: [12]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1host_rx_sof_int_ena1:1;
+        /** slc1host_rx_eof_int_ena1 : R/W; bitpos: [13]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1host_rx_eof_int_ena1:1;
+        /** slc1host_rx_start_int_ena1 : R/W; bitpos: [14]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1host_rx_start_int_ena1:1;
+        /** slc1host_tx_start_int_ena1 : R/W; bitpos: [15]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1host_tx_start_int_ena1:1;
+        /** slc1_rx_udf_int_ena1 : R/W; bitpos: [16]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_rx_udf_int_ena1:1;
+        /** slc1_tx_ovf_int_ena1 : R/W; bitpos: [17]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_tx_ovf_int_ena1:1;
+        /** slc1_rx_pf_valid_int_ena1 : R/W; bitpos: [18]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_rx_pf_valid_int_ena1:1;
+        /** slc1_ext_bit0_int_ena1 : R/W; bitpos: [19]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_ext_bit0_int_ena1:1;
+        /** slc1_ext_bit1_int_ena1 : R/W; bitpos: [20]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_ext_bit1_int_ena1:1;
+        /** slc1_ext_bit2_int_ena1 : R/W; bitpos: [21]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_ext_bit2_int_ena1:1;
+        /** slc1_ext_bit3_int_ena1 : R/W; bitpos: [22]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_ext_bit3_int_ena1:1;
+        /** slc1_wifi_rx_new_packet_int_ena1 : R/W; bitpos: [23]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_wifi_rx_new_packet_int_ena1:1;
+        /** slc1_host_rd_retry_int_ena1 : R/W; bitpos: [24]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_host_rd_retry_int_ena1:1;
+        /** slc1_bt_rx_new_packet_int_ena1 : R/W; bitpos: [25]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t slc1_bt_rx_new_packet_int_ena1:1;
+        uint32_t reserved_26:6;
+    };
+    uint32_t val;
+} slchost_slc1host_int_ena1_reg_t;
+
+/** Type of slchostdate register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slchost_date : R/W; bitpos: [31:0]; default: 554043136;
+         *  *******Description***********
+         */
+        uint32_t slchost_date:32;
+    };
+    uint32_t val;
+} slchost_slchostdate_reg_t;
+
+/** Type of slchostid register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** slchost_id : R/W; bitpos: [31:0]; default: 1536;
+         *  *******Description***********
+         */
+        uint32_t slchost_id:32;
+    };
+    uint32_t val;
+} slchost_slchostid_reg_t;
+
+/** Type of conf register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** frc_sdio11 : R/W; bitpos: [4:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t frc_sdio11:5;
+        /** frc_sdio20 : R/W; bitpos: [9:5]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t frc_sdio20:5;
+        /** frc_neg_samp : R/W; bitpos: [14:10]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t frc_neg_samp:5;
+        /** frc_pos_samp : R/W; bitpos: [19:15]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t frc_pos_samp:5;
+        /** frc_quick_in : R/W; bitpos: [24:20]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t frc_quick_in:5;
+        /** sdio20_int_delay : R/W; bitpos: [25]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t sdio20_int_delay:1;
+        /** sdio_pad_pullup : R/W; bitpos: [26]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t sdio_pad_pullup:1;
+        /** hspeed_con_en : R/W; bitpos: [27]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t hspeed_con_en:1;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} slchost_conf_reg_t;
+
+/** Type of inf_st register
+ *  *******Description***********
+ */
+typedef union {
+    struct {
+        /** sdio20_mode : RO; bitpos: [4:0]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t sdio20_mode:5;
+        /** sdio_neg_samp : RO; bitpos: [9:5]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t sdio_neg_samp:5;
+        /** sdio_quick_in : RO; bitpos: [14:10]; default: 0;
+         *  *******Description***********
+         */
+        uint32_t sdio_quick_in:5;
+        /** dll_on_sw : R/W; bitpos: [15]; default: 0;
+         *  dll is controlled by software
+         */
+        uint32_t dll_on_sw:1;
+        /** dll_on : R/W; bitpos: [16]; default: 0;
+         *  Software dll on
+         */
+        uint32_t dll_on:1;
+        /** clk_mode_sw : R/W; bitpos: [17]; default: 0;
+         *  dll clock mode is controlled by software
+         */
+        uint32_t clk_mode_sw:1;
+        /** clk_mode : R/W; bitpos: [19:18]; default: 0;
+         *  Software set clock mode
+         */
+        uint32_t clk_mode:2;
+        uint32_t reserved_20:12;
+    };
+    uint32_t val;
+} slchost_inf_st_reg_t;
+
+
+typedef struct slchost_dev_t {
+    uint32_t reserved_000[4];
+    volatile slchost_func2_0_reg_t func2_0;
+    volatile slchost_func2_1_reg_t func2_1;
+    uint32_t reserved_018[2];
+    volatile slchost_func2_2_reg_t func2_2;
+    uint32_t reserved_024[4];
+    volatile slchost_gpio_status0_reg_t gpio_status0;
+    volatile slchost_gpio_status1_reg_t gpio_status1;
+    volatile slchost_gpio_in0_reg_t gpio_in0;
+    volatile slchost_gpio_in1_reg_t gpio_in1;
+    volatile slchost_slc0host_token_rdata_reg_t slc0host_token_rdata;
+    volatile slchost_slc0_host_pf_reg_t slc0_host_pf;
+    volatile slchost_slc1_host_pf_reg_t slc1_host_pf;
+    volatile slchost_slc0host_int_raw_reg_t slc0host_int_raw;
+    volatile slchost_slc1host_int_raw_reg_t slc1host_int_raw;
+    volatile slchost_slc0host_int_st_reg_t slc0host_int_st;
+    volatile slchost_slc1host_int_st_reg_t slc1host_int_st;
+    volatile slchost_pkt_len_reg_t pkt_len;
+    volatile slchost_state_w0_reg_t state_w0;
+    volatile slchost_state_w1_reg_t state_w1;
+    volatile slchost_conf_w0_reg_t conf_w0;
+    volatile slchost_conf_w1_reg_t conf_w1;
+    volatile slchost_conf_w2_reg_t conf_w2;
+    volatile slchost_conf_w3_reg_t conf_w3;
+    volatile slchost_conf_w4_reg_t conf_w4;
+    volatile slchost_conf_w5_reg_t conf_w5;
+    volatile slchost_win_cmd_reg_t win_cmd;
+    volatile slchost_conf_w6_reg_t conf_w6;
+    volatile slchost_conf_w7_reg_t conf_w7;
+    volatile slchost_pkt_len0_reg_t pkt_len0;
+    volatile slchost_pkt_len1_reg_t pkt_len1;
+    volatile slchost_pkt_len2_reg_t pkt_len2;
+    volatile slchost_conf_w8_reg_t conf_w8;
+    volatile slchost_conf_w9_reg_t conf_w9;
+    volatile slchost_conf_w10_reg_t conf_w10;
+    volatile slchost_conf_w11_reg_t conf_w11;
+    volatile slchost_conf_w12_reg_t conf_w12;
+    volatile slchost_conf_w13_reg_t conf_w13;
+    volatile slchost_conf_w14_reg_t conf_w14;
+    volatile slchost_conf_w15_reg_t conf_w15;
+    volatile slchost_check_sum0_reg_t check_sum0;
+    volatile slchost_check_sum1_reg_t check_sum1;
+    volatile slchost_slc1host_token_rdata_reg_t slc1host_token_rdata;
+    volatile slchost_slc0host_token_wdata_reg_t slc0host_token_wdata;
+    volatile slchost_slc1host_token_wdata_reg_t slc1host_token_wdata;
+    volatile slchost_token_con_reg_t token_con;
+    volatile slchost_slc0host_int_clr_reg_t slc0host_int_clr;
+    volatile slchost_slc1host_int_clr_reg_t slc1host_int_clr;
+    volatile slchost_slc0host_func1_int_ena_reg_t slc0host_func1_int_ena;
+    volatile slchost_slc1host_func1_int_ena_reg_t slc1host_func1_int_ena;
+    volatile slchost_slc0host_func2_int_ena_reg_t slc0host_func2_int_ena;
+    volatile slchost_slc1host_func2_int_ena_reg_t slc1host_func2_int_ena;
+    volatile slchost_slc0host_int_ena_reg_t slc0host_int_ena;
+    volatile slchost_slc1host_int_ena_reg_t slc1host_int_ena;
+    volatile slchost_slc0host_rx_infor_reg_t slc0host_rx_infor;
+    volatile slchost_slc1host_rx_infor_reg_t slc1host_rx_infor;
+    volatile slchost_slc0host_len_wd_reg_t slc0host_len_wd;
+    volatile slchost_slc_apbwin_wdata_reg_t slc_apbwin_wdata;
+    volatile slchost_slc_apbwin_conf_reg_t slc_apbwin_conf;
+    volatile slchost_slc_apbwin_rdata_reg_t slc_apbwin_rdata;
+    volatile slchost_rdclr0_reg_t rdclr0;
+    volatile slchost_rdclr1_reg_t rdclr1;
+    volatile slchost_slc0host_int_ena1_reg_t slc0host_int_ena1;
+    volatile slchost_slc1host_int_ena1_reg_t slc1host_int_ena1;
+    uint32_t reserved_11c[23];
+    volatile slchost_slchostdate_reg_t slchostdate;
+    volatile slchost_slchostid_reg_t slchostid;
+    uint32_t reserved_180[28];
+    volatile slchost_conf_reg_t conf;
+    volatile slchost_inf_st_reg_t inf_st;
+} slchost_dev_t;
+
+extern slchost_dev_t HOST;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(slchost_dev_t) == 0x1f8, "Invalid size of slchost_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/hp_apm_reg.h b/components/soc/esp32c6/include/soc/hp_apm_reg.h
new file mode 100644
index 0000000000..fb7cc66c15
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/hp_apm_reg.h
@@ -0,0 +1,1838 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** HP_APM_REGION_FILTER_EN_REG register
+ *  Region filter enable register
+ */
+#define HP_APM_REGION_FILTER_EN_REG (DR_REG_HP_APM_BASE + 0x0)
+/** HP_APM_REGION_FILTER_EN : R/W; bitpos: [15:0]; default: 1;
+ *  Region filter enable
+ */
+#define HP_APM_REGION_FILTER_EN    0x0000FFFFU
+#define HP_APM_REGION_FILTER_EN_M  (HP_APM_REGION_FILTER_EN_V << HP_APM_REGION_FILTER_EN_S)
+#define HP_APM_REGION_FILTER_EN_V  0x0000FFFFU
+#define HP_APM_REGION_FILTER_EN_S  0
+
+/** HP_APM_REGION0_ADDR_START_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION0_ADDR_START_REG (DR_REG_HP_APM_BASE + 0x4)
+/** HP_APM_REGION0_ADDR_START : R/W; bitpos: [31:0]; default: 0;
+ *  Start address of region0
+ */
+#define HP_APM_REGION0_ADDR_START    0xFFFFFFFFU
+#define HP_APM_REGION0_ADDR_START_M  (HP_APM_REGION0_ADDR_START_V << HP_APM_REGION0_ADDR_START_S)
+#define HP_APM_REGION0_ADDR_START_V  0xFFFFFFFFU
+#define HP_APM_REGION0_ADDR_START_S  0
+
+/** HP_APM_REGION0_ADDR_END_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION0_ADDR_END_REG (DR_REG_HP_APM_BASE + 0x8)
+/** HP_APM_REGION0_ADDR_END : R/W; bitpos: [31:0]; default: 4294967295;
+ *  End address of region0
+ */
+#define HP_APM_REGION0_ADDR_END    0xFFFFFFFFU
+#define HP_APM_REGION0_ADDR_END_M  (HP_APM_REGION0_ADDR_END_V << HP_APM_REGION0_ADDR_END_S)
+#define HP_APM_REGION0_ADDR_END_V  0xFFFFFFFFU
+#define HP_APM_REGION0_ADDR_END_S  0
+
+/** HP_APM_REGION0_PMS_ATTR_REG register
+ *  Region access authority attribute register
+ */
+#define HP_APM_REGION0_PMS_ATTR_REG (DR_REG_HP_APM_BASE + 0xc)
+/** HP_APM_REGION0_R0_PMS_X : R/W; bitpos: [0]; default: 0;
+ *  Region execute authority in REE_MODE0
+ */
+#define HP_APM_REGION0_R0_PMS_X    (BIT(0))
+#define HP_APM_REGION0_R0_PMS_X_M  (HP_APM_REGION0_R0_PMS_X_V << HP_APM_REGION0_R0_PMS_X_S)
+#define HP_APM_REGION0_R0_PMS_X_V  0x00000001U
+#define HP_APM_REGION0_R0_PMS_X_S  0
+/** HP_APM_REGION0_R0_PMS_W : R/W; bitpos: [1]; default: 0;
+ *  Region write authority in REE_MODE0
+ */
+#define HP_APM_REGION0_R0_PMS_W    (BIT(1))
+#define HP_APM_REGION0_R0_PMS_W_M  (HP_APM_REGION0_R0_PMS_W_V << HP_APM_REGION0_R0_PMS_W_S)
+#define HP_APM_REGION0_R0_PMS_W_V  0x00000001U
+#define HP_APM_REGION0_R0_PMS_W_S  1
+/** HP_APM_REGION0_R0_PMS_R : R/W; bitpos: [2]; default: 0;
+ *  Region read authority in REE_MODE0
+ */
+#define HP_APM_REGION0_R0_PMS_R    (BIT(2))
+#define HP_APM_REGION0_R0_PMS_R_M  (HP_APM_REGION0_R0_PMS_R_V << HP_APM_REGION0_R0_PMS_R_S)
+#define HP_APM_REGION0_R0_PMS_R_V  0x00000001U
+#define HP_APM_REGION0_R0_PMS_R_S  2
+/** HP_APM_REGION0_R1_PMS_X : R/W; bitpos: [4]; default: 0;
+ *  Region execute authority in REE_MODE1
+ */
+#define HP_APM_REGION0_R1_PMS_X    (BIT(4))
+#define HP_APM_REGION0_R1_PMS_X_M  (HP_APM_REGION0_R1_PMS_X_V << HP_APM_REGION0_R1_PMS_X_S)
+#define HP_APM_REGION0_R1_PMS_X_V  0x00000001U
+#define HP_APM_REGION0_R1_PMS_X_S  4
+/** HP_APM_REGION0_R1_PMS_W : R/W; bitpos: [5]; default: 0;
+ *  Region write authority in REE_MODE1
+ */
+#define HP_APM_REGION0_R1_PMS_W    (BIT(5))
+#define HP_APM_REGION0_R1_PMS_W_M  (HP_APM_REGION0_R1_PMS_W_V << HP_APM_REGION0_R1_PMS_W_S)
+#define HP_APM_REGION0_R1_PMS_W_V  0x00000001U
+#define HP_APM_REGION0_R1_PMS_W_S  5
+/** HP_APM_REGION0_R1_PMS_R : R/W; bitpos: [6]; default: 0;
+ *  Region read authority in REE_MODE1
+ */
+#define HP_APM_REGION0_R1_PMS_R    (BIT(6))
+#define HP_APM_REGION0_R1_PMS_R_M  (HP_APM_REGION0_R1_PMS_R_V << HP_APM_REGION0_R1_PMS_R_S)
+#define HP_APM_REGION0_R1_PMS_R_V  0x00000001U
+#define HP_APM_REGION0_R1_PMS_R_S  6
+/** HP_APM_REGION0_R2_PMS_X : R/W; bitpos: [8]; default: 0;
+ *  Region execute authority in REE_MODE2
+ */
+#define HP_APM_REGION0_R2_PMS_X    (BIT(8))
+#define HP_APM_REGION0_R2_PMS_X_M  (HP_APM_REGION0_R2_PMS_X_V << HP_APM_REGION0_R2_PMS_X_S)
+#define HP_APM_REGION0_R2_PMS_X_V  0x00000001U
+#define HP_APM_REGION0_R2_PMS_X_S  8
+/** HP_APM_REGION0_R2_PMS_W : R/W; bitpos: [9]; default: 0;
+ *  Region write authority in REE_MODE2
+ */
+#define HP_APM_REGION0_R2_PMS_W    (BIT(9))
+#define HP_APM_REGION0_R2_PMS_W_M  (HP_APM_REGION0_R2_PMS_W_V << HP_APM_REGION0_R2_PMS_W_S)
+#define HP_APM_REGION0_R2_PMS_W_V  0x00000001U
+#define HP_APM_REGION0_R2_PMS_W_S  9
+/** HP_APM_REGION0_R2_PMS_R : R/W; bitpos: [10]; default: 0;
+ *  Region read authority in REE_MODE2
+ */
+#define HP_APM_REGION0_R2_PMS_R    (BIT(10))
+#define HP_APM_REGION0_R2_PMS_R_M  (HP_APM_REGION0_R2_PMS_R_V << HP_APM_REGION0_R2_PMS_R_S)
+#define HP_APM_REGION0_R2_PMS_R_V  0x00000001U
+#define HP_APM_REGION0_R2_PMS_R_S  10
+
+/** HP_APM_REGION1_ADDR_START_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION1_ADDR_START_REG (DR_REG_HP_APM_BASE + 0x10)
+/** HP_APM_REGION1_ADDR_START : R/W; bitpos: [31:0]; default: 0;
+ *  Start address of region1
+ */
+#define HP_APM_REGION1_ADDR_START    0xFFFFFFFFU
+#define HP_APM_REGION1_ADDR_START_M  (HP_APM_REGION1_ADDR_START_V << HP_APM_REGION1_ADDR_START_S)
+#define HP_APM_REGION1_ADDR_START_V  0xFFFFFFFFU
+#define HP_APM_REGION1_ADDR_START_S  0
+
+/** HP_APM_REGION1_ADDR_END_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION1_ADDR_END_REG (DR_REG_HP_APM_BASE + 0x14)
+/** HP_APM_REGION1_ADDR_END : R/W; bitpos: [31:0]; default: 4294967295;
+ *  End address of region1
+ */
+#define HP_APM_REGION1_ADDR_END    0xFFFFFFFFU
+#define HP_APM_REGION1_ADDR_END_M  (HP_APM_REGION1_ADDR_END_V << HP_APM_REGION1_ADDR_END_S)
+#define HP_APM_REGION1_ADDR_END_V  0xFFFFFFFFU
+#define HP_APM_REGION1_ADDR_END_S  0
+
+/** HP_APM_REGION1_PMS_ATTR_REG register
+ *  Region access authority attribute register
+ */
+#define HP_APM_REGION1_PMS_ATTR_REG (DR_REG_HP_APM_BASE + 0x18)
+/** HP_APM_REGION1_R0_PMS_X : R/W; bitpos: [0]; default: 0;
+ *  Region execute authority in REE_MODE0
+ */
+#define HP_APM_REGION1_R0_PMS_X    (BIT(0))
+#define HP_APM_REGION1_R0_PMS_X_M  (HP_APM_REGION1_R0_PMS_X_V << HP_APM_REGION1_R0_PMS_X_S)
+#define HP_APM_REGION1_R0_PMS_X_V  0x00000001U
+#define HP_APM_REGION1_R0_PMS_X_S  0
+/** HP_APM_REGION1_R0_PMS_W : R/W; bitpos: [1]; default: 0;
+ *  Region write authority in REE_MODE0
+ */
+#define HP_APM_REGION1_R0_PMS_W    (BIT(1))
+#define HP_APM_REGION1_R0_PMS_W_M  (HP_APM_REGION1_R0_PMS_W_V << HP_APM_REGION1_R0_PMS_W_S)
+#define HP_APM_REGION1_R0_PMS_W_V  0x00000001U
+#define HP_APM_REGION1_R0_PMS_W_S  1
+/** HP_APM_REGION1_R0_PMS_R : R/W; bitpos: [2]; default: 0;
+ *  Region read authority in REE_MODE0
+ */
+#define HP_APM_REGION1_R0_PMS_R    (BIT(2))
+#define HP_APM_REGION1_R0_PMS_R_M  (HP_APM_REGION1_R0_PMS_R_V << HP_APM_REGION1_R0_PMS_R_S)
+#define HP_APM_REGION1_R0_PMS_R_V  0x00000001U
+#define HP_APM_REGION1_R0_PMS_R_S  2
+/** HP_APM_REGION1_R1_PMS_X : R/W; bitpos: [4]; default: 0;
+ *  Region execute authority in REE_MODE1
+ */
+#define HP_APM_REGION1_R1_PMS_X    (BIT(4))
+#define HP_APM_REGION1_R1_PMS_X_M  (HP_APM_REGION1_R1_PMS_X_V << HP_APM_REGION1_R1_PMS_X_S)
+#define HP_APM_REGION1_R1_PMS_X_V  0x00000001U
+#define HP_APM_REGION1_R1_PMS_X_S  4
+/** HP_APM_REGION1_R1_PMS_W : R/W; bitpos: [5]; default: 0;
+ *  Region write authority in REE_MODE1
+ */
+#define HP_APM_REGION1_R1_PMS_W    (BIT(5))
+#define HP_APM_REGION1_R1_PMS_W_M  (HP_APM_REGION1_R1_PMS_W_V << HP_APM_REGION1_R1_PMS_W_S)
+#define HP_APM_REGION1_R1_PMS_W_V  0x00000001U
+#define HP_APM_REGION1_R1_PMS_W_S  5
+/** HP_APM_REGION1_R1_PMS_R : R/W; bitpos: [6]; default: 0;
+ *  Region read authority in REE_MODE1
+ */
+#define HP_APM_REGION1_R1_PMS_R    (BIT(6))
+#define HP_APM_REGION1_R1_PMS_R_M  (HP_APM_REGION1_R1_PMS_R_V << HP_APM_REGION1_R1_PMS_R_S)
+#define HP_APM_REGION1_R1_PMS_R_V  0x00000001U
+#define HP_APM_REGION1_R1_PMS_R_S  6
+/** HP_APM_REGION1_R2_PMS_X : R/W; bitpos: [8]; default: 0;
+ *  Region execute authority in REE_MODE2
+ */
+#define HP_APM_REGION1_R2_PMS_X    (BIT(8))
+#define HP_APM_REGION1_R2_PMS_X_M  (HP_APM_REGION1_R2_PMS_X_V << HP_APM_REGION1_R2_PMS_X_S)
+#define HP_APM_REGION1_R2_PMS_X_V  0x00000001U
+#define HP_APM_REGION1_R2_PMS_X_S  8
+/** HP_APM_REGION1_R2_PMS_W : R/W; bitpos: [9]; default: 0;
+ *  Region write authority in REE_MODE2
+ */
+#define HP_APM_REGION1_R2_PMS_W    (BIT(9))
+#define HP_APM_REGION1_R2_PMS_W_M  (HP_APM_REGION1_R2_PMS_W_V << HP_APM_REGION1_R2_PMS_W_S)
+#define HP_APM_REGION1_R2_PMS_W_V  0x00000001U
+#define HP_APM_REGION1_R2_PMS_W_S  9
+/** HP_APM_REGION1_R2_PMS_R : R/W; bitpos: [10]; default: 0;
+ *  Region read authority in REE_MODE2
+ */
+#define HP_APM_REGION1_R2_PMS_R    (BIT(10))
+#define HP_APM_REGION1_R2_PMS_R_M  (HP_APM_REGION1_R2_PMS_R_V << HP_APM_REGION1_R2_PMS_R_S)
+#define HP_APM_REGION1_R2_PMS_R_V  0x00000001U
+#define HP_APM_REGION1_R2_PMS_R_S  10
+
+/** HP_APM_REGION2_ADDR_START_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION2_ADDR_START_REG (DR_REG_HP_APM_BASE + 0x1c)
+/** HP_APM_REGION2_ADDR_START : R/W; bitpos: [31:0]; default: 0;
+ *  Start address of region2
+ */
+#define HP_APM_REGION2_ADDR_START    0xFFFFFFFFU
+#define HP_APM_REGION2_ADDR_START_M  (HP_APM_REGION2_ADDR_START_V << HP_APM_REGION2_ADDR_START_S)
+#define HP_APM_REGION2_ADDR_START_V  0xFFFFFFFFU
+#define HP_APM_REGION2_ADDR_START_S  0
+
+/** HP_APM_REGION2_ADDR_END_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION2_ADDR_END_REG (DR_REG_HP_APM_BASE + 0x20)
+/** HP_APM_REGION2_ADDR_END : R/W; bitpos: [31:0]; default: 4294967295;
+ *  End address of region2
+ */
+#define HP_APM_REGION2_ADDR_END    0xFFFFFFFFU
+#define HP_APM_REGION2_ADDR_END_M  (HP_APM_REGION2_ADDR_END_V << HP_APM_REGION2_ADDR_END_S)
+#define HP_APM_REGION2_ADDR_END_V  0xFFFFFFFFU
+#define HP_APM_REGION2_ADDR_END_S  0
+
+/** HP_APM_REGION2_PMS_ATTR_REG register
+ *  Region access authority attribute register
+ */
+#define HP_APM_REGION2_PMS_ATTR_REG (DR_REG_HP_APM_BASE + 0x24)
+/** HP_APM_REGION2_R0_PMS_X : R/W; bitpos: [0]; default: 0;
+ *  Region execute authority in REE_MODE0
+ */
+#define HP_APM_REGION2_R0_PMS_X    (BIT(0))
+#define HP_APM_REGION2_R0_PMS_X_M  (HP_APM_REGION2_R0_PMS_X_V << HP_APM_REGION2_R0_PMS_X_S)
+#define HP_APM_REGION2_R0_PMS_X_V  0x00000001U
+#define HP_APM_REGION2_R0_PMS_X_S  0
+/** HP_APM_REGION2_R0_PMS_W : R/W; bitpos: [1]; default: 0;
+ *  Region write authority in REE_MODE0
+ */
+#define HP_APM_REGION2_R0_PMS_W    (BIT(1))
+#define HP_APM_REGION2_R0_PMS_W_M  (HP_APM_REGION2_R0_PMS_W_V << HP_APM_REGION2_R0_PMS_W_S)
+#define HP_APM_REGION2_R0_PMS_W_V  0x00000001U
+#define HP_APM_REGION2_R0_PMS_W_S  1
+/** HP_APM_REGION2_R0_PMS_R : R/W; bitpos: [2]; default: 0;
+ *  Region read authority in REE_MODE0
+ */
+#define HP_APM_REGION2_R0_PMS_R    (BIT(2))
+#define HP_APM_REGION2_R0_PMS_R_M  (HP_APM_REGION2_R0_PMS_R_V << HP_APM_REGION2_R0_PMS_R_S)
+#define HP_APM_REGION2_R0_PMS_R_V  0x00000001U
+#define HP_APM_REGION2_R0_PMS_R_S  2
+/** HP_APM_REGION2_R1_PMS_X : R/W; bitpos: [4]; default: 0;
+ *  Region execute authority in REE_MODE1
+ */
+#define HP_APM_REGION2_R1_PMS_X    (BIT(4))
+#define HP_APM_REGION2_R1_PMS_X_M  (HP_APM_REGION2_R1_PMS_X_V << HP_APM_REGION2_R1_PMS_X_S)
+#define HP_APM_REGION2_R1_PMS_X_V  0x00000001U
+#define HP_APM_REGION2_R1_PMS_X_S  4
+/** HP_APM_REGION2_R1_PMS_W : R/W; bitpos: [5]; default: 0;
+ *  Region write authority in REE_MODE1
+ */
+#define HP_APM_REGION2_R1_PMS_W    (BIT(5))
+#define HP_APM_REGION2_R1_PMS_W_M  (HP_APM_REGION2_R1_PMS_W_V << HP_APM_REGION2_R1_PMS_W_S)
+#define HP_APM_REGION2_R1_PMS_W_V  0x00000001U
+#define HP_APM_REGION2_R1_PMS_W_S  5
+/** HP_APM_REGION2_R1_PMS_R : R/W; bitpos: [6]; default: 0;
+ *  Region read authority in REE_MODE1
+ */
+#define HP_APM_REGION2_R1_PMS_R    (BIT(6))
+#define HP_APM_REGION2_R1_PMS_R_M  (HP_APM_REGION2_R1_PMS_R_V << HP_APM_REGION2_R1_PMS_R_S)
+#define HP_APM_REGION2_R1_PMS_R_V  0x00000001U
+#define HP_APM_REGION2_R1_PMS_R_S  6
+/** HP_APM_REGION2_R2_PMS_X : R/W; bitpos: [8]; default: 0;
+ *  Region execute authority in REE_MODE2
+ */
+#define HP_APM_REGION2_R2_PMS_X    (BIT(8))
+#define HP_APM_REGION2_R2_PMS_X_M  (HP_APM_REGION2_R2_PMS_X_V << HP_APM_REGION2_R2_PMS_X_S)
+#define HP_APM_REGION2_R2_PMS_X_V  0x00000001U
+#define HP_APM_REGION2_R2_PMS_X_S  8
+/** HP_APM_REGION2_R2_PMS_W : R/W; bitpos: [9]; default: 0;
+ *  Region write authority in REE_MODE2
+ */
+#define HP_APM_REGION2_R2_PMS_W    (BIT(9))
+#define HP_APM_REGION2_R2_PMS_W_M  (HP_APM_REGION2_R2_PMS_W_V << HP_APM_REGION2_R2_PMS_W_S)
+#define HP_APM_REGION2_R2_PMS_W_V  0x00000001U
+#define HP_APM_REGION2_R2_PMS_W_S  9
+/** HP_APM_REGION2_R2_PMS_R : R/W; bitpos: [10]; default: 0;
+ *  Region read authority in REE_MODE2
+ */
+#define HP_APM_REGION2_R2_PMS_R    (BIT(10))
+#define HP_APM_REGION2_R2_PMS_R_M  (HP_APM_REGION2_R2_PMS_R_V << HP_APM_REGION2_R2_PMS_R_S)
+#define HP_APM_REGION2_R2_PMS_R_V  0x00000001U
+#define HP_APM_REGION2_R2_PMS_R_S  10
+
+/** HP_APM_REGION3_ADDR_START_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION3_ADDR_START_REG (DR_REG_HP_APM_BASE + 0x28)
+/** HP_APM_REGION3_ADDR_START : R/W; bitpos: [31:0]; default: 0;
+ *  Start address of region3
+ */
+#define HP_APM_REGION3_ADDR_START    0xFFFFFFFFU
+#define HP_APM_REGION3_ADDR_START_M  (HP_APM_REGION3_ADDR_START_V << HP_APM_REGION3_ADDR_START_S)
+#define HP_APM_REGION3_ADDR_START_V  0xFFFFFFFFU
+#define HP_APM_REGION3_ADDR_START_S  0
+
+/** HP_APM_REGION3_ADDR_END_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION3_ADDR_END_REG (DR_REG_HP_APM_BASE + 0x2c)
+/** HP_APM_REGION3_ADDR_END : R/W; bitpos: [31:0]; default: 4294967295;
+ *  End address of region3
+ */
+#define HP_APM_REGION3_ADDR_END    0xFFFFFFFFU
+#define HP_APM_REGION3_ADDR_END_M  (HP_APM_REGION3_ADDR_END_V << HP_APM_REGION3_ADDR_END_S)
+#define HP_APM_REGION3_ADDR_END_V  0xFFFFFFFFU
+#define HP_APM_REGION3_ADDR_END_S  0
+
+/** HP_APM_REGION3_PMS_ATTR_REG register
+ *  Region access authority attribute register
+ */
+#define HP_APM_REGION3_PMS_ATTR_REG (DR_REG_HP_APM_BASE + 0x30)
+/** HP_APM_REGION3_R0_PMS_X : R/W; bitpos: [0]; default: 0;
+ *  Region execute authority in REE_MODE0
+ */
+#define HP_APM_REGION3_R0_PMS_X    (BIT(0))
+#define HP_APM_REGION3_R0_PMS_X_M  (HP_APM_REGION3_R0_PMS_X_V << HP_APM_REGION3_R0_PMS_X_S)
+#define HP_APM_REGION3_R0_PMS_X_V  0x00000001U
+#define HP_APM_REGION3_R0_PMS_X_S  0
+/** HP_APM_REGION3_R0_PMS_W : R/W; bitpos: [1]; default: 0;
+ *  Region write authority in REE_MODE0
+ */
+#define HP_APM_REGION3_R0_PMS_W    (BIT(1))
+#define HP_APM_REGION3_R0_PMS_W_M  (HP_APM_REGION3_R0_PMS_W_V << HP_APM_REGION3_R0_PMS_W_S)
+#define HP_APM_REGION3_R0_PMS_W_V  0x00000001U
+#define HP_APM_REGION3_R0_PMS_W_S  1
+/** HP_APM_REGION3_R0_PMS_R : R/W; bitpos: [2]; default: 0;
+ *  Region read authority in REE_MODE0
+ */
+#define HP_APM_REGION3_R0_PMS_R    (BIT(2))
+#define HP_APM_REGION3_R0_PMS_R_M  (HP_APM_REGION3_R0_PMS_R_V << HP_APM_REGION3_R0_PMS_R_S)
+#define HP_APM_REGION3_R0_PMS_R_V  0x00000001U
+#define HP_APM_REGION3_R0_PMS_R_S  2
+/** HP_APM_REGION3_R1_PMS_X : R/W; bitpos: [4]; default: 0;
+ *  Region execute authority in REE_MODE1
+ */
+#define HP_APM_REGION3_R1_PMS_X    (BIT(4))
+#define HP_APM_REGION3_R1_PMS_X_M  (HP_APM_REGION3_R1_PMS_X_V << HP_APM_REGION3_R1_PMS_X_S)
+#define HP_APM_REGION3_R1_PMS_X_V  0x00000001U
+#define HP_APM_REGION3_R1_PMS_X_S  4
+/** HP_APM_REGION3_R1_PMS_W : R/W; bitpos: [5]; default: 0;
+ *  Region write authority in REE_MODE1
+ */
+#define HP_APM_REGION3_R1_PMS_W    (BIT(5))
+#define HP_APM_REGION3_R1_PMS_W_M  (HP_APM_REGION3_R1_PMS_W_V << HP_APM_REGION3_R1_PMS_W_S)
+#define HP_APM_REGION3_R1_PMS_W_V  0x00000001U
+#define HP_APM_REGION3_R1_PMS_W_S  5
+/** HP_APM_REGION3_R1_PMS_R : R/W; bitpos: [6]; default: 0;
+ *  Region read authority in REE_MODE1
+ */
+#define HP_APM_REGION3_R1_PMS_R    (BIT(6))
+#define HP_APM_REGION3_R1_PMS_R_M  (HP_APM_REGION3_R1_PMS_R_V << HP_APM_REGION3_R1_PMS_R_S)
+#define HP_APM_REGION3_R1_PMS_R_V  0x00000001U
+#define HP_APM_REGION3_R1_PMS_R_S  6
+/** HP_APM_REGION3_R2_PMS_X : R/W; bitpos: [8]; default: 0;
+ *  Region execute authority in REE_MODE2
+ */
+#define HP_APM_REGION3_R2_PMS_X    (BIT(8))
+#define HP_APM_REGION3_R2_PMS_X_M  (HP_APM_REGION3_R2_PMS_X_V << HP_APM_REGION3_R2_PMS_X_S)
+#define HP_APM_REGION3_R2_PMS_X_V  0x00000001U
+#define HP_APM_REGION3_R2_PMS_X_S  8
+/** HP_APM_REGION3_R2_PMS_W : R/W; bitpos: [9]; default: 0;
+ *  Region write authority in REE_MODE2
+ */
+#define HP_APM_REGION3_R2_PMS_W    (BIT(9))
+#define HP_APM_REGION3_R2_PMS_W_M  (HP_APM_REGION3_R2_PMS_W_V << HP_APM_REGION3_R2_PMS_W_S)
+#define HP_APM_REGION3_R2_PMS_W_V  0x00000001U
+#define HP_APM_REGION3_R2_PMS_W_S  9
+/** HP_APM_REGION3_R2_PMS_R : R/W; bitpos: [10]; default: 0;
+ *  Region read authority in REE_MODE2
+ */
+#define HP_APM_REGION3_R2_PMS_R    (BIT(10))
+#define HP_APM_REGION3_R2_PMS_R_M  (HP_APM_REGION3_R2_PMS_R_V << HP_APM_REGION3_R2_PMS_R_S)
+#define HP_APM_REGION3_R2_PMS_R_V  0x00000001U
+#define HP_APM_REGION3_R2_PMS_R_S  10
+
+/** HP_APM_REGION4_ADDR_START_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION4_ADDR_START_REG (DR_REG_HP_APM_BASE + 0x34)
+/** HP_APM_REGION4_ADDR_START : R/W; bitpos: [31:0]; default: 0;
+ *  Start address of region4
+ */
+#define HP_APM_REGION4_ADDR_START    0xFFFFFFFFU
+#define HP_APM_REGION4_ADDR_START_M  (HP_APM_REGION4_ADDR_START_V << HP_APM_REGION4_ADDR_START_S)
+#define HP_APM_REGION4_ADDR_START_V  0xFFFFFFFFU
+#define HP_APM_REGION4_ADDR_START_S  0
+
+/** HP_APM_REGION4_ADDR_END_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION4_ADDR_END_REG (DR_REG_HP_APM_BASE + 0x38)
+/** HP_APM_REGION4_ADDR_END : R/W; bitpos: [31:0]; default: 4294967295;
+ *  End address of region4
+ */
+#define HP_APM_REGION4_ADDR_END    0xFFFFFFFFU
+#define HP_APM_REGION4_ADDR_END_M  (HP_APM_REGION4_ADDR_END_V << HP_APM_REGION4_ADDR_END_S)
+#define HP_APM_REGION4_ADDR_END_V  0xFFFFFFFFU
+#define HP_APM_REGION4_ADDR_END_S  0
+
+/** HP_APM_REGION4_PMS_ATTR_REG register
+ *  Region access authority attribute register
+ */
+#define HP_APM_REGION4_PMS_ATTR_REG (DR_REG_HP_APM_BASE + 0x3c)
+/** HP_APM_REGION4_R0_PMS_X : R/W; bitpos: [0]; default: 0;
+ *  Region execute authority in REE_MODE0
+ */
+#define HP_APM_REGION4_R0_PMS_X    (BIT(0))
+#define HP_APM_REGION4_R0_PMS_X_M  (HP_APM_REGION4_R0_PMS_X_V << HP_APM_REGION4_R0_PMS_X_S)
+#define HP_APM_REGION4_R0_PMS_X_V  0x00000001U
+#define HP_APM_REGION4_R0_PMS_X_S  0
+/** HP_APM_REGION4_R0_PMS_W : R/W; bitpos: [1]; default: 0;
+ *  Region write authority in REE_MODE0
+ */
+#define HP_APM_REGION4_R0_PMS_W    (BIT(1))
+#define HP_APM_REGION4_R0_PMS_W_M  (HP_APM_REGION4_R0_PMS_W_V << HP_APM_REGION4_R0_PMS_W_S)
+#define HP_APM_REGION4_R0_PMS_W_V  0x00000001U
+#define HP_APM_REGION4_R0_PMS_W_S  1
+/** HP_APM_REGION4_R0_PMS_R : R/W; bitpos: [2]; default: 0;
+ *  Region read authority in REE_MODE0
+ */
+#define HP_APM_REGION4_R0_PMS_R    (BIT(2))
+#define HP_APM_REGION4_R0_PMS_R_M  (HP_APM_REGION4_R0_PMS_R_V << HP_APM_REGION4_R0_PMS_R_S)
+#define HP_APM_REGION4_R0_PMS_R_V  0x00000001U
+#define HP_APM_REGION4_R0_PMS_R_S  2
+/** HP_APM_REGION4_R1_PMS_X : R/W; bitpos: [4]; default: 0;
+ *  Region execute authority in REE_MODE1
+ */
+#define HP_APM_REGION4_R1_PMS_X    (BIT(4))
+#define HP_APM_REGION4_R1_PMS_X_M  (HP_APM_REGION4_R1_PMS_X_V << HP_APM_REGION4_R1_PMS_X_S)
+#define HP_APM_REGION4_R1_PMS_X_V  0x00000001U
+#define HP_APM_REGION4_R1_PMS_X_S  4
+/** HP_APM_REGION4_R1_PMS_W : R/W; bitpos: [5]; default: 0;
+ *  Region write authority in REE_MODE1
+ */
+#define HP_APM_REGION4_R1_PMS_W    (BIT(5))
+#define HP_APM_REGION4_R1_PMS_W_M  (HP_APM_REGION4_R1_PMS_W_V << HP_APM_REGION4_R1_PMS_W_S)
+#define HP_APM_REGION4_R1_PMS_W_V  0x00000001U
+#define HP_APM_REGION4_R1_PMS_W_S  5
+/** HP_APM_REGION4_R1_PMS_R : R/W; bitpos: [6]; default: 0;
+ *  Region read authority in REE_MODE1
+ */
+#define HP_APM_REGION4_R1_PMS_R    (BIT(6))
+#define HP_APM_REGION4_R1_PMS_R_M  (HP_APM_REGION4_R1_PMS_R_V << HP_APM_REGION4_R1_PMS_R_S)
+#define HP_APM_REGION4_R1_PMS_R_V  0x00000001U
+#define HP_APM_REGION4_R1_PMS_R_S  6
+/** HP_APM_REGION4_R2_PMS_X : R/W; bitpos: [8]; default: 0;
+ *  Region execute authority in REE_MODE2
+ */
+#define HP_APM_REGION4_R2_PMS_X    (BIT(8))
+#define HP_APM_REGION4_R2_PMS_X_M  (HP_APM_REGION4_R2_PMS_X_V << HP_APM_REGION4_R2_PMS_X_S)
+#define HP_APM_REGION4_R2_PMS_X_V  0x00000001U
+#define HP_APM_REGION4_R2_PMS_X_S  8
+/** HP_APM_REGION4_R2_PMS_W : R/W; bitpos: [9]; default: 0;
+ *  Region write authority in REE_MODE2
+ */
+#define HP_APM_REGION4_R2_PMS_W    (BIT(9))
+#define HP_APM_REGION4_R2_PMS_W_M  (HP_APM_REGION4_R2_PMS_W_V << HP_APM_REGION4_R2_PMS_W_S)
+#define HP_APM_REGION4_R2_PMS_W_V  0x00000001U
+#define HP_APM_REGION4_R2_PMS_W_S  9
+/** HP_APM_REGION4_R2_PMS_R : R/W; bitpos: [10]; default: 0;
+ *  Region read authority in REE_MODE2
+ */
+#define HP_APM_REGION4_R2_PMS_R    (BIT(10))
+#define HP_APM_REGION4_R2_PMS_R_M  (HP_APM_REGION4_R2_PMS_R_V << HP_APM_REGION4_R2_PMS_R_S)
+#define HP_APM_REGION4_R2_PMS_R_V  0x00000001U
+#define HP_APM_REGION4_R2_PMS_R_S  10
+
+/** HP_APM_REGION5_ADDR_START_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION5_ADDR_START_REG (DR_REG_HP_APM_BASE + 0x40)
+/** HP_APM_REGION5_ADDR_START : R/W; bitpos: [31:0]; default: 0;
+ *  Start address of region5
+ */
+#define HP_APM_REGION5_ADDR_START    0xFFFFFFFFU
+#define HP_APM_REGION5_ADDR_START_M  (HP_APM_REGION5_ADDR_START_V << HP_APM_REGION5_ADDR_START_S)
+#define HP_APM_REGION5_ADDR_START_V  0xFFFFFFFFU
+#define HP_APM_REGION5_ADDR_START_S  0
+
+/** HP_APM_REGION5_ADDR_END_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION5_ADDR_END_REG (DR_REG_HP_APM_BASE + 0x44)
+/** HP_APM_REGION5_ADDR_END : R/W; bitpos: [31:0]; default: 4294967295;
+ *  End address of region5
+ */
+#define HP_APM_REGION5_ADDR_END    0xFFFFFFFFU
+#define HP_APM_REGION5_ADDR_END_M  (HP_APM_REGION5_ADDR_END_V << HP_APM_REGION5_ADDR_END_S)
+#define HP_APM_REGION5_ADDR_END_V  0xFFFFFFFFU
+#define HP_APM_REGION5_ADDR_END_S  0
+
+/** HP_APM_REGION5_PMS_ATTR_REG register
+ *  Region access authority attribute register
+ */
+#define HP_APM_REGION5_PMS_ATTR_REG (DR_REG_HP_APM_BASE + 0x48)
+/** HP_APM_REGION5_R0_PMS_X : R/W; bitpos: [0]; default: 0;
+ *  Region execute authority in REE_MODE0
+ */
+#define HP_APM_REGION5_R0_PMS_X    (BIT(0))
+#define HP_APM_REGION5_R0_PMS_X_M  (HP_APM_REGION5_R0_PMS_X_V << HP_APM_REGION5_R0_PMS_X_S)
+#define HP_APM_REGION5_R0_PMS_X_V  0x00000001U
+#define HP_APM_REGION5_R0_PMS_X_S  0
+/** HP_APM_REGION5_R0_PMS_W : R/W; bitpos: [1]; default: 0;
+ *  Region write authority in REE_MODE0
+ */
+#define HP_APM_REGION5_R0_PMS_W    (BIT(1))
+#define HP_APM_REGION5_R0_PMS_W_M  (HP_APM_REGION5_R0_PMS_W_V << HP_APM_REGION5_R0_PMS_W_S)
+#define HP_APM_REGION5_R0_PMS_W_V  0x00000001U
+#define HP_APM_REGION5_R0_PMS_W_S  1
+/** HP_APM_REGION5_R0_PMS_R : R/W; bitpos: [2]; default: 0;
+ *  Region read authority in REE_MODE0
+ */
+#define HP_APM_REGION5_R0_PMS_R    (BIT(2))
+#define HP_APM_REGION5_R0_PMS_R_M  (HP_APM_REGION5_R0_PMS_R_V << HP_APM_REGION5_R0_PMS_R_S)
+#define HP_APM_REGION5_R0_PMS_R_V  0x00000001U
+#define HP_APM_REGION5_R0_PMS_R_S  2
+/** HP_APM_REGION5_R1_PMS_X : R/W; bitpos: [4]; default: 0;
+ *  Region execute authority in REE_MODE1
+ */
+#define HP_APM_REGION5_R1_PMS_X    (BIT(4))
+#define HP_APM_REGION5_R1_PMS_X_M  (HP_APM_REGION5_R1_PMS_X_V << HP_APM_REGION5_R1_PMS_X_S)
+#define HP_APM_REGION5_R1_PMS_X_V  0x00000001U
+#define HP_APM_REGION5_R1_PMS_X_S  4
+/** HP_APM_REGION5_R1_PMS_W : R/W; bitpos: [5]; default: 0;
+ *  Region write authority in REE_MODE1
+ */
+#define HP_APM_REGION5_R1_PMS_W    (BIT(5))
+#define HP_APM_REGION5_R1_PMS_W_M  (HP_APM_REGION5_R1_PMS_W_V << HP_APM_REGION5_R1_PMS_W_S)
+#define HP_APM_REGION5_R1_PMS_W_V  0x00000001U
+#define HP_APM_REGION5_R1_PMS_W_S  5
+/** HP_APM_REGION5_R1_PMS_R : R/W; bitpos: [6]; default: 0;
+ *  Region read authority in REE_MODE1
+ */
+#define HP_APM_REGION5_R1_PMS_R    (BIT(6))
+#define HP_APM_REGION5_R1_PMS_R_M  (HP_APM_REGION5_R1_PMS_R_V << HP_APM_REGION5_R1_PMS_R_S)
+#define HP_APM_REGION5_R1_PMS_R_V  0x00000001U
+#define HP_APM_REGION5_R1_PMS_R_S  6
+/** HP_APM_REGION5_R2_PMS_X : R/W; bitpos: [8]; default: 0;
+ *  Region execute authority in REE_MODE2
+ */
+#define HP_APM_REGION5_R2_PMS_X    (BIT(8))
+#define HP_APM_REGION5_R2_PMS_X_M  (HP_APM_REGION5_R2_PMS_X_V << HP_APM_REGION5_R2_PMS_X_S)
+#define HP_APM_REGION5_R2_PMS_X_V  0x00000001U
+#define HP_APM_REGION5_R2_PMS_X_S  8
+/** HP_APM_REGION5_R2_PMS_W : R/W; bitpos: [9]; default: 0;
+ *  Region write authority in REE_MODE2
+ */
+#define HP_APM_REGION5_R2_PMS_W    (BIT(9))
+#define HP_APM_REGION5_R2_PMS_W_M  (HP_APM_REGION5_R2_PMS_W_V << HP_APM_REGION5_R2_PMS_W_S)
+#define HP_APM_REGION5_R2_PMS_W_V  0x00000001U
+#define HP_APM_REGION5_R2_PMS_W_S  9
+/** HP_APM_REGION5_R2_PMS_R : R/W; bitpos: [10]; default: 0;
+ *  Region read authority in REE_MODE2
+ */
+#define HP_APM_REGION5_R2_PMS_R    (BIT(10))
+#define HP_APM_REGION5_R2_PMS_R_M  (HP_APM_REGION5_R2_PMS_R_V << HP_APM_REGION5_R2_PMS_R_S)
+#define HP_APM_REGION5_R2_PMS_R_V  0x00000001U
+#define HP_APM_REGION5_R2_PMS_R_S  10
+
+/** HP_APM_REGION6_ADDR_START_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION6_ADDR_START_REG (DR_REG_HP_APM_BASE + 0x4c)
+/** HP_APM_REGION6_ADDR_START : R/W; bitpos: [31:0]; default: 0;
+ *  Start address of region6
+ */
+#define HP_APM_REGION6_ADDR_START    0xFFFFFFFFU
+#define HP_APM_REGION6_ADDR_START_M  (HP_APM_REGION6_ADDR_START_V << HP_APM_REGION6_ADDR_START_S)
+#define HP_APM_REGION6_ADDR_START_V  0xFFFFFFFFU
+#define HP_APM_REGION6_ADDR_START_S  0
+
+/** HP_APM_REGION6_ADDR_END_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION6_ADDR_END_REG (DR_REG_HP_APM_BASE + 0x50)
+/** HP_APM_REGION6_ADDR_END : R/W; bitpos: [31:0]; default: 4294967295;
+ *  End address of region6
+ */
+#define HP_APM_REGION6_ADDR_END    0xFFFFFFFFU
+#define HP_APM_REGION6_ADDR_END_M  (HP_APM_REGION6_ADDR_END_V << HP_APM_REGION6_ADDR_END_S)
+#define HP_APM_REGION6_ADDR_END_V  0xFFFFFFFFU
+#define HP_APM_REGION6_ADDR_END_S  0
+
+/** HP_APM_REGION6_PMS_ATTR_REG register
+ *  Region access authority attribute register
+ */
+#define HP_APM_REGION6_PMS_ATTR_REG (DR_REG_HP_APM_BASE + 0x54)
+/** HP_APM_REGION6_R0_PMS_X : R/W; bitpos: [0]; default: 0;
+ *  Region execute authority in REE_MODE0
+ */
+#define HP_APM_REGION6_R0_PMS_X    (BIT(0))
+#define HP_APM_REGION6_R0_PMS_X_M  (HP_APM_REGION6_R0_PMS_X_V << HP_APM_REGION6_R0_PMS_X_S)
+#define HP_APM_REGION6_R0_PMS_X_V  0x00000001U
+#define HP_APM_REGION6_R0_PMS_X_S  0
+/** HP_APM_REGION6_R0_PMS_W : R/W; bitpos: [1]; default: 0;
+ *  Region write authority in REE_MODE0
+ */
+#define HP_APM_REGION6_R0_PMS_W    (BIT(1))
+#define HP_APM_REGION6_R0_PMS_W_M  (HP_APM_REGION6_R0_PMS_W_V << HP_APM_REGION6_R0_PMS_W_S)
+#define HP_APM_REGION6_R0_PMS_W_V  0x00000001U
+#define HP_APM_REGION6_R0_PMS_W_S  1
+/** HP_APM_REGION6_R0_PMS_R : R/W; bitpos: [2]; default: 0;
+ *  Region read authority in REE_MODE0
+ */
+#define HP_APM_REGION6_R0_PMS_R    (BIT(2))
+#define HP_APM_REGION6_R0_PMS_R_M  (HP_APM_REGION6_R0_PMS_R_V << HP_APM_REGION6_R0_PMS_R_S)
+#define HP_APM_REGION6_R0_PMS_R_V  0x00000001U
+#define HP_APM_REGION6_R0_PMS_R_S  2
+/** HP_APM_REGION6_R1_PMS_X : R/W; bitpos: [4]; default: 0;
+ *  Region execute authority in REE_MODE1
+ */
+#define HP_APM_REGION6_R1_PMS_X    (BIT(4))
+#define HP_APM_REGION6_R1_PMS_X_M  (HP_APM_REGION6_R1_PMS_X_V << HP_APM_REGION6_R1_PMS_X_S)
+#define HP_APM_REGION6_R1_PMS_X_V  0x00000001U
+#define HP_APM_REGION6_R1_PMS_X_S  4
+/** HP_APM_REGION6_R1_PMS_W : R/W; bitpos: [5]; default: 0;
+ *  Region write authority in REE_MODE1
+ */
+#define HP_APM_REGION6_R1_PMS_W    (BIT(5))
+#define HP_APM_REGION6_R1_PMS_W_M  (HP_APM_REGION6_R1_PMS_W_V << HP_APM_REGION6_R1_PMS_W_S)
+#define HP_APM_REGION6_R1_PMS_W_V  0x00000001U
+#define HP_APM_REGION6_R1_PMS_W_S  5
+/** HP_APM_REGION6_R1_PMS_R : R/W; bitpos: [6]; default: 0;
+ *  Region read authority in REE_MODE1
+ */
+#define HP_APM_REGION6_R1_PMS_R    (BIT(6))
+#define HP_APM_REGION6_R1_PMS_R_M  (HP_APM_REGION6_R1_PMS_R_V << HP_APM_REGION6_R1_PMS_R_S)
+#define HP_APM_REGION6_R1_PMS_R_V  0x00000001U
+#define HP_APM_REGION6_R1_PMS_R_S  6
+/** HP_APM_REGION6_R2_PMS_X : R/W; bitpos: [8]; default: 0;
+ *  Region execute authority in REE_MODE2
+ */
+#define HP_APM_REGION6_R2_PMS_X    (BIT(8))
+#define HP_APM_REGION6_R2_PMS_X_M  (HP_APM_REGION6_R2_PMS_X_V << HP_APM_REGION6_R2_PMS_X_S)
+#define HP_APM_REGION6_R2_PMS_X_V  0x00000001U
+#define HP_APM_REGION6_R2_PMS_X_S  8
+/** HP_APM_REGION6_R2_PMS_W : R/W; bitpos: [9]; default: 0;
+ *  Region write authority in REE_MODE2
+ */
+#define HP_APM_REGION6_R2_PMS_W    (BIT(9))
+#define HP_APM_REGION6_R2_PMS_W_M  (HP_APM_REGION6_R2_PMS_W_V << HP_APM_REGION6_R2_PMS_W_S)
+#define HP_APM_REGION6_R2_PMS_W_V  0x00000001U
+#define HP_APM_REGION6_R2_PMS_W_S  9
+/** HP_APM_REGION6_R2_PMS_R : R/W; bitpos: [10]; default: 0;
+ *  Region read authority in REE_MODE2
+ */
+#define HP_APM_REGION6_R2_PMS_R    (BIT(10))
+#define HP_APM_REGION6_R2_PMS_R_M  (HP_APM_REGION6_R2_PMS_R_V << HP_APM_REGION6_R2_PMS_R_S)
+#define HP_APM_REGION6_R2_PMS_R_V  0x00000001U
+#define HP_APM_REGION6_R2_PMS_R_S  10
+
+/** HP_APM_REGION7_ADDR_START_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION7_ADDR_START_REG (DR_REG_HP_APM_BASE + 0x58)
+/** HP_APM_REGION7_ADDR_START : R/W; bitpos: [31:0]; default: 0;
+ *  Start address of region7
+ */
+#define HP_APM_REGION7_ADDR_START    0xFFFFFFFFU
+#define HP_APM_REGION7_ADDR_START_M  (HP_APM_REGION7_ADDR_START_V << HP_APM_REGION7_ADDR_START_S)
+#define HP_APM_REGION7_ADDR_START_V  0xFFFFFFFFU
+#define HP_APM_REGION7_ADDR_START_S  0
+
+/** HP_APM_REGION7_ADDR_END_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION7_ADDR_END_REG (DR_REG_HP_APM_BASE + 0x5c)
+/** HP_APM_REGION7_ADDR_END : R/W; bitpos: [31:0]; default: 4294967295;
+ *  End address of region7
+ */
+#define HP_APM_REGION7_ADDR_END    0xFFFFFFFFU
+#define HP_APM_REGION7_ADDR_END_M  (HP_APM_REGION7_ADDR_END_V << HP_APM_REGION7_ADDR_END_S)
+#define HP_APM_REGION7_ADDR_END_V  0xFFFFFFFFU
+#define HP_APM_REGION7_ADDR_END_S  0
+
+/** HP_APM_REGION7_PMS_ATTR_REG register
+ *  Region access authority attribute register
+ */
+#define HP_APM_REGION7_PMS_ATTR_REG (DR_REG_HP_APM_BASE + 0x60)
+/** HP_APM_REGION7_R0_PMS_X : R/W; bitpos: [0]; default: 0;
+ *  Region execute authority in REE_MODE0
+ */
+#define HP_APM_REGION7_R0_PMS_X    (BIT(0))
+#define HP_APM_REGION7_R0_PMS_X_M  (HP_APM_REGION7_R0_PMS_X_V << HP_APM_REGION7_R0_PMS_X_S)
+#define HP_APM_REGION7_R0_PMS_X_V  0x00000001U
+#define HP_APM_REGION7_R0_PMS_X_S  0
+/** HP_APM_REGION7_R0_PMS_W : R/W; bitpos: [1]; default: 0;
+ *  Region write authority in REE_MODE0
+ */
+#define HP_APM_REGION7_R0_PMS_W    (BIT(1))
+#define HP_APM_REGION7_R0_PMS_W_M  (HP_APM_REGION7_R0_PMS_W_V << HP_APM_REGION7_R0_PMS_W_S)
+#define HP_APM_REGION7_R0_PMS_W_V  0x00000001U
+#define HP_APM_REGION7_R0_PMS_W_S  1
+/** HP_APM_REGION7_R0_PMS_R : R/W; bitpos: [2]; default: 0;
+ *  Region read authority in REE_MODE0
+ */
+#define HP_APM_REGION7_R0_PMS_R    (BIT(2))
+#define HP_APM_REGION7_R0_PMS_R_M  (HP_APM_REGION7_R0_PMS_R_V << HP_APM_REGION7_R0_PMS_R_S)
+#define HP_APM_REGION7_R0_PMS_R_V  0x00000001U
+#define HP_APM_REGION7_R0_PMS_R_S  2
+/** HP_APM_REGION7_R1_PMS_X : R/W; bitpos: [4]; default: 0;
+ *  Region execute authority in REE_MODE1
+ */
+#define HP_APM_REGION7_R1_PMS_X    (BIT(4))
+#define HP_APM_REGION7_R1_PMS_X_M  (HP_APM_REGION7_R1_PMS_X_V << HP_APM_REGION7_R1_PMS_X_S)
+#define HP_APM_REGION7_R1_PMS_X_V  0x00000001U
+#define HP_APM_REGION7_R1_PMS_X_S  4
+/** HP_APM_REGION7_R1_PMS_W : R/W; bitpos: [5]; default: 0;
+ *  Region write authority in REE_MODE1
+ */
+#define HP_APM_REGION7_R1_PMS_W    (BIT(5))
+#define HP_APM_REGION7_R1_PMS_W_M  (HP_APM_REGION7_R1_PMS_W_V << HP_APM_REGION7_R1_PMS_W_S)
+#define HP_APM_REGION7_R1_PMS_W_V  0x00000001U
+#define HP_APM_REGION7_R1_PMS_W_S  5
+/** HP_APM_REGION7_R1_PMS_R : R/W; bitpos: [6]; default: 0;
+ *  Region read authority in REE_MODE1
+ */
+#define HP_APM_REGION7_R1_PMS_R    (BIT(6))
+#define HP_APM_REGION7_R1_PMS_R_M  (HP_APM_REGION7_R1_PMS_R_V << HP_APM_REGION7_R1_PMS_R_S)
+#define HP_APM_REGION7_R1_PMS_R_V  0x00000001U
+#define HP_APM_REGION7_R1_PMS_R_S  6
+/** HP_APM_REGION7_R2_PMS_X : R/W; bitpos: [8]; default: 0;
+ *  Region execute authority in REE_MODE2
+ */
+#define HP_APM_REGION7_R2_PMS_X    (BIT(8))
+#define HP_APM_REGION7_R2_PMS_X_M  (HP_APM_REGION7_R2_PMS_X_V << HP_APM_REGION7_R2_PMS_X_S)
+#define HP_APM_REGION7_R2_PMS_X_V  0x00000001U
+#define HP_APM_REGION7_R2_PMS_X_S  8
+/** HP_APM_REGION7_R2_PMS_W : R/W; bitpos: [9]; default: 0;
+ *  Region write authority in REE_MODE2
+ */
+#define HP_APM_REGION7_R2_PMS_W    (BIT(9))
+#define HP_APM_REGION7_R2_PMS_W_M  (HP_APM_REGION7_R2_PMS_W_V << HP_APM_REGION7_R2_PMS_W_S)
+#define HP_APM_REGION7_R2_PMS_W_V  0x00000001U
+#define HP_APM_REGION7_R2_PMS_W_S  9
+/** HP_APM_REGION7_R2_PMS_R : R/W; bitpos: [10]; default: 0;
+ *  Region read authority in REE_MODE2
+ */
+#define HP_APM_REGION7_R2_PMS_R    (BIT(10))
+#define HP_APM_REGION7_R2_PMS_R_M  (HP_APM_REGION7_R2_PMS_R_V << HP_APM_REGION7_R2_PMS_R_S)
+#define HP_APM_REGION7_R2_PMS_R_V  0x00000001U
+#define HP_APM_REGION7_R2_PMS_R_S  10
+
+/** HP_APM_REGION8_ADDR_START_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION8_ADDR_START_REG (DR_REG_HP_APM_BASE + 0x64)
+/** HP_APM_REGION8_ADDR_START : R/W; bitpos: [31:0]; default: 0;
+ *  Start address of region8
+ */
+#define HP_APM_REGION8_ADDR_START    0xFFFFFFFFU
+#define HP_APM_REGION8_ADDR_START_M  (HP_APM_REGION8_ADDR_START_V << HP_APM_REGION8_ADDR_START_S)
+#define HP_APM_REGION8_ADDR_START_V  0xFFFFFFFFU
+#define HP_APM_REGION8_ADDR_START_S  0
+
+/** HP_APM_REGION8_ADDR_END_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION8_ADDR_END_REG (DR_REG_HP_APM_BASE + 0x68)
+/** HP_APM_REGION8_ADDR_END : R/W; bitpos: [31:0]; default: 4294967295;
+ *  End address of region8
+ */
+#define HP_APM_REGION8_ADDR_END    0xFFFFFFFFU
+#define HP_APM_REGION8_ADDR_END_M  (HP_APM_REGION8_ADDR_END_V << HP_APM_REGION8_ADDR_END_S)
+#define HP_APM_REGION8_ADDR_END_V  0xFFFFFFFFU
+#define HP_APM_REGION8_ADDR_END_S  0
+
+/** HP_APM_REGION8_PMS_ATTR_REG register
+ *  Region access authority attribute register
+ */
+#define HP_APM_REGION8_PMS_ATTR_REG (DR_REG_HP_APM_BASE + 0x6c)
+/** HP_APM_REGION8_R0_PMS_X : R/W; bitpos: [0]; default: 0;
+ *  Region execute authority in REE_MODE0
+ */
+#define HP_APM_REGION8_R0_PMS_X    (BIT(0))
+#define HP_APM_REGION8_R0_PMS_X_M  (HP_APM_REGION8_R0_PMS_X_V << HP_APM_REGION8_R0_PMS_X_S)
+#define HP_APM_REGION8_R0_PMS_X_V  0x00000001U
+#define HP_APM_REGION8_R0_PMS_X_S  0
+/** HP_APM_REGION8_R0_PMS_W : R/W; bitpos: [1]; default: 0;
+ *  Region write authority in REE_MODE0
+ */
+#define HP_APM_REGION8_R0_PMS_W    (BIT(1))
+#define HP_APM_REGION8_R0_PMS_W_M  (HP_APM_REGION8_R0_PMS_W_V << HP_APM_REGION8_R0_PMS_W_S)
+#define HP_APM_REGION8_R0_PMS_W_V  0x00000001U
+#define HP_APM_REGION8_R0_PMS_W_S  1
+/** HP_APM_REGION8_R0_PMS_R : R/W; bitpos: [2]; default: 0;
+ *  Region read authority in REE_MODE0
+ */
+#define HP_APM_REGION8_R0_PMS_R    (BIT(2))
+#define HP_APM_REGION8_R0_PMS_R_M  (HP_APM_REGION8_R0_PMS_R_V << HP_APM_REGION8_R0_PMS_R_S)
+#define HP_APM_REGION8_R0_PMS_R_V  0x00000001U
+#define HP_APM_REGION8_R0_PMS_R_S  2
+/** HP_APM_REGION8_R1_PMS_X : R/W; bitpos: [4]; default: 0;
+ *  Region execute authority in REE_MODE1
+ */
+#define HP_APM_REGION8_R1_PMS_X    (BIT(4))
+#define HP_APM_REGION8_R1_PMS_X_M  (HP_APM_REGION8_R1_PMS_X_V << HP_APM_REGION8_R1_PMS_X_S)
+#define HP_APM_REGION8_R1_PMS_X_V  0x00000001U
+#define HP_APM_REGION8_R1_PMS_X_S  4
+/** HP_APM_REGION8_R1_PMS_W : R/W; bitpos: [5]; default: 0;
+ *  Region write authority in REE_MODE1
+ */
+#define HP_APM_REGION8_R1_PMS_W    (BIT(5))
+#define HP_APM_REGION8_R1_PMS_W_M  (HP_APM_REGION8_R1_PMS_W_V << HP_APM_REGION8_R1_PMS_W_S)
+#define HP_APM_REGION8_R1_PMS_W_V  0x00000001U
+#define HP_APM_REGION8_R1_PMS_W_S  5
+/** HP_APM_REGION8_R1_PMS_R : R/W; bitpos: [6]; default: 0;
+ *  Region read authority in REE_MODE1
+ */
+#define HP_APM_REGION8_R1_PMS_R    (BIT(6))
+#define HP_APM_REGION8_R1_PMS_R_M  (HP_APM_REGION8_R1_PMS_R_V << HP_APM_REGION8_R1_PMS_R_S)
+#define HP_APM_REGION8_R1_PMS_R_V  0x00000001U
+#define HP_APM_REGION8_R1_PMS_R_S  6
+/** HP_APM_REGION8_R2_PMS_X : R/W; bitpos: [8]; default: 0;
+ *  Region execute authority in REE_MODE2
+ */
+#define HP_APM_REGION8_R2_PMS_X    (BIT(8))
+#define HP_APM_REGION8_R2_PMS_X_M  (HP_APM_REGION8_R2_PMS_X_V << HP_APM_REGION8_R2_PMS_X_S)
+#define HP_APM_REGION8_R2_PMS_X_V  0x00000001U
+#define HP_APM_REGION8_R2_PMS_X_S  8
+/** HP_APM_REGION8_R2_PMS_W : R/W; bitpos: [9]; default: 0;
+ *  Region write authority in REE_MODE2
+ */
+#define HP_APM_REGION8_R2_PMS_W    (BIT(9))
+#define HP_APM_REGION8_R2_PMS_W_M  (HP_APM_REGION8_R2_PMS_W_V << HP_APM_REGION8_R2_PMS_W_S)
+#define HP_APM_REGION8_R2_PMS_W_V  0x00000001U
+#define HP_APM_REGION8_R2_PMS_W_S  9
+/** HP_APM_REGION8_R2_PMS_R : R/W; bitpos: [10]; default: 0;
+ *  Region read authority in REE_MODE2
+ */
+#define HP_APM_REGION8_R2_PMS_R    (BIT(10))
+#define HP_APM_REGION8_R2_PMS_R_M  (HP_APM_REGION8_R2_PMS_R_V << HP_APM_REGION8_R2_PMS_R_S)
+#define HP_APM_REGION8_R2_PMS_R_V  0x00000001U
+#define HP_APM_REGION8_R2_PMS_R_S  10
+
+/** HP_APM_REGION9_ADDR_START_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION9_ADDR_START_REG (DR_REG_HP_APM_BASE + 0x70)
+/** HP_APM_REGION9_ADDR_START : R/W; bitpos: [31:0]; default: 0;
+ *  Start address of region9
+ */
+#define HP_APM_REGION9_ADDR_START    0xFFFFFFFFU
+#define HP_APM_REGION9_ADDR_START_M  (HP_APM_REGION9_ADDR_START_V << HP_APM_REGION9_ADDR_START_S)
+#define HP_APM_REGION9_ADDR_START_V  0xFFFFFFFFU
+#define HP_APM_REGION9_ADDR_START_S  0
+
+/** HP_APM_REGION9_ADDR_END_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION9_ADDR_END_REG (DR_REG_HP_APM_BASE + 0x74)
+/** HP_APM_REGION9_ADDR_END : R/W; bitpos: [31:0]; default: 4294967295;
+ *  End address of region9
+ */
+#define HP_APM_REGION9_ADDR_END    0xFFFFFFFFU
+#define HP_APM_REGION9_ADDR_END_M  (HP_APM_REGION9_ADDR_END_V << HP_APM_REGION9_ADDR_END_S)
+#define HP_APM_REGION9_ADDR_END_V  0xFFFFFFFFU
+#define HP_APM_REGION9_ADDR_END_S  0
+
+/** HP_APM_REGION9_PMS_ATTR_REG register
+ *  Region access authority attribute register
+ */
+#define HP_APM_REGION9_PMS_ATTR_REG (DR_REG_HP_APM_BASE + 0x78)
+/** HP_APM_REGION9_R0_PMS_X : R/W; bitpos: [0]; default: 0;
+ *  Region execute authority in REE_MODE0
+ */
+#define HP_APM_REGION9_R0_PMS_X    (BIT(0))
+#define HP_APM_REGION9_R0_PMS_X_M  (HP_APM_REGION9_R0_PMS_X_V << HP_APM_REGION9_R0_PMS_X_S)
+#define HP_APM_REGION9_R0_PMS_X_V  0x00000001U
+#define HP_APM_REGION9_R0_PMS_X_S  0
+/** HP_APM_REGION9_R0_PMS_W : R/W; bitpos: [1]; default: 0;
+ *  Region write authority in REE_MODE0
+ */
+#define HP_APM_REGION9_R0_PMS_W    (BIT(1))
+#define HP_APM_REGION9_R0_PMS_W_M  (HP_APM_REGION9_R0_PMS_W_V << HP_APM_REGION9_R0_PMS_W_S)
+#define HP_APM_REGION9_R0_PMS_W_V  0x00000001U
+#define HP_APM_REGION9_R0_PMS_W_S  1
+/** HP_APM_REGION9_R0_PMS_R : R/W; bitpos: [2]; default: 0;
+ *  Region read authority in REE_MODE0
+ */
+#define HP_APM_REGION9_R0_PMS_R    (BIT(2))
+#define HP_APM_REGION9_R0_PMS_R_M  (HP_APM_REGION9_R0_PMS_R_V << HP_APM_REGION9_R0_PMS_R_S)
+#define HP_APM_REGION9_R0_PMS_R_V  0x00000001U
+#define HP_APM_REGION9_R0_PMS_R_S  2
+/** HP_APM_REGION9_R1_PMS_X : R/W; bitpos: [4]; default: 0;
+ *  Region execute authority in REE_MODE1
+ */
+#define HP_APM_REGION9_R1_PMS_X    (BIT(4))
+#define HP_APM_REGION9_R1_PMS_X_M  (HP_APM_REGION9_R1_PMS_X_V << HP_APM_REGION9_R1_PMS_X_S)
+#define HP_APM_REGION9_R1_PMS_X_V  0x00000001U
+#define HP_APM_REGION9_R1_PMS_X_S  4
+/** HP_APM_REGION9_R1_PMS_W : R/W; bitpos: [5]; default: 0;
+ *  Region write authority in REE_MODE1
+ */
+#define HP_APM_REGION9_R1_PMS_W    (BIT(5))
+#define HP_APM_REGION9_R1_PMS_W_M  (HP_APM_REGION9_R1_PMS_W_V << HP_APM_REGION9_R1_PMS_W_S)
+#define HP_APM_REGION9_R1_PMS_W_V  0x00000001U
+#define HP_APM_REGION9_R1_PMS_W_S  5
+/** HP_APM_REGION9_R1_PMS_R : R/W; bitpos: [6]; default: 0;
+ *  Region read authority in REE_MODE1
+ */
+#define HP_APM_REGION9_R1_PMS_R    (BIT(6))
+#define HP_APM_REGION9_R1_PMS_R_M  (HP_APM_REGION9_R1_PMS_R_V << HP_APM_REGION9_R1_PMS_R_S)
+#define HP_APM_REGION9_R1_PMS_R_V  0x00000001U
+#define HP_APM_REGION9_R1_PMS_R_S  6
+/** HP_APM_REGION9_R2_PMS_X : R/W; bitpos: [8]; default: 0;
+ *  Region execute authority in REE_MODE2
+ */
+#define HP_APM_REGION9_R2_PMS_X    (BIT(8))
+#define HP_APM_REGION9_R2_PMS_X_M  (HP_APM_REGION9_R2_PMS_X_V << HP_APM_REGION9_R2_PMS_X_S)
+#define HP_APM_REGION9_R2_PMS_X_V  0x00000001U
+#define HP_APM_REGION9_R2_PMS_X_S  8
+/** HP_APM_REGION9_R2_PMS_W : R/W; bitpos: [9]; default: 0;
+ *  Region write authority in REE_MODE2
+ */
+#define HP_APM_REGION9_R2_PMS_W    (BIT(9))
+#define HP_APM_REGION9_R2_PMS_W_M  (HP_APM_REGION9_R2_PMS_W_V << HP_APM_REGION9_R2_PMS_W_S)
+#define HP_APM_REGION9_R2_PMS_W_V  0x00000001U
+#define HP_APM_REGION9_R2_PMS_W_S  9
+/** HP_APM_REGION9_R2_PMS_R : R/W; bitpos: [10]; default: 0;
+ *  Region read authority in REE_MODE2
+ */
+#define HP_APM_REGION9_R2_PMS_R    (BIT(10))
+#define HP_APM_REGION9_R2_PMS_R_M  (HP_APM_REGION9_R2_PMS_R_V << HP_APM_REGION9_R2_PMS_R_S)
+#define HP_APM_REGION9_R2_PMS_R_V  0x00000001U
+#define HP_APM_REGION9_R2_PMS_R_S  10
+
+/** HP_APM_REGION10_ADDR_START_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION10_ADDR_START_REG (DR_REG_HP_APM_BASE + 0x7c)
+/** HP_APM_REGION10_ADDR_START : R/W; bitpos: [31:0]; default: 0;
+ *  Start address of region10
+ */
+#define HP_APM_REGION10_ADDR_START    0xFFFFFFFFU
+#define HP_APM_REGION10_ADDR_START_M  (HP_APM_REGION10_ADDR_START_V << HP_APM_REGION10_ADDR_START_S)
+#define HP_APM_REGION10_ADDR_START_V  0xFFFFFFFFU
+#define HP_APM_REGION10_ADDR_START_S  0
+
+/** HP_APM_REGION10_ADDR_END_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION10_ADDR_END_REG (DR_REG_HP_APM_BASE + 0x80)
+/** HP_APM_REGION10_ADDR_END : R/W; bitpos: [31:0]; default: 4294967295;
+ *  End address of region10
+ */
+#define HP_APM_REGION10_ADDR_END    0xFFFFFFFFU
+#define HP_APM_REGION10_ADDR_END_M  (HP_APM_REGION10_ADDR_END_V << HP_APM_REGION10_ADDR_END_S)
+#define HP_APM_REGION10_ADDR_END_V  0xFFFFFFFFU
+#define HP_APM_REGION10_ADDR_END_S  0
+
+/** HP_APM_REGION10_PMS_ATTR_REG register
+ *  Region access authority attribute register
+ */
+#define HP_APM_REGION10_PMS_ATTR_REG (DR_REG_HP_APM_BASE + 0x84)
+/** HP_APM_REGION10_R0_PMS_X : R/W; bitpos: [0]; default: 0;
+ *  Region execute authority in REE_MODE0
+ */
+#define HP_APM_REGION10_R0_PMS_X    (BIT(0))
+#define HP_APM_REGION10_R0_PMS_X_M  (HP_APM_REGION10_R0_PMS_X_V << HP_APM_REGION10_R0_PMS_X_S)
+#define HP_APM_REGION10_R0_PMS_X_V  0x00000001U
+#define HP_APM_REGION10_R0_PMS_X_S  0
+/** HP_APM_REGION10_R0_PMS_W : R/W; bitpos: [1]; default: 0;
+ *  Region write authority in REE_MODE0
+ */
+#define HP_APM_REGION10_R0_PMS_W    (BIT(1))
+#define HP_APM_REGION10_R0_PMS_W_M  (HP_APM_REGION10_R0_PMS_W_V << HP_APM_REGION10_R0_PMS_W_S)
+#define HP_APM_REGION10_R0_PMS_W_V  0x00000001U
+#define HP_APM_REGION10_R0_PMS_W_S  1
+/** HP_APM_REGION10_R0_PMS_R : R/W; bitpos: [2]; default: 0;
+ *  Region read authority in REE_MODE0
+ */
+#define HP_APM_REGION10_R0_PMS_R    (BIT(2))
+#define HP_APM_REGION10_R0_PMS_R_M  (HP_APM_REGION10_R0_PMS_R_V << HP_APM_REGION10_R0_PMS_R_S)
+#define HP_APM_REGION10_R0_PMS_R_V  0x00000001U
+#define HP_APM_REGION10_R0_PMS_R_S  2
+/** HP_APM_REGION10_R1_PMS_X : R/W; bitpos: [4]; default: 0;
+ *  Region execute authority in REE_MODE1
+ */
+#define HP_APM_REGION10_R1_PMS_X    (BIT(4))
+#define HP_APM_REGION10_R1_PMS_X_M  (HP_APM_REGION10_R1_PMS_X_V << HP_APM_REGION10_R1_PMS_X_S)
+#define HP_APM_REGION10_R1_PMS_X_V  0x00000001U
+#define HP_APM_REGION10_R1_PMS_X_S  4
+/** HP_APM_REGION10_R1_PMS_W : R/W; bitpos: [5]; default: 0;
+ *  Region write authority in REE_MODE1
+ */
+#define HP_APM_REGION10_R1_PMS_W    (BIT(5))
+#define HP_APM_REGION10_R1_PMS_W_M  (HP_APM_REGION10_R1_PMS_W_V << HP_APM_REGION10_R1_PMS_W_S)
+#define HP_APM_REGION10_R1_PMS_W_V  0x00000001U
+#define HP_APM_REGION10_R1_PMS_W_S  5
+/** HP_APM_REGION10_R1_PMS_R : R/W; bitpos: [6]; default: 0;
+ *  Region read authority in REE_MODE1
+ */
+#define HP_APM_REGION10_R1_PMS_R    (BIT(6))
+#define HP_APM_REGION10_R1_PMS_R_M  (HP_APM_REGION10_R1_PMS_R_V << HP_APM_REGION10_R1_PMS_R_S)
+#define HP_APM_REGION10_R1_PMS_R_V  0x00000001U
+#define HP_APM_REGION10_R1_PMS_R_S  6
+/** HP_APM_REGION10_R2_PMS_X : R/W; bitpos: [8]; default: 0;
+ *  Region execute authority in REE_MODE2
+ */
+#define HP_APM_REGION10_R2_PMS_X    (BIT(8))
+#define HP_APM_REGION10_R2_PMS_X_M  (HP_APM_REGION10_R2_PMS_X_V << HP_APM_REGION10_R2_PMS_X_S)
+#define HP_APM_REGION10_R2_PMS_X_V  0x00000001U
+#define HP_APM_REGION10_R2_PMS_X_S  8
+/** HP_APM_REGION10_R2_PMS_W : R/W; bitpos: [9]; default: 0;
+ *  Region write authority in REE_MODE2
+ */
+#define HP_APM_REGION10_R2_PMS_W    (BIT(9))
+#define HP_APM_REGION10_R2_PMS_W_M  (HP_APM_REGION10_R2_PMS_W_V << HP_APM_REGION10_R2_PMS_W_S)
+#define HP_APM_REGION10_R2_PMS_W_V  0x00000001U
+#define HP_APM_REGION10_R2_PMS_W_S  9
+/** HP_APM_REGION10_R2_PMS_R : R/W; bitpos: [10]; default: 0;
+ *  Region read authority in REE_MODE2
+ */
+#define HP_APM_REGION10_R2_PMS_R    (BIT(10))
+#define HP_APM_REGION10_R2_PMS_R_M  (HP_APM_REGION10_R2_PMS_R_V << HP_APM_REGION10_R2_PMS_R_S)
+#define HP_APM_REGION10_R2_PMS_R_V  0x00000001U
+#define HP_APM_REGION10_R2_PMS_R_S  10
+
+/** HP_APM_REGION11_ADDR_START_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION11_ADDR_START_REG (DR_REG_HP_APM_BASE + 0x88)
+/** HP_APM_REGION11_ADDR_START : R/W; bitpos: [31:0]; default: 0;
+ *  Start address of region11
+ */
+#define HP_APM_REGION11_ADDR_START    0xFFFFFFFFU
+#define HP_APM_REGION11_ADDR_START_M  (HP_APM_REGION11_ADDR_START_V << HP_APM_REGION11_ADDR_START_S)
+#define HP_APM_REGION11_ADDR_START_V  0xFFFFFFFFU
+#define HP_APM_REGION11_ADDR_START_S  0
+
+/** HP_APM_REGION11_ADDR_END_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION11_ADDR_END_REG (DR_REG_HP_APM_BASE + 0x8c)
+/** HP_APM_REGION11_ADDR_END : R/W; bitpos: [31:0]; default: 4294967295;
+ *  End address of region11
+ */
+#define HP_APM_REGION11_ADDR_END    0xFFFFFFFFU
+#define HP_APM_REGION11_ADDR_END_M  (HP_APM_REGION11_ADDR_END_V << HP_APM_REGION11_ADDR_END_S)
+#define HP_APM_REGION11_ADDR_END_V  0xFFFFFFFFU
+#define HP_APM_REGION11_ADDR_END_S  0
+
+/** HP_APM_REGION11_PMS_ATTR_REG register
+ *  Region access authority attribute register
+ */
+#define HP_APM_REGION11_PMS_ATTR_REG (DR_REG_HP_APM_BASE + 0x90)
+/** HP_APM_REGION11_R0_PMS_X : R/W; bitpos: [0]; default: 0;
+ *  Region execute authority in REE_MODE0
+ */
+#define HP_APM_REGION11_R0_PMS_X    (BIT(0))
+#define HP_APM_REGION11_R0_PMS_X_M  (HP_APM_REGION11_R0_PMS_X_V << HP_APM_REGION11_R0_PMS_X_S)
+#define HP_APM_REGION11_R0_PMS_X_V  0x00000001U
+#define HP_APM_REGION11_R0_PMS_X_S  0
+/** HP_APM_REGION11_R0_PMS_W : R/W; bitpos: [1]; default: 0;
+ *  Region write authority in REE_MODE0
+ */
+#define HP_APM_REGION11_R0_PMS_W    (BIT(1))
+#define HP_APM_REGION11_R0_PMS_W_M  (HP_APM_REGION11_R0_PMS_W_V << HP_APM_REGION11_R0_PMS_W_S)
+#define HP_APM_REGION11_R0_PMS_W_V  0x00000001U
+#define HP_APM_REGION11_R0_PMS_W_S  1
+/** HP_APM_REGION11_R0_PMS_R : R/W; bitpos: [2]; default: 0;
+ *  Region read authority in REE_MODE0
+ */
+#define HP_APM_REGION11_R0_PMS_R    (BIT(2))
+#define HP_APM_REGION11_R0_PMS_R_M  (HP_APM_REGION11_R0_PMS_R_V << HP_APM_REGION11_R0_PMS_R_S)
+#define HP_APM_REGION11_R0_PMS_R_V  0x00000001U
+#define HP_APM_REGION11_R0_PMS_R_S  2
+/** HP_APM_REGION11_R1_PMS_X : R/W; bitpos: [4]; default: 0;
+ *  Region execute authority in REE_MODE1
+ */
+#define HP_APM_REGION11_R1_PMS_X    (BIT(4))
+#define HP_APM_REGION11_R1_PMS_X_M  (HP_APM_REGION11_R1_PMS_X_V << HP_APM_REGION11_R1_PMS_X_S)
+#define HP_APM_REGION11_R1_PMS_X_V  0x00000001U
+#define HP_APM_REGION11_R1_PMS_X_S  4
+/** HP_APM_REGION11_R1_PMS_W : R/W; bitpos: [5]; default: 0;
+ *  Region write authority in REE_MODE1
+ */
+#define HP_APM_REGION11_R1_PMS_W    (BIT(5))
+#define HP_APM_REGION11_R1_PMS_W_M  (HP_APM_REGION11_R1_PMS_W_V << HP_APM_REGION11_R1_PMS_W_S)
+#define HP_APM_REGION11_R1_PMS_W_V  0x00000001U
+#define HP_APM_REGION11_R1_PMS_W_S  5
+/** HP_APM_REGION11_R1_PMS_R : R/W; bitpos: [6]; default: 0;
+ *  Region read authority in REE_MODE1
+ */
+#define HP_APM_REGION11_R1_PMS_R    (BIT(6))
+#define HP_APM_REGION11_R1_PMS_R_M  (HP_APM_REGION11_R1_PMS_R_V << HP_APM_REGION11_R1_PMS_R_S)
+#define HP_APM_REGION11_R1_PMS_R_V  0x00000001U
+#define HP_APM_REGION11_R1_PMS_R_S  6
+/** HP_APM_REGION11_R2_PMS_X : R/W; bitpos: [8]; default: 0;
+ *  Region execute authority in REE_MODE2
+ */
+#define HP_APM_REGION11_R2_PMS_X    (BIT(8))
+#define HP_APM_REGION11_R2_PMS_X_M  (HP_APM_REGION11_R2_PMS_X_V << HP_APM_REGION11_R2_PMS_X_S)
+#define HP_APM_REGION11_R2_PMS_X_V  0x00000001U
+#define HP_APM_REGION11_R2_PMS_X_S  8
+/** HP_APM_REGION11_R2_PMS_W : R/W; bitpos: [9]; default: 0;
+ *  Region write authority in REE_MODE2
+ */
+#define HP_APM_REGION11_R2_PMS_W    (BIT(9))
+#define HP_APM_REGION11_R2_PMS_W_M  (HP_APM_REGION11_R2_PMS_W_V << HP_APM_REGION11_R2_PMS_W_S)
+#define HP_APM_REGION11_R2_PMS_W_V  0x00000001U
+#define HP_APM_REGION11_R2_PMS_W_S  9
+/** HP_APM_REGION11_R2_PMS_R : R/W; bitpos: [10]; default: 0;
+ *  Region read authority in REE_MODE2
+ */
+#define HP_APM_REGION11_R2_PMS_R    (BIT(10))
+#define HP_APM_REGION11_R2_PMS_R_M  (HP_APM_REGION11_R2_PMS_R_V << HP_APM_REGION11_R2_PMS_R_S)
+#define HP_APM_REGION11_R2_PMS_R_V  0x00000001U
+#define HP_APM_REGION11_R2_PMS_R_S  10
+
+/** HP_APM_REGION12_ADDR_START_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION12_ADDR_START_REG (DR_REG_HP_APM_BASE + 0x94)
+/** HP_APM_REGION12_ADDR_START : R/W; bitpos: [31:0]; default: 0;
+ *  Start address of region12
+ */
+#define HP_APM_REGION12_ADDR_START    0xFFFFFFFFU
+#define HP_APM_REGION12_ADDR_START_M  (HP_APM_REGION12_ADDR_START_V << HP_APM_REGION12_ADDR_START_S)
+#define HP_APM_REGION12_ADDR_START_V  0xFFFFFFFFU
+#define HP_APM_REGION12_ADDR_START_S  0
+
+/** HP_APM_REGION12_ADDR_END_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION12_ADDR_END_REG (DR_REG_HP_APM_BASE + 0x98)
+/** HP_APM_REGION12_ADDR_END : R/W; bitpos: [31:0]; default: 4294967295;
+ *  End address of region12
+ */
+#define HP_APM_REGION12_ADDR_END    0xFFFFFFFFU
+#define HP_APM_REGION12_ADDR_END_M  (HP_APM_REGION12_ADDR_END_V << HP_APM_REGION12_ADDR_END_S)
+#define HP_APM_REGION12_ADDR_END_V  0xFFFFFFFFU
+#define HP_APM_REGION12_ADDR_END_S  0
+
+/** HP_APM_REGION12_PMS_ATTR_REG register
+ *  Region access authority attribute register
+ */
+#define HP_APM_REGION12_PMS_ATTR_REG (DR_REG_HP_APM_BASE + 0x9c)
+/** HP_APM_REGION12_R0_PMS_X : R/W; bitpos: [0]; default: 0;
+ *  Region execute authority in REE_MODE0
+ */
+#define HP_APM_REGION12_R0_PMS_X    (BIT(0))
+#define HP_APM_REGION12_R0_PMS_X_M  (HP_APM_REGION12_R0_PMS_X_V << HP_APM_REGION12_R0_PMS_X_S)
+#define HP_APM_REGION12_R0_PMS_X_V  0x00000001U
+#define HP_APM_REGION12_R0_PMS_X_S  0
+/** HP_APM_REGION12_R0_PMS_W : R/W; bitpos: [1]; default: 0;
+ *  Region write authority in REE_MODE0
+ */
+#define HP_APM_REGION12_R0_PMS_W    (BIT(1))
+#define HP_APM_REGION12_R0_PMS_W_M  (HP_APM_REGION12_R0_PMS_W_V << HP_APM_REGION12_R0_PMS_W_S)
+#define HP_APM_REGION12_R0_PMS_W_V  0x00000001U
+#define HP_APM_REGION12_R0_PMS_W_S  1
+/** HP_APM_REGION12_R0_PMS_R : R/W; bitpos: [2]; default: 0;
+ *  Region read authority in REE_MODE0
+ */
+#define HP_APM_REGION12_R0_PMS_R    (BIT(2))
+#define HP_APM_REGION12_R0_PMS_R_M  (HP_APM_REGION12_R0_PMS_R_V << HP_APM_REGION12_R0_PMS_R_S)
+#define HP_APM_REGION12_R0_PMS_R_V  0x00000001U
+#define HP_APM_REGION12_R0_PMS_R_S  2
+/** HP_APM_REGION12_R1_PMS_X : R/W; bitpos: [4]; default: 0;
+ *  Region execute authority in REE_MODE1
+ */
+#define HP_APM_REGION12_R1_PMS_X    (BIT(4))
+#define HP_APM_REGION12_R1_PMS_X_M  (HP_APM_REGION12_R1_PMS_X_V << HP_APM_REGION12_R1_PMS_X_S)
+#define HP_APM_REGION12_R1_PMS_X_V  0x00000001U
+#define HP_APM_REGION12_R1_PMS_X_S  4
+/** HP_APM_REGION12_R1_PMS_W : R/W; bitpos: [5]; default: 0;
+ *  Region write authority in REE_MODE1
+ */
+#define HP_APM_REGION12_R1_PMS_W    (BIT(5))
+#define HP_APM_REGION12_R1_PMS_W_M  (HP_APM_REGION12_R1_PMS_W_V << HP_APM_REGION12_R1_PMS_W_S)
+#define HP_APM_REGION12_R1_PMS_W_V  0x00000001U
+#define HP_APM_REGION12_R1_PMS_W_S  5
+/** HP_APM_REGION12_R1_PMS_R : R/W; bitpos: [6]; default: 0;
+ *  Region read authority in REE_MODE1
+ */
+#define HP_APM_REGION12_R1_PMS_R    (BIT(6))
+#define HP_APM_REGION12_R1_PMS_R_M  (HP_APM_REGION12_R1_PMS_R_V << HP_APM_REGION12_R1_PMS_R_S)
+#define HP_APM_REGION12_R1_PMS_R_V  0x00000001U
+#define HP_APM_REGION12_R1_PMS_R_S  6
+/** HP_APM_REGION12_R2_PMS_X : R/W; bitpos: [8]; default: 0;
+ *  Region execute authority in REE_MODE2
+ */
+#define HP_APM_REGION12_R2_PMS_X    (BIT(8))
+#define HP_APM_REGION12_R2_PMS_X_M  (HP_APM_REGION12_R2_PMS_X_V << HP_APM_REGION12_R2_PMS_X_S)
+#define HP_APM_REGION12_R2_PMS_X_V  0x00000001U
+#define HP_APM_REGION12_R2_PMS_X_S  8
+/** HP_APM_REGION12_R2_PMS_W : R/W; bitpos: [9]; default: 0;
+ *  Region write authority in REE_MODE2
+ */
+#define HP_APM_REGION12_R2_PMS_W    (BIT(9))
+#define HP_APM_REGION12_R2_PMS_W_M  (HP_APM_REGION12_R2_PMS_W_V << HP_APM_REGION12_R2_PMS_W_S)
+#define HP_APM_REGION12_R2_PMS_W_V  0x00000001U
+#define HP_APM_REGION12_R2_PMS_W_S  9
+/** HP_APM_REGION12_R2_PMS_R : R/W; bitpos: [10]; default: 0;
+ *  Region read authority in REE_MODE2
+ */
+#define HP_APM_REGION12_R2_PMS_R    (BIT(10))
+#define HP_APM_REGION12_R2_PMS_R_M  (HP_APM_REGION12_R2_PMS_R_V << HP_APM_REGION12_R2_PMS_R_S)
+#define HP_APM_REGION12_R2_PMS_R_V  0x00000001U
+#define HP_APM_REGION12_R2_PMS_R_S  10
+
+/** HP_APM_REGION13_ADDR_START_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION13_ADDR_START_REG (DR_REG_HP_APM_BASE + 0xa0)
+/** HP_APM_REGION13_ADDR_START : R/W; bitpos: [31:0]; default: 0;
+ *  Start address of region13
+ */
+#define HP_APM_REGION13_ADDR_START    0xFFFFFFFFU
+#define HP_APM_REGION13_ADDR_START_M  (HP_APM_REGION13_ADDR_START_V << HP_APM_REGION13_ADDR_START_S)
+#define HP_APM_REGION13_ADDR_START_V  0xFFFFFFFFU
+#define HP_APM_REGION13_ADDR_START_S  0
+
+/** HP_APM_REGION13_ADDR_END_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION13_ADDR_END_REG (DR_REG_HP_APM_BASE + 0xa4)
+/** HP_APM_REGION13_ADDR_END : R/W; bitpos: [31:0]; default: 4294967295;
+ *  End address of region13
+ */
+#define HP_APM_REGION13_ADDR_END    0xFFFFFFFFU
+#define HP_APM_REGION13_ADDR_END_M  (HP_APM_REGION13_ADDR_END_V << HP_APM_REGION13_ADDR_END_S)
+#define HP_APM_REGION13_ADDR_END_V  0xFFFFFFFFU
+#define HP_APM_REGION13_ADDR_END_S  0
+
+/** HP_APM_REGION13_PMS_ATTR_REG register
+ *  Region access authority attribute register
+ */
+#define HP_APM_REGION13_PMS_ATTR_REG (DR_REG_HP_APM_BASE + 0xa8)
+/** HP_APM_REGION13_R0_PMS_X : R/W; bitpos: [0]; default: 0;
+ *  Region execute authority in REE_MODE0
+ */
+#define HP_APM_REGION13_R0_PMS_X    (BIT(0))
+#define HP_APM_REGION13_R0_PMS_X_M  (HP_APM_REGION13_R0_PMS_X_V << HP_APM_REGION13_R0_PMS_X_S)
+#define HP_APM_REGION13_R0_PMS_X_V  0x00000001U
+#define HP_APM_REGION13_R0_PMS_X_S  0
+/** HP_APM_REGION13_R0_PMS_W : R/W; bitpos: [1]; default: 0;
+ *  Region write authority in REE_MODE0
+ */
+#define HP_APM_REGION13_R0_PMS_W    (BIT(1))
+#define HP_APM_REGION13_R0_PMS_W_M  (HP_APM_REGION13_R0_PMS_W_V << HP_APM_REGION13_R0_PMS_W_S)
+#define HP_APM_REGION13_R0_PMS_W_V  0x00000001U
+#define HP_APM_REGION13_R0_PMS_W_S  1
+/** HP_APM_REGION13_R0_PMS_R : R/W; bitpos: [2]; default: 0;
+ *  Region read authority in REE_MODE0
+ */
+#define HP_APM_REGION13_R0_PMS_R    (BIT(2))
+#define HP_APM_REGION13_R0_PMS_R_M  (HP_APM_REGION13_R0_PMS_R_V << HP_APM_REGION13_R0_PMS_R_S)
+#define HP_APM_REGION13_R0_PMS_R_V  0x00000001U
+#define HP_APM_REGION13_R0_PMS_R_S  2
+/** HP_APM_REGION13_R1_PMS_X : R/W; bitpos: [4]; default: 0;
+ *  Region execute authority in REE_MODE1
+ */
+#define HP_APM_REGION13_R1_PMS_X    (BIT(4))
+#define HP_APM_REGION13_R1_PMS_X_M  (HP_APM_REGION13_R1_PMS_X_V << HP_APM_REGION13_R1_PMS_X_S)
+#define HP_APM_REGION13_R1_PMS_X_V  0x00000001U
+#define HP_APM_REGION13_R1_PMS_X_S  4
+/** HP_APM_REGION13_R1_PMS_W : R/W; bitpos: [5]; default: 0;
+ *  Region write authority in REE_MODE1
+ */
+#define HP_APM_REGION13_R1_PMS_W    (BIT(5))
+#define HP_APM_REGION13_R1_PMS_W_M  (HP_APM_REGION13_R1_PMS_W_V << HP_APM_REGION13_R1_PMS_W_S)
+#define HP_APM_REGION13_R1_PMS_W_V  0x00000001U
+#define HP_APM_REGION13_R1_PMS_W_S  5
+/** HP_APM_REGION13_R1_PMS_R : R/W; bitpos: [6]; default: 0;
+ *  Region read authority in REE_MODE1
+ */
+#define HP_APM_REGION13_R1_PMS_R    (BIT(6))
+#define HP_APM_REGION13_R1_PMS_R_M  (HP_APM_REGION13_R1_PMS_R_V << HP_APM_REGION13_R1_PMS_R_S)
+#define HP_APM_REGION13_R1_PMS_R_V  0x00000001U
+#define HP_APM_REGION13_R1_PMS_R_S  6
+/** HP_APM_REGION13_R2_PMS_X : R/W; bitpos: [8]; default: 0;
+ *  Region execute authority in REE_MODE2
+ */
+#define HP_APM_REGION13_R2_PMS_X    (BIT(8))
+#define HP_APM_REGION13_R2_PMS_X_M  (HP_APM_REGION13_R2_PMS_X_V << HP_APM_REGION13_R2_PMS_X_S)
+#define HP_APM_REGION13_R2_PMS_X_V  0x00000001U
+#define HP_APM_REGION13_R2_PMS_X_S  8
+/** HP_APM_REGION13_R2_PMS_W : R/W; bitpos: [9]; default: 0;
+ *  Region write authority in REE_MODE2
+ */
+#define HP_APM_REGION13_R2_PMS_W    (BIT(9))
+#define HP_APM_REGION13_R2_PMS_W_M  (HP_APM_REGION13_R2_PMS_W_V << HP_APM_REGION13_R2_PMS_W_S)
+#define HP_APM_REGION13_R2_PMS_W_V  0x00000001U
+#define HP_APM_REGION13_R2_PMS_W_S  9
+/** HP_APM_REGION13_R2_PMS_R : R/W; bitpos: [10]; default: 0;
+ *  Region read authority in REE_MODE2
+ */
+#define HP_APM_REGION13_R2_PMS_R    (BIT(10))
+#define HP_APM_REGION13_R2_PMS_R_M  (HP_APM_REGION13_R2_PMS_R_V << HP_APM_REGION13_R2_PMS_R_S)
+#define HP_APM_REGION13_R2_PMS_R_V  0x00000001U
+#define HP_APM_REGION13_R2_PMS_R_S  10
+
+/** HP_APM_REGION14_ADDR_START_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION14_ADDR_START_REG (DR_REG_HP_APM_BASE + 0xac)
+/** HP_APM_REGION14_ADDR_START : R/W; bitpos: [31:0]; default: 0;
+ *  Start address of region14
+ */
+#define HP_APM_REGION14_ADDR_START    0xFFFFFFFFU
+#define HP_APM_REGION14_ADDR_START_M  (HP_APM_REGION14_ADDR_START_V << HP_APM_REGION14_ADDR_START_S)
+#define HP_APM_REGION14_ADDR_START_V  0xFFFFFFFFU
+#define HP_APM_REGION14_ADDR_START_S  0
+
+/** HP_APM_REGION14_ADDR_END_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION14_ADDR_END_REG (DR_REG_HP_APM_BASE + 0xb0)
+/** HP_APM_REGION14_ADDR_END : R/W; bitpos: [31:0]; default: 4294967295;
+ *  End address of region14
+ */
+#define HP_APM_REGION14_ADDR_END    0xFFFFFFFFU
+#define HP_APM_REGION14_ADDR_END_M  (HP_APM_REGION14_ADDR_END_V << HP_APM_REGION14_ADDR_END_S)
+#define HP_APM_REGION14_ADDR_END_V  0xFFFFFFFFU
+#define HP_APM_REGION14_ADDR_END_S  0
+
+/** HP_APM_REGION14_PMS_ATTR_REG register
+ *  Region access authority attribute register
+ */
+#define HP_APM_REGION14_PMS_ATTR_REG (DR_REG_HP_APM_BASE + 0xb4)
+/** HP_APM_REGION14_R0_PMS_X : R/W; bitpos: [0]; default: 0;
+ *  Region execute authority in REE_MODE0
+ */
+#define HP_APM_REGION14_R0_PMS_X    (BIT(0))
+#define HP_APM_REGION14_R0_PMS_X_M  (HP_APM_REGION14_R0_PMS_X_V << HP_APM_REGION14_R0_PMS_X_S)
+#define HP_APM_REGION14_R0_PMS_X_V  0x00000001U
+#define HP_APM_REGION14_R0_PMS_X_S  0
+/** HP_APM_REGION14_R0_PMS_W : R/W; bitpos: [1]; default: 0;
+ *  Region write authority in REE_MODE0
+ */
+#define HP_APM_REGION14_R0_PMS_W    (BIT(1))
+#define HP_APM_REGION14_R0_PMS_W_M  (HP_APM_REGION14_R0_PMS_W_V << HP_APM_REGION14_R0_PMS_W_S)
+#define HP_APM_REGION14_R0_PMS_W_V  0x00000001U
+#define HP_APM_REGION14_R0_PMS_W_S  1
+/** HP_APM_REGION14_R0_PMS_R : R/W; bitpos: [2]; default: 0;
+ *  Region read authority in REE_MODE0
+ */
+#define HP_APM_REGION14_R0_PMS_R    (BIT(2))
+#define HP_APM_REGION14_R0_PMS_R_M  (HP_APM_REGION14_R0_PMS_R_V << HP_APM_REGION14_R0_PMS_R_S)
+#define HP_APM_REGION14_R0_PMS_R_V  0x00000001U
+#define HP_APM_REGION14_R0_PMS_R_S  2
+/** HP_APM_REGION14_R1_PMS_X : R/W; bitpos: [4]; default: 0;
+ *  Region execute authority in REE_MODE1
+ */
+#define HP_APM_REGION14_R1_PMS_X    (BIT(4))
+#define HP_APM_REGION14_R1_PMS_X_M  (HP_APM_REGION14_R1_PMS_X_V << HP_APM_REGION14_R1_PMS_X_S)
+#define HP_APM_REGION14_R1_PMS_X_V  0x00000001U
+#define HP_APM_REGION14_R1_PMS_X_S  4
+/** HP_APM_REGION14_R1_PMS_W : R/W; bitpos: [5]; default: 0;
+ *  Region write authority in REE_MODE1
+ */
+#define HP_APM_REGION14_R1_PMS_W    (BIT(5))
+#define HP_APM_REGION14_R1_PMS_W_M  (HP_APM_REGION14_R1_PMS_W_V << HP_APM_REGION14_R1_PMS_W_S)
+#define HP_APM_REGION14_R1_PMS_W_V  0x00000001U
+#define HP_APM_REGION14_R1_PMS_W_S  5
+/** HP_APM_REGION14_R1_PMS_R : R/W; bitpos: [6]; default: 0;
+ *  Region read authority in REE_MODE1
+ */
+#define HP_APM_REGION14_R1_PMS_R    (BIT(6))
+#define HP_APM_REGION14_R1_PMS_R_M  (HP_APM_REGION14_R1_PMS_R_V << HP_APM_REGION14_R1_PMS_R_S)
+#define HP_APM_REGION14_R1_PMS_R_V  0x00000001U
+#define HP_APM_REGION14_R1_PMS_R_S  6
+/** HP_APM_REGION14_R2_PMS_X : R/W; bitpos: [8]; default: 0;
+ *  Region execute authority in REE_MODE2
+ */
+#define HP_APM_REGION14_R2_PMS_X    (BIT(8))
+#define HP_APM_REGION14_R2_PMS_X_M  (HP_APM_REGION14_R2_PMS_X_V << HP_APM_REGION14_R2_PMS_X_S)
+#define HP_APM_REGION14_R2_PMS_X_V  0x00000001U
+#define HP_APM_REGION14_R2_PMS_X_S  8
+/** HP_APM_REGION14_R2_PMS_W : R/W; bitpos: [9]; default: 0;
+ *  Region write authority in REE_MODE2
+ */
+#define HP_APM_REGION14_R2_PMS_W    (BIT(9))
+#define HP_APM_REGION14_R2_PMS_W_M  (HP_APM_REGION14_R2_PMS_W_V << HP_APM_REGION14_R2_PMS_W_S)
+#define HP_APM_REGION14_R2_PMS_W_V  0x00000001U
+#define HP_APM_REGION14_R2_PMS_W_S  9
+/** HP_APM_REGION14_R2_PMS_R : R/W; bitpos: [10]; default: 0;
+ *  Region read authority in REE_MODE2
+ */
+#define HP_APM_REGION14_R2_PMS_R    (BIT(10))
+#define HP_APM_REGION14_R2_PMS_R_M  (HP_APM_REGION14_R2_PMS_R_V << HP_APM_REGION14_R2_PMS_R_S)
+#define HP_APM_REGION14_R2_PMS_R_V  0x00000001U
+#define HP_APM_REGION14_R2_PMS_R_S  10
+
+/** HP_APM_REGION15_ADDR_START_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION15_ADDR_START_REG (DR_REG_HP_APM_BASE + 0xb8)
+/** HP_APM_REGION15_ADDR_START : R/W; bitpos: [31:0]; default: 0;
+ *  Start address of region15
+ */
+#define HP_APM_REGION15_ADDR_START    0xFFFFFFFFU
+#define HP_APM_REGION15_ADDR_START_M  (HP_APM_REGION15_ADDR_START_V << HP_APM_REGION15_ADDR_START_S)
+#define HP_APM_REGION15_ADDR_START_V  0xFFFFFFFFU
+#define HP_APM_REGION15_ADDR_START_S  0
+
+/** HP_APM_REGION15_ADDR_END_REG register
+ *  Region address register
+ */
+#define HP_APM_REGION15_ADDR_END_REG (DR_REG_HP_APM_BASE + 0xbc)
+/** HP_APM_REGION15_ADDR_END : R/W; bitpos: [31:0]; default: 4294967295;
+ *  End address of region15
+ */
+#define HP_APM_REGION15_ADDR_END    0xFFFFFFFFU
+#define HP_APM_REGION15_ADDR_END_M  (HP_APM_REGION15_ADDR_END_V << HP_APM_REGION15_ADDR_END_S)
+#define HP_APM_REGION15_ADDR_END_V  0xFFFFFFFFU
+#define HP_APM_REGION15_ADDR_END_S  0
+
+/** HP_APM_REGION15_PMS_ATTR_REG register
+ *  Region access authority attribute register
+ */
+#define HP_APM_REGION15_PMS_ATTR_REG (DR_REG_HP_APM_BASE + 0xc0)
+/** HP_APM_REGION15_R0_PMS_X : R/W; bitpos: [0]; default: 0;
+ *  Region execute authority in REE_MODE0
+ */
+#define HP_APM_REGION15_R0_PMS_X    (BIT(0))
+#define HP_APM_REGION15_R0_PMS_X_M  (HP_APM_REGION15_R0_PMS_X_V << HP_APM_REGION15_R0_PMS_X_S)
+#define HP_APM_REGION15_R0_PMS_X_V  0x00000001U
+#define HP_APM_REGION15_R0_PMS_X_S  0
+/** HP_APM_REGION15_R0_PMS_W : R/W; bitpos: [1]; default: 0;
+ *  Region write authority in REE_MODE0
+ */
+#define HP_APM_REGION15_R0_PMS_W    (BIT(1))
+#define HP_APM_REGION15_R0_PMS_W_M  (HP_APM_REGION15_R0_PMS_W_V << HP_APM_REGION15_R0_PMS_W_S)
+#define HP_APM_REGION15_R0_PMS_W_V  0x00000001U
+#define HP_APM_REGION15_R0_PMS_W_S  1
+/** HP_APM_REGION15_R0_PMS_R : R/W; bitpos: [2]; default: 0;
+ *  Region read authority in REE_MODE0
+ */
+#define HP_APM_REGION15_R0_PMS_R    (BIT(2))
+#define HP_APM_REGION15_R0_PMS_R_M  (HP_APM_REGION15_R0_PMS_R_V << HP_APM_REGION15_R0_PMS_R_S)
+#define HP_APM_REGION15_R0_PMS_R_V  0x00000001U
+#define HP_APM_REGION15_R0_PMS_R_S  2
+/** HP_APM_REGION15_R1_PMS_X : R/W; bitpos: [4]; default: 0;
+ *  Region execute authority in REE_MODE1
+ */
+#define HP_APM_REGION15_R1_PMS_X    (BIT(4))
+#define HP_APM_REGION15_R1_PMS_X_M  (HP_APM_REGION15_R1_PMS_X_V << HP_APM_REGION15_R1_PMS_X_S)
+#define HP_APM_REGION15_R1_PMS_X_V  0x00000001U
+#define HP_APM_REGION15_R1_PMS_X_S  4
+/** HP_APM_REGION15_R1_PMS_W : R/W; bitpos: [5]; default: 0;
+ *  Region write authority in REE_MODE1
+ */
+#define HP_APM_REGION15_R1_PMS_W    (BIT(5))
+#define HP_APM_REGION15_R1_PMS_W_M  (HP_APM_REGION15_R1_PMS_W_V << HP_APM_REGION15_R1_PMS_W_S)
+#define HP_APM_REGION15_R1_PMS_W_V  0x00000001U
+#define HP_APM_REGION15_R1_PMS_W_S  5
+/** HP_APM_REGION15_R1_PMS_R : R/W; bitpos: [6]; default: 0;
+ *  Region read authority in REE_MODE1
+ */
+#define HP_APM_REGION15_R1_PMS_R    (BIT(6))
+#define HP_APM_REGION15_R1_PMS_R_M  (HP_APM_REGION15_R1_PMS_R_V << HP_APM_REGION15_R1_PMS_R_S)
+#define HP_APM_REGION15_R1_PMS_R_V  0x00000001U
+#define HP_APM_REGION15_R1_PMS_R_S  6
+/** HP_APM_REGION15_R2_PMS_X : R/W; bitpos: [8]; default: 0;
+ *  Region execute authority in REE_MODE2
+ */
+#define HP_APM_REGION15_R2_PMS_X    (BIT(8))
+#define HP_APM_REGION15_R2_PMS_X_M  (HP_APM_REGION15_R2_PMS_X_V << HP_APM_REGION15_R2_PMS_X_S)
+#define HP_APM_REGION15_R2_PMS_X_V  0x00000001U
+#define HP_APM_REGION15_R2_PMS_X_S  8
+/** HP_APM_REGION15_R2_PMS_W : R/W; bitpos: [9]; default: 0;
+ *  Region write authority in REE_MODE2
+ */
+#define HP_APM_REGION15_R2_PMS_W    (BIT(9))
+#define HP_APM_REGION15_R2_PMS_W_M  (HP_APM_REGION15_R2_PMS_W_V << HP_APM_REGION15_R2_PMS_W_S)
+#define HP_APM_REGION15_R2_PMS_W_V  0x00000001U
+#define HP_APM_REGION15_R2_PMS_W_S  9
+/** HP_APM_REGION15_R2_PMS_R : R/W; bitpos: [10]; default: 0;
+ *  Region read authority in REE_MODE2
+ */
+#define HP_APM_REGION15_R2_PMS_R    (BIT(10))
+#define HP_APM_REGION15_R2_PMS_R_M  (HP_APM_REGION15_R2_PMS_R_V << HP_APM_REGION15_R2_PMS_R_S)
+#define HP_APM_REGION15_R2_PMS_R_V  0x00000001U
+#define HP_APM_REGION15_R2_PMS_R_S  10
+
+/** HP_APM_FUNC_CTRL_REG register
+ *  PMS function control register
+ */
+#define HP_APM_FUNC_CTRL_REG (DR_REG_HP_APM_BASE + 0xc4)
+/** HP_APM_M0_PMS_FUNC_EN : R/W; bitpos: [0]; default: 1;
+ *  PMS M0 function enable
+ */
+#define HP_APM_M0_PMS_FUNC_EN    (BIT(0))
+#define HP_APM_M0_PMS_FUNC_EN_M  (HP_APM_M0_PMS_FUNC_EN_V << HP_APM_M0_PMS_FUNC_EN_S)
+#define HP_APM_M0_PMS_FUNC_EN_V  0x00000001U
+#define HP_APM_M0_PMS_FUNC_EN_S  0
+/** HP_APM_M1_PMS_FUNC_EN : R/W; bitpos: [1]; default: 1;
+ *  PMS M1 function enable
+ */
+#define HP_APM_M1_PMS_FUNC_EN    (BIT(1))
+#define HP_APM_M1_PMS_FUNC_EN_M  (HP_APM_M1_PMS_FUNC_EN_V << HP_APM_M1_PMS_FUNC_EN_S)
+#define HP_APM_M1_PMS_FUNC_EN_V  0x00000001U
+#define HP_APM_M1_PMS_FUNC_EN_S  1
+/** HP_APM_M2_PMS_FUNC_EN : R/W; bitpos: [2]; default: 1;
+ *  PMS M2 function enable
+ */
+#define HP_APM_M2_PMS_FUNC_EN    (BIT(2))
+#define HP_APM_M2_PMS_FUNC_EN_M  (HP_APM_M2_PMS_FUNC_EN_V << HP_APM_M2_PMS_FUNC_EN_S)
+#define HP_APM_M2_PMS_FUNC_EN_V  0x00000001U
+#define HP_APM_M2_PMS_FUNC_EN_S  2
+/** HP_APM_M3_PMS_FUNC_EN : R/W; bitpos: [3]; default: 1;
+ *  PMS M3 function enable
+ */
+#define HP_APM_M3_PMS_FUNC_EN    (BIT(3))
+#define HP_APM_M3_PMS_FUNC_EN_M  (HP_APM_M3_PMS_FUNC_EN_V << HP_APM_M3_PMS_FUNC_EN_S)
+#define HP_APM_M3_PMS_FUNC_EN_V  0x00000001U
+#define HP_APM_M3_PMS_FUNC_EN_S  3
+
+/** HP_APM_M0_STATUS_REG register
+ *  M0 status register
+ */
+#define HP_APM_M0_STATUS_REG (DR_REG_HP_APM_BASE + 0xc8)
+/** HP_APM_M0_EXCEPTION_STATUS : RO; bitpos: [1:0]; default: 0;
+ *  Exception status
+ */
+#define HP_APM_M0_EXCEPTION_STATUS    0x00000003U
+#define HP_APM_M0_EXCEPTION_STATUS_M  (HP_APM_M0_EXCEPTION_STATUS_V << HP_APM_M0_EXCEPTION_STATUS_S)
+#define HP_APM_M0_EXCEPTION_STATUS_V  0x00000003U
+#define HP_APM_M0_EXCEPTION_STATUS_S  0
+
+/** HP_APM_M0_STATUS_CLR_REG register
+ *  M0 status clear register
+ */
+#define HP_APM_M0_STATUS_CLR_REG (DR_REG_HP_APM_BASE + 0xcc)
+/** HP_APM_M0_REGION_STATUS_CLR : WT; bitpos: [0]; default: 0;
+ *  Clear exception status
+ */
+#define HP_APM_M0_REGION_STATUS_CLR    (BIT(0))
+#define HP_APM_M0_REGION_STATUS_CLR_M  (HP_APM_M0_REGION_STATUS_CLR_V << HP_APM_M0_REGION_STATUS_CLR_S)
+#define HP_APM_M0_REGION_STATUS_CLR_V  0x00000001U
+#define HP_APM_M0_REGION_STATUS_CLR_S  0
+
+/** HP_APM_M0_EXCEPTION_INFO0_REG register
+ *  M0 exception_info0 register
+ */
+#define HP_APM_M0_EXCEPTION_INFO0_REG (DR_REG_HP_APM_BASE + 0xd0)
+/** HP_APM_M0_EXCEPTION_REGION : RO; bitpos: [15:0]; default: 0;
+ *  Exception region
+ */
+#define HP_APM_M0_EXCEPTION_REGION    0x0000FFFFU
+#define HP_APM_M0_EXCEPTION_REGION_M  (HP_APM_M0_EXCEPTION_REGION_V << HP_APM_M0_EXCEPTION_REGION_S)
+#define HP_APM_M0_EXCEPTION_REGION_V  0x0000FFFFU
+#define HP_APM_M0_EXCEPTION_REGION_S  0
+/** HP_APM_M0_EXCEPTION_MODE : RO; bitpos: [17:16]; default: 0;
+ *  Exception mode
+ */
+#define HP_APM_M0_EXCEPTION_MODE    0x00000003U
+#define HP_APM_M0_EXCEPTION_MODE_M  (HP_APM_M0_EXCEPTION_MODE_V << HP_APM_M0_EXCEPTION_MODE_S)
+#define HP_APM_M0_EXCEPTION_MODE_V  0x00000003U
+#define HP_APM_M0_EXCEPTION_MODE_S  16
+/** HP_APM_M0_EXCEPTION_ID : RO; bitpos: [22:18]; default: 0;
+ *  Exception id information
+ */
+#define HP_APM_M0_EXCEPTION_ID    0x0000001FU
+#define HP_APM_M0_EXCEPTION_ID_M  (HP_APM_M0_EXCEPTION_ID_V << HP_APM_M0_EXCEPTION_ID_S)
+#define HP_APM_M0_EXCEPTION_ID_V  0x0000001FU
+#define HP_APM_M0_EXCEPTION_ID_S  18
+
+/** HP_APM_M0_EXCEPTION_INFO1_REG register
+ *  M0 exception_info1 register
+ */
+#define HP_APM_M0_EXCEPTION_INFO1_REG (DR_REG_HP_APM_BASE + 0xd4)
+/** HP_APM_M0_EXCEPTION_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  Exception addr
+ */
+#define HP_APM_M0_EXCEPTION_ADDR    0xFFFFFFFFU
+#define HP_APM_M0_EXCEPTION_ADDR_M  (HP_APM_M0_EXCEPTION_ADDR_V << HP_APM_M0_EXCEPTION_ADDR_S)
+#define HP_APM_M0_EXCEPTION_ADDR_V  0xFFFFFFFFU
+#define HP_APM_M0_EXCEPTION_ADDR_S  0
+
+/** HP_APM_M1_STATUS_REG register
+ *  M1 status register
+ */
+#define HP_APM_M1_STATUS_REG (DR_REG_HP_APM_BASE + 0xd8)
+/** HP_APM_M1_EXCEPTION_STATUS : RO; bitpos: [1:0]; default: 0;
+ *  Exception status
+ */
+#define HP_APM_M1_EXCEPTION_STATUS    0x00000003U
+#define HP_APM_M1_EXCEPTION_STATUS_M  (HP_APM_M1_EXCEPTION_STATUS_V << HP_APM_M1_EXCEPTION_STATUS_S)
+#define HP_APM_M1_EXCEPTION_STATUS_V  0x00000003U
+#define HP_APM_M1_EXCEPTION_STATUS_S  0
+
+/** HP_APM_M1_STATUS_CLR_REG register
+ *  M1 status clear register
+ */
+#define HP_APM_M1_STATUS_CLR_REG (DR_REG_HP_APM_BASE + 0xdc)
+/** HP_APM_M1_REGION_STATUS_CLR : WT; bitpos: [0]; default: 0;
+ *  Clear exception status
+ */
+#define HP_APM_M1_REGION_STATUS_CLR    (BIT(0))
+#define HP_APM_M1_REGION_STATUS_CLR_M  (HP_APM_M1_REGION_STATUS_CLR_V << HP_APM_M1_REGION_STATUS_CLR_S)
+#define HP_APM_M1_REGION_STATUS_CLR_V  0x00000001U
+#define HP_APM_M1_REGION_STATUS_CLR_S  0
+
+/** HP_APM_M1_EXCEPTION_INFO0_REG register
+ *  M1 exception_info0 register
+ */
+#define HP_APM_M1_EXCEPTION_INFO0_REG (DR_REG_HP_APM_BASE + 0xe0)
+/** HP_APM_M1_EXCEPTION_REGION : RO; bitpos: [15:0]; default: 0;
+ *  Exception region
+ */
+#define HP_APM_M1_EXCEPTION_REGION    0x0000FFFFU
+#define HP_APM_M1_EXCEPTION_REGION_M  (HP_APM_M1_EXCEPTION_REGION_V << HP_APM_M1_EXCEPTION_REGION_S)
+#define HP_APM_M1_EXCEPTION_REGION_V  0x0000FFFFU
+#define HP_APM_M1_EXCEPTION_REGION_S  0
+/** HP_APM_M1_EXCEPTION_MODE : RO; bitpos: [17:16]; default: 0;
+ *  Exception mode
+ */
+#define HP_APM_M1_EXCEPTION_MODE    0x00000003U
+#define HP_APM_M1_EXCEPTION_MODE_M  (HP_APM_M1_EXCEPTION_MODE_V << HP_APM_M1_EXCEPTION_MODE_S)
+#define HP_APM_M1_EXCEPTION_MODE_V  0x00000003U
+#define HP_APM_M1_EXCEPTION_MODE_S  16
+/** HP_APM_M1_EXCEPTION_ID : RO; bitpos: [22:18]; default: 0;
+ *  Exception id information
+ */
+#define HP_APM_M1_EXCEPTION_ID    0x0000001FU
+#define HP_APM_M1_EXCEPTION_ID_M  (HP_APM_M1_EXCEPTION_ID_V << HP_APM_M1_EXCEPTION_ID_S)
+#define HP_APM_M1_EXCEPTION_ID_V  0x0000001FU
+#define HP_APM_M1_EXCEPTION_ID_S  18
+
+/** HP_APM_M1_EXCEPTION_INFO1_REG register
+ *  M1 exception_info1 register
+ */
+#define HP_APM_M1_EXCEPTION_INFO1_REG (DR_REG_HP_APM_BASE + 0xe4)
+/** HP_APM_M1_EXCEPTION_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  Exception addr
+ */
+#define HP_APM_M1_EXCEPTION_ADDR    0xFFFFFFFFU
+#define HP_APM_M1_EXCEPTION_ADDR_M  (HP_APM_M1_EXCEPTION_ADDR_V << HP_APM_M1_EXCEPTION_ADDR_S)
+#define HP_APM_M1_EXCEPTION_ADDR_V  0xFFFFFFFFU
+#define HP_APM_M1_EXCEPTION_ADDR_S  0
+
+/** HP_APM_M2_STATUS_REG register
+ *  M2 status register
+ */
+#define HP_APM_M2_STATUS_REG (DR_REG_HP_APM_BASE + 0xe8)
+/** HP_APM_M2_EXCEPTION_STATUS : RO; bitpos: [1:0]; default: 0;
+ *  Exception status
+ */
+#define HP_APM_M2_EXCEPTION_STATUS    0x00000003U
+#define HP_APM_M2_EXCEPTION_STATUS_M  (HP_APM_M2_EXCEPTION_STATUS_V << HP_APM_M2_EXCEPTION_STATUS_S)
+#define HP_APM_M2_EXCEPTION_STATUS_V  0x00000003U
+#define HP_APM_M2_EXCEPTION_STATUS_S  0
+
+/** HP_APM_M2_STATUS_CLR_REG register
+ *  M2 status clear register
+ */
+#define HP_APM_M2_STATUS_CLR_REG (DR_REG_HP_APM_BASE + 0xec)
+/** HP_APM_M2_REGION_STATUS_CLR : WT; bitpos: [0]; default: 0;
+ *  Clear exception status
+ */
+#define HP_APM_M2_REGION_STATUS_CLR    (BIT(0))
+#define HP_APM_M2_REGION_STATUS_CLR_M  (HP_APM_M2_REGION_STATUS_CLR_V << HP_APM_M2_REGION_STATUS_CLR_S)
+#define HP_APM_M2_REGION_STATUS_CLR_V  0x00000001U
+#define HP_APM_M2_REGION_STATUS_CLR_S  0
+
+/** HP_APM_M2_EXCEPTION_INFO0_REG register
+ *  M2 exception_info0 register
+ */
+#define HP_APM_M2_EXCEPTION_INFO0_REG (DR_REG_HP_APM_BASE + 0xf0)
+/** HP_APM_M2_EXCEPTION_REGION : RO; bitpos: [15:0]; default: 0;
+ *  Exception region
+ */
+#define HP_APM_M2_EXCEPTION_REGION    0x0000FFFFU
+#define HP_APM_M2_EXCEPTION_REGION_M  (HP_APM_M2_EXCEPTION_REGION_V << HP_APM_M2_EXCEPTION_REGION_S)
+#define HP_APM_M2_EXCEPTION_REGION_V  0x0000FFFFU
+#define HP_APM_M2_EXCEPTION_REGION_S  0
+/** HP_APM_M2_EXCEPTION_MODE : RO; bitpos: [17:16]; default: 0;
+ *  Exception mode
+ */
+#define HP_APM_M2_EXCEPTION_MODE    0x00000003U
+#define HP_APM_M2_EXCEPTION_MODE_M  (HP_APM_M2_EXCEPTION_MODE_V << HP_APM_M2_EXCEPTION_MODE_S)
+#define HP_APM_M2_EXCEPTION_MODE_V  0x00000003U
+#define HP_APM_M2_EXCEPTION_MODE_S  16
+/** HP_APM_M2_EXCEPTION_ID : RO; bitpos: [22:18]; default: 0;
+ *  Exception id information
+ */
+#define HP_APM_M2_EXCEPTION_ID    0x0000001FU
+#define HP_APM_M2_EXCEPTION_ID_M  (HP_APM_M2_EXCEPTION_ID_V << HP_APM_M2_EXCEPTION_ID_S)
+#define HP_APM_M2_EXCEPTION_ID_V  0x0000001FU
+#define HP_APM_M2_EXCEPTION_ID_S  18
+
+/** HP_APM_M2_EXCEPTION_INFO1_REG register
+ *  M2 exception_info1 register
+ */
+#define HP_APM_M2_EXCEPTION_INFO1_REG (DR_REG_HP_APM_BASE + 0xf4)
+/** HP_APM_M2_EXCEPTION_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  Exception addr
+ */
+#define HP_APM_M2_EXCEPTION_ADDR    0xFFFFFFFFU
+#define HP_APM_M2_EXCEPTION_ADDR_M  (HP_APM_M2_EXCEPTION_ADDR_V << HP_APM_M2_EXCEPTION_ADDR_S)
+#define HP_APM_M2_EXCEPTION_ADDR_V  0xFFFFFFFFU
+#define HP_APM_M2_EXCEPTION_ADDR_S  0
+
+/** HP_APM_M3_STATUS_REG register
+ *  M3 status register
+ */
+#define HP_APM_M3_STATUS_REG (DR_REG_HP_APM_BASE + 0xf8)
+/** HP_APM_M3_EXCEPTION_STATUS : RO; bitpos: [1:0]; default: 0;
+ *  Exception status
+ */
+#define HP_APM_M3_EXCEPTION_STATUS    0x00000003U
+#define HP_APM_M3_EXCEPTION_STATUS_M  (HP_APM_M3_EXCEPTION_STATUS_V << HP_APM_M3_EXCEPTION_STATUS_S)
+#define HP_APM_M3_EXCEPTION_STATUS_V  0x00000003U
+#define HP_APM_M3_EXCEPTION_STATUS_S  0
+
+/** HP_APM_M3_STATUS_CLR_REG register
+ *  M3 status clear register
+ */
+#define HP_APM_M3_STATUS_CLR_REG (DR_REG_HP_APM_BASE + 0xfc)
+/** HP_APM_M3_REGION_STATUS_CLR : WT; bitpos: [0]; default: 0;
+ *  Clear exception status
+ */
+#define HP_APM_M3_REGION_STATUS_CLR    (BIT(0))
+#define HP_APM_M3_REGION_STATUS_CLR_M  (HP_APM_M3_REGION_STATUS_CLR_V << HP_APM_M3_REGION_STATUS_CLR_S)
+#define HP_APM_M3_REGION_STATUS_CLR_V  0x00000001U
+#define HP_APM_M3_REGION_STATUS_CLR_S  0
+
+/** HP_APM_M3_EXCEPTION_INFO0_REG register
+ *  M3 exception_info0 register
+ */
+#define HP_APM_M3_EXCEPTION_INFO0_REG (DR_REG_HP_APM_BASE + 0x100)
+/** HP_APM_M3_EXCEPTION_REGION : RO; bitpos: [15:0]; default: 0;
+ *  Exception region
+ */
+#define HP_APM_M3_EXCEPTION_REGION    0x0000FFFFU
+#define HP_APM_M3_EXCEPTION_REGION_M  (HP_APM_M3_EXCEPTION_REGION_V << HP_APM_M3_EXCEPTION_REGION_S)
+#define HP_APM_M3_EXCEPTION_REGION_V  0x0000FFFFU
+#define HP_APM_M3_EXCEPTION_REGION_S  0
+/** HP_APM_M3_EXCEPTION_MODE : RO; bitpos: [17:16]; default: 0;
+ *  Exception mode
+ */
+#define HP_APM_M3_EXCEPTION_MODE    0x00000003U
+#define HP_APM_M3_EXCEPTION_MODE_M  (HP_APM_M3_EXCEPTION_MODE_V << HP_APM_M3_EXCEPTION_MODE_S)
+#define HP_APM_M3_EXCEPTION_MODE_V  0x00000003U
+#define HP_APM_M3_EXCEPTION_MODE_S  16
+/** HP_APM_M3_EXCEPTION_ID : RO; bitpos: [22:18]; default: 0;
+ *  Exception id information
+ */
+#define HP_APM_M3_EXCEPTION_ID    0x0000001FU
+#define HP_APM_M3_EXCEPTION_ID_M  (HP_APM_M3_EXCEPTION_ID_V << HP_APM_M3_EXCEPTION_ID_S)
+#define HP_APM_M3_EXCEPTION_ID_V  0x0000001FU
+#define HP_APM_M3_EXCEPTION_ID_S  18
+
+/** HP_APM_M3_EXCEPTION_INFO1_REG register
+ *  M3 exception_info1 register
+ */
+#define HP_APM_M3_EXCEPTION_INFO1_REG (DR_REG_HP_APM_BASE + 0x104)
+/** HP_APM_M3_EXCEPTION_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  Exception addr
+ */
+#define HP_APM_M3_EXCEPTION_ADDR    0xFFFFFFFFU
+#define HP_APM_M3_EXCEPTION_ADDR_M  (HP_APM_M3_EXCEPTION_ADDR_V << HP_APM_M3_EXCEPTION_ADDR_S)
+#define HP_APM_M3_EXCEPTION_ADDR_V  0xFFFFFFFFU
+#define HP_APM_M3_EXCEPTION_ADDR_S  0
+
+/** HP_APM_INT_EN_REG register
+ *  APM interrupt enable register
+ */
+#define HP_APM_INT_EN_REG (DR_REG_HP_APM_BASE + 0x108)
+/** HP_APM_M0_APM_INT_EN : R/W; bitpos: [0]; default: 0;
+ *  APM M0 interrupt enable
+ */
+#define HP_APM_M0_APM_INT_EN    (BIT(0))
+#define HP_APM_M0_APM_INT_EN_M  (HP_APM_M0_APM_INT_EN_V << HP_APM_M0_APM_INT_EN_S)
+#define HP_APM_M0_APM_INT_EN_V  0x00000001U
+#define HP_APM_M0_APM_INT_EN_S  0
+/** HP_APM_M1_APM_INT_EN : R/W; bitpos: [1]; default: 0;
+ *  APM M1 interrupt enable
+ */
+#define HP_APM_M1_APM_INT_EN    (BIT(1))
+#define HP_APM_M1_APM_INT_EN_M  (HP_APM_M1_APM_INT_EN_V << HP_APM_M1_APM_INT_EN_S)
+#define HP_APM_M1_APM_INT_EN_V  0x00000001U
+#define HP_APM_M1_APM_INT_EN_S  1
+/** HP_APM_M2_APM_INT_EN : R/W; bitpos: [2]; default: 0;
+ *  APM M2 interrupt enable
+ */
+#define HP_APM_M2_APM_INT_EN    (BIT(2))
+#define HP_APM_M2_APM_INT_EN_M  (HP_APM_M2_APM_INT_EN_V << HP_APM_M2_APM_INT_EN_S)
+#define HP_APM_M2_APM_INT_EN_V  0x00000001U
+#define HP_APM_M2_APM_INT_EN_S  2
+/** HP_APM_M3_APM_INT_EN : R/W; bitpos: [3]; default: 0;
+ *  APM M3 interrupt enable
+ */
+#define HP_APM_M3_APM_INT_EN    (BIT(3))
+#define HP_APM_M3_APM_INT_EN_M  (HP_APM_M3_APM_INT_EN_V << HP_APM_M3_APM_INT_EN_S)
+#define HP_APM_M3_APM_INT_EN_V  0x00000001U
+#define HP_APM_M3_APM_INT_EN_S  3
+
+/** HP_APM_CLOCK_GATE_REG register
+ *  clock gating register
+ */
+#define HP_APM_CLOCK_GATE_REG (DR_REG_HP_APM_BASE + 0x10c)
+/** HP_APM_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  reg_clk_en
+ */
+#define HP_APM_CLK_EN    (BIT(0))
+#define HP_APM_CLK_EN_M  (HP_APM_CLK_EN_V << HP_APM_CLK_EN_S)
+#define HP_APM_CLK_EN_V  0x00000001U
+#define HP_APM_CLK_EN_S  0
+
+/** HP_APM_DATE_REG register
+ *  Version register
+ */
+#define HP_APM_DATE_REG (DR_REG_HP_APM_BASE + 0x7fc)
+/** HP_APM_DATE : R/W; bitpos: [27:0]; default: 35672640;
+ *  reg_date
+ */
+#define HP_APM_DATE    0x0FFFFFFFU
+#define HP_APM_DATE_M  (HP_APM_DATE_V << HP_APM_DATE_S)
+#define HP_APM_DATE_V  0x0FFFFFFFU
+#define HP_APM_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/hp_apm_struct.h b/components/soc/esp32c6/include/soc/hp_apm_struct.h
new file mode 100644
index 0000000000..5cc1cd3938
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/hp_apm_struct.h
@@ -0,0 +1,1670 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: Region filter enable register */
+/** Type of region_filter_en register
+ *  Region filter enable register
+ */
+typedef union {
+    struct {
+        /** region_filter_en : R/W; bitpos: [15:0]; default: 1;
+         *  Region filter enable
+         */
+        uint32_t region_filter_en:16;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} hp_apm_region_filter_en_reg_t;
+
+
+/** Group: Region address register */
+/** Type of region0_addr_start register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region0_addr_start : R/W; bitpos: [31:0]; default: 0;
+         *  Start address of region0
+         */
+        uint32_t region0_addr_start:32;
+    };
+    uint32_t val;
+} hp_apm_region0_addr_start_reg_t;
+
+/** Type of region0_addr_end register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region0_addr_end : R/W; bitpos: [31:0]; default: 4294967295;
+         *  End address of region0
+         */
+        uint32_t region0_addr_end:32;
+    };
+    uint32_t val;
+} hp_apm_region0_addr_end_reg_t;
+
+/** Type of region1_addr_start register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region1_addr_start : R/W; bitpos: [31:0]; default: 0;
+         *  Start address of region1
+         */
+        uint32_t region1_addr_start:32;
+    };
+    uint32_t val;
+} hp_apm_region1_addr_start_reg_t;
+
+/** Type of region1_addr_end register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region1_addr_end : R/W; bitpos: [31:0]; default: 4294967295;
+         *  End address of region1
+         */
+        uint32_t region1_addr_end:32;
+    };
+    uint32_t val;
+} hp_apm_region1_addr_end_reg_t;
+
+/** Type of region2_addr_start register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region2_addr_start : R/W; bitpos: [31:0]; default: 0;
+         *  Start address of region2
+         */
+        uint32_t region2_addr_start:32;
+    };
+    uint32_t val;
+} hp_apm_region2_addr_start_reg_t;
+
+/** Type of region2_addr_end register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region2_addr_end : R/W; bitpos: [31:0]; default: 4294967295;
+         *  End address of region2
+         */
+        uint32_t region2_addr_end:32;
+    };
+    uint32_t val;
+} hp_apm_region2_addr_end_reg_t;
+
+/** Type of region3_addr_start register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region3_addr_start : R/W; bitpos: [31:0]; default: 0;
+         *  Start address of region3
+         */
+        uint32_t region3_addr_start:32;
+    };
+    uint32_t val;
+} hp_apm_region3_addr_start_reg_t;
+
+/** Type of region3_addr_end register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region3_addr_end : R/W; bitpos: [31:0]; default: 4294967295;
+         *  End address of region3
+         */
+        uint32_t region3_addr_end:32;
+    };
+    uint32_t val;
+} hp_apm_region3_addr_end_reg_t;
+
+/** Type of region4_addr_start register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region4_addr_start : R/W; bitpos: [31:0]; default: 0;
+         *  Start address of region4
+         */
+        uint32_t region4_addr_start:32;
+    };
+    uint32_t val;
+} hp_apm_region4_addr_start_reg_t;
+
+/** Type of region4_addr_end register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region4_addr_end : R/W; bitpos: [31:0]; default: 4294967295;
+         *  End address of region4
+         */
+        uint32_t region4_addr_end:32;
+    };
+    uint32_t val;
+} hp_apm_region4_addr_end_reg_t;
+
+/** Type of region5_addr_start register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region5_addr_start : R/W; bitpos: [31:0]; default: 0;
+         *  Start address of region5
+         */
+        uint32_t region5_addr_start:32;
+    };
+    uint32_t val;
+} hp_apm_region5_addr_start_reg_t;
+
+/** Type of region5_addr_end register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region5_addr_end : R/W; bitpos: [31:0]; default: 4294967295;
+         *  End address of region5
+         */
+        uint32_t region5_addr_end:32;
+    };
+    uint32_t val;
+} hp_apm_region5_addr_end_reg_t;
+
+/** Type of region6_addr_start register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region6_addr_start : R/W; bitpos: [31:0]; default: 0;
+         *  Start address of region6
+         */
+        uint32_t region6_addr_start:32;
+    };
+    uint32_t val;
+} hp_apm_region6_addr_start_reg_t;
+
+/** Type of region6_addr_end register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region6_addr_end : R/W; bitpos: [31:0]; default: 4294967295;
+         *  End address of region6
+         */
+        uint32_t region6_addr_end:32;
+    };
+    uint32_t val;
+} hp_apm_region6_addr_end_reg_t;
+
+/** Type of region7_addr_start register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region7_addr_start : R/W; bitpos: [31:0]; default: 0;
+         *  Start address of region7
+         */
+        uint32_t region7_addr_start:32;
+    };
+    uint32_t val;
+} hp_apm_region7_addr_start_reg_t;
+
+/** Type of region7_addr_end register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region7_addr_end : R/W; bitpos: [31:0]; default: 4294967295;
+         *  End address of region7
+         */
+        uint32_t region7_addr_end:32;
+    };
+    uint32_t val;
+} hp_apm_region7_addr_end_reg_t;
+
+/** Type of region8_addr_start register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region8_addr_start : R/W; bitpos: [31:0]; default: 0;
+         *  Start address of region8
+         */
+        uint32_t region8_addr_start:32;
+    };
+    uint32_t val;
+} hp_apm_region8_addr_start_reg_t;
+
+/** Type of region8_addr_end register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region8_addr_end : R/W; bitpos: [31:0]; default: 4294967295;
+         *  End address of region8
+         */
+        uint32_t region8_addr_end:32;
+    };
+    uint32_t val;
+} hp_apm_region8_addr_end_reg_t;
+
+/** Type of region9_addr_start register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region9_addr_start : R/W; bitpos: [31:0]; default: 0;
+         *  Start address of region9
+         */
+        uint32_t region9_addr_start:32;
+    };
+    uint32_t val;
+} hp_apm_region9_addr_start_reg_t;
+
+/** Type of region9_addr_end register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region9_addr_end : R/W; bitpos: [31:0]; default: 4294967295;
+         *  End address of region9
+         */
+        uint32_t region9_addr_end:32;
+    };
+    uint32_t val;
+} hp_apm_region9_addr_end_reg_t;
+
+/** Type of region10_addr_start register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region10_addr_start : R/W; bitpos: [31:0]; default: 0;
+         *  Start address of region10
+         */
+        uint32_t region10_addr_start:32;
+    };
+    uint32_t val;
+} hp_apm_region10_addr_start_reg_t;
+
+/** Type of region10_addr_end register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region10_addr_end : R/W; bitpos: [31:0]; default: 4294967295;
+         *  End address of region10
+         */
+        uint32_t region10_addr_end:32;
+    };
+    uint32_t val;
+} hp_apm_region10_addr_end_reg_t;
+
+/** Type of region11_addr_start register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region11_addr_start : R/W; bitpos: [31:0]; default: 0;
+         *  Start address of region11
+         */
+        uint32_t region11_addr_start:32;
+    };
+    uint32_t val;
+} hp_apm_region11_addr_start_reg_t;
+
+/** Type of region11_addr_end register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region11_addr_end : R/W; bitpos: [31:0]; default: 4294967295;
+         *  End address of region11
+         */
+        uint32_t region11_addr_end:32;
+    };
+    uint32_t val;
+} hp_apm_region11_addr_end_reg_t;
+
+/** Type of region12_addr_start register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region12_addr_start : R/W; bitpos: [31:0]; default: 0;
+         *  Start address of region12
+         */
+        uint32_t region12_addr_start:32;
+    };
+    uint32_t val;
+} hp_apm_region12_addr_start_reg_t;
+
+/** Type of region12_addr_end register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region12_addr_end : R/W; bitpos: [31:0]; default: 4294967295;
+         *  End address of region12
+         */
+        uint32_t region12_addr_end:32;
+    };
+    uint32_t val;
+} hp_apm_region12_addr_end_reg_t;
+
+/** Type of region13_addr_start register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region13_addr_start : R/W; bitpos: [31:0]; default: 0;
+         *  Start address of region13
+         */
+        uint32_t region13_addr_start:32;
+    };
+    uint32_t val;
+} hp_apm_region13_addr_start_reg_t;
+
+/** Type of region13_addr_end register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region13_addr_end : R/W; bitpos: [31:0]; default: 4294967295;
+         *  End address of region13
+         */
+        uint32_t region13_addr_end:32;
+    };
+    uint32_t val;
+} hp_apm_region13_addr_end_reg_t;
+
+/** Type of region14_addr_start register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region14_addr_start : R/W; bitpos: [31:0]; default: 0;
+         *  Start address of region14
+         */
+        uint32_t region14_addr_start:32;
+    };
+    uint32_t val;
+} hp_apm_region14_addr_start_reg_t;
+
+/** Type of region14_addr_end register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region14_addr_end : R/W; bitpos: [31:0]; default: 4294967295;
+         *  End address of region14
+         */
+        uint32_t region14_addr_end:32;
+    };
+    uint32_t val;
+} hp_apm_region14_addr_end_reg_t;
+
+/** Type of region15_addr_start register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region15_addr_start : R/W; bitpos: [31:0]; default: 0;
+         *  Start address of region15
+         */
+        uint32_t region15_addr_start:32;
+    };
+    uint32_t val;
+} hp_apm_region15_addr_start_reg_t;
+
+/** Type of region15_addr_end register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region15_addr_end : R/W; bitpos: [31:0]; default: 4294967295;
+         *  End address of region15
+         */
+        uint32_t region15_addr_end:32;
+    };
+    uint32_t val;
+} hp_apm_region15_addr_end_reg_t;
+
+
+/** Group: Region access authority attribute register */
+/** Type of region0_pms_attr register
+ *  Region access authority attribute register
+ */
+typedef union {
+    struct {
+        /** region0_r0_pms_x : R/W; bitpos: [0]; default: 0;
+         *  Region execute authority in REE_MODE0
+         */
+        uint32_t region0_r0_pms_x:1;
+        /** region0_r0_pms_w : R/W; bitpos: [1]; default: 0;
+         *  Region write authority in REE_MODE0
+         */
+        uint32_t region0_r0_pms_w:1;
+        /** region0_r0_pms_r : R/W; bitpos: [2]; default: 0;
+         *  Region read authority in REE_MODE0
+         */
+        uint32_t region0_r0_pms_r:1;
+        uint32_t reserved_3:1;
+        /** region0_r1_pms_x : R/W; bitpos: [4]; default: 0;
+         *  Region execute authority in REE_MODE1
+         */
+        uint32_t region0_r1_pms_x:1;
+        /** region0_r1_pms_w : R/W; bitpos: [5]; default: 0;
+         *  Region write authority in REE_MODE1
+         */
+        uint32_t region0_r1_pms_w:1;
+        /** region0_r1_pms_r : R/W; bitpos: [6]; default: 0;
+         *  Region read authority in REE_MODE1
+         */
+        uint32_t region0_r1_pms_r:1;
+        uint32_t reserved_7:1;
+        /** region0_r2_pms_x : R/W; bitpos: [8]; default: 0;
+         *  Region execute authority in REE_MODE2
+         */
+        uint32_t region0_r2_pms_x:1;
+        /** region0_r2_pms_w : R/W; bitpos: [9]; default: 0;
+         *  Region write authority in REE_MODE2
+         */
+        uint32_t region0_r2_pms_w:1;
+        /** region0_r2_pms_r : R/W; bitpos: [10]; default: 0;
+         *  Region read authority in REE_MODE2
+         */
+        uint32_t region0_r2_pms_r:1;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} hp_apm_region0_pms_attr_reg_t;
+
+/** Type of region1_pms_attr register
+ *  Region access authority attribute register
+ */
+typedef union {
+    struct {
+        /** region1_r0_pms_x : R/W; bitpos: [0]; default: 0;
+         *  Region execute authority in REE_MODE0
+         */
+        uint32_t region1_r0_pms_x:1;
+        /** region1_r0_pms_w : R/W; bitpos: [1]; default: 0;
+         *  Region write authority in REE_MODE0
+         */
+        uint32_t region1_r0_pms_w:1;
+        /** region1_r0_pms_r : R/W; bitpos: [2]; default: 0;
+         *  Region read authority in REE_MODE0
+         */
+        uint32_t region1_r0_pms_r:1;
+        uint32_t reserved_3:1;
+        /** region1_r1_pms_x : R/W; bitpos: [4]; default: 0;
+         *  Region execute authority in REE_MODE1
+         */
+        uint32_t region1_r1_pms_x:1;
+        /** region1_r1_pms_w : R/W; bitpos: [5]; default: 0;
+         *  Region write authority in REE_MODE1
+         */
+        uint32_t region1_r1_pms_w:1;
+        /** region1_r1_pms_r : R/W; bitpos: [6]; default: 0;
+         *  Region read authority in REE_MODE1
+         */
+        uint32_t region1_r1_pms_r:1;
+        uint32_t reserved_7:1;
+        /** region1_r2_pms_x : R/W; bitpos: [8]; default: 0;
+         *  Region execute authority in REE_MODE2
+         */
+        uint32_t region1_r2_pms_x:1;
+        /** region1_r2_pms_w : R/W; bitpos: [9]; default: 0;
+         *  Region write authority in REE_MODE2
+         */
+        uint32_t region1_r2_pms_w:1;
+        /** region1_r2_pms_r : R/W; bitpos: [10]; default: 0;
+         *  Region read authority in REE_MODE2
+         */
+        uint32_t region1_r2_pms_r:1;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} hp_apm_region1_pms_attr_reg_t;
+
+/** Type of region2_pms_attr register
+ *  Region access authority attribute register
+ */
+typedef union {
+    struct {
+        /** region2_r0_pms_x : R/W; bitpos: [0]; default: 0;
+         *  Region execute authority in REE_MODE0
+         */
+        uint32_t region2_r0_pms_x:1;
+        /** region2_r0_pms_w : R/W; bitpos: [1]; default: 0;
+         *  Region write authority in REE_MODE0
+         */
+        uint32_t region2_r0_pms_w:1;
+        /** region2_r0_pms_r : R/W; bitpos: [2]; default: 0;
+         *  Region read authority in REE_MODE0
+         */
+        uint32_t region2_r0_pms_r:1;
+        uint32_t reserved_3:1;
+        /** region2_r1_pms_x : R/W; bitpos: [4]; default: 0;
+         *  Region execute authority in REE_MODE1
+         */
+        uint32_t region2_r1_pms_x:1;
+        /** region2_r1_pms_w : R/W; bitpos: [5]; default: 0;
+         *  Region write authority in REE_MODE1
+         */
+        uint32_t region2_r1_pms_w:1;
+        /** region2_r1_pms_r : R/W; bitpos: [6]; default: 0;
+         *  Region read authority in REE_MODE1
+         */
+        uint32_t region2_r1_pms_r:1;
+        uint32_t reserved_7:1;
+        /** region2_r2_pms_x : R/W; bitpos: [8]; default: 0;
+         *  Region execute authority in REE_MODE2
+         */
+        uint32_t region2_r2_pms_x:1;
+        /** region2_r2_pms_w : R/W; bitpos: [9]; default: 0;
+         *  Region write authority in REE_MODE2
+         */
+        uint32_t region2_r2_pms_w:1;
+        /** region2_r2_pms_r : R/W; bitpos: [10]; default: 0;
+         *  Region read authority in REE_MODE2
+         */
+        uint32_t region2_r2_pms_r:1;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} hp_apm_region2_pms_attr_reg_t;
+
+/** Type of region3_pms_attr register
+ *  Region access authority attribute register
+ */
+typedef union {
+    struct {
+        /** region3_r0_pms_x : R/W; bitpos: [0]; default: 0;
+         *  Region execute authority in REE_MODE0
+         */
+        uint32_t region3_r0_pms_x:1;
+        /** region3_r0_pms_w : R/W; bitpos: [1]; default: 0;
+         *  Region write authority in REE_MODE0
+         */
+        uint32_t region3_r0_pms_w:1;
+        /** region3_r0_pms_r : R/W; bitpos: [2]; default: 0;
+         *  Region read authority in REE_MODE0
+         */
+        uint32_t region3_r0_pms_r:1;
+        uint32_t reserved_3:1;
+        /** region3_r1_pms_x : R/W; bitpos: [4]; default: 0;
+         *  Region execute authority in REE_MODE1
+         */
+        uint32_t region3_r1_pms_x:1;
+        /** region3_r1_pms_w : R/W; bitpos: [5]; default: 0;
+         *  Region write authority in REE_MODE1
+         */
+        uint32_t region3_r1_pms_w:1;
+        /** region3_r1_pms_r : R/W; bitpos: [6]; default: 0;
+         *  Region read authority in REE_MODE1
+         */
+        uint32_t region3_r1_pms_r:1;
+        uint32_t reserved_7:1;
+        /** region3_r2_pms_x : R/W; bitpos: [8]; default: 0;
+         *  Region execute authority in REE_MODE2
+         */
+        uint32_t region3_r2_pms_x:1;
+        /** region3_r2_pms_w : R/W; bitpos: [9]; default: 0;
+         *  Region write authority in REE_MODE2
+         */
+        uint32_t region3_r2_pms_w:1;
+        /** region3_r2_pms_r : R/W; bitpos: [10]; default: 0;
+         *  Region read authority in REE_MODE2
+         */
+        uint32_t region3_r2_pms_r:1;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} hp_apm_region3_pms_attr_reg_t;
+
+/** Type of region4_pms_attr register
+ *  Region access authority attribute register
+ */
+typedef union {
+    struct {
+        /** region4_r0_pms_x : R/W; bitpos: [0]; default: 0;
+         *  Region execute authority in REE_MODE0
+         */
+        uint32_t region4_r0_pms_x:1;
+        /** region4_r0_pms_w : R/W; bitpos: [1]; default: 0;
+         *  Region write authority in REE_MODE0
+         */
+        uint32_t region4_r0_pms_w:1;
+        /** region4_r0_pms_r : R/W; bitpos: [2]; default: 0;
+         *  Region read authority in REE_MODE0
+         */
+        uint32_t region4_r0_pms_r:1;
+        uint32_t reserved_3:1;
+        /** region4_r1_pms_x : R/W; bitpos: [4]; default: 0;
+         *  Region execute authority in REE_MODE1
+         */
+        uint32_t region4_r1_pms_x:1;
+        /** region4_r1_pms_w : R/W; bitpos: [5]; default: 0;
+         *  Region write authority in REE_MODE1
+         */
+        uint32_t region4_r1_pms_w:1;
+        /** region4_r1_pms_r : R/W; bitpos: [6]; default: 0;
+         *  Region read authority in REE_MODE1
+         */
+        uint32_t region4_r1_pms_r:1;
+        uint32_t reserved_7:1;
+        /** region4_r2_pms_x : R/W; bitpos: [8]; default: 0;
+         *  Region execute authority in REE_MODE2
+         */
+        uint32_t region4_r2_pms_x:1;
+        /** region4_r2_pms_w : R/W; bitpos: [9]; default: 0;
+         *  Region write authority in REE_MODE2
+         */
+        uint32_t region4_r2_pms_w:1;
+        /** region4_r2_pms_r : R/W; bitpos: [10]; default: 0;
+         *  Region read authority in REE_MODE2
+         */
+        uint32_t region4_r2_pms_r:1;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} hp_apm_region4_pms_attr_reg_t;
+
+/** Type of region5_pms_attr register
+ *  Region access authority attribute register
+ */
+typedef union {
+    struct {
+        /** region5_r0_pms_x : R/W; bitpos: [0]; default: 0;
+         *  Region execute authority in REE_MODE0
+         */
+        uint32_t region5_r0_pms_x:1;
+        /** region5_r0_pms_w : R/W; bitpos: [1]; default: 0;
+         *  Region write authority in REE_MODE0
+         */
+        uint32_t region5_r0_pms_w:1;
+        /** region5_r0_pms_r : R/W; bitpos: [2]; default: 0;
+         *  Region read authority in REE_MODE0
+         */
+        uint32_t region5_r0_pms_r:1;
+        uint32_t reserved_3:1;
+        /** region5_r1_pms_x : R/W; bitpos: [4]; default: 0;
+         *  Region execute authority in REE_MODE1
+         */
+        uint32_t region5_r1_pms_x:1;
+        /** region5_r1_pms_w : R/W; bitpos: [5]; default: 0;
+         *  Region write authority in REE_MODE1
+         */
+        uint32_t region5_r1_pms_w:1;
+        /** region5_r1_pms_r : R/W; bitpos: [6]; default: 0;
+         *  Region read authority in REE_MODE1
+         */
+        uint32_t region5_r1_pms_r:1;
+        uint32_t reserved_7:1;
+        /** region5_r2_pms_x : R/W; bitpos: [8]; default: 0;
+         *  Region execute authority in REE_MODE2
+         */
+        uint32_t region5_r2_pms_x:1;
+        /** region5_r2_pms_w : R/W; bitpos: [9]; default: 0;
+         *  Region write authority in REE_MODE2
+         */
+        uint32_t region5_r2_pms_w:1;
+        /** region5_r2_pms_r : R/W; bitpos: [10]; default: 0;
+         *  Region read authority in REE_MODE2
+         */
+        uint32_t region5_r2_pms_r:1;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} hp_apm_region5_pms_attr_reg_t;
+
+/** Type of region6_pms_attr register
+ *  Region access authority attribute register
+ */
+typedef union {
+    struct {
+        /** region6_r0_pms_x : R/W; bitpos: [0]; default: 0;
+         *  Region execute authority in REE_MODE0
+         */
+        uint32_t region6_r0_pms_x:1;
+        /** region6_r0_pms_w : R/W; bitpos: [1]; default: 0;
+         *  Region write authority in REE_MODE0
+         */
+        uint32_t region6_r0_pms_w:1;
+        /** region6_r0_pms_r : R/W; bitpos: [2]; default: 0;
+         *  Region read authority in REE_MODE0
+         */
+        uint32_t region6_r0_pms_r:1;
+        uint32_t reserved_3:1;
+        /** region6_r1_pms_x : R/W; bitpos: [4]; default: 0;
+         *  Region execute authority in REE_MODE1
+         */
+        uint32_t region6_r1_pms_x:1;
+        /** region6_r1_pms_w : R/W; bitpos: [5]; default: 0;
+         *  Region write authority in REE_MODE1
+         */
+        uint32_t region6_r1_pms_w:1;
+        /** region6_r1_pms_r : R/W; bitpos: [6]; default: 0;
+         *  Region read authority in REE_MODE1
+         */
+        uint32_t region6_r1_pms_r:1;
+        uint32_t reserved_7:1;
+        /** region6_r2_pms_x : R/W; bitpos: [8]; default: 0;
+         *  Region execute authority in REE_MODE2
+         */
+        uint32_t region6_r2_pms_x:1;
+        /** region6_r2_pms_w : R/W; bitpos: [9]; default: 0;
+         *  Region write authority in REE_MODE2
+         */
+        uint32_t region6_r2_pms_w:1;
+        /** region6_r2_pms_r : R/W; bitpos: [10]; default: 0;
+         *  Region read authority in REE_MODE2
+         */
+        uint32_t region6_r2_pms_r:1;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} hp_apm_region6_pms_attr_reg_t;
+
+/** Type of region7_pms_attr register
+ *  Region access authority attribute register
+ */
+typedef union {
+    struct {
+        /** region7_r0_pms_x : R/W; bitpos: [0]; default: 0;
+         *  Region execute authority in REE_MODE0
+         */
+        uint32_t region7_r0_pms_x:1;
+        /** region7_r0_pms_w : R/W; bitpos: [1]; default: 0;
+         *  Region write authority in REE_MODE0
+         */
+        uint32_t region7_r0_pms_w:1;
+        /** region7_r0_pms_r : R/W; bitpos: [2]; default: 0;
+         *  Region read authority in REE_MODE0
+         */
+        uint32_t region7_r0_pms_r:1;
+        uint32_t reserved_3:1;
+        /** region7_r1_pms_x : R/W; bitpos: [4]; default: 0;
+         *  Region execute authority in REE_MODE1
+         */
+        uint32_t region7_r1_pms_x:1;
+        /** region7_r1_pms_w : R/W; bitpos: [5]; default: 0;
+         *  Region write authority in REE_MODE1
+         */
+        uint32_t region7_r1_pms_w:1;
+        /** region7_r1_pms_r : R/W; bitpos: [6]; default: 0;
+         *  Region read authority in REE_MODE1
+         */
+        uint32_t region7_r1_pms_r:1;
+        uint32_t reserved_7:1;
+        /** region7_r2_pms_x : R/W; bitpos: [8]; default: 0;
+         *  Region execute authority in REE_MODE2
+         */
+        uint32_t region7_r2_pms_x:1;
+        /** region7_r2_pms_w : R/W; bitpos: [9]; default: 0;
+         *  Region write authority in REE_MODE2
+         */
+        uint32_t region7_r2_pms_w:1;
+        /** region7_r2_pms_r : R/W; bitpos: [10]; default: 0;
+         *  Region read authority in REE_MODE2
+         */
+        uint32_t region7_r2_pms_r:1;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} hp_apm_region7_pms_attr_reg_t;
+
+/** Type of region8_pms_attr register
+ *  Region access authority attribute register
+ */
+typedef union {
+    struct {
+        /** region8_r0_pms_x : R/W; bitpos: [0]; default: 0;
+         *  Region execute authority in REE_MODE0
+         */
+        uint32_t region8_r0_pms_x:1;
+        /** region8_r0_pms_w : R/W; bitpos: [1]; default: 0;
+         *  Region write authority in REE_MODE0
+         */
+        uint32_t region8_r0_pms_w:1;
+        /** region8_r0_pms_r : R/W; bitpos: [2]; default: 0;
+         *  Region read authority in REE_MODE0
+         */
+        uint32_t region8_r0_pms_r:1;
+        uint32_t reserved_3:1;
+        /** region8_r1_pms_x : R/W; bitpos: [4]; default: 0;
+         *  Region execute authority in REE_MODE1
+         */
+        uint32_t region8_r1_pms_x:1;
+        /** region8_r1_pms_w : R/W; bitpos: [5]; default: 0;
+         *  Region write authority in REE_MODE1
+         */
+        uint32_t region8_r1_pms_w:1;
+        /** region8_r1_pms_r : R/W; bitpos: [6]; default: 0;
+         *  Region read authority in REE_MODE1
+         */
+        uint32_t region8_r1_pms_r:1;
+        uint32_t reserved_7:1;
+        /** region8_r2_pms_x : R/W; bitpos: [8]; default: 0;
+         *  Region execute authority in REE_MODE2
+         */
+        uint32_t region8_r2_pms_x:1;
+        /** region8_r2_pms_w : R/W; bitpos: [9]; default: 0;
+         *  Region write authority in REE_MODE2
+         */
+        uint32_t region8_r2_pms_w:1;
+        /** region8_r2_pms_r : R/W; bitpos: [10]; default: 0;
+         *  Region read authority in REE_MODE2
+         */
+        uint32_t region8_r2_pms_r:1;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} hp_apm_region8_pms_attr_reg_t;
+
+/** Type of region9_pms_attr register
+ *  Region access authority attribute register
+ */
+typedef union {
+    struct {
+        /** region9_r0_pms_x : R/W; bitpos: [0]; default: 0;
+         *  Region execute authority in REE_MODE0
+         */
+        uint32_t region9_r0_pms_x:1;
+        /** region9_r0_pms_w : R/W; bitpos: [1]; default: 0;
+         *  Region write authority in REE_MODE0
+         */
+        uint32_t region9_r0_pms_w:1;
+        /** region9_r0_pms_r : R/W; bitpos: [2]; default: 0;
+         *  Region read authority in REE_MODE0
+         */
+        uint32_t region9_r0_pms_r:1;
+        uint32_t reserved_3:1;
+        /** region9_r1_pms_x : R/W; bitpos: [4]; default: 0;
+         *  Region execute authority in REE_MODE1
+         */
+        uint32_t region9_r1_pms_x:1;
+        /** region9_r1_pms_w : R/W; bitpos: [5]; default: 0;
+         *  Region write authority in REE_MODE1
+         */
+        uint32_t region9_r1_pms_w:1;
+        /** region9_r1_pms_r : R/W; bitpos: [6]; default: 0;
+         *  Region read authority in REE_MODE1
+         */
+        uint32_t region9_r1_pms_r:1;
+        uint32_t reserved_7:1;
+        /** region9_r2_pms_x : R/W; bitpos: [8]; default: 0;
+         *  Region execute authority in REE_MODE2
+         */
+        uint32_t region9_r2_pms_x:1;
+        /** region9_r2_pms_w : R/W; bitpos: [9]; default: 0;
+         *  Region write authority in REE_MODE2
+         */
+        uint32_t region9_r2_pms_w:1;
+        /** region9_r2_pms_r : R/W; bitpos: [10]; default: 0;
+         *  Region read authority in REE_MODE2
+         */
+        uint32_t region9_r2_pms_r:1;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} hp_apm_region9_pms_attr_reg_t;
+
+/** Type of region10_pms_attr register
+ *  Region access authority attribute register
+ */
+typedef union {
+    struct {
+        /** region10_r0_pms_x : R/W; bitpos: [0]; default: 0;
+         *  Region execute authority in REE_MODE0
+         */
+        uint32_t region10_r0_pms_x:1;
+        /** region10_r0_pms_w : R/W; bitpos: [1]; default: 0;
+         *  Region write authority in REE_MODE0
+         */
+        uint32_t region10_r0_pms_w:1;
+        /** region10_r0_pms_r : R/W; bitpos: [2]; default: 0;
+         *  Region read authority in REE_MODE0
+         */
+        uint32_t region10_r0_pms_r:1;
+        uint32_t reserved_3:1;
+        /** region10_r1_pms_x : R/W; bitpos: [4]; default: 0;
+         *  Region execute authority in REE_MODE1
+         */
+        uint32_t region10_r1_pms_x:1;
+        /** region10_r1_pms_w : R/W; bitpos: [5]; default: 0;
+         *  Region write authority in REE_MODE1
+         */
+        uint32_t region10_r1_pms_w:1;
+        /** region10_r1_pms_r : R/W; bitpos: [6]; default: 0;
+         *  Region read authority in REE_MODE1
+         */
+        uint32_t region10_r1_pms_r:1;
+        uint32_t reserved_7:1;
+        /** region10_r2_pms_x : R/W; bitpos: [8]; default: 0;
+         *  Region execute authority in REE_MODE2
+         */
+        uint32_t region10_r2_pms_x:1;
+        /** region10_r2_pms_w : R/W; bitpos: [9]; default: 0;
+         *  Region write authority in REE_MODE2
+         */
+        uint32_t region10_r2_pms_w:1;
+        /** region10_r2_pms_r : R/W; bitpos: [10]; default: 0;
+         *  Region read authority in REE_MODE2
+         */
+        uint32_t region10_r2_pms_r:1;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} hp_apm_region10_pms_attr_reg_t;
+
+/** Type of region11_pms_attr register
+ *  Region access authority attribute register
+ */
+typedef union {
+    struct {
+        /** region11_r0_pms_x : R/W; bitpos: [0]; default: 0;
+         *  Region execute authority in REE_MODE0
+         */
+        uint32_t region11_r0_pms_x:1;
+        /** region11_r0_pms_w : R/W; bitpos: [1]; default: 0;
+         *  Region write authority in REE_MODE0
+         */
+        uint32_t region11_r0_pms_w:1;
+        /** region11_r0_pms_r : R/W; bitpos: [2]; default: 0;
+         *  Region read authority in REE_MODE0
+         */
+        uint32_t region11_r0_pms_r:1;
+        uint32_t reserved_3:1;
+        /** region11_r1_pms_x : R/W; bitpos: [4]; default: 0;
+         *  Region execute authority in REE_MODE1
+         */
+        uint32_t region11_r1_pms_x:1;
+        /** region11_r1_pms_w : R/W; bitpos: [5]; default: 0;
+         *  Region write authority in REE_MODE1
+         */
+        uint32_t region11_r1_pms_w:1;
+        /** region11_r1_pms_r : R/W; bitpos: [6]; default: 0;
+         *  Region read authority in REE_MODE1
+         */
+        uint32_t region11_r1_pms_r:1;
+        uint32_t reserved_7:1;
+        /** region11_r2_pms_x : R/W; bitpos: [8]; default: 0;
+         *  Region execute authority in REE_MODE2
+         */
+        uint32_t region11_r2_pms_x:1;
+        /** region11_r2_pms_w : R/W; bitpos: [9]; default: 0;
+         *  Region write authority in REE_MODE2
+         */
+        uint32_t region11_r2_pms_w:1;
+        /** region11_r2_pms_r : R/W; bitpos: [10]; default: 0;
+         *  Region read authority in REE_MODE2
+         */
+        uint32_t region11_r2_pms_r:1;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} hp_apm_region11_pms_attr_reg_t;
+
+/** Type of region12_pms_attr register
+ *  Region access authority attribute register
+ */
+typedef union {
+    struct {
+        /** region12_r0_pms_x : R/W; bitpos: [0]; default: 0;
+         *  Region execute authority in REE_MODE0
+         */
+        uint32_t region12_r0_pms_x:1;
+        /** region12_r0_pms_w : R/W; bitpos: [1]; default: 0;
+         *  Region write authority in REE_MODE0
+         */
+        uint32_t region12_r0_pms_w:1;
+        /** region12_r0_pms_r : R/W; bitpos: [2]; default: 0;
+         *  Region read authority in REE_MODE0
+         */
+        uint32_t region12_r0_pms_r:1;
+        uint32_t reserved_3:1;
+        /** region12_r1_pms_x : R/W; bitpos: [4]; default: 0;
+         *  Region execute authority in REE_MODE1
+         */
+        uint32_t region12_r1_pms_x:1;
+        /** region12_r1_pms_w : R/W; bitpos: [5]; default: 0;
+         *  Region write authority in REE_MODE1
+         */
+        uint32_t region12_r1_pms_w:1;
+        /** region12_r1_pms_r : R/W; bitpos: [6]; default: 0;
+         *  Region read authority in REE_MODE1
+         */
+        uint32_t region12_r1_pms_r:1;
+        uint32_t reserved_7:1;
+        /** region12_r2_pms_x : R/W; bitpos: [8]; default: 0;
+         *  Region execute authority in REE_MODE2
+         */
+        uint32_t region12_r2_pms_x:1;
+        /** region12_r2_pms_w : R/W; bitpos: [9]; default: 0;
+         *  Region write authority in REE_MODE2
+         */
+        uint32_t region12_r2_pms_w:1;
+        /** region12_r2_pms_r : R/W; bitpos: [10]; default: 0;
+         *  Region read authority in REE_MODE2
+         */
+        uint32_t region12_r2_pms_r:1;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} hp_apm_region12_pms_attr_reg_t;
+
+/** Type of region13_pms_attr register
+ *  Region access authority attribute register
+ */
+typedef union {
+    struct {
+        /** region13_r0_pms_x : R/W; bitpos: [0]; default: 0;
+         *  Region execute authority in REE_MODE0
+         */
+        uint32_t region13_r0_pms_x:1;
+        /** region13_r0_pms_w : R/W; bitpos: [1]; default: 0;
+         *  Region write authority in REE_MODE0
+         */
+        uint32_t region13_r0_pms_w:1;
+        /** region13_r0_pms_r : R/W; bitpos: [2]; default: 0;
+         *  Region read authority in REE_MODE0
+         */
+        uint32_t region13_r0_pms_r:1;
+        uint32_t reserved_3:1;
+        /** region13_r1_pms_x : R/W; bitpos: [4]; default: 0;
+         *  Region execute authority in REE_MODE1
+         */
+        uint32_t region13_r1_pms_x:1;
+        /** region13_r1_pms_w : R/W; bitpos: [5]; default: 0;
+         *  Region write authority in REE_MODE1
+         */
+        uint32_t region13_r1_pms_w:1;
+        /** region13_r1_pms_r : R/W; bitpos: [6]; default: 0;
+         *  Region read authority in REE_MODE1
+         */
+        uint32_t region13_r1_pms_r:1;
+        uint32_t reserved_7:1;
+        /** region13_r2_pms_x : R/W; bitpos: [8]; default: 0;
+         *  Region execute authority in REE_MODE2
+         */
+        uint32_t region13_r2_pms_x:1;
+        /** region13_r2_pms_w : R/W; bitpos: [9]; default: 0;
+         *  Region write authority in REE_MODE2
+         */
+        uint32_t region13_r2_pms_w:1;
+        /** region13_r2_pms_r : R/W; bitpos: [10]; default: 0;
+         *  Region read authority in REE_MODE2
+         */
+        uint32_t region13_r2_pms_r:1;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} hp_apm_region13_pms_attr_reg_t;
+
+/** Type of region14_pms_attr register
+ *  Region access authority attribute register
+ */
+typedef union {
+    struct {
+        /** region14_r0_pms_x : R/W; bitpos: [0]; default: 0;
+         *  Region execute authority in REE_MODE0
+         */
+        uint32_t region14_r0_pms_x:1;
+        /** region14_r0_pms_w : R/W; bitpos: [1]; default: 0;
+         *  Region write authority in REE_MODE0
+         */
+        uint32_t region14_r0_pms_w:1;
+        /** region14_r0_pms_r : R/W; bitpos: [2]; default: 0;
+         *  Region read authority in REE_MODE0
+         */
+        uint32_t region14_r0_pms_r:1;
+        uint32_t reserved_3:1;
+        /** region14_r1_pms_x : R/W; bitpos: [4]; default: 0;
+         *  Region execute authority in REE_MODE1
+         */
+        uint32_t region14_r1_pms_x:1;
+        /** region14_r1_pms_w : R/W; bitpos: [5]; default: 0;
+         *  Region write authority in REE_MODE1
+         */
+        uint32_t region14_r1_pms_w:1;
+        /** region14_r1_pms_r : R/W; bitpos: [6]; default: 0;
+         *  Region read authority in REE_MODE1
+         */
+        uint32_t region14_r1_pms_r:1;
+        uint32_t reserved_7:1;
+        /** region14_r2_pms_x : R/W; bitpos: [8]; default: 0;
+         *  Region execute authority in REE_MODE2
+         */
+        uint32_t region14_r2_pms_x:1;
+        /** region14_r2_pms_w : R/W; bitpos: [9]; default: 0;
+         *  Region write authority in REE_MODE2
+         */
+        uint32_t region14_r2_pms_w:1;
+        /** region14_r2_pms_r : R/W; bitpos: [10]; default: 0;
+         *  Region read authority in REE_MODE2
+         */
+        uint32_t region14_r2_pms_r:1;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} hp_apm_region14_pms_attr_reg_t;
+
+/** Type of region15_pms_attr register
+ *  Region access authority attribute register
+ */
+typedef union {
+    struct {
+        /** region15_r0_pms_x : R/W; bitpos: [0]; default: 0;
+         *  Region execute authority in REE_MODE0
+         */
+        uint32_t region15_r0_pms_x:1;
+        /** region15_r0_pms_w : R/W; bitpos: [1]; default: 0;
+         *  Region write authority in REE_MODE0
+         */
+        uint32_t region15_r0_pms_w:1;
+        /** region15_r0_pms_r : R/W; bitpos: [2]; default: 0;
+         *  Region read authority in REE_MODE0
+         */
+        uint32_t region15_r0_pms_r:1;
+        uint32_t reserved_3:1;
+        /** region15_r1_pms_x : R/W; bitpos: [4]; default: 0;
+         *  Region execute authority in REE_MODE1
+         */
+        uint32_t region15_r1_pms_x:1;
+        /** region15_r1_pms_w : R/W; bitpos: [5]; default: 0;
+         *  Region write authority in REE_MODE1
+         */
+        uint32_t region15_r1_pms_w:1;
+        /** region15_r1_pms_r : R/W; bitpos: [6]; default: 0;
+         *  Region read authority in REE_MODE1
+         */
+        uint32_t region15_r1_pms_r:1;
+        uint32_t reserved_7:1;
+        /** region15_r2_pms_x : R/W; bitpos: [8]; default: 0;
+         *  Region execute authority in REE_MODE2
+         */
+        uint32_t region15_r2_pms_x:1;
+        /** region15_r2_pms_w : R/W; bitpos: [9]; default: 0;
+         *  Region write authority in REE_MODE2
+         */
+        uint32_t region15_r2_pms_w:1;
+        /** region15_r2_pms_r : R/W; bitpos: [10]; default: 0;
+         *  Region read authority in REE_MODE2
+         */
+        uint32_t region15_r2_pms_r:1;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} hp_apm_region15_pms_attr_reg_t;
+
+
+/** Group: PMS function control register */
+/** Type of func_ctrl register
+ *  PMS function control register
+ */
+typedef union {
+    struct {
+        /** m0_pms_func_en : R/W; bitpos: [0]; default: 1;
+         *  PMS M0 function enable
+         */
+        uint32_t m0_pms_func_en:1;
+        /** m1_pms_func_en : R/W; bitpos: [1]; default: 1;
+         *  PMS M1 function enable
+         */
+        uint32_t m1_pms_func_en:1;
+        /** m2_pms_func_en : R/W; bitpos: [2]; default: 1;
+         *  PMS M2 function enable
+         */
+        uint32_t m2_pms_func_en:1;
+        /** m3_pms_func_en : R/W; bitpos: [3]; default: 1;
+         *  PMS M3 function enable
+         */
+        uint32_t m3_pms_func_en:1;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} hp_apm_func_ctrl_reg_t;
+
+
+/** Group: M0 status register */
+/** Type of m0_status register
+ *  M0 status register
+ */
+typedef union {
+    struct {
+        /** m0_exception_status : RO; bitpos: [1:0]; default: 0;
+         *  Exception status
+         */
+        uint32_t m0_exception_status:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} hp_apm_m0_status_reg_t;
+
+
+/** Group: M0 status clear register */
+/** Type of m0_status_clr register
+ *  M0 status clear register
+ */
+typedef union {
+    struct {
+        /** m0_region_status_clr : WT; bitpos: [0]; default: 0;
+         *  Clear exception status
+         */
+        uint32_t m0_region_status_clr:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} hp_apm_m0_status_clr_reg_t;
+
+
+/** Group: M0 exception_info0 register */
+/** Type of m0_exception_info0 register
+ *  M0 exception_info0 register
+ */
+typedef union {
+    struct {
+        /** m0_exception_region : RO; bitpos: [15:0]; default: 0;
+         *  Exception region
+         */
+        uint32_t m0_exception_region:16;
+        /** m0_exception_mode : RO; bitpos: [17:16]; default: 0;
+         *  Exception mode
+         */
+        uint32_t m0_exception_mode:2;
+        /** m0_exception_id : RO; bitpos: [22:18]; default: 0;
+         *  Exception id information
+         */
+        uint32_t m0_exception_id:5;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} hp_apm_m0_exception_info0_reg_t;
+
+
+/** Group: M0 exception_info1 register */
+/** Type of m0_exception_info1 register
+ *  M0 exception_info1 register
+ */
+typedef union {
+    struct {
+        /** m0_exception_addr : RO; bitpos: [31:0]; default: 0;
+         *  Exception addr
+         */
+        uint32_t m0_exception_addr:32;
+    };
+    uint32_t val;
+} hp_apm_m0_exception_info1_reg_t;
+
+
+/** Group: M1 status register */
+/** Type of m1_status register
+ *  M1 status register
+ */
+typedef union {
+    struct {
+        /** m1_exception_status : RO; bitpos: [1:0]; default: 0;
+         *  Exception status
+         */
+        uint32_t m1_exception_status:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} hp_apm_m1_status_reg_t;
+
+
+/** Group: M1 status clear register */
+/** Type of m1_status_clr register
+ *  M1 status clear register
+ */
+typedef union {
+    struct {
+        /** m1_region_status_clr : WT; bitpos: [0]; default: 0;
+         *  Clear exception status
+         */
+        uint32_t m1_region_status_clr:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} hp_apm_m1_status_clr_reg_t;
+
+
+/** Group: M1 exception_info0 register */
+/** Type of m1_exception_info0 register
+ *  M1 exception_info0 register
+ */
+typedef union {
+    struct {
+        /** m1_exception_region : RO; bitpos: [15:0]; default: 0;
+         *  Exception region
+         */
+        uint32_t m1_exception_region:16;
+        /** m1_exception_mode : RO; bitpos: [17:16]; default: 0;
+         *  Exception mode
+         */
+        uint32_t m1_exception_mode:2;
+        /** m1_exception_id : RO; bitpos: [22:18]; default: 0;
+         *  Exception id information
+         */
+        uint32_t m1_exception_id:5;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} hp_apm_m1_exception_info0_reg_t;
+
+
+/** Group: M1 exception_info1 register */
+/** Type of m1_exception_info1 register
+ *  M1 exception_info1 register
+ */
+typedef union {
+    struct {
+        /** m1_exception_addr : RO; bitpos: [31:0]; default: 0;
+         *  Exception addr
+         */
+        uint32_t m1_exception_addr:32;
+    };
+    uint32_t val;
+} hp_apm_m1_exception_info1_reg_t;
+
+
+/** Group: M2 status register */
+/** Type of m2_status register
+ *  M2 status register
+ */
+typedef union {
+    struct {
+        /** m2_exception_status : RO; bitpos: [1:0]; default: 0;
+         *  Exception status
+         */
+        uint32_t m2_exception_status:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} hp_apm_m2_status_reg_t;
+
+
+/** Group: M2 status clear register */
+/** Type of m2_status_clr register
+ *  M2 status clear register
+ */
+typedef union {
+    struct {
+        /** m2_region_status_clr : WT; bitpos: [0]; default: 0;
+         *  Clear exception status
+         */
+        uint32_t m2_region_status_clr:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} hp_apm_m2_status_clr_reg_t;
+
+
+/** Group: M2 exception_info0 register */
+/** Type of m2_exception_info0 register
+ *  M2 exception_info0 register
+ */
+typedef union {
+    struct {
+        /** m2_exception_region : RO; bitpos: [15:0]; default: 0;
+         *  Exception region
+         */
+        uint32_t m2_exception_region:16;
+        /** m2_exception_mode : RO; bitpos: [17:16]; default: 0;
+         *  Exception mode
+         */
+        uint32_t m2_exception_mode:2;
+        /** m2_exception_id : RO; bitpos: [22:18]; default: 0;
+         *  Exception id information
+         */
+        uint32_t m2_exception_id:5;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} hp_apm_m2_exception_info0_reg_t;
+
+
+/** Group: M2 exception_info1 register */
+/** Type of m2_exception_info1 register
+ *  M2 exception_info1 register
+ */
+typedef union {
+    struct {
+        /** m2_exception_addr : RO; bitpos: [31:0]; default: 0;
+         *  Exception addr
+         */
+        uint32_t m2_exception_addr:32;
+    };
+    uint32_t val;
+} hp_apm_m2_exception_info1_reg_t;
+
+
+/** Group: M3 status register */
+/** Type of m3_status register
+ *  M3 status register
+ */
+typedef union {
+    struct {
+        /** m3_exception_status : RO; bitpos: [1:0]; default: 0;
+         *  Exception status
+         */
+        uint32_t m3_exception_status:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} hp_apm_m3_status_reg_t;
+
+
+/** Group: M3 status clear register */
+/** Type of m3_status_clr register
+ *  M3 status clear register
+ */
+typedef union {
+    struct {
+        /** m3_region_status_clr : WT; bitpos: [0]; default: 0;
+         *  Clear exception status
+         */
+        uint32_t m3_region_status_clr:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} hp_apm_m3_status_clr_reg_t;
+
+
+/** Group: M3 exception_info0 register */
+/** Type of m3_exception_info0 register
+ *  M3 exception_info0 register
+ */
+typedef union {
+    struct {
+        /** m3_exception_region : RO; bitpos: [15:0]; default: 0;
+         *  Exception region
+         */
+        uint32_t m3_exception_region:16;
+        /** m3_exception_mode : RO; bitpos: [17:16]; default: 0;
+         *  Exception mode
+         */
+        uint32_t m3_exception_mode:2;
+        /** m3_exception_id : RO; bitpos: [22:18]; default: 0;
+         *  Exception id information
+         */
+        uint32_t m3_exception_id:5;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} hp_apm_m3_exception_info0_reg_t;
+
+
+/** Group: M3 exception_info1 register */
+/** Type of m3_exception_info1 register
+ *  M3 exception_info1 register
+ */
+typedef union {
+    struct {
+        /** m3_exception_addr : RO; bitpos: [31:0]; default: 0;
+         *  Exception addr
+         */
+        uint32_t m3_exception_addr:32;
+    };
+    uint32_t val;
+} hp_apm_m3_exception_info1_reg_t;
+
+
+/** Group: APM interrupt enable register */
+/** Type of int_en register
+ *  APM interrupt enable register
+ */
+typedef union {
+    struct {
+        /** m0_apm_int_en : R/W; bitpos: [0]; default: 0;
+         *  APM M0 interrupt enable
+         */
+        uint32_t m0_apm_int_en:1;
+        /** m1_apm_int_en : R/W; bitpos: [1]; default: 0;
+         *  APM M1 interrupt enable
+         */
+        uint32_t m1_apm_int_en:1;
+        /** m2_apm_int_en : R/W; bitpos: [2]; default: 0;
+         *  APM M2 interrupt enable
+         */
+        uint32_t m2_apm_int_en:1;
+        /** m3_apm_int_en : R/W; bitpos: [3]; default: 0;
+         *  APM M3 interrupt enable
+         */
+        uint32_t m3_apm_int_en:1;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} hp_apm_int_en_reg_t;
+
+
+/** Group: clock gating register */
+/** Type of clock_gate register
+ *  clock gating register
+ */
+typedef union {
+    struct {
+        /** clk_en : R/W; bitpos: [0]; default: 1;
+         *  reg_clk_en
+         */
+        uint32_t clk_en:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} hp_apm_clock_gate_reg_t;
+
+
+/** Group: Version register */
+/** Type of date register
+ *  Version register
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [27:0]; default: 35672640;
+         *  reg_date
+         */
+        uint32_t date:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} hp_apm_date_reg_t;
+
+
+typedef struct hp_apm_dev_t {
+    volatile hp_apm_region_filter_en_reg_t region_filter_en;
+    volatile hp_apm_region0_addr_start_reg_t region0_addr_start;
+    volatile hp_apm_region0_addr_end_reg_t region0_addr_end;
+    volatile hp_apm_region0_pms_attr_reg_t region0_pms_attr;
+    volatile hp_apm_region1_addr_start_reg_t region1_addr_start;
+    volatile hp_apm_region1_addr_end_reg_t region1_addr_end;
+    volatile hp_apm_region1_pms_attr_reg_t region1_pms_attr;
+    volatile hp_apm_region2_addr_start_reg_t region2_addr_start;
+    volatile hp_apm_region2_addr_end_reg_t region2_addr_end;
+    volatile hp_apm_region2_pms_attr_reg_t region2_pms_attr;
+    volatile hp_apm_region3_addr_start_reg_t region3_addr_start;
+    volatile hp_apm_region3_addr_end_reg_t region3_addr_end;
+    volatile hp_apm_region3_pms_attr_reg_t region3_pms_attr;
+    volatile hp_apm_region4_addr_start_reg_t region4_addr_start;
+    volatile hp_apm_region4_addr_end_reg_t region4_addr_end;
+    volatile hp_apm_region4_pms_attr_reg_t region4_pms_attr;
+    volatile hp_apm_region5_addr_start_reg_t region5_addr_start;
+    volatile hp_apm_region5_addr_end_reg_t region5_addr_end;
+    volatile hp_apm_region5_pms_attr_reg_t region5_pms_attr;
+    volatile hp_apm_region6_addr_start_reg_t region6_addr_start;
+    volatile hp_apm_region6_addr_end_reg_t region6_addr_end;
+    volatile hp_apm_region6_pms_attr_reg_t region6_pms_attr;
+    volatile hp_apm_region7_addr_start_reg_t region7_addr_start;
+    volatile hp_apm_region7_addr_end_reg_t region7_addr_end;
+    volatile hp_apm_region7_pms_attr_reg_t region7_pms_attr;
+    volatile hp_apm_region8_addr_start_reg_t region8_addr_start;
+    volatile hp_apm_region8_addr_end_reg_t region8_addr_end;
+    volatile hp_apm_region8_pms_attr_reg_t region8_pms_attr;
+    volatile hp_apm_region9_addr_start_reg_t region9_addr_start;
+    volatile hp_apm_region9_addr_end_reg_t region9_addr_end;
+    volatile hp_apm_region9_pms_attr_reg_t region9_pms_attr;
+    volatile hp_apm_region10_addr_start_reg_t region10_addr_start;
+    volatile hp_apm_region10_addr_end_reg_t region10_addr_end;
+    volatile hp_apm_region10_pms_attr_reg_t region10_pms_attr;
+    volatile hp_apm_region11_addr_start_reg_t region11_addr_start;
+    volatile hp_apm_region11_addr_end_reg_t region11_addr_end;
+    volatile hp_apm_region11_pms_attr_reg_t region11_pms_attr;
+    volatile hp_apm_region12_addr_start_reg_t region12_addr_start;
+    volatile hp_apm_region12_addr_end_reg_t region12_addr_end;
+    volatile hp_apm_region12_pms_attr_reg_t region12_pms_attr;
+    volatile hp_apm_region13_addr_start_reg_t region13_addr_start;
+    volatile hp_apm_region13_addr_end_reg_t region13_addr_end;
+    volatile hp_apm_region13_pms_attr_reg_t region13_pms_attr;
+    volatile hp_apm_region14_addr_start_reg_t region14_addr_start;
+    volatile hp_apm_region14_addr_end_reg_t region14_addr_end;
+    volatile hp_apm_region14_pms_attr_reg_t region14_pms_attr;
+    volatile hp_apm_region15_addr_start_reg_t region15_addr_start;
+    volatile hp_apm_region15_addr_end_reg_t region15_addr_end;
+    volatile hp_apm_region15_pms_attr_reg_t region15_pms_attr;
+    volatile hp_apm_func_ctrl_reg_t func_ctrl;
+    volatile hp_apm_m0_status_reg_t m0_status;
+    volatile hp_apm_m0_status_clr_reg_t m0_status_clr;
+    volatile hp_apm_m0_exception_info0_reg_t m0_exception_info0;
+    volatile hp_apm_m0_exception_info1_reg_t m0_exception_info1;
+    volatile hp_apm_m1_status_reg_t m1_status;
+    volatile hp_apm_m1_status_clr_reg_t m1_status_clr;
+    volatile hp_apm_m1_exception_info0_reg_t m1_exception_info0;
+    volatile hp_apm_m1_exception_info1_reg_t m1_exception_info1;
+    volatile hp_apm_m2_status_reg_t m2_status;
+    volatile hp_apm_m2_status_clr_reg_t m2_status_clr;
+    volatile hp_apm_m2_exception_info0_reg_t m2_exception_info0;
+    volatile hp_apm_m2_exception_info1_reg_t m2_exception_info1;
+    volatile hp_apm_m3_status_reg_t m3_status;
+    volatile hp_apm_m3_status_clr_reg_t m3_status_clr;
+    volatile hp_apm_m3_exception_info0_reg_t m3_exception_info0;
+    volatile hp_apm_m3_exception_info1_reg_t m3_exception_info1;
+    volatile hp_apm_int_en_reg_t int_en;
+    volatile hp_apm_clock_gate_reg_t clock_gate;
+    uint32_t reserved_110[443];
+    volatile hp_apm_date_reg_t date;
+} hp_apm_dev_t;
+
+extern hp_apm_dev_t HP_APM;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(hp_apm_dev_t) == 0x800, "Invalid size of hp_apm_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/hp_system_reg.h b/components/soc/esp32c6/include/soc/hp_system_reg.h
new file mode 100644
index 0000000000..898d0fb0e5
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/hp_system_reg.h
@@ -0,0 +1,415 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** HP_SYSTEM_EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_REG register
+ *  EXTERNAL DEVICE ENCRYPTION/DECRYPTION configuration register
+ */
+#define HP_SYSTEM_EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_REG (DR_REG_HP_SYSTEM_BASE + 0x0)
+/** HP_SYSTEM_ENABLE_SPI_MANUAL_ENCRYPT : R/W; bitpos: [0]; default: 0;
+ *  Set this bit as 1 to enable mspi xts manual encrypt in spi boot mode.
+ */
+#define HP_SYSTEM_ENABLE_SPI_MANUAL_ENCRYPT    (BIT(0))
+#define HP_SYSTEM_ENABLE_SPI_MANUAL_ENCRYPT_M  (HP_SYSTEM_ENABLE_SPI_MANUAL_ENCRYPT_V << HP_SYSTEM_ENABLE_SPI_MANUAL_ENCRYPT_S)
+#define HP_SYSTEM_ENABLE_SPI_MANUAL_ENCRYPT_V  0x00000001U
+#define HP_SYSTEM_ENABLE_SPI_MANUAL_ENCRYPT_S  0
+/** HP_SYSTEM_ENABLE_DOWNLOAD_DB_ENCRYPT : R/W; bitpos: [1]; default: 0;
+ *  reserved
+ */
+#define HP_SYSTEM_ENABLE_DOWNLOAD_DB_ENCRYPT    (BIT(1))
+#define HP_SYSTEM_ENABLE_DOWNLOAD_DB_ENCRYPT_M  (HP_SYSTEM_ENABLE_DOWNLOAD_DB_ENCRYPT_V << HP_SYSTEM_ENABLE_DOWNLOAD_DB_ENCRYPT_S)
+#define HP_SYSTEM_ENABLE_DOWNLOAD_DB_ENCRYPT_V  0x00000001U
+#define HP_SYSTEM_ENABLE_DOWNLOAD_DB_ENCRYPT_S  1
+/** HP_SYSTEM_ENABLE_DOWNLOAD_G0CB_DECRYPT : R/W; bitpos: [2]; default: 0;
+ *  Set this bit as 1 to enable mspi xts auto decrypt in download boot mode.
+ */
+#define HP_SYSTEM_ENABLE_DOWNLOAD_G0CB_DECRYPT    (BIT(2))
+#define HP_SYSTEM_ENABLE_DOWNLOAD_G0CB_DECRYPT_M  (HP_SYSTEM_ENABLE_DOWNLOAD_G0CB_DECRYPT_V << HP_SYSTEM_ENABLE_DOWNLOAD_G0CB_DECRYPT_S)
+#define HP_SYSTEM_ENABLE_DOWNLOAD_G0CB_DECRYPT_V  0x00000001U
+#define HP_SYSTEM_ENABLE_DOWNLOAD_G0CB_DECRYPT_S  2
+/** HP_SYSTEM_ENABLE_DOWNLOAD_MANUAL_ENCRYPT : R/W; bitpos: [3]; default: 0;
+ *  Set this bit as 1 to enable mspi xts manual encrypt in download boot mode.
+ */
+#define HP_SYSTEM_ENABLE_DOWNLOAD_MANUAL_ENCRYPT    (BIT(3))
+#define HP_SYSTEM_ENABLE_DOWNLOAD_MANUAL_ENCRYPT_M  (HP_SYSTEM_ENABLE_DOWNLOAD_MANUAL_ENCRYPT_V << HP_SYSTEM_ENABLE_DOWNLOAD_MANUAL_ENCRYPT_S)
+#define HP_SYSTEM_ENABLE_DOWNLOAD_MANUAL_ENCRYPT_V  0x00000001U
+#define HP_SYSTEM_ENABLE_DOWNLOAD_MANUAL_ENCRYPT_S  3
+
+/** HP_SYSTEM_SRAM_USAGE_CONF_REG register
+ *  HP memory usage configuration register
+ */
+#define HP_SYSTEM_SRAM_USAGE_CONF_REG (DR_REG_HP_SYSTEM_BASE + 0x4)
+/** HP_SYSTEM_CACHE_USAGE : HRO; bitpos: [0]; default: 0;
+ *  reserved
+ */
+#define HP_SYSTEM_CACHE_USAGE    (BIT(0))
+#define HP_SYSTEM_CACHE_USAGE_M  (HP_SYSTEM_CACHE_USAGE_V << HP_SYSTEM_CACHE_USAGE_S)
+#define HP_SYSTEM_CACHE_USAGE_V  0x00000001U
+#define HP_SYSTEM_CACHE_USAGE_S  0
+/** HP_SYSTEM_SRAM_USAGE : R/W; bitpos: [11:8]; default: 0;
+ *  0: cpu use hp-memory. 1:mac-dump accessing hp-memory.
+ */
+#define HP_SYSTEM_SRAM_USAGE    0x0000000FU
+#define HP_SYSTEM_SRAM_USAGE_M  (HP_SYSTEM_SRAM_USAGE_V << HP_SYSTEM_SRAM_USAGE_S)
+#define HP_SYSTEM_SRAM_USAGE_V  0x0000000FU
+#define HP_SYSTEM_SRAM_USAGE_S  8
+/** HP_SYSTEM_MAC_DUMP_ALLOC : R/W; bitpos: [16]; default: 0;
+ *  Set this bit as 1 to add an offset (64KB) when mac-dump accessing hp-memory.
+ */
+#define HP_SYSTEM_MAC_DUMP_ALLOC    (BIT(16))
+#define HP_SYSTEM_MAC_DUMP_ALLOC_M  (HP_SYSTEM_MAC_DUMP_ALLOC_V << HP_SYSTEM_MAC_DUMP_ALLOC_S)
+#define HP_SYSTEM_MAC_DUMP_ALLOC_V  0x00000001U
+#define HP_SYSTEM_MAC_DUMP_ALLOC_S  16
+
+/** HP_SYSTEM_SEC_DPA_CONF_REG register
+ *  HP anti-DPA security configuration register
+ */
+#define HP_SYSTEM_SEC_DPA_CONF_REG (DR_REG_HP_SYSTEM_BASE + 0x8)
+/** HP_SYSTEM_SEC_DPA_LEVEL : R/W; bitpos: [1:0]; default: 0;
+ *  0: anti-DPA disable. 1~3: anti-DPA enable with different security level. The larger
+ *  the number, the stronger the ability to resist DPA attacks and the higher the
+ *  security level, but it will increase the computational overhead of the hardware
+ *  crypto-accelerators. Only avaliable if HP_SYSTEM_SEC_DPA_CFG_SEL is 0.
+ */
+#define HP_SYSTEM_SEC_DPA_LEVEL    0x00000003U
+#define HP_SYSTEM_SEC_DPA_LEVEL_M  (HP_SYSTEM_SEC_DPA_LEVEL_V << HP_SYSTEM_SEC_DPA_LEVEL_S)
+#define HP_SYSTEM_SEC_DPA_LEVEL_V  0x00000003U
+#define HP_SYSTEM_SEC_DPA_LEVEL_S  0
+/** HP_SYSTEM_SEC_DPA_CFG_SEL : R/W; bitpos: [2]; default: 0;
+ *  This field is used to select either HP_SYSTEM_SEC_DPA_LEVEL or EFUSE_SEC_DPA_LEVEL
+ *  (from efuse) to control dpa_level. 0: EFUSE_SEC_DPA_LEVEL, 1: HP_SYSTEM_SEC_DPA_LEVEL.
+ */
+#define HP_SYSTEM_SEC_DPA_CFG_SEL    (BIT(2))
+#define HP_SYSTEM_SEC_DPA_CFG_SEL_M  (HP_SYSTEM_SEC_DPA_CFG_SEL_V << HP_SYSTEM_SEC_DPA_CFG_SEL_S)
+#define HP_SYSTEM_SEC_DPA_CFG_SEL_V  0x00000001U
+#define HP_SYSTEM_SEC_DPA_CFG_SEL_S  2
+
+/** HP_SYSTEM_CPU_PERI_TIMEOUT_CONF_REG register
+ *  CPU_PERI_TIMEOUT configuration register
+ */
+#define HP_SYSTEM_CPU_PERI_TIMEOUT_CONF_REG (DR_REG_HP_SYSTEM_BASE + 0xc)
+/** HP_SYSTEM_CPU_PERI_TIMEOUT_THRES : R/W; bitpos: [15:0]; default: 65535;
+ *  Set the timeout threshold for bus access, corresponding to the number of clock
+ *  cycles of the clock domain.
+ */
+#define HP_SYSTEM_CPU_PERI_TIMEOUT_THRES    0x0000FFFFU
+#define HP_SYSTEM_CPU_PERI_TIMEOUT_THRES_M  (HP_SYSTEM_CPU_PERI_TIMEOUT_THRES_V << HP_SYSTEM_CPU_PERI_TIMEOUT_THRES_S)
+#define HP_SYSTEM_CPU_PERI_TIMEOUT_THRES_V  0x0000FFFFU
+#define HP_SYSTEM_CPU_PERI_TIMEOUT_THRES_S  0
+/** HP_SYSTEM_CPU_PERI_TIMEOUT_INT_CLEAR : WT; bitpos: [16]; default: 0;
+ *  Set this bit as 1 to clear timeout interrupt
+ */
+#define HP_SYSTEM_CPU_PERI_TIMEOUT_INT_CLEAR    (BIT(16))
+#define HP_SYSTEM_CPU_PERI_TIMEOUT_INT_CLEAR_M  (HP_SYSTEM_CPU_PERI_TIMEOUT_INT_CLEAR_V << HP_SYSTEM_CPU_PERI_TIMEOUT_INT_CLEAR_S)
+#define HP_SYSTEM_CPU_PERI_TIMEOUT_INT_CLEAR_V  0x00000001U
+#define HP_SYSTEM_CPU_PERI_TIMEOUT_INT_CLEAR_S  16
+/** HP_SYSTEM_CPU_PERI_TIMEOUT_PROTECT_EN : R/W; bitpos: [17]; default: 1;
+ *  Set this bit as 1 to enable timeout protection for accessing cpu peripheral
+ *  registers
+ */
+#define HP_SYSTEM_CPU_PERI_TIMEOUT_PROTECT_EN    (BIT(17))
+#define HP_SYSTEM_CPU_PERI_TIMEOUT_PROTECT_EN_M  (HP_SYSTEM_CPU_PERI_TIMEOUT_PROTECT_EN_V << HP_SYSTEM_CPU_PERI_TIMEOUT_PROTECT_EN_S)
+#define HP_SYSTEM_CPU_PERI_TIMEOUT_PROTECT_EN_V  0x00000001U
+#define HP_SYSTEM_CPU_PERI_TIMEOUT_PROTECT_EN_S  17
+
+/** HP_SYSTEM_CPU_PERI_TIMEOUT_ADDR_REG register
+ *  CPU_PERI_TIMEOUT_ADDR register
+ */
+#define HP_SYSTEM_CPU_PERI_TIMEOUT_ADDR_REG (DR_REG_HP_SYSTEM_BASE + 0x10)
+/** HP_SYSTEM_CPU_PERI_TIMEOUT_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  Record the address information of abnormal access
+ */
+#define HP_SYSTEM_CPU_PERI_TIMEOUT_ADDR    0xFFFFFFFFU
+#define HP_SYSTEM_CPU_PERI_TIMEOUT_ADDR_M  (HP_SYSTEM_CPU_PERI_TIMEOUT_ADDR_V << HP_SYSTEM_CPU_PERI_TIMEOUT_ADDR_S)
+#define HP_SYSTEM_CPU_PERI_TIMEOUT_ADDR_V  0xFFFFFFFFU
+#define HP_SYSTEM_CPU_PERI_TIMEOUT_ADDR_S  0
+
+/** HP_SYSTEM_CPU_PERI_TIMEOUT_UID_REG register
+ *  CPU_PERI_TIMEOUT_UID register
+ */
+#define HP_SYSTEM_CPU_PERI_TIMEOUT_UID_REG (DR_REG_HP_SYSTEM_BASE + 0x14)
+/** HP_SYSTEM_CPU_PERI_TIMEOUT_UID : RO; bitpos: [6:0]; default: 0;
+ *  Record master id[4:0] & master permission[6:5] when trigger timeout. This register
+ *  will be cleared after the interrupt is cleared.
+ */
+#define HP_SYSTEM_CPU_PERI_TIMEOUT_UID    0x0000007FU
+#define HP_SYSTEM_CPU_PERI_TIMEOUT_UID_M  (HP_SYSTEM_CPU_PERI_TIMEOUT_UID_V << HP_SYSTEM_CPU_PERI_TIMEOUT_UID_S)
+#define HP_SYSTEM_CPU_PERI_TIMEOUT_UID_V  0x0000007FU
+#define HP_SYSTEM_CPU_PERI_TIMEOUT_UID_S  0
+
+/** HP_SYSTEM_HP_PERI_TIMEOUT_CONF_REG register
+ *  HP_PERI_TIMEOUT configuration register
+ */
+#define HP_SYSTEM_HP_PERI_TIMEOUT_CONF_REG (DR_REG_HP_SYSTEM_BASE + 0x18)
+/** HP_SYSTEM_HP_PERI_TIMEOUT_THRES : R/W; bitpos: [15:0]; default: 65535;
+ *  Set the timeout threshold for bus access, corresponding to the number of clock
+ *  cycles of the clock domain.
+ */
+#define HP_SYSTEM_HP_PERI_TIMEOUT_THRES    0x0000FFFFU
+#define HP_SYSTEM_HP_PERI_TIMEOUT_THRES_M  (HP_SYSTEM_HP_PERI_TIMEOUT_THRES_V << HP_SYSTEM_HP_PERI_TIMEOUT_THRES_S)
+#define HP_SYSTEM_HP_PERI_TIMEOUT_THRES_V  0x0000FFFFU
+#define HP_SYSTEM_HP_PERI_TIMEOUT_THRES_S  0
+/** HP_SYSTEM_HP_PERI_TIMEOUT_INT_CLEAR : WT; bitpos: [16]; default: 0;
+ *  Set this bit as 1 to clear timeout interrupt
+ */
+#define HP_SYSTEM_HP_PERI_TIMEOUT_INT_CLEAR    (BIT(16))
+#define HP_SYSTEM_HP_PERI_TIMEOUT_INT_CLEAR_M  (HP_SYSTEM_HP_PERI_TIMEOUT_INT_CLEAR_V << HP_SYSTEM_HP_PERI_TIMEOUT_INT_CLEAR_S)
+#define HP_SYSTEM_HP_PERI_TIMEOUT_INT_CLEAR_V  0x00000001U
+#define HP_SYSTEM_HP_PERI_TIMEOUT_INT_CLEAR_S  16
+/** HP_SYSTEM_HP_PERI_TIMEOUT_PROTECT_EN : R/W; bitpos: [17]; default: 1;
+ *  Set this bit as 1 to enable timeout protection for accessing hp peripheral registers
+ */
+#define HP_SYSTEM_HP_PERI_TIMEOUT_PROTECT_EN    (BIT(17))
+#define HP_SYSTEM_HP_PERI_TIMEOUT_PROTECT_EN_M  (HP_SYSTEM_HP_PERI_TIMEOUT_PROTECT_EN_V << HP_SYSTEM_HP_PERI_TIMEOUT_PROTECT_EN_S)
+#define HP_SYSTEM_HP_PERI_TIMEOUT_PROTECT_EN_V  0x00000001U
+#define HP_SYSTEM_HP_PERI_TIMEOUT_PROTECT_EN_S  17
+
+/** HP_SYSTEM_HP_PERI_TIMEOUT_ADDR_REG register
+ *  HP_PERI_TIMEOUT_ADDR register
+ */
+#define HP_SYSTEM_HP_PERI_TIMEOUT_ADDR_REG (DR_REG_HP_SYSTEM_BASE + 0x1c)
+/** HP_SYSTEM_HP_PERI_TIMEOUT_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  Record the address information of abnormal access
+ */
+#define HP_SYSTEM_HP_PERI_TIMEOUT_ADDR    0xFFFFFFFFU
+#define HP_SYSTEM_HP_PERI_TIMEOUT_ADDR_M  (HP_SYSTEM_HP_PERI_TIMEOUT_ADDR_V << HP_SYSTEM_HP_PERI_TIMEOUT_ADDR_S)
+#define HP_SYSTEM_HP_PERI_TIMEOUT_ADDR_V  0xFFFFFFFFU
+#define HP_SYSTEM_HP_PERI_TIMEOUT_ADDR_S  0
+
+/** HP_SYSTEM_HP_PERI_TIMEOUT_UID_REG register
+ *  HP_PERI_TIMEOUT_UID register
+ */
+#define HP_SYSTEM_HP_PERI_TIMEOUT_UID_REG (DR_REG_HP_SYSTEM_BASE + 0x20)
+/** HP_SYSTEM_HP_PERI_TIMEOUT_UID : RO; bitpos: [6:0]; default: 0;
+ *  Record master id[4:0] & master permission[6:5] when trigger timeout. This register
+ *  will be cleared after the interrupt is cleared.
+ */
+#define HP_SYSTEM_HP_PERI_TIMEOUT_UID    0x0000007FU
+#define HP_SYSTEM_HP_PERI_TIMEOUT_UID_M  (HP_SYSTEM_HP_PERI_TIMEOUT_UID_V << HP_SYSTEM_HP_PERI_TIMEOUT_UID_S)
+#define HP_SYSTEM_HP_PERI_TIMEOUT_UID_V  0x0000007FU
+#define HP_SYSTEM_HP_PERI_TIMEOUT_UID_S  0
+
+/** HP_SYSTEM_MODEM_PERI_TIMEOUT_CONF_REG register
+ *  MODEM_PERI_TIMEOUT configuration register
+ */
+#define HP_SYSTEM_MODEM_PERI_TIMEOUT_CONF_REG (DR_REG_HP_SYSTEM_BASE + 0x24)
+/** HP_SYSTEM_MODEM_PERI_TIMEOUT_THRES : R/W; bitpos: [15:0]; default: 65535;
+ *  Set the timeout threshold for bus access, corresponding to the number of clock
+ *  cycles of the clock domain.
+ */
+#define HP_SYSTEM_MODEM_PERI_TIMEOUT_THRES    0x0000FFFFU
+#define HP_SYSTEM_MODEM_PERI_TIMEOUT_THRES_M  (HP_SYSTEM_MODEM_PERI_TIMEOUT_THRES_V << HP_SYSTEM_MODEM_PERI_TIMEOUT_THRES_S)
+#define HP_SYSTEM_MODEM_PERI_TIMEOUT_THRES_V  0x0000FFFFU
+#define HP_SYSTEM_MODEM_PERI_TIMEOUT_THRES_S  0
+/** HP_SYSTEM_MODEM_PERI_TIMEOUT_INT_CLEAR : WT; bitpos: [16]; default: 0;
+ *  Set this bit as 1 to clear timeout interrupt
+ */
+#define HP_SYSTEM_MODEM_PERI_TIMEOUT_INT_CLEAR    (BIT(16))
+#define HP_SYSTEM_MODEM_PERI_TIMEOUT_INT_CLEAR_M  (HP_SYSTEM_MODEM_PERI_TIMEOUT_INT_CLEAR_V << HP_SYSTEM_MODEM_PERI_TIMEOUT_INT_CLEAR_S)
+#define HP_SYSTEM_MODEM_PERI_TIMEOUT_INT_CLEAR_V  0x00000001U
+#define HP_SYSTEM_MODEM_PERI_TIMEOUT_INT_CLEAR_S  16
+/** HP_SYSTEM_MODEM_PERI_TIMEOUT_PROTECT_EN : R/W; bitpos: [17]; default: 1;
+ *  Set this bit as 1 to enable timeout protection for accessing modem registers
+ */
+#define HP_SYSTEM_MODEM_PERI_TIMEOUT_PROTECT_EN    (BIT(17))
+#define HP_SYSTEM_MODEM_PERI_TIMEOUT_PROTECT_EN_M  (HP_SYSTEM_MODEM_PERI_TIMEOUT_PROTECT_EN_V << HP_SYSTEM_MODEM_PERI_TIMEOUT_PROTECT_EN_S)
+#define HP_SYSTEM_MODEM_PERI_TIMEOUT_PROTECT_EN_V  0x00000001U
+#define HP_SYSTEM_MODEM_PERI_TIMEOUT_PROTECT_EN_S  17
+
+/** HP_SYSTEM_MODEM_PERI_TIMEOUT_ADDR_REG register
+ *  MODEM_PERI_TIMEOUT_ADDR register
+ */
+#define HP_SYSTEM_MODEM_PERI_TIMEOUT_ADDR_REG (DR_REG_HP_SYSTEM_BASE + 0x28)
+/** HP_SYSTEM_MODEM_PERI_TIMEOUT_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  Record the address information of abnormal access
+ */
+#define HP_SYSTEM_MODEM_PERI_TIMEOUT_ADDR    0xFFFFFFFFU
+#define HP_SYSTEM_MODEM_PERI_TIMEOUT_ADDR_M  (HP_SYSTEM_MODEM_PERI_TIMEOUT_ADDR_V << HP_SYSTEM_MODEM_PERI_TIMEOUT_ADDR_S)
+#define HP_SYSTEM_MODEM_PERI_TIMEOUT_ADDR_V  0xFFFFFFFFU
+#define HP_SYSTEM_MODEM_PERI_TIMEOUT_ADDR_S  0
+
+/** HP_SYSTEM_MODEM_PERI_TIMEOUT_UID_REG register
+ *  MODEM_PERI_TIMEOUT_UID register
+ */
+#define HP_SYSTEM_MODEM_PERI_TIMEOUT_UID_REG (DR_REG_HP_SYSTEM_BASE + 0x2c)
+/** HP_SYSTEM_MODEM_PERI_TIMEOUT_UID : RO; bitpos: [6:0]; default: 0;
+ *  Record master id[4:0] & master permission[6:5] when trigger timeout. This register
+ *  will be cleared after the interrupt is cleared.
+ */
+#define HP_SYSTEM_MODEM_PERI_TIMEOUT_UID    0x0000007FU
+#define HP_SYSTEM_MODEM_PERI_TIMEOUT_UID_M  (HP_SYSTEM_MODEM_PERI_TIMEOUT_UID_V << HP_SYSTEM_MODEM_PERI_TIMEOUT_UID_S)
+#define HP_SYSTEM_MODEM_PERI_TIMEOUT_UID_V  0x0000007FU
+#define HP_SYSTEM_MODEM_PERI_TIMEOUT_UID_S  0
+
+/** HP_SYSTEM_SDIO_CTRL_REG register
+ *  SDIO Control configuration register
+ */
+#define HP_SYSTEM_SDIO_CTRL_REG (DR_REG_HP_SYSTEM_BASE + 0x30)
+/** HP_SYSTEM_DIS_SDIO_PROB : R/W; bitpos: [0]; default: 1;
+ *  Set this bit as 1 to disable SDIO_PROB function. disable by default.
+ */
+#define HP_SYSTEM_DIS_SDIO_PROB    (BIT(0))
+#define HP_SYSTEM_DIS_SDIO_PROB_M  (HP_SYSTEM_DIS_SDIO_PROB_V << HP_SYSTEM_DIS_SDIO_PROB_S)
+#define HP_SYSTEM_DIS_SDIO_PROB_V  0x00000001U
+#define HP_SYSTEM_DIS_SDIO_PROB_S  0
+/** HP_SYSTEM_SDIO_WIN_ACCESS_EN : R/W; bitpos: [1]; default: 1;
+ *  Enable sdio slave to access other peripherals on the chip
+ */
+#define HP_SYSTEM_SDIO_WIN_ACCESS_EN    (BIT(1))
+#define HP_SYSTEM_SDIO_WIN_ACCESS_EN_M  (HP_SYSTEM_SDIO_WIN_ACCESS_EN_V << HP_SYSTEM_SDIO_WIN_ACCESS_EN_S)
+#define HP_SYSTEM_SDIO_WIN_ACCESS_EN_V  0x00000001U
+#define HP_SYSTEM_SDIO_WIN_ACCESS_EN_S  1
+
+/** HP_SYSTEM_RETENTION_CONF_REG register
+ *  Retention configuration register
+ */
+#define HP_SYSTEM_RETENTION_CONF_REG (DR_REG_HP_SYSTEM_BASE + 0x34)
+/** HP_SYSTEM_RETENTION_DISABLE : R/W; bitpos: [0]; default: 0;
+ *  Set this bit as 1 to disable retention function. Not disable by default.
+ */
+#define HP_SYSTEM_RETENTION_DISABLE    (BIT(0))
+#define HP_SYSTEM_RETENTION_DISABLE_M  (HP_SYSTEM_RETENTION_DISABLE_V << HP_SYSTEM_RETENTION_DISABLE_S)
+#define HP_SYSTEM_RETENTION_DISABLE_V  0x00000001U
+#define HP_SYSTEM_RETENTION_DISABLE_S  0
+
+/** HP_SYSTEM_ROM_TABLE_LOCK_REG register
+ *  Rom-Table lock register
+ */
+#define HP_SYSTEM_ROM_TABLE_LOCK_REG (DR_REG_HP_SYSTEM_BASE + 0x38)
+/** HP_SYSTEM_ROM_TABLE_LOCK : R/W; bitpos: [0]; default: 0;
+ *  XXXX
+ */
+#define HP_SYSTEM_ROM_TABLE_LOCK    (BIT(0))
+#define HP_SYSTEM_ROM_TABLE_LOCK_M  (HP_SYSTEM_ROM_TABLE_LOCK_V << HP_SYSTEM_ROM_TABLE_LOCK_S)
+#define HP_SYSTEM_ROM_TABLE_LOCK_V  0x00000001U
+#define HP_SYSTEM_ROM_TABLE_LOCK_S  0
+
+/** HP_SYSTEM_ROM_TABLE_REG register
+ *  Rom-Table register
+ */
+#define HP_SYSTEM_ROM_TABLE_REG (DR_REG_HP_SYSTEM_BASE + 0x3c)
+/** HP_SYSTEM_ROM_TABLE : R/W; bitpos: [31:0]; default: 0;
+ *  XXXX
+ */
+#define HP_SYSTEM_ROM_TABLE    0xFFFFFFFFU
+#define HP_SYSTEM_ROM_TABLE_M  (HP_SYSTEM_ROM_TABLE_V << HP_SYSTEM_ROM_TABLE_S)
+#define HP_SYSTEM_ROM_TABLE_V  0xFFFFFFFFU
+#define HP_SYSTEM_ROM_TABLE_S  0
+
+/** HP_SYSTEM_CORE_DEBUG_RUNSTALL_CONF_REG register
+ *  Core Debug runstall configure register
+ */
+#define HP_SYSTEM_CORE_DEBUG_RUNSTALL_CONF_REG (DR_REG_HP_SYSTEM_BASE + 0x40)
+/** HP_SYSTEM_CORE_DEBUG_RUNSTALL_ENABLE : R/W; bitpos: [0]; default: 0;
+ *  Set this field to 1 to enable debug runstall feature between HP-core and LP-core.
+ */
+#define HP_SYSTEM_CORE_DEBUG_RUNSTALL_ENABLE    (BIT(0))
+#define HP_SYSTEM_CORE_DEBUG_RUNSTALL_ENABLE_M  (HP_SYSTEM_CORE_DEBUG_RUNSTALL_ENABLE_V << HP_SYSTEM_CORE_DEBUG_RUNSTALL_ENABLE_S)
+#define HP_SYSTEM_CORE_DEBUG_RUNSTALL_ENABLE_V  0x00000001U
+#define HP_SYSTEM_CORE_DEBUG_RUNSTALL_ENABLE_S  0
+
+/** HP_SYSTEM_MEM_TEST_CONF_REG register
+ *  MEM_TEST configuration register
+ */
+#define HP_SYSTEM_MEM_TEST_CONF_REG (DR_REG_HP_SYSTEM_BASE + 0x44)
+/** HP_SYSTEM_HP_MEM_WPULSE : R/W; bitpos: [2:0]; default: 0;
+ *  This field controls hp system memory WPULSE parameter.
+ */
+#define HP_SYSTEM_HP_MEM_WPULSE    0x00000007U
+#define HP_SYSTEM_HP_MEM_WPULSE_M  (HP_SYSTEM_HP_MEM_WPULSE_V << HP_SYSTEM_HP_MEM_WPULSE_S)
+#define HP_SYSTEM_HP_MEM_WPULSE_V  0x00000007U
+#define HP_SYSTEM_HP_MEM_WPULSE_S  0
+/** HP_SYSTEM_HP_MEM_WA : R/W; bitpos: [5:3]; default: 4;
+ *  This field controls hp system memory WA parameter.
+ */
+#define HP_SYSTEM_HP_MEM_WA    0x00000007U
+#define HP_SYSTEM_HP_MEM_WA_M  (HP_SYSTEM_HP_MEM_WA_V << HP_SYSTEM_HP_MEM_WA_S)
+#define HP_SYSTEM_HP_MEM_WA_V  0x00000007U
+#define HP_SYSTEM_HP_MEM_WA_S  3
+/** HP_SYSTEM_HP_MEM_RA : R/W; bitpos: [7:6]; default: 0;
+ *  This field controls hp system memory RA parameter.
+ */
+#define HP_SYSTEM_HP_MEM_RA    0x00000003U
+#define HP_SYSTEM_HP_MEM_RA_M  (HP_SYSTEM_HP_MEM_RA_V << HP_SYSTEM_HP_MEM_RA_S)
+#define HP_SYSTEM_HP_MEM_RA_V  0x00000003U
+#define HP_SYSTEM_HP_MEM_RA_S  6
+
+/** HP_SYSTEM_RND_ECO_REG register
+ *  redcy eco register.
+ */
+#define HP_SYSTEM_RND_ECO_REG (DR_REG_HP_SYSTEM_BASE + 0x3e0)
+/** HP_SYSTEM_REDCY_ENA : W/R; bitpos: [0]; default: 0;
+ *  Only reserved for ECO.
+ */
+#define HP_SYSTEM_REDCY_ENA    (BIT(0))
+#define HP_SYSTEM_REDCY_ENA_M  (HP_SYSTEM_REDCY_ENA_V << HP_SYSTEM_REDCY_ENA_S)
+#define HP_SYSTEM_REDCY_ENA_V  0x00000001U
+#define HP_SYSTEM_REDCY_ENA_S  0
+/** HP_SYSTEM_REDCY_RESULT : RO; bitpos: [1]; default: 0;
+ *  Only reserved for ECO.
+ */
+#define HP_SYSTEM_REDCY_RESULT    (BIT(1))
+#define HP_SYSTEM_REDCY_RESULT_M  (HP_SYSTEM_REDCY_RESULT_V << HP_SYSTEM_REDCY_RESULT_S)
+#define HP_SYSTEM_REDCY_RESULT_V  0x00000001U
+#define HP_SYSTEM_REDCY_RESULT_S  1
+
+/** HP_SYSTEM_RND_ECO_LOW_REG register
+ *  redcy eco low register.
+ */
+#define HP_SYSTEM_RND_ECO_LOW_REG (DR_REG_HP_SYSTEM_BASE + 0x3e4)
+/** HP_SYSTEM_REDCY_LOW : W/R; bitpos: [31:0]; default: 0;
+ *  Only reserved for ECO.
+ */
+#define HP_SYSTEM_REDCY_LOW    0xFFFFFFFFU
+#define HP_SYSTEM_REDCY_LOW_M  (HP_SYSTEM_REDCY_LOW_V << HP_SYSTEM_REDCY_LOW_S)
+#define HP_SYSTEM_REDCY_LOW_V  0xFFFFFFFFU
+#define HP_SYSTEM_REDCY_LOW_S  0
+
+/** HP_SYSTEM_RND_ECO_HIGH_REG register
+ *  redcy eco high register.
+ */
+#define HP_SYSTEM_RND_ECO_HIGH_REG (DR_REG_HP_SYSTEM_BASE + 0x3e8)
+/** HP_SYSTEM_REDCY_HIGH : W/R; bitpos: [31:0]; default: 4294967295;
+ *  Only reserved for ECO.
+ */
+#define HP_SYSTEM_REDCY_HIGH    0xFFFFFFFFU
+#define HP_SYSTEM_REDCY_HIGH_M  (HP_SYSTEM_REDCY_HIGH_V << HP_SYSTEM_REDCY_HIGH_S)
+#define HP_SYSTEM_REDCY_HIGH_V  0xFFFFFFFFU
+#define HP_SYSTEM_REDCY_HIGH_S  0
+
+/** HP_SYSTEM_CLOCK_GATE_REG register
+ *  HP-SYSTEM clock gating configure register
+ */
+#define HP_SYSTEM_CLOCK_GATE_REG (DR_REG_HP_SYSTEM_BASE + 0x3f8)
+/** HP_SYSTEM_CLK_EN : R/W; bitpos: [0]; default: 0;
+ *  Set this bit as 1 to force on clock gating.
+ */
+#define HP_SYSTEM_CLK_EN    (BIT(0))
+#define HP_SYSTEM_CLK_EN_M  (HP_SYSTEM_CLK_EN_V << HP_SYSTEM_CLK_EN_S)
+#define HP_SYSTEM_CLK_EN_V  0x00000001U
+#define HP_SYSTEM_CLK_EN_S  0
+
+/** HP_SYSTEM_DATE_REG register
+ *  Date register.
+ */
+#define HP_SYSTEM_DATE_REG (DR_REG_HP_SYSTEM_BASE + 0x3fc)
+/** HP_SYSTEM_DATE : R/W; bitpos: [27:0]; default: 35676432;
+ *  HP-SYSTEM date information/ HP-SYSTEM version information.
+ */
+#define HP_SYSTEM_DATE    0x0FFFFFFFU
+#define HP_SYSTEM_DATE_M  (HP_SYSTEM_DATE_V << HP_SYSTEM_DATE_S)
+#define HP_SYSTEM_DATE_V  0x0FFFFFFFU
+#define HP_SYSTEM_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/hp_system_struct.h b/components/soc/esp32c6/include/soc/hp_system_struct.h
new file mode 100644
index 0000000000..b174aa4290
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/hp_system_struct.h
@@ -0,0 +1,450 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: Configuration Register */
+/** Type of external_device_encrypt_decrypt_control register
+ *  EXTERNAL DEVICE ENCRYPTION/DECRYPTION configuration register
+ */
+typedef union {
+    struct {
+        /** enable_spi_manual_encrypt : R/W; bitpos: [0]; default: 0;
+         *  Set this bit as 1 to enable mspi xts manual encrypt in spi boot mode.
+         */
+        uint32_t enable_spi_manual_encrypt:1;
+        /** enable_download_db_encrypt : R/W; bitpos: [1]; default: 0;
+         *  reserved
+         */
+        uint32_t enable_download_db_encrypt:1;
+        /** enable_download_g0cb_decrypt : R/W; bitpos: [2]; default: 0;
+         *  Set this bit as 1 to enable mspi xts auto decrypt in download boot mode.
+         */
+        uint32_t enable_download_g0cb_decrypt:1;
+        /** enable_download_manual_encrypt : R/W; bitpos: [3]; default: 0;
+         *  Set this bit as 1 to enable mspi xts manual encrypt in download boot mode.
+         */
+        uint32_t enable_download_manual_encrypt:1;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} hp_system_external_device_encrypt_decrypt_control_reg_t;
+
+/** Type of sram_usage_conf register
+ *  HP memory usage configuration register
+ */
+typedef union {
+    struct {
+        /** cache_usage : HRO; bitpos: [0]; default: 0;
+         *  reserved
+         */
+        uint32_t cache_usage:1;
+        uint32_t reserved_1:7;
+        /** sram_usage : R/W; bitpos: [11:8]; default: 0;
+         *  0: cpu use hp-memory. 1:mac-dump accessing hp-memory.
+         */
+        uint32_t sram_usage:4;
+        uint32_t reserved_12:4;
+        /** mac_dump_alloc : R/W; bitpos: [16]; default: 0;
+         *  Set this bit as 1 to add an offset (64KB) when mac-dump accessing hp-memory.
+         */
+        uint32_t mac_dump_alloc:1;
+        uint32_t reserved_17:15;
+    };
+    uint32_t val;
+} hp_system_sram_usage_conf_reg_t;
+
+/** Type of sec_dpa_conf register
+ *  HP anti-DPA security configuration register
+ */
+typedef union {
+    struct {
+        /** sec_dpa_level : R/W; bitpos: [1:0]; default: 0;
+         *  0: anti-DPA disable. 1~3: anti-DPA enable with different security level. The larger
+         *  the number, the stronger the ability to resist DPA attacks and the higher the
+         *  security level, but it will increase the computational overhead of the hardware
+         *  crypto-accelerators. Only avaliable if HP_SYSTEM_SEC_DPA_CFG_SEL is 0.
+         */
+        uint32_t sec_dpa_level:2;
+        /** sec_dpa_cfg_sel : R/W; bitpos: [2]; default: 0;
+         *  This field is used to select either HP_SYSTEM_SEC_DPA_LEVEL or EFUSE_SEC_DPA_LEVEL
+         *  (from efuse) to control dpa_level. 0: EFUSE_SEC_DPA_LEVEL, 1: HP_SYSTEM_SEC_DPA_LEVEL.
+         */
+        uint32_t sec_dpa_cfg_sel:1;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} hp_system_sec_dpa_conf_reg_t;
+
+/** Type of sdio_ctrl register
+ *  SDIO Control configuration register
+ */
+typedef union {
+    struct {
+        /** dis_sdio_prob : R/W; bitpos: [0]; default: 1;
+         *  Set this bit as 1 to disable SDIO_PROB function. disable by default.
+         */
+        uint32_t dis_sdio_prob:1;
+        /** sdio_win_access_en : R/W; bitpos: [1]; default: 1;
+         *  Enable sdio slave to access other peripherals on the chip
+         */
+        uint32_t sdio_win_access_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} hp_system_sdio_ctrl_reg_t;
+
+/** Type of retention_conf register
+ *  Retention configuration register
+ */
+typedef union {
+    struct {
+        /** retention_disable : R/W; bitpos: [0]; default: 0;
+         *  Set this bit as 1 to disable retention function. Not disable by default.
+         */
+        uint32_t retention_disable:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} hp_system_retention_conf_reg_t;
+
+/** Type of rom_table_lock register
+ *  Rom-Table lock register
+ */
+typedef union {
+    struct {
+        /** rom_table_lock : R/W; bitpos: [0]; default: 0;
+         *  XXXX
+         */
+        uint32_t rom_table_lock:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} hp_system_rom_table_lock_reg_t;
+
+/** Type of rom_table register
+ *  Rom-Table register
+ */
+typedef union {
+    struct {
+        /** rom_table : R/W; bitpos: [31:0]; default: 0;
+         *  XXXX
+         */
+        uint32_t rom_table:32;
+    };
+    uint32_t val;
+} hp_system_rom_table_reg_t;
+
+/** Type of core_debug_runstall_conf register
+ *  Core Debug runstall configure register
+ */
+typedef union {
+    struct {
+        /** core_debug_runstall_enable : R/W; bitpos: [0]; default: 0;
+         *  Set this field to 1 to enable debug runstall feature between HP-core and LP-core.
+         */
+        uint32_t core_debug_runstall_enable:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} hp_system_core_debug_runstall_conf_reg_t;
+
+/** Type of mem_test_conf register
+ *  MEM_TEST configuration register
+ */
+typedef union {
+    struct {
+        /** hp_mem_wpulse : R/W; bitpos: [2:0]; default: 0;
+         *  This field controls hp system memory WPULSE parameter.
+         */
+        uint32_t hp_mem_wpulse:3;
+        /** hp_mem_wa : R/W; bitpos: [5:3]; default: 4;
+         *  This field controls hp system memory WA parameter.
+         */
+        uint32_t hp_mem_wa:3;
+        /** hp_mem_ra : R/W; bitpos: [7:6]; default: 0;
+         *  This field controls hp system memory RA parameter.
+         */
+        uint32_t hp_mem_ra:2;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} hp_system_mem_test_conf_reg_t;
+
+/** Type of clock_gate register
+ *  HP-SYSTEM clock gating configure register
+ */
+typedef union {
+    struct {
+        /** clk_en : R/W; bitpos: [0]; default: 0;
+         *  Set this bit as 1 to force on clock gating.
+         */
+        uint32_t clk_en:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} hp_system_clock_gate_reg_t;
+
+
+/** Group: Timeout Register */
+/** Type of cpu_peri_timeout_conf register
+ *  CPU_PERI_TIMEOUT configuration register
+ */
+typedef union {
+    struct {
+        /** cpu_peri_timeout_thres : R/W; bitpos: [15:0]; default: 65535;
+         *  Set the timeout threshold for bus access, corresponding to the number of clock
+         *  cycles of the clock domain.
+         */
+        uint32_t cpu_peri_timeout_thres:16;
+        /** cpu_peri_timeout_int_clear : WT; bitpos: [16]; default: 0;
+         *  Set this bit as 1 to clear timeout interrupt
+         */
+        uint32_t cpu_peri_timeout_int_clear:1;
+        /** cpu_peri_timeout_protect_en : R/W; bitpos: [17]; default: 1;
+         *  Set this bit as 1 to enable timeout protection for accessing cpu peripheral
+         *  registers
+         */
+        uint32_t cpu_peri_timeout_protect_en:1;
+        uint32_t reserved_18:14;
+    };
+    uint32_t val;
+} hp_system_cpu_peri_timeout_conf_reg_t;
+
+/** Type of cpu_peri_timeout_addr register
+ *  CPU_PERI_TIMEOUT_ADDR register
+ */
+typedef union {
+    struct {
+        /** cpu_peri_timeout_addr : RO; bitpos: [31:0]; default: 0;
+         *  Record the address information of abnormal access
+         */
+        uint32_t cpu_peri_timeout_addr:32;
+    };
+    uint32_t val;
+} hp_system_cpu_peri_timeout_addr_reg_t;
+
+/** Type of cpu_peri_timeout_uid register
+ *  CPU_PERI_TIMEOUT_UID register
+ */
+typedef union {
+    struct {
+        /** cpu_peri_timeout_uid : RO; bitpos: [6:0]; default: 0;
+         *  Record master id[4:0] & master permission[6:5] when trigger timeout. This register
+         *  will be cleared after the interrupt is cleared.
+         */
+        uint32_t cpu_peri_timeout_uid:7;
+        uint32_t reserved_7:25;
+    };
+    uint32_t val;
+} hp_system_cpu_peri_timeout_uid_reg_t;
+
+/** Type of hp_peri_timeout_conf register
+ *  HP_PERI_TIMEOUT configuration register
+ */
+typedef union {
+    struct {
+        /** hp_peri_timeout_thres : R/W; bitpos: [15:0]; default: 65535;
+         *  Set the timeout threshold for bus access, corresponding to the number of clock
+         *  cycles of the clock domain.
+         */
+        uint32_t hp_peri_timeout_thres:16;
+        /** hp_peri_timeout_int_clear : WT; bitpos: [16]; default: 0;
+         *  Set this bit as 1 to clear timeout interrupt
+         */
+        uint32_t hp_peri_timeout_int_clear:1;
+        /** hp_peri_timeout_protect_en : R/W; bitpos: [17]; default: 1;
+         *  Set this bit as 1 to enable timeout protection for accessing hp peripheral registers
+         */
+        uint32_t hp_peri_timeout_protect_en:1;
+        uint32_t reserved_18:14;
+    };
+    uint32_t val;
+} hp_system_hp_peri_timeout_conf_reg_t;
+
+/** Type of hp_peri_timeout_addr register
+ *  HP_PERI_TIMEOUT_ADDR register
+ */
+typedef union {
+    struct {
+        /** hp_peri_timeout_addr : RO; bitpos: [31:0]; default: 0;
+         *  Record the address information of abnormal access
+         */
+        uint32_t hp_peri_timeout_addr:32;
+    };
+    uint32_t val;
+} hp_system_hp_peri_timeout_addr_reg_t;
+
+/** Type of hp_peri_timeout_uid register
+ *  HP_PERI_TIMEOUT_UID register
+ */
+typedef union {
+    struct {
+        /** hp_peri_timeout_uid : RO; bitpos: [6:0]; default: 0;
+         *  Record master id[4:0] & master permission[6:5] when trigger timeout. This register
+         *  will be cleared after the interrupt is cleared.
+         */
+        uint32_t hp_peri_timeout_uid:7;
+        uint32_t reserved_7:25;
+    };
+    uint32_t val;
+} hp_system_hp_peri_timeout_uid_reg_t;
+
+/** Type of modem_peri_timeout_conf register
+ *  MODEM_PERI_TIMEOUT configuration register
+ */
+typedef union {
+    struct {
+        /** modem_peri_timeout_thres : R/W; bitpos: [15:0]; default: 65535;
+         *  Set the timeout threshold for bus access, corresponding to the number of clock
+         *  cycles of the clock domain.
+         */
+        uint32_t modem_peri_timeout_thres:16;
+        /** modem_peri_timeout_int_clear : WT; bitpos: [16]; default: 0;
+         *  Set this bit as 1 to clear timeout interrupt
+         */
+        uint32_t modem_peri_timeout_int_clear:1;
+        /** modem_peri_timeout_protect_en : R/W; bitpos: [17]; default: 1;
+         *  Set this bit as 1 to enable timeout protection for accessing modem registers
+         */
+        uint32_t modem_peri_timeout_protect_en:1;
+        uint32_t reserved_18:14;
+    };
+    uint32_t val;
+} hp_system_modem_peri_timeout_conf_reg_t;
+
+/** Type of modem_peri_timeout_addr register
+ *  MODEM_PERI_TIMEOUT_ADDR register
+ */
+typedef union {
+    struct {
+        /** modem_peri_timeout_addr : RO; bitpos: [31:0]; default: 0;
+         *  Record the address information of abnormal access
+         */
+        uint32_t modem_peri_timeout_addr:32;
+    };
+    uint32_t val;
+} hp_system_modem_peri_timeout_addr_reg_t;
+
+/** Type of modem_peri_timeout_uid register
+ *  MODEM_PERI_TIMEOUT_UID register
+ */
+typedef union {
+    struct {
+        /** modem_peri_timeout_uid : RO; bitpos: [6:0]; default: 0;
+         *  Record master id[4:0] & master permission[6:5] when trigger timeout. This register
+         *  will be cleared after the interrupt is cleared.
+         */
+        uint32_t modem_peri_timeout_uid:7;
+        uint32_t reserved_7:25;
+    };
+    uint32_t val;
+} hp_system_modem_peri_timeout_uid_reg_t;
+
+
+/** Group: Redcy ECO Registers */
+/** Type of rnd_eco register
+ *  redcy eco register.
+ */
+typedef union {
+    struct {
+        /** redcy_ena : W/R; bitpos: [0]; default: 0;
+         *  Only reserved for ECO.
+         */
+        uint32_t redcy_ena:1;
+        /** redcy_result : RO; bitpos: [1]; default: 0;
+         *  Only reserved for ECO.
+         */
+        uint32_t redcy_result:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} hp_system_rnd_eco_reg_t;
+
+/** Type of rnd_eco_low register
+ *  redcy eco low register.
+ */
+typedef union {
+    struct {
+        /** redcy_low : W/R; bitpos: [31:0]; default: 0;
+         *  Only reserved for ECO.
+         */
+        uint32_t redcy_low:32;
+    };
+    uint32_t val;
+} hp_system_rnd_eco_low_reg_t;
+
+/** Type of rnd_eco_high register
+ *  redcy eco high register.
+ */
+typedef union {
+    struct {
+        /** redcy_high : W/R; bitpos: [31:0]; default: 4294967295;
+         *  Only reserved for ECO.
+         */
+        uint32_t redcy_high:32;
+    };
+    uint32_t val;
+} hp_system_rnd_eco_high_reg_t;
+
+
+/** Group: Version Register */
+/** Type of date register
+ *  Date register.
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [27:0]; default: 35676432;
+         *  HP-SYSTEM date information/ HP-SYSTEM version information.
+         */
+        uint32_t date:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} hp_system_date_reg_t;
+
+
+typedef struct hp_system_dev_t {
+    volatile hp_system_external_device_encrypt_decrypt_control_reg_t external_device_encrypt_decrypt_control;
+    volatile hp_system_sram_usage_conf_reg_t sram_usage_conf;
+    volatile hp_system_sec_dpa_conf_reg_t sec_dpa_conf;
+    volatile hp_system_cpu_peri_timeout_conf_reg_t cpu_peri_timeout_conf;
+    volatile hp_system_cpu_peri_timeout_addr_reg_t cpu_peri_timeout_addr;
+    volatile hp_system_cpu_peri_timeout_uid_reg_t cpu_peri_timeout_uid;
+    volatile hp_system_hp_peri_timeout_conf_reg_t hp_peri_timeout_conf;
+    volatile hp_system_hp_peri_timeout_addr_reg_t hp_peri_timeout_addr;
+    volatile hp_system_hp_peri_timeout_uid_reg_t hp_peri_timeout_uid;
+    volatile hp_system_modem_peri_timeout_conf_reg_t modem_peri_timeout_conf;
+    volatile hp_system_modem_peri_timeout_addr_reg_t modem_peri_timeout_addr;
+    volatile hp_system_modem_peri_timeout_uid_reg_t modem_peri_timeout_uid;
+    volatile hp_system_sdio_ctrl_reg_t sdio_ctrl;
+    volatile hp_system_retention_conf_reg_t retention_conf;
+    volatile hp_system_rom_table_lock_reg_t rom_table_lock;
+    volatile hp_system_rom_table_reg_t rom_table;
+    volatile hp_system_core_debug_runstall_conf_reg_t core_debug_runstall_conf;
+    volatile hp_system_mem_test_conf_reg_t mem_test_conf;
+    uint32_t reserved_048[230];
+    volatile hp_system_rnd_eco_reg_t rnd_eco;
+    volatile hp_system_rnd_eco_low_reg_t rnd_eco_low;
+    volatile hp_system_rnd_eco_high_reg_t rnd_eco_high;
+    uint32_t reserved_3ec[3];
+    volatile hp_system_clock_gate_reg_t clock_gate;
+    volatile hp_system_date_reg_t date;
+} hp_system_dev_t;
+
+extern hp_system_dev_t HP_SYSTEM;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(hp_system_dev_t) == 0x400, "Invalid size of hp_system_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/i2c_reg.h b/components/soc/esp32c6/include/soc/i2c_reg.h
new file mode 100644
index 0000000000..c92b0a6190
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/i2c_reg.h
@@ -0,0 +1,1450 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** I2C_SCL_LOW_PERIOD_REG register
+ *  Configures the low level width of the SCL
+ *  Clock
+ */
+#define I2C_SCL_LOW_PERIOD_REG(i) (REG_I2C_BASE(i) + 0x0)
+/** I2C_SCL_LOW_PERIOD : R/W; bitpos: [8:0]; default: 0;
+ *  This register is used to configure for how long SCL remains low in master mode, in
+ *  I2C module clock cycles.
+ */
+#define I2C_SCL_LOW_PERIOD    0x000001FFU
+#define I2C_SCL_LOW_PERIOD_M  (I2C_SCL_LOW_PERIOD_V << I2C_SCL_LOW_PERIOD_S)
+#define I2C_SCL_LOW_PERIOD_V  0x000001FFU
+#define I2C_SCL_LOW_PERIOD_S  0
+
+/** I2C_CTR_REG register
+ *  Transmission setting
+ */
+#define I2C_CTR_REG(i) (REG_I2C_BASE(i) + 0x4)
+/** I2C_SDA_FORCE_OUT : R/W; bitpos: [0]; default: 0;
+ *  1: direct output, 0: open drain output.
+ */
+#define I2C_SDA_FORCE_OUT    (BIT(0))
+#define I2C_SDA_FORCE_OUT_M  (I2C_SDA_FORCE_OUT_V << I2C_SDA_FORCE_OUT_S)
+#define I2C_SDA_FORCE_OUT_V  0x00000001U
+#define I2C_SDA_FORCE_OUT_S  0
+/** I2C_SCL_FORCE_OUT : R/W; bitpos: [1]; default: 0;
+ *  1: direct output, 0: open drain output.
+ */
+#define I2C_SCL_FORCE_OUT    (BIT(1))
+#define I2C_SCL_FORCE_OUT_M  (I2C_SCL_FORCE_OUT_V << I2C_SCL_FORCE_OUT_S)
+#define I2C_SCL_FORCE_OUT_V  0x00000001U
+#define I2C_SCL_FORCE_OUT_S  1
+/** I2C_SAMPLE_SCL_LEVEL : R/W; bitpos: [2]; default: 0;
+ *  This register is used to select the sample mode.
+ *  1: sample SDA data on the SCL low level.
+ *  0: sample SDA data on the SCL high level.
+ */
+#define I2C_SAMPLE_SCL_LEVEL    (BIT(2))
+#define I2C_SAMPLE_SCL_LEVEL_M  (I2C_SAMPLE_SCL_LEVEL_V << I2C_SAMPLE_SCL_LEVEL_S)
+#define I2C_SAMPLE_SCL_LEVEL_V  0x00000001U
+#define I2C_SAMPLE_SCL_LEVEL_S  2
+/** I2C_RX_FULL_ACK_LEVEL : R/W; bitpos: [3]; default: 1;
+ *  This register is used to configure the ACK value that need to sent by master when
+ *  the rx_fifo_cnt has reached the threshold.
+ */
+#define I2C_RX_FULL_ACK_LEVEL    (BIT(3))
+#define I2C_RX_FULL_ACK_LEVEL_M  (I2C_RX_FULL_ACK_LEVEL_V << I2C_RX_FULL_ACK_LEVEL_S)
+#define I2C_RX_FULL_ACK_LEVEL_V  0x00000001U
+#define I2C_RX_FULL_ACK_LEVEL_S  3
+/** I2C_MS_MODE : R/W; bitpos: [4]; default: 0;
+ *  Set this bit to configure the module as an I2C Master. Clear this bit to configure
+ *  the
+ *  module as an I2C Slave.
+ */
+#define I2C_MS_MODE    (BIT(4))
+#define I2C_MS_MODE_M  (I2C_MS_MODE_V << I2C_MS_MODE_S)
+#define I2C_MS_MODE_V  0x00000001U
+#define I2C_MS_MODE_S  4
+/** I2C_TRANS_START : WT; bitpos: [5]; default: 0;
+ *  Set this bit to start sending the data in txfifo.
+ */
+#define I2C_TRANS_START    (BIT(5))
+#define I2C_TRANS_START_M  (I2C_TRANS_START_V << I2C_TRANS_START_S)
+#define I2C_TRANS_START_V  0x00000001U
+#define I2C_TRANS_START_S  5
+/** I2C_TX_LSB_FIRST : R/W; bitpos: [6]; default: 0;
+ *  This bit is used to control the sending mode for data needing to be sent.
+ *  1: send data from the least significant bit,
+ *  0: send data from the most significant bit.
+ */
+#define I2C_TX_LSB_FIRST    (BIT(6))
+#define I2C_TX_LSB_FIRST_M  (I2C_TX_LSB_FIRST_V << I2C_TX_LSB_FIRST_S)
+#define I2C_TX_LSB_FIRST_V  0x00000001U
+#define I2C_TX_LSB_FIRST_S  6
+/** I2C_RX_LSB_FIRST : R/W; bitpos: [7]; default: 0;
+ *  This bit is used to control the storage mode for received data.
+ *  1: receive data from the least significant bit,
+ *  0: receive data from the most significant bit.
+ */
+#define I2C_RX_LSB_FIRST    (BIT(7))
+#define I2C_RX_LSB_FIRST_M  (I2C_RX_LSB_FIRST_V << I2C_RX_LSB_FIRST_S)
+#define I2C_RX_LSB_FIRST_V  0x00000001U
+#define I2C_RX_LSB_FIRST_S  7
+/** I2C_CLK_EN : R/W; bitpos: [8]; default: 0;
+ *  Reserved
+ */
+#define I2C_CLK_EN    (BIT(8))
+#define I2C_CLK_EN_M  (I2C_CLK_EN_V << I2C_CLK_EN_S)
+#define I2C_CLK_EN_V  0x00000001U
+#define I2C_CLK_EN_S  8
+/** I2C_ARBITRATION_EN : R/W; bitpos: [9]; default: 1;
+ *  This is the enable bit for arbitration_lost.
+ */
+#define I2C_ARBITRATION_EN    (BIT(9))
+#define I2C_ARBITRATION_EN_M  (I2C_ARBITRATION_EN_V << I2C_ARBITRATION_EN_S)
+#define I2C_ARBITRATION_EN_V  0x00000001U
+#define I2C_ARBITRATION_EN_S  9
+/** I2C_FSM_RST : WT; bitpos: [10]; default: 0;
+ *  This register is used to reset the scl FMS.
+ */
+#define I2C_FSM_RST    (BIT(10))
+#define I2C_FSM_RST_M  (I2C_FSM_RST_V << I2C_FSM_RST_S)
+#define I2C_FSM_RST_V  0x00000001U
+#define I2C_FSM_RST_S  10
+/** I2C_CONF_UPGATE : WT; bitpos: [11]; default: 0;
+ *  synchronization bit
+ */
+#define I2C_CONF_UPGATE    (BIT(11))
+#define I2C_CONF_UPGATE_M  (I2C_CONF_UPGATE_V << I2C_CONF_UPGATE_S)
+#define I2C_CONF_UPGATE_V  0x00000001U
+#define I2C_CONF_UPGATE_S  11
+/** I2C_SLV_TX_AUTO_START_EN : R/W; bitpos: [12]; default: 0;
+ *  This is the enable bit for slave to send data automatically
+ */
+#define I2C_SLV_TX_AUTO_START_EN    (BIT(12))
+#define I2C_SLV_TX_AUTO_START_EN_M  (I2C_SLV_TX_AUTO_START_EN_V << I2C_SLV_TX_AUTO_START_EN_S)
+#define I2C_SLV_TX_AUTO_START_EN_V  0x00000001U
+#define I2C_SLV_TX_AUTO_START_EN_S  12
+/** I2C_ADDR_10BIT_RW_CHECK_EN : R/W; bitpos: [13]; default: 0;
+ *  This is the enable bit to check if the r/w bit of 10bit addressing consists with
+ *  I2C protocol
+ */
+#define I2C_ADDR_10BIT_RW_CHECK_EN    (BIT(13))
+#define I2C_ADDR_10BIT_RW_CHECK_EN_M  (I2C_ADDR_10BIT_RW_CHECK_EN_V << I2C_ADDR_10BIT_RW_CHECK_EN_S)
+#define I2C_ADDR_10BIT_RW_CHECK_EN_V  0x00000001U
+#define I2C_ADDR_10BIT_RW_CHECK_EN_S  13
+/** I2C_ADDR_BROADCASTING_EN : R/W; bitpos: [14]; default: 0;
+ *  This is the enable bit to support the 7bit general call function.
+ */
+#define I2C_ADDR_BROADCASTING_EN    (BIT(14))
+#define I2C_ADDR_BROADCASTING_EN_M  (I2C_ADDR_BROADCASTING_EN_V << I2C_ADDR_BROADCASTING_EN_S)
+#define I2C_ADDR_BROADCASTING_EN_V  0x00000001U
+#define I2C_ADDR_BROADCASTING_EN_S  14
+
+/** I2C_SR_REG register
+ *  Describe I2C work status.
+ */
+#define I2C_SR_REG(i) (REG_I2C_BASE(i) + 0x8)
+/** I2C_RESP_REC : RO; bitpos: [0]; default: 0;
+ *  The received ACK value in master mode or slave mode. 0: ACK, 1: NACK.
+ */
+#define I2C_RESP_REC    (BIT(0))
+#define I2C_RESP_REC_M  (I2C_RESP_REC_V << I2C_RESP_REC_S)
+#define I2C_RESP_REC_V  0x00000001U
+#define I2C_RESP_REC_S  0
+/** I2C_SLAVE_RW : RO; bitpos: [1]; default: 0;
+ *  When in slave mode, 1: master reads from slave, 0: master writes to slave.
+ */
+#define I2C_SLAVE_RW    (BIT(1))
+#define I2C_SLAVE_RW_M  (I2C_SLAVE_RW_V << I2C_SLAVE_RW_S)
+#define I2C_SLAVE_RW_V  0x00000001U
+#define I2C_SLAVE_RW_S  1
+/** I2C_ARB_LOST : RO; bitpos: [3]; default: 0;
+ *  When the I2C controller loses control of SCL line, this register changes to 1.
+ */
+#define I2C_ARB_LOST    (BIT(3))
+#define I2C_ARB_LOST_M  (I2C_ARB_LOST_V << I2C_ARB_LOST_S)
+#define I2C_ARB_LOST_V  0x00000001U
+#define I2C_ARB_LOST_S  3
+/** I2C_BUS_BUSY : RO; bitpos: [4]; default: 0;
+ *  1: the I2C bus is busy transferring data, 0: the I2C bus is in idle state.
+ */
+#define I2C_BUS_BUSY    (BIT(4))
+#define I2C_BUS_BUSY_M  (I2C_BUS_BUSY_V << I2C_BUS_BUSY_S)
+#define I2C_BUS_BUSY_V  0x00000001U
+#define I2C_BUS_BUSY_S  4
+/** I2C_SLAVE_ADDRESSED : RO; bitpos: [5]; default: 0;
+ *  When configured as an I2C Slave, and the address sent by the master is
+ *  equal to the address of the slave, then this bit will be of high level.
+ */
+#define I2C_SLAVE_ADDRESSED    (BIT(5))
+#define I2C_SLAVE_ADDRESSED_M  (I2C_SLAVE_ADDRESSED_V << I2C_SLAVE_ADDRESSED_S)
+#define I2C_SLAVE_ADDRESSED_V  0x00000001U
+#define I2C_SLAVE_ADDRESSED_S  5
+/** I2C_RXFIFO_CNT : RO; bitpos: [13:8]; default: 0;
+ *  This field represents the amount of data needed to be sent.
+ */
+#define I2C_RXFIFO_CNT    0x0000003FU
+#define I2C_RXFIFO_CNT_M  (I2C_RXFIFO_CNT_V << I2C_RXFIFO_CNT_S)
+#define I2C_RXFIFO_CNT_V  0x0000003FU
+#define I2C_RXFIFO_CNT_S  8
+/** I2C_STRETCH_CAUSE : RO; bitpos: [15:14]; default: 3;
+ *  The cause of stretching SCL low in slave mode. 0:  stretching SCL low at the
+ *  beginning of I2C read data state. 1: stretching SCL low when I2C Tx FIFO is empty
+ *  in slave mode. 2: stretching SCL low when I2C Rx FIFO is full in slave mode.
+ */
+#define I2C_STRETCH_CAUSE    0x00000003U
+#define I2C_STRETCH_CAUSE_M  (I2C_STRETCH_CAUSE_V << I2C_STRETCH_CAUSE_S)
+#define I2C_STRETCH_CAUSE_V  0x00000003U
+#define I2C_STRETCH_CAUSE_S  14
+/** I2C_TXFIFO_CNT : RO; bitpos: [23:18]; default: 0;
+ *  This field stores the amount of received data in RAM.
+ */
+#define I2C_TXFIFO_CNT    0x0000003FU
+#define I2C_TXFIFO_CNT_M  (I2C_TXFIFO_CNT_V << I2C_TXFIFO_CNT_S)
+#define I2C_TXFIFO_CNT_V  0x0000003FU
+#define I2C_TXFIFO_CNT_S  18
+/** I2C_SCL_MAIN_STATE_LAST : RO; bitpos: [26:24]; default: 0;
+ *  This field indicates the states of the I2C module state machine.
+ *  0: Idle, 1: Address shift, 2: ACK address, 3: Rx data, 4: Tx data, 5: Send ACK, 6:
+ *  Wait ACK
+ */
+#define I2C_SCL_MAIN_STATE_LAST    0x00000007U
+#define I2C_SCL_MAIN_STATE_LAST_M  (I2C_SCL_MAIN_STATE_LAST_V << I2C_SCL_MAIN_STATE_LAST_S)
+#define I2C_SCL_MAIN_STATE_LAST_V  0x00000007U
+#define I2C_SCL_MAIN_STATE_LAST_S  24
+/** I2C_SCL_STATE_LAST : RO; bitpos: [30:28]; default: 0;
+ *  This field indicates the states of the state machine used to produce SCL.
+ *  0: Idle, 1: Start, 2: Negative edge, 3: Low, 4: Positive edge, 5: High, 6: Stop
+ */
+#define I2C_SCL_STATE_LAST    0x00000007U
+#define I2C_SCL_STATE_LAST_M  (I2C_SCL_STATE_LAST_V << I2C_SCL_STATE_LAST_S)
+#define I2C_SCL_STATE_LAST_V  0x00000007U
+#define I2C_SCL_STATE_LAST_S  28
+
+/** I2C_TO_REG register
+ *  Setting time out control for receiving data.
+ */
+#define I2C_TO_REG(i) (REG_I2C_BASE(i) + 0xc)
+/** I2C_TIME_OUT_VALUE : R/W; bitpos: [4:0]; default: 16;
+ *  This register is used to configure the timeout for receiving a data bit in APB
+ *  clock cycles.
+ */
+#define I2C_TIME_OUT_VALUE    0x0000001FU
+#define I2C_TIME_OUT_VALUE_M  (I2C_TIME_OUT_VALUE_V << I2C_TIME_OUT_VALUE_S)
+#define I2C_TIME_OUT_VALUE_V  0x0000001FU
+#define I2C_TIME_OUT_VALUE_S  0
+/** I2C_TIME_OUT_EN : R/W; bitpos: [5]; default: 0;
+ *  This is the enable bit for time out control.
+ */
+#define I2C_TIME_OUT_EN    (BIT(5))
+#define I2C_TIME_OUT_EN_M  (I2C_TIME_OUT_EN_V << I2C_TIME_OUT_EN_S)
+#define I2C_TIME_OUT_EN_V  0x00000001U
+#define I2C_TIME_OUT_EN_S  5
+
+/** I2C_SLAVE_ADDR_REG register
+ *  Local slave address setting
+ */
+#define I2C_SLAVE_ADDR_REG(i) (REG_I2C_BASE(i) + 0x10)
+/** I2C_SLAVE_ADDR : R/W; bitpos: [14:0]; default: 0;
+ *  When configured as an I2C Slave, this field is used to configure the slave address.
+ */
+#define I2C_SLAVE_ADDR    0x00007FFFU
+#define I2C_SLAVE_ADDR_M  (I2C_SLAVE_ADDR_V << I2C_SLAVE_ADDR_S)
+#define I2C_SLAVE_ADDR_V  0x00007FFFU
+#define I2C_SLAVE_ADDR_S  0
+/** I2C_ADDR_10BIT_EN : R/W; bitpos: [31]; default: 0;
+ *  This field is used to enable the slave 10-bit addressing mode in master mode.
+ */
+#define I2C_ADDR_10BIT_EN    (BIT(31))
+#define I2C_ADDR_10BIT_EN_M  (I2C_ADDR_10BIT_EN_V << I2C_ADDR_10BIT_EN_S)
+#define I2C_ADDR_10BIT_EN_V  0x00000001U
+#define I2C_ADDR_10BIT_EN_S  31
+
+/** I2C_FIFO_ST_REG register
+ *  FIFO status register.
+ */
+#define I2C_FIFO_ST_REG(i) (REG_I2C_BASE(i) + 0x14)
+/** I2C_RXFIFO_RADDR : RO; bitpos: [4:0]; default: 0;
+ *  This is the offset address of the APB reading from rxfifo
+ */
+#define I2C_RXFIFO_RADDR    0x0000001FU
+#define I2C_RXFIFO_RADDR_M  (I2C_RXFIFO_RADDR_V << I2C_RXFIFO_RADDR_S)
+#define I2C_RXFIFO_RADDR_V  0x0000001FU
+#define I2C_RXFIFO_RADDR_S  0
+/** I2C_RXFIFO_WADDR : RO; bitpos: [9:5]; default: 0;
+ *  This is the offset address of i2c module receiving data and writing to rxfifo.
+ */
+#define I2C_RXFIFO_WADDR    0x0000001FU
+#define I2C_RXFIFO_WADDR_M  (I2C_RXFIFO_WADDR_V << I2C_RXFIFO_WADDR_S)
+#define I2C_RXFIFO_WADDR_V  0x0000001FU
+#define I2C_RXFIFO_WADDR_S  5
+/** I2C_TXFIFO_RADDR : RO; bitpos: [14:10]; default: 0;
+ *  This is the offset address of i2c module reading from txfifo.
+ */
+#define I2C_TXFIFO_RADDR    0x0000001FU
+#define I2C_TXFIFO_RADDR_M  (I2C_TXFIFO_RADDR_V << I2C_TXFIFO_RADDR_S)
+#define I2C_TXFIFO_RADDR_V  0x0000001FU
+#define I2C_TXFIFO_RADDR_S  10
+/** I2C_TXFIFO_WADDR : RO; bitpos: [19:15]; default: 0;
+ *  This is the offset address of APB bus writing to txfifo.
+ */
+#define I2C_TXFIFO_WADDR    0x0000001FU
+#define I2C_TXFIFO_WADDR_M  (I2C_TXFIFO_WADDR_V << I2C_TXFIFO_WADDR_S)
+#define I2C_TXFIFO_WADDR_V  0x0000001FU
+#define I2C_TXFIFO_WADDR_S  15
+/** I2C_SLAVE_RW_POINT : RO; bitpos: [29:22]; default: 0;
+ *  The received data in I2C slave mode.
+ */
+#define I2C_SLAVE_RW_POINT    0x000000FFU
+#define I2C_SLAVE_RW_POINT_M  (I2C_SLAVE_RW_POINT_V << I2C_SLAVE_RW_POINT_S)
+#define I2C_SLAVE_RW_POINT_V  0x000000FFU
+#define I2C_SLAVE_RW_POINT_S  22
+
+/** I2C_FIFO_CONF_REG register
+ *  FIFO configuration register.
+ */
+#define I2C_FIFO_CONF_REG(i) (REG_I2C_BASE(i) + 0x18)
+/** I2C_RXFIFO_WM_THRHD : R/W; bitpos: [4:0]; default: 11;
+ *  The water mark threshold of rx FIFO in nonfifo access mode. When
+ *  reg_reg_fifo_prt_en is 1 and rx FIFO counter is bigger than
+ *  reg_rxfifo_wm_thrhd[4:0], reg_rxfifo_wm_int_raw bit will be valid.
+ */
+#define I2C_RXFIFO_WM_THRHD    0x0000001FU
+#define I2C_RXFIFO_WM_THRHD_M  (I2C_RXFIFO_WM_THRHD_V << I2C_RXFIFO_WM_THRHD_S)
+#define I2C_RXFIFO_WM_THRHD_V  0x0000001FU
+#define I2C_RXFIFO_WM_THRHD_S  0
+/** I2C_TXFIFO_WM_THRHD : R/W; bitpos: [9:5]; default: 4;
+ *  The water mark threshold of tx FIFO in nonfifo access mode. When
+ *  reg_reg_fifo_prt_en is 1 and tx FIFO counter is smaller than
+ *  reg_txfifo_wm_thrhd[4:0], reg_txfifo_wm_int_raw bit will be valid.
+ */
+#define I2C_TXFIFO_WM_THRHD    0x0000001FU
+#define I2C_TXFIFO_WM_THRHD_M  (I2C_TXFIFO_WM_THRHD_V << I2C_TXFIFO_WM_THRHD_S)
+#define I2C_TXFIFO_WM_THRHD_V  0x0000001FU
+#define I2C_TXFIFO_WM_THRHD_S  5
+/** I2C_NONFIFO_EN : R/W; bitpos: [10]; default: 0;
+ *  Set this bit to enable APB nonfifo access.
+ */
+#define I2C_NONFIFO_EN    (BIT(10))
+#define I2C_NONFIFO_EN_M  (I2C_NONFIFO_EN_V << I2C_NONFIFO_EN_S)
+#define I2C_NONFIFO_EN_V  0x00000001U
+#define I2C_NONFIFO_EN_S  10
+/** I2C_FIFO_ADDR_CFG_EN : R/W; bitpos: [11]; default: 0;
+ *  When this bit is set to 1, the byte received after the I2C address byte represents
+ *  the offset address in the I2C Slave RAM.
+ */
+#define I2C_FIFO_ADDR_CFG_EN    (BIT(11))
+#define I2C_FIFO_ADDR_CFG_EN_M  (I2C_FIFO_ADDR_CFG_EN_V << I2C_FIFO_ADDR_CFG_EN_S)
+#define I2C_FIFO_ADDR_CFG_EN_V  0x00000001U
+#define I2C_FIFO_ADDR_CFG_EN_S  11
+/** I2C_RX_FIFO_RST : R/W; bitpos: [12]; default: 0;
+ *  Set this bit to reset rx-fifo.
+ */
+#define I2C_RX_FIFO_RST    (BIT(12))
+#define I2C_RX_FIFO_RST_M  (I2C_RX_FIFO_RST_V << I2C_RX_FIFO_RST_S)
+#define I2C_RX_FIFO_RST_V  0x00000001U
+#define I2C_RX_FIFO_RST_S  12
+/** I2C_TX_FIFO_RST : R/W; bitpos: [13]; default: 0;
+ *  Set this bit to reset tx-fifo.
+ */
+#define I2C_TX_FIFO_RST    (BIT(13))
+#define I2C_TX_FIFO_RST_M  (I2C_TX_FIFO_RST_V << I2C_TX_FIFO_RST_S)
+#define I2C_TX_FIFO_RST_V  0x00000001U
+#define I2C_TX_FIFO_RST_S  13
+/** I2C_FIFO_PRT_EN : R/W; bitpos: [14]; default: 1;
+ *  The control enable bit of FIFO pointer in non-fifo access mode. This bit controls
+ *  the valid bits and the interrupts of tx/rx_fifo overflow, underflow, full and empty.
+ */
+#define I2C_FIFO_PRT_EN    (BIT(14))
+#define I2C_FIFO_PRT_EN_M  (I2C_FIFO_PRT_EN_V << I2C_FIFO_PRT_EN_S)
+#define I2C_FIFO_PRT_EN_V  0x00000001U
+#define I2C_FIFO_PRT_EN_S  14
+
+/** I2C_DATA_REG register
+ *  Rx FIFO read data.
+ */
+#define I2C_DATA_REG(i) (REG_I2C_BASE(i) + 0x1c)
+/** I2C_FIFO_RDATA : HRO; bitpos: [7:0]; default: 0;
+ *  The value of rx FIFO read data.
+ */
+#define I2C_FIFO_RDATA    0x000000FFU
+#define I2C_FIFO_RDATA_M  (I2C_FIFO_RDATA_V << I2C_FIFO_RDATA_S)
+#define I2C_FIFO_RDATA_V  0x000000FFU
+#define I2C_FIFO_RDATA_S  0
+
+/** I2C_INT_RAW_REG register
+ *  Raw interrupt status
+ */
+#define I2C_INT_RAW_REG(i) (REG_I2C_BASE(i) + 0x20)
+/** I2C_RXFIFO_WM_INT_RAW : R/SS/WTC; bitpos: [0]; default: 0;
+ *  The raw interrupt bit for I2C_RXFIFO_WM_INT interrupt.
+ */
+#define I2C_RXFIFO_WM_INT_RAW    (BIT(0))
+#define I2C_RXFIFO_WM_INT_RAW_M  (I2C_RXFIFO_WM_INT_RAW_V << I2C_RXFIFO_WM_INT_RAW_S)
+#define I2C_RXFIFO_WM_INT_RAW_V  0x00000001U
+#define I2C_RXFIFO_WM_INT_RAW_S  0
+/** I2C_TXFIFO_WM_INT_RAW : R/SS/WTC; bitpos: [1]; default: 1;
+ *  The raw interrupt bit for I2C_TXFIFO_WM_INT interrupt.
+ */
+#define I2C_TXFIFO_WM_INT_RAW    (BIT(1))
+#define I2C_TXFIFO_WM_INT_RAW_M  (I2C_TXFIFO_WM_INT_RAW_V << I2C_TXFIFO_WM_INT_RAW_S)
+#define I2C_TXFIFO_WM_INT_RAW_V  0x00000001U
+#define I2C_TXFIFO_WM_INT_RAW_S  1
+/** I2C_RXFIFO_OVF_INT_RAW : R/SS/WTC; bitpos: [2]; default: 0;
+ *  The raw interrupt bit for I2C_RXFIFO_OVF_INT interrupt.
+ */
+#define I2C_RXFIFO_OVF_INT_RAW    (BIT(2))
+#define I2C_RXFIFO_OVF_INT_RAW_M  (I2C_RXFIFO_OVF_INT_RAW_V << I2C_RXFIFO_OVF_INT_RAW_S)
+#define I2C_RXFIFO_OVF_INT_RAW_V  0x00000001U
+#define I2C_RXFIFO_OVF_INT_RAW_S  2
+/** I2C_END_DETECT_INT_RAW : R/SS/WTC; bitpos: [3]; default: 0;
+ *  The raw interrupt bit for the I2C_END_DETECT_INT interrupt.
+ */
+#define I2C_END_DETECT_INT_RAW    (BIT(3))
+#define I2C_END_DETECT_INT_RAW_M  (I2C_END_DETECT_INT_RAW_V << I2C_END_DETECT_INT_RAW_S)
+#define I2C_END_DETECT_INT_RAW_V  0x00000001U
+#define I2C_END_DETECT_INT_RAW_S  3
+/** I2C_BYTE_TRANS_DONE_INT_RAW : R/SS/WTC; bitpos: [4]; default: 0;
+ *  The raw interrupt bit for the I2C_END_DETECT_INT interrupt.
+ */
+#define I2C_BYTE_TRANS_DONE_INT_RAW    (BIT(4))
+#define I2C_BYTE_TRANS_DONE_INT_RAW_M  (I2C_BYTE_TRANS_DONE_INT_RAW_V << I2C_BYTE_TRANS_DONE_INT_RAW_S)
+#define I2C_BYTE_TRANS_DONE_INT_RAW_V  0x00000001U
+#define I2C_BYTE_TRANS_DONE_INT_RAW_S  4
+/** I2C_ARBITRATION_LOST_INT_RAW : R/SS/WTC; bitpos: [5]; default: 0;
+ *  The raw interrupt bit for the I2C_ARBITRATION_LOST_INT interrupt.
+ */
+#define I2C_ARBITRATION_LOST_INT_RAW    (BIT(5))
+#define I2C_ARBITRATION_LOST_INT_RAW_M  (I2C_ARBITRATION_LOST_INT_RAW_V << I2C_ARBITRATION_LOST_INT_RAW_S)
+#define I2C_ARBITRATION_LOST_INT_RAW_V  0x00000001U
+#define I2C_ARBITRATION_LOST_INT_RAW_S  5
+/** I2C_MST_TXFIFO_UDF_INT_RAW : R/SS/WTC; bitpos: [6]; default: 0;
+ *  The raw interrupt bit for I2C_TRANS_COMPLETE_INT interrupt.
+ */
+#define I2C_MST_TXFIFO_UDF_INT_RAW    (BIT(6))
+#define I2C_MST_TXFIFO_UDF_INT_RAW_M  (I2C_MST_TXFIFO_UDF_INT_RAW_V << I2C_MST_TXFIFO_UDF_INT_RAW_S)
+#define I2C_MST_TXFIFO_UDF_INT_RAW_V  0x00000001U
+#define I2C_MST_TXFIFO_UDF_INT_RAW_S  6
+/** I2C_TRANS_COMPLETE_INT_RAW : R/SS/WTC; bitpos: [7]; default: 0;
+ *  The raw interrupt bit for the I2C_TRANS_COMPLETE_INT interrupt.
+ */
+#define I2C_TRANS_COMPLETE_INT_RAW    (BIT(7))
+#define I2C_TRANS_COMPLETE_INT_RAW_M  (I2C_TRANS_COMPLETE_INT_RAW_V << I2C_TRANS_COMPLETE_INT_RAW_S)
+#define I2C_TRANS_COMPLETE_INT_RAW_V  0x00000001U
+#define I2C_TRANS_COMPLETE_INT_RAW_S  7
+/** I2C_TIME_OUT_INT_RAW : R/SS/WTC; bitpos: [8]; default: 0;
+ *  The raw interrupt bit for the I2C_TIME_OUT_INT interrupt.
+ */
+#define I2C_TIME_OUT_INT_RAW    (BIT(8))
+#define I2C_TIME_OUT_INT_RAW_M  (I2C_TIME_OUT_INT_RAW_V << I2C_TIME_OUT_INT_RAW_S)
+#define I2C_TIME_OUT_INT_RAW_V  0x00000001U
+#define I2C_TIME_OUT_INT_RAW_S  8
+/** I2C_TRANS_START_INT_RAW : R/SS/WTC; bitpos: [9]; default: 0;
+ *  The raw interrupt bit for the I2C_TRANS_START_INT interrupt.
+ */
+#define I2C_TRANS_START_INT_RAW    (BIT(9))
+#define I2C_TRANS_START_INT_RAW_M  (I2C_TRANS_START_INT_RAW_V << I2C_TRANS_START_INT_RAW_S)
+#define I2C_TRANS_START_INT_RAW_V  0x00000001U
+#define I2C_TRANS_START_INT_RAW_S  9
+/** I2C_NACK_INT_RAW : R/SS/WTC; bitpos: [10]; default: 0;
+ *  The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt.
+ */
+#define I2C_NACK_INT_RAW    (BIT(10))
+#define I2C_NACK_INT_RAW_M  (I2C_NACK_INT_RAW_V << I2C_NACK_INT_RAW_S)
+#define I2C_NACK_INT_RAW_V  0x00000001U
+#define I2C_NACK_INT_RAW_S  10
+/** I2C_TXFIFO_OVF_INT_RAW : R/SS/WTC; bitpos: [11]; default: 0;
+ *  The raw interrupt bit for I2C_TXFIFO_OVF_INT interrupt.
+ */
+#define I2C_TXFIFO_OVF_INT_RAW    (BIT(11))
+#define I2C_TXFIFO_OVF_INT_RAW_M  (I2C_TXFIFO_OVF_INT_RAW_V << I2C_TXFIFO_OVF_INT_RAW_S)
+#define I2C_TXFIFO_OVF_INT_RAW_V  0x00000001U
+#define I2C_TXFIFO_OVF_INT_RAW_S  11
+/** I2C_RXFIFO_UDF_INT_RAW : R/SS/WTC; bitpos: [12]; default: 0;
+ *  The raw interrupt bit for I2C_RXFIFO_UDF_INT  interrupt.
+ */
+#define I2C_RXFIFO_UDF_INT_RAW    (BIT(12))
+#define I2C_RXFIFO_UDF_INT_RAW_M  (I2C_RXFIFO_UDF_INT_RAW_V << I2C_RXFIFO_UDF_INT_RAW_S)
+#define I2C_RXFIFO_UDF_INT_RAW_V  0x00000001U
+#define I2C_RXFIFO_UDF_INT_RAW_S  12
+/** I2C_SCL_ST_TO_INT_RAW : R/SS/WTC; bitpos: [13]; default: 0;
+ *  The raw interrupt bit for I2C_SCL_ST_TO_INT interrupt.
+ */
+#define I2C_SCL_ST_TO_INT_RAW    (BIT(13))
+#define I2C_SCL_ST_TO_INT_RAW_M  (I2C_SCL_ST_TO_INT_RAW_V << I2C_SCL_ST_TO_INT_RAW_S)
+#define I2C_SCL_ST_TO_INT_RAW_V  0x00000001U
+#define I2C_SCL_ST_TO_INT_RAW_S  13
+/** I2C_SCL_MAIN_ST_TO_INT_RAW : R/SS/WTC; bitpos: [14]; default: 0;
+ *  The raw interrupt bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
+ */
+#define I2C_SCL_MAIN_ST_TO_INT_RAW    (BIT(14))
+#define I2C_SCL_MAIN_ST_TO_INT_RAW_M  (I2C_SCL_MAIN_ST_TO_INT_RAW_V << I2C_SCL_MAIN_ST_TO_INT_RAW_S)
+#define I2C_SCL_MAIN_ST_TO_INT_RAW_V  0x00000001U
+#define I2C_SCL_MAIN_ST_TO_INT_RAW_S  14
+/** I2C_DET_START_INT_RAW : R/SS/WTC; bitpos: [15]; default: 0;
+ *  The raw interrupt bit for I2C_DET_START_INT interrupt.
+ */
+#define I2C_DET_START_INT_RAW    (BIT(15))
+#define I2C_DET_START_INT_RAW_M  (I2C_DET_START_INT_RAW_V << I2C_DET_START_INT_RAW_S)
+#define I2C_DET_START_INT_RAW_V  0x00000001U
+#define I2C_DET_START_INT_RAW_S  15
+/** I2C_SLAVE_STRETCH_INT_RAW : R/SS/WTC; bitpos: [16]; default: 0;
+ *  The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt.
+ */
+#define I2C_SLAVE_STRETCH_INT_RAW    (BIT(16))
+#define I2C_SLAVE_STRETCH_INT_RAW_M  (I2C_SLAVE_STRETCH_INT_RAW_V << I2C_SLAVE_STRETCH_INT_RAW_S)
+#define I2C_SLAVE_STRETCH_INT_RAW_V  0x00000001U
+#define I2C_SLAVE_STRETCH_INT_RAW_S  16
+/** I2C_GENERAL_CALL_INT_RAW : R/SS/WTC; bitpos: [17]; default: 0;
+ *  The raw interrupt bit for I2C_GENARAL_CALL_INT interrupt.
+ */
+#define I2C_GENERAL_CALL_INT_RAW    (BIT(17))
+#define I2C_GENERAL_CALL_INT_RAW_M  (I2C_GENERAL_CALL_INT_RAW_V << I2C_GENERAL_CALL_INT_RAW_S)
+#define I2C_GENERAL_CALL_INT_RAW_V  0x00000001U
+#define I2C_GENERAL_CALL_INT_RAW_S  17
+/** I2C_SLAVE_ADDR_UNMATCH_INT_RAW : R/SS/WTC; bitpos: [18]; default: 0;
+ *  The raw interrupt bit for I2C_SLAVE_ADDR_UNMATCH_INT_RAW interrupt.
+ */
+#define I2C_SLAVE_ADDR_UNMATCH_INT_RAW    (BIT(18))
+#define I2C_SLAVE_ADDR_UNMATCH_INT_RAW_M  (I2C_SLAVE_ADDR_UNMATCH_INT_RAW_V << I2C_SLAVE_ADDR_UNMATCH_INT_RAW_S)
+#define I2C_SLAVE_ADDR_UNMATCH_INT_RAW_V  0x00000001U
+#define I2C_SLAVE_ADDR_UNMATCH_INT_RAW_S  18
+
+/** I2C_INT_CLR_REG register
+ *  Interrupt clear bits
+ */
+#define I2C_INT_CLR_REG(i) (REG_I2C_BASE(i) + 0x24)
+/** I2C_RXFIFO_WM_INT_CLR : WT; bitpos: [0]; default: 0;
+ *  Set this bit to clear I2C_RXFIFO_WM_INT interrupt.
+ */
+#define I2C_RXFIFO_WM_INT_CLR    (BIT(0))
+#define I2C_RXFIFO_WM_INT_CLR_M  (I2C_RXFIFO_WM_INT_CLR_V << I2C_RXFIFO_WM_INT_CLR_S)
+#define I2C_RXFIFO_WM_INT_CLR_V  0x00000001U
+#define I2C_RXFIFO_WM_INT_CLR_S  0
+/** I2C_TXFIFO_WM_INT_CLR : WT; bitpos: [1]; default: 0;
+ *  Set this bit to clear I2C_TXFIFO_WM_INT interrupt.
+ */
+#define I2C_TXFIFO_WM_INT_CLR    (BIT(1))
+#define I2C_TXFIFO_WM_INT_CLR_M  (I2C_TXFIFO_WM_INT_CLR_V << I2C_TXFIFO_WM_INT_CLR_S)
+#define I2C_TXFIFO_WM_INT_CLR_V  0x00000001U
+#define I2C_TXFIFO_WM_INT_CLR_S  1
+/** I2C_RXFIFO_OVF_INT_CLR : WT; bitpos: [2]; default: 0;
+ *  Set this bit to clear I2C_RXFIFO_OVF_INT interrupt.
+ */
+#define I2C_RXFIFO_OVF_INT_CLR    (BIT(2))
+#define I2C_RXFIFO_OVF_INT_CLR_M  (I2C_RXFIFO_OVF_INT_CLR_V << I2C_RXFIFO_OVF_INT_CLR_S)
+#define I2C_RXFIFO_OVF_INT_CLR_V  0x00000001U
+#define I2C_RXFIFO_OVF_INT_CLR_S  2
+/** I2C_END_DETECT_INT_CLR : WT; bitpos: [3]; default: 0;
+ *  Set this bit to clear the I2C_END_DETECT_INT interrupt.
+ */
+#define I2C_END_DETECT_INT_CLR    (BIT(3))
+#define I2C_END_DETECT_INT_CLR_M  (I2C_END_DETECT_INT_CLR_V << I2C_END_DETECT_INT_CLR_S)
+#define I2C_END_DETECT_INT_CLR_V  0x00000001U
+#define I2C_END_DETECT_INT_CLR_S  3
+/** I2C_BYTE_TRANS_DONE_INT_CLR : WT; bitpos: [4]; default: 0;
+ *  Set this bit to clear the I2C_END_DETECT_INT interrupt.
+ */
+#define I2C_BYTE_TRANS_DONE_INT_CLR    (BIT(4))
+#define I2C_BYTE_TRANS_DONE_INT_CLR_M  (I2C_BYTE_TRANS_DONE_INT_CLR_V << I2C_BYTE_TRANS_DONE_INT_CLR_S)
+#define I2C_BYTE_TRANS_DONE_INT_CLR_V  0x00000001U
+#define I2C_BYTE_TRANS_DONE_INT_CLR_S  4
+/** I2C_ARBITRATION_LOST_INT_CLR : WT; bitpos: [5]; default: 0;
+ *  Set this bit to clear the I2C_ARBITRATION_LOST_INT interrupt.
+ */
+#define I2C_ARBITRATION_LOST_INT_CLR    (BIT(5))
+#define I2C_ARBITRATION_LOST_INT_CLR_M  (I2C_ARBITRATION_LOST_INT_CLR_V << I2C_ARBITRATION_LOST_INT_CLR_S)
+#define I2C_ARBITRATION_LOST_INT_CLR_V  0x00000001U
+#define I2C_ARBITRATION_LOST_INT_CLR_S  5
+/** I2C_MST_TXFIFO_UDF_INT_CLR : WT; bitpos: [6]; default: 0;
+ *  Set this bit to clear I2C_TRANS_COMPLETE_INT interrupt.
+ */
+#define I2C_MST_TXFIFO_UDF_INT_CLR    (BIT(6))
+#define I2C_MST_TXFIFO_UDF_INT_CLR_M  (I2C_MST_TXFIFO_UDF_INT_CLR_V << I2C_MST_TXFIFO_UDF_INT_CLR_S)
+#define I2C_MST_TXFIFO_UDF_INT_CLR_V  0x00000001U
+#define I2C_MST_TXFIFO_UDF_INT_CLR_S  6
+/** I2C_TRANS_COMPLETE_INT_CLR : WT; bitpos: [7]; default: 0;
+ *  Set this bit to clear the I2C_TRANS_COMPLETE_INT interrupt.
+ */
+#define I2C_TRANS_COMPLETE_INT_CLR    (BIT(7))
+#define I2C_TRANS_COMPLETE_INT_CLR_M  (I2C_TRANS_COMPLETE_INT_CLR_V << I2C_TRANS_COMPLETE_INT_CLR_S)
+#define I2C_TRANS_COMPLETE_INT_CLR_V  0x00000001U
+#define I2C_TRANS_COMPLETE_INT_CLR_S  7
+/** I2C_TIME_OUT_INT_CLR : WT; bitpos: [8]; default: 0;
+ *  Set this bit to clear the I2C_TIME_OUT_INT interrupt.
+ */
+#define I2C_TIME_OUT_INT_CLR    (BIT(8))
+#define I2C_TIME_OUT_INT_CLR_M  (I2C_TIME_OUT_INT_CLR_V << I2C_TIME_OUT_INT_CLR_S)
+#define I2C_TIME_OUT_INT_CLR_V  0x00000001U
+#define I2C_TIME_OUT_INT_CLR_S  8
+/** I2C_TRANS_START_INT_CLR : WT; bitpos: [9]; default: 0;
+ *  Set this bit to clear the I2C_TRANS_START_INT interrupt.
+ */
+#define I2C_TRANS_START_INT_CLR    (BIT(9))
+#define I2C_TRANS_START_INT_CLR_M  (I2C_TRANS_START_INT_CLR_V << I2C_TRANS_START_INT_CLR_S)
+#define I2C_TRANS_START_INT_CLR_V  0x00000001U
+#define I2C_TRANS_START_INT_CLR_S  9
+/** I2C_NACK_INT_CLR : WT; bitpos: [10]; default: 0;
+ *  Set this bit to clear I2C_SLAVE_STRETCH_INT interrupt.
+ */
+#define I2C_NACK_INT_CLR    (BIT(10))
+#define I2C_NACK_INT_CLR_M  (I2C_NACK_INT_CLR_V << I2C_NACK_INT_CLR_S)
+#define I2C_NACK_INT_CLR_V  0x00000001U
+#define I2C_NACK_INT_CLR_S  10
+/** I2C_TXFIFO_OVF_INT_CLR : WT; bitpos: [11]; default: 0;
+ *  Set this bit to clear I2C_TXFIFO_OVF_INT interrupt.
+ */
+#define I2C_TXFIFO_OVF_INT_CLR    (BIT(11))
+#define I2C_TXFIFO_OVF_INT_CLR_M  (I2C_TXFIFO_OVF_INT_CLR_V << I2C_TXFIFO_OVF_INT_CLR_S)
+#define I2C_TXFIFO_OVF_INT_CLR_V  0x00000001U
+#define I2C_TXFIFO_OVF_INT_CLR_S  11
+/** I2C_RXFIFO_UDF_INT_CLR : WT; bitpos: [12]; default: 0;
+ *  Set this bit to clear I2C_RXFIFO_UDF_INT  interrupt.
+ */
+#define I2C_RXFIFO_UDF_INT_CLR    (BIT(12))
+#define I2C_RXFIFO_UDF_INT_CLR_M  (I2C_RXFIFO_UDF_INT_CLR_V << I2C_RXFIFO_UDF_INT_CLR_S)
+#define I2C_RXFIFO_UDF_INT_CLR_V  0x00000001U
+#define I2C_RXFIFO_UDF_INT_CLR_S  12
+/** I2C_SCL_ST_TO_INT_CLR : WT; bitpos: [13]; default: 0;
+ *  Set this bit to clear I2C_SCL_ST_TO_INT interrupt.
+ */
+#define I2C_SCL_ST_TO_INT_CLR    (BIT(13))
+#define I2C_SCL_ST_TO_INT_CLR_M  (I2C_SCL_ST_TO_INT_CLR_V << I2C_SCL_ST_TO_INT_CLR_S)
+#define I2C_SCL_ST_TO_INT_CLR_V  0x00000001U
+#define I2C_SCL_ST_TO_INT_CLR_S  13
+/** I2C_SCL_MAIN_ST_TO_INT_CLR : WT; bitpos: [14]; default: 0;
+ *  Set this bit to clear I2C_SCL_MAIN_ST_TO_INT interrupt.
+ */
+#define I2C_SCL_MAIN_ST_TO_INT_CLR    (BIT(14))
+#define I2C_SCL_MAIN_ST_TO_INT_CLR_M  (I2C_SCL_MAIN_ST_TO_INT_CLR_V << I2C_SCL_MAIN_ST_TO_INT_CLR_S)
+#define I2C_SCL_MAIN_ST_TO_INT_CLR_V  0x00000001U
+#define I2C_SCL_MAIN_ST_TO_INT_CLR_S  14
+/** I2C_DET_START_INT_CLR : WT; bitpos: [15]; default: 0;
+ *  Set this bit to clear I2C_DET_START_INT interrupt.
+ */
+#define I2C_DET_START_INT_CLR    (BIT(15))
+#define I2C_DET_START_INT_CLR_M  (I2C_DET_START_INT_CLR_V << I2C_DET_START_INT_CLR_S)
+#define I2C_DET_START_INT_CLR_V  0x00000001U
+#define I2C_DET_START_INT_CLR_S  15
+/** I2C_SLAVE_STRETCH_INT_CLR : WT; bitpos: [16]; default: 0;
+ *  Set this bit to clear I2C_SLAVE_STRETCH_INT interrupt.
+ */
+#define I2C_SLAVE_STRETCH_INT_CLR    (BIT(16))
+#define I2C_SLAVE_STRETCH_INT_CLR_M  (I2C_SLAVE_STRETCH_INT_CLR_V << I2C_SLAVE_STRETCH_INT_CLR_S)
+#define I2C_SLAVE_STRETCH_INT_CLR_V  0x00000001U
+#define I2C_SLAVE_STRETCH_INT_CLR_S  16
+/** I2C_GENERAL_CALL_INT_CLR : WT; bitpos: [17]; default: 0;
+ *  Set this bit to clear I2C_GENARAL_CALL_INT interrupt.
+ */
+#define I2C_GENERAL_CALL_INT_CLR    (BIT(17))
+#define I2C_GENERAL_CALL_INT_CLR_M  (I2C_GENERAL_CALL_INT_CLR_V << I2C_GENERAL_CALL_INT_CLR_S)
+#define I2C_GENERAL_CALL_INT_CLR_V  0x00000001U
+#define I2C_GENERAL_CALL_INT_CLR_S  17
+/** I2C_SLAVE_ADDR_UNMATCH_INT_CLR : WT; bitpos: [18]; default: 0;
+ *  Set this bit to clear I2C_SLAVE_ADDR_UNMATCH_INT_RAW interrupt.
+ */
+#define I2C_SLAVE_ADDR_UNMATCH_INT_CLR    (BIT(18))
+#define I2C_SLAVE_ADDR_UNMATCH_INT_CLR_M  (I2C_SLAVE_ADDR_UNMATCH_INT_CLR_V << I2C_SLAVE_ADDR_UNMATCH_INT_CLR_S)
+#define I2C_SLAVE_ADDR_UNMATCH_INT_CLR_V  0x00000001U
+#define I2C_SLAVE_ADDR_UNMATCH_INT_CLR_S  18
+
+/** I2C_INT_ENA_REG register
+ *  Interrupt enable bits
+ */
+#define I2C_INT_ENA_REG(i) (REG_I2C_BASE(i) + 0x28)
+/** I2C_RXFIFO_WM_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  The interrupt enable bit for I2C_RXFIFO_WM_INT interrupt.
+ */
+#define I2C_RXFIFO_WM_INT_ENA    (BIT(0))
+#define I2C_RXFIFO_WM_INT_ENA_M  (I2C_RXFIFO_WM_INT_ENA_V << I2C_RXFIFO_WM_INT_ENA_S)
+#define I2C_RXFIFO_WM_INT_ENA_V  0x00000001U
+#define I2C_RXFIFO_WM_INT_ENA_S  0
+/** I2C_TXFIFO_WM_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  The interrupt enable bit for I2C_TXFIFO_WM_INT interrupt.
+ */
+#define I2C_TXFIFO_WM_INT_ENA    (BIT(1))
+#define I2C_TXFIFO_WM_INT_ENA_M  (I2C_TXFIFO_WM_INT_ENA_V << I2C_TXFIFO_WM_INT_ENA_S)
+#define I2C_TXFIFO_WM_INT_ENA_V  0x00000001U
+#define I2C_TXFIFO_WM_INT_ENA_S  1
+/** I2C_RXFIFO_OVF_INT_ENA : R/W; bitpos: [2]; default: 0;
+ *  The interrupt enable bit for I2C_RXFIFO_OVF_INT interrupt.
+ */
+#define I2C_RXFIFO_OVF_INT_ENA    (BIT(2))
+#define I2C_RXFIFO_OVF_INT_ENA_M  (I2C_RXFIFO_OVF_INT_ENA_V << I2C_RXFIFO_OVF_INT_ENA_S)
+#define I2C_RXFIFO_OVF_INT_ENA_V  0x00000001U
+#define I2C_RXFIFO_OVF_INT_ENA_S  2
+/** I2C_END_DETECT_INT_ENA : R/W; bitpos: [3]; default: 0;
+ *  The interrupt enable bit for the I2C_END_DETECT_INT interrupt.
+ */
+#define I2C_END_DETECT_INT_ENA    (BIT(3))
+#define I2C_END_DETECT_INT_ENA_M  (I2C_END_DETECT_INT_ENA_V << I2C_END_DETECT_INT_ENA_S)
+#define I2C_END_DETECT_INT_ENA_V  0x00000001U
+#define I2C_END_DETECT_INT_ENA_S  3
+/** I2C_BYTE_TRANS_DONE_INT_ENA : R/W; bitpos: [4]; default: 0;
+ *  The interrupt enable bit for the I2C_END_DETECT_INT interrupt.
+ */
+#define I2C_BYTE_TRANS_DONE_INT_ENA    (BIT(4))
+#define I2C_BYTE_TRANS_DONE_INT_ENA_M  (I2C_BYTE_TRANS_DONE_INT_ENA_V << I2C_BYTE_TRANS_DONE_INT_ENA_S)
+#define I2C_BYTE_TRANS_DONE_INT_ENA_V  0x00000001U
+#define I2C_BYTE_TRANS_DONE_INT_ENA_S  4
+/** I2C_ARBITRATION_LOST_INT_ENA : R/W; bitpos: [5]; default: 0;
+ *  The interrupt enable bit for the I2C_ARBITRATION_LOST_INT interrupt.
+ */
+#define I2C_ARBITRATION_LOST_INT_ENA    (BIT(5))
+#define I2C_ARBITRATION_LOST_INT_ENA_M  (I2C_ARBITRATION_LOST_INT_ENA_V << I2C_ARBITRATION_LOST_INT_ENA_S)
+#define I2C_ARBITRATION_LOST_INT_ENA_V  0x00000001U
+#define I2C_ARBITRATION_LOST_INT_ENA_S  5
+/** I2C_MST_TXFIFO_UDF_INT_ENA : R/W; bitpos: [6]; default: 0;
+ *  The interrupt enable bit for I2C_TRANS_COMPLETE_INT interrupt.
+ */
+#define I2C_MST_TXFIFO_UDF_INT_ENA    (BIT(6))
+#define I2C_MST_TXFIFO_UDF_INT_ENA_M  (I2C_MST_TXFIFO_UDF_INT_ENA_V << I2C_MST_TXFIFO_UDF_INT_ENA_S)
+#define I2C_MST_TXFIFO_UDF_INT_ENA_V  0x00000001U
+#define I2C_MST_TXFIFO_UDF_INT_ENA_S  6
+/** I2C_TRANS_COMPLETE_INT_ENA : R/W; bitpos: [7]; default: 0;
+ *  The interrupt enable bit for the I2C_TRANS_COMPLETE_INT interrupt.
+ */
+#define I2C_TRANS_COMPLETE_INT_ENA    (BIT(7))
+#define I2C_TRANS_COMPLETE_INT_ENA_M  (I2C_TRANS_COMPLETE_INT_ENA_V << I2C_TRANS_COMPLETE_INT_ENA_S)
+#define I2C_TRANS_COMPLETE_INT_ENA_V  0x00000001U
+#define I2C_TRANS_COMPLETE_INT_ENA_S  7
+/** I2C_TIME_OUT_INT_ENA : R/W; bitpos: [8]; default: 0;
+ *  The interrupt enable bit for the I2C_TIME_OUT_INT interrupt.
+ */
+#define I2C_TIME_OUT_INT_ENA    (BIT(8))
+#define I2C_TIME_OUT_INT_ENA_M  (I2C_TIME_OUT_INT_ENA_V << I2C_TIME_OUT_INT_ENA_S)
+#define I2C_TIME_OUT_INT_ENA_V  0x00000001U
+#define I2C_TIME_OUT_INT_ENA_S  8
+/** I2C_TRANS_START_INT_ENA : R/W; bitpos: [9]; default: 0;
+ *  The interrupt enable bit for the I2C_TRANS_START_INT interrupt.
+ */
+#define I2C_TRANS_START_INT_ENA    (BIT(9))
+#define I2C_TRANS_START_INT_ENA_M  (I2C_TRANS_START_INT_ENA_V << I2C_TRANS_START_INT_ENA_S)
+#define I2C_TRANS_START_INT_ENA_V  0x00000001U
+#define I2C_TRANS_START_INT_ENA_S  9
+/** I2C_NACK_INT_ENA : R/W; bitpos: [10]; default: 0;
+ *  The interrupt enable bit for I2C_SLAVE_STRETCH_INT interrupt.
+ */
+#define I2C_NACK_INT_ENA    (BIT(10))
+#define I2C_NACK_INT_ENA_M  (I2C_NACK_INT_ENA_V << I2C_NACK_INT_ENA_S)
+#define I2C_NACK_INT_ENA_V  0x00000001U
+#define I2C_NACK_INT_ENA_S  10
+/** I2C_TXFIFO_OVF_INT_ENA : R/W; bitpos: [11]; default: 0;
+ *  The interrupt enable bit for I2C_TXFIFO_OVF_INT interrupt.
+ */
+#define I2C_TXFIFO_OVF_INT_ENA    (BIT(11))
+#define I2C_TXFIFO_OVF_INT_ENA_M  (I2C_TXFIFO_OVF_INT_ENA_V << I2C_TXFIFO_OVF_INT_ENA_S)
+#define I2C_TXFIFO_OVF_INT_ENA_V  0x00000001U
+#define I2C_TXFIFO_OVF_INT_ENA_S  11
+/** I2C_RXFIFO_UDF_INT_ENA : R/W; bitpos: [12]; default: 0;
+ *  The interrupt enable bit for I2C_RXFIFO_UDF_INT  interrupt.
+ */
+#define I2C_RXFIFO_UDF_INT_ENA    (BIT(12))
+#define I2C_RXFIFO_UDF_INT_ENA_M  (I2C_RXFIFO_UDF_INT_ENA_V << I2C_RXFIFO_UDF_INT_ENA_S)
+#define I2C_RXFIFO_UDF_INT_ENA_V  0x00000001U
+#define I2C_RXFIFO_UDF_INT_ENA_S  12
+/** I2C_SCL_ST_TO_INT_ENA : R/W; bitpos: [13]; default: 0;
+ *  The interrupt enable bit for I2C_SCL_ST_TO_INT interrupt.
+ */
+#define I2C_SCL_ST_TO_INT_ENA    (BIT(13))
+#define I2C_SCL_ST_TO_INT_ENA_M  (I2C_SCL_ST_TO_INT_ENA_V << I2C_SCL_ST_TO_INT_ENA_S)
+#define I2C_SCL_ST_TO_INT_ENA_V  0x00000001U
+#define I2C_SCL_ST_TO_INT_ENA_S  13
+/** I2C_SCL_MAIN_ST_TO_INT_ENA : R/W; bitpos: [14]; default: 0;
+ *  The interrupt enable bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
+ */
+#define I2C_SCL_MAIN_ST_TO_INT_ENA    (BIT(14))
+#define I2C_SCL_MAIN_ST_TO_INT_ENA_M  (I2C_SCL_MAIN_ST_TO_INT_ENA_V << I2C_SCL_MAIN_ST_TO_INT_ENA_S)
+#define I2C_SCL_MAIN_ST_TO_INT_ENA_V  0x00000001U
+#define I2C_SCL_MAIN_ST_TO_INT_ENA_S  14
+/** I2C_DET_START_INT_ENA : R/W; bitpos: [15]; default: 0;
+ *  The interrupt enable bit for I2C_DET_START_INT interrupt.
+ */
+#define I2C_DET_START_INT_ENA    (BIT(15))
+#define I2C_DET_START_INT_ENA_M  (I2C_DET_START_INT_ENA_V << I2C_DET_START_INT_ENA_S)
+#define I2C_DET_START_INT_ENA_V  0x00000001U
+#define I2C_DET_START_INT_ENA_S  15
+/** I2C_SLAVE_STRETCH_INT_ENA : R/W; bitpos: [16]; default: 0;
+ *  The interrupt enable bit for I2C_SLAVE_STRETCH_INT interrupt.
+ */
+#define I2C_SLAVE_STRETCH_INT_ENA    (BIT(16))
+#define I2C_SLAVE_STRETCH_INT_ENA_M  (I2C_SLAVE_STRETCH_INT_ENA_V << I2C_SLAVE_STRETCH_INT_ENA_S)
+#define I2C_SLAVE_STRETCH_INT_ENA_V  0x00000001U
+#define I2C_SLAVE_STRETCH_INT_ENA_S  16
+/** I2C_GENERAL_CALL_INT_ENA : R/W; bitpos: [17]; default: 0;
+ *  The interrupt enable bit for I2C_GENARAL_CALL_INT interrupt.
+ */
+#define I2C_GENERAL_CALL_INT_ENA    (BIT(17))
+#define I2C_GENERAL_CALL_INT_ENA_M  (I2C_GENERAL_CALL_INT_ENA_V << I2C_GENERAL_CALL_INT_ENA_S)
+#define I2C_GENERAL_CALL_INT_ENA_V  0x00000001U
+#define I2C_GENERAL_CALL_INT_ENA_S  17
+/** I2C_SLAVE_ADDR_UNMATCH_INT_ENA : R/W; bitpos: [18]; default: 0;
+ *  The interrupt enable bit for I2C_SLAVE_ADDR_UNMATCH_INT interrupt.
+ */
+#define I2C_SLAVE_ADDR_UNMATCH_INT_ENA    (BIT(18))
+#define I2C_SLAVE_ADDR_UNMATCH_INT_ENA_M  (I2C_SLAVE_ADDR_UNMATCH_INT_ENA_V << I2C_SLAVE_ADDR_UNMATCH_INT_ENA_S)
+#define I2C_SLAVE_ADDR_UNMATCH_INT_ENA_V  0x00000001U
+#define I2C_SLAVE_ADDR_UNMATCH_INT_ENA_S  18
+
+/** I2C_INT_STATUS_REG register
+ *  Status of captured I2C communication events
+ */
+#define I2C_INT_STATUS_REG(i) (REG_I2C_BASE(i) + 0x2c)
+/** I2C_RXFIFO_WM_INT_ST : RO; bitpos: [0]; default: 0;
+ *  The masked interrupt status bit for I2C_RXFIFO_WM_INT interrupt.
+ */
+#define I2C_RXFIFO_WM_INT_ST    (BIT(0))
+#define I2C_RXFIFO_WM_INT_ST_M  (I2C_RXFIFO_WM_INT_ST_V << I2C_RXFIFO_WM_INT_ST_S)
+#define I2C_RXFIFO_WM_INT_ST_V  0x00000001U
+#define I2C_RXFIFO_WM_INT_ST_S  0
+/** I2C_TXFIFO_WM_INT_ST : RO; bitpos: [1]; default: 0;
+ *  The masked interrupt status bit for I2C_TXFIFO_WM_INT interrupt.
+ */
+#define I2C_TXFIFO_WM_INT_ST    (BIT(1))
+#define I2C_TXFIFO_WM_INT_ST_M  (I2C_TXFIFO_WM_INT_ST_V << I2C_TXFIFO_WM_INT_ST_S)
+#define I2C_TXFIFO_WM_INT_ST_V  0x00000001U
+#define I2C_TXFIFO_WM_INT_ST_S  1
+/** I2C_RXFIFO_OVF_INT_ST : RO; bitpos: [2]; default: 0;
+ *  The masked interrupt status bit for I2C_RXFIFO_OVF_INT interrupt.
+ */
+#define I2C_RXFIFO_OVF_INT_ST    (BIT(2))
+#define I2C_RXFIFO_OVF_INT_ST_M  (I2C_RXFIFO_OVF_INT_ST_V << I2C_RXFIFO_OVF_INT_ST_S)
+#define I2C_RXFIFO_OVF_INT_ST_V  0x00000001U
+#define I2C_RXFIFO_OVF_INT_ST_S  2
+/** I2C_END_DETECT_INT_ST : RO; bitpos: [3]; default: 0;
+ *  The masked interrupt status bit for the I2C_END_DETECT_INT interrupt.
+ */
+#define I2C_END_DETECT_INT_ST    (BIT(3))
+#define I2C_END_DETECT_INT_ST_M  (I2C_END_DETECT_INT_ST_V << I2C_END_DETECT_INT_ST_S)
+#define I2C_END_DETECT_INT_ST_V  0x00000001U
+#define I2C_END_DETECT_INT_ST_S  3
+/** I2C_BYTE_TRANS_DONE_INT_ST : RO; bitpos: [4]; default: 0;
+ *  The masked interrupt status bit for the I2C_END_DETECT_INT interrupt.
+ */
+#define I2C_BYTE_TRANS_DONE_INT_ST    (BIT(4))
+#define I2C_BYTE_TRANS_DONE_INT_ST_M  (I2C_BYTE_TRANS_DONE_INT_ST_V << I2C_BYTE_TRANS_DONE_INT_ST_S)
+#define I2C_BYTE_TRANS_DONE_INT_ST_V  0x00000001U
+#define I2C_BYTE_TRANS_DONE_INT_ST_S  4
+/** I2C_ARBITRATION_LOST_INT_ST : RO; bitpos: [5]; default: 0;
+ *  The masked interrupt status bit for the I2C_ARBITRATION_LOST_INT interrupt.
+ */
+#define I2C_ARBITRATION_LOST_INT_ST    (BIT(5))
+#define I2C_ARBITRATION_LOST_INT_ST_M  (I2C_ARBITRATION_LOST_INT_ST_V << I2C_ARBITRATION_LOST_INT_ST_S)
+#define I2C_ARBITRATION_LOST_INT_ST_V  0x00000001U
+#define I2C_ARBITRATION_LOST_INT_ST_S  5
+/** I2C_MST_TXFIFO_UDF_INT_ST : RO; bitpos: [6]; default: 0;
+ *  The masked interrupt status bit for I2C_TRANS_COMPLETE_INT interrupt.
+ */
+#define I2C_MST_TXFIFO_UDF_INT_ST    (BIT(6))
+#define I2C_MST_TXFIFO_UDF_INT_ST_M  (I2C_MST_TXFIFO_UDF_INT_ST_V << I2C_MST_TXFIFO_UDF_INT_ST_S)
+#define I2C_MST_TXFIFO_UDF_INT_ST_V  0x00000001U
+#define I2C_MST_TXFIFO_UDF_INT_ST_S  6
+/** I2C_TRANS_COMPLETE_INT_ST : RO; bitpos: [7]; default: 0;
+ *  The masked interrupt status bit for the I2C_TRANS_COMPLETE_INT interrupt.
+ */
+#define I2C_TRANS_COMPLETE_INT_ST    (BIT(7))
+#define I2C_TRANS_COMPLETE_INT_ST_M  (I2C_TRANS_COMPLETE_INT_ST_V << I2C_TRANS_COMPLETE_INT_ST_S)
+#define I2C_TRANS_COMPLETE_INT_ST_V  0x00000001U
+#define I2C_TRANS_COMPLETE_INT_ST_S  7
+/** I2C_TIME_OUT_INT_ST : RO; bitpos: [8]; default: 0;
+ *  The masked interrupt status bit for the I2C_TIME_OUT_INT interrupt.
+ */
+#define I2C_TIME_OUT_INT_ST    (BIT(8))
+#define I2C_TIME_OUT_INT_ST_M  (I2C_TIME_OUT_INT_ST_V << I2C_TIME_OUT_INT_ST_S)
+#define I2C_TIME_OUT_INT_ST_V  0x00000001U
+#define I2C_TIME_OUT_INT_ST_S  8
+/** I2C_TRANS_START_INT_ST : RO; bitpos: [9]; default: 0;
+ *  The masked interrupt status bit for the I2C_TRANS_START_INT interrupt.
+ */
+#define I2C_TRANS_START_INT_ST    (BIT(9))
+#define I2C_TRANS_START_INT_ST_M  (I2C_TRANS_START_INT_ST_V << I2C_TRANS_START_INT_ST_S)
+#define I2C_TRANS_START_INT_ST_V  0x00000001U
+#define I2C_TRANS_START_INT_ST_S  9
+/** I2C_NACK_INT_ST : RO; bitpos: [10]; default: 0;
+ *  The masked interrupt status bit for I2C_SLAVE_STRETCH_INT interrupt.
+ */
+#define I2C_NACK_INT_ST    (BIT(10))
+#define I2C_NACK_INT_ST_M  (I2C_NACK_INT_ST_V << I2C_NACK_INT_ST_S)
+#define I2C_NACK_INT_ST_V  0x00000001U
+#define I2C_NACK_INT_ST_S  10
+/** I2C_TXFIFO_OVF_INT_ST : RO; bitpos: [11]; default: 0;
+ *  The masked interrupt status bit for I2C_TXFIFO_OVF_INT interrupt.
+ */
+#define I2C_TXFIFO_OVF_INT_ST    (BIT(11))
+#define I2C_TXFIFO_OVF_INT_ST_M  (I2C_TXFIFO_OVF_INT_ST_V << I2C_TXFIFO_OVF_INT_ST_S)
+#define I2C_TXFIFO_OVF_INT_ST_V  0x00000001U
+#define I2C_TXFIFO_OVF_INT_ST_S  11
+/** I2C_RXFIFO_UDF_INT_ST : RO; bitpos: [12]; default: 0;
+ *  The masked interrupt status bit for I2C_RXFIFO_UDF_INT  interrupt.
+ */
+#define I2C_RXFIFO_UDF_INT_ST    (BIT(12))
+#define I2C_RXFIFO_UDF_INT_ST_M  (I2C_RXFIFO_UDF_INT_ST_V << I2C_RXFIFO_UDF_INT_ST_S)
+#define I2C_RXFIFO_UDF_INT_ST_V  0x00000001U
+#define I2C_RXFIFO_UDF_INT_ST_S  12
+/** I2C_SCL_ST_TO_INT_ST : RO; bitpos: [13]; default: 0;
+ *  The masked interrupt status bit for I2C_SCL_ST_TO_INT interrupt.
+ */
+#define I2C_SCL_ST_TO_INT_ST    (BIT(13))
+#define I2C_SCL_ST_TO_INT_ST_M  (I2C_SCL_ST_TO_INT_ST_V << I2C_SCL_ST_TO_INT_ST_S)
+#define I2C_SCL_ST_TO_INT_ST_V  0x00000001U
+#define I2C_SCL_ST_TO_INT_ST_S  13
+/** I2C_SCL_MAIN_ST_TO_INT_ST : RO; bitpos: [14]; default: 0;
+ *  The masked interrupt status bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
+ */
+#define I2C_SCL_MAIN_ST_TO_INT_ST    (BIT(14))
+#define I2C_SCL_MAIN_ST_TO_INT_ST_M  (I2C_SCL_MAIN_ST_TO_INT_ST_V << I2C_SCL_MAIN_ST_TO_INT_ST_S)
+#define I2C_SCL_MAIN_ST_TO_INT_ST_V  0x00000001U
+#define I2C_SCL_MAIN_ST_TO_INT_ST_S  14
+/** I2C_DET_START_INT_ST : RO; bitpos: [15]; default: 0;
+ *  The masked interrupt status bit for I2C_DET_START_INT interrupt.
+ */
+#define I2C_DET_START_INT_ST    (BIT(15))
+#define I2C_DET_START_INT_ST_M  (I2C_DET_START_INT_ST_V << I2C_DET_START_INT_ST_S)
+#define I2C_DET_START_INT_ST_V  0x00000001U
+#define I2C_DET_START_INT_ST_S  15
+/** I2C_SLAVE_STRETCH_INT_ST : RO; bitpos: [16]; default: 0;
+ *  The masked interrupt status bit for I2C_SLAVE_STRETCH_INT interrupt.
+ */
+#define I2C_SLAVE_STRETCH_INT_ST    (BIT(16))
+#define I2C_SLAVE_STRETCH_INT_ST_M  (I2C_SLAVE_STRETCH_INT_ST_V << I2C_SLAVE_STRETCH_INT_ST_S)
+#define I2C_SLAVE_STRETCH_INT_ST_V  0x00000001U
+#define I2C_SLAVE_STRETCH_INT_ST_S  16
+/** I2C_GENERAL_CALL_INT_ST : RO; bitpos: [17]; default: 0;
+ *  The masked interrupt status bit for I2C_GENARAL_CALL_INT interrupt.
+ */
+#define I2C_GENERAL_CALL_INT_ST    (BIT(17))
+#define I2C_GENERAL_CALL_INT_ST_M  (I2C_GENERAL_CALL_INT_ST_V << I2C_GENERAL_CALL_INT_ST_S)
+#define I2C_GENERAL_CALL_INT_ST_V  0x00000001U
+#define I2C_GENERAL_CALL_INT_ST_S  17
+/** I2C_SLAVE_ADDR_UNMATCH_INT_ST : RO; bitpos: [18]; default: 0;
+ *  The masked interrupt status bit for I2C_SLAVE_ADDR_UNMATCH_INT interrupt.
+ */
+#define I2C_SLAVE_ADDR_UNMATCH_INT_ST    (BIT(18))
+#define I2C_SLAVE_ADDR_UNMATCH_INT_ST_M  (I2C_SLAVE_ADDR_UNMATCH_INT_ST_V << I2C_SLAVE_ADDR_UNMATCH_INT_ST_S)
+#define I2C_SLAVE_ADDR_UNMATCH_INT_ST_V  0x00000001U
+#define I2C_SLAVE_ADDR_UNMATCH_INT_ST_S  18
+
+/** I2C_SDA_HOLD_REG register
+ *  Configures the hold time after a negative SCL edge.
+ */
+#define I2C_SDA_HOLD_REG(i) (REG_I2C_BASE(i) + 0x30)
+/** I2C_SDA_HOLD_TIME : R/W; bitpos: [8:0]; default: 0;
+ *  This register is used to configure the time to hold the data after the negative
+ *  edge of SCL, in I2C module clock cycles.
+ */
+#define I2C_SDA_HOLD_TIME    0x000001FFU
+#define I2C_SDA_HOLD_TIME_M  (I2C_SDA_HOLD_TIME_V << I2C_SDA_HOLD_TIME_S)
+#define I2C_SDA_HOLD_TIME_V  0x000001FFU
+#define I2C_SDA_HOLD_TIME_S  0
+
+/** I2C_SDA_SAMPLE_REG register
+ *  Configures the sample time after a positive SCL edge.
+ */
+#define I2C_SDA_SAMPLE_REG(i) (REG_I2C_BASE(i) + 0x34)
+/** I2C_SDA_SAMPLE_TIME : R/W; bitpos: [8:0]; default: 0;
+ *  This register is used to configure for how long SDA is sampled, in I2C module clock
+ *  cycles.
+ */
+#define I2C_SDA_SAMPLE_TIME    0x000001FFU
+#define I2C_SDA_SAMPLE_TIME_M  (I2C_SDA_SAMPLE_TIME_V << I2C_SDA_SAMPLE_TIME_S)
+#define I2C_SDA_SAMPLE_TIME_V  0x000001FFU
+#define I2C_SDA_SAMPLE_TIME_S  0
+
+/** I2C_SCL_HIGH_PERIOD_REG register
+ *  Configures the high level width of SCL
+ */
+#define I2C_SCL_HIGH_PERIOD_REG(i) (REG_I2C_BASE(i) + 0x38)
+/** I2C_SCL_HIGH_PERIOD : R/W; bitpos: [8:0]; default: 0;
+ *  This register is used to configure for how long SCL remains high in master mode, in
+ *  I2C module clock cycles.
+ */
+#define I2C_SCL_HIGH_PERIOD    0x000001FFU
+#define I2C_SCL_HIGH_PERIOD_M  (I2C_SCL_HIGH_PERIOD_V << I2C_SCL_HIGH_PERIOD_S)
+#define I2C_SCL_HIGH_PERIOD_V  0x000001FFU
+#define I2C_SCL_HIGH_PERIOD_S  0
+/** I2C_SCL_WAIT_HIGH_PERIOD : R/W; bitpos: [15:9]; default: 0;
+ *  This register is used to configure for the SCL_FSM's waiting period for SCL high
+ *  level in master mode, in I2C module clock cycles.
+ */
+#define I2C_SCL_WAIT_HIGH_PERIOD    0x0000007FU
+#define I2C_SCL_WAIT_HIGH_PERIOD_M  (I2C_SCL_WAIT_HIGH_PERIOD_V << I2C_SCL_WAIT_HIGH_PERIOD_S)
+#define I2C_SCL_WAIT_HIGH_PERIOD_V  0x0000007FU
+#define I2C_SCL_WAIT_HIGH_PERIOD_S  9
+
+/** I2C_SCL_START_HOLD_REG register
+ *  Configures the delay between the SDA and SCL negative edge for a start condition
+ */
+#define I2C_SCL_START_HOLD_REG(i) (REG_I2C_BASE(i) + 0x40)
+/** I2C_SCL_START_HOLD_TIME : R/W; bitpos: [8:0]; default: 8;
+ *  This register is used to configure the time between the negative edge
+ *  of SDA and the negative edge of SCL for a START condition, in I2C module clock
+ *  cycles.
+ */
+#define I2C_SCL_START_HOLD_TIME    0x000001FFU
+#define I2C_SCL_START_HOLD_TIME_M  (I2C_SCL_START_HOLD_TIME_V << I2C_SCL_START_HOLD_TIME_S)
+#define I2C_SCL_START_HOLD_TIME_V  0x000001FFU
+#define I2C_SCL_START_HOLD_TIME_S  0
+
+/** I2C_SCL_RSTART_SETUP_REG register
+ *  Configures the delay between the positive
+ *  edge of SCL and the negative edge of SDA
+ */
+#define I2C_SCL_RSTART_SETUP_REG(i) (REG_I2C_BASE(i) + 0x44)
+/** I2C_SCL_RSTART_SETUP_TIME : R/W; bitpos: [8:0]; default: 8;
+ *  This register is used to configure the time between the positive
+ *  edge of SCL and the negative edge of SDA for a RESTART condition, in I2C module
+ *  clock cycles.
+ */
+#define I2C_SCL_RSTART_SETUP_TIME    0x000001FFU
+#define I2C_SCL_RSTART_SETUP_TIME_M  (I2C_SCL_RSTART_SETUP_TIME_V << I2C_SCL_RSTART_SETUP_TIME_S)
+#define I2C_SCL_RSTART_SETUP_TIME_V  0x000001FFU
+#define I2C_SCL_RSTART_SETUP_TIME_S  0
+
+/** I2C_SCL_STOP_HOLD_REG register
+ *  Configures the delay after the SCL clock
+ *  edge for a stop condition
+ */
+#define I2C_SCL_STOP_HOLD_REG(i) (REG_I2C_BASE(i) + 0x48)
+/** I2C_SCL_STOP_HOLD_TIME : R/W; bitpos: [8:0]; default: 8;
+ *  This register is used to configure the delay after the STOP condition,
+ *  in I2C module clock cycles.
+ */
+#define I2C_SCL_STOP_HOLD_TIME    0x000001FFU
+#define I2C_SCL_STOP_HOLD_TIME_M  (I2C_SCL_STOP_HOLD_TIME_V << I2C_SCL_STOP_HOLD_TIME_S)
+#define I2C_SCL_STOP_HOLD_TIME_V  0x000001FFU
+#define I2C_SCL_STOP_HOLD_TIME_S  0
+
+/** I2C_SCL_STOP_SETUP_REG register
+ *  Configures the delay between the SDA and
+ *  SCL positive edge for a stop condition
+ */
+#define I2C_SCL_STOP_SETUP_REG(i) (REG_I2C_BASE(i) + 0x4c)
+/** I2C_SCL_STOP_SETUP_TIME : R/W; bitpos: [8:0]; default: 8;
+ *  This register is used to configure the time between the positive edge
+ *  of SCL and the positive edge of SDA, in I2C module clock cycles.
+ */
+#define I2C_SCL_STOP_SETUP_TIME    0x000001FFU
+#define I2C_SCL_STOP_SETUP_TIME_M  (I2C_SCL_STOP_SETUP_TIME_V << I2C_SCL_STOP_SETUP_TIME_S)
+#define I2C_SCL_STOP_SETUP_TIME_V  0x000001FFU
+#define I2C_SCL_STOP_SETUP_TIME_S  0
+
+/** I2C_FILTER_CFG_REG register
+ *  SCL and SDA filter configuration register
+ */
+#define I2C_FILTER_CFG_REG(i) (REG_I2C_BASE(i) + 0x50)
+/** I2C_SCL_FILTER_THRES : R/W; bitpos: [3:0]; default: 0;
+ *  When a pulse on the SCL input has smaller width than this register value
+ *  in I2C module clock cycles, the I2C controller will ignore that pulse.
+ */
+#define I2C_SCL_FILTER_THRES    0x0000000FU
+#define I2C_SCL_FILTER_THRES_M  (I2C_SCL_FILTER_THRES_V << I2C_SCL_FILTER_THRES_S)
+#define I2C_SCL_FILTER_THRES_V  0x0000000FU
+#define I2C_SCL_FILTER_THRES_S  0
+/** I2C_SDA_FILTER_THRES : R/W; bitpos: [7:4]; default: 0;
+ *  When a pulse on the SDA input has smaller width than this register value
+ *  in I2C module clock cycles, the I2C controller will ignore that pulse.
+ */
+#define I2C_SDA_FILTER_THRES    0x0000000FU
+#define I2C_SDA_FILTER_THRES_M  (I2C_SDA_FILTER_THRES_V << I2C_SDA_FILTER_THRES_S)
+#define I2C_SDA_FILTER_THRES_V  0x0000000FU
+#define I2C_SDA_FILTER_THRES_S  4
+/** I2C_SCL_FILTER_EN : R/W; bitpos: [8]; default: 1;
+ *  This is the filter enable bit for SCL.
+ */
+#define I2C_SCL_FILTER_EN    (BIT(8))
+#define I2C_SCL_FILTER_EN_M  (I2C_SCL_FILTER_EN_V << I2C_SCL_FILTER_EN_S)
+#define I2C_SCL_FILTER_EN_V  0x00000001U
+#define I2C_SCL_FILTER_EN_S  8
+/** I2C_SDA_FILTER_EN : R/W; bitpos: [9]; default: 1;
+ *  This is the filter enable bit for SDA.
+ */
+#define I2C_SDA_FILTER_EN    (BIT(9))
+#define I2C_SDA_FILTER_EN_M  (I2C_SDA_FILTER_EN_V << I2C_SDA_FILTER_EN_S)
+#define I2C_SDA_FILTER_EN_V  0x00000001U
+#define I2C_SDA_FILTER_EN_S  9
+
+/** I2C_CLK_CONF_REG register
+ *  I2C CLK configuration register
+ */
+#define I2C_CLK_CONF_REG(i) (REG_I2C_BASE(i) + 0x54)
+/** I2C_SCLK_DIV_NUM : R/W; bitpos: [7:0]; default: 0;
+ *  the integral part of the fractional divisor for i2c module
+ */
+#define I2C_SCLK_DIV_NUM    0x000000FFU
+#define I2C_SCLK_DIV_NUM_M  (I2C_SCLK_DIV_NUM_V << I2C_SCLK_DIV_NUM_S)
+#define I2C_SCLK_DIV_NUM_V  0x000000FFU
+#define I2C_SCLK_DIV_NUM_S  0
+/** I2C_SCLK_DIV_A : R/W; bitpos: [13:8]; default: 0;
+ *  the numerator of the fractional part of the fractional divisor for i2c module
+ */
+#define I2C_SCLK_DIV_A    0x0000003FU
+#define I2C_SCLK_DIV_A_M  (I2C_SCLK_DIV_A_V << I2C_SCLK_DIV_A_S)
+#define I2C_SCLK_DIV_A_V  0x0000003FU
+#define I2C_SCLK_DIV_A_S  8
+/** I2C_SCLK_DIV_B : R/W; bitpos: [19:14]; default: 0;
+ *  the denominator of the fractional part of the fractional divisor for i2c module
+ */
+#define I2C_SCLK_DIV_B    0x0000003FU
+#define I2C_SCLK_DIV_B_M  (I2C_SCLK_DIV_B_V << I2C_SCLK_DIV_B_S)
+#define I2C_SCLK_DIV_B_V  0x0000003FU
+#define I2C_SCLK_DIV_B_S  14
+/** I2C_SCLK_SEL : R/W; bitpos: [20]; default: 0;
+ *  The clock selection for i2c module:0-XTAL,1-CLK_8MHz.
+ */
+#define I2C_SCLK_SEL    (BIT(20))
+#define I2C_SCLK_SEL_M  (I2C_SCLK_SEL_V << I2C_SCLK_SEL_S)
+#define I2C_SCLK_SEL_V  0x00000001U
+#define I2C_SCLK_SEL_S  20
+/** I2C_SCLK_ACTIVE : R/W; bitpos: [21]; default: 1;
+ *  The clock switch for i2c module
+ */
+#define I2C_SCLK_ACTIVE    (BIT(21))
+#define I2C_SCLK_ACTIVE_M  (I2C_SCLK_ACTIVE_V << I2C_SCLK_ACTIVE_S)
+#define I2C_SCLK_ACTIVE_V  0x00000001U
+#define I2C_SCLK_ACTIVE_S  21
+
+/** I2C_COMD0_REG register
+ *  I2C command register 0
+ */
+#define I2C_COMD0_REG(i) (REG_I2C_BASE(i) + 0x58)
+/** I2C_COMMAND0 : R/W; bitpos: [13:0]; default: 0;
+ *  This is the content of command 0. It consists of three parts:
+ *  op_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.
+ *  Byte_num represents the number of bytes that need to be sent or received.
+ *  ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
+ *  structure for more
+ *  Information.
+ */
+#define I2C_COMMAND0    0x00003FFFU
+#define I2C_COMMAND0_M  (I2C_COMMAND0_V << I2C_COMMAND0_S)
+#define I2C_COMMAND0_V  0x00003FFFU
+#define I2C_COMMAND0_S  0
+/** I2C_COMMAND0_DONE : R/W/SS; bitpos: [31]; default: 0;
+ *  When command 0 is done in I2C Master mode, this bit changes to high
+ *  level.
+ */
+#define I2C_COMMAND0_DONE    (BIT(31))
+#define I2C_COMMAND0_DONE_M  (I2C_COMMAND0_DONE_V << I2C_COMMAND0_DONE_S)
+#define I2C_COMMAND0_DONE_V  0x00000001U
+#define I2C_COMMAND0_DONE_S  31
+
+/** I2C_COMD1_REG register
+ *  I2C command register 1
+ */
+#define I2C_COMD1_REG(i) (REG_I2C_BASE(i) + 0x5c)
+/** I2C_COMMAND1 : R/W; bitpos: [13:0]; default: 0;
+ *  This is the content of command 1. It consists of three parts:
+ *  op_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.
+ *  Byte_num represents the number of bytes that need to be sent or received.
+ *  ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
+ *  structure for more
+ *  Information.
+ */
+#define I2C_COMMAND1    0x00003FFFU
+#define I2C_COMMAND1_M  (I2C_COMMAND1_V << I2C_COMMAND1_S)
+#define I2C_COMMAND1_V  0x00003FFFU
+#define I2C_COMMAND1_S  0
+/** I2C_COMMAND1_DONE : R/W/SS; bitpos: [31]; default: 0;
+ *  When command 1 is done in I2C Master mode, this bit changes to high
+ *  level.
+ */
+#define I2C_COMMAND1_DONE    (BIT(31))
+#define I2C_COMMAND1_DONE_M  (I2C_COMMAND1_DONE_V << I2C_COMMAND1_DONE_S)
+#define I2C_COMMAND1_DONE_V  0x00000001U
+#define I2C_COMMAND1_DONE_S  31
+
+/** I2C_COMD2_REG register
+ *  I2C command register 2
+ */
+#define I2C_COMD2_REG(i) (REG_I2C_BASE(i) + 0x60)
+/** I2C_COMMAND2 : R/W; bitpos: [13:0]; default: 0;
+ *  This is the content of command 2. It consists of three parts:
+ *  op_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.
+ *  Byte_num represents the number of bytes that need to be sent or received.
+ *  ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
+ *  structure for more
+ *  Information.
+ */
+#define I2C_COMMAND2    0x00003FFFU
+#define I2C_COMMAND2_M  (I2C_COMMAND2_V << I2C_COMMAND2_S)
+#define I2C_COMMAND2_V  0x00003FFFU
+#define I2C_COMMAND2_S  0
+/** I2C_COMMAND2_DONE : R/W/SS; bitpos: [31]; default: 0;
+ *  When command 2 is done in I2C Master mode, this bit changes to high
+ *  Level.
+ */
+#define I2C_COMMAND2_DONE    (BIT(31))
+#define I2C_COMMAND2_DONE_M  (I2C_COMMAND2_DONE_V << I2C_COMMAND2_DONE_S)
+#define I2C_COMMAND2_DONE_V  0x00000001U
+#define I2C_COMMAND2_DONE_S  31
+
+/** I2C_COMD3_REG register
+ *  I2C command register 3
+ */
+#define I2C_COMD3_REG(i) (REG_I2C_BASE(i) + 0x64)
+/** I2C_COMMAND3 : R/W; bitpos: [13:0]; default: 0;
+ *  This is the content of command 3. It consists of three parts:
+ *  op_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.
+ *  Byte_num represents the number of bytes that need to be sent or received.
+ *  ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
+ *  structure for more
+ *  Information.
+ */
+#define I2C_COMMAND3    0x00003FFFU
+#define I2C_COMMAND3_M  (I2C_COMMAND3_V << I2C_COMMAND3_S)
+#define I2C_COMMAND3_V  0x00003FFFU
+#define I2C_COMMAND3_S  0
+/** I2C_COMMAND3_DONE : R/W/SS; bitpos: [31]; default: 0;
+ *  When command 3 is done in I2C Master mode, this bit changes to high
+ *  level.
+ */
+#define I2C_COMMAND3_DONE    (BIT(31))
+#define I2C_COMMAND3_DONE_M  (I2C_COMMAND3_DONE_V << I2C_COMMAND3_DONE_S)
+#define I2C_COMMAND3_DONE_V  0x00000001U
+#define I2C_COMMAND3_DONE_S  31
+
+/** I2C_COMD4_REG register
+ *  I2C command register 4
+ */
+#define I2C_COMD4_REG(i) (REG_I2C_BASE(i) + 0x68)
+/** I2C_COMMAND4 : R/W; bitpos: [13:0]; default: 0;
+ *  This is the content of command 4. It consists of three parts:
+ *  op_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.
+ *  Byte_num represents the number of bytes that need to be sent or received.
+ *  ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
+ *  structure for more
+ *  Information.
+ */
+#define I2C_COMMAND4    0x00003FFFU
+#define I2C_COMMAND4_M  (I2C_COMMAND4_V << I2C_COMMAND4_S)
+#define I2C_COMMAND4_V  0x00003FFFU
+#define I2C_COMMAND4_S  0
+/** I2C_COMMAND4_DONE : R/W/SS; bitpos: [31]; default: 0;
+ *  When command 4 is done in I2C Master mode, this bit changes to high
+ *  level.
+ */
+#define I2C_COMMAND4_DONE    (BIT(31))
+#define I2C_COMMAND4_DONE_M  (I2C_COMMAND4_DONE_V << I2C_COMMAND4_DONE_S)
+#define I2C_COMMAND4_DONE_V  0x00000001U
+#define I2C_COMMAND4_DONE_S  31
+
+/** I2C_COMD5_REG register
+ *  I2C command register 5
+ */
+#define I2C_COMD5_REG(i) (REG_I2C_BASE(i) + 0x6c)
+/** I2C_COMMAND5 : R/W; bitpos: [13:0]; default: 0;
+ *  This is the content of command 5. It consists of three parts:
+ *  op_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.
+ *  Byte_num represents the number of bytes that need to be sent or received.
+ *  ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
+ *  structure for more
+ *  Information.
+ */
+#define I2C_COMMAND5    0x00003FFFU
+#define I2C_COMMAND5_M  (I2C_COMMAND5_V << I2C_COMMAND5_S)
+#define I2C_COMMAND5_V  0x00003FFFU
+#define I2C_COMMAND5_S  0
+/** I2C_COMMAND5_DONE : R/W/SS; bitpos: [31]; default: 0;
+ *  When command 5 is done in I2C Master mode, this bit changes to high level.
+ */
+#define I2C_COMMAND5_DONE    (BIT(31))
+#define I2C_COMMAND5_DONE_M  (I2C_COMMAND5_DONE_V << I2C_COMMAND5_DONE_S)
+#define I2C_COMMAND5_DONE_V  0x00000001U
+#define I2C_COMMAND5_DONE_S  31
+
+/** I2C_COMD6_REG register
+ *  I2C command register 6
+ */
+#define I2C_COMD6_REG(i) (REG_I2C_BASE(i) + 0x70)
+/** I2C_COMMAND6 : R/W; bitpos: [13:0]; default: 0;
+ *  This is the content of command 6. It consists of three parts:
+ *  op_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.
+ *  Byte_num represents the number of bytes that need to be sent or received.
+ *  ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
+ *  structure for more
+ *  Information.
+ */
+#define I2C_COMMAND6    0x00003FFFU
+#define I2C_COMMAND6_M  (I2C_COMMAND6_V << I2C_COMMAND6_S)
+#define I2C_COMMAND6_V  0x00003FFFU
+#define I2C_COMMAND6_S  0
+/** I2C_COMMAND6_DONE : R/W/SS; bitpos: [31]; default: 0;
+ *  When command 6 is done in I2C Master mode, this bit changes to high level.
+ */
+#define I2C_COMMAND6_DONE    (BIT(31))
+#define I2C_COMMAND6_DONE_M  (I2C_COMMAND6_DONE_V << I2C_COMMAND6_DONE_S)
+#define I2C_COMMAND6_DONE_V  0x00000001U
+#define I2C_COMMAND6_DONE_S  31
+
+/** I2C_COMD7_REG register
+ *  I2C command register 7
+ */
+#define I2C_COMD7_REG(i) (REG_I2C_BASE(i) + 0x74)
+/** I2C_COMMAND7 : R/W; bitpos: [13:0]; default: 0;
+ *  This is the content of command 7. It consists of three parts:
+ *  op_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.
+ *  Byte_num represents the number of bytes that need to be sent or received.
+ *  ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
+ *  structure for more
+ *  Information.
+ */
+#define I2C_COMMAND7    0x00003FFFU
+#define I2C_COMMAND7_M  (I2C_COMMAND7_V << I2C_COMMAND7_S)
+#define I2C_COMMAND7_V  0x00003FFFU
+#define I2C_COMMAND7_S  0
+/** I2C_COMMAND7_DONE : R/W/SS; bitpos: [31]; default: 0;
+ *  When command 7 is done in I2C Master mode, this bit changes to high level.
+ */
+#define I2C_COMMAND7_DONE    (BIT(31))
+#define I2C_COMMAND7_DONE_M  (I2C_COMMAND7_DONE_V << I2C_COMMAND7_DONE_S)
+#define I2C_COMMAND7_DONE_V  0x00000001U
+#define I2C_COMMAND7_DONE_S  31
+
+/** I2C_SCL_ST_TIME_OUT_REG register
+ *  SCL status time out register
+ */
+#define I2C_SCL_ST_TIME_OUT_REG(i) (REG_I2C_BASE(i) + 0x78)
+/** I2C_SCL_ST_TO_I2C : R/W; bitpos: [4:0]; default: 16;
+ *  The threshold value of SCL_FSM state unchanged period. It should be o more than 23
+ */
+#define I2C_SCL_ST_TO_I2C    0x0000001FU
+#define I2C_SCL_ST_TO_I2C_M  (I2C_SCL_ST_TO_I2C_V << I2C_SCL_ST_TO_I2C_S)
+#define I2C_SCL_ST_TO_I2C_V  0x0000001FU
+#define I2C_SCL_ST_TO_I2C_S  0
+
+/** I2C_SCL_MAIN_ST_TIME_OUT_REG register
+ *  SCL main status time out register
+ */
+#define I2C_SCL_MAIN_ST_TIME_OUT_REG(i) (REG_I2C_BASE(i) + 0x7c)
+/** I2C_SCL_MAIN_ST_TO_I2C : R/W; bitpos: [4:0]; default: 16;
+ *  The threshold value of SCL_MAIN_FSM state unchanged period.nIt should be o more
+ *  than 23
+ */
+#define I2C_SCL_MAIN_ST_TO_I2C    0x0000001FU
+#define I2C_SCL_MAIN_ST_TO_I2C_M  (I2C_SCL_MAIN_ST_TO_I2C_V << I2C_SCL_MAIN_ST_TO_I2C_S)
+#define I2C_SCL_MAIN_ST_TO_I2C_V  0x0000001FU
+#define I2C_SCL_MAIN_ST_TO_I2C_S  0
+
+/** I2C_SCL_SP_CONF_REG register
+ *  Power configuration register
+ */
+#define I2C_SCL_SP_CONF_REG(i) (REG_I2C_BASE(i) + 0x80)
+/** I2C_SCL_RST_SLV_EN : R/W/SC; bitpos: [0]; default: 0;
+ *  When I2C master is IDLE, set this bit to send out SCL pulses. The number of pulses
+ *  equals to reg_scl_rst_slv_num[4:0].
+ */
+#define I2C_SCL_RST_SLV_EN    (BIT(0))
+#define I2C_SCL_RST_SLV_EN_M  (I2C_SCL_RST_SLV_EN_V << I2C_SCL_RST_SLV_EN_S)
+#define I2C_SCL_RST_SLV_EN_V  0x00000001U
+#define I2C_SCL_RST_SLV_EN_S  0
+/** I2C_SCL_RST_SLV_NUM : R/W; bitpos: [5:1]; default: 0;
+ *  Configure the pulses of SCL generated in I2C master mode. Valid when
+ *  reg_scl_rst_slv_en is 1.
+ */
+#define I2C_SCL_RST_SLV_NUM    0x0000001FU
+#define I2C_SCL_RST_SLV_NUM_M  (I2C_SCL_RST_SLV_NUM_V << I2C_SCL_RST_SLV_NUM_S)
+#define I2C_SCL_RST_SLV_NUM_V  0x0000001FU
+#define I2C_SCL_RST_SLV_NUM_S  1
+/** I2C_SCL_PD_EN : R/W; bitpos: [6]; default: 0;
+ *  The power down enable bit for the I2C output SCL line. 1: Power down. 0: Not power
+ *  down. Set reg_scl_force_out and reg_scl_pd_en to 1 to stretch SCL low.
+ */
+#define I2C_SCL_PD_EN    (BIT(6))
+#define I2C_SCL_PD_EN_M  (I2C_SCL_PD_EN_V << I2C_SCL_PD_EN_S)
+#define I2C_SCL_PD_EN_V  0x00000001U
+#define I2C_SCL_PD_EN_S  6
+/** I2C_SDA_PD_EN : R/W; bitpos: [7]; default: 0;
+ *  The power down enable bit for the I2C output SDA line. 1: Power down. 0: Not power
+ *  down. Set reg_sda_force_out and reg_sda_pd_en to 1 to stretch SDA low.
+ */
+#define I2C_SDA_PD_EN    (BIT(7))
+#define I2C_SDA_PD_EN_M  (I2C_SDA_PD_EN_V << I2C_SDA_PD_EN_S)
+#define I2C_SDA_PD_EN_V  0x00000001U
+#define I2C_SDA_PD_EN_S  7
+
+/** I2C_SCL_STRETCH_CONF_REG register
+ *  Set SCL stretch of I2C slave
+ */
+#define I2C_SCL_STRETCH_CONF_REG(i) (REG_I2C_BASE(i) + 0x84)
+/** I2C_STRETCH_PROTECT_NUM : R/W; bitpos: [9:0]; default: 0;
+ *  Configure the period of I2C slave stretching SCL line.
+ */
+#define I2C_STRETCH_PROTECT_NUM    0x000003FFU
+#define I2C_STRETCH_PROTECT_NUM_M  (I2C_STRETCH_PROTECT_NUM_V << I2C_STRETCH_PROTECT_NUM_S)
+#define I2C_STRETCH_PROTECT_NUM_V  0x000003FFU
+#define I2C_STRETCH_PROTECT_NUM_S  0
+/** I2C_SLAVE_SCL_STRETCH_EN : R/W; bitpos: [10]; default: 0;
+ *  The enable bit for slave SCL stretch function. 1: Enable. 0: Disable. The SCL
+ *  output line will be stretched low when reg_slave_scl_stretch_en is 1 and stretch
+ *  event happens. The stretch cause can be seen in reg_stretch_cause.
+ */
+#define I2C_SLAVE_SCL_STRETCH_EN    (BIT(10))
+#define I2C_SLAVE_SCL_STRETCH_EN_M  (I2C_SLAVE_SCL_STRETCH_EN_V << I2C_SLAVE_SCL_STRETCH_EN_S)
+#define I2C_SLAVE_SCL_STRETCH_EN_V  0x00000001U
+#define I2C_SLAVE_SCL_STRETCH_EN_S  10
+/** I2C_SLAVE_SCL_STRETCH_CLR : WT; bitpos: [11]; default: 0;
+ *  Set this bit to clear the I2C slave SCL stretch function.
+ */
+#define I2C_SLAVE_SCL_STRETCH_CLR    (BIT(11))
+#define I2C_SLAVE_SCL_STRETCH_CLR_M  (I2C_SLAVE_SCL_STRETCH_CLR_V << I2C_SLAVE_SCL_STRETCH_CLR_S)
+#define I2C_SLAVE_SCL_STRETCH_CLR_V  0x00000001U
+#define I2C_SLAVE_SCL_STRETCH_CLR_S  11
+/** I2C_SLAVE_BYTE_ACK_CTL_EN : R/W; bitpos: [12]; default: 0;
+ *  The enable bit for slave to control ACK level function.
+ */
+#define I2C_SLAVE_BYTE_ACK_CTL_EN    (BIT(12))
+#define I2C_SLAVE_BYTE_ACK_CTL_EN_M  (I2C_SLAVE_BYTE_ACK_CTL_EN_V << I2C_SLAVE_BYTE_ACK_CTL_EN_S)
+#define I2C_SLAVE_BYTE_ACK_CTL_EN_V  0x00000001U
+#define I2C_SLAVE_BYTE_ACK_CTL_EN_S  12
+/** I2C_SLAVE_BYTE_ACK_LVL : R/W; bitpos: [13]; default: 0;
+ *  Set the ACK level when slave controlling ACK level function enables.
+ */
+#define I2C_SLAVE_BYTE_ACK_LVL    (BIT(13))
+#define I2C_SLAVE_BYTE_ACK_LVL_M  (I2C_SLAVE_BYTE_ACK_LVL_V << I2C_SLAVE_BYTE_ACK_LVL_S)
+#define I2C_SLAVE_BYTE_ACK_LVL_V  0x00000001U
+#define I2C_SLAVE_BYTE_ACK_LVL_S  13
+
+/** I2C_DATE_REG register
+ *  Version register
+ */
+#define I2C_DATE_REG(i) (REG_I2C_BASE(i) + 0xf8)
+/** I2C_DATE : R/W; bitpos: [31:0]; default: 35656050;
+ *  This is the the version register.
+ */
+#define I2C_DATE    0xFFFFFFFFU
+#define I2C_DATE_M  (I2C_DATE_V << I2C_DATE_S)
+#define I2C_DATE_V  0xFFFFFFFFU
+#define I2C_DATE_S  0
+
+/** I2C_TXFIFO_START_ADDR_REG register
+ *  I2C TXFIFO base address register
+ */
+#define I2C_TXFIFO_START_ADDR_REG(i) (REG_I2C_BASE(i) + 0x100)
+/** I2C_TXFIFO_START_ADDR : HRO; bitpos: [31:0]; default: 0;
+ *  This is the I2C txfifo first address.
+ */
+#define I2C_TXFIFO_START_ADDR    0xFFFFFFFFU
+#define I2C_TXFIFO_START_ADDR_M  (I2C_TXFIFO_START_ADDR_V << I2C_TXFIFO_START_ADDR_S)
+#define I2C_TXFIFO_START_ADDR_V  0xFFFFFFFFU
+#define I2C_TXFIFO_START_ADDR_S  0
+
+/** I2C_RXFIFO_START_ADDR_REG register
+ *  I2C RXFIFO base address register
+ */
+#define I2C_RXFIFO_START_ADDR_REG(i) (REG_I2C_BASE(i) + 0x180)
+/** I2C_RXFIFO_START_ADDR : HRO; bitpos: [31:0]; default: 0;
+ *  This is the I2C rxfifo first address.
+ */
+#define I2C_RXFIFO_START_ADDR    0xFFFFFFFFU
+#define I2C_RXFIFO_START_ADDR_M  (I2C_RXFIFO_START_ADDR_V << I2C_RXFIFO_START_ADDR_S)
+#define I2C_RXFIFO_START_ADDR_V  0xFFFFFFFFU
+#define I2C_RXFIFO_START_ADDR_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/i2c_struct.h b/components/soc/esp32c6/include/soc/i2c_struct.h
new file mode 100644
index 0000000000..e1a03349f4
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/i2c_struct.h
@@ -0,0 +1,1023 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: Timing registers */
+/** Type of scl_low_period register
+ *  Configures the low level width of the SCL
+ *  Clock
+ */
+typedef union {
+    struct {
+        /** scl_low_period : R/W; bitpos: [8:0]; default: 0;
+         *  This register is used to configure for how long SCL remains low in master mode, in
+         *  I2C module clock cycles.
+         */
+        uint32_t scl_low_period:9;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} i2c_scl_low_period_reg_t;
+
+/** Type of sda_hold register
+ *  Configures the hold time after a negative SCL edge.
+ */
+typedef union {
+    struct {
+        /** sda_hold_time : R/W; bitpos: [8:0]; default: 0;
+         *  This register is used to configure the time to hold the data after the negative
+         *  edge of SCL, in I2C module clock cycles.
+         */
+        uint32_t sda_hold_time:9;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} i2c_sda_hold_reg_t;
+
+/** Type of sda_sample register
+ *  Configures the sample time after a positive SCL edge.
+ */
+typedef union {
+    struct {
+        /** sda_sample_time : R/W; bitpos: [8:0]; default: 0;
+         *  This register is used to configure for how long SDA is sampled, in I2C module clock
+         *  cycles.
+         */
+        uint32_t sda_sample_time:9;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} i2c_sda_sample_reg_t;
+
+/** Type of scl_high_period register
+ *  Configures the high level width of SCL
+ */
+typedef union {
+    struct {
+        /** scl_high_period : R/W; bitpos: [8:0]; default: 0;
+         *  This register is used to configure for how long SCL remains high in master mode, in
+         *  I2C module clock cycles.
+         */
+        uint32_t scl_high_period:9;
+        /** scl_wait_high_period : R/W; bitpos: [15:9]; default: 0;
+         *  This register is used to configure for the SCL_FSM's waiting period for SCL high
+         *  level in master mode, in I2C module clock cycles.
+         */
+        uint32_t scl_wait_high_period:7;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} i2c_scl_high_period_reg_t;
+
+/** Type of scl_start_hold register
+ *  Configures the delay between the SDA and SCL negative edge for a start condition
+ */
+typedef union {
+    struct {
+        /** scl_start_hold_time : R/W; bitpos: [8:0]; default: 8;
+         *  This register is used to configure the time between the negative edge
+         *  of SDA and the negative edge of SCL for a START condition, in I2C module clock
+         *  cycles.
+         */
+        uint32_t scl_start_hold_time:9;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} i2c_scl_start_hold_reg_t;
+
+/** Type of scl_rstart_setup register
+ *  Configures the delay between the positive
+ *  edge of SCL and the negative edge of SDA
+ */
+typedef union {
+    struct {
+        /** scl_rstart_setup_time : R/W; bitpos: [8:0]; default: 8;
+         *  This register is used to configure the time between the positive
+         *  edge of SCL and the negative edge of SDA for a RESTART condition, in I2C module
+         *  clock cycles.
+         */
+        uint32_t scl_rstart_setup_time:9;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} i2c_scl_rstart_setup_reg_t;
+
+/** Type of scl_stop_hold register
+ *  Configures the delay after the SCL clock
+ *  edge for a stop condition
+ */
+typedef union {
+    struct {
+        /** scl_stop_hold_time : R/W; bitpos: [8:0]; default: 8;
+         *  This register is used to configure the delay after the STOP condition,
+         *  in I2C module clock cycles.
+         */
+        uint32_t scl_stop_hold_time:9;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} i2c_scl_stop_hold_reg_t;
+
+/** Type of scl_stop_setup register
+ *  Configures the delay between the SDA and
+ *  SCL positive edge for a stop condition
+ */
+typedef union {
+    struct {
+        /** scl_stop_setup_time : R/W; bitpos: [8:0]; default: 8;
+         *  This register is used to configure the time between the positive edge
+         *  of SCL and the positive edge of SDA, in I2C module clock cycles.
+         */
+        uint32_t scl_stop_setup_time:9;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} i2c_scl_stop_setup_reg_t;
+
+/** Type of scl_st_time_out register
+ *  SCL status time out register
+ */
+typedef union {
+    struct {
+        /** scl_st_to_i2c : R/W; bitpos: [4:0]; default: 16;
+         *  The threshold value of SCL_FSM state unchanged period. It should be o more than 23
+         */
+        uint32_t scl_st_to_i2c:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} i2c_scl_st_time_out_reg_t;
+
+/** Type of scl_main_st_time_out register
+ *  SCL main status time out register
+ */
+typedef union {
+    struct {
+        /** scl_main_st_to_i2c : R/W; bitpos: [4:0]; default: 16;
+         *  The threshold value of SCL_MAIN_FSM state unchanged period.nIt should be o more
+         *  than 23
+         */
+        uint32_t scl_main_st_to_i2c:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} i2c_scl_main_st_time_out_reg_t;
+
+
+/** Group: Configuration registers */
+/** Type of ctr register
+ *  Transmission setting
+ */
+typedef union {
+    struct {
+        /** sda_force_out : R/W; bitpos: [0]; default: 0;
+         *  1: direct output, 0: open drain output.
+         */
+        uint32_t sda_force_out:1;
+        /** scl_force_out : R/W; bitpos: [1]; default: 0;
+         *  1: direct output, 0: open drain output.
+         */
+        uint32_t scl_force_out:1;
+        /** sample_scl_level : R/W; bitpos: [2]; default: 0;
+         *  This register is used to select the sample mode.
+         *  1: sample SDA data on the SCL low level.
+         *  0: sample SDA data on the SCL high level.
+         */
+        uint32_t sample_scl_level:1;
+        /** rx_full_ack_level : R/W; bitpos: [3]; default: 1;
+         *  This register is used to configure the ACK value that need to sent by master when
+         *  the rx_fifo_cnt has reached the threshold.
+         */
+        uint32_t rx_full_ack_level:1;
+        /** ms_mode : R/W; bitpos: [4]; default: 0;
+         *  Set this bit to configure the module as an I2C Master. Clear this bit to configure
+         *  the
+         *  module as an I2C Slave.
+         */
+        uint32_t ms_mode:1;
+        /** trans_start : WT; bitpos: [5]; default: 0;
+         *  Set this bit to start sending the data in txfifo.
+         */
+        uint32_t trans_start:1;
+        /** tx_lsb_first : R/W; bitpos: [6]; default: 0;
+         *  This bit is used to control the sending mode for data needing to be sent.
+         *  1: send data from the least significant bit,
+         *  0: send data from the most significant bit.
+         */
+        uint32_t tx_lsb_first:1;
+        /** rx_lsb_first : R/W; bitpos: [7]; default: 0;
+         *  This bit is used to control the storage mode for received data.
+         *  1: receive data from the least significant bit,
+         *  0: receive data from the most significant bit.
+         */
+        uint32_t rx_lsb_first:1;
+        /** clk_en : R/W; bitpos: [8]; default: 0;
+         *  Reserved
+         */
+        uint32_t clk_en:1;
+        /** arbitration_en : R/W; bitpos: [9]; default: 1;
+         *  This is the enable bit for arbitration_lost.
+         */
+        uint32_t arbitration_en:1;
+        /** fsm_rst : WT; bitpos: [10]; default: 0;
+         *  This register is used to reset the scl FMS.
+         */
+        uint32_t fsm_rst:1;
+        /** conf_upgate : WT; bitpos: [11]; default: 0;
+         *  synchronization bit
+         */
+        uint32_t conf_upgate:1;
+        /** slv_tx_auto_start_en : R/W; bitpos: [12]; default: 0;
+         *  This is the enable bit for slave to send data automatically
+         */
+        uint32_t slv_tx_auto_start_en:1;
+        /** addr_10bit_rw_check_en : R/W; bitpos: [13]; default: 0;
+         *  This is the enable bit to check if the r/w bit of 10bit addressing consists with
+         *  I2C protocol
+         */
+        uint32_t addr_10bit_rw_check_en:1;
+        /** addr_broadcasting_en : R/W; bitpos: [14]; default: 0;
+         *  This is the enable bit to support the 7bit general call function.
+         */
+        uint32_t addr_broadcasting_en:1;
+        uint32_t reserved_15:17;
+    };
+    uint32_t val;
+} i2c_ctr_reg_t;
+
+/** Type of to register
+ *  Setting time out control for receiving data.
+ */
+typedef union {
+    struct {
+        /** time_out_value : R/W; bitpos: [4:0]; default: 16;
+         *  This register is used to configure the timeout for receiving a data bit in APB
+         *  clock cycles.
+         */
+        uint32_t time_out_value:5;
+        /** time_out_en : R/W; bitpos: [5]; default: 0;
+         *  This is the enable bit for time out control.
+         */
+        uint32_t time_out_en:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} i2c_to_reg_t;
+
+/** Type of slave_addr register
+ *  Local slave address setting
+ */
+typedef union {
+    struct {
+        /** slave_addr : R/W; bitpos: [14:0]; default: 0;
+         *  When configured as an I2C Slave, this field is used to configure the slave address.
+         */
+        uint32_t slave_addr:15;
+        uint32_t reserved_15:16;
+        /** addr_10bit_en : R/W; bitpos: [31]; default: 0;
+         *  This field is used to enable the slave 10-bit addressing mode in master mode.
+         */
+        uint32_t addr_10bit_en:1;
+    };
+    uint32_t val;
+} i2c_slave_addr_reg_t;
+
+/** Type of fifo_conf register
+ *  FIFO configuration register.
+ */
+typedef union {
+    struct {
+        /** rxfifo_wm_thrhd : R/W; bitpos: [4:0]; default: 11;
+         *  The water mark threshold of rx FIFO in nonfifo access mode. When
+         *  reg_reg_fifo_prt_en is 1 and rx FIFO counter is bigger than
+         *  reg_rxfifo_wm_thrhd[4:0], reg_rxfifo_wm_int_raw bit will be valid.
+         */
+        uint32_t rxfifo_wm_thrhd:5;
+        /** txfifo_wm_thrhd : R/W; bitpos: [9:5]; default: 4;
+         *  The water mark threshold of tx FIFO in nonfifo access mode. When
+         *  reg_reg_fifo_prt_en is 1 and tx FIFO counter is smaller than
+         *  reg_txfifo_wm_thrhd[4:0], reg_txfifo_wm_int_raw bit will be valid.
+         */
+        uint32_t txfifo_wm_thrhd:5;
+        /** nonfifo_en : R/W; bitpos: [10]; default: 0;
+         *  Set this bit to enable APB nonfifo access.
+         */
+        uint32_t nonfifo_en:1;
+        /** fifo_addr_cfg_en : R/W; bitpos: [11]; default: 0;
+         *  When this bit is set to 1, the byte received after the I2C address byte represents
+         *  the offset address in the I2C Slave RAM.
+         */
+        uint32_t fifo_addr_cfg_en:1;
+        /** rx_fifo_rst : R/W; bitpos: [12]; default: 0;
+         *  Set this bit to reset rx-fifo.
+         */
+        uint32_t rx_fifo_rst:1;
+        /** tx_fifo_rst : R/W; bitpos: [13]; default: 0;
+         *  Set this bit to reset tx-fifo.
+         */
+        uint32_t tx_fifo_rst:1;
+        /** fifo_prt_en : R/W; bitpos: [14]; default: 1;
+         *  The control enable bit of FIFO pointer in non-fifo access mode. This bit controls
+         *  the valid bits and the interrupts of tx/rx_fifo overflow, underflow, full and empty.
+         */
+        uint32_t fifo_prt_en:1;
+        uint32_t reserved_15:17;
+    };
+    uint32_t val;
+} i2c_fifo_conf_reg_t;
+
+/** Type of filter_cfg register
+ *  SCL and SDA filter configuration register
+ */
+typedef union {
+    struct {
+        /** scl_filter_thres : R/W; bitpos: [3:0]; default: 0;
+         *  When a pulse on the SCL input has smaller width than this register value
+         *  in I2C module clock cycles, the I2C controller will ignore that pulse.
+         */
+        uint32_t scl_filter_thres:4;
+        /** sda_filter_thres : R/W; bitpos: [7:4]; default: 0;
+         *  When a pulse on the SDA input has smaller width than this register value
+         *  in I2C module clock cycles, the I2C controller will ignore that pulse.
+         */
+        uint32_t sda_filter_thres:4;
+        /** scl_filter_en : R/W; bitpos: [8]; default: 1;
+         *  This is the filter enable bit for SCL.
+         */
+        uint32_t scl_filter_en:1;
+        /** sda_filter_en : R/W; bitpos: [9]; default: 1;
+         *  This is the filter enable bit for SDA.
+         */
+        uint32_t sda_filter_en:1;
+        uint32_t reserved_10:22;
+    };
+    uint32_t val;
+} i2c_filter_cfg_reg_t;
+
+/** Type of clk_conf register
+ *  I2C CLK configuration register
+ */
+typedef union {
+    struct {
+        /** sclk_div_num : R/W; bitpos: [7:0]; default: 0;
+         *  the integral part of the fractional divisor for i2c module
+         */
+        uint32_t sclk_div_num:8;
+        /** sclk_div_a : R/W; bitpos: [13:8]; default: 0;
+         *  the numerator of the fractional part of the fractional divisor for i2c module
+         */
+        uint32_t sclk_div_a:6;
+        /** sclk_div_b : R/W; bitpos: [19:14]; default: 0;
+         *  the denominator of the fractional part of the fractional divisor for i2c module
+         */
+        uint32_t sclk_div_b:6;
+        /** sclk_sel : R/W; bitpos: [20]; default: 0;
+         *  The clock selection for i2c module:0-XTAL,1-CLK_8MHz.
+         */
+        uint32_t sclk_sel:1;
+        /** sclk_active : R/W; bitpos: [21]; default: 1;
+         *  The clock switch for i2c module
+         */
+        uint32_t sclk_active:1;
+        uint32_t reserved_22:10;
+    };
+    uint32_t val;
+} i2c_clk_conf_reg_t;
+
+/** Type of scl_sp_conf register
+ *  Power configuration register
+ */
+typedef union {
+    struct {
+        /** scl_rst_slv_en : R/W/SC; bitpos: [0]; default: 0;
+         *  When I2C master is IDLE, set this bit to send out SCL pulses. The number of pulses
+         *  equals to reg_scl_rst_slv_num[4:0].
+         */
+        uint32_t scl_rst_slv_en:1;
+        /** scl_rst_slv_num : R/W; bitpos: [5:1]; default: 0;
+         *  Configure the pulses of SCL generated in I2C master mode. Valid when
+         *  reg_scl_rst_slv_en is 1.
+         */
+        uint32_t scl_rst_slv_num:5;
+        /** scl_pd_en : R/W; bitpos: [6]; default: 0;
+         *  The power down enable bit for the I2C output SCL line. 1: Power down. 0: Not power
+         *  down. Set reg_scl_force_out and reg_scl_pd_en to 1 to stretch SCL low.
+         */
+        uint32_t scl_pd_en:1;
+        /** sda_pd_en : R/W; bitpos: [7]; default: 0;
+         *  The power down enable bit for the I2C output SDA line. 1: Power down. 0: Not power
+         *  down. Set reg_sda_force_out and reg_sda_pd_en to 1 to stretch SDA low.
+         */
+        uint32_t sda_pd_en:1;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} i2c_scl_sp_conf_reg_t;
+
+/** Type of scl_stretch_conf register
+ *  Set SCL stretch of I2C slave
+ */
+typedef union {
+    struct {
+        /** stretch_protect_num : R/W; bitpos: [9:0]; default: 0;
+         *  Configure the period of I2C slave stretching SCL line.
+         */
+        uint32_t stretch_protect_num:10;
+        /** slave_scl_stretch_en : R/W; bitpos: [10]; default: 0;
+         *  The enable bit for slave SCL stretch function. 1: Enable. 0: Disable. The SCL
+         *  output line will be stretched low when reg_slave_scl_stretch_en is 1 and stretch
+         *  event happens. The stretch cause can be seen in reg_stretch_cause.
+         */
+        uint32_t slave_scl_stretch_en:1;
+        /** slave_scl_stretch_clr : WT; bitpos: [11]; default: 0;
+         *  Set this bit to clear the I2C slave SCL stretch function.
+         */
+        uint32_t slave_scl_stretch_clr:1;
+        /** slave_byte_ack_ctl_en : R/W; bitpos: [12]; default: 0;
+         *  The enable bit for slave to control ACK level function.
+         */
+        uint32_t slave_byte_ack_ctl_en:1;
+        /** slave_byte_ack_lvl : R/W; bitpos: [13]; default: 0;
+         *  Set the ACK level when slave controlling ACK level function enables.
+         */
+        uint32_t slave_byte_ack_lvl:1;
+        uint32_t reserved_14:18;
+    };
+    uint32_t val;
+} i2c_scl_stretch_conf_reg_t;
+
+
+/** Group: Status registers */
+/** Type of sr register
+ *  Describe I2C work status.
+ */
+typedef union {
+    struct {
+        /** resp_rec : RO; bitpos: [0]; default: 0;
+         *  The received ACK value in master mode or slave mode. 0: ACK, 1: NACK.
+         */
+        uint32_t resp_rec:1;
+        /** slave_rw : RO; bitpos: [1]; default: 0;
+         *  When in slave mode, 1: master reads from slave, 0: master writes to slave.
+         */
+        uint32_t slave_rw:1;
+        uint32_t reserved_2:1;
+        /** arb_lost : RO; bitpos: [3]; default: 0;
+         *  When the I2C controller loses control of SCL line, this register changes to 1.
+         */
+        uint32_t arb_lost:1;
+        /** bus_busy : RO; bitpos: [4]; default: 0;
+         *  1: the I2C bus is busy transferring data, 0: the I2C bus is in idle state.
+         */
+        uint32_t bus_busy:1;
+        /** slave_addressed : RO; bitpos: [5]; default: 0;
+         *  When configured as an I2C Slave, and the address sent by the master is
+         *  equal to the address of the slave, then this bit will be of high level.
+         */
+        uint32_t slave_addressed:1;
+        uint32_t reserved_6:2;
+        /** rxfifo_cnt : RO; bitpos: [13:8]; default: 0;
+         *  This field represents the amount of data needed to be sent.
+         */
+        uint32_t rxfifo_cnt:6;
+        /** stretch_cause : RO; bitpos: [15:14]; default: 3;
+         *  The cause of stretching SCL low in slave mode. 0:  stretching SCL low at the
+         *  beginning of I2C read data state. 1: stretching SCL low when I2C Tx FIFO is empty
+         *  in slave mode. 2: stretching SCL low when I2C Rx FIFO is full in slave mode.
+         */
+        uint32_t stretch_cause:2;
+        uint32_t reserved_16:2;
+        /** txfifo_cnt : RO; bitpos: [23:18]; default: 0;
+         *  This field stores the amount of received data in RAM.
+         */
+        uint32_t txfifo_cnt:6;
+        /** scl_main_state_last : RO; bitpos: [26:24]; default: 0;
+         *  This field indicates the states of the I2C module state machine.
+         *  0: Idle, 1: Address shift, 2: ACK address, 3: Rx data, 4: Tx data, 5: Send ACK, 6:
+         *  Wait ACK
+         */
+        uint32_t scl_main_state_last:3;
+        uint32_t reserved_27:1;
+        /** scl_state_last : RO; bitpos: [30:28]; default: 0;
+         *  This field indicates the states of the state machine used to produce SCL.
+         *  0: Idle, 1: Start, 2: Negative edge, 3: Low, 4: Positive edge, 5: High, 6: Stop
+         */
+        uint32_t scl_state_last:3;
+        uint32_t reserved_31:1;
+    };
+    uint32_t val;
+} i2c_sr_reg_t;
+
+/** Type of fifo_st register
+ *  FIFO status register.
+ */
+typedef union {
+    struct {
+        /** rxfifo_raddr : RO; bitpos: [4:0]; default: 0;
+         *  This is the offset address of the APB reading from rxfifo
+         */
+        uint32_t rxfifo_raddr:5;
+        /** rxfifo_waddr : RO; bitpos: [9:5]; default: 0;
+         *  This is the offset address of i2c module receiving data and writing to rxfifo.
+         */
+        uint32_t rxfifo_waddr:5;
+        /** txfifo_raddr : RO; bitpos: [14:10]; default: 0;
+         *  This is the offset address of i2c module reading from txfifo.
+         */
+        uint32_t txfifo_raddr:5;
+        /** txfifo_waddr : RO; bitpos: [19:15]; default: 0;
+         *  This is the offset address of APB bus writing to txfifo.
+         */
+        uint32_t txfifo_waddr:5;
+        uint32_t reserved_20:2;
+        /** slave_rw_point : RO; bitpos: [29:22]; default: 0;
+         *  The received data in I2C slave mode.
+         */
+        uint32_t slave_rw_point:8;
+        uint32_t reserved_30:2;
+    };
+    uint32_t val;
+} i2c_fifo_st_reg_t;
+
+/** Type of data register
+ *  Rx FIFO read data.
+ */
+typedef union {
+    struct {
+        /** fifo_rdata : HRO; bitpos: [7:0]; default: 0;
+         *  The value of rx FIFO read data.
+         */
+        uint32_t fifo_rdata:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} i2c_data_reg_t;
+
+
+/** Group: Interrupt registers */
+/** Type of int_raw register
+ *  Raw interrupt status
+ */
+typedef union {
+    struct {
+        /** rxfifo_wm_int_raw : R/SS/WTC; bitpos: [0]; default: 0;
+         *  The raw interrupt bit for I2C_RXFIFO_WM_INT interrupt.
+         */
+        uint32_t rxfifo_wm_int_raw:1;
+        /** txfifo_wm_int_raw : R/SS/WTC; bitpos: [1]; default: 1;
+         *  The raw interrupt bit for I2C_TXFIFO_WM_INT interrupt.
+         */
+        uint32_t txfifo_wm_int_raw:1;
+        /** rxfifo_ovf_int_raw : R/SS/WTC; bitpos: [2]; default: 0;
+         *  The raw interrupt bit for I2C_RXFIFO_OVF_INT interrupt.
+         */
+        uint32_t rxfifo_ovf_int_raw:1;
+        /** end_detect_int_raw : R/SS/WTC; bitpos: [3]; default: 0;
+         *  The raw interrupt bit for the I2C_END_DETECT_INT interrupt.
+         */
+        uint32_t end_detect_int_raw:1;
+        /** byte_trans_done_int_raw : R/SS/WTC; bitpos: [4]; default: 0;
+         *  The raw interrupt bit for the I2C_END_DETECT_INT interrupt.
+         */
+        uint32_t byte_trans_done_int_raw:1;
+        /** arbitration_lost_int_raw : R/SS/WTC; bitpos: [5]; default: 0;
+         *  The raw interrupt bit for the I2C_ARBITRATION_LOST_INT interrupt.
+         */
+        uint32_t arbitration_lost_int_raw:1;
+        /** mst_txfifo_udf_int_raw : R/SS/WTC; bitpos: [6]; default: 0;
+         *  The raw interrupt bit for I2C_TRANS_COMPLETE_INT interrupt.
+         */
+        uint32_t mst_txfifo_udf_int_raw:1;
+        /** trans_complete_int_raw : R/SS/WTC; bitpos: [7]; default: 0;
+         *  The raw interrupt bit for the I2C_TRANS_COMPLETE_INT interrupt.
+         */
+        uint32_t trans_complete_int_raw:1;
+        /** time_out_int_raw : R/SS/WTC; bitpos: [8]; default: 0;
+         *  The raw interrupt bit for the I2C_TIME_OUT_INT interrupt.
+         */
+        uint32_t time_out_int_raw:1;
+        /** trans_start_int_raw : R/SS/WTC; bitpos: [9]; default: 0;
+         *  The raw interrupt bit for the I2C_TRANS_START_INT interrupt.
+         */
+        uint32_t trans_start_int_raw:1;
+        /** nack_int_raw : R/SS/WTC; bitpos: [10]; default: 0;
+         *  The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt.
+         */
+        uint32_t nack_int_raw:1;
+        /** txfifo_ovf_int_raw : R/SS/WTC; bitpos: [11]; default: 0;
+         *  The raw interrupt bit for I2C_TXFIFO_OVF_INT interrupt.
+         */
+        uint32_t txfifo_ovf_int_raw:1;
+        /** rxfifo_udf_int_raw : R/SS/WTC; bitpos: [12]; default: 0;
+         *  The raw interrupt bit for I2C_RXFIFO_UDF_INT  interrupt.
+         */
+        uint32_t rxfifo_udf_int_raw:1;
+        /** scl_st_to_int_raw : R/SS/WTC; bitpos: [13]; default: 0;
+         *  The raw interrupt bit for I2C_SCL_ST_TO_INT interrupt.
+         */
+        uint32_t scl_st_to_int_raw:1;
+        /** scl_main_st_to_int_raw : R/SS/WTC; bitpos: [14]; default: 0;
+         *  The raw interrupt bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
+         */
+        uint32_t scl_main_st_to_int_raw:1;
+        /** det_start_int_raw : R/SS/WTC; bitpos: [15]; default: 0;
+         *  The raw interrupt bit for I2C_DET_START_INT interrupt.
+         */
+        uint32_t det_start_int_raw:1;
+        /** slave_stretch_int_raw : R/SS/WTC; bitpos: [16]; default: 0;
+         *  The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt.
+         */
+        uint32_t slave_stretch_int_raw:1;
+        /** general_call_int_raw : R/SS/WTC; bitpos: [17]; default: 0;
+         *  The raw interrupt bit for I2C_GENARAL_CALL_INT interrupt.
+         */
+        uint32_t general_call_int_raw:1;
+        /** slave_addr_unmatch_int_raw : R/SS/WTC; bitpos: [18]; default: 0;
+         *  The raw interrupt bit for I2C_SLAVE_ADDR_UNMATCH_INT_RAW interrupt.
+         */
+        uint32_t slave_addr_unmatch_int_raw:1;
+        uint32_t reserved_19:13;
+    };
+    uint32_t val;
+} i2c_int_raw_reg_t;
+
+/** Type of int_clr register
+ *  Interrupt clear bits
+ */
+typedef union {
+    struct {
+        /** rxfifo_wm_int_clr : WT; bitpos: [0]; default: 0;
+         *  Set this bit to clear I2C_RXFIFO_WM_INT interrupt.
+         */
+        uint32_t rxfifo_wm_int_clr:1;
+        /** txfifo_wm_int_clr : WT; bitpos: [1]; default: 0;
+         *  Set this bit to clear I2C_TXFIFO_WM_INT interrupt.
+         */
+        uint32_t txfifo_wm_int_clr:1;
+        /** rxfifo_ovf_int_clr : WT; bitpos: [2]; default: 0;
+         *  Set this bit to clear I2C_RXFIFO_OVF_INT interrupt.
+         */
+        uint32_t rxfifo_ovf_int_clr:1;
+        /** end_detect_int_clr : WT; bitpos: [3]; default: 0;
+         *  Set this bit to clear the I2C_END_DETECT_INT interrupt.
+         */
+        uint32_t end_detect_int_clr:1;
+        /** byte_trans_done_int_clr : WT; bitpos: [4]; default: 0;
+         *  Set this bit to clear the I2C_END_DETECT_INT interrupt.
+         */
+        uint32_t byte_trans_done_int_clr:1;
+        /** arbitration_lost_int_clr : WT; bitpos: [5]; default: 0;
+         *  Set this bit to clear the I2C_ARBITRATION_LOST_INT interrupt.
+         */
+        uint32_t arbitration_lost_int_clr:1;
+        /** mst_txfifo_udf_int_clr : WT; bitpos: [6]; default: 0;
+         *  Set this bit to clear I2C_TRANS_COMPLETE_INT interrupt.
+         */
+        uint32_t mst_txfifo_udf_int_clr:1;
+        /** trans_complete_int_clr : WT; bitpos: [7]; default: 0;
+         *  Set this bit to clear the I2C_TRANS_COMPLETE_INT interrupt.
+         */
+        uint32_t trans_complete_int_clr:1;
+        /** time_out_int_clr : WT; bitpos: [8]; default: 0;
+         *  Set this bit to clear the I2C_TIME_OUT_INT interrupt.
+         */
+        uint32_t time_out_int_clr:1;
+        /** trans_start_int_clr : WT; bitpos: [9]; default: 0;
+         *  Set this bit to clear the I2C_TRANS_START_INT interrupt.
+         */
+        uint32_t trans_start_int_clr:1;
+        /** nack_int_clr : WT; bitpos: [10]; default: 0;
+         *  Set this bit to clear I2C_SLAVE_STRETCH_INT interrupt.
+         */
+        uint32_t nack_int_clr:1;
+        /** txfifo_ovf_int_clr : WT; bitpos: [11]; default: 0;
+         *  Set this bit to clear I2C_TXFIFO_OVF_INT interrupt.
+         */
+        uint32_t txfifo_ovf_int_clr:1;
+        /** rxfifo_udf_int_clr : WT; bitpos: [12]; default: 0;
+         *  Set this bit to clear I2C_RXFIFO_UDF_INT  interrupt.
+         */
+        uint32_t rxfifo_udf_int_clr:1;
+        /** scl_st_to_int_clr : WT; bitpos: [13]; default: 0;
+         *  Set this bit to clear I2C_SCL_ST_TO_INT interrupt.
+         */
+        uint32_t scl_st_to_int_clr:1;
+        /** scl_main_st_to_int_clr : WT; bitpos: [14]; default: 0;
+         *  Set this bit to clear I2C_SCL_MAIN_ST_TO_INT interrupt.
+         */
+        uint32_t scl_main_st_to_int_clr:1;
+        /** det_start_int_clr : WT; bitpos: [15]; default: 0;
+         *  Set this bit to clear I2C_DET_START_INT interrupt.
+         */
+        uint32_t det_start_int_clr:1;
+        /** slave_stretch_int_clr : WT; bitpos: [16]; default: 0;
+         *  Set this bit to clear I2C_SLAVE_STRETCH_INT interrupt.
+         */
+        uint32_t slave_stretch_int_clr:1;
+        /** general_call_int_clr : WT; bitpos: [17]; default: 0;
+         *  Set this bit to clear I2C_GENARAL_CALL_INT interrupt.
+         */
+        uint32_t general_call_int_clr:1;
+        /** slave_addr_unmatch_int_clr : WT; bitpos: [18]; default: 0;
+         *  Set this bit to clear I2C_SLAVE_ADDR_UNMATCH_INT_RAW interrupt.
+         */
+        uint32_t slave_addr_unmatch_int_clr:1;
+        uint32_t reserved_19:13;
+    };
+    uint32_t val;
+} i2c_int_clr_reg_t;
+
+/** Type of int_ena register
+ *  Interrupt enable bits
+ */
+typedef union {
+    struct {
+        /** rxfifo_wm_int_ena : R/W; bitpos: [0]; default: 0;
+         *  The interrupt enable bit for I2C_RXFIFO_WM_INT interrupt.
+         */
+        uint32_t rxfifo_wm_int_ena:1;
+        /** txfifo_wm_int_ena : R/W; bitpos: [1]; default: 0;
+         *  The interrupt enable bit for I2C_TXFIFO_WM_INT interrupt.
+         */
+        uint32_t txfifo_wm_int_ena:1;
+        /** rxfifo_ovf_int_ena : R/W; bitpos: [2]; default: 0;
+         *  The interrupt enable bit for I2C_RXFIFO_OVF_INT interrupt.
+         */
+        uint32_t rxfifo_ovf_int_ena:1;
+        /** end_detect_int_ena : R/W; bitpos: [3]; default: 0;
+         *  The interrupt enable bit for the I2C_END_DETECT_INT interrupt.
+         */
+        uint32_t end_detect_int_ena:1;
+        /** byte_trans_done_int_ena : R/W; bitpos: [4]; default: 0;
+         *  The interrupt enable bit for the I2C_END_DETECT_INT interrupt.
+         */
+        uint32_t byte_trans_done_int_ena:1;
+        /** arbitration_lost_int_ena : R/W; bitpos: [5]; default: 0;
+         *  The interrupt enable bit for the I2C_ARBITRATION_LOST_INT interrupt.
+         */
+        uint32_t arbitration_lost_int_ena:1;
+        /** mst_txfifo_udf_int_ena : R/W; bitpos: [6]; default: 0;
+         *  The interrupt enable bit for I2C_TRANS_COMPLETE_INT interrupt.
+         */
+        uint32_t mst_txfifo_udf_int_ena:1;
+        /** trans_complete_int_ena : R/W; bitpos: [7]; default: 0;
+         *  The interrupt enable bit for the I2C_TRANS_COMPLETE_INT interrupt.
+         */
+        uint32_t trans_complete_int_ena:1;
+        /** time_out_int_ena : R/W; bitpos: [8]; default: 0;
+         *  The interrupt enable bit for the I2C_TIME_OUT_INT interrupt.
+         */
+        uint32_t time_out_int_ena:1;
+        /** trans_start_int_ena : R/W; bitpos: [9]; default: 0;
+         *  The interrupt enable bit for the I2C_TRANS_START_INT interrupt.
+         */
+        uint32_t trans_start_int_ena:1;
+        /** nack_int_ena : R/W; bitpos: [10]; default: 0;
+         *  The interrupt enable bit for I2C_SLAVE_STRETCH_INT interrupt.
+         */
+        uint32_t nack_int_ena:1;
+        /** txfifo_ovf_int_ena : R/W; bitpos: [11]; default: 0;
+         *  The interrupt enable bit for I2C_TXFIFO_OVF_INT interrupt.
+         */
+        uint32_t txfifo_ovf_int_ena:1;
+        /** rxfifo_udf_int_ena : R/W; bitpos: [12]; default: 0;
+         *  The interrupt enable bit for I2C_RXFIFO_UDF_INT  interrupt.
+         */
+        uint32_t rxfifo_udf_int_ena:1;
+        /** scl_st_to_int_ena : R/W; bitpos: [13]; default: 0;
+         *  The interrupt enable bit for I2C_SCL_ST_TO_INT interrupt.
+         */
+        uint32_t scl_st_to_int_ena:1;
+        /** scl_main_st_to_int_ena : R/W; bitpos: [14]; default: 0;
+         *  The interrupt enable bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
+         */
+        uint32_t scl_main_st_to_int_ena:1;
+        /** det_start_int_ena : R/W; bitpos: [15]; default: 0;
+         *  The interrupt enable bit for I2C_DET_START_INT interrupt.
+         */
+        uint32_t det_start_int_ena:1;
+        /** slave_stretch_int_ena : R/W; bitpos: [16]; default: 0;
+         *  The interrupt enable bit for I2C_SLAVE_STRETCH_INT interrupt.
+         */
+        uint32_t slave_stretch_int_ena:1;
+        /** general_call_int_ena : R/W; bitpos: [17]; default: 0;
+         *  The interrupt enable bit for I2C_GENARAL_CALL_INT interrupt.
+         */
+        uint32_t general_call_int_ena:1;
+        /** slave_addr_unmatch_int_ena : R/W; bitpos: [18]; default: 0;
+         *  The interrupt enable bit for I2C_SLAVE_ADDR_UNMATCH_INT interrupt.
+         */
+        uint32_t slave_addr_unmatch_int_ena:1;
+        uint32_t reserved_19:13;
+    };
+    uint32_t val;
+} i2c_int_ena_reg_t;
+
+/** Type of int_status register
+ *  Status of captured I2C communication events
+ */
+typedef union {
+    struct {
+        /** rxfifo_wm_int_st : RO; bitpos: [0]; default: 0;
+         *  The masked interrupt status bit for I2C_RXFIFO_WM_INT interrupt.
+         */
+        uint32_t rxfifo_wm_int_st:1;
+        /** txfifo_wm_int_st : RO; bitpos: [1]; default: 0;
+         *  The masked interrupt status bit for I2C_TXFIFO_WM_INT interrupt.
+         */
+        uint32_t txfifo_wm_int_st:1;
+        /** rxfifo_ovf_int_st : RO; bitpos: [2]; default: 0;
+         *  The masked interrupt status bit for I2C_RXFIFO_OVF_INT interrupt.
+         */
+        uint32_t rxfifo_ovf_int_st:1;
+        /** end_detect_int_st : RO; bitpos: [3]; default: 0;
+         *  The masked interrupt status bit for the I2C_END_DETECT_INT interrupt.
+         */
+        uint32_t end_detect_int_st:1;
+        /** byte_trans_done_int_st : RO; bitpos: [4]; default: 0;
+         *  The masked interrupt status bit for the I2C_END_DETECT_INT interrupt.
+         */
+        uint32_t byte_trans_done_int_st:1;
+        /** arbitration_lost_int_st : RO; bitpos: [5]; default: 0;
+         *  The masked interrupt status bit for the I2C_ARBITRATION_LOST_INT interrupt.
+         */
+        uint32_t arbitration_lost_int_st:1;
+        /** mst_txfifo_udf_int_st : RO; bitpos: [6]; default: 0;
+         *  The masked interrupt status bit for I2C_TRANS_COMPLETE_INT interrupt.
+         */
+        uint32_t mst_txfifo_udf_int_st:1;
+        /** trans_complete_int_st : RO; bitpos: [7]; default: 0;
+         *  The masked interrupt status bit for the I2C_TRANS_COMPLETE_INT interrupt.
+         */
+        uint32_t trans_complete_int_st:1;
+        /** time_out_int_st : RO; bitpos: [8]; default: 0;
+         *  The masked interrupt status bit for the I2C_TIME_OUT_INT interrupt.
+         */
+        uint32_t time_out_int_st:1;
+        /** trans_start_int_st : RO; bitpos: [9]; default: 0;
+         *  The masked interrupt status bit for the I2C_TRANS_START_INT interrupt.
+         */
+        uint32_t trans_start_int_st:1;
+        /** nack_int_st : RO; bitpos: [10]; default: 0;
+         *  The masked interrupt status bit for I2C_SLAVE_STRETCH_INT interrupt.
+         */
+        uint32_t nack_int_st:1;
+        /** txfifo_ovf_int_st : RO; bitpos: [11]; default: 0;
+         *  The masked interrupt status bit for I2C_TXFIFO_OVF_INT interrupt.
+         */
+        uint32_t txfifo_ovf_int_st:1;
+        /** rxfifo_udf_int_st : RO; bitpos: [12]; default: 0;
+         *  The masked interrupt status bit for I2C_RXFIFO_UDF_INT  interrupt.
+         */
+        uint32_t rxfifo_udf_int_st:1;
+        /** scl_st_to_int_st : RO; bitpos: [13]; default: 0;
+         *  The masked interrupt status bit for I2C_SCL_ST_TO_INT interrupt.
+         */
+        uint32_t scl_st_to_int_st:1;
+        /** scl_main_st_to_int_st : RO; bitpos: [14]; default: 0;
+         *  The masked interrupt status bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
+         */
+        uint32_t scl_main_st_to_int_st:1;
+        /** det_start_int_st : RO; bitpos: [15]; default: 0;
+         *  The masked interrupt status bit for I2C_DET_START_INT interrupt.
+         */
+        uint32_t det_start_int_st:1;
+        /** slave_stretch_int_st : RO; bitpos: [16]; default: 0;
+         *  The masked interrupt status bit for I2C_SLAVE_STRETCH_INT interrupt.
+         */
+        uint32_t slave_stretch_int_st:1;
+        /** general_call_int_st : RO; bitpos: [17]; default: 0;
+         *  The masked interrupt status bit for I2C_GENARAL_CALL_INT interrupt.
+         */
+        uint32_t general_call_int_st:1;
+        /** slave_addr_unmatch_int_st : RO; bitpos: [18]; default: 0;
+         *  The masked interrupt status bit for I2C_SLAVE_ADDR_UNMATCH_INT interrupt.
+         */
+        uint32_t slave_addr_unmatch_int_st:1;
+        uint32_t reserved_19:13;
+    };
+    uint32_t val;
+} i2c_int_status_reg_t;
+
+
+/** Group: Command registers */
+/** Type of comd register
+ *  I2C command register 0~7
+ */
+typedef union {
+    struct {
+        /** command : R/W; bitpos: [13:0]; default: 0;
+         *  This is the content of command. It consists of three parts:
+         *  op_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.
+         *  Byte_num represents the number of bytes that need to be sent or received.
+         *  ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
+         *  structure for more
+         *  Information.
+         */
+        uint32_t command:14;
+        uint32_t reserved_14:17;
+        /** command_done : R/W/SS; bitpos: [31]; default: 0;
+         *  When command is done in I2C Master mode, this bit changes to high
+         *  level.
+         */
+        uint32_t command_done:1;
+    };
+    uint32_t val;
+} i2c_comd_reg_t;
+
+/** Group: Version register */
+/** Type of date register
+ *  Version register
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [31:0]; default: 35656050;
+         *  This is the the version register.
+         */
+        uint32_t date:32;
+    };
+    uint32_t val;
+} i2c_date_reg_t;
+
+
+/** Group: Address register */
+/** Type of txfifo_start_addr register
+ *  I2C TXFIFO base address register
+ */
+typedef union {
+    struct {
+        /** txfifo_start_addr : HRO; bitpos: [31:0]; default: 0;
+         *  This is the I2C txfifo first address.
+         */
+        uint32_t txfifo_start_addr:32;
+    };
+    uint32_t val;
+} i2c_txfifo_start_addr_reg_t;
+
+/** Type of rxfifo_start_addr register
+ *  I2C RXFIFO base address register
+ */
+typedef union {
+    struct {
+        /** rxfifo_start_addr : HRO; bitpos: [31:0]; default: 0;
+         *  This is the I2C rxfifo first address.
+         */
+        uint32_t rxfifo_start_addr:32;
+    };
+    uint32_t val;
+} i2c_rxfifo_start_addr_reg_t;
+
+
+typedef struct i2c_dev_t {
+    volatile i2c_scl_low_period_reg_t scl_low_period;
+    volatile i2c_ctr_reg_t ctr;
+    volatile i2c_sr_reg_t sr;
+    volatile i2c_to_reg_t to;
+    volatile i2c_slave_addr_reg_t slave_addr;
+    volatile i2c_fifo_st_reg_t fifo_st;
+    volatile i2c_fifo_conf_reg_t fifo_conf;
+    volatile i2c_data_reg_t data;
+    volatile i2c_int_raw_reg_t int_raw;
+    volatile i2c_int_clr_reg_t int_clr;
+    volatile i2c_int_ena_reg_t int_ena;
+    volatile i2c_int_status_reg_t int_status;
+    volatile i2c_sda_hold_reg_t sda_hold;
+    volatile i2c_sda_sample_reg_t sda_sample;
+    volatile i2c_scl_high_period_reg_t scl_high_period;
+    uint32_t reserved_03c;
+    volatile i2c_scl_start_hold_reg_t scl_start_hold;
+    volatile i2c_scl_rstart_setup_reg_t scl_rstart_setup;
+    volatile i2c_scl_stop_hold_reg_t scl_stop_hold;
+    volatile i2c_scl_stop_setup_reg_t scl_stop_setup;
+    volatile i2c_filter_cfg_reg_t filter_cfg;
+    volatile i2c_clk_conf_reg_t clk_conf;
+    volatile i2c_comd_reg_t command[8];
+    volatile i2c_scl_st_time_out_reg_t scl_st_time_out;
+    volatile i2c_scl_main_st_time_out_reg_t scl_main_st_time_out;
+    volatile i2c_scl_sp_conf_reg_t scl_sp_conf;
+    volatile i2c_scl_stretch_conf_reg_t scl_stretch_conf;
+    uint32_t reserved_088[28];
+    volatile i2c_date_reg_t date;
+    uint32_t reserved_0fc;
+    volatile i2c_txfifo_start_addr_reg_t txfifo_start_addr;
+    uint32_t reserved_104[31];
+    volatile i2c_rxfifo_start_addr_reg_t rxfifo_start_addr;
+} i2c_dev_t;
+
+extern i2c_dev_t I2C0;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(i2c_dev_t) == 0x184, "Invalid size of i2c_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/i2s_reg.h b/components/soc/esp32c6/include/soc/i2s_reg.h
new file mode 100644
index 0000000000..89fd5eb844
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/i2s_reg.h
@@ -0,0 +1,1294 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** I2S_INT_RAW_REG register
+ *  I2S interrupt raw register, valid in level.
+ */
+#define I2S_INT_RAW_REG(i) (REG_I2S_BASE(i) + 0xc)
+/** I2S_RX_DONE_INT_RAW : RO/WTC/SS; bitpos: [0]; default: 0;
+ *  The raw interrupt status bit  for the i2s_rx_done_int interrupt
+ */
+#define I2S_RX_DONE_INT_RAW    (BIT(0))
+#define I2S_RX_DONE_INT_RAW_M  (I2S_RX_DONE_INT_RAW_V << I2S_RX_DONE_INT_RAW_S)
+#define I2S_RX_DONE_INT_RAW_V  0x00000001U
+#define I2S_RX_DONE_INT_RAW_S  0
+/** I2S_TX_DONE_INT_RAW : RO/WTC/SS; bitpos: [1]; default: 0;
+ *  The raw interrupt status bit  for the i2s_tx_done_int interrupt
+ */
+#define I2S_TX_DONE_INT_RAW    (BIT(1))
+#define I2S_TX_DONE_INT_RAW_M  (I2S_TX_DONE_INT_RAW_V << I2S_TX_DONE_INT_RAW_S)
+#define I2S_TX_DONE_INT_RAW_V  0x00000001U
+#define I2S_TX_DONE_INT_RAW_S  1
+/** I2S_RX_HUNG_INT_RAW : RO/WTC/SS; bitpos: [2]; default: 0;
+ *  The raw interrupt status bit  for the i2s_rx_hung_int interrupt
+ */
+#define I2S_RX_HUNG_INT_RAW    (BIT(2))
+#define I2S_RX_HUNG_INT_RAW_M  (I2S_RX_HUNG_INT_RAW_V << I2S_RX_HUNG_INT_RAW_S)
+#define I2S_RX_HUNG_INT_RAW_V  0x00000001U
+#define I2S_RX_HUNG_INT_RAW_S  2
+/** I2S_TX_HUNG_INT_RAW : RO/WTC/SS; bitpos: [3]; default: 0;
+ *  The raw interrupt status bit  for the i2s_tx_hung_int interrupt
+ */
+#define I2S_TX_HUNG_INT_RAW    (BIT(3))
+#define I2S_TX_HUNG_INT_RAW_M  (I2S_TX_HUNG_INT_RAW_V << I2S_TX_HUNG_INT_RAW_S)
+#define I2S_TX_HUNG_INT_RAW_V  0x00000001U
+#define I2S_TX_HUNG_INT_RAW_S  3
+
+/** I2S_INT_ST_REG register
+ *  I2S interrupt status register.
+ */
+#define I2S_INT_ST_REG(i) (REG_I2S_BASE(i) + 0x10)
+/** I2S_RX_DONE_INT_ST : RO; bitpos: [0]; default: 0;
+ *  The masked interrupt status bit  for the i2s_rx_done_int interrupt
+ */
+#define I2S_RX_DONE_INT_ST    (BIT(0))
+#define I2S_RX_DONE_INT_ST_M  (I2S_RX_DONE_INT_ST_V << I2S_RX_DONE_INT_ST_S)
+#define I2S_RX_DONE_INT_ST_V  0x00000001U
+#define I2S_RX_DONE_INT_ST_S  0
+/** I2S_TX_DONE_INT_ST : RO; bitpos: [1]; default: 0;
+ *  The masked interrupt status bit  for the i2s_tx_done_int interrupt
+ */
+#define I2S_TX_DONE_INT_ST    (BIT(1))
+#define I2S_TX_DONE_INT_ST_M  (I2S_TX_DONE_INT_ST_V << I2S_TX_DONE_INT_ST_S)
+#define I2S_TX_DONE_INT_ST_V  0x00000001U
+#define I2S_TX_DONE_INT_ST_S  1
+/** I2S_RX_HUNG_INT_ST : RO; bitpos: [2]; default: 0;
+ *  The masked interrupt status bit  for the i2s_rx_hung_int interrupt
+ */
+#define I2S_RX_HUNG_INT_ST    (BIT(2))
+#define I2S_RX_HUNG_INT_ST_M  (I2S_RX_HUNG_INT_ST_V << I2S_RX_HUNG_INT_ST_S)
+#define I2S_RX_HUNG_INT_ST_V  0x00000001U
+#define I2S_RX_HUNG_INT_ST_S  2
+/** I2S_TX_HUNG_INT_ST : RO; bitpos: [3]; default: 0;
+ *  The masked interrupt status bit  for the i2s_tx_hung_int interrupt
+ */
+#define I2S_TX_HUNG_INT_ST    (BIT(3))
+#define I2S_TX_HUNG_INT_ST_M  (I2S_TX_HUNG_INT_ST_V << I2S_TX_HUNG_INT_ST_S)
+#define I2S_TX_HUNG_INT_ST_V  0x00000001U
+#define I2S_TX_HUNG_INT_ST_S  3
+
+/** I2S_INT_ENA_REG register
+ *  I2S interrupt enable register.
+ */
+#define I2S_INT_ENA_REG(i) (REG_I2S_BASE(i) + 0x14)
+/** I2S_RX_DONE_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  The interrupt enable bit  for the i2s_rx_done_int interrupt
+ */
+#define I2S_RX_DONE_INT_ENA    (BIT(0))
+#define I2S_RX_DONE_INT_ENA_M  (I2S_RX_DONE_INT_ENA_V << I2S_RX_DONE_INT_ENA_S)
+#define I2S_RX_DONE_INT_ENA_V  0x00000001U
+#define I2S_RX_DONE_INT_ENA_S  0
+/** I2S_TX_DONE_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  The interrupt enable bit  for the i2s_tx_done_int interrupt
+ */
+#define I2S_TX_DONE_INT_ENA    (BIT(1))
+#define I2S_TX_DONE_INT_ENA_M  (I2S_TX_DONE_INT_ENA_V << I2S_TX_DONE_INT_ENA_S)
+#define I2S_TX_DONE_INT_ENA_V  0x00000001U
+#define I2S_TX_DONE_INT_ENA_S  1
+/** I2S_RX_HUNG_INT_ENA : R/W; bitpos: [2]; default: 0;
+ *  The interrupt enable bit  for the i2s_rx_hung_int interrupt
+ */
+#define I2S_RX_HUNG_INT_ENA    (BIT(2))
+#define I2S_RX_HUNG_INT_ENA_M  (I2S_RX_HUNG_INT_ENA_V << I2S_RX_HUNG_INT_ENA_S)
+#define I2S_RX_HUNG_INT_ENA_V  0x00000001U
+#define I2S_RX_HUNG_INT_ENA_S  2
+/** I2S_TX_HUNG_INT_ENA : R/W; bitpos: [3]; default: 0;
+ *  The interrupt enable bit  for the i2s_tx_hung_int interrupt
+ */
+#define I2S_TX_HUNG_INT_ENA    (BIT(3))
+#define I2S_TX_HUNG_INT_ENA_M  (I2S_TX_HUNG_INT_ENA_V << I2S_TX_HUNG_INT_ENA_S)
+#define I2S_TX_HUNG_INT_ENA_V  0x00000001U
+#define I2S_TX_HUNG_INT_ENA_S  3
+
+/** I2S_INT_CLR_REG register
+ *  I2S interrupt clear register.
+ */
+#define I2S_INT_CLR_REG(i) (REG_I2S_BASE(i) + 0x18)
+/** I2S_RX_DONE_INT_CLR : WT; bitpos: [0]; default: 0;
+ *  Set this bit to clear the i2s_rx_done_int interrupt
+ */
+#define I2S_RX_DONE_INT_CLR    (BIT(0))
+#define I2S_RX_DONE_INT_CLR_M  (I2S_RX_DONE_INT_CLR_V << I2S_RX_DONE_INT_CLR_S)
+#define I2S_RX_DONE_INT_CLR_V  0x00000001U
+#define I2S_RX_DONE_INT_CLR_S  0
+/** I2S_TX_DONE_INT_CLR : WT; bitpos: [1]; default: 0;
+ *  Set this bit to clear the i2s_tx_done_int interrupt
+ */
+#define I2S_TX_DONE_INT_CLR    (BIT(1))
+#define I2S_TX_DONE_INT_CLR_M  (I2S_TX_DONE_INT_CLR_V << I2S_TX_DONE_INT_CLR_S)
+#define I2S_TX_DONE_INT_CLR_V  0x00000001U
+#define I2S_TX_DONE_INT_CLR_S  1
+/** I2S_RX_HUNG_INT_CLR : WT; bitpos: [2]; default: 0;
+ *  Set this bit to clear the i2s_rx_hung_int interrupt
+ */
+#define I2S_RX_HUNG_INT_CLR    (BIT(2))
+#define I2S_RX_HUNG_INT_CLR_M  (I2S_RX_HUNG_INT_CLR_V << I2S_RX_HUNG_INT_CLR_S)
+#define I2S_RX_HUNG_INT_CLR_V  0x00000001U
+#define I2S_RX_HUNG_INT_CLR_S  2
+/** I2S_TX_HUNG_INT_CLR : WT; bitpos: [3]; default: 0;
+ *  Set this bit to clear the i2s_tx_hung_int interrupt
+ */
+#define I2S_TX_HUNG_INT_CLR    (BIT(3))
+#define I2S_TX_HUNG_INT_CLR_M  (I2S_TX_HUNG_INT_CLR_V << I2S_TX_HUNG_INT_CLR_S)
+#define I2S_TX_HUNG_INT_CLR_V  0x00000001U
+#define I2S_TX_HUNG_INT_CLR_S  3
+
+/** I2S_RX_CONF_REG register
+ *  I2S RX configure register
+ */
+#define I2S_RX_CONF_REG(i) (REG_I2S_BASE(i) + 0x20)
+/** I2S_RX_RESET : WT; bitpos: [0]; default: 0;
+ *  Set this bit to reset receiver
+ */
+#define I2S_RX_RESET    (BIT(0))
+#define I2S_RX_RESET_M  (I2S_RX_RESET_V << I2S_RX_RESET_S)
+#define I2S_RX_RESET_V  0x00000001U
+#define I2S_RX_RESET_S  0
+/** I2S_RX_FIFO_RESET : WT; bitpos: [1]; default: 0;
+ *  Set this bit to reset Rx AFIFO
+ */
+#define I2S_RX_FIFO_RESET    (BIT(1))
+#define I2S_RX_FIFO_RESET_M  (I2S_RX_FIFO_RESET_V << I2S_RX_FIFO_RESET_S)
+#define I2S_RX_FIFO_RESET_V  0x00000001U
+#define I2S_RX_FIFO_RESET_S  1
+/** I2S_RX_START : R/W/SC; bitpos: [2]; default: 0;
+ *  Set this bit to start receiving data
+ */
+#define I2S_RX_START    (BIT(2))
+#define I2S_RX_START_M  (I2S_RX_START_V << I2S_RX_START_S)
+#define I2S_RX_START_V  0x00000001U
+#define I2S_RX_START_S  2
+/** I2S_RX_SLAVE_MOD : R/W; bitpos: [3]; default: 0;
+ *  Set this bit to enable slave receiver mode
+ */
+#define I2S_RX_SLAVE_MOD    (BIT(3))
+#define I2S_RX_SLAVE_MOD_M  (I2S_RX_SLAVE_MOD_V << I2S_RX_SLAVE_MOD_S)
+#define I2S_RX_SLAVE_MOD_V  0x00000001U
+#define I2S_RX_SLAVE_MOD_S  3
+/** I2S_RX_MONO : R/W; bitpos: [5]; default: 0;
+ *  Set this bit to enable receiver  in mono mode
+ */
+#define I2S_RX_MONO    (BIT(5))
+#define I2S_RX_MONO_M  (I2S_RX_MONO_V << I2S_RX_MONO_S)
+#define I2S_RX_MONO_V  0x00000001U
+#define I2S_RX_MONO_S  5
+/** I2S_RX_BIG_ENDIAN : R/W; bitpos: [7]; default: 0;
+ *  I2S Rx byte endian, 1: low addr value to high addr. 0: low addr with low addr value.
+ */
+#define I2S_RX_BIG_ENDIAN    (BIT(7))
+#define I2S_RX_BIG_ENDIAN_M  (I2S_RX_BIG_ENDIAN_V << I2S_RX_BIG_ENDIAN_S)
+#define I2S_RX_BIG_ENDIAN_V  0x00000001U
+#define I2S_RX_BIG_ENDIAN_S  7
+/** I2S_RX_UPDATE : R/W/SC; bitpos: [8]; default: 0;
+ *  Set 1 to update I2S RX registers from APB clock domain to I2S RX clock domain. This
+ *  bit will be cleared by hardware after update register done.
+ */
+#define I2S_RX_UPDATE    (BIT(8))
+#define I2S_RX_UPDATE_M  (I2S_RX_UPDATE_V << I2S_RX_UPDATE_S)
+#define I2S_RX_UPDATE_V  0x00000001U
+#define I2S_RX_UPDATE_S  8
+/** I2S_RX_MONO_FST_VLD : R/W; bitpos: [9]; default: 1;
+ *  1: The first channel data value is valid in I2S RX mono mode.   0: The second
+ *  channel data value is valid in I2S RX mono mode.
+ */
+#define I2S_RX_MONO_FST_VLD    (BIT(9))
+#define I2S_RX_MONO_FST_VLD_M  (I2S_RX_MONO_FST_VLD_V << I2S_RX_MONO_FST_VLD_S)
+#define I2S_RX_MONO_FST_VLD_V  0x00000001U
+#define I2S_RX_MONO_FST_VLD_S  9
+/** I2S_RX_PCM_CONF : R/W; bitpos: [11:10]; default: 1;
+ *  I2S RX compress/decompress configuration bit. & 0 (atol): A-Law decompress, 1
+ *  (ltoa) : A-Law compress, 2 (utol) : u-Law decompress, 3 (ltou) : u-Law compress. &
+ */
+#define I2S_RX_PCM_CONF    0x00000003U
+#define I2S_RX_PCM_CONF_M  (I2S_RX_PCM_CONF_V << I2S_RX_PCM_CONF_S)
+#define I2S_RX_PCM_CONF_V  0x00000003U
+#define I2S_RX_PCM_CONF_S  10
+/** I2S_RX_PCM_BYPASS : R/W; bitpos: [12]; default: 1;
+ *  Set this bit to bypass Compress/Decompress module for received data.
+ */
+#define I2S_RX_PCM_BYPASS    (BIT(12))
+#define I2S_RX_PCM_BYPASS_M  (I2S_RX_PCM_BYPASS_V << I2S_RX_PCM_BYPASS_S)
+#define I2S_RX_PCM_BYPASS_V  0x00000001U
+#define I2S_RX_PCM_BYPASS_S  12
+/** I2S_RX_STOP_MODE : R/W; bitpos: [14:13]; default: 0;
+ *  0  : I2S Rx only stop when reg_rx_start is cleared.   1: Stop when reg_rx_start is
+ *  0 or in_suc_eof is 1.   2:  Stop I2S RX when reg_rx_start is 0 or RX FIFO is full.
+ */
+#define I2S_RX_STOP_MODE    0x00000003U
+#define I2S_RX_STOP_MODE_M  (I2S_RX_STOP_MODE_V << I2S_RX_STOP_MODE_S)
+#define I2S_RX_STOP_MODE_V  0x00000003U
+#define I2S_RX_STOP_MODE_S  13
+/** I2S_RX_LEFT_ALIGN : R/W; bitpos: [15]; default: 1;
+ *  1: I2S RX left alignment mode. 0: I2S RX right alignment mode.
+ */
+#define I2S_RX_LEFT_ALIGN    (BIT(15))
+#define I2S_RX_LEFT_ALIGN_M  (I2S_RX_LEFT_ALIGN_V << I2S_RX_LEFT_ALIGN_S)
+#define I2S_RX_LEFT_ALIGN_V  0x00000001U
+#define I2S_RX_LEFT_ALIGN_S  15
+/** I2S_RX_24_FILL_EN : R/W; bitpos: [16]; default: 0;
+ *  1: store 24 channel bits to 32 bits. 0:store 24 channel bits to 24 bits.
+ */
+#define I2S_RX_24_FILL_EN    (BIT(16))
+#define I2S_RX_24_FILL_EN_M  (I2S_RX_24_FILL_EN_V << I2S_RX_24_FILL_EN_S)
+#define I2S_RX_24_FILL_EN_V  0x00000001U
+#define I2S_RX_24_FILL_EN_S  16
+/** I2S_RX_WS_IDLE_POL : R/W; bitpos: [17]; default: 0;
+ *  0: WS should be 0 when receiving left channel data, and WS is 1in right channel.
+ *  1: WS should be 1 when receiving left channel data, and WS is 0in right channel.
+ */
+#define I2S_RX_WS_IDLE_POL    (BIT(17))
+#define I2S_RX_WS_IDLE_POL_M  (I2S_RX_WS_IDLE_POL_V << I2S_RX_WS_IDLE_POL_S)
+#define I2S_RX_WS_IDLE_POL_V  0x00000001U
+#define I2S_RX_WS_IDLE_POL_S  17
+/** I2S_RX_BIT_ORDER : R/W; bitpos: [18]; default: 0;
+ *  I2S Rx bit endian. 1:small endian, the LSB is received first. 0:big endian, the MSB
+ *  is received first.
+ */
+#define I2S_RX_BIT_ORDER    (BIT(18))
+#define I2S_RX_BIT_ORDER_M  (I2S_RX_BIT_ORDER_V << I2S_RX_BIT_ORDER_S)
+#define I2S_RX_BIT_ORDER_V  0x00000001U
+#define I2S_RX_BIT_ORDER_S  18
+/** I2S_RX_TDM_EN : R/W; bitpos: [19]; default: 0;
+ *  1: Enable I2S TDM Rx mode . 0: Disable.
+ */
+#define I2S_RX_TDM_EN    (BIT(19))
+#define I2S_RX_TDM_EN_M  (I2S_RX_TDM_EN_V << I2S_RX_TDM_EN_S)
+#define I2S_RX_TDM_EN_V  0x00000001U
+#define I2S_RX_TDM_EN_S  19
+/** I2S_RX_PDM_EN : R/W; bitpos: [20]; default: 0;
+ *  1: Enable I2S PDM Rx mode . 0: Disable.
+ */
+#define I2S_RX_PDM_EN    (BIT(20))
+#define I2S_RX_PDM_EN_M  (I2S_RX_PDM_EN_V << I2S_RX_PDM_EN_S)
+#define I2S_RX_PDM_EN_V  0x00000001U
+#define I2S_RX_PDM_EN_S  20
+
+/** I2S_TX_CONF_REG register
+ *  I2S TX configure register
+ */
+#define I2S_TX_CONF_REG(i) (REG_I2S_BASE(i) + 0x24)
+/** I2S_TX_RESET : WT; bitpos: [0]; default: 0;
+ *  Set this bit to reset transmitter
+ */
+#define I2S_TX_RESET    (BIT(0))
+#define I2S_TX_RESET_M  (I2S_TX_RESET_V << I2S_TX_RESET_S)
+#define I2S_TX_RESET_V  0x00000001U
+#define I2S_TX_RESET_S  0
+/** I2S_TX_FIFO_RESET : WT; bitpos: [1]; default: 0;
+ *  Set this bit to reset Tx AFIFO
+ */
+#define I2S_TX_FIFO_RESET    (BIT(1))
+#define I2S_TX_FIFO_RESET_M  (I2S_TX_FIFO_RESET_V << I2S_TX_FIFO_RESET_S)
+#define I2S_TX_FIFO_RESET_V  0x00000001U
+#define I2S_TX_FIFO_RESET_S  1
+/** I2S_TX_START : R/W/SC; bitpos: [2]; default: 0;
+ *  Set this bit to start transmitting data
+ */
+#define I2S_TX_START    (BIT(2))
+#define I2S_TX_START_M  (I2S_TX_START_V << I2S_TX_START_S)
+#define I2S_TX_START_V  0x00000001U
+#define I2S_TX_START_S  2
+/** I2S_TX_SLAVE_MOD : R/W; bitpos: [3]; default: 0;
+ *  Set this bit to enable slave transmitter mode
+ */
+#define I2S_TX_SLAVE_MOD    (BIT(3))
+#define I2S_TX_SLAVE_MOD_M  (I2S_TX_SLAVE_MOD_V << I2S_TX_SLAVE_MOD_S)
+#define I2S_TX_SLAVE_MOD_V  0x00000001U
+#define I2S_TX_SLAVE_MOD_S  3
+/** I2S_TX_MONO : R/W; bitpos: [5]; default: 0;
+ *  Set this bit to enable transmitter in mono mode
+ */
+#define I2S_TX_MONO    (BIT(5))
+#define I2S_TX_MONO_M  (I2S_TX_MONO_V << I2S_TX_MONO_S)
+#define I2S_TX_MONO_V  0x00000001U
+#define I2S_TX_MONO_S  5
+/** I2S_TX_CHAN_EQUAL : R/W; bitpos: [6]; default: 0;
+ *  1: The value of Left channel data is equal to the value of right channel data in
+ *  I2S TX mono mode or TDM channel select mode. 0: The invalid channel data is
+ *  reg_i2s_single_data in I2S TX mono mode or TDM channel select mode.
+ */
+#define I2S_TX_CHAN_EQUAL    (BIT(6))
+#define I2S_TX_CHAN_EQUAL_M  (I2S_TX_CHAN_EQUAL_V << I2S_TX_CHAN_EQUAL_S)
+#define I2S_TX_CHAN_EQUAL_V  0x00000001U
+#define I2S_TX_CHAN_EQUAL_S  6
+/** I2S_TX_BIG_ENDIAN : R/W; bitpos: [7]; default: 0;
+ *  I2S Tx byte endian, 1: low addr value to high addr.  0: low addr with low addr
+ *  value.
+ */
+#define I2S_TX_BIG_ENDIAN    (BIT(7))
+#define I2S_TX_BIG_ENDIAN_M  (I2S_TX_BIG_ENDIAN_V << I2S_TX_BIG_ENDIAN_S)
+#define I2S_TX_BIG_ENDIAN_V  0x00000001U
+#define I2S_TX_BIG_ENDIAN_S  7
+/** I2S_TX_UPDATE : R/W/SC; bitpos: [8]; default: 0;
+ *  Set 1 to update I2S TX registers from APB clock domain to I2S TX clock domain. This
+ *  bit will be cleared by hardware after update register done.
+ */
+#define I2S_TX_UPDATE    (BIT(8))
+#define I2S_TX_UPDATE_M  (I2S_TX_UPDATE_V << I2S_TX_UPDATE_S)
+#define I2S_TX_UPDATE_V  0x00000001U
+#define I2S_TX_UPDATE_S  8
+/** I2S_TX_MONO_FST_VLD : R/W; bitpos: [9]; default: 1;
+ *  1: The first channel data value is valid in I2S TX mono mode.   0: The second
+ *  channel data value is valid in I2S TX mono mode.
+ */
+#define I2S_TX_MONO_FST_VLD    (BIT(9))
+#define I2S_TX_MONO_FST_VLD_M  (I2S_TX_MONO_FST_VLD_V << I2S_TX_MONO_FST_VLD_S)
+#define I2S_TX_MONO_FST_VLD_V  0x00000001U
+#define I2S_TX_MONO_FST_VLD_S  9
+/** I2S_TX_PCM_CONF : R/W; bitpos: [11:10]; default: 0;
+ *  I2S TX compress/decompress configuration bit. & 0 (atol): A-Law decompress, 1
+ *  (ltoa) : A-Law compress, 2 (utol) : u-Law decompress, 3 (ltou) : u-Law compress. &
+ */
+#define I2S_TX_PCM_CONF    0x00000003U
+#define I2S_TX_PCM_CONF_M  (I2S_TX_PCM_CONF_V << I2S_TX_PCM_CONF_S)
+#define I2S_TX_PCM_CONF_V  0x00000003U
+#define I2S_TX_PCM_CONF_S  10
+/** I2S_TX_PCM_BYPASS : R/W; bitpos: [12]; default: 1;
+ *  Set this bit to bypass  Compress/Decompress module for transmitted data.
+ */
+#define I2S_TX_PCM_BYPASS    (BIT(12))
+#define I2S_TX_PCM_BYPASS_M  (I2S_TX_PCM_BYPASS_V << I2S_TX_PCM_BYPASS_S)
+#define I2S_TX_PCM_BYPASS_V  0x00000001U
+#define I2S_TX_PCM_BYPASS_S  12
+/** I2S_TX_STOP_EN : R/W; bitpos: [13]; default: 1;
+ *  Set this bit to stop disable output BCK signal and WS signal when tx FIFO is emtpy
+ */
+#define I2S_TX_STOP_EN    (BIT(13))
+#define I2S_TX_STOP_EN_M  (I2S_TX_STOP_EN_V << I2S_TX_STOP_EN_S)
+#define I2S_TX_STOP_EN_V  0x00000001U
+#define I2S_TX_STOP_EN_S  13
+/** I2S_TX_LEFT_ALIGN : R/W; bitpos: [15]; default: 1;
+ *  1: I2S TX left alignment mode. 0: I2S TX right alignment mode.
+ */
+#define I2S_TX_LEFT_ALIGN    (BIT(15))
+#define I2S_TX_LEFT_ALIGN_M  (I2S_TX_LEFT_ALIGN_V << I2S_TX_LEFT_ALIGN_S)
+#define I2S_TX_LEFT_ALIGN_V  0x00000001U
+#define I2S_TX_LEFT_ALIGN_S  15
+/** I2S_TX_24_FILL_EN : R/W; bitpos: [16]; default: 0;
+ *  1: Sent 32 bits in 24 channel bits mode. 0: Sent 24 bits in 24 channel bits mode
+ */
+#define I2S_TX_24_FILL_EN    (BIT(16))
+#define I2S_TX_24_FILL_EN_M  (I2S_TX_24_FILL_EN_V << I2S_TX_24_FILL_EN_S)
+#define I2S_TX_24_FILL_EN_V  0x00000001U
+#define I2S_TX_24_FILL_EN_S  16
+/** I2S_TX_WS_IDLE_POL : R/W; bitpos: [17]; default: 0;
+ *  0: WS should be 0 when sending left channel data, and WS is 1in right channel.  1:
+ *  WS should be 1 when sending left channel data, and WS is 0in right channel.
+ */
+#define I2S_TX_WS_IDLE_POL    (BIT(17))
+#define I2S_TX_WS_IDLE_POL_M  (I2S_TX_WS_IDLE_POL_V << I2S_TX_WS_IDLE_POL_S)
+#define I2S_TX_WS_IDLE_POL_V  0x00000001U
+#define I2S_TX_WS_IDLE_POL_S  17
+/** I2S_TX_BIT_ORDER : R/W; bitpos: [18]; default: 0;
+ *  I2S Tx bit endian. 1:small endian, the LSB is sent first. 0:big endian, the MSB is
+ *  sent first.
+ */
+#define I2S_TX_BIT_ORDER    (BIT(18))
+#define I2S_TX_BIT_ORDER_M  (I2S_TX_BIT_ORDER_V << I2S_TX_BIT_ORDER_S)
+#define I2S_TX_BIT_ORDER_V  0x00000001U
+#define I2S_TX_BIT_ORDER_S  18
+/** I2S_TX_TDM_EN : R/W; bitpos: [19]; default: 0;
+ *  1: Enable I2S TDM Tx mode . 0: Disable.
+ */
+#define I2S_TX_TDM_EN    (BIT(19))
+#define I2S_TX_TDM_EN_M  (I2S_TX_TDM_EN_V << I2S_TX_TDM_EN_S)
+#define I2S_TX_TDM_EN_V  0x00000001U
+#define I2S_TX_TDM_EN_S  19
+/** I2S_TX_PDM_EN : R/W; bitpos: [20]; default: 0;
+ *  1: Enable I2S PDM Tx mode . 0: Disable.
+ */
+#define I2S_TX_PDM_EN    (BIT(20))
+#define I2S_TX_PDM_EN_M  (I2S_TX_PDM_EN_V << I2S_TX_PDM_EN_S)
+#define I2S_TX_PDM_EN_V  0x00000001U
+#define I2S_TX_PDM_EN_S  20
+/** I2S_TX_CHAN_MOD : R/W; bitpos: [26:24]; default: 0;
+ *  I2S transmitter channel mode configuration bits.
+ */
+#define I2S_TX_CHAN_MOD    0x00000007U
+#define I2S_TX_CHAN_MOD_M  (I2S_TX_CHAN_MOD_V << I2S_TX_CHAN_MOD_S)
+#define I2S_TX_CHAN_MOD_V  0x00000007U
+#define I2S_TX_CHAN_MOD_S  24
+/** I2S_SIG_LOOPBACK : R/W; bitpos: [27]; default: 0;
+ *  Enable signal loop back mode with transmitter module and receiver module sharing
+ *  the same WS and BCK signals.
+ */
+#define I2S_SIG_LOOPBACK    (BIT(27))
+#define I2S_SIG_LOOPBACK_M  (I2S_SIG_LOOPBACK_V << I2S_SIG_LOOPBACK_S)
+#define I2S_SIG_LOOPBACK_V  0x00000001U
+#define I2S_SIG_LOOPBACK_S  27
+
+/** I2S_RX_CONF1_REG register
+ *  I2S RX configure register 1
+ */
+#define I2S_RX_CONF1_REG(i) (REG_I2S_BASE(i) + 0x28)
+/** I2S_RX_TDM_WS_WIDTH : R/W; bitpos: [6:0]; default: 0;
+ *  The width of rx_ws_out in TDM mode is (I2S_RX_TDM_WS_WIDTH[6:0] +1) * T_bck
+ */
+#define I2S_RX_TDM_WS_WIDTH    0x0000007FU
+#define I2S_RX_TDM_WS_WIDTH_M  (I2S_RX_TDM_WS_WIDTH_V << I2S_RX_TDM_WS_WIDTH_S)
+#define I2S_RX_TDM_WS_WIDTH_V  0x0000007FU
+#define I2S_RX_TDM_WS_WIDTH_S  0
+/** I2S_RX_BCK_DIV_NUM : R/W; bitpos: [12:7]; default: 6;
+ *  Bit clock configuration bits in receiver mode.
+ */
+#define I2S_RX_BCK_DIV_NUM    0x0000003FU
+#define I2S_RX_BCK_DIV_NUM_M  (I2S_RX_BCK_DIV_NUM_V << I2S_RX_BCK_DIV_NUM_S)
+#define I2S_RX_BCK_DIV_NUM_V  0x0000003FU
+#define I2S_RX_BCK_DIV_NUM_S  7
+/** I2S_RX_BITS_MOD : R/W; bitpos: [17:13]; default: 15;
+ *  Set the bits to configure the valid data bit length of I2S receiver channel. 7: all
+ *  the valid channel data is in 8-bit-mode. 15: all the valid channel data is in
+ *  16-bit-mode. 23: all the valid channel data is in 24-bit-mode. 31:all the valid
+ *  channel data is in 32-bit-mode.
+ */
+#define I2S_RX_BITS_MOD    0x0000001FU
+#define I2S_RX_BITS_MOD_M  (I2S_RX_BITS_MOD_V << I2S_RX_BITS_MOD_S)
+#define I2S_RX_BITS_MOD_V  0x0000001FU
+#define I2S_RX_BITS_MOD_S  13
+/** I2S_RX_HALF_SAMPLE_BITS : R/W; bitpos: [23:18]; default: 15;
+ *  I2S Rx half sample bits -1.
+ */
+#define I2S_RX_HALF_SAMPLE_BITS    0x0000003FU
+#define I2S_RX_HALF_SAMPLE_BITS_M  (I2S_RX_HALF_SAMPLE_BITS_V << I2S_RX_HALF_SAMPLE_BITS_S)
+#define I2S_RX_HALF_SAMPLE_BITS_V  0x0000003FU
+#define I2S_RX_HALF_SAMPLE_BITS_S  18
+/** I2S_RX_TDM_CHAN_BITS : R/W; bitpos: [28:24]; default: 15;
+ *  The Rx bit number for each channel minus 1in TDM mode.
+ */
+#define I2S_RX_TDM_CHAN_BITS    0x0000001FU
+#define I2S_RX_TDM_CHAN_BITS_M  (I2S_RX_TDM_CHAN_BITS_V << I2S_RX_TDM_CHAN_BITS_S)
+#define I2S_RX_TDM_CHAN_BITS_V  0x0000001FU
+#define I2S_RX_TDM_CHAN_BITS_S  24
+/** I2S_RX_MSB_SHIFT : R/W; bitpos: [29]; default: 1;
+ *  Set this bit to enable receiver in Phillips standard mode
+ */
+#define I2S_RX_MSB_SHIFT    (BIT(29))
+#define I2S_RX_MSB_SHIFT_M  (I2S_RX_MSB_SHIFT_V << I2S_RX_MSB_SHIFT_S)
+#define I2S_RX_MSB_SHIFT_V  0x00000001U
+#define I2S_RX_MSB_SHIFT_S  29
+
+/** I2S_TX_CONF1_REG register
+ *  I2S TX configure register 1
+ */
+#define I2S_TX_CONF1_REG(i) (REG_I2S_BASE(i) + 0x2c)
+/** I2S_TX_TDM_WS_WIDTH : R/W; bitpos: [6:0]; default: 0;
+ *  The width of tx_ws_out in TDM mode is (I2S_TX_TDM_WS_WIDTH[6:0] +1) * T_bck
+ */
+#define I2S_TX_TDM_WS_WIDTH    0x0000007FU
+#define I2S_TX_TDM_WS_WIDTH_M  (I2S_TX_TDM_WS_WIDTH_V << I2S_TX_TDM_WS_WIDTH_S)
+#define I2S_TX_TDM_WS_WIDTH_V  0x0000007FU
+#define I2S_TX_TDM_WS_WIDTH_S  0
+/** I2S_TX_BCK_DIV_NUM : R/W; bitpos: [12:7]; default: 6;
+ *  Bit clock configuration bits in transmitter mode.
+ */
+#define I2S_TX_BCK_DIV_NUM    0x0000003FU
+#define I2S_TX_BCK_DIV_NUM_M  (I2S_TX_BCK_DIV_NUM_V << I2S_TX_BCK_DIV_NUM_S)
+#define I2S_TX_BCK_DIV_NUM_V  0x0000003FU
+#define I2S_TX_BCK_DIV_NUM_S  7
+/** I2S_TX_BITS_MOD : R/W; bitpos: [17:13]; default: 15;
+ *  Set the bits to configure the valid data bit length of I2S transmitter channel. 7:
+ *  all the valid channel data is in 8-bit-mode. 15: all the valid channel data is in
+ *  16-bit-mode. 23: all the valid channel data is in 24-bit-mode. 31:all the valid
+ *  channel data is in 32-bit-mode.
+ */
+#define I2S_TX_BITS_MOD    0x0000001FU
+#define I2S_TX_BITS_MOD_M  (I2S_TX_BITS_MOD_V << I2S_TX_BITS_MOD_S)
+#define I2S_TX_BITS_MOD_V  0x0000001FU
+#define I2S_TX_BITS_MOD_S  13
+/** I2S_TX_HALF_SAMPLE_BITS : R/W; bitpos: [23:18]; default: 15;
+ *  I2S Tx half sample bits -1.
+ */
+#define I2S_TX_HALF_SAMPLE_BITS    0x0000003FU
+#define I2S_TX_HALF_SAMPLE_BITS_M  (I2S_TX_HALF_SAMPLE_BITS_V << I2S_TX_HALF_SAMPLE_BITS_S)
+#define I2S_TX_HALF_SAMPLE_BITS_V  0x0000003FU
+#define I2S_TX_HALF_SAMPLE_BITS_S  18
+/** I2S_TX_TDM_CHAN_BITS : R/W; bitpos: [28:24]; default: 15;
+ *  The Tx bit number for each channel minus 1in TDM mode.
+ */
+#define I2S_TX_TDM_CHAN_BITS    0x0000001FU
+#define I2S_TX_TDM_CHAN_BITS_M  (I2S_TX_TDM_CHAN_BITS_V << I2S_TX_TDM_CHAN_BITS_S)
+#define I2S_TX_TDM_CHAN_BITS_V  0x0000001FU
+#define I2S_TX_TDM_CHAN_BITS_S  24
+/** I2S_TX_MSB_SHIFT : R/W; bitpos: [29]; default: 1;
+ *  Set this bit to enable transmitter in Phillips standard mode
+ */
+#define I2S_TX_MSB_SHIFT    (BIT(29))
+#define I2S_TX_MSB_SHIFT_M  (I2S_TX_MSB_SHIFT_V << I2S_TX_MSB_SHIFT_S)
+#define I2S_TX_MSB_SHIFT_V  0x00000001U
+#define I2S_TX_MSB_SHIFT_S  29
+/** I2S_TX_BCK_NO_DLY : R/W; bitpos: [30]; default: 1;
+ *  1: BCK is not delayed to generate pos/neg edge in master mode. 0: BCK is delayed to
+ *  generate pos/neg edge in master mode.
+ */
+#define I2S_TX_BCK_NO_DLY    (BIT(30))
+#define I2S_TX_BCK_NO_DLY_M  (I2S_TX_BCK_NO_DLY_V << I2S_TX_BCK_NO_DLY_S)
+#define I2S_TX_BCK_NO_DLY_V  0x00000001U
+#define I2S_TX_BCK_NO_DLY_S  30
+
+/** I2S_RX_CLKM_CONF_REG register
+ *  I2S RX clock configure register
+ */
+#define I2S_RX_CLKM_CONF_REG(i) (REG_I2S_BASE(i) + 0x30)
+/** I2S_RX_CLKM_DIV_NUM : R/W; bitpos: [7:0]; default: 2;
+ *  Integral I2S clock divider value
+ */
+#define I2S_RX_CLKM_DIV_NUM    0x000000FFU
+#define I2S_RX_CLKM_DIV_NUM_M  (I2S_RX_CLKM_DIV_NUM_V << I2S_RX_CLKM_DIV_NUM_S)
+#define I2S_RX_CLKM_DIV_NUM_V  0x000000FFU
+#define I2S_RX_CLKM_DIV_NUM_S  0
+/** I2S_RX_CLK_ACTIVE : R/W; bitpos: [26]; default: 0;
+ *  I2S Rx module clock enable signal.
+ */
+#define I2S_RX_CLK_ACTIVE    (BIT(26))
+#define I2S_RX_CLK_ACTIVE_M  (I2S_RX_CLK_ACTIVE_V << I2S_RX_CLK_ACTIVE_S)
+#define I2S_RX_CLK_ACTIVE_V  0x00000001U
+#define I2S_RX_CLK_ACTIVE_S  26
+/** I2S_RX_CLK_SEL : R/W; bitpos: [28:27]; default: 0;
+ *  Select I2S Rx module source clock. 0: no clock. 1: APLL. 2: CLK160. 3: I2S_MCLK_in.
+ */
+#define I2S_RX_CLK_SEL    0x00000003U
+#define I2S_RX_CLK_SEL_M  (I2S_RX_CLK_SEL_V << I2S_RX_CLK_SEL_S)
+#define I2S_RX_CLK_SEL_V  0x00000003U
+#define I2S_RX_CLK_SEL_S  27
+/** I2S_MCLK_SEL : R/W; bitpos: [29]; default: 0;
+ *  0: UseI2S Tx module clock as I2S_MCLK_OUT.  1: UseI2S Rx module clock as
+ *  I2S_MCLK_OUT.
+ */
+#define I2S_MCLK_SEL    (BIT(29))
+#define I2S_MCLK_SEL_M  (I2S_MCLK_SEL_V << I2S_MCLK_SEL_S)
+#define I2S_MCLK_SEL_V  0x00000001U
+#define I2S_MCLK_SEL_S  29
+
+/** I2S_TX_CLKM_CONF_REG register
+ *  I2S TX clock configure register
+ */
+#define I2S_TX_CLKM_CONF_REG(i) (REG_I2S_BASE(i) + 0x34)
+/** I2S_TX_CLKM_DIV_NUM : R/W; bitpos: [7:0]; default: 2;
+ *  Integral I2S TX clock divider value. f_I2S_CLK = f_I2S_CLK_S/(N+b/a). There will be
+ *  (a-b) * n-div and b * (n+1)-div.  So the average combination will be:  for b <=
+ *  a/2, z * [x * n-div + (n+1)-div] + y * n-div. For b > a/2, z * [n-div + x *
+ *  (n+1)-div] + y * (n+1)-div.
+ */
+#define I2S_TX_CLKM_DIV_NUM    0x000000FFU
+#define I2S_TX_CLKM_DIV_NUM_M  (I2S_TX_CLKM_DIV_NUM_V << I2S_TX_CLKM_DIV_NUM_S)
+#define I2S_TX_CLKM_DIV_NUM_V  0x000000FFU
+#define I2S_TX_CLKM_DIV_NUM_S  0
+/** I2S_TX_CLK_ACTIVE : R/W; bitpos: [26]; default: 0;
+ *  I2S Tx module clock enable signal.
+ */
+#define I2S_TX_CLK_ACTIVE    (BIT(26))
+#define I2S_TX_CLK_ACTIVE_M  (I2S_TX_CLK_ACTIVE_V << I2S_TX_CLK_ACTIVE_S)
+#define I2S_TX_CLK_ACTIVE_V  0x00000001U
+#define I2S_TX_CLK_ACTIVE_S  26
+/** I2S_TX_CLK_SEL : R/W; bitpos: [28:27]; default: 0;
+ *  Select I2S Tx module source clock. 0: XTAL clock. 1: APLL. 2: CLK160. 3:
+ *  I2S_MCLK_in.
+ */
+#define I2S_TX_CLK_SEL    0x00000003U
+#define I2S_TX_CLK_SEL_M  (I2S_TX_CLK_SEL_V << I2S_TX_CLK_SEL_S)
+#define I2S_TX_CLK_SEL_V  0x00000003U
+#define I2S_TX_CLK_SEL_S  27
+/** I2S_CLK_EN : R/W; bitpos: [29]; default: 0;
+ *  Set this bit to enable clk gate
+ */
+#define I2S_CLK_EN    (BIT(29))
+#define I2S_CLK_EN_M  (I2S_CLK_EN_V << I2S_CLK_EN_S)
+#define I2S_CLK_EN_V  0x00000001U
+#define I2S_CLK_EN_S  29
+
+/** I2S_RX_CLKM_DIV_CONF_REG register
+ *  I2S RX module clock divider configure register
+ */
+#define I2S_RX_CLKM_DIV_CONF_REG(i) (REG_I2S_BASE(i) + 0x38)
+/** I2S_RX_CLKM_DIV_Z : R/W; bitpos: [8:0]; default: 0;
+ *  For b <= a/2, the value of I2S_RX_CLKM_DIV_Z is b. For b > a/2, the value of
+ *  I2S_RX_CLKM_DIV_Z is (a-b).
+ */
+#define I2S_RX_CLKM_DIV_Z    0x000001FFU
+#define I2S_RX_CLKM_DIV_Z_M  (I2S_RX_CLKM_DIV_Z_V << I2S_RX_CLKM_DIV_Z_S)
+#define I2S_RX_CLKM_DIV_Z_V  0x000001FFU
+#define I2S_RX_CLKM_DIV_Z_S  0
+/** I2S_RX_CLKM_DIV_Y : R/W; bitpos: [17:9]; default: 1;
+ *  For b <= a/2, the value of I2S_RX_CLKM_DIV_Y is (a%b) . For b > a/2, the value of
+ *  I2S_RX_CLKM_DIV_Y is (a%(a-b)).
+ */
+#define I2S_RX_CLKM_DIV_Y    0x000001FFU
+#define I2S_RX_CLKM_DIV_Y_M  (I2S_RX_CLKM_DIV_Y_V << I2S_RX_CLKM_DIV_Y_S)
+#define I2S_RX_CLKM_DIV_Y_V  0x000001FFU
+#define I2S_RX_CLKM_DIV_Y_S  9
+/** I2S_RX_CLKM_DIV_X : R/W; bitpos: [26:18]; default: 0;
+ *  For b <= a/2, the value of I2S_RX_CLKM_DIV_X is (a/b) - 1. For b > a/2, the value
+ *  of I2S_RX_CLKM_DIV_X is (a/(a-b)) - 1.
+ */
+#define I2S_RX_CLKM_DIV_X    0x000001FFU
+#define I2S_RX_CLKM_DIV_X_M  (I2S_RX_CLKM_DIV_X_V << I2S_RX_CLKM_DIV_X_S)
+#define I2S_RX_CLKM_DIV_X_V  0x000001FFU
+#define I2S_RX_CLKM_DIV_X_S  18
+/** I2S_RX_CLKM_DIV_YN1 : R/W; bitpos: [27]; default: 0;
+ *  For b <= a/2, the value of I2S_RX_CLKM_DIV_YN1 is 0 . For b > a/2, the value of
+ *  I2S_RX_CLKM_DIV_YN1 is 1.
+ */
+#define I2S_RX_CLKM_DIV_YN1    (BIT(27))
+#define I2S_RX_CLKM_DIV_YN1_M  (I2S_RX_CLKM_DIV_YN1_V << I2S_RX_CLKM_DIV_YN1_S)
+#define I2S_RX_CLKM_DIV_YN1_V  0x00000001U
+#define I2S_RX_CLKM_DIV_YN1_S  27
+
+/** I2S_TX_CLKM_DIV_CONF_REG register
+ *  I2S TX module clock divider configure register
+ */
+#define I2S_TX_CLKM_DIV_CONF_REG(i) (REG_I2S_BASE(i) + 0x3c)
+/** I2S_TX_CLKM_DIV_Z : R/W; bitpos: [8:0]; default: 0;
+ *  For b <= a/2, the value of I2S_TX_CLKM_DIV_Z is b. For b > a/2, the value of
+ *  I2S_TX_CLKM_DIV_Z is (a-b).
+ */
+#define I2S_TX_CLKM_DIV_Z    0x000001FFU
+#define I2S_TX_CLKM_DIV_Z_M  (I2S_TX_CLKM_DIV_Z_V << I2S_TX_CLKM_DIV_Z_S)
+#define I2S_TX_CLKM_DIV_Z_V  0x000001FFU
+#define I2S_TX_CLKM_DIV_Z_S  0
+/** I2S_TX_CLKM_DIV_Y : R/W; bitpos: [17:9]; default: 1;
+ *  For b <= a/2, the value of I2S_TX_CLKM_DIV_Y is (a%b) . For b > a/2, the value of
+ *  I2S_TX_CLKM_DIV_Y is (a%(a-b)).
+ */
+#define I2S_TX_CLKM_DIV_Y    0x000001FFU
+#define I2S_TX_CLKM_DIV_Y_M  (I2S_TX_CLKM_DIV_Y_V << I2S_TX_CLKM_DIV_Y_S)
+#define I2S_TX_CLKM_DIV_Y_V  0x000001FFU
+#define I2S_TX_CLKM_DIV_Y_S  9
+/** I2S_TX_CLKM_DIV_X : R/W; bitpos: [26:18]; default: 0;
+ *  For b <= a/2, the value of I2S_TX_CLKM_DIV_X is (a/b) - 1. For b > a/2, the value
+ *  of I2S_TX_CLKM_DIV_X is (a/(a-b)) - 1.
+ */
+#define I2S_TX_CLKM_DIV_X    0x000001FFU
+#define I2S_TX_CLKM_DIV_X_M  (I2S_TX_CLKM_DIV_X_V << I2S_TX_CLKM_DIV_X_S)
+#define I2S_TX_CLKM_DIV_X_V  0x000001FFU
+#define I2S_TX_CLKM_DIV_X_S  18
+/** I2S_TX_CLKM_DIV_YN1 : R/W; bitpos: [27]; default: 0;
+ *  For b <= a/2, the value of I2S_TX_CLKM_DIV_YN1 is 0 . For b > a/2, the value of
+ *  I2S_TX_CLKM_DIV_YN1 is 1.
+ */
+#define I2S_TX_CLKM_DIV_YN1    (BIT(27))
+#define I2S_TX_CLKM_DIV_YN1_M  (I2S_TX_CLKM_DIV_YN1_V << I2S_TX_CLKM_DIV_YN1_S)
+#define I2S_TX_CLKM_DIV_YN1_V  0x00000001U
+#define I2S_TX_CLKM_DIV_YN1_S  27
+
+/** I2S_TX_PCM2PDM_CONF_REG register
+ *  I2S TX PCM2PDM configuration register
+ */
+#define I2S_TX_PCM2PDM_CONF_REG(i) (REG_I2S_BASE(i) + 0x40)
+/** I2S_TX_PDM_HP_BYPASS : R/W; bitpos: [0]; default: 0;
+ *  I2S TX PDM bypass hp filter or not. The option has been removed.
+ */
+#define I2S_TX_PDM_HP_BYPASS    (BIT(0))
+#define I2S_TX_PDM_HP_BYPASS_M  (I2S_TX_PDM_HP_BYPASS_V << I2S_TX_PDM_HP_BYPASS_S)
+#define I2S_TX_PDM_HP_BYPASS_V  0x00000001U
+#define I2S_TX_PDM_HP_BYPASS_S  0
+/** I2S_TX_PDM_SINC_OSR2 : R/W; bitpos: [4:1]; default: 2;
+ *  I2S TX PDM OSR2 value
+ */
+#define I2S_TX_PDM_SINC_OSR2    0x0000000FU
+#define I2S_TX_PDM_SINC_OSR2_M  (I2S_TX_PDM_SINC_OSR2_V << I2S_TX_PDM_SINC_OSR2_S)
+#define I2S_TX_PDM_SINC_OSR2_V  0x0000000FU
+#define I2S_TX_PDM_SINC_OSR2_S  1
+/** I2S_TX_PDM_PRESCALE : R/W; bitpos: [12:5]; default: 0;
+ *  I2S TX PDM prescale for sigmadelta
+ */
+#define I2S_TX_PDM_PRESCALE    0x000000FFU
+#define I2S_TX_PDM_PRESCALE_M  (I2S_TX_PDM_PRESCALE_V << I2S_TX_PDM_PRESCALE_S)
+#define I2S_TX_PDM_PRESCALE_V  0x000000FFU
+#define I2S_TX_PDM_PRESCALE_S  5
+/** I2S_TX_PDM_HP_IN_SHIFT : R/W; bitpos: [14:13]; default: 1;
+ *  I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4
+ */
+#define I2S_TX_PDM_HP_IN_SHIFT    0x00000003U
+#define I2S_TX_PDM_HP_IN_SHIFT_M  (I2S_TX_PDM_HP_IN_SHIFT_V << I2S_TX_PDM_HP_IN_SHIFT_S)
+#define I2S_TX_PDM_HP_IN_SHIFT_V  0x00000003U
+#define I2S_TX_PDM_HP_IN_SHIFT_S  13
+/** I2S_TX_PDM_LP_IN_SHIFT : R/W; bitpos: [16:15]; default: 1;
+ *  I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4
+ */
+#define I2S_TX_PDM_LP_IN_SHIFT    0x00000003U
+#define I2S_TX_PDM_LP_IN_SHIFT_M  (I2S_TX_PDM_LP_IN_SHIFT_V << I2S_TX_PDM_LP_IN_SHIFT_S)
+#define I2S_TX_PDM_LP_IN_SHIFT_V  0x00000003U
+#define I2S_TX_PDM_LP_IN_SHIFT_S  15
+/** I2S_TX_PDM_SINC_IN_SHIFT : R/W; bitpos: [18:17]; default: 1;
+ *  I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4
+ */
+#define I2S_TX_PDM_SINC_IN_SHIFT    0x00000003U
+#define I2S_TX_PDM_SINC_IN_SHIFT_M  (I2S_TX_PDM_SINC_IN_SHIFT_V << I2S_TX_PDM_SINC_IN_SHIFT_S)
+#define I2S_TX_PDM_SINC_IN_SHIFT_V  0x00000003U
+#define I2S_TX_PDM_SINC_IN_SHIFT_S  17
+/** I2S_TX_PDM_SIGMADELTA_IN_SHIFT : R/W; bitpos: [20:19]; default: 1;
+ *  I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4
+ */
+#define I2S_TX_PDM_SIGMADELTA_IN_SHIFT    0x00000003U
+#define I2S_TX_PDM_SIGMADELTA_IN_SHIFT_M  (I2S_TX_PDM_SIGMADELTA_IN_SHIFT_V << I2S_TX_PDM_SIGMADELTA_IN_SHIFT_S)
+#define I2S_TX_PDM_SIGMADELTA_IN_SHIFT_V  0x00000003U
+#define I2S_TX_PDM_SIGMADELTA_IN_SHIFT_S  19
+/** I2S_TX_PDM_SIGMADELTA_DITHER2 : R/W; bitpos: [21]; default: 0;
+ *  I2S TX PDM sigmadelta dither2 value
+ */
+#define I2S_TX_PDM_SIGMADELTA_DITHER2    (BIT(21))
+#define I2S_TX_PDM_SIGMADELTA_DITHER2_M  (I2S_TX_PDM_SIGMADELTA_DITHER2_V << I2S_TX_PDM_SIGMADELTA_DITHER2_S)
+#define I2S_TX_PDM_SIGMADELTA_DITHER2_V  0x00000001U
+#define I2S_TX_PDM_SIGMADELTA_DITHER2_S  21
+/** I2S_TX_PDM_SIGMADELTA_DITHER : R/W; bitpos: [22]; default: 1;
+ *  I2S TX PDM sigmadelta dither value
+ */
+#define I2S_TX_PDM_SIGMADELTA_DITHER    (BIT(22))
+#define I2S_TX_PDM_SIGMADELTA_DITHER_M  (I2S_TX_PDM_SIGMADELTA_DITHER_V << I2S_TX_PDM_SIGMADELTA_DITHER_S)
+#define I2S_TX_PDM_SIGMADELTA_DITHER_V  0x00000001U
+#define I2S_TX_PDM_SIGMADELTA_DITHER_S  22
+/** I2S_TX_PDM_DAC_2OUT_EN : R/W; bitpos: [23]; default: 0;
+ *  I2S TX PDM dac mode enable
+ */
+#define I2S_TX_PDM_DAC_2OUT_EN    (BIT(23))
+#define I2S_TX_PDM_DAC_2OUT_EN_M  (I2S_TX_PDM_DAC_2OUT_EN_V << I2S_TX_PDM_DAC_2OUT_EN_S)
+#define I2S_TX_PDM_DAC_2OUT_EN_V  0x00000001U
+#define I2S_TX_PDM_DAC_2OUT_EN_S  23
+/** I2S_TX_PDM_DAC_MODE_EN : R/W; bitpos: [24]; default: 0;
+ *  I2S TX PDM dac 2channel enable
+ */
+#define I2S_TX_PDM_DAC_MODE_EN    (BIT(24))
+#define I2S_TX_PDM_DAC_MODE_EN_M  (I2S_TX_PDM_DAC_MODE_EN_V << I2S_TX_PDM_DAC_MODE_EN_S)
+#define I2S_TX_PDM_DAC_MODE_EN_V  0x00000001U
+#define I2S_TX_PDM_DAC_MODE_EN_S  24
+/** I2S_PCM2PDM_CONV_EN : R/W; bitpos: [25]; default: 0;
+ *  I2S TX PDM Converter enable
+ */
+#define I2S_PCM2PDM_CONV_EN    (BIT(25))
+#define I2S_PCM2PDM_CONV_EN_M  (I2S_PCM2PDM_CONV_EN_V << I2S_PCM2PDM_CONV_EN_S)
+#define I2S_PCM2PDM_CONV_EN_V  0x00000001U
+#define I2S_PCM2PDM_CONV_EN_S  25
+
+/** I2S_TX_PCM2PDM_CONF1_REG register
+ *  I2S TX PCM2PDM configuration register
+ */
+#define I2S_TX_PCM2PDM_CONF1_REG(i) (REG_I2S_BASE(i) + 0x44)
+/** I2S_TX_PDM_FP : R/W; bitpos: [9:0]; default: 960;
+ *  I2S TX PDM Fp
+ */
+#define I2S_TX_PDM_FP    0x000003FFU
+#define I2S_TX_PDM_FP_M  (I2S_TX_PDM_FP_V << I2S_TX_PDM_FP_S)
+#define I2S_TX_PDM_FP_V  0x000003FFU
+#define I2S_TX_PDM_FP_S  0
+/** I2S_TX_PDM_FS : R/W; bitpos: [19:10]; default: 480;
+ *  I2S TX PDM Fs
+ */
+#define I2S_TX_PDM_FS    0x000003FFU
+#define I2S_TX_PDM_FS_M  (I2S_TX_PDM_FS_V << I2S_TX_PDM_FS_S)
+#define I2S_TX_PDM_FS_V  0x000003FFU
+#define I2S_TX_PDM_FS_S  10
+/** I2S_TX_IIR_HP_MULT12_5 : R/W; bitpos: [22:20]; default: 7;
+ *  The fourth parameter of PDM TX IIR_HP filter stage 2 is (504 +
+ *  I2S_TX_IIR_HP_MULT12_5[2:0])
+ */
+#define I2S_TX_IIR_HP_MULT12_5    0x00000007U
+#define I2S_TX_IIR_HP_MULT12_5_M  (I2S_TX_IIR_HP_MULT12_5_V << I2S_TX_IIR_HP_MULT12_5_S)
+#define I2S_TX_IIR_HP_MULT12_5_V  0x00000007U
+#define I2S_TX_IIR_HP_MULT12_5_S  20
+/** I2S_TX_IIR_HP_MULT12_0 : R/W; bitpos: [25:23]; default: 7;
+ *  The fourth parameter of PDM TX IIR_HP filter stage 1 is (504 +
+ *  I2S_TX_IIR_HP_MULT12_0[2:0])
+ */
+#define I2S_TX_IIR_HP_MULT12_0    0x00000007U
+#define I2S_TX_IIR_HP_MULT12_0_M  (I2S_TX_IIR_HP_MULT12_0_V << I2S_TX_IIR_HP_MULT12_0_S)
+#define I2S_TX_IIR_HP_MULT12_0_V  0x00000007U
+#define I2S_TX_IIR_HP_MULT12_0_S  23
+
+/** I2S_RX_TDM_CTRL_REG register
+ *  I2S TX TDM mode control register
+ */
+#define I2S_RX_TDM_CTRL_REG(i) (REG_I2S_BASE(i) + 0x50)
+/** I2S_RX_TDM_PDM_CHAN0_EN : R/W; bitpos: [0]; default: 1;
+ *  1: Enable the valid data input of I2S RX TDM or PDM channel $n. 0:  Disable, just
+ *  input 0 in this channel.
+ */
+#define I2S_RX_TDM_PDM_CHAN0_EN    (BIT(0))
+#define I2S_RX_TDM_PDM_CHAN0_EN_M  (I2S_RX_TDM_PDM_CHAN0_EN_V << I2S_RX_TDM_PDM_CHAN0_EN_S)
+#define I2S_RX_TDM_PDM_CHAN0_EN_V  0x00000001U
+#define I2S_RX_TDM_PDM_CHAN0_EN_S  0
+/** I2S_RX_TDM_PDM_CHAN1_EN : R/W; bitpos: [1]; default: 1;
+ *  1: Enable the valid data input of I2S RX TDM or PDM channel $n. 0:  Disable, just
+ *  input 0 in this channel.
+ */
+#define I2S_RX_TDM_PDM_CHAN1_EN    (BIT(1))
+#define I2S_RX_TDM_PDM_CHAN1_EN_M  (I2S_RX_TDM_PDM_CHAN1_EN_V << I2S_RX_TDM_PDM_CHAN1_EN_S)
+#define I2S_RX_TDM_PDM_CHAN1_EN_V  0x00000001U
+#define I2S_RX_TDM_PDM_CHAN1_EN_S  1
+/** I2S_RX_TDM_PDM_CHAN2_EN : R/W; bitpos: [2]; default: 1;
+ *  1: Enable the valid data input of I2S RX TDM or PDM channel $n. 0:  Disable, just
+ *  input 0 in this channel.
+ */
+#define I2S_RX_TDM_PDM_CHAN2_EN    (BIT(2))
+#define I2S_RX_TDM_PDM_CHAN2_EN_M  (I2S_RX_TDM_PDM_CHAN2_EN_V << I2S_RX_TDM_PDM_CHAN2_EN_S)
+#define I2S_RX_TDM_PDM_CHAN2_EN_V  0x00000001U
+#define I2S_RX_TDM_PDM_CHAN2_EN_S  2
+/** I2S_RX_TDM_PDM_CHAN3_EN : R/W; bitpos: [3]; default: 1;
+ *  1: Enable the valid data input of I2S RX TDM or PDM channel $n. 0:  Disable, just
+ *  input 0 in this channel.
+ */
+#define I2S_RX_TDM_PDM_CHAN3_EN    (BIT(3))
+#define I2S_RX_TDM_PDM_CHAN3_EN_M  (I2S_RX_TDM_PDM_CHAN3_EN_V << I2S_RX_TDM_PDM_CHAN3_EN_S)
+#define I2S_RX_TDM_PDM_CHAN3_EN_V  0x00000001U
+#define I2S_RX_TDM_PDM_CHAN3_EN_S  3
+/** I2S_RX_TDM_PDM_CHAN4_EN : R/W; bitpos: [4]; default: 1;
+ *  1: Enable the valid data input of I2S RX TDM or PDM channel $n. 0:  Disable, just
+ *  input 0 in this channel.
+ */
+#define I2S_RX_TDM_PDM_CHAN4_EN    (BIT(4))
+#define I2S_RX_TDM_PDM_CHAN4_EN_M  (I2S_RX_TDM_PDM_CHAN4_EN_V << I2S_RX_TDM_PDM_CHAN4_EN_S)
+#define I2S_RX_TDM_PDM_CHAN4_EN_V  0x00000001U
+#define I2S_RX_TDM_PDM_CHAN4_EN_S  4
+/** I2S_RX_TDM_PDM_CHAN5_EN : R/W; bitpos: [5]; default: 1;
+ *  1: Enable the valid data input of I2S RX TDM or PDM channel $n. 0:  Disable, just
+ *  input 0 in this channel.
+ */
+#define I2S_RX_TDM_PDM_CHAN5_EN    (BIT(5))
+#define I2S_RX_TDM_PDM_CHAN5_EN_M  (I2S_RX_TDM_PDM_CHAN5_EN_V << I2S_RX_TDM_PDM_CHAN5_EN_S)
+#define I2S_RX_TDM_PDM_CHAN5_EN_V  0x00000001U
+#define I2S_RX_TDM_PDM_CHAN5_EN_S  5
+/** I2S_RX_TDM_PDM_CHAN6_EN : R/W; bitpos: [6]; default: 1;
+ *  1: Enable the valid data input of I2S RX TDM or PDM channel $n. 0:  Disable, just
+ *  input 0 in this channel.
+ */
+#define I2S_RX_TDM_PDM_CHAN6_EN    (BIT(6))
+#define I2S_RX_TDM_PDM_CHAN6_EN_M  (I2S_RX_TDM_PDM_CHAN6_EN_V << I2S_RX_TDM_PDM_CHAN6_EN_S)
+#define I2S_RX_TDM_PDM_CHAN6_EN_V  0x00000001U
+#define I2S_RX_TDM_PDM_CHAN6_EN_S  6
+/** I2S_RX_TDM_PDM_CHAN7_EN : R/W; bitpos: [7]; default: 1;
+ *  1: Enable the valid data input of I2S RX TDM or PDM channel $n. 0:  Disable, just
+ *  input 0 in this channel.
+ */
+#define I2S_RX_TDM_PDM_CHAN7_EN    (BIT(7))
+#define I2S_RX_TDM_PDM_CHAN7_EN_M  (I2S_RX_TDM_PDM_CHAN7_EN_V << I2S_RX_TDM_PDM_CHAN7_EN_S)
+#define I2S_RX_TDM_PDM_CHAN7_EN_V  0x00000001U
+#define I2S_RX_TDM_PDM_CHAN7_EN_S  7
+/** I2S_RX_TDM_CHAN8_EN : R/W; bitpos: [8]; default: 1;
+ *  1: Enable the valid data input of I2S RX TDM channel $n. 0:  Disable, just input 0
+ *  in this channel.
+ */
+#define I2S_RX_TDM_CHAN8_EN    (BIT(8))
+#define I2S_RX_TDM_CHAN8_EN_M  (I2S_RX_TDM_CHAN8_EN_V << I2S_RX_TDM_CHAN8_EN_S)
+#define I2S_RX_TDM_CHAN8_EN_V  0x00000001U
+#define I2S_RX_TDM_CHAN8_EN_S  8
+/** I2S_RX_TDM_CHAN9_EN : R/W; bitpos: [9]; default: 1;
+ *  1: Enable the valid data input of I2S RX TDM channel $n. 0:  Disable, just input 0
+ *  in this channel.
+ */
+#define I2S_RX_TDM_CHAN9_EN    (BIT(9))
+#define I2S_RX_TDM_CHAN9_EN_M  (I2S_RX_TDM_CHAN9_EN_V << I2S_RX_TDM_CHAN9_EN_S)
+#define I2S_RX_TDM_CHAN9_EN_V  0x00000001U
+#define I2S_RX_TDM_CHAN9_EN_S  9
+/** I2S_RX_TDM_CHAN10_EN : R/W; bitpos: [10]; default: 1;
+ *  1: Enable the valid data input of I2S RX TDM channel $n. 0:  Disable, just input 0
+ *  in this channel.
+ */
+#define I2S_RX_TDM_CHAN10_EN    (BIT(10))
+#define I2S_RX_TDM_CHAN10_EN_M  (I2S_RX_TDM_CHAN10_EN_V << I2S_RX_TDM_CHAN10_EN_S)
+#define I2S_RX_TDM_CHAN10_EN_V  0x00000001U
+#define I2S_RX_TDM_CHAN10_EN_S  10
+/** I2S_RX_TDM_CHAN11_EN : R/W; bitpos: [11]; default: 1;
+ *  1: Enable the valid data input of I2S RX TDM channel $n. 0:  Disable, just input 0
+ *  in this channel.
+ */
+#define I2S_RX_TDM_CHAN11_EN    (BIT(11))
+#define I2S_RX_TDM_CHAN11_EN_M  (I2S_RX_TDM_CHAN11_EN_V << I2S_RX_TDM_CHAN11_EN_S)
+#define I2S_RX_TDM_CHAN11_EN_V  0x00000001U
+#define I2S_RX_TDM_CHAN11_EN_S  11
+/** I2S_RX_TDM_CHAN12_EN : R/W; bitpos: [12]; default: 1;
+ *  1: Enable the valid data input of I2S RX TDM channel $n. 0:  Disable, just input 0
+ *  in this channel.
+ */
+#define I2S_RX_TDM_CHAN12_EN    (BIT(12))
+#define I2S_RX_TDM_CHAN12_EN_M  (I2S_RX_TDM_CHAN12_EN_V << I2S_RX_TDM_CHAN12_EN_S)
+#define I2S_RX_TDM_CHAN12_EN_V  0x00000001U
+#define I2S_RX_TDM_CHAN12_EN_S  12
+/** I2S_RX_TDM_CHAN13_EN : R/W; bitpos: [13]; default: 1;
+ *  1: Enable the valid data input of I2S RX TDM channel $n. 0:  Disable, just input 0
+ *  in this channel.
+ */
+#define I2S_RX_TDM_CHAN13_EN    (BIT(13))
+#define I2S_RX_TDM_CHAN13_EN_M  (I2S_RX_TDM_CHAN13_EN_V << I2S_RX_TDM_CHAN13_EN_S)
+#define I2S_RX_TDM_CHAN13_EN_V  0x00000001U
+#define I2S_RX_TDM_CHAN13_EN_S  13
+/** I2S_RX_TDM_CHAN14_EN : R/W; bitpos: [14]; default: 1;
+ *  1: Enable the valid data input of I2S RX TDM channel $n. 0:  Disable, just input 0
+ *  in this channel.
+ */
+#define I2S_RX_TDM_CHAN14_EN    (BIT(14))
+#define I2S_RX_TDM_CHAN14_EN_M  (I2S_RX_TDM_CHAN14_EN_V << I2S_RX_TDM_CHAN14_EN_S)
+#define I2S_RX_TDM_CHAN14_EN_V  0x00000001U
+#define I2S_RX_TDM_CHAN14_EN_S  14
+/** I2S_RX_TDM_CHAN15_EN : R/W; bitpos: [15]; default: 1;
+ *  1: Enable the valid data input of I2S RX TDM channel $n. 0:  Disable, just input 0
+ *  in this channel.
+ */
+#define I2S_RX_TDM_CHAN15_EN    (BIT(15))
+#define I2S_RX_TDM_CHAN15_EN_M  (I2S_RX_TDM_CHAN15_EN_V << I2S_RX_TDM_CHAN15_EN_S)
+#define I2S_RX_TDM_CHAN15_EN_V  0x00000001U
+#define I2S_RX_TDM_CHAN15_EN_S  15
+/** I2S_RX_TDM_TOT_CHAN_NUM : R/W; bitpos: [19:16]; default: 0;
+ *  The total channel number of I2S TX TDM mode.
+ */
+#define I2S_RX_TDM_TOT_CHAN_NUM    0x0000000FU
+#define I2S_RX_TDM_TOT_CHAN_NUM_M  (I2S_RX_TDM_TOT_CHAN_NUM_V << I2S_RX_TDM_TOT_CHAN_NUM_S)
+#define I2S_RX_TDM_TOT_CHAN_NUM_V  0x0000000FU
+#define I2S_RX_TDM_TOT_CHAN_NUM_S  16
+
+/** I2S_TX_TDM_CTRL_REG register
+ *  I2S TX TDM mode control register
+ */
+#define I2S_TX_TDM_CTRL_REG(i) (REG_I2S_BASE(i) + 0x54)
+/** I2S_TX_TDM_CHAN0_EN : R/W; bitpos: [0]; default: 1;
+ *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+ *  0 in this channel.
+ */
+#define I2S_TX_TDM_CHAN0_EN    (BIT(0))
+#define I2S_TX_TDM_CHAN0_EN_M  (I2S_TX_TDM_CHAN0_EN_V << I2S_TX_TDM_CHAN0_EN_S)
+#define I2S_TX_TDM_CHAN0_EN_V  0x00000001U
+#define I2S_TX_TDM_CHAN0_EN_S  0
+/** I2S_TX_TDM_CHAN1_EN : R/W; bitpos: [1]; default: 1;
+ *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+ *  0 in this channel.
+ */
+#define I2S_TX_TDM_CHAN1_EN    (BIT(1))
+#define I2S_TX_TDM_CHAN1_EN_M  (I2S_TX_TDM_CHAN1_EN_V << I2S_TX_TDM_CHAN1_EN_S)
+#define I2S_TX_TDM_CHAN1_EN_V  0x00000001U
+#define I2S_TX_TDM_CHAN1_EN_S  1
+/** I2S_TX_TDM_CHAN2_EN : R/W; bitpos: [2]; default: 1;
+ *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+ *  0 in this channel.
+ */
+#define I2S_TX_TDM_CHAN2_EN    (BIT(2))
+#define I2S_TX_TDM_CHAN2_EN_M  (I2S_TX_TDM_CHAN2_EN_V << I2S_TX_TDM_CHAN2_EN_S)
+#define I2S_TX_TDM_CHAN2_EN_V  0x00000001U
+#define I2S_TX_TDM_CHAN2_EN_S  2
+/** I2S_TX_TDM_CHAN3_EN : R/W; bitpos: [3]; default: 1;
+ *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+ *  0 in this channel.
+ */
+#define I2S_TX_TDM_CHAN3_EN    (BIT(3))
+#define I2S_TX_TDM_CHAN3_EN_M  (I2S_TX_TDM_CHAN3_EN_V << I2S_TX_TDM_CHAN3_EN_S)
+#define I2S_TX_TDM_CHAN3_EN_V  0x00000001U
+#define I2S_TX_TDM_CHAN3_EN_S  3
+/** I2S_TX_TDM_CHAN4_EN : R/W; bitpos: [4]; default: 1;
+ *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+ *  0 in this channel.
+ */
+#define I2S_TX_TDM_CHAN4_EN    (BIT(4))
+#define I2S_TX_TDM_CHAN4_EN_M  (I2S_TX_TDM_CHAN4_EN_V << I2S_TX_TDM_CHAN4_EN_S)
+#define I2S_TX_TDM_CHAN4_EN_V  0x00000001U
+#define I2S_TX_TDM_CHAN4_EN_S  4
+/** I2S_TX_TDM_CHAN5_EN : R/W; bitpos: [5]; default: 1;
+ *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+ *  0 in this channel.
+ */
+#define I2S_TX_TDM_CHAN5_EN    (BIT(5))
+#define I2S_TX_TDM_CHAN5_EN_M  (I2S_TX_TDM_CHAN5_EN_V << I2S_TX_TDM_CHAN5_EN_S)
+#define I2S_TX_TDM_CHAN5_EN_V  0x00000001U
+#define I2S_TX_TDM_CHAN5_EN_S  5
+/** I2S_TX_TDM_CHAN6_EN : R/W; bitpos: [6]; default: 1;
+ *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+ *  0 in this channel.
+ */
+#define I2S_TX_TDM_CHAN6_EN    (BIT(6))
+#define I2S_TX_TDM_CHAN6_EN_M  (I2S_TX_TDM_CHAN6_EN_V << I2S_TX_TDM_CHAN6_EN_S)
+#define I2S_TX_TDM_CHAN6_EN_V  0x00000001U
+#define I2S_TX_TDM_CHAN6_EN_S  6
+/** I2S_TX_TDM_CHAN7_EN : R/W; bitpos: [7]; default: 1;
+ *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+ *  0 in this channel.
+ */
+#define I2S_TX_TDM_CHAN7_EN    (BIT(7))
+#define I2S_TX_TDM_CHAN7_EN_M  (I2S_TX_TDM_CHAN7_EN_V << I2S_TX_TDM_CHAN7_EN_S)
+#define I2S_TX_TDM_CHAN7_EN_V  0x00000001U
+#define I2S_TX_TDM_CHAN7_EN_S  7
+/** I2S_TX_TDM_CHAN8_EN : R/W; bitpos: [8]; default: 1;
+ *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+ *  0 in this channel.
+ */
+#define I2S_TX_TDM_CHAN8_EN    (BIT(8))
+#define I2S_TX_TDM_CHAN8_EN_M  (I2S_TX_TDM_CHAN8_EN_V << I2S_TX_TDM_CHAN8_EN_S)
+#define I2S_TX_TDM_CHAN8_EN_V  0x00000001U
+#define I2S_TX_TDM_CHAN8_EN_S  8
+/** I2S_TX_TDM_CHAN9_EN : R/W; bitpos: [9]; default: 1;
+ *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+ *  0 in this channel.
+ */
+#define I2S_TX_TDM_CHAN9_EN    (BIT(9))
+#define I2S_TX_TDM_CHAN9_EN_M  (I2S_TX_TDM_CHAN9_EN_V << I2S_TX_TDM_CHAN9_EN_S)
+#define I2S_TX_TDM_CHAN9_EN_V  0x00000001U
+#define I2S_TX_TDM_CHAN9_EN_S  9
+/** I2S_TX_TDM_CHAN10_EN : R/W; bitpos: [10]; default: 1;
+ *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+ *  0 in this channel.
+ */
+#define I2S_TX_TDM_CHAN10_EN    (BIT(10))
+#define I2S_TX_TDM_CHAN10_EN_M  (I2S_TX_TDM_CHAN10_EN_V << I2S_TX_TDM_CHAN10_EN_S)
+#define I2S_TX_TDM_CHAN10_EN_V  0x00000001U
+#define I2S_TX_TDM_CHAN10_EN_S  10
+/** I2S_TX_TDM_CHAN11_EN : R/W; bitpos: [11]; default: 1;
+ *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+ *  0 in this channel.
+ */
+#define I2S_TX_TDM_CHAN11_EN    (BIT(11))
+#define I2S_TX_TDM_CHAN11_EN_M  (I2S_TX_TDM_CHAN11_EN_V << I2S_TX_TDM_CHAN11_EN_S)
+#define I2S_TX_TDM_CHAN11_EN_V  0x00000001U
+#define I2S_TX_TDM_CHAN11_EN_S  11
+/** I2S_TX_TDM_CHAN12_EN : R/W; bitpos: [12]; default: 1;
+ *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+ *  0 in this channel.
+ */
+#define I2S_TX_TDM_CHAN12_EN    (BIT(12))
+#define I2S_TX_TDM_CHAN12_EN_M  (I2S_TX_TDM_CHAN12_EN_V << I2S_TX_TDM_CHAN12_EN_S)
+#define I2S_TX_TDM_CHAN12_EN_V  0x00000001U
+#define I2S_TX_TDM_CHAN12_EN_S  12
+/** I2S_TX_TDM_CHAN13_EN : R/W; bitpos: [13]; default: 1;
+ *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+ *  0 in this channel.
+ */
+#define I2S_TX_TDM_CHAN13_EN    (BIT(13))
+#define I2S_TX_TDM_CHAN13_EN_M  (I2S_TX_TDM_CHAN13_EN_V << I2S_TX_TDM_CHAN13_EN_S)
+#define I2S_TX_TDM_CHAN13_EN_V  0x00000001U
+#define I2S_TX_TDM_CHAN13_EN_S  13
+/** I2S_TX_TDM_CHAN14_EN : R/W; bitpos: [14]; default: 1;
+ *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+ *  0 in this channel.
+ */
+#define I2S_TX_TDM_CHAN14_EN    (BIT(14))
+#define I2S_TX_TDM_CHAN14_EN_M  (I2S_TX_TDM_CHAN14_EN_V << I2S_TX_TDM_CHAN14_EN_S)
+#define I2S_TX_TDM_CHAN14_EN_V  0x00000001U
+#define I2S_TX_TDM_CHAN14_EN_S  14
+/** I2S_TX_TDM_CHAN15_EN : R/W; bitpos: [15]; default: 1;
+ *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+ *  0 in this channel.
+ */
+#define I2S_TX_TDM_CHAN15_EN    (BIT(15))
+#define I2S_TX_TDM_CHAN15_EN_M  (I2S_TX_TDM_CHAN15_EN_V << I2S_TX_TDM_CHAN15_EN_S)
+#define I2S_TX_TDM_CHAN15_EN_V  0x00000001U
+#define I2S_TX_TDM_CHAN15_EN_S  15
+/** I2S_TX_TDM_TOT_CHAN_NUM : R/W; bitpos: [19:16]; default: 0;
+ *  The total channel number of I2S TX TDM mode.
+ */
+#define I2S_TX_TDM_TOT_CHAN_NUM    0x0000000FU
+#define I2S_TX_TDM_TOT_CHAN_NUM_M  (I2S_TX_TDM_TOT_CHAN_NUM_V << I2S_TX_TDM_TOT_CHAN_NUM_S)
+#define I2S_TX_TDM_TOT_CHAN_NUM_V  0x0000000FU
+#define I2S_TX_TDM_TOT_CHAN_NUM_S  16
+/** I2S_TX_TDM_SKIP_MSK_EN : R/W; bitpos: [20]; default: 0;
+ *  When DMA TX buffer stores the data of (REG_TX_TDM_TOT_CHAN_NUM + 1)  channels, and
+ *  only the data of the enabled channels is sent, then this bit should be set. Clear
+ *  it when all the data stored in DMA TX buffer is for enabled channels.
+ */
+#define I2S_TX_TDM_SKIP_MSK_EN    (BIT(20))
+#define I2S_TX_TDM_SKIP_MSK_EN_M  (I2S_TX_TDM_SKIP_MSK_EN_V << I2S_TX_TDM_SKIP_MSK_EN_S)
+#define I2S_TX_TDM_SKIP_MSK_EN_V  0x00000001U
+#define I2S_TX_TDM_SKIP_MSK_EN_S  20
+
+/** I2S_RX_TIMING_REG register
+ *  I2S RX timing control register
+ */
+#define I2S_RX_TIMING_REG(i) (REG_I2S_BASE(i) + 0x58)
+/** I2S_RX_SD_IN_DM : R/W; bitpos: [1:0]; default: 0;
+ *  The delay mode of I2S Rx SD input signal. 0: bypass. 1: delay by pos edge.  2:
+ *  delay by neg edge. 3: not used.
+ */
+#define I2S_RX_SD_IN_DM    0x00000003U
+#define I2S_RX_SD_IN_DM_M  (I2S_RX_SD_IN_DM_V << I2S_RX_SD_IN_DM_S)
+#define I2S_RX_SD_IN_DM_V  0x00000003U
+#define I2S_RX_SD_IN_DM_S  0
+/** I2S_RX_WS_OUT_DM : R/W; bitpos: [17:16]; default: 0;
+ *  The delay mode of I2S Rx WS output signal. 0: bypass. 1: delay by pos edge.  2:
+ *  delay by neg edge. 3: not used.
+ */
+#define I2S_RX_WS_OUT_DM    0x00000003U
+#define I2S_RX_WS_OUT_DM_M  (I2S_RX_WS_OUT_DM_V << I2S_RX_WS_OUT_DM_S)
+#define I2S_RX_WS_OUT_DM_V  0x00000003U
+#define I2S_RX_WS_OUT_DM_S  16
+/** I2S_RX_BCK_OUT_DM : R/W; bitpos: [21:20]; default: 0;
+ *  The delay mode of I2S Rx BCK output signal. 0: bypass. 1: delay by pos edge.  2:
+ *  delay by neg edge. 3: not used.
+ */
+#define I2S_RX_BCK_OUT_DM    0x00000003U
+#define I2S_RX_BCK_OUT_DM_M  (I2S_RX_BCK_OUT_DM_V << I2S_RX_BCK_OUT_DM_S)
+#define I2S_RX_BCK_OUT_DM_V  0x00000003U
+#define I2S_RX_BCK_OUT_DM_S  20
+/** I2S_RX_WS_IN_DM : R/W; bitpos: [25:24]; default: 0;
+ *  The delay mode of I2S Rx WS input signal. 0: bypass. 1: delay by pos edge.  2:
+ *  delay by neg edge. 3: not used.
+ */
+#define I2S_RX_WS_IN_DM    0x00000003U
+#define I2S_RX_WS_IN_DM_M  (I2S_RX_WS_IN_DM_V << I2S_RX_WS_IN_DM_S)
+#define I2S_RX_WS_IN_DM_V  0x00000003U
+#define I2S_RX_WS_IN_DM_S  24
+/** I2S_RX_BCK_IN_DM : R/W; bitpos: [29:28]; default: 0;
+ *  The delay mode of I2S Rx BCK input signal. 0: bypass. 1: delay by pos edge.  2:
+ *  delay by neg edge. 3: not used.
+ */
+#define I2S_RX_BCK_IN_DM    0x00000003U
+#define I2S_RX_BCK_IN_DM_M  (I2S_RX_BCK_IN_DM_V << I2S_RX_BCK_IN_DM_S)
+#define I2S_RX_BCK_IN_DM_V  0x00000003U
+#define I2S_RX_BCK_IN_DM_S  28
+
+/** I2S_TX_TIMING_REG register
+ *  I2S TX timing control register
+ */
+#define I2S_TX_TIMING_REG(i) (REG_I2S_BASE(i) + 0x5c)
+/** I2S_TX_SD_OUT_DM : R/W; bitpos: [1:0]; default: 0;
+ *  The delay mode of I2S TX SD output signal. 0: bypass. 1: delay by pos edge.  2:
+ *  delay by neg edge. 3: not used.
+ */
+#define I2S_TX_SD_OUT_DM    0x00000003U
+#define I2S_TX_SD_OUT_DM_M  (I2S_TX_SD_OUT_DM_V << I2S_TX_SD_OUT_DM_S)
+#define I2S_TX_SD_OUT_DM_V  0x00000003U
+#define I2S_TX_SD_OUT_DM_S  0
+/** I2S_TX_SD1_OUT_DM : R/W; bitpos: [5:4]; default: 0;
+ *  The delay mode of I2S TX SD1 output signal. 0: bypass. 1: delay by pos edge.  2:
+ *  delay by neg edge. 3: not used.
+ */
+#define I2S_TX_SD1_OUT_DM    0x00000003U
+#define I2S_TX_SD1_OUT_DM_M  (I2S_TX_SD1_OUT_DM_V << I2S_TX_SD1_OUT_DM_S)
+#define I2S_TX_SD1_OUT_DM_V  0x00000003U
+#define I2S_TX_SD1_OUT_DM_S  4
+/** I2S_TX_WS_OUT_DM : R/W; bitpos: [17:16]; default: 0;
+ *  The delay mode of I2S TX WS output signal. 0: bypass. 1: delay by pos edge.  2:
+ *  delay by neg edge. 3: not used.
+ */
+#define I2S_TX_WS_OUT_DM    0x00000003U
+#define I2S_TX_WS_OUT_DM_M  (I2S_TX_WS_OUT_DM_V << I2S_TX_WS_OUT_DM_S)
+#define I2S_TX_WS_OUT_DM_V  0x00000003U
+#define I2S_TX_WS_OUT_DM_S  16
+/** I2S_TX_BCK_OUT_DM : R/W; bitpos: [21:20]; default: 0;
+ *  The delay mode of I2S TX BCK output signal. 0: bypass. 1: delay by pos edge.  2:
+ *  delay by neg edge. 3: not used.
+ */
+#define I2S_TX_BCK_OUT_DM    0x00000003U
+#define I2S_TX_BCK_OUT_DM_M  (I2S_TX_BCK_OUT_DM_V << I2S_TX_BCK_OUT_DM_S)
+#define I2S_TX_BCK_OUT_DM_V  0x00000003U
+#define I2S_TX_BCK_OUT_DM_S  20
+/** I2S_TX_WS_IN_DM : R/W; bitpos: [25:24]; default: 0;
+ *  The delay mode of I2S TX WS input signal. 0: bypass. 1: delay by pos edge.  2:
+ *  delay by neg edge. 3: not used.
+ */
+#define I2S_TX_WS_IN_DM    0x00000003U
+#define I2S_TX_WS_IN_DM_M  (I2S_TX_WS_IN_DM_V << I2S_TX_WS_IN_DM_S)
+#define I2S_TX_WS_IN_DM_V  0x00000003U
+#define I2S_TX_WS_IN_DM_S  24
+/** I2S_TX_BCK_IN_DM : R/W; bitpos: [29:28]; default: 0;
+ *  The delay mode of I2S TX BCK input signal. 0: bypass. 1: delay by pos edge.  2:
+ *  delay by neg edge. 3: not used.
+ */
+#define I2S_TX_BCK_IN_DM    0x00000003U
+#define I2S_TX_BCK_IN_DM_M  (I2S_TX_BCK_IN_DM_V << I2S_TX_BCK_IN_DM_S)
+#define I2S_TX_BCK_IN_DM_V  0x00000003U
+#define I2S_TX_BCK_IN_DM_S  28
+
+/** I2S_LC_HUNG_CONF_REG register
+ *  I2S HUNG configure register.
+ */
+#define I2S_LC_HUNG_CONF_REG(i) (REG_I2S_BASE(i) + 0x60)
+/** I2S_LC_FIFO_TIMEOUT : R/W; bitpos: [7:0]; default: 16;
+ *  the i2s_tx_hung_int interrupt or the i2s_rx_hung_int interrupt will be triggered
+ *  when fifo hung counter is equal to this value
+ */
+#define I2S_LC_FIFO_TIMEOUT    0x000000FFU
+#define I2S_LC_FIFO_TIMEOUT_M  (I2S_LC_FIFO_TIMEOUT_V << I2S_LC_FIFO_TIMEOUT_S)
+#define I2S_LC_FIFO_TIMEOUT_V  0x000000FFU
+#define I2S_LC_FIFO_TIMEOUT_S  0
+/** I2S_LC_FIFO_TIMEOUT_SHIFT : R/W; bitpos: [10:8]; default: 0;
+ *  The bits are used to scale tick counter threshold. The tick counter is reset when
+ *  counter value >= 88000/2^i2s_lc_fifo_timeout_shift
+ */
+#define I2S_LC_FIFO_TIMEOUT_SHIFT    0x00000007U
+#define I2S_LC_FIFO_TIMEOUT_SHIFT_M  (I2S_LC_FIFO_TIMEOUT_SHIFT_V << I2S_LC_FIFO_TIMEOUT_SHIFT_S)
+#define I2S_LC_FIFO_TIMEOUT_SHIFT_V  0x00000007U
+#define I2S_LC_FIFO_TIMEOUT_SHIFT_S  8
+/** I2S_LC_FIFO_TIMEOUT_ENA : R/W; bitpos: [11]; default: 1;
+ *  The enable bit for FIFO timeout
+ */
+#define I2S_LC_FIFO_TIMEOUT_ENA    (BIT(11))
+#define I2S_LC_FIFO_TIMEOUT_ENA_M  (I2S_LC_FIFO_TIMEOUT_ENA_V << I2S_LC_FIFO_TIMEOUT_ENA_S)
+#define I2S_LC_FIFO_TIMEOUT_ENA_V  0x00000001U
+#define I2S_LC_FIFO_TIMEOUT_ENA_S  11
+
+/** I2S_RXEOF_NUM_REG register
+ *  I2S RX data number control register.
+ */
+#define I2S_RXEOF_NUM_REG(i) (REG_I2S_BASE(i) + 0x64)
+/** I2S_RX_EOF_NUM : R/W; bitpos: [11:0]; default: 64;
+ *  The receive data bit length is (I2S_RX_BITS_MOD[4:0] + 1) * (REG_RX_EOF_NUM[11:0] +
+ *  1) . It will trigger in_suc_eof interrupt in the configured DMA RX channel.
+ */
+#define I2S_RX_EOF_NUM    0x00000FFFU
+#define I2S_RX_EOF_NUM_M  (I2S_RX_EOF_NUM_V << I2S_RX_EOF_NUM_S)
+#define I2S_RX_EOF_NUM_V  0x00000FFFU
+#define I2S_RX_EOF_NUM_S  0
+
+/** I2S_CONF_SIGLE_DATA_REG register
+ *  I2S signal data register
+ */
+#define I2S_CONF_SIGLE_DATA_REG(i) (REG_I2S_BASE(i) + 0x68)
+/** I2S_SINGLE_DATA : R/W; bitpos: [31:0]; default: 0;
+ *  The configured constant channel data to be sent out.
+ */
+#define I2S_SINGLE_DATA    0xFFFFFFFFU
+#define I2S_SINGLE_DATA_M  (I2S_SINGLE_DATA_V << I2S_SINGLE_DATA_S)
+#define I2S_SINGLE_DATA_V  0xFFFFFFFFU
+#define I2S_SINGLE_DATA_S  0
+
+/** I2S_STATE_REG register
+ *  I2S TX status register
+ */
+#define I2S_STATE_REG(i) (REG_I2S_BASE(i) + 0x6c)
+/** I2S_TX_IDLE : RO; bitpos: [0]; default: 1;
+ *  1: i2s_tx is idle state. 0: i2s_tx is working.
+ */
+#define I2S_TX_IDLE    (BIT(0))
+#define I2S_TX_IDLE_M  (I2S_TX_IDLE_V << I2S_TX_IDLE_S)
+#define I2S_TX_IDLE_V  0x00000001U
+#define I2S_TX_IDLE_S  0
+
+/** I2S_ETM_CONF_REG register
+ *  I2S ETM configure register
+ */
+#define I2S_ETM_CONF_REG(i) (REG_I2S_BASE(i) + 0x70)
+/** I2S_ETM_TX_SEND_WORD_NUM : R/W; bitpos: [9:0]; default: 64;
+ *  I2S ETM send x words event. When sending word number of
+ *  reg_etm_tx_send_word_num[9:0], i2s will trigger an etm event.
+ */
+#define I2S_ETM_TX_SEND_WORD_NUM    0x000003FFU
+#define I2S_ETM_TX_SEND_WORD_NUM_M  (I2S_ETM_TX_SEND_WORD_NUM_V << I2S_ETM_TX_SEND_WORD_NUM_S)
+#define I2S_ETM_TX_SEND_WORD_NUM_V  0x000003FFU
+#define I2S_ETM_TX_SEND_WORD_NUM_S  0
+/** I2S_ETM_RX_RECEIVE_WORD_NUM : R/W; bitpos: [19:10]; default: 64;
+ *  I2S ETM receive x words event. When receiving word number of
+ *  reg_etm_rx_receive_word_num[9:0], i2s will trigger an etm event.
+ */
+#define I2S_ETM_RX_RECEIVE_WORD_NUM    0x000003FFU
+#define I2S_ETM_RX_RECEIVE_WORD_NUM_M  (I2S_ETM_RX_RECEIVE_WORD_NUM_V << I2S_ETM_RX_RECEIVE_WORD_NUM_S)
+#define I2S_ETM_RX_RECEIVE_WORD_NUM_V  0x000003FFU
+#define I2S_ETM_RX_RECEIVE_WORD_NUM_S  10
+
+/** I2S_DATE_REG register
+ *  Version control register
+ */
+#define I2S_DATE_REG(i) (REG_I2S_BASE(i) + 0x80)
+/** I2S_DATE : R/W; bitpos: [27:0]; default: 35655792;
+ *  I2S version control register
+ */
+#define I2S_DATE    0x0FFFFFFFU
+#define I2S_DATE_M  (I2S_DATE_V << I2S_DATE_S)
+#define I2S_DATE_V  0x0FFFFFFFU
+#define I2S_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/i2s_struct.h b/components/soc/esp32c6/include/soc/i2s_struct.h
new file mode 100644
index 0000000000..6938b75407
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/i2s_struct.h
@@ -0,0 +1,1024 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: Interrupt registers */
+/** Type of int_raw register
+ *  I2S interrupt raw register, valid in level.
+ */
+typedef union {
+    struct {
+        /** rx_done_int_raw : RO/WTC/SS; bitpos: [0]; default: 0;
+         *  The raw interrupt status bit  for the i2s_rx_done_int interrupt
+         */
+        uint32_t rx_done_int_raw:1;
+        /** tx_done_int_raw : RO/WTC/SS; bitpos: [1]; default: 0;
+         *  The raw interrupt status bit  for the i2s_tx_done_int interrupt
+         */
+        uint32_t tx_done_int_raw:1;
+        /** rx_hung_int_raw : RO/WTC/SS; bitpos: [2]; default: 0;
+         *  The raw interrupt status bit  for the i2s_rx_hung_int interrupt
+         */
+        uint32_t rx_hung_int_raw:1;
+        /** tx_hung_int_raw : RO/WTC/SS; bitpos: [3]; default: 0;
+         *  The raw interrupt status bit  for the i2s_tx_hung_int interrupt
+         */
+        uint32_t tx_hung_int_raw:1;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} i2s_int_raw_reg_t;
+
+/** Type of int_st register
+ *  I2S interrupt status register.
+ */
+typedef union {
+    struct {
+        /** rx_done_int_st : RO; bitpos: [0]; default: 0;
+         *  The masked interrupt status bit  for the i2s_rx_done_int interrupt
+         */
+        uint32_t rx_done_int_st:1;
+        /** tx_done_int_st : RO; bitpos: [1]; default: 0;
+         *  The masked interrupt status bit  for the i2s_tx_done_int interrupt
+         */
+        uint32_t tx_done_int_st:1;
+        /** rx_hung_int_st : RO; bitpos: [2]; default: 0;
+         *  The masked interrupt status bit  for the i2s_rx_hung_int interrupt
+         */
+        uint32_t rx_hung_int_st:1;
+        /** tx_hung_int_st : RO; bitpos: [3]; default: 0;
+         *  The masked interrupt status bit  for the i2s_tx_hung_int interrupt
+         */
+        uint32_t tx_hung_int_st:1;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} i2s_int_st_reg_t;
+
+/** Type of int_ena register
+ *  I2S interrupt enable register.
+ */
+typedef union {
+    struct {
+        /** rx_done_int_ena : R/W; bitpos: [0]; default: 0;
+         *  The interrupt enable bit  for the i2s_rx_done_int interrupt
+         */
+        uint32_t rx_done_int_ena:1;
+        /** tx_done_int_ena : R/W; bitpos: [1]; default: 0;
+         *  The interrupt enable bit  for the i2s_tx_done_int interrupt
+         */
+        uint32_t tx_done_int_ena:1;
+        /** rx_hung_int_ena : R/W; bitpos: [2]; default: 0;
+         *  The interrupt enable bit  for the i2s_rx_hung_int interrupt
+         */
+        uint32_t rx_hung_int_ena:1;
+        /** tx_hung_int_ena : R/W; bitpos: [3]; default: 0;
+         *  The interrupt enable bit  for the i2s_tx_hung_int interrupt
+         */
+        uint32_t tx_hung_int_ena:1;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} i2s_int_ena_reg_t;
+
+/** Type of int_clr register
+ *  I2S interrupt clear register.
+ */
+typedef union {
+    struct {
+        /** rx_done_int_clr : WT; bitpos: [0]; default: 0;
+         *  Set this bit to clear the i2s_rx_done_int interrupt
+         */
+        uint32_t rx_done_int_clr:1;
+        /** tx_done_int_clr : WT; bitpos: [1]; default: 0;
+         *  Set this bit to clear the i2s_tx_done_int interrupt
+         */
+        uint32_t tx_done_int_clr:1;
+        /** rx_hung_int_clr : WT; bitpos: [2]; default: 0;
+         *  Set this bit to clear the i2s_rx_hung_int interrupt
+         */
+        uint32_t rx_hung_int_clr:1;
+        /** tx_hung_int_clr : WT; bitpos: [3]; default: 0;
+         *  Set this bit to clear the i2s_tx_hung_int interrupt
+         */
+        uint32_t tx_hung_int_clr:1;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} i2s_int_clr_reg_t;
+
+
+/** Group: RX Control and configuration registers */
+/** Type of rx_conf register
+ *  I2S RX configure register
+ */
+typedef union {
+    struct {
+        /** rx_reset : WT; bitpos: [0]; default: 0;
+         *  Set this bit to reset receiver
+         */
+        uint32_t rx_reset:1;
+        /** rx_fifo_reset : WT; bitpos: [1]; default: 0;
+         *  Set this bit to reset Rx AFIFO
+         */
+        uint32_t rx_fifo_reset:1;
+        /** rx_start : R/W/SC; bitpos: [2]; default: 0;
+         *  Set this bit to start receiving data
+         */
+        uint32_t rx_start:1;
+        /** rx_slave_mod : R/W; bitpos: [3]; default: 0;
+         *  Set this bit to enable slave receiver mode
+         */
+        uint32_t rx_slave_mod:1;
+        uint32_t reserved_4:1;
+        /** rx_mono : R/W; bitpos: [5]; default: 0;
+         *  Set this bit to enable receiver  in mono mode
+         */
+        uint32_t rx_mono:1;
+        uint32_t reserved_6:1;
+        /** rx_big_endian : R/W; bitpos: [7]; default: 0;
+         *  I2S Rx byte endian, 1: low addr value to high addr. 0: low addr with low addr value.
+         */
+        uint32_t rx_big_endian:1;
+        /** rx_update : R/W/SC; bitpos: [8]; default: 0;
+         *  Set 1 to update I2S RX registers from APB clock domain to I2S RX clock domain. This
+         *  bit will be cleared by hardware after update register done.
+         */
+        uint32_t rx_update:1;
+        /** rx_mono_fst_vld : R/W; bitpos: [9]; default: 1;
+         *  1: The first channel data value is valid in I2S RX mono mode.   0: The second
+         *  channel data value is valid in I2S RX mono mode.
+         */
+        uint32_t rx_mono_fst_vld:1;
+        /** rx_pcm_conf : R/W; bitpos: [11:10]; default: 1;
+         *  I2S RX compress/decompress configuration bit. & 0 (atol): A-Law decompress, 1
+         *  (ltoa) : A-Law compress, 2 (utol) : u-Law decompress, 3 (ltou) : u-Law compress. &
+         */
+        uint32_t rx_pcm_conf:2;
+        /** rx_pcm_bypass : R/W; bitpos: [12]; default: 1;
+         *  Set this bit to bypass Compress/Decompress module for received data.
+         */
+        uint32_t rx_pcm_bypass:1;
+        /** rx_stop_mode : R/W; bitpos: [14:13]; default: 0;
+         *  0  : I2S Rx only stop when reg_rx_start is cleared.   1: Stop when reg_rx_start is
+         *  0 or in_suc_eof is 1.   2:  Stop I2S RX when reg_rx_start is 0 or RX FIFO is full.
+         */
+        uint32_t rx_stop_mode:2;
+        /** rx_left_align : R/W; bitpos: [15]; default: 1;
+         *  1: I2S RX left alignment mode. 0: I2S RX right alignment mode.
+         */
+        uint32_t rx_left_align:1;
+        /** rx_24_fill_en : R/W; bitpos: [16]; default: 0;
+         *  1: store 24 channel bits to 32 bits. 0:store 24 channel bits to 24 bits.
+         */
+        uint32_t rx_24_fill_en:1;
+        /** rx_ws_idle_pol : R/W; bitpos: [17]; default: 0;
+         *  0: WS should be 0 when receiving left channel data, and WS is 1in right channel.
+         *  1: WS should be 1 when receiving left channel data, and WS is 0in right channel.
+         */
+        uint32_t rx_ws_idle_pol:1;
+        /** rx_bit_order : R/W; bitpos: [18]; default: 0;
+         *  I2S Rx bit endian. 1:small endian, the LSB is received first. 0:big endian, the MSB
+         *  is received first.
+         */
+        uint32_t rx_bit_order:1;
+        /** rx_tdm_en : R/W; bitpos: [19]; default: 0;
+         *  1: Enable I2S TDM Rx mode . 0: Disable.
+         */
+        uint32_t rx_tdm_en:1;
+        /** rx_pdm_en : R/W; bitpos: [20]; default: 0;
+         *  1: Enable I2S PDM Rx mode . 0: Disable.
+         */
+        uint32_t rx_pdm_en:1;
+        uint32_t reserved_21:11;
+    };
+    uint32_t val;
+} i2s_rx_conf_reg_t;
+
+/** Type of rx_conf1 register
+ *  I2S RX configure register 1
+ */
+typedef union {
+    struct {
+        /** rx_tdm_ws_width : R/W; bitpos: [6:0]; default: 0;
+         *  The width of rx_ws_out in TDM mode is (I2S_RX_TDM_WS_WIDTH[6:0] +1) * T_bck
+         */
+        uint32_t rx_tdm_ws_width:7;
+        /** rx_bck_div_num : R/W; bitpos: [12:7]; default: 6;
+         *  Bit clock configuration bits in receiver mode.
+         */
+        uint32_t rx_bck_div_num:6;
+        /** rx_bits_mod : R/W; bitpos: [17:13]; default: 15;
+         *  Set the bits to configure the valid data bit length of I2S receiver channel. 7: all
+         *  the valid channel data is in 8-bit-mode. 15: all the valid channel data is in
+         *  16-bit-mode. 23: all the valid channel data is in 24-bit-mode. 31:all the valid
+         *  channel data is in 32-bit-mode.
+         */
+        uint32_t rx_bits_mod:5;
+        /** rx_half_sample_bits : R/W; bitpos: [23:18]; default: 15;
+         *  I2S Rx half sample bits -1.
+         */
+        uint32_t rx_half_sample_bits:6;
+        /** rx_tdm_chan_bits : R/W; bitpos: [28:24]; default: 15;
+         *  The Rx bit number for each channel minus 1in TDM mode.
+         */
+        uint32_t rx_tdm_chan_bits:5;
+        /** rx_msb_shift : R/W; bitpos: [29]; default: 1;
+         *  Set this bit to enable receiver in Phillips standard mode
+         */
+        uint32_t rx_msb_shift:1;
+        uint32_t reserved_30:2;
+    };
+    uint32_t val;
+} i2s_rx_conf1_reg_t;
+
+/** Type of rx_clkm_conf register
+ *  I2S RX clock configure register
+ */
+typedef union {
+    struct {
+        /** rx_clkm_div_num : R/W; bitpos: [7:0]; default: 2;
+         *  Integral I2S clock divider value
+         */
+        uint32_t rx_clkm_div_num:8;
+        uint32_t reserved_8:18;
+        /** rx_clk_active : R/W; bitpos: [26]; default: 0;
+         *  I2S Rx module clock enable signal.
+         */
+        uint32_t rx_clk_active:1;
+        /** rx_clk_sel : R/W; bitpos: [28:27]; default: 0;
+         *  Select I2S Rx module source clock. 0: no clock. 1: APLL. 2: CLK160. 3: I2S_MCLK_in.
+         */
+        uint32_t rx_clk_sel:2;
+        /** mclk_sel : R/W; bitpos: [29]; default: 0;
+         *  0: UseI2S Tx module clock as I2S_MCLK_OUT.  1: UseI2S Rx module clock as
+         *  I2S_MCLK_OUT.
+         */
+        uint32_t mclk_sel:1;
+        uint32_t reserved_30:2;
+    };
+    uint32_t val;
+} i2s_rx_clkm_conf_reg_t;
+
+/** Type of tx_pcm2pdm_conf register
+ *  I2S TX PCM2PDM configuration register
+ */
+typedef union {
+    struct {
+        /** tx_pdm_hp_bypass : R/W; bitpos: [0]; default: 0;
+         *  I2S TX PDM bypass hp filter or not. The option has been removed.
+         */
+        uint32_t tx_pdm_hp_bypass:1;
+        /** tx_pdm_sinc_osr2 : R/W; bitpos: [4:1]; default: 2;
+         *  I2S TX PDM OSR2 value
+         */
+        uint32_t tx_pdm_sinc_osr2:4;
+        /** tx_pdm_prescale : R/W; bitpos: [12:5]; default: 0;
+         *  I2S TX PDM prescale for sigmadelta
+         */
+        uint32_t tx_pdm_prescale:8;
+        /** tx_pdm_hp_in_shift : R/W; bitpos: [14:13]; default: 1;
+         *  I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4
+         */
+        uint32_t tx_pdm_hp_in_shift:2;
+        /** tx_pdm_lp_in_shift : R/W; bitpos: [16:15]; default: 1;
+         *  I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4
+         */
+        uint32_t tx_pdm_lp_in_shift:2;
+        /** tx_pdm_sinc_in_shift : R/W; bitpos: [18:17]; default: 1;
+         *  I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4
+         */
+        uint32_t tx_pdm_sinc_in_shift:2;
+        /** tx_pdm_sigmadelta_in_shift : R/W; bitpos: [20:19]; default: 1;
+         *  I2S TX PDM sigmadelta scale shift number: 0:/2 , 1:x1 , 2:x2 , 3: x4
+         */
+        uint32_t tx_pdm_sigmadelta_in_shift:2;
+        /** tx_pdm_sigmadelta_dither2 : R/W; bitpos: [21]; default: 0;
+         *  I2S TX PDM sigmadelta dither2 value
+         */
+        uint32_t tx_pdm_sigmadelta_dither2:1;
+        /** tx_pdm_sigmadelta_dither : R/W; bitpos: [22]; default: 1;
+         *  I2S TX PDM sigmadelta dither value
+         */
+        uint32_t tx_pdm_sigmadelta_dither:1;
+        /** tx_pdm_dac_2out_en : R/W; bitpos: [23]; default: 0;
+         *  I2S TX PDM dac mode enable
+         */
+        uint32_t tx_pdm_dac_2out_en:1;
+        /** tx_pdm_dac_mode_en : R/W; bitpos: [24]; default: 0;
+         *  I2S TX PDM dac 2channel enable
+         */
+        uint32_t tx_pdm_dac_mode_en:1;
+        /** pcm2pdm_conv_en : R/W; bitpos: [25]; default: 0;
+         *  I2S TX PDM Converter enable
+         */
+        uint32_t pcm2pdm_conv_en:1;
+        uint32_t reserved_26:6;
+    };
+    uint32_t val;
+} i2s_tx_pcm2pdm_conf_reg_t;
+
+/** Type of tx_pcm2pdm_conf1 register
+ *  I2S TX PCM2PDM configuration register
+ */
+typedef union {
+    struct {
+        /** tx_pdm_fp : R/W; bitpos: [9:0]; default: 960;
+         *  I2S TX PDM Fp
+         */
+        uint32_t tx_pdm_fp:10;
+        /** tx_pdm_fs : R/W; bitpos: [19:10]; default: 480;
+         *  I2S TX PDM Fs
+         */
+        uint32_t tx_pdm_fs:10;
+        /** tx_iir_hp_mult12_5 : R/W; bitpos: [22:20]; default: 7;
+         *  The fourth parameter of PDM TX IIR_HP filter stage 2 is (504 +
+         *  I2S_TX_IIR_HP_MULT12_5[2:0])
+         */
+        uint32_t tx_iir_hp_mult12_5:3;
+        /** tx_iir_hp_mult12_0 : R/W; bitpos: [25:23]; default: 7;
+         *  The fourth parameter of PDM TX IIR_HP filter stage 1 is (504 +
+         *  I2S_TX_IIR_HP_MULT12_0[2:0])
+         */
+        uint32_t tx_iir_hp_mult12_0:3;
+        uint32_t reserved_26:6;
+    };
+    uint32_t val;
+} i2s_tx_pcm2pdm_conf1_reg_t;
+
+/** Type of rx_tdm_ctrl register
+ *  I2S TX TDM mode control register
+ */
+typedef union {
+    struct {
+        /** rx_tdm_pdm_chan0_en : R/W; bitpos: [0]; default: 1;
+         *  1: Enable the valid data input of I2S RX TDM or PDM channel $n. 0:  Disable, just
+         *  input 0 in this channel.
+         */
+        uint32_t rx_tdm_pdm_chan0_en:1;
+        /** rx_tdm_pdm_chan1_en : R/W; bitpos: [1]; default: 1;
+         *  1: Enable the valid data input of I2S RX TDM or PDM channel $n. 0:  Disable, just
+         *  input 0 in this channel.
+         */
+        uint32_t rx_tdm_pdm_chan1_en:1;
+        /** rx_tdm_pdm_chan2_en : R/W; bitpos: [2]; default: 1;
+         *  1: Enable the valid data input of I2S RX TDM or PDM channel $n. 0:  Disable, just
+         *  input 0 in this channel.
+         */
+        uint32_t rx_tdm_pdm_chan2_en:1;
+        /** rx_tdm_pdm_chan3_en : R/W; bitpos: [3]; default: 1;
+         *  1: Enable the valid data input of I2S RX TDM or PDM channel $n. 0:  Disable, just
+         *  input 0 in this channel.
+         */
+        uint32_t rx_tdm_pdm_chan3_en:1;
+        /** rx_tdm_pdm_chan4_en : R/W; bitpos: [4]; default: 1;
+         *  1: Enable the valid data input of I2S RX TDM or PDM channel $n. 0:  Disable, just
+         *  input 0 in this channel.
+         */
+        uint32_t rx_tdm_pdm_chan4_en:1;
+        /** rx_tdm_pdm_chan5_en : R/W; bitpos: [5]; default: 1;
+         *  1: Enable the valid data input of I2S RX TDM or PDM channel $n. 0:  Disable, just
+         *  input 0 in this channel.
+         */
+        uint32_t rx_tdm_pdm_chan5_en:1;
+        /** rx_tdm_pdm_chan6_en : R/W; bitpos: [6]; default: 1;
+         *  1: Enable the valid data input of I2S RX TDM or PDM channel $n. 0:  Disable, just
+         *  input 0 in this channel.
+         */
+        uint32_t rx_tdm_pdm_chan6_en:1;
+        /** rx_tdm_pdm_chan7_en : R/W; bitpos: [7]; default: 1;
+         *  1: Enable the valid data input of I2S RX TDM or PDM channel $n. 0:  Disable, just
+         *  input 0 in this channel.
+         */
+        uint32_t rx_tdm_pdm_chan7_en:1;
+        /** rx_tdm_chan8_en : R/W; bitpos: [8]; default: 1;
+         *  1: Enable the valid data input of I2S RX TDM channel $n. 0:  Disable, just input 0
+         *  in this channel.
+         */
+        uint32_t rx_tdm_chan8_en:1;
+        /** rx_tdm_chan9_en : R/W; bitpos: [9]; default: 1;
+         *  1: Enable the valid data input of I2S RX TDM channel $n. 0:  Disable, just input 0
+         *  in this channel.
+         */
+        uint32_t rx_tdm_chan9_en:1;
+        /** rx_tdm_chan10_en : R/W; bitpos: [10]; default: 1;
+         *  1: Enable the valid data input of I2S RX TDM channel $n. 0:  Disable, just input 0
+         *  in this channel.
+         */
+        uint32_t rx_tdm_chan10_en:1;
+        /** rx_tdm_chan11_en : R/W; bitpos: [11]; default: 1;
+         *  1: Enable the valid data input of I2S RX TDM channel $n. 0:  Disable, just input 0
+         *  in this channel.
+         */
+        uint32_t rx_tdm_chan11_en:1;
+        /** rx_tdm_chan12_en : R/W; bitpos: [12]; default: 1;
+         *  1: Enable the valid data input of I2S RX TDM channel $n. 0:  Disable, just input 0
+         *  in this channel.
+         */
+        uint32_t rx_tdm_chan12_en:1;
+        /** rx_tdm_chan13_en : R/W; bitpos: [13]; default: 1;
+         *  1: Enable the valid data input of I2S RX TDM channel $n. 0:  Disable, just input 0
+         *  in this channel.
+         */
+        uint32_t rx_tdm_chan13_en:1;
+        /** rx_tdm_chan14_en : R/W; bitpos: [14]; default: 1;
+         *  1: Enable the valid data input of I2S RX TDM channel $n. 0:  Disable, just input 0
+         *  in this channel.
+         */
+        uint32_t rx_tdm_chan14_en:1;
+        /** rx_tdm_chan15_en : R/W; bitpos: [15]; default: 1;
+         *  1: Enable the valid data input of I2S RX TDM channel $n. 0:  Disable, just input 0
+         *  in this channel.
+         */
+        uint32_t rx_tdm_chan15_en:1;
+        /** rx_tdm_tot_chan_num : R/W; bitpos: [19:16]; default: 0;
+         *  The total channel number of I2S TX TDM mode.
+         */
+        uint32_t rx_tdm_tot_chan_num:4;
+        uint32_t reserved_20:12;
+    };
+    uint32_t val;
+} i2s_rx_tdm_ctrl_reg_t;
+
+/** Type of rxeof_num register
+ *  I2S RX data number control register.
+ */
+typedef union {
+    struct {
+        /** rx_eof_num : R/W; bitpos: [11:0]; default: 64;
+         *  The receive data bit length is (I2S_RX_BITS_MOD[4:0] + 1) * (REG_RX_EOF_NUM[11:0] +
+         *  1) . It will trigger in_suc_eof interrupt in the configured DMA RX channel.
+         */
+        uint32_t rx_eof_num:12;
+        uint32_t reserved_12:20;
+    };
+    uint32_t val;
+} i2s_rxeof_num_reg_t;
+
+
+/** Group: TX Control and configuration registers */
+/** Type of tx_conf register
+ *  I2S TX configure register
+ */
+typedef union {
+    struct {
+        /** tx_reset : WT; bitpos: [0]; default: 0;
+         *  Set this bit to reset transmitter
+         */
+        uint32_t tx_reset:1;
+        /** tx_fifo_reset : WT; bitpos: [1]; default: 0;
+         *  Set this bit to reset Tx AFIFO
+         */
+        uint32_t tx_fifo_reset:1;
+        /** tx_start : R/W/SC; bitpos: [2]; default: 0;
+         *  Set this bit to start transmitting data
+         */
+        uint32_t tx_start:1;
+        /** tx_slave_mod : R/W; bitpos: [3]; default: 0;
+         *  Set this bit to enable slave transmitter mode
+         */
+        uint32_t tx_slave_mod:1;
+        uint32_t reserved_4:1;
+        /** tx_mono : R/W; bitpos: [5]; default: 0;
+         *  Set this bit to enable transmitter in mono mode
+         */
+        uint32_t tx_mono:1;
+        /** tx_chan_equal : R/W; bitpos: [6]; default: 0;
+         *  1: The value of Left channel data is equal to the value of right channel data in
+         *  I2S TX mono mode or TDM channel select mode. 0: The invalid channel data is
+         *  reg_i2s_single_data in I2S TX mono mode or TDM channel select mode.
+         */
+        uint32_t tx_chan_equal:1;
+        /** tx_big_endian : R/W; bitpos: [7]; default: 0;
+         *  I2S Tx byte endian, 1: low addr value to high addr.  0: low addr with low addr
+         *  value.
+         */
+        uint32_t tx_big_endian:1;
+        /** tx_update : R/W/SC; bitpos: [8]; default: 0;
+         *  Set 1 to update I2S TX registers from APB clock domain to I2S TX clock domain. This
+         *  bit will be cleared by hardware after update register done.
+         */
+        uint32_t tx_update:1;
+        /** tx_mono_fst_vld : R/W; bitpos: [9]; default: 1;
+         *  1: The first channel data value is valid in I2S TX mono mode.   0: The second
+         *  channel data value is valid in I2S TX mono mode.
+         */
+        uint32_t tx_mono_fst_vld:1;
+        /** tx_pcm_conf : R/W; bitpos: [11:10]; default: 0;
+         *  I2S TX compress/decompress configuration bit. & 0 (atol): A-Law decompress, 1
+         *  (ltoa) : A-Law compress, 2 (utol) : u-Law decompress, 3 (ltou) : u-Law compress. &
+         */
+        uint32_t tx_pcm_conf:2;
+        /** tx_pcm_bypass : R/W; bitpos: [12]; default: 1;
+         *  Set this bit to bypass  Compress/Decompress module for transmitted data.
+         */
+        uint32_t tx_pcm_bypass:1;
+        /** tx_stop_en : R/W; bitpos: [13]; default: 1;
+         *  Set this bit to stop disable output BCK signal and WS signal when tx FIFO is emtpy
+         */
+        uint32_t tx_stop_en:1;
+        uint32_t reserved_14:1;
+        /** tx_left_align : R/W; bitpos: [15]; default: 1;
+         *  1: I2S TX left alignment mode. 0: I2S TX right alignment mode.
+         */
+        uint32_t tx_left_align:1;
+        /** tx_24_fill_en : R/W; bitpos: [16]; default: 0;
+         *  1: Sent 32 bits in 24 channel bits mode. 0: Sent 24 bits in 24 channel bits mode
+         */
+        uint32_t tx_24_fill_en:1;
+        /** tx_ws_idle_pol : R/W; bitpos: [17]; default: 0;
+         *  0: WS should be 0 when sending left channel data, and WS is 1in right channel.  1:
+         *  WS should be 1 when sending left channel data, and WS is 0in right channel.
+         */
+        uint32_t tx_ws_idle_pol:1;
+        /** tx_bit_order : R/W; bitpos: [18]; default: 0;
+         *  I2S Tx bit endian. 1:small endian, the LSB is sent first. 0:big endian, the MSB is
+         *  sent first.
+         */
+        uint32_t tx_bit_order:1;
+        /** tx_tdm_en : R/W; bitpos: [19]; default: 0;
+         *  1: Enable I2S TDM Tx mode . 0: Disable.
+         */
+        uint32_t tx_tdm_en:1;
+        /** tx_pdm_en : R/W; bitpos: [20]; default: 0;
+         *  1: Enable I2S PDM Tx mode . 0: Disable.
+         */
+        uint32_t tx_pdm_en:1;
+        uint32_t reserved_21:3;
+        /** tx_chan_mod : R/W; bitpos: [26:24]; default: 0;
+         *  I2S transmitter channel mode configuration bits.
+         */
+        uint32_t tx_chan_mod:3;
+        /** sig_loopback : R/W; bitpos: [27]; default: 0;
+         *  Enable signal loop back mode with transmitter module and receiver module sharing
+         *  the same WS and BCK signals.
+         */
+        uint32_t sig_loopback:1;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} i2s_tx_conf_reg_t;
+
+/** Type of tx_conf1 register
+ *  I2S TX configure register 1
+ */
+typedef union {
+    struct {
+        /** tx_tdm_ws_width : R/W; bitpos: [6:0]; default: 0;
+         *  The width of tx_ws_out in TDM mode is (I2S_TX_TDM_WS_WIDTH[6:0] +1) * T_bck
+         */
+        uint32_t tx_tdm_ws_width:7;
+        /** tx_bck_div_num : R/W; bitpos: [12:7]; default: 6;
+         *  Bit clock configuration bits in transmitter mode.
+         */
+        uint32_t tx_bck_div_num:6;
+        /** tx_bits_mod : R/W; bitpos: [17:13]; default: 15;
+         *  Set the bits to configure the valid data bit length of I2S transmitter channel. 7:
+         *  all the valid channel data is in 8-bit-mode. 15: all the valid channel data is in
+         *  16-bit-mode. 23: all the valid channel data is in 24-bit-mode. 31:all the valid
+         *  channel data is in 32-bit-mode.
+         */
+        uint32_t tx_bits_mod:5;
+        /** tx_half_sample_bits : R/W; bitpos: [23:18]; default: 15;
+         *  I2S Tx half sample bits -1.
+         */
+        uint32_t tx_half_sample_bits:6;
+        /** tx_tdm_chan_bits : R/W; bitpos: [28:24]; default: 15;
+         *  The Tx bit number for each channel minus 1in TDM mode.
+         */
+        uint32_t tx_tdm_chan_bits:5;
+        /** tx_msb_shift : R/W; bitpos: [29]; default: 1;
+         *  Set this bit to enable transmitter in Phillips standard mode
+         */
+        uint32_t tx_msb_shift:1;
+        /** tx_bck_no_dly : R/W; bitpos: [30]; default: 1;
+         *  1: BCK is not delayed to generate pos/neg edge in master mode. 0: BCK is delayed to
+         *  generate pos/neg edge in master mode.
+         */
+        uint32_t tx_bck_no_dly:1;
+        uint32_t reserved_31:1;
+    };
+    uint32_t val;
+} i2s_tx_conf1_reg_t;
+
+/** Type of tx_clkm_conf register
+ *  I2S TX clock configure register
+ */
+typedef union {
+    struct {
+        /** tx_clkm_div_num : R/W; bitpos: [7:0]; default: 2;
+         *  Integral I2S TX clock divider value. f_I2S_CLK = f_I2S_CLK_S/(N+b/a). There will be
+         *  (a-b) * n-div and b * (n+1)-div.  So the average combination will be:  for b <=
+         *  a/2, z * [x * n-div + (n+1)-div] + y * n-div. For b > a/2, z * [n-div + x *
+         *  (n+1)-div] + y * (n+1)-div.
+         */
+        uint32_t tx_clkm_div_num:8;
+        uint32_t reserved_8:18;
+        /** tx_clk_active : R/W; bitpos: [26]; default: 0;
+         *  I2S Tx module clock enable signal.
+         */
+        uint32_t tx_clk_active:1;
+        /** tx_clk_sel : R/W; bitpos: [28:27]; default: 0;
+         *  Select I2S Tx module source clock. 0: XTAL clock. 1: APLL. 2: CLK160. 3:
+         *  I2S_MCLK_in.
+         */
+        uint32_t tx_clk_sel:2;
+        /** clk_en : R/W; bitpos: [29]; default: 0;
+         *  Set this bit to enable clk gate
+         */
+        uint32_t clk_en:1;
+        uint32_t reserved_30:2;
+    };
+    uint32_t val;
+} i2s_tx_clkm_conf_reg_t;
+
+/** Type of tx_tdm_ctrl register
+ *  I2S TX TDM mode control register
+ */
+typedef union {
+    struct {
+        /** tx_tdm_chan0_en : R/W; bitpos: [0]; default: 1;
+         *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+         *  0 in this channel.
+         */
+        uint32_t tx_tdm_chan0_en:1;
+        /** tx_tdm_chan1_en : R/W; bitpos: [1]; default: 1;
+         *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+         *  0 in this channel.
+         */
+        uint32_t tx_tdm_chan1_en:1;
+        /** tx_tdm_chan2_en : R/W; bitpos: [2]; default: 1;
+         *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+         *  0 in this channel.
+         */
+        uint32_t tx_tdm_chan2_en:1;
+        /** tx_tdm_chan3_en : R/W; bitpos: [3]; default: 1;
+         *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+         *  0 in this channel.
+         */
+        uint32_t tx_tdm_chan3_en:1;
+        /** tx_tdm_chan4_en : R/W; bitpos: [4]; default: 1;
+         *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+         *  0 in this channel.
+         */
+        uint32_t tx_tdm_chan4_en:1;
+        /** tx_tdm_chan5_en : R/W; bitpos: [5]; default: 1;
+         *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+         *  0 in this channel.
+         */
+        uint32_t tx_tdm_chan5_en:1;
+        /** tx_tdm_chan6_en : R/W; bitpos: [6]; default: 1;
+         *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+         *  0 in this channel.
+         */
+        uint32_t tx_tdm_chan6_en:1;
+        /** tx_tdm_chan7_en : R/W; bitpos: [7]; default: 1;
+         *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+         *  0 in this channel.
+         */
+        uint32_t tx_tdm_chan7_en:1;
+        /** tx_tdm_chan8_en : R/W; bitpos: [8]; default: 1;
+         *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+         *  0 in this channel.
+         */
+        uint32_t tx_tdm_chan8_en:1;
+        /** tx_tdm_chan9_en : R/W; bitpos: [9]; default: 1;
+         *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+         *  0 in this channel.
+         */
+        uint32_t tx_tdm_chan9_en:1;
+        /** tx_tdm_chan10_en : R/W; bitpos: [10]; default: 1;
+         *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+         *  0 in this channel.
+         */
+        uint32_t tx_tdm_chan10_en:1;
+        /** tx_tdm_chan11_en : R/W; bitpos: [11]; default: 1;
+         *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+         *  0 in this channel.
+         */
+        uint32_t tx_tdm_chan11_en:1;
+        /** tx_tdm_chan12_en : R/W; bitpos: [12]; default: 1;
+         *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+         *  0 in this channel.
+         */
+        uint32_t tx_tdm_chan12_en:1;
+        /** tx_tdm_chan13_en : R/W; bitpos: [13]; default: 1;
+         *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+         *  0 in this channel.
+         */
+        uint32_t tx_tdm_chan13_en:1;
+        /** tx_tdm_chan14_en : R/W; bitpos: [14]; default: 1;
+         *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+         *  0 in this channel.
+         */
+        uint32_t tx_tdm_chan14_en:1;
+        /** tx_tdm_chan15_en : R/W; bitpos: [15]; default: 1;
+         *  1: Enable the valid data output of I2S TX TDM channel $n. 0:  Disable, just output
+         *  0 in this channel.
+         */
+        uint32_t tx_tdm_chan15_en:1;
+        /** tx_tdm_tot_chan_num : R/W; bitpos: [19:16]; default: 0;
+         *  The total channel number of I2S TX TDM mode.
+         */
+        uint32_t tx_tdm_tot_chan_num:4;
+        /** tx_tdm_skip_msk_en : R/W; bitpos: [20]; default: 0;
+         *  When DMA TX buffer stores the data of (REG_TX_TDM_TOT_CHAN_NUM + 1)  channels, and
+         *  only the data of the enabled channels is sent, then this bit should be set. Clear
+         *  it when all the data stored in DMA TX buffer is for enabled channels.
+         */
+        uint32_t tx_tdm_skip_msk_en:1;
+        uint32_t reserved_21:11;
+    };
+    uint32_t val;
+} i2s_tx_tdm_ctrl_reg_t;
+
+
+/** Group: RX clock and timing registers */
+/** Type of rx_clkm_div_conf register
+ *  I2S RX module clock divider configure register
+ */
+typedef union {
+    struct {
+        /** rx_clkm_div_z : R/W; bitpos: [8:0]; default: 0;
+         *  For b <= a/2, the value of I2S_RX_CLKM_DIV_Z is b. For b > a/2, the value of
+         *  I2S_RX_CLKM_DIV_Z is (a-b).
+         */
+        uint32_t rx_clkm_div_z:9;
+        /** rx_clkm_div_y : R/W; bitpos: [17:9]; default: 1;
+         *  For b <= a/2, the value of I2S_RX_CLKM_DIV_Y is (a%b) . For b > a/2, the value of
+         *  I2S_RX_CLKM_DIV_Y is (a%(a-b)).
+         */
+        uint32_t rx_clkm_div_y:9;
+        /** rx_clkm_div_x : R/W; bitpos: [26:18]; default: 0;
+         *  For b <= a/2, the value of I2S_RX_CLKM_DIV_X is (a/b) - 1. For b > a/2, the value
+         *  of I2S_RX_CLKM_DIV_X is (a/(a-b)) - 1.
+         */
+        uint32_t rx_clkm_div_x:9;
+        /** rx_clkm_div_yn1 : R/W; bitpos: [27]; default: 0;
+         *  For b <= a/2, the value of I2S_RX_CLKM_DIV_YN1 is 0 . For b > a/2, the value of
+         *  I2S_RX_CLKM_DIV_YN1 is 1.
+         */
+        uint32_t rx_clkm_div_yn1:1;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} i2s_rx_clkm_div_conf_reg_t;
+
+/** Type of rx_timing register
+ *  I2S RX timing control register
+ */
+typedef union {
+    struct {
+        /** rx_sd_in_dm : R/W; bitpos: [1:0]; default: 0;
+         *  The delay mode of I2S Rx SD input signal. 0: bypass. 1: delay by pos edge.  2:
+         *  delay by neg edge. 3: not used.
+         */
+        uint32_t rx_sd_in_dm:2;
+        uint32_t reserved_2:14;
+        /** rx_ws_out_dm : R/W; bitpos: [17:16]; default: 0;
+         *  The delay mode of I2S Rx WS output signal. 0: bypass. 1: delay by pos edge.  2:
+         *  delay by neg edge. 3: not used.
+         */
+        uint32_t rx_ws_out_dm:2;
+        uint32_t reserved_18:2;
+        /** rx_bck_out_dm : R/W; bitpos: [21:20]; default: 0;
+         *  The delay mode of I2S Rx BCK output signal. 0: bypass. 1: delay by pos edge.  2:
+         *  delay by neg edge. 3: not used.
+         */
+        uint32_t rx_bck_out_dm:2;
+        uint32_t reserved_22:2;
+        /** rx_ws_in_dm : R/W; bitpos: [25:24]; default: 0;
+         *  The delay mode of I2S Rx WS input signal. 0: bypass. 1: delay by pos edge.  2:
+         *  delay by neg edge. 3: not used.
+         */
+        uint32_t rx_ws_in_dm:2;
+        uint32_t reserved_26:2;
+        /** rx_bck_in_dm : R/W; bitpos: [29:28]; default: 0;
+         *  The delay mode of I2S Rx BCK input signal. 0: bypass. 1: delay by pos edge.  2:
+         *  delay by neg edge. 3: not used.
+         */
+        uint32_t rx_bck_in_dm:2;
+        uint32_t reserved_30:2;
+    };
+    uint32_t val;
+} i2s_rx_timing_reg_t;
+
+
+/** Group: TX clock and timing registers */
+/** Type of tx_clkm_div_conf register
+ *  I2S TX module clock divider configure register
+ */
+typedef union {
+    struct {
+        /** tx_clkm_div_z : R/W; bitpos: [8:0]; default: 0;
+         *  For b <= a/2, the value of I2S_TX_CLKM_DIV_Z is b. For b > a/2, the value of
+         *  I2S_TX_CLKM_DIV_Z is (a-b).
+         */
+        uint32_t tx_clkm_div_z:9;
+        /** tx_clkm_div_y : R/W; bitpos: [17:9]; default: 1;
+         *  For b <= a/2, the value of I2S_TX_CLKM_DIV_Y is (a%b) . For b > a/2, the value of
+         *  I2S_TX_CLKM_DIV_Y is (a%(a-b)).
+         */
+        uint32_t tx_clkm_div_y:9;
+        /** tx_clkm_div_x : R/W; bitpos: [26:18]; default: 0;
+         *  For b <= a/2, the value of I2S_TX_CLKM_DIV_X is (a/b) - 1. For b > a/2, the value
+         *  of I2S_TX_CLKM_DIV_X is (a/(a-b)) - 1.
+         */
+        uint32_t tx_clkm_div_x:9;
+        /** tx_clkm_div_yn1 : R/W; bitpos: [27]; default: 0;
+         *  For b <= a/2, the value of I2S_TX_CLKM_DIV_YN1 is 0 . For b > a/2, the value of
+         *  I2S_TX_CLKM_DIV_YN1 is 1.
+         */
+        uint32_t tx_clkm_div_yn1:1;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} i2s_tx_clkm_div_conf_reg_t;
+
+/** Type of tx_timing register
+ *  I2S TX timing control register
+ */
+typedef union {
+    struct {
+        /** tx_sd_out_dm : R/W; bitpos: [1:0]; default: 0;
+         *  The delay mode of I2S TX SD output signal. 0: bypass. 1: delay by pos edge.  2:
+         *  delay by neg edge. 3: not used.
+         */
+        uint32_t tx_sd_out_dm:2;
+        uint32_t reserved_2:2;
+        /** tx_sd1_out_dm : R/W; bitpos: [5:4]; default: 0;
+         *  The delay mode of I2S TX SD1 output signal. 0: bypass. 1: delay by pos edge.  2:
+         *  delay by neg edge. 3: not used.
+         */
+        uint32_t tx_sd1_out_dm:2;
+        uint32_t reserved_6:10;
+        /** tx_ws_out_dm : R/W; bitpos: [17:16]; default: 0;
+         *  The delay mode of I2S TX WS output signal. 0: bypass. 1: delay by pos edge.  2:
+         *  delay by neg edge. 3: not used.
+         */
+        uint32_t tx_ws_out_dm:2;
+        uint32_t reserved_18:2;
+        /** tx_bck_out_dm : R/W; bitpos: [21:20]; default: 0;
+         *  The delay mode of I2S TX BCK output signal. 0: bypass. 1: delay by pos edge.  2:
+         *  delay by neg edge. 3: not used.
+         */
+        uint32_t tx_bck_out_dm:2;
+        uint32_t reserved_22:2;
+        /** tx_ws_in_dm : R/W; bitpos: [25:24]; default: 0;
+         *  The delay mode of I2S TX WS input signal. 0: bypass. 1: delay by pos edge.  2:
+         *  delay by neg edge. 3: not used.
+         */
+        uint32_t tx_ws_in_dm:2;
+        uint32_t reserved_26:2;
+        /** tx_bck_in_dm : R/W; bitpos: [29:28]; default: 0;
+         *  The delay mode of I2S TX BCK input signal. 0: bypass. 1: delay by pos edge.  2:
+         *  delay by neg edge. 3: not used.
+         */
+        uint32_t tx_bck_in_dm:2;
+        uint32_t reserved_30:2;
+    };
+    uint32_t val;
+} i2s_tx_timing_reg_t;
+
+
+/** Group: Control and configuration registers */
+/** Type of lc_hung_conf register
+ *  I2S HUNG configure register.
+ */
+typedef union {
+    struct {
+        /** lc_fifo_timeout : R/W; bitpos: [7:0]; default: 16;
+         *  the i2s_tx_hung_int interrupt or the i2s_rx_hung_int interrupt will be triggered
+         *  when fifo hung counter is equal to this value
+         */
+        uint32_t lc_fifo_timeout:8;
+        /** lc_fifo_timeout_shift : R/W; bitpos: [10:8]; default: 0;
+         *  The bits are used to scale tick counter threshold. The tick counter is reset when
+         *  counter value >= 88000/2^i2s_lc_fifo_timeout_shift
+         */
+        uint32_t lc_fifo_timeout_shift:3;
+        /** lc_fifo_timeout_ena : R/W; bitpos: [11]; default: 1;
+         *  The enable bit for FIFO timeout
+         */
+        uint32_t lc_fifo_timeout_ena:1;
+        uint32_t reserved_12:20;
+    };
+    uint32_t val;
+} i2s_lc_hung_conf_reg_t;
+
+/** Type of conf_sigle_data register
+ *  I2S signal data register
+ */
+typedef union {
+    struct {
+        /** single_data : R/W; bitpos: [31:0]; default: 0;
+         *  The configured constant channel data to be sent out.
+         */
+        uint32_t single_data:32;
+    };
+    uint32_t val;
+} i2s_conf_sigle_data_reg_t;
+
+
+/** Group: TX status registers */
+/** Type of state register
+ *  I2S TX status register
+ */
+typedef union {
+    struct {
+        /** tx_idle : RO; bitpos: [0]; default: 1;
+         *  1: i2s_tx is idle state. 0: i2s_tx is working.
+         */
+        uint32_t tx_idle:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} i2s_state_reg_t;
+
+
+/** Group: ETM registers */
+/** Type of etm_conf register
+ *  I2S ETM configure register
+ */
+typedef union {
+    struct {
+        /** etm_tx_send_word_num : R/W; bitpos: [9:0]; default: 64;
+         *  I2S ETM send x words event. When sending word number of
+         *  reg_etm_tx_send_word_num[9:0], i2s will trigger an etm event.
+         */
+        uint32_t etm_tx_send_word_num:10;
+        /** etm_rx_receive_word_num : R/W; bitpos: [19:10]; default: 64;
+         *  I2S ETM receive x words event. When receiving word number of
+         *  reg_etm_rx_receive_word_num[9:0], i2s will trigger an etm event.
+         */
+        uint32_t etm_rx_receive_word_num:10;
+        uint32_t reserved_20:12;
+    };
+    uint32_t val;
+} i2s_etm_conf_reg_t;
+
+
+/** Group: Version register */
+/** Type of date register
+ *  Version control register
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [27:0]; default: 35655792;
+         *  I2S version control register
+         */
+        uint32_t date:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} i2s_date_reg_t;
+
+
+typedef struct i2s_dev_t {
+    uint32_t reserved_000[3];
+    volatile i2s_int_raw_reg_t int_raw;
+    volatile i2s_int_st_reg_t int_st;
+    volatile i2s_int_ena_reg_t int_ena;
+    volatile i2s_int_clr_reg_t int_clr;
+    uint32_t reserved_01c;
+    volatile i2s_rx_conf_reg_t rx_conf;
+    volatile i2s_tx_conf_reg_t tx_conf;
+    volatile i2s_rx_conf1_reg_t rx_conf1;
+    volatile i2s_tx_conf1_reg_t tx_conf1;
+    volatile i2s_rx_clkm_conf_reg_t rx_clkm_conf;
+    volatile i2s_tx_clkm_conf_reg_t tx_clkm_conf;
+    volatile i2s_rx_clkm_div_conf_reg_t rx_clkm_div_conf;
+    volatile i2s_tx_clkm_div_conf_reg_t tx_clkm_div_conf;
+    volatile i2s_tx_pcm2pdm_conf_reg_t tx_pcm2pdm_conf;
+    volatile i2s_tx_pcm2pdm_conf1_reg_t tx_pcm2pdm_conf1;
+    uint32_t reserved_048[2];
+    volatile i2s_rx_tdm_ctrl_reg_t rx_tdm_ctrl;
+    volatile i2s_tx_tdm_ctrl_reg_t tx_tdm_ctrl;
+    volatile i2s_rx_timing_reg_t rx_timing;
+    volatile i2s_tx_timing_reg_t tx_timing;
+    volatile i2s_lc_hung_conf_reg_t lc_hung_conf;
+    volatile i2s_rxeof_num_reg_t rxeof_num;
+    volatile i2s_conf_sigle_data_reg_t conf_sigle_data;
+    volatile i2s_state_reg_t state;
+    volatile i2s_etm_conf_reg_t etm_conf;
+    uint32_t reserved_074[3];
+    volatile i2s_date_reg_t date;
+} i2s_dev_t;
+
+extern i2s_dev_t I2S0;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(i2s_dev_t) == 0x84, "Invalid size of i2s_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/interrupt_matrix_reg.h b/components/soc/esp32c6/include/soc/interrupt_matrix_reg.h
new file mode 100644
index 0000000000..d5af256a4d
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/interrupt_matrix_reg.h
@@ -0,0 +1,999 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** INTMTX_CORE0_WIFI_MAC_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_WIFI_MAC_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x0)
+/** INTMTX_CORE0_WIFI_MAC_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_WIFI_MAC_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_WIFI_MAC_INTR_MAP_M  (INTMTX_CORE0_WIFI_MAC_INTR_MAP_V << INTMTX_CORE0_WIFI_MAC_INTR_MAP_S)
+#define INTMTX_CORE0_WIFI_MAC_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_WIFI_MAC_INTR_MAP_S  0
+
+/** INTMTX_CORE0_WIFI_MAC_NMI_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_WIFI_MAC_NMI_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x4)
+/** INTMTX_CORE0_WIFI_MAC_NMI_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_WIFI_MAC_NMI_MAP    0x0000001FU
+#define INTMTX_CORE0_WIFI_MAC_NMI_MAP_M  (INTMTX_CORE0_WIFI_MAC_NMI_MAP_V << INTMTX_CORE0_WIFI_MAC_NMI_MAP_S)
+#define INTMTX_CORE0_WIFI_MAC_NMI_MAP_V  0x0000001FU
+#define INTMTX_CORE0_WIFI_MAC_NMI_MAP_S  0
+
+/** INTMTX_CORE0_WIFI_PWR_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_WIFI_PWR_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x8)
+/** INTMTX_CORE0_WIFI_PWR_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_WIFI_PWR_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_WIFI_PWR_INTR_MAP_M  (INTMTX_CORE0_WIFI_PWR_INTR_MAP_V << INTMTX_CORE0_WIFI_PWR_INTR_MAP_S)
+#define INTMTX_CORE0_WIFI_PWR_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_WIFI_PWR_INTR_MAP_S  0
+
+/** INTMTX_CORE0_WIFI_BB_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_WIFI_BB_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0xc)
+/** INTMTX_CORE0_WIFI_BB_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_WIFI_BB_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_WIFI_BB_INTR_MAP_M  (INTMTX_CORE0_WIFI_BB_INTR_MAP_V << INTMTX_CORE0_WIFI_BB_INTR_MAP_S)
+#define INTMTX_CORE0_WIFI_BB_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_WIFI_BB_INTR_MAP_S  0
+
+/** INTMTX_CORE0_BT_MAC_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_BT_MAC_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x10)
+/** INTMTX_CORE0_BT_MAC_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_BT_MAC_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_BT_MAC_INTR_MAP_M  (INTMTX_CORE0_BT_MAC_INTR_MAP_V << INTMTX_CORE0_BT_MAC_INTR_MAP_S)
+#define INTMTX_CORE0_BT_MAC_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_BT_MAC_INTR_MAP_S  0
+
+/** INTMTX_CORE0_BT_BB_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_BT_BB_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x14)
+/** INTMTX_CORE0_BT_BB_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_BT_BB_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_BT_BB_INTR_MAP_M  (INTMTX_CORE0_BT_BB_INTR_MAP_V << INTMTX_CORE0_BT_BB_INTR_MAP_S)
+#define INTMTX_CORE0_BT_BB_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_BT_BB_INTR_MAP_S  0
+
+/** INTMTX_CORE0_BT_BB_NMI_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_BT_BB_NMI_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x18)
+/** INTMTX_CORE0_BT_BB_NMI_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_BT_BB_NMI_MAP    0x0000001FU
+#define INTMTX_CORE0_BT_BB_NMI_MAP_M  (INTMTX_CORE0_BT_BB_NMI_MAP_V << INTMTX_CORE0_BT_BB_NMI_MAP_S)
+#define INTMTX_CORE0_BT_BB_NMI_MAP_V  0x0000001FU
+#define INTMTX_CORE0_BT_BB_NMI_MAP_S  0
+
+/** INTMTX_CORE0_LP_TIMER_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_LP_TIMER_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x1c)
+/** INTMTX_CORE0_LP_TIMER_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_LP_TIMER_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_LP_TIMER_INTR_MAP_M  (INTMTX_CORE0_LP_TIMER_INTR_MAP_V << INTMTX_CORE0_LP_TIMER_INTR_MAP_S)
+#define INTMTX_CORE0_LP_TIMER_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_LP_TIMER_INTR_MAP_S  0
+
+/** INTMTX_CORE0_COEX_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_COEX_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x20)
+/** INTMTX_CORE0_COEX_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_COEX_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_COEX_INTR_MAP_M  (INTMTX_CORE0_COEX_INTR_MAP_V << INTMTX_CORE0_COEX_INTR_MAP_S)
+#define INTMTX_CORE0_COEX_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_COEX_INTR_MAP_S  0
+
+/** INTMTX_CORE0_BLE_TIMER_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_BLE_TIMER_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x24)
+/** INTMTX_CORE0_BLE_TIMER_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_BLE_TIMER_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_BLE_TIMER_INTR_MAP_M  (INTMTX_CORE0_BLE_TIMER_INTR_MAP_V << INTMTX_CORE0_BLE_TIMER_INTR_MAP_S)
+#define INTMTX_CORE0_BLE_TIMER_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_BLE_TIMER_INTR_MAP_S  0
+
+/** INTMTX_CORE0_BLE_SEC_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_BLE_SEC_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x28)
+/** INTMTX_CORE0_BLE_SEC_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_BLE_SEC_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_BLE_SEC_INTR_MAP_M  (INTMTX_CORE0_BLE_SEC_INTR_MAP_V << INTMTX_CORE0_BLE_SEC_INTR_MAP_S)
+#define INTMTX_CORE0_BLE_SEC_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_BLE_SEC_INTR_MAP_S  0
+
+/** INTMTX_CORE0_I2C_MST_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_I2C_MST_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x2c)
+/** INTMTX_CORE0_I2C_MST_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_I2C_MST_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_I2C_MST_INTR_MAP_M  (INTMTX_CORE0_I2C_MST_INTR_MAP_V << INTMTX_CORE0_I2C_MST_INTR_MAP_S)
+#define INTMTX_CORE0_I2C_MST_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_I2C_MST_INTR_MAP_S  0
+
+/** INTMTX_CORE0_ZB_MAC_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_ZB_MAC_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x30)
+/** INTMTX_CORE0_ZB_MAC_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_ZB_MAC_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_ZB_MAC_INTR_MAP_M  (INTMTX_CORE0_ZB_MAC_INTR_MAP_V << INTMTX_CORE0_ZB_MAC_INTR_MAP_S)
+#define INTMTX_CORE0_ZB_MAC_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_ZB_MAC_INTR_MAP_S  0
+
+/** INTMTX_CORE0_PMU_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_PMU_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x34)
+/** INTMTX_CORE0_PMU_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_PMU_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_PMU_INTR_MAP_M  (INTMTX_CORE0_PMU_INTR_MAP_V << INTMTX_CORE0_PMU_INTR_MAP_S)
+#define INTMTX_CORE0_PMU_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_PMU_INTR_MAP_S  0
+
+/** INTMTX_CORE0_EFUSE_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_EFUSE_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x38)
+/** INTMTX_CORE0_EFUSE_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_EFUSE_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_EFUSE_INTR_MAP_M  (INTMTX_CORE0_EFUSE_INTR_MAP_V << INTMTX_CORE0_EFUSE_INTR_MAP_S)
+#define INTMTX_CORE0_EFUSE_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_EFUSE_INTR_MAP_S  0
+
+/** INTMTX_CORE0_LP_RTC_TIMER_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_LP_RTC_TIMER_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x3c)
+/** INTMTX_CORE0_LP_RTC_TIMER_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_LP_RTC_TIMER_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_LP_RTC_TIMER_INTR_MAP_M  (INTMTX_CORE0_LP_RTC_TIMER_INTR_MAP_V << INTMTX_CORE0_LP_RTC_TIMER_INTR_MAP_S)
+#define INTMTX_CORE0_LP_RTC_TIMER_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_LP_RTC_TIMER_INTR_MAP_S  0
+
+/** INTMTX_CORE0_LP_UART_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_LP_UART_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x40)
+/** INTMTX_CORE0_LP_UART_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_LP_UART_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_LP_UART_INTR_MAP_M  (INTMTX_CORE0_LP_UART_INTR_MAP_V << INTMTX_CORE0_LP_UART_INTR_MAP_S)
+#define INTMTX_CORE0_LP_UART_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_LP_UART_INTR_MAP_S  0
+
+/** INTMTX_CORE0_LP_I2C_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_LP_I2C_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x44)
+/** INTMTX_CORE0_LP_I2C_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_LP_I2C_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_LP_I2C_INTR_MAP_M  (INTMTX_CORE0_LP_I2C_INTR_MAP_V << INTMTX_CORE0_LP_I2C_INTR_MAP_S)
+#define INTMTX_CORE0_LP_I2C_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_LP_I2C_INTR_MAP_S  0
+
+/** INTMTX_CORE0_LP_WDT_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_LP_WDT_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x48)
+/** INTMTX_CORE0_LP_WDT_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_LP_WDT_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_LP_WDT_INTR_MAP_M  (INTMTX_CORE0_LP_WDT_INTR_MAP_V << INTMTX_CORE0_LP_WDT_INTR_MAP_S)
+#define INTMTX_CORE0_LP_WDT_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_LP_WDT_INTR_MAP_S  0
+
+/** INTMTX_CORE0_LP_PERI_TIMEOUT_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_LP_PERI_TIMEOUT_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x4c)
+/** INTMTX_CORE0_LP_PERI_TIMEOUT_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_LP_PERI_TIMEOUT_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_LP_PERI_TIMEOUT_INTR_MAP_M  (INTMTX_CORE0_LP_PERI_TIMEOUT_INTR_MAP_V << INTMTX_CORE0_LP_PERI_TIMEOUT_INTR_MAP_S)
+#define INTMTX_CORE0_LP_PERI_TIMEOUT_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_LP_PERI_TIMEOUT_INTR_MAP_S  0
+
+/** INTMTX_CORE0_LP_APM_M0_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_LP_APM_M0_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x50)
+/** INTMTX_CORE0_LP_APM_M0_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_LP_APM_M0_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_LP_APM_M0_INTR_MAP_M  (INTMTX_CORE0_LP_APM_M0_INTR_MAP_V << INTMTX_CORE0_LP_APM_M0_INTR_MAP_S)
+#define INTMTX_CORE0_LP_APM_M0_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_LP_APM_M0_INTR_MAP_S  0
+
+/** INTMTX_CORE0_LP_APM_M1_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_LP_APM_M1_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x54)
+/** INTMTX_CORE0_LP_APM_M1_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_LP_APM_M1_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_LP_APM_M1_INTR_MAP_M  (INTMTX_CORE0_LP_APM_M1_INTR_MAP_V << INTMTX_CORE0_LP_APM_M1_INTR_MAP_S)
+#define INTMTX_CORE0_LP_APM_M1_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_LP_APM_M1_INTR_MAP_S  0
+
+/** INTMTX_CORE0_CPU_INTR_FROM_CPU_0_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_CPU_INTR_FROM_CPU_0_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x58)
+/** INTMTX_CORE0_CPU_INTR_FROM_CPU_0_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_CPU_INTR_FROM_CPU_0_MAP    0x0000001FU
+#define INTMTX_CORE0_CPU_INTR_FROM_CPU_0_MAP_M  (INTMTX_CORE0_CPU_INTR_FROM_CPU_0_MAP_V << INTMTX_CORE0_CPU_INTR_FROM_CPU_0_MAP_S)
+#define INTMTX_CORE0_CPU_INTR_FROM_CPU_0_MAP_V  0x0000001FU
+#define INTMTX_CORE0_CPU_INTR_FROM_CPU_0_MAP_S  0
+
+/** INTMTX_CORE0_CPU_INTR_FROM_CPU_1_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_CPU_INTR_FROM_CPU_1_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x5c)
+/** INTMTX_CORE0_CPU_INTR_FROM_CPU_1_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_CPU_INTR_FROM_CPU_1_MAP    0x0000001FU
+#define INTMTX_CORE0_CPU_INTR_FROM_CPU_1_MAP_M  (INTMTX_CORE0_CPU_INTR_FROM_CPU_1_MAP_V << INTMTX_CORE0_CPU_INTR_FROM_CPU_1_MAP_S)
+#define INTMTX_CORE0_CPU_INTR_FROM_CPU_1_MAP_V  0x0000001FU
+#define INTMTX_CORE0_CPU_INTR_FROM_CPU_1_MAP_S  0
+
+/** INTMTX_CORE0_CPU_INTR_FROM_CPU_2_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_CPU_INTR_FROM_CPU_2_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x60)
+/** INTMTX_CORE0_CPU_INTR_FROM_CPU_2_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_CPU_INTR_FROM_CPU_2_MAP    0x0000001FU
+#define INTMTX_CORE0_CPU_INTR_FROM_CPU_2_MAP_M  (INTMTX_CORE0_CPU_INTR_FROM_CPU_2_MAP_V << INTMTX_CORE0_CPU_INTR_FROM_CPU_2_MAP_S)
+#define INTMTX_CORE0_CPU_INTR_FROM_CPU_2_MAP_V  0x0000001FU
+#define INTMTX_CORE0_CPU_INTR_FROM_CPU_2_MAP_S  0
+
+/** INTMTX_CORE0_CPU_INTR_FROM_CPU_3_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_CPU_INTR_FROM_CPU_3_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x64)
+/** INTMTX_CORE0_CPU_INTR_FROM_CPU_3_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_CPU_INTR_FROM_CPU_3_MAP    0x0000001FU
+#define INTMTX_CORE0_CPU_INTR_FROM_CPU_3_MAP_M  (INTMTX_CORE0_CPU_INTR_FROM_CPU_3_MAP_V << INTMTX_CORE0_CPU_INTR_FROM_CPU_3_MAP_S)
+#define INTMTX_CORE0_CPU_INTR_FROM_CPU_3_MAP_V  0x0000001FU
+#define INTMTX_CORE0_CPU_INTR_FROM_CPU_3_MAP_S  0
+
+/** INTMTX_CORE0_ASSIST_DEBUG_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_ASSIST_DEBUG_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x68)
+/** INTMTX_CORE0_ASSIST_DEBUG_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_ASSIST_DEBUG_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_ASSIST_DEBUG_INTR_MAP_M  (INTMTX_CORE0_ASSIST_DEBUG_INTR_MAP_V << INTMTX_CORE0_ASSIST_DEBUG_INTR_MAP_S)
+#define INTMTX_CORE0_ASSIST_DEBUG_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_ASSIST_DEBUG_INTR_MAP_S  0
+
+/** INTMTX_CORE0_TRACE_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_TRACE_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x6c)
+/** INTMTX_CORE0_TRACE_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_TRACE_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_TRACE_INTR_MAP_M  (INTMTX_CORE0_TRACE_INTR_MAP_V << INTMTX_CORE0_TRACE_INTR_MAP_S)
+#define INTMTX_CORE0_TRACE_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_TRACE_INTR_MAP_S  0
+
+/** INTMTX_CORE0_CACHE_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_CACHE_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x70)
+/** INTMTX_CORE0_CACHE_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_CACHE_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_CACHE_INTR_MAP_M  (INTMTX_CORE0_CACHE_INTR_MAP_V << INTMTX_CORE0_CACHE_INTR_MAP_S)
+#define INTMTX_CORE0_CACHE_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_CACHE_INTR_MAP_S  0
+
+/** INTMTX_CORE0_CPU_PERI_TIMEOUT_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_CPU_PERI_TIMEOUT_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x74)
+/** INTMTX_CORE0_CPU_PERI_TIMEOUT_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_CPU_PERI_TIMEOUT_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_CPU_PERI_TIMEOUT_INTR_MAP_M  (INTMTX_CORE0_CPU_PERI_TIMEOUT_INTR_MAP_V << INTMTX_CORE0_CPU_PERI_TIMEOUT_INTR_MAP_S)
+#define INTMTX_CORE0_CPU_PERI_TIMEOUT_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_CPU_PERI_TIMEOUT_INTR_MAP_S  0
+
+/** INTMTX_CORE0_GPIO_INTERRUPT_PRO_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_GPIO_INTERRUPT_PRO_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x78)
+/** INTMTX_CORE0_GPIO_INTERRUPT_PRO_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_GPIO_INTERRUPT_PRO_MAP    0x0000001FU
+#define INTMTX_CORE0_GPIO_INTERRUPT_PRO_MAP_M  (INTMTX_CORE0_GPIO_INTERRUPT_PRO_MAP_V << INTMTX_CORE0_GPIO_INTERRUPT_PRO_MAP_S)
+#define INTMTX_CORE0_GPIO_INTERRUPT_PRO_MAP_V  0x0000001FU
+#define INTMTX_CORE0_GPIO_INTERRUPT_PRO_MAP_S  0
+
+/** INTMTX_CORE0_GPIO_INTERRUPT_PRO_NMI_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_GPIO_INTERRUPT_PRO_NMI_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x7c)
+/** INTMTX_CORE0_GPIO_INTERRUPT_PRO_NMI_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_GPIO_INTERRUPT_PRO_NMI_MAP    0x0000001FU
+#define INTMTX_CORE0_GPIO_INTERRUPT_PRO_NMI_MAP_M  (INTMTX_CORE0_GPIO_INTERRUPT_PRO_NMI_MAP_V << INTMTX_CORE0_GPIO_INTERRUPT_PRO_NMI_MAP_S)
+#define INTMTX_CORE0_GPIO_INTERRUPT_PRO_NMI_MAP_V  0x0000001FU
+#define INTMTX_CORE0_GPIO_INTERRUPT_PRO_NMI_MAP_S  0
+
+/** INTMTX_CORE0_PAU_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_PAU_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x80)
+/** INTMTX_CORE0_PAU_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_PAU_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_PAU_INTR_MAP_M  (INTMTX_CORE0_PAU_INTR_MAP_V << INTMTX_CORE0_PAU_INTR_MAP_S)
+#define INTMTX_CORE0_PAU_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_PAU_INTR_MAP_S  0
+
+/** INTMTX_CORE0_HP_PERI_TIMEOUT_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_HP_PERI_TIMEOUT_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x84)
+/** INTMTX_CORE0_HP_PERI_TIMEOUT_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_HP_PERI_TIMEOUT_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_HP_PERI_TIMEOUT_INTR_MAP_M  (INTMTX_CORE0_HP_PERI_TIMEOUT_INTR_MAP_V << INTMTX_CORE0_HP_PERI_TIMEOUT_INTR_MAP_S)
+#define INTMTX_CORE0_HP_PERI_TIMEOUT_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_HP_PERI_TIMEOUT_INTR_MAP_S  0
+
+/** INTMTX_CORE0_MODEM_PERI_TIMEOUT_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_MODEM_PERI_TIMEOUT_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x88)
+/** INTMTX_CORE0_MODEM_PERI_TIMEOUT_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_MODEM_PERI_TIMEOUT_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_MODEM_PERI_TIMEOUT_INTR_MAP_M  (INTMTX_CORE0_MODEM_PERI_TIMEOUT_INTR_MAP_V << INTMTX_CORE0_MODEM_PERI_TIMEOUT_INTR_MAP_S)
+#define INTMTX_CORE0_MODEM_PERI_TIMEOUT_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_MODEM_PERI_TIMEOUT_INTR_MAP_S  0
+
+/** INTMTX_CORE0_HP_APM_M0_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_HP_APM_M0_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x8c)
+/** INTMTX_CORE0_HP_APM_M0_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_HP_APM_M0_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_HP_APM_M0_INTR_MAP_M  (INTMTX_CORE0_HP_APM_M0_INTR_MAP_V << INTMTX_CORE0_HP_APM_M0_INTR_MAP_S)
+#define INTMTX_CORE0_HP_APM_M0_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_HP_APM_M0_INTR_MAP_S  0
+
+/** INTMTX_CORE0_HP_APM_M1_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_HP_APM_M1_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x90)
+/** INTMTX_CORE0_HP_APM_M1_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_HP_APM_M1_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_HP_APM_M1_INTR_MAP_M  (INTMTX_CORE0_HP_APM_M1_INTR_MAP_V << INTMTX_CORE0_HP_APM_M1_INTR_MAP_S)
+#define INTMTX_CORE0_HP_APM_M1_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_HP_APM_M1_INTR_MAP_S  0
+
+/** INTMTX_CORE0_HP_APM_M2_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_HP_APM_M2_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x94)
+/** INTMTX_CORE0_HP_APM_M2_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_HP_APM_M2_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_HP_APM_M2_INTR_MAP_M  (INTMTX_CORE0_HP_APM_M2_INTR_MAP_V << INTMTX_CORE0_HP_APM_M2_INTR_MAP_S)
+#define INTMTX_CORE0_HP_APM_M2_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_HP_APM_M2_INTR_MAP_S  0
+
+/** INTMTX_CORE0_HP_APM_M3_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_HP_APM_M3_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x98)
+/** INTMTX_CORE0_HP_APM_M3_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_HP_APM_M3_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_HP_APM_M3_INTR_MAP_M  (INTMTX_CORE0_HP_APM_M3_INTR_MAP_V << INTMTX_CORE0_HP_APM_M3_INTR_MAP_S)
+#define INTMTX_CORE0_HP_APM_M3_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_HP_APM_M3_INTR_MAP_S  0
+
+/** INTMTX_CORE0_LP_APM0_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_LP_APM0_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x9c)
+/** INTMTX_CORE0_LP_APM0_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_LP_APM0_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_LP_APM0_INTR_MAP_M  (INTMTX_CORE0_LP_APM0_INTR_MAP_V << INTMTX_CORE0_LP_APM0_INTR_MAP_S)
+#define INTMTX_CORE0_LP_APM0_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_LP_APM0_INTR_MAP_S  0
+
+/** INTMTX_CORE0_MSPI_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_MSPI_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0xa0)
+/** INTMTX_CORE0_MSPI_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_MSPI_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_MSPI_INTR_MAP_M  (INTMTX_CORE0_MSPI_INTR_MAP_V << INTMTX_CORE0_MSPI_INTR_MAP_S)
+#define INTMTX_CORE0_MSPI_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_MSPI_INTR_MAP_S  0
+
+/** INTMTX_CORE0_I2S1_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_I2S1_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0xa4)
+/** INTMTX_CORE0_I2S1_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_I2S1_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_I2S1_INTR_MAP_M  (INTMTX_CORE0_I2S1_INTR_MAP_V << INTMTX_CORE0_I2S1_INTR_MAP_S)
+#define INTMTX_CORE0_I2S1_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_I2S1_INTR_MAP_S  0
+
+/** INTMTX_CORE0_UHCI0_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_UHCI0_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0xa8)
+/** INTMTX_CORE0_UHCI0_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_UHCI0_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_UHCI0_INTR_MAP_M  (INTMTX_CORE0_UHCI0_INTR_MAP_V << INTMTX_CORE0_UHCI0_INTR_MAP_S)
+#define INTMTX_CORE0_UHCI0_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_UHCI0_INTR_MAP_S  0
+
+/** INTMTX_CORE0_UART0_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_UART0_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0xac)
+/** INTMTX_CORE0_UART0_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_UART0_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_UART0_INTR_MAP_M  (INTMTX_CORE0_UART0_INTR_MAP_V << INTMTX_CORE0_UART0_INTR_MAP_S)
+#define INTMTX_CORE0_UART0_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_UART0_INTR_MAP_S  0
+
+/** INTMTX_CORE0_UART1_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_UART1_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0xb0)
+/** INTMTX_CORE0_UART1_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_UART1_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_UART1_INTR_MAP_M  (INTMTX_CORE0_UART1_INTR_MAP_V << INTMTX_CORE0_UART1_INTR_MAP_S)
+#define INTMTX_CORE0_UART1_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_UART1_INTR_MAP_S  0
+
+/** INTMTX_CORE0_LEDC_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_LEDC_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0xb4)
+/** INTMTX_CORE0_LEDC_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_LEDC_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_LEDC_INTR_MAP_M  (INTMTX_CORE0_LEDC_INTR_MAP_V << INTMTX_CORE0_LEDC_INTR_MAP_S)
+#define INTMTX_CORE0_LEDC_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_LEDC_INTR_MAP_S  0
+
+/** INTMTX_CORE0_CAN0_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_CAN0_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0xb8)
+/** INTMTX_CORE0_CAN0_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_CAN0_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_CAN0_INTR_MAP_M  (INTMTX_CORE0_CAN0_INTR_MAP_V << INTMTX_CORE0_CAN0_INTR_MAP_S)
+#define INTMTX_CORE0_CAN0_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_CAN0_INTR_MAP_S  0
+
+/** INTMTX_CORE0_CAN1_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_CAN1_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0xbc)
+/** INTMTX_CORE0_CAN1_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_CAN1_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_CAN1_INTR_MAP_M  (INTMTX_CORE0_CAN1_INTR_MAP_V << INTMTX_CORE0_CAN1_INTR_MAP_S)
+#define INTMTX_CORE0_CAN1_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_CAN1_INTR_MAP_S  0
+
+/** INTMTX_CORE0_USB_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_USB_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0xc0)
+/** INTMTX_CORE0_USB_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_USB_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_USB_INTR_MAP_M  (INTMTX_CORE0_USB_INTR_MAP_V << INTMTX_CORE0_USB_INTR_MAP_S)
+#define INTMTX_CORE0_USB_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_USB_INTR_MAP_S  0
+
+/** INTMTX_CORE0_RMT_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_RMT_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0xc4)
+/** INTMTX_CORE0_RMT_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_RMT_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_RMT_INTR_MAP_M  (INTMTX_CORE0_RMT_INTR_MAP_V << INTMTX_CORE0_RMT_INTR_MAP_S)
+#define INTMTX_CORE0_RMT_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_RMT_INTR_MAP_S  0
+
+/** INTMTX_CORE0_I2C_EXT0_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_I2C_EXT0_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0xc8)
+/** INTMTX_CORE0_I2C_EXT0_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_I2C_EXT0_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_I2C_EXT0_INTR_MAP_M  (INTMTX_CORE0_I2C_EXT0_INTR_MAP_V << INTMTX_CORE0_I2C_EXT0_INTR_MAP_S)
+#define INTMTX_CORE0_I2C_EXT0_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_I2C_EXT0_INTR_MAP_S  0
+
+/** INTMTX_CORE0_TG0_T0_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_TG0_T0_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0xcc)
+/** INTMTX_CORE0_TG0_T0_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_TG0_T0_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_TG0_T0_INTR_MAP_M  (INTMTX_CORE0_TG0_T0_INTR_MAP_V << INTMTX_CORE0_TG0_T0_INTR_MAP_S)
+#define INTMTX_CORE0_TG0_T0_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_TG0_T0_INTR_MAP_S  0
+
+/** INTMTX_CORE0_TG0_T1_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_TG0_T1_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0xd0)
+/** INTMTX_CORE0_TG0_T1_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_TG0_T1_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_TG0_T1_INTR_MAP_M  (INTMTX_CORE0_TG0_T1_INTR_MAP_V << INTMTX_CORE0_TG0_T1_INTR_MAP_S)
+#define INTMTX_CORE0_TG0_T1_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_TG0_T1_INTR_MAP_S  0
+
+/** INTMTX_CORE0_TG0_WDT_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_TG0_WDT_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0xd4)
+/** INTMTX_CORE0_TG0_WDT_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_TG0_WDT_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_TG0_WDT_INTR_MAP_M  (INTMTX_CORE0_TG0_WDT_INTR_MAP_V << INTMTX_CORE0_TG0_WDT_INTR_MAP_S)
+#define INTMTX_CORE0_TG0_WDT_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_TG0_WDT_INTR_MAP_S  0
+
+/** INTMTX_CORE0_TG1_T0_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_TG1_T0_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0xd8)
+/** INTMTX_CORE0_TG1_T0_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_TG1_T0_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_TG1_T0_INTR_MAP_M  (INTMTX_CORE0_TG1_T0_INTR_MAP_V << INTMTX_CORE0_TG1_T0_INTR_MAP_S)
+#define INTMTX_CORE0_TG1_T0_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_TG1_T0_INTR_MAP_S  0
+
+/** INTMTX_CORE0_TG1_T1_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_TG1_T1_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0xdc)
+/** INTMTX_CORE0_TG1_T1_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_TG1_T1_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_TG1_T1_INTR_MAP_M  (INTMTX_CORE0_TG1_T1_INTR_MAP_V << INTMTX_CORE0_TG1_T1_INTR_MAP_S)
+#define INTMTX_CORE0_TG1_T1_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_TG1_T1_INTR_MAP_S  0
+
+/** INTMTX_CORE0_TG1_WDT_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_TG1_WDT_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0xe0)
+/** INTMTX_CORE0_TG1_WDT_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_TG1_WDT_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_TG1_WDT_INTR_MAP_M  (INTMTX_CORE0_TG1_WDT_INTR_MAP_V << INTMTX_CORE0_TG1_WDT_INTR_MAP_S)
+#define INTMTX_CORE0_TG1_WDT_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_TG1_WDT_INTR_MAP_S  0
+
+/** INTMTX_CORE0_SYSTIMER_TARGET0_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_SYSTIMER_TARGET0_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0xe4)
+/** INTMTX_CORE0_SYSTIMER_TARGET0_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_SYSTIMER_TARGET0_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_SYSTIMER_TARGET0_INTR_MAP_M  (INTMTX_CORE0_SYSTIMER_TARGET0_INTR_MAP_V << INTMTX_CORE0_SYSTIMER_TARGET0_INTR_MAP_S)
+#define INTMTX_CORE0_SYSTIMER_TARGET0_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_SYSTIMER_TARGET0_INTR_MAP_S  0
+
+/** INTMTX_CORE0_SYSTIMER_TARGET1_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_SYSTIMER_TARGET1_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0xe8)
+/** INTMTX_CORE0_SYSTIMER_TARGET1_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_SYSTIMER_TARGET1_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_SYSTIMER_TARGET1_INTR_MAP_M  (INTMTX_CORE0_SYSTIMER_TARGET1_INTR_MAP_V << INTMTX_CORE0_SYSTIMER_TARGET1_INTR_MAP_S)
+#define INTMTX_CORE0_SYSTIMER_TARGET1_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_SYSTIMER_TARGET1_INTR_MAP_S  0
+
+/** INTMTX_CORE0_SYSTIMER_TARGET2_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_SYSTIMER_TARGET2_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0xec)
+/** INTMTX_CORE0_SYSTIMER_TARGET2_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_SYSTIMER_TARGET2_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_SYSTIMER_TARGET2_INTR_MAP_M  (INTMTX_CORE0_SYSTIMER_TARGET2_INTR_MAP_V << INTMTX_CORE0_SYSTIMER_TARGET2_INTR_MAP_S)
+#define INTMTX_CORE0_SYSTIMER_TARGET2_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_SYSTIMER_TARGET2_INTR_MAP_S  0
+
+/** INTMTX_CORE0_APB_ADC_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_APB_ADC_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0xf0)
+/** INTMTX_CORE0_APB_ADC_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_APB_ADC_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_APB_ADC_INTR_MAP_M  (INTMTX_CORE0_APB_ADC_INTR_MAP_V << INTMTX_CORE0_APB_ADC_INTR_MAP_S)
+#define INTMTX_CORE0_APB_ADC_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_APB_ADC_INTR_MAP_S  0
+
+/** INTMTX_CORE0_PWM_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_PWM_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0xf4)
+/** INTMTX_CORE0_PWM_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_PWM_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_PWM_INTR_MAP_M  (INTMTX_CORE0_PWM_INTR_MAP_V << INTMTX_CORE0_PWM_INTR_MAP_S)
+#define INTMTX_CORE0_PWM_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_PWM_INTR_MAP_S  0
+
+/** INTMTX_CORE0_PCNT_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_PCNT_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0xf8)
+/** INTMTX_CORE0_PCNT_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_PCNT_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_PCNT_INTR_MAP_M  (INTMTX_CORE0_PCNT_INTR_MAP_V << INTMTX_CORE0_PCNT_INTR_MAP_S)
+#define INTMTX_CORE0_PCNT_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_PCNT_INTR_MAP_S  0
+
+/** INTMTX_CORE0_PARL_IO_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_PARL_IO_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0xfc)
+/** INTMTX_CORE0_PARL_IO_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_PARL_IO_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_PARL_IO_INTR_MAP_M  (INTMTX_CORE0_PARL_IO_INTR_MAP_V << INTMTX_CORE0_PARL_IO_INTR_MAP_S)
+#define INTMTX_CORE0_PARL_IO_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_PARL_IO_INTR_MAP_S  0
+
+/** INTMTX_CORE0_SLC0_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_SLC0_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x100)
+/** INTMTX_CORE0_SLC0_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_SLC0_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_SLC0_INTR_MAP_M  (INTMTX_CORE0_SLC0_INTR_MAP_V << INTMTX_CORE0_SLC0_INTR_MAP_S)
+#define INTMTX_CORE0_SLC0_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_SLC0_INTR_MAP_S  0
+
+/** INTMTX_CORE0_SLC1_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_SLC1_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x104)
+/** INTMTX_CORE0_SLC1_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_SLC1_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_SLC1_INTR_MAP_M  (INTMTX_CORE0_SLC1_INTR_MAP_V << INTMTX_CORE0_SLC1_INTR_MAP_S)
+#define INTMTX_CORE0_SLC1_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_SLC1_INTR_MAP_S  0
+
+/** INTMTX_CORE0_DMA_IN_CH0_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_DMA_IN_CH0_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x108)
+/** INTMTX_CORE0_DMA_IN_CH0_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_DMA_IN_CH0_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_DMA_IN_CH0_INTR_MAP_M  (INTMTX_CORE0_DMA_IN_CH0_INTR_MAP_V << INTMTX_CORE0_DMA_IN_CH0_INTR_MAP_S)
+#define INTMTX_CORE0_DMA_IN_CH0_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_DMA_IN_CH0_INTR_MAP_S  0
+
+/** INTMTX_CORE0_DMA_IN_CH1_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_DMA_IN_CH1_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x10c)
+/** INTMTX_CORE0_DMA_IN_CH1_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_DMA_IN_CH1_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_DMA_IN_CH1_INTR_MAP_M  (INTMTX_CORE0_DMA_IN_CH1_INTR_MAP_V << INTMTX_CORE0_DMA_IN_CH1_INTR_MAP_S)
+#define INTMTX_CORE0_DMA_IN_CH1_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_DMA_IN_CH1_INTR_MAP_S  0
+
+/** INTMTX_CORE0_DMA_IN_CH2_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_DMA_IN_CH2_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x110)
+/** INTMTX_CORE0_DMA_IN_CH2_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_DMA_IN_CH2_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_DMA_IN_CH2_INTR_MAP_M  (INTMTX_CORE0_DMA_IN_CH2_INTR_MAP_V << INTMTX_CORE0_DMA_IN_CH2_INTR_MAP_S)
+#define INTMTX_CORE0_DMA_IN_CH2_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_DMA_IN_CH2_INTR_MAP_S  0
+
+/** INTMTX_CORE0_DMA_OUT_CH0_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_DMA_OUT_CH0_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x114)
+/** INTMTX_CORE0_DMA_OUT_CH0_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_DMA_OUT_CH0_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_DMA_OUT_CH0_INTR_MAP_M  (INTMTX_CORE0_DMA_OUT_CH0_INTR_MAP_V << INTMTX_CORE0_DMA_OUT_CH0_INTR_MAP_S)
+#define INTMTX_CORE0_DMA_OUT_CH0_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_DMA_OUT_CH0_INTR_MAP_S  0
+
+/** INTMTX_CORE0_DMA_OUT_CH1_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_DMA_OUT_CH1_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x118)
+/** INTMTX_CORE0_DMA_OUT_CH1_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_DMA_OUT_CH1_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_DMA_OUT_CH1_INTR_MAP_M  (INTMTX_CORE0_DMA_OUT_CH1_INTR_MAP_V << INTMTX_CORE0_DMA_OUT_CH1_INTR_MAP_S)
+#define INTMTX_CORE0_DMA_OUT_CH1_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_DMA_OUT_CH1_INTR_MAP_S  0
+
+/** INTMTX_CORE0_DMA_OUT_CH2_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_DMA_OUT_CH2_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x11c)
+/** INTMTX_CORE0_DMA_OUT_CH2_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_DMA_OUT_CH2_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_DMA_OUT_CH2_INTR_MAP_M  (INTMTX_CORE0_DMA_OUT_CH2_INTR_MAP_V << INTMTX_CORE0_DMA_OUT_CH2_INTR_MAP_S)
+#define INTMTX_CORE0_DMA_OUT_CH2_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_DMA_OUT_CH2_INTR_MAP_S  0
+
+/** INTMTX_CORE0_GPSPI2_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_GPSPI2_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x120)
+/** INTMTX_CORE0_GPSPI2_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_GPSPI2_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_GPSPI2_INTR_MAP_M  (INTMTX_CORE0_GPSPI2_INTR_MAP_V << INTMTX_CORE0_GPSPI2_INTR_MAP_S)
+#define INTMTX_CORE0_GPSPI2_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_GPSPI2_INTR_MAP_S  0
+
+/** INTMTX_CORE0_AES_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_AES_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x124)
+/** INTMTX_CORE0_AES_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_AES_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_AES_INTR_MAP_M  (INTMTX_CORE0_AES_INTR_MAP_V << INTMTX_CORE0_AES_INTR_MAP_S)
+#define INTMTX_CORE0_AES_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_AES_INTR_MAP_S  0
+
+/** INTMTX_CORE0_SHA_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_SHA_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x128)
+/** INTMTX_CORE0_SHA_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_SHA_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_SHA_INTR_MAP_M  (INTMTX_CORE0_SHA_INTR_MAP_V << INTMTX_CORE0_SHA_INTR_MAP_S)
+#define INTMTX_CORE0_SHA_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_SHA_INTR_MAP_S  0
+
+/** INTMTX_CORE0_RSA_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_RSA_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x12c)
+/** INTMTX_CORE0_RSA_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_RSA_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_RSA_INTR_MAP_M  (INTMTX_CORE0_RSA_INTR_MAP_V << INTMTX_CORE0_RSA_INTR_MAP_S)
+#define INTMTX_CORE0_RSA_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_RSA_INTR_MAP_S  0
+
+/** INTMTX_CORE0_ECC_INTR_MAP_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_ECC_INTR_MAP_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x130)
+/** INTMTX_CORE0_ECC_INTR_MAP : R/W; bitpos: [4:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_ECC_INTR_MAP    0x0000001FU
+#define INTMTX_CORE0_ECC_INTR_MAP_M  (INTMTX_CORE0_ECC_INTR_MAP_V << INTMTX_CORE0_ECC_INTR_MAP_S)
+#define INTMTX_CORE0_ECC_INTR_MAP_V  0x0000001FU
+#define INTMTX_CORE0_ECC_INTR_MAP_S  0
+
+/** INTMTX_CORE0_INT_STATUS_REG_0_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_INT_STATUS_REG_0_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x134)
+/** INTMTX_CORE0_INT_STATUS_0 : RO; bitpos: [31:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_INT_STATUS_0    0xFFFFFFFFU
+#define INTMTX_CORE0_INT_STATUS_0_M  (INTMTX_CORE0_INT_STATUS_0_V << INTMTX_CORE0_INT_STATUS_0_S)
+#define INTMTX_CORE0_INT_STATUS_0_V  0xFFFFFFFFU
+#define INTMTX_CORE0_INT_STATUS_0_S  0
+
+/** INTMTX_CORE0_INT_STATUS_REG_1_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_INT_STATUS_REG_1_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x138)
+/** INTMTX_CORE0_INT_STATUS_1 : RO; bitpos: [31:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_INT_STATUS_1    0xFFFFFFFFU
+#define INTMTX_CORE0_INT_STATUS_1_M  (INTMTX_CORE0_INT_STATUS_1_V << INTMTX_CORE0_INT_STATUS_1_S)
+#define INTMTX_CORE0_INT_STATUS_1_V  0xFFFFFFFFU
+#define INTMTX_CORE0_INT_STATUS_1_S  0
+
+/** INTMTX_CORE0_INT_STATUS_REG_2_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_INT_STATUS_REG_2_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x13c)
+/** INTMTX_CORE0_INT_STATUS_2 : RO; bitpos: [31:0]; default: 0;
+ *  Need add description
+ */
+#define INTMTX_CORE0_INT_STATUS_2    0xFFFFFFFFU
+#define INTMTX_CORE0_INT_STATUS_2_M  (INTMTX_CORE0_INT_STATUS_2_V << INTMTX_CORE0_INT_STATUS_2_S)
+#define INTMTX_CORE0_INT_STATUS_2_V  0xFFFFFFFFU
+#define INTMTX_CORE0_INT_STATUS_2_S  0
+
+/** INTMTX_CORE0_CLOCK_GATE_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_CLOCK_GATE_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x140)
+/** INTMTX_CORE0_REG_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Need add description
+ */
+#define INTMTX_CORE0_REG_CLK_EN    (BIT(0))
+#define INTMTX_CORE0_REG_CLK_EN_M  (INTMTX_CORE0_REG_CLK_EN_V << INTMTX_CORE0_REG_CLK_EN_S)
+#define INTMTX_CORE0_REG_CLK_EN_V  0x00000001U
+#define INTMTX_CORE0_REG_CLK_EN_S  0
+
+/** INTMTX_CORE0_INTERRUPT_REG_DATE_REG register
+ *  register description
+ */
+#define INTMTX_CORE0_INTERRUPT_REG_DATE_REG (DR_REG_INTERRUPT_MATRIX_BASE + 0x7fc)
+/** INTMTX_CORE0_INTERRUPT_REG_DATE : R/W; bitpos: [27:0]; default: 35664144;
+ *  Need add description
+ */
+#define INTMTX_CORE0_INTERRUPT_REG_DATE    0x0FFFFFFFU
+#define INTMTX_CORE0_INTERRUPT_REG_DATE_M  (INTMTX_CORE0_INTERRUPT_REG_DATE_V << INTMTX_CORE0_INTERRUPT_REG_DATE_S)
+#define INTMTX_CORE0_INTERRUPT_REG_DATE_V  0x0FFFFFFFU
+#define INTMTX_CORE0_INTERRUPT_REG_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/interrupt_matrix_struct.h b/components/soc/esp32c6/include/soc/interrupt_matrix_struct.h
new file mode 100644
index 0000000000..4af30c9493
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/interrupt_matrix_struct.h
@@ -0,0 +1,1254 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: Configuration Registers */
+/** Type of wifi_mac_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** wifi_mac_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t wifi_mac_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_wifi_mac_intr_map_reg_t;
+
+/** Type of wifi_mac_nmi_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** wifi_mac_nmi_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t wifi_mac_nmi_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_wifi_mac_nmi_map_reg_t;
+
+/** Type of wifi_pwr_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** wifi_pwr_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t wifi_pwr_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_wifi_pwr_intr_map_reg_t;
+
+/** Type of wifi_bb_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** wifi_bb_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t wifi_bb_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_wifi_bb_intr_map_reg_t;
+
+/** Type of bt_mac_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** bt_mac_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t bt_mac_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_bt_mac_intr_map_reg_t;
+
+/** Type of bt_bb_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** bt_bb_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t bt_bb_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_bt_bb_intr_map_reg_t;
+
+/** Type of bt_bb_nmi_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** bt_bb_nmi_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t bt_bb_nmi_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_bt_bb_nmi_map_reg_t;
+
+/** Type of lp_timer_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** lp_timer_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t lp_timer_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_lp_timer_intr_map_reg_t;
+
+/** Type of coex_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** coex_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t coex_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_coex_intr_map_reg_t;
+
+/** Type of ble_timer_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** ble_timer_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t ble_timer_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_ble_timer_intr_map_reg_t;
+
+/** Type of ble_sec_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** ble_sec_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t ble_sec_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_ble_sec_intr_map_reg_t;
+
+/** Type of i2c_mst_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** i2c_mst_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t i2c_mst_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_i2c_mst_intr_map_reg_t;
+
+/** Type of zb_mac_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** zb_mac_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t zb_mac_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_zb_mac_intr_map_reg_t;
+
+/** Type of pmu_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** pmu_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t pmu_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_pmu_intr_map_reg_t;
+
+/** Type of efuse_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** efuse_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t efuse_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_efuse_intr_map_reg_t;
+
+/** Type of lp_rtc_timer_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** lp_rtc_timer_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t lp_rtc_timer_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_lp_rtc_timer_intr_map_reg_t;
+
+/** Type of lp_uart_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** lp_uart_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t lp_uart_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_lp_uart_intr_map_reg_t;
+
+/** Type of lp_i2c_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** lp_i2c_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t lp_i2c_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_lp_i2c_intr_map_reg_t;
+
+/** Type of lp_wdt_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** lp_wdt_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t lp_wdt_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_lp_wdt_intr_map_reg_t;
+
+/** Type of lp_peri_timeout_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** lp_peri_timeout_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t lp_peri_timeout_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_lp_peri_timeout_intr_map_reg_t;
+
+/** Type of lp_apm_m0_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** lp_apm_m0_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t lp_apm_m0_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_lp_apm_m0_intr_map_reg_t;
+
+/** Type of lp_apm_m1_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** lp_apm_m1_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t lp_apm_m1_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_lp_apm_m1_intr_map_reg_t;
+
+/** Type of cpu_intr_from_cpu_0_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** cpu_intr_from_cpu_0_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t cpu_intr_from_cpu_0_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_cpu_intr_from_cpu_0_map_reg_t;
+
+/** Type of cpu_intr_from_cpu_1_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** cpu_intr_from_cpu_1_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t cpu_intr_from_cpu_1_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_cpu_intr_from_cpu_1_map_reg_t;
+
+/** Type of cpu_intr_from_cpu_2_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** cpu_intr_from_cpu_2_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t cpu_intr_from_cpu_2_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_cpu_intr_from_cpu_2_map_reg_t;
+
+/** Type of cpu_intr_from_cpu_3_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** cpu_intr_from_cpu_3_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t cpu_intr_from_cpu_3_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_cpu_intr_from_cpu_3_map_reg_t;
+
+/** Type of assist_debug_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** assist_debug_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t assist_debug_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_assist_debug_intr_map_reg_t;
+
+/** Type of trace_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** trace_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t trace_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_trace_intr_map_reg_t;
+
+/** Type of cache_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** cache_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t cache_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_cache_intr_map_reg_t;
+
+/** Type of cpu_peri_timeout_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** cpu_peri_timeout_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t cpu_peri_timeout_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_cpu_peri_timeout_intr_map_reg_t;
+
+/** Type of gpio_interrupt_pro_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** gpio_interrupt_pro_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t gpio_interrupt_pro_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_gpio_interrupt_pro_map_reg_t;
+
+/** Type of gpio_interrupt_pro_nmi_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** gpio_interrupt_pro_nmi_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t gpio_interrupt_pro_nmi_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_gpio_interrupt_pro_nmi_map_reg_t;
+
+/** Type of pau_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** pau_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t pau_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_pau_intr_map_reg_t;
+
+/** Type of hp_peri_timeout_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** hp_peri_timeout_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t hp_peri_timeout_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_hp_peri_timeout_intr_map_reg_t;
+
+/** Type of modem_peri_timeout_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** modem_peri_timeout_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t modem_peri_timeout_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_modem_peri_timeout_intr_map_reg_t;
+
+/** Type of hp_apm_m0_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** hp_apm_m0_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t hp_apm_m0_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_hp_apm_m0_intr_map_reg_t;
+
+/** Type of hp_apm_m1_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** hp_apm_m1_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t hp_apm_m1_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_hp_apm_m1_intr_map_reg_t;
+
+/** Type of hp_apm_m2_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** hp_apm_m2_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t hp_apm_m2_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_hp_apm_m2_intr_map_reg_t;
+
+/** Type of hp_apm_m3_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** hp_apm_m3_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t hp_apm_m3_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_hp_apm_m3_intr_map_reg_t;
+
+/** Type of lp_apm0_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** lp_apm0_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t lp_apm0_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_lp_apm0_intr_map_reg_t;
+
+/** Type of mspi_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** mspi_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t mspi_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_mspi_intr_map_reg_t;
+
+/** Type of i2s1_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** i2s1_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t i2s1_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_i2s1_intr_map_reg_t;
+
+/** Type of uhci0_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** uhci0_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t uhci0_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_uhci0_intr_map_reg_t;
+
+/** Type of uart0_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** uart0_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t uart0_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_uart0_intr_map_reg_t;
+
+/** Type of uart1_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** uart1_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t uart1_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_uart1_intr_map_reg_t;
+
+/** Type of ledc_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** ledc_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t ledc_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_ledc_intr_map_reg_t;
+
+/** Type of can0_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** can0_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t can0_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_can0_intr_map_reg_t;
+
+/** Type of can1_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** can1_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t can1_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_can1_intr_map_reg_t;
+
+/** Type of usb_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** usb_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t usb_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_usb_intr_map_reg_t;
+
+/** Type of rmt_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** rmt_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t rmt_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_rmt_intr_map_reg_t;
+
+/** Type of i2c_ext0_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** i2c_ext0_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t i2c_ext0_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_i2c_ext0_intr_map_reg_t;
+
+/** Type of tg0_t0_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** tg0_t0_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t tg0_t0_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_tg0_t0_intr_map_reg_t;
+
+/** Type of tg0_t1_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** tg0_t1_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t tg0_t1_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_tg0_t1_intr_map_reg_t;
+
+/** Type of tg0_wdt_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** tg0_wdt_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t tg0_wdt_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_tg0_wdt_intr_map_reg_t;
+
+/** Type of tg1_t0_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** tg1_t0_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t tg1_t0_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_tg1_t0_intr_map_reg_t;
+
+/** Type of tg1_t1_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** tg1_t1_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t tg1_t1_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_tg1_t1_intr_map_reg_t;
+
+/** Type of tg1_wdt_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** tg1_wdt_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t tg1_wdt_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_tg1_wdt_intr_map_reg_t;
+
+/** Type of systimer_target0_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** systimer_target0_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t systimer_target0_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_systimer_target0_intr_map_reg_t;
+
+/** Type of systimer_target1_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** systimer_target1_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t systimer_target1_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_systimer_target1_intr_map_reg_t;
+
+/** Type of systimer_target2_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** systimer_target2_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t systimer_target2_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_systimer_target2_intr_map_reg_t;
+
+/** Type of apb_adc_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** apb_adc_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t apb_adc_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_apb_adc_intr_map_reg_t;
+
+/** Type of pwm_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** pwm_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t pwm_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_pwm_intr_map_reg_t;
+
+/** Type of pcnt_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** pcnt_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t pcnt_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_pcnt_intr_map_reg_t;
+
+/** Type of parl_io_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** parl_io_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t parl_io_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_parl_io_intr_map_reg_t;
+
+/** Type of slc0_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** slc0_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t slc0_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_slc0_intr_map_reg_t;
+
+/** Type of slc1_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** slc1_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t slc1_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_slc1_intr_map_reg_t;
+
+/** Type of dma_in_ch0_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** dma_in_ch0_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t dma_in_ch0_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_dma_in_ch0_intr_map_reg_t;
+
+/** Type of dma_in_ch1_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** dma_in_ch1_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t dma_in_ch1_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_dma_in_ch1_intr_map_reg_t;
+
+/** Type of dma_in_ch2_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** dma_in_ch2_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t dma_in_ch2_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_dma_in_ch2_intr_map_reg_t;
+
+/** Type of dma_out_ch0_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** dma_out_ch0_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t dma_out_ch0_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_dma_out_ch0_intr_map_reg_t;
+
+/** Type of dma_out_ch1_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** dma_out_ch1_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t dma_out_ch1_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_dma_out_ch1_intr_map_reg_t;
+
+/** Type of dma_out_ch2_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** dma_out_ch2_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t dma_out_ch2_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_dma_out_ch2_intr_map_reg_t;
+
+/** Type of gpspi2_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** gpspi2_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t gpspi2_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_gpspi2_intr_map_reg_t;
+
+/** Type of aes_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** aes_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t aes_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_aes_intr_map_reg_t;
+
+/** Type of sha_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** sha_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t sha_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_sha_intr_map_reg_t;
+
+/** Type of rsa_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** rsa_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t rsa_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_rsa_intr_map_reg_t;
+
+/** Type of ecc_intr_map register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** ecc_intr_map : R/W; bitpos: [4:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t ecc_intr_map:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} interrupt_matrix_ecc_intr_map_reg_t;
+
+/** Type of int_status_reg_0 register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** int_status_0 : RO; bitpos: [31:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t int_status_0:32;
+    };
+    uint32_t val;
+} interrupt_matrix_int_status_reg_0_reg_t;
+
+/** Type of int_status_reg_1 register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** int_status_1 : RO; bitpos: [31:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t int_status_1:32;
+    };
+    uint32_t val;
+} interrupt_matrix_int_status_reg_1_reg_t;
+
+/** Type of int_status_reg_2 register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** int_status_2 : RO; bitpos: [31:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t int_status_2:32;
+    };
+    uint32_t val;
+} interrupt_matrix_int_status_reg_2_reg_t;
+
+/** Type of clock_gate register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** reg_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Need add description
+         */
+        uint32_t reg_clk_en:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} interrupt_matrix_clock_gate_reg_t;
+
+/** Type of interrupt_reg_date register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** interrupt_reg_date : R/W; bitpos: [27:0]; default: 35664144;
+         *  Need add description
+         */
+        uint32_t interrupt_reg_date:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} interrupt_matrix_interrupt_reg_date_reg_t;
+
+
+typedef struct interrupt_matrix_dev_t {
+    volatile interrupt_matrix_wifi_mac_intr_map_reg_t wifi_mac_intr_map;
+    volatile interrupt_matrix_wifi_mac_nmi_map_reg_t wifi_mac_nmi_map;
+    volatile interrupt_matrix_wifi_pwr_intr_map_reg_t wifi_pwr_intr_map;
+    volatile interrupt_matrix_wifi_bb_intr_map_reg_t wifi_bb_intr_map;
+    volatile interrupt_matrix_bt_mac_intr_map_reg_t bt_mac_intr_map;
+    volatile interrupt_matrix_bt_bb_intr_map_reg_t bt_bb_intr_map;
+    volatile interrupt_matrix_bt_bb_nmi_map_reg_t bt_bb_nmi_map;
+    volatile interrupt_matrix_lp_timer_intr_map_reg_t lp_timer_intr_map;
+    volatile interrupt_matrix_coex_intr_map_reg_t coex_intr_map;
+    volatile interrupt_matrix_ble_timer_intr_map_reg_t ble_timer_intr_map;
+    volatile interrupt_matrix_ble_sec_intr_map_reg_t ble_sec_intr_map;
+    volatile interrupt_matrix_i2c_mst_intr_map_reg_t i2c_mst_intr_map;
+    volatile interrupt_matrix_zb_mac_intr_map_reg_t zb_mac_intr_map;
+    volatile interrupt_matrix_pmu_intr_map_reg_t pmu_intr_map;
+    volatile interrupt_matrix_efuse_intr_map_reg_t efuse_intr_map;
+    volatile interrupt_matrix_lp_rtc_timer_intr_map_reg_t lp_rtc_timer_intr_map;
+    volatile interrupt_matrix_lp_uart_intr_map_reg_t lp_uart_intr_map;
+    volatile interrupt_matrix_lp_i2c_intr_map_reg_t lp_i2c_intr_map;
+    volatile interrupt_matrix_lp_wdt_intr_map_reg_t lp_wdt_intr_map;
+    volatile interrupt_matrix_lp_peri_timeout_intr_map_reg_t lp_peri_timeout_intr_map;
+    volatile interrupt_matrix_lp_apm_m0_intr_map_reg_t lp_apm_m0_intr_map;
+    volatile interrupt_matrix_lp_apm_m1_intr_map_reg_t lp_apm_m1_intr_map;
+    volatile interrupt_matrix_cpu_intr_from_cpu_0_map_reg_t cpu_intr_from_cpu_0_map;
+    volatile interrupt_matrix_cpu_intr_from_cpu_1_map_reg_t cpu_intr_from_cpu_1_map;
+    volatile interrupt_matrix_cpu_intr_from_cpu_2_map_reg_t cpu_intr_from_cpu_2_map;
+    volatile interrupt_matrix_cpu_intr_from_cpu_3_map_reg_t cpu_intr_from_cpu_3_map;
+    volatile interrupt_matrix_assist_debug_intr_map_reg_t assist_debug_intr_map;
+    volatile interrupt_matrix_trace_intr_map_reg_t trace_intr_map;
+    volatile interrupt_matrix_cache_intr_map_reg_t cache_intr_map;
+    volatile interrupt_matrix_cpu_peri_timeout_intr_map_reg_t cpu_peri_timeout_intr_map;
+    volatile interrupt_matrix_gpio_interrupt_pro_map_reg_t gpio_interrupt_pro_map;
+    volatile interrupt_matrix_gpio_interrupt_pro_nmi_map_reg_t gpio_interrupt_pro_nmi_map;
+    volatile interrupt_matrix_pau_intr_map_reg_t pau_intr_map;
+    volatile interrupt_matrix_hp_peri_timeout_intr_map_reg_t hp_peri_timeout_intr_map;
+    volatile interrupt_matrix_modem_peri_timeout_intr_map_reg_t modem_peri_timeout_intr_map;
+    volatile interrupt_matrix_hp_apm_m0_intr_map_reg_t hp_apm_m0_intr_map;
+    volatile interrupt_matrix_hp_apm_m1_intr_map_reg_t hp_apm_m1_intr_map;
+    volatile interrupt_matrix_hp_apm_m2_intr_map_reg_t hp_apm_m2_intr_map;
+    volatile interrupt_matrix_hp_apm_m3_intr_map_reg_t hp_apm_m3_intr_map;
+    volatile interrupt_matrix_lp_apm0_intr_map_reg_t lp_apm0_intr_map;
+    volatile interrupt_matrix_mspi_intr_map_reg_t mspi_intr_map;
+    volatile interrupt_matrix_i2s1_intr_map_reg_t i2s1_intr_map;
+    volatile interrupt_matrix_uhci0_intr_map_reg_t uhci0_intr_map;
+    volatile interrupt_matrix_uart0_intr_map_reg_t uart0_intr_map;
+    volatile interrupt_matrix_uart1_intr_map_reg_t uart1_intr_map;
+    volatile interrupt_matrix_ledc_intr_map_reg_t ledc_intr_map;
+    volatile interrupt_matrix_can0_intr_map_reg_t can0_intr_map;
+    volatile interrupt_matrix_can1_intr_map_reg_t can1_intr_map;
+    volatile interrupt_matrix_usb_intr_map_reg_t usb_intr_map;
+    volatile interrupt_matrix_rmt_intr_map_reg_t rmt_intr_map;
+    volatile interrupt_matrix_i2c_ext0_intr_map_reg_t i2c_ext0_intr_map;
+    volatile interrupt_matrix_tg0_t0_intr_map_reg_t tg0_t0_intr_map;
+    volatile interrupt_matrix_tg0_t1_intr_map_reg_t tg0_t1_intr_map;
+    volatile interrupt_matrix_tg0_wdt_intr_map_reg_t tg0_wdt_intr_map;
+    volatile interrupt_matrix_tg1_t0_intr_map_reg_t tg1_t0_intr_map;
+    volatile interrupt_matrix_tg1_t1_intr_map_reg_t tg1_t1_intr_map;
+    volatile interrupt_matrix_tg1_wdt_intr_map_reg_t tg1_wdt_intr_map;
+    volatile interrupt_matrix_systimer_target0_intr_map_reg_t systimer_target0_intr_map;
+    volatile interrupt_matrix_systimer_target1_intr_map_reg_t systimer_target1_intr_map;
+    volatile interrupt_matrix_systimer_target2_intr_map_reg_t systimer_target2_intr_map;
+    volatile interrupt_matrix_apb_adc_intr_map_reg_t apb_adc_intr_map;
+    volatile interrupt_matrix_pwm_intr_map_reg_t pwm_intr_map;
+    volatile interrupt_matrix_pcnt_intr_map_reg_t pcnt_intr_map;
+    volatile interrupt_matrix_parl_io_intr_map_reg_t parl_io_intr_map;
+    volatile interrupt_matrix_slc0_intr_map_reg_t slc0_intr_map;
+    volatile interrupt_matrix_slc1_intr_map_reg_t slc1_intr_map;
+    volatile interrupt_matrix_dma_in_ch0_intr_map_reg_t dma_in_ch0_intr_map;
+    volatile interrupt_matrix_dma_in_ch1_intr_map_reg_t dma_in_ch1_intr_map;
+    volatile interrupt_matrix_dma_in_ch2_intr_map_reg_t dma_in_ch2_intr_map;
+    volatile interrupt_matrix_dma_out_ch0_intr_map_reg_t dma_out_ch0_intr_map;
+    volatile interrupt_matrix_dma_out_ch1_intr_map_reg_t dma_out_ch1_intr_map;
+    volatile interrupt_matrix_dma_out_ch2_intr_map_reg_t dma_out_ch2_intr_map;
+    volatile interrupt_matrix_gpspi2_intr_map_reg_t gpspi2_intr_map;
+    volatile interrupt_matrix_aes_intr_map_reg_t aes_intr_map;
+    volatile interrupt_matrix_sha_intr_map_reg_t sha_intr_map;
+    volatile interrupt_matrix_rsa_intr_map_reg_t rsa_intr_map;
+    volatile interrupt_matrix_ecc_intr_map_reg_t ecc_intr_map;
+    volatile interrupt_matrix_int_status_reg_0_reg_t int_status_reg_0;
+    volatile interrupt_matrix_int_status_reg_1_reg_t int_status_reg_1;
+    volatile interrupt_matrix_int_status_reg_2_reg_t int_status_reg_2;
+    volatile interrupt_matrix_clock_gate_reg_t clock_gate;
+    uint32_t reserved_144[430];
+    volatile interrupt_matrix_interrupt_reg_date_reg_t interrupt_reg_date;
+} interrupt_matrix_dev_t;
+
+extern interrupt_matrix_dev_t INTMTX;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(interrupt_matrix_dev_t) == 0x800, "Invalid size of interrupt_matrix_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/intpri_reg.h b/components/soc/esp32c6/include/soc/intpri_reg.h
new file mode 100644
index 0000000000..f4d9c51fc7
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/intpri_reg.h
@@ -0,0 +1,574 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** INTPRI_CORE0_CPU_INT_ENABLE_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_ENABLE_REG (DR_REG_INTPRI_BASE + 0x0)
+/** INTPRI_CORE0_CPU_INT_ENABLE : R/W; bitpos: [31:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_INT_ENABLE    0xFFFFFFFFU
+#define INTPRI_CORE0_CPU_INT_ENABLE_M  (INTPRI_CORE0_CPU_INT_ENABLE_V << INTPRI_CORE0_CPU_INT_ENABLE_S)
+#define INTPRI_CORE0_CPU_INT_ENABLE_V  0xFFFFFFFFU
+#define INTPRI_CORE0_CPU_INT_ENABLE_S  0
+
+/** INTPRI_CORE0_CPU_INT_TYPE_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_TYPE_REG (DR_REG_INTPRI_BASE + 0x4)
+/** INTPRI_CORE0_CPU_INT_TYPE : R/W; bitpos: [31:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_INT_TYPE    0xFFFFFFFFU
+#define INTPRI_CORE0_CPU_INT_TYPE_M  (INTPRI_CORE0_CPU_INT_TYPE_V << INTPRI_CORE0_CPU_INT_TYPE_S)
+#define INTPRI_CORE0_CPU_INT_TYPE_V  0xFFFFFFFFU
+#define INTPRI_CORE0_CPU_INT_TYPE_S  0
+
+/** INTPRI_CORE0_CPU_INT_EIP_STATUS_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_EIP_STATUS_REG (DR_REG_INTPRI_BASE + 0x8)
+/** INTPRI_CORE0_CPU_INT_EIP_STATUS : RO; bitpos: [31:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_INT_EIP_STATUS    0xFFFFFFFFU
+#define INTPRI_CORE0_CPU_INT_EIP_STATUS_M  (INTPRI_CORE0_CPU_INT_EIP_STATUS_V << INTPRI_CORE0_CPU_INT_EIP_STATUS_S)
+#define INTPRI_CORE0_CPU_INT_EIP_STATUS_V  0xFFFFFFFFU
+#define INTPRI_CORE0_CPU_INT_EIP_STATUS_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_0_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_0_REG (DR_REG_INTPRI_BASE + 0xc)
+/** INTPRI_CORE0_CPU_PRI_0_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_0_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_0_MAP_M  (INTPRI_CORE0_CPU_PRI_0_MAP_V << INTPRI_CORE0_CPU_PRI_0_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_0_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_0_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_1_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_1_REG (DR_REG_INTPRI_BASE + 0x10)
+/** INTPRI_CORE0_CPU_PRI_1_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_1_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_1_MAP_M  (INTPRI_CORE0_CPU_PRI_1_MAP_V << INTPRI_CORE0_CPU_PRI_1_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_1_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_1_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_2_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_2_REG (DR_REG_INTPRI_BASE + 0x14)
+/** INTPRI_CORE0_CPU_PRI_2_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_2_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_2_MAP_M  (INTPRI_CORE0_CPU_PRI_2_MAP_V << INTPRI_CORE0_CPU_PRI_2_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_2_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_2_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_3_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_3_REG (DR_REG_INTPRI_BASE + 0x18)
+/** INTPRI_CORE0_CPU_PRI_3_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_3_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_3_MAP_M  (INTPRI_CORE0_CPU_PRI_3_MAP_V << INTPRI_CORE0_CPU_PRI_3_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_3_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_3_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_4_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_4_REG (DR_REG_INTPRI_BASE + 0x1c)
+/** INTPRI_CORE0_CPU_PRI_4_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_4_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_4_MAP_M  (INTPRI_CORE0_CPU_PRI_4_MAP_V << INTPRI_CORE0_CPU_PRI_4_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_4_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_4_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_5_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_5_REG (DR_REG_INTPRI_BASE + 0x20)
+/** INTPRI_CORE0_CPU_PRI_5_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_5_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_5_MAP_M  (INTPRI_CORE0_CPU_PRI_5_MAP_V << INTPRI_CORE0_CPU_PRI_5_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_5_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_5_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_6_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_6_REG (DR_REG_INTPRI_BASE + 0x24)
+/** INTPRI_CORE0_CPU_PRI_6_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_6_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_6_MAP_M  (INTPRI_CORE0_CPU_PRI_6_MAP_V << INTPRI_CORE0_CPU_PRI_6_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_6_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_6_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_7_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_7_REG (DR_REG_INTPRI_BASE + 0x28)
+/** INTPRI_CORE0_CPU_PRI_7_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_7_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_7_MAP_M  (INTPRI_CORE0_CPU_PRI_7_MAP_V << INTPRI_CORE0_CPU_PRI_7_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_7_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_7_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_8_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_8_REG (DR_REG_INTPRI_BASE + 0x2c)
+/** INTPRI_CORE0_CPU_PRI_8_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_8_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_8_MAP_M  (INTPRI_CORE0_CPU_PRI_8_MAP_V << INTPRI_CORE0_CPU_PRI_8_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_8_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_8_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_9_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_9_REG (DR_REG_INTPRI_BASE + 0x30)
+/** INTPRI_CORE0_CPU_PRI_9_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_9_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_9_MAP_M  (INTPRI_CORE0_CPU_PRI_9_MAP_V << INTPRI_CORE0_CPU_PRI_9_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_9_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_9_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_10_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_10_REG (DR_REG_INTPRI_BASE + 0x34)
+/** INTPRI_CORE0_CPU_PRI_10_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_10_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_10_MAP_M  (INTPRI_CORE0_CPU_PRI_10_MAP_V << INTPRI_CORE0_CPU_PRI_10_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_10_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_10_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_11_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_11_REG (DR_REG_INTPRI_BASE + 0x38)
+/** INTPRI_CORE0_CPU_PRI_11_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_11_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_11_MAP_M  (INTPRI_CORE0_CPU_PRI_11_MAP_V << INTPRI_CORE0_CPU_PRI_11_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_11_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_11_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_12_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_12_REG (DR_REG_INTPRI_BASE + 0x3c)
+/** INTPRI_CORE0_CPU_PRI_12_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_12_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_12_MAP_M  (INTPRI_CORE0_CPU_PRI_12_MAP_V << INTPRI_CORE0_CPU_PRI_12_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_12_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_12_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_13_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_13_REG (DR_REG_INTPRI_BASE + 0x40)
+/** INTPRI_CORE0_CPU_PRI_13_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_13_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_13_MAP_M  (INTPRI_CORE0_CPU_PRI_13_MAP_V << INTPRI_CORE0_CPU_PRI_13_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_13_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_13_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_14_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_14_REG (DR_REG_INTPRI_BASE + 0x44)
+/** INTPRI_CORE0_CPU_PRI_14_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_14_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_14_MAP_M  (INTPRI_CORE0_CPU_PRI_14_MAP_V << INTPRI_CORE0_CPU_PRI_14_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_14_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_14_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_15_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_15_REG (DR_REG_INTPRI_BASE + 0x48)
+/** INTPRI_CORE0_CPU_PRI_15_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_15_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_15_MAP_M  (INTPRI_CORE0_CPU_PRI_15_MAP_V << INTPRI_CORE0_CPU_PRI_15_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_15_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_15_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_16_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_16_REG (DR_REG_INTPRI_BASE + 0x4c)
+/** INTPRI_CORE0_CPU_PRI_16_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_16_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_16_MAP_M  (INTPRI_CORE0_CPU_PRI_16_MAP_V << INTPRI_CORE0_CPU_PRI_16_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_16_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_16_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_17_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_17_REG (DR_REG_INTPRI_BASE + 0x50)
+/** INTPRI_CORE0_CPU_PRI_17_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_17_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_17_MAP_M  (INTPRI_CORE0_CPU_PRI_17_MAP_V << INTPRI_CORE0_CPU_PRI_17_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_17_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_17_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_18_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_18_REG (DR_REG_INTPRI_BASE + 0x54)
+/** INTPRI_CORE0_CPU_PRI_18_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_18_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_18_MAP_M  (INTPRI_CORE0_CPU_PRI_18_MAP_V << INTPRI_CORE0_CPU_PRI_18_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_18_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_18_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_19_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_19_REG (DR_REG_INTPRI_BASE + 0x58)
+/** INTPRI_CORE0_CPU_PRI_19_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_19_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_19_MAP_M  (INTPRI_CORE0_CPU_PRI_19_MAP_V << INTPRI_CORE0_CPU_PRI_19_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_19_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_19_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_20_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_20_REG (DR_REG_INTPRI_BASE + 0x5c)
+/** INTPRI_CORE0_CPU_PRI_20_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_20_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_20_MAP_M  (INTPRI_CORE0_CPU_PRI_20_MAP_V << INTPRI_CORE0_CPU_PRI_20_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_20_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_20_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_21_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_21_REG (DR_REG_INTPRI_BASE + 0x60)
+/** INTPRI_CORE0_CPU_PRI_21_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_21_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_21_MAP_M  (INTPRI_CORE0_CPU_PRI_21_MAP_V << INTPRI_CORE0_CPU_PRI_21_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_21_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_21_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_22_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_22_REG (DR_REG_INTPRI_BASE + 0x64)
+/** INTPRI_CORE0_CPU_PRI_22_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_22_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_22_MAP_M  (INTPRI_CORE0_CPU_PRI_22_MAP_V << INTPRI_CORE0_CPU_PRI_22_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_22_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_22_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_23_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_23_REG (DR_REG_INTPRI_BASE + 0x68)
+/** INTPRI_CORE0_CPU_PRI_23_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_23_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_23_MAP_M  (INTPRI_CORE0_CPU_PRI_23_MAP_V << INTPRI_CORE0_CPU_PRI_23_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_23_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_23_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_24_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_24_REG (DR_REG_INTPRI_BASE + 0x6c)
+/** INTPRI_CORE0_CPU_PRI_24_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_24_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_24_MAP_M  (INTPRI_CORE0_CPU_PRI_24_MAP_V << INTPRI_CORE0_CPU_PRI_24_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_24_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_24_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_25_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_25_REG (DR_REG_INTPRI_BASE + 0x70)
+/** INTPRI_CORE0_CPU_PRI_25_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_25_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_25_MAP_M  (INTPRI_CORE0_CPU_PRI_25_MAP_V << INTPRI_CORE0_CPU_PRI_25_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_25_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_25_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_26_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_26_REG (DR_REG_INTPRI_BASE + 0x74)
+/** INTPRI_CORE0_CPU_PRI_26_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_26_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_26_MAP_M  (INTPRI_CORE0_CPU_PRI_26_MAP_V << INTPRI_CORE0_CPU_PRI_26_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_26_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_26_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_27_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_27_REG (DR_REG_INTPRI_BASE + 0x78)
+/** INTPRI_CORE0_CPU_PRI_27_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_27_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_27_MAP_M  (INTPRI_CORE0_CPU_PRI_27_MAP_V << INTPRI_CORE0_CPU_PRI_27_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_27_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_27_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_28_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_28_REG (DR_REG_INTPRI_BASE + 0x7c)
+/** INTPRI_CORE0_CPU_PRI_28_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_28_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_28_MAP_M  (INTPRI_CORE0_CPU_PRI_28_MAP_V << INTPRI_CORE0_CPU_PRI_28_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_28_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_28_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_29_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_29_REG (DR_REG_INTPRI_BASE + 0x80)
+/** INTPRI_CORE0_CPU_PRI_29_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_29_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_29_MAP_M  (INTPRI_CORE0_CPU_PRI_29_MAP_V << INTPRI_CORE0_CPU_PRI_29_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_29_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_29_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_30_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_30_REG (DR_REG_INTPRI_BASE + 0x84)
+/** INTPRI_CORE0_CPU_PRI_30_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_30_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_30_MAP_M  (INTPRI_CORE0_CPU_PRI_30_MAP_V << INTPRI_CORE0_CPU_PRI_30_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_30_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_30_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_PRI_31_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_PRI_31_REG (DR_REG_INTPRI_BASE + 0x88)
+/** INTPRI_CORE0_CPU_PRI_31_MAP : R/W; bitpos: [3:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_PRI_31_MAP    0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_31_MAP_M  (INTPRI_CORE0_CPU_PRI_31_MAP_V << INTPRI_CORE0_CPU_PRI_31_MAP_S)
+#define INTPRI_CORE0_CPU_PRI_31_MAP_V  0x0000000FU
+#define INTPRI_CORE0_CPU_PRI_31_MAP_S  0
+
+/** INTPRI_CORE0_CPU_INT_THRESH_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_THRESH_REG (DR_REG_INTPRI_BASE + 0x8c)
+/** INTPRI_CORE0_CPU_INT_THRESH : R/W; bitpos: [7:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_INT_THRESH    0x000000FFU
+#define INTPRI_CORE0_CPU_INT_THRESH_M  (INTPRI_CORE0_CPU_INT_THRESH_V << INTPRI_CORE0_CPU_INT_THRESH_S)
+#define INTPRI_CORE0_CPU_INT_THRESH_V  0x000000FFU
+#define INTPRI_CORE0_CPU_INT_THRESH_S  0
+
+/** INTPRI_CPU_INTR_FROM_CPU_0_REG register
+ *  register description
+ */
+#define INTPRI_CPU_INTR_FROM_CPU_0_REG (DR_REG_INTPRI_BASE + 0x90)
+/** INTPRI_CPU_INTR_FROM_CPU_0 : R/W; bitpos: [0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CPU_INTR_FROM_CPU_0    (BIT(0))
+#define INTPRI_CPU_INTR_FROM_CPU_0_M  (INTPRI_CPU_INTR_FROM_CPU_0_V << INTPRI_CPU_INTR_FROM_CPU_0_S)
+#define INTPRI_CPU_INTR_FROM_CPU_0_V  0x00000001U
+#define INTPRI_CPU_INTR_FROM_CPU_0_S  0
+
+/** INTPRI_CPU_INTR_FROM_CPU_1_REG register
+ *  register description
+ */
+#define INTPRI_CPU_INTR_FROM_CPU_1_REG (DR_REG_INTPRI_BASE + 0x94)
+/** INTPRI_CPU_INTR_FROM_CPU_1 : R/W; bitpos: [0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CPU_INTR_FROM_CPU_1    (BIT(0))
+#define INTPRI_CPU_INTR_FROM_CPU_1_M  (INTPRI_CPU_INTR_FROM_CPU_1_V << INTPRI_CPU_INTR_FROM_CPU_1_S)
+#define INTPRI_CPU_INTR_FROM_CPU_1_V  0x00000001U
+#define INTPRI_CPU_INTR_FROM_CPU_1_S  0
+
+/** INTPRI_CPU_INTR_FROM_CPU_2_REG register
+ *  register description
+ */
+#define INTPRI_CPU_INTR_FROM_CPU_2_REG (DR_REG_INTPRI_BASE + 0x98)
+/** INTPRI_CPU_INTR_FROM_CPU_2 : R/W; bitpos: [0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CPU_INTR_FROM_CPU_2    (BIT(0))
+#define INTPRI_CPU_INTR_FROM_CPU_2_M  (INTPRI_CPU_INTR_FROM_CPU_2_V << INTPRI_CPU_INTR_FROM_CPU_2_S)
+#define INTPRI_CPU_INTR_FROM_CPU_2_V  0x00000001U
+#define INTPRI_CPU_INTR_FROM_CPU_2_S  0
+
+/** INTPRI_CPU_INTR_FROM_CPU_3_REG register
+ *  register description
+ */
+#define INTPRI_CPU_INTR_FROM_CPU_3_REG (DR_REG_INTPRI_BASE + 0x9c)
+/** INTPRI_CPU_INTR_FROM_CPU_3 : R/W; bitpos: [0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CPU_INTR_FROM_CPU_3    (BIT(0))
+#define INTPRI_CPU_INTR_FROM_CPU_3_M  (INTPRI_CPU_INTR_FROM_CPU_3_V << INTPRI_CPU_INTR_FROM_CPU_3_S)
+#define INTPRI_CPU_INTR_FROM_CPU_3_V  0x00000001U
+#define INTPRI_CPU_INTR_FROM_CPU_3_S  0
+
+/** INTPRI_DATE_REG register
+ *  register description
+ */
+#define INTPRI_DATE_REG (DR_REG_INTPRI_BASE + 0xa0)
+/** INTPRI_DATE : R/W; bitpos: [27:0]; default: 35655824;
+ *  Need add description
+ */
+#define INTPRI_DATE    0x0FFFFFFFU
+#define INTPRI_DATE_M  (INTPRI_DATE_V << INTPRI_DATE_S)
+#define INTPRI_DATE_V  0x0FFFFFFFU
+#define INTPRI_DATE_S  0
+
+/** INTPRI_CLOCK_GATE_REG register
+ *  register description
+ */
+#define INTPRI_CLOCK_GATE_REG (DR_REG_INTPRI_BASE + 0xa4)
+/** INTPRI_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Need add description
+ */
+#define INTPRI_CLK_EN    (BIT(0))
+#define INTPRI_CLK_EN_M  (INTPRI_CLK_EN_V << INTPRI_CLK_EN_S)
+#define INTPRI_CLK_EN_V  0x00000001U
+#define INTPRI_CLK_EN_S  0
+
+/** INTPRI_CORE0_CPU_INT_CLEAR_REG register
+ *  register description
+ */
+#define INTPRI_CORE0_CPU_INT_CLEAR_REG (DR_REG_INTPRI_BASE + 0xa8)
+/** INTPRI_CORE0_CPU_INT_CLEAR : R/W; bitpos: [31:0]; default: 0;
+ *  Need add description
+ */
+#define INTPRI_CORE0_CPU_INT_CLEAR    0xFFFFFFFFU
+#define INTPRI_CORE0_CPU_INT_CLEAR_M  (INTPRI_CORE0_CPU_INT_CLEAR_V << INTPRI_CORE0_CPU_INT_CLEAR_S)
+#define INTPRI_CORE0_CPU_INT_CLEAR_V  0xFFFFFFFFU
+#define INTPRI_CORE0_CPU_INT_CLEAR_S  0
+
+/** INTPRI_RND_ECO_REG register
+ *  redcy eco register.
+ */
+#define INTPRI_RND_ECO_REG (DR_REG_INTPRI_BASE + 0xac)
+/** INTPRI_REDCY_ENA : W/R; bitpos: [0]; default: 0;
+ *  Only reserved for ECO.
+ */
+#define INTPRI_REDCY_ENA    (BIT(0))
+#define INTPRI_REDCY_ENA_M  (INTPRI_REDCY_ENA_V << INTPRI_REDCY_ENA_S)
+#define INTPRI_REDCY_ENA_V  0x00000001U
+#define INTPRI_REDCY_ENA_S  0
+/** INTPRI_REDCY_RESULT : RO; bitpos: [1]; default: 0;
+ *  Only reserved for ECO.
+ */
+#define INTPRI_REDCY_RESULT    (BIT(1))
+#define INTPRI_REDCY_RESULT_M  (INTPRI_REDCY_RESULT_V << INTPRI_REDCY_RESULT_S)
+#define INTPRI_REDCY_RESULT_V  0x00000001U
+#define INTPRI_REDCY_RESULT_S  1
+
+/** INTPRI_RND_ECO_LOW_REG register
+ *  redcy eco low register.
+ */
+#define INTPRI_RND_ECO_LOW_REG (DR_REG_INTPRI_BASE + 0xb0)
+/** INTPRI_REDCY_LOW : W/R; bitpos: [31:0]; default: 0;
+ *  Only reserved for ECO.
+ */
+#define INTPRI_REDCY_LOW    0xFFFFFFFFU
+#define INTPRI_REDCY_LOW_M  (INTPRI_REDCY_LOW_V << INTPRI_REDCY_LOW_S)
+#define INTPRI_REDCY_LOW_V  0xFFFFFFFFU
+#define INTPRI_REDCY_LOW_S  0
+
+/** INTPRI_RND_ECO_HIGH_REG register
+ *  redcy eco high register.
+ */
+#define INTPRI_RND_ECO_HIGH_REG (DR_REG_INTPRI_BASE + 0x3fc)
+/** INTPRI_REDCY_HIGH : W/R; bitpos: [31:0]; default: 4294967295;
+ *  Only reserved for ECO.
+ */
+#define INTPRI_REDCY_HIGH    0xFFFFFFFFU
+#define INTPRI_REDCY_HIGH_M  (INTPRI_REDCY_HIGH_V << INTPRI_REDCY_HIGH_S)
+#define INTPRI_REDCY_HIGH_V  0xFFFFFFFFU
+#define INTPRI_REDCY_HIGH_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/intpri_struct.h b/components/soc/esp32c6/include/soc/intpri_struct.h
new file mode 100644
index 0000000000..9454470cb2
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/intpri_struct.h
@@ -0,0 +1,256 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: Configuration Registers */
+/** Type of core0_cpu_int_enable register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** core0_cpu_int_enable : R/W; bitpos: [31:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t core0_cpu_int_enable:32;
+    };
+    uint32_t val;
+} intpri_core0_cpu_int_enable_reg_t;
+
+/** Type of core0_cpu_int_type register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** core0_cpu_int_type : R/W; bitpos: [31:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t core0_cpu_int_type:32;
+    };
+    uint32_t val;
+} intpri_core0_cpu_int_type_reg_t;
+
+/** Type of core0_cpu_int_eip_status register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** core0_cpu_int_eip_status : RO; bitpos: [31:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t core0_cpu_int_eip_status:32;
+    };
+    uint32_t val;
+} intpri_core0_cpu_int_eip_status_reg_t;
+
+/** Type of core0_cpu_int_pri_n register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** map : R/W; bitpos: [3:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t map:4;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} intpri_core0_cpu_int_pri_n_reg_t;
+
+/** Type of core0_cpu_int_thresh register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** core0_cpu_int_thresh : R/W; bitpos: [7:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t core0_cpu_int_thresh:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} intpri_core0_cpu_int_thresh_reg_t;
+
+/** Type of clock_gate register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** clk_en : R/W; bitpos: [0]; default: 1;
+         *  Need add description
+         */
+        uint32_t clk_en:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} intpri_clock_gate_reg_t;
+
+/** Type of core0_cpu_int_clear register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** core0_cpu_int_clear : R/W; bitpos: [31:0]; default: 0;
+         *  Need add description
+         */
+        uint32_t core0_cpu_int_clear:32;
+    };
+    uint32_t val;
+} intpri_core0_cpu_int_clear_reg_t;
+
+
+/** Group: Interrupt Registers */
+/** Type of cpu_intr_from_cpu_0 register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** cpu_intr_from_cpu_0 : R/W; bitpos: [0]; default: 0;
+         *  Need add description
+         */
+        uint32_t cpu_intr_from_cpu_0:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} intpri_cpu_intr_from_cpu_0_reg_t;
+
+/** Type of cpu_intr_from_cpu_1 register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** cpu_intr_from_cpu_1 : R/W; bitpos: [0]; default: 0;
+         *  Need add description
+         */
+        uint32_t cpu_intr_from_cpu_1:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} intpri_cpu_intr_from_cpu_1_reg_t;
+
+/** Type of cpu_intr_from_cpu_2 register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** cpu_intr_from_cpu_2 : R/W; bitpos: [0]; default: 0;
+         *  Need add description
+         */
+        uint32_t cpu_intr_from_cpu_2:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} intpri_cpu_intr_from_cpu_2_reg_t;
+
+/** Type of cpu_intr_from_cpu_3 register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** cpu_intr_from_cpu_3 : R/W; bitpos: [0]; default: 0;
+         *  Need add description
+         */
+        uint32_t cpu_intr_from_cpu_3:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} intpri_cpu_intr_from_cpu_3_reg_t;
+
+
+/** Group: Version Registers */
+/** Type of date register
+ *  register description
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [27:0]; default: 35655824;
+         *  Need add description
+         */
+        uint32_t date:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} intpri_date_reg_t;
+
+
+/** Group: Redcy ECO Registers */
+/** Type of rnd_eco register
+ *  redcy eco register.
+ */
+typedef union {
+    struct {
+        /** redcy_ena : W/R; bitpos: [0]; default: 0;
+         *  Only reserved for ECO.
+         */
+        uint32_t redcy_ena:1;
+        /** redcy_result : RO; bitpos: [1]; default: 0;
+         *  Only reserved for ECO.
+         */
+        uint32_t redcy_result:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} intpri_rnd_eco_reg_t;
+
+/** Type of rnd_eco_low register
+ *  redcy eco low register.
+ */
+typedef union {
+    struct {
+        /** redcy_low : W/R; bitpos: [31:0]; default: 0;
+         *  Only reserved for ECO.
+         */
+        uint32_t redcy_low:32;
+    };
+    uint32_t val;
+} intpri_rnd_eco_low_reg_t;
+
+/** Type of rnd_eco_high register
+ *  redcy eco high register.
+ */
+typedef union {
+    struct {
+        /** redcy_high : W/R; bitpos: [31:0]; default: 4294967295;
+         *  Only reserved for ECO.
+         */
+        uint32_t redcy_high:32;
+    };
+    uint32_t val;
+} intpri_rnd_eco_high_reg_t;
+
+
+typedef struct intpri_dev_t {
+    volatile intpri_core0_cpu_int_enable_reg_t core0_cpu_int_enable;
+    volatile intpri_core0_cpu_int_type_reg_t core0_cpu_int_type;
+    volatile intpri_core0_cpu_int_eip_status_reg_t core0_cpu_int_eip_status;
+    volatile intpri_core0_cpu_int_pri_n_reg_t core0_cpu_int_pri[32];
+    volatile intpri_core0_cpu_int_thresh_reg_t core0_cpu_int_thresh;
+    volatile intpri_cpu_intr_from_cpu_0_reg_t cpu_intr_from_cpu_0;
+    volatile intpri_cpu_intr_from_cpu_1_reg_t cpu_intr_from_cpu_1;
+    volatile intpri_cpu_intr_from_cpu_2_reg_t cpu_intr_from_cpu_2;
+    volatile intpri_cpu_intr_from_cpu_3_reg_t cpu_intr_from_cpu_3;
+    volatile intpri_date_reg_t date;
+    volatile intpri_clock_gate_reg_t clock_gate;
+    volatile intpri_core0_cpu_int_clear_reg_t core0_cpu_int_clear;
+    volatile intpri_rnd_eco_reg_t rnd_eco;
+    volatile intpri_rnd_eco_low_reg_t rnd_eco_low;
+    uint32_t reserved_0b4[210];
+    volatile intpri_rnd_eco_high_reg_t rnd_eco_high;
+} intpri_dev_t;
+
+extern intpri_dev_t INTPRI;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(intpri_dev_t) == 0x400, "Invalid size of intpri_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/io_mux_reg.h b/components/soc/esp32c6/include/soc/io_mux_reg.h
new file mode 100644
index 0000000000..8a0a64acec
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/io_mux_reg.h
@@ -0,0 +1,348 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+#include "soc.h"
+
+/* The following are the bit fields for PERIPHS_IO_MUX_x_U registers */
+/* Output enable in sleep mode */
+#define SLP_OE (BIT(0))
+#define SLP_OE_M (BIT(0))
+#define SLP_OE_V 1
+#define SLP_OE_S 0
+/* Pin used for wakeup from sleep */
+#define SLP_SEL (BIT(1))
+#define SLP_SEL_M (BIT(1))
+#define SLP_SEL_V 1
+#define SLP_SEL_S 1
+/* Pulldown enable in sleep mode */
+#define SLP_PD (BIT(2))
+#define SLP_PD_M (BIT(2))
+#define SLP_PD_V 1
+#define SLP_PD_S 2
+/* Pullup enable in sleep mode */
+#define SLP_PU (BIT(3))
+#define SLP_PU_M (BIT(3))
+#define SLP_PU_V 1
+#define SLP_PU_S 3
+/* Input enable in sleep mode */
+#define SLP_IE (BIT(4))
+#define SLP_IE_M (BIT(4))
+#define SLP_IE_V 1
+#define SLP_IE_S 4
+/* Drive strength in sleep mode */
+#define SLP_DRV 0x3
+#define SLP_DRV_M (SLP_DRV_V << SLP_DRV_S)
+#define SLP_DRV_V 0x3
+#define SLP_DRV_S 5
+/* Pulldown enable */
+#define FUN_PD (BIT(7))
+#define FUN_PD_M (BIT(7))
+#define FUN_PD_V 1
+#define FUN_PD_S 7
+/* Pullup enable */
+#define FUN_PU (BIT(8))
+#define FUN_PU_M (BIT(8))
+#define FUN_PU_V 1
+#define FUN_PU_S 8
+/* Input enable */
+#define FUN_IE (BIT(9))
+#define FUN_IE_M (FUN_IE_V << FUN_IE_S)
+#define FUN_IE_V 1
+#define FUN_IE_S 9
+/* Drive strength */
+#define FUN_DRV 0x3
+#define FUN_DRV_M (FUN_DRV_V << FUN_DRV_S)
+#define FUN_DRV_V 0x3
+#define FUN_DRV_S 10
+/* Function select (possible values are defined for each pin as FUNC_pinname_function below) */
+#define MCU_SEL 0x7
+#define MCU_SEL_M (MCU_SEL_V << MCU_SEL_S)
+#define MCU_SEL_V 0x7
+#define MCU_SEL_S 12
+
+#define PIN_INPUT_ENABLE(PIN_NAME)               SET_PERI_REG_MASK(PIN_NAME,FUN_IE)
+#define PIN_INPUT_DISABLE(PIN_NAME)              CLEAR_PERI_REG_MASK(PIN_NAME,FUN_IE)
+#define PIN_SET_DRV(PIN_NAME, drv)            REG_SET_FIELD(PIN_NAME, FUN_DRV, (drv));
+#define PIN_PULLUP_DIS(PIN_NAME)                 REG_CLR_BIT(PIN_NAME, FUN_PU)
+#define PIN_PULLUP_EN(PIN_NAME)                  REG_SET_BIT(PIN_NAME, FUN_PU)
+#define PIN_PULLDWN_DIS(PIN_NAME)             REG_CLR_BIT(PIN_NAME, FUN_PD)
+#define PIN_PULLDWN_EN(PIN_NAME)              REG_SET_BIT(PIN_NAME, FUN_PD)
+#define PIN_FUNC_SELECT(PIN_NAME, FUNC)      REG_SET_FIELD(PIN_NAME, MCU_SEL, FUNC)
+
+#define IO_MUX_GPIO0_REG               PERIPHS_IO_MUX_XTAL_32K_P_U
+#define IO_MUX_GPIO1_REG               PERIPHS_IO_MUX_XTAL_32K_N_U
+#define IO_MUX_GPIO2_REG               PERIPHS_IO_MUX_GPIO2_U
+#define IO_MUX_GPIO3_REG               PERIPHS_IO_MUX_GPIO3_U
+#define IO_MUX_GPIO4_REG               PERIPHS_IO_MUX_MTMS_U
+#define IO_MUX_GPIO5_REG               PERIPHS_IO_MUX_MTDI_U
+#define IO_MUX_GPIO6_REG               PERIPHS_IO_MUX_MTCK_U
+#define IO_MUX_GPIO7_REG               PERIPHS_IO_MUX_MTDO_U
+#define IO_MUX_GPIO8_REG               PERIPHS_IO_MUX_GPIO8_U
+#define IO_MUX_GPIO9_REG               PERIPHS_IO_MUX_GPIO9_U
+#define IO_MUX_GPIO10_REG              PERIPHS_IO_MUX_GPIO10_U
+#define IO_MUX_GPIO11_REG              PERIPHS_IO_MUX_GPIO11_U
+#define IO_MUX_GPIO12_REG              PERIPHS_IO_MUX_GPIO12_U
+#define IO_MUX_GPIO13_REG              PERIPHS_IO_MUX_GPIO13_U
+#define IO_MUX_GPIO14_REG              PERIPHS_IO_MUX_GPIO14_U
+#define IO_MUX_GPIO15_REG              PERIPHS_IO_MUX_GPIO15_U
+#define IO_MUX_GPIO16_REG              PERIPHS_IO_MUX_U0TXD_U
+#define IO_MUX_GPIO17_REG              PERIPHS_IO_MUX_U0RXD_U
+#define IO_MUX_GPIO18_REG              PERIPHS_IO_MUX_SDIO_CMD_U
+#define IO_MUX_GPIO19_REG              PERIPHS_IO_MUX_SDIO_CLK_U
+#define IO_MUX_GPIO20_REG              PERIPHS_IO_MUX_SDIO_DATA0_U
+#define IO_MUX_GPIO21_REG              PERIPHS_IO_MUX_SDIO_DATA1_U
+#define IO_MUX_GPIO22_REG              PERIPHS_IO_MUX_SDIO_DATA2_U
+#define IO_MUX_GPIO23_REG              PERIPHS_IO_MUX_SDIO_DATA3_U
+#define IO_MUX_GPIO24_REG              PERIPHS_IO_MUX_SPICS0_U
+#define IO_MUX_GPIO25_REG              PERIPHS_IO_MUX_SPIQ_U
+#define IO_MUX_GPIO26_REG              PERIPHS_IO_MUX_SPIWP_U
+#define IO_MUX_GPIO27_REG              PERIPHS_IO_MUX_VDD_SPI_U
+#define IO_MUX_GPIO28_REG              PERIPHS_IO_MUX_SPIHD_U
+#define IO_MUX_GPIO29_REG              PERIPHS_IO_MUX_SPICLK_U
+#define IO_MUX_GPIO30_REG              PERIPHS_IO_MUX_SPID_U
+
+#define PIN_FUNC_GPIO								1
+
+#define GPIO_PAD_PULLUP(num) do{PIN_PULLDWN_DIS(IOMUX_REG_GPIO##num);PIN_PULLUP_EN(IOMUX_REG_GPIO##num);}while(0)
+#define GPIO_PAD_PULLDOWN(num) do{PIN_PULLUP_DIS(IOMUX_REG_GPIO##num);PIN_PULLDWN_EN(IOMUX_REG_GPIO##num);}while(0)
+#define GPIO_PAD_SET_DRV(num, drv) PIN_SET_DRV(IOMUX_REG_GPIO##num, drv)
+
+#define SPI_HD_GPIO_NUM              28
+#define SPI_WP_GPIO_NUM              26
+#define SPI_CS0_GPIO_NUM             24
+#define SPI_CLK_GPIO_NUM             29
+#define SPI_D_GPIO_NUM               30
+#define SPI_Q_GPIO_NUM               25
+
+#define SD_CLK_GPIO_NUM              19
+#define SD_CMD_GPIO_NUM              18
+#define SD_DATA0_GPIO_NUM            20
+#define SD_DATA1_GPIO_NUM            21
+#define SD_DATA2_GPIO_NUM            22
+#define SD_DATA3_GPIO_NUM            23
+
+#define MAX_RTC_GPIO_NUM              5
+#define MAX_PAD_GPIO_NUM             30
+#define MAX_GPIO_NUM                 34
+#define DIG_IO_HOLD_BIT_SHIFT        32
+
+
+#define REG_IO_MUX_BASE DR_REG_IO_MUX_BASE
+#define PIN_CTRL                          (REG_IO_MUX_BASE +0x00)
+#define PAD_POWER_SEL                               BIT(15)
+#define PAD_POWER_SEL_V                             0x1
+#define PAD_POWER_SEL_M                             BIT(15)
+#define PAD_POWER_SEL_S                             15
+
+#define PAD_POWER_SWITCH_DELAY                      0x7
+#define PAD_POWER_SWITCH_DELAY_V                    0x7
+#define PAD_POWER_SWITCH_DELAY_M                    (PAD_POWER_SWITCH_DELAY_V << PAD_POWER_SWITCH_DELAY_S)
+#define PAD_POWER_SWITCH_DELAY_S                    12
+
+#define CLK_OUT3                                    0xf
+#define CLK_OUT3_V                                  CLK_OUT3
+#define CLK_OUT3_S                                  8
+#define CLK_OUT3_M                                  (CLK_OUT3_V << CLK_OUT3_S)
+#define CLK_OUT2                                    0xf
+#define CLK_OUT2_V                                  CLK_OUT2
+#define CLK_OUT2_S                                  4
+#define CLK_OUT2_M                                  (CLK_OUT2_V << CLK_OUT2_S)
+#define CLK_OUT1                                    0xf
+#define CLK_OUT1_V                                  CLK_OUT1
+#define CLK_OUT1_S                                  0
+#define CLK_OUT1_M                                  (CLK_OUT1_V << CLK_OUT1_S)
+// definitions above are inherited from previous version of code, should double check
+
+// definitions below are generated from pin_txt.csv
+#define PERIPHS_IO_MUX_XTAL_32K_P_U           (REG_IO_MUX_BASE + 0x4)
+#define FUNC_XTAL_32K_P_GPIO0                                       1
+#define FUNC_XTAL_32K_P_GPIO0_0                                     0
+
+#define PERIPHS_IO_MUX_XTAL_32K_N_U           (REG_IO_MUX_BASE + 0x8)
+#define FUNC_XTAL_32K_N_GPIO1                                       1
+#define FUNC_XTAL_32K_N_GPIO1_0                                     0
+
+#define PERIPHS_IO_MUX_GPIO2_U                (REG_IO_MUX_BASE + 0xC)
+#define FUNC_GPIO2_FSPIQ                                            2
+#define FUNC_GPIO2_GPIO2                                            1
+#define FUNC_GPIO2_GPIO2_0                                          0
+
+#define PERIPHS_IO_MUX_GPIO3_U               (REG_IO_MUX_BASE + 0x10)
+#define FUNC_GPIO3_GPIO3                                            1
+#define FUNC_GPIO3_GPIO3_0                                          0
+
+#define PERIPHS_IO_MUX_MTMS_U                (REG_IO_MUX_BASE + 0x14)
+#define FUNC_MTMS_FSPIHD                                            2
+#define FUNC_MTMS_GPIO4                                             1
+#define FUNC_MTMS_MTMS                                              0
+
+#define PERIPHS_IO_MUX_MTDI_U                (REG_IO_MUX_BASE + 0x18)
+#define FUNC_MTDI_FSPIWP                                            2
+#define FUNC_MTDI_GPIO5                                             1
+#define FUNC_MTDI_MTDI                                              0
+
+#define PERIPHS_IO_MUX_MTCK_U                (REG_IO_MUX_BASE + 0x1C)
+#define FUNC_MTCK_FSPICLK                                           2
+#define FUNC_MTCK_GPIO6                                             1
+#define FUNC_MTCK_MTCK                                              0
+
+#define PERIPHS_IO_MUX_MTDO_U                (REG_IO_MUX_BASE + 0x20)
+#define FUNC_MTDO_FSPID                                             2
+#define FUNC_MTDO_GPIO7                                             1
+#define FUNC_MTDO_MTDO                                              0
+
+#define PERIPHS_IO_MUX_GPIO8_U               (REG_IO_MUX_BASE + 0x24)
+#define FUNC_GPIO8_GPIO8                                            1
+#define FUNC_GPIO8_GPIO8_0                                          0
+
+#define PERIPHS_IO_MUX_GPIO9_U               (REG_IO_MUX_BASE + 0x28)
+#define FUNC_GPIO9_GPIO9                                            1
+#define FUNC_GPIO9_GPIO9_0                                          0
+
+#define PERIPHS_IO_MUX_GPIO10_U              (REG_IO_MUX_BASE + 0x2C)
+#define FUNC_GPIO10_GPIO10                                          1
+#define FUNC_GPIO10_GPIO10_0                                        0
+
+#define PERIPHS_IO_MUX_GPIO11_U              (REG_IO_MUX_BASE + 0x30)
+#define FUNC_GPIO11_GPIO11                                          1
+#define FUNC_GPIO11_GPIO11_0                                        0
+
+#define PERIPHS_IO_MUX_GPIO12_U              (REG_IO_MUX_BASE + 0x34)
+#define FUNC_GPIO12_GPIO12                                          1
+#define FUNC_GPIO12_GPIO12_0                                        0
+
+#define PERIPHS_IO_MUX_GPIO13_U              (REG_IO_MUX_BASE + 0x38)
+#define FUNC_GPIO13_GPIO13                                          1
+#define FUNC_GPIO13_GPIO13_0                                        0
+
+#define PERIPHS_IO_MUX_GPIO14_U              (REG_IO_MUX_BASE + 0x3C)
+#define FUNC_GPIO14_GPIO14                                          1
+#define FUNC_GPIO14_GPIO14_0                                        0
+
+#define PERIPHS_IO_MUX_GPIO15_U              (REG_IO_MUX_BASE + 0x40)
+#define FUNC_GPIO15_GPIO15                                          1
+#define FUNC_GPIO15_GPIO15_0                                        0
+
+#define PERIPHS_IO_MUX_U0TXD_U               (REG_IO_MUX_BASE + 0x44)
+#define FUNC_U0TXD_FSPICS0                                          2
+#define FUNC_U0TXD_GPIO16                                           1
+#define FUNC_U0TXD_U0TXD                                            0
+
+#define PERIPHS_IO_MUX_U0RXD_U               (REG_IO_MUX_BASE + 0x48)
+#define FUNC_U0RXD_FSPICS1                                          2
+#define FUNC_U0RXD_GPIO17                                           1
+#define FUNC_U0RXD_U0RXD                                            0
+
+#define PERIPHS_IO_MUX_SDIO_CMD_U            (REG_IO_MUX_BASE + 0x4C)
+#define FUNC_SDIO_CMD_FSPICS2                                       2
+#define FUNC_SDIO_CMD_GPIO18                                        1
+#define FUNC_SDIO_CMD_SDIO_CMD                                      0
+
+#define PERIPHS_IO_MUX_SDIO_CLK_U            (REG_IO_MUX_BASE + 0x50)
+#define FUNC_SDIO_CLK_FSPICS3                                       2
+#define FUNC_SDIO_CLK_GPIO19                                        1
+#define FUNC_SDIO_CLK_SDIO_CLK                                      0
+
+#define PERIPHS_IO_MUX_SDIO_DATA0_U          (REG_IO_MUX_BASE + 0x54)
+#define FUNC_SDIO_DATA0_FSPICS4                                     2
+#define FUNC_SDIO_DATA0_GPIO20                                      1
+#define FUNC_SDIO_DATA0_SDIO_DATA0                                  0
+
+#define PERIPHS_IO_MUX_SDIO_DATA1_U          (REG_IO_MUX_BASE + 0x58)
+#define FUNC_SDIO_DATA1_FSPICS5                                     2
+#define FUNC_SDIO_DATA1_GPIO21                                      1
+#define FUNC_SDIO_DATA1_SDIO_DATA1                                  0
+
+#define PERIPHS_IO_MUX_SDIO_DATA2_U          (REG_IO_MUX_BASE + 0x5C)
+#define FUNC_SDIO_DATA2_GPIO22                                      1
+#define FUNC_SDIO_DATA2_SDIO_DATA2                                  0
+
+#define PERIPHS_IO_MUX_SDIO_DATA3_U          (REG_IO_MUX_BASE + 0x60)
+#define FUNC_SDIO_DATA3_GPIO23                                      1
+#define FUNC_SDIO_DATA3_SDIO_DATA3                                  0
+
+#define PERIPHS_IO_MUX_SPICS0_U              (REG_IO_MUX_BASE + 0x64)
+#define FUNC_SPICS0_GPIO24                                          1
+#define FUNC_SPICS0_SPICS0                                          0
+
+#define PERIPHS_IO_MUX_SPIQ_U                (REG_IO_MUX_BASE + 0x68)
+#define FUNC_SPIQ_GPIO25                                            1
+#define FUNC_SPIQ_SPIQ                                              0
+
+#define PERIPHS_IO_MUX_SPIWP_U               (REG_IO_MUX_BASE + 0x6C)
+#define FUNC_SPIWP_GPIO26                                           1
+#define FUNC_SPIWP_SPIWP                                            0
+
+#define PERIPHS_IO_MUX_VDD_SPI_U             (REG_IO_MUX_BASE + 0x70)
+#define FUNC_VDD_SPI_GPIO27                                         1
+#define FUNC_VDD_SPI_GPIO27_0                                       0
+
+#define PERIPHS_IO_MUX_SPIHD_U               (REG_IO_MUX_BASE + 0x74)
+#define FUNC_SPIHD_GPIO28                                           1
+#define FUNC_SPIHD_SPIHD                                            0
+
+#define PERIPHS_IO_MUX_SPICLK_U              (REG_IO_MUX_BASE + 0x78)
+#define FUNC_SPICLK_GPIO29                                          1
+#define FUNC_SPICLK_SPICLK                                          0
+
+#define PERIPHS_IO_MUX_SPID_U                (REG_IO_MUX_BASE + 0x7C)
+#define FUNC_SPID_GPIO30                                            1
+#define FUNC_SPID_SPID                                              0
+
+/** IO_MUX_PIN_CTRL_REG register
+ *  Clock Output Configuration Register
+ */
+#define IO_MUX_PIN_CTRL_REG (REG_IO_MUX_BASE + 0x0)
+/** IO_MUX_CLK_OUT1 : R/W; bitpos: [4:0]; default: 15;
+ *  If you want to output clock for I2S to CLK_OUT_out1, set this register to 0x0.
+ *  CLK_OUT_out1 can be found in peripheral output signals.
+ */
+#define IO_MUX_CLK_OUT1    0x0000001FU
+#define IO_MUX_CLK_OUT1_M  (IO_MUX_CLK_OUT1_V << IO_MUX_CLK_OUT1_S)
+#define IO_MUX_CLK_OUT1_V  0x0000001FU
+#define IO_MUX_CLK_OUT1_S  0
+/** IO_MUX_CLK_OUT2 : R/W; bitpos: [9:5]; default: 15;
+ *  If you want to output clock for I2S to CLK_OUT_out2, set this register to 0x0.
+ *  CLK_OUT_out2 can be found in peripheral output signals.
+ */
+#define IO_MUX_CLK_OUT2    0x0000001FU
+#define IO_MUX_CLK_OUT2_M  (IO_MUX_CLK_OUT2_V << IO_MUX_CLK_OUT2_S)
+#define IO_MUX_CLK_OUT2_V  0x0000001FU
+#define IO_MUX_CLK_OUT2_S  5
+/** IO_MUX_CLK_OUT3 : R/W; bitpos: [14:10]; default: 7;
+ *  If you want to output clock for I2S to CLK_OUT_out3, set this register to 0x0.
+ *  CLK_OUT_out3 can be found in peripheral output signals.
+ */
+#define IO_MUX_CLK_OUT3    0x0000001FU
+#define IO_MUX_CLK_OUT3_M  (IO_MUX_CLK_OUT3_V << IO_MUX_CLK_OUT3_S)
+#define IO_MUX_CLK_OUT3_V  0x0000001FU
+#define IO_MUX_CLK_OUT3_S  10
+
+/** IO_MUX_MODEM_DIAG_EN_REG register
+ *  GPIO MATRIX Configure Register for modem diag
+ */
+#define IO_MUX_MODEM_DIAG_EN_REG (REG_IO_MUX_BASE + 0xbc)
+/** IO_MUX_MODEM_DIAG_EN : R/W; bitpos: [31:0]; default: 0;
+ *  bit i to enable modem_diag[i] into gpio matrix. 1:enable modem_diag[i] into gpio
+ *  matrix. 0:enable other signals into gpio matrix
+ */
+#define IO_MUX_MODEM_DIAG_EN    0xFFFFFFFFU
+#define IO_MUX_MODEM_DIAG_EN_M  (IO_MUX_MODEM_DIAG_EN_V << IO_MUX_MODEM_DIAG_EN_S)
+#define IO_MUX_MODEM_DIAG_EN_V  0xFFFFFFFFU
+#define IO_MUX_MODEM_DIAG_EN_S  0
+
+/** IO_MUX_DATE_REG register
+ *  IO MUX Version Control Register
+ */
+#define IO_MUX_DATE_REG (REG_IO_MUX_BASE + 0xfc)
+/** IO_MUX_REG_DATE : R/W; bitpos: [27:0]; default: 35655776;
+ *  Version control register
+ */
+#define IO_MUX_REG_DATE    0x0FFFFFFFU
+#define IO_MUX_REG_DATE_M  (IO_MUX_REG_DATE_V << IO_MUX_REG_DATE_S)
+#define IO_MUX_REG_DATE_V  0x0FFFFFFFU
+#define IO_MUX_REG_DATE_S  0
diff --git a/components/soc/esp32c6/include/soc/ledc_reg.h b/components/soc/esp32c6/include/soc/ledc_reg.h
new file mode 100644
index 0000000000..a7c4311ad1
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/ledc_reg.h
@@ -0,0 +1,2775 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** LEDC_CH0_CONF0_REG register
+ *  Configuration register 0 for channel 0
+ */
+#define LEDC_CH0_CONF0_REG (DR_REG_LEDC_BASE + 0x0)
+/** LEDC_TIMER_SEL_CH0 : R/W; bitpos: [1:0]; default: 0;
+ *  This field is used to select one of timers for channel 0.
+ *
+ *  0: select timer0, 1: select timer1, 2: select timer2, 3: select timer3
+ */
+#define LEDC_TIMER_SEL_CH0    0x00000003U
+#define LEDC_TIMER_SEL_CH0_M  (LEDC_TIMER_SEL_CH0_V << LEDC_TIMER_SEL_CH0_S)
+#define LEDC_TIMER_SEL_CH0_V  0x00000003U
+#define LEDC_TIMER_SEL_CH0_S  0
+/** LEDC_SIG_OUT_EN_CH0 : R/W; bitpos: [2]; default: 0;
+ *  Set this bit to enable signal output on channel 0.
+ */
+#define LEDC_SIG_OUT_EN_CH0    (BIT(2))
+#define LEDC_SIG_OUT_EN_CH0_M  (LEDC_SIG_OUT_EN_CH0_V << LEDC_SIG_OUT_EN_CH0_S)
+#define LEDC_SIG_OUT_EN_CH0_V  0x00000001U
+#define LEDC_SIG_OUT_EN_CH0_S  2
+/** LEDC_IDLE_LV_CH0 : R/W; bitpos: [3]; default: 0;
+ *  This bit is used to control the output value when channel 0 is inactive (when
+ *  LEDC_SIG_OUT_EN_CH0 is 0).
+ */
+#define LEDC_IDLE_LV_CH0    (BIT(3))
+#define LEDC_IDLE_LV_CH0_M  (LEDC_IDLE_LV_CH0_V << LEDC_IDLE_LV_CH0_S)
+#define LEDC_IDLE_LV_CH0_V  0x00000001U
+#define LEDC_IDLE_LV_CH0_S  3
+/** LEDC_PARA_UP_CH0 : WT; bitpos: [4]; default: 0;
+ *  This bit is used to update LEDC_HPOINT_CH0, LEDC_DUTY_START_CH0,
+ *  LEDC_SIG_OUT_EN_CH0, LEDC_TIMER_SEL_CH0, LEDC_DUTY_NUM_CH0, LEDC_DUTY_CYCLE_CH0,
+ *  LEDC_DUTY_SCALE_CH0, LEDC_DUTY_INC_CH0, and LEDC_OVF_CNT_EN_CH0 fields for channel
+ *  0, and will be automatically cleared by hardware.
+ */
+#define LEDC_PARA_UP_CH0    (BIT(4))
+#define LEDC_PARA_UP_CH0_M  (LEDC_PARA_UP_CH0_V << LEDC_PARA_UP_CH0_S)
+#define LEDC_PARA_UP_CH0_V  0x00000001U
+#define LEDC_PARA_UP_CH0_S  4
+/** LEDC_OVF_NUM_CH0 : R/W; bitpos: [14:5]; default: 0;
+ *  This register is used to configure the maximum times of overflow minus 1.
+ *
+ *  The LEDC_OVF_CNT_CH0_INT interrupt will be triggered when channel 0 overflows for
+ *  (LEDC_OVF_NUM_CH0 + 1) times.
+ */
+#define LEDC_OVF_NUM_CH0    0x000003FFU
+#define LEDC_OVF_NUM_CH0_M  (LEDC_OVF_NUM_CH0_V << LEDC_OVF_NUM_CH0_S)
+#define LEDC_OVF_NUM_CH0_V  0x000003FFU
+#define LEDC_OVF_NUM_CH0_S  5
+/** LEDC_OVF_CNT_EN_CH0 : R/W; bitpos: [15]; default: 0;
+ *  This bit is used to enable the ovf_cnt of channel 0.
+ */
+#define LEDC_OVF_CNT_EN_CH0    (BIT(15))
+#define LEDC_OVF_CNT_EN_CH0_M  (LEDC_OVF_CNT_EN_CH0_V << LEDC_OVF_CNT_EN_CH0_S)
+#define LEDC_OVF_CNT_EN_CH0_V  0x00000001U
+#define LEDC_OVF_CNT_EN_CH0_S  15
+/** LEDC_OVF_CNT_RESET_CH0 : WT; bitpos: [16]; default: 0;
+ *  Set this bit to reset the ovf_cnt of channel 0.
+ */
+#define LEDC_OVF_CNT_RESET_CH0    (BIT(16))
+#define LEDC_OVF_CNT_RESET_CH0_M  (LEDC_OVF_CNT_RESET_CH0_V << LEDC_OVF_CNT_RESET_CH0_S)
+#define LEDC_OVF_CNT_RESET_CH0_V  0x00000001U
+#define LEDC_OVF_CNT_RESET_CH0_S  16
+
+/** LEDC_CH0_HPOINT_REG register
+ *  High point register for channel 0
+ */
+#define LEDC_CH0_HPOINT_REG (DR_REG_LEDC_BASE + 0x4)
+/** LEDC_HPOINT_CH0 : R/W; bitpos: [19:0]; default: 0;
+ *  The output value changes to high when the selected timers has reached the value
+ *  specified by this register.
+ */
+#define LEDC_HPOINT_CH0    0x000FFFFFU
+#define LEDC_HPOINT_CH0_M  (LEDC_HPOINT_CH0_V << LEDC_HPOINT_CH0_S)
+#define LEDC_HPOINT_CH0_V  0x000FFFFFU
+#define LEDC_HPOINT_CH0_S  0
+
+/** LEDC_CH0_DUTY_REG register
+ *  Initial duty cycle for channel 0
+ */
+#define LEDC_CH0_DUTY_REG (DR_REG_LEDC_BASE + 0x8)
+/** LEDC_DUTY_CH0 : R/W; bitpos: [24:0]; default: 0;
+ *  This register is used to change the output duty by controlling the Lpoint.
+ *
+ *  The output value turns to low when the selected timers has reached the Lpoint.
+ */
+#define LEDC_DUTY_CH0    0x01FFFFFFU
+#define LEDC_DUTY_CH0_M  (LEDC_DUTY_CH0_V << LEDC_DUTY_CH0_S)
+#define LEDC_DUTY_CH0_V  0x01FFFFFFU
+#define LEDC_DUTY_CH0_S  0
+
+/** LEDC_CH0_CONF1_REG register
+ *  Configuration register 1 for channel 0
+ */
+#define LEDC_CH0_CONF1_REG (DR_REG_LEDC_BASE + 0xc)
+/** LEDC_DUTY_START_CH0 : R/W/SC; bitpos: [31]; default: 0;
+ *  Other configured fields in LEDC_CH0_CONF1_REG will start to take effect when this
+ *  bit is set to 1.
+ */
+#define LEDC_DUTY_START_CH0    (BIT(31))
+#define LEDC_DUTY_START_CH0_M  (LEDC_DUTY_START_CH0_V << LEDC_DUTY_START_CH0_S)
+#define LEDC_DUTY_START_CH0_V  0x00000001U
+#define LEDC_DUTY_START_CH0_S  31
+
+/** LEDC_CH0_DUTY_R_REG register
+ *  Current duty cycle for channel 0
+ */
+#define LEDC_CH0_DUTY_R_REG (DR_REG_LEDC_BASE + 0x10)
+/** LEDC_DUTY_CH0_R : RO; bitpos: [24:0]; default: 0;
+ *  This register stores the current duty of output signal on channel 0.
+ */
+#define LEDC_DUTY_CH0_R    0x01FFFFFFU
+#define LEDC_DUTY_CH0_R_M  (LEDC_DUTY_CH0_R_V << LEDC_DUTY_CH0_R_S)
+#define LEDC_DUTY_CH0_R_V  0x01FFFFFFU
+#define LEDC_DUTY_CH0_R_S  0
+
+/** LEDC_CH1_CONF0_REG register
+ *  Configuration register 0 for channel 1
+ */
+#define LEDC_CH1_CONF0_REG (DR_REG_LEDC_BASE + 0x14)
+/** LEDC_TIMER_SEL_CH1 : R/W; bitpos: [1:0]; default: 0;
+ *  This field is used to select one of timers for channel 1.
+ *
+ *  0: select timer0, 1: select timer1, 2: select timer2, 3: select timer3
+ */
+#define LEDC_TIMER_SEL_CH1    0x00000003U
+#define LEDC_TIMER_SEL_CH1_M  (LEDC_TIMER_SEL_CH1_V << LEDC_TIMER_SEL_CH1_S)
+#define LEDC_TIMER_SEL_CH1_V  0x00000003U
+#define LEDC_TIMER_SEL_CH1_S  0
+/** LEDC_SIG_OUT_EN_CH1 : R/W; bitpos: [2]; default: 0;
+ *  Set this bit to enable signal output on channel 1.
+ */
+#define LEDC_SIG_OUT_EN_CH1    (BIT(2))
+#define LEDC_SIG_OUT_EN_CH1_M  (LEDC_SIG_OUT_EN_CH1_V << LEDC_SIG_OUT_EN_CH1_S)
+#define LEDC_SIG_OUT_EN_CH1_V  0x00000001U
+#define LEDC_SIG_OUT_EN_CH1_S  2
+/** LEDC_IDLE_LV_CH1 : R/W; bitpos: [3]; default: 0;
+ *  This bit is used to control the output value when channel 1 is inactive (when
+ *  LEDC_SIG_OUT_EN_CH1 is 0).
+ */
+#define LEDC_IDLE_LV_CH1    (BIT(3))
+#define LEDC_IDLE_LV_CH1_M  (LEDC_IDLE_LV_CH1_V << LEDC_IDLE_LV_CH1_S)
+#define LEDC_IDLE_LV_CH1_V  0x00000001U
+#define LEDC_IDLE_LV_CH1_S  3
+/** LEDC_PARA_UP_CH1 : WT; bitpos: [4]; default: 0;
+ *  This bit is used to update LEDC_HPOINT_CH1, LEDC_DUTY_START_CH1,
+ *  LEDC_SIG_OUT_EN_CH1, LEDC_TIMER_SEL_CH1, LEDC_DUTY_NUM_CH1, LEDC_DUTY_CYCLE_CH1,
+ *  LEDC_DUTY_SCALE_CH1, LEDC_DUTY_INC_CH1, and LEDC_OVF_CNT_EN_CH1 fields for channel
+ *  1, and will be automatically cleared by hardware.
+ */
+#define LEDC_PARA_UP_CH1    (BIT(4))
+#define LEDC_PARA_UP_CH1_M  (LEDC_PARA_UP_CH1_V << LEDC_PARA_UP_CH1_S)
+#define LEDC_PARA_UP_CH1_V  0x00000001U
+#define LEDC_PARA_UP_CH1_S  4
+/** LEDC_OVF_NUM_CH1 : R/W; bitpos: [14:5]; default: 0;
+ *  This register is used to configure the maximum times of overflow minus 1.
+ *
+ *  The LEDC_OVF_CNT_CH1_INT interrupt will be triggered when channel 1 overflows for
+ *  (LEDC_OVF_NUM_CH1 + 1) times.
+ */
+#define LEDC_OVF_NUM_CH1    0x000003FFU
+#define LEDC_OVF_NUM_CH1_M  (LEDC_OVF_NUM_CH1_V << LEDC_OVF_NUM_CH1_S)
+#define LEDC_OVF_NUM_CH1_V  0x000003FFU
+#define LEDC_OVF_NUM_CH1_S  5
+/** LEDC_OVF_CNT_EN_CH1 : R/W; bitpos: [15]; default: 0;
+ *  This bit is used to enable the ovf_cnt of channel 1.
+ */
+#define LEDC_OVF_CNT_EN_CH1    (BIT(15))
+#define LEDC_OVF_CNT_EN_CH1_M  (LEDC_OVF_CNT_EN_CH1_V << LEDC_OVF_CNT_EN_CH1_S)
+#define LEDC_OVF_CNT_EN_CH1_V  0x00000001U
+#define LEDC_OVF_CNT_EN_CH1_S  15
+/** LEDC_OVF_CNT_RESET_CH1 : WT; bitpos: [16]; default: 0;
+ *  Set this bit to reset the ovf_cnt of channel 1.
+ */
+#define LEDC_OVF_CNT_RESET_CH1    (BIT(16))
+#define LEDC_OVF_CNT_RESET_CH1_M  (LEDC_OVF_CNT_RESET_CH1_V << LEDC_OVF_CNT_RESET_CH1_S)
+#define LEDC_OVF_CNT_RESET_CH1_V  0x00000001U
+#define LEDC_OVF_CNT_RESET_CH1_S  16
+
+/** LEDC_CH1_HPOINT_REG register
+ *  High point register for channel 1
+ */
+#define LEDC_CH1_HPOINT_REG (DR_REG_LEDC_BASE + 0x18)
+/** LEDC_HPOINT_CH1 : R/W; bitpos: [19:0]; default: 0;
+ *  The output value changes to high when the selected timers has reached the value
+ *  specified by this register.
+ */
+#define LEDC_HPOINT_CH1    0x000FFFFFU
+#define LEDC_HPOINT_CH1_M  (LEDC_HPOINT_CH1_V << LEDC_HPOINT_CH1_S)
+#define LEDC_HPOINT_CH1_V  0x000FFFFFU
+#define LEDC_HPOINT_CH1_S  0
+
+/** LEDC_CH1_DUTY_REG register
+ *  Initial duty cycle for channel 1
+ */
+#define LEDC_CH1_DUTY_REG (DR_REG_LEDC_BASE + 0x1c)
+/** LEDC_DUTY_CH1 : R/W; bitpos: [24:0]; default: 0;
+ *  This register is used to change the output duty by controlling the Lpoint.
+ *
+ *  The output value turns to low when the selected timers has reached the Lpoint.
+ */
+#define LEDC_DUTY_CH1    0x01FFFFFFU
+#define LEDC_DUTY_CH1_M  (LEDC_DUTY_CH1_V << LEDC_DUTY_CH1_S)
+#define LEDC_DUTY_CH1_V  0x01FFFFFFU
+#define LEDC_DUTY_CH1_S  0
+
+/** LEDC_CH1_CONF1_REG register
+ *  Configuration register 1 for channel 1
+ */
+#define LEDC_CH1_CONF1_REG (DR_REG_LEDC_BASE + 0x20)
+/** LEDC_DUTY_START_CH1 : R/W/SC; bitpos: [31]; default: 0;
+ *  Other configured fields in LEDC_CH1_CONF1_REG will start to take effect when this
+ *  bit is set to 1.
+ */
+#define LEDC_DUTY_START_CH1    (BIT(31))
+#define LEDC_DUTY_START_CH1_M  (LEDC_DUTY_START_CH1_V << LEDC_DUTY_START_CH1_S)
+#define LEDC_DUTY_START_CH1_V  0x00000001U
+#define LEDC_DUTY_START_CH1_S  31
+
+/** LEDC_CH1_DUTY_R_REG register
+ *  Current duty cycle for channel 1
+ */
+#define LEDC_CH1_DUTY_R_REG (DR_REG_LEDC_BASE + 0x24)
+/** LEDC_DUTY_CH1_R : RO; bitpos: [24:0]; default: 0;
+ *  This register stores the current duty of output signal on channel 1.
+ */
+#define LEDC_DUTY_CH1_R    0x01FFFFFFU
+#define LEDC_DUTY_CH1_R_M  (LEDC_DUTY_CH1_R_V << LEDC_DUTY_CH1_R_S)
+#define LEDC_DUTY_CH1_R_V  0x01FFFFFFU
+#define LEDC_DUTY_CH1_R_S  0
+
+/** LEDC_CH2_CONF0_REG register
+ *  Configuration register 0 for channel 2
+ */
+#define LEDC_CH2_CONF0_REG (DR_REG_LEDC_BASE + 0x28)
+/** LEDC_TIMER_SEL_CH2 : R/W; bitpos: [1:0]; default: 0;
+ *  This field is used to select one of timers for channel 2.
+ *
+ *  0: select timer0, 1: select timer1, 2: select timer2, 3: select timer3
+ */
+#define LEDC_TIMER_SEL_CH2    0x00000003U
+#define LEDC_TIMER_SEL_CH2_M  (LEDC_TIMER_SEL_CH2_V << LEDC_TIMER_SEL_CH2_S)
+#define LEDC_TIMER_SEL_CH2_V  0x00000003U
+#define LEDC_TIMER_SEL_CH2_S  0
+/** LEDC_SIG_OUT_EN_CH2 : R/W; bitpos: [2]; default: 0;
+ *  Set this bit to enable signal output on channel 2.
+ */
+#define LEDC_SIG_OUT_EN_CH2    (BIT(2))
+#define LEDC_SIG_OUT_EN_CH2_M  (LEDC_SIG_OUT_EN_CH2_V << LEDC_SIG_OUT_EN_CH2_S)
+#define LEDC_SIG_OUT_EN_CH2_V  0x00000001U
+#define LEDC_SIG_OUT_EN_CH2_S  2
+/** LEDC_IDLE_LV_CH2 : R/W; bitpos: [3]; default: 0;
+ *  This bit is used to control the output value when channel 2 is inactive (when
+ *  LEDC_SIG_OUT_EN_CH2 is 0).
+ */
+#define LEDC_IDLE_LV_CH2    (BIT(3))
+#define LEDC_IDLE_LV_CH2_M  (LEDC_IDLE_LV_CH2_V << LEDC_IDLE_LV_CH2_S)
+#define LEDC_IDLE_LV_CH2_V  0x00000001U
+#define LEDC_IDLE_LV_CH2_S  3
+/** LEDC_PARA_UP_CH2 : WT; bitpos: [4]; default: 0;
+ *  This bit is used to update LEDC_HPOINT_CH2, LEDC_DUTY_START_CH2,
+ *  LEDC_SIG_OUT_EN_CH2, LEDC_TIMER_SEL_CH2, LEDC_DUTY_NUM_CH2, LEDC_DUTY_CYCLE_CH2,
+ *  LEDC_DUTY_SCALE_CH2, LEDC_DUTY_INC_CH2, and LEDC_OVF_CNT_EN_CH2 fields for channel
+ *  2, and will be automatically cleared by hardware.
+ */
+#define LEDC_PARA_UP_CH2    (BIT(4))
+#define LEDC_PARA_UP_CH2_M  (LEDC_PARA_UP_CH2_V << LEDC_PARA_UP_CH2_S)
+#define LEDC_PARA_UP_CH2_V  0x00000001U
+#define LEDC_PARA_UP_CH2_S  4
+/** LEDC_OVF_NUM_CH2 : R/W; bitpos: [14:5]; default: 0;
+ *  This register is used to configure the maximum times of overflow minus 1.
+ *
+ *  The LEDC_OVF_CNT_CH2_INT interrupt will be triggered when channel 2 overflows for
+ *  (LEDC_OVF_NUM_CH2 + 1) times.
+ */
+#define LEDC_OVF_NUM_CH2    0x000003FFU
+#define LEDC_OVF_NUM_CH2_M  (LEDC_OVF_NUM_CH2_V << LEDC_OVF_NUM_CH2_S)
+#define LEDC_OVF_NUM_CH2_V  0x000003FFU
+#define LEDC_OVF_NUM_CH2_S  5
+/** LEDC_OVF_CNT_EN_CH2 : R/W; bitpos: [15]; default: 0;
+ *  This bit is used to enable the ovf_cnt of channel 2.
+ */
+#define LEDC_OVF_CNT_EN_CH2    (BIT(15))
+#define LEDC_OVF_CNT_EN_CH2_M  (LEDC_OVF_CNT_EN_CH2_V << LEDC_OVF_CNT_EN_CH2_S)
+#define LEDC_OVF_CNT_EN_CH2_V  0x00000001U
+#define LEDC_OVF_CNT_EN_CH2_S  15
+/** LEDC_OVF_CNT_RESET_CH2 : WT; bitpos: [16]; default: 0;
+ *  Set this bit to reset the ovf_cnt of channel 2.
+ */
+#define LEDC_OVF_CNT_RESET_CH2    (BIT(16))
+#define LEDC_OVF_CNT_RESET_CH2_M  (LEDC_OVF_CNT_RESET_CH2_V << LEDC_OVF_CNT_RESET_CH2_S)
+#define LEDC_OVF_CNT_RESET_CH2_V  0x00000001U
+#define LEDC_OVF_CNT_RESET_CH2_S  16
+
+/** LEDC_CH2_HPOINT_REG register
+ *  High point register for channel 2
+ */
+#define LEDC_CH2_HPOINT_REG (DR_REG_LEDC_BASE + 0x2c)
+/** LEDC_HPOINT_CH2 : R/W; bitpos: [19:0]; default: 0;
+ *  The output value changes to high when the selected timers has reached the value
+ *  specified by this register.
+ */
+#define LEDC_HPOINT_CH2    0x000FFFFFU
+#define LEDC_HPOINT_CH2_M  (LEDC_HPOINT_CH2_V << LEDC_HPOINT_CH2_S)
+#define LEDC_HPOINT_CH2_V  0x000FFFFFU
+#define LEDC_HPOINT_CH2_S  0
+
+/** LEDC_CH2_DUTY_REG register
+ *  Initial duty cycle for channel 2
+ */
+#define LEDC_CH2_DUTY_REG (DR_REG_LEDC_BASE + 0x30)
+/** LEDC_DUTY_CH2 : R/W; bitpos: [24:0]; default: 0;
+ *  This register is used to change the output duty by controlling the Lpoint.
+ *
+ *  The output value turns to low when the selected timers has reached the Lpoint.
+ */
+#define LEDC_DUTY_CH2    0x01FFFFFFU
+#define LEDC_DUTY_CH2_M  (LEDC_DUTY_CH2_V << LEDC_DUTY_CH2_S)
+#define LEDC_DUTY_CH2_V  0x01FFFFFFU
+#define LEDC_DUTY_CH2_S  0
+
+/** LEDC_CH2_CONF1_REG register
+ *  Configuration register 1 for channel 2
+ */
+#define LEDC_CH2_CONF1_REG (DR_REG_LEDC_BASE + 0x34)
+/** LEDC_DUTY_START_CH2 : R/W/SC; bitpos: [31]; default: 0;
+ *  Other configured fields in LEDC_CH2_CONF1_REG will start to take effect when this
+ *  bit is set to 1.
+ */
+#define LEDC_DUTY_START_CH2    (BIT(31))
+#define LEDC_DUTY_START_CH2_M  (LEDC_DUTY_START_CH2_V << LEDC_DUTY_START_CH2_S)
+#define LEDC_DUTY_START_CH2_V  0x00000001U
+#define LEDC_DUTY_START_CH2_S  31
+
+/** LEDC_CH2_DUTY_R_REG register
+ *  Current duty cycle for channel 2
+ */
+#define LEDC_CH2_DUTY_R_REG (DR_REG_LEDC_BASE + 0x38)
+/** LEDC_DUTY_CH2_R : RO; bitpos: [24:0]; default: 0;
+ *  This register stores the current duty of output signal on channel 2.
+ */
+#define LEDC_DUTY_CH2_R    0x01FFFFFFU
+#define LEDC_DUTY_CH2_R_M  (LEDC_DUTY_CH2_R_V << LEDC_DUTY_CH2_R_S)
+#define LEDC_DUTY_CH2_R_V  0x01FFFFFFU
+#define LEDC_DUTY_CH2_R_S  0
+
+/** LEDC_CH3_CONF0_REG register
+ *  Configuration register 0 for channel 3
+ */
+#define LEDC_CH3_CONF0_REG (DR_REG_LEDC_BASE + 0x3c)
+/** LEDC_TIMER_SEL_CH3 : R/W; bitpos: [1:0]; default: 0;
+ *  This field is used to select one of timers for channel 3.
+ *
+ *  0: select timer0, 1: select timer1, 2: select timer2, 3: select timer3
+ */
+#define LEDC_TIMER_SEL_CH3    0x00000003U
+#define LEDC_TIMER_SEL_CH3_M  (LEDC_TIMER_SEL_CH3_V << LEDC_TIMER_SEL_CH3_S)
+#define LEDC_TIMER_SEL_CH3_V  0x00000003U
+#define LEDC_TIMER_SEL_CH3_S  0
+/** LEDC_SIG_OUT_EN_CH3 : R/W; bitpos: [2]; default: 0;
+ *  Set this bit to enable signal output on channel 3.
+ */
+#define LEDC_SIG_OUT_EN_CH3    (BIT(2))
+#define LEDC_SIG_OUT_EN_CH3_M  (LEDC_SIG_OUT_EN_CH3_V << LEDC_SIG_OUT_EN_CH3_S)
+#define LEDC_SIG_OUT_EN_CH3_V  0x00000001U
+#define LEDC_SIG_OUT_EN_CH3_S  2
+/** LEDC_IDLE_LV_CH3 : R/W; bitpos: [3]; default: 0;
+ *  This bit is used to control the output value when channel 3 is inactive (when
+ *  LEDC_SIG_OUT_EN_CH3 is 0).
+ */
+#define LEDC_IDLE_LV_CH3    (BIT(3))
+#define LEDC_IDLE_LV_CH3_M  (LEDC_IDLE_LV_CH3_V << LEDC_IDLE_LV_CH3_S)
+#define LEDC_IDLE_LV_CH3_V  0x00000001U
+#define LEDC_IDLE_LV_CH3_S  3
+/** LEDC_PARA_UP_CH3 : WT; bitpos: [4]; default: 0;
+ *  This bit is used to update LEDC_HPOINT_CH3, LEDC_DUTY_START_CH3,
+ *  LEDC_SIG_OUT_EN_CH3, LEDC_TIMER_SEL_CH3, LEDC_DUTY_NUM_CH3, LEDC_DUTY_CYCLE_CH3,
+ *  LEDC_DUTY_SCALE_CH3, LEDC_DUTY_INC_CH3, and LEDC_OVF_CNT_EN_CH3 fields for channel
+ *  3, and will be automatically cleared by hardware.
+ */
+#define LEDC_PARA_UP_CH3    (BIT(4))
+#define LEDC_PARA_UP_CH3_M  (LEDC_PARA_UP_CH3_V << LEDC_PARA_UP_CH3_S)
+#define LEDC_PARA_UP_CH3_V  0x00000001U
+#define LEDC_PARA_UP_CH3_S  4
+/** LEDC_OVF_NUM_CH3 : R/W; bitpos: [14:5]; default: 0;
+ *  This register is used to configure the maximum times of overflow minus 1.
+ *
+ *  The LEDC_OVF_CNT_CH3_INT interrupt will be triggered when channel 3 overflows for
+ *  (LEDC_OVF_NUM_CH3 + 1) times.
+ */
+#define LEDC_OVF_NUM_CH3    0x000003FFU
+#define LEDC_OVF_NUM_CH3_M  (LEDC_OVF_NUM_CH3_V << LEDC_OVF_NUM_CH3_S)
+#define LEDC_OVF_NUM_CH3_V  0x000003FFU
+#define LEDC_OVF_NUM_CH3_S  5
+/** LEDC_OVF_CNT_EN_CH3 : R/W; bitpos: [15]; default: 0;
+ *  This bit is used to enable the ovf_cnt of channel 3.
+ */
+#define LEDC_OVF_CNT_EN_CH3    (BIT(15))
+#define LEDC_OVF_CNT_EN_CH3_M  (LEDC_OVF_CNT_EN_CH3_V << LEDC_OVF_CNT_EN_CH3_S)
+#define LEDC_OVF_CNT_EN_CH3_V  0x00000001U
+#define LEDC_OVF_CNT_EN_CH3_S  15
+/** LEDC_OVF_CNT_RESET_CH3 : WT; bitpos: [16]; default: 0;
+ *  Set this bit to reset the ovf_cnt of channel 3.
+ */
+#define LEDC_OVF_CNT_RESET_CH3    (BIT(16))
+#define LEDC_OVF_CNT_RESET_CH3_M  (LEDC_OVF_CNT_RESET_CH3_V << LEDC_OVF_CNT_RESET_CH3_S)
+#define LEDC_OVF_CNT_RESET_CH3_V  0x00000001U
+#define LEDC_OVF_CNT_RESET_CH3_S  16
+
+/** LEDC_CH3_HPOINT_REG register
+ *  High point register for channel 3
+ */
+#define LEDC_CH3_HPOINT_REG (DR_REG_LEDC_BASE + 0x40)
+/** LEDC_HPOINT_CH3 : R/W; bitpos: [19:0]; default: 0;
+ *  The output value changes to high when the selected timers has reached the value
+ *  specified by this register.
+ */
+#define LEDC_HPOINT_CH3    0x000FFFFFU
+#define LEDC_HPOINT_CH3_M  (LEDC_HPOINT_CH3_V << LEDC_HPOINT_CH3_S)
+#define LEDC_HPOINT_CH3_V  0x000FFFFFU
+#define LEDC_HPOINT_CH3_S  0
+
+/** LEDC_CH3_DUTY_REG register
+ *  Initial duty cycle for channel 3
+ */
+#define LEDC_CH3_DUTY_REG (DR_REG_LEDC_BASE + 0x44)
+/** LEDC_DUTY_CH3 : R/W; bitpos: [24:0]; default: 0;
+ *  This register is used to change the output duty by controlling the Lpoint.
+ *
+ *  The output value turns to low when the selected timers has reached the Lpoint.
+ */
+#define LEDC_DUTY_CH3    0x01FFFFFFU
+#define LEDC_DUTY_CH3_M  (LEDC_DUTY_CH3_V << LEDC_DUTY_CH3_S)
+#define LEDC_DUTY_CH3_V  0x01FFFFFFU
+#define LEDC_DUTY_CH3_S  0
+
+/** LEDC_CH3_CONF1_REG register
+ *  Configuration register 1 for channel 3
+ */
+#define LEDC_CH3_CONF1_REG (DR_REG_LEDC_BASE + 0x48)
+/** LEDC_DUTY_START_CH3 : R/W/SC; bitpos: [31]; default: 0;
+ *  Other configured fields in LEDC_CH3_CONF1_REG will start to take effect when this
+ *  bit is set to 1.
+ */
+#define LEDC_DUTY_START_CH3    (BIT(31))
+#define LEDC_DUTY_START_CH3_M  (LEDC_DUTY_START_CH3_V << LEDC_DUTY_START_CH3_S)
+#define LEDC_DUTY_START_CH3_V  0x00000001U
+#define LEDC_DUTY_START_CH3_S  31
+
+/** LEDC_CH3_DUTY_R_REG register
+ *  Current duty cycle for channel 3
+ */
+#define LEDC_CH3_DUTY_R_REG (DR_REG_LEDC_BASE + 0x4c)
+/** LEDC_DUTY_CH3_R : RO; bitpos: [24:0]; default: 0;
+ *  This register stores the current duty of output signal on channel 3.
+ */
+#define LEDC_DUTY_CH3_R    0x01FFFFFFU
+#define LEDC_DUTY_CH3_R_M  (LEDC_DUTY_CH3_R_V << LEDC_DUTY_CH3_R_S)
+#define LEDC_DUTY_CH3_R_V  0x01FFFFFFU
+#define LEDC_DUTY_CH3_R_S  0
+
+/** LEDC_CH4_CONF0_REG register
+ *  Configuration register 0 for channel 4
+ */
+#define LEDC_CH4_CONF0_REG (DR_REG_LEDC_BASE + 0x50)
+/** LEDC_TIMER_SEL_CH4 : R/W; bitpos: [1:0]; default: 0;
+ *  This field is used to select one of timers for channel 4.
+ *
+ *  0: select timer0, 1: select timer1, 2: select timer2, 3: select timer3
+ */
+#define LEDC_TIMER_SEL_CH4    0x00000003U
+#define LEDC_TIMER_SEL_CH4_M  (LEDC_TIMER_SEL_CH4_V << LEDC_TIMER_SEL_CH4_S)
+#define LEDC_TIMER_SEL_CH4_V  0x00000003U
+#define LEDC_TIMER_SEL_CH4_S  0
+/** LEDC_SIG_OUT_EN_CH4 : R/W; bitpos: [2]; default: 0;
+ *  Set this bit to enable signal output on channel 4.
+ */
+#define LEDC_SIG_OUT_EN_CH4    (BIT(2))
+#define LEDC_SIG_OUT_EN_CH4_M  (LEDC_SIG_OUT_EN_CH4_V << LEDC_SIG_OUT_EN_CH4_S)
+#define LEDC_SIG_OUT_EN_CH4_V  0x00000001U
+#define LEDC_SIG_OUT_EN_CH4_S  2
+/** LEDC_IDLE_LV_CH4 : R/W; bitpos: [3]; default: 0;
+ *  This bit is used to control the output value when channel 4 is inactive (when
+ *  LEDC_SIG_OUT_EN_CH4 is 0).
+ */
+#define LEDC_IDLE_LV_CH4    (BIT(3))
+#define LEDC_IDLE_LV_CH4_M  (LEDC_IDLE_LV_CH4_V << LEDC_IDLE_LV_CH4_S)
+#define LEDC_IDLE_LV_CH4_V  0x00000001U
+#define LEDC_IDLE_LV_CH4_S  3
+/** LEDC_PARA_UP_CH4 : WT; bitpos: [4]; default: 0;
+ *  This bit is used to update LEDC_HPOINT_CH4, LEDC_DUTY_START_CH4,
+ *  LEDC_SIG_OUT_EN_CH4, LEDC_TIMER_SEL_CH4, LEDC_DUTY_NUM_CH4, LEDC_DUTY_CYCLE_CH4,
+ *  LEDC_DUTY_SCALE_CH4, LEDC_DUTY_INC_CH4, and LEDC_OVF_CNT_EN_CH4 fields for channel
+ *  4, and will be automatically cleared by hardware.
+ */
+#define LEDC_PARA_UP_CH4    (BIT(4))
+#define LEDC_PARA_UP_CH4_M  (LEDC_PARA_UP_CH4_V << LEDC_PARA_UP_CH4_S)
+#define LEDC_PARA_UP_CH4_V  0x00000001U
+#define LEDC_PARA_UP_CH4_S  4
+/** LEDC_OVF_NUM_CH4 : R/W; bitpos: [14:5]; default: 0;
+ *  This register is used to configure the maximum times of overflow minus 1.
+ *
+ *  The LEDC_OVF_CNT_CH4_INT interrupt will be triggered when channel 4 overflows for
+ *  (LEDC_OVF_NUM_CH4 + 1) times.
+ */
+#define LEDC_OVF_NUM_CH4    0x000003FFU
+#define LEDC_OVF_NUM_CH4_M  (LEDC_OVF_NUM_CH4_V << LEDC_OVF_NUM_CH4_S)
+#define LEDC_OVF_NUM_CH4_V  0x000003FFU
+#define LEDC_OVF_NUM_CH4_S  5
+/** LEDC_OVF_CNT_EN_CH4 : R/W; bitpos: [15]; default: 0;
+ *  This bit is used to enable the ovf_cnt of channel 4.
+ */
+#define LEDC_OVF_CNT_EN_CH4    (BIT(15))
+#define LEDC_OVF_CNT_EN_CH4_M  (LEDC_OVF_CNT_EN_CH4_V << LEDC_OVF_CNT_EN_CH4_S)
+#define LEDC_OVF_CNT_EN_CH4_V  0x00000001U
+#define LEDC_OVF_CNT_EN_CH4_S  15
+/** LEDC_OVF_CNT_RESET_CH4 : WT; bitpos: [16]; default: 0;
+ *  Set this bit to reset the ovf_cnt of channel 4.
+ */
+#define LEDC_OVF_CNT_RESET_CH4    (BIT(16))
+#define LEDC_OVF_CNT_RESET_CH4_M  (LEDC_OVF_CNT_RESET_CH4_V << LEDC_OVF_CNT_RESET_CH4_S)
+#define LEDC_OVF_CNT_RESET_CH4_V  0x00000001U
+#define LEDC_OVF_CNT_RESET_CH4_S  16
+
+/** LEDC_CH4_HPOINT_REG register
+ *  High point register for channel 4
+ */
+#define LEDC_CH4_HPOINT_REG (DR_REG_LEDC_BASE + 0x54)
+/** LEDC_HPOINT_CH4 : R/W; bitpos: [19:0]; default: 0;
+ *  The output value changes to high when the selected timers has reached the value
+ *  specified by this register.
+ */
+#define LEDC_HPOINT_CH4    0x000FFFFFU
+#define LEDC_HPOINT_CH4_M  (LEDC_HPOINT_CH4_V << LEDC_HPOINT_CH4_S)
+#define LEDC_HPOINT_CH4_V  0x000FFFFFU
+#define LEDC_HPOINT_CH4_S  0
+
+/** LEDC_CH4_DUTY_REG register
+ *  Initial duty cycle for channel 4
+ */
+#define LEDC_CH4_DUTY_REG (DR_REG_LEDC_BASE + 0x58)
+/** LEDC_DUTY_CH4 : R/W; bitpos: [24:0]; default: 0;
+ *  This register is used to change the output duty by controlling the Lpoint.
+ *
+ *  The output value turns to low when the selected timers has reached the Lpoint.
+ */
+#define LEDC_DUTY_CH4    0x01FFFFFFU
+#define LEDC_DUTY_CH4_M  (LEDC_DUTY_CH4_V << LEDC_DUTY_CH4_S)
+#define LEDC_DUTY_CH4_V  0x01FFFFFFU
+#define LEDC_DUTY_CH4_S  0
+
+/** LEDC_CH4_CONF1_REG register
+ *  Configuration register 1 for channel 4
+ */
+#define LEDC_CH4_CONF1_REG (DR_REG_LEDC_BASE + 0x5c)
+/** LEDC_DUTY_START_CH4 : R/W/SC; bitpos: [31]; default: 0;
+ *  Other configured fields in LEDC_CH4_CONF1_REG will start to take effect when this
+ *  bit is set to 1.
+ */
+#define LEDC_DUTY_START_CH4    (BIT(31))
+#define LEDC_DUTY_START_CH4_M  (LEDC_DUTY_START_CH4_V << LEDC_DUTY_START_CH4_S)
+#define LEDC_DUTY_START_CH4_V  0x00000001U
+#define LEDC_DUTY_START_CH4_S  31
+
+/** LEDC_CH4_DUTY_R_REG register
+ *  Current duty cycle for channel 4
+ */
+#define LEDC_CH4_DUTY_R_REG (DR_REG_LEDC_BASE + 0x60)
+/** LEDC_DUTY_CH4_R : RO; bitpos: [24:0]; default: 0;
+ *  This register stores the current duty of output signal on channel 4.
+ */
+#define LEDC_DUTY_CH4_R    0x01FFFFFFU
+#define LEDC_DUTY_CH4_R_M  (LEDC_DUTY_CH4_R_V << LEDC_DUTY_CH4_R_S)
+#define LEDC_DUTY_CH4_R_V  0x01FFFFFFU
+#define LEDC_DUTY_CH4_R_S  0
+
+/** LEDC_CH5_CONF0_REG register
+ *  Configuration register 0 for channel 5
+ */
+#define LEDC_CH5_CONF0_REG (DR_REG_LEDC_BASE + 0x64)
+/** LEDC_TIMER_SEL_CH5 : R/W; bitpos: [1:0]; default: 0;
+ *  This field is used to select one of timers for channel 5.
+ *
+ *  0: select timer0, 1: select timer1, 2: select timer2, 3: select timer3
+ */
+#define LEDC_TIMER_SEL_CH5    0x00000003U
+#define LEDC_TIMER_SEL_CH5_M  (LEDC_TIMER_SEL_CH5_V << LEDC_TIMER_SEL_CH5_S)
+#define LEDC_TIMER_SEL_CH5_V  0x00000003U
+#define LEDC_TIMER_SEL_CH5_S  0
+/** LEDC_SIG_OUT_EN_CH5 : R/W; bitpos: [2]; default: 0;
+ *  Set this bit to enable signal output on channel 5.
+ */
+#define LEDC_SIG_OUT_EN_CH5    (BIT(2))
+#define LEDC_SIG_OUT_EN_CH5_M  (LEDC_SIG_OUT_EN_CH5_V << LEDC_SIG_OUT_EN_CH5_S)
+#define LEDC_SIG_OUT_EN_CH5_V  0x00000001U
+#define LEDC_SIG_OUT_EN_CH5_S  2
+/** LEDC_IDLE_LV_CH5 : R/W; bitpos: [3]; default: 0;
+ *  This bit is used to control the output value when channel 5 is inactive (when
+ *  LEDC_SIG_OUT_EN_CH5 is 0).
+ */
+#define LEDC_IDLE_LV_CH5    (BIT(3))
+#define LEDC_IDLE_LV_CH5_M  (LEDC_IDLE_LV_CH5_V << LEDC_IDLE_LV_CH5_S)
+#define LEDC_IDLE_LV_CH5_V  0x00000001U
+#define LEDC_IDLE_LV_CH5_S  3
+/** LEDC_PARA_UP_CH5 : WT; bitpos: [4]; default: 0;
+ *  This bit is used to update LEDC_HPOINT_CH5, LEDC_DUTY_START_CH5,
+ *  LEDC_SIG_OUT_EN_CH5, LEDC_TIMER_SEL_CH5, LEDC_DUTY_NUM_CH5, LEDC_DUTY_CYCLE_CH5,
+ *  LEDC_DUTY_SCALE_CH5, LEDC_DUTY_INC_CH5, and LEDC_OVF_CNT_EN_CH5 fields for channel
+ *  5, and will be automatically cleared by hardware.
+ */
+#define LEDC_PARA_UP_CH5    (BIT(4))
+#define LEDC_PARA_UP_CH5_M  (LEDC_PARA_UP_CH5_V << LEDC_PARA_UP_CH5_S)
+#define LEDC_PARA_UP_CH5_V  0x00000001U
+#define LEDC_PARA_UP_CH5_S  4
+/** LEDC_OVF_NUM_CH5 : R/W; bitpos: [14:5]; default: 0;
+ *  This register is used to configure the maximum times of overflow minus 1.
+ *
+ *  The LEDC_OVF_CNT_CH5_INT interrupt will be triggered when channel 5 overflows for
+ *  (LEDC_OVF_NUM_CH5 + 1) times.
+ */
+#define LEDC_OVF_NUM_CH5    0x000003FFU
+#define LEDC_OVF_NUM_CH5_M  (LEDC_OVF_NUM_CH5_V << LEDC_OVF_NUM_CH5_S)
+#define LEDC_OVF_NUM_CH5_V  0x000003FFU
+#define LEDC_OVF_NUM_CH5_S  5
+/** LEDC_OVF_CNT_EN_CH5 : R/W; bitpos: [15]; default: 0;
+ *  This bit is used to enable the ovf_cnt of channel 5.
+ */
+#define LEDC_OVF_CNT_EN_CH5    (BIT(15))
+#define LEDC_OVF_CNT_EN_CH5_M  (LEDC_OVF_CNT_EN_CH5_V << LEDC_OVF_CNT_EN_CH5_S)
+#define LEDC_OVF_CNT_EN_CH5_V  0x00000001U
+#define LEDC_OVF_CNT_EN_CH5_S  15
+/** LEDC_OVF_CNT_RESET_CH5 : WT; bitpos: [16]; default: 0;
+ *  Set this bit to reset the ovf_cnt of channel 5.
+ */
+#define LEDC_OVF_CNT_RESET_CH5    (BIT(16))
+#define LEDC_OVF_CNT_RESET_CH5_M  (LEDC_OVF_CNT_RESET_CH5_V << LEDC_OVF_CNT_RESET_CH5_S)
+#define LEDC_OVF_CNT_RESET_CH5_V  0x00000001U
+#define LEDC_OVF_CNT_RESET_CH5_S  16
+
+/** LEDC_CH5_HPOINT_REG register
+ *  High point register for channel 5
+ */
+#define LEDC_CH5_HPOINT_REG (DR_REG_LEDC_BASE + 0x68)
+/** LEDC_HPOINT_CH5 : R/W; bitpos: [19:0]; default: 0;
+ *  The output value changes to high when the selected timers has reached the value
+ *  specified by this register.
+ */
+#define LEDC_HPOINT_CH5    0x000FFFFFU
+#define LEDC_HPOINT_CH5_M  (LEDC_HPOINT_CH5_V << LEDC_HPOINT_CH5_S)
+#define LEDC_HPOINT_CH5_V  0x000FFFFFU
+#define LEDC_HPOINT_CH5_S  0
+
+/** LEDC_CH5_DUTY_REG register
+ *  Initial duty cycle for channel 5
+ */
+#define LEDC_CH5_DUTY_REG (DR_REG_LEDC_BASE + 0x6c)
+/** LEDC_DUTY_CH5 : R/W; bitpos: [24:0]; default: 0;
+ *  This register is used to change the output duty by controlling the Lpoint.
+ *
+ *  The output value turns to low when the selected timers has reached the Lpoint.
+ */
+#define LEDC_DUTY_CH5    0x01FFFFFFU
+#define LEDC_DUTY_CH5_M  (LEDC_DUTY_CH5_V << LEDC_DUTY_CH5_S)
+#define LEDC_DUTY_CH5_V  0x01FFFFFFU
+#define LEDC_DUTY_CH5_S  0
+
+/** LEDC_CH5_CONF1_REG register
+ *  Configuration register 1 for channel 5
+ */
+#define LEDC_CH5_CONF1_REG (DR_REG_LEDC_BASE + 0x70)
+/** LEDC_DUTY_START_CH5 : R/W/SC; bitpos: [31]; default: 0;
+ *  Other configured fields in LEDC_CH5_CONF1_REG will start to take effect when this
+ *  bit is set to 1.
+ */
+#define LEDC_DUTY_START_CH5    (BIT(31))
+#define LEDC_DUTY_START_CH5_M  (LEDC_DUTY_START_CH5_V << LEDC_DUTY_START_CH5_S)
+#define LEDC_DUTY_START_CH5_V  0x00000001U
+#define LEDC_DUTY_START_CH5_S  31
+
+/** LEDC_CH5_DUTY_R_REG register
+ *  Current duty cycle for channel 5
+ */
+#define LEDC_CH5_DUTY_R_REG (DR_REG_LEDC_BASE + 0x74)
+/** LEDC_DUTY_CH5_R : RO; bitpos: [24:0]; default: 0;
+ *  This register stores the current duty of output signal on channel 5.
+ */
+#define LEDC_DUTY_CH5_R    0x01FFFFFFU
+#define LEDC_DUTY_CH5_R_M  (LEDC_DUTY_CH5_R_V << LEDC_DUTY_CH5_R_S)
+#define LEDC_DUTY_CH5_R_V  0x01FFFFFFU
+#define LEDC_DUTY_CH5_R_S  0
+
+/** LEDC_TIMER0_CONF_REG register
+ *  Timer 0 configuration
+ */
+#define LEDC_TIMER0_CONF_REG (DR_REG_LEDC_BASE + 0xa0)
+/** LEDC_TIMER0_DUTY_RES : R/W; bitpos: [4:0]; default: 0;
+ *  This register is used to control the range of the counter in timer 0.
+ */
+#define LEDC_TIMER0_DUTY_RES    0x0000001FU
+#define LEDC_TIMER0_DUTY_RES_M  (LEDC_TIMER0_DUTY_RES_V << LEDC_TIMER0_DUTY_RES_S)
+#define LEDC_TIMER0_DUTY_RES_V  0x0000001FU
+#define LEDC_TIMER0_DUTY_RES_S  0
+/** LEDC_CLK_DIV_TIMER0 : R/W; bitpos: [22:5]; default: 0;
+ *  This register is used to configure the divisor for the divider in timer 0.
+ *
+ *  The least significant eight bits represent the fractional part.
+ */
+#define LEDC_CLK_DIV_TIMER0    0x0003FFFFU
+#define LEDC_CLK_DIV_TIMER0_M  (LEDC_CLK_DIV_TIMER0_V << LEDC_CLK_DIV_TIMER0_S)
+#define LEDC_CLK_DIV_TIMER0_V  0x0003FFFFU
+#define LEDC_CLK_DIV_TIMER0_S  5
+/** LEDC_TIMER0_PAUSE : R/W; bitpos: [23]; default: 0;
+ *  This bit is used to suspend the counter in timer 0.
+ */
+#define LEDC_TIMER0_PAUSE    (BIT(23))
+#define LEDC_TIMER0_PAUSE_M  (LEDC_TIMER0_PAUSE_V << LEDC_TIMER0_PAUSE_S)
+#define LEDC_TIMER0_PAUSE_V  0x00000001U
+#define LEDC_TIMER0_PAUSE_S  23
+/** LEDC_TIMER0_RST : R/W; bitpos: [24]; default: 1;
+ *  This bit is used to reset timer 0. The counter will show 0 after reset.
+ */
+#define LEDC_TIMER0_RST    (BIT(24))
+#define LEDC_TIMER0_RST_M  (LEDC_TIMER0_RST_V << LEDC_TIMER0_RST_S)
+#define LEDC_TIMER0_RST_V  0x00000001U
+#define LEDC_TIMER0_RST_S  24
+/** LEDC_TICK_SEL_TIMER0 : R/W; bitpos: [25]; default: 0;
+ *  This bit is used to select clock for timer 0. When this bit is set to 1
+ *  LEDC_APB_CLK_SEL[1:0] should be 1, otherwise the timer clock may be not accurate.
+ *
+ *  1'h0: SLOW_CLK 1'h1: REF_TICK
+ */
+#define LEDC_TICK_SEL_TIMER0    (BIT(25))
+#define LEDC_TICK_SEL_TIMER0_M  (LEDC_TICK_SEL_TIMER0_V << LEDC_TICK_SEL_TIMER0_S)
+#define LEDC_TICK_SEL_TIMER0_V  0x00000001U
+#define LEDC_TICK_SEL_TIMER0_S  25
+/** LEDC_TIMER0_PARA_UP : WT; bitpos: [26]; default: 0;
+ *  Set this bit to update LEDC_CLK_DIV_TIMER0 and LEDC_TIMER0_DUTY_RES.
+ */
+#define LEDC_TIMER0_PARA_UP    (BIT(26))
+#define LEDC_TIMER0_PARA_UP_M  (LEDC_TIMER0_PARA_UP_V << LEDC_TIMER0_PARA_UP_S)
+#define LEDC_TIMER0_PARA_UP_V  0x00000001U
+#define LEDC_TIMER0_PARA_UP_S  26
+
+/** LEDC_TIMER0_VALUE_REG register
+ *  Timer 0 current counter value
+ */
+#define LEDC_TIMER0_VALUE_REG (DR_REG_LEDC_BASE + 0xa4)
+/** LEDC_TIMER0_CNT : RO; bitpos: [19:0]; default: 0;
+ *  This register stores the current counter value of timer 0.
+ */
+#define LEDC_TIMER0_CNT    0x000FFFFFU
+#define LEDC_TIMER0_CNT_M  (LEDC_TIMER0_CNT_V << LEDC_TIMER0_CNT_S)
+#define LEDC_TIMER0_CNT_V  0x000FFFFFU
+#define LEDC_TIMER0_CNT_S  0
+
+/** LEDC_TIMER1_CONF_REG register
+ *  Timer 1 configuration
+ */
+#define LEDC_TIMER1_CONF_REG (DR_REG_LEDC_BASE + 0xa8)
+/** LEDC_TIMER1_DUTY_RES : R/W; bitpos: [4:0]; default: 0;
+ *  This register is used to control the range of the counter in timer 1.
+ */
+#define LEDC_TIMER1_DUTY_RES    0x0000001FU
+#define LEDC_TIMER1_DUTY_RES_M  (LEDC_TIMER1_DUTY_RES_V << LEDC_TIMER1_DUTY_RES_S)
+#define LEDC_TIMER1_DUTY_RES_V  0x0000001FU
+#define LEDC_TIMER1_DUTY_RES_S  0
+/** LEDC_CLK_DIV_TIMER1 : R/W; bitpos: [22:5]; default: 0;
+ *  This register is used to configure the divisor for the divider in timer 1.
+ *
+ *  The least significant eight bits represent the fractional part.
+ */
+#define LEDC_CLK_DIV_TIMER1    0x0003FFFFU
+#define LEDC_CLK_DIV_TIMER1_M  (LEDC_CLK_DIV_TIMER1_V << LEDC_CLK_DIV_TIMER1_S)
+#define LEDC_CLK_DIV_TIMER1_V  0x0003FFFFU
+#define LEDC_CLK_DIV_TIMER1_S  5
+/** LEDC_TIMER1_PAUSE : R/W; bitpos: [23]; default: 0;
+ *  This bit is used to suspend the counter in timer 1.
+ */
+#define LEDC_TIMER1_PAUSE    (BIT(23))
+#define LEDC_TIMER1_PAUSE_M  (LEDC_TIMER1_PAUSE_V << LEDC_TIMER1_PAUSE_S)
+#define LEDC_TIMER1_PAUSE_V  0x00000001U
+#define LEDC_TIMER1_PAUSE_S  23
+/** LEDC_TIMER1_RST : R/W; bitpos: [24]; default: 1;
+ *  This bit is used to reset timer 1. The counter will show 0 after reset.
+ */
+#define LEDC_TIMER1_RST    (BIT(24))
+#define LEDC_TIMER1_RST_M  (LEDC_TIMER1_RST_V << LEDC_TIMER1_RST_S)
+#define LEDC_TIMER1_RST_V  0x00000001U
+#define LEDC_TIMER1_RST_S  24
+/** LEDC_TICK_SEL_TIMER1 : R/W; bitpos: [25]; default: 0;
+ *  This bit is used to select clock for timer 1. When this bit is set to 1
+ *  LEDC_APB_CLK_SEL[1:0] should be 1, otherwise the timer clock may be not accurate.
+ *
+ *  1'h0: SLOW_CLK 1'h1: REF_TICK
+ */
+#define LEDC_TICK_SEL_TIMER1    (BIT(25))
+#define LEDC_TICK_SEL_TIMER1_M  (LEDC_TICK_SEL_TIMER1_V << LEDC_TICK_SEL_TIMER1_S)
+#define LEDC_TICK_SEL_TIMER1_V  0x00000001U
+#define LEDC_TICK_SEL_TIMER1_S  25
+/** LEDC_TIMER1_PARA_UP : WT; bitpos: [26]; default: 0;
+ *  Set this bit to update LEDC_CLK_DIV_TIMER1 and LEDC_TIMER1_DUTY_RES.
+ */
+#define LEDC_TIMER1_PARA_UP    (BIT(26))
+#define LEDC_TIMER1_PARA_UP_M  (LEDC_TIMER1_PARA_UP_V << LEDC_TIMER1_PARA_UP_S)
+#define LEDC_TIMER1_PARA_UP_V  0x00000001U
+#define LEDC_TIMER1_PARA_UP_S  26
+
+/** LEDC_TIMER1_VALUE_REG register
+ *  Timer 1 current counter value
+ */
+#define LEDC_TIMER1_VALUE_REG (DR_REG_LEDC_BASE + 0xac)
+/** LEDC_TIMER1_CNT : RO; bitpos: [19:0]; default: 0;
+ *  This register stores the current counter value of timer 1.
+ */
+#define LEDC_TIMER1_CNT    0x000FFFFFU
+#define LEDC_TIMER1_CNT_M  (LEDC_TIMER1_CNT_V << LEDC_TIMER1_CNT_S)
+#define LEDC_TIMER1_CNT_V  0x000FFFFFU
+#define LEDC_TIMER1_CNT_S  0
+
+/** LEDC_TIMER2_CONF_REG register
+ *  Timer 2 configuration
+ */
+#define LEDC_TIMER2_CONF_REG (DR_REG_LEDC_BASE + 0xb0)
+/** LEDC_TIMER2_DUTY_RES : R/W; bitpos: [4:0]; default: 0;
+ *  This register is used to control the range of the counter in timer 2.
+ */
+#define LEDC_TIMER2_DUTY_RES    0x0000001FU
+#define LEDC_TIMER2_DUTY_RES_M  (LEDC_TIMER2_DUTY_RES_V << LEDC_TIMER2_DUTY_RES_S)
+#define LEDC_TIMER2_DUTY_RES_V  0x0000001FU
+#define LEDC_TIMER2_DUTY_RES_S  0
+/** LEDC_CLK_DIV_TIMER2 : R/W; bitpos: [22:5]; default: 0;
+ *  This register is used to configure the divisor for the divider in timer 2.
+ *
+ *  The least significant eight bits represent the fractional part.
+ */
+#define LEDC_CLK_DIV_TIMER2    0x0003FFFFU
+#define LEDC_CLK_DIV_TIMER2_M  (LEDC_CLK_DIV_TIMER2_V << LEDC_CLK_DIV_TIMER2_S)
+#define LEDC_CLK_DIV_TIMER2_V  0x0003FFFFU
+#define LEDC_CLK_DIV_TIMER2_S  5
+/** LEDC_TIMER2_PAUSE : R/W; bitpos: [23]; default: 0;
+ *  This bit is used to suspend the counter in timer 2.
+ */
+#define LEDC_TIMER2_PAUSE    (BIT(23))
+#define LEDC_TIMER2_PAUSE_M  (LEDC_TIMER2_PAUSE_V << LEDC_TIMER2_PAUSE_S)
+#define LEDC_TIMER2_PAUSE_V  0x00000001U
+#define LEDC_TIMER2_PAUSE_S  23
+/** LEDC_TIMER2_RST : R/W; bitpos: [24]; default: 1;
+ *  This bit is used to reset timer 2. The counter will show 0 after reset.
+ */
+#define LEDC_TIMER2_RST    (BIT(24))
+#define LEDC_TIMER2_RST_M  (LEDC_TIMER2_RST_V << LEDC_TIMER2_RST_S)
+#define LEDC_TIMER2_RST_V  0x00000001U
+#define LEDC_TIMER2_RST_S  24
+/** LEDC_TICK_SEL_TIMER2 : R/W; bitpos: [25]; default: 0;
+ *  This bit is used to select clock for timer 2. When this bit is set to 1
+ *  LEDC_APB_CLK_SEL[1:0] should be 1, otherwise the timer clock may be not accurate.
+ *
+ *  1'h0: SLOW_CLK 1'h1: REF_TICK
+ */
+#define LEDC_TICK_SEL_TIMER2    (BIT(25))
+#define LEDC_TICK_SEL_TIMER2_M  (LEDC_TICK_SEL_TIMER2_V << LEDC_TICK_SEL_TIMER2_S)
+#define LEDC_TICK_SEL_TIMER2_V  0x00000001U
+#define LEDC_TICK_SEL_TIMER2_S  25
+/** LEDC_TIMER2_PARA_UP : WT; bitpos: [26]; default: 0;
+ *  Set this bit to update LEDC_CLK_DIV_TIMER2 and LEDC_TIMER2_DUTY_RES.
+ */
+#define LEDC_TIMER2_PARA_UP    (BIT(26))
+#define LEDC_TIMER2_PARA_UP_M  (LEDC_TIMER2_PARA_UP_V << LEDC_TIMER2_PARA_UP_S)
+#define LEDC_TIMER2_PARA_UP_V  0x00000001U
+#define LEDC_TIMER2_PARA_UP_S  26
+
+/** LEDC_TIMER2_VALUE_REG register
+ *  Timer 2 current counter value
+ */
+#define LEDC_TIMER2_VALUE_REG (DR_REG_LEDC_BASE + 0xb4)
+/** LEDC_TIMER2_CNT : RO; bitpos: [19:0]; default: 0;
+ *  This register stores the current counter value of timer 2.
+ */
+#define LEDC_TIMER2_CNT    0x000FFFFFU
+#define LEDC_TIMER2_CNT_M  (LEDC_TIMER2_CNT_V << LEDC_TIMER2_CNT_S)
+#define LEDC_TIMER2_CNT_V  0x000FFFFFU
+#define LEDC_TIMER2_CNT_S  0
+
+/** LEDC_TIMER3_CONF_REG register
+ *  Timer 3 configuration
+ */
+#define LEDC_TIMER3_CONF_REG (DR_REG_LEDC_BASE + 0xb8)
+/** LEDC_TIMER3_DUTY_RES : R/W; bitpos: [4:0]; default: 0;
+ *  This register is used to control the range of the counter in timer 3.
+ */
+#define LEDC_TIMER3_DUTY_RES    0x0000001FU
+#define LEDC_TIMER3_DUTY_RES_M  (LEDC_TIMER3_DUTY_RES_V << LEDC_TIMER3_DUTY_RES_S)
+#define LEDC_TIMER3_DUTY_RES_V  0x0000001FU
+#define LEDC_TIMER3_DUTY_RES_S  0
+/** LEDC_CLK_DIV_TIMER3 : R/W; bitpos: [22:5]; default: 0;
+ *  This register is used to configure the divisor for the divider in timer 3.
+ *
+ *  The least significant eight bits represent the fractional part.
+ */
+#define LEDC_CLK_DIV_TIMER3    0x0003FFFFU
+#define LEDC_CLK_DIV_TIMER3_M  (LEDC_CLK_DIV_TIMER3_V << LEDC_CLK_DIV_TIMER3_S)
+#define LEDC_CLK_DIV_TIMER3_V  0x0003FFFFU
+#define LEDC_CLK_DIV_TIMER3_S  5
+/** LEDC_TIMER3_PAUSE : R/W; bitpos: [23]; default: 0;
+ *  This bit is used to suspend the counter in timer 3.
+ */
+#define LEDC_TIMER3_PAUSE    (BIT(23))
+#define LEDC_TIMER3_PAUSE_M  (LEDC_TIMER3_PAUSE_V << LEDC_TIMER3_PAUSE_S)
+#define LEDC_TIMER3_PAUSE_V  0x00000001U
+#define LEDC_TIMER3_PAUSE_S  23
+/** LEDC_TIMER3_RST : R/W; bitpos: [24]; default: 1;
+ *  This bit is used to reset timer 3. The counter will show 0 after reset.
+ */
+#define LEDC_TIMER3_RST    (BIT(24))
+#define LEDC_TIMER3_RST_M  (LEDC_TIMER3_RST_V << LEDC_TIMER3_RST_S)
+#define LEDC_TIMER3_RST_V  0x00000001U
+#define LEDC_TIMER3_RST_S  24
+/** LEDC_TICK_SEL_TIMER3 : R/W; bitpos: [25]; default: 0;
+ *  This bit is used to select clock for timer 3. When this bit is set to 1
+ *  LEDC_APB_CLK_SEL[1:0] should be 1, otherwise the timer clock may be not accurate.
+ *
+ *  1'h0: SLOW_CLK 1'h1: REF_TICK
+ */
+#define LEDC_TICK_SEL_TIMER3    (BIT(25))
+#define LEDC_TICK_SEL_TIMER3_M  (LEDC_TICK_SEL_TIMER3_V << LEDC_TICK_SEL_TIMER3_S)
+#define LEDC_TICK_SEL_TIMER3_V  0x00000001U
+#define LEDC_TICK_SEL_TIMER3_S  25
+/** LEDC_TIMER3_PARA_UP : WT; bitpos: [26]; default: 0;
+ *  Set this bit to update LEDC_CLK_DIV_TIMER3 and LEDC_TIMER3_DUTY_RES.
+ */
+#define LEDC_TIMER3_PARA_UP    (BIT(26))
+#define LEDC_TIMER3_PARA_UP_M  (LEDC_TIMER3_PARA_UP_V << LEDC_TIMER3_PARA_UP_S)
+#define LEDC_TIMER3_PARA_UP_V  0x00000001U
+#define LEDC_TIMER3_PARA_UP_S  26
+
+/** LEDC_TIMER3_VALUE_REG register
+ *  Timer 3 current counter value
+ */
+#define LEDC_TIMER3_VALUE_REG (DR_REG_LEDC_BASE + 0xbc)
+/** LEDC_TIMER3_CNT : RO; bitpos: [19:0]; default: 0;
+ *  This register stores the current counter value of timer 3.
+ */
+#define LEDC_TIMER3_CNT    0x000FFFFFU
+#define LEDC_TIMER3_CNT_M  (LEDC_TIMER3_CNT_V << LEDC_TIMER3_CNT_S)
+#define LEDC_TIMER3_CNT_V  0x000FFFFFU
+#define LEDC_TIMER3_CNT_S  0
+
+/** LEDC_INT_RAW_REG register
+ *  Raw interrupt status
+ */
+#define LEDC_INT_RAW_REG (DR_REG_LEDC_BASE + 0xc0)
+/** LEDC_TIMER0_OVF_INT_RAW : R/WTC/SS; bitpos: [0]; default: 0;
+ *  Triggered when the timer0 has reached its maximum counter value.
+ */
+#define LEDC_TIMER0_OVF_INT_RAW    (BIT(0))
+#define LEDC_TIMER0_OVF_INT_RAW_M  (LEDC_TIMER0_OVF_INT_RAW_V << LEDC_TIMER0_OVF_INT_RAW_S)
+#define LEDC_TIMER0_OVF_INT_RAW_V  0x00000001U
+#define LEDC_TIMER0_OVF_INT_RAW_S  0
+/** LEDC_TIMER1_OVF_INT_RAW : R/WTC/SS; bitpos: [1]; default: 0;
+ *  Triggered when the timer1 has reached its maximum counter value.
+ */
+#define LEDC_TIMER1_OVF_INT_RAW    (BIT(1))
+#define LEDC_TIMER1_OVF_INT_RAW_M  (LEDC_TIMER1_OVF_INT_RAW_V << LEDC_TIMER1_OVF_INT_RAW_S)
+#define LEDC_TIMER1_OVF_INT_RAW_V  0x00000001U
+#define LEDC_TIMER1_OVF_INT_RAW_S  1
+/** LEDC_TIMER2_OVF_INT_RAW : R/WTC/SS; bitpos: [2]; default: 0;
+ *  Triggered when the timer2 has reached its maximum counter value.
+ */
+#define LEDC_TIMER2_OVF_INT_RAW    (BIT(2))
+#define LEDC_TIMER2_OVF_INT_RAW_M  (LEDC_TIMER2_OVF_INT_RAW_V << LEDC_TIMER2_OVF_INT_RAW_S)
+#define LEDC_TIMER2_OVF_INT_RAW_V  0x00000001U
+#define LEDC_TIMER2_OVF_INT_RAW_S  2
+/** LEDC_TIMER3_OVF_INT_RAW : R/WTC/SS; bitpos: [3]; default: 0;
+ *  Triggered when the timer3 has reached its maximum counter value.
+ */
+#define LEDC_TIMER3_OVF_INT_RAW    (BIT(3))
+#define LEDC_TIMER3_OVF_INT_RAW_M  (LEDC_TIMER3_OVF_INT_RAW_V << LEDC_TIMER3_OVF_INT_RAW_S)
+#define LEDC_TIMER3_OVF_INT_RAW_V  0x00000001U
+#define LEDC_TIMER3_OVF_INT_RAW_S  3
+/** LEDC_DUTY_CHNG_END_CH0_INT_RAW : R/WTC/SS; bitpos: [4]; default: 0;
+ *  Interrupt raw bit for channel 0. Triggered when the gradual change of duty has
+ *  finished.
+ */
+#define LEDC_DUTY_CHNG_END_CH0_INT_RAW    (BIT(4))
+#define LEDC_DUTY_CHNG_END_CH0_INT_RAW_M  (LEDC_DUTY_CHNG_END_CH0_INT_RAW_V << LEDC_DUTY_CHNG_END_CH0_INT_RAW_S)
+#define LEDC_DUTY_CHNG_END_CH0_INT_RAW_V  0x00000001U
+#define LEDC_DUTY_CHNG_END_CH0_INT_RAW_S  4
+/** LEDC_DUTY_CHNG_END_CH1_INT_RAW : R/WTC/SS; bitpos: [5]; default: 0;
+ *  Interrupt raw bit for channel 1. Triggered when the gradual change of duty has
+ *  finished.
+ */
+#define LEDC_DUTY_CHNG_END_CH1_INT_RAW    (BIT(5))
+#define LEDC_DUTY_CHNG_END_CH1_INT_RAW_M  (LEDC_DUTY_CHNG_END_CH1_INT_RAW_V << LEDC_DUTY_CHNG_END_CH1_INT_RAW_S)
+#define LEDC_DUTY_CHNG_END_CH1_INT_RAW_V  0x00000001U
+#define LEDC_DUTY_CHNG_END_CH1_INT_RAW_S  5
+/** LEDC_DUTY_CHNG_END_CH2_INT_RAW : R/WTC/SS; bitpos: [6]; default: 0;
+ *  Interrupt raw bit for channel 2. Triggered when the gradual change of duty has
+ *  finished.
+ */
+#define LEDC_DUTY_CHNG_END_CH2_INT_RAW    (BIT(6))
+#define LEDC_DUTY_CHNG_END_CH2_INT_RAW_M  (LEDC_DUTY_CHNG_END_CH2_INT_RAW_V << LEDC_DUTY_CHNG_END_CH2_INT_RAW_S)
+#define LEDC_DUTY_CHNG_END_CH2_INT_RAW_V  0x00000001U
+#define LEDC_DUTY_CHNG_END_CH2_INT_RAW_S  6
+/** LEDC_DUTY_CHNG_END_CH3_INT_RAW : R/WTC/SS; bitpos: [7]; default: 0;
+ *  Interrupt raw bit for channel 3. Triggered when the gradual change of duty has
+ *  finished.
+ */
+#define LEDC_DUTY_CHNG_END_CH3_INT_RAW    (BIT(7))
+#define LEDC_DUTY_CHNG_END_CH3_INT_RAW_M  (LEDC_DUTY_CHNG_END_CH3_INT_RAW_V << LEDC_DUTY_CHNG_END_CH3_INT_RAW_S)
+#define LEDC_DUTY_CHNG_END_CH3_INT_RAW_V  0x00000001U
+#define LEDC_DUTY_CHNG_END_CH3_INT_RAW_S  7
+/** LEDC_DUTY_CHNG_END_CH4_INT_RAW : R/WTC/SS; bitpos: [8]; default: 0;
+ *  Interrupt raw bit for channel 4. Triggered when the gradual change of duty has
+ *  finished.
+ */
+#define LEDC_DUTY_CHNG_END_CH4_INT_RAW    (BIT(8))
+#define LEDC_DUTY_CHNG_END_CH4_INT_RAW_M  (LEDC_DUTY_CHNG_END_CH4_INT_RAW_V << LEDC_DUTY_CHNG_END_CH4_INT_RAW_S)
+#define LEDC_DUTY_CHNG_END_CH4_INT_RAW_V  0x00000001U
+#define LEDC_DUTY_CHNG_END_CH4_INT_RAW_S  8
+/** LEDC_DUTY_CHNG_END_CH5_INT_RAW : R/WTC/SS; bitpos: [9]; default: 0;
+ *  Interrupt raw bit for channel 5. Triggered when the gradual change of duty has
+ *  finished.
+ */
+#define LEDC_DUTY_CHNG_END_CH5_INT_RAW    (BIT(9))
+#define LEDC_DUTY_CHNG_END_CH5_INT_RAW_M  (LEDC_DUTY_CHNG_END_CH5_INT_RAW_V << LEDC_DUTY_CHNG_END_CH5_INT_RAW_S)
+#define LEDC_DUTY_CHNG_END_CH5_INT_RAW_V  0x00000001U
+#define LEDC_DUTY_CHNG_END_CH5_INT_RAW_S  9
+/** LEDC_OVF_CNT_CH0_INT_RAW : R/WTC/SS; bitpos: [12]; default: 0;
+ *  Interrupt raw bit for channel 0. Triggered when the ovf_cnt has reached the value
+ *  specified by LEDC_OVF_NUM_CH0.
+ */
+#define LEDC_OVF_CNT_CH0_INT_RAW    (BIT(12))
+#define LEDC_OVF_CNT_CH0_INT_RAW_M  (LEDC_OVF_CNT_CH0_INT_RAW_V << LEDC_OVF_CNT_CH0_INT_RAW_S)
+#define LEDC_OVF_CNT_CH0_INT_RAW_V  0x00000001U
+#define LEDC_OVF_CNT_CH0_INT_RAW_S  12
+/** LEDC_OVF_CNT_CH1_INT_RAW : R/WTC/SS; bitpos: [13]; default: 0;
+ *  Interrupt raw bit for channel 1. Triggered when the ovf_cnt has reached the value
+ *  specified by LEDC_OVF_NUM_CH1.
+ */
+#define LEDC_OVF_CNT_CH1_INT_RAW    (BIT(13))
+#define LEDC_OVF_CNT_CH1_INT_RAW_M  (LEDC_OVF_CNT_CH1_INT_RAW_V << LEDC_OVF_CNT_CH1_INT_RAW_S)
+#define LEDC_OVF_CNT_CH1_INT_RAW_V  0x00000001U
+#define LEDC_OVF_CNT_CH1_INT_RAW_S  13
+/** LEDC_OVF_CNT_CH2_INT_RAW : R/WTC/SS; bitpos: [14]; default: 0;
+ *  Interrupt raw bit for channel 2. Triggered when the ovf_cnt has reached the value
+ *  specified by LEDC_OVF_NUM_CH2.
+ */
+#define LEDC_OVF_CNT_CH2_INT_RAW    (BIT(14))
+#define LEDC_OVF_CNT_CH2_INT_RAW_M  (LEDC_OVF_CNT_CH2_INT_RAW_V << LEDC_OVF_CNT_CH2_INT_RAW_S)
+#define LEDC_OVF_CNT_CH2_INT_RAW_V  0x00000001U
+#define LEDC_OVF_CNT_CH2_INT_RAW_S  14
+/** LEDC_OVF_CNT_CH3_INT_RAW : R/WTC/SS; bitpos: [15]; default: 0;
+ *  Interrupt raw bit for channel 3. Triggered when the ovf_cnt has reached the value
+ *  specified by LEDC_OVF_NUM_CH3.
+ */
+#define LEDC_OVF_CNT_CH3_INT_RAW    (BIT(15))
+#define LEDC_OVF_CNT_CH3_INT_RAW_M  (LEDC_OVF_CNT_CH3_INT_RAW_V << LEDC_OVF_CNT_CH3_INT_RAW_S)
+#define LEDC_OVF_CNT_CH3_INT_RAW_V  0x00000001U
+#define LEDC_OVF_CNT_CH3_INT_RAW_S  15
+/** LEDC_OVF_CNT_CH4_INT_RAW : R/WTC/SS; bitpos: [16]; default: 0;
+ *  Interrupt raw bit for channel 4. Triggered when the ovf_cnt has reached the value
+ *  specified by LEDC_OVF_NUM_CH4.
+ */
+#define LEDC_OVF_CNT_CH4_INT_RAW    (BIT(16))
+#define LEDC_OVF_CNT_CH4_INT_RAW_M  (LEDC_OVF_CNT_CH4_INT_RAW_V << LEDC_OVF_CNT_CH4_INT_RAW_S)
+#define LEDC_OVF_CNT_CH4_INT_RAW_V  0x00000001U
+#define LEDC_OVF_CNT_CH4_INT_RAW_S  16
+/** LEDC_OVF_CNT_CH5_INT_RAW : R/WTC/SS; bitpos: [17]; default: 0;
+ *  Interrupt raw bit for channel 5. Triggered when the ovf_cnt has reached the value
+ *  specified by LEDC_OVF_NUM_CH5.
+ */
+#define LEDC_OVF_CNT_CH5_INT_RAW    (BIT(17))
+#define LEDC_OVF_CNT_CH5_INT_RAW_M  (LEDC_OVF_CNT_CH5_INT_RAW_V << LEDC_OVF_CNT_CH5_INT_RAW_S)
+#define LEDC_OVF_CNT_CH5_INT_RAW_V  0x00000001U
+#define LEDC_OVF_CNT_CH5_INT_RAW_S  17
+
+/** LEDC_INT_ST_REG register
+ *  Masked interrupt status
+ */
+#define LEDC_INT_ST_REG (DR_REG_LEDC_BASE + 0xc4)
+/** LEDC_TIMER0_OVF_INT_ST : RO; bitpos: [0]; default: 0;
+ *  This is the masked interrupt status bit for the LEDC_TIMER0_OVF_INT interrupt when
+ *  LEDC_TIMER0_OVF_INT_ENA is set to 1.
+ */
+#define LEDC_TIMER0_OVF_INT_ST    (BIT(0))
+#define LEDC_TIMER0_OVF_INT_ST_M  (LEDC_TIMER0_OVF_INT_ST_V << LEDC_TIMER0_OVF_INT_ST_S)
+#define LEDC_TIMER0_OVF_INT_ST_V  0x00000001U
+#define LEDC_TIMER0_OVF_INT_ST_S  0
+/** LEDC_TIMER1_OVF_INT_ST : RO; bitpos: [1]; default: 0;
+ *  This is the masked interrupt status bit for the LEDC_TIMER1_OVF_INT interrupt when
+ *  LEDC_TIMER1_OVF_INT_ENA is set to 1.
+ */
+#define LEDC_TIMER1_OVF_INT_ST    (BIT(1))
+#define LEDC_TIMER1_OVF_INT_ST_M  (LEDC_TIMER1_OVF_INT_ST_V << LEDC_TIMER1_OVF_INT_ST_S)
+#define LEDC_TIMER1_OVF_INT_ST_V  0x00000001U
+#define LEDC_TIMER1_OVF_INT_ST_S  1
+/** LEDC_TIMER2_OVF_INT_ST : RO; bitpos: [2]; default: 0;
+ *  This is the masked interrupt status bit for the LEDC_TIMER2_OVF_INT interrupt when
+ *  LEDC_TIMER2_OVF_INT_ENA is set to 1.
+ */
+#define LEDC_TIMER2_OVF_INT_ST    (BIT(2))
+#define LEDC_TIMER2_OVF_INT_ST_M  (LEDC_TIMER2_OVF_INT_ST_V << LEDC_TIMER2_OVF_INT_ST_S)
+#define LEDC_TIMER2_OVF_INT_ST_V  0x00000001U
+#define LEDC_TIMER2_OVF_INT_ST_S  2
+/** LEDC_TIMER3_OVF_INT_ST : RO; bitpos: [3]; default: 0;
+ *  This is the masked interrupt status bit for the LEDC_TIMER3_OVF_INT interrupt when
+ *  LEDC_TIMER3_OVF_INT_ENA is set to 1.
+ */
+#define LEDC_TIMER3_OVF_INT_ST    (BIT(3))
+#define LEDC_TIMER3_OVF_INT_ST_M  (LEDC_TIMER3_OVF_INT_ST_V << LEDC_TIMER3_OVF_INT_ST_S)
+#define LEDC_TIMER3_OVF_INT_ST_V  0x00000001U
+#define LEDC_TIMER3_OVF_INT_ST_S  3
+/** LEDC_DUTY_CHNG_END_CH0_INT_ST : RO; bitpos: [4]; default: 0;
+ *  This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH0_INT
+ *  interrupt when LEDC_DUTY_CHNG_END_CH0_INT_ENA is set to 1.
+ */
+#define LEDC_DUTY_CHNG_END_CH0_INT_ST    (BIT(4))
+#define LEDC_DUTY_CHNG_END_CH0_INT_ST_M  (LEDC_DUTY_CHNG_END_CH0_INT_ST_V << LEDC_DUTY_CHNG_END_CH0_INT_ST_S)
+#define LEDC_DUTY_CHNG_END_CH0_INT_ST_V  0x00000001U
+#define LEDC_DUTY_CHNG_END_CH0_INT_ST_S  4
+/** LEDC_DUTY_CHNG_END_CH1_INT_ST : RO; bitpos: [5]; default: 0;
+ *  This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH1_INT
+ *  interrupt when LEDC_DUTY_CHNG_END_CH1_INT_ENA is set to 1.
+ */
+#define LEDC_DUTY_CHNG_END_CH1_INT_ST    (BIT(5))
+#define LEDC_DUTY_CHNG_END_CH1_INT_ST_M  (LEDC_DUTY_CHNG_END_CH1_INT_ST_V << LEDC_DUTY_CHNG_END_CH1_INT_ST_S)
+#define LEDC_DUTY_CHNG_END_CH1_INT_ST_V  0x00000001U
+#define LEDC_DUTY_CHNG_END_CH1_INT_ST_S  5
+/** LEDC_DUTY_CHNG_END_CH2_INT_ST : RO; bitpos: [6]; default: 0;
+ *  This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH2_INT
+ *  interrupt when LEDC_DUTY_CHNG_END_CH2_INT_ENA is set to 1.
+ */
+#define LEDC_DUTY_CHNG_END_CH2_INT_ST    (BIT(6))
+#define LEDC_DUTY_CHNG_END_CH2_INT_ST_M  (LEDC_DUTY_CHNG_END_CH2_INT_ST_V << LEDC_DUTY_CHNG_END_CH2_INT_ST_S)
+#define LEDC_DUTY_CHNG_END_CH2_INT_ST_V  0x00000001U
+#define LEDC_DUTY_CHNG_END_CH2_INT_ST_S  6
+/** LEDC_DUTY_CHNG_END_CH3_INT_ST : RO; bitpos: [7]; default: 0;
+ *  This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH3_INT
+ *  interrupt when LEDC_DUTY_CHNG_END_CH3_INT_ENA is set to 1.
+ */
+#define LEDC_DUTY_CHNG_END_CH3_INT_ST    (BIT(7))
+#define LEDC_DUTY_CHNG_END_CH3_INT_ST_M  (LEDC_DUTY_CHNG_END_CH3_INT_ST_V << LEDC_DUTY_CHNG_END_CH3_INT_ST_S)
+#define LEDC_DUTY_CHNG_END_CH3_INT_ST_V  0x00000001U
+#define LEDC_DUTY_CHNG_END_CH3_INT_ST_S  7
+/** LEDC_DUTY_CHNG_END_CH4_INT_ST : RO; bitpos: [8]; default: 0;
+ *  This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH4_INT
+ *  interrupt when LEDC_DUTY_CHNG_END_CH4_INT_ENA is set to 1.
+ */
+#define LEDC_DUTY_CHNG_END_CH4_INT_ST    (BIT(8))
+#define LEDC_DUTY_CHNG_END_CH4_INT_ST_M  (LEDC_DUTY_CHNG_END_CH4_INT_ST_V << LEDC_DUTY_CHNG_END_CH4_INT_ST_S)
+#define LEDC_DUTY_CHNG_END_CH4_INT_ST_V  0x00000001U
+#define LEDC_DUTY_CHNG_END_CH4_INT_ST_S  8
+/** LEDC_DUTY_CHNG_END_CH5_INT_ST : RO; bitpos: [9]; default: 0;
+ *  This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH5_INT
+ *  interrupt when LEDC_DUTY_CHNG_END_CH5_INT_ENA is set to 1.
+ */
+#define LEDC_DUTY_CHNG_END_CH5_INT_ST    (BIT(9))
+#define LEDC_DUTY_CHNG_END_CH5_INT_ST_M  (LEDC_DUTY_CHNG_END_CH5_INT_ST_V << LEDC_DUTY_CHNG_END_CH5_INT_ST_S)
+#define LEDC_DUTY_CHNG_END_CH5_INT_ST_V  0x00000001U
+#define LEDC_DUTY_CHNG_END_CH5_INT_ST_S  9
+/** LEDC_OVF_CNT_CH0_INT_ST : RO; bitpos: [12]; default: 0;
+ *  This is the masked interrupt status bit for the LEDC_OVF_CNT_CH0_INT interrupt when
+ *  LEDC_OVF_CNT_CH0_INT_ENA is set to 1.
+ */
+#define LEDC_OVF_CNT_CH0_INT_ST    (BIT(12))
+#define LEDC_OVF_CNT_CH0_INT_ST_M  (LEDC_OVF_CNT_CH0_INT_ST_V << LEDC_OVF_CNT_CH0_INT_ST_S)
+#define LEDC_OVF_CNT_CH0_INT_ST_V  0x00000001U
+#define LEDC_OVF_CNT_CH0_INT_ST_S  12
+/** LEDC_OVF_CNT_CH1_INT_ST : RO; bitpos: [13]; default: 0;
+ *  This is the masked interrupt status bit for the LEDC_OVF_CNT_CH1_INT interrupt when
+ *  LEDC_OVF_CNT_CH1_INT_ENA is set to 1.
+ */
+#define LEDC_OVF_CNT_CH1_INT_ST    (BIT(13))
+#define LEDC_OVF_CNT_CH1_INT_ST_M  (LEDC_OVF_CNT_CH1_INT_ST_V << LEDC_OVF_CNT_CH1_INT_ST_S)
+#define LEDC_OVF_CNT_CH1_INT_ST_V  0x00000001U
+#define LEDC_OVF_CNT_CH1_INT_ST_S  13
+/** LEDC_OVF_CNT_CH2_INT_ST : RO; bitpos: [14]; default: 0;
+ *  This is the masked interrupt status bit for the LEDC_OVF_CNT_CH2_INT interrupt when
+ *  LEDC_OVF_CNT_CH2_INT_ENA is set to 1.
+ */
+#define LEDC_OVF_CNT_CH2_INT_ST    (BIT(14))
+#define LEDC_OVF_CNT_CH2_INT_ST_M  (LEDC_OVF_CNT_CH2_INT_ST_V << LEDC_OVF_CNT_CH2_INT_ST_S)
+#define LEDC_OVF_CNT_CH2_INT_ST_V  0x00000001U
+#define LEDC_OVF_CNT_CH2_INT_ST_S  14
+/** LEDC_OVF_CNT_CH3_INT_ST : RO; bitpos: [15]; default: 0;
+ *  This is the masked interrupt status bit for the LEDC_OVF_CNT_CH3_INT interrupt when
+ *  LEDC_OVF_CNT_CH3_INT_ENA is set to 1.
+ */
+#define LEDC_OVF_CNT_CH3_INT_ST    (BIT(15))
+#define LEDC_OVF_CNT_CH3_INT_ST_M  (LEDC_OVF_CNT_CH3_INT_ST_V << LEDC_OVF_CNT_CH3_INT_ST_S)
+#define LEDC_OVF_CNT_CH3_INT_ST_V  0x00000001U
+#define LEDC_OVF_CNT_CH3_INT_ST_S  15
+/** LEDC_OVF_CNT_CH4_INT_ST : RO; bitpos: [16]; default: 0;
+ *  This is the masked interrupt status bit for the LEDC_OVF_CNT_CH4_INT interrupt when
+ *  LEDC_OVF_CNT_CH4_INT_ENA is set to 1.
+ */
+#define LEDC_OVF_CNT_CH4_INT_ST    (BIT(16))
+#define LEDC_OVF_CNT_CH4_INT_ST_M  (LEDC_OVF_CNT_CH4_INT_ST_V << LEDC_OVF_CNT_CH4_INT_ST_S)
+#define LEDC_OVF_CNT_CH4_INT_ST_V  0x00000001U
+#define LEDC_OVF_CNT_CH4_INT_ST_S  16
+/** LEDC_OVF_CNT_CH5_INT_ST : RO; bitpos: [17]; default: 0;
+ *  This is the masked interrupt status bit for the LEDC_OVF_CNT_CH5_INT interrupt when
+ *  LEDC_OVF_CNT_CH5_INT_ENA is set to 1.
+ */
+#define LEDC_OVF_CNT_CH5_INT_ST    (BIT(17))
+#define LEDC_OVF_CNT_CH5_INT_ST_M  (LEDC_OVF_CNT_CH5_INT_ST_V << LEDC_OVF_CNT_CH5_INT_ST_S)
+#define LEDC_OVF_CNT_CH5_INT_ST_V  0x00000001U
+#define LEDC_OVF_CNT_CH5_INT_ST_S  17
+
+/** LEDC_INT_ENA_REG register
+ *  Interrupt enable bits
+ */
+#define LEDC_INT_ENA_REG (DR_REG_LEDC_BASE + 0xc8)
+/** LEDC_TIMER0_OVF_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  The interrupt enable bit for the LEDC_TIMER0_OVF_INT interrupt.
+ */
+#define LEDC_TIMER0_OVF_INT_ENA    (BIT(0))
+#define LEDC_TIMER0_OVF_INT_ENA_M  (LEDC_TIMER0_OVF_INT_ENA_V << LEDC_TIMER0_OVF_INT_ENA_S)
+#define LEDC_TIMER0_OVF_INT_ENA_V  0x00000001U
+#define LEDC_TIMER0_OVF_INT_ENA_S  0
+/** LEDC_TIMER1_OVF_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  The interrupt enable bit for the LEDC_TIMER1_OVF_INT interrupt.
+ */
+#define LEDC_TIMER1_OVF_INT_ENA    (BIT(1))
+#define LEDC_TIMER1_OVF_INT_ENA_M  (LEDC_TIMER1_OVF_INT_ENA_V << LEDC_TIMER1_OVF_INT_ENA_S)
+#define LEDC_TIMER1_OVF_INT_ENA_V  0x00000001U
+#define LEDC_TIMER1_OVF_INT_ENA_S  1
+/** LEDC_TIMER2_OVF_INT_ENA : R/W; bitpos: [2]; default: 0;
+ *  The interrupt enable bit for the LEDC_TIMER2_OVF_INT interrupt.
+ */
+#define LEDC_TIMER2_OVF_INT_ENA    (BIT(2))
+#define LEDC_TIMER2_OVF_INT_ENA_M  (LEDC_TIMER2_OVF_INT_ENA_V << LEDC_TIMER2_OVF_INT_ENA_S)
+#define LEDC_TIMER2_OVF_INT_ENA_V  0x00000001U
+#define LEDC_TIMER2_OVF_INT_ENA_S  2
+/** LEDC_TIMER3_OVF_INT_ENA : R/W; bitpos: [3]; default: 0;
+ *  The interrupt enable bit for the LEDC_TIMER3_OVF_INT interrupt.
+ */
+#define LEDC_TIMER3_OVF_INT_ENA    (BIT(3))
+#define LEDC_TIMER3_OVF_INT_ENA_M  (LEDC_TIMER3_OVF_INT_ENA_V << LEDC_TIMER3_OVF_INT_ENA_S)
+#define LEDC_TIMER3_OVF_INT_ENA_V  0x00000001U
+#define LEDC_TIMER3_OVF_INT_ENA_S  3
+/** LEDC_DUTY_CHNG_END_CH0_INT_ENA : R/W; bitpos: [4]; default: 0;
+ *  The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH0_INT interrupt.
+ */
+#define LEDC_DUTY_CHNG_END_CH0_INT_ENA    (BIT(4))
+#define LEDC_DUTY_CHNG_END_CH0_INT_ENA_M  (LEDC_DUTY_CHNG_END_CH0_INT_ENA_V << LEDC_DUTY_CHNG_END_CH0_INT_ENA_S)
+#define LEDC_DUTY_CHNG_END_CH0_INT_ENA_V  0x00000001U
+#define LEDC_DUTY_CHNG_END_CH0_INT_ENA_S  4
+/** LEDC_DUTY_CHNG_END_CH1_INT_ENA : R/W; bitpos: [5]; default: 0;
+ *  The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH1_INT interrupt.
+ */
+#define LEDC_DUTY_CHNG_END_CH1_INT_ENA    (BIT(5))
+#define LEDC_DUTY_CHNG_END_CH1_INT_ENA_M  (LEDC_DUTY_CHNG_END_CH1_INT_ENA_V << LEDC_DUTY_CHNG_END_CH1_INT_ENA_S)
+#define LEDC_DUTY_CHNG_END_CH1_INT_ENA_V  0x00000001U
+#define LEDC_DUTY_CHNG_END_CH1_INT_ENA_S  5
+/** LEDC_DUTY_CHNG_END_CH2_INT_ENA : R/W; bitpos: [6]; default: 0;
+ *  The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH2_INT interrupt.
+ */
+#define LEDC_DUTY_CHNG_END_CH2_INT_ENA    (BIT(6))
+#define LEDC_DUTY_CHNG_END_CH2_INT_ENA_M  (LEDC_DUTY_CHNG_END_CH2_INT_ENA_V << LEDC_DUTY_CHNG_END_CH2_INT_ENA_S)
+#define LEDC_DUTY_CHNG_END_CH2_INT_ENA_V  0x00000001U
+#define LEDC_DUTY_CHNG_END_CH2_INT_ENA_S  6
+/** LEDC_DUTY_CHNG_END_CH3_INT_ENA : R/W; bitpos: [7]; default: 0;
+ *  The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH3_INT interrupt.
+ */
+#define LEDC_DUTY_CHNG_END_CH3_INT_ENA    (BIT(7))
+#define LEDC_DUTY_CHNG_END_CH3_INT_ENA_M  (LEDC_DUTY_CHNG_END_CH3_INT_ENA_V << LEDC_DUTY_CHNG_END_CH3_INT_ENA_S)
+#define LEDC_DUTY_CHNG_END_CH3_INT_ENA_V  0x00000001U
+#define LEDC_DUTY_CHNG_END_CH3_INT_ENA_S  7
+/** LEDC_DUTY_CHNG_END_CH4_INT_ENA : R/W; bitpos: [8]; default: 0;
+ *  The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH4_INT interrupt.
+ */
+#define LEDC_DUTY_CHNG_END_CH4_INT_ENA    (BIT(8))
+#define LEDC_DUTY_CHNG_END_CH4_INT_ENA_M  (LEDC_DUTY_CHNG_END_CH4_INT_ENA_V << LEDC_DUTY_CHNG_END_CH4_INT_ENA_S)
+#define LEDC_DUTY_CHNG_END_CH4_INT_ENA_V  0x00000001U
+#define LEDC_DUTY_CHNG_END_CH4_INT_ENA_S  8
+/** LEDC_DUTY_CHNG_END_CH5_INT_ENA : R/W; bitpos: [9]; default: 0;
+ *  The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH5_INT interrupt.
+ */
+#define LEDC_DUTY_CHNG_END_CH5_INT_ENA    (BIT(9))
+#define LEDC_DUTY_CHNG_END_CH5_INT_ENA_M  (LEDC_DUTY_CHNG_END_CH5_INT_ENA_V << LEDC_DUTY_CHNG_END_CH5_INT_ENA_S)
+#define LEDC_DUTY_CHNG_END_CH5_INT_ENA_V  0x00000001U
+#define LEDC_DUTY_CHNG_END_CH5_INT_ENA_S  9
+/** LEDC_OVF_CNT_CH0_INT_ENA : R/W; bitpos: [12]; default: 0;
+ *  The interrupt enable bit for the LEDC_OVF_CNT_CH0_INT interrupt.
+ */
+#define LEDC_OVF_CNT_CH0_INT_ENA    (BIT(12))
+#define LEDC_OVF_CNT_CH0_INT_ENA_M  (LEDC_OVF_CNT_CH0_INT_ENA_V << LEDC_OVF_CNT_CH0_INT_ENA_S)
+#define LEDC_OVF_CNT_CH0_INT_ENA_V  0x00000001U
+#define LEDC_OVF_CNT_CH0_INT_ENA_S  12
+/** LEDC_OVF_CNT_CH1_INT_ENA : R/W; bitpos: [13]; default: 0;
+ *  The interrupt enable bit for the LEDC_OVF_CNT_CH1_INT interrupt.
+ */
+#define LEDC_OVF_CNT_CH1_INT_ENA    (BIT(13))
+#define LEDC_OVF_CNT_CH1_INT_ENA_M  (LEDC_OVF_CNT_CH1_INT_ENA_V << LEDC_OVF_CNT_CH1_INT_ENA_S)
+#define LEDC_OVF_CNT_CH1_INT_ENA_V  0x00000001U
+#define LEDC_OVF_CNT_CH1_INT_ENA_S  13
+/** LEDC_OVF_CNT_CH2_INT_ENA : R/W; bitpos: [14]; default: 0;
+ *  The interrupt enable bit for the LEDC_OVF_CNT_CH2_INT interrupt.
+ */
+#define LEDC_OVF_CNT_CH2_INT_ENA    (BIT(14))
+#define LEDC_OVF_CNT_CH2_INT_ENA_M  (LEDC_OVF_CNT_CH2_INT_ENA_V << LEDC_OVF_CNT_CH2_INT_ENA_S)
+#define LEDC_OVF_CNT_CH2_INT_ENA_V  0x00000001U
+#define LEDC_OVF_CNT_CH2_INT_ENA_S  14
+/** LEDC_OVF_CNT_CH3_INT_ENA : R/W; bitpos: [15]; default: 0;
+ *  The interrupt enable bit for the LEDC_OVF_CNT_CH3_INT interrupt.
+ */
+#define LEDC_OVF_CNT_CH3_INT_ENA    (BIT(15))
+#define LEDC_OVF_CNT_CH3_INT_ENA_M  (LEDC_OVF_CNT_CH3_INT_ENA_V << LEDC_OVF_CNT_CH3_INT_ENA_S)
+#define LEDC_OVF_CNT_CH3_INT_ENA_V  0x00000001U
+#define LEDC_OVF_CNT_CH3_INT_ENA_S  15
+/** LEDC_OVF_CNT_CH4_INT_ENA : R/W; bitpos: [16]; default: 0;
+ *  The interrupt enable bit for the LEDC_OVF_CNT_CH4_INT interrupt.
+ */
+#define LEDC_OVF_CNT_CH4_INT_ENA    (BIT(16))
+#define LEDC_OVF_CNT_CH4_INT_ENA_M  (LEDC_OVF_CNT_CH4_INT_ENA_V << LEDC_OVF_CNT_CH4_INT_ENA_S)
+#define LEDC_OVF_CNT_CH4_INT_ENA_V  0x00000001U
+#define LEDC_OVF_CNT_CH4_INT_ENA_S  16
+/** LEDC_OVF_CNT_CH5_INT_ENA : R/W; bitpos: [17]; default: 0;
+ *  The interrupt enable bit for the LEDC_OVF_CNT_CH5_INT interrupt.
+ */
+#define LEDC_OVF_CNT_CH5_INT_ENA    (BIT(17))
+#define LEDC_OVF_CNT_CH5_INT_ENA_M  (LEDC_OVF_CNT_CH5_INT_ENA_V << LEDC_OVF_CNT_CH5_INT_ENA_S)
+#define LEDC_OVF_CNT_CH5_INT_ENA_V  0x00000001U
+#define LEDC_OVF_CNT_CH5_INT_ENA_S  17
+
+/** LEDC_INT_CLR_REG register
+ *  Interrupt clear bits
+ */
+#define LEDC_INT_CLR_REG (DR_REG_LEDC_BASE + 0xcc)
+/** LEDC_TIMER0_OVF_INT_CLR : WT; bitpos: [0]; default: 0;
+ *  Set this bit to clear the LEDC_TIMER0_OVF_INT interrupt.
+ */
+#define LEDC_TIMER0_OVF_INT_CLR    (BIT(0))
+#define LEDC_TIMER0_OVF_INT_CLR_M  (LEDC_TIMER0_OVF_INT_CLR_V << LEDC_TIMER0_OVF_INT_CLR_S)
+#define LEDC_TIMER0_OVF_INT_CLR_V  0x00000001U
+#define LEDC_TIMER0_OVF_INT_CLR_S  0
+/** LEDC_TIMER1_OVF_INT_CLR : WT; bitpos: [1]; default: 0;
+ *  Set this bit to clear the LEDC_TIMER1_OVF_INT interrupt.
+ */
+#define LEDC_TIMER1_OVF_INT_CLR    (BIT(1))
+#define LEDC_TIMER1_OVF_INT_CLR_M  (LEDC_TIMER1_OVF_INT_CLR_V << LEDC_TIMER1_OVF_INT_CLR_S)
+#define LEDC_TIMER1_OVF_INT_CLR_V  0x00000001U
+#define LEDC_TIMER1_OVF_INT_CLR_S  1
+/** LEDC_TIMER2_OVF_INT_CLR : WT; bitpos: [2]; default: 0;
+ *  Set this bit to clear the LEDC_TIMER2_OVF_INT interrupt.
+ */
+#define LEDC_TIMER2_OVF_INT_CLR    (BIT(2))
+#define LEDC_TIMER2_OVF_INT_CLR_M  (LEDC_TIMER2_OVF_INT_CLR_V << LEDC_TIMER2_OVF_INT_CLR_S)
+#define LEDC_TIMER2_OVF_INT_CLR_V  0x00000001U
+#define LEDC_TIMER2_OVF_INT_CLR_S  2
+/** LEDC_TIMER3_OVF_INT_CLR : WT; bitpos: [3]; default: 0;
+ *  Set this bit to clear the LEDC_TIMER3_OVF_INT interrupt.
+ */
+#define LEDC_TIMER3_OVF_INT_CLR    (BIT(3))
+#define LEDC_TIMER3_OVF_INT_CLR_M  (LEDC_TIMER3_OVF_INT_CLR_V << LEDC_TIMER3_OVF_INT_CLR_S)
+#define LEDC_TIMER3_OVF_INT_CLR_V  0x00000001U
+#define LEDC_TIMER3_OVF_INT_CLR_S  3
+/** LEDC_DUTY_CHNG_END_CH0_INT_CLR : WT; bitpos: [4]; default: 0;
+ *  Set this bit to clear the LEDC_DUTY_CHNG_END_CH0_INT interrupt.
+ */
+#define LEDC_DUTY_CHNG_END_CH0_INT_CLR    (BIT(4))
+#define LEDC_DUTY_CHNG_END_CH0_INT_CLR_M  (LEDC_DUTY_CHNG_END_CH0_INT_CLR_V << LEDC_DUTY_CHNG_END_CH0_INT_CLR_S)
+#define LEDC_DUTY_CHNG_END_CH0_INT_CLR_V  0x00000001U
+#define LEDC_DUTY_CHNG_END_CH0_INT_CLR_S  4
+/** LEDC_DUTY_CHNG_END_CH1_INT_CLR : WT; bitpos: [5]; default: 0;
+ *  Set this bit to clear the LEDC_DUTY_CHNG_END_CH1_INT interrupt.
+ */
+#define LEDC_DUTY_CHNG_END_CH1_INT_CLR    (BIT(5))
+#define LEDC_DUTY_CHNG_END_CH1_INT_CLR_M  (LEDC_DUTY_CHNG_END_CH1_INT_CLR_V << LEDC_DUTY_CHNG_END_CH1_INT_CLR_S)
+#define LEDC_DUTY_CHNG_END_CH1_INT_CLR_V  0x00000001U
+#define LEDC_DUTY_CHNG_END_CH1_INT_CLR_S  5
+/** LEDC_DUTY_CHNG_END_CH2_INT_CLR : WT; bitpos: [6]; default: 0;
+ *  Set this bit to clear the LEDC_DUTY_CHNG_END_CH2_INT interrupt.
+ */
+#define LEDC_DUTY_CHNG_END_CH2_INT_CLR    (BIT(6))
+#define LEDC_DUTY_CHNG_END_CH2_INT_CLR_M  (LEDC_DUTY_CHNG_END_CH2_INT_CLR_V << LEDC_DUTY_CHNG_END_CH2_INT_CLR_S)
+#define LEDC_DUTY_CHNG_END_CH2_INT_CLR_V  0x00000001U
+#define LEDC_DUTY_CHNG_END_CH2_INT_CLR_S  6
+/** LEDC_DUTY_CHNG_END_CH3_INT_CLR : WT; bitpos: [7]; default: 0;
+ *  Set this bit to clear the LEDC_DUTY_CHNG_END_CH3_INT interrupt.
+ */
+#define LEDC_DUTY_CHNG_END_CH3_INT_CLR    (BIT(7))
+#define LEDC_DUTY_CHNG_END_CH3_INT_CLR_M  (LEDC_DUTY_CHNG_END_CH3_INT_CLR_V << LEDC_DUTY_CHNG_END_CH3_INT_CLR_S)
+#define LEDC_DUTY_CHNG_END_CH3_INT_CLR_V  0x00000001U
+#define LEDC_DUTY_CHNG_END_CH3_INT_CLR_S  7
+/** LEDC_DUTY_CHNG_END_CH4_INT_CLR : WT; bitpos: [8]; default: 0;
+ *  Set this bit to clear the LEDC_DUTY_CHNG_END_CH4_INT interrupt.
+ */
+#define LEDC_DUTY_CHNG_END_CH4_INT_CLR    (BIT(8))
+#define LEDC_DUTY_CHNG_END_CH4_INT_CLR_M  (LEDC_DUTY_CHNG_END_CH4_INT_CLR_V << LEDC_DUTY_CHNG_END_CH4_INT_CLR_S)
+#define LEDC_DUTY_CHNG_END_CH4_INT_CLR_V  0x00000001U
+#define LEDC_DUTY_CHNG_END_CH4_INT_CLR_S  8
+/** LEDC_DUTY_CHNG_END_CH5_INT_CLR : WT; bitpos: [9]; default: 0;
+ *  Set this bit to clear the LEDC_DUTY_CHNG_END_CH5_INT interrupt.
+ */
+#define LEDC_DUTY_CHNG_END_CH5_INT_CLR    (BIT(9))
+#define LEDC_DUTY_CHNG_END_CH5_INT_CLR_M  (LEDC_DUTY_CHNG_END_CH5_INT_CLR_V << LEDC_DUTY_CHNG_END_CH5_INT_CLR_S)
+#define LEDC_DUTY_CHNG_END_CH5_INT_CLR_V  0x00000001U
+#define LEDC_DUTY_CHNG_END_CH5_INT_CLR_S  9
+/** LEDC_OVF_CNT_CH0_INT_CLR : WT; bitpos: [12]; default: 0;
+ *  Set this bit to clear the LEDC_OVF_CNT_CH0_INT interrupt.
+ */
+#define LEDC_OVF_CNT_CH0_INT_CLR    (BIT(12))
+#define LEDC_OVF_CNT_CH0_INT_CLR_M  (LEDC_OVF_CNT_CH0_INT_CLR_V << LEDC_OVF_CNT_CH0_INT_CLR_S)
+#define LEDC_OVF_CNT_CH0_INT_CLR_V  0x00000001U
+#define LEDC_OVF_CNT_CH0_INT_CLR_S  12
+/** LEDC_OVF_CNT_CH1_INT_CLR : WT; bitpos: [13]; default: 0;
+ *  Set this bit to clear the LEDC_OVF_CNT_CH1_INT interrupt.
+ */
+#define LEDC_OVF_CNT_CH1_INT_CLR    (BIT(13))
+#define LEDC_OVF_CNT_CH1_INT_CLR_M  (LEDC_OVF_CNT_CH1_INT_CLR_V << LEDC_OVF_CNT_CH1_INT_CLR_S)
+#define LEDC_OVF_CNT_CH1_INT_CLR_V  0x00000001U
+#define LEDC_OVF_CNT_CH1_INT_CLR_S  13
+/** LEDC_OVF_CNT_CH2_INT_CLR : WT; bitpos: [14]; default: 0;
+ *  Set this bit to clear the LEDC_OVF_CNT_CH2_INT interrupt.
+ */
+#define LEDC_OVF_CNT_CH2_INT_CLR    (BIT(14))
+#define LEDC_OVF_CNT_CH2_INT_CLR_M  (LEDC_OVF_CNT_CH2_INT_CLR_V << LEDC_OVF_CNT_CH2_INT_CLR_S)
+#define LEDC_OVF_CNT_CH2_INT_CLR_V  0x00000001U
+#define LEDC_OVF_CNT_CH2_INT_CLR_S  14
+/** LEDC_OVF_CNT_CH3_INT_CLR : WT; bitpos: [15]; default: 0;
+ *  Set this bit to clear the LEDC_OVF_CNT_CH3_INT interrupt.
+ */
+#define LEDC_OVF_CNT_CH3_INT_CLR    (BIT(15))
+#define LEDC_OVF_CNT_CH3_INT_CLR_M  (LEDC_OVF_CNT_CH3_INT_CLR_V << LEDC_OVF_CNT_CH3_INT_CLR_S)
+#define LEDC_OVF_CNT_CH3_INT_CLR_V  0x00000001U
+#define LEDC_OVF_CNT_CH3_INT_CLR_S  15
+/** LEDC_OVF_CNT_CH4_INT_CLR : WT; bitpos: [16]; default: 0;
+ *  Set this bit to clear the LEDC_OVF_CNT_CH4_INT interrupt.
+ */
+#define LEDC_OVF_CNT_CH4_INT_CLR    (BIT(16))
+#define LEDC_OVF_CNT_CH4_INT_CLR_M  (LEDC_OVF_CNT_CH4_INT_CLR_V << LEDC_OVF_CNT_CH4_INT_CLR_S)
+#define LEDC_OVF_CNT_CH4_INT_CLR_V  0x00000001U
+#define LEDC_OVF_CNT_CH4_INT_CLR_S  16
+/** LEDC_OVF_CNT_CH5_INT_CLR : WT; bitpos: [17]; default: 0;
+ *  Set this bit to clear the LEDC_OVF_CNT_CH5_INT interrupt.
+ */
+#define LEDC_OVF_CNT_CH5_INT_CLR    (BIT(17))
+#define LEDC_OVF_CNT_CH5_INT_CLR_M  (LEDC_OVF_CNT_CH5_INT_CLR_V << LEDC_OVF_CNT_CH5_INT_CLR_S)
+#define LEDC_OVF_CNT_CH5_INT_CLR_V  0x00000001U
+#define LEDC_OVF_CNT_CH5_INT_CLR_S  17
+
+/** LEDC_CH0_GAMMA_WR_REG register
+ *  Ledc ch0 gamma ram write register.
+ */
+#define LEDC_CH0_GAMMA_WR_REG (DR_REG_LEDC_BASE + 0x100)
+/** LEDC_CH0_GAMMA_DUTY_INC : R/W; bitpos: [0]; default: 0;
+ *  Ledc ch0 gamma duty inc of current ram write address.This register is used to
+ *  increase or decrease the duty of output signal on channel 0.
+ *
+ *  1: Increase  0: Decrease.
+ */
+#define LEDC_CH0_GAMMA_DUTY_INC    (BIT(0))
+#define LEDC_CH0_GAMMA_DUTY_INC_M  (LEDC_CH0_GAMMA_DUTY_INC_V << LEDC_CH0_GAMMA_DUTY_INC_S)
+#define LEDC_CH0_GAMMA_DUTY_INC_V  0x00000001U
+#define LEDC_CH0_GAMMA_DUTY_INC_S  0
+/** LEDC_CH0_GAMMA_DUTY_CYCLE : R/W; bitpos: [10:1]; default: 0;
+ *  Ledc ch0 gamma duty cycle of current ram write address.The duty will change every
+ *  LEDC_CH0_GAMMA_DUTY_CYCLE on channel 0.
+ */
+#define LEDC_CH0_GAMMA_DUTY_CYCLE    0x000003FFU
+#define LEDC_CH0_GAMMA_DUTY_CYCLE_M  (LEDC_CH0_GAMMA_DUTY_CYCLE_V << LEDC_CH0_GAMMA_DUTY_CYCLE_S)
+#define LEDC_CH0_GAMMA_DUTY_CYCLE_V  0x000003FFU
+#define LEDC_CH0_GAMMA_DUTY_CYCLE_S  1
+/** LEDC_CH0_GAMMA_SCALE : R/W; bitpos: [20:11]; default: 0;
+ *  Ledc ch0 gamma scale of current ram write address.This register is used to
+ *  configure the changing step scale of duty on channel 0.
+ */
+#define LEDC_CH0_GAMMA_SCALE    0x000003FFU
+#define LEDC_CH0_GAMMA_SCALE_M  (LEDC_CH0_GAMMA_SCALE_V << LEDC_CH0_GAMMA_SCALE_S)
+#define LEDC_CH0_GAMMA_SCALE_V  0x000003FFU
+#define LEDC_CH0_GAMMA_SCALE_S  11
+/** LEDC_CH0_GAMMA_DUTY_NUM : R/W; bitpos: [30:21]; default: 0;
+ *  Ledc ch0 gamma duty num of current ram write address.This register is used to
+ *  control the number of times the duty cycle will be changed.
+ */
+#define LEDC_CH0_GAMMA_DUTY_NUM    0x000003FFU
+#define LEDC_CH0_GAMMA_DUTY_NUM_M  (LEDC_CH0_GAMMA_DUTY_NUM_V << LEDC_CH0_GAMMA_DUTY_NUM_S)
+#define LEDC_CH0_GAMMA_DUTY_NUM_V  0x000003FFU
+#define LEDC_CH0_GAMMA_DUTY_NUM_S  21
+
+/** LEDC_CH0_GAMMA_WR_ADDR_REG register
+ *  Ledc ch0 gamma ram write address register.
+ */
+#define LEDC_CH0_GAMMA_WR_ADDR_REG (DR_REG_LEDC_BASE + 0x104)
+/** LEDC_CH0_GAMMA_WR_ADDR : R/W; bitpos: [3:0]; default: 0;
+ *  Ledc ch0 gamma ram write address.
+ */
+#define LEDC_CH0_GAMMA_WR_ADDR    0x0000000FU
+#define LEDC_CH0_GAMMA_WR_ADDR_M  (LEDC_CH0_GAMMA_WR_ADDR_V << LEDC_CH0_GAMMA_WR_ADDR_S)
+#define LEDC_CH0_GAMMA_WR_ADDR_V  0x0000000FU
+#define LEDC_CH0_GAMMA_WR_ADDR_S  0
+
+/** LEDC_CH0_GAMMA_RD_ADDR_REG register
+ *  Ledc ch0 gamma ram read address register.
+ */
+#define LEDC_CH0_GAMMA_RD_ADDR_REG (DR_REG_LEDC_BASE + 0x108)
+/** LEDC_CH0_GAMMA_RD_ADDR : R/W; bitpos: [3:0]; default: 0;
+ *  Ledc ch0 gamma ram read address.
+ */
+#define LEDC_CH0_GAMMA_RD_ADDR    0x0000000FU
+#define LEDC_CH0_GAMMA_RD_ADDR_M  (LEDC_CH0_GAMMA_RD_ADDR_V << LEDC_CH0_GAMMA_RD_ADDR_S)
+#define LEDC_CH0_GAMMA_RD_ADDR_V  0x0000000FU
+#define LEDC_CH0_GAMMA_RD_ADDR_S  0
+
+/** LEDC_CH0_GAMMA_RD_DATA_REG register
+ *  Ledc ch0 gamma ram read data register.
+ */
+#define LEDC_CH0_GAMMA_RD_DATA_REG (DR_REG_LEDC_BASE + 0x10c)
+/** LEDC_CH0_GAMMA_RD_DATA : RO; bitpos: [30:0]; default: 0;
+ *  Ledc ch0 gamma ram read data.
+ */
+#define LEDC_CH0_GAMMA_RD_DATA    0x7FFFFFFFU
+#define LEDC_CH0_GAMMA_RD_DATA_M  (LEDC_CH0_GAMMA_RD_DATA_V << LEDC_CH0_GAMMA_RD_DATA_S)
+#define LEDC_CH0_GAMMA_RD_DATA_V  0x7FFFFFFFU
+#define LEDC_CH0_GAMMA_RD_DATA_S  0
+
+/** LEDC_CH1_GAMMA_WR_REG register
+ *  Ledc ch1 gamma ram write register.
+ */
+#define LEDC_CH1_GAMMA_WR_REG (DR_REG_LEDC_BASE + 0x110)
+/** LEDC_CH1_GAMMA_DUTY_INC : R/W; bitpos: [0]; default: 0;
+ *  Ledc ch1 gamma duty inc of current ram write address.This register is used to
+ *  increase or decrease the duty of output signal on channel 1.
+ *
+ *  1: Increase  0: Decrease.
+ */
+#define LEDC_CH1_GAMMA_DUTY_INC    (BIT(0))
+#define LEDC_CH1_GAMMA_DUTY_INC_M  (LEDC_CH1_GAMMA_DUTY_INC_V << LEDC_CH1_GAMMA_DUTY_INC_S)
+#define LEDC_CH1_GAMMA_DUTY_INC_V  0x00000001U
+#define LEDC_CH1_GAMMA_DUTY_INC_S  0
+/** LEDC_CH1_GAMMA_DUTY_CYCLE : R/W; bitpos: [10:1]; default: 0;
+ *  Ledc ch1 gamma duty cycle of current ram write address.The duty will change every
+ *  LEDC_CH1_GAMMA_DUTY_CYCLE on channel 1.
+ */
+#define LEDC_CH1_GAMMA_DUTY_CYCLE    0x000003FFU
+#define LEDC_CH1_GAMMA_DUTY_CYCLE_M  (LEDC_CH1_GAMMA_DUTY_CYCLE_V << LEDC_CH1_GAMMA_DUTY_CYCLE_S)
+#define LEDC_CH1_GAMMA_DUTY_CYCLE_V  0x000003FFU
+#define LEDC_CH1_GAMMA_DUTY_CYCLE_S  1
+/** LEDC_CH1_GAMMA_SCALE : R/W; bitpos: [20:11]; default: 0;
+ *  Ledc ch1 gamma scale of current ram write address.This register is used to
+ *  configure the changing step scale of duty on channel 1.
+ */
+#define LEDC_CH1_GAMMA_SCALE    0x000003FFU
+#define LEDC_CH1_GAMMA_SCALE_M  (LEDC_CH1_GAMMA_SCALE_V << LEDC_CH1_GAMMA_SCALE_S)
+#define LEDC_CH1_GAMMA_SCALE_V  0x000003FFU
+#define LEDC_CH1_GAMMA_SCALE_S  11
+/** LEDC_CH1_GAMMA_DUTY_NUM : R/W; bitpos: [30:21]; default: 0;
+ *  Ledc ch1 gamma duty num of current ram write address.This register is used to
+ *  control the number of times the duty cycle will be changed.
+ */
+#define LEDC_CH1_GAMMA_DUTY_NUM    0x000003FFU
+#define LEDC_CH1_GAMMA_DUTY_NUM_M  (LEDC_CH1_GAMMA_DUTY_NUM_V << LEDC_CH1_GAMMA_DUTY_NUM_S)
+#define LEDC_CH1_GAMMA_DUTY_NUM_V  0x000003FFU
+#define LEDC_CH1_GAMMA_DUTY_NUM_S  21
+
+/** LEDC_CH1_GAMMA_WR_ADDR_REG register
+ *  Ledc ch1 gamma ram write address register.
+ */
+#define LEDC_CH1_GAMMA_WR_ADDR_REG (DR_REG_LEDC_BASE + 0x114)
+/** LEDC_CH1_GAMMA_WR_ADDR : R/W; bitpos: [3:0]; default: 0;
+ *  Ledc ch1 gamma ram write address.
+ */
+#define LEDC_CH1_GAMMA_WR_ADDR    0x0000000FU
+#define LEDC_CH1_GAMMA_WR_ADDR_M  (LEDC_CH1_GAMMA_WR_ADDR_V << LEDC_CH1_GAMMA_WR_ADDR_S)
+#define LEDC_CH1_GAMMA_WR_ADDR_V  0x0000000FU
+#define LEDC_CH1_GAMMA_WR_ADDR_S  0
+
+/** LEDC_CH1_GAMMA_RD_ADDR_REG register
+ *  Ledc ch1 gamma ram read address register.
+ */
+#define LEDC_CH1_GAMMA_RD_ADDR_REG (DR_REG_LEDC_BASE + 0x118)
+/** LEDC_CH1_GAMMA_RD_ADDR : R/W; bitpos: [3:0]; default: 0;
+ *  Ledc ch1 gamma ram read address.
+ */
+#define LEDC_CH1_GAMMA_RD_ADDR    0x0000000FU
+#define LEDC_CH1_GAMMA_RD_ADDR_M  (LEDC_CH1_GAMMA_RD_ADDR_V << LEDC_CH1_GAMMA_RD_ADDR_S)
+#define LEDC_CH1_GAMMA_RD_ADDR_V  0x0000000FU
+#define LEDC_CH1_GAMMA_RD_ADDR_S  0
+
+/** LEDC_CH1_GAMMA_RD_DATA_REG register
+ *  Ledc ch1 gamma ram read data register.
+ */
+#define LEDC_CH1_GAMMA_RD_DATA_REG (DR_REG_LEDC_BASE + 0x11c)
+/** LEDC_CH1_GAMMA_RD_DATA : RO; bitpos: [30:0]; default: 0;
+ *  Ledc ch1 gamma ram read data.
+ */
+#define LEDC_CH1_GAMMA_RD_DATA    0x7FFFFFFFU
+#define LEDC_CH1_GAMMA_RD_DATA_M  (LEDC_CH1_GAMMA_RD_DATA_V << LEDC_CH1_GAMMA_RD_DATA_S)
+#define LEDC_CH1_GAMMA_RD_DATA_V  0x7FFFFFFFU
+#define LEDC_CH1_GAMMA_RD_DATA_S  0
+
+/** LEDC_CH2_GAMMA_WR_REG register
+ *  Ledc ch2 gamma ram write register.
+ */
+#define LEDC_CH2_GAMMA_WR_REG (DR_REG_LEDC_BASE + 0x120)
+/** LEDC_CH2_GAMMA_DUTY_INC : R/W; bitpos: [0]; default: 0;
+ *  Ledc ch2 gamma duty inc of current ram write address.This register is used to
+ *  increase or decrease the duty of output signal on channel 2.
+ *
+ *  1: Increase  0: Decrease.
+ */
+#define LEDC_CH2_GAMMA_DUTY_INC    (BIT(0))
+#define LEDC_CH2_GAMMA_DUTY_INC_M  (LEDC_CH2_GAMMA_DUTY_INC_V << LEDC_CH2_GAMMA_DUTY_INC_S)
+#define LEDC_CH2_GAMMA_DUTY_INC_V  0x00000001U
+#define LEDC_CH2_GAMMA_DUTY_INC_S  0
+/** LEDC_CH2_GAMMA_DUTY_CYCLE : R/W; bitpos: [10:1]; default: 0;
+ *  Ledc ch2 gamma duty cycle of current ram write address.The duty will change every
+ *  LEDC_CH2_GAMMA_DUTY_CYCLE on channel 2.
+ */
+#define LEDC_CH2_GAMMA_DUTY_CYCLE    0x000003FFU
+#define LEDC_CH2_GAMMA_DUTY_CYCLE_M  (LEDC_CH2_GAMMA_DUTY_CYCLE_V << LEDC_CH2_GAMMA_DUTY_CYCLE_S)
+#define LEDC_CH2_GAMMA_DUTY_CYCLE_V  0x000003FFU
+#define LEDC_CH2_GAMMA_DUTY_CYCLE_S  1
+/** LEDC_CH2_GAMMA_SCALE : R/W; bitpos: [20:11]; default: 0;
+ *  Ledc ch2 gamma scale of current ram write address.This register is used to
+ *  configure the changing step scale of duty on channel 2.
+ */
+#define LEDC_CH2_GAMMA_SCALE    0x000003FFU
+#define LEDC_CH2_GAMMA_SCALE_M  (LEDC_CH2_GAMMA_SCALE_V << LEDC_CH2_GAMMA_SCALE_S)
+#define LEDC_CH2_GAMMA_SCALE_V  0x000003FFU
+#define LEDC_CH2_GAMMA_SCALE_S  11
+/** LEDC_CH2_GAMMA_DUTY_NUM : R/W; bitpos: [30:21]; default: 0;
+ *  Ledc ch2 gamma duty num of current ram write address.This register is used to
+ *  control the number of times the duty cycle will be changed.
+ */
+#define LEDC_CH2_GAMMA_DUTY_NUM    0x000003FFU
+#define LEDC_CH2_GAMMA_DUTY_NUM_M  (LEDC_CH2_GAMMA_DUTY_NUM_V << LEDC_CH2_GAMMA_DUTY_NUM_S)
+#define LEDC_CH2_GAMMA_DUTY_NUM_V  0x000003FFU
+#define LEDC_CH2_GAMMA_DUTY_NUM_S  21
+
+/** LEDC_CH2_GAMMA_WR_ADDR_REG register
+ *  Ledc ch2 gamma ram write address register.
+ */
+#define LEDC_CH2_GAMMA_WR_ADDR_REG (DR_REG_LEDC_BASE + 0x124)
+/** LEDC_CH2_GAMMA_WR_ADDR : R/W; bitpos: [3:0]; default: 0;
+ *  Ledc ch2 gamma ram write address.
+ */
+#define LEDC_CH2_GAMMA_WR_ADDR    0x0000000FU
+#define LEDC_CH2_GAMMA_WR_ADDR_M  (LEDC_CH2_GAMMA_WR_ADDR_V << LEDC_CH2_GAMMA_WR_ADDR_S)
+#define LEDC_CH2_GAMMA_WR_ADDR_V  0x0000000FU
+#define LEDC_CH2_GAMMA_WR_ADDR_S  0
+
+/** LEDC_CH2_GAMMA_RD_ADDR_REG register
+ *  Ledc ch2 gamma ram read address register.
+ */
+#define LEDC_CH2_GAMMA_RD_ADDR_REG (DR_REG_LEDC_BASE + 0x128)
+/** LEDC_CH2_GAMMA_RD_ADDR : R/W; bitpos: [3:0]; default: 0;
+ *  Ledc ch2 gamma ram read address.
+ */
+#define LEDC_CH2_GAMMA_RD_ADDR    0x0000000FU
+#define LEDC_CH2_GAMMA_RD_ADDR_M  (LEDC_CH2_GAMMA_RD_ADDR_V << LEDC_CH2_GAMMA_RD_ADDR_S)
+#define LEDC_CH2_GAMMA_RD_ADDR_V  0x0000000FU
+#define LEDC_CH2_GAMMA_RD_ADDR_S  0
+
+/** LEDC_CH2_GAMMA_RD_DATA_REG register
+ *  Ledc ch2 gamma ram read data register.
+ */
+#define LEDC_CH2_GAMMA_RD_DATA_REG (DR_REG_LEDC_BASE + 0x12c)
+/** LEDC_CH2_GAMMA_RD_DATA : RO; bitpos: [30:0]; default: 0;
+ *  Ledc ch2 gamma ram read data.
+ */
+#define LEDC_CH2_GAMMA_RD_DATA    0x7FFFFFFFU
+#define LEDC_CH2_GAMMA_RD_DATA_M  (LEDC_CH2_GAMMA_RD_DATA_V << LEDC_CH2_GAMMA_RD_DATA_S)
+#define LEDC_CH2_GAMMA_RD_DATA_V  0x7FFFFFFFU
+#define LEDC_CH2_GAMMA_RD_DATA_S  0
+
+/** LEDC_CH3_GAMMA_WR_REG register
+ *  Ledc ch3 gamma ram write register.
+ */
+#define LEDC_CH3_GAMMA_WR_REG (DR_REG_LEDC_BASE + 0x130)
+/** LEDC_CH3_GAMMA_DUTY_INC : R/W; bitpos: [0]; default: 0;
+ *  Ledc ch3 gamma duty inc of current ram write address.This register is used to
+ *  increase or decrease the duty of output signal on channel 3.
+ *
+ *  1: Increase  0: Decrease.
+ */
+#define LEDC_CH3_GAMMA_DUTY_INC    (BIT(0))
+#define LEDC_CH3_GAMMA_DUTY_INC_M  (LEDC_CH3_GAMMA_DUTY_INC_V << LEDC_CH3_GAMMA_DUTY_INC_S)
+#define LEDC_CH3_GAMMA_DUTY_INC_V  0x00000001U
+#define LEDC_CH3_GAMMA_DUTY_INC_S  0
+/** LEDC_CH3_GAMMA_DUTY_CYCLE : R/W; bitpos: [10:1]; default: 0;
+ *  Ledc ch3 gamma duty cycle of current ram write address.The duty will change every
+ *  LEDC_CH3_GAMMA_DUTY_CYCLE on channel 3.
+ */
+#define LEDC_CH3_GAMMA_DUTY_CYCLE    0x000003FFU
+#define LEDC_CH3_GAMMA_DUTY_CYCLE_M  (LEDC_CH3_GAMMA_DUTY_CYCLE_V << LEDC_CH3_GAMMA_DUTY_CYCLE_S)
+#define LEDC_CH3_GAMMA_DUTY_CYCLE_V  0x000003FFU
+#define LEDC_CH3_GAMMA_DUTY_CYCLE_S  1
+/** LEDC_CH3_GAMMA_SCALE : R/W; bitpos: [20:11]; default: 0;
+ *  Ledc ch3 gamma scale of current ram write address.This register is used to
+ *  configure the changing step scale of duty on channel 3.
+ */
+#define LEDC_CH3_GAMMA_SCALE    0x000003FFU
+#define LEDC_CH3_GAMMA_SCALE_M  (LEDC_CH3_GAMMA_SCALE_V << LEDC_CH3_GAMMA_SCALE_S)
+#define LEDC_CH3_GAMMA_SCALE_V  0x000003FFU
+#define LEDC_CH3_GAMMA_SCALE_S  11
+/** LEDC_CH3_GAMMA_DUTY_NUM : R/W; bitpos: [30:21]; default: 0;
+ *  Ledc ch3 gamma duty num of current ram write address.This register is used to
+ *  control the number of times the duty cycle will be changed.
+ */
+#define LEDC_CH3_GAMMA_DUTY_NUM    0x000003FFU
+#define LEDC_CH3_GAMMA_DUTY_NUM_M  (LEDC_CH3_GAMMA_DUTY_NUM_V << LEDC_CH3_GAMMA_DUTY_NUM_S)
+#define LEDC_CH3_GAMMA_DUTY_NUM_V  0x000003FFU
+#define LEDC_CH3_GAMMA_DUTY_NUM_S  21
+
+/** LEDC_CH3_GAMMA_WR_ADDR_REG register
+ *  Ledc ch3 gamma ram write address register.
+ */
+#define LEDC_CH3_GAMMA_WR_ADDR_REG (DR_REG_LEDC_BASE + 0x134)
+/** LEDC_CH3_GAMMA_WR_ADDR : R/W; bitpos: [3:0]; default: 0;
+ *  Ledc ch3 gamma ram write address.
+ */
+#define LEDC_CH3_GAMMA_WR_ADDR    0x0000000FU
+#define LEDC_CH3_GAMMA_WR_ADDR_M  (LEDC_CH3_GAMMA_WR_ADDR_V << LEDC_CH3_GAMMA_WR_ADDR_S)
+#define LEDC_CH3_GAMMA_WR_ADDR_V  0x0000000FU
+#define LEDC_CH3_GAMMA_WR_ADDR_S  0
+
+/** LEDC_CH3_GAMMA_RD_ADDR_REG register
+ *  Ledc ch3 gamma ram read address register.
+ */
+#define LEDC_CH3_GAMMA_RD_ADDR_REG (DR_REG_LEDC_BASE + 0x138)
+/** LEDC_CH3_GAMMA_RD_ADDR : R/W; bitpos: [3:0]; default: 0;
+ *  Ledc ch3 gamma ram read address.
+ */
+#define LEDC_CH3_GAMMA_RD_ADDR    0x0000000FU
+#define LEDC_CH3_GAMMA_RD_ADDR_M  (LEDC_CH3_GAMMA_RD_ADDR_V << LEDC_CH3_GAMMA_RD_ADDR_S)
+#define LEDC_CH3_GAMMA_RD_ADDR_V  0x0000000FU
+#define LEDC_CH3_GAMMA_RD_ADDR_S  0
+
+/** LEDC_CH3_GAMMA_RD_DATA_REG register
+ *  Ledc ch3 gamma ram read data register.
+ */
+#define LEDC_CH3_GAMMA_RD_DATA_REG (DR_REG_LEDC_BASE + 0x13c)
+/** LEDC_CH3_GAMMA_RD_DATA : RO; bitpos: [30:0]; default: 0;
+ *  Ledc ch3 gamma ram read data.
+ */
+#define LEDC_CH3_GAMMA_RD_DATA    0x7FFFFFFFU
+#define LEDC_CH3_GAMMA_RD_DATA_M  (LEDC_CH3_GAMMA_RD_DATA_V << LEDC_CH3_GAMMA_RD_DATA_S)
+#define LEDC_CH3_GAMMA_RD_DATA_V  0x7FFFFFFFU
+#define LEDC_CH3_GAMMA_RD_DATA_S  0
+
+/** LEDC_CH4_GAMMA_WR_REG register
+ *  Ledc ch4 gamma ram write register.
+ */
+#define LEDC_CH4_GAMMA_WR_REG (DR_REG_LEDC_BASE + 0x140)
+/** LEDC_CH4_GAMMA_DUTY_INC : R/W; bitpos: [0]; default: 0;
+ *  Ledc ch4 gamma duty inc of current ram write address.This register is used to
+ *  increase or decrease the duty of output signal on channel 4.
+ *
+ *  1: Increase  0: Decrease.
+ */
+#define LEDC_CH4_GAMMA_DUTY_INC    (BIT(0))
+#define LEDC_CH4_GAMMA_DUTY_INC_M  (LEDC_CH4_GAMMA_DUTY_INC_V << LEDC_CH4_GAMMA_DUTY_INC_S)
+#define LEDC_CH4_GAMMA_DUTY_INC_V  0x00000001U
+#define LEDC_CH4_GAMMA_DUTY_INC_S  0
+/** LEDC_CH4_GAMMA_DUTY_CYCLE : R/W; bitpos: [10:1]; default: 0;
+ *  Ledc ch4 gamma duty cycle of current ram write address.The duty will change every
+ *  LEDC_CH4_GAMMA_DUTY_CYCLE on channel 4.
+ */
+#define LEDC_CH4_GAMMA_DUTY_CYCLE    0x000003FFU
+#define LEDC_CH4_GAMMA_DUTY_CYCLE_M  (LEDC_CH4_GAMMA_DUTY_CYCLE_V << LEDC_CH4_GAMMA_DUTY_CYCLE_S)
+#define LEDC_CH4_GAMMA_DUTY_CYCLE_V  0x000003FFU
+#define LEDC_CH4_GAMMA_DUTY_CYCLE_S  1
+/** LEDC_CH4_GAMMA_SCALE : R/W; bitpos: [20:11]; default: 0;
+ *  Ledc ch4 gamma scale of current ram write address.This register is used to
+ *  configure the changing step scale of duty on channel 4.
+ */
+#define LEDC_CH4_GAMMA_SCALE    0x000003FFU
+#define LEDC_CH4_GAMMA_SCALE_M  (LEDC_CH4_GAMMA_SCALE_V << LEDC_CH4_GAMMA_SCALE_S)
+#define LEDC_CH4_GAMMA_SCALE_V  0x000003FFU
+#define LEDC_CH4_GAMMA_SCALE_S  11
+/** LEDC_CH4_GAMMA_DUTY_NUM : R/W; bitpos: [30:21]; default: 0;
+ *  Ledc ch4 gamma duty num of current ram write address.This register is used to
+ *  control the number of times the duty cycle will be changed.
+ */
+#define LEDC_CH4_GAMMA_DUTY_NUM    0x000003FFU
+#define LEDC_CH4_GAMMA_DUTY_NUM_M  (LEDC_CH4_GAMMA_DUTY_NUM_V << LEDC_CH4_GAMMA_DUTY_NUM_S)
+#define LEDC_CH4_GAMMA_DUTY_NUM_V  0x000003FFU
+#define LEDC_CH4_GAMMA_DUTY_NUM_S  21
+
+/** LEDC_CH4_GAMMA_WR_ADDR_REG register
+ *  Ledc ch4 gamma ram write address register.
+ */
+#define LEDC_CH4_GAMMA_WR_ADDR_REG (DR_REG_LEDC_BASE + 0x144)
+/** LEDC_CH4_GAMMA_WR_ADDR : R/W; bitpos: [3:0]; default: 0;
+ *  Ledc ch4 gamma ram write address.
+ */
+#define LEDC_CH4_GAMMA_WR_ADDR    0x0000000FU
+#define LEDC_CH4_GAMMA_WR_ADDR_M  (LEDC_CH4_GAMMA_WR_ADDR_V << LEDC_CH4_GAMMA_WR_ADDR_S)
+#define LEDC_CH4_GAMMA_WR_ADDR_V  0x0000000FU
+#define LEDC_CH4_GAMMA_WR_ADDR_S  0
+
+/** LEDC_CH4_GAMMA_RD_ADDR_REG register
+ *  Ledc ch4 gamma ram read address register.
+ */
+#define LEDC_CH4_GAMMA_RD_ADDR_REG (DR_REG_LEDC_BASE + 0x148)
+/** LEDC_CH4_GAMMA_RD_ADDR : R/W; bitpos: [3:0]; default: 0;
+ *  Ledc ch4 gamma ram read address.
+ */
+#define LEDC_CH4_GAMMA_RD_ADDR    0x0000000FU
+#define LEDC_CH4_GAMMA_RD_ADDR_M  (LEDC_CH4_GAMMA_RD_ADDR_V << LEDC_CH4_GAMMA_RD_ADDR_S)
+#define LEDC_CH4_GAMMA_RD_ADDR_V  0x0000000FU
+#define LEDC_CH4_GAMMA_RD_ADDR_S  0
+
+/** LEDC_CH4_GAMMA_RD_DATA_REG register
+ *  Ledc ch4 gamma ram read data register.
+ */
+#define LEDC_CH4_GAMMA_RD_DATA_REG (DR_REG_LEDC_BASE + 0x14c)
+/** LEDC_CH4_GAMMA_RD_DATA : RO; bitpos: [30:0]; default: 0;
+ *  Ledc ch4 gamma ram read data.
+ */
+#define LEDC_CH4_GAMMA_RD_DATA    0x7FFFFFFFU
+#define LEDC_CH4_GAMMA_RD_DATA_M  (LEDC_CH4_GAMMA_RD_DATA_V << LEDC_CH4_GAMMA_RD_DATA_S)
+#define LEDC_CH4_GAMMA_RD_DATA_V  0x7FFFFFFFU
+#define LEDC_CH4_GAMMA_RD_DATA_S  0
+
+/** LEDC_CH5_GAMMA_WR_REG register
+ *  Ledc ch5 gamma ram write register.
+ */
+#define LEDC_CH5_GAMMA_WR_REG (DR_REG_LEDC_BASE + 0x150)
+/** LEDC_CH5_GAMMA_DUTY_INC : R/W; bitpos: [0]; default: 0;
+ *  Ledc ch5 gamma duty inc of current ram write address.This register is used to
+ *  increase or decrease the duty of output signal on channel 5.
+ *
+ *  1: Increase  0: Decrease.
+ */
+#define LEDC_CH5_GAMMA_DUTY_INC    (BIT(0))
+#define LEDC_CH5_GAMMA_DUTY_INC_M  (LEDC_CH5_GAMMA_DUTY_INC_V << LEDC_CH5_GAMMA_DUTY_INC_S)
+#define LEDC_CH5_GAMMA_DUTY_INC_V  0x00000001U
+#define LEDC_CH5_GAMMA_DUTY_INC_S  0
+/** LEDC_CH5_GAMMA_DUTY_CYCLE : R/W; bitpos: [10:1]; default: 0;
+ *  Ledc ch5 gamma duty cycle of current ram write address.The duty will change every
+ *  LEDC_CH5_GAMMA_DUTY_CYCLE on channel 5.
+ */
+#define LEDC_CH5_GAMMA_DUTY_CYCLE    0x000003FFU
+#define LEDC_CH5_GAMMA_DUTY_CYCLE_M  (LEDC_CH5_GAMMA_DUTY_CYCLE_V << LEDC_CH5_GAMMA_DUTY_CYCLE_S)
+#define LEDC_CH5_GAMMA_DUTY_CYCLE_V  0x000003FFU
+#define LEDC_CH5_GAMMA_DUTY_CYCLE_S  1
+/** LEDC_CH5_GAMMA_SCALE : R/W; bitpos: [20:11]; default: 0;
+ *  Ledc ch5 gamma scale of current ram write address.This register is used to
+ *  configure the changing step scale of duty on channel 5.
+ */
+#define LEDC_CH5_GAMMA_SCALE    0x000003FFU
+#define LEDC_CH5_GAMMA_SCALE_M  (LEDC_CH5_GAMMA_SCALE_V << LEDC_CH5_GAMMA_SCALE_S)
+#define LEDC_CH5_GAMMA_SCALE_V  0x000003FFU
+#define LEDC_CH5_GAMMA_SCALE_S  11
+/** LEDC_CH5_GAMMA_DUTY_NUM : R/W; bitpos: [30:21]; default: 0;
+ *  Ledc ch5 gamma duty num of current ram write address.This register is used to
+ *  control the number of times the duty cycle will be changed.
+ */
+#define LEDC_CH5_GAMMA_DUTY_NUM    0x000003FFU
+#define LEDC_CH5_GAMMA_DUTY_NUM_M  (LEDC_CH5_GAMMA_DUTY_NUM_V << LEDC_CH5_GAMMA_DUTY_NUM_S)
+#define LEDC_CH5_GAMMA_DUTY_NUM_V  0x000003FFU
+#define LEDC_CH5_GAMMA_DUTY_NUM_S  21
+
+/** LEDC_CH5_GAMMA_WR_ADDR_REG register
+ *  Ledc ch5 gamma ram write address register.
+ */
+#define LEDC_CH5_GAMMA_WR_ADDR_REG (DR_REG_LEDC_BASE + 0x154)
+/** LEDC_CH5_GAMMA_WR_ADDR : R/W; bitpos: [3:0]; default: 0;
+ *  Ledc ch5 gamma ram write address.
+ */
+#define LEDC_CH5_GAMMA_WR_ADDR    0x0000000FU
+#define LEDC_CH5_GAMMA_WR_ADDR_M  (LEDC_CH5_GAMMA_WR_ADDR_V << LEDC_CH5_GAMMA_WR_ADDR_S)
+#define LEDC_CH5_GAMMA_WR_ADDR_V  0x0000000FU
+#define LEDC_CH5_GAMMA_WR_ADDR_S  0
+
+/** LEDC_CH5_GAMMA_RD_ADDR_REG register
+ *  Ledc ch5 gamma ram read address register.
+ */
+#define LEDC_CH5_GAMMA_RD_ADDR_REG (DR_REG_LEDC_BASE + 0x158)
+/** LEDC_CH5_GAMMA_RD_ADDR : R/W; bitpos: [3:0]; default: 0;
+ *  Ledc ch5 gamma ram read address.
+ */
+#define LEDC_CH5_GAMMA_RD_ADDR    0x0000000FU
+#define LEDC_CH5_GAMMA_RD_ADDR_M  (LEDC_CH5_GAMMA_RD_ADDR_V << LEDC_CH5_GAMMA_RD_ADDR_S)
+#define LEDC_CH5_GAMMA_RD_ADDR_V  0x0000000FU
+#define LEDC_CH5_GAMMA_RD_ADDR_S  0
+
+/** LEDC_CH5_GAMMA_RD_DATA_REG register
+ *  Ledc ch5 gamma ram read data register.
+ */
+#define LEDC_CH5_GAMMA_RD_DATA_REG (DR_REG_LEDC_BASE + 0x15c)
+/** LEDC_CH5_GAMMA_RD_DATA : RO; bitpos: [30:0]; default: 0;
+ *  Ledc ch5 gamma ram read data.
+ */
+#define LEDC_CH5_GAMMA_RD_DATA    0x7FFFFFFFU
+#define LEDC_CH5_GAMMA_RD_DATA_M  (LEDC_CH5_GAMMA_RD_DATA_V << LEDC_CH5_GAMMA_RD_DATA_S)
+#define LEDC_CH5_GAMMA_RD_DATA_V  0x7FFFFFFFU
+#define LEDC_CH5_GAMMA_RD_DATA_S  0
+
+/** LEDC_CH0_GAMMA_CONF_REG register
+ *  Ledc ch0 gamma config register.
+ */
+#define LEDC_CH0_GAMMA_CONF_REG (DR_REG_LEDC_BASE + 0x180)
+/** LEDC_CH0_GAMMA_ENTRY_NUM : R/W; bitpos: [4:0]; default: 0;
+ *  Ledc ch0 gamma entry num.
+ */
+#define LEDC_CH0_GAMMA_ENTRY_NUM    0x0000001FU
+#define LEDC_CH0_GAMMA_ENTRY_NUM_M  (LEDC_CH0_GAMMA_ENTRY_NUM_V << LEDC_CH0_GAMMA_ENTRY_NUM_S)
+#define LEDC_CH0_GAMMA_ENTRY_NUM_V  0x0000001FU
+#define LEDC_CH0_GAMMA_ENTRY_NUM_S  0
+/** LEDC_CH0_GAMMA_PAUSE : WT; bitpos: [5]; default: 0;
+ *  Ledc ch0 gamma pause, write 1 to pause.
+ */
+#define LEDC_CH0_GAMMA_PAUSE    (BIT(5))
+#define LEDC_CH0_GAMMA_PAUSE_M  (LEDC_CH0_GAMMA_PAUSE_V << LEDC_CH0_GAMMA_PAUSE_S)
+#define LEDC_CH0_GAMMA_PAUSE_V  0x00000001U
+#define LEDC_CH0_GAMMA_PAUSE_S  5
+/** LEDC_CH0_GAMMA_RESUME : WT; bitpos: [6]; default: 0;
+ *  Ledc ch0 gamma resume, write 1 to resume.
+ */
+#define LEDC_CH0_GAMMA_RESUME    (BIT(6))
+#define LEDC_CH0_GAMMA_RESUME_M  (LEDC_CH0_GAMMA_RESUME_V << LEDC_CH0_GAMMA_RESUME_S)
+#define LEDC_CH0_GAMMA_RESUME_V  0x00000001U
+#define LEDC_CH0_GAMMA_RESUME_S  6
+
+/** LEDC_CH1_GAMMA_CONF_REG register
+ *  Ledc ch1 gamma config register.
+ */
+#define LEDC_CH1_GAMMA_CONF_REG (DR_REG_LEDC_BASE + 0x184)
+/** LEDC_CH1_GAMMA_ENTRY_NUM : R/W; bitpos: [4:0]; default: 0;
+ *  Ledc ch1 gamma entry num.
+ */
+#define LEDC_CH1_GAMMA_ENTRY_NUM    0x0000001FU
+#define LEDC_CH1_GAMMA_ENTRY_NUM_M  (LEDC_CH1_GAMMA_ENTRY_NUM_V << LEDC_CH1_GAMMA_ENTRY_NUM_S)
+#define LEDC_CH1_GAMMA_ENTRY_NUM_V  0x0000001FU
+#define LEDC_CH1_GAMMA_ENTRY_NUM_S  0
+/** LEDC_CH1_GAMMA_PAUSE : WT; bitpos: [5]; default: 0;
+ *  Ledc ch1 gamma pause, write 1 to pause.
+ */
+#define LEDC_CH1_GAMMA_PAUSE    (BIT(5))
+#define LEDC_CH1_GAMMA_PAUSE_M  (LEDC_CH1_GAMMA_PAUSE_V << LEDC_CH1_GAMMA_PAUSE_S)
+#define LEDC_CH1_GAMMA_PAUSE_V  0x00000001U
+#define LEDC_CH1_GAMMA_PAUSE_S  5
+/** LEDC_CH1_GAMMA_RESUME : WT; bitpos: [6]; default: 0;
+ *  Ledc ch1 gamma resume, write 1 to resume.
+ */
+#define LEDC_CH1_GAMMA_RESUME    (BIT(6))
+#define LEDC_CH1_GAMMA_RESUME_M  (LEDC_CH1_GAMMA_RESUME_V << LEDC_CH1_GAMMA_RESUME_S)
+#define LEDC_CH1_GAMMA_RESUME_V  0x00000001U
+#define LEDC_CH1_GAMMA_RESUME_S  6
+
+/** LEDC_CH2_GAMMA_CONF_REG register
+ *  Ledc ch2 gamma config register.
+ */
+#define LEDC_CH2_GAMMA_CONF_REG (DR_REG_LEDC_BASE + 0x188)
+/** LEDC_CH2_GAMMA_ENTRY_NUM : R/W; bitpos: [4:0]; default: 0;
+ *  Ledc ch2 gamma entry num.
+ */
+#define LEDC_CH2_GAMMA_ENTRY_NUM    0x0000001FU
+#define LEDC_CH2_GAMMA_ENTRY_NUM_M  (LEDC_CH2_GAMMA_ENTRY_NUM_V << LEDC_CH2_GAMMA_ENTRY_NUM_S)
+#define LEDC_CH2_GAMMA_ENTRY_NUM_V  0x0000001FU
+#define LEDC_CH2_GAMMA_ENTRY_NUM_S  0
+/** LEDC_CH2_GAMMA_PAUSE : WT; bitpos: [5]; default: 0;
+ *  Ledc ch2 gamma pause, write 1 to pause.
+ */
+#define LEDC_CH2_GAMMA_PAUSE    (BIT(5))
+#define LEDC_CH2_GAMMA_PAUSE_M  (LEDC_CH2_GAMMA_PAUSE_V << LEDC_CH2_GAMMA_PAUSE_S)
+#define LEDC_CH2_GAMMA_PAUSE_V  0x00000001U
+#define LEDC_CH2_GAMMA_PAUSE_S  5
+/** LEDC_CH2_GAMMA_RESUME : WT; bitpos: [6]; default: 0;
+ *  Ledc ch2 gamma resume, write 1 to resume.
+ */
+#define LEDC_CH2_GAMMA_RESUME    (BIT(6))
+#define LEDC_CH2_GAMMA_RESUME_M  (LEDC_CH2_GAMMA_RESUME_V << LEDC_CH2_GAMMA_RESUME_S)
+#define LEDC_CH2_GAMMA_RESUME_V  0x00000001U
+#define LEDC_CH2_GAMMA_RESUME_S  6
+
+/** LEDC_CH3_GAMMA_CONF_REG register
+ *  Ledc ch3 gamma config register.
+ */
+#define LEDC_CH3_GAMMA_CONF_REG (DR_REG_LEDC_BASE + 0x18c)
+/** LEDC_CH3_GAMMA_ENTRY_NUM : R/W; bitpos: [4:0]; default: 0;
+ *  Ledc ch3 gamma entry num.
+ */
+#define LEDC_CH3_GAMMA_ENTRY_NUM    0x0000001FU
+#define LEDC_CH3_GAMMA_ENTRY_NUM_M  (LEDC_CH3_GAMMA_ENTRY_NUM_V << LEDC_CH3_GAMMA_ENTRY_NUM_S)
+#define LEDC_CH3_GAMMA_ENTRY_NUM_V  0x0000001FU
+#define LEDC_CH3_GAMMA_ENTRY_NUM_S  0
+/** LEDC_CH3_GAMMA_PAUSE : WT; bitpos: [5]; default: 0;
+ *  Ledc ch3 gamma pause, write 1 to pause.
+ */
+#define LEDC_CH3_GAMMA_PAUSE    (BIT(5))
+#define LEDC_CH3_GAMMA_PAUSE_M  (LEDC_CH3_GAMMA_PAUSE_V << LEDC_CH3_GAMMA_PAUSE_S)
+#define LEDC_CH3_GAMMA_PAUSE_V  0x00000001U
+#define LEDC_CH3_GAMMA_PAUSE_S  5
+/** LEDC_CH3_GAMMA_RESUME : WT; bitpos: [6]; default: 0;
+ *  Ledc ch3 gamma resume, write 1 to resume.
+ */
+#define LEDC_CH3_GAMMA_RESUME    (BIT(6))
+#define LEDC_CH3_GAMMA_RESUME_M  (LEDC_CH3_GAMMA_RESUME_V << LEDC_CH3_GAMMA_RESUME_S)
+#define LEDC_CH3_GAMMA_RESUME_V  0x00000001U
+#define LEDC_CH3_GAMMA_RESUME_S  6
+
+/** LEDC_CH4_GAMMA_CONF_REG register
+ *  Ledc ch4 gamma config register.
+ */
+#define LEDC_CH4_GAMMA_CONF_REG (DR_REG_LEDC_BASE + 0x190)
+/** LEDC_CH4_GAMMA_ENTRY_NUM : R/W; bitpos: [4:0]; default: 0;
+ *  Ledc ch4 gamma entry num.
+ */
+#define LEDC_CH4_GAMMA_ENTRY_NUM    0x0000001FU
+#define LEDC_CH4_GAMMA_ENTRY_NUM_M  (LEDC_CH4_GAMMA_ENTRY_NUM_V << LEDC_CH4_GAMMA_ENTRY_NUM_S)
+#define LEDC_CH4_GAMMA_ENTRY_NUM_V  0x0000001FU
+#define LEDC_CH4_GAMMA_ENTRY_NUM_S  0
+/** LEDC_CH4_GAMMA_PAUSE : WT; bitpos: [5]; default: 0;
+ *  Ledc ch4 gamma pause, write 1 to pause.
+ */
+#define LEDC_CH4_GAMMA_PAUSE    (BIT(5))
+#define LEDC_CH4_GAMMA_PAUSE_M  (LEDC_CH4_GAMMA_PAUSE_V << LEDC_CH4_GAMMA_PAUSE_S)
+#define LEDC_CH4_GAMMA_PAUSE_V  0x00000001U
+#define LEDC_CH4_GAMMA_PAUSE_S  5
+/** LEDC_CH4_GAMMA_RESUME : WT; bitpos: [6]; default: 0;
+ *  Ledc ch4 gamma resume, write 1 to resume.
+ */
+#define LEDC_CH4_GAMMA_RESUME    (BIT(6))
+#define LEDC_CH4_GAMMA_RESUME_M  (LEDC_CH4_GAMMA_RESUME_V << LEDC_CH4_GAMMA_RESUME_S)
+#define LEDC_CH4_GAMMA_RESUME_V  0x00000001U
+#define LEDC_CH4_GAMMA_RESUME_S  6
+
+/** LEDC_CH5_GAMMA_CONF_REG register
+ *  Ledc ch5 gamma config register.
+ */
+#define LEDC_CH5_GAMMA_CONF_REG (DR_REG_LEDC_BASE + 0x194)
+/** LEDC_CH5_GAMMA_ENTRY_NUM : R/W; bitpos: [4:0]; default: 0;
+ *  Ledc ch5 gamma entry num.
+ */
+#define LEDC_CH5_GAMMA_ENTRY_NUM    0x0000001FU
+#define LEDC_CH5_GAMMA_ENTRY_NUM_M  (LEDC_CH5_GAMMA_ENTRY_NUM_V << LEDC_CH5_GAMMA_ENTRY_NUM_S)
+#define LEDC_CH5_GAMMA_ENTRY_NUM_V  0x0000001FU
+#define LEDC_CH5_GAMMA_ENTRY_NUM_S  0
+/** LEDC_CH5_GAMMA_PAUSE : WT; bitpos: [5]; default: 0;
+ *  Ledc ch5 gamma pause, write 1 to pause.
+ */
+#define LEDC_CH5_GAMMA_PAUSE    (BIT(5))
+#define LEDC_CH5_GAMMA_PAUSE_M  (LEDC_CH5_GAMMA_PAUSE_V << LEDC_CH5_GAMMA_PAUSE_S)
+#define LEDC_CH5_GAMMA_PAUSE_V  0x00000001U
+#define LEDC_CH5_GAMMA_PAUSE_S  5
+/** LEDC_CH5_GAMMA_RESUME : WT; bitpos: [6]; default: 0;
+ *  Ledc ch5 gamma resume, write 1 to resume.
+ */
+#define LEDC_CH5_GAMMA_RESUME    (BIT(6))
+#define LEDC_CH5_GAMMA_RESUME_M  (LEDC_CH5_GAMMA_RESUME_V << LEDC_CH5_GAMMA_RESUME_S)
+#define LEDC_CH5_GAMMA_RESUME_V  0x00000001U
+#define LEDC_CH5_GAMMA_RESUME_S  6
+
+/** LEDC_EVT_TASK_EN0_REG register
+ *  Ledc event task enable bit register0.
+ */
+#define LEDC_EVT_TASK_EN0_REG (DR_REG_LEDC_BASE + 0x1a0)
+/** LEDC_EVT_DUTY_CHNG_END_CH0_EN : R/W; bitpos: [0]; default: 0;
+ *  Ledc ch0 duty change end event enable register, write 1 to enable this event.
+ */
+#define LEDC_EVT_DUTY_CHNG_END_CH0_EN    (BIT(0))
+#define LEDC_EVT_DUTY_CHNG_END_CH0_EN_M  (LEDC_EVT_DUTY_CHNG_END_CH0_EN_V << LEDC_EVT_DUTY_CHNG_END_CH0_EN_S)
+#define LEDC_EVT_DUTY_CHNG_END_CH0_EN_V  0x00000001U
+#define LEDC_EVT_DUTY_CHNG_END_CH0_EN_S  0
+/** LEDC_EVT_DUTY_CHNG_END_CH1_EN : R/W; bitpos: [1]; default: 0;
+ *  Ledc ch1 duty change end event enable register, write 1 to enable this event.
+ */
+#define LEDC_EVT_DUTY_CHNG_END_CH1_EN    (BIT(1))
+#define LEDC_EVT_DUTY_CHNG_END_CH1_EN_M  (LEDC_EVT_DUTY_CHNG_END_CH1_EN_V << LEDC_EVT_DUTY_CHNG_END_CH1_EN_S)
+#define LEDC_EVT_DUTY_CHNG_END_CH1_EN_V  0x00000001U
+#define LEDC_EVT_DUTY_CHNG_END_CH1_EN_S  1
+/** LEDC_EVT_DUTY_CHNG_END_CH2_EN : R/W; bitpos: [2]; default: 0;
+ *  Ledc ch2 duty change end event enable register, write 1 to enable this event.
+ */
+#define LEDC_EVT_DUTY_CHNG_END_CH2_EN    (BIT(2))
+#define LEDC_EVT_DUTY_CHNG_END_CH2_EN_M  (LEDC_EVT_DUTY_CHNG_END_CH2_EN_V << LEDC_EVT_DUTY_CHNG_END_CH2_EN_S)
+#define LEDC_EVT_DUTY_CHNG_END_CH2_EN_V  0x00000001U
+#define LEDC_EVT_DUTY_CHNG_END_CH2_EN_S  2
+/** LEDC_EVT_DUTY_CHNG_END_CH3_EN : R/W; bitpos: [3]; default: 0;
+ *  Ledc ch3 duty change end event enable register, write 1 to enable this event.
+ */
+#define LEDC_EVT_DUTY_CHNG_END_CH3_EN    (BIT(3))
+#define LEDC_EVT_DUTY_CHNG_END_CH3_EN_M  (LEDC_EVT_DUTY_CHNG_END_CH3_EN_V << LEDC_EVT_DUTY_CHNG_END_CH3_EN_S)
+#define LEDC_EVT_DUTY_CHNG_END_CH3_EN_V  0x00000001U
+#define LEDC_EVT_DUTY_CHNG_END_CH3_EN_S  3
+/** LEDC_EVT_DUTY_CHNG_END_CH4_EN : R/W; bitpos: [4]; default: 0;
+ *  Ledc ch4 duty change end event enable register, write 1 to enable this event.
+ */
+#define LEDC_EVT_DUTY_CHNG_END_CH4_EN    (BIT(4))
+#define LEDC_EVT_DUTY_CHNG_END_CH4_EN_M  (LEDC_EVT_DUTY_CHNG_END_CH4_EN_V << LEDC_EVT_DUTY_CHNG_END_CH4_EN_S)
+#define LEDC_EVT_DUTY_CHNG_END_CH4_EN_V  0x00000001U
+#define LEDC_EVT_DUTY_CHNG_END_CH4_EN_S  4
+/** LEDC_EVT_DUTY_CHNG_END_CH5_EN : R/W; bitpos: [5]; default: 0;
+ *  Ledc ch5 duty change end event enable register, write 1 to enable this event.
+ */
+#define LEDC_EVT_DUTY_CHNG_END_CH5_EN    (BIT(5))
+#define LEDC_EVT_DUTY_CHNG_END_CH5_EN_M  (LEDC_EVT_DUTY_CHNG_END_CH5_EN_V << LEDC_EVT_DUTY_CHNG_END_CH5_EN_S)
+#define LEDC_EVT_DUTY_CHNG_END_CH5_EN_V  0x00000001U
+#define LEDC_EVT_DUTY_CHNG_END_CH5_EN_S  5
+/** LEDC_EVT_OVF_CNT_PLS_CH0_EN : R/W; bitpos: [8]; default: 0;
+ *  Ledc ch0 overflow count pulse event enable register, write 1 to enable this event.
+ */
+#define LEDC_EVT_OVF_CNT_PLS_CH0_EN    (BIT(8))
+#define LEDC_EVT_OVF_CNT_PLS_CH0_EN_M  (LEDC_EVT_OVF_CNT_PLS_CH0_EN_V << LEDC_EVT_OVF_CNT_PLS_CH0_EN_S)
+#define LEDC_EVT_OVF_CNT_PLS_CH0_EN_V  0x00000001U
+#define LEDC_EVT_OVF_CNT_PLS_CH0_EN_S  8
+/** LEDC_EVT_OVF_CNT_PLS_CH1_EN : R/W; bitpos: [9]; default: 0;
+ *  Ledc ch1 overflow count pulse event enable register, write 1 to enable this event.
+ */
+#define LEDC_EVT_OVF_CNT_PLS_CH1_EN    (BIT(9))
+#define LEDC_EVT_OVF_CNT_PLS_CH1_EN_M  (LEDC_EVT_OVF_CNT_PLS_CH1_EN_V << LEDC_EVT_OVF_CNT_PLS_CH1_EN_S)
+#define LEDC_EVT_OVF_CNT_PLS_CH1_EN_V  0x00000001U
+#define LEDC_EVT_OVF_CNT_PLS_CH1_EN_S  9
+/** LEDC_EVT_OVF_CNT_PLS_CH2_EN : R/W; bitpos: [10]; default: 0;
+ *  Ledc ch2 overflow count pulse event enable register, write 1 to enable this event.
+ */
+#define LEDC_EVT_OVF_CNT_PLS_CH2_EN    (BIT(10))
+#define LEDC_EVT_OVF_CNT_PLS_CH2_EN_M  (LEDC_EVT_OVF_CNT_PLS_CH2_EN_V << LEDC_EVT_OVF_CNT_PLS_CH2_EN_S)
+#define LEDC_EVT_OVF_CNT_PLS_CH2_EN_V  0x00000001U
+#define LEDC_EVT_OVF_CNT_PLS_CH2_EN_S  10
+/** LEDC_EVT_OVF_CNT_PLS_CH3_EN : R/W; bitpos: [11]; default: 0;
+ *  Ledc ch3 overflow count pulse event enable register, write 1 to enable this event.
+ */
+#define LEDC_EVT_OVF_CNT_PLS_CH3_EN    (BIT(11))
+#define LEDC_EVT_OVF_CNT_PLS_CH3_EN_M  (LEDC_EVT_OVF_CNT_PLS_CH3_EN_V << LEDC_EVT_OVF_CNT_PLS_CH3_EN_S)
+#define LEDC_EVT_OVF_CNT_PLS_CH3_EN_V  0x00000001U
+#define LEDC_EVT_OVF_CNT_PLS_CH3_EN_S  11
+/** LEDC_EVT_OVF_CNT_PLS_CH4_EN : R/W; bitpos: [12]; default: 0;
+ *  Ledc ch4 overflow count pulse event enable register, write 1 to enable this event.
+ */
+#define LEDC_EVT_OVF_CNT_PLS_CH4_EN    (BIT(12))
+#define LEDC_EVT_OVF_CNT_PLS_CH4_EN_M  (LEDC_EVT_OVF_CNT_PLS_CH4_EN_V << LEDC_EVT_OVF_CNT_PLS_CH4_EN_S)
+#define LEDC_EVT_OVF_CNT_PLS_CH4_EN_V  0x00000001U
+#define LEDC_EVT_OVF_CNT_PLS_CH4_EN_S  12
+/** LEDC_EVT_OVF_CNT_PLS_CH5_EN : R/W; bitpos: [13]; default: 0;
+ *  Ledc ch5 overflow count pulse event enable register, write 1 to enable this event.
+ */
+#define LEDC_EVT_OVF_CNT_PLS_CH5_EN    (BIT(13))
+#define LEDC_EVT_OVF_CNT_PLS_CH5_EN_M  (LEDC_EVT_OVF_CNT_PLS_CH5_EN_V << LEDC_EVT_OVF_CNT_PLS_CH5_EN_S)
+#define LEDC_EVT_OVF_CNT_PLS_CH5_EN_V  0x00000001U
+#define LEDC_EVT_OVF_CNT_PLS_CH5_EN_S  13
+/** LEDC_EVT_TIME_OVF_TIMER0_EN : R/W; bitpos: [16]; default: 0;
+ *  Ledc timer0 overflow event enable register, write 1 to enable this event.
+ */
+#define LEDC_EVT_TIME_OVF_TIMER0_EN    (BIT(16))
+#define LEDC_EVT_TIME_OVF_TIMER0_EN_M  (LEDC_EVT_TIME_OVF_TIMER0_EN_V << LEDC_EVT_TIME_OVF_TIMER0_EN_S)
+#define LEDC_EVT_TIME_OVF_TIMER0_EN_V  0x00000001U
+#define LEDC_EVT_TIME_OVF_TIMER0_EN_S  16
+/** LEDC_EVT_TIME_OVF_TIMER1_EN : R/W; bitpos: [17]; default: 0;
+ *  Ledc timer1 overflow event enable register, write 1 to enable this event.
+ */
+#define LEDC_EVT_TIME_OVF_TIMER1_EN    (BIT(17))
+#define LEDC_EVT_TIME_OVF_TIMER1_EN_M  (LEDC_EVT_TIME_OVF_TIMER1_EN_V << LEDC_EVT_TIME_OVF_TIMER1_EN_S)
+#define LEDC_EVT_TIME_OVF_TIMER1_EN_V  0x00000001U
+#define LEDC_EVT_TIME_OVF_TIMER1_EN_S  17
+/** LEDC_EVT_TIME_OVF_TIMER2_EN : R/W; bitpos: [18]; default: 0;
+ *  Ledc timer2 overflow event enable register, write 1 to enable this event.
+ */
+#define LEDC_EVT_TIME_OVF_TIMER2_EN    (BIT(18))
+#define LEDC_EVT_TIME_OVF_TIMER2_EN_M  (LEDC_EVT_TIME_OVF_TIMER2_EN_V << LEDC_EVT_TIME_OVF_TIMER2_EN_S)
+#define LEDC_EVT_TIME_OVF_TIMER2_EN_V  0x00000001U
+#define LEDC_EVT_TIME_OVF_TIMER2_EN_S  18
+/** LEDC_EVT_TIME_OVF_TIMER3_EN : R/W; bitpos: [19]; default: 0;
+ *  Ledc timer3 overflow event enable register, write 1 to enable this event.
+ */
+#define LEDC_EVT_TIME_OVF_TIMER3_EN    (BIT(19))
+#define LEDC_EVT_TIME_OVF_TIMER3_EN_M  (LEDC_EVT_TIME_OVF_TIMER3_EN_V << LEDC_EVT_TIME_OVF_TIMER3_EN_S)
+#define LEDC_EVT_TIME_OVF_TIMER3_EN_V  0x00000001U
+#define LEDC_EVT_TIME_OVF_TIMER3_EN_S  19
+/** LEDC_EVT_TIME0_CMP_EN : R/W; bitpos: [20]; default: 0;
+ *  Ledc timer0 compare event enable register, write 1 to enable this event.
+ */
+#define LEDC_EVT_TIME0_CMP_EN    (BIT(20))
+#define LEDC_EVT_TIME0_CMP_EN_M  (LEDC_EVT_TIME0_CMP_EN_V << LEDC_EVT_TIME0_CMP_EN_S)
+#define LEDC_EVT_TIME0_CMP_EN_V  0x00000001U
+#define LEDC_EVT_TIME0_CMP_EN_S  20
+/** LEDC_EVT_TIME1_CMP_EN : R/W; bitpos: [21]; default: 0;
+ *  Ledc timer1 compare event enable register, write 1 to enable this event.
+ */
+#define LEDC_EVT_TIME1_CMP_EN    (BIT(21))
+#define LEDC_EVT_TIME1_CMP_EN_M  (LEDC_EVT_TIME1_CMP_EN_V << LEDC_EVT_TIME1_CMP_EN_S)
+#define LEDC_EVT_TIME1_CMP_EN_V  0x00000001U
+#define LEDC_EVT_TIME1_CMP_EN_S  21
+/** LEDC_EVT_TIME2_CMP_EN : R/W; bitpos: [22]; default: 0;
+ *  Ledc timer2 compare event enable register, write 1 to enable this event.
+ */
+#define LEDC_EVT_TIME2_CMP_EN    (BIT(22))
+#define LEDC_EVT_TIME2_CMP_EN_M  (LEDC_EVT_TIME2_CMP_EN_V << LEDC_EVT_TIME2_CMP_EN_S)
+#define LEDC_EVT_TIME2_CMP_EN_V  0x00000001U
+#define LEDC_EVT_TIME2_CMP_EN_S  22
+/** LEDC_EVT_TIME3_CMP_EN : R/W; bitpos: [23]; default: 0;
+ *  Ledc timer3 compare event enable register, write 1 to enable this event.
+ */
+#define LEDC_EVT_TIME3_CMP_EN    (BIT(23))
+#define LEDC_EVT_TIME3_CMP_EN_M  (LEDC_EVT_TIME3_CMP_EN_V << LEDC_EVT_TIME3_CMP_EN_S)
+#define LEDC_EVT_TIME3_CMP_EN_V  0x00000001U
+#define LEDC_EVT_TIME3_CMP_EN_S  23
+/** LEDC_TASK_DUTY_SCALE_UPDATE_CH0_EN : R/W; bitpos: [24]; default: 0;
+ *  Ledc ch0 duty scale update task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_DUTY_SCALE_UPDATE_CH0_EN    (BIT(24))
+#define LEDC_TASK_DUTY_SCALE_UPDATE_CH0_EN_M  (LEDC_TASK_DUTY_SCALE_UPDATE_CH0_EN_V << LEDC_TASK_DUTY_SCALE_UPDATE_CH0_EN_S)
+#define LEDC_TASK_DUTY_SCALE_UPDATE_CH0_EN_V  0x00000001U
+#define LEDC_TASK_DUTY_SCALE_UPDATE_CH0_EN_S  24
+/** LEDC_TASK_DUTY_SCALE_UPDATE_CH1_EN : R/W; bitpos: [25]; default: 0;
+ *  Ledc ch1 duty scale update task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_DUTY_SCALE_UPDATE_CH1_EN    (BIT(25))
+#define LEDC_TASK_DUTY_SCALE_UPDATE_CH1_EN_M  (LEDC_TASK_DUTY_SCALE_UPDATE_CH1_EN_V << LEDC_TASK_DUTY_SCALE_UPDATE_CH1_EN_S)
+#define LEDC_TASK_DUTY_SCALE_UPDATE_CH1_EN_V  0x00000001U
+#define LEDC_TASK_DUTY_SCALE_UPDATE_CH1_EN_S  25
+/** LEDC_TASK_DUTY_SCALE_UPDATE_CH2_EN : R/W; bitpos: [26]; default: 0;
+ *  Ledc ch2 duty scale update task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_DUTY_SCALE_UPDATE_CH2_EN    (BIT(26))
+#define LEDC_TASK_DUTY_SCALE_UPDATE_CH2_EN_M  (LEDC_TASK_DUTY_SCALE_UPDATE_CH2_EN_V << LEDC_TASK_DUTY_SCALE_UPDATE_CH2_EN_S)
+#define LEDC_TASK_DUTY_SCALE_UPDATE_CH2_EN_V  0x00000001U
+#define LEDC_TASK_DUTY_SCALE_UPDATE_CH2_EN_S  26
+/** LEDC_TASK_DUTY_SCALE_UPDATE_CH3_EN : R/W; bitpos: [27]; default: 0;
+ *  Ledc ch3 duty scale update task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_DUTY_SCALE_UPDATE_CH3_EN    (BIT(27))
+#define LEDC_TASK_DUTY_SCALE_UPDATE_CH3_EN_M  (LEDC_TASK_DUTY_SCALE_UPDATE_CH3_EN_V << LEDC_TASK_DUTY_SCALE_UPDATE_CH3_EN_S)
+#define LEDC_TASK_DUTY_SCALE_UPDATE_CH3_EN_V  0x00000001U
+#define LEDC_TASK_DUTY_SCALE_UPDATE_CH3_EN_S  27
+/** LEDC_TASK_DUTY_SCALE_UPDATE_CH4_EN : R/W; bitpos: [28]; default: 0;
+ *  Ledc ch4 duty scale update task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_DUTY_SCALE_UPDATE_CH4_EN    (BIT(28))
+#define LEDC_TASK_DUTY_SCALE_UPDATE_CH4_EN_M  (LEDC_TASK_DUTY_SCALE_UPDATE_CH4_EN_V << LEDC_TASK_DUTY_SCALE_UPDATE_CH4_EN_S)
+#define LEDC_TASK_DUTY_SCALE_UPDATE_CH4_EN_V  0x00000001U
+#define LEDC_TASK_DUTY_SCALE_UPDATE_CH4_EN_S  28
+/** LEDC_TASK_DUTY_SCALE_UPDATE_CH5_EN : R/W; bitpos: [29]; default: 0;
+ *  Ledc ch5 duty scale update task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_DUTY_SCALE_UPDATE_CH5_EN    (BIT(29))
+#define LEDC_TASK_DUTY_SCALE_UPDATE_CH5_EN_M  (LEDC_TASK_DUTY_SCALE_UPDATE_CH5_EN_V << LEDC_TASK_DUTY_SCALE_UPDATE_CH5_EN_S)
+#define LEDC_TASK_DUTY_SCALE_UPDATE_CH5_EN_V  0x00000001U
+#define LEDC_TASK_DUTY_SCALE_UPDATE_CH5_EN_S  29
+
+/** LEDC_EVT_TASK_EN1_REG register
+ *  Ledc event task enable bit register1.
+ */
+#define LEDC_EVT_TASK_EN1_REG (DR_REG_LEDC_BASE + 0x1a4)
+/** LEDC_TASK_TIMER0_RES_UPDATE_EN : R/W; bitpos: [0]; default: 0;
+ *  Ledc timer0 res update task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_TIMER0_RES_UPDATE_EN    (BIT(0))
+#define LEDC_TASK_TIMER0_RES_UPDATE_EN_M  (LEDC_TASK_TIMER0_RES_UPDATE_EN_V << LEDC_TASK_TIMER0_RES_UPDATE_EN_S)
+#define LEDC_TASK_TIMER0_RES_UPDATE_EN_V  0x00000001U
+#define LEDC_TASK_TIMER0_RES_UPDATE_EN_S  0
+/** LEDC_TASK_TIMER1_RES_UPDATE_EN : R/W; bitpos: [1]; default: 0;
+ *  Ledc timer1 res update task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_TIMER1_RES_UPDATE_EN    (BIT(1))
+#define LEDC_TASK_TIMER1_RES_UPDATE_EN_M  (LEDC_TASK_TIMER1_RES_UPDATE_EN_V << LEDC_TASK_TIMER1_RES_UPDATE_EN_S)
+#define LEDC_TASK_TIMER1_RES_UPDATE_EN_V  0x00000001U
+#define LEDC_TASK_TIMER1_RES_UPDATE_EN_S  1
+/** LEDC_TASK_TIMER2_RES_UPDATE_EN : R/W; bitpos: [2]; default: 0;
+ *  Ledc timer2 res update task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_TIMER2_RES_UPDATE_EN    (BIT(2))
+#define LEDC_TASK_TIMER2_RES_UPDATE_EN_M  (LEDC_TASK_TIMER2_RES_UPDATE_EN_V << LEDC_TASK_TIMER2_RES_UPDATE_EN_S)
+#define LEDC_TASK_TIMER2_RES_UPDATE_EN_V  0x00000001U
+#define LEDC_TASK_TIMER2_RES_UPDATE_EN_S  2
+/** LEDC_TASK_TIMER3_RES_UPDATE_EN : R/W; bitpos: [3]; default: 0;
+ *  Ledc timer3 res update task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_TIMER3_RES_UPDATE_EN    (BIT(3))
+#define LEDC_TASK_TIMER3_RES_UPDATE_EN_M  (LEDC_TASK_TIMER3_RES_UPDATE_EN_V << LEDC_TASK_TIMER3_RES_UPDATE_EN_S)
+#define LEDC_TASK_TIMER3_RES_UPDATE_EN_V  0x00000001U
+#define LEDC_TASK_TIMER3_RES_UPDATE_EN_S  3
+/** LEDC_TASK_TIMER0_CAP_EN : R/W; bitpos: [4]; default: 0;
+ *  Ledc timer0 capture task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_TIMER0_CAP_EN    (BIT(4))
+#define LEDC_TASK_TIMER0_CAP_EN_M  (LEDC_TASK_TIMER0_CAP_EN_V << LEDC_TASK_TIMER0_CAP_EN_S)
+#define LEDC_TASK_TIMER0_CAP_EN_V  0x00000001U
+#define LEDC_TASK_TIMER0_CAP_EN_S  4
+/** LEDC_TASK_TIMER1_CAP_EN : R/W; bitpos: [5]; default: 0;
+ *  Ledc timer1 capture task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_TIMER1_CAP_EN    (BIT(5))
+#define LEDC_TASK_TIMER1_CAP_EN_M  (LEDC_TASK_TIMER1_CAP_EN_V << LEDC_TASK_TIMER1_CAP_EN_S)
+#define LEDC_TASK_TIMER1_CAP_EN_V  0x00000001U
+#define LEDC_TASK_TIMER1_CAP_EN_S  5
+/** LEDC_TASK_TIMER2_CAP_EN : R/W; bitpos: [6]; default: 0;
+ *  Ledc timer2 capture task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_TIMER2_CAP_EN    (BIT(6))
+#define LEDC_TASK_TIMER2_CAP_EN_M  (LEDC_TASK_TIMER2_CAP_EN_V << LEDC_TASK_TIMER2_CAP_EN_S)
+#define LEDC_TASK_TIMER2_CAP_EN_V  0x00000001U
+#define LEDC_TASK_TIMER2_CAP_EN_S  6
+/** LEDC_TASK_TIMER3_CAP_EN : R/W; bitpos: [7]; default: 0;
+ *  Ledc timer3 capture task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_TIMER3_CAP_EN    (BIT(7))
+#define LEDC_TASK_TIMER3_CAP_EN_M  (LEDC_TASK_TIMER3_CAP_EN_V << LEDC_TASK_TIMER3_CAP_EN_S)
+#define LEDC_TASK_TIMER3_CAP_EN_V  0x00000001U
+#define LEDC_TASK_TIMER3_CAP_EN_S  7
+/** LEDC_TASK_SIG_OUT_DIS_CH0_EN : R/W; bitpos: [8]; default: 0;
+ *  Ledc ch0 signal out disable task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_SIG_OUT_DIS_CH0_EN    (BIT(8))
+#define LEDC_TASK_SIG_OUT_DIS_CH0_EN_M  (LEDC_TASK_SIG_OUT_DIS_CH0_EN_V << LEDC_TASK_SIG_OUT_DIS_CH0_EN_S)
+#define LEDC_TASK_SIG_OUT_DIS_CH0_EN_V  0x00000001U
+#define LEDC_TASK_SIG_OUT_DIS_CH0_EN_S  8
+/** LEDC_TASK_SIG_OUT_DIS_CH1_EN : R/W; bitpos: [9]; default: 0;
+ *  Ledc ch1 signal out disable task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_SIG_OUT_DIS_CH1_EN    (BIT(9))
+#define LEDC_TASK_SIG_OUT_DIS_CH1_EN_M  (LEDC_TASK_SIG_OUT_DIS_CH1_EN_V << LEDC_TASK_SIG_OUT_DIS_CH1_EN_S)
+#define LEDC_TASK_SIG_OUT_DIS_CH1_EN_V  0x00000001U
+#define LEDC_TASK_SIG_OUT_DIS_CH1_EN_S  9
+/** LEDC_TASK_SIG_OUT_DIS_CH2_EN : R/W; bitpos: [10]; default: 0;
+ *  Ledc ch2 signal out disable task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_SIG_OUT_DIS_CH2_EN    (BIT(10))
+#define LEDC_TASK_SIG_OUT_DIS_CH2_EN_M  (LEDC_TASK_SIG_OUT_DIS_CH2_EN_V << LEDC_TASK_SIG_OUT_DIS_CH2_EN_S)
+#define LEDC_TASK_SIG_OUT_DIS_CH2_EN_V  0x00000001U
+#define LEDC_TASK_SIG_OUT_DIS_CH2_EN_S  10
+/** LEDC_TASK_SIG_OUT_DIS_CH3_EN : R/W; bitpos: [11]; default: 0;
+ *  Ledc ch3 signal out disable task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_SIG_OUT_DIS_CH3_EN    (BIT(11))
+#define LEDC_TASK_SIG_OUT_DIS_CH3_EN_M  (LEDC_TASK_SIG_OUT_DIS_CH3_EN_V << LEDC_TASK_SIG_OUT_DIS_CH3_EN_S)
+#define LEDC_TASK_SIG_OUT_DIS_CH3_EN_V  0x00000001U
+#define LEDC_TASK_SIG_OUT_DIS_CH3_EN_S  11
+/** LEDC_TASK_SIG_OUT_DIS_CH4_EN : R/W; bitpos: [12]; default: 0;
+ *  Ledc ch4 signal out disable task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_SIG_OUT_DIS_CH4_EN    (BIT(12))
+#define LEDC_TASK_SIG_OUT_DIS_CH4_EN_M  (LEDC_TASK_SIG_OUT_DIS_CH4_EN_V << LEDC_TASK_SIG_OUT_DIS_CH4_EN_S)
+#define LEDC_TASK_SIG_OUT_DIS_CH4_EN_V  0x00000001U
+#define LEDC_TASK_SIG_OUT_DIS_CH4_EN_S  12
+/** LEDC_TASK_SIG_OUT_DIS_CH5_EN : R/W; bitpos: [13]; default: 0;
+ *  Ledc ch5 signal out disable task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_SIG_OUT_DIS_CH5_EN    (BIT(13))
+#define LEDC_TASK_SIG_OUT_DIS_CH5_EN_M  (LEDC_TASK_SIG_OUT_DIS_CH5_EN_V << LEDC_TASK_SIG_OUT_DIS_CH5_EN_S)
+#define LEDC_TASK_SIG_OUT_DIS_CH5_EN_V  0x00000001U
+#define LEDC_TASK_SIG_OUT_DIS_CH5_EN_S  13
+/** LEDC_TASK_OVF_CNT_RST_CH0_EN : R/W; bitpos: [16]; default: 0;
+ *  Ledc ch0 overflow count reset task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_OVF_CNT_RST_CH0_EN    (BIT(16))
+#define LEDC_TASK_OVF_CNT_RST_CH0_EN_M  (LEDC_TASK_OVF_CNT_RST_CH0_EN_V << LEDC_TASK_OVF_CNT_RST_CH0_EN_S)
+#define LEDC_TASK_OVF_CNT_RST_CH0_EN_V  0x00000001U
+#define LEDC_TASK_OVF_CNT_RST_CH0_EN_S  16
+/** LEDC_TASK_OVF_CNT_RST_CH1_EN : R/W; bitpos: [17]; default: 0;
+ *  Ledc ch1 overflow count reset task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_OVF_CNT_RST_CH1_EN    (BIT(17))
+#define LEDC_TASK_OVF_CNT_RST_CH1_EN_M  (LEDC_TASK_OVF_CNT_RST_CH1_EN_V << LEDC_TASK_OVF_CNT_RST_CH1_EN_S)
+#define LEDC_TASK_OVF_CNT_RST_CH1_EN_V  0x00000001U
+#define LEDC_TASK_OVF_CNT_RST_CH1_EN_S  17
+/** LEDC_TASK_OVF_CNT_RST_CH2_EN : R/W; bitpos: [18]; default: 0;
+ *  Ledc ch2 overflow count reset task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_OVF_CNT_RST_CH2_EN    (BIT(18))
+#define LEDC_TASK_OVF_CNT_RST_CH2_EN_M  (LEDC_TASK_OVF_CNT_RST_CH2_EN_V << LEDC_TASK_OVF_CNT_RST_CH2_EN_S)
+#define LEDC_TASK_OVF_CNT_RST_CH2_EN_V  0x00000001U
+#define LEDC_TASK_OVF_CNT_RST_CH2_EN_S  18
+/** LEDC_TASK_OVF_CNT_RST_CH3_EN : R/W; bitpos: [19]; default: 0;
+ *  Ledc ch3 overflow count reset task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_OVF_CNT_RST_CH3_EN    (BIT(19))
+#define LEDC_TASK_OVF_CNT_RST_CH3_EN_M  (LEDC_TASK_OVF_CNT_RST_CH3_EN_V << LEDC_TASK_OVF_CNT_RST_CH3_EN_S)
+#define LEDC_TASK_OVF_CNT_RST_CH3_EN_V  0x00000001U
+#define LEDC_TASK_OVF_CNT_RST_CH3_EN_S  19
+/** LEDC_TASK_OVF_CNT_RST_CH4_EN : R/W; bitpos: [20]; default: 0;
+ *  Ledc ch4 overflow count reset task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_OVF_CNT_RST_CH4_EN    (BIT(20))
+#define LEDC_TASK_OVF_CNT_RST_CH4_EN_M  (LEDC_TASK_OVF_CNT_RST_CH4_EN_V << LEDC_TASK_OVF_CNT_RST_CH4_EN_S)
+#define LEDC_TASK_OVF_CNT_RST_CH4_EN_V  0x00000001U
+#define LEDC_TASK_OVF_CNT_RST_CH4_EN_S  20
+/** LEDC_TASK_OVF_CNT_RST_CH5_EN : R/W; bitpos: [21]; default: 0;
+ *  Ledc ch5 overflow count reset task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_OVF_CNT_RST_CH5_EN    (BIT(21))
+#define LEDC_TASK_OVF_CNT_RST_CH5_EN_M  (LEDC_TASK_OVF_CNT_RST_CH5_EN_V << LEDC_TASK_OVF_CNT_RST_CH5_EN_S)
+#define LEDC_TASK_OVF_CNT_RST_CH5_EN_V  0x00000001U
+#define LEDC_TASK_OVF_CNT_RST_CH5_EN_S  21
+/** LEDC_TASK_TIMER0_RST_EN : R/W; bitpos: [24]; default: 0;
+ *  Ledc timer0 reset task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_TIMER0_RST_EN    (BIT(24))
+#define LEDC_TASK_TIMER0_RST_EN_M  (LEDC_TASK_TIMER0_RST_EN_V << LEDC_TASK_TIMER0_RST_EN_S)
+#define LEDC_TASK_TIMER0_RST_EN_V  0x00000001U
+#define LEDC_TASK_TIMER0_RST_EN_S  24
+/** LEDC_TASK_TIMER1_RST_EN : R/W; bitpos: [25]; default: 0;
+ *  Ledc timer1 reset task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_TIMER1_RST_EN    (BIT(25))
+#define LEDC_TASK_TIMER1_RST_EN_M  (LEDC_TASK_TIMER1_RST_EN_V << LEDC_TASK_TIMER1_RST_EN_S)
+#define LEDC_TASK_TIMER1_RST_EN_V  0x00000001U
+#define LEDC_TASK_TIMER1_RST_EN_S  25
+/** LEDC_TASK_TIMER2_RST_EN : R/W; bitpos: [26]; default: 0;
+ *  Ledc timer2 reset task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_TIMER2_RST_EN    (BIT(26))
+#define LEDC_TASK_TIMER2_RST_EN_M  (LEDC_TASK_TIMER2_RST_EN_V << LEDC_TASK_TIMER2_RST_EN_S)
+#define LEDC_TASK_TIMER2_RST_EN_V  0x00000001U
+#define LEDC_TASK_TIMER2_RST_EN_S  26
+/** LEDC_TASK_TIMER3_RST_EN : R/W; bitpos: [27]; default: 0;
+ *  Ledc timer3 reset task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_TIMER3_RST_EN    (BIT(27))
+#define LEDC_TASK_TIMER3_RST_EN_M  (LEDC_TASK_TIMER3_RST_EN_V << LEDC_TASK_TIMER3_RST_EN_S)
+#define LEDC_TASK_TIMER3_RST_EN_V  0x00000001U
+#define LEDC_TASK_TIMER3_RST_EN_S  27
+/** LEDC_TASK_TIMER0_PAUSE_RESUME_EN : R/W; bitpos: [28]; default: 0;
+ *  Ledc timer0 pause resume task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_TIMER0_PAUSE_RESUME_EN    (BIT(28))
+#define LEDC_TASK_TIMER0_PAUSE_RESUME_EN_M  (LEDC_TASK_TIMER0_PAUSE_RESUME_EN_V << LEDC_TASK_TIMER0_PAUSE_RESUME_EN_S)
+#define LEDC_TASK_TIMER0_PAUSE_RESUME_EN_V  0x00000001U
+#define LEDC_TASK_TIMER0_PAUSE_RESUME_EN_S  28
+/** LEDC_TASK_TIMER1_PAUSE_RESUME_EN : R/W; bitpos: [29]; default: 0;
+ *  Ledc timer1 pause resume task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_TIMER1_PAUSE_RESUME_EN    (BIT(29))
+#define LEDC_TASK_TIMER1_PAUSE_RESUME_EN_M  (LEDC_TASK_TIMER1_PAUSE_RESUME_EN_V << LEDC_TASK_TIMER1_PAUSE_RESUME_EN_S)
+#define LEDC_TASK_TIMER1_PAUSE_RESUME_EN_V  0x00000001U
+#define LEDC_TASK_TIMER1_PAUSE_RESUME_EN_S  29
+/** LEDC_TASK_TIMER2_PAUSE_RESUME_EN : R/W; bitpos: [30]; default: 0;
+ *  Ledc timer2 pause resume task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_TIMER2_PAUSE_RESUME_EN    (BIT(30))
+#define LEDC_TASK_TIMER2_PAUSE_RESUME_EN_M  (LEDC_TASK_TIMER2_PAUSE_RESUME_EN_V << LEDC_TASK_TIMER2_PAUSE_RESUME_EN_S)
+#define LEDC_TASK_TIMER2_PAUSE_RESUME_EN_V  0x00000001U
+#define LEDC_TASK_TIMER2_PAUSE_RESUME_EN_S  30
+/** LEDC_TASK_TIMER3_PAUSE_RESUME_EN : R/W; bitpos: [31]; default: 0;
+ *  Ledc timer3 pause resume task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_TIMER3_PAUSE_RESUME_EN    (BIT(31))
+#define LEDC_TASK_TIMER3_PAUSE_RESUME_EN_M  (LEDC_TASK_TIMER3_PAUSE_RESUME_EN_V << LEDC_TASK_TIMER3_PAUSE_RESUME_EN_S)
+#define LEDC_TASK_TIMER3_PAUSE_RESUME_EN_V  0x00000001U
+#define LEDC_TASK_TIMER3_PAUSE_RESUME_EN_S  31
+
+/** LEDC_EVT_TASK_EN2_REG register
+ *  Ledc event task enable bit register2.
+ */
+#define LEDC_EVT_TASK_EN2_REG (DR_REG_LEDC_BASE + 0x1a8)
+/** LEDC_TASK_GAMMA_RESTART_CH0_EN : R/W; bitpos: [0]; default: 0;
+ *  Ledc ch0 gamma restart task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_GAMMA_RESTART_CH0_EN    (BIT(0))
+#define LEDC_TASK_GAMMA_RESTART_CH0_EN_M  (LEDC_TASK_GAMMA_RESTART_CH0_EN_V << LEDC_TASK_GAMMA_RESTART_CH0_EN_S)
+#define LEDC_TASK_GAMMA_RESTART_CH0_EN_V  0x00000001U
+#define LEDC_TASK_GAMMA_RESTART_CH0_EN_S  0
+/** LEDC_TASK_GAMMA_RESTART_CH1_EN : R/W; bitpos: [1]; default: 0;
+ *  Ledc ch1 gamma restart task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_GAMMA_RESTART_CH1_EN    (BIT(1))
+#define LEDC_TASK_GAMMA_RESTART_CH1_EN_M  (LEDC_TASK_GAMMA_RESTART_CH1_EN_V << LEDC_TASK_GAMMA_RESTART_CH1_EN_S)
+#define LEDC_TASK_GAMMA_RESTART_CH1_EN_V  0x00000001U
+#define LEDC_TASK_GAMMA_RESTART_CH1_EN_S  1
+/** LEDC_TASK_GAMMA_RESTART_CH2_EN : R/W; bitpos: [2]; default: 0;
+ *  Ledc ch2 gamma restart task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_GAMMA_RESTART_CH2_EN    (BIT(2))
+#define LEDC_TASK_GAMMA_RESTART_CH2_EN_M  (LEDC_TASK_GAMMA_RESTART_CH2_EN_V << LEDC_TASK_GAMMA_RESTART_CH2_EN_S)
+#define LEDC_TASK_GAMMA_RESTART_CH2_EN_V  0x00000001U
+#define LEDC_TASK_GAMMA_RESTART_CH2_EN_S  2
+/** LEDC_TASK_GAMMA_RESTART_CH3_EN : R/W; bitpos: [3]; default: 0;
+ *  Ledc ch3 gamma restart task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_GAMMA_RESTART_CH3_EN    (BIT(3))
+#define LEDC_TASK_GAMMA_RESTART_CH3_EN_M  (LEDC_TASK_GAMMA_RESTART_CH3_EN_V << LEDC_TASK_GAMMA_RESTART_CH3_EN_S)
+#define LEDC_TASK_GAMMA_RESTART_CH3_EN_V  0x00000001U
+#define LEDC_TASK_GAMMA_RESTART_CH3_EN_S  3
+/** LEDC_TASK_GAMMA_RESTART_CH4_EN : R/W; bitpos: [4]; default: 0;
+ *  Ledc ch4 gamma restart task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_GAMMA_RESTART_CH4_EN    (BIT(4))
+#define LEDC_TASK_GAMMA_RESTART_CH4_EN_M  (LEDC_TASK_GAMMA_RESTART_CH4_EN_V << LEDC_TASK_GAMMA_RESTART_CH4_EN_S)
+#define LEDC_TASK_GAMMA_RESTART_CH4_EN_V  0x00000001U
+#define LEDC_TASK_GAMMA_RESTART_CH4_EN_S  4
+/** LEDC_TASK_GAMMA_RESTART_CH5_EN : R/W; bitpos: [5]; default: 0;
+ *  Ledc ch5 gamma restart task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_GAMMA_RESTART_CH5_EN    (BIT(5))
+#define LEDC_TASK_GAMMA_RESTART_CH5_EN_M  (LEDC_TASK_GAMMA_RESTART_CH5_EN_V << LEDC_TASK_GAMMA_RESTART_CH5_EN_S)
+#define LEDC_TASK_GAMMA_RESTART_CH5_EN_V  0x00000001U
+#define LEDC_TASK_GAMMA_RESTART_CH5_EN_S  5
+/** LEDC_TASK_GAMMA_PAUSE_CH0_EN : R/W; bitpos: [8]; default: 0;
+ *  Ledc ch0 gamma pause task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_GAMMA_PAUSE_CH0_EN    (BIT(8))
+#define LEDC_TASK_GAMMA_PAUSE_CH0_EN_M  (LEDC_TASK_GAMMA_PAUSE_CH0_EN_V << LEDC_TASK_GAMMA_PAUSE_CH0_EN_S)
+#define LEDC_TASK_GAMMA_PAUSE_CH0_EN_V  0x00000001U
+#define LEDC_TASK_GAMMA_PAUSE_CH0_EN_S  8
+/** LEDC_TASK_GAMMA_PAUSE_CH1_EN : R/W; bitpos: [9]; default: 0;
+ *  Ledc ch1 gamma pause task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_GAMMA_PAUSE_CH1_EN    (BIT(9))
+#define LEDC_TASK_GAMMA_PAUSE_CH1_EN_M  (LEDC_TASK_GAMMA_PAUSE_CH1_EN_V << LEDC_TASK_GAMMA_PAUSE_CH1_EN_S)
+#define LEDC_TASK_GAMMA_PAUSE_CH1_EN_V  0x00000001U
+#define LEDC_TASK_GAMMA_PAUSE_CH1_EN_S  9
+/** LEDC_TASK_GAMMA_PAUSE_CH2_EN : R/W; bitpos: [10]; default: 0;
+ *  Ledc ch2 gamma pause task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_GAMMA_PAUSE_CH2_EN    (BIT(10))
+#define LEDC_TASK_GAMMA_PAUSE_CH2_EN_M  (LEDC_TASK_GAMMA_PAUSE_CH2_EN_V << LEDC_TASK_GAMMA_PAUSE_CH2_EN_S)
+#define LEDC_TASK_GAMMA_PAUSE_CH2_EN_V  0x00000001U
+#define LEDC_TASK_GAMMA_PAUSE_CH2_EN_S  10
+/** LEDC_TASK_GAMMA_PAUSE_CH3_EN : R/W; bitpos: [11]; default: 0;
+ *  Ledc ch3 gamma pause task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_GAMMA_PAUSE_CH3_EN    (BIT(11))
+#define LEDC_TASK_GAMMA_PAUSE_CH3_EN_M  (LEDC_TASK_GAMMA_PAUSE_CH3_EN_V << LEDC_TASK_GAMMA_PAUSE_CH3_EN_S)
+#define LEDC_TASK_GAMMA_PAUSE_CH3_EN_V  0x00000001U
+#define LEDC_TASK_GAMMA_PAUSE_CH3_EN_S  11
+/** LEDC_TASK_GAMMA_PAUSE_CH4_EN : R/W; bitpos: [12]; default: 0;
+ *  Ledc ch4 gamma pause task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_GAMMA_PAUSE_CH4_EN    (BIT(12))
+#define LEDC_TASK_GAMMA_PAUSE_CH4_EN_M  (LEDC_TASK_GAMMA_PAUSE_CH4_EN_V << LEDC_TASK_GAMMA_PAUSE_CH4_EN_S)
+#define LEDC_TASK_GAMMA_PAUSE_CH4_EN_V  0x00000001U
+#define LEDC_TASK_GAMMA_PAUSE_CH4_EN_S  12
+/** LEDC_TASK_GAMMA_PAUSE_CH5_EN : R/W; bitpos: [13]; default: 0;
+ *  Ledc ch5 gamma pause task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_GAMMA_PAUSE_CH5_EN    (BIT(13))
+#define LEDC_TASK_GAMMA_PAUSE_CH5_EN_M  (LEDC_TASK_GAMMA_PAUSE_CH5_EN_V << LEDC_TASK_GAMMA_PAUSE_CH5_EN_S)
+#define LEDC_TASK_GAMMA_PAUSE_CH5_EN_V  0x00000001U
+#define LEDC_TASK_GAMMA_PAUSE_CH5_EN_S  13
+/** LEDC_TASK_GAMMA_RESUME_CH0_EN : R/W; bitpos: [16]; default: 0;
+ *  Ledc ch0 gamma resume task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_GAMMA_RESUME_CH0_EN    (BIT(16))
+#define LEDC_TASK_GAMMA_RESUME_CH0_EN_M  (LEDC_TASK_GAMMA_RESUME_CH0_EN_V << LEDC_TASK_GAMMA_RESUME_CH0_EN_S)
+#define LEDC_TASK_GAMMA_RESUME_CH0_EN_V  0x00000001U
+#define LEDC_TASK_GAMMA_RESUME_CH0_EN_S  16
+/** LEDC_TASK_GAMMA_RESUME_CH1_EN : R/W; bitpos: [17]; default: 0;
+ *  Ledc ch1 gamma resume task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_GAMMA_RESUME_CH1_EN    (BIT(17))
+#define LEDC_TASK_GAMMA_RESUME_CH1_EN_M  (LEDC_TASK_GAMMA_RESUME_CH1_EN_V << LEDC_TASK_GAMMA_RESUME_CH1_EN_S)
+#define LEDC_TASK_GAMMA_RESUME_CH1_EN_V  0x00000001U
+#define LEDC_TASK_GAMMA_RESUME_CH1_EN_S  17
+/** LEDC_TASK_GAMMA_RESUME_CH2_EN : R/W; bitpos: [18]; default: 0;
+ *  Ledc ch2 gamma resume task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_GAMMA_RESUME_CH2_EN    (BIT(18))
+#define LEDC_TASK_GAMMA_RESUME_CH2_EN_M  (LEDC_TASK_GAMMA_RESUME_CH2_EN_V << LEDC_TASK_GAMMA_RESUME_CH2_EN_S)
+#define LEDC_TASK_GAMMA_RESUME_CH2_EN_V  0x00000001U
+#define LEDC_TASK_GAMMA_RESUME_CH2_EN_S  18
+/** LEDC_TASK_GAMMA_RESUME_CH3_EN : R/W; bitpos: [19]; default: 0;
+ *  Ledc ch3 gamma resume task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_GAMMA_RESUME_CH3_EN    (BIT(19))
+#define LEDC_TASK_GAMMA_RESUME_CH3_EN_M  (LEDC_TASK_GAMMA_RESUME_CH3_EN_V << LEDC_TASK_GAMMA_RESUME_CH3_EN_S)
+#define LEDC_TASK_GAMMA_RESUME_CH3_EN_V  0x00000001U
+#define LEDC_TASK_GAMMA_RESUME_CH3_EN_S  19
+/** LEDC_TASK_GAMMA_RESUME_CH4_EN : R/W; bitpos: [20]; default: 0;
+ *  Ledc ch4 gamma resume task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_GAMMA_RESUME_CH4_EN    (BIT(20))
+#define LEDC_TASK_GAMMA_RESUME_CH4_EN_M  (LEDC_TASK_GAMMA_RESUME_CH4_EN_V << LEDC_TASK_GAMMA_RESUME_CH4_EN_S)
+#define LEDC_TASK_GAMMA_RESUME_CH4_EN_V  0x00000001U
+#define LEDC_TASK_GAMMA_RESUME_CH4_EN_S  20
+/** LEDC_TASK_GAMMA_RESUME_CH5_EN : R/W; bitpos: [21]; default: 0;
+ *  Ledc ch5 gamma resume task enable register, write 1 to enable this task.
+ */
+#define LEDC_TASK_GAMMA_RESUME_CH5_EN    (BIT(21))
+#define LEDC_TASK_GAMMA_RESUME_CH5_EN_M  (LEDC_TASK_GAMMA_RESUME_CH5_EN_V << LEDC_TASK_GAMMA_RESUME_CH5_EN_S)
+#define LEDC_TASK_GAMMA_RESUME_CH5_EN_V  0x00000001U
+#define LEDC_TASK_GAMMA_RESUME_CH5_EN_S  21
+
+/** LEDC_TIMER0_CMP_REG register
+ *  Ledc timer0 compare value register.
+ */
+#define LEDC_TIMER0_CMP_REG (DR_REG_LEDC_BASE + 0x1b0)
+/** LEDC_TIMER0_CMP : R/W; bitpos: [19:0]; default: 0;
+ *  This register stores ledc timer0 compare value.
+ */
+#define LEDC_TIMER0_CMP    0x000FFFFFU
+#define LEDC_TIMER0_CMP_M  (LEDC_TIMER0_CMP_V << LEDC_TIMER0_CMP_S)
+#define LEDC_TIMER0_CMP_V  0x000FFFFFU
+#define LEDC_TIMER0_CMP_S  0
+
+/** LEDC_TIMER1_CMP_REG register
+ *  Ledc timer1 compare value register.
+ */
+#define LEDC_TIMER1_CMP_REG (DR_REG_LEDC_BASE + 0x1b4)
+/** LEDC_TIMER1_CMP : R/W; bitpos: [19:0]; default: 0;
+ *  This register stores ledc timer1 compare value.
+ */
+#define LEDC_TIMER1_CMP    0x000FFFFFU
+#define LEDC_TIMER1_CMP_M  (LEDC_TIMER1_CMP_V << LEDC_TIMER1_CMP_S)
+#define LEDC_TIMER1_CMP_V  0x000FFFFFU
+#define LEDC_TIMER1_CMP_S  0
+
+/** LEDC_TIMER2_CMP_REG register
+ *  Ledc timer2 compare value register.
+ */
+#define LEDC_TIMER2_CMP_REG (DR_REG_LEDC_BASE + 0x1b8)
+/** LEDC_TIMER2_CMP : R/W; bitpos: [19:0]; default: 0;
+ *  This register stores ledc timer2 compare value.
+ */
+#define LEDC_TIMER2_CMP    0x000FFFFFU
+#define LEDC_TIMER2_CMP_M  (LEDC_TIMER2_CMP_V << LEDC_TIMER2_CMP_S)
+#define LEDC_TIMER2_CMP_V  0x000FFFFFU
+#define LEDC_TIMER2_CMP_S  0
+
+/** LEDC_TIMER3_CMP_REG register
+ *  Ledc timer3 compare value register.
+ */
+#define LEDC_TIMER3_CMP_REG (DR_REG_LEDC_BASE + 0x1bc)
+/** LEDC_TIMER3_CMP : R/W; bitpos: [19:0]; default: 0;
+ *  This register stores ledc timer3 compare value.
+ */
+#define LEDC_TIMER3_CMP    0x000FFFFFU
+#define LEDC_TIMER3_CMP_M  (LEDC_TIMER3_CMP_V << LEDC_TIMER3_CMP_S)
+#define LEDC_TIMER3_CMP_V  0x000FFFFFU
+#define LEDC_TIMER3_CMP_S  0
+
+/** LEDC_TIMER0_CNT_CAP_REG register
+ *  Ledc timer0 count value capture register.
+ */
+#define LEDC_TIMER0_CNT_CAP_REG (DR_REG_LEDC_BASE + 0x1c0)
+/** LEDC_TIMER0_CNT_CAP : RO; bitpos: [19:0]; default: 0;
+ *  This register stores ledc timer0 count value.
+ */
+#define LEDC_TIMER0_CNT_CAP    0x000FFFFFU
+#define LEDC_TIMER0_CNT_CAP_M  (LEDC_TIMER0_CNT_CAP_V << LEDC_TIMER0_CNT_CAP_S)
+#define LEDC_TIMER0_CNT_CAP_V  0x000FFFFFU
+#define LEDC_TIMER0_CNT_CAP_S  0
+
+/** LEDC_TIMER1_CNT_CAP_REG register
+ *  Ledc timer1 count value capture register.
+ */
+#define LEDC_TIMER1_CNT_CAP_REG (DR_REG_LEDC_BASE + 0x1c4)
+/** LEDC_TIMER1_CNT_CAP : RO; bitpos: [19:0]; default: 0;
+ *  This register stores ledc timer1 count value.
+ */
+#define LEDC_TIMER1_CNT_CAP    0x000FFFFFU
+#define LEDC_TIMER1_CNT_CAP_M  (LEDC_TIMER1_CNT_CAP_V << LEDC_TIMER1_CNT_CAP_S)
+#define LEDC_TIMER1_CNT_CAP_V  0x000FFFFFU
+#define LEDC_TIMER1_CNT_CAP_S  0
+
+/** LEDC_TIMER2_CNT_CAP_REG register
+ *  Ledc timer2 count value capture register.
+ */
+#define LEDC_TIMER2_CNT_CAP_REG (DR_REG_LEDC_BASE + 0x1c8)
+/** LEDC_TIMER2_CNT_CAP : RO; bitpos: [19:0]; default: 0;
+ *  This register stores ledc timer2 count value.
+ */
+#define LEDC_TIMER2_CNT_CAP    0x000FFFFFU
+#define LEDC_TIMER2_CNT_CAP_M  (LEDC_TIMER2_CNT_CAP_V << LEDC_TIMER2_CNT_CAP_S)
+#define LEDC_TIMER2_CNT_CAP_V  0x000FFFFFU
+#define LEDC_TIMER2_CNT_CAP_S  0
+
+/** LEDC_TIMER3_CNT_CAP_REG register
+ *  Ledc timer3 count value capture register.
+ */
+#define LEDC_TIMER3_CNT_CAP_REG (DR_REG_LEDC_BASE + 0x1cc)
+/** LEDC_TIMER3_CNT_CAP : RO; bitpos: [19:0]; default: 0;
+ *  This register stores ledc timer3 count value.
+ */
+#define LEDC_TIMER3_CNT_CAP    0x000FFFFFU
+#define LEDC_TIMER3_CNT_CAP_M  (LEDC_TIMER3_CNT_CAP_V << LEDC_TIMER3_CNT_CAP_S)
+#define LEDC_TIMER3_CNT_CAP_V  0x000FFFFFU
+#define LEDC_TIMER3_CNT_CAP_S  0
+
+/** LEDC_CONF_REG register
+ *  Global ledc configuration register
+ */
+#define LEDC_CONF_REG (DR_REG_LEDC_BASE + 0x1f0)
+/** LEDC_APB_CLK_SEL : R/W; bitpos: [1:0]; default: 0;
+ *  This bit is used to select clock source for the 4 timers .
+ *
+ *  2'd1: APB_CLK 2'd2: RTC8M_CLK 2'd3: XTAL_CLK
+ */
+#define LEDC_APB_CLK_SEL    0x00000003U
+#define LEDC_APB_CLK_SEL_M  (LEDC_APB_CLK_SEL_V << LEDC_APB_CLK_SEL_S)
+#define LEDC_APB_CLK_SEL_V  0x00000003U
+#define LEDC_APB_CLK_SEL_S  0
+/** LEDC_GAMMA_RAM_CLK_EN_CH0 : R/W; bitpos: [2]; default: 0;
+ *  This bit is used to control clock.
+ *
+ *  1'b1: Force clock on for gamma ram. 1'h0: Support clock only when application
+ *  writes or read gamma ram.
+ */
+#define LEDC_GAMMA_RAM_CLK_EN_CH0    (BIT(2))
+#define LEDC_GAMMA_RAM_CLK_EN_CH0_M  (LEDC_GAMMA_RAM_CLK_EN_CH0_V << LEDC_GAMMA_RAM_CLK_EN_CH0_S)
+#define LEDC_GAMMA_RAM_CLK_EN_CH0_V  0x00000001U
+#define LEDC_GAMMA_RAM_CLK_EN_CH0_S  2
+/** LEDC_GAMMA_RAM_CLK_EN_CH1 : R/W; bitpos: [3]; default: 0;
+ *  This bit is used to control clock.
+ *
+ *  1'b1: Force clock on for gamma ram. 1'h0: Support clock only when application
+ *  writes or read gamma ram.
+ */
+#define LEDC_GAMMA_RAM_CLK_EN_CH1    (BIT(3))
+#define LEDC_GAMMA_RAM_CLK_EN_CH1_M  (LEDC_GAMMA_RAM_CLK_EN_CH1_V << LEDC_GAMMA_RAM_CLK_EN_CH1_S)
+#define LEDC_GAMMA_RAM_CLK_EN_CH1_V  0x00000001U
+#define LEDC_GAMMA_RAM_CLK_EN_CH1_S  3
+/** LEDC_GAMMA_RAM_CLK_EN_CH2 : R/W; bitpos: [4]; default: 0;
+ *  This bit is used to control clock.
+ *
+ *  1'b1: Force clock on for gamma ram. 1'h0: Support clock only when application
+ *  writes or read gamma ram.
+ */
+#define LEDC_GAMMA_RAM_CLK_EN_CH2    (BIT(4))
+#define LEDC_GAMMA_RAM_CLK_EN_CH2_M  (LEDC_GAMMA_RAM_CLK_EN_CH2_V << LEDC_GAMMA_RAM_CLK_EN_CH2_S)
+#define LEDC_GAMMA_RAM_CLK_EN_CH2_V  0x00000001U
+#define LEDC_GAMMA_RAM_CLK_EN_CH2_S  4
+/** LEDC_GAMMA_RAM_CLK_EN_CH3 : R/W; bitpos: [5]; default: 0;
+ *  This bit is used to control clock.
+ *
+ *  1'b1: Force clock on for gamma ram. 1'h0: Support clock only when application
+ *  writes or read gamma ram.
+ */
+#define LEDC_GAMMA_RAM_CLK_EN_CH3    (BIT(5))
+#define LEDC_GAMMA_RAM_CLK_EN_CH3_M  (LEDC_GAMMA_RAM_CLK_EN_CH3_V << LEDC_GAMMA_RAM_CLK_EN_CH3_S)
+#define LEDC_GAMMA_RAM_CLK_EN_CH3_V  0x00000001U
+#define LEDC_GAMMA_RAM_CLK_EN_CH3_S  5
+/** LEDC_GAMMA_RAM_CLK_EN_CH4 : R/W; bitpos: [6]; default: 0;
+ *  This bit is used to control clock.
+ *
+ *  1'b1: Force clock on for gamma ram. 1'h0: Support clock only when application
+ *  writes or read gamma ram.
+ */
+#define LEDC_GAMMA_RAM_CLK_EN_CH4    (BIT(6))
+#define LEDC_GAMMA_RAM_CLK_EN_CH4_M  (LEDC_GAMMA_RAM_CLK_EN_CH4_V << LEDC_GAMMA_RAM_CLK_EN_CH4_S)
+#define LEDC_GAMMA_RAM_CLK_EN_CH4_V  0x00000001U
+#define LEDC_GAMMA_RAM_CLK_EN_CH4_S  6
+/** LEDC_GAMMA_RAM_CLK_EN_CH5 : R/W; bitpos: [7]; default: 0;
+ *  This bit is used to control clock.
+ *
+ *  1'b1: Force clock on for gamma ram. 1'h0: Support clock only when application
+ *  writes or read gamma ram.
+ */
+#define LEDC_GAMMA_RAM_CLK_EN_CH5    (BIT(7))
+#define LEDC_GAMMA_RAM_CLK_EN_CH5_M  (LEDC_GAMMA_RAM_CLK_EN_CH5_V << LEDC_GAMMA_RAM_CLK_EN_CH5_S)
+#define LEDC_GAMMA_RAM_CLK_EN_CH5_V  0x00000001U
+#define LEDC_GAMMA_RAM_CLK_EN_CH5_S  7
+/** LEDC_CLK_EN : R/W; bitpos: [31]; default: 0;
+ *  This bit is used to control clock.
+ *
+ *  1'b1: Force clock on for register. 1'h0: Support clock only when application writes
+ *  registers.
+ */
+#define LEDC_CLK_EN    (BIT(31))
+#define LEDC_CLK_EN_M  (LEDC_CLK_EN_V << LEDC_CLK_EN_S)
+#define LEDC_CLK_EN_V  0x00000001U
+#define LEDC_CLK_EN_S  31
+
+/** LEDC_DATE_REG register
+ *  Version control register
+ */
+#define LEDC_DATE_REG (DR_REG_LEDC_BASE + 0x1fc)
+/** LEDC_LEDC_DATE : R/W; bitpos: [27:0]; default: 34672976;
+ *  This is the version control register.
+ */
+#define LEDC_LEDC_DATE    0x0FFFFFFFU
+#define LEDC_LEDC_DATE_M  (LEDC_LEDC_DATE_V << LEDC_LEDC_DATE_S)
+#define LEDC_LEDC_DATE_V  0x0FFFFFFFU
+#define LEDC_LEDC_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/ledc_struct.h b/components/soc/esp32c6/include/soc/ledc_struct.h
new file mode 100644
index 0000000000..872315558e
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/ledc_struct.h
@@ -0,0 +1,1119 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: Configuration Register */
+/** Type of chn_conf0 register
+ *  Configuration register 0 for channel n
+ */
+typedef union {
+    struct {
+        /** timer_sel : R/W; bitpos: [1:0]; default: 0;
+         *  This field is used to select one of timers for channel n.
+         *
+         *  0: select timer0, 1: select timer1, 2: select timer2, 3: select timer3
+         */
+        uint32_t timer_sel:2;
+        /** sig_out_en : R/W; bitpos: [2]; default: 0;
+         *  Set this bit to enable signal output on channel n.
+         */
+        uint32_t sig_out_en:1;
+        /** idle_lv : R/W; bitpos: [3]; default: 0;
+         *  This bit is used to control the output value when channel n is inactive (when
+         *  LEDC_SIG_OUT_EN_CHn is 0).
+         */
+        uint32_t idle_lv:1;
+        /** para_up : WT; bitpos: [4]; default: 0;
+         *  This bit is used to update LEDC_HPOINT_CHn, LEDC_DUTY_START_CHn,
+         *  LEDC_SIG_OUT_EN_CHn, LEDC_TIMER_SEL_CHn, LEDC_DUTY_NUM_CHn, LEDC_DUTY_CYCLE_CHn,
+         *  LEDC_DUTY_SCALE_CHn, LEDC_DUTY_INC_CHn, and LEDC_OVF_CNT_EN_CHn fields for channel
+         *  n, and will be automatically cleared by hardware.
+         */
+        uint32_t para_up:1;
+        /** ovf_num : R/W; bitpos: [14:5]; default: 0;
+         *  This register is used to configure the maximum times of overflow minus 1.
+         *
+         *  The LEDC_OVF_CNT_CHn_INT interrupt will be triggered when channel n overflows for
+         *  (LEDC_OVF_NUM_CHn + 1) times.
+         */
+        uint32_t ovf_num:10;
+        /** ovf_cnt_en : R/W; bitpos: [15]; default: 0;
+         *  This bit is used to enable the ovf_cnt of channel n.
+         */
+        uint32_t ovf_cnt_en:1;
+        /** ovf_cnt_reset : WT; bitpos: [16]; default: 0;
+         *  Set this bit to reset the ovf_cnt of channel n.
+         */
+        uint32_t ovf_cnt_reset:1;
+        uint32_t reserved_17:15;
+    };
+    uint32_t val;
+} ledc_chn_conf0_reg_t;
+
+/** Type of chn_conf1 register
+ *  Configuration register 1 for channel n
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** duty_start : R/W/SC; bitpos: [31]; default: 0;
+         *  Other configured fields in LEDC_CHn_CONF1_REG will start to take effect when this
+         *  bit is set to 1.
+         */
+        uint32_t duty_start:1;
+    };
+    uint32_t val;
+} ledc_chn_conf1_reg_t;
+
+/** Type of evt_task_en0 register
+ *  Ledc event task enable bit register0.
+ */
+typedef union {
+    struct {
+        /** evt_duty_chng_end_ch0_en : R/W; bitpos: [0]; default: 0;
+         *  Ledc ch0 duty change end event enable register, write 1 to enable this event.
+         */
+        uint32_t evt_duty_chng_end_ch0_en:1;
+        /** evt_duty_chng_end_ch1_en : R/W; bitpos: [1]; default: 0;
+         *  Ledc ch1 duty change end event enable register, write 1 to enable this event.
+         */
+        uint32_t evt_duty_chng_end_ch1_en:1;
+        /** evt_duty_chng_end_ch2_en : R/W; bitpos: [2]; default: 0;
+         *  Ledc ch2 duty change end event enable register, write 1 to enable this event.
+         */
+        uint32_t evt_duty_chng_end_ch2_en:1;
+        /** evt_duty_chng_end_ch3_en : R/W; bitpos: [3]; default: 0;
+         *  Ledc ch3 duty change end event enable register, write 1 to enable this event.
+         */
+        uint32_t evt_duty_chng_end_ch3_en:1;
+        /** evt_duty_chng_end_ch4_en : R/W; bitpos: [4]; default: 0;
+         *  Ledc ch4 duty change end event enable register, write 1 to enable this event.
+         */
+        uint32_t evt_duty_chng_end_ch4_en:1;
+        /** evt_duty_chng_end_ch5_en : R/W; bitpos: [5]; default: 0;
+         *  Ledc ch5 duty change end event enable register, write 1 to enable this event.
+         */
+        uint32_t evt_duty_chng_end_ch5_en:1;
+        uint32_t reserved_6:2;
+        /** evt_ovf_cnt_pls_ch0_en : R/W; bitpos: [8]; default: 0;
+         *  Ledc ch0 overflow count pulse event enable register, write 1 to enable this event.
+         */
+        uint32_t evt_ovf_cnt_pls_ch0_en:1;
+        /** evt_ovf_cnt_pls_ch1_en : R/W; bitpos: [9]; default: 0;
+         *  Ledc ch1 overflow count pulse event enable register, write 1 to enable this event.
+         */
+        uint32_t evt_ovf_cnt_pls_ch1_en:1;
+        /** evt_ovf_cnt_pls_ch2_en : R/W; bitpos: [10]; default: 0;
+         *  Ledc ch2 overflow count pulse event enable register, write 1 to enable this event.
+         */
+        uint32_t evt_ovf_cnt_pls_ch2_en:1;
+        /** evt_ovf_cnt_pls_ch3_en : R/W; bitpos: [11]; default: 0;
+         *  Ledc ch3 overflow count pulse event enable register, write 1 to enable this event.
+         */
+        uint32_t evt_ovf_cnt_pls_ch3_en:1;
+        /** evt_ovf_cnt_pls_ch4_en : R/W; bitpos: [12]; default: 0;
+         *  Ledc ch4 overflow count pulse event enable register, write 1 to enable this event.
+         */
+        uint32_t evt_ovf_cnt_pls_ch4_en:1;
+        /** evt_ovf_cnt_pls_ch5_en : R/W; bitpos: [13]; default: 0;
+         *  Ledc ch5 overflow count pulse event enable register, write 1 to enable this event.
+         */
+        uint32_t evt_ovf_cnt_pls_ch5_en:1;
+        uint32_t reserved_14:2;
+        /** evt_time_ovf_timer0_en : R/W; bitpos: [16]; default: 0;
+         *  Ledc timer0 overflow event enable register, write 1 to enable this event.
+         */
+        uint32_t evt_time_ovf_timer0_en:1;
+        /** evt_time_ovf_timer1_en : R/W; bitpos: [17]; default: 0;
+         *  Ledc timer1 overflow event enable register, write 1 to enable this event.
+         */
+        uint32_t evt_time_ovf_timer1_en:1;
+        /** evt_time_ovf_timer2_en : R/W; bitpos: [18]; default: 0;
+         *  Ledc timer2 overflow event enable register, write 1 to enable this event.
+         */
+        uint32_t evt_time_ovf_timer2_en:1;
+        /** evt_time_ovf_timer3_en : R/W; bitpos: [19]; default: 0;
+         *  Ledc timer3 overflow event enable register, write 1 to enable this event.
+         */
+        uint32_t evt_time_ovf_timer3_en:1;
+        /** evt_time0_cmp_en : R/W; bitpos: [20]; default: 0;
+         *  Ledc timer0 compare event enable register, write 1 to enable this event.
+         */
+        uint32_t evt_time0_cmp_en:1;
+        /** evt_time1_cmp_en : R/W; bitpos: [21]; default: 0;
+         *  Ledc timer1 compare event enable register, write 1 to enable this event.
+         */
+        uint32_t evt_time1_cmp_en:1;
+        /** evt_time2_cmp_en : R/W; bitpos: [22]; default: 0;
+         *  Ledc timer2 compare event enable register, write 1 to enable this event.
+         */
+        uint32_t evt_time2_cmp_en:1;
+        /** evt_time3_cmp_en : R/W; bitpos: [23]; default: 0;
+         *  Ledc timer3 compare event enable register, write 1 to enable this event.
+         */
+        uint32_t evt_time3_cmp_en:1;
+        /** task_duty_scale_update_ch0_en : R/W; bitpos: [24]; default: 0;
+         *  Ledc ch0 duty scale update task enable register, write 1 to enable this task.
+         */
+        uint32_t task_duty_scale_update_ch0_en:1;
+        /** task_duty_scale_update_ch1_en : R/W; bitpos: [25]; default: 0;
+         *  Ledc ch1 duty scale update task enable register, write 1 to enable this task.
+         */
+        uint32_t task_duty_scale_update_ch1_en:1;
+        /** task_duty_scale_update_ch2_en : R/W; bitpos: [26]; default: 0;
+         *  Ledc ch2 duty scale update task enable register, write 1 to enable this task.
+         */
+        uint32_t task_duty_scale_update_ch2_en:1;
+        /** task_duty_scale_update_ch3_en : R/W; bitpos: [27]; default: 0;
+         *  Ledc ch3 duty scale update task enable register, write 1 to enable this task.
+         */
+        uint32_t task_duty_scale_update_ch3_en:1;
+        /** task_duty_scale_update_ch4_en : R/W; bitpos: [28]; default: 0;
+         *  Ledc ch4 duty scale update task enable register, write 1 to enable this task.
+         */
+        uint32_t task_duty_scale_update_ch4_en:1;
+        /** task_duty_scale_update_ch5_en : R/W; bitpos: [29]; default: 0;
+         *  Ledc ch5 duty scale update task enable register, write 1 to enable this task.
+         */
+        uint32_t task_duty_scale_update_ch5_en:1;
+        uint32_t reserved_30:2;
+    };
+    uint32_t val;
+} ledc_evt_task_en0_reg_t;
+
+/** Type of evt_task_en1 register
+ *  Ledc event task enable bit register1.
+ */
+typedef union {
+    struct {
+        /** task_timer0_res_update_en : R/W; bitpos: [0]; default: 0;
+         *  Ledc timer0 res update task enable register, write 1 to enable this task.
+         */
+        uint32_t task_timer0_res_update_en:1;
+        /** task_timer1_res_update_en : R/W; bitpos: [1]; default: 0;
+         *  Ledc timer1 res update task enable register, write 1 to enable this task.
+         */
+        uint32_t task_timer1_res_update_en:1;
+        /** task_timer2_res_update_en : R/W; bitpos: [2]; default: 0;
+         *  Ledc timer2 res update task enable register, write 1 to enable this task.
+         */
+        uint32_t task_timer2_res_update_en:1;
+        /** task_timer3_res_update_en : R/W; bitpos: [3]; default: 0;
+         *  Ledc timer3 res update task enable register, write 1 to enable this task.
+         */
+        uint32_t task_timer3_res_update_en:1;
+        /** task_timer0_cap_en : R/W; bitpos: [4]; default: 0;
+         *  Ledc timer0 capture task enable register, write 1 to enable this task.
+         */
+        uint32_t task_timer0_cap_en:1;
+        /** task_timer1_cap_en : R/W; bitpos: [5]; default: 0;
+         *  Ledc timer1 capture task enable register, write 1 to enable this task.
+         */
+        uint32_t task_timer1_cap_en:1;
+        /** task_timer2_cap_en : R/W; bitpos: [6]; default: 0;
+         *  Ledc timer2 capture task enable register, write 1 to enable this task.
+         */
+        uint32_t task_timer2_cap_en:1;
+        /** task_timer3_cap_en : R/W; bitpos: [7]; default: 0;
+         *  Ledc timer3 capture task enable register, write 1 to enable this task.
+         */
+        uint32_t task_timer3_cap_en:1;
+        /** task_sig_out_dis_ch0_en : R/W; bitpos: [8]; default: 0;
+         *  Ledc ch0 signal out disable task enable register, write 1 to enable this task.
+         */
+        uint32_t task_sig_out_dis_ch0_en:1;
+        /** task_sig_out_dis_ch1_en : R/W; bitpos: [9]; default: 0;
+         *  Ledc ch1 signal out disable task enable register, write 1 to enable this task.
+         */
+        uint32_t task_sig_out_dis_ch1_en:1;
+        /** task_sig_out_dis_ch2_en : R/W; bitpos: [10]; default: 0;
+         *  Ledc ch2 signal out disable task enable register, write 1 to enable this task.
+         */
+        uint32_t task_sig_out_dis_ch2_en:1;
+        /** task_sig_out_dis_ch3_en : R/W; bitpos: [11]; default: 0;
+         *  Ledc ch3 signal out disable task enable register, write 1 to enable this task.
+         */
+        uint32_t task_sig_out_dis_ch3_en:1;
+        /** task_sig_out_dis_ch4_en : R/W; bitpos: [12]; default: 0;
+         *  Ledc ch4 signal out disable task enable register, write 1 to enable this task.
+         */
+        uint32_t task_sig_out_dis_ch4_en:1;
+        /** task_sig_out_dis_ch5_en : R/W; bitpos: [13]; default: 0;
+         *  Ledc ch5 signal out disable task enable register, write 1 to enable this task.
+         */
+        uint32_t task_sig_out_dis_ch5_en:1;
+        uint32_t reserved_14:2;
+        /** task_ovf_cnt_rst_ch0_en : R/W; bitpos: [16]; default: 0;
+         *  Ledc ch0 overflow count reset task enable register, write 1 to enable this task.
+         */
+        uint32_t task_ovf_cnt_rst_ch0_en:1;
+        /** task_ovf_cnt_rst_ch1_en : R/W; bitpos: [17]; default: 0;
+         *  Ledc ch1 overflow count reset task enable register, write 1 to enable this task.
+         */
+        uint32_t task_ovf_cnt_rst_ch1_en:1;
+        /** task_ovf_cnt_rst_ch2_en : R/W; bitpos: [18]; default: 0;
+         *  Ledc ch2 overflow count reset task enable register, write 1 to enable this task.
+         */
+        uint32_t task_ovf_cnt_rst_ch2_en:1;
+        /** task_ovf_cnt_rst_ch3_en : R/W; bitpos: [19]; default: 0;
+         *  Ledc ch3 overflow count reset task enable register, write 1 to enable this task.
+         */
+        uint32_t task_ovf_cnt_rst_ch3_en:1;
+        /** task_ovf_cnt_rst_ch4_en : R/W; bitpos: [20]; default: 0;
+         *  Ledc ch4 overflow count reset task enable register, write 1 to enable this task.
+         */
+        uint32_t task_ovf_cnt_rst_ch4_en:1;
+        /** task_ovf_cnt_rst_ch5_en : R/W; bitpos: [21]; default: 0;
+         *  Ledc ch5 overflow count reset task enable register, write 1 to enable this task.
+         */
+        uint32_t task_ovf_cnt_rst_ch5_en:1;
+        uint32_t reserved_22:2;
+        /** task_timer0_rst_en : R/W; bitpos: [24]; default: 0;
+         *  Ledc timer0 reset task enable register, write 1 to enable this task.
+         */
+        uint32_t task_timer0_rst_en:1;
+        /** task_timer1_rst_en : R/W; bitpos: [25]; default: 0;
+         *  Ledc timer1 reset task enable register, write 1 to enable this task.
+         */
+        uint32_t task_timer1_rst_en:1;
+        /** task_timer2_rst_en : R/W; bitpos: [26]; default: 0;
+         *  Ledc timer2 reset task enable register, write 1 to enable this task.
+         */
+        uint32_t task_timer2_rst_en:1;
+        /** task_timer3_rst_en : R/W; bitpos: [27]; default: 0;
+         *  Ledc timer3 reset task enable register, write 1 to enable this task.
+         */
+        uint32_t task_timer3_rst_en:1;
+        /** task_timer0_pause_resume_en : R/W; bitpos: [28]; default: 0;
+         *  Ledc timer0 pause resume task enable register, write 1 to enable this task.
+         */
+        uint32_t task_timer0_pause_resume_en:1;
+        /** task_timer1_pause_resume_en : R/W; bitpos: [29]; default: 0;
+         *  Ledc timer1 pause resume task enable register, write 1 to enable this task.
+         */
+        uint32_t task_timer1_pause_resume_en:1;
+        /** task_timer2_pause_resume_en : R/W; bitpos: [30]; default: 0;
+         *  Ledc timer2 pause resume task enable register, write 1 to enable this task.
+         */
+        uint32_t task_timer2_pause_resume_en:1;
+        /** task_timer3_pause_resume_en : R/W; bitpos: [31]; default: 0;
+         *  Ledc timer3 pause resume task enable register, write 1 to enable this task.
+         */
+        uint32_t task_timer3_pause_resume_en:1;
+    };
+    uint32_t val;
+} ledc_evt_task_en1_reg_t;
+
+/** Type of evt_task_en2 register
+ *  Ledc event task enable bit register2.
+ */
+typedef union {
+    struct {
+        /** task_gamma_restart_ch0_en : R/W; bitpos: [0]; default: 0;
+         *  Ledc ch0 gamma restart task enable register, write 1 to enable this task.
+         */
+        uint32_t task_gamma_restart_ch0_en:1;
+        /** task_gamma_restart_ch1_en : R/W; bitpos: [1]; default: 0;
+         *  Ledc ch1 gamma restart task enable register, write 1 to enable this task.
+         */
+        uint32_t task_gamma_restart_ch1_en:1;
+        /** task_gamma_restart_ch2_en : R/W; bitpos: [2]; default: 0;
+         *  Ledc ch2 gamma restart task enable register, write 1 to enable this task.
+         */
+        uint32_t task_gamma_restart_ch2_en:1;
+        /** task_gamma_restart_ch3_en : R/W; bitpos: [3]; default: 0;
+         *  Ledc ch3 gamma restart task enable register, write 1 to enable this task.
+         */
+        uint32_t task_gamma_restart_ch3_en:1;
+        /** task_gamma_restart_ch4_en : R/W; bitpos: [4]; default: 0;
+         *  Ledc ch4 gamma restart task enable register, write 1 to enable this task.
+         */
+        uint32_t task_gamma_restart_ch4_en:1;
+        /** task_gamma_restart_ch5_en : R/W; bitpos: [5]; default: 0;
+         *  Ledc ch5 gamma restart task enable register, write 1 to enable this task.
+         */
+        uint32_t task_gamma_restart_ch5_en:1;
+        uint32_t reserved_6:2;
+        /** task_gamma_pause_ch0_en : R/W; bitpos: [8]; default: 0;
+         *  Ledc ch0 gamma pause task enable register, write 1 to enable this task.
+         */
+        uint32_t task_gamma_pause_ch0_en:1;
+        /** task_gamma_pause_ch1_en : R/W; bitpos: [9]; default: 0;
+         *  Ledc ch1 gamma pause task enable register, write 1 to enable this task.
+         */
+        uint32_t task_gamma_pause_ch1_en:1;
+        /** task_gamma_pause_ch2_en : R/W; bitpos: [10]; default: 0;
+         *  Ledc ch2 gamma pause task enable register, write 1 to enable this task.
+         */
+        uint32_t task_gamma_pause_ch2_en:1;
+        /** task_gamma_pause_ch3_en : R/W; bitpos: [11]; default: 0;
+         *  Ledc ch3 gamma pause task enable register, write 1 to enable this task.
+         */
+        uint32_t task_gamma_pause_ch3_en:1;
+        /** task_gamma_pause_ch4_en : R/W; bitpos: [12]; default: 0;
+         *  Ledc ch4 gamma pause task enable register, write 1 to enable this task.
+         */
+        uint32_t task_gamma_pause_ch4_en:1;
+        /** task_gamma_pause_ch5_en : R/W; bitpos: [13]; default: 0;
+         *  Ledc ch5 gamma pause task enable register, write 1 to enable this task.
+         */
+        uint32_t task_gamma_pause_ch5_en:1;
+        uint32_t reserved_14:2;
+        /** task_gamma_resume_ch0_en : R/W; bitpos: [16]; default: 0;
+         *  Ledc ch0 gamma resume task enable register, write 1 to enable this task.
+         */
+        uint32_t task_gamma_resume_ch0_en:1;
+        /** task_gamma_resume_ch1_en : R/W; bitpos: [17]; default: 0;
+         *  Ledc ch1 gamma resume task enable register, write 1 to enable this task.
+         */
+        uint32_t task_gamma_resume_ch1_en:1;
+        /** task_gamma_resume_ch2_en : R/W; bitpos: [18]; default: 0;
+         *  Ledc ch2 gamma resume task enable register, write 1 to enable this task.
+         */
+        uint32_t task_gamma_resume_ch2_en:1;
+        /** task_gamma_resume_ch3_en : R/W; bitpos: [19]; default: 0;
+         *  Ledc ch3 gamma resume task enable register, write 1 to enable this task.
+         */
+        uint32_t task_gamma_resume_ch3_en:1;
+        /** task_gamma_resume_ch4_en : R/W; bitpos: [20]; default: 0;
+         *  Ledc ch4 gamma resume task enable register, write 1 to enable this task.
+         */
+        uint32_t task_gamma_resume_ch4_en:1;
+        /** task_gamma_resume_ch5_en : R/W; bitpos: [21]; default: 0;
+         *  Ledc ch5 gamma resume task enable register, write 1 to enable this task.
+         */
+        uint32_t task_gamma_resume_ch5_en:1;
+        uint32_t reserved_22:10;
+    };
+    uint32_t val;
+} ledc_evt_task_en2_reg_t;
+
+/** Type of timern_cmp register
+ *  Ledc timern compare value register.
+ */
+typedef union {
+    struct {
+        /** cmp : R/W; bitpos: [19:0]; default: 0;
+         *  This register stores ledc timern compare value.
+         */
+        uint32_t cmp:20;
+        uint32_t reserved_20:12;
+    };
+    uint32_t val;
+} ledc_timern_cmp_reg_t;
+
+/** Type of timern_cnt_cap register
+ *  Ledc timern count value capture register.
+ */
+typedef union {
+    struct {
+        /** cnt_cap : RO; bitpos: [19:0]; default: 0;
+         *  This register stores ledc timern count value.
+         */
+        uint32_t cnt_cap:20;
+        uint32_t reserved_20:12;
+    };
+    uint32_t val;
+} ledc_timern_cnt_cap_reg_t;
+
+/** Type of conf register
+ *  Global ledc configuration register
+ */
+typedef union {
+    struct {
+        /** apb_clk_sel : R/W; bitpos: [1:0]; default: 0;
+         *  This bit is used to select clock source for the 4 timers .
+         *
+         *  2'd1: APB_CLK 2'd2: RTC8M_CLK 2'd3: XTAL_CLK
+         */
+        uint32_t apb_clk_sel:2;
+        /** gamma_ram_clk_en_ch0 : R/W; bitpos: [2]; default: 0;
+         *  This bit is used to control clock.
+         *
+         *  1'b1: Force clock on for gamma ram. 1'h0: Support clock only when application
+         *  writes or read gamma ram.
+         */
+        uint32_t gamma_ram_clk_en_ch0:1;
+        /** gamma_ram_clk_en_ch1 : R/W; bitpos: [3]; default: 0;
+         *  This bit is used to control clock.
+         *
+         *  1'b1: Force clock on for gamma ram. 1'h0: Support clock only when application
+         *  writes or read gamma ram.
+         */
+        uint32_t gamma_ram_clk_en_ch1:1;
+        /** gamma_ram_clk_en_ch2 : R/W; bitpos: [4]; default: 0;
+         *  This bit is used to control clock.
+         *
+         *  1'b1: Force clock on for gamma ram. 1'h0: Support clock only when application
+         *  writes or read gamma ram.
+         */
+        uint32_t gamma_ram_clk_en_ch2:1;
+        /** gamma_ram_clk_en_ch3 : R/W; bitpos: [5]; default: 0;
+         *  This bit is used to control clock.
+         *
+         *  1'b1: Force clock on for gamma ram. 1'h0: Support clock only when application
+         *  writes or read gamma ram.
+         */
+        uint32_t gamma_ram_clk_en_ch3:1;
+        /** gamma_ram_clk_en_ch4 : R/W; bitpos: [6]; default: 0;
+         *  This bit is used to control clock.
+         *
+         *  1'b1: Force clock on for gamma ram. 1'h0: Support clock only when application
+         *  writes or read gamma ram.
+         */
+        uint32_t gamma_ram_clk_en_ch4:1;
+        /** gamma_ram_clk_en_ch5 : R/W; bitpos: [7]; default: 0;
+         *  This bit is used to control clock.
+         *
+         *  1'b1: Force clock on for gamma ram. 1'h0: Support clock only when application
+         *  writes or read gamma ram.
+         */
+        uint32_t gamma_ram_clk_en_ch5:1;
+        uint32_t reserved_8:23;
+        /** clk_en : R/W; bitpos: [31]; default: 0;
+         *  This bit is used to control clock.
+         *
+         *  1'b1: Force clock on for register. 1'h0: Support clock only when application writes
+         *  registers.
+         */
+        uint32_t clk_en:1;
+    };
+    uint32_t val;
+} ledc_conf_reg_t;
+
+
+/** Group: Hpoint Register */
+/** Type of chn_hpoint register
+ *  High point register for channel n
+ */
+typedef union {
+    struct {
+        /** hpoint : R/W; bitpos: [19:0]; default: 0;
+         *  The output value changes to high when the selected timers has reached the value
+         *  specified by this register.
+         */
+        uint32_t hpoint:20;
+        uint32_t reserved_20:12;
+    };
+    uint32_t val;
+} ledc_chn_hpoint_reg_t;
+
+
+/** Group: Duty Cycle Register */
+/** Type of chn_duty register
+ *  Initial duty cycle for channel n
+ */
+typedef union {
+    struct {
+        /** duty : R/W; bitpos: [24:0]; default: 0;
+         *  This register is used to change the output duty by controlling the Lpoint.
+         *
+         *  The output value turns to low when the selected timers has reached the Lpoint.
+         */
+        uint32_t duty:25;
+        uint32_t reserved_25:7;
+    };
+    uint32_t val;
+} ledc_chn_duty_reg_t;
+
+/** Type of chn_duty_r register
+ *  Current duty cycle for channel n
+ */
+typedef union {
+    struct {
+        /** duty_r : RO; bitpos: [24:0]; default: 0;
+         *  This register stores the current duty of output signal on channel n.
+         */
+        uint32_t duty_r:25;
+        uint32_t reserved_25:7;
+    };
+    uint32_t val;
+} ledc_chn_duty_r_reg_t;
+
+
+/** Group: Timer Register */
+/** Type of timern_conf register
+ *  Timer n configuration
+ */
+typedef union {
+    struct {
+        /** duty_res : R/W; bitpos: [4:0]; default: 0;
+         *  This register is used to control the range of the counter in timer n.
+         */
+        uint32_t duty_res:5;
+        /** clk_div : R/W; bitpos: [22:5]; default: 0;
+         *  This register is used to configure the divisor for the divider in timer n.
+         *
+         *  The least significant eight bits represent the fractional part.
+         */
+        uint32_t clk_div:18;
+        /** pause : R/W; bitpos: [23]; default: 0;
+         *  This bit is used to suspend the counter in timer n.
+         */
+        uint32_t pause:1;
+        /** rst : R/W; bitpos: [24]; default: 1;
+         *  This bit is used to reset timer n. The counter will show 0 after reset.
+         */
+        uint32_t rst:1;
+        /** tick_sel : R/W; bitpos: [25]; default: 0;
+         *  This bit is used to select clock for timer n. When this bit is set to 1
+         *  LEDC_APB_CLK_SEL[1:0] should be 1, otherwise the timer clock may be not accurate.
+         *
+         *  1'h0: SLOW_CLK 1'h1: REF_TICK
+         */
+        uint32_t tick_sel:1;
+        /** para_up : WT; bitpos: [26]; default: 0;
+         *  Set this bit to update LEDC_CLK_DIV_TIMERn and LEDC_TIMERn_DUTY_RES.
+         */
+        uint32_t para_up:1;
+        uint32_t reserved_27:5;
+    };
+    uint32_t val;
+} ledc_timerx_conf_reg_t;
+
+/** Type of timern_value register
+ *  Timer n current counter value
+ */
+typedef union {
+    struct {
+        /** timer_cnt : RO; bitpos: [19:0]; default: 0;
+         *  This register stores the current counter value of timer n.
+         */
+        uint32_t timer_cnt:20;
+        uint32_t reserved_20:12;
+    };
+    uint32_t val;
+} ledc_timerx_value_reg_t;
+
+
+/** Group: Interrupt Register */
+/** Type of int_raw register
+ *  Raw interrupt status
+ */
+typedef union {
+    struct {
+        /** timer0_ovf_int_raw : R/WTC/SS; bitpos: [0]; default: 0;
+         *  Triggered when the timer0 has reached its maximum counter value.
+         */
+        uint32_t timer0_ovf_int_raw:1;
+        /** timer1_ovf_int_raw : R/WTC/SS; bitpos: [1]; default: 0;
+         *  Triggered when the timer1 has reached its maximum counter value.
+         */
+        uint32_t timer1_ovf_int_raw:1;
+        /** timer2_ovf_int_raw : R/WTC/SS; bitpos: [2]; default: 0;
+         *  Triggered when the timer2 has reached its maximum counter value.
+         */
+        uint32_t timer2_ovf_int_raw:1;
+        /** timer3_ovf_int_raw : R/WTC/SS; bitpos: [3]; default: 0;
+         *  Triggered when the timer3 has reached its maximum counter value.
+         */
+        uint32_t timer3_ovf_int_raw:1;
+        /** duty_chng_end_ch0_int_raw : R/WTC/SS; bitpos: [4]; default: 0;
+         *  Interrupt raw bit for channel 0. Triggered when the gradual change of duty has
+         *  finished.
+         */
+        uint32_t duty_chng_end_ch0_int_raw:1;
+        /** duty_chng_end_ch1_int_raw : R/WTC/SS; bitpos: [5]; default: 0;
+         *  Interrupt raw bit for channel 1. Triggered when the gradual change of duty has
+         *  finished.
+         */
+        uint32_t duty_chng_end_ch1_int_raw:1;
+        /** duty_chng_end_ch2_int_raw : R/WTC/SS; bitpos: [6]; default: 0;
+         *  Interrupt raw bit for channel 2. Triggered when the gradual change of duty has
+         *  finished.
+         */
+        uint32_t duty_chng_end_ch2_int_raw:1;
+        /** duty_chng_end_ch3_int_raw : R/WTC/SS; bitpos: [7]; default: 0;
+         *  Interrupt raw bit for channel 3. Triggered when the gradual change of duty has
+         *  finished.
+         */
+        uint32_t duty_chng_end_ch3_int_raw:1;
+        /** duty_chng_end_ch4_int_raw : R/WTC/SS; bitpos: [8]; default: 0;
+         *  Interrupt raw bit for channel 4. Triggered when the gradual change of duty has
+         *  finished.
+         */
+        uint32_t duty_chng_end_ch4_int_raw:1;
+        /** duty_chng_end_ch5_int_raw : R/WTC/SS; bitpos: [9]; default: 0;
+         *  Interrupt raw bit for channel 5. Triggered when the gradual change of duty has
+         *  finished.
+         */
+        uint32_t duty_chng_end_ch5_int_raw:1;
+        uint32_t reserved_10:2;
+        /** ovf_cnt_ch0_int_raw : R/WTC/SS; bitpos: [12]; default: 0;
+         *  Interrupt raw bit for channel 0. Triggered when the ovf_cnt has reached the value
+         *  specified by LEDC_OVF_NUM_CH0.
+         */
+        uint32_t ovf_cnt_ch0_int_raw:1;
+        /** ovf_cnt_ch1_int_raw : R/WTC/SS; bitpos: [13]; default: 0;
+         *  Interrupt raw bit for channel 1. Triggered when the ovf_cnt has reached the value
+         *  specified by LEDC_OVF_NUM_CH1.
+         */
+        uint32_t ovf_cnt_ch1_int_raw:1;
+        /** ovf_cnt_ch2_int_raw : R/WTC/SS; bitpos: [14]; default: 0;
+         *  Interrupt raw bit for channel 2. Triggered when the ovf_cnt has reached the value
+         *  specified by LEDC_OVF_NUM_CH2.
+         */
+        uint32_t ovf_cnt_ch2_int_raw:1;
+        /** ovf_cnt_ch3_int_raw : R/WTC/SS; bitpos: [15]; default: 0;
+         *  Interrupt raw bit for channel 3. Triggered when the ovf_cnt has reached the value
+         *  specified by LEDC_OVF_NUM_CH3.
+         */
+        uint32_t ovf_cnt_ch3_int_raw:1;
+        /** ovf_cnt_ch4_int_raw : R/WTC/SS; bitpos: [16]; default: 0;
+         *  Interrupt raw bit for channel 4. Triggered when the ovf_cnt has reached the value
+         *  specified by LEDC_OVF_NUM_CH4.
+         */
+        uint32_t ovf_cnt_ch4_int_raw:1;
+        /** ovf_cnt_ch5_int_raw : R/WTC/SS; bitpos: [17]; default: 0;
+         *  Interrupt raw bit for channel 5. Triggered when the ovf_cnt has reached the value
+         *  specified by LEDC_OVF_NUM_CH5.
+         */
+        uint32_t ovf_cnt_ch5_int_raw:1;
+        uint32_t reserved_18:14;
+    };
+    uint32_t val;
+} ledc_int_raw_reg_t;
+
+/** Type of int_st register
+ *  Masked interrupt status
+ */
+typedef union {
+    struct {
+        /** timer0_ovf_int_st : RO; bitpos: [0]; default: 0;
+         *  This is the masked interrupt status bit for the LEDC_TIMER0_OVF_INT interrupt when
+         *  LEDC_TIMER0_OVF_INT_ENA is set to 1.
+         */
+        uint32_t timer0_ovf_int_st:1;
+        /** timer1_ovf_int_st : RO; bitpos: [1]; default: 0;
+         *  This is the masked interrupt status bit for the LEDC_TIMER1_OVF_INT interrupt when
+         *  LEDC_TIMER1_OVF_INT_ENA is set to 1.
+         */
+        uint32_t timer1_ovf_int_st:1;
+        /** timer2_ovf_int_st : RO; bitpos: [2]; default: 0;
+         *  This is the masked interrupt status bit for the LEDC_TIMER2_OVF_INT interrupt when
+         *  LEDC_TIMER2_OVF_INT_ENA is set to 1.
+         */
+        uint32_t timer2_ovf_int_st:1;
+        /** timer3_ovf_int_st : RO; bitpos: [3]; default: 0;
+         *  This is the masked interrupt status bit for the LEDC_TIMER3_OVF_INT interrupt when
+         *  LEDC_TIMER3_OVF_INT_ENA is set to 1.
+         */
+        uint32_t timer3_ovf_int_st:1;
+        /** duty_chng_end_ch0_int_st : RO; bitpos: [4]; default: 0;
+         *  This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH0_INT
+         *  interrupt when LEDC_DUTY_CHNG_END_CH0_INT_ENA is set to 1.
+         */
+        uint32_t duty_chng_end_ch0_int_st:1;
+        /** duty_chng_end_ch1_int_st : RO; bitpos: [5]; default: 0;
+         *  This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH1_INT
+         *  interrupt when LEDC_DUTY_CHNG_END_CH1_INT_ENA is set to 1.
+         */
+        uint32_t duty_chng_end_ch1_int_st:1;
+        /** duty_chng_end_ch2_int_st : RO; bitpos: [6]; default: 0;
+         *  This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH2_INT
+         *  interrupt when LEDC_DUTY_CHNG_END_CH2_INT_ENA is set to 1.
+         */
+        uint32_t duty_chng_end_ch2_int_st:1;
+        /** duty_chng_end_ch3_int_st : RO; bitpos: [7]; default: 0;
+         *  This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH3_INT
+         *  interrupt when LEDC_DUTY_CHNG_END_CH3_INT_ENA is set to 1.
+         */
+        uint32_t duty_chng_end_ch3_int_st:1;
+        /** duty_chng_end_ch4_int_st : RO; bitpos: [8]; default: 0;
+         *  This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH4_INT
+         *  interrupt when LEDC_DUTY_CHNG_END_CH4_INT_ENA is set to 1.
+         */
+        uint32_t duty_chng_end_ch4_int_st:1;
+        /** duty_chng_end_ch5_int_st : RO; bitpos: [9]; default: 0;
+         *  This is the masked interrupt status bit for the LEDC_DUTY_CHNG_END_CH5_INT
+         *  interrupt when LEDC_DUTY_CHNG_END_CH5_INT_ENA is set to 1.
+         */
+        uint32_t duty_chng_end_ch5_int_st:1;
+        uint32_t reserved_10:2;
+        /** ovf_cnt_ch0_int_st : RO; bitpos: [12]; default: 0;
+         *  This is the masked interrupt status bit for the LEDC_OVF_CNT_CH0_INT interrupt when
+         *  LEDC_OVF_CNT_CH0_INT_ENA is set to 1.
+         */
+        uint32_t ovf_cnt_ch0_int_st:1;
+        /** ovf_cnt_ch1_int_st : RO; bitpos: [13]; default: 0;
+         *  This is the masked interrupt status bit for the LEDC_OVF_CNT_CH1_INT interrupt when
+         *  LEDC_OVF_CNT_CH1_INT_ENA is set to 1.
+         */
+        uint32_t ovf_cnt_ch1_int_st:1;
+        /** ovf_cnt_ch2_int_st : RO; bitpos: [14]; default: 0;
+         *  This is the masked interrupt status bit for the LEDC_OVF_CNT_CH2_INT interrupt when
+         *  LEDC_OVF_CNT_CH2_INT_ENA is set to 1.
+         */
+        uint32_t ovf_cnt_ch2_int_st:1;
+        /** ovf_cnt_ch3_int_st : RO; bitpos: [15]; default: 0;
+         *  This is the masked interrupt status bit for the LEDC_OVF_CNT_CH3_INT interrupt when
+         *  LEDC_OVF_CNT_CH3_INT_ENA is set to 1.
+         */
+        uint32_t ovf_cnt_ch3_int_st:1;
+        /** ovf_cnt_ch4_int_st : RO; bitpos: [16]; default: 0;
+         *  This is the masked interrupt status bit for the LEDC_OVF_CNT_CH4_INT interrupt when
+         *  LEDC_OVF_CNT_CH4_INT_ENA is set to 1.
+         */
+        uint32_t ovf_cnt_ch4_int_st:1;
+        /** ovf_cnt_ch5_int_st : RO; bitpos: [17]; default: 0;
+         *  This is the masked interrupt status bit for the LEDC_OVF_CNT_CH5_INT interrupt when
+         *  LEDC_OVF_CNT_CH5_INT_ENA is set to 1.
+         */
+        uint32_t ovf_cnt_ch5_int_st:1;
+        uint32_t reserved_18:14;
+    };
+    uint32_t val;
+} ledc_int_st_reg_t;
+
+/** Type of int_ena register
+ *  Interrupt enable bits
+ */
+typedef union {
+    struct {
+        /** timer0_ovf_int_ena : R/W; bitpos: [0]; default: 0;
+         *  The interrupt enable bit for the LEDC_TIMER0_OVF_INT interrupt.
+         */
+        uint32_t timer0_ovf_int_ena:1;
+        /** timer1_ovf_int_ena : R/W; bitpos: [1]; default: 0;
+         *  The interrupt enable bit for the LEDC_TIMER1_OVF_INT interrupt.
+         */
+        uint32_t timer1_ovf_int_ena:1;
+        /** timer2_ovf_int_ena : R/W; bitpos: [2]; default: 0;
+         *  The interrupt enable bit for the LEDC_TIMER2_OVF_INT interrupt.
+         */
+        uint32_t timer2_ovf_int_ena:1;
+        /** timer3_ovf_int_ena : R/W; bitpos: [3]; default: 0;
+         *  The interrupt enable bit for the LEDC_TIMER3_OVF_INT interrupt.
+         */
+        uint32_t timer3_ovf_int_ena:1;
+        /** duty_chng_end_ch0_int_ena : R/W; bitpos: [4]; default: 0;
+         *  The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH0_INT interrupt.
+         */
+        uint32_t duty_chng_end_ch0_int_ena:1;
+        /** duty_chng_end_ch1_int_ena : R/W; bitpos: [5]; default: 0;
+         *  The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH1_INT interrupt.
+         */
+        uint32_t duty_chng_end_ch1_int_ena:1;
+        /** duty_chng_end_ch2_int_ena : R/W; bitpos: [6]; default: 0;
+         *  The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH2_INT interrupt.
+         */
+        uint32_t duty_chng_end_ch2_int_ena:1;
+        /** duty_chng_end_ch3_int_ena : R/W; bitpos: [7]; default: 0;
+         *  The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH3_INT interrupt.
+         */
+        uint32_t duty_chng_end_ch3_int_ena:1;
+        /** duty_chng_end_ch4_int_ena : R/W; bitpos: [8]; default: 0;
+         *  The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH4_INT interrupt.
+         */
+        uint32_t duty_chng_end_ch4_int_ena:1;
+        /** duty_chng_end_ch5_int_ena : R/W; bitpos: [9]; default: 0;
+         *  The interrupt enable bit for the LEDC_DUTY_CHNG_END_CH5_INT interrupt.
+         */
+        uint32_t duty_chng_end_ch5_int_ena:1;
+        uint32_t reserved_10:2;
+        /** ovf_cnt_ch0_int_ena : R/W; bitpos: [12]; default: 0;
+         *  The interrupt enable bit for the LEDC_OVF_CNT_CH0_INT interrupt.
+         */
+        uint32_t ovf_cnt_ch0_int_ena:1;
+        /** ovf_cnt_ch1_int_ena : R/W; bitpos: [13]; default: 0;
+         *  The interrupt enable bit for the LEDC_OVF_CNT_CH1_INT interrupt.
+         */
+        uint32_t ovf_cnt_ch1_int_ena:1;
+        /** ovf_cnt_ch2_int_ena : R/W; bitpos: [14]; default: 0;
+         *  The interrupt enable bit for the LEDC_OVF_CNT_CH2_INT interrupt.
+         */
+        uint32_t ovf_cnt_ch2_int_ena:1;
+        /** ovf_cnt_ch3_int_ena : R/W; bitpos: [15]; default: 0;
+         *  The interrupt enable bit for the LEDC_OVF_CNT_CH3_INT interrupt.
+         */
+        uint32_t ovf_cnt_ch3_int_ena:1;
+        /** ovf_cnt_ch4_int_ena : R/W; bitpos: [16]; default: 0;
+         *  The interrupt enable bit for the LEDC_OVF_CNT_CH4_INT interrupt.
+         */
+        uint32_t ovf_cnt_ch4_int_ena:1;
+        /** ovf_cnt_ch5_int_ena : R/W; bitpos: [17]; default: 0;
+         *  The interrupt enable bit for the LEDC_OVF_CNT_CH5_INT interrupt.
+         */
+        uint32_t ovf_cnt_ch5_int_ena:1;
+        uint32_t reserved_18:14;
+    };
+    uint32_t val;
+} ledc_int_ena_reg_t;
+
+/** Type of int_clr register
+ *  Interrupt clear bits
+ */
+typedef union {
+    struct {
+        /** timer0_ovf_int_clr : WT; bitpos: [0]; default: 0;
+         *  Set this bit to clear the LEDC_TIMER0_OVF_INT interrupt.
+         */
+        uint32_t timer0_ovf_int_clr:1;
+        /** timer1_ovf_int_clr : WT; bitpos: [1]; default: 0;
+         *  Set this bit to clear the LEDC_TIMER1_OVF_INT interrupt.
+         */
+        uint32_t timer1_ovf_int_clr:1;
+        /** timer2_ovf_int_clr : WT; bitpos: [2]; default: 0;
+         *  Set this bit to clear the LEDC_TIMER2_OVF_INT interrupt.
+         */
+        uint32_t timer2_ovf_int_clr:1;
+        /** timer3_ovf_int_clr : WT; bitpos: [3]; default: 0;
+         *  Set this bit to clear the LEDC_TIMER3_OVF_INT interrupt.
+         */
+        uint32_t timer3_ovf_int_clr:1;
+        /** duty_chng_end_ch0_int_clr : WT; bitpos: [4]; default: 0;
+         *  Set this bit to clear the LEDC_DUTY_CHNG_END_CH0_INT interrupt.
+         */
+        uint32_t duty_chng_end_ch0_int_clr:1;
+        /** duty_chng_end_ch1_int_clr : WT; bitpos: [5]; default: 0;
+         *  Set this bit to clear the LEDC_DUTY_CHNG_END_CH1_INT interrupt.
+         */
+        uint32_t duty_chng_end_ch1_int_clr:1;
+        /** duty_chng_end_ch2_int_clr : WT; bitpos: [6]; default: 0;
+         *  Set this bit to clear the LEDC_DUTY_CHNG_END_CH2_INT interrupt.
+         */
+        uint32_t duty_chng_end_ch2_int_clr:1;
+        /** duty_chng_end_ch3_int_clr : WT; bitpos: [7]; default: 0;
+         *  Set this bit to clear the LEDC_DUTY_CHNG_END_CH3_INT interrupt.
+         */
+        uint32_t duty_chng_end_ch3_int_clr:1;
+        /** duty_chng_end_ch4_int_clr : WT; bitpos: [8]; default: 0;
+         *  Set this bit to clear the LEDC_DUTY_CHNG_END_CH4_INT interrupt.
+         */
+        uint32_t duty_chng_end_ch4_int_clr:1;
+        /** duty_chng_end_ch5_int_clr : WT; bitpos: [9]; default: 0;
+         *  Set this bit to clear the LEDC_DUTY_CHNG_END_CH5_INT interrupt.
+         */
+        uint32_t duty_chng_end_ch5_int_clr:1;
+        uint32_t reserved_10:2;
+        /** ovf_cnt_ch0_int_clr : WT; bitpos: [12]; default: 0;
+         *  Set this bit to clear the LEDC_OVF_CNT_CH0_INT interrupt.
+         */
+        uint32_t ovf_cnt_ch0_int_clr:1;
+        /** ovf_cnt_ch1_int_clr : WT; bitpos: [13]; default: 0;
+         *  Set this bit to clear the LEDC_OVF_CNT_CH1_INT interrupt.
+         */
+        uint32_t ovf_cnt_ch1_int_clr:1;
+        /** ovf_cnt_ch2_int_clr : WT; bitpos: [14]; default: 0;
+         *  Set this bit to clear the LEDC_OVF_CNT_CH2_INT interrupt.
+         */
+        uint32_t ovf_cnt_ch2_int_clr:1;
+        /** ovf_cnt_ch3_int_clr : WT; bitpos: [15]; default: 0;
+         *  Set this bit to clear the LEDC_OVF_CNT_CH3_INT interrupt.
+         */
+        uint32_t ovf_cnt_ch3_int_clr:1;
+        /** ovf_cnt_ch4_int_clr : WT; bitpos: [16]; default: 0;
+         *  Set this bit to clear the LEDC_OVF_CNT_CH4_INT interrupt.
+         */
+        uint32_t ovf_cnt_ch4_int_clr:1;
+        /** ovf_cnt_ch5_int_clr : WT; bitpos: [17]; default: 0;
+         *  Set this bit to clear the LEDC_OVF_CNT_CH5_INT interrupt.
+         */
+        uint32_t ovf_cnt_ch5_int_clr:1;
+        uint32_t reserved_18:14;
+    };
+    uint32_t val;
+} ledc_int_clr_reg_t;
+
+
+/** Group: Gamma RAM Register */
+/** Type of chn_gamma_wr register
+ *  Ledc chn gamma ram write register.
+ */
+typedef union {
+    struct {
+        /** gamma_duty_inc : R/W; bitpos: [0]; default: 0;
+         *  Ledc chn gamma duty inc of current ram write address.This register is used to
+         *  increase or decrease the duty of output signal on channel n.
+         *
+         *  1: Increase  0: Decrease.
+         */
+        uint32_t gamma_duty_inc:1;
+        /** gamma_duty_cycle : R/W; bitpos: [10:1]; default: 0;
+         *  Ledc chn gamma duty cycle of current ram write address.The duty will change every
+         *  LEDC_CHn_GAMMA_DUTY_CYCLE on channel n.
+         */
+        uint32_t gamma_duty_cycle:10;
+        /** gamma_scale : R/W; bitpos: [20:11]; default: 0;
+         *  Ledc chn gamma scale of current ram write address.This register is used to
+         *  configure the changing step scale of duty on channel n.
+         */
+        uint32_t gamma_scale:10;
+        /** gamma_duty_num : R/W; bitpos: [30:21]; default: 0;
+         *  Ledc chn gamma duty num of current ram write address.This register is used to
+         *  control the number of times the duty cycle will be changed.
+         */
+        uint32_t gamma_duty_num:10;
+        uint32_t reserved_31:1;
+    };
+    uint32_t val;
+} ledc_chn_gamma_wr_reg_t;
+
+/** Type of chn_gamma_wr_addr register
+ *  Ledc chn gamma ram write address register.
+ */
+typedef union {
+    struct {
+        /** gamma_wr_addr : R/W; bitpos: [3:0]; default: 0;
+         *  Ledc chn gamma ram write address.
+         */
+        uint32_t gamma_wr_addr:4;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} ledc_chn_gamma_wr_addr_reg_t;
+
+/** Type of chn_gamma_rd_addr register
+ *  Ledc chn gamma ram read address register.
+ */
+typedef union {
+    struct {
+        /** gamma_rd_addr : R/W; bitpos: [3:0]; default: 0;
+         *  Ledc chn gamma ram read address.
+         */
+        uint32_t gamma_rd_addr:4;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} ledc_chn_gamma_rd_addr_reg_t;
+
+/** Type of chn_gamma_rd_data register
+ *  Ledc chn gamma ram read data register.
+ */
+typedef union {
+    struct {
+        /** gamma_rd_data : RO; bitpos: [30:0]; default: 0;
+         *  Ledc chn gamma ram read data.
+         */
+        uint32_t gamma_rd_data:31;
+        uint32_t reserved_31:1;
+    };
+    uint32_t val;
+} ledc_chn_gamma_rd_data_reg_t;
+
+
+/** Group: Gamma Config Register */
+/** Type of chn_gamma_conf register
+ *  Ledc chn gamma config register.
+ */
+typedef union {
+    struct {
+        /** gamma_entry_num : R/W; bitpos: [4:0]; default: 0;
+         *  Ledc chn gamma entry num.
+         */
+        uint32_t gamma_entry_num:5;
+        /** gamma_pause : WT; bitpos: [5]; default: 0;
+         *  Ledc chn gamma pause, write 1 to pause.
+         */
+        uint32_t gamma_pause:1;
+        /** gamma_resume : WT; bitpos: [6]; default: 0;
+         *  Ledc chn gamma resume, write 1 to resume.
+         */
+        uint32_t gamma_resume:1;
+        uint32_t reserved_7:25;
+    };
+    uint32_t val;
+} ledc_chn_gamma_conf_reg_t;
+
+
+/** Group: Version Register */
+/** Type of date register
+ *  Version control register
+ */
+typedef union {
+    struct {
+        /** ledc_date : R/W; bitpos: [27:0]; default: 34672976;
+         *  This is the version control register.
+         */
+        uint32_t ledc_date:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} ledc_date_reg_t;
+
+typedef struct {
+    volatile ledc_chn_conf0_reg_t conf0;
+    volatile ledc_chn_hpoint_reg_t hpoint;
+    volatile ledc_chn_duty_reg_t duty;
+    volatile ledc_chn_conf1_reg_t conf1;
+    volatile ledc_chn_duty_r_reg_t duty_rd;
+} ledc_chn_reg_t;
+
+typedef struct {
+    volatile ledc_chn_reg_t channel[6];
+} ledc_ch_group_reg_t;
+
+typedef struct {
+    volatile ledc_timerx_conf_reg_t conf;
+    volatile ledc_timerx_value_reg_t value;
+} ledc_timerx_reg_t;
+
+typedef struct {
+    volatile ledc_timerx_reg_t timer[4];
+} ledc_timer_group_reg_t;
+
+typedef struct {
+    volatile ledc_chn_gamma_wr_reg_t wr;
+    volatile ledc_chn_gamma_wr_addr_reg_t wr_addr;
+    volatile ledc_chn_gamma_rd_addr_reg_t rd_addr;
+    volatile ledc_chn_gamma_rd_data_reg_t rd_data;
+} ledc_chn_gamma_reg_t;
+
+typedef struct {
+    volatile ledc_chn_gamma_reg_t channel[6];
+} ledc_ch_gamma_group_reg_t;
+
+typedef struct {
+    volatile ledc_chn_gamma_conf_reg_t gamma_conf[6];
+} ledc_ch_gamma_conf_group_reg_t;
+
+typedef struct {
+    volatile ledc_timern_cmp_reg_t cmp[4];
+} ledc_timer_cmp_group_reg_t;
+
+typedef struct {
+    volatile ledc_timern_cnt_cap_reg_t cnt_cap[4];
+} ledc_timer_cnt_cap_group_reg_t;
+
+typedef struct ledc_dev_t {
+    volatile ledc_ch_group_reg_t channel_group[1];
+    uint32_t reserved_078[10];
+    volatile ledc_timer_group_reg_t timer_group[1];
+    volatile ledc_int_raw_reg_t int_raw;
+    volatile ledc_int_st_reg_t int_st;
+    volatile ledc_int_ena_reg_t int_ena;
+    volatile ledc_int_clr_reg_t int_clr;
+    uint32_t reserved_0d0[12];
+    volatile ledc_ch_gamma_group_reg_t channel_gamma_group[1];
+    uint32_t reserved_160[8];
+    volatile ledc_ch_gamma_conf_group_reg_t channel_gamma_conf_group[1];
+    uint32_t reserved_198[2];
+    volatile ledc_evt_task_en0_reg_t evt_task_en0;
+    volatile ledc_evt_task_en1_reg_t evt_task_en1;
+    volatile ledc_evt_task_en2_reg_t evt_task_en2;
+    uint32_t reserved_1ac;
+    volatile ledc_timer_cmp_group_reg_t timer_cmp_group[1];
+    volatile ledc_timer_cnt_cap_group_reg_t timer_cnt_cap_group[1];
+    uint32_t reserved_1d0[8];
+    volatile ledc_conf_reg_t conf;
+    uint32_t reserved_1f4[2];
+    volatile ledc_date_reg_t date;
+} ledc_dev_t;
+
+extern ledc_dev_t LEDC;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(ledc_dev_t) == 0x200, "Invalid size of ledc_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/lp_analog_peri_reg.h b/components/soc/esp32c6/include/soc/lp_analog_peri_reg.h
new file mode 100644
index 0000000000..25848608d6
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/lp_analog_peri_reg.h
@@ -0,0 +1,232 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** LP_ANALOG_PERI_LP_ANA_BOD_MODE0_CNTL_REG register
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_CNTL_REG (DR_REG_LP_ANALOG_PERI_BASE + 0x0)
+/** LP_ANALOG_PERI_LP_ANA_BOD_MODE0_CLOSE_FLASH_ENA : R/W; bitpos: [6]; default: 0;
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_CLOSE_FLASH_ENA    (BIT(6))
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_CLOSE_FLASH_ENA_M  (LP_ANALOG_PERI_LP_ANA_BOD_MODE0_CLOSE_FLASH_ENA_V << LP_ANALOG_PERI_LP_ANA_BOD_MODE0_CLOSE_FLASH_ENA_S)
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_CLOSE_FLASH_ENA_V  0x00000001U
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_CLOSE_FLASH_ENA_S  6
+/** LP_ANALOG_PERI_LP_ANA_BOD_MODE0_PD_RF_ENA : R/W; bitpos: [7]; default: 0;
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_PD_RF_ENA    (BIT(7))
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_PD_RF_ENA_M  (LP_ANALOG_PERI_LP_ANA_BOD_MODE0_PD_RF_ENA_V << LP_ANALOG_PERI_LP_ANA_BOD_MODE0_PD_RF_ENA_S)
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_PD_RF_ENA_V  0x00000001U
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_PD_RF_ENA_S  7
+/** LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INTR_WAIT : R/W; bitpos: [17:8]; default: 1;
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INTR_WAIT    0x000003FFU
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INTR_WAIT_M  (LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INTR_WAIT_V << LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INTR_WAIT_S)
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INTR_WAIT_V  0x000003FFU
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INTR_WAIT_S  8
+/** LP_ANALOG_PERI_LP_ANA_BOD_MODE0_RESET_WAIT : R/W; bitpos: [27:18]; default: 1023;
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_RESET_WAIT    0x000003FFU
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_RESET_WAIT_M  (LP_ANALOG_PERI_LP_ANA_BOD_MODE0_RESET_WAIT_V << LP_ANALOG_PERI_LP_ANA_BOD_MODE0_RESET_WAIT_S)
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_RESET_WAIT_V  0x000003FFU
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_RESET_WAIT_S  18
+/** LP_ANALOG_PERI_LP_ANA_BOD_MODE0_CNT_CLR : R/W; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_CNT_CLR    (BIT(28))
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_CNT_CLR_M  (LP_ANALOG_PERI_LP_ANA_BOD_MODE0_CNT_CLR_V << LP_ANALOG_PERI_LP_ANA_BOD_MODE0_CNT_CLR_S)
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_CNT_CLR_V  0x00000001U
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_CNT_CLR_S  28
+/** LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INTR_ENA : R/W; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INTR_ENA    (BIT(29))
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INTR_ENA_M  (LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INTR_ENA_V << LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INTR_ENA_S)
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INTR_ENA_V  0x00000001U
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INTR_ENA_S  29
+/** LP_ANALOG_PERI_LP_ANA_BOD_MODE0_RESET_SEL : R/W; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_RESET_SEL    (BIT(30))
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_RESET_SEL_M  (LP_ANALOG_PERI_LP_ANA_BOD_MODE0_RESET_SEL_V << LP_ANALOG_PERI_LP_ANA_BOD_MODE0_RESET_SEL_S)
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_RESET_SEL_V  0x00000001U
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_RESET_SEL_S  30
+/** LP_ANALOG_PERI_LP_ANA_BOD_MODE0_RESET_ENA : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_RESET_ENA    (BIT(31))
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_RESET_ENA_M  (LP_ANALOG_PERI_LP_ANA_BOD_MODE0_RESET_ENA_V << LP_ANALOG_PERI_LP_ANA_BOD_MODE0_RESET_ENA_S)
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_RESET_ENA_V  0x00000001U
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_RESET_ENA_S  31
+
+/** LP_ANALOG_PERI_LP_ANA_BOD_MODE1_CNTL_REG register
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE1_CNTL_REG (DR_REG_LP_ANALOG_PERI_BASE + 0x4)
+/** LP_ANALOG_PERI_LP_ANA_BOD_MODE1_RESET_ENA : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE1_RESET_ENA    (BIT(31))
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE1_RESET_ENA_M  (LP_ANALOG_PERI_LP_ANA_BOD_MODE1_RESET_ENA_V << LP_ANALOG_PERI_LP_ANA_BOD_MODE1_RESET_ENA_S)
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE1_RESET_ENA_V  0x00000001U
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE1_RESET_ENA_S  31
+
+/** LP_ANALOG_PERI_LP_ANA_CK_GLITCH_CNTL_REG register
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_CK_GLITCH_CNTL_REG (DR_REG_LP_ANALOG_PERI_BASE + 0x8)
+/** LP_ANALOG_PERI_LP_ANA_CK_GLITCH_RESET_ENA : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_CK_GLITCH_RESET_ENA    (BIT(31))
+#define LP_ANALOG_PERI_LP_ANA_CK_GLITCH_RESET_ENA_M  (LP_ANALOG_PERI_LP_ANA_CK_GLITCH_RESET_ENA_V << LP_ANALOG_PERI_LP_ANA_CK_GLITCH_RESET_ENA_S)
+#define LP_ANALOG_PERI_LP_ANA_CK_GLITCH_RESET_ENA_V  0x00000001U
+#define LP_ANALOG_PERI_LP_ANA_CK_GLITCH_RESET_ENA_S  31
+
+/** LP_ANALOG_PERI_LP_ANA_FIB_ENABLE_REG register
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_FIB_ENABLE_REG (DR_REG_LP_ANALOG_PERI_BASE + 0xc)
+/** LP_ANALOG_PERI_LP_ANA_ANA_FIB_ENA : R/W; bitpos: [31:0]; default: 4294967295;
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_ANA_FIB_ENA    0xFFFFFFFFU
+#define LP_ANALOG_PERI_LP_ANA_ANA_FIB_ENA_M  (LP_ANALOG_PERI_LP_ANA_ANA_FIB_ENA_V << LP_ANALOG_PERI_LP_ANA_ANA_FIB_ENA_S)
+#define LP_ANALOG_PERI_LP_ANA_ANA_FIB_ENA_V  0xFFFFFFFFU
+#define LP_ANALOG_PERI_LP_ANA_ANA_FIB_ENA_S  0
+
+#define LP_ANALOG_PERI_LP_ANA_FIB_GLITCH_RST BIT(0)
+#define LP_ANALOG_PERI_LP_ANA_FIB_BOR_RST BIT(1)
+#define LP_ANALOG_PERI_LP_ANA_FIB_SUPER_WDT_RST BIT(2)
+
+/** LP_ANALOG_PERI_LP_ANA_INT_RAW_REG register
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_INT_RAW_REG (DR_REG_LP_ANALOG_PERI_BASE + 0x10)
+/** LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INT_RAW : R/WTC/SS; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INT_RAW    (BIT(31))
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INT_RAW_M  (LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INT_RAW_V << LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INT_RAW_S)
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INT_RAW_V  0x00000001U
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INT_RAW_S  31
+
+/** LP_ANALOG_PERI_LP_ANA_INT_ST_REG register
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_INT_ST_REG (DR_REG_LP_ANALOG_PERI_BASE + 0x14)
+/** LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INT_ST : RO; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INT_ST    (BIT(31))
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INT_ST_M  (LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INT_ST_V << LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INT_ST_S)
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INT_ST_V  0x00000001U
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INT_ST_S  31
+
+/** LP_ANALOG_PERI_LP_ANA_INT_ENA_REG register
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_INT_ENA_REG (DR_REG_LP_ANALOG_PERI_BASE + 0x18)
+/** LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INT_ENA : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INT_ENA    (BIT(31))
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INT_ENA_M  (LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INT_ENA_V << LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INT_ENA_S)
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INT_ENA_V  0x00000001U
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INT_ENA_S  31
+
+/** LP_ANALOG_PERI_LP_ANA_INT_CLR_REG register
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_INT_CLR_REG (DR_REG_LP_ANALOG_PERI_BASE + 0x1c)
+/** LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INT_CLR : WT; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INT_CLR    (BIT(31))
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INT_CLR_M  (LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INT_CLR_V << LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INT_CLR_S)
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INT_CLR_V  0x00000001U
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_INT_CLR_S  31
+
+/** LP_ANALOG_PERI_LP_ANA_LP_INT_RAW_REG register
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_LP_INT_RAW_REG (DR_REG_LP_ANALOG_PERI_BASE + 0x20)
+/** LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_RAW : R/WTC/SS; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_RAW    (BIT(31))
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_RAW_M  (LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_RAW_V << LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_RAW_S)
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_RAW_V  0x00000001U
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_RAW_S  31
+
+/** LP_ANALOG_PERI_LP_ANA_LP_INT_ST_REG register
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_LP_INT_ST_REG (DR_REG_LP_ANALOG_PERI_BASE + 0x24)
+/** LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_ST : RO; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_ST    (BIT(31))
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_ST_M  (LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_ST_V << LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_ST_S)
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_ST_V  0x00000001U
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_ST_S  31
+
+/** LP_ANALOG_PERI_LP_ANA_LP_INT_ENA_REG register
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_LP_INT_ENA_REG (DR_REG_LP_ANALOG_PERI_BASE + 0x28)
+/** LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_ENA : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_ENA    (BIT(31))
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_ENA_M  (LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_ENA_V << LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_ENA_S)
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_ENA_V  0x00000001U
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_ENA_S  31
+
+/** LP_ANALOG_PERI_LP_ANA_LP_INT_CLR_REG register
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_LP_INT_CLR_REG (DR_REG_LP_ANALOG_PERI_BASE + 0x2c)
+/** LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_CLR : WT; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_CLR    (BIT(31))
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_CLR_M  (LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_CLR_V << LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_CLR_S)
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_CLR_V  0x00000001U
+#define LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_CLR_S  31
+
+/** LP_ANALOG_PERI_LP_ANA_DATE_REG register
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_DATE_REG (DR_REG_LP_ANALOG_PERI_BASE + 0x3fc)
+/** LP_ANALOG_PERI_LP_ANA_LP_ANALOG_PERI_LP_ANA_DATE : R/W; bitpos: [30:0]; default: 35660384;
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_LP_ANALOG_PERI_LP_ANA_DATE    0x7FFFFFFFU
+#define LP_ANALOG_PERI_LP_ANA_LP_ANALOG_PERI_LP_ANA_DATE_M  (LP_ANALOG_PERI_LP_ANA_LP_ANALOG_PERI_LP_ANA_DATE_V << LP_ANALOG_PERI_LP_ANA_LP_ANALOG_PERI_LP_ANA_DATE_S)
+#define LP_ANALOG_PERI_LP_ANA_LP_ANALOG_PERI_LP_ANA_DATE_V  0x7FFFFFFFU
+#define LP_ANALOG_PERI_LP_ANA_LP_ANALOG_PERI_LP_ANA_DATE_S  0
+/** LP_ANALOG_PERI_LP_ANA_CLK_EN : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_ANALOG_PERI_LP_ANA_CLK_EN    (BIT(31))
+#define LP_ANALOG_PERI_LP_ANA_CLK_EN_M  (LP_ANALOG_PERI_LP_ANA_CLK_EN_V << LP_ANALOG_PERI_LP_ANA_CLK_EN_S)
+#define LP_ANALOG_PERI_LP_ANA_CLK_EN_V  0x00000001U
+#define LP_ANALOG_PERI_LP_ANA_CLK_EN_S  31
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/lp_analog_peri_struct.h b/components/soc/esp32c6/include/soc/lp_analog_peri_struct.h
new file mode 100644
index 0000000000..92fda49f23
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/lp_analog_peri_struct.h
@@ -0,0 +1,252 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: configure_register */
+/** Type of bod_mode0_cntl register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:6;
+        /** bod_mode0_close_flash_ena : R/W; bitpos: [6]; default: 0;
+         *  need_des
+         */
+        uint32_t bod_mode0_close_flash_ena:1;
+        /** bod_mode0_pd_rf_ena : R/W; bitpos: [7]; default: 0;
+         *  need_des
+         */
+        uint32_t bod_mode0_pd_rf_ena:1;
+        /** bod_mode0_intr_wait : R/W; bitpos: [17:8]; default: 1;
+         *  need_des
+         */
+        uint32_t bod_mode0_intr_wait:10;
+        /** bod_mode0_reset_wait : R/W; bitpos: [27:18]; default: 1023;
+         *  need_des
+         */
+        uint32_t bod_mode0_reset_wait:10;
+        /** bod_mode0_cnt_clr : R/W; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t bod_mode0_cnt_clr:1;
+        /** bod_mode0_intr_ena : R/W; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t bod_mode0_intr_ena:1;
+        /** bod_mode0_reset_sel : R/W; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t bod_mode0_reset_sel:1;
+        /** bod_mode0_reset_ena : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t bod_mode0_reset_ena:1;
+    };
+    uint32_t val;
+} lp_ana_bod_mode0_cntl_reg_t;
+
+/** Type of bod_mode1_cntl register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** bod_mode1_reset_ena : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t bod_mode1_reset_ena:1;
+    };
+    uint32_t val;
+} lp_ana_bod_mode1_cntl_reg_t;
+
+/** Type of ck_glitch_cntl register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** ck_glitch_reset_ena : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t ck_glitch_reset_ena:1;
+    };
+    uint32_t val;
+} lp_ana_ck_glitch_cntl_reg_t;
+
+/** Type of fib_enable register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** ana_fib_ena : R/W; bitpos: [31:0]; default: 4294967295;
+         *  need_des
+         */
+        uint32_t ana_fib_ena:32;
+    };
+    uint32_t val;
+} lp_ana_fib_enable_reg_t;
+
+/** Type of int_raw register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** bod_mode0 : R/WTC/SS; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t bod_mode0:1;
+    };
+    uint32_t val;
+} lp_ana_int_raw_reg_t;
+
+/** Type of int_st register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** bod_mode0 : RO; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t bod_mode0:1;
+    };
+    uint32_t val;
+} lp_ana_int_st_reg_t;
+
+/** Type of int_ena register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** bod_mode0 : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t bod_mode0:1;
+    };
+    uint32_t val;
+} lp_ana_int_ena_reg_t;
+
+/** Type of int_clr register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** bod_mode0 : WT; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t bod_mode0:1;
+    };
+    uint32_t val;
+} lp_ana_int_clr_reg_t;
+
+/** Type of lp_int_raw register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** bod_mode0 : R/WTC/SS; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t bod_mode0:1;
+    };
+    uint32_t val;
+} lp_ana_lp_int_raw_reg_t;
+
+/** Type of lp_int_st register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** bod_mode0 : RO; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t bod_mode0:1;
+    };
+    uint32_t val;
+} lp_ana_lp_int_st_reg_t;
+
+/** Type of lp_int_ena register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** bod_mode0 : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t bod_mode0:1;
+    };
+    uint32_t val;
+} lp_ana_lp_int_ena_reg_t;
+
+/** Type of lp_int_clr register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** bod_mode0 : WT; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t bod_mode0:1;
+    };
+    uint32_t val;
+} lp_ana_lp_int_clr_reg_t;
+
+/** Type of date register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** lp_ana_date : R/W; bitpos: [30:0]; default: 35660384;
+         *  need_des
+         */
+        uint32_t lp_ana_date:31;
+        /** clk_en : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t clk_en:1;
+    };
+    uint32_t val;
+} lp_ana_date_reg_t;
+
+
+typedef struct lp_ana_dev_t {
+    volatile lp_ana_bod_mode0_cntl_reg_t bod_mode0_cntl;
+    volatile lp_ana_bod_mode1_cntl_reg_t bod_mode1_cntl;
+    volatile lp_ana_ck_glitch_cntl_reg_t ck_glitch_cntl;
+    volatile lp_ana_fib_enable_reg_t fib_enable;
+    volatile lp_ana_int_raw_reg_t int_raw;
+    volatile lp_ana_int_st_reg_t int_st;
+    volatile lp_ana_int_ena_reg_t int_ena;
+    volatile lp_ana_int_clr_reg_t int_clr;
+    volatile lp_ana_lp_int_raw_reg_t lp_int_raw;
+    volatile lp_ana_lp_int_st_reg_t lp_int_st;
+    volatile lp_ana_lp_int_ena_reg_t lp_int_ena;
+    volatile lp_ana_lp_int_clr_reg_t lp_int_clr;
+    uint32_t reserved_030[243];
+    volatile lp_ana_date_reg_t date;
+} lp_ana_dev_t;
+
+extern lp_ana_dev_t LP_ANA_PERI;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(lp_ana_dev_t) == 0x400, "Invalid size of lp_ana_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/lp_aon_reg.h b/components/soc/esp32c6/include/soc/lp_aon_reg.h
new file mode 100644
index 0000000000..41a015e82f
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/lp_aon_reg.h
@@ -0,0 +1,418 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** LP_AON_STORE0_REG register
+ *  need_des
+ */
+#define LP_AON_STORE0_REG (DR_REG_LP_AON_BASE + 0x0)
+/** LP_AON_STORE0 : R/W; bitpos: [31:0]; default: 0;
+ *  need_des
+ */
+#define LP_AON_STORE0    0xFFFFFFFFU
+#define LP_AON_STORE0_M  (LP_AON_STORE0_V << LP_AON_STORE0_S)
+#define LP_AON_STORE0_V  0xFFFFFFFFU
+#define LP_AON_STORE0_S  0
+
+/** LP_AON_STORE1_REG register
+ *  need_des
+ */
+#define LP_AON_STORE1_REG (DR_REG_LP_AON_BASE + 0x4)
+/** LP_AON_STORE1 : R/W; bitpos: [31:0]; default: 0;
+ *  need_des
+ */
+#define LP_AON_STORE1    0xFFFFFFFFU
+#define LP_AON_STORE1_M  (LP_AON_STORE1_V << LP_AON_STORE1_S)
+#define LP_AON_STORE1_V  0xFFFFFFFFU
+#define LP_AON_STORE1_S  0
+
+/** LP_AON_STORE2_REG register
+ *  need_des
+ */
+#define LP_AON_STORE2_REG (DR_REG_LP_AON_BASE + 0x8)
+/** LP_AON_STORE2 : R/W; bitpos: [31:0]; default: 0;
+ *  need_des
+ */
+#define LP_AON_STORE2    0xFFFFFFFFU
+#define LP_AON_STORE2_M  (LP_AON_STORE2_V << LP_AON_STORE2_S)
+#define LP_AON_STORE2_V  0xFFFFFFFFU
+#define LP_AON_STORE2_S  0
+
+/** LP_AON_STORE3_REG register
+ *  need_des
+ */
+#define LP_AON_STORE3_REG (DR_REG_LP_AON_BASE + 0xc)
+/** LP_AON_STORE3 : R/W; bitpos: [31:0]; default: 0;
+ *  need_des
+ */
+#define LP_AON_STORE3    0xFFFFFFFFU
+#define LP_AON_STORE3_M  (LP_AON_STORE3_V << LP_AON_STORE3_S)
+#define LP_AON_STORE3_V  0xFFFFFFFFU
+#define LP_AON_STORE3_S  0
+
+/** LP_AON_STORE4_REG register
+ *  need_des
+ */
+#define LP_AON_STORE4_REG (DR_REG_LP_AON_BASE + 0x10)
+/** LP_AON_STORE4 : R/W; bitpos: [31:0]; default: 0;
+ *  need_des
+ */
+#define LP_AON_STORE4    0xFFFFFFFFU
+#define LP_AON_STORE4_M  (LP_AON_STORE4_V << LP_AON_STORE4_S)
+#define LP_AON_STORE4_V  0xFFFFFFFFU
+#define LP_AON_STORE4_S  0
+
+/** LP_AON_STORE5_REG register
+ *  need_des
+ */
+#define LP_AON_STORE5_REG (DR_REG_LP_AON_BASE + 0x14)
+/** LP_AON_STORE5 : R/W; bitpos: [31:0]; default: 0;
+ *  need_des
+ */
+#define LP_AON_STORE5    0xFFFFFFFFU
+#define LP_AON_STORE5_M  (LP_AON_STORE5_V << LP_AON_STORE5_S)
+#define LP_AON_STORE5_V  0xFFFFFFFFU
+#define LP_AON_STORE5_S  0
+
+/** LP_AON_STORE6_REG register
+ *  need_des
+ */
+#define LP_AON_STORE6_REG (DR_REG_LP_AON_BASE + 0x18)
+/** LP_AON_STORE6 : R/W; bitpos: [31:0]; default: 0;
+ *  need_des
+ */
+#define LP_AON_STORE6    0xFFFFFFFFU
+#define LP_AON_STORE6_M  (LP_AON_STORE6_V << LP_AON_STORE6_S)
+#define LP_AON_STORE6_V  0xFFFFFFFFU
+#define LP_AON_STORE6_S  0
+
+/** LP_AON_STORE7_REG register
+ *  need_des
+ */
+#define LP_AON_STORE7_REG (DR_REG_LP_AON_BASE + 0x1c)
+/** LP_AON_STORE7 : R/W; bitpos: [31:0]; default: 0;
+ *  need_des
+ */
+#define LP_AON_STORE7    0xFFFFFFFFU
+#define LP_AON_STORE7_M  (LP_AON_STORE7_V << LP_AON_STORE7_S)
+#define LP_AON_STORE7_V  0xFFFFFFFFU
+#define LP_AON_STORE7_S  0
+
+/** LP_AON_STORE8_REG register
+ *  need_des
+ */
+#define LP_AON_STORE8_REG (DR_REG_LP_AON_BASE + 0x20)
+/** LP_AON_STORE8 : R/W; bitpos: [31:0]; default: 0;
+ *  need_des
+ */
+#define LP_AON_STORE8    0xFFFFFFFFU
+#define LP_AON_STORE8_M  (LP_AON_STORE8_V << LP_AON_STORE8_S)
+#define LP_AON_STORE8_V  0xFFFFFFFFU
+#define LP_AON_STORE8_S  0
+
+/** LP_AON_STORE9_REG register
+ *  need_des
+ */
+#define LP_AON_STORE9_REG (DR_REG_LP_AON_BASE + 0x24)
+/** LP_AON_STORE9 : R/W; bitpos: [31:0]; default: 0;
+ *  need_des
+ */
+#define LP_AON_STORE9    0xFFFFFFFFU
+#define LP_AON_STORE9_M  (LP_AON_STORE9_V << LP_AON_STORE9_S)
+#define LP_AON_STORE9_V  0xFFFFFFFFU
+#define LP_AON_STORE9_S  0
+
+/** LP_AON_GPIO_MUX_REG register
+ *  need_des
+ */
+#define LP_AON_GPIO_MUX_REG (DR_REG_LP_AON_BASE + 0x28)
+/** LP_AON_GPIO_MUX_SEL : R/W; bitpos: [7:0]; default: 0;
+ *  need_des
+ */
+#define LP_AON_GPIO_MUX_SEL    0x000000FFU
+#define LP_AON_GPIO_MUX_SEL_M  (LP_AON_GPIO_MUX_SEL_V << LP_AON_GPIO_MUX_SEL_S)
+#define LP_AON_GPIO_MUX_SEL_V  0x000000FFU
+#define LP_AON_GPIO_MUX_SEL_S  0
+
+/** LP_AON_GPIO_HOLD0_REG register
+ *  need_des
+ */
+#define LP_AON_GPIO_HOLD0_REG (DR_REG_LP_AON_BASE + 0x2c)
+/** LP_AON_GPIO_HOLD0 : R/W; bitpos: [31:0]; default: 0;
+ *  need_des
+ */
+#define LP_AON_GPIO_HOLD0    0xFFFFFFFFU
+#define LP_AON_GPIO_HOLD0_M  (LP_AON_GPIO_HOLD0_V << LP_AON_GPIO_HOLD0_S)
+#define LP_AON_GPIO_HOLD0_V  0xFFFFFFFFU
+#define LP_AON_GPIO_HOLD0_S  0
+
+/** LP_AON_GPIO_HOLD1_REG register
+ *  need_des
+ */
+#define LP_AON_GPIO_HOLD1_REG (DR_REG_LP_AON_BASE + 0x30)
+/** LP_AON_GPIO_HOLD1 : R/W; bitpos: [31:0]; default: 0;
+ *  need_des
+ */
+#define LP_AON_GPIO_HOLD1    0xFFFFFFFFU
+#define LP_AON_GPIO_HOLD1_M  (LP_AON_GPIO_HOLD1_V << LP_AON_GPIO_HOLD1_S)
+#define LP_AON_GPIO_HOLD1_V  0xFFFFFFFFU
+#define LP_AON_GPIO_HOLD1_S  0
+
+/** LP_AON_SYS_CFG_REG register
+ *  need_des
+ */
+#define LP_AON_SYS_CFG_REG (DR_REG_LP_AON_BASE + 0x34)
+/** LP_AON_FORCE_DOWNLOAD_BOOT : R/W; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define LP_AON_FORCE_DOWNLOAD_BOOT    (BIT(30))
+#define LP_AON_FORCE_DOWNLOAD_BOOT_M  (LP_AON_FORCE_DOWNLOAD_BOOT_V << LP_AON_FORCE_DOWNLOAD_BOOT_S)
+#define LP_AON_FORCE_DOWNLOAD_BOOT_V  0x00000001U
+#define LP_AON_FORCE_DOWNLOAD_BOOT_S  30
+/** LP_AON_HPSYS_SW_RESET : WT; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_AON_HPSYS_SW_RESET    (BIT(31))
+#define LP_AON_HPSYS_SW_RESET_M  (LP_AON_HPSYS_SW_RESET_V << LP_AON_HPSYS_SW_RESET_S)
+#define LP_AON_HPSYS_SW_RESET_V  0x00000001U
+#define LP_AON_HPSYS_SW_RESET_S  31
+
+/** LP_AON_CPUCORE0_CFG_REG register
+ *  need_des
+ */
+#define LP_AON_CPUCORE0_CFG_REG (DR_REG_LP_AON_BASE + 0x38)
+/** LP_AON_CPU_CORE0_SW_STALL : R/W; bitpos: [7:0]; default: 0;
+ *  need_des
+ */
+#define LP_AON_CPU_CORE0_SW_STALL    0x000000FFU
+#define LP_AON_CPU_CORE0_SW_STALL_M  (LP_AON_CPU_CORE0_SW_STALL_V << LP_AON_CPU_CORE0_SW_STALL_S)
+#define LP_AON_CPU_CORE0_SW_STALL_V  0x000000FFU
+#define LP_AON_CPU_CORE0_SW_STALL_S  0
+/** LP_AON_CPU_CORE0_SW_RESET : WT; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define LP_AON_CPU_CORE0_SW_RESET    (BIT(28))
+#define LP_AON_CPU_CORE0_SW_RESET_M  (LP_AON_CPU_CORE0_SW_RESET_V << LP_AON_CPU_CORE0_SW_RESET_S)
+#define LP_AON_CPU_CORE0_SW_RESET_V  0x00000001U
+#define LP_AON_CPU_CORE0_SW_RESET_S  28
+/** LP_AON_CPU_CORE0_OCD_HALT_ON_RESET : R/W; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define LP_AON_CPU_CORE0_OCD_HALT_ON_RESET    (BIT(29))
+#define LP_AON_CPU_CORE0_OCD_HALT_ON_RESET_M  (LP_AON_CPU_CORE0_OCD_HALT_ON_RESET_V << LP_AON_CPU_CORE0_OCD_HALT_ON_RESET_S)
+#define LP_AON_CPU_CORE0_OCD_HALT_ON_RESET_V  0x00000001U
+#define LP_AON_CPU_CORE0_OCD_HALT_ON_RESET_S  29
+/** LP_AON_CPU_CORE0_STAT_VECTOR_SEL : R/W; bitpos: [30]; default: 1;
+ *  need_des
+ */
+#define LP_AON_CPU_CORE0_STAT_VECTOR_SEL    (BIT(30))
+#define LP_AON_CPU_CORE0_STAT_VECTOR_SEL_M  (LP_AON_CPU_CORE0_STAT_VECTOR_SEL_V << LP_AON_CPU_CORE0_STAT_VECTOR_SEL_S)
+#define LP_AON_CPU_CORE0_STAT_VECTOR_SEL_V  0x00000001U
+#define LP_AON_CPU_CORE0_STAT_VECTOR_SEL_S  30
+/** LP_AON_CPU_CORE0_DRESET_MASK : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_AON_CPU_CORE0_DRESET_MASK    (BIT(31))
+#define LP_AON_CPU_CORE0_DRESET_MASK_M  (LP_AON_CPU_CORE0_DRESET_MASK_V << LP_AON_CPU_CORE0_DRESET_MASK_S)
+#define LP_AON_CPU_CORE0_DRESET_MASK_V  0x00000001U
+#define LP_AON_CPU_CORE0_DRESET_MASK_S  31
+
+/** LP_AON_IO_MUX_REG register
+ *  need_des
+ */
+#define LP_AON_IO_MUX_REG (DR_REG_LP_AON_BASE + 0x3c)
+/** LP_AON_IO_MUX_RESET_DISABLE : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_AON_IO_MUX_RESET_DISABLE    (BIT(31))
+#define LP_AON_IO_MUX_RESET_DISABLE_M  (LP_AON_IO_MUX_RESET_DISABLE_V << LP_AON_IO_MUX_RESET_DISABLE_S)
+#define LP_AON_IO_MUX_RESET_DISABLE_V  0x00000001U
+#define LP_AON_IO_MUX_RESET_DISABLE_S  31
+
+/** LP_AON_EXT_WAKEUP_CNTL_REG register
+ *  need_des
+ */
+#define LP_AON_EXT_WAKEUP_CNTL_REG (DR_REG_LP_AON_BASE + 0x40)
+/** LP_AON_EXT_WAKEUP_STATUS : RO; bitpos: [7:0]; default: 0;
+ *  need_des
+ */
+#define LP_AON_EXT_WAKEUP_STATUS    0x000000FFU
+#define LP_AON_EXT_WAKEUP_STATUS_M  (LP_AON_EXT_WAKEUP_STATUS_V << LP_AON_EXT_WAKEUP_STATUS_S)
+#define LP_AON_EXT_WAKEUP_STATUS_V  0x000000FFU
+#define LP_AON_EXT_WAKEUP_STATUS_S  0
+/** LP_AON_EXT_WAKEUP_STATUS_CLR : WT; bitpos: [14]; default: 0;
+ *  need_des
+ */
+#define LP_AON_EXT_WAKEUP_STATUS_CLR    (BIT(14))
+#define LP_AON_EXT_WAKEUP_STATUS_CLR_M  (LP_AON_EXT_WAKEUP_STATUS_CLR_V << LP_AON_EXT_WAKEUP_STATUS_CLR_S)
+#define LP_AON_EXT_WAKEUP_STATUS_CLR_V  0x00000001U
+#define LP_AON_EXT_WAKEUP_STATUS_CLR_S  14
+/** LP_AON_EXT_WAKEUP_SEL : R/W; bitpos: [22:15]; default: 0;
+ *  need_des
+ */
+#define LP_AON_EXT_WAKEUP_SEL    0x000000FFU
+#define LP_AON_EXT_WAKEUP_SEL_M  (LP_AON_EXT_WAKEUP_SEL_V << LP_AON_EXT_WAKEUP_SEL_S)
+#define LP_AON_EXT_WAKEUP_SEL_V  0x000000FFU
+#define LP_AON_EXT_WAKEUP_SEL_S  15
+/** LP_AON_EXT_WAKEUP_LV : R/W; bitpos: [30:23]; default: 0;
+ *  need_des
+ */
+#define LP_AON_EXT_WAKEUP_LV    0x000000FFU
+#define LP_AON_EXT_WAKEUP_LV_M  (LP_AON_EXT_WAKEUP_LV_V << LP_AON_EXT_WAKEUP_LV_S)
+#define LP_AON_EXT_WAKEUP_LV_V  0x000000FFU
+#define LP_AON_EXT_WAKEUP_LV_S  23
+/** LP_AON_EXT_WAKEUP_FILTER : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_AON_EXT_WAKEUP_FILTER    (BIT(31))
+#define LP_AON_EXT_WAKEUP_FILTER_M  (LP_AON_EXT_WAKEUP_FILTER_V << LP_AON_EXT_WAKEUP_FILTER_S)
+#define LP_AON_EXT_WAKEUP_FILTER_V  0x00000001U
+#define LP_AON_EXT_WAKEUP_FILTER_S  31
+
+/** LP_AON_USB_REG register
+ *  need_des
+ */
+#define LP_AON_USB_REG (DR_REG_LP_AON_BASE + 0x44)
+/** LP_AON_USB_RESET_DISABLE : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_AON_USB_RESET_DISABLE    (BIT(31))
+#define LP_AON_USB_RESET_DISABLE_M  (LP_AON_USB_RESET_DISABLE_V << LP_AON_USB_RESET_DISABLE_S)
+#define LP_AON_USB_RESET_DISABLE_V  0x00000001U
+#define LP_AON_USB_RESET_DISABLE_S  31
+
+/** LP_AON_LPBUS_REG register
+ *  need_des
+ */
+#define LP_AON_LPBUS_REG (DR_REG_LP_AON_BASE + 0x48)
+/** LP_AON_FAST_MEM_WPULSE : R/W; bitpos: [18:16]; default: 0;
+ *  This field controls fast memory WPULSE parameter.
+ */
+#define LP_AON_FAST_MEM_WPULSE    0x00000007U
+#define LP_AON_FAST_MEM_WPULSE_M  (LP_AON_FAST_MEM_WPULSE_V << LP_AON_FAST_MEM_WPULSE_S)
+#define LP_AON_FAST_MEM_WPULSE_V  0x00000007U
+#define LP_AON_FAST_MEM_WPULSE_S  16
+/** LP_AON_FAST_MEM_WA : R/W; bitpos: [21:19]; default: 4;
+ *  This field controls fast memory WA parameter.
+ */
+#define LP_AON_FAST_MEM_WA    0x00000007U
+#define LP_AON_FAST_MEM_WA_M  (LP_AON_FAST_MEM_WA_V << LP_AON_FAST_MEM_WA_S)
+#define LP_AON_FAST_MEM_WA_V  0x00000007U
+#define LP_AON_FAST_MEM_WA_S  19
+/** LP_AON_FAST_MEM_RA : R/W; bitpos: [23:22]; default: 0;
+ *  This field controls fast memory RA parameter.
+ */
+#define LP_AON_FAST_MEM_RA    0x00000003U
+#define LP_AON_FAST_MEM_RA_M  (LP_AON_FAST_MEM_RA_V << LP_AON_FAST_MEM_RA_S)
+#define LP_AON_FAST_MEM_RA_V  0x00000003U
+#define LP_AON_FAST_MEM_RA_S  22
+/** LP_AON_FAST_MEM_MUX_FSM_IDLE : RO; bitpos: [28]; default: 1;
+ *  need_des
+ */
+#define LP_AON_FAST_MEM_MUX_FSM_IDLE    (BIT(28))
+#define LP_AON_FAST_MEM_MUX_FSM_IDLE_M  (LP_AON_FAST_MEM_MUX_FSM_IDLE_V << LP_AON_FAST_MEM_MUX_FSM_IDLE_S)
+#define LP_AON_FAST_MEM_MUX_FSM_IDLE_V  0x00000001U
+#define LP_AON_FAST_MEM_MUX_FSM_IDLE_S  28
+/** LP_AON_FAST_MEM_MUX_SEL_STATUS : RO; bitpos: [29]; default: 1;
+ *  need_des
+ */
+#define LP_AON_FAST_MEM_MUX_SEL_STATUS    (BIT(29))
+#define LP_AON_FAST_MEM_MUX_SEL_STATUS_M  (LP_AON_FAST_MEM_MUX_SEL_STATUS_V << LP_AON_FAST_MEM_MUX_SEL_STATUS_S)
+#define LP_AON_FAST_MEM_MUX_SEL_STATUS_V  0x00000001U
+#define LP_AON_FAST_MEM_MUX_SEL_STATUS_S  29
+/** LP_AON_FAST_MEM_MUX_SEL_UPDATE : WT; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define LP_AON_FAST_MEM_MUX_SEL_UPDATE    (BIT(30))
+#define LP_AON_FAST_MEM_MUX_SEL_UPDATE_M  (LP_AON_FAST_MEM_MUX_SEL_UPDATE_V << LP_AON_FAST_MEM_MUX_SEL_UPDATE_S)
+#define LP_AON_FAST_MEM_MUX_SEL_UPDATE_V  0x00000001U
+#define LP_AON_FAST_MEM_MUX_SEL_UPDATE_S  30
+/** LP_AON_FAST_MEM_MUX_SEL : R/W; bitpos: [31]; default: 1;
+ *  need_des
+ */
+#define LP_AON_FAST_MEM_MUX_SEL    (BIT(31))
+#define LP_AON_FAST_MEM_MUX_SEL_M  (LP_AON_FAST_MEM_MUX_SEL_V << LP_AON_FAST_MEM_MUX_SEL_S)
+#define LP_AON_FAST_MEM_MUX_SEL_V  0x00000001U
+#define LP_AON_FAST_MEM_MUX_SEL_S  31
+
+/** LP_AON_SDIO_ACTIVE_REG register
+ *  need_des
+ */
+#define LP_AON_SDIO_ACTIVE_REG (DR_REG_LP_AON_BASE + 0x4c)
+/** LP_AON_SDIO_ACT_DNUM : R/W; bitpos: [31:22]; default: 10;
+ *  need_des
+ */
+#define LP_AON_SDIO_ACT_DNUM    0x000003FFU
+#define LP_AON_SDIO_ACT_DNUM_M  (LP_AON_SDIO_ACT_DNUM_V << LP_AON_SDIO_ACT_DNUM_S)
+#define LP_AON_SDIO_ACT_DNUM_V  0x000003FFU
+#define LP_AON_SDIO_ACT_DNUM_S  22
+
+/** LP_AON_LPCORE_REG register
+ *  need_des
+ */
+#define LP_AON_LPCORE_REG (DR_REG_LP_AON_BASE + 0x50)
+/** LP_AON_LPCORE_ETM_WAKEUP_FLAG_CLR : WT; bitpos: [0]; default: 0;
+ *  need_des
+ */
+#define LP_AON_LPCORE_ETM_WAKEUP_FLAG_CLR    (BIT(0))
+#define LP_AON_LPCORE_ETM_WAKEUP_FLAG_CLR_M  (LP_AON_LPCORE_ETM_WAKEUP_FLAG_CLR_V << LP_AON_LPCORE_ETM_WAKEUP_FLAG_CLR_S)
+#define LP_AON_LPCORE_ETM_WAKEUP_FLAG_CLR_V  0x00000001U
+#define LP_AON_LPCORE_ETM_WAKEUP_FLAG_CLR_S  0
+/** LP_AON_LPCORE_ETM_WAKEUP_FLAG : R/WTC/SS; bitpos: [1]; default: 0;
+ *  need_des
+ */
+#define LP_AON_LPCORE_ETM_WAKEUP_FLAG    (BIT(1))
+#define LP_AON_LPCORE_ETM_WAKEUP_FLAG_M  (LP_AON_LPCORE_ETM_WAKEUP_FLAG_V << LP_AON_LPCORE_ETM_WAKEUP_FLAG_S)
+#define LP_AON_LPCORE_ETM_WAKEUP_FLAG_V  0x00000001U
+#define LP_AON_LPCORE_ETM_WAKEUP_FLAG_S  1
+/** LP_AON_LPCORE_DISABLE : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_AON_LPCORE_DISABLE    (BIT(31))
+#define LP_AON_LPCORE_DISABLE_M  (LP_AON_LPCORE_DISABLE_V << LP_AON_LPCORE_DISABLE_S)
+#define LP_AON_LPCORE_DISABLE_V  0x00000001U
+#define LP_AON_LPCORE_DISABLE_S  31
+
+/** LP_AON_SAR_CCT_REG register
+ *  need_des
+ */
+#define LP_AON_SAR_CCT_REG (DR_REG_LP_AON_BASE + 0x54)
+/** LP_AON_SAR2_PWDET_CCT : R/W; bitpos: [31:29]; default: 0;
+ *  need_des
+ */
+#define LP_AON_SAR2_PWDET_CCT    0x00000007U
+#define LP_AON_SAR2_PWDET_CCT_M  (LP_AON_SAR2_PWDET_CCT_V << LP_AON_SAR2_PWDET_CCT_S)
+#define LP_AON_SAR2_PWDET_CCT_V  0x00000007U
+#define LP_AON_SAR2_PWDET_CCT_S  29
+
+/** LP_AON_DATE_REG register
+ *  need_des
+ */
+#define LP_AON_DATE_REG (DR_REG_LP_AON_BASE + 0x3fc)
+/** LP_AON_DATE : R/W; bitpos: [30:0]; default: 35672704;
+ *  need_des
+ */
+#define LP_AON_DATE    0x7FFFFFFFU
+#define LP_AON_DATE_M  (LP_AON_DATE_V << LP_AON_DATE_S)
+#define LP_AON_DATE_V  0x7FFFFFFFU
+#define LP_AON_DATE_S  0
+/** LP_AON_CLK_EN : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_AON_CLK_EN    (BIT(31))
+#define LP_AON_CLK_EN_M  (LP_AON_CLK_EN_V << LP_AON_CLK_EN_S)
+#define LP_AON_CLK_EN_V  0x00000001U
+#define LP_AON_CLK_EN_S  31
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/lp_aon_struct.h b/components/soc/esp32c6/include/soc/lp_aon_struct.h
new file mode 100644
index 0000000000..9f4e3b25d0
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/lp_aon_struct.h
@@ -0,0 +1,306 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: configure_register */
+/** Type of store register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** store : R/W; bitpos: [31:0]; default: 0;
+         *  need_des
+         */
+        uint32_t store:32;
+    };
+    uint32_t val;
+} lp_aon_store_reg_t;
+
+/** Type of gpio_mux register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** gpio_mux_sel : R/W; bitpos: [7:0]; default: 0;
+         *  need_des
+         */
+        uint32_t gpio_mux_sel:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} lp_aon_gpio_mux_reg_t;
+
+/** Type of gpio_hold0 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** gpio_hold0 : R/W; bitpos: [31:0]; default: 0;
+         *  need_des
+         */
+        uint32_t gpio_hold0:32;
+    };
+    uint32_t val;
+} lp_aon_gpio_hold0_reg_t;
+
+/** Type of gpio_hold1 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** gpio_hold1 : R/W; bitpos: [31:0]; default: 0;
+         *  need_des
+         */
+        uint32_t gpio_hold1:32;
+    };
+    uint32_t val;
+} lp_aon_gpio_hold1_reg_t;
+
+/** Type of sys_cfg register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:30;
+        /** force_download_boot : R/W; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t force_download_boot:1;
+        /** hpsys_sw_reset : WT; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t hpsys_sw_reset:1;
+    };
+    uint32_t val;
+} lp_aon_sys_cfg_reg_t;
+
+/** Type of cpucore0_cfg register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** cpu_core0_sw_stall : R/W; bitpos: [7:0]; default: 0;
+         *  need_des
+         */
+        uint32_t cpu_core0_sw_stall:8;
+        uint32_t reserved_8:20;
+        /** cpu_core0_sw_reset : WT; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t cpu_core0_sw_reset:1;
+        /** cpu_core0_ocd_halt_on_reset : R/W; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t cpu_core0_ocd_halt_on_reset:1;
+        /** cpu_core0_stat_vector_sel : R/W; bitpos: [30]; default: 1;
+         *  need_des
+         */
+        uint32_t cpu_core0_stat_vector_sel:1;
+        /** cpu_core0_dreset_mask : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t cpu_core0_dreset_mask:1;
+    };
+    uint32_t val;
+} lp_aon_cpucore0_cfg_reg_t;
+
+/** Type of io_mux register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** io_mux_reset_disable : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t io_mux_reset_disable:1;
+    };
+    uint32_t val;
+} lp_aon_io_mux_reg_t;
+
+/** Type of ext_wakeup_cntl register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** ext_wakeup_status : RO; bitpos: [7:0]; default: 0;
+         *  need_des
+         */
+        uint32_t ext_wakeup_status:8;
+        uint32_t reserved_8:6;
+        /** ext_wakeup_status_clr : WT; bitpos: [14]; default: 0;
+         *  need_des
+         */
+        uint32_t ext_wakeup_status_clr:1;
+        /** ext_wakeup_sel : R/W; bitpos: [22:15]; default: 0;
+         *  need_des
+         */
+        uint32_t ext_wakeup_sel:8;
+        /** ext_wakeup_lv : R/W; bitpos: [30:23]; default: 0;
+         *  need_des
+         */
+        uint32_t ext_wakeup_lv:8;
+        /** ext_wakeup_filter : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t ext_wakeup_filter:1;
+    };
+    uint32_t val;
+} lp_aon_ext_wakeup_cntl_reg_t;
+
+/** Type of usb register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** usb_reset_disable : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t usb_reset_disable:1;
+    };
+    uint32_t val;
+} lp_aon_usb_reg_t;
+
+/** Type of lpbus register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:16;
+        /** fast_mem_wpulse : R/W; bitpos: [18:16]; default: 0;
+         *  This field controls fast memory WPULSE parameter.
+         */
+        uint32_t fast_mem_wpulse:3;
+        /** fast_mem_wa : R/W; bitpos: [21:19]; default: 4;
+         *  This field controls fast memory WA parameter.
+         */
+        uint32_t fast_mem_wa:3;
+        /** fast_mem_ra : R/W; bitpos: [23:22]; default: 0;
+         *  This field controls fast memory RA parameter.
+         */
+        uint32_t fast_mem_ra:2;
+        uint32_t reserved_24:4;
+        /** fast_mem_mux_fsm_idle : RO; bitpos: [28]; default: 1;
+         *  need_des
+         */
+        uint32_t fast_mem_mux_fsm_idle:1;
+        /** fast_mem_mux_sel_status : RO; bitpos: [29]; default: 1;
+         *  need_des
+         */
+        uint32_t fast_mem_mux_sel_status:1;
+        /** fast_mem_mux_sel_update : WT; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t fast_mem_mux_sel_update:1;
+        /** fast_mem_mux_sel : R/W; bitpos: [31]; default: 1;
+         *  need_des
+         */
+        uint32_t fast_mem_mux_sel:1;
+    };
+    uint32_t val;
+} lp_aon_lpbus_reg_t;
+
+/** Type of sdio_active register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:22;
+        /** sdio_act_dnum : R/W; bitpos: [31:22]; default: 10;
+         *  need_des
+         */
+        uint32_t sdio_act_dnum:10;
+    };
+    uint32_t val;
+} lp_aon_sdio_active_reg_t;
+
+/** Type of lpcore register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** lpcore_etm_wakeup_flag_clr : WT; bitpos: [0]; default: 0;
+         *  need_des
+         */
+        uint32_t lpcore_etm_wakeup_flag_clr:1;
+        /** lpcore_etm_wakeup_flag : R/WTC/SS; bitpos: [1]; default: 0;
+         *  need_des
+         */
+        uint32_t lpcore_etm_wakeup_flag:1;
+        uint32_t reserved_2:29;
+        /** lpcore_disable : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t lpcore_disable:1;
+    };
+    uint32_t val;
+} lp_aon_lpcore_reg_t;
+
+/** Type of sar_cct register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:29;
+        /** sar2_pwdet_cct : R/W; bitpos: [31:29]; default: 0;
+         *  need_des
+         */
+        uint32_t sar2_pwdet_cct:3;
+    };
+    uint32_t val;
+} lp_aon_sar_cct_reg_t;
+
+/** Type of date register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [30:0]; default: 35672704;
+         *  need_des
+         */
+        uint32_t date:31;
+        /** clk_en : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t clk_en:1;
+    };
+    uint32_t val;
+} lp_aon_date_reg_t;
+
+
+typedef struct lp_aon_dev_t {
+    volatile lp_aon_store_reg_t store[10];
+    volatile lp_aon_gpio_mux_reg_t gpio_mux;
+    volatile lp_aon_gpio_hold0_reg_t gpio_hold0;
+    volatile lp_aon_gpio_hold1_reg_t gpio_hold1;
+    volatile lp_aon_sys_cfg_reg_t sys_cfg;
+    volatile lp_aon_cpucore0_cfg_reg_t cpucore0_cfg;
+    volatile lp_aon_io_mux_reg_t io_mux;
+    volatile lp_aon_ext_wakeup_cntl_reg_t ext_wakeup_cntl;
+    volatile lp_aon_usb_reg_t usb;
+    volatile lp_aon_lpbus_reg_t lpbus;
+    volatile lp_aon_sdio_active_reg_t sdio_active;
+    volatile lp_aon_lpcore_reg_t lpcore;
+    volatile lp_aon_sar_cct_reg_t sar_cct;
+    uint32_t reserved_058[233];
+    volatile lp_aon_date_reg_t date;
+} lp_aon_dev_t;
+
+extern lp_aon_dev_t LP_AON;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(lp_aon_dev_t) == 0x400, "Invalid size of lp_aon_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/lp_apm0_reg.h b/components/soc/esp32c6/include/soc/lp_apm0_reg.h
new file mode 100644
index 0000000000..05612739a5
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/lp_apm0_reg.h
@@ -0,0 +1,506 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** LP_APM0_REGION_FILTER_EN_REG register
+ *  Region filter enable register
+ */
+#define LP_APM0_REGION_FILTER_EN_REG (DR_REG_LP_APM0_BASE + 0x0)
+/** LP_APM0_REGION_FILTER_EN : R/W; bitpos: [3:0]; default: 1;
+ *  Region filter enable
+ */
+#define LP_APM0_REGION_FILTER_EN    0x0000000FU
+#define LP_APM0_REGION_FILTER_EN_M  (LP_APM0_REGION_FILTER_EN_V << LP_APM0_REGION_FILTER_EN_S)
+#define LP_APM0_REGION_FILTER_EN_V  0x0000000FU
+#define LP_APM0_REGION_FILTER_EN_S  0
+
+/** LP_APM0_REGION0_ADDR_START_REG register
+ *  Region address register
+ */
+#define LP_APM0_REGION0_ADDR_START_REG (DR_REG_LP_APM0_BASE + 0x4)
+/** LP_APM0_REGION0_ADDR_START : R/W; bitpos: [31:0]; default: 0;
+ *  Start address of region0
+ */
+#define LP_APM0_REGION0_ADDR_START    0xFFFFFFFFU
+#define LP_APM0_REGION0_ADDR_START_M  (LP_APM0_REGION0_ADDR_START_V << LP_APM0_REGION0_ADDR_START_S)
+#define LP_APM0_REGION0_ADDR_START_V  0xFFFFFFFFU
+#define LP_APM0_REGION0_ADDR_START_S  0
+
+/** LP_APM0_REGION0_ADDR_END_REG register
+ *  Region address register
+ */
+#define LP_APM0_REGION0_ADDR_END_REG (DR_REG_LP_APM0_BASE + 0x8)
+/** LP_APM0_REGION0_ADDR_END : R/W; bitpos: [31:0]; default: 4294967295;
+ *  End address of region0
+ */
+#define LP_APM0_REGION0_ADDR_END    0xFFFFFFFFU
+#define LP_APM0_REGION0_ADDR_END_M  (LP_APM0_REGION0_ADDR_END_V << LP_APM0_REGION0_ADDR_END_S)
+#define LP_APM0_REGION0_ADDR_END_V  0xFFFFFFFFU
+#define LP_APM0_REGION0_ADDR_END_S  0
+
+/** LP_APM0_REGION0_PMS_ATTR_REG register
+ *  Region access authority attribute register
+ */
+#define LP_APM0_REGION0_PMS_ATTR_REG (DR_REG_LP_APM0_BASE + 0xc)
+/** LP_APM0_REGION0_R0_PMS_X : R/W; bitpos: [0]; default: 0;
+ *  Region execute authority in REE_MODE0
+ */
+#define LP_APM0_REGION0_R0_PMS_X    (BIT(0))
+#define LP_APM0_REGION0_R0_PMS_X_M  (LP_APM0_REGION0_R0_PMS_X_V << LP_APM0_REGION0_R0_PMS_X_S)
+#define LP_APM0_REGION0_R0_PMS_X_V  0x00000001U
+#define LP_APM0_REGION0_R0_PMS_X_S  0
+/** LP_APM0_REGION0_R0_PMS_W : R/W; bitpos: [1]; default: 0;
+ *  Region write authority in REE_MODE0
+ */
+#define LP_APM0_REGION0_R0_PMS_W    (BIT(1))
+#define LP_APM0_REGION0_R0_PMS_W_M  (LP_APM0_REGION0_R0_PMS_W_V << LP_APM0_REGION0_R0_PMS_W_S)
+#define LP_APM0_REGION0_R0_PMS_W_V  0x00000001U
+#define LP_APM0_REGION0_R0_PMS_W_S  1
+/** LP_APM0_REGION0_R0_PMS_R : R/W; bitpos: [2]; default: 0;
+ *  Region read authority in REE_MODE0
+ */
+#define LP_APM0_REGION0_R0_PMS_R    (BIT(2))
+#define LP_APM0_REGION0_R0_PMS_R_M  (LP_APM0_REGION0_R0_PMS_R_V << LP_APM0_REGION0_R0_PMS_R_S)
+#define LP_APM0_REGION0_R0_PMS_R_V  0x00000001U
+#define LP_APM0_REGION0_R0_PMS_R_S  2
+/** LP_APM0_REGION0_R1_PMS_X : R/W; bitpos: [4]; default: 0;
+ *  Region execute authority in REE_MODE1
+ */
+#define LP_APM0_REGION0_R1_PMS_X    (BIT(4))
+#define LP_APM0_REGION0_R1_PMS_X_M  (LP_APM0_REGION0_R1_PMS_X_V << LP_APM0_REGION0_R1_PMS_X_S)
+#define LP_APM0_REGION0_R1_PMS_X_V  0x00000001U
+#define LP_APM0_REGION0_R1_PMS_X_S  4
+/** LP_APM0_REGION0_R1_PMS_W : R/W; bitpos: [5]; default: 0;
+ *  Region write authority in REE_MODE1
+ */
+#define LP_APM0_REGION0_R1_PMS_W    (BIT(5))
+#define LP_APM0_REGION0_R1_PMS_W_M  (LP_APM0_REGION0_R1_PMS_W_V << LP_APM0_REGION0_R1_PMS_W_S)
+#define LP_APM0_REGION0_R1_PMS_W_V  0x00000001U
+#define LP_APM0_REGION0_R1_PMS_W_S  5
+/** LP_APM0_REGION0_R1_PMS_R : R/W; bitpos: [6]; default: 0;
+ *  Region read authority in REE_MODE1
+ */
+#define LP_APM0_REGION0_R1_PMS_R    (BIT(6))
+#define LP_APM0_REGION0_R1_PMS_R_M  (LP_APM0_REGION0_R1_PMS_R_V << LP_APM0_REGION0_R1_PMS_R_S)
+#define LP_APM0_REGION0_R1_PMS_R_V  0x00000001U
+#define LP_APM0_REGION0_R1_PMS_R_S  6
+/** LP_APM0_REGION0_R2_PMS_X : R/W; bitpos: [8]; default: 0;
+ *  Region execute authority in REE_MODE2
+ */
+#define LP_APM0_REGION0_R2_PMS_X    (BIT(8))
+#define LP_APM0_REGION0_R2_PMS_X_M  (LP_APM0_REGION0_R2_PMS_X_V << LP_APM0_REGION0_R2_PMS_X_S)
+#define LP_APM0_REGION0_R2_PMS_X_V  0x00000001U
+#define LP_APM0_REGION0_R2_PMS_X_S  8
+/** LP_APM0_REGION0_R2_PMS_W : R/W; bitpos: [9]; default: 0;
+ *  Region write authority in REE_MODE2
+ */
+#define LP_APM0_REGION0_R2_PMS_W    (BIT(9))
+#define LP_APM0_REGION0_R2_PMS_W_M  (LP_APM0_REGION0_R2_PMS_W_V << LP_APM0_REGION0_R2_PMS_W_S)
+#define LP_APM0_REGION0_R2_PMS_W_V  0x00000001U
+#define LP_APM0_REGION0_R2_PMS_W_S  9
+/** LP_APM0_REGION0_R2_PMS_R : R/W; bitpos: [10]; default: 0;
+ *  Region read authority in REE_MODE2
+ */
+#define LP_APM0_REGION0_R2_PMS_R    (BIT(10))
+#define LP_APM0_REGION0_R2_PMS_R_M  (LP_APM0_REGION0_R2_PMS_R_V << LP_APM0_REGION0_R2_PMS_R_S)
+#define LP_APM0_REGION0_R2_PMS_R_V  0x00000001U
+#define LP_APM0_REGION0_R2_PMS_R_S  10
+
+/** LP_APM0_REGION1_ADDR_START_REG register
+ *  Region address register
+ */
+#define LP_APM0_REGION1_ADDR_START_REG (DR_REG_LP_APM0_BASE + 0x10)
+/** LP_APM0_REGION1_ADDR_START : R/W; bitpos: [31:0]; default: 0;
+ *  Start address of region1
+ */
+#define LP_APM0_REGION1_ADDR_START    0xFFFFFFFFU
+#define LP_APM0_REGION1_ADDR_START_M  (LP_APM0_REGION1_ADDR_START_V << LP_APM0_REGION1_ADDR_START_S)
+#define LP_APM0_REGION1_ADDR_START_V  0xFFFFFFFFU
+#define LP_APM0_REGION1_ADDR_START_S  0
+
+/** LP_APM0_REGION1_ADDR_END_REG register
+ *  Region address register
+ */
+#define LP_APM0_REGION1_ADDR_END_REG (DR_REG_LP_APM0_BASE + 0x14)
+/** LP_APM0_REGION1_ADDR_END : R/W; bitpos: [31:0]; default: 4294967295;
+ *  End address of region1
+ */
+#define LP_APM0_REGION1_ADDR_END    0xFFFFFFFFU
+#define LP_APM0_REGION1_ADDR_END_M  (LP_APM0_REGION1_ADDR_END_V << LP_APM0_REGION1_ADDR_END_S)
+#define LP_APM0_REGION1_ADDR_END_V  0xFFFFFFFFU
+#define LP_APM0_REGION1_ADDR_END_S  0
+
+/** LP_APM0_REGION1_PMS_ATTR_REG register
+ *  Region access authority attribute register
+ */
+#define LP_APM0_REGION1_PMS_ATTR_REG (DR_REG_LP_APM0_BASE + 0x18)
+/** LP_APM0_REGION1_R0_PMS_X : R/W; bitpos: [0]; default: 0;
+ *  Region execute authority in REE_MODE0
+ */
+#define LP_APM0_REGION1_R0_PMS_X    (BIT(0))
+#define LP_APM0_REGION1_R0_PMS_X_M  (LP_APM0_REGION1_R0_PMS_X_V << LP_APM0_REGION1_R0_PMS_X_S)
+#define LP_APM0_REGION1_R0_PMS_X_V  0x00000001U
+#define LP_APM0_REGION1_R0_PMS_X_S  0
+/** LP_APM0_REGION1_R0_PMS_W : R/W; bitpos: [1]; default: 0;
+ *  Region write authority in REE_MODE0
+ */
+#define LP_APM0_REGION1_R0_PMS_W    (BIT(1))
+#define LP_APM0_REGION1_R0_PMS_W_M  (LP_APM0_REGION1_R0_PMS_W_V << LP_APM0_REGION1_R0_PMS_W_S)
+#define LP_APM0_REGION1_R0_PMS_W_V  0x00000001U
+#define LP_APM0_REGION1_R0_PMS_W_S  1
+/** LP_APM0_REGION1_R0_PMS_R : R/W; bitpos: [2]; default: 0;
+ *  Region read authority in REE_MODE0
+ */
+#define LP_APM0_REGION1_R0_PMS_R    (BIT(2))
+#define LP_APM0_REGION1_R0_PMS_R_M  (LP_APM0_REGION1_R0_PMS_R_V << LP_APM0_REGION1_R0_PMS_R_S)
+#define LP_APM0_REGION1_R0_PMS_R_V  0x00000001U
+#define LP_APM0_REGION1_R0_PMS_R_S  2
+/** LP_APM0_REGION1_R1_PMS_X : R/W; bitpos: [4]; default: 0;
+ *  Region execute authority in REE_MODE1
+ */
+#define LP_APM0_REGION1_R1_PMS_X    (BIT(4))
+#define LP_APM0_REGION1_R1_PMS_X_M  (LP_APM0_REGION1_R1_PMS_X_V << LP_APM0_REGION1_R1_PMS_X_S)
+#define LP_APM0_REGION1_R1_PMS_X_V  0x00000001U
+#define LP_APM0_REGION1_R1_PMS_X_S  4
+/** LP_APM0_REGION1_R1_PMS_W : R/W; bitpos: [5]; default: 0;
+ *  Region write authority in REE_MODE1
+ */
+#define LP_APM0_REGION1_R1_PMS_W    (BIT(5))
+#define LP_APM0_REGION1_R1_PMS_W_M  (LP_APM0_REGION1_R1_PMS_W_V << LP_APM0_REGION1_R1_PMS_W_S)
+#define LP_APM0_REGION1_R1_PMS_W_V  0x00000001U
+#define LP_APM0_REGION1_R1_PMS_W_S  5
+/** LP_APM0_REGION1_R1_PMS_R : R/W; bitpos: [6]; default: 0;
+ *  Region read authority in REE_MODE1
+ */
+#define LP_APM0_REGION1_R1_PMS_R    (BIT(6))
+#define LP_APM0_REGION1_R1_PMS_R_M  (LP_APM0_REGION1_R1_PMS_R_V << LP_APM0_REGION1_R1_PMS_R_S)
+#define LP_APM0_REGION1_R1_PMS_R_V  0x00000001U
+#define LP_APM0_REGION1_R1_PMS_R_S  6
+/** LP_APM0_REGION1_R2_PMS_X : R/W; bitpos: [8]; default: 0;
+ *  Region execute authority in REE_MODE2
+ */
+#define LP_APM0_REGION1_R2_PMS_X    (BIT(8))
+#define LP_APM0_REGION1_R2_PMS_X_M  (LP_APM0_REGION1_R2_PMS_X_V << LP_APM0_REGION1_R2_PMS_X_S)
+#define LP_APM0_REGION1_R2_PMS_X_V  0x00000001U
+#define LP_APM0_REGION1_R2_PMS_X_S  8
+/** LP_APM0_REGION1_R2_PMS_W : R/W; bitpos: [9]; default: 0;
+ *  Region write authority in REE_MODE2
+ */
+#define LP_APM0_REGION1_R2_PMS_W    (BIT(9))
+#define LP_APM0_REGION1_R2_PMS_W_M  (LP_APM0_REGION1_R2_PMS_W_V << LP_APM0_REGION1_R2_PMS_W_S)
+#define LP_APM0_REGION1_R2_PMS_W_V  0x00000001U
+#define LP_APM0_REGION1_R2_PMS_W_S  9
+/** LP_APM0_REGION1_R2_PMS_R : R/W; bitpos: [10]; default: 0;
+ *  Region read authority in REE_MODE2
+ */
+#define LP_APM0_REGION1_R2_PMS_R    (BIT(10))
+#define LP_APM0_REGION1_R2_PMS_R_M  (LP_APM0_REGION1_R2_PMS_R_V << LP_APM0_REGION1_R2_PMS_R_S)
+#define LP_APM0_REGION1_R2_PMS_R_V  0x00000001U
+#define LP_APM0_REGION1_R2_PMS_R_S  10
+
+/** LP_APM0_REGION2_ADDR_START_REG register
+ *  Region address register
+ */
+#define LP_APM0_REGION2_ADDR_START_REG (DR_REG_LP_APM0_BASE + 0x1c)
+/** LP_APM0_REGION2_ADDR_START : R/W; bitpos: [31:0]; default: 0;
+ *  Start address of region2
+ */
+#define LP_APM0_REGION2_ADDR_START    0xFFFFFFFFU
+#define LP_APM0_REGION2_ADDR_START_M  (LP_APM0_REGION2_ADDR_START_V << LP_APM0_REGION2_ADDR_START_S)
+#define LP_APM0_REGION2_ADDR_START_V  0xFFFFFFFFU
+#define LP_APM0_REGION2_ADDR_START_S  0
+
+/** LP_APM0_REGION2_ADDR_END_REG register
+ *  Region address register
+ */
+#define LP_APM0_REGION2_ADDR_END_REG (DR_REG_LP_APM0_BASE + 0x20)
+/** LP_APM0_REGION2_ADDR_END : R/W; bitpos: [31:0]; default: 4294967295;
+ *  End address of region2
+ */
+#define LP_APM0_REGION2_ADDR_END    0xFFFFFFFFU
+#define LP_APM0_REGION2_ADDR_END_M  (LP_APM0_REGION2_ADDR_END_V << LP_APM0_REGION2_ADDR_END_S)
+#define LP_APM0_REGION2_ADDR_END_V  0xFFFFFFFFU
+#define LP_APM0_REGION2_ADDR_END_S  0
+
+/** LP_APM0_REGION2_PMS_ATTR_REG register
+ *  Region access authority attribute register
+ */
+#define LP_APM0_REGION2_PMS_ATTR_REG (DR_REG_LP_APM0_BASE + 0x24)
+/** LP_APM0_REGION2_R0_PMS_X : R/W; bitpos: [0]; default: 0;
+ *  Region execute authority in REE_MODE0
+ */
+#define LP_APM0_REGION2_R0_PMS_X    (BIT(0))
+#define LP_APM0_REGION2_R0_PMS_X_M  (LP_APM0_REGION2_R0_PMS_X_V << LP_APM0_REGION2_R0_PMS_X_S)
+#define LP_APM0_REGION2_R0_PMS_X_V  0x00000001U
+#define LP_APM0_REGION2_R0_PMS_X_S  0
+/** LP_APM0_REGION2_R0_PMS_W : R/W; bitpos: [1]; default: 0;
+ *  Region write authority in REE_MODE0
+ */
+#define LP_APM0_REGION2_R0_PMS_W    (BIT(1))
+#define LP_APM0_REGION2_R0_PMS_W_M  (LP_APM0_REGION2_R0_PMS_W_V << LP_APM0_REGION2_R0_PMS_W_S)
+#define LP_APM0_REGION2_R0_PMS_W_V  0x00000001U
+#define LP_APM0_REGION2_R0_PMS_W_S  1
+/** LP_APM0_REGION2_R0_PMS_R : R/W; bitpos: [2]; default: 0;
+ *  Region read authority in REE_MODE0
+ */
+#define LP_APM0_REGION2_R0_PMS_R    (BIT(2))
+#define LP_APM0_REGION2_R0_PMS_R_M  (LP_APM0_REGION2_R0_PMS_R_V << LP_APM0_REGION2_R0_PMS_R_S)
+#define LP_APM0_REGION2_R0_PMS_R_V  0x00000001U
+#define LP_APM0_REGION2_R0_PMS_R_S  2
+/** LP_APM0_REGION2_R1_PMS_X : R/W; bitpos: [4]; default: 0;
+ *  Region execute authority in REE_MODE1
+ */
+#define LP_APM0_REGION2_R1_PMS_X    (BIT(4))
+#define LP_APM0_REGION2_R1_PMS_X_M  (LP_APM0_REGION2_R1_PMS_X_V << LP_APM0_REGION2_R1_PMS_X_S)
+#define LP_APM0_REGION2_R1_PMS_X_V  0x00000001U
+#define LP_APM0_REGION2_R1_PMS_X_S  4
+/** LP_APM0_REGION2_R1_PMS_W : R/W; bitpos: [5]; default: 0;
+ *  Region write authority in REE_MODE1
+ */
+#define LP_APM0_REGION2_R1_PMS_W    (BIT(5))
+#define LP_APM0_REGION2_R1_PMS_W_M  (LP_APM0_REGION2_R1_PMS_W_V << LP_APM0_REGION2_R1_PMS_W_S)
+#define LP_APM0_REGION2_R1_PMS_W_V  0x00000001U
+#define LP_APM0_REGION2_R1_PMS_W_S  5
+/** LP_APM0_REGION2_R1_PMS_R : R/W; bitpos: [6]; default: 0;
+ *  Region read authority in REE_MODE1
+ */
+#define LP_APM0_REGION2_R1_PMS_R    (BIT(6))
+#define LP_APM0_REGION2_R1_PMS_R_M  (LP_APM0_REGION2_R1_PMS_R_V << LP_APM0_REGION2_R1_PMS_R_S)
+#define LP_APM0_REGION2_R1_PMS_R_V  0x00000001U
+#define LP_APM0_REGION2_R1_PMS_R_S  6
+/** LP_APM0_REGION2_R2_PMS_X : R/W; bitpos: [8]; default: 0;
+ *  Region execute authority in REE_MODE2
+ */
+#define LP_APM0_REGION2_R2_PMS_X    (BIT(8))
+#define LP_APM0_REGION2_R2_PMS_X_M  (LP_APM0_REGION2_R2_PMS_X_V << LP_APM0_REGION2_R2_PMS_X_S)
+#define LP_APM0_REGION2_R2_PMS_X_V  0x00000001U
+#define LP_APM0_REGION2_R2_PMS_X_S  8
+/** LP_APM0_REGION2_R2_PMS_W : R/W; bitpos: [9]; default: 0;
+ *  Region write authority in REE_MODE2
+ */
+#define LP_APM0_REGION2_R2_PMS_W    (BIT(9))
+#define LP_APM0_REGION2_R2_PMS_W_M  (LP_APM0_REGION2_R2_PMS_W_V << LP_APM0_REGION2_R2_PMS_W_S)
+#define LP_APM0_REGION2_R2_PMS_W_V  0x00000001U
+#define LP_APM0_REGION2_R2_PMS_W_S  9
+/** LP_APM0_REGION2_R2_PMS_R : R/W; bitpos: [10]; default: 0;
+ *  Region read authority in REE_MODE2
+ */
+#define LP_APM0_REGION2_R2_PMS_R    (BIT(10))
+#define LP_APM0_REGION2_R2_PMS_R_M  (LP_APM0_REGION2_R2_PMS_R_V << LP_APM0_REGION2_R2_PMS_R_S)
+#define LP_APM0_REGION2_R2_PMS_R_V  0x00000001U
+#define LP_APM0_REGION2_R2_PMS_R_S  10
+
+/** LP_APM0_REGION3_ADDR_START_REG register
+ *  Region address register
+ */
+#define LP_APM0_REGION3_ADDR_START_REG (DR_REG_LP_APM0_BASE + 0x28)
+/** LP_APM0_REGION3_ADDR_START : R/W; bitpos: [31:0]; default: 0;
+ *  Start address of region3
+ */
+#define LP_APM0_REGION3_ADDR_START    0xFFFFFFFFU
+#define LP_APM0_REGION3_ADDR_START_M  (LP_APM0_REGION3_ADDR_START_V << LP_APM0_REGION3_ADDR_START_S)
+#define LP_APM0_REGION3_ADDR_START_V  0xFFFFFFFFU
+#define LP_APM0_REGION3_ADDR_START_S  0
+
+/** LP_APM0_REGION3_ADDR_END_REG register
+ *  Region address register
+ */
+#define LP_APM0_REGION3_ADDR_END_REG (DR_REG_LP_APM0_BASE + 0x2c)
+/** LP_APM0_REGION3_ADDR_END : R/W; bitpos: [31:0]; default: 4294967295;
+ *  End address of region3
+ */
+#define LP_APM0_REGION3_ADDR_END    0xFFFFFFFFU
+#define LP_APM0_REGION3_ADDR_END_M  (LP_APM0_REGION3_ADDR_END_V << LP_APM0_REGION3_ADDR_END_S)
+#define LP_APM0_REGION3_ADDR_END_V  0xFFFFFFFFU
+#define LP_APM0_REGION3_ADDR_END_S  0
+
+/** LP_APM0_REGION3_PMS_ATTR_REG register
+ *  Region access authority attribute register
+ */
+#define LP_APM0_REGION3_PMS_ATTR_REG (DR_REG_LP_APM0_BASE + 0x30)
+/** LP_APM0_REGION3_R0_PMS_X : R/W; bitpos: [0]; default: 0;
+ *  Region execute authority in REE_MODE0
+ */
+#define LP_APM0_REGION3_R0_PMS_X    (BIT(0))
+#define LP_APM0_REGION3_R0_PMS_X_M  (LP_APM0_REGION3_R0_PMS_X_V << LP_APM0_REGION3_R0_PMS_X_S)
+#define LP_APM0_REGION3_R0_PMS_X_V  0x00000001U
+#define LP_APM0_REGION3_R0_PMS_X_S  0
+/** LP_APM0_REGION3_R0_PMS_W : R/W; bitpos: [1]; default: 0;
+ *  Region write authority in REE_MODE0
+ */
+#define LP_APM0_REGION3_R0_PMS_W    (BIT(1))
+#define LP_APM0_REGION3_R0_PMS_W_M  (LP_APM0_REGION3_R0_PMS_W_V << LP_APM0_REGION3_R0_PMS_W_S)
+#define LP_APM0_REGION3_R0_PMS_W_V  0x00000001U
+#define LP_APM0_REGION3_R0_PMS_W_S  1
+/** LP_APM0_REGION3_R0_PMS_R : R/W; bitpos: [2]; default: 0;
+ *  Region read authority in REE_MODE0
+ */
+#define LP_APM0_REGION3_R0_PMS_R    (BIT(2))
+#define LP_APM0_REGION3_R0_PMS_R_M  (LP_APM0_REGION3_R0_PMS_R_V << LP_APM0_REGION3_R0_PMS_R_S)
+#define LP_APM0_REGION3_R0_PMS_R_V  0x00000001U
+#define LP_APM0_REGION3_R0_PMS_R_S  2
+/** LP_APM0_REGION3_R1_PMS_X : R/W; bitpos: [4]; default: 0;
+ *  Region execute authority in REE_MODE1
+ */
+#define LP_APM0_REGION3_R1_PMS_X    (BIT(4))
+#define LP_APM0_REGION3_R1_PMS_X_M  (LP_APM0_REGION3_R1_PMS_X_V << LP_APM0_REGION3_R1_PMS_X_S)
+#define LP_APM0_REGION3_R1_PMS_X_V  0x00000001U
+#define LP_APM0_REGION3_R1_PMS_X_S  4
+/** LP_APM0_REGION3_R1_PMS_W : R/W; bitpos: [5]; default: 0;
+ *  Region write authority in REE_MODE1
+ */
+#define LP_APM0_REGION3_R1_PMS_W    (BIT(5))
+#define LP_APM0_REGION3_R1_PMS_W_M  (LP_APM0_REGION3_R1_PMS_W_V << LP_APM0_REGION3_R1_PMS_W_S)
+#define LP_APM0_REGION3_R1_PMS_W_V  0x00000001U
+#define LP_APM0_REGION3_R1_PMS_W_S  5
+/** LP_APM0_REGION3_R1_PMS_R : R/W; bitpos: [6]; default: 0;
+ *  Region read authority in REE_MODE1
+ */
+#define LP_APM0_REGION3_R1_PMS_R    (BIT(6))
+#define LP_APM0_REGION3_R1_PMS_R_M  (LP_APM0_REGION3_R1_PMS_R_V << LP_APM0_REGION3_R1_PMS_R_S)
+#define LP_APM0_REGION3_R1_PMS_R_V  0x00000001U
+#define LP_APM0_REGION3_R1_PMS_R_S  6
+/** LP_APM0_REGION3_R2_PMS_X : R/W; bitpos: [8]; default: 0;
+ *  Region execute authority in REE_MODE2
+ */
+#define LP_APM0_REGION3_R2_PMS_X    (BIT(8))
+#define LP_APM0_REGION3_R2_PMS_X_M  (LP_APM0_REGION3_R2_PMS_X_V << LP_APM0_REGION3_R2_PMS_X_S)
+#define LP_APM0_REGION3_R2_PMS_X_V  0x00000001U
+#define LP_APM0_REGION3_R2_PMS_X_S  8
+/** LP_APM0_REGION3_R2_PMS_W : R/W; bitpos: [9]; default: 0;
+ *  Region write authority in REE_MODE2
+ */
+#define LP_APM0_REGION3_R2_PMS_W    (BIT(9))
+#define LP_APM0_REGION3_R2_PMS_W_M  (LP_APM0_REGION3_R2_PMS_W_V << LP_APM0_REGION3_R2_PMS_W_S)
+#define LP_APM0_REGION3_R2_PMS_W_V  0x00000001U
+#define LP_APM0_REGION3_R2_PMS_W_S  9
+/** LP_APM0_REGION3_R2_PMS_R : R/W; bitpos: [10]; default: 0;
+ *  Region read authority in REE_MODE2
+ */
+#define LP_APM0_REGION3_R2_PMS_R    (BIT(10))
+#define LP_APM0_REGION3_R2_PMS_R_M  (LP_APM0_REGION3_R2_PMS_R_V << LP_APM0_REGION3_R2_PMS_R_S)
+#define LP_APM0_REGION3_R2_PMS_R_V  0x00000001U
+#define LP_APM0_REGION3_R2_PMS_R_S  10
+
+/** LP_APM0_FUNC_CTRL_REG register
+ *  PMS function control register
+ */
+#define LP_APM0_FUNC_CTRL_REG (DR_REG_LP_APM0_BASE + 0xc4)
+/** LP_APM0_M0_PMS_FUNC_EN : R/W; bitpos: [0]; default: 1;
+ *  PMS M0 function enable
+ */
+#define LP_APM0_M0_PMS_FUNC_EN    (BIT(0))
+#define LP_APM0_M0_PMS_FUNC_EN_M  (LP_APM0_M0_PMS_FUNC_EN_V << LP_APM0_M0_PMS_FUNC_EN_S)
+#define LP_APM0_M0_PMS_FUNC_EN_V  0x00000001U
+#define LP_APM0_M0_PMS_FUNC_EN_S  0
+
+/** LP_APM0_M0_STATUS_REG register
+ *  M0 status register
+ */
+#define LP_APM0_M0_STATUS_REG (DR_REG_LP_APM0_BASE + 0xc8)
+/** LP_APM0_M0_EXCEPTION_STATUS : RO; bitpos: [1:0]; default: 0;
+ *  Exception status
+ */
+#define LP_APM0_M0_EXCEPTION_STATUS    0x00000003U
+#define LP_APM0_M0_EXCEPTION_STATUS_M  (LP_APM0_M0_EXCEPTION_STATUS_V << LP_APM0_M0_EXCEPTION_STATUS_S)
+#define LP_APM0_M0_EXCEPTION_STATUS_V  0x00000003U
+#define LP_APM0_M0_EXCEPTION_STATUS_S  0
+
+/** LP_APM0_M0_STATUS_CLR_REG register
+ *  M0 status clear register
+ */
+#define LP_APM0_M0_STATUS_CLR_REG (DR_REG_LP_APM0_BASE + 0xcc)
+/** LP_APM0_M0_REGION_STATUS_CLR : WT; bitpos: [0]; default: 0;
+ *  Clear exception status
+ */
+#define LP_APM0_M0_REGION_STATUS_CLR    (BIT(0))
+#define LP_APM0_M0_REGION_STATUS_CLR_M  (LP_APM0_M0_REGION_STATUS_CLR_V << LP_APM0_M0_REGION_STATUS_CLR_S)
+#define LP_APM0_M0_REGION_STATUS_CLR_V  0x00000001U
+#define LP_APM0_M0_REGION_STATUS_CLR_S  0
+
+/** LP_APM0_M0_EXCEPTION_INFO0_REG register
+ *  M0 exception_info0 register
+ */
+#define LP_APM0_M0_EXCEPTION_INFO0_REG (DR_REG_LP_APM0_BASE + 0xd0)
+/** LP_APM0_M0_EXCEPTION_REGION : RO; bitpos: [3:0]; default: 0;
+ *  Exception region
+ */
+#define LP_APM0_M0_EXCEPTION_REGION    0x0000000FU
+#define LP_APM0_M0_EXCEPTION_REGION_M  (LP_APM0_M0_EXCEPTION_REGION_V << LP_APM0_M0_EXCEPTION_REGION_S)
+#define LP_APM0_M0_EXCEPTION_REGION_V  0x0000000FU
+#define LP_APM0_M0_EXCEPTION_REGION_S  0
+/** LP_APM0_M0_EXCEPTION_MODE : RO; bitpos: [17:16]; default: 0;
+ *  Exception mode
+ */
+#define LP_APM0_M0_EXCEPTION_MODE    0x00000003U
+#define LP_APM0_M0_EXCEPTION_MODE_M  (LP_APM0_M0_EXCEPTION_MODE_V << LP_APM0_M0_EXCEPTION_MODE_S)
+#define LP_APM0_M0_EXCEPTION_MODE_V  0x00000003U
+#define LP_APM0_M0_EXCEPTION_MODE_S  16
+/** LP_APM0_M0_EXCEPTION_ID : RO; bitpos: [22:18]; default: 0;
+ *  Exception id information
+ */
+#define LP_APM0_M0_EXCEPTION_ID    0x0000001FU
+#define LP_APM0_M0_EXCEPTION_ID_M  (LP_APM0_M0_EXCEPTION_ID_V << LP_APM0_M0_EXCEPTION_ID_S)
+#define LP_APM0_M0_EXCEPTION_ID_V  0x0000001FU
+#define LP_APM0_M0_EXCEPTION_ID_S  18
+
+/** LP_APM0_M0_EXCEPTION_INFO1_REG register
+ *  M0 exception_info1 register
+ */
+#define LP_APM0_M0_EXCEPTION_INFO1_REG (DR_REG_LP_APM0_BASE + 0xd4)
+/** LP_APM0_M0_EXCEPTION_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  Exception addr
+ */
+#define LP_APM0_M0_EXCEPTION_ADDR    0xFFFFFFFFU
+#define LP_APM0_M0_EXCEPTION_ADDR_M  (LP_APM0_M0_EXCEPTION_ADDR_V << LP_APM0_M0_EXCEPTION_ADDR_S)
+#define LP_APM0_M0_EXCEPTION_ADDR_V  0xFFFFFFFFU
+#define LP_APM0_M0_EXCEPTION_ADDR_S  0
+
+/** LP_APM0_INT_EN_REG register
+ *  APM interrupt enable register
+ */
+#define LP_APM0_INT_EN_REG (DR_REG_LP_APM0_BASE + 0xd8)
+/** LP_APM0_M0_APM_INT_EN : R/W; bitpos: [0]; default: 0;
+ *  APM M0 interrupt enable
+ */
+#define LP_APM0_M0_APM_INT_EN    (BIT(0))
+#define LP_APM0_M0_APM_INT_EN_M  (LP_APM0_M0_APM_INT_EN_V << LP_APM0_M0_APM_INT_EN_S)
+#define LP_APM0_M0_APM_INT_EN_V  0x00000001U
+#define LP_APM0_M0_APM_INT_EN_S  0
+
+/** LP_APM0_CLOCK_GATE_REG register
+ *  clock gating register
+ */
+#define LP_APM0_CLOCK_GATE_REG (DR_REG_LP_APM0_BASE + 0xdc)
+/** LP_APM0_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  reg_clk_en
+ */
+#define LP_APM0_CLK_EN    (BIT(0))
+#define LP_APM0_CLK_EN_M  (LP_APM0_CLK_EN_V << LP_APM0_CLK_EN_S)
+#define LP_APM0_CLK_EN_V  0x00000001U
+#define LP_APM0_CLK_EN_S  0
+
+/** LP_APM0_DATE_REG register
+ *  Version register
+ */
+#define LP_APM0_DATE_REG (DR_REG_LP_APM0_BASE + 0x7fc)
+/** LP_APM0_DATE : R/W; bitpos: [27:0]; default: 35672640;
+ *  reg_date
+ */
+#define LP_APM0_DATE    0x0FFFFFFFU
+#define LP_APM0_DATE_M  (LP_APM0_DATE_V << LP_APM0_DATE_S)
+#define LP_APM0_DATE_V  0x0FFFFFFFU
+#define LP_APM0_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/lp_apm0_struct.h b/components/soc/esp32c6/include/soc/lp_apm0_struct.h
new file mode 100644
index 0000000000..f9221bc0ff
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/lp_apm0_struct.h
@@ -0,0 +1,499 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: Region filter enable register */
+/** Type of region_filter_en register
+ *  Region filter enable register
+ */
+typedef union {
+    struct {
+        /** region_filter_en : R/W; bitpos: [3:0]; default: 1;
+         *  Region filter enable
+         */
+        uint32_t region_filter_en:4;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} lp_apm0_region_filter_en_reg_t;
+
+
+/** Group: Region address register */
+/** Type of region0_addr_start register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region0_addr_start : R/W; bitpos: [31:0]; default: 0;
+         *  Start address of region0
+         */
+        uint32_t region0_addr_start:32;
+    };
+    uint32_t val;
+} lp_apm0_region0_addr_start_reg_t;
+
+/** Type of region0_addr_end register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region0_addr_end : R/W; bitpos: [31:0]; default: 4294967295;
+         *  End address of region0
+         */
+        uint32_t region0_addr_end:32;
+    };
+    uint32_t val;
+} lp_apm0_region0_addr_end_reg_t;
+
+/** Type of region1_addr_start register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region1_addr_start : R/W; bitpos: [31:0]; default: 0;
+         *  Start address of region1
+         */
+        uint32_t region1_addr_start:32;
+    };
+    uint32_t val;
+} lp_apm0_region1_addr_start_reg_t;
+
+/** Type of region1_addr_end register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region1_addr_end : R/W; bitpos: [31:0]; default: 4294967295;
+         *  End address of region1
+         */
+        uint32_t region1_addr_end:32;
+    };
+    uint32_t val;
+} lp_apm0_region1_addr_end_reg_t;
+
+/** Type of region2_addr_start register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region2_addr_start : R/W; bitpos: [31:0]; default: 0;
+         *  Start address of region2
+         */
+        uint32_t region2_addr_start:32;
+    };
+    uint32_t val;
+} lp_apm0_region2_addr_start_reg_t;
+
+/** Type of region2_addr_end register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region2_addr_end : R/W; bitpos: [31:0]; default: 4294967295;
+         *  End address of region2
+         */
+        uint32_t region2_addr_end:32;
+    };
+    uint32_t val;
+} lp_apm0_region2_addr_end_reg_t;
+
+/** Type of region3_addr_start register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region3_addr_start : R/W; bitpos: [31:0]; default: 0;
+         *  Start address of region3
+         */
+        uint32_t region3_addr_start:32;
+    };
+    uint32_t val;
+} lp_apm0_region3_addr_start_reg_t;
+
+/** Type of region3_addr_end register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region3_addr_end : R/W; bitpos: [31:0]; default: 4294967295;
+         *  End address of region3
+         */
+        uint32_t region3_addr_end:32;
+    };
+    uint32_t val;
+} lp_apm0_region3_addr_end_reg_t;
+
+
+/** Group: Region access authority attribute register */
+/** Type of region0_pms_attr register
+ *  Region access authority attribute register
+ */
+typedef union {
+    struct {
+        /** region0_r0_pms_x : R/W; bitpos: [0]; default: 0;
+         *  Region execute authority in REE_MODE0
+         */
+        uint32_t region0_r0_pms_x:1;
+        /** region0_r0_pms_w : R/W; bitpos: [1]; default: 0;
+         *  Region write authority in REE_MODE0
+         */
+        uint32_t region0_r0_pms_w:1;
+        /** region0_r0_pms_r : R/W; bitpos: [2]; default: 0;
+         *  Region read authority in REE_MODE0
+         */
+        uint32_t region0_r0_pms_r:1;
+        uint32_t reserved_3:1;
+        /** region0_r1_pms_x : R/W; bitpos: [4]; default: 0;
+         *  Region execute authority in REE_MODE1
+         */
+        uint32_t region0_r1_pms_x:1;
+        /** region0_r1_pms_w : R/W; bitpos: [5]; default: 0;
+         *  Region write authority in REE_MODE1
+         */
+        uint32_t region0_r1_pms_w:1;
+        /** region0_r1_pms_r : R/W; bitpos: [6]; default: 0;
+         *  Region read authority in REE_MODE1
+         */
+        uint32_t region0_r1_pms_r:1;
+        uint32_t reserved_7:1;
+        /** region0_r2_pms_x : R/W; bitpos: [8]; default: 0;
+         *  Region execute authority in REE_MODE2
+         */
+        uint32_t region0_r2_pms_x:1;
+        /** region0_r2_pms_w : R/W; bitpos: [9]; default: 0;
+         *  Region write authority in REE_MODE2
+         */
+        uint32_t region0_r2_pms_w:1;
+        /** region0_r2_pms_r : R/W; bitpos: [10]; default: 0;
+         *  Region read authority in REE_MODE2
+         */
+        uint32_t region0_r2_pms_r:1;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} lp_apm0_region0_pms_attr_reg_t;
+
+/** Type of region1_pms_attr register
+ *  Region access authority attribute register
+ */
+typedef union {
+    struct {
+        /** region1_r0_pms_x : R/W; bitpos: [0]; default: 0;
+         *  Region execute authority in REE_MODE0
+         */
+        uint32_t region1_r0_pms_x:1;
+        /** region1_r0_pms_w : R/W; bitpos: [1]; default: 0;
+         *  Region write authority in REE_MODE0
+         */
+        uint32_t region1_r0_pms_w:1;
+        /** region1_r0_pms_r : R/W; bitpos: [2]; default: 0;
+         *  Region read authority in REE_MODE0
+         */
+        uint32_t region1_r0_pms_r:1;
+        uint32_t reserved_3:1;
+        /** region1_r1_pms_x : R/W; bitpos: [4]; default: 0;
+         *  Region execute authority in REE_MODE1
+         */
+        uint32_t region1_r1_pms_x:1;
+        /** region1_r1_pms_w : R/W; bitpos: [5]; default: 0;
+         *  Region write authority in REE_MODE1
+         */
+        uint32_t region1_r1_pms_w:1;
+        /** region1_r1_pms_r : R/W; bitpos: [6]; default: 0;
+         *  Region read authority in REE_MODE1
+         */
+        uint32_t region1_r1_pms_r:1;
+        uint32_t reserved_7:1;
+        /** region1_r2_pms_x : R/W; bitpos: [8]; default: 0;
+         *  Region execute authority in REE_MODE2
+         */
+        uint32_t region1_r2_pms_x:1;
+        /** region1_r2_pms_w : R/W; bitpos: [9]; default: 0;
+         *  Region write authority in REE_MODE2
+         */
+        uint32_t region1_r2_pms_w:1;
+        /** region1_r2_pms_r : R/W; bitpos: [10]; default: 0;
+         *  Region read authority in REE_MODE2
+         */
+        uint32_t region1_r2_pms_r:1;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} lp_apm0_region1_pms_attr_reg_t;
+
+/** Type of region2_pms_attr register
+ *  Region access authority attribute register
+ */
+typedef union {
+    struct {
+        /** region2_r0_pms_x : R/W; bitpos: [0]; default: 0;
+         *  Region execute authority in REE_MODE0
+         */
+        uint32_t region2_r0_pms_x:1;
+        /** region2_r0_pms_w : R/W; bitpos: [1]; default: 0;
+         *  Region write authority in REE_MODE0
+         */
+        uint32_t region2_r0_pms_w:1;
+        /** region2_r0_pms_r : R/W; bitpos: [2]; default: 0;
+         *  Region read authority in REE_MODE0
+         */
+        uint32_t region2_r0_pms_r:1;
+        uint32_t reserved_3:1;
+        /** region2_r1_pms_x : R/W; bitpos: [4]; default: 0;
+         *  Region execute authority in REE_MODE1
+         */
+        uint32_t region2_r1_pms_x:1;
+        /** region2_r1_pms_w : R/W; bitpos: [5]; default: 0;
+         *  Region write authority in REE_MODE1
+         */
+        uint32_t region2_r1_pms_w:1;
+        /** region2_r1_pms_r : R/W; bitpos: [6]; default: 0;
+         *  Region read authority in REE_MODE1
+         */
+        uint32_t region2_r1_pms_r:1;
+        uint32_t reserved_7:1;
+        /** region2_r2_pms_x : R/W; bitpos: [8]; default: 0;
+         *  Region execute authority in REE_MODE2
+         */
+        uint32_t region2_r2_pms_x:1;
+        /** region2_r2_pms_w : R/W; bitpos: [9]; default: 0;
+         *  Region write authority in REE_MODE2
+         */
+        uint32_t region2_r2_pms_w:1;
+        /** region2_r2_pms_r : R/W; bitpos: [10]; default: 0;
+         *  Region read authority in REE_MODE2
+         */
+        uint32_t region2_r2_pms_r:1;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} lp_apm0_region2_pms_attr_reg_t;
+
+/** Type of region3_pms_attr register
+ *  Region access authority attribute register
+ */
+typedef union {
+    struct {
+        /** region3_r0_pms_x : R/W; bitpos: [0]; default: 0;
+         *  Region execute authority in REE_MODE0
+         */
+        uint32_t region3_r0_pms_x:1;
+        /** region3_r0_pms_w : R/W; bitpos: [1]; default: 0;
+         *  Region write authority in REE_MODE0
+         */
+        uint32_t region3_r0_pms_w:1;
+        /** region3_r0_pms_r : R/W; bitpos: [2]; default: 0;
+         *  Region read authority in REE_MODE0
+         */
+        uint32_t region3_r0_pms_r:1;
+        uint32_t reserved_3:1;
+        /** region3_r1_pms_x : R/W; bitpos: [4]; default: 0;
+         *  Region execute authority in REE_MODE1
+         */
+        uint32_t region3_r1_pms_x:1;
+        /** region3_r1_pms_w : R/W; bitpos: [5]; default: 0;
+         *  Region write authority in REE_MODE1
+         */
+        uint32_t region3_r1_pms_w:1;
+        /** region3_r1_pms_r : R/W; bitpos: [6]; default: 0;
+         *  Region read authority in REE_MODE1
+         */
+        uint32_t region3_r1_pms_r:1;
+        uint32_t reserved_7:1;
+        /** region3_r2_pms_x : R/W; bitpos: [8]; default: 0;
+         *  Region execute authority in REE_MODE2
+         */
+        uint32_t region3_r2_pms_x:1;
+        /** region3_r2_pms_w : R/W; bitpos: [9]; default: 0;
+         *  Region write authority in REE_MODE2
+         */
+        uint32_t region3_r2_pms_w:1;
+        /** region3_r2_pms_r : R/W; bitpos: [10]; default: 0;
+         *  Region read authority in REE_MODE2
+         */
+        uint32_t region3_r2_pms_r:1;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} lp_apm0_region3_pms_attr_reg_t;
+
+
+/** Group: PMS function control register */
+/** Type of func_ctrl register
+ *  PMS function control register
+ */
+typedef union {
+    struct {
+        /** m0_pms_func_en : R/W; bitpos: [0]; default: 1;
+         *  PMS M0 function enable
+         */
+        uint32_t m0_pms_func_en:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} lp_apm0_func_ctrl_reg_t;
+
+
+/** Group: M0 status register */
+/** Type of m0_status register
+ *  M0 status register
+ */
+typedef union {
+    struct {
+        /** m0_exception_status : RO; bitpos: [1:0]; default: 0;
+         *  Exception status
+         */
+        uint32_t m0_exception_status:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} lp_apm0_m0_status_reg_t;
+
+
+/** Group: M0 status clear register */
+/** Type of m0_status_clr register
+ *  M0 status clear register
+ */
+typedef union {
+    struct {
+        /** m0_region_status_clr : WT; bitpos: [0]; default: 0;
+         *  Clear exception status
+         */
+        uint32_t m0_region_status_clr:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} lp_apm0_m0_status_clr_reg_t;
+
+
+/** Group: M0 exception_info0 register */
+/** Type of m0_exception_info0 register
+ *  M0 exception_info0 register
+ */
+typedef union {
+    struct {
+        /** m0_exception_region : RO; bitpos: [3:0]; default: 0;
+         *  Exception region
+         */
+        uint32_t m0_exception_region:4;
+        uint32_t reserved_4:12;
+        /** m0_exception_mode : RO; bitpos: [17:16]; default: 0;
+         *  Exception mode
+         */
+        uint32_t m0_exception_mode:2;
+        /** m0_exception_id : RO; bitpos: [22:18]; default: 0;
+         *  Exception id information
+         */
+        uint32_t m0_exception_id:5;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} lp_apm0_m0_exception_info0_reg_t;
+
+
+/** Group: M0 exception_info1 register */
+/** Type of m0_exception_info1 register
+ *  M0 exception_info1 register
+ */
+typedef union {
+    struct {
+        /** m0_exception_addr : RO; bitpos: [31:0]; default: 0;
+         *  Exception addr
+         */
+        uint32_t m0_exception_addr:32;
+    };
+    uint32_t val;
+} lp_apm0_m0_exception_info1_reg_t;
+
+
+/** Group: APM interrupt enable register */
+/** Type of int_en register
+ *  APM interrupt enable register
+ */
+typedef union {
+    struct {
+        /** m0_apm_int_en : R/W; bitpos: [0]; default: 0;
+         *  APM M0 interrupt enable
+         */
+        uint32_t m0_apm_int_en:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} lp_apm0_int_en_reg_t;
+
+
+/** Group: clock gating register */
+/** Type of clock_gate register
+ *  clock gating register
+ */
+typedef union {
+    struct {
+        /** clk_en : R/W; bitpos: [0]; default: 1;
+         *  reg_clk_en
+         */
+        uint32_t clk_en:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} lp_apm0_clock_gate_reg_t;
+
+
+/** Group: Version register */
+/** Type of date register
+ *  Version register
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [27:0]; default: 35672640;
+         *  reg_date
+         */
+        uint32_t date:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} lp_apm0_date_reg_t;
+
+
+typedef struct lp_apm0_dev_t {
+    volatile lp_apm0_region_filter_en_reg_t region_filter_en;
+    volatile lp_apm0_region0_addr_start_reg_t region0_addr_start;
+    volatile lp_apm0_region0_addr_end_reg_t region0_addr_end;
+    volatile lp_apm0_region0_pms_attr_reg_t region0_pms_attr;
+    volatile lp_apm0_region1_addr_start_reg_t region1_addr_start;
+    volatile lp_apm0_region1_addr_end_reg_t region1_addr_end;
+    volatile lp_apm0_region1_pms_attr_reg_t region1_pms_attr;
+    volatile lp_apm0_region2_addr_start_reg_t region2_addr_start;
+    volatile lp_apm0_region2_addr_end_reg_t region2_addr_end;
+    volatile lp_apm0_region2_pms_attr_reg_t region2_pms_attr;
+    volatile lp_apm0_region3_addr_start_reg_t region3_addr_start;
+    volatile lp_apm0_region3_addr_end_reg_t region3_addr_end;
+    volatile lp_apm0_region3_pms_attr_reg_t region3_pms_attr;
+    uint32_t reserved_034[36];
+    volatile lp_apm0_func_ctrl_reg_t func_ctrl;
+    volatile lp_apm0_m0_status_reg_t m0_status;
+    volatile lp_apm0_m0_status_clr_reg_t m0_status_clr;
+    volatile lp_apm0_m0_exception_info0_reg_t m0_exception_info0;
+    volatile lp_apm0_m0_exception_info1_reg_t m0_exception_info1;
+    volatile lp_apm0_int_en_reg_t int_en;
+    volatile lp_apm0_clock_gate_reg_t clock_gate;
+    uint32_t reserved_0e0[455];
+    volatile lp_apm0_date_reg_t date;
+} lp_apm0_dev_t;
+
+extern lp_apm0_dev_t LP_APM0;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(lp_apm0_dev_t) == 0x800, "Invalid size of lp_apm0_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/lp_apm_reg.h b/components/soc/esp32c6/include/soc/lp_apm_reg.h
new file mode 100644
index 0000000000..02eba5ffa9
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/lp_apm_reg.h
@@ -0,0 +1,582 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** LP_APM_REGION_FILTER_EN_REG register
+ *  Region filter enable register
+ */
+#define LP_APM_REGION_FILTER_EN_REG (DR_REG_LP_APM_BASE + 0x0)
+/** LP_APM_REGION_FILTER_EN : R/W; bitpos: [3:0]; default: 1;
+ *  Region filter enable
+ */
+#define LP_APM_REGION_FILTER_EN    0x0000000FU
+#define LP_APM_REGION_FILTER_EN_M  (LP_APM_REGION_FILTER_EN_V << LP_APM_REGION_FILTER_EN_S)
+#define LP_APM_REGION_FILTER_EN_V  0x0000000FU
+#define LP_APM_REGION_FILTER_EN_S  0
+
+/** LP_APM_REGION0_ADDR_START_REG register
+ *  Region address register
+ */
+#define LP_APM_REGION0_ADDR_START_REG (DR_REG_LP_APM_BASE + 0x4)
+/** LP_APM_REGION0_ADDR_START : R/W; bitpos: [31:0]; default: 0;
+ *  Start address of region0
+ */
+#define LP_APM_REGION0_ADDR_START    0xFFFFFFFFU
+#define LP_APM_REGION0_ADDR_START_M  (LP_APM_REGION0_ADDR_START_V << LP_APM_REGION0_ADDR_START_S)
+#define LP_APM_REGION0_ADDR_START_V  0xFFFFFFFFU
+#define LP_APM_REGION0_ADDR_START_S  0
+
+/** LP_APM_REGION0_ADDR_END_REG register
+ *  Region address register
+ */
+#define LP_APM_REGION0_ADDR_END_REG (DR_REG_LP_APM_BASE + 0x8)
+/** LP_APM_REGION0_ADDR_END : R/W; bitpos: [31:0]; default: 4294967295;
+ *  End address of region0
+ */
+#define LP_APM_REGION0_ADDR_END    0xFFFFFFFFU
+#define LP_APM_REGION0_ADDR_END_M  (LP_APM_REGION0_ADDR_END_V << LP_APM_REGION0_ADDR_END_S)
+#define LP_APM_REGION0_ADDR_END_V  0xFFFFFFFFU
+#define LP_APM_REGION0_ADDR_END_S  0
+
+/** LP_APM_REGION0_PMS_ATTR_REG register
+ *  Region access authority attribute register
+ */
+#define LP_APM_REGION0_PMS_ATTR_REG (DR_REG_LP_APM_BASE + 0xc)
+/** LP_APM_REGION0_R0_PMS_X : R/W; bitpos: [0]; default: 0;
+ *  Region execute authority in REE_MODE0
+ */
+#define LP_APM_REGION0_R0_PMS_X    (BIT(0))
+#define LP_APM_REGION0_R0_PMS_X_M  (LP_APM_REGION0_R0_PMS_X_V << LP_APM_REGION0_R0_PMS_X_S)
+#define LP_APM_REGION0_R0_PMS_X_V  0x00000001U
+#define LP_APM_REGION0_R0_PMS_X_S  0
+/** LP_APM_REGION0_R0_PMS_W : R/W; bitpos: [1]; default: 0;
+ *  Region write authority in REE_MODE0
+ */
+#define LP_APM_REGION0_R0_PMS_W    (BIT(1))
+#define LP_APM_REGION0_R0_PMS_W_M  (LP_APM_REGION0_R0_PMS_W_V << LP_APM_REGION0_R0_PMS_W_S)
+#define LP_APM_REGION0_R0_PMS_W_V  0x00000001U
+#define LP_APM_REGION0_R0_PMS_W_S  1
+/** LP_APM_REGION0_R0_PMS_R : R/W; bitpos: [2]; default: 0;
+ *  Region read authority in REE_MODE0
+ */
+#define LP_APM_REGION0_R0_PMS_R    (BIT(2))
+#define LP_APM_REGION0_R0_PMS_R_M  (LP_APM_REGION0_R0_PMS_R_V << LP_APM_REGION0_R0_PMS_R_S)
+#define LP_APM_REGION0_R0_PMS_R_V  0x00000001U
+#define LP_APM_REGION0_R0_PMS_R_S  2
+/** LP_APM_REGION0_R1_PMS_X : R/W; bitpos: [4]; default: 0;
+ *  Region execute authority in REE_MODE1
+ */
+#define LP_APM_REGION0_R1_PMS_X    (BIT(4))
+#define LP_APM_REGION0_R1_PMS_X_M  (LP_APM_REGION0_R1_PMS_X_V << LP_APM_REGION0_R1_PMS_X_S)
+#define LP_APM_REGION0_R1_PMS_X_V  0x00000001U
+#define LP_APM_REGION0_R1_PMS_X_S  4
+/** LP_APM_REGION0_R1_PMS_W : R/W; bitpos: [5]; default: 0;
+ *  Region write authority in REE_MODE1
+ */
+#define LP_APM_REGION0_R1_PMS_W    (BIT(5))
+#define LP_APM_REGION0_R1_PMS_W_M  (LP_APM_REGION0_R1_PMS_W_V << LP_APM_REGION0_R1_PMS_W_S)
+#define LP_APM_REGION0_R1_PMS_W_V  0x00000001U
+#define LP_APM_REGION0_R1_PMS_W_S  5
+/** LP_APM_REGION0_R1_PMS_R : R/W; bitpos: [6]; default: 0;
+ *  Region read authority in REE_MODE1
+ */
+#define LP_APM_REGION0_R1_PMS_R    (BIT(6))
+#define LP_APM_REGION0_R1_PMS_R_M  (LP_APM_REGION0_R1_PMS_R_V << LP_APM_REGION0_R1_PMS_R_S)
+#define LP_APM_REGION0_R1_PMS_R_V  0x00000001U
+#define LP_APM_REGION0_R1_PMS_R_S  6
+/** LP_APM_REGION0_R2_PMS_X : R/W; bitpos: [8]; default: 0;
+ *  Region execute authority in REE_MODE2
+ */
+#define LP_APM_REGION0_R2_PMS_X    (BIT(8))
+#define LP_APM_REGION0_R2_PMS_X_M  (LP_APM_REGION0_R2_PMS_X_V << LP_APM_REGION0_R2_PMS_X_S)
+#define LP_APM_REGION0_R2_PMS_X_V  0x00000001U
+#define LP_APM_REGION0_R2_PMS_X_S  8
+/** LP_APM_REGION0_R2_PMS_W : R/W; bitpos: [9]; default: 0;
+ *  Region write authority in REE_MODE2
+ */
+#define LP_APM_REGION0_R2_PMS_W    (BIT(9))
+#define LP_APM_REGION0_R2_PMS_W_M  (LP_APM_REGION0_R2_PMS_W_V << LP_APM_REGION0_R2_PMS_W_S)
+#define LP_APM_REGION0_R2_PMS_W_V  0x00000001U
+#define LP_APM_REGION0_R2_PMS_W_S  9
+/** LP_APM_REGION0_R2_PMS_R : R/W; bitpos: [10]; default: 0;
+ *  Region read authority in REE_MODE2
+ */
+#define LP_APM_REGION0_R2_PMS_R    (BIT(10))
+#define LP_APM_REGION0_R2_PMS_R_M  (LP_APM_REGION0_R2_PMS_R_V << LP_APM_REGION0_R2_PMS_R_S)
+#define LP_APM_REGION0_R2_PMS_R_V  0x00000001U
+#define LP_APM_REGION0_R2_PMS_R_S  10
+
+/** LP_APM_REGION1_ADDR_START_REG register
+ *  Region address register
+ */
+#define LP_APM_REGION1_ADDR_START_REG (DR_REG_LP_APM_BASE + 0x10)
+/** LP_APM_REGION1_ADDR_START : R/W; bitpos: [31:0]; default: 0;
+ *  Start address of region1
+ */
+#define LP_APM_REGION1_ADDR_START    0xFFFFFFFFU
+#define LP_APM_REGION1_ADDR_START_M  (LP_APM_REGION1_ADDR_START_V << LP_APM_REGION1_ADDR_START_S)
+#define LP_APM_REGION1_ADDR_START_V  0xFFFFFFFFU
+#define LP_APM_REGION1_ADDR_START_S  0
+
+/** LP_APM_REGION1_ADDR_END_REG register
+ *  Region address register
+ */
+#define LP_APM_REGION1_ADDR_END_REG (DR_REG_LP_APM_BASE + 0x14)
+/** LP_APM_REGION1_ADDR_END : R/W; bitpos: [31:0]; default: 4294967295;
+ *  End address of region1
+ */
+#define LP_APM_REGION1_ADDR_END    0xFFFFFFFFU
+#define LP_APM_REGION1_ADDR_END_M  (LP_APM_REGION1_ADDR_END_V << LP_APM_REGION1_ADDR_END_S)
+#define LP_APM_REGION1_ADDR_END_V  0xFFFFFFFFU
+#define LP_APM_REGION1_ADDR_END_S  0
+
+/** LP_APM_REGION1_PMS_ATTR_REG register
+ *  Region access authority attribute register
+ */
+#define LP_APM_REGION1_PMS_ATTR_REG (DR_REG_LP_APM_BASE + 0x18)
+/** LP_APM_REGION1_R0_PMS_X : R/W; bitpos: [0]; default: 0;
+ *  Region execute authority in REE_MODE0
+ */
+#define LP_APM_REGION1_R0_PMS_X    (BIT(0))
+#define LP_APM_REGION1_R0_PMS_X_M  (LP_APM_REGION1_R0_PMS_X_V << LP_APM_REGION1_R0_PMS_X_S)
+#define LP_APM_REGION1_R0_PMS_X_V  0x00000001U
+#define LP_APM_REGION1_R0_PMS_X_S  0
+/** LP_APM_REGION1_R0_PMS_W : R/W; bitpos: [1]; default: 0;
+ *  Region write authority in REE_MODE0
+ */
+#define LP_APM_REGION1_R0_PMS_W    (BIT(1))
+#define LP_APM_REGION1_R0_PMS_W_M  (LP_APM_REGION1_R0_PMS_W_V << LP_APM_REGION1_R0_PMS_W_S)
+#define LP_APM_REGION1_R0_PMS_W_V  0x00000001U
+#define LP_APM_REGION1_R0_PMS_W_S  1
+/** LP_APM_REGION1_R0_PMS_R : R/W; bitpos: [2]; default: 0;
+ *  Region read authority in REE_MODE0
+ */
+#define LP_APM_REGION1_R0_PMS_R    (BIT(2))
+#define LP_APM_REGION1_R0_PMS_R_M  (LP_APM_REGION1_R0_PMS_R_V << LP_APM_REGION1_R0_PMS_R_S)
+#define LP_APM_REGION1_R0_PMS_R_V  0x00000001U
+#define LP_APM_REGION1_R0_PMS_R_S  2
+/** LP_APM_REGION1_R1_PMS_X : R/W; bitpos: [4]; default: 0;
+ *  Region execute authority in REE_MODE1
+ */
+#define LP_APM_REGION1_R1_PMS_X    (BIT(4))
+#define LP_APM_REGION1_R1_PMS_X_M  (LP_APM_REGION1_R1_PMS_X_V << LP_APM_REGION1_R1_PMS_X_S)
+#define LP_APM_REGION1_R1_PMS_X_V  0x00000001U
+#define LP_APM_REGION1_R1_PMS_X_S  4
+/** LP_APM_REGION1_R1_PMS_W : R/W; bitpos: [5]; default: 0;
+ *  Region write authority in REE_MODE1
+ */
+#define LP_APM_REGION1_R1_PMS_W    (BIT(5))
+#define LP_APM_REGION1_R1_PMS_W_M  (LP_APM_REGION1_R1_PMS_W_V << LP_APM_REGION1_R1_PMS_W_S)
+#define LP_APM_REGION1_R1_PMS_W_V  0x00000001U
+#define LP_APM_REGION1_R1_PMS_W_S  5
+/** LP_APM_REGION1_R1_PMS_R : R/W; bitpos: [6]; default: 0;
+ *  Region read authority in REE_MODE1
+ */
+#define LP_APM_REGION1_R1_PMS_R    (BIT(6))
+#define LP_APM_REGION1_R1_PMS_R_M  (LP_APM_REGION1_R1_PMS_R_V << LP_APM_REGION1_R1_PMS_R_S)
+#define LP_APM_REGION1_R1_PMS_R_V  0x00000001U
+#define LP_APM_REGION1_R1_PMS_R_S  6
+/** LP_APM_REGION1_R2_PMS_X : R/W; bitpos: [8]; default: 0;
+ *  Region execute authority in REE_MODE2
+ */
+#define LP_APM_REGION1_R2_PMS_X    (BIT(8))
+#define LP_APM_REGION1_R2_PMS_X_M  (LP_APM_REGION1_R2_PMS_X_V << LP_APM_REGION1_R2_PMS_X_S)
+#define LP_APM_REGION1_R2_PMS_X_V  0x00000001U
+#define LP_APM_REGION1_R2_PMS_X_S  8
+/** LP_APM_REGION1_R2_PMS_W : R/W; bitpos: [9]; default: 0;
+ *  Region write authority in REE_MODE2
+ */
+#define LP_APM_REGION1_R2_PMS_W    (BIT(9))
+#define LP_APM_REGION1_R2_PMS_W_M  (LP_APM_REGION1_R2_PMS_W_V << LP_APM_REGION1_R2_PMS_W_S)
+#define LP_APM_REGION1_R2_PMS_W_V  0x00000001U
+#define LP_APM_REGION1_R2_PMS_W_S  9
+/** LP_APM_REGION1_R2_PMS_R : R/W; bitpos: [10]; default: 0;
+ *  Region read authority in REE_MODE2
+ */
+#define LP_APM_REGION1_R2_PMS_R    (BIT(10))
+#define LP_APM_REGION1_R2_PMS_R_M  (LP_APM_REGION1_R2_PMS_R_V << LP_APM_REGION1_R2_PMS_R_S)
+#define LP_APM_REGION1_R2_PMS_R_V  0x00000001U
+#define LP_APM_REGION1_R2_PMS_R_S  10
+
+/** LP_APM_REGION2_ADDR_START_REG register
+ *  Region address register
+ */
+#define LP_APM_REGION2_ADDR_START_REG (DR_REG_LP_APM_BASE + 0x1c)
+/** LP_APM_REGION2_ADDR_START : R/W; bitpos: [31:0]; default: 0;
+ *  Start address of region2
+ */
+#define LP_APM_REGION2_ADDR_START    0xFFFFFFFFU
+#define LP_APM_REGION2_ADDR_START_M  (LP_APM_REGION2_ADDR_START_V << LP_APM_REGION2_ADDR_START_S)
+#define LP_APM_REGION2_ADDR_START_V  0xFFFFFFFFU
+#define LP_APM_REGION2_ADDR_START_S  0
+
+/** LP_APM_REGION2_ADDR_END_REG register
+ *  Region address register
+ */
+#define LP_APM_REGION2_ADDR_END_REG (DR_REG_LP_APM_BASE + 0x20)
+/** LP_APM_REGION2_ADDR_END : R/W; bitpos: [31:0]; default: 4294967295;
+ *  End address of region2
+ */
+#define LP_APM_REGION2_ADDR_END    0xFFFFFFFFU
+#define LP_APM_REGION2_ADDR_END_M  (LP_APM_REGION2_ADDR_END_V << LP_APM_REGION2_ADDR_END_S)
+#define LP_APM_REGION2_ADDR_END_V  0xFFFFFFFFU
+#define LP_APM_REGION2_ADDR_END_S  0
+
+/** LP_APM_REGION2_PMS_ATTR_REG register
+ *  Region access authority attribute register
+ */
+#define LP_APM_REGION2_PMS_ATTR_REG (DR_REG_LP_APM_BASE + 0x24)
+/** LP_APM_REGION2_R0_PMS_X : R/W; bitpos: [0]; default: 0;
+ *  Region execute authority in REE_MODE0
+ */
+#define LP_APM_REGION2_R0_PMS_X    (BIT(0))
+#define LP_APM_REGION2_R0_PMS_X_M  (LP_APM_REGION2_R0_PMS_X_V << LP_APM_REGION2_R0_PMS_X_S)
+#define LP_APM_REGION2_R0_PMS_X_V  0x00000001U
+#define LP_APM_REGION2_R0_PMS_X_S  0
+/** LP_APM_REGION2_R0_PMS_W : R/W; bitpos: [1]; default: 0;
+ *  Region write authority in REE_MODE0
+ */
+#define LP_APM_REGION2_R0_PMS_W    (BIT(1))
+#define LP_APM_REGION2_R0_PMS_W_M  (LP_APM_REGION2_R0_PMS_W_V << LP_APM_REGION2_R0_PMS_W_S)
+#define LP_APM_REGION2_R0_PMS_W_V  0x00000001U
+#define LP_APM_REGION2_R0_PMS_W_S  1
+/** LP_APM_REGION2_R0_PMS_R : R/W; bitpos: [2]; default: 0;
+ *  Region read authority in REE_MODE0
+ */
+#define LP_APM_REGION2_R0_PMS_R    (BIT(2))
+#define LP_APM_REGION2_R0_PMS_R_M  (LP_APM_REGION2_R0_PMS_R_V << LP_APM_REGION2_R0_PMS_R_S)
+#define LP_APM_REGION2_R0_PMS_R_V  0x00000001U
+#define LP_APM_REGION2_R0_PMS_R_S  2
+/** LP_APM_REGION2_R1_PMS_X : R/W; bitpos: [4]; default: 0;
+ *  Region execute authority in REE_MODE1
+ */
+#define LP_APM_REGION2_R1_PMS_X    (BIT(4))
+#define LP_APM_REGION2_R1_PMS_X_M  (LP_APM_REGION2_R1_PMS_X_V << LP_APM_REGION2_R1_PMS_X_S)
+#define LP_APM_REGION2_R1_PMS_X_V  0x00000001U
+#define LP_APM_REGION2_R1_PMS_X_S  4
+/** LP_APM_REGION2_R1_PMS_W : R/W; bitpos: [5]; default: 0;
+ *  Region write authority in REE_MODE1
+ */
+#define LP_APM_REGION2_R1_PMS_W    (BIT(5))
+#define LP_APM_REGION2_R1_PMS_W_M  (LP_APM_REGION2_R1_PMS_W_V << LP_APM_REGION2_R1_PMS_W_S)
+#define LP_APM_REGION2_R1_PMS_W_V  0x00000001U
+#define LP_APM_REGION2_R1_PMS_W_S  5
+/** LP_APM_REGION2_R1_PMS_R : R/W; bitpos: [6]; default: 0;
+ *  Region read authority in REE_MODE1
+ */
+#define LP_APM_REGION2_R1_PMS_R    (BIT(6))
+#define LP_APM_REGION2_R1_PMS_R_M  (LP_APM_REGION2_R1_PMS_R_V << LP_APM_REGION2_R1_PMS_R_S)
+#define LP_APM_REGION2_R1_PMS_R_V  0x00000001U
+#define LP_APM_REGION2_R1_PMS_R_S  6
+/** LP_APM_REGION2_R2_PMS_X : R/W; bitpos: [8]; default: 0;
+ *  Region execute authority in REE_MODE2
+ */
+#define LP_APM_REGION2_R2_PMS_X    (BIT(8))
+#define LP_APM_REGION2_R2_PMS_X_M  (LP_APM_REGION2_R2_PMS_X_V << LP_APM_REGION2_R2_PMS_X_S)
+#define LP_APM_REGION2_R2_PMS_X_V  0x00000001U
+#define LP_APM_REGION2_R2_PMS_X_S  8
+/** LP_APM_REGION2_R2_PMS_W : R/W; bitpos: [9]; default: 0;
+ *  Region write authority in REE_MODE2
+ */
+#define LP_APM_REGION2_R2_PMS_W    (BIT(9))
+#define LP_APM_REGION2_R2_PMS_W_M  (LP_APM_REGION2_R2_PMS_W_V << LP_APM_REGION2_R2_PMS_W_S)
+#define LP_APM_REGION2_R2_PMS_W_V  0x00000001U
+#define LP_APM_REGION2_R2_PMS_W_S  9
+/** LP_APM_REGION2_R2_PMS_R : R/W; bitpos: [10]; default: 0;
+ *  Region read authority in REE_MODE2
+ */
+#define LP_APM_REGION2_R2_PMS_R    (BIT(10))
+#define LP_APM_REGION2_R2_PMS_R_M  (LP_APM_REGION2_R2_PMS_R_V << LP_APM_REGION2_R2_PMS_R_S)
+#define LP_APM_REGION2_R2_PMS_R_V  0x00000001U
+#define LP_APM_REGION2_R2_PMS_R_S  10
+
+/** LP_APM_REGION3_ADDR_START_REG register
+ *  Region address register
+ */
+#define LP_APM_REGION3_ADDR_START_REG (DR_REG_LP_APM_BASE + 0x28)
+/** LP_APM_REGION3_ADDR_START : R/W; bitpos: [31:0]; default: 0;
+ *  Start address of region3
+ */
+#define LP_APM_REGION3_ADDR_START    0xFFFFFFFFU
+#define LP_APM_REGION3_ADDR_START_M  (LP_APM_REGION3_ADDR_START_V << LP_APM_REGION3_ADDR_START_S)
+#define LP_APM_REGION3_ADDR_START_V  0xFFFFFFFFU
+#define LP_APM_REGION3_ADDR_START_S  0
+
+/** LP_APM_REGION3_ADDR_END_REG register
+ *  Region address register
+ */
+#define LP_APM_REGION3_ADDR_END_REG (DR_REG_LP_APM_BASE + 0x2c)
+/** LP_APM_REGION3_ADDR_END : R/W; bitpos: [31:0]; default: 4294967295;
+ *  End address of region3
+ */
+#define LP_APM_REGION3_ADDR_END    0xFFFFFFFFU
+#define LP_APM_REGION3_ADDR_END_M  (LP_APM_REGION3_ADDR_END_V << LP_APM_REGION3_ADDR_END_S)
+#define LP_APM_REGION3_ADDR_END_V  0xFFFFFFFFU
+#define LP_APM_REGION3_ADDR_END_S  0
+
+/** LP_APM_REGION3_PMS_ATTR_REG register
+ *  Region access authority attribute register
+ */
+#define LP_APM_REGION3_PMS_ATTR_REG (DR_REG_LP_APM_BASE + 0x30)
+/** LP_APM_REGION3_R0_PMS_X : R/W; bitpos: [0]; default: 0;
+ *  Region execute authority in REE_MODE0
+ */
+#define LP_APM_REGION3_R0_PMS_X    (BIT(0))
+#define LP_APM_REGION3_R0_PMS_X_M  (LP_APM_REGION3_R0_PMS_X_V << LP_APM_REGION3_R0_PMS_X_S)
+#define LP_APM_REGION3_R0_PMS_X_V  0x00000001U
+#define LP_APM_REGION3_R0_PMS_X_S  0
+/** LP_APM_REGION3_R0_PMS_W : R/W; bitpos: [1]; default: 0;
+ *  Region write authority in REE_MODE0
+ */
+#define LP_APM_REGION3_R0_PMS_W    (BIT(1))
+#define LP_APM_REGION3_R0_PMS_W_M  (LP_APM_REGION3_R0_PMS_W_V << LP_APM_REGION3_R0_PMS_W_S)
+#define LP_APM_REGION3_R0_PMS_W_V  0x00000001U
+#define LP_APM_REGION3_R0_PMS_W_S  1
+/** LP_APM_REGION3_R0_PMS_R : R/W; bitpos: [2]; default: 0;
+ *  Region read authority in REE_MODE0
+ */
+#define LP_APM_REGION3_R0_PMS_R    (BIT(2))
+#define LP_APM_REGION3_R0_PMS_R_M  (LP_APM_REGION3_R0_PMS_R_V << LP_APM_REGION3_R0_PMS_R_S)
+#define LP_APM_REGION3_R0_PMS_R_V  0x00000001U
+#define LP_APM_REGION3_R0_PMS_R_S  2
+/** LP_APM_REGION3_R1_PMS_X : R/W; bitpos: [4]; default: 0;
+ *  Region execute authority in REE_MODE1
+ */
+#define LP_APM_REGION3_R1_PMS_X    (BIT(4))
+#define LP_APM_REGION3_R1_PMS_X_M  (LP_APM_REGION3_R1_PMS_X_V << LP_APM_REGION3_R1_PMS_X_S)
+#define LP_APM_REGION3_R1_PMS_X_V  0x00000001U
+#define LP_APM_REGION3_R1_PMS_X_S  4
+/** LP_APM_REGION3_R1_PMS_W : R/W; bitpos: [5]; default: 0;
+ *  Region write authority in REE_MODE1
+ */
+#define LP_APM_REGION3_R1_PMS_W    (BIT(5))
+#define LP_APM_REGION3_R1_PMS_W_M  (LP_APM_REGION3_R1_PMS_W_V << LP_APM_REGION3_R1_PMS_W_S)
+#define LP_APM_REGION3_R1_PMS_W_V  0x00000001U
+#define LP_APM_REGION3_R1_PMS_W_S  5
+/** LP_APM_REGION3_R1_PMS_R : R/W; bitpos: [6]; default: 0;
+ *  Region read authority in REE_MODE1
+ */
+#define LP_APM_REGION3_R1_PMS_R    (BIT(6))
+#define LP_APM_REGION3_R1_PMS_R_M  (LP_APM_REGION3_R1_PMS_R_V << LP_APM_REGION3_R1_PMS_R_S)
+#define LP_APM_REGION3_R1_PMS_R_V  0x00000001U
+#define LP_APM_REGION3_R1_PMS_R_S  6
+/** LP_APM_REGION3_R2_PMS_X : R/W; bitpos: [8]; default: 0;
+ *  Region execute authority in REE_MODE2
+ */
+#define LP_APM_REGION3_R2_PMS_X    (BIT(8))
+#define LP_APM_REGION3_R2_PMS_X_M  (LP_APM_REGION3_R2_PMS_X_V << LP_APM_REGION3_R2_PMS_X_S)
+#define LP_APM_REGION3_R2_PMS_X_V  0x00000001U
+#define LP_APM_REGION3_R2_PMS_X_S  8
+/** LP_APM_REGION3_R2_PMS_W : R/W; bitpos: [9]; default: 0;
+ *  Region write authority in REE_MODE2
+ */
+#define LP_APM_REGION3_R2_PMS_W    (BIT(9))
+#define LP_APM_REGION3_R2_PMS_W_M  (LP_APM_REGION3_R2_PMS_W_V << LP_APM_REGION3_R2_PMS_W_S)
+#define LP_APM_REGION3_R2_PMS_W_V  0x00000001U
+#define LP_APM_REGION3_R2_PMS_W_S  9
+/** LP_APM_REGION3_R2_PMS_R : R/W; bitpos: [10]; default: 0;
+ *  Region read authority in REE_MODE2
+ */
+#define LP_APM_REGION3_R2_PMS_R    (BIT(10))
+#define LP_APM_REGION3_R2_PMS_R_M  (LP_APM_REGION3_R2_PMS_R_V << LP_APM_REGION3_R2_PMS_R_S)
+#define LP_APM_REGION3_R2_PMS_R_V  0x00000001U
+#define LP_APM_REGION3_R2_PMS_R_S  10
+
+/** LP_APM_FUNC_CTRL_REG register
+ *  PMS function control register
+ */
+#define LP_APM_FUNC_CTRL_REG (DR_REG_LP_APM_BASE + 0xc4)
+/** LP_APM_M0_PMS_FUNC_EN : R/W; bitpos: [0]; default: 1;
+ *  PMS M0 function enable
+ */
+#define LP_APM_M0_PMS_FUNC_EN    (BIT(0))
+#define LP_APM_M0_PMS_FUNC_EN_M  (LP_APM_M0_PMS_FUNC_EN_V << LP_APM_M0_PMS_FUNC_EN_S)
+#define LP_APM_M0_PMS_FUNC_EN_V  0x00000001U
+#define LP_APM_M0_PMS_FUNC_EN_S  0
+/** LP_APM_M1_PMS_FUNC_EN : R/W; bitpos: [1]; default: 1;
+ *  PMS M1 function enable
+ */
+#define LP_APM_M1_PMS_FUNC_EN    (BIT(1))
+#define LP_APM_M1_PMS_FUNC_EN_M  (LP_APM_M1_PMS_FUNC_EN_V << LP_APM_M1_PMS_FUNC_EN_S)
+#define LP_APM_M1_PMS_FUNC_EN_V  0x00000001U
+#define LP_APM_M1_PMS_FUNC_EN_S  1
+
+/** LP_APM_M0_STATUS_REG register
+ *  M0 status register
+ */
+#define LP_APM_M0_STATUS_REG (DR_REG_LP_APM_BASE + 0xc8)
+/** LP_APM_M0_EXCEPTION_STATUS : RO; bitpos: [1:0]; default: 0;
+ *  Exception status
+ */
+#define LP_APM_M0_EXCEPTION_STATUS    0x00000003U
+#define LP_APM_M0_EXCEPTION_STATUS_M  (LP_APM_M0_EXCEPTION_STATUS_V << LP_APM_M0_EXCEPTION_STATUS_S)
+#define LP_APM_M0_EXCEPTION_STATUS_V  0x00000003U
+#define LP_APM_M0_EXCEPTION_STATUS_S  0
+
+/** LP_APM_M0_STATUS_CLR_REG register
+ *  M0 status clear register
+ */
+#define LP_APM_M0_STATUS_CLR_REG (DR_REG_LP_APM_BASE + 0xcc)
+/** LP_APM_M0_REGION_STATUS_CLR : WT; bitpos: [0]; default: 0;
+ *  Clear exception status
+ */
+#define LP_APM_M0_REGION_STATUS_CLR    (BIT(0))
+#define LP_APM_M0_REGION_STATUS_CLR_M  (LP_APM_M0_REGION_STATUS_CLR_V << LP_APM_M0_REGION_STATUS_CLR_S)
+#define LP_APM_M0_REGION_STATUS_CLR_V  0x00000001U
+#define LP_APM_M0_REGION_STATUS_CLR_S  0
+
+/** LP_APM_M0_EXCEPTION_INFO0_REG register
+ *  M0 exception_info0 register
+ */
+#define LP_APM_M0_EXCEPTION_INFO0_REG (DR_REG_LP_APM_BASE + 0xd0)
+/** LP_APM_M0_EXCEPTION_REGION : RO; bitpos: [3:0]; default: 0;
+ *  Exception region
+ */
+#define LP_APM_M0_EXCEPTION_REGION    0x0000000FU
+#define LP_APM_M0_EXCEPTION_REGION_M  (LP_APM_M0_EXCEPTION_REGION_V << LP_APM_M0_EXCEPTION_REGION_S)
+#define LP_APM_M0_EXCEPTION_REGION_V  0x0000000FU
+#define LP_APM_M0_EXCEPTION_REGION_S  0
+/** LP_APM_M0_EXCEPTION_MODE : RO; bitpos: [17:16]; default: 0;
+ *  Exception mode
+ */
+#define LP_APM_M0_EXCEPTION_MODE    0x00000003U
+#define LP_APM_M0_EXCEPTION_MODE_M  (LP_APM_M0_EXCEPTION_MODE_V << LP_APM_M0_EXCEPTION_MODE_S)
+#define LP_APM_M0_EXCEPTION_MODE_V  0x00000003U
+#define LP_APM_M0_EXCEPTION_MODE_S  16
+/** LP_APM_M0_EXCEPTION_ID : RO; bitpos: [22:18]; default: 0;
+ *  Exception id information
+ */
+#define LP_APM_M0_EXCEPTION_ID    0x0000001FU
+#define LP_APM_M0_EXCEPTION_ID_M  (LP_APM_M0_EXCEPTION_ID_V << LP_APM_M0_EXCEPTION_ID_S)
+#define LP_APM_M0_EXCEPTION_ID_V  0x0000001FU
+#define LP_APM_M0_EXCEPTION_ID_S  18
+
+/** LP_APM_M0_EXCEPTION_INFO1_REG register
+ *  M0 exception_info1 register
+ */
+#define LP_APM_M0_EXCEPTION_INFO1_REG (DR_REG_LP_APM_BASE + 0xd4)
+/** LP_APM_M0_EXCEPTION_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  Exception addr
+ */
+#define LP_APM_M0_EXCEPTION_ADDR    0xFFFFFFFFU
+#define LP_APM_M0_EXCEPTION_ADDR_M  (LP_APM_M0_EXCEPTION_ADDR_V << LP_APM_M0_EXCEPTION_ADDR_S)
+#define LP_APM_M0_EXCEPTION_ADDR_V  0xFFFFFFFFU
+#define LP_APM_M0_EXCEPTION_ADDR_S  0
+
+/** LP_APM_M1_STATUS_REG register
+ *  M1 status register
+ */
+#define LP_APM_M1_STATUS_REG (DR_REG_LP_APM_BASE + 0xd8)
+/** LP_APM_M1_EXCEPTION_STATUS : RO; bitpos: [1:0]; default: 0;
+ *  Exception status
+ */
+#define LP_APM_M1_EXCEPTION_STATUS    0x00000003U
+#define LP_APM_M1_EXCEPTION_STATUS_M  (LP_APM_M1_EXCEPTION_STATUS_V << LP_APM_M1_EXCEPTION_STATUS_S)
+#define LP_APM_M1_EXCEPTION_STATUS_V  0x00000003U
+#define LP_APM_M1_EXCEPTION_STATUS_S  0
+
+/** LP_APM_M1_STATUS_CLR_REG register
+ *  M1 status clear register
+ */
+#define LP_APM_M1_STATUS_CLR_REG (DR_REG_LP_APM_BASE + 0xdc)
+/** LP_APM_M1_REGION_STATUS_CLR : WT; bitpos: [0]; default: 0;
+ *  Clear exception status
+ */
+#define LP_APM_M1_REGION_STATUS_CLR    (BIT(0))
+#define LP_APM_M1_REGION_STATUS_CLR_M  (LP_APM_M1_REGION_STATUS_CLR_V << LP_APM_M1_REGION_STATUS_CLR_S)
+#define LP_APM_M1_REGION_STATUS_CLR_V  0x00000001U
+#define LP_APM_M1_REGION_STATUS_CLR_S  0
+
+/** LP_APM_M1_EXCEPTION_INFO0_REG register
+ *  M1 exception_info0 register
+ */
+#define LP_APM_M1_EXCEPTION_INFO0_REG (DR_REG_LP_APM_BASE + 0xe0)
+/** LP_APM_M1_EXCEPTION_REGION : RO; bitpos: [3:0]; default: 0;
+ *  Exception region
+ */
+#define LP_APM_M1_EXCEPTION_REGION    0x0000000FU
+#define LP_APM_M1_EXCEPTION_REGION_M  (LP_APM_M1_EXCEPTION_REGION_V << LP_APM_M1_EXCEPTION_REGION_S)
+#define LP_APM_M1_EXCEPTION_REGION_V  0x0000000FU
+#define LP_APM_M1_EXCEPTION_REGION_S  0
+/** LP_APM_M1_EXCEPTION_MODE : RO; bitpos: [17:16]; default: 0;
+ *  Exception mode
+ */
+#define LP_APM_M1_EXCEPTION_MODE    0x00000003U
+#define LP_APM_M1_EXCEPTION_MODE_M  (LP_APM_M1_EXCEPTION_MODE_V << LP_APM_M1_EXCEPTION_MODE_S)
+#define LP_APM_M1_EXCEPTION_MODE_V  0x00000003U
+#define LP_APM_M1_EXCEPTION_MODE_S  16
+/** LP_APM_M1_EXCEPTION_ID : RO; bitpos: [22:18]; default: 0;
+ *  Exception id information
+ */
+#define LP_APM_M1_EXCEPTION_ID    0x0000001FU
+#define LP_APM_M1_EXCEPTION_ID_M  (LP_APM_M1_EXCEPTION_ID_V << LP_APM_M1_EXCEPTION_ID_S)
+#define LP_APM_M1_EXCEPTION_ID_V  0x0000001FU
+#define LP_APM_M1_EXCEPTION_ID_S  18
+
+/** LP_APM_M1_EXCEPTION_INFO1_REG register
+ *  M1 exception_info1 register
+ */
+#define LP_APM_M1_EXCEPTION_INFO1_REG (DR_REG_LP_APM_BASE + 0xe4)
+/** LP_APM_M1_EXCEPTION_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  Exception addr
+ */
+#define LP_APM_M1_EXCEPTION_ADDR    0xFFFFFFFFU
+#define LP_APM_M1_EXCEPTION_ADDR_M  (LP_APM_M1_EXCEPTION_ADDR_V << LP_APM_M1_EXCEPTION_ADDR_S)
+#define LP_APM_M1_EXCEPTION_ADDR_V  0xFFFFFFFFU
+#define LP_APM_M1_EXCEPTION_ADDR_S  0
+
+/** LP_APM_INT_EN_REG register
+ *  APM interrupt enable register
+ */
+#define LP_APM_INT_EN_REG (DR_REG_LP_APM_BASE + 0xe8)
+/** LP_APM_M0_APM_INT_EN : R/W; bitpos: [0]; default: 0;
+ *  APM M0 interrupt enable
+ */
+#define LP_APM_M0_APM_INT_EN    (BIT(0))
+#define LP_APM_M0_APM_INT_EN_M  (LP_APM_M0_APM_INT_EN_V << LP_APM_M0_APM_INT_EN_S)
+#define LP_APM_M0_APM_INT_EN_V  0x00000001U
+#define LP_APM_M0_APM_INT_EN_S  0
+/** LP_APM_M1_APM_INT_EN : R/W; bitpos: [1]; default: 0;
+ *  APM M1 interrupt enable
+ */
+#define LP_APM_M1_APM_INT_EN    (BIT(1))
+#define LP_APM_M1_APM_INT_EN_M  (LP_APM_M1_APM_INT_EN_V << LP_APM_M1_APM_INT_EN_S)
+#define LP_APM_M1_APM_INT_EN_V  0x00000001U
+#define LP_APM_M1_APM_INT_EN_S  1
+
+/** LP_APM_CLOCK_GATE_REG register
+ *  clock gating register
+ */
+#define LP_APM_CLOCK_GATE_REG (DR_REG_LP_APM_BASE + 0xec)
+/** LP_APM_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  reg_clk_en
+ */
+#define LP_APM_CLK_EN    (BIT(0))
+#define LP_APM_CLK_EN_M  (LP_APM_CLK_EN_V << LP_APM_CLK_EN_S)
+#define LP_APM_CLK_EN_V  0x00000001U
+#define LP_APM_CLK_EN_S  0
+
+/** LP_APM_DATE_REG register
+ *  Version register
+ */
+#define LP_APM_DATE_REG (DR_REG_LP_APM_BASE + 0xfc)
+/** LP_APM_DATE : R/W; bitpos: [27:0]; default: 35672640;
+ *  reg_date
+ */
+#define LP_APM_DATE    0x0FFFFFFFU
+#define LP_APM_DATE_M  (LP_APM_DATE_V << LP_APM_DATE_S)
+#define LP_APM_DATE_V  0x0FFFFFFFU
+#define LP_APM_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/lp_apm_struct.h b/components/soc/esp32c6/include/soc/lp_apm_struct.h
new file mode 100644
index 0000000000..7140a8800f
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/lp_apm_struct.h
@@ -0,0 +1,583 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: Region filter enable register */
+/** Type of region_filter_en register
+ *  Region filter enable register
+ */
+typedef union {
+    struct {
+        /** region_filter_en : R/W; bitpos: [3:0]; default: 1;
+         *  Region filter enable
+         */
+        uint32_t region_filter_en:4;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} lp_apm_region_filter_en_reg_t;
+
+
+/** Group: Region address register */
+/** Type of region0_addr_start register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region0_addr_start : R/W; bitpos: [31:0]; default: 0;
+         *  Start address of region0
+         */
+        uint32_t region0_addr_start:32;
+    };
+    uint32_t val;
+} lp_apm_region0_addr_start_reg_t;
+
+/** Type of region0_addr_end register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region0_addr_end : R/W; bitpos: [31:0]; default: 4294967295;
+         *  End address of region0
+         */
+        uint32_t region0_addr_end:32;
+    };
+    uint32_t val;
+} lp_apm_region0_addr_end_reg_t;
+
+/** Type of region1_addr_start register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region1_addr_start : R/W; bitpos: [31:0]; default: 0;
+         *  Start address of region1
+         */
+        uint32_t region1_addr_start:32;
+    };
+    uint32_t val;
+} lp_apm_region1_addr_start_reg_t;
+
+/** Type of region1_addr_end register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region1_addr_end : R/W; bitpos: [31:0]; default: 4294967295;
+         *  End address of region1
+         */
+        uint32_t region1_addr_end:32;
+    };
+    uint32_t val;
+} lp_apm_region1_addr_end_reg_t;
+
+/** Type of region2_addr_start register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region2_addr_start : R/W; bitpos: [31:0]; default: 0;
+         *  Start address of region2
+         */
+        uint32_t region2_addr_start:32;
+    };
+    uint32_t val;
+} lp_apm_region2_addr_start_reg_t;
+
+/** Type of region2_addr_end register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region2_addr_end : R/W; bitpos: [31:0]; default: 4294967295;
+         *  End address of region2
+         */
+        uint32_t region2_addr_end:32;
+    };
+    uint32_t val;
+} lp_apm_region2_addr_end_reg_t;
+
+/** Type of region3_addr_start register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region3_addr_start : R/W; bitpos: [31:0]; default: 0;
+         *  Start address of region3
+         */
+        uint32_t region3_addr_start:32;
+    };
+    uint32_t val;
+} lp_apm_region3_addr_start_reg_t;
+
+/** Type of region3_addr_end register
+ *  Region address register
+ */
+typedef union {
+    struct {
+        /** region3_addr_end : R/W; bitpos: [31:0]; default: 4294967295;
+         *  End address of region3
+         */
+        uint32_t region3_addr_end:32;
+    };
+    uint32_t val;
+} lp_apm_region3_addr_end_reg_t;
+
+
+/** Group: Region access authority attribute register */
+/** Type of region0_pms_attr register
+ *  Region access authority attribute register
+ */
+typedef union {
+    struct {
+        /** region0_r0_pms_x : R/W; bitpos: [0]; default: 0;
+         *  Region execute authority in REE_MODE0
+         */
+        uint32_t region0_r0_pms_x:1;
+        /** region0_r0_pms_w : R/W; bitpos: [1]; default: 0;
+         *  Region write authority in REE_MODE0
+         */
+        uint32_t region0_r0_pms_w:1;
+        /** region0_r0_pms_r : R/W; bitpos: [2]; default: 0;
+         *  Region read authority in REE_MODE0
+         */
+        uint32_t region0_r0_pms_r:1;
+        uint32_t reserved_3:1;
+        /** region0_r1_pms_x : R/W; bitpos: [4]; default: 0;
+         *  Region execute authority in REE_MODE1
+         */
+        uint32_t region0_r1_pms_x:1;
+        /** region0_r1_pms_w : R/W; bitpos: [5]; default: 0;
+         *  Region write authority in REE_MODE1
+         */
+        uint32_t region0_r1_pms_w:1;
+        /** region0_r1_pms_r : R/W; bitpos: [6]; default: 0;
+         *  Region read authority in REE_MODE1
+         */
+        uint32_t region0_r1_pms_r:1;
+        uint32_t reserved_7:1;
+        /** region0_r2_pms_x : R/W; bitpos: [8]; default: 0;
+         *  Region execute authority in REE_MODE2
+         */
+        uint32_t region0_r2_pms_x:1;
+        /** region0_r2_pms_w : R/W; bitpos: [9]; default: 0;
+         *  Region write authority in REE_MODE2
+         */
+        uint32_t region0_r2_pms_w:1;
+        /** region0_r2_pms_r : R/W; bitpos: [10]; default: 0;
+         *  Region read authority in REE_MODE2
+         */
+        uint32_t region0_r2_pms_r:1;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} lp_apm_region0_pms_attr_reg_t;
+
+/** Type of region1_pms_attr register
+ *  Region access authority attribute register
+ */
+typedef union {
+    struct {
+        /** region1_r0_pms_x : R/W; bitpos: [0]; default: 0;
+         *  Region execute authority in REE_MODE0
+         */
+        uint32_t region1_r0_pms_x:1;
+        /** region1_r0_pms_w : R/W; bitpos: [1]; default: 0;
+         *  Region write authority in REE_MODE0
+         */
+        uint32_t region1_r0_pms_w:1;
+        /** region1_r0_pms_r : R/W; bitpos: [2]; default: 0;
+         *  Region read authority in REE_MODE0
+         */
+        uint32_t region1_r0_pms_r:1;
+        uint32_t reserved_3:1;
+        /** region1_r1_pms_x : R/W; bitpos: [4]; default: 0;
+         *  Region execute authority in REE_MODE1
+         */
+        uint32_t region1_r1_pms_x:1;
+        /** region1_r1_pms_w : R/W; bitpos: [5]; default: 0;
+         *  Region write authority in REE_MODE1
+         */
+        uint32_t region1_r1_pms_w:1;
+        /** region1_r1_pms_r : R/W; bitpos: [6]; default: 0;
+         *  Region read authority in REE_MODE1
+         */
+        uint32_t region1_r1_pms_r:1;
+        uint32_t reserved_7:1;
+        /** region1_r2_pms_x : R/W; bitpos: [8]; default: 0;
+         *  Region execute authority in REE_MODE2
+         */
+        uint32_t region1_r2_pms_x:1;
+        /** region1_r2_pms_w : R/W; bitpos: [9]; default: 0;
+         *  Region write authority in REE_MODE2
+         */
+        uint32_t region1_r2_pms_w:1;
+        /** region1_r2_pms_r : R/W; bitpos: [10]; default: 0;
+         *  Region read authority in REE_MODE2
+         */
+        uint32_t region1_r2_pms_r:1;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} lp_apm_region1_pms_attr_reg_t;
+
+/** Type of region2_pms_attr register
+ *  Region access authority attribute register
+ */
+typedef union {
+    struct {
+        /** region2_r0_pms_x : R/W; bitpos: [0]; default: 0;
+         *  Region execute authority in REE_MODE0
+         */
+        uint32_t region2_r0_pms_x:1;
+        /** region2_r0_pms_w : R/W; bitpos: [1]; default: 0;
+         *  Region write authority in REE_MODE0
+         */
+        uint32_t region2_r0_pms_w:1;
+        /** region2_r0_pms_r : R/W; bitpos: [2]; default: 0;
+         *  Region read authority in REE_MODE0
+         */
+        uint32_t region2_r0_pms_r:1;
+        uint32_t reserved_3:1;
+        /** region2_r1_pms_x : R/W; bitpos: [4]; default: 0;
+         *  Region execute authority in REE_MODE1
+         */
+        uint32_t region2_r1_pms_x:1;
+        /** region2_r1_pms_w : R/W; bitpos: [5]; default: 0;
+         *  Region write authority in REE_MODE1
+         */
+        uint32_t region2_r1_pms_w:1;
+        /** region2_r1_pms_r : R/W; bitpos: [6]; default: 0;
+         *  Region read authority in REE_MODE1
+         */
+        uint32_t region2_r1_pms_r:1;
+        uint32_t reserved_7:1;
+        /** region2_r2_pms_x : R/W; bitpos: [8]; default: 0;
+         *  Region execute authority in REE_MODE2
+         */
+        uint32_t region2_r2_pms_x:1;
+        /** region2_r2_pms_w : R/W; bitpos: [9]; default: 0;
+         *  Region write authority in REE_MODE2
+         */
+        uint32_t region2_r2_pms_w:1;
+        /** region2_r2_pms_r : R/W; bitpos: [10]; default: 0;
+         *  Region read authority in REE_MODE2
+         */
+        uint32_t region2_r2_pms_r:1;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} lp_apm_region2_pms_attr_reg_t;
+
+/** Type of region3_pms_attr register
+ *  Region access authority attribute register
+ */
+typedef union {
+    struct {
+        /** region3_r0_pms_x : R/W; bitpos: [0]; default: 0;
+         *  Region execute authority in REE_MODE0
+         */
+        uint32_t region3_r0_pms_x:1;
+        /** region3_r0_pms_w : R/W; bitpos: [1]; default: 0;
+         *  Region write authority in REE_MODE0
+         */
+        uint32_t region3_r0_pms_w:1;
+        /** region3_r0_pms_r : R/W; bitpos: [2]; default: 0;
+         *  Region read authority in REE_MODE0
+         */
+        uint32_t region3_r0_pms_r:1;
+        uint32_t reserved_3:1;
+        /** region3_r1_pms_x : R/W; bitpos: [4]; default: 0;
+         *  Region execute authority in REE_MODE1
+         */
+        uint32_t region3_r1_pms_x:1;
+        /** region3_r1_pms_w : R/W; bitpos: [5]; default: 0;
+         *  Region write authority in REE_MODE1
+         */
+        uint32_t region3_r1_pms_w:1;
+        /** region3_r1_pms_r : R/W; bitpos: [6]; default: 0;
+         *  Region read authority in REE_MODE1
+         */
+        uint32_t region3_r1_pms_r:1;
+        uint32_t reserved_7:1;
+        /** region3_r2_pms_x : R/W; bitpos: [8]; default: 0;
+         *  Region execute authority in REE_MODE2
+         */
+        uint32_t region3_r2_pms_x:1;
+        /** region3_r2_pms_w : R/W; bitpos: [9]; default: 0;
+         *  Region write authority in REE_MODE2
+         */
+        uint32_t region3_r2_pms_w:1;
+        /** region3_r2_pms_r : R/W; bitpos: [10]; default: 0;
+         *  Region read authority in REE_MODE2
+         */
+        uint32_t region3_r2_pms_r:1;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} lp_apm_region3_pms_attr_reg_t;
+
+
+/** Group: PMS function control register */
+/** Type of func_ctrl register
+ *  PMS function control register
+ */
+typedef union {
+    struct {
+        /** m0_pms_func_en : R/W; bitpos: [0]; default: 1;
+         *  PMS M0 function enable
+         */
+        uint32_t m0_pms_func_en:1;
+        /** m1_pms_func_en : R/W; bitpos: [1]; default: 1;
+         *  PMS M1 function enable
+         */
+        uint32_t m1_pms_func_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} lp_apm_func_ctrl_reg_t;
+
+
+/** Group: M0 status register */
+/** Type of m0_status register
+ *  M0 status register
+ */
+typedef union {
+    struct {
+        /** m0_exception_status : RO; bitpos: [1:0]; default: 0;
+         *  Exception status
+         */
+        uint32_t m0_exception_status:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} lp_apm_m0_status_reg_t;
+
+
+/** Group: M0 status clear register */
+/** Type of m0_status_clr register
+ *  M0 status clear register
+ */
+typedef union {
+    struct {
+        /** m0_region_status_clr : WT; bitpos: [0]; default: 0;
+         *  Clear exception status
+         */
+        uint32_t m0_region_status_clr:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} lp_apm_m0_status_clr_reg_t;
+
+
+/** Group: M0 exception_info0 register */
+/** Type of m0_exception_info0 register
+ *  M0 exception_info0 register
+ */
+typedef union {
+    struct {
+        /** m0_exception_region : RO; bitpos: [3:0]; default: 0;
+         *  Exception region
+         */
+        uint32_t m0_exception_region:4;
+        uint32_t reserved_4:12;
+        /** m0_exception_mode : RO; bitpos: [17:16]; default: 0;
+         *  Exception mode
+         */
+        uint32_t m0_exception_mode:2;
+        /** m0_exception_id : RO; bitpos: [22:18]; default: 0;
+         *  Exception id information
+         */
+        uint32_t m0_exception_id:5;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} lp_apm_m0_exception_info0_reg_t;
+
+
+/** Group: M0 exception_info1 register */
+/** Type of m0_exception_info1 register
+ *  M0 exception_info1 register
+ */
+typedef union {
+    struct {
+        /** m0_exception_addr : RO; bitpos: [31:0]; default: 0;
+         *  Exception addr
+         */
+        uint32_t m0_exception_addr:32;
+    };
+    uint32_t val;
+} lp_apm_m0_exception_info1_reg_t;
+
+
+/** Group: M1 status register */
+/** Type of m1_status register
+ *  M1 status register
+ */
+typedef union {
+    struct {
+        /** m1_exception_status : RO; bitpos: [1:0]; default: 0;
+         *  Exception status
+         */
+        uint32_t m1_exception_status:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} lp_apm_m1_status_reg_t;
+
+
+/** Group: M1 status clear register */
+/** Type of m1_status_clr register
+ *  M1 status clear register
+ */
+typedef union {
+    struct {
+        /** m1_region_status_clr : WT; bitpos: [0]; default: 0;
+         *  Clear exception status
+         */
+        uint32_t m1_region_status_clr:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} lp_apm_m1_status_clr_reg_t;
+
+
+/** Group: M1 exception_info0 register */
+/** Type of m1_exception_info0 register
+ *  M1 exception_info0 register
+ */
+typedef union {
+    struct {
+        /** m1_exception_region : RO; bitpos: [3:0]; default: 0;
+         *  Exception region
+         */
+        uint32_t m1_exception_region:4;
+        uint32_t reserved_4:12;
+        /** m1_exception_mode : RO; bitpos: [17:16]; default: 0;
+         *  Exception mode
+         */
+        uint32_t m1_exception_mode:2;
+        /** m1_exception_id : RO; bitpos: [22:18]; default: 0;
+         *  Exception id information
+         */
+        uint32_t m1_exception_id:5;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} lp_apm_m1_exception_info0_reg_t;
+
+
+/** Group: M1 exception_info1 register */
+/** Type of m1_exception_info1 register
+ *  M1 exception_info1 register
+ */
+typedef union {
+    struct {
+        /** m1_exception_addr : RO; bitpos: [31:0]; default: 0;
+         *  Exception addr
+         */
+        uint32_t m1_exception_addr:32;
+    };
+    uint32_t val;
+} lp_apm_m1_exception_info1_reg_t;
+
+
+/** Group: APM interrupt enable register */
+/** Type of int_en register
+ *  APM interrupt enable register
+ */
+typedef union {
+    struct {
+        /** m0_apm_int_en : R/W; bitpos: [0]; default: 0;
+         *  APM M0 interrupt enable
+         */
+        uint32_t m0_apm_int_en:1;
+        /** m1_apm_int_en : R/W; bitpos: [1]; default: 0;
+         *  APM M1 interrupt enable
+         */
+        uint32_t m1_apm_int_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} lp_apm_int_en_reg_t;
+
+
+/** Group: clock gating register */
+/** Type of clock_gate register
+ *  clock gating register
+ */
+typedef union {
+    struct {
+        /** clk_en : R/W; bitpos: [0]; default: 1;
+         *  reg_clk_en
+         */
+        uint32_t clk_en:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} lp_apm_clock_gate_reg_t;
+
+
+/** Group: Version register */
+/** Type of date register
+ *  Version register
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [27:0]; default: 35672640;
+         *  reg_date
+         */
+        uint32_t date:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} lp_apm_date_reg_t;
+
+
+typedef struct lp_apm_dev_t {
+    volatile lp_apm_region_filter_en_reg_t region_filter_en;
+    volatile lp_apm_region0_addr_start_reg_t region0_addr_start;
+    volatile lp_apm_region0_addr_end_reg_t region0_addr_end;
+    volatile lp_apm_region0_pms_attr_reg_t region0_pms_attr;
+    volatile lp_apm_region1_addr_start_reg_t region1_addr_start;
+    volatile lp_apm_region1_addr_end_reg_t region1_addr_end;
+    volatile lp_apm_region1_pms_attr_reg_t region1_pms_attr;
+    volatile lp_apm_region2_addr_start_reg_t region2_addr_start;
+    volatile lp_apm_region2_addr_end_reg_t region2_addr_end;
+    volatile lp_apm_region2_pms_attr_reg_t region2_pms_attr;
+    volatile lp_apm_region3_addr_start_reg_t region3_addr_start;
+    volatile lp_apm_region3_addr_end_reg_t region3_addr_end;
+    volatile lp_apm_region3_pms_attr_reg_t region3_pms_attr;
+    uint32_t reserved_034[36];
+    volatile lp_apm_func_ctrl_reg_t func_ctrl;
+    volatile lp_apm_m0_status_reg_t m0_status;
+    volatile lp_apm_m0_status_clr_reg_t m0_status_clr;
+    volatile lp_apm_m0_exception_info0_reg_t m0_exception_info0;
+    volatile lp_apm_m0_exception_info1_reg_t m0_exception_info1;
+    volatile lp_apm_m1_status_reg_t m1_status;
+    volatile lp_apm_m1_status_clr_reg_t m1_status_clr;
+    volatile lp_apm_m1_exception_info0_reg_t m1_exception_info0;
+    volatile lp_apm_m1_exception_info1_reg_t m1_exception_info1;
+    volatile lp_apm_int_en_reg_t int_en;
+    volatile lp_apm_clock_gate_reg_t clock_gate;
+    uint32_t reserved_0f0[3];
+    volatile lp_apm_date_reg_t date;
+} lp_apm_dev_t;
+
+extern lp_apm_dev_t LP_APM;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(lp_apm_dev_t) == 0x100, "Invalid size of lp_apm_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/lp_clkrst_reg.h b/components/soc/esp32c6/include/soc/lp_clkrst_reg.h
new file mode 100644
index 0000000000..431fccf251
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/lp_clkrst_reg.h
@@ -0,0 +1,382 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** LP_CLKRST_LP_CLK_CONF_REG register
+ *  need_des
+ */
+#define LP_CLKRST_LP_CLK_CONF_REG (DR_REG_LP_CLKRST_BASE + 0x0)
+/** LP_CLKRST_SLOW_CLK_SEL : R/W; bitpos: [1:0]; default: 0;
+ *  need_des
+ */
+#define LP_CLKRST_SLOW_CLK_SEL    0x00000003U
+#define LP_CLKRST_SLOW_CLK_SEL_M  (LP_CLKRST_SLOW_CLK_SEL_V << LP_CLKRST_SLOW_CLK_SEL_S)
+#define LP_CLKRST_SLOW_CLK_SEL_V  0x00000003U
+#define LP_CLKRST_SLOW_CLK_SEL_S  0
+/** LP_CLKRST_FAST_CLK_SEL : R/W; bitpos: [2]; default: 1;
+ *  need_des
+ */
+#define LP_CLKRST_FAST_CLK_SEL    (BIT(2))
+#define LP_CLKRST_FAST_CLK_SEL_M  (LP_CLKRST_FAST_CLK_SEL_V << LP_CLKRST_FAST_CLK_SEL_S)
+#define LP_CLKRST_FAST_CLK_SEL_V  0x00000001U
+#define LP_CLKRST_FAST_CLK_SEL_S  2
+/** LP_CLKRST_LP_PERI_DIV_NUM : R/W; bitpos: [10:3]; default: 0;
+ *  need_des
+ */
+#define LP_CLKRST_LP_PERI_DIV_NUM    0x000000FFU
+#define LP_CLKRST_LP_PERI_DIV_NUM_M  (LP_CLKRST_LP_PERI_DIV_NUM_V << LP_CLKRST_LP_PERI_DIV_NUM_S)
+#define LP_CLKRST_LP_PERI_DIV_NUM_V  0x000000FFU
+#define LP_CLKRST_LP_PERI_DIV_NUM_S  3
+
+/** LP_CLKRST_LP_CLK_PO_EN_REG register
+ *  need_des
+ */
+#define LP_CLKRST_LP_CLK_PO_EN_REG (DR_REG_LP_CLKRST_BASE + 0x4)
+/** LP_CLKRST_AON_SLOW_OEN : R/W; bitpos: [0]; default: 1;
+ *  need_des
+ */
+#define LP_CLKRST_AON_SLOW_OEN    (BIT(0))
+#define LP_CLKRST_AON_SLOW_OEN_M  (LP_CLKRST_AON_SLOW_OEN_V << LP_CLKRST_AON_SLOW_OEN_S)
+#define LP_CLKRST_AON_SLOW_OEN_V  0x00000001U
+#define LP_CLKRST_AON_SLOW_OEN_S  0
+/** LP_CLKRST_AON_FAST_OEN : R/W; bitpos: [1]; default: 1;
+ *  need_des
+ */
+#define LP_CLKRST_AON_FAST_OEN    (BIT(1))
+#define LP_CLKRST_AON_FAST_OEN_M  (LP_CLKRST_AON_FAST_OEN_V << LP_CLKRST_AON_FAST_OEN_S)
+#define LP_CLKRST_AON_FAST_OEN_V  0x00000001U
+#define LP_CLKRST_AON_FAST_OEN_S  1
+/** LP_CLKRST_SOSC_OEN : R/W; bitpos: [2]; default: 1;
+ *  need_des
+ */
+#define LP_CLKRST_SOSC_OEN    (BIT(2))
+#define LP_CLKRST_SOSC_OEN_M  (LP_CLKRST_SOSC_OEN_V << LP_CLKRST_SOSC_OEN_S)
+#define LP_CLKRST_SOSC_OEN_V  0x00000001U
+#define LP_CLKRST_SOSC_OEN_S  2
+/** LP_CLKRST_FOSC_OEN : R/W; bitpos: [3]; default: 1;
+ *  need_des
+ */
+#define LP_CLKRST_FOSC_OEN    (BIT(3))
+#define LP_CLKRST_FOSC_OEN_M  (LP_CLKRST_FOSC_OEN_V << LP_CLKRST_FOSC_OEN_S)
+#define LP_CLKRST_FOSC_OEN_V  0x00000001U
+#define LP_CLKRST_FOSC_OEN_S  3
+/** LP_CLKRST_OSC32K_OEN : R/W; bitpos: [4]; default: 1;
+ *  need_des
+ */
+#define LP_CLKRST_OSC32K_OEN    (BIT(4))
+#define LP_CLKRST_OSC32K_OEN_M  (LP_CLKRST_OSC32K_OEN_V << LP_CLKRST_OSC32K_OEN_S)
+#define LP_CLKRST_OSC32K_OEN_V  0x00000001U
+#define LP_CLKRST_OSC32K_OEN_S  4
+/** LP_CLKRST_XTAL32K_OEN : R/W; bitpos: [5]; default: 1;
+ *  need_des
+ */
+#define LP_CLKRST_XTAL32K_OEN    (BIT(5))
+#define LP_CLKRST_XTAL32K_OEN_M  (LP_CLKRST_XTAL32K_OEN_V << LP_CLKRST_XTAL32K_OEN_S)
+#define LP_CLKRST_XTAL32K_OEN_V  0x00000001U
+#define LP_CLKRST_XTAL32K_OEN_S  5
+/** LP_CLKRST_CORE_EFUSE_OEN : R/W; bitpos: [6]; default: 1;
+ *  need_des
+ */
+#define LP_CLKRST_CORE_EFUSE_OEN    (BIT(6))
+#define LP_CLKRST_CORE_EFUSE_OEN_M  (LP_CLKRST_CORE_EFUSE_OEN_V << LP_CLKRST_CORE_EFUSE_OEN_S)
+#define LP_CLKRST_CORE_EFUSE_OEN_V  0x00000001U
+#define LP_CLKRST_CORE_EFUSE_OEN_S  6
+/** LP_CLKRST_SLOW_OEN : R/W; bitpos: [7]; default: 1;
+ *  need_des
+ */
+#define LP_CLKRST_SLOW_OEN    (BIT(7))
+#define LP_CLKRST_SLOW_OEN_M  (LP_CLKRST_SLOW_OEN_V << LP_CLKRST_SLOW_OEN_S)
+#define LP_CLKRST_SLOW_OEN_V  0x00000001U
+#define LP_CLKRST_SLOW_OEN_S  7
+/** LP_CLKRST_FAST_OEN : R/W; bitpos: [8]; default: 1;
+ *  need_des
+ */
+#define LP_CLKRST_FAST_OEN    (BIT(8))
+#define LP_CLKRST_FAST_OEN_M  (LP_CLKRST_FAST_OEN_V << LP_CLKRST_FAST_OEN_S)
+#define LP_CLKRST_FAST_OEN_V  0x00000001U
+#define LP_CLKRST_FAST_OEN_S  8
+/** LP_CLKRST_RNG_OEN : R/W; bitpos: [9]; default: 1;
+ *  need_des
+ */
+#define LP_CLKRST_RNG_OEN    (BIT(9))
+#define LP_CLKRST_RNG_OEN_M  (LP_CLKRST_RNG_OEN_V << LP_CLKRST_RNG_OEN_S)
+#define LP_CLKRST_RNG_OEN_V  0x00000001U
+#define LP_CLKRST_RNG_OEN_S  9
+/** LP_CLKRST_LPBUS_OEN : R/W; bitpos: [10]; default: 1;
+ *  need_des
+ */
+#define LP_CLKRST_LPBUS_OEN    (BIT(10))
+#define LP_CLKRST_LPBUS_OEN_M  (LP_CLKRST_LPBUS_OEN_V << LP_CLKRST_LPBUS_OEN_S)
+#define LP_CLKRST_LPBUS_OEN_V  0x00000001U
+#define LP_CLKRST_LPBUS_OEN_S  10
+
+/** LP_CLKRST_LP_CLK_EN_REG register
+ *  need_des
+ */
+#define LP_CLKRST_LP_CLK_EN_REG (DR_REG_LP_CLKRST_BASE + 0x8)
+/** LP_CLKRST_FAST_ORI_GATE : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_CLKRST_FAST_ORI_GATE    (BIT(31))
+#define LP_CLKRST_FAST_ORI_GATE_M  (LP_CLKRST_FAST_ORI_GATE_V << LP_CLKRST_FAST_ORI_GATE_S)
+#define LP_CLKRST_FAST_ORI_GATE_V  0x00000001U
+#define LP_CLKRST_FAST_ORI_GATE_S  31
+
+/** LP_CLKRST_LP_RST_EN_REG register
+ *  need_des
+ */
+#define LP_CLKRST_LP_RST_EN_REG (DR_REG_LP_CLKRST_BASE + 0xc)
+/** LP_CLKRST_AON_EFUSE_CORE_RESET_EN : R/W; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define LP_CLKRST_AON_EFUSE_CORE_RESET_EN    (BIT(28))
+#define LP_CLKRST_AON_EFUSE_CORE_RESET_EN_M  (LP_CLKRST_AON_EFUSE_CORE_RESET_EN_V << LP_CLKRST_AON_EFUSE_CORE_RESET_EN_S)
+#define LP_CLKRST_AON_EFUSE_CORE_RESET_EN_V  0x00000001U
+#define LP_CLKRST_AON_EFUSE_CORE_RESET_EN_S  28
+/** LP_CLKRST_LP_TIMER_RESET_EN : R/W; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define LP_CLKRST_LP_TIMER_RESET_EN    (BIT(29))
+#define LP_CLKRST_LP_TIMER_RESET_EN_M  (LP_CLKRST_LP_TIMER_RESET_EN_V << LP_CLKRST_LP_TIMER_RESET_EN_S)
+#define LP_CLKRST_LP_TIMER_RESET_EN_V  0x00000001U
+#define LP_CLKRST_LP_TIMER_RESET_EN_S  29
+/** LP_CLKRST_WDT_RESET_EN : R/W; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define LP_CLKRST_WDT_RESET_EN    (BIT(30))
+#define LP_CLKRST_WDT_RESET_EN_M  (LP_CLKRST_WDT_RESET_EN_V << LP_CLKRST_WDT_RESET_EN_S)
+#define LP_CLKRST_WDT_RESET_EN_V  0x00000001U
+#define LP_CLKRST_WDT_RESET_EN_S  30
+/** LP_CLKRST_ANA_PERI_RESET_EN : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_CLKRST_ANA_PERI_RESET_EN    (BIT(31))
+#define LP_CLKRST_ANA_PERI_RESET_EN_M  (LP_CLKRST_ANA_PERI_RESET_EN_V << LP_CLKRST_ANA_PERI_RESET_EN_S)
+#define LP_CLKRST_ANA_PERI_RESET_EN_V  0x00000001U
+#define LP_CLKRST_ANA_PERI_RESET_EN_S  31
+
+/** LP_CLKRST_RESET_CAUSE_REG register
+ *  need_des
+ */
+#define LP_CLKRST_RESET_CAUSE_REG (DR_REG_LP_CLKRST_BASE + 0x10)
+/** LP_CLKRST_RESET_CAUSE : RO; bitpos: [4:0]; default: 0;
+ *  need_des
+ */
+#define LP_CLKRST_RESET_CAUSE    0x0000001FU
+#define LP_CLKRST_RESET_CAUSE_M  (LP_CLKRST_RESET_CAUSE_V << LP_CLKRST_RESET_CAUSE_S)
+#define LP_CLKRST_RESET_CAUSE_V  0x0000001FU
+#define LP_CLKRST_RESET_CAUSE_S  0
+/** LP_CLKRST_CORE0_RESET_FLAG : RO; bitpos: [5]; default: 1;
+ *  need_des
+ */
+#define LP_CLKRST_CORE0_RESET_FLAG    (BIT(5))
+#define LP_CLKRST_CORE0_RESET_FLAG_M  (LP_CLKRST_CORE0_RESET_FLAG_V << LP_CLKRST_CORE0_RESET_FLAG_S)
+#define LP_CLKRST_CORE0_RESET_FLAG_V  0x00000001U
+#define LP_CLKRST_CORE0_RESET_FLAG_S  5
+/** LP_CLKRST_CORE0_RESET_CAUSE_CLR : WT; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define LP_CLKRST_CORE0_RESET_CAUSE_CLR    (BIT(29))
+#define LP_CLKRST_CORE0_RESET_CAUSE_CLR_M  (LP_CLKRST_CORE0_RESET_CAUSE_CLR_V << LP_CLKRST_CORE0_RESET_CAUSE_CLR_S)
+#define LP_CLKRST_CORE0_RESET_CAUSE_CLR_V  0x00000001U
+#define LP_CLKRST_CORE0_RESET_CAUSE_CLR_S  29
+/** LP_CLKRST_CORE0_RESET_FLAG_SET : WT; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define LP_CLKRST_CORE0_RESET_FLAG_SET    (BIT(30))
+#define LP_CLKRST_CORE0_RESET_FLAG_SET_M  (LP_CLKRST_CORE0_RESET_FLAG_SET_V << LP_CLKRST_CORE0_RESET_FLAG_SET_S)
+#define LP_CLKRST_CORE0_RESET_FLAG_SET_V  0x00000001U
+#define LP_CLKRST_CORE0_RESET_FLAG_SET_S  30
+/** LP_CLKRST_CORE0_RESET_FLAG_CLR : WT; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_CLKRST_CORE0_RESET_FLAG_CLR    (BIT(31))
+#define LP_CLKRST_CORE0_RESET_FLAG_CLR_M  (LP_CLKRST_CORE0_RESET_FLAG_CLR_V << LP_CLKRST_CORE0_RESET_FLAG_CLR_S)
+#define LP_CLKRST_CORE0_RESET_FLAG_CLR_V  0x00000001U
+#define LP_CLKRST_CORE0_RESET_FLAG_CLR_S  31
+
+/** LP_CLKRST_CPU_RESET_REG register
+ *  need_des
+ */
+#define LP_CLKRST_CPU_RESET_REG (DR_REG_LP_CLKRST_BASE + 0x14)
+/** LP_CLKRST_RTC_WDT_CPU_RESET_LENGTH : R/W; bitpos: [24:22]; default: 1;
+ *  need_des
+ */
+#define LP_CLKRST_RTC_WDT_CPU_RESET_LENGTH    0x00000007U
+#define LP_CLKRST_RTC_WDT_CPU_RESET_LENGTH_M  (LP_CLKRST_RTC_WDT_CPU_RESET_LENGTH_V << LP_CLKRST_RTC_WDT_CPU_RESET_LENGTH_S)
+#define LP_CLKRST_RTC_WDT_CPU_RESET_LENGTH_V  0x00000007U
+#define LP_CLKRST_RTC_WDT_CPU_RESET_LENGTH_S  22
+/** LP_CLKRST_RTC_WDT_CPU_RESET_EN : R/W; bitpos: [25]; default: 0;
+ *  need_des
+ */
+#define LP_CLKRST_RTC_WDT_CPU_RESET_EN    (BIT(25))
+#define LP_CLKRST_RTC_WDT_CPU_RESET_EN_M  (LP_CLKRST_RTC_WDT_CPU_RESET_EN_V << LP_CLKRST_RTC_WDT_CPU_RESET_EN_S)
+#define LP_CLKRST_RTC_WDT_CPU_RESET_EN_V  0x00000001U
+#define LP_CLKRST_RTC_WDT_CPU_RESET_EN_S  25
+/** LP_CLKRST_CPU_STALL_WAIT : R/W; bitpos: [30:26]; default: 1;
+ *  need_des
+ */
+#define LP_CLKRST_CPU_STALL_WAIT    0x0000001FU
+#define LP_CLKRST_CPU_STALL_WAIT_M  (LP_CLKRST_CPU_STALL_WAIT_V << LP_CLKRST_CPU_STALL_WAIT_S)
+#define LP_CLKRST_CPU_STALL_WAIT_V  0x0000001FU
+#define LP_CLKRST_CPU_STALL_WAIT_S  26
+/** LP_CLKRST_CPU_STALL_EN : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_CLKRST_CPU_STALL_EN    (BIT(31))
+#define LP_CLKRST_CPU_STALL_EN_M  (LP_CLKRST_CPU_STALL_EN_V << LP_CLKRST_CPU_STALL_EN_S)
+#define LP_CLKRST_CPU_STALL_EN_V  0x00000001U
+#define LP_CLKRST_CPU_STALL_EN_S  31
+
+/** LP_CLKRST_FOSC_CNTL_REG register
+ *  need_des
+ */
+#define LP_CLKRST_FOSC_CNTL_REG (DR_REG_LP_CLKRST_BASE + 0x18)
+/** LP_CLKRST_FOSC_DFREQ : R/W; bitpos: [31:22]; default: 172;
+ *  need_des
+ */
+#define LP_CLKRST_FOSC_DFREQ    0x000003FFU
+#define LP_CLKRST_FOSC_DFREQ_M  (LP_CLKRST_FOSC_DFREQ_V << LP_CLKRST_FOSC_DFREQ_S)
+#define LP_CLKRST_FOSC_DFREQ_V  0x000003FFU
+#define LP_CLKRST_FOSC_DFREQ_S  22
+
+/** LP_CLKRST_RC32K_CNTL_REG register
+ *  need_des
+ */
+#define LP_CLKRST_RC32K_CNTL_REG (DR_REG_LP_CLKRST_BASE + 0x1c)
+/** LP_CLKRST_RC32K_DFREQ : R/W; bitpos: [31:22]; default: 172;
+ *  need_des
+ */
+#define LP_CLKRST_RC32K_DFREQ    0x000003FFU
+#define LP_CLKRST_RC32K_DFREQ_M  (LP_CLKRST_RC32K_DFREQ_V << LP_CLKRST_RC32K_DFREQ_S)
+#define LP_CLKRST_RC32K_DFREQ_V  0x000003FFU
+#define LP_CLKRST_RC32K_DFREQ_S  22
+
+/** LP_CLKRST_CLK_TO_HP_REG register
+ *  need_des
+ */
+#define LP_CLKRST_CLK_TO_HP_REG (DR_REG_LP_CLKRST_BASE + 0x20)
+/** LP_CLKRST_ICG_HP_XTAL32K : R/W; bitpos: [28]; default: 1;
+ *  need_des
+ */
+#define LP_CLKRST_ICG_HP_XTAL32K    (BIT(28))
+#define LP_CLKRST_ICG_HP_XTAL32K_M  (LP_CLKRST_ICG_HP_XTAL32K_V << LP_CLKRST_ICG_HP_XTAL32K_S)
+#define LP_CLKRST_ICG_HP_XTAL32K_V  0x00000001U
+#define LP_CLKRST_ICG_HP_XTAL32K_S  28
+/** LP_CLKRST_ICG_HP_SOSC : R/W; bitpos: [29]; default: 1;
+ *  need_des
+ */
+#define LP_CLKRST_ICG_HP_SOSC    (BIT(29))
+#define LP_CLKRST_ICG_HP_SOSC_M  (LP_CLKRST_ICG_HP_SOSC_V << LP_CLKRST_ICG_HP_SOSC_S)
+#define LP_CLKRST_ICG_HP_SOSC_V  0x00000001U
+#define LP_CLKRST_ICG_HP_SOSC_S  29
+/** LP_CLKRST_ICG_HP_OSC32K : R/W; bitpos: [30]; default: 1;
+ *  need_des
+ */
+#define LP_CLKRST_ICG_HP_OSC32K    (BIT(30))
+#define LP_CLKRST_ICG_HP_OSC32K_M  (LP_CLKRST_ICG_HP_OSC32K_V << LP_CLKRST_ICG_HP_OSC32K_S)
+#define LP_CLKRST_ICG_HP_OSC32K_V  0x00000001U
+#define LP_CLKRST_ICG_HP_OSC32K_S  30
+/** LP_CLKRST_ICG_HP_FOSC : R/W; bitpos: [31]; default: 1;
+ *  need_des
+ */
+#define LP_CLKRST_ICG_HP_FOSC    (BIT(31))
+#define LP_CLKRST_ICG_HP_FOSC_M  (LP_CLKRST_ICG_HP_FOSC_V << LP_CLKRST_ICG_HP_FOSC_S)
+#define LP_CLKRST_ICG_HP_FOSC_V  0x00000001U
+#define LP_CLKRST_ICG_HP_FOSC_S  31
+
+/** LP_CLKRST_LPMEM_FORCE_REG register
+ *  need_des
+ */
+#define LP_CLKRST_LPMEM_FORCE_REG (DR_REG_LP_CLKRST_BASE + 0x24)
+/** LP_CLKRST_LPMEM_CLK_FORCE_ON : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_CLKRST_LPMEM_CLK_FORCE_ON    (BIT(31))
+#define LP_CLKRST_LPMEM_CLK_FORCE_ON_M  (LP_CLKRST_LPMEM_CLK_FORCE_ON_V << LP_CLKRST_LPMEM_CLK_FORCE_ON_S)
+#define LP_CLKRST_LPMEM_CLK_FORCE_ON_V  0x00000001U
+#define LP_CLKRST_LPMEM_CLK_FORCE_ON_S  31
+
+/** LP_CLKRST_LPPERI_REG register
+ *  need_des
+ */
+#define LP_CLKRST_LPPERI_REG (DR_REG_LP_CLKRST_BASE + 0x28)
+/** LP_CLKRST_LP_I2C_CLK_SEL : R/W; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define LP_CLKRST_LP_I2C_CLK_SEL    (BIT(30))
+#define LP_CLKRST_LP_I2C_CLK_SEL_M  (LP_CLKRST_LP_I2C_CLK_SEL_V << LP_CLKRST_LP_I2C_CLK_SEL_S)
+#define LP_CLKRST_LP_I2C_CLK_SEL_V  0x00000001U
+#define LP_CLKRST_LP_I2C_CLK_SEL_S  30
+/** LP_CLKRST_LP_UART_CLK_SEL : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_CLKRST_LP_UART_CLK_SEL    (BIT(31))
+#define LP_CLKRST_LP_UART_CLK_SEL_M  (LP_CLKRST_LP_UART_CLK_SEL_V << LP_CLKRST_LP_UART_CLK_SEL_S)
+#define LP_CLKRST_LP_UART_CLK_SEL_V  0x00000001U
+#define LP_CLKRST_LP_UART_CLK_SEL_S  31
+
+/** LP_CLKRST_XTAL32K_REG register
+ *  need_des
+ */
+#define LP_CLKRST_XTAL32K_REG (DR_REG_LP_CLKRST_BASE + 0x2c)
+/** LP_CLKRST_DRES_XTAL32K : R/W; bitpos: [24:22]; default: 3;
+ *  need_des
+ */
+#define LP_CLKRST_DRES_XTAL32K    0x00000007U
+#define LP_CLKRST_DRES_XTAL32K_M  (LP_CLKRST_DRES_XTAL32K_V << LP_CLKRST_DRES_XTAL32K_S)
+#define LP_CLKRST_DRES_XTAL32K_V  0x00000007U
+#define LP_CLKRST_DRES_XTAL32K_S  22
+/** LP_CLKRST_DGM_XTAL32K : R/W; bitpos: [27:25]; default: 3;
+ *  need_des
+ */
+#define LP_CLKRST_DGM_XTAL32K    0x00000007U
+#define LP_CLKRST_DGM_XTAL32K_M  (LP_CLKRST_DGM_XTAL32K_V << LP_CLKRST_DGM_XTAL32K_S)
+#define LP_CLKRST_DGM_XTAL32K_V  0x00000007U
+#define LP_CLKRST_DGM_XTAL32K_S  25
+/** LP_CLKRST_DBUF_XTAL32K : R/W; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define LP_CLKRST_DBUF_XTAL32K    (BIT(28))
+#define LP_CLKRST_DBUF_XTAL32K_M  (LP_CLKRST_DBUF_XTAL32K_V << LP_CLKRST_DBUF_XTAL32K_S)
+#define LP_CLKRST_DBUF_XTAL32K_V  0x00000001U
+#define LP_CLKRST_DBUF_XTAL32K_S  28
+/** LP_CLKRST_DAC_XTAL32K : R/W; bitpos: [31:29]; default: 3;
+ *  need_des
+ */
+#define LP_CLKRST_DAC_XTAL32K    0x00000007U
+#define LP_CLKRST_DAC_XTAL32K_M  (LP_CLKRST_DAC_XTAL32K_V << LP_CLKRST_DAC_XTAL32K_S)
+#define LP_CLKRST_DAC_XTAL32K_V  0x00000007U
+#define LP_CLKRST_DAC_XTAL32K_S  29
+
+/** LP_CLKRST_DATE_REG register
+ *  need_des
+ */
+#define LP_CLKRST_DATE_REG (DR_REG_LP_CLKRST_BASE + 0x3fc)
+/** LP_CLKRST_CLKRST_DATE : R/W; bitpos: [30:0]; default: 35676304;
+ *  need_des
+ */
+#define LP_CLKRST_CLKRST_DATE    0x7FFFFFFFU
+#define LP_CLKRST_CLKRST_DATE_M  (LP_CLKRST_CLKRST_DATE_V << LP_CLKRST_CLKRST_DATE_S)
+#define LP_CLKRST_CLKRST_DATE_V  0x7FFFFFFFU
+#define LP_CLKRST_CLKRST_DATE_S  0
+/** LP_CLKRST_CLK_EN : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_CLKRST_CLK_EN    (BIT(31))
+#define LP_CLKRST_CLK_EN_M  (LP_CLKRST_CLK_EN_V << LP_CLKRST_CLK_EN_S)
+#define LP_CLKRST_CLK_EN_V  0x00000001U
+#define LP_CLKRST_CLK_EN_S  31
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/lp_clkrst_struct.h b/components/soc/esp32c6/include/soc/lp_clkrst_struct.h
new file mode 100644
index 0000000000..e32192899d
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/lp_clkrst_struct.h
@@ -0,0 +1,341 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: configure_register */
+/** Type of lp_clk_conf register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** slow_clk_sel : R/W; bitpos: [1:0]; default: 0;
+         *  need_des
+         */
+        uint32_t slow_clk_sel:2;
+        /** fast_clk_sel : R/W; bitpos: [2]; default: 1;
+         *  need_des
+         */
+        uint32_t fast_clk_sel:1;
+        /** lp_peri_div_num : R/W; bitpos: [10:3]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_peri_div_num:8;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} lp_clkrst_lp_clk_conf_reg_t;
+
+/** Type of lp_clk_po_en register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** aon_slow_oen : R/W; bitpos: [0]; default: 1;
+         *  need_des
+         */
+        uint32_t aon_slow_oen:1;
+        /** aon_fast_oen : R/W; bitpos: [1]; default: 1;
+         *  need_des
+         */
+        uint32_t aon_fast_oen:1;
+        /** sosc_oen : R/W; bitpos: [2]; default: 1;
+         *  need_des
+         */
+        uint32_t sosc_oen:1;
+        /** fosc_oen : R/W; bitpos: [3]; default: 1;
+         *  need_des
+         */
+        uint32_t fosc_oen:1;
+        /** osc32k_oen : R/W; bitpos: [4]; default: 1;
+         *  need_des
+         */
+        uint32_t osc32k_oen:1;
+        /** xtal32k_oen : R/W; bitpos: [5]; default: 1;
+         *  need_des
+         */
+        uint32_t xtal32k_oen:1;
+        /** core_efuse_oen : R/W; bitpos: [6]; default: 1;
+         *  need_des
+         */
+        uint32_t core_efuse_oen:1;
+        /** slow_oen : R/W; bitpos: [7]; default: 1;
+         *  need_des
+         */
+        uint32_t slow_oen:1;
+        /** fast_oen : R/W; bitpos: [8]; default: 1;
+         *  need_des
+         */
+        uint32_t fast_oen:1;
+        /** rng_oen : R/W; bitpos: [9]; default: 1;
+         *  need_des
+         */
+        uint32_t rng_oen:1;
+        /** lpbus_oen : R/W; bitpos: [10]; default: 1;
+         *  need_des
+         */
+        uint32_t lpbus_oen:1;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} lp_clkrst_lp_clk_po_en_reg_t;
+
+/** Type of lp_clk_en register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** fast_ori_gate : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t fast_ori_gate:1;
+    };
+    uint32_t val;
+} lp_clkrst_lp_clk_en_reg_t;
+
+/** Type of lp_rst_en register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:28;
+        /** aon_efuse_core_reset_en : R/W; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t aon_efuse_core_reset_en:1;
+        /** lp_timer_reset_en : R/W; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_timer_reset_en:1;
+        /** wdt_reset_en : R/W; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t wdt_reset_en:1;
+        /** ana_peri_reset_en : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t ana_peri_reset_en:1;
+    };
+    uint32_t val;
+} lp_clkrst_lp_rst_en_reg_t;
+
+/** Type of reset_cause register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** reset_cause : RO; bitpos: [4:0]; default: 0;
+         *  need_des
+         */
+        uint32_t reset_cause:5;
+        /** core0_reset_flag : RO; bitpos: [5]; default: 1;
+         *  need_des
+         */
+        uint32_t core0_reset_flag:1;
+        uint32_t reserved_6:23;
+        /** core0_reset_cause_clr : WT; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t core0_reset_cause_clr:1;
+        /** core0_reset_flag_set : WT; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t core0_reset_flag_set:1;
+        /** core0_reset_flag_clr : WT; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t core0_reset_flag_clr:1;
+    };
+    uint32_t val;
+} lp_clkrst_reset_cause_reg_t;
+
+/** Type of cpu_reset register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:22;
+        /** rtc_wdt_cpu_reset_length : R/W; bitpos: [24:22]; default: 1;
+         *  need_des
+         */
+        uint32_t rtc_wdt_cpu_reset_length:3;
+        /** rtc_wdt_cpu_reset_en : R/W; bitpos: [25]; default: 0;
+         *  need_des
+         */
+        uint32_t rtc_wdt_cpu_reset_en:1;
+        /** cpu_stall_wait : R/W; bitpos: [30:26]; default: 1;
+         *  need_des
+         */
+        uint32_t cpu_stall_wait:5;
+        /** cpu_stall_en : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t cpu_stall_en:1;
+    };
+    uint32_t val;
+} lp_clkrst_cpu_reset_reg_t;
+
+/** Type of fosc_cntl register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:22;
+        /** fosc_dfreq : R/W; bitpos: [31:22]; default: 172;
+         *  need_des
+         */
+        uint32_t fosc_dfreq:10;
+    };
+    uint32_t val;
+} lp_clkrst_fosc_cntl_reg_t;
+
+/** Type of rc32k_cntl register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:22;
+        /** rc32k_dfreq : R/W; bitpos: [31:22]; default: 172;
+         *  need_des
+         */
+        uint32_t rc32k_dfreq:10;
+    };
+    uint32_t val;
+} lp_clkrst_rc32k_cntl_reg_t;
+
+/** Type of clk_to_hp register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:28;
+        /** icg_hp_xtal32k : R/W; bitpos: [28]; default: 1;
+         *  need_des
+         */
+        uint32_t icg_hp_xtal32k:1;
+        /** icg_hp_sosc : R/W; bitpos: [29]; default: 1;
+         *  need_des
+         */
+        uint32_t icg_hp_sosc:1;
+        /** icg_hp_osc32k : R/W; bitpos: [30]; default: 1;
+         *  need_des
+         */
+        uint32_t icg_hp_osc32k:1;
+        /** icg_hp_fosc : R/W; bitpos: [31]; default: 1;
+         *  need_des
+         */
+        uint32_t icg_hp_fosc:1;
+    };
+    uint32_t val;
+} lp_clkrst_clk_to_hp_reg_t;
+
+/** Type of lpmem_force register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** lpmem_clk_force_on : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t lpmem_clk_force_on:1;
+    };
+    uint32_t val;
+} lp_clkrst_lpmem_force_reg_t;
+
+/** Type of lpperi register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:30;
+        /** lp_i2c_clk_sel : R/W; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_i2c_clk_sel:1;
+        /** lp_uart_clk_sel : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_uart_clk_sel:1;
+    };
+    uint32_t val;
+} lp_clkrst_lpperi_reg_t;
+
+/** Type of xtal32k register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:22;
+        /** dres_xtal32k : R/W; bitpos: [24:22]; default: 3;
+         *  need_des
+         */
+        uint32_t dres_xtal32k:3;
+        /** dgm_xtal32k : R/W; bitpos: [27:25]; default: 3;
+         *  need_des
+         */
+        uint32_t dgm_xtal32k:3;
+        /** dbuf_xtal32k : R/W; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t dbuf_xtal32k:1;
+        /** dac_xtal32k : R/W; bitpos: [31:29]; default: 3;
+         *  need_des
+         */
+        uint32_t dac_xtal32k:3;
+    };
+    uint32_t val;
+} lp_clkrst_xtal32k_reg_t;
+
+/** Type of date register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** clkrst_date : R/W; bitpos: [30:0]; default: 35676304;
+         *  need_des
+         */
+        uint32_t clkrst_date:31;
+        /** clk_en : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t clk_en:1;
+    };
+    uint32_t val;
+} lp_clkrst_date_reg_t;
+
+
+typedef struct lp_clkrst_dev_t {
+    volatile lp_clkrst_lp_clk_conf_reg_t lp_clk_conf;
+    volatile lp_clkrst_lp_clk_po_en_reg_t lp_clk_po_en;
+    volatile lp_clkrst_lp_clk_en_reg_t lp_clk_en;
+    volatile lp_clkrst_lp_rst_en_reg_t lp_rst_en;
+    volatile lp_clkrst_reset_cause_reg_t reset_cause;
+    volatile lp_clkrst_cpu_reset_reg_t cpu_reset;
+    volatile lp_clkrst_fosc_cntl_reg_t fosc_cntl;
+    volatile lp_clkrst_rc32k_cntl_reg_t rc32k_cntl;
+    volatile lp_clkrst_clk_to_hp_reg_t clk_to_hp;
+    volatile lp_clkrst_lpmem_force_reg_t lpmem_force;
+    volatile lp_clkrst_lpperi_reg_t lpperi;
+    volatile lp_clkrst_xtal32k_reg_t xtal32k;
+    uint32_t reserved_030[243];
+    volatile lp_clkrst_date_reg_t date;
+} lp_clkrst_dev_t;
+
+extern lp_clkrst_dev_t LP_CLKRST;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(lp_clkrst_dev_t) == 0x400, "Invalid size of lp_clkrst_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/lp_i2c_ana_mst_reg.h b/components/soc/esp32c6/include/soc/lp_i2c_ana_mst_reg.h
new file mode 100644
index 0000000000..20b432ea53
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/lp_i2c_ana_mst_reg.h
@@ -0,0 +1,135 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** LP_I2C_ANA_MST_I2C0_CTRL_REG register
+ *  need_des
+ */
+#define LP_I2C_ANA_MST_I2C0_CTRL_REG (DR_REG_LP_I2C_ANA_MST_BASE + 0x0)
+/** LP_I2C_ANA_MST_I2C0_CTRL : R/W; bitpos: [24:0]; default: 0;
+ *  need_des
+ */
+#define LP_I2C_ANA_MST_I2C0_CTRL    0x01FFFFFFU
+#define LP_I2C_ANA_MST_I2C0_CTRL_M  (LP_I2C_ANA_MST_I2C0_CTRL_V << LP_I2C_ANA_MST_I2C0_CTRL_S)
+#define LP_I2C_ANA_MST_I2C0_CTRL_V  0x01FFFFFFU
+#define LP_I2C_ANA_MST_I2C0_CTRL_S  0
+/** LP_I2C_ANA_MST_I2C0_BUSY : RO; bitpos: [25]; default: 0;
+ *  need_des
+ */
+#define LP_I2C_ANA_MST_I2C0_BUSY    (BIT(25))
+#define LP_I2C_ANA_MST_I2C0_BUSY_M  (LP_I2C_ANA_MST_I2C0_BUSY_V << LP_I2C_ANA_MST_I2C0_BUSY_S)
+#define LP_I2C_ANA_MST_I2C0_BUSY_V  0x00000001U
+#define LP_I2C_ANA_MST_I2C0_BUSY_S  25
+
+/** LP_I2C_ANA_MST_I2C0_CONF_REG register
+ *  need_des
+ */
+#define LP_I2C_ANA_MST_I2C0_CONF_REG (DR_REG_LP_I2C_ANA_MST_BASE + 0x4)
+/** LP_I2C_ANA_MST_I2C0_CONF : R/W; bitpos: [23:0]; default: 0;
+ *  need_des
+ */
+#define LP_I2C_ANA_MST_I2C0_CONF    0x00FFFFFFU
+#define LP_I2C_ANA_MST_I2C0_CONF_M  (LP_I2C_ANA_MST_I2C0_CONF_V << LP_I2C_ANA_MST_I2C0_CONF_S)
+#define LP_I2C_ANA_MST_I2C0_CONF_V  0x00FFFFFFU
+#define LP_I2C_ANA_MST_I2C0_CONF_S  0
+/** LP_I2C_ANA_MST_I2C0_STATUS : RO; bitpos: [31:24]; default: 7;
+ *  reserved
+ */
+#define LP_I2C_ANA_MST_I2C0_STATUS    0x000000FFU
+#define LP_I2C_ANA_MST_I2C0_STATUS_M  (LP_I2C_ANA_MST_I2C0_STATUS_V << LP_I2C_ANA_MST_I2C0_STATUS_S)
+#define LP_I2C_ANA_MST_I2C0_STATUS_V  0x000000FFU
+#define LP_I2C_ANA_MST_I2C0_STATUS_S  24
+
+/** LP_I2C_ANA_MST_I2C0_DATA_REG register
+ *  need_des
+ */
+#define LP_I2C_ANA_MST_I2C0_DATA_REG (DR_REG_LP_I2C_ANA_MST_BASE + 0x8)
+/** LP_I2C_ANA_MST_I2C0_RDATA : RO; bitpos: [7:0]; default: 0;
+ *  need_des
+ */
+#define LP_I2C_ANA_MST_I2C0_RDATA    0x000000FFU
+#define LP_I2C_ANA_MST_I2C0_RDATA_M  (LP_I2C_ANA_MST_I2C0_RDATA_V << LP_I2C_ANA_MST_I2C0_RDATA_S)
+#define LP_I2C_ANA_MST_I2C0_RDATA_V  0x000000FFU
+#define LP_I2C_ANA_MST_I2C0_RDATA_S  0
+/** LP_I2C_ANA_MST_I2C0_CLK_SEL : R/W; bitpos: [10:8]; default: 1;
+ *  need_des
+ */
+#define LP_I2C_ANA_MST_I2C0_CLK_SEL    0x00000007U
+#define LP_I2C_ANA_MST_I2C0_CLK_SEL_M  (LP_I2C_ANA_MST_I2C0_CLK_SEL_V << LP_I2C_ANA_MST_I2C0_CLK_SEL_S)
+#define LP_I2C_ANA_MST_I2C0_CLK_SEL_V  0x00000007U
+#define LP_I2C_ANA_MST_I2C0_CLK_SEL_S  8
+/** LP_I2C_ANA_MST_I2C_MST_SEL : R/W; bitpos: [11]; default: 1;
+ *  need  des
+ */
+#define LP_I2C_ANA_MST_I2C_MST_SEL    (BIT(11))
+#define LP_I2C_ANA_MST_I2C_MST_SEL_M  (LP_I2C_ANA_MST_I2C_MST_SEL_V << LP_I2C_ANA_MST_I2C_MST_SEL_S)
+#define LP_I2C_ANA_MST_I2C_MST_SEL_V  0x00000001U
+#define LP_I2C_ANA_MST_I2C_MST_SEL_S  11
+
+/** LP_I2C_ANA_MST_ANA_CONF1_REG register
+ *  need_des
+ */
+#define LP_I2C_ANA_MST_ANA_CONF1_REG (DR_REG_LP_I2C_ANA_MST_BASE + 0xc)
+/** LP_I2C_ANA_MST_ANA_CONF1 : R/W; bitpos: [23:0]; default: 0;
+ *  need_des
+ */
+#define LP_I2C_ANA_MST_ANA_CONF1    0x00FFFFFFU
+#define LP_I2C_ANA_MST_ANA_CONF1_M  (LP_I2C_ANA_MST_ANA_CONF1_V << LP_I2C_ANA_MST_ANA_CONF1_S)
+#define LP_I2C_ANA_MST_ANA_CONF1_V  0x00FFFFFFU
+#define LP_I2C_ANA_MST_ANA_CONF1_S  0
+
+/** LP_I2C_ANA_MST_NOUSE_REG register
+ *  need_des
+ */
+#define LP_I2C_ANA_MST_NOUSE_REG (DR_REG_LP_I2C_ANA_MST_BASE + 0x10)
+/** LP_I2C_ANA_MST_I2C_MST_NOUSE : R/W; bitpos: [31:0]; default: 0;
+ *  need_des
+ */
+#define LP_I2C_ANA_MST_I2C_MST_NOUSE    0xFFFFFFFFU
+#define LP_I2C_ANA_MST_I2C_MST_NOUSE_M  (LP_I2C_ANA_MST_I2C_MST_NOUSE_V << LP_I2C_ANA_MST_I2C_MST_NOUSE_S)
+#define LP_I2C_ANA_MST_I2C_MST_NOUSE_V  0xFFFFFFFFU
+#define LP_I2C_ANA_MST_I2C_MST_NOUSE_S  0
+
+/** LP_I2C_ANA_MST_DEVICE_EN_REG register
+ *  need_des
+ */
+#define LP_I2C_ANA_MST_DEVICE_EN_REG (DR_REG_LP_I2C_ANA_MST_BASE + 0x14)
+/** LP_I2C_ANA_MST_I2C_DEVICE_EN : R/W; bitpos: [11:0]; default: 0;
+ *  need_des
+ */
+#define LP_I2C_ANA_MST_I2C_DEVICE_EN    0x00000FFFU
+#define LP_I2C_ANA_MST_I2C_DEVICE_EN_M  (LP_I2C_ANA_MST_I2C_DEVICE_EN_V << LP_I2C_ANA_MST_I2C_DEVICE_EN_S)
+#define LP_I2C_ANA_MST_I2C_DEVICE_EN_V  0x00000FFFU
+#define LP_I2C_ANA_MST_I2C_DEVICE_EN_S  0
+
+/** LP_I2C_ANA_MST_DATE_REG register
+ *  need_des
+ */
+#define LP_I2C_ANA_MST_DATE_REG (DR_REG_LP_I2C_ANA_MST_BASE + 0x3fc)
+/** LP_I2C_ANA_MST_I2C_MAT_DATE : R/W; bitpos: [27:0]; default: 33583873;
+ *  need_des
+ */
+#define LP_I2C_ANA_MST_I2C_MAT_DATE    0x0FFFFFFFU
+#define LP_I2C_ANA_MST_I2C_MAT_DATE_M  (LP_I2C_ANA_MST_I2C_MAT_DATE_V << LP_I2C_ANA_MST_I2C_MAT_DATE_S)
+#define LP_I2C_ANA_MST_I2C_MAT_DATE_V  0x0FFFFFFFU
+#define LP_I2C_ANA_MST_I2C_MAT_DATE_S  0
+/** LP_I2C_ANA_MST_I2C_MAT_CLK_EN : R/W; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define LP_I2C_ANA_MST_I2C_MAT_CLK_EN    (BIT(28))
+#define LP_I2C_ANA_MST_I2C_MAT_CLK_EN_M  (LP_I2C_ANA_MST_I2C_MAT_CLK_EN_V << LP_I2C_ANA_MST_I2C_MAT_CLK_EN_S)
+#define LP_I2C_ANA_MST_I2C_MAT_CLK_EN_V  0x00000001U
+#define LP_I2C_ANA_MST_I2C_MAT_CLK_EN_S  28
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/lp_i2c_ana_mst_struct.h b/components/soc/esp32c6/include/soc/lp_i2c_ana_mst_struct.h
new file mode 100644
index 0000000000..86d7c9dd45
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/lp_i2c_ana_mst_struct.h
@@ -0,0 +1,150 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: configure_register */
+/** Type of i2c0_ctrl register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** i2c0_ctrl : R/W; bitpos: [24:0]; default: 0;
+         *  need_des
+         */
+        uint32_t i2c0_ctrl:25;
+        /** i2c0_busy : RO; bitpos: [25]; default: 0;
+         *  need_des
+         */
+        uint32_t i2c0_busy:1;
+        uint32_t reserved_26:6;
+    };
+    uint32_t val;
+} lp_i2c_ana_mst_i2c0_ctrl_reg_t;
+
+/** Type of i2c0_conf register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** i2c0_conf : R/W; bitpos: [23:0]; default: 0;
+         *  need_des
+         */
+        uint32_t i2c0_conf:24;
+        /** i2c0_status : RO; bitpos: [31:24]; default: 7;
+         *  reserved
+         */
+        uint32_t i2c0_status:8;
+    };
+    uint32_t val;
+} lp_i2c_ana_mst_i2c0_conf_reg_t;
+
+/** Type of i2c0_data register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** i2c0_rdata : RO; bitpos: [7:0]; default: 0;
+         *  need_des
+         */
+        uint32_t i2c0_rdata:8;
+        /** i2c0_clk_sel : R/W; bitpos: [10:8]; default: 1;
+         *  need_des
+         */
+        uint32_t i2c0_clk_sel:3;
+        /** i2c_mst_sel : R/W; bitpos: [11]; default: 1;
+         *  need  des
+         */
+        uint32_t i2c_mst_sel:1;
+        uint32_t reserved_12:20;
+    };
+    uint32_t val;
+} lp_i2c_ana_mst_i2c0_data_reg_t;
+
+/** Type of ana_conf1 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** ana_conf1 : R/W; bitpos: [23:0]; default: 0;
+         *  need_des
+         */
+        uint32_t ana_conf1:24;
+        uint32_t reserved_24:8;
+    };
+    uint32_t val;
+} lp_i2c_ana_mst_ana_conf1_reg_t;
+
+/** Type of nouse register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** i2c_mst_nouse : R/W; bitpos: [31:0]; default: 0;
+         *  need_des
+         */
+        uint32_t i2c_mst_nouse:32;
+    };
+    uint32_t val;
+} lp_i2c_ana_mst_nouse_reg_t;
+
+/** Type of device_en register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** i2c_device_en : R/W; bitpos: [11:0]; default: 0;
+         *  need_des
+         */
+        uint32_t i2c_device_en:12;
+        uint32_t reserved_12:20;
+    };
+    uint32_t val;
+} lp_i2c_ana_mst_device_en_reg_t;
+
+/** Type of date register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** i2c_mat_date : R/W; bitpos: [27:0]; default: 33583873;
+         *  need_des
+         */
+        uint32_t i2c_mat_date:28;
+        /** i2c_mat_clk_en : R/W; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t i2c_mat_clk_en:1;
+        uint32_t reserved_29:3;
+    };
+    uint32_t val;
+} lp_i2c_ana_mst_date_reg_t;
+
+
+typedef struct lp_i2c_ana_mst_dev_t {
+    volatile lp_i2c_ana_mst_i2c0_ctrl_reg_t i2c0_ctrl;
+    volatile lp_i2c_ana_mst_i2c0_conf_reg_t i2c0_conf;
+    volatile lp_i2c_ana_mst_i2c0_data_reg_t i2c0_data;
+    volatile lp_i2c_ana_mst_ana_conf1_reg_t ana_conf1;
+    volatile lp_i2c_ana_mst_nouse_reg_t nouse;
+    volatile lp_i2c_ana_mst_device_en_reg_t device_en;
+    uint32_t reserved_018[249];
+    volatile lp_i2c_ana_mst_date_reg_t date;
+} lp_i2c_ana_mst_dev_t;
+
+extern lp_i2c_ana_mst_dev_t LP_I2C_ANA_MST;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(lp_i2c_ana_mst_dev_t) == 0x400, "Invalid size of lp_i2c_ana_mst_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/lp_i2c_reg.h b/components/soc/esp32c6/include/soc/lp_i2c_reg.h
new file mode 100644
index 0000000000..53030da190
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/lp_i2c_reg.h
@@ -0,0 +1,1235 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** LP_I2C_SCL_LOW_PERIOD_REG register
+ *  Configures the low level width of the SCL
+ *  Clock
+ */
+#define LP_I2C_SCL_LOW_PERIOD_REG (DR_REG_LP_I2C_BASE + 0x0)
+/** LP_I2C_SCL_LOW_PERIOD : R/W; bitpos: [8:0]; default: 0;
+ *  This register is used to configure for how long SCL remains low in master mode, in
+ *  I2C module clock cycles.
+ */
+#define LP_I2C_SCL_LOW_PERIOD    0x000001FFU
+#define LP_I2C_SCL_LOW_PERIOD_M  (LP_I2C_SCL_LOW_PERIOD_V << LP_I2C_SCL_LOW_PERIOD_S)
+#define LP_I2C_SCL_LOW_PERIOD_V  0x000001FFU
+#define LP_I2C_SCL_LOW_PERIOD_S  0
+
+/** LP_I2C_CTR_REG register
+ *  Transmission setting
+ */
+#define LP_I2C_CTR_REG (DR_REG_LP_I2C_BASE + 0x4)
+/** LP_I2C_SDA_FORCE_OUT : R/W; bitpos: [0]; default: 0;
+ *  1: direct output, 0: open drain output.
+ */
+#define LP_I2C_SDA_FORCE_OUT    (BIT(0))
+#define LP_I2C_SDA_FORCE_OUT_M  (LP_I2C_SDA_FORCE_OUT_V << LP_I2C_SDA_FORCE_OUT_S)
+#define LP_I2C_SDA_FORCE_OUT_V  0x00000001U
+#define LP_I2C_SDA_FORCE_OUT_S  0
+/** LP_I2C_SCL_FORCE_OUT : R/W; bitpos: [1]; default: 0;
+ *  1: direct output, 0: open drain output.
+ */
+#define LP_I2C_SCL_FORCE_OUT    (BIT(1))
+#define LP_I2C_SCL_FORCE_OUT_M  (LP_I2C_SCL_FORCE_OUT_V << LP_I2C_SCL_FORCE_OUT_S)
+#define LP_I2C_SCL_FORCE_OUT_V  0x00000001U
+#define LP_I2C_SCL_FORCE_OUT_S  1
+/** LP_I2C_SAMPLE_SCL_LEVEL : R/W; bitpos: [2]; default: 0;
+ *  This register is used to select the sample mode.
+ *  1: sample SDA data on the SCL low level.
+ *  0: sample SDA data on the SCL high level.
+ */
+#define LP_I2C_SAMPLE_SCL_LEVEL    (BIT(2))
+#define LP_I2C_SAMPLE_SCL_LEVEL_M  (LP_I2C_SAMPLE_SCL_LEVEL_V << LP_I2C_SAMPLE_SCL_LEVEL_S)
+#define LP_I2C_SAMPLE_SCL_LEVEL_V  0x00000001U
+#define LP_I2C_SAMPLE_SCL_LEVEL_S  2
+/** LP_I2C_RX_FULL_ACK_LEVEL : R/W; bitpos: [3]; default: 1;
+ *  This register is used to configure the ACK value that need to sent by master when
+ *  the rx_fifo_cnt has reached the threshold.
+ */
+#define LP_I2C_RX_FULL_ACK_LEVEL    (BIT(3))
+#define LP_I2C_RX_FULL_ACK_LEVEL_M  (LP_I2C_RX_FULL_ACK_LEVEL_V << LP_I2C_RX_FULL_ACK_LEVEL_S)
+#define LP_I2C_RX_FULL_ACK_LEVEL_V  0x00000001U
+#define LP_I2C_RX_FULL_ACK_LEVEL_S  3
+/** LP_I2C_TRANS_START : WT; bitpos: [5]; default: 0;
+ *  Set this bit to start sending the data in txfifo.
+ */
+#define LP_I2C_TRANS_START    (BIT(5))
+#define LP_I2C_TRANS_START_M  (LP_I2C_TRANS_START_V << LP_I2C_TRANS_START_S)
+#define LP_I2C_TRANS_START_V  0x00000001U
+#define LP_I2C_TRANS_START_S  5
+/** LP_I2C_TX_LSB_FIRST : R/W; bitpos: [6]; default: 0;
+ *  This bit is used to control the sending mode for data needing to be sent.
+ *  1: send data from the least significant bit,
+ *  0: send data from the most significant bit.
+ */
+#define LP_I2C_TX_LSB_FIRST    (BIT(6))
+#define LP_I2C_TX_LSB_FIRST_M  (LP_I2C_TX_LSB_FIRST_V << LP_I2C_TX_LSB_FIRST_S)
+#define LP_I2C_TX_LSB_FIRST_V  0x00000001U
+#define LP_I2C_TX_LSB_FIRST_S  6
+/** LP_I2C_RX_LSB_FIRST : R/W; bitpos: [7]; default: 0;
+ *  This bit is used to control the storage mode for received data.
+ *  1: receive data from the least significant bit,
+ *  0: receive data from the most significant bit.
+ */
+#define LP_I2C_RX_LSB_FIRST    (BIT(7))
+#define LP_I2C_RX_LSB_FIRST_M  (LP_I2C_RX_LSB_FIRST_V << LP_I2C_RX_LSB_FIRST_S)
+#define LP_I2C_RX_LSB_FIRST_V  0x00000001U
+#define LP_I2C_RX_LSB_FIRST_S  7
+/** LP_I2C_CLK_EN : R/W; bitpos: [8]; default: 0;
+ *  Reserved
+ */
+#define LP_I2C_CLK_EN    (BIT(8))
+#define LP_I2C_CLK_EN_M  (LP_I2C_CLK_EN_V << LP_I2C_CLK_EN_S)
+#define LP_I2C_CLK_EN_V  0x00000001U
+#define LP_I2C_CLK_EN_S  8
+/** LP_I2C_ARBITRATION_EN : R/W; bitpos: [9]; default: 1;
+ *  This is the enable bit for arbitration_lost.
+ */
+#define LP_I2C_ARBITRATION_EN    (BIT(9))
+#define LP_I2C_ARBITRATION_EN_M  (LP_I2C_ARBITRATION_EN_V << LP_I2C_ARBITRATION_EN_S)
+#define LP_I2C_ARBITRATION_EN_V  0x00000001U
+#define LP_I2C_ARBITRATION_EN_S  9
+/** LP_I2C_FSM_RST : WT; bitpos: [10]; default: 0;
+ *  This register is used to reset the scl FMS.
+ */
+#define LP_I2C_FSM_RST    (BIT(10))
+#define LP_I2C_FSM_RST_M  (LP_I2C_FSM_RST_V << LP_I2C_FSM_RST_S)
+#define LP_I2C_FSM_RST_V  0x00000001U
+#define LP_I2C_FSM_RST_S  10
+/** LP_I2C_CONF_UPGATE : WT; bitpos: [11]; default: 0;
+ *  synchronization bit
+ */
+#define LP_I2C_CONF_UPGATE    (BIT(11))
+#define LP_I2C_CONF_UPGATE_M  (LP_I2C_CONF_UPGATE_V << LP_I2C_CONF_UPGATE_S)
+#define LP_I2C_CONF_UPGATE_V  0x00000001U
+#define LP_I2C_CONF_UPGATE_S  11
+
+/** LP_I2C_SR_REG register
+ *  Describe I2C work status.
+ */
+#define LP_I2C_SR_REG (DR_REG_LP_I2C_BASE + 0x8)
+/** LP_I2C_RESP_REC : RO; bitpos: [0]; default: 0;
+ *  The received ACK value in master mode or slave mode. 0: ACK, 1: NACK.
+ */
+#define LP_I2C_RESP_REC    (BIT(0))
+#define LP_I2C_RESP_REC_M  (LP_I2C_RESP_REC_V << LP_I2C_RESP_REC_S)
+#define LP_I2C_RESP_REC_V  0x00000001U
+#define LP_I2C_RESP_REC_S  0
+/** LP_I2C_ARB_LOST : RO; bitpos: [3]; default: 0;
+ *  When the I2C controller loses control of SCL line, this register changes to 1.
+ */
+#define LP_I2C_ARB_LOST    (BIT(3))
+#define LP_I2C_ARB_LOST_M  (LP_I2C_ARB_LOST_V << LP_I2C_ARB_LOST_S)
+#define LP_I2C_ARB_LOST_V  0x00000001U
+#define LP_I2C_ARB_LOST_S  3
+/** LP_I2C_BUS_BUSY : RO; bitpos: [4]; default: 0;
+ *  1: the I2C bus is busy transferring data, 0: the I2C bus is in idle state.
+ */
+#define LP_I2C_BUS_BUSY    (BIT(4))
+#define LP_I2C_BUS_BUSY_M  (LP_I2C_BUS_BUSY_V << LP_I2C_BUS_BUSY_S)
+#define LP_I2C_BUS_BUSY_V  0x00000001U
+#define LP_I2C_BUS_BUSY_S  4
+/** LP_I2C_RXFIFO_CNT : RO; bitpos: [12:8]; default: 0;
+ *  This field represents the amount of data needed to be sent.
+ */
+#define LP_I2C_RXFIFO_CNT    0x0000001FU
+#define LP_I2C_RXFIFO_CNT_M  (LP_I2C_RXFIFO_CNT_V << LP_I2C_RXFIFO_CNT_S)
+#define LP_I2C_RXFIFO_CNT_V  0x0000001FU
+#define LP_I2C_RXFIFO_CNT_S  8
+/** LP_I2C_TXFIFO_CNT : RO; bitpos: [22:18]; default: 0;
+ *  This field stores the amount of received data in RAM.
+ */
+#define LP_I2C_TXFIFO_CNT    0x0000001FU
+#define LP_I2C_TXFIFO_CNT_M  (LP_I2C_TXFIFO_CNT_V << LP_I2C_TXFIFO_CNT_S)
+#define LP_I2C_TXFIFO_CNT_V  0x0000001FU
+#define LP_I2C_TXFIFO_CNT_S  18
+/** LP_I2C_SCL_MAIN_STATE_LAST : RO; bitpos: [26:24]; default: 0;
+ *  This field indicates the states of the I2C module state machine.
+ *  0: Idle, 1: Address shift, 2: ACK address, 3: Rx data, 4: Tx data, 5: Send ACK, 6:
+ *  Wait ACK
+ */
+#define LP_I2C_SCL_MAIN_STATE_LAST    0x00000007U
+#define LP_I2C_SCL_MAIN_STATE_LAST_M  (LP_I2C_SCL_MAIN_STATE_LAST_V << LP_I2C_SCL_MAIN_STATE_LAST_S)
+#define LP_I2C_SCL_MAIN_STATE_LAST_V  0x00000007U
+#define LP_I2C_SCL_MAIN_STATE_LAST_S  24
+/** LP_I2C_SCL_STATE_LAST : RO; bitpos: [30:28]; default: 0;
+ *  This field indicates the states of the state machine used to produce SCL.
+ *  0: Idle, 1: Start, 2: Negative edge, 3: Low, 4: Positive edge, 5: High, 6: Stop
+ */
+#define LP_I2C_SCL_STATE_LAST    0x00000007U
+#define LP_I2C_SCL_STATE_LAST_M  (LP_I2C_SCL_STATE_LAST_V << LP_I2C_SCL_STATE_LAST_S)
+#define LP_I2C_SCL_STATE_LAST_V  0x00000007U
+#define LP_I2C_SCL_STATE_LAST_S  28
+
+/** LP_I2C_TO_REG register
+ *  Setting time out control for receiving data.
+ */
+#define LP_I2C_TO_REG (DR_REG_LP_I2C_BASE + 0xc)
+/** LP_I2C_TIME_OUT_VALUE : R/W; bitpos: [4:0]; default: 16;
+ *  This register is used to configure the timeout for receiving a data bit in APB
+ *  clock cycles.
+ */
+#define LP_I2C_TIME_OUT_VALUE    0x0000001FU
+#define LP_I2C_TIME_OUT_VALUE_M  (LP_I2C_TIME_OUT_VALUE_V << LP_I2C_TIME_OUT_VALUE_S)
+#define LP_I2C_TIME_OUT_VALUE_V  0x0000001FU
+#define LP_I2C_TIME_OUT_VALUE_S  0
+/** LP_I2C_TIME_OUT_EN : R/W; bitpos: [5]; default: 0;
+ *  This is the enable bit for time out control.
+ */
+#define LP_I2C_TIME_OUT_EN    (BIT(5))
+#define LP_I2C_TIME_OUT_EN_M  (LP_I2C_TIME_OUT_EN_V << LP_I2C_TIME_OUT_EN_S)
+#define LP_I2C_TIME_OUT_EN_V  0x00000001U
+#define LP_I2C_TIME_OUT_EN_S  5
+
+/** LP_I2C_FIFO_ST_REG register
+ *  FIFO status register.
+ */
+#define LP_I2C_FIFO_ST_REG (DR_REG_LP_I2C_BASE + 0x14)
+/** LP_I2C_RXFIFO_RADDR : RO; bitpos: [3:0]; default: 0;
+ *  This is the offset address of the APB reading from rxfifo
+ */
+#define LP_I2C_RXFIFO_RADDR    0x0000000FU
+#define LP_I2C_RXFIFO_RADDR_M  (LP_I2C_RXFIFO_RADDR_V << LP_I2C_RXFIFO_RADDR_S)
+#define LP_I2C_RXFIFO_RADDR_V  0x0000000FU
+#define LP_I2C_RXFIFO_RADDR_S  0
+/** LP_I2C_RXFIFO_WADDR : RO; bitpos: [8:5]; default: 0;
+ *  This is the offset address of i2c module receiving data and writing to rxfifo.
+ */
+#define LP_I2C_RXFIFO_WADDR    0x0000000FU
+#define LP_I2C_RXFIFO_WADDR_M  (LP_I2C_RXFIFO_WADDR_V << LP_I2C_RXFIFO_WADDR_S)
+#define LP_I2C_RXFIFO_WADDR_V  0x0000000FU
+#define LP_I2C_RXFIFO_WADDR_S  5
+/** LP_I2C_TXFIFO_RADDR : RO; bitpos: [13:10]; default: 0;
+ *  This is the offset address of i2c module reading from txfifo.
+ */
+#define LP_I2C_TXFIFO_RADDR    0x0000000FU
+#define LP_I2C_TXFIFO_RADDR_M  (LP_I2C_TXFIFO_RADDR_V << LP_I2C_TXFIFO_RADDR_S)
+#define LP_I2C_TXFIFO_RADDR_V  0x0000000FU
+#define LP_I2C_TXFIFO_RADDR_S  10
+/** LP_I2C_TXFIFO_WADDR : RO; bitpos: [18:15]; default: 0;
+ *  This is the offset address of APB bus writing to txfifo.
+ */
+#define LP_I2C_TXFIFO_WADDR    0x0000000FU
+#define LP_I2C_TXFIFO_WADDR_M  (LP_I2C_TXFIFO_WADDR_V << LP_I2C_TXFIFO_WADDR_S)
+#define LP_I2C_TXFIFO_WADDR_V  0x0000000FU
+#define LP_I2C_TXFIFO_WADDR_S  15
+
+/** LP_I2C_FIFO_CONF_REG register
+ *  FIFO configuration register.
+ */
+#define LP_I2C_FIFO_CONF_REG (DR_REG_LP_I2C_BASE + 0x18)
+/** LP_I2C_RXFIFO_WM_THRHD : R/W; bitpos: [3:0]; default: 6;
+ *  The water mark threshold of rx FIFO in nonfifo access mode. When
+ *  reg_reg_fifo_prt_en is 1 and rx FIFO counter is bigger than
+ *  reg_rxfifo_wm_thrhd[3:0], reg_rxfifo_wm_int_raw bit will be valid.
+ */
+#define LP_I2C_RXFIFO_WM_THRHD    0x0000000FU
+#define LP_I2C_RXFIFO_WM_THRHD_M  (LP_I2C_RXFIFO_WM_THRHD_V << LP_I2C_RXFIFO_WM_THRHD_S)
+#define LP_I2C_RXFIFO_WM_THRHD_V  0x0000000FU
+#define LP_I2C_RXFIFO_WM_THRHD_S  0
+/** LP_I2C_TXFIFO_WM_THRHD : R/W; bitpos: [8:5]; default: 2;
+ *  The water mark threshold of tx FIFO in nonfifo access mode. When
+ *  reg_reg_fifo_prt_en is 1 and tx FIFO counter is smaller than
+ *  reg_txfifo_wm_thrhd[3:0], reg_txfifo_wm_int_raw bit will be valid.
+ */
+#define LP_I2C_TXFIFO_WM_THRHD    0x0000000FU
+#define LP_I2C_TXFIFO_WM_THRHD_M  (LP_I2C_TXFIFO_WM_THRHD_V << LP_I2C_TXFIFO_WM_THRHD_S)
+#define LP_I2C_TXFIFO_WM_THRHD_V  0x0000000FU
+#define LP_I2C_TXFIFO_WM_THRHD_S  5
+/** LP_I2C_NONFIFO_EN : R/W; bitpos: [10]; default: 0;
+ *  Set this bit to enable APB nonfifo access.
+ */
+#define LP_I2C_NONFIFO_EN    (BIT(10))
+#define LP_I2C_NONFIFO_EN_M  (LP_I2C_NONFIFO_EN_V << LP_I2C_NONFIFO_EN_S)
+#define LP_I2C_NONFIFO_EN_V  0x00000001U
+#define LP_I2C_NONFIFO_EN_S  10
+/** LP_I2C_RX_FIFO_RST : R/W; bitpos: [12]; default: 0;
+ *  Set this bit to reset rx-fifo.
+ */
+#define LP_I2C_RX_FIFO_RST    (BIT(12))
+#define LP_I2C_RX_FIFO_RST_M  (LP_I2C_RX_FIFO_RST_V << LP_I2C_RX_FIFO_RST_S)
+#define LP_I2C_RX_FIFO_RST_V  0x00000001U
+#define LP_I2C_RX_FIFO_RST_S  12
+/** LP_I2C_TX_FIFO_RST : R/W; bitpos: [13]; default: 0;
+ *  Set this bit to reset tx-fifo.
+ */
+#define LP_I2C_TX_FIFO_RST    (BIT(13))
+#define LP_I2C_TX_FIFO_RST_M  (LP_I2C_TX_FIFO_RST_V << LP_I2C_TX_FIFO_RST_S)
+#define LP_I2C_TX_FIFO_RST_V  0x00000001U
+#define LP_I2C_TX_FIFO_RST_S  13
+/** LP_I2C_FIFO_PRT_EN : R/W; bitpos: [14]; default: 1;
+ *  The control enable bit of FIFO pointer in non-fifo access mode. This bit controls
+ *  the valid bits and the interrupts of tx/rx_fifo overflow, underflow, full and empty.
+ */
+#define LP_I2C_FIFO_PRT_EN    (BIT(14))
+#define LP_I2C_FIFO_PRT_EN_M  (LP_I2C_FIFO_PRT_EN_V << LP_I2C_FIFO_PRT_EN_S)
+#define LP_I2C_FIFO_PRT_EN_V  0x00000001U
+#define LP_I2C_FIFO_PRT_EN_S  14
+
+/** LP_I2C_DATA_REG register
+ *  Rx FIFO read data.
+ */
+#define LP_I2C_DATA_REG (DR_REG_LP_I2C_BASE + 0x1c)
+/** LP_I2C_FIFO_RDATA : RO; bitpos: [7:0]; default: 0;
+ *  The value of rx FIFO read data.
+ */
+#define LP_I2C_FIFO_RDATA    0x000000FFU
+#define LP_I2C_FIFO_RDATA_M  (LP_I2C_FIFO_RDATA_V << LP_I2C_FIFO_RDATA_S)
+#define LP_I2C_FIFO_RDATA_V  0x000000FFU
+#define LP_I2C_FIFO_RDATA_S  0
+
+/** LP_I2C_INT_RAW_REG register
+ *  Raw interrupt status
+ */
+#define LP_I2C_INT_RAW_REG (DR_REG_LP_I2C_BASE + 0x20)
+/** LP_I2C_RXFIFO_WM_INT_RAW : R/SS/WTC; bitpos: [0]; default: 0;
+ *  The raw interrupt bit for LP_I2C_RXFIFO_WM_INT interrupt.
+ */
+#define LP_I2C_RXFIFO_WM_INT_RAW    (BIT(0))
+#define LP_I2C_RXFIFO_WM_INT_RAW_M  (LP_I2C_RXFIFO_WM_INT_RAW_V << LP_I2C_RXFIFO_WM_INT_RAW_S)
+#define LP_I2C_RXFIFO_WM_INT_RAW_V  0x00000001U
+#define LP_I2C_RXFIFO_WM_INT_RAW_S  0
+/** LP_I2C_TXFIFO_WM_INT_RAW : R/SS/WTC; bitpos: [1]; default: 1;
+ *  The raw interrupt bit for LP_I2C_TXFIFO_WM_INT interrupt.
+ */
+#define LP_I2C_TXFIFO_WM_INT_RAW    (BIT(1))
+#define LP_I2C_TXFIFO_WM_INT_RAW_M  (LP_I2C_TXFIFO_WM_INT_RAW_V << LP_I2C_TXFIFO_WM_INT_RAW_S)
+#define LP_I2C_TXFIFO_WM_INT_RAW_V  0x00000001U
+#define LP_I2C_TXFIFO_WM_INT_RAW_S  1
+/** LP_I2C_RXFIFO_OVF_INT_RAW : R/SS/WTC; bitpos: [2]; default: 0;
+ *  The raw interrupt bit for LP_I2C_RXFIFO_OVF_INT interrupt.
+ */
+#define LP_I2C_RXFIFO_OVF_INT_RAW    (BIT(2))
+#define LP_I2C_RXFIFO_OVF_INT_RAW_M  (LP_I2C_RXFIFO_OVF_INT_RAW_V << LP_I2C_RXFIFO_OVF_INT_RAW_S)
+#define LP_I2C_RXFIFO_OVF_INT_RAW_V  0x00000001U
+#define LP_I2C_RXFIFO_OVF_INT_RAW_S  2
+/** LP_I2C_END_DETECT_INT_RAW : R/SS/WTC; bitpos: [3]; default: 0;
+ *  The raw interrupt bit for the LP_I2C_END_DETECT_INT interrupt.
+ */
+#define LP_I2C_END_DETECT_INT_RAW    (BIT(3))
+#define LP_I2C_END_DETECT_INT_RAW_M  (LP_I2C_END_DETECT_INT_RAW_V << LP_I2C_END_DETECT_INT_RAW_S)
+#define LP_I2C_END_DETECT_INT_RAW_V  0x00000001U
+#define LP_I2C_END_DETECT_INT_RAW_S  3
+/** LP_I2C_BYTE_TRANS_DONE_INT_RAW : R/SS/WTC; bitpos: [4]; default: 0;
+ *  The raw interrupt bit for the LP_I2C_END_DETECT_INT interrupt.
+ */
+#define LP_I2C_BYTE_TRANS_DONE_INT_RAW    (BIT(4))
+#define LP_I2C_BYTE_TRANS_DONE_INT_RAW_M  (LP_I2C_BYTE_TRANS_DONE_INT_RAW_V << LP_I2C_BYTE_TRANS_DONE_INT_RAW_S)
+#define LP_I2C_BYTE_TRANS_DONE_INT_RAW_V  0x00000001U
+#define LP_I2C_BYTE_TRANS_DONE_INT_RAW_S  4
+/** LP_I2C_ARBITRATION_LOST_INT_RAW : R/SS/WTC; bitpos: [5]; default: 0;
+ *  The raw interrupt bit for the LP_I2C_ARBITRATION_LOST_INT interrupt.
+ */
+#define LP_I2C_ARBITRATION_LOST_INT_RAW    (BIT(5))
+#define LP_I2C_ARBITRATION_LOST_INT_RAW_M  (LP_I2C_ARBITRATION_LOST_INT_RAW_V << LP_I2C_ARBITRATION_LOST_INT_RAW_S)
+#define LP_I2C_ARBITRATION_LOST_INT_RAW_V  0x00000001U
+#define LP_I2C_ARBITRATION_LOST_INT_RAW_S  5
+/** LP_I2C_MST_TXFIFO_UDF_INT_RAW : R/SS/WTC; bitpos: [6]; default: 0;
+ *  The raw interrupt bit for LP_I2C_TRANS_COMPLETE_INT interrupt.
+ */
+#define LP_I2C_MST_TXFIFO_UDF_INT_RAW    (BIT(6))
+#define LP_I2C_MST_TXFIFO_UDF_INT_RAW_M  (LP_I2C_MST_TXFIFO_UDF_INT_RAW_V << LP_I2C_MST_TXFIFO_UDF_INT_RAW_S)
+#define LP_I2C_MST_TXFIFO_UDF_INT_RAW_V  0x00000001U
+#define LP_I2C_MST_TXFIFO_UDF_INT_RAW_S  6
+/** LP_I2C_TRANS_COMPLETE_INT_RAW : R/SS/WTC; bitpos: [7]; default: 0;
+ *  The raw interrupt bit for the LP_I2C_TRANS_COMPLETE_INT interrupt.
+ */
+#define LP_I2C_TRANS_COMPLETE_INT_RAW    (BIT(7))
+#define LP_I2C_TRANS_COMPLETE_INT_RAW_M  (LP_I2C_TRANS_COMPLETE_INT_RAW_V << LP_I2C_TRANS_COMPLETE_INT_RAW_S)
+#define LP_I2C_TRANS_COMPLETE_INT_RAW_V  0x00000001U
+#define LP_I2C_TRANS_COMPLETE_INT_RAW_S  7
+/** LP_I2C_TIME_OUT_INT_RAW : R/SS/WTC; bitpos: [8]; default: 0;
+ *  The raw interrupt bit for the LP_I2C_TIME_OUT_INT interrupt.
+ */
+#define LP_I2C_TIME_OUT_INT_RAW    (BIT(8))
+#define LP_I2C_TIME_OUT_INT_RAW_M  (LP_I2C_TIME_OUT_INT_RAW_V << LP_I2C_TIME_OUT_INT_RAW_S)
+#define LP_I2C_TIME_OUT_INT_RAW_V  0x00000001U
+#define LP_I2C_TIME_OUT_INT_RAW_S  8
+/** LP_I2C_TRANS_START_INT_RAW : R/SS/WTC; bitpos: [9]; default: 0;
+ *  The raw interrupt bit for the LP_I2C_TRANS_START_INT interrupt.
+ */
+#define LP_I2C_TRANS_START_INT_RAW    (BIT(9))
+#define LP_I2C_TRANS_START_INT_RAW_M  (LP_I2C_TRANS_START_INT_RAW_V << LP_I2C_TRANS_START_INT_RAW_S)
+#define LP_I2C_TRANS_START_INT_RAW_V  0x00000001U
+#define LP_I2C_TRANS_START_INT_RAW_S  9
+/** LP_I2C_NACK_INT_RAW : R/SS/WTC; bitpos: [10]; default: 0;
+ *  The raw interrupt bit for LP_I2C_SLAVE_STRETCH_INT interrupt.
+ */
+#define LP_I2C_NACK_INT_RAW    (BIT(10))
+#define LP_I2C_NACK_INT_RAW_M  (LP_I2C_NACK_INT_RAW_V << LP_I2C_NACK_INT_RAW_S)
+#define LP_I2C_NACK_INT_RAW_V  0x00000001U
+#define LP_I2C_NACK_INT_RAW_S  10
+/** LP_I2C_TXFIFO_OVF_INT_RAW : R/SS/WTC; bitpos: [11]; default: 0;
+ *  The raw interrupt bit for LP_I2C_TXFIFO_OVF_INT interrupt.
+ */
+#define LP_I2C_TXFIFO_OVF_INT_RAW    (BIT(11))
+#define LP_I2C_TXFIFO_OVF_INT_RAW_M  (LP_I2C_TXFIFO_OVF_INT_RAW_V << LP_I2C_TXFIFO_OVF_INT_RAW_S)
+#define LP_I2C_TXFIFO_OVF_INT_RAW_V  0x00000001U
+#define LP_I2C_TXFIFO_OVF_INT_RAW_S  11
+/** LP_I2C_RXFIFO_UDF_INT_RAW : R/SS/WTC; bitpos: [12]; default: 0;
+ *  The raw interrupt bit for LP_I2C_RXFIFO_UDF_INT  interrupt.
+ */
+#define LP_I2C_RXFIFO_UDF_INT_RAW    (BIT(12))
+#define LP_I2C_RXFIFO_UDF_INT_RAW_M  (LP_I2C_RXFIFO_UDF_INT_RAW_V << LP_I2C_RXFIFO_UDF_INT_RAW_S)
+#define LP_I2C_RXFIFO_UDF_INT_RAW_V  0x00000001U
+#define LP_I2C_RXFIFO_UDF_INT_RAW_S  12
+/** LP_I2C_SCL_ST_TO_INT_RAW : R/SS/WTC; bitpos: [13]; default: 0;
+ *  The raw interrupt bit for LP_I2C_SCL_ST_TO_INT interrupt.
+ */
+#define LP_I2C_SCL_ST_TO_INT_RAW    (BIT(13))
+#define LP_I2C_SCL_ST_TO_INT_RAW_M  (LP_I2C_SCL_ST_TO_INT_RAW_V << LP_I2C_SCL_ST_TO_INT_RAW_S)
+#define LP_I2C_SCL_ST_TO_INT_RAW_V  0x00000001U
+#define LP_I2C_SCL_ST_TO_INT_RAW_S  13
+/** LP_I2C_SCL_MAIN_ST_TO_INT_RAW : R/SS/WTC; bitpos: [14]; default: 0;
+ *  The raw interrupt bit for LP_I2C_SCL_MAIN_ST_TO_INT interrupt.
+ */
+#define LP_I2C_SCL_MAIN_ST_TO_INT_RAW    (BIT(14))
+#define LP_I2C_SCL_MAIN_ST_TO_INT_RAW_M  (LP_I2C_SCL_MAIN_ST_TO_INT_RAW_V << LP_I2C_SCL_MAIN_ST_TO_INT_RAW_S)
+#define LP_I2C_SCL_MAIN_ST_TO_INT_RAW_V  0x00000001U
+#define LP_I2C_SCL_MAIN_ST_TO_INT_RAW_S  14
+/** LP_I2C_DET_START_INT_RAW : R/SS/WTC; bitpos: [15]; default: 0;
+ *  The raw interrupt bit for LP_I2C_DET_START_INT interrupt.
+ */
+#define LP_I2C_DET_START_INT_RAW    (BIT(15))
+#define LP_I2C_DET_START_INT_RAW_M  (LP_I2C_DET_START_INT_RAW_V << LP_I2C_DET_START_INT_RAW_S)
+#define LP_I2C_DET_START_INT_RAW_V  0x00000001U
+#define LP_I2C_DET_START_INT_RAW_S  15
+
+/** LP_I2C_INT_CLR_REG register
+ *  Interrupt clear bits
+ */
+#define LP_I2C_INT_CLR_REG (DR_REG_LP_I2C_BASE + 0x24)
+/** LP_I2C_RXFIFO_WM_INT_CLR : WT; bitpos: [0]; default: 0;
+ *  Set this bit to clear LP_I2C_RXFIFO_WM_INT interrupt.
+ */
+#define LP_I2C_RXFIFO_WM_INT_CLR    (BIT(0))
+#define LP_I2C_RXFIFO_WM_INT_CLR_M  (LP_I2C_RXFIFO_WM_INT_CLR_V << LP_I2C_RXFIFO_WM_INT_CLR_S)
+#define LP_I2C_RXFIFO_WM_INT_CLR_V  0x00000001U
+#define LP_I2C_RXFIFO_WM_INT_CLR_S  0
+/** LP_I2C_TXFIFO_WM_INT_CLR : WT; bitpos: [1]; default: 0;
+ *  Set this bit to clear LP_I2C_TXFIFO_WM_INT interrupt.
+ */
+#define LP_I2C_TXFIFO_WM_INT_CLR    (BIT(1))
+#define LP_I2C_TXFIFO_WM_INT_CLR_M  (LP_I2C_TXFIFO_WM_INT_CLR_V << LP_I2C_TXFIFO_WM_INT_CLR_S)
+#define LP_I2C_TXFIFO_WM_INT_CLR_V  0x00000001U
+#define LP_I2C_TXFIFO_WM_INT_CLR_S  1
+/** LP_I2C_RXFIFO_OVF_INT_CLR : WT; bitpos: [2]; default: 0;
+ *  Set this bit to clear LP_I2C_RXFIFO_OVF_INT interrupt.
+ */
+#define LP_I2C_RXFIFO_OVF_INT_CLR    (BIT(2))
+#define LP_I2C_RXFIFO_OVF_INT_CLR_M  (LP_I2C_RXFIFO_OVF_INT_CLR_V << LP_I2C_RXFIFO_OVF_INT_CLR_S)
+#define LP_I2C_RXFIFO_OVF_INT_CLR_V  0x00000001U
+#define LP_I2C_RXFIFO_OVF_INT_CLR_S  2
+/** LP_I2C_END_DETECT_INT_CLR : WT; bitpos: [3]; default: 0;
+ *  Set this bit to clear the LP_I2C_END_DETECT_INT interrupt.
+ */
+#define LP_I2C_END_DETECT_INT_CLR    (BIT(3))
+#define LP_I2C_END_DETECT_INT_CLR_M  (LP_I2C_END_DETECT_INT_CLR_V << LP_I2C_END_DETECT_INT_CLR_S)
+#define LP_I2C_END_DETECT_INT_CLR_V  0x00000001U
+#define LP_I2C_END_DETECT_INT_CLR_S  3
+/** LP_I2C_BYTE_TRANS_DONE_INT_CLR : WT; bitpos: [4]; default: 0;
+ *  Set this bit to clear the LP_I2C_END_DETECT_INT interrupt.
+ */
+#define LP_I2C_BYTE_TRANS_DONE_INT_CLR    (BIT(4))
+#define LP_I2C_BYTE_TRANS_DONE_INT_CLR_M  (LP_I2C_BYTE_TRANS_DONE_INT_CLR_V << LP_I2C_BYTE_TRANS_DONE_INT_CLR_S)
+#define LP_I2C_BYTE_TRANS_DONE_INT_CLR_V  0x00000001U
+#define LP_I2C_BYTE_TRANS_DONE_INT_CLR_S  4
+/** LP_I2C_ARBITRATION_LOST_INT_CLR : WT; bitpos: [5]; default: 0;
+ *  Set this bit to clear the LP_I2C_ARBITRATION_LOST_INT interrupt.
+ */
+#define LP_I2C_ARBITRATION_LOST_INT_CLR    (BIT(5))
+#define LP_I2C_ARBITRATION_LOST_INT_CLR_M  (LP_I2C_ARBITRATION_LOST_INT_CLR_V << LP_I2C_ARBITRATION_LOST_INT_CLR_S)
+#define LP_I2C_ARBITRATION_LOST_INT_CLR_V  0x00000001U
+#define LP_I2C_ARBITRATION_LOST_INT_CLR_S  5
+/** LP_I2C_MST_TXFIFO_UDF_INT_CLR : WT; bitpos: [6]; default: 0;
+ *  Set this bit to clear LP_I2C_TRANS_COMPLETE_INT interrupt.
+ */
+#define LP_I2C_MST_TXFIFO_UDF_INT_CLR    (BIT(6))
+#define LP_I2C_MST_TXFIFO_UDF_INT_CLR_M  (LP_I2C_MST_TXFIFO_UDF_INT_CLR_V << LP_I2C_MST_TXFIFO_UDF_INT_CLR_S)
+#define LP_I2C_MST_TXFIFO_UDF_INT_CLR_V  0x00000001U
+#define LP_I2C_MST_TXFIFO_UDF_INT_CLR_S  6
+/** LP_I2C_TRANS_COMPLETE_INT_CLR : WT; bitpos: [7]; default: 0;
+ *  Set this bit to clear the LP_I2C_TRANS_COMPLETE_INT interrupt.
+ */
+#define LP_I2C_TRANS_COMPLETE_INT_CLR    (BIT(7))
+#define LP_I2C_TRANS_COMPLETE_INT_CLR_M  (LP_I2C_TRANS_COMPLETE_INT_CLR_V << LP_I2C_TRANS_COMPLETE_INT_CLR_S)
+#define LP_I2C_TRANS_COMPLETE_INT_CLR_V  0x00000001U
+#define LP_I2C_TRANS_COMPLETE_INT_CLR_S  7
+/** LP_I2C_TIME_OUT_INT_CLR : WT; bitpos: [8]; default: 0;
+ *  Set this bit to clear the LP_I2C_TIME_OUT_INT interrupt.
+ */
+#define LP_I2C_TIME_OUT_INT_CLR    (BIT(8))
+#define LP_I2C_TIME_OUT_INT_CLR_M  (LP_I2C_TIME_OUT_INT_CLR_V << LP_I2C_TIME_OUT_INT_CLR_S)
+#define LP_I2C_TIME_OUT_INT_CLR_V  0x00000001U
+#define LP_I2C_TIME_OUT_INT_CLR_S  8
+/** LP_I2C_TRANS_START_INT_CLR : WT; bitpos: [9]; default: 0;
+ *  Set this bit to clear the LP_I2C_TRANS_START_INT interrupt.
+ */
+#define LP_I2C_TRANS_START_INT_CLR    (BIT(9))
+#define LP_I2C_TRANS_START_INT_CLR_M  (LP_I2C_TRANS_START_INT_CLR_V << LP_I2C_TRANS_START_INT_CLR_S)
+#define LP_I2C_TRANS_START_INT_CLR_V  0x00000001U
+#define LP_I2C_TRANS_START_INT_CLR_S  9
+/** LP_I2C_NACK_INT_CLR : WT; bitpos: [10]; default: 0;
+ *  Set this bit to clear LP_I2C_SLAVE_STRETCH_INT interrupt.
+ */
+#define LP_I2C_NACK_INT_CLR    (BIT(10))
+#define LP_I2C_NACK_INT_CLR_M  (LP_I2C_NACK_INT_CLR_V << LP_I2C_NACK_INT_CLR_S)
+#define LP_I2C_NACK_INT_CLR_V  0x00000001U
+#define LP_I2C_NACK_INT_CLR_S  10
+/** LP_I2C_TXFIFO_OVF_INT_CLR : WT; bitpos: [11]; default: 0;
+ *  Set this bit to clear LP_I2C_TXFIFO_OVF_INT interrupt.
+ */
+#define LP_I2C_TXFIFO_OVF_INT_CLR    (BIT(11))
+#define LP_I2C_TXFIFO_OVF_INT_CLR_M  (LP_I2C_TXFIFO_OVF_INT_CLR_V << LP_I2C_TXFIFO_OVF_INT_CLR_S)
+#define LP_I2C_TXFIFO_OVF_INT_CLR_V  0x00000001U
+#define LP_I2C_TXFIFO_OVF_INT_CLR_S  11
+/** LP_I2C_RXFIFO_UDF_INT_CLR : WT; bitpos: [12]; default: 0;
+ *  Set this bit to clear LP_I2C_RXFIFO_UDF_INT  interrupt.
+ */
+#define LP_I2C_RXFIFO_UDF_INT_CLR    (BIT(12))
+#define LP_I2C_RXFIFO_UDF_INT_CLR_M  (LP_I2C_RXFIFO_UDF_INT_CLR_V << LP_I2C_RXFIFO_UDF_INT_CLR_S)
+#define LP_I2C_RXFIFO_UDF_INT_CLR_V  0x00000001U
+#define LP_I2C_RXFIFO_UDF_INT_CLR_S  12
+/** LP_I2C_SCL_ST_TO_INT_CLR : WT; bitpos: [13]; default: 0;
+ *  Set this bit to clear LP_I2C_SCL_ST_TO_INT interrupt.
+ */
+#define LP_I2C_SCL_ST_TO_INT_CLR    (BIT(13))
+#define LP_I2C_SCL_ST_TO_INT_CLR_M  (LP_I2C_SCL_ST_TO_INT_CLR_V << LP_I2C_SCL_ST_TO_INT_CLR_S)
+#define LP_I2C_SCL_ST_TO_INT_CLR_V  0x00000001U
+#define LP_I2C_SCL_ST_TO_INT_CLR_S  13
+/** LP_I2C_SCL_MAIN_ST_TO_INT_CLR : WT; bitpos: [14]; default: 0;
+ *  Set this bit to clear LP_I2C_SCL_MAIN_ST_TO_INT interrupt.
+ */
+#define LP_I2C_SCL_MAIN_ST_TO_INT_CLR    (BIT(14))
+#define LP_I2C_SCL_MAIN_ST_TO_INT_CLR_M  (LP_I2C_SCL_MAIN_ST_TO_INT_CLR_V << LP_I2C_SCL_MAIN_ST_TO_INT_CLR_S)
+#define LP_I2C_SCL_MAIN_ST_TO_INT_CLR_V  0x00000001U
+#define LP_I2C_SCL_MAIN_ST_TO_INT_CLR_S  14
+/** LP_I2C_DET_START_INT_CLR : WT; bitpos: [15]; default: 0;
+ *  Set this bit to clear LP_I2C_DET_START_INT interrupt.
+ */
+#define LP_I2C_DET_START_INT_CLR    (BIT(15))
+#define LP_I2C_DET_START_INT_CLR_M  (LP_I2C_DET_START_INT_CLR_V << LP_I2C_DET_START_INT_CLR_S)
+#define LP_I2C_DET_START_INT_CLR_V  0x00000001U
+#define LP_I2C_DET_START_INT_CLR_S  15
+
+/** LP_I2C_INT_ENA_REG register
+ *  Interrupt enable bits
+ */
+#define LP_I2C_INT_ENA_REG (DR_REG_LP_I2C_BASE + 0x28)
+/** LP_I2C_RXFIFO_WM_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  The interrupt enable bit for LP_I2C_RXFIFO_WM_INT interrupt.
+ */
+#define LP_I2C_RXFIFO_WM_INT_ENA    (BIT(0))
+#define LP_I2C_RXFIFO_WM_INT_ENA_M  (LP_I2C_RXFIFO_WM_INT_ENA_V << LP_I2C_RXFIFO_WM_INT_ENA_S)
+#define LP_I2C_RXFIFO_WM_INT_ENA_V  0x00000001U
+#define LP_I2C_RXFIFO_WM_INT_ENA_S  0
+/** LP_I2C_TXFIFO_WM_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  The interrupt enable bit for LP_I2C_TXFIFO_WM_INT interrupt.
+ */
+#define LP_I2C_TXFIFO_WM_INT_ENA    (BIT(1))
+#define LP_I2C_TXFIFO_WM_INT_ENA_M  (LP_I2C_TXFIFO_WM_INT_ENA_V << LP_I2C_TXFIFO_WM_INT_ENA_S)
+#define LP_I2C_TXFIFO_WM_INT_ENA_V  0x00000001U
+#define LP_I2C_TXFIFO_WM_INT_ENA_S  1
+/** LP_I2C_RXFIFO_OVF_INT_ENA : R/W; bitpos: [2]; default: 0;
+ *  The interrupt enable bit for LP_I2C_RXFIFO_OVF_INT interrupt.
+ */
+#define LP_I2C_RXFIFO_OVF_INT_ENA    (BIT(2))
+#define LP_I2C_RXFIFO_OVF_INT_ENA_M  (LP_I2C_RXFIFO_OVF_INT_ENA_V << LP_I2C_RXFIFO_OVF_INT_ENA_S)
+#define LP_I2C_RXFIFO_OVF_INT_ENA_V  0x00000001U
+#define LP_I2C_RXFIFO_OVF_INT_ENA_S  2
+/** LP_I2C_END_DETECT_INT_ENA : R/W; bitpos: [3]; default: 0;
+ *  The interrupt enable bit for the LP_I2C_END_DETECT_INT interrupt.
+ */
+#define LP_I2C_END_DETECT_INT_ENA    (BIT(3))
+#define LP_I2C_END_DETECT_INT_ENA_M  (LP_I2C_END_DETECT_INT_ENA_V << LP_I2C_END_DETECT_INT_ENA_S)
+#define LP_I2C_END_DETECT_INT_ENA_V  0x00000001U
+#define LP_I2C_END_DETECT_INT_ENA_S  3
+/** LP_I2C_BYTE_TRANS_DONE_INT_ENA : R/W; bitpos: [4]; default: 0;
+ *  The interrupt enable bit for the LP_I2C_END_DETECT_INT interrupt.
+ */
+#define LP_I2C_BYTE_TRANS_DONE_INT_ENA    (BIT(4))
+#define LP_I2C_BYTE_TRANS_DONE_INT_ENA_M  (LP_I2C_BYTE_TRANS_DONE_INT_ENA_V << LP_I2C_BYTE_TRANS_DONE_INT_ENA_S)
+#define LP_I2C_BYTE_TRANS_DONE_INT_ENA_V  0x00000001U
+#define LP_I2C_BYTE_TRANS_DONE_INT_ENA_S  4
+/** LP_I2C_ARBITRATION_LOST_INT_ENA : R/W; bitpos: [5]; default: 0;
+ *  The interrupt enable bit for the LP_I2C_ARBITRATION_LOST_INT interrupt.
+ */
+#define LP_I2C_ARBITRATION_LOST_INT_ENA    (BIT(5))
+#define LP_I2C_ARBITRATION_LOST_INT_ENA_M  (LP_I2C_ARBITRATION_LOST_INT_ENA_V << LP_I2C_ARBITRATION_LOST_INT_ENA_S)
+#define LP_I2C_ARBITRATION_LOST_INT_ENA_V  0x00000001U
+#define LP_I2C_ARBITRATION_LOST_INT_ENA_S  5
+/** LP_I2C_MST_TXFIFO_UDF_INT_ENA : R/W; bitpos: [6]; default: 0;
+ *  The interrupt enable bit for LP_I2C_TRANS_COMPLETE_INT interrupt.
+ */
+#define LP_I2C_MST_TXFIFO_UDF_INT_ENA    (BIT(6))
+#define LP_I2C_MST_TXFIFO_UDF_INT_ENA_M  (LP_I2C_MST_TXFIFO_UDF_INT_ENA_V << LP_I2C_MST_TXFIFO_UDF_INT_ENA_S)
+#define LP_I2C_MST_TXFIFO_UDF_INT_ENA_V  0x00000001U
+#define LP_I2C_MST_TXFIFO_UDF_INT_ENA_S  6
+/** LP_I2C_TRANS_COMPLETE_INT_ENA : R/W; bitpos: [7]; default: 0;
+ *  The interrupt enable bit for the LP_I2C_TRANS_COMPLETE_INT interrupt.
+ */
+#define LP_I2C_TRANS_COMPLETE_INT_ENA    (BIT(7))
+#define LP_I2C_TRANS_COMPLETE_INT_ENA_M  (LP_I2C_TRANS_COMPLETE_INT_ENA_V << LP_I2C_TRANS_COMPLETE_INT_ENA_S)
+#define LP_I2C_TRANS_COMPLETE_INT_ENA_V  0x00000001U
+#define LP_I2C_TRANS_COMPLETE_INT_ENA_S  7
+/** LP_I2C_TIME_OUT_INT_ENA : R/W; bitpos: [8]; default: 0;
+ *  The interrupt enable bit for the LP_I2C_TIME_OUT_INT interrupt.
+ */
+#define LP_I2C_TIME_OUT_INT_ENA    (BIT(8))
+#define LP_I2C_TIME_OUT_INT_ENA_M  (LP_I2C_TIME_OUT_INT_ENA_V << LP_I2C_TIME_OUT_INT_ENA_S)
+#define LP_I2C_TIME_OUT_INT_ENA_V  0x00000001U
+#define LP_I2C_TIME_OUT_INT_ENA_S  8
+/** LP_I2C_TRANS_START_INT_ENA : R/W; bitpos: [9]; default: 0;
+ *  The interrupt enable bit for the LP_I2C_TRANS_START_INT interrupt.
+ */
+#define LP_I2C_TRANS_START_INT_ENA    (BIT(9))
+#define LP_I2C_TRANS_START_INT_ENA_M  (LP_I2C_TRANS_START_INT_ENA_V << LP_I2C_TRANS_START_INT_ENA_S)
+#define LP_I2C_TRANS_START_INT_ENA_V  0x00000001U
+#define LP_I2C_TRANS_START_INT_ENA_S  9
+/** LP_I2C_NACK_INT_ENA : R/W; bitpos: [10]; default: 0;
+ *  The interrupt enable bit for LP_I2C_SLAVE_STRETCH_INT interrupt.
+ */
+#define LP_I2C_NACK_INT_ENA    (BIT(10))
+#define LP_I2C_NACK_INT_ENA_M  (LP_I2C_NACK_INT_ENA_V << LP_I2C_NACK_INT_ENA_S)
+#define LP_I2C_NACK_INT_ENA_V  0x00000001U
+#define LP_I2C_NACK_INT_ENA_S  10
+/** LP_I2C_TXFIFO_OVF_INT_ENA : R/W; bitpos: [11]; default: 0;
+ *  The interrupt enable bit for LP_I2C_TXFIFO_OVF_INT interrupt.
+ */
+#define LP_I2C_TXFIFO_OVF_INT_ENA    (BIT(11))
+#define LP_I2C_TXFIFO_OVF_INT_ENA_M  (LP_I2C_TXFIFO_OVF_INT_ENA_V << LP_I2C_TXFIFO_OVF_INT_ENA_S)
+#define LP_I2C_TXFIFO_OVF_INT_ENA_V  0x00000001U
+#define LP_I2C_TXFIFO_OVF_INT_ENA_S  11
+/** LP_I2C_RXFIFO_UDF_INT_ENA : R/W; bitpos: [12]; default: 0;
+ *  The interrupt enable bit for LP_I2C_RXFIFO_UDF_INT  interrupt.
+ */
+#define LP_I2C_RXFIFO_UDF_INT_ENA    (BIT(12))
+#define LP_I2C_RXFIFO_UDF_INT_ENA_M  (LP_I2C_RXFIFO_UDF_INT_ENA_V << LP_I2C_RXFIFO_UDF_INT_ENA_S)
+#define LP_I2C_RXFIFO_UDF_INT_ENA_V  0x00000001U
+#define LP_I2C_RXFIFO_UDF_INT_ENA_S  12
+/** LP_I2C_SCL_ST_TO_INT_ENA : R/W; bitpos: [13]; default: 0;
+ *  The interrupt enable bit for LP_I2C_SCL_ST_TO_INT interrupt.
+ */
+#define LP_I2C_SCL_ST_TO_INT_ENA    (BIT(13))
+#define LP_I2C_SCL_ST_TO_INT_ENA_M  (LP_I2C_SCL_ST_TO_INT_ENA_V << LP_I2C_SCL_ST_TO_INT_ENA_S)
+#define LP_I2C_SCL_ST_TO_INT_ENA_V  0x00000001U
+#define LP_I2C_SCL_ST_TO_INT_ENA_S  13
+/** LP_I2C_SCL_MAIN_ST_TO_INT_ENA : R/W; bitpos: [14]; default: 0;
+ *  The interrupt enable bit for LP_I2C_SCL_MAIN_ST_TO_INT interrupt.
+ */
+#define LP_I2C_SCL_MAIN_ST_TO_INT_ENA    (BIT(14))
+#define LP_I2C_SCL_MAIN_ST_TO_INT_ENA_M  (LP_I2C_SCL_MAIN_ST_TO_INT_ENA_V << LP_I2C_SCL_MAIN_ST_TO_INT_ENA_S)
+#define LP_I2C_SCL_MAIN_ST_TO_INT_ENA_V  0x00000001U
+#define LP_I2C_SCL_MAIN_ST_TO_INT_ENA_S  14
+/** LP_I2C_DET_START_INT_ENA : R/W; bitpos: [15]; default: 0;
+ *  The interrupt enable bit for LP_I2C_DET_START_INT interrupt.
+ */
+#define LP_I2C_DET_START_INT_ENA    (BIT(15))
+#define LP_I2C_DET_START_INT_ENA_M  (LP_I2C_DET_START_INT_ENA_V << LP_I2C_DET_START_INT_ENA_S)
+#define LP_I2C_DET_START_INT_ENA_V  0x00000001U
+#define LP_I2C_DET_START_INT_ENA_S  15
+
+/** LP_I2C_INT_STATUS_REG register
+ *  Status of captured I2C communication events
+ */
+#define LP_I2C_INT_STATUS_REG (DR_REG_LP_I2C_BASE + 0x2c)
+/** LP_I2C_RXFIFO_WM_INT_ST : RO; bitpos: [0]; default: 0;
+ *  The masked interrupt status bit for LP_I2C_RXFIFO_WM_INT interrupt.
+ */
+#define LP_I2C_RXFIFO_WM_INT_ST    (BIT(0))
+#define LP_I2C_RXFIFO_WM_INT_ST_M  (LP_I2C_RXFIFO_WM_INT_ST_V << LP_I2C_RXFIFO_WM_INT_ST_S)
+#define LP_I2C_RXFIFO_WM_INT_ST_V  0x00000001U
+#define LP_I2C_RXFIFO_WM_INT_ST_S  0
+/** LP_I2C_TXFIFO_WM_INT_ST : RO; bitpos: [1]; default: 0;
+ *  The masked interrupt status bit for LP_I2C_TXFIFO_WM_INT interrupt.
+ */
+#define LP_I2C_TXFIFO_WM_INT_ST    (BIT(1))
+#define LP_I2C_TXFIFO_WM_INT_ST_M  (LP_I2C_TXFIFO_WM_INT_ST_V << LP_I2C_TXFIFO_WM_INT_ST_S)
+#define LP_I2C_TXFIFO_WM_INT_ST_V  0x00000001U
+#define LP_I2C_TXFIFO_WM_INT_ST_S  1
+/** LP_I2C_RXFIFO_OVF_INT_ST : RO; bitpos: [2]; default: 0;
+ *  The masked interrupt status bit for LP_I2C_RXFIFO_OVF_INT interrupt.
+ */
+#define LP_I2C_RXFIFO_OVF_INT_ST    (BIT(2))
+#define LP_I2C_RXFIFO_OVF_INT_ST_M  (LP_I2C_RXFIFO_OVF_INT_ST_V << LP_I2C_RXFIFO_OVF_INT_ST_S)
+#define LP_I2C_RXFIFO_OVF_INT_ST_V  0x00000001U
+#define LP_I2C_RXFIFO_OVF_INT_ST_S  2
+/** LP_I2C_END_DETECT_INT_ST : RO; bitpos: [3]; default: 0;
+ *  The masked interrupt status bit for the LP_I2C_END_DETECT_INT interrupt.
+ */
+#define LP_I2C_END_DETECT_INT_ST    (BIT(3))
+#define LP_I2C_END_DETECT_INT_ST_M  (LP_I2C_END_DETECT_INT_ST_V << LP_I2C_END_DETECT_INT_ST_S)
+#define LP_I2C_END_DETECT_INT_ST_V  0x00000001U
+#define LP_I2C_END_DETECT_INT_ST_S  3
+/** LP_I2C_BYTE_TRANS_DONE_INT_ST : RO; bitpos: [4]; default: 0;
+ *  The masked interrupt status bit for the LP_I2C_END_DETECT_INT interrupt.
+ */
+#define LP_I2C_BYTE_TRANS_DONE_INT_ST    (BIT(4))
+#define LP_I2C_BYTE_TRANS_DONE_INT_ST_M  (LP_I2C_BYTE_TRANS_DONE_INT_ST_V << LP_I2C_BYTE_TRANS_DONE_INT_ST_S)
+#define LP_I2C_BYTE_TRANS_DONE_INT_ST_V  0x00000001U
+#define LP_I2C_BYTE_TRANS_DONE_INT_ST_S  4
+/** LP_I2C_ARBITRATION_LOST_INT_ST : RO; bitpos: [5]; default: 0;
+ *  The masked interrupt status bit for the LP_I2C_ARBITRATION_LOST_INT interrupt.
+ */
+#define LP_I2C_ARBITRATION_LOST_INT_ST    (BIT(5))
+#define LP_I2C_ARBITRATION_LOST_INT_ST_M  (LP_I2C_ARBITRATION_LOST_INT_ST_V << LP_I2C_ARBITRATION_LOST_INT_ST_S)
+#define LP_I2C_ARBITRATION_LOST_INT_ST_V  0x00000001U
+#define LP_I2C_ARBITRATION_LOST_INT_ST_S  5
+/** LP_I2C_MST_TXFIFO_UDF_INT_ST : RO; bitpos: [6]; default: 0;
+ *  The masked interrupt status bit for LP_I2C_TRANS_COMPLETE_INT interrupt.
+ */
+#define LP_I2C_MST_TXFIFO_UDF_INT_ST    (BIT(6))
+#define LP_I2C_MST_TXFIFO_UDF_INT_ST_M  (LP_I2C_MST_TXFIFO_UDF_INT_ST_V << LP_I2C_MST_TXFIFO_UDF_INT_ST_S)
+#define LP_I2C_MST_TXFIFO_UDF_INT_ST_V  0x00000001U
+#define LP_I2C_MST_TXFIFO_UDF_INT_ST_S  6
+/** LP_I2C_TRANS_COMPLETE_INT_ST : RO; bitpos: [7]; default: 0;
+ *  The masked interrupt status bit for the LP_I2C_TRANS_COMPLETE_INT interrupt.
+ */
+#define LP_I2C_TRANS_COMPLETE_INT_ST    (BIT(7))
+#define LP_I2C_TRANS_COMPLETE_INT_ST_M  (LP_I2C_TRANS_COMPLETE_INT_ST_V << LP_I2C_TRANS_COMPLETE_INT_ST_S)
+#define LP_I2C_TRANS_COMPLETE_INT_ST_V  0x00000001U
+#define LP_I2C_TRANS_COMPLETE_INT_ST_S  7
+/** LP_I2C_TIME_OUT_INT_ST : RO; bitpos: [8]; default: 0;
+ *  The masked interrupt status bit for the LP_I2C_TIME_OUT_INT interrupt.
+ */
+#define LP_I2C_TIME_OUT_INT_ST    (BIT(8))
+#define LP_I2C_TIME_OUT_INT_ST_M  (LP_I2C_TIME_OUT_INT_ST_V << LP_I2C_TIME_OUT_INT_ST_S)
+#define LP_I2C_TIME_OUT_INT_ST_V  0x00000001U
+#define LP_I2C_TIME_OUT_INT_ST_S  8
+/** LP_I2C_TRANS_START_INT_ST : RO; bitpos: [9]; default: 0;
+ *  The masked interrupt status bit for the LP_I2C_TRANS_START_INT interrupt.
+ */
+#define LP_I2C_TRANS_START_INT_ST    (BIT(9))
+#define LP_I2C_TRANS_START_INT_ST_M  (LP_I2C_TRANS_START_INT_ST_V << LP_I2C_TRANS_START_INT_ST_S)
+#define LP_I2C_TRANS_START_INT_ST_V  0x00000001U
+#define LP_I2C_TRANS_START_INT_ST_S  9
+/** LP_I2C_NACK_INT_ST : RO; bitpos: [10]; default: 0;
+ *  The masked interrupt status bit for LP_I2C_SLAVE_STRETCH_INT interrupt.
+ */
+#define LP_I2C_NACK_INT_ST    (BIT(10))
+#define LP_I2C_NACK_INT_ST_M  (LP_I2C_NACK_INT_ST_V << LP_I2C_NACK_INT_ST_S)
+#define LP_I2C_NACK_INT_ST_V  0x00000001U
+#define LP_I2C_NACK_INT_ST_S  10
+/** LP_I2C_TXFIFO_OVF_INT_ST : RO; bitpos: [11]; default: 0;
+ *  The masked interrupt status bit for LP_I2C_TXFIFO_OVF_INT interrupt.
+ */
+#define LP_I2C_TXFIFO_OVF_INT_ST    (BIT(11))
+#define LP_I2C_TXFIFO_OVF_INT_ST_M  (LP_I2C_TXFIFO_OVF_INT_ST_V << LP_I2C_TXFIFO_OVF_INT_ST_S)
+#define LP_I2C_TXFIFO_OVF_INT_ST_V  0x00000001U
+#define LP_I2C_TXFIFO_OVF_INT_ST_S  11
+/** LP_I2C_RXFIFO_UDF_INT_ST : RO; bitpos: [12]; default: 0;
+ *  The masked interrupt status bit for LP_I2C_RXFIFO_UDF_INT  interrupt.
+ */
+#define LP_I2C_RXFIFO_UDF_INT_ST    (BIT(12))
+#define LP_I2C_RXFIFO_UDF_INT_ST_M  (LP_I2C_RXFIFO_UDF_INT_ST_V << LP_I2C_RXFIFO_UDF_INT_ST_S)
+#define LP_I2C_RXFIFO_UDF_INT_ST_V  0x00000001U
+#define LP_I2C_RXFIFO_UDF_INT_ST_S  12
+/** LP_I2C_SCL_ST_TO_INT_ST : RO; bitpos: [13]; default: 0;
+ *  The masked interrupt status bit for LP_I2C_SCL_ST_TO_INT interrupt.
+ */
+#define LP_I2C_SCL_ST_TO_INT_ST    (BIT(13))
+#define LP_I2C_SCL_ST_TO_INT_ST_M  (LP_I2C_SCL_ST_TO_INT_ST_V << LP_I2C_SCL_ST_TO_INT_ST_S)
+#define LP_I2C_SCL_ST_TO_INT_ST_V  0x00000001U
+#define LP_I2C_SCL_ST_TO_INT_ST_S  13
+/** LP_I2C_SCL_MAIN_ST_TO_INT_ST : RO; bitpos: [14]; default: 0;
+ *  The masked interrupt status bit for LP_I2C_SCL_MAIN_ST_TO_INT interrupt.
+ */
+#define LP_I2C_SCL_MAIN_ST_TO_INT_ST    (BIT(14))
+#define LP_I2C_SCL_MAIN_ST_TO_INT_ST_M  (LP_I2C_SCL_MAIN_ST_TO_INT_ST_V << LP_I2C_SCL_MAIN_ST_TO_INT_ST_S)
+#define LP_I2C_SCL_MAIN_ST_TO_INT_ST_V  0x00000001U
+#define LP_I2C_SCL_MAIN_ST_TO_INT_ST_S  14
+/** LP_I2C_DET_START_INT_ST : RO; bitpos: [15]; default: 0;
+ *  The masked interrupt status bit for LP_I2C_DET_START_INT interrupt.
+ */
+#define LP_I2C_DET_START_INT_ST    (BIT(15))
+#define LP_I2C_DET_START_INT_ST_M  (LP_I2C_DET_START_INT_ST_V << LP_I2C_DET_START_INT_ST_S)
+#define LP_I2C_DET_START_INT_ST_V  0x00000001U
+#define LP_I2C_DET_START_INT_ST_S  15
+
+/** LP_I2C_SDA_HOLD_REG register
+ *  Configures the hold time after a negative SCL edge.
+ */
+#define LP_I2C_SDA_HOLD_REG (DR_REG_LP_I2C_BASE + 0x30)
+/** LP_I2C_SDA_HOLD_TIME : R/W; bitpos: [8:0]; default: 0;
+ *  This register is used to configure the time to hold the data after the negative
+ *  edge of SCL, in I2C module clock cycles.
+ */
+#define LP_I2C_SDA_HOLD_TIME    0x000001FFU
+#define LP_I2C_SDA_HOLD_TIME_M  (LP_I2C_SDA_HOLD_TIME_V << LP_I2C_SDA_HOLD_TIME_S)
+#define LP_I2C_SDA_HOLD_TIME_V  0x000001FFU
+#define LP_I2C_SDA_HOLD_TIME_S  0
+
+/** LP_I2C_SDA_SAMPLE_REG register
+ *  Configures the sample time after a positive SCL edge.
+ */
+#define LP_I2C_SDA_SAMPLE_REG (DR_REG_LP_I2C_BASE + 0x34)
+/** LP_I2C_SDA_SAMPLE_TIME : R/W; bitpos: [8:0]; default: 0;
+ *  This register is used to configure for how long SDA is sampled, in I2C module clock
+ *  cycles.
+ */
+#define LP_I2C_SDA_SAMPLE_TIME    0x000001FFU
+#define LP_I2C_SDA_SAMPLE_TIME_M  (LP_I2C_SDA_SAMPLE_TIME_V << LP_I2C_SDA_SAMPLE_TIME_S)
+#define LP_I2C_SDA_SAMPLE_TIME_V  0x000001FFU
+#define LP_I2C_SDA_SAMPLE_TIME_S  0
+
+/** LP_I2C_SCL_HIGH_PERIOD_REG register
+ *  Configures the high level width of SCL
+ */
+#define LP_I2C_SCL_HIGH_PERIOD_REG (DR_REG_LP_I2C_BASE + 0x38)
+/** LP_I2C_SCL_HIGH_PERIOD : R/W; bitpos: [8:0]; default: 0;
+ *  This register is used to configure for how long SCL setup to high level and remains
+ *  high in master mode, in I2C module clock cycles.
+ */
+#define LP_I2C_SCL_HIGH_PERIOD    0x000001FFU
+#define LP_I2C_SCL_HIGH_PERIOD_M  (LP_I2C_SCL_HIGH_PERIOD_V << LP_I2C_SCL_HIGH_PERIOD_S)
+#define LP_I2C_SCL_HIGH_PERIOD_V  0x000001FFU
+#define LP_I2C_SCL_HIGH_PERIOD_S  0
+/** LP_I2C_SCL_WAIT_HIGH_PERIOD : R/W; bitpos: [15:9]; default: 0;
+ *  This register is used to configure for the SCL_FSM's waiting period for SCL high
+ *  level in master mode, in I2C module clock cycles.
+ */
+#define LP_I2C_SCL_WAIT_HIGH_PERIOD    0x0000007FU
+#define LP_I2C_SCL_WAIT_HIGH_PERIOD_M  (LP_I2C_SCL_WAIT_HIGH_PERIOD_V << LP_I2C_SCL_WAIT_HIGH_PERIOD_S)
+#define LP_I2C_SCL_WAIT_HIGH_PERIOD_V  0x0000007FU
+#define LP_I2C_SCL_WAIT_HIGH_PERIOD_S  9
+
+/** LP_I2C_SCL_START_HOLD_REG register
+ *  Configures the delay between the SDA and SCL negative edge for a start condition
+ */
+#define LP_I2C_SCL_START_HOLD_REG (DR_REG_LP_I2C_BASE + 0x40)
+/** LP_I2C_SCL_START_HOLD_TIME : R/W; bitpos: [8:0]; default: 8;
+ *  This register is used to configure the time between the negative edge
+ *  of SDA and the negative edge of SCL for a START condition, in I2C module clock
+ *  cycles.
+ */
+#define LP_I2C_SCL_START_HOLD_TIME    0x000001FFU
+#define LP_I2C_SCL_START_HOLD_TIME_M  (LP_I2C_SCL_START_HOLD_TIME_V << LP_I2C_SCL_START_HOLD_TIME_S)
+#define LP_I2C_SCL_START_HOLD_TIME_V  0x000001FFU
+#define LP_I2C_SCL_START_HOLD_TIME_S  0
+
+/** LP_I2C_SCL_RSTART_SETUP_REG register
+ *  Configures the delay between the positive
+ *  edge of SCL and the negative edge of SDA
+ */
+#define LP_I2C_SCL_RSTART_SETUP_REG (DR_REG_LP_I2C_BASE + 0x44)
+/** LP_I2C_SCL_RSTART_SETUP_TIME : R/W; bitpos: [8:0]; default: 8;
+ *  This register is used to configure the time between the positive
+ *  edge of SCL and the negative edge of SDA for a RESTART condition, in I2C module
+ *  clock cycles.
+ */
+#define LP_I2C_SCL_RSTART_SETUP_TIME    0x000001FFU
+#define LP_I2C_SCL_RSTART_SETUP_TIME_M  (LP_I2C_SCL_RSTART_SETUP_TIME_V << LP_I2C_SCL_RSTART_SETUP_TIME_S)
+#define LP_I2C_SCL_RSTART_SETUP_TIME_V  0x000001FFU
+#define LP_I2C_SCL_RSTART_SETUP_TIME_S  0
+
+/** LP_I2C_SCL_STOP_HOLD_REG register
+ *  Configures the delay after the SCL clock
+ *  edge for a stop condition
+ */
+#define LP_I2C_SCL_STOP_HOLD_REG (DR_REG_LP_I2C_BASE + 0x48)
+/** LP_I2C_SCL_STOP_HOLD_TIME : R/W; bitpos: [8:0]; default: 8;
+ *  This register is used to configure the delay after the STOP condition,
+ *  in I2C module clock cycles.
+ */
+#define LP_I2C_SCL_STOP_HOLD_TIME    0x000001FFU
+#define LP_I2C_SCL_STOP_HOLD_TIME_M  (LP_I2C_SCL_STOP_HOLD_TIME_V << LP_I2C_SCL_STOP_HOLD_TIME_S)
+#define LP_I2C_SCL_STOP_HOLD_TIME_V  0x000001FFU
+#define LP_I2C_SCL_STOP_HOLD_TIME_S  0
+
+/** LP_I2C_SCL_STOP_SETUP_REG register
+ *  Configures the delay between the SDA and
+ *  SCL positive edge for a stop condition
+ */
+#define LP_I2C_SCL_STOP_SETUP_REG (DR_REG_LP_I2C_BASE + 0x4c)
+/** LP_I2C_SCL_STOP_SETUP_TIME : R/W; bitpos: [8:0]; default: 8;
+ *  This register is used to configure the time between the positive edge
+ *  of SCL and the positive edge of SDA, in I2C module clock cycles.
+ */
+#define LP_I2C_SCL_STOP_SETUP_TIME    0x000001FFU
+#define LP_I2C_SCL_STOP_SETUP_TIME_M  (LP_I2C_SCL_STOP_SETUP_TIME_V << LP_I2C_SCL_STOP_SETUP_TIME_S)
+#define LP_I2C_SCL_STOP_SETUP_TIME_V  0x000001FFU
+#define LP_I2C_SCL_STOP_SETUP_TIME_S  0
+
+/** LP_I2C_FILTER_CFG_REG register
+ *  SCL and SDA filter configuration register
+ */
+#define LP_I2C_FILTER_CFG_REG (DR_REG_LP_I2C_BASE + 0x50)
+/** LP_I2C_SCL_FILTER_THRES : R/W; bitpos: [3:0]; default: 0;
+ *  When a pulse on the SCL input has smaller width than this register value
+ *  in I2C module clock cycles, the I2C controller will ignore that pulse.
+ */
+#define LP_I2C_SCL_FILTER_THRES    0x0000000FU
+#define LP_I2C_SCL_FILTER_THRES_M  (LP_I2C_SCL_FILTER_THRES_V << LP_I2C_SCL_FILTER_THRES_S)
+#define LP_I2C_SCL_FILTER_THRES_V  0x0000000FU
+#define LP_I2C_SCL_FILTER_THRES_S  0
+/** LP_I2C_SDA_FILTER_THRES : R/W; bitpos: [7:4]; default: 0;
+ *  When a pulse on the SDA input has smaller width than this register value
+ *  in I2C module clock cycles, the I2C controller will ignore that pulse.
+ */
+#define LP_I2C_SDA_FILTER_THRES    0x0000000FU
+#define LP_I2C_SDA_FILTER_THRES_M  (LP_I2C_SDA_FILTER_THRES_V << LP_I2C_SDA_FILTER_THRES_S)
+#define LP_I2C_SDA_FILTER_THRES_V  0x0000000FU
+#define LP_I2C_SDA_FILTER_THRES_S  4
+/** LP_I2C_SCL_FILTER_EN : R/W; bitpos: [8]; default: 1;
+ *  This is the filter enable bit for SCL.
+ */
+#define LP_I2C_SCL_FILTER_EN    (BIT(8))
+#define LP_I2C_SCL_FILTER_EN_M  (LP_I2C_SCL_FILTER_EN_V << LP_I2C_SCL_FILTER_EN_S)
+#define LP_I2C_SCL_FILTER_EN_V  0x00000001U
+#define LP_I2C_SCL_FILTER_EN_S  8
+/** LP_I2C_SDA_FILTER_EN : R/W; bitpos: [9]; default: 1;
+ *  This is the filter enable bit for SDA.
+ */
+#define LP_I2C_SDA_FILTER_EN    (BIT(9))
+#define LP_I2C_SDA_FILTER_EN_M  (LP_I2C_SDA_FILTER_EN_V << LP_I2C_SDA_FILTER_EN_S)
+#define LP_I2C_SDA_FILTER_EN_V  0x00000001U
+#define LP_I2C_SDA_FILTER_EN_S  9
+
+/** LP_I2C_CLK_CONF_REG register
+ *  I2C CLK configuration register
+ */
+#define LP_I2C_CLK_CONF_REG (DR_REG_LP_I2C_BASE + 0x54)
+/** LP_I2C_SCLK_DIV_NUM : R/W; bitpos: [7:0]; default: 0;
+ *  the integral part of the fractional divisor for i2c module
+ */
+#define LP_I2C_SCLK_DIV_NUM    0x000000FFU
+#define LP_I2C_SCLK_DIV_NUM_M  (LP_I2C_SCLK_DIV_NUM_V << LP_I2C_SCLK_DIV_NUM_S)
+#define LP_I2C_SCLK_DIV_NUM_V  0x000000FFU
+#define LP_I2C_SCLK_DIV_NUM_S  0
+/** LP_I2C_SCLK_DIV_A : R/W; bitpos: [13:8]; default: 0;
+ *  the numerator of the fractional part of the fractional divisor for i2c module
+ */
+#define LP_I2C_SCLK_DIV_A    0x0000003FU
+#define LP_I2C_SCLK_DIV_A_M  (LP_I2C_SCLK_DIV_A_V << LP_I2C_SCLK_DIV_A_S)
+#define LP_I2C_SCLK_DIV_A_V  0x0000003FU
+#define LP_I2C_SCLK_DIV_A_S  8
+/** LP_I2C_SCLK_DIV_B : R/W; bitpos: [19:14]; default: 0;
+ *  the denominator of the fractional part of the fractional divisor for i2c module
+ */
+#define LP_I2C_SCLK_DIV_B    0x0000003FU
+#define LP_I2C_SCLK_DIV_B_M  (LP_I2C_SCLK_DIV_B_V << LP_I2C_SCLK_DIV_B_S)
+#define LP_I2C_SCLK_DIV_B_V  0x0000003FU
+#define LP_I2C_SCLK_DIV_B_S  14
+/** LP_I2C_SCLK_SEL : R/W; bitpos: [20]; default: 0;
+ *  The clock selection for i2c module:0-XTAL,1-CLK_8MHz.
+ */
+#define LP_I2C_SCLK_SEL    (BIT(20))
+#define LP_I2C_SCLK_SEL_M  (LP_I2C_SCLK_SEL_V << LP_I2C_SCLK_SEL_S)
+#define LP_I2C_SCLK_SEL_V  0x00000001U
+#define LP_I2C_SCLK_SEL_S  20
+/** LP_I2C_SCLK_ACTIVE : R/W; bitpos: [21]; default: 1;
+ *  The clock switch for i2c module
+ */
+#define LP_I2C_SCLK_ACTIVE    (BIT(21))
+#define LP_I2C_SCLK_ACTIVE_M  (LP_I2C_SCLK_ACTIVE_V << LP_I2C_SCLK_ACTIVE_S)
+#define LP_I2C_SCLK_ACTIVE_V  0x00000001U
+#define LP_I2C_SCLK_ACTIVE_S  21
+
+/** LP_I2C_COMD0_REG register
+ *  I2C command register 0
+ */
+#define LP_I2C_COMD0_REG (DR_REG_LP_I2C_BASE + 0x58)
+/** LP_I2C_COMMAND0 : R/W; bitpos: [13:0]; default: 0;
+ *  This is the content of command 0. It consists of three parts:
+ *  op_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.
+ *  Byte_num represents the number of bytes that need to be sent or received.
+ *  ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
+ *  structure for more
+ *  Information.
+ */
+#define LP_I2C_COMMAND0    0x00003FFFU
+#define LP_I2C_COMMAND0_M  (LP_I2C_COMMAND0_V << LP_I2C_COMMAND0_S)
+#define LP_I2C_COMMAND0_V  0x00003FFFU
+#define LP_I2C_COMMAND0_S  0
+/** LP_I2C_COMMAND0_DONE : R/W/SS; bitpos: [31]; default: 0;
+ *  When command 0 is done in I2C Master mode, this bit changes to high
+ *  level.
+ */
+#define LP_I2C_COMMAND0_DONE    (BIT(31))
+#define LP_I2C_COMMAND0_DONE_M  (LP_I2C_COMMAND0_DONE_V << LP_I2C_COMMAND0_DONE_S)
+#define LP_I2C_COMMAND0_DONE_V  0x00000001U
+#define LP_I2C_COMMAND0_DONE_S  31
+
+/** LP_I2C_COMD1_REG register
+ *  I2C command register 1
+ */
+#define LP_I2C_COMD1_REG (DR_REG_LP_I2C_BASE + 0x5c)
+/** LP_I2C_COMMAND1 : R/W; bitpos: [13:0]; default: 0;
+ *  This is the content of command 1. It consists of three parts:
+ *  op_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.
+ *  Byte_num represents the number of bytes that need to be sent or received.
+ *  ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
+ *  structure for more
+ *  Information.
+ */
+#define LP_I2C_COMMAND1    0x00003FFFU
+#define LP_I2C_COMMAND1_M  (LP_I2C_COMMAND1_V << LP_I2C_COMMAND1_S)
+#define LP_I2C_COMMAND1_V  0x00003FFFU
+#define LP_I2C_COMMAND1_S  0
+/** LP_I2C_COMMAND1_DONE : R/W/SS; bitpos: [31]; default: 0;
+ *  When command 1 is done in I2C Master mode, this bit changes to high
+ *  level.
+ */
+#define LP_I2C_COMMAND1_DONE    (BIT(31))
+#define LP_I2C_COMMAND1_DONE_M  (LP_I2C_COMMAND1_DONE_V << LP_I2C_COMMAND1_DONE_S)
+#define LP_I2C_COMMAND1_DONE_V  0x00000001U
+#define LP_I2C_COMMAND1_DONE_S  31
+
+/** LP_I2C_COMD2_REG register
+ *  I2C command register 2
+ */
+#define LP_I2C_COMD2_REG (DR_REG_LP_I2C_BASE + 0x60)
+/** LP_I2C_COMMAND2 : R/W; bitpos: [13:0]; default: 0;
+ *  This is the content of command 2. It consists of three parts:
+ *  op_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.
+ *  Byte_num represents the number of bytes that need to be sent or received.
+ *  ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
+ *  structure for more
+ *  Information.
+ */
+#define LP_I2C_COMMAND2    0x00003FFFU
+#define LP_I2C_COMMAND2_M  (LP_I2C_COMMAND2_V << LP_I2C_COMMAND2_S)
+#define LP_I2C_COMMAND2_V  0x00003FFFU
+#define LP_I2C_COMMAND2_S  0
+/** LP_I2C_COMMAND2_DONE : R/W/SS; bitpos: [31]; default: 0;
+ *  When command 2 is done in I2C Master mode, this bit changes to high
+ *  Level.
+ */
+#define LP_I2C_COMMAND2_DONE    (BIT(31))
+#define LP_I2C_COMMAND2_DONE_M  (LP_I2C_COMMAND2_DONE_V << LP_I2C_COMMAND2_DONE_S)
+#define LP_I2C_COMMAND2_DONE_V  0x00000001U
+#define LP_I2C_COMMAND2_DONE_S  31
+
+/** LP_I2C_COMD3_REG register
+ *  I2C command register 3
+ */
+#define LP_I2C_COMD3_REG (DR_REG_LP_I2C_BASE + 0x64)
+/** LP_I2C_COMMAND3 : R/W; bitpos: [13:0]; default: 0;
+ *  This is the content of command 3. It consists of three parts:
+ *  op_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.
+ *  Byte_num represents the number of bytes that need to be sent or received.
+ *  ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
+ *  structure for more
+ *  Information.
+ */
+#define LP_I2C_COMMAND3    0x00003FFFU
+#define LP_I2C_COMMAND3_M  (LP_I2C_COMMAND3_V << LP_I2C_COMMAND3_S)
+#define LP_I2C_COMMAND3_V  0x00003FFFU
+#define LP_I2C_COMMAND3_S  0
+/** LP_I2C_COMMAND3_DONE : R/W/SS; bitpos: [31]; default: 0;
+ *  When command 3 is done in I2C Master mode, this bit changes to high
+ *  level.
+ */
+#define LP_I2C_COMMAND3_DONE    (BIT(31))
+#define LP_I2C_COMMAND3_DONE_M  (LP_I2C_COMMAND3_DONE_V << LP_I2C_COMMAND3_DONE_S)
+#define LP_I2C_COMMAND3_DONE_V  0x00000001U
+#define LP_I2C_COMMAND3_DONE_S  31
+
+/** LP_I2C_COMD4_REG register
+ *  I2C command register 4
+ */
+#define LP_I2C_COMD4_REG (DR_REG_LP_I2C_BASE + 0x68)
+/** LP_I2C_COMMAND4 : R/W; bitpos: [13:0]; default: 0;
+ *  This is the content of command 4. It consists of three parts:
+ *  op_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.
+ *  Byte_num represents the number of bytes that need to be sent or received.
+ *  ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
+ *  structure for more
+ *  Information.
+ */
+#define LP_I2C_COMMAND4    0x00003FFFU
+#define LP_I2C_COMMAND4_M  (LP_I2C_COMMAND4_V << LP_I2C_COMMAND4_S)
+#define LP_I2C_COMMAND4_V  0x00003FFFU
+#define LP_I2C_COMMAND4_S  0
+/** LP_I2C_COMMAND4_DONE : R/W/SS; bitpos: [31]; default: 0;
+ *  When command 4 is done in I2C Master mode, this bit changes to high
+ *  level.
+ */
+#define LP_I2C_COMMAND4_DONE    (BIT(31))
+#define LP_I2C_COMMAND4_DONE_M  (LP_I2C_COMMAND4_DONE_V << LP_I2C_COMMAND4_DONE_S)
+#define LP_I2C_COMMAND4_DONE_V  0x00000001U
+#define LP_I2C_COMMAND4_DONE_S  31
+
+/** LP_I2C_COMD5_REG register
+ *  I2C command register 5
+ */
+#define LP_I2C_COMD5_REG (DR_REG_LP_I2C_BASE + 0x6c)
+/** LP_I2C_COMMAND5 : R/W; bitpos: [13:0]; default: 0;
+ *  This is the content of command 5. It consists of three parts:
+ *  op_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.
+ *  Byte_num represents the number of bytes that need to be sent or received.
+ *  ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
+ *  structure for more
+ *  Information.
+ */
+#define LP_I2C_COMMAND5    0x00003FFFU
+#define LP_I2C_COMMAND5_M  (LP_I2C_COMMAND5_V << LP_I2C_COMMAND5_S)
+#define LP_I2C_COMMAND5_V  0x00003FFFU
+#define LP_I2C_COMMAND5_S  0
+/** LP_I2C_COMMAND5_DONE : R/W/SS; bitpos: [31]; default: 0;
+ *  When command 5 is done in I2C Master mode, this bit changes to high level.
+ */
+#define LP_I2C_COMMAND5_DONE    (BIT(31))
+#define LP_I2C_COMMAND5_DONE_M  (LP_I2C_COMMAND5_DONE_V << LP_I2C_COMMAND5_DONE_S)
+#define LP_I2C_COMMAND5_DONE_V  0x00000001U
+#define LP_I2C_COMMAND5_DONE_S  31
+
+/** LP_I2C_COMD6_REG register
+ *  I2C command register 6
+ */
+#define LP_I2C_COMD6_REG (DR_REG_LP_I2C_BASE + 0x70)
+/** LP_I2C_COMMAND6 : R/W; bitpos: [13:0]; default: 0;
+ *  This is the content of command 6. It consists of three parts:
+ *  op_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.
+ *  Byte_num represents the number of bytes that need to be sent or received.
+ *  ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
+ *  structure for more
+ *  Information.
+ */
+#define LP_I2C_COMMAND6    0x00003FFFU
+#define LP_I2C_COMMAND6_M  (LP_I2C_COMMAND6_V << LP_I2C_COMMAND6_S)
+#define LP_I2C_COMMAND6_V  0x00003FFFU
+#define LP_I2C_COMMAND6_S  0
+/** LP_I2C_COMMAND6_DONE : R/W/SS; bitpos: [31]; default: 0;
+ *  When command 6 is done in I2C Master mode, this bit changes to high level.
+ */
+#define LP_I2C_COMMAND6_DONE    (BIT(31))
+#define LP_I2C_COMMAND6_DONE_M  (LP_I2C_COMMAND6_DONE_V << LP_I2C_COMMAND6_DONE_S)
+#define LP_I2C_COMMAND6_DONE_V  0x00000001U
+#define LP_I2C_COMMAND6_DONE_S  31
+
+/** LP_I2C_COMD7_REG register
+ *  I2C command register 7
+ */
+#define LP_I2C_COMD7_REG (DR_REG_LP_I2C_BASE + 0x74)
+/** LP_I2C_COMMAND7 : R/W; bitpos: [13:0]; default: 0;
+ *  This is the content of command 7. It consists of three parts:
+ *  op_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.
+ *  Byte_num represents the number of bytes that need to be sent or received.
+ *  ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
+ *  structure for more
+ *  Information.
+ */
+#define LP_I2C_COMMAND7    0x00003FFFU
+#define LP_I2C_COMMAND7_M  (LP_I2C_COMMAND7_V << LP_I2C_COMMAND7_S)
+#define LP_I2C_COMMAND7_V  0x00003FFFU
+#define LP_I2C_COMMAND7_S  0
+/** LP_I2C_COMMAND7_DONE : R/W/SS; bitpos: [31]; default: 0;
+ *  When command 7 is done in I2C Master mode, this bit changes to high level.
+ */
+#define LP_I2C_COMMAND7_DONE    (BIT(31))
+#define LP_I2C_COMMAND7_DONE_M  (LP_I2C_COMMAND7_DONE_V << LP_I2C_COMMAND7_DONE_S)
+#define LP_I2C_COMMAND7_DONE_V  0x00000001U
+#define LP_I2C_COMMAND7_DONE_S  31
+
+/** LP_I2C_SCL_ST_TIME_OUT_REG register
+ *  SCL status time out register
+ */
+#define LP_I2C_SCL_ST_TIME_OUT_REG (DR_REG_LP_I2C_BASE + 0x78)
+/** LP_I2C_SCL_ST_TO_I2C : R/W; bitpos: [4:0]; default: 16;
+ *  The threshold value of SCL_FSM state unchanged period. It should be o more than 23
+ */
+#define LP_I2C_SCL_ST_TO_I2C    0x0000001FU
+#define LP_I2C_SCL_ST_TO_LP_I2C_M  (LP_I2C_SCL_ST_TO_LP_I2C_V << LP_I2C_SCL_ST_TO_LP_I2C_S)
+#define LP_I2C_SCL_ST_TO_LP_I2C_V  0x0000001FU
+#define LP_I2C_SCL_ST_TO_LP_I2C_S  0
+
+/** LP_I2C_SCL_MAIN_ST_TIME_OUT_REG register
+ *  SCL main status time out register
+ */
+#define LP_I2C_SCL_MAIN_ST_TIME_OUT_REG (DR_REG_LP_I2C_BASE + 0x7c)
+/** LP_I2C_SCL_MAIN_ST_TO_I2C : R/W; bitpos: [4:0]; default: 16;
+ *  The threshold value of SCL_MAIN_FSM state unchanged period.nIt should be o more
+ *  than 23
+ */
+#define LP_I2C_SCL_MAIN_ST_TO_I2C    0x0000001FU
+#define LP_I2C_SCL_MAIN_ST_TO_LP_I2C_M  (LP_I2C_SCL_MAIN_ST_TO_LP_I2C_V << LP_I2C_SCL_MAIN_ST_TO_LP_I2C_S)
+#define LP_I2C_SCL_MAIN_ST_TO_LP_I2C_V  0x0000001FU
+#define LP_I2C_SCL_MAIN_ST_TO_LP_I2C_S  0
+
+/** LP_I2C_SCL_SP_CONF_REG register
+ *  Power configuration register
+ */
+#define LP_I2C_SCL_SP_CONF_REG (DR_REG_LP_I2C_BASE + 0x80)
+/** LP_I2C_SCL_RST_SLV_EN : R/W/SC; bitpos: [0]; default: 0;
+ *  When I2C master is IDLE, set this bit to send out SCL pulses. The number of pulses
+ *  equals to reg_scl_rst_slv_num[4:0].
+ */
+#define LP_I2C_SCL_RST_SLV_EN    (BIT(0))
+#define LP_I2C_SCL_RST_SLV_EN_M  (LP_I2C_SCL_RST_SLV_EN_V << LP_I2C_SCL_RST_SLV_EN_S)
+#define LP_I2C_SCL_RST_SLV_EN_V  0x00000001U
+#define LP_I2C_SCL_RST_SLV_EN_S  0
+/** LP_I2C_SCL_RST_SLV_NUM : R/W; bitpos: [5:1]; default: 0;
+ *  Configure the pulses of SCL generated in I2C master mode. Valid when
+ *  reg_scl_rst_slv_en is 1.
+ */
+#define LP_I2C_SCL_RST_SLV_NUM    0x0000001FU
+#define LP_I2C_SCL_RST_SLV_NUM_M  (LP_I2C_SCL_RST_SLV_NUM_V << LP_I2C_SCL_RST_SLV_NUM_S)
+#define LP_I2C_SCL_RST_SLV_NUM_V  0x0000001FU
+#define LP_I2C_SCL_RST_SLV_NUM_S  1
+/** LP_I2C_SCL_PD_EN : R/W; bitpos: [6]; default: 0;
+ *  The power down enable bit for the I2C output SCL line. 1: Power down. 0: Not power
+ *  down. Set reg_scl_force_out and reg_scl_pd_en to 1 to stretch SCL low.
+ */
+#define LP_I2C_SCL_PD_EN    (BIT(6))
+#define LP_I2C_SCL_PD_EN_M  (LP_I2C_SCL_PD_EN_V << LP_I2C_SCL_PD_EN_S)
+#define LP_I2C_SCL_PD_EN_V  0x00000001U
+#define LP_I2C_SCL_PD_EN_S  6
+/** LP_I2C_SDA_PD_EN : R/W; bitpos: [7]; default: 0;
+ *  The power down enable bit for the I2C output SDA line. 1: Power down. 0: Not power
+ *  down. Set reg_sda_force_out and reg_sda_pd_en to 1 to stretch SDA low.
+ */
+#define LP_I2C_SDA_PD_EN    (BIT(7))
+#define LP_I2C_SDA_PD_EN_M  (LP_I2C_SDA_PD_EN_V << LP_I2C_SDA_PD_EN_S)
+#define LP_I2C_SDA_PD_EN_V  0x00000001U
+#define LP_I2C_SDA_PD_EN_S  7
+
+/** LP_I2C_DATE_REG register
+ *  Version register
+ */
+#define LP_I2C_DATE_REG (DR_REG_LP_I2C_BASE + 0xf8)
+/** LP_I2C_DATE : R/W; bitpos: [31:0]; default: 35656003;
+ *  This is the the version register.
+ */
+#define LP_I2C_DATE    0xFFFFFFFFU
+#define LP_I2C_DATE_M  (LP_I2C_DATE_V << LP_I2C_DATE_S)
+#define LP_I2C_DATE_V  0xFFFFFFFFU
+#define LP_I2C_DATE_S  0
+
+/** LP_I2C_TXFIFO_START_ADDR_REG register
+ *  I2C TXFIFO base address register
+ */
+#define LP_I2C_TXFIFO_START_ADDR_REG (DR_REG_LP_I2C_BASE + 0x100)
+/** LP_I2C_TXFIFO_START_ADDR : HRO; bitpos: [31:0]; default: 0;
+ *  This is the I2C txfifo first address.
+ */
+#define LP_I2C_TXFIFO_START_ADDR    0xFFFFFFFFU
+#define LP_I2C_TXFIFO_START_ADDR_M  (LP_I2C_TXFIFO_START_ADDR_V << LP_I2C_TXFIFO_START_ADDR_S)
+#define LP_I2C_TXFIFO_START_ADDR_V  0xFFFFFFFFU
+#define LP_I2C_TXFIFO_START_ADDR_S  0
+
+/** LP_I2C_RXFIFO_START_ADDR_REG register
+ *  I2C RXFIFO base address register
+ */
+#define LP_I2C_RXFIFO_START_ADDR_REG (DR_REG_LP_I2C_BASE + 0x180)
+/** LP_I2C_RXFIFO_START_ADDR : HRO; bitpos: [31:0]; default: 0;
+ *  This is the I2C rxfifo first address.
+ */
+#define LP_I2C_RXFIFO_START_ADDR    0xFFFFFFFFU
+#define LP_I2C_RXFIFO_START_ADDR_M  (LP_I2C_RXFIFO_START_ADDR_V << LP_I2C_RXFIFO_START_ADDR_S)
+#define LP_I2C_RXFIFO_START_ADDR_V  0xFFFFFFFFU
+#define LP_I2C_RXFIFO_START_ADDR_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/lp_i2c_struct.h b/components/soc/esp32c6/include/soc/lp_i2c_struct.h
new file mode 100644
index 0000000000..5a0e4835ad
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/lp_i2c_struct.h
@@ -0,0 +1,1061 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: Timing registers */
+/** Type of scl_low_period register
+ *  Configures the low level width of the SCL
+ *  Clock
+ */
+typedef union {
+    struct {
+        /** scl_low_period : R/W; bitpos: [8:0]; default: 0;
+         *  This register is used to configure for how long SCL remains low in master mode, in
+         *  I2C module clock cycles.
+         */
+        uint32_t scl_low_period:9;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} lp_i2c_scl_low_period_reg_t;
+
+/** Type of sda_hold register
+ *  Configures the hold time after a negative SCL edge.
+ */
+typedef union {
+    struct {
+        /** sda_hold_time : R/W; bitpos: [8:0]; default: 0;
+         *  This register is used to configure the time to hold the data after the negative
+         *  edge of SCL, in I2C module clock cycles.
+         */
+        uint32_t sda_hold_time:9;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} lp_i2c_sda_hold_reg_t;
+
+/** Type of sda_sample register
+ *  Configures the sample time after a positive SCL edge.
+ */
+typedef union {
+    struct {
+        /** sda_sample_time : R/W; bitpos: [8:0]; default: 0;
+         *  This register is used to configure for how long SDA is sampled, in I2C module clock
+         *  cycles.
+         */
+        uint32_t sda_sample_time:9;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} lp_i2c_sda_sample_reg_t;
+
+/** Type of scl_high_period register
+ *  Configures the high level width of SCL
+ */
+typedef union {
+    struct {
+        /** scl_high_period : R/W; bitpos: [8:0]; default: 0;
+         *  This register is used to configure for how long SCL setup to high level and remains
+         *  high in master mode, in I2C module clock cycles.
+         */
+        uint32_t scl_high_period:9;
+        /** scl_wait_high_period : R/W; bitpos: [15:9]; default: 0;
+         *  This register is used to configure for the SCL_FSM's waiting period for SCL high
+         *  level in master mode, in I2C module clock cycles.
+         */
+        uint32_t scl_wait_high_period:7;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} lp_i2c_scl_high_period_reg_t;
+
+/** Type of scl_start_hold register
+ *  Configures the delay between the SDA and SCL negative edge for a start condition
+ */
+typedef union {
+    struct {
+        /** scl_start_hold_time : R/W; bitpos: [8:0]; default: 8;
+         *  This register is used to configure the time between the negative edge
+         *  of SDA and the negative edge of SCL for a START condition, in I2C module clock
+         *  cycles.
+         */
+        uint32_t scl_start_hold_time:9;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} lp_i2c_scl_start_hold_reg_t;
+
+/** Type of scl_rstart_setup register
+ *  Configures the delay between the positive
+ *  edge of SCL and the negative edge of SDA
+ */
+typedef union {
+    struct {
+        /** scl_rstart_setup_time : R/W; bitpos: [8:0]; default: 8;
+         *  This register is used to configure the time between the positive
+         *  edge of SCL and the negative edge of SDA for a RESTART condition, in I2C module
+         *  clock cycles.
+         */
+        uint32_t scl_rstart_setup_time:9;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} lp_i2c_scl_rstart_setup_reg_t;
+
+/** Type of scl_stop_hold register
+ *  Configures the delay after the SCL clock
+ *  edge for a stop condition
+ */
+typedef union {
+    struct {
+        /** scl_stop_hold_time : R/W; bitpos: [8:0]; default: 8;
+         *  This register is used to configure the delay after the STOP condition,
+         *  in I2C module clock cycles.
+         */
+        uint32_t scl_stop_hold_time:9;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} lp_i2c_scl_stop_hold_reg_t;
+
+/** Type of scl_stop_setup register
+ *  Configures the delay between the SDA and
+ *  SCL positive edge for a stop condition
+ */
+typedef union {
+    struct {
+        /** scl_stop_setup_time : R/W; bitpos: [8:0]; default: 8;
+         *  This register is used to configure the time between the positive edge
+         *  of SCL and the positive edge of SDA, in I2C module clock cycles.
+         */
+        uint32_t scl_stop_setup_time:9;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} lp_i2c_scl_stop_setup_reg_t;
+
+/** Type of scl_st_time_out register
+ *  SCL status time out register
+ */
+typedef union {
+    struct {
+        /** scl_st_to_i2c : R/W; bitpos: [4:0]; default: 16;
+         *  The threshold value of SCL_FSM state unchanged period. It should be o more than 23
+         */
+        uint32_t scl_st_to_i2c:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} lp_i2c_scl_st_time_out_reg_t;
+
+/** Type of scl_main_st_time_out register
+ *  SCL main status time out register
+ */
+typedef union {
+    struct {
+        /** scl_main_st_to_i2c : R/W; bitpos: [4:0]; default: 16;
+         *  The threshold value of SCL_MAIN_FSM state unchanged period.nIt should be o more
+         *  than 23
+         */
+        uint32_t scl_main_st_to_i2c:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} lp_i2c_scl_main_st_time_out_reg_t;
+
+
+/** Group: Configuration registers */
+/** Type of ctr register
+ *  Transmission setting
+ */
+typedef union {
+    struct {
+        /** sda_force_out : R/W; bitpos: [0]; default: 0;
+         *  1: direct output, 0: open drain output.
+         */
+        uint32_t sda_force_out:1;
+        /** scl_force_out : R/W; bitpos: [1]; default: 0;
+         *  1: direct output, 0: open drain output.
+         */
+        uint32_t scl_force_out:1;
+        /** sample_scl_level : R/W; bitpos: [2]; default: 0;
+         *  This register is used to select the sample mode.
+         *  1: sample SDA data on the SCL low level.
+         *  0: sample SDA data on the SCL high level.
+         */
+        uint32_t sample_scl_level:1;
+        /** rx_full_ack_level : R/W; bitpos: [3]; default: 1;
+         *  This register is used to configure the ACK value that need to sent by master when
+         *  the rx_fifo_cnt has reached the threshold.
+         */
+        uint32_t rx_full_ack_level:1;
+        uint32_t reserved_4:1;
+        /** trans_start : WT; bitpos: [5]; default: 0;
+         *  Set this bit to start sending the data in txfifo.
+         */
+        uint32_t trans_start:1;
+        /** tx_lsb_first : R/W; bitpos: [6]; default: 0;
+         *  This bit is used to control the sending mode for data needing to be sent.
+         *  1: send data from the least significant bit,
+         *  0: send data from the most significant bit.
+         */
+        uint32_t tx_lsb_first:1;
+        /** rx_lsb_first : R/W; bitpos: [7]; default: 0;
+         *  This bit is used to control the storage mode for received data.
+         *  1: receive data from the least significant bit,
+         *  0: receive data from the most significant bit.
+         */
+        uint32_t rx_lsb_first:1;
+        /** clk_en : R/W; bitpos: [8]; default: 0;
+         *  Reserved
+         */
+        uint32_t clk_en:1;
+        /** arbitration_en : R/W; bitpos: [9]; default: 1;
+         *  This is the enable bit for arbitration_lost.
+         */
+        uint32_t arbitration_en:1;
+        /** fsm_rst : WT; bitpos: [10]; default: 0;
+         *  This register is used to reset the scl FMS.
+         */
+        uint32_t fsm_rst:1;
+        /** conf_upgate : WT; bitpos: [11]; default: 0;
+         *  synchronization bit
+         */
+        uint32_t conf_upgate:1;
+        uint32_t reserved_12:20;
+    };
+    uint32_t val;
+} lp_i2c_ctr_reg_t;
+
+/** Type of to register
+ *  Setting time out control for receiving data.
+ */
+typedef union {
+    struct {
+        /** time_out_value : R/W; bitpos: [4:0]; default: 16;
+         *  This register is used to configure the timeout for receiving a data bit in APB
+         *  clock cycles.
+         */
+        uint32_t time_out_value:5;
+        /** time_out_en : R/W; bitpos: [5]; default: 0;
+         *  This is the enable bit for time out control.
+         */
+        uint32_t time_out_en:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} lp_i2c_to_reg_t;
+
+/** Type of fifo_conf register
+ *  FIFO configuration register.
+ */
+typedef union {
+    struct {
+        /** rxfifo_wm_thrhd : R/W; bitpos: [3:0]; default: 6;
+         *  The water mark threshold of rx FIFO in nonfifo access mode. When
+         *  reg_reg_fifo_prt_en is 1 and rx FIFO counter is bigger than
+         *  reg_rxfifo_wm_thrhd[3:0], reg_rxfifo_wm_int_raw bit will be valid.
+         */
+        uint32_t rxfifo_wm_thrhd:4;
+        uint32_t reserved_4:1;
+        /** txfifo_wm_thrhd : R/W; bitpos: [8:5]; default: 2;
+         *  The water mark threshold of tx FIFO in nonfifo access mode. When
+         *  reg_reg_fifo_prt_en is 1 and tx FIFO counter is smaller than
+         *  reg_txfifo_wm_thrhd[3:0], reg_txfifo_wm_int_raw bit will be valid.
+         */
+        uint32_t txfifo_wm_thrhd:4;
+        uint32_t reserved_9:1;
+        /** nonfifo_en : R/W; bitpos: [10]; default: 0;
+         *  Set this bit to enable APB nonfifo access.
+         */
+        uint32_t nonfifo_en:1;
+        uint32_t reserved_11:1;
+        /** rx_fifo_rst : R/W; bitpos: [12]; default: 0;
+         *  Set this bit to reset rx-fifo.
+         */
+        uint32_t rx_fifo_rst:1;
+        /** tx_fifo_rst : R/W; bitpos: [13]; default: 0;
+         *  Set this bit to reset tx-fifo.
+         */
+        uint32_t tx_fifo_rst:1;
+        /** fifo_prt_en : R/W; bitpos: [14]; default: 1;
+         *  The control enable bit of FIFO pointer in non-fifo access mode. This bit controls
+         *  the valid bits and the interrupts of tx/rx_fifo overflow, underflow, full and empty.
+         */
+        uint32_t fifo_prt_en:1;
+        uint32_t reserved_15:17;
+    };
+    uint32_t val;
+} lp_i2c_fifo_conf_reg_t;
+
+/** Type of filter_cfg register
+ *  SCL and SDA filter configuration register
+ */
+typedef union {
+    struct {
+        /** scl_filter_thres : R/W; bitpos: [3:0]; default: 0;
+         *  When a pulse on the SCL input has smaller width than this register value
+         *  in I2C module clock cycles, the I2C controller will ignore that pulse.
+         */
+        uint32_t scl_filter_thres:4;
+        /** sda_filter_thres : R/W; bitpos: [7:4]; default: 0;
+         *  When a pulse on the SDA input has smaller width than this register value
+         *  in I2C module clock cycles, the I2C controller will ignore that pulse.
+         */
+        uint32_t sda_filter_thres:4;
+        /** scl_filter_en : R/W; bitpos: [8]; default: 1;
+         *  This is the filter enable bit for SCL.
+         */
+        uint32_t scl_filter_en:1;
+        /** sda_filter_en : R/W; bitpos: [9]; default: 1;
+         *  This is the filter enable bit for SDA.
+         */
+        uint32_t sda_filter_en:1;
+        uint32_t reserved_10:22;
+    };
+    uint32_t val;
+} lp_i2c_filter_cfg_reg_t;
+
+/** Type of clk_conf register
+ *  I2C CLK configuration register
+ */
+typedef union {
+    struct {
+        /** sclk_div_num : R/W; bitpos: [7:0]; default: 0;
+         *  the integral part of the fractional divisor for i2c module
+         */
+        uint32_t sclk_div_num:8;
+        /** sclk_div_a : R/W; bitpos: [13:8]; default: 0;
+         *  the numerator of the fractional part of the fractional divisor for i2c module
+         */
+        uint32_t sclk_div_a:6;
+        /** sclk_div_b : R/W; bitpos: [19:14]; default: 0;
+         *  the denominator of the fractional part of the fractional divisor for i2c module
+         */
+        uint32_t sclk_div_b:6;
+        /** sclk_sel : R/W; bitpos: [20]; default: 0;
+         *  The clock selection for i2c module:0-XTAL,1-CLK_8MHz.
+         */
+        uint32_t sclk_sel:1;
+        /** sclk_active : R/W; bitpos: [21]; default: 1;
+         *  The clock switch for i2c module
+         */
+        uint32_t sclk_active:1;
+        uint32_t reserved_22:10;
+    };
+    uint32_t val;
+} lp_i2c_clk_conf_reg_t;
+
+/** Type of scl_sp_conf register
+ *  Power configuration register
+ */
+typedef union {
+    struct {
+        /** scl_rst_slv_en : R/W/SC; bitpos: [0]; default: 0;
+         *  When I2C master is IDLE, set this bit to send out SCL pulses. The number of pulses
+         *  equals to reg_scl_rst_slv_num[4:0].
+         */
+        uint32_t scl_rst_slv_en:1;
+        /** scl_rst_slv_num : R/W; bitpos: [5:1]; default: 0;
+         *  Configure the pulses of SCL generated in I2C master mode. Valid when
+         *  reg_scl_rst_slv_en is 1.
+         */
+        uint32_t scl_rst_slv_num:5;
+        /** scl_pd_en : R/W; bitpos: [6]; default: 0;
+         *  The power down enable bit for the I2C output SCL line. 1: Power down. 0: Not power
+         *  down. Set reg_scl_force_out and reg_scl_pd_en to 1 to stretch SCL low.
+         */
+        uint32_t scl_pd_en:1;
+        /** sda_pd_en : R/W; bitpos: [7]; default: 0;
+         *  The power down enable bit for the I2C output SDA line. 1: Power down. 0: Not power
+         *  down. Set reg_sda_force_out and reg_sda_pd_en to 1 to stretch SDA low.
+         */
+        uint32_t sda_pd_en:1;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} lp_i2c_scl_sp_conf_reg_t;
+
+
+/** Group: Status registers */
+/** Type of sr register
+ *  Describe I2C work status.
+ */
+typedef union {
+    struct {
+        /** resp_rec : RO; bitpos: [0]; default: 0;
+         *  The received ACK value in master mode or slave mode. 0: ACK, 1: NACK.
+         */
+        uint32_t resp_rec:1;
+        uint32_t reserved_1:2;
+        /** arb_lost : RO; bitpos: [3]; default: 0;
+         *  When the I2C controller loses control of SCL line, this register changes to 1.
+         */
+        uint32_t arb_lost:1;
+        /** bus_busy : RO; bitpos: [4]; default: 0;
+         *  1: the I2C bus is busy transferring data, 0: the I2C bus is in idle state.
+         */
+        uint32_t bus_busy:1;
+        uint32_t reserved_5:3;
+        /** rxfifo_cnt : RO; bitpos: [12:8]; default: 0;
+         *  This field represents the amount of data needed to be sent.
+         */
+        uint32_t rxfifo_cnt:5;
+        uint32_t reserved_13:5;
+        /** txfifo_cnt : RO; bitpos: [22:18]; default: 0;
+         *  This field stores the amount of received data in RAM.
+         */
+        uint32_t txfifo_cnt:5;
+        uint32_t reserved_23:1;
+        /** scl_main_state_last : RO; bitpos: [26:24]; default: 0;
+         *  This field indicates the states of the I2C module state machine.
+         *  0: Idle, 1: Address shift, 2: ACK address, 3: Rx data, 4: Tx data, 5: Send ACK, 6:
+         *  Wait ACK
+         */
+        uint32_t scl_main_state_last:3;
+        uint32_t reserved_27:1;
+        /** scl_state_last : RO; bitpos: [30:28]; default: 0;
+         *  This field indicates the states of the state machine used to produce SCL.
+         *  0: Idle, 1: Start, 2: Negative edge, 3: Low, 4: Positive edge, 5: High, 6: Stop
+         */
+        uint32_t scl_state_last:3;
+        uint32_t reserved_31:1;
+    };
+    uint32_t val;
+} lp_i2c_sr_reg_t;
+
+/** Type of fifo_st register
+ *  FIFO status register.
+ */
+typedef union {
+    struct {
+        /** rxfifo_raddr : RO; bitpos: [3:0]; default: 0;
+         *  This is the offset address of the APB reading from rxfifo
+         */
+        uint32_t rxfifo_raddr:4;
+        uint32_t reserved_4:1;
+        /** rxfifo_waddr : RO; bitpos: [8:5]; default: 0;
+         *  This is the offset address of i2c module receiving data and writing to rxfifo.
+         */
+        uint32_t rxfifo_waddr:4;
+        uint32_t reserved_9:1;
+        /** txfifo_raddr : RO; bitpos: [13:10]; default: 0;
+         *  This is the offset address of i2c module reading from txfifo.
+         */
+        uint32_t txfifo_raddr:4;
+        uint32_t reserved_14:1;
+        /** txfifo_waddr : RO; bitpos: [18:15]; default: 0;
+         *  This is the offset address of APB bus writing to txfifo.
+         */
+        uint32_t txfifo_waddr:4;
+        uint32_t reserved_19:13;
+    };
+    uint32_t val;
+} lp_i2c_fifo_st_reg_t;
+
+/** Type of data register
+ *  Rx FIFO read data.
+ */
+typedef union {
+    struct {
+        /** fifo_rdata : RO; bitpos: [7:0]; default: 0;
+         *  The value of rx FIFO read data.
+         */
+        uint32_t fifo_rdata:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} lp_i2c_data_reg_t;
+
+
+/** Group: Interrupt registers */
+/** Type of int_raw register
+ *  Raw interrupt status
+ */
+typedef union {
+    struct {
+        /** rxfifo_wm_int_raw : R/SS/WTC; bitpos: [0]; default: 0;
+         *  The raw interrupt bit for I2C_RXFIFO_WM_INT interrupt.
+         */
+        uint32_t rxfifo_wm_int_raw:1;
+        /** txfifo_wm_int_raw : R/SS/WTC; bitpos: [1]; default: 1;
+         *  The raw interrupt bit for I2C_TXFIFO_WM_INT interrupt.
+         */
+        uint32_t txfifo_wm_int_raw:1;
+        /** rxfifo_ovf_int_raw : R/SS/WTC; bitpos: [2]; default: 0;
+         *  The raw interrupt bit for I2C_RXFIFO_OVF_INT interrupt.
+         */
+        uint32_t rxfifo_ovf_int_raw:1;
+        /** end_detect_int_raw : R/SS/WTC; bitpos: [3]; default: 0;
+         *  The raw interrupt bit for the I2C_END_DETECT_INT interrupt.
+         */
+        uint32_t end_detect_int_raw:1;
+        /** byte_trans_done_int_raw : R/SS/WTC; bitpos: [4]; default: 0;
+         *  The raw interrupt bit for the I2C_END_DETECT_INT interrupt.
+         */
+        uint32_t byte_trans_done_int_raw:1;
+        /** arbitration_lost_int_raw : R/SS/WTC; bitpos: [5]; default: 0;
+         *  The raw interrupt bit for the I2C_ARBITRATION_LOST_INT interrupt.
+         */
+        uint32_t arbitration_lost_int_raw:1;
+        /** mst_txfifo_udf_int_raw : R/SS/WTC; bitpos: [6]; default: 0;
+         *  The raw interrupt bit for I2C_TRANS_COMPLETE_INT interrupt.
+         */
+        uint32_t mst_txfifo_udf_int_raw:1;
+        /** trans_complete_int_raw : R/SS/WTC; bitpos: [7]; default: 0;
+         *  The raw interrupt bit for the I2C_TRANS_COMPLETE_INT interrupt.
+         */
+        uint32_t trans_complete_int_raw:1;
+        /** time_out_int_raw : R/SS/WTC; bitpos: [8]; default: 0;
+         *  The raw interrupt bit for the I2C_TIME_OUT_INT interrupt.
+         */
+        uint32_t time_out_int_raw:1;
+        /** trans_start_int_raw : R/SS/WTC; bitpos: [9]; default: 0;
+         *  The raw interrupt bit for the I2C_TRANS_START_INT interrupt.
+         */
+        uint32_t trans_start_int_raw:1;
+        /** nack_int_raw : R/SS/WTC; bitpos: [10]; default: 0;
+         *  The raw interrupt bit for I2C_SLAVE_STRETCH_INT interrupt.
+         */
+        uint32_t nack_int_raw:1;
+        /** txfifo_ovf_int_raw : R/SS/WTC; bitpos: [11]; default: 0;
+         *  The raw interrupt bit for I2C_TXFIFO_OVF_INT interrupt.
+         */
+        uint32_t txfifo_ovf_int_raw:1;
+        /** rxfifo_udf_int_raw : R/SS/WTC; bitpos: [12]; default: 0;
+         *  The raw interrupt bit for I2C_RXFIFO_UDF_INT  interrupt.
+         */
+        uint32_t rxfifo_udf_int_raw:1;
+        /** scl_st_to_int_raw : R/SS/WTC; bitpos: [13]; default: 0;
+         *  The raw interrupt bit for I2C_SCL_ST_TO_INT interrupt.
+         */
+        uint32_t scl_st_to_int_raw:1;
+        /** scl_main_st_to_int_raw : R/SS/WTC; bitpos: [14]; default: 0;
+         *  The raw interrupt bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
+         */
+        uint32_t scl_main_st_to_int_raw:1;
+        /** det_start_int_raw : R/SS/WTC; bitpos: [15]; default: 0;
+         *  The raw interrupt bit for I2C_DET_START_INT interrupt.
+         */
+        uint32_t det_start_int_raw:1;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} lp_i2c_int_raw_reg_t;
+
+/** Type of int_clr register
+ *  Interrupt clear bits
+ */
+typedef union {
+    struct {
+        /** rxfifo_wm_int_clr : WT; bitpos: [0]; default: 0;
+         *  Set this bit to clear I2C_RXFIFO_WM_INT interrupt.
+         */
+        uint32_t rxfifo_wm_int_clr:1;
+        /** txfifo_wm_int_clr : WT; bitpos: [1]; default: 0;
+         *  Set this bit to clear I2C_TXFIFO_WM_INT interrupt.
+         */
+        uint32_t txfifo_wm_int_clr:1;
+        /** rxfifo_ovf_int_clr : WT; bitpos: [2]; default: 0;
+         *  Set this bit to clear I2C_RXFIFO_OVF_INT interrupt.
+         */
+        uint32_t rxfifo_ovf_int_clr:1;
+        /** end_detect_int_clr : WT; bitpos: [3]; default: 0;
+         *  Set this bit to clear the I2C_END_DETECT_INT interrupt.
+         */
+        uint32_t end_detect_int_clr:1;
+        /** byte_trans_done_int_clr : WT; bitpos: [4]; default: 0;
+         *  Set this bit to clear the I2C_END_DETECT_INT interrupt.
+         */
+        uint32_t byte_trans_done_int_clr:1;
+        /** arbitration_lost_int_clr : WT; bitpos: [5]; default: 0;
+         *  Set this bit to clear the I2C_ARBITRATION_LOST_INT interrupt.
+         */
+        uint32_t arbitration_lost_int_clr:1;
+        /** mst_txfifo_udf_int_clr : WT; bitpos: [6]; default: 0;
+         *  Set this bit to clear I2C_TRANS_COMPLETE_INT interrupt.
+         */
+        uint32_t mst_txfifo_udf_int_clr:1;
+        /** trans_complete_int_clr : WT; bitpos: [7]; default: 0;
+         *  Set this bit to clear the I2C_TRANS_COMPLETE_INT interrupt.
+         */
+        uint32_t trans_complete_int_clr:1;
+        /** time_out_int_clr : WT; bitpos: [8]; default: 0;
+         *  Set this bit to clear the I2C_TIME_OUT_INT interrupt.
+         */
+        uint32_t time_out_int_clr:1;
+        /** trans_start_int_clr : WT; bitpos: [9]; default: 0;
+         *  Set this bit to clear the I2C_TRANS_START_INT interrupt.
+         */
+        uint32_t trans_start_int_clr:1;
+        /** nack_int_clr : WT; bitpos: [10]; default: 0;
+         *  Set this bit to clear I2C_SLAVE_STRETCH_INT interrupt.
+         */
+        uint32_t nack_int_clr:1;
+        /** txfifo_ovf_int_clr : WT; bitpos: [11]; default: 0;
+         *  Set this bit to clear I2C_TXFIFO_OVF_INT interrupt.
+         */
+        uint32_t txfifo_ovf_int_clr:1;
+        /** rxfifo_udf_int_clr : WT; bitpos: [12]; default: 0;
+         *  Set this bit to clear I2C_RXFIFO_UDF_INT  interrupt.
+         */
+        uint32_t rxfifo_udf_int_clr:1;
+        /** scl_st_to_int_clr : WT; bitpos: [13]; default: 0;
+         *  Set this bit to clear I2C_SCL_ST_TO_INT interrupt.
+         */
+        uint32_t scl_st_to_int_clr:1;
+        /** scl_main_st_to_int_clr : WT; bitpos: [14]; default: 0;
+         *  Set this bit to clear I2C_SCL_MAIN_ST_TO_INT interrupt.
+         */
+        uint32_t scl_main_st_to_int_clr:1;
+        /** det_start_int_clr : WT; bitpos: [15]; default: 0;
+         *  Set this bit to clear I2C_DET_START_INT interrupt.
+         */
+        uint32_t det_start_int_clr:1;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} lp_i2c_int_clr_reg_t;
+
+/** Type of int_ena register
+ *  Interrupt enable bits
+ */
+typedef union {
+    struct {
+        /** rxfifo_wm_int_ena : R/W; bitpos: [0]; default: 0;
+         *  The interrupt enable bit for I2C_RXFIFO_WM_INT interrupt.
+         */
+        uint32_t rxfifo_wm_int_ena:1;
+        /** txfifo_wm_int_ena : R/W; bitpos: [1]; default: 0;
+         *  The interrupt enable bit for I2C_TXFIFO_WM_INT interrupt.
+         */
+        uint32_t txfifo_wm_int_ena:1;
+        /** rxfifo_ovf_int_ena : R/W; bitpos: [2]; default: 0;
+         *  The interrupt enable bit for I2C_RXFIFO_OVF_INT interrupt.
+         */
+        uint32_t rxfifo_ovf_int_ena:1;
+        /** end_detect_int_ena : R/W; bitpos: [3]; default: 0;
+         *  The interrupt enable bit for the I2C_END_DETECT_INT interrupt.
+         */
+        uint32_t end_detect_int_ena:1;
+        /** byte_trans_done_int_ena : R/W; bitpos: [4]; default: 0;
+         *  The interrupt enable bit for the I2C_END_DETECT_INT interrupt.
+         */
+        uint32_t byte_trans_done_int_ena:1;
+        /** arbitration_lost_int_ena : R/W; bitpos: [5]; default: 0;
+         *  The interrupt enable bit for the I2C_ARBITRATION_LOST_INT interrupt.
+         */
+        uint32_t arbitration_lost_int_ena:1;
+        /** mst_txfifo_udf_int_ena : R/W; bitpos: [6]; default: 0;
+         *  The interrupt enable bit for I2C_TRANS_COMPLETE_INT interrupt.
+         */
+        uint32_t mst_txfifo_udf_int_ena:1;
+        /** trans_complete_int_ena : R/W; bitpos: [7]; default: 0;
+         *  The interrupt enable bit for the I2C_TRANS_COMPLETE_INT interrupt.
+         */
+        uint32_t trans_complete_int_ena:1;
+        /** time_out_int_ena : R/W; bitpos: [8]; default: 0;
+         *  The interrupt enable bit for the I2C_TIME_OUT_INT interrupt.
+         */
+        uint32_t time_out_int_ena:1;
+        /** trans_start_int_ena : R/W; bitpos: [9]; default: 0;
+         *  The interrupt enable bit for the I2C_TRANS_START_INT interrupt.
+         */
+        uint32_t trans_start_int_ena:1;
+        /** nack_int_ena : R/W; bitpos: [10]; default: 0;
+         *  The interrupt enable bit for I2C_SLAVE_STRETCH_INT interrupt.
+         */
+        uint32_t nack_int_ena:1;
+        /** txfifo_ovf_int_ena : R/W; bitpos: [11]; default: 0;
+         *  The interrupt enable bit for I2C_TXFIFO_OVF_INT interrupt.
+         */
+        uint32_t txfifo_ovf_int_ena:1;
+        /** rxfifo_udf_int_ena : R/W; bitpos: [12]; default: 0;
+         *  The interrupt enable bit for I2C_RXFIFO_UDF_INT  interrupt.
+         */
+        uint32_t rxfifo_udf_int_ena:1;
+        /** scl_st_to_int_ena : R/W; bitpos: [13]; default: 0;
+         *  The interrupt enable bit for I2C_SCL_ST_TO_INT interrupt.
+         */
+        uint32_t scl_st_to_int_ena:1;
+        /** scl_main_st_to_int_ena : R/W; bitpos: [14]; default: 0;
+         *  The interrupt enable bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
+         */
+        uint32_t scl_main_st_to_int_ena:1;
+        /** det_start_int_ena : R/W; bitpos: [15]; default: 0;
+         *  The interrupt enable bit for I2C_DET_START_INT interrupt.
+         */
+        uint32_t det_start_int_ena:1;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} lp_i2c_int_ena_reg_t;
+
+/** Type of int_status register
+ *  Status of captured I2C communication events
+ */
+typedef union {
+    struct {
+        /** rxfifo_wm_int_st : RO; bitpos: [0]; default: 0;
+         *  The masked interrupt status bit for I2C_RXFIFO_WM_INT interrupt.
+         */
+        uint32_t rxfifo_wm_int_st:1;
+        /** txfifo_wm_int_st : RO; bitpos: [1]; default: 0;
+         *  The masked interrupt status bit for I2C_TXFIFO_WM_INT interrupt.
+         */
+        uint32_t txfifo_wm_int_st:1;
+        /** rxfifo_ovf_int_st : RO; bitpos: [2]; default: 0;
+         *  The masked interrupt status bit for I2C_RXFIFO_OVF_INT interrupt.
+         */
+        uint32_t rxfifo_ovf_int_st:1;
+        /** end_detect_int_st : RO; bitpos: [3]; default: 0;
+         *  The masked interrupt status bit for the I2C_END_DETECT_INT interrupt.
+         */
+        uint32_t end_detect_int_st:1;
+        /** byte_trans_done_int_st : RO; bitpos: [4]; default: 0;
+         *  The masked interrupt status bit for the I2C_END_DETECT_INT interrupt.
+         */
+        uint32_t byte_trans_done_int_st:1;
+        /** arbitration_lost_int_st : RO; bitpos: [5]; default: 0;
+         *  The masked interrupt status bit for the I2C_ARBITRATION_LOST_INT interrupt.
+         */
+        uint32_t arbitration_lost_int_st:1;
+        /** mst_txfifo_udf_int_st : RO; bitpos: [6]; default: 0;
+         *  The masked interrupt status bit for I2C_TRANS_COMPLETE_INT interrupt.
+         */
+        uint32_t mst_txfifo_udf_int_st:1;
+        /** trans_complete_int_st : RO; bitpos: [7]; default: 0;
+         *  The masked interrupt status bit for the I2C_TRANS_COMPLETE_INT interrupt.
+         */
+        uint32_t trans_complete_int_st:1;
+        /** time_out_int_st : RO; bitpos: [8]; default: 0;
+         *  The masked interrupt status bit for the I2C_TIME_OUT_INT interrupt.
+         */
+        uint32_t time_out_int_st:1;
+        /** trans_start_int_st : RO; bitpos: [9]; default: 0;
+         *  The masked interrupt status bit for the I2C_TRANS_START_INT interrupt.
+         */
+        uint32_t trans_start_int_st:1;
+        /** nack_int_st : RO; bitpos: [10]; default: 0;
+         *  The masked interrupt status bit for I2C_SLAVE_STRETCH_INT interrupt.
+         */
+        uint32_t nack_int_st:1;
+        /** txfifo_ovf_int_st : RO; bitpos: [11]; default: 0;
+         *  The masked interrupt status bit for I2C_TXFIFO_OVF_INT interrupt.
+         */
+        uint32_t txfifo_ovf_int_st:1;
+        /** rxfifo_udf_int_st : RO; bitpos: [12]; default: 0;
+         *  The masked interrupt status bit for I2C_RXFIFO_UDF_INT  interrupt.
+         */
+        uint32_t rxfifo_udf_int_st:1;
+        /** scl_st_to_int_st : RO; bitpos: [13]; default: 0;
+         *  The masked interrupt status bit for I2C_SCL_ST_TO_INT interrupt.
+         */
+        uint32_t scl_st_to_int_st:1;
+        /** scl_main_st_to_int_st : RO; bitpos: [14]; default: 0;
+         *  The masked interrupt status bit for I2C_SCL_MAIN_ST_TO_INT interrupt.
+         */
+        uint32_t scl_main_st_to_int_st:1;
+        /** det_start_int_st : RO; bitpos: [15]; default: 0;
+         *  The masked interrupt status bit for I2C_DET_START_INT interrupt.
+         */
+        uint32_t det_start_int_st:1;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} lp_i2c_int_status_reg_t;
+
+
+/** Group: Command registers */
+/** Type of comd0 register
+ *  I2C command register 0
+ */
+typedef union {
+    struct {
+        /** command0 : R/W; bitpos: [13:0]; default: 0;
+         *  This is the content of command 0. It consists of three parts:
+         *  op_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.
+         *  Byte_num represents the number of bytes that need to be sent or received.
+         *  ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
+         *  structure for more
+         *  Information.
+         */
+        uint32_t command0:14;
+        uint32_t reserved_14:17;
+        /** command0_done : R/W/SS; bitpos: [31]; default: 0;
+         *  When command 0 is done in I2C Master mode, this bit changes to high
+         *  level.
+         */
+        uint32_t command0_done:1;
+    };
+    uint32_t val;
+} lp_i2c_comd0_reg_t;
+
+/** Type of comd1 register
+ *  I2C command register 1
+ */
+typedef union {
+    struct {
+        /** command1 : R/W; bitpos: [13:0]; default: 0;
+         *  This is the content of command 1. It consists of three parts:
+         *  op_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.
+         *  Byte_num represents the number of bytes that need to be sent or received.
+         *  ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
+         *  structure for more
+         *  Information.
+         */
+        uint32_t command1:14;
+        uint32_t reserved_14:17;
+        /** command1_done : R/W/SS; bitpos: [31]; default: 0;
+         *  When command 1 is done in I2C Master mode, this bit changes to high
+         *  level.
+         */
+        uint32_t command1_done:1;
+    };
+    uint32_t val;
+} lp_i2c_comd1_reg_t;
+
+/** Type of comd2 register
+ *  I2C command register 2
+ */
+typedef union {
+    struct {
+        /** command2 : R/W; bitpos: [13:0]; default: 0;
+         *  This is the content of command 2. It consists of three parts:
+         *  op_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.
+         *  Byte_num represents the number of bytes that need to be sent or received.
+         *  ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
+         *  structure for more
+         *  Information.
+         */
+        uint32_t command2:14;
+        uint32_t reserved_14:17;
+        /** command2_done : R/W/SS; bitpos: [31]; default: 0;
+         *  When command 2 is done in I2C Master mode, this bit changes to high
+         *  Level.
+         */
+        uint32_t command2_done:1;
+    };
+    uint32_t val;
+} lp_i2c_comd2_reg_t;
+
+/** Type of comd3 register
+ *  I2C command register 3
+ */
+typedef union {
+    struct {
+        /** command3 : R/W; bitpos: [13:0]; default: 0;
+         *  This is the content of command 3. It consists of three parts:
+         *  op_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.
+         *  Byte_num represents the number of bytes that need to be sent or received.
+         *  ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
+         *  structure for more
+         *  Information.
+         */
+        uint32_t command3:14;
+        uint32_t reserved_14:17;
+        /** command3_done : R/W/SS; bitpos: [31]; default: 0;
+         *  When command 3 is done in I2C Master mode, this bit changes to high
+         *  level.
+         */
+        uint32_t command3_done:1;
+    };
+    uint32_t val;
+} lp_i2c_comd3_reg_t;
+
+/** Type of comd4 register
+ *  I2C command register 4
+ */
+typedef union {
+    struct {
+        /** command4 : R/W; bitpos: [13:0]; default: 0;
+         *  This is the content of command 4. It consists of three parts:
+         *  op_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.
+         *  Byte_num represents the number of bytes that need to be sent or received.
+         *  ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
+         *  structure for more
+         *  Information.
+         */
+        uint32_t command4:14;
+        uint32_t reserved_14:17;
+        /** command4_done : R/W/SS; bitpos: [31]; default: 0;
+         *  When command 4 is done in I2C Master mode, this bit changes to high
+         *  level.
+         */
+        uint32_t command4_done:1;
+    };
+    uint32_t val;
+} lp_i2c_comd4_reg_t;
+
+/** Type of comd5 register
+ *  I2C command register 5
+ */
+typedef union {
+    struct {
+        /** command5 : R/W; bitpos: [13:0]; default: 0;
+         *  This is the content of command 5. It consists of three parts:
+         *  op_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.
+         *  Byte_num represents the number of bytes that need to be sent or received.
+         *  ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
+         *  structure for more
+         *  Information.
+         */
+        uint32_t command5:14;
+        uint32_t reserved_14:17;
+        /** command5_done : R/W/SS; bitpos: [31]; default: 0;
+         *  When command 5 is done in I2C Master mode, this bit changes to high level.
+         */
+        uint32_t command5_done:1;
+    };
+    uint32_t val;
+} lp_i2c_comd5_reg_t;
+
+/** Type of comd6 register
+ *  I2C command register 6
+ */
+typedef union {
+    struct {
+        /** command6 : R/W; bitpos: [13:0]; default: 0;
+         *  This is the content of command 6. It consists of three parts:
+         *  op_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.
+         *  Byte_num represents the number of bytes that need to be sent or received.
+         *  ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
+         *  structure for more
+         *  Information.
+         */
+        uint32_t command6:14;
+        uint32_t reserved_14:17;
+        /** command6_done : R/W/SS; bitpos: [31]; default: 0;
+         *  When command 6 is done in I2C Master mode, this bit changes to high level.
+         */
+        uint32_t command6_done:1;
+    };
+    uint32_t val;
+} lp_i2c_comd6_reg_t;
+
+/** Type of comd7 register
+ *  I2C command register 7
+ */
+typedef union {
+    struct {
+        /** command7 : R/W; bitpos: [13:0]; default: 0;
+         *  This is the content of command 7. It consists of three parts:
+         *  op_code is the command, 0: RSTART, 1: WRITE, 2: READ, 3: STOP, 4: END.
+         *  Byte_num represents the number of bytes that need to be sent or received.
+         *  ack_check_en, ack_exp and ack are used to control the ACK bit. See I2C cmd
+         *  structure for more
+         *  Information.
+         */
+        uint32_t command7:14;
+        uint32_t reserved_14:17;
+        /** command7_done : R/W/SS; bitpos: [31]; default: 0;
+         *  When command 7 is done in I2C Master mode, this bit changes to high level.
+         */
+        uint32_t command7_done:1;
+    };
+    uint32_t val;
+} lp_i2c_comd7_reg_t;
+
+
+/** Group: Version register */
+/** Type of date register
+ *  Version register
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [31:0]; default: 35656003;
+         *  This is the the version register.
+         */
+        uint32_t date:32;
+    };
+    uint32_t val;
+} lp_i2c_date_reg_t;
+
+
+/** Group: Address register */
+/** Type of txfifo_start_addr register
+ *  I2C TXFIFO base address register
+ */
+typedef union {
+    struct {
+        /** txfifo_start_addr : HRO; bitpos: [31:0]; default: 0;
+         *  This is the I2C txfifo first address.
+         */
+        uint32_t txfifo_start_addr:32;
+    };
+    uint32_t val;
+} lp_i2c_txfifo_start_addr_reg_t;
+
+/** Type of rxfifo_start_addr register
+ *  I2C RXFIFO base address register
+ */
+typedef union {
+    struct {
+        /** rxfifo_start_addr : HRO; bitpos: [31:0]; default: 0;
+         *  This is the I2C rxfifo first address.
+         */
+        uint32_t rxfifo_start_addr:32;
+    };
+    uint32_t val;
+} lp_i2c_rxfifo_start_addr_reg_t;
+
+
+typedef struct lp_i2c_dev_t {
+    volatile lp_i2c_scl_low_period_reg_t scl_low_period;
+    volatile lp_i2c_ctr_reg_t ctr;
+    volatile lp_i2c_sr_reg_t sr;
+    volatile lp_i2c_to_reg_t to;
+    uint32_t reserved_010;
+    volatile lp_i2c_fifo_st_reg_t fifo_st;
+    volatile lp_i2c_fifo_conf_reg_t fifo_conf;
+    volatile lp_i2c_data_reg_t data;
+    volatile lp_i2c_int_raw_reg_t int_raw;
+    volatile lp_i2c_int_clr_reg_t int_clr;
+    volatile lp_i2c_int_ena_reg_t int_ena;
+    volatile lp_i2c_int_status_reg_t int_status;
+    volatile lp_i2c_sda_hold_reg_t sda_hold;
+    volatile lp_i2c_sda_sample_reg_t sda_sample;
+    volatile lp_i2c_scl_high_period_reg_t scl_high_period;
+    uint32_t reserved_03c;
+    volatile lp_i2c_scl_start_hold_reg_t scl_start_hold;
+    volatile lp_i2c_scl_rstart_setup_reg_t scl_rstart_setup;
+    volatile lp_i2c_scl_stop_hold_reg_t scl_stop_hold;
+    volatile lp_i2c_scl_stop_setup_reg_t scl_stop_setup;
+    volatile lp_i2c_filter_cfg_reg_t filter_cfg;
+    volatile lp_i2c_clk_conf_reg_t clk_conf;
+    volatile lp_i2c_comd0_reg_t comd0;
+    volatile lp_i2c_comd1_reg_t comd1;
+    volatile lp_i2c_comd2_reg_t comd2;
+    volatile lp_i2c_comd3_reg_t comd3;
+    volatile lp_i2c_comd4_reg_t comd4;
+    volatile lp_i2c_comd5_reg_t comd5;
+    volatile lp_i2c_comd6_reg_t comd6;
+    volatile lp_i2c_comd7_reg_t comd7;
+    volatile lp_i2c_scl_st_time_out_reg_t scl_st_time_out;
+    volatile lp_i2c_scl_main_st_time_out_reg_t scl_main_st_time_out;
+    volatile lp_i2c_scl_sp_conf_reg_t scl_sp_conf;
+    uint32_t reserved_084[29];
+    volatile lp_i2c_date_reg_t date;
+    uint32_t reserved_0fc;
+    volatile lp_i2c_txfifo_start_addr_reg_t txfifo_start_addr;
+    uint32_t reserved_104[31];
+    volatile lp_i2c_rxfifo_start_addr_reg_t rxfifo_start_addr;
+} lp_i2c_dev_t;
+
+extern lp_i2c_dev_t LP_I2C;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(lp_i2c_dev_t) == 0x184, "Invalid size of lp_i2c_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/lp_io_reg.h b/components/soc/esp32c6/include/soc/lp_io_reg.h
new file mode 100644
index 0000000000..e57282b97b
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/lp_io_reg.h
@@ -0,0 +1,1263 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** LP_IO_OUT_DATA_REG register
+ *  need des
+ */
+#define LP_IO_OUT_DATA_REG (DR_REG_LP_IO_BASE + 0x0)
+/** LP_IO_LP_GPIO_OUT_DATA : R/W/WTC; bitpos: [7:0]; default: 0;
+ *  set lp gpio output data
+ */
+#define LP_IO_LP_GPIO_OUT_DATA    0x000000FFU
+#define LP_IO_LP_GPIO_OUT_DATA_M  (LP_IO_LP_GPIO_OUT_DATA_V << LP_IO_LP_GPIO_OUT_DATA_S)
+#define LP_IO_LP_GPIO_OUT_DATA_V  0x000000FFU
+#define LP_IO_LP_GPIO_OUT_DATA_S  0
+
+/** LP_IO_OUT_DATA_W1TS_REG register
+ *  need des
+ */
+#define LP_IO_OUT_DATA_W1TS_REG (DR_REG_LP_IO_BASE + 0x4)
+/** LP_IO_LP_GPIO_OUT_DATA_W1TS : WT; bitpos: [7:0]; default: 0;
+ *  set one time output data
+ */
+#define LP_IO_LP_GPIO_OUT_DATA_W1TS    0x000000FFU
+#define LP_IO_LP_GPIO_OUT_DATA_W1TS_M  (LP_IO_LP_GPIO_OUT_DATA_W1TS_V << LP_IO_LP_GPIO_OUT_DATA_W1TS_S)
+#define LP_IO_LP_GPIO_OUT_DATA_W1TS_V  0x000000FFU
+#define LP_IO_LP_GPIO_OUT_DATA_W1TS_S  0
+
+/** LP_IO_OUT_DATA_W1TC_REG register
+ *  need des
+ */
+#define LP_IO_OUT_DATA_W1TC_REG (DR_REG_LP_IO_BASE + 0x8)
+/** LP_IO_LP_GPIO_OUT_DATA_W1TC : WT; bitpos: [7:0]; default: 0;
+ *  clear one time output data
+ */
+#define LP_IO_LP_GPIO_OUT_DATA_W1TC    0x000000FFU
+#define LP_IO_LP_GPIO_OUT_DATA_W1TC_M  (LP_IO_LP_GPIO_OUT_DATA_W1TC_V << LP_IO_LP_GPIO_OUT_DATA_W1TC_S)
+#define LP_IO_LP_GPIO_OUT_DATA_W1TC_V  0x000000FFU
+#define LP_IO_LP_GPIO_OUT_DATA_W1TC_S  0
+
+/** LP_IO_OUT_ENABLE_REG register
+ *  need des
+ */
+#define LP_IO_OUT_ENABLE_REG (DR_REG_LP_IO_BASE + 0xc)
+/** LP_IO_LP_GPIO_ENABLE : R/W/WTC; bitpos: [7:0]; default: 0;
+ *  set lp gpio output data
+ */
+#define LP_IO_LP_GPIO_ENABLE    0x000000FFU
+#define LP_IO_LP_GPIO_ENABLE_M  (LP_IO_LP_GPIO_ENABLE_V << LP_IO_LP_GPIO_ENABLE_S)
+#define LP_IO_LP_GPIO_ENABLE_V  0x000000FFU
+#define LP_IO_LP_GPIO_ENABLE_S  0
+
+/** LP_IO_OUT_ENABLE_W1TS_REG register
+ *  need des
+ */
+#define LP_IO_OUT_ENABLE_W1TS_REG (DR_REG_LP_IO_BASE + 0x10)
+/** LP_IO_LP_GPIO_ENABLE_W1TS : WT; bitpos: [7:0]; default: 0;
+ *  set one time output data
+ */
+#define LP_IO_LP_GPIO_ENABLE_W1TS    0x000000FFU
+#define LP_IO_LP_GPIO_ENABLE_W1TS_M  (LP_IO_LP_GPIO_ENABLE_W1TS_V << LP_IO_LP_GPIO_ENABLE_W1TS_S)
+#define LP_IO_LP_GPIO_ENABLE_W1TS_V  0x000000FFU
+#define LP_IO_LP_GPIO_ENABLE_W1TS_S  0
+
+/** LP_IO_OUT_ENABLE_W1TC_REG register
+ *  need des
+ */
+#define LP_IO_OUT_ENABLE_W1TC_REG (DR_REG_LP_IO_BASE + 0x14)
+/** LP_IO_LP_GPIO_ENABLE_W1TC : WT; bitpos: [7:0]; default: 0;
+ *  clear one time output data
+ */
+#define LP_IO_LP_GPIO_ENABLE_W1TC    0x000000FFU
+#define LP_IO_LP_GPIO_ENABLE_W1TC_M  (LP_IO_LP_GPIO_ENABLE_W1TC_V << LP_IO_LP_GPIO_ENABLE_W1TC_S)
+#define LP_IO_LP_GPIO_ENABLE_W1TC_V  0x000000FFU
+#define LP_IO_LP_GPIO_ENABLE_W1TC_S  0
+
+/** LP_IO_STATUS_REG register
+ *  need des
+ */
+#define LP_IO_STATUS_REG (DR_REG_LP_IO_BASE + 0x18)
+/** LP_IO_LP_GPIO_STATUS_INTERRUPT : R/W/WTC; bitpos: [7:0]; default: 0;
+ *  set lp gpio output data
+ */
+#define LP_IO_LP_GPIO_STATUS_INTERRUPT    0x000000FFU
+#define LP_IO_LP_GPIO_STATUS_INTERRUPT_M  (LP_IO_LP_GPIO_STATUS_INTERRUPT_V << LP_IO_LP_GPIO_STATUS_INTERRUPT_S)
+#define LP_IO_LP_GPIO_STATUS_INTERRUPT_V  0x000000FFU
+#define LP_IO_LP_GPIO_STATUS_INTERRUPT_S  0
+
+/** LP_IO_STATUS_W1TS_REG register
+ *  need des
+ */
+#define LP_IO_STATUS_W1TS_REG (DR_REG_LP_IO_BASE + 0x1c)
+/** LP_IO_LP_GPIO_STATUS_W1TS : WT; bitpos: [7:0]; default: 0;
+ *  set one time output data
+ */
+#define LP_IO_LP_GPIO_STATUS_W1TS    0x000000FFU
+#define LP_IO_LP_GPIO_STATUS_W1TS_M  (LP_IO_LP_GPIO_STATUS_W1TS_V << LP_IO_LP_GPIO_STATUS_W1TS_S)
+#define LP_IO_LP_GPIO_STATUS_W1TS_V  0x000000FFU
+#define LP_IO_LP_GPIO_STATUS_W1TS_S  0
+
+/** LP_IO_STATUS_W1TC_REG register
+ *  need des
+ */
+#define LP_IO_STATUS_W1TC_REG (DR_REG_LP_IO_BASE + 0x20)
+/** LP_IO_LP_GPIO_STATUS_W1TC : WT; bitpos: [7:0]; default: 0;
+ *  clear one time output data
+ */
+#define LP_IO_LP_GPIO_STATUS_W1TC    0x000000FFU
+#define LP_IO_LP_GPIO_STATUS_W1TC_M  (LP_IO_LP_GPIO_STATUS_W1TC_V << LP_IO_LP_GPIO_STATUS_W1TC_S)
+#define LP_IO_LP_GPIO_STATUS_W1TC_V  0x000000FFU
+#define LP_IO_LP_GPIO_STATUS_W1TC_S  0
+
+/** LP_IO_IN_REG register
+ *  need des
+ */
+#define LP_IO_IN_REG (DR_REG_LP_IO_BASE + 0x24)
+/** LP_IO_LP_GPIO_IN_DATA_NEXT : RO; bitpos: [7:0]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO_IN_DATA_NEXT    0x000000FFU
+#define LP_IO_LP_GPIO_IN_DATA_NEXT_M  (LP_IO_LP_GPIO_IN_DATA_NEXT_V << LP_IO_LP_GPIO_IN_DATA_NEXT_S)
+#define LP_IO_LP_GPIO_IN_DATA_NEXT_V  0x000000FFU
+#define LP_IO_LP_GPIO_IN_DATA_NEXT_S  0
+
+/** LP_IO_PIN0_REG register
+ *  need des
+ */
+#define LP_IO_PIN0_REG (DR_REG_LP_IO_BASE + 0x28)
+/** LP_IO_LP_GPIO0_SYNC_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO0_SYNC_BYPASS    0x00000003U
+#define LP_IO_LP_GPIO0_SYNC_BYPASS_M  (LP_IO_LP_GPIO0_SYNC_BYPASS_V << LP_IO_LP_GPIO0_SYNC_BYPASS_S)
+#define LP_IO_LP_GPIO0_SYNC_BYPASS_V  0x00000003U
+#define LP_IO_LP_GPIO0_SYNC_BYPASS_S  0
+/** LP_IO_LP_GPIO0_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO0_PAD_DRIVER    (BIT(2))
+#define LP_IO_LP_GPIO0_PAD_DRIVER_M  (LP_IO_LP_GPIO0_PAD_DRIVER_V << LP_IO_LP_GPIO0_PAD_DRIVER_S)
+#define LP_IO_LP_GPIO0_PAD_DRIVER_V  0x00000001U
+#define LP_IO_LP_GPIO0_PAD_DRIVER_S  2
+/** LP_IO_LP_GPIO0_EDGE_WAKEUP_CLR : WT; bitpos: [3]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO0_EDGE_WAKEUP_CLR    (BIT(3))
+#define LP_IO_LP_GPIO0_EDGE_WAKEUP_CLR_M  (LP_IO_LP_GPIO0_EDGE_WAKEUP_CLR_V << LP_IO_LP_GPIO0_EDGE_WAKEUP_CLR_S)
+#define LP_IO_LP_GPIO0_EDGE_WAKEUP_CLR_V  0x00000001U
+#define LP_IO_LP_GPIO0_EDGE_WAKEUP_CLR_S  3
+/** LP_IO_LP_GPIO0_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO0_INT_TYPE    0x00000007U
+#define LP_IO_LP_GPIO0_INT_TYPE_M  (LP_IO_LP_GPIO0_INT_TYPE_V << LP_IO_LP_GPIO0_INT_TYPE_S)
+#define LP_IO_LP_GPIO0_INT_TYPE_V  0x00000007U
+#define LP_IO_LP_GPIO0_INT_TYPE_S  7
+/** LP_IO_LP_GPIO0_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO0_WAKEUP_ENABLE    (BIT(10))
+#define LP_IO_LP_GPIO0_WAKEUP_ENABLE_M  (LP_IO_LP_GPIO0_WAKEUP_ENABLE_V << LP_IO_LP_GPIO0_WAKEUP_ENABLE_S)
+#define LP_IO_LP_GPIO0_WAKEUP_ENABLE_V  0x00000001U
+#define LP_IO_LP_GPIO0_WAKEUP_ENABLE_S  10
+/** LP_IO_LP_GPIO0_FILTER_EN : R/W; bitpos: [11]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO0_FILTER_EN    (BIT(11))
+#define LP_IO_LP_GPIO0_FILTER_EN_M  (LP_IO_LP_GPIO0_FILTER_EN_V << LP_IO_LP_GPIO0_FILTER_EN_S)
+#define LP_IO_LP_GPIO0_FILTER_EN_V  0x00000001U
+#define LP_IO_LP_GPIO0_FILTER_EN_S  11
+
+/** LP_IO_PIN1_REG register
+ *  need des
+ */
+#define LP_IO_PIN1_REG (DR_REG_LP_IO_BASE + 0x2c)
+/** LP_IO_LP_GPIO1_SYNC_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO1_SYNC_BYPASS    0x00000003U
+#define LP_IO_LP_GPIO1_SYNC_BYPASS_M  (LP_IO_LP_GPIO1_SYNC_BYPASS_V << LP_IO_LP_GPIO1_SYNC_BYPASS_S)
+#define LP_IO_LP_GPIO1_SYNC_BYPASS_V  0x00000003U
+#define LP_IO_LP_GPIO1_SYNC_BYPASS_S  0
+/** LP_IO_LP_GPIO1_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO1_PAD_DRIVER    (BIT(2))
+#define LP_IO_LP_GPIO1_PAD_DRIVER_M  (LP_IO_LP_GPIO1_PAD_DRIVER_V << LP_IO_LP_GPIO1_PAD_DRIVER_S)
+#define LP_IO_LP_GPIO1_PAD_DRIVER_V  0x00000001U
+#define LP_IO_LP_GPIO1_PAD_DRIVER_S  2
+/** LP_IO_LP_GPIO1_EDGE_WAKEUP_CLR : WT; bitpos: [3]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO1_EDGE_WAKEUP_CLR    (BIT(3))
+#define LP_IO_LP_GPIO1_EDGE_WAKEUP_CLR_M  (LP_IO_LP_GPIO1_EDGE_WAKEUP_CLR_V << LP_IO_LP_GPIO1_EDGE_WAKEUP_CLR_S)
+#define LP_IO_LP_GPIO1_EDGE_WAKEUP_CLR_V  0x00000001U
+#define LP_IO_LP_GPIO1_EDGE_WAKEUP_CLR_S  3
+/** LP_IO_LP_GPIO1_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO1_INT_TYPE    0x00000007U
+#define LP_IO_LP_GPIO1_INT_TYPE_M  (LP_IO_LP_GPIO1_INT_TYPE_V << LP_IO_LP_GPIO1_INT_TYPE_S)
+#define LP_IO_LP_GPIO1_INT_TYPE_V  0x00000007U
+#define LP_IO_LP_GPIO1_INT_TYPE_S  7
+/** LP_IO_LP_GPIO1_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO1_WAKEUP_ENABLE    (BIT(10))
+#define LP_IO_LP_GPIO1_WAKEUP_ENABLE_M  (LP_IO_LP_GPIO1_WAKEUP_ENABLE_V << LP_IO_LP_GPIO1_WAKEUP_ENABLE_S)
+#define LP_IO_LP_GPIO1_WAKEUP_ENABLE_V  0x00000001U
+#define LP_IO_LP_GPIO1_WAKEUP_ENABLE_S  10
+/** LP_IO_LP_GPIO1_FILTER_EN : R/W; bitpos: [11]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO1_FILTER_EN    (BIT(11))
+#define LP_IO_LP_GPIO1_FILTER_EN_M  (LP_IO_LP_GPIO1_FILTER_EN_V << LP_IO_LP_GPIO1_FILTER_EN_S)
+#define LP_IO_LP_GPIO1_FILTER_EN_V  0x00000001U
+#define LP_IO_LP_GPIO1_FILTER_EN_S  11
+
+/** LP_IO_PIN2_REG register
+ *  need des
+ */
+#define LP_IO_PIN2_REG (DR_REG_LP_IO_BASE + 0x30)
+/** LP_IO_LP_GPIO2_SYNC_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO2_SYNC_BYPASS    0x00000003U
+#define LP_IO_LP_GPIO2_SYNC_BYPASS_M  (LP_IO_LP_GPIO2_SYNC_BYPASS_V << LP_IO_LP_GPIO2_SYNC_BYPASS_S)
+#define LP_IO_LP_GPIO2_SYNC_BYPASS_V  0x00000003U
+#define LP_IO_LP_GPIO2_SYNC_BYPASS_S  0
+/** LP_IO_LP_GPIO2_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO2_PAD_DRIVER    (BIT(2))
+#define LP_IO_LP_GPIO2_PAD_DRIVER_M  (LP_IO_LP_GPIO2_PAD_DRIVER_V << LP_IO_LP_GPIO2_PAD_DRIVER_S)
+#define LP_IO_LP_GPIO2_PAD_DRIVER_V  0x00000001U
+#define LP_IO_LP_GPIO2_PAD_DRIVER_S  2
+/** LP_IO_LP_GPIO2_EDGE_WAKEUP_CLR : WT; bitpos: [3]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO2_EDGE_WAKEUP_CLR    (BIT(3))
+#define LP_IO_LP_GPIO2_EDGE_WAKEUP_CLR_M  (LP_IO_LP_GPIO2_EDGE_WAKEUP_CLR_V << LP_IO_LP_GPIO2_EDGE_WAKEUP_CLR_S)
+#define LP_IO_LP_GPIO2_EDGE_WAKEUP_CLR_V  0x00000001U
+#define LP_IO_LP_GPIO2_EDGE_WAKEUP_CLR_S  3
+/** LP_IO_LP_GPIO2_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO2_INT_TYPE    0x00000007U
+#define LP_IO_LP_GPIO2_INT_TYPE_M  (LP_IO_LP_GPIO2_INT_TYPE_V << LP_IO_LP_GPIO2_INT_TYPE_S)
+#define LP_IO_LP_GPIO2_INT_TYPE_V  0x00000007U
+#define LP_IO_LP_GPIO2_INT_TYPE_S  7
+/** LP_IO_LP_GPIO2_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO2_WAKEUP_ENABLE    (BIT(10))
+#define LP_IO_LP_GPIO2_WAKEUP_ENABLE_M  (LP_IO_LP_GPIO2_WAKEUP_ENABLE_V << LP_IO_LP_GPIO2_WAKEUP_ENABLE_S)
+#define LP_IO_LP_GPIO2_WAKEUP_ENABLE_V  0x00000001U
+#define LP_IO_LP_GPIO2_WAKEUP_ENABLE_S  10
+/** LP_IO_LP_GPIO2_FILTER_EN : R/W; bitpos: [11]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO2_FILTER_EN    (BIT(11))
+#define LP_IO_LP_GPIO2_FILTER_EN_M  (LP_IO_LP_GPIO2_FILTER_EN_V << LP_IO_LP_GPIO2_FILTER_EN_S)
+#define LP_IO_LP_GPIO2_FILTER_EN_V  0x00000001U
+#define LP_IO_LP_GPIO2_FILTER_EN_S  11
+
+/** LP_IO_PIN3_REG register
+ *  need des
+ */
+#define LP_IO_PIN3_REG (DR_REG_LP_IO_BASE + 0x34)
+/** LP_IO_LP_GPIO3_SYNC_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO3_SYNC_BYPASS    0x00000003U
+#define LP_IO_LP_GPIO3_SYNC_BYPASS_M  (LP_IO_LP_GPIO3_SYNC_BYPASS_V << LP_IO_LP_GPIO3_SYNC_BYPASS_S)
+#define LP_IO_LP_GPIO3_SYNC_BYPASS_V  0x00000003U
+#define LP_IO_LP_GPIO3_SYNC_BYPASS_S  0
+/** LP_IO_LP_GPIO3_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO3_PAD_DRIVER    (BIT(2))
+#define LP_IO_LP_GPIO3_PAD_DRIVER_M  (LP_IO_LP_GPIO3_PAD_DRIVER_V << LP_IO_LP_GPIO3_PAD_DRIVER_S)
+#define LP_IO_LP_GPIO3_PAD_DRIVER_V  0x00000001U
+#define LP_IO_LP_GPIO3_PAD_DRIVER_S  2
+/** LP_IO_LP_GPIO3_EDGE_WAKEUP_CLR : WT; bitpos: [3]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO3_EDGE_WAKEUP_CLR    (BIT(3))
+#define LP_IO_LP_GPIO3_EDGE_WAKEUP_CLR_M  (LP_IO_LP_GPIO3_EDGE_WAKEUP_CLR_V << LP_IO_LP_GPIO3_EDGE_WAKEUP_CLR_S)
+#define LP_IO_LP_GPIO3_EDGE_WAKEUP_CLR_V  0x00000001U
+#define LP_IO_LP_GPIO3_EDGE_WAKEUP_CLR_S  3
+/** LP_IO_LP_GPIO3_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO3_INT_TYPE    0x00000007U
+#define LP_IO_LP_GPIO3_INT_TYPE_M  (LP_IO_LP_GPIO3_INT_TYPE_V << LP_IO_LP_GPIO3_INT_TYPE_S)
+#define LP_IO_LP_GPIO3_INT_TYPE_V  0x00000007U
+#define LP_IO_LP_GPIO3_INT_TYPE_S  7
+/** LP_IO_LP_GPIO3_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO3_WAKEUP_ENABLE    (BIT(10))
+#define LP_IO_LP_GPIO3_WAKEUP_ENABLE_M  (LP_IO_LP_GPIO3_WAKEUP_ENABLE_V << LP_IO_LP_GPIO3_WAKEUP_ENABLE_S)
+#define LP_IO_LP_GPIO3_WAKEUP_ENABLE_V  0x00000001U
+#define LP_IO_LP_GPIO3_WAKEUP_ENABLE_S  10
+/** LP_IO_LP_GPIO3_FILTER_EN : R/W; bitpos: [11]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO3_FILTER_EN    (BIT(11))
+#define LP_IO_LP_GPIO3_FILTER_EN_M  (LP_IO_LP_GPIO3_FILTER_EN_V << LP_IO_LP_GPIO3_FILTER_EN_S)
+#define LP_IO_LP_GPIO3_FILTER_EN_V  0x00000001U
+#define LP_IO_LP_GPIO3_FILTER_EN_S  11
+
+/** LP_IO_PIN4_REG register
+ *  need des
+ */
+#define LP_IO_PIN4_REG (DR_REG_LP_IO_BASE + 0x38)
+/** LP_IO_LP_GPIO4_SYNC_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO4_SYNC_BYPASS    0x00000003U
+#define LP_IO_LP_GPIO4_SYNC_BYPASS_M  (LP_IO_LP_GPIO4_SYNC_BYPASS_V << LP_IO_LP_GPIO4_SYNC_BYPASS_S)
+#define LP_IO_LP_GPIO4_SYNC_BYPASS_V  0x00000003U
+#define LP_IO_LP_GPIO4_SYNC_BYPASS_S  0
+/** LP_IO_LP_GPIO4_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO4_PAD_DRIVER    (BIT(2))
+#define LP_IO_LP_GPIO4_PAD_DRIVER_M  (LP_IO_LP_GPIO4_PAD_DRIVER_V << LP_IO_LP_GPIO4_PAD_DRIVER_S)
+#define LP_IO_LP_GPIO4_PAD_DRIVER_V  0x00000001U
+#define LP_IO_LP_GPIO4_PAD_DRIVER_S  2
+/** LP_IO_LP_GPIO4_EDGE_WAKEUP_CLR : WT; bitpos: [3]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO4_EDGE_WAKEUP_CLR    (BIT(3))
+#define LP_IO_LP_GPIO4_EDGE_WAKEUP_CLR_M  (LP_IO_LP_GPIO4_EDGE_WAKEUP_CLR_V << LP_IO_LP_GPIO4_EDGE_WAKEUP_CLR_S)
+#define LP_IO_LP_GPIO4_EDGE_WAKEUP_CLR_V  0x00000001U
+#define LP_IO_LP_GPIO4_EDGE_WAKEUP_CLR_S  3
+/** LP_IO_LP_GPIO4_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO4_INT_TYPE    0x00000007U
+#define LP_IO_LP_GPIO4_INT_TYPE_M  (LP_IO_LP_GPIO4_INT_TYPE_V << LP_IO_LP_GPIO4_INT_TYPE_S)
+#define LP_IO_LP_GPIO4_INT_TYPE_V  0x00000007U
+#define LP_IO_LP_GPIO4_INT_TYPE_S  7
+/** LP_IO_LP_GPIO4_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO4_WAKEUP_ENABLE    (BIT(10))
+#define LP_IO_LP_GPIO4_WAKEUP_ENABLE_M  (LP_IO_LP_GPIO4_WAKEUP_ENABLE_V << LP_IO_LP_GPIO4_WAKEUP_ENABLE_S)
+#define LP_IO_LP_GPIO4_WAKEUP_ENABLE_V  0x00000001U
+#define LP_IO_LP_GPIO4_WAKEUP_ENABLE_S  10
+/** LP_IO_LP_GPIO4_FILTER_EN : R/W; bitpos: [11]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO4_FILTER_EN    (BIT(11))
+#define LP_IO_LP_GPIO4_FILTER_EN_M  (LP_IO_LP_GPIO4_FILTER_EN_V << LP_IO_LP_GPIO4_FILTER_EN_S)
+#define LP_IO_LP_GPIO4_FILTER_EN_V  0x00000001U
+#define LP_IO_LP_GPIO4_FILTER_EN_S  11
+
+/** LP_IO_PIN5_REG register
+ *  need des
+ */
+#define LP_IO_PIN5_REG (DR_REG_LP_IO_BASE + 0x3c)
+/** LP_IO_LP_GPIO5_SYNC_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO5_SYNC_BYPASS    0x00000003U
+#define LP_IO_LP_GPIO5_SYNC_BYPASS_M  (LP_IO_LP_GPIO5_SYNC_BYPASS_V << LP_IO_LP_GPIO5_SYNC_BYPASS_S)
+#define LP_IO_LP_GPIO5_SYNC_BYPASS_V  0x00000003U
+#define LP_IO_LP_GPIO5_SYNC_BYPASS_S  0
+/** LP_IO_LP_GPIO5_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO5_PAD_DRIVER    (BIT(2))
+#define LP_IO_LP_GPIO5_PAD_DRIVER_M  (LP_IO_LP_GPIO5_PAD_DRIVER_V << LP_IO_LP_GPIO5_PAD_DRIVER_S)
+#define LP_IO_LP_GPIO5_PAD_DRIVER_V  0x00000001U
+#define LP_IO_LP_GPIO5_PAD_DRIVER_S  2
+/** LP_IO_LP_GPIO5_EDGE_WAKEUP_CLR : WT; bitpos: [3]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO5_EDGE_WAKEUP_CLR    (BIT(3))
+#define LP_IO_LP_GPIO5_EDGE_WAKEUP_CLR_M  (LP_IO_LP_GPIO5_EDGE_WAKEUP_CLR_V << LP_IO_LP_GPIO5_EDGE_WAKEUP_CLR_S)
+#define LP_IO_LP_GPIO5_EDGE_WAKEUP_CLR_V  0x00000001U
+#define LP_IO_LP_GPIO5_EDGE_WAKEUP_CLR_S  3
+/** LP_IO_LP_GPIO5_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO5_INT_TYPE    0x00000007U
+#define LP_IO_LP_GPIO5_INT_TYPE_M  (LP_IO_LP_GPIO5_INT_TYPE_V << LP_IO_LP_GPIO5_INT_TYPE_S)
+#define LP_IO_LP_GPIO5_INT_TYPE_V  0x00000007U
+#define LP_IO_LP_GPIO5_INT_TYPE_S  7
+/** LP_IO_LP_GPIO5_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO5_WAKEUP_ENABLE    (BIT(10))
+#define LP_IO_LP_GPIO5_WAKEUP_ENABLE_M  (LP_IO_LP_GPIO5_WAKEUP_ENABLE_V << LP_IO_LP_GPIO5_WAKEUP_ENABLE_S)
+#define LP_IO_LP_GPIO5_WAKEUP_ENABLE_V  0x00000001U
+#define LP_IO_LP_GPIO5_WAKEUP_ENABLE_S  10
+/** LP_IO_LP_GPIO5_FILTER_EN : R/W; bitpos: [11]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO5_FILTER_EN    (BIT(11))
+#define LP_IO_LP_GPIO5_FILTER_EN_M  (LP_IO_LP_GPIO5_FILTER_EN_V << LP_IO_LP_GPIO5_FILTER_EN_S)
+#define LP_IO_LP_GPIO5_FILTER_EN_V  0x00000001U
+#define LP_IO_LP_GPIO5_FILTER_EN_S  11
+
+/** LP_IO_PIN6_REG register
+ *  need des
+ */
+#define LP_IO_PIN6_REG (DR_REG_LP_IO_BASE + 0x40)
+/** LP_IO_LP_GPIO6_SYNC_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO6_SYNC_BYPASS    0x00000003U
+#define LP_IO_LP_GPIO6_SYNC_BYPASS_M  (LP_IO_LP_GPIO6_SYNC_BYPASS_V << LP_IO_LP_GPIO6_SYNC_BYPASS_S)
+#define LP_IO_LP_GPIO6_SYNC_BYPASS_V  0x00000003U
+#define LP_IO_LP_GPIO6_SYNC_BYPASS_S  0
+/** LP_IO_LP_GPIO6_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO6_PAD_DRIVER    (BIT(2))
+#define LP_IO_LP_GPIO6_PAD_DRIVER_M  (LP_IO_LP_GPIO6_PAD_DRIVER_V << LP_IO_LP_GPIO6_PAD_DRIVER_S)
+#define LP_IO_LP_GPIO6_PAD_DRIVER_V  0x00000001U
+#define LP_IO_LP_GPIO6_PAD_DRIVER_S  2
+/** LP_IO_LP_GPIO6_EDGE_WAKEUP_CLR : WT; bitpos: [3]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO6_EDGE_WAKEUP_CLR    (BIT(3))
+#define LP_IO_LP_GPIO6_EDGE_WAKEUP_CLR_M  (LP_IO_LP_GPIO6_EDGE_WAKEUP_CLR_V << LP_IO_LP_GPIO6_EDGE_WAKEUP_CLR_S)
+#define LP_IO_LP_GPIO6_EDGE_WAKEUP_CLR_V  0x00000001U
+#define LP_IO_LP_GPIO6_EDGE_WAKEUP_CLR_S  3
+/** LP_IO_LP_GPIO6_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO6_INT_TYPE    0x00000007U
+#define LP_IO_LP_GPIO6_INT_TYPE_M  (LP_IO_LP_GPIO6_INT_TYPE_V << LP_IO_LP_GPIO6_INT_TYPE_S)
+#define LP_IO_LP_GPIO6_INT_TYPE_V  0x00000007U
+#define LP_IO_LP_GPIO6_INT_TYPE_S  7
+/** LP_IO_LP_GPIO6_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO6_WAKEUP_ENABLE    (BIT(10))
+#define LP_IO_LP_GPIO6_WAKEUP_ENABLE_M  (LP_IO_LP_GPIO6_WAKEUP_ENABLE_V << LP_IO_LP_GPIO6_WAKEUP_ENABLE_S)
+#define LP_IO_LP_GPIO6_WAKEUP_ENABLE_V  0x00000001U
+#define LP_IO_LP_GPIO6_WAKEUP_ENABLE_S  10
+/** LP_IO_LP_GPIO6_FILTER_EN : R/W; bitpos: [11]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO6_FILTER_EN    (BIT(11))
+#define LP_IO_LP_GPIO6_FILTER_EN_M  (LP_IO_LP_GPIO6_FILTER_EN_V << LP_IO_LP_GPIO6_FILTER_EN_S)
+#define LP_IO_LP_GPIO6_FILTER_EN_V  0x00000001U
+#define LP_IO_LP_GPIO6_FILTER_EN_S  11
+
+/** LP_IO_PIN7_REG register
+ *  need des
+ */
+#define LP_IO_PIN7_REG (DR_REG_LP_IO_BASE + 0x44)
+/** LP_IO_LP_GPIO7_SYNC_BYPASS : R/W; bitpos: [1:0]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO7_SYNC_BYPASS    0x00000003U
+#define LP_IO_LP_GPIO7_SYNC_BYPASS_M  (LP_IO_LP_GPIO7_SYNC_BYPASS_V << LP_IO_LP_GPIO7_SYNC_BYPASS_S)
+#define LP_IO_LP_GPIO7_SYNC_BYPASS_V  0x00000003U
+#define LP_IO_LP_GPIO7_SYNC_BYPASS_S  0
+/** LP_IO_LP_GPIO7_PAD_DRIVER : R/W; bitpos: [2]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO7_PAD_DRIVER    (BIT(2))
+#define LP_IO_LP_GPIO7_PAD_DRIVER_M  (LP_IO_LP_GPIO7_PAD_DRIVER_V << LP_IO_LP_GPIO7_PAD_DRIVER_S)
+#define LP_IO_LP_GPIO7_PAD_DRIVER_V  0x00000001U
+#define LP_IO_LP_GPIO7_PAD_DRIVER_S  2
+/** LP_IO_LP_GPIO7_EDGE_WAKEUP_CLR : WT; bitpos: [3]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO7_EDGE_WAKEUP_CLR    (BIT(3))
+#define LP_IO_LP_GPIO7_EDGE_WAKEUP_CLR_M  (LP_IO_LP_GPIO7_EDGE_WAKEUP_CLR_V << LP_IO_LP_GPIO7_EDGE_WAKEUP_CLR_S)
+#define LP_IO_LP_GPIO7_EDGE_WAKEUP_CLR_V  0x00000001U
+#define LP_IO_LP_GPIO7_EDGE_WAKEUP_CLR_S  3
+/** LP_IO_LP_GPIO7_INT_TYPE : R/W; bitpos: [9:7]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO7_INT_TYPE    0x00000007U
+#define LP_IO_LP_GPIO7_INT_TYPE_M  (LP_IO_LP_GPIO7_INT_TYPE_V << LP_IO_LP_GPIO7_INT_TYPE_S)
+#define LP_IO_LP_GPIO7_INT_TYPE_V  0x00000007U
+#define LP_IO_LP_GPIO7_INT_TYPE_S  7
+/** LP_IO_LP_GPIO7_WAKEUP_ENABLE : R/W; bitpos: [10]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO7_WAKEUP_ENABLE    (BIT(10))
+#define LP_IO_LP_GPIO7_WAKEUP_ENABLE_M  (LP_IO_LP_GPIO7_WAKEUP_ENABLE_V << LP_IO_LP_GPIO7_WAKEUP_ENABLE_S)
+#define LP_IO_LP_GPIO7_WAKEUP_ENABLE_V  0x00000001U
+#define LP_IO_LP_GPIO7_WAKEUP_ENABLE_S  10
+/** LP_IO_LP_GPIO7_FILTER_EN : R/W; bitpos: [11]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO7_FILTER_EN    (BIT(11))
+#define LP_IO_LP_GPIO7_FILTER_EN_M  (LP_IO_LP_GPIO7_FILTER_EN_V << LP_IO_LP_GPIO7_FILTER_EN_S)
+#define LP_IO_LP_GPIO7_FILTER_EN_V  0x00000001U
+#define LP_IO_LP_GPIO7_FILTER_EN_S  11
+
+/** LP_IO_GPIO0_REG register
+ *  need des
+ */
+#define LP_IO_GPIO0_REG (DR_REG_LP_IO_BASE + 0x48)
+/** LP_IO_LP_GPIO0_MCU_OE : R/W; bitpos: [0]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO0_MCU_OE    (BIT(0))
+#define LP_IO_LP_GPIO0_MCU_OE_M  (LP_IO_LP_GPIO0_MCU_OE_V << LP_IO_LP_GPIO0_MCU_OE_S)
+#define LP_IO_LP_GPIO0_MCU_OE_V  0x00000001U
+#define LP_IO_LP_GPIO0_MCU_OE_S  0
+/** LP_IO_LP_GPIO0_SLP_SEL : R/W; bitpos: [1]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO0_SLP_SEL    (BIT(1))
+#define LP_IO_LP_GPIO0_SLP_SEL_M  (LP_IO_LP_GPIO0_SLP_SEL_V << LP_IO_LP_GPIO0_SLP_SEL_S)
+#define LP_IO_LP_GPIO0_SLP_SEL_V  0x00000001U
+#define LP_IO_LP_GPIO0_SLP_SEL_S  1
+/** LP_IO_LP_GPIO0_MCU_WPD : R/W; bitpos: [2]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO0_MCU_WPD    (BIT(2))
+#define LP_IO_LP_GPIO0_MCU_WPD_M  (LP_IO_LP_GPIO0_MCU_WPD_V << LP_IO_LP_GPIO0_MCU_WPD_S)
+#define LP_IO_LP_GPIO0_MCU_WPD_V  0x00000001U
+#define LP_IO_LP_GPIO0_MCU_WPD_S  2
+/** LP_IO_LP_GPIO0_MCU_WPU : R/W; bitpos: [3]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO0_MCU_WPU    (BIT(3))
+#define LP_IO_LP_GPIO0_MCU_WPU_M  (LP_IO_LP_GPIO0_MCU_WPU_V << LP_IO_LP_GPIO0_MCU_WPU_S)
+#define LP_IO_LP_GPIO0_MCU_WPU_V  0x00000001U
+#define LP_IO_LP_GPIO0_MCU_WPU_S  3
+/** LP_IO_LP_GPIO0_MCU_IE : R/W; bitpos: [4]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO0_MCU_IE    (BIT(4))
+#define LP_IO_LP_GPIO0_MCU_IE_M  (LP_IO_LP_GPIO0_MCU_IE_V << LP_IO_LP_GPIO0_MCU_IE_S)
+#define LP_IO_LP_GPIO0_MCU_IE_V  0x00000001U
+#define LP_IO_LP_GPIO0_MCU_IE_S  4
+/** LP_IO_LP_GPIO0_MCU_DRV : R/W; bitpos: [6:5]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO0_MCU_DRV    0x00000003U
+#define LP_IO_LP_GPIO0_MCU_DRV_M  (LP_IO_LP_GPIO0_MCU_DRV_V << LP_IO_LP_GPIO0_MCU_DRV_S)
+#define LP_IO_LP_GPIO0_MCU_DRV_V  0x00000003U
+#define LP_IO_LP_GPIO0_MCU_DRV_S  5
+/** LP_IO_LP_GPIO0_FUN_WPD : R/W; bitpos: [7]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO0_FUN_WPD    (BIT(7))
+#define LP_IO_LP_GPIO0_FUN_WPD_M  (LP_IO_LP_GPIO0_FUN_WPD_V << LP_IO_LP_GPIO0_FUN_WPD_S)
+#define LP_IO_LP_GPIO0_FUN_WPD_V  0x00000001U
+#define LP_IO_LP_GPIO0_FUN_WPD_S  7
+/** LP_IO_LP_GPIO0_FUN_WPU : R/W; bitpos: [8]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO0_FUN_WPU    (BIT(8))
+#define LP_IO_LP_GPIO0_FUN_WPU_M  (LP_IO_LP_GPIO0_FUN_WPU_V << LP_IO_LP_GPIO0_FUN_WPU_S)
+#define LP_IO_LP_GPIO0_FUN_WPU_V  0x00000001U
+#define LP_IO_LP_GPIO0_FUN_WPU_S  8
+/** LP_IO_LP_GPIO0_FUN_IE : R/W; bitpos: [9]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO0_FUN_IE    (BIT(9))
+#define LP_IO_LP_GPIO0_FUN_IE_M  (LP_IO_LP_GPIO0_FUN_IE_V << LP_IO_LP_GPIO0_FUN_IE_S)
+#define LP_IO_LP_GPIO0_FUN_IE_V  0x00000001U
+#define LP_IO_LP_GPIO0_FUN_IE_S  9
+/** LP_IO_LP_GPIO0_FUN_DRV : R/W; bitpos: [11:10]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO0_FUN_DRV    0x00000003U
+#define LP_IO_LP_GPIO0_FUN_DRV_M  (LP_IO_LP_GPIO0_FUN_DRV_V << LP_IO_LP_GPIO0_FUN_DRV_S)
+#define LP_IO_LP_GPIO0_FUN_DRV_V  0x00000003U
+#define LP_IO_LP_GPIO0_FUN_DRV_S  10
+/** LP_IO_LP_GPIO0_MCU_SEL : R/W; bitpos: [14:12]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO0_MCU_SEL    0x00000007U
+#define LP_IO_LP_GPIO0_MCU_SEL_M  (LP_IO_LP_GPIO0_MCU_SEL_V << LP_IO_LP_GPIO0_MCU_SEL_S)
+#define LP_IO_LP_GPIO0_MCU_SEL_V  0x00000007U
+#define LP_IO_LP_GPIO0_MCU_SEL_S  12
+
+/** LP_IO_GPIO1_REG register
+ *  need des
+ */
+#define LP_IO_GPIO1_REG (DR_REG_LP_IO_BASE + 0x4c)
+/** LP_IO_LP_GPIO1_MCU_OE : R/W; bitpos: [0]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO1_MCU_OE    (BIT(0))
+#define LP_IO_LP_GPIO1_MCU_OE_M  (LP_IO_LP_GPIO1_MCU_OE_V << LP_IO_LP_GPIO1_MCU_OE_S)
+#define LP_IO_LP_GPIO1_MCU_OE_V  0x00000001U
+#define LP_IO_LP_GPIO1_MCU_OE_S  0
+/** LP_IO_LP_GPIO1_SLP_SEL : R/W; bitpos: [1]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO1_SLP_SEL    (BIT(1))
+#define LP_IO_LP_GPIO1_SLP_SEL_M  (LP_IO_LP_GPIO1_SLP_SEL_V << LP_IO_LP_GPIO1_SLP_SEL_S)
+#define LP_IO_LP_GPIO1_SLP_SEL_V  0x00000001U
+#define LP_IO_LP_GPIO1_SLP_SEL_S  1
+/** LP_IO_LP_GPIO1_MCU_WPD : R/W; bitpos: [2]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO1_MCU_WPD    (BIT(2))
+#define LP_IO_LP_GPIO1_MCU_WPD_M  (LP_IO_LP_GPIO1_MCU_WPD_V << LP_IO_LP_GPIO1_MCU_WPD_S)
+#define LP_IO_LP_GPIO1_MCU_WPD_V  0x00000001U
+#define LP_IO_LP_GPIO1_MCU_WPD_S  2
+/** LP_IO_LP_GPIO1_MCU_WPU : R/W; bitpos: [3]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO1_MCU_WPU    (BIT(3))
+#define LP_IO_LP_GPIO1_MCU_WPU_M  (LP_IO_LP_GPIO1_MCU_WPU_V << LP_IO_LP_GPIO1_MCU_WPU_S)
+#define LP_IO_LP_GPIO1_MCU_WPU_V  0x00000001U
+#define LP_IO_LP_GPIO1_MCU_WPU_S  3
+/** LP_IO_LP_GPIO1_MCU_IE : R/W; bitpos: [4]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO1_MCU_IE    (BIT(4))
+#define LP_IO_LP_GPIO1_MCU_IE_M  (LP_IO_LP_GPIO1_MCU_IE_V << LP_IO_LP_GPIO1_MCU_IE_S)
+#define LP_IO_LP_GPIO1_MCU_IE_V  0x00000001U
+#define LP_IO_LP_GPIO1_MCU_IE_S  4
+/** LP_IO_LP_GPIO1_MCU_DRV : R/W; bitpos: [6:5]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO1_MCU_DRV    0x00000003U
+#define LP_IO_LP_GPIO1_MCU_DRV_M  (LP_IO_LP_GPIO1_MCU_DRV_V << LP_IO_LP_GPIO1_MCU_DRV_S)
+#define LP_IO_LP_GPIO1_MCU_DRV_V  0x00000003U
+#define LP_IO_LP_GPIO1_MCU_DRV_S  5
+/** LP_IO_LP_GPIO1_FUN_WPD : R/W; bitpos: [7]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO1_FUN_WPD    (BIT(7))
+#define LP_IO_LP_GPIO1_FUN_WPD_M  (LP_IO_LP_GPIO1_FUN_WPD_V << LP_IO_LP_GPIO1_FUN_WPD_S)
+#define LP_IO_LP_GPIO1_FUN_WPD_V  0x00000001U
+#define LP_IO_LP_GPIO1_FUN_WPD_S  7
+/** LP_IO_LP_GPIO1_FUN_WPU : R/W; bitpos: [8]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO1_FUN_WPU    (BIT(8))
+#define LP_IO_LP_GPIO1_FUN_WPU_M  (LP_IO_LP_GPIO1_FUN_WPU_V << LP_IO_LP_GPIO1_FUN_WPU_S)
+#define LP_IO_LP_GPIO1_FUN_WPU_V  0x00000001U
+#define LP_IO_LP_GPIO1_FUN_WPU_S  8
+/** LP_IO_LP_GPIO1_FUN_IE : R/W; bitpos: [9]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO1_FUN_IE    (BIT(9))
+#define LP_IO_LP_GPIO1_FUN_IE_M  (LP_IO_LP_GPIO1_FUN_IE_V << LP_IO_LP_GPIO1_FUN_IE_S)
+#define LP_IO_LP_GPIO1_FUN_IE_V  0x00000001U
+#define LP_IO_LP_GPIO1_FUN_IE_S  9
+/** LP_IO_LP_GPIO1_FUN_DRV : R/W; bitpos: [11:10]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO1_FUN_DRV    0x00000003U
+#define LP_IO_LP_GPIO1_FUN_DRV_M  (LP_IO_LP_GPIO1_FUN_DRV_V << LP_IO_LP_GPIO1_FUN_DRV_S)
+#define LP_IO_LP_GPIO1_FUN_DRV_V  0x00000003U
+#define LP_IO_LP_GPIO1_FUN_DRV_S  10
+/** LP_IO_LP_GPIO1_MCU_SEL : R/W; bitpos: [14:12]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO1_MCU_SEL    0x00000007U
+#define LP_IO_LP_GPIO1_MCU_SEL_M  (LP_IO_LP_GPIO1_MCU_SEL_V << LP_IO_LP_GPIO1_MCU_SEL_S)
+#define LP_IO_LP_GPIO1_MCU_SEL_V  0x00000007U
+#define LP_IO_LP_GPIO1_MCU_SEL_S  12
+
+/** LP_IO_GPIO2_REG register
+ *  need des
+ */
+#define LP_IO_GPIO2_REG (DR_REG_LP_IO_BASE + 0x50)
+/** LP_IO_LP_GPIO2_MCU_OE : R/W; bitpos: [0]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO2_MCU_OE    (BIT(0))
+#define LP_IO_LP_GPIO2_MCU_OE_M  (LP_IO_LP_GPIO2_MCU_OE_V << LP_IO_LP_GPIO2_MCU_OE_S)
+#define LP_IO_LP_GPIO2_MCU_OE_V  0x00000001U
+#define LP_IO_LP_GPIO2_MCU_OE_S  0
+/** LP_IO_LP_GPIO2_SLP_SEL : R/W; bitpos: [1]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO2_SLP_SEL    (BIT(1))
+#define LP_IO_LP_GPIO2_SLP_SEL_M  (LP_IO_LP_GPIO2_SLP_SEL_V << LP_IO_LP_GPIO2_SLP_SEL_S)
+#define LP_IO_LP_GPIO2_SLP_SEL_V  0x00000001U
+#define LP_IO_LP_GPIO2_SLP_SEL_S  1
+/** LP_IO_LP_GPIO2_MCU_WPD : R/W; bitpos: [2]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO2_MCU_WPD    (BIT(2))
+#define LP_IO_LP_GPIO2_MCU_WPD_M  (LP_IO_LP_GPIO2_MCU_WPD_V << LP_IO_LP_GPIO2_MCU_WPD_S)
+#define LP_IO_LP_GPIO2_MCU_WPD_V  0x00000001U
+#define LP_IO_LP_GPIO2_MCU_WPD_S  2
+/** LP_IO_LP_GPIO2_MCU_WPU : R/W; bitpos: [3]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO2_MCU_WPU    (BIT(3))
+#define LP_IO_LP_GPIO2_MCU_WPU_M  (LP_IO_LP_GPIO2_MCU_WPU_V << LP_IO_LP_GPIO2_MCU_WPU_S)
+#define LP_IO_LP_GPIO2_MCU_WPU_V  0x00000001U
+#define LP_IO_LP_GPIO2_MCU_WPU_S  3
+/** LP_IO_LP_GPIO2_MCU_IE : R/W; bitpos: [4]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO2_MCU_IE    (BIT(4))
+#define LP_IO_LP_GPIO2_MCU_IE_M  (LP_IO_LP_GPIO2_MCU_IE_V << LP_IO_LP_GPIO2_MCU_IE_S)
+#define LP_IO_LP_GPIO2_MCU_IE_V  0x00000001U
+#define LP_IO_LP_GPIO2_MCU_IE_S  4
+/** LP_IO_LP_GPIO2_MCU_DRV : R/W; bitpos: [6:5]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO2_MCU_DRV    0x00000003U
+#define LP_IO_LP_GPIO2_MCU_DRV_M  (LP_IO_LP_GPIO2_MCU_DRV_V << LP_IO_LP_GPIO2_MCU_DRV_S)
+#define LP_IO_LP_GPIO2_MCU_DRV_V  0x00000003U
+#define LP_IO_LP_GPIO2_MCU_DRV_S  5
+/** LP_IO_LP_GPIO2_FUN_WPD : R/W; bitpos: [7]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO2_FUN_WPD    (BIT(7))
+#define LP_IO_LP_GPIO2_FUN_WPD_M  (LP_IO_LP_GPIO2_FUN_WPD_V << LP_IO_LP_GPIO2_FUN_WPD_S)
+#define LP_IO_LP_GPIO2_FUN_WPD_V  0x00000001U
+#define LP_IO_LP_GPIO2_FUN_WPD_S  7
+/** LP_IO_LP_GPIO2_FUN_WPU : R/W; bitpos: [8]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO2_FUN_WPU    (BIT(8))
+#define LP_IO_LP_GPIO2_FUN_WPU_M  (LP_IO_LP_GPIO2_FUN_WPU_V << LP_IO_LP_GPIO2_FUN_WPU_S)
+#define LP_IO_LP_GPIO2_FUN_WPU_V  0x00000001U
+#define LP_IO_LP_GPIO2_FUN_WPU_S  8
+/** LP_IO_LP_GPIO2_FUN_IE : R/W; bitpos: [9]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO2_FUN_IE    (BIT(9))
+#define LP_IO_LP_GPIO2_FUN_IE_M  (LP_IO_LP_GPIO2_FUN_IE_V << LP_IO_LP_GPIO2_FUN_IE_S)
+#define LP_IO_LP_GPIO2_FUN_IE_V  0x00000001U
+#define LP_IO_LP_GPIO2_FUN_IE_S  9
+/** LP_IO_LP_GPIO2_FUN_DRV : R/W; bitpos: [11:10]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO2_FUN_DRV    0x00000003U
+#define LP_IO_LP_GPIO2_FUN_DRV_M  (LP_IO_LP_GPIO2_FUN_DRV_V << LP_IO_LP_GPIO2_FUN_DRV_S)
+#define LP_IO_LP_GPIO2_FUN_DRV_V  0x00000003U
+#define LP_IO_LP_GPIO2_FUN_DRV_S  10
+/** LP_IO_LP_GPIO2_MCU_SEL : R/W; bitpos: [14:12]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO2_MCU_SEL    0x00000007U
+#define LP_IO_LP_GPIO2_MCU_SEL_M  (LP_IO_LP_GPIO2_MCU_SEL_V << LP_IO_LP_GPIO2_MCU_SEL_S)
+#define LP_IO_LP_GPIO2_MCU_SEL_V  0x00000007U
+#define LP_IO_LP_GPIO2_MCU_SEL_S  12
+
+/** LP_IO_GPIO3_REG register
+ *  need des
+ */
+#define LP_IO_GPIO3_REG (DR_REG_LP_IO_BASE + 0x54)
+/** LP_IO_LP_GPIO3_MCU_OE : R/W; bitpos: [0]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO3_MCU_OE    (BIT(0))
+#define LP_IO_LP_GPIO3_MCU_OE_M  (LP_IO_LP_GPIO3_MCU_OE_V << LP_IO_LP_GPIO3_MCU_OE_S)
+#define LP_IO_LP_GPIO3_MCU_OE_V  0x00000001U
+#define LP_IO_LP_GPIO3_MCU_OE_S  0
+/** LP_IO_LP_GPIO3_SLP_SEL : R/W; bitpos: [1]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO3_SLP_SEL    (BIT(1))
+#define LP_IO_LP_GPIO3_SLP_SEL_M  (LP_IO_LP_GPIO3_SLP_SEL_V << LP_IO_LP_GPIO3_SLP_SEL_S)
+#define LP_IO_LP_GPIO3_SLP_SEL_V  0x00000001U
+#define LP_IO_LP_GPIO3_SLP_SEL_S  1
+/** LP_IO_LP_GPIO3_MCU_WPD : R/W; bitpos: [2]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO3_MCU_WPD    (BIT(2))
+#define LP_IO_LP_GPIO3_MCU_WPD_M  (LP_IO_LP_GPIO3_MCU_WPD_V << LP_IO_LP_GPIO3_MCU_WPD_S)
+#define LP_IO_LP_GPIO3_MCU_WPD_V  0x00000001U
+#define LP_IO_LP_GPIO3_MCU_WPD_S  2
+/** LP_IO_LP_GPIO3_MCU_WPU : R/W; bitpos: [3]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO3_MCU_WPU    (BIT(3))
+#define LP_IO_LP_GPIO3_MCU_WPU_M  (LP_IO_LP_GPIO3_MCU_WPU_V << LP_IO_LP_GPIO3_MCU_WPU_S)
+#define LP_IO_LP_GPIO3_MCU_WPU_V  0x00000001U
+#define LP_IO_LP_GPIO3_MCU_WPU_S  3
+/** LP_IO_LP_GPIO3_MCU_IE : R/W; bitpos: [4]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO3_MCU_IE    (BIT(4))
+#define LP_IO_LP_GPIO3_MCU_IE_M  (LP_IO_LP_GPIO3_MCU_IE_V << LP_IO_LP_GPIO3_MCU_IE_S)
+#define LP_IO_LP_GPIO3_MCU_IE_V  0x00000001U
+#define LP_IO_LP_GPIO3_MCU_IE_S  4
+/** LP_IO_LP_GPIO3_MCU_DRV : R/W; bitpos: [6:5]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO3_MCU_DRV    0x00000003U
+#define LP_IO_LP_GPIO3_MCU_DRV_M  (LP_IO_LP_GPIO3_MCU_DRV_V << LP_IO_LP_GPIO3_MCU_DRV_S)
+#define LP_IO_LP_GPIO3_MCU_DRV_V  0x00000003U
+#define LP_IO_LP_GPIO3_MCU_DRV_S  5
+/** LP_IO_LP_GPIO3_FUN_WPD : R/W; bitpos: [7]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO3_FUN_WPD    (BIT(7))
+#define LP_IO_LP_GPIO3_FUN_WPD_M  (LP_IO_LP_GPIO3_FUN_WPD_V << LP_IO_LP_GPIO3_FUN_WPD_S)
+#define LP_IO_LP_GPIO3_FUN_WPD_V  0x00000001U
+#define LP_IO_LP_GPIO3_FUN_WPD_S  7
+/** LP_IO_LP_GPIO3_FUN_WPU : R/W; bitpos: [8]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO3_FUN_WPU    (BIT(8))
+#define LP_IO_LP_GPIO3_FUN_WPU_M  (LP_IO_LP_GPIO3_FUN_WPU_V << LP_IO_LP_GPIO3_FUN_WPU_S)
+#define LP_IO_LP_GPIO3_FUN_WPU_V  0x00000001U
+#define LP_IO_LP_GPIO3_FUN_WPU_S  8
+/** LP_IO_LP_GPIO3_FUN_IE : R/W; bitpos: [9]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO3_FUN_IE    (BIT(9))
+#define LP_IO_LP_GPIO3_FUN_IE_M  (LP_IO_LP_GPIO3_FUN_IE_V << LP_IO_LP_GPIO3_FUN_IE_S)
+#define LP_IO_LP_GPIO3_FUN_IE_V  0x00000001U
+#define LP_IO_LP_GPIO3_FUN_IE_S  9
+/** LP_IO_LP_GPIO3_FUN_DRV : R/W; bitpos: [11:10]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO3_FUN_DRV    0x00000003U
+#define LP_IO_LP_GPIO3_FUN_DRV_M  (LP_IO_LP_GPIO3_FUN_DRV_V << LP_IO_LP_GPIO3_FUN_DRV_S)
+#define LP_IO_LP_GPIO3_FUN_DRV_V  0x00000003U
+#define LP_IO_LP_GPIO3_FUN_DRV_S  10
+/** LP_IO_LP_GPIO3_MCU_SEL : R/W; bitpos: [14:12]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO3_MCU_SEL    0x00000007U
+#define LP_IO_LP_GPIO3_MCU_SEL_M  (LP_IO_LP_GPIO3_MCU_SEL_V << LP_IO_LP_GPIO3_MCU_SEL_S)
+#define LP_IO_LP_GPIO3_MCU_SEL_V  0x00000007U
+#define LP_IO_LP_GPIO3_MCU_SEL_S  12
+
+/** LP_IO_GPIO4_REG register
+ *  need des
+ */
+#define LP_IO_GPIO4_REG (DR_REG_LP_IO_BASE + 0x58)
+/** LP_IO_LP_GPIO4_MCU_OE : R/W; bitpos: [0]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO4_MCU_OE    (BIT(0))
+#define LP_IO_LP_GPIO4_MCU_OE_M  (LP_IO_LP_GPIO4_MCU_OE_V << LP_IO_LP_GPIO4_MCU_OE_S)
+#define LP_IO_LP_GPIO4_MCU_OE_V  0x00000001U
+#define LP_IO_LP_GPIO4_MCU_OE_S  0
+/** LP_IO_LP_GPIO4_SLP_SEL : R/W; bitpos: [1]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO4_SLP_SEL    (BIT(1))
+#define LP_IO_LP_GPIO4_SLP_SEL_M  (LP_IO_LP_GPIO4_SLP_SEL_V << LP_IO_LP_GPIO4_SLP_SEL_S)
+#define LP_IO_LP_GPIO4_SLP_SEL_V  0x00000001U
+#define LP_IO_LP_GPIO4_SLP_SEL_S  1
+/** LP_IO_LP_GPIO4_MCU_WPD : R/W; bitpos: [2]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO4_MCU_WPD    (BIT(2))
+#define LP_IO_LP_GPIO4_MCU_WPD_M  (LP_IO_LP_GPIO4_MCU_WPD_V << LP_IO_LP_GPIO4_MCU_WPD_S)
+#define LP_IO_LP_GPIO4_MCU_WPD_V  0x00000001U
+#define LP_IO_LP_GPIO4_MCU_WPD_S  2
+/** LP_IO_LP_GPIO4_MCU_WPU : R/W; bitpos: [3]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO4_MCU_WPU    (BIT(3))
+#define LP_IO_LP_GPIO4_MCU_WPU_M  (LP_IO_LP_GPIO4_MCU_WPU_V << LP_IO_LP_GPIO4_MCU_WPU_S)
+#define LP_IO_LP_GPIO4_MCU_WPU_V  0x00000001U
+#define LP_IO_LP_GPIO4_MCU_WPU_S  3
+/** LP_IO_LP_GPIO4_MCU_IE : R/W; bitpos: [4]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO4_MCU_IE    (BIT(4))
+#define LP_IO_LP_GPIO4_MCU_IE_M  (LP_IO_LP_GPIO4_MCU_IE_V << LP_IO_LP_GPIO4_MCU_IE_S)
+#define LP_IO_LP_GPIO4_MCU_IE_V  0x00000001U
+#define LP_IO_LP_GPIO4_MCU_IE_S  4
+/** LP_IO_LP_GPIO4_MCU_DRV : R/W; bitpos: [6:5]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO4_MCU_DRV    0x00000003U
+#define LP_IO_LP_GPIO4_MCU_DRV_M  (LP_IO_LP_GPIO4_MCU_DRV_V << LP_IO_LP_GPIO4_MCU_DRV_S)
+#define LP_IO_LP_GPIO4_MCU_DRV_V  0x00000003U
+#define LP_IO_LP_GPIO4_MCU_DRV_S  5
+/** LP_IO_LP_GPIO4_FUN_WPD : R/W; bitpos: [7]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO4_FUN_WPD    (BIT(7))
+#define LP_IO_LP_GPIO4_FUN_WPD_M  (LP_IO_LP_GPIO4_FUN_WPD_V << LP_IO_LP_GPIO4_FUN_WPD_S)
+#define LP_IO_LP_GPIO4_FUN_WPD_V  0x00000001U
+#define LP_IO_LP_GPIO4_FUN_WPD_S  7
+/** LP_IO_LP_GPIO4_FUN_WPU : R/W; bitpos: [8]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO4_FUN_WPU    (BIT(8))
+#define LP_IO_LP_GPIO4_FUN_WPU_M  (LP_IO_LP_GPIO4_FUN_WPU_V << LP_IO_LP_GPIO4_FUN_WPU_S)
+#define LP_IO_LP_GPIO4_FUN_WPU_V  0x00000001U
+#define LP_IO_LP_GPIO4_FUN_WPU_S  8
+/** LP_IO_LP_GPIO4_FUN_IE : R/W; bitpos: [9]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO4_FUN_IE    (BIT(9))
+#define LP_IO_LP_GPIO4_FUN_IE_M  (LP_IO_LP_GPIO4_FUN_IE_V << LP_IO_LP_GPIO4_FUN_IE_S)
+#define LP_IO_LP_GPIO4_FUN_IE_V  0x00000001U
+#define LP_IO_LP_GPIO4_FUN_IE_S  9
+/** LP_IO_LP_GPIO4_FUN_DRV : R/W; bitpos: [11:10]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO4_FUN_DRV    0x00000003U
+#define LP_IO_LP_GPIO4_FUN_DRV_M  (LP_IO_LP_GPIO4_FUN_DRV_V << LP_IO_LP_GPIO4_FUN_DRV_S)
+#define LP_IO_LP_GPIO4_FUN_DRV_V  0x00000003U
+#define LP_IO_LP_GPIO4_FUN_DRV_S  10
+/** LP_IO_LP_GPIO4_MCU_SEL : R/W; bitpos: [14:12]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO4_MCU_SEL    0x00000007U
+#define LP_IO_LP_GPIO4_MCU_SEL_M  (LP_IO_LP_GPIO4_MCU_SEL_V << LP_IO_LP_GPIO4_MCU_SEL_S)
+#define LP_IO_LP_GPIO4_MCU_SEL_V  0x00000007U
+#define LP_IO_LP_GPIO4_MCU_SEL_S  12
+
+/** LP_IO_GPIO5_REG register
+ *  need des
+ */
+#define LP_IO_GPIO5_REG (DR_REG_LP_IO_BASE + 0x5c)
+/** LP_IO_LP_GPIO5_MCU_OE : R/W; bitpos: [0]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO5_MCU_OE    (BIT(0))
+#define LP_IO_LP_GPIO5_MCU_OE_M  (LP_IO_LP_GPIO5_MCU_OE_V << LP_IO_LP_GPIO5_MCU_OE_S)
+#define LP_IO_LP_GPIO5_MCU_OE_V  0x00000001U
+#define LP_IO_LP_GPIO5_MCU_OE_S  0
+/** LP_IO_LP_GPIO5_SLP_SEL : R/W; bitpos: [1]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO5_SLP_SEL    (BIT(1))
+#define LP_IO_LP_GPIO5_SLP_SEL_M  (LP_IO_LP_GPIO5_SLP_SEL_V << LP_IO_LP_GPIO5_SLP_SEL_S)
+#define LP_IO_LP_GPIO5_SLP_SEL_V  0x00000001U
+#define LP_IO_LP_GPIO5_SLP_SEL_S  1
+/** LP_IO_LP_GPIO5_MCU_WPD : R/W; bitpos: [2]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO5_MCU_WPD    (BIT(2))
+#define LP_IO_LP_GPIO5_MCU_WPD_M  (LP_IO_LP_GPIO5_MCU_WPD_V << LP_IO_LP_GPIO5_MCU_WPD_S)
+#define LP_IO_LP_GPIO5_MCU_WPD_V  0x00000001U
+#define LP_IO_LP_GPIO5_MCU_WPD_S  2
+/** LP_IO_LP_GPIO5_MCU_WPU : R/W; bitpos: [3]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO5_MCU_WPU    (BIT(3))
+#define LP_IO_LP_GPIO5_MCU_WPU_M  (LP_IO_LP_GPIO5_MCU_WPU_V << LP_IO_LP_GPIO5_MCU_WPU_S)
+#define LP_IO_LP_GPIO5_MCU_WPU_V  0x00000001U
+#define LP_IO_LP_GPIO5_MCU_WPU_S  3
+/** LP_IO_LP_GPIO5_MCU_IE : R/W; bitpos: [4]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO5_MCU_IE    (BIT(4))
+#define LP_IO_LP_GPIO5_MCU_IE_M  (LP_IO_LP_GPIO5_MCU_IE_V << LP_IO_LP_GPIO5_MCU_IE_S)
+#define LP_IO_LP_GPIO5_MCU_IE_V  0x00000001U
+#define LP_IO_LP_GPIO5_MCU_IE_S  4
+/** LP_IO_LP_GPIO5_MCU_DRV : R/W; bitpos: [6:5]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO5_MCU_DRV    0x00000003U
+#define LP_IO_LP_GPIO5_MCU_DRV_M  (LP_IO_LP_GPIO5_MCU_DRV_V << LP_IO_LP_GPIO5_MCU_DRV_S)
+#define LP_IO_LP_GPIO5_MCU_DRV_V  0x00000003U
+#define LP_IO_LP_GPIO5_MCU_DRV_S  5
+/** LP_IO_LP_GPIO5_FUN_WPD : R/W; bitpos: [7]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO5_FUN_WPD    (BIT(7))
+#define LP_IO_LP_GPIO5_FUN_WPD_M  (LP_IO_LP_GPIO5_FUN_WPD_V << LP_IO_LP_GPIO5_FUN_WPD_S)
+#define LP_IO_LP_GPIO5_FUN_WPD_V  0x00000001U
+#define LP_IO_LP_GPIO5_FUN_WPD_S  7
+/** LP_IO_LP_GPIO5_FUN_WPU : R/W; bitpos: [8]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO5_FUN_WPU    (BIT(8))
+#define LP_IO_LP_GPIO5_FUN_WPU_M  (LP_IO_LP_GPIO5_FUN_WPU_V << LP_IO_LP_GPIO5_FUN_WPU_S)
+#define LP_IO_LP_GPIO5_FUN_WPU_V  0x00000001U
+#define LP_IO_LP_GPIO5_FUN_WPU_S  8
+/** LP_IO_LP_GPIO5_FUN_IE : R/W; bitpos: [9]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO5_FUN_IE    (BIT(9))
+#define LP_IO_LP_GPIO5_FUN_IE_M  (LP_IO_LP_GPIO5_FUN_IE_V << LP_IO_LP_GPIO5_FUN_IE_S)
+#define LP_IO_LP_GPIO5_FUN_IE_V  0x00000001U
+#define LP_IO_LP_GPIO5_FUN_IE_S  9
+/** LP_IO_LP_GPIO5_FUN_DRV : R/W; bitpos: [11:10]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO5_FUN_DRV    0x00000003U
+#define LP_IO_LP_GPIO5_FUN_DRV_M  (LP_IO_LP_GPIO5_FUN_DRV_V << LP_IO_LP_GPIO5_FUN_DRV_S)
+#define LP_IO_LP_GPIO5_FUN_DRV_V  0x00000003U
+#define LP_IO_LP_GPIO5_FUN_DRV_S  10
+/** LP_IO_LP_GPIO5_MCU_SEL : R/W; bitpos: [14:12]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO5_MCU_SEL    0x00000007U
+#define LP_IO_LP_GPIO5_MCU_SEL_M  (LP_IO_LP_GPIO5_MCU_SEL_V << LP_IO_LP_GPIO5_MCU_SEL_S)
+#define LP_IO_LP_GPIO5_MCU_SEL_V  0x00000007U
+#define LP_IO_LP_GPIO5_MCU_SEL_S  12
+
+/** LP_IO_GPIO6_REG register
+ *  need des
+ */
+#define LP_IO_GPIO6_REG (DR_REG_LP_IO_BASE + 0x60)
+/** LP_IO_LP_GPIO6_MCU_OE : R/W; bitpos: [0]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO6_MCU_OE    (BIT(0))
+#define LP_IO_LP_GPIO6_MCU_OE_M  (LP_IO_LP_GPIO6_MCU_OE_V << LP_IO_LP_GPIO6_MCU_OE_S)
+#define LP_IO_LP_GPIO6_MCU_OE_V  0x00000001U
+#define LP_IO_LP_GPIO6_MCU_OE_S  0
+/** LP_IO_LP_GPIO6_SLP_SEL : R/W; bitpos: [1]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO6_SLP_SEL    (BIT(1))
+#define LP_IO_LP_GPIO6_SLP_SEL_M  (LP_IO_LP_GPIO6_SLP_SEL_V << LP_IO_LP_GPIO6_SLP_SEL_S)
+#define LP_IO_LP_GPIO6_SLP_SEL_V  0x00000001U
+#define LP_IO_LP_GPIO6_SLP_SEL_S  1
+/** LP_IO_LP_GPIO6_MCU_WPD : R/W; bitpos: [2]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO6_MCU_WPD    (BIT(2))
+#define LP_IO_LP_GPIO6_MCU_WPD_M  (LP_IO_LP_GPIO6_MCU_WPD_V << LP_IO_LP_GPIO6_MCU_WPD_S)
+#define LP_IO_LP_GPIO6_MCU_WPD_V  0x00000001U
+#define LP_IO_LP_GPIO6_MCU_WPD_S  2
+/** LP_IO_LP_GPIO6_MCU_WPU : R/W; bitpos: [3]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO6_MCU_WPU    (BIT(3))
+#define LP_IO_LP_GPIO6_MCU_WPU_M  (LP_IO_LP_GPIO6_MCU_WPU_V << LP_IO_LP_GPIO6_MCU_WPU_S)
+#define LP_IO_LP_GPIO6_MCU_WPU_V  0x00000001U
+#define LP_IO_LP_GPIO6_MCU_WPU_S  3
+/** LP_IO_LP_GPIO6_MCU_IE : R/W; bitpos: [4]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO6_MCU_IE    (BIT(4))
+#define LP_IO_LP_GPIO6_MCU_IE_M  (LP_IO_LP_GPIO6_MCU_IE_V << LP_IO_LP_GPIO6_MCU_IE_S)
+#define LP_IO_LP_GPIO6_MCU_IE_V  0x00000001U
+#define LP_IO_LP_GPIO6_MCU_IE_S  4
+/** LP_IO_LP_GPIO6_MCU_DRV : R/W; bitpos: [6:5]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO6_MCU_DRV    0x00000003U
+#define LP_IO_LP_GPIO6_MCU_DRV_M  (LP_IO_LP_GPIO6_MCU_DRV_V << LP_IO_LP_GPIO6_MCU_DRV_S)
+#define LP_IO_LP_GPIO6_MCU_DRV_V  0x00000003U
+#define LP_IO_LP_GPIO6_MCU_DRV_S  5
+/** LP_IO_LP_GPIO6_FUN_WPD : R/W; bitpos: [7]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO6_FUN_WPD    (BIT(7))
+#define LP_IO_LP_GPIO6_FUN_WPD_M  (LP_IO_LP_GPIO6_FUN_WPD_V << LP_IO_LP_GPIO6_FUN_WPD_S)
+#define LP_IO_LP_GPIO6_FUN_WPD_V  0x00000001U
+#define LP_IO_LP_GPIO6_FUN_WPD_S  7
+/** LP_IO_LP_GPIO6_FUN_WPU : R/W; bitpos: [8]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO6_FUN_WPU    (BIT(8))
+#define LP_IO_LP_GPIO6_FUN_WPU_M  (LP_IO_LP_GPIO6_FUN_WPU_V << LP_IO_LP_GPIO6_FUN_WPU_S)
+#define LP_IO_LP_GPIO6_FUN_WPU_V  0x00000001U
+#define LP_IO_LP_GPIO6_FUN_WPU_S  8
+/** LP_IO_LP_GPIO6_FUN_IE : R/W; bitpos: [9]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO6_FUN_IE    (BIT(9))
+#define LP_IO_LP_GPIO6_FUN_IE_M  (LP_IO_LP_GPIO6_FUN_IE_V << LP_IO_LP_GPIO6_FUN_IE_S)
+#define LP_IO_LP_GPIO6_FUN_IE_V  0x00000001U
+#define LP_IO_LP_GPIO6_FUN_IE_S  9
+/** LP_IO_LP_GPIO6_FUN_DRV : R/W; bitpos: [11:10]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO6_FUN_DRV    0x00000003U
+#define LP_IO_LP_GPIO6_FUN_DRV_M  (LP_IO_LP_GPIO6_FUN_DRV_V << LP_IO_LP_GPIO6_FUN_DRV_S)
+#define LP_IO_LP_GPIO6_FUN_DRV_V  0x00000003U
+#define LP_IO_LP_GPIO6_FUN_DRV_S  10
+/** LP_IO_LP_GPIO6_MCU_SEL : R/W; bitpos: [14:12]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO6_MCU_SEL    0x00000007U
+#define LP_IO_LP_GPIO6_MCU_SEL_M  (LP_IO_LP_GPIO6_MCU_SEL_V << LP_IO_LP_GPIO6_MCU_SEL_S)
+#define LP_IO_LP_GPIO6_MCU_SEL_V  0x00000007U
+#define LP_IO_LP_GPIO6_MCU_SEL_S  12
+
+/** LP_IO_GPIO7_REG register
+ *  need des
+ */
+#define LP_IO_GPIO7_REG (DR_REG_LP_IO_BASE + 0x64)
+/** LP_IO_LP_GPIO7_MCU_OE : R/W; bitpos: [0]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO7_MCU_OE    (BIT(0))
+#define LP_IO_LP_GPIO7_MCU_OE_M  (LP_IO_LP_GPIO7_MCU_OE_V << LP_IO_LP_GPIO7_MCU_OE_S)
+#define LP_IO_LP_GPIO7_MCU_OE_V  0x00000001U
+#define LP_IO_LP_GPIO7_MCU_OE_S  0
+/** LP_IO_LP_GPIO7_SLP_SEL : R/W; bitpos: [1]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO7_SLP_SEL    (BIT(1))
+#define LP_IO_LP_GPIO7_SLP_SEL_M  (LP_IO_LP_GPIO7_SLP_SEL_V << LP_IO_LP_GPIO7_SLP_SEL_S)
+#define LP_IO_LP_GPIO7_SLP_SEL_V  0x00000001U
+#define LP_IO_LP_GPIO7_SLP_SEL_S  1
+/** LP_IO_LP_GPIO7_MCU_WPD : R/W; bitpos: [2]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO7_MCU_WPD    (BIT(2))
+#define LP_IO_LP_GPIO7_MCU_WPD_M  (LP_IO_LP_GPIO7_MCU_WPD_V << LP_IO_LP_GPIO7_MCU_WPD_S)
+#define LP_IO_LP_GPIO7_MCU_WPD_V  0x00000001U
+#define LP_IO_LP_GPIO7_MCU_WPD_S  2
+/** LP_IO_LP_GPIO7_MCU_WPU : R/W; bitpos: [3]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO7_MCU_WPU    (BIT(3))
+#define LP_IO_LP_GPIO7_MCU_WPU_M  (LP_IO_LP_GPIO7_MCU_WPU_V << LP_IO_LP_GPIO7_MCU_WPU_S)
+#define LP_IO_LP_GPIO7_MCU_WPU_V  0x00000001U
+#define LP_IO_LP_GPIO7_MCU_WPU_S  3
+/** LP_IO_LP_GPIO7_MCU_IE : R/W; bitpos: [4]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO7_MCU_IE    (BIT(4))
+#define LP_IO_LP_GPIO7_MCU_IE_M  (LP_IO_LP_GPIO7_MCU_IE_V << LP_IO_LP_GPIO7_MCU_IE_S)
+#define LP_IO_LP_GPIO7_MCU_IE_V  0x00000001U
+#define LP_IO_LP_GPIO7_MCU_IE_S  4
+/** LP_IO_LP_GPIO7_MCU_DRV : R/W; bitpos: [6:5]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO7_MCU_DRV    0x00000003U
+#define LP_IO_LP_GPIO7_MCU_DRV_M  (LP_IO_LP_GPIO7_MCU_DRV_V << LP_IO_LP_GPIO7_MCU_DRV_S)
+#define LP_IO_LP_GPIO7_MCU_DRV_V  0x00000003U
+#define LP_IO_LP_GPIO7_MCU_DRV_S  5
+/** LP_IO_LP_GPIO7_FUN_WPD : R/W; bitpos: [7]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO7_FUN_WPD    (BIT(7))
+#define LP_IO_LP_GPIO7_FUN_WPD_M  (LP_IO_LP_GPIO7_FUN_WPD_V << LP_IO_LP_GPIO7_FUN_WPD_S)
+#define LP_IO_LP_GPIO7_FUN_WPD_V  0x00000001U
+#define LP_IO_LP_GPIO7_FUN_WPD_S  7
+/** LP_IO_LP_GPIO7_FUN_WPU : R/W; bitpos: [8]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO7_FUN_WPU    (BIT(8))
+#define LP_IO_LP_GPIO7_FUN_WPU_M  (LP_IO_LP_GPIO7_FUN_WPU_V << LP_IO_LP_GPIO7_FUN_WPU_S)
+#define LP_IO_LP_GPIO7_FUN_WPU_V  0x00000001U
+#define LP_IO_LP_GPIO7_FUN_WPU_S  8
+/** LP_IO_LP_GPIO7_FUN_IE : R/W; bitpos: [9]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO7_FUN_IE    (BIT(9))
+#define LP_IO_LP_GPIO7_FUN_IE_M  (LP_IO_LP_GPIO7_FUN_IE_V << LP_IO_LP_GPIO7_FUN_IE_S)
+#define LP_IO_LP_GPIO7_FUN_IE_V  0x00000001U
+#define LP_IO_LP_GPIO7_FUN_IE_S  9
+/** LP_IO_LP_GPIO7_FUN_DRV : R/W; bitpos: [11:10]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO7_FUN_DRV    0x00000003U
+#define LP_IO_LP_GPIO7_FUN_DRV_M  (LP_IO_LP_GPIO7_FUN_DRV_V << LP_IO_LP_GPIO7_FUN_DRV_S)
+#define LP_IO_LP_GPIO7_FUN_DRV_V  0x00000003U
+#define LP_IO_LP_GPIO7_FUN_DRV_S  10
+/** LP_IO_LP_GPIO7_MCU_SEL : R/W; bitpos: [14:12]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO7_MCU_SEL    0x00000007U
+#define LP_IO_LP_GPIO7_MCU_SEL_M  (LP_IO_LP_GPIO7_MCU_SEL_V << LP_IO_LP_GPIO7_MCU_SEL_S)
+#define LP_IO_LP_GPIO7_MCU_SEL_V  0x00000007U
+#define LP_IO_LP_GPIO7_MCU_SEL_S  12
+
+/** LP_IO_STATUS_INTERRUPT_REG register
+ *  need des
+ */
+#define LP_IO_STATUS_INTERRUPT_REG (DR_REG_LP_IO_BASE + 0x68)
+/** LP_IO_LP_GPIO_STATUS_INTERRUPT_NEXT : RO; bitpos: [7:0]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_GPIO_STATUS_INTERRUPT_NEXT    0x000000FFU
+#define LP_IO_LP_GPIO_STATUS_INTERRUPT_NEXT_M  (LP_IO_LP_GPIO_STATUS_INTERRUPT_NEXT_V << LP_IO_LP_GPIO_STATUS_INTERRUPT_NEXT_S)
+#define LP_IO_LP_GPIO_STATUS_INTERRUPT_NEXT_V  0x000000FFU
+#define LP_IO_LP_GPIO_STATUS_INTERRUPT_NEXT_S  0
+
+/** LP_IO_DEBUG_SEL0_REG register
+ *  need des
+ */
+#define LP_IO_DEBUG_SEL0_REG (DR_REG_LP_IO_BASE + 0x6c)
+/** LP_IO_LP_DEBUG_SEL0 : R/W; bitpos: [6:0]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_DEBUG_SEL0    0x0000007FU
+#define LP_IO_LP_DEBUG_SEL0_M  (LP_IO_LP_DEBUG_SEL0_V << LP_IO_LP_DEBUG_SEL0_S)
+#define LP_IO_LP_DEBUG_SEL0_V  0x0000007FU
+#define LP_IO_LP_DEBUG_SEL0_S  0
+/** LP_IO_LP_DEBUG_SEL1 : R/W; bitpos: [13:7]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_DEBUG_SEL1    0x0000007FU
+#define LP_IO_LP_DEBUG_SEL1_M  (LP_IO_LP_DEBUG_SEL1_V << LP_IO_LP_DEBUG_SEL1_S)
+#define LP_IO_LP_DEBUG_SEL1_V  0x0000007FU
+#define LP_IO_LP_DEBUG_SEL1_S  7
+/** LP_IO_LP_DEBUG_SEL2 : R/W; bitpos: [20:14]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_DEBUG_SEL2    0x0000007FU
+#define LP_IO_LP_DEBUG_SEL2_M  (LP_IO_LP_DEBUG_SEL2_V << LP_IO_LP_DEBUG_SEL2_S)
+#define LP_IO_LP_DEBUG_SEL2_V  0x0000007FU
+#define LP_IO_LP_DEBUG_SEL2_S  14
+/** LP_IO_LP_DEBUG_SEL3 : R/W; bitpos: [27:21]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_DEBUG_SEL3    0x0000007FU
+#define LP_IO_LP_DEBUG_SEL3_M  (LP_IO_LP_DEBUG_SEL3_V << LP_IO_LP_DEBUG_SEL3_S)
+#define LP_IO_LP_DEBUG_SEL3_V  0x0000007FU
+#define LP_IO_LP_DEBUG_SEL3_S  21
+
+/** LP_IO_DEBUG_SEL1_REG register
+ *  need des
+ */
+#define LP_IO_DEBUG_SEL1_REG (DR_REG_LP_IO_BASE + 0x70)
+/** LP_IO_LP_DEBUG_SEL4 : R/W; bitpos: [6:0]; default: 0;
+ *  need des
+ */
+#define LP_IO_LP_DEBUG_SEL4    0x0000007FU
+#define LP_IO_LP_DEBUG_SEL4_M  (LP_IO_LP_DEBUG_SEL4_V << LP_IO_LP_DEBUG_SEL4_S)
+#define LP_IO_LP_DEBUG_SEL4_V  0x0000007FU
+#define LP_IO_LP_DEBUG_SEL4_S  0
+
+/** LP_IO_LPI2C_REG register
+ *  need des
+ */
+#define LP_IO_LPI2C_REG (DR_REG_LP_IO_BASE + 0x74)
+/** LP_IO_LP_I2C_SDA_IE : R/W; bitpos: [30]; default: 1;
+ *  need des
+ */
+#define LP_IO_LP_I2C_SDA_IE    (BIT(30))
+#define LP_IO_LP_I2C_SDA_IE_M  (LP_IO_LP_I2C_SDA_IE_V << LP_IO_LP_I2C_SDA_IE_S)
+#define LP_IO_LP_I2C_SDA_IE_V  0x00000001U
+#define LP_IO_LP_I2C_SDA_IE_S  30
+/** LP_IO_LP_I2C_SCL_IE : R/W; bitpos: [31]; default: 1;
+ *  need des
+ */
+#define LP_IO_LP_I2C_SCL_IE    (BIT(31))
+#define LP_IO_LP_I2C_SCL_IE_M  (LP_IO_LP_I2C_SCL_IE_V << LP_IO_LP_I2C_SCL_IE_S)
+#define LP_IO_LP_I2C_SCL_IE_V  0x00000001U
+#define LP_IO_LP_I2C_SCL_IE_S  31
+
+/** LP_IO_DATE_REG register
+ *  need des
+ */
+#define LP_IO_DATE_REG (DR_REG_LP_IO_BASE + 0x3fc)
+/** LP_IO_LP_IO_DATE : R/W; bitpos: [30:0]; default: 35660032;
+ *  need des
+ */
+#define LP_IO_LP_IO_DATE    0x7FFFFFFFU
+#define LP_IO_LP_IO_DATE_M  (LP_IO_LP_IO_DATE_V << LP_IO_LP_IO_DATE_S)
+#define LP_IO_LP_IO_DATE_V  0x7FFFFFFFU
+#define LP_IO_LP_IO_DATE_S  0
+/** LP_IO_CLK_EN : R/W; bitpos: [31]; default: 0;
+ *  need des
+ */
+#define LP_IO_CLK_EN    (BIT(31))
+#define LP_IO_CLK_EN_M  (LP_IO_CLK_EN_V << LP_IO_CLK_EN_S)
+#define LP_IO_CLK_EN_V  0x00000001U
+#define LP_IO_CLK_EN_S  31
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/lp_io_struct.h b/components/soc/esp32c6/include/soc/lp_io_struct.h
new file mode 100644
index 0000000000..cfaa3127cf
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/lp_io_struct.h
@@ -0,0 +1,362 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: configure_register */
+/** Type of out_data register
+ *  need des
+ */
+typedef union {
+    struct {
+        /** out_data : R/W/WTC; bitpos: [7:0]; default: 0;
+         *  set lp gpio output data
+         */
+        uint32_t out_data:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} lp_io_out_data_reg_t;
+
+/** Type of out_data_w1ts register
+ *  need des
+ */
+typedef union {
+    struct {
+        /** out_data_w1ts : WT; bitpos: [7:0]; default: 0;
+         *  set one time output data
+         */
+        uint32_t out_data_w1ts:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} lp_io_out_data_w1ts_reg_t;
+
+/** Type of out_data_w1tc register
+ *  need des
+ */
+typedef union {
+    struct {
+        /** out_data_w1tc : WT; bitpos: [7:0]; default: 0;
+         *  clear one time output data
+         */
+        uint32_t out_data_w1tc:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} lp_io_out_data_w1tc_reg_t;
+
+/** Type of out_enable register
+ *  need des
+ */
+typedef union {
+    struct {
+        /** enable : R/W/WTC; bitpos: [7:0]; default: 0;
+         *  set lp gpio output data
+         */
+        uint32_t enable:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} lp_io_out_enable_reg_t;
+
+/** Type of out_enable_w1ts register
+ *  need des
+ */
+typedef union {
+    struct {
+        /** enable_w1ts : WT; bitpos: [7:0]; default: 0;
+         *  set one time output data
+         */
+        uint32_t enable_w1ts:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} lp_io_out_enable_w1ts_reg_t;
+
+/** Type of out_enable_w1tc register
+ *  need des
+ */
+typedef union {
+    struct {
+        /** enable_w1tc : WT; bitpos: [7:0]; default: 0;
+         *  clear one time output data
+         */
+        uint32_t enable_w1tc:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} lp_io_out_enable_w1tc_reg_t;
+
+/** Type of status register
+ *  need des
+ */
+typedef union {
+    struct {
+        /** status_interrupt : R/W/WTC; bitpos: [7:0]; default: 0;
+         *  set lp gpio output data
+         */
+        uint32_t status_interrupt:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} lp_io_status_reg_t;
+
+/** Type of status_w1ts register
+ *  need des
+ */
+typedef union {
+    struct {
+        /** status_w1ts : WT; bitpos: [7:0]; default: 0;
+         *  set one time output data
+         */
+        uint32_t status_w1ts:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} lp_io_status_w1ts_reg_t;
+
+/** Type of status_w1tc register
+ *  need des
+ */
+typedef union {
+    struct {
+        /** status_w1tc : WT; bitpos: [7:0]; default: 0;
+         *  clear one time output data
+         */
+        uint32_t status_w1tc:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} lp_io_status_w1tc_reg_t;
+
+/** Type of in register
+ *  need des
+ */
+typedef union {
+    struct {
+        /** in_data_next : RO; bitpos: [7:0]; default: 0;
+         *  need des
+         */
+        uint32_t in_data_next:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} lp_io_in_reg_t;
+
+/** Type of pin register
+ *  need des
+ */
+typedef union {
+    struct {
+        /** sync_bypass : R/W; bitpos: [1:0]; default: 0;
+         *  need des
+         */
+        uint32_t sync_bypass:2;
+        /** pad_driver : R/W; bitpos: [2]; default: 0;
+         *  need des
+         */
+        uint32_t pad_driver:1;
+        /** edge_wakeup_clr : WT; bitpos: [3]; default: 0;
+         *  need des
+         */
+        uint32_t edge_wakeup_clr:1;
+        uint32_t reserved_4:3;
+        /** int_type : R/W; bitpos: [9:7]; default: 0;
+         *  need des
+         */
+        uint32_t int_type:3;
+        /** wakeup_enable : R/W; bitpos: [10]; default: 0;
+         *  need des
+         */
+        uint32_t wakeup_enable:1;
+        /** filter_en : R/W; bitpos: [11]; default: 0;
+         *  need des
+         */
+        uint32_t filter_en:1;
+        uint32_t reserved_12:20;
+    };
+    uint32_t val;
+} lp_io_pin_reg_t;
+
+/** Type of gpio register
+ *  need des
+ */
+typedef union {
+    struct {
+        /** mcu_oe : R/W; bitpos: [0]; default: 0;
+         *  need des
+         */
+        uint32_t mcu_oe:1;
+        /** slp_sel : R/W; bitpos: [1]; default: 0;
+         *  need des
+         */
+        uint32_t slp_sel:1;
+        /** mcu_wpd : R/W; bitpos: [2]; default: 0;
+         *  need des
+         */
+        uint32_t mcu_wpd:1;
+        /** mcu_wpu : R/W; bitpos: [3]; default: 0;
+         *  need des
+         */
+        uint32_t mcu_wpu:1;
+        /** mcu_ie : R/W; bitpos: [4]; default: 0;
+         *  need des
+         */
+        uint32_t mcu_ie:1;
+        /** mcu_drv : R/W; bitpos: [6:5]; default: 0;
+         *  need des
+         */
+        uint32_t mcu_drv:2;
+        /** fun_wpd : R/W; bitpos: [7]; default: 0;
+         *  need des
+         */
+        uint32_t fun_wpd:1;
+        /** fun_wpu : R/W; bitpos: [8]; default: 0;
+         *  need des
+         */
+        uint32_t fun_wpu:1;
+        /** fun_ie : R/W; bitpos: [9]; default: 0;
+         *  need des
+         */
+        uint32_t fun_ie:1;
+        /** fun_drv : R/W; bitpos: [11:10]; default: 0;
+         *  need des
+         */
+        uint32_t fun_drv:2;
+        /** mcu_sel : R/W; bitpos: [14:12]; default: 0;
+         *  need des
+         */
+        uint32_t mcu_sel:3;
+        uint32_t reserved_15:17;
+    };
+    uint32_t val;
+} lp_io_gpio_reg_t;
+
+/** Type of status_interrupt register
+ *  need des
+ */
+typedef union {
+    struct {
+        /** status_interrupt_next : RO; bitpos: [7:0]; default: 0;
+         *  need des
+         */
+        uint32_t status_interrupt_next:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} lp_io_status_interrupt_reg_t;
+
+/** Type of debug_sel0 register
+ *  need des
+ */
+typedef union {
+    struct {
+        /** debug_sel0 : R/W; bitpos: [6:0]; default: 0;
+         *  need des
+         */
+        uint32_t debug_sel0:7;
+        /** debug_sel1 : R/W; bitpos: [13:7]; default: 0;
+         *  need des
+         */
+        uint32_t debug_sel1:7;
+        /** debug_sel2 : R/W; bitpos: [20:14]; default: 0;
+         *  need des
+         */
+        uint32_t debug_sel2:7;
+        /** debug_sel3 : R/W; bitpos: [27:21]; default: 0;
+         *  need des
+         */
+        uint32_t debug_sel3:7;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} lp_io_debug_sel0_reg_t;
+
+/** Type of debug_sel1 register
+ *  need des
+ */
+typedef union {
+    struct {
+        /** debug_sel4 : R/W; bitpos: [6:0]; default: 0;
+         *  need des
+         */
+        uint32_t debug_sel4:7;
+        uint32_t reserved_7:25;
+    };
+    uint32_t val;
+} lp_io_debug_sel1_reg_t;
+
+/** Type of lpi2c register
+ *  need des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:30;
+        /** lp_i2c_sda_ie : R/W; bitpos: [30]; default: 1;
+         *  need des
+         */
+        uint32_t lp_i2c_sda_ie:1;
+        /** lp_i2c_scl_ie : R/W; bitpos: [31]; default: 1;
+         *  need des
+         */
+        uint32_t lp_i2c_scl_ie:1;
+    };
+    uint32_t val;
+} lp_io_lpi2c_reg_t;
+
+/** Type of date register
+ *  need des
+ */
+typedef union {
+    struct {
+        /** lp_io_date : R/W; bitpos: [30:0]; default: 35660032;
+         *  need des
+         */
+        uint32_t lp_io_date:31;
+        /** clk_en : R/W; bitpos: [31]; default: 0;
+         *  need des
+         */
+        uint32_t clk_en:1;
+    };
+    uint32_t val;
+} lp_io_date_reg_t;
+
+
+typedef struct lp_io_dev_t {
+    volatile lp_io_out_data_reg_t out_data;
+    volatile lp_io_out_data_w1ts_reg_t out_data_w1ts;
+    volatile lp_io_out_data_w1tc_reg_t out_data_w1tc;
+    volatile lp_io_out_enable_reg_t out_enable;
+    volatile lp_io_out_enable_w1ts_reg_t out_enable_w1ts;
+    volatile lp_io_out_enable_w1tc_reg_t out_enable_w1tc;
+    volatile lp_io_status_reg_t status;
+    volatile lp_io_status_w1ts_reg_t status_w1ts;
+    volatile lp_io_status_w1tc_reg_t status_w1tc;
+    volatile lp_io_in_reg_t in;
+    volatile lp_io_pin_reg_t pin[8];
+    volatile lp_io_gpio_reg_t gpio[8];
+    volatile lp_io_status_interrupt_reg_t status_interrupt;
+    volatile lp_io_debug_sel0_reg_t debug_sel0;
+    volatile lp_io_debug_sel1_reg_t debug_sel1;
+    volatile lp_io_lpi2c_reg_t lpi2c;
+    uint32_t reserved_078[225];
+    volatile lp_io_date_reg_t date;
+} lp_io_dev_t;
+
+extern lp_io_dev_t LP_IO;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(lp_io_dev_t) == 0x400, "Invalid size of lp_io_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/lp_tee_reg.h b/components/soc/esp32c6/include/soc/lp_tee_reg.h
new file mode 100644
index 0000000000..0c91c59d55
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/lp_tee_reg.h
@@ -0,0 +1,65 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** LP_TEE_M0_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define LP_TEE_M0_MODE_CTRL_REG (DR_REG_LP_TEE_BASE + 0x0)
+/** LP_TEE_M0_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M0 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define LP_TEE_M0_MODE    0x00000003U
+#define LP_TEE_M0_MODE_M  (LP_TEE_M0_MODE_V << LP_TEE_M0_MODE_S)
+#define LP_TEE_M0_MODE_V  0x00000003U
+#define LP_TEE_M0_MODE_S  0
+
+/** LP_TEE_CLOCK_GATE_REG register
+ *  Clock gating register
+ */
+#define LP_TEE_CLOCK_GATE_REG (DR_REG_LP_TEE_BASE + 0x4)
+/** LP_TEE_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  reg_clk_en
+ */
+#define LP_TEE_CLK_EN    (BIT(0))
+#define LP_TEE_CLK_EN_M  (LP_TEE_CLK_EN_V << LP_TEE_CLK_EN_S)
+#define LP_TEE_CLK_EN_V  0x00000001U
+#define LP_TEE_CLK_EN_S  0
+
+/** LP_TEE_FORCE_ACC_HP_REG register
+ *  need_des
+ */
+#define LP_TEE_FORCE_ACC_HP_REG (DR_REG_LP_TEE_BASE + 0x90)
+/** LP_TEE_FORCE_ACC_HPMEM_EN : R/W; bitpos: [0]; default: 0;
+ *  need_des
+ */
+#define LP_TEE_FORCE_ACC_HPMEM_EN    (BIT(0))
+#define LP_TEE_FORCE_ACC_HPMEM_EN_M  (LP_TEE_FORCE_ACC_HPMEM_EN_V << LP_TEE_FORCE_ACC_HPMEM_EN_S)
+#define LP_TEE_FORCE_ACC_HPMEM_EN_V  0x00000001U
+#define LP_TEE_FORCE_ACC_HPMEM_EN_S  0
+
+/** LP_TEE_DATE_REG register
+ *  Version register
+ */
+#define LP_TEE_DATE_REG (DR_REG_LP_TEE_BASE + 0xfc)
+/** LP_TEE_DATE_REG : R/W; bitpos: [27:0]; default: 35672688;
+ *  reg_tee_date
+ */
+#define LP_TEE_DATE_REG    0x0FFFFFFFU
+#define LP_TEE_DATE_REG_M  (LP_TEE_DATE_REG_V << LP_TEE_DATE_REG_S)
+#define LP_TEE_DATE_REG_V  0x0FFFFFFFU
+#define LP_TEE_DATE_REG_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/lp_tee_struct.h b/components/soc/esp32c6/include/soc/lp_tee_struct.h
new file mode 100644
index 0000000000..b02b368693
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/lp_tee_struct.h
@@ -0,0 +1,95 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: Tee mode control register */
+/** Type of m0_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m0_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M0 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m0_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} lp_tee_m0_mode_ctrl_reg_t;
+
+
+/** Group: clock gating register */
+/** Type of clock_gate register
+ *  Clock gating register
+ */
+typedef union {
+    struct {
+        /** clk_en : R/W; bitpos: [0]; default: 1;
+         *  reg_clk_en
+         */
+        uint32_t clk_en:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} lp_tee_clock_gate_reg_t;
+
+
+/** Group: configure_register */
+/** Type of force_acc_hp register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** force_acc_hpmem_en : R/W; bitpos: [0]; default: 0;
+         *  need_des
+         */
+        uint32_t force_acc_hpmem_en:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} lp_tee_force_acc_hp_reg_t;
+
+
+/** Group: Version register */
+/** Type of date register
+ *  Version register
+ */
+typedef union {
+    struct {
+        /** date_reg : R/W; bitpos: [27:0]; default: 35672688;
+         *  reg_tee_date
+         */
+        uint32_t date_reg:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} lp_tee_date_reg_t;
+
+
+typedef struct lp_tee_dev_t {
+    volatile lp_tee_m0_mode_ctrl_reg_t m0_mode_ctrl;
+    volatile lp_tee_clock_gate_reg_t clock_gate;
+    uint32_t reserved_008[34];
+    volatile lp_tee_force_acc_hp_reg_t force_acc_hp;
+    uint32_t reserved_094[26];
+    volatile lp_tee_date_reg_t date;
+} lp_tee_dev_t;
+
+extern lp_tee_dev_t LP_TEE;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(lp_tee_dev_t) == 0x100, "Invalid size of lp_tee_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/lp_timer_reg.h b/components/soc/esp32c6/include/soc/lp_timer_reg.h
new file mode 100644
index 0000000000..482330cd41
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/lp_timer_reg.h
@@ -0,0 +1,342 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** LP_TIMER_TAR0_LOW_REG register
+ *  need_des
+ */
+#define LP_TIMER_TAR0_LOW_REG (DR_REG_LP_TIMER_BASE + 0x0)
+/** LP_TIMER_MAIN_TIMER_TAR_LOW0 : R/W; bitpos: [31:0]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_MAIN_TIMER_TAR_LOW0    0xFFFFFFFFU
+#define LP_TIMER_MAIN_TIMER_TAR_LOW0_M  (LP_TIMER_MAIN_TIMER_TAR_LOW0_V << LP_TIMER_MAIN_TIMER_TAR_LOW0_S)
+#define LP_TIMER_MAIN_TIMER_TAR_LOW0_V  0xFFFFFFFFU
+#define LP_TIMER_MAIN_TIMER_TAR_LOW0_S  0
+
+/** LP_TIMER_TAR0_HIGH_REG register
+ *  need_des
+ */
+#define LP_TIMER_TAR0_HIGH_REG (DR_REG_LP_TIMER_BASE + 0x4)
+/** LP_TIMER_MAIN_TIMER_TAR_HIGH0 : R/W; bitpos: [15:0]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_MAIN_TIMER_TAR_HIGH0    0x0000FFFFU
+#define LP_TIMER_MAIN_TIMER_TAR_HIGH0_M  (LP_TIMER_MAIN_TIMER_TAR_HIGH0_V << LP_TIMER_MAIN_TIMER_TAR_HIGH0_S)
+#define LP_TIMER_MAIN_TIMER_TAR_HIGH0_V  0x0000FFFFU
+#define LP_TIMER_MAIN_TIMER_TAR_HIGH0_S  0
+/** LP_TIMER_MAIN_TIMER_TAR_EN0 : WT; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_MAIN_TIMER_TAR_EN0    (BIT(31))
+#define LP_TIMER_MAIN_TIMER_TAR_EN0_M  (LP_TIMER_MAIN_TIMER_TAR_EN0_V << LP_TIMER_MAIN_TIMER_TAR_EN0_S)
+#define LP_TIMER_MAIN_TIMER_TAR_EN0_V  0x00000001U
+#define LP_TIMER_MAIN_TIMER_TAR_EN0_S  31
+
+/** LP_TIMER_TAR1_LOW_REG register
+ *  need_des
+ */
+#define LP_TIMER_TAR1_LOW_REG (DR_REG_LP_TIMER_BASE + 0x8)
+/** LP_TIMER_MAIN_TIMER_TAR_LOW1 : R/W; bitpos: [31:0]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_MAIN_TIMER_TAR_LOW1    0xFFFFFFFFU
+#define LP_TIMER_MAIN_TIMER_TAR_LOW1_M  (LP_TIMER_MAIN_TIMER_TAR_LOW1_V << LP_TIMER_MAIN_TIMER_TAR_LOW1_S)
+#define LP_TIMER_MAIN_TIMER_TAR_LOW1_V  0xFFFFFFFFU
+#define LP_TIMER_MAIN_TIMER_TAR_LOW1_S  0
+
+/** LP_TIMER_TAR1_HIGH_REG register
+ *  need_des
+ */
+#define LP_TIMER_TAR1_HIGH_REG (DR_REG_LP_TIMER_BASE + 0xc)
+/** LP_TIMER_MAIN_TIMER_TAR_HIGH1 : R/W; bitpos: [15:0]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_MAIN_TIMER_TAR_HIGH1    0x0000FFFFU
+#define LP_TIMER_MAIN_TIMER_TAR_HIGH1_M  (LP_TIMER_MAIN_TIMER_TAR_HIGH1_V << LP_TIMER_MAIN_TIMER_TAR_HIGH1_S)
+#define LP_TIMER_MAIN_TIMER_TAR_HIGH1_V  0x0000FFFFU
+#define LP_TIMER_MAIN_TIMER_TAR_HIGH1_S  0
+/** LP_TIMER_MAIN_TIMER_TAR_EN1 : WT; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_MAIN_TIMER_TAR_EN1    (BIT(31))
+#define LP_TIMER_MAIN_TIMER_TAR_EN1_M  (LP_TIMER_MAIN_TIMER_TAR_EN1_V << LP_TIMER_MAIN_TIMER_TAR_EN1_S)
+#define LP_TIMER_MAIN_TIMER_TAR_EN1_V  0x00000001U
+#define LP_TIMER_MAIN_TIMER_TAR_EN1_S  31
+
+/** LP_TIMER_UPDATE_REG register
+ *  need_des
+ */
+#define LP_TIMER_UPDATE_REG (DR_REG_LP_TIMER_BASE + 0x10)
+/** LP_TIMER_MAIN_TIMER_UPDATE : WT; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_MAIN_TIMER_UPDATE    (BIT(28))
+#define LP_TIMER_MAIN_TIMER_UPDATE_M  (LP_TIMER_MAIN_TIMER_UPDATE_V << LP_TIMER_MAIN_TIMER_UPDATE_S)
+#define LP_TIMER_MAIN_TIMER_UPDATE_V  0x00000001U
+#define LP_TIMER_MAIN_TIMER_UPDATE_S  28
+/** LP_TIMER_MAIN_TIMER_XTAL_OFF : R/W; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_MAIN_TIMER_XTAL_OFF    (BIT(29))
+#define LP_TIMER_MAIN_TIMER_XTAL_OFF_M  (LP_TIMER_MAIN_TIMER_XTAL_OFF_V << LP_TIMER_MAIN_TIMER_XTAL_OFF_S)
+#define LP_TIMER_MAIN_TIMER_XTAL_OFF_V  0x00000001U
+#define LP_TIMER_MAIN_TIMER_XTAL_OFF_S  29
+/** LP_TIMER_MAIN_TIMER_SYS_STALL : R/W; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_MAIN_TIMER_SYS_STALL    (BIT(30))
+#define LP_TIMER_MAIN_TIMER_SYS_STALL_M  (LP_TIMER_MAIN_TIMER_SYS_STALL_V << LP_TIMER_MAIN_TIMER_SYS_STALL_S)
+#define LP_TIMER_MAIN_TIMER_SYS_STALL_V  0x00000001U
+#define LP_TIMER_MAIN_TIMER_SYS_STALL_S  30
+/** LP_TIMER_MAIN_TIMER_SYS_RST : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_MAIN_TIMER_SYS_RST    (BIT(31))
+#define LP_TIMER_MAIN_TIMER_SYS_RST_M  (LP_TIMER_MAIN_TIMER_SYS_RST_V << LP_TIMER_MAIN_TIMER_SYS_RST_S)
+#define LP_TIMER_MAIN_TIMER_SYS_RST_V  0x00000001U
+#define LP_TIMER_MAIN_TIMER_SYS_RST_S  31
+
+/** LP_TIMER_MAIN_BUF0_LOW_REG register
+ *  need_des
+ */
+#define LP_TIMER_MAIN_BUF0_LOW_REG (DR_REG_LP_TIMER_BASE + 0x14)
+/** LP_TIMER_MAIN_TIMER_BUF0_LOW : RO; bitpos: [31:0]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_MAIN_TIMER_BUF0_LOW    0xFFFFFFFFU
+#define LP_TIMER_MAIN_TIMER_BUF0_LOW_M  (LP_TIMER_MAIN_TIMER_BUF0_LOW_V << LP_TIMER_MAIN_TIMER_BUF0_LOW_S)
+#define LP_TIMER_MAIN_TIMER_BUF0_LOW_V  0xFFFFFFFFU
+#define LP_TIMER_MAIN_TIMER_BUF0_LOW_S  0
+
+/** LP_TIMER_MAIN_BUF0_HIGH_REG register
+ *  need_des
+ */
+#define LP_TIMER_MAIN_BUF0_HIGH_REG (DR_REG_LP_TIMER_BASE + 0x18)
+/** LP_TIMER_MAIN_TIMER_BUF0_HIGH : RO; bitpos: [15:0]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_MAIN_TIMER_BUF0_HIGH    0x0000FFFFU
+#define LP_TIMER_MAIN_TIMER_BUF0_HIGH_M  (LP_TIMER_MAIN_TIMER_BUF0_HIGH_V << LP_TIMER_MAIN_TIMER_BUF0_HIGH_S)
+#define LP_TIMER_MAIN_TIMER_BUF0_HIGH_V  0x0000FFFFU
+#define LP_TIMER_MAIN_TIMER_BUF0_HIGH_S  0
+
+/** LP_TIMER_MAIN_BUF1_LOW_REG register
+ *  need_des
+ */
+#define LP_TIMER_MAIN_BUF1_LOW_REG (DR_REG_LP_TIMER_BASE + 0x1c)
+/** LP_TIMER_MAIN_TIMER_BUF1_LOW : RO; bitpos: [31:0]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_MAIN_TIMER_BUF1_LOW    0xFFFFFFFFU
+#define LP_TIMER_MAIN_TIMER_BUF1_LOW_M  (LP_TIMER_MAIN_TIMER_BUF1_LOW_V << LP_TIMER_MAIN_TIMER_BUF1_LOW_S)
+#define LP_TIMER_MAIN_TIMER_BUF1_LOW_V  0xFFFFFFFFU
+#define LP_TIMER_MAIN_TIMER_BUF1_LOW_S  0
+
+/** LP_TIMER_MAIN_BUF1_HIGH_REG register
+ *  need_des
+ */
+#define LP_TIMER_MAIN_BUF1_HIGH_REG (DR_REG_LP_TIMER_BASE + 0x20)
+/** LP_TIMER_MAIN_TIMER_BUF1_HIGH : RO; bitpos: [15:0]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_MAIN_TIMER_BUF1_HIGH    0x0000FFFFU
+#define LP_TIMER_MAIN_TIMER_BUF1_HIGH_M  (LP_TIMER_MAIN_TIMER_BUF1_HIGH_V << LP_TIMER_MAIN_TIMER_BUF1_HIGH_S)
+#define LP_TIMER_MAIN_TIMER_BUF1_HIGH_V  0x0000FFFFU
+#define LP_TIMER_MAIN_TIMER_BUF1_HIGH_S  0
+
+/** LP_TIMER_MAIN_OVERFLOW_REG register
+ *  need_des
+ */
+#define LP_TIMER_MAIN_OVERFLOW_REG (DR_REG_LP_TIMER_BASE + 0x24)
+/** LP_TIMER_MAIN_TIMER_ALARM_LOAD : WT; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_MAIN_TIMER_ALARM_LOAD    (BIT(31))
+#define LP_TIMER_MAIN_TIMER_ALARM_LOAD_M  (LP_TIMER_MAIN_TIMER_ALARM_LOAD_V << LP_TIMER_MAIN_TIMER_ALARM_LOAD_S)
+#define LP_TIMER_MAIN_TIMER_ALARM_LOAD_V  0x00000001U
+#define LP_TIMER_MAIN_TIMER_ALARM_LOAD_S  31
+
+/** LP_TIMER_INT_RAW_REG register
+ *  need_des
+ */
+#define LP_TIMER_INT_RAW_REG (DR_REG_LP_TIMER_BASE + 0x28)
+/** LP_TIMER_OVERFLOW_RAW : R/WTC/SS; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_OVERFLOW_RAW    (BIT(30))
+#define LP_TIMER_OVERFLOW_RAW_M  (LP_TIMER_OVERFLOW_RAW_V << LP_TIMER_OVERFLOW_RAW_S)
+#define LP_TIMER_OVERFLOW_RAW_V  0x00000001U
+#define LP_TIMER_OVERFLOW_RAW_S  30
+/** LP_TIMER_SOC_WAKEUP_INT_RAW : R/WTC/SS; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_SOC_WAKEUP_INT_RAW    (BIT(31))
+#define LP_TIMER_SOC_WAKEUP_INT_RAW_M  (LP_TIMER_SOC_WAKEUP_INT_RAW_V << LP_TIMER_SOC_WAKEUP_INT_RAW_S)
+#define LP_TIMER_SOC_WAKEUP_INT_RAW_V  0x00000001U
+#define LP_TIMER_SOC_WAKEUP_INT_RAW_S  31
+
+/** LP_TIMER_INT_ST_REG register
+ *  need_des
+ */
+#define LP_TIMER_INT_ST_REG (DR_REG_LP_TIMER_BASE + 0x2c)
+/** LP_TIMER_OVERFLOW_ST : RO; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_OVERFLOW_ST    (BIT(30))
+#define LP_TIMER_OVERFLOW_ST_M  (LP_TIMER_OVERFLOW_ST_V << LP_TIMER_OVERFLOW_ST_S)
+#define LP_TIMER_OVERFLOW_ST_V  0x00000001U
+#define LP_TIMER_OVERFLOW_ST_S  30
+/** LP_TIMER_SOC_WAKEUP_INT_ST : RO; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_SOC_WAKEUP_INT_ST    (BIT(31))
+#define LP_TIMER_SOC_WAKEUP_INT_ST_M  (LP_TIMER_SOC_WAKEUP_INT_ST_V << LP_TIMER_SOC_WAKEUP_INT_ST_S)
+#define LP_TIMER_SOC_WAKEUP_INT_ST_V  0x00000001U
+#define LP_TIMER_SOC_WAKEUP_INT_ST_S  31
+
+/** LP_TIMER_INT_ENA_REG register
+ *  need_des
+ */
+#define LP_TIMER_INT_ENA_REG (DR_REG_LP_TIMER_BASE + 0x30)
+/** LP_TIMER_OVERFLOW_ENA : R/W; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_OVERFLOW_ENA    (BIT(30))
+#define LP_TIMER_OVERFLOW_ENA_M  (LP_TIMER_OVERFLOW_ENA_V << LP_TIMER_OVERFLOW_ENA_S)
+#define LP_TIMER_OVERFLOW_ENA_V  0x00000001U
+#define LP_TIMER_OVERFLOW_ENA_S  30
+/** LP_TIMER_SOC_WAKEUP_INT_ENA : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_SOC_WAKEUP_INT_ENA    (BIT(31))
+#define LP_TIMER_SOC_WAKEUP_INT_ENA_M  (LP_TIMER_SOC_WAKEUP_INT_ENA_V << LP_TIMER_SOC_WAKEUP_INT_ENA_S)
+#define LP_TIMER_SOC_WAKEUP_INT_ENA_V  0x00000001U
+#define LP_TIMER_SOC_WAKEUP_INT_ENA_S  31
+
+/** LP_TIMER_INT_CLR_REG register
+ *  need_des
+ */
+#define LP_TIMER_INT_CLR_REG (DR_REG_LP_TIMER_BASE + 0x34)
+/** LP_TIMER_OVERFLOW_CLR : WT; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_OVERFLOW_CLR    (BIT(30))
+#define LP_TIMER_OVERFLOW_CLR_M  (LP_TIMER_OVERFLOW_CLR_V << LP_TIMER_OVERFLOW_CLR_S)
+#define LP_TIMER_OVERFLOW_CLR_V  0x00000001U
+#define LP_TIMER_OVERFLOW_CLR_S  30
+/** LP_TIMER_SOC_WAKEUP_INT_CLR : WT; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_SOC_WAKEUP_INT_CLR    (BIT(31))
+#define LP_TIMER_SOC_WAKEUP_INT_CLR_M  (LP_TIMER_SOC_WAKEUP_INT_CLR_V << LP_TIMER_SOC_WAKEUP_INT_CLR_S)
+#define LP_TIMER_SOC_WAKEUP_INT_CLR_V  0x00000001U
+#define LP_TIMER_SOC_WAKEUP_INT_CLR_S  31
+
+/** LP_TIMER_LP_INT_RAW_REG register
+ *  need_des
+ */
+#define LP_TIMER_LP_INT_RAW_REG (DR_REG_LP_TIMER_BASE + 0x38)
+/** LP_TIMER_MAIN_TIMER_OVERFLOW_LP_INT_RAW : R/WTC/SS; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_MAIN_TIMER_OVERFLOW_LP_INT_RAW    (BIT(30))
+#define LP_TIMER_MAIN_TIMER_OVERFLOW_LP_INT_RAW_M  (LP_TIMER_MAIN_TIMER_OVERFLOW_LP_INT_RAW_V << LP_TIMER_MAIN_TIMER_OVERFLOW_LP_INT_RAW_S)
+#define LP_TIMER_MAIN_TIMER_OVERFLOW_LP_INT_RAW_V  0x00000001U
+#define LP_TIMER_MAIN_TIMER_OVERFLOW_LP_INT_RAW_S  30
+/** LP_TIMER_MAIN_TIMER_LP_INT_RAW : R/WTC/SS; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_MAIN_TIMER_LP_INT_RAW    (BIT(31))
+#define LP_TIMER_MAIN_TIMER_LP_INT_RAW_M  (LP_TIMER_MAIN_TIMER_LP_INT_RAW_V << LP_TIMER_MAIN_TIMER_LP_INT_RAW_S)
+#define LP_TIMER_MAIN_TIMER_LP_INT_RAW_V  0x00000001U
+#define LP_TIMER_MAIN_TIMER_LP_INT_RAW_S  31
+
+/** LP_TIMER_LP_INT_ST_REG register
+ *  need_des
+ */
+#define LP_TIMER_LP_INT_ST_REG (DR_REG_LP_TIMER_BASE + 0x3c)
+/** LP_TIMER_MAIN_TIMER_OVERFLOW_LP_INT_ST : RO; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_MAIN_TIMER_OVERFLOW_LP_INT_ST    (BIT(30))
+#define LP_TIMER_MAIN_TIMER_OVERFLOW_LP_INT_ST_M  (LP_TIMER_MAIN_TIMER_OVERFLOW_LP_INT_ST_V << LP_TIMER_MAIN_TIMER_OVERFLOW_LP_INT_ST_S)
+#define LP_TIMER_MAIN_TIMER_OVERFLOW_LP_INT_ST_V  0x00000001U
+#define LP_TIMER_MAIN_TIMER_OVERFLOW_LP_INT_ST_S  30
+/** LP_TIMER_MAIN_TIMER_LP_INT_ST : RO; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_MAIN_TIMER_LP_INT_ST    (BIT(31))
+#define LP_TIMER_MAIN_TIMER_LP_INT_ST_M  (LP_TIMER_MAIN_TIMER_LP_INT_ST_V << LP_TIMER_MAIN_TIMER_LP_INT_ST_S)
+#define LP_TIMER_MAIN_TIMER_LP_INT_ST_V  0x00000001U
+#define LP_TIMER_MAIN_TIMER_LP_INT_ST_S  31
+
+/** LP_TIMER_LP_INT_ENA_REG register
+ *  need_des
+ */
+#define LP_TIMER_LP_INT_ENA_REG (DR_REG_LP_TIMER_BASE + 0x40)
+/** LP_TIMER_MAIN_TIMER_OVERFLOW_LP_INT_ENA : R/W; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_MAIN_TIMER_OVERFLOW_LP_INT_ENA    (BIT(30))
+#define LP_TIMER_MAIN_TIMER_OVERFLOW_LP_INT_ENA_M  (LP_TIMER_MAIN_TIMER_OVERFLOW_LP_INT_ENA_V << LP_TIMER_MAIN_TIMER_OVERFLOW_LP_INT_ENA_S)
+#define LP_TIMER_MAIN_TIMER_OVERFLOW_LP_INT_ENA_V  0x00000001U
+#define LP_TIMER_MAIN_TIMER_OVERFLOW_LP_INT_ENA_S  30
+/** LP_TIMER_MAIN_TIMER_LP_INT_ENA : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_MAIN_TIMER_LP_INT_ENA    (BIT(31))
+#define LP_TIMER_MAIN_TIMER_LP_INT_ENA_M  (LP_TIMER_MAIN_TIMER_LP_INT_ENA_V << LP_TIMER_MAIN_TIMER_LP_INT_ENA_S)
+#define LP_TIMER_MAIN_TIMER_LP_INT_ENA_V  0x00000001U
+#define LP_TIMER_MAIN_TIMER_LP_INT_ENA_S  31
+
+/** LP_TIMER_LP_INT_CLR_REG register
+ *  need_des
+ */
+#define LP_TIMER_LP_INT_CLR_REG (DR_REG_LP_TIMER_BASE + 0x44)
+/** LP_TIMER_MAIN_TIMER_OVERFLOW_LP_INT_CLR : WT; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_MAIN_TIMER_OVERFLOW_LP_INT_CLR    (BIT(30))
+#define LP_TIMER_MAIN_TIMER_OVERFLOW_LP_INT_CLR_M  (LP_TIMER_MAIN_TIMER_OVERFLOW_LP_INT_CLR_V << LP_TIMER_MAIN_TIMER_OVERFLOW_LP_INT_CLR_S)
+#define LP_TIMER_MAIN_TIMER_OVERFLOW_LP_INT_CLR_V  0x00000001U
+#define LP_TIMER_MAIN_TIMER_OVERFLOW_LP_INT_CLR_S  30
+/** LP_TIMER_MAIN_TIMER_LP_INT_CLR : WT; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_MAIN_TIMER_LP_INT_CLR    (BIT(31))
+#define LP_TIMER_MAIN_TIMER_LP_INT_CLR_M  (LP_TIMER_MAIN_TIMER_LP_INT_CLR_V << LP_TIMER_MAIN_TIMER_LP_INT_CLR_S)
+#define LP_TIMER_MAIN_TIMER_LP_INT_CLR_V  0x00000001U
+#define LP_TIMER_MAIN_TIMER_LP_INT_CLR_S  31
+
+/** LP_TIMER_DATE_REG register
+ *  need_des
+ */
+#define LP_TIMER_DATE_REG (DR_REG_LP_TIMER_BASE + 0x3fc)
+/** LP_TIMER_DATE : R/W; bitpos: [30:0]; default: 34672976;
+ *  need_des
+ */
+#define LP_TIMER_DATE    0x7FFFFFFFU
+#define LP_TIMER_DATE_M  (LP_TIMER_DATE_V << LP_TIMER_DATE_S)
+#define LP_TIMER_DATE_V  0x7FFFFFFFU
+#define LP_TIMER_DATE_S  0
+/** LP_TIMER_CLK_EN : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_TIMER_CLK_EN    (BIT(31))
+#define LP_TIMER_CLK_EN_M  (LP_TIMER_CLK_EN_V << LP_TIMER_CLK_EN_S)
+#define LP_TIMER_CLK_EN_V  0x00000001U
+#define LP_TIMER_CLK_EN_S  31
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/lp_timer_struct.h b/components/soc/esp32c6/include/soc/lp_timer_struct.h
new file mode 100644
index 0000000000..a45c0b407e
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/lp_timer_struct.h
@@ -0,0 +1,363 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: configure_register */
+/** Type of tar0_low register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** main_timer_tar_low0 : R/W; bitpos: [31:0]; default: 0;
+         *  need_des
+         */
+        uint32_t main_timer_tar_low0:32;
+    };
+    uint32_t val;
+} lp_timer_tar0_low_reg_t;
+
+/** Type of tar0_high register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** main_timer_tar_high0 : R/W; bitpos: [15:0]; default: 0;
+         *  need_des
+         */
+        uint32_t main_timer_tar_high0:16;
+        uint32_t reserved_16:15;
+        /** main_timer_tar_en0 : WT; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t main_timer_tar_en0:1;
+    };
+    uint32_t val;
+} lp_timer_tar0_high_reg_t;
+
+/** Type of tar1_low register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** main_timer_tar_low1 : R/W; bitpos: [31:0]; default: 0;
+         *  need_des
+         */
+        uint32_t main_timer_tar_low1:32;
+    };
+    uint32_t val;
+} lp_timer_tar1_low_reg_t;
+
+/** Type of tar1_high register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** main_timer_tar_high1 : R/W; bitpos: [15:0]; default: 0;
+         *  need_des
+         */
+        uint32_t main_timer_tar_high1:16;
+        uint32_t reserved_16:15;
+        /** main_timer_tar_en1 : WT; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t main_timer_tar_en1:1;
+    };
+    uint32_t val;
+} lp_timer_tar1_high_reg_t;
+
+/** Type of update register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:28;
+        /** main_timer_update : WT; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t main_timer_update:1;
+        /** main_timer_xtal_off : R/W; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t main_timer_xtal_off:1;
+        /** main_timer_sys_stall : R/W; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t main_timer_sys_stall:1;
+        /** main_timer_sys_rst : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t main_timer_sys_rst:1;
+    };
+    uint32_t val;
+} lp_timer_update_reg_t;
+
+/** Type of main_buf0_low register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** main_timer_buf0_low : RO; bitpos: [31:0]; default: 0;
+         *  need_des
+         */
+        uint32_t main_timer_buf0_low:32;
+    };
+    uint32_t val;
+} lp_timer_main_buf0_low_reg_t;
+
+/** Type of main_buf0_high register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** main_timer_buf0_high : RO; bitpos: [15:0]; default: 0;
+         *  need_des
+         */
+        uint32_t main_timer_buf0_high:16;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} lp_timer_main_buf0_high_reg_t;
+
+/** Type of main_buf1_low register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** main_timer_buf1_low : RO; bitpos: [31:0]; default: 0;
+         *  need_des
+         */
+        uint32_t main_timer_buf1_low:32;
+    };
+    uint32_t val;
+} lp_timer_main_buf1_low_reg_t;
+
+/** Type of main_buf1_high register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** main_timer_buf1_high : RO; bitpos: [15:0]; default: 0;
+         *  need_des
+         */
+        uint32_t main_timer_buf1_high:16;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} lp_timer_main_buf1_high_reg_t;
+
+/** Type of main_overflow register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** main_timer_alarm_load : WT; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t main_timer_alarm_load:1;
+    };
+    uint32_t val;
+} lp_timer_main_overflow_reg_t;
+
+/** Type of int_raw register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:30;
+        /** overflow_raw : R/WTC/SS; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t overflow_raw:1;
+        /** soc_wakeup_int_raw : R/WTC/SS; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t soc_wakeup_int_raw:1;
+    };
+    uint32_t val;
+} lp_timer_int_raw_reg_t;
+
+/** Type of int_st register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:30;
+        /** overflow_st : RO; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t overflow_st:1;
+        /** soc_wakeup_int_st : RO; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t soc_wakeup_int_st:1;
+    };
+    uint32_t val;
+} lp_timer_int_st_reg_t;
+
+/** Type of int_ena register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:30;
+        /** overflow_ena : R/W; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t overflow_ena:1;
+        /** soc_wakeup_int_ena : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t soc_wakeup_int_ena:1;
+    };
+    uint32_t val;
+} lp_timer_int_ena_reg_t;
+
+/** Type of int_clr register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:30;
+        /** overflow_clr : WT; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t overflow_clr:1;
+        /** soc_wakeup_int_clr : WT; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t soc_wakeup_int_clr:1;
+    };
+    uint32_t val;
+} lp_timer_int_clr_reg_t;
+
+/** Type of lp_int_raw register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:30;
+        /** main_timer_overflow_lp_int_raw : R/WTC/SS; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t main_timer_overflow_lp_int_raw:1;
+        /** main_timer_lp_int_raw : R/WTC/SS; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t main_timer_lp_int_raw:1;
+    };
+    uint32_t val;
+} lp_timer_lp_int_raw_reg_t;
+
+/** Type of lp_int_st register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:30;
+        /** main_timer_overflow_lp_int_st : RO; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t main_timer_overflow_lp_int_st:1;
+        /** main_timer_lp_int_st : RO; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t main_timer_lp_int_st:1;
+    };
+    uint32_t val;
+} lp_timer_lp_int_st_reg_t;
+
+/** Type of lp_int_ena register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:30;
+        /** main_timer_overflow_lp_int_ena : R/W; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t main_timer_overflow_lp_int_ena:1;
+        /** main_timer_lp_int_ena : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t main_timer_lp_int_ena:1;
+    };
+    uint32_t val;
+} lp_timer_lp_int_ena_reg_t;
+
+/** Type of lp_int_clr register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:30;
+        /** main_timer_overflow_lp_int_clr : WT; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t main_timer_overflow_lp_int_clr:1;
+        /** main_timer_lp_int_clr : WT; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t main_timer_lp_int_clr:1;
+    };
+    uint32_t val;
+} lp_timer_lp_int_clr_reg_t;
+
+/** Type of date register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [30:0]; default: 34672976;
+         *  need_des
+         */
+        uint32_t date:31;
+        /** clk_en : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t clk_en:1;
+    };
+    uint32_t val;
+} lp_timer_date_reg_t;
+
+
+typedef struct lp_timer_dev_t {
+    volatile lp_timer_tar0_low_reg_t tar0_low;
+    volatile lp_timer_tar0_high_reg_t tar0_high;
+    volatile lp_timer_tar1_low_reg_t tar1_low;
+    volatile lp_timer_tar1_high_reg_t tar1_high;
+    volatile lp_timer_update_reg_t update;
+    volatile lp_timer_main_buf0_low_reg_t main_buf0_low;
+    volatile lp_timer_main_buf0_high_reg_t main_buf0_high;
+    volatile lp_timer_main_buf1_low_reg_t main_buf1_low;
+    volatile lp_timer_main_buf1_high_reg_t main_buf1_high;
+    volatile lp_timer_main_overflow_reg_t main_overflow;
+    volatile lp_timer_int_raw_reg_t int_raw;
+    volatile lp_timer_int_st_reg_t int_st;
+    volatile lp_timer_int_ena_reg_t int_ena;
+    volatile lp_timer_int_clr_reg_t int_clr;
+    volatile lp_timer_lp_int_raw_reg_t lp_int_raw;
+    volatile lp_timer_lp_int_st_reg_t lp_int_st;
+    volatile lp_timer_lp_int_ena_reg_t lp_int_ena;
+    volatile lp_timer_lp_int_clr_reg_t lp_int_clr;
+    uint32_t reserved_048[237];
+    volatile lp_timer_date_reg_t date;
+} lp_timer_dev_t;
+
+extern lp_timer_dev_t LP_TIMER;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(lp_timer_dev_t) == 0x400, "Invalid size of lp_timer_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/lp_uart_reg.h b/components/soc/esp32c6/include/soc/lp_uart_reg.h
new file mode 100644
index 0000000000..b67fa1b59e
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/lp_uart_reg.h
@@ -0,0 +1,1381 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** LP_UART_FIFO_REG register
+ *  FIFO data register
+ */
+#define LP_UART_FIFO_REG (DR_REG_LP_UART_BASE + 0x0)
+/** LP_UART_RXFIFO_RD_BYTE : RO; bitpos: [7:0]; default: 0;
+ *  UART $n accesses FIFO via this register.
+ */
+#define LP_UART_RXFIFO_RD_BYTE    0x000000FFU
+#define LP_UART_RXFIFO_RD_BYTE_M  (LP_UART_RXFIFO_RD_BYTE_V << LP_UART_RXFIFO_RD_BYTE_S)
+#define LP_UART_RXFIFO_RD_BYTE_V  0x000000FFU
+#define LP_UART_RXFIFO_RD_BYTE_S  0
+
+/** LP_UART_INT_RAW_REG register
+ *  Raw interrupt status
+ */
+#define LP_UART_INT_RAW_REG (DR_REG_LP_UART_BASE + 0x4)
+/** LP_UART_RXFIFO_FULL_INT_RAW : R/WTC/SS; bitpos: [0]; default: 0;
+ *  This interrupt raw bit turns to high level when receiver receives more data than
+ *  what rxfifo_full_thrhd specifies.
+ */
+#define LP_UART_RXFIFO_FULL_INT_RAW    (BIT(0))
+#define LP_UART_RXFIFO_FULL_INT_RAW_M  (LP_UART_RXFIFO_FULL_INT_RAW_V << LP_UART_RXFIFO_FULL_INT_RAW_S)
+#define LP_UART_RXFIFO_FULL_INT_RAW_V  0x00000001U
+#define LP_UART_RXFIFO_FULL_INT_RAW_S  0
+/** LP_UART_TXFIFO_EMPTY_INT_RAW : R/WTC/SS; bitpos: [1]; default: 1;
+ *  This interrupt raw bit turns to high level when the amount of data in Tx-FIFO is
+ *  less than what txfifo_empty_thrhd specifies .
+ */
+#define LP_UART_TXFIFO_EMPTY_INT_RAW    (BIT(1))
+#define LP_UART_TXFIFO_EMPTY_INT_RAW_M  (LP_UART_TXFIFO_EMPTY_INT_RAW_V << LP_UART_TXFIFO_EMPTY_INT_RAW_S)
+#define LP_UART_TXFIFO_EMPTY_INT_RAW_V  0x00000001U
+#define LP_UART_TXFIFO_EMPTY_INT_RAW_S  1
+/** LP_UART_PARITY_ERR_INT_RAW : R/WTC/SS; bitpos: [2]; default: 0;
+ *  This interrupt raw bit turns to high level when receiver detects a parity error in
+ *  the data.
+ */
+#define LP_UART_PARITY_ERR_INT_RAW    (BIT(2))
+#define LP_UART_PARITY_ERR_INT_RAW_M  (LP_UART_PARITY_ERR_INT_RAW_V << LP_UART_PARITY_ERR_INT_RAW_S)
+#define LP_UART_PARITY_ERR_INT_RAW_V  0x00000001U
+#define LP_UART_PARITY_ERR_INT_RAW_S  2
+/** LP_UART_FRM_ERR_INT_RAW : R/WTC/SS; bitpos: [3]; default: 0;
+ *  This interrupt raw bit turns to high level when receiver detects a data frame error
+ *  .
+ */
+#define LP_UART_FRM_ERR_INT_RAW    (BIT(3))
+#define LP_UART_FRM_ERR_INT_RAW_M  (LP_UART_FRM_ERR_INT_RAW_V << LP_UART_FRM_ERR_INT_RAW_S)
+#define LP_UART_FRM_ERR_INT_RAW_V  0x00000001U
+#define LP_UART_FRM_ERR_INT_RAW_S  3
+/** LP_UART_RXFIFO_OVF_INT_RAW : R/WTC/SS; bitpos: [4]; default: 0;
+ *  This interrupt raw bit turns to high level when receiver receives more data than
+ *  the FIFO can store.
+ */
+#define LP_UART_RXFIFO_OVF_INT_RAW    (BIT(4))
+#define LP_UART_RXFIFO_OVF_INT_RAW_M  (LP_UART_RXFIFO_OVF_INT_RAW_V << LP_UART_RXFIFO_OVF_INT_RAW_S)
+#define LP_UART_RXFIFO_OVF_INT_RAW_V  0x00000001U
+#define LP_UART_RXFIFO_OVF_INT_RAW_S  4
+/** LP_UART_DSR_CHG_INT_RAW : R/WTC/SS; bitpos: [5]; default: 0;
+ *  This interrupt raw bit turns to high level when receiver detects the edge change of
+ *  DSRn signal.
+ */
+#define LP_UART_DSR_CHG_INT_RAW    (BIT(5))
+#define LP_UART_DSR_CHG_INT_RAW_M  (LP_UART_DSR_CHG_INT_RAW_V << LP_UART_DSR_CHG_INT_RAW_S)
+#define LP_UART_DSR_CHG_INT_RAW_V  0x00000001U
+#define LP_UART_DSR_CHG_INT_RAW_S  5
+/** LP_UART_CTS_CHG_INT_RAW : R/WTC/SS; bitpos: [6]; default: 0;
+ *  This interrupt raw bit turns to high level when receiver detects the edge change of
+ *  CTSn signal.
+ */
+#define LP_UART_CTS_CHG_INT_RAW    (BIT(6))
+#define LP_UART_CTS_CHG_INT_RAW_M  (LP_UART_CTS_CHG_INT_RAW_V << LP_UART_CTS_CHG_INT_RAW_S)
+#define LP_UART_CTS_CHG_INT_RAW_V  0x00000001U
+#define LP_UART_CTS_CHG_INT_RAW_S  6
+/** LP_UART_BRK_DET_INT_RAW : R/WTC/SS; bitpos: [7]; default: 0;
+ *  This interrupt raw bit turns to high level when receiver detects a 0 after the stop
+ *  bit.
+ */
+#define LP_UART_BRK_DET_INT_RAW    (BIT(7))
+#define LP_UART_BRK_DET_INT_RAW_M  (LP_UART_BRK_DET_INT_RAW_V << LP_UART_BRK_DET_INT_RAW_S)
+#define LP_UART_BRK_DET_INT_RAW_V  0x00000001U
+#define LP_UART_BRK_DET_INT_RAW_S  7
+/** LP_UART_RXFIFO_TOUT_INT_RAW : R/WTC/SS; bitpos: [8]; default: 0;
+ *  This interrupt raw bit turns to high level when receiver takes more time than
+ *  rx_tout_thrhd to receive a byte.
+ */
+#define LP_UART_RXFIFO_TOUT_INT_RAW    (BIT(8))
+#define LP_UART_RXFIFO_TOUT_INT_RAW_M  (LP_UART_RXFIFO_TOUT_INT_RAW_V << LP_UART_RXFIFO_TOUT_INT_RAW_S)
+#define LP_UART_RXFIFO_TOUT_INT_RAW_V  0x00000001U
+#define LP_UART_RXFIFO_TOUT_INT_RAW_S  8
+/** LP_UART_SW_XON_INT_RAW : R/WTC/SS; bitpos: [9]; default: 0;
+ *  This interrupt raw bit turns to high level when receiver recevies Xon char when
+ *  uart_sw_flow_con_en is set to 1.
+ */
+#define LP_UART_SW_XON_INT_RAW    (BIT(9))
+#define LP_UART_SW_XON_INT_RAW_M  (LP_UART_SW_XON_INT_RAW_V << LP_UART_SW_XON_INT_RAW_S)
+#define LP_UART_SW_XON_INT_RAW_V  0x00000001U
+#define LP_UART_SW_XON_INT_RAW_S  9
+/** LP_UART_SW_XOFF_INT_RAW : R/WTC/SS; bitpos: [10]; default: 0;
+ *  This interrupt raw bit turns to high level when receiver receives Xoff char when
+ *  uart_sw_flow_con_en is set to 1.
+ */
+#define LP_UART_SW_XOFF_INT_RAW    (BIT(10))
+#define LP_UART_SW_XOFF_INT_RAW_M  (LP_UART_SW_XOFF_INT_RAW_V << LP_UART_SW_XOFF_INT_RAW_S)
+#define LP_UART_SW_XOFF_INT_RAW_V  0x00000001U
+#define LP_UART_SW_XOFF_INT_RAW_S  10
+/** LP_UART_GLITCH_DET_INT_RAW : R/WTC/SS; bitpos: [11]; default: 0;
+ *  This interrupt raw bit turns to high level when receiver detects a glitch in the
+ *  middle of a start bit.
+ */
+#define LP_UART_GLITCH_DET_INT_RAW    (BIT(11))
+#define LP_UART_GLITCH_DET_INT_RAW_M  (LP_UART_GLITCH_DET_INT_RAW_V << LP_UART_GLITCH_DET_INT_RAW_S)
+#define LP_UART_GLITCH_DET_INT_RAW_V  0x00000001U
+#define LP_UART_GLITCH_DET_INT_RAW_S  11
+/** LP_UART_TX_BRK_DONE_INT_RAW : R/WTC/SS; bitpos: [12]; default: 0;
+ *  This interrupt raw bit turns to high level when transmitter completes  sending
+ *  NULL characters after all data in Tx-FIFO are sent.
+ */
+#define LP_UART_TX_BRK_DONE_INT_RAW    (BIT(12))
+#define LP_UART_TX_BRK_DONE_INT_RAW_M  (LP_UART_TX_BRK_DONE_INT_RAW_V << LP_UART_TX_BRK_DONE_INT_RAW_S)
+#define LP_UART_TX_BRK_DONE_INT_RAW_V  0x00000001U
+#define LP_UART_TX_BRK_DONE_INT_RAW_S  12
+/** LP_UART_TX_BRK_IDLE_DONE_INT_RAW : R/WTC/SS; bitpos: [13]; default: 0;
+ *  This interrupt raw bit turns to high level when transmitter has kept the shortest
+ *  duration after sending the  last data.
+ */
+#define LP_UART_TX_BRK_IDLE_DONE_INT_RAW    (BIT(13))
+#define LP_UART_TX_BRK_IDLE_DONE_INT_RAW_M  (LP_UART_TX_BRK_IDLE_DONE_INT_RAW_V << LP_UART_TX_BRK_IDLE_DONE_INT_RAW_S)
+#define LP_UART_TX_BRK_IDLE_DONE_INT_RAW_V  0x00000001U
+#define LP_UART_TX_BRK_IDLE_DONE_INT_RAW_S  13
+/** LP_UART_TX_DONE_INT_RAW : R/WTC/SS; bitpos: [14]; default: 0;
+ *  This interrupt raw bit turns to high level when transmitter has send out all data
+ *  in FIFO.
+ */
+#define LP_UART_TX_DONE_INT_RAW    (BIT(14))
+#define LP_UART_TX_DONE_INT_RAW_M  (LP_UART_TX_DONE_INT_RAW_V << LP_UART_TX_DONE_INT_RAW_S)
+#define LP_UART_TX_DONE_INT_RAW_V  0x00000001U
+#define LP_UART_TX_DONE_INT_RAW_S  14
+/** LP_UART_AT_CMD_CHAR_DET_INT_RAW : R/WTC/SS; bitpos: [18]; default: 0;
+ *  This interrupt raw bit turns to high level when receiver detects the configured
+ *  at_cmd char.
+ */
+#define LP_UART_AT_CMD_CHAR_DET_INT_RAW    (BIT(18))
+#define LP_UART_AT_CMD_CHAR_DET_INT_RAW_M  (LP_UART_AT_CMD_CHAR_DET_INT_RAW_V << LP_UART_AT_CMD_CHAR_DET_INT_RAW_S)
+#define LP_UART_AT_CMD_CHAR_DET_INT_RAW_V  0x00000001U
+#define LP_UART_AT_CMD_CHAR_DET_INT_RAW_S  18
+/** LP_UART_WAKEUP_INT_RAW : R/WTC/SS; bitpos: [19]; default: 0;
+ *  This interrupt raw bit turns to high level when input rxd edge changes more times
+ *  than what reg_active_threshold specifies in light sleeping mode.
+ */
+#define LP_UART_WAKEUP_INT_RAW    (BIT(19))
+#define LP_UART_WAKEUP_INT_RAW_M  (LP_UART_WAKEUP_INT_RAW_V << LP_UART_WAKEUP_INT_RAW_S)
+#define LP_UART_WAKEUP_INT_RAW_V  0x00000001U
+#define LP_UART_WAKEUP_INT_RAW_S  19
+
+/** LP_UART_INT_ST_REG register
+ *  Masked interrupt status
+ */
+#define LP_UART_INT_ST_REG (DR_REG_LP_UART_BASE + 0x8)
+/** LP_UART_RXFIFO_FULL_INT_ST : RO; bitpos: [0]; default: 0;
+ *  This is the status bit for rxfifo_full_int_raw when rxfifo_full_int_ena is set to 1.
+ */
+#define LP_UART_RXFIFO_FULL_INT_ST    (BIT(0))
+#define LP_UART_RXFIFO_FULL_INT_ST_M  (LP_UART_RXFIFO_FULL_INT_ST_V << LP_UART_RXFIFO_FULL_INT_ST_S)
+#define LP_UART_RXFIFO_FULL_INT_ST_V  0x00000001U
+#define LP_UART_RXFIFO_FULL_INT_ST_S  0
+/** LP_UART_TXFIFO_EMPTY_INT_ST : RO; bitpos: [1]; default: 0;
+ *  This is the status bit for  txfifo_empty_int_raw  when txfifo_empty_int_ena is set
+ *  to 1.
+ */
+#define LP_UART_TXFIFO_EMPTY_INT_ST    (BIT(1))
+#define LP_UART_TXFIFO_EMPTY_INT_ST_M  (LP_UART_TXFIFO_EMPTY_INT_ST_V << LP_UART_TXFIFO_EMPTY_INT_ST_S)
+#define LP_UART_TXFIFO_EMPTY_INT_ST_V  0x00000001U
+#define LP_UART_TXFIFO_EMPTY_INT_ST_S  1
+/** LP_UART_PARITY_ERR_INT_ST : RO; bitpos: [2]; default: 0;
+ *  This is the status bit for parity_err_int_raw when parity_err_int_ena is set to 1.
+ */
+#define LP_UART_PARITY_ERR_INT_ST    (BIT(2))
+#define LP_UART_PARITY_ERR_INT_ST_M  (LP_UART_PARITY_ERR_INT_ST_V << LP_UART_PARITY_ERR_INT_ST_S)
+#define LP_UART_PARITY_ERR_INT_ST_V  0x00000001U
+#define LP_UART_PARITY_ERR_INT_ST_S  2
+/** LP_UART_FRM_ERR_INT_ST : RO; bitpos: [3]; default: 0;
+ *  This is the status bit for frm_err_int_raw when frm_err_int_ena is set to 1.
+ */
+#define LP_UART_FRM_ERR_INT_ST    (BIT(3))
+#define LP_UART_FRM_ERR_INT_ST_M  (LP_UART_FRM_ERR_INT_ST_V << LP_UART_FRM_ERR_INT_ST_S)
+#define LP_UART_FRM_ERR_INT_ST_V  0x00000001U
+#define LP_UART_FRM_ERR_INT_ST_S  3
+/** LP_UART_RXFIFO_OVF_INT_ST : RO; bitpos: [4]; default: 0;
+ *  This is the status bit for rxfifo_ovf_int_raw when rxfifo_ovf_int_ena is set to 1.
+ */
+#define LP_UART_RXFIFO_OVF_INT_ST    (BIT(4))
+#define LP_UART_RXFIFO_OVF_INT_ST_M  (LP_UART_RXFIFO_OVF_INT_ST_V << LP_UART_RXFIFO_OVF_INT_ST_S)
+#define LP_UART_RXFIFO_OVF_INT_ST_V  0x00000001U
+#define LP_UART_RXFIFO_OVF_INT_ST_S  4
+/** LP_UART_DSR_CHG_INT_ST : RO; bitpos: [5]; default: 0;
+ *  This is the status bit for dsr_chg_int_raw when dsr_chg_int_ena is set to 1.
+ */
+#define LP_UART_DSR_CHG_INT_ST    (BIT(5))
+#define LP_UART_DSR_CHG_INT_ST_M  (LP_UART_DSR_CHG_INT_ST_V << LP_UART_DSR_CHG_INT_ST_S)
+#define LP_UART_DSR_CHG_INT_ST_V  0x00000001U
+#define LP_UART_DSR_CHG_INT_ST_S  5
+/** LP_UART_CTS_CHG_INT_ST : RO; bitpos: [6]; default: 0;
+ *  This is the status bit for cts_chg_int_raw when cts_chg_int_ena is set to 1.
+ */
+#define LP_UART_CTS_CHG_INT_ST    (BIT(6))
+#define LP_UART_CTS_CHG_INT_ST_M  (LP_UART_CTS_CHG_INT_ST_V << LP_UART_CTS_CHG_INT_ST_S)
+#define LP_UART_CTS_CHG_INT_ST_V  0x00000001U
+#define LP_UART_CTS_CHG_INT_ST_S  6
+/** LP_UART_BRK_DET_INT_ST : RO; bitpos: [7]; default: 0;
+ *  This is the status bit for brk_det_int_raw when brk_det_int_ena is set to 1.
+ */
+#define LP_UART_BRK_DET_INT_ST    (BIT(7))
+#define LP_UART_BRK_DET_INT_ST_M  (LP_UART_BRK_DET_INT_ST_V << LP_UART_BRK_DET_INT_ST_S)
+#define LP_UART_BRK_DET_INT_ST_V  0x00000001U
+#define LP_UART_BRK_DET_INT_ST_S  7
+/** LP_UART_RXFIFO_TOUT_INT_ST : RO; bitpos: [8]; default: 0;
+ *  This is the status bit for rxfifo_tout_int_raw when rxfifo_tout_int_ena is set to 1.
+ */
+#define LP_UART_RXFIFO_TOUT_INT_ST    (BIT(8))
+#define LP_UART_RXFIFO_TOUT_INT_ST_M  (LP_UART_RXFIFO_TOUT_INT_ST_V << LP_UART_RXFIFO_TOUT_INT_ST_S)
+#define LP_UART_RXFIFO_TOUT_INT_ST_V  0x00000001U
+#define LP_UART_RXFIFO_TOUT_INT_ST_S  8
+/** LP_UART_SW_XON_INT_ST : RO; bitpos: [9]; default: 0;
+ *  This is the status bit for sw_xon_int_raw when sw_xon_int_ena is set to 1.
+ */
+#define LP_UART_SW_XON_INT_ST    (BIT(9))
+#define LP_UART_SW_XON_INT_ST_M  (LP_UART_SW_XON_INT_ST_V << LP_UART_SW_XON_INT_ST_S)
+#define LP_UART_SW_XON_INT_ST_V  0x00000001U
+#define LP_UART_SW_XON_INT_ST_S  9
+/** LP_UART_SW_XOFF_INT_ST : RO; bitpos: [10]; default: 0;
+ *  This is the status bit for sw_xoff_int_raw when sw_xoff_int_ena is set to 1.
+ */
+#define LP_UART_SW_XOFF_INT_ST    (BIT(10))
+#define LP_UART_SW_XOFF_INT_ST_M  (LP_UART_SW_XOFF_INT_ST_V << LP_UART_SW_XOFF_INT_ST_S)
+#define LP_UART_SW_XOFF_INT_ST_V  0x00000001U
+#define LP_UART_SW_XOFF_INT_ST_S  10
+/** LP_UART_GLITCH_DET_INT_ST : RO; bitpos: [11]; default: 0;
+ *  This is the status bit for glitch_det_int_raw when glitch_det_int_ena is set to 1.
+ */
+#define LP_UART_GLITCH_DET_INT_ST    (BIT(11))
+#define LP_UART_GLITCH_DET_INT_ST_M  (LP_UART_GLITCH_DET_INT_ST_V << LP_UART_GLITCH_DET_INT_ST_S)
+#define LP_UART_GLITCH_DET_INT_ST_V  0x00000001U
+#define LP_UART_GLITCH_DET_INT_ST_S  11
+/** LP_UART_TX_BRK_DONE_INT_ST : RO; bitpos: [12]; default: 0;
+ *  This is the status bit for tx_brk_done_int_raw when tx_brk_done_int_ena is set to 1.
+ */
+#define LP_UART_TX_BRK_DONE_INT_ST    (BIT(12))
+#define LP_UART_TX_BRK_DONE_INT_ST_M  (LP_UART_TX_BRK_DONE_INT_ST_V << LP_UART_TX_BRK_DONE_INT_ST_S)
+#define LP_UART_TX_BRK_DONE_INT_ST_V  0x00000001U
+#define LP_UART_TX_BRK_DONE_INT_ST_S  12
+/** LP_UART_TX_BRK_IDLE_DONE_INT_ST : RO; bitpos: [13]; default: 0;
+ *  This is the stauts bit for tx_brk_idle_done_int_raw when tx_brk_idle_done_int_ena
+ *  is set to 1.
+ */
+#define LP_UART_TX_BRK_IDLE_DONE_INT_ST    (BIT(13))
+#define LP_UART_TX_BRK_IDLE_DONE_INT_ST_M  (LP_UART_TX_BRK_IDLE_DONE_INT_ST_V << LP_UART_TX_BRK_IDLE_DONE_INT_ST_S)
+#define LP_UART_TX_BRK_IDLE_DONE_INT_ST_V  0x00000001U
+#define LP_UART_TX_BRK_IDLE_DONE_INT_ST_S  13
+/** LP_UART_TX_DONE_INT_ST : RO; bitpos: [14]; default: 0;
+ *  This is the status bit for tx_done_int_raw when tx_done_int_ena is set to 1.
+ */
+#define LP_UART_TX_DONE_INT_ST    (BIT(14))
+#define LP_UART_TX_DONE_INT_ST_M  (LP_UART_TX_DONE_INT_ST_V << LP_UART_TX_DONE_INT_ST_S)
+#define LP_UART_TX_DONE_INT_ST_V  0x00000001U
+#define LP_UART_TX_DONE_INT_ST_S  14
+/** LP_UART_AT_CMD_CHAR_DET_INT_ST : RO; bitpos: [18]; default: 0;
+ *  This is the status bit for at_cmd_det_int_raw when at_cmd_char_det_int_ena is set
+ *  to 1.
+ */
+#define LP_UART_AT_CMD_CHAR_DET_INT_ST    (BIT(18))
+#define LP_UART_AT_CMD_CHAR_DET_INT_ST_M  (LP_UART_AT_CMD_CHAR_DET_INT_ST_V << LP_UART_AT_CMD_CHAR_DET_INT_ST_S)
+#define LP_UART_AT_CMD_CHAR_DET_INT_ST_V  0x00000001U
+#define LP_UART_AT_CMD_CHAR_DET_INT_ST_S  18
+/** LP_UART_WAKEUP_INT_ST : RO; bitpos: [19]; default: 0;
+ *  This is the status bit for uart_wakeup_int_raw when uart_wakeup_int_ena is set to 1.
+ */
+#define LP_UART_WAKEUP_INT_ST    (BIT(19))
+#define LP_UART_WAKEUP_INT_ST_M  (LP_UART_WAKEUP_INT_ST_V << LP_UART_WAKEUP_INT_ST_S)
+#define LP_UART_WAKEUP_INT_ST_V  0x00000001U
+#define LP_UART_WAKEUP_INT_ST_S  19
+
+/** LP_UART_INT_ENA_REG register
+ *  Interrupt enable bits
+ */
+#define LP_UART_INT_ENA_REG (DR_REG_LP_UART_BASE + 0xc)
+/** LP_UART_RXFIFO_FULL_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  This is the enable bit for rxfifo_full_int_st register.
+ */
+#define LP_UART_RXFIFO_FULL_INT_ENA    (BIT(0))
+#define LP_UART_RXFIFO_FULL_INT_ENA_M  (LP_UART_RXFIFO_FULL_INT_ENA_V << LP_UART_RXFIFO_FULL_INT_ENA_S)
+#define LP_UART_RXFIFO_FULL_INT_ENA_V  0x00000001U
+#define LP_UART_RXFIFO_FULL_INT_ENA_S  0
+/** LP_UART_TXFIFO_EMPTY_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  This is the enable bit for txfifo_empty_int_st register.
+ */
+#define LP_UART_TXFIFO_EMPTY_INT_ENA    (BIT(1))
+#define LP_UART_TXFIFO_EMPTY_INT_ENA_M  (LP_UART_TXFIFO_EMPTY_INT_ENA_V << LP_UART_TXFIFO_EMPTY_INT_ENA_S)
+#define LP_UART_TXFIFO_EMPTY_INT_ENA_V  0x00000001U
+#define LP_UART_TXFIFO_EMPTY_INT_ENA_S  1
+/** LP_UART_PARITY_ERR_INT_ENA : R/W; bitpos: [2]; default: 0;
+ *  This is the enable bit for parity_err_int_st register.
+ */
+#define LP_UART_PARITY_ERR_INT_ENA    (BIT(2))
+#define LP_UART_PARITY_ERR_INT_ENA_M  (LP_UART_PARITY_ERR_INT_ENA_V << LP_UART_PARITY_ERR_INT_ENA_S)
+#define LP_UART_PARITY_ERR_INT_ENA_V  0x00000001U
+#define LP_UART_PARITY_ERR_INT_ENA_S  2
+/** LP_UART_FRM_ERR_INT_ENA : R/W; bitpos: [3]; default: 0;
+ *  This is the enable bit for frm_err_int_st register.
+ */
+#define LP_UART_FRM_ERR_INT_ENA    (BIT(3))
+#define LP_UART_FRM_ERR_INT_ENA_M  (LP_UART_FRM_ERR_INT_ENA_V << LP_UART_FRM_ERR_INT_ENA_S)
+#define LP_UART_FRM_ERR_INT_ENA_V  0x00000001U
+#define LP_UART_FRM_ERR_INT_ENA_S  3
+/** LP_UART_RXFIFO_OVF_INT_ENA : R/W; bitpos: [4]; default: 0;
+ *  This is the enable bit for rxfifo_ovf_int_st register.
+ */
+#define LP_UART_RXFIFO_OVF_INT_ENA    (BIT(4))
+#define LP_UART_RXFIFO_OVF_INT_ENA_M  (LP_UART_RXFIFO_OVF_INT_ENA_V << LP_UART_RXFIFO_OVF_INT_ENA_S)
+#define LP_UART_RXFIFO_OVF_INT_ENA_V  0x00000001U
+#define LP_UART_RXFIFO_OVF_INT_ENA_S  4
+/** LP_UART_DSR_CHG_INT_ENA : R/W; bitpos: [5]; default: 0;
+ *  This is the enable bit for dsr_chg_int_st register.
+ */
+#define LP_UART_DSR_CHG_INT_ENA    (BIT(5))
+#define LP_UART_DSR_CHG_INT_ENA_M  (LP_UART_DSR_CHG_INT_ENA_V << LP_UART_DSR_CHG_INT_ENA_S)
+#define LP_UART_DSR_CHG_INT_ENA_V  0x00000001U
+#define LP_UART_DSR_CHG_INT_ENA_S  5
+/** LP_UART_CTS_CHG_INT_ENA : R/W; bitpos: [6]; default: 0;
+ *  This is the enable bit for cts_chg_int_st register.
+ */
+#define LP_UART_CTS_CHG_INT_ENA    (BIT(6))
+#define LP_UART_CTS_CHG_INT_ENA_M  (LP_UART_CTS_CHG_INT_ENA_V << LP_UART_CTS_CHG_INT_ENA_S)
+#define LP_UART_CTS_CHG_INT_ENA_V  0x00000001U
+#define LP_UART_CTS_CHG_INT_ENA_S  6
+/** LP_UART_BRK_DET_INT_ENA : R/W; bitpos: [7]; default: 0;
+ *  This is the enable bit for brk_det_int_st register.
+ */
+#define LP_UART_BRK_DET_INT_ENA    (BIT(7))
+#define LP_UART_BRK_DET_INT_ENA_M  (LP_UART_BRK_DET_INT_ENA_V << LP_UART_BRK_DET_INT_ENA_S)
+#define LP_UART_BRK_DET_INT_ENA_V  0x00000001U
+#define LP_UART_BRK_DET_INT_ENA_S  7
+/** LP_UART_RXFIFO_TOUT_INT_ENA : R/W; bitpos: [8]; default: 0;
+ *  This is the enable bit for rxfifo_tout_int_st register.
+ */
+#define LP_UART_RXFIFO_TOUT_INT_ENA    (BIT(8))
+#define LP_UART_RXFIFO_TOUT_INT_ENA_M  (LP_UART_RXFIFO_TOUT_INT_ENA_V << LP_UART_RXFIFO_TOUT_INT_ENA_S)
+#define LP_UART_RXFIFO_TOUT_INT_ENA_V  0x00000001U
+#define LP_UART_RXFIFO_TOUT_INT_ENA_S  8
+/** LP_UART_SW_XON_INT_ENA : R/W; bitpos: [9]; default: 0;
+ *  This is the enable bit for sw_xon_int_st register.
+ */
+#define LP_UART_SW_XON_INT_ENA    (BIT(9))
+#define LP_UART_SW_XON_INT_ENA_M  (LP_UART_SW_XON_INT_ENA_V << LP_UART_SW_XON_INT_ENA_S)
+#define LP_UART_SW_XON_INT_ENA_V  0x00000001U
+#define LP_UART_SW_XON_INT_ENA_S  9
+/** LP_UART_SW_XOFF_INT_ENA : R/W; bitpos: [10]; default: 0;
+ *  This is the enable bit for sw_xoff_int_st register.
+ */
+#define LP_UART_SW_XOFF_INT_ENA    (BIT(10))
+#define LP_UART_SW_XOFF_INT_ENA_M  (LP_UART_SW_XOFF_INT_ENA_V << LP_UART_SW_XOFF_INT_ENA_S)
+#define LP_UART_SW_XOFF_INT_ENA_V  0x00000001U
+#define LP_UART_SW_XOFF_INT_ENA_S  10
+/** LP_UART_GLITCH_DET_INT_ENA : R/W; bitpos: [11]; default: 0;
+ *  This is the enable bit for glitch_det_int_st register.
+ */
+#define LP_UART_GLITCH_DET_INT_ENA    (BIT(11))
+#define LP_UART_GLITCH_DET_INT_ENA_M  (LP_UART_GLITCH_DET_INT_ENA_V << LP_UART_GLITCH_DET_INT_ENA_S)
+#define LP_UART_GLITCH_DET_INT_ENA_V  0x00000001U
+#define LP_UART_GLITCH_DET_INT_ENA_S  11
+/** LP_UART_TX_BRK_DONE_INT_ENA : R/W; bitpos: [12]; default: 0;
+ *  This is the enable bit for tx_brk_done_int_st register.
+ */
+#define LP_UART_TX_BRK_DONE_INT_ENA    (BIT(12))
+#define LP_UART_TX_BRK_DONE_INT_ENA_M  (LP_UART_TX_BRK_DONE_INT_ENA_V << LP_UART_TX_BRK_DONE_INT_ENA_S)
+#define LP_UART_TX_BRK_DONE_INT_ENA_V  0x00000001U
+#define LP_UART_TX_BRK_DONE_INT_ENA_S  12
+/** LP_UART_TX_BRK_IDLE_DONE_INT_ENA : R/W; bitpos: [13]; default: 0;
+ *  This is the enable bit for tx_brk_idle_done_int_st register.
+ */
+#define LP_UART_TX_BRK_IDLE_DONE_INT_ENA    (BIT(13))
+#define LP_UART_TX_BRK_IDLE_DONE_INT_ENA_M  (LP_UART_TX_BRK_IDLE_DONE_INT_ENA_V << LP_UART_TX_BRK_IDLE_DONE_INT_ENA_S)
+#define LP_UART_TX_BRK_IDLE_DONE_INT_ENA_V  0x00000001U
+#define LP_UART_TX_BRK_IDLE_DONE_INT_ENA_S  13
+/** LP_UART_TX_DONE_INT_ENA : R/W; bitpos: [14]; default: 0;
+ *  This is the enable bit for tx_done_int_st register.
+ */
+#define LP_UART_TX_DONE_INT_ENA    (BIT(14))
+#define LP_UART_TX_DONE_INT_ENA_M  (LP_UART_TX_DONE_INT_ENA_V << LP_UART_TX_DONE_INT_ENA_S)
+#define LP_UART_TX_DONE_INT_ENA_V  0x00000001U
+#define LP_UART_TX_DONE_INT_ENA_S  14
+/** LP_UART_AT_CMD_CHAR_DET_INT_ENA : R/W; bitpos: [18]; default: 0;
+ *  This is the enable bit for at_cmd_char_det_int_st register.
+ */
+#define LP_UART_AT_CMD_CHAR_DET_INT_ENA    (BIT(18))
+#define LP_UART_AT_CMD_CHAR_DET_INT_ENA_M  (LP_UART_AT_CMD_CHAR_DET_INT_ENA_V << LP_UART_AT_CMD_CHAR_DET_INT_ENA_S)
+#define LP_UART_AT_CMD_CHAR_DET_INT_ENA_V  0x00000001U
+#define LP_UART_AT_CMD_CHAR_DET_INT_ENA_S  18
+/** LP_UART_WAKEUP_INT_ENA : R/W; bitpos: [19]; default: 0;
+ *  This is the enable bit for uart_wakeup_int_st register.
+ */
+#define LP_UART_WAKEUP_INT_ENA    (BIT(19))
+#define LP_UART_WAKEUP_INT_ENA_M  (LP_UART_WAKEUP_INT_ENA_V << LP_UART_WAKEUP_INT_ENA_S)
+#define LP_UART_WAKEUP_INT_ENA_V  0x00000001U
+#define LP_UART_WAKEUP_INT_ENA_S  19
+
+/** LP_UART_INT_CLR_REG register
+ *  Interrupt clear bits
+ */
+#define LP_UART_INT_CLR_REG (DR_REG_LP_UART_BASE + 0x10)
+/** LP_UART_RXFIFO_FULL_INT_CLR : WT; bitpos: [0]; default: 0;
+ *  Set this bit to clear the rxfifo_full_int_raw interrupt.
+ */
+#define LP_UART_RXFIFO_FULL_INT_CLR    (BIT(0))
+#define LP_UART_RXFIFO_FULL_INT_CLR_M  (LP_UART_RXFIFO_FULL_INT_CLR_V << LP_UART_RXFIFO_FULL_INT_CLR_S)
+#define LP_UART_RXFIFO_FULL_INT_CLR_V  0x00000001U
+#define LP_UART_RXFIFO_FULL_INT_CLR_S  0
+/** LP_UART_TXFIFO_EMPTY_INT_CLR : WT; bitpos: [1]; default: 0;
+ *  Set this bit to clear txfifo_empty_int_raw interrupt.
+ */
+#define LP_UART_TXFIFO_EMPTY_INT_CLR    (BIT(1))
+#define LP_UART_TXFIFO_EMPTY_INT_CLR_M  (LP_UART_TXFIFO_EMPTY_INT_CLR_V << LP_UART_TXFIFO_EMPTY_INT_CLR_S)
+#define LP_UART_TXFIFO_EMPTY_INT_CLR_V  0x00000001U
+#define LP_UART_TXFIFO_EMPTY_INT_CLR_S  1
+/** LP_UART_PARITY_ERR_INT_CLR : WT; bitpos: [2]; default: 0;
+ *  Set this bit to clear parity_err_int_raw interrupt.
+ */
+#define LP_UART_PARITY_ERR_INT_CLR    (BIT(2))
+#define LP_UART_PARITY_ERR_INT_CLR_M  (LP_UART_PARITY_ERR_INT_CLR_V << LP_UART_PARITY_ERR_INT_CLR_S)
+#define LP_UART_PARITY_ERR_INT_CLR_V  0x00000001U
+#define LP_UART_PARITY_ERR_INT_CLR_S  2
+/** LP_UART_FRM_ERR_INT_CLR : WT; bitpos: [3]; default: 0;
+ *  Set this bit to clear frm_err_int_raw interrupt.
+ */
+#define LP_UART_FRM_ERR_INT_CLR    (BIT(3))
+#define LP_UART_FRM_ERR_INT_CLR_M  (LP_UART_FRM_ERR_INT_CLR_V << LP_UART_FRM_ERR_INT_CLR_S)
+#define LP_UART_FRM_ERR_INT_CLR_V  0x00000001U
+#define LP_UART_FRM_ERR_INT_CLR_S  3
+/** LP_UART_RXFIFO_OVF_INT_CLR : WT; bitpos: [4]; default: 0;
+ *  Set this bit to clear rxfifo_ovf_int_raw interrupt.
+ */
+#define LP_UART_RXFIFO_OVF_INT_CLR    (BIT(4))
+#define LP_UART_RXFIFO_OVF_INT_CLR_M  (LP_UART_RXFIFO_OVF_INT_CLR_V << LP_UART_RXFIFO_OVF_INT_CLR_S)
+#define LP_UART_RXFIFO_OVF_INT_CLR_V  0x00000001U
+#define LP_UART_RXFIFO_OVF_INT_CLR_S  4
+/** LP_UART_DSR_CHG_INT_CLR : WT; bitpos: [5]; default: 0;
+ *  Set this bit to clear the dsr_chg_int_raw interrupt.
+ */
+#define LP_UART_DSR_CHG_INT_CLR    (BIT(5))
+#define LP_UART_DSR_CHG_INT_CLR_M  (LP_UART_DSR_CHG_INT_CLR_V << LP_UART_DSR_CHG_INT_CLR_S)
+#define LP_UART_DSR_CHG_INT_CLR_V  0x00000001U
+#define LP_UART_DSR_CHG_INT_CLR_S  5
+/** LP_UART_CTS_CHG_INT_CLR : WT; bitpos: [6]; default: 0;
+ *  Set this bit to clear the cts_chg_int_raw interrupt.
+ */
+#define LP_UART_CTS_CHG_INT_CLR    (BIT(6))
+#define LP_UART_CTS_CHG_INT_CLR_M  (LP_UART_CTS_CHG_INT_CLR_V << LP_UART_CTS_CHG_INT_CLR_S)
+#define LP_UART_CTS_CHG_INT_CLR_V  0x00000001U
+#define LP_UART_CTS_CHG_INT_CLR_S  6
+/** LP_UART_BRK_DET_INT_CLR : WT; bitpos: [7]; default: 0;
+ *  Set this bit to clear the brk_det_int_raw interrupt.
+ */
+#define LP_UART_BRK_DET_INT_CLR    (BIT(7))
+#define LP_UART_BRK_DET_INT_CLR_M  (LP_UART_BRK_DET_INT_CLR_V << LP_UART_BRK_DET_INT_CLR_S)
+#define LP_UART_BRK_DET_INT_CLR_V  0x00000001U
+#define LP_UART_BRK_DET_INT_CLR_S  7
+/** LP_UART_RXFIFO_TOUT_INT_CLR : WT; bitpos: [8]; default: 0;
+ *  Set this bit to clear the rxfifo_tout_int_raw interrupt.
+ */
+#define LP_UART_RXFIFO_TOUT_INT_CLR    (BIT(8))
+#define LP_UART_RXFIFO_TOUT_INT_CLR_M  (LP_UART_RXFIFO_TOUT_INT_CLR_V << LP_UART_RXFIFO_TOUT_INT_CLR_S)
+#define LP_UART_RXFIFO_TOUT_INT_CLR_V  0x00000001U
+#define LP_UART_RXFIFO_TOUT_INT_CLR_S  8
+/** LP_UART_SW_XON_INT_CLR : WT; bitpos: [9]; default: 0;
+ *  Set this bit to clear the sw_xon_int_raw interrupt.
+ */
+#define LP_UART_SW_XON_INT_CLR    (BIT(9))
+#define LP_UART_SW_XON_INT_CLR_M  (LP_UART_SW_XON_INT_CLR_V << LP_UART_SW_XON_INT_CLR_S)
+#define LP_UART_SW_XON_INT_CLR_V  0x00000001U
+#define LP_UART_SW_XON_INT_CLR_S  9
+/** LP_UART_SW_XOFF_INT_CLR : WT; bitpos: [10]; default: 0;
+ *  Set this bit to clear the sw_xoff_int_raw interrupt.
+ */
+#define LP_UART_SW_XOFF_INT_CLR    (BIT(10))
+#define LP_UART_SW_XOFF_INT_CLR_M  (LP_UART_SW_XOFF_INT_CLR_V << LP_UART_SW_XOFF_INT_CLR_S)
+#define LP_UART_SW_XOFF_INT_CLR_V  0x00000001U
+#define LP_UART_SW_XOFF_INT_CLR_S  10
+/** LP_UART_GLITCH_DET_INT_CLR : WT; bitpos: [11]; default: 0;
+ *  Set this bit to clear the glitch_det_int_raw interrupt.
+ */
+#define LP_UART_GLITCH_DET_INT_CLR    (BIT(11))
+#define LP_UART_GLITCH_DET_INT_CLR_M  (LP_UART_GLITCH_DET_INT_CLR_V << LP_UART_GLITCH_DET_INT_CLR_S)
+#define LP_UART_GLITCH_DET_INT_CLR_V  0x00000001U
+#define LP_UART_GLITCH_DET_INT_CLR_S  11
+/** LP_UART_TX_BRK_DONE_INT_CLR : WT; bitpos: [12]; default: 0;
+ *  Set this bit to clear the tx_brk_done_int_raw interrupt..
+ */
+#define LP_UART_TX_BRK_DONE_INT_CLR    (BIT(12))
+#define LP_UART_TX_BRK_DONE_INT_CLR_M  (LP_UART_TX_BRK_DONE_INT_CLR_V << LP_UART_TX_BRK_DONE_INT_CLR_S)
+#define LP_UART_TX_BRK_DONE_INT_CLR_V  0x00000001U
+#define LP_UART_TX_BRK_DONE_INT_CLR_S  12
+/** LP_UART_TX_BRK_IDLE_DONE_INT_CLR : WT; bitpos: [13]; default: 0;
+ *  Set this bit to clear the tx_brk_idle_done_int_raw interrupt.
+ */
+#define LP_UART_TX_BRK_IDLE_DONE_INT_CLR    (BIT(13))
+#define LP_UART_TX_BRK_IDLE_DONE_INT_CLR_M  (LP_UART_TX_BRK_IDLE_DONE_INT_CLR_V << LP_UART_TX_BRK_IDLE_DONE_INT_CLR_S)
+#define LP_UART_TX_BRK_IDLE_DONE_INT_CLR_V  0x00000001U
+#define LP_UART_TX_BRK_IDLE_DONE_INT_CLR_S  13
+/** LP_UART_TX_DONE_INT_CLR : WT; bitpos: [14]; default: 0;
+ *  Set this bit to clear the tx_done_int_raw interrupt.
+ */
+#define LP_UART_TX_DONE_INT_CLR    (BIT(14))
+#define LP_UART_TX_DONE_INT_CLR_M  (LP_UART_TX_DONE_INT_CLR_V << LP_UART_TX_DONE_INT_CLR_S)
+#define LP_UART_TX_DONE_INT_CLR_V  0x00000001U
+#define LP_UART_TX_DONE_INT_CLR_S  14
+/** LP_UART_AT_CMD_CHAR_DET_INT_CLR : WT; bitpos: [18]; default: 0;
+ *  Set this bit to clear the at_cmd_char_det_int_raw interrupt.
+ */
+#define LP_UART_AT_CMD_CHAR_DET_INT_CLR    (BIT(18))
+#define LP_UART_AT_CMD_CHAR_DET_INT_CLR_M  (LP_UART_AT_CMD_CHAR_DET_INT_CLR_V << LP_UART_AT_CMD_CHAR_DET_INT_CLR_S)
+#define LP_UART_AT_CMD_CHAR_DET_INT_CLR_V  0x00000001U
+#define LP_UART_AT_CMD_CHAR_DET_INT_CLR_S  18
+/** LP_UART_WAKEUP_INT_CLR : WT; bitpos: [19]; default: 0;
+ *  Set this bit to clear the uart_wakeup_int_raw interrupt.
+ */
+#define LP_UART_WAKEUP_INT_CLR    (BIT(19))
+#define LP_UART_WAKEUP_INT_CLR_M  (LP_UART_WAKEUP_INT_CLR_V << LP_UART_WAKEUP_INT_CLR_S)
+#define LP_UART_WAKEUP_INT_CLR_V  0x00000001U
+#define LP_UART_WAKEUP_INT_CLR_S  19
+
+/** LP_UART_CLKDIV_SYNC_REG register
+ *  Clock divider configuration
+ */
+#define LP_UART_CLKDIV_SYNC_REG (DR_REG_LP_UART_BASE + 0x14)
+/** LP_UART_CLKDIV : R/W; bitpos: [11:0]; default: 694;
+ *  The integral part of the frequency divider factor.
+ */
+#define LP_UART_CLKDIV    0x00000FFFU
+#define LP_UART_CLKDIV_M  (LP_UART_CLKDIV_V << LP_UART_CLKDIV_S)
+#define LP_UART_CLKDIV_V  0x00000FFFU
+#define LP_UART_CLKDIV_S  0
+/** LP_UART_CLKDIV_FRAG : R/W; bitpos: [23:20]; default: 0;
+ *  The decimal part of the frequency divider factor.
+ */
+#define LP_UART_CLKDIV_FRAG    0x0000000FU
+#define LP_UART_CLKDIV_FRAG_M  (LP_UART_CLKDIV_FRAG_V << LP_UART_CLKDIV_FRAG_S)
+#define LP_UART_CLKDIV_FRAG_V  0x0000000FU
+#define LP_UART_CLKDIV_FRAG_S  20
+
+/** LP_UART_RX_FILT_REG register
+ *  Rx Filter configuration
+ */
+#define LP_UART_RX_FILT_REG (DR_REG_LP_UART_BASE + 0x18)
+/** LP_UART_GLITCH_FILT : R/W; bitpos: [7:0]; default: 8;
+ *  when input pulse width is lower than this value the pulse is ignored.
+ */
+#define LP_UART_GLITCH_FILT    0x000000FFU
+#define LP_UART_GLITCH_FILT_M  (LP_UART_GLITCH_FILT_V << LP_UART_GLITCH_FILT_S)
+#define LP_UART_GLITCH_FILT_V  0x000000FFU
+#define LP_UART_GLITCH_FILT_S  0
+/** LP_UART_GLITCH_FILT_EN : R/W; bitpos: [8]; default: 0;
+ *  Set this bit to enable Rx signal filter.
+ */
+#define LP_UART_GLITCH_FILT_EN    (BIT(8))
+#define LP_UART_GLITCH_FILT_EN_M  (LP_UART_GLITCH_FILT_EN_V << LP_UART_GLITCH_FILT_EN_S)
+#define LP_UART_GLITCH_FILT_EN_V  0x00000001U
+#define LP_UART_GLITCH_FILT_EN_S  8
+
+/** LP_UART_STATUS_REG register
+ *  UART status register
+ */
+#define LP_UART_STATUS_REG (DR_REG_LP_UART_BASE + 0x1c)
+/** LP_UART_RXFIFO_CNT : RO; bitpos: [7:3]; default: 0;
+ *  Stores the byte number of valid data in Rx-FIFO.
+ */
+#define LP_UART_RXFIFO_CNT    0x0000001FU
+#define LP_UART_RXFIFO_CNT_M  (LP_UART_RXFIFO_CNT_V << LP_UART_RXFIFO_CNT_S)
+#define LP_UART_RXFIFO_CNT_V  0x0000001FU
+#define LP_UART_RXFIFO_CNT_S  3
+/** LP_UART_DSRN : RO; bitpos: [13]; default: 0;
+ *  The register represent the level value of the internal uart dsr signal.
+ */
+#define LP_UART_DSRN    (BIT(13))
+#define LP_UART_DSRN_M  (LP_UART_DSRN_V << LP_UART_DSRN_S)
+#define LP_UART_DSRN_V  0x00000001U
+#define LP_UART_DSRN_S  13
+/** LP_UART_CTSN : RO; bitpos: [14]; default: 1;
+ *  This register represent the level value of the internal uart cts signal.
+ */
+#define LP_UART_CTSN    (BIT(14))
+#define LP_UART_CTSN_M  (LP_UART_CTSN_V << LP_UART_CTSN_S)
+#define LP_UART_CTSN_V  0x00000001U
+#define LP_UART_CTSN_S  14
+/** LP_UART_RXD : RO; bitpos: [15]; default: 1;
+ *  This register represent the  level value of the internal uart rxd signal.
+ */
+#define LP_UART_RXD    (BIT(15))
+#define LP_UART_RXD_M  (LP_UART_RXD_V << LP_UART_RXD_S)
+#define LP_UART_RXD_V  0x00000001U
+#define LP_UART_RXD_S  15
+/** LP_UART_TXFIFO_CNT : RO; bitpos: [23:19]; default: 0;
+ *  Stores the byte number of data in Tx-FIFO.
+ */
+#define LP_UART_TXFIFO_CNT    0x0000001FU
+#define LP_UART_TXFIFO_CNT_M  (LP_UART_TXFIFO_CNT_V << LP_UART_TXFIFO_CNT_S)
+#define LP_UART_TXFIFO_CNT_V  0x0000001FU
+#define LP_UART_TXFIFO_CNT_S  19
+/** LP_UART_DTRN : RO; bitpos: [29]; default: 1;
+ *  This bit represents the level of the internal uart dtr signal.
+ */
+#define LP_UART_DTRN    (BIT(29))
+#define LP_UART_DTRN_M  (LP_UART_DTRN_V << LP_UART_DTRN_S)
+#define LP_UART_DTRN_V  0x00000001U
+#define LP_UART_DTRN_S  29
+/** LP_UART_RTSN : RO; bitpos: [30]; default: 1;
+ *  This bit represents the level of the internal uart rts signal.
+ */
+#define LP_UART_RTSN    (BIT(30))
+#define LP_UART_RTSN_M  (LP_UART_RTSN_V << LP_UART_RTSN_S)
+#define LP_UART_RTSN_V  0x00000001U
+#define LP_UART_RTSN_S  30
+/** LP_UART_TXD : RO; bitpos: [31]; default: 1;
+ *  This bit represents the  level of the internal uart txd signal.
+ */
+#define LP_UART_TXD    (BIT(31))
+#define LP_UART_TXD_M  (LP_UART_TXD_V << LP_UART_TXD_S)
+#define LP_UART_TXD_V  0x00000001U
+#define LP_UART_TXD_S  31
+
+/** LP_UART_CONF0_SYNC_REG register
+ *  Configuration register 0
+ */
+#define LP_UART_CONF0_SYNC_REG (DR_REG_LP_UART_BASE + 0x20)
+/** LP_UART_PARITY : R/W; bitpos: [0]; default: 0;
+ *  This register is used to configure the parity check mode.
+ */
+#define LP_UART_PARITY    (BIT(0))
+#define LP_UART_PARITY_M  (LP_UART_PARITY_V << LP_UART_PARITY_S)
+#define LP_UART_PARITY_V  0x00000001U
+#define LP_UART_PARITY_S  0
+/** LP_UART_PARITY_EN : R/W; bitpos: [1]; default: 0;
+ *  Set this bit to enable uart parity check.
+ */
+#define LP_UART_PARITY_EN    (BIT(1))
+#define LP_UART_PARITY_EN_M  (LP_UART_PARITY_EN_V << LP_UART_PARITY_EN_S)
+#define LP_UART_PARITY_EN_V  0x00000001U
+#define LP_UART_PARITY_EN_S  1
+/** LP_UART_BIT_NUM : R/W; bitpos: [3:2]; default: 3;
+ *  This register is used to set the length of data.
+ */
+#define LP_UART_BIT_NUM    0x00000003U
+#define LP_UART_BIT_NUM_M  (LP_UART_BIT_NUM_V << LP_UART_BIT_NUM_S)
+#define LP_UART_BIT_NUM_V  0x00000003U
+#define LP_UART_BIT_NUM_S  2
+/** LP_UART_STOP_BIT_NUM : R/W; bitpos: [5:4]; default: 1;
+ *  This register is used to set the length of  stop bit.
+ */
+#define LP_UART_STOP_BIT_NUM    0x00000003U
+#define LP_UART_STOP_BIT_NUM_M  (LP_UART_STOP_BIT_NUM_V << LP_UART_STOP_BIT_NUM_S)
+#define LP_UART_STOP_BIT_NUM_V  0x00000003U
+#define LP_UART_STOP_BIT_NUM_S  4
+/** LP_UART_TXD_BRK : R/W; bitpos: [6]; default: 0;
+ *  Set this bit to enbale transmitter to  send NULL when the process of sending data
+ *  is done.
+ */
+#define LP_UART_TXD_BRK    (BIT(6))
+#define LP_UART_TXD_BRK_M  (LP_UART_TXD_BRK_V << LP_UART_TXD_BRK_S)
+#define LP_UART_TXD_BRK_V  0x00000001U
+#define LP_UART_TXD_BRK_S  6
+/** LP_UART_LOOPBACK : R/W; bitpos: [12]; default: 0;
+ *  Set this bit to enable uart loopback test mode.
+ */
+#define LP_UART_LOOPBACK    (BIT(12))
+#define LP_UART_LOOPBACK_M  (LP_UART_LOOPBACK_V << LP_UART_LOOPBACK_S)
+#define LP_UART_LOOPBACK_V  0x00000001U
+#define LP_UART_LOOPBACK_S  12
+/** LP_UART_TX_FLOW_EN : R/W; bitpos: [13]; default: 0;
+ *  Set this bit to enable flow control function for transmitter.
+ */
+#define LP_UART_TX_FLOW_EN    (BIT(13))
+#define LP_UART_TX_FLOW_EN_M  (LP_UART_TX_FLOW_EN_V << LP_UART_TX_FLOW_EN_S)
+#define LP_UART_TX_FLOW_EN_V  0x00000001U
+#define LP_UART_TX_FLOW_EN_S  13
+/** LP_UART_RXD_INV : R/W; bitpos: [15]; default: 0;
+ *  Set this bit to inverse the level value of uart rxd signal.
+ */
+#define LP_UART_RXD_INV    (BIT(15))
+#define LP_UART_RXD_INV_M  (LP_UART_RXD_INV_V << LP_UART_RXD_INV_S)
+#define LP_UART_RXD_INV_V  0x00000001U
+#define LP_UART_RXD_INV_S  15
+/** LP_UART_TXD_INV : R/W; bitpos: [16]; default: 0;
+ *  Set this bit to inverse the level value of uart txd signal.
+ */
+#define LP_UART_TXD_INV    (BIT(16))
+#define LP_UART_TXD_INV_M  (LP_UART_TXD_INV_V << LP_UART_TXD_INV_S)
+#define LP_UART_TXD_INV_V  0x00000001U
+#define LP_UART_TXD_INV_S  16
+/** LP_UART_DIS_RX_DAT_OVF : R/W; bitpos: [17]; default: 0;
+ *  Disable UART Rx data overflow detect.
+ */
+#define LP_UART_DIS_RX_DAT_OVF    (BIT(17))
+#define LP_UART_DIS_RX_DAT_OVF_M  (LP_UART_DIS_RX_DAT_OVF_V << LP_UART_DIS_RX_DAT_OVF_S)
+#define LP_UART_DIS_RX_DAT_OVF_V  0x00000001U
+#define LP_UART_DIS_RX_DAT_OVF_S  17
+/** LP_UART_ERR_WR_MASK : R/W; bitpos: [18]; default: 0;
+ *  1'h1: Receiver stops storing data into FIFO when data is wrong. 1'h0: Receiver
+ *  stores the data even if the  received data is wrong.
+ */
+#define LP_UART_ERR_WR_MASK    (BIT(18))
+#define LP_UART_ERR_WR_MASK_M  (LP_UART_ERR_WR_MASK_V << LP_UART_ERR_WR_MASK_S)
+#define LP_UART_ERR_WR_MASK_V  0x00000001U
+#define LP_UART_ERR_WR_MASK_S  18
+/** LP_UART_MEM_CLK_EN : R/W; bitpos: [20]; default: 1;
+ *  UART memory clock gate enable signal.
+ */
+#define LP_UART_MEM_CLK_EN    (BIT(20))
+#define LP_UART_MEM_CLK_EN_M  (LP_UART_MEM_CLK_EN_V << LP_UART_MEM_CLK_EN_S)
+#define LP_UART_MEM_CLK_EN_V  0x00000001U
+#define LP_UART_MEM_CLK_EN_S  20
+/** LP_UART_SW_RTS : R/W; bitpos: [21]; default: 0;
+ *  This register is used to configure the software rts signal which is used in
+ *  software flow control.
+ */
+#define LP_UART_SW_RTS    (BIT(21))
+#define LP_UART_SW_RTS_M  (LP_UART_SW_RTS_V << LP_UART_SW_RTS_S)
+#define LP_UART_SW_RTS_V  0x00000001U
+#define LP_UART_SW_RTS_S  21
+/** LP_UART_RXFIFO_RST : R/W; bitpos: [22]; default: 0;
+ *  Set this bit to reset the uart receive-FIFO.
+ */
+#define LP_UART_RXFIFO_RST    (BIT(22))
+#define LP_UART_RXFIFO_RST_M  (LP_UART_RXFIFO_RST_V << LP_UART_RXFIFO_RST_S)
+#define LP_UART_RXFIFO_RST_V  0x00000001U
+#define LP_UART_RXFIFO_RST_S  22
+/** LP_UART_TXFIFO_RST : R/W; bitpos: [23]; default: 0;
+ *  Set this bit to reset the uart transmit-FIFO.
+ */
+#define LP_UART_TXFIFO_RST    (BIT(23))
+#define LP_UART_TXFIFO_RST_M  (LP_UART_TXFIFO_RST_V << LP_UART_TXFIFO_RST_S)
+#define LP_UART_TXFIFO_RST_V  0x00000001U
+#define LP_UART_TXFIFO_RST_S  23
+
+/** LP_UART_CONF1_REG register
+ *  Configuration register 1
+ */
+#define LP_UART_CONF1_REG (DR_REG_LP_UART_BASE + 0x24)
+/** LP_UART_RXFIFO_FULL_THRHD : R/W; bitpos: [7:3]; default: 12;
+ *  It will produce rxfifo_full_int interrupt when receiver receives more data than
+ *  this register value.
+ */
+#define LP_UART_RXFIFO_FULL_THRHD    0x0000001FU
+#define LP_UART_RXFIFO_FULL_THRHD_M  (LP_UART_RXFIFO_FULL_THRHD_V << LP_UART_RXFIFO_FULL_THRHD_S)
+#define LP_UART_RXFIFO_FULL_THRHD_V  0x0000001FU
+#define LP_UART_RXFIFO_FULL_THRHD_S  3
+/** LP_UART_TXFIFO_EMPTY_THRHD : R/W; bitpos: [15:11]; default: 12;
+ *  It will produce txfifo_empty_int interrupt when the data amount in Tx-FIFO is less
+ *  than this register value.
+ */
+#define LP_UART_TXFIFO_EMPTY_THRHD    0x0000001FU
+#define LP_UART_TXFIFO_EMPTY_THRHD_M  (LP_UART_TXFIFO_EMPTY_THRHD_V << LP_UART_TXFIFO_EMPTY_THRHD_S)
+#define LP_UART_TXFIFO_EMPTY_THRHD_V  0x0000001FU
+#define LP_UART_TXFIFO_EMPTY_THRHD_S  11
+/** LP_UART_CTS_INV : R/W; bitpos: [16]; default: 0;
+ *  Set this bit to inverse the level value of uart cts signal.
+ */
+#define LP_UART_CTS_INV    (BIT(16))
+#define LP_UART_CTS_INV_M  (LP_UART_CTS_INV_V << LP_UART_CTS_INV_S)
+#define LP_UART_CTS_INV_V  0x00000001U
+#define LP_UART_CTS_INV_S  16
+/** LP_UART_DSR_INV : R/W; bitpos: [17]; default: 0;
+ *  Set this bit to inverse the level value of uart dsr signal.
+ */
+#define LP_UART_DSR_INV    (BIT(17))
+#define LP_UART_DSR_INV_M  (LP_UART_DSR_INV_V << LP_UART_DSR_INV_S)
+#define LP_UART_DSR_INV_V  0x00000001U
+#define LP_UART_DSR_INV_S  17
+/** LP_UART_RTS_INV : R/W; bitpos: [18]; default: 0;
+ *  Set this bit to inverse the level value of uart rts signal.
+ */
+#define LP_UART_RTS_INV    (BIT(18))
+#define LP_UART_RTS_INV_M  (LP_UART_RTS_INV_V << LP_UART_RTS_INV_S)
+#define LP_UART_RTS_INV_V  0x00000001U
+#define LP_UART_RTS_INV_S  18
+/** LP_UART_DTR_INV : R/W; bitpos: [19]; default: 0;
+ *  Set this bit to inverse the level value of uart dtr signal.
+ */
+#define LP_UART_DTR_INV    (BIT(19))
+#define LP_UART_DTR_INV_M  (LP_UART_DTR_INV_V << LP_UART_DTR_INV_S)
+#define LP_UART_DTR_INV_V  0x00000001U
+#define LP_UART_DTR_INV_S  19
+/** LP_UART_SW_DTR : R/W; bitpos: [20]; default: 0;
+ *  This register is used to configure the software dtr signal which is used in
+ *  software flow control.
+ */
+#define LP_UART_SW_DTR    (BIT(20))
+#define LP_UART_SW_DTR_M  (LP_UART_SW_DTR_V << LP_UART_SW_DTR_S)
+#define LP_UART_SW_DTR_V  0x00000001U
+#define LP_UART_SW_DTR_S  20
+/** LP_UART_CLK_EN : R/W; bitpos: [21]; default: 0;
+ *  1'h1: Force clock on for register. 1'h0: Support clock only when application writes
+ *  registers.
+ */
+#define LP_UART_CLK_EN    (BIT(21))
+#define LP_UART_CLK_EN_M  (LP_UART_CLK_EN_V << LP_UART_CLK_EN_S)
+#define LP_UART_CLK_EN_V  0x00000001U
+#define LP_UART_CLK_EN_S  21
+
+/** LP_UART_HWFC_CONF_SYNC_REG register
+ *  Hardware flow-control configuration
+ */
+#define LP_UART_HWFC_CONF_SYNC_REG (DR_REG_LP_UART_BASE + 0x2c)
+/** LP_UART_RX_FLOW_THRHD : R/W; bitpos: [7:3]; default: 0;
+ *  This register is used to configure the maximum amount of data that can be received
+ *  when hardware flow control works.
+ */
+#define LP_UART_RX_FLOW_THRHD    0x0000001FU
+#define LP_UART_RX_FLOW_THRHD_M  (LP_UART_RX_FLOW_THRHD_V << LP_UART_RX_FLOW_THRHD_S)
+#define LP_UART_RX_FLOW_THRHD_V  0x0000001FU
+#define LP_UART_RX_FLOW_THRHD_S  3
+/** LP_UART_RX_FLOW_EN : R/W; bitpos: [8]; default: 0;
+ *  This is the flow enable bit for UART receiver.
+ */
+#define LP_UART_RX_FLOW_EN    (BIT(8))
+#define LP_UART_RX_FLOW_EN_M  (LP_UART_RX_FLOW_EN_V << LP_UART_RX_FLOW_EN_S)
+#define LP_UART_RX_FLOW_EN_V  0x00000001U
+#define LP_UART_RX_FLOW_EN_S  8
+
+/** LP_UART_SLEEP_CONF0_REG register
+ *  UART sleep configure register 0
+ */
+#define LP_UART_SLEEP_CONF0_REG (DR_REG_LP_UART_BASE + 0x30)
+/** LP_UART_WK_CHAR1 : R/W; bitpos: [7:0]; default: 0;
+ *  This register restores the specified wake up char1 to wake up
+ */
+#define LP_UART_WK_CHAR1    0x000000FFU
+#define LP_UART_WK_CHAR1_M  (LP_UART_WK_CHAR1_V << LP_UART_WK_CHAR1_S)
+#define LP_UART_WK_CHAR1_V  0x000000FFU
+#define LP_UART_WK_CHAR1_S  0
+/** LP_UART_WK_CHAR2 : R/W; bitpos: [15:8]; default: 0;
+ *  This register restores the specified wake up char2 to wake up
+ */
+#define LP_UART_WK_CHAR2    0x000000FFU
+#define LP_UART_WK_CHAR2_M  (LP_UART_WK_CHAR2_V << LP_UART_WK_CHAR2_S)
+#define LP_UART_WK_CHAR2_V  0x000000FFU
+#define LP_UART_WK_CHAR2_S  8
+/** LP_UART_WK_CHAR3 : R/W; bitpos: [23:16]; default: 0;
+ *  This register restores the specified wake up char3 to wake up
+ */
+#define LP_UART_WK_CHAR3    0x000000FFU
+#define LP_UART_WK_CHAR3_M  (LP_UART_WK_CHAR3_V << LP_UART_WK_CHAR3_S)
+#define LP_UART_WK_CHAR3_V  0x000000FFU
+#define LP_UART_WK_CHAR3_S  16
+/** LP_UART_WK_CHAR4 : R/W; bitpos: [31:24]; default: 0;
+ *  This register restores the specified wake up char4 to wake up
+ */
+#define LP_UART_WK_CHAR4    0x000000FFU
+#define LP_UART_WK_CHAR4_M  (LP_UART_WK_CHAR4_V << LP_UART_WK_CHAR4_S)
+#define LP_UART_WK_CHAR4_V  0x000000FFU
+#define LP_UART_WK_CHAR4_S  24
+
+/** LP_UART_SLEEP_CONF1_REG register
+ *  UART sleep configure register 1
+ */
+#define LP_UART_SLEEP_CONF1_REG (DR_REG_LP_UART_BASE + 0x34)
+/** LP_UART_WK_CHAR0 : R/W; bitpos: [7:0]; default: 0;
+ *  This register restores the specified char0 to wake up
+ */
+#define LP_UART_WK_CHAR0    0x000000FFU
+#define LP_UART_WK_CHAR0_M  (LP_UART_WK_CHAR0_V << LP_UART_WK_CHAR0_S)
+#define LP_UART_WK_CHAR0_V  0x000000FFU
+#define LP_UART_WK_CHAR0_S  0
+
+/** LP_UART_SLEEP_CONF2_REG register
+ *  UART sleep configure register 2
+ */
+#define LP_UART_SLEEP_CONF2_REG (DR_REG_LP_UART_BASE + 0x38)
+/** LP_UART_ACTIVE_THRESHOLD : R/W; bitpos: [9:0]; default: 240;
+ *  The uart is activated from light sleeping mode when the input rxd edge changes more
+ *  times than this register value.
+ */
+#define LP_UART_ACTIVE_THRESHOLD    0x000003FFU
+#define LP_UART_ACTIVE_THRESHOLD_M  (LP_UART_ACTIVE_THRESHOLD_V << LP_UART_ACTIVE_THRESHOLD_S)
+#define LP_UART_ACTIVE_THRESHOLD_V  0x000003FFU
+#define LP_UART_ACTIVE_THRESHOLD_S  0
+/** LP_UART_RX_WAKE_UP_THRHD : R/W; bitpos: [17:13]; default: 1;
+ *  In wake up mode 1 this field is used to set the received data number threshold to
+ *  wake up chip.
+ */
+#define LP_UART_RX_WAKE_UP_THRHD    0x0000001FU
+#define LP_UART_RX_WAKE_UP_THRHD_M  (LP_UART_RX_WAKE_UP_THRHD_V << LP_UART_RX_WAKE_UP_THRHD_S)
+#define LP_UART_RX_WAKE_UP_THRHD_V  0x0000001FU
+#define LP_UART_RX_WAKE_UP_THRHD_S  13
+/** LP_UART_WK_CHAR_NUM : R/W; bitpos: [20:18]; default: 5;
+ *  This register is used to select number of wake up char.
+ */
+#define LP_UART_WK_CHAR_NUM    0x00000007U
+#define LP_UART_WK_CHAR_NUM_M  (LP_UART_WK_CHAR_NUM_V << LP_UART_WK_CHAR_NUM_S)
+#define LP_UART_WK_CHAR_NUM_V  0x00000007U
+#define LP_UART_WK_CHAR_NUM_S  18
+/** LP_UART_WK_CHAR_MASK : R/W; bitpos: [25:21]; default: 0;
+ *  This register is used to mask  wake up char.
+ */
+#define LP_UART_WK_CHAR_MASK    0x0000001FU
+#define LP_UART_WK_CHAR_MASK_M  (LP_UART_WK_CHAR_MASK_V << LP_UART_WK_CHAR_MASK_S)
+#define LP_UART_WK_CHAR_MASK_V  0x0000001FU
+#define LP_UART_WK_CHAR_MASK_S  21
+/** LP_UART_WK_MODE_SEL : R/W; bitpos: [27:26]; default: 0;
+ *  This register is used to select wake up mode. 0: RXD toggling to wake up. 1:
+ *  received data number larger than
+ */
+#define LP_UART_WK_MODE_SEL    0x00000003U
+#define LP_UART_WK_MODE_SEL_M  (LP_UART_WK_MODE_SEL_V << LP_UART_WK_MODE_SEL_S)
+#define LP_UART_WK_MODE_SEL_V  0x00000003U
+#define LP_UART_WK_MODE_SEL_S  26
+
+/** LP_UART_SWFC_CONF0_SYNC_REG register
+ *  Software flow-control character configuration
+ */
+#define LP_UART_SWFC_CONF0_SYNC_REG (DR_REG_LP_UART_BASE + 0x3c)
+/** LP_UART_XON_CHAR : R/W; bitpos: [7:0]; default: 17;
+ *  This register stores the Xon flow control char.
+ */
+#define LP_UART_XON_CHAR    0x000000FFU
+#define LP_UART_XON_CHAR_M  (LP_UART_XON_CHAR_V << LP_UART_XON_CHAR_S)
+#define LP_UART_XON_CHAR_V  0x000000FFU
+#define LP_UART_XON_CHAR_S  0
+/** LP_UART_XOFF_CHAR : R/W; bitpos: [15:8]; default: 19;
+ *  This register stores the Xoff flow control char.
+ */
+#define LP_UART_XOFF_CHAR    0x000000FFU
+#define LP_UART_XOFF_CHAR_M  (LP_UART_XOFF_CHAR_V << LP_UART_XOFF_CHAR_S)
+#define LP_UART_XOFF_CHAR_V  0x000000FFU
+#define LP_UART_XOFF_CHAR_S  8
+/** LP_UART_XON_XOFF_STILL_SEND : R/W; bitpos: [16]; default: 0;
+ *  In software flow control mode, UART Tx is disabled once UART Rx receives XOFF. In
+ *  this status, UART Tx can not transmit XOFF even the received data number is larger
+ *  than UART_XOFF_THRESHOLD. Set this bit to enable UART Tx can transmit XON/XOFF when
+ *  UART Tx is disabled.
+ */
+#define LP_UART_XON_XOFF_STILL_SEND    (BIT(16))
+#define LP_UART_XON_XOFF_STILL_SEND_M  (LP_UART_XON_XOFF_STILL_SEND_V << LP_UART_XON_XOFF_STILL_SEND_S)
+#define LP_UART_XON_XOFF_STILL_SEND_V  0x00000001U
+#define LP_UART_XON_XOFF_STILL_SEND_S  16
+/** LP_UART_SW_FLOW_CON_EN : R/W; bitpos: [17]; default: 0;
+ *  Set this bit to enable software flow control. It is used with register sw_xon or
+ *  sw_xoff.
+ */
+#define LP_UART_SW_FLOW_CON_EN    (BIT(17))
+#define LP_UART_SW_FLOW_CON_EN_M  (LP_UART_SW_FLOW_CON_EN_V << LP_UART_SW_FLOW_CON_EN_S)
+#define LP_UART_SW_FLOW_CON_EN_V  0x00000001U
+#define LP_UART_SW_FLOW_CON_EN_S  17
+/** LP_UART_XONOFF_DEL : R/W; bitpos: [18]; default: 0;
+ *  Set this bit to remove flow control char from the received data.
+ */
+#define LP_UART_XONOFF_DEL    (BIT(18))
+#define LP_UART_XONOFF_DEL_M  (LP_UART_XONOFF_DEL_V << LP_UART_XONOFF_DEL_S)
+#define LP_UART_XONOFF_DEL_V  0x00000001U
+#define LP_UART_XONOFF_DEL_S  18
+/** LP_UART_FORCE_XON : R/W; bitpos: [19]; default: 0;
+ *  Set this bit to enable the transmitter to go on sending data.
+ */
+#define LP_UART_FORCE_XON    (BIT(19))
+#define LP_UART_FORCE_XON_M  (LP_UART_FORCE_XON_V << LP_UART_FORCE_XON_S)
+#define LP_UART_FORCE_XON_V  0x00000001U
+#define LP_UART_FORCE_XON_S  19
+/** LP_UART_FORCE_XOFF : R/W; bitpos: [20]; default: 0;
+ *  Set this bit to stop the  transmitter from sending data.
+ */
+#define LP_UART_FORCE_XOFF    (BIT(20))
+#define LP_UART_FORCE_XOFF_M  (LP_UART_FORCE_XOFF_V << LP_UART_FORCE_XOFF_S)
+#define LP_UART_FORCE_XOFF_V  0x00000001U
+#define LP_UART_FORCE_XOFF_S  20
+/** LP_UART_SEND_XON : R/W/SS/SC; bitpos: [21]; default: 0;
+ *  Set this bit to send Xon char. It is cleared by hardware automatically.
+ */
+#define LP_UART_SEND_XON    (BIT(21))
+#define LP_UART_SEND_XON_M  (LP_UART_SEND_XON_V << LP_UART_SEND_XON_S)
+#define LP_UART_SEND_XON_V  0x00000001U
+#define LP_UART_SEND_XON_S  21
+/** LP_UART_SEND_XOFF : R/W/SS/SC; bitpos: [22]; default: 0;
+ *  Set this bit to send Xoff char. It is cleared by hardware automatically.
+ */
+#define LP_UART_SEND_XOFF    (BIT(22))
+#define LP_UART_SEND_XOFF_M  (LP_UART_SEND_XOFF_V << LP_UART_SEND_XOFF_S)
+#define LP_UART_SEND_XOFF_V  0x00000001U
+#define LP_UART_SEND_XOFF_S  22
+
+/** LP_UART_SWFC_CONF1_REG register
+ *  Software flow-control character configuration
+ */
+#define LP_UART_SWFC_CONF1_REG (DR_REG_LP_UART_BASE + 0x40)
+/** LP_UART_XON_THRESHOLD : R/W; bitpos: [7:3]; default: 0;
+ *  When the data amount in Rx-FIFO is less than this register value with
+ *  uart_sw_flow_con_en set to 1  it will send a Xon char.
+ */
+#define LP_UART_XON_THRESHOLD    0x0000001FU
+#define LP_UART_XON_THRESHOLD_M  (LP_UART_XON_THRESHOLD_V << LP_UART_XON_THRESHOLD_S)
+#define LP_UART_XON_THRESHOLD_V  0x0000001FU
+#define LP_UART_XON_THRESHOLD_S  3
+/** LP_UART_XOFF_THRESHOLD : R/W; bitpos: [15:11]; default: 12;
+ *  When the data amount in Rx-FIFO is more than this register value with
+ *  uart_sw_flow_con_en set to 1  it will send a Xoff char.
+ */
+#define LP_UART_XOFF_THRESHOLD    0x0000001FU
+#define LP_UART_XOFF_THRESHOLD_M  (LP_UART_XOFF_THRESHOLD_V << LP_UART_XOFF_THRESHOLD_S)
+#define LP_UART_XOFF_THRESHOLD_V  0x0000001FU
+#define LP_UART_XOFF_THRESHOLD_S  11
+
+/** LP_UART_TXBRK_CONF_SYNC_REG register
+ *  Tx Break character configuration
+ */
+#define LP_UART_TXBRK_CONF_SYNC_REG (DR_REG_LP_UART_BASE + 0x44)
+/** LP_UART_TX_BRK_NUM : R/W; bitpos: [7:0]; default: 10;
+ *  This register is used to configure the number of 0 to be sent after the process of
+ *  sending data is done. It is active when txd_brk is set to 1.
+ */
+#define LP_UART_TX_BRK_NUM    0x000000FFU
+#define LP_UART_TX_BRK_NUM_M  (LP_UART_TX_BRK_NUM_V << LP_UART_TX_BRK_NUM_S)
+#define LP_UART_TX_BRK_NUM_V  0x000000FFU
+#define LP_UART_TX_BRK_NUM_S  0
+
+/** LP_UART_IDLE_CONF_SYNC_REG register
+ *  Frame-end idle configuration
+ */
+#define LP_UART_IDLE_CONF_SYNC_REG (DR_REG_LP_UART_BASE + 0x48)
+/** LP_UART_RX_IDLE_THRHD : R/W; bitpos: [9:0]; default: 256;
+ *  It will produce frame end signal when receiver takes more time to receive one byte
+ *  data than this register value.
+ */
+#define LP_UART_RX_IDLE_THRHD    0x000003FFU
+#define LP_UART_RX_IDLE_THRHD_M  (LP_UART_RX_IDLE_THRHD_V << LP_UART_RX_IDLE_THRHD_S)
+#define LP_UART_RX_IDLE_THRHD_V  0x000003FFU
+#define LP_UART_RX_IDLE_THRHD_S  0
+/** LP_UART_TX_IDLE_NUM : R/W; bitpos: [19:10]; default: 256;
+ *  This register is used to configure the duration time between transfers.
+ */
+#define LP_UART_TX_IDLE_NUM    0x000003FFU
+#define LP_UART_TX_IDLE_NUM_M  (LP_UART_TX_IDLE_NUM_V << LP_UART_TX_IDLE_NUM_S)
+#define LP_UART_TX_IDLE_NUM_V  0x000003FFU
+#define LP_UART_TX_IDLE_NUM_S  10
+
+/** LP_UART_RS485_CONF_SYNC_REG register
+ *  RS485 mode configuration
+ */
+#define LP_UART_RS485_CONF_SYNC_REG (DR_REG_LP_UART_BASE + 0x4c)
+/** LP_UART_DL0_EN : R/W; bitpos: [1]; default: 0;
+ *  Set this bit to delay the stop bit by 1 bit.
+ */
+#define LP_UART_DL0_EN    (BIT(1))
+#define LP_UART_DL0_EN_M  (LP_UART_DL0_EN_V << LP_UART_DL0_EN_S)
+#define LP_UART_DL0_EN_V  0x00000001U
+#define LP_UART_DL0_EN_S  1
+/** LP_UART_DL1_EN : R/W; bitpos: [2]; default: 0;
+ *  Set this bit to delay the stop bit by 1 bit.
+ */
+#define LP_UART_DL1_EN    (BIT(2))
+#define LP_UART_DL1_EN_M  (LP_UART_DL1_EN_V << LP_UART_DL1_EN_S)
+#define LP_UART_DL1_EN_V  0x00000001U
+#define LP_UART_DL1_EN_S  2
+
+/** LP_UART_AT_CMD_PRECNT_SYNC_REG register
+ *  Pre-sequence timing configuration
+ */
+#define LP_UART_AT_CMD_PRECNT_SYNC_REG (DR_REG_LP_UART_BASE + 0x50)
+/** LP_UART_PRE_IDLE_NUM : R/W; bitpos: [15:0]; default: 2305;
+ *  This register is used to configure the idle duration time before the first at_cmd
+ *  is received by receiver.
+ */
+#define LP_UART_PRE_IDLE_NUM    0x0000FFFFU
+#define LP_UART_PRE_IDLE_NUM_M  (LP_UART_PRE_IDLE_NUM_V << LP_UART_PRE_IDLE_NUM_S)
+#define LP_UART_PRE_IDLE_NUM_V  0x0000FFFFU
+#define LP_UART_PRE_IDLE_NUM_S  0
+
+/** LP_UART_AT_CMD_POSTCNT_SYNC_REG register
+ *  Post-sequence timing configuration
+ */
+#define LP_UART_AT_CMD_POSTCNT_SYNC_REG (DR_REG_LP_UART_BASE + 0x54)
+/** LP_UART_POST_IDLE_NUM : R/W; bitpos: [15:0]; default: 2305;
+ *  This register is used to configure the duration time between the last at_cmd and
+ *  the next data.
+ */
+#define LP_UART_POST_IDLE_NUM    0x0000FFFFU
+#define LP_UART_POST_IDLE_NUM_M  (LP_UART_POST_IDLE_NUM_V << LP_UART_POST_IDLE_NUM_S)
+#define LP_UART_POST_IDLE_NUM_V  0x0000FFFFU
+#define LP_UART_POST_IDLE_NUM_S  0
+
+/** LP_UART_AT_CMD_GAPTOUT_SYNC_REG register
+ *  Timeout configuration
+ */
+#define LP_UART_AT_CMD_GAPTOUT_SYNC_REG (DR_REG_LP_UART_BASE + 0x58)
+/** LP_UART_RX_GAP_TOUT : R/W; bitpos: [15:0]; default: 11;
+ *  This register is used to configure the duration time between the at_cmd chars.
+ */
+#define LP_UART_RX_GAP_TOUT    0x0000FFFFU
+#define LP_UART_RX_GAP_TOUT_M  (LP_UART_RX_GAP_TOUT_V << LP_UART_RX_GAP_TOUT_S)
+#define LP_UART_RX_GAP_TOUT_V  0x0000FFFFU
+#define LP_UART_RX_GAP_TOUT_S  0
+
+/** LP_UART_AT_CMD_CHAR_SYNC_REG register
+ *  AT escape sequence detection configuration
+ */
+#define LP_UART_AT_CMD_CHAR_SYNC_REG (DR_REG_LP_UART_BASE + 0x5c)
+/** LP_UART_AT_CMD_CHAR : R/W; bitpos: [7:0]; default: 43;
+ *  This register is used to configure the content of at_cmd char.
+ */
+#define LP_UART_AT_CMD_CHAR    0x000000FFU
+#define LP_UART_AT_CMD_CHAR_M  (LP_UART_AT_CMD_CHAR_V << LP_UART_AT_CMD_CHAR_S)
+#define LP_UART_AT_CMD_CHAR_V  0x000000FFU
+#define LP_UART_AT_CMD_CHAR_S  0
+/** LP_UART_CHAR_NUM : R/W; bitpos: [15:8]; default: 3;
+ *  This register is used to configure the num of continuous at_cmd chars received by
+ *  receiver.
+ */
+#define LP_UART_CHAR_NUM    0x000000FFU
+#define LP_UART_CHAR_NUM_M  (LP_UART_CHAR_NUM_V << LP_UART_CHAR_NUM_S)
+#define LP_UART_CHAR_NUM_V  0x000000FFU
+#define LP_UART_CHAR_NUM_S  8
+
+/** LP_UART_MEM_CONF_REG register
+ *  UART memory power configuration
+ */
+#define LP_UART_MEM_CONF_REG (DR_REG_LP_UART_BASE + 0x60)
+/** LP_UART_MEM_FORCE_PD : R/W; bitpos: [25]; default: 0;
+ *  Set this bit to force power down UART memory.
+ */
+#define LP_UART_MEM_FORCE_PD    (BIT(25))
+#define LP_UART_MEM_FORCE_PD_M  (LP_UART_MEM_FORCE_PD_V << LP_UART_MEM_FORCE_PD_S)
+#define LP_UART_MEM_FORCE_PD_V  0x00000001U
+#define LP_UART_MEM_FORCE_PD_S  25
+/** LP_UART_MEM_FORCE_PU : R/W; bitpos: [26]; default: 0;
+ *  Set this bit to force power up UART memory.
+ */
+#define LP_UART_MEM_FORCE_PU    (BIT(26))
+#define LP_UART_MEM_FORCE_PU_M  (LP_UART_MEM_FORCE_PU_V << LP_UART_MEM_FORCE_PU_S)
+#define LP_UART_MEM_FORCE_PU_V  0x00000001U
+#define LP_UART_MEM_FORCE_PU_S  26
+
+/** LP_UART_TOUT_CONF_SYNC_REG register
+ *  UART threshold and allocation configuration
+ */
+#define LP_UART_TOUT_CONF_SYNC_REG (DR_REG_LP_UART_BASE + 0x64)
+/** LP_UART_RX_TOUT_EN : R/W; bitpos: [0]; default: 0;
+ *  This is the enble bit for uart receiver's timeout function.
+ */
+#define LP_UART_RX_TOUT_EN    (BIT(0))
+#define LP_UART_RX_TOUT_EN_M  (LP_UART_RX_TOUT_EN_V << LP_UART_RX_TOUT_EN_S)
+#define LP_UART_RX_TOUT_EN_V  0x00000001U
+#define LP_UART_RX_TOUT_EN_S  0
+/** LP_UART_RX_TOUT_FLOW_DIS : R/W; bitpos: [1]; default: 0;
+ *  Set this bit to stop accumulating idle_cnt when hardware flow control works.
+ */
+#define LP_UART_RX_TOUT_FLOW_DIS    (BIT(1))
+#define LP_UART_RX_TOUT_FLOW_DIS_M  (LP_UART_RX_TOUT_FLOW_DIS_V << LP_UART_RX_TOUT_FLOW_DIS_S)
+#define LP_UART_RX_TOUT_FLOW_DIS_V  0x00000001U
+#define LP_UART_RX_TOUT_FLOW_DIS_S  1
+/** LP_UART_RX_TOUT_THRHD : R/W; bitpos: [11:2]; default: 10;
+ *  This register is used to configure the threshold time that receiver takes to
+ *  receive one byte. The rxfifo_tout_int interrupt will be trigger when the receiver
+ *  takes more time to receive one byte with rx_tout_en set to 1.
+ */
+#define LP_UART_RX_TOUT_THRHD    0x000003FFU
+#define LP_UART_RX_TOUT_THRHD_M  (LP_UART_RX_TOUT_THRHD_V << LP_UART_RX_TOUT_THRHD_S)
+#define LP_UART_RX_TOUT_THRHD_V  0x000003FFU
+#define LP_UART_RX_TOUT_THRHD_S  2
+
+/** LP_UART_MEM_TX_STATUS_REG register
+ *  Tx-SRAM write and read offset address.
+ */
+#define LP_UART_MEM_TX_STATUS_REG (DR_REG_LP_UART_BASE + 0x68)
+/** LP_UART_TX_SRAM_WADDR : RO; bitpos: [7:3]; default: 0;
+ *  This register stores the offset write address in Tx-SRAM.
+ */
+#define LP_UART_TX_SRAM_WADDR    0x0000001FU
+#define LP_UART_TX_SRAM_WADDR_M  (LP_UART_TX_SRAM_WADDR_V << LP_UART_TX_SRAM_WADDR_S)
+#define LP_UART_TX_SRAM_WADDR_V  0x0000001FU
+#define LP_UART_TX_SRAM_WADDR_S  3
+/** LP_UART_TX_SRAM_RADDR : RO; bitpos: [16:12]; default: 0;
+ *  This register stores the offset read address in Tx-SRAM.
+ */
+#define LP_UART_TX_SRAM_RADDR    0x0000001FU
+#define LP_UART_TX_SRAM_RADDR_M  (LP_UART_TX_SRAM_RADDR_V << LP_UART_TX_SRAM_RADDR_S)
+#define LP_UART_TX_SRAM_RADDR_V  0x0000001FU
+#define LP_UART_TX_SRAM_RADDR_S  12
+
+/** LP_UART_MEM_RX_STATUS_REG register
+ *  Rx-SRAM write and read offset address.
+ */
+#define LP_UART_MEM_RX_STATUS_REG (DR_REG_LP_UART_BASE + 0x6c)
+/** LP_UART_RX_SRAM_RADDR : RO; bitpos: [7:3]; default: 16;
+ *  This register stores the offset read address in RX-SRAM.
+ */
+#define LP_UART_RX_SRAM_RADDR    0x0000001FU
+#define LP_UART_RX_SRAM_RADDR_M  (LP_UART_RX_SRAM_RADDR_V << LP_UART_RX_SRAM_RADDR_S)
+#define LP_UART_RX_SRAM_RADDR_V  0x0000001FU
+#define LP_UART_RX_SRAM_RADDR_S  3
+/** LP_UART_RX_SRAM_WADDR : RO; bitpos: [16:12]; default: 16;
+ *  This register stores the offset write address in Rx-SRAM.
+ */
+#define LP_UART_RX_SRAM_WADDR    0x0000001FU
+#define LP_UART_RX_SRAM_WADDR_M  (LP_UART_RX_SRAM_WADDR_V << LP_UART_RX_SRAM_WADDR_S)
+#define LP_UART_RX_SRAM_WADDR_V  0x0000001FU
+#define LP_UART_RX_SRAM_WADDR_S  12
+
+/** LP_UART_FSM_STATUS_REG register
+ *  UART transmit and receive status.
+ */
+#define LP_UART_FSM_STATUS_REG (DR_REG_LP_UART_BASE + 0x70)
+/** LP_UART_ST_URX_OUT : RO; bitpos: [3:0]; default: 0;
+ *  This is the status register of receiver.
+ */
+#define LP_UART_ST_URX_OUT    0x0000000FU
+#define LP_UART_ST_URX_OUT_M  (LP_UART_ST_URX_OUT_V << LP_UART_ST_URX_OUT_S)
+#define LP_UART_ST_URX_OUT_V  0x0000000FU
+#define LP_UART_ST_URX_OUT_S  0
+/** LP_UART_ST_UTX_OUT : RO; bitpos: [7:4]; default: 0;
+ *  This is the status register of transmitter.
+ */
+#define LP_UART_ST_UTX_OUT    0x0000000FU
+#define LP_UART_ST_UTX_OUT_M  (LP_UART_ST_UTX_OUT_V << LP_UART_ST_UTX_OUT_S)
+#define LP_UART_ST_UTX_OUT_V  0x0000000FU
+#define LP_UART_ST_UTX_OUT_S  4
+
+/** LP_UART_CLK_CONF_REG register
+ *  UART core clock configuration
+ */
+#define LP_UART_CLK_CONF_REG (DR_REG_LP_UART_BASE + 0x88)
+/** LP_UART_SCLK_DIV_B : R/W; bitpos: [5:0]; default: 0;
+ *  The  denominator of the frequency divider factor.
+ */
+#define LP_UART_SCLK_DIV_B    0x0000003FU
+#define LP_UART_SCLK_DIV_B_M  (LP_UART_SCLK_DIV_B_V << LP_UART_SCLK_DIV_B_S)
+#define LP_UART_SCLK_DIV_B_V  0x0000003FU
+#define LP_UART_SCLK_DIV_B_S  0
+/** LP_UART_SCLK_DIV_A : R/W; bitpos: [11:6]; default: 0;
+ *  The numerator of the frequency divider factor.
+ */
+#define LP_UART_SCLK_DIV_A    0x0000003FU
+#define LP_UART_SCLK_DIV_A_M  (LP_UART_SCLK_DIV_A_V << LP_UART_SCLK_DIV_A_S)
+#define LP_UART_SCLK_DIV_A_V  0x0000003FU
+#define LP_UART_SCLK_DIV_A_S  6
+/** LP_UART_SCLK_DIV_NUM : R/W; bitpos: [19:12]; default: 1;
+ *  The integral part of the frequency divider factor.
+ */
+#define LP_UART_SCLK_DIV_NUM    0x000000FFU
+#define LP_UART_SCLK_DIV_NUM_M  (LP_UART_SCLK_DIV_NUM_V << LP_UART_SCLK_DIV_NUM_S)
+#define LP_UART_SCLK_DIV_NUM_V  0x000000FFU
+#define LP_UART_SCLK_DIV_NUM_S  12
+/** LP_UART_SCLK_SEL : R/W; bitpos: [21:20]; default: 3;
+ *  UART clock source select. 1: 80Mhz.  2: 8Mhz.  3: XTAL.
+ */
+#define LP_UART_SCLK_SEL    0x00000003U
+#define LP_UART_SCLK_SEL_M  (LP_UART_SCLK_SEL_V << LP_UART_SCLK_SEL_S)
+#define LP_UART_SCLK_SEL_V  0x00000003U
+#define LP_UART_SCLK_SEL_S  20
+/** LP_UART_SCLK_EN : R/W; bitpos: [22]; default: 1;
+ *  Set this bit to enable UART Tx/Rx clock.
+ */
+#define LP_UART_SCLK_EN    (BIT(22))
+#define LP_UART_SCLK_EN_M  (LP_UART_SCLK_EN_V << LP_UART_SCLK_EN_S)
+#define LP_UART_SCLK_EN_V  0x00000001U
+#define LP_UART_SCLK_EN_S  22
+/** LP_UART_RST_CORE : R/W; bitpos: [23]; default: 0;
+ *  Write 1 then write 0 to this bit to reset UART Tx/Rx.
+ */
+#define LP_UART_RST_CORE    (BIT(23))
+#define LP_UART_RST_CORE_M  (LP_UART_RST_CORE_V << LP_UART_RST_CORE_S)
+#define LP_UART_RST_CORE_V  0x00000001U
+#define LP_UART_RST_CORE_S  23
+/** LP_UART_TX_SCLK_EN : R/W; bitpos: [24]; default: 1;
+ *  Set this bit to enable UART Tx clock.
+ */
+#define LP_UART_TX_SCLK_EN    (BIT(24))
+#define LP_UART_TX_SCLK_EN_M  (LP_UART_TX_SCLK_EN_V << LP_UART_TX_SCLK_EN_S)
+#define LP_UART_TX_SCLK_EN_V  0x00000001U
+#define LP_UART_TX_SCLK_EN_S  24
+/** LP_UART_RX_SCLK_EN : R/W; bitpos: [25]; default: 1;
+ *  Set this bit to enable UART Rx clock.
+ */
+#define LP_UART_RX_SCLK_EN    (BIT(25))
+#define LP_UART_RX_SCLK_EN_M  (LP_UART_RX_SCLK_EN_V << LP_UART_RX_SCLK_EN_S)
+#define LP_UART_RX_SCLK_EN_V  0x00000001U
+#define LP_UART_RX_SCLK_EN_S  25
+/** LP_UART_TX_RST_CORE : R/W; bitpos: [26]; default: 0;
+ *  Write 1 then write 0 to this bit to reset UART Tx.
+ */
+#define LP_UART_TX_RST_CORE    (BIT(26))
+#define LP_UART_TX_RST_CORE_M  (LP_UART_TX_RST_CORE_V << LP_UART_TX_RST_CORE_S)
+#define LP_UART_TX_RST_CORE_V  0x00000001U
+#define LP_UART_TX_RST_CORE_S  26
+/** LP_UART_RX_RST_CORE : R/W; bitpos: [27]; default: 0;
+ *  Write 1 then write 0 to this bit to reset UART Rx.
+ */
+#define LP_UART_RX_RST_CORE    (BIT(27))
+#define LP_UART_RX_RST_CORE_M  (LP_UART_RX_RST_CORE_V << LP_UART_RX_RST_CORE_S)
+#define LP_UART_RX_RST_CORE_V  0x00000001U
+#define LP_UART_RX_RST_CORE_S  27
+
+/** LP_UART_DATE_REG register
+ *  UART Version register
+ */
+#define LP_UART_DATE_REG (DR_REG_LP_UART_BASE + 0x8c)
+/** LP_UART_DATE : R/W; bitpos: [31:0]; default: 35656288;
+ *  This is the version register.
+ */
+#define LP_UART_DATE    0xFFFFFFFFU
+#define LP_UART_DATE_M  (LP_UART_DATE_V << LP_UART_DATE_S)
+#define LP_UART_DATE_V  0xFFFFFFFFU
+#define LP_UART_DATE_S  0
+
+/** LP_UART_AFIFO_STATUS_REG register
+ *  UART AFIFO Status
+ */
+#define LP_UART_AFIFO_STATUS_REG (DR_REG_LP_UART_BASE + 0x90)
+/** LP_UART_TX_AFIFO_FULL : RO; bitpos: [0]; default: 0;
+ *  Full signal of APB TX AFIFO.
+ */
+#define LP_UART_TX_AFIFO_FULL    (BIT(0))
+#define LP_UART_TX_AFIFO_FULL_M  (LP_UART_TX_AFIFO_FULL_V << LP_UART_TX_AFIFO_FULL_S)
+#define LP_UART_TX_AFIFO_FULL_V  0x00000001U
+#define LP_UART_TX_AFIFO_FULL_S  0
+/** LP_UART_TX_AFIFO_EMPTY : RO; bitpos: [1]; default: 1;
+ *  Empty signal of APB TX AFIFO.
+ */
+#define LP_UART_TX_AFIFO_EMPTY    (BIT(1))
+#define LP_UART_TX_AFIFO_EMPTY_M  (LP_UART_TX_AFIFO_EMPTY_V << LP_UART_TX_AFIFO_EMPTY_S)
+#define LP_UART_TX_AFIFO_EMPTY_V  0x00000001U
+#define LP_UART_TX_AFIFO_EMPTY_S  1
+/** LP_UART_RX_AFIFO_FULL : RO; bitpos: [2]; default: 0;
+ *  Full signal of APB RX AFIFO.
+ */
+#define LP_UART_RX_AFIFO_FULL    (BIT(2))
+#define LP_UART_RX_AFIFO_FULL_M  (LP_UART_RX_AFIFO_FULL_V << LP_UART_RX_AFIFO_FULL_S)
+#define LP_UART_RX_AFIFO_FULL_V  0x00000001U
+#define LP_UART_RX_AFIFO_FULL_S  2
+/** LP_UART_RX_AFIFO_EMPTY : RO; bitpos: [3]; default: 1;
+ *  Empty signal of APB RX AFIFO.
+ */
+#define LP_UART_RX_AFIFO_EMPTY    (BIT(3))
+#define LP_UART_RX_AFIFO_EMPTY_M  (LP_UART_RX_AFIFO_EMPTY_V << LP_UART_RX_AFIFO_EMPTY_S)
+#define LP_UART_RX_AFIFO_EMPTY_V  0x00000001U
+#define LP_UART_RX_AFIFO_EMPTY_S  3
+
+/** LP_UART_REG_UPDATE_REG register
+ *  UART Registers Configuration Update register
+ */
+#define LP_UART_REG_UPDATE_REG (DR_REG_LP_UART_BASE + 0x98)
+/** LP_UART_REG_UPDATE : R/W/SC; bitpos: [0]; default: 0;
+ *  Software write 1 would synchronize registers into UART Core clock domain and would
+ *  be cleared by hardware after synchronization is done.
+ */
+#define LP_UART_REG_UPDATE    (BIT(0))
+#define LP_UART_REG_UPDATE_M  (LP_UART_REG_UPDATE_V << LP_UART_REG_UPDATE_S)
+#define LP_UART_REG_UPDATE_V  0x00000001U
+#define LP_UART_REG_UPDATE_S  0
+
+/** LP_UART_ID_REG register
+ *  UART ID register
+ */
+#define LP_UART_ID_REG (DR_REG_LP_UART_BASE + 0x9c)
+/** LP_UART_ID : R/W; bitpos: [31:0]; default: 1280;
+ *  This register is used to configure the uart_id.
+ */
+#define LP_UART_ID    0xFFFFFFFFU
+#define LP_UART_ID_M  (LP_UART_ID_V << LP_UART_ID_S)
+#define LP_UART_ID_V  0xFFFFFFFFU
+#define LP_UART_ID_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/lp_uart_struct.h b/components/soc/esp32c6/include/soc/lp_uart_struct.h
new file mode 100644
index 0000000000..dfe2da6e3e
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/lp_uart_struct.h
@@ -0,0 +1,1127 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: FIFO Configuration */
+/** Type of fifo register
+ *  FIFO data register
+ */
+typedef union {
+    struct {
+        /** rxfifo_rd_byte : RO; bitpos: [7:0]; default: 0;
+         *  UART $n accesses FIFO via this register.
+         */
+        uint32_t rxfifo_rd_byte:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} lp_uart_fifo_reg_t;
+
+/** Type of mem_conf register
+ *  UART memory power configuration
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:25;
+        /** mem_force_pd : R/W; bitpos: [25]; default: 0;
+         *  Set this bit to force power down UART memory.
+         */
+        uint32_t mem_force_pd:1;
+        /** mem_force_pu : R/W; bitpos: [26]; default: 0;
+         *  Set this bit to force power up UART memory.
+         */
+        uint32_t mem_force_pu:1;
+        uint32_t reserved_27:5;
+    };
+    uint32_t val;
+} lp_uart_mem_conf_reg_t;
+
+/** Type of tout_conf_sync register
+ *  UART threshold and allocation configuration
+ */
+typedef union {
+    struct {
+        /** rx_tout_en : R/W; bitpos: [0]; default: 0;
+         *  This is the enble bit for uart receiver's timeout function.
+         */
+        uint32_t rx_tout_en:1;
+        /** rx_tout_flow_dis : R/W; bitpos: [1]; default: 0;
+         *  Set this bit to stop accumulating idle_cnt when hardware flow control works.
+         */
+        uint32_t rx_tout_flow_dis:1;
+        /** rx_tout_thrhd : R/W; bitpos: [11:2]; default: 10;
+         *  This register is used to configure the threshold time that receiver takes to
+         *  receive one byte. The rxfifo_tout_int interrupt will be trigger when the receiver
+         *  takes more time to receive one byte with rx_tout_en set to 1.
+         */
+        uint32_t rx_tout_thrhd:10;
+        uint32_t reserved_12:20;
+    };
+    uint32_t val;
+} lp_uart_tout_conf_sync_reg_t;
+
+
+/** Group: Interrupt Register */
+/** Type of int_raw register
+ *  Raw interrupt status
+ */
+typedef union {
+    struct {
+        /** rxfifo_full_int_raw : R/WTC/SS; bitpos: [0]; default: 0;
+         *  This interrupt raw bit turns to high level when receiver receives more data than
+         *  what rxfifo_full_thrhd specifies.
+         */
+        uint32_t rxfifo_full_int_raw:1;
+        /** txfifo_empty_int_raw : R/WTC/SS; bitpos: [1]; default: 1;
+         *  This interrupt raw bit turns to high level when the amount of data in Tx-FIFO is
+         *  less than what txfifo_empty_thrhd specifies .
+         */
+        uint32_t txfifo_empty_int_raw:1;
+        /** parity_err_int_raw : R/WTC/SS; bitpos: [2]; default: 0;
+         *  This interrupt raw bit turns to high level when receiver detects a parity error in
+         *  the data.
+         */
+        uint32_t parity_err_int_raw:1;
+        /** frm_err_int_raw : R/WTC/SS; bitpos: [3]; default: 0;
+         *  This interrupt raw bit turns to high level when receiver detects a data frame error
+         *  .
+         */
+        uint32_t frm_err_int_raw:1;
+        /** rxfifo_ovf_int_raw : R/WTC/SS; bitpos: [4]; default: 0;
+         *  This interrupt raw bit turns to high level when receiver receives more data than
+         *  the FIFO can store.
+         */
+        uint32_t rxfifo_ovf_int_raw:1;
+        /** dsr_chg_int_raw : R/WTC/SS; bitpos: [5]; default: 0;
+         *  This interrupt raw bit turns to high level when receiver detects the edge change of
+         *  DSRn signal.
+         */
+        uint32_t dsr_chg_int_raw:1;
+        /** cts_chg_int_raw : R/WTC/SS; bitpos: [6]; default: 0;
+         *  This interrupt raw bit turns to high level when receiver detects the edge change of
+         *  CTSn signal.
+         */
+        uint32_t cts_chg_int_raw:1;
+        /** brk_det_int_raw : R/WTC/SS; bitpos: [7]; default: 0;
+         *  This interrupt raw bit turns to high level when receiver detects a 0 after the stop
+         *  bit.
+         */
+        uint32_t brk_det_int_raw:1;
+        /** rxfifo_tout_int_raw : R/WTC/SS; bitpos: [8]; default: 0;
+         *  This interrupt raw bit turns to high level when receiver takes more time than
+         *  rx_tout_thrhd to receive a byte.
+         */
+        uint32_t rxfifo_tout_int_raw:1;
+        /** sw_xon_int_raw : R/WTC/SS; bitpos: [9]; default: 0;
+         *  This interrupt raw bit turns to high level when receiver recevies Xon char when
+         *  uart_sw_flow_con_en is set to 1.
+         */
+        uint32_t sw_xon_int_raw:1;
+        /** sw_xoff_int_raw : R/WTC/SS; bitpos: [10]; default: 0;
+         *  This interrupt raw bit turns to high level when receiver receives Xoff char when
+         *  uart_sw_flow_con_en is set to 1.
+         */
+        uint32_t sw_xoff_int_raw:1;
+        /** glitch_det_int_raw : R/WTC/SS; bitpos: [11]; default: 0;
+         *  This interrupt raw bit turns to high level when receiver detects a glitch in the
+         *  middle of a start bit.
+         */
+        uint32_t glitch_det_int_raw:1;
+        /** tx_brk_done_int_raw : R/WTC/SS; bitpos: [12]; default: 0;
+         *  This interrupt raw bit turns to high level when transmitter completes  sending
+         *  NULL characters after all data in Tx-FIFO are sent.
+         */
+        uint32_t tx_brk_done_int_raw:1;
+        /** tx_brk_idle_done_int_raw : R/WTC/SS; bitpos: [13]; default: 0;
+         *  This interrupt raw bit turns to high level when transmitter has kept the shortest
+         *  duration after sending the  last data.
+         */
+        uint32_t tx_brk_idle_done_int_raw:1;
+        /** tx_done_int_raw : R/WTC/SS; bitpos: [14]; default: 0;
+         *  This interrupt raw bit turns to high level when transmitter has send out all data
+         *  in FIFO.
+         */
+        uint32_t tx_done_int_raw:1;
+        uint32_t reserved_15:3;
+        /** at_cmd_char_det_int_raw : R/WTC/SS; bitpos: [18]; default: 0;
+         *  This interrupt raw bit turns to high level when receiver detects the configured
+         *  at_cmd char.
+         */
+        uint32_t at_cmd_char_det_int_raw:1;
+        /** wakeup_int_raw : R/WTC/SS; bitpos: [19]; default: 0;
+         *  This interrupt raw bit turns to high level when input rxd edge changes more times
+         *  than what reg_active_threshold specifies in light sleeping mode.
+         */
+        uint32_t wakeup_int_raw:1;
+        uint32_t reserved_20:12;
+    };
+    uint32_t val;
+} lp_uart_int_raw_reg_t;
+
+/** Type of int_st register
+ *  Masked interrupt status
+ */
+typedef union {
+    struct {
+        /** rxfifo_full_int_st : RO; bitpos: [0]; default: 0;
+         *  This is the status bit for rxfifo_full_int_raw when rxfifo_full_int_ena is set to 1.
+         */
+        uint32_t rxfifo_full_int_st:1;
+        /** txfifo_empty_int_st : RO; bitpos: [1]; default: 0;
+         *  This is the status bit for  txfifo_empty_int_raw  when txfifo_empty_int_ena is set
+         *  to 1.
+         */
+        uint32_t txfifo_empty_int_st:1;
+        /** parity_err_int_st : RO; bitpos: [2]; default: 0;
+         *  This is the status bit for parity_err_int_raw when parity_err_int_ena is set to 1.
+         */
+        uint32_t parity_err_int_st:1;
+        /** frm_err_int_st : RO; bitpos: [3]; default: 0;
+         *  This is the status bit for frm_err_int_raw when frm_err_int_ena is set to 1.
+         */
+        uint32_t frm_err_int_st:1;
+        /** rxfifo_ovf_int_st : RO; bitpos: [4]; default: 0;
+         *  This is the status bit for rxfifo_ovf_int_raw when rxfifo_ovf_int_ena is set to 1.
+         */
+        uint32_t rxfifo_ovf_int_st:1;
+        /** dsr_chg_int_st : RO; bitpos: [5]; default: 0;
+         *  This is the status bit for dsr_chg_int_raw when dsr_chg_int_ena is set to 1.
+         */
+        uint32_t dsr_chg_int_st:1;
+        /** cts_chg_int_st : RO; bitpos: [6]; default: 0;
+         *  This is the status bit for cts_chg_int_raw when cts_chg_int_ena is set to 1.
+         */
+        uint32_t cts_chg_int_st:1;
+        /** brk_det_int_st : RO; bitpos: [7]; default: 0;
+         *  This is the status bit for brk_det_int_raw when brk_det_int_ena is set to 1.
+         */
+        uint32_t brk_det_int_st:1;
+        /** rxfifo_tout_int_st : RO; bitpos: [8]; default: 0;
+         *  This is the status bit for rxfifo_tout_int_raw when rxfifo_tout_int_ena is set to 1.
+         */
+        uint32_t rxfifo_tout_int_st:1;
+        /** sw_xon_int_st : RO; bitpos: [9]; default: 0;
+         *  This is the status bit for sw_xon_int_raw when sw_xon_int_ena is set to 1.
+         */
+        uint32_t sw_xon_int_st:1;
+        /** sw_xoff_int_st : RO; bitpos: [10]; default: 0;
+         *  This is the status bit for sw_xoff_int_raw when sw_xoff_int_ena is set to 1.
+         */
+        uint32_t sw_xoff_int_st:1;
+        /** glitch_det_int_st : RO; bitpos: [11]; default: 0;
+         *  This is the status bit for glitch_det_int_raw when glitch_det_int_ena is set to 1.
+         */
+        uint32_t glitch_det_int_st:1;
+        /** tx_brk_done_int_st : RO; bitpos: [12]; default: 0;
+         *  This is the status bit for tx_brk_done_int_raw when tx_brk_done_int_ena is set to 1.
+         */
+        uint32_t tx_brk_done_int_st:1;
+        /** tx_brk_idle_done_int_st : RO; bitpos: [13]; default: 0;
+         *  This is the stauts bit for tx_brk_idle_done_int_raw when tx_brk_idle_done_int_ena
+         *  is set to 1.
+         */
+        uint32_t tx_brk_idle_done_int_st:1;
+        /** tx_done_int_st : RO; bitpos: [14]; default: 0;
+         *  This is the status bit for tx_done_int_raw when tx_done_int_ena is set to 1.
+         */
+        uint32_t tx_done_int_st:1;
+        uint32_t reserved_15:3;
+        /** at_cmd_char_det_int_st : RO; bitpos: [18]; default: 0;
+         *  This is the status bit for at_cmd_det_int_raw when at_cmd_char_det_int_ena is set
+         *  to 1.
+         */
+        uint32_t at_cmd_char_det_int_st:1;
+        /** wakeup_int_st : RO; bitpos: [19]; default: 0;
+         *  This is the status bit for uart_wakeup_int_raw when uart_wakeup_int_ena is set to 1.
+         */
+        uint32_t wakeup_int_st:1;
+        uint32_t reserved_20:12;
+    };
+    uint32_t val;
+} lp_uart_int_st_reg_t;
+
+/** Type of int_ena register
+ *  Interrupt enable bits
+ */
+typedef union {
+    struct {
+        /** rxfifo_full_int_ena : R/W; bitpos: [0]; default: 0;
+         *  This is the enable bit for rxfifo_full_int_st register.
+         */
+        uint32_t rxfifo_full_int_ena:1;
+        /** txfifo_empty_int_ena : R/W; bitpos: [1]; default: 0;
+         *  This is the enable bit for txfifo_empty_int_st register.
+         */
+        uint32_t txfifo_empty_int_ena:1;
+        /** parity_err_int_ena : R/W; bitpos: [2]; default: 0;
+         *  This is the enable bit for parity_err_int_st register.
+         */
+        uint32_t parity_err_int_ena:1;
+        /** frm_err_int_ena : R/W; bitpos: [3]; default: 0;
+         *  This is the enable bit for frm_err_int_st register.
+         */
+        uint32_t frm_err_int_ena:1;
+        /** rxfifo_ovf_int_ena : R/W; bitpos: [4]; default: 0;
+         *  This is the enable bit for rxfifo_ovf_int_st register.
+         */
+        uint32_t rxfifo_ovf_int_ena:1;
+        /** dsr_chg_int_ena : R/W; bitpos: [5]; default: 0;
+         *  This is the enable bit for dsr_chg_int_st register.
+         */
+        uint32_t dsr_chg_int_ena:1;
+        /** cts_chg_int_ena : R/W; bitpos: [6]; default: 0;
+         *  This is the enable bit for cts_chg_int_st register.
+         */
+        uint32_t cts_chg_int_ena:1;
+        /** brk_det_int_ena : R/W; bitpos: [7]; default: 0;
+         *  This is the enable bit for brk_det_int_st register.
+         */
+        uint32_t brk_det_int_ena:1;
+        /** rxfifo_tout_int_ena : R/W; bitpos: [8]; default: 0;
+         *  This is the enable bit for rxfifo_tout_int_st register.
+         */
+        uint32_t rxfifo_tout_int_ena:1;
+        /** sw_xon_int_ena : R/W; bitpos: [9]; default: 0;
+         *  This is the enable bit for sw_xon_int_st register.
+         */
+        uint32_t sw_xon_int_ena:1;
+        /** sw_xoff_int_ena : R/W; bitpos: [10]; default: 0;
+         *  This is the enable bit for sw_xoff_int_st register.
+         */
+        uint32_t sw_xoff_int_ena:1;
+        /** glitch_det_int_ena : R/W; bitpos: [11]; default: 0;
+         *  This is the enable bit for glitch_det_int_st register.
+         */
+        uint32_t glitch_det_int_ena:1;
+        /** tx_brk_done_int_ena : R/W; bitpos: [12]; default: 0;
+         *  This is the enable bit for tx_brk_done_int_st register.
+         */
+        uint32_t tx_brk_done_int_ena:1;
+        /** tx_brk_idle_done_int_ena : R/W; bitpos: [13]; default: 0;
+         *  This is the enable bit for tx_brk_idle_done_int_st register.
+         */
+        uint32_t tx_brk_idle_done_int_ena:1;
+        /** tx_done_int_ena : R/W; bitpos: [14]; default: 0;
+         *  This is the enable bit for tx_done_int_st register.
+         */
+        uint32_t tx_done_int_ena:1;
+        uint32_t reserved_15:3;
+        /** at_cmd_char_det_int_ena : R/W; bitpos: [18]; default: 0;
+         *  This is the enable bit for at_cmd_char_det_int_st register.
+         */
+        uint32_t at_cmd_char_det_int_ena:1;
+        /** wakeup_int_ena : R/W; bitpos: [19]; default: 0;
+         *  This is the enable bit for uart_wakeup_int_st register.
+         */
+        uint32_t wakeup_int_ena:1;
+        uint32_t reserved_20:12;
+    };
+    uint32_t val;
+} lp_uart_int_ena_reg_t;
+
+/** Type of int_clr register
+ *  Interrupt clear bits
+ */
+typedef union {
+    struct {
+        /** rxfifo_full_int_clr : WT; bitpos: [0]; default: 0;
+         *  Set this bit to clear the rxfifo_full_int_raw interrupt.
+         */
+        uint32_t rxfifo_full_int_clr:1;
+        /** txfifo_empty_int_clr : WT; bitpos: [1]; default: 0;
+         *  Set this bit to clear txfifo_empty_int_raw interrupt.
+         */
+        uint32_t txfifo_empty_int_clr:1;
+        /** parity_err_int_clr : WT; bitpos: [2]; default: 0;
+         *  Set this bit to clear parity_err_int_raw interrupt.
+         */
+        uint32_t parity_err_int_clr:1;
+        /** frm_err_int_clr : WT; bitpos: [3]; default: 0;
+         *  Set this bit to clear frm_err_int_raw interrupt.
+         */
+        uint32_t frm_err_int_clr:1;
+        /** rxfifo_ovf_int_clr : WT; bitpos: [4]; default: 0;
+         *  Set this bit to clear rxfifo_ovf_int_raw interrupt.
+         */
+        uint32_t rxfifo_ovf_int_clr:1;
+        /** dsr_chg_int_clr : WT; bitpos: [5]; default: 0;
+         *  Set this bit to clear the dsr_chg_int_raw interrupt.
+         */
+        uint32_t dsr_chg_int_clr:1;
+        /** cts_chg_int_clr : WT; bitpos: [6]; default: 0;
+         *  Set this bit to clear the cts_chg_int_raw interrupt.
+         */
+        uint32_t cts_chg_int_clr:1;
+        /** brk_det_int_clr : WT; bitpos: [7]; default: 0;
+         *  Set this bit to clear the brk_det_int_raw interrupt.
+         */
+        uint32_t brk_det_int_clr:1;
+        /** rxfifo_tout_int_clr : WT; bitpos: [8]; default: 0;
+         *  Set this bit to clear the rxfifo_tout_int_raw interrupt.
+         */
+        uint32_t rxfifo_tout_int_clr:1;
+        /** sw_xon_int_clr : WT; bitpos: [9]; default: 0;
+         *  Set this bit to clear the sw_xon_int_raw interrupt.
+         */
+        uint32_t sw_xon_int_clr:1;
+        /** sw_xoff_int_clr : WT; bitpos: [10]; default: 0;
+         *  Set this bit to clear the sw_xoff_int_raw interrupt.
+         */
+        uint32_t sw_xoff_int_clr:1;
+        /** glitch_det_int_clr : WT; bitpos: [11]; default: 0;
+         *  Set this bit to clear the glitch_det_int_raw interrupt.
+         */
+        uint32_t glitch_det_int_clr:1;
+        /** tx_brk_done_int_clr : WT; bitpos: [12]; default: 0;
+         *  Set this bit to clear the tx_brk_done_int_raw interrupt..
+         */
+        uint32_t tx_brk_done_int_clr:1;
+        /** tx_brk_idle_done_int_clr : WT; bitpos: [13]; default: 0;
+         *  Set this bit to clear the tx_brk_idle_done_int_raw interrupt.
+         */
+        uint32_t tx_brk_idle_done_int_clr:1;
+        /** tx_done_int_clr : WT; bitpos: [14]; default: 0;
+         *  Set this bit to clear the tx_done_int_raw interrupt.
+         */
+        uint32_t tx_done_int_clr:1;
+        uint32_t reserved_15:3;
+        /** at_cmd_char_det_int_clr : WT; bitpos: [18]; default: 0;
+         *  Set this bit to clear the at_cmd_char_det_int_raw interrupt.
+         */
+        uint32_t at_cmd_char_det_int_clr:1;
+        /** wakeup_int_clr : WT; bitpos: [19]; default: 0;
+         *  Set this bit to clear the uart_wakeup_int_raw interrupt.
+         */
+        uint32_t wakeup_int_clr:1;
+        uint32_t reserved_20:12;
+    };
+    uint32_t val;
+} lp_uart_int_clr_reg_t;
+
+
+/** Group: Configuration Register */
+/** Type of clkdiv_sync register
+ *  Clock divider configuration
+ */
+typedef union {
+    struct {
+        /** clkdiv : R/W; bitpos: [11:0]; default: 694;
+         *  The integral part of the frequency divider factor.
+         */
+        uint32_t clkdiv:12;
+        uint32_t reserved_12:8;
+        /** clkdiv_frag : R/W; bitpos: [23:20]; default: 0;
+         *  The decimal part of the frequency divider factor.
+         */
+        uint32_t clkdiv_frag:4;
+        uint32_t reserved_24:8;
+    };
+    uint32_t val;
+} lp_uart_clkdiv_sync_reg_t;
+
+/** Type of rx_filt register
+ *  Rx Filter configuration
+ */
+typedef union {
+    struct {
+        /** glitch_filt : R/W; bitpos: [7:0]; default: 8;
+         *  when input pulse width is lower than this value the pulse is ignored.
+         */
+        uint32_t glitch_filt:8;
+        /** glitch_filt_en : R/W; bitpos: [8]; default: 0;
+         *  Set this bit to enable Rx signal filter.
+         */
+        uint32_t glitch_filt_en:1;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} lp_uart_rx_filt_reg_t;
+
+/** Type of conf0_sync register
+ *  Configuration register 0
+ */
+typedef union {
+    struct {
+        /** parity : R/W; bitpos: [0]; default: 0;
+         *  This register is used to configure the parity check mode.
+         */
+        uint32_t parity:1;
+        /** parity_en : R/W; bitpos: [1]; default: 0;
+         *  Set this bit to enable uart parity check.
+         */
+        uint32_t parity_en:1;
+        /** bit_num : R/W; bitpos: [3:2]; default: 3;
+         *  This register is used to set the length of data.
+         */
+        uint32_t bit_num:2;
+        /** stop_bit_num : R/W; bitpos: [5:4]; default: 1;
+         *  This register is used to set the length of  stop bit.
+         */
+        uint32_t stop_bit_num:2;
+        /** txd_brk : R/W; bitpos: [6]; default: 0;
+         *  Set this bit to enbale transmitter to  send NULL when the process of sending data
+         *  is done.
+         */
+        uint32_t txd_brk:1;
+        uint32_t reserved_7:5;
+        /** loopback : R/W; bitpos: [12]; default: 0;
+         *  Set this bit to enable uart loopback test mode.
+         */
+        uint32_t loopback:1;
+        /** tx_flow_en : R/W; bitpos: [13]; default: 0;
+         *  Set this bit to enable flow control function for transmitter.
+         */
+        uint32_t tx_flow_en:1;
+        uint32_t reserved_14:1;
+        /** rxd_inv : R/W; bitpos: [15]; default: 0;
+         *  Set this bit to inverse the level value of uart rxd signal.
+         */
+        uint32_t rxd_inv:1;
+        /** txd_inv : R/W; bitpos: [16]; default: 0;
+         *  Set this bit to inverse the level value of uart txd signal.
+         */
+        uint32_t txd_inv:1;
+        /** dis_rx_dat_ovf : R/W; bitpos: [17]; default: 0;
+         *  Disable UART Rx data overflow detect.
+         */
+        uint32_t dis_rx_dat_ovf:1;
+        /** err_wr_mask : R/W; bitpos: [18]; default: 0;
+         *  1'h1: Receiver stops storing data into FIFO when data is wrong. 1'h0: Receiver
+         *  stores the data even if the  received data is wrong.
+         */
+        uint32_t err_wr_mask:1;
+        uint32_t reserved_19:1;
+        /** mem_clk_en : R/W; bitpos: [20]; default: 1;
+         *  UART memory clock gate enable signal.
+         */
+        uint32_t mem_clk_en:1;
+        /** sw_rts : R/W; bitpos: [21]; default: 0;
+         *  This register is used to configure the software rts signal which is used in
+         *  software flow control.
+         */
+        uint32_t sw_rts:1;
+        /** rxfifo_rst : R/W; bitpos: [22]; default: 0;
+         *  Set this bit to reset the uart receive-FIFO.
+         */
+        uint32_t rxfifo_rst:1;
+        /** txfifo_rst : R/W; bitpos: [23]; default: 0;
+         *  Set this bit to reset the uart transmit-FIFO.
+         */
+        uint32_t txfifo_rst:1;
+        uint32_t reserved_24:8;
+    };
+    uint32_t val;
+} lp_uart_conf0_sync_reg_t;
+
+/** Type of conf1 register
+ *  Configuration register 1
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:3;
+        /** rxfifo_full_thrhd : R/W; bitpos: [7:3]; default: 12;
+         *  It will produce rxfifo_full_int interrupt when receiver receives more data than
+         *  this register value.
+         */
+        uint32_t rxfifo_full_thrhd:5;
+        uint32_t reserved_8:3;
+        /** txfifo_empty_thrhd : R/W; bitpos: [15:11]; default: 12;
+         *  It will produce txfifo_empty_int interrupt when the data amount in Tx-FIFO is less
+         *  than this register value.
+         */
+        uint32_t txfifo_empty_thrhd:5;
+        /** cts_inv : R/W; bitpos: [16]; default: 0;
+         *  Set this bit to inverse the level value of uart cts signal.
+         */
+        uint32_t cts_inv:1;
+        /** dsr_inv : R/W; bitpos: [17]; default: 0;
+         *  Set this bit to inverse the level value of uart dsr signal.
+         */
+        uint32_t dsr_inv:1;
+        /** rts_inv : R/W; bitpos: [18]; default: 0;
+         *  Set this bit to inverse the level value of uart rts signal.
+         */
+        uint32_t rts_inv:1;
+        /** dtr_inv : R/W; bitpos: [19]; default: 0;
+         *  Set this bit to inverse the level value of uart dtr signal.
+         */
+        uint32_t dtr_inv:1;
+        /** sw_dtr : R/W; bitpos: [20]; default: 0;
+         *  This register is used to configure the software dtr signal which is used in
+         *  software flow control.
+         */
+        uint32_t sw_dtr:1;
+        /** clk_en : R/W; bitpos: [21]; default: 0;
+         *  1'h1: Force clock on for register. 1'h0: Support clock only when application writes
+         *  registers.
+         */
+        uint32_t clk_en:1;
+        uint32_t reserved_22:10;
+    };
+    uint32_t val;
+} lp_uart_conf1_reg_t;
+
+/** Type of hwfc_conf_sync register
+ *  Hardware flow-control configuration
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:3;
+        /** rx_flow_thrhd : R/W; bitpos: [7:3]; default: 0;
+         *  This register is used to configure the maximum amount of data that can be received
+         *  when hardware flow control works.
+         */
+        uint32_t rx_flow_thrhd:5;
+        /** rx_flow_en : R/W; bitpos: [8]; default: 0;
+         *  This is the flow enable bit for UART receiver.
+         */
+        uint32_t rx_flow_en:1;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} lp_uart_hwfc_conf_sync_reg_t;
+
+/** Type of sleep_conf0 register
+ *  UART sleep configure register 0
+ */
+typedef union {
+    struct {
+        /** wk_char1 : R/W; bitpos: [7:0]; default: 0;
+         *  This register restores the specified wake up char1 to wake up
+         */
+        uint32_t wk_char1:8;
+        /** wk_char2 : R/W; bitpos: [15:8]; default: 0;
+         *  This register restores the specified wake up char2 to wake up
+         */
+        uint32_t wk_char2:8;
+        /** wk_char3 : R/W; bitpos: [23:16]; default: 0;
+         *  This register restores the specified wake up char3 to wake up
+         */
+        uint32_t wk_char3:8;
+        /** wk_char4 : R/W; bitpos: [31:24]; default: 0;
+         *  This register restores the specified wake up char4 to wake up
+         */
+        uint32_t wk_char4:8;
+    };
+    uint32_t val;
+} lp_uart_sleep_conf0_reg_t;
+
+/** Type of sleep_conf1 register
+ *  UART sleep configure register 1
+ */
+typedef union {
+    struct {
+        /** wk_char0 : R/W; bitpos: [7:0]; default: 0;
+         *  This register restores the specified char0 to wake up
+         */
+        uint32_t wk_char0:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} lp_uart_sleep_conf1_reg_t;
+
+/** Type of sleep_conf2 register
+ *  UART sleep configure register 2
+ */
+typedef union {
+    struct {
+        /** active_threshold : R/W; bitpos: [9:0]; default: 240;
+         *  The uart is activated from light sleeping mode when the input rxd edge changes more
+         *  times than this register value.
+         */
+        uint32_t active_threshold:10;
+        uint32_t reserved_10:3;
+        /** rx_wake_up_thrhd : R/W; bitpos: [17:13]; default: 1;
+         *  In wake up mode 1 this field is used to set the received data number threshold to
+         *  wake up chip.
+         */
+        uint32_t rx_wake_up_thrhd:5;
+        /** wk_char_num : R/W; bitpos: [20:18]; default: 5;
+         *  This register is used to select number of wake up char.
+         */
+        uint32_t wk_char_num:3;
+        /** wk_char_mask : R/W; bitpos: [25:21]; default: 0;
+         *  This register is used to mask  wake up char.
+         */
+        uint32_t wk_char_mask:5;
+        /** wk_mode_sel : R/W; bitpos: [27:26]; default: 0;
+         *  This register is used to select wake up mode. 0: RXD toggling to wake up. 1:
+         *  received data number larger than
+         */
+        uint32_t wk_mode_sel:2;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} lp_uart_sleep_conf2_reg_t;
+
+/** Type of swfc_conf0_sync register
+ *  Software flow-control character configuration
+ */
+typedef union {
+    struct {
+        /** xon_char : R/W; bitpos: [7:0]; default: 17;
+         *  This register stores the Xon flow control char.
+         */
+        uint32_t xon_char:8;
+        /** xoff_char : R/W; bitpos: [15:8]; default: 19;
+         *  This register stores the Xoff flow control char.
+         */
+        uint32_t xoff_char:8;
+        /** xon_xoff_still_send : R/W; bitpos: [16]; default: 0;
+         *  In software flow control mode, UART Tx is disabled once UART Rx receives XOFF. In
+         *  this status, UART Tx can not transmit XOFF even the received data number is larger
+         *  than UART_XOFF_THRESHOLD. Set this bit to enable UART Tx can transmit XON/XOFF when
+         *  UART Tx is disabled.
+         */
+        uint32_t xon_xoff_still_send:1;
+        /** sw_flow_con_en : R/W; bitpos: [17]; default: 0;
+         *  Set this bit to enable software flow control. It is used with register sw_xon or
+         *  sw_xoff.
+         */
+        uint32_t sw_flow_con_en:1;
+        /** xonoff_del : R/W; bitpos: [18]; default: 0;
+         *  Set this bit to remove flow control char from the received data.
+         */
+        uint32_t xonoff_del:1;
+        /** force_xon : R/W; bitpos: [19]; default: 0;
+         *  Set this bit to enable the transmitter to go on sending data.
+         */
+        uint32_t force_xon:1;
+        /** force_xoff : R/W; bitpos: [20]; default: 0;
+         *  Set this bit to stop the  transmitter from sending data.
+         */
+        uint32_t force_xoff:1;
+        /** send_xon : R/W/SS/SC; bitpos: [21]; default: 0;
+         *  Set this bit to send Xon char. It is cleared by hardware automatically.
+         */
+        uint32_t send_xon:1;
+        /** send_xoff : R/W/SS/SC; bitpos: [22]; default: 0;
+         *  Set this bit to send Xoff char. It is cleared by hardware automatically.
+         */
+        uint32_t send_xoff:1;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} lp_uart_swfc_conf0_sync_reg_t;
+
+/** Type of swfc_conf1 register
+ *  Software flow-control character configuration
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:3;
+        /** xon_threshold : R/W; bitpos: [7:3]; default: 0;
+         *  When the data amount in Rx-FIFO is less than this register value with
+         *  uart_sw_flow_con_en set to 1  it will send a Xon char.
+         */
+        uint32_t xon_threshold:5;
+        uint32_t reserved_8:3;
+        /** xoff_threshold : R/W; bitpos: [15:11]; default: 12;
+         *  When the data amount in Rx-FIFO is more than this register value with
+         *  uart_sw_flow_con_en set to 1  it will send a Xoff char.
+         */
+        uint32_t xoff_threshold:5;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} lp_uart_swfc_conf1_reg_t;
+
+/** Type of txbrk_conf_sync register
+ *  Tx Break character configuration
+ */
+typedef union {
+    struct {
+        /** tx_brk_num : R/W; bitpos: [7:0]; default: 10;
+         *  This register is used to configure the number of 0 to be sent after the process of
+         *  sending data is done. It is active when txd_brk is set to 1.
+         */
+        uint32_t tx_brk_num:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} lp_uart_txbrk_conf_sync_reg_t;
+
+/** Type of idle_conf_sync register
+ *  Frame-end idle configuration
+ */
+typedef union {
+    struct {
+        /** rx_idle_thrhd : R/W; bitpos: [9:0]; default: 256;
+         *  It will produce frame end signal when receiver takes more time to receive one byte
+         *  data than this register value.
+         */
+        uint32_t rx_idle_thrhd:10;
+        /** tx_idle_num : R/W; bitpos: [19:10]; default: 256;
+         *  This register is used to configure the duration time between transfers.
+         */
+        uint32_t tx_idle_num:10;
+        uint32_t reserved_20:12;
+    };
+    uint32_t val;
+} lp_uart_idle_conf_sync_reg_t;
+
+/** Type of rs485_conf_sync register
+ *  RS485 mode configuration
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:1;
+        /** dl0_en : R/W; bitpos: [1]; default: 0;
+         *  Set this bit to delay the stop bit by 1 bit.
+         */
+        uint32_t dl0_en:1;
+        /** dl1_en : R/W; bitpos: [2]; default: 0;
+         *  Set this bit to delay the stop bit by 1 bit.
+         */
+        uint32_t dl1_en:1;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} lp_uart_rs485_conf_sync_reg_t;
+
+/** Type of clk_conf register
+ *  UART core clock configuration
+ */
+typedef union {
+    struct {
+        /** sclk_div_b : R/W; bitpos: [5:0]; default: 0;
+         *  The  denominator of the frequency divider factor.
+         */
+        uint32_t sclk_div_b:6;
+        /** sclk_div_a : R/W; bitpos: [11:6]; default: 0;
+         *  The numerator of the frequency divider factor.
+         */
+        uint32_t sclk_div_a:6;
+        /** sclk_div_num : R/W; bitpos: [19:12]; default: 1;
+         *  The integral part of the frequency divider factor.
+         */
+        uint32_t sclk_div_num:8;
+        /** sclk_sel : R/W; bitpos: [21:20]; default: 3;
+         *  UART clock source select. 1: 80Mhz.  2: 8Mhz.  3: XTAL.
+         */
+        uint32_t sclk_sel:2;
+        /** sclk_en : R/W; bitpos: [22]; default: 1;
+         *  Set this bit to enable UART Tx/Rx clock.
+         */
+        uint32_t sclk_en:1;
+        /** rst_core : R/W; bitpos: [23]; default: 0;
+         *  Write 1 then write 0 to this bit to reset UART Tx/Rx.
+         */
+        uint32_t rst_core:1;
+        /** tx_sclk_en : R/W; bitpos: [24]; default: 1;
+         *  Set this bit to enable UART Tx clock.
+         */
+        uint32_t tx_sclk_en:1;
+        /** rx_sclk_en : R/W; bitpos: [25]; default: 1;
+         *  Set this bit to enable UART Rx clock.
+         */
+        uint32_t rx_sclk_en:1;
+        /** tx_rst_core : R/W; bitpos: [26]; default: 0;
+         *  Write 1 then write 0 to this bit to reset UART Tx.
+         */
+        uint32_t tx_rst_core:1;
+        /** rx_rst_core : R/W; bitpos: [27]; default: 0;
+         *  Write 1 then write 0 to this bit to reset UART Rx.
+         */
+        uint32_t rx_rst_core:1;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} lp_uart_clk_conf_reg_t;
+
+
+/** Group: Status Register */
+/** Type of status register
+ *  UART status register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:3;
+        /** rxfifo_cnt : RO; bitpos: [7:3]; default: 0;
+         *  Stores the byte number of valid data in Rx-FIFO.
+         */
+        uint32_t rxfifo_cnt:5;
+        uint32_t reserved_8:5;
+        /** dsrn : RO; bitpos: [13]; default: 0;
+         *  The register represent the level value of the internal uart dsr signal.
+         */
+        uint32_t dsrn:1;
+        /** ctsn : RO; bitpos: [14]; default: 1;
+         *  This register represent the level value of the internal uart cts signal.
+         */
+        uint32_t ctsn:1;
+        /** rxd : RO; bitpos: [15]; default: 1;
+         *  This register represent the  level value of the internal uart rxd signal.
+         */
+        uint32_t rxd:1;
+        uint32_t reserved_16:3;
+        /** txfifo_cnt : RO; bitpos: [23:19]; default: 0;
+         *  Stores the byte number of data in Tx-FIFO.
+         */
+        uint32_t txfifo_cnt:5;
+        uint32_t reserved_24:5;
+        /** dtrn : RO; bitpos: [29]; default: 1;
+         *  This bit represents the level of the internal uart dtr signal.
+         */
+        uint32_t dtrn:1;
+        /** rtsn : RO; bitpos: [30]; default: 1;
+         *  This bit represents the level of the internal uart rts signal.
+         */
+        uint32_t rtsn:1;
+        /** txd : RO; bitpos: [31]; default: 1;
+         *  This bit represents the  level of the internal uart txd signal.
+         */
+        uint32_t txd:1;
+    };
+    uint32_t val;
+} lp_uart_status_reg_t;
+
+/** Type of mem_tx_status register
+ *  Tx-SRAM write and read offset address.
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:3;
+        /** tx_sram_waddr : RO; bitpos: [7:3]; default: 0;
+         *  This register stores the offset write address in Tx-SRAM.
+         */
+        uint32_t tx_sram_waddr:5;
+        uint32_t reserved_8:4;
+        /** tx_sram_raddr : RO; bitpos: [16:12]; default: 0;
+         *  This register stores the offset read address in Tx-SRAM.
+         */
+        uint32_t tx_sram_raddr:5;
+        uint32_t reserved_17:15;
+    };
+    uint32_t val;
+} lp_uart_mem_tx_status_reg_t;
+
+/** Type of mem_rx_status register
+ *  Rx-SRAM write and read offset address.
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:3;
+        /** rx_sram_raddr : RO; bitpos: [7:3]; default: 16;
+         *  This register stores the offset read address in RX-SRAM.
+         */
+        uint32_t rx_sram_raddr:5;
+        uint32_t reserved_8:4;
+        /** rx_sram_waddr : RO; bitpos: [16:12]; default: 16;
+         *  This register stores the offset write address in Rx-SRAM.
+         */
+        uint32_t rx_sram_waddr:5;
+        uint32_t reserved_17:15;
+    };
+    uint32_t val;
+} lp_uart_mem_rx_status_reg_t;
+
+/** Type of fsm_status register
+ *  UART transmit and receive status.
+ */
+typedef union {
+    struct {
+        /** st_urx_out : RO; bitpos: [3:0]; default: 0;
+         *  This is the status register of receiver.
+         */
+        uint32_t st_urx_out:4;
+        /** st_utx_out : RO; bitpos: [7:4]; default: 0;
+         *  This is the status register of transmitter.
+         */
+        uint32_t st_utx_out:4;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} lp_uart_fsm_status_reg_t;
+
+/** Type of afifo_status register
+ *  UART AFIFO Status
+ */
+typedef union {
+    struct {
+        /** tx_afifo_full : RO; bitpos: [0]; default: 0;
+         *  Full signal of APB TX AFIFO.
+         */
+        uint32_t tx_afifo_full:1;
+        /** tx_afifo_empty : RO; bitpos: [1]; default: 1;
+         *  Empty signal of APB TX AFIFO.
+         */
+        uint32_t tx_afifo_empty:1;
+        /** rx_afifo_full : RO; bitpos: [2]; default: 0;
+         *  Full signal of APB RX AFIFO.
+         */
+        uint32_t rx_afifo_full:1;
+        /** rx_afifo_empty : RO; bitpos: [3]; default: 1;
+         *  Empty signal of APB RX AFIFO.
+         */
+        uint32_t rx_afifo_empty:1;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} lp_uart_afifo_status_reg_t;
+
+
+/** Group: AT Escape Sequence Selection Configuration */
+/** Type of at_cmd_precnt_sync register
+ *  Pre-sequence timing configuration
+ */
+typedef union {
+    struct {
+        /** pre_idle_num : R/W; bitpos: [15:0]; default: 2305;
+         *  This register is used to configure the idle duration time before the first at_cmd
+         *  is received by receiver.
+         */
+        uint32_t pre_idle_num:16;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} lp_uart_at_cmd_precnt_sync_reg_t;
+
+/** Type of at_cmd_postcnt_sync register
+ *  Post-sequence timing configuration
+ */
+typedef union {
+    struct {
+        /** post_idle_num : R/W; bitpos: [15:0]; default: 2305;
+         *  This register is used to configure the duration time between the last at_cmd and
+         *  the next data.
+         */
+        uint32_t post_idle_num:16;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} lp_uart_at_cmd_postcnt_sync_reg_t;
+
+/** Type of at_cmd_gaptout_sync register
+ *  Timeout configuration
+ */
+typedef union {
+    struct {
+        /** rx_gap_tout : R/W; bitpos: [15:0]; default: 11;
+         *  This register is used to configure the duration time between the at_cmd chars.
+         */
+        uint32_t rx_gap_tout:16;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} lp_uart_at_cmd_gaptout_sync_reg_t;
+
+/** Type of at_cmd_char_sync register
+ *  AT escape sequence detection configuration
+ */
+typedef union {
+    struct {
+        /** at_cmd_char : R/W; bitpos: [7:0]; default: 43;
+         *  This register is used to configure the content of at_cmd char.
+         */
+        uint32_t at_cmd_char:8;
+        /** char_num : R/W; bitpos: [15:8]; default: 3;
+         *  This register is used to configure the num of continuous at_cmd chars received by
+         *  receiver.
+         */
+        uint32_t char_num:8;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} lp_uart_at_cmd_char_sync_reg_t;
+
+
+/** Group: Version Register */
+/** Type of date register
+ *  UART Version register
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [31:0]; default: 35656288;
+         *  This is the version register.
+         */
+        uint32_t date:32;
+    };
+    uint32_t val;
+} lp_uart_date_reg_t;
+
+/** Type of reg_update register
+ *  UART Registers Configuration Update register
+ */
+typedef union {
+    struct {
+        /** reg_update : R/W/SC; bitpos: [0]; default: 0;
+         *  Software write 1 would synchronize registers into UART Core clock domain and would
+         *  be cleared by hardware after synchronization is done.
+         */
+        uint32_t reg_update:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} lp_uart_reg_update_reg_t;
+
+/** Type of id register
+ *  UART ID register
+ */
+typedef union {
+    struct {
+        /** id : R/W; bitpos: [31:0]; default: 1280;
+         *  This register is used to configure the uart_id.
+         */
+        uint32_t id:32;
+    };
+    uint32_t val;
+} lp_uart_id_reg_t;
+
+
+typedef struct lp_uart_dev_t {
+    volatile lp_uart_fifo_reg_t fifo;
+    volatile lp_uart_int_raw_reg_t int_raw;
+    volatile lp_uart_int_st_reg_t int_st;
+    volatile lp_uart_int_ena_reg_t int_ena;
+    volatile lp_uart_int_clr_reg_t int_clr;
+    volatile lp_uart_clkdiv_sync_reg_t clkdiv_sync;
+    volatile lp_uart_rx_filt_reg_t rx_filt;
+    volatile lp_uart_status_reg_t status;
+    volatile lp_uart_conf0_sync_reg_t conf0_sync;
+    volatile lp_uart_conf1_reg_t conf1;
+    uint32_t reserved_028;
+    volatile lp_uart_hwfc_conf_sync_reg_t hwfc_conf_sync;
+    volatile lp_uart_sleep_conf0_reg_t sleep_conf0;
+    volatile lp_uart_sleep_conf1_reg_t sleep_conf1;
+    volatile lp_uart_sleep_conf2_reg_t sleep_conf2;
+    volatile lp_uart_swfc_conf0_sync_reg_t swfc_conf0_sync;
+    volatile lp_uart_swfc_conf1_reg_t swfc_conf1;
+    volatile lp_uart_txbrk_conf_sync_reg_t txbrk_conf_sync;
+    volatile lp_uart_idle_conf_sync_reg_t idle_conf_sync;
+    volatile lp_uart_rs485_conf_sync_reg_t rs485_conf_sync;
+    volatile lp_uart_at_cmd_precnt_sync_reg_t at_cmd_precnt_sync;
+    volatile lp_uart_at_cmd_postcnt_sync_reg_t at_cmd_postcnt_sync;
+    volatile lp_uart_at_cmd_gaptout_sync_reg_t at_cmd_gaptout_sync;
+    volatile lp_uart_at_cmd_char_sync_reg_t at_cmd_char_sync;
+    volatile lp_uart_mem_conf_reg_t mem_conf;
+    volatile lp_uart_tout_conf_sync_reg_t tout_conf_sync;
+    volatile lp_uart_mem_tx_status_reg_t mem_tx_status;
+    volatile lp_uart_mem_rx_status_reg_t mem_rx_status;
+    volatile lp_uart_fsm_status_reg_t fsm_status;
+    uint32_t reserved_074[5];
+    volatile lp_uart_clk_conf_reg_t clk_conf;
+    volatile lp_uart_date_reg_t date;
+    volatile lp_uart_afifo_status_reg_t afifo_status;
+    uint32_t reserved_094;
+    volatile lp_uart_reg_update_reg_t reg_update;
+    volatile lp_uart_id_reg_t id;
+} lp_uart_dev_t;
+
+extern lp_uart_dev_t LP_UART;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(lp_uart_dev_t) == 0xa0, "Invalid size of lp_uart_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/lp_wdt_reg.h b/components/soc/esp32c6/include/soc/lp_wdt_reg.h
new file mode 100644
index 0000000000..5c9a78dac9
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/lp_wdt_reg.h
@@ -0,0 +1,354 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+// TODO: IDF-5730 (better to move to wdt_types.h?)
+/* The value that needs to be written to RTC_CNTL_WDT_WKEY to write-enable the wdt registers */
+#define RTC_CNTL_WDT_WKEY_VALUE 0x50D83AA1
+/* The value that needs to be written to RTC_CNTL_SWD_WPROTECT_REG to write-enable the wdt registers */
+#define RTC_CNTL_SWD_WKEY_VALUE 0x8F1D312A
+
+/* Possible values for RTC_CNTL_WDT_CPU_RESET_LENGTH and RTC_CNTL_WDT_SYS_RESET_LENGTH */
+#define RTC_WDT_RESET_LENGTH_100_NS    0
+#define RTC_WDT_RESET_LENGTH_200_NS    1
+#define RTC_WDT_RESET_LENGTH_300_NS    2
+#define RTC_WDT_RESET_LENGTH_400_NS    3
+#define RTC_WDT_RESET_LENGTH_500_NS    4
+#define RTC_WDT_RESET_LENGTH_800_NS    5
+#define RTC_WDT_RESET_LENGTH_1600_NS   6
+#define RTC_WDT_RESET_LENGTH_3200_NS   7
+
+/** LP_WDT_CONFIG0_REG register
+ *  need_des
+ */
+#define LP_WDT_CONFIG0_REG (DR_REG_LP_WDT_BASE + 0x0)
+/** LP_WDT_WDT_CHIP_RESET_WIDTH : R/W; bitpos: [7:0]; default: 20;
+ *  need_des
+ */
+#define LP_WDT_WDT_CHIP_RESET_WIDTH    0x000000FFU
+#define LP_WDT_WDT_CHIP_RESET_WIDTH_M  (LP_WDT_WDT_CHIP_RESET_WIDTH_V << LP_WDT_WDT_CHIP_RESET_WIDTH_S)
+#define LP_WDT_WDT_CHIP_RESET_WIDTH_V  0x000000FFU
+#define LP_WDT_WDT_CHIP_RESET_WIDTH_S  0
+/** LP_WDT_WDT_CHIP_RESET_EN : R/W; bitpos: [8]; default: 0;
+ *  need_des
+ */
+#define LP_WDT_WDT_CHIP_RESET_EN    (BIT(8))
+#define LP_WDT_WDT_CHIP_RESET_EN_M  (LP_WDT_WDT_CHIP_RESET_EN_V << LP_WDT_WDT_CHIP_RESET_EN_S)
+#define LP_WDT_WDT_CHIP_RESET_EN_V  0x00000001U
+#define LP_WDT_WDT_CHIP_RESET_EN_S  8
+/** LP_WDT_WDT_PAUSE_IN_SLP : R/W; bitpos: [9]; default: 1;
+ *  need_des
+ */
+#define LP_WDT_WDT_PAUSE_IN_SLP    (BIT(9))
+#define LP_WDT_WDT_PAUSE_IN_SLP_M  (LP_WDT_WDT_PAUSE_IN_SLP_V << LP_WDT_WDT_PAUSE_IN_SLP_S)
+#define LP_WDT_WDT_PAUSE_IN_SLP_V  0x00000001U
+#define LP_WDT_WDT_PAUSE_IN_SLP_S  9
+/** LP_WDT_WDT_APPCPU_RESET_EN : R/W; bitpos: [10]; default: 0;
+ *  need_des
+ */
+#define LP_WDT_WDT_APPCPU_RESET_EN    (BIT(10))
+#define LP_WDT_WDT_APPCPU_RESET_EN_M  (LP_WDT_WDT_APPCPU_RESET_EN_V << LP_WDT_WDT_APPCPU_RESET_EN_S)
+#define LP_WDT_WDT_APPCPU_RESET_EN_V  0x00000001U
+#define LP_WDT_WDT_APPCPU_RESET_EN_S  10
+/** LP_WDT_WDT_PROCPU_RESET_EN : R/W; bitpos: [11]; default: 0;
+ *  need_des
+ */
+#define LP_WDT_WDT_PROCPU_RESET_EN    (BIT(11))
+#define LP_WDT_WDT_PROCPU_RESET_EN_M  (LP_WDT_WDT_PROCPU_RESET_EN_V << LP_WDT_WDT_PROCPU_RESET_EN_S)
+#define LP_WDT_WDT_PROCPU_RESET_EN_V  0x00000001U
+#define LP_WDT_WDT_PROCPU_RESET_EN_S  11
+/** LP_WDT_WDT_FLASHBOOT_MOD_EN : R/W; bitpos: [12]; default: 1;
+ *  need_des
+ */
+#define LP_WDT_WDT_FLASHBOOT_MOD_EN    (BIT(12))
+#define LP_WDT_WDT_FLASHBOOT_MOD_EN_M  (LP_WDT_WDT_FLASHBOOT_MOD_EN_V << LP_WDT_WDT_FLASHBOOT_MOD_EN_S)
+#define LP_WDT_WDT_FLASHBOOT_MOD_EN_V  0x00000001U
+#define LP_WDT_WDT_FLASHBOOT_MOD_EN_S  12
+/** LP_WDT_WDT_SYS_RESET_LENGTH : R/W; bitpos: [15:13]; default: 1;
+ *  need_des
+ */
+#define LP_WDT_WDT_SYS_RESET_LENGTH    0x00000007U
+#define LP_WDT_WDT_SYS_RESET_LENGTH_M  (LP_WDT_WDT_SYS_RESET_LENGTH_V << LP_WDT_WDT_SYS_RESET_LENGTH_S)
+#define LP_WDT_WDT_SYS_RESET_LENGTH_V  0x00000007U
+#define LP_WDT_WDT_SYS_RESET_LENGTH_S  13
+/** LP_WDT_WDT_CPU_RESET_LENGTH : R/W; bitpos: [18:16]; default: 1;
+ *  need_des
+ */
+#define LP_WDT_WDT_CPU_RESET_LENGTH    0x00000007U
+#define LP_WDT_WDT_CPU_RESET_LENGTH_M  (LP_WDT_WDT_CPU_RESET_LENGTH_V << LP_WDT_WDT_CPU_RESET_LENGTH_S)
+#define LP_WDT_WDT_CPU_RESET_LENGTH_V  0x00000007U
+#define LP_WDT_WDT_CPU_RESET_LENGTH_S  16
+/** LP_WDT_WDT_STG3 : R/W; bitpos: [21:19]; default: 0;
+ *  need_des
+ */
+#define LP_WDT_WDT_STG3    0x00000007U
+#define LP_WDT_WDT_STG3_M  (LP_WDT_WDT_STG3_V << LP_WDT_WDT_STG3_S)
+#define LP_WDT_WDT_STG3_V  0x00000007U
+#define LP_WDT_WDT_STG3_S  19
+/** LP_WDT_WDT_STG2 : R/W; bitpos: [24:22]; default: 0;
+ *  need_des
+ */
+#define LP_WDT_WDT_STG2    0x00000007U
+#define LP_WDT_WDT_STG2_M  (LP_WDT_WDT_STG2_V << LP_WDT_WDT_STG2_S)
+#define LP_WDT_WDT_STG2_V  0x00000007U
+#define LP_WDT_WDT_STG2_S  22
+/** LP_WDT_WDT_STG1 : R/W; bitpos: [27:25]; default: 0;
+ *  need_des
+ */
+#define LP_WDT_WDT_STG1    0x00000007U
+#define LP_WDT_WDT_STG1_M  (LP_WDT_WDT_STG1_V << LP_WDT_WDT_STG1_S)
+#define LP_WDT_WDT_STG1_V  0x00000007U
+#define LP_WDT_WDT_STG1_S  25
+/** LP_WDT_WDT_STG0 : R/W; bitpos: [30:28]; default: 0;
+ *  need_des
+ */
+#define LP_WDT_WDT_STG0    0x00000007U
+#define LP_WDT_WDT_STG0_M  (LP_WDT_WDT_STG0_V << LP_WDT_WDT_STG0_S)
+#define LP_WDT_WDT_STG0_V  0x00000007U
+#define LP_WDT_WDT_STG0_S  28
+/** LP_WDT_WDT_EN : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_WDT_WDT_EN    (BIT(31))
+#define LP_WDT_WDT_EN_M  (LP_WDT_WDT_EN_V << LP_WDT_WDT_EN_S)
+#define LP_WDT_WDT_EN_V  0x00000001U
+#define LP_WDT_WDT_EN_S  31
+
+/** LP_WDT_CONFIG1_REG register
+ *  need_des
+ */
+#define LP_WDT_CONFIG1_REG (DR_REG_LP_WDT_BASE + 0x4)
+/** LP_WDT_WDT_STG0_HOLD : R/W; bitpos: [31:0]; default: 200000;
+ *  need_des
+ */
+#define LP_WDT_WDT_STG0_HOLD    0xFFFFFFFFU
+#define LP_WDT_WDT_STG0_HOLD_M  (LP_WDT_WDT_STG0_HOLD_V << LP_WDT_WDT_STG0_HOLD_S)
+#define LP_WDT_WDT_STG0_HOLD_V  0xFFFFFFFFU
+#define LP_WDT_WDT_STG0_HOLD_S  0
+
+/** LP_WDT_CONFIG2_REG register
+ *  need_des
+ */
+#define LP_WDT_CONFIG2_REG (DR_REG_LP_WDT_BASE + 0x8)
+/** LP_WDT_WDT_STG1_HOLD : R/W; bitpos: [31:0]; default: 80000;
+ *  need_des
+ */
+#define LP_WDT_WDT_STG1_HOLD    0xFFFFFFFFU
+#define LP_WDT_WDT_STG1_HOLD_M  (LP_WDT_WDT_STG1_HOLD_V << LP_WDT_WDT_STG1_HOLD_S)
+#define LP_WDT_WDT_STG1_HOLD_V  0xFFFFFFFFU
+#define LP_WDT_WDT_STG1_HOLD_S  0
+
+/** LP_WDT_CONFIG3_REG register
+ *  need_des
+ */
+#define LP_WDT_CONFIG3_REG (DR_REG_LP_WDT_BASE + 0xc)
+/** LP_WDT_WDT_STG2_HOLD : R/W; bitpos: [31:0]; default: 4095;
+ *  need_des
+ */
+#define LP_WDT_WDT_STG2_HOLD    0xFFFFFFFFU
+#define LP_WDT_WDT_STG2_HOLD_M  (LP_WDT_WDT_STG2_HOLD_V << LP_WDT_WDT_STG2_HOLD_S)
+#define LP_WDT_WDT_STG2_HOLD_V  0xFFFFFFFFU
+#define LP_WDT_WDT_STG2_HOLD_S  0
+
+/** LP_WDT_CONFIG4_REG register
+ *  need_des
+ */
+#define LP_WDT_CONFIG4_REG (DR_REG_LP_WDT_BASE + 0x10)
+/** LP_WDT_WDT_STG3_HOLD : R/W; bitpos: [31:0]; default: 4095;
+ *  need_des
+ */
+#define LP_WDT_WDT_STG3_HOLD    0xFFFFFFFFU
+#define LP_WDT_WDT_STG3_HOLD_M  (LP_WDT_WDT_STG3_HOLD_V << LP_WDT_WDT_STG3_HOLD_S)
+#define LP_WDT_WDT_STG3_HOLD_V  0xFFFFFFFFU
+#define LP_WDT_WDT_STG3_HOLD_S  0
+
+/** LP_WDT_FEED_REG register
+ *  need_des
+ */
+#define LP_WDT_FEED_REG (DR_REG_LP_WDT_BASE + 0x14)
+/** LP_WDT_RTC_WDT_FEED : WT; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_WDT_RTC_WDT_FEED    (BIT(31))
+#define LP_WDT_RTC_WDT_FEED_M  (LP_WDT_RTC_WDT_FEED_V << LP_WDT_RTC_WDT_FEED_S)
+#define LP_WDT_RTC_WDT_FEED_V  0x00000001U
+#define LP_WDT_RTC_WDT_FEED_S  31
+
+/** LP_WDT_WPROTECT_REG register
+ *  need_des
+ */
+#define LP_WDT_WPROTECT_REG (DR_REG_LP_WDT_BASE + 0x18)
+/** LP_WDT_WDT_WKEY : R/W; bitpos: [31:0]; default: 0;
+ *  need_des
+ */
+#define LP_WDT_WDT_WKEY    0xFFFFFFFFU
+#define LP_WDT_WDT_WKEY_M  (LP_WDT_WDT_WKEY_V << LP_WDT_WDT_WKEY_S)
+#define LP_WDT_WDT_WKEY_V  0xFFFFFFFFU
+#define LP_WDT_WDT_WKEY_S  0
+
+/** LP_WDT_SWD_CONFIG_REG register
+ *  need_des
+ */
+#define LP_WDT_SWD_CONFIG_REG (DR_REG_LP_WDT_BASE + 0x1c)
+/** LP_WDT_SWD_RESET_FLAG : RO; bitpos: [0]; default: 0;
+ *  need_des
+ */
+#define LP_WDT_SWD_RESET_FLAG    (BIT(0))
+#define LP_WDT_SWD_RESET_FLAG_M  (LP_WDT_SWD_RESET_FLAG_V << LP_WDT_SWD_RESET_FLAG_S)
+#define LP_WDT_SWD_RESET_FLAG_V  0x00000001U
+#define LP_WDT_SWD_RESET_FLAG_S  0
+/** LP_WDT_SWD_AUTO_FEED_EN : R/W; bitpos: [18]; default: 0;
+ *  need_des
+ */
+#define LP_WDT_SWD_AUTO_FEED_EN    (BIT(18))
+#define LP_WDT_SWD_AUTO_FEED_EN_M  (LP_WDT_SWD_AUTO_FEED_EN_V << LP_WDT_SWD_AUTO_FEED_EN_S)
+#define LP_WDT_SWD_AUTO_FEED_EN_V  0x00000001U
+#define LP_WDT_SWD_AUTO_FEED_EN_S  18
+/** LP_WDT_SWD_RST_FLAG_CLR : WT; bitpos: [19]; default: 0;
+ *  need_des
+ */
+#define LP_WDT_SWD_RST_FLAG_CLR    (BIT(19))
+#define LP_WDT_SWD_RST_FLAG_CLR_M  (LP_WDT_SWD_RST_FLAG_CLR_V << LP_WDT_SWD_RST_FLAG_CLR_S)
+#define LP_WDT_SWD_RST_FLAG_CLR_V  0x00000001U
+#define LP_WDT_SWD_RST_FLAG_CLR_S  19
+/** LP_WDT_SWD_SIGNAL_WIDTH : R/W; bitpos: [29:20]; default: 300;
+ *  need_des
+ */
+#define LP_WDT_SWD_SIGNAL_WIDTH    0x000003FFU
+#define LP_WDT_SWD_SIGNAL_WIDTH_M  (LP_WDT_SWD_SIGNAL_WIDTH_V << LP_WDT_SWD_SIGNAL_WIDTH_S)
+#define LP_WDT_SWD_SIGNAL_WIDTH_V  0x000003FFU
+#define LP_WDT_SWD_SIGNAL_WIDTH_S  20
+/** LP_WDT_SWD_DISABLE : R/W; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define LP_WDT_SWD_DISABLE    (BIT(30))
+#define LP_WDT_SWD_DISABLE_M  (LP_WDT_SWD_DISABLE_V << LP_WDT_SWD_DISABLE_S)
+#define LP_WDT_SWD_DISABLE_V  0x00000001U
+#define LP_WDT_SWD_DISABLE_S  30
+/** LP_WDT_SWD_FEED : WT; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_WDT_SWD_FEED    (BIT(31))
+#define LP_WDT_SWD_FEED_M  (LP_WDT_SWD_FEED_V << LP_WDT_SWD_FEED_S)
+#define LP_WDT_SWD_FEED_V  0x00000001U
+#define LP_WDT_SWD_FEED_S  31
+
+/** LP_WDT_SWD_WPROTECT_REG register
+ *  need_des
+ */
+#define LP_WDT_SWD_WPROTECT_REG (DR_REG_LP_WDT_BASE + 0x20)
+/** LP_WDT_SWD_WKEY : R/W; bitpos: [31:0]; default: 0;
+ *  need_des
+ */
+#define LP_WDT_SWD_WKEY    0xFFFFFFFFU
+#define LP_WDT_SWD_WKEY_M  (LP_WDT_SWD_WKEY_V << LP_WDT_SWD_WKEY_S)
+#define LP_WDT_SWD_WKEY_V  0xFFFFFFFFU
+#define LP_WDT_SWD_WKEY_S  0
+
+/** LP_WDT_INT_RAW_REG register
+ *  need_des
+ */
+#define LP_WDT_INT_RAW_REG (DR_REG_LP_WDT_BASE + 0x24)
+/** LP_WDT_SUPER_WDT_INT_RAW : R/WTC/SS; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define LP_WDT_SUPER_WDT_INT_RAW    (BIT(30))
+#define LP_WDT_SUPER_WDT_INT_RAW_M  (LP_WDT_SUPER_WDT_INT_RAW_V << LP_WDT_SUPER_WDT_INT_RAW_S)
+#define LP_WDT_SUPER_WDT_INT_RAW_V  0x00000001U
+#define LP_WDT_SUPER_WDT_INT_RAW_S  30
+/** LP_WDT_LP_WDT_INT_RAW : R/WTC/SS; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_WDT_LP_WDT_INT_RAW    (BIT(31))
+#define LP_WDT_LP_WDT_INT_RAW_M  (LP_WDT_LP_WDT_INT_RAW_V << LP_WDT_LP_WDT_INT_RAW_S)
+#define LP_WDT_LP_WDT_INT_RAW_V  0x00000001U
+#define LP_WDT_LP_WDT_INT_RAW_S  31
+
+/** LP_WDT_INT_ST_REG register
+ *  need_des
+ */
+#define LP_WDT_INT_ST_REG (DR_REG_LP_WDT_BASE + 0x28)
+/** LP_WDT_SUPER_WDT_INT_ST : RO; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define LP_WDT_SUPER_WDT_INT_ST    (BIT(30))
+#define LP_WDT_SUPER_WDT_INT_ST_M  (LP_WDT_SUPER_WDT_INT_ST_V << LP_WDT_SUPER_WDT_INT_ST_S)
+#define LP_WDT_SUPER_WDT_INT_ST_V  0x00000001U
+#define LP_WDT_SUPER_WDT_INT_ST_S  30
+/** LP_WDT_LP_WDT_INT_ST : RO; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_WDT_LP_WDT_INT_ST    (BIT(31))
+#define LP_WDT_LP_WDT_INT_ST_M  (LP_WDT_LP_WDT_INT_ST_V << LP_WDT_LP_WDT_INT_ST_S)
+#define LP_WDT_LP_WDT_INT_ST_V  0x00000001U
+#define LP_WDT_LP_WDT_INT_ST_S  31
+
+/** LP_WDT_INT_ENA_REG register
+ *  need_des
+ */
+#define LP_WDT_INT_ENA_REG (DR_REG_LP_WDT_BASE + 0x2c)
+/** LP_WDT_SUPER_WDT_INT_ENA : R/W; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define LP_WDT_SUPER_WDT_INT_ENA    (BIT(30))
+#define LP_WDT_SUPER_WDT_INT_ENA_M  (LP_WDT_SUPER_WDT_INT_ENA_V << LP_WDT_SUPER_WDT_INT_ENA_S)
+#define LP_WDT_SUPER_WDT_INT_ENA_V  0x00000001U
+#define LP_WDT_SUPER_WDT_INT_ENA_S  30
+/** LP_WDT_LP_WDT_INT_ENA : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_WDT_LP_WDT_INT_ENA    (BIT(31))
+#define LP_WDT_LP_WDT_INT_ENA_M  (LP_WDT_LP_WDT_INT_ENA_V << LP_WDT_LP_WDT_INT_ENA_S)
+#define LP_WDT_LP_WDT_INT_ENA_V  0x00000001U
+#define LP_WDT_LP_WDT_INT_ENA_S  31
+
+/** LP_WDT_INT_CLR_REG register
+ *  need_des
+ */
+#define LP_WDT_INT_CLR_REG (DR_REG_LP_WDT_BASE + 0x30)
+/** LP_WDT_SUPER_WDT_INT_CLR : WT; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define LP_WDT_SUPER_WDT_INT_CLR    (BIT(30))
+#define LP_WDT_SUPER_WDT_INT_CLR_M  (LP_WDT_SUPER_WDT_INT_CLR_V << LP_WDT_SUPER_WDT_INT_CLR_S)
+#define LP_WDT_SUPER_WDT_INT_CLR_V  0x00000001U
+#define LP_WDT_SUPER_WDT_INT_CLR_S  30
+/** LP_WDT_LP_WDT_INT_CLR : WT; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_WDT_LP_WDT_INT_CLR    (BIT(31))
+#define LP_WDT_LP_WDT_INT_CLR_M  (LP_WDT_LP_WDT_INT_CLR_V << LP_WDT_LP_WDT_INT_CLR_S)
+#define LP_WDT_LP_WDT_INT_CLR_V  0x00000001U
+#define LP_WDT_LP_WDT_INT_CLR_S  31
+
+/** LP_WDT_DATE_REG register
+ *  need_des
+ */
+#define LP_WDT_DATE_REG (DR_REG_LP_WDT_BASE + 0x3fc)
+/** LP_WDT_LP_WDT_DATE : R/W; bitpos: [30:0]; default: 34676864;
+ *  need_des
+ */
+#define LP_WDT_LP_WDT_DATE    0x7FFFFFFFU
+#define LP_WDT_LP_WDT_DATE_M  (LP_WDT_LP_WDT_DATE_V << LP_WDT_LP_WDT_DATE_S)
+#define LP_WDT_LP_WDT_DATE_V  0x7FFFFFFFU
+#define LP_WDT_LP_WDT_DATE_S  0
+/** LP_WDT_CLK_EN : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LP_WDT_CLK_EN    (BIT(31))
+#define LP_WDT_CLK_EN_M  (LP_WDT_CLK_EN_V << LP_WDT_CLK_EN_S)
+#define LP_WDT_CLK_EN_V  0x00000001U
+#define LP_WDT_CLK_EN_S  31
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/lp_wdt_struct.h b/components/soc/esp32c6/include/soc/lp_wdt_struct.h
new file mode 100644
index 0000000000..67740dbd74
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/lp_wdt_struct.h
@@ -0,0 +1,317 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: configure_register */
+/** Type of config0 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** wdt_chip_reset_width : R/W; bitpos: [7:0]; default: 20;
+         *  need_des
+         */
+        uint32_t wdt_chip_reset_width:8;
+        /** wdt_chip_reset_en : R/W; bitpos: [8]; default: 0;
+         *  need_des
+         */
+        uint32_t wdt_chip_reset_en:1;
+        /** wdt_pause_in_slp : R/W; bitpos: [9]; default: 1;
+         *  need_des
+         */
+        uint32_t wdt_pause_in_slp:1;
+        /** wdt_appcpu_reset_en : R/W; bitpos: [10]; default: 0;
+         *  need_des
+         */
+        uint32_t wdt_appcpu_reset_en:1;
+        /** wdt_procpu_reset_en : R/W; bitpos: [11]; default: 0;
+         *  need_des
+         */
+        uint32_t wdt_procpu_reset_en:1;
+        /** wdt_flashboot_mod_en : R/W; bitpos: [12]; default: 1;
+         *  need_des
+         */
+        uint32_t wdt_flashboot_mod_en:1;
+        /** wdt_sys_reset_length : R/W; bitpos: [15:13]; default: 1;
+         *  need_des
+         */
+        uint32_t wdt_sys_reset_length:3;
+        /** wdt_cpu_reset_length : R/W; bitpos: [18:16]; default: 1;
+         *  need_des
+         */
+        uint32_t wdt_cpu_reset_length:3;
+        /** wdt_stg3 : R/W; bitpos: [21:19]; default: 0;
+         *  need_des
+         */
+        uint32_t wdt_stg3:3;
+        /** wdt_stg2 : R/W; bitpos: [24:22]; default: 0;
+         *  need_des
+         */
+        uint32_t wdt_stg2:3;
+        /** wdt_stg1 : R/W; bitpos: [27:25]; default: 0;
+         *  need_des
+         */
+        uint32_t wdt_stg1:3;
+        /** wdt_stg0 : R/W; bitpos: [30:28]; default: 0;
+         *  need_des
+         */
+        uint32_t wdt_stg0:3;
+        /** wdt_en : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t wdt_en:1;
+    };
+    uint32_t val;
+} lp_wdt_config0_reg_t;
+
+/** Type of config1 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** wdt_stg0_hold : R/W; bitpos: [31:0]; default: 200000;
+         *  need_des
+         */
+        uint32_t wdt_stg0_hold:32;
+    };
+    uint32_t val;
+} lp_wdt_config1_reg_t;
+
+/** Type of config2 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** wdt_stg1_hold : R/W; bitpos: [31:0]; default: 80000;
+         *  need_des
+         */
+        uint32_t wdt_stg1_hold:32;
+    };
+    uint32_t val;
+} lp_wdt_config2_reg_t;
+
+/** Type of config3 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** wdt_stg2_hold : R/W; bitpos: [31:0]; default: 4095;
+         *  need_des
+         */
+        uint32_t wdt_stg2_hold:32;
+    };
+    uint32_t val;
+} lp_wdt_config3_reg_t;
+
+/** Type of config4 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** wdt_stg3_hold : R/W; bitpos: [31:0]; default: 4095;
+         *  need_des
+         */
+        uint32_t wdt_stg3_hold:32;
+    };
+    uint32_t val;
+} lp_wdt_config4_reg_t;
+
+/** Type of feed register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** rtc_wdt_feed : WT; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t rtc_wdt_feed:1;
+    };
+    uint32_t val;
+} lp_wdt_feed_reg_t;
+
+/** Type of wprotect register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** wdt_wkey : R/W; bitpos: [31:0]; default: 0;
+         *  need_des
+         */
+        uint32_t wdt_wkey:32;
+    };
+    uint32_t val;
+} lp_wdt_wprotect_reg_t;
+
+/** Type of swd_config register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** swd_reset_flag : RO; bitpos: [0]; default: 0;
+         *  need_des
+         */
+        uint32_t swd_reset_flag:1;
+        uint32_t reserved_1:17;
+        /** swd_auto_feed_en : R/W; bitpos: [18]; default: 0;
+         *  need_des
+         */
+        uint32_t swd_auto_feed_en:1;
+        /** swd_rst_flag_clr : WT; bitpos: [19]; default: 0;
+         *  need_des
+         */
+        uint32_t swd_rst_flag_clr:1;
+        /** swd_signal_width : R/W; bitpos: [29:20]; default: 300;
+         *  need_des
+         */
+        uint32_t swd_signal_width:10;
+        /** swd_disable : R/W; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t swd_disable:1;
+        /** swd_feed : WT; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t swd_feed:1;
+    };
+    uint32_t val;
+} lp_wdt_swd_config_reg_t;
+
+/** Type of swd_wprotect register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** swd_wkey : R/W; bitpos: [31:0]; default: 0;
+         *  need_des
+         */
+        uint32_t swd_wkey:32;
+    };
+    uint32_t val;
+} lp_wdt_swd_wprotect_reg_t;
+
+/** Type of int_raw register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:30;
+        /** super_wdt_int_raw : R/WTC/SS; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t super_wdt_int_raw:1;
+        /** lp_wdt_int_raw : R/WTC/SS; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_wdt_int_raw:1;
+    };
+    uint32_t val;
+} lp_wdt_int_raw_reg_t;
+
+/** Type of int_st register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:30;
+        /** super_wdt_int_st : RO; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t super_wdt_int_st:1;
+        /** lp_wdt_int_st : RO; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_wdt_int_st:1;
+    };
+    uint32_t val;
+} lp_wdt_int_st_reg_t;
+
+/** Type of int_ena register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:30;
+        /** super_wdt_int_ena : R/W; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t super_wdt_int_ena:1;
+        /** lp_wdt_int_ena : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_wdt_int_ena:1;
+    };
+    uint32_t val;
+} lp_wdt_int_ena_reg_t;
+
+/** Type of int_clr register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:30;
+        /** super_wdt_int_clr : WT; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t super_wdt_int_clr:1;
+        /** lp_wdt_int_clr : WT; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_wdt_int_clr:1;
+    };
+    uint32_t val;
+} lp_wdt_int_clr_reg_t;
+
+/** Type of date register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** lp_wdt_date : R/W; bitpos: [30:0]; default: 34676864;
+         *  need_des
+         */
+        uint32_t lp_wdt_date:31;
+        /** clk_en : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t clk_en:1;
+    };
+    uint32_t val;
+} lp_wdt_date_reg_t;
+
+
+typedef struct lp_wdt_dev_t {
+    volatile lp_wdt_config0_reg_t config0;
+    volatile lp_wdt_config1_reg_t config1;
+    volatile lp_wdt_config2_reg_t config2;
+    volatile lp_wdt_config3_reg_t config3;
+    volatile lp_wdt_config4_reg_t config4;
+    volatile lp_wdt_feed_reg_t feed;
+    volatile lp_wdt_wprotect_reg_t wprotect;
+    volatile lp_wdt_swd_config_reg_t swd_config;
+    volatile lp_wdt_swd_wprotect_reg_t swd_wprotect;
+    volatile lp_wdt_int_raw_reg_t int_raw;
+    volatile lp_wdt_int_st_reg_t int_st;
+    volatile lp_wdt_int_ena_reg_t int_ena;
+    volatile lp_wdt_int_clr_reg_t int_clr;
+    uint32_t reserved_034[242];
+    volatile lp_wdt_date_reg_t date;
+} lp_wdt_dev_t;
+
+extern lp_wdt_dev_t LP_WDT;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(lp_wdt_dev_t) == 0x400, "Invalid size of lp_wdt_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/lpperi_reg.h b/components/soc/esp32c6/include/soc/lpperi_reg.h
new file mode 100644
index 0000000000..80b4d32f86
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/lpperi_reg.h
@@ -0,0 +1,284 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** LPPERI_CLK_EN_REG register
+ *  need_des
+ */
+#define LPPERI_CLK_EN_REG (DR_REG_LPPERI_BASE + 0x0)
+/** LPPERI_RNG_CK_EN : R/W; bitpos: [24]; default: 1;
+ *  need_des
+ */
+#define LPPERI_RNG_CK_EN    (BIT(24))
+#define LPPERI_RNG_CK_EN_M  (LPPERI_RNG_CK_EN_V << LPPERI_RNG_CK_EN_S)
+#define LPPERI_RNG_CK_EN_V  0x00000001U
+#define LPPERI_RNG_CK_EN_S  24
+/** LPPERI_OTP_DBG_CK_EN : R/W; bitpos: [25]; default: 1;
+ *  need_des
+ */
+#define LPPERI_OTP_DBG_CK_EN    (BIT(25))
+#define LPPERI_OTP_DBG_CK_EN_M  (LPPERI_OTP_DBG_CK_EN_V << LPPERI_OTP_DBG_CK_EN_S)
+#define LPPERI_OTP_DBG_CK_EN_V  0x00000001U
+#define LPPERI_OTP_DBG_CK_EN_S  25
+/** LPPERI_LP_UART_CK_EN : R/W; bitpos: [26]; default: 1;
+ *  need_des
+ */
+#define LPPERI_LP_UART_CK_EN    (BIT(26))
+#define LPPERI_LP_UART_CK_EN_M  (LPPERI_LP_UART_CK_EN_V << LPPERI_LP_UART_CK_EN_S)
+#define LPPERI_LP_UART_CK_EN_V  0x00000001U
+#define LPPERI_LP_UART_CK_EN_S  26
+/** LPPERI_LP_IO_CK_EN : R/W; bitpos: [27]; default: 1;
+ *  need_des
+ */
+#define LPPERI_LP_IO_CK_EN    (BIT(27))
+#define LPPERI_LP_IO_CK_EN_M  (LPPERI_LP_IO_CK_EN_V << LPPERI_LP_IO_CK_EN_S)
+#define LPPERI_LP_IO_CK_EN_V  0x00000001U
+#define LPPERI_LP_IO_CK_EN_S  27
+/** LPPERI_LP_EXT_I2C_CK_EN : R/W; bitpos: [28]; default: 1;
+ *  need_des
+ */
+#define LPPERI_LP_EXT_I2C_CK_EN    (BIT(28))
+#define LPPERI_LP_EXT_I2C_CK_EN_M  (LPPERI_LP_EXT_I2C_CK_EN_V << LPPERI_LP_EXT_I2C_CK_EN_S)
+#define LPPERI_LP_EXT_I2C_CK_EN_V  0x00000001U
+#define LPPERI_LP_EXT_I2C_CK_EN_S  28
+/** LPPERI_LP_ANA_I2C_CK_EN : R/W; bitpos: [29]; default: 1;
+ *  need_des
+ */
+#define LPPERI_LP_ANA_I2C_CK_EN    (BIT(29))
+#define LPPERI_LP_ANA_I2C_CK_EN_M  (LPPERI_LP_ANA_I2C_CK_EN_V << LPPERI_LP_ANA_I2C_CK_EN_S)
+#define LPPERI_LP_ANA_I2C_CK_EN_V  0x00000001U
+#define LPPERI_LP_ANA_I2C_CK_EN_S  29
+/** LPPERI_EFUSE_CK_EN : R/W; bitpos: [30]; default: 1;
+ *  need_des
+ */
+#define LPPERI_EFUSE_CK_EN    (BIT(30))
+#define LPPERI_EFUSE_CK_EN_M  (LPPERI_EFUSE_CK_EN_V << LPPERI_EFUSE_CK_EN_S)
+#define LPPERI_EFUSE_CK_EN_V  0x00000001U
+#define LPPERI_EFUSE_CK_EN_S  30
+/** LPPERI_LP_CPU_CK_EN : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LPPERI_LP_CPU_CK_EN    (BIT(31))
+#define LPPERI_LP_CPU_CK_EN_M  (LPPERI_LP_CPU_CK_EN_V << LPPERI_LP_CPU_CK_EN_S)
+#define LPPERI_LP_CPU_CK_EN_V  0x00000001U
+#define LPPERI_LP_CPU_CK_EN_S  31
+
+/** LPPERI_RESET_EN_REG register
+ *  need_des
+ */
+#define LPPERI_RESET_EN_REG (DR_REG_LPPERI_BASE + 0x4)
+/** LPPERI_BUS_RESET_EN : WT; bitpos: [23]; default: 0;
+ *  need_des
+ */
+#define LPPERI_BUS_RESET_EN    (BIT(23))
+#define LPPERI_BUS_RESET_EN_M  (LPPERI_BUS_RESET_EN_V << LPPERI_BUS_RESET_EN_S)
+#define LPPERI_BUS_RESET_EN_V  0x00000001U
+#define LPPERI_BUS_RESET_EN_S  23
+/** LPPERI_OTP_DBG_RESET_EN : R/W; bitpos: [25]; default: 0;
+ *  need_des
+ */
+#define LPPERI_OTP_DBG_RESET_EN    (BIT(25))
+#define LPPERI_OTP_DBG_RESET_EN_M  (LPPERI_OTP_DBG_RESET_EN_V << LPPERI_OTP_DBG_RESET_EN_S)
+#define LPPERI_OTP_DBG_RESET_EN_V  0x00000001U
+#define LPPERI_OTP_DBG_RESET_EN_S  25
+/** LPPERI_LP_UART_RESET_EN : R/W; bitpos: [26]; default: 0;
+ *  need_des
+ */
+#define LPPERI_LP_UART_RESET_EN    (BIT(26))
+#define LPPERI_LP_UART_RESET_EN_M  (LPPERI_LP_UART_RESET_EN_V << LPPERI_LP_UART_RESET_EN_S)
+#define LPPERI_LP_UART_RESET_EN_V  0x00000001U
+#define LPPERI_LP_UART_RESET_EN_S  26
+/** LPPERI_LP_IO_RESET_EN : R/W; bitpos: [27]; default: 0;
+ *  need_des
+ */
+#define LPPERI_LP_IO_RESET_EN    (BIT(27))
+#define LPPERI_LP_IO_RESET_EN_M  (LPPERI_LP_IO_RESET_EN_V << LPPERI_LP_IO_RESET_EN_S)
+#define LPPERI_LP_IO_RESET_EN_V  0x00000001U
+#define LPPERI_LP_IO_RESET_EN_S  27
+/** LPPERI_LP_EXT_I2C_RESET_EN : R/W; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define LPPERI_LP_EXT_I2C_RESET_EN    (BIT(28))
+#define LPPERI_LP_EXT_I2C_RESET_EN_M  (LPPERI_LP_EXT_I2C_RESET_EN_V << LPPERI_LP_EXT_I2C_RESET_EN_S)
+#define LPPERI_LP_EXT_I2C_RESET_EN_V  0x00000001U
+#define LPPERI_LP_EXT_I2C_RESET_EN_S  28
+/** LPPERI_LP_ANA_I2C_RESET_EN : R/W; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define LPPERI_LP_ANA_I2C_RESET_EN    (BIT(29))
+#define LPPERI_LP_ANA_I2C_RESET_EN_M  (LPPERI_LP_ANA_I2C_RESET_EN_V << LPPERI_LP_ANA_I2C_RESET_EN_S)
+#define LPPERI_LP_ANA_I2C_RESET_EN_V  0x00000001U
+#define LPPERI_LP_ANA_I2C_RESET_EN_S  29
+/** LPPERI_EFUSE_RESET_EN : R/W; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define LPPERI_EFUSE_RESET_EN    (BIT(30))
+#define LPPERI_EFUSE_RESET_EN_M  (LPPERI_EFUSE_RESET_EN_V << LPPERI_EFUSE_RESET_EN_S)
+#define LPPERI_EFUSE_RESET_EN_V  0x00000001U
+#define LPPERI_EFUSE_RESET_EN_S  30
+/** LPPERI_LP_CPU_RESET_EN : WT; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LPPERI_LP_CPU_RESET_EN    (BIT(31))
+#define LPPERI_LP_CPU_RESET_EN_M  (LPPERI_LP_CPU_RESET_EN_V << LPPERI_LP_CPU_RESET_EN_S)
+#define LPPERI_LP_CPU_RESET_EN_V  0x00000001U
+#define LPPERI_LP_CPU_RESET_EN_S  31
+
+/** LPPERI_RNG_DATA_REG register
+ *  need_des
+ */
+#define LPPERI_RNG_DATA_REG (DR_REG_LPPERI_BASE + 0x8)
+/** LPPERI_RND_DATA : RO; bitpos: [31:0]; default: 0;
+ *  need_des
+ */
+#define LPPERI_RND_DATA    0xFFFFFFFFU
+#define LPPERI_RND_DATA_M  (LPPERI_RND_DATA_V << LPPERI_RND_DATA_S)
+#define LPPERI_RND_DATA_V  0xFFFFFFFFU
+#define LPPERI_RND_DATA_S  0
+
+/** LPPERI_CPU_REG register
+ *  need_des
+ */
+#define LPPERI_CPU_REG (DR_REG_LPPERI_BASE + 0xc)
+/** LPPERI_LPCORE_DBGM_UNAVALIABLE : R/W; bitpos: [31]; default: 1;
+ *  need_des
+ */
+#define LPPERI_LPCORE_DBGM_UNAVALIABLE    (BIT(31))
+#define LPPERI_LPCORE_DBGM_UNAVALIABLE_M  (LPPERI_LPCORE_DBGM_UNAVALIABLE_V << LPPERI_LPCORE_DBGM_UNAVALIABLE_S)
+#define LPPERI_LPCORE_DBGM_UNAVALIABLE_V  0x00000001U
+#define LPPERI_LPCORE_DBGM_UNAVALIABLE_S  31
+
+/** LPPERI_BUS_TIMEOUT_REG register
+ *  need_des
+ */
+#define LPPERI_BUS_TIMEOUT_REG (DR_REG_LPPERI_BASE + 0x10)
+/** LPPERI_LP_PERI_TIMEOUT_THRES : R/W; bitpos: [29:14]; default: 65535;
+ *  need_des
+ */
+#define LPPERI_LP_PERI_TIMEOUT_THRES    0x0000FFFFU
+#define LPPERI_LP_PERI_TIMEOUT_THRES_M  (LPPERI_LP_PERI_TIMEOUT_THRES_V << LPPERI_LP_PERI_TIMEOUT_THRES_S)
+#define LPPERI_LP_PERI_TIMEOUT_THRES_V  0x0000FFFFU
+#define LPPERI_LP_PERI_TIMEOUT_THRES_S  14
+/** LPPERI_LP_PERI_TIMEOUT_INT_CLEAR : WT; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define LPPERI_LP_PERI_TIMEOUT_INT_CLEAR    (BIT(30))
+#define LPPERI_LP_PERI_TIMEOUT_INT_CLEAR_M  (LPPERI_LP_PERI_TIMEOUT_INT_CLEAR_V << LPPERI_LP_PERI_TIMEOUT_INT_CLEAR_S)
+#define LPPERI_LP_PERI_TIMEOUT_INT_CLEAR_V  0x00000001U
+#define LPPERI_LP_PERI_TIMEOUT_INT_CLEAR_S  30
+/** LPPERI_LP_PERI_TIMEOUT_PROTECT_EN : R/W; bitpos: [31]; default: 1;
+ *  need_des
+ */
+#define LPPERI_LP_PERI_TIMEOUT_PROTECT_EN    (BIT(31))
+#define LPPERI_LP_PERI_TIMEOUT_PROTECT_EN_M  (LPPERI_LP_PERI_TIMEOUT_PROTECT_EN_V << LPPERI_LP_PERI_TIMEOUT_PROTECT_EN_S)
+#define LPPERI_LP_PERI_TIMEOUT_PROTECT_EN_V  0x00000001U
+#define LPPERI_LP_PERI_TIMEOUT_PROTECT_EN_S  31
+
+/** LPPERI_BUS_TIMEOUT_ADDR_REG register
+ *  need_des
+ */
+#define LPPERI_BUS_TIMEOUT_ADDR_REG (DR_REG_LPPERI_BASE + 0x14)
+/** LPPERI_LP_PERI_TIMEOUT_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  need_des
+ */
+#define LPPERI_LP_PERI_TIMEOUT_ADDR    0xFFFFFFFFU
+#define LPPERI_LP_PERI_TIMEOUT_ADDR_M  (LPPERI_LP_PERI_TIMEOUT_ADDR_V << LPPERI_LP_PERI_TIMEOUT_ADDR_S)
+#define LPPERI_LP_PERI_TIMEOUT_ADDR_V  0xFFFFFFFFU
+#define LPPERI_LP_PERI_TIMEOUT_ADDR_S  0
+
+/** LPPERI_BUS_TIMEOUT_UID_REG register
+ *  need_des
+ */
+#define LPPERI_BUS_TIMEOUT_UID_REG (DR_REG_LPPERI_BASE + 0x18)
+/** LPPERI_LP_PERI_TIMEOUT_UID : RO; bitpos: [6:0]; default: 0;
+ *  need_des
+ */
+#define LPPERI_LP_PERI_TIMEOUT_UID    0x0000007FU
+#define LPPERI_LP_PERI_TIMEOUT_UID_M  (LPPERI_LP_PERI_TIMEOUT_UID_V << LPPERI_LP_PERI_TIMEOUT_UID_S)
+#define LPPERI_LP_PERI_TIMEOUT_UID_V  0x0000007FU
+#define LPPERI_LP_PERI_TIMEOUT_UID_S  0
+
+/** LPPERI_MEM_CTRL_REG register
+ *  need_des
+ */
+#define LPPERI_MEM_CTRL_REG (DR_REG_LPPERI_BASE + 0x1c)
+/** LPPERI_UART_WAKEUP_FLAG_CLR : WT; bitpos: [0]; default: 0;
+ *  need_des
+ */
+#define LPPERI_UART_WAKEUP_FLAG_CLR    (BIT(0))
+#define LPPERI_UART_WAKEUP_FLAG_CLR_M  (LPPERI_UART_WAKEUP_FLAG_CLR_V << LPPERI_UART_WAKEUP_FLAG_CLR_S)
+#define LPPERI_UART_WAKEUP_FLAG_CLR_V  0x00000001U
+#define LPPERI_UART_WAKEUP_FLAG_CLR_S  0
+/** LPPERI_UART_WAKEUP_FLAG : R/WTC/SS; bitpos: [1]; default: 0;
+ *  need_des
+ */
+#define LPPERI_UART_WAKEUP_FLAG    (BIT(1))
+#define LPPERI_UART_WAKEUP_FLAG_M  (LPPERI_UART_WAKEUP_FLAG_V << LPPERI_UART_WAKEUP_FLAG_S)
+#define LPPERI_UART_WAKEUP_FLAG_V  0x00000001U
+#define LPPERI_UART_WAKEUP_FLAG_S  1
+/** LPPERI_UART_WAKEUP_EN : R/W; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define LPPERI_UART_WAKEUP_EN    (BIT(29))
+#define LPPERI_UART_WAKEUP_EN_M  (LPPERI_UART_WAKEUP_EN_V << LPPERI_UART_WAKEUP_EN_S)
+#define LPPERI_UART_WAKEUP_EN_V  0x00000001U
+#define LPPERI_UART_WAKEUP_EN_S  29
+/** LPPERI_UART_MEM_FORCE_PD : R/W; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define LPPERI_UART_MEM_FORCE_PD    (BIT(30))
+#define LPPERI_UART_MEM_FORCE_PD_M  (LPPERI_UART_MEM_FORCE_PD_V << LPPERI_UART_MEM_FORCE_PD_S)
+#define LPPERI_UART_MEM_FORCE_PD_V  0x00000001U
+#define LPPERI_UART_MEM_FORCE_PD_S  30
+/** LPPERI_UART_MEM_FORCE_PU : R/W; bitpos: [31]; default: 1;
+ *  need_des
+ */
+#define LPPERI_UART_MEM_FORCE_PU    (BIT(31))
+#define LPPERI_UART_MEM_FORCE_PU_M  (LPPERI_UART_MEM_FORCE_PU_V << LPPERI_UART_MEM_FORCE_PU_S)
+#define LPPERI_UART_MEM_FORCE_PU_V  0x00000001U
+#define LPPERI_UART_MEM_FORCE_PU_S  31
+
+/** LPPERI_INTERRUPT_SOURCE_REG register
+ *  need_des
+ */
+#define LPPERI_INTERRUPT_SOURCE_REG (DR_REG_LPPERI_BASE + 0x20)
+/** LPPERI_LP_INTERRUPT_SOURCE : RO; bitpos: [5:0]; default: 0;
+ *  BIT5~BIT0: pmu_lp_int, modem_lp_int, lp_timer_lp_int, lp_uart_int, lp_i2c_int,
+ *  lp_io_int
+ */
+#define LPPERI_LP_INTERRUPT_SOURCE    0x0000003FU
+#define LPPERI_LP_INTERRUPT_SOURCE_M  (LPPERI_LP_INTERRUPT_SOURCE_V << LPPERI_LP_INTERRUPT_SOURCE_S)
+#define LPPERI_LP_INTERRUPT_SOURCE_V  0x0000003FU
+#define LPPERI_LP_INTERRUPT_SOURCE_S  0
+
+/** LPPERI_DATE_REG register
+ *  need_des
+ */
+#define LPPERI_DATE_REG (DR_REG_LPPERI_BASE + 0x3fc)
+/** LPPERI_LPPERI_DATE : R/W; bitpos: [30:0]; default: 35676464;
+ *  need_des
+ */
+#define LPPERI_LPPERI_DATE    0x7FFFFFFFU
+#define LPPERI_LPPERI_DATE_M  (LPPERI_LPPERI_DATE_V << LPPERI_LPPERI_DATE_S)
+#define LPPERI_LPPERI_DATE_V  0x7FFFFFFFU
+#define LPPERI_LPPERI_DATE_S  0
+/** LPPERI_CLK_EN : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define LPPERI_CLK_EN    (BIT(31))
+#define LPPERI_CLK_EN_M  (LPPERI_CLK_EN_V << LPPERI_CLK_EN_S)
+#define LPPERI_CLK_EN_V  0x00000001U
+#define LPPERI_CLK_EN_S  31
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/lpperi_struct.h b/components/soc/esp32c6/include/soc/lpperi_struct.h
new file mode 100644
index 0000000000..278301712c
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/lpperi_struct.h
@@ -0,0 +1,262 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: configure_register */
+/** Type of clk_en register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:24;
+        /** rng_ck_en : R/W; bitpos: [24]; default: 1;
+         *  need_des
+         */
+        uint32_t rng_ck_en:1;
+        /** otp_dbg_ck_en : R/W; bitpos: [25]; default: 1;
+         *  need_des
+         */
+        uint32_t otp_dbg_ck_en:1;
+        /** lp_uart_ck_en : R/W; bitpos: [26]; default: 1;
+         *  need_des
+         */
+        uint32_t lp_uart_ck_en:1;
+        /** lp_io_ck_en : R/W; bitpos: [27]; default: 1;
+         *  need_des
+         */
+        uint32_t lp_io_ck_en:1;
+        /** lp_ext_i2c_ck_en : R/W; bitpos: [28]; default: 1;
+         *  need_des
+         */
+        uint32_t lp_ext_i2c_ck_en:1;
+        /** lp_ana_i2c_ck_en : R/W; bitpos: [29]; default: 1;
+         *  need_des
+         */
+        uint32_t lp_ana_i2c_ck_en:1;
+        /** efuse_ck_en : R/W; bitpos: [30]; default: 1;
+         *  need_des
+         */
+        uint32_t efuse_ck_en:1;
+        /** lp_cpu_ck_en : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_cpu_ck_en:1;
+    };
+    uint32_t val;
+} lpperi_clk_en_reg_t;
+
+/** Type of reset_en register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:23;
+        /** bus_reset_en : WT; bitpos: [23]; default: 0;
+         *  need_des
+         */
+        uint32_t bus_reset_en:1;
+        uint32_t reserved_24:1;
+        /** otp_dbg_reset_en : R/W; bitpos: [25]; default: 0;
+         *  need_des
+         */
+        uint32_t otp_dbg_reset_en:1;
+        /** lp_uart_reset_en : R/W; bitpos: [26]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_uart_reset_en:1;
+        /** lp_io_reset_en : R/W; bitpos: [27]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_io_reset_en:1;
+        /** lp_ext_i2c_reset_en : R/W; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_ext_i2c_reset_en:1;
+        /** lp_ana_i2c_reset_en : R/W; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_ana_i2c_reset_en:1;
+        /** efuse_reset_en : R/W; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t efuse_reset_en:1;
+        /** lp_cpu_reset_en : WT; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_cpu_reset_en:1;
+    };
+    uint32_t val;
+} lpperi_reset_en_reg_t;
+
+/** Type of rng_data register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** rnd_data : RO; bitpos: [31:0]; default: 0;
+         *  need_des
+         */
+        uint32_t rnd_data:32;
+    };
+    uint32_t val;
+} lpperi_rng_data_reg_t;
+
+/** Type of cpu register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** lpcore_dbgm_unavaliable : R/W; bitpos: [31]; default: 1;
+         *  need_des
+         */
+        uint32_t lpcore_dbgm_unavaliable:1;
+    };
+    uint32_t val;
+} lpperi_cpu_reg_t;
+
+/** Type of bus_timeout register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:14;
+        /** lp_peri_timeout_thres : R/W; bitpos: [29:14]; default: 65535;
+         *  need_des
+         */
+        uint32_t lp_peri_timeout_thres:16;
+        /** lp_peri_timeout_int_clear : WT; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_peri_timeout_int_clear:1;
+        /** lp_peri_timeout_protect_en : R/W; bitpos: [31]; default: 1;
+         *  need_des
+         */
+        uint32_t lp_peri_timeout_protect_en:1;
+    };
+    uint32_t val;
+} lpperi_bus_timeout_reg_t;
+
+/** Type of bus_timeout_addr register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** lp_peri_timeout_addr : RO; bitpos: [31:0]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_peri_timeout_addr:32;
+    };
+    uint32_t val;
+} lpperi_bus_timeout_addr_reg_t;
+
+/** Type of bus_timeout_uid register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** lp_peri_timeout_uid : RO; bitpos: [6:0]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_peri_timeout_uid:7;
+        uint32_t reserved_7:25;
+    };
+    uint32_t val;
+} lpperi_bus_timeout_uid_reg_t;
+
+/** Type of mem_ctrl register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** uart_wakeup_flag_clr : WT; bitpos: [0]; default: 0;
+         *  need_des
+         */
+        uint32_t uart_wakeup_flag_clr:1;
+        /** uart_wakeup_flag : R/WTC/SS; bitpos: [1]; default: 0;
+         *  need_des
+         */
+        uint32_t uart_wakeup_flag:1;
+        uint32_t reserved_2:27;
+        /** uart_wakeup_en : R/W; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t uart_wakeup_en:1;
+        /** uart_mem_force_pd : R/W; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t uart_mem_force_pd:1;
+        /** uart_mem_force_pu : R/W; bitpos: [31]; default: 1;
+         *  need_des
+         */
+        uint32_t uart_mem_force_pu:1;
+    };
+    uint32_t val;
+} lpperi_mem_ctrl_reg_t;
+
+/** Type of interrupt_source register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** lp_interrupt_source : RO; bitpos: [5:0]; default: 0;
+         *  BIT5~BIT0: pmu_lp_int, modem_lp_int, lp_timer_lp_int, lp_uart_int, lp_i2c_int,
+         *  lp_io_int
+         */
+        uint32_t lp_interrupt_source:6;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} lpperi_interrupt_source_reg_t;
+
+
+/** Group: Version register */
+/** Type of date register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** lpperi_date : R/W; bitpos: [30:0]; default: 35676464;
+         *  need_des
+         */
+        uint32_t lpperi_date:31;
+        /** clk_en : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t clk_en:1;
+    };
+    uint32_t val;
+} lpperi_date_reg_t;
+
+
+typedef struct lpperi_dev_t {
+    volatile lpperi_clk_en_reg_t clk_en;
+    volatile lpperi_reset_en_reg_t reset_en;
+    volatile lpperi_rng_data_reg_t rng_data;
+    volatile lpperi_cpu_reg_t cpu;
+    volatile lpperi_bus_timeout_reg_t bus_timeout;
+    volatile lpperi_bus_timeout_addr_reg_t bus_timeout_addr;
+    volatile lpperi_bus_timeout_uid_reg_t bus_timeout_uid;
+    volatile lpperi_mem_ctrl_reg_t mem_ctrl;
+    volatile lpperi_interrupt_source_reg_t interrupt_source;
+    uint32_t reserved_024[246];
+    volatile lpperi_date_reg_t date;
+} lpperi_dev_t;
+
+extern lpperi_dev_t LPPERI;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(lpperi_dev_t) == 0x400, "Invalid size of lpperi_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/mcpwm_reg.h b/components/soc/esp32c6/include/soc/mcpwm_reg.h
new file mode 100644
index 0000000000..4eacabbc9c
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/mcpwm_reg.h
@@ -0,0 +1,4137 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** MCPWM_CLK_CFG_REG register
+ *  PWM clock prescaler register.
+ */
+#define MCPWM_CLK_CFG_REG(i) (REG_MCPWM_BASE(i) + 0x0)
+/** MCPWM_CLK_PRESCALE : R/W; bitpos: [7:0]; default: 0;
+ *  Period of PWM_clk = 6.25ns * (PWM_CLK_PRESCALE + 1)
+ */
+#define MCPWM_CLK_PRESCALE    0x000000FFU
+#define MCPWM_CLK_PRESCALE_M  (MCPWM_CLK_PRESCALE_V << MCPWM_CLK_PRESCALE_S)
+#define MCPWM_CLK_PRESCALE_V  0x000000FFU
+#define MCPWM_CLK_PRESCALE_S  0
+
+/** MCPWM_TIMER0_CFG0_REG register
+ *  PWM timer0 period and update method configuration register.
+ */
+#define MCPWM_TIMER0_CFG0_REG(i) (REG_MCPWM_BASE(i) + 0x4)
+/** MCPWM_TIMER0_PRESCALE : R/W; bitpos: [7:0]; default: 0;
+ *  period of PT0_clk = Period of PWM_clk * (PWM_TIMER0_PRESCALE + 1)
+ */
+#define MCPWM_TIMER0_PRESCALE    0x000000FFU
+#define MCPWM_TIMER0_PRESCALE_M  (MCPWM_TIMER0_PRESCALE_V << MCPWM_TIMER0_PRESCALE_S)
+#define MCPWM_TIMER0_PRESCALE_V  0x000000FFU
+#define MCPWM_TIMER0_PRESCALE_S  0
+/** MCPWM_TIMER0_PERIOD : R/W; bitpos: [23:8]; default: 255;
+ *  period shadow register of PWM timer0
+ */
+#define MCPWM_TIMER0_PERIOD    0x0000FFFFU
+#define MCPWM_TIMER0_PERIOD_M  (MCPWM_TIMER0_PERIOD_V << MCPWM_TIMER0_PERIOD_S)
+#define MCPWM_TIMER0_PERIOD_V  0x0000FFFFU
+#define MCPWM_TIMER0_PERIOD_S  8
+/** MCPWM_TIMER0_PERIOD_UPMETHOD : R/W; bitpos: [25:24]; default: 0;
+ *  Update method for active register of PWM timer0 period, 0: immediate, 1: TEZ, 2:
+ *  sync, 3: TEZ | sync. TEZ here and below means timer equal zero event
+ */
+#define MCPWM_TIMER0_PERIOD_UPMETHOD    0x00000003U
+#define MCPWM_TIMER0_PERIOD_UPMETHOD_M  (MCPWM_TIMER0_PERIOD_UPMETHOD_V << MCPWM_TIMER0_PERIOD_UPMETHOD_S)
+#define MCPWM_TIMER0_PERIOD_UPMETHOD_V  0x00000003U
+#define MCPWM_TIMER0_PERIOD_UPMETHOD_S  24
+
+/** MCPWM_TIMER0_CFG1_REG register
+ *  PWM timer0 working mode and start/stop control configuration register.
+ */
+#define MCPWM_TIMER0_CFG1_REG(i) (REG_MCPWM_BASE(i) + 0x8)
+/** MCPWM_TIMER0_START : R/W/SC; bitpos: [2:0]; default: 0;
+ *  PWM timer0 start and stop control. 0: if PWM timer0 starts, then stops at TEZ, 1:
+ *  if timer0 starts, then stops at TEP, 2: PWM timer0 starts and runs on, 3: timer0
+ *  starts and stops at the next TEZ, 4: timer0 starts and stops at the next TEP. TEP
+ *  here and below means the event that happens when the timer equals to period
+ */
+#define MCPWM_TIMER0_START    0x00000007U
+#define MCPWM_TIMER0_START_M  (MCPWM_TIMER0_START_V << MCPWM_TIMER0_START_S)
+#define MCPWM_TIMER0_START_V  0x00000007U
+#define MCPWM_TIMER0_START_S  0
+/** MCPWM_TIMER0_MOD : R/W; bitpos: [4:3]; default: 0;
+ *  PWM timer0 working mode, 0: freeze, 1: increase mode, 2: decrease mode, 3: up-down
+ *  mode
+ */
+#define MCPWM_TIMER0_MOD    0x00000003U
+#define MCPWM_TIMER0_MOD_M  (MCPWM_TIMER0_MOD_V << MCPWM_TIMER0_MOD_S)
+#define MCPWM_TIMER0_MOD_V  0x00000003U
+#define MCPWM_TIMER0_MOD_S  3
+
+/** MCPWM_TIMER0_SYNC_REG register
+ *  PWM timer0 sync function configuration register.
+ */
+#define MCPWM_TIMER0_SYNC_REG(i) (REG_MCPWM_BASE(i) + 0xc)
+/** MCPWM_TIMER0_SYNCI_EN : R/W; bitpos: [0]; default: 0;
+ *  When set, timer reloading with phase on sync input event is enabled.
+ */
+#define MCPWM_TIMER0_SYNCI_EN    (BIT(0))
+#define MCPWM_TIMER0_SYNCI_EN_M  (MCPWM_TIMER0_SYNCI_EN_V << MCPWM_TIMER0_SYNCI_EN_S)
+#define MCPWM_TIMER0_SYNCI_EN_V  0x00000001U
+#define MCPWM_TIMER0_SYNCI_EN_S  0
+/** MCPWM_TIMER0_SYNC_SW : R/W; bitpos: [1]; default: 0;
+ *  Toggling this bit will trigger a software sync.
+ */
+#define MCPWM_TIMER0_SYNC_SW    (BIT(1))
+#define MCPWM_TIMER0_SYNC_SW_M  (MCPWM_TIMER0_SYNC_SW_V << MCPWM_TIMER0_SYNC_SW_S)
+#define MCPWM_TIMER0_SYNC_SW_V  0x00000001U
+#define MCPWM_TIMER0_SYNC_SW_S  1
+/** MCPWM_TIMER0_SYNCO_SEL : R/W; bitpos: [3:2]; default: 0;
+ *  PWM timer0 sync_out selection, 0: sync_in, 1: TEZ, 2: TEP, and sync out will always
+ *  generate when toggling the reg_timer0_sync_sw bit
+ */
+#define MCPWM_TIMER0_SYNCO_SEL    0x00000003U
+#define MCPWM_TIMER0_SYNCO_SEL_M  (MCPWM_TIMER0_SYNCO_SEL_V << MCPWM_TIMER0_SYNCO_SEL_S)
+#define MCPWM_TIMER0_SYNCO_SEL_V  0x00000003U
+#define MCPWM_TIMER0_SYNCO_SEL_S  2
+/** MCPWM_TIMER0_PHASE : R/W; bitpos: [19:4]; default: 0;
+ *  phase for timer reload on sync event
+ */
+#define MCPWM_TIMER0_PHASE    0x0000FFFFU
+#define MCPWM_TIMER0_PHASE_M  (MCPWM_TIMER0_PHASE_V << MCPWM_TIMER0_PHASE_S)
+#define MCPWM_TIMER0_PHASE_V  0x0000FFFFU
+#define MCPWM_TIMER0_PHASE_S  4
+/** MCPWM_TIMER0_PHASE_DIRECTION : R/W; bitpos: [20]; default: 0;
+ *  Configure the PWM timer0's direction when timer0 mode is up-down mode:
+ *  0-increase,1-decrease
+ */
+#define MCPWM_TIMER0_PHASE_DIRECTION    (BIT(20))
+#define MCPWM_TIMER0_PHASE_DIRECTION_M  (MCPWM_TIMER0_PHASE_DIRECTION_V << MCPWM_TIMER0_PHASE_DIRECTION_S)
+#define MCPWM_TIMER0_PHASE_DIRECTION_V  0x00000001U
+#define MCPWM_TIMER0_PHASE_DIRECTION_S  20
+
+/** MCPWM_TIMER0_STATUS_REG register
+ *  PWM timer0 status register.
+ */
+#define MCPWM_TIMER0_STATUS_REG(i) (REG_MCPWM_BASE(i) + 0x10)
+/** MCPWM_TIMER0_VALUE : RO; bitpos: [15:0]; default: 0;
+ *  current PWM timer0 counter value
+ */
+#define MCPWM_TIMER0_VALUE    0x0000FFFFU
+#define MCPWM_TIMER0_VALUE_M  (MCPWM_TIMER0_VALUE_V << MCPWM_TIMER0_VALUE_S)
+#define MCPWM_TIMER0_VALUE_V  0x0000FFFFU
+#define MCPWM_TIMER0_VALUE_S  0
+/** MCPWM_TIMER0_DIRECTION : RO; bitpos: [16]; default: 0;
+ *  current PWM timer0 counter direction, 0: increment 1: decrement
+ */
+#define MCPWM_TIMER0_DIRECTION    (BIT(16))
+#define MCPWM_TIMER0_DIRECTION_M  (MCPWM_TIMER0_DIRECTION_V << MCPWM_TIMER0_DIRECTION_S)
+#define MCPWM_TIMER0_DIRECTION_V  0x00000001U
+#define MCPWM_TIMER0_DIRECTION_S  16
+
+/** MCPWM_TIMER1_CFG0_REG register
+ *  PWM timer1 period and update method configuration register.
+ */
+#define MCPWM_TIMER1_CFG0_REG(i) (REG_MCPWM_BASE(i) + 0x14)
+/** MCPWM_TIMER1_PRESCALE : R/W; bitpos: [7:0]; default: 0;
+ *  period of PT0_clk = Period of PWM_clk * (PWM_timer1_PRESCALE + 1)
+ */
+#define MCPWM_TIMER1_PRESCALE    0x000000FFU
+#define MCPWM_TIMER1_PRESCALE_M  (MCPWM_TIMER1_PRESCALE_V << MCPWM_TIMER1_PRESCALE_S)
+#define MCPWM_TIMER1_PRESCALE_V  0x000000FFU
+#define MCPWM_TIMER1_PRESCALE_S  0
+/** MCPWM_TIMER1_PERIOD : R/W; bitpos: [23:8]; default: 255;
+ *  period shadow register of PWM timer1
+ */
+#define MCPWM_TIMER1_PERIOD    0x0000FFFFU
+#define MCPWM_TIMER1_PERIOD_M  (MCPWM_TIMER1_PERIOD_V << MCPWM_TIMER1_PERIOD_S)
+#define MCPWM_TIMER1_PERIOD_V  0x0000FFFFU
+#define MCPWM_TIMER1_PERIOD_S  8
+/** MCPWM_TIMER1_PERIOD_UPMETHOD : R/W; bitpos: [25:24]; default: 0;
+ *  Update method for active register of PWM timer1 period, 0: immediate, 1: TEZ, 2:
+ *  sync, 3: TEZ | sync. TEZ here and below means timer equal zero event
+ */
+#define MCPWM_TIMER1_PERIOD_UPMETHOD    0x00000003U
+#define MCPWM_TIMER1_PERIOD_UPMETHOD_M  (MCPWM_TIMER1_PERIOD_UPMETHOD_V << MCPWM_TIMER1_PERIOD_UPMETHOD_S)
+#define MCPWM_TIMER1_PERIOD_UPMETHOD_V  0x00000003U
+#define MCPWM_TIMER1_PERIOD_UPMETHOD_S  24
+
+/** MCPWM_TIMER1_CFG1_REG register
+ *  PWM timer1 working mode and start/stop control configuration register.
+ */
+#define MCPWM_TIMER1_CFG1_REG(i) (REG_MCPWM_BASE(i) + 0x18)
+/** MCPWM_TIMER1_START : R/W/SC; bitpos: [2:0]; default: 0;
+ *  PWM timer1 start and stop control. 0: if PWM timer1 starts, then stops at TEZ, 1:
+ *  if timer1 starts, then stops at TEP, 2: PWM timer1 starts and runs on, 3: timer1
+ *  starts and stops at the next TEZ, 4: timer1 starts and stops at the next TEP. TEP
+ *  here and below means the event that happens when the timer equals to period
+ */
+#define MCPWM_TIMER1_START    0x00000007U
+#define MCPWM_TIMER1_START_M  (MCPWM_TIMER1_START_V << MCPWM_TIMER1_START_S)
+#define MCPWM_TIMER1_START_V  0x00000007U
+#define MCPWM_TIMER1_START_S  0
+/** MCPWM_TIMER1_MOD : R/W; bitpos: [4:3]; default: 0;
+ *  PWM timer1 working mode, 0: freeze, 1: increase mode, 2: decrease mode, 3: up-down
+ *  mode
+ */
+#define MCPWM_TIMER1_MOD    0x00000003U
+#define MCPWM_TIMER1_MOD_M  (MCPWM_TIMER1_MOD_V << MCPWM_TIMER1_MOD_S)
+#define MCPWM_TIMER1_MOD_V  0x00000003U
+#define MCPWM_TIMER1_MOD_S  3
+
+/** MCPWM_TIMER1_SYNC_REG register
+ *  PWM timer1 sync function configuration register.
+ */
+#define MCPWM_TIMER1_SYNC_REG(i) (REG_MCPWM_BASE(i) + 0x1c)
+/** MCPWM_TIMER1_SYNCI_EN : R/W; bitpos: [0]; default: 0;
+ *  When set, timer reloading with phase on sync input event is enabled.
+ */
+#define MCPWM_TIMER1_SYNCI_EN    (BIT(0))
+#define MCPWM_TIMER1_SYNCI_EN_M  (MCPWM_TIMER1_SYNCI_EN_V << MCPWM_TIMER1_SYNCI_EN_S)
+#define MCPWM_TIMER1_SYNCI_EN_V  0x00000001U
+#define MCPWM_TIMER1_SYNCI_EN_S  0
+/** MCPWM_TIMER1_SYNC_SW : R/W; bitpos: [1]; default: 0;
+ *  Toggling this bit will trigger a software sync.
+ */
+#define MCPWM_TIMER1_SYNC_SW    (BIT(1))
+#define MCPWM_TIMER1_SYNC_SW_M  (MCPWM_TIMER1_SYNC_SW_V << MCPWM_TIMER1_SYNC_SW_S)
+#define MCPWM_TIMER1_SYNC_SW_V  0x00000001U
+#define MCPWM_TIMER1_SYNC_SW_S  1
+/** MCPWM_TIMER1_SYNCO_SEL : R/W; bitpos: [3:2]; default: 0;
+ *  PWM timer1 sync_out selection, 0: sync_in, 1: TEZ, 2: TEP, and sync out will always
+ *  generate when toggling the reg_timer1_sync_sw bit
+ */
+#define MCPWM_TIMER1_SYNCO_SEL    0x00000003U
+#define MCPWM_TIMER1_SYNCO_SEL_M  (MCPWM_TIMER1_SYNCO_SEL_V << MCPWM_TIMER1_SYNCO_SEL_S)
+#define MCPWM_TIMER1_SYNCO_SEL_V  0x00000003U
+#define MCPWM_TIMER1_SYNCO_SEL_S  2
+/** MCPWM_TIMER1_PHASE : R/W; bitpos: [19:4]; default: 0;
+ *  phase for timer reload on sync event
+ */
+#define MCPWM_TIMER1_PHASE    0x0000FFFFU
+#define MCPWM_TIMER1_PHASE_M  (MCPWM_TIMER1_PHASE_V << MCPWM_TIMER1_PHASE_S)
+#define MCPWM_TIMER1_PHASE_V  0x0000FFFFU
+#define MCPWM_TIMER1_PHASE_S  4
+/** MCPWM_TIMER1_PHASE_DIRECTION : R/W; bitpos: [20]; default: 0;
+ *  Configure the PWM timer1's direction when timer1 mode is up-down mode:
+ *  0-increase,1-decrease
+ */
+#define MCPWM_TIMER1_PHASE_DIRECTION    (BIT(20))
+#define MCPWM_TIMER1_PHASE_DIRECTION_M  (MCPWM_TIMER1_PHASE_DIRECTION_V << MCPWM_TIMER1_PHASE_DIRECTION_S)
+#define MCPWM_TIMER1_PHASE_DIRECTION_V  0x00000001U
+#define MCPWM_TIMER1_PHASE_DIRECTION_S  20
+
+/** MCPWM_TIMER1_STATUS_REG register
+ *  PWM timer1 status register.
+ */
+#define MCPWM_TIMER1_STATUS_REG(i) (REG_MCPWM_BASE(i) + 0x20)
+/** MCPWM_TIMER1_VALUE : RO; bitpos: [15:0]; default: 0;
+ *  current PWM timer1 counter value
+ */
+#define MCPWM_TIMER1_VALUE    0x0000FFFFU
+#define MCPWM_TIMER1_VALUE_M  (MCPWM_TIMER1_VALUE_V << MCPWM_TIMER1_VALUE_S)
+#define MCPWM_TIMER1_VALUE_V  0x0000FFFFU
+#define MCPWM_TIMER1_VALUE_S  0
+/** MCPWM_TIMER1_DIRECTION : RO; bitpos: [16]; default: 0;
+ *  current PWM timer1 counter direction, 0: increment 1: decrement
+ */
+#define MCPWM_TIMER1_DIRECTION    (BIT(16))
+#define MCPWM_TIMER1_DIRECTION_M  (MCPWM_TIMER1_DIRECTION_V << MCPWM_TIMER1_DIRECTION_S)
+#define MCPWM_TIMER1_DIRECTION_V  0x00000001U
+#define MCPWM_TIMER1_DIRECTION_S  16
+
+/** MCPWM_TIMER2_CFG0_REG register
+ *  PWM timer2 period and update method configuration register.
+ */
+#define MCPWM_TIMER2_CFG0_REG(i) (REG_MCPWM_BASE(i) + 0x24)
+/** MCPWM_TIMER2_PRESCALE : R/W; bitpos: [7:0]; default: 0;
+ *  period of PT0_clk = Period of PWM_clk * (PWM_timer2_PRESCALE + 1)
+ */
+#define MCPWM_TIMER2_PRESCALE    0x000000FFU
+#define MCPWM_TIMER2_PRESCALE_M  (MCPWM_TIMER2_PRESCALE_V << MCPWM_TIMER2_PRESCALE_S)
+#define MCPWM_TIMER2_PRESCALE_V  0x000000FFU
+#define MCPWM_TIMER2_PRESCALE_S  0
+/** MCPWM_TIMER2_PERIOD : R/W; bitpos: [23:8]; default: 255;
+ *  period shadow register of PWM timer2
+ */
+#define MCPWM_TIMER2_PERIOD    0x0000FFFFU
+#define MCPWM_TIMER2_PERIOD_M  (MCPWM_TIMER2_PERIOD_V << MCPWM_TIMER2_PERIOD_S)
+#define MCPWM_TIMER2_PERIOD_V  0x0000FFFFU
+#define MCPWM_TIMER2_PERIOD_S  8
+/** MCPWM_TIMER2_PERIOD_UPMETHOD : R/W; bitpos: [25:24]; default: 0;
+ *  Update method for active register of PWM timer2 period, 0: immediate, 1: TEZ, 2:
+ *  sync, 3: TEZ | sync. TEZ here and below means timer equal zero event
+ */
+#define MCPWM_TIMER2_PERIOD_UPMETHOD    0x00000003U
+#define MCPWM_TIMER2_PERIOD_UPMETHOD_M  (MCPWM_TIMER2_PERIOD_UPMETHOD_V << MCPWM_TIMER2_PERIOD_UPMETHOD_S)
+#define MCPWM_TIMER2_PERIOD_UPMETHOD_V  0x00000003U
+#define MCPWM_TIMER2_PERIOD_UPMETHOD_S  24
+
+/** MCPWM_TIMER2_CFG1_REG register
+ *  PWM timer2 working mode and start/stop control configuration register.
+ */
+#define MCPWM_TIMER2_CFG1_REG(i) (REG_MCPWM_BASE(i) + 0x28)
+/** MCPWM_TIMER2_START : R/W/SC; bitpos: [2:0]; default: 0;
+ *  PWM timer2 start and stop control. 0: if PWM timer2 starts, then stops at TEZ, 1:
+ *  if timer2 starts, then stops at TEP, 2: PWM timer2 starts and runs on, 3: timer2
+ *  starts and stops at the next TEZ, 4: timer2 starts and stops at the next TEP. TEP
+ *  here and below means the event that happens when the timer equals to period
+ */
+#define MCPWM_TIMER2_START    0x00000007U
+#define MCPWM_TIMER2_START_M  (MCPWM_TIMER2_START_V << MCPWM_TIMER2_START_S)
+#define MCPWM_TIMER2_START_V  0x00000007U
+#define MCPWM_TIMER2_START_S  0
+/** MCPWM_TIMER2_MOD : R/W; bitpos: [4:3]; default: 0;
+ *  PWM timer2 working mode, 0: freeze, 1: increase mode, 2: decrease mode, 3: up-down
+ *  mode
+ */
+#define MCPWM_TIMER2_MOD    0x00000003U
+#define MCPWM_TIMER2_MOD_M  (MCPWM_TIMER2_MOD_V << MCPWM_TIMER2_MOD_S)
+#define MCPWM_TIMER2_MOD_V  0x00000003U
+#define MCPWM_TIMER2_MOD_S  3
+
+/** MCPWM_TIMER2_SYNC_REG register
+ *  PWM timer2 sync function configuration register.
+ */
+#define MCPWM_TIMER2_SYNC_REG(i) (REG_MCPWM_BASE(i) + 0x2c)
+/** MCPWM_TIMER2_SYNCI_EN : R/W; bitpos: [0]; default: 0;
+ *  When set, timer reloading with phase on sync input event is enabled.
+ */
+#define MCPWM_TIMER2_SYNCI_EN    (BIT(0))
+#define MCPWM_TIMER2_SYNCI_EN_M  (MCPWM_TIMER2_SYNCI_EN_V << MCPWM_TIMER2_SYNCI_EN_S)
+#define MCPWM_TIMER2_SYNCI_EN_V  0x00000001U
+#define MCPWM_TIMER2_SYNCI_EN_S  0
+/** MCPWM_TIMER2_SYNC_SW : R/W; bitpos: [1]; default: 0;
+ *  Toggling this bit will trigger a software sync.
+ */
+#define MCPWM_TIMER2_SYNC_SW    (BIT(1))
+#define MCPWM_TIMER2_SYNC_SW_M  (MCPWM_TIMER2_SYNC_SW_V << MCPWM_TIMER2_SYNC_SW_S)
+#define MCPWM_TIMER2_SYNC_SW_V  0x00000001U
+#define MCPWM_TIMER2_SYNC_SW_S  1
+/** MCPWM_TIMER2_SYNCO_SEL : R/W; bitpos: [3:2]; default: 0;
+ *  PWM timer2 sync_out selection, 0: sync_in, 1: TEZ, 2: TEP, and sync out will always
+ *  generate when toggling the reg_timer0_sync_sw bit
+ */
+#define MCPWM_TIMER2_SYNCO_SEL    0x00000003U
+#define MCPWM_TIMER2_SYNCO_SEL_M  (MCPWM_TIMER2_SYNCO_SEL_V << MCPWM_TIMER2_SYNCO_SEL_S)
+#define MCPWM_TIMER2_SYNCO_SEL_V  0x00000003U
+#define MCPWM_TIMER2_SYNCO_SEL_S  2
+/** MCPWM_TIMER2_PHASE : R/W; bitpos: [19:4]; default: 0;
+ *  phase for timer reload on sync event
+ */
+#define MCPWM_TIMER2_PHASE    0x0000FFFFU
+#define MCPWM_TIMER2_PHASE_M  (MCPWM_TIMER2_PHASE_V << MCPWM_TIMER2_PHASE_S)
+#define MCPWM_TIMER2_PHASE_V  0x0000FFFFU
+#define MCPWM_TIMER2_PHASE_S  4
+/** MCPWM_TIMER2_PHASE_DIRECTION : R/W; bitpos: [20]; default: 0;
+ *  Configure the PWM timer2's direction when timer2 mode is up-down mode:
+ *  0-increase,1-decrease
+ */
+#define MCPWM_TIMER2_PHASE_DIRECTION    (BIT(20))
+#define MCPWM_TIMER2_PHASE_DIRECTION_M  (MCPWM_TIMER2_PHASE_DIRECTION_V << MCPWM_TIMER2_PHASE_DIRECTION_S)
+#define MCPWM_TIMER2_PHASE_DIRECTION_V  0x00000001U
+#define MCPWM_TIMER2_PHASE_DIRECTION_S  20
+
+/** MCPWM_TIMER2_STATUS_REG register
+ *  PWM timer2 status register.
+ */
+#define MCPWM_TIMER2_STATUS_REG(i) (REG_MCPWM_BASE(i) + 0x30)
+/** MCPWM_TIMER2_VALUE : RO; bitpos: [15:0]; default: 0;
+ *  current PWM timer2 counter value
+ */
+#define MCPWM_TIMER2_VALUE    0x0000FFFFU
+#define MCPWM_TIMER2_VALUE_M  (MCPWM_TIMER2_VALUE_V << MCPWM_TIMER2_VALUE_S)
+#define MCPWM_TIMER2_VALUE_V  0x0000FFFFU
+#define MCPWM_TIMER2_VALUE_S  0
+/** MCPWM_TIMER2_DIRECTION : RO; bitpos: [16]; default: 0;
+ *  current PWM timer2 counter direction, 0: increment 1: decrement
+ */
+#define MCPWM_TIMER2_DIRECTION    (BIT(16))
+#define MCPWM_TIMER2_DIRECTION_M  (MCPWM_TIMER2_DIRECTION_V << MCPWM_TIMER2_DIRECTION_S)
+#define MCPWM_TIMER2_DIRECTION_V  0x00000001U
+#define MCPWM_TIMER2_DIRECTION_S  16
+
+/** MCPWM_TIMER_SYNCI_CFG_REG register
+ *  Synchronization input selection for three PWM timers.
+ */
+#define MCPWM_TIMER_SYNCI_CFG_REG(i) (REG_MCPWM_BASE(i) + 0x34)
+/** MCPWM_TIMER0_SYNCISEL : R/W; bitpos: [2:0]; default: 0;
+ *  select sync input for PWM timer0, 1: PWM timer0 sync_out, 2: PWM timer1 sync_out,
+ *  3: PWM timer2 sync_out, 4: SYNC0 from GPIO matrix, 5: SYNC1 from GPIO matrix, 6:
+ *  SYNC2 from GPIO matrix, other values: no sync input selected
+ */
+#define MCPWM_TIMER0_SYNCISEL    0x00000007U
+#define MCPWM_TIMER0_SYNCISEL_M  (MCPWM_TIMER0_SYNCISEL_V << MCPWM_TIMER0_SYNCISEL_S)
+#define MCPWM_TIMER0_SYNCISEL_V  0x00000007U
+#define MCPWM_TIMER0_SYNCISEL_S  0
+/** MCPWM_TIMER1_SYNCISEL : R/W; bitpos: [5:3]; default: 0;
+ *  select sync input for PWM timer1, 1: PWM timer0 sync_out, 2: PWM timer1 sync_out,
+ *  3: PWM timer2 sync_out, 4: SYNC0 from GPIO matrix, 5: SYNC1 from GPIO matrix, 6:
+ *  SYNC2 from GPIO matrix, other values: no sync input selected
+ */
+#define MCPWM_TIMER1_SYNCISEL    0x00000007U
+#define MCPWM_TIMER1_SYNCISEL_M  (MCPWM_TIMER1_SYNCISEL_V << MCPWM_TIMER1_SYNCISEL_S)
+#define MCPWM_TIMER1_SYNCISEL_V  0x00000007U
+#define MCPWM_TIMER1_SYNCISEL_S  3
+/** MCPWM_TIMER2_SYNCISEL : R/W; bitpos: [8:6]; default: 0;
+ *  select sync input for PWM timer2, 1: PWM timer0 sync_out, 2: PWM timer1 sync_out,
+ *  3: PWM timer2 sync_out, 4: SYNC0 from GPIO matrix, 5: SYNC1 from GPIO matrix, 6:
+ *  SYNC2 from GPIO matrix, other values: no sync input selected
+ */
+#define MCPWM_TIMER2_SYNCISEL    0x00000007U
+#define MCPWM_TIMER2_SYNCISEL_M  (MCPWM_TIMER2_SYNCISEL_V << MCPWM_TIMER2_SYNCISEL_S)
+#define MCPWM_TIMER2_SYNCISEL_V  0x00000007U
+#define MCPWM_TIMER2_SYNCISEL_S  6
+/** MCPWM_EXTERNAL_SYNCI0_INVERT : R/W; bitpos: [9]; default: 0;
+ *  invert SYNC0 from GPIO matrix
+ */
+#define MCPWM_EXTERNAL_SYNCI0_INVERT    (BIT(9))
+#define MCPWM_EXTERNAL_SYNCI0_INVERT_M  (MCPWM_EXTERNAL_SYNCI0_INVERT_V << MCPWM_EXTERNAL_SYNCI0_INVERT_S)
+#define MCPWM_EXTERNAL_SYNCI0_INVERT_V  0x00000001U
+#define MCPWM_EXTERNAL_SYNCI0_INVERT_S  9
+/** MCPWM_EXTERNAL_SYNCI1_INVERT : R/W; bitpos: [10]; default: 0;
+ *  invert SYNC1 from GPIO matrix
+ */
+#define MCPWM_EXTERNAL_SYNCI1_INVERT    (BIT(10))
+#define MCPWM_EXTERNAL_SYNCI1_INVERT_M  (MCPWM_EXTERNAL_SYNCI1_INVERT_V << MCPWM_EXTERNAL_SYNCI1_INVERT_S)
+#define MCPWM_EXTERNAL_SYNCI1_INVERT_V  0x00000001U
+#define MCPWM_EXTERNAL_SYNCI1_INVERT_S  10
+/** MCPWM_EXTERNAL_SYNCI2_INVERT : R/W; bitpos: [11]; default: 0;
+ *  invert SYNC2 from GPIO matrix
+ */
+#define MCPWM_EXTERNAL_SYNCI2_INVERT    (BIT(11))
+#define MCPWM_EXTERNAL_SYNCI2_INVERT_M  (MCPWM_EXTERNAL_SYNCI2_INVERT_V << MCPWM_EXTERNAL_SYNCI2_INVERT_S)
+#define MCPWM_EXTERNAL_SYNCI2_INVERT_V  0x00000001U
+#define MCPWM_EXTERNAL_SYNCI2_INVERT_S  11
+
+/** MCPWM_OPERATOR_TIMERSEL_REG register
+ *  Select specific timer for PWM operators.
+ */
+#define MCPWM_OPERATOR_TIMERSEL_REG(i) (REG_MCPWM_BASE(i) + 0x38)
+/** MCPWM_OPERATOR0_TIMERSEL : R/W; bitpos: [1:0]; default: 0;
+ *  Select which PWM timer's is the timing reference for PWM operator0, 0: timer0, 1:
+ *  timer1, 2: timer2
+ */
+#define MCPWM_OPERATOR0_TIMERSEL    0x00000003U
+#define MCPWM_OPERATOR0_TIMERSEL_M  (MCPWM_OPERATOR0_TIMERSEL_V << MCPWM_OPERATOR0_TIMERSEL_S)
+#define MCPWM_OPERATOR0_TIMERSEL_V  0x00000003U
+#define MCPWM_OPERATOR0_TIMERSEL_S  0
+/** MCPWM_OPERATOR1_TIMERSEL : R/W; bitpos: [3:2]; default: 0;
+ *  Select which PWM timer's is the timing reference for PWM operator1, 0: timer0, 1:
+ *  timer1, 2: timer2
+ */
+#define MCPWM_OPERATOR1_TIMERSEL    0x00000003U
+#define MCPWM_OPERATOR1_TIMERSEL_M  (MCPWM_OPERATOR1_TIMERSEL_V << MCPWM_OPERATOR1_TIMERSEL_S)
+#define MCPWM_OPERATOR1_TIMERSEL_V  0x00000003U
+#define MCPWM_OPERATOR1_TIMERSEL_S  2
+/** MCPWM_OPERATOR2_TIMERSEL : R/W; bitpos: [5:4]; default: 0;
+ *  Select which PWM timer's is the timing reference for PWM operator2, 0: timer0, 1:
+ *  timer1, 2: timer2
+ */
+#define MCPWM_OPERATOR2_TIMERSEL    0x00000003U
+#define MCPWM_OPERATOR2_TIMERSEL_M  (MCPWM_OPERATOR2_TIMERSEL_V << MCPWM_OPERATOR2_TIMERSEL_S)
+#define MCPWM_OPERATOR2_TIMERSEL_V  0x00000003U
+#define MCPWM_OPERATOR2_TIMERSEL_S  4
+
+/** MCPWM_GEN0_STMP_CFG_REG register
+ *  Transfer status and update method for time stamp registers A and B
+ */
+#define MCPWM_GEN0_STMP_CFG_REG(i) (REG_MCPWM_BASE(i) + 0x3c)
+/** MCPWM_CMPR0_A_UPMETHOD : R/W; bitpos: [3:0]; default: 0;
+ *  Update method for PWM generator 0 time stamp A's active register. When all bits are
+ *  set to 0: immediately, when bit0 is set to 1: TEZ, when bit1 is set to 1: TEP,when
+ *  bit2 is set to 1: sync, when bit3 is set to 1: disable the update.
+ */
+#define MCPWM_CMPR0_A_UPMETHOD    0x0000000FU
+#define MCPWM_CMPR0_A_UPMETHOD_M  (MCPWM_CMPR0_A_UPMETHOD_V << MCPWM_CMPR0_A_UPMETHOD_S)
+#define MCPWM_CMPR0_A_UPMETHOD_V  0x0000000FU
+#define MCPWM_CMPR0_A_UPMETHOD_S  0
+/** MCPWM_CMPR0_B_UPMETHOD : R/W; bitpos: [7:4]; default: 0;
+ *  Update method for PWM generator 0 time stamp B's active register. When all bits are
+ *  set to 0: immediately, when bit0 is set to 1: TEZ, when bit1 is set to 1: TEP,when
+ *  bit2 is set to 1: sync, when bit3 is set to 1: disable the update.
+ */
+#define MCPWM_CMPR0_B_UPMETHOD    0x0000000FU
+#define MCPWM_CMPR0_B_UPMETHOD_M  (MCPWM_CMPR0_B_UPMETHOD_V << MCPWM_CMPR0_B_UPMETHOD_S)
+#define MCPWM_CMPR0_B_UPMETHOD_V  0x0000000FU
+#define MCPWM_CMPR0_B_UPMETHOD_S  4
+/** MCPWM_CMPR0_A_SHDW_FULL : R/W/WTC/SC; bitpos: [8]; default: 0;
+ *  Set and reset by hardware. If set, PWM generator 0 time stamp A's shadow reg is
+ *  filled and waiting to be transferred to A's active reg. If cleared, A's active reg
+ *  has been updated with shadow register latest value
+ */
+#define MCPWM_CMPR0_A_SHDW_FULL    (BIT(8))
+#define MCPWM_CMPR0_A_SHDW_FULL_M  (MCPWM_CMPR0_A_SHDW_FULL_V << MCPWM_CMPR0_A_SHDW_FULL_S)
+#define MCPWM_CMPR0_A_SHDW_FULL_V  0x00000001U
+#define MCPWM_CMPR0_A_SHDW_FULL_S  8
+/** MCPWM_CMPR0_B_SHDW_FULL : R/W/WTC/SC; bitpos: [9]; default: 0;
+ *  Set and reset by hardware. If set, PWM generator 0 time stamp B's shadow reg is
+ *  filled and waiting to be transferred to B's active reg. If cleared, B's active reg
+ *  has been updated with shadow register latest value
+ */
+#define MCPWM_CMPR0_B_SHDW_FULL    (BIT(9))
+#define MCPWM_CMPR0_B_SHDW_FULL_M  (MCPWM_CMPR0_B_SHDW_FULL_V << MCPWM_CMPR0_B_SHDW_FULL_S)
+#define MCPWM_CMPR0_B_SHDW_FULL_V  0x00000001U
+#define MCPWM_CMPR0_B_SHDW_FULL_S  9
+
+/** MCPWM_GEN0_TSTMP_A_REG register
+ *  Shadow register for register A.
+ */
+#define MCPWM_GEN0_TSTMP_A_REG(i) (REG_MCPWM_BASE(i) + 0x40)
+/** MCPWM_CMPR0_A : R/W; bitpos: [15:0]; default: 0;
+ *  PWM generator 0 time stamp A's shadow register
+ */
+#define MCPWM_CMPR0_A    0x0000FFFFU
+#define MCPWM_CMPR0_A_M  (MCPWM_CMPR0_A_V << MCPWM_CMPR0_A_S)
+#define MCPWM_CMPR0_A_V  0x0000FFFFU
+#define MCPWM_CMPR0_A_S  0
+
+/** MCPWM_GEN0_TSTMP_B_REG register
+ *  Shadow register for register B.
+ */
+#define MCPWM_GEN0_TSTMP_B_REG(i) (REG_MCPWM_BASE(i) + 0x44)
+/** MCPWM_CMPR0_B : R/W; bitpos: [15:0]; default: 0;
+ *  PWM generator 0 time stamp B's shadow register
+ */
+#define MCPWM_CMPR0_B    0x0000FFFFU
+#define MCPWM_CMPR0_B_M  (MCPWM_CMPR0_B_V << MCPWM_CMPR0_B_S)
+#define MCPWM_CMPR0_B_V  0x0000FFFFU
+#define MCPWM_CMPR0_B_S  0
+
+/** MCPWM_GEN0_CFG0_REG register
+ *  Fault event T0 and T1 handling
+ */
+#define MCPWM_GEN0_CFG0_REG(i) (REG_MCPWM_BASE(i) + 0x48)
+/** MCPWM_GEN0_CFG_UPMETHOD : R/W; bitpos: [3:0]; default: 0;
+ *  Update method for PWM generator 0's active register of configuration. When all bits
+ *  are set to 0: immediately, when bit0 is set to 1: TEZ, when bit1 is set to
+ *  1:TEP,when bit2 is set to 1:sync,when bit3 is set to 1:disable the update
+ */
+#define MCPWM_GEN0_CFG_UPMETHOD    0x0000000FU
+#define MCPWM_GEN0_CFG_UPMETHOD_M  (MCPWM_GEN0_CFG_UPMETHOD_V << MCPWM_GEN0_CFG_UPMETHOD_S)
+#define MCPWM_GEN0_CFG_UPMETHOD_V  0x0000000FU
+#define MCPWM_GEN0_CFG_UPMETHOD_S  0
+/** MCPWM_GEN0_T0_SEL : R/W; bitpos: [6:4]; default: 0;
+ *  Source selection for PWM generator 0 event_t0, take effect immediately, 0:
+ *  fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none
+ */
+#define MCPWM_GEN0_T0_SEL    0x00000007U
+#define MCPWM_GEN0_T0_SEL_M  (MCPWM_GEN0_T0_SEL_V << MCPWM_GEN0_T0_SEL_S)
+#define MCPWM_GEN0_T0_SEL_V  0x00000007U
+#define MCPWM_GEN0_T0_SEL_S  4
+/** MCPWM_GEN0_T1_SEL : R/W; bitpos: [9:7]; default: 0;
+ *  Source selection for PWM generator 0 event_t1, take effect immediately, 0:
+ *  fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none
+ */
+#define MCPWM_GEN0_T1_SEL    0x00000007U
+#define MCPWM_GEN0_T1_SEL_M  (MCPWM_GEN0_T1_SEL_V << MCPWM_GEN0_T1_SEL_S)
+#define MCPWM_GEN0_T1_SEL_V  0x00000007U
+#define MCPWM_GEN0_T1_SEL_S  7
+
+/** MCPWM_GEN0_FORCE_REG register
+ *  Permissives to force PWM0A and PWM0B outputs by software
+ */
+#define MCPWM_GEN0_FORCE_REG(i) (REG_MCPWM_BASE(i) + 0x4c)
+/** MCPWM_GEN0_CNTUFORCE_UPMETHOD : R/W; bitpos: [5:0]; default: 32;
+ *  Updating method for continuous software force of PWM generator0. When all bits are
+ *  set to 0: immediately, when bit0 is set to 1: TEZ,,when bit1 is set to 1: TEP, when
+ *  bit2 is set to 1: TEA, when bit3 is set to 1: TEB, when bit4 is set to 1: sync,
+ *  when bit5 is set to 1: disable update. (TEA/B here and below means an event
+ *  generated when the timer's value equals to that of register A/B.)
+ */
+#define MCPWM_GEN0_CNTUFORCE_UPMETHOD    0x0000003FU
+#define MCPWM_GEN0_CNTUFORCE_UPMETHOD_M  (MCPWM_GEN0_CNTUFORCE_UPMETHOD_V << MCPWM_GEN0_CNTUFORCE_UPMETHOD_S)
+#define MCPWM_GEN0_CNTUFORCE_UPMETHOD_V  0x0000003FU
+#define MCPWM_GEN0_CNTUFORCE_UPMETHOD_S  0
+/** MCPWM_GEN0_A_CNTUFORCE_MODE : R/W; bitpos: [7:6]; default: 0;
+ *  Continuous software force mode for PWM0A. 0: disabled, 1: low, 2: high, 3: disabled
+ */
+#define MCPWM_GEN0_A_CNTUFORCE_MODE    0x00000003U
+#define MCPWM_GEN0_A_CNTUFORCE_MODE_M  (MCPWM_GEN0_A_CNTUFORCE_MODE_V << MCPWM_GEN0_A_CNTUFORCE_MODE_S)
+#define MCPWM_GEN0_A_CNTUFORCE_MODE_V  0x00000003U
+#define MCPWM_GEN0_A_CNTUFORCE_MODE_S  6
+/** MCPWM_GEN0_B_CNTUFORCE_MODE : R/W; bitpos: [9:8]; default: 0;
+ *  Continuous software force mode for PWM0B. 0: disabled, 1: low, 2: high, 3: disabled
+ */
+#define MCPWM_GEN0_B_CNTUFORCE_MODE    0x00000003U
+#define MCPWM_GEN0_B_CNTUFORCE_MODE_M  (MCPWM_GEN0_B_CNTUFORCE_MODE_V << MCPWM_GEN0_B_CNTUFORCE_MODE_S)
+#define MCPWM_GEN0_B_CNTUFORCE_MODE_V  0x00000003U
+#define MCPWM_GEN0_B_CNTUFORCE_MODE_S  8
+/** MCPWM_GEN0_A_NCIFORCE : R/W; bitpos: [10]; default: 0;
+ *  Trigger of non-continuous immediate software-force event for PWM0A, a toggle will
+ *  trigger a force event.
+ */
+#define MCPWM_GEN0_A_NCIFORCE    (BIT(10))
+#define MCPWM_GEN0_A_NCIFORCE_M  (MCPWM_GEN0_A_NCIFORCE_V << MCPWM_GEN0_A_NCIFORCE_S)
+#define MCPWM_GEN0_A_NCIFORCE_V  0x00000001U
+#define MCPWM_GEN0_A_NCIFORCE_S  10
+/** MCPWM_GEN0_A_NCIFORCE_MODE : R/W; bitpos: [12:11]; default: 0;
+ *  non-continuous immediate software force mode for PWM0A, 0: disabled, 1: low, 2:
+ *  high, 3: disabled
+ */
+#define MCPWM_GEN0_A_NCIFORCE_MODE    0x00000003U
+#define MCPWM_GEN0_A_NCIFORCE_MODE_M  (MCPWM_GEN0_A_NCIFORCE_MODE_V << MCPWM_GEN0_A_NCIFORCE_MODE_S)
+#define MCPWM_GEN0_A_NCIFORCE_MODE_V  0x00000003U
+#define MCPWM_GEN0_A_NCIFORCE_MODE_S  11
+/** MCPWM_GEN0_B_NCIFORCE : R/W; bitpos: [13]; default: 0;
+ *  Trigger of non-continuous immediate software-force event for PWM0B, a toggle will
+ *  trigger a force event.
+ */
+#define MCPWM_GEN0_B_NCIFORCE    (BIT(13))
+#define MCPWM_GEN0_B_NCIFORCE_M  (MCPWM_GEN0_B_NCIFORCE_V << MCPWM_GEN0_B_NCIFORCE_S)
+#define MCPWM_GEN0_B_NCIFORCE_V  0x00000001U
+#define MCPWM_GEN0_B_NCIFORCE_S  13
+/** MCPWM_GEN0_B_NCIFORCE_MODE : R/W; bitpos: [15:14]; default: 0;
+ *  non-continuous immediate software force mode for PWM0B, 0: disabled, 1: low, 2:
+ *  high, 3: disabled
+ */
+#define MCPWM_GEN0_B_NCIFORCE_MODE    0x00000003U
+#define MCPWM_GEN0_B_NCIFORCE_MODE_M  (MCPWM_GEN0_B_NCIFORCE_MODE_V << MCPWM_GEN0_B_NCIFORCE_MODE_S)
+#define MCPWM_GEN0_B_NCIFORCE_MODE_V  0x00000003U
+#define MCPWM_GEN0_B_NCIFORCE_MODE_S  14
+
+/** MCPWM_GEN0_A_REG register
+ *  Actions triggered by events on PWM0A
+ */
+#define MCPWM_GEN0_A_REG(i) (REG_MCPWM_BASE(i) + 0x50)
+/** MCPWM_GEN0_A_UTEZ : R/W; bitpos: [1:0]; default: 0;
+ *  Action on PWM0A triggered by event TEZ when timer increasing
+ */
+#define MCPWM_GEN0_A_UTEZ    0x00000003U
+#define MCPWM_GEN0_A_UTEZ_M  (MCPWM_GEN0_A_UTEZ_V << MCPWM_GEN0_A_UTEZ_S)
+#define MCPWM_GEN0_A_UTEZ_V  0x00000003U
+#define MCPWM_GEN0_A_UTEZ_S  0
+/** MCPWM_GEN0_A_UTEP : R/W; bitpos: [3:2]; default: 0;
+ *  Action on PWM0A triggered by event TEP when timer increasing
+ */
+#define MCPWM_GEN0_A_UTEP    0x00000003U
+#define MCPWM_GEN0_A_UTEP_M  (MCPWM_GEN0_A_UTEP_V << MCPWM_GEN0_A_UTEP_S)
+#define MCPWM_GEN0_A_UTEP_V  0x00000003U
+#define MCPWM_GEN0_A_UTEP_S  2
+/** MCPWM_GEN0_A_UTEA : R/W; bitpos: [5:4]; default: 0;
+ *  Action on PWM0A triggered by event TEA when timer increasing
+ */
+#define MCPWM_GEN0_A_UTEA    0x00000003U
+#define MCPWM_GEN0_A_UTEA_M  (MCPWM_GEN0_A_UTEA_V << MCPWM_GEN0_A_UTEA_S)
+#define MCPWM_GEN0_A_UTEA_V  0x00000003U
+#define MCPWM_GEN0_A_UTEA_S  4
+/** MCPWM_GEN0_A_UTEB : R/W; bitpos: [7:6]; default: 0;
+ *  Action on PWM0A triggered by event TEB when timer increasing
+ */
+#define MCPWM_GEN0_A_UTEB    0x00000003U
+#define MCPWM_GEN0_A_UTEB_M  (MCPWM_GEN0_A_UTEB_V << MCPWM_GEN0_A_UTEB_S)
+#define MCPWM_GEN0_A_UTEB_V  0x00000003U
+#define MCPWM_GEN0_A_UTEB_S  6
+/** MCPWM_GEN0_A_UT0 : R/W; bitpos: [9:8]; default: 0;
+ *  Action on PWM0A triggered by event_t0 when timer increasing
+ */
+#define MCPWM_GEN0_A_UT0    0x00000003U
+#define MCPWM_GEN0_A_UT0_M  (MCPWM_GEN0_A_UT0_V << MCPWM_GEN0_A_UT0_S)
+#define MCPWM_GEN0_A_UT0_V  0x00000003U
+#define MCPWM_GEN0_A_UT0_S  8
+/** MCPWM_GEN0_A_UT1 : R/W; bitpos: [11:10]; default: 0;
+ *  Action on PWM0A triggered by event_t1 when timer increasing
+ */
+#define MCPWM_GEN0_A_UT1    0x00000003U
+#define MCPWM_GEN0_A_UT1_M  (MCPWM_GEN0_A_UT1_V << MCPWM_GEN0_A_UT1_S)
+#define MCPWM_GEN0_A_UT1_V  0x00000003U
+#define MCPWM_GEN0_A_UT1_S  10
+/** MCPWM_GEN0_A_DTEZ : R/W; bitpos: [13:12]; default: 0;
+ *  Action on PWM0A triggered by event TEZ when timer decreasing
+ */
+#define MCPWM_GEN0_A_DTEZ    0x00000003U
+#define MCPWM_GEN0_A_DTEZ_M  (MCPWM_GEN0_A_DTEZ_V << MCPWM_GEN0_A_DTEZ_S)
+#define MCPWM_GEN0_A_DTEZ_V  0x00000003U
+#define MCPWM_GEN0_A_DTEZ_S  12
+/** MCPWM_GEN0_A_DTEP : R/W; bitpos: [15:14]; default: 0;
+ *  Action on PWM0A triggered by event TEP when timer decreasing
+ */
+#define MCPWM_GEN0_A_DTEP    0x00000003U
+#define MCPWM_GEN0_A_DTEP_M  (MCPWM_GEN0_A_DTEP_V << MCPWM_GEN0_A_DTEP_S)
+#define MCPWM_GEN0_A_DTEP_V  0x00000003U
+#define MCPWM_GEN0_A_DTEP_S  14
+/** MCPWM_GEN0_A_DTEA : R/W; bitpos: [17:16]; default: 0;
+ *  Action on PWM0A triggered by event TEA when timer decreasing
+ */
+#define MCPWM_GEN0_A_DTEA    0x00000003U
+#define MCPWM_GEN0_A_DTEA_M  (MCPWM_GEN0_A_DTEA_V << MCPWM_GEN0_A_DTEA_S)
+#define MCPWM_GEN0_A_DTEA_V  0x00000003U
+#define MCPWM_GEN0_A_DTEA_S  16
+/** MCPWM_GEN0_A_DTEB : R/W; bitpos: [19:18]; default: 0;
+ *  Action on PWM0A triggered by event TEB when timer decreasing
+ */
+#define MCPWM_GEN0_A_DTEB    0x00000003U
+#define MCPWM_GEN0_A_DTEB_M  (MCPWM_GEN0_A_DTEB_V << MCPWM_GEN0_A_DTEB_S)
+#define MCPWM_GEN0_A_DTEB_V  0x00000003U
+#define MCPWM_GEN0_A_DTEB_S  18
+/** MCPWM_GEN0_A_DT0 : R/W; bitpos: [21:20]; default: 0;
+ *  Action on PWM0A triggered by event_t0 when timer decreasing
+ */
+#define MCPWM_GEN0_A_DT0    0x00000003U
+#define MCPWM_GEN0_A_DT0_M  (MCPWM_GEN0_A_DT0_V << MCPWM_GEN0_A_DT0_S)
+#define MCPWM_GEN0_A_DT0_V  0x00000003U
+#define MCPWM_GEN0_A_DT0_S  20
+/** MCPWM_GEN0_A_DT1 : R/W; bitpos: [23:22]; default: 0;
+ *  Action on PWM0A triggered by event_t1 when timer decreasing. 0: no change, 1: low,
+ *  2: high, 3: toggle
+ */
+#define MCPWM_GEN0_A_DT1    0x00000003U
+#define MCPWM_GEN0_A_DT1_M  (MCPWM_GEN0_A_DT1_V << MCPWM_GEN0_A_DT1_S)
+#define MCPWM_GEN0_A_DT1_V  0x00000003U
+#define MCPWM_GEN0_A_DT1_S  22
+
+/** MCPWM_GEN0_B_REG register
+ *  Actions triggered by events on PWM0B
+ */
+#define MCPWM_GEN0_B_REG(i) (REG_MCPWM_BASE(i) + 0x54)
+/** MCPWM_GEN0_B_UTEZ : R/W; bitpos: [1:0]; default: 0;
+ *  Action on PWM0B triggered by event TEZ when timer increasing
+ */
+#define MCPWM_GEN0_B_UTEZ    0x00000003U
+#define MCPWM_GEN0_B_UTEZ_M  (MCPWM_GEN0_B_UTEZ_V << MCPWM_GEN0_B_UTEZ_S)
+#define MCPWM_GEN0_B_UTEZ_V  0x00000003U
+#define MCPWM_GEN0_B_UTEZ_S  0
+/** MCPWM_GEN0_B_UTEP : R/W; bitpos: [3:2]; default: 0;
+ *  Action on PWM0B triggered by event TEP when timer increasing
+ */
+#define MCPWM_GEN0_B_UTEP    0x00000003U
+#define MCPWM_GEN0_B_UTEP_M  (MCPWM_GEN0_B_UTEP_V << MCPWM_GEN0_B_UTEP_S)
+#define MCPWM_GEN0_B_UTEP_V  0x00000003U
+#define MCPWM_GEN0_B_UTEP_S  2
+/** MCPWM_GEN0_B_UTEA : R/W; bitpos: [5:4]; default: 0;
+ *  Action on PWM0B triggered by event TEA when timer increasing
+ */
+#define MCPWM_GEN0_B_UTEA    0x00000003U
+#define MCPWM_GEN0_B_UTEA_M  (MCPWM_GEN0_B_UTEA_V << MCPWM_GEN0_B_UTEA_S)
+#define MCPWM_GEN0_B_UTEA_V  0x00000003U
+#define MCPWM_GEN0_B_UTEA_S  4
+/** MCPWM_GEN0_B_UTEB : R/W; bitpos: [7:6]; default: 0;
+ *  Action on PWM0B triggered by event TEB when timer increasing
+ */
+#define MCPWM_GEN0_B_UTEB    0x00000003U
+#define MCPWM_GEN0_B_UTEB_M  (MCPWM_GEN0_B_UTEB_V << MCPWM_GEN0_B_UTEB_S)
+#define MCPWM_GEN0_B_UTEB_V  0x00000003U
+#define MCPWM_GEN0_B_UTEB_S  6
+/** MCPWM_GEN0_B_UT0 : R/W; bitpos: [9:8]; default: 0;
+ *  Action on PWM0B triggered by event_t0 when timer increasing
+ */
+#define MCPWM_GEN0_B_UT0    0x00000003U
+#define MCPWM_GEN0_B_UT0_M  (MCPWM_GEN0_B_UT0_V << MCPWM_GEN0_B_UT0_S)
+#define MCPWM_GEN0_B_UT0_V  0x00000003U
+#define MCPWM_GEN0_B_UT0_S  8
+/** MCPWM_GEN0_B_UT1 : R/W; bitpos: [11:10]; default: 0;
+ *  Action on PWM0B triggered by event_t1 when timer increasing
+ */
+#define MCPWM_GEN0_B_UT1    0x00000003U
+#define MCPWM_GEN0_B_UT1_M  (MCPWM_GEN0_B_UT1_V << MCPWM_GEN0_B_UT1_S)
+#define MCPWM_GEN0_B_UT1_V  0x00000003U
+#define MCPWM_GEN0_B_UT1_S  10
+/** MCPWM_GEN0_B_DTEZ : R/W; bitpos: [13:12]; default: 0;
+ *  Action on PWM0B triggered by event TEZ when timer decreasing
+ */
+#define MCPWM_GEN0_B_DTEZ    0x00000003U
+#define MCPWM_GEN0_B_DTEZ_M  (MCPWM_GEN0_B_DTEZ_V << MCPWM_GEN0_B_DTEZ_S)
+#define MCPWM_GEN0_B_DTEZ_V  0x00000003U
+#define MCPWM_GEN0_B_DTEZ_S  12
+/** MCPWM_GEN0_B_DTEP : R/W; bitpos: [15:14]; default: 0;
+ *  Action on PWM0B triggered by event TEP when timer decreasing
+ */
+#define MCPWM_GEN0_B_DTEP    0x00000003U
+#define MCPWM_GEN0_B_DTEP_M  (MCPWM_GEN0_B_DTEP_V << MCPWM_GEN0_B_DTEP_S)
+#define MCPWM_GEN0_B_DTEP_V  0x00000003U
+#define MCPWM_GEN0_B_DTEP_S  14
+/** MCPWM_GEN0_B_DTEA : R/W; bitpos: [17:16]; default: 0;
+ *  Action on PWM0B triggered by event TEA when timer decreasing
+ */
+#define MCPWM_GEN0_B_DTEA    0x00000003U
+#define MCPWM_GEN0_B_DTEA_M  (MCPWM_GEN0_B_DTEA_V << MCPWM_GEN0_B_DTEA_S)
+#define MCPWM_GEN0_B_DTEA_V  0x00000003U
+#define MCPWM_GEN0_B_DTEA_S  16
+/** MCPWM_GEN0_B_DTEB : R/W; bitpos: [19:18]; default: 0;
+ *  Action on PWM0B triggered by event TEB when timer decreasing
+ */
+#define MCPWM_GEN0_B_DTEB    0x00000003U
+#define MCPWM_GEN0_B_DTEB_M  (MCPWM_GEN0_B_DTEB_V << MCPWM_GEN0_B_DTEB_S)
+#define MCPWM_GEN0_B_DTEB_V  0x00000003U
+#define MCPWM_GEN0_B_DTEB_S  18
+/** MCPWM_GEN0_B_DT0 : R/W; bitpos: [21:20]; default: 0;
+ *  Action on PWM0B triggered by event_t0 when timer decreasing
+ */
+#define MCPWM_GEN0_B_DT0    0x00000003U
+#define MCPWM_GEN0_B_DT0_M  (MCPWM_GEN0_B_DT0_V << MCPWM_GEN0_B_DT0_S)
+#define MCPWM_GEN0_B_DT0_V  0x00000003U
+#define MCPWM_GEN0_B_DT0_S  20
+/** MCPWM_GEN0_B_DT1 : R/W; bitpos: [23:22]; default: 0;
+ *  Action on PWM0B triggered by event_t1 when timer decreasing. 0: no change, 1: low,
+ *  2: high, 3: toggle
+ */
+#define MCPWM_GEN0_B_DT1    0x00000003U
+#define MCPWM_GEN0_B_DT1_M  (MCPWM_GEN0_B_DT1_V << MCPWM_GEN0_B_DT1_S)
+#define MCPWM_GEN0_B_DT1_V  0x00000003U
+#define MCPWM_GEN0_B_DT1_S  22
+
+/** MCPWM_DT0_CFG_REG register
+ *  dead time type selection and configuration
+ */
+#define MCPWM_DT0_CFG_REG(i) (REG_MCPWM_BASE(i) + 0x58)
+/** MCPWM_DB0_FED_UPMETHOD : R/W; bitpos: [3:0]; default: 0;
+ *  Update method for FED (rising edge delay) active register. 0: immediate, when bit0
+ *  is set to 1: tez, when bit1 is set to 1:tep,  when bit2 is set to 1: sync, when
+ *  bit3 is set to 1: disable the update
+ */
+#define MCPWM_DB0_FED_UPMETHOD    0x0000000FU
+#define MCPWM_DB0_FED_UPMETHOD_M  (MCPWM_DB0_FED_UPMETHOD_V << MCPWM_DB0_FED_UPMETHOD_S)
+#define MCPWM_DB0_FED_UPMETHOD_V  0x0000000FU
+#define MCPWM_DB0_FED_UPMETHOD_S  0
+/** MCPWM_DB0_RED_UPMETHOD : R/W; bitpos: [7:4]; default: 0;
+ *  Update method for RED (rising edge delay) active register. 0: immediate, when bit0
+ *  is set to 1: tez, when bit1 is set to 1:tep,  when bit2 is set to 1: sync, when
+ *  bit3 is set to 1: disable the update
+ */
+#define MCPWM_DB0_RED_UPMETHOD    0x0000000FU
+#define MCPWM_DB0_RED_UPMETHOD_M  (MCPWM_DB0_RED_UPMETHOD_V << MCPWM_DB0_RED_UPMETHOD_S)
+#define MCPWM_DB0_RED_UPMETHOD_V  0x0000000FU
+#define MCPWM_DB0_RED_UPMETHOD_S  4
+/** MCPWM_DB0_DEB_MODE : R/W; bitpos: [8]; default: 0;
+ *  S8 in table, dual-edge B mode, 0: fed/red take effect on different path separately,
+ *  1: fed/red take effect on B path, A out is in bypass or dulpB mode
+ */
+#define MCPWM_DB0_DEB_MODE    (BIT(8))
+#define MCPWM_DB0_DEB_MODE_M  (MCPWM_DB0_DEB_MODE_V << MCPWM_DB0_DEB_MODE_S)
+#define MCPWM_DB0_DEB_MODE_V  0x00000001U
+#define MCPWM_DB0_DEB_MODE_S  8
+/** MCPWM_DB0_A_OUTSWAP : R/W; bitpos: [9]; default: 0;
+ *  S6 in table
+ */
+#define MCPWM_DB0_A_OUTSWAP    (BIT(9))
+#define MCPWM_DB0_A_OUTSWAP_M  (MCPWM_DB0_A_OUTSWAP_V << MCPWM_DB0_A_OUTSWAP_S)
+#define MCPWM_DB0_A_OUTSWAP_V  0x00000001U
+#define MCPWM_DB0_A_OUTSWAP_S  9
+/** MCPWM_DB0_B_OUTSWAP : R/W; bitpos: [10]; default: 0;
+ *  S7 in table
+ */
+#define MCPWM_DB0_B_OUTSWAP    (BIT(10))
+#define MCPWM_DB0_B_OUTSWAP_M  (MCPWM_DB0_B_OUTSWAP_V << MCPWM_DB0_B_OUTSWAP_S)
+#define MCPWM_DB0_B_OUTSWAP_V  0x00000001U
+#define MCPWM_DB0_B_OUTSWAP_S  10
+/** MCPWM_DB0_RED_INSEL : R/W; bitpos: [11]; default: 0;
+ *  S4 in table
+ */
+#define MCPWM_DB0_RED_INSEL    (BIT(11))
+#define MCPWM_DB0_RED_INSEL_M  (MCPWM_DB0_RED_INSEL_V << MCPWM_DB0_RED_INSEL_S)
+#define MCPWM_DB0_RED_INSEL_V  0x00000001U
+#define MCPWM_DB0_RED_INSEL_S  11
+/** MCPWM_DB0_FED_INSEL : R/W; bitpos: [12]; default: 0;
+ *  S5 in table
+ */
+#define MCPWM_DB0_FED_INSEL    (BIT(12))
+#define MCPWM_DB0_FED_INSEL_M  (MCPWM_DB0_FED_INSEL_V << MCPWM_DB0_FED_INSEL_S)
+#define MCPWM_DB0_FED_INSEL_V  0x00000001U
+#define MCPWM_DB0_FED_INSEL_S  12
+/** MCPWM_DB0_RED_OUTINVERT : R/W; bitpos: [13]; default: 0;
+ *  S2 in table
+ */
+#define MCPWM_DB0_RED_OUTINVERT    (BIT(13))
+#define MCPWM_DB0_RED_OUTINVERT_M  (MCPWM_DB0_RED_OUTINVERT_V << MCPWM_DB0_RED_OUTINVERT_S)
+#define MCPWM_DB0_RED_OUTINVERT_V  0x00000001U
+#define MCPWM_DB0_RED_OUTINVERT_S  13
+/** MCPWM_DB0_FED_OUTINVERT : R/W; bitpos: [14]; default: 0;
+ *  S3 in table
+ */
+#define MCPWM_DB0_FED_OUTINVERT    (BIT(14))
+#define MCPWM_DB0_FED_OUTINVERT_M  (MCPWM_DB0_FED_OUTINVERT_V << MCPWM_DB0_FED_OUTINVERT_S)
+#define MCPWM_DB0_FED_OUTINVERT_V  0x00000001U
+#define MCPWM_DB0_FED_OUTINVERT_S  14
+/** MCPWM_DB0_A_OUTBYPASS : R/W; bitpos: [15]; default: 1;
+ *  S1 in table
+ */
+#define MCPWM_DB0_A_OUTBYPASS    (BIT(15))
+#define MCPWM_DB0_A_OUTBYPASS_M  (MCPWM_DB0_A_OUTBYPASS_V << MCPWM_DB0_A_OUTBYPASS_S)
+#define MCPWM_DB0_A_OUTBYPASS_V  0x00000001U
+#define MCPWM_DB0_A_OUTBYPASS_S  15
+/** MCPWM_DB0_B_OUTBYPASS : R/W; bitpos: [16]; default: 1;
+ *  S0 in table
+ */
+#define MCPWM_DB0_B_OUTBYPASS    (BIT(16))
+#define MCPWM_DB0_B_OUTBYPASS_M  (MCPWM_DB0_B_OUTBYPASS_V << MCPWM_DB0_B_OUTBYPASS_S)
+#define MCPWM_DB0_B_OUTBYPASS_V  0x00000001U
+#define MCPWM_DB0_B_OUTBYPASS_S  16
+/** MCPWM_DB0_CLK_SEL : R/W; bitpos: [17]; default: 0;
+ *  Dead time generator 0 clock selection. 0: PWM_clk, 1: PT_clk
+ */
+#define MCPWM_DB0_CLK_SEL    (BIT(17))
+#define MCPWM_DB0_CLK_SEL_M  (MCPWM_DB0_CLK_SEL_V << MCPWM_DB0_CLK_SEL_S)
+#define MCPWM_DB0_CLK_SEL_V  0x00000001U
+#define MCPWM_DB0_CLK_SEL_S  17
+
+/** MCPWM_DT0_FED_CFG_REG register
+ *  Shadow register for falling edge delay (FED).
+ */
+#define MCPWM_DT0_FED_CFG_REG(i) (REG_MCPWM_BASE(i) + 0x5c)
+/** MCPWM_DB0_FED : R/W; bitpos: [15:0]; default: 0;
+ *  Shadow register for FED
+ */
+#define MCPWM_DB0_FED    0x0000FFFFU
+#define MCPWM_DB0_FED_M  (MCPWM_DB0_FED_V << MCPWM_DB0_FED_S)
+#define MCPWM_DB0_FED_V  0x0000FFFFU
+#define MCPWM_DB0_FED_S  0
+
+/** MCPWM_DT0_RED_CFG_REG register
+ *  Shadow register for rising edge delay (RED).
+ */
+#define MCPWM_DT0_RED_CFG_REG(i) (REG_MCPWM_BASE(i) + 0x60)
+/** MCPWM_DB0_RED : R/W; bitpos: [15:0]; default: 0;
+ *  Shadow register for RED
+ */
+#define MCPWM_DB0_RED    0x0000FFFFU
+#define MCPWM_DB0_RED_M  (MCPWM_DB0_RED_V << MCPWM_DB0_RED_S)
+#define MCPWM_DB0_RED_V  0x0000FFFFU
+#define MCPWM_DB0_RED_S  0
+
+/** MCPWM_CARRIER0_CFG_REG register
+ *  Carrier enable and configuratoin
+ */
+#define MCPWM_CARRIER0_CFG_REG(i) (REG_MCPWM_BASE(i) + 0x64)
+/** MCPWM_CHOPPER0_EN : R/W; bitpos: [0]; default: 0;
+ *  When set, carrier0 function is enabled. When cleared, carrier0 is bypassed
+ */
+#define MCPWM_CHOPPER0_EN    (BIT(0))
+#define MCPWM_CHOPPER0_EN_M  (MCPWM_CHOPPER0_EN_V << MCPWM_CHOPPER0_EN_S)
+#define MCPWM_CHOPPER0_EN_V  0x00000001U
+#define MCPWM_CHOPPER0_EN_S  0
+/** MCPWM_CHOPPER0_PRESCALE : R/W; bitpos: [4:1]; default: 0;
+ *  PWM carrier0 clock (PC_clk) prescale value. Period of PC_clk = period of PWM_clk *
+ *  (PWM_CARRIER0_PRESCALE + 1)
+ */
+#define MCPWM_CHOPPER0_PRESCALE    0x0000000FU
+#define MCPWM_CHOPPER0_PRESCALE_M  (MCPWM_CHOPPER0_PRESCALE_V << MCPWM_CHOPPER0_PRESCALE_S)
+#define MCPWM_CHOPPER0_PRESCALE_V  0x0000000FU
+#define MCPWM_CHOPPER0_PRESCALE_S  1
+/** MCPWM_CHOPPER0_DUTY : R/W; bitpos: [7:5]; default: 0;
+ *  carrier duty selection. Duty = PWM_CARRIER0_DUTY / 8
+ */
+#define MCPWM_CHOPPER0_DUTY    0x00000007U
+#define MCPWM_CHOPPER0_DUTY_M  (MCPWM_CHOPPER0_DUTY_V << MCPWM_CHOPPER0_DUTY_S)
+#define MCPWM_CHOPPER0_DUTY_V  0x00000007U
+#define MCPWM_CHOPPER0_DUTY_S  5
+/** MCPWM_CHOPPER0_OSHTWTH : R/W; bitpos: [11:8]; default: 0;
+ *  width of the first pulse in number of periods of the carrier
+ */
+#define MCPWM_CHOPPER0_OSHTWTH    0x0000000FU
+#define MCPWM_CHOPPER0_OSHTWTH_M  (MCPWM_CHOPPER0_OSHTWTH_V << MCPWM_CHOPPER0_OSHTWTH_S)
+#define MCPWM_CHOPPER0_OSHTWTH_V  0x0000000FU
+#define MCPWM_CHOPPER0_OSHTWTH_S  8
+/** MCPWM_CHOPPER0_OUT_INVERT : R/W; bitpos: [12]; default: 0;
+ *  when set, invert the output of PWM0A and PWM0B for this submodule
+ */
+#define MCPWM_CHOPPER0_OUT_INVERT    (BIT(12))
+#define MCPWM_CHOPPER0_OUT_INVERT_M  (MCPWM_CHOPPER0_OUT_INVERT_V << MCPWM_CHOPPER0_OUT_INVERT_S)
+#define MCPWM_CHOPPER0_OUT_INVERT_V  0x00000001U
+#define MCPWM_CHOPPER0_OUT_INVERT_S  12
+/** MCPWM_CHOPPER0_IN_INVERT : R/W; bitpos: [13]; default: 0;
+ *  when set, invert the input of PWM0A and PWM0B for this submodule
+ */
+#define MCPWM_CHOPPER0_IN_INVERT    (BIT(13))
+#define MCPWM_CHOPPER0_IN_INVERT_M  (MCPWM_CHOPPER0_IN_INVERT_V << MCPWM_CHOPPER0_IN_INVERT_S)
+#define MCPWM_CHOPPER0_IN_INVERT_V  0x00000001U
+#define MCPWM_CHOPPER0_IN_INVERT_S  13
+
+/** MCPWM_FH0_CFG0_REG register
+ *  Actions on PWM0A and PWM0B trip events
+ */
+#define MCPWM_FH0_CFG0_REG(i) (REG_MCPWM_BASE(i) + 0x68)
+/** MCPWM_TZ0_SW_CBC : R/W; bitpos: [0]; default: 0;
+ *  Enable register for software force cycle-by-cycle mode action. 0: disable, 1: enable
+ */
+#define MCPWM_TZ0_SW_CBC    (BIT(0))
+#define MCPWM_TZ0_SW_CBC_M  (MCPWM_TZ0_SW_CBC_V << MCPWM_TZ0_SW_CBC_S)
+#define MCPWM_TZ0_SW_CBC_V  0x00000001U
+#define MCPWM_TZ0_SW_CBC_S  0
+/** MCPWM_TZ0_F2_CBC : R/W; bitpos: [1]; default: 0;
+ *  event_f2 will trigger cycle-by-cycle mode action. 0: disable, 1: enable
+ */
+#define MCPWM_TZ0_F2_CBC    (BIT(1))
+#define MCPWM_TZ0_F2_CBC_M  (MCPWM_TZ0_F2_CBC_V << MCPWM_TZ0_F2_CBC_S)
+#define MCPWM_TZ0_F2_CBC_V  0x00000001U
+#define MCPWM_TZ0_F2_CBC_S  1
+/** MCPWM_TZ0_F1_CBC : R/W; bitpos: [2]; default: 0;
+ *  event_f1 will trigger cycle-by-cycle mode action. 0: disable, 1: enable
+ */
+#define MCPWM_TZ0_F1_CBC    (BIT(2))
+#define MCPWM_TZ0_F1_CBC_M  (MCPWM_TZ0_F1_CBC_V << MCPWM_TZ0_F1_CBC_S)
+#define MCPWM_TZ0_F1_CBC_V  0x00000001U
+#define MCPWM_TZ0_F1_CBC_S  2
+/** MCPWM_TZ0_F0_CBC : R/W; bitpos: [3]; default: 0;
+ *  event_f0 will trigger cycle-by-cycle mode action. 0: disable, 1: enable
+ */
+#define MCPWM_TZ0_F0_CBC    (BIT(3))
+#define MCPWM_TZ0_F0_CBC_M  (MCPWM_TZ0_F0_CBC_V << MCPWM_TZ0_F0_CBC_S)
+#define MCPWM_TZ0_F0_CBC_V  0x00000001U
+#define MCPWM_TZ0_F0_CBC_S  3
+/** MCPWM_TZ0_SW_OST : R/W; bitpos: [4]; default: 0;
+ *  Enable register for software force one-shot mode action. 0: disable, 1: enable
+ */
+#define MCPWM_TZ0_SW_OST    (BIT(4))
+#define MCPWM_TZ0_SW_OST_M  (MCPWM_TZ0_SW_OST_V << MCPWM_TZ0_SW_OST_S)
+#define MCPWM_TZ0_SW_OST_V  0x00000001U
+#define MCPWM_TZ0_SW_OST_S  4
+/** MCPWM_TZ0_F2_OST : R/W; bitpos: [5]; default: 0;
+ *  event_f2 will trigger one-shot mode action. 0: disable, 1: enable
+ */
+#define MCPWM_TZ0_F2_OST    (BIT(5))
+#define MCPWM_TZ0_F2_OST_M  (MCPWM_TZ0_F2_OST_V << MCPWM_TZ0_F2_OST_S)
+#define MCPWM_TZ0_F2_OST_V  0x00000001U
+#define MCPWM_TZ0_F2_OST_S  5
+/** MCPWM_TZ0_F1_OST : R/W; bitpos: [6]; default: 0;
+ *  event_f1 will trigger one-shot mode action. 0: disable, 1: enable
+ */
+#define MCPWM_TZ0_F1_OST    (BIT(6))
+#define MCPWM_TZ0_F1_OST_M  (MCPWM_TZ0_F1_OST_V << MCPWM_TZ0_F1_OST_S)
+#define MCPWM_TZ0_F1_OST_V  0x00000001U
+#define MCPWM_TZ0_F1_OST_S  6
+/** MCPWM_TZ0_F0_OST : R/W; bitpos: [7]; default: 0;
+ *  event_f0 will trigger one-shot mode action. 0: disable, 1: enable
+ */
+#define MCPWM_TZ0_F0_OST    (BIT(7))
+#define MCPWM_TZ0_F0_OST_M  (MCPWM_TZ0_F0_OST_V << MCPWM_TZ0_F0_OST_S)
+#define MCPWM_TZ0_F0_OST_V  0x00000001U
+#define MCPWM_TZ0_F0_OST_S  7
+/** MCPWM_TZ0_A_CBC_D : R/W; bitpos: [9:8]; default: 0;
+ *  Cycle-by-cycle mode action on PWM0A when fault event occurs and timer is
+ *  decreasing. 0: do nothing, 1: force low, 2: force high, 3: toggle
+ */
+#define MCPWM_TZ0_A_CBC_D    0x00000003U
+#define MCPWM_TZ0_A_CBC_D_M  (MCPWM_TZ0_A_CBC_D_V << MCPWM_TZ0_A_CBC_D_S)
+#define MCPWM_TZ0_A_CBC_D_V  0x00000003U
+#define MCPWM_TZ0_A_CBC_D_S  8
+/** MCPWM_TZ0_A_CBC_U : R/W; bitpos: [11:10]; default: 0;
+ *  Cycle-by-cycle mode action on PWM0A when fault event occurs and timer is
+ *  increasing. 0: do nothing, 1: force low, 2: force high, 3: toggle
+ */
+#define MCPWM_TZ0_A_CBC_U    0x00000003U
+#define MCPWM_TZ0_A_CBC_U_M  (MCPWM_TZ0_A_CBC_U_V << MCPWM_TZ0_A_CBC_U_S)
+#define MCPWM_TZ0_A_CBC_U_V  0x00000003U
+#define MCPWM_TZ0_A_CBC_U_S  10
+/** MCPWM_TZ0_A_OST_D : R/W; bitpos: [13:12]; default: 0;
+ *  One-shot mode action on PWM0A when fault event occurs and timer is decreasing. 0:
+ *  do nothing, 1: force low, 2: force high, 3: toggle
+ */
+#define MCPWM_TZ0_A_OST_D    0x00000003U
+#define MCPWM_TZ0_A_OST_D_M  (MCPWM_TZ0_A_OST_D_V << MCPWM_TZ0_A_OST_D_S)
+#define MCPWM_TZ0_A_OST_D_V  0x00000003U
+#define MCPWM_TZ0_A_OST_D_S  12
+/** MCPWM_TZ0_A_OST_U : R/W; bitpos: [15:14]; default: 0;
+ *  One-shot mode action on PWM0A when fault event occurs and timer is increasing. 0:
+ *  do nothing, 1: force low, 2: force high, 3: toggle
+ */
+#define MCPWM_TZ0_A_OST_U    0x00000003U
+#define MCPWM_TZ0_A_OST_U_M  (MCPWM_TZ0_A_OST_U_V << MCPWM_TZ0_A_OST_U_S)
+#define MCPWM_TZ0_A_OST_U_V  0x00000003U
+#define MCPWM_TZ0_A_OST_U_S  14
+/** MCPWM_TZ0_B_CBC_D : R/W; bitpos: [17:16]; default: 0;
+ *  Cycle-by-cycle mode action on PWM0B when fault event occurs and timer is
+ *  decreasing. 0: do nothing, 1: force low, 2: force high, 3: toggle
+ */
+#define MCPWM_TZ0_B_CBC_D    0x00000003U
+#define MCPWM_TZ0_B_CBC_D_M  (MCPWM_TZ0_B_CBC_D_V << MCPWM_TZ0_B_CBC_D_S)
+#define MCPWM_TZ0_B_CBC_D_V  0x00000003U
+#define MCPWM_TZ0_B_CBC_D_S  16
+/** MCPWM_TZ0_B_CBC_U : R/W; bitpos: [19:18]; default: 0;
+ *  Cycle-by-cycle mode action on PWM0B when fault event occurs and timer is
+ *  increasing. 0: do nothing,1: force low, 2: force high, 3: toggle
+ */
+#define MCPWM_TZ0_B_CBC_U    0x00000003U
+#define MCPWM_TZ0_B_CBC_U_M  (MCPWM_TZ0_B_CBC_U_V << MCPWM_TZ0_B_CBC_U_S)
+#define MCPWM_TZ0_B_CBC_U_V  0x00000003U
+#define MCPWM_TZ0_B_CBC_U_S  18
+/** MCPWM_TZ0_B_OST_D : R/W; bitpos: [21:20]; default: 0;
+ *  One-shot mode action on PWM0B when fault event occurs and timer is decreasing. 0:
+ *  do nothing, 1: force low, 2: force high, 3: toggle
+ */
+#define MCPWM_TZ0_B_OST_D    0x00000003U
+#define MCPWM_TZ0_B_OST_D_M  (MCPWM_TZ0_B_OST_D_V << MCPWM_TZ0_B_OST_D_S)
+#define MCPWM_TZ0_B_OST_D_V  0x00000003U
+#define MCPWM_TZ0_B_OST_D_S  20
+/** MCPWM_TZ0_B_OST_U : R/W; bitpos: [23:22]; default: 0;
+ *  One-shot mode action on PWM0B when fault event occurs and timer is increasing. 0:
+ *  do nothing, 1: force low, 2: force high, 3: toggle
+ */
+#define MCPWM_TZ0_B_OST_U    0x00000003U
+#define MCPWM_TZ0_B_OST_U_M  (MCPWM_TZ0_B_OST_U_V << MCPWM_TZ0_B_OST_U_S)
+#define MCPWM_TZ0_B_OST_U_V  0x00000003U
+#define MCPWM_TZ0_B_OST_U_S  22
+
+/** MCPWM_FH0_CFG1_REG register
+ *  Software triggers for fault handler actions
+ */
+#define MCPWM_FH0_CFG1_REG(i) (REG_MCPWM_BASE(i) + 0x6c)
+/** MCPWM_TZ0_CLR_OST : R/W; bitpos: [0]; default: 0;
+ *  a rising edge will clear on going one-shot mode action
+ */
+#define MCPWM_TZ0_CLR_OST    (BIT(0))
+#define MCPWM_TZ0_CLR_OST_M  (MCPWM_TZ0_CLR_OST_V << MCPWM_TZ0_CLR_OST_S)
+#define MCPWM_TZ0_CLR_OST_V  0x00000001U
+#define MCPWM_TZ0_CLR_OST_S  0
+/** MCPWM_TZ0_CBCPULSE : R/W; bitpos: [2:1]; default: 0;
+ *  cycle-by-cycle mode action refresh moment selection. When bit0 is set to 1: TEZ,
+ *  when bit1 is set to 1:TEP
+ */
+#define MCPWM_TZ0_CBCPULSE    0x00000003U
+#define MCPWM_TZ0_CBCPULSE_M  (MCPWM_TZ0_CBCPULSE_V << MCPWM_TZ0_CBCPULSE_S)
+#define MCPWM_TZ0_CBCPULSE_V  0x00000003U
+#define MCPWM_TZ0_CBCPULSE_S  1
+/** MCPWM_TZ0_FORCE_CBC : R/W; bitpos: [3]; default: 0;
+ *  a toggle trigger a cycle-by-cycle mode action
+ */
+#define MCPWM_TZ0_FORCE_CBC    (BIT(3))
+#define MCPWM_TZ0_FORCE_CBC_M  (MCPWM_TZ0_FORCE_CBC_V << MCPWM_TZ0_FORCE_CBC_S)
+#define MCPWM_TZ0_FORCE_CBC_V  0x00000001U
+#define MCPWM_TZ0_FORCE_CBC_S  3
+/** MCPWM_TZ0_FORCE_OST : R/W; bitpos: [4]; default: 0;
+ *  a toggle (software negate its value) triggers a one-shot mode action
+ */
+#define MCPWM_TZ0_FORCE_OST    (BIT(4))
+#define MCPWM_TZ0_FORCE_OST_M  (MCPWM_TZ0_FORCE_OST_V << MCPWM_TZ0_FORCE_OST_S)
+#define MCPWM_TZ0_FORCE_OST_V  0x00000001U
+#define MCPWM_TZ0_FORCE_OST_S  4
+
+/** MCPWM_FH0_STATUS_REG register
+ *  Status of fault events.
+ */
+#define MCPWM_FH0_STATUS_REG(i) (REG_MCPWM_BASE(i) + 0x70)
+/** MCPWM_TZ0_CBC_ON : RO; bitpos: [0]; default: 0;
+ *  Set and reset by hardware. If set, a cycle-by-cycle mode action is on going
+ */
+#define MCPWM_TZ0_CBC_ON    (BIT(0))
+#define MCPWM_TZ0_CBC_ON_M  (MCPWM_TZ0_CBC_ON_V << MCPWM_TZ0_CBC_ON_S)
+#define MCPWM_TZ0_CBC_ON_V  0x00000001U
+#define MCPWM_TZ0_CBC_ON_S  0
+/** MCPWM_TZ0_OST_ON : RO; bitpos: [1]; default: 0;
+ *  Set and reset by hardware. If set, an one-shot mode action is on going
+ */
+#define MCPWM_TZ0_OST_ON    (BIT(1))
+#define MCPWM_TZ0_OST_ON_M  (MCPWM_TZ0_OST_ON_V << MCPWM_TZ0_OST_ON_S)
+#define MCPWM_TZ0_OST_ON_V  0x00000001U
+#define MCPWM_TZ0_OST_ON_S  1
+
+/** MCPWM_GEN1_STMP_CFG_REG register
+ *  Transfer status and update method for time stamp registers A and B
+ */
+#define MCPWM_GEN1_STMP_CFG_REG(i) (REG_MCPWM_BASE(i) + 0x74)
+/** MCPWM_CMPR1_A_UPMETHOD : R/W; bitpos: [3:0]; default: 0;
+ *  Update method for PWM generator 1 time stamp A's active register. When all bits are
+ *  set to 0: immediately, when bit0 is set to 1: TEZ, when bit1 is set to 1: TEP,when
+ *  bit2 is set to 1: sync, when bit3 is set to 1: disable the update.
+ */
+#define MCPWM_CMPR1_A_UPMETHOD    0x0000000FU
+#define MCPWM_CMPR1_A_UPMETHOD_M  (MCPWM_CMPR1_A_UPMETHOD_V << MCPWM_CMPR1_A_UPMETHOD_S)
+#define MCPWM_CMPR1_A_UPMETHOD_V  0x0000000FU
+#define MCPWM_CMPR1_A_UPMETHOD_S  0
+/** MCPWM_CMPR1_B_UPMETHOD : R/W; bitpos: [7:4]; default: 0;
+ *  Update method for PWM generator 1 time stamp B's active register. When all bits are
+ *  set to 0: immediately, when bit0 is set to 1: TEZ, when bit1 is set to 1: TEP,when
+ *  bit2 is set to 1: sync, when bit3 is set to 1: disable the update.
+ */
+#define MCPWM_CMPR1_B_UPMETHOD    0x0000000FU
+#define MCPWM_CMPR1_B_UPMETHOD_M  (MCPWM_CMPR1_B_UPMETHOD_V << MCPWM_CMPR1_B_UPMETHOD_S)
+#define MCPWM_CMPR1_B_UPMETHOD_V  0x0000000FU
+#define MCPWM_CMPR1_B_UPMETHOD_S  4
+/** MCPWM_CMPR1_A_SHDW_FULL : R/W/WTC/SC; bitpos: [8]; default: 0;
+ *  Set and reset by hardware. If set, PWM generator 1 time stamp A's shadow reg is
+ *  filled and waiting to be transferred to A's active reg. If cleared, A's active reg
+ *  has been updated with shadow register latest value
+ */
+#define MCPWM_CMPR1_A_SHDW_FULL    (BIT(8))
+#define MCPWM_CMPR1_A_SHDW_FULL_M  (MCPWM_CMPR1_A_SHDW_FULL_V << MCPWM_CMPR1_A_SHDW_FULL_S)
+#define MCPWM_CMPR1_A_SHDW_FULL_V  0x00000001U
+#define MCPWM_CMPR1_A_SHDW_FULL_S  8
+/** MCPWM_CMPR1_B_SHDW_FULL : R/W/WTC/SC; bitpos: [9]; default: 0;
+ *  Set and reset by hardware. If set, PWM generator 1 time stamp B's shadow reg is
+ *  filled and waiting to be transferred to B's active reg. If cleared, B's active reg
+ *  has been updated with shadow register latest value
+ */
+#define MCPWM_CMPR1_B_SHDW_FULL    (BIT(9))
+#define MCPWM_CMPR1_B_SHDW_FULL_M  (MCPWM_CMPR1_B_SHDW_FULL_V << MCPWM_CMPR1_B_SHDW_FULL_S)
+#define MCPWM_CMPR1_B_SHDW_FULL_V  0x00000001U
+#define MCPWM_CMPR1_B_SHDW_FULL_S  9
+
+/** MCPWM_GEN1_TSTMP_A_REG register
+ *  Shadow register for register A.
+ */
+#define MCPWM_GEN1_TSTMP_A_REG(i) (REG_MCPWM_BASE(i) + 0x78)
+/** MCPWM_CMPR1_A : R/W; bitpos: [15:0]; default: 0;
+ *  PWM generator 1 time stamp A's shadow register
+ */
+#define MCPWM_CMPR1_A    0x0000FFFFU
+#define MCPWM_CMPR1_A_M  (MCPWM_CMPR1_A_V << MCPWM_CMPR1_A_S)
+#define MCPWM_CMPR1_A_V  0x0000FFFFU
+#define MCPWM_CMPR1_A_S  0
+
+/** MCPWM_GEN1_TSTMP_B_REG register
+ *  Shadow register for register B.
+ */
+#define MCPWM_GEN1_TSTMP_B_REG(i) (REG_MCPWM_BASE(i) + 0x7c)
+/** MCPWM_CMPR1_B : R/W; bitpos: [15:0]; default: 0;
+ *  PWM generator 1 time stamp B's shadow register
+ */
+#define MCPWM_CMPR1_B    0x0000FFFFU
+#define MCPWM_CMPR1_B_M  (MCPWM_CMPR1_B_V << MCPWM_CMPR1_B_S)
+#define MCPWM_CMPR1_B_V  0x0000FFFFU
+#define MCPWM_CMPR1_B_S  0
+
+/** MCPWM_GEN1_CFG0_REG register
+ *  Fault event T0 and T1 handling
+ */
+#define MCPWM_GEN1_CFG0_REG(i) (REG_MCPWM_BASE(i) + 0x80)
+/** MCPWM_GEN1_CFG_UPMETHOD : R/W; bitpos: [3:0]; default: 0;
+ *  Update method for PWM generator 1's active register of configuration. When all bits
+ *  are set to 0: immediately, when bit0 is set to 1: TEZ, when bit1 is set to
+ *  1:sync;when bit3 is set to 1:disable the update.
+ */
+#define MCPWM_GEN1_CFG_UPMETHOD    0x0000000FU
+#define MCPWM_GEN1_CFG_UPMETHOD_M  (MCPWM_GEN1_CFG_UPMETHOD_V << MCPWM_GEN1_CFG_UPMETHOD_S)
+#define MCPWM_GEN1_CFG_UPMETHOD_V  0x0000000FU
+#define MCPWM_GEN1_CFG_UPMETHOD_S  0
+/** MCPWM_GEN1_T0_SEL : R/W; bitpos: [6:4]; default: 0;
+ *  Source selection for PWM generator 1 event_t0, take effect immediately, 0:
+ *  fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none
+ */
+#define MCPWM_GEN1_T0_SEL    0x00000007U
+#define MCPWM_GEN1_T0_SEL_M  (MCPWM_GEN1_T0_SEL_V << MCPWM_GEN1_T0_SEL_S)
+#define MCPWM_GEN1_T0_SEL_V  0x00000007U
+#define MCPWM_GEN1_T0_SEL_S  4
+/** MCPWM_GEN1_T1_SEL : R/W; bitpos: [9:7]; default: 0;
+ *  Source selection for PWM generator 1 event_t1, take effect immediately, 0:
+ *  fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none
+ */
+#define MCPWM_GEN1_T1_SEL    0x00000007U
+#define MCPWM_GEN1_T1_SEL_M  (MCPWM_GEN1_T1_SEL_V << MCPWM_GEN1_T1_SEL_S)
+#define MCPWM_GEN1_T1_SEL_V  0x00000007U
+#define MCPWM_GEN1_T1_SEL_S  7
+
+/** MCPWM_GEN1_FORCE_REG register
+ *  Permissives to force PWM1A and PWM1B outputs by software
+ */
+#define MCPWM_GEN1_FORCE_REG(i) (REG_MCPWM_BASE(i) + 0x84)
+/** MCPWM_GEN1_CNTUFORCE_UPMETHOD : R/W; bitpos: [5:0]; default: 32;
+ *  Updating method for continuous software force of PWM generator 1. When all bits are
+ *  set to 0: immediately, when bit0 is set to 1: TEZ,,when bit1 is set to 1: TEP, when
+ *  bit2 is set to 1: TEA, when bit3 is set to 1: TEB, when bit4 is set to 1: sync,
+ *  when bit5 is set to 1: disable update. (TEA/B here and below means an event
+ *  generated when the timer's value equals to that of register A/B.)
+ */
+#define MCPWM_GEN1_CNTUFORCE_UPMETHOD    0x0000003FU
+#define MCPWM_GEN1_CNTUFORCE_UPMETHOD_M  (MCPWM_GEN1_CNTUFORCE_UPMETHOD_V << MCPWM_GEN1_CNTUFORCE_UPMETHOD_S)
+#define MCPWM_GEN1_CNTUFORCE_UPMETHOD_V  0x0000003FU
+#define MCPWM_GEN1_CNTUFORCE_UPMETHOD_S  0
+/** MCPWM_GEN1_A_CNTUFORCE_MODE : R/W; bitpos: [7:6]; default: 0;
+ *  Continuous software force mode for PWM1A. 0: disabled, 1: low, 2: high, 3: disabled
+ */
+#define MCPWM_GEN1_A_CNTUFORCE_MODE    0x00000003U
+#define MCPWM_GEN1_A_CNTUFORCE_MODE_M  (MCPWM_GEN1_A_CNTUFORCE_MODE_V << MCPWM_GEN1_A_CNTUFORCE_MODE_S)
+#define MCPWM_GEN1_A_CNTUFORCE_MODE_V  0x00000003U
+#define MCPWM_GEN1_A_CNTUFORCE_MODE_S  6
+/** MCPWM_GEN1_B_CNTUFORCE_MODE : R/W; bitpos: [9:8]; default: 0;
+ *  Continuous software force mode for PWM1B. 0: disabled, 1: low, 2: high, 3: disabled
+ */
+#define MCPWM_GEN1_B_CNTUFORCE_MODE    0x00000003U
+#define MCPWM_GEN1_B_CNTUFORCE_MODE_M  (MCPWM_GEN1_B_CNTUFORCE_MODE_V << MCPWM_GEN1_B_CNTUFORCE_MODE_S)
+#define MCPWM_GEN1_B_CNTUFORCE_MODE_V  0x00000003U
+#define MCPWM_GEN1_B_CNTUFORCE_MODE_S  8
+/** MCPWM_GEN1_A_NCIFORCE : R/W; bitpos: [10]; default: 0;
+ *  Trigger of non-continuous immediate software-force event for PWM1A, a toggle will
+ *  trigger a force event.
+ */
+#define MCPWM_GEN1_A_NCIFORCE    (BIT(10))
+#define MCPWM_GEN1_A_NCIFORCE_M  (MCPWM_GEN1_A_NCIFORCE_V << MCPWM_GEN1_A_NCIFORCE_S)
+#define MCPWM_GEN1_A_NCIFORCE_V  0x00000001U
+#define MCPWM_GEN1_A_NCIFORCE_S  10
+/** MCPWM_GEN1_A_NCIFORCE_MODE : R/W; bitpos: [12:11]; default: 0;
+ *  non-continuous immediate software force mode for PWM1A, 0: disabled, 1: low, 2:
+ *  high, 3: disabled
+ */
+#define MCPWM_GEN1_A_NCIFORCE_MODE    0x00000003U
+#define MCPWM_GEN1_A_NCIFORCE_MODE_M  (MCPWM_GEN1_A_NCIFORCE_MODE_V << MCPWM_GEN1_A_NCIFORCE_MODE_S)
+#define MCPWM_GEN1_A_NCIFORCE_MODE_V  0x00000003U
+#define MCPWM_GEN1_A_NCIFORCE_MODE_S  11
+/** MCPWM_GEN1_B_NCIFORCE : R/W; bitpos: [13]; default: 0;
+ *  Trigger of non-continuous immediate software-force event for PWM1B, a toggle will
+ *  trigger a force event.
+ */
+#define MCPWM_GEN1_B_NCIFORCE    (BIT(13))
+#define MCPWM_GEN1_B_NCIFORCE_M  (MCPWM_GEN1_B_NCIFORCE_V << MCPWM_GEN1_B_NCIFORCE_S)
+#define MCPWM_GEN1_B_NCIFORCE_V  0x00000001U
+#define MCPWM_GEN1_B_NCIFORCE_S  13
+/** MCPWM_GEN1_B_NCIFORCE_MODE : R/W; bitpos: [15:14]; default: 0;
+ *  non-continuous immediate software force mode for PWM1B, 0: disabled, 1: low, 2:
+ *  high, 3: disabled
+ */
+#define MCPWM_GEN1_B_NCIFORCE_MODE    0x00000003U
+#define MCPWM_GEN1_B_NCIFORCE_MODE_M  (MCPWM_GEN1_B_NCIFORCE_MODE_V << MCPWM_GEN1_B_NCIFORCE_MODE_S)
+#define MCPWM_GEN1_B_NCIFORCE_MODE_V  0x00000003U
+#define MCPWM_GEN1_B_NCIFORCE_MODE_S  14
+
+/** MCPWM_GEN1_A_REG register
+ *  Actions triggered by events on PWM1A
+ */
+#define MCPWM_GEN1_A_REG(i) (REG_MCPWM_BASE(i) + 0x88)
+/** MCPWM_GEN1_A_UTEZ : R/W; bitpos: [1:0]; default: 0;
+ *  Action on PWM1A triggered by event TEZ when timer increasing
+ */
+#define MCPWM_GEN1_A_UTEZ    0x00000003U
+#define MCPWM_GEN1_A_UTEZ_M  (MCPWM_GEN1_A_UTEZ_V << MCPWM_GEN1_A_UTEZ_S)
+#define MCPWM_GEN1_A_UTEZ_V  0x00000003U
+#define MCPWM_GEN1_A_UTEZ_S  0
+/** MCPWM_GEN1_A_UTEP : R/W; bitpos: [3:2]; default: 0;
+ *  Action on PWM1A triggered by event TEP when timer increasing
+ */
+#define MCPWM_GEN1_A_UTEP    0x00000003U
+#define MCPWM_GEN1_A_UTEP_M  (MCPWM_GEN1_A_UTEP_V << MCPWM_GEN1_A_UTEP_S)
+#define MCPWM_GEN1_A_UTEP_V  0x00000003U
+#define MCPWM_GEN1_A_UTEP_S  2
+/** MCPWM_GEN1_A_UTEA : R/W; bitpos: [5:4]; default: 0;
+ *  Action on PWM1A triggered by event TEA when timer increasing
+ */
+#define MCPWM_GEN1_A_UTEA    0x00000003U
+#define MCPWM_GEN1_A_UTEA_M  (MCPWM_GEN1_A_UTEA_V << MCPWM_GEN1_A_UTEA_S)
+#define MCPWM_GEN1_A_UTEA_V  0x00000003U
+#define MCPWM_GEN1_A_UTEA_S  4
+/** MCPWM_GEN1_A_UTEB : R/W; bitpos: [7:6]; default: 0;
+ *  Action on PWM1A triggered by event TEB when timer increasing
+ */
+#define MCPWM_GEN1_A_UTEB    0x00000003U
+#define MCPWM_GEN1_A_UTEB_M  (MCPWM_GEN1_A_UTEB_V << MCPWM_GEN1_A_UTEB_S)
+#define MCPWM_GEN1_A_UTEB_V  0x00000003U
+#define MCPWM_GEN1_A_UTEB_S  6
+/** MCPWM_GEN1_A_UT0 : R/W; bitpos: [9:8]; default: 0;
+ *  Action on PWM1A triggered by event_t0 when timer increasing
+ */
+#define MCPWM_GEN1_A_UT0    0x00000003U
+#define MCPWM_GEN1_A_UT0_M  (MCPWM_GEN1_A_UT0_V << MCPWM_GEN1_A_UT0_S)
+#define MCPWM_GEN1_A_UT0_V  0x00000003U
+#define MCPWM_GEN1_A_UT0_S  8
+/** MCPWM_GEN1_A_UT1 : R/W; bitpos: [11:10]; default: 0;
+ *  Action on PWM1A triggered by event_t1 when timer increasing
+ */
+#define MCPWM_GEN1_A_UT1    0x00000003U
+#define MCPWM_GEN1_A_UT1_M  (MCPWM_GEN1_A_UT1_V << MCPWM_GEN1_A_UT1_S)
+#define MCPWM_GEN1_A_UT1_V  0x00000003U
+#define MCPWM_GEN1_A_UT1_S  10
+/** MCPWM_GEN1_A_DTEZ : R/W; bitpos: [13:12]; default: 0;
+ *  Action on PWM1A triggered by event TEZ when timer decreasing
+ */
+#define MCPWM_GEN1_A_DTEZ    0x00000003U
+#define MCPWM_GEN1_A_DTEZ_M  (MCPWM_GEN1_A_DTEZ_V << MCPWM_GEN1_A_DTEZ_S)
+#define MCPWM_GEN1_A_DTEZ_V  0x00000003U
+#define MCPWM_GEN1_A_DTEZ_S  12
+/** MCPWM_GEN1_A_DTEP : R/W; bitpos: [15:14]; default: 0;
+ *  Action on PWM1A triggered by event TEP when timer decreasing
+ */
+#define MCPWM_GEN1_A_DTEP    0x00000003U
+#define MCPWM_GEN1_A_DTEP_M  (MCPWM_GEN1_A_DTEP_V << MCPWM_GEN1_A_DTEP_S)
+#define MCPWM_GEN1_A_DTEP_V  0x00000003U
+#define MCPWM_GEN1_A_DTEP_S  14
+/** MCPWM_GEN1_A_DTEA : R/W; bitpos: [17:16]; default: 0;
+ *  Action on PWM1A triggered by event TEA when timer decreasing
+ */
+#define MCPWM_GEN1_A_DTEA    0x00000003U
+#define MCPWM_GEN1_A_DTEA_M  (MCPWM_GEN1_A_DTEA_V << MCPWM_GEN1_A_DTEA_S)
+#define MCPWM_GEN1_A_DTEA_V  0x00000003U
+#define MCPWM_GEN1_A_DTEA_S  16
+/** MCPWM_GEN1_A_DTEB : R/W; bitpos: [19:18]; default: 0;
+ *  Action on PWM1A triggered by event TEB when timer decreasing
+ */
+#define MCPWM_GEN1_A_DTEB    0x00000003U
+#define MCPWM_GEN1_A_DTEB_M  (MCPWM_GEN1_A_DTEB_V << MCPWM_GEN1_A_DTEB_S)
+#define MCPWM_GEN1_A_DTEB_V  0x00000003U
+#define MCPWM_GEN1_A_DTEB_S  18
+/** MCPWM_GEN1_A_DT0 : R/W; bitpos: [21:20]; default: 0;
+ *  Action on PWM1A triggered by event_t0 when timer decreasing
+ */
+#define MCPWM_GEN1_A_DT0    0x00000003U
+#define MCPWM_GEN1_A_DT0_M  (MCPWM_GEN1_A_DT0_V << MCPWM_GEN1_A_DT0_S)
+#define MCPWM_GEN1_A_DT0_V  0x00000003U
+#define MCPWM_GEN1_A_DT0_S  20
+/** MCPWM_GEN1_A_DT1 : R/W; bitpos: [23:22]; default: 0;
+ *  Action on PWM1A triggered by event_t1 when timer decreasing. 0: no change, 1: low,
+ *  2: high, 3: toggle
+ */
+#define MCPWM_GEN1_A_DT1    0x00000003U
+#define MCPWM_GEN1_A_DT1_M  (MCPWM_GEN1_A_DT1_V << MCPWM_GEN1_A_DT1_S)
+#define MCPWM_GEN1_A_DT1_V  0x00000003U
+#define MCPWM_GEN1_A_DT1_S  22
+
+/** MCPWM_GEN1_B_REG register
+ *  Actions triggered by events on PWM1B
+ */
+#define MCPWM_GEN1_B_REG(i) (REG_MCPWM_BASE(i) + 0x8c)
+/** MCPWM_GEN1_B_UTEZ : R/W; bitpos: [1:0]; default: 0;
+ *  Action on PWM1B triggered by event TEZ when timer increasing
+ */
+#define MCPWM_GEN1_B_UTEZ    0x00000003U
+#define MCPWM_GEN1_B_UTEZ_M  (MCPWM_GEN1_B_UTEZ_V << MCPWM_GEN1_B_UTEZ_S)
+#define MCPWM_GEN1_B_UTEZ_V  0x00000003U
+#define MCPWM_GEN1_B_UTEZ_S  0
+/** MCPWM_GEN1_B_UTEP : R/W; bitpos: [3:2]; default: 0;
+ *  Action on PWM1B triggered by event TEP when timer increasing
+ */
+#define MCPWM_GEN1_B_UTEP    0x00000003U
+#define MCPWM_GEN1_B_UTEP_M  (MCPWM_GEN1_B_UTEP_V << MCPWM_GEN1_B_UTEP_S)
+#define MCPWM_GEN1_B_UTEP_V  0x00000003U
+#define MCPWM_GEN1_B_UTEP_S  2
+/** MCPWM_GEN1_B_UTEA : R/W; bitpos: [5:4]; default: 0;
+ *  Action on PWM1B triggered by event TEA when timer increasing
+ */
+#define MCPWM_GEN1_B_UTEA    0x00000003U
+#define MCPWM_GEN1_B_UTEA_M  (MCPWM_GEN1_B_UTEA_V << MCPWM_GEN1_B_UTEA_S)
+#define MCPWM_GEN1_B_UTEA_V  0x00000003U
+#define MCPWM_GEN1_B_UTEA_S  4
+/** MCPWM_GEN1_B_UTEB : R/W; bitpos: [7:6]; default: 0;
+ *  Action on PWM1B triggered by event TEB when timer increasing
+ */
+#define MCPWM_GEN1_B_UTEB    0x00000003U
+#define MCPWM_GEN1_B_UTEB_M  (MCPWM_GEN1_B_UTEB_V << MCPWM_GEN1_B_UTEB_S)
+#define MCPWM_GEN1_B_UTEB_V  0x00000003U
+#define MCPWM_GEN1_B_UTEB_S  6
+/** MCPWM_GEN1_B_UT0 : R/W; bitpos: [9:8]; default: 0;
+ *  Action on PWM1B triggered by event_t0 when timer increasing
+ */
+#define MCPWM_GEN1_B_UT0    0x00000003U
+#define MCPWM_GEN1_B_UT0_M  (MCPWM_GEN1_B_UT0_V << MCPWM_GEN1_B_UT0_S)
+#define MCPWM_GEN1_B_UT0_V  0x00000003U
+#define MCPWM_GEN1_B_UT0_S  8
+/** MCPWM_GEN1_B_UT1 : R/W; bitpos: [11:10]; default: 0;
+ *  Action on PWM1B triggered by event_t1 when timer increasing
+ */
+#define MCPWM_GEN1_B_UT1    0x00000003U
+#define MCPWM_GEN1_B_UT1_M  (MCPWM_GEN1_B_UT1_V << MCPWM_GEN1_B_UT1_S)
+#define MCPWM_GEN1_B_UT1_V  0x00000003U
+#define MCPWM_GEN1_B_UT1_S  10
+/** MCPWM_GEN1_B_DTEZ : R/W; bitpos: [13:12]; default: 0;
+ *  Action on PWM1B triggered by event TEZ when timer decreasing
+ */
+#define MCPWM_GEN1_B_DTEZ    0x00000003U
+#define MCPWM_GEN1_B_DTEZ_M  (MCPWM_GEN1_B_DTEZ_V << MCPWM_GEN1_B_DTEZ_S)
+#define MCPWM_GEN1_B_DTEZ_V  0x00000003U
+#define MCPWM_GEN1_B_DTEZ_S  12
+/** MCPWM_GEN1_B_DTEP : R/W; bitpos: [15:14]; default: 0;
+ *  Action on PWM1B triggered by event TEP when timer decreasing
+ */
+#define MCPWM_GEN1_B_DTEP    0x00000003U
+#define MCPWM_GEN1_B_DTEP_M  (MCPWM_GEN1_B_DTEP_V << MCPWM_GEN1_B_DTEP_S)
+#define MCPWM_GEN1_B_DTEP_V  0x00000003U
+#define MCPWM_GEN1_B_DTEP_S  14
+/** MCPWM_GEN1_B_DTEA : R/W; bitpos: [17:16]; default: 0;
+ *  Action on PWM1B triggered by event TEA when timer decreasing
+ */
+#define MCPWM_GEN1_B_DTEA    0x00000003U
+#define MCPWM_GEN1_B_DTEA_M  (MCPWM_GEN1_B_DTEA_V << MCPWM_GEN1_B_DTEA_S)
+#define MCPWM_GEN1_B_DTEA_V  0x00000003U
+#define MCPWM_GEN1_B_DTEA_S  16
+/** MCPWM_GEN1_B_DTEB : R/W; bitpos: [19:18]; default: 0;
+ *  Action on PWM1B triggered by event TEB when timer decreasing
+ */
+#define MCPWM_GEN1_B_DTEB    0x00000003U
+#define MCPWM_GEN1_B_DTEB_M  (MCPWM_GEN1_B_DTEB_V << MCPWM_GEN1_B_DTEB_S)
+#define MCPWM_GEN1_B_DTEB_V  0x00000003U
+#define MCPWM_GEN1_B_DTEB_S  18
+/** MCPWM_GEN1_B_DT0 : R/W; bitpos: [21:20]; default: 0;
+ *  Action on PWM1B triggered by event_t0 when timer decreasing
+ */
+#define MCPWM_GEN1_B_DT0    0x00000003U
+#define MCPWM_GEN1_B_DT0_M  (MCPWM_GEN1_B_DT0_V << MCPWM_GEN1_B_DT0_S)
+#define MCPWM_GEN1_B_DT0_V  0x00000003U
+#define MCPWM_GEN1_B_DT0_S  20
+/** MCPWM_GEN1_B_DT1 : R/W; bitpos: [23:22]; default: 0;
+ *  Action on PWM1B triggered by event_t1 when timer decreasing. 0: no change, 1: low,
+ *  2: high, 3: toggle
+ */
+#define MCPWM_GEN1_B_DT1    0x00000003U
+#define MCPWM_GEN1_B_DT1_M  (MCPWM_GEN1_B_DT1_V << MCPWM_GEN1_B_DT1_S)
+#define MCPWM_GEN1_B_DT1_V  0x00000003U
+#define MCPWM_GEN1_B_DT1_S  22
+
+/** MCPWM_DT1_CFG_REG register
+ *  dead time type selection and configuration
+ */
+#define MCPWM_DT1_CFG_REG(i) (REG_MCPWM_BASE(i) + 0x90)
+/** MCPWM_DB1_FED_UPMETHOD : R/W; bitpos: [3:0]; default: 0;
+ *  Update method for FED (falling edge delay) active register. 0: immediate, when bit0
+ *  is set to 1: tez, when bit1 is set to 1:tep,  when bit2 is set to 1: sync, when
+ *  bit3 is set to 1: disable the update
+ */
+#define MCPWM_DB1_FED_UPMETHOD    0x0000000FU
+#define MCPWM_DB1_FED_UPMETHOD_M  (MCPWM_DB1_FED_UPMETHOD_V << MCPWM_DB1_FED_UPMETHOD_S)
+#define MCPWM_DB1_FED_UPMETHOD_V  0x0000000FU
+#define MCPWM_DB1_FED_UPMETHOD_S  0
+/** MCPWM_DB1_RED_UPMETHOD : R/W; bitpos: [7:4]; default: 0;
+ *  Update method for RED (rising edge delay) active register. 0: immediate,when bit0
+ *  is set to 1: tez, when bit1 is set to 1:tep,  when bit2 is set to 1: sync, when
+ *  bit3 is set to 1: disable the update
+ */
+#define MCPWM_DB1_RED_UPMETHOD    0x0000000FU
+#define MCPWM_DB1_RED_UPMETHOD_M  (MCPWM_DB1_RED_UPMETHOD_V << MCPWM_DB1_RED_UPMETHOD_S)
+#define MCPWM_DB1_RED_UPMETHOD_V  0x0000000FU
+#define MCPWM_DB1_RED_UPMETHOD_S  4
+/** MCPWM_DB1_DEB_MODE : R/W; bitpos: [8]; default: 0;
+ *  S8 in table, dual-edge B mode, 0: fed/red take effect on different path separately,
+ *  1: fed/red take effect on B path, A out is in bypass or dulpB mode
+ */
+#define MCPWM_DB1_DEB_MODE    (BIT(8))
+#define MCPWM_DB1_DEB_MODE_M  (MCPWM_DB1_DEB_MODE_V << MCPWM_DB1_DEB_MODE_S)
+#define MCPWM_DB1_DEB_MODE_V  0x00000001U
+#define MCPWM_DB1_DEB_MODE_S  8
+/** MCPWM_DB1_A_OUTSWAP : R/W; bitpos: [9]; default: 0;
+ *  S6 in table
+ */
+#define MCPWM_DB1_A_OUTSWAP    (BIT(9))
+#define MCPWM_DB1_A_OUTSWAP_M  (MCPWM_DB1_A_OUTSWAP_V << MCPWM_DB1_A_OUTSWAP_S)
+#define MCPWM_DB1_A_OUTSWAP_V  0x00000001U
+#define MCPWM_DB1_A_OUTSWAP_S  9
+/** MCPWM_DB1_B_OUTSWAP : R/W; bitpos: [10]; default: 0;
+ *  S7 in table
+ */
+#define MCPWM_DB1_B_OUTSWAP    (BIT(10))
+#define MCPWM_DB1_B_OUTSWAP_M  (MCPWM_DB1_B_OUTSWAP_V << MCPWM_DB1_B_OUTSWAP_S)
+#define MCPWM_DB1_B_OUTSWAP_V  0x00000001U
+#define MCPWM_DB1_B_OUTSWAP_S  10
+/** MCPWM_DB1_RED_INSEL : R/W; bitpos: [11]; default: 0;
+ *  S4 in table
+ */
+#define MCPWM_DB1_RED_INSEL    (BIT(11))
+#define MCPWM_DB1_RED_INSEL_M  (MCPWM_DB1_RED_INSEL_V << MCPWM_DB1_RED_INSEL_S)
+#define MCPWM_DB1_RED_INSEL_V  0x00000001U
+#define MCPWM_DB1_RED_INSEL_S  11
+/** MCPWM_DB1_FED_INSEL : R/W; bitpos: [12]; default: 0;
+ *  S5 in table
+ */
+#define MCPWM_DB1_FED_INSEL    (BIT(12))
+#define MCPWM_DB1_FED_INSEL_M  (MCPWM_DB1_FED_INSEL_V << MCPWM_DB1_FED_INSEL_S)
+#define MCPWM_DB1_FED_INSEL_V  0x00000001U
+#define MCPWM_DB1_FED_INSEL_S  12
+/** MCPWM_DB1_RED_OUTINVERT : R/W; bitpos: [13]; default: 0;
+ *  S2 in table
+ */
+#define MCPWM_DB1_RED_OUTINVERT    (BIT(13))
+#define MCPWM_DB1_RED_OUTINVERT_M  (MCPWM_DB1_RED_OUTINVERT_V << MCPWM_DB1_RED_OUTINVERT_S)
+#define MCPWM_DB1_RED_OUTINVERT_V  0x00000001U
+#define MCPWM_DB1_RED_OUTINVERT_S  13
+/** MCPWM_DB1_FED_OUTINVERT : R/W; bitpos: [14]; default: 0;
+ *  S3 in table
+ */
+#define MCPWM_DB1_FED_OUTINVERT    (BIT(14))
+#define MCPWM_DB1_FED_OUTINVERT_M  (MCPWM_DB1_FED_OUTINVERT_V << MCPWM_DB1_FED_OUTINVERT_S)
+#define MCPWM_DB1_FED_OUTINVERT_V  0x00000001U
+#define MCPWM_DB1_FED_OUTINVERT_S  14
+/** MCPWM_DB1_A_OUTBYPASS : R/W; bitpos: [15]; default: 1;
+ *  S1 in table
+ */
+#define MCPWM_DB1_A_OUTBYPASS    (BIT(15))
+#define MCPWM_DB1_A_OUTBYPASS_M  (MCPWM_DB1_A_OUTBYPASS_V << MCPWM_DB1_A_OUTBYPASS_S)
+#define MCPWM_DB1_A_OUTBYPASS_V  0x00000001U
+#define MCPWM_DB1_A_OUTBYPASS_S  15
+/** MCPWM_DB1_B_OUTBYPASS : R/W; bitpos: [16]; default: 1;
+ *  S0 in table
+ */
+#define MCPWM_DB1_B_OUTBYPASS    (BIT(16))
+#define MCPWM_DB1_B_OUTBYPASS_M  (MCPWM_DB1_B_OUTBYPASS_V << MCPWM_DB1_B_OUTBYPASS_S)
+#define MCPWM_DB1_B_OUTBYPASS_V  0x00000001U
+#define MCPWM_DB1_B_OUTBYPASS_S  16
+/** MCPWM_DB1_CLK_SEL : R/W; bitpos: [17]; default: 0;
+ *  Dead time generator 1 clock selection. 0: PWM_clk, 1: PT_clk
+ */
+#define MCPWM_DB1_CLK_SEL    (BIT(17))
+#define MCPWM_DB1_CLK_SEL_M  (MCPWM_DB1_CLK_SEL_V << MCPWM_DB1_CLK_SEL_S)
+#define MCPWM_DB1_CLK_SEL_V  0x00000001U
+#define MCPWM_DB1_CLK_SEL_S  17
+
+/** MCPWM_DT1_FED_CFG_REG register
+ *  Shadow register for falling edge delay (FED).
+ */
+#define MCPWM_DT1_FED_CFG_REG(i) (REG_MCPWM_BASE(i) + 0x94)
+/** MCPWM_DB1_FED : R/W; bitpos: [15:0]; default: 0;
+ *  Shadow register for FED
+ */
+#define MCPWM_DB1_FED    0x0000FFFFU
+#define MCPWM_DB1_FED_M  (MCPWM_DB1_FED_V << MCPWM_DB1_FED_S)
+#define MCPWM_DB1_FED_V  0x0000FFFFU
+#define MCPWM_DB1_FED_S  0
+
+/** MCPWM_DT1_RED_CFG_REG register
+ *  Shadow register for rising edge delay (RED).
+ */
+#define MCPWM_DT1_RED_CFG_REG(i) (REG_MCPWM_BASE(i) + 0x98)
+/** MCPWM_DB1_RED : R/W; bitpos: [15:0]; default: 0;
+ *  Shadow register for RED
+ */
+#define MCPWM_DB1_RED    0x0000FFFFU
+#define MCPWM_DB1_RED_M  (MCPWM_DB1_RED_V << MCPWM_DB1_RED_S)
+#define MCPWM_DB1_RED_V  0x0000FFFFU
+#define MCPWM_DB1_RED_S  0
+
+/** MCPWM_CARRIER1_CFG_REG register
+ *  Carrier enable and configuratoin
+ */
+#define MCPWM_CARRIER1_CFG_REG(i) (REG_MCPWM_BASE(i) + 0x9c)
+/** MCPWM_CHOPPER1_EN : R/W; bitpos: [0]; default: 0;
+ *  When set, carrier1 function is enabled. When cleared, carrier1 is bypassed
+ */
+#define MCPWM_CHOPPER1_EN    (BIT(0))
+#define MCPWM_CHOPPER1_EN_M  (MCPWM_CHOPPER1_EN_V << MCPWM_CHOPPER1_EN_S)
+#define MCPWM_CHOPPER1_EN_V  0x00000001U
+#define MCPWM_CHOPPER1_EN_S  0
+/** MCPWM_CHOPPER1_PRESCALE : R/W; bitpos: [4:1]; default: 0;
+ *  PWM carrier1 clock (PC_clk) prescale value. Period of PC_clk = period of PWM_clk *
+ *  (PWM_CARRIER0_PRESCALE + 1)
+ */
+#define MCPWM_CHOPPER1_PRESCALE    0x0000000FU
+#define MCPWM_CHOPPER1_PRESCALE_M  (MCPWM_CHOPPER1_PRESCALE_V << MCPWM_CHOPPER1_PRESCALE_S)
+#define MCPWM_CHOPPER1_PRESCALE_V  0x0000000FU
+#define MCPWM_CHOPPER1_PRESCALE_S  1
+/** MCPWM_CHOPPER1_DUTY : R/W; bitpos: [7:5]; default: 0;
+ *  carrier duty selection. Duty = PWM_CARRIER0_DUTY / 8
+ */
+#define MCPWM_CHOPPER1_DUTY    0x00000007U
+#define MCPWM_CHOPPER1_DUTY_M  (MCPWM_CHOPPER1_DUTY_V << MCPWM_CHOPPER1_DUTY_S)
+#define MCPWM_CHOPPER1_DUTY_V  0x00000007U
+#define MCPWM_CHOPPER1_DUTY_S  5
+/** MCPWM_CHOPPER1_OSHTWTH : R/W; bitpos: [11:8]; default: 0;
+ *  width of the first pulse in number of periods of the carrier
+ */
+#define MCPWM_CHOPPER1_OSHTWTH    0x0000000FU
+#define MCPWM_CHOPPER1_OSHTWTH_M  (MCPWM_CHOPPER1_OSHTWTH_V << MCPWM_CHOPPER1_OSHTWTH_S)
+#define MCPWM_CHOPPER1_OSHTWTH_V  0x0000000FU
+#define MCPWM_CHOPPER1_OSHTWTH_S  8
+/** MCPWM_CHOPPER1_OUT_INVERT : R/W; bitpos: [12]; default: 0;
+ *  when set, invert the output of PWM1A and PWM1B for this submodule
+ */
+#define MCPWM_CHOPPER1_OUT_INVERT    (BIT(12))
+#define MCPWM_CHOPPER1_OUT_INVERT_M  (MCPWM_CHOPPER1_OUT_INVERT_V << MCPWM_CHOPPER1_OUT_INVERT_S)
+#define MCPWM_CHOPPER1_OUT_INVERT_V  0x00000001U
+#define MCPWM_CHOPPER1_OUT_INVERT_S  12
+/** MCPWM_CHOPPER1_IN_INVERT : R/W; bitpos: [13]; default: 0;
+ *  when set, invert the input of PWM1A and PWM1B for this submodule
+ */
+#define MCPWM_CHOPPER1_IN_INVERT    (BIT(13))
+#define MCPWM_CHOPPER1_IN_INVERT_M  (MCPWM_CHOPPER1_IN_INVERT_V << MCPWM_CHOPPER1_IN_INVERT_S)
+#define MCPWM_CHOPPER1_IN_INVERT_V  0x00000001U
+#define MCPWM_CHOPPER1_IN_INVERT_S  13
+
+/** MCPWM_FH1_CFG0_REG register
+ *  Actions on PWM1A and PWM1B trip events
+ */
+#define MCPWM_FH1_CFG0_REG(i) (REG_MCPWM_BASE(i) + 0xa0)
+/** MCPWM_TZ1_SW_CBC : R/W; bitpos: [0]; default: 0;
+ *  Enable register for software force cycle-by-cycle mode action. 0: disable, 1: enable
+ */
+#define MCPWM_TZ1_SW_CBC    (BIT(0))
+#define MCPWM_TZ1_SW_CBC_M  (MCPWM_TZ1_SW_CBC_V << MCPWM_TZ1_SW_CBC_S)
+#define MCPWM_TZ1_SW_CBC_V  0x00000001U
+#define MCPWM_TZ1_SW_CBC_S  0
+/** MCPWM_TZ1_F2_CBC : R/W; bitpos: [1]; default: 0;
+ *  event_f2 will trigger cycle-by-cycle mode action. 0: disable, 1: enable
+ */
+#define MCPWM_TZ1_F2_CBC    (BIT(1))
+#define MCPWM_TZ1_F2_CBC_M  (MCPWM_TZ1_F2_CBC_V << MCPWM_TZ1_F2_CBC_S)
+#define MCPWM_TZ1_F2_CBC_V  0x00000001U
+#define MCPWM_TZ1_F2_CBC_S  1
+/** MCPWM_TZ1_F1_CBC : R/W; bitpos: [2]; default: 0;
+ *  event_f1 will trigger cycle-by-cycle mode action. 0: disable, 1: enable
+ */
+#define MCPWM_TZ1_F1_CBC    (BIT(2))
+#define MCPWM_TZ1_F1_CBC_M  (MCPWM_TZ1_F1_CBC_V << MCPWM_TZ1_F1_CBC_S)
+#define MCPWM_TZ1_F1_CBC_V  0x00000001U
+#define MCPWM_TZ1_F1_CBC_S  2
+/** MCPWM_TZ1_F0_CBC : R/W; bitpos: [3]; default: 0;
+ *  event_f0 will trigger cycle-by-cycle mode action. 0: disable, 1: enable
+ */
+#define MCPWM_TZ1_F0_CBC    (BIT(3))
+#define MCPWM_TZ1_F0_CBC_M  (MCPWM_TZ1_F0_CBC_V << MCPWM_TZ1_F0_CBC_S)
+#define MCPWM_TZ1_F0_CBC_V  0x00000001U
+#define MCPWM_TZ1_F0_CBC_S  3
+/** MCPWM_TZ1_SW_OST : R/W; bitpos: [4]; default: 0;
+ *  Enable register for software force one-shot mode action. 0: disable, 1: enable
+ */
+#define MCPWM_TZ1_SW_OST    (BIT(4))
+#define MCPWM_TZ1_SW_OST_M  (MCPWM_TZ1_SW_OST_V << MCPWM_TZ1_SW_OST_S)
+#define MCPWM_TZ1_SW_OST_V  0x00000001U
+#define MCPWM_TZ1_SW_OST_S  4
+/** MCPWM_TZ1_F2_OST : R/W; bitpos: [5]; default: 0;
+ *  event_f2 will trigger one-shot mode action. 0: disable, 1: enable
+ */
+#define MCPWM_TZ1_F2_OST    (BIT(5))
+#define MCPWM_TZ1_F2_OST_M  (MCPWM_TZ1_F2_OST_V << MCPWM_TZ1_F2_OST_S)
+#define MCPWM_TZ1_F2_OST_V  0x00000001U
+#define MCPWM_TZ1_F2_OST_S  5
+/** MCPWM_TZ1_F1_OST : R/W; bitpos: [6]; default: 0;
+ *  event_f1 will trigger one-shot mode action. 0: disable, 1: enable
+ */
+#define MCPWM_TZ1_F1_OST    (BIT(6))
+#define MCPWM_TZ1_F1_OST_M  (MCPWM_TZ1_F1_OST_V << MCPWM_TZ1_F1_OST_S)
+#define MCPWM_TZ1_F1_OST_V  0x00000001U
+#define MCPWM_TZ1_F1_OST_S  6
+/** MCPWM_TZ1_F0_OST : R/W; bitpos: [7]; default: 0;
+ *  event_f0 will trigger one-shot mode action. 0: disable, 1: enable
+ */
+#define MCPWM_TZ1_F0_OST    (BIT(7))
+#define MCPWM_TZ1_F0_OST_M  (MCPWM_TZ1_F0_OST_V << MCPWM_TZ1_F0_OST_S)
+#define MCPWM_TZ1_F0_OST_V  0x00000001U
+#define MCPWM_TZ1_F0_OST_S  7
+/** MCPWM_TZ1_A_CBC_D : R/W; bitpos: [9:8]; default: 0;
+ *  Cycle-by-cycle mode action on PWM1A when fault event occurs and timer is
+ *  decreasing. 0: do nothing, 1: force low, 2: force high, 3: toggle
+ */
+#define MCPWM_TZ1_A_CBC_D    0x00000003U
+#define MCPWM_TZ1_A_CBC_D_M  (MCPWM_TZ1_A_CBC_D_V << MCPWM_TZ1_A_CBC_D_S)
+#define MCPWM_TZ1_A_CBC_D_V  0x00000003U
+#define MCPWM_TZ1_A_CBC_D_S  8
+/** MCPWM_TZ1_A_CBC_U : R/W; bitpos: [11:10]; default: 0;
+ *  Cycle-by-cycle mode action on PWM1A when fault event occurs and timer is
+ *  increasing. 0: do nothing, 1: force low, 2: force high, 3: toggle
+ */
+#define MCPWM_TZ1_A_CBC_U    0x00000003U
+#define MCPWM_TZ1_A_CBC_U_M  (MCPWM_TZ1_A_CBC_U_V << MCPWM_TZ1_A_CBC_U_S)
+#define MCPWM_TZ1_A_CBC_U_V  0x00000003U
+#define MCPWM_TZ1_A_CBC_U_S  10
+/** MCPWM_TZ1_A_OST_D : R/W; bitpos: [13:12]; default: 0;
+ *  One-shot mode action on PWM1A when fault event occurs and timer is decreasing. 0:
+ *  do nothing,1: force low, 2: force high, 3: toggle
+ */
+#define MCPWM_TZ1_A_OST_D    0x00000003U
+#define MCPWM_TZ1_A_OST_D_M  (MCPWM_TZ1_A_OST_D_V << MCPWM_TZ1_A_OST_D_S)
+#define MCPWM_TZ1_A_OST_D_V  0x00000003U
+#define MCPWM_TZ1_A_OST_D_S  12
+/** MCPWM_TZ1_A_OST_U : R/W; bitpos: [15:14]; default: 0;
+ *  One-shot mode action on PWM1A when fault event occurs and timer is increasing. 0:
+ *  do nothing, 1: force low, 2: force high, 3: toggle
+ */
+#define MCPWM_TZ1_A_OST_U    0x00000003U
+#define MCPWM_TZ1_A_OST_U_M  (MCPWM_TZ1_A_OST_U_V << MCPWM_TZ1_A_OST_U_S)
+#define MCPWM_TZ1_A_OST_U_V  0x00000003U
+#define MCPWM_TZ1_A_OST_U_S  14
+/** MCPWM_TZ1_B_CBC_D : R/W; bitpos: [17:16]; default: 0;
+ *  Cycle-by-cycle mode action on PWM1B when fault event occurs and timer is
+ *  decreasing. 0: do nothing, 1: force low, 2: force high, 3: toggle
+ */
+#define MCPWM_TZ1_B_CBC_D    0x00000003U
+#define MCPWM_TZ1_B_CBC_D_M  (MCPWM_TZ1_B_CBC_D_V << MCPWM_TZ1_B_CBC_D_S)
+#define MCPWM_TZ1_B_CBC_D_V  0x00000003U
+#define MCPWM_TZ1_B_CBC_D_S  16
+/** MCPWM_TZ1_B_CBC_U : R/W; bitpos: [19:18]; default: 0;
+ *  Cycle-by-cycle mode action on PWM1B when fault event occurs and timer is
+ *  increasing. 0: do nothing, 1: force low, 2: force high, 3: toggle
+ */
+#define MCPWM_TZ1_B_CBC_U    0x00000003U
+#define MCPWM_TZ1_B_CBC_U_M  (MCPWM_TZ1_B_CBC_U_V << MCPWM_TZ1_B_CBC_U_S)
+#define MCPWM_TZ1_B_CBC_U_V  0x00000003U
+#define MCPWM_TZ1_B_CBC_U_S  18
+/** MCPWM_TZ1_B_OST_D : R/W; bitpos: [21:20]; default: 0;
+ *  One-shot mode action on PWM1B when fault event occurs and timer is decreasing. 0:
+ *  do nothing, 1: force low, 2: force high, 3: toggle
+ */
+#define MCPWM_TZ1_B_OST_D    0x00000003U
+#define MCPWM_TZ1_B_OST_D_M  (MCPWM_TZ1_B_OST_D_V << MCPWM_TZ1_B_OST_D_S)
+#define MCPWM_TZ1_B_OST_D_V  0x00000003U
+#define MCPWM_TZ1_B_OST_D_S  20
+/** MCPWM_TZ1_B_OST_U : R/W; bitpos: [23:22]; default: 0;
+ *  One-shot mode action on PWM1B when fault event occurs and timer is increasing. 0:
+ *  do nothing, 1: force low, 2: force high, 3: toggle
+ */
+#define MCPWM_TZ1_B_OST_U    0x00000003U
+#define MCPWM_TZ1_B_OST_U_M  (MCPWM_TZ1_B_OST_U_V << MCPWM_TZ1_B_OST_U_S)
+#define MCPWM_TZ1_B_OST_U_V  0x00000003U
+#define MCPWM_TZ1_B_OST_U_S  22
+
+/** MCPWM_FH1_CFG1_REG register
+ *  Software triggers for fault handler actions
+ */
+#define MCPWM_FH1_CFG1_REG(i) (REG_MCPWM_BASE(i) + 0xa4)
+/** MCPWM_TZ1_CLR_OST : R/W; bitpos: [0]; default: 0;
+ *  a rising edge will clear on going one-shot mode action
+ */
+#define MCPWM_TZ1_CLR_OST    (BIT(0))
+#define MCPWM_TZ1_CLR_OST_M  (MCPWM_TZ1_CLR_OST_V << MCPWM_TZ1_CLR_OST_S)
+#define MCPWM_TZ1_CLR_OST_V  0x00000001U
+#define MCPWM_TZ1_CLR_OST_S  0
+/** MCPWM_TZ1_CBCPULSE : R/W; bitpos: [2:1]; default: 0;
+ *  cycle-by-cycle mode action refresh moment selection. When bit0 is set to 1: TEZ,
+ *  when bit1 is set to 1:TEP
+ */
+#define MCPWM_TZ1_CBCPULSE    0x00000003U
+#define MCPWM_TZ1_CBCPULSE_M  (MCPWM_TZ1_CBCPULSE_V << MCPWM_TZ1_CBCPULSE_S)
+#define MCPWM_TZ1_CBCPULSE_V  0x00000003U
+#define MCPWM_TZ1_CBCPULSE_S  1
+/** MCPWM_TZ1_FORCE_CBC : R/W; bitpos: [3]; default: 0;
+ *  a toggle trigger a cycle-by-cycle mode action
+ */
+#define MCPWM_TZ1_FORCE_CBC    (BIT(3))
+#define MCPWM_TZ1_FORCE_CBC_M  (MCPWM_TZ1_FORCE_CBC_V << MCPWM_TZ1_FORCE_CBC_S)
+#define MCPWM_TZ1_FORCE_CBC_V  0x00000001U
+#define MCPWM_TZ1_FORCE_CBC_S  3
+/** MCPWM_TZ1_FORCE_OST : R/W; bitpos: [4]; default: 0;
+ *  a toggle (software negate its value) triggers a one-shot mode action
+ */
+#define MCPWM_TZ1_FORCE_OST    (BIT(4))
+#define MCPWM_TZ1_FORCE_OST_M  (MCPWM_TZ1_FORCE_OST_V << MCPWM_TZ1_FORCE_OST_S)
+#define MCPWM_TZ1_FORCE_OST_V  0x00000001U
+#define MCPWM_TZ1_FORCE_OST_S  4
+
+/** MCPWM_FH1_STATUS_REG register
+ *  Status of fault events.
+ */
+#define MCPWM_FH1_STATUS_REG(i) (REG_MCPWM_BASE(i) + 0xa8)
+/** MCPWM_TZ1_CBC_ON : RO; bitpos: [0]; default: 0;
+ *  Set and reset by hardware. If set, a cycle-by-cycle mode action is on going
+ */
+#define MCPWM_TZ1_CBC_ON    (BIT(0))
+#define MCPWM_TZ1_CBC_ON_M  (MCPWM_TZ1_CBC_ON_V << MCPWM_TZ1_CBC_ON_S)
+#define MCPWM_TZ1_CBC_ON_V  0x00000001U
+#define MCPWM_TZ1_CBC_ON_S  0
+/** MCPWM_TZ1_OST_ON : RO; bitpos: [1]; default: 0;
+ *  Set and reset by hardware. If set, an one-shot mode action is on going
+ */
+#define MCPWM_TZ1_OST_ON    (BIT(1))
+#define MCPWM_TZ1_OST_ON_M  (MCPWM_TZ1_OST_ON_V << MCPWM_TZ1_OST_ON_S)
+#define MCPWM_TZ1_OST_ON_V  0x00000001U
+#define MCPWM_TZ1_OST_ON_S  1
+
+/** MCPWM_GEN2_STMP_CFG_REG register
+ *  Transfer status and update method for time stamp registers A and B
+ */
+#define MCPWM_GEN2_STMP_CFG_REG(i) (REG_MCPWM_BASE(i) + 0xac)
+/** MCPWM_CMPR2_A_UPMETHOD : R/W; bitpos: [3:0]; default: 0;
+ *  Update method for PWM generator 2 time stamp A's active register. When all bits are
+ *  set to 0: immediately, when bit0 is set to 1: TEZ, when bit1 is set to 1: TEP,when
+ *  bit2 is set to 1: sync, when bit3 is set to 1: disable the update.
+ */
+#define MCPWM_CMPR2_A_UPMETHOD    0x0000000FU
+#define MCPWM_CMPR2_A_UPMETHOD_M  (MCPWM_CMPR2_A_UPMETHOD_V << MCPWM_CMPR2_A_UPMETHOD_S)
+#define MCPWM_CMPR2_A_UPMETHOD_V  0x0000000FU
+#define MCPWM_CMPR2_A_UPMETHOD_S  0
+/** MCPWM_CMPR2_B_UPMETHOD : R/W; bitpos: [7:4]; default: 0;
+ *  Update method for PWM generator 2 time stamp B's active register. When all bits are
+ *  set to 0: immediately, when bit0 is set to 1: TEZ, when bit1 is set to 1: TEP,when
+ *  bit2 is set to 1: sync, when bit3 is set to 1: disable the update.
+ */
+#define MCPWM_CMPR2_B_UPMETHOD    0x0000000FU
+#define MCPWM_CMPR2_B_UPMETHOD_M  (MCPWM_CMPR2_B_UPMETHOD_V << MCPWM_CMPR2_B_UPMETHOD_S)
+#define MCPWM_CMPR2_B_UPMETHOD_V  0x0000000FU
+#define MCPWM_CMPR2_B_UPMETHOD_S  4
+/** MCPWM_CMPR2_A_SHDW_FULL : R/W/WTC/SC; bitpos: [8]; default: 0;
+ *  Set and reset by hardware. If set, PWM generator 2 time stamp A's shadow reg is
+ *  filled and waiting to be transferred to A's active reg. If cleared, A's active reg
+ *  has been updated with shadow register latest value
+ */
+#define MCPWM_CMPR2_A_SHDW_FULL    (BIT(8))
+#define MCPWM_CMPR2_A_SHDW_FULL_M  (MCPWM_CMPR2_A_SHDW_FULL_V << MCPWM_CMPR2_A_SHDW_FULL_S)
+#define MCPWM_CMPR2_A_SHDW_FULL_V  0x00000001U
+#define MCPWM_CMPR2_A_SHDW_FULL_S  8
+/** MCPWM_CMPR2_B_SHDW_FULL : R/W/WTC/SC; bitpos: [9]; default: 0;
+ *  Set and reset by hardware. If set, PWM generator 2 time stamp B's shadow reg is
+ *  filled and waiting to be transferred to B's active reg. If cleared, B's active reg
+ *  has been updated with shadow register latest value
+ */
+#define MCPWM_CMPR2_B_SHDW_FULL    (BIT(9))
+#define MCPWM_CMPR2_B_SHDW_FULL_M  (MCPWM_CMPR2_B_SHDW_FULL_V << MCPWM_CMPR2_B_SHDW_FULL_S)
+#define MCPWM_CMPR2_B_SHDW_FULL_V  0x00000001U
+#define MCPWM_CMPR2_B_SHDW_FULL_S  9
+
+/** MCPWM_GEN2_TSTMP_A_REG register
+ *  Shadow register for register A.
+ */
+#define MCPWM_GEN2_TSTMP_A_REG(i) (REG_MCPWM_BASE(i) + 0xb0)
+/** MCPWM_CMPR2_A : R/W; bitpos: [15:0]; default: 0;
+ *  PWM generator 2 time stamp A's shadow register
+ */
+#define MCPWM_CMPR2_A    0x0000FFFFU
+#define MCPWM_CMPR2_A_M  (MCPWM_CMPR2_A_V << MCPWM_CMPR2_A_S)
+#define MCPWM_CMPR2_A_V  0x0000FFFFU
+#define MCPWM_CMPR2_A_S  0
+
+/** MCPWM_GEN2_TSTMP_B_REG register
+ *  Shadow register for register B.
+ */
+#define MCPWM_GEN2_TSTMP_B_REG(i) (REG_MCPWM_BASE(i) + 0xb4)
+/** MCPWM_CMPR2_B : R/W; bitpos: [15:0]; default: 0;
+ *  PWM generator 2 time stamp B's shadow register
+ */
+#define MCPWM_CMPR2_B    0x0000FFFFU
+#define MCPWM_CMPR2_B_M  (MCPWM_CMPR2_B_V << MCPWM_CMPR2_B_S)
+#define MCPWM_CMPR2_B_V  0x0000FFFFU
+#define MCPWM_CMPR2_B_S  0
+
+/** MCPWM_GEN2_CFG0_REG register
+ *  Fault event T0 and T1 handling
+ */
+#define MCPWM_GEN2_CFG0_REG(i) (REG_MCPWM_BASE(i) + 0xb8)
+/** MCPWM_GEN2_CFG_UPMETHOD : R/W; bitpos: [3:0]; default: 0;
+ *  Update method for PWM generator 2's active register of configuration. 0:
+ *  immediately, when bit0 is set to 1: TEZ, when bit1 is set to 1:sync;when bit3 is
+ *  set to 1:disable the update.
+ */
+#define MCPWM_GEN2_CFG_UPMETHOD    0x0000000FU
+#define MCPWM_GEN2_CFG_UPMETHOD_M  (MCPWM_GEN2_CFG_UPMETHOD_V << MCPWM_GEN2_CFG_UPMETHOD_S)
+#define MCPWM_GEN2_CFG_UPMETHOD_V  0x0000000FU
+#define MCPWM_GEN2_CFG_UPMETHOD_S  0
+/** MCPWM_GEN2_T0_SEL : R/W; bitpos: [6:4]; default: 0;
+ *  Source selection for PWM generator 2 event_t0, take effect immediately, 0:
+ *  fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none
+ */
+#define MCPWM_GEN2_T0_SEL    0x00000007U
+#define MCPWM_GEN2_T0_SEL_M  (MCPWM_GEN2_T0_SEL_V << MCPWM_GEN2_T0_SEL_S)
+#define MCPWM_GEN2_T0_SEL_V  0x00000007U
+#define MCPWM_GEN2_T0_SEL_S  4
+/** MCPWM_GEN2_T1_SEL : R/W; bitpos: [9:7]; default: 0;
+ *  Source selection for PWM generator 2 event_t1, take effect immediately, 0:
+ *  fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none
+ */
+#define MCPWM_GEN2_T1_SEL    0x00000007U
+#define MCPWM_GEN2_T1_SEL_M  (MCPWM_GEN2_T1_SEL_V << MCPWM_GEN2_T1_SEL_S)
+#define MCPWM_GEN2_T1_SEL_V  0x00000007U
+#define MCPWM_GEN2_T1_SEL_S  7
+
+/** MCPWM_GEN2_FORCE_REG register
+ *  Permissives to force PWM2A and PWM2B outputs by software
+ */
+#define MCPWM_GEN2_FORCE_REG(i) (REG_MCPWM_BASE(i) + 0xbc)
+/** MCPWM_GEN2_CNTUFORCE_UPMETHOD : R/W; bitpos: [5:0]; default: 32;
+ *  Updating method for continuous software force of PWM generator 2. When all bits are
+ *  set to 0: immediately, when bit0 is set to 1: TEZ,when bit1 is set to 1: TEP, when
+ *  bit2 is set to 1: TEA, when bit3 is set to 1: TEB, when bit4 is set to 1: sync,
+ *  when bit5 is set to 1: disable update. (TEA/B here and below means an event
+ *  generated when the timer's value equals to that of register A/B.)
+ */
+#define MCPWM_GEN2_CNTUFORCE_UPMETHOD    0x0000003FU
+#define MCPWM_GEN2_CNTUFORCE_UPMETHOD_M  (MCPWM_GEN2_CNTUFORCE_UPMETHOD_V << MCPWM_GEN2_CNTUFORCE_UPMETHOD_S)
+#define MCPWM_GEN2_CNTUFORCE_UPMETHOD_V  0x0000003FU
+#define MCPWM_GEN2_CNTUFORCE_UPMETHOD_S  0
+/** MCPWM_GEN2_A_CNTUFORCE_MODE : R/W; bitpos: [7:6]; default: 0;
+ *  Continuous software force mode for PWM2A. 0: disabled, 1: low, 2: high, 3: disabled
+ */
+#define MCPWM_GEN2_A_CNTUFORCE_MODE    0x00000003U
+#define MCPWM_GEN2_A_CNTUFORCE_MODE_M  (MCPWM_GEN2_A_CNTUFORCE_MODE_V << MCPWM_GEN2_A_CNTUFORCE_MODE_S)
+#define MCPWM_GEN2_A_CNTUFORCE_MODE_V  0x00000003U
+#define MCPWM_GEN2_A_CNTUFORCE_MODE_S  6
+/** MCPWM_GEN2_B_CNTUFORCE_MODE : R/W; bitpos: [9:8]; default: 0;
+ *  Continuous software force mode for PWM2B. 0: disabled, 1: low, 2: high, 3: disabled
+ */
+#define MCPWM_GEN2_B_CNTUFORCE_MODE    0x00000003U
+#define MCPWM_GEN2_B_CNTUFORCE_MODE_M  (MCPWM_GEN2_B_CNTUFORCE_MODE_V << MCPWM_GEN2_B_CNTUFORCE_MODE_S)
+#define MCPWM_GEN2_B_CNTUFORCE_MODE_V  0x00000003U
+#define MCPWM_GEN2_B_CNTUFORCE_MODE_S  8
+/** MCPWM_GEN2_A_NCIFORCE : R/W; bitpos: [10]; default: 0;
+ *  Trigger of non-continuous immediate software-force event for PWM2A, a toggle will
+ *  trigger a force event.
+ */
+#define MCPWM_GEN2_A_NCIFORCE    (BIT(10))
+#define MCPWM_GEN2_A_NCIFORCE_M  (MCPWM_GEN2_A_NCIFORCE_V << MCPWM_GEN2_A_NCIFORCE_S)
+#define MCPWM_GEN2_A_NCIFORCE_V  0x00000001U
+#define MCPWM_GEN2_A_NCIFORCE_S  10
+/** MCPWM_GEN2_A_NCIFORCE_MODE : R/W; bitpos: [12:11]; default: 0;
+ *  non-continuous immediate software force mode for PWM2A, 0: disabled, 1: low, 2:
+ *  high, 3: disabled
+ */
+#define MCPWM_GEN2_A_NCIFORCE_MODE    0x00000003U
+#define MCPWM_GEN2_A_NCIFORCE_MODE_M  (MCPWM_GEN2_A_NCIFORCE_MODE_V << MCPWM_GEN2_A_NCIFORCE_MODE_S)
+#define MCPWM_GEN2_A_NCIFORCE_MODE_V  0x00000003U
+#define MCPWM_GEN2_A_NCIFORCE_MODE_S  11
+/** MCPWM_GEN2_B_NCIFORCE : R/W; bitpos: [13]; default: 0;
+ *  Trigger of non-continuous immediate software-force event for PWM2B, a toggle will
+ *  trigger a force event.
+ */
+#define MCPWM_GEN2_B_NCIFORCE    (BIT(13))
+#define MCPWM_GEN2_B_NCIFORCE_M  (MCPWM_GEN2_B_NCIFORCE_V << MCPWM_GEN2_B_NCIFORCE_S)
+#define MCPWM_GEN2_B_NCIFORCE_V  0x00000001U
+#define MCPWM_GEN2_B_NCIFORCE_S  13
+/** MCPWM_GEN2_B_NCIFORCE_MODE : R/W; bitpos: [15:14]; default: 0;
+ *  non-continuous immediate software force mode for PWM2B, 0: disabled, 1: low, 2:
+ *  high, 3: disabled
+ */
+#define MCPWM_GEN2_B_NCIFORCE_MODE    0x00000003U
+#define MCPWM_GEN2_B_NCIFORCE_MODE_M  (MCPWM_GEN2_B_NCIFORCE_MODE_V << MCPWM_GEN2_B_NCIFORCE_MODE_S)
+#define MCPWM_GEN2_B_NCIFORCE_MODE_V  0x00000003U
+#define MCPWM_GEN2_B_NCIFORCE_MODE_S  14
+
+/** MCPWM_GEN2_A_REG register
+ *  Actions triggered by events on PWM2A
+ */
+#define MCPWM_GEN2_A_REG(i) (REG_MCPWM_BASE(i) + 0xc0)
+/** MCPWM_GEN2_A_UTEZ : R/W; bitpos: [1:0]; default: 0;
+ *  Action on PWM2A triggered by event TEZ when timer increasing
+ */
+#define MCPWM_GEN2_A_UTEZ    0x00000003U
+#define MCPWM_GEN2_A_UTEZ_M  (MCPWM_GEN2_A_UTEZ_V << MCPWM_GEN2_A_UTEZ_S)
+#define MCPWM_GEN2_A_UTEZ_V  0x00000003U
+#define MCPWM_GEN2_A_UTEZ_S  0
+/** MCPWM_GEN2_A_UTEP : R/W; bitpos: [3:2]; default: 0;
+ *  Action on PWM2A triggered by event TEP when timer increasing
+ */
+#define MCPWM_GEN2_A_UTEP    0x00000003U
+#define MCPWM_GEN2_A_UTEP_M  (MCPWM_GEN2_A_UTEP_V << MCPWM_GEN2_A_UTEP_S)
+#define MCPWM_GEN2_A_UTEP_V  0x00000003U
+#define MCPWM_GEN2_A_UTEP_S  2
+/** MCPWM_GEN2_A_UTEA : R/W; bitpos: [5:4]; default: 0;
+ *  Action on PWM2A triggered by event TEA when timer increasing
+ */
+#define MCPWM_GEN2_A_UTEA    0x00000003U
+#define MCPWM_GEN2_A_UTEA_M  (MCPWM_GEN2_A_UTEA_V << MCPWM_GEN2_A_UTEA_S)
+#define MCPWM_GEN2_A_UTEA_V  0x00000003U
+#define MCPWM_GEN2_A_UTEA_S  4
+/** MCPWM_GEN2_A_UTEB : R/W; bitpos: [7:6]; default: 0;
+ *  Action on PWM2A triggered by event TEB when timer increasing
+ */
+#define MCPWM_GEN2_A_UTEB    0x00000003U
+#define MCPWM_GEN2_A_UTEB_M  (MCPWM_GEN2_A_UTEB_V << MCPWM_GEN2_A_UTEB_S)
+#define MCPWM_GEN2_A_UTEB_V  0x00000003U
+#define MCPWM_GEN2_A_UTEB_S  6
+/** MCPWM_GEN2_A_UT0 : R/W; bitpos: [9:8]; default: 0;
+ *  Action on PWM2A triggered by event_t0 when timer increasing
+ */
+#define MCPWM_GEN2_A_UT0    0x00000003U
+#define MCPWM_GEN2_A_UT0_M  (MCPWM_GEN2_A_UT0_V << MCPWM_GEN2_A_UT0_S)
+#define MCPWM_GEN2_A_UT0_V  0x00000003U
+#define MCPWM_GEN2_A_UT0_S  8
+/** MCPWM_GEN2_A_UT1 : R/W; bitpos: [11:10]; default: 0;
+ *  Action on PWM2A triggered by event_t1 when timer increasing
+ */
+#define MCPWM_GEN2_A_UT1    0x00000003U
+#define MCPWM_GEN2_A_UT1_M  (MCPWM_GEN2_A_UT1_V << MCPWM_GEN2_A_UT1_S)
+#define MCPWM_GEN2_A_UT1_V  0x00000003U
+#define MCPWM_GEN2_A_UT1_S  10
+/** MCPWM_GEN2_A_DTEZ : R/W; bitpos: [13:12]; default: 0;
+ *  Action on PWM2A triggered by event TEZ when timer decreasing
+ */
+#define MCPWM_GEN2_A_DTEZ    0x00000003U
+#define MCPWM_GEN2_A_DTEZ_M  (MCPWM_GEN2_A_DTEZ_V << MCPWM_GEN2_A_DTEZ_S)
+#define MCPWM_GEN2_A_DTEZ_V  0x00000003U
+#define MCPWM_GEN2_A_DTEZ_S  12
+/** MCPWM_GEN2_A_DTEP : R/W; bitpos: [15:14]; default: 0;
+ *  Action on PWM2A triggered by event TEP when timer decreasing
+ */
+#define MCPWM_GEN2_A_DTEP    0x00000003U
+#define MCPWM_GEN2_A_DTEP_M  (MCPWM_GEN2_A_DTEP_V << MCPWM_GEN2_A_DTEP_S)
+#define MCPWM_GEN2_A_DTEP_V  0x00000003U
+#define MCPWM_GEN2_A_DTEP_S  14
+/** MCPWM_GEN2_A_DTEA : R/W; bitpos: [17:16]; default: 0;
+ *  Action on PWM2A triggered by event TEA when timer decreasing
+ */
+#define MCPWM_GEN2_A_DTEA    0x00000003U
+#define MCPWM_GEN2_A_DTEA_M  (MCPWM_GEN2_A_DTEA_V << MCPWM_GEN2_A_DTEA_S)
+#define MCPWM_GEN2_A_DTEA_V  0x00000003U
+#define MCPWM_GEN2_A_DTEA_S  16
+/** MCPWM_GEN2_A_DTEB : R/W; bitpos: [19:18]; default: 0;
+ *  Action on PWM2A triggered by event TEB when timer decreasing
+ */
+#define MCPWM_GEN2_A_DTEB    0x00000003U
+#define MCPWM_GEN2_A_DTEB_M  (MCPWM_GEN2_A_DTEB_V << MCPWM_GEN2_A_DTEB_S)
+#define MCPWM_GEN2_A_DTEB_V  0x00000003U
+#define MCPWM_GEN2_A_DTEB_S  18
+/** MCPWM_GEN2_A_DT0 : R/W; bitpos: [21:20]; default: 0;
+ *  Action on PWM2A triggered by event_t0 when timer decreasing
+ */
+#define MCPWM_GEN2_A_DT0    0x00000003U
+#define MCPWM_GEN2_A_DT0_M  (MCPWM_GEN2_A_DT0_V << MCPWM_GEN2_A_DT0_S)
+#define MCPWM_GEN2_A_DT0_V  0x00000003U
+#define MCPWM_GEN2_A_DT0_S  20
+/** MCPWM_GEN2_A_DT1 : R/W; bitpos: [23:22]; default: 0;
+ *  Action on PWM2A triggered by event_t1 when timer decreasing. 0: no change, 1: low,
+ *  2: high, 3: toggle
+ */
+#define MCPWM_GEN2_A_DT1    0x00000003U
+#define MCPWM_GEN2_A_DT1_M  (MCPWM_GEN2_A_DT1_V << MCPWM_GEN2_A_DT1_S)
+#define MCPWM_GEN2_A_DT1_V  0x00000003U
+#define MCPWM_GEN2_A_DT1_S  22
+
+/** MCPWM_GEN2_B_REG register
+ *  Actions triggered by events on PWM2B
+ */
+#define MCPWM_GEN2_B_REG(i) (REG_MCPWM_BASE(i) + 0xc4)
+/** MCPWM_GEN2_B_UTEZ : R/W; bitpos: [1:0]; default: 0;
+ *  Action on PWM2B triggered by event TEZ when timer increasing
+ */
+#define MCPWM_GEN2_B_UTEZ    0x00000003U
+#define MCPWM_GEN2_B_UTEZ_M  (MCPWM_GEN2_B_UTEZ_V << MCPWM_GEN2_B_UTEZ_S)
+#define MCPWM_GEN2_B_UTEZ_V  0x00000003U
+#define MCPWM_GEN2_B_UTEZ_S  0
+/** MCPWM_GEN2_B_UTEP : R/W; bitpos: [3:2]; default: 0;
+ *  Action on PWM2B triggered by event TEP when timer increasing
+ */
+#define MCPWM_GEN2_B_UTEP    0x00000003U
+#define MCPWM_GEN2_B_UTEP_M  (MCPWM_GEN2_B_UTEP_V << MCPWM_GEN2_B_UTEP_S)
+#define MCPWM_GEN2_B_UTEP_V  0x00000003U
+#define MCPWM_GEN2_B_UTEP_S  2
+/** MCPWM_GEN2_B_UTEA : R/W; bitpos: [5:4]; default: 0;
+ *  Action on PWM2B triggered by event TEA when timer increasing
+ */
+#define MCPWM_GEN2_B_UTEA    0x00000003U
+#define MCPWM_GEN2_B_UTEA_M  (MCPWM_GEN2_B_UTEA_V << MCPWM_GEN2_B_UTEA_S)
+#define MCPWM_GEN2_B_UTEA_V  0x00000003U
+#define MCPWM_GEN2_B_UTEA_S  4
+/** MCPWM_GEN2_B_UTEB : R/W; bitpos: [7:6]; default: 0;
+ *  Action on PWM2B triggered by event TEB when timer increasing
+ */
+#define MCPWM_GEN2_B_UTEB    0x00000003U
+#define MCPWM_GEN2_B_UTEB_M  (MCPWM_GEN2_B_UTEB_V << MCPWM_GEN2_B_UTEB_S)
+#define MCPWM_GEN2_B_UTEB_V  0x00000003U
+#define MCPWM_GEN2_B_UTEB_S  6
+/** MCPWM_GEN2_B_UT0 : R/W; bitpos: [9:8]; default: 0;
+ *  Action on PWM2B triggered by event_t0 when timer increasing
+ */
+#define MCPWM_GEN2_B_UT0    0x00000003U
+#define MCPWM_GEN2_B_UT0_M  (MCPWM_GEN2_B_UT0_V << MCPWM_GEN2_B_UT0_S)
+#define MCPWM_GEN2_B_UT0_V  0x00000003U
+#define MCPWM_GEN2_B_UT0_S  8
+/** MCPWM_GEN2_B_UT1 : R/W; bitpos: [11:10]; default: 0;
+ *  Action on PWM2B triggered by event_t1 when timer increasing
+ */
+#define MCPWM_GEN2_B_UT1    0x00000003U
+#define MCPWM_GEN2_B_UT1_M  (MCPWM_GEN2_B_UT1_V << MCPWM_GEN2_B_UT1_S)
+#define MCPWM_GEN2_B_UT1_V  0x00000003U
+#define MCPWM_GEN2_B_UT1_S  10
+/** MCPWM_GEN2_B_DTEZ : R/W; bitpos: [13:12]; default: 0;
+ *  Action on PWM2B triggered by event TEZ when timer decreasing
+ */
+#define MCPWM_GEN2_B_DTEZ    0x00000003U
+#define MCPWM_GEN2_B_DTEZ_M  (MCPWM_GEN2_B_DTEZ_V << MCPWM_GEN2_B_DTEZ_S)
+#define MCPWM_GEN2_B_DTEZ_V  0x00000003U
+#define MCPWM_GEN2_B_DTEZ_S  12
+/** MCPWM_GEN2_B_DTEP : R/W; bitpos: [15:14]; default: 0;
+ *  Action on PWM2B triggered by event TEP when timer decreasing
+ */
+#define MCPWM_GEN2_B_DTEP    0x00000003U
+#define MCPWM_GEN2_B_DTEP_M  (MCPWM_GEN2_B_DTEP_V << MCPWM_GEN2_B_DTEP_S)
+#define MCPWM_GEN2_B_DTEP_V  0x00000003U
+#define MCPWM_GEN2_B_DTEP_S  14
+/** MCPWM_GEN2_B_DTEA : R/W; bitpos: [17:16]; default: 0;
+ *  Action on PWM2B triggered by event TEA when timer decreasing
+ */
+#define MCPWM_GEN2_B_DTEA    0x00000003U
+#define MCPWM_GEN2_B_DTEA_M  (MCPWM_GEN2_B_DTEA_V << MCPWM_GEN2_B_DTEA_S)
+#define MCPWM_GEN2_B_DTEA_V  0x00000003U
+#define MCPWM_GEN2_B_DTEA_S  16
+/** MCPWM_GEN2_B_DTEB : R/W; bitpos: [19:18]; default: 0;
+ *  Action on PWM2B triggered by event TEB when timer decreasing
+ */
+#define MCPWM_GEN2_B_DTEB    0x00000003U
+#define MCPWM_GEN2_B_DTEB_M  (MCPWM_GEN2_B_DTEB_V << MCPWM_GEN2_B_DTEB_S)
+#define MCPWM_GEN2_B_DTEB_V  0x00000003U
+#define MCPWM_GEN2_B_DTEB_S  18
+/** MCPWM_GEN2_B_DT0 : R/W; bitpos: [21:20]; default: 0;
+ *  Action on PWM2B triggered by event_t0 when timer decreasing
+ */
+#define MCPWM_GEN2_B_DT0    0x00000003U
+#define MCPWM_GEN2_B_DT0_M  (MCPWM_GEN2_B_DT0_V << MCPWM_GEN2_B_DT0_S)
+#define MCPWM_GEN2_B_DT0_V  0x00000003U
+#define MCPWM_GEN2_B_DT0_S  20
+/** MCPWM_GEN2_B_DT1 : R/W; bitpos: [23:22]; default: 0;
+ *  Action on PWM2B triggered by event_t1 when timer decreasing. 0: no change, 1: low,
+ *  2: high, 3: toggle
+ */
+#define MCPWM_GEN2_B_DT1    0x00000003U
+#define MCPWM_GEN2_B_DT1_M  (MCPWM_GEN2_B_DT1_V << MCPWM_GEN2_B_DT1_S)
+#define MCPWM_GEN2_B_DT1_V  0x00000003U
+#define MCPWM_GEN2_B_DT1_S  22
+
+/** MCPWM_DT2_CFG_REG register
+ *  dead time type selection and configuration
+ */
+#define MCPWM_DT2_CFG_REG(i) (REG_MCPWM_BASE(i) + 0xc8)
+/** MCPWM_DB2_FED_UPMETHOD : R/W; bitpos: [3:0]; default: 0;
+ *  Update method for FED (falling edge delay) active register.  0: immediate,when bit0
+ *  is set to 1: tez, when bit1 is set to 1:tep,  when bit2 is set to 1: sync, when
+ *  bit3 is set to 1: disable the update
+ */
+#define MCPWM_DB2_FED_UPMETHOD    0x0000000FU
+#define MCPWM_DB2_FED_UPMETHOD_M  (MCPWM_DB2_FED_UPMETHOD_V << MCPWM_DB2_FED_UPMETHOD_S)
+#define MCPWM_DB2_FED_UPMETHOD_V  0x0000000FU
+#define MCPWM_DB2_FED_UPMETHOD_S  0
+/** MCPWM_DB2_RED_UPMETHOD : R/W; bitpos: [7:4]; default: 0;
+ *  Update method for RED (rising edge delay) active register.  0: immediate,when bit0
+ *  is set to 1: tez, when bit1 is set to 1:tep,  when bit2 is set to 1: sync, when
+ *  bit3 is set to 1: disable the update
+ */
+#define MCPWM_DB2_RED_UPMETHOD    0x0000000FU
+#define MCPWM_DB2_RED_UPMETHOD_M  (MCPWM_DB2_RED_UPMETHOD_V << MCPWM_DB2_RED_UPMETHOD_S)
+#define MCPWM_DB2_RED_UPMETHOD_V  0x0000000FU
+#define MCPWM_DB2_RED_UPMETHOD_S  4
+/** MCPWM_DB2_DEB_MODE : R/W; bitpos: [8]; default: 0;
+ *  S8 in table, dual-edge B mode, 0: fed/red take effect on different path separately,
+ *  1: fed/red take effect on B path, A out is in bypass or dulpB mode
+ */
+#define MCPWM_DB2_DEB_MODE    (BIT(8))
+#define MCPWM_DB2_DEB_MODE_M  (MCPWM_DB2_DEB_MODE_V << MCPWM_DB2_DEB_MODE_S)
+#define MCPWM_DB2_DEB_MODE_V  0x00000001U
+#define MCPWM_DB2_DEB_MODE_S  8
+/** MCPWM_DB2_A_OUTSWAP : R/W; bitpos: [9]; default: 0;
+ *  S6 in table
+ */
+#define MCPWM_DB2_A_OUTSWAP    (BIT(9))
+#define MCPWM_DB2_A_OUTSWAP_M  (MCPWM_DB2_A_OUTSWAP_V << MCPWM_DB2_A_OUTSWAP_S)
+#define MCPWM_DB2_A_OUTSWAP_V  0x00000001U
+#define MCPWM_DB2_A_OUTSWAP_S  9
+/** MCPWM_DB2_B_OUTSWAP : R/W; bitpos: [10]; default: 0;
+ *  S7 in table
+ */
+#define MCPWM_DB2_B_OUTSWAP    (BIT(10))
+#define MCPWM_DB2_B_OUTSWAP_M  (MCPWM_DB2_B_OUTSWAP_V << MCPWM_DB2_B_OUTSWAP_S)
+#define MCPWM_DB2_B_OUTSWAP_V  0x00000001U
+#define MCPWM_DB2_B_OUTSWAP_S  10
+/** MCPWM_DB2_RED_INSEL : R/W; bitpos: [11]; default: 0;
+ *  S4 in table
+ */
+#define MCPWM_DB2_RED_INSEL    (BIT(11))
+#define MCPWM_DB2_RED_INSEL_M  (MCPWM_DB2_RED_INSEL_V << MCPWM_DB2_RED_INSEL_S)
+#define MCPWM_DB2_RED_INSEL_V  0x00000001U
+#define MCPWM_DB2_RED_INSEL_S  11
+/** MCPWM_DB2_FED_INSEL : R/W; bitpos: [12]; default: 0;
+ *  S5 in table
+ */
+#define MCPWM_DB2_FED_INSEL    (BIT(12))
+#define MCPWM_DB2_FED_INSEL_M  (MCPWM_DB2_FED_INSEL_V << MCPWM_DB2_FED_INSEL_S)
+#define MCPWM_DB2_FED_INSEL_V  0x00000001U
+#define MCPWM_DB2_FED_INSEL_S  12
+/** MCPWM_DB2_RED_OUTINVERT : R/W; bitpos: [13]; default: 0;
+ *  S2 in table
+ */
+#define MCPWM_DB2_RED_OUTINVERT    (BIT(13))
+#define MCPWM_DB2_RED_OUTINVERT_M  (MCPWM_DB2_RED_OUTINVERT_V << MCPWM_DB2_RED_OUTINVERT_S)
+#define MCPWM_DB2_RED_OUTINVERT_V  0x00000001U
+#define MCPWM_DB2_RED_OUTINVERT_S  13
+/** MCPWM_DB2_FED_OUTINVERT : R/W; bitpos: [14]; default: 0;
+ *  S3 in table
+ */
+#define MCPWM_DB2_FED_OUTINVERT    (BIT(14))
+#define MCPWM_DB2_FED_OUTINVERT_M  (MCPWM_DB2_FED_OUTINVERT_V << MCPWM_DB2_FED_OUTINVERT_S)
+#define MCPWM_DB2_FED_OUTINVERT_V  0x00000001U
+#define MCPWM_DB2_FED_OUTINVERT_S  14
+/** MCPWM_DB2_A_OUTBYPASS : R/W; bitpos: [15]; default: 1;
+ *  S1 in table
+ */
+#define MCPWM_DB2_A_OUTBYPASS    (BIT(15))
+#define MCPWM_DB2_A_OUTBYPASS_M  (MCPWM_DB2_A_OUTBYPASS_V << MCPWM_DB2_A_OUTBYPASS_S)
+#define MCPWM_DB2_A_OUTBYPASS_V  0x00000001U
+#define MCPWM_DB2_A_OUTBYPASS_S  15
+/** MCPWM_DB2_B_OUTBYPASS : R/W; bitpos: [16]; default: 1;
+ *  S0 in table
+ */
+#define MCPWM_DB2_B_OUTBYPASS    (BIT(16))
+#define MCPWM_DB2_B_OUTBYPASS_M  (MCPWM_DB2_B_OUTBYPASS_V << MCPWM_DB2_B_OUTBYPASS_S)
+#define MCPWM_DB2_B_OUTBYPASS_V  0x00000001U
+#define MCPWM_DB2_B_OUTBYPASS_S  16
+/** MCPWM_DB2_CLK_SEL : R/W; bitpos: [17]; default: 0;
+ *  Dead time generator 2 clock selection. 0: PWM_clk, 1: PT_clk
+ */
+#define MCPWM_DB2_CLK_SEL    (BIT(17))
+#define MCPWM_DB2_CLK_SEL_M  (MCPWM_DB2_CLK_SEL_V << MCPWM_DB2_CLK_SEL_S)
+#define MCPWM_DB2_CLK_SEL_V  0x00000001U
+#define MCPWM_DB2_CLK_SEL_S  17
+
+/** MCPWM_DT2_FED_CFG_REG register
+ *  Shadow register for falling edge delay (FED).
+ */
+#define MCPWM_DT2_FED_CFG_REG(i) (REG_MCPWM_BASE(i) + 0xcc)
+/** MCPWM_DB2_FED : R/W; bitpos: [15:0]; default: 0;
+ *  Shadow register for FED
+ */
+#define MCPWM_DB2_FED    0x0000FFFFU
+#define MCPWM_DB2_FED_M  (MCPWM_DB2_FED_V << MCPWM_DB2_FED_S)
+#define MCPWM_DB2_FED_V  0x0000FFFFU
+#define MCPWM_DB2_FED_S  0
+
+/** MCPWM_DT2_RED_CFG_REG register
+ *  Shadow register for rising edge delay (RED).
+ */
+#define MCPWM_DT2_RED_CFG_REG(i) (REG_MCPWM_BASE(i) + 0xd0)
+/** MCPWM_DB2_RED : R/W; bitpos: [15:0]; default: 0;
+ *  Shadow register for RED
+ */
+#define MCPWM_DB2_RED    0x0000FFFFU
+#define MCPWM_DB2_RED_M  (MCPWM_DB2_RED_V << MCPWM_DB2_RED_S)
+#define MCPWM_DB2_RED_V  0x0000FFFFU
+#define MCPWM_DB2_RED_S  0
+
+/** MCPWM_CARRIER2_CFG_REG register
+ *  Carrier enable and configuratoin
+ */
+#define MCPWM_CARRIER2_CFG_REG(i) (REG_MCPWM_BASE(i) + 0xd4)
+/** MCPWM_CHOPPER2_EN : R/W; bitpos: [0]; default: 0;
+ *  When set, carrier2 function is enabled. When cleared, carrier2 is bypassed
+ */
+#define MCPWM_CHOPPER2_EN    (BIT(0))
+#define MCPWM_CHOPPER2_EN_M  (MCPWM_CHOPPER2_EN_V << MCPWM_CHOPPER2_EN_S)
+#define MCPWM_CHOPPER2_EN_V  0x00000001U
+#define MCPWM_CHOPPER2_EN_S  0
+/** MCPWM_CHOPPER2_PRESCALE : R/W; bitpos: [4:1]; default: 0;
+ *  PWM carrier2 clock (PC_clk) prescale value. Period of PC_clk = period of PWM_clk *
+ *  (PWM_CARRIER0_PRESCALE + 1)
+ */
+#define MCPWM_CHOPPER2_PRESCALE    0x0000000FU
+#define MCPWM_CHOPPER2_PRESCALE_M  (MCPWM_CHOPPER2_PRESCALE_V << MCPWM_CHOPPER2_PRESCALE_S)
+#define MCPWM_CHOPPER2_PRESCALE_V  0x0000000FU
+#define MCPWM_CHOPPER2_PRESCALE_S  1
+/** MCPWM_CHOPPER2_DUTY : R/W; bitpos: [7:5]; default: 0;
+ *  carrier duty selection. Duty = PWM_CARRIER0_DUTY / 8
+ */
+#define MCPWM_CHOPPER2_DUTY    0x00000007U
+#define MCPWM_CHOPPER2_DUTY_M  (MCPWM_CHOPPER2_DUTY_V << MCPWM_CHOPPER2_DUTY_S)
+#define MCPWM_CHOPPER2_DUTY_V  0x00000007U
+#define MCPWM_CHOPPER2_DUTY_S  5
+/** MCPWM_CHOPPER2_OSHTWTH : R/W; bitpos: [11:8]; default: 0;
+ *  width of the first pulse in number of periods of the carrier
+ */
+#define MCPWM_CHOPPER2_OSHTWTH    0x0000000FU
+#define MCPWM_CHOPPER2_OSHTWTH_M  (MCPWM_CHOPPER2_OSHTWTH_V << MCPWM_CHOPPER2_OSHTWTH_S)
+#define MCPWM_CHOPPER2_OSHTWTH_V  0x0000000FU
+#define MCPWM_CHOPPER2_OSHTWTH_S  8
+/** MCPWM_CHOPPER2_OUT_INVERT : R/W; bitpos: [12]; default: 0;
+ *  when set, invert the output of PWM2A and PWM2B for this submodule
+ */
+#define MCPWM_CHOPPER2_OUT_INVERT    (BIT(12))
+#define MCPWM_CHOPPER2_OUT_INVERT_M  (MCPWM_CHOPPER2_OUT_INVERT_V << MCPWM_CHOPPER2_OUT_INVERT_S)
+#define MCPWM_CHOPPER2_OUT_INVERT_V  0x00000001U
+#define MCPWM_CHOPPER2_OUT_INVERT_S  12
+/** MCPWM_CHOPPER2_IN_INVERT : R/W; bitpos: [13]; default: 0;
+ *  when set, invert the input of PWM2A and PWM2B for this submodule
+ */
+#define MCPWM_CHOPPER2_IN_INVERT    (BIT(13))
+#define MCPWM_CHOPPER2_IN_INVERT_M  (MCPWM_CHOPPER2_IN_INVERT_V << MCPWM_CHOPPER2_IN_INVERT_S)
+#define MCPWM_CHOPPER2_IN_INVERT_V  0x00000001U
+#define MCPWM_CHOPPER2_IN_INVERT_S  13
+
+/** MCPWM_FH2_CFG0_REG register
+ *  Actions on PWM2A and PWM2B trip events
+ */
+#define MCPWM_FH2_CFG0_REG(i) (REG_MCPWM_BASE(i) + 0xd8)
+/** MCPWM_TZ2_SW_CBC : R/W; bitpos: [0]; default: 0;
+ *  Enable register for software force cycle-by-cycle mode action. 0: disable, 1: enable
+ */
+#define MCPWM_TZ2_SW_CBC    (BIT(0))
+#define MCPWM_TZ2_SW_CBC_M  (MCPWM_TZ2_SW_CBC_V << MCPWM_TZ2_SW_CBC_S)
+#define MCPWM_TZ2_SW_CBC_V  0x00000001U
+#define MCPWM_TZ2_SW_CBC_S  0
+/** MCPWM_TZ2_F2_CBC : R/W; bitpos: [1]; default: 0;
+ *  event_f2 will trigger cycle-by-cycle mode action. 0: disable, 1: enable
+ */
+#define MCPWM_TZ2_F2_CBC    (BIT(1))
+#define MCPWM_TZ2_F2_CBC_M  (MCPWM_TZ2_F2_CBC_V << MCPWM_TZ2_F2_CBC_S)
+#define MCPWM_TZ2_F2_CBC_V  0x00000001U
+#define MCPWM_TZ2_F2_CBC_S  1
+/** MCPWM_TZ2_F1_CBC : R/W; bitpos: [2]; default: 0;
+ *  event_f1 will trigger cycle-by-cycle mode action. 0: disable, 1: enable
+ */
+#define MCPWM_TZ2_F1_CBC    (BIT(2))
+#define MCPWM_TZ2_F1_CBC_M  (MCPWM_TZ2_F1_CBC_V << MCPWM_TZ2_F1_CBC_S)
+#define MCPWM_TZ2_F1_CBC_V  0x00000001U
+#define MCPWM_TZ2_F1_CBC_S  2
+/** MCPWM_TZ2_F0_CBC : R/W; bitpos: [3]; default: 0;
+ *  event_f0 will trigger cycle-by-cycle mode action. 0: disable, 1: enable
+ */
+#define MCPWM_TZ2_F0_CBC    (BIT(3))
+#define MCPWM_TZ2_F0_CBC_M  (MCPWM_TZ2_F0_CBC_V << MCPWM_TZ2_F0_CBC_S)
+#define MCPWM_TZ2_F0_CBC_V  0x00000001U
+#define MCPWM_TZ2_F0_CBC_S  3
+/** MCPWM_TZ2_SW_OST : R/W; bitpos: [4]; default: 0;
+ *  Enable register for software force one-shot mode action. 0: disable, 1: enable
+ */
+#define MCPWM_TZ2_SW_OST    (BIT(4))
+#define MCPWM_TZ2_SW_OST_M  (MCPWM_TZ2_SW_OST_V << MCPWM_TZ2_SW_OST_S)
+#define MCPWM_TZ2_SW_OST_V  0x00000001U
+#define MCPWM_TZ2_SW_OST_S  4
+/** MCPWM_TZ2_F2_OST : R/W; bitpos: [5]; default: 0;
+ *  event_f2 will trigger one-shot mode action. 0: disable, 1: enable
+ */
+#define MCPWM_TZ2_F2_OST    (BIT(5))
+#define MCPWM_TZ2_F2_OST_M  (MCPWM_TZ2_F2_OST_V << MCPWM_TZ2_F2_OST_S)
+#define MCPWM_TZ2_F2_OST_V  0x00000001U
+#define MCPWM_TZ2_F2_OST_S  5
+/** MCPWM_TZ2_F1_OST : R/W; bitpos: [6]; default: 0;
+ *  event_f1 will trigger one-shot mode action. 0: disable, 1: enable
+ */
+#define MCPWM_TZ2_F1_OST    (BIT(6))
+#define MCPWM_TZ2_F1_OST_M  (MCPWM_TZ2_F1_OST_V << MCPWM_TZ2_F1_OST_S)
+#define MCPWM_TZ2_F1_OST_V  0x00000001U
+#define MCPWM_TZ2_F1_OST_S  6
+/** MCPWM_TZ2_F0_OST : R/W; bitpos: [7]; default: 0;
+ *  event_f0 will trigger one-shot mode action. 0: disable, 1: enable
+ */
+#define MCPWM_TZ2_F0_OST    (BIT(7))
+#define MCPWM_TZ2_F0_OST_M  (MCPWM_TZ2_F0_OST_V << MCPWM_TZ2_F0_OST_S)
+#define MCPWM_TZ2_F0_OST_V  0x00000001U
+#define MCPWM_TZ2_F0_OST_S  7
+/** MCPWM_TZ2_A_CBC_D : R/W; bitpos: [9:8]; default: 0;
+ *  Cycle-by-cycle mode action on PWM2A when fault event occurs and timer is
+ *  decreasing. 0: do nothing, 1: force low, 2: force high, 3: toggle
+ */
+#define MCPWM_TZ2_A_CBC_D    0x00000003U
+#define MCPWM_TZ2_A_CBC_D_M  (MCPWM_TZ2_A_CBC_D_V << MCPWM_TZ2_A_CBC_D_S)
+#define MCPWM_TZ2_A_CBC_D_V  0x00000003U
+#define MCPWM_TZ2_A_CBC_D_S  8
+/** MCPWM_TZ2_A_CBC_U : R/W; bitpos: [11:10]; default: 0;
+ *  Cycle-by-cycle mode action on PWM2A when fault event occurs and timer is
+ *  increasing. 0: do nothing, 1: force low, 2: force high, 3: toggle
+ */
+#define MCPWM_TZ2_A_CBC_U    0x00000003U
+#define MCPWM_TZ2_A_CBC_U_M  (MCPWM_TZ2_A_CBC_U_V << MCPWM_TZ2_A_CBC_U_S)
+#define MCPWM_TZ2_A_CBC_U_V  0x00000003U
+#define MCPWM_TZ2_A_CBC_U_S  10
+/** MCPWM_TZ2_A_OST_D : R/W; bitpos: [13:12]; default: 0;
+ *  One-shot mode action on PWM2A when fault event occurs and timer is decreasing. 0:
+ *  do nothing, 1: force low, 2: force high, 3: toggle
+ */
+#define MCPWM_TZ2_A_OST_D    0x00000003U
+#define MCPWM_TZ2_A_OST_D_M  (MCPWM_TZ2_A_OST_D_V << MCPWM_TZ2_A_OST_D_S)
+#define MCPWM_TZ2_A_OST_D_V  0x00000003U
+#define MCPWM_TZ2_A_OST_D_S  12
+/** MCPWM_TZ2_A_OST_U : R/W; bitpos: [15:14]; default: 0;
+ *  One-shot mode action on PWM2A when fault event occurs and timer is increasing. 0:
+ *  do nothing, 1: force low, 2: force high, 3: toggle
+ */
+#define MCPWM_TZ2_A_OST_U    0x00000003U
+#define MCPWM_TZ2_A_OST_U_M  (MCPWM_TZ2_A_OST_U_V << MCPWM_TZ2_A_OST_U_S)
+#define MCPWM_TZ2_A_OST_U_V  0x00000003U
+#define MCPWM_TZ2_A_OST_U_S  14
+/** MCPWM_TZ2_B_CBC_D : R/W; bitpos: [17:16]; default: 0;
+ *  Cycle-by-cycle mode action on PWM2B when fault event occurs and timer is
+ *  decreasing. 0: do nothing, 1: force low, 2: force high, 3: toggle
+ */
+#define MCPWM_TZ2_B_CBC_D    0x00000003U
+#define MCPWM_TZ2_B_CBC_D_M  (MCPWM_TZ2_B_CBC_D_V << MCPWM_TZ2_B_CBC_D_S)
+#define MCPWM_TZ2_B_CBC_D_V  0x00000003U
+#define MCPWM_TZ2_B_CBC_D_S  16
+/** MCPWM_TZ2_B_CBC_U : R/W; bitpos: [19:18]; default: 0;
+ *  Cycle-by-cycle mode action on PWM2B when fault event occurs and timer is
+ *  increasing. 0: do nothing, 1: force low, 2: force high, 3: toggle
+ */
+#define MCPWM_TZ2_B_CBC_U    0x00000003U
+#define MCPWM_TZ2_B_CBC_U_M  (MCPWM_TZ2_B_CBC_U_V << MCPWM_TZ2_B_CBC_U_S)
+#define MCPWM_TZ2_B_CBC_U_V  0x00000003U
+#define MCPWM_TZ2_B_CBC_U_S  18
+/** MCPWM_TZ2_B_OST_D : R/W; bitpos: [21:20]; default: 0;
+ *  One-shot mode action on PWM2B when fault event occurs and timer is decreasing. 0:
+ *  do nothing, 1: force low, 2: force high, 3: toggle
+ */
+#define MCPWM_TZ2_B_OST_D    0x00000003U
+#define MCPWM_TZ2_B_OST_D_M  (MCPWM_TZ2_B_OST_D_V << MCPWM_TZ2_B_OST_D_S)
+#define MCPWM_TZ2_B_OST_D_V  0x00000003U
+#define MCPWM_TZ2_B_OST_D_S  20
+/** MCPWM_TZ2_B_OST_U : R/W; bitpos: [23:22]; default: 0;
+ *  One-shot mode action on PWM2B when fault event occurs and timer is increasing. 0:
+ *  do nothing, 1: force low, 2: force high, 3: toggle
+ */
+#define MCPWM_TZ2_B_OST_U    0x00000003U
+#define MCPWM_TZ2_B_OST_U_M  (MCPWM_TZ2_B_OST_U_V << MCPWM_TZ2_B_OST_U_S)
+#define MCPWM_TZ2_B_OST_U_V  0x00000003U
+#define MCPWM_TZ2_B_OST_U_S  22
+
+/** MCPWM_FH2_CFG1_REG register
+ *  Software triggers for fault handler actions
+ */
+#define MCPWM_FH2_CFG1_REG(i) (REG_MCPWM_BASE(i) + 0xdc)
+/** MCPWM_TZ2_CLR_OST : R/W; bitpos: [0]; default: 0;
+ *  a rising edge will clear on going one-shot mode action
+ */
+#define MCPWM_TZ2_CLR_OST    (BIT(0))
+#define MCPWM_TZ2_CLR_OST_M  (MCPWM_TZ2_CLR_OST_V << MCPWM_TZ2_CLR_OST_S)
+#define MCPWM_TZ2_CLR_OST_V  0x00000001U
+#define MCPWM_TZ2_CLR_OST_S  0
+/** MCPWM_TZ2_CBCPULSE : R/W; bitpos: [2:1]; default: 0;
+ *  cycle-by-cycle mode action refresh moment selection. When bit0 is set to 1: TEZ,
+ *  when bit1 is set to 1:TEP
+ */
+#define MCPWM_TZ2_CBCPULSE    0x00000003U
+#define MCPWM_TZ2_CBCPULSE_M  (MCPWM_TZ2_CBCPULSE_V << MCPWM_TZ2_CBCPULSE_S)
+#define MCPWM_TZ2_CBCPULSE_V  0x00000003U
+#define MCPWM_TZ2_CBCPULSE_S  1
+/** MCPWM_TZ2_FORCE_CBC : R/W; bitpos: [3]; default: 0;
+ *  a toggle trigger a cycle-by-cycle mode action
+ */
+#define MCPWM_TZ2_FORCE_CBC    (BIT(3))
+#define MCPWM_TZ2_FORCE_CBC_M  (MCPWM_TZ2_FORCE_CBC_V << MCPWM_TZ2_FORCE_CBC_S)
+#define MCPWM_TZ2_FORCE_CBC_V  0x00000001U
+#define MCPWM_TZ2_FORCE_CBC_S  3
+/** MCPWM_TZ2_FORCE_OST : R/W; bitpos: [4]; default: 0;
+ *  a toggle (software negate its value) triggers a one-shot mode action
+ */
+#define MCPWM_TZ2_FORCE_OST    (BIT(4))
+#define MCPWM_TZ2_FORCE_OST_M  (MCPWM_TZ2_FORCE_OST_V << MCPWM_TZ2_FORCE_OST_S)
+#define MCPWM_TZ2_FORCE_OST_V  0x00000001U
+#define MCPWM_TZ2_FORCE_OST_S  4
+
+/** MCPWM_FH2_STATUS_REG register
+ *  Status of fault events.
+ */
+#define MCPWM_FH2_STATUS_REG(i) (REG_MCPWM_BASE(i) + 0xe0)
+/** MCPWM_TZ2_CBC_ON : RO; bitpos: [0]; default: 0;
+ *  Set and reset by hardware. If set, a cycle-by-cycle mode action is on going
+ */
+#define MCPWM_TZ2_CBC_ON    (BIT(0))
+#define MCPWM_TZ2_CBC_ON_M  (MCPWM_TZ2_CBC_ON_V << MCPWM_TZ2_CBC_ON_S)
+#define MCPWM_TZ2_CBC_ON_V  0x00000001U
+#define MCPWM_TZ2_CBC_ON_S  0
+/** MCPWM_TZ2_OST_ON : RO; bitpos: [1]; default: 0;
+ *  Set and reset by hardware. If set, an one-shot mode action is on going
+ */
+#define MCPWM_TZ2_OST_ON    (BIT(1))
+#define MCPWM_TZ2_OST_ON_M  (MCPWM_TZ2_OST_ON_V << MCPWM_TZ2_OST_ON_S)
+#define MCPWM_TZ2_OST_ON_V  0x00000001U
+#define MCPWM_TZ2_OST_ON_S  1
+
+/** MCPWM_FAULT_DETECT_REG register
+ *  Fault detection configuration and status
+ */
+#define MCPWM_FAULT_DETECT_REG(i) (REG_MCPWM_BASE(i) + 0xe4)
+/** MCPWM_F0_EN : R/W; bitpos: [0]; default: 0;
+ *  When set, event_f0 generation is enabled
+ */
+#define MCPWM_F0_EN    (BIT(0))
+#define MCPWM_F0_EN_M  (MCPWM_F0_EN_V << MCPWM_F0_EN_S)
+#define MCPWM_F0_EN_V  0x00000001U
+#define MCPWM_F0_EN_S  0
+/** MCPWM_F1_EN : R/W; bitpos: [1]; default: 0;
+ *  When set, event_f1 generation is enabled
+ */
+#define MCPWM_F1_EN    (BIT(1))
+#define MCPWM_F1_EN_M  (MCPWM_F1_EN_V << MCPWM_F1_EN_S)
+#define MCPWM_F1_EN_V  0x00000001U
+#define MCPWM_F1_EN_S  1
+/** MCPWM_F2_EN : R/W; bitpos: [2]; default: 0;
+ *  When set, event_f2 generation is enabled
+ */
+#define MCPWM_F2_EN    (BIT(2))
+#define MCPWM_F2_EN_M  (MCPWM_F2_EN_V << MCPWM_F2_EN_S)
+#define MCPWM_F2_EN_V  0x00000001U
+#define MCPWM_F2_EN_S  2
+/** MCPWM_F0_POLE : R/W; bitpos: [3]; default: 0;
+ *  Set event_f0 trigger polarity on FAULT2 source from GPIO matrix. 0: level low, 1:
+ *  level high
+ */
+#define MCPWM_F0_POLE    (BIT(3))
+#define MCPWM_F0_POLE_M  (MCPWM_F0_POLE_V << MCPWM_F0_POLE_S)
+#define MCPWM_F0_POLE_V  0x00000001U
+#define MCPWM_F0_POLE_S  3
+/** MCPWM_F1_POLE : R/W; bitpos: [4]; default: 0;
+ *  Set event_f1 trigger polarity on FAULT2 source from GPIO matrix. 0: level low, 1:
+ *  level high
+ */
+#define MCPWM_F1_POLE    (BIT(4))
+#define MCPWM_F1_POLE_M  (MCPWM_F1_POLE_V << MCPWM_F1_POLE_S)
+#define MCPWM_F1_POLE_V  0x00000001U
+#define MCPWM_F1_POLE_S  4
+/** MCPWM_F2_POLE : R/W; bitpos: [5]; default: 0;
+ *  Set event_f2 trigger polarity on FAULT2 source from GPIO matrix. 0: level low, 1:
+ *  level high
+ */
+#define MCPWM_F2_POLE    (BIT(5))
+#define MCPWM_F2_POLE_M  (MCPWM_F2_POLE_V << MCPWM_F2_POLE_S)
+#define MCPWM_F2_POLE_V  0x00000001U
+#define MCPWM_F2_POLE_S  5
+/** MCPWM_EVENT_F0 : RO; bitpos: [6]; default: 0;
+ *  Set and reset by hardware. If set, event_f0 is on going
+ */
+#define MCPWM_EVENT_F0    (BIT(6))
+#define MCPWM_EVENT_F0_M  (MCPWM_EVENT_F0_V << MCPWM_EVENT_F0_S)
+#define MCPWM_EVENT_F0_V  0x00000001U
+#define MCPWM_EVENT_F0_S  6
+/** MCPWM_EVENT_F1 : RO; bitpos: [7]; default: 0;
+ *  Set and reset by hardware. If set, event_f1 is on going
+ */
+#define MCPWM_EVENT_F1    (BIT(7))
+#define MCPWM_EVENT_F1_M  (MCPWM_EVENT_F1_V << MCPWM_EVENT_F1_S)
+#define MCPWM_EVENT_F1_V  0x00000001U
+#define MCPWM_EVENT_F1_S  7
+/** MCPWM_EVENT_F2 : RO; bitpos: [8]; default: 0;
+ *  Set and reset by hardware. If set, event_f2 is on going
+ */
+#define MCPWM_EVENT_F2    (BIT(8))
+#define MCPWM_EVENT_F2_M  (MCPWM_EVENT_F2_V << MCPWM_EVENT_F2_S)
+#define MCPWM_EVENT_F2_V  0x00000001U
+#define MCPWM_EVENT_F2_S  8
+
+/** MCPWM_CAP_TIMER_CFG_REG register
+ *  Configure capture timer
+ */
+#define MCPWM_CAP_TIMER_CFG_REG(i) (REG_MCPWM_BASE(i) + 0xe8)
+/** MCPWM_CAP_TIMER_EN : R/W; bitpos: [0]; default: 0;
+ *  When set, capture timer incrementing under APB_clk is enabled.
+ */
+#define MCPWM_CAP_TIMER_EN    (BIT(0))
+#define MCPWM_CAP_TIMER_EN_M  (MCPWM_CAP_TIMER_EN_V << MCPWM_CAP_TIMER_EN_S)
+#define MCPWM_CAP_TIMER_EN_V  0x00000001U
+#define MCPWM_CAP_TIMER_EN_S  0
+/** MCPWM_CAP_SYNCI_EN : R/W; bitpos: [1]; default: 0;
+ *  When set, capture timer sync is enabled.
+ */
+#define MCPWM_CAP_SYNCI_EN    (BIT(1))
+#define MCPWM_CAP_SYNCI_EN_M  (MCPWM_CAP_SYNCI_EN_V << MCPWM_CAP_SYNCI_EN_S)
+#define MCPWM_CAP_SYNCI_EN_V  0x00000001U
+#define MCPWM_CAP_SYNCI_EN_S  1
+/** MCPWM_CAP_SYNCI_SEL : R/W; bitpos: [4:2]; default: 0;
+ *  capture module sync input selection. 0: none, 1: timer0 sync_out, 2: timer1
+ *  sync_out, 3: timer2 sync_out, 4: SYNC0 from GPIO matrix, 5: SYNC1 from GPIO matrix,
+ *  6: SYNC2 from GPIO matrix
+ */
+#define MCPWM_CAP_SYNCI_SEL    0x00000007U
+#define MCPWM_CAP_SYNCI_SEL_M  (MCPWM_CAP_SYNCI_SEL_V << MCPWM_CAP_SYNCI_SEL_S)
+#define MCPWM_CAP_SYNCI_SEL_V  0x00000007U
+#define MCPWM_CAP_SYNCI_SEL_S  2
+/** MCPWM_CAP_SYNC_SW : WT; bitpos: [5]; default: 0;
+ *  When reg_cap_synci_en is 1,  write 1 will trigger a capture timer sync, capture
+ *  timer is loaded with value in phase register.
+ */
+#define MCPWM_CAP_SYNC_SW    (BIT(5))
+#define MCPWM_CAP_SYNC_SW_M  (MCPWM_CAP_SYNC_SW_V << MCPWM_CAP_SYNC_SW_S)
+#define MCPWM_CAP_SYNC_SW_V  0x00000001U
+#define MCPWM_CAP_SYNC_SW_S  5
+
+/** MCPWM_CAP_TIMER_PHASE_REG register
+ *  Phase for capture timer sync
+ */
+#define MCPWM_CAP_TIMER_PHASE_REG(i) (REG_MCPWM_BASE(i) + 0xec)
+/** MCPWM_CAP_PHASE : R/W; bitpos: [31:0]; default: 0;
+ *  Phase value for capture timer sync operation.
+ */
+#define MCPWM_CAP_PHASE    0xFFFFFFFFU
+#define MCPWM_CAP_PHASE_M  (MCPWM_CAP_PHASE_V << MCPWM_CAP_PHASE_S)
+#define MCPWM_CAP_PHASE_V  0xFFFFFFFFU
+#define MCPWM_CAP_PHASE_S  0
+
+/** MCPWM_CAP_CH0_CFG_REG register
+ *  Capture channel 0 configuration and enable
+ */
+#define MCPWM_CAP_CH0_CFG_REG(i) (REG_MCPWM_BASE(i) + 0xf0)
+/** MCPWM_CAP0_EN : R/W; bitpos: [0]; default: 0;
+ *  When set, capture on channel 0 is enabled
+ */
+#define MCPWM_CAP0_EN    (BIT(0))
+#define MCPWM_CAP0_EN_M  (MCPWM_CAP0_EN_V << MCPWM_CAP0_EN_S)
+#define MCPWM_CAP0_EN_V  0x00000001U
+#define MCPWM_CAP0_EN_S  0
+/** MCPWM_CAP0_MODE : R/W; bitpos: [2:1]; default: 0;
+ *  Edge of capture on channel 0 after prescaling. When bit0 is set to 1: enable
+ *  capture on the negative edge, When bit1 is set to 1: enable capture on the positive
+ *  edge.
+ */
+#define MCPWM_CAP0_MODE    0x00000003U
+#define MCPWM_CAP0_MODE_M  (MCPWM_CAP0_MODE_V << MCPWM_CAP0_MODE_S)
+#define MCPWM_CAP0_MODE_V  0x00000003U
+#define MCPWM_CAP0_MODE_S  1
+/** MCPWM_CAP0_PRESCALE : R/W; bitpos: [10:3]; default: 0;
+ *  Value of prescaling on possitive edge of CAP0. Prescale value = PWM_CAP0_PRESCALE +
+ *  1
+ */
+#define MCPWM_CAP0_PRESCALE    0x000000FFU
+#define MCPWM_CAP0_PRESCALE_M  (MCPWM_CAP0_PRESCALE_V << MCPWM_CAP0_PRESCALE_S)
+#define MCPWM_CAP0_PRESCALE_V  0x000000FFU
+#define MCPWM_CAP0_PRESCALE_S  3
+/** MCPWM_CAP0_IN_INVERT : R/W; bitpos: [11]; default: 0;
+ *  when set, CAP0 form GPIO matrix is inverted before prescale
+ */
+#define MCPWM_CAP0_IN_INVERT    (BIT(11))
+#define MCPWM_CAP0_IN_INVERT_M  (MCPWM_CAP0_IN_INVERT_V << MCPWM_CAP0_IN_INVERT_S)
+#define MCPWM_CAP0_IN_INVERT_V  0x00000001U
+#define MCPWM_CAP0_IN_INVERT_S  11
+/** MCPWM_CAP0_SW : WT; bitpos: [12]; default: 0;
+ *  Write 1 will trigger a software forced capture on channel 0
+ */
+#define MCPWM_CAP0_SW    (BIT(12))
+#define MCPWM_CAP0_SW_M  (MCPWM_CAP0_SW_V << MCPWM_CAP0_SW_S)
+#define MCPWM_CAP0_SW_V  0x00000001U
+#define MCPWM_CAP0_SW_S  12
+
+/** MCPWM_CAP_CH1_CFG_REG register
+ *  Capture channel 1 configuration and enable
+ */
+#define MCPWM_CAP_CH1_CFG_REG(i) (REG_MCPWM_BASE(i) + 0xf4)
+/** MCPWM_CAP1_EN : R/W; bitpos: [0]; default: 0;
+ *  When set, capture on channel 2 is enabled
+ */
+#define MCPWM_CAP1_EN    (BIT(0))
+#define MCPWM_CAP1_EN_M  (MCPWM_CAP1_EN_V << MCPWM_CAP1_EN_S)
+#define MCPWM_CAP1_EN_V  0x00000001U
+#define MCPWM_CAP1_EN_S  0
+/** MCPWM_CAP1_MODE : R/W; bitpos: [2:1]; default: 0;
+ *  Edge of capture on channel 1 after prescaling. When bit0 is set to 1: enable
+ *  capture on the negative edge, When bit1 is set to 1: enable capture on the positive
+ *  edge.
+ */
+#define MCPWM_CAP1_MODE    0x00000003U
+#define MCPWM_CAP1_MODE_M  (MCPWM_CAP1_MODE_V << MCPWM_CAP1_MODE_S)
+#define MCPWM_CAP1_MODE_V  0x00000003U
+#define MCPWM_CAP1_MODE_S  1
+/** MCPWM_CAP1_PRESCALE : R/W; bitpos: [10:3]; default: 0;
+ *  Value of prescaling on possitive edge of CAP1. Prescale value = PWM_CAP1_PRESCALE +
+ *  1
+ */
+#define MCPWM_CAP1_PRESCALE    0x000000FFU
+#define MCPWM_CAP1_PRESCALE_M  (MCPWM_CAP1_PRESCALE_V << MCPWM_CAP1_PRESCALE_S)
+#define MCPWM_CAP1_PRESCALE_V  0x000000FFU
+#define MCPWM_CAP1_PRESCALE_S  3
+/** MCPWM_CAP1_IN_INVERT : R/W; bitpos: [11]; default: 0;
+ *  when set, CAP1 form GPIO matrix is inverted before prescale
+ */
+#define MCPWM_CAP1_IN_INVERT    (BIT(11))
+#define MCPWM_CAP1_IN_INVERT_M  (MCPWM_CAP1_IN_INVERT_V << MCPWM_CAP1_IN_INVERT_S)
+#define MCPWM_CAP1_IN_INVERT_V  0x00000001U
+#define MCPWM_CAP1_IN_INVERT_S  11
+/** MCPWM_CAP1_SW : WT; bitpos: [12]; default: 0;
+ *  Write 1 will trigger a software forced capture on channel 1
+ */
+#define MCPWM_CAP1_SW    (BIT(12))
+#define MCPWM_CAP1_SW_M  (MCPWM_CAP1_SW_V << MCPWM_CAP1_SW_S)
+#define MCPWM_CAP1_SW_V  0x00000001U
+#define MCPWM_CAP1_SW_S  12
+
+/** MCPWM_CAP_CH2_CFG_REG register
+ *  Capture channel 2 configuration and enable
+ */
+#define MCPWM_CAP_CH2_CFG_REG(i) (REG_MCPWM_BASE(i) + 0xf8)
+/** MCPWM_CAP2_EN : R/W; bitpos: [0]; default: 0;
+ *  When set, capture on channel 2 is enabled
+ */
+#define MCPWM_CAP2_EN    (BIT(0))
+#define MCPWM_CAP2_EN_M  (MCPWM_CAP2_EN_V << MCPWM_CAP2_EN_S)
+#define MCPWM_CAP2_EN_V  0x00000001U
+#define MCPWM_CAP2_EN_S  0
+/** MCPWM_CAP2_MODE : R/W; bitpos: [2:1]; default: 0;
+ *  Edge of capture on channel 2 after prescaling. When bit0 is set to 1: enable
+ *  capture on the negative edge, When bit1 is set to 1: enable capture on the positive
+ *  edge.
+ */
+#define MCPWM_CAP2_MODE    0x00000003U
+#define MCPWM_CAP2_MODE_M  (MCPWM_CAP2_MODE_V << MCPWM_CAP2_MODE_S)
+#define MCPWM_CAP2_MODE_V  0x00000003U
+#define MCPWM_CAP2_MODE_S  1
+/** MCPWM_CAP2_PRESCALE : R/W; bitpos: [10:3]; default: 0;
+ *  Value of prescaling on possitive edge of CAP2. Prescale value = PWM_CAP2_PRESCALE +
+ *  1
+ */
+#define MCPWM_CAP2_PRESCALE    0x000000FFU
+#define MCPWM_CAP2_PRESCALE_M  (MCPWM_CAP2_PRESCALE_V << MCPWM_CAP2_PRESCALE_S)
+#define MCPWM_CAP2_PRESCALE_V  0x000000FFU
+#define MCPWM_CAP2_PRESCALE_S  3
+/** MCPWM_CAP2_IN_INVERT : R/W; bitpos: [11]; default: 0;
+ *  when set, CAP2 form GPIO matrix is inverted before prescale
+ */
+#define MCPWM_CAP2_IN_INVERT    (BIT(11))
+#define MCPWM_CAP2_IN_INVERT_M  (MCPWM_CAP2_IN_INVERT_V << MCPWM_CAP2_IN_INVERT_S)
+#define MCPWM_CAP2_IN_INVERT_V  0x00000001U
+#define MCPWM_CAP2_IN_INVERT_S  11
+/** MCPWM_CAP2_SW : WT; bitpos: [12]; default: 0;
+ *  Write 1 will trigger a software forced capture on channel 2
+ */
+#define MCPWM_CAP2_SW    (BIT(12))
+#define MCPWM_CAP2_SW_M  (MCPWM_CAP2_SW_V << MCPWM_CAP2_SW_S)
+#define MCPWM_CAP2_SW_V  0x00000001U
+#define MCPWM_CAP2_SW_S  12
+
+/** MCPWM_CAP_CH0_REG register
+ *  ch0 capture value status register
+ */
+#define MCPWM_CAP_CH0_REG(i) (REG_MCPWM_BASE(i) + 0xfc)
+/** MCPWM_CAP0_VALUE : RO; bitpos: [31:0]; default: 0;
+ *  Value of last capture on channel 0
+ */
+#define MCPWM_CAP0_VALUE    0xFFFFFFFFU
+#define MCPWM_CAP0_VALUE_M  (MCPWM_CAP0_VALUE_V << MCPWM_CAP0_VALUE_S)
+#define MCPWM_CAP0_VALUE_V  0xFFFFFFFFU
+#define MCPWM_CAP0_VALUE_S  0
+
+/** MCPWM_CAP_CH1_REG register
+ *  ch1 capture value status register
+ */
+#define MCPWM_CAP_CH1_REG(i) (REG_MCPWM_BASE(i) + 0x100)
+/** MCPWM_CAP1_VALUE : RO; bitpos: [31:0]; default: 0;
+ *  Value of last capture on channel 1
+ */
+#define MCPWM_CAP1_VALUE    0xFFFFFFFFU
+#define MCPWM_CAP1_VALUE_M  (MCPWM_CAP1_VALUE_V << MCPWM_CAP1_VALUE_S)
+#define MCPWM_CAP1_VALUE_V  0xFFFFFFFFU
+#define MCPWM_CAP1_VALUE_S  0
+
+/** MCPWM_CAP_CH2_REG register
+ *  ch2 capture value status register
+ */
+#define MCPWM_CAP_CH2_REG(i) (REG_MCPWM_BASE(i) + 0x104)
+/** MCPWM_CAP2_VALUE : RO; bitpos: [31:0]; default: 0;
+ *  Value of last capture on channel 2
+ */
+#define MCPWM_CAP2_VALUE    0xFFFFFFFFU
+#define MCPWM_CAP2_VALUE_M  (MCPWM_CAP2_VALUE_V << MCPWM_CAP2_VALUE_S)
+#define MCPWM_CAP2_VALUE_V  0xFFFFFFFFU
+#define MCPWM_CAP2_VALUE_S  0
+
+/** MCPWM_CAP_STATUS_REG register
+ *  Edge of last capture trigger
+ */
+#define MCPWM_CAP_STATUS_REG(i) (REG_MCPWM_BASE(i) + 0x108)
+/** MCPWM_CAP0_EDGE : RO; bitpos: [0]; default: 0;
+ *  Edge of last capture trigger on channel 0, 0: posedge, 1: negedge
+ */
+#define MCPWM_CAP0_EDGE    (BIT(0))
+#define MCPWM_CAP0_EDGE_M  (MCPWM_CAP0_EDGE_V << MCPWM_CAP0_EDGE_S)
+#define MCPWM_CAP0_EDGE_V  0x00000001U
+#define MCPWM_CAP0_EDGE_S  0
+/** MCPWM_CAP1_EDGE : RO; bitpos: [1]; default: 0;
+ *  Edge of last capture trigger on channel 1, 0: posedge, 1: negedge
+ */
+#define MCPWM_CAP1_EDGE    (BIT(1))
+#define MCPWM_CAP1_EDGE_M  (MCPWM_CAP1_EDGE_V << MCPWM_CAP1_EDGE_S)
+#define MCPWM_CAP1_EDGE_V  0x00000001U
+#define MCPWM_CAP1_EDGE_S  1
+/** MCPWM_CAP2_EDGE : RO; bitpos: [2]; default: 0;
+ *  Edge of last capture trigger on channel 2, 0: posedge, 1: negedge
+ */
+#define MCPWM_CAP2_EDGE    (BIT(2))
+#define MCPWM_CAP2_EDGE_M  (MCPWM_CAP2_EDGE_V << MCPWM_CAP2_EDGE_S)
+#define MCPWM_CAP2_EDGE_V  0x00000001U
+#define MCPWM_CAP2_EDGE_S  2
+
+/** MCPWM_UPDATE_CFG_REG register
+ *  Enable update.
+ */
+#define MCPWM_UPDATE_CFG_REG(i) (REG_MCPWM_BASE(i) + 0x10c)
+/** MCPWM_GLOBAL_UP_EN : R/W; bitpos: [0]; default: 1;
+ *  The global enable of update of all active registers in MCPWM module
+ */
+#define MCPWM_GLOBAL_UP_EN    (BIT(0))
+#define MCPWM_GLOBAL_UP_EN_M  (MCPWM_GLOBAL_UP_EN_V << MCPWM_GLOBAL_UP_EN_S)
+#define MCPWM_GLOBAL_UP_EN_V  0x00000001U
+#define MCPWM_GLOBAL_UP_EN_S  0
+/** MCPWM_GLOBAL_FORCE_UP : R/W; bitpos: [1]; default: 0;
+ *  a toggle (software invert its value) will trigger a forced update of all active
+ *  registers in MCPWM module
+ */
+#define MCPWM_GLOBAL_FORCE_UP    (BIT(1))
+#define MCPWM_GLOBAL_FORCE_UP_M  (MCPWM_GLOBAL_FORCE_UP_V << MCPWM_GLOBAL_FORCE_UP_S)
+#define MCPWM_GLOBAL_FORCE_UP_V  0x00000001U
+#define MCPWM_GLOBAL_FORCE_UP_S  1
+/** MCPWM_OP0_UP_EN : R/W; bitpos: [2]; default: 1;
+ *  When set and PWM_GLOBAL_UP_EN is set, update of active registers in PWM operator 0
+ *  are enabled
+ */
+#define MCPWM_OP0_UP_EN    (BIT(2))
+#define MCPWM_OP0_UP_EN_M  (MCPWM_OP0_UP_EN_V << MCPWM_OP0_UP_EN_S)
+#define MCPWM_OP0_UP_EN_V  0x00000001U
+#define MCPWM_OP0_UP_EN_S  2
+/** MCPWM_OP0_FORCE_UP : R/W; bitpos: [3]; default: 0;
+ *  a toggle (software invert its value) will trigger a forced update of active
+ *  registers in PWM operator 0
+ */
+#define MCPWM_OP0_FORCE_UP    (BIT(3))
+#define MCPWM_OP0_FORCE_UP_M  (MCPWM_OP0_FORCE_UP_V << MCPWM_OP0_FORCE_UP_S)
+#define MCPWM_OP0_FORCE_UP_V  0x00000001U
+#define MCPWM_OP0_FORCE_UP_S  3
+/** MCPWM_OP1_UP_EN : R/W; bitpos: [4]; default: 1;
+ *  When set and PWM_GLOBAL_UP_EN is set, update of active registers in PWM operator 1
+ *  are enabled
+ */
+#define MCPWM_OP1_UP_EN    (BIT(4))
+#define MCPWM_OP1_UP_EN_M  (MCPWM_OP1_UP_EN_V << MCPWM_OP1_UP_EN_S)
+#define MCPWM_OP1_UP_EN_V  0x00000001U
+#define MCPWM_OP1_UP_EN_S  4
+/** MCPWM_OP1_FORCE_UP : R/W; bitpos: [5]; default: 0;
+ *  a toggle (software invert its value) will trigger a forced update of active
+ *  registers in PWM operator 1
+ */
+#define MCPWM_OP1_FORCE_UP    (BIT(5))
+#define MCPWM_OP1_FORCE_UP_M  (MCPWM_OP1_FORCE_UP_V << MCPWM_OP1_FORCE_UP_S)
+#define MCPWM_OP1_FORCE_UP_V  0x00000001U
+#define MCPWM_OP1_FORCE_UP_S  5
+/** MCPWM_OP2_UP_EN : R/W; bitpos: [6]; default: 1;
+ *  When set and PWM_GLOBAL_UP_EN is set, update of active registers in PWM operator 2
+ *  are enabled
+ */
+#define MCPWM_OP2_UP_EN    (BIT(6))
+#define MCPWM_OP2_UP_EN_M  (MCPWM_OP2_UP_EN_V << MCPWM_OP2_UP_EN_S)
+#define MCPWM_OP2_UP_EN_V  0x00000001U
+#define MCPWM_OP2_UP_EN_S  6
+/** MCPWM_OP2_FORCE_UP : R/W; bitpos: [7]; default: 0;
+ *  a toggle (software invert its value) will trigger a forced update of active
+ *  registers in PWM operator 2
+ */
+#define MCPWM_OP2_FORCE_UP    (BIT(7))
+#define MCPWM_OP2_FORCE_UP_M  (MCPWM_OP2_FORCE_UP_V << MCPWM_OP2_FORCE_UP_S)
+#define MCPWM_OP2_FORCE_UP_V  0x00000001U
+#define MCPWM_OP2_FORCE_UP_S  7
+
+/** MCPWM_INT_ENA_REG register
+ *  Interrupt enable bits
+ */
+#define MCPWM_INT_ENA_REG(i) (REG_MCPWM_BASE(i) + 0x110)
+/** MCPWM_TIMER0_STOP_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  The enable bit for the interrupt triggered when the timer 0 stops.
+ */
+#define MCPWM_TIMER0_STOP_INT_ENA    (BIT(0))
+#define MCPWM_TIMER0_STOP_INT_ENA_M  (MCPWM_TIMER0_STOP_INT_ENA_V << MCPWM_TIMER0_STOP_INT_ENA_S)
+#define MCPWM_TIMER0_STOP_INT_ENA_V  0x00000001U
+#define MCPWM_TIMER0_STOP_INT_ENA_S  0
+/** MCPWM_TIMER1_STOP_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  The enable bit for the interrupt triggered when the timer 1 stops.
+ */
+#define MCPWM_TIMER1_STOP_INT_ENA    (BIT(1))
+#define MCPWM_TIMER1_STOP_INT_ENA_M  (MCPWM_TIMER1_STOP_INT_ENA_V << MCPWM_TIMER1_STOP_INT_ENA_S)
+#define MCPWM_TIMER1_STOP_INT_ENA_V  0x00000001U
+#define MCPWM_TIMER1_STOP_INT_ENA_S  1
+/** MCPWM_TIMER2_STOP_INT_ENA : R/W; bitpos: [2]; default: 0;
+ *  The enable bit for the interrupt triggered when the timer 2 stops.
+ */
+#define MCPWM_TIMER2_STOP_INT_ENA    (BIT(2))
+#define MCPWM_TIMER2_STOP_INT_ENA_M  (MCPWM_TIMER2_STOP_INT_ENA_V << MCPWM_TIMER2_STOP_INT_ENA_S)
+#define MCPWM_TIMER2_STOP_INT_ENA_V  0x00000001U
+#define MCPWM_TIMER2_STOP_INT_ENA_S  2
+/** MCPWM_TIMER0_TEZ_INT_ENA : R/W; bitpos: [3]; default: 0;
+ *  The enable bit for the interrupt triggered by a PWM timer 0 TEZ event.
+ */
+#define MCPWM_TIMER0_TEZ_INT_ENA    (BIT(3))
+#define MCPWM_TIMER0_TEZ_INT_ENA_M  (MCPWM_TIMER0_TEZ_INT_ENA_V << MCPWM_TIMER0_TEZ_INT_ENA_S)
+#define MCPWM_TIMER0_TEZ_INT_ENA_V  0x00000001U
+#define MCPWM_TIMER0_TEZ_INT_ENA_S  3
+/** MCPWM_TIMER1_TEZ_INT_ENA : R/W; bitpos: [4]; default: 0;
+ *  The enable bit for the interrupt triggered by a PWM timer 1 TEZ event.
+ */
+#define MCPWM_TIMER1_TEZ_INT_ENA    (BIT(4))
+#define MCPWM_TIMER1_TEZ_INT_ENA_M  (MCPWM_TIMER1_TEZ_INT_ENA_V << MCPWM_TIMER1_TEZ_INT_ENA_S)
+#define MCPWM_TIMER1_TEZ_INT_ENA_V  0x00000001U
+#define MCPWM_TIMER1_TEZ_INT_ENA_S  4
+/** MCPWM_TIMER2_TEZ_INT_ENA : R/W; bitpos: [5]; default: 0;
+ *  The enable bit for the interrupt triggered by a PWM timer 2 TEZ event.
+ */
+#define MCPWM_TIMER2_TEZ_INT_ENA    (BIT(5))
+#define MCPWM_TIMER2_TEZ_INT_ENA_M  (MCPWM_TIMER2_TEZ_INT_ENA_V << MCPWM_TIMER2_TEZ_INT_ENA_S)
+#define MCPWM_TIMER2_TEZ_INT_ENA_V  0x00000001U
+#define MCPWM_TIMER2_TEZ_INT_ENA_S  5
+/** MCPWM_TIMER0_TEP_INT_ENA : R/W; bitpos: [6]; default: 0;
+ *  The enable bit for the interrupt triggered by a PWM timer 0 TEP event.
+ */
+#define MCPWM_TIMER0_TEP_INT_ENA    (BIT(6))
+#define MCPWM_TIMER0_TEP_INT_ENA_M  (MCPWM_TIMER0_TEP_INT_ENA_V << MCPWM_TIMER0_TEP_INT_ENA_S)
+#define MCPWM_TIMER0_TEP_INT_ENA_V  0x00000001U
+#define MCPWM_TIMER0_TEP_INT_ENA_S  6
+/** MCPWM_TIMER1_TEP_INT_ENA : R/W; bitpos: [7]; default: 0;
+ *  The enable bit for the interrupt triggered by a PWM timer 1 TEP event.
+ */
+#define MCPWM_TIMER1_TEP_INT_ENA    (BIT(7))
+#define MCPWM_TIMER1_TEP_INT_ENA_M  (MCPWM_TIMER1_TEP_INT_ENA_V << MCPWM_TIMER1_TEP_INT_ENA_S)
+#define MCPWM_TIMER1_TEP_INT_ENA_V  0x00000001U
+#define MCPWM_TIMER1_TEP_INT_ENA_S  7
+/** MCPWM_TIMER2_TEP_INT_ENA : R/W; bitpos: [8]; default: 0;
+ *  The enable bit for the interrupt triggered by a PWM timer 2 TEP event.
+ */
+#define MCPWM_TIMER2_TEP_INT_ENA    (BIT(8))
+#define MCPWM_TIMER2_TEP_INT_ENA_M  (MCPWM_TIMER2_TEP_INT_ENA_V << MCPWM_TIMER2_TEP_INT_ENA_S)
+#define MCPWM_TIMER2_TEP_INT_ENA_V  0x00000001U
+#define MCPWM_TIMER2_TEP_INT_ENA_S  8
+/** MCPWM_FAULT0_INT_ENA : R/W; bitpos: [9]; default: 0;
+ *  The enable bit for the interrupt triggered when event_f0 starts.
+ */
+#define MCPWM_FAULT0_INT_ENA    (BIT(9))
+#define MCPWM_FAULT0_INT_ENA_M  (MCPWM_FAULT0_INT_ENA_V << MCPWM_FAULT0_INT_ENA_S)
+#define MCPWM_FAULT0_INT_ENA_V  0x00000001U
+#define MCPWM_FAULT0_INT_ENA_S  9
+/** MCPWM_FAULT1_INT_ENA : R/W; bitpos: [10]; default: 0;
+ *  The enable bit for the interrupt triggered when event_f1 starts.
+ */
+#define MCPWM_FAULT1_INT_ENA    (BIT(10))
+#define MCPWM_FAULT1_INT_ENA_M  (MCPWM_FAULT1_INT_ENA_V << MCPWM_FAULT1_INT_ENA_S)
+#define MCPWM_FAULT1_INT_ENA_V  0x00000001U
+#define MCPWM_FAULT1_INT_ENA_S  10
+/** MCPWM_FAULT2_INT_ENA : R/W; bitpos: [11]; default: 0;
+ *  The enable bit for the interrupt triggered when event_f2 starts.
+ */
+#define MCPWM_FAULT2_INT_ENA    (BIT(11))
+#define MCPWM_FAULT2_INT_ENA_M  (MCPWM_FAULT2_INT_ENA_V << MCPWM_FAULT2_INT_ENA_S)
+#define MCPWM_FAULT2_INT_ENA_V  0x00000001U
+#define MCPWM_FAULT2_INT_ENA_S  11
+/** MCPWM_FAULT0_CLR_INT_ENA : R/W; bitpos: [12]; default: 0;
+ *  The enable bit for the interrupt triggered when event_f0 ends.
+ */
+#define MCPWM_FAULT0_CLR_INT_ENA    (BIT(12))
+#define MCPWM_FAULT0_CLR_INT_ENA_M  (MCPWM_FAULT0_CLR_INT_ENA_V << MCPWM_FAULT0_CLR_INT_ENA_S)
+#define MCPWM_FAULT0_CLR_INT_ENA_V  0x00000001U
+#define MCPWM_FAULT0_CLR_INT_ENA_S  12
+/** MCPWM_FAULT1_CLR_INT_ENA : R/W; bitpos: [13]; default: 0;
+ *  The enable bit for the interrupt triggered when event_f1 ends.
+ */
+#define MCPWM_FAULT1_CLR_INT_ENA    (BIT(13))
+#define MCPWM_FAULT1_CLR_INT_ENA_M  (MCPWM_FAULT1_CLR_INT_ENA_V << MCPWM_FAULT1_CLR_INT_ENA_S)
+#define MCPWM_FAULT1_CLR_INT_ENA_V  0x00000001U
+#define MCPWM_FAULT1_CLR_INT_ENA_S  13
+/** MCPWM_FAULT2_CLR_INT_ENA : R/W; bitpos: [14]; default: 0;
+ *  The enable bit for the interrupt triggered when event_f2 ends.
+ */
+#define MCPWM_FAULT2_CLR_INT_ENA    (BIT(14))
+#define MCPWM_FAULT2_CLR_INT_ENA_M  (MCPWM_FAULT2_CLR_INT_ENA_V << MCPWM_FAULT2_CLR_INT_ENA_S)
+#define MCPWM_FAULT2_CLR_INT_ENA_V  0x00000001U
+#define MCPWM_FAULT2_CLR_INT_ENA_S  14
+/** MCPWM_CMPR0_TEA_INT_ENA : R/W; bitpos: [15]; default: 0;
+ *  The enable bit for the interrupt triggered by a PWM operator 0 TEA event
+ */
+#define MCPWM_CMPR0_TEA_INT_ENA    (BIT(15))
+#define MCPWM_CMPR0_TEA_INT_ENA_M  (MCPWM_CMPR0_TEA_INT_ENA_V << MCPWM_CMPR0_TEA_INT_ENA_S)
+#define MCPWM_CMPR0_TEA_INT_ENA_V  0x00000001U
+#define MCPWM_CMPR0_TEA_INT_ENA_S  15
+/** MCPWM_CMPR1_TEA_INT_ENA : R/W; bitpos: [16]; default: 0;
+ *  The enable bit for the interrupt triggered by a PWM operator 1 TEA event
+ */
+#define MCPWM_CMPR1_TEA_INT_ENA    (BIT(16))
+#define MCPWM_CMPR1_TEA_INT_ENA_M  (MCPWM_CMPR1_TEA_INT_ENA_V << MCPWM_CMPR1_TEA_INT_ENA_S)
+#define MCPWM_CMPR1_TEA_INT_ENA_V  0x00000001U
+#define MCPWM_CMPR1_TEA_INT_ENA_S  16
+/** MCPWM_CMPR2_TEA_INT_ENA : R/W; bitpos: [17]; default: 0;
+ *  The enable bit for the interrupt triggered by a PWM operator 2 TEA event
+ */
+#define MCPWM_CMPR2_TEA_INT_ENA    (BIT(17))
+#define MCPWM_CMPR2_TEA_INT_ENA_M  (MCPWM_CMPR2_TEA_INT_ENA_V << MCPWM_CMPR2_TEA_INT_ENA_S)
+#define MCPWM_CMPR2_TEA_INT_ENA_V  0x00000001U
+#define MCPWM_CMPR2_TEA_INT_ENA_S  17
+/** MCPWM_CMPR0_TEB_INT_ENA : R/W; bitpos: [18]; default: 0;
+ *  The enable bit for the interrupt triggered by a PWM operator 0 TEB event
+ */
+#define MCPWM_CMPR0_TEB_INT_ENA    (BIT(18))
+#define MCPWM_CMPR0_TEB_INT_ENA_M  (MCPWM_CMPR0_TEB_INT_ENA_V << MCPWM_CMPR0_TEB_INT_ENA_S)
+#define MCPWM_CMPR0_TEB_INT_ENA_V  0x00000001U
+#define MCPWM_CMPR0_TEB_INT_ENA_S  18
+/** MCPWM_CMPR1_TEB_INT_ENA : R/W; bitpos: [19]; default: 0;
+ *  The enable bit for the interrupt triggered by a PWM operator 1 TEB event
+ */
+#define MCPWM_CMPR1_TEB_INT_ENA    (BIT(19))
+#define MCPWM_CMPR1_TEB_INT_ENA_M  (MCPWM_CMPR1_TEB_INT_ENA_V << MCPWM_CMPR1_TEB_INT_ENA_S)
+#define MCPWM_CMPR1_TEB_INT_ENA_V  0x00000001U
+#define MCPWM_CMPR1_TEB_INT_ENA_S  19
+/** MCPWM_CMPR2_TEB_INT_ENA : R/W; bitpos: [20]; default: 0;
+ *  The enable bit for the interrupt triggered by a PWM operator 2 TEB event
+ */
+#define MCPWM_CMPR2_TEB_INT_ENA    (BIT(20))
+#define MCPWM_CMPR2_TEB_INT_ENA_M  (MCPWM_CMPR2_TEB_INT_ENA_V << MCPWM_CMPR2_TEB_INT_ENA_S)
+#define MCPWM_CMPR2_TEB_INT_ENA_V  0x00000001U
+#define MCPWM_CMPR2_TEB_INT_ENA_S  20
+/** MCPWM_TZ0_CBC_INT_ENA : R/W; bitpos: [21]; default: 0;
+ *  The enable bit for the interrupt triggered by a cycle-by-cycle mode action on PWM0.
+ */
+#define MCPWM_TZ0_CBC_INT_ENA    (BIT(21))
+#define MCPWM_TZ0_CBC_INT_ENA_M  (MCPWM_TZ0_CBC_INT_ENA_V << MCPWM_TZ0_CBC_INT_ENA_S)
+#define MCPWM_TZ0_CBC_INT_ENA_V  0x00000001U
+#define MCPWM_TZ0_CBC_INT_ENA_S  21
+/** MCPWM_TZ1_CBC_INT_ENA : R/W; bitpos: [22]; default: 0;
+ *  The enable bit for the interrupt triggered by a cycle-by-cycle mode action on PWM1.
+ */
+#define MCPWM_TZ1_CBC_INT_ENA    (BIT(22))
+#define MCPWM_TZ1_CBC_INT_ENA_M  (MCPWM_TZ1_CBC_INT_ENA_V << MCPWM_TZ1_CBC_INT_ENA_S)
+#define MCPWM_TZ1_CBC_INT_ENA_V  0x00000001U
+#define MCPWM_TZ1_CBC_INT_ENA_S  22
+/** MCPWM_TZ2_CBC_INT_ENA : R/W; bitpos: [23]; default: 0;
+ *  The enable bit for the interrupt triggered by a cycle-by-cycle mode action on PWM2.
+ */
+#define MCPWM_TZ2_CBC_INT_ENA    (BIT(23))
+#define MCPWM_TZ2_CBC_INT_ENA_M  (MCPWM_TZ2_CBC_INT_ENA_V << MCPWM_TZ2_CBC_INT_ENA_S)
+#define MCPWM_TZ2_CBC_INT_ENA_V  0x00000001U
+#define MCPWM_TZ2_CBC_INT_ENA_S  23
+/** MCPWM_TZ0_OST_INT_ENA : R/W; bitpos: [24]; default: 0;
+ *  The enable bit for the interrupt triggered by a one-shot mode action on PWM0.
+ */
+#define MCPWM_TZ0_OST_INT_ENA    (BIT(24))
+#define MCPWM_TZ0_OST_INT_ENA_M  (MCPWM_TZ0_OST_INT_ENA_V << MCPWM_TZ0_OST_INT_ENA_S)
+#define MCPWM_TZ0_OST_INT_ENA_V  0x00000001U
+#define MCPWM_TZ0_OST_INT_ENA_S  24
+/** MCPWM_TZ1_OST_INT_ENA : R/W; bitpos: [25]; default: 0;
+ *  The enable bit for the interrupt triggered by a one-shot mode action on PWM1.
+ */
+#define MCPWM_TZ1_OST_INT_ENA    (BIT(25))
+#define MCPWM_TZ1_OST_INT_ENA_M  (MCPWM_TZ1_OST_INT_ENA_V << MCPWM_TZ1_OST_INT_ENA_S)
+#define MCPWM_TZ1_OST_INT_ENA_V  0x00000001U
+#define MCPWM_TZ1_OST_INT_ENA_S  25
+/** MCPWM_TZ2_OST_INT_ENA : R/W; bitpos: [26]; default: 0;
+ *  The enable bit for the interrupt triggered by a one-shot mode action on PWM2.
+ */
+#define MCPWM_TZ2_OST_INT_ENA    (BIT(26))
+#define MCPWM_TZ2_OST_INT_ENA_M  (MCPWM_TZ2_OST_INT_ENA_V << MCPWM_TZ2_OST_INT_ENA_S)
+#define MCPWM_TZ2_OST_INT_ENA_V  0x00000001U
+#define MCPWM_TZ2_OST_INT_ENA_S  26
+/** MCPWM_CAP0_INT_ENA : R/W; bitpos: [27]; default: 0;
+ *  The enable bit for the interrupt triggered by capture on channel 0.
+ */
+#define MCPWM_CAP0_INT_ENA    (BIT(27))
+#define MCPWM_CAP0_INT_ENA_M  (MCPWM_CAP0_INT_ENA_V << MCPWM_CAP0_INT_ENA_S)
+#define MCPWM_CAP0_INT_ENA_V  0x00000001U
+#define MCPWM_CAP0_INT_ENA_S  27
+/** MCPWM_CAP1_INT_ENA : R/W; bitpos: [28]; default: 0;
+ *  The enable bit for the interrupt triggered by capture on channel 1.
+ */
+#define MCPWM_CAP1_INT_ENA    (BIT(28))
+#define MCPWM_CAP1_INT_ENA_M  (MCPWM_CAP1_INT_ENA_V << MCPWM_CAP1_INT_ENA_S)
+#define MCPWM_CAP1_INT_ENA_V  0x00000001U
+#define MCPWM_CAP1_INT_ENA_S  28
+/** MCPWM_CAP2_INT_ENA : R/W; bitpos: [29]; default: 0;
+ *  The enable bit for the interrupt triggered by capture on channel 2.
+ */
+#define MCPWM_CAP2_INT_ENA    (BIT(29))
+#define MCPWM_CAP2_INT_ENA_M  (MCPWM_CAP2_INT_ENA_V << MCPWM_CAP2_INT_ENA_S)
+#define MCPWM_CAP2_INT_ENA_V  0x00000001U
+#define MCPWM_CAP2_INT_ENA_S  29
+
+/** MCPWM_INT_RAW_REG register
+ *  Raw interrupt status
+ */
+#define MCPWM_INT_RAW_REG(i) (REG_MCPWM_BASE(i) + 0x114)
+/** MCPWM_TIMER0_STOP_INT_RAW : R/WTC/SS; bitpos: [0]; default: 0;
+ *  The raw status bit for the interrupt triggered when the timer 0 stops.
+ */
+#define MCPWM_TIMER0_STOP_INT_RAW    (BIT(0))
+#define MCPWM_TIMER0_STOP_INT_RAW_M  (MCPWM_TIMER0_STOP_INT_RAW_V << MCPWM_TIMER0_STOP_INT_RAW_S)
+#define MCPWM_TIMER0_STOP_INT_RAW_V  0x00000001U
+#define MCPWM_TIMER0_STOP_INT_RAW_S  0
+/** MCPWM_TIMER1_STOP_INT_RAW : R/WTC/SS; bitpos: [1]; default: 0;
+ *  The raw status bit for the interrupt triggered when the timer 1 stops.
+ */
+#define MCPWM_TIMER1_STOP_INT_RAW    (BIT(1))
+#define MCPWM_TIMER1_STOP_INT_RAW_M  (MCPWM_TIMER1_STOP_INT_RAW_V << MCPWM_TIMER1_STOP_INT_RAW_S)
+#define MCPWM_TIMER1_STOP_INT_RAW_V  0x00000001U
+#define MCPWM_TIMER1_STOP_INT_RAW_S  1
+/** MCPWM_TIMER2_STOP_INT_RAW : R/WTC/SS; bitpos: [2]; default: 0;
+ *  The raw status bit for the interrupt triggered when the timer 2 stops.
+ */
+#define MCPWM_TIMER2_STOP_INT_RAW    (BIT(2))
+#define MCPWM_TIMER2_STOP_INT_RAW_M  (MCPWM_TIMER2_STOP_INT_RAW_V << MCPWM_TIMER2_STOP_INT_RAW_S)
+#define MCPWM_TIMER2_STOP_INT_RAW_V  0x00000001U
+#define MCPWM_TIMER2_STOP_INT_RAW_S  2
+/** MCPWM_TIMER0_TEZ_INT_RAW : R/WTC/SS; bitpos: [3]; default: 0;
+ *  The raw status bit for the interrupt triggered by a PWM timer 0 TEZ event.
+ */
+#define MCPWM_TIMER0_TEZ_INT_RAW    (BIT(3))
+#define MCPWM_TIMER0_TEZ_INT_RAW_M  (MCPWM_TIMER0_TEZ_INT_RAW_V << MCPWM_TIMER0_TEZ_INT_RAW_S)
+#define MCPWM_TIMER0_TEZ_INT_RAW_V  0x00000001U
+#define MCPWM_TIMER0_TEZ_INT_RAW_S  3
+/** MCPWM_TIMER1_TEZ_INT_RAW : R/WTC/SS; bitpos: [4]; default: 0;
+ *  The raw status bit for the interrupt triggered by a PWM timer 1 TEZ event.
+ */
+#define MCPWM_TIMER1_TEZ_INT_RAW    (BIT(4))
+#define MCPWM_TIMER1_TEZ_INT_RAW_M  (MCPWM_TIMER1_TEZ_INT_RAW_V << MCPWM_TIMER1_TEZ_INT_RAW_S)
+#define MCPWM_TIMER1_TEZ_INT_RAW_V  0x00000001U
+#define MCPWM_TIMER1_TEZ_INT_RAW_S  4
+/** MCPWM_TIMER2_TEZ_INT_RAW : R/WTC/SS; bitpos: [5]; default: 0;
+ *  The raw status bit for the interrupt triggered by a PWM timer 2 TEZ event.
+ */
+#define MCPWM_TIMER2_TEZ_INT_RAW    (BIT(5))
+#define MCPWM_TIMER2_TEZ_INT_RAW_M  (MCPWM_TIMER2_TEZ_INT_RAW_V << MCPWM_TIMER2_TEZ_INT_RAW_S)
+#define MCPWM_TIMER2_TEZ_INT_RAW_V  0x00000001U
+#define MCPWM_TIMER2_TEZ_INT_RAW_S  5
+/** MCPWM_TIMER0_TEP_INT_RAW : R/WTC/SS; bitpos: [6]; default: 0;
+ *  The raw status bit for the interrupt triggered by a PWM timer 0 TEP event.
+ */
+#define MCPWM_TIMER0_TEP_INT_RAW    (BIT(6))
+#define MCPWM_TIMER0_TEP_INT_RAW_M  (MCPWM_TIMER0_TEP_INT_RAW_V << MCPWM_TIMER0_TEP_INT_RAW_S)
+#define MCPWM_TIMER0_TEP_INT_RAW_V  0x00000001U
+#define MCPWM_TIMER0_TEP_INT_RAW_S  6
+/** MCPWM_TIMER1_TEP_INT_RAW : R/WTC/SS; bitpos: [7]; default: 0;
+ *  The raw status bit for the interrupt triggered by a PWM timer 1 TEP event.
+ */
+#define MCPWM_TIMER1_TEP_INT_RAW    (BIT(7))
+#define MCPWM_TIMER1_TEP_INT_RAW_M  (MCPWM_TIMER1_TEP_INT_RAW_V << MCPWM_TIMER1_TEP_INT_RAW_S)
+#define MCPWM_TIMER1_TEP_INT_RAW_V  0x00000001U
+#define MCPWM_TIMER1_TEP_INT_RAW_S  7
+/** MCPWM_TIMER2_TEP_INT_RAW : R/WTC/SS; bitpos: [8]; default: 0;
+ *  The raw status bit for the interrupt triggered by a PWM timer 2 TEP event.
+ */
+#define MCPWM_TIMER2_TEP_INT_RAW    (BIT(8))
+#define MCPWM_TIMER2_TEP_INT_RAW_M  (MCPWM_TIMER2_TEP_INT_RAW_V << MCPWM_TIMER2_TEP_INT_RAW_S)
+#define MCPWM_TIMER2_TEP_INT_RAW_V  0x00000001U
+#define MCPWM_TIMER2_TEP_INT_RAW_S  8
+/** MCPWM_FAULT0_INT_RAW : R/WTC/SS; bitpos: [9]; default: 0;
+ *  The raw status bit for the interrupt triggered when event_f0 starts.
+ */
+#define MCPWM_FAULT0_INT_RAW    (BIT(9))
+#define MCPWM_FAULT0_INT_RAW_M  (MCPWM_FAULT0_INT_RAW_V << MCPWM_FAULT0_INT_RAW_S)
+#define MCPWM_FAULT0_INT_RAW_V  0x00000001U
+#define MCPWM_FAULT0_INT_RAW_S  9
+/** MCPWM_FAULT1_INT_RAW : R/WTC/SS; bitpos: [10]; default: 0;
+ *  The raw status bit for the interrupt triggered when event_f1 starts.
+ */
+#define MCPWM_FAULT1_INT_RAW    (BIT(10))
+#define MCPWM_FAULT1_INT_RAW_M  (MCPWM_FAULT1_INT_RAW_V << MCPWM_FAULT1_INT_RAW_S)
+#define MCPWM_FAULT1_INT_RAW_V  0x00000001U
+#define MCPWM_FAULT1_INT_RAW_S  10
+/** MCPWM_FAULT2_INT_RAW : R/WTC/SS; bitpos: [11]; default: 0;
+ *  The raw status bit for the interrupt triggered when event_f2 starts.
+ */
+#define MCPWM_FAULT2_INT_RAW    (BIT(11))
+#define MCPWM_FAULT2_INT_RAW_M  (MCPWM_FAULT2_INT_RAW_V << MCPWM_FAULT2_INT_RAW_S)
+#define MCPWM_FAULT2_INT_RAW_V  0x00000001U
+#define MCPWM_FAULT2_INT_RAW_S  11
+/** MCPWM_FAULT0_CLR_INT_RAW : R/WTC/SS; bitpos: [12]; default: 0;
+ *  The raw status bit for the interrupt triggered when event_f0 ends.
+ */
+#define MCPWM_FAULT0_CLR_INT_RAW    (BIT(12))
+#define MCPWM_FAULT0_CLR_INT_RAW_M  (MCPWM_FAULT0_CLR_INT_RAW_V << MCPWM_FAULT0_CLR_INT_RAW_S)
+#define MCPWM_FAULT0_CLR_INT_RAW_V  0x00000001U
+#define MCPWM_FAULT0_CLR_INT_RAW_S  12
+/** MCPWM_FAULT1_CLR_INT_RAW : R/WTC/SS; bitpos: [13]; default: 0;
+ *  The raw status bit for the interrupt triggered when event_f1 ends.
+ */
+#define MCPWM_FAULT1_CLR_INT_RAW    (BIT(13))
+#define MCPWM_FAULT1_CLR_INT_RAW_M  (MCPWM_FAULT1_CLR_INT_RAW_V << MCPWM_FAULT1_CLR_INT_RAW_S)
+#define MCPWM_FAULT1_CLR_INT_RAW_V  0x00000001U
+#define MCPWM_FAULT1_CLR_INT_RAW_S  13
+/** MCPWM_FAULT2_CLR_INT_RAW : R/WTC/SS; bitpos: [14]; default: 0;
+ *  The raw status bit for the interrupt triggered when event_f2 ends.
+ */
+#define MCPWM_FAULT2_CLR_INT_RAW    (BIT(14))
+#define MCPWM_FAULT2_CLR_INT_RAW_M  (MCPWM_FAULT2_CLR_INT_RAW_V << MCPWM_FAULT2_CLR_INT_RAW_S)
+#define MCPWM_FAULT2_CLR_INT_RAW_V  0x00000001U
+#define MCPWM_FAULT2_CLR_INT_RAW_S  14
+/** MCPWM_CMPR0_TEA_INT_RAW : R/WTC/SS; bitpos: [15]; default: 0;
+ *  The raw status bit for the interrupt triggered by a PWM operator 0 TEA event
+ */
+#define MCPWM_CMPR0_TEA_INT_RAW    (BIT(15))
+#define MCPWM_CMPR0_TEA_INT_RAW_M  (MCPWM_CMPR0_TEA_INT_RAW_V << MCPWM_CMPR0_TEA_INT_RAW_S)
+#define MCPWM_CMPR0_TEA_INT_RAW_V  0x00000001U
+#define MCPWM_CMPR0_TEA_INT_RAW_S  15
+/** MCPWM_CMPR1_TEA_INT_RAW : R/WTC/SS; bitpos: [16]; default: 0;
+ *  The raw status bit for the interrupt triggered by a PWM operator 1 TEA event
+ */
+#define MCPWM_CMPR1_TEA_INT_RAW    (BIT(16))
+#define MCPWM_CMPR1_TEA_INT_RAW_M  (MCPWM_CMPR1_TEA_INT_RAW_V << MCPWM_CMPR1_TEA_INT_RAW_S)
+#define MCPWM_CMPR1_TEA_INT_RAW_V  0x00000001U
+#define MCPWM_CMPR1_TEA_INT_RAW_S  16
+/** MCPWM_CMPR2_TEA_INT_RAW : R/WTC/SS; bitpos: [17]; default: 0;
+ *  The raw status bit for the interrupt triggered by a PWM operator 2 TEA event
+ */
+#define MCPWM_CMPR2_TEA_INT_RAW    (BIT(17))
+#define MCPWM_CMPR2_TEA_INT_RAW_M  (MCPWM_CMPR2_TEA_INT_RAW_V << MCPWM_CMPR2_TEA_INT_RAW_S)
+#define MCPWM_CMPR2_TEA_INT_RAW_V  0x00000001U
+#define MCPWM_CMPR2_TEA_INT_RAW_S  17
+/** MCPWM_CMPR0_TEB_INT_RAW : R/WTC/SS; bitpos: [18]; default: 0;
+ *  The raw status bit for the interrupt triggered by a PWM operator 0 TEB event
+ */
+#define MCPWM_CMPR0_TEB_INT_RAW    (BIT(18))
+#define MCPWM_CMPR0_TEB_INT_RAW_M  (MCPWM_CMPR0_TEB_INT_RAW_V << MCPWM_CMPR0_TEB_INT_RAW_S)
+#define MCPWM_CMPR0_TEB_INT_RAW_V  0x00000001U
+#define MCPWM_CMPR0_TEB_INT_RAW_S  18
+/** MCPWM_CMPR1_TEB_INT_RAW : R/WTC/SS; bitpos: [19]; default: 0;
+ *  The raw status bit for the interrupt triggered by a PWM operator 1 TEB event
+ */
+#define MCPWM_CMPR1_TEB_INT_RAW    (BIT(19))
+#define MCPWM_CMPR1_TEB_INT_RAW_M  (MCPWM_CMPR1_TEB_INT_RAW_V << MCPWM_CMPR1_TEB_INT_RAW_S)
+#define MCPWM_CMPR1_TEB_INT_RAW_V  0x00000001U
+#define MCPWM_CMPR1_TEB_INT_RAW_S  19
+/** MCPWM_CMPR2_TEB_INT_RAW : R/WTC/SS; bitpos: [20]; default: 0;
+ *  The raw status bit for the interrupt triggered by a PWM operator 2 TEB event
+ */
+#define MCPWM_CMPR2_TEB_INT_RAW    (BIT(20))
+#define MCPWM_CMPR2_TEB_INT_RAW_M  (MCPWM_CMPR2_TEB_INT_RAW_V << MCPWM_CMPR2_TEB_INT_RAW_S)
+#define MCPWM_CMPR2_TEB_INT_RAW_V  0x00000001U
+#define MCPWM_CMPR2_TEB_INT_RAW_S  20
+/** MCPWM_TZ0_CBC_INT_RAW : R/WTC/SS; bitpos: [21]; default: 0;
+ *  The raw status bit for the interrupt triggered by a cycle-by-cycle mode action on
+ *  PWM0.
+ */
+#define MCPWM_TZ0_CBC_INT_RAW    (BIT(21))
+#define MCPWM_TZ0_CBC_INT_RAW_M  (MCPWM_TZ0_CBC_INT_RAW_V << MCPWM_TZ0_CBC_INT_RAW_S)
+#define MCPWM_TZ0_CBC_INT_RAW_V  0x00000001U
+#define MCPWM_TZ0_CBC_INT_RAW_S  21
+/** MCPWM_TZ1_CBC_INT_RAW : R/WTC/SS; bitpos: [22]; default: 0;
+ *  The raw status bit for the interrupt triggered by a cycle-by-cycle mode action on
+ *  PWM1.
+ */
+#define MCPWM_TZ1_CBC_INT_RAW    (BIT(22))
+#define MCPWM_TZ1_CBC_INT_RAW_M  (MCPWM_TZ1_CBC_INT_RAW_V << MCPWM_TZ1_CBC_INT_RAW_S)
+#define MCPWM_TZ1_CBC_INT_RAW_V  0x00000001U
+#define MCPWM_TZ1_CBC_INT_RAW_S  22
+/** MCPWM_TZ2_CBC_INT_RAW : R/WTC/SS; bitpos: [23]; default: 0;
+ *  The raw status bit for the interrupt triggered by a cycle-by-cycle mode action on
+ *  PWM2.
+ */
+#define MCPWM_TZ2_CBC_INT_RAW    (BIT(23))
+#define MCPWM_TZ2_CBC_INT_RAW_M  (MCPWM_TZ2_CBC_INT_RAW_V << MCPWM_TZ2_CBC_INT_RAW_S)
+#define MCPWM_TZ2_CBC_INT_RAW_V  0x00000001U
+#define MCPWM_TZ2_CBC_INT_RAW_S  23
+/** MCPWM_TZ0_OST_INT_RAW : R/WTC/SS; bitpos: [24]; default: 0;
+ *  The raw status bit for the interrupt triggered by a one-shot mode action on PWM0.
+ */
+#define MCPWM_TZ0_OST_INT_RAW    (BIT(24))
+#define MCPWM_TZ0_OST_INT_RAW_M  (MCPWM_TZ0_OST_INT_RAW_V << MCPWM_TZ0_OST_INT_RAW_S)
+#define MCPWM_TZ0_OST_INT_RAW_V  0x00000001U
+#define MCPWM_TZ0_OST_INT_RAW_S  24
+/** MCPWM_TZ1_OST_INT_RAW : R/WTC/SS; bitpos: [25]; default: 0;
+ *  The raw status bit for the interrupt triggered by a one-shot mode action on PWM1.
+ */
+#define MCPWM_TZ1_OST_INT_RAW    (BIT(25))
+#define MCPWM_TZ1_OST_INT_RAW_M  (MCPWM_TZ1_OST_INT_RAW_V << MCPWM_TZ1_OST_INT_RAW_S)
+#define MCPWM_TZ1_OST_INT_RAW_V  0x00000001U
+#define MCPWM_TZ1_OST_INT_RAW_S  25
+/** MCPWM_TZ2_OST_INT_RAW : R/WTC/SS; bitpos: [26]; default: 0;
+ *  The raw status bit for the interrupt triggered by a one-shot mode action on PWM2.
+ */
+#define MCPWM_TZ2_OST_INT_RAW    (BIT(26))
+#define MCPWM_TZ2_OST_INT_RAW_M  (MCPWM_TZ2_OST_INT_RAW_V << MCPWM_TZ2_OST_INT_RAW_S)
+#define MCPWM_TZ2_OST_INT_RAW_V  0x00000001U
+#define MCPWM_TZ2_OST_INT_RAW_S  26
+/** MCPWM_CAP0_INT_RAW : R/WTC/SS; bitpos: [27]; default: 0;
+ *  The raw status bit for the interrupt triggered by capture on channel 0.
+ */
+#define MCPWM_CAP0_INT_RAW    (BIT(27))
+#define MCPWM_CAP0_INT_RAW_M  (MCPWM_CAP0_INT_RAW_V << MCPWM_CAP0_INT_RAW_S)
+#define MCPWM_CAP0_INT_RAW_V  0x00000001U
+#define MCPWM_CAP0_INT_RAW_S  27
+/** MCPWM_CAP1_INT_RAW : R/WTC/SS; bitpos: [28]; default: 0;
+ *  The raw status bit for the interrupt triggered by capture on channel 1.
+ */
+#define MCPWM_CAP1_INT_RAW    (BIT(28))
+#define MCPWM_CAP1_INT_RAW_M  (MCPWM_CAP1_INT_RAW_V << MCPWM_CAP1_INT_RAW_S)
+#define MCPWM_CAP1_INT_RAW_V  0x00000001U
+#define MCPWM_CAP1_INT_RAW_S  28
+/** MCPWM_CAP2_INT_RAW : R/WTC/SS; bitpos: [29]; default: 0;
+ *  The raw status bit for the interrupt triggered by capture on channel 2.
+ */
+#define MCPWM_CAP2_INT_RAW    (BIT(29))
+#define MCPWM_CAP2_INT_RAW_M  (MCPWM_CAP2_INT_RAW_V << MCPWM_CAP2_INT_RAW_S)
+#define MCPWM_CAP2_INT_RAW_V  0x00000001U
+#define MCPWM_CAP2_INT_RAW_S  29
+
+/** MCPWM_INT_ST_REG register
+ *  Masked interrupt status
+ */
+#define MCPWM_INT_ST_REG(i) (REG_MCPWM_BASE(i) + 0x118)
+/** MCPWM_TIMER0_STOP_INT_ST : RO; bitpos: [0]; default: 0;
+ *  The masked status bit for the interrupt triggered when the timer 0 stops.
+ */
+#define MCPWM_TIMER0_STOP_INT_ST    (BIT(0))
+#define MCPWM_TIMER0_STOP_INT_ST_M  (MCPWM_TIMER0_STOP_INT_ST_V << MCPWM_TIMER0_STOP_INT_ST_S)
+#define MCPWM_TIMER0_STOP_INT_ST_V  0x00000001U
+#define MCPWM_TIMER0_STOP_INT_ST_S  0
+/** MCPWM_TIMER1_STOP_INT_ST : RO; bitpos: [1]; default: 0;
+ *  The masked status bit for the interrupt triggered when the timer 1 stops.
+ */
+#define MCPWM_TIMER1_STOP_INT_ST    (BIT(1))
+#define MCPWM_TIMER1_STOP_INT_ST_M  (MCPWM_TIMER1_STOP_INT_ST_V << MCPWM_TIMER1_STOP_INT_ST_S)
+#define MCPWM_TIMER1_STOP_INT_ST_V  0x00000001U
+#define MCPWM_TIMER1_STOP_INT_ST_S  1
+/** MCPWM_TIMER2_STOP_INT_ST : RO; bitpos: [2]; default: 0;
+ *  The masked status bit for the interrupt triggered when the timer 2 stops.
+ */
+#define MCPWM_TIMER2_STOP_INT_ST    (BIT(2))
+#define MCPWM_TIMER2_STOP_INT_ST_M  (MCPWM_TIMER2_STOP_INT_ST_V << MCPWM_TIMER2_STOP_INT_ST_S)
+#define MCPWM_TIMER2_STOP_INT_ST_V  0x00000001U
+#define MCPWM_TIMER2_STOP_INT_ST_S  2
+/** MCPWM_TIMER0_TEZ_INT_ST : RO; bitpos: [3]; default: 0;
+ *  The masked status bit for the interrupt triggered by a PWM timer 0 TEZ event.
+ */
+#define MCPWM_TIMER0_TEZ_INT_ST    (BIT(3))
+#define MCPWM_TIMER0_TEZ_INT_ST_M  (MCPWM_TIMER0_TEZ_INT_ST_V << MCPWM_TIMER0_TEZ_INT_ST_S)
+#define MCPWM_TIMER0_TEZ_INT_ST_V  0x00000001U
+#define MCPWM_TIMER0_TEZ_INT_ST_S  3
+/** MCPWM_TIMER1_TEZ_INT_ST : RO; bitpos: [4]; default: 0;
+ *  The masked status bit for the interrupt triggered by a PWM timer 1 TEZ event.
+ */
+#define MCPWM_TIMER1_TEZ_INT_ST    (BIT(4))
+#define MCPWM_TIMER1_TEZ_INT_ST_M  (MCPWM_TIMER1_TEZ_INT_ST_V << MCPWM_TIMER1_TEZ_INT_ST_S)
+#define MCPWM_TIMER1_TEZ_INT_ST_V  0x00000001U
+#define MCPWM_TIMER1_TEZ_INT_ST_S  4
+/** MCPWM_TIMER2_TEZ_INT_ST : RO; bitpos: [5]; default: 0;
+ *  The masked status bit for the interrupt triggered by a PWM timer 2 TEZ event.
+ */
+#define MCPWM_TIMER2_TEZ_INT_ST    (BIT(5))
+#define MCPWM_TIMER2_TEZ_INT_ST_M  (MCPWM_TIMER2_TEZ_INT_ST_V << MCPWM_TIMER2_TEZ_INT_ST_S)
+#define MCPWM_TIMER2_TEZ_INT_ST_V  0x00000001U
+#define MCPWM_TIMER2_TEZ_INT_ST_S  5
+/** MCPWM_TIMER0_TEP_INT_ST : RO; bitpos: [6]; default: 0;
+ *  The masked status bit for the interrupt triggered by a PWM timer 0 TEP event.
+ */
+#define MCPWM_TIMER0_TEP_INT_ST    (BIT(6))
+#define MCPWM_TIMER0_TEP_INT_ST_M  (MCPWM_TIMER0_TEP_INT_ST_V << MCPWM_TIMER0_TEP_INT_ST_S)
+#define MCPWM_TIMER0_TEP_INT_ST_V  0x00000001U
+#define MCPWM_TIMER0_TEP_INT_ST_S  6
+/** MCPWM_TIMER1_TEP_INT_ST : RO; bitpos: [7]; default: 0;
+ *  The masked status bit for the interrupt triggered by a PWM timer 1 TEP event.
+ */
+#define MCPWM_TIMER1_TEP_INT_ST    (BIT(7))
+#define MCPWM_TIMER1_TEP_INT_ST_M  (MCPWM_TIMER1_TEP_INT_ST_V << MCPWM_TIMER1_TEP_INT_ST_S)
+#define MCPWM_TIMER1_TEP_INT_ST_V  0x00000001U
+#define MCPWM_TIMER1_TEP_INT_ST_S  7
+/** MCPWM_TIMER2_TEP_INT_ST : RO; bitpos: [8]; default: 0;
+ *  The masked status bit for the interrupt triggered by a PWM timer 2 TEP event.
+ */
+#define MCPWM_TIMER2_TEP_INT_ST    (BIT(8))
+#define MCPWM_TIMER2_TEP_INT_ST_M  (MCPWM_TIMER2_TEP_INT_ST_V << MCPWM_TIMER2_TEP_INT_ST_S)
+#define MCPWM_TIMER2_TEP_INT_ST_V  0x00000001U
+#define MCPWM_TIMER2_TEP_INT_ST_S  8
+/** MCPWM_FAULT0_INT_ST : RO; bitpos: [9]; default: 0;
+ *  The masked status bit for the interrupt triggered when event_f0 starts.
+ */
+#define MCPWM_FAULT0_INT_ST    (BIT(9))
+#define MCPWM_FAULT0_INT_ST_M  (MCPWM_FAULT0_INT_ST_V << MCPWM_FAULT0_INT_ST_S)
+#define MCPWM_FAULT0_INT_ST_V  0x00000001U
+#define MCPWM_FAULT0_INT_ST_S  9
+/** MCPWM_FAULT1_INT_ST : RO; bitpos: [10]; default: 0;
+ *  The masked status bit for the interrupt triggered when event_f1 starts.
+ */
+#define MCPWM_FAULT1_INT_ST    (BIT(10))
+#define MCPWM_FAULT1_INT_ST_M  (MCPWM_FAULT1_INT_ST_V << MCPWM_FAULT1_INT_ST_S)
+#define MCPWM_FAULT1_INT_ST_V  0x00000001U
+#define MCPWM_FAULT1_INT_ST_S  10
+/** MCPWM_FAULT2_INT_ST : RO; bitpos: [11]; default: 0;
+ *  The masked status bit for the interrupt triggered when event_f2 starts.
+ */
+#define MCPWM_FAULT2_INT_ST    (BIT(11))
+#define MCPWM_FAULT2_INT_ST_M  (MCPWM_FAULT2_INT_ST_V << MCPWM_FAULT2_INT_ST_S)
+#define MCPWM_FAULT2_INT_ST_V  0x00000001U
+#define MCPWM_FAULT2_INT_ST_S  11
+/** MCPWM_FAULT0_CLR_INT_ST : RO; bitpos: [12]; default: 0;
+ *  The masked status bit for the interrupt triggered when event_f0 ends.
+ */
+#define MCPWM_FAULT0_CLR_INT_ST    (BIT(12))
+#define MCPWM_FAULT0_CLR_INT_ST_M  (MCPWM_FAULT0_CLR_INT_ST_V << MCPWM_FAULT0_CLR_INT_ST_S)
+#define MCPWM_FAULT0_CLR_INT_ST_V  0x00000001U
+#define MCPWM_FAULT0_CLR_INT_ST_S  12
+/** MCPWM_FAULT1_CLR_INT_ST : RO; bitpos: [13]; default: 0;
+ *  The masked status bit for the interrupt triggered when event_f1 ends.
+ */
+#define MCPWM_FAULT1_CLR_INT_ST    (BIT(13))
+#define MCPWM_FAULT1_CLR_INT_ST_M  (MCPWM_FAULT1_CLR_INT_ST_V << MCPWM_FAULT1_CLR_INT_ST_S)
+#define MCPWM_FAULT1_CLR_INT_ST_V  0x00000001U
+#define MCPWM_FAULT1_CLR_INT_ST_S  13
+/** MCPWM_FAULT2_CLR_INT_ST : RO; bitpos: [14]; default: 0;
+ *  The masked status bit for the interrupt triggered when event_f2 ends.
+ */
+#define MCPWM_FAULT2_CLR_INT_ST    (BIT(14))
+#define MCPWM_FAULT2_CLR_INT_ST_M  (MCPWM_FAULT2_CLR_INT_ST_V << MCPWM_FAULT2_CLR_INT_ST_S)
+#define MCPWM_FAULT2_CLR_INT_ST_V  0x00000001U
+#define MCPWM_FAULT2_CLR_INT_ST_S  14
+/** MCPWM_CMPR0_TEA_INT_ST : RO; bitpos: [15]; default: 0;
+ *  The masked status bit for the interrupt triggered by a PWM operator 0 TEA event
+ */
+#define MCPWM_CMPR0_TEA_INT_ST    (BIT(15))
+#define MCPWM_CMPR0_TEA_INT_ST_M  (MCPWM_CMPR0_TEA_INT_ST_V << MCPWM_CMPR0_TEA_INT_ST_S)
+#define MCPWM_CMPR0_TEA_INT_ST_V  0x00000001U
+#define MCPWM_CMPR0_TEA_INT_ST_S  15
+/** MCPWM_CMPR1_TEA_INT_ST : RO; bitpos: [16]; default: 0;
+ *  The masked status bit for the interrupt triggered by a PWM operator 1 TEA event
+ */
+#define MCPWM_CMPR1_TEA_INT_ST    (BIT(16))
+#define MCPWM_CMPR1_TEA_INT_ST_M  (MCPWM_CMPR1_TEA_INT_ST_V << MCPWM_CMPR1_TEA_INT_ST_S)
+#define MCPWM_CMPR1_TEA_INT_ST_V  0x00000001U
+#define MCPWM_CMPR1_TEA_INT_ST_S  16
+/** MCPWM_CMPR2_TEA_INT_ST : RO; bitpos: [17]; default: 0;
+ *  The masked status bit for the interrupt triggered by a PWM operator 2 TEA event
+ */
+#define MCPWM_CMPR2_TEA_INT_ST    (BIT(17))
+#define MCPWM_CMPR2_TEA_INT_ST_M  (MCPWM_CMPR2_TEA_INT_ST_V << MCPWM_CMPR2_TEA_INT_ST_S)
+#define MCPWM_CMPR2_TEA_INT_ST_V  0x00000001U
+#define MCPWM_CMPR2_TEA_INT_ST_S  17
+/** MCPWM_CMPR0_TEB_INT_ST : RO; bitpos: [18]; default: 0;
+ *  The masked status bit for the interrupt triggered by a PWM operator 0 TEB event
+ */
+#define MCPWM_CMPR0_TEB_INT_ST    (BIT(18))
+#define MCPWM_CMPR0_TEB_INT_ST_M  (MCPWM_CMPR0_TEB_INT_ST_V << MCPWM_CMPR0_TEB_INT_ST_S)
+#define MCPWM_CMPR0_TEB_INT_ST_V  0x00000001U
+#define MCPWM_CMPR0_TEB_INT_ST_S  18
+/** MCPWM_CMPR1_TEB_INT_ST : RO; bitpos: [19]; default: 0;
+ *  The masked status bit for the interrupt triggered by a PWM operator 1 TEB event
+ */
+#define MCPWM_CMPR1_TEB_INT_ST    (BIT(19))
+#define MCPWM_CMPR1_TEB_INT_ST_M  (MCPWM_CMPR1_TEB_INT_ST_V << MCPWM_CMPR1_TEB_INT_ST_S)
+#define MCPWM_CMPR1_TEB_INT_ST_V  0x00000001U
+#define MCPWM_CMPR1_TEB_INT_ST_S  19
+/** MCPWM_CMPR2_TEB_INT_ST : RO; bitpos: [20]; default: 0;
+ *  The masked status bit for the interrupt triggered by a PWM operator 2 TEB event
+ */
+#define MCPWM_CMPR2_TEB_INT_ST    (BIT(20))
+#define MCPWM_CMPR2_TEB_INT_ST_M  (MCPWM_CMPR2_TEB_INT_ST_V << MCPWM_CMPR2_TEB_INT_ST_S)
+#define MCPWM_CMPR2_TEB_INT_ST_V  0x00000001U
+#define MCPWM_CMPR2_TEB_INT_ST_S  20
+/** MCPWM_TZ0_CBC_INT_ST : RO; bitpos: [21]; default: 0;
+ *  The masked status bit for the interrupt triggered by a cycle-by-cycle mode action
+ *  on PWM0.
+ */
+#define MCPWM_TZ0_CBC_INT_ST    (BIT(21))
+#define MCPWM_TZ0_CBC_INT_ST_M  (MCPWM_TZ0_CBC_INT_ST_V << MCPWM_TZ0_CBC_INT_ST_S)
+#define MCPWM_TZ0_CBC_INT_ST_V  0x00000001U
+#define MCPWM_TZ0_CBC_INT_ST_S  21
+/** MCPWM_TZ1_CBC_INT_ST : RO; bitpos: [22]; default: 0;
+ *  The masked status bit for the interrupt triggered by a cycle-by-cycle mode action
+ *  on PWM1.
+ */
+#define MCPWM_TZ1_CBC_INT_ST    (BIT(22))
+#define MCPWM_TZ1_CBC_INT_ST_M  (MCPWM_TZ1_CBC_INT_ST_V << MCPWM_TZ1_CBC_INT_ST_S)
+#define MCPWM_TZ1_CBC_INT_ST_V  0x00000001U
+#define MCPWM_TZ1_CBC_INT_ST_S  22
+/** MCPWM_TZ2_CBC_INT_ST : RO; bitpos: [23]; default: 0;
+ *  The masked status bit for the interrupt triggered by a cycle-by-cycle mode action
+ *  on PWM2.
+ */
+#define MCPWM_TZ2_CBC_INT_ST    (BIT(23))
+#define MCPWM_TZ2_CBC_INT_ST_M  (MCPWM_TZ2_CBC_INT_ST_V << MCPWM_TZ2_CBC_INT_ST_S)
+#define MCPWM_TZ2_CBC_INT_ST_V  0x00000001U
+#define MCPWM_TZ2_CBC_INT_ST_S  23
+/** MCPWM_TZ0_OST_INT_ST : RO; bitpos: [24]; default: 0;
+ *  The masked status bit for the interrupt triggered by a one-shot mode action on PWM0.
+ */
+#define MCPWM_TZ0_OST_INT_ST    (BIT(24))
+#define MCPWM_TZ0_OST_INT_ST_M  (MCPWM_TZ0_OST_INT_ST_V << MCPWM_TZ0_OST_INT_ST_S)
+#define MCPWM_TZ0_OST_INT_ST_V  0x00000001U
+#define MCPWM_TZ0_OST_INT_ST_S  24
+/** MCPWM_TZ1_OST_INT_ST : RO; bitpos: [25]; default: 0;
+ *  The masked status bit for the interrupt triggered by a one-shot mode action on PWM1.
+ */
+#define MCPWM_TZ1_OST_INT_ST    (BIT(25))
+#define MCPWM_TZ1_OST_INT_ST_M  (MCPWM_TZ1_OST_INT_ST_V << MCPWM_TZ1_OST_INT_ST_S)
+#define MCPWM_TZ1_OST_INT_ST_V  0x00000001U
+#define MCPWM_TZ1_OST_INT_ST_S  25
+/** MCPWM_TZ2_OST_INT_ST : RO; bitpos: [26]; default: 0;
+ *  The masked status bit for the interrupt triggered by a one-shot mode action on PWM2.
+ */
+#define MCPWM_TZ2_OST_INT_ST    (BIT(26))
+#define MCPWM_TZ2_OST_INT_ST_M  (MCPWM_TZ2_OST_INT_ST_V << MCPWM_TZ2_OST_INT_ST_S)
+#define MCPWM_TZ2_OST_INT_ST_V  0x00000001U
+#define MCPWM_TZ2_OST_INT_ST_S  26
+/** MCPWM_CAP0_INT_ST : RO; bitpos: [27]; default: 0;
+ *  The masked status bit for the interrupt triggered by capture on channel 0.
+ */
+#define MCPWM_CAP0_INT_ST    (BIT(27))
+#define MCPWM_CAP0_INT_ST_M  (MCPWM_CAP0_INT_ST_V << MCPWM_CAP0_INT_ST_S)
+#define MCPWM_CAP0_INT_ST_V  0x00000001U
+#define MCPWM_CAP0_INT_ST_S  27
+/** MCPWM_CAP1_INT_ST : RO; bitpos: [28]; default: 0;
+ *  The masked status bit for the interrupt triggered by capture on channel 1.
+ */
+#define MCPWM_CAP1_INT_ST    (BIT(28))
+#define MCPWM_CAP1_INT_ST_M  (MCPWM_CAP1_INT_ST_V << MCPWM_CAP1_INT_ST_S)
+#define MCPWM_CAP1_INT_ST_V  0x00000001U
+#define MCPWM_CAP1_INT_ST_S  28
+/** MCPWM_CAP2_INT_ST : RO; bitpos: [29]; default: 0;
+ *  The masked status bit for the interrupt triggered by capture on channel 2.
+ */
+#define MCPWM_CAP2_INT_ST    (BIT(29))
+#define MCPWM_CAP2_INT_ST_M  (MCPWM_CAP2_INT_ST_V << MCPWM_CAP2_INT_ST_S)
+#define MCPWM_CAP2_INT_ST_V  0x00000001U
+#define MCPWM_CAP2_INT_ST_S  29
+
+/** MCPWM_INT_CLR_REG register
+ *  Interrupt clear bits
+ */
+#define MCPWM_INT_CLR_REG(i) (REG_MCPWM_BASE(i) + 0x11c)
+/** MCPWM_TIMER0_STOP_INT_CLR : WT; bitpos: [0]; default: 0;
+ *  Set this bit to clear the interrupt triggered when the timer 0 stops.
+ */
+#define MCPWM_TIMER0_STOP_INT_CLR    (BIT(0))
+#define MCPWM_TIMER0_STOP_INT_CLR_M  (MCPWM_TIMER0_STOP_INT_CLR_V << MCPWM_TIMER0_STOP_INT_CLR_S)
+#define MCPWM_TIMER0_STOP_INT_CLR_V  0x00000001U
+#define MCPWM_TIMER0_STOP_INT_CLR_S  0
+/** MCPWM_TIMER1_STOP_INT_CLR : WT; bitpos: [1]; default: 0;
+ *  Set this bit to clear the interrupt triggered when the timer 1 stops.
+ */
+#define MCPWM_TIMER1_STOP_INT_CLR    (BIT(1))
+#define MCPWM_TIMER1_STOP_INT_CLR_M  (MCPWM_TIMER1_STOP_INT_CLR_V << MCPWM_TIMER1_STOP_INT_CLR_S)
+#define MCPWM_TIMER1_STOP_INT_CLR_V  0x00000001U
+#define MCPWM_TIMER1_STOP_INT_CLR_S  1
+/** MCPWM_TIMER2_STOP_INT_CLR : WT; bitpos: [2]; default: 0;
+ *  Set this bit to clear the interrupt triggered when the timer 2 stops.
+ */
+#define MCPWM_TIMER2_STOP_INT_CLR    (BIT(2))
+#define MCPWM_TIMER2_STOP_INT_CLR_M  (MCPWM_TIMER2_STOP_INT_CLR_V << MCPWM_TIMER2_STOP_INT_CLR_S)
+#define MCPWM_TIMER2_STOP_INT_CLR_V  0x00000001U
+#define MCPWM_TIMER2_STOP_INT_CLR_S  2
+/** MCPWM_TIMER0_TEZ_INT_CLR : WT; bitpos: [3]; default: 0;
+ *  Set this bit to clear the interrupt triggered by a PWM timer 0 TEZ event.
+ */
+#define MCPWM_TIMER0_TEZ_INT_CLR    (BIT(3))
+#define MCPWM_TIMER0_TEZ_INT_CLR_M  (MCPWM_TIMER0_TEZ_INT_CLR_V << MCPWM_TIMER0_TEZ_INT_CLR_S)
+#define MCPWM_TIMER0_TEZ_INT_CLR_V  0x00000001U
+#define MCPWM_TIMER0_TEZ_INT_CLR_S  3
+/** MCPWM_TIMER1_TEZ_INT_CLR : WT; bitpos: [4]; default: 0;
+ *  Set this bit to clear the interrupt triggered by a PWM timer 1 TEZ event.
+ */
+#define MCPWM_TIMER1_TEZ_INT_CLR    (BIT(4))
+#define MCPWM_TIMER1_TEZ_INT_CLR_M  (MCPWM_TIMER1_TEZ_INT_CLR_V << MCPWM_TIMER1_TEZ_INT_CLR_S)
+#define MCPWM_TIMER1_TEZ_INT_CLR_V  0x00000001U
+#define MCPWM_TIMER1_TEZ_INT_CLR_S  4
+/** MCPWM_TIMER2_TEZ_INT_CLR : WT; bitpos: [5]; default: 0;
+ *  Set this bit to clear the interrupt triggered by a PWM timer 2 TEZ event.
+ */
+#define MCPWM_TIMER2_TEZ_INT_CLR    (BIT(5))
+#define MCPWM_TIMER2_TEZ_INT_CLR_M  (MCPWM_TIMER2_TEZ_INT_CLR_V << MCPWM_TIMER2_TEZ_INT_CLR_S)
+#define MCPWM_TIMER2_TEZ_INT_CLR_V  0x00000001U
+#define MCPWM_TIMER2_TEZ_INT_CLR_S  5
+/** MCPWM_TIMER0_TEP_INT_CLR : WT; bitpos: [6]; default: 0;
+ *  Set this bit to clear the interrupt triggered by a PWM timer 0 TEP event.
+ */
+#define MCPWM_TIMER0_TEP_INT_CLR    (BIT(6))
+#define MCPWM_TIMER0_TEP_INT_CLR_M  (MCPWM_TIMER0_TEP_INT_CLR_V << MCPWM_TIMER0_TEP_INT_CLR_S)
+#define MCPWM_TIMER0_TEP_INT_CLR_V  0x00000001U
+#define MCPWM_TIMER0_TEP_INT_CLR_S  6
+/** MCPWM_TIMER1_TEP_INT_CLR : WT; bitpos: [7]; default: 0;
+ *  Set this bit to clear the interrupt triggered by a PWM timer 1 TEP event.
+ */
+#define MCPWM_TIMER1_TEP_INT_CLR    (BIT(7))
+#define MCPWM_TIMER1_TEP_INT_CLR_M  (MCPWM_TIMER1_TEP_INT_CLR_V << MCPWM_TIMER1_TEP_INT_CLR_S)
+#define MCPWM_TIMER1_TEP_INT_CLR_V  0x00000001U
+#define MCPWM_TIMER1_TEP_INT_CLR_S  7
+/** MCPWM_TIMER2_TEP_INT_CLR : WT; bitpos: [8]; default: 0;
+ *  Set this bit to clear the interrupt triggered by a PWM timer 2 TEP event.
+ */
+#define MCPWM_TIMER2_TEP_INT_CLR    (BIT(8))
+#define MCPWM_TIMER2_TEP_INT_CLR_M  (MCPWM_TIMER2_TEP_INT_CLR_V << MCPWM_TIMER2_TEP_INT_CLR_S)
+#define MCPWM_TIMER2_TEP_INT_CLR_V  0x00000001U
+#define MCPWM_TIMER2_TEP_INT_CLR_S  8
+/** MCPWM_FAULT0_INT_CLR : WT; bitpos: [9]; default: 0;
+ *  Set this bit to clear the interrupt triggered when event_f0 starts.
+ */
+#define MCPWM_FAULT0_INT_CLR    (BIT(9))
+#define MCPWM_FAULT0_INT_CLR_M  (MCPWM_FAULT0_INT_CLR_V << MCPWM_FAULT0_INT_CLR_S)
+#define MCPWM_FAULT0_INT_CLR_V  0x00000001U
+#define MCPWM_FAULT0_INT_CLR_S  9
+/** MCPWM_FAULT1_INT_CLR : WT; bitpos: [10]; default: 0;
+ *  Set this bit to clear the interrupt triggered when event_f1 starts.
+ */
+#define MCPWM_FAULT1_INT_CLR    (BIT(10))
+#define MCPWM_FAULT1_INT_CLR_M  (MCPWM_FAULT1_INT_CLR_V << MCPWM_FAULT1_INT_CLR_S)
+#define MCPWM_FAULT1_INT_CLR_V  0x00000001U
+#define MCPWM_FAULT1_INT_CLR_S  10
+/** MCPWM_FAULT2_INT_CLR : WT; bitpos: [11]; default: 0;
+ *  Set this bit to clear the interrupt triggered when event_f2 starts.
+ */
+#define MCPWM_FAULT2_INT_CLR    (BIT(11))
+#define MCPWM_FAULT2_INT_CLR_M  (MCPWM_FAULT2_INT_CLR_V << MCPWM_FAULT2_INT_CLR_S)
+#define MCPWM_FAULT2_INT_CLR_V  0x00000001U
+#define MCPWM_FAULT2_INT_CLR_S  11
+/** MCPWM_FAULT0_CLR_INT_CLR : WT; bitpos: [12]; default: 0;
+ *  Set this bit to clear the interrupt triggered when event_f0 ends.
+ */
+#define MCPWM_FAULT0_CLR_INT_CLR    (BIT(12))
+#define MCPWM_FAULT0_CLR_INT_CLR_M  (MCPWM_FAULT0_CLR_INT_CLR_V << MCPWM_FAULT0_CLR_INT_CLR_S)
+#define MCPWM_FAULT0_CLR_INT_CLR_V  0x00000001U
+#define MCPWM_FAULT0_CLR_INT_CLR_S  12
+/** MCPWM_FAULT1_CLR_INT_CLR : WT; bitpos: [13]; default: 0;
+ *  Set this bit to clear the interrupt triggered when event_f1 ends.
+ */
+#define MCPWM_FAULT1_CLR_INT_CLR    (BIT(13))
+#define MCPWM_FAULT1_CLR_INT_CLR_M  (MCPWM_FAULT1_CLR_INT_CLR_V << MCPWM_FAULT1_CLR_INT_CLR_S)
+#define MCPWM_FAULT1_CLR_INT_CLR_V  0x00000001U
+#define MCPWM_FAULT1_CLR_INT_CLR_S  13
+/** MCPWM_FAULT2_CLR_INT_CLR : WT; bitpos: [14]; default: 0;
+ *  Set this bit to clear the interrupt triggered when event_f2 ends.
+ */
+#define MCPWM_FAULT2_CLR_INT_CLR    (BIT(14))
+#define MCPWM_FAULT2_CLR_INT_CLR_M  (MCPWM_FAULT2_CLR_INT_CLR_V << MCPWM_FAULT2_CLR_INT_CLR_S)
+#define MCPWM_FAULT2_CLR_INT_CLR_V  0x00000001U
+#define MCPWM_FAULT2_CLR_INT_CLR_S  14
+/** MCPWM_CMPR0_TEA_INT_CLR : WT; bitpos: [15]; default: 0;
+ *  Set this bit to clear the interrupt triggered by a PWM operator 0 TEA event
+ */
+#define MCPWM_CMPR0_TEA_INT_CLR    (BIT(15))
+#define MCPWM_CMPR0_TEA_INT_CLR_M  (MCPWM_CMPR0_TEA_INT_CLR_V << MCPWM_CMPR0_TEA_INT_CLR_S)
+#define MCPWM_CMPR0_TEA_INT_CLR_V  0x00000001U
+#define MCPWM_CMPR0_TEA_INT_CLR_S  15
+/** MCPWM_CMPR1_TEA_INT_CLR : WT; bitpos: [16]; default: 0;
+ *  Set this bit to clear the interrupt triggered by a PWM operator 1 TEA event
+ */
+#define MCPWM_CMPR1_TEA_INT_CLR    (BIT(16))
+#define MCPWM_CMPR1_TEA_INT_CLR_M  (MCPWM_CMPR1_TEA_INT_CLR_V << MCPWM_CMPR1_TEA_INT_CLR_S)
+#define MCPWM_CMPR1_TEA_INT_CLR_V  0x00000001U
+#define MCPWM_CMPR1_TEA_INT_CLR_S  16
+/** MCPWM_CMPR2_TEA_INT_CLR : WT; bitpos: [17]; default: 0;
+ *  Set this bit to clear the interrupt triggered by a PWM operator 2 TEA event
+ */
+#define MCPWM_CMPR2_TEA_INT_CLR    (BIT(17))
+#define MCPWM_CMPR2_TEA_INT_CLR_M  (MCPWM_CMPR2_TEA_INT_CLR_V << MCPWM_CMPR2_TEA_INT_CLR_S)
+#define MCPWM_CMPR2_TEA_INT_CLR_V  0x00000001U
+#define MCPWM_CMPR2_TEA_INT_CLR_S  17
+/** MCPWM_CMPR0_TEB_INT_CLR : WT; bitpos: [18]; default: 0;
+ *  Set this bit to clear the interrupt triggered by a PWM operator 0 TEB event
+ */
+#define MCPWM_CMPR0_TEB_INT_CLR    (BIT(18))
+#define MCPWM_CMPR0_TEB_INT_CLR_M  (MCPWM_CMPR0_TEB_INT_CLR_V << MCPWM_CMPR0_TEB_INT_CLR_S)
+#define MCPWM_CMPR0_TEB_INT_CLR_V  0x00000001U
+#define MCPWM_CMPR0_TEB_INT_CLR_S  18
+/** MCPWM_CMPR1_TEB_INT_CLR : WT; bitpos: [19]; default: 0;
+ *  Set this bit to clear the interrupt triggered by a PWM operator 1 TEB event
+ */
+#define MCPWM_CMPR1_TEB_INT_CLR    (BIT(19))
+#define MCPWM_CMPR1_TEB_INT_CLR_M  (MCPWM_CMPR1_TEB_INT_CLR_V << MCPWM_CMPR1_TEB_INT_CLR_S)
+#define MCPWM_CMPR1_TEB_INT_CLR_V  0x00000001U
+#define MCPWM_CMPR1_TEB_INT_CLR_S  19
+/** MCPWM_CMPR2_TEB_INT_CLR : WT; bitpos: [20]; default: 0;
+ *  Set this bit to clear the interrupt triggered by a PWM operator 2 TEB event
+ */
+#define MCPWM_CMPR2_TEB_INT_CLR    (BIT(20))
+#define MCPWM_CMPR2_TEB_INT_CLR_M  (MCPWM_CMPR2_TEB_INT_CLR_V << MCPWM_CMPR2_TEB_INT_CLR_S)
+#define MCPWM_CMPR2_TEB_INT_CLR_V  0x00000001U
+#define MCPWM_CMPR2_TEB_INT_CLR_S  20
+/** MCPWM_TZ0_CBC_INT_CLR : WT; bitpos: [21]; default: 0;
+ *  Set this bit to clear the interrupt triggered by a cycle-by-cycle mode action on
+ *  PWM0.
+ */
+#define MCPWM_TZ0_CBC_INT_CLR    (BIT(21))
+#define MCPWM_TZ0_CBC_INT_CLR_M  (MCPWM_TZ0_CBC_INT_CLR_V << MCPWM_TZ0_CBC_INT_CLR_S)
+#define MCPWM_TZ0_CBC_INT_CLR_V  0x00000001U
+#define MCPWM_TZ0_CBC_INT_CLR_S  21
+/** MCPWM_TZ1_CBC_INT_CLR : WT; bitpos: [22]; default: 0;
+ *  Set this bit to clear the interrupt triggered by a cycle-by-cycle mode action on
+ *  PWM1.
+ */
+#define MCPWM_TZ1_CBC_INT_CLR    (BIT(22))
+#define MCPWM_TZ1_CBC_INT_CLR_M  (MCPWM_TZ1_CBC_INT_CLR_V << MCPWM_TZ1_CBC_INT_CLR_S)
+#define MCPWM_TZ1_CBC_INT_CLR_V  0x00000001U
+#define MCPWM_TZ1_CBC_INT_CLR_S  22
+/** MCPWM_TZ2_CBC_INT_CLR : WT; bitpos: [23]; default: 0;
+ *  Set this bit to clear the interrupt triggered by a cycle-by-cycle mode action on
+ *  PWM2.
+ */
+#define MCPWM_TZ2_CBC_INT_CLR    (BIT(23))
+#define MCPWM_TZ2_CBC_INT_CLR_M  (MCPWM_TZ2_CBC_INT_CLR_V << MCPWM_TZ2_CBC_INT_CLR_S)
+#define MCPWM_TZ2_CBC_INT_CLR_V  0x00000001U
+#define MCPWM_TZ2_CBC_INT_CLR_S  23
+/** MCPWM_TZ0_OST_INT_CLR : WT; bitpos: [24]; default: 0;
+ *  Set this bit to clear the interrupt triggered by a one-shot mode action on PWM0.
+ */
+#define MCPWM_TZ0_OST_INT_CLR    (BIT(24))
+#define MCPWM_TZ0_OST_INT_CLR_M  (MCPWM_TZ0_OST_INT_CLR_V << MCPWM_TZ0_OST_INT_CLR_S)
+#define MCPWM_TZ0_OST_INT_CLR_V  0x00000001U
+#define MCPWM_TZ0_OST_INT_CLR_S  24
+/** MCPWM_TZ1_OST_INT_CLR : WT; bitpos: [25]; default: 0;
+ *  Set this bit to clear the interrupt triggered by a one-shot mode action on PWM1.
+ */
+#define MCPWM_TZ1_OST_INT_CLR    (BIT(25))
+#define MCPWM_TZ1_OST_INT_CLR_M  (MCPWM_TZ1_OST_INT_CLR_V << MCPWM_TZ1_OST_INT_CLR_S)
+#define MCPWM_TZ1_OST_INT_CLR_V  0x00000001U
+#define MCPWM_TZ1_OST_INT_CLR_S  25
+/** MCPWM_TZ2_OST_INT_CLR : WT; bitpos: [26]; default: 0;
+ *  Set this bit to clear the interrupt triggered by a one-shot mode action on PWM2.
+ */
+#define MCPWM_TZ2_OST_INT_CLR    (BIT(26))
+#define MCPWM_TZ2_OST_INT_CLR_M  (MCPWM_TZ2_OST_INT_CLR_V << MCPWM_TZ2_OST_INT_CLR_S)
+#define MCPWM_TZ2_OST_INT_CLR_V  0x00000001U
+#define MCPWM_TZ2_OST_INT_CLR_S  26
+/** MCPWM_CAP0_INT_CLR : WT; bitpos: [27]; default: 0;
+ *  Set this bit to clear the interrupt triggered by capture on channel 0.
+ */
+#define MCPWM_CAP0_INT_CLR    (BIT(27))
+#define MCPWM_CAP0_INT_CLR_M  (MCPWM_CAP0_INT_CLR_V << MCPWM_CAP0_INT_CLR_S)
+#define MCPWM_CAP0_INT_CLR_V  0x00000001U
+#define MCPWM_CAP0_INT_CLR_S  27
+/** MCPWM_CAP1_INT_CLR : WT; bitpos: [28]; default: 0;
+ *  Set this bit to clear the interrupt triggered by capture on channel 1.
+ */
+#define MCPWM_CAP1_INT_CLR    (BIT(28))
+#define MCPWM_CAP1_INT_CLR_M  (MCPWM_CAP1_INT_CLR_V << MCPWM_CAP1_INT_CLR_S)
+#define MCPWM_CAP1_INT_CLR_V  0x00000001U
+#define MCPWM_CAP1_INT_CLR_S  28
+/** MCPWM_CAP2_INT_CLR : WT; bitpos: [29]; default: 0;
+ *  Set this bit to clear the interrupt triggered by capture on channel 2.
+ */
+#define MCPWM_CAP2_INT_CLR    (BIT(29))
+#define MCPWM_CAP2_INT_CLR_M  (MCPWM_CAP2_INT_CLR_V << MCPWM_CAP2_INT_CLR_S)
+#define MCPWM_CAP2_INT_CLR_V  0x00000001U
+#define MCPWM_CAP2_INT_CLR_S  29
+
+/** MCPWM_EVT_EN_REG register
+ *  MCPWM event enable register
+ */
+#define MCPWM_EVT_EN_REG(i) (REG_MCPWM_BASE(i) + 0x120)
+/** MCPWM_EVT_TIMER0_STOP_EN : R/W; bitpos: [0]; default: 0;
+ *  set this bit high to enable timer0 stop event generate
+ */
+#define MCPWM_EVT_TIMER0_STOP_EN    (BIT(0))
+#define MCPWM_EVT_TIMER0_STOP_EN_M  (MCPWM_EVT_TIMER0_STOP_EN_V << MCPWM_EVT_TIMER0_STOP_EN_S)
+#define MCPWM_EVT_TIMER0_STOP_EN_V  0x00000001U
+#define MCPWM_EVT_TIMER0_STOP_EN_S  0
+/** MCPWM_EVT_TIMER1_STOP_EN : R/W; bitpos: [1]; default: 0;
+ *  set this bit high to enable timer1 stop event generate
+ */
+#define MCPWM_EVT_TIMER1_STOP_EN    (BIT(1))
+#define MCPWM_EVT_TIMER1_STOP_EN_M  (MCPWM_EVT_TIMER1_STOP_EN_V << MCPWM_EVT_TIMER1_STOP_EN_S)
+#define MCPWM_EVT_TIMER1_STOP_EN_V  0x00000001U
+#define MCPWM_EVT_TIMER1_STOP_EN_S  1
+/** MCPWM_EVT_TIMER2_STOP_EN : R/W; bitpos: [2]; default: 0;
+ *  set this bit high to enable timer2 stop event generate
+ */
+#define MCPWM_EVT_TIMER2_STOP_EN    (BIT(2))
+#define MCPWM_EVT_TIMER2_STOP_EN_M  (MCPWM_EVT_TIMER2_STOP_EN_V << MCPWM_EVT_TIMER2_STOP_EN_S)
+#define MCPWM_EVT_TIMER2_STOP_EN_V  0x00000001U
+#define MCPWM_EVT_TIMER2_STOP_EN_S  2
+/** MCPWM_EVT_TIMER0_TEZ_EN : R/W; bitpos: [3]; default: 0;
+ *  set this bit high to enable timer0 equal zero event generate
+ */
+#define MCPWM_EVT_TIMER0_TEZ_EN    (BIT(3))
+#define MCPWM_EVT_TIMER0_TEZ_EN_M  (MCPWM_EVT_TIMER0_TEZ_EN_V << MCPWM_EVT_TIMER0_TEZ_EN_S)
+#define MCPWM_EVT_TIMER0_TEZ_EN_V  0x00000001U
+#define MCPWM_EVT_TIMER0_TEZ_EN_S  3
+/** MCPWM_EVT_TIMER1_TEZ_EN : R/W; bitpos: [4]; default: 0;
+ *  set this bit high to enable timer1 equal zero event generate
+ */
+#define MCPWM_EVT_TIMER1_TEZ_EN    (BIT(4))
+#define MCPWM_EVT_TIMER1_TEZ_EN_M  (MCPWM_EVT_TIMER1_TEZ_EN_V << MCPWM_EVT_TIMER1_TEZ_EN_S)
+#define MCPWM_EVT_TIMER1_TEZ_EN_V  0x00000001U
+#define MCPWM_EVT_TIMER1_TEZ_EN_S  4
+/** MCPWM_EVT_TIMER2_TEZ_EN : R/W; bitpos: [5]; default: 0;
+ *  set this bit high to enable timer2 equal zero event generate
+ */
+#define MCPWM_EVT_TIMER2_TEZ_EN    (BIT(5))
+#define MCPWM_EVT_TIMER2_TEZ_EN_M  (MCPWM_EVT_TIMER2_TEZ_EN_V << MCPWM_EVT_TIMER2_TEZ_EN_S)
+#define MCPWM_EVT_TIMER2_TEZ_EN_V  0x00000001U
+#define MCPWM_EVT_TIMER2_TEZ_EN_S  5
+/** MCPWM_EVT_TIMER0_TEP_EN : R/W; bitpos: [6]; default: 0;
+ *  set this bit high to enable timer0 equal period event generate
+ */
+#define MCPWM_EVT_TIMER0_TEP_EN    (BIT(6))
+#define MCPWM_EVT_TIMER0_TEP_EN_M  (MCPWM_EVT_TIMER0_TEP_EN_V << MCPWM_EVT_TIMER0_TEP_EN_S)
+#define MCPWM_EVT_TIMER0_TEP_EN_V  0x00000001U
+#define MCPWM_EVT_TIMER0_TEP_EN_S  6
+/** MCPWM_EVT_TIMER1_TEP_EN : R/W; bitpos: [7]; default: 0;
+ *  set this bit high to enable timer1 equal period event generate
+ */
+#define MCPWM_EVT_TIMER1_TEP_EN    (BIT(7))
+#define MCPWM_EVT_TIMER1_TEP_EN_M  (MCPWM_EVT_TIMER1_TEP_EN_V << MCPWM_EVT_TIMER1_TEP_EN_S)
+#define MCPWM_EVT_TIMER1_TEP_EN_V  0x00000001U
+#define MCPWM_EVT_TIMER1_TEP_EN_S  7
+/** MCPWM_EVT_TIMER2_TEP_EN : R/W; bitpos: [8]; default: 0;
+ *  set this bit high to enable timer2 equal period event generate
+ */
+#define MCPWM_EVT_TIMER2_TEP_EN    (BIT(8))
+#define MCPWM_EVT_TIMER2_TEP_EN_M  (MCPWM_EVT_TIMER2_TEP_EN_V << MCPWM_EVT_TIMER2_TEP_EN_S)
+#define MCPWM_EVT_TIMER2_TEP_EN_V  0x00000001U
+#define MCPWM_EVT_TIMER2_TEP_EN_S  8
+/** MCPWM_EVT_OP0_TEA_EN : R/W; bitpos: [9]; default: 0;
+ *  set this bit high to enable PWM generator0 timer equal a event generate
+ */
+#define MCPWM_EVT_OP0_TEA_EN    (BIT(9))
+#define MCPWM_EVT_OP0_TEA_EN_M  (MCPWM_EVT_OP0_TEA_EN_V << MCPWM_EVT_OP0_TEA_EN_S)
+#define MCPWM_EVT_OP0_TEA_EN_V  0x00000001U
+#define MCPWM_EVT_OP0_TEA_EN_S  9
+/** MCPWM_EVT_OP1_TEA_EN : R/W; bitpos: [10]; default: 0;
+ *  set this bit high to enable PWM generator1 timer equal a event generate
+ */
+#define MCPWM_EVT_OP1_TEA_EN    (BIT(10))
+#define MCPWM_EVT_OP1_TEA_EN_M  (MCPWM_EVT_OP1_TEA_EN_V << MCPWM_EVT_OP1_TEA_EN_S)
+#define MCPWM_EVT_OP1_TEA_EN_V  0x00000001U
+#define MCPWM_EVT_OP1_TEA_EN_S  10
+/** MCPWM_EVT_OP2_TEA_EN : R/W; bitpos: [11]; default: 0;
+ *  set this bit high to enable PWM generator2 timer equal a event generate
+ */
+#define MCPWM_EVT_OP2_TEA_EN    (BIT(11))
+#define MCPWM_EVT_OP2_TEA_EN_M  (MCPWM_EVT_OP2_TEA_EN_V << MCPWM_EVT_OP2_TEA_EN_S)
+#define MCPWM_EVT_OP2_TEA_EN_V  0x00000001U
+#define MCPWM_EVT_OP2_TEA_EN_S  11
+/** MCPWM_EVT_OP0_TEB_EN : R/W; bitpos: [12]; default: 0;
+ *  set this bit high to enable PWM generator0 timer equal b event generate
+ */
+#define MCPWM_EVT_OP0_TEB_EN    (BIT(12))
+#define MCPWM_EVT_OP0_TEB_EN_M  (MCPWM_EVT_OP0_TEB_EN_V << MCPWM_EVT_OP0_TEB_EN_S)
+#define MCPWM_EVT_OP0_TEB_EN_V  0x00000001U
+#define MCPWM_EVT_OP0_TEB_EN_S  12
+/** MCPWM_EVT_OP1_TEB_EN : R/W; bitpos: [13]; default: 0;
+ *  set this bit high to enable PWM generator1 timer equal b event generate
+ */
+#define MCPWM_EVT_OP1_TEB_EN    (BIT(13))
+#define MCPWM_EVT_OP1_TEB_EN_M  (MCPWM_EVT_OP1_TEB_EN_V << MCPWM_EVT_OP1_TEB_EN_S)
+#define MCPWM_EVT_OP1_TEB_EN_V  0x00000001U
+#define MCPWM_EVT_OP1_TEB_EN_S  13
+/** MCPWM_EVT_OP2_TEB_EN : R/W; bitpos: [14]; default: 0;
+ *  set this bit high to enable PWM generator2 timer equal b event generate
+ */
+#define MCPWM_EVT_OP2_TEB_EN    (BIT(14))
+#define MCPWM_EVT_OP2_TEB_EN_M  (MCPWM_EVT_OP2_TEB_EN_V << MCPWM_EVT_OP2_TEB_EN_S)
+#define MCPWM_EVT_OP2_TEB_EN_V  0x00000001U
+#define MCPWM_EVT_OP2_TEB_EN_S  14
+/** MCPWM_EVT_F0_EN : R/W; bitpos: [15]; default: 0;
+ *  set this bit high to enable fault0 event generate
+ */
+#define MCPWM_EVT_F0_EN    (BIT(15))
+#define MCPWM_EVT_F0_EN_M  (MCPWM_EVT_F0_EN_V << MCPWM_EVT_F0_EN_S)
+#define MCPWM_EVT_F0_EN_V  0x00000001U
+#define MCPWM_EVT_F0_EN_S  15
+/** MCPWM_EVT_F1_EN : R/W; bitpos: [16]; default: 0;
+ *  set this bit high to enable fault1 event generate
+ */
+#define MCPWM_EVT_F1_EN    (BIT(16))
+#define MCPWM_EVT_F1_EN_M  (MCPWM_EVT_F1_EN_V << MCPWM_EVT_F1_EN_S)
+#define MCPWM_EVT_F1_EN_V  0x00000001U
+#define MCPWM_EVT_F1_EN_S  16
+/** MCPWM_EVT_F2_EN : R/W; bitpos: [17]; default: 0;
+ *  set this bit high to enable fault2 event generate
+ */
+#define MCPWM_EVT_F2_EN    (BIT(17))
+#define MCPWM_EVT_F2_EN_M  (MCPWM_EVT_F2_EN_V << MCPWM_EVT_F2_EN_S)
+#define MCPWM_EVT_F2_EN_V  0x00000001U
+#define MCPWM_EVT_F2_EN_S  17
+/** MCPWM_EVT_F0_CLR_EN : R/W; bitpos: [18]; default: 0;
+ *  set this bit high to enable fault0 clear event generate
+ */
+#define MCPWM_EVT_F0_CLR_EN    (BIT(18))
+#define MCPWM_EVT_F0_CLR_EN_M  (MCPWM_EVT_F0_CLR_EN_V << MCPWM_EVT_F0_CLR_EN_S)
+#define MCPWM_EVT_F0_CLR_EN_V  0x00000001U
+#define MCPWM_EVT_F0_CLR_EN_S  18
+/** MCPWM_EVT_F1_CLR_EN : R/W; bitpos: [19]; default: 0;
+ *  set this bit high to enable fault1 clear event generate
+ */
+#define MCPWM_EVT_F1_CLR_EN    (BIT(19))
+#define MCPWM_EVT_F1_CLR_EN_M  (MCPWM_EVT_F1_CLR_EN_V << MCPWM_EVT_F1_CLR_EN_S)
+#define MCPWM_EVT_F1_CLR_EN_V  0x00000001U
+#define MCPWM_EVT_F1_CLR_EN_S  19
+/** MCPWM_EVT_F2_CLR_EN : R/W; bitpos: [20]; default: 0;
+ *  set this bit high to enable fault2 clear event generate
+ */
+#define MCPWM_EVT_F2_CLR_EN    (BIT(20))
+#define MCPWM_EVT_F2_CLR_EN_M  (MCPWM_EVT_F2_CLR_EN_V << MCPWM_EVT_F2_CLR_EN_S)
+#define MCPWM_EVT_F2_CLR_EN_V  0x00000001U
+#define MCPWM_EVT_F2_CLR_EN_S  20
+/** MCPWM_EVT_TZ0_CBC_EN : R/W; bitpos: [21]; default: 0;
+ *  set this bit high to enable cycle by cycle trip0 event generate
+ */
+#define MCPWM_EVT_TZ0_CBC_EN    (BIT(21))
+#define MCPWM_EVT_TZ0_CBC_EN_M  (MCPWM_EVT_TZ0_CBC_EN_V << MCPWM_EVT_TZ0_CBC_EN_S)
+#define MCPWM_EVT_TZ0_CBC_EN_V  0x00000001U
+#define MCPWM_EVT_TZ0_CBC_EN_S  21
+/** MCPWM_EVT_TZ1_CBC_EN : R/W; bitpos: [22]; default: 0;
+ *  set this bit high to enable cycle by cycle trip1 event generate
+ */
+#define MCPWM_EVT_TZ1_CBC_EN    (BIT(22))
+#define MCPWM_EVT_TZ1_CBC_EN_M  (MCPWM_EVT_TZ1_CBC_EN_V << MCPWM_EVT_TZ1_CBC_EN_S)
+#define MCPWM_EVT_TZ1_CBC_EN_V  0x00000001U
+#define MCPWM_EVT_TZ1_CBC_EN_S  22
+/** MCPWM_EVT_TZ2_CBC_EN : R/W; bitpos: [23]; default: 0;
+ *  set this bit high to enable cycle by cycle trip2 event generate
+ */
+#define MCPWM_EVT_TZ2_CBC_EN    (BIT(23))
+#define MCPWM_EVT_TZ2_CBC_EN_M  (MCPWM_EVT_TZ2_CBC_EN_V << MCPWM_EVT_TZ2_CBC_EN_S)
+#define MCPWM_EVT_TZ2_CBC_EN_V  0x00000001U
+#define MCPWM_EVT_TZ2_CBC_EN_S  23
+/** MCPWM_EVT_TZ0_OST_EN : R/W; bitpos: [24]; default: 0;
+ *  set this bit high to enable one shot trip0 event generate
+ */
+#define MCPWM_EVT_TZ0_OST_EN    (BIT(24))
+#define MCPWM_EVT_TZ0_OST_EN_M  (MCPWM_EVT_TZ0_OST_EN_V << MCPWM_EVT_TZ0_OST_EN_S)
+#define MCPWM_EVT_TZ0_OST_EN_V  0x00000001U
+#define MCPWM_EVT_TZ0_OST_EN_S  24
+/** MCPWM_EVT_TZ1_OST_EN : R/W; bitpos: [25]; default: 0;
+ *  set this bit high to enable one shot trip1 event generate
+ */
+#define MCPWM_EVT_TZ1_OST_EN    (BIT(25))
+#define MCPWM_EVT_TZ1_OST_EN_M  (MCPWM_EVT_TZ1_OST_EN_V << MCPWM_EVT_TZ1_OST_EN_S)
+#define MCPWM_EVT_TZ1_OST_EN_V  0x00000001U
+#define MCPWM_EVT_TZ1_OST_EN_S  25
+/** MCPWM_EVT_TZ2_OST_EN : R/W; bitpos: [26]; default: 0;
+ *  set this bit high to enable one shot trip2 event generate
+ */
+#define MCPWM_EVT_TZ2_OST_EN    (BIT(26))
+#define MCPWM_EVT_TZ2_OST_EN_M  (MCPWM_EVT_TZ2_OST_EN_V << MCPWM_EVT_TZ2_OST_EN_S)
+#define MCPWM_EVT_TZ2_OST_EN_V  0x00000001U
+#define MCPWM_EVT_TZ2_OST_EN_S  26
+/** MCPWM_EVT_CAP0_EN : R/W; bitpos: [27]; default: 0;
+ *  set this bit high to enable capture0 event generate
+ */
+#define MCPWM_EVT_CAP0_EN    (BIT(27))
+#define MCPWM_EVT_CAP0_EN_M  (MCPWM_EVT_CAP0_EN_V << MCPWM_EVT_CAP0_EN_S)
+#define MCPWM_EVT_CAP0_EN_V  0x00000001U
+#define MCPWM_EVT_CAP0_EN_S  27
+/** MCPWM_EVT_CAP1_EN : R/W; bitpos: [28]; default: 0;
+ *  set this bit high to enable capture1 event generate
+ */
+#define MCPWM_EVT_CAP1_EN    (BIT(28))
+#define MCPWM_EVT_CAP1_EN_M  (MCPWM_EVT_CAP1_EN_V << MCPWM_EVT_CAP1_EN_S)
+#define MCPWM_EVT_CAP1_EN_V  0x00000001U
+#define MCPWM_EVT_CAP1_EN_S  28
+/** MCPWM_EVT_CAP2_EN : R/W; bitpos: [29]; default: 0;
+ *  set this bit high to enable capture2 event generate
+ */
+#define MCPWM_EVT_CAP2_EN    (BIT(29))
+#define MCPWM_EVT_CAP2_EN_M  (MCPWM_EVT_CAP2_EN_V << MCPWM_EVT_CAP2_EN_S)
+#define MCPWM_EVT_CAP2_EN_V  0x00000001U
+#define MCPWM_EVT_CAP2_EN_S  29
+
+/** MCPWM_TASK_EN_REG register
+ *  MCPWM task enable register
+ */
+#define MCPWM_TASK_EN_REG(i) (REG_MCPWM_BASE(i) + 0x124)
+/** MCPWM_TASK_CMPR0_A_UP_EN : R/W; bitpos: [0]; default: 0;
+ *  set this bit high to enable PWM generator0 timer stamp A's shadow register update
+ *  task receive
+ */
+#define MCPWM_TASK_CMPR0_A_UP_EN    (BIT(0))
+#define MCPWM_TASK_CMPR0_A_UP_EN_M  (MCPWM_TASK_CMPR0_A_UP_EN_V << MCPWM_TASK_CMPR0_A_UP_EN_S)
+#define MCPWM_TASK_CMPR0_A_UP_EN_V  0x00000001U
+#define MCPWM_TASK_CMPR0_A_UP_EN_S  0
+/** MCPWM_TASK_CMPR1_A_UP_EN : R/W; bitpos: [1]; default: 0;
+ *  set this bit high to enable PWM generator1 timer stamp A's shadow register update
+ *  task receive
+ */
+#define MCPWM_TASK_CMPR1_A_UP_EN    (BIT(1))
+#define MCPWM_TASK_CMPR1_A_UP_EN_M  (MCPWM_TASK_CMPR1_A_UP_EN_V << MCPWM_TASK_CMPR1_A_UP_EN_S)
+#define MCPWM_TASK_CMPR1_A_UP_EN_V  0x00000001U
+#define MCPWM_TASK_CMPR1_A_UP_EN_S  1
+/** MCPWM_TASK_CMPR2_A_UP_EN : R/W; bitpos: [2]; default: 0;
+ *  set this bit high to enable PWM generator2 timer stamp A's shadow register update
+ *  task receive
+ */
+#define MCPWM_TASK_CMPR2_A_UP_EN    (BIT(2))
+#define MCPWM_TASK_CMPR2_A_UP_EN_M  (MCPWM_TASK_CMPR2_A_UP_EN_V << MCPWM_TASK_CMPR2_A_UP_EN_S)
+#define MCPWM_TASK_CMPR2_A_UP_EN_V  0x00000001U
+#define MCPWM_TASK_CMPR2_A_UP_EN_S  2
+/** MCPWM_TASK_CMPR0_B_UP_EN : R/W; bitpos: [3]; default: 0;
+ *  set this bit high to enable PWM generator0 timer stamp B's shadow register update
+ *  task receive
+ */
+#define MCPWM_TASK_CMPR0_B_UP_EN    (BIT(3))
+#define MCPWM_TASK_CMPR0_B_UP_EN_M  (MCPWM_TASK_CMPR0_B_UP_EN_V << MCPWM_TASK_CMPR0_B_UP_EN_S)
+#define MCPWM_TASK_CMPR0_B_UP_EN_V  0x00000001U
+#define MCPWM_TASK_CMPR0_B_UP_EN_S  3
+/** MCPWM_TASK_CMPR1_B_UP_EN : R/W; bitpos: [4]; default: 0;
+ *  set this bit high to enable PWM generator1 timer stamp B's shadow register update
+ *  task receive
+ */
+#define MCPWM_TASK_CMPR1_B_UP_EN    (BIT(4))
+#define MCPWM_TASK_CMPR1_B_UP_EN_M  (MCPWM_TASK_CMPR1_B_UP_EN_V << MCPWM_TASK_CMPR1_B_UP_EN_S)
+#define MCPWM_TASK_CMPR1_B_UP_EN_V  0x00000001U
+#define MCPWM_TASK_CMPR1_B_UP_EN_S  4
+/** MCPWM_TASK_CMPR2_B_UP_EN : R/W; bitpos: [5]; default: 0;
+ *  set this bit high to enable PWM generator2 timer stamp B's shadow register update
+ *  task receive
+ */
+#define MCPWM_TASK_CMPR2_B_UP_EN    (BIT(5))
+#define MCPWM_TASK_CMPR2_B_UP_EN_M  (MCPWM_TASK_CMPR2_B_UP_EN_V << MCPWM_TASK_CMPR2_B_UP_EN_S)
+#define MCPWM_TASK_CMPR2_B_UP_EN_V  0x00000001U
+#define MCPWM_TASK_CMPR2_B_UP_EN_S  5
+/** MCPWM_TASK_GEN_STOP_EN : R/W; bitpos: [6]; default: 0;
+ *  set this bit high to enable all PWM generate stop task receive
+ */
+#define MCPWM_TASK_GEN_STOP_EN    (BIT(6))
+#define MCPWM_TASK_GEN_STOP_EN_M  (MCPWM_TASK_GEN_STOP_EN_V << MCPWM_TASK_GEN_STOP_EN_S)
+#define MCPWM_TASK_GEN_STOP_EN_V  0x00000001U
+#define MCPWM_TASK_GEN_STOP_EN_S  6
+/** MCPWM_TASK_TIMER0_SYNC_EN : R/W; bitpos: [7]; default: 0;
+ *  set this bit high to enable timer0 sync task receive
+ */
+#define MCPWM_TASK_TIMER0_SYNC_EN    (BIT(7))
+#define MCPWM_TASK_TIMER0_SYNC_EN_M  (MCPWM_TASK_TIMER0_SYNC_EN_V << MCPWM_TASK_TIMER0_SYNC_EN_S)
+#define MCPWM_TASK_TIMER0_SYNC_EN_V  0x00000001U
+#define MCPWM_TASK_TIMER0_SYNC_EN_S  7
+/** MCPWM_TASK_TIMER1_SYNC_EN : R/W; bitpos: [8]; default: 0;
+ *  set this bit high to enable timer1 sync task receive
+ */
+#define MCPWM_TASK_TIMER1_SYNC_EN    (BIT(8))
+#define MCPWM_TASK_TIMER1_SYNC_EN_M  (MCPWM_TASK_TIMER1_SYNC_EN_V << MCPWM_TASK_TIMER1_SYNC_EN_S)
+#define MCPWM_TASK_TIMER1_SYNC_EN_V  0x00000001U
+#define MCPWM_TASK_TIMER1_SYNC_EN_S  8
+/** MCPWM_TASK_TIMER2_SYNC_EN : R/W; bitpos: [9]; default: 0;
+ *  set this bit high to enable timer2 sync task receive
+ */
+#define MCPWM_TASK_TIMER2_SYNC_EN    (BIT(9))
+#define MCPWM_TASK_TIMER2_SYNC_EN_M  (MCPWM_TASK_TIMER2_SYNC_EN_V << MCPWM_TASK_TIMER2_SYNC_EN_S)
+#define MCPWM_TASK_TIMER2_SYNC_EN_V  0x00000001U
+#define MCPWM_TASK_TIMER2_SYNC_EN_S  9
+/** MCPWM_TASK_TIMER0_PERIOD_UP_EN : R/W; bitpos: [10]; default: 0;
+ *  set this bit high to enable timer0 period update task receive
+ */
+#define MCPWM_TASK_TIMER0_PERIOD_UP_EN    (BIT(10))
+#define MCPWM_TASK_TIMER0_PERIOD_UP_EN_M  (MCPWM_TASK_TIMER0_PERIOD_UP_EN_V << MCPWM_TASK_TIMER0_PERIOD_UP_EN_S)
+#define MCPWM_TASK_TIMER0_PERIOD_UP_EN_V  0x00000001U
+#define MCPWM_TASK_TIMER0_PERIOD_UP_EN_S  10
+/** MCPWM_TASK_TIMER1_PERIOD_UP_EN : R/W; bitpos: [11]; default: 0;
+ *  set this bit high to enable timer1 period update task receive
+ */
+#define MCPWM_TASK_TIMER1_PERIOD_UP_EN    (BIT(11))
+#define MCPWM_TASK_TIMER1_PERIOD_UP_EN_M  (MCPWM_TASK_TIMER1_PERIOD_UP_EN_V << MCPWM_TASK_TIMER1_PERIOD_UP_EN_S)
+#define MCPWM_TASK_TIMER1_PERIOD_UP_EN_V  0x00000001U
+#define MCPWM_TASK_TIMER1_PERIOD_UP_EN_S  11
+/** MCPWM_TASK_TIMER2_PERIOD_UP_EN : R/W; bitpos: [12]; default: 0;
+ *  set this bit high to enable timer2 period update task receive
+ */
+#define MCPWM_TASK_TIMER2_PERIOD_UP_EN    (BIT(12))
+#define MCPWM_TASK_TIMER2_PERIOD_UP_EN_M  (MCPWM_TASK_TIMER2_PERIOD_UP_EN_V << MCPWM_TASK_TIMER2_PERIOD_UP_EN_S)
+#define MCPWM_TASK_TIMER2_PERIOD_UP_EN_V  0x00000001U
+#define MCPWM_TASK_TIMER2_PERIOD_UP_EN_S  12
+/** MCPWM_TASK_TZ0_OST_EN : R/W; bitpos: [13]; default: 0;
+ *  set this bit high to enable one shot trip0 task receive
+ */
+#define MCPWM_TASK_TZ0_OST_EN    (BIT(13))
+#define MCPWM_TASK_TZ0_OST_EN_M  (MCPWM_TASK_TZ0_OST_EN_V << MCPWM_TASK_TZ0_OST_EN_S)
+#define MCPWM_TASK_TZ0_OST_EN_V  0x00000001U
+#define MCPWM_TASK_TZ0_OST_EN_S  13
+/** MCPWM_TASK_TZ1_OST_EN : R/W; bitpos: [14]; default: 0;
+ *  set this bit high to enable one shot trip1 task receive
+ */
+#define MCPWM_TASK_TZ1_OST_EN    (BIT(14))
+#define MCPWM_TASK_TZ1_OST_EN_M  (MCPWM_TASK_TZ1_OST_EN_V << MCPWM_TASK_TZ1_OST_EN_S)
+#define MCPWM_TASK_TZ1_OST_EN_V  0x00000001U
+#define MCPWM_TASK_TZ1_OST_EN_S  14
+/** MCPWM_TASK_TZ2_OST_EN : R/W; bitpos: [15]; default: 0;
+ *  set this bit high to enable one shot trip2 task receive
+ */
+#define MCPWM_TASK_TZ2_OST_EN    (BIT(15))
+#define MCPWM_TASK_TZ2_OST_EN_M  (MCPWM_TASK_TZ2_OST_EN_V << MCPWM_TASK_TZ2_OST_EN_S)
+#define MCPWM_TASK_TZ2_OST_EN_V  0x00000001U
+#define MCPWM_TASK_TZ2_OST_EN_S  15
+/** MCPWM_TASK_CLR0_OST_EN : R/W; bitpos: [16]; default: 0;
+ *  set this bit high to enable one shot trip0 clear task receive
+ */
+#define MCPWM_TASK_CLR0_OST_EN    (BIT(16))
+#define MCPWM_TASK_CLR0_OST_EN_M  (MCPWM_TASK_CLR0_OST_EN_V << MCPWM_TASK_CLR0_OST_EN_S)
+#define MCPWM_TASK_CLR0_OST_EN_V  0x00000001U
+#define MCPWM_TASK_CLR0_OST_EN_S  16
+/** MCPWM_TASK_CLR1_OST_EN : R/W; bitpos: [17]; default: 0;
+ *  set this bit high to enable one shot trip1 clear task receive
+ */
+#define MCPWM_TASK_CLR1_OST_EN    (BIT(17))
+#define MCPWM_TASK_CLR1_OST_EN_M  (MCPWM_TASK_CLR1_OST_EN_V << MCPWM_TASK_CLR1_OST_EN_S)
+#define MCPWM_TASK_CLR1_OST_EN_V  0x00000001U
+#define MCPWM_TASK_CLR1_OST_EN_S  17
+/** MCPWM_TASK_CLR2_OST_EN : R/W; bitpos: [18]; default: 0;
+ *  set this bit high to enable one shot trip2 clear task receive
+ */
+#define MCPWM_TASK_CLR2_OST_EN    (BIT(18))
+#define MCPWM_TASK_CLR2_OST_EN_M  (MCPWM_TASK_CLR2_OST_EN_V << MCPWM_TASK_CLR2_OST_EN_S)
+#define MCPWM_TASK_CLR2_OST_EN_V  0x00000001U
+#define MCPWM_TASK_CLR2_OST_EN_S  18
+/** MCPWM_TASK_CAP0_EN : R/W; bitpos: [19]; default: 0;
+ *  set this bit high to enable capture0 task receive
+ */
+#define MCPWM_TASK_CAP0_EN    (BIT(19))
+#define MCPWM_TASK_CAP0_EN_M  (MCPWM_TASK_CAP0_EN_V << MCPWM_TASK_CAP0_EN_S)
+#define MCPWM_TASK_CAP0_EN_V  0x00000001U
+#define MCPWM_TASK_CAP0_EN_S  19
+/** MCPWM_TASK_CAP1_EN : R/W; bitpos: [20]; default: 0;
+ *  set this bit high to enable capture1 task receive
+ */
+#define MCPWM_TASK_CAP1_EN    (BIT(20))
+#define MCPWM_TASK_CAP1_EN_M  (MCPWM_TASK_CAP1_EN_V << MCPWM_TASK_CAP1_EN_S)
+#define MCPWM_TASK_CAP1_EN_V  0x00000001U
+#define MCPWM_TASK_CAP1_EN_S  20
+/** MCPWM_TASK_CAP2_EN : R/W; bitpos: [21]; default: 0;
+ *  set this bit high to enable capture2 task receive
+ */
+#define MCPWM_TASK_CAP2_EN    (BIT(21))
+#define MCPWM_TASK_CAP2_EN_M  (MCPWM_TASK_CAP2_EN_V << MCPWM_TASK_CAP2_EN_S)
+#define MCPWM_TASK_CAP2_EN_V  0x00000001U
+#define MCPWM_TASK_CAP2_EN_S  21
+
+/** MCPWM_CLK_REG register
+ *  MCPWM APB configuration register
+ */
+#define MCPWM_CLK_REG(i) (REG_MCPWM_BASE(i) + 0x128)
+/** MCPWM_CLK_EN : R/W; bitpos: [0]; default: 0;
+ *  Force clock on for this register file
+ */
+#define MCPWM_CLK_EN    (BIT(0))
+#define MCPWM_CLK_EN_M  (MCPWM_CLK_EN_V << MCPWM_CLK_EN_S)
+#define MCPWM_CLK_EN_V  0x00000001U
+#define MCPWM_CLK_EN_S  0
+
+/** MCPWM_VERSION_REG register
+ *  Version register.
+ */
+#define MCPWM_VERSION_REG(i) (REG_MCPWM_BASE(i) + 0x12c)
+/** MCPWM_DATE : R/W; bitpos: [27:0]; default: 35656256;
+ *  Version of this register file
+ */
+#define MCPWM_DATE    0x0FFFFFFFU
+#define MCPWM_DATE_M  (MCPWM_DATE_V << MCPWM_DATE_S)
+#define MCPWM_DATE_V  0x0FFFFFFFU
+#define MCPWM_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/mcpwm_struct.h b/components/soc/esp32c6/include/soc/mcpwm_struct.h
new file mode 100644
index 0000000000..2d98b4e26e
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/mcpwm_struct.h
@@ -0,0 +1,1694 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: Prescaler configuration */
+/** Type of clk_cfg register
+ *  PWM clock prescaler register.
+ */
+typedef union {
+    struct {
+        /** clk_prescale : R/W; bitpos: [7:0]; default: 0;
+         *  Period of PWM_clk = 6.25ns * (PWM_CLK_PRESCALE + 1)
+         */
+        uint32_t clk_prescale:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} mcpwm_clk_cfg_reg_t;
+
+
+/** Group: MCPWM Timer Configuration and status */
+/** Type of timer_cfg0 register
+ *  PWM timer period and update method configuration register.
+ */
+typedef union {
+    struct {
+        /** timer_prescale : R/W; bitpos: [7:0]; default: 0;
+         *  period of PT0_clk = Period of PWM_clk * (PWM_TIMER_PRESCALE + 1)
+         */
+        uint32_t timer_prescale:8;
+        /** timer_period : R/W; bitpos: [23:8]; default: 255;
+         *  period shadow register of PWM timer
+         */
+        uint32_t timer_period:16;
+        /** timer_period_upmethod : R/W; bitpos: [25:24]; default: 0;
+         *  Update method for active register of PWM timer period, 0: immediate, 1: TEZ, 2:
+         *  sync, 3: TEZ | sync. TEZ here and below means timer equal zero event
+         */
+        uint32_t timer_period_upmethod:2;
+        uint32_t reserved_26:6;
+    };
+    uint32_t val;
+} mcpwm_timer_cfg0_reg_t;
+
+/** Type of timer_cfg1 register
+ *  PWM timer0 working mode and start/stop control configuration register.
+ */
+typedef union {
+    struct {
+        /** timer_start : R/W/SC; bitpos: [2:0]; default: 0;
+         *  PWM timer start and stop control. 0: if PWM timer starts, then stops at TEZ, 1:
+         *  if timer0 starts, then stops at TEP, 2: PWM timer starts and runs on, 3: timer
+         *  starts and stops at the next TEZ, 4: timer starts and stops at the next TEP. TEP
+         *  here and below means the event that happens when the timer equals to period
+         */
+        uint32_t timer_start:3;
+        /** timer_mod : R/W; bitpos: [4:3]; default: 0;
+         *  PWM timer working mode, 0: freeze, 1: increase mode, 2: decrease mode, 3: up-down
+         *  mode
+         */
+        uint32_t timer_mod:2;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} mcpwm_timer_cfg1_reg_t;
+
+/** Type of timer_sync register
+ *  PWM timer sync function configuration register.
+ */
+typedef union {
+    struct {
+        /** timer_synci_en : R/W; bitpos: [0]; default: 0;
+         *  When set, timer reloading with phase on sync input event is enabled.
+         */
+        uint32_t timer_synci_en:1;
+        /** timer_sync_sw : R/W; bitpos: [1]; default: 0;
+         *  Toggling this bit will trigger a software sync.
+         */
+        uint32_t timer_sync_sw:1;
+        /** timer_synco_sel : R/W; bitpos: [3:2]; default: 0;
+         *  PWM timer sync_out selection, 0: sync_in, 1: TEZ, 2: TEP, and sync out will always
+         *  generate when toggling the reg_timer0_sync_sw bit
+         */
+        uint32_t timer_synco_sel:2;
+        /** timer_phase : R/W; bitpos: [19:4]; default: 0;
+         *  phase for timer reload on sync event
+         */
+        uint32_t timer_phase:16;
+        /** timer_phase_direction : R/W; bitpos: [20]; default: 0;
+         *  Configure the PWM timer0's direction when timer mode is up-down mode:
+         *  0-increase,1-decrease
+         */
+        uint32_t timer_phase_direction:1;
+        uint32_t reserved_21:11;
+    };
+    uint32_t val;
+} mcpwm_timer_sync_reg_t;
+
+/** Type of timer_status register
+ *  PWM timer status register.
+ */
+typedef union {
+    struct {
+        /** timer_value : RO; bitpos: [15:0]; default: 0;
+         *  current PWM timer counter value
+         */
+        uint32_t timer_value:16;
+        /** timer_direction : RO; bitpos: [16]; default: 0;
+         *  current PWM timer counter direction, 0: increment 1: decrement
+         */
+        uint32_t timer_direction:1;
+        uint32_t reserved_17:15;
+    };
+    uint32_t val;
+} mcpwm_timer_status_reg_t;
+
+
+/** Group: Common configuration for MCPWM timers */
+/** Type of timer_synci_cfg register
+ *  Synchronization input selection for three PWM timers.
+ */
+typedef union {
+    struct {
+        /** timer0_syncisel : R/W; bitpos: [2:0]; default: 0;
+         *  select sync input for PWM timer0, 1: PWM timer0 sync_out, 2: PWM timer1 sync_out,
+         *  3: PWM timer2 sync_out, 4: SYNC0 from GPIO matrix, 5: SYNC1 from GPIO matrix, 6:
+         *  SYNC2 from GPIO matrix, other values: no sync input selected
+         */
+        uint32_t timer0_syncisel:3;
+        /** timer1_syncisel : R/W; bitpos: [5:3]; default: 0;
+         *  select sync input for PWM timer1, 1: PWM timer0 sync_out, 2: PWM timer1 sync_out,
+         *  3: PWM timer2 sync_out, 4: SYNC0 from GPIO matrix, 5: SYNC1 from GPIO matrix, 6:
+         *  SYNC2 from GPIO matrix, other values: no sync input selected
+         */
+        uint32_t timer1_syncisel:3;
+        /** timer2_syncisel : R/W; bitpos: [8:6]; default: 0;
+         *  select sync input for PWM timer2, 1: PWM timer0 sync_out, 2: PWM timer1 sync_out,
+         *  3: PWM timer2 sync_out, 4: SYNC0 from GPIO matrix, 5: SYNC1 from GPIO matrix, 6:
+         *  SYNC2 from GPIO matrix, other values: no sync input selected
+         */
+        uint32_t timer2_syncisel:3;
+        /** external_synci0_invert : R/W; bitpos: [9]; default: 0;
+         *  invert SYNC0 from GPIO matrix
+         */
+        uint32_t external_synci0_invert:1;
+        /** external_synci1_invert : R/W; bitpos: [10]; default: 0;
+         *  invert SYNC1 from GPIO matrix
+         */
+        uint32_t external_synci1_invert:1;
+        /** external_synci2_invert : R/W; bitpos: [11]; default: 0;
+         *  invert SYNC2 from GPIO matrix
+         */
+        uint32_t external_synci2_invert:1;
+        uint32_t reserved_12:20;
+    };
+    uint32_t val;
+} mcpwm_timer_synci_cfg_reg_t;
+
+/** Type of operator_timersel register
+ *  Select specific timer for PWM operators.
+ */
+typedef union {
+    struct {
+        /** operator0_timersel : R/W; bitpos: [1:0]; default: 0;
+         *  Select which PWM timer's is the timing reference for PWM operator0, 0: timer0, 1:
+         *  timer1, 2: timer2
+         */
+        uint32_t operator0_timersel:2;
+        /** operator1_timersel : R/W; bitpos: [3:2]; default: 0;
+         *  Select which PWM timer's is the timing reference for PWM operator1, 0: timer0, 1:
+         *  timer1, 2: timer2
+         */
+        uint32_t operator1_timersel:2;
+        /** operator2_timersel : R/W; bitpos: [5:4]; default: 0;
+         *  Select which PWM timer's is the timing reference for PWM operator2, 0: timer0, 1:
+         *  timer1, 2: timer2
+         */
+        uint32_t operator2_timersel:2;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} mcpwm_operator_timersel_reg_t;
+
+
+/** Group: MCPWM Operator Configuration and Status */
+/** Type of gen_stmp_cfg register
+ *  Transfer status and update method for time stamp registers A and B
+ */
+typedef union {
+    struct {
+        /** cmpr_a_upmethod : R/W; bitpos: [3:0]; default: 0;
+         *  Update method for PWM generator time stamp A's active register. When all bits are
+         *  set to 0: immediately, when bit0 is set to 1: TEZ, when bit1 is set to 1: TEP,when
+         *  bit2 is set to 1: sync, when bit3 is set to 1: disable the update.
+         */
+        uint32_t cmpr_a_upmethod:4;
+        /** cmpr_b_upmethod : R/W; bitpos: [7:4]; default: 0;
+         *  Update method for PWM generator time stamp B's active register. When all bits are
+         *  set to 0: immediately, when bit0 is set to 1: TEZ, when bit1 is set to 1: TEP,when
+         *  bit2 is set to 1: sync, when bit3 is set to 1: disable the update.
+         */
+        uint32_t cmpr_b_upmethod:4;
+        /** cmpr_a_shdw_full : R/W/WTC/SC; bitpos: [8]; default: 0;
+         *  Set and reset by hardware. If set, PWM generator time stamp A's shadow reg is
+         *  filled and waiting to be transferred to A's active reg. If cleared, A's active reg
+         *  has been updated with shadow register latest value
+         */
+        uint32_t cmpr_a_shdw_full:1;
+        /** cmpr_b_shdw_full : R/W/WTC/SC; bitpos: [9]; default: 0;
+         *  Set and reset by hardware. If set, PWM generator time stamp B's shadow reg is
+         *  filled and waiting to be transferred to B's active reg. If cleared, B's active reg
+         *  has been updated with shadow register latest value
+         */
+        uint32_t cmpr_b_shdw_full:1;
+        uint32_t reserved_10:22;
+    };
+    uint32_t val;
+} mcpwm_gen_stmp_cfg_reg_t;
+
+/** Type of gen_tstmp register
+ *  Shadow register for register B.
+ */
+typedef union {
+    struct {
+        /** cmpr : R/W; bitpos: [15:0]; default: 0;
+         *  PWM generator time stamp's shadow register
+         */
+        uint32_t cmpr:16;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} mcpwm_gen_tstmp_reg_t;
+
+/** Type of gen_cfg0 register
+ *  Fault event T0 and T1 handling
+ */
+typedef union {
+    struct {
+        /** gen_cfg_upmethod : R/W; bitpos: [3:0]; default: 0;
+         *  Update method for PWM generator's active register of configuration. When all bits
+         *  are set to 0: immediately, when bit0 is set to 1: TEZ, when bit1 is set to
+         *  1:TEP,when bit2 is set to 1:sync,when bit3 is set to 1:disable the update
+         */
+        uint32_t gen_cfg_upmethod:4;
+        /** gen_t0_sel : R/W; bitpos: [6:4]; default: 0;
+         *  Source selection for PWM generator event_t0, take effect immediately, 0:
+         *  fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none
+         */
+        uint32_t gen_t0_sel:3;
+        /** gen_t1_sel : R/W; bitpos: [9:7]; default: 0;
+         *  Source selection for PWM generator event_t1, take effect immediately, 0:
+         *  fault_event0, 1: fault_event1, 2: fault_event2, 3: sync_taken, 4: none
+         */
+        uint32_t gen_t1_sel:3;
+        uint32_t reserved_10:22;
+    };
+    uint32_t val;
+} mcpwm_gen_cfg0_reg_t;
+
+/** Type of gen_force register
+ *  Permissives to force PWM0A and PWM0B outputs by software
+ */
+typedef union {
+    struct {
+        /** gen_cntuforce_upmethod : R/W; bitpos: [5:0]; default: 32;
+         *  Updating method for continuous software force of PWM generator. When all bits are
+         *  set to 0: immediately, when bit0 is set to 1: TEZ,,when bit1 is set to 1: TEP, when
+         *  bit2 is set to 1: TEA, when bit3 is set to 1: TEB, when bit4 is set to 1: sync,
+         *  when bit5 is set to 1: disable update. (TEA/B here and below means an event
+         *  generated when the timer's value equals to that of register A/B.)
+         */
+        uint32_t gen_cntuforce_upmethod:6;
+        /** gen_a_cntuforce_mode : R/W; bitpos: [7:6]; default: 0;
+         *  Continuous software force mode for PWMnA. 0: disabled, 1: low, 2: high, 3: disabled
+         */
+        uint32_t gen_a_cntuforce_mode:2;
+        /** gen_b_cntuforce_mode : R/W; bitpos: [9:8]; default: 0;
+         *  Continuous software force mode for PWMnB. 0: disabled, 1: low, 2: high, 3: disabled
+         */
+        uint32_t gen_b_cntuforce_mode:2;
+        /** gen_a_nciforce : R/W; bitpos: [10]; default: 0;
+         *  Trigger of non-continuous immediate software-force event for PWMnA, a toggle will
+         *  trigger a force event.
+         */
+        uint32_t gen_a_nciforce:1;
+        /** gen_a_nciforce_mode : R/W; bitpos: [12:11]; default: 0;
+         *  non-continuous immediate software force mode for PWMnA, 0: disabled, 1: low, 2:
+         *  high, 3: disabled
+         */
+        uint32_t gen_a_nciforce_mode:2;
+        /** gen_b_nciforce : R/W; bitpos: [13]; default: 0;
+         *  Trigger of non-continuous immediate software-force event for PWMnB, a toggle will
+         *  trigger a force event.
+         */
+        uint32_t gen_b_nciforce:1;
+        /** gen_b_nciforce_mode : R/W; bitpos: [15:14]; default: 0;
+         *  non-continuous immediate software force mode for PWMnB, 0: disabled, 1: low, 2:
+         *  high, 3: disabled
+         */
+        uint32_t gen_b_nciforce_mode:2;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} mcpwm_gen_force_reg_t;
+
+/** Type of gen register
+ *  Actions triggered by events on PWM0B
+ */
+typedef union {
+    struct {
+        /** gen_utez : R/W; bitpos: [1:0]; default: 0;
+         *  Action on PWMnA/B triggered by event TEZ when timer increasing
+         */
+        uint32_t gen_utez:2;
+        /** gen_utep : R/W; bitpos: [3:2]; default: 0;
+         *  Action on PWMnA/B triggered by event TEP when timer increasing
+         */
+        uint32_t gen_utep:2;
+        /** gen_utea : R/W; bitpos: [5:4]; default: 0;
+         *  Action on PWMnA/B triggered by event TEA when timer increasing
+         */
+        uint32_t gen_utea:2;
+        /** gen_uteb : R/W; bitpos: [7:6]; default: 0;
+         *  Action on PWMnA/B triggered by event TEB when timer increasing
+         */
+        uint32_t gen_uteb:2;
+        /** gen_ut0 : R/W; bitpos: [9:8]; default: 0;
+         *  Action on PWMnA/B triggered by event_t0 when timer increasing
+         */
+        uint32_t gen_ut0:2;
+        /** gen_ut1 : R/W; bitpos: [11:10]; default: 0;
+         *  Action on PWMnA/B triggered by event_t1 when timer increasing
+         */
+        uint32_t gen_ut1:2;
+        /** gen_dtez : R/W; bitpos: [13:12]; default: 0;
+         *  Action on PWMnA/B triggered by event TEZ when timer decreasing
+         */
+        uint32_t gen_dtez:2;
+        /** gen_dtep : R/W; bitpos: [15:14]; default: 0;
+         *  Action on PWMnA/B triggered by event TEP when timer decreasing
+         */
+        uint32_t gen_dtep:2;
+        /** gen_dtea : R/W; bitpos: [17:16]; default: 0;
+         *  Action on PWMnA/B triggered by event TEA when timer decreasing
+         */
+        uint32_t gen_dtea:2;
+        /** gen_dteb : R/W; bitpos: [19:18]; default: 0;
+         *  Action on PWMnA/B triggered by event TEB when timer decreasing
+         */
+        uint32_t gen_dteb:2;
+        /** gen_dt0 : R/W; bitpos: [21:20]; default: 0;
+         *  Action on PWMnA/B triggered by event_t0 when timer decreasing
+         */
+        uint32_t gen_dt0:2;
+        /** gen_dt1 : R/W; bitpos: [23:22]; default: 0;
+         *  Action on PWMnA/B triggered by event_t1 when timer decreasing. 0: no change, 1: low,
+         *  2: high, 3: toggle
+         */
+        uint32_t gen_dt1:2;
+        uint32_t reserved_24:8;
+    };
+    uint32_t val;
+} mcpwm_gen_reg_t;
+
+/** Type of dt_cfg register
+ *  dead time type selection and configuration
+ */
+typedef union {
+    struct {
+        /** db_fed_upmethod : R/W; bitpos: [3:0]; default: 0;
+         *  Update method for FED (rising edge delay) active register. 0: immediate, when bit0
+         *  is set to 1: tez, when bit1 is set to 1:tep,  when bit2 is set to 1: sync, when
+         *  bit3 is set to 1: disable the update
+         */
+        uint32_t db_fed_upmethod:4;
+        /** db_red_upmethod : R/W; bitpos: [7:4]; default: 0;
+         *  Update method for RED (rising edge delay) active register. 0: immediate, when bit0
+         *  is set to 1: tez, when bit1 is set to 1:tep,  when bit2 is set to 1: sync, when
+         *  bit3 is set to 1: disable the update
+         */
+        uint32_t db_red_upmethod:4;
+        /** db_deb_mode : R/W; bitpos: [8]; default: 0;
+         *  S8 in table, dual-edge B mode, 0: fed/red take effect on different path separately,
+         *  1: fed/red take effect on B path, A out is in bypass or dulpB mode
+         */
+        uint32_t db_deb_mode:1;
+        /** db_a_outswap : R/W; bitpos: [9]; default: 0;
+         *  S6 in table
+         */
+        uint32_t db_a_outswap:1;
+        /** db_b_outswap : R/W; bitpos: [10]; default: 0;
+         *  S7 in table
+         */
+        uint32_t db_b_outswap:1;
+        /** db_red_insel : R/W; bitpos: [11]; default: 0;
+         *  S4 in table
+         */
+        uint32_t db_red_insel:1;
+        /** db_fed_insel : R/W; bitpos: [12]; default: 0;
+         *  S5 in table
+         */
+        uint32_t db_fed_insel:1;
+        /** db_red_outinvert : R/W; bitpos: [13]; default: 0;
+         *  S2 in table
+         */
+        uint32_t db_red_outinvert:1;
+        /** db_fed_outinvert : R/W; bitpos: [14]; default: 0;
+         *  S3 in table
+         */
+        uint32_t db_fed_outinvert:1;
+        /** db_a_outbypass : R/W; bitpos: [15]; default: 1;
+         *  S1 in table
+         */
+        uint32_t db_a_outbypass:1;
+        /** db_b_outbypass : R/W; bitpos: [16]; default: 1;
+         *  S0 in table
+         */
+        uint32_t db_b_outbypass:1;
+        /** db_clk_sel : R/W; bitpos: [17]; default: 0;
+         *  Dead time generator n clock selection. 0: PWM_clk, 1: PT_clk
+         */
+        uint32_t db_clk_sel:1;
+        uint32_t reserved_18:14;
+    };
+    uint32_t val;
+} mcpwm_dt_cfg_reg_t;
+
+/** Type of dt_fed_cfg register
+ *  Shadow register for falling edge delay (FED).
+ */
+typedef union {
+    struct {
+        /** db_fed : R/W; bitpos: [15:0]; default: 0;
+         *  Shadow register for FED
+         */
+        uint32_t db_fed:16;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} mcpwm_dt_fed_cfg_reg_t;
+
+/** Type of dt_red_cfg register
+ *  Shadow register for rising edge delay (RED).
+ */
+typedef union {
+    struct {
+        /** db_red : R/W; bitpos: [15:0]; default: 0;
+         *  Shadow register for RED
+         */
+        uint32_t db_red:16;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} mcpwm_dt_red_cfg_reg_t;
+
+/** Type of carrier_cfg register
+ *  Carrier enable and configuratoin
+ */
+typedef union {
+    struct {
+        /** chopper_en : R/W; bitpos: [0]; default: 0;
+         *  When set, carrier0 function is enabled. When cleared, carrier0 is bypassed
+         */
+        uint32_t chopper_en:1;
+        /** chopper_prescale : R/W; bitpos: [4:1]; default: 0;
+         *  PWM carrier0 clock (PC_clk) prescale value. Period of PC_clk = period of PWM_clk *
+         *  (PWM_CARRIER0_PRESCALE + 1)
+         */
+        uint32_t chopper_prescale:4;
+        /** chopper_duty : R/W; bitpos: [7:5]; default: 0;
+         *  carrier duty selection. Duty = PWM_CARRIER0_DUTY / 8
+         */
+        uint32_t chopper_duty:3;
+        /** chopper_oshtwth : R/W; bitpos: [11:8]; default: 0;
+         *  width of the first pulse in number of periods of the carrier
+         */
+        uint32_t chopper_oshtwth:4;
+        /** chopper_out_invert : R/W; bitpos: [12]; default: 0;
+         *  when set, invert the output of PWM0A and PWM0B for this submodule
+         */
+        uint32_t chopper_out_invert:1;
+        /** chopper_in_invert : R/W; bitpos: [13]; default: 0;
+         *  when set, invert the input of PWM0A and PWM0B for this submodule
+         */
+        uint32_t chopper_in_invert:1;
+        uint32_t reserved_14:18;
+    };
+    uint32_t val;
+} mcpwm_carrier_cfg_reg_t;
+
+/** Type of fh_cfg0 register
+ *  Actions on PWM0A and PWM0B trip events
+ */
+typedef union {
+    struct {
+        /** tz_sw_cbc : R/W; bitpos: [0]; default: 0;
+         *  Enable register for software force cycle-by-cycle mode action. 0: disable, 1: enable
+         */
+        uint32_t tz_sw_cbc:1;
+        /** tz_f2_cbc : R/W; bitpos: [1]; default: 0;
+         *  event_f2 will trigger cycle-by-cycle mode action. 0: disable, 1: enable
+         */
+        uint32_t tz_f2_cbc:1;
+        /** tz_f1_cbc : R/W; bitpos: [2]; default: 0;
+         *  event_f1 will trigger cycle-by-cycle mode action. 0: disable, 1: enable
+         */
+        uint32_t tz_f1_cbc:1;
+        /** tz_f0_cbc : R/W; bitpos: [3]; default: 0;
+         *  event_f0 will trigger cycle-by-cycle mode action. 0: disable, 1: enable
+         */
+        uint32_t tz_f0_cbc:1;
+        /** tz_sw_ost : R/W; bitpos: [4]; default: 0;
+         *  Enable register for software force one-shot mode action. 0: disable, 1: enable
+         */
+        uint32_t tz_sw_ost:1;
+        /** tz_f2_ost : R/W; bitpos: [5]; default: 0;
+         *  event_f2 will trigger one-shot mode action. 0: disable, 1: enable
+         */
+        uint32_t tz_f2_ost:1;
+        /** tz_f1_ost : R/W; bitpos: [6]; default: 0;
+         *  event_f1 will trigger one-shot mode action. 0: disable, 1: enable
+         */
+        uint32_t tz_f1_ost:1;
+        /** tz_f0_ost : R/W; bitpos: [7]; default: 0;
+         *  event_f0 will trigger one-shot mode action. 0: disable, 1: enable
+         */
+        uint32_t tz_f0_ost:1;
+        /** tz_a_cbc_d : R/W; bitpos: [9:8]; default: 0;
+         *  Cycle-by-cycle mode action on PWM0A when fault event occurs and timer is
+         *  decreasing. 0: do nothing, 1: force low, 2: force high, 3: toggle
+         */
+        uint32_t tz_a_cbc_d:2;
+        /** tz_a_cbc_u : R/W; bitpos: [11:10]; default: 0;
+         *  Cycle-by-cycle mode action on PWM0A when fault event occurs and timer is
+         *  increasing. 0: do nothing, 1: force low, 2: force high, 3: toggle
+         */
+        uint32_t tz_a_cbc_u:2;
+        /** tz_a_ost_d : R/W; bitpos: [13:12]; default: 0;
+         *  One-shot mode action on PWM0A when fault event occurs and timer is decreasing. 0:
+         *  do nothing, 1: force low, 2: force high, 3: toggle
+         */
+        uint32_t tz_a_ost_d:2;
+        /** tz_a_ost_u : R/W; bitpos: [15:14]; default: 0;
+         *  One-shot mode action on PWM0A when fault event occurs and timer is increasing. 0:
+         *  do nothing, 1: force low, 2: force high, 3: toggle
+         */
+        uint32_t tz_a_ost_u:2;
+        /** tz_b_cbc_d : R/W; bitpos: [17:16]; default: 0;
+         *  Cycle-by-cycle mode action on PWM0B when fault event occurs and timer is
+         *  decreasing. 0: do nothing, 1: force low, 2: force high, 3: toggle
+         */
+        uint32_t tz_b_cbc_d:2;
+        /** tz_b_cbc_u : R/W; bitpos: [19:18]; default: 0;
+         *  Cycle-by-cycle mode action on PWM0B when fault event occurs and timer is
+         *  increasing. 0: do nothing,1: force low, 2: force high, 3: toggle
+         */
+        uint32_t tz_b_cbc_u:2;
+        /** tz_b_ost_d : R/W; bitpos: [21:20]; default: 0;
+         *  One-shot mode action on PWM0B when fault event occurs and timer is decreasing. 0:
+         *  do nothing, 1: force low, 2: force high, 3: toggle
+         */
+        uint32_t tz_b_ost_d:2;
+        /** tz_b_ost_u : R/W; bitpos: [23:22]; default: 0;
+         *  One-shot mode action on PWM0B when fault event occurs and timer is increasing. 0:
+         *  do nothing, 1: force low, 2: force high, 3: toggle
+         */
+        uint32_t tz_b_ost_u:2;
+        uint32_t reserved_24:8;
+    };
+    uint32_t val;
+} mcpwm_fh_cfg0_reg_t;
+
+/** Type of fh_cfg1 register
+ *  Software triggers for fault handler actions
+ */
+typedef union {
+    struct {
+        /** tz_clr_ost : R/W; bitpos: [0]; default: 0;
+         *  a rising edge will clear on going one-shot mode action
+         */
+        uint32_t tz_clr_ost:1;
+        /** tz_cbcpulse : R/W; bitpos: [2:1]; default: 0;
+         *  cycle-by-cycle mode action refresh moment selection. When bit0 is set to 1: TEZ,
+         *  when bit1 is set to 1:TEP
+         */
+        uint32_t tz_cbcpulse:2;
+        /** tz_force_cbc : R/W; bitpos: [3]; default: 0;
+         *  a toggle trigger a cycle-by-cycle mode action
+         */
+        uint32_t tz_force_cbc:1;
+        /** tz_force_ost : R/W; bitpos: [4]; default: 0;
+         *  a toggle (software negate its value) triggers a one-shot mode action
+         */
+        uint32_t tz_force_ost:1;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} mcpwm_fh_cfg1_reg_t;
+
+/** Type of fh_status register
+ *  Status of fault events.
+ */
+typedef union {
+    struct {
+        /** tz_cbc_on : RO; bitpos: [0]; default: 0;
+         *  Set and reset by hardware. If set, a cycle-by-cycle mode action is on going
+         */
+        uint32_t tz_cbc_on:1;
+        /** tz_ost_on : RO; bitpos: [1]; default: 0;
+         *  Set and reset by hardware. If set, an one-shot mode action is on going
+         */
+        uint32_t tz_ost_on:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} mcpwm_fh_status_reg_t;
+
+
+/** Group: Fault Detection Configuration and Status */
+/** Type of fault_detect register
+ *  Fault detection configuration and status
+ */
+typedef union {
+    struct {
+        /** f0_en : R/W; bitpos: [0]; default: 0;
+         *  When set, event_f0 generation is enabled
+         */
+        uint32_t f0_en:1;
+        /** f1_en : R/W; bitpos: [1]; default: 0;
+         *  When set, event_f1 generation is enabled
+         */
+        uint32_t f1_en:1;
+        /** f2_en : R/W; bitpos: [2]; default: 0;
+         *  When set, event_f2 generation is enabled
+         */
+        uint32_t f2_en:1;
+        /** f0_pole : R/W; bitpos: [3]; default: 0;
+         *  Set event_f0 trigger polarity on FAULT2 source from GPIO matrix. 0: level low, 1:
+         *  level high
+         */
+        uint32_t f0_pole:1;
+        /** f1_pole : R/W; bitpos: [4]; default: 0;
+         *  Set event_f1 trigger polarity on FAULT2 source from GPIO matrix. 0: level low, 1:
+         *  level high
+         */
+        uint32_t f1_pole:1;
+        /** f2_pole : R/W; bitpos: [5]; default: 0;
+         *  Set event_f2 trigger polarity on FAULT2 source from GPIO matrix. 0: level low, 1:
+         *  level high
+         */
+        uint32_t f2_pole:1;
+        /** event_f0 : RO; bitpos: [6]; default: 0;
+         *  Set and reset by hardware. If set, event_f0 is on going
+         */
+        uint32_t event_f0:1;
+        /** event_f1 : RO; bitpos: [7]; default: 0;
+         *  Set and reset by hardware. If set, event_f1 is on going
+         */
+        uint32_t event_f1:1;
+        /** event_f2 : RO; bitpos: [8]; default: 0;
+         *  Set and reset by hardware. If set, event_f2 is on going
+         */
+        uint32_t event_f2:1;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} mcpwm_fault_detect_reg_t;
+
+
+/** Group: Capture Configuration and Status */
+/** Type of cap_timer_cfg register
+ *  Configure capture timer
+ */
+typedef union {
+    struct {
+        /** cap_timer_en : R/W; bitpos: [0]; default: 0;
+         *  When set, capture timer incrementing under APB_clk is enabled.
+         */
+        uint32_t cap_timer_en:1;
+        /** cap_synci_en : R/W; bitpos: [1]; default: 0;
+         *  When set, capture timer sync is enabled.
+         */
+        uint32_t cap_synci_en:1;
+        /** cap_synci_sel : R/W; bitpos: [4:2]; default: 0;
+         *  capture module sync input selection. 0: none, 1: timer0 sync_out, 2: timer1
+         *  sync_out, 3: timer2 sync_out, 4: SYNC0 from GPIO matrix, 5: SYNC1 from GPIO matrix,
+         *  6: SYNC2 from GPIO matrix
+         */
+        uint32_t cap_synci_sel:3;
+        /** cap_sync_sw : WT; bitpos: [5]; default: 0;
+         *  When reg_cap_synci_en is 1,  write 1 will trigger a capture timer sync, capture
+         *  timer is loaded with value in phase register.
+         */
+        uint32_t cap_sync_sw:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} mcpwm_cap_timer_cfg_reg_t;
+
+/** Type of cap_timer_phase register
+ *  Phase for capture timer sync
+ */
+typedef union {
+    struct {
+        /** cap_phase : R/W; bitpos: [31:0]; default: 0;
+         *  Phase value for capture timer sync operation.
+         */
+        uint32_t cap_phase:32;
+    };
+    uint32_t val;
+} mcpwm_cap_timer_phase_reg_t;
+
+/** Type of cap_chn_cfg register
+ *  Capture channel n configuration and enable
+ */
+typedef union {
+    struct {
+        /** capn_en : R/W; bitpos: [0]; default: 0;
+         *  When set, capture on channel 0 is enabled
+         */
+        uint32_t capn_en:1;
+        /** capn_mode : R/W; bitpos: [2:1]; default: 0;
+         *  Edge of capture on channel n after prescaling. When bit0 is set to 1: enable
+         *  capture on the negative edge, When bit1 is set to 1: enable capture on the positive
+         *  edge.
+         */
+        uint32_t capn_mode:2;
+        /** capn_prescale : R/W; bitpos: [10:3]; default: 0;
+         *  Value of prescaling on possitive edge of CAPn. Prescale value = PWM_CAP0_PRESCALE +
+         *  1
+         */
+        uint32_t capn_prescale:8;
+        /** capn_in_invert : R/W; bitpos: [11]; default: 0;
+         *  when set, CAPn form GPIO matrix is inverted before prescale
+         */
+        uint32_t capn_in_invert:1;
+        /** capn_sw : WT; bitpos: [12]; default: 0;
+         *  Write 1 will trigger a software forced capture on channel n
+         */
+        uint32_t capn_sw:1;
+        uint32_t reserved_13:19;
+    };
+    uint32_t val;
+} mcpwm_cap_chn_cfg_reg_t;
+
+/** Type of cap_chn register
+ *  chn capture value status register
+ */
+typedef union {
+    struct {
+        /** capn_value : RO; bitpos: [31:0]; default: 0;
+         *  Value of last capture on channel n
+         */
+        uint32_t capn_value:32;
+    };
+    uint32_t val;
+} mcpwm_cap_chn_reg_t;
+
+/** Type of cap_status register
+ *  Edge of last capture trigger
+ */
+typedef union {
+    struct {
+        /** cap0_edge : RO; bitpos: [0]; default: 0;
+         *  Edge of last capture trigger on channel 0, 0: posedge, 1: negedge
+         */
+        uint32_t cap0_edge:1;
+        /** cap1_edge : RO; bitpos: [1]; default: 0;
+         *  Edge of last capture trigger on channel 1, 0: posedge, 1: negedge
+         */
+        uint32_t cap1_edge:1;
+        /** cap2_edge : RO; bitpos: [2]; default: 0;
+         *  Edge of last capture trigger on channel 2, 0: posedge, 1: negedge
+         */
+        uint32_t cap2_edge:1;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} mcpwm_cap_status_reg_t;
+
+
+/** Group: Enable update of active registers */
+/** Type of update_cfg register
+ *  Enable update.
+ */
+typedef union {
+    struct {
+        /** global_up_en : R/W; bitpos: [0]; default: 1;
+         *  The global enable of update of all active registers in MCPWM module
+         */
+        uint32_t global_up_en:1;
+        /** global_force_up : R/W; bitpos: [1]; default: 0;
+         *  a toggle (software invert its value) will trigger a forced update of all active
+         *  registers in MCPWM module
+         */
+        uint32_t global_force_up:1;
+        /** op0_up_en : R/W; bitpos: [2]; default: 1;
+         *  When set and PWM_GLOBAL_UP_EN is set, update of active registers in PWM operator 0
+         *  are enabled
+         */
+        uint32_t op0_up_en:1;
+        /** op0_force_up : R/W; bitpos: [3]; default: 0;
+         *  a toggle (software invert its value) will trigger a forced update of active
+         *  registers in PWM operator 0
+         */
+        uint32_t op0_force_up:1;
+        /** op1_up_en : R/W; bitpos: [4]; default: 1;
+         *  When set and PWM_GLOBAL_UP_EN is set, update of active registers in PWM operator 1
+         *  are enabled
+         */
+        uint32_t op1_up_en:1;
+        /** op1_force_up : R/W; bitpos: [5]; default: 0;
+         *  a toggle (software invert its value) will trigger a forced update of active
+         *  registers in PWM operator 1
+         */
+        uint32_t op1_force_up:1;
+        /** op2_up_en : R/W; bitpos: [6]; default: 1;
+         *  When set and PWM_GLOBAL_UP_EN is set, update of active registers in PWM operator 2
+         *  are enabled
+         */
+        uint32_t op2_up_en:1;
+        /** op2_force_up : R/W; bitpos: [7]; default: 0;
+         *  a toggle (software invert its value) will trigger a forced update of active
+         *  registers in PWM operator 2
+         */
+        uint32_t op2_force_up:1;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} mcpwm_update_cfg_reg_t;
+
+
+/** Group: Manage Interrupts */
+/** Type of int_ena register
+ *  Interrupt enable bits
+ */
+typedef union {
+    struct {
+        /** timer0_stop_int_ena : R/W; bitpos: [0]; default: 0;
+         *  The enable bit for the interrupt triggered when the timer 0 stops.
+         */
+        uint32_t timer0_stop_int_ena:1;
+        /** timer1_stop_int_ena : R/W; bitpos: [1]; default: 0;
+         *  The enable bit for the interrupt triggered when the timer 1 stops.
+         */
+        uint32_t timer1_stop_int_ena:1;
+        /** timer2_stop_int_ena : R/W; bitpos: [2]; default: 0;
+         *  The enable bit for the interrupt triggered when the timer 2 stops.
+         */
+        uint32_t timer2_stop_int_ena:1;
+        /** timer0_tez_int_ena : R/W; bitpos: [3]; default: 0;
+         *  The enable bit for the interrupt triggered by a PWM timer 0 TEZ event.
+         */
+        uint32_t timer0_tez_int_ena:1;
+        /** timer1_tez_int_ena : R/W; bitpos: [4]; default: 0;
+         *  The enable bit for the interrupt triggered by a PWM timer 1 TEZ event.
+         */
+        uint32_t timer1_tez_int_ena:1;
+        /** timer2_tez_int_ena : R/W; bitpos: [5]; default: 0;
+         *  The enable bit for the interrupt triggered by a PWM timer 2 TEZ event.
+         */
+        uint32_t timer2_tez_int_ena:1;
+        /** timer0_tep_int_ena : R/W; bitpos: [6]; default: 0;
+         *  The enable bit for the interrupt triggered by a PWM timer 0 TEP event.
+         */
+        uint32_t timer0_tep_int_ena:1;
+        /** timer1_tep_int_ena : R/W; bitpos: [7]; default: 0;
+         *  The enable bit for the interrupt triggered by a PWM timer 1 TEP event.
+         */
+        uint32_t timer1_tep_int_ena:1;
+        /** timer2_tep_int_ena : R/W; bitpos: [8]; default: 0;
+         *  The enable bit for the interrupt triggered by a PWM timer 2 TEP event.
+         */
+        uint32_t timer2_tep_int_ena:1;
+        /** fault0_int_ena : R/W; bitpos: [9]; default: 0;
+         *  The enable bit for the interrupt triggered when event_f0 starts.
+         */
+        uint32_t fault0_int_ena:1;
+        /** fault1_int_ena : R/W; bitpos: [10]; default: 0;
+         *  The enable bit for the interrupt triggered when event_f1 starts.
+         */
+        uint32_t fault1_int_ena:1;
+        /** fault2_int_ena : R/W; bitpos: [11]; default: 0;
+         *  The enable bit for the interrupt triggered when event_f2 starts.
+         */
+        uint32_t fault2_int_ena:1;
+        /** fault0_clr_int_ena : R/W; bitpos: [12]; default: 0;
+         *  The enable bit for the interrupt triggered when event_f0 ends.
+         */
+        uint32_t fault0_clr_int_ena:1;
+        /** fault1_clr_int_ena : R/W; bitpos: [13]; default: 0;
+         *  The enable bit for the interrupt triggered when event_f1 ends.
+         */
+        uint32_t fault1_clr_int_ena:1;
+        /** fault2_clr_int_ena : R/W; bitpos: [14]; default: 0;
+         *  The enable bit for the interrupt triggered when event_f2 ends.
+         */
+        uint32_t fault2_clr_int_ena:1;
+        /** cmpr0_tea_int_ena : R/W; bitpos: [15]; default: 0;
+         *  The enable bit for the interrupt triggered by a PWM operator 0 TEA event
+         */
+        uint32_t cmpr0_tea_int_ena:1;
+        /** cmpr1_tea_int_ena : R/W; bitpos: [16]; default: 0;
+         *  The enable bit for the interrupt triggered by a PWM operator 1 TEA event
+         */
+        uint32_t cmpr1_tea_int_ena:1;
+        /** cmpr2_tea_int_ena : R/W; bitpos: [17]; default: 0;
+         *  The enable bit for the interrupt triggered by a PWM operator 2 TEA event
+         */
+        uint32_t cmpr2_tea_int_ena:1;
+        /** cmpr0_teb_int_ena : R/W; bitpos: [18]; default: 0;
+         *  The enable bit for the interrupt triggered by a PWM operator 0 TEB event
+         */
+        uint32_t cmpr0_teb_int_ena:1;
+        /** cmpr1_teb_int_ena : R/W; bitpos: [19]; default: 0;
+         *  The enable bit for the interrupt triggered by a PWM operator 1 TEB event
+         */
+        uint32_t cmpr1_teb_int_ena:1;
+        /** cmpr2_teb_int_ena : R/W; bitpos: [20]; default: 0;
+         *  The enable bit for the interrupt triggered by a PWM operator 2 TEB event
+         */
+        uint32_t cmpr2_teb_int_ena:1;
+        /** tz0_cbc_int_ena : R/W; bitpos: [21]; default: 0;
+         *  The enable bit for the interrupt triggered by a cycle-by-cycle mode action on PWM0.
+         */
+        uint32_t tz0_cbc_int_ena:1;
+        /** tz1_cbc_int_ena : R/W; bitpos: [22]; default: 0;
+         *  The enable bit for the interrupt triggered by a cycle-by-cycle mode action on PWM1.
+         */
+        uint32_t tz1_cbc_int_ena:1;
+        /** tz2_cbc_int_ena : R/W; bitpos: [23]; default: 0;
+         *  The enable bit for the interrupt triggered by a cycle-by-cycle mode action on PWM2.
+         */
+        uint32_t tz2_cbc_int_ena:1;
+        /** tz0_ost_int_ena : R/W; bitpos: [24]; default: 0;
+         *  The enable bit for the interrupt triggered by a one-shot mode action on PWM0.
+         */
+        uint32_t tz0_ost_int_ena:1;
+        /** tz1_ost_int_ena : R/W; bitpos: [25]; default: 0;
+         *  The enable bit for the interrupt triggered by a one-shot mode action on PWM1.
+         */
+        uint32_t tz1_ost_int_ena:1;
+        /** tz2_ost_int_ena : R/W; bitpos: [26]; default: 0;
+         *  The enable bit for the interrupt triggered by a one-shot mode action on PWM2.
+         */
+        uint32_t tz2_ost_int_ena:1;
+        /** cap0_int_ena : R/W; bitpos: [27]; default: 0;
+         *  The enable bit for the interrupt triggered by capture on channel 0.
+         */
+        uint32_t cap0_int_ena:1;
+        /** cap1_int_ena : R/W; bitpos: [28]; default: 0;
+         *  The enable bit for the interrupt triggered by capture on channel 1.
+         */
+        uint32_t cap1_int_ena:1;
+        /** cap2_int_ena : R/W; bitpos: [29]; default: 0;
+         *  The enable bit for the interrupt triggered by capture on channel 2.
+         */
+        uint32_t cap2_int_ena:1;
+        uint32_t reserved_30:2;
+    };
+    uint32_t val;
+} mcpwm_int_ena_reg_t;
+
+/** Type of int_raw register
+ *  Raw interrupt status
+ */
+typedef union {
+    struct {
+        /** timer0_stop_int_raw : R/WTC/SS; bitpos: [0]; default: 0;
+         *  The raw status bit for the interrupt triggered when the timer 0 stops.
+         */
+        uint32_t timer0_stop_int_raw:1;
+        /** timer1_stop_int_raw : R/WTC/SS; bitpos: [1]; default: 0;
+         *  The raw status bit for the interrupt triggered when the timer 1 stops.
+         */
+        uint32_t timer1_stop_int_raw:1;
+        /** timer2_stop_int_raw : R/WTC/SS; bitpos: [2]; default: 0;
+         *  The raw status bit for the interrupt triggered when the timer 2 stops.
+         */
+        uint32_t timer2_stop_int_raw:1;
+        /** timer0_tez_int_raw : R/WTC/SS; bitpos: [3]; default: 0;
+         *  The raw status bit for the interrupt triggered by a PWM timer 0 TEZ event.
+         */
+        uint32_t timer0_tez_int_raw:1;
+        /** timer1_tez_int_raw : R/WTC/SS; bitpos: [4]; default: 0;
+         *  The raw status bit for the interrupt triggered by a PWM timer 1 TEZ event.
+         */
+        uint32_t timer1_tez_int_raw:1;
+        /** timer2_tez_int_raw : R/WTC/SS; bitpos: [5]; default: 0;
+         *  The raw status bit for the interrupt triggered by a PWM timer 2 TEZ event.
+         */
+        uint32_t timer2_tez_int_raw:1;
+        /** timer0_tep_int_raw : R/WTC/SS; bitpos: [6]; default: 0;
+         *  The raw status bit for the interrupt triggered by a PWM timer 0 TEP event.
+         */
+        uint32_t timer0_tep_int_raw:1;
+        /** timer1_tep_int_raw : R/WTC/SS; bitpos: [7]; default: 0;
+         *  The raw status bit for the interrupt triggered by a PWM timer 1 TEP event.
+         */
+        uint32_t timer1_tep_int_raw:1;
+        /** timer2_tep_int_raw : R/WTC/SS; bitpos: [8]; default: 0;
+         *  The raw status bit for the interrupt triggered by a PWM timer 2 TEP event.
+         */
+        uint32_t timer2_tep_int_raw:1;
+        /** fault0_int_raw : R/WTC/SS; bitpos: [9]; default: 0;
+         *  The raw status bit for the interrupt triggered when event_f0 starts.
+         */
+        uint32_t fault0_int_raw:1;
+        /** fault1_int_raw : R/WTC/SS; bitpos: [10]; default: 0;
+         *  The raw status bit for the interrupt triggered when event_f1 starts.
+         */
+        uint32_t fault1_int_raw:1;
+        /** fault2_int_raw : R/WTC/SS; bitpos: [11]; default: 0;
+         *  The raw status bit for the interrupt triggered when event_f2 starts.
+         */
+        uint32_t fault2_int_raw:1;
+        /** fault0_clr_int_raw : R/WTC/SS; bitpos: [12]; default: 0;
+         *  The raw status bit for the interrupt triggered when event_f0 ends.
+         */
+        uint32_t fault0_clr_int_raw:1;
+        /** fault1_clr_int_raw : R/WTC/SS; bitpos: [13]; default: 0;
+         *  The raw status bit for the interrupt triggered when event_f1 ends.
+         */
+        uint32_t fault1_clr_int_raw:1;
+        /** fault2_clr_int_raw : R/WTC/SS; bitpos: [14]; default: 0;
+         *  The raw status bit for the interrupt triggered when event_f2 ends.
+         */
+        uint32_t fault2_clr_int_raw:1;
+        /** cmpr0_tea_int_raw : R/WTC/SS; bitpos: [15]; default: 0;
+         *  The raw status bit for the interrupt triggered by a PWM operator 0 TEA event
+         */
+        uint32_t cmpr0_tea_int_raw:1;
+        /** cmpr1_tea_int_raw : R/WTC/SS; bitpos: [16]; default: 0;
+         *  The raw status bit for the interrupt triggered by a PWM operator 1 TEA event
+         */
+        uint32_t cmpr1_tea_int_raw:1;
+        /** cmpr2_tea_int_raw : R/WTC/SS; bitpos: [17]; default: 0;
+         *  The raw status bit for the interrupt triggered by a PWM operator 2 TEA event
+         */
+        uint32_t cmpr2_tea_int_raw:1;
+        /** cmpr0_teb_int_raw : R/WTC/SS; bitpos: [18]; default: 0;
+         *  The raw status bit for the interrupt triggered by a PWM operator 0 TEB event
+         */
+        uint32_t cmpr0_teb_int_raw:1;
+        /** cmpr1_teb_int_raw : R/WTC/SS; bitpos: [19]; default: 0;
+         *  The raw status bit for the interrupt triggered by a PWM operator 1 TEB event
+         */
+        uint32_t cmpr1_teb_int_raw:1;
+        /** cmpr2_teb_int_raw : R/WTC/SS; bitpos: [20]; default: 0;
+         *  The raw status bit for the interrupt triggered by a PWM operator 2 TEB event
+         */
+        uint32_t cmpr2_teb_int_raw:1;
+        /** tz0_cbc_int_raw : R/WTC/SS; bitpos: [21]; default: 0;
+         *  The raw status bit for the interrupt triggered by a cycle-by-cycle mode action on
+         *  PWM0.
+         */
+        uint32_t tz0_cbc_int_raw:1;
+        /** tz1_cbc_int_raw : R/WTC/SS; bitpos: [22]; default: 0;
+         *  The raw status bit for the interrupt triggered by a cycle-by-cycle mode action on
+         *  PWM1.
+         */
+        uint32_t tz1_cbc_int_raw:1;
+        /** tz2_cbc_int_raw : R/WTC/SS; bitpos: [23]; default: 0;
+         *  The raw status bit for the interrupt triggered by a cycle-by-cycle mode action on
+         *  PWM2.
+         */
+        uint32_t tz2_cbc_int_raw:1;
+        /** tz0_ost_int_raw : R/WTC/SS; bitpos: [24]; default: 0;
+         *  The raw status bit for the interrupt triggered by a one-shot mode action on PWM0.
+         */
+        uint32_t tz0_ost_int_raw:1;
+        /** tz1_ost_int_raw : R/WTC/SS; bitpos: [25]; default: 0;
+         *  The raw status bit for the interrupt triggered by a one-shot mode action on PWM1.
+         */
+        uint32_t tz1_ost_int_raw:1;
+        /** tz2_ost_int_raw : R/WTC/SS; bitpos: [26]; default: 0;
+         *  The raw status bit for the interrupt triggered by a one-shot mode action on PWM2.
+         */
+        uint32_t tz2_ost_int_raw:1;
+        /** cap0_int_raw : R/WTC/SS; bitpos: [27]; default: 0;
+         *  The raw status bit for the interrupt triggered by capture on channel 0.
+         */
+        uint32_t cap0_int_raw:1;
+        /** cap1_int_raw : R/WTC/SS; bitpos: [28]; default: 0;
+         *  The raw status bit for the interrupt triggered by capture on channel 1.
+         */
+        uint32_t cap1_int_raw:1;
+        /** cap2_int_raw : R/WTC/SS; bitpos: [29]; default: 0;
+         *  The raw status bit for the interrupt triggered by capture on channel 2.
+         */
+        uint32_t cap2_int_raw:1;
+        uint32_t reserved_30:2;
+    };
+    uint32_t val;
+} mcpwm_int_raw_reg_t;
+
+/** Type of int_st register
+ *  Masked interrupt status
+ */
+typedef union {
+    struct {
+        /** timer0_stop_int_st : RO; bitpos: [0]; default: 0;
+         *  The masked status bit for the interrupt triggered when the timer 0 stops.
+         */
+        uint32_t timer0_stop_int_st:1;
+        /** timer1_stop_int_st : RO; bitpos: [1]; default: 0;
+         *  The masked status bit for the interrupt triggered when the timer 1 stops.
+         */
+        uint32_t timer1_stop_int_st:1;
+        /** timer2_stop_int_st : RO; bitpos: [2]; default: 0;
+         *  The masked status bit for the interrupt triggered when the timer 2 stops.
+         */
+        uint32_t timer2_stop_int_st:1;
+        /** timer0_tez_int_st : RO; bitpos: [3]; default: 0;
+         *  The masked status bit for the interrupt triggered by a PWM timer 0 TEZ event.
+         */
+        uint32_t timer0_tez_int_st:1;
+        /** timer1_tez_int_st : RO; bitpos: [4]; default: 0;
+         *  The masked status bit for the interrupt triggered by a PWM timer 1 TEZ event.
+         */
+        uint32_t timer1_tez_int_st:1;
+        /** timer2_tez_int_st : RO; bitpos: [5]; default: 0;
+         *  The masked status bit for the interrupt triggered by a PWM timer 2 TEZ event.
+         */
+        uint32_t timer2_tez_int_st:1;
+        /** timer0_tep_int_st : RO; bitpos: [6]; default: 0;
+         *  The masked status bit for the interrupt triggered by a PWM timer 0 TEP event.
+         */
+        uint32_t timer0_tep_int_st:1;
+        /** timer1_tep_int_st : RO; bitpos: [7]; default: 0;
+         *  The masked status bit for the interrupt triggered by a PWM timer 1 TEP event.
+         */
+        uint32_t timer1_tep_int_st:1;
+        /** timer2_tep_int_st : RO; bitpos: [8]; default: 0;
+         *  The masked status bit for the interrupt triggered by a PWM timer 2 TEP event.
+         */
+        uint32_t timer2_tep_int_st:1;
+        /** fault0_int_st : RO; bitpos: [9]; default: 0;
+         *  The masked status bit for the interrupt triggered when event_f0 starts.
+         */
+        uint32_t fault0_int_st:1;
+        /** fault1_int_st : RO; bitpos: [10]; default: 0;
+         *  The masked status bit for the interrupt triggered when event_f1 starts.
+         */
+        uint32_t fault1_int_st:1;
+        /** fault2_int_st : RO; bitpos: [11]; default: 0;
+         *  The masked status bit for the interrupt triggered when event_f2 starts.
+         */
+        uint32_t fault2_int_st:1;
+        /** fault0_clr_int_st : RO; bitpos: [12]; default: 0;
+         *  The masked status bit for the interrupt triggered when event_f0 ends.
+         */
+        uint32_t fault0_clr_int_st:1;
+        /** fault1_clr_int_st : RO; bitpos: [13]; default: 0;
+         *  The masked status bit for the interrupt triggered when event_f1 ends.
+         */
+        uint32_t fault1_clr_int_st:1;
+        /** fault2_clr_int_st : RO; bitpos: [14]; default: 0;
+         *  The masked status bit for the interrupt triggered when event_f2 ends.
+         */
+        uint32_t fault2_clr_int_st:1;
+        /** cmpr0_tea_int_st : RO; bitpos: [15]; default: 0;
+         *  The masked status bit for the interrupt triggered by a PWM operator 0 TEA event
+         */
+        uint32_t cmpr0_tea_int_st:1;
+        /** cmpr1_tea_int_st : RO; bitpos: [16]; default: 0;
+         *  The masked status bit for the interrupt triggered by a PWM operator 1 TEA event
+         */
+        uint32_t cmpr1_tea_int_st:1;
+        /** cmpr2_tea_int_st : RO; bitpos: [17]; default: 0;
+         *  The masked status bit for the interrupt triggered by a PWM operator 2 TEA event
+         */
+        uint32_t cmpr2_tea_int_st:1;
+        /** cmpr0_teb_int_st : RO; bitpos: [18]; default: 0;
+         *  The masked status bit for the interrupt triggered by a PWM operator 0 TEB event
+         */
+        uint32_t cmpr0_teb_int_st:1;
+        /** cmpr1_teb_int_st : RO; bitpos: [19]; default: 0;
+         *  The masked status bit for the interrupt triggered by a PWM operator 1 TEB event
+         */
+        uint32_t cmpr1_teb_int_st:1;
+        /** cmpr2_teb_int_st : RO; bitpos: [20]; default: 0;
+         *  The masked status bit for the interrupt triggered by a PWM operator 2 TEB event
+         */
+        uint32_t cmpr2_teb_int_st:1;
+        /** tz0_cbc_int_st : RO; bitpos: [21]; default: 0;
+         *  The masked status bit for the interrupt triggered by a cycle-by-cycle mode action
+         *  on PWM0.
+         */
+        uint32_t tz0_cbc_int_st:1;
+        /** tz1_cbc_int_st : RO; bitpos: [22]; default: 0;
+         *  The masked status bit for the interrupt triggered by a cycle-by-cycle mode action
+         *  on PWM1.
+         */
+        uint32_t tz1_cbc_int_st:1;
+        /** tz2_cbc_int_st : RO; bitpos: [23]; default: 0;
+         *  The masked status bit for the interrupt triggered by a cycle-by-cycle mode action
+         *  on PWM2.
+         */
+        uint32_t tz2_cbc_int_st:1;
+        /** tz0_ost_int_st : RO; bitpos: [24]; default: 0;
+         *  The masked status bit for the interrupt triggered by a one-shot mode action on PWM0.
+         */
+        uint32_t tz0_ost_int_st:1;
+        /** tz1_ost_int_st : RO; bitpos: [25]; default: 0;
+         *  The masked status bit for the interrupt triggered by a one-shot mode action on PWM1.
+         */
+        uint32_t tz1_ost_int_st:1;
+        /** tz2_ost_int_st : RO; bitpos: [26]; default: 0;
+         *  The masked status bit for the interrupt triggered by a one-shot mode action on PWM2.
+         */
+        uint32_t tz2_ost_int_st:1;
+        /** cap0_int_st : RO; bitpos: [27]; default: 0;
+         *  The masked status bit for the interrupt triggered by capture on channel 0.
+         */
+        uint32_t cap0_int_st:1;
+        /** cap1_int_st : RO; bitpos: [28]; default: 0;
+         *  The masked status bit for the interrupt triggered by capture on channel 1.
+         */
+        uint32_t cap1_int_st:1;
+        /** cap2_int_st : RO; bitpos: [29]; default: 0;
+         *  The masked status bit for the interrupt triggered by capture on channel 2.
+         */
+        uint32_t cap2_int_st:1;
+        uint32_t reserved_30:2;
+    };
+    uint32_t val;
+} mcpwm_int_st_reg_t;
+
+/** Type of int_clr register
+ *  Interrupt clear bits
+ */
+typedef union {
+    struct {
+        /** timer0_stop_int_clr : WT; bitpos: [0]; default: 0;
+         *  Set this bit to clear the interrupt triggered when the timer 0 stops.
+         */
+        uint32_t timer0_stop_int_clr:1;
+        /** timer1_stop_int_clr : WT; bitpos: [1]; default: 0;
+         *  Set this bit to clear the interrupt triggered when the timer 1 stops.
+         */
+        uint32_t timer1_stop_int_clr:1;
+        /** timer2_stop_int_clr : WT; bitpos: [2]; default: 0;
+         *  Set this bit to clear the interrupt triggered when the timer 2 stops.
+         */
+        uint32_t timer2_stop_int_clr:1;
+        /** timer0_tez_int_clr : WT; bitpos: [3]; default: 0;
+         *  Set this bit to clear the interrupt triggered by a PWM timer 0 TEZ event.
+         */
+        uint32_t timer0_tez_int_clr:1;
+        /** timer1_tez_int_clr : WT; bitpos: [4]; default: 0;
+         *  Set this bit to clear the interrupt triggered by a PWM timer 1 TEZ event.
+         */
+        uint32_t timer1_tez_int_clr:1;
+        /** timer2_tez_int_clr : WT; bitpos: [5]; default: 0;
+         *  Set this bit to clear the interrupt triggered by a PWM timer 2 TEZ event.
+         */
+        uint32_t timer2_tez_int_clr:1;
+        /** timer0_tep_int_clr : WT; bitpos: [6]; default: 0;
+         *  Set this bit to clear the interrupt triggered by a PWM timer 0 TEP event.
+         */
+        uint32_t timer0_tep_int_clr:1;
+        /** timer1_tep_int_clr : WT; bitpos: [7]; default: 0;
+         *  Set this bit to clear the interrupt triggered by a PWM timer 1 TEP event.
+         */
+        uint32_t timer1_tep_int_clr:1;
+        /** timer2_tep_int_clr : WT; bitpos: [8]; default: 0;
+         *  Set this bit to clear the interrupt triggered by a PWM timer 2 TEP event.
+         */
+        uint32_t timer2_tep_int_clr:1;
+        /** fault0_int_clr : WT; bitpos: [9]; default: 0;
+         *  Set this bit to clear the interrupt triggered when event_f0 starts.
+         */
+        uint32_t fault0_int_clr:1;
+        /** fault1_int_clr : WT; bitpos: [10]; default: 0;
+         *  Set this bit to clear the interrupt triggered when event_f1 starts.
+         */
+        uint32_t fault1_int_clr:1;
+        /** fault2_int_clr : WT; bitpos: [11]; default: 0;
+         *  Set this bit to clear the interrupt triggered when event_f2 starts.
+         */
+        uint32_t fault2_int_clr:1;
+        /** fault0_clr_int_clr : WT; bitpos: [12]; default: 0;
+         *  Set this bit to clear the interrupt triggered when event_f0 ends.
+         */
+        uint32_t fault0_clr_int_clr:1;
+        /** fault1_clr_int_clr : WT; bitpos: [13]; default: 0;
+         *  Set this bit to clear the interrupt triggered when event_f1 ends.
+         */
+        uint32_t fault1_clr_int_clr:1;
+        /** fault2_clr_int_clr : WT; bitpos: [14]; default: 0;
+         *  Set this bit to clear the interrupt triggered when event_f2 ends.
+         */
+        uint32_t fault2_clr_int_clr:1;
+        /** cmpr0_tea_int_clr : WT; bitpos: [15]; default: 0;
+         *  Set this bit to clear the interrupt triggered by a PWM operator 0 TEA event
+         */
+        uint32_t cmpr0_tea_int_clr:1;
+        /** cmpr1_tea_int_clr : WT; bitpos: [16]; default: 0;
+         *  Set this bit to clear the interrupt triggered by a PWM operator 1 TEA event
+         */
+        uint32_t cmpr1_tea_int_clr:1;
+        /** cmpr2_tea_int_clr : WT; bitpos: [17]; default: 0;
+         *  Set this bit to clear the interrupt triggered by a PWM operator 2 TEA event
+         */
+        uint32_t cmpr2_tea_int_clr:1;
+        /** cmpr0_teb_int_clr : WT; bitpos: [18]; default: 0;
+         *  Set this bit to clear the interrupt triggered by a PWM operator 0 TEB event
+         */
+        uint32_t cmpr0_teb_int_clr:1;
+        /** cmpr1_teb_int_clr : WT; bitpos: [19]; default: 0;
+         *  Set this bit to clear the interrupt triggered by a PWM operator 1 TEB event
+         */
+        uint32_t cmpr1_teb_int_clr:1;
+        /** cmpr2_teb_int_clr : WT; bitpos: [20]; default: 0;
+         *  Set this bit to clear the interrupt triggered by a PWM operator 2 TEB event
+         */
+        uint32_t cmpr2_teb_int_clr:1;
+        /** tz0_cbc_int_clr : WT; bitpos: [21]; default: 0;
+         *  Set this bit to clear the interrupt triggered by a cycle-by-cycle mode action on
+         *  PWM0.
+         */
+        uint32_t tz0_cbc_int_clr:1;
+        /** tz1_cbc_int_clr : WT; bitpos: [22]; default: 0;
+         *  Set this bit to clear the interrupt triggered by a cycle-by-cycle mode action on
+         *  PWM1.
+         */
+        uint32_t tz1_cbc_int_clr:1;
+        /** tz2_cbc_int_clr : WT; bitpos: [23]; default: 0;
+         *  Set this bit to clear the interrupt triggered by a cycle-by-cycle mode action on
+         *  PWM2.
+         */
+        uint32_t tz2_cbc_int_clr:1;
+        /** tz0_ost_int_clr : WT; bitpos: [24]; default: 0;
+         *  Set this bit to clear the interrupt triggered by a one-shot mode action on PWM0.
+         */
+        uint32_t tz0_ost_int_clr:1;
+        /** tz1_ost_int_clr : WT; bitpos: [25]; default: 0;
+         *  Set this bit to clear the interrupt triggered by a one-shot mode action on PWM1.
+         */
+        uint32_t tz1_ost_int_clr:1;
+        /** tz2_ost_int_clr : WT; bitpos: [26]; default: 0;
+         *  Set this bit to clear the interrupt triggered by a one-shot mode action on PWM2.
+         */
+        uint32_t tz2_ost_int_clr:1;
+        /** cap0_int_clr : WT; bitpos: [27]; default: 0;
+         *  Set this bit to clear the interrupt triggered by capture on channel 0.
+         */
+        uint32_t cap0_int_clr:1;
+        /** cap1_int_clr : WT; bitpos: [28]; default: 0;
+         *  Set this bit to clear the interrupt triggered by capture on channel 1.
+         */
+        uint32_t cap1_int_clr:1;
+        /** cap2_int_clr : WT; bitpos: [29]; default: 0;
+         *  Set this bit to clear the interrupt triggered by capture on channel 2.
+         */
+        uint32_t cap2_int_clr:1;
+        uint32_t reserved_30:2;
+    };
+    uint32_t val;
+} mcpwm_int_clr_reg_t;
+
+
+/** Group: MCPWM event enable register */
+/** Type of evt_en register
+ *  MCPWM event enable register
+ */
+typedef union {
+    struct {
+        /** evt_timer0_stop_en : R/W; bitpos: [0]; default: 0;
+         *  set this bit high to enable timer0 stop event generate
+         */
+        uint32_t evt_timer0_stop_en:1;
+        /** evt_timer1_stop_en : R/W; bitpos: [1]; default: 0;
+         *  set this bit high to enable timer1 stop event generate
+         */
+        uint32_t evt_timer1_stop_en:1;
+        /** evt_timer2_stop_en : R/W; bitpos: [2]; default: 0;
+         *  set this bit high to enable timer2 stop event generate
+         */
+        uint32_t evt_timer2_stop_en:1;
+        /** evt_timer0_tez_en : R/W; bitpos: [3]; default: 0;
+         *  set this bit high to enable timer0 equal zero event generate
+         */
+        uint32_t evt_timer0_tez_en:1;
+        /** evt_timer1_tez_en : R/W; bitpos: [4]; default: 0;
+         *  set this bit high to enable timer1 equal zero event generate
+         */
+        uint32_t evt_timer1_tez_en:1;
+        /** evt_timer2_tez_en : R/W; bitpos: [5]; default: 0;
+         *  set this bit high to enable timer2 equal zero event generate
+         */
+        uint32_t evt_timer2_tez_en:1;
+        /** evt_timer0_tep_en : R/W; bitpos: [6]; default: 0;
+         *  set this bit high to enable timer0 equal period event generate
+         */
+        uint32_t evt_timer0_tep_en:1;
+        /** evt_timer1_tep_en : R/W; bitpos: [7]; default: 0;
+         *  set this bit high to enable timer1 equal period event generate
+         */
+        uint32_t evt_timer1_tep_en:1;
+        /** evt_timer2_tep_en : R/W; bitpos: [8]; default: 0;
+         *  set this bit high to enable timer2 equal period event generate
+         */
+        uint32_t evt_timer2_tep_en:1;
+        /** evt_op0_tea_en : R/W; bitpos: [9]; default: 0;
+         *  set this bit high to enable PWM generator0 timer equal a event generate
+         */
+        uint32_t evt_op0_tea_en:1;
+        /** evt_op1_tea_en : R/W; bitpos: [10]; default: 0;
+         *  set this bit high to enable PWM generator1 timer equal a event generate
+         */
+        uint32_t evt_op1_tea_en:1;
+        /** evt_op2_tea_en : R/W; bitpos: [11]; default: 0;
+         *  set this bit high to enable PWM generator2 timer equal a event generate
+         */
+        uint32_t evt_op2_tea_en:1;
+        /** evt_op0_teb_en : R/W; bitpos: [12]; default: 0;
+         *  set this bit high to enable PWM generator0 timer equal b event generate
+         */
+        uint32_t evt_op0_teb_en:1;
+        /** evt_op1_teb_en : R/W; bitpos: [13]; default: 0;
+         *  set this bit high to enable PWM generator1 timer equal b event generate
+         */
+        uint32_t evt_op1_teb_en:1;
+        /** evt_op2_teb_en : R/W; bitpos: [14]; default: 0;
+         *  set this bit high to enable PWM generator2 timer equal b event generate
+         */
+        uint32_t evt_op2_teb_en:1;
+        /** evt_f0_en : R/W; bitpos: [15]; default: 0;
+         *  set this bit high to enable fault0 event generate
+         */
+        uint32_t evt_f0_en:1;
+        /** evt_f1_en : R/W; bitpos: [16]; default: 0;
+         *  set this bit high to enable fault1 event generate
+         */
+        uint32_t evt_f1_en:1;
+        /** evt_f2_en : R/W; bitpos: [17]; default: 0;
+         *  set this bit high to enable fault2 event generate
+         */
+        uint32_t evt_f2_en:1;
+        /** evt_f0_clr_en : R/W; bitpos: [18]; default: 0;
+         *  set this bit high to enable fault0 clear event generate
+         */
+        uint32_t evt_f0_clr_en:1;
+        /** evt_f1_clr_en : R/W; bitpos: [19]; default: 0;
+         *  set this bit high to enable fault1 clear event generate
+         */
+        uint32_t evt_f1_clr_en:1;
+        /** evt_f2_clr_en : R/W; bitpos: [20]; default: 0;
+         *  set this bit high to enable fault2 clear event generate
+         */
+        uint32_t evt_f2_clr_en:1;
+        /** evt_tz0_cbc_en : R/W; bitpos: [21]; default: 0;
+         *  set this bit high to enable cycle by cycle trip0 event generate
+         */
+        uint32_t evt_tz0_cbc_en:1;
+        /** evt_tz1_cbc_en : R/W; bitpos: [22]; default: 0;
+         *  set this bit high to enable cycle by cycle trip1 event generate
+         */
+        uint32_t evt_tz1_cbc_en:1;
+        /** evt_tz2_cbc_en : R/W; bitpos: [23]; default: 0;
+         *  set this bit high to enable cycle by cycle trip2 event generate
+         */
+        uint32_t evt_tz2_cbc_en:1;
+        /** evt_tz0_ost_en : R/W; bitpos: [24]; default: 0;
+         *  set this bit high to enable one shot trip0 event generate
+         */
+        uint32_t evt_tz0_ost_en:1;
+        /** evt_tz1_ost_en : R/W; bitpos: [25]; default: 0;
+         *  set this bit high to enable one shot trip1 event generate
+         */
+        uint32_t evt_tz1_ost_en:1;
+        /** evt_tz2_ost_en : R/W; bitpos: [26]; default: 0;
+         *  set this bit high to enable one shot trip2 event generate
+         */
+        uint32_t evt_tz2_ost_en:1;
+        /** evt_cap0_en : R/W; bitpos: [27]; default: 0;
+         *  set this bit high to enable capture0 event generate
+         */
+        uint32_t evt_cap0_en:1;
+        /** evt_cap1_en : R/W; bitpos: [28]; default: 0;
+         *  set this bit high to enable capture1 event generate
+         */
+        uint32_t evt_cap1_en:1;
+        /** evt_cap2_en : R/W; bitpos: [29]; default: 0;
+         *  set this bit high to enable capture2 event generate
+         */
+        uint32_t evt_cap2_en:1;
+        uint32_t reserved_30:2;
+    };
+    uint32_t val;
+} mcpwm_evt_en_reg_t;
+
+
+/** Group: MCPWM task enable register */
+/** Type of task_en register
+ *  MCPWM task enable register
+ */
+typedef union {
+    struct {
+        /** task_cmpr0_a_up_en : R/W; bitpos: [0]; default: 0;
+         *  set this bit high to enable PWM generator0 timer stamp A's shadow register update
+         *  task receive
+         */
+        uint32_t task_cmpr0_a_up_en:1;
+        /** task_cmpr1_a_up_en : R/W; bitpos: [1]; default: 0;
+         *  set this bit high to enable PWM generator1 timer stamp A's shadow register update
+         *  task receive
+         */
+        uint32_t task_cmpr1_a_up_en:1;
+        /** task_cmpr2_a_up_en : R/W; bitpos: [2]; default: 0;
+         *  set this bit high to enable PWM generator2 timer stamp A's shadow register update
+         *  task receive
+         */
+        uint32_t task_cmpr2_a_up_en:1;
+        /** task_cmpr0_b_up_en : R/W; bitpos: [3]; default: 0;
+         *  set this bit high to enable PWM generator0 timer stamp B's shadow register update
+         *  task receive
+         */
+        uint32_t task_cmpr0_b_up_en:1;
+        /** task_cmpr1_b_up_en : R/W; bitpos: [4]; default: 0;
+         *  set this bit high to enable PWM generator1 timer stamp B's shadow register update
+         *  task receive
+         */
+        uint32_t task_cmpr1_b_up_en:1;
+        /** task_cmpr2_b_up_en : R/W; bitpos: [5]; default: 0;
+         *  set this bit high to enable PWM generator2 timer stamp B's shadow register update
+         *  task receive
+         */
+        uint32_t task_cmpr2_b_up_en:1;
+        /** task_gen_stop_en : R/W; bitpos: [6]; default: 0;
+         *  set this bit high to enable all PWM generate stop task receive
+         */
+        uint32_t task_gen_stop_en:1;
+        /** task_timer0_sync_en : R/W; bitpos: [7]; default: 0;
+         *  set this bit high to enable timer0 sync task receive
+         */
+        uint32_t task_timer0_sync_en:1;
+        /** task_timer1_sync_en : R/W; bitpos: [8]; default: 0;
+         *  set this bit high to enable timer1 sync task receive
+         */
+        uint32_t task_timer1_sync_en:1;
+        /** task_timer2_sync_en : R/W; bitpos: [9]; default: 0;
+         *  set this bit high to enable timer2 sync task receive
+         */
+        uint32_t task_timer2_sync_en:1;
+        /** task_timer0_period_up_en : R/W; bitpos: [10]; default: 0;
+         *  set this bit high to enable timer0 period update task receive
+         */
+        uint32_t task_timer0_period_up_en:1;
+        /** task_timer1_period_up_en : R/W; bitpos: [11]; default: 0;
+         *  set this bit high to enable timer1 period update task receive
+         */
+        uint32_t task_timer1_period_up_en:1;
+        /** task_timer2_period_up_en : R/W; bitpos: [12]; default: 0;
+         *  set this bit high to enable timer2 period update task receive
+         */
+        uint32_t task_timer2_period_up_en:1;
+        /** task_tz0_ost_en : R/W; bitpos: [13]; default: 0;
+         *  set this bit high to enable one shot trip0 task receive
+         */
+        uint32_t task_tz0_ost_en:1;
+        /** task_tz1_ost_en : R/W; bitpos: [14]; default: 0;
+         *  set this bit high to enable one shot trip1 task receive
+         */
+        uint32_t task_tz1_ost_en:1;
+        /** task_tz2_ost_en : R/W; bitpos: [15]; default: 0;
+         *  set this bit high to enable one shot trip2 task receive
+         */
+        uint32_t task_tz2_ost_en:1;
+        /** task_clr0_ost_en : R/W; bitpos: [16]; default: 0;
+         *  set this bit high to enable one shot trip0 clear task receive
+         */
+        uint32_t task_clr0_ost_en:1;
+        /** task_clr1_ost_en : R/W; bitpos: [17]; default: 0;
+         *  set this bit high to enable one shot trip1 clear task receive
+         */
+        uint32_t task_clr1_ost_en:1;
+        /** task_clr2_ost_en : R/W; bitpos: [18]; default: 0;
+         *  set this bit high to enable one shot trip2 clear task receive
+         */
+        uint32_t task_clr2_ost_en:1;
+        /** task_cap0_en : R/W; bitpos: [19]; default: 0;
+         *  set this bit high to enable capture0 task receive
+         */
+        uint32_t task_cap0_en:1;
+        /** task_cap1_en : R/W; bitpos: [20]; default: 0;
+         *  set this bit high to enable capture1 task receive
+         */
+        uint32_t task_cap1_en:1;
+        /** task_cap2_en : R/W; bitpos: [21]; default: 0;
+         *  set this bit high to enable capture2 task receive
+         */
+        uint32_t task_cap2_en:1;
+        uint32_t reserved_22:10;
+    };
+    uint32_t val;
+} mcpwm_task_en_reg_t;
+
+
+/** Group: MCPWM APB configuration register */
+/** Type of clk register
+ *  MCPWM APB configuration register
+ */
+typedef union {
+    struct {
+        /** clk_en : R/W; bitpos: [0]; default: 0;
+         *  Force clock on for this register file
+         */
+        uint32_t clk_en:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} mcpwm_clk_reg_t;
+
+
+/** Group: Version Register */
+/** Type of version register
+ *  Version register.
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [27:0]; default: 35656256;
+         *  Version of this register file
+         */
+        uint32_t date:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} mcpwm_version_reg_t;
+
+typedef struct {
+    mcpwm_timer_cfg0_reg_t timer_cfg0;
+    mcpwm_timer_cfg1_reg_t timer_cfg1;
+    mcpwm_timer_sync_reg_t timer_sync;
+    mcpwm_timer_status_reg_t timer_status;
+} mcpwm_timer_regs_t;
+
+typedef struct {
+    mcpwm_gen_stmp_cfg_reg_t gen_stmp_cfg;
+    mcpwm_gen_tstmp_reg_t timestamp[2];
+    mcpwm_gen_cfg0_reg_t gen_cfg0;
+    mcpwm_gen_force_reg_t gen_force;
+    mcpwm_gen_reg_t generator[2];
+    mcpwm_dt_cfg_reg_t dt_cfg;
+    mcpwm_dt_fed_cfg_reg_t dt_fed_cfg;
+    mcpwm_dt_red_cfg_reg_t dt_red_cfg;
+    mcpwm_carrier_cfg_reg_t carrier_cfg;
+    mcpwm_fh_cfg0_reg_t fh_cfg0;
+    mcpwm_fh_cfg1_reg_t fh_cfg1;
+    mcpwm_fh_status_reg_t fh_status;
+} mcpwm_operator_reg_t;
+
+typedef struct mcpwm_dev_t {
+    volatile mcpwm_clk_cfg_reg_t clk_cfg;
+    volatile mcpwm_timer_regs_t timer[3];
+    volatile mcpwm_timer_synci_cfg_reg_t timer_synci_cfg;
+    volatile mcpwm_operator_timersel_reg_t operator_timersel;
+    volatile mcpwm_operator_reg_t operators[3];
+    volatile mcpwm_fault_detect_reg_t fault_detect;
+    volatile mcpwm_cap_timer_cfg_reg_t cap_timer_cfg;
+    volatile mcpwm_cap_timer_phase_reg_t cap_timer_phase;
+    volatile mcpwm_cap_chn_cfg_reg_t cap_chn_cfg[3];
+    volatile mcpwm_cap_chn_reg_t cap_chn[3];
+    volatile mcpwm_cap_status_reg_t cap_status;
+    volatile mcpwm_update_cfg_reg_t update_cfg;
+    volatile mcpwm_int_ena_reg_t int_ena;
+    volatile mcpwm_int_raw_reg_t int_raw;
+    volatile mcpwm_int_st_reg_t int_st;
+    volatile mcpwm_int_clr_reg_t int_clr;
+    volatile mcpwm_evt_en_reg_t evt_en;
+    volatile mcpwm_task_en_reg_t task_en;
+    volatile mcpwm_clk_reg_t clk;
+    volatile mcpwm_version_reg_t version;
+} mcpwm_dev_t;
+
+extern mcpwm_dev_t MCPWM;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(mcpwm_dev_t) == 0x130, "Invalid size of mcpwm_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/mem_monitor_reg.h b/components/soc/esp32c6/include/soc/mem_monitor_reg.h
new file mode 100644
index 0000000000..fccde61ad7
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/mem_monitor_reg.h
@@ -0,0 +1,184 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** MEM_MONITOR_LOG_SETTING_REG register
+ *  log config regsiter
+ */
+#define MEM_MONITOR_LOG_SETTING_REG (DR_REG_MEM_MONITOR_BASE + 0x0)
+/** MEM_MONITOR_LOG_ENA : R/W; bitpos: [2:0]; default: 0;
+ *  enable bus log. BIT0: hp-cpu, BIT1: lp-cpu, BIT2: DMA.
+ */
+#define MEM_MONITOR_LOG_ENA    0x00000007U
+#define MEM_MONITOR_LOG_ENA_M  (MEM_MONITOR_LOG_ENA_V << MEM_MONITOR_LOG_ENA_S)
+#define MEM_MONITOR_LOG_ENA_V  0x00000007U
+#define MEM_MONITOR_LOG_ENA_S  0
+/** MEM_MONITOR_LOG_MODE : R/W; bitpos: [6:3]; default: 0;
+ *  This field must be onehot. 4'b0001 : WR monitor, 4'b0010: WORD monitor, 4'b0100:
+ *  HALFWORD monitor, 4'b1000: BYTE monitor.
+ */
+#define MEM_MONITOR_LOG_MODE    0x0000000FU
+#define MEM_MONITOR_LOG_MODE_M  (MEM_MONITOR_LOG_MODE_V << MEM_MONITOR_LOG_MODE_S)
+#define MEM_MONITOR_LOG_MODE_V  0x0000000FU
+#define MEM_MONITOR_LOG_MODE_S  3
+/** MEM_MONITOR_LOG_MEM_LOOP_ENABLE : R/W; bitpos: [7]; default: 1;
+ *  Set 1 enable mem_loop, it will loop write at the range of MEM_START and MEM_END
+ */
+#define MEM_MONITOR_LOG_MEM_LOOP_ENABLE    (BIT(7))
+#define MEM_MONITOR_LOG_MEM_LOOP_ENABLE_M  (MEM_MONITOR_LOG_MEM_LOOP_ENABLE_V << MEM_MONITOR_LOG_MEM_LOOP_ENABLE_S)
+#define MEM_MONITOR_LOG_MEM_LOOP_ENABLE_V  0x00000001U
+#define MEM_MONITOR_LOG_MEM_LOOP_ENABLE_S  7
+
+/** MEM_MONITOR_LOG_CHECK_DATA_REG register
+ *  check data regsiter
+ */
+#define MEM_MONITOR_LOG_CHECK_DATA_REG (DR_REG_MEM_MONITOR_BASE + 0x4)
+/** MEM_MONITOR_LOG_CHECK_DATA : R/W; bitpos: [31:0]; default: 0;
+ *  The special check data, when write this special data, it will trigger logging.
+ */
+#define MEM_MONITOR_LOG_CHECK_DATA    0xFFFFFFFFU
+#define MEM_MONITOR_LOG_CHECK_DATA_M  (MEM_MONITOR_LOG_CHECK_DATA_V << MEM_MONITOR_LOG_CHECK_DATA_S)
+#define MEM_MONITOR_LOG_CHECK_DATA_V  0xFFFFFFFFU
+#define MEM_MONITOR_LOG_CHECK_DATA_S  0
+
+/** MEM_MONITOR_LOG_DATA_MASK_REG register
+ *  check data mask register
+ */
+#define MEM_MONITOR_LOG_DATA_MASK_REG (DR_REG_MEM_MONITOR_BASE + 0x8)
+/** MEM_MONITOR_LOG_DATA_MASK : R/W; bitpos: [3:0]; default: 0;
+ *  byte mask enable, BIT0 mask the first byte of MEM_MONITOR_LOG_CHECK_DATA, and BIT1
+ *  mask second byte, and so on.
+ */
+#define MEM_MONITOR_LOG_DATA_MASK    0x0000000FU
+#define MEM_MONITOR_LOG_DATA_MASK_M  (MEM_MONITOR_LOG_DATA_MASK_V << MEM_MONITOR_LOG_DATA_MASK_S)
+#define MEM_MONITOR_LOG_DATA_MASK_V  0x0000000FU
+#define MEM_MONITOR_LOG_DATA_MASK_S  0
+
+/** MEM_MONITOR_LOG_MIN_REG register
+ *  log boundary regsiter
+ */
+#define MEM_MONITOR_LOG_MIN_REG (DR_REG_MEM_MONITOR_BASE + 0xc)
+/** MEM_MONITOR_LOG_MIN : R/W; bitpos: [31:0]; default: 0;
+ *  the min address of log range
+ */
+#define MEM_MONITOR_LOG_MIN    0xFFFFFFFFU
+#define MEM_MONITOR_LOG_MIN_M  (MEM_MONITOR_LOG_MIN_V << MEM_MONITOR_LOG_MIN_S)
+#define MEM_MONITOR_LOG_MIN_V  0xFFFFFFFFU
+#define MEM_MONITOR_LOG_MIN_S  0
+
+/** MEM_MONITOR_LOG_MAX_REG register
+ *  log boundary regsiter
+ */
+#define MEM_MONITOR_LOG_MAX_REG (DR_REG_MEM_MONITOR_BASE + 0x10)
+/** MEM_MONITOR_LOG_MAX : R/W; bitpos: [31:0]; default: 0;
+ *  the max address of log range
+ */
+#define MEM_MONITOR_LOG_MAX    0xFFFFFFFFU
+#define MEM_MONITOR_LOG_MAX_M  (MEM_MONITOR_LOG_MAX_V << MEM_MONITOR_LOG_MAX_S)
+#define MEM_MONITOR_LOG_MAX_V  0xFFFFFFFFU
+#define MEM_MONITOR_LOG_MAX_S  0
+
+/** MEM_MONITOR_LOG_MEM_START_REG register
+ *  log message store range register
+ */
+#define MEM_MONITOR_LOG_MEM_START_REG (DR_REG_MEM_MONITOR_BASE + 0x14)
+/** MEM_MONITOR_LOG_MEM_START : R/W; bitpos: [31:0]; default: 0;
+ *  the start address of writing logging message
+ */
+#define MEM_MONITOR_LOG_MEM_START    0xFFFFFFFFU
+#define MEM_MONITOR_LOG_MEM_START_M  (MEM_MONITOR_LOG_MEM_START_V << MEM_MONITOR_LOG_MEM_START_S)
+#define MEM_MONITOR_LOG_MEM_START_V  0xFFFFFFFFU
+#define MEM_MONITOR_LOG_MEM_START_S  0
+
+/** MEM_MONITOR_LOG_MEM_END_REG register
+ *  log message store range register
+ */
+#define MEM_MONITOR_LOG_MEM_END_REG (DR_REG_MEM_MONITOR_BASE + 0x18)
+/** MEM_MONITOR_LOG_MEM_END : R/W; bitpos: [31:0]; default: 0;
+ *  the end address of writing logging message
+ */
+#define MEM_MONITOR_LOG_MEM_END    0xFFFFFFFFU
+#define MEM_MONITOR_LOG_MEM_END_M  (MEM_MONITOR_LOG_MEM_END_V << MEM_MONITOR_LOG_MEM_END_S)
+#define MEM_MONITOR_LOG_MEM_END_V  0xFFFFFFFFU
+#define MEM_MONITOR_LOG_MEM_END_S  0
+
+/** MEM_MONITOR_LOG_MEM_CURRENT_ADDR_REG register
+ *  current writing address.
+ */
+#define MEM_MONITOR_LOG_MEM_CURRENT_ADDR_REG (DR_REG_MEM_MONITOR_BASE + 0x1c)
+/** MEM_MONITOR_LOG_MEM_CURRENT_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  means next writing address
+ */
+#define MEM_MONITOR_LOG_MEM_CURRENT_ADDR    0xFFFFFFFFU
+#define MEM_MONITOR_LOG_MEM_CURRENT_ADDR_M  (MEM_MONITOR_LOG_MEM_CURRENT_ADDR_V << MEM_MONITOR_LOG_MEM_CURRENT_ADDR_S)
+#define MEM_MONITOR_LOG_MEM_CURRENT_ADDR_V  0xFFFFFFFFU
+#define MEM_MONITOR_LOG_MEM_CURRENT_ADDR_S  0
+
+/** MEM_MONITOR_LOG_MEM_ADDR_UPDATE_REG register
+ *  writing address update
+ */
+#define MEM_MONITOR_LOG_MEM_ADDR_UPDATE_REG (DR_REG_MEM_MONITOR_BASE + 0x20)
+/** MEM_MONITOR_LOG_MEM_ADDR_UPDATE : WT; bitpos: [0]; default: 0;
+ *  Set 1 to updata MEM_MONITOR_LOG_MEM_CURRENT_ADDR, when set 1,
+ *  MEM_MONITOR_LOG_MEM_CURRENT_ADDR will update to MEM_MONITOR_LOG_MEM_START
+ */
+#define MEM_MONITOR_LOG_MEM_ADDR_UPDATE    (BIT(0))
+#define MEM_MONITOR_LOG_MEM_ADDR_UPDATE_M  (MEM_MONITOR_LOG_MEM_ADDR_UPDATE_V << MEM_MONITOR_LOG_MEM_ADDR_UPDATE_S)
+#define MEM_MONITOR_LOG_MEM_ADDR_UPDATE_V  0x00000001U
+#define MEM_MONITOR_LOG_MEM_ADDR_UPDATE_S  0
+
+/** MEM_MONITOR_LOG_MEM_FULL_FLAG_REG register
+ *  full flag status register
+ */
+#define MEM_MONITOR_LOG_MEM_FULL_FLAG_REG (DR_REG_MEM_MONITOR_BASE + 0x24)
+/** MEM_MONITOR_LOG_MEM_FULL_FLAG : RO; bitpos: [0]; default: 0;
+ *  1 means memory write loop at least one time at the range of MEM_START and MEM_END
+ */
+#define MEM_MONITOR_LOG_MEM_FULL_FLAG    (BIT(0))
+#define MEM_MONITOR_LOG_MEM_FULL_FLAG_M  (MEM_MONITOR_LOG_MEM_FULL_FLAG_V << MEM_MONITOR_LOG_MEM_FULL_FLAG_S)
+#define MEM_MONITOR_LOG_MEM_FULL_FLAG_V  0x00000001U
+#define MEM_MONITOR_LOG_MEM_FULL_FLAG_S  0
+/** MEM_MONITOR_CLR_LOG_MEM_FULL_FLAG : WT; bitpos: [1]; default: 0;
+ *  Set 1 to clr MEM_MONITOR_LOG_MEM_FULL_FLAG
+ */
+#define MEM_MONITOR_CLR_LOG_MEM_FULL_FLAG    (BIT(1))
+#define MEM_MONITOR_CLR_LOG_MEM_FULL_FLAG_M  (MEM_MONITOR_CLR_LOG_MEM_FULL_FLAG_V << MEM_MONITOR_CLR_LOG_MEM_FULL_FLAG_S)
+#define MEM_MONITOR_CLR_LOG_MEM_FULL_FLAG_V  0x00000001U
+#define MEM_MONITOR_CLR_LOG_MEM_FULL_FLAG_S  1
+
+/** MEM_MONITOR_CLOCK_GATE_REG register
+ *  clock gate force on register
+ */
+#define MEM_MONITOR_CLOCK_GATE_REG (DR_REG_MEM_MONITOR_BASE + 0x28)
+/** MEM_MONITOR_CLK_EN : R/W; bitpos: [0]; default: 0;
+ *  Set 1 to force on the clk of mem_monitor register
+ */
+#define MEM_MONITOR_CLK_EN    (BIT(0))
+#define MEM_MONITOR_CLK_EN_M  (MEM_MONITOR_CLK_EN_V << MEM_MONITOR_CLK_EN_S)
+#define MEM_MONITOR_CLK_EN_V  0x00000001U
+#define MEM_MONITOR_CLK_EN_S  0
+
+/** MEM_MONITOR_DATE_REG register
+ *  version register
+ */
+#define MEM_MONITOR_DATE_REG (DR_REG_MEM_MONITOR_BASE + 0x3fc)
+/** MEM_MONITOR_DATE : R/W; bitpos: [27:0]; default: 35660096;
+ *  version register
+ */
+#define MEM_MONITOR_DATE    0x0FFFFFFFU
+#define MEM_MONITOR_DATE_M  (MEM_MONITOR_DATE_V << MEM_MONITOR_DATE_S)
+#define MEM_MONITOR_DATE_V  0x0FFFFFFFU
+#define MEM_MONITOR_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/mem_monitor_struct.h b/components/soc/esp32c6/include/soc/mem_monitor_struct.h
new file mode 100644
index 0000000000..6fd735edf5
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/mem_monitor_struct.h
@@ -0,0 +1,220 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: configuration registers */
+/** Type of log_setting register
+ *  log config regsiter
+ */
+typedef union {
+    struct {
+        /** log_ena : R/W; bitpos: [2:0]; default: 0;
+         *  enable bus log. BIT0: hp-cpu, BIT1: lp-cpu, BIT2: DMA.
+         */
+        uint32_t log_ena:3;
+        /** log_mode : R/W; bitpos: [6:3]; default: 0;
+         *  This field must be onehot. 4'b0001 : WR monitor, 4'b0010: WORD monitor, 4'b0100:
+         *  HALFWORD monitor, 4'b1000: BYTE monitor.
+         */
+        uint32_t log_mode:4;
+        /** log_mem_loop_enable : R/W; bitpos: [7]; default: 1;
+         *  Set 1 enable mem_loop, it will loop write at the range of MEM_START and MEM_END
+         */
+        uint32_t log_mem_loop_enable:1;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} mem_monitor_log_setting_reg_t;
+
+/** Type of log_check_data register
+ *  check data regsiter
+ */
+typedef union {
+    struct {
+        /** log_check_data : R/W; bitpos: [31:0]; default: 0;
+         *  The special check data, when write this special data, it will trigger logging.
+         */
+        uint32_t log_check_data:32;
+    };
+    uint32_t val;
+} mem_monitor_log_check_data_reg_t;
+
+/** Type of log_data_mask register
+ *  check data mask register
+ */
+typedef union {
+    struct {
+        /** log_data_mask : R/W; bitpos: [3:0]; default: 0;
+         *  byte mask enable, BIT0 mask the first byte of MEM_MONITOR_LOG_CHECK_DATA, and BIT1
+         *  mask second byte, and so on.
+         */
+        uint32_t log_data_mask:4;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} mem_monitor_log_data_mask_reg_t;
+
+/** Type of log_min register
+ *  log boundary regsiter
+ */
+typedef union {
+    struct {
+        /** log_min : R/W; bitpos: [31:0]; default: 0;
+         *  the min address of log range
+         */
+        uint32_t log_min:32;
+    };
+    uint32_t val;
+} mem_monitor_log_min_reg_t;
+
+/** Type of log_max register
+ *  log boundary regsiter
+ */
+typedef union {
+    struct {
+        /** log_max : R/W; bitpos: [31:0]; default: 0;
+         *  the max address of log range
+         */
+        uint32_t log_max:32;
+    };
+    uint32_t val;
+} mem_monitor_log_max_reg_t;
+
+/** Type of log_mem_start register
+ *  log message store range register
+ */
+typedef union {
+    struct {
+        /** log_mem_start : R/W; bitpos: [31:0]; default: 0;
+         *  the start address of writing logging message
+         */
+        uint32_t log_mem_start:32;
+    };
+    uint32_t val;
+} mem_monitor_log_mem_start_reg_t;
+
+/** Type of log_mem_end register
+ *  log message store range register
+ */
+typedef union {
+    struct {
+        /** log_mem_end : R/W; bitpos: [31:0]; default: 0;
+         *  the end address of writing logging message
+         */
+        uint32_t log_mem_end:32;
+    };
+    uint32_t val;
+} mem_monitor_log_mem_end_reg_t;
+
+/** Type of log_mem_current_addr register
+ *  current writing address.
+ */
+typedef union {
+    struct {
+        /** log_mem_current_addr : RO; bitpos: [31:0]; default: 0;
+         *  means next writing address
+         */
+        uint32_t log_mem_current_addr:32;
+    };
+    uint32_t val;
+} mem_monitor_log_mem_current_addr_reg_t;
+
+/** Type of log_mem_addr_update register
+ *  writing address update
+ */
+typedef union {
+    struct {
+        /** log_mem_addr_update : WT; bitpos: [0]; default: 0;
+         *  Set 1 to updata MEM_MONITOR_LOG_MEM_CURRENT_ADDR, when set 1,
+         *  MEM_MONITOR_LOG_MEM_CURRENT_ADDR will update to MEM_MONITOR_LOG_MEM_START
+         */
+        uint32_t log_mem_addr_update:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} mem_monitor_log_mem_addr_update_reg_t;
+
+/** Type of log_mem_full_flag register
+ *  full flag status register
+ */
+typedef union {
+    struct {
+        /** log_mem_full_flag : RO; bitpos: [0]; default: 0;
+         *  1 means memory write loop at least one time at the range of MEM_START and MEM_END
+         */
+        uint32_t log_mem_full_flag:1;
+        /** clr_log_mem_full_flag : WT; bitpos: [1]; default: 0;
+         *  Set 1 to clr MEM_MONITOR_LOG_MEM_FULL_FLAG
+         */
+        uint32_t clr_log_mem_full_flag:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} mem_monitor_log_mem_full_flag_reg_t;
+
+
+/** Group: clk register */
+/** Type of clock_gate register
+ *  clock gate force on register
+ */
+typedef union {
+    struct {
+        /** clk_en : R/W; bitpos: [0]; default: 0;
+         *  Set 1 to force on the clk of mem_monitor register
+         */
+        uint32_t clk_en:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} mem_monitor_clock_gate_reg_t;
+
+
+/** Group: version register */
+/** Type of date register
+ *  version register
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [27:0]; default: 35660096;
+         *  version register
+         */
+        uint32_t date:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} mem_monitor_date_reg_t;
+
+
+typedef struct mem_monitor_dev_t {
+    volatile mem_monitor_log_setting_reg_t log_setting;
+    volatile mem_monitor_log_check_data_reg_t log_check_data;
+    volatile mem_monitor_log_data_mask_reg_t log_data_mask;
+    volatile mem_monitor_log_min_reg_t log_min;
+    volatile mem_monitor_log_max_reg_t log_max;
+    volatile mem_monitor_log_mem_start_reg_t log_mem_start;
+    volatile mem_monitor_log_mem_end_reg_t log_mem_end;
+    volatile mem_monitor_log_mem_current_addr_reg_t log_mem_current_addr;
+    volatile mem_monitor_log_mem_addr_update_reg_t log_mem_addr_update;
+    volatile mem_monitor_log_mem_full_flag_reg_t log_mem_full_flag;
+    volatile mem_monitor_clock_gate_reg_t clock_gate;
+    uint32_t reserved_02c[244];
+    volatile mem_monitor_date_reg_t date;
+} mem_monitor_dev_t;
+
+extern mem_monitor_dev_t MEM_MONITOR;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(mem_monitor_dev_t) == 0x400, "Invalid size of mem_monitor_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/otp_debug_reg.h b/components/soc/esp32c6/include/soc/otp_debug_reg.h
new file mode 100644
index 0000000000..6d0e84c69f
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/otp_debug_reg.h
@@ -0,0 +1,1600 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** OTP_DEBUG_WR_DIS_REG register
+ *  Otp debuger block0 data register1.
+ */
+#define OTP_DEBUG_WR_DIS_REG (DR_REG_OTP_DEBUG_BASE + 0x0)
+/** OTP_DEBUG_BLOCK0_WR_DIS : RO; bitpos: [31:0]; default: 0;
+ *  Otp block0 write disable data.
+ */
+#define OTP_DEBUG_BLOCK0_WR_DIS    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_WR_DIS_M  (OTP_DEBUG_BLOCK0_WR_DIS_V << OTP_DEBUG_BLOCK0_WR_DIS_S)
+#define OTP_DEBUG_BLOCK0_WR_DIS_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_WR_DIS_S  0
+
+/** OTP_DEBUG_BLK0_BACKUP1_W1_REG register
+ *  Otp debuger block0 data register2.
+ */
+#define OTP_DEBUG_BLK0_BACKUP1_W1_REG (DR_REG_OTP_DEBUG_BASE + 0x4)
+/** OTP_DEBUG_BLOCK0_BACKUP1_W1 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block0 backup1 word1 data.
+ */
+#define OTP_DEBUG_BLOCK0_BACKUP1_W1    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP1_W1_M  (OTP_DEBUG_BLOCK0_BACKUP1_W1_V << OTP_DEBUG_BLOCK0_BACKUP1_W1_S)
+#define OTP_DEBUG_BLOCK0_BACKUP1_W1_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP1_W1_S  0
+
+/** OTP_DEBUG_BLK0_BACKUP1_W2_REG register
+ *  Otp debuger block0 data register3.
+ */
+#define OTP_DEBUG_BLK0_BACKUP1_W2_REG (DR_REG_OTP_DEBUG_BASE + 0x8)
+/** OTP_DEBUG_BLOCK0_BACKUP1_W2 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block0 backup1 word2 data.
+ */
+#define OTP_DEBUG_BLOCK0_BACKUP1_W2    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP1_W2_M  (OTP_DEBUG_BLOCK0_BACKUP1_W2_V << OTP_DEBUG_BLOCK0_BACKUP1_W2_S)
+#define OTP_DEBUG_BLOCK0_BACKUP1_W2_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP1_W2_S  0
+
+/** OTP_DEBUG_BLK0_BACKUP1_W3_REG register
+ *  Otp debuger block0 data register4.
+ */
+#define OTP_DEBUG_BLK0_BACKUP1_W3_REG (DR_REG_OTP_DEBUG_BASE + 0xc)
+/** OTP_DEBUG_BLOCK0_BACKUP1_W3 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block0 backup1 word3 data.
+ */
+#define OTP_DEBUG_BLOCK0_BACKUP1_W3    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP1_W3_M  (OTP_DEBUG_BLOCK0_BACKUP1_W3_V << OTP_DEBUG_BLOCK0_BACKUP1_W3_S)
+#define OTP_DEBUG_BLOCK0_BACKUP1_W3_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP1_W3_S  0
+
+/** OTP_DEBUG_BLK0_BACKUP1_W4_REG register
+ *  Otp debuger block0 data register5.
+ */
+#define OTP_DEBUG_BLK0_BACKUP1_W4_REG (DR_REG_OTP_DEBUG_BASE + 0x10)
+/** OTP_DEBUG_BLOCK0_BACKUP1_W4 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block0 backup1 word4 data.
+ */
+#define OTP_DEBUG_BLOCK0_BACKUP1_W4    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP1_W4_M  (OTP_DEBUG_BLOCK0_BACKUP1_W4_V << OTP_DEBUG_BLOCK0_BACKUP1_W4_S)
+#define OTP_DEBUG_BLOCK0_BACKUP1_W4_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP1_W4_S  0
+
+/** OTP_DEBUG_BLK0_BACKUP1_W5_REG register
+ *  Otp debuger block0 data register6.
+ */
+#define OTP_DEBUG_BLK0_BACKUP1_W5_REG (DR_REG_OTP_DEBUG_BASE + 0x14)
+/** OTP_DEBUG_BLOCK0_BACKUP1_W5 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block0 backup1 word5 data.
+ */
+#define OTP_DEBUG_BLOCK0_BACKUP1_W5    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP1_W5_M  (OTP_DEBUG_BLOCK0_BACKUP1_W5_V << OTP_DEBUG_BLOCK0_BACKUP1_W5_S)
+#define OTP_DEBUG_BLOCK0_BACKUP1_W5_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP1_W5_S  0
+
+/** OTP_DEBUG_BLK0_BACKUP2_W1_REG register
+ *  Otp debuger block0 data register7.
+ */
+#define OTP_DEBUG_BLK0_BACKUP2_W1_REG (DR_REG_OTP_DEBUG_BASE + 0x18)
+/** OTP_DEBUG_BLOCK0_BACKUP2_W1 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block0 backup2 word1 data.
+ */
+#define OTP_DEBUG_BLOCK0_BACKUP2_W1    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP2_W1_M  (OTP_DEBUG_BLOCK0_BACKUP2_W1_V << OTP_DEBUG_BLOCK0_BACKUP2_W1_S)
+#define OTP_DEBUG_BLOCK0_BACKUP2_W1_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP2_W1_S  0
+
+/** OTP_DEBUG_BLK0_BACKUP2_W2_REG register
+ *  Otp debuger block0 data register8.
+ */
+#define OTP_DEBUG_BLK0_BACKUP2_W2_REG (DR_REG_OTP_DEBUG_BASE + 0x1c)
+/** OTP_DEBUG_BLOCK0_BACKUP2_W2 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block0 backup2 word2 data.
+ */
+#define OTP_DEBUG_BLOCK0_BACKUP2_W2    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP2_W2_M  (OTP_DEBUG_BLOCK0_BACKUP2_W2_V << OTP_DEBUG_BLOCK0_BACKUP2_W2_S)
+#define OTP_DEBUG_BLOCK0_BACKUP2_W2_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP2_W2_S  0
+
+/** OTP_DEBUG_BLK0_BACKUP2_W3_REG register
+ *  Otp debuger block0 data register9.
+ */
+#define OTP_DEBUG_BLK0_BACKUP2_W3_REG (DR_REG_OTP_DEBUG_BASE + 0x20)
+/** OTP_DEBUG_BLOCK0_BACKUP2_W3 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block0 backup2 word3 data.
+ */
+#define OTP_DEBUG_BLOCK0_BACKUP2_W3    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP2_W3_M  (OTP_DEBUG_BLOCK0_BACKUP2_W3_V << OTP_DEBUG_BLOCK0_BACKUP2_W3_S)
+#define OTP_DEBUG_BLOCK0_BACKUP2_W3_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP2_W3_S  0
+
+/** OTP_DEBUG_BLK0_BACKUP2_W4_REG register
+ *  Otp debuger block0 data register10.
+ */
+#define OTP_DEBUG_BLK0_BACKUP2_W4_REG (DR_REG_OTP_DEBUG_BASE + 0x24)
+/** OTP_DEBUG_BLOCK0_BACKUP2_W4 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block0 backup2 word4 data.
+ */
+#define OTP_DEBUG_BLOCK0_BACKUP2_W4    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP2_W4_M  (OTP_DEBUG_BLOCK0_BACKUP2_W4_V << OTP_DEBUG_BLOCK0_BACKUP2_W4_S)
+#define OTP_DEBUG_BLOCK0_BACKUP2_W4_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP2_W4_S  0
+
+/** OTP_DEBUG_BLK0_BACKUP2_W5_REG register
+ *  Otp debuger block0 data register11.
+ */
+#define OTP_DEBUG_BLK0_BACKUP2_W5_REG (DR_REG_OTP_DEBUG_BASE + 0x28)
+/** OTP_DEBUG_BLOCK0_BACKUP2_W5 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block0 backup2 word5 data.
+ */
+#define OTP_DEBUG_BLOCK0_BACKUP2_W5    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP2_W5_M  (OTP_DEBUG_BLOCK0_BACKUP2_W5_V << OTP_DEBUG_BLOCK0_BACKUP2_W5_S)
+#define OTP_DEBUG_BLOCK0_BACKUP2_W5_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP2_W5_S  0
+
+/** OTP_DEBUG_BLK0_BACKUP3_W1_REG register
+ *  Otp debuger block0 data register12.
+ */
+#define OTP_DEBUG_BLK0_BACKUP3_W1_REG (DR_REG_OTP_DEBUG_BASE + 0x2c)
+/** OTP_DEBUG_BLOCK0_BACKUP3_W1 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block0 backup3 word1 data.
+ */
+#define OTP_DEBUG_BLOCK0_BACKUP3_W1    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP3_W1_M  (OTP_DEBUG_BLOCK0_BACKUP3_W1_V << OTP_DEBUG_BLOCK0_BACKUP3_W1_S)
+#define OTP_DEBUG_BLOCK0_BACKUP3_W1_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP3_W1_S  0
+
+/** OTP_DEBUG_BLK0_BACKUP3_W2_REG register
+ *  Otp debuger block0 data register13.
+ */
+#define OTP_DEBUG_BLK0_BACKUP3_W2_REG (DR_REG_OTP_DEBUG_BASE + 0x30)
+/** OTP_DEBUG_BLOCK0_BACKUP3_W2 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block0 backup3 word2 data.
+ */
+#define OTP_DEBUG_BLOCK0_BACKUP3_W2    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP3_W2_M  (OTP_DEBUG_BLOCK0_BACKUP3_W2_V << OTP_DEBUG_BLOCK0_BACKUP3_W2_S)
+#define OTP_DEBUG_BLOCK0_BACKUP3_W2_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP3_W2_S  0
+
+/** OTP_DEBUG_BLK0_BACKUP3_W3_REG register
+ *  Otp debuger block0 data register14.
+ */
+#define OTP_DEBUG_BLK0_BACKUP3_W3_REG (DR_REG_OTP_DEBUG_BASE + 0x34)
+/** OTP_DEBUG_BLOCK0_BACKUP3_W3 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block0 backup3 word3 data.
+ */
+#define OTP_DEBUG_BLOCK0_BACKUP3_W3    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP3_W3_M  (OTP_DEBUG_BLOCK0_BACKUP3_W3_V << OTP_DEBUG_BLOCK0_BACKUP3_W3_S)
+#define OTP_DEBUG_BLOCK0_BACKUP3_W3_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP3_W3_S  0
+
+/** OTP_DEBUG_BLK0_BACKUP3_W4_REG register
+ *  Otp debuger block0 data register15.
+ */
+#define OTP_DEBUG_BLK0_BACKUP3_W4_REG (DR_REG_OTP_DEBUG_BASE + 0x38)
+/** OTP_DEBUG_BLOCK0_BACKUP3_W4 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block0 backup3 word4 data.
+ */
+#define OTP_DEBUG_BLOCK0_BACKUP3_W4    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP3_W4_M  (OTP_DEBUG_BLOCK0_BACKUP3_W4_V << OTP_DEBUG_BLOCK0_BACKUP3_W4_S)
+#define OTP_DEBUG_BLOCK0_BACKUP3_W4_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP3_W4_S  0
+
+/** OTP_DEBUG_BLK0_BACKUP3_W5_REG register
+ *  Otp debuger block0 data register16.
+ */
+#define OTP_DEBUG_BLK0_BACKUP3_W5_REG (DR_REG_OTP_DEBUG_BASE + 0x3c)
+/** OTP_DEBUG_BLOCK0_BACKUP3_W5 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block0 backup3 word5 data.
+ */
+#define OTP_DEBUG_BLOCK0_BACKUP3_W5    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP3_W5_M  (OTP_DEBUG_BLOCK0_BACKUP3_W5_V << OTP_DEBUG_BLOCK0_BACKUP3_W5_S)
+#define OTP_DEBUG_BLOCK0_BACKUP3_W5_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP3_W5_S  0
+
+/** OTP_DEBUG_BLK0_BACKUP4_W1_REG register
+ *  Otp debuger block0 data register17.
+ */
+#define OTP_DEBUG_BLK0_BACKUP4_W1_REG (DR_REG_OTP_DEBUG_BASE + 0x40)
+/** OTP_DEBUG_BLOCK0_BACKUP4_W1 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block0 backup4 word1 data.
+ */
+#define OTP_DEBUG_BLOCK0_BACKUP4_W1    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP4_W1_M  (OTP_DEBUG_BLOCK0_BACKUP4_W1_V << OTP_DEBUG_BLOCK0_BACKUP4_W1_S)
+#define OTP_DEBUG_BLOCK0_BACKUP4_W1_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP4_W1_S  0
+
+/** OTP_DEBUG_BLK0_BACKUP4_W2_REG register
+ *  Otp debuger block0 data register18.
+ */
+#define OTP_DEBUG_BLK0_BACKUP4_W2_REG (DR_REG_OTP_DEBUG_BASE + 0x44)
+/** OTP_DEBUG_BLOCK0_BACKUP4_W2 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block0 backup4 word2 data.
+ */
+#define OTP_DEBUG_BLOCK0_BACKUP4_W2    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP4_W2_M  (OTP_DEBUG_BLOCK0_BACKUP4_W2_V << OTP_DEBUG_BLOCK0_BACKUP4_W2_S)
+#define OTP_DEBUG_BLOCK0_BACKUP4_W2_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP4_W2_S  0
+
+/** OTP_DEBUG_BLK0_BACKUP4_W3_REG register
+ *  Otp debuger block0 data register19.
+ */
+#define OTP_DEBUG_BLK0_BACKUP4_W3_REG (DR_REG_OTP_DEBUG_BASE + 0x48)
+/** OTP_DEBUG_BLOCK0_BACKUP4_W3 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block0 backup4 word3 data.
+ */
+#define OTP_DEBUG_BLOCK0_BACKUP4_W3    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP4_W3_M  (OTP_DEBUG_BLOCK0_BACKUP4_W3_V << OTP_DEBUG_BLOCK0_BACKUP4_W3_S)
+#define OTP_DEBUG_BLOCK0_BACKUP4_W3_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP4_W3_S  0
+
+/** OTP_DEBUG_BLK0_BACKUP4_W4_REG register
+ *  Otp debuger block0 data register20.
+ */
+#define OTP_DEBUG_BLK0_BACKUP4_W4_REG (DR_REG_OTP_DEBUG_BASE + 0x4c)
+/** OTP_DEBUG_BLOCK0_BACKUP4_W4 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block0 backup4 word4 data.
+ */
+#define OTP_DEBUG_BLOCK0_BACKUP4_W4    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP4_W4_M  (OTP_DEBUG_BLOCK0_BACKUP4_W4_V << OTP_DEBUG_BLOCK0_BACKUP4_W4_S)
+#define OTP_DEBUG_BLOCK0_BACKUP4_W4_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP4_W4_S  0
+
+/** OTP_DEBUG_BLK0_BACKUP4_W5_REG register
+ *  Otp debuger block0 data register21.
+ */
+#define OTP_DEBUG_BLK0_BACKUP4_W5_REG (DR_REG_OTP_DEBUG_BASE + 0x50)
+/** OTP_DEBUG_BLOCK0_BACKUP4_W5 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block0 backup4 word5 data.
+ */
+#define OTP_DEBUG_BLOCK0_BACKUP4_W5    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP4_W5_M  (OTP_DEBUG_BLOCK0_BACKUP4_W5_V << OTP_DEBUG_BLOCK0_BACKUP4_W5_S)
+#define OTP_DEBUG_BLOCK0_BACKUP4_W5_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK0_BACKUP4_W5_S  0
+
+/** OTP_DEBUG_BLK1_W1_REG register
+ *  Otp debuger block1 data register1.
+ */
+#define OTP_DEBUG_BLK1_W1_REG (DR_REG_OTP_DEBUG_BASE + 0x54)
+/** OTP_DEBUG_BLOCK1_W1 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block1  word1 data.
+ */
+#define OTP_DEBUG_BLOCK1_W1    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK1_W1_M  (OTP_DEBUG_BLOCK1_W1_V << OTP_DEBUG_BLOCK1_W1_S)
+#define OTP_DEBUG_BLOCK1_W1_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK1_W1_S  0
+
+/** OTP_DEBUG_BLK1_W2_REG register
+ *  Otp debuger block1 data register2.
+ */
+#define OTP_DEBUG_BLK1_W2_REG (DR_REG_OTP_DEBUG_BASE + 0x58)
+/** OTP_DEBUG_BLOCK1_W2 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block1  word2 data.
+ */
+#define OTP_DEBUG_BLOCK1_W2    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK1_W2_M  (OTP_DEBUG_BLOCK1_W2_V << OTP_DEBUG_BLOCK1_W2_S)
+#define OTP_DEBUG_BLOCK1_W2_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK1_W2_S  0
+
+/** OTP_DEBUG_BLK1_W3_REG register
+ *  Otp debuger block1 data register3.
+ */
+#define OTP_DEBUG_BLK1_W3_REG (DR_REG_OTP_DEBUG_BASE + 0x5c)
+/** OTP_DEBUG_BLOCK1_W3 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block1  word3 data.
+ */
+#define OTP_DEBUG_BLOCK1_W3    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK1_W3_M  (OTP_DEBUG_BLOCK1_W3_V << OTP_DEBUG_BLOCK1_W3_S)
+#define OTP_DEBUG_BLOCK1_W3_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK1_W3_S  0
+
+/** OTP_DEBUG_BLK1_W4_REG register
+ *  Otp debuger block1 data register4.
+ */
+#define OTP_DEBUG_BLK1_W4_REG (DR_REG_OTP_DEBUG_BASE + 0x60)
+/** OTP_DEBUG_BLOCK1_W4 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block1  word4 data.
+ */
+#define OTP_DEBUG_BLOCK1_W4    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK1_W4_M  (OTP_DEBUG_BLOCK1_W4_V << OTP_DEBUG_BLOCK1_W4_S)
+#define OTP_DEBUG_BLOCK1_W4_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK1_W4_S  0
+
+/** OTP_DEBUG_BLK1_W5_REG register
+ *  Otp debuger block1 data register5.
+ */
+#define OTP_DEBUG_BLK1_W5_REG (DR_REG_OTP_DEBUG_BASE + 0x64)
+/** OTP_DEBUG_BLOCK1_W5 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block1  word5 data.
+ */
+#define OTP_DEBUG_BLOCK1_W5    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK1_W5_M  (OTP_DEBUG_BLOCK1_W5_V << OTP_DEBUG_BLOCK1_W5_S)
+#define OTP_DEBUG_BLOCK1_W5_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK1_W5_S  0
+
+/** OTP_DEBUG_BLK1_W6_REG register
+ *  Otp debuger block1 data register6.
+ */
+#define OTP_DEBUG_BLK1_W6_REG (DR_REG_OTP_DEBUG_BASE + 0x68)
+/** OTP_DEBUG_BLOCK1_W6 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block1  word6 data.
+ */
+#define OTP_DEBUG_BLOCK1_W6    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK1_W6_M  (OTP_DEBUG_BLOCK1_W6_V << OTP_DEBUG_BLOCK1_W6_S)
+#define OTP_DEBUG_BLOCK1_W6_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK1_W6_S  0
+
+/** OTP_DEBUG_BLK1_W7_REG register
+ *  Otp debuger block1 data register7.
+ */
+#define OTP_DEBUG_BLK1_W7_REG (DR_REG_OTP_DEBUG_BASE + 0x6c)
+/** OTP_DEBUG_BLOCK1_W7 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block1  word7 data.
+ */
+#define OTP_DEBUG_BLOCK1_W7    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK1_W7_M  (OTP_DEBUG_BLOCK1_W7_V << OTP_DEBUG_BLOCK1_W7_S)
+#define OTP_DEBUG_BLOCK1_W7_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK1_W7_S  0
+
+/** OTP_DEBUG_BLK1_W8_REG register
+ *  Otp debuger block1 data register8.
+ */
+#define OTP_DEBUG_BLK1_W8_REG (DR_REG_OTP_DEBUG_BASE + 0x70)
+/** OTP_DEBUG_BLOCK1_W8 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block1  word8 data.
+ */
+#define OTP_DEBUG_BLOCK1_W8    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK1_W8_M  (OTP_DEBUG_BLOCK1_W8_V << OTP_DEBUG_BLOCK1_W8_S)
+#define OTP_DEBUG_BLOCK1_W8_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK1_W8_S  0
+
+/** OTP_DEBUG_BLK1_W9_REG register
+ *  Otp debuger block1 data register9.
+ */
+#define OTP_DEBUG_BLK1_W9_REG (DR_REG_OTP_DEBUG_BASE + 0x74)
+/** OTP_DEBUG_BLOCK1_W9 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block1  word9 data.
+ */
+#define OTP_DEBUG_BLOCK1_W9    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK1_W9_M  (OTP_DEBUG_BLOCK1_W9_V << OTP_DEBUG_BLOCK1_W9_S)
+#define OTP_DEBUG_BLOCK1_W9_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK1_W9_S  0
+
+/** OTP_DEBUG_BLK2_W1_REG register
+ *  Otp debuger block2 data register1.
+ */
+#define OTP_DEBUG_BLK2_W1_REG (DR_REG_OTP_DEBUG_BASE + 0x78)
+/** OTP_DEBUG_BLOCK2_W1 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block2 word1 data.
+ */
+#define OTP_DEBUG_BLOCK2_W1    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK2_W1_M  (OTP_DEBUG_BLOCK2_W1_V << OTP_DEBUG_BLOCK2_W1_S)
+#define OTP_DEBUG_BLOCK2_W1_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK2_W1_S  0
+
+/** OTP_DEBUG_BLK2_W2_REG register
+ *  Otp debuger block2 data register2.
+ */
+#define OTP_DEBUG_BLK2_W2_REG (DR_REG_OTP_DEBUG_BASE + 0x7c)
+/** OTP_DEBUG_BLOCK2_W2 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block2 word2 data.
+ */
+#define OTP_DEBUG_BLOCK2_W2    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK2_W2_M  (OTP_DEBUG_BLOCK2_W2_V << OTP_DEBUG_BLOCK2_W2_S)
+#define OTP_DEBUG_BLOCK2_W2_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK2_W2_S  0
+
+/** OTP_DEBUG_BLK2_W3_REG register
+ *  Otp debuger block2 data register3.
+ */
+#define OTP_DEBUG_BLK2_W3_REG (DR_REG_OTP_DEBUG_BASE + 0x80)
+/** OTP_DEBUG_BLOCK2_W3 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block2 word3 data.
+ */
+#define OTP_DEBUG_BLOCK2_W3    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK2_W3_M  (OTP_DEBUG_BLOCK2_W3_V << OTP_DEBUG_BLOCK2_W3_S)
+#define OTP_DEBUG_BLOCK2_W3_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK2_W3_S  0
+
+/** OTP_DEBUG_BLK2_W4_REG register
+ *  Otp debuger block2 data register4.
+ */
+#define OTP_DEBUG_BLK2_W4_REG (DR_REG_OTP_DEBUG_BASE + 0x84)
+/** OTP_DEBUG_BLOCK2_W4 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block2 word4 data.
+ */
+#define OTP_DEBUG_BLOCK2_W4    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK2_W4_M  (OTP_DEBUG_BLOCK2_W4_V << OTP_DEBUG_BLOCK2_W4_S)
+#define OTP_DEBUG_BLOCK2_W4_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK2_W4_S  0
+
+/** OTP_DEBUG_BLK2_W5_REG register
+ *  Otp debuger block2 data register5.
+ */
+#define OTP_DEBUG_BLK2_W5_REG (DR_REG_OTP_DEBUG_BASE + 0x88)
+/** OTP_DEBUG_BLOCK2_W5 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block2 word5 data.
+ */
+#define OTP_DEBUG_BLOCK2_W5    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK2_W5_M  (OTP_DEBUG_BLOCK2_W5_V << OTP_DEBUG_BLOCK2_W5_S)
+#define OTP_DEBUG_BLOCK2_W5_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK2_W5_S  0
+
+/** OTP_DEBUG_BLK2_W6_REG register
+ *  Otp debuger block2 data register6.
+ */
+#define OTP_DEBUG_BLK2_W6_REG (DR_REG_OTP_DEBUG_BASE + 0x8c)
+/** OTP_DEBUG_BLOCK2_W6 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block2 word6 data.
+ */
+#define OTP_DEBUG_BLOCK2_W6    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK2_W6_M  (OTP_DEBUG_BLOCK2_W6_V << OTP_DEBUG_BLOCK2_W6_S)
+#define OTP_DEBUG_BLOCK2_W6_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK2_W6_S  0
+
+/** OTP_DEBUG_BLK2_W7_REG register
+ *  Otp debuger block2 data register7.
+ */
+#define OTP_DEBUG_BLK2_W7_REG (DR_REG_OTP_DEBUG_BASE + 0x90)
+/** OTP_DEBUG_BLOCK2_W7 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block2 word7 data.
+ */
+#define OTP_DEBUG_BLOCK2_W7    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK2_W7_M  (OTP_DEBUG_BLOCK2_W7_V << OTP_DEBUG_BLOCK2_W7_S)
+#define OTP_DEBUG_BLOCK2_W7_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK2_W7_S  0
+
+/** OTP_DEBUG_BLK2_W8_REG register
+ *  Otp debuger block2 data register8.
+ */
+#define OTP_DEBUG_BLK2_W8_REG (DR_REG_OTP_DEBUG_BASE + 0x94)
+/** OTP_DEBUG_BLOCK2_W8 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block2 word8 data.
+ */
+#define OTP_DEBUG_BLOCK2_W8    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK2_W8_M  (OTP_DEBUG_BLOCK2_W8_V << OTP_DEBUG_BLOCK2_W8_S)
+#define OTP_DEBUG_BLOCK2_W8_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK2_W8_S  0
+
+/** OTP_DEBUG_BLK2_W9_REG register
+ *  Otp debuger block2 data register9.
+ */
+#define OTP_DEBUG_BLK2_W9_REG (DR_REG_OTP_DEBUG_BASE + 0x98)
+/** OTP_DEBUG_BLOCK2_W9 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block2 word9 data.
+ */
+#define OTP_DEBUG_BLOCK2_W9    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK2_W9_M  (OTP_DEBUG_BLOCK2_W9_V << OTP_DEBUG_BLOCK2_W9_S)
+#define OTP_DEBUG_BLOCK2_W9_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK2_W9_S  0
+
+/** OTP_DEBUG_BLK2_W10_REG register
+ *  Otp debuger block2 data register10.
+ */
+#define OTP_DEBUG_BLK2_W10_REG (DR_REG_OTP_DEBUG_BASE + 0x9c)
+/** OTP_DEBUG_BLOCK2_W10 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block2 word10 data.
+ */
+#define OTP_DEBUG_BLOCK2_W10    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK2_W10_M  (OTP_DEBUG_BLOCK2_W10_V << OTP_DEBUG_BLOCK2_W10_S)
+#define OTP_DEBUG_BLOCK2_W10_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK2_W10_S  0
+
+/** OTP_DEBUG_BLK2_W11_REG register
+ *  Otp debuger block2 data register11.
+ */
+#define OTP_DEBUG_BLK2_W11_REG (DR_REG_OTP_DEBUG_BASE + 0xa0)
+/** OTP_DEBUG_BLOCK2_W11 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block2 word11 data.
+ */
+#define OTP_DEBUG_BLOCK2_W11    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK2_W11_M  (OTP_DEBUG_BLOCK2_W11_V << OTP_DEBUG_BLOCK2_W11_S)
+#define OTP_DEBUG_BLOCK2_W11_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK2_W11_S  0
+
+/** OTP_DEBUG_BLK3_W1_REG register
+ *  Otp debuger block3 data register1.
+ */
+#define OTP_DEBUG_BLK3_W1_REG (DR_REG_OTP_DEBUG_BASE + 0xa4)
+/** OTP_DEBUG_BLOCK3_W1 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block3 word1 data.
+ */
+#define OTP_DEBUG_BLOCK3_W1    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK3_W1_M  (OTP_DEBUG_BLOCK3_W1_V << OTP_DEBUG_BLOCK3_W1_S)
+#define OTP_DEBUG_BLOCK3_W1_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK3_W1_S  0
+
+/** OTP_DEBUG_BLK3_W2_REG register
+ *  Otp debuger block3 data register2.
+ */
+#define OTP_DEBUG_BLK3_W2_REG (DR_REG_OTP_DEBUG_BASE + 0xa8)
+/** OTP_DEBUG_BLOCK3_W2 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block3 word2 data.
+ */
+#define OTP_DEBUG_BLOCK3_W2    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK3_W2_M  (OTP_DEBUG_BLOCK3_W2_V << OTP_DEBUG_BLOCK3_W2_S)
+#define OTP_DEBUG_BLOCK3_W2_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK3_W2_S  0
+
+/** OTP_DEBUG_BLK3_W3_REG register
+ *  Otp debuger block3 data register3.
+ */
+#define OTP_DEBUG_BLK3_W3_REG (DR_REG_OTP_DEBUG_BASE + 0xac)
+/** OTP_DEBUG_BLOCK3_W3 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block3 word3 data.
+ */
+#define OTP_DEBUG_BLOCK3_W3    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK3_W3_M  (OTP_DEBUG_BLOCK3_W3_V << OTP_DEBUG_BLOCK3_W3_S)
+#define OTP_DEBUG_BLOCK3_W3_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK3_W3_S  0
+
+/** OTP_DEBUG_BLK3_W4_REG register
+ *  Otp debuger block3 data register4.
+ */
+#define OTP_DEBUG_BLK3_W4_REG (DR_REG_OTP_DEBUG_BASE + 0xb0)
+/** OTP_DEBUG_BLOCK3_W4 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block3 word4 data.
+ */
+#define OTP_DEBUG_BLOCK3_W4    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK3_W4_M  (OTP_DEBUG_BLOCK3_W4_V << OTP_DEBUG_BLOCK3_W4_S)
+#define OTP_DEBUG_BLOCK3_W4_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK3_W4_S  0
+
+/** OTP_DEBUG_BLK3_W5_REG register
+ *  Otp debuger block3 data register5.
+ */
+#define OTP_DEBUG_BLK3_W5_REG (DR_REG_OTP_DEBUG_BASE + 0xb4)
+/** OTP_DEBUG_BLOCK3_W5 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block3 word5 data.
+ */
+#define OTP_DEBUG_BLOCK3_W5    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK3_W5_M  (OTP_DEBUG_BLOCK3_W5_V << OTP_DEBUG_BLOCK3_W5_S)
+#define OTP_DEBUG_BLOCK3_W5_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK3_W5_S  0
+
+/** OTP_DEBUG_BLK3_W6_REG register
+ *  Otp debuger block3 data register6.
+ */
+#define OTP_DEBUG_BLK3_W6_REG (DR_REG_OTP_DEBUG_BASE + 0xb8)
+/** OTP_DEBUG_BLOCK3_W6 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block3 word6 data.
+ */
+#define OTP_DEBUG_BLOCK3_W6    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK3_W6_M  (OTP_DEBUG_BLOCK3_W6_V << OTP_DEBUG_BLOCK3_W6_S)
+#define OTP_DEBUG_BLOCK3_W6_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK3_W6_S  0
+
+/** OTP_DEBUG_BLK3_W7_REG register
+ *  Otp debuger block3 data register7.
+ */
+#define OTP_DEBUG_BLK3_W7_REG (DR_REG_OTP_DEBUG_BASE + 0xbc)
+/** OTP_DEBUG_BLOCK3_W7 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block3 word7 data.
+ */
+#define OTP_DEBUG_BLOCK3_W7    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK3_W7_M  (OTP_DEBUG_BLOCK3_W7_V << OTP_DEBUG_BLOCK3_W7_S)
+#define OTP_DEBUG_BLOCK3_W7_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK3_W7_S  0
+
+/** OTP_DEBUG_BLK3_W8_REG register
+ *  Otp debuger block3 data register8.
+ */
+#define OTP_DEBUG_BLK3_W8_REG (DR_REG_OTP_DEBUG_BASE + 0xc0)
+/** OTP_DEBUG_BLOCK3_W8 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block3 word8 data.
+ */
+#define OTP_DEBUG_BLOCK3_W8    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK3_W8_M  (OTP_DEBUG_BLOCK3_W8_V << OTP_DEBUG_BLOCK3_W8_S)
+#define OTP_DEBUG_BLOCK3_W8_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK3_W8_S  0
+
+/** OTP_DEBUG_BLK3_W9_REG register
+ *  Otp debuger block3 data register9.
+ */
+#define OTP_DEBUG_BLK3_W9_REG (DR_REG_OTP_DEBUG_BASE + 0xc4)
+/** OTP_DEBUG_BLOCK3_W9 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block3 word9 data.
+ */
+#define OTP_DEBUG_BLOCK3_W9    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK3_W9_M  (OTP_DEBUG_BLOCK3_W9_V << OTP_DEBUG_BLOCK3_W9_S)
+#define OTP_DEBUG_BLOCK3_W9_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK3_W9_S  0
+
+/** OTP_DEBUG_BLK3_W10_REG register
+ *  Otp debuger block3 data register10.
+ */
+#define OTP_DEBUG_BLK3_W10_REG (DR_REG_OTP_DEBUG_BASE + 0xc8)
+/** OTP_DEBUG_BLOCK3_W10 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block3 word10 data.
+ */
+#define OTP_DEBUG_BLOCK3_W10    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK3_W10_M  (OTP_DEBUG_BLOCK3_W10_V << OTP_DEBUG_BLOCK3_W10_S)
+#define OTP_DEBUG_BLOCK3_W10_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK3_W10_S  0
+
+/** OTP_DEBUG_BLK3_W11_REG register
+ *  Otp debuger block3 data register11.
+ */
+#define OTP_DEBUG_BLK3_W11_REG (DR_REG_OTP_DEBUG_BASE + 0xcc)
+/** OTP_DEBUG_BLOCK3_W11 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block3 word11 data.
+ */
+#define OTP_DEBUG_BLOCK3_W11    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK3_W11_M  (OTP_DEBUG_BLOCK3_W11_V << OTP_DEBUG_BLOCK3_W11_S)
+#define OTP_DEBUG_BLOCK3_W11_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK3_W11_S  0
+
+/** OTP_DEBUG_BLK4_W1_REG register
+ *  Otp debuger block4 data register1.
+ */
+#define OTP_DEBUG_BLK4_W1_REG (DR_REG_OTP_DEBUG_BASE + 0xd0)
+/** OTP_DEBUG_BLOCK4_W1 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block4 word1 data.
+ */
+#define OTP_DEBUG_BLOCK4_W1    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK4_W1_M  (OTP_DEBUG_BLOCK4_W1_V << OTP_DEBUG_BLOCK4_W1_S)
+#define OTP_DEBUG_BLOCK4_W1_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK4_W1_S  0
+
+/** OTP_DEBUG_BLK4_W2_REG register
+ *  Otp debuger block4 data register2.
+ */
+#define OTP_DEBUG_BLK4_W2_REG (DR_REG_OTP_DEBUG_BASE + 0xd4)
+/** OTP_DEBUG_BLOCK4_W2 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block4 word2 data.
+ */
+#define OTP_DEBUG_BLOCK4_W2    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK4_W2_M  (OTP_DEBUG_BLOCK4_W2_V << OTP_DEBUG_BLOCK4_W2_S)
+#define OTP_DEBUG_BLOCK4_W2_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK4_W2_S  0
+
+/** OTP_DEBUG_BLK4_W3_REG register
+ *  Otp debuger block4 data register3.
+ */
+#define OTP_DEBUG_BLK4_W3_REG (DR_REG_OTP_DEBUG_BASE + 0xd8)
+/** OTP_DEBUG_BLOCK4_W3 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block4 word3 data.
+ */
+#define OTP_DEBUG_BLOCK4_W3    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK4_W3_M  (OTP_DEBUG_BLOCK4_W3_V << OTP_DEBUG_BLOCK4_W3_S)
+#define OTP_DEBUG_BLOCK4_W3_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK4_W3_S  0
+
+/** OTP_DEBUG_BLK4_W4_REG register
+ *  Otp debuger block4 data register4.
+ */
+#define OTP_DEBUG_BLK4_W4_REG (DR_REG_OTP_DEBUG_BASE + 0xdc)
+/** OTP_DEBUG_BLOCK4_W4 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block4 word4 data.
+ */
+#define OTP_DEBUG_BLOCK4_W4    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK4_W4_M  (OTP_DEBUG_BLOCK4_W4_V << OTP_DEBUG_BLOCK4_W4_S)
+#define OTP_DEBUG_BLOCK4_W4_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK4_W4_S  0
+
+/** OTP_DEBUG_BLK4_W5_REG register
+ *  Otp debuger block4 data register5.
+ */
+#define OTP_DEBUG_BLK4_W5_REG (DR_REG_OTP_DEBUG_BASE + 0xe0)
+/** OTP_DEBUG_BLOCK4_W5 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block4 word5 data.
+ */
+#define OTP_DEBUG_BLOCK4_W5    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK4_W5_M  (OTP_DEBUG_BLOCK4_W5_V << OTP_DEBUG_BLOCK4_W5_S)
+#define OTP_DEBUG_BLOCK4_W5_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK4_W5_S  0
+
+/** OTP_DEBUG_BLK4_W6_REG register
+ *  Otp debuger block4 data register6.
+ */
+#define OTP_DEBUG_BLK4_W6_REG (DR_REG_OTP_DEBUG_BASE + 0xe4)
+/** OTP_DEBUG_BLOCK4_W6 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block4 word6 data.
+ */
+#define OTP_DEBUG_BLOCK4_W6    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK4_W6_M  (OTP_DEBUG_BLOCK4_W6_V << OTP_DEBUG_BLOCK4_W6_S)
+#define OTP_DEBUG_BLOCK4_W6_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK4_W6_S  0
+
+/** OTP_DEBUG_BLK4_W7_REG register
+ *  Otp debuger block4 data register7.
+ */
+#define OTP_DEBUG_BLK4_W7_REG (DR_REG_OTP_DEBUG_BASE + 0xe8)
+/** OTP_DEBUG_BLOCK4_W7 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block4 word7 data.
+ */
+#define OTP_DEBUG_BLOCK4_W7    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK4_W7_M  (OTP_DEBUG_BLOCK4_W7_V << OTP_DEBUG_BLOCK4_W7_S)
+#define OTP_DEBUG_BLOCK4_W7_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK4_W7_S  0
+
+/** OTP_DEBUG_BLK4_W8_REG register
+ *  Otp debuger block4 data register8.
+ */
+#define OTP_DEBUG_BLK4_W8_REG (DR_REG_OTP_DEBUG_BASE + 0xec)
+/** OTP_DEBUG_BLOCK4_W8 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block4 word8 data.
+ */
+#define OTP_DEBUG_BLOCK4_W8    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK4_W8_M  (OTP_DEBUG_BLOCK4_W8_V << OTP_DEBUG_BLOCK4_W8_S)
+#define OTP_DEBUG_BLOCK4_W8_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK4_W8_S  0
+
+/** OTP_DEBUG_BLK4_W9_REG register
+ *  Otp debuger block4 data register9.
+ */
+#define OTP_DEBUG_BLK4_W9_REG (DR_REG_OTP_DEBUG_BASE + 0xf0)
+/** OTP_DEBUG_BLOCK4_W9 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block4 word9 data.
+ */
+#define OTP_DEBUG_BLOCK4_W9    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK4_W9_M  (OTP_DEBUG_BLOCK4_W9_V << OTP_DEBUG_BLOCK4_W9_S)
+#define OTP_DEBUG_BLOCK4_W9_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK4_W9_S  0
+
+/** OTP_DEBUG_BLK4_W10_REG register
+ *  Otp debuger block4 data registe10.
+ */
+#define OTP_DEBUG_BLK4_W10_REG (DR_REG_OTP_DEBUG_BASE + 0xf4)
+/** OTP_DEBUG_BLOCK4_W10 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block4 word10 data.
+ */
+#define OTP_DEBUG_BLOCK4_W10    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK4_W10_M  (OTP_DEBUG_BLOCK4_W10_V << OTP_DEBUG_BLOCK4_W10_S)
+#define OTP_DEBUG_BLOCK4_W10_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK4_W10_S  0
+
+/** OTP_DEBUG_BLK4_W11_REG register
+ *  Otp debuger block4 data register11.
+ */
+#define OTP_DEBUG_BLK4_W11_REG (DR_REG_OTP_DEBUG_BASE + 0xf8)
+/** OTP_DEBUG_BLOCK4_W11 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block4 word11 data.
+ */
+#define OTP_DEBUG_BLOCK4_W11    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK4_W11_M  (OTP_DEBUG_BLOCK4_W11_V << OTP_DEBUG_BLOCK4_W11_S)
+#define OTP_DEBUG_BLOCK4_W11_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK4_W11_S  0
+
+/** OTP_DEBUG_BLK5_W1_REG register
+ *  Otp debuger block5 data register1.
+ */
+#define OTP_DEBUG_BLK5_W1_REG (DR_REG_OTP_DEBUG_BASE + 0xfc)
+/** OTP_DEBUG_BLOCK5_W1 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block5 word1 data.
+ */
+#define OTP_DEBUG_BLOCK5_W1    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK5_W1_M  (OTP_DEBUG_BLOCK5_W1_V << OTP_DEBUG_BLOCK5_W1_S)
+#define OTP_DEBUG_BLOCK5_W1_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK5_W1_S  0
+
+/** OTP_DEBUG_BLK5_W2_REG register
+ *  Otp debuger block5 data register2.
+ */
+#define OTP_DEBUG_BLK5_W2_REG (DR_REG_OTP_DEBUG_BASE + 0x100)
+/** OTP_DEBUG_BLOCK5_W2 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block5 word2 data.
+ */
+#define OTP_DEBUG_BLOCK5_W2    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK5_W2_M  (OTP_DEBUG_BLOCK5_W2_V << OTP_DEBUG_BLOCK5_W2_S)
+#define OTP_DEBUG_BLOCK5_W2_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK5_W2_S  0
+
+/** OTP_DEBUG_BLK5_W3_REG register
+ *  Otp debuger block5 data register3.
+ */
+#define OTP_DEBUG_BLK5_W3_REG (DR_REG_OTP_DEBUG_BASE + 0x104)
+/** OTP_DEBUG_BLOCK5_W3 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block5 word3 data.
+ */
+#define OTP_DEBUG_BLOCK5_W3    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK5_W3_M  (OTP_DEBUG_BLOCK5_W3_V << OTP_DEBUG_BLOCK5_W3_S)
+#define OTP_DEBUG_BLOCK5_W3_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK5_W3_S  0
+
+/** OTP_DEBUG_BLK5_W4_REG register
+ *  Otp debuger block5 data register4.
+ */
+#define OTP_DEBUG_BLK5_W4_REG (DR_REG_OTP_DEBUG_BASE + 0x108)
+/** OTP_DEBUG_BLOCK5_W4 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block5 word4 data.
+ */
+#define OTP_DEBUG_BLOCK5_W4    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK5_W4_M  (OTP_DEBUG_BLOCK5_W4_V << OTP_DEBUG_BLOCK5_W4_S)
+#define OTP_DEBUG_BLOCK5_W4_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK5_W4_S  0
+
+/** OTP_DEBUG_BLK5_W5_REG register
+ *  Otp debuger block5 data register5.
+ */
+#define OTP_DEBUG_BLK5_W5_REG (DR_REG_OTP_DEBUG_BASE + 0x10c)
+/** OTP_DEBUG_BLOCK5_W5 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block5 word5 data.
+ */
+#define OTP_DEBUG_BLOCK5_W5    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK5_W5_M  (OTP_DEBUG_BLOCK5_W5_V << OTP_DEBUG_BLOCK5_W5_S)
+#define OTP_DEBUG_BLOCK5_W5_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK5_W5_S  0
+
+/** OTP_DEBUG_BLK5_W6_REG register
+ *  Otp debuger block5 data register6.
+ */
+#define OTP_DEBUG_BLK5_W6_REG (DR_REG_OTP_DEBUG_BASE + 0x110)
+/** OTP_DEBUG_BLOCK5_W6 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block5 word6 data.
+ */
+#define OTP_DEBUG_BLOCK5_W6    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK5_W6_M  (OTP_DEBUG_BLOCK5_W6_V << OTP_DEBUG_BLOCK5_W6_S)
+#define OTP_DEBUG_BLOCK5_W6_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK5_W6_S  0
+
+/** OTP_DEBUG_BLK5_W7_REG register
+ *  Otp debuger block5 data register7.
+ */
+#define OTP_DEBUG_BLK5_W7_REG (DR_REG_OTP_DEBUG_BASE + 0x114)
+/** OTP_DEBUG_BLOCK5_W7 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block5 word7 data.
+ */
+#define OTP_DEBUG_BLOCK5_W7    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK5_W7_M  (OTP_DEBUG_BLOCK5_W7_V << OTP_DEBUG_BLOCK5_W7_S)
+#define OTP_DEBUG_BLOCK5_W7_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK5_W7_S  0
+
+/** OTP_DEBUG_BLK5_W8_REG register
+ *  Otp debuger block5 data register8.
+ */
+#define OTP_DEBUG_BLK5_W8_REG (DR_REG_OTP_DEBUG_BASE + 0x118)
+/** OTP_DEBUG_BLOCK5_W8 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block5 word8 data.
+ */
+#define OTP_DEBUG_BLOCK5_W8    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK5_W8_M  (OTP_DEBUG_BLOCK5_W8_V << OTP_DEBUG_BLOCK5_W8_S)
+#define OTP_DEBUG_BLOCK5_W8_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK5_W8_S  0
+
+/** OTP_DEBUG_BLK5_W9_REG register
+ *  Otp debuger block5 data register9.
+ */
+#define OTP_DEBUG_BLK5_W9_REG (DR_REG_OTP_DEBUG_BASE + 0x11c)
+/** OTP_DEBUG_BLOCK5_W9 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block5 word9 data.
+ */
+#define OTP_DEBUG_BLOCK5_W9    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK5_W9_M  (OTP_DEBUG_BLOCK5_W9_V << OTP_DEBUG_BLOCK5_W9_S)
+#define OTP_DEBUG_BLOCK5_W9_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK5_W9_S  0
+
+/** OTP_DEBUG_BLK5_W10_REG register
+ *  Otp debuger block5 data register10.
+ */
+#define OTP_DEBUG_BLK5_W10_REG (DR_REG_OTP_DEBUG_BASE + 0x120)
+/** OTP_DEBUG_BLOCK5_W10 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block5 word10 data.
+ */
+#define OTP_DEBUG_BLOCK5_W10    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK5_W10_M  (OTP_DEBUG_BLOCK5_W10_V << OTP_DEBUG_BLOCK5_W10_S)
+#define OTP_DEBUG_BLOCK5_W10_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK5_W10_S  0
+
+/** OTP_DEBUG_BLK5_W11_REG register
+ *  Otp debuger block5 data register11.
+ */
+#define OTP_DEBUG_BLK5_W11_REG (DR_REG_OTP_DEBUG_BASE + 0x124)
+/** OTP_DEBUG_BLOCK5_W11 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block5 word11 data.
+ */
+#define OTP_DEBUG_BLOCK5_W11    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK5_W11_M  (OTP_DEBUG_BLOCK5_W11_V << OTP_DEBUG_BLOCK5_W11_S)
+#define OTP_DEBUG_BLOCK5_W11_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK5_W11_S  0
+
+/** OTP_DEBUG_BLK6_W1_REG register
+ *  Otp debuger block6 data register1.
+ */
+#define OTP_DEBUG_BLK6_W1_REG (DR_REG_OTP_DEBUG_BASE + 0x128)
+/** OTP_DEBUG_BLOCK6_W1 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block6 word1 data.
+ */
+#define OTP_DEBUG_BLOCK6_W1    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK6_W1_M  (OTP_DEBUG_BLOCK6_W1_V << OTP_DEBUG_BLOCK6_W1_S)
+#define OTP_DEBUG_BLOCK6_W1_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK6_W1_S  0
+
+/** OTP_DEBUG_BLK6_W2_REG register
+ *  Otp debuger block6 data register2.
+ */
+#define OTP_DEBUG_BLK6_W2_REG (DR_REG_OTP_DEBUG_BASE + 0x12c)
+/** OTP_DEBUG_BLOCK6_W2 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block6 word2 data.
+ */
+#define OTP_DEBUG_BLOCK6_W2    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK6_W2_M  (OTP_DEBUG_BLOCK6_W2_V << OTP_DEBUG_BLOCK6_W2_S)
+#define OTP_DEBUG_BLOCK6_W2_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK6_W2_S  0
+
+/** OTP_DEBUG_BLK6_W3_REG register
+ *  Otp debuger block6 data register3.
+ */
+#define OTP_DEBUG_BLK6_W3_REG (DR_REG_OTP_DEBUG_BASE + 0x130)
+/** OTP_DEBUG_BLOCK6_W3 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block6 word3 data.
+ */
+#define OTP_DEBUG_BLOCK6_W3    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK6_W3_M  (OTP_DEBUG_BLOCK6_W3_V << OTP_DEBUG_BLOCK6_W3_S)
+#define OTP_DEBUG_BLOCK6_W3_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK6_W3_S  0
+
+/** OTP_DEBUG_BLK6_W4_REG register
+ *  Otp debuger block6 data register4.
+ */
+#define OTP_DEBUG_BLK6_W4_REG (DR_REG_OTP_DEBUG_BASE + 0x134)
+/** OTP_DEBUG_BLOCK6_W4 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block6 word4 data.
+ */
+#define OTP_DEBUG_BLOCK6_W4    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK6_W4_M  (OTP_DEBUG_BLOCK6_W4_V << OTP_DEBUG_BLOCK6_W4_S)
+#define OTP_DEBUG_BLOCK6_W4_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK6_W4_S  0
+
+/** OTP_DEBUG_BLK6_W5_REG register
+ *  Otp debuger block6 data register5.
+ */
+#define OTP_DEBUG_BLK6_W5_REG (DR_REG_OTP_DEBUG_BASE + 0x138)
+/** OTP_DEBUG_BLOCK6_W5 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block6 word5 data.
+ */
+#define OTP_DEBUG_BLOCK6_W5    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK6_W5_M  (OTP_DEBUG_BLOCK6_W5_V << OTP_DEBUG_BLOCK6_W5_S)
+#define OTP_DEBUG_BLOCK6_W5_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK6_W5_S  0
+
+/** OTP_DEBUG_BLK6_W6_REG register
+ *  Otp debuger block6 data register6.
+ */
+#define OTP_DEBUG_BLK6_W6_REG (DR_REG_OTP_DEBUG_BASE + 0x13c)
+/** OTP_DEBUG_BLOCK6_W6 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block6 word6 data.
+ */
+#define OTP_DEBUG_BLOCK6_W6    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK6_W6_M  (OTP_DEBUG_BLOCK6_W6_V << OTP_DEBUG_BLOCK6_W6_S)
+#define OTP_DEBUG_BLOCK6_W6_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK6_W6_S  0
+
+/** OTP_DEBUG_BLK6_W7_REG register
+ *  Otp debuger block6 data register7.
+ */
+#define OTP_DEBUG_BLK6_W7_REG (DR_REG_OTP_DEBUG_BASE + 0x140)
+/** OTP_DEBUG_BLOCK6_W7 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block6 word7 data.
+ */
+#define OTP_DEBUG_BLOCK6_W7    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK6_W7_M  (OTP_DEBUG_BLOCK6_W7_V << OTP_DEBUG_BLOCK6_W7_S)
+#define OTP_DEBUG_BLOCK6_W7_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK6_W7_S  0
+
+/** OTP_DEBUG_BLK6_W8_REG register
+ *  Otp debuger block6 data register8.
+ */
+#define OTP_DEBUG_BLK6_W8_REG (DR_REG_OTP_DEBUG_BASE + 0x144)
+/** OTP_DEBUG_BLOCK6_W8 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block6 word8 data.
+ */
+#define OTP_DEBUG_BLOCK6_W8    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK6_W8_M  (OTP_DEBUG_BLOCK6_W8_V << OTP_DEBUG_BLOCK6_W8_S)
+#define OTP_DEBUG_BLOCK6_W8_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK6_W8_S  0
+
+/** OTP_DEBUG_BLK6_W9_REG register
+ *  Otp debuger block6 data register9.
+ */
+#define OTP_DEBUG_BLK6_W9_REG (DR_REG_OTP_DEBUG_BASE + 0x148)
+/** OTP_DEBUG_BLOCK6_W9 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block6 word9 data.
+ */
+#define OTP_DEBUG_BLOCK6_W9    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK6_W9_M  (OTP_DEBUG_BLOCK6_W9_V << OTP_DEBUG_BLOCK6_W9_S)
+#define OTP_DEBUG_BLOCK6_W9_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK6_W9_S  0
+
+/** OTP_DEBUG_BLK6_W10_REG register
+ *  Otp debuger block6 data register10.
+ */
+#define OTP_DEBUG_BLK6_W10_REG (DR_REG_OTP_DEBUG_BASE + 0x14c)
+/** OTP_DEBUG_BLOCK6_W10 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block6 word10 data.
+ */
+#define OTP_DEBUG_BLOCK6_W10    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK6_W10_M  (OTP_DEBUG_BLOCK6_W10_V << OTP_DEBUG_BLOCK6_W10_S)
+#define OTP_DEBUG_BLOCK6_W10_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK6_W10_S  0
+
+/** OTP_DEBUG_BLK6_W11_REG register
+ *  Otp debuger block6 data register11.
+ */
+#define OTP_DEBUG_BLK6_W11_REG (DR_REG_OTP_DEBUG_BASE + 0x150)
+/** OTP_DEBUG_BLOCK6_W11 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block6 word11 data.
+ */
+#define OTP_DEBUG_BLOCK6_W11    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK6_W11_M  (OTP_DEBUG_BLOCK6_W11_V << OTP_DEBUG_BLOCK6_W11_S)
+#define OTP_DEBUG_BLOCK6_W11_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK6_W11_S  0
+
+/** OTP_DEBUG_BLK7_W1_REG register
+ *  Otp debuger block7 data register1.
+ */
+#define OTP_DEBUG_BLK7_W1_REG (DR_REG_OTP_DEBUG_BASE + 0x154)
+/** OTP_DEBUG_BLOCK7_W1 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block7 word1 data.
+ */
+#define OTP_DEBUG_BLOCK7_W1    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK7_W1_M  (OTP_DEBUG_BLOCK7_W1_V << OTP_DEBUG_BLOCK7_W1_S)
+#define OTP_DEBUG_BLOCK7_W1_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK7_W1_S  0
+
+/** OTP_DEBUG_BLK7_W2_REG register
+ *  Otp debuger block7 data register2.
+ */
+#define OTP_DEBUG_BLK7_W2_REG (DR_REG_OTP_DEBUG_BASE + 0x158)
+/** OTP_DEBUG_BLOCK7_W2 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block7 word2 data.
+ */
+#define OTP_DEBUG_BLOCK7_W2    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK7_W2_M  (OTP_DEBUG_BLOCK7_W2_V << OTP_DEBUG_BLOCK7_W2_S)
+#define OTP_DEBUG_BLOCK7_W2_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK7_W2_S  0
+
+/** OTP_DEBUG_BLK7_W3_REG register
+ *  Otp debuger block7 data register3.
+ */
+#define OTP_DEBUG_BLK7_W3_REG (DR_REG_OTP_DEBUG_BASE + 0x15c)
+/** OTP_DEBUG_BLOCK7_W3 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block7 word3 data.
+ */
+#define OTP_DEBUG_BLOCK7_W3    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK7_W3_M  (OTP_DEBUG_BLOCK7_W3_V << OTP_DEBUG_BLOCK7_W3_S)
+#define OTP_DEBUG_BLOCK7_W3_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK7_W3_S  0
+
+/** OTP_DEBUG_BLK7_W4_REG register
+ *  Otp debuger block7 data register4.
+ */
+#define OTP_DEBUG_BLK7_W4_REG (DR_REG_OTP_DEBUG_BASE + 0x160)
+/** OTP_DEBUG_BLOCK7_W4 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block7 word4 data.
+ */
+#define OTP_DEBUG_BLOCK7_W4    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK7_W4_M  (OTP_DEBUG_BLOCK7_W4_V << OTP_DEBUG_BLOCK7_W4_S)
+#define OTP_DEBUG_BLOCK7_W4_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK7_W4_S  0
+
+/** OTP_DEBUG_BLK7_W5_REG register
+ *  Otp debuger block7 data register5.
+ */
+#define OTP_DEBUG_BLK7_W5_REG (DR_REG_OTP_DEBUG_BASE + 0x164)
+/** OTP_DEBUG_BLOCK7_W5 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block7 word5 data.
+ */
+#define OTP_DEBUG_BLOCK7_W5    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK7_W5_M  (OTP_DEBUG_BLOCK7_W5_V << OTP_DEBUG_BLOCK7_W5_S)
+#define OTP_DEBUG_BLOCK7_W5_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK7_W5_S  0
+
+/** OTP_DEBUG_BLK7_W6_REG register
+ *  Otp debuger block7 data register6.
+ */
+#define OTP_DEBUG_BLK7_W6_REG (DR_REG_OTP_DEBUG_BASE + 0x168)
+/** OTP_DEBUG_BLOCK7_W6 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block7 word6 data.
+ */
+#define OTP_DEBUG_BLOCK7_W6    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK7_W6_M  (OTP_DEBUG_BLOCK7_W6_V << OTP_DEBUG_BLOCK7_W6_S)
+#define OTP_DEBUG_BLOCK7_W6_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK7_W6_S  0
+
+/** OTP_DEBUG_BLK7_W7_REG register
+ *  Otp debuger block7 data register7.
+ */
+#define OTP_DEBUG_BLK7_W7_REG (DR_REG_OTP_DEBUG_BASE + 0x16c)
+/** OTP_DEBUG_BLOCK7_W7 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block7 word7 data.
+ */
+#define OTP_DEBUG_BLOCK7_W7    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK7_W7_M  (OTP_DEBUG_BLOCK7_W7_V << OTP_DEBUG_BLOCK7_W7_S)
+#define OTP_DEBUG_BLOCK7_W7_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK7_W7_S  0
+
+/** OTP_DEBUG_BLK7_W8_REG register
+ *  Otp debuger block7 data register8.
+ */
+#define OTP_DEBUG_BLK7_W8_REG (DR_REG_OTP_DEBUG_BASE + 0x170)
+/** OTP_DEBUG_BLOCK7_W8 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block7 word8 data.
+ */
+#define OTP_DEBUG_BLOCK7_W8    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK7_W8_M  (OTP_DEBUG_BLOCK7_W8_V << OTP_DEBUG_BLOCK7_W8_S)
+#define OTP_DEBUG_BLOCK7_W8_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK7_W8_S  0
+
+/** OTP_DEBUG_BLK7_W9_REG register
+ *  Otp debuger block7 data register9.
+ */
+#define OTP_DEBUG_BLK7_W9_REG (DR_REG_OTP_DEBUG_BASE + 0x174)
+/** OTP_DEBUG_BLOCK7_W9 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block7 word9 data.
+ */
+#define OTP_DEBUG_BLOCK7_W9    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK7_W9_M  (OTP_DEBUG_BLOCK7_W9_V << OTP_DEBUG_BLOCK7_W9_S)
+#define OTP_DEBUG_BLOCK7_W9_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK7_W9_S  0
+
+/** OTP_DEBUG_BLK7_W10_REG register
+ *  Otp debuger block7 data register10.
+ */
+#define OTP_DEBUG_BLK7_W10_REG (DR_REG_OTP_DEBUG_BASE + 0x178)
+/** OTP_DEBUG_BLOCK7_W10 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block7 word10 data.
+ */
+#define OTP_DEBUG_BLOCK7_W10    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK7_W10_M  (OTP_DEBUG_BLOCK7_W10_V << OTP_DEBUG_BLOCK7_W10_S)
+#define OTP_DEBUG_BLOCK7_W10_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK7_W10_S  0
+
+/** OTP_DEBUG_BLK7_W11_REG register
+ *  Otp debuger block7 data register11.
+ */
+#define OTP_DEBUG_BLK7_W11_REG (DR_REG_OTP_DEBUG_BASE + 0x17c)
+/** OTP_DEBUG_BLOCK7_W11 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block7 word11 data.
+ */
+#define OTP_DEBUG_BLOCK7_W11    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK7_W11_M  (OTP_DEBUG_BLOCK7_W11_V << OTP_DEBUG_BLOCK7_W11_S)
+#define OTP_DEBUG_BLOCK7_W11_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK7_W11_S  0
+
+/** OTP_DEBUG_BLK8_W1_REG register
+ *  Otp debuger block8 data register1.
+ */
+#define OTP_DEBUG_BLK8_W1_REG (DR_REG_OTP_DEBUG_BASE + 0x180)
+/** OTP_DEBUG_BLOCK8_W1 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block8 word1 data.
+ */
+#define OTP_DEBUG_BLOCK8_W1    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK8_W1_M  (OTP_DEBUG_BLOCK8_W1_V << OTP_DEBUG_BLOCK8_W1_S)
+#define OTP_DEBUG_BLOCK8_W1_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK8_W1_S  0
+
+/** OTP_DEBUG_BLK8_W2_REG register
+ *  Otp debuger block8 data register2.
+ */
+#define OTP_DEBUG_BLK8_W2_REG (DR_REG_OTP_DEBUG_BASE + 0x184)
+/** OTP_DEBUG_BLOCK8_W2 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block8 word2 data.
+ */
+#define OTP_DEBUG_BLOCK8_W2    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK8_W2_M  (OTP_DEBUG_BLOCK8_W2_V << OTP_DEBUG_BLOCK8_W2_S)
+#define OTP_DEBUG_BLOCK8_W2_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK8_W2_S  0
+
+/** OTP_DEBUG_BLK8_W3_REG register
+ *  Otp debuger block8 data register3.
+ */
+#define OTP_DEBUG_BLK8_W3_REG (DR_REG_OTP_DEBUG_BASE + 0x188)
+/** OTP_DEBUG_BLOCK8_W3 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block8 word3 data.
+ */
+#define OTP_DEBUG_BLOCK8_W3    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK8_W3_M  (OTP_DEBUG_BLOCK8_W3_V << OTP_DEBUG_BLOCK8_W3_S)
+#define OTP_DEBUG_BLOCK8_W3_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK8_W3_S  0
+
+/** OTP_DEBUG_BLK8_W4_REG register
+ *  Otp debuger block8 data register4.
+ */
+#define OTP_DEBUG_BLK8_W4_REG (DR_REG_OTP_DEBUG_BASE + 0x18c)
+/** OTP_DEBUG_BLOCK8_W4 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block8 word4 data.
+ */
+#define OTP_DEBUG_BLOCK8_W4    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK8_W4_M  (OTP_DEBUG_BLOCK8_W4_V << OTP_DEBUG_BLOCK8_W4_S)
+#define OTP_DEBUG_BLOCK8_W4_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK8_W4_S  0
+
+/** OTP_DEBUG_BLK8_W5_REG register
+ *  Otp debuger block8 data register5.
+ */
+#define OTP_DEBUG_BLK8_W5_REG (DR_REG_OTP_DEBUG_BASE + 0x190)
+/** OTP_DEBUG_BLOCK8_W5 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block8 word5 data.
+ */
+#define OTP_DEBUG_BLOCK8_W5    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK8_W5_M  (OTP_DEBUG_BLOCK8_W5_V << OTP_DEBUG_BLOCK8_W5_S)
+#define OTP_DEBUG_BLOCK8_W5_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK8_W5_S  0
+
+/** OTP_DEBUG_BLK8_W6_REG register
+ *  Otp debuger block8 data register6.
+ */
+#define OTP_DEBUG_BLK8_W6_REG (DR_REG_OTP_DEBUG_BASE + 0x194)
+/** OTP_DEBUG_BLOCK8_W6 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block8 word6 data.
+ */
+#define OTP_DEBUG_BLOCK8_W6    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK8_W6_M  (OTP_DEBUG_BLOCK8_W6_V << OTP_DEBUG_BLOCK8_W6_S)
+#define OTP_DEBUG_BLOCK8_W6_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK8_W6_S  0
+
+/** OTP_DEBUG_BLK8_W7_REG register
+ *  Otp debuger block8 data register7.
+ */
+#define OTP_DEBUG_BLK8_W7_REG (DR_REG_OTP_DEBUG_BASE + 0x198)
+/** OTP_DEBUG_BLOCK8_W7 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block8 word7 data.
+ */
+#define OTP_DEBUG_BLOCK8_W7    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK8_W7_M  (OTP_DEBUG_BLOCK8_W7_V << OTP_DEBUG_BLOCK8_W7_S)
+#define OTP_DEBUG_BLOCK8_W7_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK8_W7_S  0
+
+/** OTP_DEBUG_BLK8_W8_REG register
+ *  Otp debuger block8 data register8.
+ */
+#define OTP_DEBUG_BLK8_W8_REG (DR_REG_OTP_DEBUG_BASE + 0x19c)
+/** OTP_DEBUG_BLOCK8_W8 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block8 word8 data.
+ */
+#define OTP_DEBUG_BLOCK8_W8    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK8_W8_M  (OTP_DEBUG_BLOCK8_W8_V << OTP_DEBUG_BLOCK8_W8_S)
+#define OTP_DEBUG_BLOCK8_W8_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK8_W8_S  0
+
+/** OTP_DEBUG_BLK8_W9_REG register
+ *  Otp debuger block8 data register9.
+ */
+#define OTP_DEBUG_BLK8_W9_REG (DR_REG_OTP_DEBUG_BASE + 0x1a0)
+/** OTP_DEBUG_BLOCK8_W9 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block8 word9 data.
+ */
+#define OTP_DEBUG_BLOCK8_W9    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK8_W9_M  (OTP_DEBUG_BLOCK8_W9_V << OTP_DEBUG_BLOCK8_W9_S)
+#define OTP_DEBUG_BLOCK8_W9_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK8_W9_S  0
+
+/** OTP_DEBUG_BLK8_W10_REG register
+ *  Otp debuger block8 data register10.
+ */
+#define OTP_DEBUG_BLK8_W10_REG (DR_REG_OTP_DEBUG_BASE + 0x1a4)
+/** OTP_DEBUG_BLOCK8_W10 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block8 word10 data.
+ */
+#define OTP_DEBUG_BLOCK8_W10    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK8_W10_M  (OTP_DEBUG_BLOCK8_W10_V << OTP_DEBUG_BLOCK8_W10_S)
+#define OTP_DEBUG_BLOCK8_W10_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK8_W10_S  0
+
+/** OTP_DEBUG_BLK8_W11_REG register
+ *  Otp debuger block8 data register11.
+ */
+#define OTP_DEBUG_BLK8_W11_REG (DR_REG_OTP_DEBUG_BASE + 0x1a8)
+/** OTP_DEBUG_BLOCK8_W11 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block8 word11 data.
+ */
+#define OTP_DEBUG_BLOCK8_W11    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK8_W11_M  (OTP_DEBUG_BLOCK8_W11_V << OTP_DEBUG_BLOCK8_W11_S)
+#define OTP_DEBUG_BLOCK8_W11_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK8_W11_S  0
+
+/** OTP_DEBUG_BLK9_W1_REG register
+ *  Otp debuger block9 data register1.
+ */
+#define OTP_DEBUG_BLK9_W1_REG (DR_REG_OTP_DEBUG_BASE + 0x1ac)
+/** OTP_DEBUG_BLOCK9_W1 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block9 word1 data.
+ */
+#define OTP_DEBUG_BLOCK9_W1    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK9_W1_M  (OTP_DEBUG_BLOCK9_W1_V << OTP_DEBUG_BLOCK9_W1_S)
+#define OTP_DEBUG_BLOCK9_W1_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK9_W1_S  0
+
+/** OTP_DEBUG_BLK9_W2_REG register
+ *  Otp debuger block9 data register2.
+ */
+#define OTP_DEBUG_BLK9_W2_REG (DR_REG_OTP_DEBUG_BASE + 0x1b0)
+/** OTP_DEBUG_BLOCK9_W2 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block9 word2 data.
+ */
+#define OTP_DEBUG_BLOCK9_W2    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK9_W2_M  (OTP_DEBUG_BLOCK9_W2_V << OTP_DEBUG_BLOCK9_W2_S)
+#define OTP_DEBUG_BLOCK9_W2_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK9_W2_S  0
+
+/** OTP_DEBUG_BLK9_W3_REG register
+ *  Otp debuger block9 data register3.
+ */
+#define OTP_DEBUG_BLK9_W3_REG (DR_REG_OTP_DEBUG_BASE + 0x1b4)
+/** OTP_DEBUG_BLOCK9_W3 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block9 word3 data.
+ */
+#define OTP_DEBUG_BLOCK9_W3    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK9_W3_M  (OTP_DEBUG_BLOCK9_W3_V << OTP_DEBUG_BLOCK9_W3_S)
+#define OTP_DEBUG_BLOCK9_W3_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK9_W3_S  0
+
+/** OTP_DEBUG_BLK9_W4_REG register
+ *  Otp debuger block9 data register4.
+ */
+#define OTP_DEBUG_BLK9_W4_REG (DR_REG_OTP_DEBUG_BASE + 0x1b8)
+/** OTP_DEBUG_BLOCK9_W4 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block9 word4 data.
+ */
+#define OTP_DEBUG_BLOCK9_W4    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK9_W4_M  (OTP_DEBUG_BLOCK9_W4_V << OTP_DEBUG_BLOCK9_W4_S)
+#define OTP_DEBUG_BLOCK9_W4_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK9_W4_S  0
+
+/** OTP_DEBUG_BLK9_W5_REG register
+ *  Otp debuger block9 data register5.
+ */
+#define OTP_DEBUG_BLK9_W5_REG (DR_REG_OTP_DEBUG_BASE + 0x1bc)
+/** OTP_DEBUG_BLOCK9_W5 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block9 word5 data.
+ */
+#define OTP_DEBUG_BLOCK9_W5    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK9_W5_M  (OTP_DEBUG_BLOCK9_W5_V << OTP_DEBUG_BLOCK9_W5_S)
+#define OTP_DEBUG_BLOCK9_W5_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK9_W5_S  0
+
+/** OTP_DEBUG_BLK9_W6_REG register
+ *  Otp debuger block9 data register6.
+ */
+#define OTP_DEBUG_BLK9_W6_REG (DR_REG_OTP_DEBUG_BASE + 0x1c0)
+/** OTP_DEBUG_BLOCK9_W6 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block9 word6 data.
+ */
+#define OTP_DEBUG_BLOCK9_W6    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK9_W6_M  (OTP_DEBUG_BLOCK9_W6_V << OTP_DEBUG_BLOCK9_W6_S)
+#define OTP_DEBUG_BLOCK9_W6_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK9_W6_S  0
+
+/** OTP_DEBUG_BLK9_W7_REG register
+ *  Otp debuger block9 data register7.
+ */
+#define OTP_DEBUG_BLK9_W7_REG (DR_REG_OTP_DEBUG_BASE + 0x1c4)
+/** OTP_DEBUG_BLOCK9_W7 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block9 word7 data.
+ */
+#define OTP_DEBUG_BLOCK9_W7    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK9_W7_M  (OTP_DEBUG_BLOCK9_W7_V << OTP_DEBUG_BLOCK9_W7_S)
+#define OTP_DEBUG_BLOCK9_W7_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK9_W7_S  0
+
+/** OTP_DEBUG_BLK9_W8_REG register
+ *  Otp debuger block9 data register8.
+ */
+#define OTP_DEBUG_BLK9_W8_REG (DR_REG_OTP_DEBUG_BASE + 0x1c8)
+/** OTP_DEBUG_BLOCK9_W8 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block9 word8 data.
+ */
+#define OTP_DEBUG_BLOCK9_W8    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK9_W8_M  (OTP_DEBUG_BLOCK9_W8_V << OTP_DEBUG_BLOCK9_W8_S)
+#define OTP_DEBUG_BLOCK9_W8_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK9_W8_S  0
+
+/** OTP_DEBUG_BLK9_W9_REG register
+ *  Otp debuger block9 data register9.
+ */
+#define OTP_DEBUG_BLK9_W9_REG (DR_REG_OTP_DEBUG_BASE + 0x1cc)
+/** OTP_DEBUG_BLOCK9_W9 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block9 word9 data.
+ */
+#define OTP_DEBUG_BLOCK9_W9    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK9_W9_M  (OTP_DEBUG_BLOCK9_W9_V << OTP_DEBUG_BLOCK9_W9_S)
+#define OTP_DEBUG_BLOCK9_W9_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK9_W9_S  0
+
+/** OTP_DEBUG_BLK9_W10_REG register
+ *  Otp debuger block9 data register10.
+ */
+#define OTP_DEBUG_BLK9_W10_REG (DR_REG_OTP_DEBUG_BASE + 0x1d0)
+/** OTP_DEBUG_BLOCK9_W10 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block9 word10 data.
+ */
+#define OTP_DEBUG_BLOCK9_W10    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK9_W10_M  (OTP_DEBUG_BLOCK9_W10_V << OTP_DEBUG_BLOCK9_W10_S)
+#define OTP_DEBUG_BLOCK9_W10_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK9_W10_S  0
+
+/** OTP_DEBUG_BLK9_W11_REG register
+ *  Otp debuger block9 data register11.
+ */
+#define OTP_DEBUG_BLK9_W11_REG (DR_REG_OTP_DEBUG_BASE + 0x1d4)
+/** OTP_DEBUG_BLOCK9_W11 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block9 word11 data.
+ */
+#define OTP_DEBUG_BLOCK9_W11    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK9_W11_M  (OTP_DEBUG_BLOCK9_W11_V << OTP_DEBUG_BLOCK9_W11_S)
+#define OTP_DEBUG_BLOCK9_W11_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK9_W11_S  0
+
+/** OTP_DEBUG_BLK10_W1_REG register
+ *  Otp debuger block10 data register1.
+ */
+#define OTP_DEBUG_BLK10_W1_REG (DR_REG_OTP_DEBUG_BASE + 0x1d8)
+/** OTP_DEBUG_BLOCK10_W1 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block10 word1 data.
+ */
+#define OTP_DEBUG_BLOCK10_W1    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK10_W1_M  (OTP_DEBUG_BLOCK10_W1_V << OTP_DEBUG_BLOCK10_W1_S)
+#define OTP_DEBUG_BLOCK10_W1_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK10_W1_S  0
+
+/** OTP_DEBUG_BLK10_W2_REG register
+ *  Otp debuger block10 data register2.
+ */
+#define OTP_DEBUG_BLK10_W2_REG (DR_REG_OTP_DEBUG_BASE + 0x1dc)
+/** OTP_DEBUG_BLOCK10_W2 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block10 word2 data.
+ */
+#define OTP_DEBUG_BLOCK10_W2    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK10_W2_M  (OTP_DEBUG_BLOCK10_W2_V << OTP_DEBUG_BLOCK10_W2_S)
+#define OTP_DEBUG_BLOCK10_W2_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK10_W2_S  0
+
+/** OTP_DEBUG_BLK10_W3_REG register
+ *  Otp debuger block10 data register3.
+ */
+#define OTP_DEBUG_BLK10_W3_REG (DR_REG_OTP_DEBUG_BASE + 0x1e0)
+/** OTP_DEBUG_BLOCK10_W3 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block10 word3 data.
+ */
+#define OTP_DEBUG_BLOCK10_W3    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK10_W3_M  (OTP_DEBUG_BLOCK10_W3_V << OTP_DEBUG_BLOCK10_W3_S)
+#define OTP_DEBUG_BLOCK10_W3_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK10_W3_S  0
+
+/** OTP_DEBUG_BLK10_W4_REG register
+ *  Otp debuger block10 data register4.
+ */
+#define OTP_DEBUG_BLK10_W4_REG (DR_REG_OTP_DEBUG_BASE + 0x1e4)
+/** OTP_DEBUG_BLOCK10_W4 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block10 word4 data.
+ */
+#define OTP_DEBUG_BLOCK10_W4    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK10_W4_M  (OTP_DEBUG_BLOCK10_W4_V << OTP_DEBUG_BLOCK10_W4_S)
+#define OTP_DEBUG_BLOCK10_W4_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK10_W4_S  0
+
+/** OTP_DEBUG_BLK10_W5_REG register
+ *  Otp debuger block10 data register5.
+ */
+#define OTP_DEBUG_BLK10_W5_REG (DR_REG_OTP_DEBUG_BASE + 0x1e8)
+/** OTP_DEBUG_BLOCK10_W5 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block10 word5 data.
+ */
+#define OTP_DEBUG_BLOCK10_W5    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK10_W5_M  (OTP_DEBUG_BLOCK10_W5_V << OTP_DEBUG_BLOCK10_W5_S)
+#define OTP_DEBUG_BLOCK10_W5_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK10_W5_S  0
+
+/** OTP_DEBUG_BLK10_W6_REG register
+ *  Otp debuger block10 data register6.
+ */
+#define OTP_DEBUG_BLK10_W6_REG (DR_REG_OTP_DEBUG_BASE + 0x1ec)
+/** OTP_DEBUG_BLOCK10_W6 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block10 word6 data.
+ */
+#define OTP_DEBUG_BLOCK10_W6    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK10_W6_M  (OTP_DEBUG_BLOCK10_W6_V << OTP_DEBUG_BLOCK10_W6_S)
+#define OTP_DEBUG_BLOCK10_W6_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK10_W6_S  0
+
+/** OTP_DEBUG_BLK10_W7_REG register
+ *  Otp debuger block10 data register7.
+ */
+#define OTP_DEBUG_BLK10_W7_REG (DR_REG_OTP_DEBUG_BASE + 0x1f0)
+/** OTP_DEBUG_BLOCK10_W7 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block10 word7 data.
+ */
+#define OTP_DEBUG_BLOCK10_W7    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK10_W7_M  (OTP_DEBUG_BLOCK10_W7_V << OTP_DEBUG_BLOCK10_W7_S)
+#define OTP_DEBUG_BLOCK10_W7_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK10_W7_S  0
+
+/** OTP_DEBUG_BLK10_W8_REG register
+ *  Otp debuger block10 data register8.
+ */
+#define OTP_DEBUG_BLK10_W8_REG (DR_REG_OTP_DEBUG_BASE + 0x1f4)
+/** OTP_DEBUG_BLOCK10_W8 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block10 word8 data.
+ */
+#define OTP_DEBUG_BLOCK10_W8    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK10_W8_M  (OTP_DEBUG_BLOCK10_W8_V << OTP_DEBUG_BLOCK10_W8_S)
+#define OTP_DEBUG_BLOCK10_W8_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK10_W8_S  0
+
+/** OTP_DEBUG_BLK10_W9_REG register
+ *  Otp debuger block10 data register9.
+ */
+#define OTP_DEBUG_BLK10_W9_REG (DR_REG_OTP_DEBUG_BASE + 0x1f8)
+/** OTP_DEBUG_BLOCK10_W9 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block10 word9 data.
+ */
+#define OTP_DEBUG_BLOCK10_W9    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK10_W9_M  (OTP_DEBUG_BLOCK10_W9_V << OTP_DEBUG_BLOCK10_W9_S)
+#define OTP_DEBUG_BLOCK10_W9_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK10_W9_S  0
+
+/** OTP_DEBUG_BLK10_W10_REG register
+ *  Otp debuger block10 data register10.
+ */
+#define OTP_DEBUG_BLK10_W10_REG (DR_REG_OTP_DEBUG_BASE + 0x1fc)
+/** OTP_DEBUG_BLOCK19_W10 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block10 word10 data.
+ */
+#define OTP_DEBUG_BLOCK19_W10    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK19_W10_M  (OTP_DEBUG_BLOCK19_W10_V << OTP_DEBUG_BLOCK19_W10_S)
+#define OTP_DEBUG_BLOCK19_W10_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK19_W10_S  0
+
+/** OTP_DEBUG_BLK10_W11_REG register
+ *  Otp debuger block10 data register11.
+ */
+#define OTP_DEBUG_BLK10_W11_REG (DR_REG_OTP_DEBUG_BASE + 0x200)
+/** OTP_DEBUG_BLOCK10_W11 : RO; bitpos: [31:0]; default: 0;
+ *  Otp block10 word11 data.
+ */
+#define OTP_DEBUG_BLOCK10_W11    0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK10_W11_M  (OTP_DEBUG_BLOCK10_W11_V << OTP_DEBUG_BLOCK10_W11_S)
+#define OTP_DEBUG_BLOCK10_W11_V  0xFFFFFFFFU
+#define OTP_DEBUG_BLOCK10_W11_S  0
+
+/** OTP_DEBUG_CLK_REG register
+ *  Otp debuger clk_en configuration register.
+ */
+#define OTP_DEBUG_CLK_REG (DR_REG_OTP_DEBUG_BASE + 0x204)
+/** OTP_DEBUG_CLK_EN : R/W; bitpos: [0]; default: 0;
+ *  Force clock on for this register file.
+ */
+#define OTP_DEBUG_CLK_EN    (BIT(0))
+#define OTP_DEBUG_CLK_EN_M  (OTP_DEBUG_CLK_EN_V << OTP_DEBUG_CLK_EN_S)
+#define OTP_DEBUG_CLK_EN_V  0x00000001U
+#define OTP_DEBUG_CLK_EN_S  0
+
+/** OTP_DEBUG_APB2OTP_EN_REG register
+ *  Otp_debuger apb2otp enable configuration register.
+ */
+#define OTP_DEBUG_APB2OTP_EN_REG (DR_REG_OTP_DEBUG_BASE + 0x208)
+/** OTP_DEBUG_APB2OTP_EN : R/W; bitpos: [0]; default: 0;
+ *  Debug mode enable signal.
+ */
+#define OTP_DEBUG_APB2OTP_EN    (BIT(0))
+#define OTP_DEBUG_APB2OTP_EN_M  (OTP_DEBUG_APB2OTP_EN_V << OTP_DEBUG_APB2OTP_EN_S)
+#define OTP_DEBUG_APB2OTP_EN_V  0x00000001U
+#define OTP_DEBUG_APB2OTP_EN_S  0
+
+/** OTP_DEBUG_DATE_REG register
+ *  eFuse version register.
+ */
+#define OTP_DEBUG_DATE_REG (DR_REG_OTP_DEBUG_BASE + 0x20c)
+/** OTP_DEBUG_DATE : R/W; bitpos: [27:0]; default: 539037736;
+ *  Stores otp_debug version.
+ */
+#define OTP_DEBUG_DATE    0x0FFFFFFFU
+#define OTP_DEBUG_DATE_M  (OTP_DEBUG_DATE_V << OTP_DEBUG_DATE_S)
+#define OTP_DEBUG_DATE_V  0x0FFFFFFFU
+#define OTP_DEBUG_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/otp_debug_struct.h b/components/soc/esp32c6/include/soc/otp_debug_struct.h
new file mode 100644
index 0000000000..5b0737475f
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/otp_debug_struct.h
@@ -0,0 +1,2137 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: OTP_DEBUG Block0 Write Disable Data */
+/** Type of wr_dis register
+ *  Otp debuger block0 data register1.
+ */
+typedef union {
+    struct {
+        /** block0_wr_dis : RO; bitpos: [31:0]; default: 0;
+         *  Otp block0 write disable data.
+         */
+        uint32_t block0_wr_dis:32;
+    };
+    uint32_t val;
+} otp_debug_wr_dis_reg_t;
+
+
+/** Group: OTP_DEBUG Block0 Backup1 Word1 Data */
+/** Type of blk0_backup1_w1 register
+ *  Otp debuger block0 data register2.
+ */
+typedef union {
+    struct {
+        /** block0_backup1_w1 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block0 backup1 word1 data.
+         */
+        uint32_t block0_backup1_w1:32;
+    };
+    uint32_t val;
+} otp_debug_blk0_backup1_w1_reg_t;
+
+
+/** Group: OTP_DEBUG Block0 Backup1 Word2 Data */
+/** Type of blk0_backup1_w2 register
+ *  Otp debuger block0 data register3.
+ */
+typedef union {
+    struct {
+        /** block0_backup1_w2 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block0 backup1 word2 data.
+         */
+        uint32_t block0_backup1_w2:32;
+    };
+    uint32_t val;
+} otp_debug_blk0_backup1_w2_reg_t;
+
+
+/** Group: OTP_DEBUG Block0 Backup1 Word3 Data */
+/** Type of blk0_backup1_w3 register
+ *  Otp debuger block0 data register4.
+ */
+typedef union {
+    struct {
+        /** block0_backup1_w3 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block0 backup1 word3 data.
+         */
+        uint32_t block0_backup1_w3:32;
+    };
+    uint32_t val;
+} otp_debug_blk0_backup1_w3_reg_t;
+
+
+/** Group: OTP_DEBUG Block0 Backup1 Word4 Data */
+/** Type of blk0_backup1_w4 register
+ *  Otp debuger block0 data register5.
+ */
+typedef union {
+    struct {
+        /** block0_backup1_w4 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block0 backup1 word4 data.
+         */
+        uint32_t block0_backup1_w4:32;
+    };
+    uint32_t val;
+} otp_debug_blk0_backup1_w4_reg_t;
+
+
+/** Group: OTP_DEBUG Block0 Backup1 Word5 Data */
+/** Type of blk0_backup1_w5 register
+ *  Otp debuger block0 data register6.
+ */
+typedef union {
+    struct {
+        /** block0_backup1_w5 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block0 backup1 word5 data.
+         */
+        uint32_t block0_backup1_w5:32;
+    };
+    uint32_t val;
+} otp_debug_blk0_backup1_w5_reg_t;
+
+
+/** Group: OTP_DEBUG Block0 Backup2 Word1 Data */
+/** Type of blk0_backup2_w1 register
+ *  Otp debuger block0 data register7.
+ */
+typedef union {
+    struct {
+        /** block0_backup2_w1 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block0 backup2 word1 data.
+         */
+        uint32_t block0_backup2_w1:32;
+    };
+    uint32_t val;
+} otp_debug_blk0_backup2_w1_reg_t;
+
+
+/** Group: OTP_DEBUG Block0 Backup2 Word2 Data */
+/** Type of blk0_backup2_w2 register
+ *  Otp debuger block0 data register8.
+ */
+typedef union {
+    struct {
+        /** block0_backup2_w2 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block0 backup2 word2 data.
+         */
+        uint32_t block0_backup2_w2:32;
+    };
+    uint32_t val;
+} otp_debug_blk0_backup2_w2_reg_t;
+
+
+/** Group: OTP_DEBUG Block0 Backup2 Word3 Data */
+/** Type of blk0_backup2_w3 register
+ *  Otp debuger block0 data register9.
+ */
+typedef union {
+    struct {
+        /** block0_backup2_w3 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block0 backup2 word3 data.
+         */
+        uint32_t block0_backup2_w3:32;
+    };
+    uint32_t val;
+} otp_debug_blk0_backup2_w3_reg_t;
+
+
+/** Group: OTP_DEBUG Block0 Backup2 Word4 Data */
+/** Type of blk0_backup2_w4 register
+ *  Otp debuger block0 data register10.
+ */
+typedef union {
+    struct {
+        /** block0_backup2_w4 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block0 backup2 word4 data.
+         */
+        uint32_t block0_backup2_w4:32;
+    };
+    uint32_t val;
+} otp_debug_blk0_backup2_w4_reg_t;
+
+
+/** Group: OTP_DEBUG Block0 Backup2 Word5 Data */
+/** Type of blk0_backup2_w5 register
+ *  Otp debuger block0 data register11.
+ */
+typedef union {
+    struct {
+        /** block0_backup2_w5 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block0 backup2 word5 data.
+         */
+        uint32_t block0_backup2_w5:32;
+    };
+    uint32_t val;
+} otp_debug_blk0_backup2_w5_reg_t;
+
+
+/** Group: OTP_DEBUG Block0 Backup3 Word1 Data */
+/** Type of blk0_backup3_w1 register
+ *  Otp debuger block0 data register12.
+ */
+typedef union {
+    struct {
+        /** block0_backup3_w1 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block0 backup3 word1 data.
+         */
+        uint32_t block0_backup3_w1:32;
+    };
+    uint32_t val;
+} otp_debug_blk0_backup3_w1_reg_t;
+
+
+/** Group: OTP_DEBUG Block0 Backup3 Word2 Data */
+/** Type of blk0_backup3_w2 register
+ *  Otp debuger block0 data register13.
+ */
+typedef union {
+    struct {
+        /** block0_backup3_w2 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block0 backup3 word2 data.
+         */
+        uint32_t block0_backup3_w2:32;
+    };
+    uint32_t val;
+} otp_debug_blk0_backup3_w2_reg_t;
+
+
+/** Group: OTP_DEBUG Block0 Backup3 Word3 Data */
+/** Type of blk0_backup3_w3 register
+ *  Otp debuger block0 data register14.
+ */
+typedef union {
+    struct {
+        /** block0_backup3_w3 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block0 backup3 word3 data.
+         */
+        uint32_t block0_backup3_w3:32;
+    };
+    uint32_t val;
+} otp_debug_blk0_backup3_w3_reg_t;
+
+
+/** Group: OTP_DEBUG Block0 Backup3 Word4 Data */
+/** Type of blk0_backup3_w4 register
+ *  Otp debuger block0 data register15.
+ */
+typedef union {
+    struct {
+        /** block0_backup3_w4 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block0 backup3 word4 data.
+         */
+        uint32_t block0_backup3_w4:32;
+    };
+    uint32_t val;
+} otp_debug_blk0_backup3_w4_reg_t;
+
+
+/** Group: OTP_DEBUG Block0 Backup3 Word5 Data */
+/** Type of blk0_backup3_w5 register
+ *  Otp debuger block0 data register16.
+ */
+typedef union {
+    struct {
+        /** block0_backup3_w5 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block0 backup3 word5 data.
+         */
+        uint32_t block0_backup3_w5:32;
+    };
+    uint32_t val;
+} otp_debug_blk0_backup3_w5_reg_t;
+
+
+/** Group: OTP_DEBUG Block0 Backup4 Word1 Data */
+/** Type of blk0_backup4_w1 register
+ *  Otp debuger block0 data register17.
+ */
+typedef union {
+    struct {
+        /** block0_backup4_w1 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block0 backup4 word1 data.
+         */
+        uint32_t block0_backup4_w1:32;
+    };
+    uint32_t val;
+} otp_debug_blk0_backup4_w1_reg_t;
+
+
+/** Group: OTP_DEBUG Block0 Backup4 Word2 Data */
+/** Type of blk0_backup4_w2 register
+ *  Otp debuger block0 data register18.
+ */
+typedef union {
+    struct {
+        /** block0_backup4_w2 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block0 backup4 word2 data.
+         */
+        uint32_t block0_backup4_w2:32;
+    };
+    uint32_t val;
+} otp_debug_blk0_backup4_w2_reg_t;
+
+
+/** Group: OTP_DEBUG Block0 Backup4 Word3 Data */
+/** Type of blk0_backup4_w3 register
+ *  Otp debuger block0 data register19.
+ */
+typedef union {
+    struct {
+        /** block0_backup4_w3 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block0 backup4 word3 data.
+         */
+        uint32_t block0_backup4_w3:32;
+    };
+    uint32_t val;
+} otp_debug_blk0_backup4_w3_reg_t;
+
+
+/** Group: OTP_DEBUG Block0 Backup4 Word4 Data */
+/** Type of blk0_backup4_w4 register
+ *  Otp debuger block0 data register20.
+ */
+typedef union {
+    struct {
+        /** block0_backup4_w4 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block0 backup4 word4 data.
+         */
+        uint32_t block0_backup4_w4:32;
+    };
+    uint32_t val;
+} otp_debug_blk0_backup4_w4_reg_t;
+
+
+/** Group: OTP_DEBUG Block0 Backup4 Word5 Data */
+/** Type of blk0_backup4_w5 register
+ *  Otp debuger block0 data register21.
+ */
+typedef union {
+    struct {
+        /** block0_backup4_w5 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block0 backup4 word5 data.
+         */
+        uint32_t block0_backup4_w5:32;
+    };
+    uint32_t val;
+} otp_debug_blk0_backup4_w5_reg_t;
+
+
+/** Group: OTP_DEBUG Block1 Word1 Data */
+/** Type of blk1_w1 register
+ *  Otp debuger block1 data register1.
+ */
+typedef union {
+    struct {
+        /** block1_w1 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block1  word1 data.
+         */
+        uint32_t block1_w1:32;
+    };
+    uint32_t val;
+} otp_debug_blk1_w1_reg_t;
+
+
+/** Group: OTP_DEBUG Block1 Word2 Data */
+/** Type of blk1_w2 register
+ *  Otp debuger block1 data register2.
+ */
+typedef union {
+    struct {
+        /** block1_w2 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block1  word2 data.
+         */
+        uint32_t block1_w2:32;
+    };
+    uint32_t val;
+} otp_debug_blk1_w2_reg_t;
+
+
+/** Group: OTP_DEBUG Block1 Word3 Data */
+/** Type of blk1_w3 register
+ *  Otp debuger block1 data register3.
+ */
+typedef union {
+    struct {
+        /** block1_w3 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block1  word3 data.
+         */
+        uint32_t block1_w3:32;
+    };
+    uint32_t val;
+} otp_debug_blk1_w3_reg_t;
+
+
+/** Group: OTP_DEBUG Block1 Word4 Data */
+/** Type of blk1_w4 register
+ *  Otp debuger block1 data register4.
+ */
+typedef union {
+    struct {
+        /** block1_w4 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block1  word4 data.
+         */
+        uint32_t block1_w4:32;
+    };
+    uint32_t val;
+} otp_debug_blk1_w4_reg_t;
+
+
+/** Group: OTP_DEBUG Block1 Word5 Data */
+/** Type of blk1_w5 register
+ *  Otp debuger block1 data register5.
+ */
+typedef union {
+    struct {
+        /** block1_w5 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block1  word5 data.
+         */
+        uint32_t block1_w5:32;
+    };
+    uint32_t val;
+} otp_debug_blk1_w5_reg_t;
+
+
+/** Group: OTP_DEBUG Block1 Word6 Data */
+/** Type of blk1_w6 register
+ *  Otp debuger block1 data register6.
+ */
+typedef union {
+    struct {
+        /** block1_w6 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block1  word6 data.
+         */
+        uint32_t block1_w6:32;
+    };
+    uint32_t val;
+} otp_debug_blk1_w6_reg_t;
+
+
+/** Group: OTP_DEBUG Block1 Word7 Data */
+/** Type of blk1_w7 register
+ *  Otp debuger block1 data register7.
+ */
+typedef union {
+    struct {
+        /** block1_w7 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block1  word7 data.
+         */
+        uint32_t block1_w7:32;
+    };
+    uint32_t val;
+} otp_debug_blk1_w7_reg_t;
+
+
+/** Group: OTP_DEBUG Block1 Word8 Data */
+/** Type of blk1_w8 register
+ *  Otp debuger block1 data register8.
+ */
+typedef union {
+    struct {
+        /** block1_w8 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block1  word8 data.
+         */
+        uint32_t block1_w8:32;
+    };
+    uint32_t val;
+} otp_debug_blk1_w8_reg_t;
+
+
+/** Group: OTP_DEBUG Block1 Word9 Data */
+/** Type of blk1_w9 register
+ *  Otp debuger block1 data register9.
+ */
+typedef union {
+    struct {
+        /** block1_w9 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block1  word9 data.
+         */
+        uint32_t block1_w9:32;
+    };
+    uint32_t val;
+} otp_debug_blk1_w9_reg_t;
+
+
+/** Group: OTP_DEBUG Block2 Word1 Data */
+/** Type of blk2_w1 register
+ *  Otp debuger block2 data register1.
+ */
+typedef union {
+    struct {
+        /** block2_w1 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block2 word1 data.
+         */
+        uint32_t block2_w1:32;
+    };
+    uint32_t val;
+} otp_debug_blk2_w1_reg_t;
+
+
+/** Group: OTP_DEBUG Block2 Word2 Data */
+/** Type of blk2_w2 register
+ *  Otp debuger block2 data register2.
+ */
+typedef union {
+    struct {
+        /** block2_w2 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block2 word2 data.
+         */
+        uint32_t block2_w2:32;
+    };
+    uint32_t val;
+} otp_debug_blk2_w2_reg_t;
+
+
+/** Group: OTP_DEBUG Block2 Word3 Data */
+/** Type of blk2_w3 register
+ *  Otp debuger block2 data register3.
+ */
+typedef union {
+    struct {
+        /** block2_w3 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block2 word3 data.
+         */
+        uint32_t block2_w3:32;
+    };
+    uint32_t val;
+} otp_debug_blk2_w3_reg_t;
+
+
+/** Group: OTP_DEBUG Block2 Word4 Data */
+/** Type of blk2_w4 register
+ *  Otp debuger block2 data register4.
+ */
+typedef union {
+    struct {
+        /** block2_w4 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block2 word4 data.
+         */
+        uint32_t block2_w4:32;
+    };
+    uint32_t val;
+} otp_debug_blk2_w4_reg_t;
+
+
+/** Group: OTP_DEBUG Block2 Word5 Data */
+/** Type of blk2_w5 register
+ *  Otp debuger block2 data register5.
+ */
+typedef union {
+    struct {
+        /** block2_w5 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block2 word5 data.
+         */
+        uint32_t block2_w5:32;
+    };
+    uint32_t val;
+} otp_debug_blk2_w5_reg_t;
+
+
+/** Group: OTP_DEBUG Block2 Word6 Data */
+/** Type of blk2_w6 register
+ *  Otp debuger block2 data register6.
+ */
+typedef union {
+    struct {
+        /** block2_w6 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block2 word6 data.
+         */
+        uint32_t block2_w6:32;
+    };
+    uint32_t val;
+} otp_debug_blk2_w6_reg_t;
+
+
+/** Group: OTP_DEBUG Block2 Word7 Data */
+/** Type of blk2_w7 register
+ *  Otp debuger block2 data register7.
+ */
+typedef union {
+    struct {
+        /** block2_w7 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block2 word7 data.
+         */
+        uint32_t block2_w7:32;
+    };
+    uint32_t val;
+} otp_debug_blk2_w7_reg_t;
+
+
+/** Group: OTP_DEBUG Block2 Word8 Data */
+/** Type of blk2_w8 register
+ *  Otp debuger block2 data register8.
+ */
+typedef union {
+    struct {
+        /** block2_w8 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block2 word8 data.
+         */
+        uint32_t block2_w8:32;
+    };
+    uint32_t val;
+} otp_debug_blk2_w8_reg_t;
+
+
+/** Group: OTP_DEBUG Block2 Word9 Data */
+/** Type of blk2_w9 register
+ *  Otp debuger block2 data register9.
+ */
+typedef union {
+    struct {
+        /** block2_w9 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block2 word9 data.
+         */
+        uint32_t block2_w9:32;
+    };
+    uint32_t val;
+} otp_debug_blk2_w9_reg_t;
+
+
+/** Group: OTP_DEBUG Block2 Word10 Data */
+/** Type of blk2_w10 register
+ *  Otp debuger block2 data register10.
+ */
+typedef union {
+    struct {
+        /** block2_w10 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block2 word10 data.
+         */
+        uint32_t block2_w10:32;
+    };
+    uint32_t val;
+} otp_debug_blk2_w10_reg_t;
+
+
+/** Group: OTP_DEBUG Block2 Word11 Data */
+/** Type of blk2_w11 register
+ *  Otp debuger block2 data register11.
+ */
+typedef union {
+    struct {
+        /** block2_w11 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block2 word11 data.
+         */
+        uint32_t block2_w11:32;
+    };
+    uint32_t val;
+} otp_debug_blk2_w11_reg_t;
+
+/** Type of blk10_w11 register
+ *  Otp debuger block10 data register11.
+ */
+typedef union {
+    struct {
+        /** block10_w11 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block10 word11 data.
+         */
+        uint32_t block10_w11:32;
+    };
+    uint32_t val;
+} otp_debug_blk10_w11_reg_t;
+
+
+/** Group: OTP_DEBUG Block3 Word1 Data */
+/** Type of blk3_w1 register
+ *  Otp debuger block3 data register1.
+ */
+typedef union {
+    struct {
+        /** block3_w1 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block3 word1 data.
+         */
+        uint32_t block3_w1:32;
+    };
+    uint32_t val;
+} otp_debug_blk3_w1_reg_t;
+
+
+/** Group: OTP_DEBUG Block3 Word2 Data */
+/** Type of blk3_w2 register
+ *  Otp debuger block3 data register2.
+ */
+typedef union {
+    struct {
+        /** block3_w2 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block3 word2 data.
+         */
+        uint32_t block3_w2:32;
+    };
+    uint32_t val;
+} otp_debug_blk3_w2_reg_t;
+
+
+/** Group: OTP_DEBUG Block3 Word3 Data */
+/** Type of blk3_w3 register
+ *  Otp debuger block3 data register3.
+ */
+typedef union {
+    struct {
+        /** block3_w3 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block3 word3 data.
+         */
+        uint32_t block3_w3:32;
+    };
+    uint32_t val;
+} otp_debug_blk3_w3_reg_t;
+
+
+/** Group: OTP_DEBUG Block3 Word4 Data */
+/** Type of blk3_w4 register
+ *  Otp debuger block3 data register4.
+ */
+typedef union {
+    struct {
+        /** block3_w4 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block3 word4 data.
+         */
+        uint32_t block3_w4:32;
+    };
+    uint32_t val;
+} otp_debug_blk3_w4_reg_t;
+
+
+/** Group: OTP_DEBUG Block3 Word5 Data */
+/** Type of blk3_w5 register
+ *  Otp debuger block3 data register5.
+ */
+typedef union {
+    struct {
+        /** block3_w5 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block3 word5 data.
+         */
+        uint32_t block3_w5:32;
+    };
+    uint32_t val;
+} otp_debug_blk3_w5_reg_t;
+
+
+/** Group: OTP_DEBUG Block3 Word6 Data */
+/** Type of blk3_w6 register
+ *  Otp debuger block3 data register6.
+ */
+typedef union {
+    struct {
+        /** block3_w6 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block3 word6 data.
+         */
+        uint32_t block3_w6:32;
+    };
+    uint32_t val;
+} otp_debug_blk3_w6_reg_t;
+
+
+/** Group: OTP_DEBUG Block3 Word7 Data */
+/** Type of blk3_w7 register
+ *  Otp debuger block3 data register7.
+ */
+typedef union {
+    struct {
+        /** block3_w7 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block3 word7 data.
+         */
+        uint32_t block3_w7:32;
+    };
+    uint32_t val;
+} otp_debug_blk3_w7_reg_t;
+
+
+/** Group: OTP_DEBUG Block3 Word8 Data */
+/** Type of blk3_w8 register
+ *  Otp debuger block3 data register8.
+ */
+typedef union {
+    struct {
+        /** block3_w8 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block3 word8 data.
+         */
+        uint32_t block3_w8:32;
+    };
+    uint32_t val;
+} otp_debug_blk3_w8_reg_t;
+
+
+/** Group: OTP_DEBUG Block3 Word9 Data */
+/** Type of blk3_w9 register
+ *  Otp debuger block3 data register9.
+ */
+typedef union {
+    struct {
+        /** block3_w9 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block3 word9 data.
+         */
+        uint32_t block3_w9:32;
+    };
+    uint32_t val;
+} otp_debug_blk3_w9_reg_t;
+
+
+/** Group: OTP_DEBUG Block3 Word10 Data */
+/** Type of blk3_w10 register
+ *  Otp debuger block3 data register10.
+ */
+typedef union {
+    struct {
+        /** block3_w10 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block3 word10 data.
+         */
+        uint32_t block3_w10:32;
+    };
+    uint32_t val;
+} otp_debug_blk3_w10_reg_t;
+
+
+/** Group: OTP_DEBUG Block3 Word11 Data */
+/** Type of blk3_w11 register
+ *  Otp debuger block3 data register11.
+ */
+typedef union {
+    struct {
+        /** block3_w11 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block3 word11 data.
+         */
+        uint32_t block3_w11:32;
+    };
+    uint32_t val;
+} otp_debug_blk3_w11_reg_t;
+
+
+/** Group: OTP_DEBUG Block4 Word1 Data */
+/** Type of blk4_w1 register
+ *  Otp debuger block4 data register1.
+ */
+typedef union {
+    struct {
+        /** block4_w1 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block4 word1 data.
+         */
+        uint32_t block4_w1:32;
+    };
+    uint32_t val;
+} otp_debug_blk4_w1_reg_t;
+
+
+/** Group: OTP_DEBUG Block4 Word2 Data */
+/** Type of blk4_w2 register
+ *  Otp debuger block4 data register2.
+ */
+typedef union {
+    struct {
+        /** block4_w2 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block4 word2 data.
+         */
+        uint32_t block4_w2:32;
+    };
+    uint32_t val;
+} otp_debug_blk4_w2_reg_t;
+
+
+/** Group: OTP_DEBUG Block4 Word3 Data */
+/** Type of blk4_w3 register
+ *  Otp debuger block4 data register3.
+ */
+typedef union {
+    struct {
+        /** block4_w3 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block4 word3 data.
+         */
+        uint32_t block4_w3:32;
+    };
+    uint32_t val;
+} otp_debug_blk4_w3_reg_t;
+
+
+/** Group: OTP_DEBUG Block4 Word4 Data */
+/** Type of blk4_w4 register
+ *  Otp debuger block4 data register4.
+ */
+typedef union {
+    struct {
+        /** block4_w4 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block4 word4 data.
+         */
+        uint32_t block4_w4:32;
+    };
+    uint32_t val;
+} otp_debug_blk4_w4_reg_t;
+
+
+/** Group: OTP_DEBUG Block4 Word5 Data */
+/** Type of blk4_w5 register
+ *  Otp debuger block4 data register5.
+ */
+typedef union {
+    struct {
+        /** block4_w5 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block4 word5 data.
+         */
+        uint32_t block4_w5:32;
+    };
+    uint32_t val;
+} otp_debug_blk4_w5_reg_t;
+
+
+/** Group: OTP_DEBUG Block4 Word6 Data */
+/** Type of blk4_w6 register
+ *  Otp debuger block4 data register6.
+ */
+typedef union {
+    struct {
+        /** block4_w6 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block4 word6 data.
+         */
+        uint32_t block4_w6:32;
+    };
+    uint32_t val;
+} otp_debug_blk4_w6_reg_t;
+
+
+/** Group: OTP_DEBUG Block4 Word7 Data */
+/** Type of blk4_w7 register
+ *  Otp debuger block4 data register7.
+ */
+typedef union {
+    struct {
+        /** block4_w7 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block4 word7 data.
+         */
+        uint32_t block4_w7:32;
+    };
+    uint32_t val;
+} otp_debug_blk4_w7_reg_t;
+
+
+/** Group: OTP_DEBUG Block4 Word8 Data */
+/** Type of blk4_w8 register
+ *  Otp debuger block4 data register8.
+ */
+typedef union {
+    struct {
+        /** block4_w8 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block4 word8 data.
+         */
+        uint32_t block4_w8:32;
+    };
+    uint32_t val;
+} otp_debug_blk4_w8_reg_t;
+
+
+/** Group: OTP_DEBUG Block4 Word9 Data */
+/** Type of blk4_w9 register
+ *  Otp debuger block4 data register9.
+ */
+typedef union {
+    struct {
+        /** block4_w9 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block4 word9 data.
+         */
+        uint32_t block4_w9:32;
+    };
+    uint32_t val;
+} otp_debug_blk4_w9_reg_t;
+
+
+/** Group: OTP_DEBUG Block4 Word10 Data */
+/** Type of blk4_w10 register
+ *  Otp debuger block4 data registe10.
+ */
+typedef union {
+    struct {
+        /** block4_w10 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block4 word10 data.
+         */
+        uint32_t block4_w10:32;
+    };
+    uint32_t val;
+} otp_debug_blk4_w10_reg_t;
+
+
+/** Group: OTP_DEBUG Block4 Word11 Data */
+/** Type of blk4_w11 register
+ *  Otp debuger block4 data register11.
+ */
+typedef union {
+    struct {
+        /** block4_w11 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block4 word11 data.
+         */
+        uint32_t block4_w11:32;
+    };
+    uint32_t val;
+} otp_debug_blk4_w11_reg_t;
+
+
+/** Group: OTP_DEBUG Block5 Word1 Data */
+/** Type of blk5_w1 register
+ *  Otp debuger block5 data register1.
+ */
+typedef union {
+    struct {
+        /** block5_w1 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block5 word1 data.
+         */
+        uint32_t block5_w1:32;
+    };
+    uint32_t val;
+} otp_debug_blk5_w1_reg_t;
+
+
+/** Group: OTP_DEBUG Block5 Word2 Data */
+/** Type of blk5_w2 register
+ *  Otp debuger block5 data register2.
+ */
+typedef union {
+    struct {
+        /** block5_w2 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block5 word2 data.
+         */
+        uint32_t block5_w2:32;
+    };
+    uint32_t val;
+} otp_debug_blk5_w2_reg_t;
+
+
+/** Group: OTP_DEBUG Block5 Word3 Data */
+/** Type of blk5_w3 register
+ *  Otp debuger block5 data register3.
+ */
+typedef union {
+    struct {
+        /** block5_w3 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block5 word3 data.
+         */
+        uint32_t block5_w3:32;
+    };
+    uint32_t val;
+} otp_debug_blk5_w3_reg_t;
+
+
+/** Group: OTP_DEBUG Block5 Word4 Data */
+/** Type of blk5_w4 register
+ *  Otp debuger block5 data register4.
+ */
+typedef union {
+    struct {
+        /** block5_w4 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block5 word4 data.
+         */
+        uint32_t block5_w4:32;
+    };
+    uint32_t val;
+} otp_debug_blk5_w4_reg_t;
+
+
+/** Group: OTP_DEBUG Block5 Word5 Data */
+/** Type of blk5_w5 register
+ *  Otp debuger block5 data register5.
+ */
+typedef union {
+    struct {
+        /** block5_w5 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block5 word5 data.
+         */
+        uint32_t block5_w5:32;
+    };
+    uint32_t val;
+} otp_debug_blk5_w5_reg_t;
+
+
+/** Group: OTP_DEBUG Block5 Word6 Data */
+/** Type of blk5_w6 register
+ *  Otp debuger block5 data register6.
+ */
+typedef union {
+    struct {
+        /** block5_w6 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block5 word6 data.
+         */
+        uint32_t block5_w6:32;
+    };
+    uint32_t val;
+} otp_debug_blk5_w6_reg_t;
+
+
+/** Group: OTP_DEBUG Block5 Word7 Data */
+/** Type of blk5_w7 register
+ *  Otp debuger block5 data register7.
+ */
+typedef union {
+    struct {
+        /** block5_w7 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block5 word7 data.
+         */
+        uint32_t block5_w7:32;
+    };
+    uint32_t val;
+} otp_debug_blk5_w7_reg_t;
+
+
+/** Group: OTP_DEBUG Block5 Word8 Data */
+/** Type of blk5_w8 register
+ *  Otp debuger block5 data register8.
+ */
+typedef union {
+    struct {
+        /** block5_w8 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block5 word8 data.
+         */
+        uint32_t block5_w8:32;
+    };
+    uint32_t val;
+} otp_debug_blk5_w8_reg_t;
+
+
+/** Group: OTP_DEBUG Block5 Word9 Data */
+/** Type of blk5_w9 register
+ *  Otp debuger block5 data register9.
+ */
+typedef union {
+    struct {
+        /** block5_w9 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block5 word9 data.
+         */
+        uint32_t block5_w9:32;
+    };
+    uint32_t val;
+} otp_debug_blk5_w9_reg_t;
+
+
+/** Group: OTP_DEBUG Block5 Word10 Data */
+/** Type of blk5_w10 register
+ *  Otp debuger block5 data register10.
+ */
+typedef union {
+    struct {
+        /** block5_w10 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block5 word10 data.
+         */
+        uint32_t block5_w10:32;
+    };
+    uint32_t val;
+} otp_debug_blk5_w10_reg_t;
+
+
+/** Group: OTP_DEBUG Block5 Word11 Data */
+/** Type of blk5_w11 register
+ *  Otp debuger block5 data register11.
+ */
+typedef union {
+    struct {
+        /** block5_w11 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block5 word11 data.
+         */
+        uint32_t block5_w11:32;
+    };
+    uint32_t val;
+} otp_debug_blk5_w11_reg_t;
+
+
+/** Group: OTP_DEBUG Block6 Word1 Data */
+/** Type of blk6_w1 register
+ *  Otp debuger block6 data register1.
+ */
+typedef union {
+    struct {
+        /** block6_w1 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block6 word1 data.
+         */
+        uint32_t block6_w1:32;
+    };
+    uint32_t val;
+} otp_debug_blk6_w1_reg_t;
+
+
+/** Group: OTP_DEBUG Block6 Word2 Data */
+/** Type of blk6_w2 register
+ *  Otp debuger block6 data register2.
+ */
+typedef union {
+    struct {
+        /** block6_w2 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block6 word2 data.
+         */
+        uint32_t block6_w2:32;
+    };
+    uint32_t val;
+} otp_debug_blk6_w2_reg_t;
+
+
+/** Group: OTP_DEBUG Block6 Word3 Data */
+/** Type of blk6_w3 register
+ *  Otp debuger block6 data register3.
+ */
+typedef union {
+    struct {
+        /** block6_w3 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block6 word3 data.
+         */
+        uint32_t block6_w3:32;
+    };
+    uint32_t val;
+} otp_debug_blk6_w3_reg_t;
+
+
+/** Group: OTP_DEBUG Block6 Word4 Data */
+/** Type of blk6_w4 register
+ *  Otp debuger block6 data register4.
+ */
+typedef union {
+    struct {
+        /** block6_w4 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block6 word4 data.
+         */
+        uint32_t block6_w4:32;
+    };
+    uint32_t val;
+} otp_debug_blk6_w4_reg_t;
+
+
+/** Group: OTP_DEBUG Block6 Word5 Data */
+/** Type of blk6_w5 register
+ *  Otp debuger block6 data register5.
+ */
+typedef union {
+    struct {
+        /** block6_w5 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block6 word5 data.
+         */
+        uint32_t block6_w5:32;
+    };
+    uint32_t val;
+} otp_debug_blk6_w5_reg_t;
+
+
+/** Group: OTP_DEBUG Block6 Word6 Data */
+/** Type of blk6_w6 register
+ *  Otp debuger block6 data register6.
+ */
+typedef union {
+    struct {
+        /** block6_w6 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block6 word6 data.
+         */
+        uint32_t block6_w6:32;
+    };
+    uint32_t val;
+} otp_debug_blk6_w6_reg_t;
+
+
+/** Group: OTP_DEBUG Block6 Word7 Data */
+/** Type of blk6_w7 register
+ *  Otp debuger block6 data register7.
+ */
+typedef union {
+    struct {
+        /** block6_w7 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block6 word7 data.
+         */
+        uint32_t block6_w7:32;
+    };
+    uint32_t val;
+} otp_debug_blk6_w7_reg_t;
+
+
+/** Group: OTP_DEBUG Block6 Word8 Data */
+/** Type of blk6_w8 register
+ *  Otp debuger block6 data register8.
+ */
+typedef union {
+    struct {
+        /** block6_w8 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block6 word8 data.
+         */
+        uint32_t block6_w8:32;
+    };
+    uint32_t val;
+} otp_debug_blk6_w8_reg_t;
+
+
+/** Group: OTP_DEBUG Block6 Word9 Data */
+/** Type of blk6_w9 register
+ *  Otp debuger block6 data register9.
+ */
+typedef union {
+    struct {
+        /** block6_w9 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block6 word9 data.
+         */
+        uint32_t block6_w9:32;
+    };
+    uint32_t val;
+} otp_debug_blk6_w9_reg_t;
+
+
+/** Group: OTP_DEBUG Block6 Word10 Data */
+/** Type of blk6_w10 register
+ *  Otp debuger block6 data register10.
+ */
+typedef union {
+    struct {
+        /** block6_w10 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block6 word10 data.
+         */
+        uint32_t block6_w10:32;
+    };
+    uint32_t val;
+} otp_debug_blk6_w10_reg_t;
+
+
+/** Group: OTP_DEBUG Block6 Word11 Data */
+/** Type of blk6_w11 register
+ *  Otp debuger block6 data register11.
+ */
+typedef union {
+    struct {
+        /** block6_w11 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block6 word11 data.
+         */
+        uint32_t block6_w11:32;
+    };
+    uint32_t val;
+} otp_debug_blk6_w11_reg_t;
+
+
+/** Group: OTP_DEBUG Block7 Word1 Data */
+/** Type of blk7_w1 register
+ *  Otp debuger block7 data register1.
+ */
+typedef union {
+    struct {
+        /** block7_w1 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block7 word1 data.
+         */
+        uint32_t block7_w1:32;
+    };
+    uint32_t val;
+} otp_debug_blk7_w1_reg_t;
+
+
+/** Group: OTP_DEBUG Block7 Word2 Data */
+/** Type of blk7_w2 register
+ *  Otp debuger block7 data register2.
+ */
+typedef union {
+    struct {
+        /** block7_w2 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block7 word2 data.
+         */
+        uint32_t block7_w2:32;
+    };
+    uint32_t val;
+} otp_debug_blk7_w2_reg_t;
+
+
+/** Group: OTP_DEBUG Block7 Word3 Data */
+/** Type of blk7_w3 register
+ *  Otp debuger block7 data register3.
+ */
+typedef union {
+    struct {
+        /** block7_w3 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block7 word3 data.
+         */
+        uint32_t block7_w3:32;
+    };
+    uint32_t val;
+} otp_debug_blk7_w3_reg_t;
+
+
+/** Group: OTP_DEBUG Block7 Word4 Data */
+/** Type of blk7_w4 register
+ *  Otp debuger block7 data register4.
+ */
+typedef union {
+    struct {
+        /** block7_w4 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block7 word4 data.
+         */
+        uint32_t block7_w4:32;
+    };
+    uint32_t val;
+} otp_debug_blk7_w4_reg_t;
+
+
+/** Group: OTP_DEBUG Block7 Word5 Data */
+/** Type of blk7_w5 register
+ *  Otp debuger block7 data register5.
+ */
+typedef union {
+    struct {
+        /** block7_w5 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block7 word5 data.
+         */
+        uint32_t block7_w5:32;
+    };
+    uint32_t val;
+} otp_debug_blk7_w5_reg_t;
+
+
+/** Group: OTP_DEBUG Block7 Word6 Data */
+/** Type of blk7_w6 register
+ *  Otp debuger block7 data register6.
+ */
+typedef union {
+    struct {
+        /** block7_w6 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block7 word6 data.
+         */
+        uint32_t block7_w6:32;
+    };
+    uint32_t val;
+} otp_debug_blk7_w6_reg_t;
+
+
+/** Group: OTP_DEBUG Block7 Word7 Data */
+/** Type of blk7_w7 register
+ *  Otp debuger block7 data register7.
+ */
+typedef union {
+    struct {
+        /** block7_w7 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block7 word7 data.
+         */
+        uint32_t block7_w7:32;
+    };
+    uint32_t val;
+} otp_debug_blk7_w7_reg_t;
+
+
+/** Group: OTP_DEBUG Block7 Word8 Data */
+/** Type of blk7_w8 register
+ *  Otp debuger block7 data register8.
+ */
+typedef union {
+    struct {
+        /** block7_w8 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block7 word8 data.
+         */
+        uint32_t block7_w8:32;
+    };
+    uint32_t val;
+} otp_debug_blk7_w8_reg_t;
+
+
+/** Group: OTP_DEBUG Block7 Word9 Data */
+/** Type of blk7_w9 register
+ *  Otp debuger block7 data register9.
+ */
+typedef union {
+    struct {
+        /** block7_w9 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block7 word9 data.
+         */
+        uint32_t block7_w9:32;
+    };
+    uint32_t val;
+} otp_debug_blk7_w9_reg_t;
+
+
+/** Group: OTP_DEBUG Block7 Word10 Data */
+/** Type of blk7_w10 register
+ *  Otp debuger block7 data register10.
+ */
+typedef union {
+    struct {
+        /** block7_w10 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block7 word10 data.
+         */
+        uint32_t block7_w10:32;
+    };
+    uint32_t val;
+} otp_debug_blk7_w10_reg_t;
+
+
+/** Group: OTP_DEBUG Block7 Word11 Data */
+/** Type of blk7_w11 register
+ *  Otp debuger block7 data register11.
+ */
+typedef union {
+    struct {
+        /** block7_w11 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block7 word11 data.
+         */
+        uint32_t block7_w11:32;
+    };
+    uint32_t val;
+} otp_debug_blk7_w11_reg_t;
+
+
+/** Group: OTP_DEBUG Block8 Word1 Data */
+/** Type of blk8_w1 register
+ *  Otp debuger block8 data register1.
+ */
+typedef union {
+    struct {
+        /** block8_w1 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block8 word1 data.
+         */
+        uint32_t block8_w1:32;
+    };
+    uint32_t val;
+} otp_debug_blk8_w1_reg_t;
+
+
+/** Group: OTP_DEBUG Block8 Word2 Data */
+/** Type of blk8_w2 register
+ *  Otp debuger block8 data register2.
+ */
+typedef union {
+    struct {
+        /** block8_w2 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block8 word2 data.
+         */
+        uint32_t block8_w2:32;
+    };
+    uint32_t val;
+} otp_debug_blk8_w2_reg_t;
+
+
+/** Group: OTP_DEBUG Block8 Word3 Data */
+/** Type of blk8_w3 register
+ *  Otp debuger block8 data register3.
+ */
+typedef union {
+    struct {
+        /** block8_w3 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block8 word3 data.
+         */
+        uint32_t block8_w3:32;
+    };
+    uint32_t val;
+} otp_debug_blk8_w3_reg_t;
+
+
+/** Group: OTP_DEBUG Block8 Word4 Data */
+/** Type of blk8_w4 register
+ *  Otp debuger block8 data register4.
+ */
+typedef union {
+    struct {
+        /** block8_w4 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block8 word4 data.
+         */
+        uint32_t block8_w4:32;
+    };
+    uint32_t val;
+} otp_debug_blk8_w4_reg_t;
+
+
+/** Group: OTP_DEBUG Block8 Word5 Data */
+/** Type of blk8_w5 register
+ *  Otp debuger block8 data register5.
+ */
+typedef union {
+    struct {
+        /** block8_w5 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block8 word5 data.
+         */
+        uint32_t block8_w5:32;
+    };
+    uint32_t val;
+} otp_debug_blk8_w5_reg_t;
+
+
+/** Group: OTP_DEBUG Block8 Word6 Data */
+/** Type of blk8_w6 register
+ *  Otp debuger block8 data register6.
+ */
+typedef union {
+    struct {
+        /** block8_w6 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block8 word6 data.
+         */
+        uint32_t block8_w6:32;
+    };
+    uint32_t val;
+} otp_debug_blk8_w6_reg_t;
+
+
+/** Group: OTP_DEBUG Block8 Word7 Data */
+/** Type of blk8_w7 register
+ *  Otp debuger block8 data register7.
+ */
+typedef union {
+    struct {
+        /** block8_w7 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block8 word7 data.
+         */
+        uint32_t block8_w7:32;
+    };
+    uint32_t val;
+} otp_debug_blk8_w7_reg_t;
+
+
+/** Group: OTP_DEBUG Block8 Word8 Data */
+/** Type of blk8_w8 register
+ *  Otp debuger block8 data register8.
+ */
+typedef union {
+    struct {
+        /** block8_w8 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block8 word8 data.
+         */
+        uint32_t block8_w8:32;
+    };
+    uint32_t val;
+} otp_debug_blk8_w8_reg_t;
+
+
+/** Group: OTP_DEBUG Block8 Word9 Data */
+/** Type of blk8_w9 register
+ *  Otp debuger block8 data register9.
+ */
+typedef union {
+    struct {
+        /** block8_w9 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block8 word9 data.
+         */
+        uint32_t block8_w9:32;
+    };
+    uint32_t val;
+} otp_debug_blk8_w9_reg_t;
+
+
+/** Group: OTP_DEBUG Block8 Word10 Data */
+/** Type of blk8_w10 register
+ *  Otp debuger block8 data register10.
+ */
+typedef union {
+    struct {
+        /** block8_w10 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block8 word10 data.
+         */
+        uint32_t block8_w10:32;
+    };
+    uint32_t val;
+} otp_debug_blk8_w10_reg_t;
+
+
+/** Group: OTP_DEBUG Block8 Word11 Data */
+/** Type of blk8_w11 register
+ *  Otp debuger block8 data register11.
+ */
+typedef union {
+    struct {
+        /** block8_w11 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block8 word11 data.
+         */
+        uint32_t block8_w11:32;
+    };
+    uint32_t val;
+} otp_debug_blk8_w11_reg_t;
+
+
+/** Group: OTP_DEBUG Block9 Word1 Data */
+/** Type of blk9_w1 register
+ *  Otp debuger block9 data register1.
+ */
+typedef union {
+    struct {
+        /** block9_w1 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block9 word1 data.
+         */
+        uint32_t block9_w1:32;
+    };
+    uint32_t val;
+} otp_debug_blk9_w1_reg_t;
+
+
+/** Group: OTP_DEBUG Block9 Word2 Data */
+/** Type of blk9_w2 register
+ *  Otp debuger block9 data register2.
+ */
+typedef union {
+    struct {
+        /** block9_w2 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block9 word2 data.
+         */
+        uint32_t block9_w2:32;
+    };
+    uint32_t val;
+} otp_debug_blk9_w2_reg_t;
+
+
+/** Group: OTP_DEBUG Block9 Word3 Data */
+/** Type of blk9_w3 register
+ *  Otp debuger block9 data register3.
+ */
+typedef union {
+    struct {
+        /** block9_w3 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block9 word3 data.
+         */
+        uint32_t block9_w3:32;
+    };
+    uint32_t val;
+} otp_debug_blk9_w3_reg_t;
+
+
+/** Group: OTP_DEBUG Block9 Word4 Data */
+/** Type of blk9_w4 register
+ *  Otp debuger block9 data register4.
+ */
+typedef union {
+    struct {
+        /** block9_w4 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block9 word4 data.
+         */
+        uint32_t block9_w4:32;
+    };
+    uint32_t val;
+} otp_debug_blk9_w4_reg_t;
+
+
+/** Group: OTP_DEBUG Block9 Word5 Data */
+/** Type of blk9_w5 register
+ *  Otp debuger block9 data register5.
+ */
+typedef union {
+    struct {
+        /** block9_w5 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block9 word5 data.
+         */
+        uint32_t block9_w5:32;
+    };
+    uint32_t val;
+} otp_debug_blk9_w5_reg_t;
+
+
+/** Group: OTP_DEBUG Block9 Word6 Data */
+/** Type of blk9_w6 register
+ *  Otp debuger block9 data register6.
+ */
+typedef union {
+    struct {
+        /** block9_w6 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block9 word6 data.
+         */
+        uint32_t block9_w6:32;
+    };
+    uint32_t val;
+} otp_debug_blk9_w6_reg_t;
+
+
+/** Group: OTP_DEBUG Block9 Word7 Data */
+/** Type of blk9_w7 register
+ *  Otp debuger block9 data register7.
+ */
+typedef union {
+    struct {
+        /** block9_w7 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block9 word7 data.
+         */
+        uint32_t block9_w7:32;
+    };
+    uint32_t val;
+} otp_debug_blk9_w7_reg_t;
+
+
+/** Group: OTP_DEBUG Block9 Word8 Data */
+/** Type of blk9_w8 register
+ *  Otp debuger block9 data register8.
+ */
+typedef union {
+    struct {
+        /** block9_w8 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block9 word8 data.
+         */
+        uint32_t block9_w8:32;
+    };
+    uint32_t val;
+} otp_debug_blk9_w8_reg_t;
+
+
+/** Group: OTP_DEBUG Block9 Word9 Data */
+/** Type of blk9_w9 register
+ *  Otp debuger block9 data register9.
+ */
+typedef union {
+    struct {
+        /** block9_w9 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block9 word9 data.
+         */
+        uint32_t block9_w9:32;
+    };
+    uint32_t val;
+} otp_debug_blk9_w9_reg_t;
+
+
+/** Group: OTP_DEBUG Block9 Word10 Data */
+/** Type of blk9_w10 register
+ *  Otp debuger block9 data register10.
+ */
+typedef union {
+    struct {
+        /** block9_w10 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block9 word10 data.
+         */
+        uint32_t block9_w10:32;
+    };
+    uint32_t val;
+} otp_debug_blk9_w10_reg_t;
+
+
+/** Group: OTP_DEBUG Block9 Word11 Data */
+/** Type of blk9_w11 register
+ *  Otp debuger block9 data register11.
+ */
+typedef union {
+    struct {
+        /** block9_w11 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block9 word11 data.
+         */
+        uint32_t block9_w11:32;
+    };
+    uint32_t val;
+} otp_debug_blk9_w11_reg_t;
+
+
+/** Group: OTP_DEBUG Block10 Word1 Data */
+/** Type of blk10_w1 register
+ *  Otp debuger block10 data register1.
+ */
+typedef union {
+    struct {
+        /** block10_w1 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block10 word1 data.
+         */
+        uint32_t block10_w1:32;
+    };
+    uint32_t val;
+} otp_debug_blk10_w1_reg_t;
+
+
+/** Group: OTP_DEBUG Block10 Word2 Data */
+/** Type of blk10_w2 register
+ *  Otp debuger block10 data register2.
+ */
+typedef union {
+    struct {
+        /** block10_w2 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block10 word2 data.
+         */
+        uint32_t block10_w2:32;
+    };
+    uint32_t val;
+} otp_debug_blk10_w2_reg_t;
+
+
+/** Group: OTP_DEBUG Block10 Word3 Data */
+/** Type of blk10_w3 register
+ *  Otp debuger block10 data register3.
+ */
+typedef union {
+    struct {
+        /** block10_w3 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block10 word3 data.
+         */
+        uint32_t block10_w3:32;
+    };
+    uint32_t val;
+} otp_debug_blk10_w3_reg_t;
+
+
+/** Group: OTP_DEBUG Block10 Word4 Data */
+/** Type of blk10_w4 register
+ *  Otp debuger block10 data register4.
+ */
+typedef union {
+    struct {
+        /** block10_w4 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block10 word4 data.
+         */
+        uint32_t block10_w4:32;
+    };
+    uint32_t val;
+} otp_debug_blk10_w4_reg_t;
+
+
+/** Group: OTP_DEBUG Block10 Word5 Data */
+/** Type of blk10_w5 register
+ *  Otp debuger block10 data register5.
+ */
+typedef union {
+    struct {
+        /** block10_w5 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block10 word5 data.
+         */
+        uint32_t block10_w5:32;
+    };
+    uint32_t val;
+} otp_debug_blk10_w5_reg_t;
+
+
+/** Group: OTP_DEBUG Block10 Word6 Data */
+/** Type of blk10_w6 register
+ *  Otp debuger block10 data register6.
+ */
+typedef union {
+    struct {
+        /** block10_w6 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block10 word6 data.
+         */
+        uint32_t block10_w6:32;
+    };
+    uint32_t val;
+} otp_debug_blk10_w6_reg_t;
+
+
+/** Group: OTP_DEBUG Block10 Word7 Data */
+/** Type of blk10_w7 register
+ *  Otp debuger block10 data register7.
+ */
+typedef union {
+    struct {
+        /** block10_w7 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block10 word7 data.
+         */
+        uint32_t block10_w7:32;
+    };
+    uint32_t val;
+} otp_debug_blk10_w7_reg_t;
+
+
+/** Group: OTP_DEBUG Block10 Word8 Data */
+/** Type of blk10_w8 register
+ *  Otp debuger block10 data register8.
+ */
+typedef union {
+    struct {
+        /** block10_w8 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block10 word8 data.
+         */
+        uint32_t block10_w8:32;
+    };
+    uint32_t val;
+} otp_debug_blk10_w8_reg_t;
+
+
+/** Group: OTP_DEBUG Block10 Word9 Data */
+/** Type of blk10_w9 register
+ *  Otp debuger block10 data register9.
+ */
+typedef union {
+    struct {
+        /** block10_w9 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block10 word9 data.
+         */
+        uint32_t block10_w9:32;
+    };
+    uint32_t val;
+} otp_debug_blk10_w9_reg_t;
+
+
+/** Group: OTP_DEBUG Block10 Word10 Data */
+/** Type of blk10_w10 register
+ *  Otp debuger block10 data register10.
+ */
+typedef union {
+    struct {
+        /** block19_w10 : RO; bitpos: [31:0]; default: 0;
+         *  Otp block10 word10 data.
+         */
+        uint32_t block19_w10:32;
+    };
+    uint32_t val;
+} otp_debug_blk10_w10_reg_t;
+
+
+/** Group: OTP_DEBUG Clock_en Configuration Register */
+/** Type of clk register
+ *  Otp debuger clk_en configuration register.
+ */
+typedef union {
+    struct {
+        /** clk_en : R/W; bitpos: [0]; default: 0;
+         *  Force clock on for this register file.
+         */
+        uint32_t clk_en:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} otp_debug_clk_reg_t;
+
+
+/** Group: OTP_DEBUG Apb2otp Enable Singal */
+/** Type of apb2otp_en register
+ *  Otp_debuger apb2otp enable configuration register.
+ */
+typedef union {
+    struct {
+        /** apb2otp_en : R/W; bitpos: [0]; default: 0;
+         *  Debug mode enable signal.
+         */
+        uint32_t apb2otp_en:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} otp_debug_apb2otp_en_reg_t;
+
+
+/** Group: OTP_DEBUG Version Register */
+/** Type of date register
+ *  eFuse version register.
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [27:0]; default: 539037736;
+         *  Stores otp_debug version.
+         */
+        uint32_t date:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} otp_debug_date_reg_t;
+
+
+typedef struct otp_debug_dev_t {
+    volatile otp_debug_wr_dis_reg_t wr_dis;
+    volatile otp_debug_blk0_backup1_w1_reg_t blk0_backup1_w1;
+    volatile otp_debug_blk0_backup1_w2_reg_t blk0_backup1_w2;
+    volatile otp_debug_blk0_backup1_w3_reg_t blk0_backup1_w3;
+    volatile otp_debug_blk0_backup1_w4_reg_t blk0_backup1_w4;
+    volatile otp_debug_blk0_backup1_w5_reg_t blk0_backup1_w5;
+    volatile otp_debug_blk0_backup2_w1_reg_t blk0_backup2_w1;
+    volatile otp_debug_blk0_backup2_w2_reg_t blk0_backup2_w2;
+    volatile otp_debug_blk0_backup2_w3_reg_t blk0_backup2_w3;
+    volatile otp_debug_blk0_backup2_w4_reg_t blk0_backup2_w4;
+    volatile otp_debug_blk0_backup2_w5_reg_t blk0_backup2_w5;
+    volatile otp_debug_blk0_backup3_w1_reg_t blk0_backup3_w1;
+    volatile otp_debug_blk0_backup3_w2_reg_t blk0_backup3_w2;
+    volatile otp_debug_blk0_backup3_w3_reg_t blk0_backup3_w3;
+    volatile otp_debug_blk0_backup3_w4_reg_t blk0_backup3_w4;
+    volatile otp_debug_blk0_backup3_w5_reg_t blk0_backup3_w5;
+    volatile otp_debug_blk0_backup4_w1_reg_t blk0_backup4_w1;
+    volatile otp_debug_blk0_backup4_w2_reg_t blk0_backup4_w2;
+    volatile otp_debug_blk0_backup4_w3_reg_t blk0_backup4_w3;
+    volatile otp_debug_blk0_backup4_w4_reg_t blk0_backup4_w4;
+    volatile otp_debug_blk0_backup4_w5_reg_t blk0_backup4_w5;
+    volatile otp_debug_blk1_w1_reg_t blk1_w1;
+    volatile otp_debug_blk1_w2_reg_t blk1_w2;
+    volatile otp_debug_blk1_w3_reg_t blk1_w3;
+    volatile otp_debug_blk1_w4_reg_t blk1_w4;
+    volatile otp_debug_blk1_w5_reg_t blk1_w5;
+    volatile otp_debug_blk1_w6_reg_t blk1_w6;
+    volatile otp_debug_blk1_w7_reg_t blk1_w7;
+    volatile otp_debug_blk1_w8_reg_t blk1_w8;
+    volatile otp_debug_blk1_w9_reg_t blk1_w9;
+    volatile otp_debug_blk2_w1_reg_t blk2_w1;
+    volatile otp_debug_blk2_w2_reg_t blk2_w2;
+    volatile otp_debug_blk2_w3_reg_t blk2_w3;
+    volatile otp_debug_blk2_w4_reg_t blk2_w4;
+    volatile otp_debug_blk2_w5_reg_t blk2_w5;
+    volatile otp_debug_blk2_w6_reg_t blk2_w6;
+    volatile otp_debug_blk2_w7_reg_t blk2_w7;
+    volatile otp_debug_blk2_w8_reg_t blk2_w8;
+    volatile otp_debug_blk2_w9_reg_t blk2_w9;
+    volatile otp_debug_blk2_w10_reg_t blk2_w10;
+    volatile otp_debug_blk2_w11_reg_t blk2_w11;
+    volatile otp_debug_blk3_w1_reg_t blk3_w1;
+    volatile otp_debug_blk3_w2_reg_t blk3_w2;
+    volatile otp_debug_blk3_w3_reg_t blk3_w3;
+    volatile otp_debug_blk3_w4_reg_t blk3_w4;
+    volatile otp_debug_blk3_w5_reg_t blk3_w5;
+    volatile otp_debug_blk3_w6_reg_t blk3_w6;
+    volatile otp_debug_blk3_w7_reg_t blk3_w7;
+    volatile otp_debug_blk3_w8_reg_t blk3_w8;
+    volatile otp_debug_blk3_w9_reg_t blk3_w9;
+    volatile otp_debug_blk3_w10_reg_t blk3_w10;
+    volatile otp_debug_blk3_w11_reg_t blk3_w11;
+    volatile otp_debug_blk4_w1_reg_t blk4_w1;
+    volatile otp_debug_blk4_w2_reg_t blk4_w2;
+    volatile otp_debug_blk4_w3_reg_t blk4_w3;
+    volatile otp_debug_blk4_w4_reg_t blk4_w4;
+    volatile otp_debug_blk4_w5_reg_t blk4_w5;
+    volatile otp_debug_blk4_w6_reg_t blk4_w6;
+    volatile otp_debug_blk4_w7_reg_t blk4_w7;
+    volatile otp_debug_blk4_w8_reg_t blk4_w8;
+    volatile otp_debug_blk4_w9_reg_t blk4_w9;
+    volatile otp_debug_blk4_w10_reg_t blk4_w10;
+    volatile otp_debug_blk4_w11_reg_t blk4_w11;
+    volatile otp_debug_blk5_w1_reg_t blk5_w1;
+    volatile otp_debug_blk5_w2_reg_t blk5_w2;
+    volatile otp_debug_blk5_w3_reg_t blk5_w3;
+    volatile otp_debug_blk5_w4_reg_t blk5_w4;
+    volatile otp_debug_blk5_w5_reg_t blk5_w5;
+    volatile otp_debug_blk5_w6_reg_t blk5_w6;
+    volatile otp_debug_blk5_w7_reg_t blk5_w7;
+    volatile otp_debug_blk5_w8_reg_t blk5_w8;
+    volatile otp_debug_blk5_w9_reg_t blk5_w9;
+    volatile otp_debug_blk5_w10_reg_t blk5_w10;
+    volatile otp_debug_blk5_w11_reg_t blk5_w11;
+    volatile otp_debug_blk6_w1_reg_t blk6_w1;
+    volatile otp_debug_blk6_w2_reg_t blk6_w2;
+    volatile otp_debug_blk6_w3_reg_t blk6_w3;
+    volatile otp_debug_blk6_w4_reg_t blk6_w4;
+    volatile otp_debug_blk6_w5_reg_t blk6_w5;
+    volatile otp_debug_blk6_w6_reg_t blk6_w6;
+    volatile otp_debug_blk6_w7_reg_t blk6_w7;
+    volatile otp_debug_blk6_w8_reg_t blk6_w8;
+    volatile otp_debug_blk6_w9_reg_t blk6_w9;
+    volatile otp_debug_blk6_w10_reg_t blk6_w10;
+    volatile otp_debug_blk6_w11_reg_t blk6_w11;
+    volatile otp_debug_blk7_w1_reg_t blk7_w1;
+    volatile otp_debug_blk7_w2_reg_t blk7_w2;
+    volatile otp_debug_blk7_w3_reg_t blk7_w3;
+    volatile otp_debug_blk7_w4_reg_t blk7_w4;
+    volatile otp_debug_blk7_w5_reg_t blk7_w5;
+    volatile otp_debug_blk7_w6_reg_t blk7_w6;
+    volatile otp_debug_blk7_w7_reg_t blk7_w7;
+    volatile otp_debug_blk7_w8_reg_t blk7_w8;
+    volatile otp_debug_blk7_w9_reg_t blk7_w9;
+    volatile otp_debug_blk7_w10_reg_t blk7_w10;
+    volatile otp_debug_blk7_w11_reg_t blk7_w11;
+    volatile otp_debug_blk8_w1_reg_t blk8_w1;
+    volatile otp_debug_blk8_w2_reg_t blk8_w2;
+    volatile otp_debug_blk8_w3_reg_t blk8_w3;
+    volatile otp_debug_blk8_w4_reg_t blk8_w4;
+    volatile otp_debug_blk8_w5_reg_t blk8_w5;
+    volatile otp_debug_blk8_w6_reg_t blk8_w6;
+    volatile otp_debug_blk8_w7_reg_t blk8_w7;
+    volatile otp_debug_blk8_w8_reg_t blk8_w8;
+    volatile otp_debug_blk8_w9_reg_t blk8_w9;
+    volatile otp_debug_blk8_w10_reg_t blk8_w10;
+    volatile otp_debug_blk8_w11_reg_t blk8_w11;
+    volatile otp_debug_blk9_w1_reg_t blk9_w1;
+    volatile otp_debug_blk9_w2_reg_t blk9_w2;
+    volatile otp_debug_blk9_w3_reg_t blk9_w3;
+    volatile otp_debug_blk9_w4_reg_t blk9_w4;
+    volatile otp_debug_blk9_w5_reg_t blk9_w5;
+    volatile otp_debug_blk9_w6_reg_t blk9_w6;
+    volatile otp_debug_blk9_w7_reg_t blk9_w7;
+    volatile otp_debug_blk9_w8_reg_t blk9_w8;
+    volatile otp_debug_blk9_w9_reg_t blk9_w9;
+    volatile otp_debug_blk9_w10_reg_t blk9_w10;
+    volatile otp_debug_blk9_w11_reg_t blk9_w11;
+    volatile otp_debug_blk10_w1_reg_t blk10_w1;
+    volatile otp_debug_blk10_w2_reg_t blk10_w2;
+    volatile otp_debug_blk10_w3_reg_t blk10_w3;
+    volatile otp_debug_blk10_w4_reg_t blk10_w4;
+    volatile otp_debug_blk10_w5_reg_t blk10_w5;
+    volatile otp_debug_blk10_w6_reg_t blk10_w6;
+    volatile otp_debug_blk10_w7_reg_t blk10_w7;
+    volatile otp_debug_blk10_w8_reg_t blk10_w8;
+    volatile otp_debug_blk10_w9_reg_t blk10_w9;
+    volatile otp_debug_blk10_w10_reg_t blk10_w10;
+    volatile otp_debug_blk10_w11_reg_t blk10_w11;
+    volatile otp_debug_clk_reg_t clk;
+    volatile otp_debug_apb2otp_en_reg_t apb2otp_en;
+    volatile otp_debug_date_reg_t date;
+} otp_debug_dev_t;
+
+extern otp_debug_dev_t OTP_DEBUG;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(otp_debug_dev_t) == 0x210, "Invalid size of otp_debug_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/parl_io_reg.h b/components/soc/esp32c6/include/soc/parl_io_reg.h
new file mode 100644
index 0000000000..7377e9788b
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/parl_io_reg.h
@@ -0,0 +1,383 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** PARL_IO_RX_CFG0_REG register
+ *  Parallel RX module configuration register0.
+ */
+#define PARL_IO_RX_CFG0_REG (DR_REG_PARL_IO_BASE + 0x0)
+/** PARL_IO_RX_EOF_GEN_SEL : R/W; bitpos: [0]; default: 0;
+ *  Write 0 to select eof generated manchnism by configured data byte length. Write 1
+ *  to select eof generated manchnism by external enable signal.
+ */
+#define PARL_IO_RX_EOF_GEN_SEL    (BIT(0))
+#define PARL_IO_RX_EOF_GEN_SEL_M  (PARL_IO_RX_EOF_GEN_SEL_V << PARL_IO_RX_EOF_GEN_SEL_S)
+#define PARL_IO_RX_EOF_GEN_SEL_V  0x00000001U
+#define PARL_IO_RX_EOF_GEN_SEL_S  0
+/** PARL_IO_RX_START : R/W; bitpos: [1]; default: 0;
+ *  Write 1 to start rx global data sampling.
+ */
+#define PARL_IO_RX_START    (BIT(1))
+#define PARL_IO_RX_START_M  (PARL_IO_RX_START_V << PARL_IO_RX_START_S)
+#define PARL_IO_RX_START_V  0x00000001U
+#define PARL_IO_RX_START_S  1
+/** PARL_IO_RX_DATA_BYTELEN : R/W; bitpos: [17:2]; default: 0;
+ *  Configures rx receieved data byte length.
+ */
+#define PARL_IO_RX_DATA_BYTELEN    0x0000FFFFU
+#define PARL_IO_RX_DATA_BYTELEN_M  (PARL_IO_RX_DATA_BYTELEN_V << PARL_IO_RX_DATA_BYTELEN_S)
+#define PARL_IO_RX_DATA_BYTELEN_V  0x0000FFFFU
+#define PARL_IO_RX_DATA_BYTELEN_S  2
+/** PARL_IO_RX_SW_EN : R/W; bitpos: [18]; default: 0;
+ *  Write 1 to enable software data sampling.
+ */
+#define PARL_IO_RX_SW_EN    (BIT(18))
+#define PARL_IO_RX_SW_EN_M  (PARL_IO_RX_SW_EN_V << PARL_IO_RX_SW_EN_S)
+#define PARL_IO_RX_SW_EN_V  0x00000001U
+#define PARL_IO_RX_SW_EN_S  18
+/** PARL_IO_RX_PULSE_SUBMODE_SEL : R/W; bitpos: [22:19]; default: 0;
+ *  Pulse submode selection.
+ *  0000: positive pulse start(data bit included) &&  positive pulse end(data bit
+ *  included)
+ *  0001: positive pulse start(data bit included) && positive pulse end (data bit
+ *  excluded)
+ *  0010: positive pulse start(data bit excluded) && positive pulse end (data bit
+ *  included)
+ *  0011: positive pulse start(data bit excluded) && positive pulse end (data bit
+ *  excluded)
+ *  0100: positive pulse start(data bit included) && length end
+ *  0101: positive pulse start(data bit excluded) && length end
+ *  0110: negative pulse start(data bit included) &&  negative pulse end(data bit
+ *  included)
+ *  0111: negative pulse start(data bit included) && negative pulse end (data bit
+ *  excluded)
+ *  1000: negative pulse start(data bit excluded) && negative pulse end (data bit
+ *  included)
+ *  1001: negative pulse start(data bit excluded) && negative pulse end (data bit
+ *  excluded)
+ *  1010: negative pulse start(data bit included) && length end
+ *  1011: negative pulse start(data bit excluded) && length end
+ */
+#define PARL_IO_RX_PULSE_SUBMODE_SEL    0x0000000FU
+#define PARL_IO_RX_PULSE_SUBMODE_SEL_M  (PARL_IO_RX_PULSE_SUBMODE_SEL_V << PARL_IO_RX_PULSE_SUBMODE_SEL_S)
+#define PARL_IO_RX_PULSE_SUBMODE_SEL_V  0x0000000FU
+#define PARL_IO_RX_PULSE_SUBMODE_SEL_S  19
+/** PARL_IO_RX_LEVEL_SUBMODE_SEL : R/W; bitpos: [23]; default: 0;
+ *  Write 0 to sample data at high level of external enable signal. Write 1 to sample
+ *  data at low level of external enable signal.
+ */
+#define PARL_IO_RX_LEVEL_SUBMODE_SEL    (BIT(23))
+#define PARL_IO_RX_LEVEL_SUBMODE_SEL_M  (PARL_IO_RX_LEVEL_SUBMODE_SEL_V << PARL_IO_RX_LEVEL_SUBMODE_SEL_S)
+#define PARL_IO_RX_LEVEL_SUBMODE_SEL_V  0x00000001U
+#define PARL_IO_RX_LEVEL_SUBMODE_SEL_S  23
+/** PARL_IO_RX_SMP_MODE_SEL : R/W; bitpos: [25:24]; default: 0;
+ *  Rx data sampling mode selection.
+ *  000: external level enable mode
+ *  001: external pulse enable mode
+ *  010: internal software enable mode
+ */
+#define PARL_IO_RX_SMP_MODE_SEL    0x00000003U
+#define PARL_IO_RX_SMP_MODE_SEL_M  (PARL_IO_RX_SMP_MODE_SEL_V << PARL_IO_RX_SMP_MODE_SEL_S)
+#define PARL_IO_RX_SMP_MODE_SEL_V  0x00000003U
+#define PARL_IO_RX_SMP_MODE_SEL_S  24
+/** PARL_IO_RX_CLK_EDGE_SEL : R/W; bitpos: [26]; default: 0;
+ *  Write 0 to enable sampling data on the rising edge of rx clock. Write 0 to enable
+ *  sampling data on the falling edge of rx clock.
+ */
+#define PARL_IO_RX_CLK_EDGE_SEL    (BIT(26))
+#define PARL_IO_RX_CLK_EDGE_SEL_M  (PARL_IO_RX_CLK_EDGE_SEL_V << PARL_IO_RX_CLK_EDGE_SEL_S)
+#define PARL_IO_RX_CLK_EDGE_SEL_V  0x00000001U
+#define PARL_IO_RX_CLK_EDGE_SEL_S  26
+/** PARL_IO_RX_BIT_PACK_ORDER : R/W; bitpos: [27]; default: 0;
+ *  Write 0 to pack bits into 1byte from MSB when data bus width is 4/2/1 bits. Write 0
+ *  to pack bits into 1byte from LSB when data bus width is 4/2/1 bits.
+ */
+#define PARL_IO_RX_BIT_PACK_ORDER    (BIT(27))
+#define PARL_IO_RX_BIT_PACK_ORDER_M  (PARL_IO_RX_BIT_PACK_ORDER_V << PARL_IO_RX_BIT_PACK_ORDER_S)
+#define PARL_IO_RX_BIT_PACK_ORDER_V  0x00000001U
+#define PARL_IO_RX_BIT_PACK_ORDER_S  27
+/** PARL_IO_RX_BUS_WID_SEL : R/W; bitpos: [30:28]; default: 0;
+ *  Rx data bus width selection.
+ *  100: bus width is 1 bit
+ *  011: bus width is 2 bits
+ *  010: bus width is 4 bits
+ *  001: bus width is 8 bits
+ *  000: bus width is 16 bits
+ */
+#define PARL_IO_RX_BUS_WID_SEL    0x00000007U
+#define PARL_IO_RX_BUS_WID_SEL_M  (PARL_IO_RX_BUS_WID_SEL_V << PARL_IO_RX_BUS_WID_SEL_S)
+#define PARL_IO_RX_BUS_WID_SEL_V  0x00000007U
+#define PARL_IO_RX_BUS_WID_SEL_S  28
+/** PARL_IO_RX_FIFO_SRST : R/W; bitpos: [31]; default: 0;
+ *  Write 1 to enable soft reset of async fifo in rx module.
+ */
+#define PARL_IO_RX_FIFO_SRST    (BIT(31))
+#define PARL_IO_RX_FIFO_SRST_M  (PARL_IO_RX_FIFO_SRST_V << PARL_IO_RX_FIFO_SRST_S)
+#define PARL_IO_RX_FIFO_SRST_V  0x00000001U
+#define PARL_IO_RX_FIFO_SRST_S  31
+
+/** PARL_IO_RX_CFG1_REG register
+ *  Parallel RX module configuration register1.
+ */
+#define PARL_IO_RX_CFG1_REG (DR_REG_PARL_IO_BASE + 0x4)
+/** PARL_IO_RX_REG_UPDATE : WT; bitpos: [2]; default: 0;
+ *  Write 1 to update rx register configuration signals.
+ */
+#define PARL_IO_RX_REG_UPDATE    (BIT(2))
+#define PARL_IO_RX_REG_UPDATE_M  (PARL_IO_RX_REG_UPDATE_V << PARL_IO_RX_REG_UPDATE_S)
+#define PARL_IO_RX_REG_UPDATE_V  0x00000001U
+#define PARL_IO_RX_REG_UPDATE_S  2
+/** PARL_IO_RX_TIMEOUT_EN : R/W; bitpos: [3]; default: 1;
+ *  Write 1 to enable timeout count to generate error eof.
+ */
+#define PARL_IO_RX_TIMEOUT_EN    (BIT(3))
+#define PARL_IO_RX_TIMEOUT_EN_M  (PARL_IO_RX_TIMEOUT_EN_V << PARL_IO_RX_TIMEOUT_EN_S)
+#define PARL_IO_RX_TIMEOUT_EN_V  0x00000001U
+#define PARL_IO_RX_TIMEOUT_EN_S  3
+/** PARL_IO_RX_EXT_EN_SEL : R/W; bitpos: [15:12]; default: 15;
+ *  Configures rx external enable signal selection from 16 data lines.
+ */
+#define PARL_IO_RX_EXT_EN_SEL    0x0000000FU
+#define PARL_IO_RX_EXT_EN_SEL_M  (PARL_IO_RX_EXT_EN_SEL_V << PARL_IO_RX_EXT_EN_SEL_S)
+#define PARL_IO_RX_EXT_EN_SEL_V  0x0000000FU
+#define PARL_IO_RX_EXT_EN_SEL_S  12
+/** PARL_IO_RX_TIMEOUT_THRESHOLD : R/W; bitpos: [31:16]; default: 4095;
+ *  Configures rx threshold of timeout counter.
+ */
+#define PARL_IO_RX_TIMEOUT_THRESHOLD    0x0000FFFFU
+#define PARL_IO_RX_TIMEOUT_THRESHOLD_M  (PARL_IO_RX_TIMEOUT_THRESHOLD_V << PARL_IO_RX_TIMEOUT_THRESHOLD_S)
+#define PARL_IO_RX_TIMEOUT_THRESHOLD_V  0x0000FFFFU
+#define PARL_IO_RX_TIMEOUT_THRESHOLD_S  16
+
+/** PARL_IO_TX_CFG0_REG register
+ *  Parallel TX module configuration register0.
+ */
+#define PARL_IO_TX_CFG0_REG (DR_REG_PARL_IO_BASE + 0x8)
+/** PARL_IO_TX_BYTELEN : R/W; bitpos: [17:2]; default: 0;
+ *  Configures tx sending data byte length.
+ */
+#define PARL_IO_TX_BYTELEN    0x0000FFFFU
+#define PARL_IO_TX_BYTELEN_M  (PARL_IO_TX_BYTELEN_V << PARL_IO_TX_BYTELEN_S)
+#define PARL_IO_TX_BYTELEN_V  0x0000FFFFU
+#define PARL_IO_TX_BYTELEN_S  2
+/** PARL_IO_TX_GATING_EN : R/W; bitpos: [18]; default: 0;
+ *  Write 1 to enable output tx clock gating.
+ */
+#define PARL_IO_TX_GATING_EN    (BIT(18))
+#define PARL_IO_TX_GATING_EN_M  (PARL_IO_TX_GATING_EN_V << PARL_IO_TX_GATING_EN_S)
+#define PARL_IO_TX_GATING_EN_V  0x00000001U
+#define PARL_IO_TX_GATING_EN_S  18
+/** PARL_IO_TX_START : R/W; bitpos: [19]; default: 0;
+ *  Write 1 to start tx global data output.
+ */
+#define PARL_IO_TX_START    (BIT(19))
+#define PARL_IO_TX_START_M  (PARL_IO_TX_START_V << PARL_IO_TX_START_S)
+#define PARL_IO_TX_START_V  0x00000001U
+#define PARL_IO_TX_START_S  19
+/** PARL_IO_TX_HW_VALID_EN : R/W; bitpos: [20]; default: 0;
+ *  Write 1 to enable tx hardware data valid signal.
+ */
+#define PARL_IO_TX_HW_VALID_EN    (BIT(20))
+#define PARL_IO_TX_HW_VALID_EN_M  (PARL_IO_TX_HW_VALID_EN_V << PARL_IO_TX_HW_VALID_EN_S)
+#define PARL_IO_TX_HW_VALID_EN_V  0x00000001U
+#define PARL_IO_TX_HW_VALID_EN_S  20
+/** PARL_IO_TX_SMP_EDGE_SEL : R/W; bitpos: [25]; default: 0;
+ *  Write 0 to enable sampling data on the rising edge of tx clock. Write 0 to enable
+ *  sampling data on the falling edge of tx clock.
+ */
+#define PARL_IO_TX_SMP_EDGE_SEL    (BIT(25))
+#define PARL_IO_TX_SMP_EDGE_SEL_M  (PARL_IO_TX_SMP_EDGE_SEL_V << PARL_IO_TX_SMP_EDGE_SEL_S)
+#define PARL_IO_TX_SMP_EDGE_SEL_V  0x00000001U
+#define PARL_IO_TX_SMP_EDGE_SEL_S  25
+/** PARL_IO_TX_BIT_UNPACK_ORDER : R/W; bitpos: [26]; default: 0;
+ *  Write 0 to unpack bits from 1byte from MSB when data bus width is 4/2/1 bits. Write
+ *  0 to unpack bits from 1byte from LSB when data bus width is 4/2/1 bits.
+ */
+#define PARL_IO_TX_BIT_UNPACK_ORDER    (BIT(26))
+#define PARL_IO_TX_BIT_UNPACK_ORDER_M  (PARL_IO_TX_BIT_UNPACK_ORDER_V << PARL_IO_TX_BIT_UNPACK_ORDER_S)
+#define PARL_IO_TX_BIT_UNPACK_ORDER_V  0x00000001U
+#define PARL_IO_TX_BIT_UNPACK_ORDER_S  26
+/** PARL_IO_TX_BUS_WID_SEL : R/W; bitpos: [29:27]; default: 0;
+ *  Tx data bus width selection.
+ *  100: bus width is 1 bit
+ *  011: bus width is 2 bits
+ *  010: bus width is 4 bits
+ *  001: bus width is 8 bits
+ *  000: bus width is 16 bits
+ */
+#define PARL_IO_TX_BUS_WID_SEL    0x00000007U
+#define PARL_IO_TX_BUS_WID_SEL_M  (PARL_IO_TX_BUS_WID_SEL_V << PARL_IO_TX_BUS_WID_SEL_S)
+#define PARL_IO_TX_BUS_WID_SEL_V  0x00000007U
+#define PARL_IO_TX_BUS_WID_SEL_S  27
+/** PARL_IO_TX_FIFO_SRST : R/W; bitpos: [30]; default: 0;
+ *  Write 1 to enable soft reset of async fifo in tx module.
+ */
+#define PARL_IO_TX_FIFO_SRST    (BIT(30))
+#define PARL_IO_TX_FIFO_SRST_M  (PARL_IO_TX_FIFO_SRST_V << PARL_IO_TX_FIFO_SRST_S)
+#define PARL_IO_TX_FIFO_SRST_V  0x00000001U
+#define PARL_IO_TX_FIFO_SRST_S  30
+
+/** PARL_IO_TX_CFG1_REG register
+ *  Parallel TX module configuration register1.
+ */
+#define PARL_IO_TX_CFG1_REG (DR_REG_PARL_IO_BASE + 0xc)
+/** PARL_IO_TX_IDLE_VALUE : R/W; bitpos: [31:16]; default: 0;
+ *  Configures data value on tx bus when IDLE state.
+ */
+#define PARL_IO_TX_IDLE_VALUE    0x0000FFFFU
+#define PARL_IO_TX_IDLE_VALUE_M  (PARL_IO_TX_IDLE_VALUE_V << PARL_IO_TX_IDLE_VALUE_S)
+#define PARL_IO_TX_IDLE_VALUE_V  0x0000FFFFU
+#define PARL_IO_TX_IDLE_VALUE_S  16
+
+/** PARL_IO_ST_REG register
+ *  Parallel IO module status register0.
+ */
+#define PARL_IO_ST_REG (DR_REG_PARL_IO_BASE + 0x10)
+/** PARL_IO_TX_READY : RO; bitpos: [31]; default: 0;
+ *  Represents the status that tx is ready.
+ */
+#define PARL_IO_TX_READY    (BIT(31))
+#define PARL_IO_TX_READY_M  (PARL_IO_TX_READY_V << PARL_IO_TX_READY_S)
+#define PARL_IO_TX_READY_V  0x00000001U
+#define PARL_IO_TX_READY_S  31
+
+/** PARL_IO_INT_ENA_REG register
+ *  Parallel IO interrupt enable singal configuration register.
+ */
+#define PARL_IO_INT_ENA_REG (DR_REG_PARL_IO_BASE + 0x14)
+/** PARL_IO_TX_FIFO_REMPTY_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  Write 1 to enable TX_FIFO_REMPTY_INTR.
+ */
+#define PARL_IO_TX_FIFO_REMPTY_INT_ENA    (BIT(0))
+#define PARL_IO_TX_FIFO_REMPTY_INT_ENA_M  (PARL_IO_TX_FIFO_REMPTY_INT_ENA_V << PARL_IO_TX_FIFO_REMPTY_INT_ENA_S)
+#define PARL_IO_TX_FIFO_REMPTY_INT_ENA_V  0x00000001U
+#define PARL_IO_TX_FIFO_REMPTY_INT_ENA_S  0
+/** PARL_IO_RX_FIFO_WFULL_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  Write 1 to enable RX_FIFO_WFULL_INTR.
+ */
+#define PARL_IO_RX_FIFO_WFULL_INT_ENA    (BIT(1))
+#define PARL_IO_RX_FIFO_WFULL_INT_ENA_M  (PARL_IO_RX_FIFO_WFULL_INT_ENA_V << PARL_IO_RX_FIFO_WFULL_INT_ENA_S)
+#define PARL_IO_RX_FIFO_WFULL_INT_ENA_V  0x00000001U
+#define PARL_IO_RX_FIFO_WFULL_INT_ENA_S  1
+/** PARL_IO_TX_EOF_INT_ENA : R/W; bitpos: [2]; default: 0;
+ *  Write 1 to enable TX_EOF_INTR.
+ */
+#define PARL_IO_TX_EOF_INT_ENA    (BIT(2))
+#define PARL_IO_TX_EOF_INT_ENA_M  (PARL_IO_TX_EOF_INT_ENA_V << PARL_IO_TX_EOF_INT_ENA_S)
+#define PARL_IO_TX_EOF_INT_ENA_V  0x00000001U
+#define PARL_IO_TX_EOF_INT_ENA_S  2
+
+/** PARL_IO_INT_RAW_REG register
+ *  Parallel IO interrupt raw singal status register.
+ */
+#define PARL_IO_INT_RAW_REG (DR_REG_PARL_IO_BASE + 0x18)
+/** PARL_IO_TX_FIFO_REMPTY_INT_RAW : R/WTC/SS; bitpos: [0]; default: 0;
+ *  The raw interrupt status of TX_FIFO_REMPTY_INTR.
+ */
+#define PARL_IO_TX_FIFO_REMPTY_INT_RAW    (BIT(0))
+#define PARL_IO_TX_FIFO_REMPTY_INT_RAW_M  (PARL_IO_TX_FIFO_REMPTY_INT_RAW_V << PARL_IO_TX_FIFO_REMPTY_INT_RAW_S)
+#define PARL_IO_TX_FIFO_REMPTY_INT_RAW_V  0x00000001U
+#define PARL_IO_TX_FIFO_REMPTY_INT_RAW_S  0
+/** PARL_IO_RX_FIFO_WFULL_INT_RAW : R/WTC/SS; bitpos: [1]; default: 0;
+ *  The raw interrupt status of RX_FIFO_WFULL_INTR.
+ */
+#define PARL_IO_RX_FIFO_WFULL_INT_RAW    (BIT(1))
+#define PARL_IO_RX_FIFO_WFULL_INT_RAW_M  (PARL_IO_RX_FIFO_WFULL_INT_RAW_V << PARL_IO_RX_FIFO_WFULL_INT_RAW_S)
+#define PARL_IO_RX_FIFO_WFULL_INT_RAW_V  0x00000001U
+#define PARL_IO_RX_FIFO_WFULL_INT_RAW_S  1
+/** PARL_IO_TX_EOF_INT_RAW : R/WTC/SS; bitpos: [2]; default: 0;
+ *  The raw interrupt status of TX_EOF_INTR.
+ */
+#define PARL_IO_TX_EOF_INT_RAW    (BIT(2))
+#define PARL_IO_TX_EOF_INT_RAW_M  (PARL_IO_TX_EOF_INT_RAW_V << PARL_IO_TX_EOF_INT_RAW_S)
+#define PARL_IO_TX_EOF_INT_RAW_V  0x00000001U
+#define PARL_IO_TX_EOF_INT_RAW_S  2
+
+/** PARL_IO_INT_ST_REG register
+ *  Parallel IO interrupt singal status register.
+ */
+#define PARL_IO_INT_ST_REG (DR_REG_PARL_IO_BASE + 0x1c)
+/** PARL_IO_TX_FIFO_REMPTY_INT_ST : RO; bitpos: [0]; default: 0;
+ *  The masked interrupt status of TX_FIFO_REMPTY_INTR.
+ */
+#define PARL_IO_TX_FIFO_REMPTY_INT_ST    (BIT(0))
+#define PARL_IO_TX_FIFO_REMPTY_INT_ST_M  (PARL_IO_TX_FIFO_REMPTY_INT_ST_V << PARL_IO_TX_FIFO_REMPTY_INT_ST_S)
+#define PARL_IO_TX_FIFO_REMPTY_INT_ST_V  0x00000001U
+#define PARL_IO_TX_FIFO_REMPTY_INT_ST_S  0
+/** PARL_IO_RX_FIFO_WFULL_INT_ST : RO; bitpos: [1]; default: 0;
+ *  The masked interrupt status of RX_FIFO_WFULL_INTR.
+ */
+#define PARL_IO_RX_FIFO_WFULL_INT_ST    (BIT(1))
+#define PARL_IO_RX_FIFO_WFULL_INT_ST_M  (PARL_IO_RX_FIFO_WFULL_INT_ST_V << PARL_IO_RX_FIFO_WFULL_INT_ST_S)
+#define PARL_IO_RX_FIFO_WFULL_INT_ST_V  0x00000001U
+#define PARL_IO_RX_FIFO_WFULL_INT_ST_S  1
+/** PARL_IO_TX_EOF_INT_ST : RO; bitpos: [2]; default: 0;
+ *  The masked interrupt status of TX_EOF_INTR.
+ */
+#define PARL_IO_TX_EOF_INT_ST    (BIT(2))
+#define PARL_IO_TX_EOF_INT_ST_M  (PARL_IO_TX_EOF_INT_ST_V << PARL_IO_TX_EOF_INT_ST_S)
+#define PARL_IO_TX_EOF_INT_ST_V  0x00000001U
+#define PARL_IO_TX_EOF_INT_ST_S  2
+
+/** PARL_IO_INT_CLR_REG register
+ *  Parallel IO interrupt  clear singal configuration register.
+ */
+#define PARL_IO_INT_CLR_REG (DR_REG_PARL_IO_BASE + 0x20)
+/** PARL_IO_TX_FIFO_REMPTY_INT_CLR : WT; bitpos: [0]; default: 0;
+ *  Write 1 to clear TX_FIFO_REMPTY_INTR.
+ */
+#define PARL_IO_TX_FIFO_REMPTY_INT_CLR    (BIT(0))
+#define PARL_IO_TX_FIFO_REMPTY_INT_CLR_M  (PARL_IO_TX_FIFO_REMPTY_INT_CLR_V << PARL_IO_TX_FIFO_REMPTY_INT_CLR_S)
+#define PARL_IO_TX_FIFO_REMPTY_INT_CLR_V  0x00000001U
+#define PARL_IO_TX_FIFO_REMPTY_INT_CLR_S  0
+/** PARL_IO_RX_FIFO_WFULL_INT_CLR : WT; bitpos: [1]; default: 0;
+ *  Write 1 to clear RX_FIFO_WFULL_INTR.
+ */
+#define PARL_IO_RX_FIFO_WFULL_INT_CLR    (BIT(1))
+#define PARL_IO_RX_FIFO_WFULL_INT_CLR_M  (PARL_IO_RX_FIFO_WFULL_INT_CLR_V << PARL_IO_RX_FIFO_WFULL_INT_CLR_S)
+#define PARL_IO_RX_FIFO_WFULL_INT_CLR_V  0x00000001U
+#define PARL_IO_RX_FIFO_WFULL_INT_CLR_S  1
+/** PARL_IO_TX_EOF_INT_CLR : WT; bitpos: [2]; default: 0;
+ *  Write 1 to clear TX_EOF_INTR.
+ */
+#define PARL_IO_TX_EOF_INT_CLR    (BIT(2))
+#define PARL_IO_TX_EOF_INT_CLR_M  (PARL_IO_TX_EOF_INT_CLR_V << PARL_IO_TX_EOF_INT_CLR_S)
+#define PARL_IO_TX_EOF_INT_CLR_V  0x00000001U
+#define PARL_IO_TX_EOF_INT_CLR_S  2
+
+/** PARL_IO_CLK_REG register
+ *  Parallel IO clk configuration register
+ */
+#define PARL_IO_CLK_REG (DR_REG_PARL_IO_BASE + 0x120)
+/** PARL_IO_CLK_EN : R/W; bitpos: [0]; default: 0;
+ *  Force clock on for this register file
+ */
+#define PARL_IO_CLK_EN    (BIT(0))
+#define PARL_IO_CLK_EN_M  (PARL_IO_CLK_EN_V << PARL_IO_CLK_EN_S)
+#define PARL_IO_CLK_EN_V  0x00000001U
+#define PARL_IO_CLK_EN_S  0
+
+/** PARL_IO_VERSION_REG register
+ *  Version register.
+ */
+#define PARL_IO_VERSION_REG (DR_REG_PARL_IO_BASE + 0x3fc)
+/** PARL_IO_DATE : R/W; bitpos: [27:0]; default: 35660352;
+ *  Version of this register file
+ */
+#define PARL_IO_DATE    0x0FFFFFFFU
+#define PARL_IO_DATE_M  (PARL_IO_DATE_V << PARL_IO_DATE_S)
+#define PARL_IO_DATE_V  0x0FFFFFFFU
+#define PARL_IO_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/parl_io_struct.h b/components/soc/esp32c6/include/soc/parl_io_struct.h
new file mode 100644
index 0000000000..816a7de3ef
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/parl_io_struct.h
@@ -0,0 +1,360 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: PARL_IO RX Configuration0 */
+/** Type of rx_cfg0 register
+ *  Parallel RX module configuration register0.
+ */
+typedef union {
+    struct {
+        /** rx_eof_gen_sel : R/W; bitpos: [0]; default: 0;
+         *  Write 0 to select eof generated manchnism by configured data byte length. Write 1
+         *  to select eof generated manchnism by external enable signal.
+         */
+        uint32_t rx_eof_gen_sel:1;
+        /** rx_start : R/W; bitpos: [1]; default: 0;
+         *  Write 1 to start rx global data sampling.
+         */
+        uint32_t rx_start:1;
+        /** rx_data_bytelen : R/W; bitpos: [17:2]; default: 0;
+         *  Configures rx receieved data byte length.
+         */
+        uint32_t rx_data_bytelen:16;
+        /** rx_sw_en : R/W; bitpos: [18]; default: 0;
+         *  Write 1 to enable software data sampling.
+         */
+        uint32_t rx_sw_en:1;
+        /** rx_pulse_submode_sel : R/W; bitpos: [22:19]; default: 0;
+         *  Pulse submode selection.
+         *  0000: positive pulse start(data bit included) &&  positive pulse end(data bit
+         *  included)
+         *  0001: positive pulse start(data bit included) && positive pulse end (data bit
+         *  excluded)
+         *  0010: positive pulse start(data bit excluded) && positive pulse end (data bit
+         *  included)
+         *  0011: positive pulse start(data bit excluded) && positive pulse end (data bit
+         *  excluded)
+         *  0100: positive pulse start(data bit included) && length end
+         *  0101: positive pulse start(data bit excluded) && length end
+         *  0110: negative pulse start(data bit included) &&  negative pulse end(data bit
+         *  included)
+         *  0111: negative pulse start(data bit included) && negative pulse end (data bit
+         *  excluded)
+         *  1000: negative pulse start(data bit excluded) && negative pulse end (data bit
+         *  included)
+         *  1001: negative pulse start(data bit excluded) && negative pulse end (data bit
+         *  excluded)
+         *  1010: negative pulse start(data bit included) && length end
+         *  1011: negative pulse start(data bit excluded) && length end
+         */
+        uint32_t rx_pulse_submode_sel:4;
+        /** rx_level_submode_sel : R/W; bitpos: [23]; default: 0;
+         *  Write 0 to sample data at high level of external enable signal. Write 1 to sample
+         *  data at low level of external enable signal.
+         */
+        uint32_t rx_level_submode_sel:1;
+        /** rx_smp_mode_sel : R/W; bitpos: [25:24]; default: 0;
+         *  Rx data sampling mode selection.
+         *  000: external level enable mode
+         *  001: external pulse enable mode
+         *  010: internal software enable mode
+         */
+        uint32_t rx_smp_mode_sel:2;
+        /** rx_clk_edge_sel : R/W; bitpos: [26]; default: 0;
+         *  Write 0 to enable sampling data on the rising edge of rx clock. Write 0 to enable
+         *  sampling data on the falling edge of rx clock.
+         */
+        uint32_t rx_clk_edge_sel:1;
+        /** rx_bit_pack_order : R/W; bitpos: [27]; default: 0;
+         *  Write 0 to pack bits into 1byte from MSB when data bus width is 4/2/1 bits. Write 0
+         *  to pack bits into 1byte from LSB when data bus width is 4/2/1 bits.
+         */
+        uint32_t rx_bit_pack_order:1;
+        /** rx_bus_wid_sel : R/W; bitpos: [30:28]; default: 0;
+         *  Rx data bus width selection.
+         *  100: bus width is 1 bit
+         *  011: bus width is 2 bits
+         *  010: bus width is 4 bits
+         *  001: bus width is 8 bits
+         *  000: bus width is 16 bits
+         */
+        uint32_t rx_bus_wid_sel:3;
+        /** rx_fifo_srst : R/W; bitpos: [31]; default: 0;
+         *  Write 1 to enable soft reset of async fifo in rx module.
+         */
+        uint32_t rx_fifo_srst:1;
+    };
+    uint32_t val;
+} parl_io_rx_cfg0_reg_t;
+
+
+/** Group: PARL_IO RX Configuration1 */
+/** Type of rx_cfg1 register
+ *  Parallel RX module configuration register1.
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:2;
+        /** rx_reg_update : WT; bitpos: [2]; default: 0;
+         *  Write 1 to update rx register configuration signals.
+         */
+        uint32_t rx_reg_update:1;
+        /** rx_timeout_en : R/W; bitpos: [3]; default: 1;
+         *  Write 1 to enable timeout count to generate error eof.
+         */
+        uint32_t rx_timeout_en:1;
+        uint32_t reserved_4:8;
+        /** rx_ext_en_sel : R/W; bitpos: [15:12]; default: 15;
+         *  Configures rx external enable signal selection from 16 data lines.
+         */
+        uint32_t rx_ext_en_sel:4;
+        /** rx_timeout_threshold : R/W; bitpos: [31:16]; default: 4095;
+         *  Configures rx threshold of timeout counter.
+         */
+        uint32_t rx_timeout_threshold:16;
+    };
+    uint32_t val;
+} parl_io_rx_cfg1_reg_t;
+
+
+/** Group: PARL_IO TX Configuration0 */
+/** Type of tx_cfg0 register
+ *  Parallel TX module configuration register0.
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:2;
+        /** tx_bytelen : R/W; bitpos: [17:2]; default: 0;
+         *  Configures tx sending data byte length.
+         */
+        uint32_t tx_bytelen:16;
+        /** tx_gating_en : R/W; bitpos: [18]; default: 0;
+         *  Write 1 to enable output tx clock gating.
+         */
+        uint32_t tx_gating_en:1;
+        /** tx_start : R/W; bitpos: [19]; default: 0;
+         *  Write 1 to start tx global data output.
+         */
+        uint32_t tx_start:1;
+        /** tx_hw_valid_en : R/W; bitpos: [20]; default: 0;
+         *  Write 1 to enable tx hardware data valid signal.
+         */
+        uint32_t tx_hw_valid_en:1;
+        uint32_t reserved_21:4;
+        /** tx_smp_edge_sel : R/W; bitpos: [25]; default: 0;
+         *  Write 0 to enable sampling data on the rising edge of tx clock. Write 0 to enable
+         *  sampling data on the falling edge of tx clock.
+         */
+        uint32_t tx_smp_edge_sel:1;
+        /** tx_bit_unpack_order : R/W; bitpos: [26]; default: 0;
+         *  Write 0 to unpack bits from 1byte from MSB when data bus width is 4/2/1 bits. Write
+         *  0 to unpack bits from 1byte from LSB when data bus width is 4/2/1 bits.
+         */
+        uint32_t tx_bit_unpack_order:1;
+        /** tx_bus_wid_sel : R/W; bitpos: [29:27]; default: 0;
+         *  Tx data bus width selection.
+         *  100: bus width is 1 bit
+         *  011: bus width is 2 bits
+         *  010: bus width is 4 bits
+         *  001: bus width is 8 bits
+         *  000: bus width is 16 bits
+         */
+        uint32_t tx_bus_wid_sel:3;
+        /** tx_fifo_srst : R/W; bitpos: [30]; default: 0;
+         *  Write 1 to enable soft reset of async fifo in tx module.
+         */
+        uint32_t tx_fifo_srst:1;
+        uint32_t reserved_31:1;
+    };
+    uint32_t val;
+} parl_io_tx_cfg0_reg_t;
+
+
+/** Group: PARL_IO TX Configuration1 */
+/** Type of tx_cfg1 register
+ *  Parallel TX module configuration register1.
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:16;
+        /** tx_idle_value : R/W; bitpos: [31:16]; default: 0;
+         *  Configures data value on tx bus when IDLE state.
+         */
+        uint32_t tx_idle_value:16;
+    };
+    uint32_t val;
+} parl_io_tx_cfg1_reg_t;
+
+
+/** Group: PARL_IO TX Status0 */
+/** Type of st register
+ *  Parallel IO module status register0.
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** tx_ready : RO; bitpos: [31]; default: 0;
+         *  Represents the status that tx is ready.
+         */
+        uint32_t tx_ready:1;
+    };
+    uint32_t val;
+} parl_io_st_reg_t;
+
+
+/** Group: PARL_IO Interrupt Configuration and Status */
+/** Type of int_ena register
+ *  Parallel IO interrupt enable singal configuration register.
+ */
+typedef union {
+    struct {
+        /** tx_fifo_rempty_int_ena : R/W; bitpos: [0]; default: 0;
+         *  Write 1 to enable TX_FIFO_REMPTY_INTR.
+         */
+        uint32_t tx_fifo_rempty_int_ena:1;
+        /** rx_fifo_wfull_int_ena : R/W; bitpos: [1]; default: 0;
+         *  Write 1 to enable RX_FIFO_WFULL_INTR.
+         */
+        uint32_t rx_fifo_wfull_int_ena:1;
+        /** tx_eof_int_ena : R/W; bitpos: [2]; default: 0;
+         *  Write 1 to enable TX_EOF_INTR.
+         */
+        uint32_t tx_eof_int_ena:1;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} parl_io_int_ena_reg_t;
+
+/** Type of int_raw register
+ *  Parallel IO interrupt raw singal status register.
+ */
+typedef union {
+    struct {
+        /** tx_fifo_rempty_int_raw : R/WTC/SS; bitpos: [0]; default: 0;
+         *  The raw interrupt status of TX_FIFO_REMPTY_INTR.
+         */
+        uint32_t tx_fifo_rempty_int_raw:1;
+        /** rx_fifo_wfull_int_raw : R/WTC/SS; bitpos: [1]; default: 0;
+         *  The raw interrupt status of RX_FIFO_WFULL_INTR.
+         */
+        uint32_t rx_fifo_wfull_int_raw:1;
+        /** tx_eof_int_raw : R/WTC/SS; bitpos: [2]; default: 0;
+         *  The raw interrupt status of TX_EOF_INTR.
+         */
+        uint32_t tx_eof_int_raw:1;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} parl_io_int_raw_reg_t;
+
+/** Type of int_st register
+ *  Parallel IO interrupt singal status register.
+ */
+typedef union {
+    struct {
+        /** tx_fifo_rempty_int_st : RO; bitpos: [0]; default: 0;
+         *  The masked interrupt status of TX_FIFO_REMPTY_INTR.
+         */
+        uint32_t tx_fifo_rempty_int_st:1;
+        /** rx_fifo_wfull_int_st : RO; bitpos: [1]; default: 0;
+         *  The masked interrupt status of RX_FIFO_WFULL_INTR.
+         */
+        uint32_t rx_fifo_wfull_int_st:1;
+        /** tx_eof_int_st : RO; bitpos: [2]; default: 0;
+         *  The masked interrupt status of TX_EOF_INTR.
+         */
+        uint32_t tx_eof_int_st:1;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} parl_io_int_st_reg_t;
+
+/** Type of int_clr register
+ *  Parallel IO interrupt  clear singal configuration register.
+ */
+typedef union {
+    struct {
+        /** tx_fifo_rempty_int_clr : WT; bitpos: [0]; default: 0;
+         *  Write 1 to clear TX_FIFO_REMPTY_INTR.
+         */
+        uint32_t tx_fifo_rempty_int_clr:1;
+        /** rx_fifo_wfull_int_clr : WT; bitpos: [1]; default: 0;
+         *  Write 1 to clear RX_FIFO_WFULL_INTR.
+         */
+        uint32_t rx_fifo_wfull_int_clr:1;
+        /** tx_eof_int_clr : WT; bitpos: [2]; default: 0;
+         *  Write 1 to clear TX_EOF_INTR.
+         */
+        uint32_t tx_eof_int_clr:1;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} parl_io_int_clr_reg_t;
+
+
+/** Group: PARL_IO Clock Gating Configuration */
+/** Type of clk register
+ *  Parallel IO clk configuration register
+ */
+typedef union {
+    struct {
+        /** clk_en : R/W; bitpos: [0]; default: 0;
+         *  Force clock on for this register file
+         */
+        uint32_t clk_en:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} parl_io_clk_reg_t;
+
+
+/** Group: PARL_IO Version Register */
+/** Type of version register
+ *  Version register.
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [27:0]; default: 35660352;
+         *  Version of this register file
+         */
+        uint32_t date:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} parl_io_version_reg_t;
+
+
+typedef struct parl_io_dev_t {
+    volatile parl_io_rx_cfg0_reg_t rx_cfg0;
+    volatile parl_io_rx_cfg1_reg_t rx_cfg1;
+    volatile parl_io_tx_cfg0_reg_t tx_cfg0;
+    volatile parl_io_tx_cfg1_reg_t tx_cfg1;
+    volatile parl_io_st_reg_t st;
+    volatile parl_io_int_ena_reg_t int_ena;
+    volatile parl_io_int_raw_reg_t int_raw;
+    volatile parl_io_int_st_reg_t int_st;
+    volatile parl_io_int_clr_reg_t int_clr;
+    uint32_t reserved_024[63];
+    volatile parl_io_clk_reg_t clk;
+    uint32_t reserved_124[182];
+    volatile parl_io_version_reg_t version;
+} parl_io_dev_t;
+
+extern parl_io_dev_t PARL_IO;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(parl_io_dev_t) == 0x400, "Invalid size of parl_io_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/pau_reg.h b/components/soc/esp32c6/include/soc/pau_reg.h
new file mode 100644
index 0000000000..a2f7ad9a89
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/pau_reg.h
@@ -0,0 +1,356 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** PAU_REGDMA_CONF_REG register
+ *  Peri backup control register
+ */
+#define PAU_REGDMA_CONF_REG (DR_REG_PAU_BASE + 0x0)
+/** PAU_FLOW_ERR : RO; bitpos: [2:0]; default: 0;
+ *  backup error type
+ */
+#define PAU_FLOW_ERR    0x00000007U
+#define PAU_FLOW_ERR_M  (PAU_FLOW_ERR_V << PAU_FLOW_ERR_S)
+#define PAU_FLOW_ERR_V  0x00000007U
+#define PAU_FLOW_ERR_S  0
+/** PAU_START : WT; bitpos: [3]; default: 0;
+ *  backup start signal
+ */
+#define PAU_START    (BIT(3))
+#define PAU_START_M  (PAU_START_V << PAU_START_S)
+#define PAU_START_V  0x00000001U
+#define PAU_START_S  3
+/** PAU_TO_MEM : R/W; bitpos: [4]; default: 0;
+ *  backup direction(reg to mem / mem to reg)
+ */
+#define PAU_TO_MEM    (BIT(4))
+#define PAU_TO_MEM_M  (PAU_TO_MEM_V << PAU_TO_MEM_S)
+#define PAU_TO_MEM_V  0x00000001U
+#define PAU_TO_MEM_S  4
+/** PAU_LINK_SEL : R/W; bitpos: [6:5]; default: 0;
+ *  Link select
+ */
+#define PAU_LINK_SEL    0x00000003U
+#define PAU_LINK_SEL_M  (PAU_LINK_SEL_V << PAU_LINK_SEL_S)
+#define PAU_LINK_SEL_V  0x00000003U
+#define PAU_LINK_SEL_S  5
+/** PAU_START_MAC : WT; bitpos: [7]; default: 0;
+ *  mac sw backup start signal
+ */
+#define PAU_START_MAC    (BIT(7))
+#define PAU_START_MAC_M  (PAU_START_MAC_V << PAU_START_MAC_S)
+#define PAU_START_MAC_V  0x00000001U
+#define PAU_START_MAC_S  7
+/** PAU_TO_MEM_MAC : R/W; bitpos: [8]; default: 0;
+ *  mac sw backup direction(reg to mem / mem to reg)
+ */
+#define PAU_TO_MEM_MAC    (BIT(8))
+#define PAU_TO_MEM_MAC_M  (PAU_TO_MEM_MAC_V << PAU_TO_MEM_MAC_S)
+#define PAU_TO_MEM_MAC_V  0x00000001U
+#define PAU_TO_MEM_MAC_S  8
+/** PAU_SEL_MAC : R/W; bitpos: [9]; default: 0;
+ *  mac hw/sw select
+ */
+#define PAU_SEL_MAC    (BIT(9))
+#define PAU_SEL_MAC_M  (PAU_SEL_MAC_V << PAU_SEL_MAC_S)
+#define PAU_SEL_MAC_V  0x00000001U
+#define PAU_SEL_MAC_S  9
+
+/** PAU_REGDMA_CLK_CONF_REG register
+ *  Clock control register
+ */
+#define PAU_REGDMA_CLK_CONF_REG (DR_REG_PAU_BASE + 0x4)
+/** PAU_CLK_EN : R/W; bitpos: [0]; default: 0;
+ *  clock enable
+ */
+#define PAU_CLK_EN    (BIT(0))
+#define PAU_CLK_EN_M  (PAU_CLK_EN_V << PAU_CLK_EN_S)
+#define PAU_CLK_EN_V  0x00000001U
+#define PAU_CLK_EN_S  0
+
+/** PAU_REGDMA_ETM_CTRL_REG register
+ *  ETM start ctrl reg
+ */
+#define PAU_REGDMA_ETM_CTRL_REG (DR_REG_PAU_BASE + 0x8)
+/** PAU_ETM_START_0 : WT; bitpos: [0]; default: 0;
+ *  etm_start_0 reg
+ */
+#define PAU_ETM_START_0    (BIT(0))
+#define PAU_ETM_START_0_M  (PAU_ETM_START_0_V << PAU_ETM_START_0_S)
+#define PAU_ETM_START_0_V  0x00000001U
+#define PAU_ETM_START_0_S  0
+/** PAU_ETM_START_1 : WT; bitpos: [1]; default: 0;
+ *  etm_start_1 reg
+ */
+#define PAU_ETM_START_1    (BIT(1))
+#define PAU_ETM_START_1_M  (PAU_ETM_START_1_V << PAU_ETM_START_1_S)
+#define PAU_ETM_START_1_V  0x00000001U
+#define PAU_ETM_START_1_S  1
+/** PAU_ETM_START_2 : WT; bitpos: [2]; default: 0;
+ *  etm_start_2 reg
+ */
+#define PAU_ETM_START_2    (BIT(2))
+#define PAU_ETM_START_2_M  (PAU_ETM_START_2_V << PAU_ETM_START_2_S)
+#define PAU_ETM_START_2_V  0x00000001U
+#define PAU_ETM_START_2_S  2
+/** PAU_ETM_START_3 : WT; bitpos: [3]; default: 0;
+ *  etm_start_3 reg
+ */
+#define PAU_ETM_START_3    (BIT(3))
+#define PAU_ETM_START_3_M  (PAU_ETM_START_3_V << PAU_ETM_START_3_S)
+#define PAU_ETM_START_3_V  0x00000001U
+#define PAU_ETM_START_3_S  3
+
+/** PAU_REGDMA_LINK_0_ADDR_REG register
+ *  link_0_addr
+ */
+#define PAU_REGDMA_LINK_0_ADDR_REG (DR_REG_PAU_BASE + 0xc)
+/** PAU_LINK_ADDR_0 : R/W; bitpos: [31:0]; default: 0;
+ *  link_0_addr reg
+ */
+#define PAU_LINK_ADDR_0    0xFFFFFFFFU
+#define PAU_LINK_ADDR_0_M  (PAU_LINK_ADDR_0_V << PAU_LINK_ADDR_0_S)
+#define PAU_LINK_ADDR_0_V  0xFFFFFFFFU
+#define PAU_LINK_ADDR_0_S  0
+
+/** PAU_REGDMA_LINK_1_ADDR_REG register
+ *  Link_1_addr
+ */
+#define PAU_REGDMA_LINK_1_ADDR_REG (DR_REG_PAU_BASE + 0x10)
+/** PAU_LINK_ADDR_1 : R/W; bitpos: [31:0]; default: 0;
+ *  Link_1_addr reg
+ */
+#define PAU_LINK_ADDR_1    0xFFFFFFFFU
+#define PAU_LINK_ADDR_1_M  (PAU_LINK_ADDR_1_V << PAU_LINK_ADDR_1_S)
+#define PAU_LINK_ADDR_1_V  0xFFFFFFFFU
+#define PAU_LINK_ADDR_1_S  0
+
+/** PAU_REGDMA_LINK_2_ADDR_REG register
+ *  Link_2_addr
+ */
+#define PAU_REGDMA_LINK_2_ADDR_REG (DR_REG_PAU_BASE + 0x14)
+/** PAU_LINK_ADDR_2 : R/W; bitpos: [31:0]; default: 0;
+ *  Link_2_addr reg
+ */
+#define PAU_LINK_ADDR_2    0xFFFFFFFFU
+#define PAU_LINK_ADDR_2_M  (PAU_LINK_ADDR_2_V << PAU_LINK_ADDR_2_S)
+#define PAU_LINK_ADDR_2_V  0xFFFFFFFFU
+#define PAU_LINK_ADDR_2_S  0
+
+/** PAU_REGDMA_LINK_3_ADDR_REG register
+ *  Link_3_addr
+ */
+#define PAU_REGDMA_LINK_3_ADDR_REG (DR_REG_PAU_BASE + 0x18)
+/** PAU_LINK_ADDR_3 : R/W; bitpos: [31:0]; default: 0;
+ *  Link_3_addr reg
+ */
+#define PAU_LINK_ADDR_3    0xFFFFFFFFU
+#define PAU_LINK_ADDR_3_M  (PAU_LINK_ADDR_3_V << PAU_LINK_ADDR_3_S)
+#define PAU_LINK_ADDR_3_V  0xFFFFFFFFU
+#define PAU_LINK_ADDR_3_S  0
+
+/** PAU_REGDMA_LINK_MAC_ADDR_REG register
+ *  Link_mac_addr
+ */
+#define PAU_REGDMA_LINK_MAC_ADDR_REG (DR_REG_PAU_BASE + 0x1c)
+/** PAU_LINK_ADDR_MAC : R/W; bitpos: [31:0]; default: 0;
+ *  Link_mac_addr reg
+ */
+#define PAU_LINK_ADDR_MAC    0xFFFFFFFFU
+#define PAU_LINK_ADDR_MAC_M  (PAU_LINK_ADDR_MAC_V << PAU_LINK_ADDR_MAC_S)
+#define PAU_LINK_ADDR_MAC_V  0xFFFFFFFFU
+#define PAU_LINK_ADDR_MAC_S  0
+
+/** PAU_REGDMA_CURRENT_LINK_ADDR_REG register
+ *  current link addr
+ */
+#define PAU_REGDMA_CURRENT_LINK_ADDR_REG (DR_REG_PAU_BASE + 0x20)
+/** PAU_CURRENT_LINK_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  current link addr reg
+ */
+#define PAU_CURRENT_LINK_ADDR    0xFFFFFFFFU
+#define PAU_CURRENT_LINK_ADDR_M  (PAU_CURRENT_LINK_ADDR_V << PAU_CURRENT_LINK_ADDR_S)
+#define PAU_CURRENT_LINK_ADDR_V  0xFFFFFFFFU
+#define PAU_CURRENT_LINK_ADDR_S  0
+
+/** PAU_REGDMA_BACKUP_ADDR_REG register
+ *  Backup addr
+ */
+#define PAU_REGDMA_BACKUP_ADDR_REG (DR_REG_PAU_BASE + 0x24)
+/** PAU_BACKUP_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  backup addr reg
+ */
+#define PAU_BACKUP_ADDR    0xFFFFFFFFU
+#define PAU_BACKUP_ADDR_M  (PAU_BACKUP_ADDR_V << PAU_BACKUP_ADDR_S)
+#define PAU_BACKUP_ADDR_V  0xFFFFFFFFU
+#define PAU_BACKUP_ADDR_S  0
+
+/** PAU_REGDMA_MEM_ADDR_REG register
+ *  mem addr
+ */
+#define PAU_REGDMA_MEM_ADDR_REG (DR_REG_PAU_BASE + 0x28)
+/** PAU_MEM_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  mem addr reg
+ */
+#define PAU_MEM_ADDR    0xFFFFFFFFU
+#define PAU_MEM_ADDR_M  (PAU_MEM_ADDR_V << PAU_MEM_ADDR_S)
+#define PAU_MEM_ADDR_V  0xFFFFFFFFU
+#define PAU_MEM_ADDR_S  0
+
+/** PAU_REGDMA_BKP_CONF_REG register
+ *  backup config
+ */
+#define PAU_REGDMA_BKP_CONF_REG (DR_REG_PAU_BASE + 0x2c)
+/** PAU_READ_INTERVAL : R/W; bitpos: [6:0]; default: 32;
+ *  Link read_interval
+ */
+#define PAU_READ_INTERVAL    0x0000007FU
+#define PAU_READ_INTERVAL_M  (PAU_READ_INTERVAL_V << PAU_READ_INTERVAL_S)
+#define PAU_READ_INTERVAL_V  0x0000007FU
+#define PAU_READ_INTERVAL_S  0
+/** PAU_LINK_TOUT_THRES : R/W; bitpos: [16:7]; default: 50;
+ *  link wait timeout threshold
+ */
+#define PAU_LINK_TOUT_THRES    0x000003FFU
+#define PAU_LINK_TOUT_THRES_M  (PAU_LINK_TOUT_THRES_V << PAU_LINK_TOUT_THRES_S)
+#define PAU_LINK_TOUT_THRES_V  0x000003FFU
+#define PAU_LINK_TOUT_THRES_S  7
+/** PAU_BURST_LIMIT : R/W; bitpos: [21:17]; default: 8;
+ *  burst limit
+ */
+#define PAU_BURST_LIMIT    0x0000001FU
+#define PAU_BURST_LIMIT_M  (PAU_BURST_LIMIT_V << PAU_BURST_LIMIT_S)
+#define PAU_BURST_LIMIT_V  0x0000001FU
+#define PAU_BURST_LIMIT_S  17
+/** PAU_BACKUP_TOUT_THRES : R/W; bitpos: [31:22]; default: 500;
+ *  Backup timeout threshold
+ */
+#define PAU_BACKUP_TOUT_THRES    0x000003FFU
+#define PAU_BACKUP_TOUT_THRES_M  (PAU_BACKUP_TOUT_THRES_V << PAU_BACKUP_TOUT_THRES_S)
+#define PAU_BACKUP_TOUT_THRES_V  0x000003FFU
+#define PAU_BACKUP_TOUT_THRES_S  22
+
+/** PAU_RETENTION_LINK_BASE_REG register
+ *  retention dma link base
+ */
+#define PAU_RETENTION_LINK_BASE_REG (DR_REG_PAU_BASE + 0x30)
+/** PAU_LINK_BASE_ADDR : R/W; bitpos: [26:0]; default: 0;
+ *  retention dma link base
+ */
+#define PAU_LINK_BASE_ADDR    0x07FFFFFFU
+#define PAU_LINK_BASE_ADDR_M  (PAU_LINK_BASE_ADDR_V << PAU_LINK_BASE_ADDR_S)
+#define PAU_LINK_BASE_ADDR_V  0x07FFFFFFU
+#define PAU_LINK_BASE_ADDR_S  0
+
+/** PAU_RETENTION_CFG_REG register
+ *  retention_cfg
+ */
+#define PAU_RETENTION_CFG_REG (DR_REG_PAU_BASE + 0x34)
+/** PAU_RET_INV_CFG : R/W; bitpos: [31:0]; default: 4294967295;
+ *  retention inv scan out
+ */
+#define PAU_RET_INV_CFG    0xFFFFFFFFU
+#define PAU_RET_INV_CFG_M  (PAU_RET_INV_CFG_V << PAU_RET_INV_CFG_S)
+#define PAU_RET_INV_CFG_V  0xFFFFFFFFU
+#define PAU_RET_INV_CFG_S  0
+
+/** PAU_INT_ENA_REG register
+ *  Read only register for error and done
+ */
+#define PAU_INT_ENA_REG (DR_REG_PAU_BASE + 0x38)
+/** PAU_DONE_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  backup done flag
+ */
+#define PAU_DONE_INT_ENA    (BIT(0))
+#define PAU_DONE_INT_ENA_M  (PAU_DONE_INT_ENA_V << PAU_DONE_INT_ENA_S)
+#define PAU_DONE_INT_ENA_V  0x00000001U
+#define PAU_DONE_INT_ENA_S  0
+/** PAU_ERROR_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  error flag
+ */
+#define PAU_ERROR_INT_ENA    (BIT(1))
+#define PAU_ERROR_INT_ENA_M  (PAU_ERROR_INT_ENA_V << PAU_ERROR_INT_ENA_S)
+#define PAU_ERROR_INT_ENA_V  0x00000001U
+#define PAU_ERROR_INT_ENA_S  1
+
+/** PAU_INT_RAW_REG register
+ *  Read only register for error and done
+ */
+#define PAU_INT_RAW_REG (DR_REG_PAU_BASE + 0x3c)
+/** PAU_DONE_INT_RAW : R/WTC/SS; bitpos: [0]; default: 0;
+ *  backup done flag
+ */
+#define PAU_DONE_INT_RAW    (BIT(0))
+#define PAU_DONE_INT_RAW_M  (PAU_DONE_INT_RAW_V << PAU_DONE_INT_RAW_S)
+#define PAU_DONE_INT_RAW_V  0x00000001U
+#define PAU_DONE_INT_RAW_S  0
+/** PAU_ERROR_INT_RAW : R/WTC/SS; bitpos: [1]; default: 0;
+ *  error flag
+ */
+#define PAU_ERROR_INT_RAW    (BIT(1))
+#define PAU_ERROR_INT_RAW_M  (PAU_ERROR_INT_RAW_V << PAU_ERROR_INT_RAW_S)
+#define PAU_ERROR_INT_RAW_V  0x00000001U
+#define PAU_ERROR_INT_RAW_S  1
+
+/** PAU_INT_CLR_REG register
+ *  Read only register for error and done
+ */
+#define PAU_INT_CLR_REG (DR_REG_PAU_BASE + 0x40)
+/** PAU_DONE_INT_CLR : WT; bitpos: [0]; default: 0;
+ *  backup done flag
+ */
+#define PAU_DONE_INT_CLR    (BIT(0))
+#define PAU_DONE_INT_CLR_M  (PAU_DONE_INT_CLR_V << PAU_DONE_INT_CLR_S)
+#define PAU_DONE_INT_CLR_V  0x00000001U
+#define PAU_DONE_INT_CLR_S  0
+/** PAU_ERROR_INT_CLR : WT; bitpos: [1]; default: 0;
+ *  error flag
+ */
+#define PAU_ERROR_INT_CLR    (BIT(1))
+#define PAU_ERROR_INT_CLR_M  (PAU_ERROR_INT_CLR_V << PAU_ERROR_INT_CLR_S)
+#define PAU_ERROR_INT_CLR_V  0x00000001U
+#define PAU_ERROR_INT_CLR_S  1
+
+/** PAU_INT_ST_REG register
+ *  Read only register for error and done
+ */
+#define PAU_INT_ST_REG (DR_REG_PAU_BASE + 0x44)
+/** PAU_DONE_INT_ST : RO; bitpos: [0]; default: 0;
+ *  backup done flag
+ */
+#define PAU_DONE_INT_ST    (BIT(0))
+#define PAU_DONE_INT_ST_M  (PAU_DONE_INT_ST_V << PAU_DONE_INT_ST_S)
+#define PAU_DONE_INT_ST_V  0x00000001U
+#define PAU_DONE_INT_ST_S  0
+/** PAU_ERROR_INT_ST : RO; bitpos: [1]; default: 0;
+ *  error flag
+ */
+#define PAU_ERROR_INT_ST    (BIT(1))
+#define PAU_ERROR_INT_ST_M  (PAU_ERROR_INT_ST_V << PAU_ERROR_INT_ST_S)
+#define PAU_ERROR_INT_ST_V  0x00000001U
+#define PAU_ERROR_INT_ST_S  1
+
+/** PAU_DATE_REG register
+ *  Date register.
+ */
+#define PAU_DATE_REG (DR_REG_PAU_BASE + 0x3fc)
+/** PAU_DATE : R/W; bitpos: [27:0]; default: 35663984;
+ *  REGDMA date information/ REGDMA version information.
+ */
+#define PAU_DATE    0x0FFFFFFFU
+#define PAU_DATE_M  (PAU_DATE_V << PAU_DATE_S)
+#define PAU_DATE_V  0x0FFFFFFFU
+#define PAU_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/pau_struct.h b/components/soc/esp32c6/include/soc/pau_struct.h
new file mode 100644
index 0000000000..ae1435d506
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/pau_struct.h
@@ -0,0 +1,368 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: Configuration Register */
+/** Type of regdma_conf register
+ *  Peri backup control register
+ */
+typedef union {
+    struct {
+        /** flow_err : RO; bitpos: [2:0]; default: 0;
+         *  backup error type
+         */
+        uint32_t flow_err:3;
+        /** start : WT; bitpos: [3]; default: 0;
+         *  backup start signal
+         */
+        uint32_t start:1;
+        /** to_mem : R/W; bitpos: [4]; default: 0;
+         *  backup direction(reg to mem / mem to reg)
+         */
+        uint32_t to_mem:1;
+        /** link_sel : R/W; bitpos: [6:5]; default: 0;
+         *  Link select
+         */
+        uint32_t link_sel:2;
+        /** start_mac : WT; bitpos: [7]; default: 0;
+         *  mac sw backup start signal
+         */
+        uint32_t start_mac:1;
+        /** to_mem_mac : R/W; bitpos: [8]; default: 0;
+         *  mac sw backup direction(reg to mem / mem to reg)
+         */
+        uint32_t to_mem_mac:1;
+        /** sel_mac : R/W; bitpos: [9]; default: 0;
+         *  mac hw/sw select
+         */
+        uint32_t sel_mac:1;
+        uint32_t reserved_10:22;
+    };
+    uint32_t val;
+} pau_regdma_conf_reg_t;
+
+/** Type of regdma_clk_conf register
+ *  Clock control register
+ */
+typedef union {
+    struct {
+        /** clk_en : R/W; bitpos: [0]; default: 0;
+         *  clock enable
+         */
+        uint32_t clk_en:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} pau_regdma_clk_conf_reg_t;
+
+/** Type of regdma_etm_ctrl register
+ *  ETM start ctrl reg
+ */
+typedef union {
+    struct {
+        /** etm_start_0 : WT; bitpos: [0]; default: 0;
+         *  etm_start_0 reg
+         */
+        uint32_t etm_start_0:1;
+        /** etm_start_1 : WT; bitpos: [1]; default: 0;
+         *  etm_start_1 reg
+         */
+        uint32_t etm_start_1:1;
+        /** etm_start_2 : WT; bitpos: [2]; default: 0;
+         *  etm_start_2 reg
+         */
+        uint32_t etm_start_2:1;
+        /** etm_start_3 : WT; bitpos: [3]; default: 0;
+         *  etm_start_3 reg
+         */
+        uint32_t etm_start_3:1;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} pau_regdma_etm_ctrl_reg_t;
+
+/** Type of regdma_link_0_addr register
+ *  link_0_addr
+ */
+typedef union {
+    struct {
+        /** link_addr_0 : R/W; bitpos: [31:0]; default: 0;
+         *  link_0_addr reg
+         */
+        uint32_t link_addr_0:32;
+    };
+    uint32_t val;
+} pau_regdma_link_0_addr_reg_t;
+
+/** Type of regdma_link_1_addr register
+ *  Link_1_addr
+ */
+typedef union {
+    struct {
+        /** link_addr_1 : R/W; bitpos: [31:0]; default: 0;
+         *  Link_1_addr reg
+         */
+        uint32_t link_addr_1:32;
+    };
+    uint32_t val;
+} pau_regdma_link_1_addr_reg_t;
+
+/** Type of regdma_link_2_addr register
+ *  Link_2_addr
+ */
+typedef union {
+    struct {
+        /** link_addr_2 : R/W; bitpos: [31:0]; default: 0;
+         *  Link_2_addr reg
+         */
+        uint32_t link_addr_2:32;
+    };
+    uint32_t val;
+} pau_regdma_link_2_addr_reg_t;
+
+/** Type of regdma_link_3_addr register
+ *  Link_3_addr
+ */
+typedef union {
+    struct {
+        /** link_addr_3 : R/W; bitpos: [31:0]; default: 0;
+         *  Link_3_addr reg
+         */
+        uint32_t link_addr_3:32;
+    };
+    uint32_t val;
+} pau_regdma_link_3_addr_reg_t;
+
+/** Type of regdma_link_mac_addr register
+ *  Link_mac_addr
+ */
+typedef union {
+    struct {
+        /** link_addr_mac : R/W; bitpos: [31:0]; default: 0;
+         *  Link_mac_addr reg
+         */
+        uint32_t link_addr_mac:32;
+    };
+    uint32_t val;
+} pau_regdma_link_mac_addr_reg_t;
+
+/** Type of regdma_current_link_addr register
+ *  current link addr
+ */
+typedef union {
+    struct {
+        /** current_link_addr : RO; bitpos: [31:0]; default: 0;
+         *  current link addr reg
+         */
+        uint32_t current_link_addr:32;
+    };
+    uint32_t val;
+} pau_regdma_current_link_addr_reg_t;
+
+/** Type of regdma_backup_addr register
+ *  Backup addr
+ */
+typedef union {
+    struct {
+        /** backup_addr : RO; bitpos: [31:0]; default: 0;
+         *  backup addr reg
+         */
+        uint32_t backup_addr:32;
+    };
+    uint32_t val;
+} pau_regdma_backup_addr_reg_t;
+
+/** Type of regdma_mem_addr register
+ *  mem addr
+ */
+typedef union {
+    struct {
+        /** mem_addr : RO; bitpos: [31:0]; default: 0;
+         *  mem addr reg
+         */
+        uint32_t mem_addr:32;
+    };
+    uint32_t val;
+} pau_regdma_mem_addr_reg_t;
+
+/** Type of regdma_bkp_conf register
+ *  backup config
+ */
+typedef union {
+    struct {
+        /** read_interval : R/W; bitpos: [6:0]; default: 32;
+         *  Link read_interval
+         */
+        uint32_t read_interval:7;
+        /** link_tout_thres : R/W; bitpos: [16:7]; default: 50;
+         *  link wait timeout threshold
+         */
+        uint32_t link_tout_thres:10;
+        /** burst_limit : R/W; bitpos: [21:17]; default: 8;
+         *  burst limit
+         */
+        uint32_t burst_limit:5;
+        /** backup_tout_thres : R/W; bitpos: [31:22]; default: 500;
+         *  Backup timeout threshold
+         */
+        uint32_t backup_tout_thres:10;
+    };
+    uint32_t val;
+} pau_regdma_bkp_conf_reg_t;
+
+/** Type of retention_link_base register
+ *  retention dma link base
+ */
+typedef union {
+    struct {
+        /** link_base_addr : R/W; bitpos: [26:0]; default: 0;
+         *  retention dma link base
+         */
+        uint32_t link_base_addr:27;
+        uint32_t reserved_27:5;
+    };
+    uint32_t val;
+} pau_retention_link_base_reg_t;
+
+/** Type of retention_cfg register
+ *  retention_cfg
+ */
+typedef union {
+    struct {
+        /** ret_inv_cfg : R/W; bitpos: [31:0]; default: 4294967295;
+         *  retention inv scan out
+         */
+        uint32_t ret_inv_cfg:32;
+    };
+    uint32_t val;
+} pau_retention_cfg_reg_t;
+
+/** Type of int_ena register
+ *  Read only register for error and done
+ */
+typedef union {
+    struct {
+        /** done_int_ena : R/W; bitpos: [0]; default: 0;
+         *  backup done flag
+         */
+        uint32_t done_int_ena:1;
+        /** error_int_ena : R/W; bitpos: [1]; default: 0;
+         *  error flag
+         */
+        uint32_t error_int_ena:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pau_int_ena_reg_t;
+
+/** Type of int_raw register
+ *  Read only register for error and done
+ */
+typedef union {
+    struct {
+        /** done_int_raw : R/WTC/SS; bitpos: [0]; default: 0;
+         *  backup done flag
+         */
+        uint32_t done_int_raw:1;
+        /** error_int_raw : R/WTC/SS; bitpos: [1]; default: 0;
+         *  error flag
+         */
+        uint32_t error_int_raw:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pau_int_raw_reg_t;
+
+/** Type of int_clr register
+ *  Read only register for error and done
+ */
+typedef union {
+    struct {
+        /** done_int_clr : WT; bitpos: [0]; default: 0;
+         *  backup done flag
+         */
+        uint32_t done_int_clr:1;
+        /** error_int_clr : WT; bitpos: [1]; default: 0;
+         *  error flag
+         */
+        uint32_t error_int_clr:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pau_int_clr_reg_t;
+
+/** Type of int_st register
+ *  Read only register for error and done
+ */
+typedef union {
+    struct {
+        /** done_int_st : RO; bitpos: [0]; default: 0;
+         *  backup done flag
+         */
+        uint32_t done_int_st:1;
+        /** error_int_st : RO; bitpos: [1]; default: 0;
+         *  error flag
+         */
+        uint32_t error_int_st:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pau_int_st_reg_t;
+
+
+/** Group: Version Register */
+/** Type of date register
+ *  Date register.
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [27:0]; default: 35663984;
+         *  REGDMA date information/ REGDMA version information.
+         */
+        uint32_t date:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} pau_date_reg_t;
+
+
+typedef struct pau_dev_t {
+    volatile pau_regdma_conf_reg_t regdma_conf;
+    volatile pau_regdma_clk_conf_reg_t regdma_clk_conf;
+    volatile pau_regdma_etm_ctrl_reg_t regdma_etm_ctrl;
+    volatile pau_regdma_link_0_addr_reg_t regdma_link_0_addr;
+    volatile pau_regdma_link_1_addr_reg_t regdma_link_1_addr;
+    volatile pau_regdma_link_2_addr_reg_t regdma_link_2_addr;
+    volatile pau_regdma_link_3_addr_reg_t regdma_link_3_addr;
+    volatile pau_regdma_link_mac_addr_reg_t regdma_link_mac_addr;
+    volatile pau_regdma_current_link_addr_reg_t regdma_current_link_addr;
+    volatile pau_regdma_backup_addr_reg_t regdma_backup_addr;
+    volatile pau_regdma_mem_addr_reg_t regdma_mem_addr;
+    volatile pau_regdma_bkp_conf_reg_t regdma_bkp_conf;
+    volatile pau_retention_link_base_reg_t retention_link_base;
+    volatile pau_retention_cfg_reg_t retention_cfg;
+    volatile pau_int_ena_reg_t int_ena;
+    volatile pau_int_raw_reg_t int_raw;
+    volatile pau_int_clr_reg_t int_clr;
+    volatile pau_int_st_reg_t int_st;
+    uint32_t reserved_048[237];
+    volatile pau_date_reg_t date;
+} pau_dev_t;
+
+extern pau_dev_t PAU;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(pau_dev_t) == 0x400, "Invalid size of pau_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/pcnt_reg.h b/components/soc/esp32c6/include/soc/pcnt_reg.h
new file mode 100644
index 0000000000..cd59eade79
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/pcnt_reg.h
@@ -0,0 +1,1226 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** PCNT_U0_CONF0_REG register
+ *  Configuration register 0 for unit 0
+ */
+#define PCNT_U0_CONF0_REG (DR_REG_PCNT_BASE + 0x0)
+/** PCNT_FILTER_THRES_U0 : R/W; bitpos: [9:0]; default: 16;
+ *  This sets the maximum threshold, in APB_CLK cycles, for the filter.
+ *
+ *  Any pulses with width less than this will be ignored when the filter is enabled.
+ */
+#define PCNT_FILTER_THRES_U0    0x000003FFU
+#define PCNT_FILTER_THRES_U0_M  (PCNT_FILTER_THRES_U0_V << PCNT_FILTER_THRES_U0_S)
+#define PCNT_FILTER_THRES_U0_V  0x000003FFU
+#define PCNT_FILTER_THRES_U0_S  0
+/** PCNT_FILTER_EN_U0 : R/W; bitpos: [10]; default: 1;
+ *  This is the enable bit for unit 0's input filter.
+ */
+#define PCNT_FILTER_EN_U0    (BIT(10))
+#define PCNT_FILTER_EN_U0_M  (PCNT_FILTER_EN_U0_V << PCNT_FILTER_EN_U0_S)
+#define PCNT_FILTER_EN_U0_V  0x00000001U
+#define PCNT_FILTER_EN_U0_S  10
+/** PCNT_THR_ZERO_EN_U0 : R/W; bitpos: [11]; default: 1;
+ *  This is the enable bit for unit 0's zero comparator.
+ */
+#define PCNT_THR_ZERO_EN_U0    (BIT(11))
+#define PCNT_THR_ZERO_EN_U0_M  (PCNT_THR_ZERO_EN_U0_V << PCNT_THR_ZERO_EN_U0_S)
+#define PCNT_THR_ZERO_EN_U0_V  0x00000001U
+#define PCNT_THR_ZERO_EN_U0_S  11
+/** PCNT_THR_H_LIM_EN_U0 : R/W; bitpos: [12]; default: 1;
+ *  This is the enable bit for unit 0's thr_h_lim comparator.
+ */
+#define PCNT_THR_H_LIM_EN_U0    (BIT(12))
+#define PCNT_THR_H_LIM_EN_U0_M  (PCNT_THR_H_LIM_EN_U0_V << PCNT_THR_H_LIM_EN_U0_S)
+#define PCNT_THR_H_LIM_EN_U0_V  0x00000001U
+#define PCNT_THR_H_LIM_EN_U0_S  12
+/** PCNT_THR_L_LIM_EN_U0 : R/W; bitpos: [13]; default: 1;
+ *  This is the enable bit for unit 0's thr_l_lim comparator.
+ */
+#define PCNT_THR_L_LIM_EN_U0    (BIT(13))
+#define PCNT_THR_L_LIM_EN_U0_M  (PCNT_THR_L_LIM_EN_U0_V << PCNT_THR_L_LIM_EN_U0_S)
+#define PCNT_THR_L_LIM_EN_U0_V  0x00000001U
+#define PCNT_THR_L_LIM_EN_U0_S  13
+/** PCNT_THR_THRES0_EN_U0 : R/W; bitpos: [14]; default: 0;
+ *  This is the enable bit for unit 0's thres0 comparator.
+ */
+#define PCNT_THR_THRES0_EN_U0    (BIT(14))
+#define PCNT_THR_THRES0_EN_U0_M  (PCNT_THR_THRES0_EN_U0_V << PCNT_THR_THRES0_EN_U0_S)
+#define PCNT_THR_THRES0_EN_U0_V  0x00000001U
+#define PCNT_THR_THRES0_EN_U0_S  14
+/** PCNT_THR_THRES1_EN_U0 : R/W; bitpos: [15]; default: 0;
+ *  This is the enable bit for unit 0's thres1 comparator.
+ */
+#define PCNT_THR_THRES1_EN_U0    (BIT(15))
+#define PCNT_THR_THRES1_EN_U0_M  (PCNT_THR_THRES1_EN_U0_V << PCNT_THR_THRES1_EN_U0_S)
+#define PCNT_THR_THRES1_EN_U0_V  0x00000001U
+#define PCNT_THR_THRES1_EN_U0_S  15
+/** PCNT_CH0_NEG_MODE_U0 : R/W; bitpos: [17:16]; default: 0;
+ *  This register sets the behavior when the signal input of channel 0 detects a
+ *  negative edge.
+ *
+ *  1: Increase the counter.2: Decrease the counter.0, 3: No effect on counter
+ */
+#define PCNT_CH0_NEG_MODE_U0    0x00000003U
+#define PCNT_CH0_NEG_MODE_U0_M  (PCNT_CH0_NEG_MODE_U0_V << PCNT_CH0_NEG_MODE_U0_S)
+#define PCNT_CH0_NEG_MODE_U0_V  0x00000003U
+#define PCNT_CH0_NEG_MODE_U0_S  16
+/** PCNT_CH0_POS_MODE_U0 : R/W; bitpos: [19:18]; default: 0;
+ *  This register sets the behavior when the signal input of channel 0 detects a
+ *  positive edge.
+ *
+ *  1: Increase the counter.2: Decrease the counter.0, 3: No effect on counter
+ */
+#define PCNT_CH0_POS_MODE_U0    0x00000003U
+#define PCNT_CH0_POS_MODE_U0_M  (PCNT_CH0_POS_MODE_U0_V << PCNT_CH0_POS_MODE_U0_S)
+#define PCNT_CH0_POS_MODE_U0_V  0x00000003U
+#define PCNT_CH0_POS_MODE_U0_S  18
+/** PCNT_CH0_HCTRL_MODE_U0 : R/W; bitpos: [21:20]; default: 0;
+ *  This register configures how the CH0_POS_MODE/CH0_NEG_MODE settings will be
+ *  modified when the control signal is high.
+ *
+ *  0: No modification.1: Invert behavior (increase -> decrease, decrease ->
+ *  increase).2, 3: Inhibit counter modification
+ */
+#define PCNT_CH0_HCTRL_MODE_U0    0x00000003U
+#define PCNT_CH0_HCTRL_MODE_U0_M  (PCNT_CH0_HCTRL_MODE_U0_V << PCNT_CH0_HCTRL_MODE_U0_S)
+#define PCNT_CH0_HCTRL_MODE_U0_V  0x00000003U
+#define PCNT_CH0_HCTRL_MODE_U0_S  20
+/** PCNT_CH0_LCTRL_MODE_U0 : R/W; bitpos: [23:22]; default: 0;
+ *  This register configures how the CH0_POS_MODE/CH0_NEG_MODE settings will be
+ *  modified when the control signal is low.
+ *
+ *  0: No modification.1: Invert behavior (increase -> decrease, decrease ->
+ *  increase).2, 3: Inhibit counter modification
+ */
+#define PCNT_CH0_LCTRL_MODE_U0    0x00000003U
+#define PCNT_CH0_LCTRL_MODE_U0_M  (PCNT_CH0_LCTRL_MODE_U0_V << PCNT_CH0_LCTRL_MODE_U0_S)
+#define PCNT_CH0_LCTRL_MODE_U0_V  0x00000003U
+#define PCNT_CH0_LCTRL_MODE_U0_S  22
+/** PCNT_CH1_NEG_MODE_U0 : R/W; bitpos: [25:24]; default: 0;
+ *  This register sets the behavior when the signal input of channel 1 detects a
+ *  negative edge.
+ *
+ *  1: Increment the counter.2: Decrement the counter.0, 3: No effect on counter
+ */
+#define PCNT_CH1_NEG_MODE_U0    0x00000003U
+#define PCNT_CH1_NEG_MODE_U0_M  (PCNT_CH1_NEG_MODE_U0_V << PCNT_CH1_NEG_MODE_U0_S)
+#define PCNT_CH1_NEG_MODE_U0_V  0x00000003U
+#define PCNT_CH1_NEG_MODE_U0_S  24
+/** PCNT_CH1_POS_MODE_U0 : R/W; bitpos: [27:26]; default: 0;
+ *  This register sets the behavior when the signal input of channel 1 detects a
+ *  positive edge.
+ *
+ *  1: Increment the counter.2: Decrement the counter.0, 3: No effect on counter
+ */
+#define PCNT_CH1_POS_MODE_U0    0x00000003U
+#define PCNT_CH1_POS_MODE_U0_M  (PCNT_CH1_POS_MODE_U0_V << PCNT_CH1_POS_MODE_U0_S)
+#define PCNT_CH1_POS_MODE_U0_V  0x00000003U
+#define PCNT_CH1_POS_MODE_U0_S  26
+/** PCNT_CH1_HCTRL_MODE_U0 : R/W; bitpos: [29:28]; default: 0;
+ *  This register configures how the CH0_POS_MODE/CH0_NEG_MODE settings will be
+ *  modified when the control signal is high.
+ *
+ *  0: No modification.1: Invert behavior (increase -> decrease, decrease ->
+ *  increase).2, 3: Inhibit counter modification
+ */
+#define PCNT_CH1_HCTRL_MODE_U0    0x00000003U
+#define PCNT_CH1_HCTRL_MODE_U0_M  (PCNT_CH1_HCTRL_MODE_U0_V << PCNT_CH1_HCTRL_MODE_U0_S)
+#define PCNT_CH1_HCTRL_MODE_U0_V  0x00000003U
+#define PCNT_CH1_HCTRL_MODE_U0_S  28
+/** PCNT_CH1_LCTRL_MODE_U0 : R/W; bitpos: [31:30]; default: 0;
+ *  This register configures how the CH0_POS_MODE/CH0_NEG_MODE settings will be
+ *  modified when the control signal is low.
+ *
+ *  0: No modification.1: Invert behavior (increase -> decrease, decrease ->
+ *  increase).2, 3: Inhibit counter modification
+ */
+#define PCNT_CH1_LCTRL_MODE_U0    0x00000003U
+#define PCNT_CH1_LCTRL_MODE_U0_M  (PCNT_CH1_LCTRL_MODE_U0_V << PCNT_CH1_LCTRL_MODE_U0_S)
+#define PCNT_CH1_LCTRL_MODE_U0_V  0x00000003U
+#define PCNT_CH1_LCTRL_MODE_U0_S  30
+
+/** PCNT_U0_CONF1_REG register
+ *  Configuration register 1 for unit 0
+ */
+#define PCNT_U0_CONF1_REG (DR_REG_PCNT_BASE + 0x4)
+/** PCNT_CNT_THRES0_U0 : R/W; bitpos: [15:0]; default: 0;
+ *  This register is used to configure the thres0 value for unit 0.
+ */
+#define PCNT_CNT_THRES0_U0    0x0000FFFFU
+#define PCNT_CNT_THRES0_U0_M  (PCNT_CNT_THRES0_U0_V << PCNT_CNT_THRES0_U0_S)
+#define PCNT_CNT_THRES0_U0_V  0x0000FFFFU
+#define PCNT_CNT_THRES0_U0_S  0
+/** PCNT_CNT_THRES1_U0 : R/W; bitpos: [31:16]; default: 0;
+ *  This register is used to configure the thres1 value for unit 0.
+ */
+#define PCNT_CNT_THRES1_U0    0x0000FFFFU
+#define PCNT_CNT_THRES1_U0_M  (PCNT_CNT_THRES1_U0_V << PCNT_CNT_THRES1_U0_S)
+#define PCNT_CNT_THRES1_U0_V  0x0000FFFFU
+#define PCNT_CNT_THRES1_U0_S  16
+
+/** PCNT_U0_CONF2_REG register
+ *  Configuration register 2 for unit 0
+ */
+#define PCNT_U0_CONF2_REG (DR_REG_PCNT_BASE + 0x8)
+/** PCNT_CNT_H_LIM_U0 : R/W; bitpos: [15:0]; default: 0;
+ *  This register is used to configure the thr_h_lim value for unit 0.
+ */
+#define PCNT_CNT_H_LIM_U0    0x0000FFFFU
+#define PCNT_CNT_H_LIM_U0_M  (PCNT_CNT_H_LIM_U0_V << PCNT_CNT_H_LIM_U0_S)
+#define PCNT_CNT_H_LIM_U0_V  0x0000FFFFU
+#define PCNT_CNT_H_LIM_U0_S  0
+/** PCNT_CNT_L_LIM_U0 : R/W; bitpos: [31:16]; default: 0;
+ *  This register is used to configure the thr_l_lim value for unit 0.
+ */
+#define PCNT_CNT_L_LIM_U0    0x0000FFFFU
+#define PCNT_CNT_L_LIM_U0_M  (PCNT_CNT_L_LIM_U0_V << PCNT_CNT_L_LIM_U0_S)
+#define PCNT_CNT_L_LIM_U0_V  0x0000FFFFU
+#define PCNT_CNT_L_LIM_U0_S  16
+
+/** PCNT_U1_CONF0_REG register
+ *  Configuration register 0 for unit 1
+ */
+#define PCNT_U1_CONF0_REG (DR_REG_PCNT_BASE + 0xc)
+/** PCNT_FILTER_THRES_U1 : R/W; bitpos: [9:0]; default: 16;
+ *  This sets the maximum threshold, in APB_CLK cycles, for the filter.
+ *
+ *  Any pulses with width less than this will be ignored when the filter is enabled.
+ */
+#define PCNT_FILTER_THRES_U1    0x000003FFU
+#define PCNT_FILTER_THRES_U1_M  (PCNT_FILTER_THRES_U1_V << PCNT_FILTER_THRES_U1_S)
+#define PCNT_FILTER_THRES_U1_V  0x000003FFU
+#define PCNT_FILTER_THRES_U1_S  0
+/** PCNT_FILTER_EN_U1 : R/W; bitpos: [10]; default: 1;
+ *  This is the enable bit for unit 1's input filter.
+ */
+#define PCNT_FILTER_EN_U1    (BIT(10))
+#define PCNT_FILTER_EN_U1_M  (PCNT_FILTER_EN_U1_V << PCNT_FILTER_EN_U1_S)
+#define PCNT_FILTER_EN_U1_V  0x00000001U
+#define PCNT_FILTER_EN_U1_S  10
+/** PCNT_THR_ZERO_EN_U1 : R/W; bitpos: [11]; default: 1;
+ *  This is the enable bit for unit 1's zero comparator.
+ */
+#define PCNT_THR_ZERO_EN_U1    (BIT(11))
+#define PCNT_THR_ZERO_EN_U1_M  (PCNT_THR_ZERO_EN_U1_V << PCNT_THR_ZERO_EN_U1_S)
+#define PCNT_THR_ZERO_EN_U1_V  0x00000001U
+#define PCNT_THR_ZERO_EN_U1_S  11
+/** PCNT_THR_H_LIM_EN_U1 : R/W; bitpos: [12]; default: 1;
+ *  This is the enable bit for unit 1's thr_h_lim comparator.
+ */
+#define PCNT_THR_H_LIM_EN_U1    (BIT(12))
+#define PCNT_THR_H_LIM_EN_U1_M  (PCNT_THR_H_LIM_EN_U1_V << PCNT_THR_H_LIM_EN_U1_S)
+#define PCNT_THR_H_LIM_EN_U1_V  0x00000001U
+#define PCNT_THR_H_LIM_EN_U1_S  12
+/** PCNT_THR_L_LIM_EN_U1 : R/W; bitpos: [13]; default: 1;
+ *  This is the enable bit for unit 1's thr_l_lim comparator.
+ */
+#define PCNT_THR_L_LIM_EN_U1    (BIT(13))
+#define PCNT_THR_L_LIM_EN_U1_M  (PCNT_THR_L_LIM_EN_U1_V << PCNT_THR_L_LIM_EN_U1_S)
+#define PCNT_THR_L_LIM_EN_U1_V  0x00000001U
+#define PCNT_THR_L_LIM_EN_U1_S  13
+/** PCNT_THR_THRES0_EN_U1 : R/W; bitpos: [14]; default: 0;
+ *  This is the enable bit for unit 1's thres0 comparator.
+ */
+#define PCNT_THR_THRES0_EN_U1    (BIT(14))
+#define PCNT_THR_THRES0_EN_U1_M  (PCNT_THR_THRES0_EN_U1_V << PCNT_THR_THRES0_EN_U1_S)
+#define PCNT_THR_THRES0_EN_U1_V  0x00000001U
+#define PCNT_THR_THRES0_EN_U1_S  14
+/** PCNT_THR_THRES1_EN_U1 : R/W; bitpos: [15]; default: 0;
+ *  This is the enable bit for unit 1's thres1 comparator.
+ */
+#define PCNT_THR_THRES1_EN_U1    (BIT(15))
+#define PCNT_THR_THRES1_EN_U1_M  (PCNT_THR_THRES1_EN_U1_V << PCNT_THR_THRES1_EN_U1_S)
+#define PCNT_THR_THRES1_EN_U1_V  0x00000001U
+#define PCNT_THR_THRES1_EN_U1_S  15
+/** PCNT_CH0_NEG_MODE_U1 : R/W; bitpos: [17:16]; default: 0;
+ *  This register sets the behavior when the signal input of channel 0 detects a
+ *  negative edge.
+ *
+ *  1: Increase the counter.2: Decrease the counter.0, 3: No effect on counter
+ */
+#define PCNT_CH0_NEG_MODE_U1    0x00000003U
+#define PCNT_CH0_NEG_MODE_U1_M  (PCNT_CH0_NEG_MODE_U1_V << PCNT_CH0_NEG_MODE_U1_S)
+#define PCNT_CH0_NEG_MODE_U1_V  0x00000003U
+#define PCNT_CH0_NEG_MODE_U1_S  16
+/** PCNT_CH0_POS_MODE_U1 : R/W; bitpos: [19:18]; default: 0;
+ *  This register sets the behavior when the signal input of channel 0 detects a
+ *  positive edge.
+ *
+ *  1: Increase the counter.2: Decrease the counter.0, 3: No effect on counter
+ */
+#define PCNT_CH0_POS_MODE_U1    0x00000003U
+#define PCNT_CH0_POS_MODE_U1_M  (PCNT_CH0_POS_MODE_U1_V << PCNT_CH0_POS_MODE_U1_S)
+#define PCNT_CH0_POS_MODE_U1_V  0x00000003U
+#define PCNT_CH0_POS_MODE_U1_S  18
+/** PCNT_CH0_HCTRL_MODE_U1 : R/W; bitpos: [21:20]; default: 0;
+ *  This register configures how the CH1_POS_MODE/CH1_NEG_MODE settings will be
+ *  modified when the control signal is high.
+ *
+ *  0: No modification.1: Invert behavior (increase -> decrease, decrease ->
+ *  increase).2, 3: Inhibit counter modification
+ */
+#define PCNT_CH0_HCTRL_MODE_U1    0x00000003U
+#define PCNT_CH0_HCTRL_MODE_U1_M  (PCNT_CH0_HCTRL_MODE_U1_V << PCNT_CH0_HCTRL_MODE_U1_S)
+#define PCNT_CH0_HCTRL_MODE_U1_V  0x00000003U
+#define PCNT_CH0_HCTRL_MODE_U1_S  20
+/** PCNT_CH0_LCTRL_MODE_U1 : R/W; bitpos: [23:22]; default: 0;
+ *  This register configures how the CH1_POS_MODE/CH1_NEG_MODE settings will be
+ *  modified when the control signal is low.
+ *
+ *  0: No modification.1: Invert behavior (increase -> decrease, decrease ->
+ *  increase).2, 3: Inhibit counter modification
+ */
+#define PCNT_CH0_LCTRL_MODE_U1    0x00000003U
+#define PCNT_CH0_LCTRL_MODE_U1_M  (PCNT_CH0_LCTRL_MODE_U1_V << PCNT_CH0_LCTRL_MODE_U1_S)
+#define PCNT_CH0_LCTRL_MODE_U1_V  0x00000003U
+#define PCNT_CH0_LCTRL_MODE_U1_S  22
+/** PCNT_CH1_NEG_MODE_U1 : R/W; bitpos: [25:24]; default: 0;
+ *  This register sets the behavior when the signal input of channel 1 detects a
+ *  negative edge.
+ *
+ *  1: Increment the counter.2: Decrement the counter.0, 3: No effect on counter
+ */
+#define PCNT_CH1_NEG_MODE_U1    0x00000003U
+#define PCNT_CH1_NEG_MODE_U1_M  (PCNT_CH1_NEG_MODE_U1_V << PCNT_CH1_NEG_MODE_U1_S)
+#define PCNT_CH1_NEG_MODE_U1_V  0x00000003U
+#define PCNT_CH1_NEG_MODE_U1_S  24
+/** PCNT_CH1_POS_MODE_U1 : R/W; bitpos: [27:26]; default: 0;
+ *  This register sets the behavior when the signal input of channel 1 detects a
+ *  positive edge.
+ *
+ *  1: Increment the counter.2: Decrement the counter.0, 3: No effect on counter
+ */
+#define PCNT_CH1_POS_MODE_U1    0x00000003U
+#define PCNT_CH1_POS_MODE_U1_M  (PCNT_CH1_POS_MODE_U1_V << PCNT_CH1_POS_MODE_U1_S)
+#define PCNT_CH1_POS_MODE_U1_V  0x00000003U
+#define PCNT_CH1_POS_MODE_U1_S  26
+/** PCNT_CH1_HCTRL_MODE_U1 : R/W; bitpos: [29:28]; default: 0;
+ *  This register configures how the CH1_POS_MODE/CH1_NEG_MODE settings will be
+ *  modified when the control signal is high.
+ *
+ *  0: No modification.1: Invert behavior (increase -> decrease, decrease ->
+ *  increase).2, 3: Inhibit counter modification
+ */
+#define PCNT_CH1_HCTRL_MODE_U1    0x00000003U
+#define PCNT_CH1_HCTRL_MODE_U1_M  (PCNT_CH1_HCTRL_MODE_U1_V << PCNT_CH1_HCTRL_MODE_U1_S)
+#define PCNT_CH1_HCTRL_MODE_U1_V  0x00000003U
+#define PCNT_CH1_HCTRL_MODE_U1_S  28
+/** PCNT_CH1_LCTRL_MODE_U1 : R/W; bitpos: [31:30]; default: 0;
+ *  This register configures how the CH1_POS_MODE/CH1_NEG_MODE settings will be
+ *  modified when the control signal is low.
+ *
+ *  0: No modification.1: Invert behavior (increase -> decrease, decrease ->
+ *  increase).2, 3: Inhibit counter modification
+ */
+#define PCNT_CH1_LCTRL_MODE_U1    0x00000003U
+#define PCNT_CH1_LCTRL_MODE_U1_M  (PCNT_CH1_LCTRL_MODE_U1_V << PCNT_CH1_LCTRL_MODE_U1_S)
+#define PCNT_CH1_LCTRL_MODE_U1_V  0x00000003U
+#define PCNT_CH1_LCTRL_MODE_U1_S  30
+
+/** PCNT_U1_CONF1_REG register
+ *  Configuration register 1 for unit 1
+ */
+#define PCNT_U1_CONF1_REG (DR_REG_PCNT_BASE + 0x10)
+/** PCNT_CNT_THRES0_U1 : R/W; bitpos: [15:0]; default: 0;
+ *  This register is used to configure the thres0 value for unit 1.
+ */
+#define PCNT_CNT_THRES0_U1    0x0000FFFFU
+#define PCNT_CNT_THRES0_U1_M  (PCNT_CNT_THRES0_U1_V << PCNT_CNT_THRES0_U1_S)
+#define PCNT_CNT_THRES0_U1_V  0x0000FFFFU
+#define PCNT_CNT_THRES0_U1_S  0
+/** PCNT_CNT_THRES1_U1 : R/W; bitpos: [31:16]; default: 0;
+ *  This register is used to configure the thres1 value for unit 1.
+ */
+#define PCNT_CNT_THRES1_U1    0x0000FFFFU
+#define PCNT_CNT_THRES1_U1_M  (PCNT_CNT_THRES1_U1_V << PCNT_CNT_THRES1_U1_S)
+#define PCNT_CNT_THRES1_U1_V  0x0000FFFFU
+#define PCNT_CNT_THRES1_U1_S  16
+
+/** PCNT_U1_CONF2_REG register
+ *  Configuration register 2 for unit 1
+ */
+#define PCNT_U1_CONF2_REG (DR_REG_PCNT_BASE + 0x14)
+/** PCNT_CNT_H_LIM_U1 : R/W; bitpos: [15:0]; default: 0;
+ *  This register is used to configure the thr_h_lim value for unit 1.
+ */
+#define PCNT_CNT_H_LIM_U1    0x0000FFFFU
+#define PCNT_CNT_H_LIM_U1_M  (PCNT_CNT_H_LIM_U1_V << PCNT_CNT_H_LIM_U1_S)
+#define PCNT_CNT_H_LIM_U1_V  0x0000FFFFU
+#define PCNT_CNT_H_LIM_U1_S  0
+/** PCNT_CNT_L_LIM_U1 : R/W; bitpos: [31:16]; default: 0;
+ *  This register is used to configure the thr_l_lim value for unit 1.
+ */
+#define PCNT_CNT_L_LIM_U1    0x0000FFFFU
+#define PCNT_CNT_L_LIM_U1_M  (PCNT_CNT_L_LIM_U1_V << PCNT_CNT_L_LIM_U1_S)
+#define PCNT_CNT_L_LIM_U1_V  0x0000FFFFU
+#define PCNT_CNT_L_LIM_U1_S  16
+
+/** PCNT_U2_CONF0_REG register
+ *  Configuration register 0 for unit 2
+ */
+#define PCNT_U2_CONF0_REG (DR_REG_PCNT_BASE + 0x18)
+/** PCNT_FILTER_THRES_U2 : R/W; bitpos: [9:0]; default: 16;
+ *  This sets the maximum threshold, in APB_CLK cycles, for the filter.
+ *
+ *  Any pulses with width less than this will be ignored when the filter is enabled.
+ */
+#define PCNT_FILTER_THRES_U2    0x000003FFU
+#define PCNT_FILTER_THRES_U2_M  (PCNT_FILTER_THRES_U2_V << PCNT_FILTER_THRES_U2_S)
+#define PCNT_FILTER_THRES_U2_V  0x000003FFU
+#define PCNT_FILTER_THRES_U2_S  0
+/** PCNT_FILTER_EN_U2 : R/W; bitpos: [10]; default: 1;
+ *  This is the enable bit for unit 2's input filter.
+ */
+#define PCNT_FILTER_EN_U2    (BIT(10))
+#define PCNT_FILTER_EN_U2_M  (PCNT_FILTER_EN_U2_V << PCNT_FILTER_EN_U2_S)
+#define PCNT_FILTER_EN_U2_V  0x00000001U
+#define PCNT_FILTER_EN_U2_S  10
+/** PCNT_THR_ZERO_EN_U2 : R/W; bitpos: [11]; default: 1;
+ *  This is the enable bit for unit 2's zero comparator.
+ */
+#define PCNT_THR_ZERO_EN_U2    (BIT(11))
+#define PCNT_THR_ZERO_EN_U2_M  (PCNT_THR_ZERO_EN_U2_V << PCNT_THR_ZERO_EN_U2_S)
+#define PCNT_THR_ZERO_EN_U2_V  0x00000001U
+#define PCNT_THR_ZERO_EN_U2_S  11
+/** PCNT_THR_H_LIM_EN_U2 : R/W; bitpos: [12]; default: 1;
+ *  This is the enable bit for unit 2's thr_h_lim comparator.
+ */
+#define PCNT_THR_H_LIM_EN_U2    (BIT(12))
+#define PCNT_THR_H_LIM_EN_U2_M  (PCNT_THR_H_LIM_EN_U2_V << PCNT_THR_H_LIM_EN_U2_S)
+#define PCNT_THR_H_LIM_EN_U2_V  0x00000001U
+#define PCNT_THR_H_LIM_EN_U2_S  12
+/** PCNT_THR_L_LIM_EN_U2 : R/W; bitpos: [13]; default: 1;
+ *  This is the enable bit for unit 2's thr_l_lim comparator.
+ */
+#define PCNT_THR_L_LIM_EN_U2    (BIT(13))
+#define PCNT_THR_L_LIM_EN_U2_M  (PCNT_THR_L_LIM_EN_U2_V << PCNT_THR_L_LIM_EN_U2_S)
+#define PCNT_THR_L_LIM_EN_U2_V  0x00000001U
+#define PCNT_THR_L_LIM_EN_U2_S  13
+/** PCNT_THR_THRES0_EN_U2 : R/W; bitpos: [14]; default: 0;
+ *  This is the enable bit for unit 2's thres0 comparator.
+ */
+#define PCNT_THR_THRES0_EN_U2    (BIT(14))
+#define PCNT_THR_THRES0_EN_U2_M  (PCNT_THR_THRES0_EN_U2_V << PCNT_THR_THRES0_EN_U2_S)
+#define PCNT_THR_THRES0_EN_U2_V  0x00000001U
+#define PCNT_THR_THRES0_EN_U2_S  14
+/** PCNT_THR_THRES1_EN_U2 : R/W; bitpos: [15]; default: 0;
+ *  This is the enable bit for unit 2's thres1 comparator.
+ */
+#define PCNT_THR_THRES1_EN_U2    (BIT(15))
+#define PCNT_THR_THRES1_EN_U2_M  (PCNT_THR_THRES1_EN_U2_V << PCNT_THR_THRES1_EN_U2_S)
+#define PCNT_THR_THRES1_EN_U2_V  0x00000001U
+#define PCNT_THR_THRES1_EN_U2_S  15
+/** PCNT_CH0_NEG_MODE_U2 : R/W; bitpos: [17:16]; default: 0;
+ *  This register sets the behavior when the signal input of channel 0 detects a
+ *  negative edge.
+ *
+ *  1: Increase the counter.2: Decrease the counter.0, 3: No effect on counter
+ */
+#define PCNT_CH0_NEG_MODE_U2    0x00000003U
+#define PCNT_CH0_NEG_MODE_U2_M  (PCNT_CH0_NEG_MODE_U2_V << PCNT_CH0_NEG_MODE_U2_S)
+#define PCNT_CH0_NEG_MODE_U2_V  0x00000003U
+#define PCNT_CH0_NEG_MODE_U2_S  16
+/** PCNT_CH0_POS_MODE_U2 : R/W; bitpos: [19:18]; default: 0;
+ *  This register sets the behavior when the signal input of channel 0 detects a
+ *  positive edge.
+ *
+ *  1: Increase the counter.2: Decrease the counter.0, 3: No effect on counter
+ */
+#define PCNT_CH0_POS_MODE_U2    0x00000003U
+#define PCNT_CH0_POS_MODE_U2_M  (PCNT_CH0_POS_MODE_U2_V << PCNT_CH0_POS_MODE_U2_S)
+#define PCNT_CH0_POS_MODE_U2_V  0x00000003U
+#define PCNT_CH0_POS_MODE_U2_S  18
+/** PCNT_CH0_HCTRL_MODE_U2 : R/W; bitpos: [21:20]; default: 0;
+ *  This register configures how the CH2_POS_MODE/CH2_NEG_MODE settings will be
+ *  modified when the control signal is high.
+ *
+ *  0: No modification.1: Invert behavior (increase -> decrease, decrease ->
+ *  increase).2, 3: Inhibit counter modification
+ */
+#define PCNT_CH0_HCTRL_MODE_U2    0x00000003U
+#define PCNT_CH0_HCTRL_MODE_U2_M  (PCNT_CH0_HCTRL_MODE_U2_V << PCNT_CH0_HCTRL_MODE_U2_S)
+#define PCNT_CH0_HCTRL_MODE_U2_V  0x00000003U
+#define PCNT_CH0_HCTRL_MODE_U2_S  20
+/** PCNT_CH0_LCTRL_MODE_U2 : R/W; bitpos: [23:22]; default: 0;
+ *  This register configures how the CH2_POS_MODE/CH2_NEG_MODE settings will be
+ *  modified when the control signal is low.
+ *
+ *  0: No modification.1: Invert behavior (increase -> decrease, decrease ->
+ *  increase).2, 3: Inhibit counter modification
+ */
+#define PCNT_CH0_LCTRL_MODE_U2    0x00000003U
+#define PCNT_CH0_LCTRL_MODE_U2_M  (PCNT_CH0_LCTRL_MODE_U2_V << PCNT_CH0_LCTRL_MODE_U2_S)
+#define PCNT_CH0_LCTRL_MODE_U2_V  0x00000003U
+#define PCNT_CH0_LCTRL_MODE_U2_S  22
+/** PCNT_CH1_NEG_MODE_U2 : R/W; bitpos: [25:24]; default: 0;
+ *  This register sets the behavior when the signal input of channel 1 detects a
+ *  negative edge.
+ *
+ *  1: Increment the counter.2: Decrement the counter.0, 3: No effect on counter
+ */
+#define PCNT_CH1_NEG_MODE_U2    0x00000003U
+#define PCNT_CH1_NEG_MODE_U2_M  (PCNT_CH1_NEG_MODE_U2_V << PCNT_CH1_NEG_MODE_U2_S)
+#define PCNT_CH1_NEG_MODE_U2_V  0x00000003U
+#define PCNT_CH1_NEG_MODE_U2_S  24
+/** PCNT_CH1_POS_MODE_U2 : R/W; bitpos: [27:26]; default: 0;
+ *  This register sets the behavior when the signal input of channel 1 detects a
+ *  positive edge.
+ *
+ *  1: Increment the counter.2: Decrement the counter.0, 3: No effect on counter
+ */
+#define PCNT_CH1_POS_MODE_U2    0x00000003U
+#define PCNT_CH1_POS_MODE_U2_M  (PCNT_CH1_POS_MODE_U2_V << PCNT_CH1_POS_MODE_U2_S)
+#define PCNT_CH1_POS_MODE_U2_V  0x00000003U
+#define PCNT_CH1_POS_MODE_U2_S  26
+/** PCNT_CH1_HCTRL_MODE_U2 : R/W; bitpos: [29:28]; default: 0;
+ *  This register configures how the CH2_POS_MODE/CH2_NEG_MODE settings will be
+ *  modified when the control signal is high.
+ *
+ *  0: No modification.1: Invert behavior (increase -> decrease, decrease ->
+ *  increase).2, 3: Inhibit counter modification
+ */
+#define PCNT_CH1_HCTRL_MODE_U2    0x00000003U
+#define PCNT_CH1_HCTRL_MODE_U2_M  (PCNT_CH1_HCTRL_MODE_U2_V << PCNT_CH1_HCTRL_MODE_U2_S)
+#define PCNT_CH1_HCTRL_MODE_U2_V  0x00000003U
+#define PCNT_CH1_HCTRL_MODE_U2_S  28
+/** PCNT_CH1_LCTRL_MODE_U2 : R/W; bitpos: [31:30]; default: 0;
+ *  This register configures how the CH2_POS_MODE/CH2_NEG_MODE settings will be
+ *  modified when the control signal is low.
+ *
+ *  0: No modification.1: Invert behavior (increase -> decrease, decrease ->
+ *  increase).2, 3: Inhibit counter modification
+ */
+#define PCNT_CH1_LCTRL_MODE_U2    0x00000003U
+#define PCNT_CH1_LCTRL_MODE_U2_M  (PCNT_CH1_LCTRL_MODE_U2_V << PCNT_CH1_LCTRL_MODE_U2_S)
+#define PCNT_CH1_LCTRL_MODE_U2_V  0x00000003U
+#define PCNT_CH1_LCTRL_MODE_U2_S  30
+
+/** PCNT_U2_CONF1_REG register
+ *  Configuration register 1 for unit 2
+ */
+#define PCNT_U2_CONF1_REG (DR_REG_PCNT_BASE + 0x1c)
+/** PCNT_CNT_THRES0_U2 : R/W; bitpos: [15:0]; default: 0;
+ *  This register is used to configure the thres0 value for unit 2.
+ */
+#define PCNT_CNT_THRES0_U2    0x0000FFFFU
+#define PCNT_CNT_THRES0_U2_M  (PCNT_CNT_THRES0_U2_V << PCNT_CNT_THRES0_U2_S)
+#define PCNT_CNT_THRES0_U2_V  0x0000FFFFU
+#define PCNT_CNT_THRES0_U2_S  0
+/** PCNT_CNT_THRES1_U2 : R/W; bitpos: [31:16]; default: 0;
+ *  This register is used to configure the thres1 value for unit 2.
+ */
+#define PCNT_CNT_THRES1_U2    0x0000FFFFU
+#define PCNT_CNT_THRES1_U2_M  (PCNT_CNT_THRES1_U2_V << PCNT_CNT_THRES1_U2_S)
+#define PCNT_CNT_THRES1_U2_V  0x0000FFFFU
+#define PCNT_CNT_THRES1_U2_S  16
+
+/** PCNT_U2_CONF2_REG register
+ *  Configuration register 2 for unit 2
+ */
+#define PCNT_U2_CONF2_REG (DR_REG_PCNT_BASE + 0x20)
+/** PCNT_CNT_H_LIM_U2 : R/W; bitpos: [15:0]; default: 0;
+ *  This register is used to configure the thr_h_lim value for unit 2.
+ */
+#define PCNT_CNT_H_LIM_U2    0x0000FFFFU
+#define PCNT_CNT_H_LIM_U2_M  (PCNT_CNT_H_LIM_U2_V << PCNT_CNT_H_LIM_U2_S)
+#define PCNT_CNT_H_LIM_U2_V  0x0000FFFFU
+#define PCNT_CNT_H_LIM_U2_S  0
+/** PCNT_CNT_L_LIM_U2 : R/W; bitpos: [31:16]; default: 0;
+ *  This register is used to configure the thr_l_lim value for unit 2.
+ */
+#define PCNT_CNT_L_LIM_U2    0x0000FFFFU
+#define PCNT_CNT_L_LIM_U2_M  (PCNT_CNT_L_LIM_U2_V << PCNT_CNT_L_LIM_U2_S)
+#define PCNT_CNT_L_LIM_U2_V  0x0000FFFFU
+#define PCNT_CNT_L_LIM_U2_S  16
+
+/** PCNT_U3_CONF0_REG register
+ *  Configuration register 0 for unit 3
+ */
+#define PCNT_U3_CONF0_REG (DR_REG_PCNT_BASE + 0x24)
+/** PCNT_FILTER_THRES_U3 : R/W; bitpos: [9:0]; default: 16;
+ *  This sets the maximum threshold, in APB_CLK cycles, for the filter.
+ *
+ *  Any pulses with width less than this will be ignored when the filter is enabled.
+ */
+#define PCNT_FILTER_THRES_U3    0x000003FFU
+#define PCNT_FILTER_THRES_U3_M  (PCNT_FILTER_THRES_U3_V << PCNT_FILTER_THRES_U3_S)
+#define PCNT_FILTER_THRES_U3_V  0x000003FFU
+#define PCNT_FILTER_THRES_U3_S  0
+/** PCNT_FILTER_EN_U3 : R/W; bitpos: [10]; default: 1;
+ *  This is the enable bit for unit 3's input filter.
+ */
+#define PCNT_FILTER_EN_U3    (BIT(10))
+#define PCNT_FILTER_EN_U3_M  (PCNT_FILTER_EN_U3_V << PCNT_FILTER_EN_U3_S)
+#define PCNT_FILTER_EN_U3_V  0x00000001U
+#define PCNT_FILTER_EN_U3_S  10
+/** PCNT_THR_ZERO_EN_U3 : R/W; bitpos: [11]; default: 1;
+ *  This is the enable bit for unit 3's zero comparator.
+ */
+#define PCNT_THR_ZERO_EN_U3    (BIT(11))
+#define PCNT_THR_ZERO_EN_U3_M  (PCNT_THR_ZERO_EN_U3_V << PCNT_THR_ZERO_EN_U3_S)
+#define PCNT_THR_ZERO_EN_U3_V  0x00000001U
+#define PCNT_THR_ZERO_EN_U3_S  11
+/** PCNT_THR_H_LIM_EN_U3 : R/W; bitpos: [12]; default: 1;
+ *  This is the enable bit for unit 3's thr_h_lim comparator.
+ */
+#define PCNT_THR_H_LIM_EN_U3    (BIT(12))
+#define PCNT_THR_H_LIM_EN_U3_M  (PCNT_THR_H_LIM_EN_U3_V << PCNT_THR_H_LIM_EN_U3_S)
+#define PCNT_THR_H_LIM_EN_U3_V  0x00000001U
+#define PCNT_THR_H_LIM_EN_U3_S  12
+/** PCNT_THR_L_LIM_EN_U3 : R/W; bitpos: [13]; default: 1;
+ *  This is the enable bit for unit 3's thr_l_lim comparator.
+ */
+#define PCNT_THR_L_LIM_EN_U3    (BIT(13))
+#define PCNT_THR_L_LIM_EN_U3_M  (PCNT_THR_L_LIM_EN_U3_V << PCNT_THR_L_LIM_EN_U3_S)
+#define PCNT_THR_L_LIM_EN_U3_V  0x00000001U
+#define PCNT_THR_L_LIM_EN_U3_S  13
+/** PCNT_THR_THRES0_EN_U3 : R/W; bitpos: [14]; default: 0;
+ *  This is the enable bit for unit 3's thres0 comparator.
+ */
+#define PCNT_THR_THRES0_EN_U3    (BIT(14))
+#define PCNT_THR_THRES0_EN_U3_M  (PCNT_THR_THRES0_EN_U3_V << PCNT_THR_THRES0_EN_U3_S)
+#define PCNT_THR_THRES0_EN_U3_V  0x00000001U
+#define PCNT_THR_THRES0_EN_U3_S  14
+/** PCNT_THR_THRES1_EN_U3 : R/W; bitpos: [15]; default: 0;
+ *  This is the enable bit for unit 3's thres1 comparator.
+ */
+#define PCNT_THR_THRES1_EN_U3    (BIT(15))
+#define PCNT_THR_THRES1_EN_U3_M  (PCNT_THR_THRES1_EN_U3_V << PCNT_THR_THRES1_EN_U3_S)
+#define PCNT_THR_THRES1_EN_U3_V  0x00000001U
+#define PCNT_THR_THRES1_EN_U3_S  15
+/** PCNT_CH0_NEG_MODE_U3 : R/W; bitpos: [17:16]; default: 0;
+ *  This register sets the behavior when the signal input of channel 0 detects a
+ *  negative edge.
+ *
+ *  1: Increase the counter.2: Decrease the counter.0, 3: No effect on counter
+ */
+#define PCNT_CH0_NEG_MODE_U3    0x00000003U
+#define PCNT_CH0_NEG_MODE_U3_M  (PCNT_CH0_NEG_MODE_U3_V << PCNT_CH0_NEG_MODE_U3_S)
+#define PCNT_CH0_NEG_MODE_U3_V  0x00000003U
+#define PCNT_CH0_NEG_MODE_U3_S  16
+/** PCNT_CH0_POS_MODE_U3 : R/W; bitpos: [19:18]; default: 0;
+ *  This register sets the behavior when the signal input of channel 0 detects a
+ *  positive edge.
+ *
+ *  1: Increase the counter.2: Decrease the counter.0, 3: No effect on counter
+ */
+#define PCNT_CH0_POS_MODE_U3    0x00000003U
+#define PCNT_CH0_POS_MODE_U3_M  (PCNT_CH0_POS_MODE_U3_V << PCNT_CH0_POS_MODE_U3_S)
+#define PCNT_CH0_POS_MODE_U3_V  0x00000003U
+#define PCNT_CH0_POS_MODE_U3_S  18
+/** PCNT_CH0_HCTRL_MODE_U3 : R/W; bitpos: [21:20]; default: 0;
+ *  This register configures how the CH3_POS_MODE/CH3_NEG_MODE settings will be
+ *  modified when the control signal is high.
+ *
+ *  0: No modification.1: Invert behavior (increase -> decrease, decrease ->
+ *  increase).2, 3: Inhibit counter modification
+ */
+#define PCNT_CH0_HCTRL_MODE_U3    0x00000003U
+#define PCNT_CH0_HCTRL_MODE_U3_M  (PCNT_CH0_HCTRL_MODE_U3_V << PCNT_CH0_HCTRL_MODE_U3_S)
+#define PCNT_CH0_HCTRL_MODE_U3_V  0x00000003U
+#define PCNT_CH0_HCTRL_MODE_U3_S  20
+/** PCNT_CH0_LCTRL_MODE_U3 : R/W; bitpos: [23:22]; default: 0;
+ *  This register configures how the CH3_POS_MODE/CH3_NEG_MODE settings will be
+ *  modified when the control signal is low.
+ *
+ *  0: No modification.1: Invert behavior (increase -> decrease, decrease ->
+ *  increase).2, 3: Inhibit counter modification
+ */
+#define PCNT_CH0_LCTRL_MODE_U3    0x00000003U
+#define PCNT_CH0_LCTRL_MODE_U3_M  (PCNT_CH0_LCTRL_MODE_U3_V << PCNT_CH0_LCTRL_MODE_U3_S)
+#define PCNT_CH0_LCTRL_MODE_U3_V  0x00000003U
+#define PCNT_CH0_LCTRL_MODE_U3_S  22
+/** PCNT_CH1_NEG_MODE_U3 : R/W; bitpos: [25:24]; default: 0;
+ *  This register sets the behavior when the signal input of channel 1 detects a
+ *  negative edge.
+ *
+ *  1: Increment the counter.2: Decrement the counter.0, 3: No effect on counter
+ */
+#define PCNT_CH1_NEG_MODE_U3    0x00000003U
+#define PCNT_CH1_NEG_MODE_U3_M  (PCNT_CH1_NEG_MODE_U3_V << PCNT_CH1_NEG_MODE_U3_S)
+#define PCNT_CH1_NEG_MODE_U3_V  0x00000003U
+#define PCNT_CH1_NEG_MODE_U3_S  24
+/** PCNT_CH1_POS_MODE_U3 : R/W; bitpos: [27:26]; default: 0;
+ *  This register sets the behavior when the signal input of channel 1 detects a
+ *  positive edge.
+ *
+ *  1: Increment the counter.2: Decrement the counter.0, 3: No effect on counter
+ */
+#define PCNT_CH1_POS_MODE_U3    0x00000003U
+#define PCNT_CH1_POS_MODE_U3_M  (PCNT_CH1_POS_MODE_U3_V << PCNT_CH1_POS_MODE_U3_S)
+#define PCNT_CH1_POS_MODE_U3_V  0x00000003U
+#define PCNT_CH1_POS_MODE_U3_S  26
+/** PCNT_CH1_HCTRL_MODE_U3 : R/W; bitpos: [29:28]; default: 0;
+ *  This register configures how the CH3_POS_MODE/CH3_NEG_MODE settings will be
+ *  modified when the control signal is high.
+ *
+ *  0: No modification.1: Invert behavior (increase -> decrease, decrease ->
+ *  increase).2, 3: Inhibit counter modification
+ */
+#define PCNT_CH1_HCTRL_MODE_U3    0x00000003U
+#define PCNT_CH1_HCTRL_MODE_U3_M  (PCNT_CH1_HCTRL_MODE_U3_V << PCNT_CH1_HCTRL_MODE_U3_S)
+#define PCNT_CH1_HCTRL_MODE_U3_V  0x00000003U
+#define PCNT_CH1_HCTRL_MODE_U3_S  28
+/** PCNT_CH1_LCTRL_MODE_U3 : R/W; bitpos: [31:30]; default: 0;
+ *  This register configures how the CH3_POS_MODE/CH3_NEG_MODE settings will be
+ *  modified when the control signal is low.
+ *
+ *  0: No modification.1: Invert behavior (increase -> decrease, decrease ->
+ *  increase).2, 3: Inhibit counter modification
+ */
+#define PCNT_CH1_LCTRL_MODE_U3    0x00000003U
+#define PCNT_CH1_LCTRL_MODE_U3_M  (PCNT_CH1_LCTRL_MODE_U3_V << PCNT_CH1_LCTRL_MODE_U3_S)
+#define PCNT_CH1_LCTRL_MODE_U3_V  0x00000003U
+#define PCNT_CH1_LCTRL_MODE_U3_S  30
+
+/** PCNT_U3_CONF1_REG register
+ *  Configuration register 1 for unit 3
+ */
+#define PCNT_U3_CONF1_REG (DR_REG_PCNT_BASE + 0x28)
+/** PCNT_CNT_THRES0_U3 : R/W; bitpos: [15:0]; default: 0;
+ *  This register is used to configure the thres0 value for unit 3.
+ */
+#define PCNT_CNT_THRES0_U3    0x0000FFFFU
+#define PCNT_CNT_THRES0_U3_M  (PCNT_CNT_THRES0_U3_V << PCNT_CNT_THRES0_U3_S)
+#define PCNT_CNT_THRES0_U3_V  0x0000FFFFU
+#define PCNT_CNT_THRES0_U3_S  0
+/** PCNT_CNT_THRES1_U3 : R/W; bitpos: [31:16]; default: 0;
+ *  This register is used to configure the thres1 value for unit 3.
+ */
+#define PCNT_CNT_THRES1_U3    0x0000FFFFU
+#define PCNT_CNT_THRES1_U3_M  (PCNT_CNT_THRES1_U3_V << PCNT_CNT_THRES1_U3_S)
+#define PCNT_CNT_THRES1_U3_V  0x0000FFFFU
+#define PCNT_CNT_THRES1_U3_S  16
+
+/** PCNT_U3_CONF2_REG register
+ *  Configuration register 2 for unit 3
+ */
+#define PCNT_U3_CONF2_REG (DR_REG_PCNT_BASE + 0x2c)
+/** PCNT_CNT_H_LIM_U3 : R/W; bitpos: [15:0]; default: 0;
+ *  This register is used to configure the thr_h_lim value for unit 3.
+ */
+#define PCNT_CNT_H_LIM_U3    0x0000FFFFU
+#define PCNT_CNT_H_LIM_U3_M  (PCNT_CNT_H_LIM_U3_V << PCNT_CNT_H_LIM_U3_S)
+#define PCNT_CNT_H_LIM_U3_V  0x0000FFFFU
+#define PCNT_CNT_H_LIM_U3_S  0
+/** PCNT_CNT_L_LIM_U3 : R/W; bitpos: [31:16]; default: 0;
+ *  This register is used to configure the thr_l_lim value for unit 3.
+ */
+#define PCNT_CNT_L_LIM_U3    0x0000FFFFU
+#define PCNT_CNT_L_LIM_U3_M  (PCNT_CNT_L_LIM_U3_V << PCNT_CNT_L_LIM_U3_S)
+#define PCNT_CNT_L_LIM_U3_V  0x0000FFFFU
+#define PCNT_CNT_L_LIM_U3_S  16
+
+/** PCNT_U0_CNT_REG register
+ *  Counter value for unit 0
+ */
+#define PCNT_U0_CNT_REG (DR_REG_PCNT_BASE + 0x30)
+/** PCNT_PULSE_CNT_U0 : RO; bitpos: [15:0]; default: 0;
+ *  This register stores the current pulse count value for unit 0.
+ */
+#define PCNT_PULSE_CNT_U0    0x0000FFFFU
+#define PCNT_PULSE_CNT_U0_M  (PCNT_PULSE_CNT_U0_V << PCNT_PULSE_CNT_U0_S)
+#define PCNT_PULSE_CNT_U0_V  0x0000FFFFU
+#define PCNT_PULSE_CNT_U0_S  0
+
+/** PCNT_U1_CNT_REG register
+ *  Counter value for unit 1
+ */
+#define PCNT_U1_CNT_REG (DR_REG_PCNT_BASE + 0x34)
+/** PCNT_PULSE_CNT_U1 : RO; bitpos: [15:0]; default: 0;
+ *  This register stores the current pulse count value for unit 1.
+ */
+#define PCNT_PULSE_CNT_U1    0x0000FFFFU
+#define PCNT_PULSE_CNT_U1_M  (PCNT_PULSE_CNT_U1_V << PCNT_PULSE_CNT_U1_S)
+#define PCNT_PULSE_CNT_U1_V  0x0000FFFFU
+#define PCNT_PULSE_CNT_U1_S  0
+
+/** PCNT_U2_CNT_REG register
+ *  Counter value for unit 2
+ */
+#define PCNT_U2_CNT_REG (DR_REG_PCNT_BASE + 0x38)
+/** PCNT_PULSE_CNT_U2 : RO; bitpos: [15:0]; default: 0;
+ *  This register stores the current pulse count value for unit 2.
+ */
+#define PCNT_PULSE_CNT_U2    0x0000FFFFU
+#define PCNT_PULSE_CNT_U2_M  (PCNT_PULSE_CNT_U2_V << PCNT_PULSE_CNT_U2_S)
+#define PCNT_PULSE_CNT_U2_V  0x0000FFFFU
+#define PCNT_PULSE_CNT_U2_S  0
+
+/** PCNT_U3_CNT_REG register
+ *  Counter value for unit 3
+ */
+#define PCNT_U3_CNT_REG (DR_REG_PCNT_BASE + 0x3c)
+/** PCNT_PULSE_CNT_U3 : RO; bitpos: [15:0]; default: 0;
+ *  This register stores the current pulse count value for unit 3.
+ */
+#define PCNT_PULSE_CNT_U3    0x0000FFFFU
+#define PCNT_PULSE_CNT_U3_M  (PCNT_PULSE_CNT_U3_V << PCNT_PULSE_CNT_U3_S)
+#define PCNT_PULSE_CNT_U3_V  0x0000FFFFU
+#define PCNT_PULSE_CNT_U3_S  0
+
+/** PCNT_INT_RAW_REG register
+ *  Interrupt raw status register
+ */
+#define PCNT_INT_RAW_REG (DR_REG_PCNT_BASE + 0x40)
+/** PCNT_CNT_THR_EVENT_U0_INT_RAW : RO; bitpos: [0]; default: 0;
+ *  The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt.
+ */
+#define PCNT_CNT_THR_EVENT_U0_INT_RAW    (BIT(0))
+#define PCNT_CNT_THR_EVENT_U0_INT_RAW_M  (PCNT_CNT_THR_EVENT_U0_INT_RAW_V << PCNT_CNT_THR_EVENT_U0_INT_RAW_S)
+#define PCNT_CNT_THR_EVENT_U0_INT_RAW_V  0x00000001U
+#define PCNT_CNT_THR_EVENT_U0_INT_RAW_S  0
+/** PCNT_CNT_THR_EVENT_U1_INT_RAW : RO; bitpos: [1]; default: 0;
+ *  The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt.
+ */
+#define PCNT_CNT_THR_EVENT_U1_INT_RAW    (BIT(1))
+#define PCNT_CNT_THR_EVENT_U1_INT_RAW_M  (PCNT_CNT_THR_EVENT_U1_INT_RAW_V << PCNT_CNT_THR_EVENT_U1_INT_RAW_S)
+#define PCNT_CNT_THR_EVENT_U1_INT_RAW_V  0x00000001U
+#define PCNT_CNT_THR_EVENT_U1_INT_RAW_S  1
+/** PCNT_CNT_THR_EVENT_U2_INT_RAW : RO; bitpos: [2]; default: 0;
+ *  The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt.
+ */
+#define PCNT_CNT_THR_EVENT_U2_INT_RAW    (BIT(2))
+#define PCNT_CNT_THR_EVENT_U2_INT_RAW_M  (PCNT_CNT_THR_EVENT_U2_INT_RAW_V << PCNT_CNT_THR_EVENT_U2_INT_RAW_S)
+#define PCNT_CNT_THR_EVENT_U2_INT_RAW_V  0x00000001U
+#define PCNT_CNT_THR_EVENT_U2_INT_RAW_S  2
+/** PCNT_CNT_THR_EVENT_U3_INT_RAW : RO; bitpos: [3]; default: 0;
+ *  The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt.
+ */
+#define PCNT_CNT_THR_EVENT_U3_INT_RAW    (BIT(3))
+#define PCNT_CNT_THR_EVENT_U3_INT_RAW_M  (PCNT_CNT_THR_EVENT_U3_INT_RAW_V << PCNT_CNT_THR_EVENT_U3_INT_RAW_S)
+#define PCNT_CNT_THR_EVENT_U3_INT_RAW_V  0x00000001U
+#define PCNT_CNT_THR_EVENT_U3_INT_RAW_S  3
+
+/** PCNT_INT_ST_REG register
+ *  Interrupt status register
+ */
+#define PCNT_INT_ST_REG (DR_REG_PCNT_BASE + 0x44)
+/** PCNT_CNT_THR_EVENT_U0_INT_ST : RO; bitpos: [0]; default: 0;
+ *  The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt.
+ */
+#define PCNT_CNT_THR_EVENT_U0_INT_ST    (BIT(0))
+#define PCNT_CNT_THR_EVENT_U0_INT_ST_M  (PCNT_CNT_THR_EVENT_U0_INT_ST_V << PCNT_CNT_THR_EVENT_U0_INT_ST_S)
+#define PCNT_CNT_THR_EVENT_U0_INT_ST_V  0x00000001U
+#define PCNT_CNT_THR_EVENT_U0_INT_ST_S  0
+/** PCNT_CNT_THR_EVENT_U1_INT_ST : RO; bitpos: [1]; default: 0;
+ *  The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt.
+ */
+#define PCNT_CNT_THR_EVENT_U1_INT_ST    (BIT(1))
+#define PCNT_CNT_THR_EVENT_U1_INT_ST_M  (PCNT_CNT_THR_EVENT_U1_INT_ST_V << PCNT_CNT_THR_EVENT_U1_INT_ST_S)
+#define PCNT_CNT_THR_EVENT_U1_INT_ST_V  0x00000001U
+#define PCNT_CNT_THR_EVENT_U1_INT_ST_S  1
+/** PCNT_CNT_THR_EVENT_U2_INT_ST : RO; bitpos: [2]; default: 0;
+ *  The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt.
+ */
+#define PCNT_CNT_THR_EVENT_U2_INT_ST    (BIT(2))
+#define PCNT_CNT_THR_EVENT_U2_INT_ST_M  (PCNT_CNT_THR_EVENT_U2_INT_ST_V << PCNT_CNT_THR_EVENT_U2_INT_ST_S)
+#define PCNT_CNT_THR_EVENT_U2_INT_ST_V  0x00000001U
+#define PCNT_CNT_THR_EVENT_U2_INT_ST_S  2
+/** PCNT_CNT_THR_EVENT_U3_INT_ST : RO; bitpos: [3]; default: 0;
+ *  The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt.
+ */
+#define PCNT_CNT_THR_EVENT_U3_INT_ST    (BIT(3))
+#define PCNT_CNT_THR_EVENT_U3_INT_ST_M  (PCNT_CNT_THR_EVENT_U3_INT_ST_V << PCNT_CNT_THR_EVENT_U3_INT_ST_S)
+#define PCNT_CNT_THR_EVENT_U3_INT_ST_V  0x00000001U
+#define PCNT_CNT_THR_EVENT_U3_INT_ST_S  3
+
+/** PCNT_INT_ENA_REG register
+ *  Interrupt enable register
+ */
+#define PCNT_INT_ENA_REG (DR_REG_PCNT_BASE + 0x48)
+/** PCNT_CNT_THR_EVENT_U0_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  The interrupt enable bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt.
+ */
+#define PCNT_CNT_THR_EVENT_U0_INT_ENA    (BIT(0))
+#define PCNT_CNT_THR_EVENT_U0_INT_ENA_M  (PCNT_CNT_THR_EVENT_U0_INT_ENA_V << PCNT_CNT_THR_EVENT_U0_INT_ENA_S)
+#define PCNT_CNT_THR_EVENT_U0_INT_ENA_V  0x00000001U
+#define PCNT_CNT_THR_EVENT_U0_INT_ENA_S  0
+/** PCNT_CNT_THR_EVENT_U1_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  The interrupt enable bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt.
+ */
+#define PCNT_CNT_THR_EVENT_U1_INT_ENA    (BIT(1))
+#define PCNT_CNT_THR_EVENT_U1_INT_ENA_M  (PCNT_CNT_THR_EVENT_U1_INT_ENA_V << PCNT_CNT_THR_EVENT_U1_INT_ENA_S)
+#define PCNT_CNT_THR_EVENT_U1_INT_ENA_V  0x00000001U
+#define PCNT_CNT_THR_EVENT_U1_INT_ENA_S  1
+/** PCNT_CNT_THR_EVENT_U2_INT_ENA : R/W; bitpos: [2]; default: 0;
+ *  The interrupt enable bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt.
+ */
+#define PCNT_CNT_THR_EVENT_U2_INT_ENA    (BIT(2))
+#define PCNT_CNT_THR_EVENT_U2_INT_ENA_M  (PCNT_CNT_THR_EVENT_U2_INT_ENA_V << PCNT_CNT_THR_EVENT_U2_INT_ENA_S)
+#define PCNT_CNT_THR_EVENT_U2_INT_ENA_V  0x00000001U
+#define PCNT_CNT_THR_EVENT_U2_INT_ENA_S  2
+/** PCNT_CNT_THR_EVENT_U3_INT_ENA : R/W; bitpos: [3]; default: 0;
+ *  The interrupt enable bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt.
+ */
+#define PCNT_CNT_THR_EVENT_U3_INT_ENA    (BIT(3))
+#define PCNT_CNT_THR_EVENT_U3_INT_ENA_M  (PCNT_CNT_THR_EVENT_U3_INT_ENA_V << PCNT_CNT_THR_EVENT_U3_INT_ENA_S)
+#define PCNT_CNT_THR_EVENT_U3_INT_ENA_V  0x00000001U
+#define PCNT_CNT_THR_EVENT_U3_INT_ENA_S  3
+
+/** PCNT_INT_CLR_REG register
+ *  Interrupt clear register
+ */
+#define PCNT_INT_CLR_REG (DR_REG_PCNT_BASE + 0x4c)
+/** PCNT_CNT_THR_EVENT_U0_INT_CLR : WO; bitpos: [0]; default: 0;
+ *  Set this bit to clear the PCNT_CNT_THR_EVENT_U0_INT interrupt.
+ */
+#define PCNT_CNT_THR_EVENT_U0_INT_CLR    (BIT(0))
+#define PCNT_CNT_THR_EVENT_U0_INT_CLR_M  (PCNT_CNT_THR_EVENT_U0_INT_CLR_V << PCNT_CNT_THR_EVENT_U0_INT_CLR_S)
+#define PCNT_CNT_THR_EVENT_U0_INT_CLR_V  0x00000001U
+#define PCNT_CNT_THR_EVENT_U0_INT_CLR_S  0
+/** PCNT_CNT_THR_EVENT_U1_INT_CLR : WO; bitpos: [1]; default: 0;
+ *  Set this bit to clear the PCNT_CNT_THR_EVENT_U1_INT interrupt.
+ */
+#define PCNT_CNT_THR_EVENT_U1_INT_CLR    (BIT(1))
+#define PCNT_CNT_THR_EVENT_U1_INT_CLR_M  (PCNT_CNT_THR_EVENT_U1_INT_CLR_V << PCNT_CNT_THR_EVENT_U1_INT_CLR_S)
+#define PCNT_CNT_THR_EVENT_U1_INT_CLR_V  0x00000001U
+#define PCNT_CNT_THR_EVENT_U1_INT_CLR_S  1
+/** PCNT_CNT_THR_EVENT_U2_INT_CLR : WO; bitpos: [2]; default: 0;
+ *  Set this bit to clear the PCNT_CNT_THR_EVENT_U2_INT interrupt.
+ */
+#define PCNT_CNT_THR_EVENT_U2_INT_CLR    (BIT(2))
+#define PCNT_CNT_THR_EVENT_U2_INT_CLR_M  (PCNT_CNT_THR_EVENT_U2_INT_CLR_V << PCNT_CNT_THR_EVENT_U2_INT_CLR_S)
+#define PCNT_CNT_THR_EVENT_U2_INT_CLR_V  0x00000001U
+#define PCNT_CNT_THR_EVENT_U2_INT_CLR_S  2
+/** PCNT_CNT_THR_EVENT_U3_INT_CLR : WO; bitpos: [3]; default: 0;
+ *  Set this bit to clear the PCNT_CNT_THR_EVENT_U3_INT interrupt.
+ */
+#define PCNT_CNT_THR_EVENT_U3_INT_CLR    (BIT(3))
+#define PCNT_CNT_THR_EVENT_U3_INT_CLR_M  (PCNT_CNT_THR_EVENT_U3_INT_CLR_V << PCNT_CNT_THR_EVENT_U3_INT_CLR_S)
+#define PCNT_CNT_THR_EVENT_U3_INT_CLR_V  0x00000001U
+#define PCNT_CNT_THR_EVENT_U3_INT_CLR_S  3
+
+/** PCNT_U0_STATUS_REG register
+ *  PNCT UNIT0 status register
+ */
+#define PCNT_U0_STATUS_REG (DR_REG_PCNT_BASE + 0x50)
+/** PCNT_CNT_THR_ZERO_MODE_U0 : RO; bitpos: [1:0]; default: 0;
+ *  The pulse counter status of PCNT_U0 corresponding to 0. 0: pulse counter decreases
+ *  from positive to 0. 1: pulse counter increases from negative to 0. 2: pulse counter
+ *  is negative. 3: pulse counter is positive.
+ */
+#define PCNT_CNT_THR_ZERO_MODE_U0    0x00000003U
+#define PCNT_CNT_THR_ZERO_MODE_U0_M  (PCNT_CNT_THR_ZERO_MODE_U0_V << PCNT_CNT_THR_ZERO_MODE_U0_S)
+#define PCNT_CNT_THR_ZERO_MODE_U0_V  0x00000003U
+#define PCNT_CNT_THR_ZERO_MODE_U0_S  0
+/** PCNT_CNT_THR_THRES1_LAT_U0 : RO; bitpos: [2]; default: 0;
+ *  The latched value of thres1 event of PCNT_U0 when threshold event interrupt is
+ *  valid. 1: the current pulse counter equals to thres1 and thres1 event is valid. 0:
+ *  others
+ */
+#define PCNT_CNT_THR_THRES1_LAT_U0    (BIT(2))
+#define PCNT_CNT_THR_THRES1_LAT_U0_M  (PCNT_CNT_THR_THRES1_LAT_U0_V << PCNT_CNT_THR_THRES1_LAT_U0_S)
+#define PCNT_CNT_THR_THRES1_LAT_U0_V  0x00000001U
+#define PCNT_CNT_THR_THRES1_LAT_U0_S  2
+/** PCNT_CNT_THR_THRES0_LAT_U0 : RO; bitpos: [3]; default: 0;
+ *  The latched value of thres0 event of PCNT_U0 when threshold event interrupt is
+ *  valid. 1: the current pulse counter equals to thres0 and thres0 event is valid. 0:
+ *  others
+ */
+#define PCNT_CNT_THR_THRES0_LAT_U0    (BIT(3))
+#define PCNT_CNT_THR_THRES0_LAT_U0_M  (PCNT_CNT_THR_THRES0_LAT_U0_V << PCNT_CNT_THR_THRES0_LAT_U0_S)
+#define PCNT_CNT_THR_THRES0_LAT_U0_V  0x00000001U
+#define PCNT_CNT_THR_THRES0_LAT_U0_S  3
+/** PCNT_CNT_THR_L_LIM_LAT_U0 : RO; bitpos: [4]; default: 0;
+ *  The latched value of low limit event of PCNT_U0 when threshold event interrupt is
+ *  valid. 1: the current pulse counter equals to thr_l_lim and low limit event is
+ *  valid. 0: others
+ */
+#define PCNT_CNT_THR_L_LIM_LAT_U0    (BIT(4))
+#define PCNT_CNT_THR_L_LIM_LAT_U0_M  (PCNT_CNT_THR_L_LIM_LAT_U0_V << PCNT_CNT_THR_L_LIM_LAT_U0_S)
+#define PCNT_CNT_THR_L_LIM_LAT_U0_V  0x00000001U
+#define PCNT_CNT_THR_L_LIM_LAT_U0_S  4
+/** PCNT_CNT_THR_H_LIM_LAT_U0 : RO; bitpos: [5]; default: 0;
+ *  The latched value of high limit event of PCNT_U0 when threshold event interrupt is
+ *  valid. 1: the current pulse counter equals to thr_h_lim and high limit event is
+ *  valid. 0: others
+ */
+#define PCNT_CNT_THR_H_LIM_LAT_U0    (BIT(5))
+#define PCNT_CNT_THR_H_LIM_LAT_U0_M  (PCNT_CNT_THR_H_LIM_LAT_U0_V << PCNT_CNT_THR_H_LIM_LAT_U0_S)
+#define PCNT_CNT_THR_H_LIM_LAT_U0_V  0x00000001U
+#define PCNT_CNT_THR_H_LIM_LAT_U0_S  5
+/** PCNT_CNT_THR_ZERO_LAT_U0 : RO; bitpos: [6]; default: 0;
+ *  The latched value of zero threshold event of PCNT_U0 when threshold event interrupt
+ *  is valid. 1: the current pulse counter equals to 0 and zero threshold event is
+ *  valid. 0: others
+ */
+#define PCNT_CNT_THR_ZERO_LAT_U0    (BIT(6))
+#define PCNT_CNT_THR_ZERO_LAT_U0_M  (PCNT_CNT_THR_ZERO_LAT_U0_V << PCNT_CNT_THR_ZERO_LAT_U0_S)
+#define PCNT_CNT_THR_ZERO_LAT_U0_V  0x00000001U
+#define PCNT_CNT_THR_ZERO_LAT_U0_S  6
+
+/** PCNT_U1_STATUS_REG register
+ *  PNCT UNIT1 status register
+ */
+#define PCNT_U1_STATUS_REG (DR_REG_PCNT_BASE + 0x54)
+/** PCNT_CNT_THR_ZERO_MODE_U1 : RO; bitpos: [1:0]; default: 0;
+ *  The pulse counter status of PCNT_U1 corresponding to 0. 0: pulse counter decreases
+ *  from positive to 0. 1: pulse counter increases from negative to 0. 2: pulse counter
+ *  is negative. 3: pulse counter is positive.
+ */
+#define PCNT_CNT_THR_ZERO_MODE_U1    0x00000003U
+#define PCNT_CNT_THR_ZERO_MODE_U1_M  (PCNT_CNT_THR_ZERO_MODE_U1_V << PCNT_CNT_THR_ZERO_MODE_U1_S)
+#define PCNT_CNT_THR_ZERO_MODE_U1_V  0x00000003U
+#define PCNT_CNT_THR_ZERO_MODE_U1_S  0
+/** PCNT_CNT_THR_THRES1_LAT_U1 : RO; bitpos: [2]; default: 0;
+ *  The latched value of thres1 event of PCNT_U1 when threshold event interrupt is
+ *  valid. 1: the current pulse counter equals to thres1 and thres1 event is valid. 0:
+ *  others
+ */
+#define PCNT_CNT_THR_THRES1_LAT_U1    (BIT(2))
+#define PCNT_CNT_THR_THRES1_LAT_U1_M  (PCNT_CNT_THR_THRES1_LAT_U1_V << PCNT_CNT_THR_THRES1_LAT_U1_S)
+#define PCNT_CNT_THR_THRES1_LAT_U1_V  0x00000001U
+#define PCNT_CNT_THR_THRES1_LAT_U1_S  2
+/** PCNT_CNT_THR_THRES0_LAT_U1 : RO; bitpos: [3]; default: 0;
+ *  The latched value of thres0 event of PCNT_U1 when threshold event interrupt is
+ *  valid. 1: the current pulse counter equals to thres0 and thres0 event is valid. 0:
+ *  others
+ */
+#define PCNT_CNT_THR_THRES0_LAT_U1    (BIT(3))
+#define PCNT_CNT_THR_THRES0_LAT_U1_M  (PCNT_CNT_THR_THRES0_LAT_U1_V << PCNT_CNT_THR_THRES0_LAT_U1_S)
+#define PCNT_CNT_THR_THRES0_LAT_U1_V  0x00000001U
+#define PCNT_CNT_THR_THRES0_LAT_U1_S  3
+/** PCNT_CNT_THR_L_LIM_LAT_U1 : RO; bitpos: [4]; default: 0;
+ *  The latched value of low limit event of PCNT_U1 when threshold event interrupt is
+ *  valid. 1: the current pulse counter equals to thr_l_lim and low limit event is
+ *  valid. 0: others
+ */
+#define PCNT_CNT_THR_L_LIM_LAT_U1    (BIT(4))
+#define PCNT_CNT_THR_L_LIM_LAT_U1_M  (PCNT_CNT_THR_L_LIM_LAT_U1_V << PCNT_CNT_THR_L_LIM_LAT_U1_S)
+#define PCNT_CNT_THR_L_LIM_LAT_U1_V  0x00000001U
+#define PCNT_CNT_THR_L_LIM_LAT_U1_S  4
+/** PCNT_CNT_THR_H_LIM_LAT_U1 : RO; bitpos: [5]; default: 0;
+ *  The latched value of high limit event of PCNT_U1 when threshold event interrupt is
+ *  valid. 1: the current pulse counter equals to thr_h_lim and high limit event is
+ *  valid. 0: others
+ */
+#define PCNT_CNT_THR_H_LIM_LAT_U1    (BIT(5))
+#define PCNT_CNT_THR_H_LIM_LAT_U1_M  (PCNT_CNT_THR_H_LIM_LAT_U1_V << PCNT_CNT_THR_H_LIM_LAT_U1_S)
+#define PCNT_CNT_THR_H_LIM_LAT_U1_V  0x00000001U
+#define PCNT_CNT_THR_H_LIM_LAT_U1_S  5
+/** PCNT_CNT_THR_ZERO_LAT_U1 : RO; bitpos: [6]; default: 0;
+ *  The latched value of zero threshold event of PCNT_U1 when threshold event interrupt
+ *  is valid. 1: the current pulse counter equals to 0 and zero threshold event is
+ *  valid. 0: others
+ */
+#define PCNT_CNT_THR_ZERO_LAT_U1    (BIT(6))
+#define PCNT_CNT_THR_ZERO_LAT_U1_M  (PCNT_CNT_THR_ZERO_LAT_U1_V << PCNT_CNT_THR_ZERO_LAT_U1_S)
+#define PCNT_CNT_THR_ZERO_LAT_U1_V  0x00000001U
+#define PCNT_CNT_THR_ZERO_LAT_U1_S  6
+
+/** PCNT_U2_STATUS_REG register
+ *  PNCT UNIT2 status register
+ */
+#define PCNT_U2_STATUS_REG (DR_REG_PCNT_BASE + 0x58)
+/** PCNT_CNT_THR_ZERO_MODE_U2 : RO; bitpos: [1:0]; default: 0;
+ *  The pulse counter status of PCNT_U2 corresponding to 0. 0: pulse counter decreases
+ *  from positive to 0. 1: pulse counter increases from negative to 0. 2: pulse counter
+ *  is negative. 3: pulse counter is positive.
+ */
+#define PCNT_CNT_THR_ZERO_MODE_U2    0x00000003U
+#define PCNT_CNT_THR_ZERO_MODE_U2_M  (PCNT_CNT_THR_ZERO_MODE_U2_V << PCNT_CNT_THR_ZERO_MODE_U2_S)
+#define PCNT_CNT_THR_ZERO_MODE_U2_V  0x00000003U
+#define PCNT_CNT_THR_ZERO_MODE_U2_S  0
+/** PCNT_CNT_THR_THRES1_LAT_U2 : RO; bitpos: [2]; default: 0;
+ *  The latched value of thres1 event of PCNT_U2 when threshold event interrupt is
+ *  valid. 1: the current pulse counter equals to thres1 and thres1 event is valid. 0:
+ *  others
+ */
+#define PCNT_CNT_THR_THRES1_LAT_U2    (BIT(2))
+#define PCNT_CNT_THR_THRES1_LAT_U2_M  (PCNT_CNT_THR_THRES1_LAT_U2_V << PCNT_CNT_THR_THRES1_LAT_U2_S)
+#define PCNT_CNT_THR_THRES1_LAT_U2_V  0x00000001U
+#define PCNT_CNT_THR_THRES1_LAT_U2_S  2
+/** PCNT_CNT_THR_THRES0_LAT_U2 : RO; bitpos: [3]; default: 0;
+ *  The latched value of thres0 event of PCNT_U2 when threshold event interrupt is
+ *  valid. 1: the current pulse counter equals to thres0 and thres0 event is valid. 0:
+ *  others
+ */
+#define PCNT_CNT_THR_THRES0_LAT_U2    (BIT(3))
+#define PCNT_CNT_THR_THRES0_LAT_U2_M  (PCNT_CNT_THR_THRES0_LAT_U2_V << PCNT_CNT_THR_THRES0_LAT_U2_S)
+#define PCNT_CNT_THR_THRES0_LAT_U2_V  0x00000001U
+#define PCNT_CNT_THR_THRES0_LAT_U2_S  3
+/** PCNT_CNT_THR_L_LIM_LAT_U2 : RO; bitpos: [4]; default: 0;
+ *  The latched value of low limit event of PCNT_U2 when threshold event interrupt is
+ *  valid. 1: the current pulse counter equals to thr_l_lim and low limit event is
+ *  valid. 0: others
+ */
+#define PCNT_CNT_THR_L_LIM_LAT_U2    (BIT(4))
+#define PCNT_CNT_THR_L_LIM_LAT_U2_M  (PCNT_CNT_THR_L_LIM_LAT_U2_V << PCNT_CNT_THR_L_LIM_LAT_U2_S)
+#define PCNT_CNT_THR_L_LIM_LAT_U2_V  0x00000001U
+#define PCNT_CNT_THR_L_LIM_LAT_U2_S  4
+/** PCNT_CNT_THR_H_LIM_LAT_U2 : RO; bitpos: [5]; default: 0;
+ *  The latched value of high limit event of PCNT_U2 when threshold event interrupt is
+ *  valid. 1: the current pulse counter equals to thr_h_lim and high limit event is
+ *  valid. 0: others
+ */
+#define PCNT_CNT_THR_H_LIM_LAT_U2    (BIT(5))
+#define PCNT_CNT_THR_H_LIM_LAT_U2_M  (PCNT_CNT_THR_H_LIM_LAT_U2_V << PCNT_CNT_THR_H_LIM_LAT_U2_S)
+#define PCNT_CNT_THR_H_LIM_LAT_U2_V  0x00000001U
+#define PCNT_CNT_THR_H_LIM_LAT_U2_S  5
+/** PCNT_CNT_THR_ZERO_LAT_U2 : RO; bitpos: [6]; default: 0;
+ *  The latched value of zero threshold event of PCNT_U2 when threshold event interrupt
+ *  is valid. 1: the current pulse counter equals to 0 and zero threshold event is
+ *  valid. 0: others
+ */
+#define PCNT_CNT_THR_ZERO_LAT_U2    (BIT(6))
+#define PCNT_CNT_THR_ZERO_LAT_U2_M  (PCNT_CNT_THR_ZERO_LAT_U2_V << PCNT_CNT_THR_ZERO_LAT_U2_S)
+#define PCNT_CNT_THR_ZERO_LAT_U2_V  0x00000001U
+#define PCNT_CNT_THR_ZERO_LAT_U2_S  6
+
+/** PCNT_U3_STATUS_REG register
+ *  PNCT UNIT3 status register
+ */
+#define PCNT_U3_STATUS_REG (DR_REG_PCNT_BASE + 0x5c)
+/** PCNT_CNT_THR_ZERO_MODE_U3 : RO; bitpos: [1:0]; default: 0;
+ *  The pulse counter status of PCNT_U3 corresponding to 0. 0: pulse counter decreases
+ *  from positive to 0. 1: pulse counter increases from negative to 0. 2: pulse counter
+ *  is negative. 3: pulse counter is positive.
+ */
+#define PCNT_CNT_THR_ZERO_MODE_U3    0x00000003U
+#define PCNT_CNT_THR_ZERO_MODE_U3_M  (PCNT_CNT_THR_ZERO_MODE_U3_V << PCNT_CNT_THR_ZERO_MODE_U3_S)
+#define PCNT_CNT_THR_ZERO_MODE_U3_V  0x00000003U
+#define PCNT_CNT_THR_ZERO_MODE_U3_S  0
+/** PCNT_CNT_THR_THRES1_LAT_U3 : RO; bitpos: [2]; default: 0;
+ *  The latched value of thres1 event of PCNT_U3 when threshold event interrupt is
+ *  valid. 1: the current pulse counter equals to thres1 and thres1 event is valid. 0:
+ *  others
+ */
+#define PCNT_CNT_THR_THRES1_LAT_U3    (BIT(2))
+#define PCNT_CNT_THR_THRES1_LAT_U3_M  (PCNT_CNT_THR_THRES1_LAT_U3_V << PCNT_CNT_THR_THRES1_LAT_U3_S)
+#define PCNT_CNT_THR_THRES1_LAT_U3_V  0x00000001U
+#define PCNT_CNT_THR_THRES1_LAT_U3_S  2
+/** PCNT_CNT_THR_THRES0_LAT_U3 : RO; bitpos: [3]; default: 0;
+ *  The latched value of thres0 event of PCNT_U3 when threshold event interrupt is
+ *  valid. 1: the current pulse counter equals to thres0 and thres0 event is valid. 0:
+ *  others
+ */
+#define PCNT_CNT_THR_THRES0_LAT_U3    (BIT(3))
+#define PCNT_CNT_THR_THRES0_LAT_U3_M  (PCNT_CNT_THR_THRES0_LAT_U3_V << PCNT_CNT_THR_THRES0_LAT_U3_S)
+#define PCNT_CNT_THR_THRES0_LAT_U3_V  0x00000001U
+#define PCNT_CNT_THR_THRES0_LAT_U3_S  3
+/** PCNT_CNT_THR_L_LIM_LAT_U3 : RO; bitpos: [4]; default: 0;
+ *  The latched value of low limit event of PCNT_U3 when threshold event interrupt is
+ *  valid. 1: the current pulse counter equals to thr_l_lim and low limit event is
+ *  valid. 0: others
+ */
+#define PCNT_CNT_THR_L_LIM_LAT_U3    (BIT(4))
+#define PCNT_CNT_THR_L_LIM_LAT_U3_M  (PCNT_CNT_THR_L_LIM_LAT_U3_V << PCNT_CNT_THR_L_LIM_LAT_U3_S)
+#define PCNT_CNT_THR_L_LIM_LAT_U3_V  0x00000001U
+#define PCNT_CNT_THR_L_LIM_LAT_U3_S  4
+/** PCNT_CNT_THR_H_LIM_LAT_U3 : RO; bitpos: [5]; default: 0;
+ *  The latched value of high limit event of PCNT_U3 when threshold event interrupt is
+ *  valid. 1: the current pulse counter equals to thr_h_lim and high limit event is
+ *  valid. 0: others
+ */
+#define PCNT_CNT_THR_H_LIM_LAT_U3    (BIT(5))
+#define PCNT_CNT_THR_H_LIM_LAT_U3_M  (PCNT_CNT_THR_H_LIM_LAT_U3_V << PCNT_CNT_THR_H_LIM_LAT_U3_S)
+#define PCNT_CNT_THR_H_LIM_LAT_U3_V  0x00000001U
+#define PCNT_CNT_THR_H_LIM_LAT_U3_S  5
+/** PCNT_CNT_THR_ZERO_LAT_U3 : RO; bitpos: [6]; default: 0;
+ *  The latched value of zero threshold event of PCNT_U3 when threshold event interrupt
+ *  is valid. 1: the current pulse counter equals to 0 and zero threshold event is
+ *  valid. 0: others
+ */
+#define PCNT_CNT_THR_ZERO_LAT_U3    (BIT(6))
+#define PCNT_CNT_THR_ZERO_LAT_U3_M  (PCNT_CNT_THR_ZERO_LAT_U3_V << PCNT_CNT_THR_ZERO_LAT_U3_S)
+#define PCNT_CNT_THR_ZERO_LAT_U3_V  0x00000001U
+#define PCNT_CNT_THR_ZERO_LAT_U3_S  6
+
+/** PCNT_CTRL_REG register
+ *  Control register for all counters
+ */
+#define PCNT_CTRL_REG (DR_REG_PCNT_BASE + 0x60)
+/** PCNT_PULSE_CNT_RST_U0 : R/W; bitpos: [0]; default: 1;
+ *  Set this bit to clear unit 0's counter.
+ */
+#define PCNT_PULSE_CNT_RST_U0    (BIT(0))
+#define PCNT_PULSE_CNT_RST_U0_M  (PCNT_PULSE_CNT_RST_U0_V << PCNT_PULSE_CNT_RST_U0_S)
+#define PCNT_PULSE_CNT_RST_U0_V  0x00000001U
+#define PCNT_PULSE_CNT_RST_U0_S  0
+/** PCNT_CNT_PAUSE_U0 : R/W; bitpos: [1]; default: 0;
+ *  Set this bit to freeze unit 0's counter.
+ */
+#define PCNT_CNT_PAUSE_U0    (BIT(1))
+#define PCNT_CNT_PAUSE_U0_M  (PCNT_CNT_PAUSE_U0_V << PCNT_CNT_PAUSE_U0_S)
+#define PCNT_CNT_PAUSE_U0_V  0x00000001U
+#define PCNT_CNT_PAUSE_U0_S  1
+/** PCNT_PULSE_CNT_RST_U1 : R/W; bitpos: [2]; default: 1;
+ *  Set this bit to clear unit 1's counter.
+ */
+#define PCNT_PULSE_CNT_RST_U1    (BIT(2))
+#define PCNT_PULSE_CNT_RST_U1_M  (PCNT_PULSE_CNT_RST_U1_V << PCNT_PULSE_CNT_RST_U1_S)
+#define PCNT_PULSE_CNT_RST_U1_V  0x00000001U
+#define PCNT_PULSE_CNT_RST_U1_S  2
+/** PCNT_CNT_PAUSE_U1 : R/W; bitpos: [3]; default: 0;
+ *  Set this bit to freeze unit 1's counter.
+ */
+#define PCNT_CNT_PAUSE_U1    (BIT(3))
+#define PCNT_CNT_PAUSE_U1_M  (PCNT_CNT_PAUSE_U1_V << PCNT_CNT_PAUSE_U1_S)
+#define PCNT_CNT_PAUSE_U1_V  0x00000001U
+#define PCNT_CNT_PAUSE_U1_S  3
+/** PCNT_PULSE_CNT_RST_U2 : R/W; bitpos: [4]; default: 1;
+ *  Set this bit to clear unit 2's counter.
+ */
+#define PCNT_PULSE_CNT_RST_U2    (BIT(4))
+#define PCNT_PULSE_CNT_RST_U2_M  (PCNT_PULSE_CNT_RST_U2_V << PCNT_PULSE_CNT_RST_U2_S)
+#define PCNT_PULSE_CNT_RST_U2_V  0x00000001U
+#define PCNT_PULSE_CNT_RST_U2_S  4
+/** PCNT_CNT_PAUSE_U2 : R/W; bitpos: [5]; default: 0;
+ *  Set this bit to freeze unit 2's counter.
+ */
+#define PCNT_CNT_PAUSE_U2    (BIT(5))
+#define PCNT_CNT_PAUSE_U2_M  (PCNT_CNT_PAUSE_U2_V << PCNT_CNT_PAUSE_U2_S)
+#define PCNT_CNT_PAUSE_U2_V  0x00000001U
+#define PCNT_CNT_PAUSE_U2_S  5
+/** PCNT_PULSE_CNT_RST_U3 : R/W; bitpos: [6]; default: 1;
+ *  Set this bit to clear unit 3's counter.
+ */
+#define PCNT_PULSE_CNT_RST_U3    (BIT(6))
+#define PCNT_PULSE_CNT_RST_U3_M  (PCNT_PULSE_CNT_RST_U3_V << PCNT_PULSE_CNT_RST_U3_S)
+#define PCNT_PULSE_CNT_RST_U3_V  0x00000001U
+#define PCNT_PULSE_CNT_RST_U3_S  6
+/** PCNT_CNT_PAUSE_U3 : R/W; bitpos: [7]; default: 0;
+ *  Set this bit to freeze unit 3's counter.
+ */
+#define PCNT_CNT_PAUSE_U3    (BIT(7))
+#define PCNT_CNT_PAUSE_U3_M  (PCNT_CNT_PAUSE_U3_V << PCNT_CNT_PAUSE_U3_S)
+#define PCNT_CNT_PAUSE_U3_V  0x00000001U
+#define PCNT_CNT_PAUSE_U3_S  7
+/** PCNT_CLK_EN : R/W; bitpos: [16]; default: 0;
+ *  The registers clock gate enable signal of PCNT module. 1: the registers can be read
+ *  and written by application. 0: the registers can not be read or written by
+ *  application
+ */
+#define PCNT_CLK_EN    (BIT(16))
+#define PCNT_CLK_EN_M  (PCNT_CLK_EN_V << PCNT_CLK_EN_S)
+#define PCNT_CLK_EN_V  0x00000001U
+#define PCNT_CLK_EN_S  16
+
+/** PCNT_DATE_REG register
+ *  PCNT version control register
+ */
+#define PCNT_DATE_REG (DR_REG_PCNT_BASE + 0xfc)
+/** PCNT_DATE : R/W; bitpos: [31:0]; default: 419898881;
+ *  This is the PCNT version control register.
+ */
+#define PCNT_DATE    0xFFFFFFFFU
+#define PCNT_DATE_M  (PCNT_DATE_V << PCNT_DATE_S)
+#define PCNT_DATE_V  0xFFFFFFFFU
+#define PCNT_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/pcnt_struct.h b/components/soc/esp32c6/include/soc/pcnt_struct.h
new file mode 100644
index 0000000000..13ddb0b672
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/pcnt_struct.h
@@ -0,0 +1,404 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: Configuration Register */
+/** Type of un_conf0 register
+ *  Configuration register 0 for unit n
+ */
+typedef union {
+    struct {
+        /** filter_thres : R/W; bitpos: [9:0]; default: 16;
+         *  This sets the maximum threshold, in APB_CLK cycles, for the filter.
+         *
+         *  Any pulses with width less than this will be ignored when the filter is enabled.
+         */
+        uint32_t filter_thres:10;
+        /** filter_en : R/W; bitpos: [10]; default: 1;
+         *  This is the enable bit for unit n's input filter.
+         */
+        uint32_t filter_en:1;
+        /** thr_zero_en : R/W; bitpos: [11]; default: 1;
+         *  This is the enable bit for unit n's zero comparator.
+         */
+        uint32_t thr_zero_en:1;
+        /** thr_h_lim_en : R/W; bitpos: [12]; default: 1;
+         *  This is the enable bit for unit n's thr_h_lim comparator.
+         */
+        uint32_t thr_h_lim_en:1;
+        /** thr_l_lim_en : R/W; bitpos: [13]; default: 1;
+         *  This is the enable bit for unit n's thr_l_lim comparator.
+         */
+        uint32_t thr_l_lim_en:1;
+        /** thr_thres0_en : R/W; bitpos: [14]; default: 0;
+         *  This is the enable bit for unit n's thres0 comparator.
+         */
+        uint32_t thr_thres0_en:1;
+        /** thr_thres1_en : R/W; bitpos: [15]; default: 0;
+         *  This is the enable bit for unit n's thres1 comparator.
+         */
+        uint32_t thr_thres1_en:1;
+        /** ch0_neg_mode : R/W; bitpos: [17:16]; default: 0;
+         *  This register sets the behavior when the signal input of channel 0 detects a
+         *  negative edge.
+         *
+         *  1: Increase the counter.2: Decrease the counter.0, 3: No effect on counter
+         */
+        uint32_t ch0_neg_mode:2;
+        /** ch0_pos_mode : R/W; bitpos: [19:18]; default: 0;
+         *  This register sets the behavior when the signal input of channel 0 detects a
+         *  positive edge.
+         *
+         *  1: Increase the counter.2: Decrease the counter.0, 3: No effect on counter
+         */
+        uint32_t ch0_pos_mode:2;
+        /** ch0_hctrl_mode : R/W; bitpos: [21:20]; default: 0;
+         *  This register configures how the CHn_POS_MODE/CHn_NEG_MODE settings will be
+         *  modified when the control signal is high.
+         *
+         *  0: No modification.1: Invert behavior (increase -> decrease, decrease ->
+         *  increase).2, 3: Inhibit counter modification
+         */
+        uint32_t ch0_hctrl_mode:2;
+        /** ch0_lctrl_mode : R/W; bitpos: [23:22]; default: 0;
+         *  This register configures how the CHn_POS_MODE/CHn_NEG_MODE settings will be
+         *  modified when the control signal is low.
+         *
+         *  0: No modification.1: Invert behavior (increase -> decrease, decrease ->
+         *  increase).2, 3: Inhibit counter modification
+         */
+        uint32_t ch0_lctrl_mode:2;
+        /** ch1_neg_mode : R/W; bitpos: [25:24]; default: 0;
+         *  This register sets the behavior when the signal input of channel 1 detects a
+         *  negative edge.
+         *
+         *  1: Increment the counter.2: Decrement the counter.0, 3: No effect on counter
+         */
+        uint32_t ch1_neg_mode:2;
+        /** ch1_pos_mode : R/W; bitpos: [27:26]; default: 0;
+         *  This register sets the behavior when the signal input of channel 1 detects a
+         *  positive edge.
+         *
+         *  1: Increment the counter.2: Decrement the counter.0, 3: No effect on counter
+         */
+        uint32_t ch1_pos_mode:2;
+        /** ch1_hctrl_mode : R/W; bitpos: [29:28]; default: 0;
+         *  This register configures how the CHn_POS_MODE/CHn_NEG_MODE settings will be
+         *  modified when the control signal is high.
+         *
+         *  0: No modification.1: Invert behavior (increase -> decrease, decrease ->
+         *  increase).2, 3: Inhibit counter modification
+         */
+        uint32_t ch1_hctrl_mode:2;
+        /** ch1_lctrl_mode : R/W; bitpos: [31:30]; default: 0;
+         *  This register configures how the CHn_POS_MODE/CHn_NEG_MODE settings will be
+         *  modified when the control signal is low.
+         *
+         *  0: No modification.1: Invert behavior (increase -> decrease, decrease ->
+         *  increase).2, 3: Inhibit counter modification
+         */
+        uint32_t ch1_lctrl_mode:2;
+    };
+    uint32_t val;
+} pcnt_un_conf0_reg_t;
+
+/** Type of un_conf1 register
+ *  Configuration register 1 for unit n
+ */
+typedef union {
+    struct {
+        /** cnt_thres0 : R/W; bitpos: [15:0]; default: 0;
+         *  This register is used to configure the thres0 value for unit n.
+         */
+        uint32_t cnt_thres0:16;
+        /** cnt_thres1 : R/W; bitpos: [31:16]; default: 0;
+         *  This register is used to configure the thres1 value for unit n.
+         */
+        uint32_t cnt_thres1:16;
+    };
+    uint32_t val;
+} pcnt_un_conf1_reg_t;
+
+/** Type of un_conf2 register
+ *  Configuration register 2 for unit n
+ */
+typedef union {
+    struct {
+        /** cnt_h_lim : R/W; bitpos: [15:0]; default: 0;
+         *  This register is used to configure the thr_h_lim value for unit n.
+         */
+        uint32_t cnt_h_lim:16;
+        /** cnt_l_lim : R/W; bitpos: [31:16]; default: 0;
+         *  This register is used to configure the thr_l_lim value for unit n.
+         */
+        uint32_t cnt_l_lim:16;
+    };
+    uint32_t val;
+} pcnt_un_conf2_reg_t;
+
+/** Type of ctrl register
+ *  Control register for all counters
+ */
+typedef union {
+    struct {
+        /** pulse_cnt_rst_u0 : R/W; bitpos: [0]; default: 1;
+         *  Set this bit to clear unit 0's counter.
+         */
+        uint32_t pulse_cnt_rst_u0:1;
+        /** cnt_pause_u0 : R/W; bitpos: [1]; default: 0;
+         *  Set this bit to freeze unit 0's counter.
+         */
+        uint32_t cnt_pause_u0:1;
+        /** pulse_cnt_rst_u1 : R/W; bitpos: [2]; default: 1;
+         *  Set this bit to clear unit 1's counter.
+         */
+        uint32_t pulse_cnt_rst_u1:1;
+        /** cnt_pause_u1 : R/W; bitpos: [3]; default: 0;
+         *  Set this bit to freeze unit 1's counter.
+         */
+        uint32_t cnt_pause_u1:1;
+        /** pulse_cnt_rst_u2 : R/W; bitpos: [4]; default: 1;
+         *  Set this bit to clear unit 2's counter.
+         */
+        uint32_t pulse_cnt_rst_u2:1;
+        /** cnt_pause_u2 : R/W; bitpos: [5]; default: 0;
+         *  Set this bit to freeze unit 2's counter.
+         */
+        uint32_t cnt_pause_u2:1;
+        /** pulse_cnt_rst_u3 : R/W; bitpos: [6]; default: 1;
+         *  Set this bit to clear unit 3's counter.
+         */
+        uint32_t pulse_cnt_rst_u3:1;
+        /** cnt_pause_u3 : R/W; bitpos: [7]; default: 0;
+         *  Set this bit to freeze unit 3's counter.
+         */
+        uint32_t cnt_pause_u3:1;
+        uint32_t reserved_8:8;
+        /** clk_en : R/W; bitpos: [16]; default: 0;
+         *  The registers clock gate enable signal of PCNT module. 1: the registers can be read
+         *  and written by application. 0: the registers can not be read or written by
+         *  application
+         */
+        uint32_t clk_en:1;
+        uint32_t reserved_17:15;
+    };
+    uint32_t val;
+} pcnt_ctrl_reg_t;
+
+
+/** Group: Status Register */
+/** Type of un_cnt register
+ *  Counter value for unit n
+ */
+typedef union {
+    struct {
+        /** pulse_cnt : RO; bitpos: [15:0]; default: 0;
+         *  This register stores the current pulse count value for unit n.
+         */
+        uint32_t pulse_cnt:16;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} pcnt_un_cnt_reg_t;
+
+/** Type of un_status register
+ *  PNCT UNITn status register
+ */
+typedef union {
+    struct {
+        /** cnt_thr_zero_mode : RO; bitpos: [1:0]; default: 0;
+         *  The pulse counter status of PCNT_Un corresponding to 0. 0: pulse counter decreases
+         *  from positive to 0. 1: pulse counter increases from negative to 0. 2: pulse counter
+         *  is negative. 3: pulse counter is positive.
+         */
+        uint32_t cnt_thr_zero_mode:2;
+        /** cnt_thr_thres1_lat : RO; bitpos: [2]; default: 0;
+         *  The latched value of thres1 event of PCNT_Un when threshold event interrupt is
+         *  valid. 1: the current pulse counter equals to thres1 and thres1 event is valid. 0:
+         *  others
+         */
+        uint32_t cnt_thr_thres1_lat:1;
+        /** cnt_thr_thres0_lat : RO; bitpos: [3]; default: 0;
+         *  The latched value of thres0 event of PCNT_Un when threshold event interrupt is
+         *  valid. 1: the current pulse counter equals to thres0 and thres0 event is valid. 0:
+         *  others
+         */
+        uint32_t cnt_thr_thres0_lat:1;
+        /** cnt_thr_l_lim_lat : RO; bitpos: [4]; default: 0;
+         *  The latched value of low limit event of PCNT_Un when threshold event interrupt is
+         *  valid. 1: the current pulse counter equals to thr_l_lim and low limit event is
+         *  valid. 0: others
+         */
+        uint32_t cnt_thr_l_lim_lat:1;
+        /** cnt_thr_h_lim_lat : RO; bitpos: [5]; default: 0;
+         *  The latched value of high limit event of PCNT_Un when threshold event interrupt is
+         *  valid. 1: the current pulse counter equals to thr_h_lim and high limit event is
+         *  valid. 0: others
+         */
+        uint32_t cnt_thr_h_lim_lat:1;
+        /** cnt_thr_zero_lat : RO; bitpos: [6]; default: 0;
+         *  The latched value of zero threshold event of PCNT_Un when threshold event interrupt
+         *  is valid. 1: the current pulse counter equals to 0 and zero threshold event is
+         *  valid. 0: others
+         */
+        uint32_t cnt_thr_zero_lat:1;
+        uint32_t reserved_7:25;
+    };
+    uint32_t val;
+} pcnt_un_status_reg_t;
+
+
+/** Group: Interrupt Register */
+/** Type of int_raw register
+ *  Interrupt raw status register
+ */
+typedef union {
+    struct {
+        /** cnt_thr_event_u0_int_raw : RO; bitpos: [0]; default: 0;
+         *  The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt.
+         */
+        uint32_t cnt_thr_event_u0_int_raw:1;
+        /** cnt_thr_event_u1_int_raw : RO; bitpos: [1]; default: 0;
+         *  The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt.
+         */
+        uint32_t cnt_thr_event_u1_int_raw:1;
+        /** cnt_thr_event_u2_int_raw : RO; bitpos: [2]; default: 0;
+         *  The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt.
+         */
+        uint32_t cnt_thr_event_u2_int_raw:1;
+        /** cnt_thr_event_u3_int_raw : RO; bitpos: [3]; default: 0;
+         *  The raw interrupt status bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt.
+         */
+        uint32_t cnt_thr_event_u3_int_raw:1;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} pcnt_int_raw_reg_t;
+
+/** Type of int_st register
+ *  Interrupt status register
+ */
+typedef union {
+    struct {
+        /** cnt_thr_event_u0_int_st : RO; bitpos: [0]; default: 0;
+         *  The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt.
+         */
+        uint32_t cnt_thr_event_u0_int_st:1;
+        /** cnt_thr_event_u1_int_st : RO; bitpos: [1]; default: 0;
+         *  The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt.
+         */
+        uint32_t cnt_thr_event_u1_int_st:1;
+        /** cnt_thr_event_u2_int_st : RO; bitpos: [2]; default: 0;
+         *  The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt.
+         */
+        uint32_t cnt_thr_event_u2_int_st:1;
+        /** cnt_thr_event_u3_int_st : RO; bitpos: [3]; default: 0;
+         *  The masked interrupt status bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt.
+         */
+        uint32_t cnt_thr_event_u3_int_st:1;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} pcnt_int_st_reg_t;
+
+/** Type of int_ena register
+ *  Interrupt enable register
+ */
+typedef union {
+    struct {
+        /** cnt_thr_event_u0_int_ena : R/W; bitpos: [0]; default: 0;
+         *  The interrupt enable bit for the PCNT_CNT_THR_EVENT_U0_INT interrupt.
+         */
+        uint32_t cnt_thr_event_u0_int_ena:1;
+        /** cnt_thr_event_u1_int_ena : R/W; bitpos: [1]; default: 0;
+         *  The interrupt enable bit for the PCNT_CNT_THR_EVENT_U1_INT interrupt.
+         */
+        uint32_t cnt_thr_event_u1_int_ena:1;
+        /** cnt_thr_event_u2_int_ena : R/W; bitpos: [2]; default: 0;
+         *  The interrupt enable bit for the PCNT_CNT_THR_EVENT_U2_INT interrupt.
+         */
+        uint32_t cnt_thr_event_u2_int_ena:1;
+        /** cnt_thr_event_u3_int_ena : R/W; bitpos: [3]; default: 0;
+         *  The interrupt enable bit for the PCNT_CNT_THR_EVENT_U3_INT interrupt.
+         */
+        uint32_t cnt_thr_event_u3_int_ena:1;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} pcnt_int_ena_reg_t;
+
+/** Type of int_clr register
+ *  Interrupt clear register
+ */
+typedef union {
+    struct {
+        /** cnt_thr_event_u0_int_clr : WO; bitpos: [0]; default: 0;
+         *  Set this bit to clear the PCNT_CNT_THR_EVENT_U0_INT interrupt.
+         */
+        uint32_t cnt_thr_event_u0_int_clr:1;
+        /** cnt_thr_event_u1_int_clr : WO; bitpos: [1]; default: 0;
+         *  Set this bit to clear the PCNT_CNT_THR_EVENT_U1_INT interrupt.
+         */
+        uint32_t cnt_thr_event_u1_int_clr:1;
+        /** cnt_thr_event_u2_int_clr : WO; bitpos: [2]; default: 0;
+         *  Set this bit to clear the PCNT_CNT_THR_EVENT_U2_INT interrupt.
+         */
+        uint32_t cnt_thr_event_u2_int_clr:1;
+        /** cnt_thr_event_u3_int_clr : WO; bitpos: [3]; default: 0;
+         *  Set this bit to clear the PCNT_CNT_THR_EVENT_U3_INT interrupt.
+         */
+        uint32_t cnt_thr_event_u3_int_clr:1;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} pcnt_int_clr_reg_t;
+
+
+/** Group: Version Register */
+/** Type of date register
+ *  PCNT version control register
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [31:0]; default: 419898881;
+         *  This is the PCNT version control register.
+         */
+        uint32_t date:32;
+    };
+    uint32_t val;
+} pcnt_date_reg_t;
+
+typedef struct pcnt_dev_t {
+    volatile struct {
+        pcnt_un_conf0_reg_t conf0;
+        pcnt_un_conf1_reg_t conf1;
+        pcnt_un_conf2_reg_t conf2;
+    } conf_unit[4];
+    volatile pcnt_un_cnt_reg_t cnt_unit[4];
+    volatile pcnt_int_raw_reg_t int_raw;
+    volatile pcnt_int_st_reg_t int_st;
+    volatile pcnt_int_ena_reg_t int_ena;
+    volatile pcnt_int_clr_reg_t int_clr;
+    volatile pcnt_un_status_reg_t status_unit[4];
+    volatile pcnt_ctrl_reg_t ctrl;
+    uint32_t reserved_064[38];
+    volatile pcnt_date_reg_t date;
+} pcnt_dev_t;
+
+extern pcnt_dev_t PCNT;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(pcnt_dev_t) == 0x100, "Invalid size of pcnt_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/pcr_reg.h b/components/soc/esp32c6/include/soc/pcr_reg.h
new file mode 100644
index 0000000000..35a77baaab
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/pcr_reg.h
@@ -0,0 +1,2065 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** PCR_UART0_CONF_REG register
+ *  UART0 configuration register
+ */
+#define PCR_UART0_CONF_REG (DR_REG_PCR_BASE + 0x0)
+/** PCR_UART0_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable uart0 apb clock
+ */
+#define PCR_UART0_CLK_EN    (BIT(0))
+#define PCR_UART0_CLK_EN_M  (PCR_UART0_CLK_EN_V << PCR_UART0_CLK_EN_S)
+#define PCR_UART0_CLK_EN_V  0x00000001U
+#define PCR_UART0_CLK_EN_S  0
+/** PCR_UART0_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset uart0 module
+ */
+#define PCR_UART0_RST_EN    (BIT(1))
+#define PCR_UART0_RST_EN_M  (PCR_UART0_RST_EN_V << PCR_UART0_RST_EN_S)
+#define PCR_UART0_RST_EN_V  0x00000001U
+#define PCR_UART0_RST_EN_S  1
+
+/** PCR_UART0_SCLK_CONF_REG register
+ *  UART0_SCLK configuration register
+ */
+#define PCR_UART0_SCLK_CONF_REG (DR_REG_PCR_BASE + 0x4)
+/** PCR_UART0_SCLK_DIV_A : R/W; bitpos: [5:0]; default: 0;
+ *  The  denominator of the frequency divider factor of the uart0 function clock.
+ */
+#define PCR_UART0_SCLK_DIV_A    0x0000003FU
+#define PCR_UART0_SCLK_DIV_A_M  (PCR_UART0_SCLK_DIV_A_V << PCR_UART0_SCLK_DIV_A_S)
+#define PCR_UART0_SCLK_DIV_A_V  0x0000003FU
+#define PCR_UART0_SCLK_DIV_A_S  0
+/** PCR_UART0_SCLK_DIV_B : R/W; bitpos: [11:6]; default: 0;
+ *  The numerator of the frequency divider factor of the uart0 function clock.
+ */
+#define PCR_UART0_SCLK_DIV_B    0x0000003FU
+#define PCR_UART0_SCLK_DIV_B_M  (PCR_UART0_SCLK_DIV_B_V << PCR_UART0_SCLK_DIV_B_S)
+#define PCR_UART0_SCLK_DIV_B_V  0x0000003FU
+#define PCR_UART0_SCLK_DIV_B_S  6
+/** PCR_UART0_SCLK_DIV_NUM : R/W; bitpos: [19:12]; default: 0;
+ *  The integral part of the frequency divider factor of the uart0 function clock.
+ */
+#define PCR_UART0_SCLK_DIV_NUM    0x000000FFU
+#define PCR_UART0_SCLK_DIV_NUM_M  (PCR_UART0_SCLK_DIV_NUM_V << PCR_UART0_SCLK_DIV_NUM_S)
+#define PCR_UART0_SCLK_DIV_NUM_V  0x000000FFU
+#define PCR_UART0_SCLK_DIV_NUM_S  12
+/** PCR_UART0_SCLK_SEL : R/W; bitpos: [21:20]; default: 3;
+ *  set this field to select clock-source. 0: do not select anyone clock, 1: 80MHz, 2:
+ *  FOSC, 3(default): XTAL.
+ */
+#define PCR_UART0_SCLK_SEL    0x00000003U
+#define PCR_UART0_SCLK_SEL_M  (PCR_UART0_SCLK_SEL_V << PCR_UART0_SCLK_SEL_S)
+#define PCR_UART0_SCLK_SEL_V  0x00000003U
+#define PCR_UART0_SCLK_SEL_S  20
+/** PCR_UART0_SCLK_EN : R/W; bitpos: [22]; default: 1;
+ *  Set 1 to enable uart0 function clock
+ */
+#define PCR_UART0_SCLK_EN    (BIT(22))
+#define PCR_UART0_SCLK_EN_M  (PCR_UART0_SCLK_EN_V << PCR_UART0_SCLK_EN_S)
+#define PCR_UART0_SCLK_EN_V  0x00000001U
+#define PCR_UART0_SCLK_EN_S  22
+
+/** PCR_UART0_PD_CTRL_REG register
+ *  UART0 power control register
+ */
+#define PCR_UART0_PD_CTRL_REG (DR_REG_PCR_BASE + 0x8)
+/** PCR_UART0_MEM_FORCE_PU : R/W; bitpos: [1]; default: 1;
+ *  Set this bit to force power down UART0 memory.
+ */
+#define PCR_UART0_MEM_FORCE_PU    (BIT(1))
+#define PCR_UART0_MEM_FORCE_PU_M  (PCR_UART0_MEM_FORCE_PU_V << PCR_UART0_MEM_FORCE_PU_S)
+#define PCR_UART0_MEM_FORCE_PU_V  0x00000001U
+#define PCR_UART0_MEM_FORCE_PU_S  1
+/** PCR_UART0_MEM_FORCE_PD : R/W; bitpos: [2]; default: 0;
+ *  Set this bit to force power up UART0 memory.
+ */
+#define PCR_UART0_MEM_FORCE_PD    (BIT(2))
+#define PCR_UART0_MEM_FORCE_PD_M  (PCR_UART0_MEM_FORCE_PD_V << PCR_UART0_MEM_FORCE_PD_S)
+#define PCR_UART0_MEM_FORCE_PD_V  0x00000001U
+#define PCR_UART0_MEM_FORCE_PD_S  2
+
+/** PCR_UART1_CONF_REG register
+ *  UART1 configuration register
+ */
+#define PCR_UART1_CONF_REG (DR_REG_PCR_BASE + 0xc)
+/** PCR_UART1_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable uart1 apb clock
+ */
+#define PCR_UART1_CLK_EN    (BIT(0))
+#define PCR_UART1_CLK_EN_M  (PCR_UART1_CLK_EN_V << PCR_UART1_CLK_EN_S)
+#define PCR_UART1_CLK_EN_V  0x00000001U
+#define PCR_UART1_CLK_EN_S  0
+/** PCR_UART1_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset uart1 module
+ */
+#define PCR_UART1_RST_EN    (BIT(1))
+#define PCR_UART1_RST_EN_M  (PCR_UART1_RST_EN_V << PCR_UART1_RST_EN_S)
+#define PCR_UART1_RST_EN_V  0x00000001U
+#define PCR_UART1_RST_EN_S  1
+
+/** PCR_UART1_SCLK_CONF_REG register
+ *  UART1_SCLK configuration register
+ */
+#define PCR_UART1_SCLK_CONF_REG (DR_REG_PCR_BASE + 0x10)
+/** PCR_UART1_SCLK_DIV_A : R/W; bitpos: [5:0]; default: 0;
+ *  The  denominator of the frequency divider factor of the uart1 function clock.
+ */
+#define PCR_UART1_SCLK_DIV_A    0x0000003FU
+#define PCR_UART1_SCLK_DIV_A_M  (PCR_UART1_SCLK_DIV_A_V << PCR_UART1_SCLK_DIV_A_S)
+#define PCR_UART1_SCLK_DIV_A_V  0x0000003FU
+#define PCR_UART1_SCLK_DIV_A_S  0
+/** PCR_UART1_SCLK_DIV_B : R/W; bitpos: [11:6]; default: 0;
+ *  The numerator of the frequency divider factor of the uart1 function clock.
+ */
+#define PCR_UART1_SCLK_DIV_B    0x0000003FU
+#define PCR_UART1_SCLK_DIV_B_M  (PCR_UART1_SCLK_DIV_B_V << PCR_UART1_SCLK_DIV_B_S)
+#define PCR_UART1_SCLK_DIV_B_V  0x0000003FU
+#define PCR_UART1_SCLK_DIV_B_S  6
+/** PCR_UART1_SCLK_DIV_NUM : R/W; bitpos: [19:12]; default: 0;
+ *  The integral part of the frequency divider factor of the uart1 function clock.
+ */
+#define PCR_UART1_SCLK_DIV_NUM    0x000000FFU
+#define PCR_UART1_SCLK_DIV_NUM_M  (PCR_UART1_SCLK_DIV_NUM_V << PCR_UART1_SCLK_DIV_NUM_S)
+#define PCR_UART1_SCLK_DIV_NUM_V  0x000000FFU
+#define PCR_UART1_SCLK_DIV_NUM_S  12
+/** PCR_UART1_SCLK_SEL : R/W; bitpos: [21:20]; default: 3;
+ *  set this field to select clock-source. 0: do not select anyone clock, 1: 80MHz, 2:
+ *  FOSC, 3(default): XTAL.
+ */
+#define PCR_UART1_SCLK_SEL    0x00000003U
+#define PCR_UART1_SCLK_SEL_M  (PCR_UART1_SCLK_SEL_V << PCR_UART1_SCLK_SEL_S)
+#define PCR_UART1_SCLK_SEL_V  0x00000003U
+#define PCR_UART1_SCLK_SEL_S  20
+/** PCR_UART1_SCLK_EN : R/W; bitpos: [22]; default: 1;
+ *  Set 1 to enable uart0 function clock
+ */
+#define PCR_UART1_SCLK_EN    (BIT(22))
+#define PCR_UART1_SCLK_EN_M  (PCR_UART1_SCLK_EN_V << PCR_UART1_SCLK_EN_S)
+#define PCR_UART1_SCLK_EN_V  0x00000001U
+#define PCR_UART1_SCLK_EN_S  22
+
+/** PCR_UART1_PD_CTRL_REG register
+ *  UART1 power control register
+ */
+#define PCR_UART1_PD_CTRL_REG (DR_REG_PCR_BASE + 0x14)
+/** PCR_UART1_MEM_FORCE_PU : R/W; bitpos: [1]; default: 1;
+ *  Set this bit to force power down UART1 memory.
+ */
+#define PCR_UART1_MEM_FORCE_PU    (BIT(1))
+#define PCR_UART1_MEM_FORCE_PU_M  (PCR_UART1_MEM_FORCE_PU_V << PCR_UART1_MEM_FORCE_PU_S)
+#define PCR_UART1_MEM_FORCE_PU_V  0x00000001U
+#define PCR_UART1_MEM_FORCE_PU_S  1
+/** PCR_UART1_MEM_FORCE_PD : R/W; bitpos: [2]; default: 0;
+ *  Set this bit to force power up UART1 memory.
+ */
+#define PCR_UART1_MEM_FORCE_PD    (BIT(2))
+#define PCR_UART1_MEM_FORCE_PD_M  (PCR_UART1_MEM_FORCE_PD_V << PCR_UART1_MEM_FORCE_PD_S)
+#define PCR_UART1_MEM_FORCE_PD_V  0x00000001U
+#define PCR_UART1_MEM_FORCE_PD_S  2
+
+/** PCR_MSPI_CONF_REG register
+ *  MSPI configuration register
+ */
+#define PCR_MSPI_CONF_REG (DR_REG_PCR_BASE + 0x18)
+/** PCR_MSPI_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable mspi clock, include mspi pll clock
+ */
+#define PCR_MSPI_CLK_EN    (BIT(0))
+#define PCR_MSPI_CLK_EN_M  (PCR_MSPI_CLK_EN_V << PCR_MSPI_CLK_EN_S)
+#define PCR_MSPI_CLK_EN_V  0x00000001U
+#define PCR_MSPI_CLK_EN_S  0
+/** PCR_MSPI_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset mspi module
+ */
+#define PCR_MSPI_RST_EN    (BIT(1))
+#define PCR_MSPI_RST_EN_M  (PCR_MSPI_RST_EN_V << PCR_MSPI_RST_EN_S)
+#define PCR_MSPI_RST_EN_V  0x00000001U
+#define PCR_MSPI_RST_EN_S  1
+/** PCR_MSPI_PLL_CLK_EN : R/W; bitpos: [2]; default: 1;
+ *  Set 1 to enable mspi pll clock
+ */
+#define PCR_MSPI_PLL_CLK_EN    (BIT(2))
+#define PCR_MSPI_PLL_CLK_EN_M  (PCR_MSPI_PLL_CLK_EN_V << PCR_MSPI_PLL_CLK_EN_S)
+#define PCR_MSPI_PLL_CLK_EN_V  0x00000001U
+#define PCR_MSPI_PLL_CLK_EN_S  2
+
+/** PCR_MSPI_CLK_CONF_REG register
+ *  MSPI_CLK configuration register
+ */
+#define PCR_MSPI_CLK_CONF_REG (DR_REG_PCR_BASE + 0x1c)
+/** PCR_MSPI_FAST_LS_DIV_NUM : R/W; bitpos: [7:0]; default: 0;
+ *  Set as one within (0,1,2) to generate div1(default)/div2/div4 of low-speed
+ *  clock-source to drive clk_mspi_fast. Only avaiable whe the clck-source is a
+ *  low-speed clock-source such as XTAL/FOSC.
+ */
+#define PCR_MSPI_FAST_LS_DIV_NUM    0x000000FFU
+#define PCR_MSPI_FAST_LS_DIV_NUM_M  (PCR_MSPI_FAST_LS_DIV_NUM_V << PCR_MSPI_FAST_LS_DIV_NUM_S)
+#define PCR_MSPI_FAST_LS_DIV_NUM_V  0x000000FFU
+#define PCR_MSPI_FAST_LS_DIV_NUM_S  0
+/** PCR_MSPI_FAST_HS_DIV_NUM : R/W; bitpos: [15:8]; default: 3;
+ *  Set as one within (3,4,5) to generate div4(default)/div5/div6 of high-speed
+ *  clock-source to drive clk_mspi_fast. Only avaiable whe the clck-source is a
+ *  high-speed clock-source such as SPLL.
+ */
+#define PCR_MSPI_FAST_HS_DIV_NUM    0x000000FFU
+#define PCR_MSPI_FAST_HS_DIV_NUM_M  (PCR_MSPI_FAST_HS_DIV_NUM_V << PCR_MSPI_FAST_HS_DIV_NUM_S)
+#define PCR_MSPI_FAST_HS_DIV_NUM_V  0x000000FFU
+#define PCR_MSPI_FAST_HS_DIV_NUM_S  8
+
+/** PCR_I2C_CONF_REG register
+ *  I2C configuration register
+ */
+#define PCR_I2C_CONF_REG (DR_REG_PCR_BASE + 0x20)
+/** PCR_I2C_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable i2c apb clock
+ */
+#define PCR_I2C_CLK_EN    (BIT(0))
+#define PCR_I2C_CLK_EN_M  (PCR_I2C_CLK_EN_V << PCR_I2C_CLK_EN_S)
+#define PCR_I2C_CLK_EN_V  0x00000001U
+#define PCR_I2C_CLK_EN_S  0
+/** PCR_I2C_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset i2c module
+ */
+#define PCR_I2C_RST_EN    (BIT(1))
+#define PCR_I2C_RST_EN_M  (PCR_I2C_RST_EN_V << PCR_I2C_RST_EN_S)
+#define PCR_I2C_RST_EN_V  0x00000001U
+#define PCR_I2C_RST_EN_S  1
+
+/** PCR_I2C_SCLK_CONF_REG register
+ *  I2C_SCLK configuration register
+ */
+#define PCR_I2C_SCLK_CONF_REG (DR_REG_PCR_BASE + 0x24)
+/** PCR_I2C_SCLK_DIV_A : R/W; bitpos: [5:0]; default: 0;
+ *  The  denominator of the frequency divider factor of the i2c function clock.
+ */
+#define PCR_I2C_SCLK_DIV_A    0x0000003FU
+#define PCR_I2C_SCLK_DIV_A_M  (PCR_I2C_SCLK_DIV_A_V << PCR_I2C_SCLK_DIV_A_S)
+#define PCR_I2C_SCLK_DIV_A_V  0x0000003FU
+#define PCR_I2C_SCLK_DIV_A_S  0
+/** PCR_I2C_SCLK_DIV_B : R/W; bitpos: [11:6]; default: 0;
+ *  The numerator of the frequency divider factor of the i2c function clock.
+ */
+#define PCR_I2C_SCLK_DIV_B    0x0000003FU
+#define PCR_I2C_SCLK_DIV_B_M  (PCR_I2C_SCLK_DIV_B_V << PCR_I2C_SCLK_DIV_B_S)
+#define PCR_I2C_SCLK_DIV_B_V  0x0000003FU
+#define PCR_I2C_SCLK_DIV_B_S  6
+/** PCR_I2C_SCLK_DIV_NUM : R/W; bitpos: [19:12]; default: 0;
+ *  The integral part of the frequency divider factor of the i2c function clock.
+ */
+#define PCR_I2C_SCLK_DIV_NUM    0x000000FFU
+#define PCR_I2C_SCLK_DIV_NUM_M  (PCR_I2C_SCLK_DIV_NUM_V << PCR_I2C_SCLK_DIV_NUM_S)
+#define PCR_I2C_SCLK_DIV_NUM_V  0x000000FFU
+#define PCR_I2C_SCLK_DIV_NUM_S  12
+/** PCR_I2C_SCLK_SEL : R/W; bitpos: [20]; default: 0;
+ *  set this field to select clock-source. 0(default): XTAL, 1: FOSC.
+ */
+#define PCR_I2C_SCLK_SEL    (BIT(20))
+#define PCR_I2C_SCLK_SEL_M  (PCR_I2C_SCLK_SEL_V << PCR_I2C_SCLK_SEL_S)
+#define PCR_I2C_SCLK_SEL_V  0x00000001U
+#define PCR_I2C_SCLK_SEL_S  20
+/** PCR_I2C_SCLK_EN : R/W; bitpos: [22]; default: 1;
+ *  Set 1 to enable i2c function clock
+ */
+#define PCR_I2C_SCLK_EN    (BIT(22))
+#define PCR_I2C_SCLK_EN_M  (PCR_I2C_SCLK_EN_V << PCR_I2C_SCLK_EN_S)
+#define PCR_I2C_SCLK_EN_V  0x00000001U
+#define PCR_I2C_SCLK_EN_S  22
+
+/** PCR_UHCI_CONF_REG register
+ *  UHCI configuration register
+ */
+#define PCR_UHCI_CONF_REG (DR_REG_PCR_BASE + 0x28)
+/** PCR_UHCI_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable uhci clock
+ */
+#define PCR_UHCI_CLK_EN    (BIT(0))
+#define PCR_UHCI_CLK_EN_M  (PCR_UHCI_CLK_EN_V << PCR_UHCI_CLK_EN_S)
+#define PCR_UHCI_CLK_EN_V  0x00000001U
+#define PCR_UHCI_CLK_EN_S  0
+/** PCR_UHCI_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset uhci module
+ */
+#define PCR_UHCI_RST_EN    (BIT(1))
+#define PCR_UHCI_RST_EN_M  (PCR_UHCI_RST_EN_V << PCR_UHCI_RST_EN_S)
+#define PCR_UHCI_RST_EN_V  0x00000001U
+#define PCR_UHCI_RST_EN_S  1
+
+/** PCR_RMT_CONF_REG register
+ *  RMT configuration register
+ */
+#define PCR_RMT_CONF_REG (DR_REG_PCR_BASE + 0x2c)
+/** PCR_RMT_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable rmt apb clock
+ */
+#define PCR_RMT_CLK_EN    (BIT(0))
+#define PCR_RMT_CLK_EN_M  (PCR_RMT_CLK_EN_V << PCR_RMT_CLK_EN_S)
+#define PCR_RMT_CLK_EN_V  0x00000001U
+#define PCR_RMT_CLK_EN_S  0
+/** PCR_RMT_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset rmt module
+ */
+#define PCR_RMT_RST_EN    (BIT(1))
+#define PCR_RMT_RST_EN_M  (PCR_RMT_RST_EN_V << PCR_RMT_RST_EN_S)
+#define PCR_RMT_RST_EN_V  0x00000001U
+#define PCR_RMT_RST_EN_S  1
+
+/** PCR_RMT_SCLK_CONF_REG register
+ *  RMT_SCLK configuration register
+ */
+#define PCR_RMT_SCLK_CONF_REG (DR_REG_PCR_BASE + 0x30)
+/** PCR_RMT_SCLK_DIV_A : R/W; bitpos: [5:0]; default: 0;
+ *  The  denominator of the frequency divider factor of the rmt function clock.
+ */
+#define PCR_RMT_SCLK_DIV_A    0x0000003FU
+#define PCR_RMT_SCLK_DIV_A_M  (PCR_RMT_SCLK_DIV_A_V << PCR_RMT_SCLK_DIV_A_S)
+#define PCR_RMT_SCLK_DIV_A_V  0x0000003FU
+#define PCR_RMT_SCLK_DIV_A_S  0
+/** PCR_RMT_SCLK_DIV_B : R/W; bitpos: [11:6]; default: 0;
+ *  The numerator of the frequency divider factor of the rmt function clock.
+ */
+#define PCR_RMT_SCLK_DIV_B    0x0000003FU
+#define PCR_RMT_SCLK_DIV_B_M  (PCR_RMT_SCLK_DIV_B_V << PCR_RMT_SCLK_DIV_B_S)
+#define PCR_RMT_SCLK_DIV_B_V  0x0000003FU
+#define PCR_RMT_SCLK_DIV_B_S  6
+/** PCR_RMT_SCLK_DIV_NUM : R/W; bitpos: [19:12]; default: 1;
+ *  The integral part of the frequency divider factor of the rmt function clock.
+ */
+#define PCR_RMT_SCLK_DIV_NUM    0x000000FFU
+#define PCR_RMT_SCLK_DIV_NUM_M  (PCR_RMT_SCLK_DIV_NUM_V << PCR_RMT_SCLK_DIV_NUM_S)
+#define PCR_RMT_SCLK_DIV_NUM_V  0x000000FFU
+#define PCR_RMT_SCLK_DIV_NUM_S  12
+/** PCR_RMT_SCLK_SEL : R/W; bitpos: [21:20]; default: 1;
+ *  set this field to select clock-source. 0: do not select anyone clock, 1(default):
+ *  80MHz, 2: FOSC, 3: XTAL.
+ */
+#define PCR_RMT_SCLK_SEL    0x00000003U
+#define PCR_RMT_SCLK_SEL_M  (PCR_RMT_SCLK_SEL_V << PCR_RMT_SCLK_SEL_S)
+#define PCR_RMT_SCLK_SEL_V  0x00000003U
+#define PCR_RMT_SCLK_SEL_S  20
+/** PCR_RMT_SCLK_EN : R/W; bitpos: [22]; default: 1;
+ *  Set 1 to enable rmt function clock
+ */
+#define PCR_RMT_SCLK_EN    (BIT(22))
+#define PCR_RMT_SCLK_EN_M  (PCR_RMT_SCLK_EN_V << PCR_RMT_SCLK_EN_S)
+#define PCR_RMT_SCLK_EN_V  0x00000001U
+#define PCR_RMT_SCLK_EN_S  22
+
+/** PCR_LEDC_CONF_REG register
+ *  LEDC configuration register
+ */
+#define PCR_LEDC_CONF_REG (DR_REG_PCR_BASE + 0x34)
+/** PCR_LEDC_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable ledc apb clock
+ */
+#define PCR_LEDC_CLK_EN    (BIT(0))
+#define PCR_LEDC_CLK_EN_M  (PCR_LEDC_CLK_EN_V << PCR_LEDC_CLK_EN_S)
+#define PCR_LEDC_CLK_EN_V  0x00000001U
+#define PCR_LEDC_CLK_EN_S  0
+/** PCR_LEDC_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset ledc module
+ */
+#define PCR_LEDC_RST_EN    (BIT(1))
+#define PCR_LEDC_RST_EN_M  (PCR_LEDC_RST_EN_V << PCR_LEDC_RST_EN_S)
+#define PCR_LEDC_RST_EN_V  0x00000001U
+#define PCR_LEDC_RST_EN_S  1
+
+/** PCR_LEDC_SCLK_CONF_REG register
+ *  LEDC_SCLK configuration register
+ */
+#define PCR_LEDC_SCLK_CONF_REG (DR_REG_PCR_BASE + 0x38)
+/** PCR_LEDC_SCLK_SEL : R/W; bitpos: [21:20]; default: 0;
+ *  set this field to select clock-source. 0(default): do not select anyone clock, 1:
+ *  80MHz, 2: FOSC, 3: XTAL.
+ */
+#define PCR_LEDC_SCLK_SEL    0x00000003U
+#define PCR_LEDC_SCLK_SEL_M  (PCR_LEDC_SCLK_SEL_V << PCR_LEDC_SCLK_SEL_S)
+#define PCR_LEDC_SCLK_SEL_V  0x00000003U
+#define PCR_LEDC_SCLK_SEL_S  20
+/** PCR_LEDC_SCLK_EN : R/W; bitpos: [22]; default: 1;
+ *  Set 1 to enable ledc function clock
+ */
+#define PCR_LEDC_SCLK_EN    (BIT(22))
+#define PCR_LEDC_SCLK_EN_M  (PCR_LEDC_SCLK_EN_V << PCR_LEDC_SCLK_EN_S)
+#define PCR_LEDC_SCLK_EN_V  0x00000001U
+#define PCR_LEDC_SCLK_EN_S  22
+
+/** PCR_TIMERGROUP0_CONF_REG register
+ *  TIMERGROUP0 configuration register
+ */
+#define PCR_TIMERGROUP0_CONF_REG (DR_REG_PCR_BASE + 0x3c)
+/** PCR_TG0_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable timer_group0 apb clock
+ */
+#define PCR_TG0_CLK_EN    (BIT(0))
+#define PCR_TG0_CLK_EN_M  (PCR_TG0_CLK_EN_V << PCR_TG0_CLK_EN_S)
+#define PCR_TG0_CLK_EN_V  0x00000001U
+#define PCR_TG0_CLK_EN_S  0
+/** PCR_TG0_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset timer_group0 module
+ */
+#define PCR_TG0_RST_EN    (BIT(1))
+#define PCR_TG0_RST_EN_M  (PCR_TG0_RST_EN_V << PCR_TG0_RST_EN_S)
+#define PCR_TG0_RST_EN_V  0x00000001U
+#define PCR_TG0_RST_EN_S  1
+
+/** PCR_TIMERGROUP0_TIMER_CLK_CONF_REG register
+ *  TIMERGROUP0_TIMER_CLK configuration register
+ */
+#define PCR_TIMERGROUP0_TIMER_CLK_CONF_REG (DR_REG_PCR_BASE + 0x40)
+/** PCR_TG0_TIMER_CLK_SEL : R/W; bitpos: [21:20]; default: 0;
+ *  set this field to select clock-source. 0(default): XTAL, 1: 80MHz, 2: FOSC, 3:
+ *  reserved.
+ */
+#define PCR_TG0_TIMER_CLK_SEL    0x00000003U
+#define PCR_TG0_TIMER_CLK_SEL_M  (PCR_TG0_TIMER_CLK_SEL_V << PCR_TG0_TIMER_CLK_SEL_S)
+#define PCR_TG0_TIMER_CLK_SEL_V  0x00000003U
+#define PCR_TG0_TIMER_CLK_SEL_S  20
+/** PCR_TG0_TIMER_CLK_EN : R/W; bitpos: [22]; default: 1;
+ *  Set 1 to enable timer_group0 timer clock
+ */
+#define PCR_TG0_TIMER_CLK_EN    (BIT(22))
+#define PCR_TG0_TIMER_CLK_EN_M  (PCR_TG0_TIMER_CLK_EN_V << PCR_TG0_TIMER_CLK_EN_S)
+#define PCR_TG0_TIMER_CLK_EN_V  0x00000001U
+#define PCR_TG0_TIMER_CLK_EN_S  22
+
+/** PCR_TIMERGROUP0_WDT_CLK_CONF_REG register
+ *  TIMERGROUP0_WDT_CLK configuration register
+ */
+#define PCR_TIMERGROUP0_WDT_CLK_CONF_REG (DR_REG_PCR_BASE + 0x44)
+/** PCR_TG0_WDT_CLK_SEL : R/W; bitpos: [21:20]; default: 0;
+ *  set this field to select clock-source. 0(default): XTAL, 1: 80MHz, 2: FOSC, 3:
+ *  reserved.
+ */
+#define PCR_TG0_WDT_CLK_SEL    0x00000003U
+#define PCR_TG0_WDT_CLK_SEL_M  (PCR_TG0_WDT_CLK_SEL_V << PCR_TG0_WDT_CLK_SEL_S)
+#define PCR_TG0_WDT_CLK_SEL_V  0x00000003U
+#define PCR_TG0_WDT_CLK_SEL_S  20
+/** PCR_TG0_WDT_CLK_EN : R/W; bitpos: [22]; default: 1;
+ *  Set 1 to enable timer_group0 wdt clock
+ */
+#define PCR_TG0_WDT_CLK_EN    (BIT(22))
+#define PCR_TG0_WDT_CLK_EN_M  (PCR_TG0_WDT_CLK_EN_V << PCR_TG0_WDT_CLK_EN_S)
+#define PCR_TG0_WDT_CLK_EN_V  0x00000001U
+#define PCR_TG0_WDT_CLK_EN_S  22
+
+/** PCR_TIMERGROUP1_CONF_REG register
+ *  TIMERGROUP1 configuration register
+ */
+#define PCR_TIMERGROUP1_CONF_REG (DR_REG_PCR_BASE + 0x48)
+/** PCR_TG1_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable timer_group1 apb clock
+ */
+#define PCR_TG1_CLK_EN    (BIT(0))
+#define PCR_TG1_CLK_EN_M  (PCR_TG1_CLK_EN_V << PCR_TG1_CLK_EN_S)
+#define PCR_TG1_CLK_EN_V  0x00000001U
+#define PCR_TG1_CLK_EN_S  0
+/** PCR_TG1_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset timer_group1 module
+ */
+#define PCR_TG1_RST_EN    (BIT(1))
+#define PCR_TG1_RST_EN_M  (PCR_TG1_RST_EN_V << PCR_TG1_RST_EN_S)
+#define PCR_TG1_RST_EN_V  0x00000001U
+#define PCR_TG1_RST_EN_S  1
+
+/** PCR_TIMERGROUP1_TIMER_CLK_CONF_REG register
+ *  TIMERGROUP1_TIMER_CLK configuration register
+ */
+#define PCR_TIMERGROUP1_TIMER_CLK_CONF_REG (DR_REG_PCR_BASE + 0x4c)
+/** PCR_TG1_TIMER_CLK_SEL : R/W; bitpos: [21:20]; default: 0;
+ *  set this field to select clock-source. 0(default): XTAL, 1: 80MHz, 2: FOSC, 3:
+ *  reserved.
+ */
+#define PCR_TG1_TIMER_CLK_SEL    0x00000003U
+#define PCR_TG1_TIMER_CLK_SEL_M  (PCR_TG1_TIMER_CLK_SEL_V << PCR_TG1_TIMER_CLK_SEL_S)
+#define PCR_TG1_TIMER_CLK_SEL_V  0x00000003U
+#define PCR_TG1_TIMER_CLK_SEL_S  20
+/** PCR_TG1_TIMER_CLK_EN : R/W; bitpos: [22]; default: 1;
+ *  Set 1 to enable timer_group1 timer clock
+ */
+#define PCR_TG1_TIMER_CLK_EN    (BIT(22))
+#define PCR_TG1_TIMER_CLK_EN_M  (PCR_TG1_TIMER_CLK_EN_V << PCR_TG1_TIMER_CLK_EN_S)
+#define PCR_TG1_TIMER_CLK_EN_V  0x00000001U
+#define PCR_TG1_TIMER_CLK_EN_S  22
+
+/** PCR_TIMERGROUP1_WDT_CLK_CONF_REG register
+ *  TIMERGROUP1_WDT_CLK configuration register
+ */
+#define PCR_TIMERGROUP1_WDT_CLK_CONF_REG (DR_REG_PCR_BASE + 0x50)
+/** PCR_TG1_WDT_CLK_SEL : R/W; bitpos: [21:20]; default: 0;
+ *  set this field to select clock-source. 0(default): XTAL, 1: 80MHz, 2: FOSC, 3:
+ *  reserved.
+ */
+#define PCR_TG1_WDT_CLK_SEL    0x00000003U
+#define PCR_TG1_WDT_CLK_SEL_M  (PCR_TG1_WDT_CLK_SEL_V << PCR_TG1_WDT_CLK_SEL_S)
+#define PCR_TG1_WDT_CLK_SEL_V  0x00000003U
+#define PCR_TG1_WDT_CLK_SEL_S  20
+/** PCR_TG1_WDT_CLK_EN : R/W; bitpos: [22]; default: 1;
+ *  Set 1 to enable timer_group0 wdt clock
+ */
+#define PCR_TG1_WDT_CLK_EN    (BIT(22))
+#define PCR_TG1_WDT_CLK_EN_M  (PCR_TG1_WDT_CLK_EN_V << PCR_TG1_WDT_CLK_EN_S)
+#define PCR_TG1_WDT_CLK_EN_V  0x00000001U
+#define PCR_TG1_WDT_CLK_EN_S  22
+
+/** PCR_SYSTIMER_CONF_REG register
+ *  SYSTIMER configuration register
+ */
+#define PCR_SYSTIMER_CONF_REG (DR_REG_PCR_BASE + 0x54)
+/** PCR_SYSTIMER_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable systimer apb clock
+ */
+#define PCR_SYSTIMER_CLK_EN    (BIT(0))
+#define PCR_SYSTIMER_CLK_EN_M  (PCR_SYSTIMER_CLK_EN_V << PCR_SYSTIMER_CLK_EN_S)
+#define PCR_SYSTIMER_CLK_EN_V  0x00000001U
+#define PCR_SYSTIMER_CLK_EN_S  0
+/** PCR_SYSTIMER_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset systimer module
+ */
+#define PCR_SYSTIMER_RST_EN    (BIT(1))
+#define PCR_SYSTIMER_RST_EN_M  (PCR_SYSTIMER_RST_EN_V << PCR_SYSTIMER_RST_EN_S)
+#define PCR_SYSTIMER_RST_EN_V  0x00000001U
+#define PCR_SYSTIMER_RST_EN_S  1
+
+/** PCR_SYSTIMER_FUNC_CLK_CONF_REG register
+ *  SYSTIMER_FUNC_CLK configuration register
+ */
+#define PCR_SYSTIMER_FUNC_CLK_CONF_REG (DR_REG_PCR_BASE + 0x58)
+/** PCR_SYSTIMER_FUNC_CLK_SEL : R/W; bitpos: [20]; default: 0;
+ *  set this field to select clock-source. 0(default): XTAL, 1: FOSC.
+ */
+#define PCR_SYSTIMER_FUNC_CLK_SEL    (BIT(20))
+#define PCR_SYSTIMER_FUNC_CLK_SEL_M  (PCR_SYSTIMER_FUNC_CLK_SEL_V << PCR_SYSTIMER_FUNC_CLK_SEL_S)
+#define PCR_SYSTIMER_FUNC_CLK_SEL_V  0x00000001U
+#define PCR_SYSTIMER_FUNC_CLK_SEL_S  20
+/** PCR_SYSTIMER_FUNC_CLK_EN : R/W; bitpos: [22]; default: 1;
+ *  Set 1 to enable systimer function clock
+ */
+#define PCR_SYSTIMER_FUNC_CLK_EN    (BIT(22))
+#define PCR_SYSTIMER_FUNC_CLK_EN_M  (PCR_SYSTIMER_FUNC_CLK_EN_V << PCR_SYSTIMER_FUNC_CLK_EN_S)
+#define PCR_SYSTIMER_FUNC_CLK_EN_V  0x00000001U
+#define PCR_SYSTIMER_FUNC_CLK_EN_S  22
+
+/** PCR_TWAI0_CONF_REG register
+ *  TWAI0 configuration register
+ */
+#define PCR_TWAI0_CONF_REG (DR_REG_PCR_BASE + 0x5c)
+/** PCR_TWAI0_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable twai0 apb clock
+ */
+#define PCR_TWAI0_CLK_EN    (BIT(0))
+#define PCR_TWAI0_CLK_EN_M  (PCR_TWAI0_CLK_EN_V << PCR_TWAI0_CLK_EN_S)
+#define PCR_TWAI0_CLK_EN_V  0x00000001U
+#define PCR_TWAI0_CLK_EN_S  0
+/** PCR_TWAI0_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset twai0 module
+ */
+#define PCR_TWAI0_RST_EN    (BIT(1))
+#define PCR_TWAI0_RST_EN_M  (PCR_TWAI0_RST_EN_V << PCR_TWAI0_RST_EN_S)
+#define PCR_TWAI0_RST_EN_V  0x00000001U
+#define PCR_TWAI0_RST_EN_S  1
+
+/** PCR_TWAI0_FUNC_CLK_CONF_REG register
+ *  TWAI0_FUNC_CLK configuration register
+ */
+#define PCR_TWAI0_FUNC_CLK_CONF_REG (DR_REG_PCR_BASE + 0x60)
+/** PCR_TWAI0_FUNC_CLK_SEL : R/W; bitpos: [20]; default: 0;
+ *  set this field to select clock-source. 0(default): XTAL, 1: FOSC.
+ */
+#define PCR_TWAI0_FUNC_CLK_SEL    (BIT(20))
+#define PCR_TWAI0_FUNC_CLK_SEL_M  (PCR_TWAI0_FUNC_CLK_SEL_V << PCR_TWAI0_FUNC_CLK_SEL_S)
+#define PCR_TWAI0_FUNC_CLK_SEL_V  0x00000001U
+#define PCR_TWAI0_FUNC_CLK_SEL_S  20
+/** PCR_TWAI0_FUNC_CLK_EN : R/W; bitpos: [22]; default: 1;
+ *  Set 1 to enable twai0 function clock
+ */
+#define PCR_TWAI0_FUNC_CLK_EN    (BIT(22))
+#define PCR_TWAI0_FUNC_CLK_EN_M  (PCR_TWAI0_FUNC_CLK_EN_V << PCR_TWAI0_FUNC_CLK_EN_S)
+#define PCR_TWAI0_FUNC_CLK_EN_V  0x00000001U
+#define PCR_TWAI0_FUNC_CLK_EN_S  22
+
+/** PCR_TWAI1_CONF_REG register
+ *  TWAI1 configuration register
+ */
+#define PCR_TWAI1_CONF_REG (DR_REG_PCR_BASE + 0x64)
+/** PCR_TWAI1_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable twai1 apb clock
+ */
+#define PCR_TWAI1_CLK_EN    (BIT(0))
+#define PCR_TWAI1_CLK_EN_M  (PCR_TWAI1_CLK_EN_V << PCR_TWAI1_CLK_EN_S)
+#define PCR_TWAI1_CLK_EN_V  0x00000001U
+#define PCR_TWAI1_CLK_EN_S  0
+/** PCR_TWAI1_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset twai1 module
+ */
+#define PCR_TWAI1_RST_EN    (BIT(1))
+#define PCR_TWAI1_RST_EN_M  (PCR_TWAI1_RST_EN_V << PCR_TWAI1_RST_EN_S)
+#define PCR_TWAI1_RST_EN_V  0x00000001U
+#define PCR_TWAI1_RST_EN_S  1
+
+/** PCR_TWAI1_FUNC_CLK_CONF_REG register
+ *  TWAI1_FUNC_CLK configuration register
+ */
+#define PCR_TWAI1_FUNC_CLK_CONF_REG (DR_REG_PCR_BASE + 0x68)
+/** PCR_TWAI1_FUNC_CLK_SEL : R/W; bitpos: [20]; default: 0;
+ *  set this field to select clock-source. 0(default): XTAL, 1: FOSC.
+ */
+#define PCR_TWAI1_FUNC_CLK_SEL    (BIT(20))
+#define PCR_TWAI1_FUNC_CLK_SEL_M  (PCR_TWAI1_FUNC_CLK_SEL_V << PCR_TWAI1_FUNC_CLK_SEL_S)
+#define PCR_TWAI1_FUNC_CLK_SEL_V  0x00000001U
+#define PCR_TWAI1_FUNC_CLK_SEL_S  20
+/** PCR_TWAI1_FUNC_CLK_EN : R/W; bitpos: [22]; default: 1;
+ *  Set 1 to enable twai1 function clock
+ */
+#define PCR_TWAI1_FUNC_CLK_EN    (BIT(22))
+#define PCR_TWAI1_FUNC_CLK_EN_M  (PCR_TWAI1_FUNC_CLK_EN_V << PCR_TWAI1_FUNC_CLK_EN_S)
+#define PCR_TWAI1_FUNC_CLK_EN_V  0x00000001U
+#define PCR_TWAI1_FUNC_CLK_EN_S  22
+
+/** PCR_I2S_CONF_REG register
+ *  I2S configuration register
+ */
+#define PCR_I2S_CONF_REG (DR_REG_PCR_BASE + 0x6c)
+/** PCR_I2S_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable i2s apb clock
+ */
+#define PCR_I2S_CLK_EN    (BIT(0))
+#define PCR_I2S_CLK_EN_M  (PCR_I2S_CLK_EN_V << PCR_I2S_CLK_EN_S)
+#define PCR_I2S_CLK_EN_V  0x00000001U
+#define PCR_I2S_CLK_EN_S  0
+/** PCR_I2S_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset i2s module
+ */
+#define PCR_I2S_RST_EN    (BIT(1))
+#define PCR_I2S_RST_EN_M  (PCR_I2S_RST_EN_V << PCR_I2S_RST_EN_S)
+#define PCR_I2S_RST_EN_V  0x00000001U
+#define PCR_I2S_RST_EN_S  1
+
+/** PCR_I2S_TX_CLKM_CONF_REG register
+ *  I2S_TX_CLKM configuration register
+ */
+#define PCR_I2S_TX_CLKM_CONF_REG (DR_REG_PCR_BASE + 0x70)
+/** PCR_I2S_TX_CLKM_DIV_NUM : R/W; bitpos: [19:12]; default: 2;
+ *  Integral I2S TX clock divider value. f_I2S_CLK = f_I2S_CLK_S/(N+b/a). There will be
+ *  (a-b) * n-div and b * (n+1)-div.  So the average combination will be:  for b <=
+ *  a/2, z * [x * n-div + (n+1)-div] + y * n-div. For b > a/2, z * [n-div + x *
+ *  (n+1)-div] + y * (n+1)-div.
+ */
+#define PCR_I2S_TX_CLKM_DIV_NUM    0x000000FFU
+#define PCR_I2S_TX_CLKM_DIV_NUM_M  (PCR_I2S_TX_CLKM_DIV_NUM_V << PCR_I2S_TX_CLKM_DIV_NUM_S)
+#define PCR_I2S_TX_CLKM_DIV_NUM_V  0x000000FFU
+#define PCR_I2S_TX_CLKM_DIV_NUM_S  12
+/** PCR_I2S_TX_CLKM_SEL : R/W; bitpos: [21:20]; default: 0;
+ *  Select I2S Tx module source clock. 0: XTAL clock. 1: APLL. 2: CLK160. 3:
+ *  I2S_MCLK_in.
+ */
+#define PCR_I2S_TX_CLKM_SEL    0x00000003U
+#define PCR_I2S_TX_CLKM_SEL_M  (PCR_I2S_TX_CLKM_SEL_V << PCR_I2S_TX_CLKM_SEL_S)
+#define PCR_I2S_TX_CLKM_SEL_V  0x00000003U
+#define PCR_I2S_TX_CLKM_SEL_S  20
+/** PCR_I2S_TX_CLKM_EN : R/W; bitpos: [22]; default: 1;
+ *  Set 1 to enable i2s_tx function clock
+ */
+#define PCR_I2S_TX_CLKM_EN    (BIT(22))
+#define PCR_I2S_TX_CLKM_EN_M  (PCR_I2S_TX_CLKM_EN_V << PCR_I2S_TX_CLKM_EN_S)
+#define PCR_I2S_TX_CLKM_EN_V  0x00000001U
+#define PCR_I2S_TX_CLKM_EN_S  22
+
+/** PCR_I2S_TX_CLKM_DIV_CONF_REG register
+ *  I2S_TX_CLKM_DIV configuration register
+ */
+#define PCR_I2S_TX_CLKM_DIV_CONF_REG (DR_REG_PCR_BASE + 0x74)
+/** PCR_I2S_TX_CLKM_DIV_Z : R/W; bitpos: [8:0]; default: 0;
+ *  For b <= a/2, the value of I2S_TX_CLKM_DIV_Z is b. For b > a/2, the value of
+ *  I2S_TX_CLKM_DIV_Z is (a-b).
+ */
+#define PCR_I2S_TX_CLKM_DIV_Z    0x000001FFU
+#define PCR_I2S_TX_CLKM_DIV_Z_M  (PCR_I2S_TX_CLKM_DIV_Z_V << PCR_I2S_TX_CLKM_DIV_Z_S)
+#define PCR_I2S_TX_CLKM_DIV_Z_V  0x000001FFU
+#define PCR_I2S_TX_CLKM_DIV_Z_S  0
+/** PCR_I2S_TX_CLKM_DIV_Y : R/W; bitpos: [17:9]; default: 1;
+ *  For b <= a/2, the value of I2S_TX_CLKM_DIV_Y is (a%b) . For b > a/2, the value of
+ *  I2S_TX_CLKM_DIV_Y is (a%(a-b)).
+ */
+#define PCR_I2S_TX_CLKM_DIV_Y    0x000001FFU
+#define PCR_I2S_TX_CLKM_DIV_Y_M  (PCR_I2S_TX_CLKM_DIV_Y_V << PCR_I2S_TX_CLKM_DIV_Y_S)
+#define PCR_I2S_TX_CLKM_DIV_Y_V  0x000001FFU
+#define PCR_I2S_TX_CLKM_DIV_Y_S  9
+/** PCR_I2S_TX_CLKM_DIV_X : R/W; bitpos: [26:18]; default: 0;
+ *  For b <= a/2, the value of I2S_TX_CLKM_DIV_X is (a/b) - 1. For b > a/2, the value
+ *  of I2S_TX_CLKM_DIV_X is (a/(a-b)) - 1.
+ */
+#define PCR_I2S_TX_CLKM_DIV_X    0x000001FFU
+#define PCR_I2S_TX_CLKM_DIV_X_M  (PCR_I2S_TX_CLKM_DIV_X_V << PCR_I2S_TX_CLKM_DIV_X_S)
+#define PCR_I2S_TX_CLKM_DIV_X_V  0x000001FFU
+#define PCR_I2S_TX_CLKM_DIV_X_S  18
+/** PCR_I2S_TX_CLKM_DIV_YN1 : R/W; bitpos: [27]; default: 0;
+ *  For b <= a/2, the value of I2S_TX_CLKM_DIV_YN1 is 0 . For b > a/2, the value of
+ *  I2S_TX_CLKM_DIV_YN1 is 1.
+ */
+#define PCR_I2S_TX_CLKM_DIV_YN1    (BIT(27))
+#define PCR_I2S_TX_CLKM_DIV_YN1_M  (PCR_I2S_TX_CLKM_DIV_YN1_V << PCR_I2S_TX_CLKM_DIV_YN1_S)
+#define PCR_I2S_TX_CLKM_DIV_YN1_V  0x00000001U
+#define PCR_I2S_TX_CLKM_DIV_YN1_S  27
+
+/** PCR_I2S_RX_CLKM_CONF_REG register
+ *  I2S_RX_CLKM configuration register
+ */
+#define PCR_I2S_RX_CLKM_CONF_REG (DR_REG_PCR_BASE + 0x78)
+/** PCR_I2S_RX_CLKM_DIV_NUM : R/W; bitpos: [19:12]; default: 2;
+ *  Integral I2S clock divider value
+ */
+#define PCR_I2S_RX_CLKM_DIV_NUM    0x000000FFU
+#define PCR_I2S_RX_CLKM_DIV_NUM_M  (PCR_I2S_RX_CLKM_DIV_NUM_V << PCR_I2S_RX_CLKM_DIV_NUM_S)
+#define PCR_I2S_RX_CLKM_DIV_NUM_V  0x000000FFU
+#define PCR_I2S_RX_CLKM_DIV_NUM_S  12
+/** PCR_I2S_RX_CLKM_SEL : R/W; bitpos: [21:20]; default: 0;
+ *  Select I2S Rx module source clock. 0: no clock. 1: APLL. 2: CLK160. 3: I2S_MCLK_in.
+ */
+#define PCR_I2S_RX_CLKM_SEL    0x00000003U
+#define PCR_I2S_RX_CLKM_SEL_M  (PCR_I2S_RX_CLKM_SEL_V << PCR_I2S_RX_CLKM_SEL_S)
+#define PCR_I2S_RX_CLKM_SEL_V  0x00000003U
+#define PCR_I2S_RX_CLKM_SEL_S  20
+/** PCR_I2S_RX_CLKM_EN : R/W; bitpos: [22]; default: 1;
+ *  Set 1 to enable i2s_rx function clock
+ */
+#define PCR_I2S_RX_CLKM_EN    (BIT(22))
+#define PCR_I2S_RX_CLKM_EN_M  (PCR_I2S_RX_CLKM_EN_V << PCR_I2S_RX_CLKM_EN_S)
+#define PCR_I2S_RX_CLKM_EN_V  0x00000001U
+#define PCR_I2S_RX_CLKM_EN_S  22
+/** PCR_I2S_MCLK_SEL : R/W; bitpos: [23]; default: 0;
+ *  This field is used to select master-clock. 0(default): clk_i2s_rx, 1: clk_i2s_tx
+ */
+#define PCR_I2S_MCLK_SEL    (BIT(23))
+#define PCR_I2S_MCLK_SEL_M  (PCR_I2S_MCLK_SEL_V << PCR_I2S_MCLK_SEL_S)
+#define PCR_I2S_MCLK_SEL_V  0x00000001U
+#define PCR_I2S_MCLK_SEL_S  23
+
+/** PCR_I2S_RX_CLKM_DIV_CONF_REG register
+ *  I2S_RX_CLKM_DIV configuration register
+ */
+#define PCR_I2S_RX_CLKM_DIV_CONF_REG (DR_REG_PCR_BASE + 0x7c)
+/** PCR_I2S_RX_CLKM_DIV_Z : R/W; bitpos: [8:0]; default: 0;
+ *  For b <= a/2, the value of I2S_RX_CLKM_DIV_Z is b. For b > a/2, the value of
+ *  I2S_RX_CLKM_DIV_Z is (a-b).
+ */
+#define PCR_I2S_RX_CLKM_DIV_Z    0x000001FFU
+#define PCR_I2S_RX_CLKM_DIV_Z_M  (PCR_I2S_RX_CLKM_DIV_Z_V << PCR_I2S_RX_CLKM_DIV_Z_S)
+#define PCR_I2S_RX_CLKM_DIV_Z_V  0x000001FFU
+#define PCR_I2S_RX_CLKM_DIV_Z_S  0
+/** PCR_I2S_RX_CLKM_DIV_Y : R/W; bitpos: [17:9]; default: 1;
+ *  For b <= a/2, the value of I2S_RX_CLKM_DIV_Y is (a%b) . For b > a/2, the value of
+ *  I2S_RX_CLKM_DIV_Y is (a%(a-b)).
+ */
+#define PCR_I2S_RX_CLKM_DIV_Y    0x000001FFU
+#define PCR_I2S_RX_CLKM_DIV_Y_M  (PCR_I2S_RX_CLKM_DIV_Y_V << PCR_I2S_RX_CLKM_DIV_Y_S)
+#define PCR_I2S_RX_CLKM_DIV_Y_V  0x000001FFU
+#define PCR_I2S_RX_CLKM_DIV_Y_S  9
+/** PCR_I2S_RX_CLKM_DIV_X : R/W; bitpos: [26:18]; default: 0;
+ *  For b <= a/2, the value of I2S_RX_CLKM_DIV_X is (a/b) - 1. For b > a/2, the value
+ *  of I2S_RX_CLKM_DIV_X is (a/(a-b)) - 1.
+ */
+#define PCR_I2S_RX_CLKM_DIV_X    0x000001FFU
+#define PCR_I2S_RX_CLKM_DIV_X_M  (PCR_I2S_RX_CLKM_DIV_X_V << PCR_I2S_RX_CLKM_DIV_X_S)
+#define PCR_I2S_RX_CLKM_DIV_X_V  0x000001FFU
+#define PCR_I2S_RX_CLKM_DIV_X_S  18
+/** PCR_I2S_RX_CLKM_DIV_YN1 : R/W; bitpos: [27]; default: 0;
+ *  For b <= a/2, the value of I2S_RX_CLKM_DIV_YN1 is 0 . For b > a/2, the value of
+ *  I2S_RX_CLKM_DIV_YN1 is 1.
+ */
+#define PCR_I2S_RX_CLKM_DIV_YN1    (BIT(27))
+#define PCR_I2S_RX_CLKM_DIV_YN1_M  (PCR_I2S_RX_CLKM_DIV_YN1_V << PCR_I2S_RX_CLKM_DIV_YN1_S)
+#define PCR_I2S_RX_CLKM_DIV_YN1_V  0x00000001U
+#define PCR_I2S_RX_CLKM_DIV_YN1_S  27
+
+/** PCR_SARADC_CONF_REG register
+ *  SARADC configuration register
+ */
+#define PCR_SARADC_CONF_REG (DR_REG_PCR_BASE + 0x80)
+/** PCR_SARADC_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  no use
+ */
+#define PCR_SARADC_CLK_EN    (BIT(0))
+#define PCR_SARADC_CLK_EN_M  (PCR_SARADC_CLK_EN_V << PCR_SARADC_CLK_EN_S)
+#define PCR_SARADC_CLK_EN_V  0x00000001U
+#define PCR_SARADC_CLK_EN_S  0
+/** PCR_SARADC_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset function_register of saradc module
+ */
+#define PCR_SARADC_RST_EN    (BIT(1))
+#define PCR_SARADC_RST_EN_M  (PCR_SARADC_RST_EN_V << PCR_SARADC_RST_EN_S)
+#define PCR_SARADC_RST_EN_V  0x00000001U
+#define PCR_SARADC_RST_EN_S  1
+/** PCR_SARADC_REG_CLK_EN : R/W; bitpos: [2]; default: 1;
+ *  Set 1 to enable saradc apb clock
+ */
+#define PCR_SARADC_REG_CLK_EN    (BIT(2))
+#define PCR_SARADC_REG_CLK_EN_M  (PCR_SARADC_REG_CLK_EN_V << PCR_SARADC_REG_CLK_EN_S)
+#define PCR_SARADC_REG_CLK_EN_V  0x00000001U
+#define PCR_SARADC_REG_CLK_EN_S  2
+/** PCR_SARADC_REG_RST_EN : R/W; bitpos: [3]; default: 0;
+ *  Set 0 to reset apb_register of saradc module
+ */
+#define PCR_SARADC_REG_RST_EN    (BIT(3))
+#define PCR_SARADC_REG_RST_EN_M  (PCR_SARADC_REG_RST_EN_V << PCR_SARADC_REG_RST_EN_S)
+#define PCR_SARADC_REG_RST_EN_V  0x00000001U
+#define PCR_SARADC_REG_RST_EN_S  3
+
+/** PCR_SARADC_CLKM_CONF_REG register
+ *  SARADC_CLKM configuration register
+ */
+#define PCR_SARADC_CLKM_CONF_REG (DR_REG_PCR_BASE + 0x84)
+/** PCR_SARADC_CLKM_DIV_A : R/W; bitpos: [5:0]; default: 0;
+ *  The  denominator of the frequency divider factor of the saradc function clock.
+ */
+#define PCR_SARADC_CLKM_DIV_A    0x0000003FU
+#define PCR_SARADC_CLKM_DIV_A_M  (PCR_SARADC_CLKM_DIV_A_V << PCR_SARADC_CLKM_DIV_A_S)
+#define PCR_SARADC_CLKM_DIV_A_V  0x0000003FU
+#define PCR_SARADC_CLKM_DIV_A_S  0
+/** PCR_SARADC_CLKM_DIV_B : R/W; bitpos: [11:6]; default: 0;
+ *  The numerator of the frequency divider factor of the saradc function clock.
+ */
+#define PCR_SARADC_CLKM_DIV_B    0x0000003FU
+#define PCR_SARADC_CLKM_DIV_B_M  (PCR_SARADC_CLKM_DIV_B_V << PCR_SARADC_CLKM_DIV_B_S)
+#define PCR_SARADC_CLKM_DIV_B_V  0x0000003FU
+#define PCR_SARADC_CLKM_DIV_B_S  6
+/** PCR_SARADC_CLKM_DIV_NUM : R/W; bitpos: [19:12]; default: 4;
+ *  The integral part of the frequency divider factor of the saradc function clock.
+ */
+#define PCR_SARADC_CLKM_DIV_NUM    0x000000FFU
+#define PCR_SARADC_CLKM_DIV_NUM_M  (PCR_SARADC_CLKM_DIV_NUM_V << PCR_SARADC_CLKM_DIV_NUM_S)
+#define PCR_SARADC_CLKM_DIV_NUM_V  0x000000FFU
+#define PCR_SARADC_CLKM_DIV_NUM_S  12
+/** PCR_SARADC_CLKM_SEL : R/W; bitpos: [21:20]; default: 0;
+ *  set this field to select clock-source. 0(default): XTAL, 1: 240MHz, 2: FOSC, 3:
+ *  reserved.
+ */
+#define PCR_SARADC_CLKM_SEL    0x00000003U
+#define PCR_SARADC_CLKM_SEL_M  (PCR_SARADC_CLKM_SEL_V << PCR_SARADC_CLKM_SEL_S)
+#define PCR_SARADC_CLKM_SEL_V  0x00000003U
+#define PCR_SARADC_CLKM_SEL_S  20
+/** PCR_SARADC_CLKM_EN : R/W; bitpos: [22]; default: 1;
+ *  Set 1 to enable saradc function clock
+ */
+#define PCR_SARADC_CLKM_EN    (BIT(22))
+#define PCR_SARADC_CLKM_EN_M  (PCR_SARADC_CLKM_EN_V << PCR_SARADC_CLKM_EN_S)
+#define PCR_SARADC_CLKM_EN_V  0x00000001U
+#define PCR_SARADC_CLKM_EN_S  22
+
+/** PCR_TSENS_CLK_CONF_REG register
+ *  TSENS_CLK configuration register
+ */
+#define PCR_TSENS_CLK_CONF_REG (DR_REG_PCR_BASE + 0x88)
+/** PCR_TSENS_CLK_SEL : R/W; bitpos: [20]; default: 0;
+ *  set this field to select clock-source. 0(default): FOSC, 1: XTAL.
+ */
+#define PCR_TSENS_CLK_SEL    (BIT(20))
+#define PCR_TSENS_CLK_SEL_M  (PCR_TSENS_CLK_SEL_V << PCR_TSENS_CLK_SEL_S)
+#define PCR_TSENS_CLK_SEL_V  0x00000001U
+#define PCR_TSENS_CLK_SEL_S  20
+/** PCR_TSENS_CLK_EN : R/W; bitpos: [22]; default: 1;
+ *  Set 1 to enable tsens clock
+ */
+#define PCR_TSENS_CLK_EN    (BIT(22))
+#define PCR_TSENS_CLK_EN_M  (PCR_TSENS_CLK_EN_V << PCR_TSENS_CLK_EN_S)
+#define PCR_TSENS_CLK_EN_V  0x00000001U
+#define PCR_TSENS_CLK_EN_S  22
+/** PCR_TSENS_RST_EN : R/W; bitpos: [23]; default: 0;
+ *  Set 0 to reset tsens module
+ */
+#define PCR_TSENS_RST_EN    (BIT(23))
+#define PCR_TSENS_RST_EN_M  (PCR_TSENS_RST_EN_V << PCR_TSENS_RST_EN_S)
+#define PCR_TSENS_RST_EN_V  0x00000001U
+#define PCR_TSENS_RST_EN_S  23
+
+/** PCR_USB_DEVICE_CONF_REG register
+ *  USB_DEVICE configuration register
+ */
+#define PCR_USB_DEVICE_CONF_REG (DR_REG_PCR_BASE + 0x8c)
+/** PCR_USB_DEVICE_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable usb_device clock
+ */
+#define PCR_USB_DEVICE_CLK_EN    (BIT(0))
+#define PCR_USB_DEVICE_CLK_EN_M  (PCR_USB_DEVICE_CLK_EN_V << PCR_USB_DEVICE_CLK_EN_S)
+#define PCR_USB_DEVICE_CLK_EN_V  0x00000001U
+#define PCR_USB_DEVICE_CLK_EN_S  0
+/** PCR_USB_DEVICE_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset usb_device module
+ */
+#define PCR_USB_DEVICE_RST_EN    (BIT(1))
+#define PCR_USB_DEVICE_RST_EN_M  (PCR_USB_DEVICE_RST_EN_V << PCR_USB_DEVICE_RST_EN_S)
+#define PCR_USB_DEVICE_RST_EN_V  0x00000001U
+#define PCR_USB_DEVICE_RST_EN_S  1
+
+/** PCR_INTMTX_CONF_REG register
+ *  INTMTX configuration register
+ */
+#define PCR_INTMTX_CONF_REG (DR_REG_PCR_BASE + 0x90)
+/** PCR_INTMTX_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable intmtx clock
+ */
+#define PCR_INTMTX_CLK_EN    (BIT(0))
+#define PCR_INTMTX_CLK_EN_M  (PCR_INTMTX_CLK_EN_V << PCR_INTMTX_CLK_EN_S)
+#define PCR_INTMTX_CLK_EN_V  0x00000001U
+#define PCR_INTMTX_CLK_EN_S  0
+/** PCR_INTMTX_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset intmtx module
+ */
+#define PCR_INTMTX_RST_EN    (BIT(1))
+#define PCR_INTMTX_RST_EN_M  (PCR_INTMTX_RST_EN_V << PCR_INTMTX_RST_EN_S)
+#define PCR_INTMTX_RST_EN_V  0x00000001U
+#define PCR_INTMTX_RST_EN_S  1
+
+/** PCR_PCNT_CONF_REG register
+ *  PCNT configuration register
+ */
+#define PCR_PCNT_CONF_REG (DR_REG_PCR_BASE + 0x94)
+/** PCR_PCNT_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable pcnt clock
+ */
+#define PCR_PCNT_CLK_EN    (BIT(0))
+#define PCR_PCNT_CLK_EN_M  (PCR_PCNT_CLK_EN_V << PCR_PCNT_CLK_EN_S)
+#define PCR_PCNT_CLK_EN_V  0x00000001U
+#define PCR_PCNT_CLK_EN_S  0
+/** PCR_PCNT_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset pcnt module
+ */
+#define PCR_PCNT_RST_EN    (BIT(1))
+#define PCR_PCNT_RST_EN_M  (PCR_PCNT_RST_EN_V << PCR_PCNT_RST_EN_S)
+#define PCR_PCNT_RST_EN_V  0x00000001U
+#define PCR_PCNT_RST_EN_S  1
+
+/** PCR_ETM_CONF_REG register
+ *  ETM configuration register
+ */
+#define PCR_ETM_CONF_REG (DR_REG_PCR_BASE + 0x98)
+/** PCR_ETM_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable etm clock
+ */
+#define PCR_ETM_CLK_EN    (BIT(0))
+#define PCR_ETM_CLK_EN_M  (PCR_ETM_CLK_EN_V << PCR_ETM_CLK_EN_S)
+#define PCR_ETM_CLK_EN_V  0x00000001U
+#define PCR_ETM_CLK_EN_S  0
+/** PCR_ETM_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset etm module
+ */
+#define PCR_ETM_RST_EN    (BIT(1))
+#define PCR_ETM_RST_EN_M  (PCR_ETM_RST_EN_V << PCR_ETM_RST_EN_S)
+#define PCR_ETM_RST_EN_V  0x00000001U
+#define PCR_ETM_RST_EN_S  1
+
+/** PCR_PWM_CONF_REG register
+ *  PWM configuration register
+ */
+#define PCR_PWM_CONF_REG (DR_REG_PCR_BASE + 0x9c)
+/** PCR_PWM_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable pwm clock
+ */
+#define PCR_PWM_CLK_EN    (BIT(0))
+#define PCR_PWM_CLK_EN_M  (PCR_PWM_CLK_EN_V << PCR_PWM_CLK_EN_S)
+#define PCR_PWM_CLK_EN_V  0x00000001U
+#define PCR_PWM_CLK_EN_S  0
+/** PCR_PWM_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset pwm module
+ */
+#define PCR_PWM_RST_EN    (BIT(1))
+#define PCR_PWM_RST_EN_M  (PCR_PWM_RST_EN_V << PCR_PWM_RST_EN_S)
+#define PCR_PWM_RST_EN_V  0x00000001U
+#define PCR_PWM_RST_EN_S  1
+
+/** PCR_PWM_CLK_CONF_REG register
+ *  PWM_CLK configuration register
+ */
+#define PCR_PWM_CLK_CONF_REG (DR_REG_PCR_BASE + 0xa0)
+/** PCR_PWM_DIV_NUM : R/W; bitpos: [19:12]; default: 4;
+ *  The integral part of the frequency divider factor of the pwm function clock.
+ */
+#define PCR_PWM_DIV_NUM    0x000000FFU
+#define PCR_PWM_DIV_NUM_M  (PCR_PWM_DIV_NUM_V << PCR_PWM_DIV_NUM_S)
+#define PCR_PWM_DIV_NUM_V  0x000000FFU
+#define PCR_PWM_DIV_NUM_S  12
+/** PCR_PWM_CLKM_SEL : R/W; bitpos: [21:20]; default: 0;
+ *  set this field to select clock-source. 0(default): do not select anyone clock, 1:
+ *  160MHz, 2: XTAL, 3: FOSC.
+ */
+#define PCR_PWM_CLKM_SEL    0x00000003U
+#define PCR_PWM_CLKM_SEL_M  (PCR_PWM_CLKM_SEL_V << PCR_PWM_CLKM_SEL_S)
+#define PCR_PWM_CLKM_SEL_V  0x00000003U
+#define PCR_PWM_CLKM_SEL_S  20
+/** PCR_PWM_CLKM_EN : R/W; bitpos: [22]; default: 1;
+ *  set this field as 1 to activate pwm clkm.
+ */
+#define PCR_PWM_CLKM_EN    (BIT(22))
+#define PCR_PWM_CLKM_EN_M  (PCR_PWM_CLKM_EN_V << PCR_PWM_CLKM_EN_S)
+#define PCR_PWM_CLKM_EN_V  0x00000001U
+#define PCR_PWM_CLKM_EN_S  22
+
+/** PCR_PARL_IO_CONF_REG register
+ *  PARL_IO configuration register
+ */
+#define PCR_PARL_IO_CONF_REG (DR_REG_PCR_BASE + 0xa4)
+/** PCR_PARL_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable parl apb clock
+ */
+#define PCR_PARL_CLK_EN    (BIT(0))
+#define PCR_PARL_CLK_EN_M  (PCR_PARL_CLK_EN_V << PCR_PARL_CLK_EN_S)
+#define PCR_PARL_CLK_EN_V  0x00000001U
+#define PCR_PARL_CLK_EN_S  0
+/** PCR_PARL_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset parl apb reg
+ */
+#define PCR_PARL_RST_EN    (BIT(1))
+#define PCR_PARL_RST_EN_M  (PCR_PARL_RST_EN_V << PCR_PARL_RST_EN_S)
+#define PCR_PARL_RST_EN_V  0x00000001U
+#define PCR_PARL_RST_EN_S  1
+
+/** PCR_PARL_CLK_RX_CONF_REG register
+ *  PARL_CLK_RX configuration register
+ */
+#define PCR_PARL_CLK_RX_CONF_REG (DR_REG_PCR_BASE + 0xa8)
+/** PCR_PARL_CLK_RX_DIV_NUM : R/W; bitpos: [15:0]; default: 0;
+ *  The integral part of the frequency divider factor of the parl rx clock.
+ */
+#define PCR_PARL_CLK_RX_DIV_NUM    0x0000FFFFU
+#define PCR_PARL_CLK_RX_DIV_NUM_M  (PCR_PARL_CLK_RX_DIV_NUM_V << PCR_PARL_CLK_RX_DIV_NUM_S)
+#define PCR_PARL_CLK_RX_DIV_NUM_V  0x0000FFFFU
+#define PCR_PARL_CLK_RX_DIV_NUM_S  0
+/** PCR_PARL_CLK_RX_SEL : R/W; bitpos: [17:16]; default: 0;
+ *  set this field to select clock-source. 0(default): XTAL, 1: 240MHz, 2: FOSC, 3:
+ *  user clock from pad.
+ */
+#define PCR_PARL_CLK_RX_SEL    0x00000003U
+#define PCR_PARL_CLK_RX_SEL_M  (PCR_PARL_CLK_RX_SEL_V << PCR_PARL_CLK_RX_SEL_S)
+#define PCR_PARL_CLK_RX_SEL_V  0x00000003U
+#define PCR_PARL_CLK_RX_SEL_S  16
+/** PCR_PARL_CLK_RX_EN : R/W; bitpos: [18]; default: 1;
+ *  Set 1 to enable parl rx clock
+ */
+#define PCR_PARL_CLK_RX_EN    (BIT(18))
+#define PCR_PARL_CLK_RX_EN_M  (PCR_PARL_CLK_RX_EN_V << PCR_PARL_CLK_RX_EN_S)
+#define PCR_PARL_CLK_RX_EN_V  0x00000001U
+#define PCR_PARL_CLK_RX_EN_S  18
+/** PCR_PARL_RX_RST_EN : R/W; bitpos: [19]; default: 0;
+ *  Set 0 to reset parl rx module
+ */
+#define PCR_PARL_RX_RST_EN    (BIT(19))
+#define PCR_PARL_RX_RST_EN_M  (PCR_PARL_RX_RST_EN_V << PCR_PARL_RX_RST_EN_S)
+#define PCR_PARL_RX_RST_EN_V  0x00000001U
+#define PCR_PARL_RX_RST_EN_S  19
+
+/** PCR_PARL_CLK_TX_CONF_REG register
+ *  PARL_CLK_TX configuration register
+ */
+#define PCR_PARL_CLK_TX_CONF_REG (DR_REG_PCR_BASE + 0xac)
+/** PCR_PARL_CLK_TX_DIV_NUM : R/W; bitpos: [15:0]; default: 0;
+ *  The integral part of the frequency divider factor of the parl tx clock.
+ */
+#define PCR_PARL_CLK_TX_DIV_NUM    0x0000FFFFU
+#define PCR_PARL_CLK_TX_DIV_NUM_M  (PCR_PARL_CLK_TX_DIV_NUM_V << PCR_PARL_CLK_TX_DIV_NUM_S)
+#define PCR_PARL_CLK_TX_DIV_NUM_V  0x0000FFFFU
+#define PCR_PARL_CLK_TX_DIV_NUM_S  0
+/** PCR_PARL_CLK_TX_SEL : R/W; bitpos: [17:16]; default: 0;
+ *  set this field to select clock-source. 0(default): XTAL, 1: 240MHz, 2: FOSC, 3:
+ *  user clock from pad.
+ */
+#define PCR_PARL_CLK_TX_SEL    0x00000003U
+#define PCR_PARL_CLK_TX_SEL_M  (PCR_PARL_CLK_TX_SEL_V << PCR_PARL_CLK_TX_SEL_S)
+#define PCR_PARL_CLK_TX_SEL_V  0x00000003U
+#define PCR_PARL_CLK_TX_SEL_S  16
+/** PCR_PARL_CLK_TX_EN : R/W; bitpos: [18]; default: 1;
+ *  Set 1 to enable parl tx clock
+ */
+#define PCR_PARL_CLK_TX_EN    (BIT(18))
+#define PCR_PARL_CLK_TX_EN_M  (PCR_PARL_CLK_TX_EN_V << PCR_PARL_CLK_TX_EN_S)
+#define PCR_PARL_CLK_TX_EN_V  0x00000001U
+#define PCR_PARL_CLK_TX_EN_S  18
+/** PCR_PARL_TX_RST_EN : R/W; bitpos: [19]; default: 0;
+ *  Set 0 to reset parl tx module
+ */
+#define PCR_PARL_TX_RST_EN    (BIT(19))
+#define PCR_PARL_TX_RST_EN_M  (PCR_PARL_TX_RST_EN_V << PCR_PARL_TX_RST_EN_S)
+#define PCR_PARL_TX_RST_EN_V  0x00000001U
+#define PCR_PARL_TX_RST_EN_S  19
+
+/** PCR_SDIO_SLAVE_CONF_REG register
+ *  SDIO_SLAVE configuration register
+ */
+#define PCR_SDIO_SLAVE_CONF_REG (DR_REG_PCR_BASE + 0xb0)
+/** PCR_SDIO_SLAVE_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable sdio_slave clock
+ */
+#define PCR_SDIO_SLAVE_CLK_EN    (BIT(0))
+#define PCR_SDIO_SLAVE_CLK_EN_M  (PCR_SDIO_SLAVE_CLK_EN_V << PCR_SDIO_SLAVE_CLK_EN_S)
+#define PCR_SDIO_SLAVE_CLK_EN_V  0x00000001U
+#define PCR_SDIO_SLAVE_CLK_EN_S  0
+/** PCR_SDIO_SLAVE_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset sdio_slave module
+ */
+#define PCR_SDIO_SLAVE_RST_EN    (BIT(1))
+#define PCR_SDIO_SLAVE_RST_EN_M  (PCR_SDIO_SLAVE_RST_EN_V << PCR_SDIO_SLAVE_RST_EN_S)
+#define PCR_SDIO_SLAVE_RST_EN_V  0x00000001U
+#define PCR_SDIO_SLAVE_RST_EN_S  1
+
+/** PCR_PVT_MONITOR_CONF_REG register
+ *  PVT_MONITOR configuration register
+ */
+#define PCR_PVT_MONITOR_CONF_REG (DR_REG_PCR_BASE + 0xb4)
+/** PCR_PVT_MONITOR_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable apb clock of pvt module
+ */
+#define PCR_PVT_MONITOR_CLK_EN    (BIT(0))
+#define PCR_PVT_MONITOR_CLK_EN_M  (PCR_PVT_MONITOR_CLK_EN_V << PCR_PVT_MONITOR_CLK_EN_S)
+#define PCR_PVT_MONITOR_CLK_EN_V  0x00000001U
+#define PCR_PVT_MONITOR_CLK_EN_S  0
+/** PCR_PVT_MONITOR_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset all pvt monitor module
+ */
+#define PCR_PVT_MONITOR_RST_EN    (BIT(1))
+#define PCR_PVT_MONITOR_RST_EN_M  (PCR_PVT_MONITOR_RST_EN_V << PCR_PVT_MONITOR_RST_EN_S)
+#define PCR_PVT_MONITOR_RST_EN_V  0x00000001U
+#define PCR_PVT_MONITOR_RST_EN_S  1
+/** PCR_PVT_MONITOR_SITE1_CLK_EN : R/W; bitpos: [2]; default: 1;
+ *  Set 1 to enable function clock of modem pvt module
+ */
+#define PCR_PVT_MONITOR_SITE1_CLK_EN    (BIT(2))
+#define PCR_PVT_MONITOR_SITE1_CLK_EN_M  (PCR_PVT_MONITOR_SITE1_CLK_EN_V << PCR_PVT_MONITOR_SITE1_CLK_EN_S)
+#define PCR_PVT_MONITOR_SITE1_CLK_EN_V  0x00000001U
+#define PCR_PVT_MONITOR_SITE1_CLK_EN_S  2
+/** PCR_PVT_MONITOR_SITE2_CLK_EN : R/W; bitpos: [3]; default: 1;
+ *  Set 1 to enable function clock of cpu pvt module
+ */
+#define PCR_PVT_MONITOR_SITE2_CLK_EN    (BIT(3))
+#define PCR_PVT_MONITOR_SITE2_CLK_EN_M  (PCR_PVT_MONITOR_SITE2_CLK_EN_V << PCR_PVT_MONITOR_SITE2_CLK_EN_S)
+#define PCR_PVT_MONITOR_SITE2_CLK_EN_V  0x00000001U
+#define PCR_PVT_MONITOR_SITE2_CLK_EN_S  3
+/** PCR_PVT_MONITOR_SITE3_CLK_EN : R/W; bitpos: [4]; default: 1;
+ *  Set 1 to enable function clock of hp_peri pvt module
+ */
+#define PCR_PVT_MONITOR_SITE3_CLK_EN    (BIT(4))
+#define PCR_PVT_MONITOR_SITE3_CLK_EN_M  (PCR_PVT_MONITOR_SITE3_CLK_EN_V << PCR_PVT_MONITOR_SITE3_CLK_EN_S)
+#define PCR_PVT_MONITOR_SITE3_CLK_EN_V  0x00000001U
+#define PCR_PVT_MONITOR_SITE3_CLK_EN_S  4
+
+/** PCR_PVT_MONITOR_FUNC_CLK_CONF_REG register
+ *  PVT_MONITOR function clock configuration register
+ */
+#define PCR_PVT_MONITOR_FUNC_CLK_CONF_REG (DR_REG_PCR_BASE + 0xb8)
+/** PCR_PVT_MONITOR_FUNC_CLK_DIV_NUM : R/W; bitpos: [3:0]; default: 0;
+ *  The integral part of the frequency divider factor of the pvt_monitor function clock.
+ */
+#define PCR_PVT_MONITOR_FUNC_CLK_DIV_NUM    0x0000000FU
+#define PCR_PVT_MONITOR_FUNC_CLK_DIV_NUM_M  (PCR_PVT_MONITOR_FUNC_CLK_DIV_NUM_V << PCR_PVT_MONITOR_FUNC_CLK_DIV_NUM_S)
+#define PCR_PVT_MONITOR_FUNC_CLK_DIV_NUM_V  0x0000000FU
+#define PCR_PVT_MONITOR_FUNC_CLK_DIV_NUM_S  0
+/** PCR_PVT_MONITOR_FUNC_CLK_SEL : R/W; bitpos: [20]; default: 0;
+ *  set this field to select clock-source. 0: XTAL, 1(default): 160MHz drived by SPLL
+ *  divided by 3.
+ */
+#define PCR_PVT_MONITOR_FUNC_CLK_SEL    (BIT(20))
+#define PCR_PVT_MONITOR_FUNC_CLK_SEL_M  (PCR_PVT_MONITOR_FUNC_CLK_SEL_V << PCR_PVT_MONITOR_FUNC_CLK_SEL_S)
+#define PCR_PVT_MONITOR_FUNC_CLK_SEL_V  0x00000001U
+#define PCR_PVT_MONITOR_FUNC_CLK_SEL_S  20
+/** PCR_PVT_MONITOR_FUNC_CLK_EN : R/W; bitpos: [22]; default: 1;
+ *  Set 1 to enable source clock of pvt sitex
+ */
+#define PCR_PVT_MONITOR_FUNC_CLK_EN    (BIT(22))
+#define PCR_PVT_MONITOR_FUNC_CLK_EN_M  (PCR_PVT_MONITOR_FUNC_CLK_EN_V << PCR_PVT_MONITOR_FUNC_CLK_EN_S)
+#define PCR_PVT_MONITOR_FUNC_CLK_EN_V  0x00000001U
+#define PCR_PVT_MONITOR_FUNC_CLK_EN_S  22
+
+/** PCR_GDMA_CONF_REG register
+ *  GDMA configuration register
+ */
+#define PCR_GDMA_CONF_REG (DR_REG_PCR_BASE + 0xbc)
+/** PCR_GDMA_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable gdma clock
+ */
+#define PCR_GDMA_CLK_EN    (BIT(0))
+#define PCR_GDMA_CLK_EN_M  (PCR_GDMA_CLK_EN_V << PCR_GDMA_CLK_EN_S)
+#define PCR_GDMA_CLK_EN_V  0x00000001U
+#define PCR_GDMA_CLK_EN_S  0
+/** PCR_GDMA_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset gdma module
+ */
+#define PCR_GDMA_RST_EN    (BIT(1))
+#define PCR_GDMA_RST_EN_M  (PCR_GDMA_RST_EN_V << PCR_GDMA_RST_EN_S)
+#define PCR_GDMA_RST_EN_V  0x00000001U
+#define PCR_GDMA_RST_EN_S  1
+
+/** PCR_SPI2_CONF_REG register
+ *  SPI2 configuration register
+ */
+#define PCR_SPI2_CONF_REG (DR_REG_PCR_BASE + 0xc0)
+/** PCR_SPI2_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable spi2 apb clock
+ */
+#define PCR_SPI2_CLK_EN    (BIT(0))
+#define PCR_SPI2_CLK_EN_M  (PCR_SPI2_CLK_EN_V << PCR_SPI2_CLK_EN_S)
+#define PCR_SPI2_CLK_EN_V  0x00000001U
+#define PCR_SPI2_CLK_EN_S  0
+/** PCR_SPI2_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset spi2 module
+ */
+#define PCR_SPI2_RST_EN    (BIT(1))
+#define PCR_SPI2_RST_EN_M  (PCR_SPI2_RST_EN_V << PCR_SPI2_RST_EN_S)
+#define PCR_SPI2_RST_EN_V  0x00000001U
+#define PCR_SPI2_RST_EN_S  1
+
+/** PCR_SPI2_CLKM_CONF_REG register
+ *  SPI2_CLKM configuration register
+ */
+#define PCR_SPI2_CLKM_CONF_REG (DR_REG_PCR_BASE + 0xc4)
+/** PCR_SPI2_CLKM_SEL : R/W; bitpos: [21:20]; default: 0;
+ *  set this field to select clock-source. 0(default): XTAL, 1: 80MHz, 2: FOSC, 3:
+ *  reserved.
+ */
+#define PCR_SPI2_CLKM_SEL    0x00000003U
+#define PCR_SPI2_CLKM_SEL_M  (PCR_SPI2_CLKM_SEL_V << PCR_SPI2_CLKM_SEL_S)
+#define PCR_SPI2_CLKM_SEL_V  0x00000003U
+#define PCR_SPI2_CLKM_SEL_S  20
+/** PCR_SPI2_CLKM_EN : R/W; bitpos: [22]; default: 1;
+ *  Set 1 to enable spi2 function clock
+ */
+#define PCR_SPI2_CLKM_EN    (BIT(22))
+#define PCR_SPI2_CLKM_EN_M  (PCR_SPI2_CLKM_EN_V << PCR_SPI2_CLKM_EN_S)
+#define PCR_SPI2_CLKM_EN_V  0x00000001U
+#define PCR_SPI2_CLKM_EN_S  22
+
+/** PCR_AES_CONF_REG register
+ *  AES configuration register
+ */
+#define PCR_AES_CONF_REG (DR_REG_PCR_BASE + 0xc8)
+/** PCR_AES_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable aes clock
+ */
+#define PCR_AES_CLK_EN    (BIT(0))
+#define PCR_AES_CLK_EN_M  (PCR_AES_CLK_EN_V << PCR_AES_CLK_EN_S)
+#define PCR_AES_CLK_EN_V  0x00000001U
+#define PCR_AES_CLK_EN_S  0
+/** PCR_AES_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset aes module
+ */
+#define PCR_AES_RST_EN    (BIT(1))
+#define PCR_AES_RST_EN_M  (PCR_AES_RST_EN_V << PCR_AES_RST_EN_S)
+#define PCR_AES_RST_EN_V  0x00000001U
+#define PCR_AES_RST_EN_S  1
+
+/** PCR_SHA_CONF_REG register
+ *  SHA configuration register
+ */
+#define PCR_SHA_CONF_REG (DR_REG_PCR_BASE + 0xcc)
+/** PCR_SHA_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable sha clock
+ */
+#define PCR_SHA_CLK_EN    (BIT(0))
+#define PCR_SHA_CLK_EN_M  (PCR_SHA_CLK_EN_V << PCR_SHA_CLK_EN_S)
+#define PCR_SHA_CLK_EN_V  0x00000001U
+#define PCR_SHA_CLK_EN_S  0
+/** PCR_SHA_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset sha module
+ */
+#define PCR_SHA_RST_EN    (BIT(1))
+#define PCR_SHA_RST_EN_M  (PCR_SHA_RST_EN_V << PCR_SHA_RST_EN_S)
+#define PCR_SHA_RST_EN_V  0x00000001U
+#define PCR_SHA_RST_EN_S  1
+
+/** PCR_RSA_CONF_REG register
+ *  RSA configuration register
+ */
+#define PCR_RSA_CONF_REG (DR_REG_PCR_BASE + 0xd0)
+/** PCR_RSA_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable rsa clock
+ */
+#define PCR_RSA_CLK_EN    (BIT(0))
+#define PCR_RSA_CLK_EN_M  (PCR_RSA_CLK_EN_V << PCR_RSA_CLK_EN_S)
+#define PCR_RSA_CLK_EN_V  0x00000001U
+#define PCR_RSA_CLK_EN_S  0
+/** PCR_RSA_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset rsa module
+ */
+#define PCR_RSA_RST_EN    (BIT(1))
+#define PCR_RSA_RST_EN_M  (PCR_RSA_RST_EN_V << PCR_RSA_RST_EN_S)
+#define PCR_RSA_RST_EN_V  0x00000001U
+#define PCR_RSA_RST_EN_S  1
+
+/** PCR_RSA_PD_CTRL_REG register
+ *  RSA power control register
+ */
+#define PCR_RSA_PD_CTRL_REG (DR_REG_PCR_BASE + 0xd4)
+/** PCR_RSA_MEM_PD : R/W; bitpos: [0]; default: 0;
+ *  Set this bit to power down rsa internal memory.
+ */
+#define PCR_RSA_MEM_PD    (BIT(0))
+#define PCR_RSA_MEM_PD_M  (PCR_RSA_MEM_PD_V << PCR_RSA_MEM_PD_S)
+#define PCR_RSA_MEM_PD_V  0x00000001U
+#define PCR_RSA_MEM_PD_S  0
+/** PCR_RSA_MEM_FORCE_PU : R/W; bitpos: [1]; default: 1;
+ *  Set this bit to force power up rsa internal memory
+ */
+#define PCR_RSA_MEM_FORCE_PU    (BIT(1))
+#define PCR_RSA_MEM_FORCE_PU_M  (PCR_RSA_MEM_FORCE_PU_V << PCR_RSA_MEM_FORCE_PU_S)
+#define PCR_RSA_MEM_FORCE_PU_V  0x00000001U
+#define PCR_RSA_MEM_FORCE_PU_S  1
+/** PCR_RSA_MEM_FORCE_PD : R/W; bitpos: [2]; default: 0;
+ *  Set this bit to force power down rsa internal memory.
+ */
+#define PCR_RSA_MEM_FORCE_PD    (BIT(2))
+#define PCR_RSA_MEM_FORCE_PD_M  (PCR_RSA_MEM_FORCE_PD_V << PCR_RSA_MEM_FORCE_PD_S)
+#define PCR_RSA_MEM_FORCE_PD_V  0x00000001U
+#define PCR_RSA_MEM_FORCE_PD_S  2
+
+/** PCR_ECC_CONF_REG register
+ *  ECC configuration register
+ */
+#define PCR_ECC_CONF_REG (DR_REG_PCR_BASE + 0xd8)
+/** PCR_ECC_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable ecc clock
+ */
+#define PCR_ECC_CLK_EN    (BIT(0))
+#define PCR_ECC_CLK_EN_M  (PCR_ECC_CLK_EN_V << PCR_ECC_CLK_EN_S)
+#define PCR_ECC_CLK_EN_V  0x00000001U
+#define PCR_ECC_CLK_EN_S  0
+/** PCR_ECC_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset ecc module
+ */
+#define PCR_ECC_RST_EN    (BIT(1))
+#define PCR_ECC_RST_EN_M  (PCR_ECC_RST_EN_V << PCR_ECC_RST_EN_S)
+#define PCR_ECC_RST_EN_V  0x00000001U
+#define PCR_ECC_RST_EN_S  1
+
+/** PCR_ECC_PD_CTRL_REG register
+ *  ECC power control register
+ */
+#define PCR_ECC_PD_CTRL_REG (DR_REG_PCR_BASE + 0xdc)
+/** PCR_ECC_MEM_PD : R/W; bitpos: [0]; default: 0;
+ *  Set this bit to power down ecc internal memory.
+ */
+#define PCR_ECC_MEM_PD    (BIT(0))
+#define PCR_ECC_MEM_PD_M  (PCR_ECC_MEM_PD_V << PCR_ECC_MEM_PD_S)
+#define PCR_ECC_MEM_PD_V  0x00000001U
+#define PCR_ECC_MEM_PD_S  0
+/** PCR_ECC_MEM_FORCE_PU : R/W; bitpos: [1]; default: 1;
+ *  Set this bit to force power up ecc internal memory
+ */
+#define PCR_ECC_MEM_FORCE_PU    (BIT(1))
+#define PCR_ECC_MEM_FORCE_PU_M  (PCR_ECC_MEM_FORCE_PU_V << PCR_ECC_MEM_FORCE_PU_S)
+#define PCR_ECC_MEM_FORCE_PU_V  0x00000001U
+#define PCR_ECC_MEM_FORCE_PU_S  1
+/** PCR_ECC_MEM_FORCE_PD : R/W; bitpos: [2]; default: 0;
+ *  Set this bit to force power down ecc internal memory.
+ */
+#define PCR_ECC_MEM_FORCE_PD    (BIT(2))
+#define PCR_ECC_MEM_FORCE_PD_M  (PCR_ECC_MEM_FORCE_PD_V << PCR_ECC_MEM_FORCE_PD_S)
+#define PCR_ECC_MEM_FORCE_PD_V  0x00000001U
+#define PCR_ECC_MEM_FORCE_PD_S  2
+
+/** PCR_DS_CONF_REG register
+ *  DS configuration register
+ */
+#define PCR_DS_CONF_REG (DR_REG_PCR_BASE + 0xe0)
+/** PCR_DS_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable ds clock
+ */
+#define PCR_DS_CLK_EN    (BIT(0))
+#define PCR_DS_CLK_EN_M  (PCR_DS_CLK_EN_V << PCR_DS_CLK_EN_S)
+#define PCR_DS_CLK_EN_V  0x00000001U
+#define PCR_DS_CLK_EN_S  0
+/** PCR_DS_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset ds module
+ */
+#define PCR_DS_RST_EN    (BIT(1))
+#define PCR_DS_RST_EN_M  (PCR_DS_RST_EN_V << PCR_DS_RST_EN_S)
+#define PCR_DS_RST_EN_V  0x00000001U
+#define PCR_DS_RST_EN_S  1
+
+/** PCR_HMAC_CONF_REG register
+ *  HMAC configuration register
+ */
+#define PCR_HMAC_CONF_REG (DR_REG_PCR_BASE + 0xe4)
+/** PCR_HMAC_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable hmac clock
+ */
+#define PCR_HMAC_CLK_EN    (BIT(0))
+#define PCR_HMAC_CLK_EN_M  (PCR_HMAC_CLK_EN_V << PCR_HMAC_CLK_EN_S)
+#define PCR_HMAC_CLK_EN_V  0x00000001U
+#define PCR_HMAC_CLK_EN_S  0
+/** PCR_HMAC_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset hmac module
+ */
+#define PCR_HMAC_RST_EN    (BIT(1))
+#define PCR_HMAC_RST_EN_M  (PCR_HMAC_RST_EN_V << PCR_HMAC_RST_EN_S)
+#define PCR_HMAC_RST_EN_V  0x00000001U
+#define PCR_HMAC_RST_EN_S  1
+
+/** PCR_IOMUX_CONF_REG register
+ *  IOMUX configuration register
+ */
+#define PCR_IOMUX_CONF_REG (DR_REG_PCR_BASE + 0xe8)
+/** PCR_IOMUX_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable iomux apb clock
+ */
+#define PCR_IOMUX_CLK_EN    (BIT(0))
+#define PCR_IOMUX_CLK_EN_M  (PCR_IOMUX_CLK_EN_V << PCR_IOMUX_CLK_EN_S)
+#define PCR_IOMUX_CLK_EN_V  0x00000001U
+#define PCR_IOMUX_CLK_EN_S  0
+/** PCR_IOMUX_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset iomux module
+ */
+#define PCR_IOMUX_RST_EN    (BIT(1))
+#define PCR_IOMUX_RST_EN_M  (PCR_IOMUX_RST_EN_V << PCR_IOMUX_RST_EN_S)
+#define PCR_IOMUX_RST_EN_V  0x00000001U
+#define PCR_IOMUX_RST_EN_S  1
+
+/** PCR_IOMUX_CLK_CONF_REG register
+ *  IOMUX_CLK configuration register
+ */
+#define PCR_IOMUX_CLK_CONF_REG (DR_REG_PCR_BASE + 0xec)
+/** PCR_IOMUX_FUNC_CLK_SEL : R/W; bitpos: [21:20]; default: 3;
+ *  set this field to select clock-source. 0: do not select anyone clock, 1: 80MHz, 2:
+ *  FOSC, 3(default): XTAL.
+ */
+#define PCR_IOMUX_FUNC_CLK_SEL    0x00000003U
+#define PCR_IOMUX_FUNC_CLK_SEL_M  (PCR_IOMUX_FUNC_CLK_SEL_V << PCR_IOMUX_FUNC_CLK_SEL_S)
+#define PCR_IOMUX_FUNC_CLK_SEL_V  0x00000003U
+#define PCR_IOMUX_FUNC_CLK_SEL_S  20
+/** PCR_IOMUX_FUNC_CLK_EN : R/W; bitpos: [22]; default: 1;
+ *  Set 1 to enable iomux function clock
+ */
+#define PCR_IOMUX_FUNC_CLK_EN    (BIT(22))
+#define PCR_IOMUX_FUNC_CLK_EN_M  (PCR_IOMUX_FUNC_CLK_EN_V << PCR_IOMUX_FUNC_CLK_EN_S)
+#define PCR_IOMUX_FUNC_CLK_EN_V  0x00000001U
+#define PCR_IOMUX_FUNC_CLK_EN_S  22
+
+/** PCR_MEM_MONITOR_CONF_REG register
+ *  MEM_MONITOR configuration register
+ */
+#define PCR_MEM_MONITOR_CONF_REG (DR_REG_PCR_BASE + 0xf0)
+/** PCR_MEM_MONITOR_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable mem_monitor clock
+ */
+#define PCR_MEM_MONITOR_CLK_EN    (BIT(0))
+#define PCR_MEM_MONITOR_CLK_EN_M  (PCR_MEM_MONITOR_CLK_EN_V << PCR_MEM_MONITOR_CLK_EN_S)
+#define PCR_MEM_MONITOR_CLK_EN_V  0x00000001U
+#define PCR_MEM_MONITOR_CLK_EN_S  0
+/** PCR_MEM_MONITOR_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset mem_monitor module
+ */
+#define PCR_MEM_MONITOR_RST_EN    (BIT(1))
+#define PCR_MEM_MONITOR_RST_EN_M  (PCR_MEM_MONITOR_RST_EN_V << PCR_MEM_MONITOR_RST_EN_S)
+#define PCR_MEM_MONITOR_RST_EN_V  0x00000001U
+#define PCR_MEM_MONITOR_RST_EN_S  1
+
+/** PCR_REGDMA_CONF_REG register
+ *  REGDMA configuration register
+ */
+#define PCR_REGDMA_CONF_REG (DR_REG_PCR_BASE + 0xf4)
+/** PCR_REGDMA_CLK_EN : R/W; bitpos: [0]; default: 0;
+ *  Set 1 to enable regdma clock
+ */
+#define PCR_REGDMA_CLK_EN    (BIT(0))
+#define PCR_REGDMA_CLK_EN_M  (PCR_REGDMA_CLK_EN_V << PCR_REGDMA_CLK_EN_S)
+#define PCR_REGDMA_CLK_EN_V  0x00000001U
+#define PCR_REGDMA_CLK_EN_S  0
+/** PCR_REGDMA_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset regdma module
+ */
+#define PCR_REGDMA_RST_EN    (BIT(1))
+#define PCR_REGDMA_RST_EN_M  (PCR_REGDMA_RST_EN_V << PCR_REGDMA_RST_EN_S)
+#define PCR_REGDMA_RST_EN_V  0x00000001U
+#define PCR_REGDMA_RST_EN_S  1
+
+/** PCR_RETENTION_CONF_REG register
+ *  retention configuration register
+ */
+#define PCR_RETENTION_CONF_REG (DR_REG_PCR_BASE + 0xf8)
+/** PCR_RETENTION_CLK_EN : R/W; bitpos: [0]; default: 0;
+ *  Set 1 to enable retention clock
+ */
+#define PCR_RETENTION_CLK_EN    (BIT(0))
+#define PCR_RETENTION_CLK_EN_M  (PCR_RETENTION_CLK_EN_V << PCR_RETENTION_CLK_EN_S)
+#define PCR_RETENTION_CLK_EN_V  0x00000001U
+#define PCR_RETENTION_CLK_EN_S  0
+/** PCR_RETENTION_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset retention module
+ */
+#define PCR_RETENTION_RST_EN    (BIT(1))
+#define PCR_RETENTION_RST_EN_M  (PCR_RETENTION_RST_EN_V << PCR_RETENTION_RST_EN_S)
+#define PCR_RETENTION_RST_EN_V  0x00000001U
+#define PCR_RETENTION_RST_EN_S  1
+
+/** PCR_TRACE_CONF_REG register
+ *  TRACE configuration register
+ */
+#define PCR_TRACE_CONF_REG (DR_REG_PCR_BASE + 0xfc)
+/** PCR_TRACE_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable trace clock
+ */
+#define PCR_TRACE_CLK_EN    (BIT(0))
+#define PCR_TRACE_CLK_EN_M  (PCR_TRACE_CLK_EN_V << PCR_TRACE_CLK_EN_S)
+#define PCR_TRACE_CLK_EN_V  0x00000001U
+#define PCR_TRACE_CLK_EN_S  0
+/** PCR_TRACE_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset trace module
+ */
+#define PCR_TRACE_RST_EN    (BIT(1))
+#define PCR_TRACE_RST_EN_M  (PCR_TRACE_RST_EN_V << PCR_TRACE_RST_EN_S)
+#define PCR_TRACE_RST_EN_V  0x00000001U
+#define PCR_TRACE_RST_EN_S  1
+
+/** PCR_ASSIST_CONF_REG register
+ *  ASSIST configuration register
+ */
+#define PCR_ASSIST_CONF_REG (DR_REG_PCR_BASE + 0x100)
+/** PCR_ASSIST_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable assist clock
+ */
+#define PCR_ASSIST_CLK_EN    (BIT(0))
+#define PCR_ASSIST_CLK_EN_M  (PCR_ASSIST_CLK_EN_V << PCR_ASSIST_CLK_EN_S)
+#define PCR_ASSIST_CLK_EN_V  0x00000001U
+#define PCR_ASSIST_CLK_EN_S  0
+/** PCR_ASSIST_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset assist module
+ */
+#define PCR_ASSIST_RST_EN    (BIT(1))
+#define PCR_ASSIST_RST_EN_M  (PCR_ASSIST_RST_EN_V << PCR_ASSIST_RST_EN_S)
+#define PCR_ASSIST_RST_EN_V  0x00000001U
+#define PCR_ASSIST_RST_EN_S  1
+
+/** PCR_CACHE_CONF_REG register
+ *  CACHE configuration register
+ */
+#define PCR_CACHE_CONF_REG (DR_REG_PCR_BASE + 0x104)
+/** PCR_CACHE_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable cache clock
+ */
+#define PCR_CACHE_CLK_EN    (BIT(0))
+#define PCR_CACHE_CLK_EN_M  (PCR_CACHE_CLK_EN_V << PCR_CACHE_CLK_EN_S)
+#define PCR_CACHE_CLK_EN_V  0x00000001U
+#define PCR_CACHE_CLK_EN_S  0
+/** PCR_CACHE_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset cache module
+ */
+#define PCR_CACHE_RST_EN    (BIT(1))
+#define PCR_CACHE_RST_EN_M  (PCR_CACHE_RST_EN_V << PCR_CACHE_RST_EN_S)
+#define PCR_CACHE_RST_EN_V  0x00000001U
+#define PCR_CACHE_RST_EN_S  1
+
+/** PCR_MODEM_APB_CONF_REG register
+ *  MODEM_APB configuration register
+ */
+#define PCR_MODEM_APB_CONF_REG (DR_REG_PCR_BASE + 0x108)
+/** PCR_MODEM_APB_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  This field indicates if modem_apb clock is enable. 0: disable, 1: enable(default).
+ */
+#define PCR_MODEM_APB_CLK_EN    (BIT(0))
+#define PCR_MODEM_APB_CLK_EN_M  (PCR_MODEM_APB_CLK_EN_V << PCR_MODEM_APB_CLK_EN_S)
+#define PCR_MODEM_APB_CLK_EN_V  0x00000001U
+#define PCR_MODEM_APB_CLK_EN_S  0
+/** PCR_MODEM_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set this file as 1 to reset modem-subsystem.
+ */
+#define PCR_MODEM_RST_EN    (BIT(1))
+#define PCR_MODEM_RST_EN_M  (PCR_MODEM_RST_EN_V << PCR_MODEM_RST_EN_S)
+#define PCR_MODEM_RST_EN_V  0x00000001U
+#define PCR_MODEM_RST_EN_S  1
+
+/** PCR_TIMEOUT_CONF_REG register
+ *  TIMEOUT configuration register
+ */
+#define PCR_TIMEOUT_CONF_REG (DR_REG_PCR_BASE + 0x10c)
+/** PCR_CPU_TIMEOUT_RST_EN : R/W; bitpos: [1]; default: 0;
+ *  Set 0 to reset cpu_peri timeout module
+ */
+#define PCR_CPU_TIMEOUT_RST_EN    (BIT(1))
+#define PCR_CPU_TIMEOUT_RST_EN_M  (PCR_CPU_TIMEOUT_RST_EN_V << PCR_CPU_TIMEOUT_RST_EN_S)
+#define PCR_CPU_TIMEOUT_RST_EN_V  0x00000001U
+#define PCR_CPU_TIMEOUT_RST_EN_S  1
+/** PCR_HP_TIMEOUT_RST_EN : R/W; bitpos: [2]; default: 0;
+ *  Set 0 to reset hp_peri timeout module and hp_modem timeout module
+ */
+#define PCR_HP_TIMEOUT_RST_EN    (BIT(2))
+#define PCR_HP_TIMEOUT_RST_EN_M  (PCR_HP_TIMEOUT_RST_EN_V << PCR_HP_TIMEOUT_RST_EN_S)
+#define PCR_HP_TIMEOUT_RST_EN_V  0x00000001U
+#define PCR_HP_TIMEOUT_RST_EN_S  2
+
+/** PCR_SYSCLK_CONF_REG register
+ *  SYSCLK configuration register
+ */
+#define PCR_SYSCLK_CONF_REG (DR_REG_PCR_BASE + 0x110)
+/** PCR_LS_DIV_NUM : HRO; bitpos: [7:0]; default: 0;
+ *  clk_hproot is div1 of low-speed clock-source if clck-source is a low-speed
+ *  clock-source such as XTAL/FOSC.
+ */
+#define PCR_LS_DIV_NUM    0x000000FFU
+#define PCR_LS_DIV_NUM_M  (PCR_LS_DIV_NUM_V << PCR_LS_DIV_NUM_S)
+#define PCR_LS_DIV_NUM_V  0x000000FFU
+#define PCR_LS_DIV_NUM_S  0
+/** PCR_HS_DIV_NUM : HRO; bitpos: [15:8]; default: 2;
+ *  clk_hproot is div3 of SPLL if the clock-source is high-speed clock SPLL.
+ */
+#define PCR_HS_DIV_NUM    0x000000FFU
+#define PCR_HS_DIV_NUM_M  (PCR_HS_DIV_NUM_V << PCR_HS_DIV_NUM_S)
+#define PCR_HS_DIV_NUM_V  0x000000FFU
+#define PCR_HS_DIV_NUM_S  8
+/** PCR_SOC_CLK_SEL : R/W; bitpos: [17:16]; default: 0;
+ *  This field is used to select clock source. 0: XTAL, 1: SPLL, 2: FOSC, 3: reserved.
+ */
+#define PCR_SOC_CLK_SEL    0x00000003U
+#define PCR_SOC_CLK_SEL_M  (PCR_SOC_CLK_SEL_V << PCR_SOC_CLK_SEL_S)
+#define PCR_SOC_CLK_SEL_V  0x00000003U
+#define PCR_SOC_CLK_SEL_S  16
+/** PCR_CLK_XTAL_FREQ : RO; bitpos: [30:24]; default: 40;
+ *  This field indicates the frequency(MHz) of XTAL.
+ */
+#define PCR_CLK_XTAL_FREQ    0x0000007FU
+#define PCR_CLK_XTAL_FREQ_M  (PCR_CLK_XTAL_FREQ_V << PCR_CLK_XTAL_FREQ_S)
+#define PCR_CLK_XTAL_FREQ_V  0x0000007FU
+#define PCR_CLK_XTAL_FREQ_S  24
+
+/** PCR_CPU_WAITI_CONF_REG register
+ *  CPU_WAITI configuration register
+ */
+#define PCR_CPU_WAITI_CONF_REG (DR_REG_PCR_BASE + 0x114)
+/** PCR_CPUPERIOD_SEL : HRO; bitpos: [1:0]; default: 1;
+ *  Reserved. This filed has been replaced by PCR_CPU_HS_DIV_NUM and PCR_CPU_LS_DIV_NUM
+ */
+#define PCR_CPUPERIOD_SEL    0x00000003U
+#define PCR_CPUPERIOD_SEL_M  (PCR_CPUPERIOD_SEL_V << PCR_CPUPERIOD_SEL_S)
+#define PCR_CPUPERIOD_SEL_V  0x00000003U
+#define PCR_CPUPERIOD_SEL_S  0
+/** PCR_PLL_FREQ_SEL : HRO; bitpos: [2]; default: 1;
+ *  Reserved. This filed has been replaced by PCR_CPU_HS_DIV_NUM and PCR_CPU_LS_DIV_NUM
+ */
+#define PCR_PLL_FREQ_SEL    (BIT(2))
+#define PCR_PLL_FREQ_SEL_M  (PCR_PLL_FREQ_SEL_V << PCR_PLL_FREQ_SEL_S)
+#define PCR_PLL_FREQ_SEL_V  0x00000001U
+#define PCR_PLL_FREQ_SEL_S  2
+/** PCR_CPU_WAIT_MODE_FORCE_ON : R/W; bitpos: [3]; default: 1;
+ *  Set 1 to force cpu_waiti_clk enable.
+ */
+#define PCR_CPU_WAIT_MODE_FORCE_ON    (BIT(3))
+#define PCR_CPU_WAIT_MODE_FORCE_ON_M  (PCR_CPU_WAIT_MODE_FORCE_ON_V << PCR_CPU_WAIT_MODE_FORCE_ON_S)
+#define PCR_CPU_WAIT_MODE_FORCE_ON_V  0x00000001U
+#define PCR_CPU_WAIT_MODE_FORCE_ON_S  3
+/** PCR_CPU_WAITI_DELAY_NUM : R/W; bitpos: [7:4]; default: 0;
+ *  This field used to set delay cycle when cpu enter waiti mode, after delay waiti_clk
+ *  will close
+ */
+#define PCR_CPU_WAITI_DELAY_NUM    0x0000000FU
+#define PCR_CPU_WAITI_DELAY_NUM_M  (PCR_CPU_WAITI_DELAY_NUM_V << PCR_CPU_WAITI_DELAY_NUM_S)
+#define PCR_CPU_WAITI_DELAY_NUM_V  0x0000000FU
+#define PCR_CPU_WAITI_DELAY_NUM_S  4
+
+/** PCR_CPU_FREQ_CONF_REG register
+ *  CPU_FREQ configuration register
+ */
+#define PCR_CPU_FREQ_CONF_REG (DR_REG_PCR_BASE + 0x118)
+/** PCR_CPU_LS_DIV_NUM : R/W; bitpos: [7:0]; default: 0;
+ *  Set as one within (0,1,3) to generate clk_cpu drived by clk_hproot. The clk_cpu is
+ *  div1(default)/div2/div4 of clk_hproot. This field is only avaliable for low-speed
+ *  clock-source such as XTAL/FOSC, and should be used together with PCR_AHB_LS_DIV_NUM.
+ */
+#define PCR_CPU_LS_DIV_NUM    0x000000FFU
+#define PCR_CPU_LS_DIV_NUM_M  (PCR_CPU_LS_DIV_NUM_V << PCR_CPU_LS_DIV_NUM_S)
+#define PCR_CPU_LS_DIV_NUM_V  0x000000FFU
+#define PCR_CPU_LS_DIV_NUM_S  0
+/** PCR_CPU_HS_DIV_NUM : R/W; bitpos: [15:8]; default: 0;
+ *  Set as one within (0,1,3) to generate clk_cpu drived by clk_hproot. The clk_cpu is
+ *  div1(default)/div2/div4 of clk_hproot. This field is only avaliable for high-speed
+ *  clock-source such as SPLL, and should be used together with PCR_AHB_HS_DIV_NUM.
+ */
+#define PCR_CPU_HS_DIV_NUM    0x000000FFU
+#define PCR_CPU_HS_DIV_NUM_M  (PCR_CPU_HS_DIV_NUM_V << PCR_CPU_HS_DIV_NUM_S)
+#define PCR_CPU_HS_DIV_NUM_V  0x000000FFU
+#define PCR_CPU_HS_DIV_NUM_S  8
+/** PCR_CPU_HS_120M_FORCE : R/W; bitpos: [16]; default: 0;
+ *  Given that PCR_CPU_HS_DIV_NUM is 0, set this field as 1 to force clk_cpu at 120MHz.
+ *  Only avaliable when PCR_CPU_HS_DIV_NUM is 0 and clk_cpu is driven by SPLL.
+ */
+#define PCR_CPU_HS_120M_FORCE    (BIT(16))
+#define PCR_CPU_HS_120M_FORCE_M  (PCR_CPU_HS_120M_FORCE_V << PCR_CPU_HS_120M_FORCE_S)
+#define PCR_CPU_HS_120M_FORCE_V  0x00000001U
+#define PCR_CPU_HS_120M_FORCE_S  16
+
+/** PCR_AHB_FREQ_CONF_REG register
+ *  AHB_FREQ configuration register
+ */
+#define PCR_AHB_FREQ_CONF_REG (DR_REG_PCR_BASE + 0x11c)
+/** PCR_AHB_LS_DIV_NUM : R/W; bitpos: [7:0]; default: 0;
+ *  Set as one within (0,1,3,7) to generate clk_ahb drived by clk_hproot. The clk_ahb
+ *  is div1(default)/div2/div4/div8 of clk_hproot. This field is only avaliable for
+ *  low-speed clock-source such as XTAL/FOSC, and should be used together with
+ *  PCR_CPU_LS_DIV_NUM.
+ */
+#define PCR_AHB_LS_DIV_NUM    0x000000FFU
+#define PCR_AHB_LS_DIV_NUM_M  (PCR_AHB_LS_DIV_NUM_V << PCR_AHB_LS_DIV_NUM_S)
+#define PCR_AHB_LS_DIV_NUM_V  0x000000FFU
+#define PCR_AHB_LS_DIV_NUM_S  0
+/** PCR_AHB_HS_DIV_NUM : R/W; bitpos: [15:8]; default: 3;
+ *  Set as one within (3,7,15) to generate clk_ahb drived by clk_hproot. The clk_ahb is
+ *  div4(default)/div8/div16 of clk_hproot. This field is only avaliable for high-speed
+ *  clock-source such as SPLL, and should be used together with PCR_CPU_HS_DIV_NUM.
+ */
+#define PCR_AHB_HS_DIV_NUM    0x000000FFU
+#define PCR_AHB_HS_DIV_NUM_M  (PCR_AHB_HS_DIV_NUM_V << PCR_AHB_HS_DIV_NUM_S)
+#define PCR_AHB_HS_DIV_NUM_V  0x000000FFU
+#define PCR_AHB_HS_DIV_NUM_S  8
+
+/** PCR_APB_FREQ_CONF_REG register
+ *  APB_FREQ configuration register
+ */
+#define PCR_APB_FREQ_CONF_REG (DR_REG_PCR_BASE + 0x120)
+/** PCR_APB_DECREASE_DIV_NUM : R/W; bitpos: [7:0]; default: 0;
+ *  If this field's value is grater than PCR_APB_DIV_NUM, the clk_apb will be
+ *  automatically down to clk_apb_decrease only when no access is on apb-bus, and will
+ *  recover to the previous frequency when a new access appears on apb-bus. Set as one
+ *  within (0,1,3) to set clk_apb_decrease as div1/div2/div4(default) of clk_ahb. Note
+ *  that enable this function will reduce performance. Users can set this field as zero
+ *  to disable the auto-decrease-apb-freq function. By default, this function is
+ *  disable.
+ */
+#define PCR_APB_DECREASE_DIV_NUM    0x000000FFU
+#define PCR_APB_DECREASE_DIV_NUM_M  (PCR_APB_DECREASE_DIV_NUM_V << PCR_APB_DECREASE_DIV_NUM_S)
+#define PCR_APB_DECREASE_DIV_NUM_V  0x000000FFU
+#define PCR_APB_DECREASE_DIV_NUM_S  0
+/** PCR_APB_DIV_NUM : R/W; bitpos: [15:8]; default: 0;
+ *  Set as one within (0,1,3) to generate clk_apb drived by clk_ahb. The clk_apb is
+ *  div1(default)/div2/div4 of clk_ahb.
+ */
+#define PCR_APB_DIV_NUM    0x000000FFU
+#define PCR_APB_DIV_NUM_M  (PCR_APB_DIV_NUM_V << PCR_APB_DIV_NUM_S)
+#define PCR_APB_DIV_NUM_V  0x000000FFU
+#define PCR_APB_DIV_NUM_S  8
+
+/** PCR_SYSCLK_FREQ_QUERY_0_REG register
+ *  SYSCLK frequency query 0 register
+ */
+#define PCR_SYSCLK_FREQ_QUERY_0_REG (DR_REG_PCR_BASE + 0x124)
+/** PCR_FOSC_FREQ : HRO; bitpos: [7:0]; default: 20;
+ *  This field indicates the frequency(MHz) of FOSC.
+ */
+#define PCR_FOSC_FREQ    0x000000FFU
+#define PCR_FOSC_FREQ_M  (PCR_FOSC_FREQ_V << PCR_FOSC_FREQ_S)
+#define PCR_FOSC_FREQ_V  0x000000FFU
+#define PCR_FOSC_FREQ_S  0
+/** PCR_PLL_FREQ : HRO; bitpos: [17:8]; default: 480;
+ *  This field indicates the frequency(MHz) of SPLL.
+ */
+#define PCR_PLL_FREQ    0x000003FFU
+#define PCR_PLL_FREQ_M  (PCR_PLL_FREQ_V << PCR_PLL_FREQ_S)
+#define PCR_PLL_FREQ_V  0x000003FFU
+#define PCR_PLL_FREQ_S  8
+
+/** PCR_PLL_DIV_CLK_EN_REG register
+ *  SPLL DIV clock-gating configuration register
+ */
+#define PCR_PLL_DIV_CLK_EN_REG (DR_REG_PCR_BASE + 0x128)
+/** PCR_PLL_240M_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  This field is used to open 240 MHz clock (div2 of SPLL) drived from SPLL. 0: close,
+ *  1: open(default). Only avaliable when high-speed clock-source SPLL is active.
+ */
+#define PCR_PLL_240M_CLK_EN    (BIT(0))
+#define PCR_PLL_240M_CLK_EN_M  (PCR_PLL_240M_CLK_EN_V << PCR_PLL_240M_CLK_EN_S)
+#define PCR_PLL_240M_CLK_EN_V  0x00000001U
+#define PCR_PLL_240M_CLK_EN_S  0
+/** PCR_PLL_160M_CLK_EN : R/W; bitpos: [1]; default: 1;
+ *  This field is used to open 160 MHz clock (div3 of SPLL) drived from SPLL. 0: close,
+ *  1: open(default). Only avaliable when high-speed clock-source SPLL is active.
+ */
+#define PCR_PLL_160M_CLK_EN    (BIT(1))
+#define PCR_PLL_160M_CLK_EN_M  (PCR_PLL_160M_CLK_EN_V << PCR_PLL_160M_CLK_EN_S)
+#define PCR_PLL_160M_CLK_EN_V  0x00000001U
+#define PCR_PLL_160M_CLK_EN_S  1
+/** PCR_PLL_120M_CLK_EN : R/W; bitpos: [2]; default: 1;
+ *  This field is used to open 120 MHz clock (div4 of SPLL) drived from SPLL. 0: close,
+ *  1: open(default). Only avaliable when high-speed clock-source SPLL is active.
+ */
+#define PCR_PLL_120M_CLK_EN    (BIT(2))
+#define PCR_PLL_120M_CLK_EN_M  (PCR_PLL_120M_CLK_EN_V << PCR_PLL_120M_CLK_EN_S)
+#define PCR_PLL_120M_CLK_EN_V  0x00000001U
+#define PCR_PLL_120M_CLK_EN_S  2
+/** PCR_PLL_80M_CLK_EN : R/W; bitpos: [3]; default: 1;
+ *  This field is used to open 80 MHz clock (div6  of SPLL) drived from SPLL. 0: close,
+ *  1: open(default). Only avaliable when high-speed clock-source SPLL is active.
+ */
+#define PCR_PLL_80M_CLK_EN    (BIT(3))
+#define PCR_PLL_80M_CLK_EN_M  (PCR_PLL_80M_CLK_EN_V << PCR_PLL_80M_CLK_EN_S)
+#define PCR_PLL_80M_CLK_EN_V  0x00000001U
+#define PCR_PLL_80M_CLK_EN_S  3
+/** PCR_PLL_48M_CLK_EN : R/W; bitpos: [4]; default: 1;
+ *  This field is used to open 48 MHz clock (div10 of SPLL) drived from SPLL. 0: close,
+ *  1: open(default). Only avaliable when high-speed clock-source SPLL is active.
+ */
+#define PCR_PLL_48M_CLK_EN    (BIT(4))
+#define PCR_PLL_48M_CLK_EN_M  (PCR_PLL_48M_CLK_EN_V << PCR_PLL_48M_CLK_EN_S)
+#define PCR_PLL_48M_CLK_EN_V  0x00000001U
+#define PCR_PLL_48M_CLK_EN_S  4
+/** PCR_PLL_40M_CLK_EN : R/W; bitpos: [5]; default: 1;
+ *  This field is used to open 40 MHz clock (div12 of SPLL) drived from SPLL. 0: close,
+ *  1: open(default). Only avaliable when high-speed clock-source SPLL is active.
+ */
+#define PCR_PLL_40M_CLK_EN    (BIT(5))
+#define PCR_PLL_40M_CLK_EN_M  (PCR_PLL_40M_CLK_EN_V << PCR_PLL_40M_CLK_EN_S)
+#define PCR_PLL_40M_CLK_EN_V  0x00000001U
+#define PCR_PLL_40M_CLK_EN_S  5
+/** PCR_PLL_20M_CLK_EN : R/W; bitpos: [6]; default: 1;
+ *  This field is used to open 20 MHz clock (div24 of SPLL) drived from SPLL. 0: close,
+ *  1: open(default). Only avaliable when high-speed clock-source SPLL is active.
+ */
+#define PCR_PLL_20M_CLK_EN    (BIT(6))
+#define PCR_PLL_20M_CLK_EN_M  (PCR_PLL_20M_CLK_EN_V << PCR_PLL_20M_CLK_EN_S)
+#define PCR_PLL_20M_CLK_EN_V  0x00000001U
+#define PCR_PLL_20M_CLK_EN_S  6
+
+/** PCR_CTRL_CLK_OUT_EN_REG register
+ *  CLK_OUT_EN configuration register
+ */
+#define PCR_CTRL_CLK_OUT_EN_REG (DR_REG_PCR_BASE + 0x12c)
+/** PCR_CLK20_OEN : R/W; bitpos: [0]; default: 1;
+ *  Set 1 to enable 20m clock
+ */
+#define PCR_CLK20_OEN    (BIT(0))
+#define PCR_CLK20_OEN_M  (PCR_CLK20_OEN_V << PCR_CLK20_OEN_S)
+#define PCR_CLK20_OEN_V  0x00000001U
+#define PCR_CLK20_OEN_S  0
+/** PCR_CLK22_OEN : R/W; bitpos: [1]; default: 1;
+ *  Set 1 to enable 22m clock
+ */
+#define PCR_CLK22_OEN    (BIT(1))
+#define PCR_CLK22_OEN_M  (PCR_CLK22_OEN_V << PCR_CLK22_OEN_S)
+#define PCR_CLK22_OEN_V  0x00000001U
+#define PCR_CLK22_OEN_S  1
+/** PCR_CLK44_OEN : R/W; bitpos: [2]; default: 1;
+ *  Set 1 to enable 44m clock
+ */
+#define PCR_CLK44_OEN    (BIT(2))
+#define PCR_CLK44_OEN_M  (PCR_CLK44_OEN_V << PCR_CLK44_OEN_S)
+#define PCR_CLK44_OEN_V  0x00000001U
+#define PCR_CLK44_OEN_S  2
+/** PCR_CLK_BB_OEN : R/W; bitpos: [3]; default: 1;
+ *  Set 1 to enable bb clock
+ */
+#define PCR_CLK_BB_OEN    (BIT(3))
+#define PCR_CLK_BB_OEN_M  (PCR_CLK_BB_OEN_V << PCR_CLK_BB_OEN_S)
+#define PCR_CLK_BB_OEN_V  0x00000001U
+#define PCR_CLK_BB_OEN_S  3
+/** PCR_CLK80_OEN : R/W; bitpos: [4]; default: 1;
+ *  Set 1 to enable 80m clock
+ */
+#define PCR_CLK80_OEN    (BIT(4))
+#define PCR_CLK80_OEN_M  (PCR_CLK80_OEN_V << PCR_CLK80_OEN_S)
+#define PCR_CLK80_OEN_V  0x00000001U
+#define PCR_CLK80_OEN_S  4
+/** PCR_CLK160_OEN : R/W; bitpos: [5]; default: 1;
+ *  Set 1 to enable 160m clock
+ */
+#define PCR_CLK160_OEN    (BIT(5))
+#define PCR_CLK160_OEN_M  (PCR_CLK160_OEN_V << PCR_CLK160_OEN_S)
+#define PCR_CLK160_OEN_V  0x00000001U
+#define PCR_CLK160_OEN_S  5
+/** PCR_CLK_320M_OEN : R/W; bitpos: [6]; default: 1;
+ *  Set 1 to enable 320m clock
+ */
+#define PCR_CLK_320M_OEN    (BIT(6))
+#define PCR_CLK_320M_OEN_M  (PCR_CLK_320M_OEN_V << PCR_CLK_320M_OEN_S)
+#define PCR_CLK_320M_OEN_V  0x00000001U
+#define PCR_CLK_320M_OEN_S  6
+/** PCR_CLK_ADC_INF_OEN : R/W; bitpos: [7]; default: 1;
+ *  Reserved
+ */
+#define PCR_CLK_ADC_INF_OEN    (BIT(7))
+#define PCR_CLK_ADC_INF_OEN_M  (PCR_CLK_ADC_INF_OEN_V << PCR_CLK_ADC_INF_OEN_S)
+#define PCR_CLK_ADC_INF_OEN_V  0x00000001U
+#define PCR_CLK_ADC_INF_OEN_S  7
+/** PCR_CLK_DAC_CPU_OEN : R/W; bitpos: [8]; default: 1;
+ *  Reserved
+ */
+#define PCR_CLK_DAC_CPU_OEN    (BIT(8))
+#define PCR_CLK_DAC_CPU_OEN_M  (PCR_CLK_DAC_CPU_OEN_V << PCR_CLK_DAC_CPU_OEN_S)
+#define PCR_CLK_DAC_CPU_OEN_V  0x00000001U
+#define PCR_CLK_DAC_CPU_OEN_S  8
+/** PCR_CLK40X_BB_OEN : R/W; bitpos: [9]; default: 1;
+ *  Set 1 to enable 40x_bb clock
+ */
+#define PCR_CLK40X_BB_OEN    (BIT(9))
+#define PCR_CLK40X_BB_OEN_M  (PCR_CLK40X_BB_OEN_V << PCR_CLK40X_BB_OEN_S)
+#define PCR_CLK40X_BB_OEN_V  0x00000001U
+#define PCR_CLK40X_BB_OEN_S  9
+/** PCR_CLK_XTAL_OEN : R/W; bitpos: [10]; default: 1;
+ *  Set 1 to enable xtal clock
+ */
+#define PCR_CLK_XTAL_OEN    (BIT(10))
+#define PCR_CLK_XTAL_OEN_M  (PCR_CLK_XTAL_OEN_V << PCR_CLK_XTAL_OEN_S)
+#define PCR_CLK_XTAL_OEN_V  0x00000001U
+#define PCR_CLK_XTAL_OEN_S  10
+
+/** PCR_CTRL_TICK_CONF_REG register
+ *  TICK configuration register
+ */
+#define PCR_CTRL_TICK_CONF_REG (DR_REG_PCR_BASE + 0x130)
+/** PCR_XTAL_TICK_NUM : R/W; bitpos: [7:0]; default: 39;
+ *  ******* Description ***********
+ */
+#define PCR_XTAL_TICK_NUM    0x000000FFU
+#define PCR_XTAL_TICK_NUM_M  (PCR_XTAL_TICK_NUM_V << PCR_XTAL_TICK_NUM_S)
+#define PCR_XTAL_TICK_NUM_V  0x000000FFU
+#define PCR_XTAL_TICK_NUM_S  0
+/** PCR_FOSC_TICK_NUM : R/W; bitpos: [15:8]; default: 7;
+ *  ******* Description ***********
+ */
+#define PCR_FOSC_TICK_NUM    0x000000FFU
+#define PCR_FOSC_TICK_NUM_M  (PCR_FOSC_TICK_NUM_V << PCR_FOSC_TICK_NUM_S)
+#define PCR_FOSC_TICK_NUM_V  0x000000FFU
+#define PCR_FOSC_TICK_NUM_S  8
+/** PCR_TICK_ENABLE : R/W; bitpos: [16]; default: 1;
+ *  ******* Description ***********
+ */
+#define PCR_TICK_ENABLE    (BIT(16))
+#define PCR_TICK_ENABLE_M  (PCR_TICK_ENABLE_V << PCR_TICK_ENABLE_S)
+#define PCR_TICK_ENABLE_V  0x00000001U
+#define PCR_TICK_ENABLE_S  16
+/** PCR_RST_TICK_CNT : R/W; bitpos: [17]; default: 0;
+ *  ******* Description ***********
+ */
+#define PCR_RST_TICK_CNT    (BIT(17))
+#define PCR_RST_TICK_CNT_M  (PCR_RST_TICK_CNT_V << PCR_RST_TICK_CNT_S)
+#define PCR_RST_TICK_CNT_V  0x00000001U
+#define PCR_RST_TICK_CNT_S  17
+
+/** PCR_CTRL_32K_CONF_REG register
+ *  32KHz clock configuration register
+ */
+#define PCR_CTRL_32K_CONF_REG (DR_REG_PCR_BASE + 0x134)
+/** PCR_32K_SEL : R/W; bitpos: [1:0]; default: 0;
+ *  This field indicates which one 32KHz clock will be used by MODEM_SYSTEM and
+ *  timergroup. 0: OSC32K(default), 1: XTAL32K, 2/3: 32KHz from pad GPIO0.
+ */
+#define PCR_32K_SEL    0x00000003U
+#define PCR_32K_SEL_M  (PCR_32K_SEL_V << PCR_32K_SEL_S)
+#define PCR_32K_SEL_V  0x00000003U
+#define PCR_32K_SEL_S  0
+
+/** PCR_SRAM_POWER_CONF_REG register
+ *  HP SRAM/ROM configuration register
+ */
+#define PCR_SRAM_POWER_CONF_REG (DR_REG_PCR_BASE + 0x138)
+/** PCR_SRAM_FORCE_PU : R/W; bitpos: [3:0]; default: 15;
+ *  Set this bit to force power up SRAM
+ */
+#define PCR_SRAM_FORCE_PU    0x0000000FU
+#define PCR_SRAM_FORCE_PU_M  (PCR_SRAM_FORCE_PU_V << PCR_SRAM_FORCE_PU_S)
+#define PCR_SRAM_FORCE_PU_V  0x0000000FU
+#define PCR_SRAM_FORCE_PU_S  0
+/** PCR_SRAM_FORCE_PD : R/W; bitpos: [7:4]; default: 0;
+ *  Set this bit to force power down SRAM.
+ */
+#define PCR_SRAM_FORCE_PD    0x0000000FU
+#define PCR_SRAM_FORCE_PD_M  (PCR_SRAM_FORCE_PD_V << PCR_SRAM_FORCE_PD_S)
+#define PCR_SRAM_FORCE_PD_V  0x0000000FU
+#define PCR_SRAM_FORCE_PD_S  4
+/** PCR_SRAM_CLKGATE_FORCE_ON : R/W; bitpos: [11:8]; default: 0;
+ *  1: Force to open the clock and bypass the gate-clock when accessing the SRAM. 0: A
+ *  gate-clock will be used when accessing the SRAM.
+ */
+#define PCR_SRAM_CLKGATE_FORCE_ON    0x0000000FU
+#define PCR_SRAM_CLKGATE_FORCE_ON_M  (PCR_SRAM_CLKGATE_FORCE_ON_V << PCR_SRAM_CLKGATE_FORCE_ON_S)
+#define PCR_SRAM_CLKGATE_FORCE_ON_V  0x0000000FU
+#define PCR_SRAM_CLKGATE_FORCE_ON_S  8
+/** PCR_ROM_FORCE_PU : R/W; bitpos: [14:12]; default: 7;
+ *  Set this bit to force power up ROM
+ */
+#define PCR_ROM_FORCE_PU    0x00000007U
+#define PCR_ROM_FORCE_PU_M  (PCR_ROM_FORCE_PU_V << PCR_ROM_FORCE_PU_S)
+#define PCR_ROM_FORCE_PU_V  0x00000007U
+#define PCR_ROM_FORCE_PU_S  12
+/** PCR_ROM_FORCE_PD : R/W; bitpos: [17:15]; default: 0;
+ *  Set this bit to force power down ROM.
+ */
+#define PCR_ROM_FORCE_PD    0x00000007U
+#define PCR_ROM_FORCE_PD_M  (PCR_ROM_FORCE_PD_V << PCR_ROM_FORCE_PD_S)
+#define PCR_ROM_FORCE_PD_V  0x00000007U
+#define PCR_ROM_FORCE_PD_S  15
+/** PCR_ROM_CLKGATE_FORCE_ON : R/W; bitpos: [20:18]; default: 0;
+ *  1: Force to open the clock and bypass the gate-clock when accessing the ROM. 0: A
+ *  gate-clock will be used when accessing the ROM.
+ */
+#define PCR_ROM_CLKGATE_FORCE_ON    0x00000007U
+#define PCR_ROM_CLKGATE_FORCE_ON_M  (PCR_ROM_CLKGATE_FORCE_ON_V << PCR_ROM_CLKGATE_FORCE_ON_S)
+#define PCR_ROM_CLKGATE_FORCE_ON_V  0x00000007U
+#define PCR_ROM_CLKGATE_FORCE_ON_S  18
+
+/** PCR_RESET_EVENT_BYPASS_REG register
+ *  reset event bypass backdoor configuration register
+ */
+#define PCR_RESET_EVENT_BYPASS_REG (DR_REG_PCR_BASE + 0xff0)
+/** PCR_RESET_EVENT_BYPASS_APM : R/W; bitpos: [0]; default: 0;
+ *  This field is used to control reset event relationship for
+ *  tee_reg/apm_reg/hp_system_reg. 1: tee_reg/apm_reg/hp_system_reg will only be reset
+ *  by power-reset. some reset event will be bypass. 0: tee_reg/apm_reg/hp_system_reg
+ *  will not only be reset by power-reset, but also some reset event.
+ */
+#define PCR_RESET_EVENT_BYPASS_APM    (BIT(0))
+#define PCR_RESET_EVENT_BYPASS_APM_M  (PCR_RESET_EVENT_BYPASS_APM_V << PCR_RESET_EVENT_BYPASS_APM_S)
+#define PCR_RESET_EVENT_BYPASS_APM_V  0x00000001U
+#define PCR_RESET_EVENT_BYPASS_APM_S  0
+/** PCR_RESET_EVENT_BYPASS : R/W; bitpos: [1]; default: 1;
+ *  This field is used to control reset event relationship for system-bus. 1: system
+ *  bus (including arbiter/router) will only be reset by power-reset. some reset event
+ *  will be bypass. 0: system bus (including arbiter/router) will not only be reset by
+ *  power-reset, but also some reset event.
+ */
+#define PCR_RESET_EVENT_BYPASS    (BIT(1))
+#define PCR_RESET_EVENT_BYPASS_M  (PCR_RESET_EVENT_BYPASS_V << PCR_RESET_EVENT_BYPASS_S)
+#define PCR_RESET_EVENT_BYPASS_V  0x00000001U
+#define PCR_RESET_EVENT_BYPASS_S  1
+
+/** PCR_FPGA_DEBUG_REG register
+ *  fpga debug register
+ */
+#define PCR_FPGA_DEBUG_REG (DR_REG_PCR_BASE + 0xff4)
+/** PCR_FPGA_DEBUG : R/W; bitpos: [31:0]; default: 4294967295;
+ *  Only used in fpga debug.
+ */
+#define PCR_FPGA_DEBUG    0xFFFFFFFFU
+#define PCR_FPGA_DEBUG_M  (PCR_FPGA_DEBUG_V << PCR_FPGA_DEBUG_S)
+#define PCR_FPGA_DEBUG_V  0xFFFFFFFFU
+#define PCR_FPGA_DEBUG_S  0
+
+/** PCR_CLOCK_GATE_REG register
+ *  PCR clock gating configure register
+ */
+#define PCR_CLOCK_GATE_REG (DR_REG_PCR_BASE + 0xff8)
+/** PCR_CLK_EN : R/W; bitpos: [0]; default: 0;
+ *  Set this bit as 1 to force on clock gating.
+ */
+#define PCR_CLK_EN    (BIT(0))
+#define PCR_CLK_EN_M  (PCR_CLK_EN_V << PCR_CLK_EN_S)
+#define PCR_CLK_EN_V  0x00000001U
+#define PCR_CLK_EN_S  0
+
+/** PCR_DATE_REG register
+ *  Date register.
+ */
+#define PCR_DATE_REG (DR_REG_PCR_BASE + 0xffc)
+/** PCR_DATE : R/W; bitpos: [27:0]; default: 35676496;
+ *  PCR version information.
+ */
+#define PCR_DATE    0x0FFFFFFFU
+#define PCR_DATE_M  (PCR_DATE_V << PCR_DATE_S)
+#define PCR_DATE_V  0x0FFFFFFFU
+#define PCR_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/pcr_struct.h b/components/soc/esp32c6/include/soc/pcr_struct.h
new file mode 100644
index 0000000000..a6e5d06edc
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/pcr_struct.h
@@ -0,0 +1,1932 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: Configuration Register */
+/** Type of uart0_conf register
+ *  UART0 configuration register
+ */
+typedef union {
+    struct {
+        /** uart0_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable uart0 apb clock
+         */
+        uint32_t uart0_clk_en:1;
+        /** uart0_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset uart0 module
+         */
+        uint32_t uart0_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_uart0_conf_reg_t;
+
+/** Type of uart0_sclk_conf register
+ *  UART0_SCLK configuration register
+ */
+typedef union {
+    struct {
+        /** uart0_sclk_div_a : R/W; bitpos: [5:0]; default: 0;
+         *  The  denominator of the frequency divider factor of the uart0 function clock.
+         */
+        uint32_t uart0_sclk_div_a:6;
+        /** uart0_sclk_div_b : R/W; bitpos: [11:6]; default: 0;
+         *  The numerator of the frequency divider factor of the uart0 function clock.
+         */
+        uint32_t uart0_sclk_div_b:6;
+        /** uart0_sclk_div_num : R/W; bitpos: [19:12]; default: 0;
+         *  The integral part of the frequency divider factor of the uart0 function clock.
+         */
+        uint32_t uart0_sclk_div_num:8;
+        /** uart0_sclk_sel : R/W; bitpos: [21:20]; default: 3;
+         *  set this field to select clock-source. 0: do not select anyone clock, 1: 80MHz, 2:
+         *  FOSC, 3(default): XTAL.
+         */
+        uint32_t uart0_sclk_sel:2;
+        /** uart0_sclk_en : R/W; bitpos: [22]; default: 1;
+         *  Set 1 to enable uart0 function clock
+         */
+        uint32_t uart0_sclk_en:1;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} pcr_uart0_sclk_conf_reg_t;
+
+/** Type of uart0_pd_ctrl register
+ *  UART0 power control register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:1;
+        /** uart0_mem_force_pu : R/W; bitpos: [1]; default: 1;
+         *  Set this bit to force power down UART0 memory.
+         */
+        uint32_t uart0_mem_force_pu:1;
+        /** uart0_mem_force_pd : R/W; bitpos: [2]; default: 0;
+         *  Set this bit to force power up UART0 memory.
+         */
+        uint32_t uart0_mem_force_pd:1;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} pcr_uart0_pd_ctrl_reg_t;
+
+/** Type of uart1_conf register
+ *  UART1 configuration register
+ */
+typedef union {
+    struct {
+        /** uart1_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable uart1 apb clock
+         */
+        uint32_t uart1_clk_en:1;
+        /** uart1_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset uart1 module
+         */
+        uint32_t uart1_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_uart1_conf_reg_t;
+
+/** Type of uart1_sclk_conf register
+ *  UART1_SCLK configuration register
+ */
+typedef union {
+    struct {
+        /** uart1_sclk_div_a : R/W; bitpos: [5:0]; default: 0;
+         *  The  denominator of the frequency divider factor of the uart1 function clock.
+         */
+        uint32_t uart1_sclk_div_a:6;
+        /** uart1_sclk_div_b : R/W; bitpos: [11:6]; default: 0;
+         *  The numerator of the frequency divider factor of the uart1 function clock.
+         */
+        uint32_t uart1_sclk_div_b:6;
+        /** uart1_sclk_div_num : R/W; bitpos: [19:12]; default: 0;
+         *  The integral part of the frequency divider factor of the uart1 function clock.
+         */
+        uint32_t uart1_sclk_div_num:8;
+        /** uart1_sclk_sel : R/W; bitpos: [21:20]; default: 3;
+         *  set this field to select clock-source. 0: do not select anyone clock, 1: 80MHz, 2:
+         *  FOSC, 3(default): XTAL.
+         */
+        uint32_t uart1_sclk_sel:2;
+        /** uart1_sclk_en : R/W; bitpos: [22]; default: 1;
+         *  Set 1 to enable uart0 function clock
+         */
+        uint32_t uart1_sclk_en:1;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} pcr_uart1_sclk_conf_reg_t;
+
+/** Type of uart1_pd_ctrl register
+ *  UART1 power control register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:1;
+        /** uart1_mem_force_pu : R/W; bitpos: [1]; default: 1;
+         *  Set this bit to force power down UART1 memory.
+         */
+        uint32_t uart1_mem_force_pu:1;
+        /** uart1_mem_force_pd : R/W; bitpos: [2]; default: 0;
+         *  Set this bit to force power up UART1 memory.
+         */
+        uint32_t uart1_mem_force_pd:1;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} pcr_uart1_pd_ctrl_reg_t;
+
+/** Type of mspi_conf register
+ *  MSPI configuration register
+ */
+typedef union {
+    struct {
+        /** mspi_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable mspi clock, include mspi pll clock
+         */
+        uint32_t mspi_clk_en:1;
+        /** mspi_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset mspi module
+         */
+        uint32_t mspi_rst_en:1;
+        /** mspi_pll_clk_en : R/W; bitpos: [2]; default: 1;
+         *  Set 1 to enable mspi pll clock
+         */
+        uint32_t mspi_pll_clk_en:1;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} pcr_mspi_conf_reg_t;
+
+/** Type of mspi_clk_conf register
+ *  MSPI_CLK configuration register
+ */
+typedef union {
+    struct {
+        /** mspi_fast_ls_div_num : R/W; bitpos: [7:0]; default: 0;
+         *  Set as one within (0,1,2) to generate div1(default)/div2/div4 of low-speed
+         *  clock-source to drive clk_mspi_fast. Only avaiable whe the clck-source is a
+         *  low-speed clock-source such as XTAL/FOSC.
+         */
+        uint32_t mspi_fast_ls_div_num:8;
+        /** mspi_fast_hs_div_num : R/W; bitpos: [15:8]; default: 3;
+         *  Set as one within (3,4,5) to generate div4(default)/div5/div6 of high-speed
+         *  clock-source to drive clk_mspi_fast. Only avaiable whe the clck-source is a
+         *  high-speed clock-source such as SPLL.
+         */
+        uint32_t mspi_fast_hs_div_num:8;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} pcr_mspi_clk_conf_reg_t;
+
+/** Type of i2c_conf register
+ *  I2C configuration register
+ */
+typedef union {
+    struct {
+        /** i2c_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable i2c apb clock
+         */
+        uint32_t i2c_clk_en:1;
+        /** i2c_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset i2c module
+         */
+        uint32_t i2c_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_i2c_conf_reg_t;
+
+/** Type of i2c_sclk_conf register
+ *  I2C_SCLK configuration register
+ */
+typedef union {
+    struct {
+        /** i2c_sclk_div_a : R/W; bitpos: [5:0]; default: 0;
+         *  The  denominator of the frequency divider factor of the i2c function clock.
+         */
+        uint32_t i2c_sclk_div_a:6;
+        /** i2c_sclk_div_b : R/W; bitpos: [11:6]; default: 0;
+         *  The numerator of the frequency divider factor of the i2c function clock.
+         */
+        uint32_t i2c_sclk_div_b:6;
+        /** i2c_sclk_div_num : R/W; bitpos: [19:12]; default: 0;
+         *  The integral part of the frequency divider factor of the i2c function clock.
+         */
+        uint32_t i2c_sclk_div_num:8;
+        /** i2c_sclk_sel : R/W; bitpos: [20]; default: 0;
+         *  set this field to select clock-source. 0(default): XTAL, 1: FOSC.
+         */
+        uint32_t i2c_sclk_sel:1;
+        uint32_t reserved_21:1;
+        /** i2c_sclk_en : R/W; bitpos: [22]; default: 1;
+         *  Set 1 to enable i2c function clock
+         */
+        uint32_t i2c_sclk_en:1;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} pcr_i2c_sclk_conf_reg_t;
+
+/** Type of uhci_conf register
+ *  UHCI configuration register
+ */
+typedef union {
+    struct {
+        /** uhci_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable uhci clock
+         */
+        uint32_t uhci_clk_en:1;
+        /** uhci_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset uhci module
+         */
+        uint32_t uhci_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_uhci_conf_reg_t;
+
+/** Type of rmt_conf register
+ *  RMT configuration register
+ */
+typedef union {
+    struct {
+        /** rmt_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable rmt apb clock
+         */
+        uint32_t rmt_clk_en:1;
+        /** rmt_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset rmt module
+         */
+        uint32_t rmt_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_rmt_conf_reg_t;
+
+/** Type of rmt_sclk_conf register
+ *  RMT_SCLK configuration register
+ */
+typedef union {
+    struct {
+        /** rmt_sclk_div_a : R/W; bitpos: [5:0]; default: 0;
+         *  The  denominator of the frequency divider factor of the rmt function clock.
+         */
+        uint32_t rmt_sclk_div_a:6;
+        /** rmt_sclk_div_b : R/W; bitpos: [11:6]; default: 0;
+         *  The numerator of the frequency divider factor of the rmt function clock.
+         */
+        uint32_t rmt_sclk_div_b:6;
+        /** rmt_sclk_div_num : R/W; bitpos: [19:12]; default: 1;
+         *  The integral part of the frequency divider factor of the rmt function clock.
+         */
+        uint32_t rmt_sclk_div_num:8;
+        /** rmt_sclk_sel : R/W; bitpos: [21:20]; default: 1;
+         *  set this field to select clock-source. 0: do not select anyone clock, 1(default):
+         *  80MHz, 2: FOSC, 3: XTAL.
+         */
+        uint32_t rmt_sclk_sel:2;
+        /** rmt_sclk_en : R/W; bitpos: [22]; default: 1;
+         *  Set 1 to enable rmt function clock
+         */
+        uint32_t rmt_sclk_en:1;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} pcr_rmt_sclk_conf_reg_t;
+
+/** Type of ledc_conf register
+ *  LEDC configuration register
+ */
+typedef union {
+    struct {
+        /** ledc_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable ledc apb clock
+         */
+        uint32_t ledc_clk_en:1;
+        /** ledc_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset ledc module
+         */
+        uint32_t ledc_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_ledc_conf_reg_t;
+
+/** Type of ledc_sclk_conf register
+ *  LEDC_SCLK configuration register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:20;
+        /** ledc_sclk_sel : R/W; bitpos: [21:20]; default: 0;
+         *  set this field to select clock-source. 0(default): do not select anyone clock, 1:
+         *  80MHz, 2: FOSC, 3: XTAL.
+         */
+        uint32_t ledc_sclk_sel:2;
+        /** ledc_sclk_en : R/W; bitpos: [22]; default: 1;
+         *  Set 1 to enable ledc function clock
+         */
+        uint32_t ledc_sclk_en:1;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} pcr_ledc_sclk_conf_reg_t;
+
+/** Type of timergroup0_conf register
+ *  TIMERGROUP0 configuration register
+ */
+typedef union {
+    struct {
+        /** tg0_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable timer_group0 apb clock
+         */
+        uint32_t tg0_clk_en:1;
+        /** tg0_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset timer_group0 module
+         */
+        uint32_t tg0_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_timergroup0_conf_reg_t;
+
+/** Type of timergroup0_timer_clk_conf register
+ *  TIMERGROUP0_TIMER_CLK configuration register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:20;
+        /** tg0_timer_clk_sel : R/W; bitpos: [21:20]; default: 0;
+         *  set this field to select clock-source. 0(default): XTAL, 1: 80MHz, 2: FOSC, 3:
+         *  reserved.
+         */
+        uint32_t tg0_timer_clk_sel:2;
+        /** tg0_timer_clk_en : R/W; bitpos: [22]; default: 1;
+         *  Set 1 to enable timer_group0 timer clock
+         */
+        uint32_t tg0_timer_clk_en:1;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} pcr_timergroup0_timer_clk_conf_reg_t;
+
+/** Type of timergroup0_wdt_clk_conf register
+ *  TIMERGROUP0_WDT_CLK configuration register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:20;
+        /** tg0_wdt_clk_sel : R/W; bitpos: [21:20]; default: 0;
+         *  set this field to select clock-source. 0(default): XTAL, 1: 80MHz, 2: FOSC, 3:
+         *  reserved.
+         */
+        uint32_t tg0_wdt_clk_sel:2;
+        /** tg0_wdt_clk_en : R/W; bitpos: [22]; default: 1;
+         *  Set 1 to enable timer_group0 wdt clock
+         */
+        uint32_t tg0_wdt_clk_en:1;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} pcr_timergroup0_wdt_clk_conf_reg_t;
+
+/** Type of timergroup1_conf register
+ *  TIMERGROUP1 configuration register
+ */
+typedef union {
+    struct {
+        /** tg1_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable timer_group1 apb clock
+         */
+        uint32_t tg1_clk_en:1;
+        /** tg1_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset timer_group1 module
+         */
+        uint32_t tg1_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_timergroup1_conf_reg_t;
+
+/** Type of timergroup1_timer_clk_conf register
+ *  TIMERGROUP1_TIMER_CLK configuration register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:20;
+        /** tg1_timer_clk_sel : R/W; bitpos: [21:20]; default: 0;
+         *  set this field to select clock-source. 0(default): XTAL, 1: 80MHz, 2: FOSC, 3:
+         *  reserved.
+         */
+        uint32_t tg1_timer_clk_sel:2;
+        /** tg1_timer_clk_en : R/W; bitpos: [22]; default: 1;
+         *  Set 1 to enable timer_group1 timer clock
+         */
+        uint32_t tg1_timer_clk_en:1;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} pcr_timergroup1_timer_clk_conf_reg_t;
+
+/** Type of timergroup1_wdt_clk_conf register
+ *  TIMERGROUP1_WDT_CLK configuration register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:20;
+        /** tg1_wdt_clk_sel : R/W; bitpos: [21:20]; default: 0;
+         *  set this field to select clock-source. 0(default): XTAL, 1: 80MHz, 2: FOSC, 3:
+         *  reserved.
+         */
+        uint32_t tg1_wdt_clk_sel:2;
+        /** tg1_wdt_clk_en : R/W; bitpos: [22]; default: 1;
+         *  Set 1 to enable timer_group0 wdt clock
+         */
+        uint32_t tg1_wdt_clk_en:1;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} pcr_timergroup1_wdt_clk_conf_reg_t;
+
+/** Type of systimer_conf register
+ *  SYSTIMER configuration register
+ */
+typedef union {
+    struct {
+        /** systimer_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable systimer apb clock
+         */
+        uint32_t systimer_clk_en:1;
+        /** systimer_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset systimer module
+         */
+        uint32_t systimer_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_systimer_conf_reg_t;
+
+/** Type of systimer_func_clk_conf register
+ *  SYSTIMER_FUNC_CLK configuration register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:20;
+        /** systimer_func_clk_sel : R/W; bitpos: [20]; default: 0;
+         *  set this field to select clock-source. 0(default): XTAL, 1: FOSC.
+         */
+        uint32_t systimer_func_clk_sel:1;
+        uint32_t reserved_21:1;
+        /** systimer_func_clk_en : R/W; bitpos: [22]; default: 1;
+         *  Set 1 to enable systimer function clock
+         */
+        uint32_t systimer_func_clk_en:1;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} pcr_systimer_func_clk_conf_reg_t;
+
+/** Type of twai0_conf register
+ *  TWAI0 configuration register
+ */
+typedef union {
+    struct {
+        /** twai0_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable twai0 apb clock
+         */
+        uint32_t twai0_clk_en:1;
+        /** twai0_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset twai0 module
+         */
+        uint32_t twai0_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_twai0_conf_reg_t;
+
+/** Type of twai0_func_clk_conf register
+ *  TWAI0_FUNC_CLK configuration register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:20;
+        /** twai0_func_clk_sel : R/W; bitpos: [20]; default: 0;
+         *  set this field to select clock-source. 0(default): XTAL, 1: FOSC.
+         */
+        uint32_t twai0_func_clk_sel:1;
+        uint32_t reserved_21:1;
+        /** twai0_func_clk_en : R/W; bitpos: [22]; default: 1;
+         *  Set 1 to enable twai0 function clock
+         */
+        uint32_t twai0_func_clk_en:1;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} pcr_twai0_func_clk_conf_reg_t;
+
+/** Type of twai1_conf register
+ *  TWAI1 configuration register
+ */
+typedef union {
+    struct {
+        /** twai1_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable twai1 apb clock
+         */
+        uint32_t twai1_clk_en:1;
+        /** twai1_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset twai1 module
+         */
+        uint32_t twai1_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_twai1_conf_reg_t;
+
+/** Type of twai1_func_clk_conf register
+ *  TWAI1_FUNC_CLK configuration register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:20;
+        /** twai1_func_clk_sel : R/W; bitpos: [20]; default: 0;
+         *  set this field to select clock-source. 0(default): XTAL, 1: FOSC.
+         */
+        uint32_t twai1_func_clk_sel:1;
+        uint32_t reserved_21:1;
+        /** twai1_func_clk_en : R/W; bitpos: [22]; default: 1;
+         *  Set 1 to enable twai1 function clock
+         */
+        uint32_t twai1_func_clk_en:1;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} pcr_twai1_func_clk_conf_reg_t;
+
+/** Type of i2s_conf register
+ *  I2S configuration register
+ */
+typedef union {
+    struct {
+        /** i2s_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable i2s apb clock
+         */
+        uint32_t i2s_clk_en:1;
+        /** i2s_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset i2s module
+         */
+        uint32_t i2s_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_i2s_conf_reg_t;
+
+/** Type of i2s_tx_clkm_conf register
+ *  I2S_TX_CLKM configuration register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:12;
+        /** i2s_tx_clkm_div_num : R/W; bitpos: [19:12]; default: 2;
+         *  Integral I2S TX clock divider value. f_I2S_CLK = f_I2S_CLK_S/(N+b/a). There will be
+         *  (a-b) * n-div and b * (n+1)-div.  So the average combination will be:  for b <=
+         *  a/2, z * [x * n-div + (n+1)-div] + y * n-div. For b > a/2, z * [n-div + x *
+         *  (n+1)-div] + y * (n+1)-div.
+         */
+        uint32_t i2s_tx_clkm_div_num:8;
+        /** i2s_tx_clkm_sel : R/W; bitpos: [21:20]; default: 0;
+         *  Select I2S Tx module source clock. 0: XTAL clock. 1: APLL. 2: CLK160. 3:
+         *  I2S_MCLK_in.
+         */
+        uint32_t i2s_tx_clkm_sel:2;
+        /** i2s_tx_clkm_en : R/W; bitpos: [22]; default: 1;
+         *  Set 1 to enable i2s_tx function clock
+         */
+        uint32_t i2s_tx_clkm_en:1;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} pcr_i2s_tx_clkm_conf_reg_t;
+
+/** Type of i2s_tx_clkm_div_conf register
+ *  I2S_TX_CLKM_DIV configuration register
+ */
+typedef union {
+    struct {
+        /** i2s_tx_clkm_div_z : R/W; bitpos: [8:0]; default: 0;
+         *  For b <= a/2, the value of I2S_TX_CLKM_DIV_Z is b. For b > a/2, the value of
+         *  I2S_TX_CLKM_DIV_Z is (a-b).
+         */
+        uint32_t i2s_tx_clkm_div_z:9;
+        /** i2s_tx_clkm_div_y : R/W; bitpos: [17:9]; default: 1;
+         *  For b <= a/2, the value of I2S_TX_CLKM_DIV_Y is (a%b) . For b > a/2, the value of
+         *  I2S_TX_CLKM_DIV_Y is (a%(a-b)).
+         */
+        uint32_t i2s_tx_clkm_div_y:9;
+        /** i2s_tx_clkm_div_x : R/W; bitpos: [26:18]; default: 0;
+         *  For b <= a/2, the value of I2S_TX_CLKM_DIV_X is (a/b) - 1. For b > a/2, the value
+         *  of I2S_TX_CLKM_DIV_X is (a/(a-b)) - 1.
+         */
+        uint32_t i2s_tx_clkm_div_x:9;
+        /** i2s_tx_clkm_div_yn1 : R/W; bitpos: [27]; default: 0;
+         *  For b <= a/2, the value of I2S_TX_CLKM_DIV_YN1 is 0 . For b > a/2, the value of
+         *  I2S_TX_CLKM_DIV_YN1 is 1.
+         */
+        uint32_t i2s_tx_clkm_div_yn1:1;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} pcr_i2s_tx_clkm_div_conf_reg_t;
+
+/** Type of i2s_rx_clkm_conf register
+ *  I2S_RX_CLKM configuration register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:12;
+        /** i2s_rx_clkm_div_num : R/W; bitpos: [19:12]; default: 2;
+         *  Integral I2S clock divider value
+         */
+        uint32_t i2s_rx_clkm_div_num:8;
+        /** i2s_rx_clkm_sel : R/W; bitpos: [21:20]; default: 0;
+         *  Select I2S Rx module source clock. 0: no clock. 1: APLL. 2: CLK160. 3: I2S_MCLK_in.
+         */
+        uint32_t i2s_rx_clkm_sel:2;
+        /** i2s_rx_clkm_en : R/W; bitpos: [22]; default: 1;
+         *  Set 1 to enable i2s_rx function clock
+         */
+        uint32_t i2s_rx_clkm_en:1;
+        /** i2s_mclk_sel : R/W; bitpos: [23]; default: 0;
+         *  This field is used to select master-clock. 0(default): clk_i2s_rx, 1: clk_i2s_tx
+         */
+        uint32_t i2s_mclk_sel:1;
+        uint32_t reserved_24:8;
+    };
+    uint32_t val;
+} pcr_i2s_rx_clkm_conf_reg_t;
+
+/** Type of i2s_rx_clkm_div_conf register
+ *  I2S_RX_CLKM_DIV configuration register
+ */
+typedef union {
+    struct {
+        /** i2s_rx_clkm_div_z : R/W; bitpos: [8:0]; default: 0;
+         *  For b <= a/2, the value of I2S_RX_CLKM_DIV_Z is b. For b > a/2, the value of
+         *  I2S_RX_CLKM_DIV_Z is (a-b).
+         */
+        uint32_t i2s_rx_clkm_div_z:9;
+        /** i2s_rx_clkm_div_y : R/W; bitpos: [17:9]; default: 1;
+         *  For b <= a/2, the value of I2S_RX_CLKM_DIV_Y is (a%b) . For b > a/2, the value of
+         *  I2S_RX_CLKM_DIV_Y is (a%(a-b)).
+         */
+        uint32_t i2s_rx_clkm_div_y:9;
+        /** i2s_rx_clkm_div_x : R/W; bitpos: [26:18]; default: 0;
+         *  For b <= a/2, the value of I2S_RX_CLKM_DIV_X is (a/b) - 1. For b > a/2, the value
+         *  of I2S_RX_CLKM_DIV_X is (a/(a-b)) - 1.
+         */
+        uint32_t i2s_rx_clkm_div_x:9;
+        /** i2s_rx_clkm_div_yn1 : R/W; bitpos: [27]; default: 0;
+         *  For b <= a/2, the value of I2S_RX_CLKM_DIV_YN1 is 0 . For b > a/2, the value of
+         *  I2S_RX_CLKM_DIV_YN1 is 1.
+         */
+        uint32_t i2s_rx_clkm_div_yn1:1;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} pcr_i2s_rx_clkm_div_conf_reg_t;
+
+/** Type of saradc_conf register
+ *  SARADC configuration register
+ */
+typedef union {
+    struct {
+        /** saradc_clk_en : R/W; bitpos: [0]; default: 1;
+         *  no use
+         */
+        uint32_t saradc_clk_en:1;
+        /** saradc_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset function_register of saradc module
+         */
+        uint32_t saradc_rst_en:1;
+        /** saradc_reg_clk_en : R/W; bitpos: [2]; default: 1;
+         *  Set 1 to enable saradc apb clock
+         */
+        uint32_t saradc_reg_clk_en:1;
+        /** saradc_reg_rst_en : R/W; bitpos: [3]; default: 0;
+         *  Set 0 to reset apb_register of saradc module
+         */
+        uint32_t saradc_reg_rst_en:1;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} pcr_saradc_conf_reg_t;
+
+/** Type of saradc_clkm_conf register
+ *  SARADC_CLKM configuration register
+ */
+typedef union {
+    struct {
+        /** saradc_clkm_div_a : R/W; bitpos: [5:0]; default: 0;
+         *  The  denominator of the frequency divider factor of the saradc function clock.
+         */
+        uint32_t saradc_clkm_div_a:6;
+        /** saradc_clkm_div_b : R/W; bitpos: [11:6]; default: 0;
+         *  The numerator of the frequency divider factor of the saradc function clock.
+         */
+        uint32_t saradc_clkm_div_b:6;
+        /** saradc_clkm_div_num : R/W; bitpos: [19:12]; default: 4;
+         *  The integral part of the frequency divider factor of the saradc function clock.
+         */
+        uint32_t saradc_clkm_div_num:8;
+        /** saradc_clkm_sel : R/W; bitpos: [21:20]; default: 0;
+         *  set this field to select clock-source. 0(default): XTAL, 1: 240MHz, 2: FOSC, 3:
+         *  reserved.
+         */
+        uint32_t saradc_clkm_sel:2;
+        /** saradc_clkm_en : R/W; bitpos: [22]; default: 1;
+         *  Set 1 to enable saradc function clock
+         */
+        uint32_t saradc_clkm_en:1;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} pcr_saradc_clkm_conf_reg_t;
+
+/** Type of tsens_clk_conf register
+ *  TSENS_CLK configuration register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:20;
+        /** tsens_clk_sel : R/W; bitpos: [20]; default: 0;
+         *  set this field to select clock-source. 0(default): FOSC, 1: XTAL.
+         */
+        uint32_t tsens_clk_sel:1;
+        uint32_t reserved_21:1;
+        /** tsens_clk_en : R/W; bitpos: [22]; default: 1;
+         *  Set 1 to enable tsens clock
+         */
+        uint32_t tsens_clk_en:1;
+        /** tsens_rst_en : R/W; bitpos: [23]; default: 0;
+         *  Set 0 to reset tsens module
+         */
+        uint32_t tsens_rst_en:1;
+        uint32_t reserved_24:8;
+    };
+    uint32_t val;
+} pcr_tsens_clk_conf_reg_t;
+
+/** Type of usb_device_conf register
+ *  USB_DEVICE configuration register
+ */
+typedef union {
+    struct {
+        /** usb_device_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable usb_device clock
+         */
+        uint32_t usb_device_clk_en:1;
+        /** usb_device_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset usb_device module
+         */
+        uint32_t usb_device_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_usb_device_conf_reg_t;
+
+/** Type of intmtx_conf register
+ *  INTMTX configuration register
+ */
+typedef union {
+    struct {
+        /** intmtx_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable intmtx clock
+         */
+        uint32_t intmtx_clk_en:1;
+        /** intmtx_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset intmtx module
+         */
+        uint32_t intmtx_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_intmtx_conf_reg_t;
+
+/** Type of pcnt_conf register
+ *  PCNT configuration register
+ */
+typedef union {
+    struct {
+        /** pcnt_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable pcnt clock
+         */
+        uint32_t pcnt_clk_en:1;
+        /** pcnt_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset pcnt module
+         */
+        uint32_t pcnt_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_pcnt_conf_reg_t;
+
+/** Type of etm_conf register
+ *  ETM configuration register
+ */
+typedef union {
+    struct {
+        /** etm_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable etm clock
+         */
+        uint32_t etm_clk_en:1;
+        /** etm_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset etm module
+         */
+        uint32_t etm_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_etm_conf_reg_t;
+
+/** Type of pwm_conf register
+ *  PWM configuration register
+ */
+typedef union {
+    struct {
+        /** pwm_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable pwm clock
+         */
+        uint32_t pwm_clk_en:1;
+        /** pwm_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset pwm module
+         */
+        uint32_t pwm_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_pwm_conf_reg_t;
+
+/** Type of pwm_clk_conf register
+ *  PWM_CLK configuration register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:12;
+        /** pwm_div_num : R/W; bitpos: [19:12]; default: 4;
+         *  The integral part of the frequency divider factor of the pwm function clock.
+         */
+        uint32_t pwm_div_num:8;
+        /** pwm_clkm_sel : R/W; bitpos: [21:20]; default: 0;
+         *  set this field to select clock-source. 0(default): do not select anyone clock, 1:
+         *  160MHz, 2: XTAL, 3: FOSC.
+         */
+        uint32_t pwm_clkm_sel:2;
+        /** pwm_clkm_en : R/W; bitpos: [22]; default: 1;
+         *  set this field as 1 to activate pwm clkm.
+         */
+        uint32_t pwm_clkm_en:1;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} pcr_pwm_clk_conf_reg_t;
+
+/** Type of parl_io_conf register
+ *  PARL_IO configuration register
+ */
+typedef union {
+    struct {
+        /** parl_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable parl apb clock
+         */
+        uint32_t parl_clk_en:1;
+        /** parl_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset parl apb reg
+         */
+        uint32_t parl_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_parl_io_conf_reg_t;
+
+/** Type of parl_clk_rx_conf register
+ *  PARL_CLK_RX configuration register
+ */
+typedef union {
+    struct {
+        /** parl_clk_rx_div_num : R/W; bitpos: [15:0]; default: 0;
+         *  The integral part of the frequency divider factor of the parl rx clock.
+         */
+        uint32_t parl_clk_rx_div_num:16;
+        /** parl_clk_rx_sel : R/W; bitpos: [17:16]; default: 0;
+         *  set this field to select clock-source. 0(default): XTAL, 1: 240MHz, 2: FOSC, 3:
+         *  user clock from pad.
+         */
+        uint32_t parl_clk_rx_sel:2;
+        /** parl_clk_rx_en : R/W; bitpos: [18]; default: 1;
+         *  Set 1 to enable parl rx clock
+         */
+        uint32_t parl_clk_rx_en:1;
+        /** parl_rx_rst_en : R/W; bitpos: [19]; default: 0;
+         *  Set 0 to reset parl rx module
+         */
+        uint32_t parl_rx_rst_en:1;
+        uint32_t reserved_20:12;
+    };
+    uint32_t val;
+} pcr_parl_clk_rx_conf_reg_t;
+
+/** Type of parl_clk_tx_conf register
+ *  PARL_CLK_TX configuration register
+ */
+typedef union {
+    struct {
+        /** parl_clk_tx_div_num : R/W; bitpos: [15:0]; default: 0;
+         *  The integral part of the frequency divider factor of the parl tx clock.
+         */
+        uint32_t parl_clk_tx_div_num:16;
+        /** parl_clk_tx_sel : R/W; bitpos: [17:16]; default: 0;
+         *  set this field to select clock-source. 0(default): XTAL, 1: 240MHz, 2: FOSC, 3:
+         *  user clock from pad.
+         */
+        uint32_t parl_clk_tx_sel:2;
+        /** parl_clk_tx_en : R/W; bitpos: [18]; default: 1;
+         *  Set 1 to enable parl tx clock
+         */
+        uint32_t parl_clk_tx_en:1;
+        /** parl_tx_rst_en : R/W; bitpos: [19]; default: 0;
+         *  Set 0 to reset parl tx module
+         */
+        uint32_t parl_tx_rst_en:1;
+        uint32_t reserved_20:12;
+    };
+    uint32_t val;
+} pcr_parl_clk_tx_conf_reg_t;
+
+/** Type of sdio_slave_conf register
+ *  SDIO_SLAVE configuration register
+ */
+typedef union {
+    struct {
+        /** sdio_slave_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable sdio_slave clock
+         */
+        uint32_t sdio_slave_clk_en:1;
+        /** sdio_slave_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset sdio_slave module
+         */
+        uint32_t sdio_slave_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_sdio_slave_conf_reg_t;
+
+/** Type of pvt_monitor_conf register
+ *  PVT_MONITOR configuration register
+ */
+typedef union {
+    struct {
+        /** pvt_monitor_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable apb clock of pvt module
+         */
+        uint32_t pvt_monitor_clk_en:1;
+        /** pvt_monitor_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset all pvt monitor module
+         */
+        uint32_t pvt_monitor_rst_en:1;
+        /** pvt_monitor_site1_clk_en : R/W; bitpos: [2]; default: 1;
+         *  Set 1 to enable function clock of modem pvt module
+         */
+        uint32_t pvt_monitor_site1_clk_en:1;
+        /** pvt_monitor_site2_clk_en : R/W; bitpos: [3]; default: 1;
+         *  Set 1 to enable function clock of cpu pvt module
+         */
+        uint32_t pvt_monitor_site2_clk_en:1;
+        /** pvt_monitor_site3_clk_en : R/W; bitpos: [4]; default: 1;
+         *  Set 1 to enable function clock of hp_peri pvt module
+         */
+        uint32_t pvt_monitor_site3_clk_en:1;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} pcr_pvt_monitor_conf_reg_t;
+
+/** Type of pvt_monitor_func_clk_conf register
+ *  PVT_MONITOR function clock configuration register
+ */
+typedef union {
+    struct {
+        /** pvt_monitor_func_clk_div_num : R/W; bitpos: [3:0]; default: 0;
+         *  The integral part of the frequency divider factor of the pvt_monitor function clock.
+         */
+        uint32_t pvt_monitor_func_clk_div_num:4;
+        uint32_t reserved_4:16;
+        /** pvt_monitor_func_clk_sel : R/W; bitpos: [20]; default: 0;
+         *  set this field to select clock-source. 0: XTAL, 1(default): 160MHz drived by SPLL
+         *  divided by 3.
+         */
+        uint32_t pvt_monitor_func_clk_sel:1;
+        uint32_t reserved_21:1;
+        /** pvt_monitor_func_clk_en : R/W; bitpos: [22]; default: 1;
+         *  Set 1 to enable source clock of pvt sitex
+         */
+        uint32_t pvt_monitor_func_clk_en:1;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} pcr_pvt_monitor_func_clk_conf_reg_t;
+
+/** Type of gdma_conf register
+ *  GDMA configuration register
+ */
+typedef union {
+    struct {
+        /** gdma_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable gdma clock
+         */
+        uint32_t gdma_clk_en:1;
+        /** gdma_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset gdma module
+         */
+        uint32_t gdma_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_gdma_conf_reg_t;
+
+/** Type of spi2_conf register
+ *  SPI2 configuration register
+ */
+typedef union {
+    struct {
+        /** spi2_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable spi2 apb clock
+         */
+        uint32_t spi2_clk_en:1;
+        /** spi2_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset spi2 module
+         */
+        uint32_t spi2_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_spi2_conf_reg_t;
+
+/** Type of spi2_clkm_conf register
+ *  SPI2_CLKM configuration register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:20;
+        /** spi2_clkm_sel : R/W; bitpos: [21:20]; default: 0;
+         *  set this field to select clock-source. 0(default): XTAL, 1: 80MHz, 2: FOSC, 3:
+         *  reserved.
+         */
+        uint32_t spi2_clkm_sel:2;
+        /** spi2_clkm_en : R/W; bitpos: [22]; default: 1;
+         *  Set 1 to enable spi2 function clock
+         */
+        uint32_t spi2_clkm_en:1;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} pcr_spi2_clkm_conf_reg_t;
+
+/** Type of aes_conf register
+ *  AES configuration register
+ */
+typedef union {
+    struct {
+        /** aes_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable aes clock
+         */
+        uint32_t aes_clk_en:1;
+        /** aes_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset aes module
+         */
+        uint32_t aes_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_aes_conf_reg_t;
+
+/** Type of sha_conf register
+ *  SHA configuration register
+ */
+typedef union {
+    struct {
+        /** sha_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable sha clock
+         */
+        uint32_t sha_clk_en:1;
+        /** sha_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset sha module
+         */
+        uint32_t sha_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_sha_conf_reg_t;
+
+/** Type of rsa_conf register
+ *  RSA configuration register
+ */
+typedef union {
+    struct {
+        /** rsa_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable rsa clock
+         */
+        uint32_t rsa_clk_en:1;
+        /** rsa_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset rsa module
+         */
+        uint32_t rsa_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_rsa_conf_reg_t;
+
+/** Type of rsa_pd_ctrl register
+ *  RSA power control register
+ */
+typedef union {
+    struct {
+        /** rsa_mem_pd : R/W; bitpos: [0]; default: 0;
+         *  Set this bit to power down rsa internal memory.
+         */
+        uint32_t rsa_mem_pd:1;
+        /** rsa_mem_force_pu : R/W; bitpos: [1]; default: 1;
+         *  Set this bit to force power up rsa internal memory
+         */
+        uint32_t rsa_mem_force_pu:1;
+        /** rsa_mem_force_pd : R/W; bitpos: [2]; default: 0;
+         *  Set this bit to force power down rsa internal memory.
+         */
+        uint32_t rsa_mem_force_pd:1;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} pcr_rsa_pd_ctrl_reg_t;
+
+/** Type of ecc_conf register
+ *  ECC configuration register
+ */
+typedef union {
+    struct {
+        /** ecc_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable ecc clock
+         */
+        uint32_t ecc_clk_en:1;
+        /** ecc_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset ecc module
+         */
+        uint32_t ecc_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_ecc_conf_reg_t;
+
+/** Type of ecc_pd_ctrl register
+ *  ECC power control register
+ */
+typedef union {
+    struct {
+        /** ecc_mem_pd : R/W; bitpos: [0]; default: 0;
+         *  Set this bit to power down ecc internal memory.
+         */
+        uint32_t ecc_mem_pd:1;
+        /** ecc_mem_force_pu : R/W; bitpos: [1]; default: 1;
+         *  Set this bit to force power up ecc internal memory
+         */
+        uint32_t ecc_mem_force_pu:1;
+        /** ecc_mem_force_pd : R/W; bitpos: [2]; default: 0;
+         *  Set this bit to force power down ecc internal memory.
+         */
+        uint32_t ecc_mem_force_pd:1;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} pcr_ecc_pd_ctrl_reg_t;
+
+/** Type of ds_conf register
+ *  DS configuration register
+ */
+typedef union {
+    struct {
+        /** ds_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable ds clock
+         */
+        uint32_t ds_clk_en:1;
+        /** ds_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset ds module
+         */
+        uint32_t ds_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_ds_conf_reg_t;
+
+/** Type of hmac_conf register
+ *  HMAC configuration register
+ */
+typedef union {
+    struct {
+        /** hmac_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable hmac clock
+         */
+        uint32_t hmac_clk_en:1;
+        /** hmac_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset hmac module
+         */
+        uint32_t hmac_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_hmac_conf_reg_t;
+
+/** Type of iomux_conf register
+ *  IOMUX configuration register
+ */
+typedef union {
+    struct {
+        /** iomux_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable iomux apb clock
+         */
+        uint32_t iomux_clk_en:1;
+        /** iomux_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset iomux module
+         */
+        uint32_t iomux_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_iomux_conf_reg_t;
+
+/** Type of iomux_clk_conf register
+ *  IOMUX_CLK configuration register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:20;
+        /** iomux_func_clk_sel : R/W; bitpos: [21:20]; default: 3;
+         *  set this field to select clock-source. 0: do not select anyone clock, 1: 80MHz, 2:
+         *  FOSC, 3(default): XTAL.
+         */
+        uint32_t iomux_func_clk_sel:2;
+        /** iomux_func_clk_en : R/W; bitpos: [22]; default: 1;
+         *  Set 1 to enable iomux function clock
+         */
+        uint32_t iomux_func_clk_en:1;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} pcr_iomux_clk_conf_reg_t;
+
+/** Type of mem_monitor_conf register
+ *  MEM_MONITOR configuration register
+ */
+typedef union {
+    struct {
+        /** mem_monitor_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable mem_monitor clock
+         */
+        uint32_t mem_monitor_clk_en:1;
+        /** mem_monitor_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset mem_monitor module
+         */
+        uint32_t mem_monitor_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_mem_monitor_conf_reg_t;
+
+/** Type of regdma_conf register
+ *  REGDMA configuration register
+ */
+typedef union {
+    struct {
+        /** regdma_clk_en : R/W; bitpos: [0]; default: 0;
+         *  Set 1 to enable regdma clock
+         */
+        uint32_t regdma_clk_en:1;
+        /** regdma_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset regdma module
+         */
+        uint32_t regdma_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_regdma_conf_reg_t;
+
+/** Type of retention_conf register
+ *  retention configuration register
+ */
+typedef union {
+    struct {
+        /** retention_clk_en : R/W; bitpos: [0]; default: 0;
+         *  Set 1 to enable retention clock
+         */
+        uint32_t retention_clk_en:1;
+        /** retention_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset retention module
+         */
+        uint32_t retention_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_retention_conf_reg_t;
+
+/** Type of trace_conf register
+ *  TRACE configuration register
+ */
+typedef union {
+    struct {
+        /** trace_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable trace clock
+         */
+        uint32_t trace_clk_en:1;
+        /** trace_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset trace module
+         */
+        uint32_t trace_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_trace_conf_reg_t;
+
+/** Type of assist_conf register
+ *  ASSIST configuration register
+ */
+typedef union {
+    struct {
+        /** assist_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable assist clock
+         */
+        uint32_t assist_clk_en:1;
+        /** assist_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset assist module
+         */
+        uint32_t assist_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_assist_conf_reg_t;
+
+/** Type of cache_conf register
+ *  CACHE configuration register
+ */
+typedef union {
+    struct {
+        /** cache_clk_en : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable cache clock
+         */
+        uint32_t cache_clk_en:1;
+        /** cache_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset cache module
+         */
+        uint32_t cache_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_cache_conf_reg_t;
+
+/** Type of modem_apb_conf register
+ *  MODEM_APB configuration register
+ */
+typedef union {
+    struct {
+        /** modem_apb_clk_en : R/W; bitpos: [0]; default: 1;
+         *  This field indicates if modem_apb clock is enable. 0: disable, 1: enable(default).
+         */
+        uint32_t modem_apb_clk_en:1;
+        /** modem_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set this file as 1 to reset modem-subsystem.
+         */
+        uint32_t modem_rst_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_modem_apb_conf_reg_t;
+
+/** Type of timeout_conf register
+ *  TIMEOUT configuration register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:1;
+        /** cpu_timeout_rst_en : R/W; bitpos: [1]; default: 0;
+         *  Set 0 to reset cpu_peri timeout module
+         */
+        uint32_t cpu_timeout_rst_en:1;
+        /** hp_timeout_rst_en : R/W; bitpos: [2]; default: 0;
+         *  Set 0 to reset hp_peri timeout module and hp_modem timeout module
+         */
+        uint32_t hp_timeout_rst_en:1;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} pcr_timeout_conf_reg_t;
+
+/** Type of sysclk_conf register
+ *  SYSCLK configuration register
+ */
+typedef union {
+    struct {
+        /** ls_div_num : HRO; bitpos: [7:0]; default: 0;
+         *  clk_hproot is div1 of low-speed clock-source if clck-source is a low-speed
+         *  clock-source such as XTAL/FOSC.
+         */
+        uint32_t ls_div_num:8;
+        /** hs_div_num : HRO; bitpos: [15:8]; default: 2;
+         *  clk_hproot is div3 of SPLL if the clock-source is high-speed clock SPLL.
+         */
+        uint32_t hs_div_num:8;
+        /** soc_clk_sel : R/W; bitpos: [17:16]; default: 0;
+         *  This field is used to select clock source. 0: XTAL, 1: SPLL, 2: FOSC, 3: reserved.
+         */
+        uint32_t soc_clk_sel:2;
+        uint32_t reserved_18:6;
+        /** clk_xtal_freq : RO; bitpos: [30:24]; default: 40;
+         *  This field indicates the frequency(MHz) of XTAL.
+         */
+        uint32_t clk_xtal_freq:7;
+        uint32_t reserved_31:1;
+    };
+    uint32_t val;
+} pcr_sysclk_conf_reg_t;
+
+/** Type of cpu_waiti_conf register
+ *  CPU_WAITI configuration register
+ */
+typedef union {
+    struct {
+        /** cpuperiod_sel : HRO; bitpos: [1:0]; default: 1;
+         *  Reserved. This filed has been replaced by PCR_CPU_HS_DIV_NUM and PCR_CPU_LS_DIV_NUM
+         */
+        uint32_t cpuperiod_sel:2;
+        /** pll_freq_sel : HRO; bitpos: [2]; default: 1;
+         *  Reserved. This filed has been replaced by PCR_CPU_HS_DIV_NUM and PCR_CPU_LS_DIV_NUM
+         */
+        uint32_t pll_freq_sel:1;
+        /** cpu_wait_mode_force_on : R/W; bitpos: [3]; default: 1;
+         *  Set 1 to force cpu_waiti_clk enable.
+         */
+        uint32_t cpu_wait_mode_force_on:1;
+        /** cpu_waiti_delay_num : R/W; bitpos: [7:4]; default: 0;
+         *  This field used to set delay cycle when cpu enter waiti mode, after delay waiti_clk
+         *  will close
+         */
+        uint32_t cpu_waiti_delay_num:4;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} pcr_cpu_waiti_conf_reg_t;
+
+/** Type of cpu_freq_conf register
+ *  CPU_FREQ configuration register
+ */
+typedef union {
+    struct {
+        /** cpu_ls_div_num : R/W; bitpos: [7:0]; default: 0;
+         *  Set as one within (0,1,3) to generate clk_cpu drived by clk_hproot. The clk_cpu is
+         *  div1(default)/div2/div4 of clk_hproot. This field is only avaliable for low-speed
+         *  clock-source such as XTAL/FOSC, and should be used together with PCR_AHB_LS_DIV_NUM.
+         */
+        uint32_t cpu_ls_div_num:8;
+        /** cpu_hs_div_num : R/W; bitpos: [15:8]; default: 0;
+         *  Set as one within (0,1,3) to generate clk_cpu drived by clk_hproot. The clk_cpu is
+         *  div1(default)/div2/div4 of clk_hproot. This field is only avaliable for high-speed
+         *  clock-source such as SPLL, and should be used together with PCR_AHB_HS_DIV_NUM.
+         */
+        uint32_t cpu_hs_div_num:8;
+        /** cpu_hs_120m_force : R/W; bitpos: [16]; default: 0;
+         *  Given that PCR_CPU_HS_DIV_NUM is 0, set this field as 1 to force clk_cpu at 120MHz.
+         *  Only avaliable when PCR_CPU_HS_DIV_NUM is 0 and clk_cpu is driven by SPLL.
+         */
+        uint32_t cpu_hs_120m_force:1;
+        uint32_t reserved_17:15;
+    };
+    uint32_t val;
+} pcr_cpu_freq_conf_reg_t;
+
+/** Type of ahb_freq_conf register
+ *  AHB_FREQ configuration register
+ */
+typedef union {
+    struct {
+        /** ahb_ls_div_num : R/W; bitpos: [7:0]; default: 0;
+         *  Set as one within (0,1,3,7) to generate clk_ahb drived by clk_hproot. The clk_ahb
+         *  is div1(default)/div2/div4/div8 of clk_hproot. This field is only avaliable for
+         *  low-speed clock-source such as XTAL/FOSC, and should be used together with
+         *  PCR_CPU_LS_DIV_NUM.
+         */
+        uint32_t ahb_ls_div_num:8;
+        /** ahb_hs_div_num : R/W; bitpos: [15:8]; default: 3;
+         *  Set as one within (3,7,15) to generate clk_ahb drived by clk_hproot. The clk_ahb is
+         *  div4(default)/div8/div16 of clk_hproot. This field is only avaliable for high-speed
+         *  clock-source such as SPLL, and should be used together with PCR_CPU_HS_DIV_NUM.
+         */
+        uint32_t ahb_hs_div_num:8;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} pcr_ahb_freq_conf_reg_t;
+
+/** Type of apb_freq_conf register
+ *  APB_FREQ configuration register
+ */
+typedef union {
+    struct {
+        /** apb_decrease_div_num : R/W; bitpos: [7:0]; default: 0;
+         *  If this field's value is grater than PCR_APB_DIV_NUM, the clk_apb will be
+         *  automatically down to clk_apb_decrease only when no access is on apb-bus, and will
+         *  recover to the previous frequency when a new access appears on apb-bus. Set as one
+         *  within (0,1,3) to set clk_apb_decrease as div1/div2/div4(default) of clk_ahb. Note
+         *  that enable this function will reduce performance. Users can set this field as zero
+         *  to disable the auto-decrease-apb-freq function. By default, this function is
+         *  disable.
+         */
+        uint32_t apb_decrease_div_num:8;
+        /** apb_div_num : R/W; bitpos: [15:8]; default: 0;
+         *  Set as one within (0,1,3) to generate clk_apb drived by clk_ahb. The clk_apb is
+         *  div1(default)/div2/div4 of clk_ahb.
+         */
+        uint32_t apb_div_num:8;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} pcr_apb_freq_conf_reg_t;
+
+/** Type of pll_div_clk_en register
+ *  SPLL DIV clock-gating configuration register
+ */
+typedef union {
+    struct {
+        /** pll_240m_clk_en : R/W; bitpos: [0]; default: 1;
+         *  This field is used to open 240 MHz clock (div2 of SPLL) drived from SPLL. 0: close,
+         *  1: open(default). Only avaliable when high-speed clock-source SPLL is active.
+         */
+        uint32_t pll_240m_clk_en:1;
+        /** pll_160m_clk_en : R/W; bitpos: [1]; default: 1;
+         *  This field is used to open 160 MHz clock (div3 of SPLL) drived from SPLL. 0: close,
+         *  1: open(default). Only avaliable when high-speed clock-source SPLL is active.
+         */
+        uint32_t pll_160m_clk_en:1;
+        /** pll_120m_clk_en : R/W; bitpos: [2]; default: 1;
+         *  This field is used to open 120 MHz clock (div4 of SPLL) drived from SPLL. 0: close,
+         *  1: open(default). Only avaliable when high-speed clock-source SPLL is active.
+         */
+        uint32_t pll_120m_clk_en:1;
+        /** pll_80m_clk_en : R/W; bitpos: [3]; default: 1;
+         *  This field is used to open 80 MHz clock (div6  of SPLL) drived from SPLL. 0: close,
+         *  1: open(default). Only avaliable when high-speed clock-source SPLL is active.
+         */
+        uint32_t pll_80m_clk_en:1;
+        /** pll_48m_clk_en : R/W; bitpos: [4]; default: 1;
+         *  This field is used to open 48 MHz clock (div10 of SPLL) drived from SPLL. 0: close,
+         *  1: open(default). Only avaliable when high-speed clock-source SPLL is active.
+         */
+        uint32_t pll_48m_clk_en:1;
+        /** pll_40m_clk_en : R/W; bitpos: [5]; default: 1;
+         *  This field is used to open 40 MHz clock (div12 of SPLL) drived from SPLL. 0: close,
+         *  1: open(default). Only avaliable when high-speed clock-source SPLL is active.
+         */
+        uint32_t pll_40m_clk_en:1;
+        /** pll_20m_clk_en : R/W; bitpos: [6]; default: 1;
+         *  This field is used to open 20 MHz clock (div24 of SPLL) drived from SPLL. 0: close,
+         *  1: open(default). Only avaliable when high-speed clock-source SPLL is active.
+         */
+        uint32_t pll_20m_clk_en:1;
+        uint32_t reserved_7:25;
+    };
+    uint32_t val;
+} pcr_pll_div_clk_en_reg_t;
+
+/** Type of ctrl_clk_out_en register
+ *  CLK_OUT_EN configuration register
+ */
+typedef union {
+    struct {
+        /** clk20_oen : R/W; bitpos: [0]; default: 1;
+         *  Set 1 to enable 20m clock
+         */
+        uint32_t clk20_oen:1;
+        /** clk22_oen : R/W; bitpos: [1]; default: 1;
+         *  Set 1 to enable 22m clock
+         */
+        uint32_t clk22_oen:1;
+        /** clk44_oen : R/W; bitpos: [2]; default: 1;
+         *  Set 1 to enable 44m clock
+         */
+        uint32_t clk44_oen:1;
+        /** clk_bb_oen : R/W; bitpos: [3]; default: 1;
+         *  Set 1 to enable bb clock
+         */
+        uint32_t clk_bb_oen:1;
+        /** clk80_oen : R/W; bitpos: [4]; default: 1;
+         *  Set 1 to enable 80m clock
+         */
+        uint32_t clk80_oen:1;
+        /** clk160_oen : R/W; bitpos: [5]; default: 1;
+         *  Set 1 to enable 160m clock
+         */
+        uint32_t clk160_oen:1;
+        /** clk_320m_oen : R/W; bitpos: [6]; default: 1;
+         *  Set 1 to enable 320m clock
+         */
+        uint32_t clk_320m_oen:1;
+        /** clk_adc_inf_oen : R/W; bitpos: [7]; default: 1;
+         *  Reserved
+         */
+        uint32_t clk_adc_inf_oen:1;
+        /** clk_dac_cpu_oen : R/W; bitpos: [8]; default: 1;
+         *  Reserved
+         */
+        uint32_t clk_dac_cpu_oen:1;
+        /** clk40x_bb_oen : R/W; bitpos: [9]; default: 1;
+         *  Set 1 to enable 40x_bb clock
+         */
+        uint32_t clk40x_bb_oen:1;
+        /** clk_xtal_oen : R/W; bitpos: [10]; default: 1;
+         *  Set 1 to enable xtal clock
+         */
+        uint32_t clk_xtal_oen:1;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} pcr_ctrl_clk_out_en_reg_t;
+
+/** Type of ctrl_tick_conf register
+ *  TICK configuration register
+ */
+typedef union {
+    struct {
+        /** xtal_tick_num : R/W; bitpos: [7:0]; default: 39;
+         *  ******* Description ***********
+         */
+        uint32_t xtal_tick_num:8;
+        /** fosc_tick_num : R/W; bitpos: [15:8]; default: 7;
+         *  ******* Description ***********
+         */
+        uint32_t fosc_tick_num:8;
+        /** tick_enable : R/W; bitpos: [16]; default: 1;
+         *  ******* Description ***********
+         */
+        uint32_t tick_enable:1;
+        /** rst_tick_cnt : R/W; bitpos: [17]; default: 0;
+         *  ******* Description ***********
+         */
+        uint32_t rst_tick_cnt:1;
+        uint32_t reserved_18:14;
+    };
+    uint32_t val;
+} pcr_ctrl_tick_conf_reg_t;
+
+/** Type of ctrl_32k_conf register
+ *  32KHz clock configuration register
+ */
+typedef union {
+    struct {
+        /** clk_32k_sel : R/W; bitpos: [1:0]; default: 0;
+         *  This field indicates which one 32KHz clock will be used by MODEM_SYSTEM and
+         *  timergroup. 0: OSC32K(default), 1: XTAL32K, 2/3: 32KHz from pad GPIO0.
+         */
+        uint32_t clk_32k_sel:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_ctrl_32k_conf_reg_t;
+
+/** Type of sram_power_conf register
+ *  HP SRAM/ROM configuration register
+ */
+typedef union {
+    struct {
+        /** sram_force_pu : R/W; bitpos: [3:0]; default: 15;
+         *  Set this bit to force power up SRAM
+         */
+        uint32_t sram_force_pu:4;
+        /** sram_force_pd : R/W; bitpos: [7:4]; default: 0;
+         *  Set this bit to force power down SRAM.
+         */
+        uint32_t sram_force_pd:4;
+        /** sram_clkgate_force_on : R/W; bitpos: [11:8]; default: 0;
+         *  1: Force to open the clock and bypass the gate-clock when accessing the SRAM. 0: A
+         *  gate-clock will be used when accessing the SRAM.
+         */
+        uint32_t sram_clkgate_force_on:4;
+        /** rom_force_pu : R/W; bitpos: [14:12]; default: 7;
+         *  Set this bit to force power up ROM
+         */
+        uint32_t rom_force_pu:3;
+        /** rom_force_pd : R/W; bitpos: [17:15]; default: 0;
+         *  Set this bit to force power down ROM.
+         */
+        uint32_t rom_force_pd:3;
+        /** rom_clkgate_force_on : R/W; bitpos: [20:18]; default: 0;
+         *  1: Force to open the clock and bypass the gate-clock when accessing the ROM. 0: A
+         *  gate-clock will be used when accessing the ROM.
+         */
+        uint32_t rom_clkgate_force_on:3;
+        uint32_t reserved_21:11;
+    };
+    uint32_t val;
+} pcr_sram_power_conf_reg_t;
+
+/** Type of reset_event_bypass register
+ *  reset event bypass backdoor configuration register
+ */
+typedef union {
+    struct {
+        /** reset_event_bypass_apm : R/W; bitpos: [0]; default: 0;
+         *  This field is used to control reset event relationship for
+         *  tee_reg/apm_reg/hp_system_reg. 1: tee_reg/apm_reg/hp_system_reg will only be reset
+         *  by power-reset. some reset event will be bypass. 0: tee_reg/apm_reg/hp_system_reg
+         *  will not only be reset by power-reset, but also some reset event.
+         */
+        uint32_t reset_event_bypass_apm:1;
+        /** reset_event_bypass : R/W; bitpos: [1]; default: 1;
+         *  This field is used to control reset event relationship for system-bus. 1: system
+         *  bus (including arbiter/router) will only be reset by power-reset. some reset event
+         *  will be bypass. 0: system bus (including arbiter/router) will not only be reset by
+         *  power-reset, but also some reset event.
+         */
+        uint32_t reset_event_bypass:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pcr_reset_event_bypass_reg_t;
+
+/** Type of clock_gate register
+ *  PCR clock gating configure register
+ */
+typedef union {
+    struct {
+        /** clk_en : R/W; bitpos: [0]; default: 0;
+         *  Set this bit as 1 to force on clock gating.
+         */
+        uint32_t clk_en:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} pcr_clock_gate_reg_t;
+
+
+/** Group: Frequency Statistics Register */
+/** Type of sysclk_freq_query_0 register
+ *  SYSCLK frequency query 0 register
+ */
+typedef union {
+    struct {
+        /** fosc_freq : HRO; bitpos: [7:0]; default: 20;
+         *  This field indicates the frequency(MHz) of FOSC.
+         */
+        uint32_t fosc_freq:8;
+        /** pll_freq : HRO; bitpos: [17:8]; default: 480;
+         *  This field indicates the frequency(MHz) of SPLL.
+         */
+        uint32_t pll_freq:10;
+        uint32_t reserved_18:14;
+    };
+    uint32_t val;
+} pcr_sysclk_freq_query_0_reg_t;
+
+
+/** Group: FPGA Debug Register */
+/** Type of fpga_debug register
+ *  fpga debug register
+ */
+typedef union {
+    struct {
+        /** fpga_debug : R/W; bitpos: [31:0]; default: 4294967295;
+         *  Only used in fpga debug.
+         */
+        uint32_t fpga_debug:32;
+    };
+    uint32_t val;
+} pcr_fpga_debug_reg_t;
+
+
+/** Group: Version Register */
+/** Type of date register
+ *  Date register.
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [27:0]; default: 35676496;
+         *  PCR version information.
+         */
+        uint32_t date:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} pcr_date_reg_t;
+
+
+typedef struct pcr_dev_t {
+    volatile pcr_uart0_conf_reg_t uart0_conf;
+    volatile pcr_uart0_sclk_conf_reg_t uart0_sclk_conf;
+    volatile pcr_uart0_pd_ctrl_reg_t uart0_pd_ctrl;
+    volatile pcr_uart1_conf_reg_t uart1_conf;
+    volatile pcr_uart1_sclk_conf_reg_t uart1_sclk_conf;
+    volatile pcr_uart1_pd_ctrl_reg_t uart1_pd_ctrl;
+    volatile pcr_mspi_conf_reg_t mspi_conf;
+    volatile pcr_mspi_clk_conf_reg_t mspi_clk_conf;
+    volatile pcr_i2c_conf_reg_t i2c_conf;
+    volatile pcr_i2c_sclk_conf_reg_t i2c_sclk_conf;
+    volatile pcr_uhci_conf_reg_t uhci_conf;
+    volatile pcr_rmt_conf_reg_t rmt_conf;
+    volatile pcr_rmt_sclk_conf_reg_t rmt_sclk_conf;
+    volatile pcr_ledc_conf_reg_t ledc_conf;
+    volatile pcr_ledc_sclk_conf_reg_t ledc_sclk_conf;
+    volatile pcr_timergroup0_conf_reg_t timergroup0_conf;
+    volatile pcr_timergroup0_timer_clk_conf_reg_t timergroup0_timer_clk_conf;
+    volatile pcr_timergroup0_wdt_clk_conf_reg_t timergroup0_wdt_clk_conf;
+    volatile pcr_timergroup1_conf_reg_t timergroup1_conf;
+    volatile pcr_timergroup1_timer_clk_conf_reg_t timergroup1_timer_clk_conf;
+    volatile pcr_timergroup1_wdt_clk_conf_reg_t timergroup1_wdt_clk_conf;
+    volatile pcr_systimer_conf_reg_t systimer_conf;
+    volatile pcr_systimer_func_clk_conf_reg_t systimer_func_clk_conf;
+    volatile pcr_twai0_conf_reg_t twai0_conf;
+    volatile pcr_twai0_func_clk_conf_reg_t twai0_func_clk_conf;
+    volatile pcr_twai1_conf_reg_t twai1_conf;
+    volatile pcr_twai1_func_clk_conf_reg_t twai1_func_clk_conf;
+    volatile pcr_i2s_conf_reg_t i2s_conf;
+    volatile pcr_i2s_tx_clkm_conf_reg_t i2s_tx_clkm_conf;
+    volatile pcr_i2s_tx_clkm_div_conf_reg_t i2s_tx_clkm_div_conf;
+    volatile pcr_i2s_rx_clkm_conf_reg_t i2s_rx_clkm_conf;
+    volatile pcr_i2s_rx_clkm_div_conf_reg_t i2s_rx_clkm_div_conf;
+    volatile pcr_saradc_conf_reg_t saradc_conf;
+    volatile pcr_saradc_clkm_conf_reg_t saradc_clkm_conf;
+    volatile pcr_tsens_clk_conf_reg_t tsens_clk_conf;
+    volatile pcr_usb_device_conf_reg_t usb_device_conf;
+    volatile pcr_intmtx_conf_reg_t intmtx_conf;
+    volatile pcr_pcnt_conf_reg_t pcnt_conf;
+    volatile pcr_etm_conf_reg_t etm_conf;
+    volatile pcr_pwm_conf_reg_t pwm_conf;
+    volatile pcr_pwm_clk_conf_reg_t pwm_clk_conf;
+    volatile pcr_parl_io_conf_reg_t parl_io_conf;
+    volatile pcr_parl_clk_rx_conf_reg_t parl_clk_rx_conf;
+    volatile pcr_parl_clk_tx_conf_reg_t parl_clk_tx_conf;
+    volatile pcr_sdio_slave_conf_reg_t sdio_slave_conf;
+    volatile pcr_pvt_monitor_conf_reg_t pvt_monitor_conf;
+    volatile pcr_pvt_monitor_func_clk_conf_reg_t pvt_monitor_func_clk_conf;
+    volatile pcr_gdma_conf_reg_t gdma_conf;
+    volatile pcr_spi2_conf_reg_t spi2_conf;
+    volatile pcr_spi2_clkm_conf_reg_t spi2_clkm_conf;
+    volatile pcr_aes_conf_reg_t aes_conf;
+    volatile pcr_sha_conf_reg_t sha_conf;
+    volatile pcr_rsa_conf_reg_t rsa_conf;
+    volatile pcr_rsa_pd_ctrl_reg_t rsa_pd_ctrl;
+    volatile pcr_ecc_conf_reg_t ecc_conf;
+    volatile pcr_ecc_pd_ctrl_reg_t ecc_pd_ctrl;
+    volatile pcr_ds_conf_reg_t ds_conf;
+    volatile pcr_hmac_conf_reg_t hmac_conf;
+    volatile pcr_iomux_conf_reg_t iomux_conf;
+    volatile pcr_iomux_clk_conf_reg_t iomux_clk_conf;
+    volatile pcr_mem_monitor_conf_reg_t mem_monitor_conf;
+    volatile pcr_regdma_conf_reg_t regdma_conf;
+    volatile pcr_retention_conf_reg_t retention_conf;
+    volatile pcr_trace_conf_reg_t trace_conf;
+    volatile pcr_assist_conf_reg_t assist_conf;
+    volatile pcr_cache_conf_reg_t cache_conf;
+    volatile pcr_modem_apb_conf_reg_t modem_apb_conf;
+    volatile pcr_timeout_conf_reg_t timeout_conf;
+    volatile pcr_sysclk_conf_reg_t sysclk_conf;
+    volatile pcr_cpu_waiti_conf_reg_t cpu_waiti_conf;
+    volatile pcr_cpu_freq_conf_reg_t cpu_freq_conf;
+    volatile pcr_ahb_freq_conf_reg_t ahb_freq_conf;
+    volatile pcr_apb_freq_conf_reg_t apb_freq_conf;
+    volatile pcr_sysclk_freq_query_0_reg_t sysclk_freq_query_0;
+    volatile pcr_pll_div_clk_en_reg_t pll_div_clk_en;
+    volatile pcr_ctrl_clk_out_en_reg_t ctrl_clk_out_en;
+    volatile pcr_ctrl_tick_conf_reg_t ctrl_tick_conf;
+    volatile pcr_ctrl_32k_conf_reg_t ctrl_32k_conf;
+    volatile pcr_sram_power_conf_reg_t sram_power_conf;
+    uint32_t reserved_13c[941];
+    volatile pcr_reset_event_bypass_reg_t reset_event_bypass;
+    volatile pcr_fpga_debug_reg_t fpga_debug;
+    volatile pcr_clock_gate_reg_t clock_gate;
+    volatile pcr_date_reg_t date;
+} pcr_dev_t;
+
+extern pcr_dev_t PCR;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(pcr_dev_t) == 0x1000, "Invalid size of pcr_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/periph_defs.h b/components/soc/esp32c6/include/soc/periph_defs.h
new file mode 100644
index 0000000000..822a9e5214
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/periph_defs.h
@@ -0,0 +1,128 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+typedef enum {
+    PERIPH_LEDC_MODULE = 0,
+    PERIPH_UART0_MODULE,
+    PERIPH_UART1_MODULE,
+    PERIPH_USB_DEVICE_MODULE,
+    PERIPH_I2C0_MODULE,
+    PERIPH_I2S1_MODULE,
+    PERIPH_TIMG0_MODULE,
+    PERIPH_TIMG1_MODULE,
+    PERIPH_UHCI0_MODULE,
+    PERIPH_RMT_MODULE,
+    PERIPH_SPI_MODULE,  //SPI1
+    PERIPH_SPI2_MODULE, //SPI2
+    PERIPH_TWAI0_MODULE,
+    PERIPH_TWAI1_MODULE,
+    PERIPH_RNG_MODULE,
+    PERIPH_WIFI_MODULE,
+    PERIPH_BT_MODULE,
+    PERIPH_WIFI_BT_COMMON_MODULE,
+    PERIPH_BT_BASEBAND_MODULE,
+    PERIPH_BT_LC_MODULE,
+    PERIPH_RSA_MODULE,
+    PERIPH_AES_MODULE,
+    PERIPH_SHA_MODULE,
+    PERIPH_HMAC_MODULE,
+    PERIPH_DS_MODULE,
+    PERIPH_GDMA_MODULE,
+    PERIPH_SYSTIMER_MODULE,
+    PERIPH_SARADC_MODULE,
+    PERIPH_MODULE_MAX
+} periph_module_t;
+
+typedef enum {
+    ETS_WIFI_MAC_INTR_SOURCE = 0,               /**< interrupt of WiFi MAC, level*/
+    ETS_WIFI_MAC_NMI_SOURCE,                    /**< interrupt of WiFi MAC, NMI, use if MAC have bug to fix in NMI*/
+    ETS_WIFI_PWR_INTR_SOURCE,                   /**< */
+    ETS_WIFI_BB_INTR_SOURCE,                    /**< interrupt of WiFi BB, level, we can do some calibartion*/
+    ETS_BT_MAC_INTR_SOURCE,                     /**< will be cancelled*/
+    ETS_BT_BB_INTR_SOURCE,                      /**< interrupt of BT BB, level*/
+    ETS_BT_BB_NMI_SOURCE,                       /**< interrupt of BT BB, NMI, use if BB have bug to fix in NMI*/
+    ETS_LP_TIMER_INTR_SOURCE,
+    ETS_COEX_INTR_SOURCE,
+    ETS_BLE_TIMER_INTR_SOURCE,
+    ETS_BLE_SEC_INTR_SOURCE,
+    ETS_I2C_MASTER_SOURCE,                      /**< interrupt of I2C Master, level*/
+    ETS_ZB_MAC_SOURCE,
+    ETS_PMU_INTR_SOURCE,
+    ETS_EFUSE_INTR_SOURCE,                      /**< interrupt of efuse, level, not likely to use*/
+    ETS_LP_RTC_TIMER_INTR_SOURCE,
+    ETS_LP_UART_INTR_SOURCE,
+    ETS_LP_I2C_INTR_SOURCE,
+    ETS_LP_WDT_INTR_SOURCE,
+    ETS_LP_PERI_TIMEOUT_INTR_SOURCE,
+    ETS_LP_APM_M0_INTR_SOURCE,
+    ETS_LP_APM_M1_INTR_SOURCE,
+    ETS_FROM_CPU_INTR0_SOURCE,                  /**< interrupt0 generated from a CPU, level*/ /* Used for FreeRTOS */
+    ETS_FROM_CPU_INTR1_SOURCE,                  /**< interrupt1 generated from a CPU, level*/ /* Used for FreeRTOS */
+    ETS_FROM_CPU_INTR2_SOURCE,                  /**< interrupt2 generated from a CPU, level*/
+    ETS_FROM_CPU_INTR3_SOURCE,                  /**< interrupt3 generated from a CPU, level*/
+    ETS_ASSIST_DEBUG_INTR_SOURCE,               /**< interrupt of Assist debug module, LEVEL*/
+    ETS_TRACE_INTR_SOURCE,
+    ETS_CACHE_INTR_SOURCE,
+    ETS_CPU_PERI_TIMEOUT_INTR_SOURCE,
+    ETS_GPIO_INTR_SOURCE,                       /**< interrupt of GPIO, level*/
+    ETS_GPIO_NMI_SOURCE,                        /**< interrupt of GPIO, NMI*/
+    ETS_PAU_INTR_SOURCE,
+    ETS_HP_PERI_TIMEOUT_INTR_SOURCE,
+    ETS_MODEM_PERI_TIMEOUT_INTR_SOURCE,
+    ETS_HP_APM_M0_INTR_SOURCE,
+    ETS_HP_APM_M1_INTR_SOURCE,
+    ETS_HP_APM_M2_INTR_SOURCE,
+    ETS_HP_APM_M3_INTR_SOURCE,
+    ETS_LP_APM0_INTR_SOURCE,
+    ETS_MSPI_INTR_SOURCE,
+    ETS_I2S1_INTR_SOURCE,                       /**< interrupt of I2S1, level*/
+    ETS_UHCI0_INTR_SOURCE,                      /**< interrupt of UHCI0, level*/
+    ETS_UART0_INTR_SOURCE,                      /**< interrupt of UART0, level*/
+    ETS_UART1_INTR_SOURCE,                      /**< interrupt of UART1, level*/
+    ETS_LEDC_INTR_SOURCE,                       /**< interrupt of LED PWM, level*/
+    ETS_TWAI0_INTR_SOURCE,                      /**< interrupt of can0, level*/
+    ETS_TWAI1_INTR_SOURCE,                      /**< interrupt of can1, level*/
+    ETS_USB_SERIAL_JTAG_INTR_SOURCE,            /**< interrupt of USB, level*/
+    ETS_RMT_INTR_SOURCE,                        /**< interrupt of remote controller, level*/
+    ETS_I2C_EXT0_INTR_SOURCE,                   /**< interrupt of I2C controller1, level*/
+    ETS_TG0_T0_LEVEL_INTR_SOURCE,               /**< interrupt of TIMER_GROUP0, TIMER0, level*/
+    ETS_TG0_T1_LEVEL_INTR_SOURCE,               /**< interrupt of TIMER_GROUP0, TIMER1, level*/
+    ETS_TG0_WDT_LEVEL_INTR_SOURCE,              /**< interrupt of TIMER_GROUP0, WATCH DOG, level*/
+    ETS_TG1_T0_LEVEL_INTR_SOURCE,               /**< interrupt of TIMER_GROUP1, TIMER0, level*/
+    ETS_TG1_T1_LEVEL_INTR_SOURCE,               /**< interrupt of TIMER_GROUP1, TIMER1, level*/
+    ETS_TG1_WDT_LEVEL_INTR_SOURCE,              /**< interrupt of TIMER_GROUP1, WATCHDOG, level*/
+    ETS_SYSTIMER_TARGET0_EDGE_INTR_SOURCE,      /**< interrupt of system timer 0, EDGE*/
+    ETS_SYSTIMER_TARGET1_EDGE_INTR_SOURCE,      /**< interrupt of system timer 1, EDGE*/
+    ETS_SYSTIMER_TARGET2_EDGE_INTR_SOURCE,      /**< interrupt of system timer 2, EDGE*/
+    ETS_APB_ADC_INTR_SOURCE,                    /**< interrupt of APB ADC, LEVEL*/
+    ETS_PWM_INTR_SOURCE,
+    ETS_PCNT_INTR_SOURCE,
+    ETS_PARL_IO_INTR_SOURCE,
+    ETS_SLC0_INTR_SOURCE,
+    ETS_SLC_INTR_SOURCE,
+    ETS_DMA_IN_CH0_INTR_SOURCE,                    /**< interrupt of general DMA IN channel 0, LEVEL*/
+    ETS_DMA_IN_CH1_INTR_SOURCE,                    /**< interrupt of general DMA IN channel 1, LEVEL*/
+    ETS_DMA_IN_CH2_INTR_SOURCE,                    /**< interrupt of general DMA IN channel 2, LEVEL*/
+    ETS_DMA_OUT_CH0_INTR_SOURCE,                   /**< interrupt of general DMA OUT channel 0, LEVEL*/
+    ETS_DMA_OUT_CH1_INTR_SOURCE,                   /**< interrupt of general DMA OUT channel 1, LEVEL*/
+    ETS_DMA_OUT_CH2_INTR_SOURCE,                   /**< interrupt of general DMA OUT channel 2, LEVEL*/
+    ETS_GSPI2_INTR_SOURCE,
+    ETS_AES_INTR_SOURCE,                        /**< interrupt of AES accelerator, level*/
+    ETS_SHA_INTR_SOURCE,                        /**< interrupt of SHA accelerator, level*/
+    ETS_RSA_INTR_SOURCE,                        /**< interrupt of RSA accelerator, level*/
+    ETS_ECC_INTR_SOURCE,                        /**< interrupt of ECC accelerator, level*/
+    ETS_MAX_INTR_SOURCE,
+} periph_interrput_t;
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/pmu_icg_mapping.h b/components/soc/esp32c6/include/soc/pmu_icg_mapping.h
new file mode 100644
index 0000000000..edced509c4
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/pmu_icg_mapping.h
@@ -0,0 +1,68 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#ifndef _SOC_ICG_MAP_H_
+#define _SOC_ICG_MAP_H_
+
+#define PMU_ICG_APB_ENA_CAN0                               18
+#define PMU_ICG_APB_ENA_CAN1                               19
+#define PMU_ICG_APB_ENA_GDMA                               1
+#define PMU_ICG_APB_ENA_I2C                                13
+#define PMU_ICG_APB_ENA_I2S                                4
+#define PMU_ICG_APB_ENA_INTMTX                             3
+#define PMU_ICG_APB_ENA_IOMUX                              26
+#define PMU_ICG_APB_ENA_LEDC                               14
+#define PMU_ICG_APB_ENA_MEM_MONITOR                        25
+#define PMU_ICG_APB_ENA_MSPI                               5
+#define PMU_ICG_APB_ENA_PARL                               23
+#define PMU_ICG_APB_ENA_PCNT                               20
+#define PMU_ICG_APB_ENA_PVT_MONITOR                        27
+#define PMU_ICG_APB_ENA_PWM                                21
+#define PMU_ICG_APB_ENA_REGDMA                             24
+#define PMU_ICG_APB_ENA_RMT                                15
+#define PMU_ICG_APB_ENA_SARADC                             9
+#define PMU_ICG_APB_ENA_SEC                                0
+#define PMU_ICG_APB_ENA_SOC_ETM                            22
+#define PMU_ICG_APB_ENA_SPI2                               2
+#define PMU_ICG_APB_ENA_SYSTIMER                           16
+#define PMU_ICG_APB_ENA_TG0                                11
+#define PMU_ICG_APB_ENA_TG1                                12
+#define PMU_ICG_APB_ENA_UART0                              6
+#define PMU_ICG_APB_ENA_UART1                              7
+#define PMU_ICG_APB_ENA_UHCI                               8
+#define PMU_ICG_APB_ENA_USB_DEVICE                         17
+#define PMU_ICG_FUNC_ENA_CAN0                              31
+#define PMU_ICG_FUNC_ENA_CAN1                              30
+#define PMU_ICG_FUNC_ENA_I2C                               29
+#define PMU_ICG_FUNC_ENA_I2S_RX                            2
+#define PMU_ICG_FUNC_ENA_I2S_TX                            7
+#define PMU_ICG_FUNC_ENA_IOMUX                             28
+#define PMU_ICG_FUNC_ENA_LEDC                              27
+#define PMU_ICG_FUNC_ENA_MEM_MONITOR                       10
+#define PMU_ICG_FUNC_ENA_MSPI                              26
+#define PMU_ICG_FUNC_ENA_PARL_RX                           25
+#define PMU_ICG_FUNC_ENA_PARL_TX                           24
+#define PMU_ICG_FUNC_ENA_PVT_MONITOR                       23
+#define PMU_ICG_FUNC_ENA_PWM                               22
+#define PMU_ICG_FUNC_ENA_RMT                               21
+#define PMU_ICG_FUNC_ENA_SARADC                            20
+#define PMU_ICG_FUNC_ENA_SEC                               19
+#define PMU_ICG_FUNC_ENA_SPI2                              1
+#define PMU_ICG_FUNC_ENA_SYSTIMER                          18
+#define PMU_ICG_FUNC_ENA_TG0                               14
+#define PMU_ICG_FUNC_ENA_TG1                               13
+#define PMU_ICG_FUNC_ENA_TSENS                             12
+#define PMU_ICG_FUNC_ENA_UART0                             3
+#define PMU_ICG_FUNC_ENA_UART1                             4
+#define PMU_ICG_FUNC_ENA_USB_DEVICE                        6
+#define PMU_ICG_FUNC_ENA_GDMA                              0
+#define PMU_ICG_FUNC_ENA_SOC_ETM                           16
+#define PMU_ICG_FUNC_ENA_REGDMA                            8
+#define PMU_ICG_FUNC_ENA_RETENTION                         9
+#define PMU_ICG_FUNC_ENA_SDIO_SLAVE                        11
+#define PMU_ICG_FUNC_ENA_UHCI                              5
+#define PMU_ICG_FUNC_ENA_HPCORE                            17
+#define PMU_ICG_FUNC_ENA_HPBUS                             15
+#endif  /* _SOC_ICG_MAP_H_ */
diff --git a/components/soc/esp32c6/include/soc/pmu_reg.h b/components/soc/esp32c6/include/soc/pmu_reg.h
new file mode 100644
index 0000000000..fb444e1e3d
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/pmu_reg.h
@@ -0,0 +1,3381 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** PMU_HP_ACTIVE_DIG_POWER_REG register
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_DIG_POWER_REG (DR_REG_PMU_BASE + 0x0)
+/** PMU_HP_ACTIVE_VDD_SPI_PD_EN : R/W; bitpos: [21]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_VDD_SPI_PD_EN    (BIT(21))
+#define PMU_HP_ACTIVE_VDD_SPI_PD_EN_M  (PMU_HP_ACTIVE_VDD_SPI_PD_EN_V << PMU_HP_ACTIVE_VDD_SPI_PD_EN_S)
+#define PMU_HP_ACTIVE_VDD_SPI_PD_EN_V  0x00000001U
+#define PMU_HP_ACTIVE_VDD_SPI_PD_EN_S  21
+/** PMU_HP_ACTIVE_HP_MEM_DSLP : R/W; bitpos: [22]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_HP_MEM_DSLP    (BIT(22))
+#define PMU_HP_ACTIVE_HP_MEM_DSLP_M  (PMU_HP_ACTIVE_HP_MEM_DSLP_V << PMU_HP_ACTIVE_HP_MEM_DSLP_S)
+#define PMU_HP_ACTIVE_HP_MEM_DSLP_V  0x00000001U
+#define PMU_HP_ACTIVE_HP_MEM_DSLP_S  22
+/** PMU_HP_ACTIVE_PD_HP_MEM_PD_EN : R/W; bitpos: [26:23]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_PD_HP_MEM_PD_EN    0x0000000FU
+#define PMU_HP_ACTIVE_PD_HP_MEM_PD_EN_M  (PMU_HP_ACTIVE_PD_HP_MEM_PD_EN_V << PMU_HP_ACTIVE_PD_HP_MEM_PD_EN_S)
+#define PMU_HP_ACTIVE_PD_HP_MEM_PD_EN_V  0x0000000FU
+#define PMU_HP_ACTIVE_PD_HP_MEM_PD_EN_S  23
+/** PMU_HP_ACTIVE_PD_HP_WIFI_PD_EN : R/W; bitpos: [27]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_PD_HP_WIFI_PD_EN    (BIT(27))
+#define PMU_HP_ACTIVE_PD_HP_WIFI_PD_EN_M  (PMU_HP_ACTIVE_PD_HP_WIFI_PD_EN_V << PMU_HP_ACTIVE_PD_HP_WIFI_PD_EN_S)
+#define PMU_HP_ACTIVE_PD_HP_WIFI_PD_EN_V  0x00000001U
+#define PMU_HP_ACTIVE_PD_HP_WIFI_PD_EN_S  27
+/** PMU_HP_ACTIVE_PD_HP_CPU_PD_EN : R/W; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_PD_HP_CPU_PD_EN    (BIT(29))
+#define PMU_HP_ACTIVE_PD_HP_CPU_PD_EN_M  (PMU_HP_ACTIVE_PD_HP_CPU_PD_EN_V << PMU_HP_ACTIVE_PD_HP_CPU_PD_EN_S)
+#define PMU_HP_ACTIVE_PD_HP_CPU_PD_EN_V  0x00000001U
+#define PMU_HP_ACTIVE_PD_HP_CPU_PD_EN_S  29
+/** PMU_HP_ACTIVE_PD_HP_AON_PD_EN : R/W; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_PD_HP_AON_PD_EN    (BIT(30))
+#define PMU_HP_ACTIVE_PD_HP_AON_PD_EN_M  (PMU_HP_ACTIVE_PD_HP_AON_PD_EN_V << PMU_HP_ACTIVE_PD_HP_AON_PD_EN_S)
+#define PMU_HP_ACTIVE_PD_HP_AON_PD_EN_V  0x00000001U
+#define PMU_HP_ACTIVE_PD_HP_AON_PD_EN_S  30
+/** PMU_HP_ACTIVE_PD_TOP_PD_EN : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_PD_TOP_PD_EN    (BIT(31))
+#define PMU_HP_ACTIVE_PD_TOP_PD_EN_M  (PMU_HP_ACTIVE_PD_TOP_PD_EN_V << PMU_HP_ACTIVE_PD_TOP_PD_EN_S)
+#define PMU_HP_ACTIVE_PD_TOP_PD_EN_V  0x00000001U
+#define PMU_HP_ACTIVE_PD_TOP_PD_EN_S  31
+
+/** PMU_HP_ACTIVE_ICG_HP_FUNC_REG register
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_ICG_HP_FUNC_REG (DR_REG_PMU_BASE + 0x4)
+/** PMU_HP_ACTIVE_DIG_ICG_FUNC_EN : R/W; bitpos: [31:0]; default: 4294967295;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_DIG_ICG_FUNC_EN    0xFFFFFFFFU
+#define PMU_HP_ACTIVE_DIG_ICG_FUNC_EN_M  (PMU_HP_ACTIVE_DIG_ICG_FUNC_EN_V << PMU_HP_ACTIVE_DIG_ICG_FUNC_EN_S)
+#define PMU_HP_ACTIVE_DIG_ICG_FUNC_EN_V  0xFFFFFFFFU
+#define PMU_HP_ACTIVE_DIG_ICG_FUNC_EN_S  0
+
+/** PMU_HP_ACTIVE_ICG_HP_APB_REG register
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_ICG_HP_APB_REG (DR_REG_PMU_BASE + 0x8)
+/** PMU_HP_ACTIVE_DIG_ICG_APB_EN : R/W; bitpos: [31:0]; default: 4294967295;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_DIG_ICG_APB_EN    0xFFFFFFFFU
+#define PMU_HP_ACTIVE_DIG_ICG_APB_EN_M  (PMU_HP_ACTIVE_DIG_ICG_APB_EN_V << PMU_HP_ACTIVE_DIG_ICG_APB_EN_S)
+#define PMU_HP_ACTIVE_DIG_ICG_APB_EN_V  0xFFFFFFFFU
+#define PMU_HP_ACTIVE_DIG_ICG_APB_EN_S  0
+
+/** PMU_HP_ACTIVE_ICG_MODEM_REG register
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_ICG_MODEM_REG (DR_REG_PMU_BASE + 0xc)
+/** PMU_HP_ACTIVE_DIG_ICG_MODEM_CODE : R/W; bitpos: [31:30]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_DIG_ICG_MODEM_CODE    0x00000003U
+#define PMU_HP_ACTIVE_DIG_ICG_MODEM_CODE_M  (PMU_HP_ACTIVE_DIG_ICG_MODEM_CODE_V << PMU_HP_ACTIVE_DIG_ICG_MODEM_CODE_S)
+#define PMU_HP_ACTIVE_DIG_ICG_MODEM_CODE_V  0x00000003U
+#define PMU_HP_ACTIVE_DIG_ICG_MODEM_CODE_S  30
+
+/** PMU_HP_ACTIVE_HP_SYS_CNTL_REG register
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_HP_SYS_CNTL_REG (DR_REG_PMU_BASE + 0x10)
+/** PMU_HP_ACTIVE_UART_WAKEUP_EN : R/W; bitpos: [24]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_UART_WAKEUP_EN    (BIT(24))
+#define PMU_HP_ACTIVE_UART_WAKEUP_EN_M  (PMU_HP_ACTIVE_UART_WAKEUP_EN_V << PMU_HP_ACTIVE_UART_WAKEUP_EN_S)
+#define PMU_HP_ACTIVE_UART_WAKEUP_EN_V  0x00000001U
+#define PMU_HP_ACTIVE_UART_WAKEUP_EN_S  24
+/** PMU_HP_ACTIVE_LP_PAD_HOLD_ALL : R/W; bitpos: [25]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_LP_PAD_HOLD_ALL    (BIT(25))
+#define PMU_HP_ACTIVE_LP_PAD_HOLD_ALL_M  (PMU_HP_ACTIVE_LP_PAD_HOLD_ALL_V << PMU_HP_ACTIVE_LP_PAD_HOLD_ALL_S)
+#define PMU_HP_ACTIVE_LP_PAD_HOLD_ALL_V  0x00000001U
+#define PMU_HP_ACTIVE_LP_PAD_HOLD_ALL_S  25
+/** PMU_HP_ACTIVE_HP_PAD_HOLD_ALL : R/W; bitpos: [26]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_HP_PAD_HOLD_ALL    (BIT(26))
+#define PMU_HP_ACTIVE_HP_PAD_HOLD_ALL_M  (PMU_HP_ACTIVE_HP_PAD_HOLD_ALL_V << PMU_HP_ACTIVE_HP_PAD_HOLD_ALL_S)
+#define PMU_HP_ACTIVE_HP_PAD_HOLD_ALL_V  0x00000001U
+#define PMU_HP_ACTIVE_HP_PAD_HOLD_ALL_S  26
+/** PMU_HP_ACTIVE_DIG_PAD_SLP_SEL : R/W; bitpos: [27]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_DIG_PAD_SLP_SEL    (BIT(27))
+#define PMU_HP_ACTIVE_DIG_PAD_SLP_SEL_M  (PMU_HP_ACTIVE_DIG_PAD_SLP_SEL_V << PMU_HP_ACTIVE_DIG_PAD_SLP_SEL_S)
+#define PMU_HP_ACTIVE_DIG_PAD_SLP_SEL_V  0x00000001U
+#define PMU_HP_ACTIVE_DIG_PAD_SLP_SEL_S  27
+/** PMU_HP_ACTIVE_DIG_PAUSE_WDT : R/W; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_DIG_PAUSE_WDT    (BIT(28))
+#define PMU_HP_ACTIVE_DIG_PAUSE_WDT_M  (PMU_HP_ACTIVE_DIG_PAUSE_WDT_V << PMU_HP_ACTIVE_DIG_PAUSE_WDT_S)
+#define PMU_HP_ACTIVE_DIG_PAUSE_WDT_V  0x00000001U
+#define PMU_HP_ACTIVE_DIG_PAUSE_WDT_S  28
+/** PMU_HP_ACTIVE_DIG_CPU_STALL : R/W; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_DIG_CPU_STALL    (BIT(29))
+#define PMU_HP_ACTIVE_DIG_CPU_STALL_M  (PMU_HP_ACTIVE_DIG_CPU_STALL_V << PMU_HP_ACTIVE_DIG_CPU_STALL_S)
+#define PMU_HP_ACTIVE_DIG_CPU_STALL_V  0x00000001U
+#define PMU_HP_ACTIVE_DIG_CPU_STALL_S  29
+
+/** PMU_HP_ACTIVE_HP_CK_POWER_REG register
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_HP_CK_POWER_REG (DR_REG_PMU_BASE + 0x14)
+/** PMU_HP_ACTIVE_I2C_ISO_EN : R/W; bitpos: [26]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_I2C_ISO_EN    (BIT(26))
+#define PMU_HP_ACTIVE_I2C_ISO_EN_M  (PMU_HP_ACTIVE_I2C_ISO_EN_V << PMU_HP_ACTIVE_I2C_ISO_EN_S)
+#define PMU_HP_ACTIVE_I2C_ISO_EN_V  0x00000001U
+#define PMU_HP_ACTIVE_I2C_ISO_EN_S  26
+/** PMU_HP_ACTIVE_I2C_RETENTION : R/W; bitpos: [27]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_I2C_RETENTION    (BIT(27))
+#define PMU_HP_ACTIVE_I2C_RETENTION_M  (PMU_HP_ACTIVE_I2C_RETENTION_V << PMU_HP_ACTIVE_I2C_RETENTION_S)
+#define PMU_HP_ACTIVE_I2C_RETENTION_V  0x00000001U
+#define PMU_HP_ACTIVE_I2C_RETENTION_S  27
+/** PMU_HP_ACTIVE_XPD_BB_I2C : R/W; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_XPD_BB_I2C    (BIT(28))
+#define PMU_HP_ACTIVE_XPD_BB_I2C_M  (PMU_HP_ACTIVE_XPD_BB_I2C_V << PMU_HP_ACTIVE_XPD_BB_I2C_S)
+#define PMU_HP_ACTIVE_XPD_BB_I2C_V  0x00000001U
+#define PMU_HP_ACTIVE_XPD_BB_I2C_S  28
+/** PMU_HP_ACTIVE_XPD_BBPLL_I2C : R/W; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_XPD_BBPLL_I2C    (BIT(29))
+#define PMU_HP_ACTIVE_XPD_BBPLL_I2C_M  (PMU_HP_ACTIVE_XPD_BBPLL_I2C_V << PMU_HP_ACTIVE_XPD_BBPLL_I2C_S)
+#define PMU_HP_ACTIVE_XPD_BBPLL_I2C_V  0x00000001U
+#define PMU_HP_ACTIVE_XPD_BBPLL_I2C_S  29
+/** PMU_HP_ACTIVE_XPD_BBPLL : R/W; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_XPD_BBPLL    (BIT(30))
+#define PMU_HP_ACTIVE_XPD_BBPLL_M  (PMU_HP_ACTIVE_XPD_BBPLL_V << PMU_HP_ACTIVE_XPD_BBPLL_S)
+#define PMU_HP_ACTIVE_XPD_BBPLL_V  0x00000001U
+#define PMU_HP_ACTIVE_XPD_BBPLL_S  30
+
+/** PMU_HP_ACTIVE_BIAS_REG register
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_BIAS_REG (DR_REG_PMU_BASE + 0x18)
+/** PMU_HP_ACTIVE_XPD_BIAS : R/W; bitpos: [25]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_XPD_BIAS    (BIT(25))
+#define PMU_HP_ACTIVE_XPD_BIAS_M  (PMU_HP_ACTIVE_XPD_BIAS_V << PMU_HP_ACTIVE_XPD_BIAS_S)
+#define PMU_HP_ACTIVE_XPD_BIAS_V  0x00000001U
+#define PMU_HP_ACTIVE_XPD_BIAS_S  25
+/** PMU_HP_ACTIVE_DBG_ATTEN : R/W; bitpos: [29:26]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_DBG_ATTEN    0x0000000FU
+#define PMU_HP_ACTIVE_DBG_ATTEN_M  (PMU_HP_ACTIVE_DBG_ATTEN_V << PMU_HP_ACTIVE_DBG_ATTEN_S)
+#define PMU_HP_ACTIVE_DBG_ATTEN_V  0x0000000FU
+#define PMU_HP_ACTIVE_DBG_ATTEN_S  26
+/** PMU_HP_ACTIVE_PD_CUR : R/W; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_PD_CUR    (BIT(30))
+#define PMU_HP_ACTIVE_PD_CUR_M  (PMU_HP_ACTIVE_PD_CUR_V << PMU_HP_ACTIVE_PD_CUR_S)
+#define PMU_HP_ACTIVE_PD_CUR_V  0x00000001U
+#define PMU_HP_ACTIVE_PD_CUR_S  30
+/** PMU_HP_ACTIVE_BIAS_SLEEP : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_BIAS_SLEEP    (BIT(31))
+#define PMU_HP_ACTIVE_BIAS_SLEEP_M  (PMU_HP_ACTIVE_BIAS_SLEEP_V << PMU_HP_ACTIVE_BIAS_SLEEP_S)
+#define PMU_HP_ACTIVE_BIAS_SLEEP_V  0x00000001U
+#define PMU_HP_ACTIVE_BIAS_SLEEP_S  31
+
+/** PMU_HP_ACTIVE_BACKUP_REG register
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_BACKUP_REG (DR_REG_PMU_BASE + 0x1c)
+/** PMU_HP_SLEEP2ACTIVE_BACKUP_MODEM_CLK_CODE : R/W; bitpos: [5:4]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP2ACTIVE_BACKUP_MODEM_CLK_CODE    0x00000003U
+#define PMU_HP_SLEEP2ACTIVE_BACKUP_MODEM_CLK_CODE_M  (PMU_HP_SLEEP2ACTIVE_BACKUP_MODEM_CLK_CODE_V << PMU_HP_SLEEP2ACTIVE_BACKUP_MODEM_CLK_CODE_S)
+#define PMU_HP_SLEEP2ACTIVE_BACKUP_MODEM_CLK_CODE_V  0x00000003U
+#define PMU_HP_SLEEP2ACTIVE_BACKUP_MODEM_CLK_CODE_S  4
+/** PMU_HP_MODEM2ACTIVE_BACKUP_MODEM_CLK_CODE : R/W; bitpos: [7:6]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM2ACTIVE_BACKUP_MODEM_CLK_CODE    0x00000003U
+#define PMU_HP_MODEM2ACTIVE_BACKUP_MODEM_CLK_CODE_M  (PMU_HP_MODEM2ACTIVE_BACKUP_MODEM_CLK_CODE_V << PMU_HP_MODEM2ACTIVE_BACKUP_MODEM_CLK_CODE_S)
+#define PMU_HP_MODEM2ACTIVE_BACKUP_MODEM_CLK_CODE_V  0x00000003U
+#define PMU_HP_MODEM2ACTIVE_BACKUP_MODEM_CLK_CODE_S  6
+/** PMU_HP_ACTIVE_RETENTION_MODE : R/W; bitpos: [10]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_RETENTION_MODE    (BIT(10))
+#define PMU_HP_ACTIVE_RETENTION_MODE_M  (PMU_HP_ACTIVE_RETENTION_MODE_V << PMU_HP_ACTIVE_RETENTION_MODE_S)
+#define PMU_HP_ACTIVE_RETENTION_MODE_V  0x00000001U
+#define PMU_HP_ACTIVE_RETENTION_MODE_S  10
+/** PMU_HP_SLEEP2ACTIVE_RETENTION_EN : R/W; bitpos: [11]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP2ACTIVE_RETENTION_EN    (BIT(11))
+#define PMU_HP_SLEEP2ACTIVE_RETENTION_EN_M  (PMU_HP_SLEEP2ACTIVE_RETENTION_EN_V << PMU_HP_SLEEP2ACTIVE_RETENTION_EN_S)
+#define PMU_HP_SLEEP2ACTIVE_RETENTION_EN_V  0x00000001U
+#define PMU_HP_SLEEP2ACTIVE_RETENTION_EN_S  11
+/** PMU_HP_MODEM2ACTIVE_RETENTION_EN : R/W; bitpos: [12]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM2ACTIVE_RETENTION_EN    (BIT(12))
+#define PMU_HP_MODEM2ACTIVE_RETENTION_EN_M  (PMU_HP_MODEM2ACTIVE_RETENTION_EN_V << PMU_HP_MODEM2ACTIVE_RETENTION_EN_S)
+#define PMU_HP_MODEM2ACTIVE_RETENTION_EN_V  0x00000001U
+#define PMU_HP_MODEM2ACTIVE_RETENTION_EN_S  12
+/** PMU_HP_SLEEP2ACTIVE_BACKUP_CLK_SEL : R/W; bitpos: [15:14]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP2ACTIVE_BACKUP_CLK_SEL    0x00000003U
+#define PMU_HP_SLEEP2ACTIVE_BACKUP_CLK_SEL_M  (PMU_HP_SLEEP2ACTIVE_BACKUP_CLK_SEL_V << PMU_HP_SLEEP2ACTIVE_BACKUP_CLK_SEL_S)
+#define PMU_HP_SLEEP2ACTIVE_BACKUP_CLK_SEL_V  0x00000003U
+#define PMU_HP_SLEEP2ACTIVE_BACKUP_CLK_SEL_S  14
+/** PMU_HP_MODEM2ACTIVE_BACKUP_CLK_SEL : R/W; bitpos: [17:16]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM2ACTIVE_BACKUP_CLK_SEL    0x00000003U
+#define PMU_HP_MODEM2ACTIVE_BACKUP_CLK_SEL_M  (PMU_HP_MODEM2ACTIVE_BACKUP_CLK_SEL_V << PMU_HP_MODEM2ACTIVE_BACKUP_CLK_SEL_S)
+#define PMU_HP_MODEM2ACTIVE_BACKUP_CLK_SEL_V  0x00000003U
+#define PMU_HP_MODEM2ACTIVE_BACKUP_CLK_SEL_S  16
+/** PMU_HP_SLEEP2ACTIVE_BACKUP_MODE : R/W; bitpos: [22:20]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP2ACTIVE_BACKUP_MODE    0x00000007U
+#define PMU_HP_SLEEP2ACTIVE_BACKUP_MODE_M  (PMU_HP_SLEEP2ACTIVE_BACKUP_MODE_V << PMU_HP_SLEEP2ACTIVE_BACKUP_MODE_S)
+#define PMU_HP_SLEEP2ACTIVE_BACKUP_MODE_V  0x00000007U
+#define PMU_HP_SLEEP2ACTIVE_BACKUP_MODE_S  20
+/** PMU_HP_MODEM2ACTIVE_BACKUP_MODE : R/W; bitpos: [25:23]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM2ACTIVE_BACKUP_MODE    0x00000007U
+#define PMU_HP_MODEM2ACTIVE_BACKUP_MODE_M  (PMU_HP_MODEM2ACTIVE_BACKUP_MODE_V << PMU_HP_MODEM2ACTIVE_BACKUP_MODE_S)
+#define PMU_HP_MODEM2ACTIVE_BACKUP_MODE_V  0x00000007U
+#define PMU_HP_MODEM2ACTIVE_BACKUP_MODE_S  23
+/** PMU_HP_SLEEP2ACTIVE_BACKUP_EN : R/W; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP2ACTIVE_BACKUP_EN    (BIT(29))
+#define PMU_HP_SLEEP2ACTIVE_BACKUP_EN_M  (PMU_HP_SLEEP2ACTIVE_BACKUP_EN_V << PMU_HP_SLEEP2ACTIVE_BACKUP_EN_S)
+#define PMU_HP_SLEEP2ACTIVE_BACKUP_EN_V  0x00000001U
+#define PMU_HP_SLEEP2ACTIVE_BACKUP_EN_S  29
+/** PMU_HP_MODEM2ACTIVE_BACKUP_EN : R/W; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM2ACTIVE_BACKUP_EN    (BIT(30))
+#define PMU_HP_MODEM2ACTIVE_BACKUP_EN_M  (PMU_HP_MODEM2ACTIVE_BACKUP_EN_V << PMU_HP_MODEM2ACTIVE_BACKUP_EN_S)
+#define PMU_HP_MODEM2ACTIVE_BACKUP_EN_V  0x00000001U
+#define PMU_HP_MODEM2ACTIVE_BACKUP_EN_S  30
+
+/** PMU_HP_ACTIVE_BACKUP_CLK_REG register
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_BACKUP_CLK_REG (DR_REG_PMU_BASE + 0x20)
+/** PMU_HP_ACTIVE_BACKUP_ICG_FUNC_EN : R/W; bitpos: [31:0]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_BACKUP_ICG_FUNC_EN    0xFFFFFFFFU
+#define PMU_HP_ACTIVE_BACKUP_ICG_FUNC_EN_M  (PMU_HP_ACTIVE_BACKUP_ICG_FUNC_EN_V << PMU_HP_ACTIVE_BACKUP_ICG_FUNC_EN_S)
+#define PMU_HP_ACTIVE_BACKUP_ICG_FUNC_EN_V  0xFFFFFFFFU
+#define PMU_HP_ACTIVE_BACKUP_ICG_FUNC_EN_S  0
+
+/** PMU_HP_ACTIVE_SYSCLK_REG register
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_SYSCLK_REG (DR_REG_PMU_BASE + 0x24)
+/** PMU_HP_ACTIVE_DIG_SYS_CLK_NO_DIV : R/W; bitpos: [26]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_DIG_SYS_CLK_NO_DIV    (BIT(26))
+#define PMU_HP_ACTIVE_DIG_SYS_CLK_NO_DIV_M  (PMU_HP_ACTIVE_DIG_SYS_CLK_NO_DIV_V << PMU_HP_ACTIVE_DIG_SYS_CLK_NO_DIV_S)
+#define PMU_HP_ACTIVE_DIG_SYS_CLK_NO_DIV_V  0x00000001U
+#define PMU_HP_ACTIVE_DIG_SYS_CLK_NO_DIV_S  26
+/** PMU_HP_ACTIVE_ICG_SYS_CLOCK_EN : R/W; bitpos: [27]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_ICG_SYS_CLOCK_EN    (BIT(27))
+#define PMU_HP_ACTIVE_ICG_SYS_CLOCK_EN_M  (PMU_HP_ACTIVE_ICG_SYS_CLOCK_EN_V << PMU_HP_ACTIVE_ICG_SYS_CLOCK_EN_S)
+#define PMU_HP_ACTIVE_ICG_SYS_CLOCK_EN_V  0x00000001U
+#define PMU_HP_ACTIVE_ICG_SYS_CLOCK_EN_S  27
+/** PMU_HP_ACTIVE_SYS_CLK_SLP_SEL : R/W; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_SYS_CLK_SLP_SEL    (BIT(28))
+#define PMU_HP_ACTIVE_SYS_CLK_SLP_SEL_M  (PMU_HP_ACTIVE_SYS_CLK_SLP_SEL_V << PMU_HP_ACTIVE_SYS_CLK_SLP_SEL_S)
+#define PMU_HP_ACTIVE_SYS_CLK_SLP_SEL_V  0x00000001U
+#define PMU_HP_ACTIVE_SYS_CLK_SLP_SEL_S  28
+/** PMU_HP_ACTIVE_ICG_SLP_SEL : R/W; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_ICG_SLP_SEL    (BIT(29))
+#define PMU_HP_ACTIVE_ICG_SLP_SEL_M  (PMU_HP_ACTIVE_ICG_SLP_SEL_V << PMU_HP_ACTIVE_ICG_SLP_SEL_S)
+#define PMU_HP_ACTIVE_ICG_SLP_SEL_V  0x00000001U
+#define PMU_HP_ACTIVE_ICG_SLP_SEL_S  29
+/** PMU_HP_ACTIVE_DIG_SYS_CLK_SEL : R/W; bitpos: [31:30]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_DIG_SYS_CLK_SEL    0x00000003U
+#define PMU_HP_ACTIVE_DIG_SYS_CLK_SEL_M  (PMU_HP_ACTIVE_DIG_SYS_CLK_SEL_V << PMU_HP_ACTIVE_DIG_SYS_CLK_SEL_S)
+#define PMU_HP_ACTIVE_DIG_SYS_CLK_SEL_V  0x00000003U
+#define PMU_HP_ACTIVE_DIG_SYS_CLK_SEL_S  30
+
+/** PMU_HP_ACTIVE_HP_REGULATOR0_REG register
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_HP_REGULATOR0_REG (DR_REG_PMU_BASE + 0x28)
+/** PMU_LP_DBIAS_VOL : RO; bitpos: [8:4]; default: 24;
+ *  need_des
+ */
+#define PMU_LP_DBIAS_VOL    0x0000001FU
+#define PMU_LP_DBIAS_VOL_M  (PMU_LP_DBIAS_VOL_V << PMU_LP_DBIAS_VOL_S)
+#define PMU_LP_DBIAS_VOL_V  0x0000001FU
+#define PMU_LP_DBIAS_VOL_S  4
+/** PMU_HP_DBIAS_VOL : RO; bitpos: [13:9]; default: 24;
+ *  need_des
+ */
+#define PMU_HP_DBIAS_VOL    0x0000001FU
+#define PMU_HP_DBIAS_VOL_M  (PMU_HP_DBIAS_VOL_V << PMU_HP_DBIAS_VOL_S)
+#define PMU_HP_DBIAS_VOL_V  0x0000001FU
+#define PMU_HP_DBIAS_VOL_S  9
+/** PMU_DIG_REGULATOR0_DBIAS_SEL : R/W; bitpos: [14]; default: 1;
+ *  need_des
+ */
+#define PMU_DIG_REGULATOR0_DBIAS_SEL    (BIT(14))
+#define PMU_DIG_REGULATOR0_DBIAS_SEL_M  (PMU_DIG_REGULATOR0_DBIAS_SEL_V << PMU_DIG_REGULATOR0_DBIAS_SEL_S)
+#define PMU_DIG_REGULATOR0_DBIAS_SEL_V  0x00000001U
+#define PMU_DIG_REGULATOR0_DBIAS_SEL_S  14
+/** PMU_DIG_DBIAS_INIT : WT; bitpos: [15]; default: 0;
+ *  need_des
+ */
+#define PMU_DIG_DBIAS_INIT    (BIT(15))
+#define PMU_DIG_DBIAS_INIT_M  (PMU_DIG_DBIAS_INIT_V << PMU_DIG_DBIAS_INIT_S)
+#define PMU_DIG_DBIAS_INIT_V  0x00000001U
+#define PMU_DIG_DBIAS_INIT_S  15
+/** PMU_HP_ACTIVE_HP_REGULATOR_SLP_MEM_XPD : R/W; bitpos: [16]; default: 1;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_HP_REGULATOR_SLP_MEM_XPD    (BIT(16))
+#define PMU_HP_ACTIVE_HP_REGULATOR_SLP_MEM_XPD_M  (PMU_HP_ACTIVE_HP_REGULATOR_SLP_MEM_XPD_V << PMU_HP_ACTIVE_HP_REGULATOR_SLP_MEM_XPD_S)
+#define PMU_HP_ACTIVE_HP_REGULATOR_SLP_MEM_XPD_V  0x00000001U
+#define PMU_HP_ACTIVE_HP_REGULATOR_SLP_MEM_XPD_S  16
+/** PMU_HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_XPD : R/W; bitpos: [17]; default: 1;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_XPD    (BIT(17))
+#define PMU_HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_XPD_M  (PMU_HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_XPD_V << PMU_HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_XPD_S)
+#define PMU_HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_XPD_V  0x00000001U
+#define PMU_HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_XPD_S  17
+/** PMU_HP_ACTIVE_HP_REGULATOR_XPD : R/W; bitpos: [18]; default: 1;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_HP_REGULATOR_XPD    (BIT(18))
+#define PMU_HP_ACTIVE_HP_REGULATOR_XPD_M  (PMU_HP_ACTIVE_HP_REGULATOR_XPD_V << PMU_HP_ACTIVE_HP_REGULATOR_XPD_S)
+#define PMU_HP_ACTIVE_HP_REGULATOR_XPD_V  0x00000001U
+#define PMU_HP_ACTIVE_HP_REGULATOR_XPD_S  18
+/** PMU_HP_ACTIVE_HP_REGULATOR_SLP_MEM_DBIAS : R/W; bitpos: [22:19]; default: 12;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_HP_REGULATOR_SLP_MEM_DBIAS    0x0000000FU
+#define PMU_HP_ACTIVE_HP_REGULATOR_SLP_MEM_DBIAS_M  (PMU_HP_ACTIVE_HP_REGULATOR_SLP_MEM_DBIAS_V << PMU_HP_ACTIVE_HP_REGULATOR_SLP_MEM_DBIAS_S)
+#define PMU_HP_ACTIVE_HP_REGULATOR_SLP_MEM_DBIAS_V  0x0000000FU
+#define PMU_HP_ACTIVE_HP_REGULATOR_SLP_MEM_DBIAS_S  19
+/** PMU_HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_DBIAS : R/W; bitpos: [26:23]; default: 12;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_DBIAS    0x0000000FU
+#define PMU_HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_DBIAS_M  (PMU_HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_DBIAS_V << PMU_HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_DBIAS_S)
+#define PMU_HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_DBIAS_V  0x0000000FU
+#define PMU_HP_ACTIVE_HP_REGULATOR_SLP_LOGIC_DBIAS_S  23
+/** PMU_HP_ACTIVE_HP_REGULATOR_DBIAS : R/W; bitpos: [31:27]; default: 24;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_HP_REGULATOR_DBIAS    0x0000001FU
+#define PMU_HP_ACTIVE_HP_REGULATOR_DBIAS_M  (PMU_HP_ACTIVE_HP_REGULATOR_DBIAS_V << PMU_HP_ACTIVE_HP_REGULATOR_DBIAS_S)
+#define PMU_HP_ACTIVE_HP_REGULATOR_DBIAS_V  0x0000001FU
+#define PMU_HP_ACTIVE_HP_REGULATOR_DBIAS_S  27
+
+/** PMU_HP_ACTIVE_HP_REGULATOR1_REG register
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_HP_REGULATOR1_REG (DR_REG_PMU_BASE + 0x2c)
+/** PMU_HP_ACTIVE_HP_REGULATOR_DRV_B : R/W; bitpos: [31:8]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_HP_REGULATOR_DRV_B    0x00FFFFFFU
+#define PMU_HP_ACTIVE_HP_REGULATOR_DRV_B_M  (PMU_HP_ACTIVE_HP_REGULATOR_DRV_B_V << PMU_HP_ACTIVE_HP_REGULATOR_DRV_B_S)
+#define PMU_HP_ACTIVE_HP_REGULATOR_DRV_B_V  0x00FFFFFFU
+#define PMU_HP_ACTIVE_HP_REGULATOR_DRV_B_S  8
+
+/** PMU_HP_ACTIVE_XTAL_REG register
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_XTAL_REG (DR_REG_PMU_BASE + 0x30)
+/** PMU_HP_ACTIVE_XPD_XTAL : R/W; bitpos: [31]; default: 1;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE_XPD_XTAL    (BIT(31))
+#define PMU_HP_ACTIVE_XPD_XTAL_M  (PMU_HP_ACTIVE_XPD_XTAL_V << PMU_HP_ACTIVE_XPD_XTAL_S)
+#define PMU_HP_ACTIVE_XPD_XTAL_V  0x00000001U
+#define PMU_HP_ACTIVE_XPD_XTAL_S  31
+
+/** PMU_HP_MODEM_DIG_POWER_REG register
+ *  need_des
+ */
+#define PMU_HP_MODEM_DIG_POWER_REG (DR_REG_PMU_BASE + 0x34)
+/** PMU_HP_MODEM_VDD_SPI_PD_EN : R/W; bitpos: [21]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_VDD_SPI_PD_EN    (BIT(21))
+#define PMU_HP_MODEM_VDD_SPI_PD_EN_M  (PMU_HP_MODEM_VDD_SPI_PD_EN_V << PMU_HP_MODEM_VDD_SPI_PD_EN_S)
+#define PMU_HP_MODEM_VDD_SPI_PD_EN_V  0x00000001U
+#define PMU_HP_MODEM_VDD_SPI_PD_EN_S  21
+/** PMU_HP_MODEM_HP_MEM_DSLP : R/W; bitpos: [22]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_HP_MEM_DSLP    (BIT(22))
+#define PMU_HP_MODEM_HP_MEM_DSLP_M  (PMU_HP_MODEM_HP_MEM_DSLP_V << PMU_HP_MODEM_HP_MEM_DSLP_S)
+#define PMU_HP_MODEM_HP_MEM_DSLP_V  0x00000001U
+#define PMU_HP_MODEM_HP_MEM_DSLP_S  22
+/** PMU_HP_MODEM_PD_HP_MEM_PD_EN : R/W; bitpos: [26:23]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_PD_HP_MEM_PD_EN    0x0000000FU
+#define PMU_HP_MODEM_PD_HP_MEM_PD_EN_M  (PMU_HP_MODEM_PD_HP_MEM_PD_EN_V << PMU_HP_MODEM_PD_HP_MEM_PD_EN_S)
+#define PMU_HP_MODEM_PD_HP_MEM_PD_EN_V  0x0000000FU
+#define PMU_HP_MODEM_PD_HP_MEM_PD_EN_S  23
+/** PMU_HP_MODEM_PD_HP_WIFI_PD_EN : R/W; bitpos: [27]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_PD_HP_WIFI_PD_EN    (BIT(27))
+#define PMU_HP_MODEM_PD_HP_WIFI_PD_EN_M  (PMU_HP_MODEM_PD_HP_WIFI_PD_EN_V << PMU_HP_MODEM_PD_HP_WIFI_PD_EN_S)
+#define PMU_HP_MODEM_PD_HP_WIFI_PD_EN_V  0x00000001U
+#define PMU_HP_MODEM_PD_HP_WIFI_PD_EN_S  27
+/** PMU_HP_MODEM_PD_HP_CPU_PD_EN : R/W; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_PD_HP_CPU_PD_EN    (BIT(29))
+#define PMU_HP_MODEM_PD_HP_CPU_PD_EN_M  (PMU_HP_MODEM_PD_HP_CPU_PD_EN_V << PMU_HP_MODEM_PD_HP_CPU_PD_EN_S)
+#define PMU_HP_MODEM_PD_HP_CPU_PD_EN_V  0x00000001U
+#define PMU_HP_MODEM_PD_HP_CPU_PD_EN_S  29
+/** PMU_HP_MODEM_PD_HP_AON_PD_EN : R/W; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_PD_HP_AON_PD_EN    (BIT(30))
+#define PMU_HP_MODEM_PD_HP_AON_PD_EN_M  (PMU_HP_MODEM_PD_HP_AON_PD_EN_V << PMU_HP_MODEM_PD_HP_AON_PD_EN_S)
+#define PMU_HP_MODEM_PD_HP_AON_PD_EN_V  0x00000001U
+#define PMU_HP_MODEM_PD_HP_AON_PD_EN_S  30
+/** PMU_HP_MODEM_PD_TOP_PD_EN : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_PD_TOP_PD_EN    (BIT(31))
+#define PMU_HP_MODEM_PD_TOP_PD_EN_M  (PMU_HP_MODEM_PD_TOP_PD_EN_V << PMU_HP_MODEM_PD_TOP_PD_EN_S)
+#define PMU_HP_MODEM_PD_TOP_PD_EN_V  0x00000001U
+#define PMU_HP_MODEM_PD_TOP_PD_EN_S  31
+
+/** PMU_HP_MODEM_ICG_HP_FUNC_REG register
+ *  need_des
+ */
+#define PMU_HP_MODEM_ICG_HP_FUNC_REG (DR_REG_PMU_BASE + 0x38)
+/** PMU_HP_MODEM_DIG_ICG_FUNC_EN : R/W; bitpos: [31:0]; default: 4294967295;
+ *  need_des
+ */
+#define PMU_HP_MODEM_DIG_ICG_FUNC_EN    0xFFFFFFFFU
+#define PMU_HP_MODEM_DIG_ICG_FUNC_EN_M  (PMU_HP_MODEM_DIG_ICG_FUNC_EN_V << PMU_HP_MODEM_DIG_ICG_FUNC_EN_S)
+#define PMU_HP_MODEM_DIG_ICG_FUNC_EN_V  0xFFFFFFFFU
+#define PMU_HP_MODEM_DIG_ICG_FUNC_EN_S  0
+
+/** PMU_HP_MODEM_ICG_HP_APB_REG register
+ *  need_des
+ */
+#define PMU_HP_MODEM_ICG_HP_APB_REG (DR_REG_PMU_BASE + 0x3c)
+/** PMU_HP_MODEM_DIG_ICG_APB_EN : R/W; bitpos: [31:0]; default: 4294967295;
+ *  need_des
+ */
+#define PMU_HP_MODEM_DIG_ICG_APB_EN    0xFFFFFFFFU
+#define PMU_HP_MODEM_DIG_ICG_APB_EN_M  (PMU_HP_MODEM_DIG_ICG_APB_EN_V << PMU_HP_MODEM_DIG_ICG_APB_EN_S)
+#define PMU_HP_MODEM_DIG_ICG_APB_EN_V  0xFFFFFFFFU
+#define PMU_HP_MODEM_DIG_ICG_APB_EN_S  0
+
+/** PMU_HP_MODEM_ICG_MODEM_REG register
+ *  need_des
+ */
+#define PMU_HP_MODEM_ICG_MODEM_REG (DR_REG_PMU_BASE + 0x40)
+/** PMU_HP_MODEM_DIG_ICG_MODEM_CODE : R/W; bitpos: [31:30]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_DIG_ICG_MODEM_CODE    0x00000003U
+#define PMU_HP_MODEM_DIG_ICG_MODEM_CODE_M  (PMU_HP_MODEM_DIG_ICG_MODEM_CODE_V << PMU_HP_MODEM_DIG_ICG_MODEM_CODE_S)
+#define PMU_HP_MODEM_DIG_ICG_MODEM_CODE_V  0x00000003U
+#define PMU_HP_MODEM_DIG_ICG_MODEM_CODE_S  30
+
+/** PMU_HP_MODEM_HP_SYS_CNTL_REG register
+ *  need_des
+ */
+#define PMU_HP_MODEM_HP_SYS_CNTL_REG (DR_REG_PMU_BASE + 0x44)
+/** PMU_HP_MODEM_UART_WAKEUP_EN : R/W; bitpos: [24]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_UART_WAKEUP_EN    (BIT(24))
+#define PMU_HP_MODEM_UART_WAKEUP_EN_M  (PMU_HP_MODEM_UART_WAKEUP_EN_V << PMU_HP_MODEM_UART_WAKEUP_EN_S)
+#define PMU_HP_MODEM_UART_WAKEUP_EN_V  0x00000001U
+#define PMU_HP_MODEM_UART_WAKEUP_EN_S  24
+/** PMU_HP_MODEM_LP_PAD_HOLD_ALL : R/W; bitpos: [25]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_LP_PAD_HOLD_ALL    (BIT(25))
+#define PMU_HP_MODEM_LP_PAD_HOLD_ALL_M  (PMU_HP_MODEM_LP_PAD_HOLD_ALL_V << PMU_HP_MODEM_LP_PAD_HOLD_ALL_S)
+#define PMU_HP_MODEM_LP_PAD_HOLD_ALL_V  0x00000001U
+#define PMU_HP_MODEM_LP_PAD_HOLD_ALL_S  25
+/** PMU_HP_MODEM_HP_PAD_HOLD_ALL : R/W; bitpos: [26]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_HP_PAD_HOLD_ALL    (BIT(26))
+#define PMU_HP_MODEM_HP_PAD_HOLD_ALL_M  (PMU_HP_MODEM_HP_PAD_HOLD_ALL_V << PMU_HP_MODEM_HP_PAD_HOLD_ALL_S)
+#define PMU_HP_MODEM_HP_PAD_HOLD_ALL_V  0x00000001U
+#define PMU_HP_MODEM_HP_PAD_HOLD_ALL_S  26
+/** PMU_HP_MODEM_DIG_PAD_SLP_SEL : R/W; bitpos: [27]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_DIG_PAD_SLP_SEL    (BIT(27))
+#define PMU_HP_MODEM_DIG_PAD_SLP_SEL_M  (PMU_HP_MODEM_DIG_PAD_SLP_SEL_V << PMU_HP_MODEM_DIG_PAD_SLP_SEL_S)
+#define PMU_HP_MODEM_DIG_PAD_SLP_SEL_V  0x00000001U
+#define PMU_HP_MODEM_DIG_PAD_SLP_SEL_S  27
+/** PMU_HP_MODEM_DIG_PAUSE_WDT : R/W; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_DIG_PAUSE_WDT    (BIT(28))
+#define PMU_HP_MODEM_DIG_PAUSE_WDT_M  (PMU_HP_MODEM_DIG_PAUSE_WDT_V << PMU_HP_MODEM_DIG_PAUSE_WDT_S)
+#define PMU_HP_MODEM_DIG_PAUSE_WDT_V  0x00000001U
+#define PMU_HP_MODEM_DIG_PAUSE_WDT_S  28
+/** PMU_HP_MODEM_DIG_CPU_STALL : R/W; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_DIG_CPU_STALL    (BIT(29))
+#define PMU_HP_MODEM_DIG_CPU_STALL_M  (PMU_HP_MODEM_DIG_CPU_STALL_V << PMU_HP_MODEM_DIG_CPU_STALL_S)
+#define PMU_HP_MODEM_DIG_CPU_STALL_V  0x00000001U
+#define PMU_HP_MODEM_DIG_CPU_STALL_S  29
+
+/** PMU_HP_MODEM_HP_CK_POWER_REG register
+ *  need_des
+ */
+#define PMU_HP_MODEM_HP_CK_POWER_REG (DR_REG_PMU_BASE + 0x48)
+/** PMU_HP_MODEM_I2C_ISO_EN : R/W; bitpos: [26]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_I2C_ISO_EN    (BIT(26))
+#define PMU_HP_MODEM_I2C_ISO_EN_M  (PMU_HP_MODEM_I2C_ISO_EN_V << PMU_HP_MODEM_I2C_ISO_EN_S)
+#define PMU_HP_MODEM_I2C_ISO_EN_V  0x00000001U
+#define PMU_HP_MODEM_I2C_ISO_EN_S  26
+/** PMU_HP_MODEM_I2C_RETENTION : R/W; bitpos: [27]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_I2C_RETENTION    (BIT(27))
+#define PMU_HP_MODEM_I2C_RETENTION_M  (PMU_HP_MODEM_I2C_RETENTION_V << PMU_HP_MODEM_I2C_RETENTION_S)
+#define PMU_HP_MODEM_I2C_RETENTION_V  0x00000001U
+#define PMU_HP_MODEM_I2C_RETENTION_S  27
+/** PMU_HP_MODEM_XPD_BB_I2C : R/W; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_XPD_BB_I2C    (BIT(28))
+#define PMU_HP_MODEM_XPD_BB_I2C_M  (PMU_HP_MODEM_XPD_BB_I2C_V << PMU_HP_MODEM_XPD_BB_I2C_S)
+#define PMU_HP_MODEM_XPD_BB_I2C_V  0x00000001U
+#define PMU_HP_MODEM_XPD_BB_I2C_S  28
+/** PMU_HP_MODEM_XPD_BBPLL_I2C : R/W; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_XPD_BBPLL_I2C    (BIT(29))
+#define PMU_HP_MODEM_XPD_BBPLL_I2C_M  (PMU_HP_MODEM_XPD_BBPLL_I2C_V << PMU_HP_MODEM_XPD_BBPLL_I2C_S)
+#define PMU_HP_MODEM_XPD_BBPLL_I2C_V  0x00000001U
+#define PMU_HP_MODEM_XPD_BBPLL_I2C_S  29
+/** PMU_HP_MODEM_XPD_BBPLL : R/W; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_XPD_BBPLL    (BIT(30))
+#define PMU_HP_MODEM_XPD_BBPLL_M  (PMU_HP_MODEM_XPD_BBPLL_V << PMU_HP_MODEM_XPD_BBPLL_S)
+#define PMU_HP_MODEM_XPD_BBPLL_V  0x00000001U
+#define PMU_HP_MODEM_XPD_BBPLL_S  30
+
+/** PMU_HP_MODEM_BIAS_REG register
+ *  need_des
+ */
+#define PMU_HP_MODEM_BIAS_REG (DR_REG_PMU_BASE + 0x4c)
+/** PMU_HP_MODEM_XPD_BIAS : R/W; bitpos: [25]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_XPD_BIAS    (BIT(25))
+#define PMU_HP_MODEM_XPD_BIAS_M  (PMU_HP_MODEM_XPD_BIAS_V << PMU_HP_MODEM_XPD_BIAS_S)
+#define PMU_HP_MODEM_XPD_BIAS_V  0x00000001U
+#define PMU_HP_MODEM_XPD_BIAS_S  25
+/** PMU_HP_MODEM_DBG_ATTEN : R/W; bitpos: [29:26]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_DBG_ATTEN    0x0000000FU
+#define PMU_HP_MODEM_DBG_ATTEN_M  (PMU_HP_MODEM_DBG_ATTEN_V << PMU_HP_MODEM_DBG_ATTEN_S)
+#define PMU_HP_MODEM_DBG_ATTEN_V  0x0000000FU
+#define PMU_HP_MODEM_DBG_ATTEN_S  26
+/** PMU_HP_MODEM_PD_CUR : R/W; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_PD_CUR    (BIT(30))
+#define PMU_HP_MODEM_PD_CUR_M  (PMU_HP_MODEM_PD_CUR_V << PMU_HP_MODEM_PD_CUR_S)
+#define PMU_HP_MODEM_PD_CUR_V  0x00000001U
+#define PMU_HP_MODEM_PD_CUR_S  30
+/** PMU_HP_MODEM_BIAS_SLEEP : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_BIAS_SLEEP    (BIT(31))
+#define PMU_HP_MODEM_BIAS_SLEEP_M  (PMU_HP_MODEM_BIAS_SLEEP_V << PMU_HP_MODEM_BIAS_SLEEP_S)
+#define PMU_HP_MODEM_BIAS_SLEEP_V  0x00000001U
+#define PMU_HP_MODEM_BIAS_SLEEP_S  31
+
+/** PMU_HP_MODEM_BACKUP_REG register
+ *  need_des
+ */
+#define PMU_HP_MODEM_BACKUP_REG (DR_REG_PMU_BASE + 0x50)
+/** PMU_HP_SLEEP2MODEM_BACKUP_MODEM_CLK_CODE : R/W; bitpos: [5:4]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP2MODEM_BACKUP_MODEM_CLK_CODE    0x00000003U
+#define PMU_HP_SLEEP2MODEM_BACKUP_MODEM_CLK_CODE_M  (PMU_HP_SLEEP2MODEM_BACKUP_MODEM_CLK_CODE_V << PMU_HP_SLEEP2MODEM_BACKUP_MODEM_CLK_CODE_S)
+#define PMU_HP_SLEEP2MODEM_BACKUP_MODEM_CLK_CODE_V  0x00000003U
+#define PMU_HP_SLEEP2MODEM_BACKUP_MODEM_CLK_CODE_S  4
+/** PMU_HP_MODEM_RETENTION_MODE : R/W; bitpos: [10]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_RETENTION_MODE    (BIT(10))
+#define PMU_HP_MODEM_RETENTION_MODE_M  (PMU_HP_MODEM_RETENTION_MODE_V << PMU_HP_MODEM_RETENTION_MODE_S)
+#define PMU_HP_MODEM_RETENTION_MODE_V  0x00000001U
+#define PMU_HP_MODEM_RETENTION_MODE_S  10
+/** PMU_HP_SLEEP2MODEM_RETENTION_EN : R/W; bitpos: [11]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP2MODEM_RETENTION_EN    (BIT(11))
+#define PMU_HP_SLEEP2MODEM_RETENTION_EN_M  (PMU_HP_SLEEP2MODEM_RETENTION_EN_V << PMU_HP_SLEEP2MODEM_RETENTION_EN_S)
+#define PMU_HP_SLEEP2MODEM_RETENTION_EN_V  0x00000001U
+#define PMU_HP_SLEEP2MODEM_RETENTION_EN_S  11
+/** PMU_HP_SLEEP2MODEM_BACKUP_CLK_SEL : R/W; bitpos: [15:14]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP2MODEM_BACKUP_CLK_SEL    0x00000003U
+#define PMU_HP_SLEEP2MODEM_BACKUP_CLK_SEL_M  (PMU_HP_SLEEP2MODEM_BACKUP_CLK_SEL_V << PMU_HP_SLEEP2MODEM_BACKUP_CLK_SEL_S)
+#define PMU_HP_SLEEP2MODEM_BACKUP_CLK_SEL_V  0x00000003U
+#define PMU_HP_SLEEP2MODEM_BACKUP_CLK_SEL_S  14
+/** PMU_HP_SLEEP2MODEM_BACKUP_MODE : R/W; bitpos: [22:20]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP2MODEM_BACKUP_MODE    0x00000007U
+#define PMU_HP_SLEEP2MODEM_BACKUP_MODE_M  (PMU_HP_SLEEP2MODEM_BACKUP_MODE_V << PMU_HP_SLEEP2MODEM_BACKUP_MODE_S)
+#define PMU_HP_SLEEP2MODEM_BACKUP_MODE_V  0x00000007U
+#define PMU_HP_SLEEP2MODEM_BACKUP_MODE_S  20
+/** PMU_HP_SLEEP2MODEM_BACKUP_EN : R/W; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP2MODEM_BACKUP_EN    (BIT(29))
+#define PMU_HP_SLEEP2MODEM_BACKUP_EN_M  (PMU_HP_SLEEP2MODEM_BACKUP_EN_V << PMU_HP_SLEEP2MODEM_BACKUP_EN_S)
+#define PMU_HP_SLEEP2MODEM_BACKUP_EN_V  0x00000001U
+#define PMU_HP_SLEEP2MODEM_BACKUP_EN_S  29
+
+/** PMU_HP_MODEM_BACKUP_CLK_REG register
+ *  need_des
+ */
+#define PMU_HP_MODEM_BACKUP_CLK_REG (DR_REG_PMU_BASE + 0x54)
+/** PMU_HP_MODEM_BACKUP_ICG_FUNC_EN : R/W; bitpos: [31:0]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_BACKUP_ICG_FUNC_EN    0xFFFFFFFFU
+#define PMU_HP_MODEM_BACKUP_ICG_FUNC_EN_M  (PMU_HP_MODEM_BACKUP_ICG_FUNC_EN_V << PMU_HP_MODEM_BACKUP_ICG_FUNC_EN_S)
+#define PMU_HP_MODEM_BACKUP_ICG_FUNC_EN_V  0xFFFFFFFFU
+#define PMU_HP_MODEM_BACKUP_ICG_FUNC_EN_S  0
+
+/** PMU_HP_MODEM_SYSCLK_REG register
+ *  need_des
+ */
+#define PMU_HP_MODEM_SYSCLK_REG (DR_REG_PMU_BASE + 0x58)
+/** PMU_HP_MODEM_DIG_SYS_CLK_NO_DIV : R/W; bitpos: [26]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_DIG_SYS_CLK_NO_DIV    (BIT(26))
+#define PMU_HP_MODEM_DIG_SYS_CLK_NO_DIV_M  (PMU_HP_MODEM_DIG_SYS_CLK_NO_DIV_V << PMU_HP_MODEM_DIG_SYS_CLK_NO_DIV_S)
+#define PMU_HP_MODEM_DIG_SYS_CLK_NO_DIV_V  0x00000001U
+#define PMU_HP_MODEM_DIG_SYS_CLK_NO_DIV_S  26
+/** PMU_HP_MODEM_ICG_SYS_CLOCK_EN : R/W; bitpos: [27]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_ICG_SYS_CLOCK_EN    (BIT(27))
+#define PMU_HP_MODEM_ICG_SYS_CLOCK_EN_M  (PMU_HP_MODEM_ICG_SYS_CLOCK_EN_V << PMU_HP_MODEM_ICG_SYS_CLOCK_EN_S)
+#define PMU_HP_MODEM_ICG_SYS_CLOCK_EN_V  0x00000001U
+#define PMU_HP_MODEM_ICG_SYS_CLOCK_EN_S  27
+/** PMU_HP_MODEM_SYS_CLK_SLP_SEL : R/W; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_SYS_CLK_SLP_SEL    (BIT(28))
+#define PMU_HP_MODEM_SYS_CLK_SLP_SEL_M  (PMU_HP_MODEM_SYS_CLK_SLP_SEL_V << PMU_HP_MODEM_SYS_CLK_SLP_SEL_S)
+#define PMU_HP_MODEM_SYS_CLK_SLP_SEL_V  0x00000001U
+#define PMU_HP_MODEM_SYS_CLK_SLP_SEL_S  28
+/** PMU_HP_MODEM_ICG_SLP_SEL : R/W; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_ICG_SLP_SEL    (BIT(29))
+#define PMU_HP_MODEM_ICG_SLP_SEL_M  (PMU_HP_MODEM_ICG_SLP_SEL_V << PMU_HP_MODEM_ICG_SLP_SEL_S)
+#define PMU_HP_MODEM_ICG_SLP_SEL_V  0x00000001U
+#define PMU_HP_MODEM_ICG_SLP_SEL_S  29
+/** PMU_HP_MODEM_DIG_SYS_CLK_SEL : R/W; bitpos: [31:30]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_DIG_SYS_CLK_SEL    0x00000003U
+#define PMU_HP_MODEM_DIG_SYS_CLK_SEL_M  (PMU_HP_MODEM_DIG_SYS_CLK_SEL_V << PMU_HP_MODEM_DIG_SYS_CLK_SEL_S)
+#define PMU_HP_MODEM_DIG_SYS_CLK_SEL_V  0x00000003U
+#define PMU_HP_MODEM_DIG_SYS_CLK_SEL_S  30
+
+/** PMU_HP_MODEM_HP_REGULATOR0_REG register
+ *  need_des
+ */
+#define PMU_HP_MODEM_HP_REGULATOR0_REG (DR_REG_PMU_BASE + 0x5c)
+/** PMU_HP_MODEM_HP_REGULATOR_SLP_MEM_XPD : R/W; bitpos: [16]; default: 1;
+ *  need_des
+ */
+#define PMU_HP_MODEM_HP_REGULATOR_SLP_MEM_XPD    (BIT(16))
+#define PMU_HP_MODEM_HP_REGULATOR_SLP_MEM_XPD_M  (PMU_HP_MODEM_HP_REGULATOR_SLP_MEM_XPD_V << PMU_HP_MODEM_HP_REGULATOR_SLP_MEM_XPD_S)
+#define PMU_HP_MODEM_HP_REGULATOR_SLP_MEM_XPD_V  0x00000001U
+#define PMU_HP_MODEM_HP_REGULATOR_SLP_MEM_XPD_S  16
+/** PMU_HP_MODEM_HP_REGULATOR_SLP_LOGIC_XPD : R/W; bitpos: [17]; default: 1;
+ *  need_des
+ */
+#define PMU_HP_MODEM_HP_REGULATOR_SLP_LOGIC_XPD    (BIT(17))
+#define PMU_HP_MODEM_HP_REGULATOR_SLP_LOGIC_XPD_M  (PMU_HP_MODEM_HP_REGULATOR_SLP_LOGIC_XPD_V << PMU_HP_MODEM_HP_REGULATOR_SLP_LOGIC_XPD_S)
+#define PMU_HP_MODEM_HP_REGULATOR_SLP_LOGIC_XPD_V  0x00000001U
+#define PMU_HP_MODEM_HP_REGULATOR_SLP_LOGIC_XPD_S  17
+/** PMU_HP_MODEM_HP_REGULATOR_XPD : R/W; bitpos: [18]; default: 1;
+ *  need_des
+ */
+#define PMU_HP_MODEM_HP_REGULATOR_XPD    (BIT(18))
+#define PMU_HP_MODEM_HP_REGULATOR_XPD_M  (PMU_HP_MODEM_HP_REGULATOR_XPD_V << PMU_HP_MODEM_HP_REGULATOR_XPD_S)
+#define PMU_HP_MODEM_HP_REGULATOR_XPD_V  0x00000001U
+#define PMU_HP_MODEM_HP_REGULATOR_XPD_S  18
+/** PMU_HP_MODEM_HP_REGULATOR_SLP_MEM_DBIAS : R/W; bitpos: [22:19]; default: 12;
+ *  need_des
+ */
+#define PMU_HP_MODEM_HP_REGULATOR_SLP_MEM_DBIAS    0x0000000FU
+#define PMU_HP_MODEM_HP_REGULATOR_SLP_MEM_DBIAS_M  (PMU_HP_MODEM_HP_REGULATOR_SLP_MEM_DBIAS_V << PMU_HP_MODEM_HP_REGULATOR_SLP_MEM_DBIAS_S)
+#define PMU_HP_MODEM_HP_REGULATOR_SLP_MEM_DBIAS_V  0x0000000FU
+#define PMU_HP_MODEM_HP_REGULATOR_SLP_MEM_DBIAS_S  19
+/** PMU_HP_MODEM_HP_REGULATOR_SLP_LOGIC_DBIAS : R/W; bitpos: [26:23]; default: 12;
+ *  need_des
+ */
+#define PMU_HP_MODEM_HP_REGULATOR_SLP_LOGIC_DBIAS    0x0000000FU
+#define PMU_HP_MODEM_HP_REGULATOR_SLP_LOGIC_DBIAS_M  (PMU_HP_MODEM_HP_REGULATOR_SLP_LOGIC_DBIAS_V << PMU_HP_MODEM_HP_REGULATOR_SLP_LOGIC_DBIAS_S)
+#define PMU_HP_MODEM_HP_REGULATOR_SLP_LOGIC_DBIAS_V  0x0000000FU
+#define PMU_HP_MODEM_HP_REGULATOR_SLP_LOGIC_DBIAS_S  23
+/** PMU_HP_MODEM_HP_REGULATOR_DBIAS : R/W; bitpos: [31:27]; default: 24;
+ *  need_des
+ */
+#define PMU_HP_MODEM_HP_REGULATOR_DBIAS    0x0000001FU
+#define PMU_HP_MODEM_HP_REGULATOR_DBIAS_M  (PMU_HP_MODEM_HP_REGULATOR_DBIAS_V << PMU_HP_MODEM_HP_REGULATOR_DBIAS_S)
+#define PMU_HP_MODEM_HP_REGULATOR_DBIAS_V  0x0000001FU
+#define PMU_HP_MODEM_HP_REGULATOR_DBIAS_S  27
+
+/** PMU_HP_MODEM_HP_REGULATOR1_REG register
+ *  need_des
+ */
+#define PMU_HP_MODEM_HP_REGULATOR1_REG (DR_REG_PMU_BASE + 0x60)
+/** PMU_HP_MODEM_HP_REGULATOR_DRV_B : R/W; bitpos: [31:8]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM_HP_REGULATOR_DRV_B    0x00FFFFFFU
+#define PMU_HP_MODEM_HP_REGULATOR_DRV_B_M  (PMU_HP_MODEM_HP_REGULATOR_DRV_B_V << PMU_HP_MODEM_HP_REGULATOR_DRV_B_S)
+#define PMU_HP_MODEM_HP_REGULATOR_DRV_B_V  0x00FFFFFFU
+#define PMU_HP_MODEM_HP_REGULATOR_DRV_B_S  8
+
+/** PMU_HP_MODEM_XTAL_REG register
+ *  need_des
+ */
+#define PMU_HP_MODEM_XTAL_REG (DR_REG_PMU_BASE + 0x64)
+/** PMU_HP_MODEM_XPD_XTAL : R/W; bitpos: [31]; default: 1;
+ *  need_des
+ */
+#define PMU_HP_MODEM_XPD_XTAL    (BIT(31))
+#define PMU_HP_MODEM_XPD_XTAL_M  (PMU_HP_MODEM_XPD_XTAL_V << PMU_HP_MODEM_XPD_XTAL_S)
+#define PMU_HP_MODEM_XPD_XTAL_V  0x00000001U
+#define PMU_HP_MODEM_XPD_XTAL_S  31
+
+/** PMU_HP_SLEEP_DIG_POWER_REG register
+ *  need_des
+ */
+#define PMU_HP_SLEEP_DIG_POWER_REG (DR_REG_PMU_BASE + 0x68)
+/** PMU_HP_SLEEP_VDD_SPI_PD_EN : R/W; bitpos: [21]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_VDD_SPI_PD_EN    (BIT(21))
+#define PMU_HP_SLEEP_VDD_SPI_PD_EN_M  (PMU_HP_SLEEP_VDD_SPI_PD_EN_V << PMU_HP_SLEEP_VDD_SPI_PD_EN_S)
+#define PMU_HP_SLEEP_VDD_SPI_PD_EN_V  0x00000001U
+#define PMU_HP_SLEEP_VDD_SPI_PD_EN_S  21
+/** PMU_HP_SLEEP_HP_MEM_DSLP : R/W; bitpos: [22]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_HP_MEM_DSLP    (BIT(22))
+#define PMU_HP_SLEEP_HP_MEM_DSLP_M  (PMU_HP_SLEEP_HP_MEM_DSLP_V << PMU_HP_SLEEP_HP_MEM_DSLP_S)
+#define PMU_HP_SLEEP_HP_MEM_DSLP_V  0x00000001U
+#define PMU_HP_SLEEP_HP_MEM_DSLP_S  22
+/** PMU_HP_SLEEP_PD_HP_MEM_PD_EN : R/W; bitpos: [26:23]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_PD_HP_MEM_PD_EN    0x0000000FU
+#define PMU_HP_SLEEP_PD_HP_MEM_PD_EN_M  (PMU_HP_SLEEP_PD_HP_MEM_PD_EN_V << PMU_HP_SLEEP_PD_HP_MEM_PD_EN_S)
+#define PMU_HP_SLEEP_PD_HP_MEM_PD_EN_V  0x0000000FU
+#define PMU_HP_SLEEP_PD_HP_MEM_PD_EN_S  23
+/** PMU_HP_SLEEP_PD_HP_WIFI_PD_EN : R/W; bitpos: [27]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_PD_HP_WIFI_PD_EN    (BIT(27))
+#define PMU_HP_SLEEP_PD_HP_WIFI_PD_EN_M  (PMU_HP_SLEEP_PD_HP_WIFI_PD_EN_V << PMU_HP_SLEEP_PD_HP_WIFI_PD_EN_S)
+#define PMU_HP_SLEEP_PD_HP_WIFI_PD_EN_V  0x00000001U
+#define PMU_HP_SLEEP_PD_HP_WIFI_PD_EN_S  27
+/** PMU_HP_SLEEP_PD_HP_CPU_PD_EN : R/W; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_PD_HP_CPU_PD_EN    (BIT(29))
+#define PMU_HP_SLEEP_PD_HP_CPU_PD_EN_M  (PMU_HP_SLEEP_PD_HP_CPU_PD_EN_V << PMU_HP_SLEEP_PD_HP_CPU_PD_EN_S)
+#define PMU_HP_SLEEP_PD_HP_CPU_PD_EN_V  0x00000001U
+#define PMU_HP_SLEEP_PD_HP_CPU_PD_EN_S  29
+/** PMU_HP_SLEEP_PD_HP_AON_PD_EN : R/W; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_PD_HP_AON_PD_EN    (BIT(30))
+#define PMU_HP_SLEEP_PD_HP_AON_PD_EN_M  (PMU_HP_SLEEP_PD_HP_AON_PD_EN_V << PMU_HP_SLEEP_PD_HP_AON_PD_EN_S)
+#define PMU_HP_SLEEP_PD_HP_AON_PD_EN_V  0x00000001U
+#define PMU_HP_SLEEP_PD_HP_AON_PD_EN_S  30
+/** PMU_HP_SLEEP_PD_TOP_PD_EN : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_PD_TOP_PD_EN    (BIT(31))
+#define PMU_HP_SLEEP_PD_TOP_PD_EN_M  (PMU_HP_SLEEP_PD_TOP_PD_EN_V << PMU_HP_SLEEP_PD_TOP_PD_EN_S)
+#define PMU_HP_SLEEP_PD_TOP_PD_EN_V  0x00000001U
+#define PMU_HP_SLEEP_PD_TOP_PD_EN_S  31
+
+/** PMU_HP_SLEEP_ICG_HP_FUNC_REG register
+ *  need_des
+ */
+#define PMU_HP_SLEEP_ICG_HP_FUNC_REG (DR_REG_PMU_BASE + 0x6c)
+/** PMU_HP_SLEEP_DIG_ICG_FUNC_EN : R/W; bitpos: [31:0]; default: 4294967295;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_DIG_ICG_FUNC_EN    0xFFFFFFFFU
+#define PMU_HP_SLEEP_DIG_ICG_FUNC_EN_M  (PMU_HP_SLEEP_DIG_ICG_FUNC_EN_V << PMU_HP_SLEEP_DIG_ICG_FUNC_EN_S)
+#define PMU_HP_SLEEP_DIG_ICG_FUNC_EN_V  0xFFFFFFFFU
+#define PMU_HP_SLEEP_DIG_ICG_FUNC_EN_S  0
+
+/** PMU_HP_SLEEP_ICG_HP_APB_REG register
+ *  need_des
+ */
+#define PMU_HP_SLEEP_ICG_HP_APB_REG (DR_REG_PMU_BASE + 0x70)
+/** PMU_HP_SLEEP_DIG_ICG_APB_EN : R/W; bitpos: [31:0]; default: 4294967295;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_DIG_ICG_APB_EN    0xFFFFFFFFU
+#define PMU_HP_SLEEP_DIG_ICG_APB_EN_M  (PMU_HP_SLEEP_DIG_ICG_APB_EN_V << PMU_HP_SLEEP_DIG_ICG_APB_EN_S)
+#define PMU_HP_SLEEP_DIG_ICG_APB_EN_V  0xFFFFFFFFU
+#define PMU_HP_SLEEP_DIG_ICG_APB_EN_S  0
+
+/** PMU_HP_SLEEP_ICG_MODEM_REG register
+ *  need_des
+ */
+#define PMU_HP_SLEEP_ICG_MODEM_REG (DR_REG_PMU_BASE + 0x74)
+/** PMU_HP_SLEEP_DIG_ICG_MODEM_CODE : R/W; bitpos: [31:30]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_DIG_ICG_MODEM_CODE    0x00000003U
+#define PMU_HP_SLEEP_DIG_ICG_MODEM_CODE_M  (PMU_HP_SLEEP_DIG_ICG_MODEM_CODE_V << PMU_HP_SLEEP_DIG_ICG_MODEM_CODE_S)
+#define PMU_HP_SLEEP_DIG_ICG_MODEM_CODE_V  0x00000003U
+#define PMU_HP_SLEEP_DIG_ICG_MODEM_CODE_S  30
+
+/** PMU_HP_SLEEP_HP_SYS_CNTL_REG register
+ *  need_des
+ */
+#define PMU_HP_SLEEP_HP_SYS_CNTL_REG (DR_REG_PMU_BASE + 0x78)
+/** PMU_HP_SLEEP_UART_WAKEUP_EN : R/W; bitpos: [24]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_UART_WAKEUP_EN    (BIT(24))
+#define PMU_HP_SLEEP_UART_WAKEUP_EN_M  (PMU_HP_SLEEP_UART_WAKEUP_EN_V << PMU_HP_SLEEP_UART_WAKEUP_EN_S)
+#define PMU_HP_SLEEP_UART_WAKEUP_EN_V  0x00000001U
+#define PMU_HP_SLEEP_UART_WAKEUP_EN_S  24
+/** PMU_HP_SLEEP_LP_PAD_HOLD_ALL : R/W; bitpos: [25]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_LP_PAD_HOLD_ALL    (BIT(25))
+#define PMU_HP_SLEEP_LP_PAD_HOLD_ALL_M  (PMU_HP_SLEEP_LP_PAD_HOLD_ALL_V << PMU_HP_SLEEP_LP_PAD_HOLD_ALL_S)
+#define PMU_HP_SLEEP_LP_PAD_HOLD_ALL_V  0x00000001U
+#define PMU_HP_SLEEP_LP_PAD_HOLD_ALL_S  25
+/** PMU_HP_SLEEP_HP_PAD_HOLD_ALL : R/W; bitpos: [26]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_HP_PAD_HOLD_ALL    (BIT(26))
+#define PMU_HP_SLEEP_HP_PAD_HOLD_ALL_M  (PMU_HP_SLEEP_HP_PAD_HOLD_ALL_V << PMU_HP_SLEEP_HP_PAD_HOLD_ALL_S)
+#define PMU_HP_SLEEP_HP_PAD_HOLD_ALL_V  0x00000001U
+#define PMU_HP_SLEEP_HP_PAD_HOLD_ALL_S  26
+/** PMU_HP_SLEEP_DIG_PAD_SLP_SEL : R/W; bitpos: [27]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_DIG_PAD_SLP_SEL    (BIT(27))
+#define PMU_HP_SLEEP_DIG_PAD_SLP_SEL_M  (PMU_HP_SLEEP_DIG_PAD_SLP_SEL_V << PMU_HP_SLEEP_DIG_PAD_SLP_SEL_S)
+#define PMU_HP_SLEEP_DIG_PAD_SLP_SEL_V  0x00000001U
+#define PMU_HP_SLEEP_DIG_PAD_SLP_SEL_S  27
+/** PMU_HP_SLEEP_DIG_PAUSE_WDT : R/W; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_DIG_PAUSE_WDT    (BIT(28))
+#define PMU_HP_SLEEP_DIG_PAUSE_WDT_M  (PMU_HP_SLEEP_DIG_PAUSE_WDT_V << PMU_HP_SLEEP_DIG_PAUSE_WDT_S)
+#define PMU_HP_SLEEP_DIG_PAUSE_WDT_V  0x00000001U
+#define PMU_HP_SLEEP_DIG_PAUSE_WDT_S  28
+/** PMU_HP_SLEEP_DIG_CPU_STALL : R/W; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_DIG_CPU_STALL    (BIT(29))
+#define PMU_HP_SLEEP_DIG_CPU_STALL_M  (PMU_HP_SLEEP_DIG_CPU_STALL_V << PMU_HP_SLEEP_DIG_CPU_STALL_S)
+#define PMU_HP_SLEEP_DIG_CPU_STALL_V  0x00000001U
+#define PMU_HP_SLEEP_DIG_CPU_STALL_S  29
+
+/** PMU_HP_SLEEP_HP_CK_POWER_REG register
+ *  need_des
+ */
+#define PMU_HP_SLEEP_HP_CK_POWER_REG (DR_REG_PMU_BASE + 0x7c)
+/** PMU_HP_SLEEP_I2C_ISO_EN : R/W; bitpos: [26]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_I2C_ISO_EN    (BIT(26))
+#define PMU_HP_SLEEP_I2C_ISO_EN_M  (PMU_HP_SLEEP_I2C_ISO_EN_V << PMU_HP_SLEEP_I2C_ISO_EN_S)
+#define PMU_HP_SLEEP_I2C_ISO_EN_V  0x00000001U
+#define PMU_HP_SLEEP_I2C_ISO_EN_S  26
+/** PMU_HP_SLEEP_I2C_RETENTION : R/W; bitpos: [27]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_I2C_RETENTION    (BIT(27))
+#define PMU_HP_SLEEP_I2C_RETENTION_M  (PMU_HP_SLEEP_I2C_RETENTION_V << PMU_HP_SLEEP_I2C_RETENTION_S)
+#define PMU_HP_SLEEP_I2C_RETENTION_V  0x00000001U
+#define PMU_HP_SLEEP_I2C_RETENTION_S  27
+/** PMU_HP_SLEEP_XPD_BB_I2C : R/W; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_XPD_BB_I2C    (BIT(28))
+#define PMU_HP_SLEEP_XPD_BB_I2C_M  (PMU_HP_SLEEP_XPD_BB_I2C_V << PMU_HP_SLEEP_XPD_BB_I2C_S)
+#define PMU_HP_SLEEP_XPD_BB_I2C_V  0x00000001U
+#define PMU_HP_SLEEP_XPD_BB_I2C_S  28
+/** PMU_HP_SLEEP_XPD_BBPLL_I2C : R/W; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_XPD_BBPLL_I2C    (BIT(29))
+#define PMU_HP_SLEEP_XPD_BBPLL_I2C_M  (PMU_HP_SLEEP_XPD_BBPLL_I2C_V << PMU_HP_SLEEP_XPD_BBPLL_I2C_S)
+#define PMU_HP_SLEEP_XPD_BBPLL_I2C_V  0x00000001U
+#define PMU_HP_SLEEP_XPD_BBPLL_I2C_S  29
+/** PMU_HP_SLEEP_XPD_BBPLL : R/W; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_XPD_BBPLL    (BIT(30))
+#define PMU_HP_SLEEP_XPD_BBPLL_M  (PMU_HP_SLEEP_XPD_BBPLL_V << PMU_HP_SLEEP_XPD_BBPLL_S)
+#define PMU_HP_SLEEP_XPD_BBPLL_V  0x00000001U
+#define PMU_HP_SLEEP_XPD_BBPLL_S  30
+
+/** PMU_HP_SLEEP_BIAS_REG register
+ *  need_des
+ */
+#define PMU_HP_SLEEP_BIAS_REG (DR_REG_PMU_BASE + 0x80)
+/** PMU_HP_SLEEP_XPD_BIAS : R/W; bitpos: [25]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_XPD_BIAS    (BIT(25))
+#define PMU_HP_SLEEP_XPD_BIAS_M  (PMU_HP_SLEEP_XPD_BIAS_V << PMU_HP_SLEEP_XPD_BIAS_S)
+#define PMU_HP_SLEEP_XPD_BIAS_V  0x00000001U
+#define PMU_HP_SLEEP_XPD_BIAS_S  25
+/** PMU_HP_SLEEP_DBG_ATTEN : R/W; bitpos: [29:26]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_DBG_ATTEN    0x0000000FU
+#define PMU_HP_SLEEP_DBG_ATTEN_M  (PMU_HP_SLEEP_DBG_ATTEN_V << PMU_HP_SLEEP_DBG_ATTEN_S)
+#define PMU_HP_SLEEP_DBG_ATTEN_V  0x0000000FU
+#define PMU_HP_SLEEP_DBG_ATTEN_S  26
+/** PMU_HP_SLEEP_PD_CUR : R/W; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_PD_CUR    (BIT(30))
+#define PMU_HP_SLEEP_PD_CUR_M  (PMU_HP_SLEEP_PD_CUR_V << PMU_HP_SLEEP_PD_CUR_S)
+#define PMU_HP_SLEEP_PD_CUR_V  0x00000001U
+#define PMU_HP_SLEEP_PD_CUR_S  30
+/** PMU_HP_SLEEP_BIAS_SLEEP : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_BIAS_SLEEP    (BIT(31))
+#define PMU_HP_SLEEP_BIAS_SLEEP_M  (PMU_HP_SLEEP_BIAS_SLEEP_V << PMU_HP_SLEEP_BIAS_SLEEP_S)
+#define PMU_HP_SLEEP_BIAS_SLEEP_V  0x00000001U
+#define PMU_HP_SLEEP_BIAS_SLEEP_S  31
+
+/** PMU_HP_SLEEP_BACKUP_REG register
+ *  need_des
+ */
+#define PMU_HP_SLEEP_BACKUP_REG (DR_REG_PMU_BASE + 0x84)
+/** PMU_HP_MODEM2SLEEP_BACKUP_MODEM_CLK_CODE : R/W; bitpos: [7:6]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM2SLEEP_BACKUP_MODEM_CLK_CODE    0x00000003U
+#define PMU_HP_MODEM2SLEEP_BACKUP_MODEM_CLK_CODE_M  (PMU_HP_MODEM2SLEEP_BACKUP_MODEM_CLK_CODE_V << PMU_HP_MODEM2SLEEP_BACKUP_MODEM_CLK_CODE_S)
+#define PMU_HP_MODEM2SLEEP_BACKUP_MODEM_CLK_CODE_V  0x00000003U
+#define PMU_HP_MODEM2SLEEP_BACKUP_MODEM_CLK_CODE_S  6
+/** PMU_HP_ACTIVE2SLEEP_BACKUP_MODEM_CLK_CODE : R/W; bitpos: [9:8]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE2SLEEP_BACKUP_MODEM_CLK_CODE    0x00000003U
+#define PMU_HP_ACTIVE2SLEEP_BACKUP_MODEM_CLK_CODE_M  (PMU_HP_ACTIVE2SLEEP_BACKUP_MODEM_CLK_CODE_V << PMU_HP_ACTIVE2SLEEP_BACKUP_MODEM_CLK_CODE_S)
+#define PMU_HP_ACTIVE2SLEEP_BACKUP_MODEM_CLK_CODE_V  0x00000003U
+#define PMU_HP_ACTIVE2SLEEP_BACKUP_MODEM_CLK_CODE_S  8
+/** PMU_HP_SLEEP_RETENTION_MODE : R/W; bitpos: [10]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_RETENTION_MODE    (BIT(10))
+#define PMU_HP_SLEEP_RETENTION_MODE_M  (PMU_HP_SLEEP_RETENTION_MODE_V << PMU_HP_SLEEP_RETENTION_MODE_S)
+#define PMU_HP_SLEEP_RETENTION_MODE_V  0x00000001U
+#define PMU_HP_SLEEP_RETENTION_MODE_S  10
+/** PMU_HP_MODEM2SLEEP_RETENTION_EN : R/W; bitpos: [12]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM2SLEEP_RETENTION_EN    (BIT(12))
+#define PMU_HP_MODEM2SLEEP_RETENTION_EN_M  (PMU_HP_MODEM2SLEEP_RETENTION_EN_V << PMU_HP_MODEM2SLEEP_RETENTION_EN_S)
+#define PMU_HP_MODEM2SLEEP_RETENTION_EN_V  0x00000001U
+#define PMU_HP_MODEM2SLEEP_RETENTION_EN_S  12
+/** PMU_HP_ACTIVE2SLEEP_RETENTION_EN : R/W; bitpos: [13]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE2SLEEP_RETENTION_EN    (BIT(13))
+#define PMU_HP_ACTIVE2SLEEP_RETENTION_EN_M  (PMU_HP_ACTIVE2SLEEP_RETENTION_EN_V << PMU_HP_ACTIVE2SLEEP_RETENTION_EN_S)
+#define PMU_HP_ACTIVE2SLEEP_RETENTION_EN_V  0x00000001U
+#define PMU_HP_ACTIVE2SLEEP_RETENTION_EN_S  13
+/** PMU_HP_MODEM2SLEEP_BACKUP_CLK_SEL : R/W; bitpos: [17:16]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM2SLEEP_BACKUP_CLK_SEL    0x00000003U
+#define PMU_HP_MODEM2SLEEP_BACKUP_CLK_SEL_M  (PMU_HP_MODEM2SLEEP_BACKUP_CLK_SEL_V << PMU_HP_MODEM2SLEEP_BACKUP_CLK_SEL_S)
+#define PMU_HP_MODEM2SLEEP_BACKUP_CLK_SEL_V  0x00000003U
+#define PMU_HP_MODEM2SLEEP_BACKUP_CLK_SEL_S  16
+/** PMU_HP_ACTIVE2SLEEP_BACKUP_CLK_SEL : R/W; bitpos: [19:18]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE2SLEEP_BACKUP_CLK_SEL    0x00000003U
+#define PMU_HP_ACTIVE2SLEEP_BACKUP_CLK_SEL_M  (PMU_HP_ACTIVE2SLEEP_BACKUP_CLK_SEL_V << PMU_HP_ACTIVE2SLEEP_BACKUP_CLK_SEL_S)
+#define PMU_HP_ACTIVE2SLEEP_BACKUP_CLK_SEL_V  0x00000003U
+#define PMU_HP_ACTIVE2SLEEP_BACKUP_CLK_SEL_S  18
+/** PMU_HP_MODEM2SLEEP_BACKUP_MODE : R/W; bitpos: [25:23]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM2SLEEP_BACKUP_MODE    0x00000007U
+#define PMU_HP_MODEM2SLEEP_BACKUP_MODE_M  (PMU_HP_MODEM2SLEEP_BACKUP_MODE_V << PMU_HP_MODEM2SLEEP_BACKUP_MODE_S)
+#define PMU_HP_MODEM2SLEEP_BACKUP_MODE_V  0x00000007U
+#define PMU_HP_MODEM2SLEEP_BACKUP_MODE_S  23
+/** PMU_HP_ACTIVE2SLEEP_BACKUP_MODE : R/W; bitpos: [28:26]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE2SLEEP_BACKUP_MODE    0x00000007U
+#define PMU_HP_ACTIVE2SLEEP_BACKUP_MODE_M  (PMU_HP_ACTIVE2SLEEP_BACKUP_MODE_V << PMU_HP_ACTIVE2SLEEP_BACKUP_MODE_S)
+#define PMU_HP_ACTIVE2SLEEP_BACKUP_MODE_V  0x00000007U
+#define PMU_HP_ACTIVE2SLEEP_BACKUP_MODE_S  26
+/** PMU_HP_MODEM2SLEEP_BACKUP_EN : R/W; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MODEM2SLEEP_BACKUP_EN    (BIT(30))
+#define PMU_HP_MODEM2SLEEP_BACKUP_EN_M  (PMU_HP_MODEM2SLEEP_BACKUP_EN_V << PMU_HP_MODEM2SLEEP_BACKUP_EN_S)
+#define PMU_HP_MODEM2SLEEP_BACKUP_EN_V  0x00000001U
+#define PMU_HP_MODEM2SLEEP_BACKUP_EN_S  30
+/** PMU_HP_ACTIVE2SLEEP_BACKUP_EN : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_ACTIVE2SLEEP_BACKUP_EN    (BIT(31))
+#define PMU_HP_ACTIVE2SLEEP_BACKUP_EN_M  (PMU_HP_ACTIVE2SLEEP_BACKUP_EN_V << PMU_HP_ACTIVE2SLEEP_BACKUP_EN_S)
+#define PMU_HP_ACTIVE2SLEEP_BACKUP_EN_V  0x00000001U
+#define PMU_HP_ACTIVE2SLEEP_BACKUP_EN_S  31
+
+/** PMU_HP_SLEEP_BACKUP_CLK_REG register
+ *  need_des
+ */
+#define PMU_HP_SLEEP_BACKUP_CLK_REG (DR_REG_PMU_BASE + 0x88)
+/** PMU_HP_SLEEP_BACKUP_ICG_FUNC_EN : R/W; bitpos: [31:0]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_BACKUP_ICG_FUNC_EN    0xFFFFFFFFU
+#define PMU_HP_SLEEP_BACKUP_ICG_FUNC_EN_M  (PMU_HP_SLEEP_BACKUP_ICG_FUNC_EN_V << PMU_HP_SLEEP_BACKUP_ICG_FUNC_EN_S)
+#define PMU_HP_SLEEP_BACKUP_ICG_FUNC_EN_V  0xFFFFFFFFU
+#define PMU_HP_SLEEP_BACKUP_ICG_FUNC_EN_S  0
+
+/** PMU_HP_SLEEP_SYSCLK_REG register
+ *  need_des
+ */
+#define PMU_HP_SLEEP_SYSCLK_REG (DR_REG_PMU_BASE + 0x8c)
+/** PMU_HP_SLEEP_DIG_SYS_CLK_NO_DIV : R/W; bitpos: [26]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_DIG_SYS_CLK_NO_DIV    (BIT(26))
+#define PMU_HP_SLEEP_DIG_SYS_CLK_NO_DIV_M  (PMU_HP_SLEEP_DIG_SYS_CLK_NO_DIV_V << PMU_HP_SLEEP_DIG_SYS_CLK_NO_DIV_S)
+#define PMU_HP_SLEEP_DIG_SYS_CLK_NO_DIV_V  0x00000001U
+#define PMU_HP_SLEEP_DIG_SYS_CLK_NO_DIV_S  26
+/** PMU_HP_SLEEP_ICG_SYS_CLOCK_EN : R/W; bitpos: [27]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_ICG_SYS_CLOCK_EN    (BIT(27))
+#define PMU_HP_SLEEP_ICG_SYS_CLOCK_EN_M  (PMU_HP_SLEEP_ICG_SYS_CLOCK_EN_V << PMU_HP_SLEEP_ICG_SYS_CLOCK_EN_S)
+#define PMU_HP_SLEEP_ICG_SYS_CLOCK_EN_V  0x00000001U
+#define PMU_HP_SLEEP_ICG_SYS_CLOCK_EN_S  27
+/** PMU_HP_SLEEP_SYS_CLK_SLP_SEL : R/W; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_SYS_CLK_SLP_SEL    (BIT(28))
+#define PMU_HP_SLEEP_SYS_CLK_SLP_SEL_M  (PMU_HP_SLEEP_SYS_CLK_SLP_SEL_V << PMU_HP_SLEEP_SYS_CLK_SLP_SEL_S)
+#define PMU_HP_SLEEP_SYS_CLK_SLP_SEL_V  0x00000001U
+#define PMU_HP_SLEEP_SYS_CLK_SLP_SEL_S  28
+/** PMU_HP_SLEEP_ICG_SLP_SEL : R/W; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_ICG_SLP_SEL    (BIT(29))
+#define PMU_HP_SLEEP_ICG_SLP_SEL_M  (PMU_HP_SLEEP_ICG_SLP_SEL_V << PMU_HP_SLEEP_ICG_SLP_SEL_S)
+#define PMU_HP_SLEEP_ICG_SLP_SEL_V  0x00000001U
+#define PMU_HP_SLEEP_ICG_SLP_SEL_S  29
+/** PMU_HP_SLEEP_DIG_SYS_CLK_SEL : R/W; bitpos: [31:30]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_DIG_SYS_CLK_SEL    0x00000003U
+#define PMU_HP_SLEEP_DIG_SYS_CLK_SEL_M  (PMU_HP_SLEEP_DIG_SYS_CLK_SEL_V << PMU_HP_SLEEP_DIG_SYS_CLK_SEL_S)
+#define PMU_HP_SLEEP_DIG_SYS_CLK_SEL_V  0x00000003U
+#define PMU_HP_SLEEP_DIG_SYS_CLK_SEL_S  30
+
+/** PMU_HP_SLEEP_HP_REGULATOR0_REG register
+ *  need_des
+ */
+#define PMU_HP_SLEEP_HP_REGULATOR0_REG (DR_REG_PMU_BASE + 0x90)
+/** PMU_HP_SLEEP_HP_REGULATOR_SLP_MEM_XPD : R/W; bitpos: [16]; default: 1;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_HP_REGULATOR_SLP_MEM_XPD    (BIT(16))
+#define PMU_HP_SLEEP_HP_REGULATOR_SLP_MEM_XPD_M  (PMU_HP_SLEEP_HP_REGULATOR_SLP_MEM_XPD_V << PMU_HP_SLEEP_HP_REGULATOR_SLP_MEM_XPD_S)
+#define PMU_HP_SLEEP_HP_REGULATOR_SLP_MEM_XPD_V  0x00000001U
+#define PMU_HP_SLEEP_HP_REGULATOR_SLP_MEM_XPD_S  16
+/** PMU_HP_SLEEP_HP_REGULATOR_SLP_LOGIC_XPD : R/W; bitpos: [17]; default: 1;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_HP_REGULATOR_SLP_LOGIC_XPD    (BIT(17))
+#define PMU_HP_SLEEP_HP_REGULATOR_SLP_LOGIC_XPD_M  (PMU_HP_SLEEP_HP_REGULATOR_SLP_LOGIC_XPD_V << PMU_HP_SLEEP_HP_REGULATOR_SLP_LOGIC_XPD_S)
+#define PMU_HP_SLEEP_HP_REGULATOR_SLP_LOGIC_XPD_V  0x00000001U
+#define PMU_HP_SLEEP_HP_REGULATOR_SLP_LOGIC_XPD_S  17
+/** PMU_HP_SLEEP_HP_REGULATOR_XPD : R/W; bitpos: [18]; default: 1;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_HP_REGULATOR_XPD    (BIT(18))
+#define PMU_HP_SLEEP_HP_REGULATOR_XPD_M  (PMU_HP_SLEEP_HP_REGULATOR_XPD_V << PMU_HP_SLEEP_HP_REGULATOR_XPD_S)
+#define PMU_HP_SLEEP_HP_REGULATOR_XPD_V  0x00000001U
+#define PMU_HP_SLEEP_HP_REGULATOR_XPD_S  18
+/** PMU_HP_SLEEP_HP_REGULATOR_SLP_MEM_DBIAS : R/W; bitpos: [22:19]; default: 12;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_HP_REGULATOR_SLP_MEM_DBIAS    0x0000000FU
+#define PMU_HP_SLEEP_HP_REGULATOR_SLP_MEM_DBIAS_M  (PMU_HP_SLEEP_HP_REGULATOR_SLP_MEM_DBIAS_V << PMU_HP_SLEEP_HP_REGULATOR_SLP_MEM_DBIAS_S)
+#define PMU_HP_SLEEP_HP_REGULATOR_SLP_MEM_DBIAS_V  0x0000000FU
+#define PMU_HP_SLEEP_HP_REGULATOR_SLP_MEM_DBIAS_S  19
+/** PMU_HP_SLEEP_HP_REGULATOR_SLP_LOGIC_DBIAS : R/W; bitpos: [26:23]; default: 12;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_HP_REGULATOR_SLP_LOGIC_DBIAS    0x0000000FU
+#define PMU_HP_SLEEP_HP_REGULATOR_SLP_LOGIC_DBIAS_M  (PMU_HP_SLEEP_HP_REGULATOR_SLP_LOGIC_DBIAS_V << PMU_HP_SLEEP_HP_REGULATOR_SLP_LOGIC_DBIAS_S)
+#define PMU_HP_SLEEP_HP_REGULATOR_SLP_LOGIC_DBIAS_V  0x0000000FU
+#define PMU_HP_SLEEP_HP_REGULATOR_SLP_LOGIC_DBIAS_S  23
+/** PMU_HP_SLEEP_HP_REGULATOR_DBIAS : R/W; bitpos: [31:27]; default: 24;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_HP_REGULATOR_DBIAS    0x0000001FU
+#define PMU_HP_SLEEP_HP_REGULATOR_DBIAS_M  (PMU_HP_SLEEP_HP_REGULATOR_DBIAS_V << PMU_HP_SLEEP_HP_REGULATOR_DBIAS_S)
+#define PMU_HP_SLEEP_HP_REGULATOR_DBIAS_V  0x0000001FU
+#define PMU_HP_SLEEP_HP_REGULATOR_DBIAS_S  27
+
+/** PMU_HP_SLEEP_HP_REGULATOR1_REG register
+ *  need_des
+ */
+#define PMU_HP_SLEEP_HP_REGULATOR1_REG (DR_REG_PMU_BASE + 0x94)
+/** PMU_HP_SLEEP_HP_REGULATOR_DRV_B : R/W; bitpos: [31:8]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_HP_REGULATOR_DRV_B    0x00FFFFFFU
+#define PMU_HP_SLEEP_HP_REGULATOR_DRV_B_M  (PMU_HP_SLEEP_HP_REGULATOR_DRV_B_V << PMU_HP_SLEEP_HP_REGULATOR_DRV_B_S)
+#define PMU_HP_SLEEP_HP_REGULATOR_DRV_B_V  0x00FFFFFFU
+#define PMU_HP_SLEEP_HP_REGULATOR_DRV_B_S  8
+
+/** PMU_HP_SLEEP_XTAL_REG register
+ *  need_des
+ */
+#define PMU_HP_SLEEP_XTAL_REG (DR_REG_PMU_BASE + 0x98)
+/** PMU_HP_SLEEP_XPD_XTAL : R/W; bitpos: [31]; default: 1;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_XPD_XTAL    (BIT(31))
+#define PMU_HP_SLEEP_XPD_XTAL_M  (PMU_HP_SLEEP_XPD_XTAL_V << PMU_HP_SLEEP_XPD_XTAL_S)
+#define PMU_HP_SLEEP_XPD_XTAL_V  0x00000001U
+#define PMU_HP_SLEEP_XPD_XTAL_S  31
+
+/** PMU_HP_SLEEP_LP_REGULATOR0_REG register
+ *  need_des
+ */
+#define PMU_HP_SLEEP_LP_REGULATOR0_REG (DR_REG_PMU_BASE + 0x9c)
+/** PMU_HP_SLEEP_LP_REGULATOR_SLP_XPD : R/W; bitpos: [21]; default: 1;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_LP_REGULATOR_SLP_XPD    (BIT(21))
+#define PMU_HP_SLEEP_LP_REGULATOR_SLP_XPD_M  (PMU_HP_SLEEP_LP_REGULATOR_SLP_XPD_V << PMU_HP_SLEEP_LP_REGULATOR_SLP_XPD_S)
+#define PMU_HP_SLEEP_LP_REGULATOR_SLP_XPD_V  0x00000001U
+#define PMU_HP_SLEEP_LP_REGULATOR_SLP_XPD_S  21
+/** PMU_HP_SLEEP_LP_REGULATOR_XPD : R/W; bitpos: [22]; default: 1;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_LP_REGULATOR_XPD    (BIT(22))
+#define PMU_HP_SLEEP_LP_REGULATOR_XPD_M  (PMU_HP_SLEEP_LP_REGULATOR_XPD_V << PMU_HP_SLEEP_LP_REGULATOR_XPD_S)
+#define PMU_HP_SLEEP_LP_REGULATOR_XPD_V  0x00000001U
+#define PMU_HP_SLEEP_LP_REGULATOR_XPD_S  22
+/** PMU_HP_SLEEP_LP_REGULATOR_SLP_DBIAS : R/W; bitpos: [26:23]; default: 12;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_LP_REGULATOR_SLP_DBIAS    0x0000000FU
+#define PMU_HP_SLEEP_LP_REGULATOR_SLP_DBIAS_M  (PMU_HP_SLEEP_LP_REGULATOR_SLP_DBIAS_V << PMU_HP_SLEEP_LP_REGULATOR_SLP_DBIAS_S)
+#define PMU_HP_SLEEP_LP_REGULATOR_SLP_DBIAS_V  0x0000000FU
+#define PMU_HP_SLEEP_LP_REGULATOR_SLP_DBIAS_S  23
+/** PMU_HP_SLEEP_LP_REGULATOR_DBIAS : R/W; bitpos: [31:27]; default: 24;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_LP_REGULATOR_DBIAS    0x0000001FU
+#define PMU_HP_SLEEP_LP_REGULATOR_DBIAS_M  (PMU_HP_SLEEP_LP_REGULATOR_DBIAS_V << PMU_HP_SLEEP_LP_REGULATOR_DBIAS_S)
+#define PMU_HP_SLEEP_LP_REGULATOR_DBIAS_V  0x0000001FU
+#define PMU_HP_SLEEP_LP_REGULATOR_DBIAS_S  27
+
+/** PMU_HP_SLEEP_LP_REGULATOR1_REG register
+ *  need_des
+ */
+#define PMU_HP_SLEEP_LP_REGULATOR1_REG (DR_REG_PMU_BASE + 0xa0)
+/** PMU_HP_SLEEP_LP_REGULATOR_DRV_B : R/W; bitpos: [31:28]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_LP_REGULATOR_DRV_B    0x0000000FU
+#define PMU_HP_SLEEP_LP_REGULATOR_DRV_B_M  (PMU_HP_SLEEP_LP_REGULATOR_DRV_B_V << PMU_HP_SLEEP_LP_REGULATOR_DRV_B_S)
+#define PMU_HP_SLEEP_LP_REGULATOR_DRV_B_V  0x0000000FU
+#define PMU_HP_SLEEP_LP_REGULATOR_DRV_B_S  28
+
+/** PMU_HP_SLEEP_LP_DCDC_RESERVE_REG register
+ *  need_des
+ */
+#define PMU_HP_SLEEP_LP_DCDC_RESERVE_REG (DR_REG_PMU_BASE + 0xa4)
+/** PMU_HP_SLEEP_LP_DCDC_RESERVE : WT; bitpos: [31:0]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_LP_DCDC_RESERVE    0xFFFFFFFFU
+#define PMU_HP_SLEEP_LP_DCDC_RESERVE_M  (PMU_HP_SLEEP_LP_DCDC_RESERVE_V << PMU_HP_SLEEP_LP_DCDC_RESERVE_S)
+#define PMU_HP_SLEEP_LP_DCDC_RESERVE_V  0xFFFFFFFFU
+#define PMU_HP_SLEEP_LP_DCDC_RESERVE_S  0
+
+/** PMU_HP_SLEEP_LP_DIG_POWER_REG register
+ *  need_des
+ */
+#define PMU_HP_SLEEP_LP_DIG_POWER_REG (DR_REG_PMU_BASE + 0xa8)
+/** PMU_HP_SLEEP_LP_MEM_DSLP : R/W; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_LP_MEM_DSLP    (BIT(30))
+#define PMU_HP_SLEEP_LP_MEM_DSLP_M  (PMU_HP_SLEEP_LP_MEM_DSLP_V << PMU_HP_SLEEP_LP_MEM_DSLP_S)
+#define PMU_HP_SLEEP_LP_MEM_DSLP_V  0x00000001U
+#define PMU_HP_SLEEP_LP_MEM_DSLP_S  30
+/** PMU_HP_SLEEP_PD_LP_PERI_PD_EN : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_PD_LP_PERI_PD_EN    (BIT(31))
+#define PMU_HP_SLEEP_PD_LP_PERI_PD_EN_M  (PMU_HP_SLEEP_PD_LP_PERI_PD_EN_V << PMU_HP_SLEEP_PD_LP_PERI_PD_EN_S)
+#define PMU_HP_SLEEP_PD_LP_PERI_PD_EN_V  0x00000001U
+#define PMU_HP_SLEEP_PD_LP_PERI_PD_EN_S  31
+
+/** PMU_HP_SLEEP_LP_CK_POWER_REG register
+ *  need_des
+ */
+#define PMU_HP_SLEEP_LP_CK_POWER_REG (DR_REG_PMU_BASE + 0xac)
+/** PMU_HP_SLEEP_XPD_XTAL32K : R/W; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_XPD_XTAL32K    (BIT(28))
+#define PMU_HP_SLEEP_XPD_XTAL32K_M  (PMU_HP_SLEEP_XPD_XTAL32K_V << PMU_HP_SLEEP_XPD_XTAL32K_S)
+#define PMU_HP_SLEEP_XPD_XTAL32K_V  0x00000001U
+#define PMU_HP_SLEEP_XPD_XTAL32K_S  28
+/** PMU_HP_SLEEP_XPD_RC32K : R/W; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_XPD_RC32K    (BIT(29))
+#define PMU_HP_SLEEP_XPD_RC32K_M  (PMU_HP_SLEEP_XPD_RC32K_V << PMU_HP_SLEEP_XPD_RC32K_S)
+#define PMU_HP_SLEEP_XPD_RC32K_V  0x00000001U
+#define PMU_HP_SLEEP_XPD_RC32K_S  29
+/** PMU_HP_SLEEP_XPD_FOSC_CLK : R/W; bitpos: [30]; default: 1;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_XPD_FOSC_CLK    (BIT(30))
+#define PMU_HP_SLEEP_XPD_FOSC_CLK_M  (PMU_HP_SLEEP_XPD_FOSC_CLK_V << PMU_HP_SLEEP_XPD_FOSC_CLK_S)
+#define PMU_HP_SLEEP_XPD_FOSC_CLK_V  0x00000001U
+#define PMU_HP_SLEEP_XPD_FOSC_CLK_S  30
+/** PMU_HP_SLEEP_PD_OSC_CLK : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SLEEP_PD_OSC_CLK    (BIT(31))
+#define PMU_HP_SLEEP_PD_OSC_CLK_M  (PMU_HP_SLEEP_PD_OSC_CLK_V << PMU_HP_SLEEP_PD_OSC_CLK_S)
+#define PMU_HP_SLEEP_PD_OSC_CLK_V  0x00000001U
+#define PMU_HP_SLEEP_PD_OSC_CLK_S  31
+
+/** PMU_LP_SLEEP_LP_BIAS_RESERVE_REG register
+ *  need_des
+ */
+#define PMU_LP_SLEEP_LP_BIAS_RESERVE_REG (DR_REG_PMU_BASE + 0xb0)
+/** PMU_LP_SLEEP_LP_BIAS_RESERVE : WT; bitpos: [31:0]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_SLEEP_LP_BIAS_RESERVE    0xFFFFFFFFU
+#define PMU_LP_SLEEP_LP_BIAS_RESERVE_M  (PMU_LP_SLEEP_LP_BIAS_RESERVE_V << PMU_LP_SLEEP_LP_BIAS_RESERVE_S)
+#define PMU_LP_SLEEP_LP_BIAS_RESERVE_V  0xFFFFFFFFU
+#define PMU_LP_SLEEP_LP_BIAS_RESERVE_S  0
+
+/** PMU_LP_SLEEP_LP_REGULATOR0_REG register
+ *  need_des
+ */
+#define PMU_LP_SLEEP_LP_REGULATOR0_REG (DR_REG_PMU_BASE + 0xb4)
+/** PMU_LP_SLEEP_LP_REGULATOR_SLP_XPD : R/W; bitpos: [21]; default: 1;
+ *  need_des
+ */
+#define PMU_LP_SLEEP_LP_REGULATOR_SLP_XPD    (BIT(21))
+#define PMU_LP_SLEEP_LP_REGULATOR_SLP_XPD_M  (PMU_LP_SLEEP_LP_REGULATOR_SLP_XPD_V << PMU_LP_SLEEP_LP_REGULATOR_SLP_XPD_S)
+#define PMU_LP_SLEEP_LP_REGULATOR_SLP_XPD_V  0x00000001U
+#define PMU_LP_SLEEP_LP_REGULATOR_SLP_XPD_S  21
+/** PMU_LP_SLEEP_LP_REGULATOR_XPD : R/W; bitpos: [22]; default: 1;
+ *  need_des
+ */
+#define PMU_LP_SLEEP_LP_REGULATOR_XPD    (BIT(22))
+#define PMU_LP_SLEEP_LP_REGULATOR_XPD_M  (PMU_LP_SLEEP_LP_REGULATOR_XPD_V << PMU_LP_SLEEP_LP_REGULATOR_XPD_S)
+#define PMU_LP_SLEEP_LP_REGULATOR_XPD_V  0x00000001U
+#define PMU_LP_SLEEP_LP_REGULATOR_XPD_S  22
+/** PMU_LP_SLEEP_LP_REGULATOR_SLP_DBIAS : R/W; bitpos: [26:23]; default: 12;
+ *  need_des
+ */
+#define PMU_LP_SLEEP_LP_REGULATOR_SLP_DBIAS    0x0000000FU
+#define PMU_LP_SLEEP_LP_REGULATOR_SLP_DBIAS_M  (PMU_LP_SLEEP_LP_REGULATOR_SLP_DBIAS_V << PMU_LP_SLEEP_LP_REGULATOR_SLP_DBIAS_S)
+#define PMU_LP_SLEEP_LP_REGULATOR_SLP_DBIAS_V  0x0000000FU
+#define PMU_LP_SLEEP_LP_REGULATOR_SLP_DBIAS_S  23
+/** PMU_LP_SLEEP_LP_REGULATOR_DBIAS : R/W; bitpos: [31:27]; default: 24;
+ *  need_des
+ */
+#define PMU_LP_SLEEP_LP_REGULATOR_DBIAS    0x0000001FU
+#define PMU_LP_SLEEP_LP_REGULATOR_DBIAS_M  (PMU_LP_SLEEP_LP_REGULATOR_DBIAS_V << PMU_LP_SLEEP_LP_REGULATOR_DBIAS_S)
+#define PMU_LP_SLEEP_LP_REGULATOR_DBIAS_V  0x0000001FU
+#define PMU_LP_SLEEP_LP_REGULATOR_DBIAS_S  27
+
+/** PMU_LP_SLEEP_LP_REGULATOR1_REG register
+ *  need_des
+ */
+#define PMU_LP_SLEEP_LP_REGULATOR1_REG (DR_REG_PMU_BASE + 0xb8)
+/** PMU_LP_SLEEP_LP_REGULATOR_DRV_B : R/W; bitpos: [31:28]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_SLEEP_LP_REGULATOR_DRV_B    0x0000000FU
+#define PMU_LP_SLEEP_LP_REGULATOR_DRV_B_M  (PMU_LP_SLEEP_LP_REGULATOR_DRV_B_V << PMU_LP_SLEEP_LP_REGULATOR_DRV_B_S)
+#define PMU_LP_SLEEP_LP_REGULATOR_DRV_B_V  0x0000000FU
+#define PMU_LP_SLEEP_LP_REGULATOR_DRV_B_S  28
+
+/** PMU_LP_SLEEP_XTAL_REG register
+ *  need_des
+ */
+#define PMU_LP_SLEEP_XTAL_REG (DR_REG_PMU_BASE + 0xbc)
+/** PMU_LP_SLEEP_XPD_XTAL : R/W; bitpos: [31]; default: 1;
+ *  need_des
+ */
+#define PMU_LP_SLEEP_XPD_XTAL    (BIT(31))
+#define PMU_LP_SLEEP_XPD_XTAL_M  (PMU_LP_SLEEP_XPD_XTAL_V << PMU_LP_SLEEP_XPD_XTAL_S)
+#define PMU_LP_SLEEP_XPD_XTAL_V  0x00000001U
+#define PMU_LP_SLEEP_XPD_XTAL_S  31
+
+/** PMU_LP_SLEEP_LP_DIG_POWER_REG register
+ *  need_des
+ */
+#define PMU_LP_SLEEP_LP_DIG_POWER_REG (DR_REG_PMU_BASE + 0xc0)
+/** PMU_LP_SLEEP_LP_MEM_DSLP : R/W; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_SLEEP_LP_MEM_DSLP    (BIT(30))
+#define PMU_LP_SLEEP_LP_MEM_DSLP_M  (PMU_LP_SLEEP_LP_MEM_DSLP_V << PMU_LP_SLEEP_LP_MEM_DSLP_S)
+#define PMU_LP_SLEEP_LP_MEM_DSLP_V  0x00000001U
+#define PMU_LP_SLEEP_LP_MEM_DSLP_S  30
+/** PMU_LP_SLEEP_PD_LP_PERI_PD_EN : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_SLEEP_PD_LP_PERI_PD_EN    (BIT(31))
+#define PMU_LP_SLEEP_PD_LP_PERI_PD_EN_M  (PMU_LP_SLEEP_PD_LP_PERI_PD_EN_V << PMU_LP_SLEEP_PD_LP_PERI_PD_EN_S)
+#define PMU_LP_SLEEP_PD_LP_PERI_PD_EN_V  0x00000001U
+#define PMU_LP_SLEEP_PD_LP_PERI_PD_EN_S  31
+
+/** PMU_LP_SLEEP_LP_CK_POWER_REG register
+ *  need_des
+ */
+#define PMU_LP_SLEEP_LP_CK_POWER_REG (DR_REG_PMU_BASE + 0xc4)
+/** PMU_LP_SLEEP_XPD_XTAL32K : R/W; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_SLEEP_XPD_XTAL32K    (BIT(28))
+#define PMU_LP_SLEEP_XPD_XTAL32K_M  (PMU_LP_SLEEP_XPD_XTAL32K_V << PMU_LP_SLEEP_XPD_XTAL32K_S)
+#define PMU_LP_SLEEP_XPD_XTAL32K_V  0x00000001U
+#define PMU_LP_SLEEP_XPD_XTAL32K_S  28
+/** PMU_LP_SLEEP_XPD_RC32K : R/W; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_SLEEP_XPD_RC32K    (BIT(29))
+#define PMU_LP_SLEEP_XPD_RC32K_M  (PMU_LP_SLEEP_XPD_RC32K_V << PMU_LP_SLEEP_XPD_RC32K_S)
+#define PMU_LP_SLEEP_XPD_RC32K_V  0x00000001U
+#define PMU_LP_SLEEP_XPD_RC32K_S  29
+/** PMU_LP_SLEEP_XPD_FOSC_CLK : R/W; bitpos: [30]; default: 1;
+ *  need_des
+ */
+#define PMU_LP_SLEEP_XPD_FOSC_CLK    (BIT(30))
+#define PMU_LP_SLEEP_XPD_FOSC_CLK_M  (PMU_LP_SLEEP_XPD_FOSC_CLK_V << PMU_LP_SLEEP_XPD_FOSC_CLK_S)
+#define PMU_LP_SLEEP_XPD_FOSC_CLK_V  0x00000001U
+#define PMU_LP_SLEEP_XPD_FOSC_CLK_S  30
+/** PMU_LP_SLEEP_PD_OSC_CLK : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_SLEEP_PD_OSC_CLK    (BIT(31))
+#define PMU_LP_SLEEP_PD_OSC_CLK_M  (PMU_LP_SLEEP_PD_OSC_CLK_V << PMU_LP_SLEEP_PD_OSC_CLK_S)
+#define PMU_LP_SLEEP_PD_OSC_CLK_V  0x00000001U
+#define PMU_LP_SLEEP_PD_OSC_CLK_S  31
+
+/** PMU_LP_SLEEP_BIAS_REG register
+ *  need_des
+ */
+#define PMU_LP_SLEEP_BIAS_REG (DR_REG_PMU_BASE + 0xc8)
+/** PMU_LP_SLEEP_XPD_BIAS : R/W; bitpos: [25]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_SLEEP_XPD_BIAS    (BIT(25))
+#define PMU_LP_SLEEP_XPD_BIAS_M  (PMU_LP_SLEEP_XPD_BIAS_V << PMU_LP_SLEEP_XPD_BIAS_S)
+#define PMU_LP_SLEEP_XPD_BIAS_V  0x00000001U
+#define PMU_LP_SLEEP_XPD_BIAS_S  25
+/** PMU_LP_SLEEP_DBG_ATTEN : R/W; bitpos: [29:26]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_SLEEP_DBG_ATTEN    0x0000000FU
+#define PMU_LP_SLEEP_DBG_ATTEN_M  (PMU_LP_SLEEP_DBG_ATTEN_V << PMU_LP_SLEEP_DBG_ATTEN_S)
+#define PMU_LP_SLEEP_DBG_ATTEN_V  0x0000000FU
+#define PMU_LP_SLEEP_DBG_ATTEN_S  26
+/** PMU_LP_SLEEP_PD_CUR : R/W; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_SLEEP_PD_CUR    (BIT(30))
+#define PMU_LP_SLEEP_PD_CUR_M  (PMU_LP_SLEEP_PD_CUR_V << PMU_LP_SLEEP_PD_CUR_S)
+#define PMU_LP_SLEEP_PD_CUR_V  0x00000001U
+#define PMU_LP_SLEEP_PD_CUR_S  30
+/** PMU_LP_SLEEP_BIAS_SLEEP : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_SLEEP_BIAS_SLEEP    (BIT(31))
+#define PMU_LP_SLEEP_BIAS_SLEEP_M  (PMU_LP_SLEEP_BIAS_SLEEP_V << PMU_LP_SLEEP_BIAS_SLEEP_S)
+#define PMU_LP_SLEEP_BIAS_SLEEP_V  0x00000001U
+#define PMU_LP_SLEEP_BIAS_SLEEP_S  31
+
+/** PMU_IMM_HP_CK_POWER_REG register
+ *  need_des
+ */
+#define PMU_IMM_HP_CK_POWER_REG (DR_REG_PMU_BASE + 0xcc)
+/** PMU_TIE_LOW_GLOBAL_BBPLL_ICG : WT; bitpos: [0]; default: 0;
+ *  need_des
+ */
+#define PMU_TIE_LOW_GLOBAL_BBPLL_ICG    (BIT(0))
+#define PMU_TIE_LOW_GLOBAL_BBPLL_ICG_M  (PMU_TIE_LOW_GLOBAL_BBPLL_ICG_V << PMU_TIE_LOW_GLOBAL_BBPLL_ICG_S)
+#define PMU_TIE_LOW_GLOBAL_BBPLL_ICG_V  0x00000001U
+#define PMU_TIE_LOW_GLOBAL_BBPLL_ICG_S  0
+/** PMU_TIE_LOW_GLOBAL_XTAL_ICG : WT; bitpos: [1]; default: 0;
+ *  need_des
+ */
+#define PMU_TIE_LOW_GLOBAL_XTAL_ICG    (BIT(1))
+#define PMU_TIE_LOW_GLOBAL_XTAL_ICG_M  (PMU_TIE_LOW_GLOBAL_XTAL_ICG_V << PMU_TIE_LOW_GLOBAL_XTAL_ICG_S)
+#define PMU_TIE_LOW_GLOBAL_XTAL_ICG_V  0x00000001U
+#define PMU_TIE_LOW_GLOBAL_XTAL_ICG_S  1
+/** PMU_TIE_LOW_I2C_RETENTION : WT; bitpos: [2]; default: 0;
+ *  need_des
+ */
+#define PMU_TIE_LOW_I2C_RETENTION    (BIT(2))
+#define PMU_TIE_LOW_I2C_RETENTION_M  (PMU_TIE_LOW_I2C_RETENTION_V << PMU_TIE_LOW_I2C_RETENTION_S)
+#define PMU_TIE_LOW_I2C_RETENTION_V  0x00000001U
+#define PMU_TIE_LOW_I2C_RETENTION_S  2
+/** PMU_TIE_LOW_XPD_BB_I2C : WT; bitpos: [3]; default: 0;
+ *  need_des
+ */
+#define PMU_TIE_LOW_XPD_BB_I2C    (BIT(3))
+#define PMU_TIE_LOW_XPD_BB_I2C_M  (PMU_TIE_LOW_XPD_BB_I2C_V << PMU_TIE_LOW_XPD_BB_I2C_S)
+#define PMU_TIE_LOW_XPD_BB_I2C_V  0x00000001U
+#define PMU_TIE_LOW_XPD_BB_I2C_S  3
+/** PMU_TIE_LOW_XPD_BBPLL_I2C : WT; bitpos: [4]; default: 0;
+ *  need_des
+ */
+#define PMU_TIE_LOW_XPD_BBPLL_I2C    (BIT(4))
+#define PMU_TIE_LOW_XPD_BBPLL_I2C_M  (PMU_TIE_LOW_XPD_BBPLL_I2C_V << PMU_TIE_LOW_XPD_BBPLL_I2C_S)
+#define PMU_TIE_LOW_XPD_BBPLL_I2C_V  0x00000001U
+#define PMU_TIE_LOW_XPD_BBPLL_I2C_S  4
+/** PMU_TIE_LOW_XPD_BBPLL : WT; bitpos: [5]; default: 0;
+ *  need_des
+ */
+#define PMU_TIE_LOW_XPD_BBPLL    (BIT(5))
+#define PMU_TIE_LOW_XPD_BBPLL_M  (PMU_TIE_LOW_XPD_BBPLL_V << PMU_TIE_LOW_XPD_BBPLL_S)
+#define PMU_TIE_LOW_XPD_BBPLL_V  0x00000001U
+#define PMU_TIE_LOW_XPD_BBPLL_S  5
+/** PMU_TIE_LOW_XPD_XTAL : WT; bitpos: [6]; default: 0;
+ *  need_des
+ */
+#define PMU_TIE_LOW_XPD_XTAL    (BIT(6))
+#define PMU_TIE_LOW_XPD_XTAL_M  (PMU_TIE_LOW_XPD_XTAL_V << PMU_TIE_LOW_XPD_XTAL_S)
+#define PMU_TIE_LOW_XPD_XTAL_V  0x00000001U
+#define PMU_TIE_LOW_XPD_XTAL_S  6
+/** PMU_TIE_HIGH_GLOBAL_BBPLL_ICG : WT; bitpos: [25]; default: 0;
+ *  need_des
+ */
+#define PMU_TIE_HIGH_GLOBAL_BBPLL_ICG    (BIT(25))
+#define PMU_TIE_HIGH_GLOBAL_BBPLL_ICG_M  (PMU_TIE_HIGH_GLOBAL_BBPLL_ICG_V << PMU_TIE_HIGH_GLOBAL_BBPLL_ICG_S)
+#define PMU_TIE_HIGH_GLOBAL_BBPLL_ICG_V  0x00000001U
+#define PMU_TIE_HIGH_GLOBAL_BBPLL_ICG_S  25
+/** PMU_TIE_HIGH_GLOBAL_XTAL_ICG : WT; bitpos: [26]; default: 0;
+ *  need_des
+ */
+#define PMU_TIE_HIGH_GLOBAL_XTAL_ICG    (BIT(26))
+#define PMU_TIE_HIGH_GLOBAL_XTAL_ICG_M  (PMU_TIE_HIGH_GLOBAL_XTAL_ICG_V << PMU_TIE_HIGH_GLOBAL_XTAL_ICG_S)
+#define PMU_TIE_HIGH_GLOBAL_XTAL_ICG_V  0x00000001U
+#define PMU_TIE_HIGH_GLOBAL_XTAL_ICG_S  26
+/** PMU_TIE_HIGH_I2C_RETENTION : WT; bitpos: [27]; default: 0;
+ *  need_des
+ */
+#define PMU_TIE_HIGH_I2C_RETENTION    (BIT(27))
+#define PMU_TIE_HIGH_I2C_RETENTION_M  (PMU_TIE_HIGH_I2C_RETENTION_V << PMU_TIE_HIGH_I2C_RETENTION_S)
+#define PMU_TIE_HIGH_I2C_RETENTION_V  0x00000001U
+#define PMU_TIE_HIGH_I2C_RETENTION_S  27
+/** PMU_TIE_HIGH_XPD_BB_I2C : WT; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define PMU_TIE_HIGH_XPD_BB_I2C    (BIT(28))
+#define PMU_TIE_HIGH_XPD_BB_I2C_M  (PMU_TIE_HIGH_XPD_BB_I2C_V << PMU_TIE_HIGH_XPD_BB_I2C_S)
+#define PMU_TIE_HIGH_XPD_BB_I2C_V  0x00000001U
+#define PMU_TIE_HIGH_XPD_BB_I2C_S  28
+/** PMU_TIE_HIGH_XPD_BBPLL_I2C : WT; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define PMU_TIE_HIGH_XPD_BBPLL_I2C    (BIT(29))
+#define PMU_TIE_HIGH_XPD_BBPLL_I2C_M  (PMU_TIE_HIGH_XPD_BBPLL_I2C_V << PMU_TIE_HIGH_XPD_BBPLL_I2C_S)
+#define PMU_TIE_HIGH_XPD_BBPLL_I2C_V  0x00000001U
+#define PMU_TIE_HIGH_XPD_BBPLL_I2C_S  29
+/** PMU_TIE_HIGH_XPD_BBPLL : WT; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_TIE_HIGH_XPD_BBPLL    (BIT(30))
+#define PMU_TIE_HIGH_XPD_BBPLL_M  (PMU_TIE_HIGH_XPD_BBPLL_V << PMU_TIE_HIGH_XPD_BBPLL_S)
+#define PMU_TIE_HIGH_XPD_BBPLL_V  0x00000001U
+#define PMU_TIE_HIGH_XPD_BBPLL_S  30
+/** PMU_TIE_HIGH_XPD_XTAL : WT; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_TIE_HIGH_XPD_XTAL    (BIT(31))
+#define PMU_TIE_HIGH_XPD_XTAL_M  (PMU_TIE_HIGH_XPD_XTAL_V << PMU_TIE_HIGH_XPD_XTAL_S)
+#define PMU_TIE_HIGH_XPD_XTAL_V  0x00000001U
+#define PMU_TIE_HIGH_XPD_XTAL_S  31
+
+/** PMU_IMM_SLEEP_SYSCLK_REG register
+ *  need_des
+ */
+#define PMU_IMM_SLEEP_SYSCLK_REG (DR_REG_PMU_BASE + 0xd0)
+/** PMU_UPDATE_DIG_ICG_SWITCH : WT; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define PMU_UPDATE_DIG_ICG_SWITCH    (BIT(28))
+#define PMU_UPDATE_DIG_ICG_SWITCH_M  (PMU_UPDATE_DIG_ICG_SWITCH_V << PMU_UPDATE_DIG_ICG_SWITCH_S)
+#define PMU_UPDATE_DIG_ICG_SWITCH_V  0x00000001U
+#define PMU_UPDATE_DIG_ICG_SWITCH_S  28
+/** PMU_TIE_LOW_ICG_SLP_SEL : WT; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define PMU_TIE_LOW_ICG_SLP_SEL    (BIT(29))
+#define PMU_TIE_LOW_ICG_SLP_SEL_M  (PMU_TIE_LOW_ICG_SLP_SEL_V << PMU_TIE_LOW_ICG_SLP_SEL_S)
+#define PMU_TIE_LOW_ICG_SLP_SEL_V  0x00000001U
+#define PMU_TIE_LOW_ICG_SLP_SEL_S  29
+/** PMU_TIE_HIGH_ICG_SLP_SEL : WT; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_TIE_HIGH_ICG_SLP_SEL    (BIT(30))
+#define PMU_TIE_HIGH_ICG_SLP_SEL_M  (PMU_TIE_HIGH_ICG_SLP_SEL_V << PMU_TIE_HIGH_ICG_SLP_SEL_S)
+#define PMU_TIE_HIGH_ICG_SLP_SEL_V  0x00000001U
+#define PMU_TIE_HIGH_ICG_SLP_SEL_S  30
+/** PMU_UPDATE_DIG_SYS_CLK_SEL : WT; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_UPDATE_DIG_SYS_CLK_SEL    (BIT(31))
+#define PMU_UPDATE_DIG_SYS_CLK_SEL_M  (PMU_UPDATE_DIG_SYS_CLK_SEL_V << PMU_UPDATE_DIG_SYS_CLK_SEL_S)
+#define PMU_UPDATE_DIG_SYS_CLK_SEL_V  0x00000001U
+#define PMU_UPDATE_DIG_SYS_CLK_SEL_S  31
+
+/** PMU_IMM_HP_FUNC_ICG_REG register
+ *  need_des
+ */
+#define PMU_IMM_HP_FUNC_ICG_REG (DR_REG_PMU_BASE + 0xd4)
+/** PMU_UPDATE_DIG_ICG_FUNC_EN : WT; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_UPDATE_DIG_ICG_FUNC_EN    (BIT(31))
+#define PMU_UPDATE_DIG_ICG_FUNC_EN_M  (PMU_UPDATE_DIG_ICG_FUNC_EN_V << PMU_UPDATE_DIG_ICG_FUNC_EN_S)
+#define PMU_UPDATE_DIG_ICG_FUNC_EN_V  0x00000001U
+#define PMU_UPDATE_DIG_ICG_FUNC_EN_S  31
+
+/** PMU_IMM_HP_APB_ICG_REG register
+ *  need_des
+ */
+#define PMU_IMM_HP_APB_ICG_REG (DR_REG_PMU_BASE + 0xd8)
+/** PMU_UPDATE_DIG_ICG_APB_EN : WT; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_UPDATE_DIG_ICG_APB_EN    (BIT(31))
+#define PMU_UPDATE_DIG_ICG_APB_EN_M  (PMU_UPDATE_DIG_ICG_APB_EN_V << PMU_UPDATE_DIG_ICG_APB_EN_S)
+#define PMU_UPDATE_DIG_ICG_APB_EN_V  0x00000001U
+#define PMU_UPDATE_DIG_ICG_APB_EN_S  31
+
+/** PMU_IMM_MODEM_ICG_REG register
+ *  need_des
+ */
+#define PMU_IMM_MODEM_ICG_REG (DR_REG_PMU_BASE + 0xdc)
+/** PMU_UPDATE_DIG_ICG_MODEM_EN : WT; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_UPDATE_DIG_ICG_MODEM_EN    (BIT(31))
+#define PMU_UPDATE_DIG_ICG_MODEM_EN_M  (PMU_UPDATE_DIG_ICG_MODEM_EN_V << PMU_UPDATE_DIG_ICG_MODEM_EN_S)
+#define PMU_UPDATE_DIG_ICG_MODEM_EN_V  0x00000001U
+#define PMU_UPDATE_DIG_ICG_MODEM_EN_S  31
+
+/** PMU_IMM_LP_ICG_REG register
+ *  need_des
+ */
+#define PMU_IMM_LP_ICG_REG (DR_REG_PMU_BASE + 0xe0)
+/** PMU_TIE_LOW_LP_ROOTCLK_SEL : WT; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_TIE_LOW_LP_ROOTCLK_SEL    (BIT(30))
+#define PMU_TIE_LOW_LP_ROOTCLK_SEL_M  (PMU_TIE_LOW_LP_ROOTCLK_SEL_V << PMU_TIE_LOW_LP_ROOTCLK_SEL_S)
+#define PMU_TIE_LOW_LP_ROOTCLK_SEL_V  0x00000001U
+#define PMU_TIE_LOW_LP_ROOTCLK_SEL_S  30
+/** PMU_TIE_HIGH_LP_ROOTCLK_SEL : WT; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_TIE_HIGH_LP_ROOTCLK_SEL    (BIT(31))
+#define PMU_TIE_HIGH_LP_ROOTCLK_SEL_M  (PMU_TIE_HIGH_LP_ROOTCLK_SEL_V << PMU_TIE_HIGH_LP_ROOTCLK_SEL_S)
+#define PMU_TIE_HIGH_LP_ROOTCLK_SEL_V  0x00000001U
+#define PMU_TIE_HIGH_LP_ROOTCLK_SEL_S  31
+
+/** PMU_IMM_PAD_HOLD_ALL_REG register
+ *  need_des
+ */
+#define PMU_IMM_PAD_HOLD_ALL_REG (DR_REG_PMU_BASE + 0xe4)
+/** PMU_TIE_HIGH_LP_PAD_HOLD_ALL : WT; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define PMU_TIE_HIGH_LP_PAD_HOLD_ALL    (BIT(28))
+#define PMU_TIE_HIGH_LP_PAD_HOLD_ALL_M  (PMU_TIE_HIGH_LP_PAD_HOLD_ALL_V << PMU_TIE_HIGH_LP_PAD_HOLD_ALL_S)
+#define PMU_TIE_HIGH_LP_PAD_HOLD_ALL_V  0x00000001U
+#define PMU_TIE_HIGH_LP_PAD_HOLD_ALL_S  28
+/** PMU_TIE_LOW_LP_PAD_HOLD_ALL : WT; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define PMU_TIE_LOW_LP_PAD_HOLD_ALL    (BIT(29))
+#define PMU_TIE_LOW_LP_PAD_HOLD_ALL_M  (PMU_TIE_LOW_LP_PAD_HOLD_ALL_V << PMU_TIE_LOW_LP_PAD_HOLD_ALL_S)
+#define PMU_TIE_LOW_LP_PAD_HOLD_ALL_V  0x00000001U
+#define PMU_TIE_LOW_LP_PAD_HOLD_ALL_S  29
+/** PMU_TIE_HIGH_HP_PAD_HOLD_ALL : WT; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_TIE_HIGH_HP_PAD_HOLD_ALL    (BIT(30))
+#define PMU_TIE_HIGH_HP_PAD_HOLD_ALL_M  (PMU_TIE_HIGH_HP_PAD_HOLD_ALL_V << PMU_TIE_HIGH_HP_PAD_HOLD_ALL_S)
+#define PMU_TIE_HIGH_HP_PAD_HOLD_ALL_V  0x00000001U
+#define PMU_TIE_HIGH_HP_PAD_HOLD_ALL_S  30
+/** PMU_TIE_LOW_HP_PAD_HOLD_ALL : WT; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_TIE_LOW_HP_PAD_HOLD_ALL    (BIT(31))
+#define PMU_TIE_LOW_HP_PAD_HOLD_ALL_M  (PMU_TIE_LOW_HP_PAD_HOLD_ALL_V << PMU_TIE_LOW_HP_PAD_HOLD_ALL_S)
+#define PMU_TIE_LOW_HP_PAD_HOLD_ALL_V  0x00000001U
+#define PMU_TIE_LOW_HP_PAD_HOLD_ALL_S  31
+
+/** PMU_IMM_I2C_ISO_REG register
+ *  need_des
+ */
+#define PMU_IMM_I2C_ISO_REG (DR_REG_PMU_BASE + 0xe8)
+/** PMU_TIE_HIGH_I2C_ISO_EN : WT; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_TIE_HIGH_I2C_ISO_EN    (BIT(30))
+#define PMU_TIE_HIGH_I2C_ISO_EN_M  (PMU_TIE_HIGH_I2C_ISO_EN_V << PMU_TIE_HIGH_I2C_ISO_EN_S)
+#define PMU_TIE_HIGH_I2C_ISO_EN_V  0x00000001U
+#define PMU_TIE_HIGH_I2C_ISO_EN_S  30
+/** PMU_TIE_LOW_I2C_ISO_EN : WT; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_TIE_LOW_I2C_ISO_EN    (BIT(31))
+#define PMU_TIE_LOW_I2C_ISO_EN_M  (PMU_TIE_LOW_I2C_ISO_EN_V << PMU_TIE_LOW_I2C_ISO_EN_S)
+#define PMU_TIE_LOW_I2C_ISO_EN_V  0x00000001U
+#define PMU_TIE_LOW_I2C_ISO_EN_S  31
+
+/** PMU_POWER_WAIT_TIMER0_REG register
+ *  need_des
+ */
+#define PMU_POWER_WAIT_TIMER0_REG (DR_REG_PMU_BASE + 0xec)
+/** PMU_DG_HP_POWERDOWN_TIMER : R/W; bitpos: [13:5]; default: 255;
+ *  need_des
+ */
+#define PMU_DG_HP_POWERDOWN_TIMER    0x000001FFU
+#define PMU_DG_HP_POWERDOWN_TIMER_M  (PMU_DG_HP_POWERDOWN_TIMER_V << PMU_DG_HP_POWERDOWN_TIMER_S)
+#define PMU_DG_HP_POWERDOWN_TIMER_V  0x000001FFU
+#define PMU_DG_HP_POWERDOWN_TIMER_S  5
+/** PMU_DG_HP_POWERUP_TIMER : R/W; bitpos: [22:14]; default: 255;
+ *  need_des
+ */
+#define PMU_DG_HP_POWERUP_TIMER    0x000001FFU
+#define PMU_DG_HP_POWERUP_TIMER_M  (PMU_DG_HP_POWERUP_TIMER_V << PMU_DG_HP_POWERUP_TIMER_S)
+#define PMU_DG_HP_POWERUP_TIMER_V  0x000001FFU
+#define PMU_DG_HP_POWERUP_TIMER_S  14
+/** PMU_DG_HP_WAIT_TIMER : R/W; bitpos: [31:23]; default: 255;
+ *  need_des
+ */
+#define PMU_DG_HP_WAIT_TIMER    0x000001FFU
+#define PMU_DG_HP_WAIT_TIMER_M  (PMU_DG_HP_WAIT_TIMER_V << PMU_DG_HP_WAIT_TIMER_S)
+#define PMU_DG_HP_WAIT_TIMER_V  0x000001FFU
+#define PMU_DG_HP_WAIT_TIMER_S  23
+
+/** PMU_POWER_WAIT_TIMER1_REG register
+ *  need_des
+ */
+#define PMU_POWER_WAIT_TIMER1_REG (DR_REG_PMU_BASE + 0xf0)
+/** PMU_DG_LP_POWERDOWN_TIMER : R/W; bitpos: [15:9]; default: 255;
+ *  need_des
+ */
+#define PMU_DG_LP_POWERDOWN_TIMER    0x0000007FU
+#define PMU_DG_LP_POWERDOWN_TIMER_M  (PMU_DG_LP_POWERDOWN_TIMER_V << PMU_DG_LP_POWERDOWN_TIMER_S)
+#define PMU_DG_LP_POWERDOWN_TIMER_V  0x0000007FU
+#define PMU_DG_LP_POWERDOWN_TIMER_S  9
+/** PMU_DG_LP_POWERUP_TIMER : R/W; bitpos: [22:16]; default: 255;
+ *  need_des
+ */
+#define PMU_DG_LP_POWERUP_TIMER    0x0000007FU
+#define PMU_DG_LP_POWERUP_TIMER_M  (PMU_DG_LP_POWERUP_TIMER_V << PMU_DG_LP_POWERUP_TIMER_S)
+#define PMU_DG_LP_POWERUP_TIMER_V  0x0000007FU
+#define PMU_DG_LP_POWERUP_TIMER_S  16
+/** PMU_DG_LP_WAIT_TIMER : R/W; bitpos: [31:23]; default: 255;
+ *  need_des
+ */
+#define PMU_DG_LP_WAIT_TIMER    0x000001FFU
+#define PMU_DG_LP_WAIT_TIMER_M  (PMU_DG_LP_WAIT_TIMER_V << PMU_DG_LP_WAIT_TIMER_S)
+#define PMU_DG_LP_WAIT_TIMER_V  0x000001FFU
+#define PMU_DG_LP_WAIT_TIMER_S  23
+
+/** PMU_POWER_PD_TOP_CNTL_REG register
+ *  need_des
+ */
+#define PMU_POWER_PD_TOP_CNTL_REG (DR_REG_PMU_BASE + 0xf4)
+/** PMU_FORCE_TOP_RESET : R/W; bitpos: [0]; default: 0;
+ *  need_des
+ */
+#define PMU_FORCE_TOP_RESET    (BIT(0))
+#define PMU_FORCE_TOP_RESET_M  (PMU_FORCE_TOP_RESET_V << PMU_FORCE_TOP_RESET_S)
+#define PMU_FORCE_TOP_RESET_V  0x00000001U
+#define PMU_FORCE_TOP_RESET_S  0
+/** PMU_FORCE_TOP_ISO : R/W; bitpos: [1]; default: 0;
+ *  need_des
+ */
+#define PMU_FORCE_TOP_ISO    (BIT(1))
+#define PMU_FORCE_TOP_ISO_M  (PMU_FORCE_TOP_ISO_V << PMU_FORCE_TOP_ISO_S)
+#define PMU_FORCE_TOP_ISO_V  0x00000001U
+#define PMU_FORCE_TOP_ISO_S  1
+/** PMU_FORCE_TOP_PU : R/W; bitpos: [2]; default: 1;
+ *  need_des
+ */
+#define PMU_FORCE_TOP_PU    (BIT(2))
+#define PMU_FORCE_TOP_PU_M  (PMU_FORCE_TOP_PU_V << PMU_FORCE_TOP_PU_S)
+#define PMU_FORCE_TOP_PU_V  0x00000001U
+#define PMU_FORCE_TOP_PU_S  2
+/** PMU_FORCE_TOP_NO_RESET : R/W; bitpos: [3]; default: 1;
+ *  need_des
+ */
+#define PMU_FORCE_TOP_NO_RESET    (BIT(3))
+#define PMU_FORCE_TOP_NO_RESET_M  (PMU_FORCE_TOP_NO_RESET_V << PMU_FORCE_TOP_NO_RESET_S)
+#define PMU_FORCE_TOP_NO_RESET_V  0x00000001U
+#define PMU_FORCE_TOP_NO_RESET_S  3
+/** PMU_FORCE_TOP_NO_ISO : R/W; bitpos: [4]; default: 1;
+ *  need_des
+ */
+#define PMU_FORCE_TOP_NO_ISO    (BIT(4))
+#define PMU_FORCE_TOP_NO_ISO_M  (PMU_FORCE_TOP_NO_ISO_V << PMU_FORCE_TOP_NO_ISO_S)
+#define PMU_FORCE_TOP_NO_ISO_V  0x00000001U
+#define PMU_FORCE_TOP_NO_ISO_S  4
+/** PMU_FORCE_TOP_PD : R/W; bitpos: [5]; default: 0;
+ *  need_des
+ */
+#define PMU_FORCE_TOP_PD    (BIT(5))
+#define PMU_FORCE_TOP_PD_M  (PMU_FORCE_TOP_PD_V << PMU_FORCE_TOP_PD_S)
+#define PMU_FORCE_TOP_PD_V  0x00000001U
+#define PMU_FORCE_TOP_PD_S  5
+/** PMU_PD_TOP_MASK : R/W; bitpos: [10:6]; default: 0;
+ *  need_des
+ */
+#define PMU_PD_TOP_MASK    0x0000001FU
+#define PMU_PD_TOP_MASK_M  (PMU_PD_TOP_MASK_V << PMU_PD_TOP_MASK_S)
+#define PMU_PD_TOP_MASK_V  0x0000001FU
+#define PMU_PD_TOP_MASK_S  6
+/** PMU_PD_TOP_PD_MASK : R/W; bitpos: [31:27]; default: 0;
+ *  need_des
+ */
+#define PMU_PD_TOP_PD_MASK    0x0000001FU
+#define PMU_PD_TOP_PD_MASK_M  (PMU_PD_TOP_PD_MASK_V << PMU_PD_TOP_PD_MASK_S)
+#define PMU_PD_TOP_PD_MASK_V  0x0000001FU
+#define PMU_PD_TOP_PD_MASK_S  27
+
+/** PMU_POWER_PD_HPAON_CNTL_REG register
+ *  need_des
+ */
+#define PMU_POWER_PD_HPAON_CNTL_REG (DR_REG_PMU_BASE + 0xf8)
+/** PMU_FORCE_HP_AON_RESET : R/W; bitpos: [0]; default: 0;
+ *  need_des
+ */
+#define PMU_FORCE_HP_AON_RESET    (BIT(0))
+#define PMU_FORCE_HP_AON_RESET_M  (PMU_FORCE_HP_AON_RESET_V << PMU_FORCE_HP_AON_RESET_S)
+#define PMU_FORCE_HP_AON_RESET_V  0x00000001U
+#define PMU_FORCE_HP_AON_RESET_S  0
+/** PMU_FORCE_HP_AON_ISO : R/W; bitpos: [1]; default: 0;
+ *  need_des
+ */
+#define PMU_FORCE_HP_AON_ISO    (BIT(1))
+#define PMU_FORCE_HP_AON_ISO_M  (PMU_FORCE_HP_AON_ISO_V << PMU_FORCE_HP_AON_ISO_S)
+#define PMU_FORCE_HP_AON_ISO_V  0x00000001U
+#define PMU_FORCE_HP_AON_ISO_S  1
+/** PMU_FORCE_HP_AON_PU : R/W; bitpos: [2]; default: 1;
+ *  need_des
+ */
+#define PMU_FORCE_HP_AON_PU    (BIT(2))
+#define PMU_FORCE_HP_AON_PU_M  (PMU_FORCE_HP_AON_PU_V << PMU_FORCE_HP_AON_PU_S)
+#define PMU_FORCE_HP_AON_PU_V  0x00000001U
+#define PMU_FORCE_HP_AON_PU_S  2
+/** PMU_FORCE_HP_AON_NO_RESET : R/W; bitpos: [3]; default: 1;
+ *  need_des
+ */
+#define PMU_FORCE_HP_AON_NO_RESET    (BIT(3))
+#define PMU_FORCE_HP_AON_NO_RESET_M  (PMU_FORCE_HP_AON_NO_RESET_V << PMU_FORCE_HP_AON_NO_RESET_S)
+#define PMU_FORCE_HP_AON_NO_RESET_V  0x00000001U
+#define PMU_FORCE_HP_AON_NO_RESET_S  3
+/** PMU_FORCE_HP_AON_NO_ISO : R/W; bitpos: [4]; default: 1;
+ *  need_des
+ */
+#define PMU_FORCE_HP_AON_NO_ISO    (BIT(4))
+#define PMU_FORCE_HP_AON_NO_ISO_M  (PMU_FORCE_HP_AON_NO_ISO_V << PMU_FORCE_HP_AON_NO_ISO_S)
+#define PMU_FORCE_HP_AON_NO_ISO_V  0x00000001U
+#define PMU_FORCE_HP_AON_NO_ISO_S  4
+/** PMU_FORCE_HP_AON_PD : R/W; bitpos: [5]; default: 0;
+ *  need_des
+ */
+#define PMU_FORCE_HP_AON_PD    (BIT(5))
+#define PMU_FORCE_HP_AON_PD_M  (PMU_FORCE_HP_AON_PD_V << PMU_FORCE_HP_AON_PD_S)
+#define PMU_FORCE_HP_AON_PD_V  0x00000001U
+#define PMU_FORCE_HP_AON_PD_S  5
+/** PMU_PD_HP_AON_MASK : R/W; bitpos: [10:6]; default: 0;
+ *  need_des
+ */
+#define PMU_PD_HP_AON_MASK    0x0000001FU
+#define PMU_PD_HP_AON_MASK_M  (PMU_PD_HP_AON_MASK_V << PMU_PD_HP_AON_MASK_S)
+#define PMU_PD_HP_AON_MASK_V  0x0000001FU
+#define PMU_PD_HP_AON_MASK_S  6
+/** PMU_PD_HP_AON_PD_MASK : R/W; bitpos: [31:27]; default: 0;
+ *  need_des
+ */
+#define PMU_PD_HP_AON_PD_MASK    0x0000001FU
+#define PMU_PD_HP_AON_PD_MASK_M  (PMU_PD_HP_AON_PD_MASK_V << PMU_PD_HP_AON_PD_MASK_S)
+#define PMU_PD_HP_AON_PD_MASK_V  0x0000001FU
+#define PMU_PD_HP_AON_PD_MASK_S  27
+
+/** PMU_POWER_PD_HPCPU_CNTL_REG register
+ *  need_des
+ */
+#define PMU_POWER_PD_HPCPU_CNTL_REG (DR_REG_PMU_BASE + 0xfc)
+/** PMU_FORCE_HP_CPU_RESET : R/W; bitpos: [0]; default: 0;
+ *  need_des
+ */
+#define PMU_FORCE_HP_CPU_RESET    (BIT(0))
+#define PMU_FORCE_HP_CPU_RESET_M  (PMU_FORCE_HP_CPU_RESET_V << PMU_FORCE_HP_CPU_RESET_S)
+#define PMU_FORCE_HP_CPU_RESET_V  0x00000001U
+#define PMU_FORCE_HP_CPU_RESET_S  0
+/** PMU_FORCE_HP_CPU_ISO : R/W; bitpos: [1]; default: 0;
+ *  need_des
+ */
+#define PMU_FORCE_HP_CPU_ISO    (BIT(1))
+#define PMU_FORCE_HP_CPU_ISO_M  (PMU_FORCE_HP_CPU_ISO_V << PMU_FORCE_HP_CPU_ISO_S)
+#define PMU_FORCE_HP_CPU_ISO_V  0x00000001U
+#define PMU_FORCE_HP_CPU_ISO_S  1
+/** PMU_FORCE_HP_CPU_PU : R/W; bitpos: [2]; default: 1;
+ *  need_des
+ */
+#define PMU_FORCE_HP_CPU_PU    (BIT(2))
+#define PMU_FORCE_HP_CPU_PU_M  (PMU_FORCE_HP_CPU_PU_V << PMU_FORCE_HP_CPU_PU_S)
+#define PMU_FORCE_HP_CPU_PU_V  0x00000001U
+#define PMU_FORCE_HP_CPU_PU_S  2
+/** PMU_FORCE_HP_CPU_NO_RESET : R/W; bitpos: [3]; default: 1;
+ *  need_des
+ */
+#define PMU_FORCE_HP_CPU_NO_RESET    (BIT(3))
+#define PMU_FORCE_HP_CPU_NO_RESET_M  (PMU_FORCE_HP_CPU_NO_RESET_V << PMU_FORCE_HP_CPU_NO_RESET_S)
+#define PMU_FORCE_HP_CPU_NO_RESET_V  0x00000001U
+#define PMU_FORCE_HP_CPU_NO_RESET_S  3
+/** PMU_FORCE_HP_CPU_NO_ISO : R/W; bitpos: [4]; default: 1;
+ *  need_des
+ */
+#define PMU_FORCE_HP_CPU_NO_ISO    (BIT(4))
+#define PMU_FORCE_HP_CPU_NO_ISO_M  (PMU_FORCE_HP_CPU_NO_ISO_V << PMU_FORCE_HP_CPU_NO_ISO_S)
+#define PMU_FORCE_HP_CPU_NO_ISO_V  0x00000001U
+#define PMU_FORCE_HP_CPU_NO_ISO_S  4
+/** PMU_FORCE_HP_CPU_PD : R/W; bitpos: [5]; default: 0;
+ *  need_des
+ */
+#define PMU_FORCE_HP_CPU_PD    (BIT(5))
+#define PMU_FORCE_HP_CPU_PD_M  (PMU_FORCE_HP_CPU_PD_V << PMU_FORCE_HP_CPU_PD_S)
+#define PMU_FORCE_HP_CPU_PD_V  0x00000001U
+#define PMU_FORCE_HP_CPU_PD_S  5
+/** PMU_PD_HP_CPU_MASK : R/W; bitpos: [10:6]; default: 0;
+ *  need_des
+ */
+#define PMU_PD_HP_CPU_MASK    0x0000001FU
+#define PMU_PD_HP_CPU_MASK_M  (PMU_PD_HP_CPU_MASK_V << PMU_PD_HP_CPU_MASK_S)
+#define PMU_PD_HP_CPU_MASK_V  0x0000001FU
+#define PMU_PD_HP_CPU_MASK_S  6
+/** PMU_PD_HP_CPU_PD_MASK : R/W; bitpos: [31:27]; default: 0;
+ *  need_des
+ */
+#define PMU_PD_HP_CPU_PD_MASK    0x0000001FU
+#define PMU_PD_HP_CPU_PD_MASK_M  (PMU_PD_HP_CPU_PD_MASK_V << PMU_PD_HP_CPU_PD_MASK_S)
+#define PMU_PD_HP_CPU_PD_MASK_V  0x0000001FU
+#define PMU_PD_HP_CPU_PD_MASK_S  27
+
+/** PMU_POWER_PD_HPPERI_RESERVE_REG register
+ *  need_des
+ */
+#define PMU_POWER_PD_HPPERI_RESERVE_REG (DR_REG_PMU_BASE + 0x100)
+/** PMU_HP_PERI_RESERVE : WT; bitpos: [31:0]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_PERI_RESERVE    0xFFFFFFFFU
+#define PMU_HP_PERI_RESERVE_M  (PMU_HP_PERI_RESERVE_V << PMU_HP_PERI_RESERVE_S)
+#define PMU_HP_PERI_RESERVE_V  0xFFFFFFFFU
+#define PMU_HP_PERI_RESERVE_S  0
+
+/** PMU_POWER_PD_HPWIFI_CNTL_REG register
+ *  need_des
+ */
+#define PMU_POWER_PD_HPWIFI_CNTL_REG (DR_REG_PMU_BASE + 0x104)
+/** PMU_FORCE_HP_WIFI_RESET : R/W; bitpos: [0]; default: 0;
+ *  need_des
+ */
+#define PMU_FORCE_HP_WIFI_RESET    (BIT(0))
+#define PMU_FORCE_HP_WIFI_RESET_M  (PMU_FORCE_HP_WIFI_RESET_V << PMU_FORCE_HP_WIFI_RESET_S)
+#define PMU_FORCE_HP_WIFI_RESET_V  0x00000001U
+#define PMU_FORCE_HP_WIFI_RESET_S  0
+/** PMU_FORCE_HP_WIFI_ISO : R/W; bitpos: [1]; default: 0;
+ *  need_des
+ */
+#define PMU_FORCE_HP_WIFI_ISO    (BIT(1))
+#define PMU_FORCE_HP_WIFI_ISO_M  (PMU_FORCE_HP_WIFI_ISO_V << PMU_FORCE_HP_WIFI_ISO_S)
+#define PMU_FORCE_HP_WIFI_ISO_V  0x00000001U
+#define PMU_FORCE_HP_WIFI_ISO_S  1
+/** PMU_FORCE_HP_WIFI_PU : R/W; bitpos: [2]; default: 1;
+ *  need_des
+ */
+#define PMU_FORCE_HP_WIFI_PU    (BIT(2))
+#define PMU_FORCE_HP_WIFI_PU_M  (PMU_FORCE_HP_WIFI_PU_V << PMU_FORCE_HP_WIFI_PU_S)
+#define PMU_FORCE_HP_WIFI_PU_V  0x00000001U
+#define PMU_FORCE_HP_WIFI_PU_S  2
+/** PMU_FORCE_HP_WIFI_NO_RESET : R/W; bitpos: [3]; default: 1;
+ *  need_des
+ */
+#define PMU_FORCE_HP_WIFI_NO_RESET    (BIT(3))
+#define PMU_FORCE_HP_WIFI_NO_RESET_M  (PMU_FORCE_HP_WIFI_NO_RESET_V << PMU_FORCE_HP_WIFI_NO_RESET_S)
+#define PMU_FORCE_HP_WIFI_NO_RESET_V  0x00000001U
+#define PMU_FORCE_HP_WIFI_NO_RESET_S  3
+/** PMU_FORCE_HP_WIFI_NO_ISO : R/W; bitpos: [4]; default: 1;
+ *  need_des
+ */
+#define PMU_FORCE_HP_WIFI_NO_ISO    (BIT(4))
+#define PMU_FORCE_HP_WIFI_NO_ISO_M  (PMU_FORCE_HP_WIFI_NO_ISO_V << PMU_FORCE_HP_WIFI_NO_ISO_S)
+#define PMU_FORCE_HP_WIFI_NO_ISO_V  0x00000001U
+#define PMU_FORCE_HP_WIFI_NO_ISO_S  4
+/** PMU_FORCE_HP_WIFI_PD : R/W; bitpos: [5]; default: 0;
+ *  need_des
+ */
+#define PMU_FORCE_HP_WIFI_PD    (BIT(5))
+#define PMU_FORCE_HP_WIFI_PD_M  (PMU_FORCE_HP_WIFI_PD_V << PMU_FORCE_HP_WIFI_PD_S)
+#define PMU_FORCE_HP_WIFI_PD_V  0x00000001U
+#define PMU_FORCE_HP_WIFI_PD_S  5
+/** PMU_PD_HP_WIFI_MASK : R/W; bitpos: [10:6]; default: 0;
+ *  need_des
+ */
+#define PMU_PD_HP_WIFI_MASK    0x0000001FU
+#define PMU_PD_HP_WIFI_MASK_M  (PMU_PD_HP_WIFI_MASK_V << PMU_PD_HP_WIFI_MASK_S)
+#define PMU_PD_HP_WIFI_MASK_V  0x0000001FU
+#define PMU_PD_HP_WIFI_MASK_S  6
+/** PMU_PD_HP_WIFI_PD_MASK : R/W; bitpos: [31:27]; default: 0;
+ *  need_des
+ */
+#define PMU_PD_HP_WIFI_PD_MASK    0x0000001FU
+#define PMU_PD_HP_WIFI_PD_MASK_M  (PMU_PD_HP_WIFI_PD_MASK_V << PMU_PD_HP_WIFI_PD_MASK_S)
+#define PMU_PD_HP_WIFI_PD_MASK_V  0x0000001FU
+#define PMU_PD_HP_WIFI_PD_MASK_S  27
+
+/** PMU_POWER_PD_LPPERI_CNTL_REG register
+ *  need_des
+ */
+#define PMU_POWER_PD_LPPERI_CNTL_REG (DR_REG_PMU_BASE + 0x108)
+/** PMU_FORCE_LP_PERI_RESET : R/W; bitpos: [0]; default: 0;
+ *  need_des
+ */
+#define PMU_FORCE_LP_PERI_RESET    (BIT(0))
+#define PMU_FORCE_LP_PERI_RESET_M  (PMU_FORCE_LP_PERI_RESET_V << PMU_FORCE_LP_PERI_RESET_S)
+#define PMU_FORCE_LP_PERI_RESET_V  0x00000001U
+#define PMU_FORCE_LP_PERI_RESET_S  0
+/** PMU_FORCE_LP_PERI_ISO : R/W; bitpos: [1]; default: 0;
+ *  need_des
+ */
+#define PMU_FORCE_LP_PERI_ISO    (BIT(1))
+#define PMU_FORCE_LP_PERI_ISO_M  (PMU_FORCE_LP_PERI_ISO_V << PMU_FORCE_LP_PERI_ISO_S)
+#define PMU_FORCE_LP_PERI_ISO_V  0x00000001U
+#define PMU_FORCE_LP_PERI_ISO_S  1
+/** PMU_FORCE_LP_PERI_PU : R/W; bitpos: [2]; default: 1;
+ *  need_des
+ */
+#define PMU_FORCE_LP_PERI_PU    (BIT(2))
+#define PMU_FORCE_LP_PERI_PU_M  (PMU_FORCE_LP_PERI_PU_V << PMU_FORCE_LP_PERI_PU_S)
+#define PMU_FORCE_LP_PERI_PU_V  0x00000001U
+#define PMU_FORCE_LP_PERI_PU_S  2
+/** PMU_FORCE_LP_PERI_NO_RESET : R/W; bitpos: [3]; default: 1;
+ *  need_des
+ */
+#define PMU_FORCE_LP_PERI_NO_RESET    (BIT(3))
+#define PMU_FORCE_LP_PERI_NO_RESET_M  (PMU_FORCE_LP_PERI_NO_RESET_V << PMU_FORCE_LP_PERI_NO_RESET_S)
+#define PMU_FORCE_LP_PERI_NO_RESET_V  0x00000001U
+#define PMU_FORCE_LP_PERI_NO_RESET_S  3
+/** PMU_FORCE_LP_PERI_NO_ISO : R/W; bitpos: [4]; default: 1;
+ *  need_des
+ */
+#define PMU_FORCE_LP_PERI_NO_ISO    (BIT(4))
+#define PMU_FORCE_LP_PERI_NO_ISO_M  (PMU_FORCE_LP_PERI_NO_ISO_V << PMU_FORCE_LP_PERI_NO_ISO_S)
+#define PMU_FORCE_LP_PERI_NO_ISO_V  0x00000001U
+#define PMU_FORCE_LP_PERI_NO_ISO_S  4
+/** PMU_FORCE_LP_PERI_PD : R/W; bitpos: [5]; default: 0;
+ *  need_des
+ */
+#define PMU_FORCE_LP_PERI_PD    (BIT(5))
+#define PMU_FORCE_LP_PERI_PD_M  (PMU_FORCE_LP_PERI_PD_V << PMU_FORCE_LP_PERI_PD_S)
+#define PMU_FORCE_LP_PERI_PD_V  0x00000001U
+#define PMU_FORCE_LP_PERI_PD_S  5
+
+/** PMU_POWER_PD_MEM_CNTL_REG register
+ *  need_des
+ */
+#define PMU_POWER_PD_MEM_CNTL_REG (DR_REG_PMU_BASE + 0x10c)
+/** PMU_FORCE_HP_MEM_ISO : R/W; bitpos: [3:0]; default: 0;
+ *  need_des
+ */
+#define PMU_FORCE_HP_MEM_ISO    0x0000000FU
+#define PMU_FORCE_HP_MEM_ISO_M  (PMU_FORCE_HP_MEM_ISO_V << PMU_FORCE_HP_MEM_ISO_S)
+#define PMU_FORCE_HP_MEM_ISO_V  0x0000000FU
+#define PMU_FORCE_HP_MEM_ISO_S  0
+/** PMU_FORCE_HP_MEM_PD : R/W; bitpos: [7:4]; default: 0;
+ *  need_des
+ */
+#define PMU_FORCE_HP_MEM_PD    0x0000000FU
+#define PMU_FORCE_HP_MEM_PD_M  (PMU_FORCE_HP_MEM_PD_V << PMU_FORCE_HP_MEM_PD_S)
+#define PMU_FORCE_HP_MEM_PD_V  0x0000000FU
+#define PMU_FORCE_HP_MEM_PD_S  4
+/** PMU_FORCE_HP_MEM_NO_ISO : R/W; bitpos: [27:24]; default: 15;
+ *  need_des
+ */
+#define PMU_FORCE_HP_MEM_NO_ISO    0x0000000FU
+#define PMU_FORCE_HP_MEM_NO_ISO_M  (PMU_FORCE_HP_MEM_NO_ISO_V << PMU_FORCE_HP_MEM_NO_ISO_S)
+#define PMU_FORCE_HP_MEM_NO_ISO_V  0x0000000FU
+#define PMU_FORCE_HP_MEM_NO_ISO_S  24
+/** PMU_FORCE_HP_MEM_PU : R/W; bitpos: [31:28]; default: 15;
+ *  need_des
+ */
+#define PMU_FORCE_HP_MEM_PU    0x0000000FU
+#define PMU_FORCE_HP_MEM_PU_M  (PMU_FORCE_HP_MEM_PU_V << PMU_FORCE_HP_MEM_PU_S)
+#define PMU_FORCE_HP_MEM_PU_V  0x0000000FU
+#define PMU_FORCE_HP_MEM_PU_S  28
+
+/** PMU_POWER_PD_MEM_MASK_REG register
+ *  need_des
+ */
+#define PMU_POWER_PD_MEM_MASK_REG (DR_REG_PMU_BASE + 0x110)
+/** PMU_PD_HP_MEM2_PD_MASK : R/W; bitpos: [4:0]; default: 0;
+ *  need_des
+ */
+#define PMU_PD_HP_MEM2_PD_MASK    0x0000001FU
+#define PMU_PD_HP_MEM2_PD_MASK_M  (PMU_PD_HP_MEM2_PD_MASK_V << PMU_PD_HP_MEM2_PD_MASK_S)
+#define PMU_PD_HP_MEM2_PD_MASK_V  0x0000001FU
+#define PMU_PD_HP_MEM2_PD_MASK_S  0
+/** PMU_PD_HP_MEM1_PD_MASK : R/W; bitpos: [9:5]; default: 0;
+ *  need_des
+ */
+#define PMU_PD_HP_MEM1_PD_MASK    0x0000001FU
+#define PMU_PD_HP_MEM1_PD_MASK_M  (PMU_PD_HP_MEM1_PD_MASK_V << PMU_PD_HP_MEM1_PD_MASK_S)
+#define PMU_PD_HP_MEM1_PD_MASK_V  0x0000001FU
+#define PMU_PD_HP_MEM1_PD_MASK_S  5
+/** PMU_PD_HP_MEM0_PD_MASK : R/W; bitpos: [14:10]; default: 0;
+ *  need_des
+ */
+#define PMU_PD_HP_MEM0_PD_MASK    0x0000001FU
+#define PMU_PD_HP_MEM0_PD_MASK_M  (PMU_PD_HP_MEM0_PD_MASK_V << PMU_PD_HP_MEM0_PD_MASK_S)
+#define PMU_PD_HP_MEM0_PD_MASK_V  0x0000001FU
+#define PMU_PD_HP_MEM0_PD_MASK_S  10
+/** PMU_PD_HP_MEM2_MASK : R/W; bitpos: [21:17]; default: 0;
+ *  need_des
+ */
+#define PMU_PD_HP_MEM2_MASK    0x0000001FU
+#define PMU_PD_HP_MEM2_MASK_M  (PMU_PD_HP_MEM2_MASK_V << PMU_PD_HP_MEM2_MASK_S)
+#define PMU_PD_HP_MEM2_MASK_V  0x0000001FU
+#define PMU_PD_HP_MEM2_MASK_S  17
+/** PMU_PD_HP_MEM1_MASK : R/W; bitpos: [26:22]; default: 0;
+ *  need_des
+ */
+#define PMU_PD_HP_MEM1_MASK    0x0000001FU
+#define PMU_PD_HP_MEM1_MASK_M  (PMU_PD_HP_MEM1_MASK_V << PMU_PD_HP_MEM1_MASK_S)
+#define PMU_PD_HP_MEM1_MASK_V  0x0000001FU
+#define PMU_PD_HP_MEM1_MASK_S  22
+/** PMU_PD_HP_MEM0_MASK : R/W; bitpos: [31:27]; default: 0;
+ *  need_des
+ */
+#define PMU_PD_HP_MEM0_MASK    0x0000001FU
+#define PMU_PD_HP_MEM0_MASK_M  (PMU_PD_HP_MEM0_MASK_V << PMU_PD_HP_MEM0_MASK_S)
+#define PMU_PD_HP_MEM0_MASK_V  0x0000001FU
+#define PMU_PD_HP_MEM0_MASK_S  27
+
+/** PMU_POWER_HP_PAD_REG register
+ *  need_des
+ */
+#define PMU_POWER_HP_PAD_REG (DR_REG_PMU_BASE + 0x114)
+/** PMU_FORCE_HP_PAD_NO_ISO_ALL : R/W; bitpos: [0]; default: 0;
+ *  need_des
+ */
+#define PMU_FORCE_HP_PAD_NO_ISO_ALL    (BIT(0))
+#define PMU_FORCE_HP_PAD_NO_ISO_ALL_M  (PMU_FORCE_HP_PAD_NO_ISO_ALL_V << PMU_FORCE_HP_PAD_NO_ISO_ALL_S)
+#define PMU_FORCE_HP_PAD_NO_ISO_ALL_V  0x00000001U
+#define PMU_FORCE_HP_PAD_NO_ISO_ALL_S  0
+/** PMU_FORCE_HP_PAD_ISO_ALL : R/W; bitpos: [1]; default: 0;
+ *  need_des
+ */
+#define PMU_FORCE_HP_PAD_ISO_ALL    (BIT(1))
+#define PMU_FORCE_HP_PAD_ISO_ALL_M  (PMU_FORCE_HP_PAD_ISO_ALL_V << PMU_FORCE_HP_PAD_ISO_ALL_S)
+#define PMU_FORCE_HP_PAD_ISO_ALL_V  0x00000001U
+#define PMU_FORCE_HP_PAD_ISO_ALL_S  1
+
+/** PMU_POWER_VDD_SPI_CNTL_REG register
+ *  need_des
+ */
+#define PMU_POWER_VDD_SPI_CNTL_REG (DR_REG_PMU_BASE + 0x118)
+/** PMU_VDD_SPI_PWR_WAIT : R/W; bitpos: [28:18]; default: 255;
+ *  need_des
+ */
+#define PMU_VDD_SPI_PWR_WAIT    0x000007FFU
+#define PMU_VDD_SPI_PWR_WAIT_M  (PMU_VDD_SPI_PWR_WAIT_V << PMU_VDD_SPI_PWR_WAIT_S)
+#define PMU_VDD_SPI_PWR_WAIT_V  0x000007FFU
+#define PMU_VDD_SPI_PWR_WAIT_S  18
+/** PMU_VDD_SPI_PWR_SW : R/W; bitpos: [30:29]; default: 3;
+ *  need_des
+ */
+#define PMU_VDD_SPI_PWR_SW    0x00000003U
+#define PMU_VDD_SPI_PWR_SW_M  (PMU_VDD_SPI_PWR_SW_V << PMU_VDD_SPI_PWR_SW_S)
+#define PMU_VDD_SPI_PWR_SW_V  0x00000003U
+#define PMU_VDD_SPI_PWR_SW_S  29
+/** PMU_VDD_SPI_PWR_SEL_SW : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_VDD_SPI_PWR_SEL_SW    (BIT(31))
+#define PMU_VDD_SPI_PWR_SEL_SW_M  (PMU_VDD_SPI_PWR_SEL_SW_V << PMU_VDD_SPI_PWR_SEL_SW_S)
+#define PMU_VDD_SPI_PWR_SEL_SW_V  0x00000001U
+#define PMU_VDD_SPI_PWR_SEL_SW_S  31
+
+/** PMU_POWER_CK_WAIT_CNTL_REG register
+ *  need_des
+ */
+#define PMU_POWER_CK_WAIT_CNTL_REG (DR_REG_PMU_BASE + 0x11c)
+/** PMU_WAIT_XTL_STABLE : R/W; bitpos: [15:0]; default: 256;
+ *  need_des
+ */
+#define PMU_WAIT_XTL_STABLE    0x0000FFFFU
+#define PMU_WAIT_XTL_STABLE_M  (PMU_WAIT_XTL_STABLE_V << PMU_WAIT_XTL_STABLE_S)
+#define PMU_WAIT_XTL_STABLE_V  0x0000FFFFU
+#define PMU_WAIT_XTL_STABLE_S  0
+/** PMU_WAIT_PLL_STABLE : R/W; bitpos: [31:16]; default: 256;
+ *  need_des
+ */
+#define PMU_WAIT_PLL_STABLE    0x0000FFFFU
+#define PMU_WAIT_PLL_STABLE_M  (PMU_WAIT_PLL_STABLE_V << PMU_WAIT_PLL_STABLE_S)
+#define PMU_WAIT_PLL_STABLE_V  0x0000FFFFU
+#define PMU_WAIT_PLL_STABLE_S  16
+
+/** PMU_SLP_WAKEUP_CNTL0_REG register
+ *  need_des
+ */
+#define PMU_SLP_WAKEUP_CNTL0_REG (DR_REG_PMU_BASE + 0x120)
+/** PMU_SLEEP_REQ : WT; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_SLEEP_REQ    (BIT(31))
+#define PMU_SLEEP_REQ_M  (PMU_SLEEP_REQ_V << PMU_SLEEP_REQ_S)
+#define PMU_SLEEP_REQ_V  0x00000001U
+#define PMU_SLEEP_REQ_S  31
+
+/** PMU_SLP_WAKEUP_CNTL1_REG register
+ *  need_des
+ */
+#define PMU_SLP_WAKEUP_CNTL1_REG (DR_REG_PMU_BASE + 0x124)
+/** PMU_SLEEP_REJECT_ENA : R/W; bitpos: [30:0]; default: 0;
+ *  need_des
+ */
+#define PMU_SLEEP_REJECT_ENA    0x7FFFFFFFU
+#define PMU_SLEEP_REJECT_ENA_M  (PMU_SLEEP_REJECT_ENA_V << PMU_SLEEP_REJECT_ENA_S)
+#define PMU_SLEEP_REJECT_ENA_V  0x7FFFFFFFU
+#define PMU_SLEEP_REJECT_ENA_S  0
+/** PMU_SLP_REJECT_EN : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_SLP_REJECT_EN    (BIT(31))
+#define PMU_SLP_REJECT_EN_M  (PMU_SLP_REJECT_EN_V << PMU_SLP_REJECT_EN_S)
+#define PMU_SLP_REJECT_EN_V  0x00000001U
+#define PMU_SLP_REJECT_EN_S  31
+
+/** PMU_SLP_WAKEUP_CNTL2_REG register
+ *  need_des
+ */
+#define PMU_SLP_WAKEUP_CNTL2_REG (DR_REG_PMU_BASE + 0x128)
+/** PMU_WAKEUP_ENA : R/W; bitpos: [31:0]; default: 0;
+ *  need_des
+ */
+#define PMU_WAKEUP_ENA    0xFFFFFFFFU
+#define PMU_WAKEUP_ENA_M  (PMU_WAKEUP_ENA_V << PMU_WAKEUP_ENA_S)
+#define PMU_WAKEUP_ENA_V  0xFFFFFFFFU
+#define PMU_WAKEUP_ENA_S  0
+
+/** PMU_SLP_WAKEUP_CNTL3_REG register
+ *  need_des
+ */
+#define PMU_SLP_WAKEUP_CNTL3_REG (DR_REG_PMU_BASE + 0x12c)
+/** PMU_LP_MIN_SLP_VAL : R/W; bitpos: [7:0]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_MIN_SLP_VAL    0x000000FFU
+#define PMU_LP_MIN_SLP_VAL_M  (PMU_LP_MIN_SLP_VAL_V << PMU_LP_MIN_SLP_VAL_S)
+#define PMU_LP_MIN_SLP_VAL_V  0x000000FFU
+#define PMU_LP_MIN_SLP_VAL_S  0
+/** PMU_HP_MIN_SLP_VAL : R/W; bitpos: [15:8]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_MIN_SLP_VAL    0x000000FFU
+#define PMU_HP_MIN_SLP_VAL_M  (PMU_HP_MIN_SLP_VAL_V << PMU_HP_MIN_SLP_VAL_S)
+#define PMU_HP_MIN_SLP_VAL_V  0x000000FFU
+#define PMU_HP_MIN_SLP_VAL_S  8
+/** PMU_SLEEP_PRT_SEL : R/W; bitpos: [17:16]; default: 0;
+ *  need_des
+ */
+#define PMU_SLEEP_PRT_SEL    0x00000003U
+#define PMU_SLEEP_PRT_SEL_M  (PMU_SLEEP_PRT_SEL_V << PMU_SLEEP_PRT_SEL_S)
+#define PMU_SLEEP_PRT_SEL_V  0x00000003U
+#define PMU_SLEEP_PRT_SEL_S  16
+
+/** PMU_SLP_WAKEUP_CNTL4_REG register
+ *  need_des
+ */
+#define PMU_SLP_WAKEUP_CNTL4_REG (DR_REG_PMU_BASE + 0x130)
+/** PMU_SLP_REJECT_CAUSE_CLR : WT; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_SLP_REJECT_CAUSE_CLR    (BIT(31))
+#define PMU_SLP_REJECT_CAUSE_CLR_M  (PMU_SLP_REJECT_CAUSE_CLR_V << PMU_SLP_REJECT_CAUSE_CLR_S)
+#define PMU_SLP_REJECT_CAUSE_CLR_V  0x00000001U
+#define PMU_SLP_REJECT_CAUSE_CLR_S  31
+
+/** PMU_SLP_WAKEUP_CNTL5_REG register
+ *  need_des
+ */
+#define PMU_SLP_WAKEUP_CNTL5_REG (DR_REG_PMU_BASE + 0x134)
+/** PMU_MODEM_WAIT_TARGET : R/W; bitpos: [19:0]; default: 128;
+ *  need_des
+ */
+#define PMU_MODEM_WAIT_TARGET    0x000FFFFFU
+#define PMU_MODEM_WAIT_TARGET_M  (PMU_MODEM_WAIT_TARGET_V << PMU_MODEM_WAIT_TARGET_S)
+#define PMU_MODEM_WAIT_TARGET_V  0x000FFFFFU
+#define PMU_MODEM_WAIT_TARGET_S  0
+/** PMU_LP_ANA_WAIT_TARGET : R/W; bitpos: [31:24]; default: 1;
+ *  need_des
+ */
+#define PMU_LP_ANA_WAIT_TARGET    0x000000FFU
+#define PMU_LP_ANA_WAIT_TARGET_M  (PMU_LP_ANA_WAIT_TARGET_V << PMU_LP_ANA_WAIT_TARGET_S)
+#define PMU_LP_ANA_WAIT_TARGET_V  0x000000FFU
+#define PMU_LP_ANA_WAIT_TARGET_S  24
+
+/** PMU_SLP_WAKEUP_CNTL6_REG register
+ *  need_des
+ */
+#define PMU_SLP_WAKEUP_CNTL6_REG (DR_REG_PMU_BASE + 0x138)
+/** PMU_SOC_WAKEUP_WAIT : R/W; bitpos: [19:0]; default: 128;
+ *  need_des
+ */
+#define PMU_SOC_WAKEUP_WAIT    0x000FFFFFU
+#define PMU_SOC_WAKEUP_WAIT_M  (PMU_SOC_WAKEUP_WAIT_V << PMU_SOC_WAKEUP_WAIT_S)
+#define PMU_SOC_WAKEUP_WAIT_V  0x000FFFFFU
+#define PMU_SOC_WAKEUP_WAIT_S  0
+/** PMU_SOC_WAKEUP_WAIT_CFG : R/W; bitpos: [31:30]; default: 0;
+ *  need_des
+ */
+#define PMU_SOC_WAKEUP_WAIT_CFG    0x00000003U
+#define PMU_SOC_WAKEUP_WAIT_CFG_M  (PMU_SOC_WAKEUP_WAIT_CFG_V << PMU_SOC_WAKEUP_WAIT_CFG_S)
+#define PMU_SOC_WAKEUP_WAIT_CFG_V  0x00000003U
+#define PMU_SOC_WAKEUP_WAIT_CFG_S  30
+
+/** PMU_SLP_WAKEUP_CNTL7_REG register
+ *  need_des
+ */
+#define PMU_SLP_WAKEUP_CNTL7_REG (DR_REG_PMU_BASE + 0x13c)
+/** PMU_ANA_WAIT_TARGET : R/W; bitpos: [31:16]; default: 1;
+ *  need_des
+ */
+#define PMU_ANA_WAIT_TARGET    0x0000FFFFU
+#define PMU_ANA_WAIT_TARGET_M  (PMU_ANA_WAIT_TARGET_V << PMU_ANA_WAIT_TARGET_S)
+#define PMU_ANA_WAIT_TARGET_V  0x0000FFFFU
+#define PMU_ANA_WAIT_TARGET_S  16
+
+/** PMU_SLP_WAKEUP_STATUS0_REG register
+ *  need_des
+ */
+#define PMU_SLP_WAKEUP_STATUS0_REG (DR_REG_PMU_BASE + 0x140)
+/** PMU_WAKEUP_CAUSE : RO; bitpos: [31:0]; default: 0;
+ *  need_des
+ */
+#define PMU_WAKEUP_CAUSE    0xFFFFFFFFU
+#define PMU_WAKEUP_CAUSE_M  (PMU_WAKEUP_CAUSE_V << PMU_WAKEUP_CAUSE_S)
+#define PMU_WAKEUP_CAUSE_V  0xFFFFFFFFU
+#define PMU_WAKEUP_CAUSE_S  0
+
+/** PMU_SLP_WAKEUP_STATUS1_REG register
+ *  need_des
+ */
+#define PMU_SLP_WAKEUP_STATUS1_REG (DR_REG_PMU_BASE + 0x144)
+/** PMU_REJECT_CAUSE : RO; bitpos: [31:0]; default: 0;
+ *  need_des
+ */
+#define PMU_REJECT_CAUSE    0xFFFFFFFFU
+#define PMU_REJECT_CAUSE_M  (PMU_REJECT_CAUSE_V << PMU_REJECT_CAUSE_S)
+#define PMU_REJECT_CAUSE_V  0xFFFFFFFFU
+#define PMU_REJECT_CAUSE_S  0
+
+/** PMU_HP_CK_POWERON_REG register
+ *  need_des
+ */
+#define PMU_HP_CK_POWERON_REG (DR_REG_PMU_BASE + 0x148)
+/** PMU_I2C_POR_WAIT_TARGET : R/W; bitpos: [7:0]; default: 50;
+ *  need_des
+ */
+#define PMU_I2C_POR_WAIT_TARGET    0x000000FFU
+#define PMU_I2C_POR_WAIT_TARGET_M  (PMU_I2C_POR_WAIT_TARGET_V << PMU_I2C_POR_WAIT_TARGET_S)
+#define PMU_I2C_POR_WAIT_TARGET_V  0x000000FFU
+#define PMU_I2C_POR_WAIT_TARGET_S  0
+
+/** PMU_HP_CK_CNTL_REG register
+ *  need_des
+ */
+#define PMU_HP_CK_CNTL_REG (DR_REG_PMU_BASE + 0x14c)
+/** PMU_MODIFY_ICG_CNTL_WAIT : R/W; bitpos: [7:0]; default: 10;
+ *  need_des
+ */
+#define PMU_MODIFY_ICG_CNTL_WAIT    0x000000FFU
+#define PMU_MODIFY_ICG_CNTL_WAIT_M  (PMU_MODIFY_ICG_CNTL_WAIT_V << PMU_MODIFY_ICG_CNTL_WAIT_S)
+#define PMU_MODIFY_ICG_CNTL_WAIT_V  0x000000FFU
+#define PMU_MODIFY_ICG_CNTL_WAIT_S  0
+/** PMU_SWITCH_ICG_CNTL_WAIT : R/W; bitpos: [15:8]; default: 10;
+ *  need_des
+ */
+#define PMU_SWITCH_ICG_CNTL_WAIT    0x000000FFU
+#define PMU_SWITCH_ICG_CNTL_WAIT_M  (PMU_SWITCH_ICG_CNTL_WAIT_V << PMU_SWITCH_ICG_CNTL_WAIT_S)
+#define PMU_SWITCH_ICG_CNTL_WAIT_V  0x000000FFU
+#define PMU_SWITCH_ICG_CNTL_WAIT_S  8
+
+/** PMU_POR_STATUS_REG register
+ *  need_des
+ */
+#define PMU_POR_STATUS_REG (DR_REG_PMU_BASE + 0x150)
+/** PMU_POR_DONE : RO; bitpos: [31]; default: 1;
+ *  need_des
+ */
+#define PMU_POR_DONE    (BIT(31))
+#define PMU_POR_DONE_M  (PMU_POR_DONE_V << PMU_POR_DONE_S)
+#define PMU_POR_DONE_V  0x00000001U
+#define PMU_POR_DONE_S  31
+
+/** PMU_RF_PWC_REG register
+ *  need_des
+ */
+#define PMU_RF_PWC_REG (DR_REG_PMU_BASE + 0x154)
+/** PMU_PERIF_I2C_RSTB : R/W; bitpos: [26]; default: 0;
+ *  need_des
+ */
+#define PMU_PERIF_I2C_RSTB    (BIT(26))
+#define PMU_PERIF_I2C_RSTB_M  (PMU_PERIF_I2C_RSTB_V << PMU_PERIF_I2C_RSTB_S)
+#define PMU_PERIF_I2C_RSTB_V  0x00000001U
+#define PMU_PERIF_I2C_RSTB_S  26
+/** PMU_XPD_PERIF_I2C : R/W; bitpos: [27]; default: 1;
+ *  need_des
+ */
+#define PMU_XPD_PERIF_I2C    (BIT(27))
+#define PMU_XPD_PERIF_I2C_M  (PMU_XPD_PERIF_I2C_V << PMU_XPD_PERIF_I2C_S)
+#define PMU_XPD_PERIF_I2C_V  0x00000001U
+#define PMU_XPD_PERIF_I2C_S  27
+/** PMU_XPD_TXRF_I2C : R/W; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define PMU_XPD_TXRF_I2C    (BIT(28))
+#define PMU_XPD_TXRF_I2C_M  (PMU_XPD_TXRF_I2C_V << PMU_XPD_TXRF_I2C_S)
+#define PMU_XPD_TXRF_I2C_V  0x00000001U
+#define PMU_XPD_TXRF_I2C_S  28
+/** PMU_XPD_RFRX_PBUS : R/W; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define PMU_XPD_RFRX_PBUS    (BIT(29))
+#define PMU_XPD_RFRX_PBUS_M  (PMU_XPD_RFRX_PBUS_V << PMU_XPD_RFRX_PBUS_S)
+#define PMU_XPD_RFRX_PBUS_V  0x00000001U
+#define PMU_XPD_RFRX_PBUS_S  29
+/** PMU_XPD_CKGEN_I2C : R/W; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_XPD_CKGEN_I2C    (BIT(30))
+#define PMU_XPD_CKGEN_I2C_M  (PMU_XPD_CKGEN_I2C_V << PMU_XPD_CKGEN_I2C_S)
+#define PMU_XPD_CKGEN_I2C_V  0x00000001U
+#define PMU_XPD_CKGEN_I2C_S  30
+/** PMU_XPD_PLL_I2C : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_XPD_PLL_I2C    (BIT(31))
+#define PMU_XPD_PLL_I2C_M  (PMU_XPD_PLL_I2C_V << PMU_XPD_PLL_I2C_S)
+#define PMU_XPD_PLL_I2C_V  0x00000001U
+#define PMU_XPD_PLL_I2C_S  31
+
+/** PMU_BACKUP_CFG_REG register
+ *  need_des
+ */
+#define PMU_BACKUP_CFG_REG (DR_REG_PMU_BASE + 0x158)
+/** PMU_BACKUP_SYS_CLK_NO_DIV : R/W; bitpos: [31]; default: 1;
+ *  need_des
+ */
+#define PMU_BACKUP_SYS_CLK_NO_DIV    (BIT(31))
+#define PMU_BACKUP_SYS_CLK_NO_DIV_M  (PMU_BACKUP_SYS_CLK_NO_DIV_V << PMU_BACKUP_SYS_CLK_NO_DIV_S)
+#define PMU_BACKUP_SYS_CLK_NO_DIV_V  0x00000001U
+#define PMU_BACKUP_SYS_CLK_NO_DIV_S  31
+
+/** PMU_INT_RAW_REG register
+ *  need_des
+ */
+#define PMU_INT_RAW_REG (DR_REG_PMU_BASE + 0x15c)
+/** PMU_LP_CPU_EXC_INT_RAW : R/WTC/SS; bitpos: [27]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_CPU_EXC_INT_RAW    (BIT(27))
+#define PMU_LP_CPU_EXC_INT_RAW_M  (PMU_LP_CPU_EXC_INT_RAW_V << PMU_LP_CPU_EXC_INT_RAW_S)
+#define PMU_LP_CPU_EXC_INT_RAW_V  0x00000001U
+#define PMU_LP_CPU_EXC_INT_RAW_S  27
+/** PMU_SDIO_IDLE_INT_RAW : R/WTC/SS; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define PMU_SDIO_IDLE_INT_RAW    (BIT(28))
+#define PMU_SDIO_IDLE_INT_RAW_M  (PMU_SDIO_IDLE_INT_RAW_V << PMU_SDIO_IDLE_INT_RAW_S)
+#define PMU_SDIO_IDLE_INT_RAW_V  0x00000001U
+#define PMU_SDIO_IDLE_INT_RAW_S  28
+/** PMU_SW_INT_RAW : R/WTC/SS; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define PMU_SW_INT_RAW    (BIT(29))
+#define PMU_SW_INT_RAW_M  (PMU_SW_INT_RAW_V << PMU_SW_INT_RAW_S)
+#define PMU_SW_INT_RAW_V  0x00000001U
+#define PMU_SW_INT_RAW_S  29
+/** PMU_SOC_SLEEP_REJECT_INT_RAW : R/WTC/SS; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_SOC_SLEEP_REJECT_INT_RAW    (BIT(30))
+#define PMU_SOC_SLEEP_REJECT_INT_RAW_M  (PMU_SOC_SLEEP_REJECT_INT_RAW_V << PMU_SOC_SLEEP_REJECT_INT_RAW_S)
+#define PMU_SOC_SLEEP_REJECT_INT_RAW_V  0x00000001U
+#define PMU_SOC_SLEEP_REJECT_INT_RAW_S  30
+/** PMU_SOC_WAKEUP_INT_RAW : R/WTC/SS; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_SOC_WAKEUP_INT_RAW    (BIT(31))
+#define PMU_SOC_WAKEUP_INT_RAW_M  (PMU_SOC_WAKEUP_INT_RAW_V << PMU_SOC_WAKEUP_INT_RAW_S)
+#define PMU_SOC_WAKEUP_INT_RAW_V  0x00000001U
+#define PMU_SOC_WAKEUP_INT_RAW_S  31
+
+/** PMU_HP_INT_ST_REG register
+ *  need_des
+ */
+#define PMU_HP_INT_ST_REG (DR_REG_PMU_BASE + 0x160)
+/** PMU_LP_CPU_EXC_INT_ST : RO; bitpos: [27]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_CPU_EXC_INT_ST    (BIT(27))
+#define PMU_LP_CPU_EXC_INT_ST_M  (PMU_LP_CPU_EXC_INT_ST_V << PMU_LP_CPU_EXC_INT_ST_S)
+#define PMU_LP_CPU_EXC_INT_ST_V  0x00000001U
+#define PMU_LP_CPU_EXC_INT_ST_S  27
+/** PMU_SDIO_IDLE_INT_ST : RO; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define PMU_SDIO_IDLE_INT_ST    (BIT(28))
+#define PMU_SDIO_IDLE_INT_ST_M  (PMU_SDIO_IDLE_INT_ST_V << PMU_SDIO_IDLE_INT_ST_S)
+#define PMU_SDIO_IDLE_INT_ST_V  0x00000001U
+#define PMU_SDIO_IDLE_INT_ST_S  28
+/** PMU_SW_INT_ST : RO; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define PMU_SW_INT_ST    (BIT(29))
+#define PMU_SW_INT_ST_M  (PMU_SW_INT_ST_V << PMU_SW_INT_ST_S)
+#define PMU_SW_INT_ST_V  0x00000001U
+#define PMU_SW_INT_ST_S  29
+/** PMU_SOC_SLEEP_REJECT_INT_ST : RO; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_SOC_SLEEP_REJECT_INT_ST    (BIT(30))
+#define PMU_SOC_SLEEP_REJECT_INT_ST_M  (PMU_SOC_SLEEP_REJECT_INT_ST_V << PMU_SOC_SLEEP_REJECT_INT_ST_S)
+#define PMU_SOC_SLEEP_REJECT_INT_ST_V  0x00000001U
+#define PMU_SOC_SLEEP_REJECT_INT_ST_S  30
+/** PMU_SOC_WAKEUP_INT_ST : RO; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_SOC_WAKEUP_INT_ST    (BIT(31))
+#define PMU_SOC_WAKEUP_INT_ST_M  (PMU_SOC_WAKEUP_INT_ST_V << PMU_SOC_WAKEUP_INT_ST_S)
+#define PMU_SOC_WAKEUP_INT_ST_V  0x00000001U
+#define PMU_SOC_WAKEUP_INT_ST_S  31
+
+/** PMU_HP_INT_ENA_REG register
+ *  need_des
+ */
+#define PMU_HP_INT_ENA_REG (DR_REG_PMU_BASE + 0x164)
+/** PMU_LP_CPU_EXC_INT_ENA : R/W; bitpos: [27]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_CPU_EXC_INT_ENA    (BIT(27))
+#define PMU_LP_CPU_EXC_INT_ENA_M  (PMU_LP_CPU_EXC_INT_ENA_V << PMU_LP_CPU_EXC_INT_ENA_S)
+#define PMU_LP_CPU_EXC_INT_ENA_V  0x00000001U
+#define PMU_LP_CPU_EXC_INT_ENA_S  27
+/** PMU_SDIO_IDLE_INT_ENA : R/W; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define PMU_SDIO_IDLE_INT_ENA    (BIT(28))
+#define PMU_SDIO_IDLE_INT_ENA_M  (PMU_SDIO_IDLE_INT_ENA_V << PMU_SDIO_IDLE_INT_ENA_S)
+#define PMU_SDIO_IDLE_INT_ENA_V  0x00000001U
+#define PMU_SDIO_IDLE_INT_ENA_S  28
+/** PMU_SW_INT_ENA : R/W; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define PMU_SW_INT_ENA    (BIT(29))
+#define PMU_SW_INT_ENA_M  (PMU_SW_INT_ENA_V << PMU_SW_INT_ENA_S)
+#define PMU_SW_INT_ENA_V  0x00000001U
+#define PMU_SW_INT_ENA_S  29
+/** PMU_SOC_SLEEP_REJECT_INT_ENA : R/W; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_SOC_SLEEP_REJECT_INT_ENA    (BIT(30))
+#define PMU_SOC_SLEEP_REJECT_INT_ENA_M  (PMU_SOC_SLEEP_REJECT_INT_ENA_V << PMU_SOC_SLEEP_REJECT_INT_ENA_S)
+#define PMU_SOC_SLEEP_REJECT_INT_ENA_V  0x00000001U
+#define PMU_SOC_SLEEP_REJECT_INT_ENA_S  30
+/** PMU_SOC_WAKEUP_INT_ENA : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_SOC_WAKEUP_INT_ENA    (BIT(31))
+#define PMU_SOC_WAKEUP_INT_ENA_M  (PMU_SOC_WAKEUP_INT_ENA_V << PMU_SOC_WAKEUP_INT_ENA_S)
+#define PMU_SOC_WAKEUP_INT_ENA_V  0x00000001U
+#define PMU_SOC_WAKEUP_INT_ENA_S  31
+
+/** PMU_HP_INT_CLR_REG register
+ *  need_des
+ */
+#define PMU_HP_INT_CLR_REG (DR_REG_PMU_BASE + 0x168)
+/** PMU_LP_CPU_EXC_INT_CLR : WT; bitpos: [27]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_CPU_EXC_INT_CLR    (BIT(27))
+#define PMU_LP_CPU_EXC_INT_CLR_M  (PMU_LP_CPU_EXC_INT_CLR_V << PMU_LP_CPU_EXC_INT_CLR_S)
+#define PMU_LP_CPU_EXC_INT_CLR_V  0x00000001U
+#define PMU_LP_CPU_EXC_INT_CLR_S  27
+/** PMU_SDIO_IDLE_INT_CLR : WT; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define PMU_SDIO_IDLE_INT_CLR    (BIT(28))
+#define PMU_SDIO_IDLE_INT_CLR_M  (PMU_SDIO_IDLE_INT_CLR_V << PMU_SDIO_IDLE_INT_CLR_S)
+#define PMU_SDIO_IDLE_INT_CLR_V  0x00000001U
+#define PMU_SDIO_IDLE_INT_CLR_S  28
+/** PMU_SW_INT_CLR : WT; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define PMU_SW_INT_CLR    (BIT(29))
+#define PMU_SW_INT_CLR_M  (PMU_SW_INT_CLR_V << PMU_SW_INT_CLR_S)
+#define PMU_SW_INT_CLR_V  0x00000001U
+#define PMU_SW_INT_CLR_S  29
+/** PMU_SOC_SLEEP_REJECT_INT_CLR : WT; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_SOC_SLEEP_REJECT_INT_CLR    (BIT(30))
+#define PMU_SOC_SLEEP_REJECT_INT_CLR_M  (PMU_SOC_SLEEP_REJECT_INT_CLR_V << PMU_SOC_SLEEP_REJECT_INT_CLR_S)
+#define PMU_SOC_SLEEP_REJECT_INT_CLR_V  0x00000001U
+#define PMU_SOC_SLEEP_REJECT_INT_CLR_S  30
+/** PMU_SOC_WAKEUP_INT_CLR : WT; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_SOC_WAKEUP_INT_CLR    (BIT(31))
+#define PMU_SOC_WAKEUP_INT_CLR_M  (PMU_SOC_WAKEUP_INT_CLR_V << PMU_SOC_WAKEUP_INT_CLR_S)
+#define PMU_SOC_WAKEUP_INT_CLR_V  0x00000001U
+#define PMU_SOC_WAKEUP_INT_CLR_S  31
+
+/** PMU_LP_INT_RAW_REG register
+ *  need_des
+ */
+#define PMU_LP_INT_RAW_REG (DR_REG_PMU_BASE + 0x16c)
+/** PMU_LP_CPU_WAKEUP_INT_RAW : R/WTC/SS; bitpos: [20]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_CPU_WAKEUP_INT_RAW    (BIT(20))
+#define PMU_LP_CPU_WAKEUP_INT_RAW_M  (PMU_LP_CPU_WAKEUP_INT_RAW_V << PMU_LP_CPU_WAKEUP_INT_RAW_S)
+#define PMU_LP_CPU_WAKEUP_INT_RAW_V  0x00000001U
+#define PMU_LP_CPU_WAKEUP_INT_RAW_S  20
+/** PMU_MODEM_SWITCH_ACTIVE_END_INT_RAW : R/WTC/SS; bitpos: [21]; default: 0;
+ *  need_des
+ */
+#define PMU_MODEM_SWITCH_ACTIVE_END_INT_RAW    (BIT(21))
+#define PMU_MODEM_SWITCH_ACTIVE_END_INT_RAW_M  (PMU_MODEM_SWITCH_ACTIVE_END_INT_RAW_V << PMU_MODEM_SWITCH_ACTIVE_END_INT_RAW_S)
+#define PMU_MODEM_SWITCH_ACTIVE_END_INT_RAW_V  0x00000001U
+#define PMU_MODEM_SWITCH_ACTIVE_END_INT_RAW_S  21
+/** PMU_SLEEP_SWITCH_ACTIVE_END_INT_RAW : R/WTC/SS; bitpos: [22]; default: 0;
+ *  need_des
+ */
+#define PMU_SLEEP_SWITCH_ACTIVE_END_INT_RAW    (BIT(22))
+#define PMU_SLEEP_SWITCH_ACTIVE_END_INT_RAW_M  (PMU_SLEEP_SWITCH_ACTIVE_END_INT_RAW_V << PMU_SLEEP_SWITCH_ACTIVE_END_INT_RAW_S)
+#define PMU_SLEEP_SWITCH_ACTIVE_END_INT_RAW_V  0x00000001U
+#define PMU_SLEEP_SWITCH_ACTIVE_END_INT_RAW_S  22
+/** PMU_SLEEP_SWITCH_MODEM_END_INT_RAW : R/WTC/SS; bitpos: [23]; default: 0;
+ *  need_des
+ */
+#define PMU_SLEEP_SWITCH_MODEM_END_INT_RAW    (BIT(23))
+#define PMU_SLEEP_SWITCH_MODEM_END_INT_RAW_M  (PMU_SLEEP_SWITCH_MODEM_END_INT_RAW_V << PMU_SLEEP_SWITCH_MODEM_END_INT_RAW_S)
+#define PMU_SLEEP_SWITCH_MODEM_END_INT_RAW_V  0x00000001U
+#define PMU_SLEEP_SWITCH_MODEM_END_INT_RAW_S  23
+/** PMU_MODEM_SWITCH_SLEEP_END_INT_RAW : R/WTC/SS; bitpos: [24]; default: 0;
+ *  need_des
+ */
+#define PMU_MODEM_SWITCH_SLEEP_END_INT_RAW    (BIT(24))
+#define PMU_MODEM_SWITCH_SLEEP_END_INT_RAW_M  (PMU_MODEM_SWITCH_SLEEP_END_INT_RAW_V << PMU_MODEM_SWITCH_SLEEP_END_INT_RAW_S)
+#define PMU_MODEM_SWITCH_SLEEP_END_INT_RAW_V  0x00000001U
+#define PMU_MODEM_SWITCH_SLEEP_END_INT_RAW_S  24
+/** PMU_ACTIVE_SWITCH_SLEEP_END_INT_RAW : R/WTC/SS; bitpos: [25]; default: 0;
+ *  need_des
+ */
+#define PMU_ACTIVE_SWITCH_SLEEP_END_INT_RAW    (BIT(25))
+#define PMU_ACTIVE_SWITCH_SLEEP_END_INT_RAW_M  (PMU_ACTIVE_SWITCH_SLEEP_END_INT_RAW_V << PMU_ACTIVE_SWITCH_SLEEP_END_INT_RAW_S)
+#define PMU_ACTIVE_SWITCH_SLEEP_END_INT_RAW_V  0x00000001U
+#define PMU_ACTIVE_SWITCH_SLEEP_END_INT_RAW_S  25
+/** PMU_MODEM_SWITCH_ACTIVE_START_INT_RAW : R/WTC/SS; bitpos: [26]; default: 0;
+ *  need_des
+ */
+#define PMU_MODEM_SWITCH_ACTIVE_START_INT_RAW    (BIT(26))
+#define PMU_MODEM_SWITCH_ACTIVE_START_INT_RAW_M  (PMU_MODEM_SWITCH_ACTIVE_START_INT_RAW_V << PMU_MODEM_SWITCH_ACTIVE_START_INT_RAW_S)
+#define PMU_MODEM_SWITCH_ACTIVE_START_INT_RAW_V  0x00000001U
+#define PMU_MODEM_SWITCH_ACTIVE_START_INT_RAW_S  26
+/** PMU_SLEEP_SWITCH_ACTIVE_START_INT_RAW : R/WTC/SS; bitpos: [27]; default: 0;
+ *  need_des
+ */
+#define PMU_SLEEP_SWITCH_ACTIVE_START_INT_RAW    (BIT(27))
+#define PMU_SLEEP_SWITCH_ACTIVE_START_INT_RAW_M  (PMU_SLEEP_SWITCH_ACTIVE_START_INT_RAW_V << PMU_SLEEP_SWITCH_ACTIVE_START_INT_RAW_S)
+#define PMU_SLEEP_SWITCH_ACTIVE_START_INT_RAW_V  0x00000001U
+#define PMU_SLEEP_SWITCH_ACTIVE_START_INT_RAW_S  27
+/** PMU_SLEEP_SWITCH_MODEM_START_INT_RAW : R/WTC/SS; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define PMU_SLEEP_SWITCH_MODEM_START_INT_RAW    (BIT(28))
+#define PMU_SLEEP_SWITCH_MODEM_START_INT_RAW_M  (PMU_SLEEP_SWITCH_MODEM_START_INT_RAW_V << PMU_SLEEP_SWITCH_MODEM_START_INT_RAW_S)
+#define PMU_SLEEP_SWITCH_MODEM_START_INT_RAW_V  0x00000001U
+#define PMU_SLEEP_SWITCH_MODEM_START_INT_RAW_S  28
+/** PMU_MODEM_SWITCH_SLEEP_START_INT_RAW : R/WTC/SS; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define PMU_MODEM_SWITCH_SLEEP_START_INT_RAW    (BIT(29))
+#define PMU_MODEM_SWITCH_SLEEP_START_INT_RAW_M  (PMU_MODEM_SWITCH_SLEEP_START_INT_RAW_V << PMU_MODEM_SWITCH_SLEEP_START_INT_RAW_S)
+#define PMU_MODEM_SWITCH_SLEEP_START_INT_RAW_V  0x00000001U
+#define PMU_MODEM_SWITCH_SLEEP_START_INT_RAW_S  29
+/** PMU_ACTIVE_SWITCH_SLEEP_START_INT_RAW : R/WTC/SS; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_ACTIVE_SWITCH_SLEEP_START_INT_RAW    (BIT(30))
+#define PMU_ACTIVE_SWITCH_SLEEP_START_INT_RAW_M  (PMU_ACTIVE_SWITCH_SLEEP_START_INT_RAW_V << PMU_ACTIVE_SWITCH_SLEEP_START_INT_RAW_S)
+#define PMU_ACTIVE_SWITCH_SLEEP_START_INT_RAW_V  0x00000001U
+#define PMU_ACTIVE_SWITCH_SLEEP_START_INT_RAW_S  30
+/** PMU_HP_SW_TRIGGER_INT_RAW : R/WTC/SS; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SW_TRIGGER_INT_RAW    (BIT(31))
+#define PMU_HP_SW_TRIGGER_INT_RAW_M  (PMU_HP_SW_TRIGGER_INT_RAW_V << PMU_HP_SW_TRIGGER_INT_RAW_S)
+#define PMU_HP_SW_TRIGGER_INT_RAW_V  0x00000001U
+#define PMU_HP_SW_TRIGGER_INT_RAW_S  31
+
+/** PMU_LP_INT_ST_REG register
+ *  need_des
+ */
+#define PMU_LP_INT_ST_REG (DR_REG_PMU_BASE + 0x170)
+/** PMU_LP_CPU_WAKEUP_INT_ST : RO; bitpos: [20]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_CPU_WAKEUP_INT_ST    (BIT(20))
+#define PMU_LP_CPU_WAKEUP_INT_ST_M  (PMU_LP_CPU_WAKEUP_INT_ST_V << PMU_LP_CPU_WAKEUP_INT_ST_S)
+#define PMU_LP_CPU_WAKEUP_INT_ST_V  0x00000001U
+#define PMU_LP_CPU_WAKEUP_INT_ST_S  20
+/** PMU_MODEM_SWITCH_ACTIVE_END_INT_ST : RO; bitpos: [21]; default: 0;
+ *  need_des
+ */
+#define PMU_MODEM_SWITCH_ACTIVE_END_INT_ST    (BIT(21))
+#define PMU_MODEM_SWITCH_ACTIVE_END_INT_ST_M  (PMU_MODEM_SWITCH_ACTIVE_END_INT_ST_V << PMU_MODEM_SWITCH_ACTIVE_END_INT_ST_S)
+#define PMU_MODEM_SWITCH_ACTIVE_END_INT_ST_V  0x00000001U
+#define PMU_MODEM_SWITCH_ACTIVE_END_INT_ST_S  21
+/** PMU_SLEEP_SWITCH_ACTIVE_END_INT_ST : RO; bitpos: [22]; default: 0;
+ *  need_des
+ */
+#define PMU_SLEEP_SWITCH_ACTIVE_END_INT_ST    (BIT(22))
+#define PMU_SLEEP_SWITCH_ACTIVE_END_INT_ST_M  (PMU_SLEEP_SWITCH_ACTIVE_END_INT_ST_V << PMU_SLEEP_SWITCH_ACTIVE_END_INT_ST_S)
+#define PMU_SLEEP_SWITCH_ACTIVE_END_INT_ST_V  0x00000001U
+#define PMU_SLEEP_SWITCH_ACTIVE_END_INT_ST_S  22
+/** PMU_SLEEP_SWITCH_MODEM_END_INT_ST : RO; bitpos: [23]; default: 0;
+ *  need_des
+ */
+#define PMU_SLEEP_SWITCH_MODEM_END_INT_ST    (BIT(23))
+#define PMU_SLEEP_SWITCH_MODEM_END_INT_ST_M  (PMU_SLEEP_SWITCH_MODEM_END_INT_ST_V << PMU_SLEEP_SWITCH_MODEM_END_INT_ST_S)
+#define PMU_SLEEP_SWITCH_MODEM_END_INT_ST_V  0x00000001U
+#define PMU_SLEEP_SWITCH_MODEM_END_INT_ST_S  23
+/** PMU_MODEM_SWITCH_SLEEP_END_INT_ST : RO; bitpos: [24]; default: 0;
+ *  need_des
+ */
+#define PMU_MODEM_SWITCH_SLEEP_END_INT_ST    (BIT(24))
+#define PMU_MODEM_SWITCH_SLEEP_END_INT_ST_M  (PMU_MODEM_SWITCH_SLEEP_END_INT_ST_V << PMU_MODEM_SWITCH_SLEEP_END_INT_ST_S)
+#define PMU_MODEM_SWITCH_SLEEP_END_INT_ST_V  0x00000001U
+#define PMU_MODEM_SWITCH_SLEEP_END_INT_ST_S  24
+/** PMU_ACTIVE_SWITCH_SLEEP_END_INT_ST : RO; bitpos: [25]; default: 0;
+ *  need_des
+ */
+#define PMU_ACTIVE_SWITCH_SLEEP_END_INT_ST    (BIT(25))
+#define PMU_ACTIVE_SWITCH_SLEEP_END_INT_ST_M  (PMU_ACTIVE_SWITCH_SLEEP_END_INT_ST_V << PMU_ACTIVE_SWITCH_SLEEP_END_INT_ST_S)
+#define PMU_ACTIVE_SWITCH_SLEEP_END_INT_ST_V  0x00000001U
+#define PMU_ACTIVE_SWITCH_SLEEP_END_INT_ST_S  25
+/** PMU_MODEM_SWITCH_ACTIVE_START_INT_ST : RO; bitpos: [26]; default: 0;
+ *  need_des
+ */
+#define PMU_MODEM_SWITCH_ACTIVE_START_INT_ST    (BIT(26))
+#define PMU_MODEM_SWITCH_ACTIVE_START_INT_ST_M  (PMU_MODEM_SWITCH_ACTIVE_START_INT_ST_V << PMU_MODEM_SWITCH_ACTIVE_START_INT_ST_S)
+#define PMU_MODEM_SWITCH_ACTIVE_START_INT_ST_V  0x00000001U
+#define PMU_MODEM_SWITCH_ACTIVE_START_INT_ST_S  26
+/** PMU_SLEEP_SWITCH_ACTIVE_START_INT_ST : RO; bitpos: [27]; default: 0;
+ *  need_des
+ */
+#define PMU_SLEEP_SWITCH_ACTIVE_START_INT_ST    (BIT(27))
+#define PMU_SLEEP_SWITCH_ACTIVE_START_INT_ST_M  (PMU_SLEEP_SWITCH_ACTIVE_START_INT_ST_V << PMU_SLEEP_SWITCH_ACTIVE_START_INT_ST_S)
+#define PMU_SLEEP_SWITCH_ACTIVE_START_INT_ST_V  0x00000001U
+#define PMU_SLEEP_SWITCH_ACTIVE_START_INT_ST_S  27
+/** PMU_SLEEP_SWITCH_MODEM_START_INT_ST : RO; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define PMU_SLEEP_SWITCH_MODEM_START_INT_ST    (BIT(28))
+#define PMU_SLEEP_SWITCH_MODEM_START_INT_ST_M  (PMU_SLEEP_SWITCH_MODEM_START_INT_ST_V << PMU_SLEEP_SWITCH_MODEM_START_INT_ST_S)
+#define PMU_SLEEP_SWITCH_MODEM_START_INT_ST_V  0x00000001U
+#define PMU_SLEEP_SWITCH_MODEM_START_INT_ST_S  28
+/** PMU_MODEM_SWITCH_SLEEP_START_INT_ST : RO; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define PMU_MODEM_SWITCH_SLEEP_START_INT_ST    (BIT(29))
+#define PMU_MODEM_SWITCH_SLEEP_START_INT_ST_M  (PMU_MODEM_SWITCH_SLEEP_START_INT_ST_V << PMU_MODEM_SWITCH_SLEEP_START_INT_ST_S)
+#define PMU_MODEM_SWITCH_SLEEP_START_INT_ST_V  0x00000001U
+#define PMU_MODEM_SWITCH_SLEEP_START_INT_ST_S  29
+/** PMU_ACTIVE_SWITCH_SLEEP_START_INT_ST : RO; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_ACTIVE_SWITCH_SLEEP_START_INT_ST    (BIT(30))
+#define PMU_ACTIVE_SWITCH_SLEEP_START_INT_ST_M  (PMU_ACTIVE_SWITCH_SLEEP_START_INT_ST_V << PMU_ACTIVE_SWITCH_SLEEP_START_INT_ST_S)
+#define PMU_ACTIVE_SWITCH_SLEEP_START_INT_ST_V  0x00000001U
+#define PMU_ACTIVE_SWITCH_SLEEP_START_INT_ST_S  30
+/** PMU_HP_SW_TRIGGER_INT_ST : RO; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SW_TRIGGER_INT_ST    (BIT(31))
+#define PMU_HP_SW_TRIGGER_INT_ST_M  (PMU_HP_SW_TRIGGER_INT_ST_V << PMU_HP_SW_TRIGGER_INT_ST_S)
+#define PMU_HP_SW_TRIGGER_INT_ST_V  0x00000001U
+#define PMU_HP_SW_TRIGGER_INT_ST_S  31
+
+/** PMU_LP_INT_ENA_REG register
+ *  need_des
+ */
+#define PMU_LP_INT_ENA_REG (DR_REG_PMU_BASE + 0x174)
+/** PMU_LP_CPU_WAKEUP_INT_ENA : R/W; bitpos: [20]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_CPU_WAKEUP_INT_ENA    (BIT(20))
+#define PMU_LP_CPU_WAKEUP_INT_ENA_M  (PMU_LP_CPU_WAKEUP_INT_ENA_V << PMU_LP_CPU_WAKEUP_INT_ENA_S)
+#define PMU_LP_CPU_WAKEUP_INT_ENA_V  0x00000001U
+#define PMU_LP_CPU_WAKEUP_INT_ENA_S  20
+/** PMU_MODEM_SWITCH_ACTIVE_END_INT_ENA : R/W; bitpos: [21]; default: 0;
+ *  need_des
+ */
+#define PMU_MODEM_SWITCH_ACTIVE_END_INT_ENA    (BIT(21))
+#define PMU_MODEM_SWITCH_ACTIVE_END_INT_ENA_M  (PMU_MODEM_SWITCH_ACTIVE_END_INT_ENA_V << PMU_MODEM_SWITCH_ACTIVE_END_INT_ENA_S)
+#define PMU_MODEM_SWITCH_ACTIVE_END_INT_ENA_V  0x00000001U
+#define PMU_MODEM_SWITCH_ACTIVE_END_INT_ENA_S  21
+/** PMU_SLEEP_SWITCH_ACTIVE_END_INT_ENA : R/W; bitpos: [22]; default: 0;
+ *  need_des
+ */
+#define PMU_SLEEP_SWITCH_ACTIVE_END_INT_ENA    (BIT(22))
+#define PMU_SLEEP_SWITCH_ACTIVE_END_INT_ENA_M  (PMU_SLEEP_SWITCH_ACTIVE_END_INT_ENA_V << PMU_SLEEP_SWITCH_ACTIVE_END_INT_ENA_S)
+#define PMU_SLEEP_SWITCH_ACTIVE_END_INT_ENA_V  0x00000001U
+#define PMU_SLEEP_SWITCH_ACTIVE_END_INT_ENA_S  22
+/** PMU_SLEEP_SWITCH_MODEM_END_INT_ENA : R/W; bitpos: [23]; default: 0;
+ *  need_des
+ */
+#define PMU_SLEEP_SWITCH_MODEM_END_INT_ENA    (BIT(23))
+#define PMU_SLEEP_SWITCH_MODEM_END_INT_ENA_M  (PMU_SLEEP_SWITCH_MODEM_END_INT_ENA_V << PMU_SLEEP_SWITCH_MODEM_END_INT_ENA_S)
+#define PMU_SLEEP_SWITCH_MODEM_END_INT_ENA_V  0x00000001U
+#define PMU_SLEEP_SWITCH_MODEM_END_INT_ENA_S  23
+/** PMU_MODEM_SWITCH_SLEEP_END_INT_ENA : R/W; bitpos: [24]; default: 0;
+ *  need_des
+ */
+#define PMU_MODEM_SWITCH_SLEEP_END_INT_ENA    (BIT(24))
+#define PMU_MODEM_SWITCH_SLEEP_END_INT_ENA_M  (PMU_MODEM_SWITCH_SLEEP_END_INT_ENA_V << PMU_MODEM_SWITCH_SLEEP_END_INT_ENA_S)
+#define PMU_MODEM_SWITCH_SLEEP_END_INT_ENA_V  0x00000001U
+#define PMU_MODEM_SWITCH_SLEEP_END_INT_ENA_S  24
+/** PMU_ACTIVE_SWITCH_SLEEP_END_INT_ENA : R/W; bitpos: [25]; default: 0;
+ *  need_des
+ */
+#define PMU_ACTIVE_SWITCH_SLEEP_END_INT_ENA    (BIT(25))
+#define PMU_ACTIVE_SWITCH_SLEEP_END_INT_ENA_M  (PMU_ACTIVE_SWITCH_SLEEP_END_INT_ENA_V << PMU_ACTIVE_SWITCH_SLEEP_END_INT_ENA_S)
+#define PMU_ACTIVE_SWITCH_SLEEP_END_INT_ENA_V  0x00000001U
+#define PMU_ACTIVE_SWITCH_SLEEP_END_INT_ENA_S  25
+/** PMU_MODEM_SWITCH_ACTIVE_START_INT_ENA : R/W; bitpos: [26]; default: 0;
+ *  need_des
+ */
+#define PMU_MODEM_SWITCH_ACTIVE_START_INT_ENA    (BIT(26))
+#define PMU_MODEM_SWITCH_ACTIVE_START_INT_ENA_M  (PMU_MODEM_SWITCH_ACTIVE_START_INT_ENA_V << PMU_MODEM_SWITCH_ACTIVE_START_INT_ENA_S)
+#define PMU_MODEM_SWITCH_ACTIVE_START_INT_ENA_V  0x00000001U
+#define PMU_MODEM_SWITCH_ACTIVE_START_INT_ENA_S  26
+/** PMU_SLEEP_SWITCH_ACTIVE_START_INT_ENA : R/W; bitpos: [27]; default: 0;
+ *  need_des
+ */
+#define PMU_SLEEP_SWITCH_ACTIVE_START_INT_ENA    (BIT(27))
+#define PMU_SLEEP_SWITCH_ACTIVE_START_INT_ENA_M  (PMU_SLEEP_SWITCH_ACTIVE_START_INT_ENA_V << PMU_SLEEP_SWITCH_ACTIVE_START_INT_ENA_S)
+#define PMU_SLEEP_SWITCH_ACTIVE_START_INT_ENA_V  0x00000001U
+#define PMU_SLEEP_SWITCH_ACTIVE_START_INT_ENA_S  27
+/** PMU_SLEEP_SWITCH_MODEM_START_INT_ENA : R/W; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define PMU_SLEEP_SWITCH_MODEM_START_INT_ENA    (BIT(28))
+#define PMU_SLEEP_SWITCH_MODEM_START_INT_ENA_M  (PMU_SLEEP_SWITCH_MODEM_START_INT_ENA_V << PMU_SLEEP_SWITCH_MODEM_START_INT_ENA_S)
+#define PMU_SLEEP_SWITCH_MODEM_START_INT_ENA_V  0x00000001U
+#define PMU_SLEEP_SWITCH_MODEM_START_INT_ENA_S  28
+/** PMU_MODEM_SWITCH_SLEEP_START_INT_ENA : R/W; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define PMU_MODEM_SWITCH_SLEEP_START_INT_ENA    (BIT(29))
+#define PMU_MODEM_SWITCH_SLEEP_START_INT_ENA_M  (PMU_MODEM_SWITCH_SLEEP_START_INT_ENA_V << PMU_MODEM_SWITCH_SLEEP_START_INT_ENA_S)
+#define PMU_MODEM_SWITCH_SLEEP_START_INT_ENA_V  0x00000001U
+#define PMU_MODEM_SWITCH_SLEEP_START_INT_ENA_S  29
+/** PMU_ACTIVE_SWITCH_SLEEP_START_INT_ENA : R/W; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_ACTIVE_SWITCH_SLEEP_START_INT_ENA    (BIT(30))
+#define PMU_ACTIVE_SWITCH_SLEEP_START_INT_ENA_M  (PMU_ACTIVE_SWITCH_SLEEP_START_INT_ENA_V << PMU_ACTIVE_SWITCH_SLEEP_START_INT_ENA_S)
+#define PMU_ACTIVE_SWITCH_SLEEP_START_INT_ENA_V  0x00000001U
+#define PMU_ACTIVE_SWITCH_SLEEP_START_INT_ENA_S  30
+/** PMU_HP_SW_TRIGGER_INT_ENA : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SW_TRIGGER_INT_ENA    (BIT(31))
+#define PMU_HP_SW_TRIGGER_INT_ENA_M  (PMU_HP_SW_TRIGGER_INT_ENA_V << PMU_HP_SW_TRIGGER_INT_ENA_S)
+#define PMU_HP_SW_TRIGGER_INT_ENA_V  0x00000001U
+#define PMU_HP_SW_TRIGGER_INT_ENA_S  31
+
+/** PMU_LP_INT_CLR_REG register
+ *  need_des
+ */
+#define PMU_LP_INT_CLR_REG (DR_REG_PMU_BASE + 0x178)
+/** PMU_LP_CPU_WAKEUP_INT_CLR : WT; bitpos: [20]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_CPU_WAKEUP_INT_CLR    (BIT(20))
+#define PMU_LP_CPU_WAKEUP_INT_CLR_M  (PMU_LP_CPU_WAKEUP_INT_CLR_V << PMU_LP_CPU_WAKEUP_INT_CLR_S)
+#define PMU_LP_CPU_WAKEUP_INT_CLR_V  0x00000001U
+#define PMU_LP_CPU_WAKEUP_INT_CLR_S  20
+/** PMU_MODEM_SWITCH_ACTIVE_END_INT_CLR : WT; bitpos: [21]; default: 0;
+ *  need_des
+ */
+#define PMU_MODEM_SWITCH_ACTIVE_END_INT_CLR    (BIT(21))
+#define PMU_MODEM_SWITCH_ACTIVE_END_INT_CLR_M  (PMU_MODEM_SWITCH_ACTIVE_END_INT_CLR_V << PMU_MODEM_SWITCH_ACTIVE_END_INT_CLR_S)
+#define PMU_MODEM_SWITCH_ACTIVE_END_INT_CLR_V  0x00000001U
+#define PMU_MODEM_SWITCH_ACTIVE_END_INT_CLR_S  21
+/** PMU_SLEEP_SWITCH_ACTIVE_END_INT_CLR : WT; bitpos: [22]; default: 0;
+ *  need_des
+ */
+#define PMU_SLEEP_SWITCH_ACTIVE_END_INT_CLR    (BIT(22))
+#define PMU_SLEEP_SWITCH_ACTIVE_END_INT_CLR_M  (PMU_SLEEP_SWITCH_ACTIVE_END_INT_CLR_V << PMU_SLEEP_SWITCH_ACTIVE_END_INT_CLR_S)
+#define PMU_SLEEP_SWITCH_ACTIVE_END_INT_CLR_V  0x00000001U
+#define PMU_SLEEP_SWITCH_ACTIVE_END_INT_CLR_S  22
+/** PMU_SLEEP_SWITCH_MODEM_END_INT_CLR : WT; bitpos: [23]; default: 0;
+ *  need_des
+ */
+#define PMU_SLEEP_SWITCH_MODEM_END_INT_CLR    (BIT(23))
+#define PMU_SLEEP_SWITCH_MODEM_END_INT_CLR_M  (PMU_SLEEP_SWITCH_MODEM_END_INT_CLR_V << PMU_SLEEP_SWITCH_MODEM_END_INT_CLR_S)
+#define PMU_SLEEP_SWITCH_MODEM_END_INT_CLR_V  0x00000001U
+#define PMU_SLEEP_SWITCH_MODEM_END_INT_CLR_S  23
+/** PMU_MODEM_SWITCH_SLEEP_END_INT_CLR : WT; bitpos: [24]; default: 0;
+ *  need_des
+ */
+#define PMU_MODEM_SWITCH_SLEEP_END_INT_CLR    (BIT(24))
+#define PMU_MODEM_SWITCH_SLEEP_END_INT_CLR_M  (PMU_MODEM_SWITCH_SLEEP_END_INT_CLR_V << PMU_MODEM_SWITCH_SLEEP_END_INT_CLR_S)
+#define PMU_MODEM_SWITCH_SLEEP_END_INT_CLR_V  0x00000001U
+#define PMU_MODEM_SWITCH_SLEEP_END_INT_CLR_S  24
+/** PMU_ACTIVE_SWITCH_SLEEP_END_INT_CLR : WT; bitpos: [25]; default: 0;
+ *  need_des
+ */
+#define PMU_ACTIVE_SWITCH_SLEEP_END_INT_CLR    (BIT(25))
+#define PMU_ACTIVE_SWITCH_SLEEP_END_INT_CLR_M  (PMU_ACTIVE_SWITCH_SLEEP_END_INT_CLR_V << PMU_ACTIVE_SWITCH_SLEEP_END_INT_CLR_S)
+#define PMU_ACTIVE_SWITCH_SLEEP_END_INT_CLR_V  0x00000001U
+#define PMU_ACTIVE_SWITCH_SLEEP_END_INT_CLR_S  25
+/** PMU_MODEM_SWITCH_ACTIVE_START_INT_CLR : WT; bitpos: [26]; default: 0;
+ *  need_des
+ */
+#define PMU_MODEM_SWITCH_ACTIVE_START_INT_CLR    (BIT(26))
+#define PMU_MODEM_SWITCH_ACTIVE_START_INT_CLR_M  (PMU_MODEM_SWITCH_ACTIVE_START_INT_CLR_V << PMU_MODEM_SWITCH_ACTIVE_START_INT_CLR_S)
+#define PMU_MODEM_SWITCH_ACTIVE_START_INT_CLR_V  0x00000001U
+#define PMU_MODEM_SWITCH_ACTIVE_START_INT_CLR_S  26
+/** PMU_SLEEP_SWITCH_ACTIVE_START_INT_CLR : WT; bitpos: [27]; default: 0;
+ *  need_des
+ */
+#define PMU_SLEEP_SWITCH_ACTIVE_START_INT_CLR    (BIT(27))
+#define PMU_SLEEP_SWITCH_ACTIVE_START_INT_CLR_M  (PMU_SLEEP_SWITCH_ACTIVE_START_INT_CLR_V << PMU_SLEEP_SWITCH_ACTIVE_START_INT_CLR_S)
+#define PMU_SLEEP_SWITCH_ACTIVE_START_INT_CLR_V  0x00000001U
+#define PMU_SLEEP_SWITCH_ACTIVE_START_INT_CLR_S  27
+/** PMU_SLEEP_SWITCH_MODEM_START_INT_CLR : WT; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define PMU_SLEEP_SWITCH_MODEM_START_INT_CLR    (BIT(28))
+#define PMU_SLEEP_SWITCH_MODEM_START_INT_CLR_M  (PMU_SLEEP_SWITCH_MODEM_START_INT_CLR_V << PMU_SLEEP_SWITCH_MODEM_START_INT_CLR_S)
+#define PMU_SLEEP_SWITCH_MODEM_START_INT_CLR_V  0x00000001U
+#define PMU_SLEEP_SWITCH_MODEM_START_INT_CLR_S  28
+/** PMU_MODEM_SWITCH_SLEEP_START_INT_CLR : WT; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define PMU_MODEM_SWITCH_SLEEP_START_INT_CLR    (BIT(29))
+#define PMU_MODEM_SWITCH_SLEEP_START_INT_CLR_M  (PMU_MODEM_SWITCH_SLEEP_START_INT_CLR_V << PMU_MODEM_SWITCH_SLEEP_START_INT_CLR_S)
+#define PMU_MODEM_SWITCH_SLEEP_START_INT_CLR_V  0x00000001U
+#define PMU_MODEM_SWITCH_SLEEP_START_INT_CLR_S  29
+/** PMU_ACTIVE_SWITCH_SLEEP_START_INT_CLR : WT; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_ACTIVE_SWITCH_SLEEP_START_INT_CLR    (BIT(30))
+#define PMU_ACTIVE_SWITCH_SLEEP_START_INT_CLR_M  (PMU_ACTIVE_SWITCH_SLEEP_START_INT_CLR_V << PMU_ACTIVE_SWITCH_SLEEP_START_INT_CLR_S)
+#define PMU_ACTIVE_SWITCH_SLEEP_START_INT_CLR_V  0x00000001U
+#define PMU_ACTIVE_SWITCH_SLEEP_START_INT_CLR_S  30
+/** PMU_HP_SW_TRIGGER_INT_CLR : WT; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_SW_TRIGGER_INT_CLR    (BIT(31))
+#define PMU_HP_SW_TRIGGER_INT_CLR_M  (PMU_HP_SW_TRIGGER_INT_CLR_V << PMU_HP_SW_TRIGGER_INT_CLR_S)
+#define PMU_HP_SW_TRIGGER_INT_CLR_V  0x00000001U
+#define PMU_HP_SW_TRIGGER_INT_CLR_S  31
+
+/** PMU_LP_CPU_PWR0_REG register
+ *  need_des
+ */
+#define PMU_LP_CPU_PWR0_REG (DR_REG_PMU_BASE + 0x17c)
+/** PMU_LP_CPU_WAITI_RDY : RO; bitpos: [0]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_CPU_WAITI_RDY    (BIT(0))
+#define PMU_LP_CPU_WAITI_RDY_M  (PMU_LP_CPU_WAITI_RDY_V << PMU_LP_CPU_WAITI_RDY_S)
+#define PMU_LP_CPU_WAITI_RDY_V  0x00000001U
+#define PMU_LP_CPU_WAITI_RDY_S  0
+/** PMU_LP_CPU_STALL_RDY : RO; bitpos: [1]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_CPU_STALL_RDY    (BIT(1))
+#define PMU_LP_CPU_STALL_RDY_M  (PMU_LP_CPU_STALL_RDY_V << PMU_LP_CPU_STALL_RDY_S)
+#define PMU_LP_CPU_STALL_RDY_V  0x00000001U
+#define PMU_LP_CPU_STALL_RDY_S  1
+/** PMU_LP_CPU_FORCE_STALL : R/W; bitpos: [18]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_CPU_FORCE_STALL    (BIT(18))
+#define PMU_LP_CPU_FORCE_STALL_M  (PMU_LP_CPU_FORCE_STALL_V << PMU_LP_CPU_FORCE_STALL_S)
+#define PMU_LP_CPU_FORCE_STALL_V  0x00000001U
+#define PMU_LP_CPU_FORCE_STALL_S  18
+/** PMU_LP_CPU_SLP_WAITI_FLAG_EN : R/W; bitpos: [19]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_CPU_SLP_WAITI_FLAG_EN    (BIT(19))
+#define PMU_LP_CPU_SLP_WAITI_FLAG_EN_M  (PMU_LP_CPU_SLP_WAITI_FLAG_EN_V << PMU_LP_CPU_SLP_WAITI_FLAG_EN_S)
+#define PMU_LP_CPU_SLP_WAITI_FLAG_EN_V  0x00000001U
+#define PMU_LP_CPU_SLP_WAITI_FLAG_EN_S  19
+/** PMU_LP_CPU_SLP_STALL_FLAG_EN : R/W; bitpos: [20]; default: 1;
+ *  need_des
+ */
+#define PMU_LP_CPU_SLP_STALL_FLAG_EN    (BIT(20))
+#define PMU_LP_CPU_SLP_STALL_FLAG_EN_M  (PMU_LP_CPU_SLP_STALL_FLAG_EN_V << PMU_LP_CPU_SLP_STALL_FLAG_EN_S)
+#define PMU_LP_CPU_SLP_STALL_FLAG_EN_V  0x00000001U
+#define PMU_LP_CPU_SLP_STALL_FLAG_EN_S  20
+/** PMU_LP_CPU_SLP_STALL_WAIT : R/W; bitpos: [28:21]; default: 255;
+ *  need_des
+ */
+#define PMU_LP_CPU_SLP_STALL_WAIT    0x000000FFU
+#define PMU_LP_CPU_SLP_STALL_WAIT_M  (PMU_LP_CPU_SLP_STALL_WAIT_V << PMU_LP_CPU_SLP_STALL_WAIT_S)
+#define PMU_LP_CPU_SLP_STALL_WAIT_V  0x000000FFU
+#define PMU_LP_CPU_SLP_STALL_WAIT_S  21
+/** PMU_LP_CPU_SLP_STALL_EN : R/W; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_CPU_SLP_STALL_EN    (BIT(29))
+#define PMU_LP_CPU_SLP_STALL_EN_M  (PMU_LP_CPU_SLP_STALL_EN_V << PMU_LP_CPU_SLP_STALL_EN_S)
+#define PMU_LP_CPU_SLP_STALL_EN_V  0x00000001U
+#define PMU_LP_CPU_SLP_STALL_EN_S  29
+/** PMU_LP_CPU_SLP_RESET_EN : R/W; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_CPU_SLP_RESET_EN    (BIT(30))
+#define PMU_LP_CPU_SLP_RESET_EN_M  (PMU_LP_CPU_SLP_RESET_EN_V << PMU_LP_CPU_SLP_RESET_EN_S)
+#define PMU_LP_CPU_SLP_RESET_EN_V  0x00000001U
+#define PMU_LP_CPU_SLP_RESET_EN_S  30
+/** PMU_LP_CPU_SLP_BYPASS_INTR_EN : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_CPU_SLP_BYPASS_INTR_EN    (BIT(31))
+#define PMU_LP_CPU_SLP_BYPASS_INTR_EN_M  (PMU_LP_CPU_SLP_BYPASS_INTR_EN_V << PMU_LP_CPU_SLP_BYPASS_INTR_EN_S)
+#define PMU_LP_CPU_SLP_BYPASS_INTR_EN_V  0x00000001U
+#define PMU_LP_CPU_SLP_BYPASS_INTR_EN_S  31
+
+/** PMU_LP_CPU_PWR1_REG register
+ *  need_des
+ */
+#define PMU_LP_CPU_PWR1_REG (DR_REG_PMU_BASE + 0x180)
+/** PMU_LP_CPU_WAKEUP_EN : R/W; bitpos: [15:0]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_CPU_WAKEUP_EN    0x0000FFFFU
+#define PMU_LP_CPU_WAKEUP_EN_M  (PMU_LP_CPU_WAKEUP_EN_V << PMU_LP_CPU_WAKEUP_EN_S)
+#define PMU_LP_CPU_WAKEUP_EN_V  0x0000FFFFU
+#define PMU_LP_CPU_WAKEUP_EN_S  0
+/** PMU_LP_CPU_SLEEP_REQ : WT; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_CPU_SLEEP_REQ    (BIT(31))
+#define PMU_LP_CPU_SLEEP_REQ_M  (PMU_LP_CPU_SLEEP_REQ_V << PMU_LP_CPU_SLEEP_REQ_S)
+#define PMU_LP_CPU_SLEEP_REQ_V  0x00000001U
+#define PMU_LP_CPU_SLEEP_REQ_S  31
+
+/** PMU_HP_LP_CPU_COMM_REG register
+ *  need_des
+ */
+#define PMU_HP_LP_CPU_COMM_REG (DR_REG_PMU_BASE + 0x184)
+/** PMU_LP_TRIGGER_HP : WT; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_TRIGGER_HP    (BIT(30))
+#define PMU_LP_TRIGGER_HP_M  (PMU_LP_TRIGGER_HP_V << PMU_LP_TRIGGER_HP_S)
+#define PMU_LP_TRIGGER_HP_V  0x00000001U
+#define PMU_LP_TRIGGER_HP_S  30
+/** PMU_HP_TRIGGER_LP : WT; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_HP_TRIGGER_LP    (BIT(31))
+#define PMU_HP_TRIGGER_LP_M  (PMU_HP_TRIGGER_LP_V << PMU_HP_TRIGGER_LP_S)
+#define PMU_HP_TRIGGER_LP_V  0x00000001U
+#define PMU_HP_TRIGGER_LP_S  31
+
+/** PMU_HP_REGULATOR_CFG_REG register
+ *  need_des
+ */
+#define PMU_HP_REGULATOR_CFG_REG (DR_REG_PMU_BASE + 0x188)
+/** PMU_DIG_REGULATOR_EN_CAL : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_DIG_REGULATOR_EN_CAL    (BIT(31))
+#define PMU_DIG_REGULATOR_EN_CAL_M  (PMU_DIG_REGULATOR_EN_CAL_V << PMU_DIG_REGULATOR_EN_CAL_S)
+#define PMU_DIG_REGULATOR_EN_CAL_V  0x00000001U
+#define PMU_DIG_REGULATOR_EN_CAL_S  31
+
+/** PMU_MAIN_STATE_REG register
+ *  need_des
+ */
+#define PMU_MAIN_STATE_REG (DR_REG_PMU_BASE + 0x18c)
+/** PMU_MAIN_LAST_ST_STATE : RO; bitpos: [17:11]; default: 1;
+ *  need_des
+ */
+#define PMU_MAIN_LAST_ST_STATE    0x0000007FU
+#define PMU_MAIN_LAST_ST_STATE_M  (PMU_MAIN_LAST_ST_STATE_V << PMU_MAIN_LAST_ST_STATE_S)
+#define PMU_MAIN_LAST_ST_STATE_V  0x0000007FU
+#define PMU_MAIN_LAST_ST_STATE_S  11
+/** PMU_MAIN_TAR_ST_STATE : RO; bitpos: [24:18]; default: 4;
+ *  need_des
+ */
+#define PMU_MAIN_TAR_ST_STATE    0x0000007FU
+#define PMU_MAIN_TAR_ST_STATE_M  (PMU_MAIN_TAR_ST_STATE_V << PMU_MAIN_TAR_ST_STATE_S)
+#define PMU_MAIN_TAR_ST_STATE_V  0x0000007FU
+#define PMU_MAIN_TAR_ST_STATE_S  18
+/** PMU_MAIN_CUR_ST_STATE : RO; bitpos: [31:25]; default: 4;
+ *  need_des
+ */
+#define PMU_MAIN_CUR_ST_STATE    0x0000007FU
+#define PMU_MAIN_CUR_ST_STATE_M  (PMU_MAIN_CUR_ST_STATE_V << PMU_MAIN_CUR_ST_STATE_S)
+#define PMU_MAIN_CUR_ST_STATE_V  0x0000007FU
+#define PMU_MAIN_CUR_ST_STATE_S  25
+
+/** PMU_PWR_STATE_REG register
+ *  need_des
+ */
+#define PMU_PWR_STATE_REG (DR_REG_PMU_BASE + 0x190)
+/** PMU_BACKUP_ST_STATE : RO; bitpos: [17:13]; default: 1;
+ *  need_des
+ */
+#define PMU_BACKUP_ST_STATE    0x0000001FU
+#define PMU_BACKUP_ST_STATE_M  (PMU_BACKUP_ST_STATE_V << PMU_BACKUP_ST_STATE_S)
+#define PMU_BACKUP_ST_STATE_V  0x0000001FU
+#define PMU_BACKUP_ST_STATE_S  13
+/** PMU_LP_PWR_ST_STATE : RO; bitpos: [22:18]; default: 0;
+ *  need_des
+ */
+#define PMU_LP_PWR_ST_STATE    0x0000001FU
+#define PMU_LP_PWR_ST_STATE_M  (PMU_LP_PWR_ST_STATE_V << PMU_LP_PWR_ST_STATE_S)
+#define PMU_LP_PWR_ST_STATE_V  0x0000001FU
+#define PMU_LP_PWR_ST_STATE_S  18
+/** PMU_HP_PWR_ST_STATE : RO; bitpos: [31:23]; default: 1;
+ *  need_des
+ */
+#define PMU_HP_PWR_ST_STATE    0x000001FFU
+#define PMU_HP_PWR_ST_STATE_M  (PMU_HP_PWR_ST_STATE_V << PMU_HP_PWR_ST_STATE_S)
+#define PMU_HP_PWR_ST_STATE_V  0x000001FFU
+#define PMU_HP_PWR_ST_STATE_S  23
+
+/** PMU_CLK_STATE0_REG register
+ *  need_des
+ */
+#define PMU_CLK_STATE0_REG (DR_REG_PMU_BASE + 0x194)
+/** PMU_STABLE_XPD_BBPLL_STATE : RO; bitpos: [0]; default: 1;
+ *  need_des
+ */
+#define PMU_STABLE_XPD_BBPLL_STATE    (BIT(0))
+#define PMU_STABLE_XPD_BBPLL_STATE_M  (PMU_STABLE_XPD_BBPLL_STATE_V << PMU_STABLE_XPD_BBPLL_STATE_S)
+#define PMU_STABLE_XPD_BBPLL_STATE_V  0x00000001U
+#define PMU_STABLE_XPD_BBPLL_STATE_S  0
+/** PMU_STABLE_XPD_XTAL_STATE : RO; bitpos: [1]; default: 1;
+ *  need_des
+ */
+#define PMU_STABLE_XPD_XTAL_STATE    (BIT(1))
+#define PMU_STABLE_XPD_XTAL_STATE_M  (PMU_STABLE_XPD_XTAL_STATE_V << PMU_STABLE_XPD_XTAL_STATE_S)
+#define PMU_STABLE_XPD_XTAL_STATE_V  0x00000001U
+#define PMU_STABLE_XPD_XTAL_STATE_S  1
+/** PMU_SYS_CLK_SLP_SEL_STATE : RO; bitpos: [15]; default: 0;
+ *  need_des
+ */
+#define PMU_SYS_CLK_SLP_SEL_STATE    (BIT(15))
+#define PMU_SYS_CLK_SLP_SEL_STATE_M  (PMU_SYS_CLK_SLP_SEL_STATE_V << PMU_SYS_CLK_SLP_SEL_STATE_S)
+#define PMU_SYS_CLK_SLP_SEL_STATE_V  0x00000001U
+#define PMU_SYS_CLK_SLP_SEL_STATE_S  15
+/** PMU_SYS_CLK_SEL_STATE : RO; bitpos: [17:16]; default: 0;
+ *  need_des
+ */
+#define PMU_SYS_CLK_SEL_STATE    0x00000003U
+#define PMU_SYS_CLK_SEL_STATE_M  (PMU_SYS_CLK_SEL_STATE_V << PMU_SYS_CLK_SEL_STATE_S)
+#define PMU_SYS_CLK_SEL_STATE_V  0x00000003U
+#define PMU_SYS_CLK_SEL_STATE_S  16
+/** PMU_SYS_CLK_NO_DIV_STATE : RO; bitpos: [18]; default: 0;
+ *  need_des
+ */
+#define PMU_SYS_CLK_NO_DIV_STATE    (BIT(18))
+#define PMU_SYS_CLK_NO_DIV_STATE_M  (PMU_SYS_CLK_NO_DIV_STATE_V << PMU_SYS_CLK_NO_DIV_STATE_S)
+#define PMU_SYS_CLK_NO_DIV_STATE_V  0x00000001U
+#define PMU_SYS_CLK_NO_DIV_STATE_S  18
+/** PMU_ICG_SYS_CLK_EN_STATE : RO; bitpos: [19]; default: 0;
+ *  need_des
+ */
+#define PMU_ICG_SYS_CLK_EN_STATE    (BIT(19))
+#define PMU_ICG_SYS_CLK_EN_STATE_M  (PMU_ICG_SYS_CLK_EN_STATE_V << PMU_ICG_SYS_CLK_EN_STATE_S)
+#define PMU_ICG_SYS_CLK_EN_STATE_V  0x00000001U
+#define PMU_ICG_SYS_CLK_EN_STATE_S  19
+/** PMU_ICG_MODEM_SWITCH_STATE : RO; bitpos: [20]; default: 0;
+ *  need_des
+ */
+#define PMU_ICG_MODEM_SWITCH_STATE    (BIT(20))
+#define PMU_ICG_MODEM_SWITCH_STATE_M  (PMU_ICG_MODEM_SWITCH_STATE_V << PMU_ICG_MODEM_SWITCH_STATE_S)
+#define PMU_ICG_MODEM_SWITCH_STATE_V  0x00000001U
+#define PMU_ICG_MODEM_SWITCH_STATE_S  20
+/** PMU_ICG_MODEM_CODE_STATE : RO; bitpos: [22:21]; default: 0;
+ *  need_des
+ */
+#define PMU_ICG_MODEM_CODE_STATE    0x00000003U
+#define PMU_ICG_MODEM_CODE_STATE_M  (PMU_ICG_MODEM_CODE_STATE_V << PMU_ICG_MODEM_CODE_STATE_S)
+#define PMU_ICG_MODEM_CODE_STATE_V  0x00000003U
+#define PMU_ICG_MODEM_CODE_STATE_S  21
+/** PMU_ICG_SLP_SEL_STATE : RO; bitpos: [23]; default: 0;
+ *  need_des
+ */
+#define PMU_ICG_SLP_SEL_STATE    (BIT(23))
+#define PMU_ICG_SLP_SEL_STATE_M  (PMU_ICG_SLP_SEL_STATE_V << PMU_ICG_SLP_SEL_STATE_S)
+#define PMU_ICG_SLP_SEL_STATE_V  0x00000001U
+#define PMU_ICG_SLP_SEL_STATE_S  23
+/** PMU_ICG_GLOBAL_XTAL_STATE : RO; bitpos: [24]; default: 0;
+ *  need_des
+ */
+#define PMU_ICG_GLOBAL_XTAL_STATE    (BIT(24))
+#define PMU_ICG_GLOBAL_XTAL_STATE_M  (PMU_ICG_GLOBAL_XTAL_STATE_V << PMU_ICG_GLOBAL_XTAL_STATE_S)
+#define PMU_ICG_GLOBAL_XTAL_STATE_V  0x00000001U
+#define PMU_ICG_GLOBAL_XTAL_STATE_S  24
+/** PMU_ICG_GLOBAL_PLL_STATE : RO; bitpos: [25]; default: 0;
+ *  need_des
+ */
+#define PMU_ICG_GLOBAL_PLL_STATE    (BIT(25))
+#define PMU_ICG_GLOBAL_PLL_STATE_M  (PMU_ICG_GLOBAL_PLL_STATE_V << PMU_ICG_GLOBAL_PLL_STATE_S)
+#define PMU_ICG_GLOBAL_PLL_STATE_V  0x00000001U
+#define PMU_ICG_GLOBAL_PLL_STATE_S  25
+/** PMU_ANA_I2C_ISO_EN_STATE : RO; bitpos: [26]; default: 0;
+ *  need_des
+ */
+#define PMU_ANA_I2C_ISO_EN_STATE    (BIT(26))
+#define PMU_ANA_I2C_ISO_EN_STATE_M  (PMU_ANA_I2C_ISO_EN_STATE_V << PMU_ANA_I2C_ISO_EN_STATE_S)
+#define PMU_ANA_I2C_ISO_EN_STATE_V  0x00000001U
+#define PMU_ANA_I2C_ISO_EN_STATE_S  26
+/** PMU_ANA_I2C_RETENTION_STATE : RO; bitpos: [27]; default: 0;
+ *  need_des
+ */
+#define PMU_ANA_I2C_RETENTION_STATE    (BIT(27))
+#define PMU_ANA_I2C_RETENTION_STATE_M  (PMU_ANA_I2C_RETENTION_STATE_V << PMU_ANA_I2C_RETENTION_STATE_S)
+#define PMU_ANA_I2C_RETENTION_STATE_V  0x00000001U
+#define PMU_ANA_I2C_RETENTION_STATE_S  27
+/** PMU_ANA_XPD_BB_I2C_STATE : RO; bitpos: [28]; default: 0;
+ *  need_des
+ */
+#define PMU_ANA_XPD_BB_I2C_STATE    (BIT(28))
+#define PMU_ANA_XPD_BB_I2C_STATE_M  (PMU_ANA_XPD_BB_I2C_STATE_V << PMU_ANA_XPD_BB_I2C_STATE_S)
+#define PMU_ANA_XPD_BB_I2C_STATE_V  0x00000001U
+#define PMU_ANA_XPD_BB_I2C_STATE_S  28
+/** PMU_ANA_XPD_BBPLL_I2C_STATE : RO; bitpos: [29]; default: 0;
+ *  need_des
+ */
+#define PMU_ANA_XPD_BBPLL_I2C_STATE    (BIT(29))
+#define PMU_ANA_XPD_BBPLL_I2C_STATE_M  (PMU_ANA_XPD_BBPLL_I2C_STATE_V << PMU_ANA_XPD_BBPLL_I2C_STATE_S)
+#define PMU_ANA_XPD_BBPLL_I2C_STATE_V  0x00000001U
+#define PMU_ANA_XPD_BBPLL_I2C_STATE_S  29
+/** PMU_ANA_XPD_BBPLL_STATE : RO; bitpos: [30]; default: 0;
+ *  need_des
+ */
+#define PMU_ANA_XPD_BBPLL_STATE    (BIT(30))
+#define PMU_ANA_XPD_BBPLL_STATE_M  (PMU_ANA_XPD_BBPLL_STATE_V << PMU_ANA_XPD_BBPLL_STATE_S)
+#define PMU_ANA_XPD_BBPLL_STATE_V  0x00000001U
+#define PMU_ANA_XPD_BBPLL_STATE_S  30
+/** PMU_ANA_XPD_XTAL_STATE : RO; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_ANA_XPD_XTAL_STATE    (BIT(31))
+#define PMU_ANA_XPD_XTAL_STATE_M  (PMU_ANA_XPD_XTAL_STATE_V << PMU_ANA_XPD_XTAL_STATE_S)
+#define PMU_ANA_XPD_XTAL_STATE_V  0x00000001U
+#define PMU_ANA_XPD_XTAL_STATE_S  31
+
+/** PMU_CLK_STATE1_REG register
+ *  need_des
+ */
+#define PMU_CLK_STATE1_REG (DR_REG_PMU_BASE + 0x198)
+/** PMU_ICG_FUNC_EN_STATE : RO; bitpos: [31:0]; default: 4294967295;
+ *  need_des
+ */
+#define PMU_ICG_FUNC_EN_STATE    0xFFFFFFFFU
+#define PMU_ICG_FUNC_EN_STATE_M  (PMU_ICG_FUNC_EN_STATE_V << PMU_ICG_FUNC_EN_STATE_S)
+#define PMU_ICG_FUNC_EN_STATE_V  0xFFFFFFFFU
+#define PMU_ICG_FUNC_EN_STATE_S  0
+
+/** PMU_CLK_STATE2_REG register
+ *  need_des
+ */
+#define PMU_CLK_STATE2_REG (DR_REG_PMU_BASE + 0x19c)
+/** PMU_ICG_APB_EN_STATE : RO; bitpos: [31:0]; default: 4294967295;
+ *  need_des
+ */
+#define PMU_ICG_APB_EN_STATE    0xFFFFFFFFU
+#define PMU_ICG_APB_EN_STATE_M  (PMU_ICG_APB_EN_STATE_V << PMU_ICG_APB_EN_STATE_S)
+#define PMU_ICG_APB_EN_STATE_V  0xFFFFFFFFU
+#define PMU_ICG_APB_EN_STATE_S  0
+
+/** PMU_VDD_SPI_STATUS_REG register
+ *  need_des
+ */
+#define PMU_VDD_SPI_STATUS_REG (DR_REG_PMU_BASE + 0x1a0)
+/** PMU_STABLE_VDD_SPI_PWR_DRV : RO; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_STABLE_VDD_SPI_PWR_DRV    (BIT(31))
+#define PMU_STABLE_VDD_SPI_PWR_DRV_M  (PMU_STABLE_VDD_SPI_PWR_DRV_V << PMU_STABLE_VDD_SPI_PWR_DRV_S)
+#define PMU_STABLE_VDD_SPI_PWR_DRV_V  0x00000001U
+#define PMU_STABLE_VDD_SPI_PWR_DRV_S  31
+
+/** PMU_DATE_REG register
+ *  need_des
+ */
+#define PMU_DATE_REG (DR_REG_PMU_BASE + 0x3fc)
+/** PMU_PMU_DATE : R/W; bitpos: [30:0]; default: 35676752;
+ *  need_des
+ */
+#define PMU_PMU_DATE    0x7FFFFFFFU
+#define PMU_PMU_DATE_M  (PMU_PMU_DATE_V << PMU_PMU_DATE_S)
+#define PMU_PMU_DATE_V  0x7FFFFFFFU
+#define PMU_PMU_DATE_S  0
+/** PMU_CLK_EN : R/W; bitpos: [31]; default: 0;
+ *  need_des
+ */
+#define PMU_CLK_EN    (BIT(31))
+#define PMU_CLK_EN_M  (PMU_CLK_EN_V << PMU_CLK_EN_S)
+#define PMU_CLK_EN_V  0x00000001U
+#define PMU_CLK_EN_S  31
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/pmu_struct.h b/components/soc/esp32c6/include/soc/pmu_struct.h
new file mode 100644
index 0000000000..f265b8fd00
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/pmu_struct.h
@@ -0,0 +1,2818 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: configure_register */
+/** Type of hp_active_dig_power register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:21;
+        /** hp_active_vdd_spi_pd_en : R/W; bitpos: [21]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_vdd_spi_pd_en:1;
+        /** hp_active_hp_mem_dslp : R/W; bitpos: [22]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_hp_mem_dslp:1;
+        /** hp_active_pd_hp_mem_pd_en : R/W; bitpos: [26:23]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_pd_hp_mem_pd_en:4;
+        /** hp_active_pd_hp_wifi_pd_en : R/W; bitpos: [27]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_pd_hp_wifi_pd_en:1;
+        uint32_t reserved_28:1;
+        /** hp_active_pd_hp_cpu_pd_en : R/W; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_pd_hp_cpu_pd_en:1;
+        /** hp_active_pd_hp_aon_pd_en : R/W; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_pd_hp_aon_pd_en:1;
+        /** hp_active_pd_top_pd_en : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_pd_top_pd_en:1;
+    };
+    uint32_t val;
+} pmu_hp_active_dig_power_reg_t;
+
+/** Type of hp_active_icg_hp_func register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** hp_active_dig_icg_func_en : R/W; bitpos: [31:0]; default: 4294967295;
+         *  need_des
+         */
+        uint32_t hp_active_dig_icg_func_en:32;
+    };
+    uint32_t val;
+} pmu_hp_active_icg_hp_func_reg_t;
+
+/** Type of hp_active_icg_hp_apb register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** hp_active_dig_icg_apb_en : R/W; bitpos: [31:0]; default: 4294967295;
+         *  need_des
+         */
+        uint32_t hp_active_dig_icg_apb_en:32;
+    };
+    uint32_t val;
+} pmu_hp_active_icg_hp_apb_reg_t;
+
+/** Type of hp_active_icg_modem register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:30;
+        /** hp_active_dig_icg_modem_code : R/W; bitpos: [31:30]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_dig_icg_modem_code:2;
+    };
+    uint32_t val;
+} pmu_hp_active_icg_modem_reg_t;
+
+/** Type of hp_active_hp_sys_cntl register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:24;
+        /** hp_active_uart_wakeup_en : R/W; bitpos: [24]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_uart_wakeup_en:1;
+        /** hp_active_lp_pad_hold_all : R/W; bitpos: [25]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_lp_pad_hold_all:1;
+        /** hp_active_hp_pad_hold_all : R/W; bitpos: [26]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_hp_pad_hold_all:1;
+        /** hp_active_dig_pad_slp_sel : R/W; bitpos: [27]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_dig_pad_slp_sel:1;
+        /** hp_active_dig_pause_wdt : R/W; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_dig_pause_wdt:1;
+        /** hp_active_dig_cpu_stall : R/W; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_dig_cpu_stall:1;
+        uint32_t reserved_30:2;
+    };
+    uint32_t val;
+} pmu_hp_active_hp_sys_cntl_reg_t;
+
+/** Type of hp_active_hp_ck_power register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:26;
+        /** hp_active_i2c_iso_en : R/W; bitpos: [26]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_i2c_iso_en:1;
+        /** hp_active_i2c_retention : R/W; bitpos: [27]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_i2c_retention:1;
+        /** hp_active_xpd_bb_i2c : R/W; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_xpd_bb_i2c:1;
+        /** hp_active_xpd_bbpll_i2c : R/W; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_xpd_bbpll_i2c:1;
+        /** hp_active_xpd_bbpll : R/W; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_xpd_bbpll:1;
+        uint32_t reserved_31:1;
+    };
+    uint32_t val;
+} pmu_hp_active_hp_ck_power_reg_t;
+
+/** Type of hp_active_bias register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:25;
+        /** hp_active_xpd_bias : R/W; bitpos: [25]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_xpd_bias:1;
+        /** hp_active_dbg_atten : R/W; bitpos: [29:26]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_dbg_atten:4;
+        /** hp_active_pd_cur : R/W; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_pd_cur:1;
+        /** hp_active_bias_sleep : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_bias_sleep:1;
+    };
+    uint32_t val;
+} pmu_hp_active_bias_reg_t;
+
+/** Type of hp_active_backup register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:4;
+        /** hp_sleep2active_backup_modem_clk_code : R/W; bitpos: [5:4]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep2active_backup_modem_clk_code:2;
+        /** hp_modem2active_backup_modem_clk_code : R/W; bitpos: [7:6]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem2active_backup_modem_clk_code:2;
+        uint32_t reserved_8:2;
+        /** hp_active_retention_mode : R/W; bitpos: [10]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_retention_mode:1;
+        /** hp_sleep2active_retention_en : R/W; bitpos: [11]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep2active_retention_en:1;
+        /** hp_modem2active_retention_en : R/W; bitpos: [12]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem2active_retention_en:1;
+        uint32_t reserved_13:1;
+        /** hp_sleep2active_backup_clk_sel : R/W; bitpos: [15:14]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep2active_backup_clk_sel:2;
+        /** hp_modem2active_backup_clk_sel : R/W; bitpos: [17:16]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem2active_backup_clk_sel:2;
+        uint32_t reserved_18:2;
+        /** hp_sleep2active_backup_mode : R/W; bitpos: [22:20]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep2active_backup_mode:3;
+        /** hp_modem2active_backup_mode : R/W; bitpos: [25:23]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem2active_backup_mode:3;
+        uint32_t reserved_26:3;
+        /** hp_sleep2active_backup_en : R/W; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep2active_backup_en:1;
+        /** hp_modem2active_backup_en : R/W; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem2active_backup_en:1;
+        uint32_t reserved_31:1;
+    };
+    uint32_t val;
+} pmu_hp_active_backup_reg_t;
+
+/** Type of hp_active_backup_clk register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** hp_active_backup_icg_func_en : R/W; bitpos: [31:0]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_backup_icg_func_en:32;
+    };
+    uint32_t val;
+} pmu_hp_active_backup_clk_reg_t;
+
+/** Type of hp_active_sysclk register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:26;
+        /** hp_active_dig_sys_clk_no_div : R/W; bitpos: [26]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_dig_sys_clk_no_div:1;
+        /** hp_active_icg_sys_clock_en : R/W; bitpos: [27]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_icg_sys_clock_en:1;
+        /** hp_active_sys_clk_slp_sel : R/W; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_sys_clk_slp_sel:1;
+        /** hp_active_icg_slp_sel : R/W; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_icg_slp_sel:1;
+        /** hp_active_dig_sys_clk_sel : R/W; bitpos: [31:30]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_dig_sys_clk_sel:2;
+    };
+    uint32_t val;
+} pmu_hp_active_sysclk_reg_t;
+
+/** Type of hp_active_hp_regulator0 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:4;
+        /** lp_dbias_vol : RO; bitpos: [8:4]; default: 24;
+         *  need_des
+         */
+        uint32_t lp_dbias_vol:5;
+        /** hp_dbias_vol : RO; bitpos: [13:9]; default: 24;
+         *  need_des
+         */
+        uint32_t hp_dbias_vol:5;
+        /** dig_regulator0_dbias_sel : R/W; bitpos: [14]; default: 1;
+         *  need_des
+         */
+        uint32_t dig_regulator0_dbias_sel:1;
+        /** dig_dbias_init : WT; bitpos: [15]; default: 0;
+         *  need_des
+         */
+        uint32_t dig_dbias_init:1;
+        /** hp_active_hp_regulator_slp_mem_xpd : R/W; bitpos: [16]; default: 1;
+         *  need_des
+         */
+        uint32_t hp_active_hp_regulator_slp_mem_xpd:1;
+        /** hp_active_hp_regulator_slp_logic_xpd : R/W; bitpos: [17]; default: 1;
+         *  need_des
+         */
+        uint32_t hp_active_hp_regulator_slp_logic_xpd:1;
+        /** hp_active_hp_regulator_xpd : R/W; bitpos: [18]; default: 1;
+         *  need_des
+         */
+        uint32_t hp_active_hp_regulator_xpd:1;
+        /** hp_active_hp_regulator_slp_mem_dbias : R/W; bitpos: [22:19]; default: 12;
+         *  need_des
+         */
+        uint32_t hp_active_hp_regulator_slp_mem_dbias:4;
+        /** hp_active_hp_regulator_slp_logic_dbias : R/W; bitpos: [26:23]; default: 12;
+         *  need_des
+         */
+        uint32_t hp_active_hp_regulator_slp_logic_dbias:4;
+        /** hp_active_hp_regulator_dbias : R/W; bitpos: [31:27]; default: 24;
+         *  need_des
+         */
+        uint32_t hp_active_hp_regulator_dbias:5;
+    };
+    uint32_t val;
+} pmu_hp_active_hp_regulator0_reg_t;
+
+/** Type of hp_active_hp_regulator1 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:8;
+        /** hp_active_hp_regulator_drv_b : R/W; bitpos: [31:8]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active_hp_regulator_drv_b:24;
+    };
+    uint32_t val;
+} pmu_hp_active_hp_regulator1_reg_t;
+
+/** Type of hp_active_xtal register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** hp_active_xpd_xtal : R/W; bitpos: [31]; default: 1;
+         *  need_des
+         */
+        uint32_t hp_active_xpd_xtal:1;
+    };
+    uint32_t val;
+} pmu_hp_active_xtal_reg_t;
+
+/** Type of hp_modem_dig_power register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:21;
+        /** hp_modem_vdd_spi_pd_en : R/W; bitpos: [21]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_vdd_spi_pd_en:1;
+        /** hp_modem_hp_mem_dslp : R/W; bitpos: [22]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_hp_mem_dslp:1;
+        /** hp_modem_pd_hp_mem_pd_en : R/W; bitpos: [26:23]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_pd_hp_mem_pd_en:4;
+        /** hp_modem_pd_hp_wifi_pd_en : R/W; bitpos: [27]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_pd_hp_wifi_pd_en:1;
+        uint32_t reserved_28:1;
+        /** hp_modem_pd_hp_cpu_pd_en : R/W; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_pd_hp_cpu_pd_en:1;
+        /** hp_modem_pd_hp_aon_pd_en : R/W; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_pd_hp_aon_pd_en:1;
+        /** hp_modem_pd_top_pd_en : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_pd_top_pd_en:1;
+    };
+    uint32_t val;
+} pmu_hp_modem_dig_power_reg_t;
+
+/** Type of hp_modem_icg_hp_func register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** hp_modem_dig_icg_func_en : R/W; bitpos: [31:0]; default: 4294967295;
+         *  need_des
+         */
+        uint32_t hp_modem_dig_icg_func_en:32;
+    };
+    uint32_t val;
+} pmu_hp_modem_icg_hp_func_reg_t;
+
+/** Type of hp_modem_icg_hp_apb register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** hp_modem_dig_icg_apb_en : R/W; bitpos: [31:0]; default: 4294967295;
+         *  need_des
+         */
+        uint32_t hp_modem_dig_icg_apb_en:32;
+    };
+    uint32_t val;
+} pmu_hp_modem_icg_hp_apb_reg_t;
+
+/** Type of hp_modem_icg_modem register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:30;
+        /** hp_modem_dig_icg_modem_code : R/W; bitpos: [31:30]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_dig_icg_modem_code:2;
+    };
+    uint32_t val;
+} pmu_hp_modem_icg_modem_reg_t;
+
+/** Type of hp_modem_hp_sys_cntl register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:24;
+        /** hp_modem_uart_wakeup_en : R/W; bitpos: [24]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_uart_wakeup_en:1;
+        /** hp_modem_lp_pad_hold_all : R/W; bitpos: [25]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_lp_pad_hold_all:1;
+        /** hp_modem_hp_pad_hold_all : R/W; bitpos: [26]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_hp_pad_hold_all:1;
+        /** hp_modem_dig_pad_slp_sel : R/W; bitpos: [27]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_dig_pad_slp_sel:1;
+        /** hp_modem_dig_pause_wdt : R/W; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_dig_pause_wdt:1;
+        /** hp_modem_dig_cpu_stall : R/W; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_dig_cpu_stall:1;
+        uint32_t reserved_30:2;
+    };
+    uint32_t val;
+} pmu_hp_modem_hp_sys_cntl_reg_t;
+
+/** Type of hp_modem_hp_ck_power register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:26;
+        /** hp_modem_i2c_iso_en : R/W; bitpos: [26]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_i2c_iso_en:1;
+        /** hp_modem_i2c_retention : R/W; bitpos: [27]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_i2c_retention:1;
+        /** hp_modem_xpd_bb_i2c : R/W; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_xpd_bb_i2c:1;
+        /** hp_modem_xpd_bbpll_i2c : R/W; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_xpd_bbpll_i2c:1;
+        /** hp_modem_xpd_bbpll : R/W; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_xpd_bbpll:1;
+        uint32_t reserved_31:1;
+    };
+    uint32_t val;
+} pmu_hp_modem_hp_ck_power_reg_t;
+
+/** Type of hp_modem_bias register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:25;
+        /** hp_modem_xpd_bias : R/W; bitpos: [25]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_xpd_bias:1;
+        /** hp_modem_dbg_atten : R/W; bitpos: [29:26]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_dbg_atten:4;
+        /** hp_modem_pd_cur : R/W; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_pd_cur:1;
+        /** hp_modem_bias_sleep : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_bias_sleep:1;
+    };
+    uint32_t val;
+} pmu_hp_modem_bias_reg_t;
+
+/** Type of hp_modem_backup register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:4;
+        /** hp_sleep2modem_backup_modem_clk_code : R/W; bitpos: [5:4]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep2modem_backup_modem_clk_code:2;
+        uint32_t reserved_6:4;
+        /** hp_modem_retention_mode : R/W; bitpos: [10]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_retention_mode:1;
+        /** hp_sleep2modem_retention_en : R/W; bitpos: [11]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep2modem_retention_en:1;
+        uint32_t reserved_12:2;
+        /** hp_sleep2modem_backup_clk_sel : R/W; bitpos: [15:14]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep2modem_backup_clk_sel:2;
+        uint32_t reserved_16:4;
+        /** hp_sleep2modem_backup_mode : R/W; bitpos: [22:20]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep2modem_backup_mode:3;
+        uint32_t reserved_23:6;
+        /** hp_sleep2modem_backup_en : R/W; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep2modem_backup_en:1;
+        uint32_t reserved_30:2;
+    };
+    uint32_t val;
+} pmu_hp_modem_backup_reg_t;
+
+/** Type of hp_modem_backup_clk register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** hp_modem_backup_icg_func_en : R/W; bitpos: [31:0]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_backup_icg_func_en:32;
+    };
+    uint32_t val;
+} pmu_hp_modem_backup_clk_reg_t;
+
+/** Type of hp_modem_sysclk register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:26;
+        /** hp_modem_dig_sys_clk_no_div : R/W; bitpos: [26]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_dig_sys_clk_no_div:1;
+        /** hp_modem_icg_sys_clock_en : R/W; bitpos: [27]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_icg_sys_clock_en:1;
+        /** hp_modem_sys_clk_slp_sel : R/W; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_sys_clk_slp_sel:1;
+        /** hp_modem_icg_slp_sel : R/W; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_icg_slp_sel:1;
+        /** hp_modem_dig_sys_clk_sel : R/W; bitpos: [31:30]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_dig_sys_clk_sel:2;
+    };
+    uint32_t val;
+} pmu_hp_modem_sysclk_reg_t;
+
+/** Type of hp_modem_hp_regulator0 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:16;
+        /** hp_modem_hp_regulator_slp_mem_xpd : R/W; bitpos: [16]; default: 1;
+         *  need_des
+         */
+        uint32_t hp_modem_hp_regulator_slp_mem_xpd:1;
+        /** hp_modem_hp_regulator_slp_logic_xpd : R/W; bitpos: [17]; default: 1;
+         *  need_des
+         */
+        uint32_t hp_modem_hp_regulator_slp_logic_xpd:1;
+        /** hp_modem_hp_regulator_xpd : R/W; bitpos: [18]; default: 1;
+         *  need_des
+         */
+        uint32_t hp_modem_hp_regulator_xpd:1;
+        /** hp_modem_hp_regulator_slp_mem_dbias : R/W; bitpos: [22:19]; default: 12;
+         *  need_des
+         */
+        uint32_t hp_modem_hp_regulator_slp_mem_dbias:4;
+        /** hp_modem_hp_regulator_slp_logic_dbias : R/W; bitpos: [26:23]; default: 12;
+         *  need_des
+         */
+        uint32_t hp_modem_hp_regulator_slp_logic_dbias:4;
+        /** hp_modem_hp_regulator_dbias : R/W; bitpos: [31:27]; default: 24;
+         *  need_des
+         */
+        uint32_t hp_modem_hp_regulator_dbias:5;
+    };
+    uint32_t val;
+} pmu_hp_modem_hp_regulator0_reg_t;
+
+/** Type of hp_modem_hp_regulator1 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:8;
+        /** hp_modem_hp_regulator_drv_b : R/W; bitpos: [31:8]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem_hp_regulator_drv_b:24;
+    };
+    uint32_t val;
+} pmu_hp_modem_hp_regulator1_reg_t;
+
+/** Type of hp_modem_xtal register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** hp_modem_xpd_xtal : R/W; bitpos: [31]; default: 1;
+         *  need_des
+         */
+        uint32_t hp_modem_xpd_xtal:1;
+    };
+    uint32_t val;
+} pmu_hp_modem_xtal_reg_t;
+
+/** Type of hp_sleep_dig_power register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:21;
+        /** hp_sleep_vdd_spi_pd_en : R/W; bitpos: [21]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_vdd_spi_pd_en:1;
+        /** hp_sleep_hp_mem_dslp : R/W; bitpos: [22]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_hp_mem_dslp:1;
+        /** hp_sleep_pd_hp_mem_pd_en : R/W; bitpos: [26:23]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_pd_hp_mem_pd_en:4;
+        /** hp_sleep_pd_hp_wifi_pd_en : R/W; bitpos: [27]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_pd_hp_wifi_pd_en:1;
+        uint32_t reserved_28:1;
+        /** hp_sleep_pd_hp_cpu_pd_en : R/W; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_pd_hp_cpu_pd_en:1;
+        /** hp_sleep_pd_hp_aon_pd_en : R/W; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_pd_hp_aon_pd_en:1;
+        /** hp_sleep_pd_top_pd_en : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_pd_top_pd_en:1;
+    };
+    uint32_t val;
+} pmu_hp_sleep_dig_power_reg_t;
+
+/** Type of hp_sleep_icg_hp_func register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** hp_sleep_dig_icg_func_en : R/W; bitpos: [31:0]; default: 4294967295;
+         *  need_des
+         */
+        uint32_t hp_sleep_dig_icg_func_en:32;
+    };
+    uint32_t val;
+} pmu_hp_sleep_icg_hp_func_reg_t;
+
+/** Type of hp_sleep_icg_hp_apb register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** hp_sleep_dig_icg_apb_en : R/W; bitpos: [31:0]; default: 4294967295;
+         *  need_des
+         */
+        uint32_t hp_sleep_dig_icg_apb_en:32;
+    };
+    uint32_t val;
+} pmu_hp_sleep_icg_hp_apb_reg_t;
+
+/** Type of hp_sleep_icg_modem register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:30;
+        /** hp_sleep_dig_icg_modem_code : R/W; bitpos: [31:30]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_dig_icg_modem_code:2;
+    };
+    uint32_t val;
+} pmu_hp_sleep_icg_modem_reg_t;
+
+/** Type of hp_sleep_hp_sys_cntl register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:24;
+        /** hp_sleep_uart_wakeup_en : R/W; bitpos: [24]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_uart_wakeup_en:1;
+        /** hp_sleep_lp_pad_hold_all : R/W; bitpos: [25]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_lp_pad_hold_all:1;
+        /** hp_sleep_hp_pad_hold_all : R/W; bitpos: [26]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_hp_pad_hold_all:1;
+        /** hp_sleep_dig_pad_slp_sel : R/W; bitpos: [27]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_dig_pad_slp_sel:1;
+        /** hp_sleep_dig_pause_wdt : R/W; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_dig_pause_wdt:1;
+        /** hp_sleep_dig_cpu_stall : R/W; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_dig_cpu_stall:1;
+        uint32_t reserved_30:2;
+    };
+    uint32_t val;
+} pmu_hp_sleep_hp_sys_cntl_reg_t;
+
+/** Type of hp_sleep_hp_ck_power register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:26;
+        /** hp_sleep_i2c_iso_en : R/W; bitpos: [26]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_i2c_iso_en:1;
+        /** hp_sleep_i2c_retention : R/W; bitpos: [27]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_i2c_retention:1;
+        /** hp_sleep_xpd_bb_i2c : R/W; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_xpd_bb_i2c:1;
+        /** hp_sleep_xpd_bbpll_i2c : R/W; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_xpd_bbpll_i2c:1;
+        /** hp_sleep_xpd_bbpll : R/W; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_xpd_bbpll:1;
+        uint32_t reserved_31:1;
+    };
+    uint32_t val;
+} pmu_hp_sleep_hp_ck_power_reg_t;
+
+/** Type of hp_sleep_bias register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:25;
+        /** hp_sleep_xpd_bias : R/W; bitpos: [25]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_xpd_bias:1;
+        /** hp_sleep_dbg_atten : R/W; bitpos: [29:26]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_dbg_atten:4;
+        /** hp_sleep_pd_cur : R/W; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_pd_cur:1;
+        /** hp_sleep_bias_sleep : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_bias_sleep:1;
+    };
+    uint32_t val;
+} pmu_hp_sleep_bias_reg_t;
+
+/** Type of hp_sleep_backup register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:6;
+        /** hp_modem2sleep_backup_modem_clk_code : R/W; bitpos: [7:6]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem2sleep_backup_modem_clk_code:2;
+        /** hp_active2sleep_backup_modem_clk_code : R/W; bitpos: [9:8]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active2sleep_backup_modem_clk_code:2;
+        /** hp_sleep_retention_mode : R/W; bitpos: [10]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_retention_mode:1;
+        uint32_t reserved_11:1;
+        /** hp_modem2sleep_retention_en : R/W; bitpos: [12]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem2sleep_retention_en:1;
+        /** hp_active2sleep_retention_en : R/W; bitpos: [13]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active2sleep_retention_en:1;
+        uint32_t reserved_14:2;
+        /** hp_modem2sleep_backup_clk_sel : R/W; bitpos: [17:16]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem2sleep_backup_clk_sel:2;
+        /** hp_active2sleep_backup_clk_sel : R/W; bitpos: [19:18]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active2sleep_backup_clk_sel:2;
+        uint32_t reserved_20:3;
+        /** hp_modem2sleep_backup_mode : R/W; bitpos: [25:23]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem2sleep_backup_mode:3;
+        /** hp_active2sleep_backup_mode : R/W; bitpos: [28:26]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active2sleep_backup_mode:3;
+        uint32_t reserved_29:1;
+        /** hp_modem2sleep_backup_en : R/W; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_modem2sleep_backup_en:1;
+        /** hp_active2sleep_backup_en : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_active2sleep_backup_en:1;
+    };
+    uint32_t val;
+} pmu_hp_sleep_backup_reg_t;
+
+/** Type of hp_sleep_backup_clk register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** hp_sleep_backup_icg_func_en : R/W; bitpos: [31:0]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_backup_icg_func_en:32;
+    };
+    uint32_t val;
+} pmu_hp_sleep_backup_clk_reg_t;
+
+/** Type of hp_sleep_sysclk register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:26;
+        /** hp_sleep_dig_sys_clk_no_div : R/W; bitpos: [26]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_dig_sys_clk_no_div:1;
+        /** hp_sleep_icg_sys_clock_en : R/W; bitpos: [27]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_icg_sys_clock_en:1;
+        /** hp_sleep_sys_clk_slp_sel : R/W; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_sys_clk_slp_sel:1;
+        /** hp_sleep_icg_slp_sel : R/W; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_icg_slp_sel:1;
+        /** hp_sleep_dig_sys_clk_sel : R/W; bitpos: [31:30]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_dig_sys_clk_sel:2;
+    };
+    uint32_t val;
+} pmu_hp_sleep_sysclk_reg_t;
+
+/** Type of hp_sleep_hp_regulator0 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:16;
+        /** hp_sleep_hp_regulator_slp_mem_xpd : R/W; bitpos: [16]; default: 1;
+         *  need_des
+         */
+        uint32_t hp_sleep_hp_regulator_slp_mem_xpd:1;
+        /** hp_sleep_hp_regulator_slp_logic_xpd : R/W; bitpos: [17]; default: 1;
+         *  need_des
+         */
+        uint32_t hp_sleep_hp_regulator_slp_logic_xpd:1;
+        /** hp_sleep_hp_regulator_xpd : R/W; bitpos: [18]; default: 1;
+         *  need_des
+         */
+        uint32_t hp_sleep_hp_regulator_xpd:1;
+        /** hp_sleep_hp_regulator_slp_mem_dbias : R/W; bitpos: [22:19]; default: 12;
+         *  need_des
+         */
+        uint32_t hp_sleep_hp_regulator_slp_mem_dbias:4;
+        /** hp_sleep_hp_regulator_slp_logic_dbias : R/W; bitpos: [26:23]; default: 12;
+         *  need_des
+         */
+        uint32_t hp_sleep_hp_regulator_slp_logic_dbias:4;
+        /** hp_sleep_hp_regulator_dbias : R/W; bitpos: [31:27]; default: 24;
+         *  need_des
+         */
+        uint32_t hp_sleep_hp_regulator_dbias:5;
+    };
+    uint32_t val;
+} pmu_hp_sleep_hp_regulator0_reg_t;
+
+/** Type of hp_sleep_hp_regulator1 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:8;
+        /** hp_sleep_hp_regulator_drv_b : R/W; bitpos: [31:8]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_hp_regulator_drv_b:24;
+    };
+    uint32_t val;
+} pmu_hp_sleep_hp_regulator1_reg_t;
+
+/** Type of hp_sleep_xtal register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** hp_sleep_xpd_xtal : R/W; bitpos: [31]; default: 1;
+         *  need_des
+         */
+        uint32_t hp_sleep_xpd_xtal:1;
+    };
+    uint32_t val;
+} pmu_hp_sleep_xtal_reg_t;
+
+/** Type of hp_sleep_lp_regulator0 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:21;
+        /** hp_sleep_lp_regulator_slp_xpd : R/W; bitpos: [21]; default: 1;
+         *  need_des
+         */
+        uint32_t hp_sleep_lp_regulator_slp_xpd:1;
+        /** hp_sleep_lp_regulator_xpd : R/W; bitpos: [22]; default: 1;
+         *  need_des
+         */
+        uint32_t hp_sleep_lp_regulator_xpd:1;
+        /** hp_sleep_lp_regulator_slp_dbias : R/W; bitpos: [26:23]; default: 12;
+         *  need_des
+         */
+        uint32_t hp_sleep_lp_regulator_slp_dbias:4;
+        /** hp_sleep_lp_regulator_dbias : R/W; bitpos: [31:27]; default: 24;
+         *  need_des
+         */
+        uint32_t hp_sleep_lp_regulator_dbias:5;
+    };
+    uint32_t val;
+} pmu_hp_sleep_lp_regulator0_reg_t;
+
+/** Type of hp_sleep_lp_regulator1 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:28;
+        /** hp_sleep_lp_regulator_drv_b : R/W; bitpos: [31:28]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_lp_regulator_drv_b:4;
+    };
+    uint32_t val;
+} pmu_hp_sleep_lp_regulator1_reg_t;
+
+/** Type of hp_sleep_lp_dcdc_reserve register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** hp_sleep_lp_dcdc_reserve : WT; bitpos: [31:0]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_lp_dcdc_reserve:32;
+    };
+    uint32_t val;
+} pmu_hp_sleep_lp_dcdc_reserve_reg_t;
+
+/** Type of hp_sleep_lp_dig_power register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:30;
+        /** hp_sleep_lp_mem_dslp : R/W; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_lp_mem_dslp:1;
+        /** hp_sleep_pd_lp_peri_pd_en : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_pd_lp_peri_pd_en:1;
+    };
+    uint32_t val;
+} pmu_hp_sleep_lp_dig_power_reg_t;
+
+/** Type of hp_sleep_lp_ck_power register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:28;
+        /** hp_sleep_xpd_xtal32k : R/W; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_xpd_xtal32k:1;
+        /** hp_sleep_xpd_rc32k : R/W; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_xpd_rc32k:1;
+        /** hp_sleep_xpd_fosc_clk : R/W; bitpos: [30]; default: 1;
+         *  need_des
+         */
+        uint32_t hp_sleep_xpd_fosc_clk:1;
+        /** hp_sleep_pd_osc_clk : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sleep_pd_osc_clk:1;
+    };
+    uint32_t val;
+} pmu_hp_sleep_lp_ck_power_reg_t;
+
+/** Type of lp_sleep_lp_bias_reserve register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** lp_sleep_lp_bias_reserve : WT; bitpos: [31:0]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_sleep_lp_bias_reserve:32;
+    };
+    uint32_t val;
+} pmu_lp_sleep_lp_bias_reserve_reg_t;
+
+/** Type of lp_sleep_lp_regulator0 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:21;
+        /** lp_sleep_lp_regulator_slp_xpd : R/W; bitpos: [21]; default: 1;
+         *  need_des
+         */
+        uint32_t lp_sleep_lp_regulator_slp_xpd:1;
+        /** lp_sleep_lp_regulator_xpd : R/W; bitpos: [22]; default: 1;
+         *  need_des
+         */
+        uint32_t lp_sleep_lp_regulator_xpd:1;
+        /** lp_sleep_lp_regulator_slp_dbias : R/W; bitpos: [26:23]; default: 12;
+         *  need_des
+         */
+        uint32_t lp_sleep_lp_regulator_slp_dbias:4;
+        /** lp_sleep_lp_regulator_dbias : R/W; bitpos: [31:27]; default: 24;
+         *  need_des
+         */
+        uint32_t lp_sleep_lp_regulator_dbias:5;
+    };
+    uint32_t val;
+} pmu_lp_sleep_lp_regulator0_reg_t;
+
+/** Type of lp_sleep_lp_regulator1 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:28;
+        /** lp_sleep_lp_regulator_drv_b : R/W; bitpos: [31:28]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_sleep_lp_regulator_drv_b:4;
+    };
+    uint32_t val;
+} pmu_lp_sleep_lp_regulator1_reg_t;
+
+/** Type of lp_sleep_xtal register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** lp_sleep_xpd_xtal : R/W; bitpos: [31]; default: 1;
+         *  need_des
+         */
+        uint32_t lp_sleep_xpd_xtal:1;
+    };
+    uint32_t val;
+} pmu_lp_sleep_xtal_reg_t;
+
+/** Type of lp_sleep_lp_dig_power register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:30;
+        /** lp_sleep_lp_mem_dslp : R/W; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_sleep_lp_mem_dslp:1;
+        /** lp_sleep_pd_lp_peri_pd_en : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_sleep_pd_lp_peri_pd_en:1;
+    };
+    uint32_t val;
+} pmu_lp_sleep_lp_dig_power_reg_t;
+
+/** Type of lp_sleep_lp_ck_power register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:28;
+        /** lp_sleep_xpd_xtal32k : R/W; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_sleep_xpd_xtal32k:1;
+        /** lp_sleep_xpd_rc32k : R/W; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_sleep_xpd_rc32k:1;
+        /** lp_sleep_xpd_fosc_clk : R/W; bitpos: [30]; default: 1;
+         *  need_des
+         */
+        uint32_t lp_sleep_xpd_fosc_clk:1;
+        /** lp_sleep_pd_osc_clk : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_sleep_pd_osc_clk:1;
+    };
+    uint32_t val;
+} pmu_lp_sleep_lp_ck_power_reg_t;
+
+/** Type of lp_sleep_bias register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:25;
+        /** lp_sleep_xpd_bias : R/W; bitpos: [25]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_sleep_xpd_bias:1;
+        /** lp_sleep_dbg_atten : R/W; bitpos: [29:26]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_sleep_dbg_atten:4;
+        /** lp_sleep_pd_cur : R/W; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_sleep_pd_cur:1;
+        /** lp_sleep_bias_sleep : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_sleep_bias_sleep:1;
+    };
+    uint32_t val;
+} pmu_lp_sleep_bias_reg_t;
+
+/** Type of imm_hp_ck_power register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** tie_low_global_bbpll_icg : WT; bitpos: [0]; default: 0;
+         *  need_des
+         */
+        uint32_t tie_low_global_bbpll_icg:1;
+        /** tie_low_global_xtal_icg : WT; bitpos: [1]; default: 0;
+         *  need_des
+         */
+        uint32_t tie_low_global_xtal_icg:1;
+        /** tie_low_i2c_retention : WT; bitpos: [2]; default: 0;
+         *  need_des
+         */
+        uint32_t tie_low_i2c_retention:1;
+        /** tie_low_xpd_bb_i2c : WT; bitpos: [3]; default: 0;
+         *  need_des
+         */
+        uint32_t tie_low_xpd_bb_i2c:1;
+        /** tie_low_xpd_bbpll_i2c : WT; bitpos: [4]; default: 0;
+         *  need_des
+         */
+        uint32_t tie_low_xpd_bbpll_i2c:1;
+        /** tie_low_xpd_bbpll : WT; bitpos: [5]; default: 0;
+         *  need_des
+         */
+        uint32_t tie_low_xpd_bbpll:1;
+        /** tie_low_xpd_xtal : WT; bitpos: [6]; default: 0;
+         *  need_des
+         */
+        uint32_t tie_low_xpd_xtal:1;
+        uint32_t reserved_7:18;
+        /** tie_high_global_bbpll_icg : WT; bitpos: [25]; default: 0;
+         *  need_des
+         */
+        uint32_t tie_high_global_bbpll_icg:1;
+        /** tie_high_global_xtal_icg : WT; bitpos: [26]; default: 0;
+         *  need_des
+         */
+        uint32_t tie_high_global_xtal_icg:1;
+        /** tie_high_i2c_retention : WT; bitpos: [27]; default: 0;
+         *  need_des
+         */
+        uint32_t tie_high_i2c_retention:1;
+        /** tie_high_xpd_bb_i2c : WT; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t tie_high_xpd_bb_i2c:1;
+        /** tie_high_xpd_bbpll_i2c : WT; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t tie_high_xpd_bbpll_i2c:1;
+        /** tie_high_xpd_bbpll : WT; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t tie_high_xpd_bbpll:1;
+        /** tie_high_xpd_xtal : WT; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t tie_high_xpd_xtal:1;
+    };
+    uint32_t val;
+} pmu_imm_hp_ck_power_reg_t;
+
+/** Type of imm_sleep_sysclk register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:28;
+        /** update_dig_icg_switch : WT; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t update_dig_icg_switch:1;
+        /** tie_low_icg_slp_sel : WT; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t tie_low_icg_slp_sel:1;
+        /** tie_high_icg_slp_sel : WT; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t tie_high_icg_slp_sel:1;
+        /** update_dig_sys_clk_sel : WT; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t update_dig_sys_clk_sel:1;
+    };
+    uint32_t val;
+} pmu_imm_sleep_sysclk_reg_t;
+
+/** Type of imm_hp_func_icg register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** update_dig_icg_func_en : WT; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t update_dig_icg_func_en:1;
+    };
+    uint32_t val;
+} pmu_imm_hp_func_icg_reg_t;
+
+/** Type of imm_hp_apb_icg register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** update_dig_icg_apb_en : WT; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t update_dig_icg_apb_en:1;
+    };
+    uint32_t val;
+} pmu_imm_hp_apb_icg_reg_t;
+
+/** Type of imm_modem_icg register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** update_dig_icg_modem_en : WT; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t update_dig_icg_modem_en:1;
+    };
+    uint32_t val;
+} pmu_imm_modem_icg_reg_t;
+
+/** Type of imm_lp_icg register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:30;
+        /** tie_low_lp_rootclk_sel : WT; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t tie_low_lp_rootclk_sel:1;
+        /** tie_high_lp_rootclk_sel : WT; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t tie_high_lp_rootclk_sel:1;
+    };
+    uint32_t val;
+} pmu_imm_lp_icg_reg_t;
+
+/** Type of imm_pad_hold_all register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:28;
+        /** tie_high_lp_pad_hold_all : WT; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t tie_high_lp_pad_hold_all:1;
+        /** tie_low_lp_pad_hold_all : WT; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t tie_low_lp_pad_hold_all:1;
+        /** tie_high_hp_pad_hold_all : WT; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t tie_high_hp_pad_hold_all:1;
+        /** tie_low_hp_pad_hold_all : WT; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t tie_low_hp_pad_hold_all:1;
+    };
+    uint32_t val;
+} pmu_imm_pad_hold_all_reg_t;
+
+/** Type of imm_i2c_iso register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:30;
+        /** tie_high_i2c_iso_en : WT; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t tie_high_i2c_iso_en:1;
+        /** tie_low_i2c_iso_en : WT; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t tie_low_i2c_iso_en:1;
+    };
+    uint32_t val;
+} pmu_imm_i2c_iso_reg_t;
+
+/** Type of power_wait_timer0 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:5;
+        /** dg_hp_powerdown_timer : R/W; bitpos: [13:5]; default: 255;
+         *  need_des
+         */
+        uint32_t dg_hp_powerdown_timer:9;
+        /** dg_hp_powerup_timer : R/W; bitpos: [22:14]; default: 255;
+         *  need_des
+         */
+        uint32_t dg_hp_powerup_timer:9;
+        /** dg_hp_wait_timer : R/W; bitpos: [31:23]; default: 255;
+         *  need_des
+         */
+        uint32_t dg_hp_wait_timer:9;
+    };
+    uint32_t val;
+} pmu_power_wait_timer0_reg_t;
+
+/** Type of power_wait_timer1 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:9;
+        /** dg_lp_powerdown_timer : R/W; bitpos: [15:9]; default: 255;
+         *  need_des
+         */
+        uint32_t dg_lp_powerdown_timer:7;
+        /** dg_lp_powerup_timer : R/W; bitpos: [22:16]; default: 255;
+         *  need_des
+         */
+        uint32_t dg_lp_powerup_timer:7;
+        /** dg_lp_wait_timer : R/W; bitpos: [31:23]; default: 255;
+         *  need_des
+         */
+        uint32_t dg_lp_wait_timer:9;
+    };
+    uint32_t val;
+} pmu_power_wait_timer1_reg_t;
+
+/** Type of power_pd_top_cntl register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** force_top_reset : R/W; bitpos: [0]; default: 0;
+         *  need_des
+         */
+        uint32_t force_top_reset:1;
+        /** force_top_iso : R/W; bitpos: [1]; default: 0;
+         *  need_des
+         */
+        uint32_t force_top_iso:1;
+        /** force_top_pu : R/W; bitpos: [2]; default: 1;
+         *  need_des
+         */
+        uint32_t force_top_pu:1;
+        /** force_top_no_reset : R/W; bitpos: [3]; default: 1;
+         *  need_des
+         */
+        uint32_t force_top_no_reset:1;
+        /** force_top_no_iso : R/W; bitpos: [4]; default: 1;
+         *  need_des
+         */
+        uint32_t force_top_no_iso:1;
+        /** force_top_pd : R/W; bitpos: [5]; default: 0;
+         *  need_des
+         */
+        uint32_t force_top_pd:1;
+        /** pd_top_mask : R/W; bitpos: [10:6]; default: 0;
+         *  need_des
+         */
+        uint32_t pd_top_mask:5;
+        uint32_t reserved_11:16;
+        /** pd_top_pd_mask : R/W; bitpos: [31:27]; default: 0;
+         *  need_des
+         */
+        uint32_t pd_top_pd_mask:5;
+    };
+    uint32_t val;
+} pmu_power_pd_top_cntl_reg_t;
+
+/** Type of power_pd_hpaon_cntl register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** force_hp_aon_reset : R/W; bitpos: [0]; default: 0;
+         *  need_des
+         */
+        uint32_t force_hp_aon_reset:1;
+        /** force_hp_aon_iso : R/W; bitpos: [1]; default: 0;
+         *  need_des
+         */
+        uint32_t force_hp_aon_iso:1;
+        /** force_hp_aon_pu : R/W; bitpos: [2]; default: 1;
+         *  need_des
+         */
+        uint32_t force_hp_aon_pu:1;
+        /** force_hp_aon_no_reset : R/W; bitpos: [3]; default: 1;
+         *  need_des
+         */
+        uint32_t force_hp_aon_no_reset:1;
+        /** force_hp_aon_no_iso : R/W; bitpos: [4]; default: 1;
+         *  need_des
+         */
+        uint32_t force_hp_aon_no_iso:1;
+        /** force_hp_aon_pd : R/W; bitpos: [5]; default: 0;
+         *  need_des
+         */
+        uint32_t force_hp_aon_pd:1;
+        /** pd_hp_aon_mask : R/W; bitpos: [10:6]; default: 0;
+         *  need_des
+         */
+        uint32_t pd_hp_aon_mask:5;
+        uint32_t reserved_11:16;
+        /** pd_hp_aon_pd_mask : R/W; bitpos: [31:27]; default: 0;
+         *  need_des
+         */
+        uint32_t pd_hp_aon_pd_mask:5;
+    };
+    uint32_t val;
+} pmu_power_pd_hpaon_cntl_reg_t;
+
+/** Type of power_pd_hpcpu_cntl register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** force_hp_cpu_reset : R/W; bitpos: [0]; default: 0;
+         *  need_des
+         */
+        uint32_t force_hp_cpu_reset:1;
+        /** force_hp_cpu_iso : R/W; bitpos: [1]; default: 0;
+         *  need_des
+         */
+        uint32_t force_hp_cpu_iso:1;
+        /** force_hp_cpu_pu : R/W; bitpos: [2]; default: 1;
+         *  need_des
+         */
+        uint32_t force_hp_cpu_pu:1;
+        /** force_hp_cpu_no_reset : R/W; bitpos: [3]; default: 1;
+         *  need_des
+         */
+        uint32_t force_hp_cpu_no_reset:1;
+        /** force_hp_cpu_no_iso : R/W; bitpos: [4]; default: 1;
+         *  need_des
+         */
+        uint32_t force_hp_cpu_no_iso:1;
+        /** force_hp_cpu_pd : R/W; bitpos: [5]; default: 0;
+         *  need_des
+         */
+        uint32_t force_hp_cpu_pd:1;
+        /** pd_hp_cpu_mask : R/W; bitpos: [10:6]; default: 0;
+         *  need_des
+         */
+        uint32_t pd_hp_cpu_mask:5;
+        uint32_t reserved_11:16;
+        /** pd_hp_cpu_pd_mask : R/W; bitpos: [31:27]; default: 0;
+         *  need_des
+         */
+        uint32_t pd_hp_cpu_pd_mask:5;
+    };
+    uint32_t val;
+} pmu_power_pd_hpcpu_cntl_reg_t;
+
+/** Type of power_pd_hpperi_reserve register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** hp_peri_reserve : WT; bitpos: [31:0]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_peri_reserve:32;
+    };
+    uint32_t val;
+} pmu_power_pd_hpperi_reserve_reg_t;
+
+/** Type of power_pd_hpwifi_cntl register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** force_hp_wifi_reset : R/W; bitpos: [0]; default: 0;
+         *  need_des
+         */
+        uint32_t force_hp_wifi_reset:1;
+        /** force_hp_wifi_iso : R/W; bitpos: [1]; default: 0;
+         *  need_des
+         */
+        uint32_t force_hp_wifi_iso:1;
+        /** force_hp_wifi_pu : R/W; bitpos: [2]; default: 1;
+         *  need_des
+         */
+        uint32_t force_hp_wifi_pu:1;
+        /** force_hp_wifi_no_reset : R/W; bitpos: [3]; default: 1;
+         *  need_des
+         */
+        uint32_t force_hp_wifi_no_reset:1;
+        /** force_hp_wifi_no_iso : R/W; bitpos: [4]; default: 1;
+         *  need_des
+         */
+        uint32_t force_hp_wifi_no_iso:1;
+        /** force_hp_wifi_pd : R/W; bitpos: [5]; default: 0;
+         *  need_des
+         */
+        uint32_t force_hp_wifi_pd:1;
+        /** pd_hp_wifi_mask : R/W; bitpos: [10:6]; default: 0;
+         *  need_des
+         */
+        uint32_t pd_hp_wifi_mask:5;
+        uint32_t reserved_11:16;
+        /** pd_hp_wifi_pd_mask : R/W; bitpos: [31:27]; default: 0;
+         *  need_des
+         */
+        uint32_t pd_hp_wifi_pd_mask:5;
+    };
+    uint32_t val;
+} pmu_power_pd_hpwifi_cntl_reg_t;
+
+/** Type of power_pd_lpperi_cntl register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** force_lp_peri_reset : R/W; bitpos: [0]; default: 0;
+         *  need_des
+         */
+        uint32_t force_lp_peri_reset:1;
+        /** force_lp_peri_iso : R/W; bitpos: [1]; default: 0;
+         *  need_des
+         */
+        uint32_t force_lp_peri_iso:1;
+        /** force_lp_peri_pu : R/W; bitpos: [2]; default: 1;
+         *  need_des
+         */
+        uint32_t force_lp_peri_pu:1;
+        /** force_lp_peri_no_reset : R/W; bitpos: [3]; default: 1;
+         *  need_des
+         */
+        uint32_t force_lp_peri_no_reset:1;
+        /** force_lp_peri_no_iso : R/W; bitpos: [4]; default: 1;
+         *  need_des
+         */
+        uint32_t force_lp_peri_no_iso:1;
+        /** force_lp_peri_pd : R/W; bitpos: [5]; default: 0;
+         *  need_des
+         */
+        uint32_t force_lp_peri_pd:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} pmu_power_pd_lpperi_cntl_reg_t;
+
+/** Type of power_pd_mem_cntl register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** force_hp_mem_iso : R/W; bitpos: [3:0]; default: 0;
+         *  need_des
+         */
+        uint32_t force_hp_mem_iso:4;
+        /** force_hp_mem_pd : R/W; bitpos: [7:4]; default: 0;
+         *  need_des
+         */
+        uint32_t force_hp_mem_pd:4;
+        uint32_t reserved_8:16;
+        /** force_hp_mem_no_iso : R/W; bitpos: [27:24]; default: 15;
+         *  need_des
+         */
+        uint32_t force_hp_mem_no_iso:4;
+        /** force_hp_mem_pu : R/W; bitpos: [31:28]; default: 15;
+         *  need_des
+         */
+        uint32_t force_hp_mem_pu:4;
+    };
+    uint32_t val;
+} pmu_power_pd_mem_cntl_reg_t;
+
+/** Type of power_pd_mem_mask register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** pd_hp_mem2_pd_mask : R/W; bitpos: [4:0]; default: 0;
+         *  need_des
+         */
+        uint32_t pd_hp_mem2_pd_mask:5;
+        /** pd_hp_mem1_pd_mask : R/W; bitpos: [9:5]; default: 0;
+         *  need_des
+         */
+        uint32_t pd_hp_mem1_pd_mask:5;
+        /** pd_hp_mem0_pd_mask : R/W; bitpos: [14:10]; default: 0;
+         *  need_des
+         */
+        uint32_t pd_hp_mem0_pd_mask:5;
+        uint32_t reserved_15:2;
+        /** pd_hp_mem2_mask : R/W; bitpos: [21:17]; default: 0;
+         *  need_des
+         */
+        uint32_t pd_hp_mem2_mask:5;
+        /** pd_hp_mem1_mask : R/W; bitpos: [26:22]; default: 0;
+         *  need_des
+         */
+        uint32_t pd_hp_mem1_mask:5;
+        /** pd_hp_mem0_mask : R/W; bitpos: [31:27]; default: 0;
+         *  need_des
+         */
+        uint32_t pd_hp_mem0_mask:5;
+    };
+    uint32_t val;
+} pmu_power_pd_mem_mask_reg_t;
+
+/** Type of power_hp_pad register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** force_hp_pad_no_iso_all : R/W; bitpos: [0]; default: 0;
+         *  need_des
+         */
+        uint32_t force_hp_pad_no_iso_all:1;
+        /** force_hp_pad_iso_all : R/W; bitpos: [1]; default: 0;
+         *  need_des
+         */
+        uint32_t force_hp_pad_iso_all:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} pmu_power_hp_pad_reg_t;
+
+/** Type of power_vdd_spi_cntl register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:18;
+        /** vdd_spi_pwr_wait : R/W; bitpos: [28:18]; default: 255;
+         *  need_des
+         */
+        uint32_t vdd_spi_pwr_wait:11;
+        /** vdd_spi_pwr_sw : R/W; bitpos: [30:29]; default: 3;
+         *  need_des
+         */
+        uint32_t vdd_spi_pwr_sw:2;
+        /** vdd_spi_pwr_sel_sw : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t vdd_spi_pwr_sel_sw:1;
+    };
+    uint32_t val;
+} pmu_power_vdd_spi_cntl_reg_t;
+
+/** Type of power_ck_wait_cntl register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** wait_xtl_stable : R/W; bitpos: [15:0]; default: 256;
+         *  need_des
+         */
+        uint32_t wait_xtl_stable:16;
+        /** wait_pll_stable : R/W; bitpos: [31:16]; default: 256;
+         *  need_des
+         */
+        uint32_t wait_pll_stable:16;
+    };
+    uint32_t val;
+} pmu_power_ck_wait_cntl_reg_t;
+
+/** Type of slp_wakeup_cntl0 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** sleep_req : WT; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t sleep_req:1;
+    };
+    uint32_t val;
+} pmu_slp_wakeup_cntl0_reg_t;
+
+/** Type of slp_wakeup_cntl1 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** sleep_reject_ena : R/W; bitpos: [30:0]; default: 0;
+         *  need_des
+         */
+        uint32_t sleep_reject_ena:31;
+        /** slp_reject_en : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t slp_reject_en:1;
+    };
+    uint32_t val;
+} pmu_slp_wakeup_cntl1_reg_t;
+
+/** Type of slp_wakeup_cntl2 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** wakeup_ena : R/W; bitpos: [31:0]; default: 0;
+         *  need_des
+         */
+        uint32_t wakeup_ena:32;
+    };
+    uint32_t val;
+} pmu_slp_wakeup_cntl2_reg_t;
+
+/** Type of slp_wakeup_cntl3 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** lp_min_slp_val : R/W; bitpos: [7:0]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_min_slp_val:8;
+        /** hp_min_slp_val : R/W; bitpos: [15:8]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_min_slp_val:8;
+        /** sleep_prt_sel : R/W; bitpos: [17:16]; default: 0;
+         *  need_des
+         */
+        uint32_t sleep_prt_sel:2;
+        uint32_t reserved_18:14;
+    };
+    uint32_t val;
+} pmu_slp_wakeup_cntl3_reg_t;
+
+/** Type of slp_wakeup_cntl4 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** slp_reject_cause_clr : WT; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t slp_reject_cause_clr:1;
+    };
+    uint32_t val;
+} pmu_slp_wakeup_cntl4_reg_t;
+
+/** Type of slp_wakeup_cntl5 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** modem_wait_target : R/W; bitpos: [19:0]; default: 128;
+         *  need_des
+         */
+        uint32_t modem_wait_target:20;
+        uint32_t reserved_20:4;
+        /** lp_ana_wait_target : R/W; bitpos: [31:24]; default: 1;
+         *  need_des
+         */
+        uint32_t lp_ana_wait_target:8;
+    };
+    uint32_t val;
+} pmu_slp_wakeup_cntl5_reg_t;
+
+/** Type of slp_wakeup_cntl6 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** soc_wakeup_wait : R/W; bitpos: [19:0]; default: 128;
+         *  need_des
+         */
+        uint32_t soc_wakeup_wait:20;
+        uint32_t reserved_20:10;
+        /** soc_wakeup_wait_cfg : R/W; bitpos: [31:30]; default: 0;
+         *  need_des
+         */
+        uint32_t soc_wakeup_wait_cfg:2;
+    };
+    uint32_t val;
+} pmu_slp_wakeup_cntl6_reg_t;
+
+/** Type of slp_wakeup_cntl7 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:16;
+        /** ana_wait_target : R/W; bitpos: [31:16]; default: 1;
+         *  need_des
+         */
+        uint32_t ana_wait_target:16;
+    };
+    uint32_t val;
+} pmu_slp_wakeup_cntl7_reg_t;
+
+/** Type of slp_wakeup_status0 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** wakeup_cause : RO; bitpos: [31:0]; default: 0;
+         *  need_des
+         */
+        uint32_t wakeup_cause:32;
+    };
+    uint32_t val;
+} pmu_slp_wakeup_status0_reg_t;
+
+/** Type of slp_wakeup_status1 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** reject_cause : RO; bitpos: [31:0]; default: 0;
+         *  need_des
+         */
+        uint32_t reject_cause:32;
+    };
+    uint32_t val;
+} pmu_slp_wakeup_status1_reg_t;
+
+/** Type of hp_ck_poweron register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** i2c_por_wait_target : R/W; bitpos: [7:0]; default: 50;
+         *  need_des
+         */
+        uint32_t i2c_por_wait_target:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} pmu_hp_ck_poweron_reg_t;
+
+/** Type of hp_ck_cntl register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** modify_icg_cntl_wait : R/W; bitpos: [7:0]; default: 10;
+         *  need_des
+         */
+        uint32_t modify_icg_cntl_wait:8;
+        /** switch_icg_cntl_wait : R/W; bitpos: [15:8]; default: 10;
+         *  need_des
+         */
+        uint32_t switch_icg_cntl_wait:8;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} pmu_hp_ck_cntl_reg_t;
+
+/** Type of por_status register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** por_done : RO; bitpos: [31]; default: 1;
+         *  need_des
+         */
+        uint32_t por_done:1;
+    };
+    uint32_t val;
+} pmu_por_status_reg_t;
+
+/** Type of rf_pwc register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:26;
+        /** perif_i2c_rstb : R/W; bitpos: [26]; default: 0;
+         *  need_des
+         */
+        uint32_t perif_i2c_rstb:1;
+        /** xpd_perif_i2c : R/W; bitpos: [27]; default: 1;
+         *  need_des
+         */
+        uint32_t xpd_perif_i2c:1;
+        /** xpd_txrf_i2c : R/W; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t xpd_txrf_i2c:1;
+        /** xpd_rfrx_pbus : R/W; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t xpd_rfrx_pbus:1;
+        /** xpd_ckgen_i2c : R/W; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t xpd_ckgen_i2c:1;
+        /** xpd_pll_i2c : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t xpd_pll_i2c:1;
+    };
+    uint32_t val;
+} pmu_rf_pwc_reg_t;
+
+/** Type of backup_cfg register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** backup_sys_clk_no_div : R/W; bitpos: [31]; default: 1;
+         *  need_des
+         */
+        uint32_t backup_sys_clk_no_div:1;
+    };
+    uint32_t val;
+} pmu_backup_cfg_reg_t;
+
+/** Type of int_raw register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:27;
+        /** lp_cpu_exc_int_raw : R/WTC/SS; bitpos: [27]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_cpu_exc_int_raw:1;
+        /** sdio_idle_int_raw : R/WTC/SS; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t sdio_idle_int_raw:1;
+        /** sw_int_raw : R/WTC/SS; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t sw_int_raw:1;
+        /** soc_sleep_reject_int_raw : R/WTC/SS; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t soc_sleep_reject_int_raw:1;
+        /** soc_wakeup_int_raw : R/WTC/SS; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t soc_wakeup_int_raw:1;
+    };
+    uint32_t val;
+} pmu_int_raw_reg_t;
+
+/** Type of hp_int_st register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:27;
+        /** lp_cpu_exc_int_st : RO; bitpos: [27]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_cpu_exc_int_st:1;
+        /** sdio_idle_int_st : RO; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t sdio_idle_int_st:1;
+        /** sw_int_st : RO; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t sw_int_st:1;
+        /** soc_sleep_reject_int_st : RO; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t soc_sleep_reject_int_st:1;
+        /** soc_wakeup_int_st : RO; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t soc_wakeup_int_st:1;
+    };
+    uint32_t val;
+} pmu_hp_int_st_reg_t;
+
+/** Type of hp_int_ena register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:27;
+        /** lp_cpu_exc_int_ena : R/W; bitpos: [27]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_cpu_exc_int_ena:1;
+        /** sdio_idle_int_ena : R/W; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t sdio_idle_int_ena:1;
+        /** sw_int_ena : R/W; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t sw_int_ena:1;
+        /** soc_sleep_reject_int_ena : R/W; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t soc_sleep_reject_int_ena:1;
+        /** soc_wakeup_int_ena : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t soc_wakeup_int_ena:1;
+    };
+    uint32_t val;
+} pmu_hp_int_ena_reg_t;
+
+/** Type of hp_int_clr register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:27;
+        /** lp_cpu_exc_int_clr : WT; bitpos: [27]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_cpu_exc_int_clr:1;
+        /** sdio_idle_int_clr : WT; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t sdio_idle_int_clr:1;
+        /** sw_int_clr : WT; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t sw_int_clr:1;
+        /** soc_sleep_reject_int_clr : WT; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t soc_sleep_reject_int_clr:1;
+        /** soc_wakeup_int_clr : WT; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t soc_wakeup_int_clr:1;
+    };
+    uint32_t val;
+} pmu_hp_int_clr_reg_t;
+
+/** Type of lp_int_raw register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:20;
+        /** lp_cpu_wakeup_int_raw : R/WTC/SS; bitpos: [20]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_cpu_wakeup_int_raw:1;
+        /** modem_switch_active_end_int_raw : R/WTC/SS; bitpos: [21]; default: 0;
+         *  need_des
+         */
+        uint32_t modem_switch_active_end_int_raw:1;
+        /** sleep_switch_active_end_int_raw : R/WTC/SS; bitpos: [22]; default: 0;
+         *  need_des
+         */
+        uint32_t sleep_switch_active_end_int_raw:1;
+        /** sleep_switch_modem_end_int_raw : R/WTC/SS; bitpos: [23]; default: 0;
+         *  need_des
+         */
+        uint32_t sleep_switch_modem_end_int_raw:1;
+        /** modem_switch_sleep_end_int_raw : R/WTC/SS; bitpos: [24]; default: 0;
+         *  need_des
+         */
+        uint32_t modem_switch_sleep_end_int_raw:1;
+        /** active_switch_sleep_end_int_raw : R/WTC/SS; bitpos: [25]; default: 0;
+         *  need_des
+         */
+        uint32_t active_switch_sleep_end_int_raw:1;
+        /** modem_switch_active_start_int_raw : R/WTC/SS; bitpos: [26]; default: 0;
+         *  need_des
+         */
+        uint32_t modem_switch_active_start_int_raw:1;
+        /** sleep_switch_active_start_int_raw : R/WTC/SS; bitpos: [27]; default: 0;
+         *  need_des
+         */
+        uint32_t sleep_switch_active_start_int_raw:1;
+        /** sleep_switch_modem_start_int_raw : R/WTC/SS; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t sleep_switch_modem_start_int_raw:1;
+        /** modem_switch_sleep_start_int_raw : R/WTC/SS; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t modem_switch_sleep_start_int_raw:1;
+        /** active_switch_sleep_start_int_raw : R/WTC/SS; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t active_switch_sleep_start_int_raw:1;
+        /** hp_sw_trigger_int_raw : R/WTC/SS; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sw_trigger_int_raw:1;
+    };
+    uint32_t val;
+} pmu_lp_int_raw_reg_t;
+
+/** Type of lp_int_st register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:20;
+        /** lp_cpu_wakeup_int_st : RO; bitpos: [20]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_cpu_wakeup_int_st:1;
+        /** modem_switch_active_end_int_st : RO; bitpos: [21]; default: 0;
+         *  need_des
+         */
+        uint32_t modem_switch_active_end_int_st:1;
+        /** sleep_switch_active_end_int_st : RO; bitpos: [22]; default: 0;
+         *  need_des
+         */
+        uint32_t sleep_switch_active_end_int_st:1;
+        /** sleep_switch_modem_end_int_st : RO; bitpos: [23]; default: 0;
+         *  need_des
+         */
+        uint32_t sleep_switch_modem_end_int_st:1;
+        /** modem_switch_sleep_end_int_st : RO; bitpos: [24]; default: 0;
+         *  need_des
+         */
+        uint32_t modem_switch_sleep_end_int_st:1;
+        /** active_switch_sleep_end_int_st : RO; bitpos: [25]; default: 0;
+         *  need_des
+         */
+        uint32_t active_switch_sleep_end_int_st:1;
+        /** modem_switch_active_start_int_st : RO; bitpos: [26]; default: 0;
+         *  need_des
+         */
+        uint32_t modem_switch_active_start_int_st:1;
+        /** sleep_switch_active_start_int_st : RO; bitpos: [27]; default: 0;
+         *  need_des
+         */
+        uint32_t sleep_switch_active_start_int_st:1;
+        /** sleep_switch_modem_start_int_st : RO; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t sleep_switch_modem_start_int_st:1;
+        /** modem_switch_sleep_start_int_st : RO; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t modem_switch_sleep_start_int_st:1;
+        /** active_switch_sleep_start_int_st : RO; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t active_switch_sleep_start_int_st:1;
+        /** hp_sw_trigger_int_st : RO; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sw_trigger_int_st:1;
+    };
+    uint32_t val;
+} pmu_lp_int_st_reg_t;
+
+/** Type of lp_int_ena register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:20;
+        /** lp_cpu_wakeup_int_ena : R/W; bitpos: [20]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_cpu_wakeup_int_ena:1;
+        /** modem_switch_active_end_int_ena : R/W; bitpos: [21]; default: 0;
+         *  need_des
+         */
+        uint32_t modem_switch_active_end_int_ena:1;
+        /** sleep_switch_active_end_int_ena : R/W; bitpos: [22]; default: 0;
+         *  need_des
+         */
+        uint32_t sleep_switch_active_end_int_ena:1;
+        /** sleep_switch_modem_end_int_ena : R/W; bitpos: [23]; default: 0;
+         *  need_des
+         */
+        uint32_t sleep_switch_modem_end_int_ena:1;
+        /** modem_switch_sleep_end_int_ena : R/W; bitpos: [24]; default: 0;
+         *  need_des
+         */
+        uint32_t modem_switch_sleep_end_int_ena:1;
+        /** active_switch_sleep_end_int_ena : R/W; bitpos: [25]; default: 0;
+         *  need_des
+         */
+        uint32_t active_switch_sleep_end_int_ena:1;
+        /** modem_switch_active_start_int_ena : R/W; bitpos: [26]; default: 0;
+         *  need_des
+         */
+        uint32_t modem_switch_active_start_int_ena:1;
+        /** sleep_switch_active_start_int_ena : R/W; bitpos: [27]; default: 0;
+         *  need_des
+         */
+        uint32_t sleep_switch_active_start_int_ena:1;
+        /** sleep_switch_modem_start_int_ena : R/W; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t sleep_switch_modem_start_int_ena:1;
+        /** modem_switch_sleep_start_int_ena : R/W; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t modem_switch_sleep_start_int_ena:1;
+        /** active_switch_sleep_start_int_ena : R/W; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t active_switch_sleep_start_int_ena:1;
+        /** hp_sw_trigger_int_ena : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sw_trigger_int_ena:1;
+    };
+    uint32_t val;
+} pmu_lp_int_ena_reg_t;
+
+/** Type of lp_int_clr register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:20;
+        /** lp_cpu_wakeup_int_clr : WT; bitpos: [20]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_cpu_wakeup_int_clr:1;
+        /** modem_switch_active_end_int_clr : WT; bitpos: [21]; default: 0;
+         *  need_des
+         */
+        uint32_t modem_switch_active_end_int_clr:1;
+        /** sleep_switch_active_end_int_clr : WT; bitpos: [22]; default: 0;
+         *  need_des
+         */
+        uint32_t sleep_switch_active_end_int_clr:1;
+        /** sleep_switch_modem_end_int_clr : WT; bitpos: [23]; default: 0;
+         *  need_des
+         */
+        uint32_t sleep_switch_modem_end_int_clr:1;
+        /** modem_switch_sleep_end_int_clr : WT; bitpos: [24]; default: 0;
+         *  need_des
+         */
+        uint32_t modem_switch_sleep_end_int_clr:1;
+        /** active_switch_sleep_end_int_clr : WT; bitpos: [25]; default: 0;
+         *  need_des
+         */
+        uint32_t active_switch_sleep_end_int_clr:1;
+        /** modem_switch_active_start_int_clr : WT; bitpos: [26]; default: 0;
+         *  need_des
+         */
+        uint32_t modem_switch_active_start_int_clr:1;
+        /** sleep_switch_active_start_int_clr : WT; bitpos: [27]; default: 0;
+         *  need_des
+         */
+        uint32_t sleep_switch_active_start_int_clr:1;
+        /** sleep_switch_modem_start_int_clr : WT; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t sleep_switch_modem_start_int_clr:1;
+        /** modem_switch_sleep_start_int_clr : WT; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t modem_switch_sleep_start_int_clr:1;
+        /** active_switch_sleep_start_int_clr : WT; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t active_switch_sleep_start_int_clr:1;
+        /** hp_sw_trigger_int_clr : WT; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_sw_trigger_int_clr:1;
+    };
+    uint32_t val;
+} pmu_lp_int_clr_reg_t;
+
+/** Type of lp_cpu_pwr0 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** lp_cpu_waiti_rdy : RO; bitpos: [0]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_cpu_waiti_rdy:1;
+        /** lp_cpu_stall_rdy : RO; bitpos: [1]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_cpu_stall_rdy:1;
+        uint32_t reserved_2:16;
+        /** lp_cpu_force_stall : R/W; bitpos: [18]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_cpu_force_stall:1;
+        /** lp_cpu_slp_waiti_flag_en : R/W; bitpos: [19]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_cpu_slp_waiti_flag_en:1;
+        /** lp_cpu_slp_stall_flag_en : R/W; bitpos: [20]; default: 1;
+         *  need_des
+         */
+        uint32_t lp_cpu_slp_stall_flag_en:1;
+        /** lp_cpu_slp_stall_wait : R/W; bitpos: [28:21]; default: 255;
+         *  need_des
+         */
+        uint32_t lp_cpu_slp_stall_wait:8;
+        /** lp_cpu_slp_stall_en : R/W; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_cpu_slp_stall_en:1;
+        /** lp_cpu_slp_reset_en : R/W; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_cpu_slp_reset_en:1;
+        /** lp_cpu_slp_bypass_intr_en : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_cpu_slp_bypass_intr_en:1;
+    };
+    uint32_t val;
+} pmu_lp_cpu_pwr0_reg_t;
+
+/** Type of lp_cpu_pwr1 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** lp_cpu_wakeup_en : R/W; bitpos: [15:0]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_cpu_wakeup_en:16;
+        uint32_t reserved_16:15;
+        /** lp_cpu_sleep_req : WT; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_cpu_sleep_req:1;
+    };
+    uint32_t val;
+} pmu_lp_cpu_pwr1_reg_t;
+
+/** Type of hp_lp_cpu_comm register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:30;
+        /** lp_trigger_hp : WT; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_trigger_hp:1;
+        /** hp_trigger_lp : WT; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t hp_trigger_lp:1;
+    };
+    uint32_t val;
+} pmu_hp_lp_cpu_comm_reg_t;
+
+/** Type of hp_regulator_cfg register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** dig_regulator_en_cal : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t dig_regulator_en_cal:1;
+    };
+    uint32_t val;
+} pmu_hp_regulator_cfg_reg_t;
+
+/** Type of main_state register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:11;
+        /** main_last_st_state : RO; bitpos: [17:11]; default: 1;
+         *  need_des
+         */
+        uint32_t main_last_st_state:7;
+        /** main_tar_st_state : RO; bitpos: [24:18]; default: 4;
+         *  need_des
+         */
+        uint32_t main_tar_st_state:7;
+        /** main_cur_st_state : RO; bitpos: [31:25]; default: 4;
+         *  need_des
+         */
+        uint32_t main_cur_st_state:7;
+    };
+    uint32_t val;
+} pmu_main_state_reg_t;
+
+/** Type of pwr_state register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:13;
+        /** backup_st_state : RO; bitpos: [17:13]; default: 1;
+         *  need_des
+         */
+        uint32_t backup_st_state:5;
+        /** lp_pwr_st_state : RO; bitpos: [22:18]; default: 0;
+         *  need_des
+         */
+        uint32_t lp_pwr_st_state:5;
+        /** hp_pwr_st_state : RO; bitpos: [31:23]; default: 1;
+         *  need_des
+         */
+        uint32_t hp_pwr_st_state:9;
+    };
+    uint32_t val;
+} pmu_pwr_state_reg_t;
+
+/** Type of date register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** pmu_date : R/W; bitpos: [30:0]; default: 35676752;
+         *  need_des
+         */
+        uint32_t pmu_date:31;
+        /** clk_en : R/W; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t clk_en:1;
+    };
+    uint32_t val;
+} pmu_date_reg_t;
+
+
+/** Group: status_register */
+/** Type of clk_state0 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** stable_xpd_bbpll_state : RO; bitpos: [0]; default: 1;
+         *  need_des
+         */
+        uint32_t stable_xpd_bbpll_state:1;
+        /** stable_xpd_xtal_state : RO; bitpos: [1]; default: 1;
+         *  need_des
+         */
+        uint32_t stable_xpd_xtal_state:1;
+        uint32_t reserved_2:13;
+        /** sys_clk_slp_sel_state : RO; bitpos: [15]; default: 0;
+         *  need_des
+         */
+        uint32_t sys_clk_slp_sel_state:1;
+        /** sys_clk_sel_state : RO; bitpos: [17:16]; default: 0;
+         *  need_des
+         */
+        uint32_t sys_clk_sel_state:2;
+        /** sys_clk_no_div_state : RO; bitpos: [18]; default: 0;
+         *  need_des
+         */
+        uint32_t sys_clk_no_div_state:1;
+        /** icg_sys_clk_en_state : RO; bitpos: [19]; default: 0;
+         *  need_des
+         */
+        uint32_t icg_sys_clk_en_state:1;
+        /** icg_modem_switch_state : RO; bitpos: [20]; default: 0;
+         *  need_des
+         */
+        uint32_t icg_modem_switch_state:1;
+        /** icg_modem_code_state : RO; bitpos: [22:21]; default: 0;
+         *  need_des
+         */
+        uint32_t icg_modem_code_state:2;
+        /** icg_slp_sel_state : RO; bitpos: [23]; default: 0;
+         *  need_des
+         */
+        uint32_t icg_slp_sel_state:1;
+        /** icg_global_xtal_state : RO; bitpos: [24]; default: 0;
+         *  need_des
+         */
+        uint32_t icg_global_xtal_state:1;
+        /** icg_global_pll_state : RO; bitpos: [25]; default: 0;
+         *  need_des
+         */
+        uint32_t icg_global_pll_state:1;
+        /** ana_i2c_iso_en_state : RO; bitpos: [26]; default: 0;
+         *  need_des
+         */
+        uint32_t ana_i2c_iso_en_state:1;
+        /** ana_i2c_retention_state : RO; bitpos: [27]; default: 0;
+         *  need_des
+         */
+        uint32_t ana_i2c_retention_state:1;
+        /** ana_xpd_bb_i2c_state : RO; bitpos: [28]; default: 0;
+         *  need_des
+         */
+        uint32_t ana_xpd_bb_i2c_state:1;
+        /** ana_xpd_bbpll_i2c_state : RO; bitpos: [29]; default: 0;
+         *  need_des
+         */
+        uint32_t ana_xpd_bbpll_i2c_state:1;
+        /** ana_xpd_bbpll_state : RO; bitpos: [30]; default: 0;
+         *  need_des
+         */
+        uint32_t ana_xpd_bbpll_state:1;
+        /** ana_xpd_xtal_state : RO; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t ana_xpd_xtal_state:1;
+    };
+    uint32_t val;
+} pmu_clk_state0_reg_t;
+
+/** Type of clk_state1 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** icg_func_en_state : RO; bitpos: [31:0]; default: 4294967295;
+         *  need_des
+         */
+        uint32_t icg_func_en_state:32;
+    };
+    uint32_t val;
+} pmu_clk_state1_reg_t;
+
+/** Type of clk_state2 register
+ *  need_des
+ */
+typedef union {
+    struct {
+        /** icg_apb_en_state : RO; bitpos: [31:0]; default: 4294967295;
+         *  need_des
+         */
+        uint32_t icg_apb_en_state:32;
+    };
+    uint32_t val;
+} pmu_clk_state2_reg_t;
+
+/** Type of vdd_spi_status register
+ *  need_des
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** stable_vdd_spi_pwr_drv : RO; bitpos: [31]; default: 0;
+         *  need_des
+         */
+        uint32_t stable_vdd_spi_pwr_drv:1;
+    };
+    uint32_t val;
+} pmu_vdd_spi_status_reg_t;
+
+
+typedef struct pmu_dev_t {
+    volatile pmu_hp_active_dig_power_reg_t hp_active_dig_power;
+    volatile pmu_hp_active_icg_hp_func_reg_t hp_active_icg_hp_func;
+    volatile pmu_hp_active_icg_hp_apb_reg_t hp_active_icg_hp_apb;
+    volatile pmu_hp_active_icg_modem_reg_t hp_active_icg_modem;
+    volatile pmu_hp_active_hp_sys_cntl_reg_t hp_active_hp_sys_cntl;
+    volatile pmu_hp_active_hp_ck_power_reg_t hp_active_hp_ck_power;
+    volatile pmu_hp_active_bias_reg_t hp_active_bias;
+    volatile pmu_hp_active_backup_reg_t hp_active_backup;
+    volatile pmu_hp_active_backup_clk_reg_t hp_active_backup_clk;
+    volatile pmu_hp_active_sysclk_reg_t hp_active_sysclk;
+    volatile pmu_hp_active_hp_regulator0_reg_t hp_active_hp_regulator0;
+    volatile pmu_hp_active_hp_regulator1_reg_t hp_active_hp_regulator1;
+    volatile pmu_hp_active_xtal_reg_t hp_active_xtal;
+    volatile pmu_hp_modem_dig_power_reg_t hp_modem_dig_power;
+    volatile pmu_hp_modem_icg_hp_func_reg_t hp_modem_icg_hp_func;
+    volatile pmu_hp_modem_icg_hp_apb_reg_t hp_modem_icg_hp_apb;
+    volatile pmu_hp_modem_icg_modem_reg_t hp_modem_icg_modem;
+    volatile pmu_hp_modem_hp_sys_cntl_reg_t hp_modem_hp_sys_cntl;
+    volatile pmu_hp_modem_hp_ck_power_reg_t hp_modem_hp_ck_power;
+    volatile pmu_hp_modem_bias_reg_t hp_modem_bias;
+    volatile pmu_hp_modem_backup_reg_t hp_modem_backup;
+    volatile pmu_hp_modem_backup_clk_reg_t hp_modem_backup_clk;
+    volatile pmu_hp_modem_sysclk_reg_t hp_modem_sysclk;
+    volatile pmu_hp_modem_hp_regulator0_reg_t hp_modem_hp_regulator0;
+    volatile pmu_hp_modem_hp_regulator1_reg_t hp_modem_hp_regulator1;
+    volatile pmu_hp_modem_xtal_reg_t hp_modem_xtal;
+    volatile pmu_hp_sleep_dig_power_reg_t hp_sleep_dig_power;
+    volatile pmu_hp_sleep_icg_hp_func_reg_t hp_sleep_icg_hp_func;
+    volatile pmu_hp_sleep_icg_hp_apb_reg_t hp_sleep_icg_hp_apb;
+    volatile pmu_hp_sleep_icg_modem_reg_t hp_sleep_icg_modem;
+    volatile pmu_hp_sleep_hp_sys_cntl_reg_t hp_sleep_hp_sys_cntl;
+    volatile pmu_hp_sleep_hp_ck_power_reg_t hp_sleep_hp_ck_power;
+    volatile pmu_hp_sleep_bias_reg_t hp_sleep_bias;
+    volatile pmu_hp_sleep_backup_reg_t hp_sleep_backup;
+    volatile pmu_hp_sleep_backup_clk_reg_t hp_sleep_backup_clk;
+    volatile pmu_hp_sleep_sysclk_reg_t hp_sleep_sysclk;
+    volatile pmu_hp_sleep_hp_regulator0_reg_t hp_sleep_hp_regulator0;
+    volatile pmu_hp_sleep_hp_regulator1_reg_t hp_sleep_hp_regulator1;
+    volatile pmu_hp_sleep_xtal_reg_t hp_sleep_xtal;
+    volatile pmu_hp_sleep_lp_regulator0_reg_t hp_sleep_lp_regulator0;
+    volatile pmu_hp_sleep_lp_regulator1_reg_t hp_sleep_lp_regulator1;
+    volatile pmu_hp_sleep_lp_dcdc_reserve_reg_t hp_sleep_lp_dcdc_reserve;
+    volatile pmu_hp_sleep_lp_dig_power_reg_t hp_sleep_lp_dig_power;
+    volatile pmu_hp_sleep_lp_ck_power_reg_t hp_sleep_lp_ck_power;
+    volatile pmu_lp_sleep_lp_bias_reserve_reg_t lp_sleep_lp_bias_reserve;
+    volatile pmu_lp_sleep_lp_regulator0_reg_t lp_sleep_lp_regulator0;
+    volatile pmu_lp_sleep_lp_regulator1_reg_t lp_sleep_lp_regulator1;
+    volatile pmu_lp_sleep_xtal_reg_t lp_sleep_xtal;
+    volatile pmu_lp_sleep_lp_dig_power_reg_t lp_sleep_lp_dig_power;
+    volatile pmu_lp_sleep_lp_ck_power_reg_t lp_sleep_lp_ck_power;
+    volatile pmu_lp_sleep_bias_reg_t lp_sleep_bias;
+    volatile pmu_imm_hp_ck_power_reg_t imm_hp_ck_power;
+    volatile pmu_imm_sleep_sysclk_reg_t imm_sleep_sysclk;
+    volatile pmu_imm_hp_func_icg_reg_t imm_hp_func_icg;
+    volatile pmu_imm_hp_apb_icg_reg_t imm_hp_apb_icg;
+    volatile pmu_imm_modem_icg_reg_t imm_modem_icg;
+    volatile pmu_imm_lp_icg_reg_t imm_lp_icg;
+    volatile pmu_imm_pad_hold_all_reg_t imm_pad_hold_all;
+    volatile pmu_imm_i2c_iso_reg_t imm_i2c_iso;
+    volatile pmu_power_wait_timer0_reg_t power_wait_timer0;
+    volatile pmu_power_wait_timer1_reg_t power_wait_timer1;
+    volatile pmu_power_pd_top_cntl_reg_t power_pd_top_cntl;
+    volatile pmu_power_pd_hpaon_cntl_reg_t power_pd_hpaon_cntl;
+    volatile pmu_power_pd_hpcpu_cntl_reg_t power_pd_hpcpu_cntl;
+    volatile pmu_power_pd_hpperi_reserve_reg_t power_pd_hpperi_reserve;
+    volatile pmu_power_pd_hpwifi_cntl_reg_t power_pd_hpwifi_cntl;
+    volatile pmu_power_pd_lpperi_cntl_reg_t power_pd_lpperi_cntl;
+    volatile pmu_power_pd_mem_cntl_reg_t power_pd_mem_cntl;
+    volatile pmu_power_pd_mem_mask_reg_t power_pd_mem_mask;
+    volatile pmu_power_hp_pad_reg_t power_hp_pad;
+    volatile pmu_power_vdd_spi_cntl_reg_t power_vdd_spi_cntl;
+    volatile pmu_power_ck_wait_cntl_reg_t power_ck_wait_cntl;
+    volatile pmu_slp_wakeup_cntl0_reg_t slp_wakeup_cntl0;
+    volatile pmu_slp_wakeup_cntl1_reg_t slp_wakeup_cntl1;
+    volatile pmu_slp_wakeup_cntl2_reg_t slp_wakeup_cntl2;
+    volatile pmu_slp_wakeup_cntl3_reg_t slp_wakeup_cntl3;
+    volatile pmu_slp_wakeup_cntl4_reg_t slp_wakeup_cntl4;
+    volatile pmu_slp_wakeup_cntl5_reg_t slp_wakeup_cntl5;
+    volatile pmu_slp_wakeup_cntl6_reg_t slp_wakeup_cntl6;
+    volatile pmu_slp_wakeup_cntl7_reg_t slp_wakeup_cntl7;
+    volatile pmu_slp_wakeup_status0_reg_t slp_wakeup_status0;
+    volatile pmu_slp_wakeup_status1_reg_t slp_wakeup_status1;
+    volatile pmu_hp_ck_poweron_reg_t hp_ck_poweron;
+    volatile pmu_hp_ck_cntl_reg_t hp_ck_cntl;
+    volatile pmu_por_status_reg_t por_status;
+    volatile pmu_rf_pwc_reg_t rf_pwc;
+    volatile pmu_backup_cfg_reg_t backup_cfg;
+    volatile pmu_int_raw_reg_t int_raw;
+    volatile pmu_hp_int_st_reg_t hp_int_st;
+    volatile pmu_hp_int_ena_reg_t hp_int_ena;
+    volatile pmu_hp_int_clr_reg_t hp_int_clr;
+    volatile pmu_lp_int_raw_reg_t lp_int_raw;
+    volatile pmu_lp_int_st_reg_t lp_int_st;
+    volatile pmu_lp_int_ena_reg_t lp_int_ena;
+    volatile pmu_lp_int_clr_reg_t lp_int_clr;
+    volatile pmu_lp_cpu_pwr0_reg_t lp_cpu_pwr0;
+    volatile pmu_lp_cpu_pwr1_reg_t lp_cpu_pwr1;
+    volatile pmu_hp_lp_cpu_comm_reg_t hp_lp_cpu_comm;
+    volatile pmu_hp_regulator_cfg_reg_t hp_regulator_cfg;
+    volatile pmu_main_state_reg_t main_state;
+    volatile pmu_pwr_state_reg_t pwr_state;
+    volatile pmu_clk_state0_reg_t clk_state0;
+    volatile pmu_clk_state1_reg_t clk_state1;
+    volatile pmu_clk_state2_reg_t clk_state2;
+    volatile pmu_vdd_spi_status_reg_t vdd_spi_status;
+    uint32_t reserved_1a4[150];
+    volatile pmu_date_reg_t date;
+} pmu_dev_t;
+
+extern pmu_dev_t PMU;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(pmu_dev_t) == 0x400, "Invalid size of pmu_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/reg_base.h b/components/soc/esp32c6/include/soc/reg_base.h
new file mode 100644
index 0000000000..4fb5d2304a
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/reg_base.h
@@ -0,0 +1,76 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#define DR_REG_CLINT_M_BASE                     0x20001800
+#define DR_REG_CLINT_U_BASE                     0x20001C00
+
+#define DR_REG_UART_BASE                        0x60000000
+#define DR_REG_UART1_BASE                       0x60001000
+#define DR_REG_SPI0_BASE                        0x60002000
+#define DR_REG_SPI1_BASE                        0x60003000
+#define DR_REG_I2C_EXT_BASE                     0x60004000
+#define DR_REG_UHCI0_BASE                       0x60005000
+#define DR_REG_RMT_BASE                         0x60006000
+#define DR_REG_LEDC_BASE                        0x60007000
+#define DR_REG_TIMERGROUP0_BASE                 0x60008000
+#define DR_REG_TIMERGROUP1_BASE                 0x60009000
+#define DR_REG_SYSTIMER_BASE                    0x6000A000
+#define DR_REG_TWAI0_BASE                       0x6000B000
+#define DR_REG_I2S_BASE                         0x6000C000
+#define DR_REG_TWAI1_BASE                       0x6000D000
+#define DR_REG_APB_SARADC_BASE                  0x6000E000
+#define DR_REG_USB_SERIAL_JTAG_BASE             0x6000F000
+#define DR_REG_INTERRUPT_MATRIX_BASE            0x60010000
+#define DR_REG_ATOMIC_BASE                      0x60011000
+#define DR_REG_PCNT_BASE                        0x60012000
+#define DR_REG_SOC_ETM_BASE                     0x60013000
+#define DR_REG_MCPWM_BASE                       0x60014000
+#define DR_REG_PARL_IO_BASE                     0x60015000
+#define DR_REG_HINF_BASE                        0x60016000
+#define DR_REG_SLC_BASE                         0x60017000
+#define DR_REG_SLCHOST_BASE                     0x60018000
+#define DR_REG_PVT_MONITOR_BASE                 0x60019000
+#define DR_REG_GDMA_BASE                        0x60080000
+#define DR_REG_SPI2_BASE                        0x60081000
+#define DR_REG_AES_BASE                         0x60088000
+#define DR_REG_SHA_BASE                         0x60089000
+#define DR_REG_RSA_BASE                         0x6008A000
+#define DR_REG_ECC_MULT_BASE                    0x6008B000
+#define DR_REG_DS_BASE                          0x6008C000
+#define DR_REG_HMAC_BASE                        0x6008D000
+#define DR_REG_IO_MUX_BASE                      0x60090000
+#define DR_REG_GPIO_BASE                        0x60091000
+#define DR_REG_GPIO_EXT_BASE                    0x60091f00 //ESP32C6-TODO
+#define DR_REG_MEM_MONITOR_BASE                 0x60092000
+#define DR_REG_PAU_BASE                         0x60093000
+#define DR_REG_HP_SYSTEM_BASE                   0x60095000
+#define DR_REG_PCR_BASE                         0x60096000
+#define DR_REG_TEE_BASE                         0x60098000
+#define DR_REG_HP_APM_BASE                      0x60099000
+#define DR_REG_LP_APM0_BASE                     0x60099800
+#define DR_REG_MISC_BASE                        0x6009F000
+
+#define DR_REG_PMU_BASE                         0x600B0000
+#define DR_REG_LP_CLKRST_BASE                   0x600B0400
+#define DR_REG_EFUSE_BASE                       0x600B0800
+#define DR_REG_LP_TIMER_BASE                    0x600B0C00
+#define DR_REG_LP_AON_BASE                      0x600B1000
+#define DR_REG_LP_UART_BASE                     0x600B1400
+#define DR_REG_LP_I2C_BASE                      0x600B1800
+#define DR_REG_LP_WDT_BASE                      0x600B1C00
+#define DR_REG_LP_IO_BASE                       0x600B2000
+#define DR_REG_LP_I2C_ANA_MST_BASE              0x600B2400
+#define DR_REG_LPPERI_BASE                      0x600B2800
+#define DR_REG_LP_ANALOG_PERI_BASE              0x600B2C00
+#define DR_REG_LP_TEE_BASE                      0x600B3400
+#define DR_REG_LP_APM_BASE                      0x600B3800
+#define DR_REG_OPT_DEBUG_BASE                   0x600B3C00
+
+#define DR_REG_TRACE_BASE                       0x600C0000
+#define DR_REG_ASSIST_DEBUG_BASE                0x600C2000
+#define DR_REG_CPU_BUS_MONITOR_BASE             0x600C2000
+#define DR_REG_INTPRI_BASE                      0x600C5000
+#define DR_REG_EXTMEM_BASE                      0x600C8000
diff --git a/components/soc/esp32c6/include/soc/rmt_reg.h b/components/soc/esp32c6/include/soc/rmt_reg.h
new file mode 100644
index 0000000000..6d409a9c8e
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/rmt_reg.h
@@ -0,0 +1,1519 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** RMT_CH0DATA_REG register
+ *  The read and write  data register for CHANNEL0 by apb fifo access.
+ */
+#define RMT_CH0DATA_REG (DR_REG_RMT_BASE + 0x0)
+/** RMT_CH0DATA : HRO; bitpos: [31:0]; default: 0;
+ *  Read and write data for channel 0 via APB FIFO.
+ */
+#define RMT_CH0DATA    0xFFFFFFFFU
+#define RMT_CH0DATA_M  (RMT_CH0DATA_V << RMT_CH0DATA_S)
+#define RMT_CH0DATA_V  0xFFFFFFFFU
+#define RMT_CH0DATA_S  0
+
+/** RMT_CH1DATA_REG register
+ *  The read and write  data register for CHANNEL1 by apb fifo access.
+ */
+#define RMT_CH1DATA_REG (DR_REG_RMT_BASE + 0x4)
+/** RMT_CH1DATA : HRO; bitpos: [31:0]; default: 0;
+ *  Read and write data for channel 1 via APB FIFO.
+ */
+#define RMT_CH1DATA    0xFFFFFFFFU
+#define RMT_CH1DATA_M  (RMT_CH1DATA_V << RMT_CH1DATA_S)
+#define RMT_CH1DATA_V  0xFFFFFFFFU
+#define RMT_CH1DATA_S  0
+
+/** RMT_CH2DATA_REG register
+ *  The read and write  data register for CHANNEL2 by apb fifo access.
+ */
+#define RMT_CH2DATA_REG (DR_REG_RMT_BASE + 0x8)
+/** RMT_CH2DATA : HRO; bitpos: [31:0]; default: 0;
+ *  Read and write data for channel 2 via APB FIFO.
+ */
+#define RMT_CH2DATA    0xFFFFFFFFU
+#define RMT_CH2DATA_M  (RMT_CH2DATA_V << RMT_CH2DATA_S)
+#define RMT_CH2DATA_V  0xFFFFFFFFU
+#define RMT_CH2DATA_S  0
+
+/** RMT_CH3DATA_REG register
+ *  The read and write  data register for CHANNEL3 by apb fifo access.
+ */
+#define RMT_CH3DATA_REG (DR_REG_RMT_BASE + 0xc)
+/** RMT_CH3DATA : HRO; bitpos: [31:0]; default: 0;
+ *  Read and write data for channel 3 via APB FIFO.
+ */
+#define RMT_CH3DATA    0xFFFFFFFFU
+#define RMT_CH3DATA_M  (RMT_CH3DATA_V << RMT_CH3DATA_S)
+#define RMT_CH3DATA_V  0xFFFFFFFFU
+#define RMT_CH3DATA_S  0
+
+/** RMT_CH0CONF0_REG register
+ *  Channel 0 configure register 0
+ */
+#define RMT_CH0CONF0_REG (DR_REG_RMT_BASE + 0x10)
+/** RMT_TX_START_CH0 : WT; bitpos: [0]; default: 0;
+ *  Set this bit to start sending data on CHANNEL0.
+ */
+#define RMT_TX_START_CH0    (BIT(0))
+#define RMT_TX_START_CH0_M  (RMT_TX_START_CH0_V << RMT_TX_START_CH0_S)
+#define RMT_TX_START_CH0_V  0x00000001U
+#define RMT_TX_START_CH0_S  0
+/** RMT_MEM_RD_RST_CH0 : WT; bitpos: [1]; default: 0;
+ *  Set this bit to reset read ram address for CHANNEL0 by accessing transmitter.
+ */
+#define RMT_MEM_RD_RST_CH0    (BIT(1))
+#define RMT_MEM_RD_RST_CH0_M  (RMT_MEM_RD_RST_CH0_V << RMT_MEM_RD_RST_CH0_S)
+#define RMT_MEM_RD_RST_CH0_V  0x00000001U
+#define RMT_MEM_RD_RST_CH0_S  1
+/** RMT_APB_MEM_RST_CH0 : WT; bitpos: [2]; default: 0;
+ *  Set this bit to reset W/R ram address for CHANNEL0 by accessing apb fifo.
+ */
+#define RMT_APB_MEM_RST_CH0    (BIT(2))
+#define RMT_APB_MEM_RST_CH0_M  (RMT_APB_MEM_RST_CH0_V << RMT_APB_MEM_RST_CH0_S)
+#define RMT_APB_MEM_RST_CH0_V  0x00000001U
+#define RMT_APB_MEM_RST_CH0_S  2
+/** RMT_TX_CONTI_MODE_CH0 : R/W; bitpos: [3]; default: 0;
+ *  Set this bit to restart transmission  from the first data to the last data in
+ *  CHANNEL0.
+ */
+#define RMT_TX_CONTI_MODE_CH0    (BIT(3))
+#define RMT_TX_CONTI_MODE_CH0_M  (RMT_TX_CONTI_MODE_CH0_V << RMT_TX_CONTI_MODE_CH0_S)
+#define RMT_TX_CONTI_MODE_CH0_V  0x00000001U
+#define RMT_TX_CONTI_MODE_CH0_S  3
+/** RMT_MEM_TX_WRAP_EN_CH0 : R/W; bitpos: [4]; default: 0;
+ *  This is the channel 0 enable bit for wraparound mode: it will resume sending at the
+ *  start when the data to be sent is more than its memory size.
+ */
+#define RMT_MEM_TX_WRAP_EN_CH0    (BIT(4))
+#define RMT_MEM_TX_WRAP_EN_CH0_M  (RMT_MEM_TX_WRAP_EN_CH0_V << RMT_MEM_TX_WRAP_EN_CH0_S)
+#define RMT_MEM_TX_WRAP_EN_CH0_V  0x00000001U
+#define RMT_MEM_TX_WRAP_EN_CH0_S  4
+/** RMT_IDLE_OUT_LV_CH0 : R/W; bitpos: [5]; default: 0;
+ *  This bit configures the level of output signal in CHANNEL0 when the latter is in
+ *  IDLE state.
+ */
+#define RMT_IDLE_OUT_LV_CH0    (BIT(5))
+#define RMT_IDLE_OUT_LV_CH0_M  (RMT_IDLE_OUT_LV_CH0_V << RMT_IDLE_OUT_LV_CH0_S)
+#define RMT_IDLE_OUT_LV_CH0_V  0x00000001U
+#define RMT_IDLE_OUT_LV_CH0_S  5
+/** RMT_IDLE_OUT_EN_CH0 : R/W; bitpos: [6]; default: 0;
+ *  This is the output enable-control bit for CHANNEL0 in IDLE state.
+ */
+#define RMT_IDLE_OUT_EN_CH0    (BIT(6))
+#define RMT_IDLE_OUT_EN_CH0_M  (RMT_IDLE_OUT_EN_CH0_V << RMT_IDLE_OUT_EN_CH0_S)
+#define RMT_IDLE_OUT_EN_CH0_V  0x00000001U
+#define RMT_IDLE_OUT_EN_CH0_S  6
+/** RMT_TX_STOP_CH0 : R/W/SC; bitpos: [7]; default: 0;
+ *  Set this bit to stop the transmitter of CHANNEL0 sending data out.
+ */
+#define RMT_TX_STOP_CH0    (BIT(7))
+#define RMT_TX_STOP_CH0_M  (RMT_TX_STOP_CH0_V << RMT_TX_STOP_CH0_S)
+#define RMT_TX_STOP_CH0_V  0x00000001U
+#define RMT_TX_STOP_CH0_S  7
+/** RMT_DIV_CNT_CH0 : R/W; bitpos: [15:8]; default: 2;
+ *  This register is used to configure the divider for clock of CHANNEL0.
+ */
+#define RMT_DIV_CNT_CH0    0x000000FFU
+#define RMT_DIV_CNT_CH0_M  (RMT_DIV_CNT_CH0_V << RMT_DIV_CNT_CH0_S)
+#define RMT_DIV_CNT_CH0_V  0x000000FFU
+#define RMT_DIV_CNT_CH0_S  8
+/** RMT_MEM_SIZE_CH0 : R/W; bitpos: [18:16]; default: 1;
+ *  This register is used to configure the maximum size of memory allocated to CHANNEL0.
+ */
+#define RMT_MEM_SIZE_CH0    0x00000007U
+#define RMT_MEM_SIZE_CH0_M  (RMT_MEM_SIZE_CH0_V << RMT_MEM_SIZE_CH0_S)
+#define RMT_MEM_SIZE_CH0_V  0x00000007U
+#define RMT_MEM_SIZE_CH0_S  16
+/** RMT_CARRIER_EFF_EN_CH0 : R/W; bitpos: [20]; default: 1;
+ *  1: Add carrier modulation on the output signal only at the send data state for
+ *  CHANNEL0. 0: Add carrier modulation on the output signal at all state for CHANNEL0.
+ *  Only valid when RMT_CARRIER_EN_CH0 is 1.
+ */
+#define RMT_CARRIER_EFF_EN_CH0    (BIT(20))
+#define RMT_CARRIER_EFF_EN_CH0_M  (RMT_CARRIER_EFF_EN_CH0_V << RMT_CARRIER_EFF_EN_CH0_S)
+#define RMT_CARRIER_EFF_EN_CH0_V  0x00000001U
+#define RMT_CARRIER_EFF_EN_CH0_S  20
+/** RMT_CARRIER_EN_CH0 : R/W; bitpos: [21]; default: 1;
+ *  This is the carrier modulation enable-control bit for CHANNEL0. 1: Add carrier
+ *  modulation in the output signal. 0: No carrier modulation in sig_out.
+ */
+#define RMT_CARRIER_EN_CH0    (BIT(21))
+#define RMT_CARRIER_EN_CH0_M  (RMT_CARRIER_EN_CH0_V << RMT_CARRIER_EN_CH0_S)
+#define RMT_CARRIER_EN_CH0_V  0x00000001U
+#define RMT_CARRIER_EN_CH0_S  21
+/** RMT_CARRIER_OUT_LV_CH0 : R/W; bitpos: [22]; default: 1;
+ *  This bit is used to configure the position of carrier wave for CHANNEL0.
+ *
+ *  1'h0: add carrier wave on low level.
+ *
+ *  1'h1: add carrier wave on high level.
+ */
+#define RMT_CARRIER_OUT_LV_CH0    (BIT(22))
+#define RMT_CARRIER_OUT_LV_CH0_M  (RMT_CARRIER_OUT_LV_CH0_V << RMT_CARRIER_OUT_LV_CH0_S)
+#define RMT_CARRIER_OUT_LV_CH0_V  0x00000001U
+#define RMT_CARRIER_OUT_LV_CH0_S  22
+/** RMT_AFIFO_RST_CH0 : WT; bitpos: [23]; default: 0;
+ *  Reserved
+ */
+#define RMT_AFIFO_RST_CH0    (BIT(23))
+#define RMT_AFIFO_RST_CH0_M  (RMT_AFIFO_RST_CH0_V << RMT_AFIFO_RST_CH0_S)
+#define RMT_AFIFO_RST_CH0_V  0x00000001U
+#define RMT_AFIFO_RST_CH0_S  23
+/** RMT_CONF_UPDATE_CH0 : WT; bitpos: [24]; default: 0;
+ *  synchronization bit for CHANNEL0
+ */
+#define RMT_CONF_UPDATE_CH0    (BIT(24))
+#define RMT_CONF_UPDATE_CH0_M  (RMT_CONF_UPDATE_CH0_V << RMT_CONF_UPDATE_CH0_S)
+#define RMT_CONF_UPDATE_CH0_V  0x00000001U
+#define RMT_CONF_UPDATE_CH0_S  24
+
+/** RMT_CH1CONF0_REG register
+ *  Channel 1 configure register 0
+ */
+#define RMT_CH1CONF0_REG (DR_REG_RMT_BASE + 0x14)
+/** RMT_TX_START_CH0 : WT; bitpos: [0]; default: 0;
+ *  Set this bit to start sending data on CHANNEL1.
+ */
+#define RMT_TX_START_CH0    (BIT(0))
+#define RMT_TX_START_CH0_M  (RMT_TX_START_CH0_V << RMT_TX_START_CH0_S)
+#define RMT_TX_START_CH0_V  0x00000001U
+#define RMT_TX_START_CH0_S  0
+/** RMT_MEM_RD_RST_CH0 : WT; bitpos: [1]; default: 0;
+ *  Set this bit to reset read ram address for CHANNEL1 by accessing transmitter.
+ */
+#define RMT_MEM_RD_RST_CH0    (BIT(1))
+#define RMT_MEM_RD_RST_CH0_M  (RMT_MEM_RD_RST_CH0_V << RMT_MEM_RD_RST_CH0_S)
+#define RMT_MEM_RD_RST_CH0_V  0x00000001U
+#define RMT_MEM_RD_RST_CH0_S  1
+/** RMT_APB_MEM_RST_CH0 : WT; bitpos: [2]; default: 0;
+ *  Set this bit to reset W/R ram address for CHANNEL1 by accessing apb fifo.
+ */
+#define RMT_APB_MEM_RST_CH0    (BIT(2))
+#define RMT_APB_MEM_RST_CH0_M  (RMT_APB_MEM_RST_CH0_V << RMT_APB_MEM_RST_CH0_S)
+#define RMT_APB_MEM_RST_CH0_V  0x00000001U
+#define RMT_APB_MEM_RST_CH0_S  2
+/** RMT_TX_CONTI_MODE_CH0 : R/W; bitpos: [3]; default: 0;
+ *  Set this bit to restart transmission  from the first data to the last data in
+ *  CHANNEL1.
+ */
+#define RMT_TX_CONTI_MODE_CH0    (BIT(3))
+#define RMT_TX_CONTI_MODE_CH0_M  (RMT_TX_CONTI_MODE_CH0_V << RMT_TX_CONTI_MODE_CH0_S)
+#define RMT_TX_CONTI_MODE_CH0_V  0x00000001U
+#define RMT_TX_CONTI_MODE_CH0_S  3
+/** RMT_MEM_TX_WRAP_EN_CH0 : R/W; bitpos: [4]; default: 0;
+ *  This is the channel 1 enable bit for wraparound mode: it will resume sending at the
+ *  start when the data to be sent is more than its memory size.
+ */
+#define RMT_MEM_TX_WRAP_EN_CH0    (BIT(4))
+#define RMT_MEM_TX_WRAP_EN_CH0_M  (RMT_MEM_TX_WRAP_EN_CH0_V << RMT_MEM_TX_WRAP_EN_CH0_S)
+#define RMT_MEM_TX_WRAP_EN_CH0_V  0x00000001U
+#define RMT_MEM_TX_WRAP_EN_CH0_S  4
+/** RMT_IDLE_OUT_LV_CH0 : R/W; bitpos: [5]; default: 0;
+ *  This bit configures the level of output signal in CHANNEL1 when the latter is in
+ *  IDLE state.
+ */
+#define RMT_IDLE_OUT_LV_CH0    (BIT(5))
+#define RMT_IDLE_OUT_LV_CH0_M  (RMT_IDLE_OUT_LV_CH0_V << RMT_IDLE_OUT_LV_CH0_S)
+#define RMT_IDLE_OUT_LV_CH0_V  0x00000001U
+#define RMT_IDLE_OUT_LV_CH0_S  5
+/** RMT_IDLE_OUT_EN_CH0 : R/W; bitpos: [6]; default: 0;
+ *  This is the output enable-control bit for CHANNEL1 in IDLE state.
+ */
+#define RMT_IDLE_OUT_EN_CH0    (BIT(6))
+#define RMT_IDLE_OUT_EN_CH0_M  (RMT_IDLE_OUT_EN_CH0_V << RMT_IDLE_OUT_EN_CH0_S)
+#define RMT_IDLE_OUT_EN_CH0_V  0x00000001U
+#define RMT_IDLE_OUT_EN_CH0_S  6
+/** RMT_TX_STOP_CH0 : R/W/SC; bitpos: [7]; default: 0;
+ *  Set this bit to stop the transmitter of CHANNEL1 sending data out.
+ */
+#define RMT_TX_STOP_CH0    (BIT(7))
+#define RMT_TX_STOP_CH0_M  (RMT_TX_STOP_CH0_V << RMT_TX_STOP_CH0_S)
+#define RMT_TX_STOP_CH0_V  0x00000001U
+#define RMT_TX_STOP_CH0_S  7
+/** RMT_DIV_CNT_CH0 : R/W; bitpos: [15:8]; default: 2;
+ *  This register is used to configure the divider for clock of CHANNEL1.
+ */
+#define RMT_DIV_CNT_CH0    0x000000FFU
+#define RMT_DIV_CNT_CH0_M  (RMT_DIV_CNT_CH0_V << RMT_DIV_CNT_CH0_S)
+#define RMT_DIV_CNT_CH0_V  0x000000FFU
+#define RMT_DIV_CNT_CH0_S  8
+/** RMT_MEM_SIZE_CH0 : R/W; bitpos: [18:16]; default: 1;
+ *  This register is used to configure the maximum size of memory allocated to CHANNEL1.
+ */
+#define RMT_MEM_SIZE_CH0    0x00000007U
+#define RMT_MEM_SIZE_CH0_M  (RMT_MEM_SIZE_CH0_V << RMT_MEM_SIZE_CH0_S)
+#define RMT_MEM_SIZE_CH0_V  0x00000007U
+#define RMT_MEM_SIZE_CH0_S  16
+/** RMT_CARRIER_EFF_EN_CH0 : R/W; bitpos: [20]; default: 1;
+ *  1: Add carrier modulation on the output signal only at the send data state for
+ *  CHANNEL1. 0: Add carrier modulation on the output signal at all state for CHANNEL1.
+ *  Only valid when RMT_CARRIER_EN_CH1 is 1.
+ */
+#define RMT_CARRIER_EFF_EN_CH0    (BIT(20))
+#define RMT_CARRIER_EFF_EN_CH0_M  (RMT_CARRIER_EFF_EN_CH0_V << RMT_CARRIER_EFF_EN_CH0_S)
+#define RMT_CARRIER_EFF_EN_CH0_V  0x00000001U
+#define RMT_CARRIER_EFF_EN_CH0_S  20
+/** RMT_CARRIER_EN_CH0 : R/W; bitpos: [21]; default: 1;
+ *  This is the carrier modulation enable-control bit for CHANNEL1. 1: Add carrier
+ *  modulation in the output signal. 0: No carrier modulation in sig_out.
+ */
+#define RMT_CARRIER_EN_CH0    (BIT(21))
+#define RMT_CARRIER_EN_CH0_M  (RMT_CARRIER_EN_CH0_V << RMT_CARRIER_EN_CH0_S)
+#define RMT_CARRIER_EN_CH0_V  0x00000001U
+#define RMT_CARRIER_EN_CH0_S  21
+/** RMT_CARRIER_OUT_LV_CH0 : R/W; bitpos: [22]; default: 1;
+ *  This bit is used to configure the position of carrier wave for CHANNEL1.
+ *
+ *  1'h0: add carrier wave on low level.
+ *
+ *  1'h1: add carrier wave on high level.
+ */
+#define RMT_CARRIER_OUT_LV_CH0    (BIT(22))
+#define RMT_CARRIER_OUT_LV_CH0_M  (RMT_CARRIER_OUT_LV_CH0_V << RMT_CARRIER_OUT_LV_CH0_S)
+#define RMT_CARRIER_OUT_LV_CH0_V  0x00000001U
+#define RMT_CARRIER_OUT_LV_CH0_S  22
+/** RMT_AFIFO_RST_CH0 : WT; bitpos: [23]; default: 0;
+ *  Reserved
+ */
+#define RMT_AFIFO_RST_CH0    (BIT(23))
+#define RMT_AFIFO_RST_CH0_M  (RMT_AFIFO_RST_CH0_V << RMT_AFIFO_RST_CH0_S)
+#define RMT_AFIFO_RST_CH0_V  0x00000001U
+#define RMT_AFIFO_RST_CH0_S  23
+/** RMT_CONF_UPDATE_CH0 : WT; bitpos: [24]; default: 0;
+ *  synchronization bit for CHANNEL1
+ */
+#define RMT_CONF_UPDATE_CH0    (BIT(24))
+#define RMT_CONF_UPDATE_CH0_M  (RMT_CONF_UPDATE_CH0_V << RMT_CONF_UPDATE_CH0_S)
+#define RMT_CONF_UPDATE_CH0_V  0x00000001U
+#define RMT_CONF_UPDATE_CH0_S  24
+
+/** RMT_CH2CONF0_REG register
+ *  Channel 2 configure register 0
+ */
+#define RMT_CH2CONF0_REG (DR_REG_RMT_BASE + 0x18)
+/** RMT_DIV_CNT_CH2 : R/W; bitpos: [7:0]; default: 2;
+ *  This register is used to configure the divider for clock of CHANNEL2.
+ */
+#define RMT_DIV_CNT_CH2    0x000000FFU
+#define RMT_DIV_CNT_CH2_M  (RMT_DIV_CNT_CH2_V << RMT_DIV_CNT_CH2_S)
+#define RMT_DIV_CNT_CH2_V  0x000000FFU
+#define RMT_DIV_CNT_CH2_S  0
+/** RMT_IDLE_THRES_CH2 : R/W; bitpos: [22:8]; default: 32767;
+ *  When no edge is detected on the input signal and continuous clock cycles is longer
+ *  than this register value, received process is finished.
+ */
+#define RMT_IDLE_THRES_CH2    0x00007FFFU
+#define RMT_IDLE_THRES_CH2_M  (RMT_IDLE_THRES_CH2_V << RMT_IDLE_THRES_CH2_S)
+#define RMT_IDLE_THRES_CH2_V  0x00007FFFU
+#define RMT_IDLE_THRES_CH2_S  8
+/** RMT_MEM_SIZE_CH2 : R/W; bitpos: [25:23]; default: 1;
+ *  This register is used to configure the maximum size of memory allocated to CHANNEL2.
+ */
+#define RMT_MEM_SIZE_CH2    0x00000007U
+#define RMT_MEM_SIZE_CH2_M  (RMT_MEM_SIZE_CH2_V << RMT_MEM_SIZE_CH2_S)
+#define RMT_MEM_SIZE_CH2_V  0x00000007U
+#define RMT_MEM_SIZE_CH2_S  23
+/** RMT_CARRIER_EN_CH2 : R/W; bitpos: [28]; default: 1;
+ *  This is the carrier modulation enable-control bit for CHANNEL2. 1: Add carrier
+ *  modulation in the output signal. 0: No carrier modulation in sig_out.
+ */
+#define RMT_CARRIER_EN_CH2    (BIT(28))
+#define RMT_CARRIER_EN_CH2_M  (RMT_CARRIER_EN_CH2_V << RMT_CARRIER_EN_CH2_S)
+#define RMT_CARRIER_EN_CH2_V  0x00000001U
+#define RMT_CARRIER_EN_CH2_S  28
+/** RMT_CARRIER_OUT_LV_CH2 : R/W; bitpos: [29]; default: 1;
+ *  This bit is used to configure the position of carrier wave for CHANNEL2.
+ *
+ *  1'h0: add carrier wave on low level.
+ *
+ *  1'h1: add carrier wave on high level.
+ */
+#define RMT_CARRIER_OUT_LV_CH2    (BIT(29))
+#define RMT_CARRIER_OUT_LV_CH2_M  (RMT_CARRIER_OUT_LV_CH2_V << RMT_CARRIER_OUT_LV_CH2_S)
+#define RMT_CARRIER_OUT_LV_CH2_V  0x00000001U
+#define RMT_CARRIER_OUT_LV_CH2_S  29
+
+/** RMT_CH2CONF1_REG register
+ *  Channel 2 configure register 1
+ */
+#define RMT_CH2CONF1_REG (DR_REG_RMT_BASE + 0x1c)
+/** RMT_RX_EN_CH2 : R/W; bitpos: [0]; default: 0;
+ *  Set this bit to enable receiver to receive data on CHANNEL2.
+ */
+#define RMT_RX_EN_CH2    (BIT(0))
+#define RMT_RX_EN_CH2_M  (RMT_RX_EN_CH2_V << RMT_RX_EN_CH2_S)
+#define RMT_RX_EN_CH2_V  0x00000001U
+#define RMT_RX_EN_CH2_S  0
+/** RMT_MEM_WR_RST_CH2 : WT; bitpos: [1]; default: 0;
+ *  Set this bit to reset write ram address for CHANNEL2 by accessing receiver.
+ */
+#define RMT_MEM_WR_RST_CH2    (BIT(1))
+#define RMT_MEM_WR_RST_CH2_M  (RMT_MEM_WR_RST_CH2_V << RMT_MEM_WR_RST_CH2_S)
+#define RMT_MEM_WR_RST_CH2_V  0x00000001U
+#define RMT_MEM_WR_RST_CH2_S  1
+/** RMT_APB_MEM_RST_CH2 : WT; bitpos: [2]; default: 0;
+ *  Set this bit to reset W/R ram address for CHANNEL2 by accessing apb fifo.
+ */
+#define RMT_APB_MEM_RST_CH2    (BIT(2))
+#define RMT_APB_MEM_RST_CH2_M  (RMT_APB_MEM_RST_CH2_V << RMT_APB_MEM_RST_CH2_S)
+#define RMT_APB_MEM_RST_CH2_V  0x00000001U
+#define RMT_APB_MEM_RST_CH2_S  2
+/** RMT_MEM_OWNER_CH2 : R/W/SC; bitpos: [3]; default: 1;
+ *  This register marks the ownership of CHANNEL2's ram block.
+ *
+ *  1'h1: Receiver is using the ram.
+ *
+ *  1'h0: APB bus is using the ram.
+ */
+#define RMT_MEM_OWNER_CH2    (BIT(3))
+#define RMT_MEM_OWNER_CH2_M  (RMT_MEM_OWNER_CH2_V << RMT_MEM_OWNER_CH2_S)
+#define RMT_MEM_OWNER_CH2_V  0x00000001U
+#define RMT_MEM_OWNER_CH2_S  3
+/** RMT_RX_FILTER_EN_CH2 : R/W; bitpos: [4]; default: 0;
+ *  This is the receive filter's enable bit for CHANNEL2.
+ */
+#define RMT_RX_FILTER_EN_CH2    (BIT(4))
+#define RMT_RX_FILTER_EN_CH2_M  (RMT_RX_FILTER_EN_CH2_V << RMT_RX_FILTER_EN_CH2_S)
+#define RMT_RX_FILTER_EN_CH2_V  0x00000001U
+#define RMT_RX_FILTER_EN_CH2_S  4
+/** RMT_RX_FILTER_THRES_CH2 : R/W; bitpos: [12:5]; default: 15;
+ *  Ignores the input pulse when its width is smaller than this register value in APB
+ *  clock periods (in receive mode).
+ */
+#define RMT_RX_FILTER_THRES_CH2    0x000000FFU
+#define RMT_RX_FILTER_THRES_CH2_M  (RMT_RX_FILTER_THRES_CH2_V << RMT_RX_FILTER_THRES_CH2_S)
+#define RMT_RX_FILTER_THRES_CH2_V  0x000000FFU
+#define RMT_RX_FILTER_THRES_CH2_S  5
+/** RMT_MEM_RX_WRAP_EN_CH2 : R/W; bitpos: [13]; default: 0;
+ *  This is the channel 2 enable bit for wraparound mode: it will resume receiving at
+ *  the start when the data to be received is more than its memory size.
+ */
+#define RMT_MEM_RX_WRAP_EN_CH2    (BIT(13))
+#define RMT_MEM_RX_WRAP_EN_CH2_M  (RMT_MEM_RX_WRAP_EN_CH2_V << RMT_MEM_RX_WRAP_EN_CH2_S)
+#define RMT_MEM_RX_WRAP_EN_CH2_V  0x00000001U
+#define RMT_MEM_RX_WRAP_EN_CH2_S  13
+/** RMT_AFIFO_RST_CH2 : WT; bitpos: [14]; default: 0;
+ *  Reserved
+ */
+#define RMT_AFIFO_RST_CH2    (BIT(14))
+#define RMT_AFIFO_RST_CH2_M  (RMT_AFIFO_RST_CH2_V << RMT_AFIFO_RST_CH2_S)
+#define RMT_AFIFO_RST_CH2_V  0x00000001U
+#define RMT_AFIFO_RST_CH2_S  14
+/** RMT_CONF_UPDATE_CH2 : WT; bitpos: [15]; default: 0;
+ *  synchronization bit for CHANNEL2
+ */
+#define RMT_CONF_UPDATE_CH2    (BIT(15))
+#define RMT_CONF_UPDATE_CH2_M  (RMT_CONF_UPDATE_CH2_V << RMT_CONF_UPDATE_CH2_S)
+#define RMT_CONF_UPDATE_CH2_V  0x00000001U
+#define RMT_CONF_UPDATE_CH2_S  15
+
+/** RMT_CH3CONF0_REG register
+ *  Channel 3 configure register 0
+ */
+#define RMT_CH3CONF0_REG (DR_REG_RMT_BASE + 0x20)
+/** RMT_DIV_CNT_CH2 : R/W; bitpos: [7:0]; default: 2;
+ *  This register is used to configure the divider for clock of CHANNEL3.
+ */
+#define RMT_DIV_CNT_CH2    0x000000FFU
+#define RMT_DIV_CNT_CH2_M  (RMT_DIV_CNT_CH2_V << RMT_DIV_CNT_CH2_S)
+#define RMT_DIV_CNT_CH2_V  0x000000FFU
+#define RMT_DIV_CNT_CH2_S  0
+/** RMT_IDLE_THRES_CH2 : R/W; bitpos: [22:8]; default: 32767;
+ *  When no edge is detected on the input signal and continuous clock cycles is longer
+ *  than this register value, received process is finished.
+ */
+#define RMT_IDLE_THRES_CH2    0x00007FFFU
+#define RMT_IDLE_THRES_CH2_M  (RMT_IDLE_THRES_CH2_V << RMT_IDLE_THRES_CH2_S)
+#define RMT_IDLE_THRES_CH2_V  0x00007FFFU
+#define RMT_IDLE_THRES_CH2_S  8
+/** RMT_MEM_SIZE_CH2 : R/W; bitpos: [25:23]; default: 1;
+ *  This register is used to configure the maximum size of memory allocated to CHANNEL3.
+ */
+#define RMT_MEM_SIZE_CH2    0x00000007U
+#define RMT_MEM_SIZE_CH2_M  (RMT_MEM_SIZE_CH2_V << RMT_MEM_SIZE_CH2_S)
+#define RMT_MEM_SIZE_CH2_V  0x00000007U
+#define RMT_MEM_SIZE_CH2_S  23
+/** RMT_CARRIER_EN_CH2 : R/W; bitpos: [28]; default: 1;
+ *  This is the carrier modulation enable-control bit for CHANNEL3. 1: Add carrier
+ *  modulation in the output signal. 0: No carrier modulation in sig_out.
+ */
+#define RMT_CARRIER_EN_CH2    (BIT(28))
+#define RMT_CARRIER_EN_CH2_M  (RMT_CARRIER_EN_CH2_V << RMT_CARRIER_EN_CH2_S)
+#define RMT_CARRIER_EN_CH2_V  0x00000001U
+#define RMT_CARRIER_EN_CH2_S  28
+/** RMT_CARRIER_OUT_LV_CH2 : R/W; bitpos: [29]; default: 1;
+ *  This bit is used to configure the position of carrier wave for CHANNEL3.
+ *
+ *  1'h0: add carrier wave on low level.
+ *
+ *  1'h1: add carrier wave on high level.
+ */
+#define RMT_CARRIER_OUT_LV_CH2    (BIT(29))
+#define RMT_CARRIER_OUT_LV_CH2_M  (RMT_CARRIER_OUT_LV_CH2_V << RMT_CARRIER_OUT_LV_CH2_S)
+#define RMT_CARRIER_OUT_LV_CH2_V  0x00000001U
+#define RMT_CARRIER_OUT_LV_CH2_S  29
+
+/** RMT_CH3CONF1_REG register
+ *  Channel 3 configure register 1
+ */
+#define RMT_CH3CONF1_REG (DR_REG_RMT_BASE + 0x24)
+/** RMT_RX_EN_CH2 : R/W; bitpos: [0]; default: 0;
+ *  Set this bit to enable receiver to receive data on CHANNEL3.
+ */
+#define RMT_RX_EN_CH2    (BIT(0))
+#define RMT_RX_EN_CH2_M  (RMT_RX_EN_CH2_V << RMT_RX_EN_CH2_S)
+#define RMT_RX_EN_CH2_V  0x00000001U
+#define RMT_RX_EN_CH2_S  0
+/** RMT_MEM_WR_RST_CH2 : WT; bitpos: [1]; default: 0;
+ *  Set this bit to reset write ram address for CHANNEL3 by accessing receiver.
+ */
+#define RMT_MEM_WR_RST_CH2    (BIT(1))
+#define RMT_MEM_WR_RST_CH2_M  (RMT_MEM_WR_RST_CH2_V << RMT_MEM_WR_RST_CH2_S)
+#define RMT_MEM_WR_RST_CH2_V  0x00000001U
+#define RMT_MEM_WR_RST_CH2_S  1
+/** RMT_APB_MEM_RST_CH2 : WT; bitpos: [2]; default: 0;
+ *  Set this bit to reset W/R ram address for CHANNEL3 by accessing apb fifo.
+ */
+#define RMT_APB_MEM_RST_CH2    (BIT(2))
+#define RMT_APB_MEM_RST_CH2_M  (RMT_APB_MEM_RST_CH2_V << RMT_APB_MEM_RST_CH2_S)
+#define RMT_APB_MEM_RST_CH2_V  0x00000001U
+#define RMT_APB_MEM_RST_CH2_S  2
+/** RMT_MEM_OWNER_CH2 : R/W/SC; bitpos: [3]; default: 1;
+ *  This register marks the ownership of CHANNEL3's ram block.
+ *
+ *  1'h1: Receiver is using the ram.
+ *
+ *  1'h0: APB bus is using the ram.
+ */
+#define RMT_MEM_OWNER_CH2    (BIT(3))
+#define RMT_MEM_OWNER_CH2_M  (RMT_MEM_OWNER_CH2_V << RMT_MEM_OWNER_CH2_S)
+#define RMT_MEM_OWNER_CH2_V  0x00000001U
+#define RMT_MEM_OWNER_CH2_S  3
+/** RMT_RX_FILTER_EN_CH2 : R/W; bitpos: [4]; default: 0;
+ *  This is the receive filter's enable bit for CHANNEL3.
+ */
+#define RMT_RX_FILTER_EN_CH2    (BIT(4))
+#define RMT_RX_FILTER_EN_CH2_M  (RMT_RX_FILTER_EN_CH2_V << RMT_RX_FILTER_EN_CH2_S)
+#define RMT_RX_FILTER_EN_CH2_V  0x00000001U
+#define RMT_RX_FILTER_EN_CH2_S  4
+/** RMT_RX_FILTER_THRES_CH2 : R/W; bitpos: [12:5]; default: 15;
+ *  Ignores the input pulse when its width is smaller than this register value in APB
+ *  clock periods (in receive mode).
+ */
+#define RMT_RX_FILTER_THRES_CH2    0x000000FFU
+#define RMT_RX_FILTER_THRES_CH2_M  (RMT_RX_FILTER_THRES_CH2_V << RMT_RX_FILTER_THRES_CH2_S)
+#define RMT_RX_FILTER_THRES_CH2_V  0x000000FFU
+#define RMT_RX_FILTER_THRES_CH2_S  5
+/** RMT_MEM_RX_WRAP_EN_CH2 : R/W; bitpos: [13]; default: 0;
+ *  This is the channel 3 enable bit for wraparound mode: it will resume receiving at
+ *  the start when the data to be received is more than its memory size.
+ */
+#define RMT_MEM_RX_WRAP_EN_CH2    (BIT(13))
+#define RMT_MEM_RX_WRAP_EN_CH2_M  (RMT_MEM_RX_WRAP_EN_CH2_V << RMT_MEM_RX_WRAP_EN_CH2_S)
+#define RMT_MEM_RX_WRAP_EN_CH2_V  0x00000001U
+#define RMT_MEM_RX_WRAP_EN_CH2_S  13
+/** RMT_AFIFO_RST_CH2 : WT; bitpos: [14]; default: 0;
+ *  Reserved
+ */
+#define RMT_AFIFO_RST_CH2    (BIT(14))
+#define RMT_AFIFO_RST_CH2_M  (RMT_AFIFO_RST_CH2_V << RMT_AFIFO_RST_CH2_S)
+#define RMT_AFIFO_RST_CH2_V  0x00000001U
+#define RMT_AFIFO_RST_CH2_S  14
+/** RMT_CONF_UPDATE_CH2 : WT; bitpos: [15]; default: 0;
+ *  synchronization bit for CHANNEL3
+ */
+#define RMT_CONF_UPDATE_CH2    (BIT(15))
+#define RMT_CONF_UPDATE_CH2_M  (RMT_CONF_UPDATE_CH2_V << RMT_CONF_UPDATE_CH2_S)
+#define RMT_CONF_UPDATE_CH2_V  0x00000001U
+#define RMT_CONF_UPDATE_CH2_S  15
+
+/** RMT_CH0STATUS_REG register
+ *  Channel 0 status register
+ */
+#define RMT_CH0STATUS_REG (DR_REG_RMT_BASE + 0x28)
+/** RMT_MEM_RADDR_EX_CH0 : RO; bitpos: [8:0]; default: 0;
+ *  This register records the memory address offset when transmitter of CHANNEL0 is
+ *  using the RAM.
+ */
+#define RMT_MEM_RADDR_EX_CH0    0x000001FFU
+#define RMT_MEM_RADDR_EX_CH0_M  (RMT_MEM_RADDR_EX_CH0_V << RMT_MEM_RADDR_EX_CH0_S)
+#define RMT_MEM_RADDR_EX_CH0_V  0x000001FFU
+#define RMT_MEM_RADDR_EX_CH0_S  0
+/** RMT_STATE_CH0 : RO; bitpos: [11:9]; default: 0;
+ *  This register records the FSM status of CHANNEL0.
+ */
+#define RMT_STATE_CH0    0x00000007U
+#define RMT_STATE_CH0_M  (RMT_STATE_CH0_V << RMT_STATE_CH0_S)
+#define RMT_STATE_CH0_V  0x00000007U
+#define RMT_STATE_CH0_S  9
+/** RMT_APB_MEM_WADDR_CH0 : RO; bitpos: [20:12]; default: 0;
+ *  This register records the memory address offset when writes RAM over APB bus.
+ */
+#define RMT_APB_MEM_WADDR_CH0    0x000001FFU
+#define RMT_APB_MEM_WADDR_CH0_M  (RMT_APB_MEM_WADDR_CH0_V << RMT_APB_MEM_WADDR_CH0_S)
+#define RMT_APB_MEM_WADDR_CH0_V  0x000001FFU
+#define RMT_APB_MEM_WADDR_CH0_S  12
+/** RMT_APB_MEM_RD_ERR_CH0 : RO; bitpos: [21]; default: 0;
+ *  This status bit will be set if the offset address out of memory size when reading
+ *  via APB bus.
+ */
+#define RMT_APB_MEM_RD_ERR_CH0    (BIT(21))
+#define RMT_APB_MEM_RD_ERR_CH0_M  (RMT_APB_MEM_RD_ERR_CH0_V << RMT_APB_MEM_RD_ERR_CH0_S)
+#define RMT_APB_MEM_RD_ERR_CH0_V  0x00000001U
+#define RMT_APB_MEM_RD_ERR_CH0_S  21
+/** RMT_MEM_EMPTY_CH0 : RO; bitpos: [22]; default: 0;
+ *  This status bit will be set when the data to be set is more than memory size and
+ *  the wraparound mode is disabled.
+ */
+#define RMT_MEM_EMPTY_CH0    (BIT(22))
+#define RMT_MEM_EMPTY_CH0_M  (RMT_MEM_EMPTY_CH0_V << RMT_MEM_EMPTY_CH0_S)
+#define RMT_MEM_EMPTY_CH0_V  0x00000001U
+#define RMT_MEM_EMPTY_CH0_S  22
+/** RMT_APB_MEM_WR_ERR_CH0 : RO; bitpos: [23]; default: 0;
+ *  This status bit will be set if the offset address out of memory size when writes
+ *  via APB bus.
+ */
+#define RMT_APB_MEM_WR_ERR_CH0    (BIT(23))
+#define RMT_APB_MEM_WR_ERR_CH0_M  (RMT_APB_MEM_WR_ERR_CH0_V << RMT_APB_MEM_WR_ERR_CH0_S)
+#define RMT_APB_MEM_WR_ERR_CH0_V  0x00000001U
+#define RMT_APB_MEM_WR_ERR_CH0_S  23
+/** RMT_APB_MEM_RADDR_CH0 : RO; bitpos: [31:24]; default: 0;
+ *  This register records the memory address offset when reading RAM over APB bus.
+ */
+#define RMT_APB_MEM_RADDR_CH0    0x000000FFU
+#define RMT_APB_MEM_RADDR_CH0_M  (RMT_APB_MEM_RADDR_CH0_V << RMT_APB_MEM_RADDR_CH0_S)
+#define RMT_APB_MEM_RADDR_CH0_V  0x000000FFU
+#define RMT_APB_MEM_RADDR_CH0_S  24
+
+/** RMT_CH1STATUS_REG register
+ *  Channel 1 status register
+ */
+#define RMT_CH1STATUS_REG (DR_REG_RMT_BASE + 0x2c)
+/** RMT_MEM_RADDR_EX_CH0 : RO; bitpos: [8:0]; default: 0;
+ *  This register records the memory address offset when transmitter of CHANNEL1 is
+ *  using the RAM.
+ */
+#define RMT_MEM_RADDR_EX_CH0    0x000001FFU
+#define RMT_MEM_RADDR_EX_CH0_M  (RMT_MEM_RADDR_EX_CH0_V << RMT_MEM_RADDR_EX_CH0_S)
+#define RMT_MEM_RADDR_EX_CH0_V  0x000001FFU
+#define RMT_MEM_RADDR_EX_CH0_S  0
+/** RMT_STATE_CH0 : RO; bitpos: [11:9]; default: 0;
+ *  This register records the FSM status of CHANNEL1.
+ */
+#define RMT_STATE_CH0    0x00000007U
+#define RMT_STATE_CH0_M  (RMT_STATE_CH0_V << RMT_STATE_CH0_S)
+#define RMT_STATE_CH0_V  0x00000007U
+#define RMT_STATE_CH0_S  9
+/** RMT_APB_MEM_WADDR_CH0 : RO; bitpos: [20:12]; default: 0;
+ *  This register records the memory address offset when writes RAM over APB bus.
+ */
+#define RMT_APB_MEM_WADDR_CH0    0x000001FFU
+#define RMT_APB_MEM_WADDR_CH0_M  (RMT_APB_MEM_WADDR_CH0_V << RMT_APB_MEM_WADDR_CH0_S)
+#define RMT_APB_MEM_WADDR_CH0_V  0x000001FFU
+#define RMT_APB_MEM_WADDR_CH0_S  12
+/** RMT_APB_MEM_RD_ERR_CH0 : RO; bitpos: [21]; default: 0;
+ *  This status bit will be set if the offset address out of memory size when reading
+ *  via APB bus.
+ */
+#define RMT_APB_MEM_RD_ERR_CH0    (BIT(21))
+#define RMT_APB_MEM_RD_ERR_CH0_M  (RMT_APB_MEM_RD_ERR_CH0_V << RMT_APB_MEM_RD_ERR_CH0_S)
+#define RMT_APB_MEM_RD_ERR_CH0_V  0x00000001U
+#define RMT_APB_MEM_RD_ERR_CH0_S  21
+/** RMT_MEM_EMPTY_CH0 : RO; bitpos: [22]; default: 0;
+ *  This status bit will be set when the data to be set is more than memory size and
+ *  the wraparound mode is disabled.
+ */
+#define RMT_MEM_EMPTY_CH0    (BIT(22))
+#define RMT_MEM_EMPTY_CH0_M  (RMT_MEM_EMPTY_CH0_V << RMT_MEM_EMPTY_CH0_S)
+#define RMT_MEM_EMPTY_CH0_V  0x00000001U
+#define RMT_MEM_EMPTY_CH0_S  22
+/** RMT_APB_MEM_WR_ERR_CH0 : RO; bitpos: [23]; default: 0;
+ *  This status bit will be set if the offset address out of memory size when writes
+ *  via APB bus.
+ */
+#define RMT_APB_MEM_WR_ERR_CH0    (BIT(23))
+#define RMT_APB_MEM_WR_ERR_CH0_M  (RMT_APB_MEM_WR_ERR_CH0_V << RMT_APB_MEM_WR_ERR_CH0_S)
+#define RMT_APB_MEM_WR_ERR_CH0_V  0x00000001U
+#define RMT_APB_MEM_WR_ERR_CH0_S  23
+/** RMT_APB_MEM_RADDR_CH0 : RO; bitpos: [31:24]; default: 0;
+ *  This register records the memory address offset when reading RAM over APB bus.
+ */
+#define RMT_APB_MEM_RADDR_CH0    0x000000FFU
+#define RMT_APB_MEM_RADDR_CH0_M  (RMT_APB_MEM_RADDR_CH0_V << RMT_APB_MEM_RADDR_CH0_S)
+#define RMT_APB_MEM_RADDR_CH0_V  0x000000FFU
+#define RMT_APB_MEM_RADDR_CH0_S  24
+
+/** RMT_CH2STATUS_REG register
+ *  Channel 2 status register
+ */
+#define RMT_CH2STATUS_REG (DR_REG_RMT_BASE + 0x30)
+/** RMT_MEM_WADDR_EX_CH2 : RO; bitpos: [8:0]; default: 0;
+ *  This register records the memory address offset when receiver of CHANNEL2 is using
+ *  the RAM.
+ */
+#define RMT_MEM_WADDR_EX_CH2    0x000001FFU
+#define RMT_MEM_WADDR_EX_CH2_M  (RMT_MEM_WADDR_EX_CH2_V << RMT_MEM_WADDR_EX_CH2_S)
+#define RMT_MEM_WADDR_EX_CH2_V  0x000001FFU
+#define RMT_MEM_WADDR_EX_CH2_S  0
+/** RMT_APB_MEM_RADDR_CH2 : RO; bitpos: [20:12]; default: 0;
+ *  This register records the memory address offset when reads RAM over APB bus.
+ */
+#define RMT_APB_MEM_RADDR_CH2    0x000001FFU
+#define RMT_APB_MEM_RADDR_CH2_M  (RMT_APB_MEM_RADDR_CH2_V << RMT_APB_MEM_RADDR_CH2_S)
+#define RMT_APB_MEM_RADDR_CH2_V  0x000001FFU
+#define RMT_APB_MEM_RADDR_CH2_S  12
+/** RMT_STATE_CH2 : RO; bitpos: [24:22]; default: 0;
+ *  This register records the FSM status of CHANNEL2.
+ */
+#define RMT_STATE_CH2    0x00000007U
+#define RMT_STATE_CH2_M  (RMT_STATE_CH2_V << RMT_STATE_CH2_S)
+#define RMT_STATE_CH2_V  0x00000007U
+#define RMT_STATE_CH2_S  22
+/** RMT_MEM_OWNER_ERR_CH2 : RO; bitpos: [25]; default: 0;
+ *  This status bit will be set when the ownership of memory block is wrong.
+ */
+#define RMT_MEM_OWNER_ERR_CH2    (BIT(25))
+#define RMT_MEM_OWNER_ERR_CH2_M  (RMT_MEM_OWNER_ERR_CH2_V << RMT_MEM_OWNER_ERR_CH2_S)
+#define RMT_MEM_OWNER_ERR_CH2_V  0x00000001U
+#define RMT_MEM_OWNER_ERR_CH2_S  25
+/** RMT_MEM_FULL_CH2 : RO; bitpos: [26]; default: 0;
+ *  This status bit will be set if the receiver receives more data than the memory size.
+ */
+#define RMT_MEM_FULL_CH2    (BIT(26))
+#define RMT_MEM_FULL_CH2_M  (RMT_MEM_FULL_CH2_V << RMT_MEM_FULL_CH2_S)
+#define RMT_MEM_FULL_CH2_V  0x00000001U
+#define RMT_MEM_FULL_CH2_S  26
+/** RMT_APB_MEM_RD_ERR_CH2 : RO; bitpos: [27]; default: 0;
+ *  This status bit will be set if the offset address out of memory size when reads via
+ *  APB bus.
+ */
+#define RMT_APB_MEM_RD_ERR_CH2    (BIT(27))
+#define RMT_APB_MEM_RD_ERR_CH2_M  (RMT_APB_MEM_RD_ERR_CH2_V << RMT_APB_MEM_RD_ERR_CH2_S)
+#define RMT_APB_MEM_RD_ERR_CH2_V  0x00000001U
+#define RMT_APB_MEM_RD_ERR_CH2_S  27
+
+/** RMT_CH3STATUS_REG register
+ *  Channel 3 status register
+ */
+#define RMT_CH3STATUS_REG (DR_REG_RMT_BASE + 0x34)
+/** RMT_MEM_WADDR_EX_CH2 : RO; bitpos: [8:0]; default: 0;
+ *  This register records the memory address offset when receiver of CHANNEL3 is using
+ *  the RAM.
+ */
+#define RMT_MEM_WADDR_EX_CH2    0x000001FFU
+#define RMT_MEM_WADDR_EX_CH2_M  (RMT_MEM_WADDR_EX_CH2_V << RMT_MEM_WADDR_EX_CH2_S)
+#define RMT_MEM_WADDR_EX_CH2_V  0x000001FFU
+#define RMT_MEM_WADDR_EX_CH2_S  0
+/** RMT_APB_MEM_RADDR_CH2 : RO; bitpos: [20:12]; default: 0;
+ *  This register records the memory address offset when reads RAM over APB bus.
+ */
+#define RMT_APB_MEM_RADDR_CH2    0x000001FFU
+#define RMT_APB_MEM_RADDR_CH2_M  (RMT_APB_MEM_RADDR_CH2_V << RMT_APB_MEM_RADDR_CH2_S)
+#define RMT_APB_MEM_RADDR_CH2_V  0x000001FFU
+#define RMT_APB_MEM_RADDR_CH2_S  12
+/** RMT_STATE_CH2 : RO; bitpos: [24:22]; default: 0;
+ *  This register records the FSM status of CHANNEL3.
+ */
+#define RMT_STATE_CH2    0x00000007U
+#define RMT_STATE_CH2_M  (RMT_STATE_CH2_V << RMT_STATE_CH2_S)
+#define RMT_STATE_CH2_V  0x00000007U
+#define RMT_STATE_CH2_S  22
+/** RMT_MEM_OWNER_ERR_CH2 : RO; bitpos: [25]; default: 0;
+ *  This status bit will be set when the ownership of memory block is wrong.
+ */
+#define RMT_MEM_OWNER_ERR_CH2    (BIT(25))
+#define RMT_MEM_OWNER_ERR_CH2_M  (RMT_MEM_OWNER_ERR_CH2_V << RMT_MEM_OWNER_ERR_CH2_S)
+#define RMT_MEM_OWNER_ERR_CH2_V  0x00000001U
+#define RMT_MEM_OWNER_ERR_CH2_S  25
+/** RMT_MEM_FULL_CH2 : RO; bitpos: [26]; default: 0;
+ *  This status bit will be set if the receiver receives more data than the memory size.
+ */
+#define RMT_MEM_FULL_CH2    (BIT(26))
+#define RMT_MEM_FULL_CH2_M  (RMT_MEM_FULL_CH2_V << RMT_MEM_FULL_CH2_S)
+#define RMT_MEM_FULL_CH2_V  0x00000001U
+#define RMT_MEM_FULL_CH2_S  26
+/** RMT_APB_MEM_RD_ERR_CH2 : RO; bitpos: [27]; default: 0;
+ *  This status bit will be set if the offset address out of memory size when reads via
+ *  APB bus.
+ */
+#define RMT_APB_MEM_RD_ERR_CH2    (BIT(27))
+#define RMT_APB_MEM_RD_ERR_CH2_M  (RMT_APB_MEM_RD_ERR_CH2_V << RMT_APB_MEM_RD_ERR_CH2_S)
+#define RMT_APB_MEM_RD_ERR_CH2_V  0x00000001U
+#define RMT_APB_MEM_RD_ERR_CH2_S  27
+
+/** RMT_INT_RAW_REG register
+ *  Raw interrupt status
+ */
+#define RMT_INT_RAW_REG (DR_REG_RMT_BASE + 0x38)
+/** RMT_CH0_TX_END_INT_RAW : R/WTC/SS; bitpos: [0]; default: 0;
+ *  The interrupt raw bit for CHANNEL0. Triggered when transmission done.
+ */
+#define RMT_CH0_TX_END_INT_RAW    (BIT(0))
+#define RMT_CH0_TX_END_INT_RAW_M  (RMT_CH0_TX_END_INT_RAW_V << RMT_CH0_TX_END_INT_RAW_S)
+#define RMT_CH0_TX_END_INT_RAW_V  0x00000001U
+#define RMT_CH0_TX_END_INT_RAW_S  0
+/** RMT_CH1_TX_END_INT_RAW : R/WTC/SS; bitpos: [1]; default: 0;
+ *  The interrupt raw bit for CHANNEL1. Triggered when transmission done.
+ */
+#define RMT_CH1_TX_END_INT_RAW    (BIT(1))
+#define RMT_CH1_TX_END_INT_RAW_M  (RMT_CH1_TX_END_INT_RAW_V << RMT_CH1_TX_END_INT_RAW_S)
+#define RMT_CH1_TX_END_INT_RAW_V  0x00000001U
+#define RMT_CH1_TX_END_INT_RAW_S  1
+/** RMT_CH2_RX_END_INT_RAW : R/WTC/SS; bitpos: [2]; default: 0;
+ *  The interrupt raw bit for CHANNEL2. Triggered when reception done.
+ */
+#define RMT_CH2_RX_END_INT_RAW    (BIT(2))
+#define RMT_CH2_RX_END_INT_RAW_M  (RMT_CH2_RX_END_INT_RAW_V << RMT_CH2_RX_END_INT_RAW_S)
+#define RMT_CH2_RX_END_INT_RAW_V  0x00000001U
+#define RMT_CH2_RX_END_INT_RAW_S  2
+/** RMT_CH3_RX_END_INT_RAW : R/WTC/SS; bitpos: [3]; default: 0;
+ *  The interrupt raw bit for CHANNEL3. Triggered when reception done.
+ */
+#define RMT_CH3_RX_END_INT_RAW    (BIT(3))
+#define RMT_CH3_RX_END_INT_RAW_M  (RMT_CH3_RX_END_INT_RAW_V << RMT_CH3_RX_END_INT_RAW_S)
+#define RMT_CH3_RX_END_INT_RAW_V  0x00000001U
+#define RMT_CH3_RX_END_INT_RAW_S  3
+/** RMT_CH0_ERR_INT_RAW : R/WTC/SS; bitpos: [4]; default: 0;
+ *  The interrupt raw bit for CHANNEL$m. Triggered when error occurs.
+ */
+#define RMT_CH0_ERR_INT_RAW    (BIT(4))
+#define RMT_CH0_ERR_INT_RAW_M  (RMT_CH0_ERR_INT_RAW_V << RMT_CH0_ERR_INT_RAW_S)
+#define RMT_CH0_ERR_INT_RAW_V  0x00000001U
+#define RMT_CH0_ERR_INT_RAW_S  4
+/** RMT_CH1_ERR_INT_RAW : R/WTC/SS; bitpos: [5]; default: 0;
+ *  The interrupt raw bit for CHANNEL$m. Triggered when error occurs.
+ */
+#define RMT_CH1_ERR_INT_RAW    (BIT(5))
+#define RMT_CH1_ERR_INT_RAW_M  (RMT_CH1_ERR_INT_RAW_V << RMT_CH1_ERR_INT_RAW_S)
+#define RMT_CH1_ERR_INT_RAW_V  0x00000001U
+#define RMT_CH1_ERR_INT_RAW_S  5
+/** RMT_CH2_ERR_INT_RAW : R/WTC/SS; bitpos: [6]; default: 0;
+ *  The interrupt raw bit for CHANNEL$m. Triggered when error occurs.
+ */
+#define RMT_CH2_ERR_INT_RAW    (BIT(6))
+#define RMT_CH2_ERR_INT_RAW_M  (RMT_CH2_ERR_INT_RAW_V << RMT_CH2_ERR_INT_RAW_S)
+#define RMT_CH2_ERR_INT_RAW_V  0x00000001U
+#define RMT_CH2_ERR_INT_RAW_S  6
+/** RMT_CH3_ERR_INT_RAW : R/WTC/SS; bitpos: [7]; default: 0;
+ *  The interrupt raw bit for CHANNEL$m. Triggered when error occurs.
+ */
+#define RMT_CH3_ERR_INT_RAW    (BIT(7))
+#define RMT_CH3_ERR_INT_RAW_M  (RMT_CH3_ERR_INT_RAW_V << RMT_CH3_ERR_INT_RAW_S)
+#define RMT_CH3_ERR_INT_RAW_V  0x00000001U
+#define RMT_CH3_ERR_INT_RAW_S  7
+/** RMT_CH0_TX_THR_EVENT_INT_RAW : R/WTC/SS; bitpos: [8]; default: 0;
+ *  The interrupt raw bit for CHANNEL0. Triggered when transmitter sent more data than
+ *  configured value.
+ */
+#define RMT_CH0_TX_THR_EVENT_INT_RAW    (BIT(8))
+#define RMT_CH0_TX_THR_EVENT_INT_RAW_M  (RMT_CH0_TX_THR_EVENT_INT_RAW_V << RMT_CH0_TX_THR_EVENT_INT_RAW_S)
+#define RMT_CH0_TX_THR_EVENT_INT_RAW_V  0x00000001U
+#define RMT_CH0_TX_THR_EVENT_INT_RAW_S  8
+/** RMT_CH1_TX_THR_EVENT_INT_RAW : R/WTC/SS; bitpos: [9]; default: 0;
+ *  The interrupt raw bit for CHANNEL1. Triggered when transmitter sent more data than
+ *  configured value.
+ */
+#define RMT_CH1_TX_THR_EVENT_INT_RAW    (BIT(9))
+#define RMT_CH1_TX_THR_EVENT_INT_RAW_M  (RMT_CH1_TX_THR_EVENT_INT_RAW_V << RMT_CH1_TX_THR_EVENT_INT_RAW_S)
+#define RMT_CH1_TX_THR_EVENT_INT_RAW_V  0x00000001U
+#define RMT_CH1_TX_THR_EVENT_INT_RAW_S  9
+/** RMT_CH2_RX_THR_EVENT_INT_RAW : R/WTC/SS; bitpos: [10]; default: 0;
+ *  The interrupt raw bit for CHANNEL2. Triggered when receiver receive more data than
+ *  configured value.
+ */
+#define RMT_CH2_RX_THR_EVENT_INT_RAW    (BIT(10))
+#define RMT_CH2_RX_THR_EVENT_INT_RAW_M  (RMT_CH2_RX_THR_EVENT_INT_RAW_V << RMT_CH2_RX_THR_EVENT_INT_RAW_S)
+#define RMT_CH2_RX_THR_EVENT_INT_RAW_V  0x00000001U
+#define RMT_CH2_RX_THR_EVENT_INT_RAW_S  10
+/** RMT_CH3_RX_THR_EVENT_INT_RAW : R/WTC/SS; bitpos: [11]; default: 0;
+ *  The interrupt raw bit for CHANNEL3. Triggered when receiver receive more data than
+ *  configured value.
+ */
+#define RMT_CH3_RX_THR_EVENT_INT_RAW    (BIT(11))
+#define RMT_CH3_RX_THR_EVENT_INT_RAW_M  (RMT_CH3_RX_THR_EVENT_INT_RAW_V << RMT_CH3_RX_THR_EVENT_INT_RAW_S)
+#define RMT_CH3_RX_THR_EVENT_INT_RAW_V  0x00000001U
+#define RMT_CH3_RX_THR_EVENT_INT_RAW_S  11
+/** RMT_CH0_TX_LOOP_INT_RAW : R/WTC/SS; bitpos: [12]; default: 0;
+ *  The interrupt raw bit for CHANNEL0. Triggered when the loop count reaches the
+ *  configured threshold value.
+ */
+#define RMT_CH0_TX_LOOP_INT_RAW    (BIT(12))
+#define RMT_CH0_TX_LOOP_INT_RAW_M  (RMT_CH0_TX_LOOP_INT_RAW_V << RMT_CH0_TX_LOOP_INT_RAW_S)
+#define RMT_CH0_TX_LOOP_INT_RAW_V  0x00000001U
+#define RMT_CH0_TX_LOOP_INT_RAW_S  12
+/** RMT_CH1_TX_LOOP_INT_RAW : R/WTC/SS; bitpos: [13]; default: 0;
+ *  The interrupt raw bit for CHANNEL1. Triggered when the loop count reaches the
+ *  configured threshold value.
+ */
+#define RMT_CH1_TX_LOOP_INT_RAW    (BIT(13))
+#define RMT_CH1_TX_LOOP_INT_RAW_M  (RMT_CH1_TX_LOOP_INT_RAW_V << RMT_CH1_TX_LOOP_INT_RAW_S)
+#define RMT_CH1_TX_LOOP_INT_RAW_V  0x00000001U
+#define RMT_CH1_TX_LOOP_INT_RAW_S  13
+
+/** RMT_INT_ST_REG register
+ *  Masked interrupt status
+ */
+#define RMT_INT_ST_REG (DR_REG_RMT_BASE + 0x3c)
+/** RMT_CH0_TX_END_INT_ST : RO; bitpos: [0]; default: 0;
+ *  The masked interrupt status bit for CH0_TX_END_INT.
+ */
+#define RMT_CH0_TX_END_INT_ST    (BIT(0))
+#define RMT_CH0_TX_END_INT_ST_M  (RMT_CH0_TX_END_INT_ST_V << RMT_CH0_TX_END_INT_ST_S)
+#define RMT_CH0_TX_END_INT_ST_V  0x00000001U
+#define RMT_CH0_TX_END_INT_ST_S  0
+/** RMT_CH1_TX_END_INT_ST : RO; bitpos: [1]; default: 0;
+ *  The masked interrupt status bit for CH1_TX_END_INT.
+ */
+#define RMT_CH1_TX_END_INT_ST    (BIT(1))
+#define RMT_CH1_TX_END_INT_ST_M  (RMT_CH1_TX_END_INT_ST_V << RMT_CH1_TX_END_INT_ST_S)
+#define RMT_CH1_TX_END_INT_ST_V  0x00000001U
+#define RMT_CH1_TX_END_INT_ST_S  1
+/** RMT_CH2_RX_END_INT_ST : RO; bitpos: [2]; default: 0;
+ *  The masked interrupt status bit for CH2_RX_END_INT.
+ */
+#define RMT_CH2_RX_END_INT_ST    (BIT(2))
+#define RMT_CH2_RX_END_INT_ST_M  (RMT_CH2_RX_END_INT_ST_V << RMT_CH2_RX_END_INT_ST_S)
+#define RMT_CH2_RX_END_INT_ST_V  0x00000001U
+#define RMT_CH2_RX_END_INT_ST_S  2
+/** RMT_CH3_RX_END_INT_ST : RO; bitpos: [3]; default: 0;
+ *  The masked interrupt status bit for CH3_RX_END_INT.
+ */
+#define RMT_CH3_RX_END_INT_ST    (BIT(3))
+#define RMT_CH3_RX_END_INT_ST_M  (RMT_CH3_RX_END_INT_ST_V << RMT_CH3_RX_END_INT_ST_S)
+#define RMT_CH3_RX_END_INT_ST_V  0x00000001U
+#define RMT_CH3_RX_END_INT_ST_S  3
+/** RMT_CH0_ERR_INT_ST : RO; bitpos: [4]; default: 0;
+ *  The masked interrupt status bit for CH$n_ERR_INT.
+ */
+#define RMT_CH0_ERR_INT_ST    (BIT(4))
+#define RMT_CH0_ERR_INT_ST_M  (RMT_CH0_ERR_INT_ST_V << RMT_CH0_ERR_INT_ST_S)
+#define RMT_CH0_ERR_INT_ST_V  0x00000001U
+#define RMT_CH0_ERR_INT_ST_S  4
+/** RMT_CH1_ERR_INT_ST : RO; bitpos: [5]; default: 0;
+ *  The masked interrupt status bit for CH$n_ERR_INT.
+ */
+#define RMT_CH1_ERR_INT_ST    (BIT(5))
+#define RMT_CH1_ERR_INT_ST_M  (RMT_CH1_ERR_INT_ST_V << RMT_CH1_ERR_INT_ST_S)
+#define RMT_CH1_ERR_INT_ST_V  0x00000001U
+#define RMT_CH1_ERR_INT_ST_S  5
+/** RMT_CH2_ERR_INT_ST : RO; bitpos: [6]; default: 0;
+ *  The masked interrupt status bit for CH$n_ERR_INT.
+ */
+#define RMT_CH2_ERR_INT_ST    (BIT(6))
+#define RMT_CH2_ERR_INT_ST_M  (RMT_CH2_ERR_INT_ST_V << RMT_CH2_ERR_INT_ST_S)
+#define RMT_CH2_ERR_INT_ST_V  0x00000001U
+#define RMT_CH2_ERR_INT_ST_S  6
+/** RMT_CH3_ERR_INT_ST : RO; bitpos: [7]; default: 0;
+ *  The masked interrupt status bit for CH$n_ERR_INT.
+ */
+#define RMT_CH3_ERR_INT_ST    (BIT(7))
+#define RMT_CH3_ERR_INT_ST_M  (RMT_CH3_ERR_INT_ST_V << RMT_CH3_ERR_INT_ST_S)
+#define RMT_CH3_ERR_INT_ST_V  0x00000001U
+#define RMT_CH3_ERR_INT_ST_S  7
+/** RMT_CH0_TX_THR_EVENT_INT_ST : RO; bitpos: [8]; default: 0;
+ *  The masked interrupt status bit for CH0_TX_THR_EVENT_INT.
+ */
+#define RMT_CH0_TX_THR_EVENT_INT_ST    (BIT(8))
+#define RMT_CH0_TX_THR_EVENT_INT_ST_M  (RMT_CH0_TX_THR_EVENT_INT_ST_V << RMT_CH0_TX_THR_EVENT_INT_ST_S)
+#define RMT_CH0_TX_THR_EVENT_INT_ST_V  0x00000001U
+#define RMT_CH0_TX_THR_EVENT_INT_ST_S  8
+/** RMT_CH1_TX_THR_EVENT_INT_ST : RO; bitpos: [9]; default: 0;
+ *  The masked interrupt status bit for CH1_TX_THR_EVENT_INT.
+ */
+#define RMT_CH1_TX_THR_EVENT_INT_ST    (BIT(9))
+#define RMT_CH1_TX_THR_EVENT_INT_ST_M  (RMT_CH1_TX_THR_EVENT_INT_ST_V << RMT_CH1_TX_THR_EVENT_INT_ST_S)
+#define RMT_CH1_TX_THR_EVENT_INT_ST_V  0x00000001U
+#define RMT_CH1_TX_THR_EVENT_INT_ST_S  9
+/** RMT_CH2_RX_THR_EVENT_INT_ST : RO; bitpos: [10]; default: 0;
+ *  The masked interrupt status bit for CH2_RX_THR_EVENT_INT.
+ */
+#define RMT_CH2_RX_THR_EVENT_INT_ST    (BIT(10))
+#define RMT_CH2_RX_THR_EVENT_INT_ST_M  (RMT_CH2_RX_THR_EVENT_INT_ST_V << RMT_CH2_RX_THR_EVENT_INT_ST_S)
+#define RMT_CH2_RX_THR_EVENT_INT_ST_V  0x00000001U
+#define RMT_CH2_RX_THR_EVENT_INT_ST_S  10
+/** RMT_CH3_RX_THR_EVENT_INT_ST : RO; bitpos: [11]; default: 0;
+ *  The masked interrupt status bit for CH3_RX_THR_EVENT_INT.
+ */
+#define RMT_CH3_RX_THR_EVENT_INT_ST    (BIT(11))
+#define RMT_CH3_RX_THR_EVENT_INT_ST_M  (RMT_CH3_RX_THR_EVENT_INT_ST_V << RMT_CH3_RX_THR_EVENT_INT_ST_S)
+#define RMT_CH3_RX_THR_EVENT_INT_ST_V  0x00000001U
+#define RMT_CH3_RX_THR_EVENT_INT_ST_S  11
+/** RMT_CH0_TX_LOOP_INT_ST : RO; bitpos: [12]; default: 0;
+ *  The masked interrupt status bit for CH0_TX_LOOP_INT.
+ */
+#define RMT_CH0_TX_LOOP_INT_ST    (BIT(12))
+#define RMT_CH0_TX_LOOP_INT_ST_M  (RMT_CH0_TX_LOOP_INT_ST_V << RMT_CH0_TX_LOOP_INT_ST_S)
+#define RMT_CH0_TX_LOOP_INT_ST_V  0x00000001U
+#define RMT_CH0_TX_LOOP_INT_ST_S  12
+/** RMT_CH1_TX_LOOP_INT_ST : RO; bitpos: [13]; default: 0;
+ *  The masked interrupt status bit for CH1_TX_LOOP_INT.
+ */
+#define RMT_CH1_TX_LOOP_INT_ST    (BIT(13))
+#define RMT_CH1_TX_LOOP_INT_ST_M  (RMT_CH1_TX_LOOP_INT_ST_V << RMT_CH1_TX_LOOP_INT_ST_S)
+#define RMT_CH1_TX_LOOP_INT_ST_V  0x00000001U
+#define RMT_CH1_TX_LOOP_INT_ST_S  13
+
+/** RMT_INT_ENA_REG register
+ *  Interrupt enable bits
+ */
+#define RMT_INT_ENA_REG (DR_REG_RMT_BASE + 0x40)
+/** RMT_CH0_TX_END_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  The interrupt enable bit for CH0_TX_END_INT.
+ */
+#define RMT_CH0_TX_END_INT_ENA    (BIT(0))
+#define RMT_CH0_TX_END_INT_ENA_M  (RMT_CH0_TX_END_INT_ENA_V << RMT_CH0_TX_END_INT_ENA_S)
+#define RMT_CH0_TX_END_INT_ENA_V  0x00000001U
+#define RMT_CH0_TX_END_INT_ENA_S  0
+/** RMT_CH1_TX_END_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  The interrupt enable bit for CH1_TX_END_INT.
+ */
+#define RMT_CH1_TX_END_INT_ENA    (BIT(1))
+#define RMT_CH1_TX_END_INT_ENA_M  (RMT_CH1_TX_END_INT_ENA_V << RMT_CH1_TX_END_INT_ENA_S)
+#define RMT_CH1_TX_END_INT_ENA_V  0x00000001U
+#define RMT_CH1_TX_END_INT_ENA_S  1
+/** RMT_CH2_RX_END_INT_ENA : R/W; bitpos: [2]; default: 0;
+ *  The interrupt enable bit for CH2_RX_END_INT.
+ */
+#define RMT_CH2_RX_END_INT_ENA    (BIT(2))
+#define RMT_CH2_RX_END_INT_ENA_M  (RMT_CH2_RX_END_INT_ENA_V << RMT_CH2_RX_END_INT_ENA_S)
+#define RMT_CH2_RX_END_INT_ENA_V  0x00000001U
+#define RMT_CH2_RX_END_INT_ENA_S  2
+/** RMT_CH3_RX_END_INT_ENA : R/W; bitpos: [3]; default: 0;
+ *  The interrupt enable bit for CH3_RX_END_INT.
+ */
+#define RMT_CH3_RX_END_INT_ENA    (BIT(3))
+#define RMT_CH3_RX_END_INT_ENA_M  (RMT_CH3_RX_END_INT_ENA_V << RMT_CH3_RX_END_INT_ENA_S)
+#define RMT_CH3_RX_END_INT_ENA_V  0x00000001U
+#define RMT_CH3_RX_END_INT_ENA_S  3
+/** RMT_CH0_ERR_INT_ENA : R/W; bitpos: [4]; default: 0;
+ *  The interrupt enable bit for CH$n_ERR_INT.
+ */
+#define RMT_CH0_ERR_INT_ENA    (BIT(4))
+#define RMT_CH0_ERR_INT_ENA_M  (RMT_CH0_ERR_INT_ENA_V << RMT_CH0_ERR_INT_ENA_S)
+#define RMT_CH0_ERR_INT_ENA_V  0x00000001U
+#define RMT_CH0_ERR_INT_ENA_S  4
+/** RMT_CH1_ERR_INT_ENA : R/W; bitpos: [5]; default: 0;
+ *  The interrupt enable bit for CH$n_ERR_INT.
+ */
+#define RMT_CH1_ERR_INT_ENA    (BIT(5))
+#define RMT_CH1_ERR_INT_ENA_M  (RMT_CH1_ERR_INT_ENA_V << RMT_CH1_ERR_INT_ENA_S)
+#define RMT_CH1_ERR_INT_ENA_V  0x00000001U
+#define RMT_CH1_ERR_INT_ENA_S  5
+/** RMT_CH2_ERR_INT_ENA : R/W; bitpos: [6]; default: 0;
+ *  The interrupt enable bit for CH$n_ERR_INT.
+ */
+#define RMT_CH2_ERR_INT_ENA    (BIT(6))
+#define RMT_CH2_ERR_INT_ENA_M  (RMT_CH2_ERR_INT_ENA_V << RMT_CH2_ERR_INT_ENA_S)
+#define RMT_CH2_ERR_INT_ENA_V  0x00000001U
+#define RMT_CH2_ERR_INT_ENA_S  6
+/** RMT_CH3_ERR_INT_ENA : R/W; bitpos: [7]; default: 0;
+ *  The interrupt enable bit for CH$n_ERR_INT.
+ */
+#define RMT_CH3_ERR_INT_ENA    (BIT(7))
+#define RMT_CH3_ERR_INT_ENA_M  (RMT_CH3_ERR_INT_ENA_V << RMT_CH3_ERR_INT_ENA_S)
+#define RMT_CH3_ERR_INT_ENA_V  0x00000001U
+#define RMT_CH3_ERR_INT_ENA_S  7
+/** RMT_CH0_TX_THR_EVENT_INT_ENA : R/W; bitpos: [8]; default: 0;
+ *  The interrupt enable bit for CH0_TX_THR_EVENT_INT.
+ */
+#define RMT_CH0_TX_THR_EVENT_INT_ENA    (BIT(8))
+#define RMT_CH0_TX_THR_EVENT_INT_ENA_M  (RMT_CH0_TX_THR_EVENT_INT_ENA_V << RMT_CH0_TX_THR_EVENT_INT_ENA_S)
+#define RMT_CH0_TX_THR_EVENT_INT_ENA_V  0x00000001U
+#define RMT_CH0_TX_THR_EVENT_INT_ENA_S  8
+/** RMT_CH1_TX_THR_EVENT_INT_ENA : R/W; bitpos: [9]; default: 0;
+ *  The interrupt enable bit for CH1_TX_THR_EVENT_INT.
+ */
+#define RMT_CH1_TX_THR_EVENT_INT_ENA    (BIT(9))
+#define RMT_CH1_TX_THR_EVENT_INT_ENA_M  (RMT_CH1_TX_THR_EVENT_INT_ENA_V << RMT_CH1_TX_THR_EVENT_INT_ENA_S)
+#define RMT_CH1_TX_THR_EVENT_INT_ENA_V  0x00000001U
+#define RMT_CH1_TX_THR_EVENT_INT_ENA_S  9
+/** RMT_CH2_RX_THR_EVENT_INT_ENA : R/W; bitpos: [10]; default: 0;
+ *  The interrupt enable bit for CH2_RX_THR_EVENT_INT.
+ */
+#define RMT_CH2_RX_THR_EVENT_INT_ENA    (BIT(10))
+#define RMT_CH2_RX_THR_EVENT_INT_ENA_M  (RMT_CH2_RX_THR_EVENT_INT_ENA_V << RMT_CH2_RX_THR_EVENT_INT_ENA_S)
+#define RMT_CH2_RX_THR_EVENT_INT_ENA_V  0x00000001U
+#define RMT_CH2_RX_THR_EVENT_INT_ENA_S  10
+/** RMT_CH3_RX_THR_EVENT_INT_ENA : R/W; bitpos: [11]; default: 0;
+ *  The interrupt enable bit for CH3_RX_THR_EVENT_INT.
+ */
+#define RMT_CH3_RX_THR_EVENT_INT_ENA    (BIT(11))
+#define RMT_CH3_RX_THR_EVENT_INT_ENA_M  (RMT_CH3_RX_THR_EVENT_INT_ENA_V << RMT_CH3_RX_THR_EVENT_INT_ENA_S)
+#define RMT_CH3_RX_THR_EVENT_INT_ENA_V  0x00000001U
+#define RMT_CH3_RX_THR_EVENT_INT_ENA_S  11
+/** RMT_CH0_TX_LOOP_INT_ENA : R/W; bitpos: [12]; default: 0;
+ *  The interrupt enable bit for CH0_TX_LOOP_INT.
+ */
+#define RMT_CH0_TX_LOOP_INT_ENA    (BIT(12))
+#define RMT_CH0_TX_LOOP_INT_ENA_M  (RMT_CH0_TX_LOOP_INT_ENA_V << RMT_CH0_TX_LOOP_INT_ENA_S)
+#define RMT_CH0_TX_LOOP_INT_ENA_V  0x00000001U
+#define RMT_CH0_TX_LOOP_INT_ENA_S  12
+/** RMT_CH1_TX_LOOP_INT_ENA : R/W; bitpos: [13]; default: 0;
+ *  The interrupt enable bit for CH1_TX_LOOP_INT.
+ */
+#define RMT_CH1_TX_LOOP_INT_ENA    (BIT(13))
+#define RMT_CH1_TX_LOOP_INT_ENA_M  (RMT_CH1_TX_LOOP_INT_ENA_V << RMT_CH1_TX_LOOP_INT_ENA_S)
+#define RMT_CH1_TX_LOOP_INT_ENA_V  0x00000001U
+#define RMT_CH1_TX_LOOP_INT_ENA_S  13
+
+/** RMT_INT_CLR_REG register
+ *  Interrupt clear bits
+ */
+#define RMT_INT_CLR_REG (DR_REG_RMT_BASE + 0x44)
+/** RMT_CH0_TX_END_INT_CLR : WT; bitpos: [0]; default: 0;
+ *  Set this bit to clear theCH0_TX_END_INT interrupt.
+ */
+#define RMT_CH0_TX_END_INT_CLR    (BIT(0))
+#define RMT_CH0_TX_END_INT_CLR_M  (RMT_CH0_TX_END_INT_CLR_V << RMT_CH0_TX_END_INT_CLR_S)
+#define RMT_CH0_TX_END_INT_CLR_V  0x00000001U
+#define RMT_CH0_TX_END_INT_CLR_S  0
+/** RMT_CH1_TX_END_INT_CLR : WT; bitpos: [1]; default: 0;
+ *  Set this bit to clear theCH1_TX_END_INT interrupt.
+ */
+#define RMT_CH1_TX_END_INT_CLR    (BIT(1))
+#define RMT_CH1_TX_END_INT_CLR_M  (RMT_CH1_TX_END_INT_CLR_V << RMT_CH1_TX_END_INT_CLR_S)
+#define RMT_CH1_TX_END_INT_CLR_V  0x00000001U
+#define RMT_CH1_TX_END_INT_CLR_S  1
+/** RMT_CH2_RX_END_INT_CLR : WT; bitpos: [2]; default: 0;
+ *  Set this bit to clear theCH2_RX_END_INT interrupt.
+ */
+#define RMT_CH2_RX_END_INT_CLR    (BIT(2))
+#define RMT_CH2_RX_END_INT_CLR_M  (RMT_CH2_RX_END_INT_CLR_V << RMT_CH2_RX_END_INT_CLR_S)
+#define RMT_CH2_RX_END_INT_CLR_V  0x00000001U
+#define RMT_CH2_RX_END_INT_CLR_S  2
+/** RMT_CH3_RX_END_INT_CLR : WT; bitpos: [3]; default: 0;
+ *  Set this bit to clear theCH3_RX_END_INT interrupt.
+ */
+#define RMT_CH3_RX_END_INT_CLR    (BIT(3))
+#define RMT_CH3_RX_END_INT_CLR_M  (RMT_CH3_RX_END_INT_CLR_V << RMT_CH3_RX_END_INT_CLR_S)
+#define RMT_CH3_RX_END_INT_CLR_V  0x00000001U
+#define RMT_CH3_RX_END_INT_CLR_S  3
+/** RMT_CH0_ERR_INT_CLR : WT; bitpos: [4]; default: 0;
+ *  Set this bit to clear theCH$n_ERR_INT interrupt.
+ */
+#define RMT_CH0_ERR_INT_CLR    (BIT(4))
+#define RMT_CH0_ERR_INT_CLR_M  (RMT_CH0_ERR_INT_CLR_V << RMT_CH0_ERR_INT_CLR_S)
+#define RMT_CH0_ERR_INT_CLR_V  0x00000001U
+#define RMT_CH0_ERR_INT_CLR_S  4
+/** RMT_CH1_ERR_INT_CLR : WT; bitpos: [5]; default: 0;
+ *  Set this bit to clear theCH$n_ERR_INT interrupt.
+ */
+#define RMT_CH1_ERR_INT_CLR    (BIT(5))
+#define RMT_CH1_ERR_INT_CLR_M  (RMT_CH1_ERR_INT_CLR_V << RMT_CH1_ERR_INT_CLR_S)
+#define RMT_CH1_ERR_INT_CLR_V  0x00000001U
+#define RMT_CH1_ERR_INT_CLR_S  5
+/** RMT_CH2_ERR_INT_CLR : WT; bitpos: [6]; default: 0;
+ *  Set this bit to clear theCH$n_ERR_INT interrupt.
+ */
+#define RMT_CH2_ERR_INT_CLR    (BIT(6))
+#define RMT_CH2_ERR_INT_CLR_M  (RMT_CH2_ERR_INT_CLR_V << RMT_CH2_ERR_INT_CLR_S)
+#define RMT_CH2_ERR_INT_CLR_V  0x00000001U
+#define RMT_CH2_ERR_INT_CLR_S  6
+/** RMT_CH3_ERR_INT_CLR : WT; bitpos: [7]; default: 0;
+ *  Set this bit to clear theCH$n_ERR_INT interrupt.
+ */
+#define RMT_CH3_ERR_INT_CLR    (BIT(7))
+#define RMT_CH3_ERR_INT_CLR_M  (RMT_CH3_ERR_INT_CLR_V << RMT_CH3_ERR_INT_CLR_S)
+#define RMT_CH3_ERR_INT_CLR_V  0x00000001U
+#define RMT_CH3_ERR_INT_CLR_S  7
+/** RMT_CH0_TX_THR_EVENT_INT_CLR : WT; bitpos: [8]; default: 0;
+ *  Set this bit to clear theCH0_TX_THR_EVENT_INT interrupt.
+ */
+#define RMT_CH0_TX_THR_EVENT_INT_CLR    (BIT(8))
+#define RMT_CH0_TX_THR_EVENT_INT_CLR_M  (RMT_CH0_TX_THR_EVENT_INT_CLR_V << RMT_CH0_TX_THR_EVENT_INT_CLR_S)
+#define RMT_CH0_TX_THR_EVENT_INT_CLR_V  0x00000001U
+#define RMT_CH0_TX_THR_EVENT_INT_CLR_S  8
+/** RMT_CH1_TX_THR_EVENT_INT_CLR : WT; bitpos: [9]; default: 0;
+ *  Set this bit to clear theCH1_TX_THR_EVENT_INT interrupt.
+ */
+#define RMT_CH1_TX_THR_EVENT_INT_CLR    (BIT(9))
+#define RMT_CH1_TX_THR_EVENT_INT_CLR_M  (RMT_CH1_TX_THR_EVENT_INT_CLR_V << RMT_CH1_TX_THR_EVENT_INT_CLR_S)
+#define RMT_CH1_TX_THR_EVENT_INT_CLR_V  0x00000001U
+#define RMT_CH1_TX_THR_EVENT_INT_CLR_S  9
+/** RMT_CH2_RX_THR_EVENT_INT_CLR : WT; bitpos: [10]; default: 0;
+ *  Set this bit to clear theCH2_RX_THR_EVENT_INT interrupt.
+ */
+#define RMT_CH2_RX_THR_EVENT_INT_CLR    (BIT(10))
+#define RMT_CH2_RX_THR_EVENT_INT_CLR_M  (RMT_CH2_RX_THR_EVENT_INT_CLR_V << RMT_CH2_RX_THR_EVENT_INT_CLR_S)
+#define RMT_CH2_RX_THR_EVENT_INT_CLR_V  0x00000001U
+#define RMT_CH2_RX_THR_EVENT_INT_CLR_S  10
+/** RMT_CH3_RX_THR_EVENT_INT_CLR : WT; bitpos: [11]; default: 0;
+ *  Set this bit to clear theCH3_RX_THR_EVENT_INT interrupt.
+ */
+#define RMT_CH3_RX_THR_EVENT_INT_CLR    (BIT(11))
+#define RMT_CH3_RX_THR_EVENT_INT_CLR_M  (RMT_CH3_RX_THR_EVENT_INT_CLR_V << RMT_CH3_RX_THR_EVENT_INT_CLR_S)
+#define RMT_CH3_RX_THR_EVENT_INT_CLR_V  0x00000001U
+#define RMT_CH3_RX_THR_EVENT_INT_CLR_S  11
+/** RMT_CH0_TX_LOOP_INT_CLR : WT; bitpos: [12]; default: 0;
+ *  Set this bit to clear theCH0_TX_LOOP_INT interrupt.
+ */
+#define RMT_CH0_TX_LOOP_INT_CLR    (BIT(12))
+#define RMT_CH0_TX_LOOP_INT_CLR_M  (RMT_CH0_TX_LOOP_INT_CLR_V << RMT_CH0_TX_LOOP_INT_CLR_S)
+#define RMT_CH0_TX_LOOP_INT_CLR_V  0x00000001U
+#define RMT_CH0_TX_LOOP_INT_CLR_S  12
+/** RMT_CH1_TX_LOOP_INT_CLR : WT; bitpos: [13]; default: 0;
+ *  Set this bit to clear theCH1_TX_LOOP_INT interrupt.
+ */
+#define RMT_CH1_TX_LOOP_INT_CLR    (BIT(13))
+#define RMT_CH1_TX_LOOP_INT_CLR_M  (RMT_CH1_TX_LOOP_INT_CLR_V << RMT_CH1_TX_LOOP_INT_CLR_S)
+#define RMT_CH1_TX_LOOP_INT_CLR_V  0x00000001U
+#define RMT_CH1_TX_LOOP_INT_CLR_S  13
+
+/** RMT_CH0CARRIER_DUTY_REG register
+ *  Channel 0 duty cycle configuration register
+ */
+#define RMT_CH0CARRIER_DUTY_REG (DR_REG_RMT_BASE + 0x48)
+/** RMT_CARRIER_LOW_CH0 : R/W; bitpos: [15:0]; default: 64;
+ *  This register is used to configure carrier wave 's low level clock period for
+ *  CHANNEL0.
+ */
+#define RMT_CARRIER_LOW_CH0    0x0000FFFFU
+#define RMT_CARRIER_LOW_CH0_M  (RMT_CARRIER_LOW_CH0_V << RMT_CARRIER_LOW_CH0_S)
+#define RMT_CARRIER_LOW_CH0_V  0x0000FFFFU
+#define RMT_CARRIER_LOW_CH0_S  0
+/** RMT_CARRIER_HIGH_CH0 : R/W; bitpos: [31:16]; default: 64;
+ *  This register is used to configure carrier wave 's high level clock period for
+ *  CHANNEL0.
+ */
+#define RMT_CARRIER_HIGH_CH0    0x0000FFFFU
+#define RMT_CARRIER_HIGH_CH0_M  (RMT_CARRIER_HIGH_CH0_V << RMT_CARRIER_HIGH_CH0_S)
+#define RMT_CARRIER_HIGH_CH0_V  0x0000FFFFU
+#define RMT_CARRIER_HIGH_CH0_S  16
+
+/** RMT_CH1CARRIER_DUTY_REG register
+ *  Channel 1 duty cycle configuration register
+ */
+#define RMT_CH1CARRIER_DUTY_REG (DR_REG_RMT_BASE + 0x4c)
+/** RMT_CARRIER_LOW_CH0 : R/W; bitpos: [15:0]; default: 64;
+ *  This register is used to configure carrier wave 's low level clock period for
+ *  CHANNEL1.
+ */
+#define RMT_CARRIER_LOW_CH0    0x0000FFFFU
+#define RMT_CARRIER_LOW_CH0_M  (RMT_CARRIER_LOW_CH0_V << RMT_CARRIER_LOW_CH0_S)
+#define RMT_CARRIER_LOW_CH0_V  0x0000FFFFU
+#define RMT_CARRIER_LOW_CH0_S  0
+/** RMT_CARRIER_HIGH_CH0 : R/W; bitpos: [31:16]; default: 64;
+ *  This register is used to configure carrier wave 's high level clock period for
+ *  CHANNEL1.
+ */
+#define RMT_CARRIER_HIGH_CH0    0x0000FFFFU
+#define RMT_CARRIER_HIGH_CH0_M  (RMT_CARRIER_HIGH_CH0_V << RMT_CARRIER_HIGH_CH0_S)
+#define RMT_CARRIER_HIGH_CH0_V  0x0000FFFFU
+#define RMT_CARRIER_HIGH_CH0_S  16
+
+/** RMT_CH2_RX_CARRIER_RM_REG register
+ *  Channel 2 carrier remove register
+ */
+#define RMT_CH2_RX_CARRIER_RM_REG (DR_REG_RMT_BASE + 0x50)
+/** RMT_CARRIER_LOW_THRES_CH2 : R/W; bitpos: [15:0]; default: 0;
+ *  The low level period in a carrier modulation mode is
+ *  (REG_RMT_REG_CARRIER_LOW_THRES_CH2 + 1) for channel 2.
+ */
+#define RMT_CARRIER_LOW_THRES_CH2    0x0000FFFFU
+#define RMT_CARRIER_LOW_THRES_CH2_M  (RMT_CARRIER_LOW_THRES_CH2_V << RMT_CARRIER_LOW_THRES_CH2_S)
+#define RMT_CARRIER_LOW_THRES_CH2_V  0x0000FFFFU
+#define RMT_CARRIER_LOW_THRES_CH2_S  0
+/** RMT_CARRIER_HIGH_THRES_CH2 : R/W; bitpos: [31:16]; default: 0;
+ *  The high level period in a carrier modulation mode is
+ *  (REG_RMT_REG_CARRIER_HIGH_THRES_CH2 + 1) for channel 2.
+ */
+#define RMT_CARRIER_HIGH_THRES_CH2    0x0000FFFFU
+#define RMT_CARRIER_HIGH_THRES_CH2_M  (RMT_CARRIER_HIGH_THRES_CH2_V << RMT_CARRIER_HIGH_THRES_CH2_S)
+#define RMT_CARRIER_HIGH_THRES_CH2_V  0x0000FFFFU
+#define RMT_CARRIER_HIGH_THRES_CH2_S  16
+
+/** RMT_CH3_RX_CARRIER_RM_REG register
+ *  Channel 3 carrier remove register
+ */
+#define RMT_CH3_RX_CARRIER_RM_REG (DR_REG_RMT_BASE + 0x54)
+/** RMT_CARRIER_LOW_THRES_CH2 : R/W; bitpos: [15:0]; default: 0;
+ *  The low level period in a carrier modulation mode is
+ *  (REG_RMT_REG_CARRIER_LOW_THRES_CH3 + 1) for channel 3.
+ */
+#define RMT_CARRIER_LOW_THRES_CH2    0x0000FFFFU
+#define RMT_CARRIER_LOW_THRES_CH2_M  (RMT_CARRIER_LOW_THRES_CH2_V << RMT_CARRIER_LOW_THRES_CH2_S)
+#define RMT_CARRIER_LOW_THRES_CH2_V  0x0000FFFFU
+#define RMT_CARRIER_LOW_THRES_CH2_S  0
+/** RMT_CARRIER_HIGH_THRES_CH2 : R/W; bitpos: [31:16]; default: 0;
+ *  The high level period in a carrier modulation mode is
+ *  (REG_RMT_REG_CARRIER_HIGH_THRES_CH3 + 1) for channel 3.
+ */
+#define RMT_CARRIER_HIGH_THRES_CH2    0x0000FFFFU
+#define RMT_CARRIER_HIGH_THRES_CH2_M  (RMT_CARRIER_HIGH_THRES_CH2_V << RMT_CARRIER_HIGH_THRES_CH2_S)
+#define RMT_CARRIER_HIGH_THRES_CH2_V  0x0000FFFFU
+#define RMT_CARRIER_HIGH_THRES_CH2_S  16
+
+/** RMT_CH0_TX_LIM_REG register
+ *  Channel 0 Tx event configuration register
+ */
+#define RMT_CH0_TX_LIM_REG (DR_REG_RMT_BASE + 0x58)
+/** RMT_TX_LIM_CH0 : R/W; bitpos: [8:0]; default: 128;
+ *  This register is used to configure the maximum entries that CHANNEL0 can send out.
+ */
+#define RMT_TX_LIM_CH0    0x000001FFU
+#define RMT_TX_LIM_CH0_M  (RMT_TX_LIM_CH0_V << RMT_TX_LIM_CH0_S)
+#define RMT_TX_LIM_CH0_V  0x000001FFU
+#define RMT_TX_LIM_CH0_S  0
+/** RMT_TX_LOOP_NUM_CH0 : R/W; bitpos: [18:9]; default: 0;
+ *  This register is used to configure the maximum loop count when tx_conti_mode is
+ *  valid.
+ */
+#define RMT_TX_LOOP_NUM_CH0    0x000003FFU
+#define RMT_TX_LOOP_NUM_CH0_M  (RMT_TX_LOOP_NUM_CH0_V << RMT_TX_LOOP_NUM_CH0_S)
+#define RMT_TX_LOOP_NUM_CH0_V  0x000003FFU
+#define RMT_TX_LOOP_NUM_CH0_S  9
+/** RMT_TX_LOOP_CNT_EN_CH0 : R/W; bitpos: [19]; default: 0;
+ *  This register is the enabled bit for loop count.
+ */
+#define RMT_TX_LOOP_CNT_EN_CH0    (BIT(19))
+#define RMT_TX_LOOP_CNT_EN_CH0_M  (RMT_TX_LOOP_CNT_EN_CH0_V << RMT_TX_LOOP_CNT_EN_CH0_S)
+#define RMT_TX_LOOP_CNT_EN_CH0_V  0x00000001U
+#define RMT_TX_LOOP_CNT_EN_CH0_S  19
+/** RMT_LOOP_COUNT_RESET_CH0 : WT; bitpos: [20]; default: 0;
+ *  This register is used to reset the loop count when tx_conti_mode is valid.
+ */
+#define RMT_LOOP_COUNT_RESET_CH0    (BIT(20))
+#define RMT_LOOP_COUNT_RESET_CH0_M  (RMT_LOOP_COUNT_RESET_CH0_V << RMT_LOOP_COUNT_RESET_CH0_S)
+#define RMT_LOOP_COUNT_RESET_CH0_V  0x00000001U
+#define RMT_LOOP_COUNT_RESET_CH0_S  20
+/** RMT_LOOP_STOP_EN_CH0 : R/W; bitpos: [21]; default: 0;
+ *  This bit is used to enable the loop send stop function after the loop counter
+ *  counts to  loop number for CHANNEL0.
+ */
+#define RMT_LOOP_STOP_EN_CH0    (BIT(21))
+#define RMT_LOOP_STOP_EN_CH0_M  (RMT_LOOP_STOP_EN_CH0_V << RMT_LOOP_STOP_EN_CH0_S)
+#define RMT_LOOP_STOP_EN_CH0_V  0x00000001U
+#define RMT_LOOP_STOP_EN_CH0_S  21
+
+/** RMT_CH1_TX_LIM_REG register
+ *  Channel 1 Tx event configuration register
+ */
+#define RMT_CH1_TX_LIM_REG (DR_REG_RMT_BASE + 0x5c)
+/** RMT_TX_LIM_CH0 : R/W; bitpos: [8:0]; default: 128;
+ *  This register is used to configure the maximum entries that CHANNEL1 can send out.
+ */
+#define RMT_TX_LIM_CH0    0x000001FFU
+#define RMT_TX_LIM_CH0_M  (RMT_TX_LIM_CH0_V << RMT_TX_LIM_CH0_S)
+#define RMT_TX_LIM_CH0_V  0x000001FFU
+#define RMT_TX_LIM_CH0_S  0
+/** RMT_TX_LOOP_NUM_CH0 : R/W; bitpos: [18:9]; default: 0;
+ *  This register is used to configure the maximum loop count when tx_conti_mode is
+ *  valid.
+ */
+#define RMT_TX_LOOP_NUM_CH0    0x000003FFU
+#define RMT_TX_LOOP_NUM_CH0_M  (RMT_TX_LOOP_NUM_CH0_V << RMT_TX_LOOP_NUM_CH0_S)
+#define RMT_TX_LOOP_NUM_CH0_V  0x000003FFU
+#define RMT_TX_LOOP_NUM_CH0_S  9
+/** RMT_TX_LOOP_CNT_EN_CH0 : R/W; bitpos: [19]; default: 0;
+ *  This register is the enabled bit for loop count.
+ */
+#define RMT_TX_LOOP_CNT_EN_CH0    (BIT(19))
+#define RMT_TX_LOOP_CNT_EN_CH0_M  (RMT_TX_LOOP_CNT_EN_CH0_V << RMT_TX_LOOP_CNT_EN_CH0_S)
+#define RMT_TX_LOOP_CNT_EN_CH0_V  0x00000001U
+#define RMT_TX_LOOP_CNT_EN_CH0_S  19
+/** RMT_LOOP_COUNT_RESET_CH0 : WT; bitpos: [20]; default: 0;
+ *  This register is used to reset the loop count when tx_conti_mode is valid.
+ */
+#define RMT_LOOP_COUNT_RESET_CH0    (BIT(20))
+#define RMT_LOOP_COUNT_RESET_CH0_M  (RMT_LOOP_COUNT_RESET_CH0_V << RMT_LOOP_COUNT_RESET_CH0_S)
+#define RMT_LOOP_COUNT_RESET_CH0_V  0x00000001U
+#define RMT_LOOP_COUNT_RESET_CH0_S  20
+/** RMT_LOOP_STOP_EN_CH0 : R/W; bitpos: [21]; default: 0;
+ *  This bit is used to enable the loop send stop function after the loop counter
+ *  counts to  loop number for CHANNEL1.
+ */
+#define RMT_LOOP_STOP_EN_CH0    (BIT(21))
+#define RMT_LOOP_STOP_EN_CH0_M  (RMT_LOOP_STOP_EN_CH0_V << RMT_LOOP_STOP_EN_CH0_S)
+#define RMT_LOOP_STOP_EN_CH0_V  0x00000001U
+#define RMT_LOOP_STOP_EN_CH0_S  21
+
+/** RMT_CH2_RX_LIM_REG register
+ *  Channel 2 Rx event configuration register
+ */
+#define RMT_CH2_RX_LIM_REG (DR_REG_RMT_BASE + 0x60)
+/** RMT_RMT_RX_LIM_CH2 : R/W; bitpos: [8:0]; default: 128;
+ *  This register is used to configure the maximum entries that CHANNEL2 can receive.
+ */
+#define RMT_RMT_RX_LIM_CH2    0x000001FFU
+#define RMT_RMT_RX_LIM_CH2_M  (RMT_RMT_RX_LIM_CH2_V << RMT_RMT_RX_LIM_CH2_S)
+#define RMT_RMT_RX_LIM_CH2_V  0x000001FFU
+#define RMT_RMT_RX_LIM_CH2_S  0
+
+/** RMT_CH3_RX_LIM_REG register
+ *  Channel 3 Rx event configuration register
+ */
+#define RMT_CH3_RX_LIM_REG (DR_REG_RMT_BASE + 0x64)
+/** RMT_RMT_RX_LIM_CH2 : R/W; bitpos: [8:0]; default: 128;
+ *  This register is used to configure the maximum entries that CHANNEL3 can receive.
+ */
+#define RMT_RMT_RX_LIM_CH2    0x000001FFU
+#define RMT_RMT_RX_LIM_CH2_M  (RMT_RMT_RX_LIM_CH2_V << RMT_RMT_RX_LIM_CH2_S)
+#define RMT_RMT_RX_LIM_CH2_V  0x000001FFU
+#define RMT_RMT_RX_LIM_CH2_S  0
+
+/** RMT_SYS_CONF_REG register
+ *  RMT apb configuration register
+ */
+#define RMT_SYS_CONF_REG (DR_REG_RMT_BASE + 0x68)
+/** RMT_APB_FIFO_MASK : R/W; bitpos: [0]; default: 0;
+ *  1'h1: access memory directly.   1'h0: access memory by FIFO.
+ */
+#define RMT_APB_FIFO_MASK    (BIT(0))
+#define RMT_APB_FIFO_MASK_M  (RMT_APB_FIFO_MASK_V << RMT_APB_FIFO_MASK_S)
+#define RMT_APB_FIFO_MASK_V  0x00000001U
+#define RMT_APB_FIFO_MASK_S  0
+/** RMT_MEM_CLK_FORCE_ON : R/W; bitpos: [1]; default: 0;
+ *  Set this bit to enable the clock for RMT memory.
+ */
+#define RMT_MEM_CLK_FORCE_ON    (BIT(1))
+#define RMT_MEM_CLK_FORCE_ON_M  (RMT_MEM_CLK_FORCE_ON_V << RMT_MEM_CLK_FORCE_ON_S)
+#define RMT_MEM_CLK_FORCE_ON_V  0x00000001U
+#define RMT_MEM_CLK_FORCE_ON_S  1
+/** RMT_RMT_MEM_FORCE_PD : R/W; bitpos: [2]; default: 0;
+ *  Set this bit to power down RMT memory.
+ */
+#define RMT_RMT_MEM_FORCE_PD    (BIT(2))
+#define RMT_RMT_MEM_FORCE_PD_M  (RMT_RMT_MEM_FORCE_PD_V << RMT_RMT_MEM_FORCE_PD_S)
+#define RMT_RMT_MEM_FORCE_PD_V  0x00000001U
+#define RMT_RMT_MEM_FORCE_PD_S  2
+/** RMT_RMT_MEM_FORCE_PU : R/W; bitpos: [3]; default: 0;
+ *  1: Disable RMT memory light sleep power down function. 0: Power down RMT memory
+ *  when RMT is in light sleep mode.
+ */
+#define RMT_RMT_MEM_FORCE_PU    (BIT(3))
+#define RMT_RMT_MEM_FORCE_PU_M  (RMT_RMT_MEM_FORCE_PU_V << RMT_RMT_MEM_FORCE_PU_S)
+#define RMT_RMT_MEM_FORCE_PU_V  0x00000001U
+#define RMT_RMT_MEM_FORCE_PU_S  3
+/** RMT_RMT_SCLK_DIV_NUM : R/W; bitpos: [11:4]; default: 1;
+ *  the integral part of the fractional divisor
+ */
+#define RMT_RMT_SCLK_DIV_NUM    0x000000FFU
+#define RMT_RMT_SCLK_DIV_NUM_M  (RMT_RMT_SCLK_DIV_NUM_V << RMT_RMT_SCLK_DIV_NUM_S)
+#define RMT_RMT_SCLK_DIV_NUM_V  0x000000FFU
+#define RMT_RMT_SCLK_DIV_NUM_S  4
+/** RMT_RMT_SCLK_DIV_A : R/W; bitpos: [17:12]; default: 0;
+ *  the numerator of the fractional part of the fractional divisor
+ */
+#define RMT_RMT_SCLK_DIV_A    0x0000003FU
+#define RMT_RMT_SCLK_DIV_A_M  (RMT_RMT_SCLK_DIV_A_V << RMT_RMT_SCLK_DIV_A_S)
+#define RMT_RMT_SCLK_DIV_A_V  0x0000003FU
+#define RMT_RMT_SCLK_DIV_A_S  12
+/** RMT_RMT_SCLK_DIV_B : R/W; bitpos: [23:18]; default: 0;
+ *  the denominator of the fractional part of the fractional divisor
+ */
+#define RMT_RMT_SCLK_DIV_B    0x0000003FU
+#define RMT_RMT_SCLK_DIV_B_M  (RMT_RMT_SCLK_DIV_B_V << RMT_RMT_SCLK_DIV_B_S)
+#define RMT_RMT_SCLK_DIV_B_V  0x0000003FU
+#define RMT_RMT_SCLK_DIV_B_S  18
+/** RMT_RMT_SCLK_SEL : R/W; bitpos: [25:24]; default: 1;
+ *  choose the clock source of rmt_sclk. 1:CLK_80Mhz,2:CLK_FOSC, 3:XTAL
+ */
+#define RMT_RMT_SCLK_SEL    0x00000003U
+#define RMT_RMT_SCLK_SEL_M  (RMT_RMT_SCLK_SEL_V << RMT_RMT_SCLK_SEL_S)
+#define RMT_RMT_SCLK_SEL_V  0x00000003U
+#define RMT_RMT_SCLK_SEL_S  24
+/** RMT_RMT_SCLK_ACTIVE : R/W; bitpos: [26]; default: 1;
+ *  rmt_sclk switch
+ */
+#define RMT_RMT_SCLK_ACTIVE    (BIT(26))
+#define RMT_RMT_SCLK_ACTIVE_M  (RMT_RMT_SCLK_ACTIVE_V << RMT_RMT_SCLK_ACTIVE_S)
+#define RMT_RMT_SCLK_ACTIVE_V  0x00000001U
+#define RMT_RMT_SCLK_ACTIVE_S  26
+/** RMT_CLK_EN : R/W; bitpos: [31]; default: 0;
+ *  RMT register clock gate enable signal. 1: Power up the drive clock of registers. 0:
+ *  Power down the drive clock of registers
+ */
+#define RMT_CLK_EN    (BIT(31))
+#define RMT_CLK_EN_M  (RMT_CLK_EN_V << RMT_CLK_EN_S)
+#define RMT_CLK_EN_V  0x00000001U
+#define RMT_CLK_EN_S  31
+
+/** RMT_TX_SIM_REG register
+ *  RMT TX synchronous register
+ */
+#define RMT_TX_SIM_REG (DR_REG_RMT_BASE + 0x6c)
+/** RMT_TX_SIM_CH0 : R/W; bitpos: [0]; default: 0;
+ *  Set this bit to enable CHANNEL0 to start sending data synchronously with other
+ *  enabled channels.
+ */
+#define RMT_TX_SIM_CH0    (BIT(0))
+#define RMT_TX_SIM_CH0_M  (RMT_TX_SIM_CH0_V << RMT_TX_SIM_CH0_S)
+#define RMT_TX_SIM_CH0_V  0x00000001U
+#define RMT_TX_SIM_CH0_S  0
+/** RMT_TX_SIM_CH1 : R/W; bitpos: [1]; default: 0;
+ *  Set this bit to enable CHANNEL1 to start sending data synchronously with other
+ *  enabled channels.
+ */
+#define RMT_TX_SIM_CH1    (BIT(1))
+#define RMT_TX_SIM_CH1_M  (RMT_TX_SIM_CH1_V << RMT_TX_SIM_CH1_S)
+#define RMT_TX_SIM_CH1_V  0x00000001U
+#define RMT_TX_SIM_CH1_S  1
+/** RMT_TX_SIM_EN : R/W; bitpos: [2]; default: 0;
+ *  This register is used to enable multiple of channels to start sending data
+ *  synchronously.
+ */
+#define RMT_TX_SIM_EN    (BIT(2))
+#define RMT_TX_SIM_EN_M  (RMT_TX_SIM_EN_V << RMT_TX_SIM_EN_S)
+#define RMT_TX_SIM_EN_V  0x00000001U
+#define RMT_TX_SIM_EN_S  2
+
+/** RMT_REF_CNT_RST_REG register
+ *  RMT clock divider reset register
+ */
+#define RMT_REF_CNT_RST_REG (DR_REG_RMT_BASE + 0x70)
+/** RMT_REF_CNT_RST_CH0 : WT; bitpos: [0]; default: 0;
+ *  This register is used to reset the clock divider of CHANNEL0.
+ */
+#define RMT_REF_CNT_RST_CH0    (BIT(0))
+#define RMT_REF_CNT_RST_CH0_M  (RMT_REF_CNT_RST_CH0_V << RMT_REF_CNT_RST_CH0_S)
+#define RMT_REF_CNT_RST_CH0_V  0x00000001U
+#define RMT_REF_CNT_RST_CH0_S  0
+/** RMT_REF_CNT_RST_CH1 : WT; bitpos: [1]; default: 0;
+ *  This register is used to reset the clock divider of CHANNEL1.
+ */
+#define RMT_REF_CNT_RST_CH1    (BIT(1))
+#define RMT_REF_CNT_RST_CH1_M  (RMT_REF_CNT_RST_CH1_V << RMT_REF_CNT_RST_CH1_S)
+#define RMT_REF_CNT_RST_CH1_V  0x00000001U
+#define RMT_REF_CNT_RST_CH1_S  1
+/** RMT_REF_CNT_RST_CH2 : WT; bitpos: [2]; default: 0;
+ *  This register is used to reset the clock divider of CHANNEL2.
+ */
+#define RMT_REF_CNT_RST_CH2    (BIT(2))
+#define RMT_REF_CNT_RST_CH2_M  (RMT_REF_CNT_RST_CH2_V << RMT_REF_CNT_RST_CH2_S)
+#define RMT_REF_CNT_RST_CH2_V  0x00000001U
+#define RMT_REF_CNT_RST_CH2_S  2
+/** RMT_REF_CNT_RST_CH3 : WT; bitpos: [3]; default: 0;
+ *  This register is used to reset the clock divider of CHANNEL3.
+ */
+#define RMT_REF_CNT_RST_CH3    (BIT(3))
+#define RMT_REF_CNT_RST_CH3_M  (RMT_REF_CNT_RST_CH3_V << RMT_REF_CNT_RST_CH3_S)
+#define RMT_REF_CNT_RST_CH3_V  0x00000001U
+#define RMT_REF_CNT_RST_CH3_S  3
+
+/** RMT_DATE_REG register
+ *  RMT version register
+ */
+#define RMT_DATE_REG (DR_REG_RMT_BASE + 0xcc)
+/** RMT_RMT_DATE : R/W; bitpos: [27:0]; default: 34636307;
+ *  This is the version register.
+ */
+#define RMT_RMT_DATE    0x0FFFFFFFU
+#define RMT_RMT_DATE_M  (RMT_RMT_DATE_V << RMT_RMT_DATE_S)
+#define RMT_RMT_DATE_V  0x0FFFFFFFU
+#define RMT_RMT_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/rmt_struct.h b/components/soc/esp32c6/include/soc/rmt_struct.h
new file mode 100644
index 0000000000..0f67600841
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/rmt_struct.h
@@ -0,0 +1,808 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: FIFO R/W registers */
+/** Type of chndata register
+ *  The read and write  data register for CHANNELn by apb fifo access.
+ */
+typedef union {
+    struct {
+        /** chndata : HRO; bitpos: [31:0]; default: 0;
+         *  Read and write data for channel n via APB FIFO.
+         */
+        uint32_t chndata:32;
+    };
+    uint32_t val;
+} rmt_chndata_reg_t;
+
+/** Type of chmdata register
+ *  The read and write  data register for CHANNEL$n by apb fifo access.
+ */
+typedef union {
+    struct {
+        /** chmdata : RO; bitpos: [31:0]; default: 0;
+         *  Read and write data for channel $n via APB FIFO.
+         */
+        uint32_t chmdata: 32;
+    };
+    uint32_t val;
+} rmt_chmdata_reg_t;
+
+
+/** Group: Configuration registers */
+/** Type of chnconf0 register
+ *  Channel n configure register 0
+ */
+typedef union {
+    struct {
+        /** tx_start_chn : WT; bitpos: [0]; default: 0;
+         *  Set this bit to start sending data on CHANNELn.
+         */
+        uint32_t tx_start_chn:1;
+        /** mem_rd_rst_chn : WT; bitpos: [1]; default: 0;
+         *  Set this bit to reset read ram address for CHANNELn by accessing transmitter.
+         */
+        uint32_t mem_rd_rst_chn:1;
+        /** apb_mem_rst_chn : WT; bitpos: [2]; default: 0;
+         *  Set this bit to reset W/R ram address for CHANNELn by accessing apb fifo.
+         */
+        uint32_t apb_mem_rst_chn:1;
+        /** tx_conti_mode_chn : R/W; bitpos: [3]; default: 0;
+         *  Set this bit to restart transmission  from the first data to the last data in
+         *  CHANNELn.
+         */
+        uint32_t tx_conti_mode_chn:1;
+        /** mem_tx_wrap_en_chn : R/W; bitpos: [4]; default: 0;
+         *  This is the channel n enable bit for wraparound mode: it will resume sending at the
+         *  start when the data to be sent is more than its memory size.
+         */
+        uint32_t mem_tx_wrap_en_chn:1;
+        /** idle_out_lv_chn : R/W; bitpos: [5]; default: 0;
+         *  This bit configures the level of output signal in CHANNELn when the latter is in
+         *  IDLE state.
+         */
+        uint32_t idle_out_lv_chn:1;
+        /** idle_out_en_chn : R/W; bitpos: [6]; default: 0;
+         *  This is the output enable-control bit for CHANNELn in IDLE state.
+         */
+        uint32_t idle_out_en_chn:1;
+        /** tx_stop_chn : R/W/SC; bitpos: [7]; default: 0;
+         *  Set this bit to stop the transmitter of CHANNELn sending data out.
+         */
+        uint32_t tx_stop_chn:1;
+        /** div_cnt_chn : R/W; bitpos: [15:8]; default: 2;
+         *  This register is used to configure the divider for clock of CHANNELn.
+         */
+        uint32_t div_cnt_chn:8;
+        /** mem_size_chn : R/W; bitpos: [18:16]; default: 1;
+         *  This register is used to configure the maximum size of memory allocated to CHANNELn.
+         */
+        uint32_t mem_size_chn:3;
+        uint32_t reserved_19:1;
+        /** carrier_eff_en_chn : R/W; bitpos: [20]; default: 1;
+         *  1: Add carrier modulation on the output signal only at the send data state for
+         *  CHANNELn. 0: Add carrier modulation on the output signal at all state for CHANNELn.
+         *  Only valid when RMT_CARRIER_EN_CHn is 1.
+         */
+        uint32_t carrier_eff_en_chn:1;
+        /** carrier_en_chn : R/W; bitpos: [21]; default: 1;
+         *  This is the carrier modulation enable-control bit for CHANNELn. 1: Add carrier
+         *  modulation in the output signal. 0: No carrier modulation in sig_out.
+         */
+        uint32_t carrier_en_chn:1;
+        /** carrier_out_lv_chn : R/W; bitpos: [22]; default: 1;
+         *  This bit is used to configure the position of carrier wave for CHANNELn.
+         *
+         *  1'h0: add carrier wave on low level.
+         *
+         *  1'h1: add carrier wave on high level.
+         */
+        uint32_t carrier_out_lv_chn:1;
+        /** afifo_rst_chn : WT; bitpos: [23]; default: 0;
+         *  Reserved
+         */
+        uint32_t afifo_rst_chn:1;
+        /** conf_update_chn : WT; bitpos: [24]; default: 0;
+         *  synchronization bit for CHANNELn
+         */
+        uint32_t conf_update_chn:1;
+        uint32_t reserved_25:7;
+    };
+    uint32_t val;
+} rmt_chnconf0_reg_t;
+
+/** Type of chmconf0 register
+ *  Channel m configure register 0
+ */
+typedef union {
+    struct {
+        /** div_cnt_chm : R/W; bitpos: [7:0]; default: 2;
+         *  This register is used to configure the divider for clock of CHANNELm.
+         */
+        uint32_t div_cnt_chm:8;
+        /** idle_thres_chm : R/W; bitpos: [22:8]; default: 32767;
+         *  When no edge is detected on the input signal and continuous clock cycles is longer
+         *  than this register value, received process is finished.
+         */
+        uint32_t idle_thres_chm:15;
+        /** mem_size_chm : R/W; bitpos: [25:23]; default: 1;
+         *  This register is used to configure the maximum size of memory allocated to CHANNELm.
+         */
+        uint32_t mem_size_chm:3;
+        uint32_t reserved_26:2;
+        /** carrier_en_chm : R/W; bitpos: [28]; default: 1;
+         *  This is the carrier modulation enable-control bit for CHANNELm. 1: Add carrier
+         *  modulation in the output signal. 0: No carrier modulation in sig_out.
+         */
+        uint32_t carrier_en_chm:1;
+        /** carrier_out_lv_chm : R/W; bitpos: [29]; default: 1;
+         *  This bit is used to configure the position of carrier wave for CHANNELm.
+         *
+         *  1'h0: add carrier wave on low level.
+         *
+         *  1'h1: add carrier wave on high level.
+         */
+        uint32_t carrier_out_lv_chm:1;
+        uint32_t reserved_30:2;
+    };
+    uint32_t val;
+} rmt_chmconf0_reg_t;
+
+/** Type of chmconf1 register
+ *  Channel m configure register 1
+ */
+typedef union {
+    struct {
+        /** rx_en_chm : R/W; bitpos: [0]; default: 0;
+         *  Set this bit to enable receiver to receive data on CHANNELm.
+         */
+        uint32_t rx_en_chm:1;
+        /** mem_wr_rst_chm : WT; bitpos: [1]; default: 0;
+         *  Set this bit to reset write ram address for CHANNELm by accessing receiver.
+         */
+        uint32_t mem_wr_rst_chm:1;
+        /** apb_mem_rst_chm : WT; bitpos: [2]; default: 0;
+         *  Set this bit to reset W/R ram address for CHANNELm by accessing apb fifo.
+         */
+        uint32_t apb_mem_rst_chm:1;
+        /** mem_owner_chm : R/W/SC; bitpos: [3]; default: 1;
+         *  This register marks the ownership of CHANNELm's ram block.
+         *
+         *  1'h1: Receiver is using the ram.
+         *
+         *  1'h0: APB bus is using the ram.
+         */
+        uint32_t mem_owner_chm:1;
+        /** rx_filter_en_chm : R/W; bitpos: [4]; default: 0;
+         *  This is the receive filter's enable bit for CHANNELm.
+         */
+        uint32_t rx_filter_en_chm:1;
+        /** rx_filter_thres_chm : R/W; bitpos: [12:5]; default: 15;
+         *  Ignores the input pulse when its width is smaller than this register value in APB
+         *  clock periods (in receive mode).
+         */
+        uint32_t rx_filter_thres_chm:8;
+        /** mem_rx_wrap_en_chm : R/W; bitpos: [13]; default: 0;
+         *  This is the channel m enable bit for wraparound mode: it will resume receiving at
+         *  the start when the data to be received is more than its memory size.
+         */
+        uint32_t mem_rx_wrap_en_chm:1;
+        /** afifo_rst_chm : WT; bitpos: [14]; default: 0;
+         *  Reserved
+         */
+        uint32_t afifo_rst_chm:1;
+        /** conf_update_chm : WT; bitpos: [15]; default: 0;
+         *  synchronization bit for CHANNELm
+         */
+        uint32_t conf_update_chm:1;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} rmt_chmconf1_reg_t;
+
+/** Type of sys_conf register
+ *  RMT apb configuration register
+ */
+typedef union {
+    struct {
+        /** apb_fifo_mask : R/W; bitpos: [0]; default: 0;
+         *  1'h1: access memory directly.   1'h0: access memory by FIFO.
+         */
+        uint32_t apb_fifo_mask:1;
+        /** mem_clk_force_on : R/W; bitpos: [1]; default: 0;
+         *  Set this bit to enable the clock for RMT memory.
+         */
+        uint32_t mem_clk_force_on:1;
+        /** mem_force_pd : R/W; bitpos: [2]; default: 0;
+         *  Set this bit to power down RMT memory.
+         */
+        uint32_t mem_force_pd:1;
+        /** mem_force_pu : R/W; bitpos: [3]; default: 0;
+         *  1: Disable RMT memory light sleep power down function. 0: Power down RMT memory
+         *  when RMT is in light sleep mode.
+         */
+        uint32_t mem_force_pu:1;
+        /** sclk_div_num : R/W; bitpos: [11:4]; default: 1;
+         *  the integral part of the fractional divisor
+         */
+        uint32_t sclk_div_num:8;
+        /** sclk_div_a : R/W; bitpos: [17:12]; default: 0;
+         *  the numerator of the fractional part of the fractional divisor
+         */
+        uint32_t sclk_div_a:6;
+        /** sclk_div_b : R/W; bitpos: [23:18]; default: 0;
+         *  the denominator of the fractional part of the fractional divisor
+         */
+        uint32_t sclk_div_b:6;
+        /** sclk_sel : R/W; bitpos: [25:24]; default: 1;
+         *  choose the clock source of rmt_sclk. 1:CLK_80Mhz,2:CLK_FOSC, 3:XTAL
+         */
+        uint32_t sclk_sel:2;
+        /** sclk_active : R/W; bitpos: [26]; default: 1;
+         *  rmt_sclk switch
+         */
+        uint32_t sclk_active:1;
+        uint32_t reserved_27:4;
+        /** clk_en : R/W; bitpos: [31]; default: 0;
+         *  RMT register clock gate enable signal. 1: Power up the drive clock of registers. 0:
+         *  Power down the drive clock of registers
+         */
+        uint32_t clk_en:1;
+    };
+    uint32_t val;
+} rmt_sys_conf_reg_t;
+
+/** Type of ref_cnt_rst register
+ *  RMT clock divider reset register
+ */
+typedef union {
+    struct {
+        /** ref_cnt_rst_ch0 : WT; bitpos: [0]; default: 0;
+         *  This register is used to reset the clock divider of CHANNEL0.
+         */
+        uint32_t ref_cnt_rst_ch0:1;
+        /** ref_cnt_rst_ch1 : WT; bitpos: [1]; default: 0;
+         *  This register is used to reset the clock divider of CHANNEL1.
+         */
+        uint32_t ref_cnt_rst_ch1:1;
+        /** ref_cnt_rst_ch2 : WT; bitpos: [2]; default: 0;
+         *  This register is used to reset the clock divider of CHANNEL2.
+         */
+        uint32_t ref_cnt_rst_ch2:1;
+        /** ref_cnt_rst_ch3 : WT; bitpos: [3]; default: 0;
+         *  This register is used to reset the clock divider of CHANNEL3.
+         */
+        uint32_t ref_cnt_rst_ch3:1;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} rmt_ref_cnt_rst_reg_t;
+
+
+/** Group: Status registers */
+/** Type of chnstatus register
+ *  Channel n status register
+ */
+typedef union {
+    struct {
+        /** mem_raddr_ex_chn : RO; bitpos: [8:0]; default: 0;
+         *  This register records the memory address offset when transmitter of CHANNELn is
+         *  using the RAM.
+         */
+        uint32_t mem_raddr_ex_chn:9;
+        /** state_chn : RO; bitpos: [11:9]; default: 0;
+         *  This register records the FSM status of CHANNELn.
+         */
+        uint32_t state_chn:3;
+        /** apb_mem_waddr_chn : RO; bitpos: [20:12]; default: 0;
+         *  This register records the memory address offset when writes RAM over APB bus.
+         */
+        uint32_t apb_mem_waddr_chn:9;
+        /** apb_mem_rd_err_chn : RO; bitpos: [21]; default: 0;
+         *  This status bit will be set if the offset address out of memory size when reading
+         *  via APB bus.
+         */
+        uint32_t apb_mem_rd_err_chn:1;
+        /** mem_empty_chn : RO; bitpos: [22]; default: 0;
+         *  This status bit will be set when the data to be set is more than memory size and
+         *  the wraparound mode is disabled.
+         */
+        uint32_t mem_empty_chn:1;
+        /** apb_mem_wr_err_chn : RO; bitpos: [23]; default: 0;
+         *  This status bit will be set if the offset address out of memory size when writes
+         *  via APB bus.
+         */
+        uint32_t apb_mem_wr_err_chn:1;
+        /** apb_mem_raddr_chn : RO; bitpos: [31:24]; default: 0;
+         *  This register records the memory address offset when reading RAM over APB bus.
+         */
+        uint32_t apb_mem_raddr_chn:8;
+    };
+    uint32_t val;
+} rmt_chnstatus_reg_t;
+
+/** Type of chmstatus register
+ *  Channel m status register
+ */
+typedef union {
+    struct {
+        /** mem_waddr_ex_chm : RO; bitpos: [8:0]; default: 0;
+         *  This register records the memory address offset when receiver of CHANNELm is using
+         *  the RAM.
+         */
+        uint32_t mem_waddr_ex_chm:9;
+        uint32_t reserved_9:3;
+        /** apb_mem_raddr_chm : RO; bitpos: [20:12]; default: 0;
+         *  This register records the memory address offset when reads RAM over APB bus.
+         */
+        uint32_t apb_mem_raddr_chm:9;
+        uint32_t reserved_21:1;
+        /** state_chm : RO; bitpos: [24:22]; default: 0;
+         *  This register records the FSM status of CHANNELm.
+         */
+        uint32_t state_chm:3;
+        /** mem_owner_err_chm : RO; bitpos: [25]; default: 0;
+         *  This status bit will be set when the ownership of memory block is wrong.
+         */
+        uint32_t mem_owner_err_chm:1;
+        /** mem_full_chm : RO; bitpos: [26]; default: 0;
+         *  This status bit will be set if the receiver receives more data than the memory size.
+         */
+        uint32_t mem_full_chm:1;
+        /** apb_mem_rd_err_chm : RO; bitpos: [27]; default: 0;
+         *  This status bit will be set if the offset address out of memory size when reads via
+         *  APB bus.
+         */
+        uint32_t apb_mem_rd_err_chm:1;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} rmt_chmstatus_reg_t;
+
+
+/** Group: Interrupt registers */
+/** Type of int_raw register
+ *  Raw interrupt status
+ */
+typedef union {
+    struct {
+        /** ch0_tx_end_int_raw : R/WTC/SS; bitpos: [0]; default: 0;
+         *  The interrupt raw bit for CHANNEL0. Triggered when transmission done.
+         */
+        uint32_t ch0_tx_end_int_raw:1;
+        /** ch1_tx_end_int_raw : R/WTC/SS; bitpos: [1]; default: 0;
+         *  The interrupt raw bit for CHANNEL1. Triggered when transmission done.
+         */
+        uint32_t ch1_tx_end_int_raw:1;
+        /** ch2_rx_end_int_raw : R/WTC/SS; bitpos: [2]; default: 0;
+         *  The interrupt raw bit for CHANNEL2. Triggered when reception done.
+         */
+        uint32_t ch2_rx_end_int_raw:1;
+        /** ch3_rx_end_int_raw : R/WTC/SS; bitpos: [3]; default: 0;
+         *  The interrupt raw bit for CHANNEL3. Triggered when reception done.
+         */
+        uint32_t ch3_rx_end_int_raw:1;
+        /** ch0_err_int_raw : R/WTC/SS; bitpos: [4]; default: 0;
+         *  The interrupt raw bit for CHANNEL$m. Triggered when error occurs.
+         */
+        uint32_t ch0_err_int_raw:1;
+        /** ch1_err_int_raw : R/WTC/SS; bitpos: [5]; default: 0;
+         *  The interrupt raw bit for CHANNEL$m. Triggered when error occurs.
+         */
+        uint32_t ch1_err_int_raw:1;
+        /** ch2_err_int_raw : R/WTC/SS; bitpos: [6]; default: 0;
+         *  The interrupt raw bit for CHANNEL$m. Triggered when error occurs.
+         */
+        uint32_t ch2_err_int_raw:1;
+        /** ch3_err_int_raw : R/WTC/SS; bitpos: [7]; default: 0;
+         *  The interrupt raw bit for CHANNEL$m. Triggered when error occurs.
+         */
+        uint32_t ch3_err_int_raw:1;
+        /** ch0_tx_thr_event_int_raw : R/WTC/SS; bitpos: [8]; default: 0;
+         *  The interrupt raw bit for CHANNEL0. Triggered when transmitter sent more data than
+         *  configured value.
+         */
+        uint32_t ch0_tx_thr_event_int_raw:1;
+        /** ch1_tx_thr_event_int_raw : R/WTC/SS; bitpos: [9]; default: 0;
+         *  The interrupt raw bit for CHANNEL1. Triggered when transmitter sent more data than
+         *  configured value.
+         */
+        uint32_t ch1_tx_thr_event_int_raw:1;
+        /** ch2_rx_thr_event_int_raw : R/WTC/SS; bitpos: [10]; default: 0;
+         *  The interrupt raw bit for CHANNEL2. Triggered when receiver receive more data than
+         *  configured value.
+         */
+        uint32_t ch2_rx_thr_event_int_raw:1;
+        /** ch3_rx_thr_event_int_raw : R/WTC/SS; bitpos: [11]; default: 0;
+         *  The interrupt raw bit for CHANNEL3. Triggered when receiver receive more data than
+         *  configured value.
+         */
+        uint32_t ch3_rx_thr_event_int_raw:1;
+        /** ch0_tx_loop_int_raw : R/WTC/SS; bitpos: [12]; default: 0;
+         *  The interrupt raw bit for CHANNEL0. Triggered when the loop count reaches the
+         *  configured threshold value.
+         */
+        uint32_t ch0_tx_loop_int_raw:1;
+        /** ch1_tx_loop_int_raw : R/WTC/SS; bitpos: [13]; default: 0;
+         *  The interrupt raw bit for CHANNEL1. Triggered when the loop count reaches the
+         *  configured threshold value.
+         */
+        uint32_t ch1_tx_loop_int_raw:1;
+        uint32_t reserved_14:18;
+    };
+    uint32_t val;
+} rmt_int_raw_reg_t;
+
+/** Type of int_st register
+ *  Masked interrupt status
+ */
+typedef union {
+    struct {
+        /** ch0_tx_end_int_st : RO; bitpos: [0]; default: 0;
+         *  The masked interrupt status bit for CH0_TX_END_INT.
+         */
+        uint32_t ch0_tx_end_int_st:1;
+        /** ch1_tx_end_int_st : RO; bitpos: [1]; default: 0;
+         *  The masked interrupt status bit for CH1_TX_END_INT.
+         */
+        uint32_t ch1_tx_end_int_st:1;
+        /** ch2_rx_end_int_st : RO; bitpos: [2]; default: 0;
+         *  The masked interrupt status bit for CH2_RX_END_INT.
+         */
+        uint32_t ch2_rx_end_int_st:1;
+        /** ch3_rx_end_int_st : RO; bitpos: [3]; default: 0;
+         *  The masked interrupt status bit for CH3_RX_END_INT.
+         */
+        uint32_t ch3_rx_end_int_st:1;
+        /** ch0_err_int_st : RO; bitpos: [4]; default: 0;
+         *  The masked interrupt status bit for CH$n_ERR_INT.
+         */
+        uint32_t ch0_err_int_st:1;
+        /** ch1_err_int_st : RO; bitpos: [5]; default: 0;
+         *  The masked interrupt status bit for CH$n_ERR_INT.
+         */
+        uint32_t ch1_err_int_st:1;
+        /** ch2_err_int_st : RO; bitpos: [6]; default: 0;
+         *  The masked interrupt status bit for CH$n_ERR_INT.
+         */
+        uint32_t ch2_err_int_st:1;
+        /** ch3_err_int_st : RO; bitpos: [7]; default: 0;
+         *  The masked interrupt status bit for CH$n_ERR_INT.
+         */
+        uint32_t ch3_err_int_st:1;
+        /** ch0_tx_thr_event_int_st : RO; bitpos: [8]; default: 0;
+         *  The masked interrupt status bit for CH0_TX_THR_EVENT_INT.
+         */
+        uint32_t ch0_tx_thr_event_int_st:1;
+        /** ch1_tx_thr_event_int_st : RO; bitpos: [9]; default: 0;
+         *  The masked interrupt status bit for CH1_TX_THR_EVENT_INT.
+         */
+        uint32_t ch1_tx_thr_event_int_st:1;
+        /** ch2_rx_thr_event_int_st : RO; bitpos: [10]; default: 0;
+         *  The masked interrupt status bit for CH2_RX_THR_EVENT_INT.
+         */
+        uint32_t ch2_rx_thr_event_int_st:1;
+        /** ch3_rx_thr_event_int_st : RO; bitpos: [11]; default: 0;
+         *  The masked interrupt status bit for CH3_RX_THR_EVENT_INT.
+         */
+        uint32_t ch3_rx_thr_event_int_st:1;
+        /** ch0_tx_loop_int_st : RO; bitpos: [12]; default: 0;
+         *  The masked interrupt status bit for CH0_TX_LOOP_INT.
+         */
+        uint32_t ch0_tx_loop_int_st:1;
+        /** ch1_tx_loop_int_st : RO; bitpos: [13]; default: 0;
+         *  The masked interrupt status bit for CH1_TX_LOOP_INT.
+         */
+        uint32_t ch1_tx_loop_int_st:1;
+        uint32_t reserved_14:18;
+    };
+    uint32_t val;
+} rmt_int_st_reg_t;
+
+/** Type of int_ena register
+ *  Interrupt enable bits
+ */
+typedef union {
+    struct {
+        /** ch0_tx_end_int_ena : R/W; bitpos: [0]; default: 0;
+         *  The interrupt enable bit for CH0_TX_END_INT.
+         */
+        uint32_t ch0_tx_end_int_ena:1;
+        /** ch1_tx_end_int_ena : R/W; bitpos: [1]; default: 0;
+         *  The interrupt enable bit for CH1_TX_END_INT.
+         */
+        uint32_t ch1_tx_end_int_ena:1;
+        /** ch2_rx_end_int_ena : R/W; bitpos: [2]; default: 0;
+         *  The interrupt enable bit for CH2_RX_END_INT.
+         */
+        uint32_t ch2_rx_end_int_ena:1;
+        /** ch3_rx_end_int_ena : R/W; bitpos: [3]; default: 0;
+         *  The interrupt enable bit for CH3_RX_END_INT.
+         */
+        uint32_t ch3_rx_end_int_ena:1;
+        /** ch0_err_int_ena : R/W; bitpos: [4]; default: 0;
+         *  The interrupt enable bit for CH$n_ERR_INT.
+         */
+        uint32_t ch0_err_int_ena:1;
+        /** ch1_err_int_ena : R/W; bitpos: [5]; default: 0;
+         *  The interrupt enable bit for CH$n_ERR_INT.
+         */
+        uint32_t ch1_err_int_ena:1;
+        /** ch2_err_int_ena : R/W; bitpos: [6]; default: 0;
+         *  The interrupt enable bit for CH$n_ERR_INT.
+         */
+        uint32_t ch2_err_int_ena:1;
+        /** ch3_err_int_ena : R/W; bitpos: [7]; default: 0;
+         *  The interrupt enable bit for CH$n_ERR_INT.
+         */
+        uint32_t ch3_err_int_ena:1;
+        /** ch0_tx_thr_event_int_ena : R/W; bitpos: [8]; default: 0;
+         *  The interrupt enable bit for CH0_TX_THR_EVENT_INT.
+         */
+        uint32_t ch0_tx_thr_event_int_ena:1;
+        /** ch1_tx_thr_event_int_ena : R/W; bitpos: [9]; default: 0;
+         *  The interrupt enable bit for CH1_TX_THR_EVENT_INT.
+         */
+        uint32_t ch1_tx_thr_event_int_ena:1;
+        /** ch2_rx_thr_event_int_ena : R/W; bitpos: [10]; default: 0;
+         *  The interrupt enable bit for CH2_RX_THR_EVENT_INT.
+         */
+        uint32_t ch2_rx_thr_event_int_ena:1;
+        /** ch3_rx_thr_event_int_ena : R/W; bitpos: [11]; default: 0;
+         *  The interrupt enable bit for CH3_RX_THR_EVENT_INT.
+         */
+        uint32_t ch3_rx_thr_event_int_ena:1;
+        /** ch0_tx_loop_int_ena : R/W; bitpos: [12]; default: 0;
+         *  The interrupt enable bit for CH0_TX_LOOP_INT.
+         */
+        uint32_t ch0_tx_loop_int_ena:1;
+        /** ch1_tx_loop_int_ena : R/W; bitpos: [13]; default: 0;
+         *  The interrupt enable bit for CH1_TX_LOOP_INT.
+         */
+        uint32_t ch1_tx_loop_int_ena:1;
+        uint32_t reserved_14:18;
+    };
+    uint32_t val;
+} rmt_int_ena_reg_t;
+
+/** Type of int_clr register
+ *  Interrupt clear bits
+ */
+typedef union {
+    struct {
+        /** ch0_tx_end_int_clr : WT; bitpos: [0]; default: 0;
+         *  Set this bit to clear theCH0_TX_END_INT interrupt.
+         */
+        uint32_t ch0_tx_end_int_clr:1;
+        /** ch1_tx_end_int_clr : WT; bitpos: [1]; default: 0;
+         *  Set this bit to clear theCH1_TX_END_INT interrupt.
+         */
+        uint32_t ch1_tx_end_int_clr:1;
+        /** ch2_rx_end_int_clr : WT; bitpos: [2]; default: 0;
+         *  Set this bit to clear theCH2_RX_END_INT interrupt.
+         */
+        uint32_t ch2_rx_end_int_clr:1;
+        /** ch3_rx_end_int_clr : WT; bitpos: [3]; default: 0;
+         *  Set this bit to clear theCH3_RX_END_INT interrupt.
+         */
+        uint32_t ch3_rx_end_int_clr:1;
+        /** ch0_err_int_clr : WT; bitpos: [4]; default: 0;
+         *  Set this bit to clear theCH$n_ERR_INT interrupt.
+         */
+        uint32_t ch0_err_int_clr:1;
+        /** ch1_err_int_clr : WT; bitpos: [5]; default: 0;
+         *  Set this bit to clear theCH$n_ERR_INT interrupt.
+         */
+        uint32_t ch1_err_int_clr:1;
+        /** ch2_err_int_clr : WT; bitpos: [6]; default: 0;
+         *  Set this bit to clear theCH$n_ERR_INT interrupt.
+         */
+        uint32_t ch2_err_int_clr:1;
+        /** ch3_err_int_clr : WT; bitpos: [7]; default: 0;
+         *  Set this bit to clear theCH$n_ERR_INT interrupt.
+         */
+        uint32_t ch3_err_int_clr:1;
+        /** ch0_tx_thr_event_int_clr : WT; bitpos: [8]; default: 0;
+         *  Set this bit to clear theCH0_TX_THR_EVENT_INT interrupt.
+         */
+        uint32_t ch0_tx_thr_event_int_clr:1;
+        /** ch1_tx_thr_event_int_clr : WT; bitpos: [9]; default: 0;
+         *  Set this bit to clear theCH1_TX_THR_EVENT_INT interrupt.
+         */
+        uint32_t ch1_tx_thr_event_int_clr:1;
+        /** ch2_rx_thr_event_int_clr : WT; bitpos: [10]; default: 0;
+         *  Set this bit to clear theCH2_RX_THR_EVENT_INT interrupt.
+         */
+        uint32_t ch2_rx_thr_event_int_clr:1;
+        /** ch3_rx_thr_event_int_clr : WT; bitpos: [11]; default: 0;
+         *  Set this bit to clear theCH3_RX_THR_EVENT_INT interrupt.
+         */
+        uint32_t ch3_rx_thr_event_int_clr:1;
+        /** ch0_tx_loop_int_clr : WT; bitpos: [12]; default: 0;
+         *  Set this bit to clear theCH0_TX_LOOP_INT interrupt.
+         */
+        uint32_t ch0_tx_loop_int_clr:1;
+        /** ch1_tx_loop_int_clr : WT; bitpos: [13]; default: 0;
+         *  Set this bit to clear theCH1_TX_LOOP_INT interrupt.
+         */
+        uint32_t ch1_tx_loop_int_clr:1;
+        uint32_t reserved_14:18;
+    };
+    uint32_t val;
+} rmt_int_clr_reg_t;
+
+
+/** Group: Carrier wave duty cycle registers */
+/** Type of chncarrier_duty register
+ *  Channel n duty cycle configuration register
+ */
+typedef union {
+    struct {
+        /** carrier_low_chn : R/W; bitpos: [15:0]; default: 64;
+         *  This register is used to configure carrier wave 's low level clock period for
+         *  CHANNELn.
+         */
+        uint32_t carrier_low_chn:16;
+        /** carrier_high_chn : R/W; bitpos: [31:16]; default: 64;
+         *  This register is used to configure carrier wave 's high level clock period for
+         *  CHANNELn.
+         */
+        uint32_t carrier_high_chn:16;
+    };
+    uint32_t val;
+} rmt_chncarrier_duty_reg_t;
+
+/** Type of chm_rx_carrier_rm register
+ *  Channel m carrier remove register
+ */
+typedef union {
+    struct {
+        /** carrier_low_thres_chm : R/W; bitpos: [15:0]; default: 0;
+         *  The low level period in a carrier modulation mode is
+         *  (REG_RMT_REG_CARRIER_LOW_THRES_CHm + 1) for channel m.
+         */
+        uint32_t carrier_low_thres_chm:16;
+        /** carrier_high_thres_chm : R/W; bitpos: [31:16]; default: 0;
+         *  The high level period in a carrier modulation mode is
+         *  (REG_RMT_REG_CARRIER_HIGH_THRES_CHm + 1) for channel m.
+         */
+        uint32_t carrier_high_thres_chm:16;
+    };
+    uint32_t val;
+} rmt_chm_rx_carrier_rm_reg_t;
+
+
+/** Group: Tx event configuration registers */
+/** Type of chn_tx_lim register
+ *  Channel n Tx event configuration register
+ */
+typedef union {
+    struct {
+        /** tx_lim_chn : R/W; bitpos: [8:0]; default: 128;
+         *  This register is used to configure the maximum entries that CHANNELn can send out.
+         */
+        uint32_t tx_lim_chn:9;
+        /** tx_loop_num_chn : R/W; bitpos: [18:9]; default: 0;
+         *  This register is used to configure the maximum loop count when tx_conti_mode is
+         *  valid.
+         */
+        uint32_t tx_loop_num_chn:10;
+        /** tx_loop_cnt_en_chn : R/W; bitpos: [19]; default: 0;
+         *  This register is the enabled bit for loop count.
+         */
+        uint32_t tx_loop_cnt_en_chn:1;
+        /** loop_count_reset_chn : WT; bitpos: [20]; default: 0;
+         *  This register is used to reset the loop count when tx_conti_mode is valid.
+         */
+        uint32_t loop_count_reset_chn:1;
+        /** loop_stop_en_chn : R/W; bitpos: [21]; default: 0;
+         *  This bit is used to enable the loop send stop function after the loop counter
+         *  counts to  loop number for CHANNELn.
+         */
+        uint32_t loop_stop_en_chn:1;
+        uint32_t reserved_22:10;
+    };
+    uint32_t val;
+} rmt_chn_tx_lim_reg_t;
+
+/** Type of tx_sim register
+ *  RMT TX synchronous register
+ */
+typedef union {
+    struct {
+        /** tx_sim_ch0 : R/W; bitpos: [0]; default: 0;
+         *  Set this bit to enable CHANNEL0 to start sending data synchronously with other
+         *  enabled channels.
+         */
+        uint32_t tx_sim_ch0:1;
+        /** tx_sim_ch1 : R/W; bitpos: [1]; default: 0;
+         *  Set this bit to enable CHANNEL1 to start sending data synchronously with other
+         *  enabled channels.
+         */
+        uint32_t tx_sim_ch1:1;
+        /** tx_sim_en : R/W; bitpos: [2]; default: 0;
+         *  This register is used to enable multiple of channels to start sending data
+         *  synchronously.
+         */
+        uint32_t tx_sim_en:1;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} rmt_tx_sim_reg_t;
+
+
+/** Group: Rx event configuration registers */
+/** Type of chm_rx_lim register
+ *  Channel m Rx event configuration register
+ */
+typedef union {
+    struct {
+        /** rmt_rx_lim_chm : R/W; bitpos: [8:0]; default: 128;
+         *  This register is used to configure the maximum entries that CHANNELm can receive.
+         */
+        uint32_t rmt_rx_lim_chm:9;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} rmt_chm_rx_lim_reg_t;
+
+
+/** Group: Version register */
+/** Type of date register
+ *  RMT version register
+ */
+typedef union {
+    struct {
+        /** rmt_date : R/W; bitpos: [27:0]; default: 34636307;
+         *  This is the version register.
+         */
+        uint32_t rmt_date:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} rmt_date_reg_t;
+
+
+typedef struct rmt_dev_t {
+    volatile rmt_chndata_reg_t chndata[2];
+    volatile rmt_chmdata_reg_t chmdata[2];
+    volatile rmt_chnconf0_reg_t chnconf0[2];
+    volatile struct {
+        rmt_chmconf0_reg_t conf0;
+        rmt_chmconf1_reg_t conf1;
+    } chmconf[2];
+    volatile rmt_chnstatus_reg_t chnstatus[2];
+    volatile rmt_chmstatus_reg_t chmstatus[2];
+    volatile rmt_int_raw_reg_t int_raw;
+    volatile rmt_int_st_reg_t int_st;
+    volatile rmt_int_ena_reg_t int_ena;
+    volatile rmt_int_clr_reg_t int_clr;
+    volatile rmt_chncarrier_duty_reg_t chncarrier_duty[2];
+    volatile rmt_chm_rx_carrier_rm_reg_t chm_rx_carrier_rm[2];
+    volatile rmt_chn_tx_lim_reg_t chn_tx_lim[2];
+    volatile rmt_chm_rx_lim_reg_t chm_rx_lim[2];
+    volatile rmt_sys_conf_reg_t sys_conf;
+    volatile rmt_tx_sim_reg_t tx_sim;
+    volatile rmt_ref_cnt_rst_reg_t ref_cnt_rst;
+    uint32_t reserved_074[22];
+    volatile rmt_date_reg_t date;
+} rmt_dev_t;
+
+extern rmt_dev_t RMT;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(rmt_dev_t) == 0xd0, "Invalid size of rmt_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/rsa_reg.h b/components/soc/esp32c6/include/soc/rsa_reg.h
new file mode 100644
index 0000000000..0faea4cde0
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/rsa_reg.h
@@ -0,0 +1,233 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** RSA_M_MEM register
+ *  Represents M
+ */
+#define RSA_M_MEM (DR_REG_RSA_BASE + 0x0)
+#define RSA_M_MEM_SIZE_BYTES 16
+
+/** RSA_Z_MEM register
+ *  Represents Z
+ */
+#define RSA_Z_MEM (DR_REG_RSA_BASE + 0x200)
+#define RSA_Z_MEM_SIZE_BYTES 16
+
+/** RSA_Y_MEM register
+ *  Represents Y
+ */
+#define RSA_Y_MEM (DR_REG_RSA_BASE + 0x400)
+#define RSA_Y_MEM_SIZE_BYTES 16
+
+/** RSA_X_MEM register
+ *  Represents X
+ */
+#define RSA_X_MEM (DR_REG_RSA_BASE + 0x600)
+#define RSA_X_MEM_SIZE_BYTES 16
+
+/** RSA_M_PRIME_REG register
+ *  Represents M'
+ */
+#define RSA_M_PRIME_REG (DR_REG_RSA_BASE + 0x800)
+/** RSA_M_PRIME : R/W; bitpos: [31:0]; default: 0;
+ *  Represents M'
+ */
+#define RSA_M_PRIME    0xFFFFFFFFU
+#define RSA_M_PRIME_M  (RSA_M_PRIME_V << RSA_M_PRIME_S)
+#define RSA_M_PRIME_V  0xFFFFFFFFU
+#define RSA_M_PRIME_S  0
+
+/** RSA_MODE_REG register
+ *  Configures RSA length
+ */
+#define RSA_MODE_REG (DR_REG_RSA_BASE + 0x804)
+/** RSA_MODE : R/W; bitpos: [6:0]; default: 0;
+ *  Configures the RSA length.
+ */
+#define RSA_MODE    0x0000007FU
+#define RSA_MODE_M  (RSA_MODE_V << RSA_MODE_S)
+#define RSA_MODE_V  0x0000007FU
+#define RSA_MODE_S  0
+
+/** RSA_QUERY_CLEAN_REG register
+ *  RSA clean register
+ */
+#define RSA_QUERY_CLEAN_REG (DR_REG_RSA_BASE + 0x808)
+/** RSA_QUERY_CLEAN : RO; bitpos: [0]; default: 0;
+ *  Represents whether or not the RSA memory completes initialization.
+ *
+ *  0: Not complete
+ *
+ *  1: Completed
+ *
+ */
+#define RSA_QUERY_CLEAN    (BIT(0))
+#define RSA_QUERY_CLEAN_M  (RSA_QUERY_CLEAN_V << RSA_QUERY_CLEAN_S)
+#define RSA_QUERY_CLEAN_V  0x00000001U
+#define RSA_QUERY_CLEAN_S  0
+
+/** RSA_SET_START_MODEXP_REG register
+ *  Starts modular exponentiation
+ */
+#define RSA_SET_START_MODEXP_REG (DR_REG_RSA_BASE + 0x80c)
+/** RSA_SET_START_MODEXP : WT; bitpos: [0]; default: 0;
+ *  Configure whether or not to start the modular exponentiation.
+ *
+ *  0: No effect
+ *
+ *  1: Start
+ *
+ */
+#define RSA_SET_START_MODEXP    (BIT(0))
+#define RSA_SET_START_MODEXP_M  (RSA_SET_START_MODEXP_V << RSA_SET_START_MODEXP_S)
+#define RSA_SET_START_MODEXP_V  0x00000001U
+#define RSA_SET_START_MODEXP_S  0
+
+/** RSA_SET_START_MODMULT_REG register
+ *  Starts modular multiplication
+ */
+#define RSA_SET_START_MODMULT_REG (DR_REG_RSA_BASE + 0x810)
+/** RSA_SET_START_MODMULT : WT; bitpos: [0]; default: 0;
+ *  Configure whether or not to start the modular multiplication.
+ *
+ *  0: No effect
+ *
+ *  1: Start
+ *
+ */
+#define RSA_SET_START_MODMULT    (BIT(0))
+#define RSA_SET_START_MODMULT_M  (RSA_SET_START_MODMULT_V << RSA_SET_START_MODMULT_S)
+#define RSA_SET_START_MODMULT_V  0x00000001U
+#define RSA_SET_START_MODMULT_S  0
+
+/** RSA_SET_START_MULT_REG register
+ *  Starts multiplication
+ */
+#define RSA_SET_START_MULT_REG (DR_REG_RSA_BASE + 0x814)
+/** RSA_SET_START_MULT : WT; bitpos: [0]; default: 0;
+ *  Configure whether or not to start the multiplication.
+ *
+ *  0: No effect
+ *
+ *  1: Start
+ *
+ */
+#define RSA_SET_START_MULT    (BIT(0))
+#define RSA_SET_START_MULT_M  (RSA_SET_START_MULT_V << RSA_SET_START_MULT_S)
+#define RSA_SET_START_MULT_V  0x00000001U
+#define RSA_SET_START_MULT_S  0
+
+/** RSA_QUERY_IDLE_REG register
+ *  Represents the RSA status
+ */
+#define RSA_QUERY_IDLE_REG (DR_REG_RSA_BASE + 0x818)
+/** RSA_QUERY_IDLE : RO; bitpos: [0]; default: 0;
+ *  Represents the RSA status.
+ *
+ *  0: Busy
+ *
+ *  1: Idle
+ *
+ */
+#define RSA_QUERY_IDLE    (BIT(0))
+#define RSA_QUERY_IDLE_M  (RSA_QUERY_IDLE_V << RSA_QUERY_IDLE_S)
+#define RSA_QUERY_IDLE_V  0x00000001U
+#define RSA_QUERY_IDLE_S  0
+
+/** RSA_INT_CLR_REG register
+ *  Clears RSA interrupt
+ */
+#define RSA_INT_CLR_REG (DR_REG_RSA_BASE + 0x81c)
+/** RSA_CLEAR_INTERRUPT : WT; bitpos: [0]; default: 0;
+ *  Write 1 to clear the RSA interrupt.
+ */
+#define RSA_CLEAR_INTERRUPT    (BIT(0))
+#define RSA_CLEAR_INTERRUPT_M  (RSA_CLEAR_INTERRUPT_V << RSA_CLEAR_INTERRUPT_S)
+#define RSA_CLEAR_INTERRUPT_V  0x00000001U
+#define RSA_CLEAR_INTERRUPT_S  0
+
+/** RSA_CONSTANT_TIME_REG register
+ *  Configures the constant_time option
+ */
+#define RSA_CONSTANT_TIME_REG (DR_REG_RSA_BASE + 0x820)
+/** RSA_CONSTANT_TIME : R/W; bitpos: [0]; default: 1;
+ *  Configures the constant_time option.
+ *
+ *  0: Acceleration
+ *
+ *  1: No acceleration (default)
+ *
+ */
+#define RSA_CONSTANT_TIME    (BIT(0))
+#define RSA_CONSTANT_TIME_M  (RSA_CONSTANT_TIME_V << RSA_CONSTANT_TIME_S)
+#define RSA_CONSTANT_TIME_V  0x00000001U
+#define RSA_CONSTANT_TIME_S  0
+
+/** RSA_SEARCH_ENABLE_REG register
+ *  Configures the search option
+ */
+#define RSA_SEARCH_ENABLE_REG (DR_REG_RSA_BASE + 0x824)
+/** RSA_SEARCH_ENABLE : R/W; bitpos: [0]; default: 0;
+ *  Configure the search option.
+ *
+ *  0: No acceleration (default)
+ *
+ *  1: Acceleration
+ *
+ *  This option should be used together with RSA_SEARCH_POS.
+ */
+#define RSA_SEARCH_ENABLE    (BIT(0))
+#define RSA_SEARCH_ENABLE_M  (RSA_SEARCH_ENABLE_V << RSA_SEARCH_ENABLE_S)
+#define RSA_SEARCH_ENABLE_V  0x00000001U
+#define RSA_SEARCH_ENABLE_S  0
+
+/** RSA_SEARCH_POS_REG register
+ *  Configures the search position
+ */
+#define RSA_SEARCH_POS_REG (DR_REG_RSA_BASE + 0x828)
+/** RSA_SEARCH_POS : R/W; bitpos: [11:0]; default: 0;
+ *  Configures the starting address to start search. This field should be used together
+ *  with RSA_SEARCH_ENABLE. The field is only valid when RSA_SEARCH_ENABLE is high.
+ */
+#define RSA_SEARCH_POS    0x00000FFFU
+#define RSA_SEARCH_POS_M  (RSA_SEARCH_POS_V << RSA_SEARCH_POS_S)
+#define RSA_SEARCH_POS_V  0x00000FFFU
+#define RSA_SEARCH_POS_S  0
+
+/** RSA_INT_ENA_REG register
+ *  Enables the RSA interrupt
+ */
+#define RSA_INT_ENA_REG (DR_REG_RSA_BASE + 0x82c)
+/** RSA_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  Write 1 to enable the RSA interrupt.
+ */
+#define RSA_INT_ENA    (BIT(0))
+#define RSA_INT_ENA_M  (RSA_INT_ENA_V << RSA_INT_ENA_S)
+#define RSA_INT_ENA_V  0x00000001U
+#define RSA_INT_ENA_S  0
+
+/** RSA_DATE_REG register
+ *  Version control register
+ */
+#define RSA_DATE_REG (DR_REG_RSA_BASE + 0x830)
+/** RSA_DATE : R/W; bitpos: [29:0]; default: 538969624;
+ *  Version control register.
+ */
+#define RSA_DATE    0x3FFFFFFFU
+#define RSA_DATE_M  (RSA_DATE_V << RSA_DATE_S)
+#define RSA_DATE_V  0x3FFFFFFFU
+#define RSA_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/rsa_struct.h b/components/soc/esp32c6/include/soc/rsa_struct.h
new file mode 100644
index 0000000000..9d67e0c790
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/rsa_struct.h
@@ -0,0 +1,273 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: Memory */
+
+/** Group: Control / Configuration Registers */
+/** Type of m_prime register
+ *  Represents M'
+ */
+typedef union {
+    struct {
+        /** m_prime : R/W; bitpos: [31:0]; default: 0;
+         *  Represents M'
+         */
+        uint32_t m_prime:32;
+    };
+    uint32_t val;
+} rsa_m_prime_reg_t;
+
+/** Type of mode register
+ *  Configures RSA length
+ */
+typedef union {
+    struct {
+        /** mode : R/W; bitpos: [6:0]; default: 0;
+         *  Configures the RSA length.
+         */
+        uint32_t mode:7;
+        uint32_t reserved_7:25;
+    };
+    uint32_t val;
+} rsa_mode_reg_t;
+
+/** Type of set_start_modexp register
+ *  Starts modular exponentiation
+ */
+typedef union {
+    struct {
+        /** set_start_modexp : WT; bitpos: [0]; default: 0;
+         *  Configure whether or not to start the modular exponentiation.
+         *
+         *  0: No effect
+         *
+         *  1: Start
+         *
+         */
+        uint32_t set_start_modexp:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} rsa_set_start_modexp_reg_t;
+
+/** Type of set_start_modmult register
+ *  Starts modular multiplication
+ */
+typedef union {
+    struct {
+        /** set_start_modmult : WT; bitpos: [0]; default: 0;
+         *  Configure whether or not to start the modular multiplication.
+         *
+         *  0: No effect
+         *
+         *  1: Start
+         *
+         */
+        uint32_t set_start_modmult:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} rsa_set_start_modmult_reg_t;
+
+/** Type of set_start_mult register
+ *  Starts multiplication
+ */
+typedef union {
+    struct {
+        /** set_start_mult : WT; bitpos: [0]; default: 0;
+         *  Configure whether or not to start the multiplication.
+         *
+         *  0: No effect
+         *
+         *  1: Start
+         *
+         */
+        uint32_t set_start_mult:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} rsa_set_start_mult_reg_t;
+
+/** Type of query_idle register
+ *  Represents the RSA status
+ */
+typedef union {
+    struct {
+        /** query_idle : RO; bitpos: [0]; default: 0;
+         *  Represents the RSA status.
+         *
+         *  0: Busy
+         *
+         *  1: Idle
+         *
+         */
+        uint32_t query_idle:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} rsa_query_idle_reg_t;
+
+/** Type of constant_time register
+ *  Configures the constant_time option
+ */
+typedef union {
+    struct {
+        /** constant_time : R/W; bitpos: [0]; default: 1;
+         *  Configures the constant_time option.
+         *
+         *  0: Acceleration
+         *
+         *  1: No acceleration (default)
+         *
+         */
+        uint32_t constant_time:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} rsa_constant_time_reg_t;
+
+/** Type of search_enable register
+ *  Configures the search option
+ */
+typedef union {
+    struct {
+        /** search_enable : R/W; bitpos: [0]; default: 0;
+         *  Configure the search option.
+         *
+         *  0: No acceleration (default)
+         *
+         *  1: Acceleration
+         *
+         *  This option should be used together with RSA_SEARCH_POS.
+         */
+        uint32_t search_enable:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} rsa_search_enable_reg_t;
+
+/** Type of search_pos register
+ *  Configures the search position
+ */
+typedef union {
+    struct {
+        /** search_pos : R/W; bitpos: [11:0]; default: 0;
+         *  Configures the starting address to start search. This field should be used together
+         *  with RSA_SEARCH_ENABLE. The field is only valid when RSA_SEARCH_ENABLE is high.
+         */
+        uint32_t search_pos:12;
+        uint32_t reserved_12:20;
+    };
+    uint32_t val;
+} rsa_search_pos_reg_t;
+
+
+/** Group: Status Register */
+/** Type of query_clean register
+ *  RSA clean register
+ */
+typedef union {
+    struct {
+        /** query_clean : RO; bitpos: [0]; default: 0;
+         *  Represents whether or not the RSA memory completes initialization.
+         *
+         *  0: Not complete
+         *
+         *  1: Completed
+         *
+         */
+        uint32_t query_clean:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} rsa_query_clean_reg_t;
+
+
+/** Group: Interrupt Registers */
+/** Type of int_clr register
+ *  Clears RSA interrupt
+ */
+typedef union {
+    struct {
+        /** clear_interrupt : WT; bitpos: [0]; default: 0;
+         *  Write 1 to clear the RSA interrupt.
+         */
+        uint32_t clear_interrupt:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} rsa_int_clr_reg_t;
+
+/** Type of int_ena register
+ *  Enables the RSA interrupt
+ */
+typedef union {
+    struct {
+        /** int_ena : R/W; bitpos: [0]; default: 0;
+         *  Write 1 to enable the RSA interrupt.
+         */
+        uint32_t int_ena:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} rsa_int_ena_reg_t;
+
+
+/** Group: Version Control Register */
+/** Type of date register
+ *  Version control register
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [29:0]; default: 538969624;
+         *  Version control register.
+         */
+        uint32_t date:30;
+        uint32_t reserved_30:2;
+    };
+    uint32_t val;
+} rsa_date_reg_t;
+
+
+typedef struct rsa_dev_t {
+    volatile uint32_t m[4];
+    uint32_t reserved_010[124];
+    volatile uint32_t z[4];
+    uint32_t reserved_210[124];
+    volatile uint32_t y[4];
+    uint32_t reserved_410[124];
+    volatile uint32_t x[4];
+    uint32_t reserved_610[124];
+    volatile rsa_m_prime_reg_t m_prime;
+    volatile rsa_mode_reg_t mode;
+    volatile rsa_query_clean_reg_t query_clean;
+    volatile rsa_set_start_modexp_reg_t set_start_modexp;
+    volatile rsa_set_start_modmult_reg_t set_start_modmult;
+    volatile rsa_set_start_mult_reg_t set_start_mult;
+    volatile rsa_query_idle_reg_t query_idle;
+    volatile rsa_int_clr_reg_t int_clr;
+    volatile rsa_constant_time_reg_t constant_time;
+    volatile rsa_search_enable_reg_t search_enable;
+    volatile rsa_search_pos_reg_t search_pos;
+    volatile rsa_int_ena_reg_t int_ena;
+    volatile rsa_date_reg_t date;
+} rsa_dev_t;
+
+extern rsa_dev_t RSA;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(rsa_dev_t) == 0x834, "Invalid size of rsa_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/sha_reg.h b/components/soc/esp32c6/include/soc/sha_reg.h
new file mode 100644
index 0000000000..265f510472
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/sha_reg.h
@@ -0,0 +1,172 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** SHA_MODE_REG register
+ *  Initial configuration register.
+ */
+#define SHA_MODE_REG (DR_REG_SHA_BASE + 0x0)
+/** SHA_MODE : R/W; bitpos: [2:0]; default: 0;
+ *  Sha mode.
+ */
+#define SHA_MODE    0x00000007U
+#define SHA_MODE_M  (SHA_MODE_V << SHA_MODE_S)
+#define SHA_MODE_V  0x00000007U
+#define SHA_MODE_S  0
+
+/** SHA_T_STRING_REG register
+ *  SHA 512/t configuration register 0.
+ */
+#define SHA_T_STRING_REG (DR_REG_SHA_BASE + 0x4)
+/** SHA_T_STRING : R/W; bitpos: [31:0]; default: 0;
+ *  Sha t_string (used if and only if mode == SHA_512/t).
+ */
+#define SHA_T_STRING    0xFFFFFFFFU
+#define SHA_T_STRING_M  (SHA_T_STRING_V << SHA_T_STRING_S)
+#define SHA_T_STRING_V  0xFFFFFFFFU
+#define SHA_T_STRING_S  0
+
+/** SHA_T_LENGTH_REG register
+ *  SHA 512/t configuration register 1.
+ */
+#define SHA_T_LENGTH_REG (DR_REG_SHA_BASE + 0x8)
+/** SHA_T_LENGTH : R/W; bitpos: [5:0]; default: 0;
+ *  Sha t_length (used if and only if mode == SHA_512/t).
+ */
+#define SHA_T_LENGTH    0x0000003FU
+#define SHA_T_LENGTH_M  (SHA_T_LENGTH_V << SHA_T_LENGTH_S)
+#define SHA_T_LENGTH_V  0x0000003FU
+#define SHA_T_LENGTH_S  0
+
+/** SHA_DMA_BLOCK_NUM_REG register
+ *  DMA configuration register 0.
+ */
+#define SHA_DMA_BLOCK_NUM_REG (DR_REG_SHA_BASE + 0xc)
+/** SHA_DMA_BLOCK_NUM : R/W; bitpos: [5:0]; default: 0;
+ *  Dma-sha block number.
+ */
+#define SHA_DMA_BLOCK_NUM    0x0000003FU
+#define SHA_DMA_BLOCK_NUM_M  (SHA_DMA_BLOCK_NUM_V << SHA_DMA_BLOCK_NUM_S)
+#define SHA_DMA_BLOCK_NUM_V  0x0000003FU
+#define SHA_DMA_BLOCK_NUM_S  0
+
+/** SHA_START_REG register
+ *  Typical SHA configuration register 0.
+ */
+#define SHA_START_REG (DR_REG_SHA_BASE + 0x10)
+/** SHA_START : RO; bitpos: [31:1]; default: 0;
+ *  Reserved.
+ */
+#define SHA_START    0x7FFFFFFFU
+#define SHA_START_M  (SHA_START_V << SHA_START_S)
+#define SHA_START_V  0x7FFFFFFFU
+#define SHA_START_S  1
+
+/** SHA_CONTINUE_REG register
+ *  Typical SHA configuration register 1.
+ */
+#define SHA_CONTINUE_REG (DR_REG_SHA_BASE + 0x14)
+/** SHA_CONTINUE : RO; bitpos: [31:1]; default: 0;
+ *  Reserved.
+ */
+#define SHA_CONTINUE    0x7FFFFFFFU
+#define SHA_CONTINUE_M  (SHA_CONTINUE_V << SHA_CONTINUE_S)
+#define SHA_CONTINUE_V  0x7FFFFFFFU
+#define SHA_CONTINUE_S  1
+
+/** SHA_BUSY_REG register
+ *  Busy register.
+ */
+#define SHA_BUSY_REG (DR_REG_SHA_BASE + 0x18)
+/** SHA_BUSY_STATE : RO; bitpos: [0]; default: 0;
+ *  Sha busy state. 1'b0: idle. 1'b1: busy.
+ */
+#define SHA_BUSY_STATE    (BIT(0))
+#define SHA_BUSY_STATE_M  (SHA_BUSY_STATE_V << SHA_BUSY_STATE_S)
+#define SHA_BUSY_STATE_V  0x00000001U
+#define SHA_BUSY_STATE_S  0
+
+/** SHA_DMA_START_REG register
+ *  DMA configuration register 1.
+ */
+#define SHA_DMA_START_REG (DR_REG_SHA_BASE + 0x1c)
+/** SHA_DMA_START : WO; bitpos: [0]; default: 0;
+ *  Start dma-sha.
+ */
+#define SHA_DMA_START    (BIT(0))
+#define SHA_DMA_START_M  (SHA_DMA_START_V << SHA_DMA_START_S)
+#define SHA_DMA_START_V  0x00000001U
+#define SHA_DMA_START_S  0
+
+/** SHA_DMA_CONTINUE_REG register
+ *  DMA configuration register 2.
+ */
+#define SHA_DMA_CONTINUE_REG (DR_REG_SHA_BASE + 0x20)
+/** SHA_DMA_CONTINUE : WO; bitpos: [0]; default: 0;
+ *  Continue dma-sha.
+ */
+#define SHA_DMA_CONTINUE    (BIT(0))
+#define SHA_DMA_CONTINUE_M  (SHA_DMA_CONTINUE_V << SHA_DMA_CONTINUE_S)
+#define SHA_DMA_CONTINUE_V  0x00000001U
+#define SHA_DMA_CONTINUE_S  0
+
+/** SHA_CLEAR_IRQ_REG register
+ *  Interrupt clear register.
+ */
+#define SHA_CLEAR_IRQ_REG (DR_REG_SHA_BASE + 0x24)
+/** SHA_CLEAR_INTERRUPT : WO; bitpos: [0]; default: 0;
+ *  Clear sha interrupt.
+ */
+#define SHA_CLEAR_INTERRUPT    (BIT(0))
+#define SHA_CLEAR_INTERRUPT_M  (SHA_CLEAR_INTERRUPT_V << SHA_CLEAR_INTERRUPT_S)
+#define SHA_CLEAR_INTERRUPT_V  0x00000001U
+#define SHA_CLEAR_INTERRUPT_S  0
+
+/** SHA_IRQ_ENA_REG register
+ *  Interrupt enable register.
+ */
+#define SHA_IRQ_ENA_REG (DR_REG_SHA_BASE + 0x28)
+/** SHA_INTERRUPT_ENA : R/W; bitpos: [0]; default: 0;
+ *  Sha interrupt enable register. 1'b0: disable(default). 1'b1: enable.
+ */
+#define SHA_INTERRUPT_ENA    (BIT(0))
+#define SHA_INTERRUPT_ENA_M  (SHA_INTERRUPT_ENA_V << SHA_INTERRUPT_ENA_S)
+#define SHA_INTERRUPT_ENA_V  0x00000001U
+#define SHA_INTERRUPT_ENA_S  0
+
+/** SHA_DATE_REG register
+ *  Date register.
+ */
+#define SHA_DATE_REG (DR_REG_SHA_BASE + 0x2c)
+/** SHA_DATE : R/W; bitpos: [29:0]; default: 538972713;
+ *  Sha date information/ sha version information.
+ */
+#define SHA_DATE    0x3FFFFFFFU
+#define SHA_DATE_M  (SHA_DATE_V << SHA_DATE_S)
+#define SHA_DATE_V  0x3FFFFFFFU
+#define SHA_DATE_S  0
+
+/** SHA_H_MEM register
+ *  Sha H memory which contains intermediate hash or finial hash.
+ */
+#define SHA_H_MEM (DR_REG_SHA_BASE + 0x40)
+#define SHA_H_MEM_SIZE_BYTES 64
+
+/** SHA_M_MEM register
+ *  Sha M memory which contains message.
+ */
+#define SHA_M_MEM (DR_REG_SHA_BASE + 0x80)
+#define SHA_M_MEM_SIZE_BYTES 64
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/sha_struct.h b/components/soc/esp32c6/include/soc/sha_struct.h
new file mode 100644
index 0000000000..f6aa1726ac
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/sha_struct.h
@@ -0,0 +1,216 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: Configuration Register */
+/** Type of mode register
+ *  Initial configuration register.
+ */
+typedef union {
+    struct {
+        /** mode : R/W; bitpos: [2:0]; default: 0;
+         *  Sha mode.
+         */
+        uint32_t mode:3;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} sha_mode_reg_t;
+
+/** Type of t_string register
+ *  SHA 512/t configuration register 0.
+ */
+typedef union {
+    struct {
+        /** t_string : R/W; bitpos: [31:0]; default: 0;
+         *  Sha t_string (used if and only if mode == SHA_512/t).
+         */
+        uint32_t t_string:32;
+    };
+    uint32_t val;
+} sha_t_string_reg_t;
+
+/** Type of t_length register
+ *  SHA 512/t configuration register 1.
+ */
+typedef union {
+    struct {
+        /** t_length : R/W; bitpos: [5:0]; default: 0;
+         *  Sha t_length (used if and only if mode == SHA_512/t).
+         */
+        uint32_t t_length:6;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} sha_t_length_reg_t;
+
+/** Type of dma_block_num register
+ *  DMA configuration register 0.
+ */
+typedef union {
+    struct {
+        /** dma_block_num : R/W; bitpos: [5:0]; default: 0;
+         *  Dma-sha block number.
+         */
+        uint32_t dma_block_num:6;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} sha_dma_block_num_reg_t;
+
+/** Type of start register
+ *  Typical SHA configuration register 0.
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:1;
+        /** start : RO; bitpos: [31:1]; default: 0;
+         *  Reserved.
+         */
+        uint32_t start:31;
+    };
+    uint32_t val;
+} sha_start_reg_t;
+
+/** Type of continue register
+ *  Typical SHA configuration register 1.
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:1;
+        /** conti : RO; bitpos: [31:1]; default: 0;
+         *  Reserved.
+         */
+        uint32_t conti:31;
+    };
+    uint32_t val;
+} sha_continue_reg_t;
+
+/** Type of dma_start register
+ *  DMA configuration register 1.
+ */
+typedef union {
+    struct {
+        /** dma_start : WO; bitpos: [0]; default: 0;
+         *  Start dma-sha.
+         */
+        uint32_t dma_start:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} sha_dma_start_reg_t;
+
+/** Type of dma_continue register
+ *  DMA configuration register 2.
+ */
+typedef union {
+    struct {
+        /** dma_continue : WO; bitpos: [0]; default: 0;
+         *  Continue dma-sha.
+         */
+        uint32_t dma_continue:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} sha_dma_continue_reg_t;
+
+
+/** Group: Status Register */
+/** Type of busy register
+ *  Busy register.
+ */
+typedef union {
+    struct {
+        /** busy_state : RO; bitpos: [0]; default: 0;
+         *  Sha busy state. 1'b0: idle. 1'b1: busy.
+         */
+        uint32_t busy_state:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} sha_busy_reg_t;
+
+
+/** Group: Interrupt Register */
+/** Type of clear_irq register
+ *  Interrupt clear register.
+ */
+typedef union {
+    struct {
+        /** clear_interrupt : WO; bitpos: [0]; default: 0;
+         *  Clear sha interrupt.
+         */
+        uint32_t clear_interrupt:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} sha_clear_irq_reg_t;
+
+/** Type of irq_ena register
+ *  Interrupt enable register.
+ */
+typedef union {
+    struct {
+        /** interrupt_ena : R/W; bitpos: [0]; default: 0;
+         *  Sha interrupt enable register. 1'b0: disable(default). 1'b1: enable.
+         */
+        uint32_t interrupt_ena:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} sha_irq_ena_reg_t;
+
+
+/** Group: Version Register */
+/** Type of date register
+ *  Date register.
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [29:0]; default: 538972713;
+         *  Sha date information/ sha version information.
+         */
+        uint32_t date:30;
+        uint32_t reserved_30:2;
+    };
+    uint32_t val;
+} sha_date_reg_t;
+
+
+/** Group: memory type */
+
+typedef struct sha_dev_t {
+    volatile sha_mode_reg_t mode;
+    volatile sha_t_string_reg_t t_string;
+    volatile sha_t_length_reg_t t_length;
+    volatile sha_dma_block_num_reg_t dma_block_num;
+    volatile sha_start_reg_t start;
+    volatile sha_continue_reg_t conti;
+    volatile sha_busy_reg_t busy;
+    volatile sha_dma_start_reg_t dma_start;
+    volatile sha_dma_continue_reg_t dma_continue;
+    volatile sha_clear_irq_reg_t clear_irq;
+    volatile sha_irq_ena_reg_t irq_ena;
+    volatile sha_date_reg_t date;
+    uint32_t reserved_030[4];
+    volatile uint32_t h[16];
+    volatile uint32_t m[16];
+} sha_dev_t;
+
+extern sha_dev_t SHA;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(sha_dev_t) == 0xc0, "Invalid size of sha_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/slc_reg.h b/components/soc/esp32c6/include/soc/slc_reg.h
new file mode 100644
index 0000000000..7d3a9ce6ef
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/slc_reg.h
@@ -0,0 +1,4301 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** SDIO_SLCCONF0_REG register
+ *  ******* Description ***********
+ */
+#define SDIO_SLCCONF0_REG (DR_REG_SLC_BASE + 0x0)
+/** SDIO_SLC0_TX_RST : R/W; bitpos: [0]; default: 0;
+ *  Set 1 to reset tx fsm in dma slc0.
+ */
+#define SDIO_SLC0_TX_RST    (BIT(0))
+#define SDIO_SLC0_TX_RST_M  (SDIO_SLC0_TX_RST_V << SDIO_SLC0_TX_RST_S)
+#define SDIO_SLC0_TX_RST_V  0x00000001U
+#define SDIO_SLC0_TX_RST_S  0
+/** SDIO_SLC0_RX_RST : R/W; bitpos: [1]; default: 0;
+ *  Set 1 to reset rx fsm in dma slc0.
+ */
+#define SDIO_SLC0_RX_RST    (BIT(1))
+#define SDIO_SLC0_RX_RST_M  (SDIO_SLC0_RX_RST_V << SDIO_SLC0_RX_RST_S)
+#define SDIO_SLC0_RX_RST_V  0x00000001U
+#define SDIO_SLC0_RX_RST_S  1
+/** SDIO_SLC_AHBM_FIFO_RST : R/W; bitpos: [2]; default: 0;
+ *  reset the command fifo of AHB bus of sdio slave
+ */
+#define SDIO_SLC_AHBM_FIFO_RST    (BIT(2))
+#define SDIO_SLC_AHBM_FIFO_RST_M  (SDIO_SLC_AHBM_FIFO_RST_V << SDIO_SLC_AHBM_FIFO_RST_S)
+#define SDIO_SLC_AHBM_FIFO_RST_V  0x00000001U
+#define SDIO_SLC_AHBM_FIFO_RST_S  2
+/** SDIO_SLC_AHBM_RST : R/W; bitpos: [3]; default: 0;
+ *  reset the AHB bus of sdio slave
+ */
+#define SDIO_SLC_AHBM_RST    (BIT(3))
+#define SDIO_SLC_AHBM_RST_M  (SDIO_SLC_AHBM_RST_V << SDIO_SLC_AHBM_RST_S)
+#define SDIO_SLC_AHBM_RST_V  0x00000001U
+#define SDIO_SLC_AHBM_RST_S  3
+/** SDIO_SLC0_TX_LOOP_TEST : R/W; bitpos: [4]; default: 0;
+ *  owner control when slc1 writes back tx descriptor: 0- cpu is owner, 1-dma is owner.
+ */
+#define SDIO_SLC0_TX_LOOP_TEST    (BIT(4))
+#define SDIO_SLC0_TX_LOOP_TEST_M  (SDIO_SLC0_TX_LOOP_TEST_V << SDIO_SLC0_TX_LOOP_TEST_S)
+#define SDIO_SLC0_TX_LOOP_TEST_V  0x00000001U
+#define SDIO_SLC0_TX_LOOP_TEST_S  4
+/** SDIO_SLC0_RX_LOOP_TEST : R/W; bitpos: [5]; default: 0;
+ *  owner control when slc1 writes back rx descriptor: 0- cpu is owner, 1-dma is owner.
+ */
+#define SDIO_SLC0_RX_LOOP_TEST    (BIT(5))
+#define SDIO_SLC0_RX_LOOP_TEST_M  (SDIO_SLC0_RX_LOOP_TEST_V << SDIO_SLC0_RX_LOOP_TEST_S)
+#define SDIO_SLC0_RX_LOOP_TEST_V  0x00000001U
+#define SDIO_SLC0_RX_LOOP_TEST_S  5
+/** SDIO_SLC0_RX_AUTO_WRBACK : R/W; bitpos: [6]; default: 0;
+ *  Set 1 to enable change the owner bit of rx link descriptor
+ */
+#define SDIO_SLC0_RX_AUTO_WRBACK    (BIT(6))
+#define SDIO_SLC0_RX_AUTO_WRBACK_M  (SDIO_SLC0_RX_AUTO_WRBACK_V << SDIO_SLC0_RX_AUTO_WRBACK_S)
+#define SDIO_SLC0_RX_AUTO_WRBACK_V  0x00000001U
+#define SDIO_SLC0_RX_AUTO_WRBACK_S  6
+/** SDIO_SLC0_RX_NO_RESTART_CLR : R/W; bitpos: [7]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_NO_RESTART_CLR    (BIT(7))
+#define SDIO_SLC0_RX_NO_RESTART_CLR_M  (SDIO_SLC0_RX_NO_RESTART_CLR_V << SDIO_SLC0_RX_NO_RESTART_CLR_S)
+#define SDIO_SLC0_RX_NO_RESTART_CLR_V  0x00000001U
+#define SDIO_SLC0_RX_NO_RESTART_CLR_S  7
+/** SDIO_SLC0_RXDSCR_BURST_EN : R/W; bitpos: [8]; default: 1;
+ *  0- AHB burst type is single when slave read rx-descriptor from memory through
+ *  slc0,1-AHB burst type is not single when slave read rx-descriptor from memory
+ *  through slc0
+ */
+#define SDIO_SLC0_RXDSCR_BURST_EN    (BIT(8))
+#define SDIO_SLC0_RXDSCR_BURST_EN_M  (SDIO_SLC0_RXDSCR_BURST_EN_V << SDIO_SLC0_RXDSCR_BURST_EN_S)
+#define SDIO_SLC0_RXDSCR_BURST_EN_V  0x00000001U
+#define SDIO_SLC0_RXDSCR_BURST_EN_S  8
+/** SDIO_SLC0_RXDATA_BURST_EN : R/W; bitpos: [9]; default: 1;
+ *  0- AHB burst type is single when slave receives data from memory,1-AHB burst type
+ *  is not single when slave receives data from memory
+ */
+#define SDIO_SLC0_RXDATA_BURST_EN    (BIT(9))
+#define SDIO_SLC0_RXDATA_BURST_EN_M  (SDIO_SLC0_RXDATA_BURST_EN_V << SDIO_SLC0_RXDATA_BURST_EN_S)
+#define SDIO_SLC0_RXDATA_BURST_EN_V  0x00000001U
+#define SDIO_SLC0_RXDATA_BURST_EN_S  9
+/** SDIO_SLC0_RXLINK_AUTO_RET : R/W; bitpos: [10]; default: 1;
+ *  enable the function that when host reading packet retries, slc1 will automatically
+ *  jump to the start descriptor of the previous packet.
+ */
+#define SDIO_SLC0_RXLINK_AUTO_RET    (BIT(10))
+#define SDIO_SLC0_RXLINK_AUTO_RET_M  (SDIO_SLC0_RXLINK_AUTO_RET_V << SDIO_SLC0_RXLINK_AUTO_RET_S)
+#define SDIO_SLC0_RXLINK_AUTO_RET_V  0x00000001U
+#define SDIO_SLC0_RXLINK_AUTO_RET_S  10
+/** SDIO_SLC0_TXLINK_AUTO_RET : R/W; bitpos: [11]; default: 1;
+ *  enable the function that when host sending packet retries, slc1 will automatically
+ *  jump to the start descriptor of the previous packet.
+ */
+#define SDIO_SLC0_TXLINK_AUTO_RET    (BIT(11))
+#define SDIO_SLC0_TXLINK_AUTO_RET_M  (SDIO_SLC0_TXLINK_AUTO_RET_V << SDIO_SLC0_TXLINK_AUTO_RET_S)
+#define SDIO_SLC0_TXLINK_AUTO_RET_V  0x00000001U
+#define SDIO_SLC0_TXLINK_AUTO_RET_S  11
+/** SDIO_SLC0_TXDSCR_BURST_EN : R/W; bitpos: [12]; default: 1;
+ *  0- AHB burst type is single when slave read tx-descriptor from memory through
+ *  slc0,1-AHB burst type is not single when slave read tx-descriptor from memory
+ *  through slc0
+ */
+#define SDIO_SLC0_TXDSCR_BURST_EN    (BIT(12))
+#define SDIO_SLC0_TXDSCR_BURST_EN_M  (SDIO_SLC0_TXDSCR_BURST_EN_V << SDIO_SLC0_TXDSCR_BURST_EN_S)
+#define SDIO_SLC0_TXDSCR_BURST_EN_V  0x00000001U
+#define SDIO_SLC0_TXDSCR_BURST_EN_S  12
+/** SDIO_SLC0_TXDATA_BURST_EN : R/W; bitpos: [13]; default: 1;
+ *  0- AHB burst type is single when slave send data to memory,1-AHB burst type is not
+ *  single when slave send data to memory
+ */
+#define SDIO_SLC0_TXDATA_BURST_EN    (BIT(13))
+#define SDIO_SLC0_TXDATA_BURST_EN_M  (SDIO_SLC0_TXDATA_BURST_EN_V << SDIO_SLC0_TXDATA_BURST_EN_S)
+#define SDIO_SLC0_TXDATA_BURST_EN_V  0x00000001U
+#define SDIO_SLC0_TXDATA_BURST_EN_S  13
+/** SDIO_SLC0_TOKEN_AUTO_CLR : R/W; bitpos: [14]; default: 1;
+ *  auto clear slc0_token1 enable
+ */
+#define SDIO_SLC0_TOKEN_AUTO_CLR    (BIT(14))
+#define SDIO_SLC0_TOKEN_AUTO_CLR_M  (SDIO_SLC0_TOKEN_AUTO_CLR_V << SDIO_SLC0_TOKEN_AUTO_CLR_S)
+#define SDIO_SLC0_TOKEN_AUTO_CLR_V  0x00000001U
+#define SDIO_SLC0_TOKEN_AUTO_CLR_S  14
+/** SDIO_SLC0_TOKEN_SEL : R/W; bitpos: [15]; default: 1;
+ *  reserved
+ */
+#define SDIO_SLC0_TOKEN_SEL    (BIT(15))
+#define SDIO_SLC0_TOKEN_SEL_M  (SDIO_SLC0_TOKEN_SEL_V << SDIO_SLC0_TOKEN_SEL_S)
+#define SDIO_SLC0_TOKEN_SEL_V  0x00000001U
+#define SDIO_SLC0_TOKEN_SEL_S  15
+/** SDIO_SLC1_TX_RST : R/W; bitpos: [16]; default: 0;
+ *  Set 1 to reset tx fsm in dma slc0.
+ */
+#define SDIO_SLC1_TX_RST    (BIT(16))
+#define SDIO_SLC1_TX_RST_M  (SDIO_SLC1_TX_RST_V << SDIO_SLC1_TX_RST_S)
+#define SDIO_SLC1_TX_RST_V  0x00000001U
+#define SDIO_SLC1_TX_RST_S  16
+/** SDIO_SLC1_RX_RST : R/W; bitpos: [17]; default: 0;
+ *  Set 1 to reset rx fsm in dma slc0.
+ */
+#define SDIO_SLC1_RX_RST    (BIT(17))
+#define SDIO_SLC1_RX_RST_M  (SDIO_SLC1_RX_RST_V << SDIO_SLC1_RX_RST_S)
+#define SDIO_SLC1_RX_RST_V  0x00000001U
+#define SDIO_SLC1_RX_RST_S  17
+/** SDIO_SLC0_WR_RETRY_MASK_EN : R/W; bitpos: [18]; default: 1;
+ *  reserved
+ */
+#define SDIO_SLC0_WR_RETRY_MASK_EN    (BIT(18))
+#define SDIO_SLC0_WR_RETRY_MASK_EN_M  (SDIO_SLC0_WR_RETRY_MASK_EN_V << SDIO_SLC0_WR_RETRY_MASK_EN_S)
+#define SDIO_SLC0_WR_RETRY_MASK_EN_V  0x00000001U
+#define SDIO_SLC0_WR_RETRY_MASK_EN_S  18
+/** SDIO_SLC1_WR_RETRY_MASK_EN : R/W; bitpos: [19]; default: 1;
+ *  reserved
+ */
+#define SDIO_SLC1_WR_RETRY_MASK_EN    (BIT(19))
+#define SDIO_SLC1_WR_RETRY_MASK_EN_M  (SDIO_SLC1_WR_RETRY_MASK_EN_V << SDIO_SLC1_WR_RETRY_MASK_EN_S)
+#define SDIO_SLC1_WR_RETRY_MASK_EN_V  0x00000001U
+#define SDIO_SLC1_WR_RETRY_MASK_EN_S  19
+/** SDIO_SLC1_TX_LOOP_TEST : R/W; bitpos: [20]; default: 1;
+ *  owner control when slc1 writes back tx descriptor: 0- cpu is owner, 1-dma is owner.
+ */
+#define SDIO_SLC1_TX_LOOP_TEST    (BIT(20))
+#define SDIO_SLC1_TX_LOOP_TEST_M  (SDIO_SLC1_TX_LOOP_TEST_V << SDIO_SLC1_TX_LOOP_TEST_S)
+#define SDIO_SLC1_TX_LOOP_TEST_V  0x00000001U
+#define SDIO_SLC1_TX_LOOP_TEST_S  20
+/** SDIO_SLC1_RX_LOOP_TEST : R/W; bitpos: [21]; default: 1;
+ *  owner control when slc1 writes back rx descriptor: 0- cpu is owner, 1-dma is owner.
+ */
+#define SDIO_SLC1_RX_LOOP_TEST    (BIT(21))
+#define SDIO_SLC1_RX_LOOP_TEST_M  (SDIO_SLC1_RX_LOOP_TEST_V << SDIO_SLC1_RX_LOOP_TEST_S)
+#define SDIO_SLC1_RX_LOOP_TEST_V  0x00000001U
+#define SDIO_SLC1_RX_LOOP_TEST_S  21
+/** SDIO_SLC1_RX_AUTO_WRBACK : R/W; bitpos: [22]; default: 0;
+ *  Set 1 to enable change the owner bit of rx link descriptor
+ */
+#define SDIO_SLC1_RX_AUTO_WRBACK    (BIT(22))
+#define SDIO_SLC1_RX_AUTO_WRBACK_M  (SDIO_SLC1_RX_AUTO_WRBACK_V << SDIO_SLC1_RX_AUTO_WRBACK_S)
+#define SDIO_SLC1_RX_AUTO_WRBACK_V  0x00000001U
+#define SDIO_SLC1_RX_AUTO_WRBACK_S  22
+/** SDIO_SLC1_RX_NO_RESTART_CLR : R/W; bitpos: [23]; default: 0;
+ *  ******* Description ***********
+ */
+#define SDIO_SLC1_RX_NO_RESTART_CLR    (BIT(23))
+#define SDIO_SLC1_RX_NO_RESTART_CLR_M  (SDIO_SLC1_RX_NO_RESTART_CLR_V << SDIO_SLC1_RX_NO_RESTART_CLR_S)
+#define SDIO_SLC1_RX_NO_RESTART_CLR_V  0x00000001U
+#define SDIO_SLC1_RX_NO_RESTART_CLR_S  23
+/** SDIO_SLC1_RXDSCR_BURST_EN : R/W; bitpos: [24]; default: 1;
+ *  0- AHB burst type is single when slave read rx-descriptor from memory through
+ *  slc1,1-AHB burst type is not single when slave read rx-descriptor from memory
+ *  through slc1
+ */
+#define SDIO_SLC1_RXDSCR_BURST_EN    (BIT(24))
+#define SDIO_SLC1_RXDSCR_BURST_EN_M  (SDIO_SLC1_RXDSCR_BURST_EN_V << SDIO_SLC1_RXDSCR_BURST_EN_S)
+#define SDIO_SLC1_RXDSCR_BURST_EN_V  0x00000001U
+#define SDIO_SLC1_RXDSCR_BURST_EN_S  24
+/** SDIO_SLC1_RXDATA_BURST_EN : R/W; bitpos: [25]; default: 1;
+ *  0- AHB burst type is single when slave receives data from memory,1-AHB burst type
+ *  is not single when slave receives data from memory
+ */
+#define SDIO_SLC1_RXDATA_BURST_EN    (BIT(25))
+#define SDIO_SLC1_RXDATA_BURST_EN_M  (SDIO_SLC1_RXDATA_BURST_EN_V << SDIO_SLC1_RXDATA_BURST_EN_S)
+#define SDIO_SLC1_RXDATA_BURST_EN_V  0x00000001U
+#define SDIO_SLC1_RXDATA_BURST_EN_S  25
+/** SDIO_SLC1_RXLINK_AUTO_RET : R/W; bitpos: [26]; default: 1;
+ *  enable the function that when host reading packet retries, slc1 will automatically
+ *  jump to the start descriptor of the previous packet.
+ */
+#define SDIO_SLC1_RXLINK_AUTO_RET    (BIT(26))
+#define SDIO_SLC1_RXLINK_AUTO_RET_M  (SDIO_SLC1_RXLINK_AUTO_RET_V << SDIO_SLC1_RXLINK_AUTO_RET_S)
+#define SDIO_SLC1_RXLINK_AUTO_RET_V  0x00000001U
+#define SDIO_SLC1_RXLINK_AUTO_RET_S  26
+/** SDIO_SLC1_TXLINK_AUTO_RET : R/W; bitpos: [27]; default: 1;
+ *  enable the function that when host sending packet retries, slc1 will automatically
+ *  jump to the start descriptor of the previous packet.
+ */
+#define SDIO_SLC1_TXLINK_AUTO_RET    (BIT(27))
+#define SDIO_SLC1_TXLINK_AUTO_RET_M  (SDIO_SLC1_TXLINK_AUTO_RET_V << SDIO_SLC1_TXLINK_AUTO_RET_S)
+#define SDIO_SLC1_TXLINK_AUTO_RET_V  0x00000001U
+#define SDIO_SLC1_TXLINK_AUTO_RET_S  27
+/** SDIO_SLC1_TXDSCR_BURST_EN : R/W; bitpos: [28]; default: 1;
+ *  0- AHB burst type is single when slave read tx-descriptor from memory through
+ *  slc1,1-AHB burst type is not single when slave read tx-descriptor from memory
+ *  through slc1
+ */
+#define SDIO_SLC1_TXDSCR_BURST_EN    (BIT(28))
+#define SDIO_SLC1_TXDSCR_BURST_EN_M  (SDIO_SLC1_TXDSCR_BURST_EN_V << SDIO_SLC1_TXDSCR_BURST_EN_S)
+#define SDIO_SLC1_TXDSCR_BURST_EN_V  0x00000001U
+#define SDIO_SLC1_TXDSCR_BURST_EN_S  28
+/** SDIO_SLC1_TXDATA_BURST_EN : R/W; bitpos: [29]; default: 1;
+ *  0- AHB burst type is single when slave send data to memory,1-AHB burst type is not
+ *  single when slave send data to memory
+ */
+#define SDIO_SLC1_TXDATA_BURST_EN    (BIT(29))
+#define SDIO_SLC1_TXDATA_BURST_EN_M  (SDIO_SLC1_TXDATA_BURST_EN_V << SDIO_SLC1_TXDATA_BURST_EN_S)
+#define SDIO_SLC1_TXDATA_BURST_EN_V  0x00000001U
+#define SDIO_SLC1_TXDATA_BURST_EN_S  29
+/** SDIO_SLC1_TOKEN_AUTO_CLR : R/W; bitpos: [30]; default: 1;
+ *  auto clear slc1_token1 enable
+ */
+#define SDIO_SLC1_TOKEN_AUTO_CLR    (BIT(30))
+#define SDIO_SLC1_TOKEN_AUTO_CLR_M  (SDIO_SLC1_TOKEN_AUTO_CLR_V << SDIO_SLC1_TOKEN_AUTO_CLR_S)
+#define SDIO_SLC1_TOKEN_AUTO_CLR_V  0x00000001U
+#define SDIO_SLC1_TOKEN_AUTO_CLR_S  30
+/** SDIO_SLC1_TOKEN_SEL : R/W; bitpos: [31]; default: 1;
+ *  reserved
+ */
+#define SDIO_SLC1_TOKEN_SEL    (BIT(31))
+#define SDIO_SLC1_TOKEN_SEL_M  (SDIO_SLC1_TOKEN_SEL_V << SDIO_SLC1_TOKEN_SEL_S)
+#define SDIO_SLC1_TOKEN_SEL_V  0x00000001U
+#define SDIO_SLC1_TOKEN_SEL_S  31
+
+/** SDIO_SLC0INT_RAW_REG register
+ *  ******* Description ***********
+ */
+#define SDIO_SLC0INT_RAW_REG (DR_REG_SLC_BASE + 0x4)
+/** SDIO_SLC_FRHOST_BIT0_INT_RAW : R/WTC/SS; bitpos: [0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT0_INT_RAW    (BIT(0))
+#define SDIO_SLC_FRHOST_BIT0_INT_RAW_M  (SDIO_SLC_FRHOST_BIT0_INT_RAW_V << SDIO_SLC_FRHOST_BIT0_INT_RAW_S)
+#define SDIO_SLC_FRHOST_BIT0_INT_RAW_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT0_INT_RAW_S  0
+/** SDIO_SLC_FRHOST_BIT1_INT_RAW : R/WTC/SS; bitpos: [1]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT1_INT_RAW    (BIT(1))
+#define SDIO_SLC_FRHOST_BIT1_INT_RAW_M  (SDIO_SLC_FRHOST_BIT1_INT_RAW_V << SDIO_SLC_FRHOST_BIT1_INT_RAW_S)
+#define SDIO_SLC_FRHOST_BIT1_INT_RAW_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT1_INT_RAW_S  1
+/** SDIO_SLC_FRHOST_BIT2_INT_RAW : R/WTC/SS; bitpos: [2]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT2_INT_RAW    (BIT(2))
+#define SDIO_SLC_FRHOST_BIT2_INT_RAW_M  (SDIO_SLC_FRHOST_BIT2_INT_RAW_V << SDIO_SLC_FRHOST_BIT2_INT_RAW_S)
+#define SDIO_SLC_FRHOST_BIT2_INT_RAW_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT2_INT_RAW_S  2
+/** SDIO_SLC_FRHOST_BIT3_INT_RAW : R/WTC/SS; bitpos: [3]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT3_INT_RAW    (BIT(3))
+#define SDIO_SLC_FRHOST_BIT3_INT_RAW_M  (SDIO_SLC_FRHOST_BIT3_INT_RAW_V << SDIO_SLC_FRHOST_BIT3_INT_RAW_S)
+#define SDIO_SLC_FRHOST_BIT3_INT_RAW_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT3_INT_RAW_S  3
+/** SDIO_SLC_FRHOST_BIT4_INT_RAW : R/WTC/SS; bitpos: [4]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT4_INT_RAW    (BIT(4))
+#define SDIO_SLC_FRHOST_BIT4_INT_RAW_M  (SDIO_SLC_FRHOST_BIT4_INT_RAW_V << SDIO_SLC_FRHOST_BIT4_INT_RAW_S)
+#define SDIO_SLC_FRHOST_BIT4_INT_RAW_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT4_INT_RAW_S  4
+/** SDIO_SLC_FRHOST_BIT5_INT_RAW : R/WTC/SS; bitpos: [5]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT5_INT_RAW    (BIT(5))
+#define SDIO_SLC_FRHOST_BIT5_INT_RAW_M  (SDIO_SLC_FRHOST_BIT5_INT_RAW_V << SDIO_SLC_FRHOST_BIT5_INT_RAW_S)
+#define SDIO_SLC_FRHOST_BIT5_INT_RAW_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT5_INT_RAW_S  5
+/** SDIO_SLC_FRHOST_BIT6_INT_RAW : R/WTC/SS; bitpos: [6]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT6_INT_RAW    (BIT(6))
+#define SDIO_SLC_FRHOST_BIT6_INT_RAW_M  (SDIO_SLC_FRHOST_BIT6_INT_RAW_V << SDIO_SLC_FRHOST_BIT6_INT_RAW_S)
+#define SDIO_SLC_FRHOST_BIT6_INT_RAW_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT6_INT_RAW_S  6
+/** SDIO_SLC_FRHOST_BIT7_INT_RAW : R/WTC/SS; bitpos: [7]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT7_INT_RAW    (BIT(7))
+#define SDIO_SLC_FRHOST_BIT7_INT_RAW_M  (SDIO_SLC_FRHOST_BIT7_INT_RAW_V << SDIO_SLC_FRHOST_BIT7_INT_RAW_S)
+#define SDIO_SLC_FRHOST_BIT7_INT_RAW_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT7_INT_RAW_S  7
+/** SDIO_SLC0_RX_START_INT_RAW : R/WTC/SS; bitpos: [8]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_START_INT_RAW    (BIT(8))
+#define SDIO_SLC0_RX_START_INT_RAW_M  (SDIO_SLC0_RX_START_INT_RAW_V << SDIO_SLC0_RX_START_INT_RAW_S)
+#define SDIO_SLC0_RX_START_INT_RAW_V  0x00000001U
+#define SDIO_SLC0_RX_START_INT_RAW_S  8
+/** SDIO_SLC0_TX_START_INT_RAW : R/WTC/SS; bitpos: [9]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_START_INT_RAW    (BIT(9))
+#define SDIO_SLC0_TX_START_INT_RAW_M  (SDIO_SLC0_TX_START_INT_RAW_V << SDIO_SLC0_TX_START_INT_RAW_S)
+#define SDIO_SLC0_TX_START_INT_RAW_V  0x00000001U
+#define SDIO_SLC0_TX_START_INT_RAW_S  9
+/** SDIO_SLC0_RX_UDF_INT_RAW : R/WTC/SS; bitpos: [10]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_UDF_INT_RAW    (BIT(10))
+#define SDIO_SLC0_RX_UDF_INT_RAW_M  (SDIO_SLC0_RX_UDF_INT_RAW_V << SDIO_SLC0_RX_UDF_INT_RAW_S)
+#define SDIO_SLC0_RX_UDF_INT_RAW_V  0x00000001U
+#define SDIO_SLC0_RX_UDF_INT_RAW_S  10
+/** SDIO_SLC0_TX_OVF_INT_RAW : R/WTC/SS; bitpos: [11]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_OVF_INT_RAW    (BIT(11))
+#define SDIO_SLC0_TX_OVF_INT_RAW_M  (SDIO_SLC0_TX_OVF_INT_RAW_V << SDIO_SLC0_TX_OVF_INT_RAW_S)
+#define SDIO_SLC0_TX_OVF_INT_RAW_V  0x00000001U
+#define SDIO_SLC0_TX_OVF_INT_RAW_S  11
+/** SDIO_SLC0_TOKEN0_1TO0_INT_RAW : R/WTC/SS; bitpos: [12]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TOKEN0_1TO0_INT_RAW    (BIT(12))
+#define SDIO_SLC0_TOKEN0_1TO0_INT_RAW_M  (SDIO_SLC0_TOKEN0_1TO0_INT_RAW_V << SDIO_SLC0_TOKEN0_1TO0_INT_RAW_S)
+#define SDIO_SLC0_TOKEN0_1TO0_INT_RAW_V  0x00000001U
+#define SDIO_SLC0_TOKEN0_1TO0_INT_RAW_S  12
+/** SDIO_SLC0_TOKEN1_1TO0_INT_RAW : R/WTC/SS; bitpos: [13]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TOKEN1_1TO0_INT_RAW    (BIT(13))
+#define SDIO_SLC0_TOKEN1_1TO0_INT_RAW_M  (SDIO_SLC0_TOKEN1_1TO0_INT_RAW_V << SDIO_SLC0_TOKEN1_1TO0_INT_RAW_S)
+#define SDIO_SLC0_TOKEN1_1TO0_INT_RAW_V  0x00000001U
+#define SDIO_SLC0_TOKEN1_1TO0_INT_RAW_S  13
+/** SDIO_SLC0_TX_DONE_INT_RAW : R/WTC/SS; bitpos: [14]; default: 0;
+ *  The raw interrupt bit of slc0 finishing receiving data to one buffer
+ */
+#define SDIO_SLC0_TX_DONE_INT_RAW    (BIT(14))
+#define SDIO_SLC0_TX_DONE_INT_RAW_M  (SDIO_SLC0_TX_DONE_INT_RAW_V << SDIO_SLC0_TX_DONE_INT_RAW_S)
+#define SDIO_SLC0_TX_DONE_INT_RAW_V  0x00000001U
+#define SDIO_SLC0_TX_DONE_INT_RAW_S  14
+/** SDIO_SLC0_TX_SUC_EOF_INT_RAW : R/WTC/SS; bitpos: [15]; default: 0;
+ *  The raw interrupt bit of slc0 finishing receiving data
+ */
+#define SDIO_SLC0_TX_SUC_EOF_INT_RAW    (BIT(15))
+#define SDIO_SLC0_TX_SUC_EOF_INT_RAW_M  (SDIO_SLC0_TX_SUC_EOF_INT_RAW_V << SDIO_SLC0_TX_SUC_EOF_INT_RAW_S)
+#define SDIO_SLC0_TX_SUC_EOF_INT_RAW_V  0x00000001U
+#define SDIO_SLC0_TX_SUC_EOF_INT_RAW_S  15
+/** SDIO_SLC0_RX_DONE_INT_RAW : R/WTC/SS; bitpos: [16]; default: 0;
+ *  The raw interrupt bit of slc0 finishing sending data from one buffer
+ */
+#define SDIO_SLC0_RX_DONE_INT_RAW    (BIT(16))
+#define SDIO_SLC0_RX_DONE_INT_RAW_M  (SDIO_SLC0_RX_DONE_INT_RAW_V << SDIO_SLC0_RX_DONE_INT_RAW_S)
+#define SDIO_SLC0_RX_DONE_INT_RAW_V  0x00000001U
+#define SDIO_SLC0_RX_DONE_INT_RAW_S  16
+/** SDIO_SLC0_RX_EOF_INT_RAW : R/WTC/SS; bitpos: [17]; default: 0;
+ *  The raw interrupt bit of slc0 finishing sending data
+ */
+#define SDIO_SLC0_RX_EOF_INT_RAW    (BIT(17))
+#define SDIO_SLC0_RX_EOF_INT_RAW_M  (SDIO_SLC0_RX_EOF_INT_RAW_V << SDIO_SLC0_RX_EOF_INT_RAW_S)
+#define SDIO_SLC0_RX_EOF_INT_RAW_V  0x00000001U
+#define SDIO_SLC0_RX_EOF_INT_RAW_S  17
+/** SDIO_SLC0_TOHOST_INT_RAW : R/WTC/SS; bitpos: [18]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TOHOST_INT_RAW    (BIT(18))
+#define SDIO_SLC0_TOHOST_INT_RAW_M  (SDIO_SLC0_TOHOST_INT_RAW_V << SDIO_SLC0_TOHOST_INT_RAW_S)
+#define SDIO_SLC0_TOHOST_INT_RAW_V  0x00000001U
+#define SDIO_SLC0_TOHOST_INT_RAW_S  18
+/** SDIO_SLC0_TX_DSCR_ERR_INT_RAW : R/WTC/SS; bitpos: [19]; default: 0;
+ *  The raw interrupt bit of slc0 tx link descriptor error
+ */
+#define SDIO_SLC0_TX_DSCR_ERR_INT_RAW    (BIT(19))
+#define SDIO_SLC0_TX_DSCR_ERR_INT_RAW_M  (SDIO_SLC0_TX_DSCR_ERR_INT_RAW_V << SDIO_SLC0_TX_DSCR_ERR_INT_RAW_S)
+#define SDIO_SLC0_TX_DSCR_ERR_INT_RAW_V  0x00000001U
+#define SDIO_SLC0_TX_DSCR_ERR_INT_RAW_S  19
+/** SDIO_SLC0_RX_DSCR_ERR_INT_RAW : R/WTC/SS; bitpos: [20]; default: 0;
+ *  The raw interrupt bit of slc0 rx link descriptor error
+ */
+#define SDIO_SLC0_RX_DSCR_ERR_INT_RAW    (BIT(20))
+#define SDIO_SLC0_RX_DSCR_ERR_INT_RAW_M  (SDIO_SLC0_RX_DSCR_ERR_INT_RAW_V << SDIO_SLC0_RX_DSCR_ERR_INT_RAW_S)
+#define SDIO_SLC0_RX_DSCR_ERR_INT_RAW_V  0x00000001U
+#define SDIO_SLC0_RX_DSCR_ERR_INT_RAW_S  20
+/** SDIO_SLC0_TX_DSCR_EMPTY_INT_RAW : R/WTC/SS; bitpos: [21]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_DSCR_EMPTY_INT_RAW    (BIT(21))
+#define SDIO_SLC0_TX_DSCR_EMPTY_INT_RAW_M  (SDIO_SLC0_TX_DSCR_EMPTY_INT_RAW_V << SDIO_SLC0_TX_DSCR_EMPTY_INT_RAW_S)
+#define SDIO_SLC0_TX_DSCR_EMPTY_INT_RAW_V  0x00000001U
+#define SDIO_SLC0_TX_DSCR_EMPTY_INT_RAW_S  21
+/** SDIO_SLC0_HOST_RD_ACK_INT_RAW : R/WTC/SS; bitpos: [22]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_HOST_RD_ACK_INT_RAW    (BIT(22))
+#define SDIO_SLC0_HOST_RD_ACK_INT_RAW_M  (SDIO_SLC0_HOST_RD_ACK_INT_RAW_V << SDIO_SLC0_HOST_RD_ACK_INT_RAW_S)
+#define SDIO_SLC0_HOST_RD_ACK_INT_RAW_V  0x00000001U
+#define SDIO_SLC0_HOST_RD_ACK_INT_RAW_S  22
+/** SDIO_SLC0_WR_RETRY_DONE_INT_RAW : R/WTC/SS; bitpos: [23]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_WR_RETRY_DONE_INT_RAW    (BIT(23))
+#define SDIO_SLC0_WR_RETRY_DONE_INT_RAW_M  (SDIO_SLC0_WR_RETRY_DONE_INT_RAW_V << SDIO_SLC0_WR_RETRY_DONE_INT_RAW_S)
+#define SDIO_SLC0_WR_RETRY_DONE_INT_RAW_V  0x00000001U
+#define SDIO_SLC0_WR_RETRY_DONE_INT_RAW_S  23
+/** SDIO_SLC0_TX_ERR_EOF_INT_RAW : R/WTC/SS; bitpos: [24]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_ERR_EOF_INT_RAW    (BIT(24))
+#define SDIO_SLC0_TX_ERR_EOF_INT_RAW_M  (SDIO_SLC0_TX_ERR_EOF_INT_RAW_V << SDIO_SLC0_TX_ERR_EOF_INT_RAW_S)
+#define SDIO_SLC0_TX_ERR_EOF_INT_RAW_V  0x00000001U
+#define SDIO_SLC0_TX_ERR_EOF_INT_RAW_S  24
+/** SDIO_CMD_DTC_INT_RAW : R/WTC/SS; bitpos: [25]; default: 0;
+ *  reserved
+ */
+#define SDIO_CMD_DTC_INT_RAW    (BIT(25))
+#define SDIO_CMD_DTC_INT_RAW_M  (SDIO_CMD_DTC_INT_RAW_V << SDIO_CMD_DTC_INT_RAW_S)
+#define SDIO_CMD_DTC_INT_RAW_V  0x00000001U
+#define SDIO_CMD_DTC_INT_RAW_S  25
+/** SDIO_SLC0_RX_QUICK_EOF_INT_RAW : R/WTC/SS; bitpos: [26]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_QUICK_EOF_INT_RAW    (BIT(26))
+#define SDIO_SLC0_RX_QUICK_EOF_INT_RAW_M  (SDIO_SLC0_RX_QUICK_EOF_INT_RAW_V << SDIO_SLC0_RX_QUICK_EOF_INT_RAW_S)
+#define SDIO_SLC0_RX_QUICK_EOF_INT_RAW_V  0x00000001U
+#define SDIO_SLC0_RX_QUICK_EOF_INT_RAW_S  26
+/** SDIO_SLC0_HOST_POP_EOF_ERR_INT_RAW : R/WTC/SS; bitpos: [27]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_HOST_POP_EOF_ERR_INT_RAW    (BIT(27))
+#define SDIO_SLC0_HOST_POP_EOF_ERR_INT_RAW_M  (SDIO_SLC0_HOST_POP_EOF_ERR_INT_RAW_V << SDIO_SLC0_HOST_POP_EOF_ERR_INT_RAW_S)
+#define SDIO_SLC0_HOST_POP_EOF_ERR_INT_RAW_V  0x00000001U
+#define SDIO_SLC0_HOST_POP_EOF_ERR_INT_RAW_S  27
+/** SDIO_HDA_RECV_DONE_INT_RAW : R/WTC/SS; bitpos: [28]; default: 0;
+ *  reserved
+ */
+#define SDIO_HDA_RECV_DONE_INT_RAW    (BIT(28))
+#define SDIO_HDA_RECV_DONE_INT_RAW_M  (SDIO_HDA_RECV_DONE_INT_RAW_V << SDIO_HDA_RECV_DONE_INT_RAW_S)
+#define SDIO_HDA_RECV_DONE_INT_RAW_V  0x00000001U
+#define SDIO_HDA_RECV_DONE_INT_RAW_S  28
+
+/** SDIO_SLC0INT_ST_REG register
+ *  ******* Description ***********
+ */
+#define SDIO_SLC0INT_ST_REG (DR_REG_SLC_BASE + 0x8)
+/** SDIO_SLC_FRHOST_BIT0_INT_ST : RO; bitpos: [0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT0_INT_ST    (BIT(0))
+#define SDIO_SLC_FRHOST_BIT0_INT_ST_M  (SDIO_SLC_FRHOST_BIT0_INT_ST_V << SDIO_SLC_FRHOST_BIT0_INT_ST_S)
+#define SDIO_SLC_FRHOST_BIT0_INT_ST_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT0_INT_ST_S  0
+/** SDIO_SLC_FRHOST_BIT1_INT_ST : RO; bitpos: [1]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT1_INT_ST    (BIT(1))
+#define SDIO_SLC_FRHOST_BIT1_INT_ST_M  (SDIO_SLC_FRHOST_BIT1_INT_ST_V << SDIO_SLC_FRHOST_BIT1_INT_ST_S)
+#define SDIO_SLC_FRHOST_BIT1_INT_ST_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT1_INT_ST_S  1
+/** SDIO_SLC_FRHOST_BIT2_INT_ST : RO; bitpos: [2]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT2_INT_ST    (BIT(2))
+#define SDIO_SLC_FRHOST_BIT2_INT_ST_M  (SDIO_SLC_FRHOST_BIT2_INT_ST_V << SDIO_SLC_FRHOST_BIT2_INT_ST_S)
+#define SDIO_SLC_FRHOST_BIT2_INT_ST_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT2_INT_ST_S  2
+/** SDIO_SLC_FRHOST_BIT3_INT_ST : RO; bitpos: [3]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT3_INT_ST    (BIT(3))
+#define SDIO_SLC_FRHOST_BIT3_INT_ST_M  (SDIO_SLC_FRHOST_BIT3_INT_ST_V << SDIO_SLC_FRHOST_BIT3_INT_ST_S)
+#define SDIO_SLC_FRHOST_BIT3_INT_ST_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT3_INT_ST_S  3
+/** SDIO_SLC_FRHOST_BIT4_INT_ST : RO; bitpos: [4]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT4_INT_ST    (BIT(4))
+#define SDIO_SLC_FRHOST_BIT4_INT_ST_M  (SDIO_SLC_FRHOST_BIT4_INT_ST_V << SDIO_SLC_FRHOST_BIT4_INT_ST_S)
+#define SDIO_SLC_FRHOST_BIT4_INT_ST_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT4_INT_ST_S  4
+/** SDIO_SLC_FRHOST_BIT5_INT_ST : RO; bitpos: [5]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT5_INT_ST    (BIT(5))
+#define SDIO_SLC_FRHOST_BIT5_INT_ST_M  (SDIO_SLC_FRHOST_BIT5_INT_ST_V << SDIO_SLC_FRHOST_BIT5_INT_ST_S)
+#define SDIO_SLC_FRHOST_BIT5_INT_ST_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT5_INT_ST_S  5
+/** SDIO_SLC_FRHOST_BIT6_INT_ST : RO; bitpos: [6]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT6_INT_ST    (BIT(6))
+#define SDIO_SLC_FRHOST_BIT6_INT_ST_M  (SDIO_SLC_FRHOST_BIT6_INT_ST_V << SDIO_SLC_FRHOST_BIT6_INT_ST_S)
+#define SDIO_SLC_FRHOST_BIT6_INT_ST_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT6_INT_ST_S  6
+/** SDIO_SLC_FRHOST_BIT7_INT_ST : RO; bitpos: [7]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT7_INT_ST    (BIT(7))
+#define SDIO_SLC_FRHOST_BIT7_INT_ST_M  (SDIO_SLC_FRHOST_BIT7_INT_ST_V << SDIO_SLC_FRHOST_BIT7_INT_ST_S)
+#define SDIO_SLC_FRHOST_BIT7_INT_ST_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT7_INT_ST_S  7
+/** SDIO_SLC0_RX_START_INT_ST : RO; bitpos: [8]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_START_INT_ST    (BIT(8))
+#define SDIO_SLC0_RX_START_INT_ST_M  (SDIO_SLC0_RX_START_INT_ST_V << SDIO_SLC0_RX_START_INT_ST_S)
+#define SDIO_SLC0_RX_START_INT_ST_V  0x00000001U
+#define SDIO_SLC0_RX_START_INT_ST_S  8
+/** SDIO_SLC0_TX_START_INT_ST : RO; bitpos: [9]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_START_INT_ST    (BIT(9))
+#define SDIO_SLC0_TX_START_INT_ST_M  (SDIO_SLC0_TX_START_INT_ST_V << SDIO_SLC0_TX_START_INT_ST_S)
+#define SDIO_SLC0_TX_START_INT_ST_V  0x00000001U
+#define SDIO_SLC0_TX_START_INT_ST_S  9
+/** SDIO_SLC0_RX_UDF_INT_ST : RO; bitpos: [10]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_UDF_INT_ST    (BIT(10))
+#define SDIO_SLC0_RX_UDF_INT_ST_M  (SDIO_SLC0_RX_UDF_INT_ST_V << SDIO_SLC0_RX_UDF_INT_ST_S)
+#define SDIO_SLC0_RX_UDF_INT_ST_V  0x00000001U
+#define SDIO_SLC0_RX_UDF_INT_ST_S  10
+/** SDIO_SLC0_TX_OVF_INT_ST : RO; bitpos: [11]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_OVF_INT_ST    (BIT(11))
+#define SDIO_SLC0_TX_OVF_INT_ST_M  (SDIO_SLC0_TX_OVF_INT_ST_V << SDIO_SLC0_TX_OVF_INT_ST_S)
+#define SDIO_SLC0_TX_OVF_INT_ST_V  0x00000001U
+#define SDIO_SLC0_TX_OVF_INT_ST_S  11
+/** SDIO_SLC0_TOKEN0_1TO0_INT_ST : RO; bitpos: [12]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TOKEN0_1TO0_INT_ST    (BIT(12))
+#define SDIO_SLC0_TOKEN0_1TO0_INT_ST_M  (SDIO_SLC0_TOKEN0_1TO0_INT_ST_V << SDIO_SLC0_TOKEN0_1TO0_INT_ST_S)
+#define SDIO_SLC0_TOKEN0_1TO0_INT_ST_V  0x00000001U
+#define SDIO_SLC0_TOKEN0_1TO0_INT_ST_S  12
+/** SDIO_SLC0_TOKEN1_1TO0_INT_ST : RO; bitpos: [13]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TOKEN1_1TO0_INT_ST    (BIT(13))
+#define SDIO_SLC0_TOKEN1_1TO0_INT_ST_M  (SDIO_SLC0_TOKEN1_1TO0_INT_ST_V << SDIO_SLC0_TOKEN1_1TO0_INT_ST_S)
+#define SDIO_SLC0_TOKEN1_1TO0_INT_ST_V  0x00000001U
+#define SDIO_SLC0_TOKEN1_1TO0_INT_ST_S  13
+/** SDIO_SLC0_TX_DONE_INT_ST : RO; bitpos: [14]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_DONE_INT_ST    (BIT(14))
+#define SDIO_SLC0_TX_DONE_INT_ST_M  (SDIO_SLC0_TX_DONE_INT_ST_V << SDIO_SLC0_TX_DONE_INT_ST_S)
+#define SDIO_SLC0_TX_DONE_INT_ST_V  0x00000001U
+#define SDIO_SLC0_TX_DONE_INT_ST_S  14
+/** SDIO_SLC0_TX_SUC_EOF_INT_ST : RO; bitpos: [15]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_SUC_EOF_INT_ST    (BIT(15))
+#define SDIO_SLC0_TX_SUC_EOF_INT_ST_M  (SDIO_SLC0_TX_SUC_EOF_INT_ST_V << SDIO_SLC0_TX_SUC_EOF_INT_ST_S)
+#define SDIO_SLC0_TX_SUC_EOF_INT_ST_V  0x00000001U
+#define SDIO_SLC0_TX_SUC_EOF_INT_ST_S  15
+/** SDIO_SLC0_RX_DONE_INT_ST : RO; bitpos: [16]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_DONE_INT_ST    (BIT(16))
+#define SDIO_SLC0_RX_DONE_INT_ST_M  (SDIO_SLC0_RX_DONE_INT_ST_V << SDIO_SLC0_RX_DONE_INT_ST_S)
+#define SDIO_SLC0_RX_DONE_INT_ST_V  0x00000001U
+#define SDIO_SLC0_RX_DONE_INT_ST_S  16
+/** SDIO_SLC0_RX_EOF_INT_ST : RO; bitpos: [17]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_EOF_INT_ST    (BIT(17))
+#define SDIO_SLC0_RX_EOF_INT_ST_M  (SDIO_SLC0_RX_EOF_INT_ST_V << SDIO_SLC0_RX_EOF_INT_ST_S)
+#define SDIO_SLC0_RX_EOF_INT_ST_V  0x00000001U
+#define SDIO_SLC0_RX_EOF_INT_ST_S  17
+/** SDIO_SLC0_TOHOST_INT_ST : RO; bitpos: [18]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TOHOST_INT_ST    (BIT(18))
+#define SDIO_SLC0_TOHOST_INT_ST_M  (SDIO_SLC0_TOHOST_INT_ST_V << SDIO_SLC0_TOHOST_INT_ST_S)
+#define SDIO_SLC0_TOHOST_INT_ST_V  0x00000001U
+#define SDIO_SLC0_TOHOST_INT_ST_S  18
+/** SDIO_SLC0_TX_DSCR_ERR_INT_ST : RO; bitpos: [19]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_DSCR_ERR_INT_ST    (BIT(19))
+#define SDIO_SLC0_TX_DSCR_ERR_INT_ST_M  (SDIO_SLC0_TX_DSCR_ERR_INT_ST_V << SDIO_SLC0_TX_DSCR_ERR_INT_ST_S)
+#define SDIO_SLC0_TX_DSCR_ERR_INT_ST_V  0x00000001U
+#define SDIO_SLC0_TX_DSCR_ERR_INT_ST_S  19
+/** SDIO_SLC0_RX_DSCR_ERR_INT_ST : RO; bitpos: [20]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_DSCR_ERR_INT_ST    (BIT(20))
+#define SDIO_SLC0_RX_DSCR_ERR_INT_ST_M  (SDIO_SLC0_RX_DSCR_ERR_INT_ST_V << SDIO_SLC0_RX_DSCR_ERR_INT_ST_S)
+#define SDIO_SLC0_RX_DSCR_ERR_INT_ST_V  0x00000001U
+#define SDIO_SLC0_RX_DSCR_ERR_INT_ST_S  20
+/** SDIO_SLC0_TX_DSCR_EMPTY_INT_ST : RO; bitpos: [21]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_DSCR_EMPTY_INT_ST    (BIT(21))
+#define SDIO_SLC0_TX_DSCR_EMPTY_INT_ST_M  (SDIO_SLC0_TX_DSCR_EMPTY_INT_ST_V << SDIO_SLC0_TX_DSCR_EMPTY_INT_ST_S)
+#define SDIO_SLC0_TX_DSCR_EMPTY_INT_ST_V  0x00000001U
+#define SDIO_SLC0_TX_DSCR_EMPTY_INT_ST_S  21
+/** SDIO_SLC0_HOST_RD_ACK_INT_ST : RO; bitpos: [22]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_HOST_RD_ACK_INT_ST    (BIT(22))
+#define SDIO_SLC0_HOST_RD_ACK_INT_ST_M  (SDIO_SLC0_HOST_RD_ACK_INT_ST_V << SDIO_SLC0_HOST_RD_ACK_INT_ST_S)
+#define SDIO_SLC0_HOST_RD_ACK_INT_ST_V  0x00000001U
+#define SDIO_SLC0_HOST_RD_ACK_INT_ST_S  22
+/** SDIO_SLC0_WR_RETRY_DONE_INT_ST : RO; bitpos: [23]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_WR_RETRY_DONE_INT_ST    (BIT(23))
+#define SDIO_SLC0_WR_RETRY_DONE_INT_ST_M  (SDIO_SLC0_WR_RETRY_DONE_INT_ST_V << SDIO_SLC0_WR_RETRY_DONE_INT_ST_S)
+#define SDIO_SLC0_WR_RETRY_DONE_INT_ST_V  0x00000001U
+#define SDIO_SLC0_WR_RETRY_DONE_INT_ST_S  23
+/** SDIO_SLC0_TX_ERR_EOF_INT_ST : RO; bitpos: [24]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_ERR_EOF_INT_ST    (BIT(24))
+#define SDIO_SLC0_TX_ERR_EOF_INT_ST_M  (SDIO_SLC0_TX_ERR_EOF_INT_ST_V << SDIO_SLC0_TX_ERR_EOF_INT_ST_S)
+#define SDIO_SLC0_TX_ERR_EOF_INT_ST_V  0x00000001U
+#define SDIO_SLC0_TX_ERR_EOF_INT_ST_S  24
+/** SDIO_CMD_DTC_INT_ST : RO; bitpos: [25]; default: 0;
+ *  reserved
+ */
+#define SDIO_CMD_DTC_INT_ST    (BIT(25))
+#define SDIO_CMD_DTC_INT_ST_M  (SDIO_CMD_DTC_INT_ST_V << SDIO_CMD_DTC_INT_ST_S)
+#define SDIO_CMD_DTC_INT_ST_V  0x00000001U
+#define SDIO_CMD_DTC_INT_ST_S  25
+/** SDIO_SLC0_RX_QUICK_EOF_INT_ST : RO; bitpos: [26]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_QUICK_EOF_INT_ST    (BIT(26))
+#define SDIO_SLC0_RX_QUICK_EOF_INT_ST_M  (SDIO_SLC0_RX_QUICK_EOF_INT_ST_V << SDIO_SLC0_RX_QUICK_EOF_INT_ST_S)
+#define SDIO_SLC0_RX_QUICK_EOF_INT_ST_V  0x00000001U
+#define SDIO_SLC0_RX_QUICK_EOF_INT_ST_S  26
+/** SDIO_SLC0_HOST_POP_EOF_ERR_INT_ST : RO; bitpos: [27]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_HOST_POP_EOF_ERR_INT_ST    (BIT(27))
+#define SDIO_SLC0_HOST_POP_EOF_ERR_INT_ST_M  (SDIO_SLC0_HOST_POP_EOF_ERR_INT_ST_V << SDIO_SLC0_HOST_POP_EOF_ERR_INT_ST_S)
+#define SDIO_SLC0_HOST_POP_EOF_ERR_INT_ST_V  0x00000001U
+#define SDIO_SLC0_HOST_POP_EOF_ERR_INT_ST_S  27
+/** SDIO_HDA_RECV_DONE_INT_ST : RO; bitpos: [28]; default: 0;
+ *  reserved
+ */
+#define SDIO_HDA_RECV_DONE_INT_ST    (BIT(28))
+#define SDIO_HDA_RECV_DONE_INT_ST_M  (SDIO_HDA_RECV_DONE_INT_ST_V << SDIO_HDA_RECV_DONE_INT_ST_S)
+#define SDIO_HDA_RECV_DONE_INT_ST_V  0x00000001U
+#define SDIO_HDA_RECV_DONE_INT_ST_S  28
+
+/** SDIO_SLC0INT_ENA_REG register
+ *  ******* Description ***********
+ */
+#define SDIO_SLC0INT_ENA_REG (DR_REG_SLC_BASE + 0xc)
+/** SDIO_SLC_FRHOST_BIT0_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT0_INT_ENA    (BIT(0))
+#define SDIO_SLC_FRHOST_BIT0_INT_ENA_M  (SDIO_SLC_FRHOST_BIT0_INT_ENA_V << SDIO_SLC_FRHOST_BIT0_INT_ENA_S)
+#define SDIO_SLC_FRHOST_BIT0_INT_ENA_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT0_INT_ENA_S  0
+/** SDIO_SLC_FRHOST_BIT1_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT1_INT_ENA    (BIT(1))
+#define SDIO_SLC_FRHOST_BIT1_INT_ENA_M  (SDIO_SLC_FRHOST_BIT1_INT_ENA_V << SDIO_SLC_FRHOST_BIT1_INT_ENA_S)
+#define SDIO_SLC_FRHOST_BIT1_INT_ENA_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT1_INT_ENA_S  1
+/** SDIO_SLC_FRHOST_BIT2_INT_ENA : R/W; bitpos: [2]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT2_INT_ENA    (BIT(2))
+#define SDIO_SLC_FRHOST_BIT2_INT_ENA_M  (SDIO_SLC_FRHOST_BIT2_INT_ENA_V << SDIO_SLC_FRHOST_BIT2_INT_ENA_S)
+#define SDIO_SLC_FRHOST_BIT2_INT_ENA_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT2_INT_ENA_S  2
+/** SDIO_SLC_FRHOST_BIT3_INT_ENA : R/W; bitpos: [3]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT3_INT_ENA    (BIT(3))
+#define SDIO_SLC_FRHOST_BIT3_INT_ENA_M  (SDIO_SLC_FRHOST_BIT3_INT_ENA_V << SDIO_SLC_FRHOST_BIT3_INT_ENA_S)
+#define SDIO_SLC_FRHOST_BIT3_INT_ENA_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT3_INT_ENA_S  3
+/** SDIO_SLC_FRHOST_BIT4_INT_ENA : R/W; bitpos: [4]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT4_INT_ENA    (BIT(4))
+#define SDIO_SLC_FRHOST_BIT4_INT_ENA_M  (SDIO_SLC_FRHOST_BIT4_INT_ENA_V << SDIO_SLC_FRHOST_BIT4_INT_ENA_S)
+#define SDIO_SLC_FRHOST_BIT4_INT_ENA_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT4_INT_ENA_S  4
+/** SDIO_SLC_FRHOST_BIT5_INT_ENA : R/W; bitpos: [5]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT5_INT_ENA    (BIT(5))
+#define SDIO_SLC_FRHOST_BIT5_INT_ENA_M  (SDIO_SLC_FRHOST_BIT5_INT_ENA_V << SDIO_SLC_FRHOST_BIT5_INT_ENA_S)
+#define SDIO_SLC_FRHOST_BIT5_INT_ENA_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT5_INT_ENA_S  5
+/** SDIO_SLC_FRHOST_BIT6_INT_ENA : R/W; bitpos: [6]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT6_INT_ENA    (BIT(6))
+#define SDIO_SLC_FRHOST_BIT6_INT_ENA_M  (SDIO_SLC_FRHOST_BIT6_INT_ENA_V << SDIO_SLC_FRHOST_BIT6_INT_ENA_S)
+#define SDIO_SLC_FRHOST_BIT6_INT_ENA_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT6_INT_ENA_S  6
+/** SDIO_SLC_FRHOST_BIT7_INT_ENA : R/W; bitpos: [7]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT7_INT_ENA    (BIT(7))
+#define SDIO_SLC_FRHOST_BIT7_INT_ENA_M  (SDIO_SLC_FRHOST_BIT7_INT_ENA_V << SDIO_SLC_FRHOST_BIT7_INT_ENA_S)
+#define SDIO_SLC_FRHOST_BIT7_INT_ENA_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT7_INT_ENA_S  7
+/** SDIO_SLC0_RX_START_INT_ENA : R/W; bitpos: [8]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_START_INT_ENA    (BIT(8))
+#define SDIO_SLC0_RX_START_INT_ENA_M  (SDIO_SLC0_RX_START_INT_ENA_V << SDIO_SLC0_RX_START_INT_ENA_S)
+#define SDIO_SLC0_RX_START_INT_ENA_V  0x00000001U
+#define SDIO_SLC0_RX_START_INT_ENA_S  8
+/** SDIO_SLC0_TX_START_INT_ENA : R/W; bitpos: [9]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_START_INT_ENA    (BIT(9))
+#define SDIO_SLC0_TX_START_INT_ENA_M  (SDIO_SLC0_TX_START_INT_ENA_V << SDIO_SLC0_TX_START_INT_ENA_S)
+#define SDIO_SLC0_TX_START_INT_ENA_V  0x00000001U
+#define SDIO_SLC0_TX_START_INT_ENA_S  9
+/** SDIO_SLC0_RX_UDF_INT_ENA : R/W; bitpos: [10]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_UDF_INT_ENA    (BIT(10))
+#define SDIO_SLC0_RX_UDF_INT_ENA_M  (SDIO_SLC0_RX_UDF_INT_ENA_V << SDIO_SLC0_RX_UDF_INT_ENA_S)
+#define SDIO_SLC0_RX_UDF_INT_ENA_V  0x00000001U
+#define SDIO_SLC0_RX_UDF_INT_ENA_S  10
+/** SDIO_SLC0_TX_OVF_INT_ENA : R/W; bitpos: [11]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_OVF_INT_ENA    (BIT(11))
+#define SDIO_SLC0_TX_OVF_INT_ENA_M  (SDIO_SLC0_TX_OVF_INT_ENA_V << SDIO_SLC0_TX_OVF_INT_ENA_S)
+#define SDIO_SLC0_TX_OVF_INT_ENA_V  0x00000001U
+#define SDIO_SLC0_TX_OVF_INT_ENA_S  11
+/** SDIO_SLC0_TOKEN0_1TO0_INT_ENA : R/W; bitpos: [12]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TOKEN0_1TO0_INT_ENA    (BIT(12))
+#define SDIO_SLC0_TOKEN0_1TO0_INT_ENA_M  (SDIO_SLC0_TOKEN0_1TO0_INT_ENA_V << SDIO_SLC0_TOKEN0_1TO0_INT_ENA_S)
+#define SDIO_SLC0_TOKEN0_1TO0_INT_ENA_V  0x00000001U
+#define SDIO_SLC0_TOKEN0_1TO0_INT_ENA_S  12
+/** SDIO_SLC0_TOKEN1_1TO0_INT_ENA : R/W; bitpos: [13]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TOKEN1_1TO0_INT_ENA    (BIT(13))
+#define SDIO_SLC0_TOKEN1_1TO0_INT_ENA_M  (SDIO_SLC0_TOKEN1_1TO0_INT_ENA_V << SDIO_SLC0_TOKEN1_1TO0_INT_ENA_S)
+#define SDIO_SLC0_TOKEN1_1TO0_INT_ENA_V  0x00000001U
+#define SDIO_SLC0_TOKEN1_1TO0_INT_ENA_S  13
+/** SDIO_SLC0_TX_DONE_INT_ENA : R/W; bitpos: [14]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_DONE_INT_ENA    (BIT(14))
+#define SDIO_SLC0_TX_DONE_INT_ENA_M  (SDIO_SLC0_TX_DONE_INT_ENA_V << SDIO_SLC0_TX_DONE_INT_ENA_S)
+#define SDIO_SLC0_TX_DONE_INT_ENA_V  0x00000001U
+#define SDIO_SLC0_TX_DONE_INT_ENA_S  14
+/** SDIO_SLC0_TX_SUC_EOF_INT_ENA : R/W; bitpos: [15]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_SUC_EOF_INT_ENA    (BIT(15))
+#define SDIO_SLC0_TX_SUC_EOF_INT_ENA_M  (SDIO_SLC0_TX_SUC_EOF_INT_ENA_V << SDIO_SLC0_TX_SUC_EOF_INT_ENA_S)
+#define SDIO_SLC0_TX_SUC_EOF_INT_ENA_V  0x00000001U
+#define SDIO_SLC0_TX_SUC_EOF_INT_ENA_S  15
+/** SDIO_SLC0_RX_DONE_INT_ENA : R/W; bitpos: [16]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_DONE_INT_ENA    (BIT(16))
+#define SDIO_SLC0_RX_DONE_INT_ENA_M  (SDIO_SLC0_RX_DONE_INT_ENA_V << SDIO_SLC0_RX_DONE_INT_ENA_S)
+#define SDIO_SLC0_RX_DONE_INT_ENA_V  0x00000001U
+#define SDIO_SLC0_RX_DONE_INT_ENA_S  16
+/** SDIO_SLC0_RX_EOF_INT_ENA : R/W; bitpos: [17]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_EOF_INT_ENA    (BIT(17))
+#define SDIO_SLC0_RX_EOF_INT_ENA_M  (SDIO_SLC0_RX_EOF_INT_ENA_V << SDIO_SLC0_RX_EOF_INT_ENA_S)
+#define SDIO_SLC0_RX_EOF_INT_ENA_V  0x00000001U
+#define SDIO_SLC0_RX_EOF_INT_ENA_S  17
+/** SDIO_SLC0_TOHOST_INT_ENA : R/W; bitpos: [18]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TOHOST_INT_ENA    (BIT(18))
+#define SDIO_SLC0_TOHOST_INT_ENA_M  (SDIO_SLC0_TOHOST_INT_ENA_V << SDIO_SLC0_TOHOST_INT_ENA_S)
+#define SDIO_SLC0_TOHOST_INT_ENA_V  0x00000001U
+#define SDIO_SLC0_TOHOST_INT_ENA_S  18
+/** SDIO_SLC0_TX_DSCR_ERR_INT_ENA : R/W; bitpos: [19]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_DSCR_ERR_INT_ENA    (BIT(19))
+#define SDIO_SLC0_TX_DSCR_ERR_INT_ENA_M  (SDIO_SLC0_TX_DSCR_ERR_INT_ENA_V << SDIO_SLC0_TX_DSCR_ERR_INT_ENA_S)
+#define SDIO_SLC0_TX_DSCR_ERR_INT_ENA_V  0x00000001U
+#define SDIO_SLC0_TX_DSCR_ERR_INT_ENA_S  19
+/** SDIO_SLC0_RX_DSCR_ERR_INT_ENA : R/W; bitpos: [20]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_DSCR_ERR_INT_ENA    (BIT(20))
+#define SDIO_SLC0_RX_DSCR_ERR_INT_ENA_M  (SDIO_SLC0_RX_DSCR_ERR_INT_ENA_V << SDIO_SLC0_RX_DSCR_ERR_INT_ENA_S)
+#define SDIO_SLC0_RX_DSCR_ERR_INT_ENA_V  0x00000001U
+#define SDIO_SLC0_RX_DSCR_ERR_INT_ENA_S  20
+/** SDIO_SLC0_TX_DSCR_EMPTY_INT_ENA : R/W; bitpos: [21]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_DSCR_EMPTY_INT_ENA    (BIT(21))
+#define SDIO_SLC0_TX_DSCR_EMPTY_INT_ENA_M  (SDIO_SLC0_TX_DSCR_EMPTY_INT_ENA_V << SDIO_SLC0_TX_DSCR_EMPTY_INT_ENA_S)
+#define SDIO_SLC0_TX_DSCR_EMPTY_INT_ENA_V  0x00000001U
+#define SDIO_SLC0_TX_DSCR_EMPTY_INT_ENA_S  21
+/** SDIO_SLC0_HOST_RD_ACK_INT_ENA : R/W; bitpos: [22]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_HOST_RD_ACK_INT_ENA    (BIT(22))
+#define SDIO_SLC0_HOST_RD_ACK_INT_ENA_M  (SDIO_SLC0_HOST_RD_ACK_INT_ENA_V << SDIO_SLC0_HOST_RD_ACK_INT_ENA_S)
+#define SDIO_SLC0_HOST_RD_ACK_INT_ENA_V  0x00000001U
+#define SDIO_SLC0_HOST_RD_ACK_INT_ENA_S  22
+/** SDIO_SLC0_WR_RETRY_DONE_INT_ENA : R/W; bitpos: [23]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_WR_RETRY_DONE_INT_ENA    (BIT(23))
+#define SDIO_SLC0_WR_RETRY_DONE_INT_ENA_M  (SDIO_SLC0_WR_RETRY_DONE_INT_ENA_V << SDIO_SLC0_WR_RETRY_DONE_INT_ENA_S)
+#define SDIO_SLC0_WR_RETRY_DONE_INT_ENA_V  0x00000001U
+#define SDIO_SLC0_WR_RETRY_DONE_INT_ENA_S  23
+/** SDIO_SLC0_TX_ERR_EOF_INT_ENA : R/W; bitpos: [24]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_ERR_EOF_INT_ENA    (BIT(24))
+#define SDIO_SLC0_TX_ERR_EOF_INT_ENA_M  (SDIO_SLC0_TX_ERR_EOF_INT_ENA_V << SDIO_SLC0_TX_ERR_EOF_INT_ENA_S)
+#define SDIO_SLC0_TX_ERR_EOF_INT_ENA_V  0x00000001U
+#define SDIO_SLC0_TX_ERR_EOF_INT_ENA_S  24
+/** SDIO_CMD_DTC_INT_ENA : R/W; bitpos: [25]; default: 0;
+ *  reserved
+ */
+#define SDIO_CMD_DTC_INT_ENA    (BIT(25))
+#define SDIO_CMD_DTC_INT_ENA_M  (SDIO_CMD_DTC_INT_ENA_V << SDIO_CMD_DTC_INT_ENA_S)
+#define SDIO_CMD_DTC_INT_ENA_V  0x00000001U
+#define SDIO_CMD_DTC_INT_ENA_S  25
+/** SDIO_SLC0_RX_QUICK_EOF_INT_ENA : R/W; bitpos: [26]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_QUICK_EOF_INT_ENA    (BIT(26))
+#define SDIO_SLC0_RX_QUICK_EOF_INT_ENA_M  (SDIO_SLC0_RX_QUICK_EOF_INT_ENA_V << SDIO_SLC0_RX_QUICK_EOF_INT_ENA_S)
+#define SDIO_SLC0_RX_QUICK_EOF_INT_ENA_V  0x00000001U
+#define SDIO_SLC0_RX_QUICK_EOF_INT_ENA_S  26
+/** SDIO_SLC0_HOST_POP_EOF_ERR_INT_ENA : R/W; bitpos: [27]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_HOST_POP_EOF_ERR_INT_ENA    (BIT(27))
+#define SDIO_SLC0_HOST_POP_EOF_ERR_INT_ENA_M  (SDIO_SLC0_HOST_POP_EOF_ERR_INT_ENA_V << SDIO_SLC0_HOST_POP_EOF_ERR_INT_ENA_S)
+#define SDIO_SLC0_HOST_POP_EOF_ERR_INT_ENA_V  0x00000001U
+#define SDIO_SLC0_HOST_POP_EOF_ERR_INT_ENA_S  27
+/** SDIO_HDA_RECV_DONE_INT_ENA : R/W; bitpos: [28]; default: 0;
+ *  reserved
+ */
+#define SDIO_HDA_RECV_DONE_INT_ENA    (BIT(28))
+#define SDIO_HDA_RECV_DONE_INT_ENA_M  (SDIO_HDA_RECV_DONE_INT_ENA_V << SDIO_HDA_RECV_DONE_INT_ENA_S)
+#define SDIO_HDA_RECV_DONE_INT_ENA_V  0x00000001U
+#define SDIO_HDA_RECV_DONE_INT_ENA_S  28
+
+/** SDIO_SLC0INT_CLR_REG register
+ *  ******* Description ***********
+ */
+#define SDIO_SLC0INT_CLR_REG (DR_REG_SLC_BASE + 0x10)
+/** SDIO_SLC_FRHOST_BIT0_INT_CLR : WT; bitpos: [0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT0_INT_CLR    (BIT(0))
+#define SDIO_SLC_FRHOST_BIT0_INT_CLR_M  (SDIO_SLC_FRHOST_BIT0_INT_CLR_V << SDIO_SLC_FRHOST_BIT0_INT_CLR_S)
+#define SDIO_SLC_FRHOST_BIT0_INT_CLR_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT0_INT_CLR_S  0
+/** SDIO_SLC_FRHOST_BIT1_INT_CLR : WT; bitpos: [1]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT1_INT_CLR    (BIT(1))
+#define SDIO_SLC_FRHOST_BIT1_INT_CLR_M  (SDIO_SLC_FRHOST_BIT1_INT_CLR_V << SDIO_SLC_FRHOST_BIT1_INT_CLR_S)
+#define SDIO_SLC_FRHOST_BIT1_INT_CLR_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT1_INT_CLR_S  1
+/** SDIO_SLC_FRHOST_BIT2_INT_CLR : WT; bitpos: [2]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT2_INT_CLR    (BIT(2))
+#define SDIO_SLC_FRHOST_BIT2_INT_CLR_M  (SDIO_SLC_FRHOST_BIT2_INT_CLR_V << SDIO_SLC_FRHOST_BIT2_INT_CLR_S)
+#define SDIO_SLC_FRHOST_BIT2_INT_CLR_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT2_INT_CLR_S  2
+/** SDIO_SLC_FRHOST_BIT3_INT_CLR : WT; bitpos: [3]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT3_INT_CLR    (BIT(3))
+#define SDIO_SLC_FRHOST_BIT3_INT_CLR_M  (SDIO_SLC_FRHOST_BIT3_INT_CLR_V << SDIO_SLC_FRHOST_BIT3_INT_CLR_S)
+#define SDIO_SLC_FRHOST_BIT3_INT_CLR_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT3_INT_CLR_S  3
+/** SDIO_SLC_FRHOST_BIT4_INT_CLR : WT; bitpos: [4]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT4_INT_CLR    (BIT(4))
+#define SDIO_SLC_FRHOST_BIT4_INT_CLR_M  (SDIO_SLC_FRHOST_BIT4_INT_CLR_V << SDIO_SLC_FRHOST_BIT4_INT_CLR_S)
+#define SDIO_SLC_FRHOST_BIT4_INT_CLR_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT4_INT_CLR_S  4
+/** SDIO_SLC_FRHOST_BIT5_INT_CLR : WT; bitpos: [5]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT5_INT_CLR    (BIT(5))
+#define SDIO_SLC_FRHOST_BIT5_INT_CLR_M  (SDIO_SLC_FRHOST_BIT5_INT_CLR_V << SDIO_SLC_FRHOST_BIT5_INT_CLR_S)
+#define SDIO_SLC_FRHOST_BIT5_INT_CLR_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT5_INT_CLR_S  5
+/** SDIO_SLC_FRHOST_BIT6_INT_CLR : WT; bitpos: [6]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT6_INT_CLR    (BIT(6))
+#define SDIO_SLC_FRHOST_BIT6_INT_CLR_M  (SDIO_SLC_FRHOST_BIT6_INT_CLR_V << SDIO_SLC_FRHOST_BIT6_INT_CLR_S)
+#define SDIO_SLC_FRHOST_BIT6_INT_CLR_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT6_INT_CLR_S  6
+/** SDIO_SLC_FRHOST_BIT7_INT_CLR : WT; bitpos: [7]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT7_INT_CLR    (BIT(7))
+#define SDIO_SLC_FRHOST_BIT7_INT_CLR_M  (SDIO_SLC_FRHOST_BIT7_INT_CLR_V << SDIO_SLC_FRHOST_BIT7_INT_CLR_S)
+#define SDIO_SLC_FRHOST_BIT7_INT_CLR_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT7_INT_CLR_S  7
+/** SDIO_SLC0_RX_START_INT_CLR : WT; bitpos: [8]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_START_INT_CLR    (BIT(8))
+#define SDIO_SLC0_RX_START_INT_CLR_M  (SDIO_SLC0_RX_START_INT_CLR_V << SDIO_SLC0_RX_START_INT_CLR_S)
+#define SDIO_SLC0_RX_START_INT_CLR_V  0x00000001U
+#define SDIO_SLC0_RX_START_INT_CLR_S  8
+/** SDIO_SLC0_TX_START_INT_CLR : WT; bitpos: [9]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_START_INT_CLR    (BIT(9))
+#define SDIO_SLC0_TX_START_INT_CLR_M  (SDIO_SLC0_TX_START_INT_CLR_V << SDIO_SLC0_TX_START_INT_CLR_S)
+#define SDIO_SLC0_TX_START_INT_CLR_V  0x00000001U
+#define SDIO_SLC0_TX_START_INT_CLR_S  9
+/** SDIO_SLC0_RX_UDF_INT_CLR : WT; bitpos: [10]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_UDF_INT_CLR    (BIT(10))
+#define SDIO_SLC0_RX_UDF_INT_CLR_M  (SDIO_SLC0_RX_UDF_INT_CLR_V << SDIO_SLC0_RX_UDF_INT_CLR_S)
+#define SDIO_SLC0_RX_UDF_INT_CLR_V  0x00000001U
+#define SDIO_SLC0_RX_UDF_INT_CLR_S  10
+/** SDIO_SLC0_TX_OVF_INT_CLR : WT; bitpos: [11]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_OVF_INT_CLR    (BIT(11))
+#define SDIO_SLC0_TX_OVF_INT_CLR_M  (SDIO_SLC0_TX_OVF_INT_CLR_V << SDIO_SLC0_TX_OVF_INT_CLR_S)
+#define SDIO_SLC0_TX_OVF_INT_CLR_V  0x00000001U
+#define SDIO_SLC0_TX_OVF_INT_CLR_S  11
+/** SDIO_SLC0_TOKEN0_1TO0_INT_CLR : WT; bitpos: [12]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TOKEN0_1TO0_INT_CLR    (BIT(12))
+#define SDIO_SLC0_TOKEN0_1TO0_INT_CLR_M  (SDIO_SLC0_TOKEN0_1TO0_INT_CLR_V << SDIO_SLC0_TOKEN0_1TO0_INT_CLR_S)
+#define SDIO_SLC0_TOKEN0_1TO0_INT_CLR_V  0x00000001U
+#define SDIO_SLC0_TOKEN0_1TO0_INT_CLR_S  12
+/** SDIO_SLC0_TOKEN1_1TO0_INT_CLR : WT; bitpos: [13]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TOKEN1_1TO0_INT_CLR    (BIT(13))
+#define SDIO_SLC0_TOKEN1_1TO0_INT_CLR_M  (SDIO_SLC0_TOKEN1_1TO0_INT_CLR_V << SDIO_SLC0_TOKEN1_1TO0_INT_CLR_S)
+#define SDIO_SLC0_TOKEN1_1TO0_INT_CLR_V  0x00000001U
+#define SDIO_SLC0_TOKEN1_1TO0_INT_CLR_S  13
+/** SDIO_SLC0_TX_DONE_INT_CLR : WT; bitpos: [14]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_DONE_INT_CLR    (BIT(14))
+#define SDIO_SLC0_TX_DONE_INT_CLR_M  (SDIO_SLC0_TX_DONE_INT_CLR_V << SDIO_SLC0_TX_DONE_INT_CLR_S)
+#define SDIO_SLC0_TX_DONE_INT_CLR_V  0x00000001U
+#define SDIO_SLC0_TX_DONE_INT_CLR_S  14
+/** SDIO_SLC0_TX_SUC_EOF_INT_CLR : WT; bitpos: [15]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_SUC_EOF_INT_CLR    (BIT(15))
+#define SDIO_SLC0_TX_SUC_EOF_INT_CLR_M  (SDIO_SLC0_TX_SUC_EOF_INT_CLR_V << SDIO_SLC0_TX_SUC_EOF_INT_CLR_S)
+#define SDIO_SLC0_TX_SUC_EOF_INT_CLR_V  0x00000001U
+#define SDIO_SLC0_TX_SUC_EOF_INT_CLR_S  15
+/** SDIO_SLC0_RX_DONE_INT_CLR : WT; bitpos: [16]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_DONE_INT_CLR    (BIT(16))
+#define SDIO_SLC0_RX_DONE_INT_CLR_M  (SDIO_SLC0_RX_DONE_INT_CLR_V << SDIO_SLC0_RX_DONE_INT_CLR_S)
+#define SDIO_SLC0_RX_DONE_INT_CLR_V  0x00000001U
+#define SDIO_SLC0_RX_DONE_INT_CLR_S  16
+/** SDIO_SLC0_RX_EOF_INT_CLR : WT; bitpos: [17]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_EOF_INT_CLR    (BIT(17))
+#define SDIO_SLC0_RX_EOF_INT_CLR_M  (SDIO_SLC0_RX_EOF_INT_CLR_V << SDIO_SLC0_RX_EOF_INT_CLR_S)
+#define SDIO_SLC0_RX_EOF_INT_CLR_V  0x00000001U
+#define SDIO_SLC0_RX_EOF_INT_CLR_S  17
+/** SDIO_SLC0_TOHOST_INT_CLR : WT; bitpos: [18]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TOHOST_INT_CLR    (BIT(18))
+#define SDIO_SLC0_TOHOST_INT_CLR_M  (SDIO_SLC0_TOHOST_INT_CLR_V << SDIO_SLC0_TOHOST_INT_CLR_S)
+#define SDIO_SLC0_TOHOST_INT_CLR_V  0x00000001U
+#define SDIO_SLC0_TOHOST_INT_CLR_S  18
+/** SDIO_SLC0_TX_DSCR_ERR_INT_CLR : WT; bitpos: [19]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_DSCR_ERR_INT_CLR    (BIT(19))
+#define SDIO_SLC0_TX_DSCR_ERR_INT_CLR_M  (SDIO_SLC0_TX_DSCR_ERR_INT_CLR_V << SDIO_SLC0_TX_DSCR_ERR_INT_CLR_S)
+#define SDIO_SLC0_TX_DSCR_ERR_INT_CLR_V  0x00000001U
+#define SDIO_SLC0_TX_DSCR_ERR_INT_CLR_S  19
+/** SDIO_SLC0_RX_DSCR_ERR_INT_CLR : WT; bitpos: [20]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_DSCR_ERR_INT_CLR    (BIT(20))
+#define SDIO_SLC0_RX_DSCR_ERR_INT_CLR_M  (SDIO_SLC0_RX_DSCR_ERR_INT_CLR_V << SDIO_SLC0_RX_DSCR_ERR_INT_CLR_S)
+#define SDIO_SLC0_RX_DSCR_ERR_INT_CLR_V  0x00000001U
+#define SDIO_SLC0_RX_DSCR_ERR_INT_CLR_S  20
+/** SDIO_SLC0_TX_DSCR_EMPTY_INT_CLR : WT; bitpos: [21]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_DSCR_EMPTY_INT_CLR    (BIT(21))
+#define SDIO_SLC0_TX_DSCR_EMPTY_INT_CLR_M  (SDIO_SLC0_TX_DSCR_EMPTY_INT_CLR_V << SDIO_SLC0_TX_DSCR_EMPTY_INT_CLR_S)
+#define SDIO_SLC0_TX_DSCR_EMPTY_INT_CLR_V  0x00000001U
+#define SDIO_SLC0_TX_DSCR_EMPTY_INT_CLR_S  21
+/** SDIO_SLC0_HOST_RD_ACK_INT_CLR : WT; bitpos: [22]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_HOST_RD_ACK_INT_CLR    (BIT(22))
+#define SDIO_SLC0_HOST_RD_ACK_INT_CLR_M  (SDIO_SLC0_HOST_RD_ACK_INT_CLR_V << SDIO_SLC0_HOST_RD_ACK_INT_CLR_S)
+#define SDIO_SLC0_HOST_RD_ACK_INT_CLR_V  0x00000001U
+#define SDIO_SLC0_HOST_RD_ACK_INT_CLR_S  22
+/** SDIO_SLC0_WR_RETRY_DONE_INT_CLR : WT; bitpos: [23]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_WR_RETRY_DONE_INT_CLR    (BIT(23))
+#define SDIO_SLC0_WR_RETRY_DONE_INT_CLR_M  (SDIO_SLC0_WR_RETRY_DONE_INT_CLR_V << SDIO_SLC0_WR_RETRY_DONE_INT_CLR_S)
+#define SDIO_SLC0_WR_RETRY_DONE_INT_CLR_V  0x00000001U
+#define SDIO_SLC0_WR_RETRY_DONE_INT_CLR_S  23
+/** SDIO_SLC0_TX_ERR_EOF_INT_CLR : WT; bitpos: [24]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_ERR_EOF_INT_CLR    (BIT(24))
+#define SDIO_SLC0_TX_ERR_EOF_INT_CLR_M  (SDIO_SLC0_TX_ERR_EOF_INT_CLR_V << SDIO_SLC0_TX_ERR_EOF_INT_CLR_S)
+#define SDIO_SLC0_TX_ERR_EOF_INT_CLR_V  0x00000001U
+#define SDIO_SLC0_TX_ERR_EOF_INT_CLR_S  24
+/** SDIO_CMD_DTC_INT_CLR : WT; bitpos: [25]; default: 0;
+ *  reserved
+ */
+#define SDIO_CMD_DTC_INT_CLR    (BIT(25))
+#define SDIO_CMD_DTC_INT_CLR_M  (SDIO_CMD_DTC_INT_CLR_V << SDIO_CMD_DTC_INT_CLR_S)
+#define SDIO_CMD_DTC_INT_CLR_V  0x00000001U
+#define SDIO_CMD_DTC_INT_CLR_S  25
+/** SDIO_SLC0_RX_QUICK_EOF_INT_CLR : WT; bitpos: [26]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_QUICK_EOF_INT_CLR    (BIT(26))
+#define SDIO_SLC0_RX_QUICK_EOF_INT_CLR_M  (SDIO_SLC0_RX_QUICK_EOF_INT_CLR_V << SDIO_SLC0_RX_QUICK_EOF_INT_CLR_S)
+#define SDIO_SLC0_RX_QUICK_EOF_INT_CLR_V  0x00000001U
+#define SDIO_SLC0_RX_QUICK_EOF_INT_CLR_S  26
+/** SDIO_SLC0_HOST_POP_EOF_ERR_INT_CLR : WT; bitpos: [27]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_HOST_POP_EOF_ERR_INT_CLR    (BIT(27))
+#define SDIO_SLC0_HOST_POP_EOF_ERR_INT_CLR_M  (SDIO_SLC0_HOST_POP_EOF_ERR_INT_CLR_V << SDIO_SLC0_HOST_POP_EOF_ERR_INT_CLR_S)
+#define SDIO_SLC0_HOST_POP_EOF_ERR_INT_CLR_V  0x00000001U
+#define SDIO_SLC0_HOST_POP_EOF_ERR_INT_CLR_S  27
+/** SDIO_HDA_RECV_DONE_INT_CLR : WT; bitpos: [28]; default: 0;
+ *  reserved
+ */
+#define SDIO_HDA_RECV_DONE_INT_CLR    (BIT(28))
+#define SDIO_HDA_RECV_DONE_INT_CLR_M  (SDIO_HDA_RECV_DONE_INT_CLR_V << SDIO_HDA_RECV_DONE_INT_CLR_S)
+#define SDIO_HDA_RECV_DONE_INT_CLR_V  0x00000001U
+#define SDIO_HDA_RECV_DONE_INT_CLR_S  28
+
+/** SDIO_SLC1INT_RAW_REG register
+ *  reserved
+ */
+#define SDIO_SLC1INT_RAW_REG (DR_REG_SLC_BASE + 0x14)
+/** SDIO_SLC_FRHOST_BIT8_INT_RAW : R/WTC/SS; bitpos: [0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT8_INT_RAW    (BIT(0))
+#define SDIO_SLC_FRHOST_BIT8_INT_RAW_M  (SDIO_SLC_FRHOST_BIT8_INT_RAW_V << SDIO_SLC_FRHOST_BIT8_INT_RAW_S)
+#define SDIO_SLC_FRHOST_BIT8_INT_RAW_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT8_INT_RAW_S  0
+/** SDIO_SLC_FRHOST_BIT9_INT_RAW : R/WTC/SS; bitpos: [1]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT9_INT_RAW    (BIT(1))
+#define SDIO_SLC_FRHOST_BIT9_INT_RAW_M  (SDIO_SLC_FRHOST_BIT9_INT_RAW_V << SDIO_SLC_FRHOST_BIT9_INT_RAW_S)
+#define SDIO_SLC_FRHOST_BIT9_INT_RAW_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT9_INT_RAW_S  1
+/** SDIO_SLC_FRHOST_BIT10_INT_RAW : R/WTC/SS; bitpos: [2]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT10_INT_RAW    (BIT(2))
+#define SDIO_SLC_FRHOST_BIT10_INT_RAW_M  (SDIO_SLC_FRHOST_BIT10_INT_RAW_V << SDIO_SLC_FRHOST_BIT10_INT_RAW_S)
+#define SDIO_SLC_FRHOST_BIT10_INT_RAW_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT10_INT_RAW_S  2
+/** SDIO_SLC_FRHOST_BIT11_INT_RAW : R/WTC/SS; bitpos: [3]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT11_INT_RAW    (BIT(3))
+#define SDIO_SLC_FRHOST_BIT11_INT_RAW_M  (SDIO_SLC_FRHOST_BIT11_INT_RAW_V << SDIO_SLC_FRHOST_BIT11_INT_RAW_S)
+#define SDIO_SLC_FRHOST_BIT11_INT_RAW_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT11_INT_RAW_S  3
+/** SDIO_SLC_FRHOST_BIT12_INT_RAW : R/WTC/SS; bitpos: [4]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT12_INT_RAW    (BIT(4))
+#define SDIO_SLC_FRHOST_BIT12_INT_RAW_M  (SDIO_SLC_FRHOST_BIT12_INT_RAW_V << SDIO_SLC_FRHOST_BIT12_INT_RAW_S)
+#define SDIO_SLC_FRHOST_BIT12_INT_RAW_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT12_INT_RAW_S  4
+/** SDIO_SLC_FRHOST_BIT13_INT_RAW : R/WTC/SS; bitpos: [5]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT13_INT_RAW    (BIT(5))
+#define SDIO_SLC_FRHOST_BIT13_INT_RAW_M  (SDIO_SLC_FRHOST_BIT13_INT_RAW_V << SDIO_SLC_FRHOST_BIT13_INT_RAW_S)
+#define SDIO_SLC_FRHOST_BIT13_INT_RAW_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT13_INT_RAW_S  5
+/** SDIO_SLC_FRHOST_BIT14_INT_RAW : R/WTC/SS; bitpos: [6]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT14_INT_RAW    (BIT(6))
+#define SDIO_SLC_FRHOST_BIT14_INT_RAW_M  (SDIO_SLC_FRHOST_BIT14_INT_RAW_V << SDIO_SLC_FRHOST_BIT14_INT_RAW_S)
+#define SDIO_SLC_FRHOST_BIT14_INT_RAW_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT14_INT_RAW_S  6
+/** SDIO_SLC_FRHOST_BIT15_INT_RAW : R/WTC/SS; bitpos: [7]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT15_INT_RAW    (BIT(7))
+#define SDIO_SLC_FRHOST_BIT15_INT_RAW_M  (SDIO_SLC_FRHOST_BIT15_INT_RAW_V << SDIO_SLC_FRHOST_BIT15_INT_RAW_S)
+#define SDIO_SLC_FRHOST_BIT15_INT_RAW_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT15_INT_RAW_S  7
+/** SDIO_SLC1_RX_START_INT_RAW : R/WTC/SS; bitpos: [8]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_START_INT_RAW    (BIT(8))
+#define SDIO_SLC1_RX_START_INT_RAW_M  (SDIO_SLC1_RX_START_INT_RAW_V << SDIO_SLC1_RX_START_INT_RAW_S)
+#define SDIO_SLC1_RX_START_INT_RAW_V  0x00000001U
+#define SDIO_SLC1_RX_START_INT_RAW_S  8
+/** SDIO_SLC1_TX_START_INT_RAW : R/WTC/SS; bitpos: [9]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_START_INT_RAW    (BIT(9))
+#define SDIO_SLC1_TX_START_INT_RAW_M  (SDIO_SLC1_TX_START_INT_RAW_V << SDIO_SLC1_TX_START_INT_RAW_S)
+#define SDIO_SLC1_TX_START_INT_RAW_V  0x00000001U
+#define SDIO_SLC1_TX_START_INT_RAW_S  9
+/** SDIO_SLC1_RX_UDF_INT_RAW : R/WTC/SS; bitpos: [10]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_UDF_INT_RAW    (BIT(10))
+#define SDIO_SLC1_RX_UDF_INT_RAW_M  (SDIO_SLC1_RX_UDF_INT_RAW_V << SDIO_SLC1_RX_UDF_INT_RAW_S)
+#define SDIO_SLC1_RX_UDF_INT_RAW_V  0x00000001U
+#define SDIO_SLC1_RX_UDF_INT_RAW_S  10
+/** SDIO_SLC1_TX_OVF_INT_RAW : R/WTC/SS; bitpos: [11]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_OVF_INT_RAW    (BIT(11))
+#define SDIO_SLC1_TX_OVF_INT_RAW_M  (SDIO_SLC1_TX_OVF_INT_RAW_V << SDIO_SLC1_TX_OVF_INT_RAW_S)
+#define SDIO_SLC1_TX_OVF_INT_RAW_V  0x00000001U
+#define SDIO_SLC1_TX_OVF_INT_RAW_S  11
+/** SDIO_SLC1_TOKEN0_1TO0_INT_RAW : R/WTC/SS; bitpos: [12]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TOKEN0_1TO0_INT_RAW    (BIT(12))
+#define SDIO_SLC1_TOKEN0_1TO0_INT_RAW_M  (SDIO_SLC1_TOKEN0_1TO0_INT_RAW_V << SDIO_SLC1_TOKEN0_1TO0_INT_RAW_S)
+#define SDIO_SLC1_TOKEN0_1TO0_INT_RAW_V  0x00000001U
+#define SDIO_SLC1_TOKEN0_1TO0_INT_RAW_S  12
+/** SDIO_SLC1_TOKEN1_1TO0_INT_RAW : R/WTC/SS; bitpos: [13]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TOKEN1_1TO0_INT_RAW    (BIT(13))
+#define SDIO_SLC1_TOKEN1_1TO0_INT_RAW_M  (SDIO_SLC1_TOKEN1_1TO0_INT_RAW_V << SDIO_SLC1_TOKEN1_1TO0_INT_RAW_S)
+#define SDIO_SLC1_TOKEN1_1TO0_INT_RAW_V  0x00000001U
+#define SDIO_SLC1_TOKEN1_1TO0_INT_RAW_S  13
+/** SDIO_SLC1_TX_DONE_INT_RAW : R/WTC/SS; bitpos: [14]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_DONE_INT_RAW    (BIT(14))
+#define SDIO_SLC1_TX_DONE_INT_RAW_M  (SDIO_SLC1_TX_DONE_INT_RAW_V << SDIO_SLC1_TX_DONE_INT_RAW_S)
+#define SDIO_SLC1_TX_DONE_INT_RAW_V  0x00000001U
+#define SDIO_SLC1_TX_DONE_INT_RAW_S  14
+/** SDIO_SLC1_TX_SUC_EOF_INT_RAW : R/WTC/SS; bitpos: [15]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_SUC_EOF_INT_RAW    (BIT(15))
+#define SDIO_SLC1_TX_SUC_EOF_INT_RAW_M  (SDIO_SLC1_TX_SUC_EOF_INT_RAW_V << SDIO_SLC1_TX_SUC_EOF_INT_RAW_S)
+#define SDIO_SLC1_TX_SUC_EOF_INT_RAW_V  0x00000001U
+#define SDIO_SLC1_TX_SUC_EOF_INT_RAW_S  15
+/** SDIO_SLC1_RX_DONE_INT_RAW : R/WTC/SS; bitpos: [16]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_DONE_INT_RAW    (BIT(16))
+#define SDIO_SLC1_RX_DONE_INT_RAW_M  (SDIO_SLC1_RX_DONE_INT_RAW_V << SDIO_SLC1_RX_DONE_INT_RAW_S)
+#define SDIO_SLC1_RX_DONE_INT_RAW_V  0x00000001U
+#define SDIO_SLC1_RX_DONE_INT_RAW_S  16
+/** SDIO_SLC1_RX_EOF_INT_RAW : R/WTC/SS; bitpos: [17]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_EOF_INT_RAW    (BIT(17))
+#define SDIO_SLC1_RX_EOF_INT_RAW_M  (SDIO_SLC1_RX_EOF_INT_RAW_V << SDIO_SLC1_RX_EOF_INT_RAW_S)
+#define SDIO_SLC1_RX_EOF_INT_RAW_V  0x00000001U
+#define SDIO_SLC1_RX_EOF_INT_RAW_S  17
+/** SDIO_SLC1_TOHOST_INT_RAW : R/WTC/SS; bitpos: [18]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TOHOST_INT_RAW    (BIT(18))
+#define SDIO_SLC1_TOHOST_INT_RAW_M  (SDIO_SLC1_TOHOST_INT_RAW_V << SDIO_SLC1_TOHOST_INT_RAW_S)
+#define SDIO_SLC1_TOHOST_INT_RAW_V  0x00000001U
+#define SDIO_SLC1_TOHOST_INT_RAW_S  18
+/** SDIO_SLC1_TX_DSCR_ERR_INT_RAW : R/WTC/SS; bitpos: [19]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_DSCR_ERR_INT_RAW    (BIT(19))
+#define SDIO_SLC1_TX_DSCR_ERR_INT_RAW_M  (SDIO_SLC1_TX_DSCR_ERR_INT_RAW_V << SDIO_SLC1_TX_DSCR_ERR_INT_RAW_S)
+#define SDIO_SLC1_TX_DSCR_ERR_INT_RAW_V  0x00000001U
+#define SDIO_SLC1_TX_DSCR_ERR_INT_RAW_S  19
+/** SDIO_SLC1_RX_DSCR_ERR_INT_RAW : R/WTC/SS; bitpos: [20]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_DSCR_ERR_INT_RAW    (BIT(20))
+#define SDIO_SLC1_RX_DSCR_ERR_INT_RAW_M  (SDIO_SLC1_RX_DSCR_ERR_INT_RAW_V << SDIO_SLC1_RX_DSCR_ERR_INT_RAW_S)
+#define SDIO_SLC1_RX_DSCR_ERR_INT_RAW_V  0x00000001U
+#define SDIO_SLC1_RX_DSCR_ERR_INT_RAW_S  20
+/** SDIO_SLC1_TX_DSCR_EMPTY_INT_RAW : R/WTC/SS; bitpos: [21]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_DSCR_EMPTY_INT_RAW    (BIT(21))
+#define SDIO_SLC1_TX_DSCR_EMPTY_INT_RAW_M  (SDIO_SLC1_TX_DSCR_EMPTY_INT_RAW_V << SDIO_SLC1_TX_DSCR_EMPTY_INT_RAW_S)
+#define SDIO_SLC1_TX_DSCR_EMPTY_INT_RAW_V  0x00000001U
+#define SDIO_SLC1_TX_DSCR_EMPTY_INT_RAW_S  21
+/** SDIO_SLC1_HOST_RD_ACK_INT_RAW : R/WTC/SS; bitpos: [22]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_HOST_RD_ACK_INT_RAW    (BIT(22))
+#define SDIO_SLC1_HOST_RD_ACK_INT_RAW_M  (SDIO_SLC1_HOST_RD_ACK_INT_RAW_V << SDIO_SLC1_HOST_RD_ACK_INT_RAW_S)
+#define SDIO_SLC1_HOST_RD_ACK_INT_RAW_V  0x00000001U
+#define SDIO_SLC1_HOST_RD_ACK_INT_RAW_S  22
+/** SDIO_SLC1_WR_RETRY_DONE_INT_RAW : R/WTC/SS; bitpos: [23]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_WR_RETRY_DONE_INT_RAW    (BIT(23))
+#define SDIO_SLC1_WR_RETRY_DONE_INT_RAW_M  (SDIO_SLC1_WR_RETRY_DONE_INT_RAW_V << SDIO_SLC1_WR_RETRY_DONE_INT_RAW_S)
+#define SDIO_SLC1_WR_RETRY_DONE_INT_RAW_V  0x00000001U
+#define SDIO_SLC1_WR_RETRY_DONE_INT_RAW_S  23
+/** SDIO_SLC1_TX_ERR_EOF_INT_RAW : R/WTC/SS; bitpos: [24]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_ERR_EOF_INT_RAW    (BIT(24))
+#define SDIO_SLC1_TX_ERR_EOF_INT_RAW_M  (SDIO_SLC1_TX_ERR_EOF_INT_RAW_V << SDIO_SLC1_TX_ERR_EOF_INT_RAW_S)
+#define SDIO_SLC1_TX_ERR_EOF_INT_RAW_V  0x00000001U
+#define SDIO_SLC1_TX_ERR_EOF_INT_RAW_S  24
+
+/** SDIO_SLC1INT_ST_REG register
+ *  reserved
+ */
+#define SDIO_SLC1INT_ST_REG (DR_REG_SLC_BASE + 0x18)
+/** SDIO_SLC_FRHOST_BIT8_INT_ST : RO; bitpos: [0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT8_INT_ST    (BIT(0))
+#define SDIO_SLC_FRHOST_BIT8_INT_ST_M  (SDIO_SLC_FRHOST_BIT8_INT_ST_V << SDIO_SLC_FRHOST_BIT8_INT_ST_S)
+#define SDIO_SLC_FRHOST_BIT8_INT_ST_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT8_INT_ST_S  0
+/** SDIO_SLC_FRHOST_BIT9_INT_ST : RO; bitpos: [1]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT9_INT_ST    (BIT(1))
+#define SDIO_SLC_FRHOST_BIT9_INT_ST_M  (SDIO_SLC_FRHOST_BIT9_INT_ST_V << SDIO_SLC_FRHOST_BIT9_INT_ST_S)
+#define SDIO_SLC_FRHOST_BIT9_INT_ST_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT9_INT_ST_S  1
+/** SDIO_SLC_FRHOST_BIT10_INT_ST : RO; bitpos: [2]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT10_INT_ST    (BIT(2))
+#define SDIO_SLC_FRHOST_BIT10_INT_ST_M  (SDIO_SLC_FRHOST_BIT10_INT_ST_V << SDIO_SLC_FRHOST_BIT10_INT_ST_S)
+#define SDIO_SLC_FRHOST_BIT10_INT_ST_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT10_INT_ST_S  2
+/** SDIO_SLC_FRHOST_BIT11_INT_ST : RO; bitpos: [3]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT11_INT_ST    (BIT(3))
+#define SDIO_SLC_FRHOST_BIT11_INT_ST_M  (SDIO_SLC_FRHOST_BIT11_INT_ST_V << SDIO_SLC_FRHOST_BIT11_INT_ST_S)
+#define SDIO_SLC_FRHOST_BIT11_INT_ST_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT11_INT_ST_S  3
+/** SDIO_SLC_FRHOST_BIT12_INT_ST : RO; bitpos: [4]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT12_INT_ST    (BIT(4))
+#define SDIO_SLC_FRHOST_BIT12_INT_ST_M  (SDIO_SLC_FRHOST_BIT12_INT_ST_V << SDIO_SLC_FRHOST_BIT12_INT_ST_S)
+#define SDIO_SLC_FRHOST_BIT12_INT_ST_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT12_INT_ST_S  4
+/** SDIO_SLC_FRHOST_BIT13_INT_ST : RO; bitpos: [5]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT13_INT_ST    (BIT(5))
+#define SDIO_SLC_FRHOST_BIT13_INT_ST_M  (SDIO_SLC_FRHOST_BIT13_INT_ST_V << SDIO_SLC_FRHOST_BIT13_INT_ST_S)
+#define SDIO_SLC_FRHOST_BIT13_INT_ST_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT13_INT_ST_S  5
+/** SDIO_SLC_FRHOST_BIT14_INT_ST : RO; bitpos: [6]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT14_INT_ST    (BIT(6))
+#define SDIO_SLC_FRHOST_BIT14_INT_ST_M  (SDIO_SLC_FRHOST_BIT14_INT_ST_V << SDIO_SLC_FRHOST_BIT14_INT_ST_S)
+#define SDIO_SLC_FRHOST_BIT14_INT_ST_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT14_INT_ST_S  6
+/** SDIO_SLC_FRHOST_BIT15_INT_ST : RO; bitpos: [7]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT15_INT_ST    (BIT(7))
+#define SDIO_SLC_FRHOST_BIT15_INT_ST_M  (SDIO_SLC_FRHOST_BIT15_INT_ST_V << SDIO_SLC_FRHOST_BIT15_INT_ST_S)
+#define SDIO_SLC_FRHOST_BIT15_INT_ST_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT15_INT_ST_S  7
+/** SDIO_SLC1_RX_START_INT_ST : RO; bitpos: [8]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_START_INT_ST    (BIT(8))
+#define SDIO_SLC1_RX_START_INT_ST_M  (SDIO_SLC1_RX_START_INT_ST_V << SDIO_SLC1_RX_START_INT_ST_S)
+#define SDIO_SLC1_RX_START_INT_ST_V  0x00000001U
+#define SDIO_SLC1_RX_START_INT_ST_S  8
+/** SDIO_SLC1_TX_START_INT_ST : RO; bitpos: [9]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_START_INT_ST    (BIT(9))
+#define SDIO_SLC1_TX_START_INT_ST_M  (SDIO_SLC1_TX_START_INT_ST_V << SDIO_SLC1_TX_START_INT_ST_S)
+#define SDIO_SLC1_TX_START_INT_ST_V  0x00000001U
+#define SDIO_SLC1_TX_START_INT_ST_S  9
+/** SDIO_SLC1_RX_UDF_INT_ST : RO; bitpos: [10]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_UDF_INT_ST    (BIT(10))
+#define SDIO_SLC1_RX_UDF_INT_ST_M  (SDIO_SLC1_RX_UDF_INT_ST_V << SDIO_SLC1_RX_UDF_INT_ST_S)
+#define SDIO_SLC1_RX_UDF_INT_ST_V  0x00000001U
+#define SDIO_SLC1_RX_UDF_INT_ST_S  10
+/** SDIO_SLC1_TX_OVF_INT_ST : RO; bitpos: [11]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_OVF_INT_ST    (BIT(11))
+#define SDIO_SLC1_TX_OVF_INT_ST_M  (SDIO_SLC1_TX_OVF_INT_ST_V << SDIO_SLC1_TX_OVF_INT_ST_S)
+#define SDIO_SLC1_TX_OVF_INT_ST_V  0x00000001U
+#define SDIO_SLC1_TX_OVF_INT_ST_S  11
+/** SDIO_SLC1_TOKEN0_1TO0_INT_ST : RO; bitpos: [12]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TOKEN0_1TO0_INT_ST    (BIT(12))
+#define SDIO_SLC1_TOKEN0_1TO0_INT_ST_M  (SDIO_SLC1_TOKEN0_1TO0_INT_ST_V << SDIO_SLC1_TOKEN0_1TO0_INT_ST_S)
+#define SDIO_SLC1_TOKEN0_1TO0_INT_ST_V  0x00000001U
+#define SDIO_SLC1_TOKEN0_1TO0_INT_ST_S  12
+/** SDIO_SLC1_TOKEN1_1TO0_INT_ST : RO; bitpos: [13]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TOKEN1_1TO0_INT_ST    (BIT(13))
+#define SDIO_SLC1_TOKEN1_1TO0_INT_ST_M  (SDIO_SLC1_TOKEN1_1TO0_INT_ST_V << SDIO_SLC1_TOKEN1_1TO0_INT_ST_S)
+#define SDIO_SLC1_TOKEN1_1TO0_INT_ST_V  0x00000001U
+#define SDIO_SLC1_TOKEN1_1TO0_INT_ST_S  13
+/** SDIO_SLC1_TX_DONE_INT_ST : RO; bitpos: [14]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_DONE_INT_ST    (BIT(14))
+#define SDIO_SLC1_TX_DONE_INT_ST_M  (SDIO_SLC1_TX_DONE_INT_ST_V << SDIO_SLC1_TX_DONE_INT_ST_S)
+#define SDIO_SLC1_TX_DONE_INT_ST_V  0x00000001U
+#define SDIO_SLC1_TX_DONE_INT_ST_S  14
+/** SDIO_SLC1_TX_SUC_EOF_INT_ST : RO; bitpos: [15]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_SUC_EOF_INT_ST    (BIT(15))
+#define SDIO_SLC1_TX_SUC_EOF_INT_ST_M  (SDIO_SLC1_TX_SUC_EOF_INT_ST_V << SDIO_SLC1_TX_SUC_EOF_INT_ST_S)
+#define SDIO_SLC1_TX_SUC_EOF_INT_ST_V  0x00000001U
+#define SDIO_SLC1_TX_SUC_EOF_INT_ST_S  15
+/** SDIO_SLC1_RX_DONE_INT_ST : RO; bitpos: [16]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_DONE_INT_ST    (BIT(16))
+#define SDIO_SLC1_RX_DONE_INT_ST_M  (SDIO_SLC1_RX_DONE_INT_ST_V << SDIO_SLC1_RX_DONE_INT_ST_S)
+#define SDIO_SLC1_RX_DONE_INT_ST_V  0x00000001U
+#define SDIO_SLC1_RX_DONE_INT_ST_S  16
+/** SDIO_SLC1_RX_EOF_INT_ST : RO; bitpos: [17]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_EOF_INT_ST    (BIT(17))
+#define SDIO_SLC1_RX_EOF_INT_ST_M  (SDIO_SLC1_RX_EOF_INT_ST_V << SDIO_SLC1_RX_EOF_INT_ST_S)
+#define SDIO_SLC1_RX_EOF_INT_ST_V  0x00000001U
+#define SDIO_SLC1_RX_EOF_INT_ST_S  17
+/** SDIO_SLC1_TOHOST_INT_ST : RO; bitpos: [18]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TOHOST_INT_ST    (BIT(18))
+#define SDIO_SLC1_TOHOST_INT_ST_M  (SDIO_SLC1_TOHOST_INT_ST_V << SDIO_SLC1_TOHOST_INT_ST_S)
+#define SDIO_SLC1_TOHOST_INT_ST_V  0x00000001U
+#define SDIO_SLC1_TOHOST_INT_ST_S  18
+/** SDIO_SLC1_TX_DSCR_ERR_INT_ST : RO; bitpos: [19]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_DSCR_ERR_INT_ST    (BIT(19))
+#define SDIO_SLC1_TX_DSCR_ERR_INT_ST_M  (SDIO_SLC1_TX_DSCR_ERR_INT_ST_V << SDIO_SLC1_TX_DSCR_ERR_INT_ST_S)
+#define SDIO_SLC1_TX_DSCR_ERR_INT_ST_V  0x00000001U
+#define SDIO_SLC1_TX_DSCR_ERR_INT_ST_S  19
+/** SDIO_SLC1_RX_DSCR_ERR_INT_ST : RO; bitpos: [20]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_DSCR_ERR_INT_ST    (BIT(20))
+#define SDIO_SLC1_RX_DSCR_ERR_INT_ST_M  (SDIO_SLC1_RX_DSCR_ERR_INT_ST_V << SDIO_SLC1_RX_DSCR_ERR_INT_ST_S)
+#define SDIO_SLC1_RX_DSCR_ERR_INT_ST_V  0x00000001U
+#define SDIO_SLC1_RX_DSCR_ERR_INT_ST_S  20
+/** SDIO_SLC1_TX_DSCR_EMPTY_INT_ST : RO; bitpos: [21]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_DSCR_EMPTY_INT_ST    (BIT(21))
+#define SDIO_SLC1_TX_DSCR_EMPTY_INT_ST_M  (SDIO_SLC1_TX_DSCR_EMPTY_INT_ST_V << SDIO_SLC1_TX_DSCR_EMPTY_INT_ST_S)
+#define SDIO_SLC1_TX_DSCR_EMPTY_INT_ST_V  0x00000001U
+#define SDIO_SLC1_TX_DSCR_EMPTY_INT_ST_S  21
+/** SDIO_SLC1_HOST_RD_ACK_INT_ST : RO; bitpos: [22]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_HOST_RD_ACK_INT_ST    (BIT(22))
+#define SDIO_SLC1_HOST_RD_ACK_INT_ST_M  (SDIO_SLC1_HOST_RD_ACK_INT_ST_V << SDIO_SLC1_HOST_RD_ACK_INT_ST_S)
+#define SDIO_SLC1_HOST_RD_ACK_INT_ST_V  0x00000001U
+#define SDIO_SLC1_HOST_RD_ACK_INT_ST_S  22
+/** SDIO_SLC1_WR_RETRY_DONE_INT_ST : RO; bitpos: [23]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_WR_RETRY_DONE_INT_ST    (BIT(23))
+#define SDIO_SLC1_WR_RETRY_DONE_INT_ST_M  (SDIO_SLC1_WR_RETRY_DONE_INT_ST_V << SDIO_SLC1_WR_RETRY_DONE_INT_ST_S)
+#define SDIO_SLC1_WR_RETRY_DONE_INT_ST_V  0x00000001U
+#define SDIO_SLC1_WR_RETRY_DONE_INT_ST_S  23
+/** SDIO_SLC1_TX_ERR_EOF_INT_ST : RO; bitpos: [24]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_ERR_EOF_INT_ST    (BIT(24))
+#define SDIO_SLC1_TX_ERR_EOF_INT_ST_M  (SDIO_SLC1_TX_ERR_EOF_INT_ST_V << SDIO_SLC1_TX_ERR_EOF_INT_ST_S)
+#define SDIO_SLC1_TX_ERR_EOF_INT_ST_V  0x00000001U
+#define SDIO_SLC1_TX_ERR_EOF_INT_ST_S  24
+
+/** SDIO_SLC1INT_ENA_REG register
+ *  reserved
+ */
+#define SDIO_SLC1INT_ENA_REG (DR_REG_SLC_BASE + 0x1c)
+/** SDIO_SLC_FRHOST_BIT8_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT8_INT_ENA    (BIT(0))
+#define SDIO_SLC_FRHOST_BIT8_INT_ENA_M  (SDIO_SLC_FRHOST_BIT8_INT_ENA_V << SDIO_SLC_FRHOST_BIT8_INT_ENA_S)
+#define SDIO_SLC_FRHOST_BIT8_INT_ENA_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT8_INT_ENA_S  0
+/** SDIO_SLC_FRHOST_BIT9_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT9_INT_ENA    (BIT(1))
+#define SDIO_SLC_FRHOST_BIT9_INT_ENA_M  (SDIO_SLC_FRHOST_BIT9_INT_ENA_V << SDIO_SLC_FRHOST_BIT9_INT_ENA_S)
+#define SDIO_SLC_FRHOST_BIT9_INT_ENA_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT9_INT_ENA_S  1
+/** SDIO_SLC_FRHOST_BIT10_INT_ENA : R/W; bitpos: [2]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT10_INT_ENA    (BIT(2))
+#define SDIO_SLC_FRHOST_BIT10_INT_ENA_M  (SDIO_SLC_FRHOST_BIT10_INT_ENA_V << SDIO_SLC_FRHOST_BIT10_INT_ENA_S)
+#define SDIO_SLC_FRHOST_BIT10_INT_ENA_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT10_INT_ENA_S  2
+/** SDIO_SLC_FRHOST_BIT11_INT_ENA : R/W; bitpos: [3]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT11_INT_ENA    (BIT(3))
+#define SDIO_SLC_FRHOST_BIT11_INT_ENA_M  (SDIO_SLC_FRHOST_BIT11_INT_ENA_V << SDIO_SLC_FRHOST_BIT11_INT_ENA_S)
+#define SDIO_SLC_FRHOST_BIT11_INT_ENA_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT11_INT_ENA_S  3
+/** SDIO_SLC_FRHOST_BIT12_INT_ENA : R/W; bitpos: [4]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT12_INT_ENA    (BIT(4))
+#define SDIO_SLC_FRHOST_BIT12_INT_ENA_M  (SDIO_SLC_FRHOST_BIT12_INT_ENA_V << SDIO_SLC_FRHOST_BIT12_INT_ENA_S)
+#define SDIO_SLC_FRHOST_BIT12_INT_ENA_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT12_INT_ENA_S  4
+/** SDIO_SLC_FRHOST_BIT13_INT_ENA : R/W; bitpos: [5]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT13_INT_ENA    (BIT(5))
+#define SDIO_SLC_FRHOST_BIT13_INT_ENA_M  (SDIO_SLC_FRHOST_BIT13_INT_ENA_V << SDIO_SLC_FRHOST_BIT13_INT_ENA_S)
+#define SDIO_SLC_FRHOST_BIT13_INT_ENA_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT13_INT_ENA_S  5
+/** SDIO_SLC_FRHOST_BIT14_INT_ENA : R/W; bitpos: [6]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT14_INT_ENA    (BIT(6))
+#define SDIO_SLC_FRHOST_BIT14_INT_ENA_M  (SDIO_SLC_FRHOST_BIT14_INT_ENA_V << SDIO_SLC_FRHOST_BIT14_INT_ENA_S)
+#define SDIO_SLC_FRHOST_BIT14_INT_ENA_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT14_INT_ENA_S  6
+/** SDIO_SLC_FRHOST_BIT15_INT_ENA : R/W; bitpos: [7]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT15_INT_ENA    (BIT(7))
+#define SDIO_SLC_FRHOST_BIT15_INT_ENA_M  (SDIO_SLC_FRHOST_BIT15_INT_ENA_V << SDIO_SLC_FRHOST_BIT15_INT_ENA_S)
+#define SDIO_SLC_FRHOST_BIT15_INT_ENA_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT15_INT_ENA_S  7
+/** SDIO_SLC1_RX_START_INT_ENA : R/W; bitpos: [8]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_START_INT_ENA    (BIT(8))
+#define SDIO_SLC1_RX_START_INT_ENA_M  (SDIO_SLC1_RX_START_INT_ENA_V << SDIO_SLC1_RX_START_INT_ENA_S)
+#define SDIO_SLC1_RX_START_INT_ENA_V  0x00000001U
+#define SDIO_SLC1_RX_START_INT_ENA_S  8
+/** SDIO_SLC1_TX_START_INT_ENA : R/W; bitpos: [9]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_START_INT_ENA    (BIT(9))
+#define SDIO_SLC1_TX_START_INT_ENA_M  (SDIO_SLC1_TX_START_INT_ENA_V << SDIO_SLC1_TX_START_INT_ENA_S)
+#define SDIO_SLC1_TX_START_INT_ENA_V  0x00000001U
+#define SDIO_SLC1_TX_START_INT_ENA_S  9
+/** SDIO_SLC1_RX_UDF_INT_ENA : R/W; bitpos: [10]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_UDF_INT_ENA    (BIT(10))
+#define SDIO_SLC1_RX_UDF_INT_ENA_M  (SDIO_SLC1_RX_UDF_INT_ENA_V << SDIO_SLC1_RX_UDF_INT_ENA_S)
+#define SDIO_SLC1_RX_UDF_INT_ENA_V  0x00000001U
+#define SDIO_SLC1_RX_UDF_INT_ENA_S  10
+/** SDIO_SLC1_TX_OVF_INT_ENA : R/W; bitpos: [11]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_OVF_INT_ENA    (BIT(11))
+#define SDIO_SLC1_TX_OVF_INT_ENA_M  (SDIO_SLC1_TX_OVF_INT_ENA_V << SDIO_SLC1_TX_OVF_INT_ENA_S)
+#define SDIO_SLC1_TX_OVF_INT_ENA_V  0x00000001U
+#define SDIO_SLC1_TX_OVF_INT_ENA_S  11
+/** SDIO_SLC1_TOKEN0_1TO0_INT_ENA : R/W; bitpos: [12]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TOKEN0_1TO0_INT_ENA    (BIT(12))
+#define SDIO_SLC1_TOKEN0_1TO0_INT_ENA_M  (SDIO_SLC1_TOKEN0_1TO0_INT_ENA_V << SDIO_SLC1_TOKEN0_1TO0_INT_ENA_S)
+#define SDIO_SLC1_TOKEN0_1TO0_INT_ENA_V  0x00000001U
+#define SDIO_SLC1_TOKEN0_1TO0_INT_ENA_S  12
+/** SDIO_SLC1_TOKEN1_1TO0_INT_ENA : R/W; bitpos: [13]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TOKEN1_1TO0_INT_ENA    (BIT(13))
+#define SDIO_SLC1_TOKEN1_1TO0_INT_ENA_M  (SDIO_SLC1_TOKEN1_1TO0_INT_ENA_V << SDIO_SLC1_TOKEN1_1TO0_INT_ENA_S)
+#define SDIO_SLC1_TOKEN1_1TO0_INT_ENA_V  0x00000001U
+#define SDIO_SLC1_TOKEN1_1TO0_INT_ENA_S  13
+/** SDIO_SLC1_TX_DONE_INT_ENA : R/W; bitpos: [14]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_DONE_INT_ENA    (BIT(14))
+#define SDIO_SLC1_TX_DONE_INT_ENA_M  (SDIO_SLC1_TX_DONE_INT_ENA_V << SDIO_SLC1_TX_DONE_INT_ENA_S)
+#define SDIO_SLC1_TX_DONE_INT_ENA_V  0x00000001U
+#define SDIO_SLC1_TX_DONE_INT_ENA_S  14
+/** SDIO_SLC1_TX_SUC_EOF_INT_ENA : R/W; bitpos: [15]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_SUC_EOF_INT_ENA    (BIT(15))
+#define SDIO_SLC1_TX_SUC_EOF_INT_ENA_M  (SDIO_SLC1_TX_SUC_EOF_INT_ENA_V << SDIO_SLC1_TX_SUC_EOF_INT_ENA_S)
+#define SDIO_SLC1_TX_SUC_EOF_INT_ENA_V  0x00000001U
+#define SDIO_SLC1_TX_SUC_EOF_INT_ENA_S  15
+/** SDIO_SLC1_RX_DONE_INT_ENA : R/W; bitpos: [16]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_DONE_INT_ENA    (BIT(16))
+#define SDIO_SLC1_RX_DONE_INT_ENA_M  (SDIO_SLC1_RX_DONE_INT_ENA_V << SDIO_SLC1_RX_DONE_INT_ENA_S)
+#define SDIO_SLC1_RX_DONE_INT_ENA_V  0x00000001U
+#define SDIO_SLC1_RX_DONE_INT_ENA_S  16
+/** SDIO_SLC1_RX_EOF_INT_ENA : R/W; bitpos: [17]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_EOF_INT_ENA    (BIT(17))
+#define SDIO_SLC1_RX_EOF_INT_ENA_M  (SDIO_SLC1_RX_EOF_INT_ENA_V << SDIO_SLC1_RX_EOF_INT_ENA_S)
+#define SDIO_SLC1_RX_EOF_INT_ENA_V  0x00000001U
+#define SDIO_SLC1_RX_EOF_INT_ENA_S  17
+/** SDIO_SLC1_TOHOST_INT_ENA : R/W; bitpos: [18]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TOHOST_INT_ENA    (BIT(18))
+#define SDIO_SLC1_TOHOST_INT_ENA_M  (SDIO_SLC1_TOHOST_INT_ENA_V << SDIO_SLC1_TOHOST_INT_ENA_S)
+#define SDIO_SLC1_TOHOST_INT_ENA_V  0x00000001U
+#define SDIO_SLC1_TOHOST_INT_ENA_S  18
+/** SDIO_SLC1_TX_DSCR_ERR_INT_ENA : R/W; bitpos: [19]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_DSCR_ERR_INT_ENA    (BIT(19))
+#define SDIO_SLC1_TX_DSCR_ERR_INT_ENA_M  (SDIO_SLC1_TX_DSCR_ERR_INT_ENA_V << SDIO_SLC1_TX_DSCR_ERR_INT_ENA_S)
+#define SDIO_SLC1_TX_DSCR_ERR_INT_ENA_V  0x00000001U
+#define SDIO_SLC1_TX_DSCR_ERR_INT_ENA_S  19
+/** SDIO_SLC1_RX_DSCR_ERR_INT_ENA : R/W; bitpos: [20]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_DSCR_ERR_INT_ENA    (BIT(20))
+#define SDIO_SLC1_RX_DSCR_ERR_INT_ENA_M  (SDIO_SLC1_RX_DSCR_ERR_INT_ENA_V << SDIO_SLC1_RX_DSCR_ERR_INT_ENA_S)
+#define SDIO_SLC1_RX_DSCR_ERR_INT_ENA_V  0x00000001U
+#define SDIO_SLC1_RX_DSCR_ERR_INT_ENA_S  20
+/** SDIO_SLC1_TX_DSCR_EMPTY_INT_ENA : R/W; bitpos: [21]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_DSCR_EMPTY_INT_ENA    (BIT(21))
+#define SDIO_SLC1_TX_DSCR_EMPTY_INT_ENA_M  (SDIO_SLC1_TX_DSCR_EMPTY_INT_ENA_V << SDIO_SLC1_TX_DSCR_EMPTY_INT_ENA_S)
+#define SDIO_SLC1_TX_DSCR_EMPTY_INT_ENA_V  0x00000001U
+#define SDIO_SLC1_TX_DSCR_EMPTY_INT_ENA_S  21
+/** SDIO_SLC1_HOST_RD_ACK_INT_ENA : R/W; bitpos: [22]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_HOST_RD_ACK_INT_ENA    (BIT(22))
+#define SDIO_SLC1_HOST_RD_ACK_INT_ENA_M  (SDIO_SLC1_HOST_RD_ACK_INT_ENA_V << SDIO_SLC1_HOST_RD_ACK_INT_ENA_S)
+#define SDIO_SLC1_HOST_RD_ACK_INT_ENA_V  0x00000001U
+#define SDIO_SLC1_HOST_RD_ACK_INT_ENA_S  22
+/** SDIO_SLC1_WR_RETRY_DONE_INT_ENA : R/W; bitpos: [23]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_WR_RETRY_DONE_INT_ENA    (BIT(23))
+#define SDIO_SLC1_WR_RETRY_DONE_INT_ENA_M  (SDIO_SLC1_WR_RETRY_DONE_INT_ENA_V << SDIO_SLC1_WR_RETRY_DONE_INT_ENA_S)
+#define SDIO_SLC1_WR_RETRY_DONE_INT_ENA_V  0x00000001U
+#define SDIO_SLC1_WR_RETRY_DONE_INT_ENA_S  23
+/** SDIO_SLC1_TX_ERR_EOF_INT_ENA : R/W; bitpos: [24]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_ERR_EOF_INT_ENA    (BIT(24))
+#define SDIO_SLC1_TX_ERR_EOF_INT_ENA_M  (SDIO_SLC1_TX_ERR_EOF_INT_ENA_V << SDIO_SLC1_TX_ERR_EOF_INT_ENA_S)
+#define SDIO_SLC1_TX_ERR_EOF_INT_ENA_V  0x00000001U
+#define SDIO_SLC1_TX_ERR_EOF_INT_ENA_S  24
+
+/** SDIO_SLC1INT_CLR_REG register
+ *  reserved
+ */
+#define SDIO_SLC1INT_CLR_REG (DR_REG_SLC_BASE + 0x20)
+/** SDIO_SLC_FRHOST_BIT8_INT_CLR : WT; bitpos: [0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT8_INT_CLR    (BIT(0))
+#define SDIO_SLC_FRHOST_BIT8_INT_CLR_M  (SDIO_SLC_FRHOST_BIT8_INT_CLR_V << SDIO_SLC_FRHOST_BIT8_INT_CLR_S)
+#define SDIO_SLC_FRHOST_BIT8_INT_CLR_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT8_INT_CLR_S  0
+/** SDIO_SLC_FRHOST_BIT9_INT_CLR : WT; bitpos: [1]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT9_INT_CLR    (BIT(1))
+#define SDIO_SLC_FRHOST_BIT9_INT_CLR_M  (SDIO_SLC_FRHOST_BIT9_INT_CLR_V << SDIO_SLC_FRHOST_BIT9_INT_CLR_S)
+#define SDIO_SLC_FRHOST_BIT9_INT_CLR_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT9_INT_CLR_S  1
+/** SDIO_SLC_FRHOST_BIT10_INT_CLR : WT; bitpos: [2]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT10_INT_CLR    (BIT(2))
+#define SDIO_SLC_FRHOST_BIT10_INT_CLR_M  (SDIO_SLC_FRHOST_BIT10_INT_CLR_V << SDIO_SLC_FRHOST_BIT10_INT_CLR_S)
+#define SDIO_SLC_FRHOST_BIT10_INT_CLR_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT10_INT_CLR_S  2
+/** SDIO_SLC_FRHOST_BIT11_INT_CLR : WT; bitpos: [3]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT11_INT_CLR    (BIT(3))
+#define SDIO_SLC_FRHOST_BIT11_INT_CLR_M  (SDIO_SLC_FRHOST_BIT11_INT_CLR_V << SDIO_SLC_FRHOST_BIT11_INT_CLR_S)
+#define SDIO_SLC_FRHOST_BIT11_INT_CLR_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT11_INT_CLR_S  3
+/** SDIO_SLC_FRHOST_BIT12_INT_CLR : WT; bitpos: [4]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT12_INT_CLR    (BIT(4))
+#define SDIO_SLC_FRHOST_BIT12_INT_CLR_M  (SDIO_SLC_FRHOST_BIT12_INT_CLR_V << SDIO_SLC_FRHOST_BIT12_INT_CLR_S)
+#define SDIO_SLC_FRHOST_BIT12_INT_CLR_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT12_INT_CLR_S  4
+/** SDIO_SLC_FRHOST_BIT13_INT_CLR : WT; bitpos: [5]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT13_INT_CLR    (BIT(5))
+#define SDIO_SLC_FRHOST_BIT13_INT_CLR_M  (SDIO_SLC_FRHOST_BIT13_INT_CLR_V << SDIO_SLC_FRHOST_BIT13_INT_CLR_S)
+#define SDIO_SLC_FRHOST_BIT13_INT_CLR_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT13_INT_CLR_S  5
+/** SDIO_SLC_FRHOST_BIT14_INT_CLR : WT; bitpos: [6]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT14_INT_CLR    (BIT(6))
+#define SDIO_SLC_FRHOST_BIT14_INT_CLR_M  (SDIO_SLC_FRHOST_BIT14_INT_CLR_V << SDIO_SLC_FRHOST_BIT14_INT_CLR_S)
+#define SDIO_SLC_FRHOST_BIT14_INT_CLR_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT14_INT_CLR_S  6
+/** SDIO_SLC_FRHOST_BIT15_INT_CLR : WT; bitpos: [7]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT15_INT_CLR    (BIT(7))
+#define SDIO_SLC_FRHOST_BIT15_INT_CLR_M  (SDIO_SLC_FRHOST_BIT15_INT_CLR_V << SDIO_SLC_FRHOST_BIT15_INT_CLR_S)
+#define SDIO_SLC_FRHOST_BIT15_INT_CLR_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT15_INT_CLR_S  7
+/** SDIO_SLC1_RX_START_INT_CLR : WT; bitpos: [8]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_START_INT_CLR    (BIT(8))
+#define SDIO_SLC1_RX_START_INT_CLR_M  (SDIO_SLC1_RX_START_INT_CLR_V << SDIO_SLC1_RX_START_INT_CLR_S)
+#define SDIO_SLC1_RX_START_INT_CLR_V  0x00000001U
+#define SDIO_SLC1_RX_START_INT_CLR_S  8
+/** SDIO_SLC1_TX_START_INT_CLR : WT; bitpos: [9]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_START_INT_CLR    (BIT(9))
+#define SDIO_SLC1_TX_START_INT_CLR_M  (SDIO_SLC1_TX_START_INT_CLR_V << SDIO_SLC1_TX_START_INT_CLR_S)
+#define SDIO_SLC1_TX_START_INT_CLR_V  0x00000001U
+#define SDIO_SLC1_TX_START_INT_CLR_S  9
+/** SDIO_SLC1_RX_UDF_INT_CLR : WT; bitpos: [10]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_UDF_INT_CLR    (BIT(10))
+#define SDIO_SLC1_RX_UDF_INT_CLR_M  (SDIO_SLC1_RX_UDF_INT_CLR_V << SDIO_SLC1_RX_UDF_INT_CLR_S)
+#define SDIO_SLC1_RX_UDF_INT_CLR_V  0x00000001U
+#define SDIO_SLC1_RX_UDF_INT_CLR_S  10
+/** SDIO_SLC1_TX_OVF_INT_CLR : WT; bitpos: [11]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_OVF_INT_CLR    (BIT(11))
+#define SDIO_SLC1_TX_OVF_INT_CLR_M  (SDIO_SLC1_TX_OVF_INT_CLR_V << SDIO_SLC1_TX_OVF_INT_CLR_S)
+#define SDIO_SLC1_TX_OVF_INT_CLR_V  0x00000001U
+#define SDIO_SLC1_TX_OVF_INT_CLR_S  11
+/** SDIO_SLC1_TOKEN0_1TO0_INT_CLR : WT; bitpos: [12]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TOKEN0_1TO0_INT_CLR    (BIT(12))
+#define SDIO_SLC1_TOKEN0_1TO0_INT_CLR_M  (SDIO_SLC1_TOKEN0_1TO0_INT_CLR_V << SDIO_SLC1_TOKEN0_1TO0_INT_CLR_S)
+#define SDIO_SLC1_TOKEN0_1TO0_INT_CLR_V  0x00000001U
+#define SDIO_SLC1_TOKEN0_1TO0_INT_CLR_S  12
+/** SDIO_SLC1_TOKEN1_1TO0_INT_CLR : WT; bitpos: [13]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TOKEN1_1TO0_INT_CLR    (BIT(13))
+#define SDIO_SLC1_TOKEN1_1TO0_INT_CLR_M  (SDIO_SLC1_TOKEN1_1TO0_INT_CLR_V << SDIO_SLC1_TOKEN1_1TO0_INT_CLR_S)
+#define SDIO_SLC1_TOKEN1_1TO0_INT_CLR_V  0x00000001U
+#define SDIO_SLC1_TOKEN1_1TO0_INT_CLR_S  13
+/** SDIO_SLC1_TX_DONE_INT_CLR : WT; bitpos: [14]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_DONE_INT_CLR    (BIT(14))
+#define SDIO_SLC1_TX_DONE_INT_CLR_M  (SDIO_SLC1_TX_DONE_INT_CLR_V << SDIO_SLC1_TX_DONE_INT_CLR_S)
+#define SDIO_SLC1_TX_DONE_INT_CLR_V  0x00000001U
+#define SDIO_SLC1_TX_DONE_INT_CLR_S  14
+/** SDIO_SLC1_TX_SUC_EOF_INT_CLR : WT; bitpos: [15]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_SUC_EOF_INT_CLR    (BIT(15))
+#define SDIO_SLC1_TX_SUC_EOF_INT_CLR_M  (SDIO_SLC1_TX_SUC_EOF_INT_CLR_V << SDIO_SLC1_TX_SUC_EOF_INT_CLR_S)
+#define SDIO_SLC1_TX_SUC_EOF_INT_CLR_V  0x00000001U
+#define SDIO_SLC1_TX_SUC_EOF_INT_CLR_S  15
+/** SDIO_SLC1_RX_DONE_INT_CLR : WT; bitpos: [16]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_DONE_INT_CLR    (BIT(16))
+#define SDIO_SLC1_RX_DONE_INT_CLR_M  (SDIO_SLC1_RX_DONE_INT_CLR_V << SDIO_SLC1_RX_DONE_INT_CLR_S)
+#define SDIO_SLC1_RX_DONE_INT_CLR_V  0x00000001U
+#define SDIO_SLC1_RX_DONE_INT_CLR_S  16
+/** SDIO_SLC1_RX_EOF_INT_CLR : WT; bitpos: [17]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_EOF_INT_CLR    (BIT(17))
+#define SDIO_SLC1_RX_EOF_INT_CLR_M  (SDIO_SLC1_RX_EOF_INT_CLR_V << SDIO_SLC1_RX_EOF_INT_CLR_S)
+#define SDIO_SLC1_RX_EOF_INT_CLR_V  0x00000001U
+#define SDIO_SLC1_RX_EOF_INT_CLR_S  17
+/** SDIO_SLC1_TOHOST_INT_CLR : WT; bitpos: [18]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TOHOST_INT_CLR    (BIT(18))
+#define SDIO_SLC1_TOHOST_INT_CLR_M  (SDIO_SLC1_TOHOST_INT_CLR_V << SDIO_SLC1_TOHOST_INT_CLR_S)
+#define SDIO_SLC1_TOHOST_INT_CLR_V  0x00000001U
+#define SDIO_SLC1_TOHOST_INT_CLR_S  18
+/** SDIO_SLC1_TX_DSCR_ERR_INT_CLR : WT; bitpos: [19]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_DSCR_ERR_INT_CLR    (BIT(19))
+#define SDIO_SLC1_TX_DSCR_ERR_INT_CLR_M  (SDIO_SLC1_TX_DSCR_ERR_INT_CLR_V << SDIO_SLC1_TX_DSCR_ERR_INT_CLR_S)
+#define SDIO_SLC1_TX_DSCR_ERR_INT_CLR_V  0x00000001U
+#define SDIO_SLC1_TX_DSCR_ERR_INT_CLR_S  19
+/** SDIO_SLC1_RX_DSCR_ERR_INT_CLR : WT; bitpos: [20]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_DSCR_ERR_INT_CLR    (BIT(20))
+#define SDIO_SLC1_RX_DSCR_ERR_INT_CLR_M  (SDIO_SLC1_RX_DSCR_ERR_INT_CLR_V << SDIO_SLC1_RX_DSCR_ERR_INT_CLR_S)
+#define SDIO_SLC1_RX_DSCR_ERR_INT_CLR_V  0x00000001U
+#define SDIO_SLC1_RX_DSCR_ERR_INT_CLR_S  20
+/** SDIO_SLC1_TX_DSCR_EMPTY_INT_CLR : WT; bitpos: [21]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_DSCR_EMPTY_INT_CLR    (BIT(21))
+#define SDIO_SLC1_TX_DSCR_EMPTY_INT_CLR_M  (SDIO_SLC1_TX_DSCR_EMPTY_INT_CLR_V << SDIO_SLC1_TX_DSCR_EMPTY_INT_CLR_S)
+#define SDIO_SLC1_TX_DSCR_EMPTY_INT_CLR_V  0x00000001U
+#define SDIO_SLC1_TX_DSCR_EMPTY_INT_CLR_S  21
+/** SDIO_SLC1_HOST_RD_ACK_INT_CLR : WT; bitpos: [22]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_HOST_RD_ACK_INT_CLR    (BIT(22))
+#define SDIO_SLC1_HOST_RD_ACK_INT_CLR_M  (SDIO_SLC1_HOST_RD_ACK_INT_CLR_V << SDIO_SLC1_HOST_RD_ACK_INT_CLR_S)
+#define SDIO_SLC1_HOST_RD_ACK_INT_CLR_V  0x00000001U
+#define SDIO_SLC1_HOST_RD_ACK_INT_CLR_S  22
+/** SDIO_SLC1_WR_RETRY_DONE_INT_CLR : WT; bitpos: [23]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_WR_RETRY_DONE_INT_CLR    (BIT(23))
+#define SDIO_SLC1_WR_RETRY_DONE_INT_CLR_M  (SDIO_SLC1_WR_RETRY_DONE_INT_CLR_V << SDIO_SLC1_WR_RETRY_DONE_INT_CLR_S)
+#define SDIO_SLC1_WR_RETRY_DONE_INT_CLR_V  0x00000001U
+#define SDIO_SLC1_WR_RETRY_DONE_INT_CLR_S  23
+/** SDIO_SLC1_TX_ERR_EOF_INT_CLR : WT; bitpos: [24]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_ERR_EOF_INT_CLR    (BIT(24))
+#define SDIO_SLC1_TX_ERR_EOF_INT_CLR_M  (SDIO_SLC1_TX_ERR_EOF_INT_CLR_V << SDIO_SLC1_TX_ERR_EOF_INT_CLR_S)
+#define SDIO_SLC1_TX_ERR_EOF_INT_CLR_V  0x00000001U
+#define SDIO_SLC1_TX_ERR_EOF_INT_CLR_S  24
+
+/** SDIO_SLCRX_STATUS_REG register
+ *  ******* Description ***********
+ */
+#define SDIO_SLCRX_STATUS_REG (DR_REG_SLC_BASE + 0x24)
+/** SDIO_SLC0_RX_FULL : RO; bitpos: [0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_FULL    (BIT(0))
+#define SDIO_SLC0_RX_FULL_M  (SDIO_SLC0_RX_FULL_V << SDIO_SLC0_RX_FULL_S)
+#define SDIO_SLC0_RX_FULL_V  0x00000001U
+#define SDIO_SLC0_RX_FULL_S  0
+/** SDIO_SLC0_RX_EMPTY : RO; bitpos: [1]; default: 1;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_EMPTY    (BIT(1))
+#define SDIO_SLC0_RX_EMPTY_M  (SDIO_SLC0_RX_EMPTY_V << SDIO_SLC0_RX_EMPTY_S)
+#define SDIO_SLC0_RX_EMPTY_V  0x00000001U
+#define SDIO_SLC0_RX_EMPTY_S  1
+/** SDIO_SLC0_RX_BUF_LEN : RO; bitpos: [15:2]; default: 0;
+ *  the current buffer length when slc0 reads data from rx link
+ */
+#define SDIO_SLC0_RX_BUF_LEN    0x00003FFFU
+#define SDIO_SLC0_RX_BUF_LEN_M  (SDIO_SLC0_RX_BUF_LEN_V << SDIO_SLC0_RX_BUF_LEN_S)
+#define SDIO_SLC0_RX_BUF_LEN_V  0x00003FFFU
+#define SDIO_SLC0_RX_BUF_LEN_S  2
+/** SDIO_SLC1_RX_FULL : RO; bitpos: [16]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_FULL    (BIT(16))
+#define SDIO_SLC1_RX_FULL_M  (SDIO_SLC1_RX_FULL_V << SDIO_SLC1_RX_FULL_S)
+#define SDIO_SLC1_RX_FULL_V  0x00000001U
+#define SDIO_SLC1_RX_FULL_S  16
+/** SDIO_SLC1_RX_EMPTY : RO; bitpos: [17]; default: 1;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_EMPTY    (BIT(17))
+#define SDIO_SLC1_RX_EMPTY_M  (SDIO_SLC1_RX_EMPTY_V << SDIO_SLC1_RX_EMPTY_S)
+#define SDIO_SLC1_RX_EMPTY_V  0x00000001U
+#define SDIO_SLC1_RX_EMPTY_S  17
+/** SDIO_SLC1_RX_BUF_LEN : RO; bitpos: [31:18]; default: 0;
+ *  the current buffer length when slc1 reads data from rx link
+ */
+#define SDIO_SLC1_RX_BUF_LEN    0x00003FFFU
+#define SDIO_SLC1_RX_BUF_LEN_M  (SDIO_SLC1_RX_BUF_LEN_V << SDIO_SLC1_RX_BUF_LEN_S)
+#define SDIO_SLC1_RX_BUF_LEN_V  0x00003FFFU
+#define SDIO_SLC1_RX_BUF_LEN_S  18
+
+/** SDIO_SLC0RXFIFO_PUSH_REG register
+ *  ******* Description ***********
+ */
+#define SDIO_SLC0RXFIFO_PUSH_REG (DR_REG_SLC_BASE + 0x28)
+/** SDIO_SLC0_RXFIFO_WDATA : R/W; bitpos: [8:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RXFIFO_WDATA    0x000001FFU
+#define SDIO_SLC0_RXFIFO_WDATA_M  (SDIO_SLC0_RXFIFO_WDATA_V << SDIO_SLC0_RXFIFO_WDATA_S)
+#define SDIO_SLC0_RXFIFO_WDATA_V  0x000001FFU
+#define SDIO_SLC0_RXFIFO_WDATA_S  0
+/** SDIO_SLC0_RXFIFO_PUSH : R/W/SC; bitpos: [16]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RXFIFO_PUSH    (BIT(16))
+#define SDIO_SLC0_RXFIFO_PUSH_M  (SDIO_SLC0_RXFIFO_PUSH_V << SDIO_SLC0_RXFIFO_PUSH_S)
+#define SDIO_SLC0_RXFIFO_PUSH_V  0x00000001U
+#define SDIO_SLC0_RXFIFO_PUSH_S  16
+
+/** SDIO_SLC1RXFIFO_PUSH_REG register
+ *  reserved
+ */
+#define SDIO_SLC1RXFIFO_PUSH_REG (DR_REG_SLC_BASE + 0x2c)
+/** SDIO_SLC1_RXFIFO_WDATA : R/W; bitpos: [8:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RXFIFO_WDATA    0x000001FFU
+#define SDIO_SLC1_RXFIFO_WDATA_M  (SDIO_SLC1_RXFIFO_WDATA_V << SDIO_SLC1_RXFIFO_WDATA_S)
+#define SDIO_SLC1_RXFIFO_WDATA_V  0x000001FFU
+#define SDIO_SLC1_RXFIFO_WDATA_S  0
+/** SDIO_SLC1_RXFIFO_PUSH : R/W/SC; bitpos: [16]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RXFIFO_PUSH    (BIT(16))
+#define SDIO_SLC1_RXFIFO_PUSH_M  (SDIO_SLC1_RXFIFO_PUSH_V << SDIO_SLC1_RXFIFO_PUSH_S)
+#define SDIO_SLC1_RXFIFO_PUSH_V  0x00000001U
+#define SDIO_SLC1_RXFIFO_PUSH_S  16
+
+/** SDIO_SLCTX_STATUS_REG register
+ *  ******* Description ***********
+ */
+#define SDIO_SLCTX_STATUS_REG (DR_REG_SLC_BASE + 0x30)
+/** SDIO_SLC0_TX_FULL : RO; bitpos: [0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_FULL    (BIT(0))
+#define SDIO_SLC0_TX_FULL_M  (SDIO_SLC0_TX_FULL_V << SDIO_SLC0_TX_FULL_S)
+#define SDIO_SLC0_TX_FULL_V  0x00000001U
+#define SDIO_SLC0_TX_FULL_S  0
+/** SDIO_SLC0_TX_EMPTY : RO; bitpos: [1]; default: 1;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_EMPTY    (BIT(1))
+#define SDIO_SLC0_TX_EMPTY_M  (SDIO_SLC0_TX_EMPTY_V << SDIO_SLC0_TX_EMPTY_S)
+#define SDIO_SLC0_TX_EMPTY_V  0x00000001U
+#define SDIO_SLC0_TX_EMPTY_S  1
+/** SDIO_SLC1_TX_FULL : RO; bitpos: [16]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_FULL    (BIT(16))
+#define SDIO_SLC1_TX_FULL_M  (SDIO_SLC1_TX_FULL_V << SDIO_SLC1_TX_FULL_S)
+#define SDIO_SLC1_TX_FULL_V  0x00000001U
+#define SDIO_SLC1_TX_FULL_S  16
+/** SDIO_SLC1_TX_EMPTY : RO; bitpos: [17]; default: 1;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_EMPTY    (BIT(17))
+#define SDIO_SLC1_TX_EMPTY_M  (SDIO_SLC1_TX_EMPTY_V << SDIO_SLC1_TX_EMPTY_S)
+#define SDIO_SLC1_TX_EMPTY_V  0x00000001U
+#define SDIO_SLC1_TX_EMPTY_S  17
+
+/** SDIO_SLC0TXFIFO_POP_REG register
+ *  reserved
+ */
+#define SDIO_SLC0TXFIFO_POP_REG (DR_REG_SLC_BASE + 0x34)
+/** SDIO_SLC0_TXFIFO_RDATA : RO; bitpos: [10:0]; default: 1024;
+ *  reserved
+ */
+#define SDIO_SLC0_TXFIFO_RDATA    0x000007FFU
+#define SDIO_SLC0_TXFIFO_RDATA_M  (SDIO_SLC0_TXFIFO_RDATA_V << SDIO_SLC0_TXFIFO_RDATA_S)
+#define SDIO_SLC0_TXFIFO_RDATA_V  0x000007FFU
+#define SDIO_SLC0_TXFIFO_RDATA_S  0
+/** SDIO_SLC0_TXFIFO_POP : R/W/SC; bitpos: [16]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TXFIFO_POP    (BIT(16))
+#define SDIO_SLC0_TXFIFO_POP_M  (SDIO_SLC0_TXFIFO_POP_V << SDIO_SLC0_TXFIFO_POP_S)
+#define SDIO_SLC0_TXFIFO_POP_V  0x00000001U
+#define SDIO_SLC0_TXFIFO_POP_S  16
+
+/** SDIO_SLC1TXFIFO_POP_REG register
+ *  reserved
+ */
+#define SDIO_SLC1TXFIFO_POP_REG (DR_REG_SLC_BASE + 0x38)
+/** SDIO_SLC1_TXFIFO_RDATA : RO; bitpos: [10:0]; default: 1024;
+ *  reserved
+ */
+#define SDIO_SLC1_TXFIFO_RDATA    0x000007FFU
+#define SDIO_SLC1_TXFIFO_RDATA_M  (SDIO_SLC1_TXFIFO_RDATA_V << SDIO_SLC1_TXFIFO_RDATA_S)
+#define SDIO_SLC1_TXFIFO_RDATA_V  0x000007FFU
+#define SDIO_SLC1_TXFIFO_RDATA_S  0
+/** SDIO_SLC1_TXFIFO_POP : R/W/SC; bitpos: [16]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TXFIFO_POP    (BIT(16))
+#define SDIO_SLC1_TXFIFO_POP_M  (SDIO_SLC1_TXFIFO_POP_V << SDIO_SLC1_TXFIFO_POP_S)
+#define SDIO_SLC1_TXFIFO_POP_V  0x00000001U
+#define SDIO_SLC1_TXFIFO_POP_S  16
+
+/** SDIO_SLC0RX_LINK_REG register
+ *  reserved
+ */
+#define SDIO_SLC0RX_LINK_REG (DR_REG_SLC_BASE + 0x3c)
+/** SDIO_SLC0_RXLINK_STOP : R/W/SC; bitpos: [28]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RXLINK_STOP    (BIT(28))
+#define SDIO_SLC0_RXLINK_STOP_M  (SDIO_SLC0_RXLINK_STOP_V << SDIO_SLC0_RXLINK_STOP_S)
+#define SDIO_SLC0_RXLINK_STOP_V  0x00000001U
+#define SDIO_SLC0_RXLINK_STOP_S  28
+/** SDIO_SLC0_RXLINK_START : R/W/SC; bitpos: [29]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RXLINK_START    (BIT(29))
+#define SDIO_SLC0_RXLINK_START_M  (SDIO_SLC0_RXLINK_START_V << SDIO_SLC0_RXLINK_START_S)
+#define SDIO_SLC0_RXLINK_START_V  0x00000001U
+#define SDIO_SLC0_RXLINK_START_S  29
+/** SDIO_SLC0_RXLINK_RESTART : R/W/SC; bitpos: [30]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RXLINK_RESTART    (BIT(30))
+#define SDIO_SLC0_RXLINK_RESTART_M  (SDIO_SLC0_RXLINK_RESTART_V << SDIO_SLC0_RXLINK_RESTART_S)
+#define SDIO_SLC0_RXLINK_RESTART_V  0x00000001U
+#define SDIO_SLC0_RXLINK_RESTART_S  30
+/** SDIO_SLC0_RXLINK_PARK : RO; bitpos: [31]; default: 1;
+ *  reserved
+ */
+#define SDIO_SLC0_RXLINK_PARK    (BIT(31))
+#define SDIO_SLC0_RXLINK_PARK_M  (SDIO_SLC0_RXLINK_PARK_V << SDIO_SLC0_RXLINK_PARK_S)
+#define SDIO_SLC0_RXLINK_PARK_V  0x00000001U
+#define SDIO_SLC0_RXLINK_PARK_S  31
+
+/** SDIO_SLC0RX_LINK_ADDR_REG register
+ *  reserved
+ */
+#define SDIO_SLC0RX_LINK_ADDR_REG (DR_REG_SLC_BASE + 0x40)
+/** SDIO_SLC0_RXLINK_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RXLINK_ADDR    0xFFFFFFFFU
+#define SDIO_SLC0_RXLINK_ADDR_M  (SDIO_SLC0_RXLINK_ADDR_V << SDIO_SLC0_RXLINK_ADDR_S)
+#define SDIO_SLC0_RXLINK_ADDR_V  0xFFFFFFFFU
+#define SDIO_SLC0_RXLINK_ADDR_S  0
+
+/** SDIO_SLC0TX_LINK_REG register
+ *  reserved
+ */
+#define SDIO_SLC0TX_LINK_REG (DR_REG_SLC_BASE + 0x44)
+/** SDIO_SLC0_TXLINK_STOP : R/W/SC; bitpos: [28]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TXLINK_STOP    (BIT(28))
+#define SDIO_SLC0_TXLINK_STOP_M  (SDIO_SLC0_TXLINK_STOP_V << SDIO_SLC0_TXLINK_STOP_S)
+#define SDIO_SLC0_TXLINK_STOP_V  0x00000001U
+#define SDIO_SLC0_TXLINK_STOP_S  28
+/** SDIO_SLC0_TXLINK_START : R/W/SC; bitpos: [29]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TXLINK_START    (BIT(29))
+#define SDIO_SLC0_TXLINK_START_M  (SDIO_SLC0_TXLINK_START_V << SDIO_SLC0_TXLINK_START_S)
+#define SDIO_SLC0_TXLINK_START_V  0x00000001U
+#define SDIO_SLC0_TXLINK_START_S  29
+/** SDIO_SLC0_TXLINK_RESTART : R/W/SC; bitpos: [30]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TXLINK_RESTART    (BIT(30))
+#define SDIO_SLC0_TXLINK_RESTART_M  (SDIO_SLC0_TXLINK_RESTART_V << SDIO_SLC0_TXLINK_RESTART_S)
+#define SDIO_SLC0_TXLINK_RESTART_V  0x00000001U
+#define SDIO_SLC0_TXLINK_RESTART_S  30
+/** SDIO_SLC0_TXLINK_PARK : RO; bitpos: [31]; default: 1;
+ *  reserved
+ */
+#define SDIO_SLC0_TXLINK_PARK    (BIT(31))
+#define SDIO_SLC0_TXLINK_PARK_M  (SDIO_SLC0_TXLINK_PARK_V << SDIO_SLC0_TXLINK_PARK_S)
+#define SDIO_SLC0_TXLINK_PARK_V  0x00000001U
+#define SDIO_SLC0_TXLINK_PARK_S  31
+
+/** SDIO_SLC0TX_LINK_ADDR_REG register
+ *  reserved
+ */
+#define SDIO_SLC0TX_LINK_ADDR_REG (DR_REG_SLC_BASE + 0x48)
+/** SDIO_SLC0_TXLINK_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TXLINK_ADDR    0xFFFFFFFFU
+#define SDIO_SLC0_TXLINK_ADDR_M  (SDIO_SLC0_TXLINK_ADDR_V << SDIO_SLC0_TXLINK_ADDR_S)
+#define SDIO_SLC0_TXLINK_ADDR_V  0xFFFFFFFFU
+#define SDIO_SLC0_TXLINK_ADDR_S  0
+
+/** SDIO_SLC1RX_LINK_REG register
+ *  reserved
+ */
+#define SDIO_SLC1RX_LINK_REG (DR_REG_SLC_BASE + 0x4c)
+/** SDIO_SLC1_BT_PACKET : R/W; bitpos: [20]; default: 1;
+ *  reserved
+ */
+#define SDIO_SLC1_BT_PACKET    (BIT(20))
+#define SDIO_SLC1_BT_PACKET_M  (SDIO_SLC1_BT_PACKET_V << SDIO_SLC1_BT_PACKET_S)
+#define SDIO_SLC1_BT_PACKET_V  0x00000001U
+#define SDIO_SLC1_BT_PACKET_S  20
+/** SDIO_SLC1_RXLINK_STOP : R/W/SC; bitpos: [28]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RXLINK_STOP    (BIT(28))
+#define SDIO_SLC1_RXLINK_STOP_M  (SDIO_SLC1_RXLINK_STOP_V << SDIO_SLC1_RXLINK_STOP_S)
+#define SDIO_SLC1_RXLINK_STOP_V  0x00000001U
+#define SDIO_SLC1_RXLINK_STOP_S  28
+/** SDIO_SLC1_RXLINK_START : R/W/SC; bitpos: [29]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RXLINK_START    (BIT(29))
+#define SDIO_SLC1_RXLINK_START_M  (SDIO_SLC1_RXLINK_START_V << SDIO_SLC1_RXLINK_START_S)
+#define SDIO_SLC1_RXLINK_START_V  0x00000001U
+#define SDIO_SLC1_RXLINK_START_S  29
+/** SDIO_SLC1_RXLINK_RESTART : R/W/SC; bitpos: [30]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RXLINK_RESTART    (BIT(30))
+#define SDIO_SLC1_RXLINK_RESTART_M  (SDIO_SLC1_RXLINK_RESTART_V << SDIO_SLC1_RXLINK_RESTART_S)
+#define SDIO_SLC1_RXLINK_RESTART_V  0x00000001U
+#define SDIO_SLC1_RXLINK_RESTART_S  30
+/** SDIO_SLC1_RXLINK_PARK : RO; bitpos: [31]; default: 1;
+ *  reserved
+ */
+#define SDIO_SLC1_RXLINK_PARK    (BIT(31))
+#define SDIO_SLC1_RXLINK_PARK_M  (SDIO_SLC1_RXLINK_PARK_V << SDIO_SLC1_RXLINK_PARK_S)
+#define SDIO_SLC1_RXLINK_PARK_V  0x00000001U
+#define SDIO_SLC1_RXLINK_PARK_S  31
+
+/** SDIO_SLC1RX_LINK_ADDR_REG register
+ *  reserved
+ */
+#define SDIO_SLC1RX_LINK_ADDR_REG (DR_REG_SLC_BASE + 0x50)
+/** SDIO_SLC1_RXLINK_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RXLINK_ADDR    0xFFFFFFFFU
+#define SDIO_SLC1_RXLINK_ADDR_M  (SDIO_SLC1_RXLINK_ADDR_V << SDIO_SLC1_RXLINK_ADDR_S)
+#define SDIO_SLC1_RXLINK_ADDR_V  0xFFFFFFFFU
+#define SDIO_SLC1_RXLINK_ADDR_S  0
+
+/** SDIO_SLC1TX_LINK_REG register
+ *  reserved
+ */
+#define SDIO_SLC1TX_LINK_REG (DR_REG_SLC_BASE + 0x54)
+/** SDIO_SLC1_TXLINK_STOP : R/W/SC; bitpos: [28]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TXLINK_STOP    (BIT(28))
+#define SDIO_SLC1_TXLINK_STOP_M  (SDIO_SLC1_TXLINK_STOP_V << SDIO_SLC1_TXLINK_STOP_S)
+#define SDIO_SLC1_TXLINK_STOP_V  0x00000001U
+#define SDIO_SLC1_TXLINK_STOP_S  28
+/** SDIO_SLC1_TXLINK_START : R/W/SC; bitpos: [29]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TXLINK_START    (BIT(29))
+#define SDIO_SLC1_TXLINK_START_M  (SDIO_SLC1_TXLINK_START_V << SDIO_SLC1_TXLINK_START_S)
+#define SDIO_SLC1_TXLINK_START_V  0x00000001U
+#define SDIO_SLC1_TXLINK_START_S  29
+/** SDIO_SLC1_TXLINK_RESTART : R/W/SC; bitpos: [30]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TXLINK_RESTART    (BIT(30))
+#define SDIO_SLC1_TXLINK_RESTART_M  (SDIO_SLC1_TXLINK_RESTART_V << SDIO_SLC1_TXLINK_RESTART_S)
+#define SDIO_SLC1_TXLINK_RESTART_V  0x00000001U
+#define SDIO_SLC1_TXLINK_RESTART_S  30
+/** SDIO_SLC1_TXLINK_PARK : RO; bitpos: [31]; default: 1;
+ *  reserved
+ */
+#define SDIO_SLC1_TXLINK_PARK    (BIT(31))
+#define SDIO_SLC1_TXLINK_PARK_M  (SDIO_SLC1_TXLINK_PARK_V << SDIO_SLC1_TXLINK_PARK_S)
+#define SDIO_SLC1_TXLINK_PARK_V  0x00000001U
+#define SDIO_SLC1_TXLINK_PARK_S  31
+
+/** SDIO_SLC1TX_LINK_ADDR_REG register
+ *  reserved
+ */
+#define SDIO_SLC1TX_LINK_ADDR_REG (DR_REG_SLC_BASE + 0x58)
+/** SDIO_SLC1_TXLINK_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TXLINK_ADDR    0xFFFFFFFFU
+#define SDIO_SLC1_TXLINK_ADDR_M  (SDIO_SLC1_TXLINK_ADDR_V << SDIO_SLC1_TXLINK_ADDR_S)
+#define SDIO_SLC1_TXLINK_ADDR_V  0xFFFFFFFFU
+#define SDIO_SLC1_TXLINK_ADDR_S  0
+
+/** SDIO_SLCINTVEC_TOHOST_REG register
+ *  reserved
+ */
+#define SDIO_SLCINTVEC_TOHOST_REG (DR_REG_SLC_BASE + 0x5c)
+/** SDIO_SLC0_TOHOST_INTVEC : WT; bitpos: [7:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TOHOST_INTVEC    0x000000FFU
+#define SDIO_SLC0_TOHOST_INTVEC_M  (SDIO_SLC0_TOHOST_INTVEC_V << SDIO_SLC0_TOHOST_INTVEC_S)
+#define SDIO_SLC0_TOHOST_INTVEC_V  0x000000FFU
+#define SDIO_SLC0_TOHOST_INTVEC_S  0
+/** SDIO_SLC1_TOHOST_INTVEC : WT; bitpos: [23:16]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TOHOST_INTVEC    0x000000FFU
+#define SDIO_SLC1_TOHOST_INTVEC_M  (SDIO_SLC1_TOHOST_INTVEC_V << SDIO_SLC1_TOHOST_INTVEC_S)
+#define SDIO_SLC1_TOHOST_INTVEC_V  0x000000FFU
+#define SDIO_SLC1_TOHOST_INTVEC_S  16
+
+/** SDIO_SLC0TOKEN0_REG register
+ *  reserved
+ */
+#define SDIO_SLC0TOKEN0_REG (DR_REG_SLC_BASE + 0x60)
+/** SDIO_SLC0_TOKEN0_WDATA : WT; bitpos: [11:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TOKEN0_WDATA    0x00000FFFU
+#define SDIO_SLC0_TOKEN0_WDATA_M  (SDIO_SLC0_TOKEN0_WDATA_V << SDIO_SLC0_TOKEN0_WDATA_S)
+#define SDIO_SLC0_TOKEN0_WDATA_V  0x00000FFFU
+#define SDIO_SLC0_TOKEN0_WDATA_S  0
+/** SDIO_SLC0_TOKEN0_WR : WT; bitpos: [12]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TOKEN0_WR    (BIT(12))
+#define SDIO_SLC0_TOKEN0_WR_M  (SDIO_SLC0_TOKEN0_WR_V << SDIO_SLC0_TOKEN0_WR_S)
+#define SDIO_SLC0_TOKEN0_WR_V  0x00000001U
+#define SDIO_SLC0_TOKEN0_WR_S  12
+/** SDIO_SLC0_TOKEN0_INC : WT; bitpos: [13]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TOKEN0_INC    (BIT(13))
+#define SDIO_SLC0_TOKEN0_INC_M  (SDIO_SLC0_TOKEN0_INC_V << SDIO_SLC0_TOKEN0_INC_S)
+#define SDIO_SLC0_TOKEN0_INC_V  0x00000001U
+#define SDIO_SLC0_TOKEN0_INC_S  13
+/** SDIO_SLC0_TOKEN0_INC_MORE : WT; bitpos: [14]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TOKEN0_INC_MORE    (BIT(14))
+#define SDIO_SLC0_TOKEN0_INC_MORE_M  (SDIO_SLC0_TOKEN0_INC_MORE_V << SDIO_SLC0_TOKEN0_INC_MORE_S)
+#define SDIO_SLC0_TOKEN0_INC_MORE_V  0x00000001U
+#define SDIO_SLC0_TOKEN0_INC_MORE_S  14
+/** SDIO_SLC0_TOKEN0 : RO; bitpos: [27:16]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TOKEN0    0x00000FFFU
+#define SDIO_SLC0_TOKEN0_M  (SDIO_SLC0_TOKEN0_V << SDIO_SLC0_TOKEN0_S)
+#define SDIO_SLC0_TOKEN0_V  0x00000FFFU
+#define SDIO_SLC0_TOKEN0_S  16
+
+/** SDIO_SLC0TOKEN1_REG register
+ *  reserved
+ */
+#define SDIO_SLC0TOKEN1_REG (DR_REG_SLC_BASE + 0x64)
+/** SDIO_SLC0_TOKEN1_WDATA : WT; bitpos: [11:0]; default: 0;
+ *  slc0 token1 wdata
+ */
+#define SDIO_SLC0_TOKEN1_WDATA    0x00000FFFU
+#define SDIO_SLC0_TOKEN1_WDATA_M  (SDIO_SLC0_TOKEN1_WDATA_V << SDIO_SLC0_TOKEN1_WDATA_S)
+#define SDIO_SLC0_TOKEN1_WDATA_V  0x00000FFFU
+#define SDIO_SLC0_TOKEN1_WDATA_S  0
+/** SDIO_SLC0_TOKEN1_WR : WT; bitpos: [12]; default: 0;
+ *  update slc0_token1_wdata into slc0 token1
+ */
+#define SDIO_SLC0_TOKEN1_WR    (BIT(12))
+#define SDIO_SLC0_TOKEN1_WR_M  (SDIO_SLC0_TOKEN1_WR_V << SDIO_SLC0_TOKEN1_WR_S)
+#define SDIO_SLC0_TOKEN1_WR_V  0x00000001U
+#define SDIO_SLC0_TOKEN1_WR_S  12
+/** SDIO_SLC0_TOKEN1_INC : WT; bitpos: [13]; default: 0;
+ *  slc0_token1 becomes to 1 when auto clear slc0_token1, else add 1 to slc0_token1
+ */
+#define SDIO_SLC0_TOKEN1_INC    (BIT(13))
+#define SDIO_SLC0_TOKEN1_INC_M  (SDIO_SLC0_TOKEN1_INC_V << SDIO_SLC0_TOKEN1_INC_S)
+#define SDIO_SLC0_TOKEN1_INC_V  0x00000001U
+#define SDIO_SLC0_TOKEN1_INC_S  13
+/** SDIO_SLC0_TOKEN1_INC_MORE : WT; bitpos: [14]; default: 0;
+ *  slc0_token1 becomes to slc0_token1_wdata when auto clear slc0_token1, else add
+ *  slc0_token1_wdata to slc0_token1
+ */
+#define SDIO_SLC0_TOKEN1_INC_MORE    (BIT(14))
+#define SDIO_SLC0_TOKEN1_INC_MORE_M  (SDIO_SLC0_TOKEN1_INC_MORE_V << SDIO_SLC0_TOKEN1_INC_MORE_S)
+#define SDIO_SLC0_TOKEN1_INC_MORE_V  0x00000001U
+#define SDIO_SLC0_TOKEN1_INC_MORE_S  14
+/** SDIO_SLC0_TOKEN1 : RO; bitpos: [27:16]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TOKEN1    0x00000FFFU
+#define SDIO_SLC0_TOKEN1_M  (SDIO_SLC0_TOKEN1_V << SDIO_SLC0_TOKEN1_S)
+#define SDIO_SLC0_TOKEN1_V  0x00000FFFU
+#define SDIO_SLC0_TOKEN1_S  16
+
+/** SDIO_SLC1TOKEN0_REG register
+ *  ******* Description ***********
+ */
+#define SDIO_SLC1TOKEN0_REG (DR_REG_SLC_BASE + 0x68)
+/** SDIO_SLC1_TOKEN0_WDATA : WT; bitpos: [11:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TOKEN0_WDATA    0x00000FFFU
+#define SDIO_SLC1_TOKEN0_WDATA_M  (SDIO_SLC1_TOKEN0_WDATA_V << SDIO_SLC1_TOKEN0_WDATA_S)
+#define SDIO_SLC1_TOKEN0_WDATA_V  0x00000FFFU
+#define SDIO_SLC1_TOKEN0_WDATA_S  0
+/** SDIO_SLC1_TOKEN0_WR : WT; bitpos: [12]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TOKEN0_WR    (BIT(12))
+#define SDIO_SLC1_TOKEN0_WR_M  (SDIO_SLC1_TOKEN0_WR_V << SDIO_SLC1_TOKEN0_WR_S)
+#define SDIO_SLC1_TOKEN0_WR_V  0x00000001U
+#define SDIO_SLC1_TOKEN0_WR_S  12
+/** SDIO_SLC1_TOKEN0_INC : WT; bitpos: [13]; default: 0;
+ *  Add 1 to  slc1_token0
+ */
+#define SDIO_SLC1_TOKEN0_INC    (BIT(13))
+#define SDIO_SLC1_TOKEN0_INC_M  (SDIO_SLC1_TOKEN0_INC_V << SDIO_SLC1_TOKEN0_INC_S)
+#define SDIO_SLC1_TOKEN0_INC_V  0x00000001U
+#define SDIO_SLC1_TOKEN0_INC_S  13
+/** SDIO_SLC1_TOKEN0_INC_MORE : WT; bitpos: [14]; default: 0;
+ *  Add  slc1_token0_wdata to  slc1_token0
+ */
+#define SDIO_SLC1_TOKEN0_INC_MORE    (BIT(14))
+#define SDIO_SLC1_TOKEN0_INC_MORE_M  (SDIO_SLC1_TOKEN0_INC_MORE_V << SDIO_SLC1_TOKEN0_INC_MORE_S)
+#define SDIO_SLC1_TOKEN0_INC_MORE_V  0x00000001U
+#define SDIO_SLC1_TOKEN0_INC_MORE_S  14
+/** SDIO_SLC1_TOKEN0 : RO; bitpos: [27:16]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TOKEN0    0x00000FFFU
+#define SDIO_SLC1_TOKEN0_M  (SDIO_SLC1_TOKEN0_V << SDIO_SLC1_TOKEN0_S)
+#define SDIO_SLC1_TOKEN0_V  0x00000FFFU
+#define SDIO_SLC1_TOKEN0_S  16
+
+/** SDIO_SLC1TOKEN1_REG register
+ *  reserved
+ */
+#define SDIO_SLC1TOKEN1_REG (DR_REG_SLC_BASE + 0x6c)
+/** SDIO_SLC1_TOKEN1_WDATA : WT; bitpos: [11:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TOKEN1_WDATA    0x00000FFFU
+#define SDIO_SLC1_TOKEN1_WDATA_M  (SDIO_SLC1_TOKEN1_WDATA_V << SDIO_SLC1_TOKEN1_WDATA_S)
+#define SDIO_SLC1_TOKEN1_WDATA_V  0x00000FFFU
+#define SDIO_SLC1_TOKEN1_WDATA_S  0
+/** SDIO_SLC1_TOKEN1_WR : WT; bitpos: [12]; default: 0;
+ *  update slc1_token1_wdata into slc1 token1
+ */
+#define SDIO_SLC1_TOKEN1_WR    (BIT(12))
+#define SDIO_SLC1_TOKEN1_WR_M  (SDIO_SLC1_TOKEN1_WR_V << SDIO_SLC1_TOKEN1_WR_S)
+#define SDIO_SLC1_TOKEN1_WR_V  0x00000001U
+#define SDIO_SLC1_TOKEN1_WR_S  12
+/** SDIO_SLC1_TOKEN1_INC : WT; bitpos: [13]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TOKEN1_INC    (BIT(13))
+#define SDIO_SLC1_TOKEN1_INC_M  (SDIO_SLC1_TOKEN1_INC_V << SDIO_SLC1_TOKEN1_INC_S)
+#define SDIO_SLC1_TOKEN1_INC_V  0x00000001U
+#define SDIO_SLC1_TOKEN1_INC_S  13
+/** SDIO_SLC1_TOKEN1_INC_MORE : WT; bitpos: [14]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TOKEN1_INC_MORE    (BIT(14))
+#define SDIO_SLC1_TOKEN1_INC_MORE_M  (SDIO_SLC1_TOKEN1_INC_MORE_V << SDIO_SLC1_TOKEN1_INC_MORE_S)
+#define SDIO_SLC1_TOKEN1_INC_MORE_V  0x00000001U
+#define SDIO_SLC1_TOKEN1_INC_MORE_S  14
+/** SDIO_SLC1_TOKEN1 : RO; bitpos: [27:16]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TOKEN1    0x00000FFFU
+#define SDIO_SLC1_TOKEN1_M  (SDIO_SLC1_TOKEN1_V << SDIO_SLC1_TOKEN1_S)
+#define SDIO_SLC1_TOKEN1_V  0x00000FFFU
+#define SDIO_SLC1_TOKEN1_S  16
+
+/** SDIO_SLCCONF1_REG register
+ *  reserved
+ */
+#define SDIO_SLCCONF1_REG (DR_REG_SLC_BASE + 0x70)
+/** SDIO_SLC0_CHECK_OWNER : R/W; bitpos: [0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_CHECK_OWNER    (BIT(0))
+#define SDIO_SLC0_CHECK_OWNER_M  (SDIO_SLC0_CHECK_OWNER_V << SDIO_SLC0_CHECK_OWNER_S)
+#define SDIO_SLC0_CHECK_OWNER_V  0x00000001U
+#define SDIO_SLC0_CHECK_OWNER_S  0
+/** SDIO_SLC0_TX_CHECK_SUM_EN : R/W; bitpos: [1]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_CHECK_SUM_EN    (BIT(1))
+#define SDIO_SLC0_TX_CHECK_SUM_EN_M  (SDIO_SLC0_TX_CHECK_SUM_EN_V << SDIO_SLC0_TX_CHECK_SUM_EN_S)
+#define SDIO_SLC0_TX_CHECK_SUM_EN_V  0x00000001U
+#define SDIO_SLC0_TX_CHECK_SUM_EN_S  1
+/** SDIO_SLC0_RX_CHECK_SUM_EN : R/W; bitpos: [2]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_CHECK_SUM_EN    (BIT(2))
+#define SDIO_SLC0_RX_CHECK_SUM_EN_M  (SDIO_SLC0_RX_CHECK_SUM_EN_V << SDIO_SLC0_RX_CHECK_SUM_EN_S)
+#define SDIO_SLC0_RX_CHECK_SUM_EN_V  0x00000001U
+#define SDIO_SLC0_RX_CHECK_SUM_EN_S  2
+/** SDIO_SDIO_CMD_HOLD_EN : R/W; bitpos: [3]; default: 1;
+ *  reserved
+ */
+#define SDIO_SDIO_CMD_HOLD_EN    (BIT(3))
+#define SDIO_SDIO_CMD_HOLD_EN_M  (SDIO_SDIO_CMD_HOLD_EN_V << SDIO_SDIO_CMD_HOLD_EN_S)
+#define SDIO_SDIO_CMD_HOLD_EN_V  0x00000001U
+#define SDIO_SDIO_CMD_HOLD_EN_S  3
+/** SDIO_SLC0_LEN_AUTO_CLR : R/W; bitpos: [4]; default: 1;
+ *  reserved
+ */
+#define SDIO_SLC0_LEN_AUTO_CLR    (BIT(4))
+#define SDIO_SLC0_LEN_AUTO_CLR_M  (SDIO_SLC0_LEN_AUTO_CLR_V << SDIO_SLC0_LEN_AUTO_CLR_S)
+#define SDIO_SLC0_LEN_AUTO_CLR_V  0x00000001U
+#define SDIO_SLC0_LEN_AUTO_CLR_S  4
+/** SDIO_SLC0_TX_STITCH_EN : R/W; bitpos: [5]; default: 1;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_STITCH_EN    (BIT(5))
+#define SDIO_SLC0_TX_STITCH_EN_M  (SDIO_SLC0_TX_STITCH_EN_V << SDIO_SLC0_TX_STITCH_EN_S)
+#define SDIO_SLC0_TX_STITCH_EN_V  0x00000001U
+#define SDIO_SLC0_TX_STITCH_EN_S  5
+/** SDIO_SLC0_RX_STITCH_EN : R/W; bitpos: [6]; default: 1;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_STITCH_EN    (BIT(6))
+#define SDIO_SLC0_RX_STITCH_EN_M  (SDIO_SLC0_RX_STITCH_EN_V << SDIO_SLC0_RX_STITCH_EN_S)
+#define SDIO_SLC0_RX_STITCH_EN_V  0x00000001U
+#define SDIO_SLC0_RX_STITCH_EN_S  6
+/** SDIO_SLC1_CHECK_OWNER : R/W; bitpos: [16]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_CHECK_OWNER    (BIT(16))
+#define SDIO_SLC1_CHECK_OWNER_M  (SDIO_SLC1_CHECK_OWNER_V << SDIO_SLC1_CHECK_OWNER_S)
+#define SDIO_SLC1_CHECK_OWNER_V  0x00000001U
+#define SDIO_SLC1_CHECK_OWNER_S  16
+/** SDIO_SLC1_TX_CHECK_SUM_EN : R/W; bitpos: [17]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_CHECK_SUM_EN    (BIT(17))
+#define SDIO_SLC1_TX_CHECK_SUM_EN_M  (SDIO_SLC1_TX_CHECK_SUM_EN_V << SDIO_SLC1_TX_CHECK_SUM_EN_S)
+#define SDIO_SLC1_TX_CHECK_SUM_EN_V  0x00000001U
+#define SDIO_SLC1_TX_CHECK_SUM_EN_S  17
+/** SDIO_SLC1_RX_CHECK_SUM_EN : R/W; bitpos: [18]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_CHECK_SUM_EN    (BIT(18))
+#define SDIO_SLC1_RX_CHECK_SUM_EN_M  (SDIO_SLC1_RX_CHECK_SUM_EN_V << SDIO_SLC1_RX_CHECK_SUM_EN_S)
+#define SDIO_SLC1_RX_CHECK_SUM_EN_V  0x00000001U
+#define SDIO_SLC1_RX_CHECK_SUM_EN_S  18
+/** SDIO_HOST_INT_LEVEL_SEL : R/W; bitpos: [19]; default: 0;
+ *  reserved
+ */
+#define SDIO_HOST_INT_LEVEL_SEL    (BIT(19))
+#define SDIO_HOST_INT_LEVEL_SEL_M  (SDIO_HOST_INT_LEVEL_SEL_V << SDIO_HOST_INT_LEVEL_SEL_S)
+#define SDIO_HOST_INT_LEVEL_SEL_V  0x00000001U
+#define SDIO_HOST_INT_LEVEL_SEL_S  19
+/** SDIO_SLC1_TX_STITCH_EN : R/W; bitpos: [20]; default: 1;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_STITCH_EN    (BIT(20))
+#define SDIO_SLC1_TX_STITCH_EN_M  (SDIO_SLC1_TX_STITCH_EN_V << SDIO_SLC1_TX_STITCH_EN_S)
+#define SDIO_SLC1_TX_STITCH_EN_V  0x00000001U
+#define SDIO_SLC1_TX_STITCH_EN_S  20
+/** SDIO_SLC1_RX_STITCH_EN : R/W; bitpos: [21]; default: 1;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_STITCH_EN    (BIT(21))
+#define SDIO_SLC1_RX_STITCH_EN_M  (SDIO_SLC1_RX_STITCH_EN_V << SDIO_SLC1_RX_STITCH_EN_S)
+#define SDIO_SLC1_RX_STITCH_EN_V  0x00000001U
+#define SDIO_SLC1_RX_STITCH_EN_S  21
+/** SDIO_SDIO_CLK_EN : R/W; bitpos: [22]; default: 0;
+ *  reserved
+ */
+#define SDIO_SDIO_CLK_EN    (BIT(22))
+#define SDIO_SDIO_CLK_EN_M  (SDIO_SDIO_CLK_EN_V << SDIO_SDIO_CLK_EN_S)
+#define SDIO_SDIO_CLK_EN_V  0x00000001U
+#define SDIO_SDIO_CLK_EN_S  22
+
+/** SDIO_SLC0_STATE0_REG register
+ *  reserved
+ */
+#define SDIO_SLC0_STATE0_REG (DR_REG_SLC_BASE + 0x74)
+/** SDIO_SLC0_STATE0 : RO; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_STATE0    0xFFFFFFFFU
+#define SDIO_SLC0_STATE0_M  (SDIO_SLC0_STATE0_V << SDIO_SLC0_STATE0_S)
+#define SDIO_SLC0_STATE0_V  0xFFFFFFFFU
+#define SDIO_SLC0_STATE0_S  0
+
+/** SDIO_SLC0_STATE1_REG register
+ *  ******* Description ***********
+ */
+#define SDIO_SLC0_STATE1_REG (DR_REG_SLC_BASE + 0x78)
+/** SDIO_SLC0_STATE1 : RO; bitpos: [31:0]; default: 0;
+ *  [18:0] the current rx descriptor address, [20:19] rx_dscr fsm state, [23:21]
+ *  rx_link fsm state, [30:24] rx_fifo_cnt
+ */
+#define SDIO_SLC0_STATE1    0xFFFFFFFFU
+#define SDIO_SLC0_STATE1_M  (SDIO_SLC0_STATE1_V << SDIO_SLC0_STATE1_S)
+#define SDIO_SLC0_STATE1_V  0xFFFFFFFFU
+#define SDIO_SLC0_STATE1_S  0
+
+/** SDIO_SLC1_STATE0_REG register
+ *  ******* Description ***********
+ */
+#define SDIO_SLC1_STATE0_REG (DR_REG_SLC_BASE + 0x7c)
+/** SDIO_SLC1_STATE0 : RO; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_STATE0    0xFFFFFFFFU
+#define SDIO_SLC1_STATE0_M  (SDIO_SLC1_STATE0_V << SDIO_SLC1_STATE0_S)
+#define SDIO_SLC1_STATE0_V  0xFFFFFFFFU
+#define SDIO_SLC1_STATE0_S  0
+
+/** SDIO_SLC1_STATE1_REG register
+ *  ******* Description ***********
+ */
+#define SDIO_SLC1_STATE1_REG (DR_REG_SLC_BASE + 0x80)
+/** SDIO_SLC1_STATE1 : RO; bitpos: [31:0]; default: 0;
+ *  [18:0] the current rx descriptor address, [20:19] rx_dscr fsm state, [23:21]
+ *  rx_link fsm state, [30:24] rx_fifo_cnt
+ */
+#define SDIO_SLC1_STATE1    0xFFFFFFFFU
+#define SDIO_SLC1_STATE1_M  (SDIO_SLC1_STATE1_V << SDIO_SLC1_STATE1_S)
+#define SDIO_SLC1_STATE1_V  0xFFFFFFFFU
+#define SDIO_SLC1_STATE1_S  0
+
+/** SDIO_SLCBRIDGE_CONF_REG register
+ *  ******* Description ***********
+ */
+#define SDIO_SLCBRIDGE_CONF_REG (DR_REG_SLC_BASE + 0x84)
+/** SDIO_SLC_TXEOF_ENA : R/W; bitpos: [5:0]; default: 32;
+ *  reserved
+ */
+#define SDIO_SLC_TXEOF_ENA    0x0000003FU
+#define SDIO_SLC_TXEOF_ENA_M  (SDIO_SLC_TXEOF_ENA_V << SDIO_SLC_TXEOF_ENA_S)
+#define SDIO_SLC_TXEOF_ENA_V  0x0000003FU
+#define SDIO_SLC_TXEOF_ENA_S  0
+/** SDIO_SLC_FIFO_MAP_ENA : R/W; bitpos: [11:8]; default: 7;
+ *  reserved
+ */
+#define SDIO_SLC_FIFO_MAP_ENA    0x0000000FU
+#define SDIO_SLC_FIFO_MAP_ENA_M  (SDIO_SLC_FIFO_MAP_ENA_V << SDIO_SLC_FIFO_MAP_ENA_S)
+#define SDIO_SLC_FIFO_MAP_ENA_V  0x0000000FU
+#define SDIO_SLC_FIFO_MAP_ENA_S  8
+/** SDIO_SLC0_TX_DUMMY_MODE : R/W; bitpos: [12]; default: 1;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_DUMMY_MODE    (BIT(12))
+#define SDIO_SLC0_TX_DUMMY_MODE_M  (SDIO_SLC0_TX_DUMMY_MODE_V << SDIO_SLC0_TX_DUMMY_MODE_S)
+#define SDIO_SLC0_TX_DUMMY_MODE_V  0x00000001U
+#define SDIO_SLC0_TX_DUMMY_MODE_S  12
+/** SDIO_SLC_HDA_MAP_128K : R/W; bitpos: [13]; default: 1;
+ *  reserved
+ */
+#define SDIO_SLC_HDA_MAP_128K    (BIT(13))
+#define SDIO_SLC_HDA_MAP_128K_M  (SDIO_SLC_HDA_MAP_128K_V << SDIO_SLC_HDA_MAP_128K_S)
+#define SDIO_SLC_HDA_MAP_128K_V  0x00000001U
+#define SDIO_SLC_HDA_MAP_128K_S  13
+/** SDIO_SLC1_TX_DUMMY_MODE : R/W; bitpos: [14]; default: 1;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_DUMMY_MODE    (BIT(14))
+#define SDIO_SLC1_TX_DUMMY_MODE_M  (SDIO_SLC1_TX_DUMMY_MODE_V << SDIO_SLC1_TX_DUMMY_MODE_S)
+#define SDIO_SLC1_TX_DUMMY_MODE_V  0x00000001U
+#define SDIO_SLC1_TX_DUMMY_MODE_S  14
+/** SDIO_SLC_TX_PUSH_IDLE_NUM : R/W; bitpos: [31:16]; default: 10;
+ *  reserved
+ */
+#define SDIO_SLC_TX_PUSH_IDLE_NUM    0x0000FFFFU
+#define SDIO_SLC_TX_PUSH_IDLE_NUM_M  (SDIO_SLC_TX_PUSH_IDLE_NUM_V << SDIO_SLC_TX_PUSH_IDLE_NUM_S)
+#define SDIO_SLC_TX_PUSH_IDLE_NUM_V  0x0000FFFFU
+#define SDIO_SLC_TX_PUSH_IDLE_NUM_S  16
+
+/** SDIO_SLC0_TO_EOF_DES_ADDR_REG register
+ *  reserved
+ */
+#define SDIO_SLC0_TO_EOF_DES_ADDR_REG (DR_REG_SLC_BASE + 0x88)
+/** SDIO_SLC0_TO_EOF_DES_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TO_EOF_DES_ADDR    0xFFFFFFFFU
+#define SDIO_SLC0_TO_EOF_DES_ADDR_M  (SDIO_SLC0_TO_EOF_DES_ADDR_V << SDIO_SLC0_TO_EOF_DES_ADDR_S)
+#define SDIO_SLC0_TO_EOF_DES_ADDR_V  0xFFFFFFFFU
+#define SDIO_SLC0_TO_EOF_DES_ADDR_S  0
+
+/** SDIO_SLC0_TX_EOF_DES_ADDR_REG register
+ *  reserved
+ */
+#define SDIO_SLC0_TX_EOF_DES_ADDR_REG (DR_REG_SLC_BASE + 0x8c)
+/** SDIO_SLC0_TX_SUC_EOF_DES_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_SUC_EOF_DES_ADDR    0xFFFFFFFFU
+#define SDIO_SLC0_TX_SUC_EOF_DES_ADDR_M  (SDIO_SLC0_TX_SUC_EOF_DES_ADDR_V << SDIO_SLC0_TX_SUC_EOF_DES_ADDR_S)
+#define SDIO_SLC0_TX_SUC_EOF_DES_ADDR_V  0xFFFFFFFFU
+#define SDIO_SLC0_TX_SUC_EOF_DES_ADDR_S  0
+
+/** SDIO_SLC0_TO_EOF_BFR_DES_ADDR_REG register
+ *  reserved
+ */
+#define SDIO_SLC0_TO_EOF_BFR_DES_ADDR_REG (DR_REG_SLC_BASE + 0x90)
+/** SDIO_SLC0_TO_EOF_BFR_DES_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TO_EOF_BFR_DES_ADDR    0xFFFFFFFFU
+#define SDIO_SLC0_TO_EOF_BFR_DES_ADDR_M  (SDIO_SLC0_TO_EOF_BFR_DES_ADDR_V << SDIO_SLC0_TO_EOF_BFR_DES_ADDR_S)
+#define SDIO_SLC0_TO_EOF_BFR_DES_ADDR_V  0xFFFFFFFFU
+#define SDIO_SLC0_TO_EOF_BFR_DES_ADDR_S  0
+
+/** SDIO_SLC1_TO_EOF_DES_ADDR_REG register
+ *  reserved
+ */
+#define SDIO_SLC1_TO_EOF_DES_ADDR_REG (DR_REG_SLC_BASE + 0x94)
+/** SDIO_SLC1_TO_EOF_DES_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TO_EOF_DES_ADDR    0xFFFFFFFFU
+#define SDIO_SLC1_TO_EOF_DES_ADDR_M  (SDIO_SLC1_TO_EOF_DES_ADDR_V << SDIO_SLC1_TO_EOF_DES_ADDR_S)
+#define SDIO_SLC1_TO_EOF_DES_ADDR_V  0xFFFFFFFFU
+#define SDIO_SLC1_TO_EOF_DES_ADDR_S  0
+
+/** SDIO_SLC1_TX_EOF_DES_ADDR_REG register
+ *  reserved
+ */
+#define SDIO_SLC1_TX_EOF_DES_ADDR_REG (DR_REG_SLC_BASE + 0x98)
+/** SDIO_SLC1_TX_SUC_EOF_DES_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_SUC_EOF_DES_ADDR    0xFFFFFFFFU
+#define SDIO_SLC1_TX_SUC_EOF_DES_ADDR_M  (SDIO_SLC1_TX_SUC_EOF_DES_ADDR_V << SDIO_SLC1_TX_SUC_EOF_DES_ADDR_S)
+#define SDIO_SLC1_TX_SUC_EOF_DES_ADDR_V  0xFFFFFFFFU
+#define SDIO_SLC1_TX_SUC_EOF_DES_ADDR_S  0
+
+/** SDIO_SLC1_TO_EOF_BFR_DES_ADDR_REG register
+ *  reserved
+ */
+#define SDIO_SLC1_TO_EOF_BFR_DES_ADDR_REG (DR_REG_SLC_BASE + 0x9c)
+/** SDIO_SLC1_TO_EOF_BFR_DES_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TO_EOF_BFR_DES_ADDR    0xFFFFFFFFU
+#define SDIO_SLC1_TO_EOF_BFR_DES_ADDR_M  (SDIO_SLC1_TO_EOF_BFR_DES_ADDR_V << SDIO_SLC1_TO_EOF_BFR_DES_ADDR_S)
+#define SDIO_SLC1_TO_EOF_BFR_DES_ADDR_V  0xFFFFFFFFU
+#define SDIO_SLC1_TO_EOF_BFR_DES_ADDR_S  0
+
+/** SDIO_SLC_AHB_TEST_REG register
+ *  reserved
+ */
+#define SDIO_SLC_AHB_TEST_REG (DR_REG_SLC_BASE + 0xa0)
+/** SDIO_SLC_AHB_TESTMODE : R/W; bitpos: [2:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_AHB_TESTMODE    0x00000007U
+#define SDIO_SLC_AHB_TESTMODE_M  (SDIO_SLC_AHB_TESTMODE_V << SDIO_SLC_AHB_TESTMODE_S)
+#define SDIO_SLC_AHB_TESTMODE_V  0x00000007U
+#define SDIO_SLC_AHB_TESTMODE_S  0
+/** SDIO_SLC_AHB_TESTADDR : R/W; bitpos: [5:4]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_AHB_TESTADDR    0x00000003U
+#define SDIO_SLC_AHB_TESTADDR_M  (SDIO_SLC_AHB_TESTADDR_V << SDIO_SLC_AHB_TESTADDR_S)
+#define SDIO_SLC_AHB_TESTADDR_V  0x00000003U
+#define SDIO_SLC_AHB_TESTADDR_S  4
+
+/** SDIO_SLC_SDIO_ST_REG register
+ *  reserved
+ */
+#define SDIO_SLC_SDIO_ST_REG (DR_REG_SLC_BASE + 0xa4)
+/** SDIO_CMD_ST : RO; bitpos: [2:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_CMD_ST    0x00000007U
+#define SDIO_CMD_ST_M  (SDIO_CMD_ST_V << SDIO_CMD_ST_S)
+#define SDIO_CMD_ST_V  0x00000007U
+#define SDIO_CMD_ST_S  0
+/** SDIO_FUNC_ST : RO; bitpos: [7:4]; default: 0;
+ *  reserved
+ */
+#define SDIO_FUNC_ST    0x0000000FU
+#define SDIO_FUNC_ST_M  (SDIO_FUNC_ST_V << SDIO_FUNC_ST_S)
+#define SDIO_FUNC_ST_V  0x0000000FU
+#define SDIO_FUNC_ST_S  4
+/** SDIO_SDIO_WAKEUP : RO; bitpos: [8]; default: 0;
+ *  reserved
+ */
+#define SDIO_SDIO_WAKEUP    (BIT(8))
+#define SDIO_SDIO_WAKEUP_M  (SDIO_SDIO_WAKEUP_V << SDIO_SDIO_WAKEUP_S)
+#define SDIO_SDIO_WAKEUP_V  0x00000001U
+#define SDIO_SDIO_WAKEUP_S  8
+/** SDIO_BUS_ST : RO; bitpos: [14:12]; default: 0;
+ *  reserved
+ */
+#define SDIO_BUS_ST    0x00000007U
+#define SDIO_BUS_ST_M  (SDIO_BUS_ST_V << SDIO_BUS_ST_S)
+#define SDIO_BUS_ST_V  0x00000007U
+#define SDIO_BUS_ST_S  12
+/** SDIO_FUNC1_ACC_STATE : RO; bitpos: [20:16]; default: 0;
+ *  reserved
+ */
+#define SDIO_FUNC1_ACC_STATE    0x0000001FU
+#define SDIO_FUNC1_ACC_STATE_M  (SDIO_FUNC1_ACC_STATE_V << SDIO_FUNC1_ACC_STATE_S)
+#define SDIO_FUNC1_ACC_STATE_V  0x0000001FU
+#define SDIO_FUNC1_ACC_STATE_S  16
+/** SDIO_FUNC2_ACC_STATE : RO; bitpos: [28:24]; default: 0;
+ *  reserved
+ */
+#define SDIO_FUNC2_ACC_STATE    0x0000001FU
+#define SDIO_FUNC2_ACC_STATE_M  (SDIO_FUNC2_ACC_STATE_V << SDIO_FUNC2_ACC_STATE_S)
+#define SDIO_FUNC2_ACC_STATE_V  0x0000001FU
+#define SDIO_FUNC2_ACC_STATE_S  24
+
+/** SDIO_SLC_RX_DSCR_CONF_REG register
+ *  reserved
+ */
+#define SDIO_SLC_RX_DSCR_CONF_REG (DR_REG_SLC_BASE + 0xa8)
+/** SDIO_SLC0_TOKEN_NO_REPLACE : R/W; bitpos: [0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TOKEN_NO_REPLACE    (BIT(0))
+#define SDIO_SLC0_TOKEN_NO_REPLACE_M  (SDIO_SLC0_TOKEN_NO_REPLACE_V << SDIO_SLC0_TOKEN_NO_REPLACE_S)
+#define SDIO_SLC0_TOKEN_NO_REPLACE_V  0x00000001U
+#define SDIO_SLC0_TOKEN_NO_REPLACE_S  0
+/** SDIO_SLC0_INFOR_NO_REPLACE : R/W; bitpos: [1]; default: 1;
+ *  reserved
+ */
+#define SDIO_SLC0_INFOR_NO_REPLACE    (BIT(1))
+#define SDIO_SLC0_INFOR_NO_REPLACE_M  (SDIO_SLC0_INFOR_NO_REPLACE_V << SDIO_SLC0_INFOR_NO_REPLACE_S)
+#define SDIO_SLC0_INFOR_NO_REPLACE_V  0x00000001U
+#define SDIO_SLC0_INFOR_NO_REPLACE_S  1
+/** SDIO_SLC0_RX_FILL_MODE : R/W; bitpos: [2]; default: 0;
+ *  slc0 rx pop end control: 0-automatically end when pop finish, 1- end when the next
+ *  pop doesn't occur after 255 cycles since the current pop
+ */
+#define SDIO_SLC0_RX_FILL_MODE    (BIT(2))
+#define SDIO_SLC0_RX_FILL_MODE_M  (SDIO_SLC0_RX_FILL_MODE_V << SDIO_SLC0_RX_FILL_MODE_S)
+#define SDIO_SLC0_RX_FILL_MODE_V  0x00000001U
+#define SDIO_SLC0_RX_FILL_MODE_S  2
+/** SDIO_SLC0_RX_EOF_MODE : R/W; bitpos: [3]; default: 1;
+ *  0-slc0 rx_push_eof, 1-slc0 rx_pop_eof
+ */
+#define SDIO_SLC0_RX_EOF_MODE    (BIT(3))
+#define SDIO_SLC0_RX_EOF_MODE_M  (SDIO_SLC0_RX_EOF_MODE_V << SDIO_SLC0_RX_EOF_MODE_S)
+#define SDIO_SLC0_RX_EOF_MODE_V  0x00000001U
+#define SDIO_SLC0_RX_EOF_MODE_S  3
+/** SDIO_SLC0_RX_FILL_EN : R/W; bitpos: [4]; default: 1;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_FILL_EN    (BIT(4))
+#define SDIO_SLC0_RX_FILL_EN_M  (SDIO_SLC0_RX_FILL_EN_V << SDIO_SLC0_RX_FILL_EN_S)
+#define SDIO_SLC0_RX_FILL_EN_V  0x00000001U
+#define SDIO_SLC0_RX_FILL_EN_S  4
+/** SDIO_SLC0_RD_RETRY_THRESHOLD : R/W; bitpos: [15:5]; default: 128;
+ *  reserved
+ */
+#define SDIO_SLC0_RD_RETRY_THRESHOLD    0x000007FFU
+#define SDIO_SLC0_RD_RETRY_THRESHOLD_M  (SDIO_SLC0_RD_RETRY_THRESHOLD_V << SDIO_SLC0_RD_RETRY_THRESHOLD_S)
+#define SDIO_SLC0_RD_RETRY_THRESHOLD_V  0x000007FFU
+#define SDIO_SLC0_RD_RETRY_THRESHOLD_S  5
+/** SDIO_SLC1_TOKEN_NO_REPLACE : R/W; bitpos: [16]; default: 1;
+ *  reserved
+ */
+#define SDIO_SLC1_TOKEN_NO_REPLACE    (BIT(16))
+#define SDIO_SLC1_TOKEN_NO_REPLACE_M  (SDIO_SLC1_TOKEN_NO_REPLACE_V << SDIO_SLC1_TOKEN_NO_REPLACE_S)
+#define SDIO_SLC1_TOKEN_NO_REPLACE_V  0x00000001U
+#define SDIO_SLC1_TOKEN_NO_REPLACE_S  16
+/** SDIO_SLC1_INFOR_NO_REPLACE : R/W; bitpos: [17]; default: 1;
+ *  reserved
+ */
+#define SDIO_SLC1_INFOR_NO_REPLACE    (BIT(17))
+#define SDIO_SLC1_INFOR_NO_REPLACE_M  (SDIO_SLC1_INFOR_NO_REPLACE_V << SDIO_SLC1_INFOR_NO_REPLACE_S)
+#define SDIO_SLC1_INFOR_NO_REPLACE_V  0x00000001U
+#define SDIO_SLC1_INFOR_NO_REPLACE_S  17
+/** SDIO_SLC1_RX_FILL_MODE : R/W; bitpos: [18]; default: 0;
+ *  slc1 rx pop end control: 0-automatically end when pop finish, 1- end when the next
+ *  pop doesn't occur after 255 cycles since the current pop
+ */
+#define SDIO_SLC1_RX_FILL_MODE    (BIT(18))
+#define SDIO_SLC1_RX_FILL_MODE_M  (SDIO_SLC1_RX_FILL_MODE_V << SDIO_SLC1_RX_FILL_MODE_S)
+#define SDIO_SLC1_RX_FILL_MODE_V  0x00000001U
+#define SDIO_SLC1_RX_FILL_MODE_S  18
+/** SDIO_SLC1_RX_EOF_MODE : R/W; bitpos: [19]; default: 1;
+ *  0-slc1 rx_push_eof, 1-slc1 rx_pop_eof
+ */
+#define SDIO_SLC1_RX_EOF_MODE    (BIT(19))
+#define SDIO_SLC1_RX_EOF_MODE_M  (SDIO_SLC1_RX_EOF_MODE_V << SDIO_SLC1_RX_EOF_MODE_S)
+#define SDIO_SLC1_RX_EOF_MODE_V  0x00000001U
+#define SDIO_SLC1_RX_EOF_MODE_S  19
+/** SDIO_SLC1_RX_FILL_EN : R/W; bitpos: [20]; default: 1;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_FILL_EN    (BIT(20))
+#define SDIO_SLC1_RX_FILL_EN_M  (SDIO_SLC1_RX_FILL_EN_V << SDIO_SLC1_RX_FILL_EN_S)
+#define SDIO_SLC1_RX_FILL_EN_V  0x00000001U
+#define SDIO_SLC1_RX_FILL_EN_S  20
+/** SDIO_SLC1_RD_RETRY_THRESHOLD : R/W; bitpos: [31:21]; default: 128;
+ *  reserved
+ */
+#define SDIO_SLC1_RD_RETRY_THRESHOLD    0x000007FFU
+#define SDIO_SLC1_RD_RETRY_THRESHOLD_M  (SDIO_SLC1_RD_RETRY_THRESHOLD_V << SDIO_SLC1_RD_RETRY_THRESHOLD_S)
+#define SDIO_SLC1_RD_RETRY_THRESHOLD_V  0x000007FFU
+#define SDIO_SLC1_RD_RETRY_THRESHOLD_S  21
+
+/** SDIO_SLC0_TXLINK_DSCR_REG register
+ *  ******* Description ***********
+ */
+#define SDIO_SLC0_TXLINK_DSCR_REG (DR_REG_SLC_BASE + 0xac)
+/** SDIO_SLC0_TXLINK_DSCR : RO; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TXLINK_DSCR    0xFFFFFFFFU
+#define SDIO_SLC0_TXLINK_DSCR_M  (SDIO_SLC0_TXLINK_DSCR_V << SDIO_SLC0_TXLINK_DSCR_S)
+#define SDIO_SLC0_TXLINK_DSCR_V  0xFFFFFFFFU
+#define SDIO_SLC0_TXLINK_DSCR_S  0
+
+/** SDIO_SLC0_TXLINK_DSCR_BF0_REG register
+ *  ******* Description ***********
+ */
+#define SDIO_SLC0_TXLINK_DSCR_BF0_REG (DR_REG_SLC_BASE + 0xb0)
+/** SDIO_SLC0_TXLINK_DSCR_BF0 : RO; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TXLINK_DSCR_BF0    0xFFFFFFFFU
+#define SDIO_SLC0_TXLINK_DSCR_BF0_M  (SDIO_SLC0_TXLINK_DSCR_BF0_V << SDIO_SLC0_TXLINK_DSCR_BF0_S)
+#define SDIO_SLC0_TXLINK_DSCR_BF0_V  0xFFFFFFFFU
+#define SDIO_SLC0_TXLINK_DSCR_BF0_S  0
+
+/** SDIO_SLC0_TXLINK_DSCR_BF1_REG register
+ *  reserved
+ */
+#define SDIO_SLC0_TXLINK_DSCR_BF1_REG (DR_REG_SLC_BASE + 0xb4)
+/** SDIO_SLC0_TXLINK_DSCR_BF1 : RO; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TXLINK_DSCR_BF1    0xFFFFFFFFU
+#define SDIO_SLC0_TXLINK_DSCR_BF1_M  (SDIO_SLC0_TXLINK_DSCR_BF1_V << SDIO_SLC0_TXLINK_DSCR_BF1_S)
+#define SDIO_SLC0_TXLINK_DSCR_BF1_V  0xFFFFFFFFU
+#define SDIO_SLC0_TXLINK_DSCR_BF1_S  0
+
+/** SDIO_SLC0_RXLINK_DSCR_REG register
+ *  ******* Description ***********
+ */
+#define SDIO_SLC0_RXLINK_DSCR_REG (DR_REG_SLC_BASE + 0xb8)
+/** SDIO_SLC0_RXLINK_DSCR : RO; bitpos: [31:0]; default: 0;
+ *  the third word of slc0 link descriptor, or known as the next descriptor address
+ */
+#define SDIO_SLC0_RXLINK_DSCR    0xFFFFFFFFU
+#define SDIO_SLC0_RXLINK_DSCR_M  (SDIO_SLC0_RXLINK_DSCR_V << SDIO_SLC0_RXLINK_DSCR_S)
+#define SDIO_SLC0_RXLINK_DSCR_V  0xFFFFFFFFU
+#define SDIO_SLC0_RXLINK_DSCR_S  0
+
+/** SDIO_SLC0_RXLINK_DSCR_BF0_REG register
+ *  ******* Description ***********
+ */
+#define SDIO_SLC0_RXLINK_DSCR_BF0_REG (DR_REG_SLC_BASE + 0xbc)
+/** SDIO_SLC0_RXLINK_DSCR_BF0 : RO; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RXLINK_DSCR_BF0    0xFFFFFFFFU
+#define SDIO_SLC0_RXLINK_DSCR_BF0_M  (SDIO_SLC0_RXLINK_DSCR_BF0_V << SDIO_SLC0_RXLINK_DSCR_BF0_S)
+#define SDIO_SLC0_RXLINK_DSCR_BF0_V  0xFFFFFFFFU
+#define SDIO_SLC0_RXLINK_DSCR_BF0_S  0
+
+/** SDIO_SLC0_RXLINK_DSCR_BF1_REG register
+ *  reserved
+ */
+#define SDIO_SLC0_RXLINK_DSCR_BF1_REG (DR_REG_SLC_BASE + 0xc0)
+/** SDIO_SLC0_RXLINK_DSCR_BF1 : RO; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RXLINK_DSCR_BF1    0xFFFFFFFFU
+#define SDIO_SLC0_RXLINK_DSCR_BF1_M  (SDIO_SLC0_RXLINK_DSCR_BF1_V << SDIO_SLC0_RXLINK_DSCR_BF1_S)
+#define SDIO_SLC0_RXLINK_DSCR_BF1_V  0xFFFFFFFFU
+#define SDIO_SLC0_RXLINK_DSCR_BF1_S  0
+
+/** SDIO_SLC1_TXLINK_DSCR_REG register
+ *  reserved
+ */
+#define SDIO_SLC1_TXLINK_DSCR_REG (DR_REG_SLC_BASE + 0xc4)
+/** SDIO_SLC1_TXLINK_DSCR : RO; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TXLINK_DSCR    0xFFFFFFFFU
+#define SDIO_SLC1_TXLINK_DSCR_M  (SDIO_SLC1_TXLINK_DSCR_V << SDIO_SLC1_TXLINK_DSCR_S)
+#define SDIO_SLC1_TXLINK_DSCR_V  0xFFFFFFFFU
+#define SDIO_SLC1_TXLINK_DSCR_S  0
+
+/** SDIO_SLC1_TXLINK_DSCR_BF0_REG register
+ *  reserved
+ */
+#define SDIO_SLC1_TXLINK_DSCR_BF0_REG (DR_REG_SLC_BASE + 0xc8)
+/** SDIO_SLC1_TXLINK_DSCR_BF0 : RO; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TXLINK_DSCR_BF0    0xFFFFFFFFU
+#define SDIO_SLC1_TXLINK_DSCR_BF0_M  (SDIO_SLC1_TXLINK_DSCR_BF0_V << SDIO_SLC1_TXLINK_DSCR_BF0_S)
+#define SDIO_SLC1_TXLINK_DSCR_BF0_V  0xFFFFFFFFU
+#define SDIO_SLC1_TXLINK_DSCR_BF0_S  0
+
+/** SDIO_SLC1_TXLINK_DSCR_BF1_REG register
+ *  reserved
+ */
+#define SDIO_SLC1_TXLINK_DSCR_BF1_REG (DR_REG_SLC_BASE + 0xcc)
+/** SDIO_SLC1_TXLINK_DSCR_BF1 : RO; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TXLINK_DSCR_BF1    0xFFFFFFFFU
+#define SDIO_SLC1_TXLINK_DSCR_BF1_M  (SDIO_SLC1_TXLINK_DSCR_BF1_V << SDIO_SLC1_TXLINK_DSCR_BF1_S)
+#define SDIO_SLC1_TXLINK_DSCR_BF1_V  0xFFFFFFFFU
+#define SDIO_SLC1_TXLINK_DSCR_BF1_S  0
+
+/** SDIO_SLC1_RXLINK_DSCR_REG register
+ *  ******* Description ***********
+ */
+#define SDIO_SLC1_RXLINK_DSCR_REG (DR_REG_SLC_BASE + 0xd0)
+/** SDIO_SLC1_RXLINK_DSCR : RO; bitpos: [31:0]; default: 0;
+ *  the third word of slc1 link descriptor, or known as the next descriptor address
+ */
+#define SDIO_SLC1_RXLINK_DSCR    0xFFFFFFFFU
+#define SDIO_SLC1_RXLINK_DSCR_M  (SDIO_SLC1_RXLINK_DSCR_V << SDIO_SLC1_RXLINK_DSCR_S)
+#define SDIO_SLC1_RXLINK_DSCR_V  0xFFFFFFFFU
+#define SDIO_SLC1_RXLINK_DSCR_S  0
+
+/** SDIO_SLC1_RXLINK_DSCR_BF0_REG register
+ *  ******* Description ***********
+ */
+#define SDIO_SLC1_RXLINK_DSCR_BF0_REG (DR_REG_SLC_BASE + 0xd4)
+/** SDIO_SLC1_RXLINK_DSCR_BF0 : RO; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RXLINK_DSCR_BF0    0xFFFFFFFFU
+#define SDIO_SLC1_RXLINK_DSCR_BF0_M  (SDIO_SLC1_RXLINK_DSCR_BF0_V << SDIO_SLC1_RXLINK_DSCR_BF0_S)
+#define SDIO_SLC1_RXLINK_DSCR_BF0_V  0xFFFFFFFFU
+#define SDIO_SLC1_RXLINK_DSCR_BF0_S  0
+
+/** SDIO_SLC1_RXLINK_DSCR_BF1_REG register
+ *  reserved
+ */
+#define SDIO_SLC1_RXLINK_DSCR_BF1_REG (DR_REG_SLC_BASE + 0xd8)
+/** SDIO_SLC1_RXLINK_DSCR_BF1 : RO; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RXLINK_DSCR_BF1    0xFFFFFFFFU
+#define SDIO_SLC1_RXLINK_DSCR_BF1_M  (SDIO_SLC1_RXLINK_DSCR_BF1_V << SDIO_SLC1_RXLINK_DSCR_BF1_S)
+#define SDIO_SLC1_RXLINK_DSCR_BF1_V  0xFFFFFFFFU
+#define SDIO_SLC1_RXLINK_DSCR_BF1_S  0
+
+/** SDIO_SLC0_TX_ERREOF_DES_ADDR_REG register
+ *  reserved
+ */
+#define SDIO_SLC0_TX_ERREOF_DES_ADDR_REG (DR_REG_SLC_BASE + 0xdc)
+/** SDIO_SLC0_TX_ERR_EOF_DES_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_ERR_EOF_DES_ADDR    0xFFFFFFFFU
+#define SDIO_SLC0_TX_ERR_EOF_DES_ADDR_M  (SDIO_SLC0_TX_ERR_EOF_DES_ADDR_V << SDIO_SLC0_TX_ERR_EOF_DES_ADDR_S)
+#define SDIO_SLC0_TX_ERR_EOF_DES_ADDR_V  0xFFFFFFFFU
+#define SDIO_SLC0_TX_ERR_EOF_DES_ADDR_S  0
+
+/** SDIO_SLC1_TX_ERREOF_DES_ADDR_REG register
+ *  reserved
+ */
+#define SDIO_SLC1_TX_ERREOF_DES_ADDR_REG (DR_REG_SLC_BASE + 0xe0)
+/** SDIO_SLC1_TX_ERR_EOF_DES_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_ERR_EOF_DES_ADDR    0xFFFFFFFFU
+#define SDIO_SLC1_TX_ERR_EOF_DES_ADDR_M  (SDIO_SLC1_TX_ERR_EOF_DES_ADDR_V << SDIO_SLC1_TX_ERR_EOF_DES_ADDR_S)
+#define SDIO_SLC1_TX_ERR_EOF_DES_ADDR_V  0xFFFFFFFFU
+#define SDIO_SLC1_TX_ERR_EOF_DES_ADDR_S  0
+
+/** SDIO_SLC_TOKEN_LAT_REG register
+ *  reserved
+ */
+#define SDIO_SLC_TOKEN_LAT_REG (DR_REG_SLC_BASE + 0xe4)
+/** SDIO_SLC0_TOKEN : RO; bitpos: [11:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TOKEN    0x00000FFFU
+#define SDIO_SLC0_TOKEN_M  (SDIO_SLC0_TOKEN_V << SDIO_SLC0_TOKEN_S)
+#define SDIO_SLC0_TOKEN_V  0x00000FFFU
+#define SDIO_SLC0_TOKEN_S  0
+/** SDIO_SLC1_TOKEN : RO; bitpos: [27:16]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TOKEN    0x00000FFFU
+#define SDIO_SLC1_TOKEN_M  (SDIO_SLC1_TOKEN_V << SDIO_SLC1_TOKEN_S)
+#define SDIO_SLC1_TOKEN_V  0x00000FFFU
+#define SDIO_SLC1_TOKEN_S  16
+
+/** SDIO_SLC_TX_DSCR_CONF_REG register
+ *  reserved
+ */
+#define SDIO_SLC_TX_DSCR_CONF_REG (DR_REG_SLC_BASE + 0xe8)
+/** SDIO_SLC_WR_RETRY_THRESHOLD : R/W; bitpos: [10:0]; default: 128;
+ *  reserved
+ */
+#define SDIO_SLC_WR_RETRY_THRESHOLD    0x000007FFU
+#define SDIO_SLC_WR_RETRY_THRESHOLD_M  (SDIO_SLC_WR_RETRY_THRESHOLD_V << SDIO_SLC_WR_RETRY_THRESHOLD_S)
+#define SDIO_SLC_WR_RETRY_THRESHOLD_V  0x000007FFU
+#define SDIO_SLC_WR_RETRY_THRESHOLD_S  0
+
+/** SDIO_SLC_CMD_INFOR0_REG register
+ *  reserved
+ */
+#define SDIO_SLC_CMD_INFOR0_REG (DR_REG_SLC_BASE + 0xec)
+/** SDIO_CMD_CONTENT0 : RO; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_CMD_CONTENT0    0xFFFFFFFFU
+#define SDIO_CMD_CONTENT0_M  (SDIO_CMD_CONTENT0_V << SDIO_CMD_CONTENT0_S)
+#define SDIO_CMD_CONTENT0_V  0xFFFFFFFFU
+#define SDIO_CMD_CONTENT0_S  0
+
+/** SDIO_SLC_CMD_INFOR1_REG register
+ *  reserved
+ */
+#define SDIO_SLC_CMD_INFOR1_REG (DR_REG_SLC_BASE + 0xf0)
+/** SDIO_CMD_CONTENT1 : RO; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_CMD_CONTENT1    0xFFFFFFFFU
+#define SDIO_CMD_CONTENT1_M  (SDIO_CMD_CONTENT1_V << SDIO_CMD_CONTENT1_S)
+#define SDIO_CMD_CONTENT1_V  0xFFFFFFFFU
+#define SDIO_CMD_CONTENT1_S  0
+
+/** SDIO_SLC0_LEN_CONF_REG register
+ *  reserved
+ */
+#define SDIO_SLC0_LEN_CONF_REG (DR_REG_SLC_BASE + 0xf4)
+/** SDIO_SLC0_LEN_WDATA : WT; bitpos: [19:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_LEN_WDATA    0x000FFFFFU
+#define SDIO_SLC0_LEN_WDATA_M  (SDIO_SLC0_LEN_WDATA_V << SDIO_SLC0_LEN_WDATA_S)
+#define SDIO_SLC0_LEN_WDATA_V  0x000FFFFFU
+#define SDIO_SLC0_LEN_WDATA_S  0
+/** SDIO_SLC0_LEN_WR : WT; bitpos: [20]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_LEN_WR    (BIT(20))
+#define SDIO_SLC0_LEN_WR_M  (SDIO_SLC0_LEN_WR_V << SDIO_SLC0_LEN_WR_S)
+#define SDIO_SLC0_LEN_WR_V  0x00000001U
+#define SDIO_SLC0_LEN_WR_S  20
+/** SDIO_SLC0_LEN_INC : WT; bitpos: [21]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_LEN_INC    (BIT(21))
+#define SDIO_SLC0_LEN_INC_M  (SDIO_SLC0_LEN_INC_V << SDIO_SLC0_LEN_INC_S)
+#define SDIO_SLC0_LEN_INC_V  0x00000001U
+#define SDIO_SLC0_LEN_INC_S  21
+/** SDIO_SLC0_LEN_INC_MORE : WT; bitpos: [22]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_LEN_INC_MORE    (BIT(22))
+#define SDIO_SLC0_LEN_INC_MORE_M  (SDIO_SLC0_LEN_INC_MORE_V << SDIO_SLC0_LEN_INC_MORE_S)
+#define SDIO_SLC0_LEN_INC_MORE_V  0x00000001U
+#define SDIO_SLC0_LEN_INC_MORE_S  22
+/** SDIO_SLC0_RX_PACKET_LOAD_EN : WT; bitpos: [23]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_PACKET_LOAD_EN    (BIT(23))
+#define SDIO_SLC0_RX_PACKET_LOAD_EN_M  (SDIO_SLC0_RX_PACKET_LOAD_EN_V << SDIO_SLC0_RX_PACKET_LOAD_EN_S)
+#define SDIO_SLC0_RX_PACKET_LOAD_EN_V  0x00000001U
+#define SDIO_SLC0_RX_PACKET_LOAD_EN_S  23
+/** SDIO_SLC0_TX_PACKET_LOAD_EN : WT; bitpos: [24]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_PACKET_LOAD_EN    (BIT(24))
+#define SDIO_SLC0_TX_PACKET_LOAD_EN_M  (SDIO_SLC0_TX_PACKET_LOAD_EN_V << SDIO_SLC0_TX_PACKET_LOAD_EN_S)
+#define SDIO_SLC0_TX_PACKET_LOAD_EN_V  0x00000001U
+#define SDIO_SLC0_TX_PACKET_LOAD_EN_S  24
+/** SDIO_SLC0_RX_GET_USED_DSCR : WT; bitpos: [25]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_GET_USED_DSCR    (BIT(25))
+#define SDIO_SLC0_RX_GET_USED_DSCR_M  (SDIO_SLC0_RX_GET_USED_DSCR_V << SDIO_SLC0_RX_GET_USED_DSCR_S)
+#define SDIO_SLC0_RX_GET_USED_DSCR_V  0x00000001U
+#define SDIO_SLC0_RX_GET_USED_DSCR_S  25
+/** SDIO_SLC0_TX_GET_USED_DSCR : WT; bitpos: [26]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_GET_USED_DSCR    (BIT(26))
+#define SDIO_SLC0_TX_GET_USED_DSCR_M  (SDIO_SLC0_TX_GET_USED_DSCR_V << SDIO_SLC0_TX_GET_USED_DSCR_S)
+#define SDIO_SLC0_TX_GET_USED_DSCR_V  0x00000001U
+#define SDIO_SLC0_TX_GET_USED_DSCR_S  26
+/** SDIO_SLC0_RX_NEW_PKT_IND : RO; bitpos: [27]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_NEW_PKT_IND    (BIT(27))
+#define SDIO_SLC0_RX_NEW_PKT_IND_M  (SDIO_SLC0_RX_NEW_PKT_IND_V << SDIO_SLC0_RX_NEW_PKT_IND_S)
+#define SDIO_SLC0_RX_NEW_PKT_IND_V  0x00000001U
+#define SDIO_SLC0_RX_NEW_PKT_IND_S  27
+/** SDIO_SLC0_TX_NEW_PKT_IND : RO; bitpos: [28]; default: 1;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_NEW_PKT_IND    (BIT(28))
+#define SDIO_SLC0_TX_NEW_PKT_IND_M  (SDIO_SLC0_TX_NEW_PKT_IND_V << SDIO_SLC0_TX_NEW_PKT_IND_S)
+#define SDIO_SLC0_TX_NEW_PKT_IND_V  0x00000001U
+#define SDIO_SLC0_TX_NEW_PKT_IND_S  28
+/** SDIO_SLC0_RX_PACKET_LOAD_EN_ST : R/WTC/SC; bitpos: [29]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_PACKET_LOAD_EN_ST    (BIT(29))
+#define SDIO_SLC0_RX_PACKET_LOAD_EN_ST_M  (SDIO_SLC0_RX_PACKET_LOAD_EN_ST_V << SDIO_SLC0_RX_PACKET_LOAD_EN_ST_S)
+#define SDIO_SLC0_RX_PACKET_LOAD_EN_ST_V  0x00000001U
+#define SDIO_SLC0_RX_PACKET_LOAD_EN_ST_S  29
+/** SDIO_SLC0_TX_PACKET_LOAD_EN_ST : R/WTC/SC; bitpos: [30]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_PACKET_LOAD_EN_ST    (BIT(30))
+#define SDIO_SLC0_TX_PACKET_LOAD_EN_ST_M  (SDIO_SLC0_TX_PACKET_LOAD_EN_ST_V << SDIO_SLC0_TX_PACKET_LOAD_EN_ST_S)
+#define SDIO_SLC0_TX_PACKET_LOAD_EN_ST_V  0x00000001U
+#define SDIO_SLC0_TX_PACKET_LOAD_EN_ST_S  30
+
+/** SDIO_SLC0_LENGTH_REG register
+ *  reserved
+ */
+#define SDIO_SLC0_LENGTH_REG (DR_REG_SLC_BASE + 0xf8)
+/** SDIO_SLC0_LEN : RO; bitpos: [19:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_LEN    0x000FFFFFU
+#define SDIO_SLC0_LEN_M  (SDIO_SLC0_LEN_V << SDIO_SLC0_LEN_S)
+#define SDIO_SLC0_LEN_V  0x000FFFFFU
+#define SDIO_SLC0_LEN_S  0
+
+/** SDIO_SLC0_TXPKT_H_DSCR_REG register
+ *  reserved
+ */
+#define SDIO_SLC0_TXPKT_H_DSCR_REG (DR_REG_SLC_BASE + 0xfc)
+/** SDIO_SLC0_TX_PKT_H_DSCR_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_PKT_H_DSCR_ADDR    0xFFFFFFFFU
+#define SDIO_SLC0_TX_PKT_H_DSCR_ADDR_M  (SDIO_SLC0_TX_PKT_H_DSCR_ADDR_V << SDIO_SLC0_TX_PKT_H_DSCR_ADDR_S)
+#define SDIO_SLC0_TX_PKT_H_DSCR_ADDR_V  0xFFFFFFFFU
+#define SDIO_SLC0_TX_PKT_H_DSCR_ADDR_S  0
+
+/** SDIO_SLC0_TXPKT_E_DSCR_REG register
+ *  reserved
+ */
+#define SDIO_SLC0_TXPKT_E_DSCR_REG (DR_REG_SLC_BASE + 0x100)
+/** SDIO_SLC0_TX_PKT_E_DSCR_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_PKT_E_DSCR_ADDR    0xFFFFFFFFU
+#define SDIO_SLC0_TX_PKT_E_DSCR_ADDR_M  (SDIO_SLC0_TX_PKT_E_DSCR_ADDR_V << SDIO_SLC0_TX_PKT_E_DSCR_ADDR_S)
+#define SDIO_SLC0_TX_PKT_E_DSCR_ADDR_V  0xFFFFFFFFU
+#define SDIO_SLC0_TX_PKT_E_DSCR_ADDR_S  0
+
+/** SDIO_SLC0_RXPKT_H_DSCR_REG register
+ *  reserved
+ */
+#define SDIO_SLC0_RXPKT_H_DSCR_REG (DR_REG_SLC_BASE + 0x104)
+/** SDIO_SLC0_RX_PKT_H_DSCR_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_PKT_H_DSCR_ADDR    0xFFFFFFFFU
+#define SDIO_SLC0_RX_PKT_H_DSCR_ADDR_M  (SDIO_SLC0_RX_PKT_H_DSCR_ADDR_V << SDIO_SLC0_RX_PKT_H_DSCR_ADDR_S)
+#define SDIO_SLC0_RX_PKT_H_DSCR_ADDR_V  0xFFFFFFFFU
+#define SDIO_SLC0_RX_PKT_H_DSCR_ADDR_S  0
+
+/** SDIO_SLC0_RXPKT_E_DSCR_REG register
+ *  reserved
+ */
+#define SDIO_SLC0_RXPKT_E_DSCR_REG (DR_REG_SLC_BASE + 0x108)
+/** SDIO_SLC0_RX_PKT_E_DSCR_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_PKT_E_DSCR_ADDR    0xFFFFFFFFU
+#define SDIO_SLC0_RX_PKT_E_DSCR_ADDR_M  (SDIO_SLC0_RX_PKT_E_DSCR_ADDR_V << SDIO_SLC0_RX_PKT_E_DSCR_ADDR_S)
+#define SDIO_SLC0_RX_PKT_E_DSCR_ADDR_V  0xFFFFFFFFU
+#define SDIO_SLC0_RX_PKT_E_DSCR_ADDR_S  0
+
+/** SDIO_SLC0_TXPKTU_H_DSCR_REG register
+ *  reserved
+ */
+#define SDIO_SLC0_TXPKTU_H_DSCR_REG (DR_REG_SLC_BASE + 0x10c)
+/** SDIO_SLC0_TX_PKT_START_DSCR_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_PKT_START_DSCR_ADDR    0xFFFFFFFFU
+#define SDIO_SLC0_TX_PKT_START_DSCR_ADDR_M  (SDIO_SLC0_TX_PKT_START_DSCR_ADDR_V << SDIO_SLC0_TX_PKT_START_DSCR_ADDR_S)
+#define SDIO_SLC0_TX_PKT_START_DSCR_ADDR_V  0xFFFFFFFFU
+#define SDIO_SLC0_TX_PKT_START_DSCR_ADDR_S  0
+
+/** SDIO_SLC0_TXPKTU_E_DSCR_REG register
+ *  reserved
+ */
+#define SDIO_SLC0_TXPKTU_E_DSCR_REG (DR_REG_SLC_BASE + 0x110)
+/** SDIO_SLC0_TX_PKT_END_DSCR_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_PKT_END_DSCR_ADDR    0xFFFFFFFFU
+#define SDIO_SLC0_TX_PKT_END_DSCR_ADDR_M  (SDIO_SLC0_TX_PKT_END_DSCR_ADDR_V << SDIO_SLC0_TX_PKT_END_DSCR_ADDR_S)
+#define SDIO_SLC0_TX_PKT_END_DSCR_ADDR_V  0xFFFFFFFFU
+#define SDIO_SLC0_TX_PKT_END_DSCR_ADDR_S  0
+
+/** SDIO_SLC0_RXPKTU_H_DSCR_REG register
+ *  reserved
+ */
+#define SDIO_SLC0_RXPKTU_H_DSCR_REG (DR_REG_SLC_BASE + 0x114)
+/** SDIO_SLC0_RX_PKT_START_DSCR_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_PKT_START_DSCR_ADDR    0xFFFFFFFFU
+#define SDIO_SLC0_RX_PKT_START_DSCR_ADDR_M  (SDIO_SLC0_RX_PKT_START_DSCR_ADDR_V << SDIO_SLC0_RX_PKT_START_DSCR_ADDR_S)
+#define SDIO_SLC0_RX_PKT_START_DSCR_ADDR_V  0xFFFFFFFFU
+#define SDIO_SLC0_RX_PKT_START_DSCR_ADDR_S  0
+
+/** SDIO_SLC0_RXPKTU_E_DSCR_REG register
+ *  reserved
+ */
+#define SDIO_SLC0_RXPKTU_E_DSCR_REG (DR_REG_SLC_BASE + 0x118)
+/** SDIO_SLC0_RX_PKT_END_DSCR_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_PKT_END_DSCR_ADDR    0xFFFFFFFFU
+#define SDIO_SLC0_RX_PKT_END_DSCR_ADDR_M  (SDIO_SLC0_RX_PKT_END_DSCR_ADDR_V << SDIO_SLC0_RX_PKT_END_DSCR_ADDR_S)
+#define SDIO_SLC0_RX_PKT_END_DSCR_ADDR_V  0xFFFFFFFFU
+#define SDIO_SLC0_RX_PKT_END_DSCR_ADDR_S  0
+
+/** SDIO_SLC_SEQ_POSITION_REG register
+ *  reserved
+ */
+#define SDIO_SLC_SEQ_POSITION_REG (DR_REG_SLC_BASE + 0x11c)
+/** SDIO_SLC0_SEQ_POSITION : R/W; bitpos: [7:0]; default: 9;
+ *  reserved
+ */
+#define SDIO_SLC0_SEQ_POSITION    0x000000FFU
+#define SDIO_SLC0_SEQ_POSITION_M  (SDIO_SLC0_SEQ_POSITION_V << SDIO_SLC0_SEQ_POSITION_S)
+#define SDIO_SLC0_SEQ_POSITION_V  0x000000FFU
+#define SDIO_SLC0_SEQ_POSITION_S  0
+/** SDIO_SLC1_SEQ_POSITION : R/W; bitpos: [15:8]; default: 5;
+ *  reserved
+ */
+#define SDIO_SLC1_SEQ_POSITION    0x000000FFU
+#define SDIO_SLC1_SEQ_POSITION_M  (SDIO_SLC1_SEQ_POSITION_V << SDIO_SLC1_SEQ_POSITION_S)
+#define SDIO_SLC1_SEQ_POSITION_V  0x000000FFU
+#define SDIO_SLC1_SEQ_POSITION_S  8
+
+/** SDIO_SLC0_DSCR_REC_CONF_REG register
+ *  reserved
+ */
+#define SDIO_SLC0_DSCR_REC_CONF_REG (DR_REG_SLC_BASE + 0x120)
+/** SDIO_SLC0_RX_DSCR_REC_LIM : R/W; bitpos: [9:0]; default: 1023;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_DSCR_REC_LIM    0x000003FFU
+#define SDIO_SLC0_RX_DSCR_REC_LIM_M  (SDIO_SLC0_RX_DSCR_REC_LIM_V << SDIO_SLC0_RX_DSCR_REC_LIM_S)
+#define SDIO_SLC0_RX_DSCR_REC_LIM_V  0x000003FFU
+#define SDIO_SLC0_RX_DSCR_REC_LIM_S  0
+
+/** SDIO_SLC_SDIO_CRC_ST0_REG register
+ *  reserved
+ */
+#define SDIO_SLC_SDIO_CRC_ST0_REG (DR_REG_SLC_BASE + 0x124)
+/** SDIO_DAT0_CRC_ERR_CNT : RO; bitpos: [7:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_DAT0_CRC_ERR_CNT    0x000000FFU
+#define SDIO_DAT0_CRC_ERR_CNT_M  (SDIO_DAT0_CRC_ERR_CNT_V << SDIO_DAT0_CRC_ERR_CNT_S)
+#define SDIO_DAT0_CRC_ERR_CNT_V  0x000000FFU
+#define SDIO_DAT0_CRC_ERR_CNT_S  0
+/** SDIO_DAT1_CRC_ERR_CNT : RO; bitpos: [15:8]; default: 0;
+ *  reserved
+ */
+#define SDIO_DAT1_CRC_ERR_CNT    0x000000FFU
+#define SDIO_DAT1_CRC_ERR_CNT_M  (SDIO_DAT1_CRC_ERR_CNT_V << SDIO_DAT1_CRC_ERR_CNT_S)
+#define SDIO_DAT1_CRC_ERR_CNT_V  0x000000FFU
+#define SDIO_DAT1_CRC_ERR_CNT_S  8
+/** SDIO_DAT2_CRC_ERR_CNT : RO; bitpos: [23:16]; default: 0;
+ *  reserved
+ */
+#define SDIO_DAT2_CRC_ERR_CNT    0x000000FFU
+#define SDIO_DAT2_CRC_ERR_CNT_M  (SDIO_DAT2_CRC_ERR_CNT_V << SDIO_DAT2_CRC_ERR_CNT_S)
+#define SDIO_DAT2_CRC_ERR_CNT_V  0x000000FFU
+#define SDIO_DAT2_CRC_ERR_CNT_S  16
+/** SDIO_DAT3_CRC_ERR_CNT : RO; bitpos: [31:24]; default: 0;
+ *  reserved
+ */
+#define SDIO_DAT3_CRC_ERR_CNT    0x000000FFU
+#define SDIO_DAT3_CRC_ERR_CNT_M  (SDIO_DAT3_CRC_ERR_CNT_V << SDIO_DAT3_CRC_ERR_CNT_S)
+#define SDIO_DAT3_CRC_ERR_CNT_V  0x000000FFU
+#define SDIO_DAT3_CRC_ERR_CNT_S  24
+
+/** SDIO_SLC_SDIO_CRC_ST1_REG register
+ *  reserved
+ */
+#define SDIO_SLC_SDIO_CRC_ST1_REG (DR_REG_SLC_BASE + 0x128)
+/** SDIO_CMD_CRC_ERR_CNT : RO; bitpos: [7:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_CMD_CRC_ERR_CNT    0x000000FFU
+#define SDIO_CMD_CRC_ERR_CNT_M  (SDIO_CMD_CRC_ERR_CNT_V << SDIO_CMD_CRC_ERR_CNT_S)
+#define SDIO_CMD_CRC_ERR_CNT_V  0x000000FFU
+#define SDIO_CMD_CRC_ERR_CNT_S  0
+/** SDIO_ERR_CNT_CLR : R/W; bitpos: [31]; default: 0;
+ *  reserved
+ */
+#define SDIO_ERR_CNT_CLR    (BIT(31))
+#define SDIO_ERR_CNT_CLR_M  (SDIO_ERR_CNT_CLR_V << SDIO_ERR_CNT_CLR_S)
+#define SDIO_ERR_CNT_CLR_V  0x00000001U
+#define SDIO_ERR_CNT_CLR_S  31
+
+/** SDIO_SLC0_EOF_START_DES_REG register
+ *  reserved
+ */
+#define SDIO_SLC0_EOF_START_DES_REG (DR_REG_SLC_BASE + 0x12c)
+/** SDIO_SLC0_EOF_START_DES_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_EOF_START_DES_ADDR    0xFFFFFFFFU
+#define SDIO_SLC0_EOF_START_DES_ADDR_M  (SDIO_SLC0_EOF_START_DES_ADDR_V << SDIO_SLC0_EOF_START_DES_ADDR_S)
+#define SDIO_SLC0_EOF_START_DES_ADDR_V  0xFFFFFFFFU
+#define SDIO_SLC0_EOF_START_DES_ADDR_S  0
+
+/** SDIO_SLC0_PUSH_DSCR_ADDR_REG register
+ *  ******* Description ***********
+ */
+#define SDIO_SLC0_PUSH_DSCR_ADDR_REG (DR_REG_SLC_BASE + 0x130)
+/** SDIO_SLC0_RX_PUSH_DSCR_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  the current descriptor address when slc0 gets  a link descriptor, aligned with word
+ */
+#define SDIO_SLC0_RX_PUSH_DSCR_ADDR    0xFFFFFFFFU
+#define SDIO_SLC0_RX_PUSH_DSCR_ADDR_M  (SDIO_SLC0_RX_PUSH_DSCR_ADDR_V << SDIO_SLC0_RX_PUSH_DSCR_ADDR_S)
+#define SDIO_SLC0_RX_PUSH_DSCR_ADDR_V  0xFFFFFFFFU
+#define SDIO_SLC0_RX_PUSH_DSCR_ADDR_S  0
+
+/** SDIO_SLC0_DONE_DSCR_ADDR_REG register
+ *  ******* Description ***********
+ */
+#define SDIO_SLC0_DONE_DSCR_ADDR_REG (DR_REG_SLC_BASE + 0x134)
+/** SDIO_SLC0_RX_DONE_DSCR_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  the current descriptor address when slc0 finishes reading data from one buffer,
+ *  aligned with word
+ */
+#define SDIO_SLC0_RX_DONE_DSCR_ADDR    0xFFFFFFFFU
+#define SDIO_SLC0_RX_DONE_DSCR_ADDR_M  (SDIO_SLC0_RX_DONE_DSCR_ADDR_V << SDIO_SLC0_RX_DONE_DSCR_ADDR_S)
+#define SDIO_SLC0_RX_DONE_DSCR_ADDR_V  0xFFFFFFFFU
+#define SDIO_SLC0_RX_DONE_DSCR_ADDR_S  0
+
+/** SDIO_SLC0_SUB_START_DES_REG register
+ *  ******* Description ***********
+ */
+#define SDIO_SLC0_SUB_START_DES_REG (DR_REG_SLC_BASE + 0x138)
+/** SDIO_SLC0_SUB_PAC_START_DSCR_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  the current descriptor address when slc0 gets  a link descriptor, aligned with word
+ */
+#define SDIO_SLC0_SUB_PAC_START_DSCR_ADDR    0xFFFFFFFFU
+#define SDIO_SLC0_SUB_PAC_START_DSCR_ADDR_M  (SDIO_SLC0_SUB_PAC_START_DSCR_ADDR_V << SDIO_SLC0_SUB_PAC_START_DSCR_ADDR_S)
+#define SDIO_SLC0_SUB_PAC_START_DSCR_ADDR_V  0xFFFFFFFFU
+#define SDIO_SLC0_SUB_PAC_START_DSCR_ADDR_S  0
+
+/** SDIO_SLC0_DSCR_CNT_REG register
+ *  ******* Description ***********
+ */
+#define SDIO_SLC0_DSCR_CNT_REG (DR_REG_SLC_BASE + 0x13c)
+/** SDIO_SLC0_RX_DSCR_CNT_LAT : RO; bitpos: [9:0]; default: 0;
+ *  the number of descriptors got by slc0 when it tries to read data from memory
+ */
+#define SDIO_SLC0_RX_DSCR_CNT_LAT    0x000003FFU
+#define SDIO_SLC0_RX_DSCR_CNT_LAT_M  (SDIO_SLC0_RX_DSCR_CNT_LAT_V << SDIO_SLC0_RX_DSCR_CNT_LAT_S)
+#define SDIO_SLC0_RX_DSCR_CNT_LAT_V  0x000003FFU
+#define SDIO_SLC0_RX_DSCR_CNT_LAT_S  0
+/** SDIO_SLC0_RX_GET_EOF_OCC : RO; bitpos: [16]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_GET_EOF_OCC    (BIT(16))
+#define SDIO_SLC0_RX_GET_EOF_OCC_M  (SDIO_SLC0_RX_GET_EOF_OCC_V << SDIO_SLC0_RX_GET_EOF_OCC_S)
+#define SDIO_SLC0_RX_GET_EOF_OCC_V  0x00000001U
+#define SDIO_SLC0_RX_GET_EOF_OCC_S  16
+
+/** SDIO_SLC0_LEN_LIM_CONF_REG register
+ *  ******* Description ***********
+ */
+#define SDIO_SLC0_LEN_LIM_CONF_REG (DR_REG_SLC_BASE + 0x140)
+/** SDIO_SLC0_LEN_LIM : R/W; bitpos: [19:0]; default: 21504;
+ *  reserved
+ */
+#define SDIO_SLC0_LEN_LIM    0x000FFFFFU
+#define SDIO_SLC0_LEN_LIM_M  (SDIO_SLC0_LEN_LIM_V << SDIO_SLC0_LEN_LIM_S)
+#define SDIO_SLC0_LEN_LIM_V  0x000FFFFFU
+#define SDIO_SLC0_LEN_LIM_S  0
+
+/** SDIO_SLC0INT_ST1_REG register
+ *  reserved
+ */
+#define SDIO_SLC0INT_ST1_REG (DR_REG_SLC_BASE + 0x144)
+/** SDIO_SLC_FRHOST_BIT0_INT_ST1 : RO; bitpos: [0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT0_INT_ST1    (BIT(0))
+#define SDIO_SLC_FRHOST_BIT0_INT_ST1_M  (SDIO_SLC_FRHOST_BIT0_INT_ST1_V << SDIO_SLC_FRHOST_BIT0_INT_ST1_S)
+#define SDIO_SLC_FRHOST_BIT0_INT_ST1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT0_INT_ST1_S  0
+/** SDIO_SLC_FRHOST_BIT1_INT_ST1 : RO; bitpos: [1]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT1_INT_ST1    (BIT(1))
+#define SDIO_SLC_FRHOST_BIT1_INT_ST1_M  (SDIO_SLC_FRHOST_BIT1_INT_ST1_V << SDIO_SLC_FRHOST_BIT1_INT_ST1_S)
+#define SDIO_SLC_FRHOST_BIT1_INT_ST1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT1_INT_ST1_S  1
+/** SDIO_SLC_FRHOST_BIT2_INT_ST1 : RO; bitpos: [2]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT2_INT_ST1    (BIT(2))
+#define SDIO_SLC_FRHOST_BIT2_INT_ST1_M  (SDIO_SLC_FRHOST_BIT2_INT_ST1_V << SDIO_SLC_FRHOST_BIT2_INT_ST1_S)
+#define SDIO_SLC_FRHOST_BIT2_INT_ST1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT2_INT_ST1_S  2
+/** SDIO_SLC_FRHOST_BIT3_INT_ST1 : RO; bitpos: [3]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT3_INT_ST1    (BIT(3))
+#define SDIO_SLC_FRHOST_BIT3_INT_ST1_M  (SDIO_SLC_FRHOST_BIT3_INT_ST1_V << SDIO_SLC_FRHOST_BIT3_INT_ST1_S)
+#define SDIO_SLC_FRHOST_BIT3_INT_ST1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT3_INT_ST1_S  3
+/** SDIO_SLC_FRHOST_BIT4_INT_ST1 : RO; bitpos: [4]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT4_INT_ST1    (BIT(4))
+#define SDIO_SLC_FRHOST_BIT4_INT_ST1_M  (SDIO_SLC_FRHOST_BIT4_INT_ST1_V << SDIO_SLC_FRHOST_BIT4_INT_ST1_S)
+#define SDIO_SLC_FRHOST_BIT4_INT_ST1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT4_INT_ST1_S  4
+/** SDIO_SLC_FRHOST_BIT5_INT_ST1 : RO; bitpos: [5]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT5_INT_ST1    (BIT(5))
+#define SDIO_SLC_FRHOST_BIT5_INT_ST1_M  (SDIO_SLC_FRHOST_BIT5_INT_ST1_V << SDIO_SLC_FRHOST_BIT5_INT_ST1_S)
+#define SDIO_SLC_FRHOST_BIT5_INT_ST1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT5_INT_ST1_S  5
+/** SDIO_SLC_FRHOST_BIT6_INT_ST1 : RO; bitpos: [6]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT6_INT_ST1    (BIT(6))
+#define SDIO_SLC_FRHOST_BIT6_INT_ST1_M  (SDIO_SLC_FRHOST_BIT6_INT_ST1_V << SDIO_SLC_FRHOST_BIT6_INT_ST1_S)
+#define SDIO_SLC_FRHOST_BIT6_INT_ST1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT6_INT_ST1_S  6
+/** SDIO_SLC_FRHOST_BIT7_INT_ST1 : RO; bitpos: [7]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT7_INT_ST1    (BIT(7))
+#define SDIO_SLC_FRHOST_BIT7_INT_ST1_M  (SDIO_SLC_FRHOST_BIT7_INT_ST1_V << SDIO_SLC_FRHOST_BIT7_INT_ST1_S)
+#define SDIO_SLC_FRHOST_BIT7_INT_ST1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT7_INT_ST1_S  7
+/** SDIO_SLC0_RX_START_INT_ST1 : RO; bitpos: [8]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_START_INT_ST1    (BIT(8))
+#define SDIO_SLC0_RX_START_INT_ST1_M  (SDIO_SLC0_RX_START_INT_ST1_V << SDIO_SLC0_RX_START_INT_ST1_S)
+#define SDIO_SLC0_RX_START_INT_ST1_V  0x00000001U
+#define SDIO_SLC0_RX_START_INT_ST1_S  8
+/** SDIO_SLC0_TX_START_INT_ST1 : RO; bitpos: [9]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_START_INT_ST1    (BIT(9))
+#define SDIO_SLC0_TX_START_INT_ST1_M  (SDIO_SLC0_TX_START_INT_ST1_V << SDIO_SLC0_TX_START_INT_ST1_S)
+#define SDIO_SLC0_TX_START_INT_ST1_V  0x00000001U
+#define SDIO_SLC0_TX_START_INT_ST1_S  9
+/** SDIO_SLC0_RX_UDF_INT_ST1 : RO; bitpos: [10]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_UDF_INT_ST1    (BIT(10))
+#define SDIO_SLC0_RX_UDF_INT_ST1_M  (SDIO_SLC0_RX_UDF_INT_ST1_V << SDIO_SLC0_RX_UDF_INT_ST1_S)
+#define SDIO_SLC0_RX_UDF_INT_ST1_V  0x00000001U
+#define SDIO_SLC0_RX_UDF_INT_ST1_S  10
+/** SDIO_SLC0_TX_OVF_INT_ST1 : RO; bitpos: [11]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_OVF_INT_ST1    (BIT(11))
+#define SDIO_SLC0_TX_OVF_INT_ST1_M  (SDIO_SLC0_TX_OVF_INT_ST1_V << SDIO_SLC0_TX_OVF_INT_ST1_S)
+#define SDIO_SLC0_TX_OVF_INT_ST1_V  0x00000001U
+#define SDIO_SLC0_TX_OVF_INT_ST1_S  11
+/** SDIO_SLC0_TOKEN0_1TO0_INT_ST1 : RO; bitpos: [12]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TOKEN0_1TO0_INT_ST1    (BIT(12))
+#define SDIO_SLC0_TOKEN0_1TO0_INT_ST1_M  (SDIO_SLC0_TOKEN0_1TO0_INT_ST1_V << SDIO_SLC0_TOKEN0_1TO0_INT_ST1_S)
+#define SDIO_SLC0_TOKEN0_1TO0_INT_ST1_V  0x00000001U
+#define SDIO_SLC0_TOKEN0_1TO0_INT_ST1_S  12
+/** SDIO_SLC0_TOKEN1_1TO0_INT_ST1 : RO; bitpos: [13]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TOKEN1_1TO0_INT_ST1    (BIT(13))
+#define SDIO_SLC0_TOKEN1_1TO0_INT_ST1_M  (SDIO_SLC0_TOKEN1_1TO0_INT_ST1_V << SDIO_SLC0_TOKEN1_1TO0_INT_ST1_S)
+#define SDIO_SLC0_TOKEN1_1TO0_INT_ST1_V  0x00000001U
+#define SDIO_SLC0_TOKEN1_1TO0_INT_ST1_S  13
+/** SDIO_SLC0_TX_DONE_INT_ST1 : RO; bitpos: [14]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_DONE_INT_ST1    (BIT(14))
+#define SDIO_SLC0_TX_DONE_INT_ST1_M  (SDIO_SLC0_TX_DONE_INT_ST1_V << SDIO_SLC0_TX_DONE_INT_ST1_S)
+#define SDIO_SLC0_TX_DONE_INT_ST1_V  0x00000001U
+#define SDIO_SLC0_TX_DONE_INT_ST1_S  14
+/** SDIO_SLC0_TX_SUC_EOF_INT_ST1 : RO; bitpos: [15]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_SUC_EOF_INT_ST1    (BIT(15))
+#define SDIO_SLC0_TX_SUC_EOF_INT_ST1_M  (SDIO_SLC0_TX_SUC_EOF_INT_ST1_V << SDIO_SLC0_TX_SUC_EOF_INT_ST1_S)
+#define SDIO_SLC0_TX_SUC_EOF_INT_ST1_V  0x00000001U
+#define SDIO_SLC0_TX_SUC_EOF_INT_ST1_S  15
+/** SDIO_SLC0_RX_DONE_INT_ST1 : RO; bitpos: [16]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_DONE_INT_ST1    (BIT(16))
+#define SDIO_SLC0_RX_DONE_INT_ST1_M  (SDIO_SLC0_RX_DONE_INT_ST1_V << SDIO_SLC0_RX_DONE_INT_ST1_S)
+#define SDIO_SLC0_RX_DONE_INT_ST1_V  0x00000001U
+#define SDIO_SLC0_RX_DONE_INT_ST1_S  16
+/** SDIO_SLC0_RX_EOF_INT_ST1 : RO; bitpos: [17]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_EOF_INT_ST1    (BIT(17))
+#define SDIO_SLC0_RX_EOF_INT_ST1_M  (SDIO_SLC0_RX_EOF_INT_ST1_V << SDIO_SLC0_RX_EOF_INT_ST1_S)
+#define SDIO_SLC0_RX_EOF_INT_ST1_V  0x00000001U
+#define SDIO_SLC0_RX_EOF_INT_ST1_S  17
+/** SDIO_SLC0_TOHOST_INT_ST1 : RO; bitpos: [18]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TOHOST_INT_ST1    (BIT(18))
+#define SDIO_SLC0_TOHOST_INT_ST1_M  (SDIO_SLC0_TOHOST_INT_ST1_V << SDIO_SLC0_TOHOST_INT_ST1_S)
+#define SDIO_SLC0_TOHOST_INT_ST1_V  0x00000001U
+#define SDIO_SLC0_TOHOST_INT_ST1_S  18
+/** SDIO_SLC0_TX_DSCR_ERR_INT_ST1 : RO; bitpos: [19]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_DSCR_ERR_INT_ST1    (BIT(19))
+#define SDIO_SLC0_TX_DSCR_ERR_INT_ST1_M  (SDIO_SLC0_TX_DSCR_ERR_INT_ST1_V << SDIO_SLC0_TX_DSCR_ERR_INT_ST1_S)
+#define SDIO_SLC0_TX_DSCR_ERR_INT_ST1_V  0x00000001U
+#define SDIO_SLC0_TX_DSCR_ERR_INT_ST1_S  19
+/** SDIO_SLC0_RX_DSCR_ERR_INT_ST1 : RO; bitpos: [20]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_DSCR_ERR_INT_ST1    (BIT(20))
+#define SDIO_SLC0_RX_DSCR_ERR_INT_ST1_M  (SDIO_SLC0_RX_DSCR_ERR_INT_ST1_V << SDIO_SLC0_RX_DSCR_ERR_INT_ST1_S)
+#define SDIO_SLC0_RX_DSCR_ERR_INT_ST1_V  0x00000001U
+#define SDIO_SLC0_RX_DSCR_ERR_INT_ST1_S  20
+/** SDIO_SLC0_TX_DSCR_EMPTY_INT_ST1 : RO; bitpos: [21]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_DSCR_EMPTY_INT_ST1    (BIT(21))
+#define SDIO_SLC0_TX_DSCR_EMPTY_INT_ST1_M  (SDIO_SLC0_TX_DSCR_EMPTY_INT_ST1_V << SDIO_SLC0_TX_DSCR_EMPTY_INT_ST1_S)
+#define SDIO_SLC0_TX_DSCR_EMPTY_INT_ST1_V  0x00000001U
+#define SDIO_SLC0_TX_DSCR_EMPTY_INT_ST1_S  21
+/** SDIO_SLC0_HOST_RD_ACK_INT_ST1 : RO; bitpos: [22]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_HOST_RD_ACK_INT_ST1    (BIT(22))
+#define SDIO_SLC0_HOST_RD_ACK_INT_ST1_M  (SDIO_SLC0_HOST_RD_ACK_INT_ST1_V << SDIO_SLC0_HOST_RD_ACK_INT_ST1_S)
+#define SDIO_SLC0_HOST_RD_ACK_INT_ST1_V  0x00000001U
+#define SDIO_SLC0_HOST_RD_ACK_INT_ST1_S  22
+/** SDIO_SLC0_WR_RETRY_DONE_INT_ST1 : RO; bitpos: [23]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_WR_RETRY_DONE_INT_ST1    (BIT(23))
+#define SDIO_SLC0_WR_RETRY_DONE_INT_ST1_M  (SDIO_SLC0_WR_RETRY_DONE_INT_ST1_V << SDIO_SLC0_WR_RETRY_DONE_INT_ST1_S)
+#define SDIO_SLC0_WR_RETRY_DONE_INT_ST1_V  0x00000001U
+#define SDIO_SLC0_WR_RETRY_DONE_INT_ST1_S  23
+/** SDIO_SLC0_TX_ERR_EOF_INT_ST1 : RO; bitpos: [24]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_ERR_EOF_INT_ST1    (BIT(24))
+#define SDIO_SLC0_TX_ERR_EOF_INT_ST1_M  (SDIO_SLC0_TX_ERR_EOF_INT_ST1_V << SDIO_SLC0_TX_ERR_EOF_INT_ST1_S)
+#define SDIO_SLC0_TX_ERR_EOF_INT_ST1_V  0x00000001U
+#define SDIO_SLC0_TX_ERR_EOF_INT_ST1_S  24
+/** SDIO_CMD_DTC_INT_ST1 : RO; bitpos: [25]; default: 0;
+ *  reserved
+ */
+#define SDIO_CMD_DTC_INT_ST1    (BIT(25))
+#define SDIO_CMD_DTC_INT_ST1_M  (SDIO_CMD_DTC_INT_ST1_V << SDIO_CMD_DTC_INT_ST1_S)
+#define SDIO_CMD_DTC_INT_ST1_V  0x00000001U
+#define SDIO_CMD_DTC_INT_ST1_S  25
+/** SDIO_SLC0_RX_QUICK_EOF_INT_ST1 : RO; bitpos: [26]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_QUICK_EOF_INT_ST1    (BIT(26))
+#define SDIO_SLC0_RX_QUICK_EOF_INT_ST1_M  (SDIO_SLC0_RX_QUICK_EOF_INT_ST1_V << SDIO_SLC0_RX_QUICK_EOF_INT_ST1_S)
+#define SDIO_SLC0_RX_QUICK_EOF_INT_ST1_V  0x00000001U
+#define SDIO_SLC0_RX_QUICK_EOF_INT_ST1_S  26
+/** SDIO_SLC0_HOST_POP_EOF_ERR_INT_ST1 : RO; bitpos: [27]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_HOST_POP_EOF_ERR_INT_ST1    (BIT(27))
+#define SDIO_SLC0_HOST_POP_EOF_ERR_INT_ST1_M  (SDIO_SLC0_HOST_POP_EOF_ERR_INT_ST1_V << SDIO_SLC0_HOST_POP_EOF_ERR_INT_ST1_S)
+#define SDIO_SLC0_HOST_POP_EOF_ERR_INT_ST1_V  0x00000001U
+#define SDIO_SLC0_HOST_POP_EOF_ERR_INT_ST1_S  27
+/** SDIO_HDA_RECV_DONE_INT_ST1 : RO; bitpos: [28]; default: 0;
+ *  reserved
+ */
+#define SDIO_HDA_RECV_DONE_INT_ST1    (BIT(28))
+#define SDIO_HDA_RECV_DONE_INT_ST1_M  (SDIO_HDA_RECV_DONE_INT_ST1_V << SDIO_HDA_RECV_DONE_INT_ST1_S)
+#define SDIO_HDA_RECV_DONE_INT_ST1_V  0x00000001U
+#define SDIO_HDA_RECV_DONE_INT_ST1_S  28
+
+/** SDIO_SLC0INT_ENA1_REG register
+ *  reserved
+ */
+#define SDIO_SLC0INT_ENA1_REG (DR_REG_SLC_BASE + 0x148)
+/** SDIO_SLC_FRHOST_BIT0_INT_ENA1 : R/W; bitpos: [0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT0_INT_ENA1    (BIT(0))
+#define SDIO_SLC_FRHOST_BIT0_INT_ENA1_M  (SDIO_SLC_FRHOST_BIT0_INT_ENA1_V << SDIO_SLC_FRHOST_BIT0_INT_ENA1_S)
+#define SDIO_SLC_FRHOST_BIT0_INT_ENA1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT0_INT_ENA1_S  0
+/** SDIO_SLC_FRHOST_BIT1_INT_ENA1 : R/W; bitpos: [1]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT1_INT_ENA1    (BIT(1))
+#define SDIO_SLC_FRHOST_BIT1_INT_ENA1_M  (SDIO_SLC_FRHOST_BIT1_INT_ENA1_V << SDIO_SLC_FRHOST_BIT1_INT_ENA1_S)
+#define SDIO_SLC_FRHOST_BIT1_INT_ENA1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT1_INT_ENA1_S  1
+/** SDIO_SLC_FRHOST_BIT2_INT_ENA1 : R/W; bitpos: [2]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT2_INT_ENA1    (BIT(2))
+#define SDIO_SLC_FRHOST_BIT2_INT_ENA1_M  (SDIO_SLC_FRHOST_BIT2_INT_ENA1_V << SDIO_SLC_FRHOST_BIT2_INT_ENA1_S)
+#define SDIO_SLC_FRHOST_BIT2_INT_ENA1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT2_INT_ENA1_S  2
+/** SDIO_SLC_FRHOST_BIT3_INT_ENA1 : R/W; bitpos: [3]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT3_INT_ENA1    (BIT(3))
+#define SDIO_SLC_FRHOST_BIT3_INT_ENA1_M  (SDIO_SLC_FRHOST_BIT3_INT_ENA1_V << SDIO_SLC_FRHOST_BIT3_INT_ENA1_S)
+#define SDIO_SLC_FRHOST_BIT3_INT_ENA1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT3_INT_ENA1_S  3
+/** SDIO_SLC_FRHOST_BIT4_INT_ENA1 : R/W; bitpos: [4]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT4_INT_ENA1    (BIT(4))
+#define SDIO_SLC_FRHOST_BIT4_INT_ENA1_M  (SDIO_SLC_FRHOST_BIT4_INT_ENA1_V << SDIO_SLC_FRHOST_BIT4_INT_ENA1_S)
+#define SDIO_SLC_FRHOST_BIT4_INT_ENA1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT4_INT_ENA1_S  4
+/** SDIO_SLC_FRHOST_BIT5_INT_ENA1 : R/W; bitpos: [5]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT5_INT_ENA1    (BIT(5))
+#define SDIO_SLC_FRHOST_BIT5_INT_ENA1_M  (SDIO_SLC_FRHOST_BIT5_INT_ENA1_V << SDIO_SLC_FRHOST_BIT5_INT_ENA1_S)
+#define SDIO_SLC_FRHOST_BIT5_INT_ENA1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT5_INT_ENA1_S  5
+/** SDIO_SLC_FRHOST_BIT6_INT_ENA1 : R/W; bitpos: [6]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT6_INT_ENA1    (BIT(6))
+#define SDIO_SLC_FRHOST_BIT6_INT_ENA1_M  (SDIO_SLC_FRHOST_BIT6_INT_ENA1_V << SDIO_SLC_FRHOST_BIT6_INT_ENA1_S)
+#define SDIO_SLC_FRHOST_BIT6_INT_ENA1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT6_INT_ENA1_S  6
+/** SDIO_SLC_FRHOST_BIT7_INT_ENA1 : R/W; bitpos: [7]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT7_INT_ENA1    (BIT(7))
+#define SDIO_SLC_FRHOST_BIT7_INT_ENA1_M  (SDIO_SLC_FRHOST_BIT7_INT_ENA1_V << SDIO_SLC_FRHOST_BIT7_INT_ENA1_S)
+#define SDIO_SLC_FRHOST_BIT7_INT_ENA1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT7_INT_ENA1_S  7
+/** SDIO_SLC0_RX_START_INT_ENA1 : R/W; bitpos: [8]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_START_INT_ENA1    (BIT(8))
+#define SDIO_SLC0_RX_START_INT_ENA1_M  (SDIO_SLC0_RX_START_INT_ENA1_V << SDIO_SLC0_RX_START_INT_ENA1_S)
+#define SDIO_SLC0_RX_START_INT_ENA1_V  0x00000001U
+#define SDIO_SLC0_RX_START_INT_ENA1_S  8
+/** SDIO_SLC0_TX_START_INT_ENA1 : R/W; bitpos: [9]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_START_INT_ENA1    (BIT(9))
+#define SDIO_SLC0_TX_START_INT_ENA1_M  (SDIO_SLC0_TX_START_INT_ENA1_V << SDIO_SLC0_TX_START_INT_ENA1_S)
+#define SDIO_SLC0_TX_START_INT_ENA1_V  0x00000001U
+#define SDIO_SLC0_TX_START_INT_ENA1_S  9
+/** SDIO_SLC0_RX_UDF_INT_ENA1 : R/W; bitpos: [10]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_UDF_INT_ENA1    (BIT(10))
+#define SDIO_SLC0_RX_UDF_INT_ENA1_M  (SDIO_SLC0_RX_UDF_INT_ENA1_V << SDIO_SLC0_RX_UDF_INT_ENA1_S)
+#define SDIO_SLC0_RX_UDF_INT_ENA1_V  0x00000001U
+#define SDIO_SLC0_RX_UDF_INT_ENA1_S  10
+/** SDIO_SLC0_TX_OVF_INT_ENA1 : R/W; bitpos: [11]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_OVF_INT_ENA1    (BIT(11))
+#define SDIO_SLC0_TX_OVF_INT_ENA1_M  (SDIO_SLC0_TX_OVF_INT_ENA1_V << SDIO_SLC0_TX_OVF_INT_ENA1_S)
+#define SDIO_SLC0_TX_OVF_INT_ENA1_V  0x00000001U
+#define SDIO_SLC0_TX_OVF_INT_ENA1_S  11
+/** SDIO_SLC0_TOKEN0_1TO0_INT_ENA1 : R/W; bitpos: [12]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TOKEN0_1TO0_INT_ENA1    (BIT(12))
+#define SDIO_SLC0_TOKEN0_1TO0_INT_ENA1_M  (SDIO_SLC0_TOKEN0_1TO0_INT_ENA1_V << SDIO_SLC0_TOKEN0_1TO0_INT_ENA1_S)
+#define SDIO_SLC0_TOKEN0_1TO0_INT_ENA1_V  0x00000001U
+#define SDIO_SLC0_TOKEN0_1TO0_INT_ENA1_S  12
+/** SDIO_SLC0_TOKEN1_1TO0_INT_ENA1 : R/W; bitpos: [13]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TOKEN1_1TO0_INT_ENA1    (BIT(13))
+#define SDIO_SLC0_TOKEN1_1TO0_INT_ENA1_M  (SDIO_SLC0_TOKEN1_1TO0_INT_ENA1_V << SDIO_SLC0_TOKEN1_1TO0_INT_ENA1_S)
+#define SDIO_SLC0_TOKEN1_1TO0_INT_ENA1_V  0x00000001U
+#define SDIO_SLC0_TOKEN1_1TO0_INT_ENA1_S  13
+/** SDIO_SLC0_TX_DONE_INT_ENA1 : R/W; bitpos: [14]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_DONE_INT_ENA1    (BIT(14))
+#define SDIO_SLC0_TX_DONE_INT_ENA1_M  (SDIO_SLC0_TX_DONE_INT_ENA1_V << SDIO_SLC0_TX_DONE_INT_ENA1_S)
+#define SDIO_SLC0_TX_DONE_INT_ENA1_V  0x00000001U
+#define SDIO_SLC0_TX_DONE_INT_ENA1_S  14
+/** SDIO_SLC0_TX_SUC_EOF_INT_ENA1 : R/W; bitpos: [15]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_SUC_EOF_INT_ENA1    (BIT(15))
+#define SDIO_SLC0_TX_SUC_EOF_INT_ENA1_M  (SDIO_SLC0_TX_SUC_EOF_INT_ENA1_V << SDIO_SLC0_TX_SUC_EOF_INT_ENA1_S)
+#define SDIO_SLC0_TX_SUC_EOF_INT_ENA1_V  0x00000001U
+#define SDIO_SLC0_TX_SUC_EOF_INT_ENA1_S  15
+/** SDIO_SLC0_RX_DONE_INT_ENA1 : R/W; bitpos: [16]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_DONE_INT_ENA1    (BIT(16))
+#define SDIO_SLC0_RX_DONE_INT_ENA1_M  (SDIO_SLC0_RX_DONE_INT_ENA1_V << SDIO_SLC0_RX_DONE_INT_ENA1_S)
+#define SDIO_SLC0_RX_DONE_INT_ENA1_V  0x00000001U
+#define SDIO_SLC0_RX_DONE_INT_ENA1_S  16
+/** SDIO_SLC0_RX_EOF_INT_ENA1 : R/W; bitpos: [17]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_EOF_INT_ENA1    (BIT(17))
+#define SDIO_SLC0_RX_EOF_INT_ENA1_M  (SDIO_SLC0_RX_EOF_INT_ENA1_V << SDIO_SLC0_RX_EOF_INT_ENA1_S)
+#define SDIO_SLC0_RX_EOF_INT_ENA1_V  0x00000001U
+#define SDIO_SLC0_RX_EOF_INT_ENA1_S  17
+/** SDIO_SLC0_TOHOST_INT_ENA1 : R/W; bitpos: [18]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TOHOST_INT_ENA1    (BIT(18))
+#define SDIO_SLC0_TOHOST_INT_ENA1_M  (SDIO_SLC0_TOHOST_INT_ENA1_V << SDIO_SLC0_TOHOST_INT_ENA1_S)
+#define SDIO_SLC0_TOHOST_INT_ENA1_V  0x00000001U
+#define SDIO_SLC0_TOHOST_INT_ENA1_S  18
+/** SDIO_SLC0_TX_DSCR_ERR_INT_ENA1 : R/W; bitpos: [19]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_DSCR_ERR_INT_ENA1    (BIT(19))
+#define SDIO_SLC0_TX_DSCR_ERR_INT_ENA1_M  (SDIO_SLC0_TX_DSCR_ERR_INT_ENA1_V << SDIO_SLC0_TX_DSCR_ERR_INT_ENA1_S)
+#define SDIO_SLC0_TX_DSCR_ERR_INT_ENA1_V  0x00000001U
+#define SDIO_SLC0_TX_DSCR_ERR_INT_ENA1_S  19
+/** SDIO_SLC0_RX_DSCR_ERR_INT_ENA1 : R/W; bitpos: [20]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_DSCR_ERR_INT_ENA1    (BIT(20))
+#define SDIO_SLC0_RX_DSCR_ERR_INT_ENA1_M  (SDIO_SLC0_RX_DSCR_ERR_INT_ENA1_V << SDIO_SLC0_RX_DSCR_ERR_INT_ENA1_S)
+#define SDIO_SLC0_RX_DSCR_ERR_INT_ENA1_V  0x00000001U
+#define SDIO_SLC0_RX_DSCR_ERR_INT_ENA1_S  20
+/** SDIO_SLC0_TX_DSCR_EMPTY_INT_ENA1 : R/W; bitpos: [21]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_DSCR_EMPTY_INT_ENA1    (BIT(21))
+#define SDIO_SLC0_TX_DSCR_EMPTY_INT_ENA1_M  (SDIO_SLC0_TX_DSCR_EMPTY_INT_ENA1_V << SDIO_SLC0_TX_DSCR_EMPTY_INT_ENA1_S)
+#define SDIO_SLC0_TX_DSCR_EMPTY_INT_ENA1_V  0x00000001U
+#define SDIO_SLC0_TX_DSCR_EMPTY_INT_ENA1_S  21
+/** SDIO_SLC0_HOST_RD_ACK_INT_ENA1 : R/W; bitpos: [22]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_HOST_RD_ACK_INT_ENA1    (BIT(22))
+#define SDIO_SLC0_HOST_RD_ACK_INT_ENA1_M  (SDIO_SLC0_HOST_RD_ACK_INT_ENA1_V << SDIO_SLC0_HOST_RD_ACK_INT_ENA1_S)
+#define SDIO_SLC0_HOST_RD_ACK_INT_ENA1_V  0x00000001U
+#define SDIO_SLC0_HOST_RD_ACK_INT_ENA1_S  22
+/** SDIO_SLC0_WR_RETRY_DONE_INT_ENA1 : R/W; bitpos: [23]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_WR_RETRY_DONE_INT_ENA1    (BIT(23))
+#define SDIO_SLC0_WR_RETRY_DONE_INT_ENA1_M  (SDIO_SLC0_WR_RETRY_DONE_INT_ENA1_V << SDIO_SLC0_WR_RETRY_DONE_INT_ENA1_S)
+#define SDIO_SLC0_WR_RETRY_DONE_INT_ENA1_V  0x00000001U
+#define SDIO_SLC0_WR_RETRY_DONE_INT_ENA1_S  23
+/** SDIO_SLC0_TX_ERR_EOF_INT_ENA1 : R/W; bitpos: [24]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_TX_ERR_EOF_INT_ENA1    (BIT(24))
+#define SDIO_SLC0_TX_ERR_EOF_INT_ENA1_M  (SDIO_SLC0_TX_ERR_EOF_INT_ENA1_V << SDIO_SLC0_TX_ERR_EOF_INT_ENA1_S)
+#define SDIO_SLC0_TX_ERR_EOF_INT_ENA1_V  0x00000001U
+#define SDIO_SLC0_TX_ERR_EOF_INT_ENA1_S  24
+/** SDIO_CMD_DTC_INT_ENA1 : R/W; bitpos: [25]; default: 0;
+ *  reserved
+ */
+#define SDIO_CMD_DTC_INT_ENA1    (BIT(25))
+#define SDIO_CMD_DTC_INT_ENA1_M  (SDIO_CMD_DTC_INT_ENA1_V << SDIO_CMD_DTC_INT_ENA1_S)
+#define SDIO_CMD_DTC_INT_ENA1_V  0x00000001U
+#define SDIO_CMD_DTC_INT_ENA1_S  25
+/** SDIO_SLC0_RX_QUICK_EOF_INT_ENA1 : R/W; bitpos: [26]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_RX_QUICK_EOF_INT_ENA1    (BIT(26))
+#define SDIO_SLC0_RX_QUICK_EOF_INT_ENA1_M  (SDIO_SLC0_RX_QUICK_EOF_INT_ENA1_V << SDIO_SLC0_RX_QUICK_EOF_INT_ENA1_S)
+#define SDIO_SLC0_RX_QUICK_EOF_INT_ENA1_V  0x00000001U
+#define SDIO_SLC0_RX_QUICK_EOF_INT_ENA1_S  26
+/** SDIO_SLC0_HOST_POP_EOF_ERR_INT_ENA1 : R/W; bitpos: [27]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC0_HOST_POP_EOF_ERR_INT_ENA1    (BIT(27))
+#define SDIO_SLC0_HOST_POP_EOF_ERR_INT_ENA1_M  (SDIO_SLC0_HOST_POP_EOF_ERR_INT_ENA1_V << SDIO_SLC0_HOST_POP_EOF_ERR_INT_ENA1_S)
+#define SDIO_SLC0_HOST_POP_EOF_ERR_INT_ENA1_V  0x00000001U
+#define SDIO_SLC0_HOST_POP_EOF_ERR_INT_ENA1_S  27
+/** SDIO_HDA_RECV_DONE_INT_ENA1 : R/W; bitpos: [28]; default: 0;
+ *  reserved
+ */
+#define SDIO_HDA_RECV_DONE_INT_ENA1    (BIT(28))
+#define SDIO_HDA_RECV_DONE_INT_ENA1_M  (SDIO_HDA_RECV_DONE_INT_ENA1_V << SDIO_HDA_RECV_DONE_INT_ENA1_S)
+#define SDIO_HDA_RECV_DONE_INT_ENA1_V  0x00000001U
+#define SDIO_HDA_RECV_DONE_INT_ENA1_S  28
+
+/** SDIO_SLC1INT_ST1_REG register
+ *  reserved
+ */
+#define SDIO_SLC1INT_ST1_REG (DR_REG_SLC_BASE + 0x14c)
+/** SDIO_SLC_FRHOST_BIT8_INT_ST1 : RO; bitpos: [0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT8_INT_ST1    (BIT(0))
+#define SDIO_SLC_FRHOST_BIT8_INT_ST1_M  (SDIO_SLC_FRHOST_BIT8_INT_ST1_V << SDIO_SLC_FRHOST_BIT8_INT_ST1_S)
+#define SDIO_SLC_FRHOST_BIT8_INT_ST1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT8_INT_ST1_S  0
+/** SDIO_SLC_FRHOST_BIT9_INT_ST1 : RO; bitpos: [1]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT9_INT_ST1    (BIT(1))
+#define SDIO_SLC_FRHOST_BIT9_INT_ST1_M  (SDIO_SLC_FRHOST_BIT9_INT_ST1_V << SDIO_SLC_FRHOST_BIT9_INT_ST1_S)
+#define SDIO_SLC_FRHOST_BIT9_INT_ST1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT9_INT_ST1_S  1
+/** SDIO_SLC_FRHOST_BIT10_INT_ST1 : RO; bitpos: [2]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT10_INT_ST1    (BIT(2))
+#define SDIO_SLC_FRHOST_BIT10_INT_ST1_M  (SDIO_SLC_FRHOST_BIT10_INT_ST1_V << SDIO_SLC_FRHOST_BIT10_INT_ST1_S)
+#define SDIO_SLC_FRHOST_BIT10_INT_ST1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT10_INT_ST1_S  2
+/** SDIO_SLC_FRHOST_BIT11_INT_ST1 : RO; bitpos: [3]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT11_INT_ST1    (BIT(3))
+#define SDIO_SLC_FRHOST_BIT11_INT_ST1_M  (SDIO_SLC_FRHOST_BIT11_INT_ST1_V << SDIO_SLC_FRHOST_BIT11_INT_ST1_S)
+#define SDIO_SLC_FRHOST_BIT11_INT_ST1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT11_INT_ST1_S  3
+/** SDIO_SLC_FRHOST_BIT12_INT_ST1 : RO; bitpos: [4]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT12_INT_ST1    (BIT(4))
+#define SDIO_SLC_FRHOST_BIT12_INT_ST1_M  (SDIO_SLC_FRHOST_BIT12_INT_ST1_V << SDIO_SLC_FRHOST_BIT12_INT_ST1_S)
+#define SDIO_SLC_FRHOST_BIT12_INT_ST1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT12_INT_ST1_S  4
+/** SDIO_SLC_FRHOST_BIT13_INT_ST1 : RO; bitpos: [5]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT13_INT_ST1    (BIT(5))
+#define SDIO_SLC_FRHOST_BIT13_INT_ST1_M  (SDIO_SLC_FRHOST_BIT13_INT_ST1_V << SDIO_SLC_FRHOST_BIT13_INT_ST1_S)
+#define SDIO_SLC_FRHOST_BIT13_INT_ST1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT13_INT_ST1_S  5
+/** SDIO_SLC_FRHOST_BIT14_INT_ST1 : RO; bitpos: [6]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT14_INT_ST1    (BIT(6))
+#define SDIO_SLC_FRHOST_BIT14_INT_ST1_M  (SDIO_SLC_FRHOST_BIT14_INT_ST1_V << SDIO_SLC_FRHOST_BIT14_INT_ST1_S)
+#define SDIO_SLC_FRHOST_BIT14_INT_ST1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT14_INT_ST1_S  6
+/** SDIO_SLC_FRHOST_BIT15_INT_ST1 : RO; bitpos: [7]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT15_INT_ST1    (BIT(7))
+#define SDIO_SLC_FRHOST_BIT15_INT_ST1_M  (SDIO_SLC_FRHOST_BIT15_INT_ST1_V << SDIO_SLC_FRHOST_BIT15_INT_ST1_S)
+#define SDIO_SLC_FRHOST_BIT15_INT_ST1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT15_INT_ST1_S  7
+/** SDIO_SLC1_RX_START_INT_ST1 : RO; bitpos: [8]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_START_INT_ST1    (BIT(8))
+#define SDIO_SLC1_RX_START_INT_ST1_M  (SDIO_SLC1_RX_START_INT_ST1_V << SDIO_SLC1_RX_START_INT_ST1_S)
+#define SDIO_SLC1_RX_START_INT_ST1_V  0x00000001U
+#define SDIO_SLC1_RX_START_INT_ST1_S  8
+/** SDIO_SLC1_TX_START_INT_ST1 : RO; bitpos: [9]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_START_INT_ST1    (BIT(9))
+#define SDIO_SLC1_TX_START_INT_ST1_M  (SDIO_SLC1_TX_START_INT_ST1_V << SDIO_SLC1_TX_START_INT_ST1_S)
+#define SDIO_SLC1_TX_START_INT_ST1_V  0x00000001U
+#define SDIO_SLC1_TX_START_INT_ST1_S  9
+/** SDIO_SLC1_RX_UDF_INT_ST1 : RO; bitpos: [10]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_UDF_INT_ST1    (BIT(10))
+#define SDIO_SLC1_RX_UDF_INT_ST1_M  (SDIO_SLC1_RX_UDF_INT_ST1_V << SDIO_SLC1_RX_UDF_INT_ST1_S)
+#define SDIO_SLC1_RX_UDF_INT_ST1_V  0x00000001U
+#define SDIO_SLC1_RX_UDF_INT_ST1_S  10
+/** SDIO_SLC1_TX_OVF_INT_ST1 : RO; bitpos: [11]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_OVF_INT_ST1    (BIT(11))
+#define SDIO_SLC1_TX_OVF_INT_ST1_M  (SDIO_SLC1_TX_OVF_INT_ST1_V << SDIO_SLC1_TX_OVF_INT_ST1_S)
+#define SDIO_SLC1_TX_OVF_INT_ST1_V  0x00000001U
+#define SDIO_SLC1_TX_OVF_INT_ST1_S  11
+/** SDIO_SLC1_TOKEN0_1TO0_INT_ST1 : RO; bitpos: [12]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TOKEN0_1TO0_INT_ST1    (BIT(12))
+#define SDIO_SLC1_TOKEN0_1TO0_INT_ST1_M  (SDIO_SLC1_TOKEN0_1TO0_INT_ST1_V << SDIO_SLC1_TOKEN0_1TO0_INT_ST1_S)
+#define SDIO_SLC1_TOKEN0_1TO0_INT_ST1_V  0x00000001U
+#define SDIO_SLC1_TOKEN0_1TO0_INT_ST1_S  12
+/** SDIO_SLC1_TOKEN1_1TO0_INT_ST1 : RO; bitpos: [13]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TOKEN1_1TO0_INT_ST1    (BIT(13))
+#define SDIO_SLC1_TOKEN1_1TO0_INT_ST1_M  (SDIO_SLC1_TOKEN1_1TO0_INT_ST1_V << SDIO_SLC1_TOKEN1_1TO0_INT_ST1_S)
+#define SDIO_SLC1_TOKEN1_1TO0_INT_ST1_V  0x00000001U
+#define SDIO_SLC1_TOKEN1_1TO0_INT_ST1_S  13
+/** SDIO_SLC1_TX_DONE_INT_ST1 : RO; bitpos: [14]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_DONE_INT_ST1    (BIT(14))
+#define SDIO_SLC1_TX_DONE_INT_ST1_M  (SDIO_SLC1_TX_DONE_INT_ST1_V << SDIO_SLC1_TX_DONE_INT_ST1_S)
+#define SDIO_SLC1_TX_DONE_INT_ST1_V  0x00000001U
+#define SDIO_SLC1_TX_DONE_INT_ST1_S  14
+/** SDIO_SLC1_TX_SUC_EOF_INT_ST1 : RO; bitpos: [15]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_SUC_EOF_INT_ST1    (BIT(15))
+#define SDIO_SLC1_TX_SUC_EOF_INT_ST1_M  (SDIO_SLC1_TX_SUC_EOF_INT_ST1_V << SDIO_SLC1_TX_SUC_EOF_INT_ST1_S)
+#define SDIO_SLC1_TX_SUC_EOF_INT_ST1_V  0x00000001U
+#define SDIO_SLC1_TX_SUC_EOF_INT_ST1_S  15
+/** SDIO_SLC1_RX_DONE_INT_ST1 : RO; bitpos: [16]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_DONE_INT_ST1    (BIT(16))
+#define SDIO_SLC1_RX_DONE_INT_ST1_M  (SDIO_SLC1_RX_DONE_INT_ST1_V << SDIO_SLC1_RX_DONE_INT_ST1_S)
+#define SDIO_SLC1_RX_DONE_INT_ST1_V  0x00000001U
+#define SDIO_SLC1_RX_DONE_INT_ST1_S  16
+/** SDIO_SLC1_RX_EOF_INT_ST1 : RO; bitpos: [17]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_EOF_INT_ST1    (BIT(17))
+#define SDIO_SLC1_RX_EOF_INT_ST1_M  (SDIO_SLC1_RX_EOF_INT_ST1_V << SDIO_SLC1_RX_EOF_INT_ST1_S)
+#define SDIO_SLC1_RX_EOF_INT_ST1_V  0x00000001U
+#define SDIO_SLC1_RX_EOF_INT_ST1_S  17
+/** SDIO_SLC1_TOHOST_INT_ST1 : RO; bitpos: [18]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TOHOST_INT_ST1    (BIT(18))
+#define SDIO_SLC1_TOHOST_INT_ST1_M  (SDIO_SLC1_TOHOST_INT_ST1_V << SDIO_SLC1_TOHOST_INT_ST1_S)
+#define SDIO_SLC1_TOHOST_INT_ST1_V  0x00000001U
+#define SDIO_SLC1_TOHOST_INT_ST1_S  18
+/** SDIO_SLC1_TX_DSCR_ERR_INT_ST1 : RO; bitpos: [19]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_DSCR_ERR_INT_ST1    (BIT(19))
+#define SDIO_SLC1_TX_DSCR_ERR_INT_ST1_M  (SDIO_SLC1_TX_DSCR_ERR_INT_ST1_V << SDIO_SLC1_TX_DSCR_ERR_INT_ST1_S)
+#define SDIO_SLC1_TX_DSCR_ERR_INT_ST1_V  0x00000001U
+#define SDIO_SLC1_TX_DSCR_ERR_INT_ST1_S  19
+/** SDIO_SLC1_RX_DSCR_ERR_INT_ST1 : RO; bitpos: [20]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_DSCR_ERR_INT_ST1    (BIT(20))
+#define SDIO_SLC1_RX_DSCR_ERR_INT_ST1_M  (SDIO_SLC1_RX_DSCR_ERR_INT_ST1_V << SDIO_SLC1_RX_DSCR_ERR_INT_ST1_S)
+#define SDIO_SLC1_RX_DSCR_ERR_INT_ST1_V  0x00000001U
+#define SDIO_SLC1_RX_DSCR_ERR_INT_ST1_S  20
+/** SDIO_SLC1_TX_DSCR_EMPTY_INT_ST1 : RO; bitpos: [21]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_DSCR_EMPTY_INT_ST1    (BIT(21))
+#define SDIO_SLC1_TX_DSCR_EMPTY_INT_ST1_M  (SDIO_SLC1_TX_DSCR_EMPTY_INT_ST1_V << SDIO_SLC1_TX_DSCR_EMPTY_INT_ST1_S)
+#define SDIO_SLC1_TX_DSCR_EMPTY_INT_ST1_V  0x00000001U
+#define SDIO_SLC1_TX_DSCR_EMPTY_INT_ST1_S  21
+/** SDIO_SLC1_HOST_RD_ACK_INT_ST1 : RO; bitpos: [22]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_HOST_RD_ACK_INT_ST1    (BIT(22))
+#define SDIO_SLC1_HOST_RD_ACK_INT_ST1_M  (SDIO_SLC1_HOST_RD_ACK_INT_ST1_V << SDIO_SLC1_HOST_RD_ACK_INT_ST1_S)
+#define SDIO_SLC1_HOST_RD_ACK_INT_ST1_V  0x00000001U
+#define SDIO_SLC1_HOST_RD_ACK_INT_ST1_S  22
+/** SDIO_SLC1_WR_RETRY_DONE_INT_ST1 : RO; bitpos: [23]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_WR_RETRY_DONE_INT_ST1    (BIT(23))
+#define SDIO_SLC1_WR_RETRY_DONE_INT_ST1_M  (SDIO_SLC1_WR_RETRY_DONE_INT_ST1_V << SDIO_SLC1_WR_RETRY_DONE_INT_ST1_S)
+#define SDIO_SLC1_WR_RETRY_DONE_INT_ST1_V  0x00000001U
+#define SDIO_SLC1_WR_RETRY_DONE_INT_ST1_S  23
+/** SDIO_SLC1_TX_ERR_EOF_INT_ST1 : RO; bitpos: [24]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_ERR_EOF_INT_ST1    (BIT(24))
+#define SDIO_SLC1_TX_ERR_EOF_INT_ST1_M  (SDIO_SLC1_TX_ERR_EOF_INT_ST1_V << SDIO_SLC1_TX_ERR_EOF_INT_ST1_S)
+#define SDIO_SLC1_TX_ERR_EOF_INT_ST1_V  0x00000001U
+#define SDIO_SLC1_TX_ERR_EOF_INT_ST1_S  24
+
+/** SDIO_SLC1INT_ENA1_REG register
+ *  reserved
+ */
+#define SDIO_SLC1INT_ENA1_REG (DR_REG_SLC_BASE + 0x150)
+/** SDIO_SLC_FRHOST_BIT8_INT_ENA1 : R/W; bitpos: [0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT8_INT_ENA1    (BIT(0))
+#define SDIO_SLC_FRHOST_BIT8_INT_ENA1_M  (SDIO_SLC_FRHOST_BIT8_INT_ENA1_V << SDIO_SLC_FRHOST_BIT8_INT_ENA1_S)
+#define SDIO_SLC_FRHOST_BIT8_INT_ENA1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT8_INT_ENA1_S  0
+/** SDIO_SLC_FRHOST_BIT9_INT_ENA1 : R/W; bitpos: [1]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT9_INT_ENA1    (BIT(1))
+#define SDIO_SLC_FRHOST_BIT9_INT_ENA1_M  (SDIO_SLC_FRHOST_BIT9_INT_ENA1_V << SDIO_SLC_FRHOST_BIT9_INT_ENA1_S)
+#define SDIO_SLC_FRHOST_BIT9_INT_ENA1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT9_INT_ENA1_S  1
+/** SDIO_SLC_FRHOST_BIT10_INT_ENA1 : R/W; bitpos: [2]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT10_INT_ENA1    (BIT(2))
+#define SDIO_SLC_FRHOST_BIT10_INT_ENA1_M  (SDIO_SLC_FRHOST_BIT10_INT_ENA1_V << SDIO_SLC_FRHOST_BIT10_INT_ENA1_S)
+#define SDIO_SLC_FRHOST_BIT10_INT_ENA1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT10_INT_ENA1_S  2
+/** SDIO_SLC_FRHOST_BIT11_INT_ENA1 : R/W; bitpos: [3]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT11_INT_ENA1    (BIT(3))
+#define SDIO_SLC_FRHOST_BIT11_INT_ENA1_M  (SDIO_SLC_FRHOST_BIT11_INT_ENA1_V << SDIO_SLC_FRHOST_BIT11_INT_ENA1_S)
+#define SDIO_SLC_FRHOST_BIT11_INT_ENA1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT11_INT_ENA1_S  3
+/** SDIO_SLC_FRHOST_BIT12_INT_ENA1 : R/W; bitpos: [4]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT12_INT_ENA1    (BIT(4))
+#define SDIO_SLC_FRHOST_BIT12_INT_ENA1_M  (SDIO_SLC_FRHOST_BIT12_INT_ENA1_V << SDIO_SLC_FRHOST_BIT12_INT_ENA1_S)
+#define SDIO_SLC_FRHOST_BIT12_INT_ENA1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT12_INT_ENA1_S  4
+/** SDIO_SLC_FRHOST_BIT13_INT_ENA1 : R/W; bitpos: [5]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT13_INT_ENA1    (BIT(5))
+#define SDIO_SLC_FRHOST_BIT13_INT_ENA1_M  (SDIO_SLC_FRHOST_BIT13_INT_ENA1_V << SDIO_SLC_FRHOST_BIT13_INT_ENA1_S)
+#define SDIO_SLC_FRHOST_BIT13_INT_ENA1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT13_INT_ENA1_S  5
+/** SDIO_SLC_FRHOST_BIT14_INT_ENA1 : R/W; bitpos: [6]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT14_INT_ENA1    (BIT(6))
+#define SDIO_SLC_FRHOST_BIT14_INT_ENA1_M  (SDIO_SLC_FRHOST_BIT14_INT_ENA1_V << SDIO_SLC_FRHOST_BIT14_INT_ENA1_S)
+#define SDIO_SLC_FRHOST_BIT14_INT_ENA1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT14_INT_ENA1_S  6
+/** SDIO_SLC_FRHOST_BIT15_INT_ENA1 : R/W; bitpos: [7]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC_FRHOST_BIT15_INT_ENA1    (BIT(7))
+#define SDIO_SLC_FRHOST_BIT15_INT_ENA1_M  (SDIO_SLC_FRHOST_BIT15_INT_ENA1_V << SDIO_SLC_FRHOST_BIT15_INT_ENA1_S)
+#define SDIO_SLC_FRHOST_BIT15_INT_ENA1_V  0x00000001U
+#define SDIO_SLC_FRHOST_BIT15_INT_ENA1_S  7
+/** SDIO_SLC1_RX_START_INT_ENA1 : R/W; bitpos: [8]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_START_INT_ENA1    (BIT(8))
+#define SDIO_SLC1_RX_START_INT_ENA1_M  (SDIO_SLC1_RX_START_INT_ENA1_V << SDIO_SLC1_RX_START_INT_ENA1_S)
+#define SDIO_SLC1_RX_START_INT_ENA1_V  0x00000001U
+#define SDIO_SLC1_RX_START_INT_ENA1_S  8
+/** SDIO_SLC1_TX_START_INT_ENA1 : R/W; bitpos: [9]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_START_INT_ENA1    (BIT(9))
+#define SDIO_SLC1_TX_START_INT_ENA1_M  (SDIO_SLC1_TX_START_INT_ENA1_V << SDIO_SLC1_TX_START_INT_ENA1_S)
+#define SDIO_SLC1_TX_START_INT_ENA1_V  0x00000001U
+#define SDIO_SLC1_TX_START_INT_ENA1_S  9
+/** SDIO_SLC1_RX_UDF_INT_ENA1 : R/W; bitpos: [10]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_UDF_INT_ENA1    (BIT(10))
+#define SDIO_SLC1_RX_UDF_INT_ENA1_M  (SDIO_SLC1_RX_UDF_INT_ENA1_V << SDIO_SLC1_RX_UDF_INT_ENA1_S)
+#define SDIO_SLC1_RX_UDF_INT_ENA1_V  0x00000001U
+#define SDIO_SLC1_RX_UDF_INT_ENA1_S  10
+/** SDIO_SLC1_TX_OVF_INT_ENA1 : R/W; bitpos: [11]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_OVF_INT_ENA1    (BIT(11))
+#define SDIO_SLC1_TX_OVF_INT_ENA1_M  (SDIO_SLC1_TX_OVF_INT_ENA1_V << SDIO_SLC1_TX_OVF_INT_ENA1_S)
+#define SDIO_SLC1_TX_OVF_INT_ENA1_V  0x00000001U
+#define SDIO_SLC1_TX_OVF_INT_ENA1_S  11
+/** SDIO_SLC1_TOKEN0_1TO0_INT_ENA1 : R/W; bitpos: [12]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TOKEN0_1TO0_INT_ENA1    (BIT(12))
+#define SDIO_SLC1_TOKEN0_1TO0_INT_ENA1_M  (SDIO_SLC1_TOKEN0_1TO0_INT_ENA1_V << SDIO_SLC1_TOKEN0_1TO0_INT_ENA1_S)
+#define SDIO_SLC1_TOKEN0_1TO0_INT_ENA1_V  0x00000001U
+#define SDIO_SLC1_TOKEN0_1TO0_INT_ENA1_S  12
+/** SDIO_SLC1_TOKEN1_1TO0_INT_ENA1 : R/W; bitpos: [13]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TOKEN1_1TO0_INT_ENA1    (BIT(13))
+#define SDIO_SLC1_TOKEN1_1TO0_INT_ENA1_M  (SDIO_SLC1_TOKEN1_1TO0_INT_ENA1_V << SDIO_SLC1_TOKEN1_1TO0_INT_ENA1_S)
+#define SDIO_SLC1_TOKEN1_1TO0_INT_ENA1_V  0x00000001U
+#define SDIO_SLC1_TOKEN1_1TO0_INT_ENA1_S  13
+/** SDIO_SLC1_TX_DONE_INT_ENA1 : R/W; bitpos: [14]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_DONE_INT_ENA1    (BIT(14))
+#define SDIO_SLC1_TX_DONE_INT_ENA1_M  (SDIO_SLC1_TX_DONE_INT_ENA1_V << SDIO_SLC1_TX_DONE_INT_ENA1_S)
+#define SDIO_SLC1_TX_DONE_INT_ENA1_V  0x00000001U
+#define SDIO_SLC1_TX_DONE_INT_ENA1_S  14
+/** SDIO_SLC1_TX_SUC_EOF_INT_ENA1 : R/W; bitpos: [15]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_SUC_EOF_INT_ENA1    (BIT(15))
+#define SDIO_SLC1_TX_SUC_EOF_INT_ENA1_M  (SDIO_SLC1_TX_SUC_EOF_INT_ENA1_V << SDIO_SLC1_TX_SUC_EOF_INT_ENA1_S)
+#define SDIO_SLC1_TX_SUC_EOF_INT_ENA1_V  0x00000001U
+#define SDIO_SLC1_TX_SUC_EOF_INT_ENA1_S  15
+/** SDIO_SLC1_RX_DONE_INT_ENA1 : R/W; bitpos: [16]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_DONE_INT_ENA1    (BIT(16))
+#define SDIO_SLC1_RX_DONE_INT_ENA1_M  (SDIO_SLC1_RX_DONE_INT_ENA1_V << SDIO_SLC1_RX_DONE_INT_ENA1_S)
+#define SDIO_SLC1_RX_DONE_INT_ENA1_V  0x00000001U
+#define SDIO_SLC1_RX_DONE_INT_ENA1_S  16
+/** SDIO_SLC1_RX_EOF_INT_ENA1 : R/W; bitpos: [17]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_EOF_INT_ENA1    (BIT(17))
+#define SDIO_SLC1_RX_EOF_INT_ENA1_M  (SDIO_SLC1_RX_EOF_INT_ENA1_V << SDIO_SLC1_RX_EOF_INT_ENA1_S)
+#define SDIO_SLC1_RX_EOF_INT_ENA1_V  0x00000001U
+#define SDIO_SLC1_RX_EOF_INT_ENA1_S  17
+/** SDIO_SLC1_TOHOST_INT_ENA1 : R/W; bitpos: [18]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TOHOST_INT_ENA1    (BIT(18))
+#define SDIO_SLC1_TOHOST_INT_ENA1_M  (SDIO_SLC1_TOHOST_INT_ENA1_V << SDIO_SLC1_TOHOST_INT_ENA1_S)
+#define SDIO_SLC1_TOHOST_INT_ENA1_V  0x00000001U
+#define SDIO_SLC1_TOHOST_INT_ENA1_S  18
+/** SDIO_SLC1_TX_DSCR_ERR_INT_ENA1 : R/W; bitpos: [19]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_DSCR_ERR_INT_ENA1    (BIT(19))
+#define SDIO_SLC1_TX_DSCR_ERR_INT_ENA1_M  (SDIO_SLC1_TX_DSCR_ERR_INT_ENA1_V << SDIO_SLC1_TX_DSCR_ERR_INT_ENA1_S)
+#define SDIO_SLC1_TX_DSCR_ERR_INT_ENA1_V  0x00000001U
+#define SDIO_SLC1_TX_DSCR_ERR_INT_ENA1_S  19
+/** SDIO_SLC1_RX_DSCR_ERR_INT_ENA1 : R/W; bitpos: [20]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_RX_DSCR_ERR_INT_ENA1    (BIT(20))
+#define SDIO_SLC1_RX_DSCR_ERR_INT_ENA1_M  (SDIO_SLC1_RX_DSCR_ERR_INT_ENA1_V << SDIO_SLC1_RX_DSCR_ERR_INT_ENA1_S)
+#define SDIO_SLC1_RX_DSCR_ERR_INT_ENA1_V  0x00000001U
+#define SDIO_SLC1_RX_DSCR_ERR_INT_ENA1_S  20
+/** SDIO_SLC1_TX_DSCR_EMPTY_INT_ENA1 : R/W; bitpos: [21]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_DSCR_EMPTY_INT_ENA1    (BIT(21))
+#define SDIO_SLC1_TX_DSCR_EMPTY_INT_ENA1_M  (SDIO_SLC1_TX_DSCR_EMPTY_INT_ENA1_V << SDIO_SLC1_TX_DSCR_EMPTY_INT_ENA1_S)
+#define SDIO_SLC1_TX_DSCR_EMPTY_INT_ENA1_V  0x00000001U
+#define SDIO_SLC1_TX_DSCR_EMPTY_INT_ENA1_S  21
+/** SDIO_SLC1_HOST_RD_ACK_INT_ENA1 : R/W; bitpos: [22]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_HOST_RD_ACK_INT_ENA1    (BIT(22))
+#define SDIO_SLC1_HOST_RD_ACK_INT_ENA1_M  (SDIO_SLC1_HOST_RD_ACK_INT_ENA1_V << SDIO_SLC1_HOST_RD_ACK_INT_ENA1_S)
+#define SDIO_SLC1_HOST_RD_ACK_INT_ENA1_V  0x00000001U
+#define SDIO_SLC1_HOST_RD_ACK_INT_ENA1_S  22
+/** SDIO_SLC1_WR_RETRY_DONE_INT_ENA1 : R/W; bitpos: [23]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_WR_RETRY_DONE_INT_ENA1    (BIT(23))
+#define SDIO_SLC1_WR_RETRY_DONE_INT_ENA1_M  (SDIO_SLC1_WR_RETRY_DONE_INT_ENA1_V << SDIO_SLC1_WR_RETRY_DONE_INT_ENA1_S)
+#define SDIO_SLC1_WR_RETRY_DONE_INT_ENA1_V  0x00000001U
+#define SDIO_SLC1_WR_RETRY_DONE_INT_ENA1_S  23
+/** SDIO_SLC1_TX_ERR_EOF_INT_ENA1 : R/W; bitpos: [24]; default: 0;
+ *  reserved
+ */
+#define SDIO_SLC1_TX_ERR_EOF_INT_ENA1    (BIT(24))
+#define SDIO_SLC1_TX_ERR_EOF_INT_ENA1_M  (SDIO_SLC1_TX_ERR_EOF_INT_ENA1_V << SDIO_SLC1_TX_ERR_EOF_INT_ENA1_S)
+#define SDIO_SLC1_TX_ERR_EOF_INT_ENA1_V  0x00000001U
+#define SDIO_SLC1_TX_ERR_EOF_INT_ENA1_S  24
+
+/** SDIO_SLC0_TX_SHAREMEM_START_REG register
+ *  reserved
+ */
+#define SDIO_SLC0_TX_SHAREMEM_START_REG (DR_REG_SLC_BASE + 0x154)
+/** SDIO_SDIO_SLC0_TX_SHAREMEM_START_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SDIO_SLC0_TX_SHAREMEM_START_ADDR    0xFFFFFFFFU
+#define SDIO_SDIO_SLC0_TX_SHAREMEM_START_ADDR_M  (SDIO_SDIO_SLC0_TX_SHAREMEM_START_ADDR_V << SDIO_SDIO_SLC0_TX_SHAREMEM_START_ADDR_S)
+#define SDIO_SDIO_SLC0_TX_SHAREMEM_START_ADDR_V  0xFFFFFFFFU
+#define SDIO_SDIO_SLC0_TX_SHAREMEM_START_ADDR_S  0
+
+/** SDIO_SLC0_TX_SHAREMEM_END_REG register
+ *  reserved
+ */
+#define SDIO_SLC0_TX_SHAREMEM_END_REG (DR_REG_SLC_BASE + 0x158)
+/** SDIO_SDIO_SLC0_TX_SHAREMEM_END_ADDR : R/W; bitpos: [31:0]; default: 4294967295;
+ *  reserved
+ */
+#define SDIO_SDIO_SLC0_TX_SHAREMEM_END_ADDR    0xFFFFFFFFU
+#define SDIO_SDIO_SLC0_TX_SHAREMEM_END_ADDR_M  (SDIO_SDIO_SLC0_TX_SHAREMEM_END_ADDR_V << SDIO_SDIO_SLC0_TX_SHAREMEM_END_ADDR_S)
+#define SDIO_SDIO_SLC0_TX_SHAREMEM_END_ADDR_V  0xFFFFFFFFU
+#define SDIO_SDIO_SLC0_TX_SHAREMEM_END_ADDR_S  0
+
+/** SDIO_SLC0_RX_SHAREMEM_START_REG register
+ *  reserved
+ */
+#define SDIO_SLC0_RX_SHAREMEM_START_REG (DR_REG_SLC_BASE + 0x15c)
+/** SDIO_SDIO_SLC0_RX_SHAREMEM_START_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SDIO_SLC0_RX_SHAREMEM_START_ADDR    0xFFFFFFFFU
+#define SDIO_SDIO_SLC0_RX_SHAREMEM_START_ADDR_M  (SDIO_SDIO_SLC0_RX_SHAREMEM_START_ADDR_V << SDIO_SDIO_SLC0_RX_SHAREMEM_START_ADDR_S)
+#define SDIO_SDIO_SLC0_RX_SHAREMEM_START_ADDR_V  0xFFFFFFFFU
+#define SDIO_SDIO_SLC0_RX_SHAREMEM_START_ADDR_S  0
+
+/** SDIO_SLC0_RX_SHAREMEM_END_REG register
+ *  reserved
+ */
+#define SDIO_SLC0_RX_SHAREMEM_END_REG (DR_REG_SLC_BASE + 0x160)
+/** SDIO_SDIO_SLC0_RX_SHAREMEM_END_ADDR : R/W; bitpos: [31:0]; default: 4294967295;
+ *  reserved
+ */
+#define SDIO_SDIO_SLC0_RX_SHAREMEM_END_ADDR    0xFFFFFFFFU
+#define SDIO_SDIO_SLC0_RX_SHAREMEM_END_ADDR_M  (SDIO_SDIO_SLC0_RX_SHAREMEM_END_ADDR_V << SDIO_SDIO_SLC0_RX_SHAREMEM_END_ADDR_S)
+#define SDIO_SDIO_SLC0_RX_SHAREMEM_END_ADDR_V  0xFFFFFFFFU
+#define SDIO_SDIO_SLC0_RX_SHAREMEM_END_ADDR_S  0
+
+/** SDIO_SLC1_TX_SHAREMEM_START_REG register
+ *  reserved
+ */
+#define SDIO_SLC1_TX_SHAREMEM_START_REG (DR_REG_SLC_BASE + 0x164)
+/** SDIO_SDIO_SLC1_TX_SHAREMEM_START_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SDIO_SLC1_TX_SHAREMEM_START_ADDR    0xFFFFFFFFU
+#define SDIO_SDIO_SLC1_TX_SHAREMEM_START_ADDR_M  (SDIO_SDIO_SLC1_TX_SHAREMEM_START_ADDR_V << SDIO_SDIO_SLC1_TX_SHAREMEM_START_ADDR_S)
+#define SDIO_SDIO_SLC1_TX_SHAREMEM_START_ADDR_V  0xFFFFFFFFU
+#define SDIO_SDIO_SLC1_TX_SHAREMEM_START_ADDR_S  0
+
+/** SDIO_SLC1_TX_SHAREMEM_END_REG register
+ *  reserved
+ */
+#define SDIO_SLC1_TX_SHAREMEM_END_REG (DR_REG_SLC_BASE + 0x168)
+/** SDIO_SDIO_SLC1_TX_SHAREMEM_END_ADDR : R/W; bitpos: [31:0]; default: 4294967295;
+ *  reserved
+ */
+#define SDIO_SDIO_SLC1_TX_SHAREMEM_END_ADDR    0xFFFFFFFFU
+#define SDIO_SDIO_SLC1_TX_SHAREMEM_END_ADDR_M  (SDIO_SDIO_SLC1_TX_SHAREMEM_END_ADDR_V << SDIO_SDIO_SLC1_TX_SHAREMEM_END_ADDR_S)
+#define SDIO_SDIO_SLC1_TX_SHAREMEM_END_ADDR_V  0xFFFFFFFFU
+#define SDIO_SDIO_SLC1_TX_SHAREMEM_END_ADDR_S  0
+
+/** SDIO_SLC1_RX_SHAREMEM_START_REG register
+ *  reserved
+ */
+#define SDIO_SLC1_RX_SHAREMEM_START_REG (DR_REG_SLC_BASE + 0x16c)
+/** SDIO_SDIO_SLC1_RX_SHAREMEM_START_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SDIO_SLC1_RX_SHAREMEM_START_ADDR    0xFFFFFFFFU
+#define SDIO_SDIO_SLC1_RX_SHAREMEM_START_ADDR_M  (SDIO_SDIO_SLC1_RX_SHAREMEM_START_ADDR_V << SDIO_SDIO_SLC1_RX_SHAREMEM_START_ADDR_S)
+#define SDIO_SDIO_SLC1_RX_SHAREMEM_START_ADDR_V  0xFFFFFFFFU
+#define SDIO_SDIO_SLC1_RX_SHAREMEM_START_ADDR_S  0
+
+/** SDIO_SLC1_RX_SHAREMEM_END_REG register
+ *  reserved
+ */
+#define SDIO_SLC1_RX_SHAREMEM_END_REG (DR_REG_SLC_BASE + 0x170)
+/** SDIO_SDIO_SLC1_RX_SHAREMEM_END_ADDR : R/W; bitpos: [31:0]; default: 4294967295;
+ *  reserved
+ */
+#define SDIO_SDIO_SLC1_RX_SHAREMEM_END_ADDR    0xFFFFFFFFU
+#define SDIO_SDIO_SLC1_RX_SHAREMEM_END_ADDR_M  (SDIO_SDIO_SLC1_RX_SHAREMEM_END_ADDR_V << SDIO_SDIO_SLC1_RX_SHAREMEM_END_ADDR_S)
+#define SDIO_SDIO_SLC1_RX_SHAREMEM_END_ADDR_V  0xFFFFFFFFU
+#define SDIO_SDIO_SLC1_RX_SHAREMEM_END_ADDR_S  0
+
+/** SDIO_HDA_TX_SHAREMEM_START_REG register
+ *  reserved
+ */
+#define SDIO_HDA_TX_SHAREMEM_START_REG (DR_REG_SLC_BASE + 0x174)
+/** SDIO_SDIO_HDA_TX_SHAREMEM_START_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SDIO_HDA_TX_SHAREMEM_START_ADDR    0xFFFFFFFFU
+#define SDIO_SDIO_HDA_TX_SHAREMEM_START_ADDR_M  (SDIO_SDIO_HDA_TX_SHAREMEM_START_ADDR_V << SDIO_SDIO_HDA_TX_SHAREMEM_START_ADDR_S)
+#define SDIO_SDIO_HDA_TX_SHAREMEM_START_ADDR_V  0xFFFFFFFFU
+#define SDIO_SDIO_HDA_TX_SHAREMEM_START_ADDR_S  0
+
+/** SDIO_HDA_RX_SHAREMEM_START_REG register
+ *  reserved
+ */
+#define SDIO_HDA_RX_SHAREMEM_START_REG (DR_REG_SLC_BASE + 0x178)
+/** SDIO_SDIO_HDA_RX_SHAREMEM_START_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  reserved
+ */
+#define SDIO_SDIO_HDA_RX_SHAREMEM_START_ADDR    0xFFFFFFFFU
+#define SDIO_SDIO_HDA_RX_SHAREMEM_START_ADDR_M  (SDIO_SDIO_HDA_RX_SHAREMEM_START_ADDR_V << SDIO_SDIO_HDA_RX_SHAREMEM_START_ADDR_S)
+#define SDIO_SDIO_HDA_RX_SHAREMEM_START_ADDR_V  0xFFFFFFFFU
+#define SDIO_SDIO_HDA_RX_SHAREMEM_START_ADDR_S  0
+
+/** SDIO_SLC_BURST_LEN_REG register
+ *  reserved
+ */
+#define SDIO_SLC_BURST_LEN_REG (DR_REG_SLC_BASE + 0x17c)
+/** SDIO_SLC0_TXDATA_BURST_LEN : R/W; bitpos: [0]; default: 1;
+ *  0-incr4,1-incr8
+ */
+#define SDIO_SLC0_TXDATA_BURST_LEN    (BIT(0))
+#define SDIO_SLC0_TXDATA_BURST_LEN_M  (SDIO_SLC0_TXDATA_BURST_LEN_V << SDIO_SLC0_TXDATA_BURST_LEN_S)
+#define SDIO_SLC0_TXDATA_BURST_LEN_V  0x00000001U
+#define SDIO_SLC0_TXDATA_BURST_LEN_S  0
+/** SDIO_SLC0_RXDATA_BURST_LEN : R/W; bitpos: [1]; default: 1;
+ *  0-incr4,1-incr8
+ */
+#define SDIO_SLC0_RXDATA_BURST_LEN    (BIT(1))
+#define SDIO_SLC0_RXDATA_BURST_LEN_M  (SDIO_SLC0_RXDATA_BURST_LEN_V << SDIO_SLC0_RXDATA_BURST_LEN_S)
+#define SDIO_SLC0_RXDATA_BURST_LEN_V  0x00000001U
+#define SDIO_SLC0_RXDATA_BURST_LEN_S  1
+/** SDIO_SLC1_TXDATA_BURST_LEN : R/W; bitpos: [2]; default: 1;
+ *  0-incr4,1-incr8
+ */
+#define SDIO_SLC1_TXDATA_BURST_LEN    (BIT(2))
+#define SDIO_SLC1_TXDATA_BURST_LEN_M  (SDIO_SLC1_TXDATA_BURST_LEN_V << SDIO_SLC1_TXDATA_BURST_LEN_S)
+#define SDIO_SLC1_TXDATA_BURST_LEN_V  0x00000001U
+#define SDIO_SLC1_TXDATA_BURST_LEN_S  2
+/** SDIO_SLC1_RXDATA_BURST_LEN : R/W; bitpos: [3]; default: 1;
+ *  0-incr4,1-incr8
+ */
+#define SDIO_SLC1_RXDATA_BURST_LEN    (BIT(3))
+#define SDIO_SLC1_RXDATA_BURST_LEN_M  (SDIO_SLC1_RXDATA_BURST_LEN_V << SDIO_SLC1_RXDATA_BURST_LEN_S)
+#define SDIO_SLC1_RXDATA_BURST_LEN_V  0x00000001U
+#define SDIO_SLC1_RXDATA_BURST_LEN_S  3
+
+/** SDIO_SLCDATE_REG register
+ *  ******* Description ***********
+ */
+#define SDIO_SLCDATE_REG (DR_REG_SLC_BASE + 0x1f8)
+/** SDIO_SLC_DATE : R/W; bitpos: [31:0]; default: 554182400;
+ *  reserved
+ */
+#define SDIO_SLC_DATE    0xFFFFFFFFU
+#define SDIO_SLC_DATE_M  (SDIO_SLC_DATE_V << SDIO_SLC_DATE_S)
+#define SDIO_SLC_DATE_V  0xFFFFFFFFU
+#define SDIO_SLC_DATE_S  0
+
+/** SDIO_SLCID_REG register
+ *  ******* Description ***********
+ */
+#define SDIO_SLCID_REG (DR_REG_SLC_BASE + 0x1fc)
+/** SDIO_SLC_ID : R/W; bitpos: [31:0]; default: 256;
+ *  reserved
+ */
+#define SDIO_SLC_ID    0xFFFFFFFFU
+#define SDIO_SLC_ID_M  (SDIO_SLC_ID_V << SDIO_SLC_ID_S)
+#define SDIO_SLC_ID_V  0xFFFFFFFFU
+#define SDIO_SLC_ID_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/slc_struct.h b/components/soc/esp32c6/include/soc/slc_struct.h
new file mode 100644
index 0000000000..8cc3e1b865
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/slc_struct.h
@@ -0,0 +1,3253 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: Configuration registers */
+/** Type of slcconf0 register
+ *  ******* Description ***********
+ */
+typedef union {
+    struct {
+        /** slc0_tx_rst : R/W; bitpos: [0]; default: 0;
+         *  Set 1 to reset tx fsm in dma slc0.
+         */
+        uint32_t slc0_tx_rst:1;
+        /** slc0_rx_rst : R/W; bitpos: [1]; default: 0;
+         *  Set 1 to reset rx fsm in dma slc0.
+         */
+        uint32_t slc0_rx_rst:1;
+        /** slc_ahbm_fifo_rst : R/W; bitpos: [2]; default: 0;
+         *  reset the command fifo of AHB bus of sdio slave
+         */
+        uint32_t slc_ahbm_fifo_rst:1;
+        /** slc_ahbm_rst : R/W; bitpos: [3]; default: 0;
+         *  reset the AHB bus of sdio slave
+         */
+        uint32_t slc_ahbm_rst:1;
+        /** slc0_tx_loop_test : R/W; bitpos: [4]; default: 0;
+         *  owner control when slc1 writes back tx descriptor: 0- cpu is owner, 1-dma is owner.
+         */
+        uint32_t slc0_tx_loop_test:1;
+        /** slc0_rx_loop_test : R/W; bitpos: [5]; default: 0;
+         *  owner control when slc1 writes back rx descriptor: 0- cpu is owner, 1-dma is owner.
+         */
+        uint32_t slc0_rx_loop_test:1;
+        /** slc0_rx_auto_wrback : R/W; bitpos: [6]; default: 0;
+         *  Set 1 to enable change the owner bit of rx link descriptor
+         */
+        uint32_t slc0_rx_auto_wrback:1;
+        /** slc0_rx_no_restart_clr : R/W; bitpos: [7]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_no_restart_clr:1;
+        /** slc0_rxdscr_burst_en : R/W; bitpos: [8]; default: 1;
+         *  0- AHB burst type is single when slave read rx-descriptor from memory through
+         *  slc0,1-AHB burst type is not single when slave read rx-descriptor from memory
+         *  through slc0
+         */
+        uint32_t slc0_rxdscr_burst_en:1;
+        /** slc0_rxdata_burst_en : R/W; bitpos: [9]; default: 1;
+         *  0- AHB burst type is single when slave receives data from memory,1-AHB burst type
+         *  is not single when slave receives data from memory
+         */
+        uint32_t slc0_rxdata_burst_en:1;
+        /** slc0_rxlink_auto_ret : R/W; bitpos: [10]; default: 1;
+         *  enable the function that when host reading packet retries, slc1 will automatically
+         *  jump to the start descriptor of the previous packet.
+         */
+        uint32_t slc0_rxlink_auto_ret:1;
+        /** slc0_txlink_auto_ret : R/W; bitpos: [11]; default: 1;
+         *  enable the function that when host sending packet retries, slc1 will automatically
+         *  jump to the start descriptor of the previous packet.
+         */
+        uint32_t slc0_txlink_auto_ret:1;
+        /** slc0_txdscr_burst_en : R/W; bitpos: [12]; default: 1;
+         *  0- AHB burst type is single when slave read tx-descriptor from memory through
+         *  slc0,1-AHB burst type is not single when slave read tx-descriptor from memory
+         *  through slc0
+         */
+        uint32_t slc0_txdscr_burst_en:1;
+        /** slc0_txdata_burst_en : R/W; bitpos: [13]; default: 1;
+         *  0- AHB burst type is single when slave send data to memory,1-AHB burst type is not
+         *  single when slave send data to memory
+         */
+        uint32_t slc0_txdata_burst_en:1;
+        /** slc0_token_auto_clr : R/W; bitpos: [14]; default: 1;
+         *  auto clear slc0_token1 enable
+         */
+        uint32_t slc0_token_auto_clr:1;
+        /** slc0_token_sel : R/W; bitpos: [15]; default: 1;
+         *  reserved
+         */
+        uint32_t slc0_token_sel:1;
+        /** slc1_tx_rst : R/W; bitpos: [16]; default: 0;
+         *  Set 1 to reset tx fsm in dma slc0.
+         */
+        uint32_t slc1_tx_rst:1;
+        /** slc1_rx_rst : R/W; bitpos: [17]; default: 0;
+         *  Set 1 to reset rx fsm in dma slc0.
+         */
+        uint32_t slc1_rx_rst:1;
+        /** slc0_wr_retry_mask_en : R/W; bitpos: [18]; default: 1;
+         *  reserved
+         */
+        uint32_t slc0_wr_retry_mask_en:1;
+        /** slc1_wr_retry_mask_en : R/W; bitpos: [19]; default: 1;
+         *  reserved
+         */
+        uint32_t slc1_wr_retry_mask_en:1;
+        /** slc1_tx_loop_test : R/W; bitpos: [20]; default: 1;
+         *  owner control when slc1 writes back tx descriptor: 0- cpu is owner, 1-dma is owner.
+         */
+        uint32_t slc1_tx_loop_test:1;
+        /** slc1_rx_loop_test : R/W; bitpos: [21]; default: 1;
+         *  owner control when slc1 writes back rx descriptor: 0- cpu is owner, 1-dma is owner.
+         */
+        uint32_t slc1_rx_loop_test:1;
+        /** slc1_rx_auto_wrback : R/W; bitpos: [22]; default: 0;
+         *  Set 1 to enable change the owner bit of rx link descriptor
+         */
+        uint32_t slc1_rx_auto_wrback:1;
+        /** slc1_rx_no_restart_clr : R/W; bitpos: [23]; default: 0;
+         *  ******* Description ***********
+         */
+        uint32_t slc1_rx_no_restart_clr:1;
+        /** slc1_rxdscr_burst_en : R/W; bitpos: [24]; default: 1;
+         *  0- AHB burst type is single when slave read rx-descriptor from memory through
+         *  slc1,1-AHB burst type is not single when slave read rx-descriptor from memory
+         *  through slc1
+         */
+        uint32_t slc1_rxdscr_burst_en:1;
+        /** slc1_rxdata_burst_en : R/W; bitpos: [25]; default: 1;
+         *  0- AHB burst type is single when slave receives data from memory,1-AHB burst type
+         *  is not single when slave receives data from memory
+         */
+        uint32_t slc1_rxdata_burst_en:1;
+        /** slc1_rxlink_auto_ret : R/W; bitpos: [26]; default: 1;
+         *  enable the function that when host reading packet retries, slc1 will automatically
+         *  jump to the start descriptor of the previous packet.
+         */
+        uint32_t slc1_rxlink_auto_ret:1;
+        /** slc1_txlink_auto_ret : R/W; bitpos: [27]; default: 1;
+         *  enable the function that when host sending packet retries, slc1 will automatically
+         *  jump to the start descriptor of the previous packet.
+         */
+        uint32_t slc1_txlink_auto_ret:1;
+        /** slc1_txdscr_burst_en : R/W; bitpos: [28]; default: 1;
+         *  0- AHB burst type is single when slave read tx-descriptor from memory through
+         *  slc1,1-AHB burst type is not single when slave read tx-descriptor from memory
+         *  through slc1
+         */
+        uint32_t slc1_txdscr_burst_en:1;
+        /** slc1_txdata_burst_en : R/W; bitpos: [29]; default: 1;
+         *  0- AHB burst type is single when slave send data to memory,1-AHB burst type is not
+         *  single when slave send data to memory
+         */
+        uint32_t slc1_txdata_burst_en:1;
+        /** slc1_token_auto_clr : R/W; bitpos: [30]; default: 1;
+         *  auto clear slc1_token1 enable
+         */
+        uint32_t slc1_token_auto_clr:1;
+        /** slc1_token_sel : R/W; bitpos: [31]; default: 1;
+         *  reserved
+         */
+        uint32_t slc1_token_sel:1;
+    };
+    uint32_t val;
+} sdio_slcconf0_reg_t;
+
+/** Type of slc0rxfifo_push register
+ *  ******* Description ***********
+ */
+typedef union {
+    struct {
+        /** slc0_rxfifo_wdata : R/W; bitpos: [8:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rxfifo_wdata:9;
+        uint32_t reserved_9:7;
+        /** slc0_rxfifo_push : R/W/SC; bitpos: [16]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rxfifo_push:1;
+        uint32_t reserved_17:15;
+    };
+    uint32_t val;
+} sdio_slc0rxfifo_push_reg_t;
+
+/** Type of slc1rxfifo_push register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc1_rxfifo_wdata : R/W; bitpos: [8:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rxfifo_wdata:9;
+        uint32_t reserved_9:7;
+        /** slc1_rxfifo_push : R/W/SC; bitpos: [16]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rxfifo_push:1;
+        uint32_t reserved_17:15;
+    };
+    uint32_t val;
+} sdio_slc1rxfifo_push_reg_t;
+
+/** Type of slc0rx_link register
+ *  reserved
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:28;
+        /** slc0_rxlink_stop : R/W/SC; bitpos: [28]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rxlink_stop:1;
+        /** slc0_rxlink_start : R/W/SC; bitpos: [29]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rxlink_start:1;
+        /** slc0_rxlink_restart : R/W/SC; bitpos: [30]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rxlink_restart:1;
+        /** slc0_rxlink_park : RO; bitpos: [31]; default: 1;
+         *  reserved
+         */
+        uint32_t slc0_rxlink_park:1;
+    };
+    uint32_t val;
+} sdio_slc0rx_link_reg_t;
+
+/** Type of slc0rx_link_addr register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc0_rxlink_addr : R/W; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rxlink_addr:32;
+    };
+    uint32_t val;
+} sdio_slc0rx_link_addr_reg_t;
+
+/** Type of slc0tx_link register
+ *  reserved
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:28;
+        /** slc0_txlink_stop : R/W/SC; bitpos: [28]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_txlink_stop:1;
+        /** slc0_txlink_start : R/W/SC; bitpos: [29]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_txlink_start:1;
+        /** slc0_txlink_restart : R/W/SC; bitpos: [30]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_txlink_restart:1;
+        /** slc0_txlink_park : RO; bitpos: [31]; default: 1;
+         *  reserved
+         */
+        uint32_t slc0_txlink_park:1;
+    };
+    uint32_t val;
+} sdio_slc0tx_link_reg_t;
+
+/** Type of slc0tx_link_addr register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc0_txlink_addr : R/W; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_txlink_addr:32;
+    };
+    uint32_t val;
+} sdio_slc0tx_link_addr_reg_t;
+
+/** Type of slc1rx_link register
+ *  reserved
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:20;
+        /** slc1_bt_packet : R/W; bitpos: [20]; default: 1;
+         *  reserved
+         */
+        uint32_t slc1_bt_packet:1;
+        uint32_t reserved_21:7;
+        /** slc1_rxlink_stop : R/W/SC; bitpos: [28]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rxlink_stop:1;
+        /** slc1_rxlink_start : R/W/SC; bitpos: [29]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rxlink_start:1;
+        /** slc1_rxlink_restart : R/W/SC; bitpos: [30]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rxlink_restart:1;
+        /** slc1_rxlink_park : RO; bitpos: [31]; default: 1;
+         *  reserved
+         */
+        uint32_t slc1_rxlink_park:1;
+    };
+    uint32_t val;
+} sdio_slc1rx_link_reg_t;
+
+/** Type of slc1rx_link_addr register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc1_rxlink_addr : R/W; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rxlink_addr:32;
+    };
+    uint32_t val;
+} sdio_slc1rx_link_addr_reg_t;
+
+/** Type of slc1tx_link register
+ *  reserved
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:28;
+        /** slc1_txlink_stop : R/W/SC; bitpos: [28]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_txlink_stop:1;
+        /** slc1_txlink_start : R/W/SC; bitpos: [29]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_txlink_start:1;
+        /** slc1_txlink_restart : R/W/SC; bitpos: [30]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_txlink_restart:1;
+        /** slc1_txlink_park : RO; bitpos: [31]; default: 1;
+         *  reserved
+         */
+        uint32_t slc1_txlink_park:1;
+    };
+    uint32_t val;
+} sdio_slc1tx_link_reg_t;
+
+/** Type of slc1tx_link_addr register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc1_txlink_addr : R/W; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_txlink_addr:32;
+    };
+    uint32_t val;
+} sdio_slc1tx_link_addr_reg_t;
+
+/** Type of slcintvec_tohost register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc0_tohost_intvec : WT; bitpos: [7:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tohost_intvec:8;
+        uint32_t reserved_8:8;
+        /** slc1_tohost_intvec : WT; bitpos: [23:16]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tohost_intvec:8;
+        uint32_t reserved_24:8;
+    };
+    uint32_t val;
+} sdio_slcintvec_tohost_reg_t;
+
+/** Type of slc0token0 register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc0_token0_wdata : WT; bitpos: [11:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_token0_wdata:12;
+        /** slc0_token0_wr : WT; bitpos: [12]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_token0_wr:1;
+        /** slc0_token0_inc : WT; bitpos: [13]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_token0_inc:1;
+        /** slc0_token0_inc_more : WT; bitpos: [14]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_token0_inc_more:1;
+        uint32_t reserved_15:1;
+        /** slc0_token0 : RO; bitpos: [27:16]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_token0:12;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} sdio_slc0token0_reg_t;
+
+/** Type of slc0token1 register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc0_token1_wdata : WT; bitpos: [11:0]; default: 0;
+         *  slc0 token1 wdata
+         */
+        uint32_t slc0_token1_wdata:12;
+        /** slc0_token1_wr : WT; bitpos: [12]; default: 0;
+         *  update slc0_token1_wdata into slc0 token1
+         */
+        uint32_t slc0_token1_wr:1;
+        /** slc0_token1_inc : WT; bitpos: [13]; default: 0;
+         *  slc0_token1 becomes to 1 when auto clear slc0_token1, else add 1 to slc0_token1
+         */
+        uint32_t slc0_token1_inc:1;
+        /** slc0_token1_inc_more : WT; bitpos: [14]; default: 0;
+         *  slc0_token1 becomes to slc0_token1_wdata when auto clear slc0_token1, else add
+         *  slc0_token1_wdata to slc0_token1
+         */
+        uint32_t slc0_token1_inc_more:1;
+        uint32_t reserved_15:1;
+        /** slc0_token1 : RO; bitpos: [27:16]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_token1:12;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} sdio_slc0token1_reg_t;
+
+/** Type of slc1token0 register
+ *  ******* Description ***********
+ */
+typedef union {
+    struct {
+        /** slc1_token0_wdata : WT; bitpos: [11:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_token0_wdata:12;
+        /** slc1_token0_wr : WT; bitpos: [12]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_token0_wr:1;
+        /** slc1_token0_inc : WT; bitpos: [13]; default: 0;
+         *  Add 1 to  slc1_token0
+         */
+        uint32_t slc1_token0_inc:1;
+        /** slc1_token0_inc_more : WT; bitpos: [14]; default: 0;
+         *  Add  slc1_token0_wdata to  slc1_token0
+         */
+        uint32_t slc1_token0_inc_more:1;
+        uint32_t reserved_15:1;
+        /** slc1_token0 : RO; bitpos: [27:16]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_token0:12;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} sdio_slc1token0_reg_t;
+
+/** Type of slc1token1 register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc1_token1_wdata : WT; bitpos: [11:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_token1_wdata:12;
+        /** slc1_token1_wr : WT; bitpos: [12]; default: 0;
+         *  update slc1_token1_wdata into slc1 token1
+         */
+        uint32_t slc1_token1_wr:1;
+        /** slc1_token1_inc : WT; bitpos: [13]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_token1_inc:1;
+        /** slc1_token1_inc_more : WT; bitpos: [14]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_token1_inc_more:1;
+        uint32_t reserved_15:1;
+        /** slc1_token1 : RO; bitpos: [27:16]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_token1:12;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} sdio_slc1token1_reg_t;
+
+/** Type of slcconf1 register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc0_check_owner : R/W; bitpos: [0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_check_owner:1;
+        /** slc0_tx_check_sum_en : R/W; bitpos: [1]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_check_sum_en:1;
+        /** slc0_rx_check_sum_en : R/W; bitpos: [2]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_check_sum_en:1;
+        /** sdio_cmd_hold_en : R/W; bitpos: [3]; default: 1;
+         *  reserved
+         */
+        uint32_t sdio_cmd_hold_en:1;
+        /** slc0_len_auto_clr : R/W; bitpos: [4]; default: 1;
+         *  reserved
+         */
+        uint32_t slc0_len_auto_clr:1;
+        /** slc0_tx_stitch_en : R/W; bitpos: [5]; default: 1;
+         *  reserved
+         */
+        uint32_t slc0_tx_stitch_en:1;
+        /** slc0_rx_stitch_en : R/W; bitpos: [6]; default: 1;
+         *  reserved
+         */
+        uint32_t slc0_rx_stitch_en:1;
+        uint32_t reserved_7:9;
+        /** slc1_check_owner : R/W; bitpos: [16]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_check_owner:1;
+        /** slc1_tx_check_sum_en : R/W; bitpos: [17]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_check_sum_en:1;
+        /** slc1_rx_check_sum_en : R/W; bitpos: [18]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_check_sum_en:1;
+        /** host_int_level_sel : R/W; bitpos: [19]; default: 0;
+         *  reserved
+         */
+        uint32_t host_int_level_sel:1;
+        /** slc1_tx_stitch_en : R/W; bitpos: [20]; default: 1;
+         *  reserved
+         */
+        uint32_t slc1_tx_stitch_en:1;
+        /** slc1_rx_stitch_en : R/W; bitpos: [21]; default: 1;
+         *  reserved
+         */
+        uint32_t slc1_rx_stitch_en:1;
+        /** sdio_clk_en : R/W; bitpos: [22]; default: 0;
+         *  reserved
+         */
+        uint32_t sdio_clk_en:1;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} sdio_slcconf1_reg_t;
+
+/** Type of slcbridge_conf register
+ *  ******* Description ***********
+ */
+typedef union {
+    struct {
+        /** slc_txeof_ena : R/W; bitpos: [5:0]; default: 32;
+         *  reserved
+         */
+        uint32_t slc_txeof_ena:6;
+        uint32_t reserved_6:2;
+        /** slc_fifo_map_ena : R/W; bitpos: [11:8]; default: 7;
+         *  reserved
+         */
+        uint32_t slc_fifo_map_ena:4;
+        /** slc0_tx_dummy_mode : R/W; bitpos: [12]; default: 1;
+         *  reserved
+         */
+        uint32_t slc0_tx_dummy_mode:1;
+        /** slc_hda_map_128k : R/W; bitpos: [13]; default: 1;
+         *  reserved
+         */
+        uint32_t slc_hda_map_128k:1;
+        /** slc1_tx_dummy_mode : R/W; bitpos: [14]; default: 1;
+         *  reserved
+         */
+        uint32_t slc1_tx_dummy_mode:1;
+        uint32_t reserved_15:1;
+        /** slc_tx_push_idle_num : R/W; bitpos: [31:16]; default: 10;
+         *  reserved
+         */
+        uint32_t slc_tx_push_idle_num:16;
+    };
+    uint32_t val;
+} sdio_slcbridge_conf_reg_t;
+
+/** Type of slc0_to_eof_des_addr register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc0_to_eof_des_addr : RO; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_to_eof_des_addr:32;
+    };
+    uint32_t val;
+} sdio_slc0_to_eof_des_addr_reg_t;
+
+/** Type of slc0_tx_eof_des_addr register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc0_tx_suc_eof_des_addr : RO; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_suc_eof_des_addr:32;
+    };
+    uint32_t val;
+} sdio_slc0_tx_eof_des_addr_reg_t;
+
+/** Type of slc0_to_eof_bfr_des_addr register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc0_to_eof_bfr_des_addr : RO; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_to_eof_bfr_des_addr:32;
+    };
+    uint32_t val;
+} sdio_slc0_to_eof_bfr_des_addr_reg_t;
+
+/** Type of slc1_to_eof_des_addr register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc1_to_eof_des_addr : RO; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_to_eof_des_addr:32;
+    };
+    uint32_t val;
+} sdio_slc1_to_eof_des_addr_reg_t;
+
+/** Type of slc1_tx_eof_des_addr register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc1_tx_suc_eof_des_addr : RO; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_suc_eof_des_addr:32;
+    };
+    uint32_t val;
+} sdio_slc1_tx_eof_des_addr_reg_t;
+
+/** Type of slc1_to_eof_bfr_des_addr register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc1_to_eof_bfr_des_addr : RO; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_to_eof_bfr_des_addr:32;
+    };
+    uint32_t val;
+} sdio_slc1_to_eof_bfr_des_addr_reg_t;
+
+/** Type of slc_rx_dscr_conf register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc0_token_no_replace : R/W; bitpos: [0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_token_no_replace:1;
+        /** slc0_infor_no_replace : R/W; bitpos: [1]; default: 1;
+         *  reserved
+         */
+        uint32_t slc0_infor_no_replace:1;
+        /** slc0_rx_fill_mode : R/W; bitpos: [2]; default: 0;
+         *  slc0 rx pop end control: 0-automatically end when pop finish, 1- end when the next
+         *  pop doesn't occur after 255 cycles since the current pop
+         */
+        uint32_t slc0_rx_fill_mode:1;
+        /** slc0_rx_eof_mode : R/W; bitpos: [3]; default: 1;
+         *  0-slc0 rx_push_eof, 1-slc0 rx_pop_eof
+         */
+        uint32_t slc0_rx_eof_mode:1;
+        /** slc0_rx_fill_en : R/W; bitpos: [4]; default: 1;
+         *  reserved
+         */
+        uint32_t slc0_rx_fill_en:1;
+        /** slc0_rd_retry_threshold : R/W; bitpos: [15:5]; default: 128;
+         *  reserved
+         */
+        uint32_t slc0_rd_retry_threshold:11;
+        /** slc1_token_no_replace : R/W; bitpos: [16]; default: 1;
+         *  reserved
+         */
+        uint32_t slc1_token_no_replace:1;
+        /** slc1_infor_no_replace : R/W; bitpos: [17]; default: 1;
+         *  reserved
+         */
+        uint32_t slc1_infor_no_replace:1;
+        /** slc1_rx_fill_mode : R/W; bitpos: [18]; default: 0;
+         *  slc1 rx pop end control: 0-automatically end when pop finish, 1- end when the next
+         *  pop doesn't occur after 255 cycles since the current pop
+         */
+        uint32_t slc1_rx_fill_mode:1;
+        /** slc1_rx_eof_mode : R/W; bitpos: [19]; default: 1;
+         *  0-slc1 rx_push_eof, 1-slc1 rx_pop_eof
+         */
+        uint32_t slc1_rx_eof_mode:1;
+        /** slc1_rx_fill_en : R/W; bitpos: [20]; default: 1;
+         *  reserved
+         */
+        uint32_t slc1_rx_fill_en:1;
+        /** slc1_rd_retry_threshold : R/W; bitpos: [31:21]; default: 128;
+         *  reserved
+         */
+        uint32_t slc1_rd_retry_threshold:11;
+    };
+    uint32_t val;
+} sdio_slc_rx_dscr_conf_reg_t;
+
+/** Type of slc_tx_dscr_conf register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc_wr_retry_threshold : R/W; bitpos: [10:0]; default: 128;
+         *  reserved
+         */
+        uint32_t slc_wr_retry_threshold:11;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} sdio_slc_tx_dscr_conf_reg_t;
+
+/** Type of slc0_len_conf register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc0_len_wdata : WT; bitpos: [19:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_len_wdata:20;
+        /** slc0_len_wr : WT; bitpos: [20]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_len_wr:1;
+        /** slc0_len_inc : WT; bitpos: [21]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_len_inc:1;
+        /** slc0_len_inc_more : WT; bitpos: [22]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_len_inc_more:1;
+        /** slc0_rx_packet_load_en : WT; bitpos: [23]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_packet_load_en:1;
+        /** slc0_tx_packet_load_en : WT; bitpos: [24]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_packet_load_en:1;
+        /** slc0_rx_get_used_dscr : WT; bitpos: [25]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_get_used_dscr:1;
+        /** slc0_tx_get_used_dscr : WT; bitpos: [26]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_get_used_dscr:1;
+        /** slc0_rx_new_pkt_ind : RO; bitpos: [27]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_new_pkt_ind:1;
+        /** slc0_tx_new_pkt_ind : RO; bitpos: [28]; default: 1;
+         *  reserved
+         */
+        uint32_t slc0_tx_new_pkt_ind:1;
+        /** slc0_rx_packet_load_en_st : R/WTC/SC; bitpos: [29]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_packet_load_en_st:1;
+        /** slc0_tx_packet_load_en_st : R/WTC/SC; bitpos: [30]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_packet_load_en_st:1;
+        uint32_t reserved_31:1;
+    };
+    uint32_t val;
+} sdio_slc0_len_conf_reg_t;
+
+/** Type of slc0_txpkt_h_dscr register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc0_tx_pkt_h_dscr_addr : R/W; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_pkt_h_dscr_addr:32;
+    };
+    uint32_t val;
+} sdio_slc0_txpkt_h_dscr_reg_t;
+
+/** Type of slc0_txpkt_e_dscr register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc0_tx_pkt_e_dscr_addr : R/W; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_pkt_e_dscr_addr:32;
+    };
+    uint32_t val;
+} sdio_slc0_txpkt_e_dscr_reg_t;
+
+/** Type of slc0_rxpkt_h_dscr register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc0_rx_pkt_h_dscr_addr : R/W; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_pkt_h_dscr_addr:32;
+    };
+    uint32_t val;
+} sdio_slc0_rxpkt_h_dscr_reg_t;
+
+/** Type of slc0_rxpkt_e_dscr register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc0_rx_pkt_e_dscr_addr : R/W; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_pkt_e_dscr_addr:32;
+    };
+    uint32_t val;
+} sdio_slc0_rxpkt_e_dscr_reg_t;
+
+/** Type of slc0_txpktu_h_dscr register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc0_tx_pkt_start_dscr_addr : RO; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_pkt_start_dscr_addr:32;
+    };
+    uint32_t val;
+} sdio_slc0_txpktu_h_dscr_reg_t;
+
+/** Type of slc0_txpktu_e_dscr register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc0_tx_pkt_end_dscr_addr : RO; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_pkt_end_dscr_addr:32;
+    };
+    uint32_t val;
+} sdio_slc0_txpktu_e_dscr_reg_t;
+
+/** Type of slc0_rxpktu_h_dscr register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc0_rx_pkt_start_dscr_addr : RO; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_pkt_start_dscr_addr:32;
+    };
+    uint32_t val;
+} sdio_slc0_rxpktu_h_dscr_reg_t;
+
+/** Type of slc0_rxpktu_e_dscr register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc0_rx_pkt_end_dscr_addr : RO; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_pkt_end_dscr_addr:32;
+    };
+    uint32_t val;
+} sdio_slc0_rxpktu_e_dscr_reg_t;
+
+/** Type of slc_seq_position register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc0_seq_position : R/W; bitpos: [7:0]; default: 9;
+         *  reserved
+         */
+        uint32_t slc0_seq_position:8;
+        /** slc1_seq_position : R/W; bitpos: [15:8]; default: 5;
+         *  reserved
+         */
+        uint32_t slc1_seq_position:8;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} sdio_slc_seq_position_reg_t;
+
+/** Type of slc0_dscr_rec_conf register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc0_rx_dscr_rec_lim : R/W; bitpos: [9:0]; default: 1023;
+         *  reserved
+         */
+        uint32_t slc0_rx_dscr_rec_lim:10;
+        uint32_t reserved_10:22;
+    };
+    uint32_t val;
+} sdio_slc0_dscr_rec_conf_reg_t;
+
+/** Type of slc_sdio_crc_st1 register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** cmd_crc_err_cnt : RO; bitpos: [7:0]; default: 0;
+         *  reserved
+         */
+        uint32_t cmd_crc_err_cnt:8;
+        uint32_t reserved_8:23;
+        /** err_cnt_clr : R/W; bitpos: [31]; default: 0;
+         *  reserved
+         */
+        uint32_t err_cnt_clr:1;
+    };
+    uint32_t val;
+} sdio_slc_sdio_crc_st1_reg_t;
+
+/** Type of slc0_len_lim_conf register
+ *  ******* Description ***********
+ */
+typedef union {
+    struct {
+        /** slc0_len_lim : R/W; bitpos: [19:0]; default: 21504;
+         *  reserved
+         */
+        uint32_t slc0_len_lim:20;
+        uint32_t reserved_20:12;
+    };
+    uint32_t val;
+} sdio_slc0_len_lim_conf_reg_t;
+
+/** Type of slc0_tx_sharemem_start register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** sdio_slc0_tx_sharemem_start_addr : R/W; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t sdio_slc0_tx_sharemem_start_addr:32;
+    };
+    uint32_t val;
+} sdio_slc0_tx_sharemem_start_reg_t;
+
+/** Type of slc0_tx_sharemem_end register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** sdio_slc0_tx_sharemem_end_addr : R/W; bitpos: [31:0]; default: 4294967295;
+         *  reserved
+         */
+        uint32_t sdio_slc0_tx_sharemem_end_addr:32;
+    };
+    uint32_t val;
+} sdio_slc0_tx_sharemem_end_reg_t;
+
+/** Type of slc0_rx_sharemem_start register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** sdio_slc0_rx_sharemem_start_addr : R/W; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t sdio_slc0_rx_sharemem_start_addr:32;
+    };
+    uint32_t val;
+} sdio_slc0_rx_sharemem_start_reg_t;
+
+/** Type of slc0_rx_sharemem_end register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** sdio_slc0_rx_sharemem_end_addr : R/W; bitpos: [31:0]; default: 4294967295;
+         *  reserved
+         */
+        uint32_t sdio_slc0_rx_sharemem_end_addr:32;
+    };
+    uint32_t val;
+} sdio_slc0_rx_sharemem_end_reg_t;
+
+/** Type of slc1_tx_sharemem_start register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** sdio_slc1_tx_sharemem_start_addr : R/W; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t sdio_slc1_tx_sharemem_start_addr:32;
+    };
+    uint32_t val;
+} sdio_slc1_tx_sharemem_start_reg_t;
+
+/** Type of slc1_tx_sharemem_end register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** sdio_slc1_tx_sharemem_end_addr : R/W; bitpos: [31:0]; default: 4294967295;
+         *  reserved
+         */
+        uint32_t sdio_slc1_tx_sharemem_end_addr:32;
+    };
+    uint32_t val;
+} sdio_slc1_tx_sharemem_end_reg_t;
+
+/** Type of slc1_rx_sharemem_start register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** sdio_slc1_rx_sharemem_start_addr : R/W; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t sdio_slc1_rx_sharemem_start_addr:32;
+    };
+    uint32_t val;
+} sdio_slc1_rx_sharemem_start_reg_t;
+
+/** Type of slc1_rx_sharemem_end register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** sdio_slc1_rx_sharemem_end_addr : R/W; bitpos: [31:0]; default: 4294967295;
+         *  reserved
+         */
+        uint32_t sdio_slc1_rx_sharemem_end_addr:32;
+    };
+    uint32_t val;
+} sdio_slc1_rx_sharemem_end_reg_t;
+
+/** Type of hda_tx_sharemem_start register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** sdio_hda_tx_sharemem_start_addr : R/W; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t sdio_hda_tx_sharemem_start_addr:32;
+    };
+    uint32_t val;
+} sdio_hda_tx_sharemem_start_reg_t;
+
+/** Type of hda_rx_sharemem_start register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** sdio_hda_rx_sharemem_start_addr : R/W; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t sdio_hda_rx_sharemem_start_addr:32;
+    };
+    uint32_t val;
+} sdio_hda_rx_sharemem_start_reg_t;
+
+/** Type of slc_burst_len register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc0_txdata_burst_len : R/W; bitpos: [0]; default: 1;
+         *  0-incr4,1-incr8
+         */
+        uint32_t slc0_txdata_burst_len:1;
+        /** slc0_rxdata_burst_len : R/W; bitpos: [1]; default: 1;
+         *  0-incr4,1-incr8
+         */
+        uint32_t slc0_rxdata_burst_len:1;
+        /** slc1_txdata_burst_len : R/W; bitpos: [2]; default: 1;
+         *  0-incr4,1-incr8
+         */
+        uint32_t slc1_txdata_burst_len:1;
+        /** slc1_rxdata_burst_len : R/W; bitpos: [3]; default: 1;
+         *  0-incr4,1-incr8
+         */
+        uint32_t slc1_rxdata_burst_len:1;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} sdio_slc_burst_len_reg_t;
+
+/** Type of slcid register
+ *  ******* Description ***********
+ */
+typedef union {
+    struct {
+        /** slc_id : R/W; bitpos: [31:0]; default: 256;
+         *  reserved
+         */
+        uint32_t slc_id:32;
+    };
+    uint32_t val;
+} sdio_slcid_reg_t;
+
+
+/** Group: Interrupt registers */
+/** Type of slc0int_raw register
+ *  ******* Description ***********
+ */
+typedef union {
+    struct {
+        /** slc_frhost_bit0_int_raw : R/WTC/SS; bitpos: [0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit0_int_raw:1;
+        /** slc_frhost_bit1_int_raw : R/WTC/SS; bitpos: [1]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit1_int_raw:1;
+        /** slc_frhost_bit2_int_raw : R/WTC/SS; bitpos: [2]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit2_int_raw:1;
+        /** slc_frhost_bit3_int_raw : R/WTC/SS; bitpos: [3]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit3_int_raw:1;
+        /** slc_frhost_bit4_int_raw : R/WTC/SS; bitpos: [4]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit4_int_raw:1;
+        /** slc_frhost_bit5_int_raw : R/WTC/SS; bitpos: [5]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit5_int_raw:1;
+        /** slc_frhost_bit6_int_raw : R/WTC/SS; bitpos: [6]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit6_int_raw:1;
+        /** slc_frhost_bit7_int_raw : R/WTC/SS; bitpos: [7]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit7_int_raw:1;
+        /** slc0_rx_start_int_raw : R/WTC/SS; bitpos: [8]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_start_int_raw:1;
+        /** slc0_tx_start_int_raw : R/WTC/SS; bitpos: [9]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_start_int_raw:1;
+        /** slc0_rx_udf_int_raw : R/WTC/SS; bitpos: [10]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_udf_int_raw:1;
+        /** slc0_tx_ovf_int_raw : R/WTC/SS; bitpos: [11]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_ovf_int_raw:1;
+        /** slc0_token0_1to0_int_raw : R/WTC/SS; bitpos: [12]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_token0_1to0_int_raw:1;
+        /** slc0_token1_1to0_int_raw : R/WTC/SS; bitpos: [13]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_token1_1to0_int_raw:1;
+        /** slc0_tx_done_int_raw : R/WTC/SS; bitpos: [14]; default: 0;
+         *  The raw interrupt bit of slc0 finishing receiving data to one buffer
+         */
+        uint32_t slc0_tx_done_int_raw:1;
+        /** slc0_tx_suc_eof_int_raw : R/WTC/SS; bitpos: [15]; default: 0;
+         *  The raw interrupt bit of slc0 finishing receiving data
+         */
+        uint32_t slc0_tx_suc_eof_int_raw:1;
+        /** slc0_rx_done_int_raw : R/WTC/SS; bitpos: [16]; default: 0;
+         *  The raw interrupt bit of slc0 finishing sending data from one buffer
+         */
+        uint32_t slc0_rx_done_int_raw:1;
+        /** slc0_rx_eof_int_raw : R/WTC/SS; bitpos: [17]; default: 0;
+         *  The raw interrupt bit of slc0 finishing sending data
+         */
+        uint32_t slc0_rx_eof_int_raw:1;
+        /** slc0_tohost_int_raw : R/WTC/SS; bitpos: [18]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tohost_int_raw:1;
+        /** slc0_tx_dscr_err_int_raw : R/WTC/SS; bitpos: [19]; default: 0;
+         *  The raw interrupt bit of slc0 tx link descriptor error
+         */
+        uint32_t slc0_tx_dscr_err_int_raw:1;
+        /** slc0_rx_dscr_err_int_raw : R/WTC/SS; bitpos: [20]; default: 0;
+         *  The raw interrupt bit of slc0 rx link descriptor error
+         */
+        uint32_t slc0_rx_dscr_err_int_raw:1;
+        /** slc0_tx_dscr_empty_int_raw : R/WTC/SS; bitpos: [21]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_dscr_empty_int_raw:1;
+        /** slc0_host_rd_ack_int_raw : R/WTC/SS; bitpos: [22]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_host_rd_ack_int_raw:1;
+        /** slc0_wr_retry_done_int_raw : R/WTC/SS; bitpos: [23]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_wr_retry_done_int_raw:1;
+        /** slc0_tx_err_eof_int_raw : R/WTC/SS; bitpos: [24]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_err_eof_int_raw:1;
+        /** cmd_dtc_int_raw : R/WTC/SS; bitpos: [25]; default: 0;
+         *  reserved
+         */
+        uint32_t cmd_dtc_int_raw:1;
+        /** slc0_rx_quick_eof_int_raw : R/WTC/SS; bitpos: [26]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_quick_eof_int_raw:1;
+        /** slc0_host_pop_eof_err_int_raw : R/WTC/SS; bitpos: [27]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_host_pop_eof_err_int_raw:1;
+        /** hda_recv_done_int_raw : R/WTC/SS; bitpos: [28]; default: 0;
+         *  reserved
+         */
+        uint32_t hda_recv_done_int_raw:1;
+        uint32_t reserved_29:3;
+    };
+    uint32_t val;
+} sdio_slc0int_raw_reg_t;
+
+/** Type of slc0int_st register
+ *  ******* Description ***********
+ */
+typedef union {
+    struct {
+        /** slc_frhost_bit0_int_st : RO; bitpos: [0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit0_int_st:1;
+        /** slc_frhost_bit1_int_st : RO; bitpos: [1]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit1_int_st:1;
+        /** slc_frhost_bit2_int_st : RO; bitpos: [2]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit2_int_st:1;
+        /** slc_frhost_bit3_int_st : RO; bitpos: [3]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit3_int_st:1;
+        /** slc_frhost_bit4_int_st : RO; bitpos: [4]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit4_int_st:1;
+        /** slc_frhost_bit5_int_st : RO; bitpos: [5]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit5_int_st:1;
+        /** slc_frhost_bit6_int_st : RO; bitpos: [6]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit6_int_st:1;
+        /** slc_frhost_bit7_int_st : RO; bitpos: [7]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit7_int_st:1;
+        /** slc0_rx_start_int_st : RO; bitpos: [8]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_start_int_st:1;
+        /** slc0_tx_start_int_st : RO; bitpos: [9]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_start_int_st:1;
+        /** slc0_rx_udf_int_st : RO; bitpos: [10]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_udf_int_st:1;
+        /** slc0_tx_ovf_int_st : RO; bitpos: [11]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_ovf_int_st:1;
+        /** slc0_token0_1to0_int_st : RO; bitpos: [12]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_token0_1to0_int_st:1;
+        /** slc0_token1_1to0_int_st : RO; bitpos: [13]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_token1_1to0_int_st:1;
+        /** slc0_tx_done_int_st : RO; bitpos: [14]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_done_int_st:1;
+        /** slc0_tx_suc_eof_int_st : RO; bitpos: [15]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_suc_eof_int_st:1;
+        /** slc0_rx_done_int_st : RO; bitpos: [16]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_done_int_st:1;
+        /** slc0_rx_eof_int_st : RO; bitpos: [17]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_eof_int_st:1;
+        /** slc0_tohost_int_st : RO; bitpos: [18]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tohost_int_st:1;
+        /** slc0_tx_dscr_err_int_st : RO; bitpos: [19]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_dscr_err_int_st:1;
+        /** slc0_rx_dscr_err_int_st : RO; bitpos: [20]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_dscr_err_int_st:1;
+        /** slc0_tx_dscr_empty_int_st : RO; bitpos: [21]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_dscr_empty_int_st:1;
+        /** slc0_host_rd_ack_int_st : RO; bitpos: [22]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_host_rd_ack_int_st:1;
+        /** slc0_wr_retry_done_int_st : RO; bitpos: [23]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_wr_retry_done_int_st:1;
+        /** slc0_tx_err_eof_int_st : RO; bitpos: [24]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_err_eof_int_st:1;
+        /** cmd_dtc_int_st : RO; bitpos: [25]; default: 0;
+         *  reserved
+         */
+        uint32_t cmd_dtc_int_st:1;
+        /** slc0_rx_quick_eof_int_st : RO; bitpos: [26]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_quick_eof_int_st:1;
+        /** slc0_host_pop_eof_err_int_st : RO; bitpos: [27]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_host_pop_eof_err_int_st:1;
+        /** hda_recv_done_int_st : RO; bitpos: [28]; default: 0;
+         *  reserved
+         */
+        uint32_t hda_recv_done_int_st:1;
+        uint32_t reserved_29:3;
+    };
+    uint32_t val;
+} sdio_slc0int_st_reg_t;
+
+/** Type of slc0int_ena register
+ *  ******* Description ***********
+ */
+typedef union {
+    struct {
+        /** slc_frhost_bit0_int_ena : R/W; bitpos: [0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit0_int_ena:1;
+        /** slc_frhost_bit1_int_ena : R/W; bitpos: [1]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit1_int_ena:1;
+        /** slc_frhost_bit2_int_ena : R/W; bitpos: [2]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit2_int_ena:1;
+        /** slc_frhost_bit3_int_ena : R/W; bitpos: [3]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit3_int_ena:1;
+        /** slc_frhost_bit4_int_ena : R/W; bitpos: [4]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit4_int_ena:1;
+        /** slc_frhost_bit5_int_ena : R/W; bitpos: [5]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit5_int_ena:1;
+        /** slc_frhost_bit6_int_ena : R/W; bitpos: [6]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit6_int_ena:1;
+        /** slc_frhost_bit7_int_ena : R/W; bitpos: [7]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit7_int_ena:1;
+        /** slc0_rx_start_int_ena : R/W; bitpos: [8]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_start_int_ena:1;
+        /** slc0_tx_start_int_ena : R/W; bitpos: [9]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_start_int_ena:1;
+        /** slc0_rx_udf_int_ena : R/W; bitpos: [10]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_udf_int_ena:1;
+        /** slc0_tx_ovf_int_ena : R/W; bitpos: [11]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_ovf_int_ena:1;
+        /** slc0_token0_1to0_int_ena : R/W; bitpos: [12]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_token0_1to0_int_ena:1;
+        /** slc0_token1_1to0_int_ena : R/W; bitpos: [13]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_token1_1to0_int_ena:1;
+        /** slc0_tx_done_int_ena : R/W; bitpos: [14]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_done_int_ena:1;
+        /** slc0_tx_suc_eof_int_ena : R/W; bitpos: [15]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_suc_eof_int_ena:1;
+        /** slc0_rx_done_int_ena : R/W; bitpos: [16]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_done_int_ena:1;
+        /** slc0_rx_eof_int_ena : R/W; bitpos: [17]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_eof_int_ena:1;
+        /** slc0_tohost_int_ena : R/W; bitpos: [18]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tohost_int_ena:1;
+        /** slc0_tx_dscr_err_int_ena : R/W; bitpos: [19]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_dscr_err_int_ena:1;
+        /** slc0_rx_dscr_err_int_ena : R/W; bitpos: [20]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_dscr_err_int_ena:1;
+        /** slc0_tx_dscr_empty_int_ena : R/W; bitpos: [21]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_dscr_empty_int_ena:1;
+        /** slc0_host_rd_ack_int_ena : R/W; bitpos: [22]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_host_rd_ack_int_ena:1;
+        /** slc0_wr_retry_done_int_ena : R/W; bitpos: [23]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_wr_retry_done_int_ena:1;
+        /** slc0_tx_err_eof_int_ena : R/W; bitpos: [24]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_err_eof_int_ena:1;
+        /** cmd_dtc_int_ena : R/W; bitpos: [25]; default: 0;
+         *  reserved
+         */
+        uint32_t cmd_dtc_int_ena:1;
+        /** slc0_rx_quick_eof_int_ena : R/W; bitpos: [26]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_quick_eof_int_ena:1;
+        /** slc0_host_pop_eof_err_int_ena : R/W; bitpos: [27]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_host_pop_eof_err_int_ena:1;
+        /** hda_recv_done_int_ena : R/W; bitpos: [28]; default: 0;
+         *  reserved
+         */
+        uint32_t hda_recv_done_int_ena:1;
+        uint32_t reserved_29:3;
+    };
+    uint32_t val;
+} sdio_slc0int_ena_reg_t;
+
+/** Type of slc0int_clr register
+ *  ******* Description ***********
+ */
+typedef union {
+    struct {
+        /** slc_frhost_bit0_int_clr : WT; bitpos: [0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit0_int_clr:1;
+        /** slc_frhost_bit1_int_clr : WT; bitpos: [1]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit1_int_clr:1;
+        /** slc_frhost_bit2_int_clr : WT; bitpos: [2]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit2_int_clr:1;
+        /** slc_frhost_bit3_int_clr : WT; bitpos: [3]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit3_int_clr:1;
+        /** slc_frhost_bit4_int_clr : WT; bitpos: [4]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit4_int_clr:1;
+        /** slc_frhost_bit5_int_clr : WT; bitpos: [5]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit5_int_clr:1;
+        /** slc_frhost_bit6_int_clr : WT; bitpos: [6]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit6_int_clr:1;
+        /** slc_frhost_bit7_int_clr : WT; bitpos: [7]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit7_int_clr:1;
+        /** slc0_rx_start_int_clr : WT; bitpos: [8]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_start_int_clr:1;
+        /** slc0_tx_start_int_clr : WT; bitpos: [9]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_start_int_clr:1;
+        /** slc0_rx_udf_int_clr : WT; bitpos: [10]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_udf_int_clr:1;
+        /** slc0_tx_ovf_int_clr : WT; bitpos: [11]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_ovf_int_clr:1;
+        /** slc0_token0_1to0_int_clr : WT; bitpos: [12]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_token0_1to0_int_clr:1;
+        /** slc0_token1_1to0_int_clr : WT; bitpos: [13]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_token1_1to0_int_clr:1;
+        /** slc0_tx_done_int_clr : WT; bitpos: [14]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_done_int_clr:1;
+        /** slc0_tx_suc_eof_int_clr : WT; bitpos: [15]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_suc_eof_int_clr:1;
+        /** slc0_rx_done_int_clr : WT; bitpos: [16]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_done_int_clr:1;
+        /** slc0_rx_eof_int_clr : WT; bitpos: [17]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_eof_int_clr:1;
+        /** slc0_tohost_int_clr : WT; bitpos: [18]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tohost_int_clr:1;
+        /** slc0_tx_dscr_err_int_clr : WT; bitpos: [19]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_dscr_err_int_clr:1;
+        /** slc0_rx_dscr_err_int_clr : WT; bitpos: [20]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_dscr_err_int_clr:1;
+        /** slc0_tx_dscr_empty_int_clr : WT; bitpos: [21]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_dscr_empty_int_clr:1;
+        /** slc0_host_rd_ack_int_clr : WT; bitpos: [22]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_host_rd_ack_int_clr:1;
+        /** slc0_wr_retry_done_int_clr : WT; bitpos: [23]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_wr_retry_done_int_clr:1;
+        /** slc0_tx_err_eof_int_clr : WT; bitpos: [24]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_err_eof_int_clr:1;
+        /** cmd_dtc_int_clr : WT; bitpos: [25]; default: 0;
+         *  reserved
+         */
+        uint32_t cmd_dtc_int_clr:1;
+        /** slc0_rx_quick_eof_int_clr : WT; bitpos: [26]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_quick_eof_int_clr:1;
+        /** slc0_host_pop_eof_err_int_clr : WT; bitpos: [27]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_host_pop_eof_err_int_clr:1;
+        /** hda_recv_done_int_clr : WT; bitpos: [28]; default: 0;
+         *  reserved
+         */
+        uint32_t hda_recv_done_int_clr:1;
+        uint32_t reserved_29:3;
+    };
+    uint32_t val;
+} sdio_slc0int_clr_reg_t;
+
+/** Type of slc1int_raw register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc_frhost_bit8_int_raw : R/WTC/SS; bitpos: [0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit8_int_raw:1;
+        /** slc_frhost_bit9_int_raw : R/WTC/SS; bitpos: [1]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit9_int_raw:1;
+        /** slc_frhost_bit10_int_raw : R/WTC/SS; bitpos: [2]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit10_int_raw:1;
+        /** slc_frhost_bit11_int_raw : R/WTC/SS; bitpos: [3]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit11_int_raw:1;
+        /** slc_frhost_bit12_int_raw : R/WTC/SS; bitpos: [4]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit12_int_raw:1;
+        /** slc_frhost_bit13_int_raw : R/WTC/SS; bitpos: [5]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit13_int_raw:1;
+        /** slc_frhost_bit14_int_raw : R/WTC/SS; bitpos: [6]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit14_int_raw:1;
+        /** slc_frhost_bit15_int_raw : R/WTC/SS; bitpos: [7]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit15_int_raw:1;
+        /** slc1_rx_start_int_raw : R/WTC/SS; bitpos: [8]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_start_int_raw:1;
+        /** slc1_tx_start_int_raw : R/WTC/SS; bitpos: [9]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_start_int_raw:1;
+        /** slc1_rx_udf_int_raw : R/WTC/SS; bitpos: [10]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_udf_int_raw:1;
+        /** slc1_tx_ovf_int_raw : R/WTC/SS; bitpos: [11]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_ovf_int_raw:1;
+        /** slc1_token0_1to0_int_raw : R/WTC/SS; bitpos: [12]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_token0_1to0_int_raw:1;
+        /** slc1_token1_1to0_int_raw : R/WTC/SS; bitpos: [13]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_token1_1to0_int_raw:1;
+        /** slc1_tx_done_int_raw : R/WTC/SS; bitpos: [14]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_done_int_raw:1;
+        /** slc1_tx_suc_eof_int_raw : R/WTC/SS; bitpos: [15]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_suc_eof_int_raw:1;
+        /** slc1_rx_done_int_raw : R/WTC/SS; bitpos: [16]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_done_int_raw:1;
+        /** slc1_rx_eof_int_raw : R/WTC/SS; bitpos: [17]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_eof_int_raw:1;
+        /** slc1_tohost_int_raw : R/WTC/SS; bitpos: [18]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tohost_int_raw:1;
+        /** slc1_tx_dscr_err_int_raw : R/WTC/SS; bitpos: [19]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_dscr_err_int_raw:1;
+        /** slc1_rx_dscr_err_int_raw : R/WTC/SS; bitpos: [20]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_dscr_err_int_raw:1;
+        /** slc1_tx_dscr_empty_int_raw : R/WTC/SS; bitpos: [21]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_dscr_empty_int_raw:1;
+        /** slc1_host_rd_ack_int_raw : R/WTC/SS; bitpos: [22]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_host_rd_ack_int_raw:1;
+        /** slc1_wr_retry_done_int_raw : R/WTC/SS; bitpos: [23]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_wr_retry_done_int_raw:1;
+        /** slc1_tx_err_eof_int_raw : R/WTC/SS; bitpos: [24]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_err_eof_int_raw:1;
+        uint32_t reserved_25:7;
+    };
+    uint32_t val;
+} sdio_slc1int_raw_reg_t;
+
+/** Type of slc1int_st register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc_frhost_bit8_int_st : RO; bitpos: [0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit8_int_st:1;
+        /** slc_frhost_bit9_int_st : RO; bitpos: [1]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit9_int_st:1;
+        /** slc_frhost_bit10_int_st : RO; bitpos: [2]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit10_int_st:1;
+        /** slc_frhost_bit11_int_st : RO; bitpos: [3]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit11_int_st:1;
+        /** slc_frhost_bit12_int_st : RO; bitpos: [4]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit12_int_st:1;
+        /** slc_frhost_bit13_int_st : RO; bitpos: [5]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit13_int_st:1;
+        /** slc_frhost_bit14_int_st : RO; bitpos: [6]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit14_int_st:1;
+        /** slc_frhost_bit15_int_st : RO; bitpos: [7]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit15_int_st:1;
+        /** slc1_rx_start_int_st : RO; bitpos: [8]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_start_int_st:1;
+        /** slc1_tx_start_int_st : RO; bitpos: [9]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_start_int_st:1;
+        /** slc1_rx_udf_int_st : RO; bitpos: [10]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_udf_int_st:1;
+        /** slc1_tx_ovf_int_st : RO; bitpos: [11]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_ovf_int_st:1;
+        /** slc1_token0_1to0_int_st : RO; bitpos: [12]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_token0_1to0_int_st:1;
+        /** slc1_token1_1to0_int_st : RO; bitpos: [13]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_token1_1to0_int_st:1;
+        /** slc1_tx_done_int_st : RO; bitpos: [14]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_done_int_st:1;
+        /** slc1_tx_suc_eof_int_st : RO; bitpos: [15]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_suc_eof_int_st:1;
+        /** slc1_rx_done_int_st : RO; bitpos: [16]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_done_int_st:1;
+        /** slc1_rx_eof_int_st : RO; bitpos: [17]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_eof_int_st:1;
+        /** slc1_tohost_int_st : RO; bitpos: [18]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tohost_int_st:1;
+        /** slc1_tx_dscr_err_int_st : RO; bitpos: [19]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_dscr_err_int_st:1;
+        /** slc1_rx_dscr_err_int_st : RO; bitpos: [20]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_dscr_err_int_st:1;
+        /** slc1_tx_dscr_empty_int_st : RO; bitpos: [21]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_dscr_empty_int_st:1;
+        /** slc1_host_rd_ack_int_st : RO; bitpos: [22]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_host_rd_ack_int_st:1;
+        /** slc1_wr_retry_done_int_st : RO; bitpos: [23]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_wr_retry_done_int_st:1;
+        /** slc1_tx_err_eof_int_st : RO; bitpos: [24]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_err_eof_int_st:1;
+        uint32_t reserved_25:7;
+    };
+    uint32_t val;
+} sdio_slc1int_st_reg_t;
+
+/** Type of slc1int_ena register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc_frhost_bit8_int_ena : R/W; bitpos: [0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit8_int_ena:1;
+        /** slc_frhost_bit9_int_ena : R/W; bitpos: [1]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit9_int_ena:1;
+        /** slc_frhost_bit10_int_ena : R/W; bitpos: [2]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit10_int_ena:1;
+        /** slc_frhost_bit11_int_ena : R/W; bitpos: [3]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit11_int_ena:1;
+        /** slc_frhost_bit12_int_ena : R/W; bitpos: [4]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit12_int_ena:1;
+        /** slc_frhost_bit13_int_ena : R/W; bitpos: [5]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit13_int_ena:1;
+        /** slc_frhost_bit14_int_ena : R/W; bitpos: [6]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit14_int_ena:1;
+        /** slc_frhost_bit15_int_ena : R/W; bitpos: [7]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit15_int_ena:1;
+        /** slc1_rx_start_int_ena : R/W; bitpos: [8]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_start_int_ena:1;
+        /** slc1_tx_start_int_ena : R/W; bitpos: [9]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_start_int_ena:1;
+        /** slc1_rx_udf_int_ena : R/W; bitpos: [10]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_udf_int_ena:1;
+        /** slc1_tx_ovf_int_ena : R/W; bitpos: [11]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_ovf_int_ena:1;
+        /** slc1_token0_1to0_int_ena : R/W; bitpos: [12]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_token0_1to0_int_ena:1;
+        /** slc1_token1_1to0_int_ena : R/W; bitpos: [13]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_token1_1to0_int_ena:1;
+        /** slc1_tx_done_int_ena : R/W; bitpos: [14]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_done_int_ena:1;
+        /** slc1_tx_suc_eof_int_ena : R/W; bitpos: [15]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_suc_eof_int_ena:1;
+        /** slc1_rx_done_int_ena : R/W; bitpos: [16]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_done_int_ena:1;
+        /** slc1_rx_eof_int_ena : R/W; bitpos: [17]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_eof_int_ena:1;
+        /** slc1_tohost_int_ena : R/W; bitpos: [18]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tohost_int_ena:1;
+        /** slc1_tx_dscr_err_int_ena : R/W; bitpos: [19]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_dscr_err_int_ena:1;
+        /** slc1_rx_dscr_err_int_ena : R/W; bitpos: [20]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_dscr_err_int_ena:1;
+        /** slc1_tx_dscr_empty_int_ena : R/W; bitpos: [21]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_dscr_empty_int_ena:1;
+        /** slc1_host_rd_ack_int_ena : R/W; bitpos: [22]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_host_rd_ack_int_ena:1;
+        /** slc1_wr_retry_done_int_ena : R/W; bitpos: [23]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_wr_retry_done_int_ena:1;
+        /** slc1_tx_err_eof_int_ena : R/W; bitpos: [24]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_err_eof_int_ena:1;
+        uint32_t reserved_25:7;
+    };
+    uint32_t val;
+} sdio_slc1int_ena_reg_t;
+
+/** Type of slc1int_clr register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc_frhost_bit8_int_clr : WT; bitpos: [0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit8_int_clr:1;
+        /** slc_frhost_bit9_int_clr : WT; bitpos: [1]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit9_int_clr:1;
+        /** slc_frhost_bit10_int_clr : WT; bitpos: [2]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit10_int_clr:1;
+        /** slc_frhost_bit11_int_clr : WT; bitpos: [3]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit11_int_clr:1;
+        /** slc_frhost_bit12_int_clr : WT; bitpos: [4]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit12_int_clr:1;
+        /** slc_frhost_bit13_int_clr : WT; bitpos: [5]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit13_int_clr:1;
+        /** slc_frhost_bit14_int_clr : WT; bitpos: [6]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit14_int_clr:1;
+        /** slc_frhost_bit15_int_clr : WT; bitpos: [7]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit15_int_clr:1;
+        /** slc1_rx_start_int_clr : WT; bitpos: [8]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_start_int_clr:1;
+        /** slc1_tx_start_int_clr : WT; bitpos: [9]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_start_int_clr:1;
+        /** slc1_rx_udf_int_clr : WT; bitpos: [10]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_udf_int_clr:1;
+        /** slc1_tx_ovf_int_clr : WT; bitpos: [11]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_ovf_int_clr:1;
+        /** slc1_token0_1to0_int_clr : WT; bitpos: [12]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_token0_1to0_int_clr:1;
+        /** slc1_token1_1to0_int_clr : WT; bitpos: [13]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_token1_1to0_int_clr:1;
+        /** slc1_tx_done_int_clr : WT; bitpos: [14]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_done_int_clr:1;
+        /** slc1_tx_suc_eof_int_clr : WT; bitpos: [15]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_suc_eof_int_clr:1;
+        /** slc1_rx_done_int_clr : WT; bitpos: [16]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_done_int_clr:1;
+        /** slc1_rx_eof_int_clr : WT; bitpos: [17]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_eof_int_clr:1;
+        /** slc1_tohost_int_clr : WT; bitpos: [18]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tohost_int_clr:1;
+        /** slc1_tx_dscr_err_int_clr : WT; bitpos: [19]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_dscr_err_int_clr:1;
+        /** slc1_rx_dscr_err_int_clr : WT; bitpos: [20]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_dscr_err_int_clr:1;
+        /** slc1_tx_dscr_empty_int_clr : WT; bitpos: [21]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_dscr_empty_int_clr:1;
+        /** slc1_host_rd_ack_int_clr : WT; bitpos: [22]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_host_rd_ack_int_clr:1;
+        /** slc1_wr_retry_done_int_clr : WT; bitpos: [23]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_wr_retry_done_int_clr:1;
+        /** slc1_tx_err_eof_int_clr : WT; bitpos: [24]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_err_eof_int_clr:1;
+        uint32_t reserved_25:7;
+    };
+    uint32_t val;
+} sdio_slc1int_clr_reg_t;
+
+/** Type of slc0int_st1 register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc_frhost_bit0_int_st1 : RO; bitpos: [0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit0_int_st1:1;
+        /** slc_frhost_bit1_int_st1 : RO; bitpos: [1]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit1_int_st1:1;
+        /** slc_frhost_bit2_int_st1 : RO; bitpos: [2]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit2_int_st1:1;
+        /** slc_frhost_bit3_int_st1 : RO; bitpos: [3]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit3_int_st1:1;
+        /** slc_frhost_bit4_int_st1 : RO; bitpos: [4]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit4_int_st1:1;
+        /** slc_frhost_bit5_int_st1 : RO; bitpos: [5]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit5_int_st1:1;
+        /** slc_frhost_bit6_int_st1 : RO; bitpos: [6]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit6_int_st1:1;
+        /** slc_frhost_bit7_int_st1 : RO; bitpos: [7]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit7_int_st1:1;
+        /** slc0_rx_start_int_st1 : RO; bitpos: [8]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_start_int_st1:1;
+        /** slc0_tx_start_int_st1 : RO; bitpos: [9]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_start_int_st1:1;
+        /** slc0_rx_udf_int_st1 : RO; bitpos: [10]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_udf_int_st1:1;
+        /** slc0_tx_ovf_int_st1 : RO; bitpos: [11]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_ovf_int_st1:1;
+        /** slc0_token0_1to0_int_st1 : RO; bitpos: [12]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_token0_1to0_int_st1:1;
+        /** slc0_token1_1to0_int_st1 : RO; bitpos: [13]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_token1_1to0_int_st1:1;
+        /** slc0_tx_done_int_st1 : RO; bitpos: [14]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_done_int_st1:1;
+        /** slc0_tx_suc_eof_int_st1 : RO; bitpos: [15]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_suc_eof_int_st1:1;
+        /** slc0_rx_done_int_st1 : RO; bitpos: [16]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_done_int_st1:1;
+        /** slc0_rx_eof_int_st1 : RO; bitpos: [17]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_eof_int_st1:1;
+        /** slc0_tohost_int_st1 : RO; bitpos: [18]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tohost_int_st1:1;
+        /** slc0_tx_dscr_err_int_st1 : RO; bitpos: [19]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_dscr_err_int_st1:1;
+        /** slc0_rx_dscr_err_int_st1 : RO; bitpos: [20]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_dscr_err_int_st1:1;
+        /** slc0_tx_dscr_empty_int_st1 : RO; bitpos: [21]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_dscr_empty_int_st1:1;
+        /** slc0_host_rd_ack_int_st1 : RO; bitpos: [22]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_host_rd_ack_int_st1:1;
+        /** slc0_wr_retry_done_int_st1 : RO; bitpos: [23]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_wr_retry_done_int_st1:1;
+        /** slc0_tx_err_eof_int_st1 : RO; bitpos: [24]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_err_eof_int_st1:1;
+        /** cmd_dtc_int_st1 : RO; bitpos: [25]; default: 0;
+         *  reserved
+         */
+        uint32_t cmd_dtc_int_st1:1;
+        /** slc0_rx_quick_eof_int_st1 : RO; bitpos: [26]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_quick_eof_int_st1:1;
+        /** slc0_host_pop_eof_err_int_st1 : RO; bitpos: [27]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_host_pop_eof_err_int_st1:1;
+        /** hda_recv_done_int_st1 : RO; bitpos: [28]; default: 0;
+         *  reserved
+         */
+        uint32_t hda_recv_done_int_st1:1;
+        uint32_t reserved_29:3;
+    };
+    uint32_t val;
+} sdio_slc0int_st1_reg_t;
+
+/** Type of slc0int_ena1 register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc_frhost_bit0_int_ena1 : R/W; bitpos: [0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit0_int_ena1:1;
+        /** slc_frhost_bit1_int_ena1 : R/W; bitpos: [1]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit1_int_ena1:1;
+        /** slc_frhost_bit2_int_ena1 : R/W; bitpos: [2]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit2_int_ena1:1;
+        /** slc_frhost_bit3_int_ena1 : R/W; bitpos: [3]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit3_int_ena1:1;
+        /** slc_frhost_bit4_int_ena1 : R/W; bitpos: [4]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit4_int_ena1:1;
+        /** slc_frhost_bit5_int_ena1 : R/W; bitpos: [5]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit5_int_ena1:1;
+        /** slc_frhost_bit6_int_ena1 : R/W; bitpos: [6]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit6_int_ena1:1;
+        /** slc_frhost_bit7_int_ena1 : R/W; bitpos: [7]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit7_int_ena1:1;
+        /** slc0_rx_start_int_ena1 : R/W; bitpos: [8]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_start_int_ena1:1;
+        /** slc0_tx_start_int_ena1 : R/W; bitpos: [9]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_start_int_ena1:1;
+        /** slc0_rx_udf_int_ena1 : R/W; bitpos: [10]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_udf_int_ena1:1;
+        /** slc0_tx_ovf_int_ena1 : R/W; bitpos: [11]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_ovf_int_ena1:1;
+        /** slc0_token0_1to0_int_ena1 : R/W; bitpos: [12]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_token0_1to0_int_ena1:1;
+        /** slc0_token1_1to0_int_ena1 : R/W; bitpos: [13]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_token1_1to0_int_ena1:1;
+        /** slc0_tx_done_int_ena1 : R/W; bitpos: [14]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_done_int_ena1:1;
+        /** slc0_tx_suc_eof_int_ena1 : R/W; bitpos: [15]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_suc_eof_int_ena1:1;
+        /** slc0_rx_done_int_ena1 : R/W; bitpos: [16]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_done_int_ena1:1;
+        /** slc0_rx_eof_int_ena1 : R/W; bitpos: [17]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_eof_int_ena1:1;
+        /** slc0_tohost_int_ena1 : R/W; bitpos: [18]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tohost_int_ena1:1;
+        /** slc0_tx_dscr_err_int_ena1 : R/W; bitpos: [19]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_dscr_err_int_ena1:1;
+        /** slc0_rx_dscr_err_int_ena1 : R/W; bitpos: [20]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_dscr_err_int_ena1:1;
+        /** slc0_tx_dscr_empty_int_ena1 : R/W; bitpos: [21]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_dscr_empty_int_ena1:1;
+        /** slc0_host_rd_ack_int_ena1 : R/W; bitpos: [22]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_host_rd_ack_int_ena1:1;
+        /** slc0_wr_retry_done_int_ena1 : R/W; bitpos: [23]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_wr_retry_done_int_ena1:1;
+        /** slc0_tx_err_eof_int_ena1 : R/W; bitpos: [24]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_err_eof_int_ena1:1;
+        /** cmd_dtc_int_ena1 : R/W; bitpos: [25]; default: 0;
+         *  reserved
+         */
+        uint32_t cmd_dtc_int_ena1:1;
+        /** slc0_rx_quick_eof_int_ena1 : R/W; bitpos: [26]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_quick_eof_int_ena1:1;
+        /** slc0_host_pop_eof_err_int_ena1 : R/W; bitpos: [27]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_host_pop_eof_err_int_ena1:1;
+        /** hda_recv_done_int_ena1 : R/W; bitpos: [28]; default: 0;
+         *  reserved
+         */
+        uint32_t hda_recv_done_int_ena1:1;
+        uint32_t reserved_29:3;
+    };
+    uint32_t val;
+} sdio_slc0int_ena1_reg_t;
+
+/** Type of slc1int_st1 register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc_frhost_bit8_int_st1 : RO; bitpos: [0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit8_int_st1:1;
+        /** slc_frhost_bit9_int_st1 : RO; bitpos: [1]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit9_int_st1:1;
+        /** slc_frhost_bit10_int_st1 : RO; bitpos: [2]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit10_int_st1:1;
+        /** slc_frhost_bit11_int_st1 : RO; bitpos: [3]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit11_int_st1:1;
+        /** slc_frhost_bit12_int_st1 : RO; bitpos: [4]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit12_int_st1:1;
+        /** slc_frhost_bit13_int_st1 : RO; bitpos: [5]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit13_int_st1:1;
+        /** slc_frhost_bit14_int_st1 : RO; bitpos: [6]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit14_int_st1:1;
+        /** slc_frhost_bit15_int_st1 : RO; bitpos: [7]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit15_int_st1:1;
+        /** slc1_rx_start_int_st1 : RO; bitpos: [8]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_start_int_st1:1;
+        /** slc1_tx_start_int_st1 : RO; bitpos: [9]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_start_int_st1:1;
+        /** slc1_rx_udf_int_st1 : RO; bitpos: [10]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_udf_int_st1:1;
+        /** slc1_tx_ovf_int_st1 : RO; bitpos: [11]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_ovf_int_st1:1;
+        /** slc1_token0_1to0_int_st1 : RO; bitpos: [12]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_token0_1to0_int_st1:1;
+        /** slc1_token1_1to0_int_st1 : RO; bitpos: [13]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_token1_1to0_int_st1:1;
+        /** slc1_tx_done_int_st1 : RO; bitpos: [14]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_done_int_st1:1;
+        /** slc1_tx_suc_eof_int_st1 : RO; bitpos: [15]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_suc_eof_int_st1:1;
+        /** slc1_rx_done_int_st1 : RO; bitpos: [16]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_done_int_st1:1;
+        /** slc1_rx_eof_int_st1 : RO; bitpos: [17]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_eof_int_st1:1;
+        /** slc1_tohost_int_st1 : RO; bitpos: [18]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tohost_int_st1:1;
+        /** slc1_tx_dscr_err_int_st1 : RO; bitpos: [19]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_dscr_err_int_st1:1;
+        /** slc1_rx_dscr_err_int_st1 : RO; bitpos: [20]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_dscr_err_int_st1:1;
+        /** slc1_tx_dscr_empty_int_st1 : RO; bitpos: [21]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_dscr_empty_int_st1:1;
+        /** slc1_host_rd_ack_int_st1 : RO; bitpos: [22]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_host_rd_ack_int_st1:1;
+        /** slc1_wr_retry_done_int_st1 : RO; bitpos: [23]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_wr_retry_done_int_st1:1;
+        /** slc1_tx_err_eof_int_st1 : RO; bitpos: [24]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_err_eof_int_st1:1;
+        uint32_t reserved_25:7;
+    };
+    uint32_t val;
+} sdio_slc1int_st1_reg_t;
+
+/** Type of slc1int_ena1 register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc_frhost_bit8_int_ena1 : R/W; bitpos: [0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit8_int_ena1:1;
+        /** slc_frhost_bit9_int_ena1 : R/W; bitpos: [1]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit9_int_ena1:1;
+        /** slc_frhost_bit10_int_ena1 : R/W; bitpos: [2]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit10_int_ena1:1;
+        /** slc_frhost_bit11_int_ena1 : R/W; bitpos: [3]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit11_int_ena1:1;
+        /** slc_frhost_bit12_int_ena1 : R/W; bitpos: [4]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit12_int_ena1:1;
+        /** slc_frhost_bit13_int_ena1 : R/W; bitpos: [5]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit13_int_ena1:1;
+        /** slc_frhost_bit14_int_ena1 : R/W; bitpos: [6]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit14_int_ena1:1;
+        /** slc_frhost_bit15_int_ena1 : R/W; bitpos: [7]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_frhost_bit15_int_ena1:1;
+        /** slc1_rx_start_int_ena1 : R/W; bitpos: [8]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_start_int_ena1:1;
+        /** slc1_tx_start_int_ena1 : R/W; bitpos: [9]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_start_int_ena1:1;
+        /** slc1_rx_udf_int_ena1 : R/W; bitpos: [10]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_udf_int_ena1:1;
+        /** slc1_tx_ovf_int_ena1 : R/W; bitpos: [11]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_ovf_int_ena1:1;
+        /** slc1_token0_1to0_int_ena1 : R/W; bitpos: [12]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_token0_1to0_int_ena1:1;
+        /** slc1_token1_1to0_int_ena1 : R/W; bitpos: [13]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_token1_1to0_int_ena1:1;
+        /** slc1_tx_done_int_ena1 : R/W; bitpos: [14]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_done_int_ena1:1;
+        /** slc1_tx_suc_eof_int_ena1 : R/W; bitpos: [15]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_suc_eof_int_ena1:1;
+        /** slc1_rx_done_int_ena1 : R/W; bitpos: [16]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_done_int_ena1:1;
+        /** slc1_rx_eof_int_ena1 : R/W; bitpos: [17]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_eof_int_ena1:1;
+        /** slc1_tohost_int_ena1 : R/W; bitpos: [18]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tohost_int_ena1:1;
+        /** slc1_tx_dscr_err_int_ena1 : R/W; bitpos: [19]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_dscr_err_int_ena1:1;
+        /** slc1_rx_dscr_err_int_ena1 : R/W; bitpos: [20]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_dscr_err_int_ena1:1;
+        /** slc1_tx_dscr_empty_int_ena1 : R/W; bitpos: [21]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_dscr_empty_int_ena1:1;
+        /** slc1_host_rd_ack_int_ena1 : R/W; bitpos: [22]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_host_rd_ack_int_ena1:1;
+        /** slc1_wr_retry_done_int_ena1 : R/W; bitpos: [23]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_wr_retry_done_int_ena1:1;
+        /** slc1_tx_err_eof_int_ena1 : R/W; bitpos: [24]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_err_eof_int_ena1:1;
+        uint32_t reserved_25:7;
+    };
+    uint32_t val;
+} sdio_slc1int_ena1_reg_t;
+
+
+/** Group: Status registers */
+/** Type of slcrx_status register
+ *  ******* Description ***********
+ */
+typedef union {
+    struct {
+        /** slc0_rx_full : RO; bitpos: [0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_full:1;
+        /** slc0_rx_empty : RO; bitpos: [1]; default: 1;
+         *  reserved
+         */
+        uint32_t slc0_rx_empty:1;
+        /** slc0_rx_buf_len : RO; bitpos: [15:2]; default: 0;
+         *  the current buffer length when slc0 reads data from rx link
+         */
+        uint32_t slc0_rx_buf_len:14;
+        /** slc1_rx_full : RO; bitpos: [16]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rx_full:1;
+        /** slc1_rx_empty : RO; bitpos: [17]; default: 1;
+         *  reserved
+         */
+        uint32_t slc1_rx_empty:1;
+        /** slc1_rx_buf_len : RO; bitpos: [31:18]; default: 0;
+         *  the current buffer length when slc1 reads data from rx link
+         */
+        uint32_t slc1_rx_buf_len:14;
+    };
+    uint32_t val;
+} sdio_slcrx_status_reg_t;
+
+/** Type of slctx_status register
+ *  ******* Description ***********
+ */
+typedef union {
+    struct {
+        /** slc0_tx_full : RO; bitpos: [0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_full:1;
+        /** slc0_tx_empty : RO; bitpos: [1]; default: 1;
+         *  reserved
+         */
+        uint32_t slc0_tx_empty:1;
+        uint32_t reserved_2:14;
+        /** slc1_tx_full : RO; bitpos: [16]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_full:1;
+        /** slc1_tx_empty : RO; bitpos: [17]; default: 1;
+         *  reserved
+         */
+        uint32_t slc1_tx_empty:1;
+        uint32_t reserved_18:14;
+    };
+    uint32_t val;
+} sdio_slctx_status_reg_t;
+
+/** Type of slc0_state0 register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc0_state0 : RO; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_state0:32;
+    };
+    uint32_t val;
+} sdio_slc0_state0_reg_t;
+
+/** Type of slc0_state1 register
+ *  ******* Description ***********
+ */
+typedef union {
+    struct {
+        /** slc0_state1 : RO; bitpos: [31:0]; default: 0;
+         *  [18:0] the current rx descriptor address, [20:19] rx_dscr fsm state, [23:21]
+         *  rx_link fsm state, [30:24] rx_fifo_cnt
+         */
+        uint32_t slc0_state1:32;
+    };
+    uint32_t val;
+} sdio_slc0_state1_reg_t;
+
+/** Type of slc1_state0 register
+ *  ******* Description ***********
+ */
+typedef union {
+    struct {
+        /** slc1_state0 : RO; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_state0:32;
+    };
+    uint32_t val;
+} sdio_slc1_state0_reg_t;
+
+/** Type of slc1_state1 register
+ *  ******* Description ***********
+ */
+typedef union {
+    struct {
+        /** slc1_state1 : RO; bitpos: [31:0]; default: 0;
+         *  [18:0] the current rx descriptor address, [20:19] rx_dscr fsm state, [23:21]
+         *  rx_link fsm state, [30:24] rx_fifo_cnt
+         */
+        uint32_t slc1_state1:32;
+    };
+    uint32_t val;
+} sdio_slc1_state1_reg_t;
+
+/** Type of slc_sdio_st register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** cmd_st : RO; bitpos: [2:0]; default: 0;
+         *  reserved
+         */
+        uint32_t cmd_st:3;
+        uint32_t reserved_3:1;
+        /** func_st : RO; bitpos: [7:4]; default: 0;
+         *  reserved
+         */
+        uint32_t func_st:4;
+        /** sdio_wakeup : RO; bitpos: [8]; default: 0;
+         *  reserved
+         */
+        uint32_t sdio_wakeup:1;
+        uint32_t reserved_9:3;
+        /** bus_st : RO; bitpos: [14:12]; default: 0;
+         *  reserved
+         */
+        uint32_t bus_st:3;
+        uint32_t reserved_15:1;
+        /** func1_acc_state : RO; bitpos: [20:16]; default: 0;
+         *  reserved
+         */
+        uint32_t func1_acc_state:5;
+        uint32_t reserved_21:3;
+        /** func2_acc_state : RO; bitpos: [28:24]; default: 0;
+         *  reserved
+         */
+        uint32_t func2_acc_state:5;
+        uint32_t reserved_29:3;
+    };
+    uint32_t val;
+} sdio_slc_sdio_st_reg_t;
+
+/** Type of slc0_txlink_dscr register
+ *  ******* Description ***********
+ */
+typedef union {
+    struct {
+        /** slc0_txlink_dscr : RO; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_txlink_dscr:32;
+    };
+    uint32_t val;
+} sdio_slc0_txlink_dscr_reg_t;
+
+/** Type of slc0_txlink_dscr_bf0 register
+ *  ******* Description ***********
+ */
+typedef union {
+    struct {
+        /** slc0_txlink_dscr_bf0 : RO; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_txlink_dscr_bf0:32;
+    };
+    uint32_t val;
+} sdio_slc0_txlink_dscr_bf0_reg_t;
+
+/** Type of slc0_txlink_dscr_bf1 register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc0_txlink_dscr_bf1 : RO; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_txlink_dscr_bf1:32;
+    };
+    uint32_t val;
+} sdio_slc0_txlink_dscr_bf1_reg_t;
+
+/** Type of slc0_rxlink_dscr register
+ *  ******* Description ***********
+ */
+typedef union {
+    struct {
+        /** slc0_rxlink_dscr : RO; bitpos: [31:0]; default: 0;
+         *  the third word of slc0 link descriptor, or known as the next descriptor address
+         */
+        uint32_t slc0_rxlink_dscr:32;
+    };
+    uint32_t val;
+} sdio_slc0_rxlink_dscr_reg_t;
+
+/** Type of slc0_rxlink_dscr_bf0 register
+ *  ******* Description ***********
+ */
+typedef union {
+    struct {
+        /** slc0_rxlink_dscr_bf0 : RO; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rxlink_dscr_bf0:32;
+    };
+    uint32_t val;
+} sdio_slc0_rxlink_dscr_bf0_reg_t;
+
+/** Type of slc0_rxlink_dscr_bf1 register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc0_rxlink_dscr_bf1 : RO; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rxlink_dscr_bf1:32;
+    };
+    uint32_t val;
+} sdio_slc0_rxlink_dscr_bf1_reg_t;
+
+/** Type of slc1_txlink_dscr register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc1_txlink_dscr : RO; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_txlink_dscr:32;
+    };
+    uint32_t val;
+} sdio_slc1_txlink_dscr_reg_t;
+
+/** Type of slc1_txlink_dscr_bf0 register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc1_txlink_dscr_bf0 : RO; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_txlink_dscr_bf0:32;
+    };
+    uint32_t val;
+} sdio_slc1_txlink_dscr_bf0_reg_t;
+
+/** Type of slc1_txlink_dscr_bf1 register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc1_txlink_dscr_bf1 : RO; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_txlink_dscr_bf1:32;
+    };
+    uint32_t val;
+} sdio_slc1_txlink_dscr_bf1_reg_t;
+
+/** Type of slc1_rxlink_dscr register
+ *  ******* Description ***********
+ */
+typedef union {
+    struct {
+        /** slc1_rxlink_dscr : RO; bitpos: [31:0]; default: 0;
+         *  the third word of slc1 link descriptor, or known as the next descriptor address
+         */
+        uint32_t slc1_rxlink_dscr:32;
+    };
+    uint32_t val;
+} sdio_slc1_rxlink_dscr_reg_t;
+
+/** Type of slc1_rxlink_dscr_bf0 register
+ *  ******* Description ***********
+ */
+typedef union {
+    struct {
+        /** slc1_rxlink_dscr_bf0 : RO; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rxlink_dscr_bf0:32;
+    };
+    uint32_t val;
+} sdio_slc1_rxlink_dscr_bf0_reg_t;
+
+/** Type of slc1_rxlink_dscr_bf1 register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc1_rxlink_dscr_bf1 : RO; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_rxlink_dscr_bf1:32;
+    };
+    uint32_t val;
+} sdio_slc1_rxlink_dscr_bf1_reg_t;
+
+/** Type of slc0_tx_erreof_des_addr register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc0_tx_err_eof_des_addr : RO; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_tx_err_eof_des_addr:32;
+    };
+    uint32_t val;
+} sdio_slc0_tx_erreof_des_addr_reg_t;
+
+/** Type of slc1_tx_erreof_des_addr register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc1_tx_err_eof_des_addr : RO; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_tx_err_eof_des_addr:32;
+    };
+    uint32_t val;
+} sdio_slc1_tx_erreof_des_addr_reg_t;
+
+/** Type of slc_token_lat register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc0_token : RO; bitpos: [11:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_token:12;
+        uint32_t reserved_12:4;
+        /** slc1_token : RO; bitpos: [27:16]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_token:12;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} sdio_slc_token_lat_reg_t;
+
+/** Type of slc_cmd_infor0 register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** cmd_content0 : RO; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t cmd_content0:32;
+    };
+    uint32_t val;
+} sdio_slc_cmd_infor0_reg_t;
+
+/** Type of slc_cmd_infor1 register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** cmd_content1 : RO; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t cmd_content1:32;
+    };
+    uint32_t val;
+} sdio_slc_cmd_infor1_reg_t;
+
+/** Type of slc0_length register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc0_len : RO; bitpos: [19:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_len:20;
+        uint32_t reserved_20:12;
+    };
+    uint32_t val;
+} sdio_slc0_length_reg_t;
+
+/** Type of slc_sdio_crc_st0 register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** dat0_crc_err_cnt : RO; bitpos: [7:0]; default: 0;
+         *  reserved
+         */
+        uint32_t dat0_crc_err_cnt:8;
+        /** dat1_crc_err_cnt : RO; bitpos: [15:8]; default: 0;
+         *  reserved
+         */
+        uint32_t dat1_crc_err_cnt:8;
+        /** dat2_crc_err_cnt : RO; bitpos: [23:16]; default: 0;
+         *  reserved
+         */
+        uint32_t dat2_crc_err_cnt:8;
+        /** dat3_crc_err_cnt : RO; bitpos: [31:24]; default: 0;
+         *  reserved
+         */
+        uint32_t dat3_crc_err_cnt:8;
+    };
+    uint32_t val;
+} sdio_slc_sdio_crc_st0_reg_t;
+
+/** Type of slc0_eof_start_des register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc0_eof_start_des_addr : RO; bitpos: [31:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_eof_start_des_addr:32;
+    };
+    uint32_t val;
+} sdio_slc0_eof_start_des_reg_t;
+
+/** Type of slc0_push_dscr_addr register
+ *  ******* Description ***********
+ */
+typedef union {
+    struct {
+        /** slc0_rx_push_dscr_addr : RO; bitpos: [31:0]; default: 0;
+         *  the current descriptor address when slc0 gets  a link descriptor, aligned with word
+         */
+        uint32_t slc0_rx_push_dscr_addr:32;
+    };
+    uint32_t val;
+} sdio_slc0_push_dscr_addr_reg_t;
+
+/** Type of slc0_done_dscr_addr register
+ *  ******* Description ***********
+ */
+typedef union {
+    struct {
+        /** slc0_rx_done_dscr_addr : RO; bitpos: [31:0]; default: 0;
+         *  the current descriptor address when slc0 finishes reading data from one buffer,
+         *  aligned with word
+         */
+        uint32_t slc0_rx_done_dscr_addr:32;
+    };
+    uint32_t val;
+} sdio_slc0_done_dscr_addr_reg_t;
+
+/** Type of slc0_sub_start_des register
+ *  ******* Description ***********
+ */
+typedef union {
+    struct {
+        /** slc0_sub_pac_start_dscr_addr : RO; bitpos: [31:0]; default: 0;
+         *  the current descriptor address when slc0 gets  a link descriptor, aligned with word
+         */
+        uint32_t slc0_sub_pac_start_dscr_addr:32;
+    };
+    uint32_t val;
+} sdio_slc0_sub_start_des_reg_t;
+
+/** Type of slc0_dscr_cnt register
+ *  ******* Description ***********
+ */
+typedef union {
+    struct {
+        /** slc0_rx_dscr_cnt_lat : RO; bitpos: [9:0]; default: 0;
+         *  the number of descriptors got by slc0 when it tries to read data from memory
+         */
+        uint32_t slc0_rx_dscr_cnt_lat:10;
+        uint32_t reserved_10:6;
+        /** slc0_rx_get_eof_occ : RO; bitpos: [16]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_rx_get_eof_occ:1;
+        uint32_t reserved_17:15;
+    };
+    uint32_t val;
+} sdio_slc0_dscr_cnt_reg_t;
+
+
+/** Group: Debud registers */
+/** Type of slc0txfifo_pop register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc0_txfifo_rdata : RO; bitpos: [10:0]; default: 1024;
+         *  reserved
+         */
+        uint32_t slc0_txfifo_rdata:11;
+        uint32_t reserved_11:5;
+        /** slc0_txfifo_pop : R/W/SC; bitpos: [16]; default: 0;
+         *  reserved
+         */
+        uint32_t slc0_txfifo_pop:1;
+        uint32_t reserved_17:15;
+    };
+    uint32_t val;
+} sdio_slc0txfifo_pop_reg_t;
+
+/** Type of slc1txfifo_pop register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc1_txfifo_rdata : RO; bitpos: [10:0]; default: 1024;
+         *  reserved
+         */
+        uint32_t slc1_txfifo_rdata:11;
+        uint32_t reserved_11:5;
+        /** slc1_txfifo_pop : R/W/SC; bitpos: [16]; default: 0;
+         *  reserved
+         */
+        uint32_t slc1_txfifo_pop:1;
+        uint32_t reserved_17:15;
+    };
+    uint32_t val;
+} sdio_slc1txfifo_pop_reg_t;
+
+/** Type of slc_ahb_test register
+ *  reserved
+ */
+typedef union {
+    struct {
+        /** slc_ahb_testmode : R/W; bitpos: [2:0]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_ahb_testmode:3;
+        uint32_t reserved_3:1;
+        /** slc_ahb_testaddr : R/W; bitpos: [5:4]; default: 0;
+         *  reserved
+         */
+        uint32_t slc_ahb_testaddr:2;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} sdio_slc_ahb_test_reg_t;
+
+
+/** Group: Version registers */
+/** Type of slcdate register
+ *  ******* Description ***********
+ */
+typedef union {
+    struct {
+        /** slc_date : R/W; bitpos: [31:0]; default: 554182400;
+         *  reserved
+         */
+        uint32_t slc_date:32;
+    };
+    uint32_t val;
+} sdio_slcdate_reg_t;
+
+
+typedef struct slc_dev_t {
+    volatile sdio_slcconf0_reg_t slcconf0;
+    volatile sdio_slc0int_raw_reg_t slc0int_raw;
+    volatile sdio_slc0int_st_reg_t slc0int_st;
+    volatile sdio_slc0int_ena_reg_t slc0int_ena;
+    volatile sdio_slc0int_clr_reg_t slc0int_clr;
+    volatile sdio_slc1int_raw_reg_t slc1int_raw;
+    volatile sdio_slc1int_st_reg_t slc1int_st;
+    volatile sdio_slc1int_ena_reg_t slc1int_ena;
+    volatile sdio_slc1int_clr_reg_t slc1int_clr;
+    volatile sdio_slcrx_status_reg_t slcrx_status;
+    volatile sdio_slc0rxfifo_push_reg_t slc0rxfifo_push;
+    volatile sdio_slc1rxfifo_push_reg_t slc1rxfifo_push;
+    volatile sdio_slctx_status_reg_t slctx_status;
+    volatile sdio_slc0txfifo_pop_reg_t slc0txfifo_pop;
+    volatile sdio_slc1txfifo_pop_reg_t slc1txfifo_pop;
+    volatile sdio_slc0rx_link_reg_t slc0rx_link;
+    volatile sdio_slc0rx_link_addr_reg_t slc0rx_link_addr;
+    volatile sdio_slc0tx_link_reg_t slc0tx_link;
+    volatile sdio_slc0tx_link_addr_reg_t slc0tx_link_addr;
+    volatile sdio_slc1rx_link_reg_t slc1rx_link;
+    volatile sdio_slc1rx_link_addr_reg_t slc1rx_link_addr;
+    volatile sdio_slc1tx_link_reg_t slc1tx_link;
+    volatile sdio_slc1tx_link_addr_reg_t slc1tx_link_addr;
+    volatile sdio_slcintvec_tohost_reg_t slcintvec_tohost;
+    volatile sdio_slc0token0_reg_t slc0token0;
+    volatile sdio_slc0token1_reg_t slc0token1;
+    volatile sdio_slc1token0_reg_t slc1token0;
+    volatile sdio_slc1token1_reg_t slc1token1;
+    volatile sdio_slcconf1_reg_t slcconf1;
+    volatile sdio_slc0_state0_reg_t slc0_state0;
+    volatile sdio_slc0_state1_reg_t slc0_state1;
+    volatile sdio_slc1_state0_reg_t slc1_state0;
+    volatile sdio_slc1_state1_reg_t slc1_state1;
+    volatile sdio_slcbridge_conf_reg_t slcbridge_conf;
+    volatile sdio_slc0_to_eof_des_addr_reg_t slc0_to_eof_des_addr;
+    volatile sdio_slc0_tx_eof_des_addr_reg_t slc0_tx_eof_des_addr;
+    volatile sdio_slc0_to_eof_bfr_des_addr_reg_t slc0_to_eof_bfr_des_addr;
+    volatile sdio_slc1_to_eof_des_addr_reg_t slc1_to_eof_des_addr;
+    volatile sdio_slc1_tx_eof_des_addr_reg_t slc1_tx_eof_des_addr;
+    volatile sdio_slc1_to_eof_bfr_des_addr_reg_t slc1_to_eof_bfr_des_addr;
+    volatile sdio_slc_ahb_test_reg_t slc_ahb_test;
+    volatile sdio_slc_sdio_st_reg_t slc_sdio_st;
+    volatile sdio_slc_rx_dscr_conf_reg_t slc_rx_dscr_conf;
+    volatile sdio_slc0_txlink_dscr_reg_t slc0_txlink_dscr;
+    volatile sdio_slc0_txlink_dscr_bf0_reg_t slc0_txlink_dscr_bf0;
+    volatile sdio_slc0_txlink_dscr_bf1_reg_t slc0_txlink_dscr_bf1;
+    volatile sdio_slc0_rxlink_dscr_reg_t slc0_rxlink_dscr;
+    volatile sdio_slc0_rxlink_dscr_bf0_reg_t slc0_rxlink_dscr_bf0;
+    volatile sdio_slc0_rxlink_dscr_bf1_reg_t slc0_rxlink_dscr_bf1;
+    volatile sdio_slc1_txlink_dscr_reg_t slc1_txlink_dscr;
+    volatile sdio_slc1_txlink_dscr_bf0_reg_t slc1_txlink_dscr_bf0;
+    volatile sdio_slc1_txlink_dscr_bf1_reg_t slc1_txlink_dscr_bf1;
+    volatile sdio_slc1_rxlink_dscr_reg_t slc1_rxlink_dscr;
+    volatile sdio_slc1_rxlink_dscr_bf0_reg_t slc1_rxlink_dscr_bf0;
+    volatile sdio_slc1_rxlink_dscr_bf1_reg_t slc1_rxlink_dscr_bf1;
+    volatile sdio_slc0_tx_erreof_des_addr_reg_t slc0_tx_erreof_des_addr;
+    volatile sdio_slc1_tx_erreof_des_addr_reg_t slc1_tx_erreof_des_addr;
+    volatile sdio_slc_token_lat_reg_t slc_token_lat;
+    volatile sdio_slc_tx_dscr_conf_reg_t slc_tx_dscr_conf;
+    volatile sdio_slc_cmd_infor0_reg_t slc_cmd_infor0;
+    volatile sdio_slc_cmd_infor1_reg_t slc_cmd_infor1;
+    volatile sdio_slc0_len_conf_reg_t slc0_len_conf;
+    volatile sdio_slc0_length_reg_t slc0_length;
+    volatile sdio_slc0_txpkt_h_dscr_reg_t slc0_txpkt_h_dscr;
+    volatile sdio_slc0_txpkt_e_dscr_reg_t slc0_txpkt_e_dscr;
+    volatile sdio_slc0_rxpkt_h_dscr_reg_t slc0_rxpkt_h_dscr;
+    volatile sdio_slc0_rxpkt_e_dscr_reg_t slc0_rxpkt_e_dscr;
+    volatile sdio_slc0_txpktu_h_dscr_reg_t slc0_txpktu_h_dscr;
+    volatile sdio_slc0_txpktu_e_dscr_reg_t slc0_txpktu_e_dscr;
+    volatile sdio_slc0_rxpktu_h_dscr_reg_t slc0_rxpktu_h_dscr;
+    volatile sdio_slc0_rxpktu_e_dscr_reg_t slc0_rxpktu_e_dscr;
+    volatile sdio_slc_seq_position_reg_t slc_seq_position;
+    volatile sdio_slc0_dscr_rec_conf_reg_t slc0_dscr_rec_conf;
+    volatile sdio_slc_sdio_crc_st0_reg_t slc_sdio_crc_st0;
+    volatile sdio_slc_sdio_crc_st1_reg_t slc_sdio_crc_st1;
+    volatile sdio_slc0_eof_start_des_reg_t slc0_eof_start_des;
+    volatile sdio_slc0_push_dscr_addr_reg_t slc0_push_dscr_addr;
+    volatile sdio_slc0_done_dscr_addr_reg_t slc0_done_dscr_addr;
+    volatile sdio_slc0_sub_start_des_reg_t slc0_sub_start_des;
+    volatile sdio_slc0_dscr_cnt_reg_t slc0_dscr_cnt;
+    volatile sdio_slc0_len_lim_conf_reg_t slc0_len_lim_conf;
+    volatile sdio_slc0int_st1_reg_t slc0int_st1;
+    volatile sdio_slc0int_ena1_reg_t slc0int_ena1;
+    volatile sdio_slc1int_st1_reg_t slc1int_st1;
+    volatile sdio_slc1int_ena1_reg_t slc1int_ena1;
+    volatile sdio_slc0_tx_sharemem_start_reg_t slc0_tx_sharemem_start;
+    volatile sdio_slc0_tx_sharemem_end_reg_t slc0_tx_sharemem_end;
+    volatile sdio_slc0_rx_sharemem_start_reg_t slc0_rx_sharemem_start;
+    volatile sdio_slc0_rx_sharemem_end_reg_t slc0_rx_sharemem_end;
+    volatile sdio_slc1_tx_sharemem_start_reg_t slc1_tx_sharemem_start;
+    volatile sdio_slc1_tx_sharemem_end_reg_t slc1_tx_sharemem_end;
+    volatile sdio_slc1_rx_sharemem_start_reg_t slc1_rx_sharemem_start;
+    volatile sdio_slc1_rx_sharemem_end_reg_t slc1_rx_sharemem_end;
+    volatile sdio_hda_tx_sharemem_start_reg_t hda_tx_sharemem_start;
+    volatile sdio_hda_rx_sharemem_start_reg_t hda_rx_sharemem_start;
+    volatile sdio_slc_burst_len_reg_t slc_burst_len;
+    uint32_t reserved_180[30];
+    volatile sdio_slcdate_reg_t slcdate;
+    volatile sdio_slcid_reg_t slcid;
+} slc_dev_t;
+
+extern slc_dev_t SLC;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(slc_dev_t) == 0x200, "Invalid size of slc_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/soc_etm_reg.h b/components/soc/esp32c6/include/soc/soc_etm_reg.h
new file mode 100644
index 0000000000..07b3cf52ea
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/soc_etm_reg.h
@@ -0,0 +1,2320 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** SOC_ETM_CH_ENA_AD0_REG register
+ *  channel enable register
+ */
+#define SOC_ETM_CH_ENA_AD0_REG (DR_REG_SOC_ETM_BASE + 0x0)
+/** SOC_ETM_CH_ENA0 : R/WTC/WTS; bitpos: [0]; default: 0;
+ *  ch0 enable
+ */
+#define SOC_ETM_CH_ENA0    (BIT(0))
+#define SOC_ETM_CH_ENA0_M  (SOC_ETM_CH_ENA0_V << SOC_ETM_CH_ENA0_S)
+#define SOC_ETM_CH_ENA0_V  0x00000001U
+#define SOC_ETM_CH_ENA0_S  0
+/** SOC_ETM_CH_ENA1 : R/WTC/WTS; bitpos: [1]; default: 0;
+ *  ch1 enable
+ */
+#define SOC_ETM_CH_ENA1    (BIT(1))
+#define SOC_ETM_CH_ENA1_M  (SOC_ETM_CH_ENA1_V << SOC_ETM_CH_ENA1_S)
+#define SOC_ETM_CH_ENA1_V  0x00000001U
+#define SOC_ETM_CH_ENA1_S  1
+/** SOC_ETM_CH_ENA2 : R/WTC/WTS; bitpos: [2]; default: 0;
+ *  ch2 enable
+ */
+#define SOC_ETM_CH_ENA2    (BIT(2))
+#define SOC_ETM_CH_ENA2_M  (SOC_ETM_CH_ENA2_V << SOC_ETM_CH_ENA2_S)
+#define SOC_ETM_CH_ENA2_V  0x00000001U
+#define SOC_ETM_CH_ENA2_S  2
+/** SOC_ETM_CH_ENA3 : R/WTC/WTS; bitpos: [3]; default: 0;
+ *  ch3 enable
+ */
+#define SOC_ETM_CH_ENA3    (BIT(3))
+#define SOC_ETM_CH_ENA3_M  (SOC_ETM_CH_ENA3_V << SOC_ETM_CH_ENA3_S)
+#define SOC_ETM_CH_ENA3_V  0x00000001U
+#define SOC_ETM_CH_ENA3_S  3
+/** SOC_ETM_CH_ENA4 : R/WTC/WTS; bitpos: [4]; default: 0;
+ *  ch4 enable
+ */
+#define SOC_ETM_CH_ENA4    (BIT(4))
+#define SOC_ETM_CH_ENA4_M  (SOC_ETM_CH_ENA4_V << SOC_ETM_CH_ENA4_S)
+#define SOC_ETM_CH_ENA4_V  0x00000001U
+#define SOC_ETM_CH_ENA4_S  4
+/** SOC_ETM_CH_ENA5 : R/WTC/WTS; bitpos: [5]; default: 0;
+ *  ch5 enable
+ */
+#define SOC_ETM_CH_ENA5    (BIT(5))
+#define SOC_ETM_CH_ENA5_M  (SOC_ETM_CH_ENA5_V << SOC_ETM_CH_ENA5_S)
+#define SOC_ETM_CH_ENA5_V  0x00000001U
+#define SOC_ETM_CH_ENA5_S  5
+/** SOC_ETM_CH_ENA6 : R/WTC/WTS; bitpos: [6]; default: 0;
+ *  ch6 enable
+ */
+#define SOC_ETM_CH_ENA6    (BIT(6))
+#define SOC_ETM_CH_ENA6_M  (SOC_ETM_CH_ENA6_V << SOC_ETM_CH_ENA6_S)
+#define SOC_ETM_CH_ENA6_V  0x00000001U
+#define SOC_ETM_CH_ENA6_S  6
+/** SOC_ETM_CH_ENA7 : R/WTC/WTS; bitpos: [7]; default: 0;
+ *  ch7 enable
+ */
+#define SOC_ETM_CH_ENA7    (BIT(7))
+#define SOC_ETM_CH_ENA7_M  (SOC_ETM_CH_ENA7_V << SOC_ETM_CH_ENA7_S)
+#define SOC_ETM_CH_ENA7_V  0x00000001U
+#define SOC_ETM_CH_ENA7_S  7
+/** SOC_ETM_CH_ENA8 : R/WTC/WTS; bitpos: [8]; default: 0;
+ *  ch8 enable
+ */
+#define SOC_ETM_CH_ENA8    (BIT(8))
+#define SOC_ETM_CH_ENA8_M  (SOC_ETM_CH_ENA8_V << SOC_ETM_CH_ENA8_S)
+#define SOC_ETM_CH_ENA8_V  0x00000001U
+#define SOC_ETM_CH_ENA8_S  8
+/** SOC_ETM_CH_ENA9 : R/WTC/WTS; bitpos: [9]; default: 0;
+ *  ch9 enable
+ */
+#define SOC_ETM_CH_ENA9    (BIT(9))
+#define SOC_ETM_CH_ENA9_M  (SOC_ETM_CH_ENA9_V << SOC_ETM_CH_ENA9_S)
+#define SOC_ETM_CH_ENA9_V  0x00000001U
+#define SOC_ETM_CH_ENA9_S  9
+/** SOC_ETM_CH_ENA10 : R/WTC/WTS; bitpos: [10]; default: 0;
+ *  ch10 enable
+ */
+#define SOC_ETM_CH_ENA10    (BIT(10))
+#define SOC_ETM_CH_ENA10_M  (SOC_ETM_CH_ENA10_V << SOC_ETM_CH_ENA10_S)
+#define SOC_ETM_CH_ENA10_V  0x00000001U
+#define SOC_ETM_CH_ENA10_S  10
+/** SOC_ETM_CH_ENA11 : R/WTC/WTS; bitpos: [11]; default: 0;
+ *  ch11 enable
+ */
+#define SOC_ETM_CH_ENA11    (BIT(11))
+#define SOC_ETM_CH_ENA11_M  (SOC_ETM_CH_ENA11_V << SOC_ETM_CH_ENA11_S)
+#define SOC_ETM_CH_ENA11_V  0x00000001U
+#define SOC_ETM_CH_ENA11_S  11
+/** SOC_ETM_CH_ENA12 : R/WTC/WTS; bitpos: [12]; default: 0;
+ *  ch12 enable
+ */
+#define SOC_ETM_CH_ENA12    (BIT(12))
+#define SOC_ETM_CH_ENA12_M  (SOC_ETM_CH_ENA12_V << SOC_ETM_CH_ENA12_S)
+#define SOC_ETM_CH_ENA12_V  0x00000001U
+#define SOC_ETM_CH_ENA12_S  12
+/** SOC_ETM_CH_ENA13 : R/WTC/WTS; bitpos: [13]; default: 0;
+ *  ch13 enable
+ */
+#define SOC_ETM_CH_ENA13    (BIT(13))
+#define SOC_ETM_CH_ENA13_M  (SOC_ETM_CH_ENA13_V << SOC_ETM_CH_ENA13_S)
+#define SOC_ETM_CH_ENA13_V  0x00000001U
+#define SOC_ETM_CH_ENA13_S  13
+/** SOC_ETM_CH_ENA14 : R/WTC/WTS; bitpos: [14]; default: 0;
+ *  ch14 enable
+ */
+#define SOC_ETM_CH_ENA14    (BIT(14))
+#define SOC_ETM_CH_ENA14_M  (SOC_ETM_CH_ENA14_V << SOC_ETM_CH_ENA14_S)
+#define SOC_ETM_CH_ENA14_V  0x00000001U
+#define SOC_ETM_CH_ENA14_S  14
+/** SOC_ETM_CH_ENA15 : R/WTC/WTS; bitpos: [15]; default: 0;
+ *  ch15 enable
+ */
+#define SOC_ETM_CH_ENA15    (BIT(15))
+#define SOC_ETM_CH_ENA15_M  (SOC_ETM_CH_ENA15_V << SOC_ETM_CH_ENA15_S)
+#define SOC_ETM_CH_ENA15_V  0x00000001U
+#define SOC_ETM_CH_ENA15_S  15
+/** SOC_ETM_CH_ENA16 : R/WTC/WTS; bitpos: [16]; default: 0;
+ *  ch16 enable
+ */
+#define SOC_ETM_CH_ENA16    (BIT(16))
+#define SOC_ETM_CH_ENA16_M  (SOC_ETM_CH_ENA16_V << SOC_ETM_CH_ENA16_S)
+#define SOC_ETM_CH_ENA16_V  0x00000001U
+#define SOC_ETM_CH_ENA16_S  16
+/** SOC_ETM_CH_ENA17 : R/WTC/WTS; bitpos: [17]; default: 0;
+ *  ch17 enable
+ */
+#define SOC_ETM_CH_ENA17    (BIT(17))
+#define SOC_ETM_CH_ENA17_M  (SOC_ETM_CH_ENA17_V << SOC_ETM_CH_ENA17_S)
+#define SOC_ETM_CH_ENA17_V  0x00000001U
+#define SOC_ETM_CH_ENA17_S  17
+/** SOC_ETM_CH_ENA18 : R/WTC/WTS; bitpos: [18]; default: 0;
+ *  ch18 enable
+ */
+#define SOC_ETM_CH_ENA18    (BIT(18))
+#define SOC_ETM_CH_ENA18_M  (SOC_ETM_CH_ENA18_V << SOC_ETM_CH_ENA18_S)
+#define SOC_ETM_CH_ENA18_V  0x00000001U
+#define SOC_ETM_CH_ENA18_S  18
+/** SOC_ETM_CH_ENA19 : R/WTC/WTS; bitpos: [19]; default: 0;
+ *  ch19 enable
+ */
+#define SOC_ETM_CH_ENA19    (BIT(19))
+#define SOC_ETM_CH_ENA19_M  (SOC_ETM_CH_ENA19_V << SOC_ETM_CH_ENA19_S)
+#define SOC_ETM_CH_ENA19_V  0x00000001U
+#define SOC_ETM_CH_ENA19_S  19
+/** SOC_ETM_CH_ENA20 : R/WTC/WTS; bitpos: [20]; default: 0;
+ *  ch20 enable
+ */
+#define SOC_ETM_CH_ENA20    (BIT(20))
+#define SOC_ETM_CH_ENA20_M  (SOC_ETM_CH_ENA20_V << SOC_ETM_CH_ENA20_S)
+#define SOC_ETM_CH_ENA20_V  0x00000001U
+#define SOC_ETM_CH_ENA20_S  20
+/** SOC_ETM_CH_ENA21 : R/WTC/WTS; bitpos: [21]; default: 0;
+ *  ch21 enable
+ */
+#define SOC_ETM_CH_ENA21    (BIT(21))
+#define SOC_ETM_CH_ENA21_M  (SOC_ETM_CH_ENA21_V << SOC_ETM_CH_ENA21_S)
+#define SOC_ETM_CH_ENA21_V  0x00000001U
+#define SOC_ETM_CH_ENA21_S  21
+/** SOC_ETM_CH_ENA22 : R/WTC/WTS; bitpos: [22]; default: 0;
+ *  ch22 enable
+ */
+#define SOC_ETM_CH_ENA22    (BIT(22))
+#define SOC_ETM_CH_ENA22_M  (SOC_ETM_CH_ENA22_V << SOC_ETM_CH_ENA22_S)
+#define SOC_ETM_CH_ENA22_V  0x00000001U
+#define SOC_ETM_CH_ENA22_S  22
+/** SOC_ETM_CH_ENA23 : R/WTC/WTS; bitpos: [23]; default: 0;
+ *  ch23 enable
+ */
+#define SOC_ETM_CH_ENA23    (BIT(23))
+#define SOC_ETM_CH_ENA23_M  (SOC_ETM_CH_ENA23_V << SOC_ETM_CH_ENA23_S)
+#define SOC_ETM_CH_ENA23_V  0x00000001U
+#define SOC_ETM_CH_ENA23_S  23
+/** SOC_ETM_CH_ENA24 : R/WTC/WTS; bitpos: [24]; default: 0;
+ *  ch24 enable
+ */
+#define SOC_ETM_CH_ENA24    (BIT(24))
+#define SOC_ETM_CH_ENA24_M  (SOC_ETM_CH_ENA24_V << SOC_ETM_CH_ENA24_S)
+#define SOC_ETM_CH_ENA24_V  0x00000001U
+#define SOC_ETM_CH_ENA24_S  24
+/** SOC_ETM_CH_ENA25 : R/WTC/WTS; bitpos: [25]; default: 0;
+ *  ch25 enable
+ */
+#define SOC_ETM_CH_ENA25    (BIT(25))
+#define SOC_ETM_CH_ENA25_M  (SOC_ETM_CH_ENA25_V << SOC_ETM_CH_ENA25_S)
+#define SOC_ETM_CH_ENA25_V  0x00000001U
+#define SOC_ETM_CH_ENA25_S  25
+/** SOC_ETM_CH_ENA26 : R/WTC/WTS; bitpos: [26]; default: 0;
+ *  ch26 enable
+ */
+#define SOC_ETM_CH_ENA26    (BIT(26))
+#define SOC_ETM_CH_ENA26_M  (SOC_ETM_CH_ENA26_V << SOC_ETM_CH_ENA26_S)
+#define SOC_ETM_CH_ENA26_V  0x00000001U
+#define SOC_ETM_CH_ENA26_S  26
+/** SOC_ETM_CH_ENA27 : R/WTC/WTS; bitpos: [27]; default: 0;
+ *  ch27 enable
+ */
+#define SOC_ETM_CH_ENA27    (BIT(27))
+#define SOC_ETM_CH_ENA27_M  (SOC_ETM_CH_ENA27_V << SOC_ETM_CH_ENA27_S)
+#define SOC_ETM_CH_ENA27_V  0x00000001U
+#define SOC_ETM_CH_ENA27_S  27
+/** SOC_ETM_CH_ENA28 : R/WTC/WTS; bitpos: [28]; default: 0;
+ *  ch28 enable
+ */
+#define SOC_ETM_CH_ENA28    (BIT(28))
+#define SOC_ETM_CH_ENA28_M  (SOC_ETM_CH_ENA28_V << SOC_ETM_CH_ENA28_S)
+#define SOC_ETM_CH_ENA28_V  0x00000001U
+#define SOC_ETM_CH_ENA28_S  28
+/** SOC_ETM_CH_ENA29 : R/WTC/WTS; bitpos: [29]; default: 0;
+ *  ch29 enable
+ */
+#define SOC_ETM_CH_ENA29    (BIT(29))
+#define SOC_ETM_CH_ENA29_M  (SOC_ETM_CH_ENA29_V << SOC_ETM_CH_ENA29_S)
+#define SOC_ETM_CH_ENA29_V  0x00000001U
+#define SOC_ETM_CH_ENA29_S  29
+/** SOC_ETM_CH_ENA30 : R/WTC/WTS; bitpos: [30]; default: 0;
+ *  ch30 enable
+ */
+#define SOC_ETM_CH_ENA30    (BIT(30))
+#define SOC_ETM_CH_ENA30_M  (SOC_ETM_CH_ENA30_V << SOC_ETM_CH_ENA30_S)
+#define SOC_ETM_CH_ENA30_V  0x00000001U
+#define SOC_ETM_CH_ENA30_S  30
+/** SOC_ETM_CH_ENA31 : R/WTC/WTS; bitpos: [31]; default: 0;
+ *  ch31 enable
+ */
+#define SOC_ETM_CH_ENA31    (BIT(31))
+#define SOC_ETM_CH_ENA31_M  (SOC_ETM_CH_ENA31_V << SOC_ETM_CH_ENA31_S)
+#define SOC_ETM_CH_ENA31_V  0x00000001U
+#define SOC_ETM_CH_ENA31_S  31
+
+/** SOC_ETM_CH_ENA_AD0_SET_REG register
+ *  channel enable set register
+ */
+#define SOC_ETM_CH_ENA_AD0_SET_REG (DR_REG_SOC_ETM_BASE + 0x4)
+/** SOC_ETM_CH_SET0 : WT; bitpos: [0]; default: 0;
+ *  ch0 set
+ */
+#define SOC_ETM_CH_SET0    (BIT(0))
+#define SOC_ETM_CH_SET0_M  (SOC_ETM_CH_SET0_V << SOC_ETM_CH_SET0_S)
+#define SOC_ETM_CH_SET0_V  0x00000001U
+#define SOC_ETM_CH_SET0_S  0
+/** SOC_ETM_CH_SET1 : WT; bitpos: [1]; default: 0;
+ *  ch1 set
+ */
+#define SOC_ETM_CH_SET1    (BIT(1))
+#define SOC_ETM_CH_SET1_M  (SOC_ETM_CH_SET1_V << SOC_ETM_CH_SET1_S)
+#define SOC_ETM_CH_SET1_V  0x00000001U
+#define SOC_ETM_CH_SET1_S  1
+/** SOC_ETM_CH_SET2 : WT; bitpos: [2]; default: 0;
+ *  ch2 set
+ */
+#define SOC_ETM_CH_SET2    (BIT(2))
+#define SOC_ETM_CH_SET2_M  (SOC_ETM_CH_SET2_V << SOC_ETM_CH_SET2_S)
+#define SOC_ETM_CH_SET2_V  0x00000001U
+#define SOC_ETM_CH_SET2_S  2
+/** SOC_ETM_CH_SET3 : WT; bitpos: [3]; default: 0;
+ *  ch3 set
+ */
+#define SOC_ETM_CH_SET3    (BIT(3))
+#define SOC_ETM_CH_SET3_M  (SOC_ETM_CH_SET3_V << SOC_ETM_CH_SET3_S)
+#define SOC_ETM_CH_SET3_V  0x00000001U
+#define SOC_ETM_CH_SET3_S  3
+/** SOC_ETM_CH_SET4 : WT; bitpos: [4]; default: 0;
+ *  ch4 set
+ */
+#define SOC_ETM_CH_SET4    (BIT(4))
+#define SOC_ETM_CH_SET4_M  (SOC_ETM_CH_SET4_V << SOC_ETM_CH_SET4_S)
+#define SOC_ETM_CH_SET4_V  0x00000001U
+#define SOC_ETM_CH_SET4_S  4
+/** SOC_ETM_CH_SET5 : WT; bitpos: [5]; default: 0;
+ *  ch5 set
+ */
+#define SOC_ETM_CH_SET5    (BIT(5))
+#define SOC_ETM_CH_SET5_M  (SOC_ETM_CH_SET5_V << SOC_ETM_CH_SET5_S)
+#define SOC_ETM_CH_SET5_V  0x00000001U
+#define SOC_ETM_CH_SET5_S  5
+/** SOC_ETM_CH_SET6 : WT; bitpos: [6]; default: 0;
+ *  ch6 set
+ */
+#define SOC_ETM_CH_SET6    (BIT(6))
+#define SOC_ETM_CH_SET6_M  (SOC_ETM_CH_SET6_V << SOC_ETM_CH_SET6_S)
+#define SOC_ETM_CH_SET6_V  0x00000001U
+#define SOC_ETM_CH_SET6_S  6
+/** SOC_ETM_CH_SET7 : WT; bitpos: [7]; default: 0;
+ *  ch7 set
+ */
+#define SOC_ETM_CH_SET7    (BIT(7))
+#define SOC_ETM_CH_SET7_M  (SOC_ETM_CH_SET7_V << SOC_ETM_CH_SET7_S)
+#define SOC_ETM_CH_SET7_V  0x00000001U
+#define SOC_ETM_CH_SET7_S  7
+/** SOC_ETM_CH_SET8 : WT; bitpos: [8]; default: 0;
+ *  ch8 set
+ */
+#define SOC_ETM_CH_SET8    (BIT(8))
+#define SOC_ETM_CH_SET8_M  (SOC_ETM_CH_SET8_V << SOC_ETM_CH_SET8_S)
+#define SOC_ETM_CH_SET8_V  0x00000001U
+#define SOC_ETM_CH_SET8_S  8
+/** SOC_ETM_CH_SET9 : WT; bitpos: [9]; default: 0;
+ *  ch9 set
+ */
+#define SOC_ETM_CH_SET9    (BIT(9))
+#define SOC_ETM_CH_SET9_M  (SOC_ETM_CH_SET9_V << SOC_ETM_CH_SET9_S)
+#define SOC_ETM_CH_SET9_V  0x00000001U
+#define SOC_ETM_CH_SET9_S  9
+/** SOC_ETM_CH_SET10 : WT; bitpos: [10]; default: 0;
+ *  ch10 set
+ */
+#define SOC_ETM_CH_SET10    (BIT(10))
+#define SOC_ETM_CH_SET10_M  (SOC_ETM_CH_SET10_V << SOC_ETM_CH_SET10_S)
+#define SOC_ETM_CH_SET10_V  0x00000001U
+#define SOC_ETM_CH_SET10_S  10
+/** SOC_ETM_CH_SET11 : WT; bitpos: [11]; default: 0;
+ *  ch11 set
+ */
+#define SOC_ETM_CH_SET11    (BIT(11))
+#define SOC_ETM_CH_SET11_M  (SOC_ETM_CH_SET11_V << SOC_ETM_CH_SET11_S)
+#define SOC_ETM_CH_SET11_V  0x00000001U
+#define SOC_ETM_CH_SET11_S  11
+/** SOC_ETM_CH_SET12 : WT; bitpos: [12]; default: 0;
+ *  ch12 set
+ */
+#define SOC_ETM_CH_SET12    (BIT(12))
+#define SOC_ETM_CH_SET12_M  (SOC_ETM_CH_SET12_V << SOC_ETM_CH_SET12_S)
+#define SOC_ETM_CH_SET12_V  0x00000001U
+#define SOC_ETM_CH_SET12_S  12
+/** SOC_ETM_CH_SET13 : WT; bitpos: [13]; default: 0;
+ *  ch13 set
+ */
+#define SOC_ETM_CH_SET13    (BIT(13))
+#define SOC_ETM_CH_SET13_M  (SOC_ETM_CH_SET13_V << SOC_ETM_CH_SET13_S)
+#define SOC_ETM_CH_SET13_V  0x00000001U
+#define SOC_ETM_CH_SET13_S  13
+/** SOC_ETM_CH_SET14 : WT; bitpos: [14]; default: 0;
+ *  ch14 set
+ */
+#define SOC_ETM_CH_SET14    (BIT(14))
+#define SOC_ETM_CH_SET14_M  (SOC_ETM_CH_SET14_V << SOC_ETM_CH_SET14_S)
+#define SOC_ETM_CH_SET14_V  0x00000001U
+#define SOC_ETM_CH_SET14_S  14
+/** SOC_ETM_CH_SET15 : WT; bitpos: [15]; default: 0;
+ *  ch15 set
+ */
+#define SOC_ETM_CH_SET15    (BIT(15))
+#define SOC_ETM_CH_SET15_M  (SOC_ETM_CH_SET15_V << SOC_ETM_CH_SET15_S)
+#define SOC_ETM_CH_SET15_V  0x00000001U
+#define SOC_ETM_CH_SET15_S  15
+/** SOC_ETM_CH_SET16 : WT; bitpos: [16]; default: 0;
+ *  ch16 set
+ */
+#define SOC_ETM_CH_SET16    (BIT(16))
+#define SOC_ETM_CH_SET16_M  (SOC_ETM_CH_SET16_V << SOC_ETM_CH_SET16_S)
+#define SOC_ETM_CH_SET16_V  0x00000001U
+#define SOC_ETM_CH_SET16_S  16
+/** SOC_ETM_CH_SET17 : WT; bitpos: [17]; default: 0;
+ *  ch17 set
+ */
+#define SOC_ETM_CH_SET17    (BIT(17))
+#define SOC_ETM_CH_SET17_M  (SOC_ETM_CH_SET17_V << SOC_ETM_CH_SET17_S)
+#define SOC_ETM_CH_SET17_V  0x00000001U
+#define SOC_ETM_CH_SET17_S  17
+/** SOC_ETM_CH_SET18 : WT; bitpos: [18]; default: 0;
+ *  ch18 set
+ */
+#define SOC_ETM_CH_SET18    (BIT(18))
+#define SOC_ETM_CH_SET18_M  (SOC_ETM_CH_SET18_V << SOC_ETM_CH_SET18_S)
+#define SOC_ETM_CH_SET18_V  0x00000001U
+#define SOC_ETM_CH_SET18_S  18
+/** SOC_ETM_CH_SET19 : WT; bitpos: [19]; default: 0;
+ *  ch19 set
+ */
+#define SOC_ETM_CH_SET19    (BIT(19))
+#define SOC_ETM_CH_SET19_M  (SOC_ETM_CH_SET19_V << SOC_ETM_CH_SET19_S)
+#define SOC_ETM_CH_SET19_V  0x00000001U
+#define SOC_ETM_CH_SET19_S  19
+/** SOC_ETM_CH_SET20 : WT; bitpos: [20]; default: 0;
+ *  ch20 set
+ */
+#define SOC_ETM_CH_SET20    (BIT(20))
+#define SOC_ETM_CH_SET20_M  (SOC_ETM_CH_SET20_V << SOC_ETM_CH_SET20_S)
+#define SOC_ETM_CH_SET20_V  0x00000001U
+#define SOC_ETM_CH_SET20_S  20
+/** SOC_ETM_CH_SET21 : WT; bitpos: [21]; default: 0;
+ *  ch21 set
+ */
+#define SOC_ETM_CH_SET21    (BIT(21))
+#define SOC_ETM_CH_SET21_M  (SOC_ETM_CH_SET21_V << SOC_ETM_CH_SET21_S)
+#define SOC_ETM_CH_SET21_V  0x00000001U
+#define SOC_ETM_CH_SET21_S  21
+/** SOC_ETM_CH_SET22 : WT; bitpos: [22]; default: 0;
+ *  ch22 set
+ */
+#define SOC_ETM_CH_SET22    (BIT(22))
+#define SOC_ETM_CH_SET22_M  (SOC_ETM_CH_SET22_V << SOC_ETM_CH_SET22_S)
+#define SOC_ETM_CH_SET22_V  0x00000001U
+#define SOC_ETM_CH_SET22_S  22
+/** SOC_ETM_CH_SET23 : WT; bitpos: [23]; default: 0;
+ *  ch23 set
+ */
+#define SOC_ETM_CH_SET23    (BIT(23))
+#define SOC_ETM_CH_SET23_M  (SOC_ETM_CH_SET23_V << SOC_ETM_CH_SET23_S)
+#define SOC_ETM_CH_SET23_V  0x00000001U
+#define SOC_ETM_CH_SET23_S  23
+/** SOC_ETM_CH_SET24 : WT; bitpos: [24]; default: 0;
+ *  ch24 set
+ */
+#define SOC_ETM_CH_SET24    (BIT(24))
+#define SOC_ETM_CH_SET24_M  (SOC_ETM_CH_SET24_V << SOC_ETM_CH_SET24_S)
+#define SOC_ETM_CH_SET24_V  0x00000001U
+#define SOC_ETM_CH_SET24_S  24
+/** SOC_ETM_CH_SET25 : WT; bitpos: [25]; default: 0;
+ *  ch25 set
+ */
+#define SOC_ETM_CH_SET25    (BIT(25))
+#define SOC_ETM_CH_SET25_M  (SOC_ETM_CH_SET25_V << SOC_ETM_CH_SET25_S)
+#define SOC_ETM_CH_SET25_V  0x00000001U
+#define SOC_ETM_CH_SET25_S  25
+/** SOC_ETM_CH_SET26 : WT; bitpos: [26]; default: 0;
+ *  ch26 set
+ */
+#define SOC_ETM_CH_SET26    (BIT(26))
+#define SOC_ETM_CH_SET26_M  (SOC_ETM_CH_SET26_V << SOC_ETM_CH_SET26_S)
+#define SOC_ETM_CH_SET26_V  0x00000001U
+#define SOC_ETM_CH_SET26_S  26
+/** SOC_ETM_CH_SET27 : WT; bitpos: [27]; default: 0;
+ *  ch27 set
+ */
+#define SOC_ETM_CH_SET27    (BIT(27))
+#define SOC_ETM_CH_SET27_M  (SOC_ETM_CH_SET27_V << SOC_ETM_CH_SET27_S)
+#define SOC_ETM_CH_SET27_V  0x00000001U
+#define SOC_ETM_CH_SET27_S  27
+/** SOC_ETM_CH_SET28 : WT; bitpos: [28]; default: 0;
+ *  ch28 set
+ */
+#define SOC_ETM_CH_SET28    (BIT(28))
+#define SOC_ETM_CH_SET28_M  (SOC_ETM_CH_SET28_V << SOC_ETM_CH_SET28_S)
+#define SOC_ETM_CH_SET28_V  0x00000001U
+#define SOC_ETM_CH_SET28_S  28
+/** SOC_ETM_CH_SET29 : WT; bitpos: [29]; default: 0;
+ *  ch29 set
+ */
+#define SOC_ETM_CH_SET29    (BIT(29))
+#define SOC_ETM_CH_SET29_M  (SOC_ETM_CH_SET29_V << SOC_ETM_CH_SET29_S)
+#define SOC_ETM_CH_SET29_V  0x00000001U
+#define SOC_ETM_CH_SET29_S  29
+/** SOC_ETM_CH_SET30 : WT; bitpos: [30]; default: 0;
+ *  ch30 set
+ */
+#define SOC_ETM_CH_SET30    (BIT(30))
+#define SOC_ETM_CH_SET30_M  (SOC_ETM_CH_SET30_V << SOC_ETM_CH_SET30_S)
+#define SOC_ETM_CH_SET30_V  0x00000001U
+#define SOC_ETM_CH_SET30_S  30
+/** SOC_ETM_CH_SET31 : WT; bitpos: [31]; default: 0;
+ *  ch31 set
+ */
+#define SOC_ETM_CH_SET31    (BIT(31))
+#define SOC_ETM_CH_SET31_M  (SOC_ETM_CH_SET31_V << SOC_ETM_CH_SET31_S)
+#define SOC_ETM_CH_SET31_V  0x00000001U
+#define SOC_ETM_CH_SET31_S  31
+
+/** SOC_ETM_CH_ENA_AD0_CLR_REG register
+ *  channel enable clear register
+ */
+#define SOC_ETM_CH_ENA_AD0_CLR_REG (DR_REG_SOC_ETM_BASE + 0x8)
+/** SOC_ETM_CH_CLR0 : WT; bitpos: [0]; default: 0;
+ *  ch0 clear
+ */
+#define SOC_ETM_CH_CLR0    (BIT(0))
+#define SOC_ETM_CH_CLR0_M  (SOC_ETM_CH_CLR0_V << SOC_ETM_CH_CLR0_S)
+#define SOC_ETM_CH_CLR0_V  0x00000001U
+#define SOC_ETM_CH_CLR0_S  0
+/** SOC_ETM_CH_CLR1 : WT; bitpos: [1]; default: 0;
+ *  ch1 clear
+ */
+#define SOC_ETM_CH_CLR1    (BIT(1))
+#define SOC_ETM_CH_CLR1_M  (SOC_ETM_CH_CLR1_V << SOC_ETM_CH_CLR1_S)
+#define SOC_ETM_CH_CLR1_V  0x00000001U
+#define SOC_ETM_CH_CLR1_S  1
+/** SOC_ETM_CH_CLR2 : WT; bitpos: [2]; default: 0;
+ *  ch2 clear
+ */
+#define SOC_ETM_CH_CLR2    (BIT(2))
+#define SOC_ETM_CH_CLR2_M  (SOC_ETM_CH_CLR2_V << SOC_ETM_CH_CLR2_S)
+#define SOC_ETM_CH_CLR2_V  0x00000001U
+#define SOC_ETM_CH_CLR2_S  2
+/** SOC_ETM_CH_CLR3 : WT; bitpos: [3]; default: 0;
+ *  ch3 clear
+ */
+#define SOC_ETM_CH_CLR3    (BIT(3))
+#define SOC_ETM_CH_CLR3_M  (SOC_ETM_CH_CLR3_V << SOC_ETM_CH_CLR3_S)
+#define SOC_ETM_CH_CLR3_V  0x00000001U
+#define SOC_ETM_CH_CLR3_S  3
+/** SOC_ETM_CH_CLR4 : WT; bitpos: [4]; default: 0;
+ *  ch4 clear
+ */
+#define SOC_ETM_CH_CLR4    (BIT(4))
+#define SOC_ETM_CH_CLR4_M  (SOC_ETM_CH_CLR4_V << SOC_ETM_CH_CLR4_S)
+#define SOC_ETM_CH_CLR4_V  0x00000001U
+#define SOC_ETM_CH_CLR4_S  4
+/** SOC_ETM_CH_CLR5 : WT; bitpos: [5]; default: 0;
+ *  ch5 clear
+ */
+#define SOC_ETM_CH_CLR5    (BIT(5))
+#define SOC_ETM_CH_CLR5_M  (SOC_ETM_CH_CLR5_V << SOC_ETM_CH_CLR5_S)
+#define SOC_ETM_CH_CLR5_V  0x00000001U
+#define SOC_ETM_CH_CLR5_S  5
+/** SOC_ETM_CH_CLR6 : WT; bitpos: [6]; default: 0;
+ *  ch6 clear
+ */
+#define SOC_ETM_CH_CLR6    (BIT(6))
+#define SOC_ETM_CH_CLR6_M  (SOC_ETM_CH_CLR6_V << SOC_ETM_CH_CLR6_S)
+#define SOC_ETM_CH_CLR6_V  0x00000001U
+#define SOC_ETM_CH_CLR6_S  6
+/** SOC_ETM_CH_CLR7 : WT; bitpos: [7]; default: 0;
+ *  ch7 clear
+ */
+#define SOC_ETM_CH_CLR7    (BIT(7))
+#define SOC_ETM_CH_CLR7_M  (SOC_ETM_CH_CLR7_V << SOC_ETM_CH_CLR7_S)
+#define SOC_ETM_CH_CLR7_V  0x00000001U
+#define SOC_ETM_CH_CLR7_S  7
+/** SOC_ETM_CH_CLR8 : WT; bitpos: [8]; default: 0;
+ *  ch8 clear
+ */
+#define SOC_ETM_CH_CLR8    (BIT(8))
+#define SOC_ETM_CH_CLR8_M  (SOC_ETM_CH_CLR8_V << SOC_ETM_CH_CLR8_S)
+#define SOC_ETM_CH_CLR8_V  0x00000001U
+#define SOC_ETM_CH_CLR8_S  8
+/** SOC_ETM_CH_CLR9 : WT; bitpos: [9]; default: 0;
+ *  ch9 clear
+ */
+#define SOC_ETM_CH_CLR9    (BIT(9))
+#define SOC_ETM_CH_CLR9_M  (SOC_ETM_CH_CLR9_V << SOC_ETM_CH_CLR9_S)
+#define SOC_ETM_CH_CLR9_V  0x00000001U
+#define SOC_ETM_CH_CLR9_S  9
+/** SOC_ETM_CH_CLR10 : WT; bitpos: [10]; default: 0;
+ *  ch10 clear
+ */
+#define SOC_ETM_CH_CLR10    (BIT(10))
+#define SOC_ETM_CH_CLR10_M  (SOC_ETM_CH_CLR10_V << SOC_ETM_CH_CLR10_S)
+#define SOC_ETM_CH_CLR10_V  0x00000001U
+#define SOC_ETM_CH_CLR10_S  10
+/** SOC_ETM_CH_CLR11 : WT; bitpos: [11]; default: 0;
+ *  ch11 clear
+ */
+#define SOC_ETM_CH_CLR11    (BIT(11))
+#define SOC_ETM_CH_CLR11_M  (SOC_ETM_CH_CLR11_V << SOC_ETM_CH_CLR11_S)
+#define SOC_ETM_CH_CLR11_V  0x00000001U
+#define SOC_ETM_CH_CLR11_S  11
+/** SOC_ETM_CH_CLR12 : WT; bitpos: [12]; default: 0;
+ *  ch12 clear
+ */
+#define SOC_ETM_CH_CLR12    (BIT(12))
+#define SOC_ETM_CH_CLR12_M  (SOC_ETM_CH_CLR12_V << SOC_ETM_CH_CLR12_S)
+#define SOC_ETM_CH_CLR12_V  0x00000001U
+#define SOC_ETM_CH_CLR12_S  12
+/** SOC_ETM_CH_CLR13 : WT; bitpos: [13]; default: 0;
+ *  ch13 clear
+ */
+#define SOC_ETM_CH_CLR13    (BIT(13))
+#define SOC_ETM_CH_CLR13_M  (SOC_ETM_CH_CLR13_V << SOC_ETM_CH_CLR13_S)
+#define SOC_ETM_CH_CLR13_V  0x00000001U
+#define SOC_ETM_CH_CLR13_S  13
+/** SOC_ETM_CH_CLR14 : WT; bitpos: [14]; default: 0;
+ *  ch14 clear
+ */
+#define SOC_ETM_CH_CLR14    (BIT(14))
+#define SOC_ETM_CH_CLR14_M  (SOC_ETM_CH_CLR14_V << SOC_ETM_CH_CLR14_S)
+#define SOC_ETM_CH_CLR14_V  0x00000001U
+#define SOC_ETM_CH_CLR14_S  14
+/** SOC_ETM_CH_CLR15 : WT; bitpos: [15]; default: 0;
+ *  ch15 clear
+ */
+#define SOC_ETM_CH_CLR15    (BIT(15))
+#define SOC_ETM_CH_CLR15_M  (SOC_ETM_CH_CLR15_V << SOC_ETM_CH_CLR15_S)
+#define SOC_ETM_CH_CLR15_V  0x00000001U
+#define SOC_ETM_CH_CLR15_S  15
+/** SOC_ETM_CH_CLR16 : WT; bitpos: [16]; default: 0;
+ *  ch16 clear
+ */
+#define SOC_ETM_CH_CLR16    (BIT(16))
+#define SOC_ETM_CH_CLR16_M  (SOC_ETM_CH_CLR16_V << SOC_ETM_CH_CLR16_S)
+#define SOC_ETM_CH_CLR16_V  0x00000001U
+#define SOC_ETM_CH_CLR16_S  16
+/** SOC_ETM_CH_CLR17 : WT; bitpos: [17]; default: 0;
+ *  ch17 clear
+ */
+#define SOC_ETM_CH_CLR17    (BIT(17))
+#define SOC_ETM_CH_CLR17_M  (SOC_ETM_CH_CLR17_V << SOC_ETM_CH_CLR17_S)
+#define SOC_ETM_CH_CLR17_V  0x00000001U
+#define SOC_ETM_CH_CLR17_S  17
+/** SOC_ETM_CH_CLR18 : WT; bitpos: [18]; default: 0;
+ *  ch18 clear
+ */
+#define SOC_ETM_CH_CLR18    (BIT(18))
+#define SOC_ETM_CH_CLR18_M  (SOC_ETM_CH_CLR18_V << SOC_ETM_CH_CLR18_S)
+#define SOC_ETM_CH_CLR18_V  0x00000001U
+#define SOC_ETM_CH_CLR18_S  18
+/** SOC_ETM_CH_CLR19 : WT; bitpos: [19]; default: 0;
+ *  ch19 clear
+ */
+#define SOC_ETM_CH_CLR19    (BIT(19))
+#define SOC_ETM_CH_CLR19_M  (SOC_ETM_CH_CLR19_V << SOC_ETM_CH_CLR19_S)
+#define SOC_ETM_CH_CLR19_V  0x00000001U
+#define SOC_ETM_CH_CLR19_S  19
+/** SOC_ETM_CH_CLR20 : WT; bitpos: [20]; default: 0;
+ *  ch20 clear
+ */
+#define SOC_ETM_CH_CLR20    (BIT(20))
+#define SOC_ETM_CH_CLR20_M  (SOC_ETM_CH_CLR20_V << SOC_ETM_CH_CLR20_S)
+#define SOC_ETM_CH_CLR20_V  0x00000001U
+#define SOC_ETM_CH_CLR20_S  20
+/** SOC_ETM_CH_CLR21 : WT; bitpos: [21]; default: 0;
+ *  ch21 clear
+ */
+#define SOC_ETM_CH_CLR21    (BIT(21))
+#define SOC_ETM_CH_CLR21_M  (SOC_ETM_CH_CLR21_V << SOC_ETM_CH_CLR21_S)
+#define SOC_ETM_CH_CLR21_V  0x00000001U
+#define SOC_ETM_CH_CLR21_S  21
+/** SOC_ETM_CH_CLR22 : WT; bitpos: [22]; default: 0;
+ *  ch22 clear
+ */
+#define SOC_ETM_CH_CLR22    (BIT(22))
+#define SOC_ETM_CH_CLR22_M  (SOC_ETM_CH_CLR22_V << SOC_ETM_CH_CLR22_S)
+#define SOC_ETM_CH_CLR22_V  0x00000001U
+#define SOC_ETM_CH_CLR22_S  22
+/** SOC_ETM_CH_CLR23 : WT; bitpos: [23]; default: 0;
+ *  ch23 clear
+ */
+#define SOC_ETM_CH_CLR23    (BIT(23))
+#define SOC_ETM_CH_CLR23_M  (SOC_ETM_CH_CLR23_V << SOC_ETM_CH_CLR23_S)
+#define SOC_ETM_CH_CLR23_V  0x00000001U
+#define SOC_ETM_CH_CLR23_S  23
+/** SOC_ETM_CH_CLR24 : WT; bitpos: [24]; default: 0;
+ *  ch24 clear
+ */
+#define SOC_ETM_CH_CLR24    (BIT(24))
+#define SOC_ETM_CH_CLR24_M  (SOC_ETM_CH_CLR24_V << SOC_ETM_CH_CLR24_S)
+#define SOC_ETM_CH_CLR24_V  0x00000001U
+#define SOC_ETM_CH_CLR24_S  24
+/** SOC_ETM_CH_CLR25 : WT; bitpos: [25]; default: 0;
+ *  ch25 clear
+ */
+#define SOC_ETM_CH_CLR25    (BIT(25))
+#define SOC_ETM_CH_CLR25_M  (SOC_ETM_CH_CLR25_V << SOC_ETM_CH_CLR25_S)
+#define SOC_ETM_CH_CLR25_V  0x00000001U
+#define SOC_ETM_CH_CLR25_S  25
+/** SOC_ETM_CH_CLR26 : WT; bitpos: [26]; default: 0;
+ *  ch26 clear
+ */
+#define SOC_ETM_CH_CLR26    (BIT(26))
+#define SOC_ETM_CH_CLR26_M  (SOC_ETM_CH_CLR26_V << SOC_ETM_CH_CLR26_S)
+#define SOC_ETM_CH_CLR26_V  0x00000001U
+#define SOC_ETM_CH_CLR26_S  26
+/** SOC_ETM_CH_CLR27 : WT; bitpos: [27]; default: 0;
+ *  ch27 clear
+ */
+#define SOC_ETM_CH_CLR27    (BIT(27))
+#define SOC_ETM_CH_CLR27_M  (SOC_ETM_CH_CLR27_V << SOC_ETM_CH_CLR27_S)
+#define SOC_ETM_CH_CLR27_V  0x00000001U
+#define SOC_ETM_CH_CLR27_S  27
+/** SOC_ETM_CH_CLR28 : WT; bitpos: [28]; default: 0;
+ *  ch28 clear
+ */
+#define SOC_ETM_CH_CLR28    (BIT(28))
+#define SOC_ETM_CH_CLR28_M  (SOC_ETM_CH_CLR28_V << SOC_ETM_CH_CLR28_S)
+#define SOC_ETM_CH_CLR28_V  0x00000001U
+#define SOC_ETM_CH_CLR28_S  28
+/** SOC_ETM_CH_CLR29 : WT; bitpos: [29]; default: 0;
+ *  ch29 clear
+ */
+#define SOC_ETM_CH_CLR29    (BIT(29))
+#define SOC_ETM_CH_CLR29_M  (SOC_ETM_CH_CLR29_V << SOC_ETM_CH_CLR29_S)
+#define SOC_ETM_CH_CLR29_V  0x00000001U
+#define SOC_ETM_CH_CLR29_S  29
+/** SOC_ETM_CH_CLR30 : WT; bitpos: [30]; default: 0;
+ *  ch30 clear
+ */
+#define SOC_ETM_CH_CLR30    (BIT(30))
+#define SOC_ETM_CH_CLR30_M  (SOC_ETM_CH_CLR30_V << SOC_ETM_CH_CLR30_S)
+#define SOC_ETM_CH_CLR30_V  0x00000001U
+#define SOC_ETM_CH_CLR30_S  30
+/** SOC_ETM_CH_CLR31 : WT; bitpos: [31]; default: 0;
+ *  ch31 clear
+ */
+#define SOC_ETM_CH_CLR31    (BIT(31))
+#define SOC_ETM_CH_CLR31_M  (SOC_ETM_CH_CLR31_V << SOC_ETM_CH_CLR31_S)
+#define SOC_ETM_CH_CLR31_V  0x00000001U
+#define SOC_ETM_CH_CLR31_S  31
+
+/** SOC_ETM_CH_ENA_AD1_REG register
+ *  channel enable register
+ */
+#define SOC_ETM_CH_ENA_AD1_REG (DR_REG_SOC_ETM_BASE + 0xc)
+/** SOC_ETM_CH_ENA32 : R/WTC/WTS; bitpos: [0]; default: 0;
+ *  ch32 enable
+ */
+#define SOC_ETM_CH_ENA32    (BIT(0))
+#define SOC_ETM_CH_ENA32_M  (SOC_ETM_CH_ENA32_V << SOC_ETM_CH_ENA32_S)
+#define SOC_ETM_CH_ENA32_V  0x00000001U
+#define SOC_ETM_CH_ENA32_S  0
+/** SOC_ETM_CH_ENA33 : R/WTC/WTS; bitpos: [1]; default: 0;
+ *  ch33 enable
+ */
+#define SOC_ETM_CH_ENA33    (BIT(1))
+#define SOC_ETM_CH_ENA33_M  (SOC_ETM_CH_ENA33_V << SOC_ETM_CH_ENA33_S)
+#define SOC_ETM_CH_ENA33_V  0x00000001U
+#define SOC_ETM_CH_ENA33_S  1
+/** SOC_ETM_CH_ENA34 : R/WTC/WTS; bitpos: [2]; default: 0;
+ *  ch34 enable
+ */
+#define SOC_ETM_CH_ENA34    (BIT(2))
+#define SOC_ETM_CH_ENA34_M  (SOC_ETM_CH_ENA34_V << SOC_ETM_CH_ENA34_S)
+#define SOC_ETM_CH_ENA34_V  0x00000001U
+#define SOC_ETM_CH_ENA34_S  2
+/** SOC_ETM_CH_ENA35 : R/WTC/WTS; bitpos: [3]; default: 0;
+ *  ch35 enable
+ */
+#define SOC_ETM_CH_ENA35    (BIT(3))
+#define SOC_ETM_CH_ENA35_M  (SOC_ETM_CH_ENA35_V << SOC_ETM_CH_ENA35_S)
+#define SOC_ETM_CH_ENA35_V  0x00000001U
+#define SOC_ETM_CH_ENA35_S  3
+/** SOC_ETM_CH_ENA36 : R/WTC/WTS; bitpos: [4]; default: 0;
+ *  ch36 enable
+ */
+#define SOC_ETM_CH_ENA36    (BIT(4))
+#define SOC_ETM_CH_ENA36_M  (SOC_ETM_CH_ENA36_V << SOC_ETM_CH_ENA36_S)
+#define SOC_ETM_CH_ENA36_V  0x00000001U
+#define SOC_ETM_CH_ENA36_S  4
+/** SOC_ETM_CH_ENA37 : R/WTC/WTS; bitpos: [5]; default: 0;
+ *  ch37 enable
+ */
+#define SOC_ETM_CH_ENA37    (BIT(5))
+#define SOC_ETM_CH_ENA37_M  (SOC_ETM_CH_ENA37_V << SOC_ETM_CH_ENA37_S)
+#define SOC_ETM_CH_ENA37_V  0x00000001U
+#define SOC_ETM_CH_ENA37_S  5
+/** SOC_ETM_CH_ENA38 : R/WTC/WTS; bitpos: [6]; default: 0;
+ *  ch38 enable
+ */
+#define SOC_ETM_CH_ENA38    (BIT(6))
+#define SOC_ETM_CH_ENA38_M  (SOC_ETM_CH_ENA38_V << SOC_ETM_CH_ENA38_S)
+#define SOC_ETM_CH_ENA38_V  0x00000001U
+#define SOC_ETM_CH_ENA38_S  6
+/** SOC_ETM_CH_ENA39 : R/WTC/WTS; bitpos: [7]; default: 0;
+ *  ch39 enable
+ */
+#define SOC_ETM_CH_ENA39    (BIT(7))
+#define SOC_ETM_CH_ENA39_M  (SOC_ETM_CH_ENA39_V << SOC_ETM_CH_ENA39_S)
+#define SOC_ETM_CH_ENA39_V  0x00000001U
+#define SOC_ETM_CH_ENA39_S  7
+/** SOC_ETM_CH_ENA40 : R/WTC/WTS; bitpos: [8]; default: 0;
+ *  ch40 enable
+ */
+#define SOC_ETM_CH_ENA40    (BIT(8))
+#define SOC_ETM_CH_ENA40_M  (SOC_ETM_CH_ENA40_V << SOC_ETM_CH_ENA40_S)
+#define SOC_ETM_CH_ENA40_V  0x00000001U
+#define SOC_ETM_CH_ENA40_S  8
+/** SOC_ETM_CH_ENA41 : R/WTC/WTS; bitpos: [9]; default: 0;
+ *  ch41 enable
+ */
+#define SOC_ETM_CH_ENA41    (BIT(9))
+#define SOC_ETM_CH_ENA41_M  (SOC_ETM_CH_ENA41_V << SOC_ETM_CH_ENA41_S)
+#define SOC_ETM_CH_ENA41_V  0x00000001U
+#define SOC_ETM_CH_ENA41_S  9
+/** SOC_ETM_CH_ENA42 : R/WTC/WTS; bitpos: [10]; default: 0;
+ *  ch42 enable
+ */
+#define SOC_ETM_CH_ENA42    (BIT(10))
+#define SOC_ETM_CH_ENA42_M  (SOC_ETM_CH_ENA42_V << SOC_ETM_CH_ENA42_S)
+#define SOC_ETM_CH_ENA42_V  0x00000001U
+#define SOC_ETM_CH_ENA42_S  10
+/** SOC_ETM_CH_ENA43 : R/WTC/WTS; bitpos: [11]; default: 0;
+ *  ch43 enable
+ */
+#define SOC_ETM_CH_ENA43    (BIT(11))
+#define SOC_ETM_CH_ENA43_M  (SOC_ETM_CH_ENA43_V << SOC_ETM_CH_ENA43_S)
+#define SOC_ETM_CH_ENA43_V  0x00000001U
+#define SOC_ETM_CH_ENA43_S  11
+/** SOC_ETM_CH_ENA44 : R/WTC/WTS; bitpos: [12]; default: 0;
+ *  ch44 enable
+ */
+#define SOC_ETM_CH_ENA44    (BIT(12))
+#define SOC_ETM_CH_ENA44_M  (SOC_ETM_CH_ENA44_V << SOC_ETM_CH_ENA44_S)
+#define SOC_ETM_CH_ENA44_V  0x00000001U
+#define SOC_ETM_CH_ENA44_S  12
+/** SOC_ETM_CH_ENA45 : R/WTC/WTS; bitpos: [13]; default: 0;
+ *  ch45 enable
+ */
+#define SOC_ETM_CH_ENA45    (BIT(13))
+#define SOC_ETM_CH_ENA45_M  (SOC_ETM_CH_ENA45_V << SOC_ETM_CH_ENA45_S)
+#define SOC_ETM_CH_ENA45_V  0x00000001U
+#define SOC_ETM_CH_ENA45_S  13
+/** SOC_ETM_CH_ENA46 : R/WTC/WTS; bitpos: [14]; default: 0;
+ *  ch46 enable
+ */
+#define SOC_ETM_CH_ENA46    (BIT(14))
+#define SOC_ETM_CH_ENA46_M  (SOC_ETM_CH_ENA46_V << SOC_ETM_CH_ENA46_S)
+#define SOC_ETM_CH_ENA46_V  0x00000001U
+#define SOC_ETM_CH_ENA46_S  14
+/** SOC_ETM_CH_ENA47 : R/WTC/WTS; bitpos: [15]; default: 0;
+ *  ch47 enable
+ */
+#define SOC_ETM_CH_ENA47    (BIT(15))
+#define SOC_ETM_CH_ENA47_M  (SOC_ETM_CH_ENA47_V << SOC_ETM_CH_ENA47_S)
+#define SOC_ETM_CH_ENA47_V  0x00000001U
+#define SOC_ETM_CH_ENA47_S  15
+/** SOC_ETM_CH_ENA48 : R/WTC/WTS; bitpos: [16]; default: 0;
+ *  ch48 enable
+ */
+#define SOC_ETM_CH_ENA48    (BIT(16))
+#define SOC_ETM_CH_ENA48_M  (SOC_ETM_CH_ENA48_V << SOC_ETM_CH_ENA48_S)
+#define SOC_ETM_CH_ENA48_V  0x00000001U
+#define SOC_ETM_CH_ENA48_S  16
+/** SOC_ETM_CH_ENA49 : R/WTC/WTS; bitpos: [17]; default: 0;
+ *  ch49 enable
+ */
+#define SOC_ETM_CH_ENA49    (BIT(17))
+#define SOC_ETM_CH_ENA49_M  (SOC_ETM_CH_ENA49_V << SOC_ETM_CH_ENA49_S)
+#define SOC_ETM_CH_ENA49_V  0x00000001U
+#define SOC_ETM_CH_ENA49_S  17
+
+/** SOC_ETM_CH_ENA_AD1_SET_REG register
+ *  channel enable set register
+ */
+#define SOC_ETM_CH_ENA_AD1_SET_REG (DR_REG_SOC_ETM_BASE + 0x10)
+/** SOC_ETM_CH_SET32 : WT; bitpos: [0]; default: 0;
+ *  ch32 set
+ */
+#define SOC_ETM_CH_SET32    (BIT(0))
+#define SOC_ETM_CH_SET32_M  (SOC_ETM_CH_SET32_V << SOC_ETM_CH_SET32_S)
+#define SOC_ETM_CH_SET32_V  0x00000001U
+#define SOC_ETM_CH_SET32_S  0
+/** SOC_ETM_CH_SET33 : WT; bitpos: [1]; default: 0;
+ *  ch33 set
+ */
+#define SOC_ETM_CH_SET33    (BIT(1))
+#define SOC_ETM_CH_SET33_M  (SOC_ETM_CH_SET33_V << SOC_ETM_CH_SET33_S)
+#define SOC_ETM_CH_SET33_V  0x00000001U
+#define SOC_ETM_CH_SET33_S  1
+/** SOC_ETM_CH_SET34 : WT; bitpos: [2]; default: 0;
+ *  ch34 set
+ */
+#define SOC_ETM_CH_SET34    (BIT(2))
+#define SOC_ETM_CH_SET34_M  (SOC_ETM_CH_SET34_V << SOC_ETM_CH_SET34_S)
+#define SOC_ETM_CH_SET34_V  0x00000001U
+#define SOC_ETM_CH_SET34_S  2
+/** SOC_ETM_CH_SET35 : WT; bitpos: [3]; default: 0;
+ *  ch35 set
+ */
+#define SOC_ETM_CH_SET35    (BIT(3))
+#define SOC_ETM_CH_SET35_M  (SOC_ETM_CH_SET35_V << SOC_ETM_CH_SET35_S)
+#define SOC_ETM_CH_SET35_V  0x00000001U
+#define SOC_ETM_CH_SET35_S  3
+/** SOC_ETM_CH_SET36 : WT; bitpos: [4]; default: 0;
+ *  ch36 set
+ */
+#define SOC_ETM_CH_SET36    (BIT(4))
+#define SOC_ETM_CH_SET36_M  (SOC_ETM_CH_SET36_V << SOC_ETM_CH_SET36_S)
+#define SOC_ETM_CH_SET36_V  0x00000001U
+#define SOC_ETM_CH_SET36_S  4
+/** SOC_ETM_CH_SET37 : WT; bitpos: [5]; default: 0;
+ *  ch37 set
+ */
+#define SOC_ETM_CH_SET37    (BIT(5))
+#define SOC_ETM_CH_SET37_M  (SOC_ETM_CH_SET37_V << SOC_ETM_CH_SET37_S)
+#define SOC_ETM_CH_SET37_V  0x00000001U
+#define SOC_ETM_CH_SET37_S  5
+/** SOC_ETM_CH_SET38 : WT; bitpos: [6]; default: 0;
+ *  ch38 set
+ */
+#define SOC_ETM_CH_SET38    (BIT(6))
+#define SOC_ETM_CH_SET38_M  (SOC_ETM_CH_SET38_V << SOC_ETM_CH_SET38_S)
+#define SOC_ETM_CH_SET38_V  0x00000001U
+#define SOC_ETM_CH_SET38_S  6
+/** SOC_ETM_CH_SET39 : WT; bitpos: [7]; default: 0;
+ *  ch39 set
+ */
+#define SOC_ETM_CH_SET39    (BIT(7))
+#define SOC_ETM_CH_SET39_M  (SOC_ETM_CH_SET39_V << SOC_ETM_CH_SET39_S)
+#define SOC_ETM_CH_SET39_V  0x00000001U
+#define SOC_ETM_CH_SET39_S  7
+/** SOC_ETM_CH_SET40 : WT; bitpos: [8]; default: 0;
+ *  ch40 set
+ */
+#define SOC_ETM_CH_SET40    (BIT(8))
+#define SOC_ETM_CH_SET40_M  (SOC_ETM_CH_SET40_V << SOC_ETM_CH_SET40_S)
+#define SOC_ETM_CH_SET40_V  0x00000001U
+#define SOC_ETM_CH_SET40_S  8
+/** SOC_ETM_CH_SET41 : WT; bitpos: [9]; default: 0;
+ *  ch41 set
+ */
+#define SOC_ETM_CH_SET41    (BIT(9))
+#define SOC_ETM_CH_SET41_M  (SOC_ETM_CH_SET41_V << SOC_ETM_CH_SET41_S)
+#define SOC_ETM_CH_SET41_V  0x00000001U
+#define SOC_ETM_CH_SET41_S  9
+/** SOC_ETM_CH_SET42 : WT; bitpos: [10]; default: 0;
+ *  ch42 set
+ */
+#define SOC_ETM_CH_SET42    (BIT(10))
+#define SOC_ETM_CH_SET42_M  (SOC_ETM_CH_SET42_V << SOC_ETM_CH_SET42_S)
+#define SOC_ETM_CH_SET42_V  0x00000001U
+#define SOC_ETM_CH_SET42_S  10
+/** SOC_ETM_CH_SET43 : WT; bitpos: [11]; default: 0;
+ *  ch43 set
+ */
+#define SOC_ETM_CH_SET43    (BIT(11))
+#define SOC_ETM_CH_SET43_M  (SOC_ETM_CH_SET43_V << SOC_ETM_CH_SET43_S)
+#define SOC_ETM_CH_SET43_V  0x00000001U
+#define SOC_ETM_CH_SET43_S  11
+/** SOC_ETM_CH_SET44 : WT; bitpos: [12]; default: 0;
+ *  ch44 set
+ */
+#define SOC_ETM_CH_SET44    (BIT(12))
+#define SOC_ETM_CH_SET44_M  (SOC_ETM_CH_SET44_V << SOC_ETM_CH_SET44_S)
+#define SOC_ETM_CH_SET44_V  0x00000001U
+#define SOC_ETM_CH_SET44_S  12
+/** SOC_ETM_CH_SET45 : WT; bitpos: [13]; default: 0;
+ *  ch45 set
+ */
+#define SOC_ETM_CH_SET45    (BIT(13))
+#define SOC_ETM_CH_SET45_M  (SOC_ETM_CH_SET45_V << SOC_ETM_CH_SET45_S)
+#define SOC_ETM_CH_SET45_V  0x00000001U
+#define SOC_ETM_CH_SET45_S  13
+/** SOC_ETM_CH_SET46 : WT; bitpos: [14]; default: 0;
+ *  ch46 set
+ */
+#define SOC_ETM_CH_SET46    (BIT(14))
+#define SOC_ETM_CH_SET46_M  (SOC_ETM_CH_SET46_V << SOC_ETM_CH_SET46_S)
+#define SOC_ETM_CH_SET46_V  0x00000001U
+#define SOC_ETM_CH_SET46_S  14
+/** SOC_ETM_CH_SET47 : WT; bitpos: [15]; default: 0;
+ *  ch47 set
+ */
+#define SOC_ETM_CH_SET47    (BIT(15))
+#define SOC_ETM_CH_SET47_M  (SOC_ETM_CH_SET47_V << SOC_ETM_CH_SET47_S)
+#define SOC_ETM_CH_SET47_V  0x00000001U
+#define SOC_ETM_CH_SET47_S  15
+/** SOC_ETM_CH_SET48 : WT; bitpos: [16]; default: 0;
+ *  ch48 set
+ */
+#define SOC_ETM_CH_SET48    (BIT(16))
+#define SOC_ETM_CH_SET48_M  (SOC_ETM_CH_SET48_V << SOC_ETM_CH_SET48_S)
+#define SOC_ETM_CH_SET48_V  0x00000001U
+#define SOC_ETM_CH_SET48_S  16
+/** SOC_ETM_CH_SET49 : WT; bitpos: [17]; default: 0;
+ *  ch49 set
+ */
+#define SOC_ETM_CH_SET49    (BIT(17))
+#define SOC_ETM_CH_SET49_M  (SOC_ETM_CH_SET49_V << SOC_ETM_CH_SET49_S)
+#define SOC_ETM_CH_SET49_V  0x00000001U
+#define SOC_ETM_CH_SET49_S  17
+
+/** SOC_ETM_CH_ENA_AD1_CLR_REG register
+ *  channel enable clear register
+ */
+#define SOC_ETM_CH_ENA_AD1_CLR_REG (DR_REG_SOC_ETM_BASE + 0x14)
+/** SOC_ETM_CH_CLR32 : WT; bitpos: [0]; default: 0;
+ *  ch32 clear
+ */
+#define SOC_ETM_CH_CLR32    (BIT(0))
+#define SOC_ETM_CH_CLR32_M  (SOC_ETM_CH_CLR32_V << SOC_ETM_CH_CLR32_S)
+#define SOC_ETM_CH_CLR32_V  0x00000001U
+#define SOC_ETM_CH_CLR32_S  0
+/** SOC_ETM_CH_CLR33 : WT; bitpos: [1]; default: 0;
+ *  ch33 clear
+ */
+#define SOC_ETM_CH_CLR33    (BIT(1))
+#define SOC_ETM_CH_CLR33_M  (SOC_ETM_CH_CLR33_V << SOC_ETM_CH_CLR33_S)
+#define SOC_ETM_CH_CLR33_V  0x00000001U
+#define SOC_ETM_CH_CLR33_S  1
+/** SOC_ETM_CH_CLR34 : WT; bitpos: [2]; default: 0;
+ *  ch34 clear
+ */
+#define SOC_ETM_CH_CLR34    (BIT(2))
+#define SOC_ETM_CH_CLR34_M  (SOC_ETM_CH_CLR34_V << SOC_ETM_CH_CLR34_S)
+#define SOC_ETM_CH_CLR34_V  0x00000001U
+#define SOC_ETM_CH_CLR34_S  2
+/** SOC_ETM_CH_CLR35 : WT; bitpos: [3]; default: 0;
+ *  ch35 clear
+ */
+#define SOC_ETM_CH_CLR35    (BIT(3))
+#define SOC_ETM_CH_CLR35_M  (SOC_ETM_CH_CLR35_V << SOC_ETM_CH_CLR35_S)
+#define SOC_ETM_CH_CLR35_V  0x00000001U
+#define SOC_ETM_CH_CLR35_S  3
+/** SOC_ETM_CH_CLR36 : WT; bitpos: [4]; default: 0;
+ *  ch36 clear
+ */
+#define SOC_ETM_CH_CLR36    (BIT(4))
+#define SOC_ETM_CH_CLR36_M  (SOC_ETM_CH_CLR36_V << SOC_ETM_CH_CLR36_S)
+#define SOC_ETM_CH_CLR36_V  0x00000001U
+#define SOC_ETM_CH_CLR36_S  4
+/** SOC_ETM_CH_CLR37 : WT; bitpos: [5]; default: 0;
+ *  ch37 clear
+ */
+#define SOC_ETM_CH_CLR37    (BIT(5))
+#define SOC_ETM_CH_CLR37_M  (SOC_ETM_CH_CLR37_V << SOC_ETM_CH_CLR37_S)
+#define SOC_ETM_CH_CLR37_V  0x00000001U
+#define SOC_ETM_CH_CLR37_S  5
+/** SOC_ETM_CH_CLR38 : WT; bitpos: [6]; default: 0;
+ *  ch38 clear
+ */
+#define SOC_ETM_CH_CLR38    (BIT(6))
+#define SOC_ETM_CH_CLR38_M  (SOC_ETM_CH_CLR38_V << SOC_ETM_CH_CLR38_S)
+#define SOC_ETM_CH_CLR38_V  0x00000001U
+#define SOC_ETM_CH_CLR38_S  6
+/** SOC_ETM_CH_CLR39 : WT; bitpos: [7]; default: 0;
+ *  ch39 clear
+ */
+#define SOC_ETM_CH_CLR39    (BIT(7))
+#define SOC_ETM_CH_CLR39_M  (SOC_ETM_CH_CLR39_V << SOC_ETM_CH_CLR39_S)
+#define SOC_ETM_CH_CLR39_V  0x00000001U
+#define SOC_ETM_CH_CLR39_S  7
+/** SOC_ETM_CH_CLR40 : WT; bitpos: [8]; default: 0;
+ *  ch40 clear
+ */
+#define SOC_ETM_CH_CLR40    (BIT(8))
+#define SOC_ETM_CH_CLR40_M  (SOC_ETM_CH_CLR40_V << SOC_ETM_CH_CLR40_S)
+#define SOC_ETM_CH_CLR40_V  0x00000001U
+#define SOC_ETM_CH_CLR40_S  8
+/** SOC_ETM_CH_CLR41 : WT; bitpos: [9]; default: 0;
+ *  ch41 clear
+ */
+#define SOC_ETM_CH_CLR41    (BIT(9))
+#define SOC_ETM_CH_CLR41_M  (SOC_ETM_CH_CLR41_V << SOC_ETM_CH_CLR41_S)
+#define SOC_ETM_CH_CLR41_V  0x00000001U
+#define SOC_ETM_CH_CLR41_S  9
+/** SOC_ETM_CH_CLR42 : WT; bitpos: [10]; default: 0;
+ *  ch42 clear
+ */
+#define SOC_ETM_CH_CLR42    (BIT(10))
+#define SOC_ETM_CH_CLR42_M  (SOC_ETM_CH_CLR42_V << SOC_ETM_CH_CLR42_S)
+#define SOC_ETM_CH_CLR42_V  0x00000001U
+#define SOC_ETM_CH_CLR42_S  10
+/** SOC_ETM_CH_CLR43 : WT; bitpos: [11]; default: 0;
+ *  ch43 clear
+ */
+#define SOC_ETM_CH_CLR43    (BIT(11))
+#define SOC_ETM_CH_CLR43_M  (SOC_ETM_CH_CLR43_V << SOC_ETM_CH_CLR43_S)
+#define SOC_ETM_CH_CLR43_V  0x00000001U
+#define SOC_ETM_CH_CLR43_S  11
+/** SOC_ETM_CH_CLR44 : WT; bitpos: [12]; default: 0;
+ *  ch44 clear
+ */
+#define SOC_ETM_CH_CLR44    (BIT(12))
+#define SOC_ETM_CH_CLR44_M  (SOC_ETM_CH_CLR44_V << SOC_ETM_CH_CLR44_S)
+#define SOC_ETM_CH_CLR44_V  0x00000001U
+#define SOC_ETM_CH_CLR44_S  12
+/** SOC_ETM_CH_CLR45 : WT; bitpos: [13]; default: 0;
+ *  ch45 clear
+ */
+#define SOC_ETM_CH_CLR45    (BIT(13))
+#define SOC_ETM_CH_CLR45_M  (SOC_ETM_CH_CLR45_V << SOC_ETM_CH_CLR45_S)
+#define SOC_ETM_CH_CLR45_V  0x00000001U
+#define SOC_ETM_CH_CLR45_S  13
+/** SOC_ETM_CH_CLR46 : WT; bitpos: [14]; default: 0;
+ *  ch46 clear
+ */
+#define SOC_ETM_CH_CLR46    (BIT(14))
+#define SOC_ETM_CH_CLR46_M  (SOC_ETM_CH_CLR46_V << SOC_ETM_CH_CLR46_S)
+#define SOC_ETM_CH_CLR46_V  0x00000001U
+#define SOC_ETM_CH_CLR46_S  14
+/** SOC_ETM_CH_CLR47 : WT; bitpos: [15]; default: 0;
+ *  ch47 clear
+ */
+#define SOC_ETM_CH_CLR47    (BIT(15))
+#define SOC_ETM_CH_CLR47_M  (SOC_ETM_CH_CLR47_V << SOC_ETM_CH_CLR47_S)
+#define SOC_ETM_CH_CLR47_V  0x00000001U
+#define SOC_ETM_CH_CLR47_S  15
+/** SOC_ETM_CH_CLR48 : WT; bitpos: [16]; default: 0;
+ *  ch48 clear
+ */
+#define SOC_ETM_CH_CLR48    (BIT(16))
+#define SOC_ETM_CH_CLR48_M  (SOC_ETM_CH_CLR48_V << SOC_ETM_CH_CLR48_S)
+#define SOC_ETM_CH_CLR48_V  0x00000001U
+#define SOC_ETM_CH_CLR48_S  16
+/** SOC_ETM_CH_CLR49 : WT; bitpos: [17]; default: 0;
+ *  ch49 clear
+ */
+#define SOC_ETM_CH_CLR49    (BIT(17))
+#define SOC_ETM_CH_CLR49_M  (SOC_ETM_CH_CLR49_V << SOC_ETM_CH_CLR49_S)
+#define SOC_ETM_CH_CLR49_V  0x00000001U
+#define SOC_ETM_CH_CLR49_S  17
+
+/** SOC_ETM_CH0_EVT_ID_REG register
+ *  channel0 event id register
+ */
+#define SOC_ETM_CH0_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x18)
+/** SOC_ETM_CH0_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch0_evt_id
+ */
+#define SOC_ETM_CH0_EVT_ID    0x000000FFU
+#define SOC_ETM_CH0_EVT_ID_M  (SOC_ETM_CH0_EVT_ID_V << SOC_ETM_CH0_EVT_ID_S)
+#define SOC_ETM_CH0_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH0_EVT_ID_S  0
+
+/** SOC_ETM_CH0_TASK_ID_REG register
+ *  channel0 task id register
+ */
+#define SOC_ETM_CH0_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x1c)
+/** SOC_ETM_CH0_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch0_task_id
+ */
+#define SOC_ETM_CH0_TASK_ID    0x000000FFU
+#define SOC_ETM_CH0_TASK_ID_M  (SOC_ETM_CH0_TASK_ID_V << SOC_ETM_CH0_TASK_ID_S)
+#define SOC_ETM_CH0_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH0_TASK_ID_S  0
+
+/** SOC_ETM_CH1_EVT_ID_REG register
+ *  channel1 event id register
+ */
+#define SOC_ETM_CH1_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x20)
+/** SOC_ETM_CH1_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch1_evt_id
+ */
+#define SOC_ETM_CH1_EVT_ID    0x000000FFU
+#define SOC_ETM_CH1_EVT_ID_M  (SOC_ETM_CH1_EVT_ID_V << SOC_ETM_CH1_EVT_ID_S)
+#define SOC_ETM_CH1_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH1_EVT_ID_S  0
+
+/** SOC_ETM_CH1_TASK_ID_REG register
+ *  channel1 task id register
+ */
+#define SOC_ETM_CH1_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x24)
+/** SOC_ETM_CH1_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch1_task_id
+ */
+#define SOC_ETM_CH1_TASK_ID    0x000000FFU
+#define SOC_ETM_CH1_TASK_ID_M  (SOC_ETM_CH1_TASK_ID_V << SOC_ETM_CH1_TASK_ID_S)
+#define SOC_ETM_CH1_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH1_TASK_ID_S  0
+
+/** SOC_ETM_CH2_EVT_ID_REG register
+ *  channel2 event id register
+ */
+#define SOC_ETM_CH2_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x28)
+/** SOC_ETM_CH2_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch2_evt_id
+ */
+#define SOC_ETM_CH2_EVT_ID    0x000000FFU
+#define SOC_ETM_CH2_EVT_ID_M  (SOC_ETM_CH2_EVT_ID_V << SOC_ETM_CH2_EVT_ID_S)
+#define SOC_ETM_CH2_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH2_EVT_ID_S  0
+
+/** SOC_ETM_CH2_TASK_ID_REG register
+ *  channel2 task id register
+ */
+#define SOC_ETM_CH2_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x2c)
+/** SOC_ETM_CH2_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch2_task_id
+ */
+#define SOC_ETM_CH2_TASK_ID    0x000000FFU
+#define SOC_ETM_CH2_TASK_ID_M  (SOC_ETM_CH2_TASK_ID_V << SOC_ETM_CH2_TASK_ID_S)
+#define SOC_ETM_CH2_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH2_TASK_ID_S  0
+
+/** SOC_ETM_CH3_EVT_ID_REG register
+ *  channel3 event id register
+ */
+#define SOC_ETM_CH3_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x30)
+/** SOC_ETM_CH3_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch3_evt_id
+ */
+#define SOC_ETM_CH3_EVT_ID    0x000000FFU
+#define SOC_ETM_CH3_EVT_ID_M  (SOC_ETM_CH3_EVT_ID_V << SOC_ETM_CH3_EVT_ID_S)
+#define SOC_ETM_CH3_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH3_EVT_ID_S  0
+
+/** SOC_ETM_CH3_TASK_ID_REG register
+ *  channel3 task id register
+ */
+#define SOC_ETM_CH3_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x34)
+/** SOC_ETM_CH3_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch3_task_id
+ */
+#define SOC_ETM_CH3_TASK_ID    0x000000FFU
+#define SOC_ETM_CH3_TASK_ID_M  (SOC_ETM_CH3_TASK_ID_V << SOC_ETM_CH3_TASK_ID_S)
+#define SOC_ETM_CH3_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH3_TASK_ID_S  0
+
+/** SOC_ETM_CH4_EVT_ID_REG register
+ *  channel4 event id register
+ */
+#define SOC_ETM_CH4_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x38)
+/** SOC_ETM_CH4_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch4_evt_id
+ */
+#define SOC_ETM_CH4_EVT_ID    0x000000FFU
+#define SOC_ETM_CH4_EVT_ID_M  (SOC_ETM_CH4_EVT_ID_V << SOC_ETM_CH4_EVT_ID_S)
+#define SOC_ETM_CH4_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH4_EVT_ID_S  0
+
+/** SOC_ETM_CH4_TASK_ID_REG register
+ *  channel4 task id register
+ */
+#define SOC_ETM_CH4_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x3c)
+/** SOC_ETM_CH4_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch4_task_id
+ */
+#define SOC_ETM_CH4_TASK_ID    0x000000FFU
+#define SOC_ETM_CH4_TASK_ID_M  (SOC_ETM_CH4_TASK_ID_V << SOC_ETM_CH4_TASK_ID_S)
+#define SOC_ETM_CH4_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH4_TASK_ID_S  0
+
+/** SOC_ETM_CH5_EVT_ID_REG register
+ *  channel5 event id register
+ */
+#define SOC_ETM_CH5_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x40)
+/** SOC_ETM_CH5_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch5_evt_id
+ */
+#define SOC_ETM_CH5_EVT_ID    0x000000FFU
+#define SOC_ETM_CH5_EVT_ID_M  (SOC_ETM_CH5_EVT_ID_V << SOC_ETM_CH5_EVT_ID_S)
+#define SOC_ETM_CH5_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH5_EVT_ID_S  0
+
+/** SOC_ETM_CH5_TASK_ID_REG register
+ *  channel5 task id register
+ */
+#define SOC_ETM_CH5_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x44)
+/** SOC_ETM_CH5_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch5_task_id
+ */
+#define SOC_ETM_CH5_TASK_ID    0x000000FFU
+#define SOC_ETM_CH5_TASK_ID_M  (SOC_ETM_CH5_TASK_ID_V << SOC_ETM_CH5_TASK_ID_S)
+#define SOC_ETM_CH5_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH5_TASK_ID_S  0
+
+/** SOC_ETM_CH6_EVT_ID_REG register
+ *  channel6 event id register
+ */
+#define SOC_ETM_CH6_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x48)
+/** SOC_ETM_CH6_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch6_evt_id
+ */
+#define SOC_ETM_CH6_EVT_ID    0x000000FFU
+#define SOC_ETM_CH6_EVT_ID_M  (SOC_ETM_CH6_EVT_ID_V << SOC_ETM_CH6_EVT_ID_S)
+#define SOC_ETM_CH6_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH6_EVT_ID_S  0
+
+/** SOC_ETM_CH6_TASK_ID_REG register
+ *  channel6 task id register
+ */
+#define SOC_ETM_CH6_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x4c)
+/** SOC_ETM_CH6_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch6_task_id
+ */
+#define SOC_ETM_CH6_TASK_ID    0x000000FFU
+#define SOC_ETM_CH6_TASK_ID_M  (SOC_ETM_CH6_TASK_ID_V << SOC_ETM_CH6_TASK_ID_S)
+#define SOC_ETM_CH6_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH6_TASK_ID_S  0
+
+/** SOC_ETM_CH7_EVT_ID_REG register
+ *  channel7 event id register
+ */
+#define SOC_ETM_CH7_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x50)
+/** SOC_ETM_CH7_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch7_evt_id
+ */
+#define SOC_ETM_CH7_EVT_ID    0x000000FFU
+#define SOC_ETM_CH7_EVT_ID_M  (SOC_ETM_CH7_EVT_ID_V << SOC_ETM_CH7_EVT_ID_S)
+#define SOC_ETM_CH7_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH7_EVT_ID_S  0
+
+/** SOC_ETM_CH7_TASK_ID_REG register
+ *  channel7 task id register
+ */
+#define SOC_ETM_CH7_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x54)
+/** SOC_ETM_CH7_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch7_task_id
+ */
+#define SOC_ETM_CH7_TASK_ID    0x000000FFU
+#define SOC_ETM_CH7_TASK_ID_M  (SOC_ETM_CH7_TASK_ID_V << SOC_ETM_CH7_TASK_ID_S)
+#define SOC_ETM_CH7_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH7_TASK_ID_S  0
+
+/** SOC_ETM_CH8_EVT_ID_REG register
+ *  channel8 event id register
+ */
+#define SOC_ETM_CH8_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x58)
+/** SOC_ETM_CH8_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch8_evt_id
+ */
+#define SOC_ETM_CH8_EVT_ID    0x000000FFU
+#define SOC_ETM_CH8_EVT_ID_M  (SOC_ETM_CH8_EVT_ID_V << SOC_ETM_CH8_EVT_ID_S)
+#define SOC_ETM_CH8_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH8_EVT_ID_S  0
+
+/** SOC_ETM_CH8_TASK_ID_REG register
+ *  channel8 task id register
+ */
+#define SOC_ETM_CH8_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x5c)
+/** SOC_ETM_CH8_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch8_task_id
+ */
+#define SOC_ETM_CH8_TASK_ID    0x000000FFU
+#define SOC_ETM_CH8_TASK_ID_M  (SOC_ETM_CH8_TASK_ID_V << SOC_ETM_CH8_TASK_ID_S)
+#define SOC_ETM_CH8_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH8_TASK_ID_S  0
+
+/** SOC_ETM_CH9_EVT_ID_REG register
+ *  channel9 event id register
+ */
+#define SOC_ETM_CH9_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x60)
+/** SOC_ETM_CH9_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch9_evt_id
+ */
+#define SOC_ETM_CH9_EVT_ID    0x000000FFU
+#define SOC_ETM_CH9_EVT_ID_M  (SOC_ETM_CH9_EVT_ID_V << SOC_ETM_CH9_EVT_ID_S)
+#define SOC_ETM_CH9_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH9_EVT_ID_S  0
+
+/** SOC_ETM_CH9_TASK_ID_REG register
+ *  channel9 task id register
+ */
+#define SOC_ETM_CH9_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x64)
+/** SOC_ETM_CH9_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch9_task_id
+ */
+#define SOC_ETM_CH9_TASK_ID    0x000000FFU
+#define SOC_ETM_CH9_TASK_ID_M  (SOC_ETM_CH9_TASK_ID_V << SOC_ETM_CH9_TASK_ID_S)
+#define SOC_ETM_CH9_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH9_TASK_ID_S  0
+
+/** SOC_ETM_CH10_EVT_ID_REG register
+ *  channel10 event id register
+ */
+#define SOC_ETM_CH10_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x68)
+/** SOC_ETM_CH10_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch10_evt_id
+ */
+#define SOC_ETM_CH10_EVT_ID    0x000000FFU
+#define SOC_ETM_CH10_EVT_ID_M  (SOC_ETM_CH10_EVT_ID_V << SOC_ETM_CH10_EVT_ID_S)
+#define SOC_ETM_CH10_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH10_EVT_ID_S  0
+
+/** SOC_ETM_CH10_TASK_ID_REG register
+ *  channel10 task id register
+ */
+#define SOC_ETM_CH10_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x6c)
+/** SOC_ETM_CH10_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch10_task_id
+ */
+#define SOC_ETM_CH10_TASK_ID    0x000000FFU
+#define SOC_ETM_CH10_TASK_ID_M  (SOC_ETM_CH10_TASK_ID_V << SOC_ETM_CH10_TASK_ID_S)
+#define SOC_ETM_CH10_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH10_TASK_ID_S  0
+
+/** SOC_ETM_CH11_EVT_ID_REG register
+ *  channel11 event id register
+ */
+#define SOC_ETM_CH11_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x70)
+/** SOC_ETM_CH11_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch11_evt_id
+ */
+#define SOC_ETM_CH11_EVT_ID    0x000000FFU
+#define SOC_ETM_CH11_EVT_ID_M  (SOC_ETM_CH11_EVT_ID_V << SOC_ETM_CH11_EVT_ID_S)
+#define SOC_ETM_CH11_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH11_EVT_ID_S  0
+
+/** SOC_ETM_CH11_TASK_ID_REG register
+ *  channel11 task id register
+ */
+#define SOC_ETM_CH11_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x74)
+/** SOC_ETM_CH11_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch11_task_id
+ */
+#define SOC_ETM_CH11_TASK_ID    0x000000FFU
+#define SOC_ETM_CH11_TASK_ID_M  (SOC_ETM_CH11_TASK_ID_V << SOC_ETM_CH11_TASK_ID_S)
+#define SOC_ETM_CH11_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH11_TASK_ID_S  0
+
+/** SOC_ETM_CH12_EVT_ID_REG register
+ *  channel12 event id register
+ */
+#define SOC_ETM_CH12_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x78)
+/** SOC_ETM_CH12_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch12_evt_id
+ */
+#define SOC_ETM_CH12_EVT_ID    0x000000FFU
+#define SOC_ETM_CH12_EVT_ID_M  (SOC_ETM_CH12_EVT_ID_V << SOC_ETM_CH12_EVT_ID_S)
+#define SOC_ETM_CH12_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH12_EVT_ID_S  0
+
+/** SOC_ETM_CH12_TASK_ID_REG register
+ *  channel12 task id register
+ */
+#define SOC_ETM_CH12_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x7c)
+/** SOC_ETM_CH12_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch12_task_id
+ */
+#define SOC_ETM_CH12_TASK_ID    0x000000FFU
+#define SOC_ETM_CH12_TASK_ID_M  (SOC_ETM_CH12_TASK_ID_V << SOC_ETM_CH12_TASK_ID_S)
+#define SOC_ETM_CH12_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH12_TASK_ID_S  0
+
+/** SOC_ETM_CH13_EVT_ID_REG register
+ *  channel13 event id register
+ */
+#define SOC_ETM_CH13_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x80)
+/** SOC_ETM_CH13_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch13_evt_id
+ */
+#define SOC_ETM_CH13_EVT_ID    0x000000FFU
+#define SOC_ETM_CH13_EVT_ID_M  (SOC_ETM_CH13_EVT_ID_V << SOC_ETM_CH13_EVT_ID_S)
+#define SOC_ETM_CH13_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH13_EVT_ID_S  0
+
+/** SOC_ETM_CH13_TASK_ID_REG register
+ *  channel13 task id register
+ */
+#define SOC_ETM_CH13_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x84)
+/** SOC_ETM_CH13_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch13_task_id
+ */
+#define SOC_ETM_CH13_TASK_ID    0x000000FFU
+#define SOC_ETM_CH13_TASK_ID_M  (SOC_ETM_CH13_TASK_ID_V << SOC_ETM_CH13_TASK_ID_S)
+#define SOC_ETM_CH13_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH13_TASK_ID_S  0
+
+/** SOC_ETM_CH14_EVT_ID_REG register
+ *  channel14 event id register
+ */
+#define SOC_ETM_CH14_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x88)
+/** SOC_ETM_CH14_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch14_evt_id
+ */
+#define SOC_ETM_CH14_EVT_ID    0x000000FFU
+#define SOC_ETM_CH14_EVT_ID_M  (SOC_ETM_CH14_EVT_ID_V << SOC_ETM_CH14_EVT_ID_S)
+#define SOC_ETM_CH14_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH14_EVT_ID_S  0
+
+/** SOC_ETM_CH14_TASK_ID_REG register
+ *  channel14 task id register
+ */
+#define SOC_ETM_CH14_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x8c)
+/** SOC_ETM_CH14_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch14_task_id
+ */
+#define SOC_ETM_CH14_TASK_ID    0x000000FFU
+#define SOC_ETM_CH14_TASK_ID_M  (SOC_ETM_CH14_TASK_ID_V << SOC_ETM_CH14_TASK_ID_S)
+#define SOC_ETM_CH14_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH14_TASK_ID_S  0
+
+/** SOC_ETM_CH15_EVT_ID_REG register
+ *  channel15 event id register
+ */
+#define SOC_ETM_CH15_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x90)
+/** SOC_ETM_CH15_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch15_evt_id
+ */
+#define SOC_ETM_CH15_EVT_ID    0x000000FFU
+#define SOC_ETM_CH15_EVT_ID_M  (SOC_ETM_CH15_EVT_ID_V << SOC_ETM_CH15_EVT_ID_S)
+#define SOC_ETM_CH15_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH15_EVT_ID_S  0
+
+/** SOC_ETM_CH15_TASK_ID_REG register
+ *  channel15 task id register
+ */
+#define SOC_ETM_CH15_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x94)
+/** SOC_ETM_CH15_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch15_task_id
+ */
+#define SOC_ETM_CH15_TASK_ID    0x000000FFU
+#define SOC_ETM_CH15_TASK_ID_M  (SOC_ETM_CH15_TASK_ID_V << SOC_ETM_CH15_TASK_ID_S)
+#define SOC_ETM_CH15_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH15_TASK_ID_S  0
+
+/** SOC_ETM_CH16_EVT_ID_REG register
+ *  channel16 event id register
+ */
+#define SOC_ETM_CH16_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x98)
+/** SOC_ETM_CH16_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch16_evt_id
+ */
+#define SOC_ETM_CH16_EVT_ID    0x000000FFU
+#define SOC_ETM_CH16_EVT_ID_M  (SOC_ETM_CH16_EVT_ID_V << SOC_ETM_CH16_EVT_ID_S)
+#define SOC_ETM_CH16_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH16_EVT_ID_S  0
+
+/** SOC_ETM_CH16_TASK_ID_REG register
+ *  channel16 task id register
+ */
+#define SOC_ETM_CH16_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x9c)
+/** SOC_ETM_CH16_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch16_task_id
+ */
+#define SOC_ETM_CH16_TASK_ID    0x000000FFU
+#define SOC_ETM_CH16_TASK_ID_M  (SOC_ETM_CH16_TASK_ID_V << SOC_ETM_CH16_TASK_ID_S)
+#define SOC_ETM_CH16_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH16_TASK_ID_S  0
+
+/** SOC_ETM_CH17_EVT_ID_REG register
+ *  channel17 event id register
+ */
+#define SOC_ETM_CH17_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0xa0)
+/** SOC_ETM_CH17_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch17_evt_id
+ */
+#define SOC_ETM_CH17_EVT_ID    0x000000FFU
+#define SOC_ETM_CH17_EVT_ID_M  (SOC_ETM_CH17_EVT_ID_V << SOC_ETM_CH17_EVT_ID_S)
+#define SOC_ETM_CH17_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH17_EVT_ID_S  0
+
+/** SOC_ETM_CH17_TASK_ID_REG register
+ *  channel17 task id register
+ */
+#define SOC_ETM_CH17_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0xa4)
+/** SOC_ETM_CH17_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch17_task_id
+ */
+#define SOC_ETM_CH17_TASK_ID    0x000000FFU
+#define SOC_ETM_CH17_TASK_ID_M  (SOC_ETM_CH17_TASK_ID_V << SOC_ETM_CH17_TASK_ID_S)
+#define SOC_ETM_CH17_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH17_TASK_ID_S  0
+
+/** SOC_ETM_CH18_EVT_ID_REG register
+ *  channel18 event id register
+ */
+#define SOC_ETM_CH18_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0xa8)
+/** SOC_ETM_CH18_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch18_evt_id
+ */
+#define SOC_ETM_CH18_EVT_ID    0x000000FFU
+#define SOC_ETM_CH18_EVT_ID_M  (SOC_ETM_CH18_EVT_ID_V << SOC_ETM_CH18_EVT_ID_S)
+#define SOC_ETM_CH18_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH18_EVT_ID_S  0
+
+/** SOC_ETM_CH18_TASK_ID_REG register
+ *  channel18 task id register
+ */
+#define SOC_ETM_CH18_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0xac)
+/** SOC_ETM_CH18_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch18_task_id
+ */
+#define SOC_ETM_CH18_TASK_ID    0x000000FFU
+#define SOC_ETM_CH18_TASK_ID_M  (SOC_ETM_CH18_TASK_ID_V << SOC_ETM_CH18_TASK_ID_S)
+#define SOC_ETM_CH18_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH18_TASK_ID_S  0
+
+/** SOC_ETM_CH19_EVT_ID_REG register
+ *  channel19 event id register
+ */
+#define SOC_ETM_CH19_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0xb0)
+/** SOC_ETM_CH19_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch19_evt_id
+ */
+#define SOC_ETM_CH19_EVT_ID    0x000000FFU
+#define SOC_ETM_CH19_EVT_ID_M  (SOC_ETM_CH19_EVT_ID_V << SOC_ETM_CH19_EVT_ID_S)
+#define SOC_ETM_CH19_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH19_EVT_ID_S  0
+
+/** SOC_ETM_CH19_TASK_ID_REG register
+ *  channel19 task id register
+ */
+#define SOC_ETM_CH19_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0xb4)
+/** SOC_ETM_CH19_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch19_task_id
+ */
+#define SOC_ETM_CH19_TASK_ID    0x000000FFU
+#define SOC_ETM_CH19_TASK_ID_M  (SOC_ETM_CH19_TASK_ID_V << SOC_ETM_CH19_TASK_ID_S)
+#define SOC_ETM_CH19_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH19_TASK_ID_S  0
+
+/** SOC_ETM_CH20_EVT_ID_REG register
+ *  channel20 event id register
+ */
+#define SOC_ETM_CH20_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0xb8)
+/** SOC_ETM_CH20_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch20_evt_id
+ */
+#define SOC_ETM_CH20_EVT_ID    0x000000FFU
+#define SOC_ETM_CH20_EVT_ID_M  (SOC_ETM_CH20_EVT_ID_V << SOC_ETM_CH20_EVT_ID_S)
+#define SOC_ETM_CH20_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH20_EVT_ID_S  0
+
+/** SOC_ETM_CH20_TASK_ID_REG register
+ *  channel20 task id register
+ */
+#define SOC_ETM_CH20_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0xbc)
+/** SOC_ETM_CH20_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch20_task_id
+ */
+#define SOC_ETM_CH20_TASK_ID    0x000000FFU
+#define SOC_ETM_CH20_TASK_ID_M  (SOC_ETM_CH20_TASK_ID_V << SOC_ETM_CH20_TASK_ID_S)
+#define SOC_ETM_CH20_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH20_TASK_ID_S  0
+
+/** SOC_ETM_CH21_EVT_ID_REG register
+ *  channel21 event id register
+ */
+#define SOC_ETM_CH21_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0xc0)
+/** SOC_ETM_CH21_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch21_evt_id
+ */
+#define SOC_ETM_CH21_EVT_ID    0x000000FFU
+#define SOC_ETM_CH21_EVT_ID_M  (SOC_ETM_CH21_EVT_ID_V << SOC_ETM_CH21_EVT_ID_S)
+#define SOC_ETM_CH21_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH21_EVT_ID_S  0
+
+/** SOC_ETM_CH21_TASK_ID_REG register
+ *  channel21 task id register
+ */
+#define SOC_ETM_CH21_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0xc4)
+/** SOC_ETM_CH21_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch21_task_id
+ */
+#define SOC_ETM_CH21_TASK_ID    0x000000FFU
+#define SOC_ETM_CH21_TASK_ID_M  (SOC_ETM_CH21_TASK_ID_V << SOC_ETM_CH21_TASK_ID_S)
+#define SOC_ETM_CH21_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH21_TASK_ID_S  0
+
+/** SOC_ETM_CH22_EVT_ID_REG register
+ *  channel22 event id register
+ */
+#define SOC_ETM_CH22_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0xc8)
+/** SOC_ETM_CH22_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch22_evt_id
+ */
+#define SOC_ETM_CH22_EVT_ID    0x000000FFU
+#define SOC_ETM_CH22_EVT_ID_M  (SOC_ETM_CH22_EVT_ID_V << SOC_ETM_CH22_EVT_ID_S)
+#define SOC_ETM_CH22_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH22_EVT_ID_S  0
+
+/** SOC_ETM_CH22_TASK_ID_REG register
+ *  channel22 task id register
+ */
+#define SOC_ETM_CH22_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0xcc)
+/** SOC_ETM_CH22_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch22_task_id
+ */
+#define SOC_ETM_CH22_TASK_ID    0x000000FFU
+#define SOC_ETM_CH22_TASK_ID_M  (SOC_ETM_CH22_TASK_ID_V << SOC_ETM_CH22_TASK_ID_S)
+#define SOC_ETM_CH22_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH22_TASK_ID_S  0
+
+/** SOC_ETM_CH23_EVT_ID_REG register
+ *  channel23 event id register
+ */
+#define SOC_ETM_CH23_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0xd0)
+/** SOC_ETM_CH23_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch23_evt_id
+ */
+#define SOC_ETM_CH23_EVT_ID    0x000000FFU
+#define SOC_ETM_CH23_EVT_ID_M  (SOC_ETM_CH23_EVT_ID_V << SOC_ETM_CH23_EVT_ID_S)
+#define SOC_ETM_CH23_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH23_EVT_ID_S  0
+
+/** SOC_ETM_CH23_TASK_ID_REG register
+ *  channel23 task id register
+ */
+#define SOC_ETM_CH23_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0xd4)
+/** SOC_ETM_CH23_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch23_task_id
+ */
+#define SOC_ETM_CH23_TASK_ID    0x000000FFU
+#define SOC_ETM_CH23_TASK_ID_M  (SOC_ETM_CH23_TASK_ID_V << SOC_ETM_CH23_TASK_ID_S)
+#define SOC_ETM_CH23_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH23_TASK_ID_S  0
+
+/** SOC_ETM_CH24_EVT_ID_REG register
+ *  channel24 event id register
+ */
+#define SOC_ETM_CH24_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0xd8)
+/** SOC_ETM_CH24_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch24_evt_id
+ */
+#define SOC_ETM_CH24_EVT_ID    0x000000FFU
+#define SOC_ETM_CH24_EVT_ID_M  (SOC_ETM_CH24_EVT_ID_V << SOC_ETM_CH24_EVT_ID_S)
+#define SOC_ETM_CH24_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH24_EVT_ID_S  0
+
+/** SOC_ETM_CH24_TASK_ID_REG register
+ *  channel24 task id register
+ */
+#define SOC_ETM_CH24_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0xdc)
+/** SOC_ETM_CH24_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch24_task_id
+ */
+#define SOC_ETM_CH24_TASK_ID    0x000000FFU
+#define SOC_ETM_CH24_TASK_ID_M  (SOC_ETM_CH24_TASK_ID_V << SOC_ETM_CH24_TASK_ID_S)
+#define SOC_ETM_CH24_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH24_TASK_ID_S  0
+
+/** SOC_ETM_CH25_EVT_ID_REG register
+ *  channel25 event id register
+ */
+#define SOC_ETM_CH25_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0xe0)
+/** SOC_ETM_CH25_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch25_evt_id
+ */
+#define SOC_ETM_CH25_EVT_ID    0x000000FFU
+#define SOC_ETM_CH25_EVT_ID_M  (SOC_ETM_CH25_EVT_ID_V << SOC_ETM_CH25_EVT_ID_S)
+#define SOC_ETM_CH25_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH25_EVT_ID_S  0
+
+/** SOC_ETM_CH25_TASK_ID_REG register
+ *  channel25 task id register
+ */
+#define SOC_ETM_CH25_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0xe4)
+/** SOC_ETM_CH25_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch25_task_id
+ */
+#define SOC_ETM_CH25_TASK_ID    0x000000FFU
+#define SOC_ETM_CH25_TASK_ID_M  (SOC_ETM_CH25_TASK_ID_V << SOC_ETM_CH25_TASK_ID_S)
+#define SOC_ETM_CH25_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH25_TASK_ID_S  0
+
+/** SOC_ETM_CH26_EVT_ID_REG register
+ *  channel26 event id register
+ */
+#define SOC_ETM_CH26_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0xe8)
+/** SOC_ETM_CH26_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch26_evt_id
+ */
+#define SOC_ETM_CH26_EVT_ID    0x000000FFU
+#define SOC_ETM_CH26_EVT_ID_M  (SOC_ETM_CH26_EVT_ID_V << SOC_ETM_CH26_EVT_ID_S)
+#define SOC_ETM_CH26_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH26_EVT_ID_S  0
+
+/** SOC_ETM_CH26_TASK_ID_REG register
+ *  channel26 task id register
+ */
+#define SOC_ETM_CH26_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0xec)
+/** SOC_ETM_CH26_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch26_task_id
+ */
+#define SOC_ETM_CH26_TASK_ID    0x000000FFU
+#define SOC_ETM_CH26_TASK_ID_M  (SOC_ETM_CH26_TASK_ID_V << SOC_ETM_CH26_TASK_ID_S)
+#define SOC_ETM_CH26_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH26_TASK_ID_S  0
+
+/** SOC_ETM_CH27_EVT_ID_REG register
+ *  channel27 event id register
+ */
+#define SOC_ETM_CH27_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0xf0)
+/** SOC_ETM_CH27_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch27_evt_id
+ */
+#define SOC_ETM_CH27_EVT_ID    0x000000FFU
+#define SOC_ETM_CH27_EVT_ID_M  (SOC_ETM_CH27_EVT_ID_V << SOC_ETM_CH27_EVT_ID_S)
+#define SOC_ETM_CH27_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH27_EVT_ID_S  0
+
+/** SOC_ETM_CH27_TASK_ID_REG register
+ *  channel27 task id register
+ */
+#define SOC_ETM_CH27_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0xf4)
+/** SOC_ETM_CH27_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch27_task_id
+ */
+#define SOC_ETM_CH27_TASK_ID    0x000000FFU
+#define SOC_ETM_CH27_TASK_ID_M  (SOC_ETM_CH27_TASK_ID_V << SOC_ETM_CH27_TASK_ID_S)
+#define SOC_ETM_CH27_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH27_TASK_ID_S  0
+
+/** SOC_ETM_CH28_EVT_ID_REG register
+ *  channel28 event id register
+ */
+#define SOC_ETM_CH28_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0xf8)
+/** SOC_ETM_CH28_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch28_evt_id
+ */
+#define SOC_ETM_CH28_EVT_ID    0x000000FFU
+#define SOC_ETM_CH28_EVT_ID_M  (SOC_ETM_CH28_EVT_ID_V << SOC_ETM_CH28_EVT_ID_S)
+#define SOC_ETM_CH28_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH28_EVT_ID_S  0
+
+/** SOC_ETM_CH28_TASK_ID_REG register
+ *  channel28 task id register
+ */
+#define SOC_ETM_CH28_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0xfc)
+/** SOC_ETM_CH28_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch28_task_id
+ */
+#define SOC_ETM_CH28_TASK_ID    0x000000FFU
+#define SOC_ETM_CH28_TASK_ID_M  (SOC_ETM_CH28_TASK_ID_V << SOC_ETM_CH28_TASK_ID_S)
+#define SOC_ETM_CH28_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH28_TASK_ID_S  0
+
+/** SOC_ETM_CH29_EVT_ID_REG register
+ *  channel29 event id register
+ */
+#define SOC_ETM_CH29_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x100)
+/** SOC_ETM_CH29_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch29_evt_id
+ */
+#define SOC_ETM_CH29_EVT_ID    0x000000FFU
+#define SOC_ETM_CH29_EVT_ID_M  (SOC_ETM_CH29_EVT_ID_V << SOC_ETM_CH29_EVT_ID_S)
+#define SOC_ETM_CH29_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH29_EVT_ID_S  0
+
+/** SOC_ETM_CH29_TASK_ID_REG register
+ *  channel29 task id register
+ */
+#define SOC_ETM_CH29_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x104)
+/** SOC_ETM_CH29_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch29_task_id
+ */
+#define SOC_ETM_CH29_TASK_ID    0x000000FFU
+#define SOC_ETM_CH29_TASK_ID_M  (SOC_ETM_CH29_TASK_ID_V << SOC_ETM_CH29_TASK_ID_S)
+#define SOC_ETM_CH29_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH29_TASK_ID_S  0
+
+/** SOC_ETM_CH30_EVT_ID_REG register
+ *  channel30 event id register
+ */
+#define SOC_ETM_CH30_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x108)
+/** SOC_ETM_CH30_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch30_evt_id
+ */
+#define SOC_ETM_CH30_EVT_ID    0x000000FFU
+#define SOC_ETM_CH30_EVT_ID_M  (SOC_ETM_CH30_EVT_ID_V << SOC_ETM_CH30_EVT_ID_S)
+#define SOC_ETM_CH30_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH30_EVT_ID_S  0
+
+/** SOC_ETM_CH30_TASK_ID_REG register
+ *  channel30 task id register
+ */
+#define SOC_ETM_CH30_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x10c)
+/** SOC_ETM_CH30_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch30_task_id
+ */
+#define SOC_ETM_CH30_TASK_ID    0x000000FFU
+#define SOC_ETM_CH30_TASK_ID_M  (SOC_ETM_CH30_TASK_ID_V << SOC_ETM_CH30_TASK_ID_S)
+#define SOC_ETM_CH30_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH30_TASK_ID_S  0
+
+/** SOC_ETM_CH31_EVT_ID_REG register
+ *  channel31 event id register
+ */
+#define SOC_ETM_CH31_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x110)
+/** SOC_ETM_CH31_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch31_evt_id
+ */
+#define SOC_ETM_CH31_EVT_ID    0x000000FFU
+#define SOC_ETM_CH31_EVT_ID_M  (SOC_ETM_CH31_EVT_ID_V << SOC_ETM_CH31_EVT_ID_S)
+#define SOC_ETM_CH31_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH31_EVT_ID_S  0
+
+/** SOC_ETM_CH31_TASK_ID_REG register
+ *  channel31 task id register
+ */
+#define SOC_ETM_CH31_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x114)
+/** SOC_ETM_CH31_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch31_task_id
+ */
+#define SOC_ETM_CH31_TASK_ID    0x000000FFU
+#define SOC_ETM_CH31_TASK_ID_M  (SOC_ETM_CH31_TASK_ID_V << SOC_ETM_CH31_TASK_ID_S)
+#define SOC_ETM_CH31_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH31_TASK_ID_S  0
+
+/** SOC_ETM_CH32_EVT_ID_REG register
+ *  channel32 event id register
+ */
+#define SOC_ETM_CH32_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x118)
+/** SOC_ETM_CH32_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch32_evt_id
+ */
+#define SOC_ETM_CH32_EVT_ID    0x000000FFU
+#define SOC_ETM_CH32_EVT_ID_M  (SOC_ETM_CH32_EVT_ID_V << SOC_ETM_CH32_EVT_ID_S)
+#define SOC_ETM_CH32_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH32_EVT_ID_S  0
+
+/** SOC_ETM_CH32_TASK_ID_REG register
+ *  channel32 task id register
+ */
+#define SOC_ETM_CH32_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x11c)
+/** SOC_ETM_CH32_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch32_task_id
+ */
+#define SOC_ETM_CH32_TASK_ID    0x000000FFU
+#define SOC_ETM_CH32_TASK_ID_M  (SOC_ETM_CH32_TASK_ID_V << SOC_ETM_CH32_TASK_ID_S)
+#define SOC_ETM_CH32_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH32_TASK_ID_S  0
+
+/** SOC_ETM_CH33_EVT_ID_REG register
+ *  channel33 event id register
+ */
+#define SOC_ETM_CH33_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x120)
+/** SOC_ETM_CH33_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch33_evt_id
+ */
+#define SOC_ETM_CH33_EVT_ID    0x000000FFU
+#define SOC_ETM_CH33_EVT_ID_M  (SOC_ETM_CH33_EVT_ID_V << SOC_ETM_CH33_EVT_ID_S)
+#define SOC_ETM_CH33_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH33_EVT_ID_S  0
+
+/** SOC_ETM_CH33_TASK_ID_REG register
+ *  channel33 task id register
+ */
+#define SOC_ETM_CH33_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x124)
+/** SOC_ETM_CH33_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch33_task_id
+ */
+#define SOC_ETM_CH33_TASK_ID    0x000000FFU
+#define SOC_ETM_CH33_TASK_ID_M  (SOC_ETM_CH33_TASK_ID_V << SOC_ETM_CH33_TASK_ID_S)
+#define SOC_ETM_CH33_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH33_TASK_ID_S  0
+
+/** SOC_ETM_CH34_EVT_ID_REG register
+ *  channel34 event id register
+ */
+#define SOC_ETM_CH34_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x128)
+/** SOC_ETM_CH34_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch34_evt_id
+ */
+#define SOC_ETM_CH34_EVT_ID    0x000000FFU
+#define SOC_ETM_CH34_EVT_ID_M  (SOC_ETM_CH34_EVT_ID_V << SOC_ETM_CH34_EVT_ID_S)
+#define SOC_ETM_CH34_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH34_EVT_ID_S  0
+
+/** SOC_ETM_CH34_TASK_ID_REG register
+ *  channel34 task id register
+ */
+#define SOC_ETM_CH34_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x12c)
+/** SOC_ETM_CH34_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch34_task_id
+ */
+#define SOC_ETM_CH34_TASK_ID    0x000000FFU
+#define SOC_ETM_CH34_TASK_ID_M  (SOC_ETM_CH34_TASK_ID_V << SOC_ETM_CH34_TASK_ID_S)
+#define SOC_ETM_CH34_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH34_TASK_ID_S  0
+
+/** SOC_ETM_CH35_EVT_ID_REG register
+ *  channel35 event id register
+ */
+#define SOC_ETM_CH35_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x130)
+/** SOC_ETM_CH35_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch35_evt_id
+ */
+#define SOC_ETM_CH35_EVT_ID    0x000000FFU
+#define SOC_ETM_CH35_EVT_ID_M  (SOC_ETM_CH35_EVT_ID_V << SOC_ETM_CH35_EVT_ID_S)
+#define SOC_ETM_CH35_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH35_EVT_ID_S  0
+
+/** SOC_ETM_CH35_TASK_ID_REG register
+ *  channel35 task id register
+ */
+#define SOC_ETM_CH35_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x134)
+/** SOC_ETM_CH35_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch35_task_id
+ */
+#define SOC_ETM_CH35_TASK_ID    0x000000FFU
+#define SOC_ETM_CH35_TASK_ID_M  (SOC_ETM_CH35_TASK_ID_V << SOC_ETM_CH35_TASK_ID_S)
+#define SOC_ETM_CH35_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH35_TASK_ID_S  0
+
+/** SOC_ETM_CH36_EVT_ID_REG register
+ *  channel36 event id register
+ */
+#define SOC_ETM_CH36_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x138)
+/** SOC_ETM_CH36_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch36_evt_id
+ */
+#define SOC_ETM_CH36_EVT_ID    0x000000FFU
+#define SOC_ETM_CH36_EVT_ID_M  (SOC_ETM_CH36_EVT_ID_V << SOC_ETM_CH36_EVT_ID_S)
+#define SOC_ETM_CH36_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH36_EVT_ID_S  0
+
+/** SOC_ETM_CH36_TASK_ID_REG register
+ *  channel36 task id register
+ */
+#define SOC_ETM_CH36_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x13c)
+/** SOC_ETM_CH36_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch36_task_id
+ */
+#define SOC_ETM_CH36_TASK_ID    0x000000FFU
+#define SOC_ETM_CH36_TASK_ID_M  (SOC_ETM_CH36_TASK_ID_V << SOC_ETM_CH36_TASK_ID_S)
+#define SOC_ETM_CH36_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH36_TASK_ID_S  0
+
+/** SOC_ETM_CH37_EVT_ID_REG register
+ *  channel37 event id register
+ */
+#define SOC_ETM_CH37_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x140)
+/** SOC_ETM_CH37_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch37_evt_id
+ */
+#define SOC_ETM_CH37_EVT_ID    0x000000FFU
+#define SOC_ETM_CH37_EVT_ID_M  (SOC_ETM_CH37_EVT_ID_V << SOC_ETM_CH37_EVT_ID_S)
+#define SOC_ETM_CH37_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH37_EVT_ID_S  0
+
+/** SOC_ETM_CH37_TASK_ID_REG register
+ *  channel37 task id register
+ */
+#define SOC_ETM_CH37_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x144)
+/** SOC_ETM_CH37_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch37_task_id
+ */
+#define SOC_ETM_CH37_TASK_ID    0x000000FFU
+#define SOC_ETM_CH37_TASK_ID_M  (SOC_ETM_CH37_TASK_ID_V << SOC_ETM_CH37_TASK_ID_S)
+#define SOC_ETM_CH37_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH37_TASK_ID_S  0
+
+/** SOC_ETM_CH38_EVT_ID_REG register
+ *  channel38 event id register
+ */
+#define SOC_ETM_CH38_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x148)
+/** SOC_ETM_CH38_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch38_evt_id
+ */
+#define SOC_ETM_CH38_EVT_ID    0x000000FFU
+#define SOC_ETM_CH38_EVT_ID_M  (SOC_ETM_CH38_EVT_ID_V << SOC_ETM_CH38_EVT_ID_S)
+#define SOC_ETM_CH38_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH38_EVT_ID_S  0
+
+/** SOC_ETM_CH38_TASK_ID_REG register
+ *  channel38 task id register
+ */
+#define SOC_ETM_CH38_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x14c)
+/** SOC_ETM_CH38_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch38_task_id
+ */
+#define SOC_ETM_CH38_TASK_ID    0x000000FFU
+#define SOC_ETM_CH38_TASK_ID_M  (SOC_ETM_CH38_TASK_ID_V << SOC_ETM_CH38_TASK_ID_S)
+#define SOC_ETM_CH38_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH38_TASK_ID_S  0
+
+/** SOC_ETM_CH39_EVT_ID_REG register
+ *  channel39 event id register
+ */
+#define SOC_ETM_CH39_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x150)
+/** SOC_ETM_CH39_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch39_evt_id
+ */
+#define SOC_ETM_CH39_EVT_ID    0x000000FFU
+#define SOC_ETM_CH39_EVT_ID_M  (SOC_ETM_CH39_EVT_ID_V << SOC_ETM_CH39_EVT_ID_S)
+#define SOC_ETM_CH39_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH39_EVT_ID_S  0
+
+/** SOC_ETM_CH39_TASK_ID_REG register
+ *  channel39 task id register
+ */
+#define SOC_ETM_CH39_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x154)
+/** SOC_ETM_CH39_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch39_task_id
+ */
+#define SOC_ETM_CH39_TASK_ID    0x000000FFU
+#define SOC_ETM_CH39_TASK_ID_M  (SOC_ETM_CH39_TASK_ID_V << SOC_ETM_CH39_TASK_ID_S)
+#define SOC_ETM_CH39_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH39_TASK_ID_S  0
+
+/** SOC_ETM_CH40_EVT_ID_REG register
+ *  channel40 event id register
+ */
+#define SOC_ETM_CH40_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x158)
+/** SOC_ETM_CH40_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch40_evt_id
+ */
+#define SOC_ETM_CH40_EVT_ID    0x000000FFU
+#define SOC_ETM_CH40_EVT_ID_M  (SOC_ETM_CH40_EVT_ID_V << SOC_ETM_CH40_EVT_ID_S)
+#define SOC_ETM_CH40_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH40_EVT_ID_S  0
+
+/** SOC_ETM_CH40_TASK_ID_REG register
+ *  channel40 task id register
+ */
+#define SOC_ETM_CH40_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x15c)
+/** SOC_ETM_CH40_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch40_task_id
+ */
+#define SOC_ETM_CH40_TASK_ID    0x000000FFU
+#define SOC_ETM_CH40_TASK_ID_M  (SOC_ETM_CH40_TASK_ID_V << SOC_ETM_CH40_TASK_ID_S)
+#define SOC_ETM_CH40_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH40_TASK_ID_S  0
+
+/** SOC_ETM_CH41_EVT_ID_REG register
+ *  channel41 event id register
+ */
+#define SOC_ETM_CH41_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x160)
+/** SOC_ETM_CH41_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch41_evt_id
+ */
+#define SOC_ETM_CH41_EVT_ID    0x000000FFU
+#define SOC_ETM_CH41_EVT_ID_M  (SOC_ETM_CH41_EVT_ID_V << SOC_ETM_CH41_EVT_ID_S)
+#define SOC_ETM_CH41_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH41_EVT_ID_S  0
+
+/** SOC_ETM_CH41_TASK_ID_REG register
+ *  channel41 task id register
+ */
+#define SOC_ETM_CH41_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x164)
+/** SOC_ETM_CH41_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch41_task_id
+ */
+#define SOC_ETM_CH41_TASK_ID    0x000000FFU
+#define SOC_ETM_CH41_TASK_ID_M  (SOC_ETM_CH41_TASK_ID_V << SOC_ETM_CH41_TASK_ID_S)
+#define SOC_ETM_CH41_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH41_TASK_ID_S  0
+
+/** SOC_ETM_CH42_EVT_ID_REG register
+ *  channel42 event id register
+ */
+#define SOC_ETM_CH42_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x168)
+/** SOC_ETM_CH42_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch42_evt_id
+ */
+#define SOC_ETM_CH42_EVT_ID    0x000000FFU
+#define SOC_ETM_CH42_EVT_ID_M  (SOC_ETM_CH42_EVT_ID_V << SOC_ETM_CH42_EVT_ID_S)
+#define SOC_ETM_CH42_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH42_EVT_ID_S  0
+
+/** SOC_ETM_CH42_TASK_ID_REG register
+ *  channel42 task id register
+ */
+#define SOC_ETM_CH42_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x16c)
+/** SOC_ETM_CH42_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch42_task_id
+ */
+#define SOC_ETM_CH42_TASK_ID    0x000000FFU
+#define SOC_ETM_CH42_TASK_ID_M  (SOC_ETM_CH42_TASK_ID_V << SOC_ETM_CH42_TASK_ID_S)
+#define SOC_ETM_CH42_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH42_TASK_ID_S  0
+
+/** SOC_ETM_CH43_EVT_ID_REG register
+ *  channel43 event id register
+ */
+#define SOC_ETM_CH43_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x170)
+/** SOC_ETM_CH43_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch43_evt_id
+ */
+#define SOC_ETM_CH43_EVT_ID    0x000000FFU
+#define SOC_ETM_CH43_EVT_ID_M  (SOC_ETM_CH43_EVT_ID_V << SOC_ETM_CH43_EVT_ID_S)
+#define SOC_ETM_CH43_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH43_EVT_ID_S  0
+
+/** SOC_ETM_CH43_TASK_ID_REG register
+ *  channel43 task id register
+ */
+#define SOC_ETM_CH43_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x174)
+/** SOC_ETM_CH43_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch43_task_id
+ */
+#define SOC_ETM_CH43_TASK_ID    0x000000FFU
+#define SOC_ETM_CH43_TASK_ID_M  (SOC_ETM_CH43_TASK_ID_V << SOC_ETM_CH43_TASK_ID_S)
+#define SOC_ETM_CH43_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH43_TASK_ID_S  0
+
+/** SOC_ETM_CH44_EVT_ID_REG register
+ *  channel44 event id register
+ */
+#define SOC_ETM_CH44_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x178)
+/** SOC_ETM_CH44_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch44_evt_id
+ */
+#define SOC_ETM_CH44_EVT_ID    0x000000FFU
+#define SOC_ETM_CH44_EVT_ID_M  (SOC_ETM_CH44_EVT_ID_V << SOC_ETM_CH44_EVT_ID_S)
+#define SOC_ETM_CH44_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH44_EVT_ID_S  0
+
+/** SOC_ETM_CH44_TASK_ID_REG register
+ *  channel44 task id register
+ */
+#define SOC_ETM_CH44_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x17c)
+/** SOC_ETM_CH44_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch44_task_id
+ */
+#define SOC_ETM_CH44_TASK_ID    0x000000FFU
+#define SOC_ETM_CH44_TASK_ID_M  (SOC_ETM_CH44_TASK_ID_V << SOC_ETM_CH44_TASK_ID_S)
+#define SOC_ETM_CH44_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH44_TASK_ID_S  0
+
+/** SOC_ETM_CH45_EVT_ID_REG register
+ *  channel45 event id register
+ */
+#define SOC_ETM_CH45_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x180)
+/** SOC_ETM_CH45_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch45_evt_id
+ */
+#define SOC_ETM_CH45_EVT_ID    0x000000FFU
+#define SOC_ETM_CH45_EVT_ID_M  (SOC_ETM_CH45_EVT_ID_V << SOC_ETM_CH45_EVT_ID_S)
+#define SOC_ETM_CH45_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH45_EVT_ID_S  0
+
+/** SOC_ETM_CH45_TASK_ID_REG register
+ *  channel45 task id register
+ */
+#define SOC_ETM_CH45_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x184)
+/** SOC_ETM_CH45_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch45_task_id
+ */
+#define SOC_ETM_CH45_TASK_ID    0x000000FFU
+#define SOC_ETM_CH45_TASK_ID_M  (SOC_ETM_CH45_TASK_ID_V << SOC_ETM_CH45_TASK_ID_S)
+#define SOC_ETM_CH45_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH45_TASK_ID_S  0
+
+/** SOC_ETM_CH46_EVT_ID_REG register
+ *  channel46 event id register
+ */
+#define SOC_ETM_CH46_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x188)
+/** SOC_ETM_CH46_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch46_evt_id
+ */
+#define SOC_ETM_CH46_EVT_ID    0x000000FFU
+#define SOC_ETM_CH46_EVT_ID_M  (SOC_ETM_CH46_EVT_ID_V << SOC_ETM_CH46_EVT_ID_S)
+#define SOC_ETM_CH46_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH46_EVT_ID_S  0
+
+/** SOC_ETM_CH46_TASK_ID_REG register
+ *  channel46 task id register
+ */
+#define SOC_ETM_CH46_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x18c)
+/** SOC_ETM_CH46_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch46_task_id
+ */
+#define SOC_ETM_CH46_TASK_ID    0x000000FFU
+#define SOC_ETM_CH46_TASK_ID_M  (SOC_ETM_CH46_TASK_ID_V << SOC_ETM_CH46_TASK_ID_S)
+#define SOC_ETM_CH46_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH46_TASK_ID_S  0
+
+/** SOC_ETM_CH47_EVT_ID_REG register
+ *  channel47 event id register
+ */
+#define SOC_ETM_CH47_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x190)
+/** SOC_ETM_CH47_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch47_evt_id
+ */
+#define SOC_ETM_CH47_EVT_ID    0x000000FFU
+#define SOC_ETM_CH47_EVT_ID_M  (SOC_ETM_CH47_EVT_ID_V << SOC_ETM_CH47_EVT_ID_S)
+#define SOC_ETM_CH47_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH47_EVT_ID_S  0
+
+/** SOC_ETM_CH47_TASK_ID_REG register
+ *  channel47 task id register
+ */
+#define SOC_ETM_CH47_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x194)
+/** SOC_ETM_CH47_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch47_task_id
+ */
+#define SOC_ETM_CH47_TASK_ID    0x000000FFU
+#define SOC_ETM_CH47_TASK_ID_M  (SOC_ETM_CH47_TASK_ID_V << SOC_ETM_CH47_TASK_ID_S)
+#define SOC_ETM_CH47_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH47_TASK_ID_S  0
+
+/** SOC_ETM_CH48_EVT_ID_REG register
+ *  channel48 event id register
+ */
+#define SOC_ETM_CH48_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x198)
+/** SOC_ETM_CH48_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch48_evt_id
+ */
+#define SOC_ETM_CH48_EVT_ID    0x000000FFU
+#define SOC_ETM_CH48_EVT_ID_M  (SOC_ETM_CH48_EVT_ID_V << SOC_ETM_CH48_EVT_ID_S)
+#define SOC_ETM_CH48_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH48_EVT_ID_S  0
+
+/** SOC_ETM_CH48_TASK_ID_REG register
+ *  channel48 task id register
+ */
+#define SOC_ETM_CH48_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x19c)
+/** SOC_ETM_CH48_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch48_task_id
+ */
+#define SOC_ETM_CH48_TASK_ID    0x000000FFU
+#define SOC_ETM_CH48_TASK_ID_M  (SOC_ETM_CH48_TASK_ID_V << SOC_ETM_CH48_TASK_ID_S)
+#define SOC_ETM_CH48_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH48_TASK_ID_S  0
+
+/** SOC_ETM_CH49_EVT_ID_REG register
+ *  channel49 event id register
+ */
+#define SOC_ETM_CH49_EVT_ID_REG (DR_REG_SOC_ETM_BASE + 0x1a0)
+/** SOC_ETM_CH49_EVT_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch49_evt_id
+ */
+#define SOC_ETM_CH49_EVT_ID    0x000000FFU
+#define SOC_ETM_CH49_EVT_ID_M  (SOC_ETM_CH49_EVT_ID_V << SOC_ETM_CH49_EVT_ID_S)
+#define SOC_ETM_CH49_EVT_ID_V  0x000000FFU
+#define SOC_ETM_CH49_EVT_ID_S  0
+
+/** SOC_ETM_CH49_TASK_ID_REG register
+ *  channel49 task id register
+ */
+#define SOC_ETM_CH49_TASK_ID_REG (DR_REG_SOC_ETM_BASE + 0x1a4)
+/** SOC_ETM_CH49_TASK_ID : R/W; bitpos: [7:0]; default: 0;
+ *  ch49_task_id
+ */
+#define SOC_ETM_CH49_TASK_ID    0x000000FFU
+#define SOC_ETM_CH49_TASK_ID_M  (SOC_ETM_CH49_TASK_ID_V << SOC_ETM_CH49_TASK_ID_S)
+#define SOC_ETM_CH49_TASK_ID_V  0x000000FFU
+#define SOC_ETM_CH49_TASK_ID_S  0
+
+/** SOC_ETM_CLK_EN_REG register
+ *  etm clock enable register
+ */
+#define SOC_ETM_CLK_EN_REG (DR_REG_SOC_ETM_BASE + 0x1a8)
+/** SOC_ETM_CLK_EN : R/W; bitpos: [0]; default: 0;
+ *  clock enable
+ */
+#define SOC_ETM_CLK_EN    (BIT(0))
+#define SOC_ETM_CLK_EN_M  (SOC_ETM_CLK_EN_V << SOC_ETM_CLK_EN_S)
+#define SOC_ETM_CLK_EN_V  0x00000001U
+#define SOC_ETM_CLK_EN_S  0
+
+/** SOC_ETM_DATE_REG register
+ *  etm date register
+ */
+#define SOC_ETM_DATE_REG (DR_REG_SOC_ETM_BASE + 0x1ac)
+/** SOC_ETM_DATE : R/W; bitpos: [27:0]; default: 35664018;
+ *  date
+ */
+#define SOC_ETM_DATE    0x0FFFFFFFU
+#define SOC_ETM_DATE_M  (SOC_ETM_DATE_V << SOC_ETM_DATE_S)
+#define SOC_ETM_DATE_V  0x0FFFFFFFU
+#define SOC_ETM_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/soc_etm_source.h b/components/soc/esp32c6/include/soc/soc_etm_source.h
new file mode 100644
index 0000000000..9ecde2c030
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/soc_etm_source.h
@@ -0,0 +1,337 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#define GPIO_EVT_CH0_RISE_EDGE                             1
+#define GPIO_EVT_CH1_RISE_EDGE                             2
+#define GPIO_EVT_CH2_RISE_EDGE                             3
+#define GPIO_EVT_CH3_RISE_EDGE                             4
+#define GPIO_EVT_CH4_RISE_EDGE                             5
+#define GPIO_EVT_CH5_RISE_EDGE                             6
+#define GPIO_EVT_CH6_RISE_EDGE                             7
+#define GPIO_EVT_CH7_RISE_EDGE                             8
+#define GPIO_EVT_CH0_FALL_EDGE                             9
+#define GPIO_EVT_CH1_FALL_EDGE                             10
+#define GPIO_EVT_CH2_FALL_EDGE                             11
+#define GPIO_EVT_CH3_FALL_EDGE                             12
+#define GPIO_EVT_CH4_FALL_EDGE                             13
+#define GPIO_EVT_CH5_FALL_EDGE                             14
+#define GPIO_EVT_CH6_FALL_EDGE                             15
+#define GPIO_EVT_CH7_FALL_EDGE                             16
+#define GPIO_EVT_CH0_ANY_EDGE                              17
+#define GPIO_EVT_CH1_ANY_EDGE                              18
+#define GPIO_EVT_CH2_ANY_EDGE                              19
+#define GPIO_EVT_CH3_ANY_EDGE                              20
+#define GPIO_EVT_CH4_ANY_EDGE                              21
+#define GPIO_EVT_CH5_ANY_EDGE                              22
+#define GPIO_EVT_CH6_ANY_EDGE                              23
+#define GPIO_EVT_CH7_ANY_EDGE                              24
+#define LEDC_EVT_DUTY_CHNG_END_CH0                         25
+#define LEDC_EVT_DUTY_CHNG_END_CH1                         26
+#define LEDC_EVT_DUTY_CHNG_END_CH2                         27
+#define LEDC_EVT_DUTY_CHNG_END_CH3                         28
+#define LEDC_EVT_DUTY_CHNG_END_CH4                         29
+#define LEDC_EVT_DUTY_CHNG_END_CH5                         30
+#define LEDC_EVT_OVF_CNT_PLS_CH0                           31
+#define LEDC_EVT_OVF_CNT_PLS_CH1                           32
+#define LEDC_EVT_OVF_CNT_PLS_CH2                           33
+#define LEDC_EVT_OVF_CNT_PLS_CH3                           34
+#define LEDC_EVT_OVF_CNT_PLS_CH4                           35
+#define LEDC_EVT_OVF_CNT_PLS_CH5                           36
+#define LEDC_EVT_TIME_OVF_TIMER0                           37
+#define LEDC_EVT_TIME_OVF_TIMER1                           38
+#define LEDC_EVT_TIME_OVF_TIMER2                           39
+#define LEDC_EVT_TIME_OVF_TIMER3                           40
+#define LEDC_EVT_TIMER0_CMP                                41
+#define LEDC_EVT_TIMER1_CMP                                42
+#define LEDC_EVT_TIMER2_CMP                                43
+#define LEDC_EVT_TIMER3_CMP                                44
+#define PCNT_EVT_CNT_EQ_THRESH                             45
+#define PCNT_EVT_CNT_EQ_LMT                                46
+#define PCNT_EVT_CNT_EQ_ZERO                               47
+#define TIMER0_EVT_CNT_CMP_TIMER0                          48
+#define TIMER1_EVT_CNT_CMP_TIMER0                          49
+#define SYSTIMER_EVT_CNT_CMP0                              50
+#define SYSTIMER_EVT_CNT_CMP1                              51
+#define SYSTIMER_EVT_CNT_CMP2                              52
+#define RMT_EVT_TX_END                                     53
+#define RMT_EVT_TX_LOOP                                    54
+#define RMT_EVT_RX_END                                     55
+#define RMT_EVT_TX_THRESH                                  56
+#define RMT_EVT_RX_THRESH                                  57
+#define MCPWM_EVT_TIMER0_STOP                              58
+#define MCPWM_EVT_TIMER1_STOP                              59
+#define MCPWM_EVT_TIMER2_STOP                              60
+#define MCPWM_EVT_TIMER0_TEZ                               61
+#define MCPWM_EVT_TIMER1_TEZ                               62
+#define MCPWM_EVT_TIMER2_TEZ                               63
+#define MCPWM_EVT_TIMER0_TEP                               64
+#define MCPWM_EVT_TIMER1_TEP                               65
+#define MCPWM_EVT_TIMER2_TEP                               66
+#define MCPWM_EVT_OP0_TEA                                  67
+#define MCPWM_EVT_OP1_TEA                                  68
+#define MCPWM_EVT_OP2_TEA                                  69
+#define MCPWM_EVT_OP0_TEB                                  70
+#define MCPWM_EVT_OP1_TEB                                  71
+#define MCPWM_EVT_OP2_TEB                                  72
+#define MCPWM_EVT_F0                                       73
+#define MCPWM_EVT_F1                                       74
+#define MCPWM_EVT_F2                                       75
+#define MCPWM_EVT_F0_CLR                                   76
+#define MCPWM_EVT_F1_CLR                                   77
+#define MCPWM_EVT_F2_CLR                                   78
+#define MCPWM_EVT_TZ0_CBC                                  79
+#define MCPWM_EVT_TZ1_CBC                                  80
+#define MCPWM_EVT_TZ2_CBC                                  81
+#define MCPWM_EVT_TZ0_OST                                  82
+#define MCPWM_EVT_TZ1_OST                                  83
+#define MCPWM_EVT_TZ2_OST                                  84
+#define MCPWM_EVT_CAP0                                     85
+#define MCPWM_EVT_CAP1                                     86
+#define MCPWM_EVT_CAP2                                     87
+#define ADC_EVT_CONV_CMPLT0                                88
+#define ADC_EVT_EQ_ABOVE_THRESH0                           89
+#define ADC_EVT_EQ_ABOVE_THRESH1                           90
+#define ADC_EVT_EQ_BELOW_THRESH0                           91
+#define ADC_EVT_EQ_BELOW_THRESH1                           92
+#define ADC_EVT_RESULT_DONE0                               93
+#define ADC_EVT_STOPPED0                                   94
+#define ADC_EVT_STARTED0                                   95
+#define REGDMA_EVT_DONE0                                   96
+#define REGDMA_EVT_DONE1                                   97
+#define REGDMA_EVT_DONE2                                   98
+#define REGDMA_EVT_DONE3                                   99
+#define REGDMA_EVT_ERR0                                    100
+#define REGDMA_EVT_ERR1                                    101
+#define REGDMA_EVT_ERR2                                    102
+#define REGDMA_EVT_ERR3                                    103
+#define PDMA_EVT_TX_DONE                                   104
+#define PDMA_EVT_OUT_EOF                                   105
+#define PDMA_EVT_IN_SUC_EOF                                106
+#define PDMA_EVT_FULL_OR_EMPTY                             107
+#define PDMA_EVT_ALL_DONE                                  108
+#define PDMA_EVT_RX_DONE                                   109
+#define TMPSNSR_EVT_OVER_LIMIT                             110
+#define UART_EVT_REC_DATA_OVF0                             111
+#define UART_EVT_REC_DATA_OVF1                             112
+#define UART_EVT_TX_DONE0                                  113
+#define UART_EVT_TX_DONE1                                  114
+#define UART_EVT_TIMEOUT0                                  115
+#define UART_EVT_TIMEOUT1                                  116
+#define UART_EVT_ERR0                                      117
+#define UART_EVT_ERR1                                      118
+#define UART_EVT_CTS0                                      119
+#define UART_EVT_CTS1                                      120
+#define UART_EVT_TX_EMPTY0                                 121
+#define UART_EVT_TX_EMPTY1                                 122
+#define UART_EVT_AT_PATTERNS0                              123
+#define UART_EVT_AT_PATTERNS1                              124
+#define SPI_EVT_STOPPED                                    125
+#define I2S_EVT_RX_DONE                                    126
+#define I2S_EVT_TX_DONE                                    127
+#define I2S_EVT_X_WORDS_RECEIVED                           128
+#define I2S_EVT_X_WORDS_SENT                               129
+#define I2C_EVT_TRANS_DONE                                 130
+#define LCDCAM_EVT_TRANS_DONE                              131
+#define CAN_EVT_TRANS_DONE                                 132
+#define ULP_EVT_ERR_INTR                                   133
+#define ULP_EVT_START_INTR                                 134
+#define RTC_EVT_TICK                                       135
+#define RTC_EVT_OVF                                        136
+#define RTC_EVT_CMP                                        137
+#define GDMA_EVT_IN_DONE_CH0                               138
+#define GDMA_EVT_IN_DONE_CH1                               139
+#define GDMA_EVT_IN_DONE_CH2                               140
+#define GDMA_EVT_IN_SUC_EOF_CH0                            141
+#define GDMA_EVT_IN_SUC_EOF_CH1                            142
+#define GDMA_EVT_IN_SUC_EOF_CH2                            143
+#define GDMA_EVT_IN_FIFO_EMPTY_CH0                         144
+#define GDMA_EVT_IN_FIFO_EMPTY_CH1                         145
+#define GDMA_EVT_IN_FIFO_EMPTY_CH2                         146
+#define GDMA_EVT_IN_FIFO_FULL_CH0                          147
+#define GDMA_EVT_IN_FIFO_FULL_CH1                          148
+#define GDMA_EVT_IN_FIFO_FULL_CH2                          149
+#define GDMA_EVT_OUT_DONE_CH0                              150
+#define GDMA_EVT_OUT_DONE_CH1                              151
+#define GDMA_EVT_OUT_DONE_CH2                              152
+#define GDMA_EVT_OUT_EOF_CH0                               153
+#define GDMA_EVT_OUT_EOF_CH1                               154
+#define GDMA_EVT_OUT_EOF_CH2                               155
+#define GDMA_EVT_OUT_TOTAL_EOF_CH0                         156
+#define GDMA_EVT_OUT_TOTAL_EOF_CH1                         157
+#define GDMA_EVT_OUT_TOTAL_EOF_CH2                         158
+#define GDMA_EVT_OUT_FIFO_EMPTY_CH0                        159
+#define GDMA_EVT_OUT_FIFO_EMPTY_CH1                        160
+#define GDMA_EVT_OUT_FIFO_EMPTY_CH2                        161
+#define GDMA_EVT_OUT_FIFO_FULL_CH0                         162
+#define GDMA_EVT_OUT_FIFO_FULL_CH1                         163
+#define GDMA_EVT_OUT_FIFO_FULL_CH2                         164
+#define PMU_EVT_SLEEP_WEEKUP                               165
+#define GPIO_TASK_CH0_SET                                  1
+#define GPIO_TASK_CH1_SET                                  2
+#define GPIO_TASK_CH2_SET                                  3
+#define GPIO_TASK_CH3_SET                                  4
+#define GPIO_TASK_CH4_SET                                  5
+#define GPIO_TASK_CH5_SET                                  6
+#define GPIO_TASK_CH6_SET                                  7
+#define GPIO_TASK_CH7_SET                                  8
+#define GPIO_TASK_CH0_CLEAR                                9
+#define GPIO_TASK_CH1_CLEAR                                10
+#define GPIO_TASK_CH2_CLEAR                                11
+#define GPIO_TASK_CH3_CLEAR                                12
+#define GPIO_TASK_CH4_CLEAR                                13
+#define GPIO_TASK_CH5_CLEAR                                14
+#define GPIO_TASK_CH6_CLEAR                                15
+#define GPIO_TASK_CH7_CLEAR                                16
+#define GPIO_TASK_CH0_TOGGLE                               17
+#define GPIO_TASK_CH1_TOGGLE                               18
+#define GPIO_TASK_CH2_TOGGLE                               19
+#define GPIO_TASK_CH3_TOGGLE                               20
+#define GPIO_TASK_CH4_TOGGLE                               21
+#define GPIO_TASK_CH5_TOGGLE                               22
+#define GPIO_TASK_CH6_TOGGLE                               23
+#define GPIO_TASK_CH7_TOGGLE                               24
+#define LEDC_TASK_TIMER0_RES_UPDATE                        25
+#define LEDC_TASK_TIMER1_RES_UPDATE                        26
+#define LEDC_TASK_TIMER2_RES_UPDATE                        27
+#define LEDC_TASK_TIMER3_RES_UPDATE                        28
+#define LEDC_TASK_RESERVED0                                29
+#define LEDC_TASK_RESERVED1                                30
+#define LEDC_TASK_DUTY_SCALE_UPDATE_CH0                    31
+#define LEDC_TASK_DUTY_SCALE_UPDATE_CH1                    32
+#define LEDC_TASK_DUTY_SCALE_UPDATE_CH2                    33
+#define LEDC_TASK_DUTY_SCALE_UPDATE_CH3                    34
+#define LEDC_TASK_DUTY_SCALE_UPDATE_CH4                    35
+#define LEDC_TASK_DUTY_SCALE_UPDATE_CH5                    36
+#define LEDC_TASK_TIMER0_CAP                               37
+#define LEDC_TASK_TIMER1_CAP                               38
+#define LEDC_TASK_TIMER2_CAP                               39
+#define LEDC_TASK_TIMER3_CAP                               40
+#define LEDC_TASK_SIG_OUT_DIS_CH0                          41
+#define LEDC_TASK_SIG_OUT_DIS_CH1                          42
+#define LEDC_TASK_SIG_OUT_DIS_CH2                          43
+#define LEDC_TASK_SIG_OUT_DIS_CH3                          44
+#define LEDC_TASK_SIG_OUT_DIS_CH4                          45
+#define LEDC_TASK_SIG_OUT_DIS_CH5                          46
+#define LEDC_TASK_OVF_CNT_RST_CH0                          47
+#define LEDC_TASK_OVF_CNT_RST_CH1                          48
+#define LEDC_TASK_OVF_CNT_RST_CH2                          49
+#define LEDC_TASK_OVF_CNT_RST_CH3                          50
+#define LEDC_TASK_OVF_CNT_RST_CH4                          51
+#define LEDC_TASK_OVF_CNT_RST_CH5                          52
+#define LEDC_TASK_TIMER0_RST                               53
+#define LEDC_TASK_TIMER1_RST                               54
+#define LEDC_TASK_TIMER2_RST                               55
+#define LEDC_TASK_TIMER3_RST                               56
+#define LEDC_TASK_TIMER0_RESUME                            57
+#define LEDC_TASK_TIMER1_RESUME                            58
+#define LEDC_TASK_TIMER2_RESUME                            59
+#define LEDC_TASK_TIMER3_RESUME                            60
+#define LEDC_TASK_TIMER0_PAUSE                             61
+#define LEDC_TASK_TIMER1_PAUSE                             62
+#define LEDC_TASK_TIMER2_PAUSE                             63
+#define LEDC_TASK_TIMER3_PAUSE                             64
+#define LEDC_TASK_GAMMA_RESTART_CH0                        65
+#define LEDC_TASK_GAMMA_RESTART_CH1                        66
+#define LEDC_TASK_GAMMA_RESTART_CH2                        67
+#define LEDC_TASK_GAMMA_RESTART_CH3                        68
+#define LEDC_TASK_GAMMA_RESTART_CH4                        69
+#define LEDC_TASK_GAMMA_RESTART_CH5                        70
+#define LEDC_TASK_GAMMA_PAUSE_CH0                          71
+#define LEDC_TASK_GAMMA_PAUSE_CH1                          72
+#define LEDC_TASK_GAMMA_PAUSE_CH2                          73
+#define LEDC_TASK_GAMMA_PAUSE_CH3                          74
+#define LEDC_TASK_GAMMA_PAUSE_CH4                          75
+#define LEDC_TASK_GAMMA_PAUSE_CH5                          76
+#define LEDC_TASK_GAMMA_RESUME_CH0                         77
+#define LEDC_TASK_GAMMA_RESUME_CH1                         78
+#define LEDC_TASK_GAMMA_RESUME_CH2                         79
+#define LEDC_TASK_GAMMA_RESUME_CH3                         80
+#define LEDC_TASK_GAMMA_RESUME_CH4                         81
+#define LEDC_TASK_GAMMA_RESUME_CH5                         82
+#define PCNT_TASK_START                                    83
+#define PCNT_TASK_STOP                                     84
+#define PCNT_TASK_CNT_INC                                  85
+#define PCNT_TASK_CNT_DEC                                  86
+#define PCNT_TASK_CNT_RST                                  87
+#define TIMER0_TASK_CNT_START_TIMER0                       88
+#define TIMER1_TASK_CNT_START_TIMER0                       89
+#define TIMER0_TASK_ALARM_START_TIMER0                     90
+#define TIMER1_TASK_ALARM_START_TIMER0                     91
+#define TIMER0_TASK_CNT_STOP_TIMER0                        92
+#define TIMER1_TASK_CNT_STOP_TIMER0                        93
+#define TIMER0_TASK_CNT_RELOAD_TIMER0                      94
+#define TIMER1_TASK_CNT_RELOAD_TIMER0                      95
+#define TIMER0_TASK_CNT_CAP_TIMER0                         96
+#define TIMER1_TASK_CNT_CAP_TIMER0                         97
+#define RMT_TASK_TX_START                                  98
+#define RMT_TASK_TX_STOP                                   99
+#define RMT_TASK_RX_DONE                                   100
+#define RMT_TASK_RX_START                                  101
+#define MCPWM_TASK_CMPR0_A_UP                              102
+#define MCPWM_TASK_CMPR1_A_UP                              103
+#define MCPWM_TASK_CMPR2_A_UP                              104
+#define MCPWM_TASK_CMPR0_B_UP                              105
+#define MCPWM_TASK_CMPR1_B_UP                              106
+#define MCPWM_TASK_CMPR2_B_UP                              107
+#define MCPWM_TASK_GEN_STOP                                108
+#define MCPWM_TASK_TIMER0_SYN                              109
+#define MCPWM_TASK_TIMER1_SYN                              110
+#define MCPWM_TASK_TIMER2_SYN                              111
+#define MCPWM_TASK_TIMER0_PERIOD_UP                        112
+#define MCPWM_TASK_TIMER1_PERIOD_UP                        113
+#define MCPWM_TASK_TIMER2_PERIOD_UP                        114
+#define MCPWM_TASK_TZ0_OST                                 115
+#define MCPWM_TASK_TZ1_OST                                 116
+#define MCPWM_TASK_TZ2_OST                                 117
+#define MCPWM_TASK_CLR0_OST                                118
+#define MCPWM_TASK_CLR1_OST                                119
+#define MCPWM_TASK_CLR2_OST                                120
+#define MCPWM_TASK_CAP0                                    121
+#define MCPWM_TASK_CAP1                                    122
+#define MCPWM_TASK_CAP2                                    123
+#define ADC_TASK_SAMPLE0                                   124
+#define ADC_TASK_SAMPLE1                                   125
+#define ADC_TASK_START0                                    126
+#define ADC_TASK_STOP0                                     127
+#define REGDMA_TASK_START0                                 128
+#define REGDMA_TASK_START1                                 129
+#define REGDMA_TASK_START2                                 130
+#define REGDMA_TASK_START3                                 131
+#define PDMA_TASK_START_TX                                 132
+#define PDMA_TASK_START_RX                                 133
+#define PDMA_TASK_STOP                                     134
+#define TMPSNSR_TASK_START_SAMPLE                          135
+#define TMPSNSR_TASK_STOP_SAMPLE                           136
+#define UART_TASK_TX_START0                                137
+#define UART_TASK_TX_START1                                138
+#define UART_TASK_TX_STOP0                                 139
+#define UART_TASK_TX_STOP1                                 140
+#define UART_TASK_RX_START0                                141
+#define UART_TASK_RX_START1                                142
+#define UART_TASK_RX_STOP0                                 143
+#define UART_TASK_RX_STOP1                                 144
+#define SPI_TASK_TX_START                                  145
+#define SPI_TASK_SLAVE_HD                                  146
+#define SPI_TASK_STOP                                      147
+#define I2S_TASK_START_RX                                  148
+#define I2S_TASK_START_TX                                  149
+#define I2S_TASK_STOP_RX                                   150
+#define I2S_TASK_STOP_TX                                   151
+#define I2C_TASK_START_TRANS                               152
+#define CAN_TASK_TRANS_START                               153
+#define ULP_TASK_WAKEUP_CPU                                154
+#define RTC_TASK_START                                     155
+#define RTC_TASK_STOP                                      156
+#define RTC_TASK_CLR                                       157
+#define RTC_TASK_TRIGGERFLW                                158
+#define GDMA_TASK_IN_START_CH0                             159
+#define GDMA_TASK_IN_START_CH1                             160
+#define GDMA_TASK_IN_START_CH2                             161
+#define GDMA_TASK_OUT_START_CH0                            162
+#define GDMA_TASK_OUT_START_CH1                            163
+#define GDMA_TASK_OUT_START_CH2                            164
+#define PMU_TASK_SLEEP_REQ                                 165
diff --git a/components/soc/esp32c6/include/soc/soc_etm_struct.h b/components/soc/esp32c6/include/soc/soc_etm_struct.h
new file mode 100644
index 0000000000..5e8f2dea6b
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/soc_etm_struct.h
@@ -0,0 +1,753 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: Configuration Register */
+/** Type of ch_ena_ad0 register
+ *  channel enable register
+ */
+typedef union {
+    struct {
+        /** ch_ena0 : R/WTC/WTS; bitpos: [0]; default: 0;
+         *  ch0 enable
+         */
+        uint32_t ch_ena0:1;
+        /** ch_ena1 : R/WTC/WTS; bitpos: [1]; default: 0;
+         *  ch1 enable
+         */
+        uint32_t ch_ena1:1;
+        /** ch_ena2 : R/WTC/WTS; bitpos: [2]; default: 0;
+         *  ch2 enable
+         */
+        uint32_t ch_ena2:1;
+        /** ch_ena3 : R/WTC/WTS; bitpos: [3]; default: 0;
+         *  ch3 enable
+         */
+        uint32_t ch_ena3:1;
+        /** ch_ena4 : R/WTC/WTS; bitpos: [4]; default: 0;
+         *  ch4 enable
+         */
+        uint32_t ch_ena4:1;
+        /** ch_ena5 : R/WTC/WTS; bitpos: [5]; default: 0;
+         *  ch5 enable
+         */
+        uint32_t ch_ena5:1;
+        /** ch_ena6 : R/WTC/WTS; bitpos: [6]; default: 0;
+         *  ch6 enable
+         */
+        uint32_t ch_ena6:1;
+        /** ch_ena7 : R/WTC/WTS; bitpos: [7]; default: 0;
+         *  ch7 enable
+         */
+        uint32_t ch_ena7:1;
+        /** ch_ena8 : R/WTC/WTS; bitpos: [8]; default: 0;
+         *  ch8 enable
+         */
+        uint32_t ch_ena8:1;
+        /** ch_ena9 : R/WTC/WTS; bitpos: [9]; default: 0;
+         *  ch9 enable
+         */
+        uint32_t ch_ena9:1;
+        /** ch_ena10 : R/WTC/WTS; bitpos: [10]; default: 0;
+         *  ch10 enable
+         */
+        uint32_t ch_ena10:1;
+        /** ch_ena11 : R/WTC/WTS; bitpos: [11]; default: 0;
+         *  ch11 enable
+         */
+        uint32_t ch_ena11:1;
+        /** ch_ena12 : R/WTC/WTS; bitpos: [12]; default: 0;
+         *  ch12 enable
+         */
+        uint32_t ch_ena12:1;
+        /** ch_ena13 : R/WTC/WTS; bitpos: [13]; default: 0;
+         *  ch13 enable
+         */
+        uint32_t ch_ena13:1;
+        /** ch_ena14 : R/WTC/WTS; bitpos: [14]; default: 0;
+         *  ch14 enable
+         */
+        uint32_t ch_ena14:1;
+        /** ch_ena15 : R/WTC/WTS; bitpos: [15]; default: 0;
+         *  ch15 enable
+         */
+        uint32_t ch_ena15:1;
+        /** ch_ena16 : R/WTC/WTS; bitpos: [16]; default: 0;
+         *  ch16 enable
+         */
+        uint32_t ch_ena16:1;
+        /** ch_ena17 : R/WTC/WTS; bitpos: [17]; default: 0;
+         *  ch17 enable
+         */
+        uint32_t ch_ena17:1;
+        /** ch_ena18 : R/WTC/WTS; bitpos: [18]; default: 0;
+         *  ch18 enable
+         */
+        uint32_t ch_ena18:1;
+        /** ch_ena19 : R/WTC/WTS; bitpos: [19]; default: 0;
+         *  ch19 enable
+         */
+        uint32_t ch_ena19:1;
+        /** ch_ena20 : R/WTC/WTS; bitpos: [20]; default: 0;
+         *  ch20 enable
+         */
+        uint32_t ch_ena20:1;
+        /** ch_ena21 : R/WTC/WTS; bitpos: [21]; default: 0;
+         *  ch21 enable
+         */
+        uint32_t ch_ena21:1;
+        /** ch_ena22 : R/WTC/WTS; bitpos: [22]; default: 0;
+         *  ch22 enable
+         */
+        uint32_t ch_ena22:1;
+        /** ch_ena23 : R/WTC/WTS; bitpos: [23]; default: 0;
+         *  ch23 enable
+         */
+        uint32_t ch_ena23:1;
+        /** ch_ena24 : R/WTC/WTS; bitpos: [24]; default: 0;
+         *  ch24 enable
+         */
+        uint32_t ch_ena24:1;
+        /** ch_ena25 : R/WTC/WTS; bitpos: [25]; default: 0;
+         *  ch25 enable
+         */
+        uint32_t ch_ena25:1;
+        /** ch_ena26 : R/WTC/WTS; bitpos: [26]; default: 0;
+         *  ch26 enable
+         */
+        uint32_t ch_ena26:1;
+        /** ch_ena27 : R/WTC/WTS; bitpos: [27]; default: 0;
+         *  ch27 enable
+         */
+        uint32_t ch_ena27:1;
+        /** ch_ena28 : R/WTC/WTS; bitpos: [28]; default: 0;
+         *  ch28 enable
+         */
+        uint32_t ch_ena28:1;
+        /** ch_ena29 : R/WTC/WTS; bitpos: [29]; default: 0;
+         *  ch29 enable
+         */
+        uint32_t ch_ena29:1;
+        /** ch_ena30 : R/WTC/WTS; bitpos: [30]; default: 0;
+         *  ch30 enable
+         */
+        uint32_t ch_ena30:1;
+        /** ch_ena31 : R/WTC/WTS; bitpos: [31]; default: 0;
+         *  ch31 enable
+         */
+        uint32_t ch_ena31:1;
+    };
+    uint32_t val;
+} soc_etm_ch_ena_ad0_reg_t;
+
+/** Type of ch_ena_ad0_set register
+ *  channel enable set register
+ */
+typedef union {
+    struct {
+        /** ch_set0 : WT; bitpos: [0]; default: 0;
+         *  ch0 set
+         */
+        uint32_t ch_set0:1;
+        /** ch_set1 : WT; bitpos: [1]; default: 0;
+         *  ch1 set
+         */
+        uint32_t ch_set1:1;
+        /** ch_set2 : WT; bitpos: [2]; default: 0;
+         *  ch2 set
+         */
+        uint32_t ch_set2:1;
+        /** ch_set3 : WT; bitpos: [3]; default: 0;
+         *  ch3 set
+         */
+        uint32_t ch_set3:1;
+        /** ch_set4 : WT; bitpos: [4]; default: 0;
+         *  ch4 set
+         */
+        uint32_t ch_set4:1;
+        /** ch_set5 : WT; bitpos: [5]; default: 0;
+         *  ch5 set
+         */
+        uint32_t ch_set5:1;
+        /** ch_set6 : WT; bitpos: [6]; default: 0;
+         *  ch6 set
+         */
+        uint32_t ch_set6:1;
+        /** ch_set7 : WT; bitpos: [7]; default: 0;
+         *  ch7 set
+         */
+        uint32_t ch_set7:1;
+        /** ch_set8 : WT; bitpos: [8]; default: 0;
+         *  ch8 set
+         */
+        uint32_t ch_set8:1;
+        /** ch_set9 : WT; bitpos: [9]; default: 0;
+         *  ch9 set
+         */
+        uint32_t ch_set9:1;
+        /** ch_set10 : WT; bitpos: [10]; default: 0;
+         *  ch10 set
+         */
+        uint32_t ch_set10:1;
+        /** ch_set11 : WT; bitpos: [11]; default: 0;
+         *  ch11 set
+         */
+        uint32_t ch_set11:1;
+        /** ch_set12 : WT; bitpos: [12]; default: 0;
+         *  ch12 set
+         */
+        uint32_t ch_set12:1;
+        /** ch_set13 : WT; bitpos: [13]; default: 0;
+         *  ch13 set
+         */
+        uint32_t ch_set13:1;
+        /** ch_set14 : WT; bitpos: [14]; default: 0;
+         *  ch14 set
+         */
+        uint32_t ch_set14:1;
+        /** ch_set15 : WT; bitpos: [15]; default: 0;
+         *  ch15 set
+         */
+        uint32_t ch_set15:1;
+        /** ch_set16 : WT; bitpos: [16]; default: 0;
+         *  ch16 set
+         */
+        uint32_t ch_set16:1;
+        /** ch_set17 : WT; bitpos: [17]; default: 0;
+         *  ch17 set
+         */
+        uint32_t ch_set17:1;
+        /** ch_set18 : WT; bitpos: [18]; default: 0;
+         *  ch18 set
+         */
+        uint32_t ch_set18:1;
+        /** ch_set19 : WT; bitpos: [19]; default: 0;
+         *  ch19 set
+         */
+        uint32_t ch_set19:1;
+        /** ch_set20 : WT; bitpos: [20]; default: 0;
+         *  ch20 set
+         */
+        uint32_t ch_set20:1;
+        /** ch_set21 : WT; bitpos: [21]; default: 0;
+         *  ch21 set
+         */
+        uint32_t ch_set21:1;
+        /** ch_set22 : WT; bitpos: [22]; default: 0;
+         *  ch22 set
+         */
+        uint32_t ch_set22:1;
+        /** ch_set23 : WT; bitpos: [23]; default: 0;
+         *  ch23 set
+         */
+        uint32_t ch_set23:1;
+        /** ch_set24 : WT; bitpos: [24]; default: 0;
+         *  ch24 set
+         */
+        uint32_t ch_set24:1;
+        /** ch_set25 : WT; bitpos: [25]; default: 0;
+         *  ch25 set
+         */
+        uint32_t ch_set25:1;
+        /** ch_set26 : WT; bitpos: [26]; default: 0;
+         *  ch26 set
+         */
+        uint32_t ch_set26:1;
+        /** ch_set27 : WT; bitpos: [27]; default: 0;
+         *  ch27 set
+         */
+        uint32_t ch_set27:1;
+        /** ch_set28 : WT; bitpos: [28]; default: 0;
+         *  ch28 set
+         */
+        uint32_t ch_set28:1;
+        /** ch_set29 : WT; bitpos: [29]; default: 0;
+         *  ch29 set
+         */
+        uint32_t ch_set29:1;
+        /** ch_set30 : WT; bitpos: [30]; default: 0;
+         *  ch30 set
+         */
+        uint32_t ch_set30:1;
+        /** ch_set31 : WT; bitpos: [31]; default: 0;
+         *  ch31 set
+         */
+        uint32_t ch_set31:1;
+    };
+    uint32_t val;
+} soc_etm_ch_ena_ad0_set_reg_t;
+
+/** Type of ch_ena_ad0_clr register
+ *  channel enable clear register
+ */
+typedef union {
+    struct {
+        /** ch_clr0 : WT; bitpos: [0]; default: 0;
+         *  ch0 clear
+         */
+        uint32_t ch_clr0:1;
+        /** ch_clr1 : WT; bitpos: [1]; default: 0;
+         *  ch1 clear
+         */
+        uint32_t ch_clr1:1;
+        /** ch_clr2 : WT; bitpos: [2]; default: 0;
+         *  ch2 clear
+         */
+        uint32_t ch_clr2:1;
+        /** ch_clr3 : WT; bitpos: [3]; default: 0;
+         *  ch3 clear
+         */
+        uint32_t ch_clr3:1;
+        /** ch_clr4 : WT; bitpos: [4]; default: 0;
+         *  ch4 clear
+         */
+        uint32_t ch_clr4:1;
+        /** ch_clr5 : WT; bitpos: [5]; default: 0;
+         *  ch5 clear
+         */
+        uint32_t ch_clr5:1;
+        /** ch_clr6 : WT; bitpos: [6]; default: 0;
+         *  ch6 clear
+         */
+        uint32_t ch_clr6:1;
+        /** ch_clr7 : WT; bitpos: [7]; default: 0;
+         *  ch7 clear
+         */
+        uint32_t ch_clr7:1;
+        /** ch_clr8 : WT; bitpos: [8]; default: 0;
+         *  ch8 clear
+         */
+        uint32_t ch_clr8:1;
+        /** ch_clr9 : WT; bitpos: [9]; default: 0;
+         *  ch9 clear
+         */
+        uint32_t ch_clr9:1;
+        /** ch_clr10 : WT; bitpos: [10]; default: 0;
+         *  ch10 clear
+         */
+        uint32_t ch_clr10:1;
+        /** ch_clr11 : WT; bitpos: [11]; default: 0;
+         *  ch11 clear
+         */
+        uint32_t ch_clr11:1;
+        /** ch_clr12 : WT; bitpos: [12]; default: 0;
+         *  ch12 clear
+         */
+        uint32_t ch_clr12:1;
+        /** ch_clr13 : WT; bitpos: [13]; default: 0;
+         *  ch13 clear
+         */
+        uint32_t ch_clr13:1;
+        /** ch_clr14 : WT; bitpos: [14]; default: 0;
+         *  ch14 clear
+         */
+        uint32_t ch_clr14:1;
+        /** ch_clr15 : WT; bitpos: [15]; default: 0;
+         *  ch15 clear
+         */
+        uint32_t ch_clr15:1;
+        /** ch_clr16 : WT; bitpos: [16]; default: 0;
+         *  ch16 clear
+         */
+        uint32_t ch_clr16:1;
+        /** ch_clr17 : WT; bitpos: [17]; default: 0;
+         *  ch17 clear
+         */
+        uint32_t ch_clr17:1;
+        /** ch_clr18 : WT; bitpos: [18]; default: 0;
+         *  ch18 clear
+         */
+        uint32_t ch_clr18:1;
+        /** ch_clr19 : WT; bitpos: [19]; default: 0;
+         *  ch19 clear
+         */
+        uint32_t ch_clr19:1;
+        /** ch_clr20 : WT; bitpos: [20]; default: 0;
+         *  ch20 clear
+         */
+        uint32_t ch_clr20:1;
+        /** ch_clr21 : WT; bitpos: [21]; default: 0;
+         *  ch21 clear
+         */
+        uint32_t ch_clr21:1;
+        /** ch_clr22 : WT; bitpos: [22]; default: 0;
+         *  ch22 clear
+         */
+        uint32_t ch_clr22:1;
+        /** ch_clr23 : WT; bitpos: [23]; default: 0;
+         *  ch23 clear
+         */
+        uint32_t ch_clr23:1;
+        /** ch_clr24 : WT; bitpos: [24]; default: 0;
+         *  ch24 clear
+         */
+        uint32_t ch_clr24:1;
+        /** ch_clr25 : WT; bitpos: [25]; default: 0;
+         *  ch25 clear
+         */
+        uint32_t ch_clr25:1;
+        /** ch_clr26 : WT; bitpos: [26]; default: 0;
+         *  ch26 clear
+         */
+        uint32_t ch_clr26:1;
+        /** ch_clr27 : WT; bitpos: [27]; default: 0;
+         *  ch27 clear
+         */
+        uint32_t ch_clr27:1;
+        /** ch_clr28 : WT; bitpos: [28]; default: 0;
+         *  ch28 clear
+         */
+        uint32_t ch_clr28:1;
+        /** ch_clr29 : WT; bitpos: [29]; default: 0;
+         *  ch29 clear
+         */
+        uint32_t ch_clr29:1;
+        /** ch_clr30 : WT; bitpos: [30]; default: 0;
+         *  ch30 clear
+         */
+        uint32_t ch_clr30:1;
+        /** ch_clr31 : WT; bitpos: [31]; default: 0;
+         *  ch31 clear
+         */
+        uint32_t ch_clr31:1;
+    };
+    uint32_t val;
+} soc_etm_ch_ena_ad0_clr_reg_t;
+
+/** Type of ch_ena_ad1 register
+ *  channel enable register
+ */
+typedef union {
+    struct {
+        /** ch_ena32 : R/WTC/WTS; bitpos: [0]; default: 0;
+         *  ch32 enable
+         */
+        uint32_t ch_ena32:1;
+        /** ch_ena33 : R/WTC/WTS; bitpos: [1]; default: 0;
+         *  ch33 enable
+         */
+        uint32_t ch_ena33:1;
+        /** ch_ena34 : R/WTC/WTS; bitpos: [2]; default: 0;
+         *  ch34 enable
+         */
+        uint32_t ch_ena34:1;
+        /** ch_ena35 : R/WTC/WTS; bitpos: [3]; default: 0;
+         *  ch35 enable
+         */
+        uint32_t ch_ena35:1;
+        /** ch_ena36 : R/WTC/WTS; bitpos: [4]; default: 0;
+         *  ch36 enable
+         */
+        uint32_t ch_ena36:1;
+        /** ch_ena37 : R/WTC/WTS; bitpos: [5]; default: 0;
+         *  ch37 enable
+         */
+        uint32_t ch_ena37:1;
+        /** ch_ena38 : R/WTC/WTS; bitpos: [6]; default: 0;
+         *  ch38 enable
+         */
+        uint32_t ch_ena38:1;
+        /** ch_ena39 : R/WTC/WTS; bitpos: [7]; default: 0;
+         *  ch39 enable
+         */
+        uint32_t ch_ena39:1;
+        /** ch_ena40 : R/WTC/WTS; bitpos: [8]; default: 0;
+         *  ch40 enable
+         */
+        uint32_t ch_ena40:1;
+        /** ch_ena41 : R/WTC/WTS; bitpos: [9]; default: 0;
+         *  ch41 enable
+         */
+        uint32_t ch_ena41:1;
+        /** ch_ena42 : R/WTC/WTS; bitpos: [10]; default: 0;
+         *  ch42 enable
+         */
+        uint32_t ch_ena42:1;
+        /** ch_ena43 : R/WTC/WTS; bitpos: [11]; default: 0;
+         *  ch43 enable
+         */
+        uint32_t ch_ena43:1;
+        /** ch_ena44 : R/WTC/WTS; bitpos: [12]; default: 0;
+         *  ch44 enable
+         */
+        uint32_t ch_ena44:1;
+        /** ch_ena45 : R/WTC/WTS; bitpos: [13]; default: 0;
+         *  ch45 enable
+         */
+        uint32_t ch_ena45:1;
+        /** ch_ena46 : R/WTC/WTS; bitpos: [14]; default: 0;
+         *  ch46 enable
+         */
+        uint32_t ch_ena46:1;
+        /** ch_ena47 : R/WTC/WTS; bitpos: [15]; default: 0;
+         *  ch47 enable
+         */
+        uint32_t ch_ena47:1;
+        /** ch_ena48 : R/WTC/WTS; bitpos: [16]; default: 0;
+         *  ch48 enable
+         */
+        uint32_t ch_ena48:1;
+        /** ch_ena49 : R/WTC/WTS; bitpos: [17]; default: 0;
+         *  ch49 enable
+         */
+        uint32_t ch_ena49:1;
+        uint32_t reserved_18:14;
+    };
+    uint32_t val;
+} soc_etm_ch_ena_ad1_reg_t;
+
+/** Type of ch_ena_ad1_set register
+ *  channel enable set register
+ */
+typedef union {
+    struct {
+        /** ch_set32 : WT; bitpos: [0]; default: 0;
+         *  ch32 set
+         */
+        uint32_t ch_set32:1;
+        /** ch_set33 : WT; bitpos: [1]; default: 0;
+         *  ch33 set
+         */
+        uint32_t ch_set33:1;
+        /** ch_set34 : WT; bitpos: [2]; default: 0;
+         *  ch34 set
+         */
+        uint32_t ch_set34:1;
+        /** ch_set35 : WT; bitpos: [3]; default: 0;
+         *  ch35 set
+         */
+        uint32_t ch_set35:1;
+        /** ch_set36 : WT; bitpos: [4]; default: 0;
+         *  ch36 set
+         */
+        uint32_t ch_set36:1;
+        /** ch_set37 : WT; bitpos: [5]; default: 0;
+         *  ch37 set
+         */
+        uint32_t ch_set37:1;
+        /** ch_set38 : WT; bitpos: [6]; default: 0;
+         *  ch38 set
+         */
+        uint32_t ch_set38:1;
+        /** ch_set39 : WT; bitpos: [7]; default: 0;
+         *  ch39 set
+         */
+        uint32_t ch_set39:1;
+        /** ch_set40 : WT; bitpos: [8]; default: 0;
+         *  ch40 set
+         */
+        uint32_t ch_set40:1;
+        /** ch_set41 : WT; bitpos: [9]; default: 0;
+         *  ch41 set
+         */
+        uint32_t ch_set41:1;
+        /** ch_set42 : WT; bitpos: [10]; default: 0;
+         *  ch42 set
+         */
+        uint32_t ch_set42:1;
+        /** ch_set43 : WT; bitpos: [11]; default: 0;
+         *  ch43 set
+         */
+        uint32_t ch_set43:1;
+        /** ch_set44 : WT; bitpos: [12]; default: 0;
+         *  ch44 set
+         */
+        uint32_t ch_set44:1;
+        /** ch_set45 : WT; bitpos: [13]; default: 0;
+         *  ch45 set
+         */
+        uint32_t ch_set45:1;
+        /** ch_set46 : WT; bitpos: [14]; default: 0;
+         *  ch46 set
+         */
+        uint32_t ch_set46:1;
+        /** ch_set47 : WT; bitpos: [15]; default: 0;
+         *  ch47 set
+         */
+        uint32_t ch_set47:1;
+        /** ch_set48 : WT; bitpos: [16]; default: 0;
+         *  ch48 set
+         */
+        uint32_t ch_set48:1;
+        /** ch_set49 : WT; bitpos: [17]; default: 0;
+         *  ch49 set
+         */
+        uint32_t ch_set49:1;
+        uint32_t reserved_18:14;
+    };
+    uint32_t val;
+} soc_etm_ch_ena_ad1_set_reg_t;
+
+/** Type of ch_ena_ad1_clr register
+ *  channel enable clear register
+ */
+typedef union {
+    struct {
+        /** ch_clr32 : WT; bitpos: [0]; default: 0;
+         *  ch32 clear
+         */
+        uint32_t ch_clr32:1;
+        /** ch_clr33 : WT; bitpos: [1]; default: 0;
+         *  ch33 clear
+         */
+        uint32_t ch_clr33:1;
+        /** ch_clr34 : WT; bitpos: [2]; default: 0;
+         *  ch34 clear
+         */
+        uint32_t ch_clr34:1;
+        /** ch_clr35 : WT; bitpos: [3]; default: 0;
+         *  ch35 clear
+         */
+        uint32_t ch_clr35:1;
+        /** ch_clr36 : WT; bitpos: [4]; default: 0;
+         *  ch36 clear
+         */
+        uint32_t ch_clr36:1;
+        /** ch_clr37 : WT; bitpos: [5]; default: 0;
+         *  ch37 clear
+         */
+        uint32_t ch_clr37:1;
+        /** ch_clr38 : WT; bitpos: [6]; default: 0;
+         *  ch38 clear
+         */
+        uint32_t ch_clr38:1;
+        /** ch_clr39 : WT; bitpos: [7]; default: 0;
+         *  ch39 clear
+         */
+        uint32_t ch_clr39:1;
+        /** ch_clr40 : WT; bitpos: [8]; default: 0;
+         *  ch40 clear
+         */
+        uint32_t ch_clr40:1;
+        /** ch_clr41 : WT; bitpos: [9]; default: 0;
+         *  ch41 clear
+         */
+        uint32_t ch_clr41:1;
+        /** ch_clr42 : WT; bitpos: [10]; default: 0;
+         *  ch42 clear
+         */
+        uint32_t ch_clr42:1;
+        /** ch_clr43 : WT; bitpos: [11]; default: 0;
+         *  ch43 clear
+         */
+        uint32_t ch_clr43:1;
+        /** ch_clr44 : WT; bitpos: [12]; default: 0;
+         *  ch44 clear
+         */
+        uint32_t ch_clr44:1;
+        /** ch_clr45 : WT; bitpos: [13]; default: 0;
+         *  ch45 clear
+         */
+        uint32_t ch_clr45:1;
+        /** ch_clr46 : WT; bitpos: [14]; default: 0;
+         *  ch46 clear
+         */
+        uint32_t ch_clr46:1;
+        /** ch_clr47 : WT; bitpos: [15]; default: 0;
+         *  ch47 clear
+         */
+        uint32_t ch_clr47:1;
+        /** ch_clr48 : WT; bitpos: [16]; default: 0;
+         *  ch48 clear
+         */
+        uint32_t ch_clr48:1;
+        /** ch_clr49 : WT; bitpos: [17]; default: 0;
+         *  ch49 clear
+         */
+        uint32_t ch_clr49:1;
+        uint32_t reserved_18:14;
+    };
+    uint32_t val;
+} soc_etm_ch_ena_ad1_clr_reg_t;
+
+/** Type of chn_evt_id register
+ *  channeln event id register
+ */
+typedef union {
+    struct {
+        /** evt_id : R/W; bitpos: [7:0]; default: 0;
+         *  chn_evt_id
+         */
+        uint32_t evt_id:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} soc_etm_chn_evt_id_reg_t;
+
+/** Type of chn_task_id register
+ *  channeln task id register
+ */
+typedef union {
+    struct {
+        /** task_id : R/W; bitpos: [7:0]; default: 0;
+         *  chn_task_id
+         */
+        uint32_t task_id:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} soc_etm_chn_task_id_reg_t;
+
+/** Type of clk_en register
+ *  etm clock enable register
+ */
+typedef union {
+    struct {
+        /** clk_en : R/W; bitpos: [0]; default: 0;
+         *  clock enable
+         */
+        uint32_t clk_en:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} soc_etm_clk_en_reg_t;
+
+
+/** Group: Version Register */
+/** Type of date register
+ *  etm date register
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [27:0]; default: 35664018;
+         *  date
+         */
+        uint32_t date:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} soc_etm_date_reg_t;
+
+
+typedef struct soc_etm_dev_t {
+    volatile soc_etm_ch_ena_ad0_reg_t ch_ena_ad0;
+    volatile soc_etm_ch_ena_ad0_set_reg_t ch_ena_ad0_set;
+    volatile soc_etm_ch_ena_ad0_clr_reg_t ch_ena_ad0_clr;
+    volatile soc_etm_ch_ena_ad1_reg_t ch_ena_ad1;
+    volatile soc_etm_ch_ena_ad1_set_reg_t ch_ena_ad1_set;
+    volatile soc_etm_ch_ena_ad1_clr_reg_t ch_ena_ad1_clr;
+    volatile struct {
+        soc_etm_chn_evt_id_reg_t evt_id;
+        soc_etm_chn_task_id_reg_t task_id;
+    } channel[50];
+    volatile soc_etm_clk_en_reg_t clk_en;
+    volatile soc_etm_date_reg_t date;
+} soc_etm_dev_t;
+
+extern soc_etm_dev_t SOC_ETM;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(soc_etm_dev_t) == 0x1b0, "Invalid size of soc_etm_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/spi_mem_reg.h b/components/soc/esp32c6/include/soc/spi_mem_reg.h
new file mode 100644
index 0000000000..0b0fff856e
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/spi_mem_reg.h
@@ -0,0 +1,3203 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** SPI_MEM_CMD_REG register
+ *  SPI0 FSM status register
+ *  SPI1 memory command register
+ */
+#define SPI_MEM_CMD_REG(i)          (REG_SPI_MEM_BASE(i) + 0x0)
+/* SPI_MEM_FLASH_READ : R/W/SC ;bitpos:[31] ;default: 1'b0 ; */
+/*description: Read flash enable. Read flash operation will be triggered when the bit is set. T
+he bit will be cleared once the operation done. 1: enable 0: disable..*/
+#define SPI_MEM_FLASH_READ    (BIT(31))
+#define SPI_MEM_FLASH_READ_M  (BIT(31))
+#define SPI_MEM_FLASH_READ_V  0x1
+#define SPI_MEM_FLASH_READ_S  31
+/* SPI_MEM_FLASH_WREN : R/W/SC ;bitpos:[30] ;default: 1'b0 ; */
+/*description: Write flash enable.  Write enable command will be sent when the bit is set. The
+bit will be cleared once the operation done. 1: enable 0: disable..*/
+#define SPI_MEM_FLASH_WREN    (BIT(30))
+#define SPI_MEM_FLASH_WREN_M  (BIT(30))
+#define SPI_MEM_FLASH_WREN_V  0x1
+#define SPI_MEM_FLASH_WREN_S  30
+/* SPI_MEM_FLASH_WRDI : R/W/SC ;bitpos:[29] ;default: 1'b0 ; */
+/*description: Write flash disable. Write disable command will be sent when the bit is set. The
+ bit will be cleared once the operation done. 1: enable 0: disable..*/
+#define SPI_MEM_FLASH_WRDI    (BIT(29))
+#define SPI_MEM_FLASH_WRDI_M  (BIT(29))
+#define SPI_MEM_FLASH_WRDI_V  0x1
+#define SPI_MEM_FLASH_WRDI_S  29
+/* SPI_MEM_FLASH_RDID : R/W/SC ;bitpos:[28] ;default: 1'b0 ; */
+/*description: Read JEDEC ID . Read ID command will be sent when the bit is set. The bit will b
+e cleared once the operation done. 1: enable 0: disable..*/
+#define SPI_MEM_FLASH_RDID    (BIT(28))
+#define SPI_MEM_FLASH_RDID_M  (BIT(28))
+#define SPI_MEM_FLASH_RDID_V  0x1
+#define SPI_MEM_FLASH_RDID_S  28
+/* SPI_MEM_FLASH_RDSR : R/W/SC ;bitpos:[27] ;default: 1'b0 ; */
+/*description: Read status register-1.  Read status operation will be triggered when the bit is
+ set. The bit will be cleared once the operation done.1: enable 0: disable..*/
+#define SPI_MEM_FLASH_RDSR    (BIT(27))
+#define SPI_MEM_FLASH_RDSR_M  (BIT(27))
+#define SPI_MEM_FLASH_RDSR_V  0x1
+#define SPI_MEM_FLASH_RDSR_S  27
+/* SPI_MEM_FLASH_WRSR : R/W/SC ;bitpos:[26] ;default: 1'b0 ; */
+/*description: Write status register enable.   Write status operation  will be triggered when t
+he bit is set. The bit will be cleared once the operation done.1: enable 0: disa
+ble..*/
+#define SPI_MEM_FLASH_WRSR    (BIT(26))
+#define SPI_MEM_FLASH_WRSR_M  (BIT(26))
+#define SPI_MEM_FLASH_WRSR_V  0x1
+#define SPI_MEM_FLASH_WRSR_S  26
+/* SPI_MEM_FLASH_PP : R/W/SC ;bitpos:[25] ;default: 1'b0 ; */
+/*description: Page program enable(1 byte ~256 bytes data to be programmed). Page program opera
+tion  will be triggered when the bit is set. The bit will be cleared once the op
+eration done .1: enable 0: disable..*/
+#define SPI_MEM_FLASH_PP    (BIT(25))
+#define SPI_MEM_FLASH_PP_M  (BIT(25))
+#define SPI_MEM_FLASH_PP_V  0x1
+#define SPI_MEM_FLASH_PP_S  25
+/* SPI_MEM_FLASH_SE : R/W/SC ;bitpos:[24] ;default: 1'b0 ; */
+/*description: Sector erase enable(4KB). Sector erase operation will be triggered when the bit
+is set. The bit will be cleared once the operation done.1: enable 0: disable..*/
+#define SPI_MEM_FLASH_SE    (BIT(24))
+#define SPI_MEM_FLASH_SE_M  (BIT(24))
+#define SPI_MEM_FLASH_SE_V  0x1
+#define SPI_MEM_FLASH_SE_S  24
+/* SPI_MEM_FLASH_BE : R/W/SC ;bitpos:[23] ;default: 1'b0 ; */
+/*description: Block erase enable(32KB) .  Block erase operation will be triggered when the bit
+ is set. The bit will be cleared once the operation done.1: enable 0: disable..*/
+#define SPI_MEM_FLASH_BE    (BIT(23))
+#define SPI_MEM_FLASH_BE_M  (BIT(23))
+#define SPI_MEM_FLASH_BE_V  0x1
+#define SPI_MEM_FLASH_BE_S  23
+/* SPI_MEM_FLASH_CE : R/W/SC ;bitpos:[22] ;default: 1'b0 ; */
+/*description: Chip erase enable. Chip erase operation will be triggered when the bit is set. T
+he bit will be cleared once the operation done.1: enable 0: disable..*/
+#define SPI_MEM_FLASH_CE    (BIT(22))
+#define SPI_MEM_FLASH_CE_M  (BIT(22))
+#define SPI_MEM_FLASH_CE_V  0x1
+#define SPI_MEM_FLASH_CE_S  22
+/* SPI_MEM_FLASH_DP : R/W/SC ;bitpos:[21] ;default: 1'b0 ; */
+/*description: Drive Flash into power down.  An operation will be triggered when the bit is set
+. The bit will be cleared once the operation done.1: enable 0: disable..*/
+#define SPI_MEM_FLASH_DP    (BIT(21))
+#define SPI_MEM_FLASH_DP_M  (BIT(21))
+#define SPI_MEM_FLASH_DP_V  0x1
+#define SPI_MEM_FLASH_DP_S  21
+/* SPI_MEM_FLASH_RES : R/W/SC ;bitpos:[20] ;default: 1'b0 ; */
+/*description: This bit combined with reg_resandres bit releases Flash from the power-down stat
+e or high performance mode and obtains the devices ID. The bit will be cleared o
+nce the operation done.1: enable 0: disable..*/
+#define SPI_MEM_FLASH_RES    (BIT(20))
+#define SPI_MEM_FLASH_RES_M  (BIT(20))
+#define SPI_MEM_FLASH_RES_V  0x1
+#define SPI_MEM_FLASH_RES_S  20
+/* SPI_MEM_FLASH_HPM : R/W/SC ;bitpos:[19] ;default: 1'b0 ; */
+/*description: Drive Flash into high performance mode.  The bit will be cleared once the operat
+ion done.1: enable 0: disable..*/
+#define SPI_MEM_FLASH_HPM    (BIT(19))
+#define SPI_MEM_FLASH_HPM_M  (BIT(19))
+#define SPI_MEM_FLASH_HPM_V  0x1
+#define SPI_MEM_FLASH_HPM_S  19
+/* SPI_MEM_USR : HRO ;bitpos:[18] ;default: 1'b0 ; */
+/*description: SPI0 USR_CMD start bit, only used when SPI_MEM_AXI_REQ_EN is cleared.  An operat
+ion will be triggered when the bit is set. The bit will be cleared once the oper
+ation done.1: enable 0: disable..*/
+#define SPI_MEM_USR    (BIT(18))
+#define SPI_MEM_USR_M  (BIT(18))
+#define SPI_MEM_USR_V  0x1
+#define SPI_MEM_USR_S  18
+/* SPI_MEM_FLASH_PE : R/W/SC ;bitpos:[17] ;default: 1'b0 ; */
+/*description: In user mode, it is set to indicate that program/erase operation will be trigger
+ed. The bit is combined with spi_mem_usr bit. The bit will be cleared once the o
+peration done.1: enable 0: disable..*/
+#define SPI_MEM_FLASH_PE    (BIT(17))
+#define SPI_MEM_FLASH_PE_M  (BIT(17))
+#define SPI_MEM_FLASH_PE_V  0x1
+#define SPI_MEM_FLASH_PE_S  17
+/* SPI_MEM_SLV_ST : RO ;bitpos:[7:4] ;default: 4'b0 ; */
+/*description: The current status of SPI0 slave FSM: mspi_st. 0: idle state, 1: preparation sta
+te, 2: send command state, 3: send address state, 4: wait state, 5: read data st
+ate, 6:write data state, 7: done state, 8: read data end state..*/
+#define SPI_MEM_SLV_ST    0x0000000F
+#define SPI_MEM_SLV_ST_M  ((SPI_MEM_SLV_ST_V)<<(SPI_MEM_SLV_ST_S))
+#define SPI_MEM_SLV_ST_V  0xF
+#define SPI_MEM_SLV_ST_S  4
+/* SPI_MEM_MST_ST : RO ;bitpos:[3:0] ;default: 4'b0 ; */
+/*description: The current status of SPI0 master FSM: spi0_mst_st. 0: idle state, 1:SPI0_GRANT
+, 2: program/erase suspend state, 3: SPI0 read data state, 4: wait cache/EDMA se
+nt data is stored in SPI0 TX FIFO, 5: SPI0 write data state..*/
+#define SPI_MEM_MST_ST    0x0000000F
+#define SPI_MEM_MST_ST_M  ((SPI_MEM_MST_ST_V)<<(SPI_MEM_MST_ST_S))
+#define SPI_MEM_MST_ST_V  0xF
+#define SPI_MEM_MST_ST_S  0
+
+#define SPI_MEM_ADDR_REG(i)          (REG_SPI_MEM_BASE(i) + 0x4)
+/* SPI_MEM_USR_ADDR_VALUE : R/W ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: In user mode, it is the memory address. other then the bit0-bit23 is the memory
+address, the bit24-bit31 are the byte length of a transfer..*/
+#define SPI_MEM_USR_ADDR_VALUE    0xFFFFFFFF
+#define SPI_MEM_USR_ADDR_VALUE_M  ((SPI_MEM_USR_ADDR_VALUE_V)<<(SPI_MEM_USR_ADDR_VALUE_S))
+#define SPI_MEM_USR_ADDR_VALUE_V  0xFFFFFFFF
+#define SPI_MEM_USR_ADDR_VALUE_S  0
+
+#define SPI_MEM_CTRL_REG(i)          (REG_SPI_MEM_BASE(i) + 0x8)
+/* SPI_MEM_DATA_IE_ALWAYS_ON : R/W ;bitpos:[31] ;default: 1'b1 ; */
+/*description: When accesses to flash, 1: the IE signals of pads connected to SPI_IO[7:0] are a
+lways 1. 0: Others..*/
+#define SPI_MEM_DATA_IE_ALWAYS_ON    (BIT(31))
+#define SPI_MEM_DATA_IE_ALWAYS_ON_M  (BIT(31))
+#define SPI_MEM_DATA_IE_ALWAYS_ON_V  0x1
+#define SPI_MEM_DATA_IE_ALWAYS_ON_S  31
+/* SPI_MEM_DQS_IE_ALWAYS_ON : HRO ;bitpos:[30] ;default: 1'b0 ; */
+/*description: When accesses to flash, 1: the IE signals of pads connected to SPI_DQS are alway
+s 1. 0: Others..*/
+#define SPI_MEM_DQS_IE_ALWAYS_ON    (BIT(30))
+#define SPI_MEM_DQS_IE_ALWAYS_ON_M  (BIT(30))
+#define SPI_MEM_DQS_IE_ALWAYS_ON_V  0x1
+#define SPI_MEM_DQS_IE_ALWAYS_ON_S  30
+/* SPI_MEM_FREAD_QIO : R/W ;bitpos:[24] ;default: 1'b0 ; */
+/*description: In the read operations address phase and read-data phase apply 4 signals. 1: ena
+ble 0: disable..*/
+#define SPI_MEM_FREAD_QIO    (BIT(24))
+#define SPI_MEM_FREAD_QIO_M  (BIT(24))
+#define SPI_MEM_FREAD_QIO_V  0x1
+#define SPI_MEM_FREAD_QIO_S  24
+/* SPI_MEM_FREAD_DIO : R/W ;bitpos:[23] ;default: 1'b0 ; */
+/*description: In the read operations address phase and read-data phase apply 2 signals. 1: ena
+ble 0: disable..*/
+#define SPI_MEM_FREAD_DIO    (BIT(23))
+#define SPI_MEM_FREAD_DIO_M  (BIT(23))
+#define SPI_MEM_FREAD_DIO_V  0x1
+#define SPI_MEM_FREAD_DIO_S  23
+/* SPI_MEM_WRSR_2B : R/W ;bitpos:[22] ;default: 1'b0 ; */
+/*description: two bytes data will be written to status register when it is set. 1: enable 0: d
+isable..*/
+#define SPI_MEM_WRSR_2B    (BIT(22))
+#define SPI_MEM_WRSR_2B_M  (BIT(22))
+#define SPI_MEM_WRSR_2B_V  0x1
+#define SPI_MEM_WRSR_2B_S  22
+/* SPI_MEM_WP_REG : R/W ;bitpos:[21] ;default: 1'b1 ; */
+/*description: Write protect signal output when SPI is idle.  1: output high, 0: output low..*/
+#define SPI_MEM_WP_REG    (BIT(21))
+#define SPI_MEM_WP_REG_M  (BIT(21))
+#define SPI_MEM_WP_REG_V  0x1
+#define SPI_MEM_WP_REG_S  21
+/* SPI_MEM_FREAD_QUAD : R/W ;bitpos:[20] ;default: 1'b0 ; */
+/*description: In the read operations read-data phase apply 4 signals. 1: enable 0: disable..*/
+#define SPI_MEM_FREAD_QUAD    (BIT(20))
+#define SPI_MEM_FREAD_QUAD_M  (BIT(20))
+#define SPI_MEM_FREAD_QUAD_V  0x1
+#define SPI_MEM_FREAD_QUAD_S  20
+/* SPI_MEM_D_POL : R/W ;bitpos:[19] ;default: 1'b1 ; */
+/*description: The bit is used to set MOSI line polarity, 1: high 0, low.*/
+#define SPI_MEM_D_POL    (BIT(19))
+#define SPI_MEM_D_POL_M  (BIT(19))
+#define SPI_MEM_D_POL_V  0x1
+#define SPI_MEM_D_POL_S  19
+/* SPI_MEM_Q_POL : R/W ;bitpos:[18] ;default: 1'b1 ; */
+/*description: The bit is used to set MISO line polarity, 1: high 0, low.*/
+#define SPI_MEM_Q_POL    (BIT(18))
+#define SPI_MEM_Q_POL_M  (BIT(18))
+#define SPI_MEM_Q_POL_V  0x1
+#define SPI_MEM_Q_POL_S  18
+/* SPI_MEM_RESANDRES : R/W ;bitpos:[15] ;default: 1'b1 ; */
+/*description: The Device ID is read out to SPI_MEM_RD_STATUS register,  this bit combine with
+spi_mem_flash_res bit. 1: enable 0: disable..*/
+#define SPI_MEM_RESANDRES    (BIT(15))
+#define SPI_MEM_RESANDRES_M  (BIT(15))
+#define SPI_MEM_RESANDRES_V  0x1
+#define SPI_MEM_RESANDRES_S  15
+/* SPI_MEM_FREAD_DUAL : R/W ;bitpos:[14] ;default: 1'b0 ; */
+/*description: In the read operations, read-data phase apply 2 signals. 1: enable 0: disable..*/
+#define SPI_MEM_FREAD_DUAL    (BIT(14))
+#define SPI_MEM_FREAD_DUAL_M  (BIT(14))
+#define SPI_MEM_FREAD_DUAL_V  0x1
+#define SPI_MEM_FREAD_DUAL_S  14
+/* SPI_MEM_FASTRD_MODE : R/W ;bitpos:[13] ;default: 1'b1 ; */
+/*description: This bit enable the bits: SPI_MEM_FREAD_QIO, SPI_MEM_FREAD_DIO, SPI_MEM_FREAD_QO
+UT and SPI_MEM_FREAD_DOUT. 1: enable 0: disable..*/
+#define SPI_MEM_FASTRD_MODE    (BIT(13))
+#define SPI_MEM_FASTRD_MODE_M  (BIT(13))
+#define SPI_MEM_FASTRD_MODE_V  0x1
+#define SPI_MEM_FASTRD_MODE_S  13
+/* SPI_MEM_TX_CRC_EN : HRO ;bitpos:[11] ;default: 1'b0 ; */
+/*description: For SPI1,  enable crc32 when writing encrypted data to flash. 1: enable 0:disabl
+e.*/
+#define SPI_MEM_TX_CRC_EN    (BIT(11))
+#define SPI_MEM_TX_CRC_EN_M  (BIT(11))
+#define SPI_MEM_TX_CRC_EN_V  0x1
+#define SPI_MEM_TX_CRC_EN_S  11
+/* SPI_MEM_FCS_CRC_EN : HRO ;bitpos:[10] ;default: 1'b0 ; */
+/*description: For SPI1,  initialize crc32 module before writing encrypted data to flash. Activ
+e low..*/
+#define SPI_MEM_FCS_CRC_EN    (BIT(10))
+#define SPI_MEM_FCS_CRC_EN_M  (BIT(10))
+#define SPI_MEM_FCS_CRC_EN_V  0x1
+#define SPI_MEM_FCS_CRC_EN_S  10
+/* SPI_MEM_FCMD_OCT : HRO ;bitpos:[9] ;default: 1'b0 ; */
+/*description: Apply 8 signals during command phase 1:enable 0: disable.*/
+#define SPI_MEM_FCMD_OCT    (BIT(9))
+#define SPI_MEM_FCMD_OCT_M  (BIT(9))
+#define SPI_MEM_FCMD_OCT_V  0x1
+#define SPI_MEM_FCMD_OCT_S  9
+/* SPI_MEM_FCMD_QUAD : R/W ;bitpos:[8] ;default: 1'b0 ; */
+/*description: Apply 4 signals during command phase 1:enable 0: disable.*/
+#define SPI_MEM_FCMD_QUAD    (BIT(8))
+#define SPI_MEM_FCMD_QUAD_M  (BIT(8))
+#define SPI_MEM_FCMD_QUAD_V  0x1
+#define SPI_MEM_FCMD_QUAD_S  8
+/* SPI_MEM_FADDR_OCT : HRO ;bitpos:[6] ;default: 1'b0 ; */
+/*description: Apply 8 signals during address phase 1:enable 0: disable.*/
+#define SPI_MEM_FADDR_OCT    (BIT(6))
+#define SPI_MEM_FADDR_OCT_M  (BIT(6))
+#define SPI_MEM_FADDR_OCT_V  0x1
+#define SPI_MEM_FADDR_OCT_S  6
+/* SPI_MEM_FDIN_OCT : HRO ;bitpos:[5] ;default: 1'b0 ; */
+/*description: Apply 8 signals during read-data phase 1:enable 0: disable.*/
+#define SPI_MEM_FDIN_OCT    (BIT(5))
+#define SPI_MEM_FDIN_OCT_M  (BIT(5))
+#define SPI_MEM_FDIN_OCT_V  0x1
+#define SPI_MEM_FDIN_OCT_S  5
+/* SPI_MEM_FDOUT_OCT : HRO ;bitpos:[4] ;default: 1'b0 ; */
+/*description: Apply 8 signals during write-data phase 1:enable 0: disable.*/
+#define SPI_MEM_FDOUT_OCT    (BIT(4))
+#define SPI_MEM_FDOUT_OCT_M  (BIT(4))
+#define SPI_MEM_FDOUT_OCT_V  0x1
+#define SPI_MEM_FDOUT_OCT_S  4
+/* SPI_MEM_FDUMMY_WOUT : R/W ;bitpos:[3] ;default: 1'b1 ; */
+/*description: In an MSPI write data transfer when accesses to flash, the level of SPI_IO[7:0]
+is output by the MSPI controller in the second half part of dummy phase. It is u
+sed to pre-drive flash..*/
+#define SPI_MEM_FDUMMY_WOUT    (BIT(3))
+#define SPI_MEM_FDUMMY_WOUT_M  (BIT(3))
+#define SPI_MEM_FDUMMY_WOUT_V  0x1
+#define SPI_MEM_FDUMMY_WOUT_S  3
+/* SPI_MEM_FDUMMY_RIN : R/W ;bitpos:[2] ;default: 1'b1 ; */
+/*description: In an MSPI read data transfer when accesses to flash, the level of SPI_IO[7:0] i
+s output by the MSPI controller in the first half part of dummy phase. It is use
+d to mask invalid SPI_DQS in the half part of dummy phase..*/
+#define SPI_MEM_FDUMMY_RIN    (BIT(2))
+#define SPI_MEM_FDUMMY_RIN_M  (BIT(2))
+#define SPI_MEM_FDUMMY_RIN_V  0x1
+#define SPI_MEM_FDUMMY_RIN_S  2
+/* SPI_MEM_WDUMMY_ALWAYS_OUT : R/W ;bitpos:[1] ;default: 1'b0 ; */
+/*description: In the dummy phase of an MSPI write data transfer when accesses to flash, the le
+vel of SPI_IO[7:0] is output by the MSPI controller..*/
+#define SPI_MEM_WDUMMY_ALWAYS_OUT    (BIT(1))
+#define SPI_MEM_WDUMMY_ALWAYS_OUT_M  (BIT(1))
+#define SPI_MEM_WDUMMY_ALWAYS_OUT_V  0x1
+#define SPI_MEM_WDUMMY_ALWAYS_OUT_S  1
+/* SPI_MEM_WDUMMY_DQS_ALWAYS_OUT : HRO ;bitpos:[0] ;default: 1'b0 ; */
+/*description: In the dummy phase of an MSPI write data transfer when accesses to flash, the le
+vel of SPI_DQS is output by the MSPI controller..*/
+#define SPI_MEM_WDUMMY_DQS_ALWAYS_OUT    (BIT(0))
+#define SPI_MEM_WDUMMY_DQS_ALWAYS_OUT_M  (BIT(0))
+#define SPI_MEM_WDUMMY_DQS_ALWAYS_OUT_V  0x1
+#define SPI_MEM_WDUMMY_DQS_ALWAYS_OUT_S  0
+
+#define SPI_MEM_CTRL1_REG(i)          (REG_SPI_MEM_BASE(i) + 0xC)
+/* SPI_MEM_TXFIFO_RST : WT ;bitpos:[31] ;default: 1'b0 ; */
+/*description: The synchronous reset signal for SPI0 TX AFIFO and all the AES_MSPI SYNC FIFO to
+ send signals to AXI. Set this bit to reset these FIFO..*/
+#define SPI_MEM_TXFIFO_RST    (BIT(31))
+#define SPI_MEM_TXFIFO_RST_M  (BIT(31))
+#define SPI_MEM_TXFIFO_RST_V  0x1
+#define SPI_MEM_TXFIFO_RST_S  31
+/* SPI_MEM_RXFIFO_RST : WT ;bitpos:[30] ;default: 1'b0 ; */
+/*description: The synchronous reset signal for SPI0 RX AFIFO and all the AES_MSPI SYNC FIFO to
+ receive signals from AXI.  Set this bit to reset these FIFO..*/
+#define SPI_MEM_RXFIFO_RST    (BIT(30))
+#define SPI_MEM_RXFIFO_RST_M  (BIT(30))
+#define SPI_MEM_RXFIFO_RST_V  0x1
+#define SPI_MEM_RXFIFO_RST_S  30
+/* SPI_MEM_FAST_WRITE_EN : R/W ;bitpos:[29] ;default: 1'b1 ; */
+/*description: Set this bit to write data faster, do not wait write data has been stored in tx_
+bus_fifo_l2. It will wait 4*T_clk_ctrl to insure the write data has been stored
+in  tx_bus_fifo_l2..*/
+#define SPI_MEM_FAST_WRITE_EN    (BIT(29))
+#define SPI_MEM_FAST_WRITE_EN_M  (BIT(29))
+#define SPI_MEM_FAST_WRITE_EN_V  0x1
+#define SPI_MEM_FAST_WRITE_EN_S  29
+/* SPI_MEM_DUAL_RAM_EN : HRO ;bitpos:[28] ;default: 1'b0 ; */
+/*description: Set this bit to enable DUAL-RAM mode, EXT_RAM0 and EXT_RAM1 will be accessed at
+the same time..*/
+#define SPI_MEM_DUAL_RAM_EN    (BIT(28))
+#define SPI_MEM_DUAL_RAM_EN_M  (BIT(28))
+#define SPI_MEM_DUAL_RAM_EN_V  0x1
+#define SPI_MEM_DUAL_RAM_EN_S  28
+/* SPI_MEM_RAM0_EN : HRO ;bitpos:[27] ;default: 1'b1 ; */
+/*description: When SPI_MEM_DUAL_RAM_EN is 0 and SPI_MEM_RAM0_EN is 1, only EXT_RAM0 will be ac
+cessed. When SPI_MEM_DUAL_RAM_EN is 0 and SPI_MEM_RAM0_EN is 0, only EXT_RAM1 wi
+ll be accessed. When SPI_MEM_DUAL_RAM_EN is 1,  EXT_RAM0 and EXT_RAM1 will be ac
+cessed at the same time..*/
+#define SPI_MEM_RAM0_EN    (BIT(27))
+#define SPI_MEM_RAM0_EN_M  (BIT(27))
+#define SPI_MEM_RAM0_EN_V  0x1
+#define SPI_MEM_RAM0_EN_S  27
+/* SPI_MEM_AW_SPLICE_EN : HRO ;bitpos:[26] ;default: 1'b0 ; */
+/*description: Set this bit to enable AXI Write Splice-transfer..*/
+#define SPI_MEM_AW_SPLICE_EN    (BIT(26))
+#define SPI_MEM_AW_SPLICE_EN_M  (BIT(26))
+#define SPI_MEM_AW_SPLICE_EN_V  0x1
+#define SPI_MEM_AW_SPLICE_EN_S  26
+/* SPI_MEM_AR_SPLICE_EN : HRO ;bitpos:[25] ;default: 1'b0 ; */
+/*description: Set this bit to enable AXI Read Splice-transfer..*/
+#define SPI_MEM_AR_SPLICE_EN    (BIT(25))
+#define SPI_MEM_AR_SPLICE_EN_M  (BIT(25))
+#define SPI_MEM_AR_SPLICE_EN_V  0x1
+#define SPI_MEM_AR_SPLICE_EN_S  25
+/* SPI_MEM_RRESP_ECC_ERR_EN : R/W ;bitpos:[24] ;default: 1'b0 ; */
+/*description: 1: RRESP is SLV_ERR when there is a ECC error in AXI read data. 0: RRESP is OKAY
+ when there is a ECC error in AXI read data. The ECC error information is record
+ed in SPI_MEM_ECC_ERR_ADDR_REG..*/
+#define SPI_MEM_RRESP_ECC_ERR_EN    (BIT(24))
+#define SPI_MEM_RRESP_ECC_ERR_EN_M  (BIT(24))
+#define SPI_MEM_RRESP_ECC_ERR_EN_V  0x1
+#define SPI_MEM_RRESP_ECC_ERR_EN_S  24
+/* SPI_MEM_AXI_RDATA_BACK_FAST : HRO ;bitpos:[23] ;default: 1'b1 ; */
+/*description: 1: Reply AXI read data to AXI bus when one AXI read beat data is available. 0: R
+eply AXI read data to AXI bus when all the read data is available..*/
+#define SPI_MEM_AXI_RDATA_BACK_FAST    (BIT(23))
+#define SPI_MEM_AXI_RDATA_BACK_FAST_M  (BIT(23))
+#define SPI_MEM_AXI_RDATA_BACK_FAST_V  0x1
+#define SPI_MEM_AXI_RDATA_BACK_FAST_S  23
+/* SPI_MEM_AW_SIZE0_1_SUPPORT_EN : R/W ;bitpos:[22] ;default: 1'b1 ; */
+/*description: 1: MSPI supports AWSIZE 0~3. 0: When AWSIZE 0~1, MSPI reply SLV_ERR..*/
+#define SPI_MEM_AW_SIZE0_1_SUPPORT_EN    (BIT(22))
+#define SPI_MEM_AW_SIZE0_1_SUPPORT_EN_M  (BIT(22))
+#define SPI_MEM_AW_SIZE0_1_SUPPORT_EN_V  0x1
+#define SPI_MEM_AW_SIZE0_1_SUPPORT_EN_S  22
+/* SPI_MEM_AR_SIZE0_1_SUPPORT_EN : R/W ;bitpos:[21] ;default: 1'b1 ; */
+/*description: 1: MSPI supports ARSIZE 0~3. When ARSIZE =0~2, MSPI read address is 4*n and repl
+y the real AXI read data back. 0: When ARSIZE 0~1, MSPI reply SLV_ERR..*/
+#define SPI_MEM_AR_SIZE0_1_SUPPORT_EN    (BIT(21))
+#define SPI_MEM_AR_SIZE0_1_SUPPORT_EN_M  (BIT(21))
+#define SPI_MEM_AR_SIZE0_1_SUPPORT_EN_V  0x1
+#define SPI_MEM_AR_SIZE0_1_SUPPORT_EN_S  21
+/* SPI_MEM_CS_HOLD_DLY_RES : R/W ;bitpos:[11:2] ;default: 10'h3ff ; */
+/*description: After RES/DP/HPM command is sent, SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 5
+12) SPI_CLK cycles..*/
+#define SPI_MEM_CS_HOLD_DLY_RES    0x000003FF
+#define SPI_MEM_CS_HOLD_DLY_RES_M  ((SPI_MEM_CS_HOLD_DLY_RES_V)<<(SPI_MEM_CS_HOLD_DLY_RES_S))
+#define SPI_MEM_CS_HOLD_DLY_RES_V  0x3FF
+#define SPI_MEM_CS_HOLD_DLY_RES_S  2
+/* SPI_MEM_CLK_MODE : R/W ;bitpos:[1:0] ;default: 2'h0 ; */
+/*description: SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delaye
+d one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inacti
+ve 3: SPI clock is alwasy on..*/
+#define SPI_MEM_CLK_MODE    0x00000003
+#define SPI_MEM_CLK_MODE_M  ((SPI_MEM_CLK_MODE_V)<<(SPI_MEM_CLK_MODE_S))
+#define SPI_MEM_CLK_MODE_V  0x3
+#define SPI_MEM_CLK_MODE_S  0
+
+#define SPI_MEM_CTRL2_REG(i)          (REG_SPI_MEM_BASE(i) + 0x10)
+/* SPI_MEM_SYNC_RESET : WT ;bitpos:[31] ;default: 1'b0 ; */
+/*description: The spi0_mst_st and spi0_slv_st will be reset..*/
+#define SPI_MEM_SYNC_RESET    (BIT(31))
+#define SPI_MEM_SYNC_RESET_M  (BIT(31))
+#define SPI_MEM_SYNC_RESET_V  0x1
+#define SPI_MEM_SYNC_RESET_S  31
+/* SPI_MEM_CS_HOLD_DELAY : R/W ;bitpos:[30:25] ;default: 6'd0 ; */
+/*description: These bits are used to set the minimum CS high time tSHSL between SPI burst tran
+sfer when accesses to flash. tSHSL is (SPI_MEM_CS_HOLD_DELAY[5:0] + 1) MSPI core
+ clock cycles..*/
+#define SPI_MEM_CS_HOLD_DELAY    0x0000003F
+#define SPI_MEM_CS_HOLD_DELAY_M  ((SPI_MEM_CS_HOLD_DELAY_V)<<(SPI_MEM_CS_HOLD_DELAY_S))
+#define SPI_MEM_CS_HOLD_DELAY_V  0x3F
+#define SPI_MEM_CS_HOLD_DELAY_S  25
+/* SPI_MEM_SPLIT_TRANS_EN : HRO ;bitpos:[24] ;default: 1'b0 ; */
+/*description: Set this bit to enable SPI0 split one AXI read flash transfer into two SPI trans
+fers when one transfer will cross flash or EXT_RAM page corner, valid no matter
+whether there is an ECC region or not..*/
+#define SPI_MEM_SPLIT_TRANS_EN    (BIT(24))
+#define SPI_MEM_SPLIT_TRANS_EN_M  (BIT(24))
+#define SPI_MEM_SPLIT_TRANS_EN_V  0x1
+#define SPI_MEM_SPLIT_TRANS_EN_S  24
+/* SPI_MEM_ECC_16TO18_BYTE_EN : HRO ;bitpos:[14] ;default: 1'b0 ; */
+/*description: Set this bit to enable SPI0 and SPI1 ECC 16 bytes data with 2 ECC bytes mode whe
+n accesses flash..*/
+#define SPI_MEM_ECC_16TO18_BYTE_EN    (BIT(14))
+#define SPI_MEM_ECC_16TO18_BYTE_EN_M  (BIT(14))
+#define SPI_MEM_ECC_16TO18_BYTE_EN_V  0x1
+#define SPI_MEM_ECC_16TO18_BYTE_EN_S  14
+/* SPI_MEM_ECC_SKIP_PAGE_CORNER : HRO ;bitpos:[13] ;default: 1'b1 ; */
+/*description: 1: SPI0 and SPI1 skip page corner when accesses flash. 0: Not skip page corner w
+hen accesses flash..*/
+#define SPI_MEM_ECC_SKIP_PAGE_CORNER    (BIT(13))
+#define SPI_MEM_ECC_SKIP_PAGE_CORNER_M  (BIT(13))
+#define SPI_MEM_ECC_SKIP_PAGE_CORNER_V  0x1
+#define SPI_MEM_ECC_SKIP_PAGE_CORNER_S  13
+/* SPI_MEM_ECC_CS_HOLD_TIME : HRO ;bitpos:[12:10] ;default: 3'd3 ; */
+/*description: SPI_MEM_CS_HOLD_TIME + SPI_MEM_ECC_CS_HOLD_TIME is the SPI0 CS hold cycle in ECC
+ mode when accessed flash..*/
+#define SPI_MEM_ECC_CS_HOLD_TIME    0x00000007
+#define SPI_MEM_ECC_CS_HOLD_TIME_M  ((SPI_MEM_ECC_CS_HOLD_TIME_V)<<(SPI_MEM_ECC_CS_HOLD_TIME_S))
+#define SPI_MEM_ECC_CS_HOLD_TIME_V  0x7
+#define SPI_MEM_ECC_CS_HOLD_TIME_S  10
+/* SPI_MEM_CS_HOLD_TIME : R/W ;bitpos:[9:5] ;default: 5'h1 ; */
+/*description: SPI CS signal is delayed to inactive by SPI bus clock, this bits are combined wi
+th SPI_MEM_CS_HOLD bit..*/
+#define SPI_MEM_CS_HOLD_TIME    0x0000001F
+#define SPI_MEM_CS_HOLD_TIME_M  ((SPI_MEM_CS_HOLD_TIME_V)<<(SPI_MEM_CS_HOLD_TIME_S))
+#define SPI_MEM_CS_HOLD_TIME_V  0x1F
+#define SPI_MEM_CS_HOLD_TIME_S  5
+/* SPI_MEM_CS_SETUP_TIME : R/W ;bitpos:[4:0] ;default: 5'h1 ; */
+/*description: (cycles-1) of prepare phase by SPI Bus clock, this bits are combined with SPI_ME
+M_CS_SETUP bit..*/
+#define SPI_MEM_CS_SETUP_TIME    0x0000001F
+#define SPI_MEM_CS_SETUP_TIME_M  ((SPI_MEM_CS_SETUP_TIME_V)<<(SPI_MEM_CS_SETUP_TIME_S))
+#define SPI_MEM_CS_SETUP_TIME_V  0x1F
+#define SPI_MEM_CS_SETUP_TIME_S  0
+
+#define SPI_MEM_CLOCK_REG(i)          (REG_SPI_MEM_BASE(i) + 0x14)
+/* SPI_MEM_CLK_EQU_SYSCLK : R/W ;bitpos:[31] ;default: 1'b0 ; */
+/*description: 1: 1-division mode, the frequency of SPI bus clock equals to that of MSPI module
+ clock..*/
+#define SPI_MEM_CLK_EQU_SYSCLK    (BIT(31))
+#define SPI_MEM_CLK_EQU_SYSCLK_M  (BIT(31))
+#define SPI_MEM_CLK_EQU_SYSCLK_V  0x1
+#define SPI_MEM_CLK_EQU_SYSCLK_S  31
+/* SPI_MEM_CLKCNT_N : R/W ;bitpos:[23:16] ;default: 8'h3 ; */
+/*description: In the master mode it is the divider of spi_mem_clk. So spi_mem_clk frequency is
+ system/(spi_mem_clkcnt_N+1).*/
+#define SPI_MEM_CLKCNT_N    0x000000FF
+#define SPI_MEM_CLKCNT_N_M  ((SPI_MEM_CLKCNT_N_V)<<(SPI_MEM_CLKCNT_N_S))
+#define SPI_MEM_CLKCNT_N_V  0xFF
+#define SPI_MEM_CLKCNT_N_S  16
+/* SPI_MEM_CLKCNT_H : R/W ;bitpos:[15:8] ;default: 8'h1 ; */
+/*description: In the master mode it must be floor((spi_mem_clkcnt_N+1)/2-1)..*/
+#define SPI_MEM_CLKCNT_H    0x000000FF
+#define SPI_MEM_CLKCNT_H_M  ((SPI_MEM_CLKCNT_H_V)<<(SPI_MEM_CLKCNT_H_S))
+#define SPI_MEM_CLKCNT_H_V  0xFF
+#define SPI_MEM_CLKCNT_H_S  8
+/* SPI_MEM_CLKCNT_L : R/W ;bitpos:[7:0] ;default: 8'h3 ; */
+/*description: In the master mode it must be equal to spi_mem_clkcnt_N..*/
+#define SPI_MEM_CLKCNT_L    0x000000FF
+#define SPI_MEM_CLKCNT_L_M  ((SPI_MEM_CLKCNT_L_V)<<(SPI_MEM_CLKCNT_L_S))
+#define SPI_MEM_CLKCNT_L_V  0xFF
+#define SPI_MEM_CLKCNT_L_S  0
+
+#define SPI_MEM_USER_REG(i)          (REG_SPI_MEM_BASE(i) + 0x18)
+/* SPI_MEM_USR_COMMAND : R/W ;bitpos:[31] ;default: 1'b1 ; */
+/*description: This bit enable the command phase of an operation..*/
+#define SPI_MEM_USR_COMMAND    (BIT(31))
+#define SPI_MEM_USR_COMMAND_M  (BIT(31))
+#define SPI_MEM_USR_COMMAND_V  0x1
+#define SPI_MEM_USR_COMMAND_S  31
+/* SPI_MEM_USR_ADDR : R/W ;bitpos:[30] ;default: 1'b0 ; */
+/*description: This bit enable the address phase of an operation..*/
+#define SPI_MEM_USR_ADDR    (BIT(30))
+#define SPI_MEM_USR_ADDR_M  (BIT(30))
+#define SPI_MEM_USR_ADDR_V  0x1
+#define SPI_MEM_USR_ADDR_S  30
+/* SPI_MEM_USR_DUMMY : R/W ;bitpos:[29] ;default: 1'b0 ; */
+/*description: This bit enable the dummy phase of an operation..*/
+#define SPI_MEM_USR_DUMMY    (BIT(29))
+#define SPI_MEM_USR_DUMMY_M  (BIT(29))
+#define SPI_MEM_USR_DUMMY_V  0x1
+#define SPI_MEM_USR_DUMMY_S  29
+/* SPI_MEM_USR_MISO : R/W ;bitpos:[28] ;default: 1'b0 ; */
+/*description: This bit enable the read-data phase of an operation..*/
+#define SPI_MEM_USR_MISO    (BIT(28))
+#define SPI_MEM_USR_MISO_M  (BIT(28))
+#define SPI_MEM_USR_MISO_V  0x1
+#define SPI_MEM_USR_MISO_S  28
+/* SPI_MEM_USR_MOSI : R/W ;bitpos:[27] ;default: 1'b0 ; */
+/*description: This bit enable the write-data phase of an operation..*/
+#define SPI_MEM_USR_MOSI    (BIT(27))
+#define SPI_MEM_USR_MOSI_M  (BIT(27))
+#define SPI_MEM_USR_MOSI_V  0x1
+#define SPI_MEM_USR_MOSI_S  27
+/* SPI_MEM_USR_DUMMY_IDLE : R/W ;bitpos:[26] ;default: 1'b0 ; */
+/*description: spi clock is disable in dummy phase when the bit is enable..*/
+#define SPI_MEM_USR_DUMMY_IDLE    (BIT(26))
+#define SPI_MEM_USR_DUMMY_IDLE_M  (BIT(26))
+#define SPI_MEM_USR_DUMMY_IDLE_V  0x1
+#define SPI_MEM_USR_DUMMY_IDLE_S  26
+/* SPI_MEM_USR_MOSI_HIGHPART : HRO ;bitpos:[25] ;default: 1'b0 ; */
+/*description: write-data phase only access to high-part of the buffer spi_mem_w8~spi_mem_w15.
+1: enable 0: disable..*/
+#define SPI_MEM_USR_MOSI_HIGHPART    (BIT(25))
+#define SPI_MEM_USR_MOSI_HIGHPART_M  (BIT(25))
+#define SPI_MEM_USR_MOSI_HIGHPART_V  0x1
+#define SPI_MEM_USR_MOSI_HIGHPART_S  25
+/* SPI_MEM_USR_MISO_HIGHPART : HRO ;bitpos:[24] ;default: 1'b0 ; */
+/*description: read-data phase only access to high-part of the buffer spi_mem_w8~spi_mem_w15. 1
+: enable 0: disable..*/
+#define SPI_MEM_USR_MISO_HIGHPART    (BIT(24))
+#define SPI_MEM_USR_MISO_HIGHPART_M  (BIT(24))
+#define SPI_MEM_USR_MISO_HIGHPART_V  0x1
+#define SPI_MEM_USR_MISO_HIGHPART_S  24
+/* SPI_MEM_FWRITE_QIO : R/W ;bitpos:[15] ;default: 1'b0 ; */
+/*description: In the write operations address phase and read-data phase apply 4 signals..*/
+#define SPI_MEM_FWRITE_QIO    (BIT(15))
+#define SPI_MEM_FWRITE_QIO_M  (BIT(15))
+#define SPI_MEM_FWRITE_QIO_V  0x1
+#define SPI_MEM_FWRITE_QIO_S  15
+/* SPI_MEM_FWRITE_DIO : R/W ;bitpos:[14] ;default: 1'b0 ; */
+/*description: In the write operations address phase and read-data phase apply 2 signals..*/
+#define SPI_MEM_FWRITE_DIO    (BIT(14))
+#define SPI_MEM_FWRITE_DIO_M  (BIT(14))
+#define SPI_MEM_FWRITE_DIO_V  0x1
+#define SPI_MEM_FWRITE_DIO_S  14
+/* SPI_MEM_FWRITE_QUAD : R/W ;bitpos:[13] ;default: 1'b0 ; */
+/*description: In the write operations read-data phase apply 4 signals.*/
+#define SPI_MEM_FWRITE_QUAD    (BIT(13))
+#define SPI_MEM_FWRITE_QUAD_M  (BIT(13))
+#define SPI_MEM_FWRITE_QUAD_V  0x1
+#define SPI_MEM_FWRITE_QUAD_S  13
+/* SPI_MEM_FWRITE_DUAL : R/W ;bitpos:[12] ;default: 1'b0 ; */
+/*description: In the write operations read-data phase apply 2 signals.*/
+#define SPI_MEM_FWRITE_DUAL    (BIT(12))
+#define SPI_MEM_FWRITE_DUAL_M  (BIT(12))
+#define SPI_MEM_FWRITE_DUAL_V  0x1
+#define SPI_MEM_FWRITE_DUAL_S  12
+/* SPI_MEM_CK_OUT_EDGE : R/W ;bitpos:[9] ;default: 1'b0 ; */
+/*description: The bit combined with SPI_MEM_CK_IDLE_EDGE bit to control SPI clock mode 0~3..*/
+#define SPI_MEM_CK_OUT_EDGE    (BIT(9))
+#define SPI_MEM_CK_OUT_EDGE_M  (BIT(9))
+#define SPI_MEM_CK_OUT_EDGE_V  0x1
+#define SPI_MEM_CK_OUT_EDGE_S  9
+/* SPI_MEM_CS_SETUP : R/W ;bitpos:[7] ;default: 1'b0 ; */
+/*description: spi cs is enable when spi is in  prepare  phase. 1: enable 0: disable..*/
+#define SPI_MEM_CS_SETUP    (BIT(7))
+#define SPI_MEM_CS_SETUP_M  (BIT(7))
+#define SPI_MEM_CS_SETUP_V  0x1
+#define SPI_MEM_CS_SETUP_S  7
+/* SPI_MEM_CS_HOLD : R/W ;bitpos:[6] ;default: 1'b0 ; */
+/*description: spi cs keep low when spi is in  done  phase. 1: enable 0: disable..*/
+#define SPI_MEM_CS_HOLD    (BIT(6))
+#define SPI_MEM_CS_HOLD_M  (BIT(6))
+#define SPI_MEM_CS_HOLD_V  0x1
+#define SPI_MEM_CS_HOLD_S  6
+
+#define SPI_MEM_USER1_REG(i)          (REG_SPI_MEM_BASE(i) + 0x1C)
+/* SPI_MEM_USR_ADDR_BITLEN : R/W ;bitpos:[31:26] ;default: 6'd23 ; */
+/*description: The length in bits of address phase. The register value shall be (bit_num-1)..*/
+#define SPI_MEM_USR_ADDR_BITLEN    0x0000003F
+#define SPI_MEM_USR_ADDR_BITLEN_M  ((SPI_MEM_USR_ADDR_BITLEN_V)<<(SPI_MEM_USR_ADDR_BITLEN_S))
+#define SPI_MEM_USR_ADDR_BITLEN_V  0x3F
+#define SPI_MEM_USR_ADDR_BITLEN_S  26
+/* SPI_MEM_USR_DBYTELEN : HRO ;bitpos:[8:6] ;default: 3'd1 ; */
+/*description: SPI0 USR_CMD read or write data byte length -1.*/
+#define SPI_MEM_USR_DBYTELEN    0x00000007
+#define SPI_MEM_USR_DBYTELEN_M  ((SPI_MEM_USR_DBYTELEN_V)<<(SPI_MEM_USR_DBYTELEN_S))
+#define SPI_MEM_USR_DBYTELEN_V  0x7
+#define SPI_MEM_USR_DBYTELEN_S  6
+/* SPI_MEM_USR_DUMMY_CYCLELEN : R/W ;bitpos:[5:0] ;default: 6'd7 ; */
+/*description: The length in spi_mem_clk cycles of dummy phase. The register value shall be (cy
+cle_num-1)..*/
+#define SPI_MEM_USR_DUMMY_CYCLELEN    0x0000003F
+#define SPI_MEM_USR_DUMMY_CYCLELEN_M  ((SPI_MEM_USR_DUMMY_CYCLELEN_V)<<(SPI_MEM_USR_DUMMY_CYCLELEN_S))
+#define SPI_MEM_USR_DUMMY_CYCLELEN_V  0x3F
+#define SPI_MEM_USR_DUMMY_CYCLELEN_S  0
+
+#define SPI_MEM_USER2_REG(i)          (REG_SPI_MEM_BASE(i) + 0x20)
+/* SPI_MEM_USR_COMMAND_BITLEN : R/W ;bitpos:[31:28] ;default: 4'd7 ; */
+/*description: The length in bits of command phase. The register value shall be (bit_num-1).*/
+#define SPI_MEM_USR_COMMAND_BITLEN    0x0000000F
+#define SPI_MEM_USR_COMMAND_BITLEN_M  ((SPI_MEM_USR_COMMAND_BITLEN_V)<<(SPI_MEM_USR_COMMAND_BITLEN_S))
+#define SPI_MEM_USR_COMMAND_BITLEN_V  0xF
+#define SPI_MEM_USR_COMMAND_BITLEN_S  28
+/* SPI_MEM_USR_COMMAND_VALUE : R/W ;bitpos:[15:0] ;default: 16'b0 ; */
+/*description: The value of  command..*/
+#define SPI_MEM_USR_COMMAND_VALUE    0x0000FFFF
+#define SPI_MEM_USR_COMMAND_VALUE_M  ((SPI_MEM_USR_COMMAND_VALUE_V)<<(SPI_MEM_USR_COMMAND_VALUE_S))
+#define SPI_MEM_USR_COMMAND_VALUE_V  0xFFFF
+#define SPI_MEM_USR_COMMAND_VALUE_S  0
+
+#define SPI_MEM_MOSI_DLEN_REG(i)          (REG_SPI_MEM_BASE(i) + 0x24)
+/* SPI_MEM_USR_MOSI_DBITLEN : R/W ;bitpos:[9:0] ;default: 10'h0 ; */
+/*description: The length in bits of write-data. The register value shall be (bit_num-1)..*/
+#define SPI_MEM_USR_MOSI_DBITLEN    0x000003FF
+#define SPI_MEM_USR_MOSI_DBITLEN_M  ((SPI_MEM_USR_MOSI_DBITLEN_V)<<(SPI_MEM_USR_MOSI_DBITLEN_S))
+#define SPI_MEM_USR_MOSI_DBITLEN_V  0x3FF
+#define SPI_MEM_USR_MOSI_DBITLEN_S  0
+
+#define SPI_MEM_MISO_DLEN_REG(i)          (REG_SPI_MEM_BASE(i) + 0x28)
+/* SPI_MEM_USR_MISO_DBITLEN : R/W ;bitpos:[9:0] ;default: 10'h0 ; */
+/*description: The length in bits of  read-data. The register value shall be (bit_num-1)..*/
+#define SPI_MEM_USR_MISO_DBITLEN    0x000003FF
+#define SPI_MEM_USR_MISO_DBITLEN_M  ((SPI_MEM_USR_MISO_DBITLEN_V)<<(SPI_MEM_USR_MISO_DBITLEN_S))
+#define SPI_MEM_USR_MISO_DBITLEN_V  0x3FF
+#define SPI_MEM_USR_MISO_DBITLEN_S  0
+
+#define SPI_MEM_RD_STATUS_REG(i)          (REG_SPI_MEM_BASE(i) + 0x2C)
+/* SPI_MEM_WB_MODE : R/W ;bitpos:[23:16] ;default: 8'h00 ; */
+/*description: Mode bits in the flash fast read mode  it is combined with spi_mem_fastrd_mode b
+it..*/
+#define SPI_MEM_WB_MODE    0x000000FF
+#define SPI_MEM_WB_MODE_M  ((SPI_MEM_WB_MODE_V)<<(SPI_MEM_WB_MODE_S))
+#define SPI_MEM_WB_MODE_V  0xFF
+#define SPI_MEM_WB_MODE_S  16
+/* SPI_MEM_STATUS : R/W/SS ;bitpos:[15:0] ;default: 16'b0 ; */
+/*description: The value is stored when set spi_mem_flash_rdsr bit and spi_mem_flash_res bit..*/
+#define SPI_MEM_STATUS    0x0000FFFF
+#define SPI_MEM_STATUS_M  ((SPI_MEM_STATUS_V)<<(SPI_MEM_STATUS_S))
+#define SPI_MEM_STATUS_V  0xFFFF
+#define SPI_MEM_STATUS_S  0
+
+#define SPI_MEM_MISC_REG(i)          (REG_SPI_MEM_BASE(i) + 0x34)
+/* SPI_MEM_CS_KEEP_ACTIVE : R/W ;bitpos:[10] ;default: 1'b0 ; */
+/*description: SPI_CS line keep low when the bit is set..*/
+#define SPI_MEM_CS_KEEP_ACTIVE    (BIT(10))
+#define SPI_MEM_CS_KEEP_ACTIVE_M  (BIT(10))
+#define SPI_MEM_CS_KEEP_ACTIVE_V  0x1
+#define SPI_MEM_CS_KEEP_ACTIVE_S  10
+/* SPI_MEM_CK_IDLE_EDGE : R/W ;bitpos:[9] ;default: 1'b0 ; */
+/*description: 1: SPI_CLK line is high when idle     0: spi clk line is low when idle.*/
+#define SPI_MEM_CK_IDLE_EDGE    (BIT(9))
+#define SPI_MEM_CK_IDLE_EDGE_M  (BIT(9))
+#define SPI_MEM_CK_IDLE_EDGE_V  0x1
+#define SPI_MEM_CK_IDLE_EDGE_S  9
+/* SPI_MEM_SSUB_PIN : HRO ;bitpos:[8] ;default: 1'b0 ; */
+/*description: For SPI0,  sram is connected to SUBPINs..*/
+#define SPI_MEM_SSUB_PIN    (BIT(8))
+#define SPI_MEM_SSUB_PIN_M  (BIT(8))
+#define SPI_MEM_SSUB_PIN_V  0x1
+#define SPI_MEM_SSUB_PIN_S  8
+/* SPI_MEM_FSUB_PIN : HRO ;bitpos:[7] ;default: 1'b0 ; */
+/*description: For SPI0,  flash is connected to SUBPINs..*/
+#define SPI_MEM_FSUB_PIN    (BIT(7))
+#define SPI_MEM_FSUB_PIN_M  (BIT(7))
+#define SPI_MEM_FSUB_PIN_V  0x1
+#define SPI_MEM_FSUB_PIN_S  7
+/* SPI_MEM_CS1_DIS : R/W ;bitpos:[1] ;default: 1'b1 ; */
+/*description: SPI_CS1 pin enable, 1: disable SPI_CS1, 0: SPI_CS1 pin is active to select SPI d
+evice, such as flash, external RAM and so on..*/
+#define SPI_MEM_CS1_DIS    (BIT(1))
+#define SPI_MEM_CS1_DIS_M  (BIT(1))
+#define SPI_MEM_CS1_DIS_V  0x1
+#define SPI_MEM_CS1_DIS_S  1
+/* SPI_MEM_CS0_DIS : R/W ;bitpos:[0] ;default: 1'b0 ; */
+/*description: SPI_CS0 pin enable, 1: disable SPI_CS0, 0: SPI_CS0 pin is active to select SPI d
+evice, such as flash, external RAM and so on..*/
+#define SPI_MEM_CS0_DIS    (BIT(0))
+#define SPI_MEM_CS0_DIS_M  (BIT(0))
+#define SPI_MEM_CS0_DIS_V  0x1
+#define SPI_MEM_CS0_DIS_S  0
+
+#define SPI_MEM_TX_CRC_REG(i)          (REG_SPI_MEM_BASE(i) + 0x38)
+/* SPI_MEM_TX_CRC_DATA : RO ;bitpos:[31:0] ;default: 32'hffffffff ; */
+/*description: For SPI1, the value of crc32..*/
+#define SPI_MEM_TX_CRC_DATA    0xFFFFFFFF
+#define SPI_MEM_TX_CRC_DATA_M  ((SPI_MEM_TX_CRC_DATA_V)<<(SPI_MEM_TX_CRC_DATA_S))
+#define SPI_MEM_TX_CRC_DATA_V  0xFFFFFFFF
+#define SPI_MEM_TX_CRC_DATA_S  0
+
+#define SPI_MEM_CACHE_FCTRL_REG(i)          (REG_SPI_MEM_BASE(i) + 0x3C)
+/* SPI_MEM_CLOSE_AXI_INF_EN : R/W ;bitpos:[31] ;default: 1'b1 ; */
+/*description: Set this bit to close AXI read/write transfer to MSPI, which means that only SLV
+_ERR will be replied to BRESP/RRESP..*/
+#define SPI_MEM_CLOSE_AXI_INF_EN    (BIT(31))
+#define SPI_MEM_CLOSE_AXI_INF_EN_M  (BIT(31))
+#define SPI_MEM_CLOSE_AXI_INF_EN_V  0x1
+#define SPI_MEM_CLOSE_AXI_INF_EN_S  31
+/* SPI_MEM_SAME_AW_AR_ADDR_CHK_EN : HRO ;bitpos:[30] ;default: 1'b1 ; */
+/*description: Set this bit to check AXI read/write the same address region..*/
+#define SPI_MEM_SAME_AW_AR_ADDR_CHK_EN    (BIT(30))
+#define SPI_MEM_SAME_AW_AR_ADDR_CHK_EN_M  (BIT(30))
+#define SPI_MEM_SAME_AW_AR_ADDR_CHK_EN_V  0x1
+#define SPI_MEM_SAME_AW_AR_ADDR_CHK_EN_S  30
+/* SPI_MEM_FADDR_QUAD : R/W ;bitpos:[8] ;default: 1'b0 ; */
+/*description: For SPI0 flash, address phase apply 4 signals. 1: enable 0: disable.  The bit is
+ the same with spi_mem_fread_qio..*/
+#define SPI_MEM_FADDR_QUAD    (BIT(8))
+#define SPI_MEM_FADDR_QUAD_M  (BIT(8))
+#define SPI_MEM_FADDR_QUAD_V  0x1
+#define SPI_MEM_FADDR_QUAD_S  8
+/* SPI_MEM_FDOUT_QUAD : R/W ;bitpos:[7] ;default: 1'b0 ; */
+/*description: For SPI0 flash, dout phase apply 4 signals. 1: enable 0: disable.  The bit is th
+e same with spi_mem_fread_qio..*/
+#define SPI_MEM_FDOUT_QUAD    (BIT(7))
+#define SPI_MEM_FDOUT_QUAD_M  (BIT(7))
+#define SPI_MEM_FDOUT_QUAD_V  0x1
+#define SPI_MEM_FDOUT_QUAD_S  7
+/* SPI_MEM_FDIN_QUAD : R/W ;bitpos:[6] ;default: 1'b0 ; */
+/*description: For SPI0 flash, din phase apply 4 signals. 1: enable 0: disable.  The bit is the
+ same with spi_mem_fread_qio..*/
+#define SPI_MEM_FDIN_QUAD    (BIT(6))
+#define SPI_MEM_FDIN_QUAD_M  (BIT(6))
+#define SPI_MEM_FDIN_QUAD_V  0x1
+#define SPI_MEM_FDIN_QUAD_S  6
+/* SPI_MEM_FADDR_DUAL : R/W ;bitpos:[5] ;default: 1'b0 ; */
+/*description: For SPI0 flash, address phase apply 2 signals. 1: enable 0: disable.  The bit is
+ the same with spi_mem_fread_dio..*/
+#define SPI_MEM_FADDR_DUAL    (BIT(5))
+#define SPI_MEM_FADDR_DUAL_M  (BIT(5))
+#define SPI_MEM_FADDR_DUAL_V  0x1
+#define SPI_MEM_FADDR_DUAL_S  5
+/* SPI_MEM_FDOUT_DUAL : R/W ;bitpos:[4] ;default: 1'b0 ; */
+/*description: For SPI0 flash, dout phase apply 2 signals. 1: enable 0: disable. The bit is the
+ same with spi_mem_fread_dio..*/
+#define SPI_MEM_FDOUT_DUAL    (BIT(4))
+#define SPI_MEM_FDOUT_DUAL_M  (BIT(4))
+#define SPI_MEM_FDOUT_DUAL_V  0x1
+#define SPI_MEM_FDOUT_DUAL_S  4
+/* SPI_MEM_FDIN_DUAL : R/W ;bitpos:[3] ;default: 1'b0 ; */
+/*description: For SPI0 flash, din phase apply 2 signals. 1: enable 0: disable. The bit is the
+same with spi_mem_fread_dio..*/
+#define SPI_MEM_FDIN_DUAL    (BIT(3))
+#define SPI_MEM_FDIN_DUAL_M  (BIT(3))
+#define SPI_MEM_FDIN_DUAL_V  0x1
+#define SPI_MEM_FDIN_DUAL_S  3
+/* SPI_MEM_CACHE_FLASH_USR_CMD : R/W ;bitpos:[2] ;default: 1'b0 ; */
+/*description: For SPI0,  cache  read flash for user define command, 1: enable, 0:disable..*/
+#define SPI_MEM_CACHE_FLASH_USR_CMD    (BIT(2))
+#define SPI_MEM_CACHE_FLASH_USR_CMD_M  (BIT(2))
+#define SPI_MEM_CACHE_FLASH_USR_CMD_V  0x1
+#define SPI_MEM_CACHE_FLASH_USR_CMD_S  2
+/* SPI_MEM_CACHE_USR_ADDR_4BYTE : R/W ;bitpos:[1] ;default: 1'b0 ; */
+/*description: For SPI0,  cache  read flash with 4 bytes address, 1: enable, 0:disable..*/
+#define SPI_MEM_CACHE_USR_ADDR_4BYTE    (BIT(1))
+#define SPI_MEM_CACHE_USR_ADDR_4BYTE_M  (BIT(1))
+#define SPI_MEM_CACHE_USR_ADDR_4BYTE_V  0x1
+#define SPI_MEM_CACHE_USR_ADDR_4BYTE_S  1
+/* SPI_MEM_AXI_REQ_EN : R/W ;bitpos:[0] ;default: 1'b0 ; */
+/*description: For SPI0, AXI master access enable, 1: enable, 0:disable..*/
+#define SPI_MEM_AXI_REQ_EN    (BIT(0))
+#define SPI_MEM_AXI_REQ_EN_M  (BIT(0))
+#define SPI_MEM_AXI_REQ_EN_V  0x1
+#define SPI_MEM_AXI_REQ_EN_S  0
+
+#define SPI_MEM_CACHE_SCTRL_REG(i)          (REG_SPI_MEM_BASE(i) + 0x40)
+/* SPI_MEM_SRAM_WDUMMY_CYCLELEN : HRO ;bitpos:[27:22] ;default: 6'b1 ; */
+/*description: For SPI0, In the external RAM mode, it is the length in bits of write dummy phas
+e. The register value shall be (bit_num-1)..*/
+#define SPI_MEM_SRAM_WDUMMY_CYCLELEN    0x0000003F
+#define SPI_MEM_SRAM_WDUMMY_CYCLELEN_M  ((SPI_MEM_SRAM_WDUMMY_CYCLELEN_V)<<(SPI_MEM_SRAM_WDUMMY_CYCLELEN_S))
+#define SPI_MEM_SRAM_WDUMMY_CYCLELEN_V  0x3F
+#define SPI_MEM_SRAM_WDUMMY_CYCLELEN_S  22
+/* SPI_MEM_SRAM_OCT : HRO ;bitpos:[21] ;default: 1'b0 ; */
+/*description: reserved.*/
+#define SPI_MEM_SRAM_OCT    (BIT(21))
+#define SPI_MEM_SRAM_OCT_M  (BIT(21))
+#define SPI_MEM_SRAM_OCT_V  0x1
+#define SPI_MEM_SRAM_OCT_S  21
+/* SPI_MEM_CACHE_SRAM_USR_WCMD : HRO ;bitpos:[20] ;default: 1'b1 ; */
+/*description: For SPI0, In the external RAM mode cache write sram for user define command.*/
+#define SPI_MEM_CACHE_SRAM_USR_WCMD    (BIT(20))
+#define SPI_MEM_CACHE_SRAM_USR_WCMD_M  (BIT(20))
+#define SPI_MEM_CACHE_SRAM_USR_WCMD_V  0x1
+#define SPI_MEM_CACHE_SRAM_USR_WCMD_S  20
+/* SPI_MEM_SRAM_ADDR_BITLEN : HRO ;bitpos:[19:14] ;default: 6'd23 ; */
+/*description: For SPI0, In the external RAM mode, it is the length in bits of address phase. T
+he register value shall be (bit_num-1)..*/
+#define SPI_MEM_SRAM_ADDR_BITLEN    0x0000003F
+#define SPI_MEM_SRAM_ADDR_BITLEN_M  ((SPI_MEM_SRAM_ADDR_BITLEN_V)<<(SPI_MEM_SRAM_ADDR_BITLEN_S))
+#define SPI_MEM_SRAM_ADDR_BITLEN_V  0x3F
+#define SPI_MEM_SRAM_ADDR_BITLEN_S  14
+/* SPI_MEM_SRAM_RDUMMY_CYCLELEN : HRO ;bitpos:[11:6] ;default: 6'b1 ; */
+/*description: For SPI0, In the external RAM mode, it is the length in bits of read dummy phase
+. The register value shall be (bit_num-1)..*/
+#define SPI_MEM_SRAM_RDUMMY_CYCLELEN    0x0000003F
+#define SPI_MEM_SRAM_RDUMMY_CYCLELEN_M  ((SPI_MEM_SRAM_RDUMMY_CYCLELEN_V)<<(SPI_MEM_SRAM_RDUMMY_CYCLELEN_S))
+#define SPI_MEM_SRAM_RDUMMY_CYCLELEN_V  0x3F
+#define SPI_MEM_SRAM_RDUMMY_CYCLELEN_S  6
+/* SPI_MEM_CACHE_SRAM_USR_RCMD : HRO ;bitpos:[5] ;default: 1'b1 ; */
+/*description: For SPI0, In the external RAM mode cache read external RAM for user define comma
+nd..*/
+#define SPI_MEM_CACHE_SRAM_USR_RCMD    (BIT(5))
+#define SPI_MEM_CACHE_SRAM_USR_RCMD_M  (BIT(5))
+#define SPI_MEM_CACHE_SRAM_USR_RCMD_V  0x1
+#define SPI_MEM_CACHE_SRAM_USR_RCMD_S  5
+/* SPI_MEM_USR_RD_SRAM_DUMMY : HRO ;bitpos:[4] ;default: 1'b1 ; */
+/*description: For SPI0, In the external RAM mode, it is the enable bit of dummy phase for read
+ operations..*/
+#define SPI_MEM_USR_RD_SRAM_DUMMY    (BIT(4))
+#define SPI_MEM_USR_RD_SRAM_DUMMY_M  (BIT(4))
+#define SPI_MEM_USR_RD_SRAM_DUMMY_V  0x1
+#define SPI_MEM_USR_RD_SRAM_DUMMY_S  4
+/* SPI_MEM_USR_WR_SRAM_DUMMY : HRO ;bitpos:[3] ;default: 1'b0 ; */
+/*description: For SPI0, In the external RAM mode, it is the enable bit of dummy phase for writ
+e operations..*/
+#define SPI_MEM_USR_WR_SRAM_DUMMY    (BIT(3))
+#define SPI_MEM_USR_WR_SRAM_DUMMY_M  (BIT(3))
+#define SPI_MEM_USR_WR_SRAM_DUMMY_V  0x1
+#define SPI_MEM_USR_WR_SRAM_DUMMY_S  3
+/* SPI_MEM_USR_SRAM_QIO : HRO ;bitpos:[2] ;default: 1'b0 ; */
+/*description: For SPI0, In the external RAM mode, spi quad I/O mode enable, 1: enable, 0:disab
+le.*/
+#define SPI_MEM_USR_SRAM_QIO    (BIT(2))
+#define SPI_MEM_USR_SRAM_QIO_M  (BIT(2))
+#define SPI_MEM_USR_SRAM_QIO_V  0x1
+#define SPI_MEM_USR_SRAM_QIO_S  2
+/* SPI_MEM_USR_SRAM_DIO : HRO ;bitpos:[1] ;default: 1'b0 ; */
+/*description: For SPI0, In the external RAM mode, spi dual I/O mode enable, 1: enable, 0:disab
+le.*/
+#define SPI_MEM_USR_SRAM_DIO    (BIT(1))
+#define SPI_MEM_USR_SRAM_DIO_M  (BIT(1))
+#define SPI_MEM_USR_SRAM_DIO_V  0x1
+#define SPI_MEM_USR_SRAM_DIO_S  1
+/* SPI_MEM_CACHE_USR_SADDR_4BYTE : HRO ;bitpos:[0] ;default: 1'b0 ; */
+/*description: For SPI0, In the external RAM mode, cache read flash with 4 bytes command, 1: en
+able, 0:disable..*/
+#define SPI_MEM_CACHE_USR_SADDR_4BYTE    (BIT(0))
+#define SPI_MEM_CACHE_USR_SADDR_4BYTE_M  (BIT(0))
+#define SPI_MEM_CACHE_USR_SADDR_4BYTE_V  0x1
+#define SPI_MEM_CACHE_USR_SADDR_4BYTE_S  0
+
+#define SPI_MEM_SRAM_CMD_REG(i)          (REG_SPI_MEM_BASE(i) + 0x44)
+/* SPI_MEM_SMEM_DATA_IE_ALWAYS_ON : HRO ;bitpos:[31] ;default: 1'b1 ; */
+/*description: When accesses to external RAM, 1: the IE signals of pads connected to SPI_IO[7:0
+] are always 1. 0: Others..*/
+#define SPI_MEM_SMEM_DATA_IE_ALWAYS_ON    (BIT(31))
+#define SPI_MEM_SMEM_DATA_IE_ALWAYS_ON_M  (BIT(31))
+#define SPI_MEM_SMEM_DATA_IE_ALWAYS_ON_V  0x1
+#define SPI_MEM_SMEM_DATA_IE_ALWAYS_ON_S  31
+/* SPI_MEM_SMEM_DQS_IE_ALWAYS_ON : HRO ;bitpos:[30] ;default: 1'b1 ; */
+/*description: When accesses to external RAM, 1: the IE signals of pads connected to SPI_DQS ar
+e always 1. 0: Others..*/
+#define SPI_MEM_SMEM_DQS_IE_ALWAYS_ON    (BIT(30))
+#define SPI_MEM_SMEM_DQS_IE_ALWAYS_ON_M  (BIT(30))
+#define SPI_MEM_SMEM_DQS_IE_ALWAYS_ON_V  0x1
+#define SPI_MEM_SMEM_DQS_IE_ALWAYS_ON_S  30
+/* SPI_MEM_SMEM_WDUMMY_ALWAYS_OUT : HRO ;bitpos:[25] ;default: 1'b0 ; */
+/*description: In the dummy phase of an MSPI write data transfer when accesses to external RAM,
+ the level of SPI_IO[7:0] is output by the MSPI controller..*/
+#define SPI_MEM_SMEM_WDUMMY_ALWAYS_OUT    (BIT(25))
+#define SPI_MEM_SMEM_WDUMMY_ALWAYS_OUT_M  (BIT(25))
+#define SPI_MEM_SMEM_WDUMMY_ALWAYS_OUT_V  0x1
+#define SPI_MEM_SMEM_WDUMMY_ALWAYS_OUT_S  25
+/* SPI_MEM_SMEM_WDUMMY_DQS_ALWAYS_OUT : HRO ;bitpos:[24] ;default: 1'b0 ; */
+/*description: In the dummy phase of an MSPI write data transfer when accesses to external RAM,
+ the level of SPI_DQS is output by the MSPI controller..*/
+#define SPI_MEM_SMEM_WDUMMY_DQS_ALWAYS_OUT    (BIT(24))
+#define SPI_MEM_SMEM_WDUMMY_DQS_ALWAYS_OUT_M  (BIT(24))
+#define SPI_MEM_SMEM_WDUMMY_DQS_ALWAYS_OUT_V  0x1
+#define SPI_MEM_SMEM_WDUMMY_DQS_ALWAYS_OUT_S  24
+/* SPI_MEM_SDUMMY_WOUT : HRO ;bitpos:[23] ;default: 1'b0 ; */
+/*description: In the dummy phase of a MSPI write data transfer when accesses to external RAM,
+the signal level of SPI bus is output by the MSPI controller..*/
+#define SPI_MEM_SDUMMY_WOUT    (BIT(23))
+#define SPI_MEM_SDUMMY_WOUT_M  (BIT(23))
+#define SPI_MEM_SDUMMY_WOUT_V  0x1
+#define SPI_MEM_SDUMMY_WOUT_S  23
+/* SPI_MEM_SDUMMY_RIN : R/W ;bitpos:[22] ;default: 1'b1 ; */
+/*description: In the dummy phase of a MSPI read data transfer when accesses to external RAM, t
+he signal level of SPI bus is output by the MSPI controller..*/
+#define SPI_MEM_SDUMMY_RIN    (BIT(22))
+#define SPI_MEM_SDUMMY_RIN_M  (BIT(22))
+#define SPI_MEM_SDUMMY_RIN_V  0x1
+#define SPI_MEM_SDUMMY_RIN_S  22
+/* SPI_MEM_SCMD_OCT : HRO ;bitpos:[21] ;default: 1'b0 ; */
+/*description: For SPI0 external RAM , cmd phase apply 8 signals. 1: enable 0: disable..*/
+#define SPI_MEM_SCMD_OCT    (BIT(21))
+#define SPI_MEM_SCMD_OCT_M  (BIT(21))
+#define SPI_MEM_SCMD_OCT_V  0x1
+#define SPI_MEM_SCMD_OCT_S  21
+/* SPI_MEM_SADDR_OCT : HRO ;bitpos:[20] ;default: 1'b0 ; */
+/*description: For SPI0 external RAM , address phase apply 4 signals. 1: enable 0: disable..*/
+#define SPI_MEM_SADDR_OCT    (BIT(20))
+#define SPI_MEM_SADDR_OCT_M  (BIT(20))
+#define SPI_MEM_SADDR_OCT_V  0x1
+#define SPI_MEM_SADDR_OCT_S  20
+/* SPI_MEM_SDOUT_OCT : HRO ;bitpos:[19] ;default: 1'b0 ; */
+/*description: For SPI0 external RAM , dout phase apply 8 signals. 1: enable 0: disable..*/
+#define SPI_MEM_SDOUT_OCT    (BIT(19))
+#define SPI_MEM_SDOUT_OCT_M  (BIT(19))
+#define SPI_MEM_SDOUT_OCT_V  0x1
+#define SPI_MEM_SDOUT_OCT_S  19
+/* SPI_MEM_SDIN_OCT : HRO ;bitpos:[18] ;default: 1'b0 ; */
+/*description: For SPI0 external RAM , din phase apply 8 signals. 1: enable 0: disable..*/
+#define SPI_MEM_SDIN_OCT    (BIT(18))
+#define SPI_MEM_SDIN_OCT_M  (BIT(18))
+#define SPI_MEM_SDIN_OCT_V  0x1
+#define SPI_MEM_SDIN_OCT_S  18
+/* SPI_MEM_SCMD_QUAD : HRO ;bitpos:[17] ;default: 1'b0 ; */
+/*description: For SPI0 external RAM , cmd phase apply 4 signals. 1: enable 0: disable. The bit
+ is the same with spi_mem_usr_sram_qio..*/
+#define SPI_MEM_SCMD_QUAD    (BIT(17))
+#define SPI_MEM_SCMD_QUAD_M  (BIT(17))
+#define SPI_MEM_SCMD_QUAD_V  0x1
+#define SPI_MEM_SCMD_QUAD_S  17
+/* SPI_MEM_SADDR_QUAD : HRO ;bitpos:[16] ;default: 1'b0 ; */
+/*description: For SPI0 external RAM , address phase apply 4 signals. 1: enable 0: disable. The
+ bit is the same with spi_mem_usr_sram_qio..*/
+#define SPI_MEM_SADDR_QUAD    (BIT(16))
+#define SPI_MEM_SADDR_QUAD_M  (BIT(16))
+#define SPI_MEM_SADDR_QUAD_V  0x1
+#define SPI_MEM_SADDR_QUAD_S  16
+/* SPI_MEM_SDOUT_QUAD : HRO ;bitpos:[15] ;default: 1'b0 ; */
+/*description: For SPI0 external RAM , dout phase apply 4 signals. 1: enable 0: disable. The bi
+t is the same with spi_mem_usr_sram_qio..*/
+#define SPI_MEM_SDOUT_QUAD    (BIT(15))
+#define SPI_MEM_SDOUT_QUAD_M  (BIT(15))
+#define SPI_MEM_SDOUT_QUAD_V  0x1
+#define SPI_MEM_SDOUT_QUAD_S  15
+/* SPI_MEM_SDIN_QUAD : HRO ;bitpos:[14] ;default: 1'b0 ; */
+/*description: For SPI0 external RAM , din phase apply 4 signals. 1: enable 0: disable. The bit
+ is the same with spi_mem_usr_sram_qio..*/
+#define SPI_MEM_SDIN_QUAD    (BIT(14))
+#define SPI_MEM_SDIN_QUAD_M  (BIT(14))
+#define SPI_MEM_SDIN_QUAD_V  0x1
+#define SPI_MEM_SDIN_QUAD_S  14
+/* SPI_MEM_SADDR_DUAL : HRO ;bitpos:[12] ;default: 1'b0 ; */
+/*description: For SPI0 external RAM , address phase apply 2 signals. 1: enable 0: disable. The
+ bit is the same with spi_mem_usr_sram_dio..*/
+#define SPI_MEM_SADDR_DUAL    (BIT(12))
+#define SPI_MEM_SADDR_DUAL_M  (BIT(12))
+#define SPI_MEM_SADDR_DUAL_V  0x1
+#define SPI_MEM_SADDR_DUAL_S  12
+/* SPI_MEM_SDOUT_DUAL : HRO ;bitpos:[11] ;default: 1'b0 ; */
+/*description: For SPI0 external RAM , dout phase apply 2 signals. 1: enable 0: disable. The bi
+t is the same with spi_mem_usr_sram_dio..*/
+#define SPI_MEM_SDOUT_DUAL    (BIT(11))
+#define SPI_MEM_SDOUT_DUAL_M  (BIT(11))
+#define SPI_MEM_SDOUT_DUAL_V  0x1
+#define SPI_MEM_SDOUT_DUAL_S  11
+/* SPI_MEM_SDIN_DUAL : HRO ;bitpos:[10] ;default: 1'b0 ; */
+/*description: For SPI0 external RAM , din phase apply 2 signals. 1: enable 0: disable. The bit
+ is the same with spi_mem_usr_sram_dio..*/
+#define SPI_MEM_SDIN_DUAL    (BIT(10))
+#define SPI_MEM_SDIN_DUAL_M  (BIT(10))
+#define SPI_MEM_SDIN_DUAL_V  0x1
+#define SPI_MEM_SDIN_DUAL_S  10
+/* SPI_MEM_SWB_MODE : HRO ;bitpos:[9:2] ;default: 8'b0 ; */
+/*description: Mode bits in the external RAM fast read mode  it is combined with spi_mem_fastrd
+_mode bit..*/
+#define SPI_MEM_SWB_MODE    0x000000FF
+#define SPI_MEM_SWB_MODE_M  ((SPI_MEM_SWB_MODE_V)<<(SPI_MEM_SWB_MODE_S))
+#define SPI_MEM_SWB_MODE_V  0xFF
+#define SPI_MEM_SWB_MODE_S  2
+/* SPI_MEM_SCLK_MODE : HRO ;bitpos:[1:0] ;default: 2'd0 ; */
+/*description: SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delaye
+d one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inacti
+ve 3: SPI clock is always on..*/
+#define SPI_MEM_SCLK_MODE    0x00000003
+#define SPI_MEM_SCLK_MODE_M  ((SPI_MEM_SCLK_MODE_V)<<(SPI_MEM_SCLK_MODE_S))
+#define SPI_MEM_SCLK_MODE_V  0x3
+#define SPI_MEM_SCLK_MODE_S  0
+
+#define SPI_MEM_SRAM_DRD_CMD_REG(i)          (REG_SPI_MEM_BASE(i) + 0x48)
+/* SPI_MEM_CACHE_SRAM_USR_RD_CMD_BITLEN : HRO ;bitpos:[31:28] ;default: 4'h0 ; */
+/*description: For SPI0,When cache mode is enable it is the length in bits of command phase for
+ sram. The register value shall be (bit_num-1)..*/
+#define SPI_MEM_CACHE_SRAM_USR_RD_CMD_BITLEN    0x0000000F
+#define SPI_MEM_CACHE_SRAM_USR_RD_CMD_BITLEN_M  ((SPI_MEM_CACHE_SRAM_USR_RD_CMD_BITLEN_V)<<(SPI_MEM_CACHE_SRAM_USR_RD_CMD_BITLEN_S))
+#define SPI_MEM_CACHE_SRAM_USR_RD_CMD_BITLEN_V  0xF
+#define SPI_MEM_CACHE_SRAM_USR_RD_CMD_BITLEN_S  28
+/* SPI_MEM_CACHE_SRAM_USR_RD_CMD_VALUE : HRO ;bitpos:[15:0] ;default: 16'h0 ; */
+/*description: For SPI0,When cache mode is enable it is the read command value of command phase
+ for sram..*/
+#define SPI_MEM_CACHE_SRAM_USR_RD_CMD_VALUE    0x0000FFFF
+#define SPI_MEM_CACHE_SRAM_USR_RD_CMD_VALUE_M  ((SPI_MEM_CACHE_SRAM_USR_RD_CMD_VALUE_V)<<(SPI_MEM_CACHE_SRAM_USR_RD_CMD_VALUE_S))
+#define SPI_MEM_CACHE_SRAM_USR_RD_CMD_VALUE_V  0xFFFF
+#define SPI_MEM_CACHE_SRAM_USR_RD_CMD_VALUE_S  0
+
+#define SPI_MEM_SRAM_DWR_CMD_REG(i)          (REG_SPI_MEM_BASE(i) + 0x4C)
+/* SPI_MEM_CACHE_SRAM_USR_WR_CMD_BITLEN : HRO ;bitpos:[31:28] ;default: 4'h0 ; */
+/*description: For SPI0,When cache mode is enable it is the in bits of command phase  for sram.
+ The register value shall be (bit_num-1)..*/
+#define SPI_MEM_CACHE_SRAM_USR_WR_CMD_BITLEN    0x0000000F
+#define SPI_MEM_CACHE_SRAM_USR_WR_CMD_BITLEN_M  ((SPI_MEM_CACHE_SRAM_USR_WR_CMD_BITLEN_V)<<(SPI_MEM_CACHE_SRAM_USR_WR_CMD_BITLEN_S))
+#define SPI_MEM_CACHE_SRAM_USR_WR_CMD_BITLEN_V  0xF
+#define SPI_MEM_CACHE_SRAM_USR_WR_CMD_BITLEN_S  28
+/* SPI_MEM_CACHE_SRAM_USR_WR_CMD_VALUE : HRO ;bitpos:[15:0] ;default: 16'h0 ; */
+/*description: For SPI0,When cache mode is enable it is the write command value of command phas
+e for sram..*/
+#define SPI_MEM_CACHE_SRAM_USR_WR_CMD_VALUE    0x0000FFFF
+#define SPI_MEM_CACHE_SRAM_USR_WR_CMD_VALUE_M  ((SPI_MEM_CACHE_SRAM_USR_WR_CMD_VALUE_V)<<(SPI_MEM_CACHE_SRAM_USR_WR_CMD_VALUE_S))
+#define SPI_MEM_CACHE_SRAM_USR_WR_CMD_VALUE_V  0xFFFF
+#define SPI_MEM_CACHE_SRAM_USR_WR_CMD_VALUE_S  0
+
+#define SPI_MEM_SRAM_CLK_REG(i)          (REG_SPI_MEM_BASE(i) + 0x50)
+/* SPI_MEM_SCLK_EQU_SYSCLK : HRO ;bitpos:[31] ;default: 1'b0 ; */
+/*description: For SPI0 external RAM  interface, 1: spi_mem_clk is eqaul to system 0: spi_mem_c
+lk is divided from system clock..*/
+#define SPI_MEM_SCLK_EQU_SYSCLK    (BIT(31))
+#define SPI_MEM_SCLK_EQU_SYSCLK_M  (BIT(31))
+#define SPI_MEM_SCLK_EQU_SYSCLK_V  0x1
+#define SPI_MEM_SCLK_EQU_SYSCLK_S  31
+/* SPI_MEM_SCLKCNT_N : HRO ;bitpos:[23:16] ;default: 8'h3 ; */
+/*description: For SPI0 external RAM  interface, it is the divider of spi_mem_clk. So spi_mem_c
+lk frequency is system/(spi_mem_clkcnt_N+1).*/
+#define SPI_MEM_SCLKCNT_N    0x000000FF
+#define SPI_MEM_SCLKCNT_N_M  ((SPI_MEM_SCLKCNT_N_V)<<(SPI_MEM_SCLKCNT_N_S))
+#define SPI_MEM_SCLKCNT_N_V  0xFF
+#define SPI_MEM_SCLKCNT_N_S  16
+/* SPI_MEM_SCLKCNT_H : HRO ;bitpos:[15:8] ;default: 8'h1 ; */
+/*description: For SPI0 external RAM  interface, it must be floor((spi_mem_clkcnt_N+1)/2-1)..*/
+#define SPI_MEM_SCLKCNT_H    0x000000FF
+#define SPI_MEM_SCLKCNT_H_M  ((SPI_MEM_SCLKCNT_H_V)<<(SPI_MEM_SCLKCNT_H_S))
+#define SPI_MEM_SCLKCNT_H_V  0xFF
+#define SPI_MEM_SCLKCNT_H_S  8
+/* SPI_MEM_SCLKCNT_L : HRO ;bitpos:[7:0] ;default: 8'h3 ; */
+/*description: For SPI0 external RAM  interface, it must be equal to spi_mem_clkcnt_N..*/
+#define SPI_MEM_SCLKCNT_L    0x000000FF
+#define SPI_MEM_SCLKCNT_L_M  ((SPI_MEM_SCLKCNT_L_V)<<(SPI_MEM_SCLKCNT_L_S))
+#define SPI_MEM_SCLKCNT_L_V  0xFF
+#define SPI_MEM_SCLKCNT_L_S  0
+
+#define SPI_MEM_FSM_REG(i)          (REG_SPI_MEM_BASE(i) + 0x54)
+/* SPI_MEM_LOCK_DELAY_TIME : R/W ;bitpos:[11:7] ;default: 5'd4 ; */
+/*description: The lock delay time of SPI0/1 arbiter by spi0_slv_st, after PER is sent by SPI1..*/
+#define SPI_MEM_LOCK_DELAY_TIME    0x0000001F
+#define SPI_MEM_LOCK_DELAY_TIME_M  ((SPI_MEM_LOCK_DELAY_TIME_V)<<(SPI_MEM_LOCK_DELAY_TIME_S))
+#define SPI_MEM_LOCK_DELAY_TIME_V  0x1F
+#define SPI_MEM_LOCK_DELAY_TIME_S  7
+
+#define SPI_MEM_W0_REG(i)          (REG_SPI_MEM_BASE(i) + 0x58)
+/* SPI_MEM_BUF0 : R/W/SS ;bitpos:[31:0] ;default: 32'b0 ; */
+/*description: data buffer.*/
+#define SPI_MEM_BUF0    0xFFFFFFFF
+#define SPI_MEM_BUF0_M  ((SPI_MEM_BUF0_V)<<(SPI_MEM_BUF0_S))
+#define SPI_MEM_BUF0_V  0xFFFFFFFF
+#define SPI_MEM_BUF0_S  0
+
+#define SPI_MEM_W1_REG(i)          (REG_SPI_MEM_BASE(i) + 0x5C)
+/* SPI_MEM_BUF1 : R/W/SS ;bitpos:[31:0] ;default: 32'b0 ; */
+/*description: data buffer.*/
+#define SPI_MEM_BUF1    0xFFFFFFFF
+#define SPI_MEM_BUF1_M  ((SPI_MEM_BUF1_V)<<(SPI_MEM_BUF1_S))
+#define SPI_MEM_BUF1_V  0xFFFFFFFF
+#define SPI_MEM_BUF1_S  0
+
+#define SPI_MEM_W2_REG(i)          (REG_SPI_MEM_BASE(i) + 0x60)
+/* SPI_MEM_BUF2 : R/W/SS ;bitpos:[31:0] ;default: 32'b0 ; */
+/*description: data buffer.*/
+#define SPI_MEM_BUF2    0xFFFFFFFF
+#define SPI_MEM_BUF2_M  ((SPI_MEM_BUF2_V)<<(SPI_MEM_BUF2_S))
+#define SPI_MEM_BUF2_V  0xFFFFFFFF
+#define SPI_MEM_BUF2_S  0
+
+#define SPI_MEM_W3_REG(i)          (REG_SPI_MEM_BASE(i) + 0x64)
+/* SPI_MEM_BUF3 : R/W/SS ;bitpos:[31:0] ;default: 32'b0 ; */
+/*description: data buffer.*/
+#define SPI_MEM_BUF3    0xFFFFFFFF
+#define SPI_MEM_BUF3_M  ((SPI_MEM_BUF3_V)<<(SPI_MEM_BUF3_S))
+#define SPI_MEM_BUF3_V  0xFFFFFFFF
+#define SPI_MEM_BUF3_S  0
+
+#define SPI_MEM_W4_REG(i)          (REG_SPI_MEM_BASE(i) + 0x68)
+/* SPI_MEM_BUF4 : R/W/SS ;bitpos:[31:0] ;default: 32'b0 ; */
+/*description: data buffer.*/
+#define SPI_MEM_BUF4    0xFFFFFFFF
+#define SPI_MEM_BUF4_M  ((SPI_MEM_BUF4_V)<<(SPI_MEM_BUF4_S))
+#define SPI_MEM_BUF4_V  0xFFFFFFFF
+#define SPI_MEM_BUF4_S  0
+
+#define SPI_MEM_W5_REG(i)          (REG_SPI_MEM_BASE(i) + 0x6C)
+/* SPI_MEM_BUF5 : R/W/SS ;bitpos:[31:0] ;default: 32'b0 ; */
+/*description: data buffer.*/
+#define SPI_MEM_BUF5    0xFFFFFFFF
+#define SPI_MEM_BUF5_M  ((SPI_MEM_BUF5_V)<<(SPI_MEM_BUF5_S))
+#define SPI_MEM_BUF5_V  0xFFFFFFFF
+#define SPI_MEM_BUF5_S  0
+
+#define SPI_MEM_W6_REG(i)          (REG_SPI_MEM_BASE(i) + 0x70)
+/* SPI_MEM_BUF6 : R/W/SS ;bitpos:[31:0] ;default: 32'b0 ; */
+/*description: data buffer.*/
+#define SPI_MEM_BUF6    0xFFFFFFFF
+#define SPI_MEM_BUF6_M  ((SPI_MEM_BUF6_V)<<(SPI_MEM_BUF6_S))
+#define SPI_MEM_BUF6_V  0xFFFFFFFF
+#define SPI_MEM_BUF6_S  0
+
+#define SPI_MEM_W7_REG(i)          (REG_SPI_MEM_BASE(i) + 0x74)
+/* SPI_MEM_BUF7 : R/W/SS ;bitpos:[31:0] ;default: 32'b0 ; */
+/*description: data buffer.*/
+#define SPI_MEM_BUF7    0xFFFFFFFF
+#define SPI_MEM_BUF7_M  ((SPI_MEM_BUF7_V)<<(SPI_MEM_BUF7_S))
+#define SPI_MEM_BUF7_V  0xFFFFFFFF
+#define SPI_MEM_BUF7_S  0
+
+#define SPI_MEM_W8_REG(i)          (REG_SPI_MEM_BASE(i) + 0x78)
+/* SPI_MEM_BUF8 : R/W/SS ;bitpos:[31:0] ;default: 32'b0 ; */
+/*description: data buffer.*/
+#define SPI_MEM_BUF8    0xFFFFFFFF
+#define SPI_MEM_BUF8_M  ((SPI_MEM_BUF8_V)<<(SPI_MEM_BUF8_S))
+#define SPI_MEM_BUF8_V  0xFFFFFFFF
+#define SPI_MEM_BUF8_S  0
+
+#define SPI_MEM_W9_REG(i)          (REG_SPI_MEM_BASE(i) + 0x7C)
+/* SPI_MEM_BUF9 : R/W/SS ;bitpos:[31:0] ;default: 32'b0 ; */
+/*description: data buffer.*/
+#define SPI_MEM_BUF9    0xFFFFFFFF
+#define SPI_MEM_BUF9_M  ((SPI_MEM_BUF9_V)<<(SPI_MEM_BUF9_S))
+#define SPI_MEM_BUF9_V  0xFFFFFFFF
+#define SPI_MEM_BUF9_S  0
+
+#define SPI_MEM_W10_REG(i)          (REG_SPI_MEM_BASE(i) + 0x80)
+/* SPI_MEM_BUF10 : R/W/SS ;bitpos:[31:0] ;default: 32'b0 ; */
+/*description: data buffer.*/
+#define SPI_MEM_BUF10    0xFFFFFFFF
+#define SPI_MEM_BUF10_M  ((SPI_MEM_BUF10_V)<<(SPI_MEM_BUF10_S))
+#define SPI_MEM_BUF10_V  0xFFFFFFFF
+#define SPI_MEM_BUF10_S  0
+
+#define SPI_MEM_W11_REG(i)          (REG_SPI_MEM_BASE(i) + 0x84)
+/* SPI_MEM_BUF11 : R/W/SS ;bitpos:[31:0] ;default: 32'b0 ; */
+/*description: data buffer.*/
+#define SPI_MEM_BUF11    0xFFFFFFFF
+#define SPI_MEM_BUF11_M  ((SPI_MEM_BUF11_V)<<(SPI_MEM_BUF11_S))
+#define SPI_MEM_BUF11_V  0xFFFFFFFF
+#define SPI_MEM_BUF11_S  0
+
+#define SPI_MEM_W12_REG(i)          (REG_SPI_MEM_BASE(i) + 0x88)
+/* SPI_MEM_BUF12 : R/W/SS ;bitpos:[31:0] ;default: 32'b0 ; */
+/*description: data buffer.*/
+#define SPI_MEM_BUF12    0xFFFFFFFF
+#define SPI_MEM_BUF12_M  ((SPI_MEM_BUF12_V)<<(SPI_MEM_BUF12_S))
+#define SPI_MEM_BUF12_V  0xFFFFFFFF
+#define SPI_MEM_BUF12_S  0
+
+#define SPI_MEM_W13_REG(i)          (REG_SPI_MEM_BASE(i) + 0x8C)
+/* SPI_MEM_BUF13 : R/W/SS ;bitpos:[31:0] ;default: 32'b0 ; */
+/*description: data buffer.*/
+#define SPI_MEM_BUF13    0xFFFFFFFF
+#define SPI_MEM_BUF13_M  ((SPI_MEM_BUF13_V)<<(SPI_MEM_BUF13_S))
+#define SPI_MEM_BUF13_V  0xFFFFFFFF
+#define SPI_MEM_BUF13_S  0
+
+#define SPI_MEM_W14_REG(i)          (REG_SPI_MEM_BASE(i) + 0x90)
+/* SPI_MEM_BUF14 : R/W/SS ;bitpos:[31:0] ;default: 32'b0 ; */
+/*description: data buffer.*/
+#define SPI_MEM_BUF14    0xFFFFFFFF
+#define SPI_MEM_BUF14_M  ((SPI_MEM_BUF14_V)<<(SPI_MEM_BUF14_S))
+#define SPI_MEM_BUF14_V  0xFFFFFFFF
+#define SPI_MEM_BUF14_S  0
+
+#define SPI_MEM_W15_REG(i)          (REG_SPI_MEM_BASE(i) + 0x94)
+/* SPI_MEM_BUF15 : R/W/SS ;bitpos:[31:0] ;default: 32'b0 ; */
+/*description: data buffer.*/
+#define SPI_MEM_BUF15    0xFFFFFFFF
+#define SPI_MEM_BUF15_M  ((SPI_MEM_BUF15_V)<<(SPI_MEM_BUF15_S))
+#define SPI_MEM_BUF15_V  0xFFFFFFFF
+#define SPI_MEM_BUF15_S  0
+
+#define SPI_MEM_FLASH_WAITI_CTRL_REG(i)          (REG_SPI_MEM_BASE(i) + 0x98)
+/* SPI_MEM_WAITI_CMD : R/W ;bitpos:[31:16] ;default: 16'h05 ; */
+/*description: The command value to wait flash idle(RDSR)..*/
+#define SPI_MEM_WAITI_CMD    0x0000FFFF
+#define SPI_MEM_WAITI_CMD_M  ((SPI_MEM_WAITI_CMD_V)<<(SPI_MEM_WAITI_CMD_S))
+#define SPI_MEM_WAITI_CMD_V  0xFFFF
+#define SPI_MEM_WAITI_CMD_S  16
+/* SPI_MEM_WAITI_DUMMY_CYCLELEN : R/W ;bitpos:[15:10] ;default: 6'h0 ; */
+/*description: The dummy cycle length when wait flash idle(RDSR)..*/
+#define SPI_MEM_WAITI_DUMMY_CYCLELEN    0x0000003F
+#define SPI_MEM_WAITI_DUMMY_CYCLELEN_M  ((SPI_MEM_WAITI_DUMMY_CYCLELEN_V)<<(SPI_MEM_WAITI_DUMMY_CYCLELEN_S))
+#define SPI_MEM_WAITI_DUMMY_CYCLELEN_V  0x3F
+#define SPI_MEM_WAITI_DUMMY_CYCLELEN_S  10
+/* SPI_MEM_WAITI_CMD_2B : R/W ;bitpos:[9] ;default: 1'h0 ; */
+/*description: 1:The wait idle command bit length is 16. 0: The wait idle command bit length is
+ 8..*/
+#define SPI_MEM_WAITI_CMD_2B    (BIT(9))
+#define SPI_MEM_WAITI_CMD_2B_M  (BIT(9))
+#define SPI_MEM_WAITI_CMD_2B_V  0x1
+#define SPI_MEM_WAITI_CMD_2B_S  9
+/* SPI_MEM_WAITI_ADDR_CYCLELEN : R/W ;bitpos:[4:3] ;default: 2'b0 ; */
+/*description: When SPI_MEM_WAITI_ADDR_EN is set, the  cycle length of sent out address is (SPI
+_MEM_WAITI_ADDR_CYCLELEN[1:0] + 1) SPI  bus clock cycles. It is not active when
+SPI_MEM_WAITI_ADDR_EN is cleared..*/
+#define SPI_MEM_WAITI_ADDR_CYCLELEN    0x00000003
+#define SPI_MEM_WAITI_ADDR_CYCLELEN_M  ((SPI_MEM_WAITI_ADDR_CYCLELEN_V)<<(SPI_MEM_WAITI_ADDR_CYCLELEN_S))
+#define SPI_MEM_WAITI_ADDR_CYCLELEN_V  0x3
+#define SPI_MEM_WAITI_ADDR_CYCLELEN_S  3
+/* SPI_MEM_WAITI_ADDR_EN : R/W ;bitpos:[2] ;default: 1'b0 ; */
+/*description: 1: Output  address 0 in RDSR or read SUS command transfer. 0: Do not send out ad
+dress in RDSR or read SUS command transfer..*/
+#define SPI_MEM_WAITI_ADDR_EN    (BIT(2))
+#define SPI_MEM_WAITI_ADDR_EN_M  (BIT(2))
+#define SPI_MEM_WAITI_ADDR_EN_V  0x1
+#define SPI_MEM_WAITI_ADDR_EN_S  2
+/* SPI_MEM_WAITI_DUMMY : R/W ;bitpos:[1] ;default: 1'b0 ; */
+/*description: The dummy phase enable when wait flash idle (RDSR).*/
+#define SPI_MEM_WAITI_DUMMY    (BIT(1))
+#define SPI_MEM_WAITI_DUMMY_M  (BIT(1))
+#define SPI_MEM_WAITI_DUMMY_V  0x1
+#define SPI_MEM_WAITI_DUMMY_S  1
+/* SPI_MEM_WAITI_EN : R/W ;bitpos:[0] ;default: 1'b1 ; */
+/*description: 1: The hardware will wait idle after SE/PP/WRSR automatically, and hardware auto
+ Suspend/Resume can be enabled. 0: The functions of hardware wait idle and auto
+Suspend/Resume are not supported..*/
+#define SPI_MEM_WAITI_EN    (BIT(0))
+#define SPI_MEM_WAITI_EN_M  (BIT(0))
+#define SPI_MEM_WAITI_EN_V  0x1
+#define SPI_MEM_WAITI_EN_S  0
+
+#define SPI_MEM_FLASH_SUS_CTRL_REG(i)          (REG_SPI_MEM_BASE(i) + 0x9C)
+/* SPI_MEM_SUS_TIMEOUT_CNT : R/W ;bitpos:[31:25] ;default: 7'h4 ; */
+/*description: When SPI1 checks SUS/SUS1/SUS2 bits fail for SPI_MEM_SUS_TIMEOUT_CNT[6:0] times,
+ it will be treated as check pass..*/
+#define SPI_MEM_SUS_TIMEOUT_CNT    0x0000007F
+#define SPI_MEM_SUS_TIMEOUT_CNT_M  ((SPI_MEM_SUS_TIMEOUT_CNT_V)<<(SPI_MEM_SUS_TIMEOUT_CNT_S))
+#define SPI_MEM_SUS_TIMEOUT_CNT_V  0x7F
+#define SPI_MEM_SUS_TIMEOUT_CNT_S  25
+/* SPI_MEM_PES_END_EN : R/W ;bitpos:[24] ;default: 1'b0 ; */
+/*description: 1: Both WIP and SUS/SUS1/SUS2 bits should be checked to insure the suspend statu
+s of flash. 0: Only need to check WIP is 0..*/
+#define SPI_MEM_PES_END_EN    (BIT(24))
+#define SPI_MEM_PES_END_EN_M  (BIT(24))
+#define SPI_MEM_PES_END_EN_V  0x1
+#define SPI_MEM_PES_END_EN_S  24
+/* SPI_MEM_PER_END_EN : R/W ;bitpos:[23] ;default: 1'b0 ; */
+/*description: 1: Both WIP and SUS/SUS1/SUS2 bits should be checked to insure the resume status
+ of flash. 0: Only need to check WIP is 0..*/
+#define SPI_MEM_PER_END_EN    (BIT(23))
+#define SPI_MEM_PER_END_EN_M  (BIT(23))
+#define SPI_MEM_PER_END_EN_V  0x1
+#define SPI_MEM_PER_END_EN_S  23
+/* SPI_MEM_FMEM_RD_SUS_2B : R/W ;bitpos:[22] ;default: 1'b0 ; */
+/*description: 1: Read two bytes when check flash SUS/SUS1/SUS2 status bit. 0:  Read one byte w
+hen check flash SUS/SUS1/SUS2 status bit.*/
+#define SPI_MEM_FMEM_RD_SUS_2B    (BIT(22))
+#define SPI_MEM_FMEM_RD_SUS_2B_M  (BIT(22))
+#define SPI_MEM_FMEM_RD_SUS_2B_V  0x1
+#define SPI_MEM_FMEM_RD_SUS_2B_S  22
+/* SPI_MEM_PESR_END_MSK : R/W ;bitpos:[21:6] ;default: 16'h80 ; */
+/*description: The mask value when check SUS/SUS1/SUS2 status bit. If the read status value is
+status_in[15:0](only status_in[7:0] is valid when only one byte of data is read
+out, status_in[15:0] is valid when two bytes of data are read out), SUS/SUS1/SUS
+2 = status_in[15:0]^ SPI_MEM_PESR_END_MSK[15:0]..*/
+#define SPI_MEM_PESR_END_MSK    0x0000FFFF
+#define SPI_MEM_PESR_END_MSK_M  ((SPI_MEM_PESR_END_MSK_V)<<(SPI_MEM_PESR_END_MSK_S))
+#define SPI_MEM_PESR_END_MSK_V  0xFFFF
+#define SPI_MEM_PESR_END_MSK_S  6
+/* SPI_MEM_FLASH_PES_EN : R/W ;bitpos:[5] ;default: 1'b0 ; */
+/*description: Set this bit to enable Auto-suspending function..*/
+#define SPI_MEM_FLASH_PES_EN    (BIT(5))
+#define SPI_MEM_FLASH_PES_EN_M  (BIT(5))
+#define SPI_MEM_FLASH_PES_EN_V  0x1
+#define SPI_MEM_FLASH_PES_EN_S  5
+/* SPI_MEM_PES_PER_EN : R/W ;bitpos:[4] ;default: 1'b0 ; */
+/*description: Set this bit to enable PES end triggers PER transfer option. If this bit is 0, a
+pplication should send PER after PES is done..*/
+#define SPI_MEM_PES_PER_EN    (BIT(4))
+#define SPI_MEM_PES_PER_EN_M  (BIT(4))
+#define SPI_MEM_PES_PER_EN_V  0x1
+#define SPI_MEM_PES_PER_EN_S  4
+/* SPI_MEM_FLASH_PES_WAIT_EN : R/W ;bitpos:[3] ;default: 1'b0 ; */
+/*description: 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 or *128) SPI_CLK cycles after
+program erase suspend command is sent. 0: SPI1 does not wait after program erase
+ suspend command is sent..*/
+#define SPI_MEM_FLASH_PES_WAIT_EN    (BIT(3))
+#define SPI_MEM_FLASH_PES_WAIT_EN_M  (BIT(3))
+#define SPI_MEM_FLASH_PES_WAIT_EN_V  0x1
+#define SPI_MEM_FLASH_PES_WAIT_EN_S  3
+/* SPI_MEM_FLASH_PER_WAIT_EN : R/W ;bitpos:[2] ;default: 1'b0 ; */
+/*description: 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 or *128) SPI_CLK cycles after
+program erase resume command is sent. 0: SPI1 does not wait after program erase
+resume command is sent..*/
+#define SPI_MEM_FLASH_PER_WAIT_EN    (BIT(2))
+#define SPI_MEM_FLASH_PER_WAIT_EN_M  (BIT(2))
+#define SPI_MEM_FLASH_PER_WAIT_EN_V  0x1
+#define SPI_MEM_FLASH_PER_WAIT_EN_S  2
+/* SPI_MEM_FLASH_PES : R/W/SC ;bitpos:[1] ;default: 1'b0 ; */
+/*description: program erase suspend bit, program erase suspend operation will be triggered whe
+n the bit is set. The bit will be cleared once the operation done.1: enable 0: d
+isable..*/
+#define SPI_MEM_FLASH_PES    (BIT(1))
+#define SPI_MEM_FLASH_PES_M  (BIT(1))
+#define SPI_MEM_FLASH_PES_V  0x1
+#define SPI_MEM_FLASH_PES_S  1
+/* SPI_MEM_FLASH_PER : R/W/SC ;bitpos:[0] ;default: 1'b0 ; */
+/*description: program erase resume bit, program erase suspend operation will be triggered when
+ the bit is set. The bit will be cleared once the operation done.1: enable 0: di
+sable..*/
+#define SPI_MEM_FLASH_PER    (BIT(0))
+#define SPI_MEM_FLASH_PER_M  (BIT(0))
+#define SPI_MEM_FLASH_PER_V  0x1
+#define SPI_MEM_FLASH_PER_S  0
+
+#define SPI_MEM_FLASH_SUS_CMD_REG(i)          (REG_SPI_MEM_BASE(i) + 0xA0)
+/* SPI_MEM_WAIT_PESR_COMMAND : R/W ;bitpos:[31:16] ;default: 16'h05 ; */
+/*description: Flash SUS/SUS1/SUS2 status bit read command. The command should be sent when SUS
+/SUS1/SUS2 bit should be checked to insure the suspend or resume status of flash
+..*/
+#define SPI_MEM_WAIT_PESR_COMMAND    0x0000FFFF
+#define SPI_MEM_WAIT_PESR_COMMAND_M  ((SPI_MEM_WAIT_PESR_COMMAND_V)<<(SPI_MEM_WAIT_PESR_COMMAND_S))
+#define SPI_MEM_WAIT_PESR_COMMAND_V  0xFFFF
+#define SPI_MEM_WAIT_PESR_COMMAND_S  16
+/* SPI_MEM_FLASH_PES_COMMAND : R/W ;bitpos:[15:0] ;default: 16'h7575 ; */
+/*description: Program/Erase suspend command..*/
+#define SPI_MEM_FLASH_PES_COMMAND    0x0000FFFF
+#define SPI_MEM_FLASH_PES_COMMAND_M  ((SPI_MEM_FLASH_PES_COMMAND_V)<<(SPI_MEM_FLASH_PES_COMMAND_S))
+#define SPI_MEM_FLASH_PES_COMMAND_V  0xFFFF
+#define SPI_MEM_FLASH_PES_COMMAND_S  0
+
+#define SPI_MEM_SUS_STATUS_REG(i)          (REG_SPI_MEM_BASE(i) + 0xA4)
+/* SPI_MEM_FLASH_PER_COMMAND : R/W ;bitpos:[31:16] ;default: 16'h7a7a ; */
+/*description: Program/Erase resume command..*/
+#define SPI_MEM_FLASH_PER_COMMAND    0x0000FFFF
+#define SPI_MEM_FLASH_PER_COMMAND_M  ((SPI_MEM_FLASH_PER_COMMAND_V)<<(SPI_MEM_FLASH_PER_COMMAND_S))
+#define SPI_MEM_FLASH_PER_COMMAND_V  0xFFFF
+#define SPI_MEM_FLASH_PER_COMMAND_S  16
+/* SPI_MEM_FLASH_PESR_CMD_2B : R/W ;bitpos:[15] ;default: 1'b0 ; */
+/*description: 1: The bit length of Program/Erase Suspend/Resume command is 16. 0: The bit leng
+th of Program/Erase Suspend/Resume command is 8..*/
+#define SPI_MEM_FLASH_PESR_CMD_2B    (BIT(15))
+#define SPI_MEM_FLASH_PESR_CMD_2B_M  (BIT(15))
+#define SPI_MEM_FLASH_PESR_CMD_2B_V  0x1
+#define SPI_MEM_FLASH_PESR_CMD_2B_S  15
+/* SPI_MEM_SPI0_LOCK_EN : R/W ;bitpos:[7] ;default: 1'b0 ; */
+/*description: 1: Enable SPI0 lock SPI0/1 arbiter option. 0: Disable it..*/
+#define SPI_MEM_SPI0_LOCK_EN    (BIT(7))
+#define SPI_MEM_SPI0_LOCK_EN_M  (BIT(7))
+#define SPI_MEM_SPI0_LOCK_EN_V  0x1
+#define SPI_MEM_SPI0_LOCK_EN_S  7
+/* SPI_MEM_FLASH_PES_DLY_128 : R/W ;bitpos:[6] ;default: 1'b0 ; */
+/*description: Valid when SPI_MEM_FLASH_PES_WAIT_EN is 1. 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_
+RES[9:0] * 128) SPI_CLK cycles after PES command is sent. 0: SPI1 waits (SPI_MEM
+_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after PES command is sent..*/
+#define SPI_MEM_FLASH_PES_DLY_128    (BIT(6))
+#define SPI_MEM_FLASH_PES_DLY_128_M  (BIT(6))
+#define SPI_MEM_FLASH_PES_DLY_128_V  0x1
+#define SPI_MEM_FLASH_PES_DLY_128_S  6
+/* SPI_MEM_FLASH_PER_DLY_128 : R/W ;bitpos:[5] ;default: 1'b0 ; */
+/*description: Valid when SPI_MEM_FLASH_PER_WAIT_EN is 1. 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_
+RES[9:0] * 128) SPI_CLK cycles after PER command is sent. 0: SPI1 waits (SPI_MEM
+_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after PER command is sent..*/
+#define SPI_MEM_FLASH_PER_DLY_128    (BIT(5))
+#define SPI_MEM_FLASH_PER_DLY_128_M  (BIT(5))
+#define SPI_MEM_FLASH_PER_DLY_128_V  0x1
+#define SPI_MEM_FLASH_PER_DLY_128_S  5
+/* SPI_MEM_FLASH_DP_DLY_128 : R/W ;bitpos:[4] ;default: 1'b0 ; */
+/*description: 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after DP com
+mand is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles
+after DP command is sent..*/
+#define SPI_MEM_FLASH_DP_DLY_128    (BIT(4))
+#define SPI_MEM_FLASH_DP_DLY_128_M  (BIT(4))
+#define SPI_MEM_FLASH_DP_DLY_128_V  0x1
+#define SPI_MEM_FLASH_DP_DLY_128_S  4
+/* SPI_MEM_FLASH_RES_DLY_128 : R/W ;bitpos:[3] ;default: 1'b0 ; */
+/*description: 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after RES co
+mmand is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles
+ after RES command is sent..*/
+#define SPI_MEM_FLASH_RES_DLY_128    (BIT(3))
+#define SPI_MEM_FLASH_RES_DLY_128_M  (BIT(3))
+#define SPI_MEM_FLASH_RES_DLY_128_V  0x1
+#define SPI_MEM_FLASH_RES_DLY_128_S  3
+/* SPI_MEM_FLASH_HPM_DLY_128 : R/W ;bitpos:[2] ;default: 1'b0 ; */
+/*description: 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after HPM co
+mmand is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles
+ after HPM command is sent..*/
+#define SPI_MEM_FLASH_HPM_DLY_128    (BIT(2))
+#define SPI_MEM_FLASH_HPM_DLY_128_M  (BIT(2))
+#define SPI_MEM_FLASH_HPM_DLY_128_V  0x1
+#define SPI_MEM_FLASH_HPM_DLY_128_S  2
+/* SPI_MEM_WAIT_PESR_CMD_2B : R/W ;bitpos:[1] ;default: 1'b0 ; */
+/*description: 1: SPI1 sends out SPI_MEM_WAIT_PESR_COMMAND[15:0] to check SUS/SUS1/SUS2 bit. 0:
+ SPI1 sends out SPI_MEM_WAIT_PESR_COMMAND[7:0] to check SUS/SUS1/SUS2 bit..*/
+#define SPI_MEM_WAIT_PESR_CMD_2B    (BIT(1))
+#define SPI_MEM_WAIT_PESR_CMD_2B_M  (BIT(1))
+#define SPI_MEM_WAIT_PESR_CMD_2B_V  0x1
+#define SPI_MEM_WAIT_PESR_CMD_2B_S  1
+/* SPI_MEM_FLASH_SUS : R/W/SS/SC ;bitpos:[0] ;default: 1'h0 ; */
+/*description: The status of flash suspend, only used in SPI1..*/
+#define SPI_MEM_FLASH_SUS    (BIT(0))
+#define SPI_MEM_FLASH_SUS_M  (BIT(0))
+#define SPI_MEM_FLASH_SUS_V  0x1
+#define SPI_MEM_FLASH_SUS_S  0
+
+#define SPI_MEM_INT_ENA_REG(i)          (REG_SPI_MEM_BASE(i) + 0xC0)
+/* SPI_MEM_BROWN_OUT_INT_ENA : R/W ;bitpos:[10] ;default: 1'b0 ; */
+/*description: The enable bit for SPI_MEM_BROWN_OUT_INT interrupt..*/
+#define SPI_MEM_BROWN_OUT_INT_ENA    (BIT(10))
+#define SPI_MEM_BROWN_OUT_INT_ENA_M  (BIT(10))
+#define SPI_MEM_BROWN_OUT_INT_ENA_V  0x1
+#define SPI_MEM_BROWN_OUT_INT_ENA_S  10
+/* SPI_MEM_AXI_WADDR_ERR_INT__ENA : HRO ;bitpos:[9] ;default: 1'b0 ; */
+/*description: The enable bit for SPI_MEM_AXI_WADDR_ERR_INT interrupt..*/
+#define SPI_MEM_AXI_WADDR_ERR_INT__ENA    (BIT(9))
+#define SPI_MEM_AXI_WADDR_ERR_INT__ENA_M  (BIT(9))
+#define SPI_MEM_AXI_WADDR_ERR_INT__ENA_V  0x1
+#define SPI_MEM_AXI_WADDR_ERR_INT__ENA_S  9
+/* SPI_MEM_AXI_WR_FLASH_ERR_INT_ENA : HRO ;bitpos:[8] ;default: 1'b0 ; */
+/*description: The enable bit for SPI_MEM_AXI_WR_FALSH_ERR_INT interrupt..*/
+#define SPI_MEM_AXI_WR_FLASH_ERR_INT_ENA    (BIT(8))
+#define SPI_MEM_AXI_WR_FLASH_ERR_INT_ENA_M  (BIT(8))
+#define SPI_MEM_AXI_WR_FLASH_ERR_INT_ENA_V  0x1
+#define SPI_MEM_AXI_WR_FLASH_ERR_INT_ENA_S  8
+/* SPI_MEM_AXI_RADDR_ERR_INT_ENA : R/W ;bitpos:[7] ;default: 1'b0 ; */
+/*description: The enable bit for SPI_MEM_AXI_RADDR_ERR_INT interrupt..*/
+#define SPI_MEM_AXI_RADDR_ERR_INT_ENA    (BIT(7))
+#define SPI_MEM_AXI_RADDR_ERR_INT_ENA_M  (BIT(7))
+#define SPI_MEM_AXI_RADDR_ERR_INT_ENA_V  0x1
+#define SPI_MEM_AXI_RADDR_ERR_INT_ENA_S  7
+/* SPI_MEM_PMS_REJECT_INT_ENA : R/W ;bitpos:[6] ;default: 1'b0 ; */
+/*description: The enable bit for SPI_MEM_PMS_REJECT_INT interrupt..*/
+#define SPI_MEM_PMS_REJECT_INT_ENA    (BIT(6))
+#define SPI_MEM_PMS_REJECT_INT_ENA_M  (BIT(6))
+#define SPI_MEM_PMS_REJECT_INT_ENA_V  0x1
+#define SPI_MEM_PMS_REJECT_INT_ENA_S  6
+/* SPI_MEM_ECC_ERR_INT_ENA : HRO ;bitpos:[5] ;default: 1'b0 ; */
+/*description: The enable bit for SPI_MEM_ECC_ERR_INT interrupt..*/
+#define SPI_MEM_ECC_ERR_INT_ENA    (BIT(5))
+#define SPI_MEM_ECC_ERR_INT_ENA_M  (BIT(5))
+#define SPI_MEM_ECC_ERR_INT_ENA_V  0x1
+#define SPI_MEM_ECC_ERR_INT_ENA_S  5
+/* SPI_MEM_MST_ST_END_INT_ENA : R/W ;bitpos:[4] ;default: 1'b0 ; */
+/*description: The enable bit for SPI_MEM_MST_ST_END_INT interrupt..*/
+#define SPI_MEM_MST_ST_END_INT_ENA    (BIT(4))
+#define SPI_MEM_MST_ST_END_INT_ENA_M  (BIT(4))
+#define SPI_MEM_MST_ST_END_INT_ENA_V  0x1
+#define SPI_MEM_MST_ST_END_INT_ENA_S  4
+/* SPI_MEM_SLV_ST_END_INT_ENA : R/W ;bitpos:[3] ;default: 1'b0 ; */
+/*description: The enable bit for SPI_MEM_SLV_ST_END_INT interrupt..*/
+#define SPI_MEM_SLV_ST_END_INT_ENA    (BIT(3))
+#define SPI_MEM_SLV_ST_END_INT_ENA_M  (BIT(3))
+#define SPI_MEM_SLV_ST_END_INT_ENA_V  0x1
+#define SPI_MEM_SLV_ST_END_INT_ENA_S  3
+/* SPI_MEM_WPE_END_INT_ENA : R/W ;bitpos:[2] ;default: 1'b0 ; */
+/*description: The enable bit for SPI_MEM_WPE_END_INT interrupt..*/
+#define SPI_MEM_WPE_END_INT_ENA    (BIT(2))
+#define SPI_MEM_WPE_END_INT_ENA_M  (BIT(2))
+#define SPI_MEM_WPE_END_INT_ENA_V  0x1
+#define SPI_MEM_WPE_END_INT_ENA_S  2
+/* SPI_MEM_PES_END_INT_ENA : R/W ;bitpos:[1] ;default: 1'b0 ; */
+/*description: The enable bit for SPI_MEM_PES_END_INT interrupt..*/
+#define SPI_MEM_PES_END_INT_ENA    (BIT(1))
+#define SPI_MEM_PES_END_INT_ENA_M  (BIT(1))
+#define SPI_MEM_PES_END_INT_ENA_V  0x1
+#define SPI_MEM_PES_END_INT_ENA_S  1
+/* SPI_MEM_PER_END_INT_ENA : R/W ;bitpos:[0] ;default: 1'b0 ; */
+/*description: The enable bit for SPI_MEM_PER_END_INT interrupt..*/
+#define SPI_MEM_PER_END_INT_ENA    (BIT(0))
+#define SPI_MEM_PER_END_INT_ENA_M  (BIT(0))
+#define SPI_MEM_PER_END_INT_ENA_V  0x1
+#define SPI_MEM_PER_END_INT_ENA_S  0
+
+#define SPI_MEM_INT_CLR_REG(i)          (REG_SPI_MEM_BASE(i) + 0xC4)
+/* SPI_MEM_BROWN_OUT_INT_CLR : WT ;bitpos:[10] ;default: 1'b0 ; */
+/*description: The status bit for SPI_MEM_BROWN_OUT_INT interrupt..*/
+#define SPI_MEM_BROWN_OUT_INT_CLR    (BIT(10))
+#define SPI_MEM_BROWN_OUT_INT_CLR_M  (BIT(10))
+#define SPI_MEM_BROWN_OUT_INT_CLR_V  0x1
+#define SPI_MEM_BROWN_OUT_INT_CLR_S  10
+/* SPI_MEM_AXI_WADDR_ERR_INT_CLR : HRO ;bitpos:[9] ;default: 1'b0 ; */
+/*description: The clear bit for SPI_MEM_AXI_WADDR_ERR_INT interrupt..*/
+#define SPI_MEM_AXI_WADDR_ERR_INT_CLR    (BIT(9))
+#define SPI_MEM_AXI_WADDR_ERR_INT_CLR_M  (BIT(9))
+#define SPI_MEM_AXI_WADDR_ERR_INT_CLR_V  0x1
+#define SPI_MEM_AXI_WADDR_ERR_INT_CLR_S  9
+/* SPI_MEM_AXI_WR_FLASH_ERR_INT_CLR : HRO ;bitpos:[8] ;default: 1'b0 ; */
+/*description: The clear bit for SPI_MEM_AXI_WR_FALSH_ERR_INT interrupt..*/
+#define SPI_MEM_AXI_WR_FLASH_ERR_INT_CLR    (BIT(8))
+#define SPI_MEM_AXI_WR_FLASH_ERR_INT_CLR_M  (BIT(8))
+#define SPI_MEM_AXI_WR_FLASH_ERR_INT_CLR_V  0x1
+#define SPI_MEM_AXI_WR_FLASH_ERR_INT_CLR_S  8
+/* SPI_MEM_AXI_RADDR_ERR_INT_CLR : WT ;bitpos:[7] ;default: 1'b0 ; */
+/*description: The clear bit for SPI_MEM_AXI_RADDR_ERR_INT interrupt..*/
+#define SPI_MEM_AXI_RADDR_ERR_INT_CLR    (BIT(7))
+#define SPI_MEM_AXI_RADDR_ERR_INT_CLR_M  (BIT(7))
+#define SPI_MEM_AXI_RADDR_ERR_INT_CLR_V  0x1
+#define SPI_MEM_AXI_RADDR_ERR_INT_CLR_S  7
+/* SPI_MEM_PMS_REJECT_INT_CLR : WT ;bitpos:[6] ;default: 1'b0 ; */
+/*description: The clear bit for SPI_MEM_PMS_REJECT_INT interrupt..*/
+#define SPI_MEM_PMS_REJECT_INT_CLR    (BIT(6))
+#define SPI_MEM_PMS_REJECT_INT_CLR_M  (BIT(6))
+#define SPI_MEM_PMS_REJECT_INT_CLR_V  0x1
+#define SPI_MEM_PMS_REJECT_INT_CLR_S  6
+/* SPI_MEM_ECC_ERR_INT_CLR : HRO ;bitpos:[5] ;default: 1'b0 ; */
+/*description: The clear bit for SPI_MEM_ECC_ERR_INT interrupt..*/
+#define SPI_MEM_ECC_ERR_INT_CLR    (BIT(5))
+#define SPI_MEM_ECC_ERR_INT_CLR_M  (BIT(5))
+#define SPI_MEM_ECC_ERR_INT_CLR_V  0x1
+#define SPI_MEM_ECC_ERR_INT_CLR_S  5
+/* SPI_MEM_MST_ST_END_INT_CLR : WT ;bitpos:[4] ;default: 1'b0 ; */
+/*description: The clear bit for SPI_MEM_MST_ST_END_INT interrupt..*/
+#define SPI_MEM_MST_ST_END_INT_CLR    (BIT(4))
+#define SPI_MEM_MST_ST_END_INT_CLR_M  (BIT(4))
+#define SPI_MEM_MST_ST_END_INT_CLR_V  0x1
+#define SPI_MEM_MST_ST_END_INT_CLR_S  4
+/* SPI_MEM_SLV_ST_END_INT_CLR : WT ;bitpos:[3] ;default: 1'b0 ; */
+/*description: The clear bit for SPI_MEM_SLV_ST_END_INT interrupt..*/
+#define SPI_MEM_SLV_ST_END_INT_CLR    (BIT(3))
+#define SPI_MEM_SLV_ST_END_INT_CLR_M  (BIT(3))
+#define SPI_MEM_SLV_ST_END_INT_CLR_V  0x1
+#define SPI_MEM_SLV_ST_END_INT_CLR_S  3
+/* SPI_MEM_WPE_END_INT_CLR : WT ;bitpos:[2] ;default: 1'b0 ; */
+/*description: The clear bit for SPI_MEM_WPE_END_INT interrupt..*/
+#define SPI_MEM_WPE_END_INT_CLR    (BIT(2))
+#define SPI_MEM_WPE_END_INT_CLR_M  (BIT(2))
+#define SPI_MEM_WPE_END_INT_CLR_V  0x1
+#define SPI_MEM_WPE_END_INT_CLR_S  2
+/* SPI_MEM_PES_END_INT_CLR : WT ;bitpos:[1] ;default: 1'b0 ; */
+/*description: The clear bit for SPI_MEM_PES_END_INT interrupt..*/
+#define SPI_MEM_PES_END_INT_CLR    (BIT(1))
+#define SPI_MEM_PES_END_INT_CLR_M  (BIT(1))
+#define SPI_MEM_PES_END_INT_CLR_V  0x1
+#define SPI_MEM_PES_END_INT_CLR_S  1
+/* SPI_MEM_PER_END_INT_CLR : WT ;bitpos:[0] ;default: 1'b0 ; */
+/*description: The clear bit for SPI_MEM_PER_END_INT interrupt..*/
+#define SPI_MEM_PER_END_INT_CLR    (BIT(0))
+#define SPI_MEM_PER_END_INT_CLR_M  (BIT(0))
+#define SPI_MEM_PER_END_INT_CLR_V  0x1
+#define SPI_MEM_PER_END_INT_CLR_S  0
+
+#define SPI_MEM_INT_RAW_REG(i)          (REG_SPI_MEM_BASE(i) + 0xC8)
+/* SPI_MEM_BROWN_OUT_INT_RAW : R/WTC/SS ;bitpos:[10] ;default: 1'b0 ; */
+/*description: The raw bit for SPI_MEM_BROWN_OUT_INT interrupt. 1: Triggered condition is that
+chip is loosing power and RTC module sends out brown out close flash request to
+SPI1. After SPI1 sends out suspend command to flash, this interrupt is triggered
+ and MSPI returns to idle state. 0: Others..*/
+#define SPI_MEM_BROWN_OUT_INT_RAW    (BIT(10))
+#define SPI_MEM_BROWN_OUT_INT_RAW_M  (BIT(10))
+#define SPI_MEM_BROWN_OUT_INT_RAW_V  0x1
+#define SPI_MEM_BROWN_OUT_INT_RAW_S  10
+/* SPI_MEM_AXI_WADDR_ERR_INT_RAW : HRO ;bitpos:[9] ;default: 1'b0 ; */
+/*description: The raw bit for SPI_MEM_AXI_WADDR_ERR_INT interrupt. 1: Triggered when AXI write
+ address is invalid by compared to MMU configuration. 0: Others..*/
+#define SPI_MEM_AXI_WADDR_ERR_INT_RAW    (BIT(9))
+#define SPI_MEM_AXI_WADDR_ERR_INT_RAW_M  (BIT(9))
+#define SPI_MEM_AXI_WADDR_ERR_INT_RAW_V  0x1
+#define SPI_MEM_AXI_WADDR_ERR_INT_RAW_S  9
+/* SPI_MEM_AXI_WR_FLASH_ERR_INT_RAW : HRO ;bitpos:[8] ;default: 1'b0 ; */
+/*description: The raw bit for SPI_MEM_AXI_WR_FALSH_ERR_INT interrupt. 1: Triggered when AXI wr
+ite flash request is received. 0: Others..*/
+#define SPI_MEM_AXI_WR_FLASH_ERR_INT_RAW    (BIT(8))
+#define SPI_MEM_AXI_WR_FLASH_ERR_INT_RAW_M  (BIT(8))
+#define SPI_MEM_AXI_WR_FLASH_ERR_INT_RAW_V  0x1
+#define SPI_MEM_AXI_WR_FLASH_ERR_INT_RAW_S  8
+/* SPI_MEM_AXI_RADDR_ERR_INT_RAW : R/WTC/SS ;bitpos:[7] ;default: 1'b0 ; */
+/*description: The raw bit for SPI_MEM_AXI_RADDR_ERR_INT interrupt. 1: Triggered when AXI read
+address is invalid by compared to MMU configuration. 0: Others..*/
+#define SPI_MEM_AXI_RADDR_ERR_INT_RAW    (BIT(7))
+#define SPI_MEM_AXI_RADDR_ERR_INT_RAW_M  (BIT(7))
+#define SPI_MEM_AXI_RADDR_ERR_INT_RAW_V  0x1
+#define SPI_MEM_AXI_RADDR_ERR_INT_RAW_S  7
+/* SPI_MEM_PMS_REJECT_INT_RAW : R/WTC/SS ;bitpos:[6] ;default: 1'b0 ; */
+/*description: The raw bit for SPI_MEM_PMS_REJECT_INT interrupt. 1: Triggered when SPI1 access
+is rejected. 0: Others..*/
+#define SPI_MEM_PMS_REJECT_INT_RAW    (BIT(6))
+#define SPI_MEM_PMS_REJECT_INT_RAW_M  (BIT(6))
+#define SPI_MEM_PMS_REJECT_INT_RAW_V  0x1
+#define SPI_MEM_PMS_REJECT_INT_RAW_S  6
+/* SPI_MEM_ECC_ERR_INT_RAW : HRO ;bitpos:[5] ;default: 1'b0 ; */
+/*description: The raw bit for SPI_MEM_ECC_ERR_INT interrupt. When SPI_FMEM_ECC_ERR_INT_EN is s
+et and  SPI_SMEM_ECC_ERR_INT_EN is cleared, this bit is triggered when the error
+ times of SPI0/1 ECC read flash are equal or bigger than SPI_MEM_ECC_ERR_INT_NUM
+. When SPI_FMEM_ECC_ERR_INT_EN is cleared and  SPI_SMEM_ECC_ERR_INT_EN is set, t
+his bit is triggered when the error times of SPI0/1 ECC read external RAM are eq
+ual or bigger than SPI_MEM_ECC_ERR_INT_NUM. When SPI_FMEM_ECC_ERR_INT_EN and  SP
+I_SMEM_ECC_ERR_INT_EN are set, this bit is triggered when the total error times
+of SPI0/1 ECC read external RAM and flash are equal or bigger than SPI_MEM_ECC_E
+RR_INT_NUM. When SPI_FMEM_ECC_ERR_INT_EN and  SPI_SMEM_ECC_ERR_INT_EN are cleare
+d, this bit will not be triggered..*/
+#define SPI_MEM_ECC_ERR_INT_RAW    (BIT(5))
+#define SPI_MEM_ECC_ERR_INT_RAW_M  (BIT(5))
+#define SPI_MEM_ECC_ERR_INT_RAW_V  0x1
+#define SPI_MEM_ECC_ERR_INT_RAW_S  5
+/* SPI_MEM_MST_ST_END_INT_RAW : R/WTC/SS ;bitpos:[4] ;default: 1'b0 ; */
+/*description: The raw bit for SPI_MEM_MST_ST_END_INT interrupt. 1: Triggered when spi0_mst_st
+is changed from non idle state to idle state. 0: Others..*/
+#define SPI_MEM_MST_ST_END_INT_RAW    (BIT(4))
+#define SPI_MEM_MST_ST_END_INT_RAW_M  (BIT(4))
+#define SPI_MEM_MST_ST_END_INT_RAW_V  0x1
+#define SPI_MEM_MST_ST_END_INT_RAW_S  4
+/* SPI_MEM_SLV_ST_END_INT_RAW : R/WTC/SS ;bitpos:[3] ;default: 1'b0 ; */
+/*description: The raw bit for SPI_MEM_SLV_ST_END_INT interrupt. 1: Triggered when spi0_slv_st
+is changed from non idle state to idle state. It means that SPI_CS raises high.
+0: Others.*/
+#define SPI_MEM_SLV_ST_END_INT_RAW    (BIT(3))
+#define SPI_MEM_SLV_ST_END_INT_RAW_M  (BIT(3))
+#define SPI_MEM_SLV_ST_END_INT_RAW_V  0x1
+#define SPI_MEM_SLV_ST_END_INT_RAW_S  3
+/* SPI_MEM_WPE_END_INT_RAW : R/WTC/SS ;bitpos:[2] ;default: 1'b0 ; */
+/*description: The raw bit for SPI_MEM_WPE_END_INT interrupt. 1: Triggered when WRSR/PP/SE/BE/C
+E is sent and flash is already idle. 0: Others..*/
+#define SPI_MEM_WPE_END_INT_RAW    (BIT(2))
+#define SPI_MEM_WPE_END_INT_RAW_M  (BIT(2))
+#define SPI_MEM_WPE_END_INT_RAW_V  0x1
+#define SPI_MEM_WPE_END_INT_RAW_S  2
+/* SPI_MEM_PES_END_INT_RAW : R/WTC/SS ;bitpos:[1] ;default: 1'b0 ; */
+/*description: The raw bit for SPI_MEM_PES_END_INT interrupt.1: Triggered when Auto Suspend com
+mand (0x75) is sent and flash is suspended successfully. 0: Others..*/
+#define SPI_MEM_PES_END_INT_RAW    (BIT(1))
+#define SPI_MEM_PES_END_INT_RAW_M  (BIT(1))
+#define SPI_MEM_PES_END_INT_RAW_V  0x1
+#define SPI_MEM_PES_END_INT_RAW_S  1
+/* SPI_MEM_PER_END_INT_RAW : R/WTC/SS ;bitpos:[0] ;default: 1'b0 ; */
+/*description: The raw bit for SPI_MEM_PER_END_INT interrupt. 1: Triggered when Auto Resume com
+mand (0x7A) is sent and flash is resumed successfully. 0: Others..*/
+#define SPI_MEM_PER_END_INT_RAW    (BIT(0))
+#define SPI_MEM_PER_END_INT_RAW_M  (BIT(0))
+#define SPI_MEM_PER_END_INT_RAW_V  0x1
+#define SPI_MEM_PER_END_INT_RAW_S  0
+
+#define SPI_MEM_INT_ST_REG(i)          (REG_SPI_MEM_BASE(i) + 0xCC)
+/* SPI_MEM_BROWN_OUT_INT_ST : RO ;bitpos:[10] ;default: 1'b0 ; */
+/*description: The status bit for SPI_MEM_BROWN_OUT_INT interrupt..*/
+#define SPI_MEM_BROWN_OUT_INT_ST    (BIT(10))
+#define SPI_MEM_BROWN_OUT_INT_ST_M  (BIT(10))
+#define SPI_MEM_BROWN_OUT_INT_ST_V  0x1
+#define SPI_MEM_BROWN_OUT_INT_ST_S  10
+/* SPI_MEM_AXI_WADDR_ERR_INT_ST : HRO ;bitpos:[9] ;default: 1'b0 ; */
+/*description: The enable bit for SPI_MEM_AXI_WADDR_ERR_INT interrupt..*/
+#define SPI_MEM_AXI_WADDR_ERR_INT_ST    (BIT(9))
+#define SPI_MEM_AXI_WADDR_ERR_INT_ST_M  (BIT(9))
+#define SPI_MEM_AXI_WADDR_ERR_INT_ST_V  0x1
+#define SPI_MEM_AXI_WADDR_ERR_INT_ST_S  9
+/* SPI_MEM_AXI_WR_FLASH_ERR_INT_ST : HRO ;bitpos:[8] ;default: 1'b0 ; */
+/*description: The enable bit for SPI_MEM_AXI_WR_FALSH_ERR_INT interrupt..*/
+#define SPI_MEM_AXI_WR_FLASH_ERR_INT_ST    (BIT(8))
+#define SPI_MEM_AXI_WR_FLASH_ERR_INT_ST_M  (BIT(8))
+#define SPI_MEM_AXI_WR_FLASH_ERR_INT_ST_V  0x1
+#define SPI_MEM_AXI_WR_FLASH_ERR_INT_ST_S  8
+/* SPI_MEM_AXI_RADDR_ERR_INT_ST : RO ;bitpos:[7] ;default: 1'b0 ; */
+/*description: The enable bit for SPI_MEM_AXI_RADDR_ERR_INT interrupt..*/
+#define SPI_MEM_AXI_RADDR_ERR_INT_ST    (BIT(7))
+#define SPI_MEM_AXI_RADDR_ERR_INT_ST_M  (BIT(7))
+#define SPI_MEM_AXI_RADDR_ERR_INT_ST_V  0x1
+#define SPI_MEM_AXI_RADDR_ERR_INT_ST_S  7
+/* SPI_MEM_PMS_REJECT_INT_ST : RO ;bitpos:[6] ;default: 1'b0 ; */
+/*description: The status bit for SPI_MEM_PMS_REJECT_INT interrupt..*/
+#define SPI_MEM_PMS_REJECT_INT_ST    (BIT(6))
+#define SPI_MEM_PMS_REJECT_INT_ST_M  (BIT(6))
+#define SPI_MEM_PMS_REJECT_INT_ST_V  0x1
+#define SPI_MEM_PMS_REJECT_INT_ST_S  6
+/* SPI_MEM_ECC_ERR_INT_ST : HRO ;bitpos:[5] ;default: 1'b0 ; */
+/*description: The status bit for SPI_MEM_ECC_ERR_INT interrupt..*/
+#define SPI_MEM_ECC_ERR_INT_ST    (BIT(5))
+#define SPI_MEM_ECC_ERR_INT_ST_M  (BIT(5))
+#define SPI_MEM_ECC_ERR_INT_ST_V  0x1
+#define SPI_MEM_ECC_ERR_INT_ST_S  5
+/* SPI_MEM_MST_ST_END_INT_ST : RO ;bitpos:[4] ;default: 1'b0 ; */
+/*description: The status bit for SPI_MEM_MST_ST_END_INT interrupt..*/
+#define SPI_MEM_MST_ST_END_INT_ST    (BIT(4))
+#define SPI_MEM_MST_ST_END_INT_ST_M  (BIT(4))
+#define SPI_MEM_MST_ST_END_INT_ST_V  0x1
+#define SPI_MEM_MST_ST_END_INT_ST_S  4
+/* SPI_MEM_SLV_ST_END_INT_ST : RO ;bitpos:[3] ;default: 1'b0 ; */
+/*description: The status bit for SPI_MEM_SLV_ST_END_INT interrupt..*/
+#define SPI_MEM_SLV_ST_END_INT_ST    (BIT(3))
+#define SPI_MEM_SLV_ST_END_INT_ST_M  (BIT(3))
+#define SPI_MEM_SLV_ST_END_INT_ST_V  0x1
+#define SPI_MEM_SLV_ST_END_INT_ST_S  3
+/* SPI_MEM_WPE_END_INT_ST : RO ;bitpos:[2] ;default: 1'b0 ; */
+/*description: The status bit for SPI_MEM_WPE_END_INT interrupt..*/
+#define SPI_MEM_WPE_END_INT_ST    (BIT(2))
+#define SPI_MEM_WPE_END_INT_ST_M  (BIT(2))
+#define SPI_MEM_WPE_END_INT_ST_V  0x1
+#define SPI_MEM_WPE_END_INT_ST_S  2
+/* SPI_MEM_PES_END_INT_ST : RO ;bitpos:[1] ;default: 1'b0 ; */
+/*description: The status bit for SPI_MEM_PES_END_INT interrupt..*/
+#define SPI_MEM_PES_END_INT_ST    (BIT(1))
+#define SPI_MEM_PES_END_INT_ST_M  (BIT(1))
+#define SPI_MEM_PES_END_INT_ST_V  0x1
+#define SPI_MEM_PES_END_INT_ST_S  1
+/* SPI_MEM_PER_END_INT_ST : RO ;bitpos:[0] ;default: 1'b0 ; */
+/*description: The status bit for SPI_MEM_PER_END_INT interrupt..*/
+#define SPI_MEM_PER_END_INT_ST    (BIT(0))
+#define SPI_MEM_PER_END_INT_ST_M  (BIT(0))
+#define SPI_MEM_PER_END_INT_ST_V  0x1
+#define SPI_MEM_PER_END_INT_ST_S  0
+
+#define SPI_MEM_DDR_REG(i)          (REG_SPI_MEM_BASE(i) + 0xD4)
+/* SPI_MEM_FMEM_HYPERBUS_CA : HRO ;bitpos:[30] ;default: 1'b0 ; */
+/*description: Set this bit to enable HyperRAM address out when accesses to flash, which means
+ADDR_OUT[31:0] = {spi_usr_addr_value[19:4], 13'd0, spi_usr_addr_value[3:1]}..*/
+#define SPI_MEM_FMEM_HYPERBUS_CA    (BIT(30))
+#define SPI_MEM_FMEM_HYPERBUS_CA_M  (BIT(30))
+#define SPI_MEM_FMEM_HYPERBUS_CA_V  0x1
+#define SPI_MEM_FMEM_HYPERBUS_CA_S  30
+/* SPI_MEM_FMEM_OCTA_RAM_ADDR : HRO ;bitpos:[29] ;default: 1'b0 ; */
+/*description: Set this bit to enable octa_ram address out when accesses to flash, which means
+ADDR_OUT[31:0] = {spi_usr_addr_value[25:4], 6'd0, spi_usr_addr_value[3:1], 1'b0}
+..*/
+#define SPI_MEM_FMEM_OCTA_RAM_ADDR    (BIT(29))
+#define SPI_MEM_FMEM_OCTA_RAM_ADDR_M  (BIT(29))
+#define SPI_MEM_FMEM_OCTA_RAM_ADDR_V  0x1
+#define SPI_MEM_FMEM_OCTA_RAM_ADDR_S  29
+/* SPI_MEM_FMEM_CLK_DIFF_INV : HRO ;bitpos:[28] ;default: 1'b0 ; */
+/*description: Set this bit to invert SPI_DIFF when accesses to flash. ..*/
+#define SPI_MEM_FMEM_CLK_DIFF_INV    (BIT(28))
+#define SPI_MEM_FMEM_CLK_DIFF_INV_M  (BIT(28))
+#define SPI_MEM_FMEM_CLK_DIFF_INV_V  0x1
+#define SPI_MEM_FMEM_CLK_DIFF_INV_S  28
+/* SPI_MEM_FMEM_HYPERBUS_DUMMY_2X : HRO ;bitpos:[27] ;default: 1'b0 ; */
+/*description: Set this bit to enable the vary dummy function in SPI HyperBus mode, when SPI0 a
+ccesses flash or SPI1 accesses flash or sram..*/
+#define SPI_MEM_FMEM_HYPERBUS_DUMMY_2X    (BIT(27))
+#define SPI_MEM_FMEM_HYPERBUS_DUMMY_2X_M  (BIT(27))
+#define SPI_MEM_FMEM_HYPERBUS_DUMMY_2X_V  0x1
+#define SPI_MEM_FMEM_HYPERBUS_DUMMY_2X_S  27
+/* SPI_MEM_FMEM_DQS_CA_IN : HRO ;bitpos:[26] ;default: 1'b0 ; */
+/*description: Set this bit to enable the input of SPI_DQS signal in SPI phases of CMD and ADDR
+..*/
+#define SPI_MEM_FMEM_DQS_CA_IN    (BIT(26))
+#define SPI_MEM_FMEM_DQS_CA_IN_M  (BIT(26))
+#define SPI_MEM_FMEM_DQS_CA_IN_V  0x1
+#define SPI_MEM_FMEM_DQS_CA_IN_S  26
+/* SPI_MEM_FMEM_CLK_DIFF_EN : HRO ;bitpos:[24] ;default: 1'b0 ; */
+/*description: Set this bit to enable the differential SPI_CLK#..*/
+#define SPI_MEM_FMEM_CLK_DIFF_EN    (BIT(24))
+#define SPI_MEM_FMEM_CLK_DIFF_EN_M  (BIT(24))
+#define SPI_MEM_FMEM_CLK_DIFF_EN_V  0x1
+#define SPI_MEM_FMEM_CLK_DIFF_EN_S  24
+/* SPI_MEM_FMEM_DDR_DQS_LOOP : HRO ;bitpos:[21] ;default: 1'b0 ; */
+/*description: 1: Do not need the input of SPI_DQS signal, SPI0 starts to receive data when spi
+0_slv_st is in SPI_MEM_DIN state. It is used when there is no SPI_DQS signal or
+SPI_DQS signal is not stable. 0: SPI0 starts to store data at the positive and n
+egative edge of SPI_DQS..*/
+#define SPI_MEM_FMEM_DDR_DQS_LOOP    (BIT(21))
+#define SPI_MEM_FMEM_DDR_DQS_LOOP_M  (BIT(21))
+#define SPI_MEM_FMEM_DDR_DQS_LOOP_V  0x1
+#define SPI_MEM_FMEM_DDR_DQS_LOOP_S  21
+/* SPI_MEM_FMEM_USR_DDR_DQS_THD : HRO ;bitpos:[20:14] ;default: 7'b0 ; */
+/*description: The delay number of data strobe which from memory based on SPI clock..*/
+#define SPI_MEM_FMEM_USR_DDR_DQS_THD    0x0000007F
+#define SPI_MEM_FMEM_USR_DDR_DQS_THD_M  ((SPI_MEM_FMEM_USR_DDR_DQS_THD_V)<<(SPI_MEM_FMEM_USR_DDR_DQS_THD_S))
+#define SPI_MEM_FMEM_USR_DDR_DQS_THD_V  0x7F
+#define SPI_MEM_FMEM_USR_DDR_DQS_THD_S  14
+/* SPI_MEM_FMEM_RX_DDR_MSK_EN : HRO ;bitpos:[13] ;default: 1'h1 ; */
+/*description: Set this bit to mask the first or the last byte in SPI0 ECC DDR read mode, when
+accesses to flash..*/
+#define SPI_MEM_FMEM_RX_DDR_MSK_EN    (BIT(13))
+#define SPI_MEM_FMEM_RX_DDR_MSK_EN_M  (BIT(13))
+#define SPI_MEM_FMEM_RX_DDR_MSK_EN_V  0x1
+#define SPI_MEM_FMEM_RX_DDR_MSK_EN_S  13
+/* SPI_MEM_FMEM_TX_DDR_MSK_EN : HRO ;bitpos:[12] ;default: 1'h1 ; */
+/*description: Set this bit to mask the first or the last byte in SPI0 ECC DDR write mode, when
+ accesses to flash..*/
+#define SPI_MEM_FMEM_TX_DDR_MSK_EN    (BIT(12))
+#define SPI_MEM_FMEM_TX_DDR_MSK_EN_M  (BIT(12))
+#define SPI_MEM_FMEM_TX_DDR_MSK_EN_V  0x1
+#define SPI_MEM_FMEM_TX_DDR_MSK_EN_S  12
+/* SPI_MEM_FMEM_OUTMINBYTELEN : HRO ;bitpos:[11:5] ;default: 7'b1 ; */
+/*description: It is the minimum output data length in the panda device..*/
+#define SPI_MEM_FMEM_OUTMINBYTELEN    0x0000007F
+#define SPI_MEM_FMEM_OUTMINBYTELEN_M  ((SPI_MEM_FMEM_OUTMINBYTELEN_V)<<(SPI_MEM_FMEM_OUTMINBYTELEN_S))
+#define SPI_MEM_FMEM_OUTMINBYTELEN_V  0x7F
+#define SPI_MEM_FMEM_OUTMINBYTELEN_S  5
+/* SPI_MEM_FMEM_DDR_CMD_DIS : HRO ;bitpos:[4] ;default: 1'b0 ; */
+/*description: the bit is used to disable dual edge in command phase when DDR mode..*/
+#define SPI_MEM_FMEM_DDR_CMD_DIS    (BIT(4))
+#define SPI_MEM_FMEM_DDR_CMD_DIS_M  (BIT(4))
+#define SPI_MEM_FMEM_DDR_CMD_DIS_V  0x1
+#define SPI_MEM_FMEM_DDR_CMD_DIS_S  4
+/* SPI_MEM_FMEM_DDR_WDAT_SWP : HRO ;bitpos:[3] ;default: 1'b0 ; */
+/*description: Set the bit to reorder tx data of the word in spi DDR mode..*/
+#define SPI_MEM_FMEM_DDR_WDAT_SWP    (BIT(3))
+#define SPI_MEM_FMEM_DDR_WDAT_SWP_M  (BIT(3))
+#define SPI_MEM_FMEM_DDR_WDAT_SWP_V  0x1
+#define SPI_MEM_FMEM_DDR_WDAT_SWP_S  3
+/* SPI_MEM_FMEM_DDR_RDAT_SWP : HRO ;bitpos:[2] ;default: 1'b0 ; */
+/*description: Set the bit to reorder rx data of the word in spi DDR mode..*/
+#define SPI_MEM_FMEM_DDR_RDAT_SWP    (BIT(2))
+#define SPI_MEM_FMEM_DDR_RDAT_SWP_M  (BIT(2))
+#define SPI_MEM_FMEM_DDR_RDAT_SWP_V  0x1
+#define SPI_MEM_FMEM_DDR_RDAT_SWP_S  2
+/* SPI_MEM_FMEM_VAR_DUMMY : HRO ;bitpos:[1] ;default: 1'b0 ; */
+/*description: Set the bit to enable variable dummy cycle in spi DDR mode..*/
+#define SPI_MEM_FMEM_VAR_DUMMY    (BIT(1))
+#define SPI_MEM_FMEM_VAR_DUMMY_M  (BIT(1))
+#define SPI_MEM_FMEM_VAR_DUMMY_V  0x1
+#define SPI_MEM_FMEM_VAR_DUMMY_S  1
+/* SPI_MEM_FMEM_DDR_EN : HRO ;bitpos:[0] ;default: 1'b0 ; */
+/*description: 1: in DDR mode,  0 in SDR mode.*/
+#define SPI_MEM_FMEM_DDR_EN    (BIT(0))
+#define SPI_MEM_FMEM_DDR_EN_M  (BIT(0))
+#define SPI_MEM_FMEM_DDR_EN_V  0x1
+#define SPI_MEM_FMEM_DDR_EN_S  0
+
+#define SPI_MEM_SPI_SMEM_DDR_REG(i)          (REG_SPI_MEM_BASE(i) + 0xD8)
+/* SPI_MEM_SMEM_HYPERBUS_CA : HRO ;bitpos:[30] ;default: 1'b0 ; */
+/*description: Set this bit to enable HyperRAM address out when accesses to external RAM, which
+ means ADDR_OUT[31:0] = {spi_usr_addr_value[19:4], 13'd0, spi_usr_addr_value[3:1
+]}..*/
+#define SPI_MEM_SMEM_HYPERBUS_CA    (BIT(30))
+#define SPI_MEM_SMEM_HYPERBUS_CA_M  (BIT(30))
+#define SPI_MEM_SMEM_HYPERBUS_CA_V  0x1
+#define SPI_MEM_SMEM_HYPERBUS_CA_S  30
+/* SPI_MEM_SMEM_OCTA_RAM_ADDR : HRO ;bitpos:[29] ;default: 1'b0 ; */
+/*description: Set this bit to enable octa_ram address out when accesses to external RAM, which
+ means ADDR_OUT[31:0] = {spi_usr_addr_value[25:4], 6'd0, spi_usr_addr_value[3:1]
+, 1'b0}..*/
+#define SPI_MEM_SMEM_OCTA_RAM_ADDR    (BIT(29))
+#define SPI_MEM_SMEM_OCTA_RAM_ADDR_M  (BIT(29))
+#define SPI_MEM_SMEM_OCTA_RAM_ADDR_V  0x1
+#define SPI_MEM_SMEM_OCTA_RAM_ADDR_S  29
+/* SPI_MEM_SMEM_CLK_DIFF_INV : HRO ;bitpos:[28] ;default: 1'b0 ; */
+/*description: Set this bit to invert SPI_DIFF when accesses to external RAM. ..*/
+#define SPI_MEM_SMEM_CLK_DIFF_INV    (BIT(28))
+#define SPI_MEM_SMEM_CLK_DIFF_INV_M  (BIT(28))
+#define SPI_MEM_SMEM_CLK_DIFF_INV_V  0x1
+#define SPI_MEM_SMEM_CLK_DIFF_INV_S  28
+/* SPI_MEM_SMEM_HYPERBUS_DUMMY_2X : HRO ;bitpos:[27] ;default: 1'b0 ; */
+/*description: Set this bit to enable the vary dummy function in SPI HyperBus mode, when SPI0 a
+ccesses flash or SPI1 accesses flash or sram..*/
+#define SPI_MEM_SMEM_HYPERBUS_DUMMY_2X    (BIT(27))
+#define SPI_MEM_SMEM_HYPERBUS_DUMMY_2X_M  (BIT(27))
+#define SPI_MEM_SMEM_HYPERBUS_DUMMY_2X_V  0x1
+#define SPI_MEM_SMEM_HYPERBUS_DUMMY_2X_S  27
+/* SPI_MEM_SMEM_DQS_CA_IN : HRO ;bitpos:[26] ;default: 1'b0 ; */
+/*description: Set this bit to enable the input of SPI_DQS signal in SPI phases of CMD and ADDR
+..*/
+#define SPI_MEM_SMEM_DQS_CA_IN    (BIT(26))
+#define SPI_MEM_SMEM_DQS_CA_IN_M  (BIT(26))
+#define SPI_MEM_SMEM_DQS_CA_IN_V  0x1
+#define SPI_MEM_SMEM_DQS_CA_IN_S  26
+/* SPI_MEM_SMEM_CLK_DIFF_EN : HRO ;bitpos:[24] ;default: 1'b0 ; */
+/*description: Set this bit to enable the differential SPI_CLK#..*/
+#define SPI_MEM_SMEM_CLK_DIFF_EN    (BIT(24))
+#define SPI_MEM_SMEM_CLK_DIFF_EN_M  (BIT(24))
+#define SPI_MEM_SMEM_CLK_DIFF_EN_V  0x1
+#define SPI_MEM_SMEM_CLK_DIFF_EN_S  24
+/* SPI_MEM_SMEM_DDR_DQS_LOOP : HRO ;bitpos:[21] ;default: 1'b0 ; */
+/*description: 1: Do not need the input of SPI_DQS signal, SPI0 starts to receive data when spi
+0_slv_st is in SPI_MEM_DIN state. It is used when there is no SPI_DQS signal or
+SPI_DQS signal is not stable. 0: SPI0 starts to store data at the positive and n
+egative edge of SPI_DQS..*/
+#define SPI_MEM_SMEM_DDR_DQS_LOOP    (BIT(21))
+#define SPI_MEM_SMEM_DDR_DQS_LOOP_M  (BIT(21))
+#define SPI_MEM_SMEM_DDR_DQS_LOOP_V  0x1
+#define SPI_MEM_SMEM_DDR_DQS_LOOP_S  21
+/* SPI_MEM_SMEM_USR_DDR_DQS_THD : HRO ;bitpos:[20:14] ;default: 7'b0 ; */
+/*description: The delay number of data strobe which from memory based on SPI clock..*/
+#define SPI_MEM_SMEM_USR_DDR_DQS_THD    0x0000007F
+#define SPI_MEM_SMEM_USR_DDR_DQS_THD_M  ((SPI_MEM_SMEM_USR_DDR_DQS_THD_V)<<(SPI_MEM_SMEM_USR_DDR_DQS_THD_S))
+#define SPI_MEM_SMEM_USR_DDR_DQS_THD_V  0x7F
+#define SPI_MEM_SMEM_USR_DDR_DQS_THD_S  14
+/* SPI_MEM_SMEM_RX_DDR_MSK_EN : HRO ;bitpos:[13] ;default: 1'h1 ; */
+/*description: Set this bit to mask the first or the last byte in SPI0 ECC DDR read mode, when
+accesses to external RAM..*/
+#define SPI_MEM_SMEM_RX_DDR_MSK_EN    (BIT(13))
+#define SPI_MEM_SMEM_RX_DDR_MSK_EN_M  (BIT(13))
+#define SPI_MEM_SMEM_RX_DDR_MSK_EN_V  0x1
+#define SPI_MEM_SMEM_RX_DDR_MSK_EN_S  13
+/* SPI_MEM_SMEM_TX_DDR_MSK_EN : HRO ;bitpos:[12] ;default: 1'h1 ; */
+/*description: Set this bit to mask the first or the last byte in SPI0 ECC DDR write mode, when
+ accesses to external RAM..*/
+#define SPI_MEM_SMEM_TX_DDR_MSK_EN    (BIT(12))
+#define SPI_MEM_SMEM_TX_DDR_MSK_EN_M  (BIT(12))
+#define SPI_MEM_SMEM_TX_DDR_MSK_EN_V  0x1
+#define SPI_MEM_SMEM_TX_DDR_MSK_EN_S  12
+/* SPI_MEM_SMEM_OUTMINBYTELEN : HRO ;bitpos:[11:5] ;default: 7'b1 ; */
+/*description: It is the minimum output data length in the DDR psram..*/
+#define SPI_MEM_SMEM_OUTMINBYTELEN    0x0000007F
+#define SPI_MEM_SMEM_OUTMINBYTELEN_M  ((SPI_MEM_SMEM_OUTMINBYTELEN_V)<<(SPI_MEM_SMEM_OUTMINBYTELEN_S))
+#define SPI_MEM_SMEM_OUTMINBYTELEN_V  0x7F
+#define SPI_MEM_SMEM_OUTMINBYTELEN_S  5
+/* SPI_MEM_SMEM_DDR_CMD_DIS : HRO ;bitpos:[4] ;default: 1'b0 ; */
+/*description: the bit is used to disable dual edge in command phase when DDR mode..*/
+#define SPI_MEM_SMEM_DDR_CMD_DIS    (BIT(4))
+#define SPI_MEM_SMEM_DDR_CMD_DIS_M  (BIT(4))
+#define SPI_MEM_SMEM_DDR_CMD_DIS_V  0x1
+#define SPI_MEM_SMEM_DDR_CMD_DIS_S  4
+/* SPI_MEM_SMEM_DDR_WDAT_SWP : HRO ;bitpos:[3] ;default: 1'b0 ; */
+/*description: Set the bit to reorder tx data of the word in spi DDR mode..*/
+#define SPI_MEM_SMEM_DDR_WDAT_SWP    (BIT(3))
+#define SPI_MEM_SMEM_DDR_WDAT_SWP_M  (BIT(3))
+#define SPI_MEM_SMEM_DDR_WDAT_SWP_V  0x1
+#define SPI_MEM_SMEM_DDR_WDAT_SWP_S  3
+/* SPI_MEM_SMEM_DDR_RDAT_SWP : HRO ;bitpos:[2] ;default: 1'b0 ; */
+/*description: Set the bit to reorder rx data of the word in spi DDR mode..*/
+#define SPI_MEM_SMEM_DDR_RDAT_SWP    (BIT(2))
+#define SPI_MEM_SMEM_DDR_RDAT_SWP_M  (BIT(2))
+#define SPI_MEM_SMEM_DDR_RDAT_SWP_V  0x1
+#define SPI_MEM_SMEM_DDR_RDAT_SWP_S  2
+/* SPI_MEM_SMEM_VAR_DUMMY : HRO ;bitpos:[1] ;default: 1'b0 ; */
+/*description: Set the bit to enable variable dummy cycle in spi DDR mode..*/
+#define SPI_MEM_SMEM_VAR_DUMMY    (BIT(1))
+#define SPI_MEM_SMEM_VAR_DUMMY_M  (BIT(1))
+#define SPI_MEM_SMEM_VAR_DUMMY_V  0x1
+#define SPI_MEM_SMEM_VAR_DUMMY_S  1
+/* SPI_MEM_SMEM_DDR_EN : HRO ;bitpos:[0] ;default: 1'b0 ; */
+/*description: 1: in DDR mode,  0 in SDR mode.*/
+#define SPI_MEM_SMEM_DDR_EN    (BIT(0))
+#define SPI_MEM_SMEM_DDR_EN_M  (BIT(0))
+#define SPI_MEM_SMEM_DDR_EN_V  0x1
+#define SPI_MEM_SMEM_DDR_EN_S  0
+
+#define SPI_MEM_SPI_FMEM_PMS0_ATTR_REG(i)          (REG_SPI_MEM_BASE(i) + 0x100)
+/* SPI_MEM_FMEM_PMS0_ECC : R/W ;bitpos:[2] ;default: 1'b0 ; */
+/*description: SPI1 flash ACE section $n ECC mode, 1: enable ECC mode. 0: Disable it. The flash
+ ACE section $n is configured by registers SPI_FMEM_PMS$n_ADDR_REG and SPI_FMEM_
+PMS$n_SIZE_REG..*/
+#define SPI_MEM_FMEM_PMS0_ECC    (BIT(2))
+#define SPI_MEM_FMEM_PMS0_ECC_M  (BIT(2))
+#define SPI_MEM_FMEM_PMS0_ECC_V  0x1
+#define SPI_MEM_FMEM_PMS0_ECC_S  2
+/* SPI_MEM_FMEM_PMS0_WR_ATTR : R/W ;bitpos:[1] ;default: 1'h1 ; */
+/*description: 1: SPI1 flash ACE section $n write accessible. 0: Not allowed..*/
+#define SPI_MEM_FMEM_PMS0_WR_ATTR    (BIT(1))
+#define SPI_MEM_FMEM_PMS0_WR_ATTR_M  (BIT(1))
+#define SPI_MEM_FMEM_PMS0_WR_ATTR_V  0x1
+#define SPI_MEM_FMEM_PMS0_WR_ATTR_S  1
+/* SPI_MEM_FMEM_PMS0_RD_ATTR : R/W ;bitpos:[0] ;default: 1'h1 ; */
+/*description: 1: SPI1 flash ACE section $n read accessible. 0: Not allowed..*/
+#define SPI_MEM_FMEM_PMS0_RD_ATTR    (BIT(0))
+#define SPI_MEM_FMEM_PMS0_RD_ATTR_M  (BIT(0))
+#define SPI_MEM_FMEM_PMS0_RD_ATTR_V  0x1
+#define SPI_MEM_FMEM_PMS0_RD_ATTR_S  0
+
+#define SPI_MEM_SPI_FMEM_PMS1_ATTR_REG(i)          (REG_SPI_MEM_BASE(i) + 0x104)
+/* SPI_MEM_FMEM_PMS1_ECC : R/W ;bitpos:[2] ;default: 1'b0 ; */
+/*description: SPI1 flash ACE section $n ECC mode, 1: enable ECC mode. 0: Disable it. The flash
+ ACE section $n is configured by registers SPI_FMEM_PMS$n_ADDR_REG and SPI_FMEM_
+PMS$n_SIZE_REG..*/
+#define SPI_MEM_FMEM_PMS1_ECC    (BIT(2))
+#define SPI_MEM_FMEM_PMS1_ECC_M  (BIT(2))
+#define SPI_MEM_FMEM_PMS1_ECC_V  0x1
+#define SPI_MEM_FMEM_PMS1_ECC_S  2
+/* SPI_MEM_FMEM_PMS1_WR_ATTR : R/W ;bitpos:[1] ;default: 1'h1 ; */
+/*description: 1: SPI1 flash ACE section $n write accessible. 0: Not allowed..*/
+#define SPI_MEM_FMEM_PMS1_WR_ATTR    (BIT(1))
+#define SPI_MEM_FMEM_PMS1_WR_ATTR_M  (BIT(1))
+#define SPI_MEM_FMEM_PMS1_WR_ATTR_V  0x1
+#define SPI_MEM_FMEM_PMS1_WR_ATTR_S  1
+/* SPI_MEM_FMEM_PMS1_RD_ATTR : R/W ;bitpos:[0] ;default: 1'h1 ; */
+/*description: 1: SPI1 flash ACE section $n read accessible. 0: Not allowed..*/
+#define SPI_MEM_FMEM_PMS1_RD_ATTR    (BIT(0))
+#define SPI_MEM_FMEM_PMS1_RD_ATTR_M  (BIT(0))
+#define SPI_MEM_FMEM_PMS1_RD_ATTR_V  0x1
+#define SPI_MEM_FMEM_PMS1_RD_ATTR_S  0
+
+#define SPI_MEM_SPI_FMEM_PMS2_ATTR_REG(i)          (REG_SPI_MEM_BASE(i) + 0x108)
+/* SPI_MEM_FMEM_PMS2_ECC : R/W ;bitpos:[2] ;default: 1'b0 ; */
+/*description: SPI1 flash ACE section $n ECC mode, 1: enable ECC mode. 0: Disable it. The flash
+ ACE section $n is configured by registers SPI_FMEM_PMS$n_ADDR_REG and SPI_FMEM_
+PMS$n_SIZE_REG..*/
+#define SPI_MEM_FMEM_PMS2_ECC    (BIT(2))
+#define SPI_MEM_FMEM_PMS2_ECC_M  (BIT(2))
+#define SPI_MEM_FMEM_PMS2_ECC_V  0x1
+#define SPI_MEM_FMEM_PMS2_ECC_S  2
+/* SPI_MEM_FMEM_PMS2_WR_ATTR : R/W ;bitpos:[1] ;default: 1'h1 ; */
+/*description: 1: SPI1 flash ACE section $n write accessible. 0: Not allowed..*/
+#define SPI_MEM_FMEM_PMS2_WR_ATTR    (BIT(1))
+#define SPI_MEM_FMEM_PMS2_WR_ATTR_M  (BIT(1))
+#define SPI_MEM_FMEM_PMS2_WR_ATTR_V  0x1
+#define SPI_MEM_FMEM_PMS2_WR_ATTR_S  1
+/* SPI_MEM_FMEM_PMS2_RD_ATTR : R/W ;bitpos:[0] ;default: 1'h1 ; */
+/*description: 1: SPI1 flash ACE section $n read accessible. 0: Not allowed..*/
+#define SPI_MEM_FMEM_PMS2_RD_ATTR    (BIT(0))
+#define SPI_MEM_FMEM_PMS2_RD_ATTR_M  (BIT(0))
+#define SPI_MEM_FMEM_PMS2_RD_ATTR_V  0x1
+#define SPI_MEM_FMEM_PMS2_RD_ATTR_S  0
+
+#define SPI_MEM_SPI_FMEM_PMS3_ATTR_REG(i)          (REG_SPI_MEM_BASE(i) + 0x10C)
+/* SPI_MEM_FMEM_PMS3_ECC : R/W ;bitpos:[2] ;default: 1'b0 ; */
+/*description: SPI1 flash ACE section $n ECC mode, 1: enable ECC mode. 0: Disable it. The flash
+ ACE section $n is configured by registers SPI_FMEM_PMS$n_ADDR_REG and SPI_FMEM_
+PMS$n_SIZE_REG..*/
+#define SPI_MEM_FMEM_PMS3_ECC    (BIT(2))
+#define SPI_MEM_FMEM_PMS3_ECC_M  (BIT(2))
+#define SPI_MEM_FMEM_PMS3_ECC_V  0x1
+#define SPI_MEM_FMEM_PMS3_ECC_S  2
+/* SPI_MEM_FMEM_PMS3_WR_ATTR : R/W ;bitpos:[1] ;default: 1'h1 ; */
+/*description: 1: SPI1 flash ACE section $n write accessible. 0: Not allowed..*/
+#define SPI_MEM_FMEM_PMS3_WR_ATTR    (BIT(1))
+#define SPI_MEM_FMEM_PMS3_WR_ATTR_M  (BIT(1))
+#define SPI_MEM_FMEM_PMS3_WR_ATTR_V  0x1
+#define SPI_MEM_FMEM_PMS3_WR_ATTR_S  1
+/* SPI_MEM_FMEM_PMS3_RD_ATTR : R/W ;bitpos:[0] ;default: 1'h1 ; */
+/*description: 1: SPI1 flash ACE section $n read accessible. 0: Not allowed..*/
+#define SPI_MEM_FMEM_PMS3_RD_ATTR    (BIT(0))
+#define SPI_MEM_FMEM_PMS3_RD_ATTR_M  (BIT(0))
+#define SPI_MEM_FMEM_PMS3_RD_ATTR_V  0x1
+#define SPI_MEM_FMEM_PMS3_RD_ATTR_S  0
+
+#define SPI_MEM_SPI_FMEM_PMS0_ADDR_REG(i)          (REG_SPI_MEM_BASE(i) + 0x110)
+/* SPI_MEM_FMEM_PMS0_ADDR_S : R/W ;bitpos:[25:0] ;default: 26'h0 ; */
+/*description: SPI1 flash ACE section $n start address value.*/
+#define SPI_MEM_FMEM_PMS0_ADDR_S    0x03FFFFFF
+#define SPI_MEM_FMEM_PMS0_ADDR_S_M  ((SPI_MEM_FMEM_PMS0_ADDR_S_V)<<(SPI_MEM_FMEM_PMS0_ADDR_S_S))
+#define SPI_MEM_FMEM_PMS0_ADDR_S_V  0x3FFFFFF
+#define SPI_MEM_FMEM_PMS0_ADDR_S_S  0
+
+#define SPI_MEM_SPI_FMEM_PMS1_ADDR_REG(i)          (REG_SPI_MEM_BASE(i) + 0x114)
+/* SPI_MEM_FMEM_PMS1_ADDR_S : R/W ;bitpos:[25:0] ;default: 26'hffffff ; */
+/*description: SPI1 flash ACE section $n start address value.*/
+#define SPI_MEM_FMEM_PMS1_ADDR_S    0x03FFFFFF
+#define SPI_MEM_FMEM_PMS1_ADDR_S_M  ((SPI_MEM_FMEM_PMS1_ADDR_S_V)<<(SPI_MEM_FMEM_PMS1_ADDR_S_S))
+#define SPI_MEM_FMEM_PMS1_ADDR_S_V  0x3FFFFFF
+#define SPI_MEM_FMEM_PMS1_ADDR_S_S  0
+
+#define SPI_MEM_SPI_FMEM_PMS2_ADDR_REG(i)          (REG_SPI_MEM_BASE(i) + 0x118)
+/* SPI_MEM_FMEM_PMS2_ADDR_S : R/W ;bitpos:[25:0] ;default: 26'h1ffffff ; */
+/*description: SPI1 flash ACE section $n start address value.*/
+#define SPI_MEM_FMEM_PMS2_ADDR_S    0x03FFFFFF
+#define SPI_MEM_FMEM_PMS2_ADDR_S_M  ((SPI_MEM_FMEM_PMS2_ADDR_S_V)<<(SPI_MEM_FMEM_PMS2_ADDR_S_S))
+#define SPI_MEM_FMEM_PMS2_ADDR_S_V  0x3FFFFFF
+#define SPI_MEM_FMEM_PMS2_ADDR_S_S  0
+
+#define SPI_MEM_SPI_FMEM_PMS3_ADDR_REG(i)          (REG_SPI_MEM_BASE(i) + 0x11C)
+/* SPI_MEM_FMEM_PMS3_ADDR_S : R/W ;bitpos:[25:0] ;default: 26'h2ffffff ; */
+/*description: SPI1 flash ACE section $n start address value.*/
+#define SPI_MEM_FMEM_PMS3_ADDR_S    0x03FFFFFF
+#define SPI_MEM_FMEM_PMS3_ADDR_S_M  ((SPI_MEM_FMEM_PMS3_ADDR_S_V)<<(SPI_MEM_FMEM_PMS3_ADDR_S_S))
+#define SPI_MEM_FMEM_PMS3_ADDR_S_V  0x3FFFFFF
+#define SPI_MEM_FMEM_PMS3_ADDR_S_S  0
+
+#define SPI_MEM_SPI_FMEM_PMS0_SIZE_REG(i)          (REG_SPI_MEM_BASE(i) + 0x120)
+/* SPI_MEM_FMEM_PMS0_SIZE : R/W ;bitpos:[13:0] ;default: 14'h1000 ; */
+/*description: SPI1 flash ACE section $n address region is (SPI_FMEM_PMS$n_ADDR_S, SPI_FMEM_PMS
+$n_ADDR_S + SPI_FMEM_PMS$n_SIZE).*/
+#define SPI_MEM_FMEM_PMS0_SIZE    0x00003FFF
+#define SPI_MEM_FMEM_PMS0_SIZE_M  ((SPI_MEM_FMEM_PMS0_SIZE_V)<<(SPI_MEM_FMEM_PMS0_SIZE_S))
+#define SPI_MEM_FMEM_PMS0_SIZE_V  0x3FFF
+#define SPI_MEM_FMEM_PMS0_SIZE_S  0
+
+#define SPI_MEM_SPI_FMEM_PMS1_SIZE_REG(i)          (REG_SPI_MEM_BASE(i) + 0x124)
+/* SPI_MEM_FMEM_PMS1_SIZE : R/W ;bitpos:[13:0] ;default: 14'h1000 ; */
+/*description: SPI1 flash ACE section $n address region is (SPI_FMEM_PMS$n_ADDR_S, SPI_FMEM_PMS
+$n_ADDR_S + SPI_FMEM_PMS$n_SIZE).*/
+#define SPI_MEM_FMEM_PMS1_SIZE    0x00003FFF
+#define SPI_MEM_FMEM_PMS1_SIZE_M  ((SPI_MEM_FMEM_PMS1_SIZE_V)<<(SPI_MEM_FMEM_PMS1_SIZE_S))
+#define SPI_MEM_FMEM_PMS1_SIZE_V  0x3FFF
+#define SPI_MEM_FMEM_PMS1_SIZE_S  0
+
+#define SPI_MEM_SPI_FMEM_PMS2_SIZE_REG(i)          (REG_SPI_MEM_BASE(i) + 0x128)
+/* SPI_MEM_FMEM_PMS2_SIZE : R/W ;bitpos:[13:0] ;default: 14'h1000 ; */
+/*description: SPI1 flash ACE section $n address region is (SPI_FMEM_PMS$n_ADDR_S, SPI_FMEM_PMS
+$n_ADDR_S + SPI_FMEM_PMS$n_SIZE).*/
+#define SPI_MEM_FMEM_PMS2_SIZE    0x00003FFF
+#define SPI_MEM_FMEM_PMS2_SIZE_M  ((SPI_MEM_FMEM_PMS2_SIZE_V)<<(SPI_MEM_FMEM_PMS2_SIZE_S))
+#define SPI_MEM_FMEM_PMS2_SIZE_V  0x3FFF
+#define SPI_MEM_FMEM_PMS2_SIZE_S  0
+
+#define SPI_MEM_SPI_FMEM_PMS3_SIZE_REG(i)          (REG_SPI_MEM_BASE(i) + 0x12C)
+/* SPI_MEM_FMEM_PMS3_SIZE : R/W ;bitpos:[13:0] ;default: 14'h1000 ; */
+/*description: SPI1 flash ACE section $n address region is (SPI_FMEM_PMS$n_ADDR_S, SPI_FMEM_PMS
+$n_ADDR_S + SPI_FMEM_PMS$n_SIZE).*/
+#define SPI_MEM_FMEM_PMS3_SIZE    0x00003FFF
+#define SPI_MEM_FMEM_PMS3_SIZE_M  ((SPI_MEM_FMEM_PMS3_SIZE_V)<<(SPI_MEM_FMEM_PMS3_SIZE_S))
+#define SPI_MEM_FMEM_PMS3_SIZE_V  0x3FFF
+#define SPI_MEM_FMEM_PMS3_SIZE_S  0
+
+#define SPI_MEM_SPI_SMEM_PMS0_ATTR_REG(i)          (REG_SPI_MEM_BASE(i) + 0x130)
+/* SPI_MEM_SMEM_PMS0_ECC : R/W ;bitpos:[2] ;default: 1'b0 ; */
+/*description: SPI1 external RAM ACE section $n ECC mode, 1: enable ECC mode. 0: Disable it. Th
+e external RAM ACE section $n is configured by registers SPI_SMEM_PMS$n_ADDR_REG
+ and SPI_SMEM_PMS$n_SIZE_REG..*/
+#define SPI_MEM_SMEM_PMS0_ECC    (BIT(2))
+#define SPI_MEM_SMEM_PMS0_ECC_M  (BIT(2))
+#define SPI_MEM_SMEM_PMS0_ECC_V  0x1
+#define SPI_MEM_SMEM_PMS0_ECC_S  2
+/* SPI_MEM_SMEM_PMS0_WR_ATTR : R/W ;bitpos:[1] ;default: 1'h1 ; */
+/*description: 1: SPI1 external RAM ACE section $n write accessible. 0: Not allowed..*/
+#define SPI_MEM_SMEM_PMS0_WR_ATTR    (BIT(1))
+#define SPI_MEM_SMEM_PMS0_WR_ATTR_M  (BIT(1))
+#define SPI_MEM_SMEM_PMS0_WR_ATTR_V  0x1
+#define SPI_MEM_SMEM_PMS0_WR_ATTR_S  1
+/* SPI_MEM_SMEM_PMS0_RD_ATTR : R/W ;bitpos:[0] ;default: 1'h1 ; */
+/*description: 1: SPI1 external RAM ACE section $n read accessible. 0: Not allowed..*/
+#define SPI_MEM_SMEM_PMS0_RD_ATTR    (BIT(0))
+#define SPI_MEM_SMEM_PMS0_RD_ATTR_M  (BIT(0))
+#define SPI_MEM_SMEM_PMS0_RD_ATTR_V  0x1
+#define SPI_MEM_SMEM_PMS0_RD_ATTR_S  0
+
+#define SPI_MEM_SPI_SMEM_PMS1_ATTR_REG(i)          (REG_SPI_MEM_BASE(i) + 0x134)
+/* SPI_MEM_SMEM_PMS1_ECC : R/W ;bitpos:[2] ;default: 1'b0 ; */
+/*description: SPI1 external RAM ACE section $n ECC mode, 1: enable ECC mode. 0: Disable it. Th
+e external RAM ACE section $n is configured by registers SPI_SMEM_PMS$n_ADDR_REG
+ and SPI_SMEM_PMS$n_SIZE_REG..*/
+#define SPI_MEM_SMEM_PMS1_ECC    (BIT(2))
+#define SPI_MEM_SMEM_PMS1_ECC_M  (BIT(2))
+#define SPI_MEM_SMEM_PMS1_ECC_V  0x1
+#define SPI_MEM_SMEM_PMS1_ECC_S  2
+/* SPI_MEM_SMEM_PMS1_WR_ATTR : R/W ;bitpos:[1] ;default: 1'h1 ; */
+/*description: 1: SPI1 external RAM ACE section $n write accessible. 0: Not allowed..*/
+#define SPI_MEM_SMEM_PMS1_WR_ATTR    (BIT(1))
+#define SPI_MEM_SMEM_PMS1_WR_ATTR_M  (BIT(1))
+#define SPI_MEM_SMEM_PMS1_WR_ATTR_V  0x1
+#define SPI_MEM_SMEM_PMS1_WR_ATTR_S  1
+/* SPI_MEM_SMEM_PMS1_RD_ATTR : R/W ;bitpos:[0] ;default: 1'h1 ; */
+/*description: 1: SPI1 external RAM ACE section $n read accessible. 0: Not allowed..*/
+#define SPI_MEM_SMEM_PMS1_RD_ATTR    (BIT(0))
+#define SPI_MEM_SMEM_PMS1_RD_ATTR_M  (BIT(0))
+#define SPI_MEM_SMEM_PMS1_RD_ATTR_V  0x1
+#define SPI_MEM_SMEM_PMS1_RD_ATTR_S  0
+
+#define SPI_MEM_SPI_SMEM_PMS2_ATTR_REG(i)          (REG_SPI_MEM_BASE(i) + 0x138)
+/* SPI_MEM_SMEM_PMS2_ECC : R/W ;bitpos:[2] ;default: 1'b0 ; */
+/*description: SPI1 external RAM ACE section $n ECC mode, 1: enable ECC mode. 0: Disable it. Th
+e external RAM ACE section $n is configured by registers SPI_SMEM_PMS$n_ADDR_REG
+ and SPI_SMEM_PMS$n_SIZE_REG..*/
+#define SPI_MEM_SMEM_PMS2_ECC    (BIT(2))
+#define SPI_MEM_SMEM_PMS2_ECC_M  (BIT(2))
+#define SPI_MEM_SMEM_PMS2_ECC_V  0x1
+#define SPI_MEM_SMEM_PMS2_ECC_S  2
+/* SPI_MEM_SMEM_PMS2_WR_ATTR : R/W ;bitpos:[1] ;default: 1'h1 ; */
+/*description: 1: SPI1 external RAM ACE section $n write accessible. 0: Not allowed..*/
+#define SPI_MEM_SMEM_PMS2_WR_ATTR    (BIT(1))
+#define SPI_MEM_SMEM_PMS2_WR_ATTR_M  (BIT(1))
+#define SPI_MEM_SMEM_PMS2_WR_ATTR_V  0x1
+#define SPI_MEM_SMEM_PMS2_WR_ATTR_S  1
+/* SPI_MEM_SMEM_PMS2_RD_ATTR : R/W ;bitpos:[0] ;default: 1'h1 ; */
+/*description: 1: SPI1 external RAM ACE section $n read accessible. 0: Not allowed..*/
+#define SPI_MEM_SMEM_PMS2_RD_ATTR    (BIT(0))
+#define SPI_MEM_SMEM_PMS2_RD_ATTR_M  (BIT(0))
+#define SPI_MEM_SMEM_PMS2_RD_ATTR_V  0x1
+#define SPI_MEM_SMEM_PMS2_RD_ATTR_S  0
+
+#define SPI_MEM_SPI_SMEM_PMS3_ATTR_REG(i)          (REG_SPI_MEM_BASE(i) + 0x13C)
+/* SPI_MEM_SMEM_PMS3_ECC : R/W ;bitpos:[2] ;default: 1'b0 ; */
+/*description: SPI1 external RAM ACE section $n ECC mode, 1: enable ECC mode. 0: Disable it. Th
+e external RAM ACE section $n is configured by registers SPI_SMEM_PMS$n_ADDR_REG
+ and SPI_SMEM_PMS$n_SIZE_REG..*/
+#define SPI_MEM_SMEM_PMS3_ECC    (BIT(2))
+#define SPI_MEM_SMEM_PMS3_ECC_M  (BIT(2))
+#define SPI_MEM_SMEM_PMS3_ECC_V  0x1
+#define SPI_MEM_SMEM_PMS3_ECC_S  2
+/* SPI_MEM_SMEM_PMS3_WR_ATTR : R/W ;bitpos:[1] ;default: 1'h1 ; */
+/*description: 1: SPI1 external RAM ACE section $n write accessible. 0: Not allowed..*/
+#define SPI_MEM_SMEM_PMS3_WR_ATTR    (BIT(1))
+#define SPI_MEM_SMEM_PMS3_WR_ATTR_M  (BIT(1))
+#define SPI_MEM_SMEM_PMS3_WR_ATTR_V  0x1
+#define SPI_MEM_SMEM_PMS3_WR_ATTR_S  1
+/* SPI_MEM_SMEM_PMS3_RD_ATTR : R/W ;bitpos:[0] ;default: 1'h1 ; */
+/*description: 1: SPI1 external RAM ACE section $n read accessible. 0: Not allowed..*/
+#define SPI_MEM_SMEM_PMS3_RD_ATTR    (BIT(0))
+#define SPI_MEM_SMEM_PMS3_RD_ATTR_M  (BIT(0))
+#define SPI_MEM_SMEM_PMS3_RD_ATTR_V  0x1
+#define SPI_MEM_SMEM_PMS3_RD_ATTR_S  0
+
+#define SPI_MEM_SPI_SMEM_PMS0_ADDR_REG(i)          (REG_SPI_MEM_BASE(i) + 0x140)
+/* SPI_MEM_SMEM_PMS0_ADDR_S : R/W ;bitpos:[25:0] ;default: 26'h0 ; */
+/*description: SPI1 external RAM ACE section $n start address value.*/
+#define SPI_MEM_SMEM_PMS0_ADDR_S    0x03FFFFFF
+#define SPI_MEM_SMEM_PMS0_ADDR_S_M  ((SPI_MEM_SMEM_PMS0_ADDR_S_V)<<(SPI_MEM_SMEM_PMS0_ADDR_S_S))
+#define SPI_MEM_SMEM_PMS0_ADDR_S_V  0x3FFFFFF
+#define SPI_MEM_SMEM_PMS0_ADDR_S_S  0
+
+#define SPI_MEM_SPI_SMEM_PMS1_ADDR_REG(i)          (REG_SPI_MEM_BASE(i) + 0x144)
+/* SPI_MEM_SMEM_PMS1_ADDR_S : R/W ;bitpos:[25:0] ;default: 26'hffffff ; */
+/*description: SPI1 external RAM ACE section $n start address value.*/
+#define SPI_MEM_SMEM_PMS1_ADDR_S    0x03FFFFFF
+#define SPI_MEM_SMEM_PMS1_ADDR_S_M  ((SPI_MEM_SMEM_PMS1_ADDR_S_V)<<(SPI_MEM_SMEM_PMS1_ADDR_S_S))
+#define SPI_MEM_SMEM_PMS1_ADDR_S_V  0x3FFFFFF
+#define SPI_MEM_SMEM_PMS1_ADDR_S_S  0
+
+#define SPI_MEM_SPI_SMEM_PMS2_ADDR_REG(i)          (REG_SPI_MEM_BASE(i) + 0x148)
+/* SPI_MEM_SMEM_PMS2_ADDR_S : R/W ;bitpos:[25:0] ;default: 26'h1ffffff ; */
+/*description: SPI1 external RAM ACE section $n start address value.*/
+#define SPI_MEM_SMEM_PMS2_ADDR_S    0x03FFFFFF
+#define SPI_MEM_SMEM_PMS2_ADDR_S_M  ((SPI_MEM_SMEM_PMS2_ADDR_S_V)<<(SPI_MEM_SMEM_PMS2_ADDR_S_S))
+#define SPI_MEM_SMEM_PMS2_ADDR_S_V  0x3FFFFFF
+#define SPI_MEM_SMEM_PMS2_ADDR_S_S  0
+
+#define SPI_MEM_SPI_SMEM_PMS3_ADDR_REG(i)          (REG_SPI_MEM_BASE(i) + 0x14C)
+/* SPI_MEM_SMEM_PMS3_ADDR_S : R/W ;bitpos:[25:0] ;default: 26'h2ffffff ; */
+/*description: SPI1 external RAM ACE section $n start address value.*/
+#define SPI_MEM_SMEM_PMS3_ADDR_S    0x03FFFFFF
+#define SPI_MEM_SMEM_PMS3_ADDR_S_M  ((SPI_MEM_SMEM_PMS3_ADDR_S_V)<<(SPI_MEM_SMEM_PMS3_ADDR_S_S))
+#define SPI_MEM_SMEM_PMS3_ADDR_S_V  0x3FFFFFF
+#define SPI_MEM_SMEM_PMS3_ADDR_S_S  0
+
+#define SPI_MEM_SPI_SMEM_PMS0_SIZE_REG(i)          (REG_SPI_MEM_BASE(i) + 0x150)
+/* SPI_MEM_SMEM_PMS0_SIZE : R/W ;bitpos:[13:0] ;default: 14'h1000 ; */
+/*description: SPI1 external RAM ACE section $n address region is (SPI_SMEM_PMS$n_ADDR_S, SPI_S
+MEM_PMS$n_ADDR_S + SPI_SMEM_PMS$n_SIZE).*/
+#define SPI_MEM_SMEM_PMS0_SIZE    0x00003FFF
+#define SPI_MEM_SMEM_PMS0_SIZE_M  ((SPI_MEM_SMEM_PMS0_SIZE_V)<<(SPI_MEM_SMEM_PMS0_SIZE_S))
+#define SPI_MEM_SMEM_PMS0_SIZE_V  0x3FFF
+#define SPI_MEM_SMEM_PMS0_SIZE_S  0
+
+#define SPI_MEM_SPI_SMEM_PMS1_SIZE_REG(i)          (REG_SPI_MEM_BASE(i) + 0x154)
+/* SPI_MEM_SMEM_PMS1_SIZE : R/W ;bitpos:[13:0] ;default: 14'h1000 ; */
+/*description: SPI1 external RAM ACE section $n address region is (SPI_SMEM_PMS$n_ADDR_S, SPI_S
+MEM_PMS$n_ADDR_S + SPI_SMEM_PMS$n_SIZE).*/
+#define SPI_MEM_SMEM_PMS1_SIZE    0x00003FFF
+#define SPI_MEM_SMEM_PMS1_SIZE_M  ((SPI_MEM_SMEM_PMS1_SIZE_V)<<(SPI_MEM_SMEM_PMS1_SIZE_S))
+#define SPI_MEM_SMEM_PMS1_SIZE_V  0x3FFF
+#define SPI_MEM_SMEM_PMS1_SIZE_S  0
+
+#define SPI_MEM_SPI_SMEM_PMS2_SIZE_REG(i)          (REG_SPI_MEM_BASE(i) + 0x158)
+/* SPI_MEM_SMEM_PMS2_SIZE : R/W ;bitpos:[13:0] ;default: 14'h1000 ; */
+/*description: SPI1 external RAM ACE section $n address region is (SPI_SMEM_PMS$n_ADDR_S, SPI_S
+MEM_PMS$n_ADDR_S + SPI_SMEM_PMS$n_SIZE).*/
+#define SPI_MEM_SMEM_PMS2_SIZE    0x00003FFF
+#define SPI_MEM_SMEM_PMS2_SIZE_M  ((SPI_MEM_SMEM_PMS2_SIZE_V)<<(SPI_MEM_SMEM_PMS2_SIZE_S))
+#define SPI_MEM_SMEM_PMS2_SIZE_V  0x3FFF
+#define SPI_MEM_SMEM_PMS2_SIZE_S  0
+
+#define SPI_MEM_SPI_SMEM_PMS3_SIZE_REG(i)          (REG_SPI_MEM_BASE(i) + 0x15C)
+/* SPI_MEM_SMEM_PMS3_SIZE : R/W ;bitpos:[13:0] ;default: 14'h1000 ; */
+/*description: SPI1 external RAM ACE section $n address region is (SPI_SMEM_PMS$n_ADDR_S, SPI_S
+MEM_PMS$n_ADDR_S + SPI_SMEM_PMS$n_SIZE).*/
+#define SPI_MEM_SMEM_PMS3_SIZE    0x00003FFF
+#define SPI_MEM_SMEM_PMS3_SIZE_M  ((SPI_MEM_SMEM_PMS3_SIZE_V)<<(SPI_MEM_SMEM_PMS3_SIZE_S))
+#define SPI_MEM_SMEM_PMS3_SIZE_V  0x3FFF
+#define SPI_MEM_SMEM_PMS3_SIZE_S  0
+
+#define SPI_MEM_PMS_REJECT_REG(i)          (REG_SPI_MEM_BASE(i) + 0x164)
+/* SPI_MEM_PMS_IVD : R/SS/WTC ;bitpos:[31] ;default: 1'h0 ; */
+/*description: 1: SPI1 access is rejected because of address multi-hit. 0: No address multi-hit
+ error. It is cleared by when  SPI_MEM_PMS_REJECT_INT_CLR bit is set..*/
+#define SPI_MEM_PMS_IVD    (BIT(31))
+#define SPI_MEM_PMS_IVD_M  (BIT(31))
+#define SPI_MEM_PMS_IVD_V  0x1
+#define SPI_MEM_PMS_IVD_S  31
+/* SPI_MEM_PMS_MULTI_HIT : R/SS/WTC ;bitpos:[30] ;default: 1'b0 ; */
+/*description: 1: SPI1 access is rejected because of address miss. 0: No address miss error. It
+ is cleared by when  SPI_MEM_PMS_REJECT_INT_CLR bit is set..*/
+#define SPI_MEM_PMS_MULTI_HIT    (BIT(30))
+#define SPI_MEM_PMS_MULTI_HIT_M  (BIT(30))
+#define SPI_MEM_PMS_MULTI_HIT_V  0x1
+#define SPI_MEM_PMS_MULTI_HIT_S  30
+/* SPI_MEM_PMS_ST : R/SS/WTC ;bitpos:[29] ;default: 1'b0 ; */
+/*description: 1: SPI1 read access error. 0: No read access error. It is cleared by when  SPI_M
+EM_PMS_REJECT_INT_CLR bit is set..*/
+#define SPI_MEM_PMS_ST    (BIT(29))
+#define SPI_MEM_PMS_ST_M  (BIT(29))
+#define SPI_MEM_PMS_ST_V  0x1
+#define SPI_MEM_PMS_ST_S  29
+/* SPI_MEM_PMS_LD : R/SS/WTC ;bitpos:[28] ;default: 1'b0 ; */
+/*description: 1: SPI1 write access error. 0: No write access error. It is cleared by when  SPI
+_MEM_PMS_REJECT_INT_CLR bit is set..*/
+#define SPI_MEM_PMS_LD    (BIT(28))
+#define SPI_MEM_PMS_LD_M  (BIT(28))
+#define SPI_MEM_PMS_LD_V  0x1
+#define SPI_MEM_PMS_LD_S  28
+/* SPI_MEM_PM_EN : R/W ;bitpos:[26] ;default: 1'b0 ; */
+/*description: Set this bit to enable SPI0/1 transfer permission control function..*/
+#define SPI_MEM_PM_EN    (BIT(26))
+#define SPI_MEM_PM_EN_M  (BIT(26))
+#define SPI_MEM_PM_EN_V  0x1
+#define SPI_MEM_PM_EN_S  26
+/* SPI_MEM_REJECT_ADDR : R/SS/WTC ;bitpos:[25:0] ;default: 26'h0 ; */
+/*description: This bits show the first SPI1 access error address. It is cleared by when  SPI_M
+EM_PMS_REJECT_INT_CLR bit is set..*/
+#define SPI_MEM_REJECT_ADDR    0x03FFFFFF
+#define SPI_MEM_REJECT_ADDR_M  ((SPI_MEM_REJECT_ADDR_V)<<(SPI_MEM_REJECT_ADDR_S))
+#define SPI_MEM_REJECT_ADDR_V  0x3FFFFFF
+#define SPI_MEM_REJECT_ADDR_S  0
+
+#define SPI_MEM_ECC_CTRL_REG(i)          (REG_SPI_MEM_BASE(i) + 0x168)
+/* SPI_MEM_ECC_ERR_BITS : HRO ;bitpos:[31:25] ;default: 7'd0 ; */
+/*description: Records the first ECC error bit number in the 16 bytes(From 0~127, corresponding
+ to byte 0 bit 0 to byte 15 bit 7).*/
+#define SPI_MEM_ECC_ERR_BITS    0x0000007F
+#define SPI_MEM_ECC_ERR_BITS_M  ((SPI_MEM_ECC_ERR_BITS_V)<<(SPI_MEM_ECC_ERR_BITS_S))
+#define SPI_MEM_ECC_ERR_BITS_V  0x7F
+#define SPI_MEM_ECC_ERR_BITS_S  25
+/* SPI_MEM_ECC_CONTINUE_RECORD_ERR_EN : HRO ;bitpos:[24] ;default: 1'b1 ; */
+/*description: 1: The error information in SPI_MEM_ECC_ERR_BITS and SPI_MEM_ECC_ERR_ADDR is upd
+ated when there is an ECC error. 0: SPI_MEM_ECC_ERR_BITS and SPI_MEM_ECC_ERR_ADD
+R record the first ECC error information..*/
+#define SPI_MEM_ECC_CONTINUE_RECORD_ERR_EN    (BIT(24))
+#define SPI_MEM_ECC_CONTINUE_RECORD_ERR_EN_M  (BIT(24))
+#define SPI_MEM_ECC_CONTINUE_RECORD_ERR_EN_V  0x1
+#define SPI_MEM_ECC_CONTINUE_RECORD_ERR_EN_S  24
+/* SPI_MEM_USR_ECC_ADDR_EN : HRO ;bitpos:[21] ;default: 1'd0 ; */
+/*description: Set this bit to enable ECC address convert in SPI0/1 USR_CMD transfer..*/
+#define SPI_MEM_USR_ECC_ADDR_EN    (BIT(21))
+#define SPI_MEM_USR_ECC_ADDR_EN_M  (BIT(21))
+#define SPI_MEM_USR_ECC_ADDR_EN_V  0x1
+#define SPI_MEM_USR_ECC_ADDR_EN_S  21
+/* SPI_MEM_FMEM_ECC_ADDR_EN : HRO ;bitpos:[20] ;default: 1'd0 ; */
+/*description: Set this bit to enable MSPI ECC address conversion, no matter MSPI accesses to t
+he ECC region or non-ECC region of flash. If there is no ECC region in flash, th
+is bit should be 0. Otherwise, this bit should be 1..*/
+#define SPI_MEM_FMEM_ECC_ADDR_EN    (BIT(20))
+#define SPI_MEM_FMEM_ECC_ADDR_EN_M  (BIT(20))
+#define SPI_MEM_FMEM_ECC_ADDR_EN_V  0x1
+#define SPI_MEM_FMEM_ECC_ADDR_EN_S  20
+/* SPI_MEM_FMEM_PAGE_SIZE : R/W ;bitpos:[19:18] ;default: 2'd0 ; */
+/*description: Set the page size of the flash accessed by MSPI. 0: 256 bytes. 1: 512 bytes. 2:
+1024 bytes. 3: 2048 bytes..*/
+#define SPI_MEM_FMEM_PAGE_SIZE    0x00000003
+#define SPI_MEM_FMEM_PAGE_SIZE_M  ((SPI_MEM_FMEM_PAGE_SIZE_V)<<(SPI_MEM_FMEM_PAGE_SIZE_S))
+#define SPI_MEM_FMEM_PAGE_SIZE_V  0x3
+#define SPI_MEM_FMEM_PAGE_SIZE_S  18
+/* SPI_MEM_FMEM_ECC_ERR_INT_EN : HRO ;bitpos:[17] ;default: 1'b0 ; */
+/*description: Set this bit to calculate the error times of MSPI ECC read when accesses to flas
+h..*/
+#define SPI_MEM_FMEM_ECC_ERR_INT_EN    (BIT(17))
+#define SPI_MEM_FMEM_ECC_ERR_INT_EN_M  (BIT(17))
+#define SPI_MEM_FMEM_ECC_ERR_INT_EN_V  0x1
+#define SPI_MEM_FMEM_ECC_ERR_INT_EN_S  17
+/* SPI_MEM_FMEM_ECC_ERR_INT_NUM : HRO ;bitpos:[16:11] ;default: 6'd10 ; */
+/*description: Set the error times of MSPI ECC read to generate MSPI SPI_MEM_ECC_ERR_INT interr
+upt..*/
+#define SPI_MEM_FMEM_ECC_ERR_INT_NUM    0x0000003F
+#define SPI_MEM_FMEM_ECC_ERR_INT_NUM_M  ((SPI_MEM_FMEM_ECC_ERR_INT_NUM_V)<<(SPI_MEM_FMEM_ECC_ERR_INT_NUM_S))
+#define SPI_MEM_FMEM_ECC_ERR_INT_NUM_V  0x3F
+#define SPI_MEM_FMEM_ECC_ERR_INT_NUM_S  11
+
+#define SPI_MEM_ECC_ERR_ADDR_REG(i)          (REG_SPI_MEM_BASE(i) + 0x16C)
+/* SPI_MEM_ECC_ERR_CNT : HRO ;bitpos:[31:26] ;default: 6'd0 ; */
+/*description: This bits show the error times of MSPI ECC read. It is cleared by when  SPI_MEM_
+ECC_ERR_INT_CLR bit is set..*/
+#define SPI_MEM_ECC_ERR_CNT    0x0000003F
+#define SPI_MEM_ECC_ERR_CNT_M  ((SPI_MEM_ECC_ERR_CNT_V)<<(SPI_MEM_ECC_ERR_CNT_S))
+#define SPI_MEM_ECC_ERR_CNT_V  0x3F
+#define SPI_MEM_ECC_ERR_CNT_S  26
+/* SPI_MEM_ECC_ERR_ADDR : HRO ;bitpos:[25:0] ;default: 26'h0 ; */
+/*description: This bits show the first MSPI ECC error address. It is cleared by when  SPI_MEM_
+ECC_ERR_INT_CLR bit is set..*/
+#define SPI_MEM_ECC_ERR_ADDR    0x03FFFFFF
+#define SPI_MEM_ECC_ERR_ADDR_M  ((SPI_MEM_ECC_ERR_ADDR_V)<<(SPI_MEM_ECC_ERR_ADDR_S))
+#define SPI_MEM_ECC_ERR_ADDR_V  0x3FFFFFF
+#define SPI_MEM_ECC_ERR_ADDR_S  0
+
+#define SPI_MEM_AXI_ERR_ADDR_REG(i)          (REG_SPI_MEM_BASE(i) + 0x170)
+/* SPI_MEM_ALL_AXI_TRANS_AFIFO_EMPTY : RO ;bitpos:[31] ;default: 1'b1 ; */
+/*description: This bit is set when WADDR_AFIFO, WBLEN_AFIFO, WDATA_AFIFO, AXI_RADDR_CTL_AFIFO
+and RDATA_AFIFO are empty and spi0_mst_st is IDLE..*/
+#define SPI_MEM_ALL_AXI_TRANS_AFIFO_EMPTY    (BIT(31))
+#define SPI_MEM_ALL_AXI_TRANS_AFIFO_EMPTY_M  (BIT(31))
+#define SPI_MEM_ALL_AXI_TRANS_AFIFO_EMPTY_V  0x1
+#define SPI_MEM_ALL_AXI_TRANS_AFIFO_EMPTY_S  31
+/* SPI_MEM_WBLEN_AFIFO_REMPTY : RO ;bitpos:[30] ;default: 1'b1 ; */
+/*description: 1: WBLEN_AFIFO is empty. 0: At least one AXI write transfer is pending..*/
+#define SPI_MEM_WBLEN_AFIFO_REMPTY    (BIT(30))
+#define SPI_MEM_WBLEN_AFIFO_REMPTY_M  (BIT(30))
+#define SPI_MEM_WBLEN_AFIFO_REMPTY_V  0x1
+#define SPI_MEM_WBLEN_AFIFO_REMPTY_S  30
+/* SPI_MEM_WDATA_AFIFO_REMPTY : RO ;bitpos:[29] ;default: 1'b1 ; */
+/*description: 1: WDATA_AFIFO is empty. 0: At least one AXI write transfer is pending..*/
+#define SPI_MEM_WDATA_AFIFO_REMPTY    (BIT(29))
+#define SPI_MEM_WDATA_AFIFO_REMPTY_M  (BIT(29))
+#define SPI_MEM_WDATA_AFIFO_REMPTY_V  0x1
+#define SPI_MEM_WDATA_AFIFO_REMPTY_S  29
+/* SPI_MEM_RADDR_AFIFO_REMPTY : RO ;bitpos:[28] ;default: 1'b1 ; */
+/*description: 1: AXI_RADDR_CTL_AFIFO is empty. 0: At least one AXI read transfer is pending..*/
+#define SPI_MEM_RADDR_AFIFO_REMPTY    (BIT(28))
+#define SPI_MEM_RADDR_AFIFO_REMPTY_M  (BIT(28))
+#define SPI_MEM_RADDR_AFIFO_REMPTY_V  0x1
+#define SPI_MEM_RADDR_AFIFO_REMPTY_S  28
+/* SPI_MEM_RDATA_AFIFO_REMPTY : RO ;bitpos:[27] ;default: 1'b1 ; */
+/*description: 1: RDATA_AFIFO is empty. 0: At least one AXI read transfer is pending..*/
+#define SPI_MEM_RDATA_AFIFO_REMPTY    (BIT(27))
+#define SPI_MEM_RDATA_AFIFO_REMPTY_M  (BIT(27))
+#define SPI_MEM_RDATA_AFIFO_REMPTY_V  0x1
+#define SPI_MEM_RDATA_AFIFO_REMPTY_S  27
+/* SPI_MEM_ALL_FIFO_EMPTY : RO ;bitpos:[26] ;default: 1'b1 ; */
+/*description: The empty status of all AFIFO and SYNC_FIFO in MSPI module. 1: All AXI transfers
+ and SPI0 transfers are done. 0: Others..*/
+#define SPI_MEM_ALL_FIFO_EMPTY    (BIT(26))
+#define SPI_MEM_ALL_FIFO_EMPTY_M  (BIT(26))
+#define SPI_MEM_ALL_FIFO_EMPTY_V  0x1
+#define SPI_MEM_ALL_FIFO_EMPTY_S  26
+/* SPI_MEM_AXI_ERR_ADDR : R/SS/WTC ;bitpos:[25:0] ;default: 26'h0 ; */
+/*description: This bits show the first AXI write/read invalid error or AXI write flash error a
+ddress. It is cleared by when SPI_MEM_AXI_WADDR_ERR_INT_CLR, SPI_MEM_AXI_WR_FLAS
+H_ERR_IN_CLR or SPI_MEM_AXI_RADDR_ERR_IN_CLR bit is set..*/
+#define SPI_MEM_AXI_ERR_ADDR    0x03FFFFFF
+#define SPI_MEM_AXI_ERR_ADDR_M  ((SPI_MEM_AXI_ERR_ADDR_V)<<(SPI_MEM_AXI_ERR_ADDR_S))
+#define SPI_MEM_AXI_ERR_ADDR_V  0x3FFFFFF
+#define SPI_MEM_AXI_ERR_ADDR_S  0
+
+#define SPI_MEM_SPI_SMEM_ECC_CTRL_REG(i)          (REG_SPI_MEM_BASE(i) + 0x174)
+/* SPI_MEM_SMEM_ECC_ADDR_EN : HRO ;bitpos:[20] ;default: 1'd0 ; */
+/*description: Set this bit to enable MSPI ECC address conversion, no matter MSPI accesses to t
+he ECC region or non-ECC region of external RAM. If there is no ECC region in ex
+ternal RAM, this bit should be 0. Otherwise, this bit should be 1..*/
+#define SPI_MEM_SMEM_ECC_ADDR_EN    (BIT(20))
+#define SPI_MEM_SMEM_ECC_ADDR_EN_M  (BIT(20))
+#define SPI_MEM_SMEM_ECC_ADDR_EN_V  0x1
+#define SPI_MEM_SMEM_ECC_ADDR_EN_S  20
+/* SPI_MEM_SMEM_PAGE_SIZE : HRO ;bitpos:[19:18] ;default: 2'd2 ; */
+/*description: Set the page size of the external RAM accessed by MSPI. 0: 256 bytes. 1: 512 byt
+es. 2: 1024 bytes. 3: 2048 bytes..*/
+#define SPI_MEM_SMEM_PAGE_SIZE    0x00000003
+#define SPI_MEM_SMEM_PAGE_SIZE_M  ((SPI_MEM_SMEM_PAGE_SIZE_V)<<(SPI_MEM_SMEM_PAGE_SIZE_S))
+#define SPI_MEM_SMEM_PAGE_SIZE_V  0x3
+#define SPI_MEM_SMEM_PAGE_SIZE_S  18
+/* SPI_MEM_SMEM_ECC_ERR_INT_EN : HRO ;bitpos:[17] ;default: 1'b0 ; */
+/*description: Set this bit to calculate the error times of MSPI ECC read when accesses to exte
+rnal RAM..*/
+#define SPI_MEM_SMEM_ECC_ERR_INT_EN    (BIT(17))
+#define SPI_MEM_SMEM_ECC_ERR_INT_EN_M  (BIT(17))
+#define SPI_MEM_SMEM_ECC_ERR_INT_EN_V  0x1
+#define SPI_MEM_SMEM_ECC_ERR_INT_EN_S  17
+
+#define SPI_MEM_TIMING_CALI_REG(i)          (REG_SPI_MEM_BASE(i) + 0x180)
+/* SPI_MEM_TIMING_CALI_UPDATE : WT ;bitpos:[6] ;default: 1'b0 ; */
+/*description: Set this bit to update delay mode, delay num and extra dummy in MSPI..*/
+#define SPI_MEM_TIMING_CALI_UPDATE    (BIT(6))
+#define SPI_MEM_TIMING_CALI_UPDATE_M  (BIT(6))
+#define SPI_MEM_TIMING_CALI_UPDATE_V  0x1
+#define SPI_MEM_TIMING_CALI_UPDATE_S  6
+/* SPI_MEM_DLL_TIMING_CALI : HRO ;bitpos:[5] ;default: 1'b0 ; */
+/*description: Set this bit to enable DLL for timing calibration in DDR mode when accessed to f
+lash..*/
+#define SPI_MEM_DLL_TIMING_CALI    (BIT(5))
+#define SPI_MEM_DLL_TIMING_CALI_M  (BIT(5))
+#define SPI_MEM_DLL_TIMING_CALI_V  0x1
+#define SPI_MEM_DLL_TIMING_CALI_S  5
+/* SPI_MEM_EXTRA_DUMMY_CYCLELEN : R/W ;bitpos:[4:2] ;default: 3'd0 ; */
+/*description: add extra dummy spi clock cycle length for spi clock calibration..*/
+#define SPI_MEM_EXTRA_DUMMY_CYCLELEN    0x00000007
+#define SPI_MEM_EXTRA_DUMMY_CYCLELEN_M  ((SPI_MEM_EXTRA_DUMMY_CYCLELEN_V)<<(SPI_MEM_EXTRA_DUMMY_CYCLELEN_S))
+#define SPI_MEM_EXTRA_DUMMY_CYCLELEN_V  0x7
+#define SPI_MEM_EXTRA_DUMMY_CYCLELEN_S  2
+/* SPI_MEM_TIMING_CALI : R/W ;bitpos:[1] ;default: 1'b0 ; */
+/*description: The bit is used to enable timing auto-calibration for all reading operations..*/
+#define SPI_MEM_TIMING_CALI    (BIT(1))
+#define SPI_MEM_TIMING_CALI_M  (BIT(1))
+#define SPI_MEM_TIMING_CALI_V  0x1
+#define SPI_MEM_TIMING_CALI_S  1
+/* SPI_MEM_TIMING_CLK_ENA : R/W ;bitpos:[0] ;default: 1'b1 ; */
+/*description: The bit is used to enable timing adjust clock for all reading operations..*/
+#define SPI_MEM_TIMING_CLK_ENA    (BIT(0))
+#define SPI_MEM_TIMING_CLK_ENA_M  (BIT(0))
+#define SPI_MEM_TIMING_CLK_ENA_V  0x1
+#define SPI_MEM_TIMING_CLK_ENA_S  0
+
+#define SPI_MEM_DIN_MODE_REG(i)          (REG_SPI_MEM_BASE(i) + 0x184)
+/* SPI_MEM_DINS_MODE : R/W ;bitpos:[26:24] ;default: 3'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: input without delayed,
+1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: inp
+ut with the spi_clk.*/
+#define SPI_MEM_DINS_MODE    0x00000007
+#define SPI_MEM_DINS_MODE_M  ((SPI_MEM_DINS_MODE_V)<<(SPI_MEM_DINS_MODE_S))
+#define SPI_MEM_DINS_MODE_V  0x7
+#define SPI_MEM_DINS_MODE_S  24
+/* SPI_MEM_DIN7_MODE : R/W ;bitpos:[23:21] ;default: 3'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: input without delayed,
+1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: inp
+ut with the spi_clk.*/
+#define SPI_MEM_DIN7_MODE    0x00000007
+#define SPI_MEM_DIN7_MODE_M  ((SPI_MEM_DIN7_MODE_V)<<(SPI_MEM_DIN7_MODE_S))
+#define SPI_MEM_DIN7_MODE_V  0x7
+#define SPI_MEM_DIN7_MODE_S  21
+/* SPI_MEM_DIN6_MODE : R/W ;bitpos:[20:18] ;default: 3'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: input without delayed,
+1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: inp
+ut with the spi_clk.*/
+#define SPI_MEM_DIN6_MODE    0x00000007
+#define SPI_MEM_DIN6_MODE_M  ((SPI_MEM_DIN6_MODE_V)<<(SPI_MEM_DIN6_MODE_S))
+#define SPI_MEM_DIN6_MODE_V  0x7
+#define SPI_MEM_DIN6_MODE_S  18
+/* SPI_MEM_DIN5_MODE : R/W ;bitpos:[17:15] ;default: 3'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: input without delayed,
+1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: inp
+ut with the spi_clk.*/
+#define SPI_MEM_DIN5_MODE    0x00000007
+#define SPI_MEM_DIN5_MODE_M  ((SPI_MEM_DIN5_MODE_V)<<(SPI_MEM_DIN5_MODE_S))
+#define SPI_MEM_DIN5_MODE_V  0x7
+#define SPI_MEM_DIN5_MODE_S  15
+/* SPI_MEM_DIN4_MODE : R/W ;bitpos:[14:12] ;default: 3'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: input without delayed,
+1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: inp
+ut with the spi_clk.*/
+#define SPI_MEM_DIN4_MODE    0x00000007
+#define SPI_MEM_DIN4_MODE_M  ((SPI_MEM_DIN4_MODE_V)<<(SPI_MEM_DIN4_MODE_S))
+#define SPI_MEM_DIN4_MODE_V  0x7
+#define SPI_MEM_DIN4_MODE_S  12
+/* SPI_MEM_DIN3_MODE : R/W ;bitpos:[11:9] ;default: 3'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: input without delayed,
+1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: in
+put with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input w
+ith the spi_clk high edge,  6: input with the spi_clk low edge.*/
+#define SPI_MEM_DIN3_MODE    0x00000007
+#define SPI_MEM_DIN3_MODE_M  ((SPI_MEM_DIN3_MODE_V)<<(SPI_MEM_DIN3_MODE_S))
+#define SPI_MEM_DIN3_MODE_V  0x7
+#define SPI_MEM_DIN3_MODE_S  9
+/* SPI_MEM_DIN2_MODE : R/W ;bitpos:[8:6] ;default: 3'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: input without delayed,
+1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: in
+put with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input w
+ith the spi_clk high edge,  6: input with the spi_clk low edge.*/
+#define SPI_MEM_DIN2_MODE    0x00000007
+#define SPI_MEM_DIN2_MODE_M  ((SPI_MEM_DIN2_MODE_V)<<(SPI_MEM_DIN2_MODE_S))
+#define SPI_MEM_DIN2_MODE_V  0x7
+#define SPI_MEM_DIN2_MODE_S  6
+/* SPI_MEM_DIN1_MODE : R/W ;bitpos:[5:3] ;default: 3'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: input without delayed,
+1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: in
+put with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input w
+ith the spi_clk high edge,  6: input with the spi_clk low edge.*/
+#define SPI_MEM_DIN1_MODE    0x00000007
+#define SPI_MEM_DIN1_MODE_M  ((SPI_MEM_DIN1_MODE_V)<<(SPI_MEM_DIN1_MODE_S))
+#define SPI_MEM_DIN1_MODE_V  0x7
+#define SPI_MEM_DIN1_MODE_S  3
+/* SPI_MEM_DIN0_MODE : R/W ;bitpos:[2:0] ;default: 3'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: input without delayed,
+1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: in
+put with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input w
+ith the spi_clk high edge,  6: input with the spi_clk low edge.*/
+#define SPI_MEM_DIN0_MODE    0x00000007
+#define SPI_MEM_DIN0_MODE_M  ((SPI_MEM_DIN0_MODE_V)<<(SPI_MEM_DIN0_MODE_S))
+#define SPI_MEM_DIN0_MODE_V  0x7
+#define SPI_MEM_DIN0_MODE_S  0
+
+#define SPI_MEM_DIN_NUM_REG(i)          (REG_SPI_MEM_BASE(i) + 0x188)
+/* SPI_MEM_DINS_NUM : R/W ;bitpos:[17:16] ;default: 2'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1:
+delayed by 2 cycles,....*/
+#define SPI_MEM_DINS_NUM    0x00000003
+#define SPI_MEM_DINS_NUM_M  ((SPI_MEM_DINS_NUM_V)<<(SPI_MEM_DINS_NUM_S))
+#define SPI_MEM_DINS_NUM_V  0x3
+#define SPI_MEM_DINS_NUM_S  16
+/* SPI_MEM_DIN7_NUM : R/W ;bitpos:[15:14] ;default: 2'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1:
+delayed by 2 cycles,....*/
+#define SPI_MEM_DIN7_NUM    0x00000003
+#define SPI_MEM_DIN7_NUM_M  ((SPI_MEM_DIN7_NUM_V)<<(SPI_MEM_DIN7_NUM_S))
+#define SPI_MEM_DIN7_NUM_V  0x3
+#define SPI_MEM_DIN7_NUM_S  14
+/* SPI_MEM_DIN6_NUM : R/W ;bitpos:[13:12] ;default: 2'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1:
+delayed by 2 cycles,....*/
+#define SPI_MEM_DIN6_NUM    0x00000003
+#define SPI_MEM_DIN6_NUM_M  ((SPI_MEM_DIN6_NUM_V)<<(SPI_MEM_DIN6_NUM_S))
+#define SPI_MEM_DIN6_NUM_V  0x3
+#define SPI_MEM_DIN6_NUM_S  12
+/* SPI_MEM_DIN5_NUM : R/W ;bitpos:[11:10] ;default: 2'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1:
+delayed by 2 cycles,....*/
+#define SPI_MEM_DIN5_NUM    0x00000003
+#define SPI_MEM_DIN5_NUM_M  ((SPI_MEM_DIN5_NUM_V)<<(SPI_MEM_DIN5_NUM_S))
+#define SPI_MEM_DIN5_NUM_V  0x3
+#define SPI_MEM_DIN5_NUM_S  10
+/* SPI_MEM_DIN4_NUM : R/W ;bitpos:[9:8] ;default: 2'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1:
+delayed by 2 cycles,....*/
+#define SPI_MEM_DIN4_NUM    0x00000003
+#define SPI_MEM_DIN4_NUM_M  ((SPI_MEM_DIN4_NUM_V)<<(SPI_MEM_DIN4_NUM_S))
+#define SPI_MEM_DIN4_NUM_V  0x3
+#define SPI_MEM_DIN4_NUM_S  8
+/* SPI_MEM_DIN3_NUM : R/W ;bitpos:[7:6] ;default: 2'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1:
+delayed by 2 cycles,....*/
+#define SPI_MEM_DIN3_NUM    0x00000003
+#define SPI_MEM_DIN3_NUM_M  ((SPI_MEM_DIN3_NUM_V)<<(SPI_MEM_DIN3_NUM_S))
+#define SPI_MEM_DIN3_NUM_V  0x3
+#define SPI_MEM_DIN3_NUM_S  6
+/* SPI_MEM_DIN2_NUM : R/W ;bitpos:[5:4] ;default: 2'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1:
+delayed by 2 cycles,....*/
+#define SPI_MEM_DIN2_NUM    0x00000003
+#define SPI_MEM_DIN2_NUM_M  ((SPI_MEM_DIN2_NUM_V)<<(SPI_MEM_DIN2_NUM_S))
+#define SPI_MEM_DIN2_NUM_V  0x3
+#define SPI_MEM_DIN2_NUM_S  4
+/* SPI_MEM_DIN1_NUM : R/W ;bitpos:[3:2] ;default: 2'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1:
+delayed by 2 cycles,....*/
+#define SPI_MEM_DIN1_NUM    0x00000003
+#define SPI_MEM_DIN1_NUM_M  ((SPI_MEM_DIN1_NUM_V)<<(SPI_MEM_DIN1_NUM_S))
+#define SPI_MEM_DIN1_NUM_V  0x3
+#define SPI_MEM_DIN1_NUM_S  2
+/* SPI_MEM_DIN0_NUM : R/W ;bitpos:[1:0] ;default: 2'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1:
+delayed by 2 cycles,....*/
+#define SPI_MEM_DIN0_NUM    0x00000003
+#define SPI_MEM_DIN0_NUM_M  ((SPI_MEM_DIN0_NUM_V)<<(SPI_MEM_DIN0_NUM_S))
+#define SPI_MEM_DIN0_NUM_V  0x3
+#define SPI_MEM_DIN0_NUM_S  0
+
+#define SPI_MEM_DOUT_MODE_REG(i)          (REG_SPI_MEM_BASE(i) + 0x18C)
+/* SPI_MEM_DOUTS_MODE : R/W ;bitpos:[8] ;default: 1'h0 ; */
+/*description: the output signals are delayed by system clock cycles, 0: output without delayed
+, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3:
+ output with the spi_clk.*/
+#define SPI_MEM_DOUTS_MODE    (BIT(8))
+#define SPI_MEM_DOUTS_MODE_M  (BIT(8))
+#define SPI_MEM_DOUTS_MODE_V  0x1
+#define SPI_MEM_DOUTS_MODE_S  8
+/* SPI_MEM_DOUT7_MODE : R/W ;bitpos:[7] ;default: 1'h0 ; */
+/*description: the output signals are delayed by system clock cycles, 0: output without delayed
+, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3:
+ output with the spi_clk.*/
+#define SPI_MEM_DOUT7_MODE    (BIT(7))
+#define SPI_MEM_DOUT7_MODE_M  (BIT(7))
+#define SPI_MEM_DOUT7_MODE_V  0x1
+#define SPI_MEM_DOUT7_MODE_S  7
+/* SPI_MEM_DOUT6_MODE : R/W ;bitpos:[6] ;default: 1'h0 ; */
+/*description: the output signals are delayed by system clock cycles, 0: output without delayed
+, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3:
+ output with the spi_clk.*/
+#define SPI_MEM_DOUT6_MODE    (BIT(6))
+#define SPI_MEM_DOUT6_MODE_M  (BIT(6))
+#define SPI_MEM_DOUT6_MODE_V  0x1
+#define SPI_MEM_DOUT6_MODE_S  6
+/* SPI_MEM_DOUT5_MODE : R/W ;bitpos:[5] ;default: 1'h0 ; */
+/*description: the output signals are delayed by system clock cycles, 0: output without delayed
+, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3:
+ output with the spi_clk.*/
+#define SPI_MEM_DOUT5_MODE    (BIT(5))
+#define SPI_MEM_DOUT5_MODE_M  (BIT(5))
+#define SPI_MEM_DOUT5_MODE_V  0x1
+#define SPI_MEM_DOUT5_MODE_S  5
+/* SPI_MEM_DOUT4_MODE : R/W ;bitpos:[4] ;default: 1'h0 ; */
+/*description: the output signals are delayed by system clock cycles, 0: output without delayed
+, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3:
+ output with the spi_clk.*/
+#define SPI_MEM_DOUT4_MODE    (BIT(4))
+#define SPI_MEM_DOUT4_MODE_M  (BIT(4))
+#define SPI_MEM_DOUT4_MODE_V  0x1
+#define SPI_MEM_DOUT4_MODE_S  4
+/* SPI_MEM_DOUT3_MODE : R/W ;bitpos:[3] ;default: 1'h0 ; */
+/*description: the output signals are delayed by system clock cycles, 0: output without delayed
+, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3:
+ output with the posedge of clk_160,4 output with the negedge of clk_160,5: outp
+ut with the spi_clk high edge ,6: output with the spi_clk low edge.*/
+#define SPI_MEM_DOUT3_MODE    (BIT(3))
+#define SPI_MEM_DOUT3_MODE_M  (BIT(3))
+#define SPI_MEM_DOUT3_MODE_V  0x1
+#define SPI_MEM_DOUT3_MODE_S  3
+/* SPI_MEM_DOUT2_MODE : R/W ;bitpos:[2] ;default: 1'h0 ; */
+/*description: the output signals are delayed by system clock cycles, 0: output without delayed
+, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3:
+ output with the posedge of clk_160,4 output with the negedge of clk_160,5: outp
+ut with the spi_clk high edge ,6: output with the spi_clk low edge.*/
+#define SPI_MEM_DOUT2_MODE    (BIT(2))
+#define SPI_MEM_DOUT2_MODE_M  (BIT(2))
+#define SPI_MEM_DOUT2_MODE_V  0x1
+#define SPI_MEM_DOUT2_MODE_S  2
+/* SPI_MEM_DOUT1_MODE : R/W ;bitpos:[1] ;default: 1'h0 ; */
+/*description: the output signals are delayed by system clock cycles, 0: output without delayed
+, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3:
+ output with the posedge of clk_160,4 output with the negedge of clk_160,5: outp
+ut with the spi_clk high edge ,6: output with the spi_clk low edge.*/
+#define SPI_MEM_DOUT1_MODE    (BIT(1))
+#define SPI_MEM_DOUT1_MODE_M  (BIT(1))
+#define SPI_MEM_DOUT1_MODE_V  0x1
+#define SPI_MEM_DOUT1_MODE_S  1
+/* SPI_MEM_DOUT0_MODE : R/W ;bitpos:[0] ;default: 1'h0 ; */
+/*description: the output signals are delayed by system clock cycles, 0: output without delayed
+, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3:
+ output with the posedge of clk_160,4 output with the negedge of clk_160,5: outp
+ut with the spi_clk high edge ,6: output with the spi_clk low edge.*/
+#define SPI_MEM_DOUT0_MODE    (BIT(0))
+#define SPI_MEM_DOUT0_MODE_M  (BIT(0))
+#define SPI_MEM_DOUT0_MODE_V  0x1
+#define SPI_MEM_DOUT0_MODE_S  0
+
+#define SPI_MEM_SPI_SMEM_TIMING_CALI_REG(i)          (REG_SPI_MEM_BASE(i) + 0x190)
+/* SPI_MEM_SMEM_DLL_TIMING_CALI : HRO ;bitpos:[5] ;default: 1'b0 ; */
+/*description: Set this bit to enable DLL for timing calibration in DDR mode when accessed to E
+XT_RAM..*/
+#define SPI_MEM_SMEM_DLL_TIMING_CALI    (BIT(5))
+#define SPI_MEM_SMEM_DLL_TIMING_CALI_M  (BIT(5))
+#define SPI_MEM_SMEM_DLL_TIMING_CALI_V  0x1
+#define SPI_MEM_SMEM_DLL_TIMING_CALI_S  5
+/* SPI_MEM_SMEM_EXTRA_DUMMY_CYCLELEN : HRO ;bitpos:[4:2] ;default: 3'd0 ; */
+/*description: For sram, add extra dummy spi clock cycle length for spi clock calibration..*/
+#define SPI_MEM_SMEM_EXTRA_DUMMY_CYCLELEN    0x00000007
+#define SPI_MEM_SMEM_EXTRA_DUMMY_CYCLELEN_M  ((SPI_MEM_SMEM_EXTRA_DUMMY_CYCLELEN_V)<<(SPI_MEM_SMEM_EXTRA_DUMMY_CYCLELEN_S))
+#define SPI_MEM_SMEM_EXTRA_DUMMY_CYCLELEN_V  0x7
+#define SPI_MEM_SMEM_EXTRA_DUMMY_CYCLELEN_S  2
+/* SPI_MEM_SMEM_TIMING_CALI : HRO ;bitpos:[1] ;default: 1'b0 ; */
+/*description: For sram, the bit is used to enable timing auto-calibration for all reading oper
+ations..*/
+#define SPI_MEM_SMEM_TIMING_CALI    (BIT(1))
+#define SPI_MEM_SMEM_TIMING_CALI_M  (BIT(1))
+#define SPI_MEM_SMEM_TIMING_CALI_V  0x1
+#define SPI_MEM_SMEM_TIMING_CALI_S  1
+/* SPI_MEM_SMEM_TIMING_CLK_ENA : HRO ;bitpos:[0] ;default: 1'b1 ; */
+/*description: For sram, the bit is used to enable timing adjust clock for all reading operatio
+ns..*/
+#define SPI_MEM_SMEM_TIMING_CLK_ENA    (BIT(0))
+#define SPI_MEM_SMEM_TIMING_CLK_ENA_M  (BIT(0))
+#define SPI_MEM_SMEM_TIMING_CLK_ENA_V  0x1
+#define SPI_MEM_SMEM_TIMING_CLK_ENA_S  0
+
+#define SPI_MEM_SPI_SMEM_DIN_MODE_REG(i)          (REG_SPI_MEM_BASE(i) + 0x194)
+/* SPI_MEM_SMEM_DINS_MODE : HRO ;bitpos:[26:24] ;default: 3'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: input without delayed,
+1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: in
+put with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input w
+ith the spi_clk high edge,  6: input with the spi_clk low edge.*/
+#define SPI_MEM_SMEM_DINS_MODE    0x00000007
+#define SPI_MEM_SMEM_DINS_MODE_M  ((SPI_MEM_SMEM_DINS_MODE_V)<<(SPI_MEM_SMEM_DINS_MODE_S))
+#define SPI_MEM_SMEM_DINS_MODE_V  0x7
+#define SPI_MEM_SMEM_DINS_MODE_S  24
+/* SPI_MEM_SMEM_DIN7_MODE : HRO ;bitpos:[23:21] ;default: 3'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: input without delayed,
+1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: in
+put with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input w
+ith the spi_clk high edge,  6: input with the spi_clk low edge.*/
+#define SPI_MEM_SMEM_DIN7_MODE    0x00000007
+#define SPI_MEM_SMEM_DIN7_MODE_M  ((SPI_MEM_SMEM_DIN7_MODE_V)<<(SPI_MEM_SMEM_DIN7_MODE_S))
+#define SPI_MEM_SMEM_DIN7_MODE_V  0x7
+#define SPI_MEM_SMEM_DIN7_MODE_S  21
+/* SPI_MEM_SMEM_DIN6_MODE : HRO ;bitpos:[20:18] ;default: 3'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: input without delayed,
+1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: in
+put with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input w
+ith the spi_clk high edge,  6: input with the spi_clk low edge.*/
+#define SPI_MEM_SMEM_DIN6_MODE    0x00000007
+#define SPI_MEM_SMEM_DIN6_MODE_M  ((SPI_MEM_SMEM_DIN6_MODE_V)<<(SPI_MEM_SMEM_DIN6_MODE_S))
+#define SPI_MEM_SMEM_DIN6_MODE_V  0x7
+#define SPI_MEM_SMEM_DIN6_MODE_S  18
+/* SPI_MEM_SMEM_DIN5_MODE : HRO ;bitpos:[17:15] ;default: 3'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: input without delayed,
+1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: in
+put with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input w
+ith the spi_clk high edge,  6: input with the spi_clk low edge.*/
+#define SPI_MEM_SMEM_DIN5_MODE    0x00000007
+#define SPI_MEM_SMEM_DIN5_MODE_M  ((SPI_MEM_SMEM_DIN5_MODE_V)<<(SPI_MEM_SMEM_DIN5_MODE_S))
+#define SPI_MEM_SMEM_DIN5_MODE_V  0x7
+#define SPI_MEM_SMEM_DIN5_MODE_S  15
+/* SPI_MEM_SMEM_DIN4_MODE : HRO ;bitpos:[14:12] ;default: 3'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: input without delayed,
+1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: in
+put with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input w
+ith the spi_clk high edge,  6: input with the spi_clk low edge.*/
+#define SPI_MEM_SMEM_DIN4_MODE    0x00000007
+#define SPI_MEM_SMEM_DIN4_MODE_M  ((SPI_MEM_SMEM_DIN4_MODE_V)<<(SPI_MEM_SMEM_DIN4_MODE_S))
+#define SPI_MEM_SMEM_DIN4_MODE_V  0x7
+#define SPI_MEM_SMEM_DIN4_MODE_S  12
+/* SPI_MEM_SMEM_DIN3_MODE : HRO ;bitpos:[11:9] ;default: 3'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: input without delayed,
+1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: in
+put with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input w
+ith the spi_clk high edge,  6: input with the spi_clk low edge.*/
+#define SPI_MEM_SMEM_DIN3_MODE    0x00000007
+#define SPI_MEM_SMEM_DIN3_MODE_M  ((SPI_MEM_SMEM_DIN3_MODE_V)<<(SPI_MEM_SMEM_DIN3_MODE_S))
+#define SPI_MEM_SMEM_DIN3_MODE_V  0x7
+#define SPI_MEM_SMEM_DIN3_MODE_S  9
+/* SPI_MEM_SMEM_DIN2_MODE : HRO ;bitpos:[8:6] ;default: 3'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: input without delayed,
+1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: in
+put with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input w
+ith the spi_clk high edge,  6: input with the spi_clk low edge.*/
+#define SPI_MEM_SMEM_DIN2_MODE    0x00000007
+#define SPI_MEM_SMEM_DIN2_MODE_M  ((SPI_MEM_SMEM_DIN2_MODE_V)<<(SPI_MEM_SMEM_DIN2_MODE_S))
+#define SPI_MEM_SMEM_DIN2_MODE_V  0x7
+#define SPI_MEM_SMEM_DIN2_MODE_S  6
+/* SPI_MEM_SMEM_DIN1_MODE : HRO ;bitpos:[5:3] ;default: 3'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: input without delayed,
+1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: in
+put with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input w
+ith the spi_clk high edge,  6: input with the spi_clk low edge.*/
+#define SPI_MEM_SMEM_DIN1_MODE    0x00000007
+#define SPI_MEM_SMEM_DIN1_MODE_M  ((SPI_MEM_SMEM_DIN1_MODE_V)<<(SPI_MEM_SMEM_DIN1_MODE_S))
+#define SPI_MEM_SMEM_DIN1_MODE_V  0x7
+#define SPI_MEM_SMEM_DIN1_MODE_S  3
+/* SPI_MEM_SMEM_DIN0_MODE : HRO ;bitpos:[2:0] ;default: 3'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: input without delayed,
+1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: in
+put with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input w
+ith the spi_clk high edge,  6: input with the spi_clk low edge.*/
+#define SPI_MEM_SMEM_DIN0_MODE    0x00000007
+#define SPI_MEM_SMEM_DIN0_MODE_M  ((SPI_MEM_SMEM_DIN0_MODE_V)<<(SPI_MEM_SMEM_DIN0_MODE_S))
+#define SPI_MEM_SMEM_DIN0_MODE_V  0x7
+#define SPI_MEM_SMEM_DIN0_MODE_S  0
+
+#define SPI_MEM_SPI_SMEM_DIN_NUM_REG(i)          (REG_SPI_MEM_BASE(i) + 0x198)
+/* SPI_MEM_SMEM_DINS_NUM : HRO ;bitpos:[17:16] ;default: 2'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: input without delayed,
+1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: in
+put with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input w
+ith the spi_clk high edge,  6: input with the spi_clk low edge.*/
+#define SPI_MEM_SMEM_DINS_NUM    0x00000003
+#define SPI_MEM_SMEM_DINS_NUM_M  ((SPI_MEM_SMEM_DINS_NUM_V)<<(SPI_MEM_SMEM_DINS_NUM_S))
+#define SPI_MEM_SMEM_DINS_NUM_V  0x3
+#define SPI_MEM_SMEM_DINS_NUM_S  16
+/* SPI_MEM_SMEM_DIN7_NUM : HRO ;bitpos:[15:14] ;default: 2'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1:
+delayed by 2 cycles,....*/
+#define SPI_MEM_SMEM_DIN7_NUM    0x00000003
+#define SPI_MEM_SMEM_DIN7_NUM_M  ((SPI_MEM_SMEM_DIN7_NUM_V)<<(SPI_MEM_SMEM_DIN7_NUM_S))
+#define SPI_MEM_SMEM_DIN7_NUM_V  0x3
+#define SPI_MEM_SMEM_DIN7_NUM_S  14
+/* SPI_MEM_SMEM_DIN6_NUM : HRO ;bitpos:[13:12] ;default: 2'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1:
+delayed by 2 cycles,....*/
+#define SPI_MEM_SMEM_DIN6_NUM    0x00000003
+#define SPI_MEM_SMEM_DIN6_NUM_M  ((SPI_MEM_SMEM_DIN6_NUM_V)<<(SPI_MEM_SMEM_DIN6_NUM_S))
+#define SPI_MEM_SMEM_DIN6_NUM_V  0x3
+#define SPI_MEM_SMEM_DIN6_NUM_S  12
+/* SPI_MEM_SMEM_DIN5_NUM : HRO ;bitpos:[11:10] ;default: 2'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1:
+delayed by 2 cycles,....*/
+#define SPI_MEM_SMEM_DIN5_NUM    0x00000003
+#define SPI_MEM_SMEM_DIN5_NUM_M  ((SPI_MEM_SMEM_DIN5_NUM_V)<<(SPI_MEM_SMEM_DIN5_NUM_S))
+#define SPI_MEM_SMEM_DIN5_NUM_V  0x3
+#define SPI_MEM_SMEM_DIN5_NUM_S  10
+/* SPI_MEM_SMEM_DIN4_NUM : HRO ;bitpos:[9:8] ;default: 2'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1:
+delayed by 2 cycles,....*/
+#define SPI_MEM_SMEM_DIN4_NUM    0x00000003
+#define SPI_MEM_SMEM_DIN4_NUM_M  ((SPI_MEM_SMEM_DIN4_NUM_V)<<(SPI_MEM_SMEM_DIN4_NUM_S))
+#define SPI_MEM_SMEM_DIN4_NUM_V  0x3
+#define SPI_MEM_SMEM_DIN4_NUM_S  8
+/* SPI_MEM_SMEM_DIN3_NUM : HRO ;bitpos:[7:6] ;default: 2'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1:
+delayed by 2 cycles,....*/
+#define SPI_MEM_SMEM_DIN3_NUM    0x00000003
+#define SPI_MEM_SMEM_DIN3_NUM_M  ((SPI_MEM_SMEM_DIN3_NUM_V)<<(SPI_MEM_SMEM_DIN3_NUM_S))
+#define SPI_MEM_SMEM_DIN3_NUM_V  0x3
+#define SPI_MEM_SMEM_DIN3_NUM_S  6
+/* SPI_MEM_SMEM_DIN2_NUM : HRO ;bitpos:[5:4] ;default: 2'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1:
+delayed by 2 cycles,....*/
+#define SPI_MEM_SMEM_DIN2_NUM    0x00000003
+#define SPI_MEM_SMEM_DIN2_NUM_M  ((SPI_MEM_SMEM_DIN2_NUM_V)<<(SPI_MEM_SMEM_DIN2_NUM_S))
+#define SPI_MEM_SMEM_DIN2_NUM_V  0x3
+#define SPI_MEM_SMEM_DIN2_NUM_S  4
+/* SPI_MEM_SMEM_DIN1_NUM : HRO ;bitpos:[3:2] ;default: 2'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1:
+delayed by 2 cycles,....*/
+#define SPI_MEM_SMEM_DIN1_NUM    0x00000003
+#define SPI_MEM_SMEM_DIN1_NUM_M  ((SPI_MEM_SMEM_DIN1_NUM_V)<<(SPI_MEM_SMEM_DIN1_NUM_S))
+#define SPI_MEM_SMEM_DIN1_NUM_V  0x3
+#define SPI_MEM_SMEM_DIN1_NUM_S  2
+/* SPI_MEM_SMEM_DIN0_NUM : HRO ;bitpos:[1:0] ;default: 2'h0 ; */
+/*description: the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1:
+delayed by 2 cycles,....*/
+#define SPI_MEM_SMEM_DIN0_NUM    0x00000003
+#define SPI_MEM_SMEM_DIN0_NUM_M  ((SPI_MEM_SMEM_DIN0_NUM_V)<<(SPI_MEM_SMEM_DIN0_NUM_S))
+#define SPI_MEM_SMEM_DIN0_NUM_V  0x3
+#define SPI_MEM_SMEM_DIN0_NUM_S  0
+
+#define SPI_MEM_SPI_SMEM_DOUT_MODE_REG(i)          (REG_SPI_MEM_BASE(i) + 0x19C)
+/* SPI_MEM_SMEM_DOUTS_MODE : HRO ;bitpos:[8] ;default: 1'h0 ; */
+/*description: the output signals are delayed by system clock cycles, 0: output without delayed
+, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3:
+ output with the posedge of clk_160,4 output with the negedge of clk_160,5: outp
+ut with the spi_clk high edge ,6: output with the spi_clk low edge.*/
+#define SPI_MEM_SMEM_DOUTS_MODE    (BIT(8))
+#define SPI_MEM_SMEM_DOUTS_MODE_M  (BIT(8))
+#define SPI_MEM_SMEM_DOUTS_MODE_V  0x1
+#define SPI_MEM_SMEM_DOUTS_MODE_S  8
+/* SPI_MEM_SMEM_DOUT7_MODE : HRO ;bitpos:[7] ;default: 1'h0 ; */
+/*description: the output signals are delayed by system clock cycles, 0: output without delayed
+, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3:
+ output with the posedge of clk_160,4 output with the negedge of clk_160,5: outp
+ut with the spi_clk high edge ,6: output with the spi_clk low edge.*/
+#define SPI_MEM_SMEM_DOUT7_MODE    (BIT(7))
+#define SPI_MEM_SMEM_DOUT7_MODE_M  (BIT(7))
+#define SPI_MEM_SMEM_DOUT7_MODE_V  0x1
+#define SPI_MEM_SMEM_DOUT7_MODE_S  7
+/* SPI_MEM_SMEM_DOUT6_MODE : HRO ;bitpos:[6] ;default: 1'h0 ; */
+/*description: the output signals are delayed by system clock cycles, 0: output without delayed
+, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3:
+ output with the posedge of clk_160,4 output with the negedge of clk_160,5: outp
+ut with the spi_clk high edge ,6: output with the spi_clk low edge.*/
+#define SPI_MEM_SMEM_DOUT6_MODE    (BIT(6))
+#define SPI_MEM_SMEM_DOUT6_MODE_M  (BIT(6))
+#define SPI_MEM_SMEM_DOUT6_MODE_V  0x1
+#define SPI_MEM_SMEM_DOUT6_MODE_S  6
+/* SPI_MEM_SMEM_DOUT5_MODE : HRO ;bitpos:[5] ;default: 1'h0 ; */
+/*description: the output signals are delayed by system clock cycles, 0: output without delayed
+, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3:
+ output with the posedge of clk_160,4 output with the negedge of clk_160,5: outp
+ut with the spi_clk high edge ,6: output with the spi_clk low edge.*/
+#define SPI_MEM_SMEM_DOUT5_MODE    (BIT(5))
+#define SPI_MEM_SMEM_DOUT5_MODE_M  (BIT(5))
+#define SPI_MEM_SMEM_DOUT5_MODE_V  0x1
+#define SPI_MEM_SMEM_DOUT5_MODE_S  5
+/* SPI_MEM_SMEM_DOUT4_MODE : HRO ;bitpos:[4] ;default: 1'h0 ; */
+/*description: the output signals are delayed by system clock cycles, 0: output without delayed
+, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3:
+ output with the posedge of clk_160,4 output with the negedge of clk_160,5: outp
+ut with the spi_clk high edge ,6: output with the spi_clk low edge.*/
+#define SPI_MEM_SMEM_DOUT4_MODE    (BIT(4))
+#define SPI_MEM_SMEM_DOUT4_MODE_M  (BIT(4))
+#define SPI_MEM_SMEM_DOUT4_MODE_V  0x1
+#define SPI_MEM_SMEM_DOUT4_MODE_S  4
+/* SPI_MEM_SMEM_DOUT3_MODE : HRO ;bitpos:[3] ;default: 1'h0 ; */
+/*description: the output signals are delayed by system clock cycles, 0: output without delayed
+, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3:
+ output with the posedge of clk_160,4 output with the negedge of clk_160,5: outp
+ut with the spi_clk high edge ,6: output with the spi_clk low edge.*/
+#define SPI_MEM_SMEM_DOUT3_MODE    (BIT(3))
+#define SPI_MEM_SMEM_DOUT3_MODE_M  (BIT(3))
+#define SPI_MEM_SMEM_DOUT3_MODE_V  0x1
+#define SPI_MEM_SMEM_DOUT3_MODE_S  3
+/* SPI_MEM_SMEM_DOUT2_MODE : HRO ;bitpos:[2] ;default: 1'h0 ; */
+/*description: the output signals are delayed by system clock cycles, 0: output without delayed
+, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3:
+ output with the posedge of clk_160,4 output with the negedge of clk_160,5: outp
+ut with the spi_clk high edge ,6: output with the spi_clk low edge.*/
+#define SPI_MEM_SMEM_DOUT2_MODE    (BIT(2))
+#define SPI_MEM_SMEM_DOUT2_MODE_M  (BIT(2))
+#define SPI_MEM_SMEM_DOUT2_MODE_V  0x1
+#define SPI_MEM_SMEM_DOUT2_MODE_S  2
+/* SPI_MEM_SMEM_DOUT1_MODE : HRO ;bitpos:[1] ;default: 1'h0 ; */
+/*description: the output signals are delayed by system clock cycles, 0: output without delayed
+, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3:
+ output with the posedge of clk_160,4 output with the negedge of clk_160,5: outp
+ut with the spi_clk high edge ,6: output with the spi_clk low edge.*/
+#define SPI_MEM_SMEM_DOUT1_MODE    (BIT(1))
+#define SPI_MEM_SMEM_DOUT1_MODE_M  (BIT(1))
+#define SPI_MEM_SMEM_DOUT1_MODE_V  0x1
+#define SPI_MEM_SMEM_DOUT1_MODE_S  1
+/* SPI_MEM_SMEM_DOUT0_MODE : HRO ;bitpos:[0] ;default: 1'h0 ; */
+/*description: the output signals are delayed by system clock cycles, 0: output without delayed
+, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3:
+ output with the posedge of clk_160,4 output with the negedge of clk_160,5: outp
+ut with the spi_clk high edge ,6: output with the spi_clk low edge.*/
+#define SPI_MEM_SMEM_DOUT0_MODE    (BIT(0))
+#define SPI_MEM_SMEM_DOUT0_MODE_M  (BIT(0))
+#define SPI_MEM_SMEM_DOUT0_MODE_V  0x1
+#define SPI_MEM_SMEM_DOUT0_MODE_S  0
+
+#define SPI_MEM_SPI_SMEM_AC_REG(i)          (REG_SPI_MEM_BASE(i) + 0x1A0)
+/* SPI_MEM_SMEM_SPLIT_TRANS_EN : HRO ;bitpos:[31] ;default: 1'b1 ; */
+/*description: Set this bit to enable SPI0 split one AXI accesses EXT_RAM transfer into two SPI
+ transfers when one transfer will cross flash/EXT_RAM page corner, valid no matt
+er whether there is an ECC region or not..*/
+#define SPI_MEM_SMEM_SPLIT_TRANS_EN    (BIT(31))
+#define SPI_MEM_SMEM_SPLIT_TRANS_EN_M  (BIT(31))
+#define SPI_MEM_SMEM_SPLIT_TRANS_EN_V  0x1
+#define SPI_MEM_SMEM_SPLIT_TRANS_EN_S  31
+/* SPI_MEM_SMEM_CS_HOLD_DELAY : HRO ;bitpos:[30:25] ;default: 6'd0 ; */
+/*description: These bits are used to set the minimum CS high time tSHSL between SPI burst tran
+sfer when accesses to external RAM. tSHSL is (SPI_SMEM_CS_HOLD_DELAY[5:0] + 1) M
+SPI core clock cycles..*/
+#define SPI_MEM_SMEM_CS_HOLD_DELAY    0x0000003F
+#define SPI_MEM_SMEM_CS_HOLD_DELAY_M  ((SPI_MEM_SMEM_CS_HOLD_DELAY_V)<<(SPI_MEM_SMEM_CS_HOLD_DELAY_S))
+#define SPI_MEM_SMEM_CS_HOLD_DELAY_V  0x3F
+#define SPI_MEM_SMEM_CS_HOLD_DELAY_S  25
+/* SPI_MEM_SMEM_ECC_16TO18_BYTE_EN : HRO ;bitpos:[16] ;default: 1'b0 ; */
+/*description: Set this bit to enable SPI0 and SPI1 ECC 16 bytes data with 2 ECC bytes mode whe
+n accesses external RAM..*/
+#define SPI_MEM_SMEM_ECC_16TO18_BYTE_EN    (BIT(16))
+#define SPI_MEM_SMEM_ECC_16TO18_BYTE_EN_M  (BIT(16))
+#define SPI_MEM_SMEM_ECC_16TO18_BYTE_EN_V  0x1
+#define SPI_MEM_SMEM_ECC_16TO18_BYTE_EN_S  16
+/* SPI_MEM_SMEM_ECC_SKIP_PAGE_CORNER : HRO ;bitpos:[15] ;default: 1'b1 ; */
+/*description: 1: SPI0 skips page corner when accesses external RAM. 0: Not skip page corner wh
+en accesses external RAM..*/
+#define SPI_MEM_SMEM_ECC_SKIP_PAGE_CORNER    (BIT(15))
+#define SPI_MEM_SMEM_ECC_SKIP_PAGE_CORNER_M  (BIT(15))
+#define SPI_MEM_SMEM_ECC_SKIP_PAGE_CORNER_V  0x1
+#define SPI_MEM_SMEM_ECC_SKIP_PAGE_CORNER_S  15
+/* SPI_MEM_SMEM_ECC_CS_HOLD_TIME : HRO ;bitpos:[14:12] ;default: 3'd3 ; */
+/*description: SPI_SMEM_CS_HOLD_TIME + SPI_SMEM_ECC_CS_HOLD_TIME is the SPI0 and SPI1 CS hold c
+ycles in ECC mode when accessed external RAM..*/
+#define SPI_MEM_SMEM_ECC_CS_HOLD_TIME    0x00000007
+#define SPI_MEM_SMEM_ECC_CS_HOLD_TIME_M  ((SPI_MEM_SMEM_ECC_CS_HOLD_TIME_V)<<(SPI_MEM_SMEM_ECC_CS_HOLD_TIME_S))
+#define SPI_MEM_SMEM_ECC_CS_HOLD_TIME_V  0x7
+#define SPI_MEM_SMEM_ECC_CS_HOLD_TIME_S  12
+/* SPI_MEM_SMEM_CS_HOLD_TIME : HRO ;bitpos:[11:7] ;default: 5'h1 ; */
+/*description: For SPI0 and SPI1, spi cs signal is delayed to inactive by spi clock this bits a
+re combined with spi_mem_cs_hold bit..*/
+#define SPI_MEM_SMEM_CS_HOLD_TIME    0x0000001F
+#define SPI_MEM_SMEM_CS_HOLD_TIME_M  ((SPI_MEM_SMEM_CS_HOLD_TIME_V)<<(SPI_MEM_SMEM_CS_HOLD_TIME_S))
+#define SPI_MEM_SMEM_CS_HOLD_TIME_V  0x1F
+#define SPI_MEM_SMEM_CS_HOLD_TIME_S  7
+/* SPI_MEM_SMEM_CS_SETUP_TIME : HRO ;bitpos:[6:2] ;default: 5'h1 ; */
+/*description: For spi0, (cycles-1) of prepare phase by spi clock this bits are combined with s
+pi_mem_cs_setup bit..*/
+#define SPI_MEM_SMEM_CS_SETUP_TIME    0x0000001F
+#define SPI_MEM_SMEM_CS_SETUP_TIME_M  ((SPI_MEM_SMEM_CS_SETUP_TIME_V)<<(SPI_MEM_SMEM_CS_SETUP_TIME_S))
+#define SPI_MEM_SMEM_CS_SETUP_TIME_V  0x1F
+#define SPI_MEM_SMEM_CS_SETUP_TIME_S  2
+/* SPI_MEM_SMEM_CS_HOLD : HRO ;bitpos:[1] ;default: 1'b0 ; */
+/*description: For SPI0 and SPI1, spi cs keep low when spi is in done phase. 1: enable 0: disab
+le..*/
+#define SPI_MEM_SMEM_CS_HOLD    (BIT(1))
+#define SPI_MEM_SMEM_CS_HOLD_M  (BIT(1))
+#define SPI_MEM_SMEM_CS_HOLD_V  0x1
+#define SPI_MEM_SMEM_CS_HOLD_S  1
+/* SPI_MEM_SMEM_CS_SETUP : HRO ;bitpos:[0] ;default: 1'b0 ; */
+/*description: For SPI0 and SPI1, spi cs is enable when spi is in prepare phase. 1: enable 0: d
+isable..*/
+#define SPI_MEM_SMEM_CS_SETUP    (BIT(0))
+#define SPI_MEM_SMEM_CS_SETUP_M  (BIT(0))
+#define SPI_MEM_SMEM_CS_SETUP_V  0x1
+#define SPI_MEM_SMEM_CS_SETUP_S  0
+
+#define SPI_MEM_CLOCK_GATE_REG(i)          (REG_SPI_MEM_BASE(i) + 0x200)
+/* SPI_MEM_CLK_EN : R/W ;bitpos:[0] ;default: 1'b1 ; */
+/*description: Register clock gate enable signal. 1: Enable. 0: Disable..*/
+#define SPI_MEM_CLK_EN    (BIT(0))
+#define SPI_MEM_CLK_EN_M  (BIT(0))
+#define SPI_MEM_CLK_EN_V  0x1
+#define SPI_MEM_CLK_EN_S  0
+
+#define SPI_MEM_XTS_PLAIN_BASE_REG(i)          (REG_SPI_MEM_BASE(i) + 0x300)
+/* SPI_MEM_XTS_PLAIN : R/W ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: This field is only used to generate include file in c case. This field is useles
+s. Please do not use this field..*/
+#define SPI_MEM_XTS_PLAIN    0xFFFFFFFF
+#define SPI_MEM_XTS_PLAIN_M  ((SPI_MEM_XTS_PLAIN_V)<<(SPI_MEM_XTS_PLAIN_S))
+#define SPI_MEM_XTS_PLAIN_V  0xFFFFFFFF
+#define SPI_MEM_XTS_PLAIN_S  0
+
+#define SPI_MEM_XTS_LINESIZE_REG(i)          (REG_SPI_MEM_BASE(i) + 0x340)
+/* SPI_MEM_XTS_LINESIZE : R/W ;bitpos:[1:0] ;default: 2'h0 ; */
+/*description: This bits stores the line-size parameter which will be used in manual encryption
+ calculation. It decides how many bytes will be encrypted one time. 0: 16-bytes,
+ 1: 32-bytes, 2: 64-bytes, 3:reserved..*/
+#define SPI_MEM_XTS_LINESIZE    0x00000003
+#define SPI_MEM_XTS_LINESIZE_M  ((SPI_MEM_XTS_LINESIZE_V)<<(SPI_MEM_XTS_LINESIZE_S))
+#define SPI_MEM_XTS_LINESIZE_V  0x3
+#define SPI_MEM_XTS_LINESIZE_S  0
+
+#define SPI_MEM_XTS_DESTINATION_REG(i)          (REG_SPI_MEM_BASE(i) + 0x344)
+/* SPI_MEM_XTS_DESTINATION : R/W ;bitpos:[0] ;default: 1'b0 ; */
+/*description: This bit stores the destination parameter which will be used in manual encryptio
+n calculation. 0: flash(default), 1: psram(reserved). Only default value can be
+used..*/
+#define SPI_MEM_XTS_DESTINATION    (BIT(0))
+#define SPI_MEM_XTS_DESTINATION_M  (BIT(0))
+#define SPI_MEM_XTS_DESTINATION_V  0x1
+#define SPI_MEM_XTS_DESTINATION_S  0
+
+#define SPI_MEM_XTS_PHYSICAL_ADDRESS_REG(i)          (REG_SPI_MEM_BASE(i) + 0x348)
+/* SPI_MEM_XTS_PHYSICAL_ADDRESS : R/W ;bitpos:[25:0] ;default: 26'h0 ; */
+/*description: This bits stores the physical-address parameter which will be used in manual enc
+ryption calculation. This value should aligned with byte number decided by line-
+size parameter..*/
+#define SPI_MEM_XTS_PHYSICAL_ADDRESS    0x03FFFFFF
+#define SPI_MEM_XTS_PHYSICAL_ADDRESS_M  ((SPI_MEM_XTS_PHYSICAL_ADDRESS_V)<<(SPI_MEM_XTS_PHYSICAL_ADDRESS_S))
+#define SPI_MEM_XTS_PHYSICAL_ADDRESS_V  0x3FFFFFF
+#define SPI_MEM_XTS_PHYSICAL_ADDRESS_S  0
+
+#define SPI_MEM_XTS_TRIGGER_REG(i)          (REG_SPI_MEM_BASE(i) + 0x34C)
+/* SPI_MEM_XTS_TRIGGER : WT ;bitpos:[0] ;default: 1'b0 ; */
+/*description: Set this bit to trigger the process of manual encryption calculation. This actio
+n should only be asserted when manual encryption status is 0. After this action,
+ manual encryption status becomes 1. After calculation is done, manual encryptio
+n status becomes 2..*/
+#define SPI_MEM_XTS_TRIGGER    (BIT(0))
+#define SPI_MEM_XTS_TRIGGER_M  (BIT(0))
+#define SPI_MEM_XTS_TRIGGER_V  0x1
+#define SPI_MEM_XTS_TRIGGER_S  0
+
+#define SPI_MEM_XTS_RELEASE_REG(i)          (REG_SPI_MEM_BASE(i) + 0x350)
+/* SPI_MEM_XTS_RELEASE : WT ;bitpos:[0] ;default: 1'b0 ; */
+/*description: Set this bit to release encrypted result to mspi. This action should only be ass
+erted when manual encryption status is 2. After this action, manual encryption s
+tatus will become 3..*/
+#define SPI_MEM_XTS_RELEASE    (BIT(0))
+#define SPI_MEM_XTS_RELEASE_M  (BIT(0))
+#define SPI_MEM_XTS_RELEASE_V  0x1
+#define SPI_MEM_XTS_RELEASE_S  0
+
+#define SPI_MEM_XTS_DESTROY_REG(i)          (REG_SPI_MEM_BASE(i) + 0x354)
+/* SPI_MEM_XTS_DESTROY : WT ;bitpos:[0] ;default: 1'b0 ; */
+/*description: Set this bit to destroy encrypted result. This action should be asserted only wh
+en manual encryption status is 3. After this action, manual encryption status wi
+ll become 0..*/
+#define SPI_MEM_XTS_DESTROY    (BIT(0))
+#define SPI_MEM_XTS_DESTROY_M  (BIT(0))
+#define SPI_MEM_XTS_DESTROY_V  0x1
+#define SPI_MEM_XTS_DESTROY_S  0
+
+#define SPI_MEM_XTS_STATE_REG(i)          (REG_SPI_MEM_BASE(i) + 0x358)
+/* SPI_MEM_XTS_STATE : RO ;bitpos:[1:0] ;default: 2'h0 ; */
+/*description: This bits stores the status of manual encryption. 0: idle, 1: busy of encryption
+ calculation, 2: encryption calculation is done but the encrypted result is invi
+sible to mspi, 3: the encrypted result is visible to mspi..*/
+#define SPI_MEM_XTS_STATE    0x00000003
+#define SPI_MEM_XTS_STATE_M  ((SPI_MEM_XTS_STATE_V)<<(SPI_MEM_XTS_STATE_S))
+#define SPI_MEM_XTS_STATE_V  0x3
+#define SPI_MEM_XTS_STATE_S  0
+
+#define SPI_MEM_XTS_DATE_REG(i)          (REG_SPI_MEM_BASE(i) + 0x35C)
+/* SPI_MEM_XTS_DATE : R/W ;bitpos:[29:0] ;default: 30'h20201010 ; */
+/*description: This bits stores the last modified-time of manual encryption feature..*/
+#define SPI_MEM_XTS_DATE    0x3FFFFFFF
+#define SPI_MEM_XTS_DATE_M  ((SPI_MEM_XTS_DATE_V)<<(SPI_MEM_XTS_DATE_S))
+#define SPI_MEM_XTS_DATE_V  0x3FFFFFFF
+#define SPI_MEM_XTS_DATE_S  0
+
+#define SPI_MEM_MMU_ITEM_CONTENT_REG(i)          (REG_SPI_MEM_BASE(i) + 0x37C)
+/* SPI_MEM_MMU_ITEM_CONTENT : R/W ;bitpos:[31:0] ;default: 32'h037c ; */
+/*description: MSPI-MMU item content.*/
+#define SPI_MEM_MMU_ITEM_CONTENT    0xFFFFFFFF
+#define SPI_MEM_MMU_ITEM_CONTENT_M  ((SPI_MEM_MMU_ITEM_CONTENT_V)<<(SPI_MEM_MMU_ITEM_CONTENT_S))
+#define SPI_MEM_MMU_ITEM_CONTENT_V  0xFFFFFFFF
+#define SPI_MEM_MMU_ITEM_CONTENT_S  0
+
+#define SPI_MEM_MMU_ITEM_INDEX_REG(i)          (REG_SPI_MEM_BASE(i) + 0x380)
+/* SPI_MEM_MMU_ITEM_INDEX : R/W ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: MSPI-MMU item index.*/
+#define SPI_MEM_MMU_ITEM_INDEX    0xFFFFFFFF
+#define SPI_MEM_MMU_ITEM_INDEX_M  ((SPI_MEM_MMU_ITEM_INDEX_V)<<(SPI_MEM_MMU_ITEM_INDEX_S))
+#define SPI_MEM_MMU_ITEM_INDEX_V  0xFFFFFFFF
+#define SPI_MEM_MMU_ITEM_INDEX_S  0
+
+#define SPI_MEM_MMU_POWER_CTRL_REG(i)          (REG_SPI_MEM_BASE(i) + 0x384)
+/* SPI_MEM_RDN_RESULT : RO ;bitpos:[31] ;default: 1'b0 ; */
+/*description: MSPI module clock domain and AXI clock domain ECO register result register.*/
+#define SPI_MEM_RDN_RESULT    (BIT(31))
+#define SPI_MEM_RDN_RESULT_M  (BIT(31))
+#define SPI_MEM_RDN_RESULT_V  0x1
+#define SPI_MEM_RDN_RESULT_S  31
+/* SPI_MEM_RDN_ENA : HRO ;bitpos:[30] ;default: 1'b0 ; */
+/*description: ECO register enable bit.*/
+#define SPI_MEM_RDN_ENA    (BIT(30))
+#define SPI_MEM_RDN_ENA_M  (BIT(30))
+#define SPI_MEM_RDN_ENA_V  0x1
+#define SPI_MEM_RDN_ENA_S  30
+/* SPI_MEM_AUX_CTRL : HRO ;bitpos:[29:16] ;default: 14'h1320 ; */
+/*description: MMU PSRAM aux control register.*/
+#define SPI_MEM_AUX_CTRL    0x00003FFF
+#define SPI_MEM_AUX_CTRL_M  ((SPI_MEM_AUX_CTRL_V)<<(SPI_MEM_AUX_CTRL_S))
+#define SPI_MEM_AUX_CTRL_V  0x3FFF
+#define SPI_MEM_AUX_CTRL_S  16
+/* SPI_MEM_MMU_PAGE_SIZE : R/W ;bitpos:[4:3] ;default: 2'd0 ; */
+/*description: 0: Max page size , 1: Max page size/2 , 2: Max page size/4, 3: Max page size/8.*/
+#define SPI_MEM_MMU_PAGE_SIZE    0x00000003
+#define SPI_MEM_MMU_PAGE_SIZE_M  ((SPI_MEM_MMU_PAGE_SIZE_V)<<(SPI_MEM_MMU_PAGE_SIZE_S))
+#define SPI_MEM_MMU_PAGE_SIZE_V  0x3
+#define SPI_MEM_MMU_PAGE_SIZE_S  3
+/* SPI_MEM_MMU_MEM_FORCE_PU : R/W ;bitpos:[2] ;default: 1'b1 ; */
+/*description: Set this bit to force mmu-memory powerup, in this case, the power should also be
+ controlled by rtc..*/
+#define SPI_MEM_MMU_MEM_FORCE_PU    (BIT(2))
+#define SPI_MEM_MMU_MEM_FORCE_PU_M  (BIT(2))
+#define SPI_MEM_MMU_MEM_FORCE_PU_V  0x1
+#define SPI_MEM_MMU_MEM_FORCE_PU_S  2
+/* SPI_MEM_MMU_MEM_FORCE_PD : R/W ;bitpos:[1] ;default: 1'b0 ; */
+/*description: Set this bit to force mmu-memory powerdown.*/
+#define SPI_MEM_MMU_MEM_FORCE_PD    (BIT(1))
+#define SPI_MEM_MMU_MEM_FORCE_PD_M  (BIT(1))
+#define SPI_MEM_MMU_MEM_FORCE_PD_V  0x1
+#define SPI_MEM_MMU_MEM_FORCE_PD_S  1
+/* SPI_MEM_MMU_MEM_FORCE_ON : R/W ;bitpos:[0] ;default: 1'b0 ; */
+/*description: Set this bit to enable mmu-memory clock force on.*/
+#define SPI_MEM_MMU_MEM_FORCE_ON    (BIT(0))
+#define SPI_MEM_MMU_MEM_FORCE_ON_M  (BIT(0))
+#define SPI_MEM_MMU_MEM_FORCE_ON_V  0x1
+#define SPI_MEM_MMU_MEM_FORCE_ON_S  0
+
+#define SPI_MEM_DPA_CTRL_REG(i)          (REG_SPI_MEM_BASE(i) + 0x388)
+/* SPI_MEM_CRYPT_DPA_SELECT_REGISTER : R/W ;bitpos:[4] ;default: 1'b0 ; */
+/*description: 1: MSPI XTS DPA clock gate is controlled by SPI_CRYPT_CALC_D_DPA_EN and SPI_CRYP
+T_SECURITY_LEVEL. 0: Controlled by efuse bits..*/
+#define SPI_MEM_CRYPT_DPA_SELECT_REGISTER    (BIT(4))
+#define SPI_MEM_CRYPT_DPA_SELECT_REGISTER_M  (BIT(4))
+#define SPI_MEM_CRYPT_DPA_SELECT_REGISTER_V  0x1
+#define SPI_MEM_CRYPT_DPA_SELECT_REGISTER_S  4
+/* SPI_MEM_CRYPT_CALC_D_DPA_EN : R/W ;bitpos:[3] ;default: 1'b1 ; */
+/*description: Only available when SPI_CRYPT_SECURITY_LEVEL is not 0. 1: Enable DPA in the calc
+ulation that using key 1 or key 2. 0: Enable DPA only in the calculation that us
+ing key 1..*/
+#define SPI_MEM_CRYPT_CALC_D_DPA_EN    (BIT(3))
+#define SPI_MEM_CRYPT_CALC_D_DPA_EN_M  (BIT(3))
+#define SPI_MEM_CRYPT_CALC_D_DPA_EN_V  0x1
+#define SPI_MEM_CRYPT_CALC_D_DPA_EN_S  3
+/* SPI_MEM_CRYPT_SECURITY_LEVEL : R/W ;bitpos:[2:0] ;default: 3'd7 ; */
+/*description: Set the security level of spi mem cryption. 0: Shut off cryption DPA funtion. 1-
+7: The bigger the number is, the more secure the cryption is. (Note that the per
+formance of cryption will decrease together with this number increasing).*/
+#define SPI_MEM_CRYPT_SECURITY_LEVEL    0x00000007
+#define SPI_MEM_CRYPT_SECURITY_LEVEL_M  ((SPI_MEM_CRYPT_SECURITY_LEVEL_V)<<(SPI_MEM_CRYPT_SECURITY_LEVEL_S))
+#define SPI_MEM_CRYPT_SECURITY_LEVEL_V  0x7
+#define SPI_MEM_CRYPT_SECURITY_LEVEL_S  0
+
+#define SPI_MEM_REGISTERRND_ECO_HIGH_REG(i)          (REG_SPI_MEM_BASE(i) + 0x3F0)
+/* SPI_MEM_REGISTERRND_ECO_HIGH : RO ;bitpos:[31:0] ;default: 32'h037c ; */
+/*description: ECO high register.*/
+#define SPI_MEM_REGISTERRND_ECO_HIGH    0xFFFFFFFF
+#define SPI_MEM_REGISTERRND_ECO_HIGH_M  ((SPI_MEM_REGISTERRND_ECO_HIGH_V)<<(SPI_MEM_REGISTERRND_ECO_HIGH_S))
+#define SPI_MEM_REGISTERRND_ECO_HIGH_V  0xFFFFFFFF
+#define SPI_MEM_REGISTERRND_ECO_HIGH_S  0
+
+#define SPI_MEM_REGISTERRND_ECO_LOW_REG(i)          (REG_SPI_MEM_BASE(i) + 0x3F4)
+/* SPI_MEM_REGISTERRND_ECO_LOW : RO ;bitpos:[31:0] ;default: 32'h037c ; */
+/*description: ECO low register.*/
+#define SPI_MEM_REGISTERRND_ECO_LOW    0xFFFFFFFF
+#define SPI_MEM_REGISTERRND_ECO_LOW_M  ((SPI_MEM_REGISTERRND_ECO_LOW_V)<<(SPI_MEM_REGISTERRND_ECO_LOW_S))
+#define SPI_MEM_REGISTERRND_ECO_LOW_V  0xFFFFFFFF
+#define SPI_MEM_REGISTERRND_ECO_LOW_S  0
+
+#define SPI_MEM_DATE_REG(i)          (REG_SPI_MEM_BASE(i) + 0x3FC)
+/* SPI_MEM_DATE : R/W; bitpos: [27:0] ;default: 35663920; */
+/*description: SPI0 register version..*/
+/* SPI_MEM_DATE : R/W; bitpos: [27:0]; default: 35660128; */
+/*description: SPI1 register version..*/
+#define SPI_MEM_DATE    0x0FFFFFFF
+#define SPI_MEM_DATE_M  ((SPI_MEM_DATE_V)<<(SPI_MEM_DATE_S))
+#define SPI_MEM_DATE_V  0xFFFFFFF
+#define SPI_MEM_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/spi_mem_struct.h b/components/soc/esp32c6/include/soc/spi_mem_struct.h
new file mode 100644
index 0000000000..9e2f7c1d3b
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/spi_mem_struct.h
@@ -0,0 +1,1081 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+typedef volatile struct spi_mem_dev_s {
+    union {
+        struct {
+            uint32_t mst_st                        :    4;  /*The current status of SPI0 master FSM: spi0_mst_st. 0: idle state, 1:SPI0_GRANT , 2: program/erase suspend state, 3: SPI0 read data state, 4: wait cache/EDMA sent data is stored in SPI0 TX FIFO, 5: SPI0 write data state.*/
+            uint32_t slv_st                        :    4;  /*The current status of SPI0 slave FSM: mspi_st. 0: idle state, 1: preparation state, 2: send command state, 3: send address state, 4: wait state, 5: read data state, 6:write data state, 7: done state, 8: read data end state.*/
+            uint32_t reserved8                     :    9;  /*reserved*/
+            uint32_t flash_pe                      :    1;  /*In user mode, it is set to indicate that program/erase operation will be triggered. The bit is combined with spi_mem_usr bit. The bit will be cleared once the operation done.1: enable 0: disable. */
+            uint32_t usr                           :    1;  /*SPI0 USR_CMD start bit, only used when SPI_MEM_AXI_REQ_EN is cleared.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable. */
+            uint32_t flash_hpm                     :    1;  /*Drive Flash into high performance mode.  The bit will be cleared once the operation done.1: enable 0: disable. */
+            uint32_t flash_res                     :    1;  /*This bit combined with reg_resandres bit releases Flash from the power-down state or high performance mode and obtains the devices ID. The bit will be cleared once the operation done.1: enable 0: disable. */
+            uint32_t flash_dp                      :    1;  /*Drive Flash into power down.  An operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable. */
+            uint32_t flash_ce                      :    1;  /*Chip erase enable. Chip erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable. */
+            uint32_t flash_be                      :    1;  /*Block erase enable(32KB) .  Block erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable. */
+            uint32_t flash_se                      :    1;  /*Sector erase enable(4KB). Sector erase operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable. */
+            uint32_t flash_pp                      :    1;  /*Page program enable(1 byte ~256 bytes data to be programmed). Page program operation  will be triggered when the bit is set. The bit will be cleared once the operation done .1: enable 0: disable. */
+            uint32_t flash_wrsr                    :    1;  /*Write status register enable.   Write status operation  will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable. */
+            uint32_t flash_rdsr                    :    1;  /*Read status register-1.  Read status operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable. */
+            uint32_t flash_rdid                    :    1;  /*Read JEDEC ID . Read ID command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable. */
+            uint32_t flash_wrdi                    :    1;  /*Write flash disable. Write disable command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable. */
+            uint32_t flash_wren                    :    1;  /*Write flash enable.  Write enable command will be sent when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable. */
+            uint32_t flash_read                    :    1;  /*Read flash enable. Read flash operation will be triggered when the bit is set. The bit will be cleared once the operation done. 1: enable 0: disable. */
+        };
+        uint32_t val;
+    } cmd;
+    uint32_t addr;
+    union {
+        struct {
+            uint32_t wdummy_dqs_always_out         :    1;  /*In the dummy phase of an MSPI write data transfer when accesses to flash, the level of SPI_DQS is output by the MSPI controller.*/
+            uint32_t wdummy_always_out             :    1;  /*In the dummy phase of an MSPI write data transfer when accesses to flash, the level of SPI_IO[7:0] is output by the MSPI controller.*/
+            uint32_t fdummy_rin                    :    1;  /*In an MSPI read data transfer when accesses to flash, the level of SPI_IO[7:0] is output by the MSPI controller in the first half part of dummy phase. It is used to mask invalid SPI_DQS in the half part of dummy phase.*/
+            uint32_t fdummy_wout                   :    1;  /*In an MSPI write data transfer when accesses to flash, the level of SPI_IO[7:0] is output by the MSPI controller in the second half part of dummy phase. It is used to pre-drive flash.*/
+            uint32_t fdout_oct                     :    1;  /*Apply 8 signals during write-data phase 1:enable 0: disable*/
+            uint32_t fdin_oct                      :    1;  /*Apply 8 signals during read-data phase 1:enable 0: disable*/
+            uint32_t faddr_oct                     :    1;  /*Apply 8 signals during address phase 1:enable 0: disable*/
+            uint32_t reserved7                     :    1;  /*reserved*/
+            uint32_t fcmd_quad                     :    1;  /*Apply 4 signals during command phase 1:enable 0: disable*/
+            uint32_t fcmd_oct                      :    1;  /*Apply 8 signals during command phase 1:enable 0: disable*/
+            uint32_t fcs_crc_en                    :    1;  /*For SPI1,  initialize crc32 module before writing encrypted data to flash. Active low.*/
+            uint32_t tx_crc_en                     :    1;  /*For SPI1,  enable crc32 when writing encrypted data to flash. 1: enable 0:disable*/
+            uint32_t reserved12                    :    1;  /*reserved*/
+            uint32_t fastrd_mode                   :    1;  /*This bit enable the bits: SPI_MEM_FREAD_QIO, SPI_MEM_FREAD_DIO, SPI_MEM_FREAD_QOUT and SPI_MEM_FREAD_DOUT. 1: enable 0: disable. */
+            uint32_t fread_dual                    :    1;  /*In the read operations, read-data phase apply 2 signals. 1: enable 0: disable. */
+            uint32_t resandres                     :    1;  /*The Device ID is read out to SPI_MEM_RD_STATUS register,  this bit combine with spi_mem_flash_res bit. 1: enable 0: disable. */
+            uint32_t reserved16                    :    2;  /*reserved*/
+            uint32_t q_pol                         :    1;  /*The bit is used to set MISO line polarity, 1: high 0, low*/
+            uint32_t d_pol                         :    1;  /*The bit is used to set MOSI line polarity, 1: high 0, low*/
+            uint32_t fread_quad                    :    1;  /*In the read operations read-data phase apply 4 signals. 1: enable 0: disable. */
+            uint32_t wp                            :    1;  /*Write protect signal output when SPI is idle.  1: output high, 0: output low. */
+            uint32_t wrsr_2b                       :    1;  /*two bytes data will be written to status register when it is set. 1: enable 0: disable. */
+            uint32_t fread_dio                     :    1;  /*In the read operations address phase and read-data phase apply 2 signals. 1: enable 0: disable. */
+            uint32_t fread_qio                     :    1;  /*In the read operations address phase and read-data phase apply 4 signals. 1: enable 0: disable. */
+            uint32_t reserved25                    :    5;  /*reserved*/
+            uint32_t dqs_ie_always_on              :    1;  /*When accesses to flash, 1: the IE signals of pads connected to SPI_DQS are always 1. 0: Others.*/
+            uint32_t data_ie_always_on             :    1;  /*When accesses to flash, 1: the IE signals of pads connected to SPI_IO[7:0] are always 1. 0: Others.*/
+        };
+        uint32_t val;
+    } ctrl;
+    union {
+        struct {
+            uint32_t clk_mode                      :    2;  /*SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is alwasy on.*/
+            uint32_t cs_hold_dly_res               :    10;  /*After RES/DP/HPM command is sent, SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 512) SPI_CLK cycles.*/
+            uint32_t reserved2                     :    9;  /*reserved*/
+            uint32_t reg_ar_size0_1_support_en     :    1;  /*1: MSPI supports ARSIZE 0~3. When ARSIZE =0~2, MSPI read address is 4*n and reply the real AXI read data back. 0: When ARSIZE 0~1, MSPI reply SLV_ERR.*/
+            uint32_t reg_aw_size0_1_support_en     :    1;  /*1: MSPI supports AWSIZE 0~3. 0: When AWSIZE 0~1, MSPI reply SLV_ERR.*/
+            uint32_t reg_axi_rdata_back_fast       :    1;  /*1: Reply AXI read data to AXI bus when one AXI read beat data is available. 0: Reply AXI read data to AXI bus when all the read data is available.*/
+            uint32_t rresp_ecc_err_en              :    1;  /*1: RRESP is SLV_ERR when there is a ECC error in AXI read data. 0: RRESP is OKAY when there is a ECC error in AXI read data. The ECC error information is recorded in SPI_MEM_ECC_ERR_ADDR_REG.*/
+            uint32_t ar_splice_en                  :    1;  /*Set this bit to enable AXI Read Splice-transfer.*/
+            uint32_t aw_splice_en                  :    1;  /*Set this bit to enable AXI Write Splice-transfer.*/
+            uint32_t ram0_en                       :    1;  /*When SPI_MEM_DUAL_RAM_EN is 0 and SPI_MEM_RAM0_EN is 1, only EXT_RAM0 will be accessed. When SPI_MEM_DUAL_RAM_EN is 0 and SPI_MEM_RAM0_EN is 0, only EXT_RAM1 will be accessed. When SPI_MEM_DUAL_RAM_EN is 1,  EXT_RAM0 and EXT_RAM1 will be accessed at the same time.*/
+            uint32_t dual_ram_en                   :    1;  /*Set this bit to enable DUAL-RAM mode, EXT_RAM0 and EXT_RAM1 will be accessed at the same time.*/
+            uint32_t fast_write_en                 :    1;  /*Set this bit to write data faster, do not wait write data has been stored in tx_bus_fifo_l2. It will wait 4*T_clk_ctrl to insure the write data has been stored in  tx_bus_fifo_l2.*/
+            uint32_t rxfifo_rst                    :    1;  /*The synchronous reset signal for SPI0 RX AFIFO and all the AES_MSPI SYNC FIFO to receive signals from AXI.  Set this bit to reset these FIFO.*/
+            uint32_t txfifo_rst                    :    1;  /*The synchronous reset signal for SPI0 TX AFIFO and all the AES_MSPI SYNC FIFO to send signals to AXI. Set this bit to reset these FIFO.*/
+        };
+        uint32_t val;
+    } ctrl1;
+    union {
+        struct {
+            uint32_t cs_setup_time                 :    5;  /*(cycles-1) of prepare phase by SPI Bus clock, this bits are combined with SPI_MEM_CS_SETUP bit.*/
+            uint32_t cs_hold_time                  :    5;  /*SPI CS signal is delayed to inactive by SPI bus clock, this bits are combined with SPI_MEM_CS_HOLD bit.*/
+            uint32_t ecc_cs_hold_time              :    3;  /*SPI_MEM_CS_HOLD_TIME + SPI_MEM_ECC_CS_HOLD_TIME is the SPI0 CS hold cycle in ECC mode when accessed flash.*/
+            uint32_t ecc_skip_page_corner          :    1;  /*1: SPI0 and SPI1 skip page corner when accesses flash. 0: Not skip page corner when accesses flash.*/
+            uint32_t ecc_16to18_byte_en            :    1;  /*Set this bit to enable SPI0 and SPI1 ECC 16 bytes data with 2 ECC bytes mode when accesses flash.*/
+            uint32_t reserved15                    :    9;  /*reserved*/
+            uint32_t split_trans_en                :    1;  /*Set this bit to enable SPI0 split one AXI read flash transfer into two SPI transfers when one transfer will cross flash or EXT_RAM page corner, valid no matter whether there is an ECC region or not.*/
+            uint32_t cs_hold_delay                 :    6;  /*These bits are used to set the minimum CS high time tSHSL between SPI burst transfer when accesses to flash. tSHSL is (SPI_MEM_CS_HOLD_DELAY[5:0] + 1) MSPI core clock cycles.*/
+            uint32_t sync_reset                    :    1;  /*The spi0_mst_st and spi0_slv_st will be reset.*/
+        };
+        uint32_t val;
+    } ctrl2;
+    union {
+        struct {
+            uint32_t clkcnt_l                      :    8;  /*In the master mode it must be equal to spi_mem_clkcnt_N. */
+            uint32_t clkcnt_h                      :    8;  /*In the master mode it must be floor((spi_mem_clkcnt_N+1)/2-1).*/
+            uint32_t clkcnt_n                      :    8;  /*In the master mode it is the divider of spi_mem_clk. So spi_mem_clk frequency is system/(spi_mem_clkcnt_N+1)*/
+            uint32_t reserved24                    :    7;  /*In the master mode it is pre-divider of spi_mem_clk. */
+            uint32_t clk_equ_sysclk                :    1;  /*1: 1-division mode, the frequency of SPI bus clock equals to that of MSPI module clock.*/
+        };
+        uint32_t val;
+    } clock;
+    union {
+        struct {
+            uint32_t reserved0                     :    6;  /*reserved*/
+            uint32_t cs_hold                       :    1;  /*spi cs keep low when spi is in  done  phase. 1: enable 0: disable. */
+            uint32_t cs_setup                      :    1;  /*spi cs is enable when spi is in  prepare  phase. 1: enable 0: disable. */
+            uint32_t reserved8                     :    1;  /*reserved*/
+            uint32_t ck_out_edge                   :    1;  /*The bit combined with SPI_MEM_CK_IDLE_EDGE bit to control SPI clock mode 0~3.*/
+            uint32_t reserved10                    :    2;  /*reserved*/
+            uint32_t fwrite_dual                   :    1;  /*In the write operations read-data phase apply 2 signals*/
+            uint32_t fwrite_quad                   :    1;  /*In the write operations read-data phase apply 4 signals*/
+            uint32_t fwrite_dio                    :    1;  /*In the write operations address phase and read-data phase apply 2 signals.*/
+            uint32_t fwrite_qio                    :    1;  /*In the write operations address phase and read-data phase apply 4 signals.*/
+            uint32_t reserved16                    :    8;  /*reserved*/
+            uint32_t usr_miso_highpart             :    1;  /*read-data phase only access to high-part of the buffer spi_mem_w8~spi_mem_w15. 1: enable 0: disable. */
+            uint32_t usr_mosi_highpart             :    1;  /*write-data phase only access to high-part of the buffer spi_mem_w8~spi_mem_w15. 1: enable 0: disable. */
+            uint32_t usr_dummy_idle                :    1;  /*spi clock is disable in dummy phase when the bit is enable.*/
+            uint32_t usr_mosi                      :    1;  /*This bit enable the write-data phase of an operation.*/
+            uint32_t usr_miso                      :    1;  /*This bit enable the read-data phase of an operation.*/
+            uint32_t usr_dummy                     :    1;  /*This bit enable the dummy phase of an operation.*/
+            uint32_t usr_addr                      :    1;  /*This bit enable the address phase of an operation.*/
+            uint32_t usr_command                   :    1;  /*This bit enable the command phase of an operation.*/
+        };
+        uint32_t val;
+    } user;
+    union {
+        struct {
+            uint32_t usr_dummy_cyclelen            :    6;  /*The length in spi_mem_clk cycles of dummy phase. The register value shall be (cycle_num-1).*/
+            uint32_t usr_dbytelen                  :    3;  /*SPI0 USR_CMD read or write data byte length -1*/
+            uint32_t reserved9                     :    17;  /*reserved*/
+            uint32_t usr_addr_bitlen               :    6;  /*The length in bits of address phase. The register value shall be (bit_num-1).*/
+        };
+        uint32_t val;
+    } user1;
+    union {
+        struct {
+            uint32_t usr_command_value             :    16;  /*The value of  command.*/
+            uint32_t reserved16                    :    12;  /*reserved*/
+            uint32_t usr_command_bitlen            :    4;  /*The length in bits of command phase. The register value shall be (bit_num-1)*/
+        };
+        uint32_t val;
+    } user2;
+    union {
+        struct {
+            uint32_t usr_mosi_bit_len              :    10;  /*The length in bits of write-data. The register value shall be (bit_num-1).*/
+            uint32_t reserved10                    :    22;  /*reserved*/
+        };
+        uint32_t val;
+    } mosi_dlen;
+    union {
+        struct {
+            uint32_t usr_miso_bit_len              :    10;  /*The length in bits of  read-data. The register value shall be (bit_num-1).*/
+            uint32_t reserved10                    :    22;  /*reserved*/
+        };
+        uint32_t val;
+    } miso_dlen;
+    union {
+        struct {
+            uint32_t status                        :    16;  /*The value is stored when set spi_mem_flash_rdsr bit and spi_mem_flash_res bit.*/
+            uint32_t wb_mode                       :    8;  /*Mode bits in the flash fast read mode  it is combined with spi_mem_fastrd_mode bit.*/
+            uint32_t reserved24                    :    8;  /*reserved*/
+        };
+        uint32_t val;
+    } rd_status;
+    uint32_t reserved_30;
+    union {
+        struct {
+            uint32_t cs0_dis                       :    1;  /*SPI_CS0 pin enable, 1: disable SPI_CS0, 0: SPI_CS0 pin is active to select SPI device, such as flash, external RAM and so on.*/
+            uint32_t cs1_dis                       :    1;  /*SPI_CS1 pin enable, 1: disable SPI_CS1, 0: SPI_CS1 pin is active to select SPI device, such as flash, external RAM and so on.*/
+            uint32_t reserved0                     :    5;  /*reserved*/
+            uint32_t fsub_pin                      :    1;  /*For SPI0,  flash is connected to SUBPINs.*/
+            uint32_t ssub_pin                      :    1;  /*For SPI0,  sram is connected to SUBPINs.*/
+            uint32_t ck_idle_edge                  :    1;  /*1: SPI_CLK line is high when idle     0: spi clk line is low when idle */
+            uint32_t cs_keep_active                :    1;  /*SPI_CS line keep low when the bit is set.*/
+            uint32_t reserved11                    :    21;  /*reserved*/
+        };
+        uint32_t val;
+    } misc;
+    uint32_t tx_crc;
+    union {
+        struct {
+            uint32_t axi_req_en                    :    1;  /*For SPI0, AXI master access enable, 1: enable, 0:disable.*/
+            uint32_t usr_addr_4byte                :    1;  /*For SPI0,  cache  read flash with 4 bytes address, 1: enable, 0:disable.*/
+            uint32_t flash_usr_cmd                 :    1;  /*For SPI0,  cache  read flash for user define command, 1: enable, 0:disable.*/
+            uint32_t fdin_dual                     :    1;  /*For SPI0 flash, din phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio.*/
+            uint32_t fdout_dual                    :    1;  /*For SPI0 flash, dout phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_fread_dio.*/
+            uint32_t faddr_dual                    :    1;  /*For SPI0 flash, address phase apply 2 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_dio.*/
+            uint32_t fdin_quad                     :    1;  /*For SPI0 flash, din phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio.*/
+            uint32_t fdout_quad                    :    1;  /*For SPI0 flash, dout phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio.*/
+            uint32_t faddr_quad                    :    1;  /*For SPI0 flash, address phase apply 4 signals. 1: enable 0: disable.  The bit is the same with spi_mem_fread_qio.*/
+            uint32_t reserved9                     :    21;  /*reserved*/
+            uint32_t reg_same_aw_ar_addr_chk_en    :    1;  /*Set this bit to check AXI read/write the same address region.*/
+            uint32_t reg_close_axi_inf_en          :    1;  /*Set this bit to close AXI read/write transfer to MSPI, which means that only SLV_ERR will be replied to BRESP/RRESP.*/
+        };
+        uint32_t val;
+    } cache_fctrl;
+    union {
+        struct {
+            uint32_t usr_saddr_4byte               :    1;  /*For SPI0, In the external RAM mode, cache read flash with 4 bytes command, 1: enable, 0:disable.*/
+            uint32_t usr_sram_dio                  :    1;  /*For SPI0, In the external RAM mode, spi dual I/O mode enable, 1: enable, 0:disable*/
+            uint32_t usr_sram_qio                  :    1;  /*For SPI0, In the external RAM mode, spi quad I/O mode enable, 1: enable, 0:disable*/
+            uint32_t usr_wr_sram_dummy             :    1;  /*For SPI0, In the external RAM mode, it is the enable bit of dummy phase for write operations.*/
+            uint32_t usr_rd_sram_dummy             :    1;  /*For SPI0, In the external RAM mode, it is the enable bit of dummy phase for read operations.*/
+            uint32_t sram_usr_rcmd                 :    1;  /*For SPI0, In the external RAM mode cache read external RAM for user define command.*/
+            uint32_t sram_rdummy_cyclelen          :    6;  /*For SPI0, In the external RAM mode, it is the length in bits of read dummy phase. The register value shall be (bit_num-1).*/
+            uint32_t reserved12                    :    2;  /*reserved*/
+            uint32_t sram_addr_bitlen              :    6;  /*For SPI0, In the external RAM mode, it is the length in bits of address phase. The register value shall be (bit_num-1).*/
+            uint32_t sram_usr_wcmd                 :    1;  /*For SPI0, In the external RAM mode cache write sram for user define command*/
+            uint32_t sram_oct                      :    1;  /*reserved*/
+            uint32_t sram_wdummy_cyclelen          :    6;  /*For SPI0, In the external RAM mode, it is the length in bits of write dummy phase. The register value shall be (bit_num-1).*/
+            uint32_t reserved28                    :    4;  /*reserved*/
+        };
+        uint32_t val;
+    } cache_sctrl;
+    union {
+        struct {
+            uint32_t sclk_mode                     :    2;  /*SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3: SPI clock is always on.*/
+            uint32_t swb_mode                      :    8;  /*Mode bits in the external RAM fast read mode  it is combined with spi_mem_fastrd_mode bit.*/
+            uint32_t sdin_dual                     :    1;  /*For SPI0 external RAM , din phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_dio.*/
+            uint32_t sdout_dual                    :    1;  /*For SPI0 external RAM , dout phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_dio.*/
+            uint32_t saddr_dual                    :    1;  /*For SPI0 external RAM , address phase apply 2 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_dio.*/
+            uint32_t reserved13                    :    1;  /*reserved*/
+            uint32_t sdin_quad                     :    1;  /*For SPI0 external RAM , din phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_qio.*/
+            uint32_t sdout_quad                    :    1;  /*For SPI0 external RAM , dout phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_qio.*/
+            uint32_t saddr_quad                    :    1;  /*For SPI0 external RAM , address phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_qio.*/
+            uint32_t scmd_quad                     :    1;  /*For SPI0 external RAM , cmd phase apply 4 signals. 1: enable 0: disable. The bit is the same with spi_mem_usr_sram_qio.*/
+            uint32_t sdin_oct                      :    1;  /*For SPI0 external RAM , din phase apply 8 signals. 1: enable 0: disable. */
+            uint32_t sdout_oct                     :    1;  /*For SPI0 external RAM , dout phase apply 8 signals. 1: enable 0: disable. */
+            uint32_t saddr_oct                     :    1;  /*For SPI0 external RAM , address phase apply 4 signals. 1: enable 0: disable. */
+            uint32_t scmd_oct                      :    1;  /*For SPI0 external RAM , cmd phase apply 8 signals. 1: enable 0: disable. */
+            uint32_t sdummy_rin                    :    1;  /*In the dummy phase of a MSPI read data transfer when accesses to external RAM, the signal level of SPI bus is output by the MSPI controller.*/
+            uint32_t sdummy_wout                   :    1;  /*In the dummy phase of a MSPI write data transfer when accesses to external RAM, the signal level of SPI bus is output by the MSPI controller.*/
+            uint32_t reg_smem_wdummy_dqs_always_out:    1;  /*In the dummy phase of an MSPI write data transfer when accesses to external RAM, the level of SPI_DQS is output by the MSPI controller.*/
+            uint32_t reg_smem_wdummy_always_out    :    1;  /*In the dummy phase of an MSPI write data transfer when accesses to external RAM, the level of SPI_IO[7:0] is output by the MSPI controller.*/
+            uint32_t reserved26                    :    4;  /*reserved*/
+            uint32_t reg_smem_dqs_ie_always_on     :    1;  /*When accesses to external RAM, 1: the IE signals of pads connected to SPI_DQS are always 1. 0: Others.*/
+            uint32_t reg_smem_data_ie_always_on    :    1;  /*When accesses to external RAM, 1: the IE signals of pads connected to SPI_IO[7:0] are always 1. 0: Others.*/
+        };
+        uint32_t val;
+    } sram_cmd;
+    union {
+        struct {
+            uint32_t sram_usr_rd_cmd_value         :    16;  /*For SPI0,When cache mode is enable it is the read command value of command phase for sram.*/
+            uint32_t reserved16                    :    12;  /*reserved*/
+            uint32_t sram_usr_rd_cmd_bitlen        :    4;  /*For SPI0,When cache mode is enable it is the length in bits of command phase for sram. The register value shall be (bit_num-1).*/
+        };
+        uint32_t val;
+    } sram_drd_cmd;
+    union {
+        struct {
+            uint32_t sram_usr_wr_cmd_value         :    16;  /*For SPI0,When cache mode is enable it is the write command value of command phase for sram.*/
+            uint32_t reserved16                    :    12;  /*reserved*/
+            uint32_t sram_usr_wr_cmd_bitlen        :    4;  /*For SPI0,When cache mode is enable it is the in bits of command phase  for sram. The register value shall be (bit_num-1).*/
+        };
+        uint32_t val;
+    } sram_dwr_cmd;
+    union {
+        struct {
+            uint32_t sclkcnt_l                     :    8;  /*For SPI0 external RAM  interface, it must be equal to spi_mem_clkcnt_N.*/
+            uint32_t sclkcnt_h                     :    8;  /*For SPI0 external RAM  interface, it must be floor((spi_mem_clkcnt_N+1)/2-1).*/
+            uint32_t sclkcnt_n                     :    8;  /*For SPI0 external RAM  interface, it is the divider of spi_mem_clk. So spi_mem_clk frequency is system/(spi_mem_clkcnt_N+1)*/
+            uint32_t reserved24                    :    7;  /*reserved*/
+            uint32_t sclk_equ_sysclk               :    1;  /*For SPI0 external RAM  interface, 1: spi_mem_clk is eqaul to system 0: spi_mem_clk is divided from system clock.*/
+        };
+        uint32_t val;
+    } sram_clk;
+    union {
+        struct {
+            uint32_t reserved0                     :    7;  /*reserved*/
+            uint32_t lock_delay_time               :    5;  /*The lock delay time of SPI0/1 arbiter by spi0_slv_st, after PER is sent by SPI1.*/
+            uint32_t reserved12                    :    20;  /*reserved*/
+        };
+        uint32_t val;
+    } fsm;
+    uint32_t data_buf[16];
+    union {
+        struct {
+            uint32_t waiti_en                      :    1;  /*1: The hardware will wait idle after SE/PP/WRSR automatically, and hardware auto Suspend/Resume can be enabled. 0: The functions of hardware wait idle and auto Suspend/Resume are not supported.*/
+            uint32_t waiti_dummy                   :    1;  /*The dummy phase enable when wait flash idle (RDSR)*/
+            uint32_t waiti_addr_en                 :    1;  /*1: Output  address 0 in RDSR or read SUS command transfer. 0: Do not send out address in RDSR or read SUS command transfer.*/
+            uint32_t waiti_addr_cyclelen           :    2;  /*When SPI_MEM_WAITI_ADDR_EN is set, the  cycle length of sent out address is (SPI_MEM_WAITI_ADDR_CYCLELEN[1:0] + 1) SPI  bus clock cycles. It is not active when SPI_MEM_WAITI_ADDR_EN is cleared.*/
+            uint32_t reserved5                     :    4;  /*reserved*/
+            uint32_t waiti_cmd_2b                  :    1;  /*1:The wait idle command bit length is 16. 0: The wait idle command bit length is 8.*/
+            uint32_t waiti_dummy_cyclelen          :    6;  /*The dummy cycle length when wait flash idle(RDSR).*/
+            uint32_t waiti_cmd                     :    16;  /*The command value to wait flash idle(RDSR).*/
+        };
+        uint32_t val;
+    } flash_waiti_ctrl;
+    union {
+        struct {
+            uint32_t flash_per                     :    1;  /*program erase resume bit, program erase suspend operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable. */
+            uint32_t flash_pes                     :    1;  /*program erase suspend bit, program erase suspend operation will be triggered when the bit is set. The bit will be cleared once the operation done.1: enable 0: disable. */
+            uint32_t flash_per_wait_en             :    1;  /*1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 or *128) SPI_CLK cycles after program erase resume command is sent. 0: SPI1 does not wait after program erase resume command is sent. */
+            uint32_t flash_pes_wait_en             :    1;  /*1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4 or *128) SPI_CLK cycles after program erase suspend command is sent. 0: SPI1 does not wait after program erase suspend command is sent. */
+            uint32_t pes_per_en                    :    1;  /*Set this bit to enable PES end triggers PER transfer option. If this bit is 0, application should send PER after PES is done.*/
+            uint32_t flash_pes_en                  :    1;  /*Set this bit to enable Auto-suspending function.*/
+            uint32_t pesr_end_msk                  :    16;  /*The mask value when check SUS/SUS1/SUS2 status bit. If the read status value is status_in[15:0](only status_in[7:0] is valid when only one byte of data is read out, status_in[15:0] is valid when two bytes of data are read out), SUS/SUS1/SUS2 = status_in[15:0]^ SPI_MEM_PESR_END_MSK[15:0].*/
+            uint32_t frd_sus_2b                    :    1;  /*1: Read two bytes when check flash SUS/SUS1/SUS2 status bit. 0:  Read one byte when check flash SUS/SUS1/SUS2 status bit*/
+            uint32_t per_end_en                    :    1;  /*1: Both WIP and SUS/SUS1/SUS2 bits should be checked to insure the resume status of flash. 0: Only need to check WIP is 0.*/
+            uint32_t pes_end_en                    :    1;  /*1: Both WIP and SUS/SUS1/SUS2 bits should be checked to insure the suspend status of flash. 0: Only need to check WIP is 0.*/
+            uint32_t sus_timeout_cnt               :    7;  /*When SPI1 checks SUS/SUS1/SUS2 bits fail for SPI_MEM_SUS_TIMEOUT_CNT[6:0] times, it will be treated as check pass.*/
+        };
+        uint32_t val;
+    } flash_sus_ctrl;
+    union {
+        struct {
+            uint32_t flash_pes_command             :    16;  /*Program/Erase suspend command.*/
+            uint32_t wait_pesr_command             :    16;  /*Flash SUS/SUS1/SUS2 status bit read command. The command should be sent when SUS/SUS1/SUS2 bit should be checked to insure the suspend or resume status of flash.*/
+        };
+        uint32_t val;
+    } flash_sus_cmd;
+    union {
+        struct {
+            uint32_t flash_sus                     :    1;  /*The status of flash suspend, only used in SPI1.*/
+            uint32_t wait_pesr_cmd_2b              :    1;  /*1: SPI1 sends out SPI_MEM_WAIT_PESR_COMMAND[15:0] to check SUS/SUS1/SUS2 bit. 0: SPI1 sends out SPI_MEM_WAIT_PESR_COMMAND[7:0] to check SUS/SUS1/SUS2 bit.*/
+            uint32_t flash_hpm_dly_128             :    1;  /*1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after HPM command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after HPM command is sent.*/
+            uint32_t flash_res_dly_128             :    1;  /*1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after RES command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after RES command is sent.*/
+            uint32_t flash_dp_dly_128              :    1;  /*1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after DP command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after DP command is sent.*/
+            uint32_t flash_per_dly_128             :    1;  /*Valid when SPI_MEM_FLASH_PER_WAIT_EN is 1. 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after PER command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after PER command is sent.*/
+            uint32_t flash_pes_dly_128             :    1;  /*Valid when SPI_MEM_FLASH_PES_WAIT_EN is 1. 1: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 128) SPI_CLK cycles after PES command is sent. 0: SPI1 waits (SPI_MEM_CS_HOLD_DELAY_RES[9:0] * 4) SPI_CLK cycles after PES command is sent.*/
+            uint32_t spi0_lock_en                  :    1;  /*1: Enable SPI0 lock SPI0/1 arbiter option. 0: Disable it.*/
+            uint32_t reserved8                     :    7;  /*reserved*/
+            uint32_t flash_pesr_cmd_2b             :    1;  /*1: The bit length of Program/Erase Suspend/Resume command is 16. 0: The bit length of Program/Erase Suspend/Resume command is 8.*/
+            uint32_t flash_per_command             :    16;  /*Program/Erase resume command.*/
+        };
+        uint32_t val;
+    } sus_status;
+    uint32_t reserved_a8;
+    uint32_t reserved_ac;
+    uint32_t reserved_b0;
+    uint32_t reserved_b4;
+    uint32_t reserved_b8;
+    uint32_t reserved_bc;
+    union {
+        struct {
+            uint32_t per_end_en                    :    1;  /*The enable bit for SPI_MEM_PER_END_INT interrupt.*/
+            uint32_t pes_end_en                    :    1;  /*The enable bit for SPI_MEM_PES_END_INT interrupt.*/
+            uint32_t wpe_end_en                    :    1;  /*The enable bit for SPI_MEM_WPE_END_INT interrupt.*/
+            uint32_t slv_st_end_en                 :    1;  /*The enable bit for SPI_MEM_SLV_ST_END_INT interrupt.*/
+            uint32_t mst_st_end_en                 :    1;  /*The enable bit for SPI_MEM_MST_ST_END_INT interrupt.*/
+            uint32_t ecc_err_en                    :    1;  /*The enable bit for SPI_MEM_ECC_ERR_INT interrupt.*/
+            uint32_t pms_reject_en                 :    1;  /*The enable bit for SPI_MEM_PMS_REJECT_INT interrupt.*/
+            uint32_t axi_raddr_err_en              :    1;  /*The enable bit for SPI_MEM_AXI_RADDR_ERR_INT interrupt.*/
+            uint32_t axi_wr_flash_err_en           :    1;  /*The enable bit for SPI_MEM_AXI_WR_FALSH_ERR_INT interrupt.*/
+            uint32_t axi_waddr_err_en              :    1;  /*The enable bit for SPI_MEM_AXI_WADDR_ERR_INT interrupt.*/
+            uint32_t brown_out_en                  :    1;  /*The enable bit for SPI_MEM_BROWN_OUT_INT interrupt.*/
+            uint32_t reserved11                    :    21;  /*reserved*/
+        };
+        uint32_t val;
+    } int_ena;
+    union {
+        struct {
+            uint32_t per_end                       :    1;  /*The clear bit for SPI_MEM_PER_END_INT interrupt.*/
+            uint32_t pes_end                       :    1;  /*The clear bit for SPI_MEM_PES_END_INT interrupt.*/
+            uint32_t wpe_end                       :    1;  /*The clear bit for SPI_MEM_WPE_END_INT interrupt.*/
+            uint32_t slv_st_end                    :    1;  /*The clear bit for SPI_MEM_SLV_ST_END_INT interrupt.*/
+            uint32_t mst_st_end                    :    1;  /*The clear bit for SPI_MEM_MST_ST_END_INT interrupt.*/
+            uint32_t ecc_err                       :    1;  /*The clear bit for SPI_MEM_ECC_ERR_INT interrupt.*/
+            uint32_t pms_reject                    :    1;  /*The clear bit for SPI_MEM_PMS_REJECT_INT interrupt.*/
+            uint32_t axi_raddr_err                 :    1;  /*The clear bit for SPI_MEM_AXI_RADDR_ERR_INT interrupt.*/
+            uint32_t axi_wr_flash_err              :    1;  /*The clear bit for SPI_MEM_AXI_WR_FALSH_ERR_INT interrupt.*/
+            uint32_t axi_waddr_err                 :    1;  /*The clear bit for SPI_MEM_AXI_WADDR_ERR_INT interrupt.*/
+            uint32_t brown_out                     :    1;  /*The status bit for SPI_MEM_BROWN_OUT_INT interrupt.*/
+            uint32_t reserved11                    :    21;  /*reserved*/
+        };
+        uint32_t val;
+    } int_clr;
+    union {
+        struct {
+            uint32_t per_end                       :    1;  /*The raw bit for SPI_MEM_PER_END_INT interrupt. 1: Triggered when Auto Resume command (0x7A) is sent and flash is resumed successfully. 0: Others.*/
+            uint32_t pes_end                       :    1;  /*The raw bit for SPI_MEM_PES_END_INT interrupt.1: Triggered when Auto Suspend command (0x75) is sent and flash is suspended successfully. 0: Others.*/
+            uint32_t wpe_end                       :    1;  /*The raw bit for SPI_MEM_WPE_END_INT interrupt. 1: Triggered when WRSR/PP/SE/BE/CE is sent and flash is already idle. 0: Others.*/
+            uint32_t slv_st_end                    :    1;  /*The raw bit for SPI_MEM_SLV_ST_END_INT interrupt. 1: Triggered when spi0_slv_st is changed from non idle state to idle state. It means that SPI_CS raises high. 0: Others*/
+            uint32_t mst_st_end                    :    1;  /*The raw bit for SPI_MEM_MST_ST_END_INT interrupt. 1: Triggered when spi0_mst_st is changed from non idle state to idle state. 0: Others.*/
+            uint32_t ecc_err                       :    1;  /*The raw bit for SPI_MEM_ECC_ERR_INT interrupt. When SPI_FMEM_ECC_ERR_INT_EN is set and  SPI_SMEM_ECC_ERR_INT_EN is cleared, this bit is triggered when the error times of SPI0/1 ECC read flash are equal or bigger than SPI_MEM_ECC_ERR_INT_NUM. When SPI_FMEM_ECC_ERR_INT_EN is cleared and  SPI_SMEM_ECC_ERR_INT_EN is set, this bit is triggered when the error times of SPI0/1 ECC read external RAM are equal or bigger than SPI_MEM_ECC_ERR_INT_NUM. When SPI_FMEM_ECC_ERR_INT_EN and  SPI_SMEM_ECC_ERR_INT_EN are set, this bit is triggered when the total error times of SPI0/1 ECC read external RAM and flash are equal or bigger than SPI_MEM_ECC_ERR_INT_NUM. When SPI_FMEM_ECC_ERR_INT_EN and  SPI_SMEM_ECC_ERR_INT_EN are cleared, this bit will not be triggered.*/
+            uint32_t pms_reject                    :    1;  /*The raw bit for SPI_MEM_PMS_REJECT_INT interrupt. 1: Triggered when SPI1 access is rejected. 0: Others.*/
+            uint32_t axi_raddr_err                 :    1;  /*The raw bit for SPI_MEM_AXI_RADDR_ERR_INT interrupt. 1: Triggered when AXI read address is invalid by compared to MMU configuration. 0: Others.*/
+            uint32_t axi_wr_flash_err              :    1;  /*The raw bit for SPI_MEM_AXI_WR_FALSH_ERR_INT interrupt. 1: Triggered when AXI write flash request is received. 0: Others.*/
+            uint32_t axi_waddr_err                 :    1;  /*The raw bit for SPI_MEM_AXI_WADDR_ERR_INT interrupt. 1: Triggered when AXI write address is invalid by compared to MMU configuration. 0: Others.*/
+            uint32_t brown_out                     :    1;  /*The raw bit for SPI_MEM_BROWN_OUT_INT interrupt. 1: Triggered condition is that chip is loosing power and RTC module sends out brown out close flash request to SPI1. After SPI1 sends out suspend command to flash, this interrupt is triggered and MSPI returns to idle state. 0: Others.*/
+            uint32_t reserved11                    :    21;  /*reserved*/
+        };
+        uint32_t val;
+    } int_raw;
+    union {
+        struct {
+            uint32_t per_end                       :    1;  /*The status bit for SPI_MEM_PER_END_INT interrupt.*/
+            uint32_t pes_end                       :    1;  /*The status bit for SPI_MEM_PES_END_INT interrupt.*/
+            uint32_t wpe_end                       :    1;  /*The status bit for SPI_MEM_WPE_END_INT interrupt.*/
+            uint32_t slv_st_end                    :    1;  /*The status bit for SPI_MEM_SLV_ST_END_INT interrupt.*/
+            uint32_t mst_st_end                    :    1;  /*The status bit for SPI_MEM_MST_ST_END_INT interrupt.*/
+            uint32_t ecc_err                       :    1;  /*The status bit for SPI_MEM_ECC_ERR_INT interrupt.*/
+            uint32_t pms_reject                    :    1;  /*The status bit for SPI_MEM_PMS_REJECT_INT interrupt.*/
+            uint32_t axi_raddr_err                 :    1;  /*The enable bit for SPI_MEM_AXI_RADDR_ERR_INT interrupt.*/
+            uint32_t axi_wr_flash_err              :    1;  /*The enable bit for SPI_MEM_AXI_WR_FALSH_ERR_INT interrupt.*/
+            uint32_t axi_waddr_err                 :    1;  /*The enable bit for SPI_MEM_AXI_WADDR_ERR_INT interrupt.*/
+            uint32_t brown_out                     :    1;  /*The status bit for SPI_MEM_BROWN_OUT_INT interrupt.*/
+            uint32_t reserved11                    :    21;  /*reserved*/
+        };
+        uint32_t val;
+    } int_st;
+    uint32_t reserved_d0;
+    union {
+        struct {
+            uint32_t reg_fmem_ddr_en               :    1;  /*1: in DDR mode,  0 in SDR mode*/
+            uint32_t reg_fmem_var_dummy            :    1;  /*Set the bit to enable variable dummy cycle in spi DDR mode.*/
+            uint32_t reg_fmem_ddr_rdat_swp         :    1;  /*Set the bit to reorder rx data of the word in spi DDR mode.*/
+            uint32_t reg_fmem_ddr_wdat_swp         :    1;  /*Set the bit to reorder tx data of the word in spi DDR mode.*/
+            uint32_t reg_fmem_ddr_cmd_dis          :    1;  /*the bit is used to disable dual edge in command phase when DDR mode.*/
+            uint32_t reg_fmem_outminbytelen        :    7;  /*It is the minimum output data length in the panda device.*/
+            uint32_t reg_fmem_tx_ddr_msk_en        :    1;  /*Set this bit to mask the first or the last byte in SPI0 ECC DDR write mode, when accesses to flash.*/
+            uint32_t reg_fmem_rx_ddr_msk_en        :    1;  /*Set this bit to mask the first or the last byte in SPI0 ECC DDR read mode, when accesses to flash.*/
+            uint32_t reg_fmem_usr_ddr_dqs_thd      :    7;  /*The delay number of data strobe which from memory based on SPI clock.*/
+            uint32_t reg_fmem_ddr_dqs_loop         :    1;  /*1: Do not need the input of SPI_DQS signal, SPI0 starts to receive data when spi0_slv_st is in SPI_MEM_DIN state. It is used when there is no SPI_DQS signal or SPI_DQS signal is not stable. 0: SPI0 starts to store data at the positive and negative edge of SPI_DQS.*/
+            uint32_t reserved22                    :    2;  /*reserved*/
+            uint32_t reg_fmem_clk_diff_en          :    1;  /*Set this bit to enable the differential SPI_CLK#.*/
+            uint32_t reserved25                    :    1;  /*reserved*/
+            uint32_t reg_fmem_dqs_ca_in            :    1;  /*Set this bit to enable the input of SPI_DQS signal in SPI phases of CMD and ADDR.*/
+            uint32_t reg_fmem_hyperbus_dummy_2x    :    1;  /*Set this bit to enable the vary dummy function in SPI HyperBus mode, when SPI0 accesses flash or SPI1 accesses flash or sram.*/
+            uint32_t reg_fmem_clk_diff_inv         :    1;  /*Set this bit to invert SPI_DIFF when accesses to flash. .*/
+            uint32_t reg_fmem_octa_ram_addr        :    1;  /*Set this bit to enable octa_ram address out when accesses to flash, which means ADDR_OUT[31:0] = {spi_usr_addr_value[25:4], 6'd0, spi_usr_addr_value[3:1], 1'b0}.*/
+            uint32_t reg_fmem_hyperbus_ca          :    1;  /*Set this bit to enable HyperRAM address out when accesses to flash, which means ADDR_OUT[31:0] = {spi_usr_addr_value[19:4], 13'd0, spi_usr_addr_value[3:1]}.*/
+            uint32_t reserved31                    :    1;  /*reserved*/
+        };
+        uint32_t val;
+    } ddr;
+    union {
+        struct {
+            uint32_t reg_smem_ddr_en               :    1;  /*1: in DDR mode,  0 in SDR mode*/
+            uint32_t reg_smem_var_dummy            :    1;  /*Set the bit to enable variable dummy cycle in spi DDR mode.*/
+            uint32_t reg_smem_ddr_rdat_swp         :    1;  /*Set the bit to reorder rx data of the word in spi DDR mode.*/
+            uint32_t reg_smem_ddr_wdat_swp         :    1;  /*Set the bit to reorder tx data of the word in spi DDR mode.*/
+            uint32_t reg_smem_ddr_cmd_dis          :    1;  /*the bit is used to disable dual edge in command phase when DDR mode.*/
+            uint32_t reg_smem_outminbytelen        :    7;  /*It is the minimum output data length in the DDR psram.*/
+            uint32_t reg_smem_tx_ddr_msk_en        :    1;  /*Set this bit to mask the first or the last byte in SPI0 ECC DDR write mode, when accesses to external RAM.*/
+            uint32_t reg_smem_rx_ddr_msk_en        :    1;  /*Set this bit to mask the first or the last byte in SPI0 ECC DDR read mode, when accesses to external RAM.*/
+            uint32_t reg_smem_usr_ddr_dqs_thd      :    7;  /*The delay number of data strobe which from memory based on SPI clock.*/
+            uint32_t reg_smem_ddr_dqs_loop         :    1;  /*1: Do not need the input of SPI_DQS signal, SPI0 starts to receive data when spi0_slv_st is in SPI_MEM_DIN state. It is used when there is no SPI_DQS signal or SPI_DQS signal is not stable. 0: SPI0 starts to store data at the positive and negative edge of SPI_DQS.*/
+            uint32_t reserved22                    :    2;  /*reserved*/
+            uint32_t reg_smem_clk_diff_en          :    1;  /*Set this bit to enable the differential SPI_CLK#.*/
+            uint32_t reserved25                    :    1;  /*reserved*/
+            uint32_t reg_smem_dqs_ca_in            :    1;  /*Set this bit to enable the input of SPI_DQS signal in SPI phases of CMD and ADDR.*/
+            uint32_t reg_smem_hyperbus_dummy_2x    :    1;  /*Set this bit to enable the vary dummy function in SPI HyperBus mode, when SPI0 accesses flash or SPI1 accesses flash or sram.*/
+            uint32_t reg_smem_clk_diff_inv         :    1;  /*Set this bit to invert SPI_DIFF when accesses to external RAM. .*/
+            uint32_t reg_smem_octa_ram_addr        :    1;  /*Set this bit to enable octa_ram address out when accesses to external RAM, which means ADDR_OUT[31:0] = {spi_usr_addr_value[25:4], 6'd0, spi_usr_addr_value[3:1], 1'b0}.*/
+            uint32_t reg_smem_hyperbus_ca          :    1;  /*Set this bit to enable HyperRAM address out when accesses to external RAM, which means ADDR_OUT[31:0] = {spi_usr_addr_value[19:4], 13'd0, spi_usr_addr_value[3:1]}.*/
+            uint32_t reserved31                    :    1;  /*reserved*/
+        };
+        uint32_t val;
+    } spi_smem_ddr;
+    uint32_t reserved_dc;
+    uint32_t reserved_e0;
+    uint32_t reserved_e4;
+    uint32_t reserved_e8;
+    uint32_t reserved_ec;
+    uint32_t reserved_f0;
+    uint32_t reserved_f4;
+    uint32_t reserved_f8;
+    uint32_t reserved_fc;
+    union {
+        struct {
+            uint32_t reg_fmem_pms0_rd_attr         :    1;  /*1: SPI1 flash ACE section $n read accessible. 0: Not allowed.*/
+            uint32_t reg_fmem_pms0_wr_attr         :    1;  /*1: SPI1 flash ACE section $n write accessible. 0: Not allowed.*/
+            uint32_t reg_fmem_pms0_ecc             :    1;  /*SPI1 flash ACE section $n ECC mode, 1: enable ECC mode. 0: Disable it. The flash ACE section $n is configured by registers SPI_FMEM_PMS$n_ADDR_REG and SPI_FMEM_PMS$n_SIZE_REG.*/
+            uint32_t reserved3                     :    29;  /*reserved*/
+        };
+        uint32_t val;
+    } spi_fmem_pms0_attr;
+    union {
+        struct {
+            uint32_t reg_fmem_pms1_rd_attr         :    1;  /*1: SPI1 flash ACE section $n read accessible. 0: Not allowed.*/
+            uint32_t reg_fmem_pms1_wr_attr         :    1;  /*1: SPI1 flash ACE section $n write accessible. 0: Not allowed.*/
+            uint32_t reg_fmem_pms1_ecc             :    1;  /*SPI1 flash ACE section $n ECC mode, 1: enable ECC mode. 0: Disable it. The flash ACE section $n is configured by registers SPI_FMEM_PMS$n_ADDR_REG and SPI_FMEM_PMS$n_SIZE_REG.*/
+            uint32_t reserved3                     :    29;  /*reserved*/
+        };
+        uint32_t val;
+    } spi_fmem_pms1_attr;
+    union {
+        struct {
+            uint32_t reg_fmem_pms2_rd_attr         :    1;  /*1: SPI1 flash ACE section $n read accessible. 0: Not allowed.*/
+            uint32_t reg_fmem_pms2_wr_attr         :    1;  /*1: SPI1 flash ACE section $n write accessible. 0: Not allowed.*/
+            uint32_t reg_fmem_pms2_ecc             :    1;  /*SPI1 flash ACE section $n ECC mode, 1: enable ECC mode. 0: Disable it. The flash ACE section $n is configured by registers SPI_FMEM_PMS$n_ADDR_REG and SPI_FMEM_PMS$n_SIZE_REG.*/
+            uint32_t reserved3                     :    29;  /*reserved*/
+        };
+        uint32_t val;
+    } spi_fmem_pms2_attr;
+    union {
+        struct {
+            uint32_t reg_fmem_pms3_rd_attr         :    1;  /*1: SPI1 flash ACE section $n read accessible. 0: Not allowed.*/
+            uint32_t reg_fmem_pms3_wr_attr         :    1;  /*1: SPI1 flash ACE section $n write accessible. 0: Not allowed.*/
+            uint32_t reg_fmem_pms3_ecc             :    1;  /*SPI1 flash ACE section $n ECC mode, 1: enable ECC mode. 0: Disable it. The flash ACE section $n is configured by registers SPI_FMEM_PMS$n_ADDR_REG and SPI_FMEM_PMS$n_SIZE_REG.*/
+            uint32_t reserved3                     :    29;  /*reserved*/
+        };
+        uint32_t val;
+    } spi_fmem_pms3_attr;
+    union {
+        struct {
+            uint32_t reg_fmem_pms0_addr_s          :    26;  /*SPI1 flash ACE section $n start address value*/
+            uint32_t reserved26                    :    6;  /*reserved*/
+        };
+        uint32_t val;
+    } spi_fmem_pms0_addr;
+    union {
+        struct {
+            uint32_t reg_fmem_pms1_addr_s          :    26;  /*SPI1 flash ACE section $n start address value*/
+            uint32_t reserved26                    :    6;  /*reserved*/
+        };
+        uint32_t val;
+    } spi_fmem_pms1_addr;
+    union {
+        struct {
+            uint32_t reg_fmem_pms2_addr_s          :    26;  /*SPI1 flash ACE section $n start address value*/
+            uint32_t reserved26                    :    6;  /*reserved*/
+        };
+        uint32_t val;
+    } spi_fmem_pms2_addr;
+    union {
+        struct {
+            uint32_t reg_fmem_pms3_addr_s          :    26;  /*SPI1 flash ACE section $n start address value*/
+            uint32_t reserved26                    :    6;  /*reserved*/
+        };
+        uint32_t val;
+    } spi_fmem_pms3_addr;
+    union {
+        struct {
+            uint32_t reg_fmem_pms0_size            :    14;  /*SPI1 flash ACE section $n address region is (SPI_FMEM_PMS$n_ADDR_S, SPI_FMEM_PMS$n_ADDR_S + SPI_FMEM_PMS$n_SIZE)*/
+            uint32_t reserved14                    :    18;  /*reserved*/
+        };
+        uint32_t val;
+    } spi_fmem_pms0_size;
+    union {
+        struct {
+            uint32_t reg_fmem_pms1_size            :    14;  /*SPI1 flash ACE section $n address region is (SPI_FMEM_PMS$n_ADDR_S, SPI_FMEM_PMS$n_ADDR_S + SPI_FMEM_PMS$n_SIZE)*/
+            uint32_t reserved14                    :    18;  /*reserved*/
+        };
+        uint32_t val;
+    } spi_fmem_pms1_size;
+    union {
+        struct {
+            uint32_t reg_fmem_pms2_size            :    14;  /*SPI1 flash ACE section $n address region is (SPI_FMEM_PMS$n_ADDR_S, SPI_FMEM_PMS$n_ADDR_S + SPI_FMEM_PMS$n_SIZE)*/
+            uint32_t reserved14                    :    18;  /*reserved*/
+        };
+        uint32_t val;
+    } spi_fmem_pms2_size;
+    union {
+        struct {
+            uint32_t reg_fmem_pms3_size            :    14;  /*SPI1 flash ACE section $n address region is (SPI_FMEM_PMS$n_ADDR_S, SPI_FMEM_PMS$n_ADDR_S + SPI_FMEM_PMS$n_SIZE)*/
+            uint32_t reserved14                    :    18;  /*reserved*/
+        };
+        uint32_t val;
+    } spi_fmem_pms3_size;
+    union {
+        struct {
+            uint32_t reg_smem_pms0_rd_attr         :    1;  /*1: SPI1 external RAM ACE section $n read accessible. 0: Not allowed.*/
+            uint32_t reg_smem_pms0_wr_attr         :    1;  /*1: SPI1 external RAM ACE section $n write accessible. 0: Not allowed.*/
+            uint32_t reg_smem_pms0_ecc             :    1;  /*SPI1 external RAM ACE section $n ECC mode, 1: enable ECC mode. 0: Disable it. The external RAM ACE section $n is configured by registers SPI_SMEM_PMS$n_ADDR_REG and SPI_SMEM_PMS$n_SIZE_REG.*/
+            uint32_t reserved3                     :    29;  /*reserved*/
+        };
+        uint32_t val;
+    } spi_smem_pms0_attr;
+    union {
+        struct {
+            uint32_t reg_smem_pms1_rd_attr         :    1;  /*1: SPI1 external RAM ACE section $n read accessible. 0: Not allowed.*/
+            uint32_t reg_smem_pms1_wr_attr         :    1;  /*1: SPI1 external RAM ACE section $n write accessible. 0: Not allowed.*/
+            uint32_t reg_smem_pms1_ecc             :    1;  /*SPI1 external RAM ACE section $n ECC mode, 1: enable ECC mode. 0: Disable it. The external RAM ACE section $n is configured by registers SPI_SMEM_PMS$n_ADDR_REG and SPI_SMEM_PMS$n_SIZE_REG.*/
+            uint32_t reserved3                     :    29;  /*reserved*/
+        };
+        uint32_t val;
+    } spi_smem_pms1_attr;
+    union {
+        struct {
+            uint32_t reg_smem_pms2_rd_attr         :    1;  /*1: SPI1 external RAM ACE section $n read accessible. 0: Not allowed.*/
+            uint32_t reg_smem_pms2_wr_attr         :    1;  /*1: SPI1 external RAM ACE section $n write accessible. 0: Not allowed.*/
+            uint32_t reg_smem_pms2_ecc             :    1;  /*SPI1 external RAM ACE section $n ECC mode, 1: enable ECC mode. 0: Disable it. The external RAM ACE section $n is configured by registers SPI_SMEM_PMS$n_ADDR_REG and SPI_SMEM_PMS$n_SIZE_REG.*/
+            uint32_t reserved3                     :    29;  /*reserved*/
+        };
+        uint32_t val;
+    } spi_smem_pms2_attr;
+    union {
+        struct {
+            uint32_t reg_smem_pms3_rd_attr         :    1;  /*1: SPI1 external RAM ACE section $n read accessible. 0: Not allowed.*/
+            uint32_t reg_smem_pms3_wr_attr         :    1;  /*1: SPI1 external RAM ACE section $n write accessible. 0: Not allowed.*/
+            uint32_t reg_smem_pms3_ecc             :    1;  /*SPI1 external RAM ACE section $n ECC mode, 1: enable ECC mode. 0: Disable it. The external RAM ACE section $n is configured by registers SPI_SMEM_PMS$n_ADDR_REG and SPI_SMEM_PMS$n_SIZE_REG.*/
+            uint32_t reserved3                     :    29;  /*reserved*/
+        };
+        uint32_t val;
+    } spi_smem_pms3_attr;
+    union {
+        struct {
+            uint32_t reg_smem_pms0_addr_s          :    26;  /*SPI1 external RAM ACE section $n start address value*/
+            uint32_t reserved26                    :    6;  /*reserved*/
+        };
+        uint32_t val;
+    } spi_smem_pms0_addr;
+    union {
+        struct {
+            uint32_t reg_smem_pms1_addr_s          :    26;  /*SPI1 external RAM ACE section $n start address value*/
+            uint32_t reserved26                    :    6;  /*reserved*/
+        };
+        uint32_t val;
+    } spi_smem_pms1_addr;
+    union {
+        struct {
+            uint32_t reg_smem_pms2_addr_s          :    26;  /*SPI1 external RAM ACE section $n start address value*/
+            uint32_t reserved26                    :    6;  /*reserved*/
+        };
+        uint32_t val;
+    } spi_smem_pms2_addr;
+    union {
+        struct {
+            uint32_t reg_smem_pms3_addr_s          :    26;  /*SPI1 external RAM ACE section $n start address value*/
+            uint32_t reserved26                    :    6;  /*reserved*/
+        };
+        uint32_t val;
+    } spi_smem_pms3_addr;
+    union {
+        struct {
+            uint32_t reg_smem_pms0_size            :    14;  /*SPI1 external RAM ACE section $n address region is (SPI_SMEM_PMS$n_ADDR_S, SPI_SMEM_PMS$n_ADDR_S + SPI_SMEM_PMS$n_SIZE)*/
+            uint32_t reserved14                    :    18;  /*reserved*/
+        };
+        uint32_t val;
+    } spi_smem_pms0_size;
+    union {
+        struct {
+            uint32_t reg_smem_pms1_size            :    14;  /*SPI1 external RAM ACE section $n address region is (SPI_SMEM_PMS$n_ADDR_S, SPI_SMEM_PMS$n_ADDR_S + SPI_SMEM_PMS$n_SIZE)*/
+            uint32_t reserved14                    :    18;  /*reserved*/
+        };
+        uint32_t val;
+    } spi_smem_pms1_size;
+    union {
+        struct {
+            uint32_t reg_smem_pms2_size            :    14;  /*SPI1 external RAM ACE section $n address region is (SPI_SMEM_PMS$n_ADDR_S, SPI_SMEM_PMS$n_ADDR_S + SPI_SMEM_PMS$n_SIZE)*/
+            uint32_t reserved14                    :    18;  /*reserved*/
+        };
+        uint32_t val;
+    } spi_smem_pms2_size;
+    union {
+        struct {
+            uint32_t reg_smem_pms3_size            :    14;  /*SPI1 external RAM ACE section $n address region is (SPI_SMEM_PMS$n_ADDR_S, SPI_SMEM_PMS$n_ADDR_S + SPI_SMEM_PMS$n_SIZE)*/
+            uint32_t reserved14                    :    18;  /*reserved*/
+        };
+        uint32_t val;
+    } spi_smem_pms3_size;
+    uint32_t reserved_160;
+    union {
+        struct {
+            uint32_t reject_addr                   :    26;  /*This bits show the first SPI1 access error address. It is cleared by when  SPI_MEM_PMS_REJECT_INT_CLR bit is set. */
+            uint32_t pm_en                         :    1;  /*Set this bit to enable SPI0/1 transfer permission control function.*/
+            uint32_t reserved27                    :    1;  /*reserved*/
+            uint32_t pms_ld                        :    1;  /*1: SPI1 write access error. 0: No write access error. It is cleared by when  SPI_MEM_PMS_REJECT_INT_CLR bit is set. */
+            uint32_t pms_st                        :    1;  /*1: SPI1 read access error. 0: No read access error. It is cleared by when  SPI_MEM_PMS_REJECT_INT_CLR bit is set. */
+            uint32_t pms_multi_hit                 :    1;  /*1: SPI1 access is rejected because of address miss. 0: No address miss error. It is cleared by when  SPI_MEM_PMS_REJECT_INT_CLR bit is set. */
+            uint32_t pms_ivd                       :    1;  /*1: SPI1 access is rejected because of address multi-hit. 0: No address multi-hit error. It is cleared by when  SPI_MEM_PMS_REJECT_INT_CLR bit is set. */
+        };
+        uint32_t val;
+    } pms_reject;
+    union {
+        struct {
+            uint32_t reserved0                     :    11;  /*reserved*/
+            uint32_t ecc_err_int_num               :    6;  /*Set the error times of MSPI ECC read to generate MSPI SPI_MEM_ECC_ERR_INT interrupt.*/
+            uint32_t reg_fmem_ecc_err_int_en       :    1;  /*Set this bit to calculate the error times of MSPI ECC read when accesses to flash.*/
+            uint32_t reg_fmem_page_size            :    2;  /*Set the page size of the flash accessed by MSPI. 0: 256 bytes. 1: 512 bytes. 2: 1024 bytes. 3: 2048 bytes.*/
+            uint32_t reg_fmem_ecc_addr_en          :    1;  /*Set this bit to enable MSPI ECC address conversion, no matter MSPI accesses to the ECC region or non-ECC region of flash. If there is no ECC region in flash, this bit should be 0. Otherwise, this bit should be 1.*/
+            uint32_t usr_ecc_addr_en               :    1;  /*Set this bit to enable ECC address convert in SPI0/1 USR_CMD transfer.*/
+            uint32_t reserved22                    :    2;  /*reserved*/
+            uint32_t ecc_continue_record_err_en    :    1;  /*1: The error information in SPI_MEM_ECC_ERR_BITS and SPI_MEM_ECC_ERR_ADDR is updated when there is an ECC error. 0: SPI_MEM_ECC_ERR_BITS and SPI_MEM_ECC_ERR_ADDR record the first ECC error information.*/
+            uint32_t ecc_err_bits                  :    7;  /*Records the first ECC error bit number in the 16 bytes(From 0~127, corresponding to byte 0 bit 0 to byte 15 bit 7)*/
+        };
+        uint32_t val;
+    } ecc_ctrl;
+    union {
+        struct {
+            uint32_t ecc_err_addr                  :    26;  /*This bits show the first MSPI ECC error address. It is cleared by when  SPI_MEM_ECC_ERR_INT_CLR bit is set. */
+            uint32_t ecc_err_cnt                   :    6;  /*This bits show the error times of MSPI ECC read. It is cleared by when  SPI_MEM_ECC_ERR_INT_CLR bit is set. */
+        };
+        uint32_t val;
+    } ecc_err_addr;
+    union {
+        struct {
+            uint32_t axi_err_addr                  :    26;  /*This bits show the first AXI write/read invalid error or AXI write flash error address. It is cleared by when SPI_MEM_AXI_WADDR_ERR_INT_CLR, SPI_MEM_AXI_WR_FLASH_ERR_IN_CLR or SPI_MEM_AXI_RADDR_ERR_IN_CLR bit is set. */
+            uint32_t all_fifo_empty                :    1;  /*The empty status of all AFIFO and SYNC_FIFO in MSPI module. 1: All AXI transfers and SPI0 transfers are done. 0: Others.*/
+            uint32_t reg_rdata_afifo_rempty        :    1;  /*1: RDATA_AFIFO is empty. 0: At least one AXI read transfer is pending.*/
+            uint32_t reg_raddr_afifo_rempty        :    1;  /*1: AXI_RADDR_CTL_AFIFO is empty. 0: At least one AXI read transfer is pending.*/
+            uint32_t reg_wdata_afifo_rempty        :    1;  /*1: WDATA_AFIFO is empty. 0: At least one AXI write transfer is pending.*/
+            uint32_t reg_wblen_afifo_rempty        :    1;  /*1: WBLEN_AFIFO is empty. 0: At least one AXI write transfer is pending.*/
+            uint32_t reg_all_axi_trans_afifo_empty :    1;  /*This bit is set when WADDR_AFIFO, WBLEN_AFIFO, WDATA_AFIFO, AXI_RADDR_CTL_AFIFO and RDATA_AFIFO are empty and spi0_mst_st is IDLE.*/
+        };
+        uint32_t val;
+    } axi_err_addr;
+    union {
+        struct {
+            uint32_t reserved0                     :    17;  /*reserved*/
+            uint32_t reg_smem_ecc_err_int_en       :    1;  /*Set this bit to calculate the error times of MSPI ECC read when accesses to external RAM.*/
+            uint32_t reg_smem_page_size            :    2;  /*Set the page size of the external RAM accessed by MSPI. 0: 256 bytes. 1: 512 bytes. 2: 1024 bytes. 3: 2048 bytes.*/
+            uint32_t reg_smem_ecc_addr_en          :    1;  /*Set this bit to enable MSPI ECC address conversion, no matter MSPI accesses to the ECC region or non-ECC region of external RAM. If there is no ECC region in external RAM, this bit should be 0. Otherwise, this bit should be 1.*/
+            uint32_t reserved21                    :    11;  /*reserved*/
+        };
+        uint32_t val;
+    } spi_smem_ecc_ctrl;
+    uint32_t reserved_178;
+    uint32_t reserved_17c;
+    union {
+        struct {
+            uint32_t timing_clk_ena                :    1;  /*The bit is used to enable timing adjust clock for all reading operations.*/
+            uint32_t timing_cali                   :    1;  /*The bit is used to enable timing auto-calibration for all reading operations.*/
+            uint32_t extra_dummy_cyclelen          :    3;  /*add extra dummy spi clock cycle length for spi clock calibration.*/
+            uint32_t dll_timing_cali               :    1;  /*Set this bit to enable DLL for timing calibration in DDR mode when accessed to flash.*/
+            uint32_t timing_cali_update            :    1;  /*Set this bit to update delay mode, delay num and extra dummy in MSPI.*/
+            uint32_t reserved7                     :    25;  /*reserved*/
+        };
+        uint32_t val;
+    } timing_cali;
+    union {
+        struct {
+            uint32_t din0_mode                     :    3;  /*the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge*/
+            uint32_t din1_mode                     :    3;  /*the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge*/
+            uint32_t din2_mode                     :    3;  /*the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge*/
+            uint32_t din3_mode                     :    3;  /*the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge*/
+            uint32_t din4_mode                     :    3;  /*the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk*/
+            uint32_t din5_mode                     :    3;  /*the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk*/
+            uint32_t din6_mode                     :    3;  /*the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk*/
+            uint32_t din7_mode                     :    3;  /*the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk*/
+            uint32_t dins_mode                     :    3;  /*the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input with the spi_clk*/
+            uint32_t reserved27                    :    5;  /*reserved*/
+        };
+        uint32_t val;
+    } din_mode;
+    union {
+        struct {
+            uint32_t din0_num                      :    2;  /*the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...*/
+            uint32_t din1_num                      :    2;  /*the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...*/
+            uint32_t din2_num                      :    2;  /*the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...*/
+            uint32_t din3_num                      :    2;  /*the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...*/
+            uint32_t din4_num                      :    2;  /*the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...*/
+            uint32_t din5_num                      :    2;  /*the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...*/
+            uint32_t din6_num                      :    2;  /*the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...*/
+            uint32_t din7_num                      :    2;  /*the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...*/
+            uint32_t dins_num                      :    2;  /*the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...*/
+            uint32_t reserved18                    :    14;  /*reserved*/
+        };
+        uint32_t val;
+    } din_num;
+    union {
+        struct {
+            uint32_t dout0_mode                    :    1;  /*the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge*/
+            uint32_t dout1_mode                    :    1;  /*the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge*/
+            uint32_t dout2_mode                    :    1;  /*the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge*/
+            uint32_t dout3_mode                    :    1;  /*the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge*/
+            uint32_t dout4_mode                    :    1;  /*the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk*/
+            uint32_t dout5_mode                    :    1;  /*the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk*/
+            uint32_t dout6_mode                    :    1;  /*the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk*/
+            uint32_t dout7_mode                    :    1;  /*the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk*/
+            uint32_t douts_mode                    :    1;  /*the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the spi_clk*/
+            uint32_t reserved9                     :    23;  /*reserved*/
+        };
+        uint32_t val;
+    } dout_mode;
+    union {
+        struct {
+            uint32_t reg_smem_timing_clk_ena       :    1;  /*For sram, the bit is used to enable timing adjust clock for all reading operations.*/
+            uint32_t reg_smem_timing_cali          :    1;  /*For sram, the bit is used to enable timing auto-calibration for all reading operations.*/
+            uint32_t reg_smem_extra_dummy_cyclelen :    3;  /*For sram, add extra dummy spi clock cycle length for spi clock calibration.*/
+            uint32_t reg_smem_dll_timing_cali      :    1;  /*Set this bit to enable DLL for timing calibration in DDR mode when accessed to EXT_RAM.*/
+            uint32_t reserved6                     :    26;  /*reserved*/
+        };
+        uint32_t val;
+    } spi_smem_timing_cali;
+    union {
+        struct {
+            uint32_t reg_smem_din0_mode            :    3;  /*the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge*/
+            uint32_t reg_smem_din1_mode            :    3;  /*the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge*/
+            uint32_t reg_smem_din2_mode            :    3;  /*the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge*/
+            uint32_t reg_smem_din3_mode            :    3;  /*the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge*/
+            uint32_t reg_smem_din4_mode            :    3;  /*the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge*/
+            uint32_t reg_smem_din5_mode            :    3;  /*the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge*/
+            uint32_t reg_smem_din6_mode            :    3;  /*the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge*/
+            uint32_t reg_smem_din7_mode            :    3;  /*the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge*/
+            uint32_t reg_smem_dins_mode            :    3;  /*the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge*/
+            uint32_t reserved27                    :    5;  /*reserved*/
+        };
+        uint32_t val;
+    } spi_smem_din_mode;
+    union {
+        struct {
+            uint32_t reg_smem_din0_num             :    2;  /*the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...*/
+            uint32_t reg_smem_din1_num             :    2;  /*the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...*/
+            uint32_t reg_smem_din2_num             :    2;  /*the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...*/
+            uint32_t reg_smem_din3_num             :    2;  /*the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...*/
+            uint32_t reg_smem_din4_num             :    2;  /*the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...*/
+            uint32_t reg_smem_din5_num             :    2;  /*the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...*/
+            uint32_t reg_smem_din6_num             :    2;  /*the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...*/
+            uint32_t reg_smem_din7_num             :    2;  /*the input signals are delayed by system clock cycles, 0: delayed by 1 cycle, 1: delayed by 2 cycles,...*/
+            uint32_t reg_smem_dins_num             :    2;  /*the input signals are delayed by system clock cycles, 0: input without delayed, 1: input with the posedge of clk_apb,2 input with the negedge of clk_apb,  3: input with the posedge of clk_160, 4 input with the negedge of clk_160, 5: input with the spi_clk high edge,  6: input with the spi_clk low edge*/
+            uint32_t reserved18                    :    14;  /*reserved*/
+        };
+        uint32_t val;
+    } spi_smem_din_num;
+    union {
+        struct {
+            uint32_t reg_smem_dout0_mode           :    1;  /*the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge*/
+            uint32_t reg_smem_dout1_mode           :    1;  /*the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge*/
+            uint32_t reg_smem_dout2_mode           :    1;  /*the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge*/
+            uint32_t reg_smem_dout3_mode           :    1;  /*the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge*/
+            uint32_t reg_smem_dout4_mode           :    1;  /*the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge*/
+            uint32_t reg_smem_dout5_mode           :    1;  /*the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge*/
+            uint32_t reg_smem_dout6_mode           :    1;  /*the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge*/
+            uint32_t reg_smem_dout7_mode           :    1;  /*the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge*/
+            uint32_t reg_smem_douts_mode           :    1;  /*the output signals are delayed by system clock cycles, 0: output without delayed, 1: output with the posedge of clk_apb,2 output with the negedge of clk_apb, 3: output with the posedge of clk_160,4 output with the negedge of clk_160,5: output with the spi_clk high edge ,6: output with the spi_clk low edge*/
+            uint32_t reserved9                     :    23;  /*reserved*/
+        };
+        uint32_t val;
+    } spi_smem_dout_mode;
+    union {
+        struct {
+            uint32_t reg_smem_cs_setup             :    1;  /*For SPI0 and SPI1, spi cs is enable when spi is in prepare phase. 1: enable 0: disable. */
+            uint32_t reg_smem_cs_hold              :    1;  /*For SPI0 and SPI1, spi cs keep low when spi is in done phase. 1: enable 0: disable. */
+            uint32_t reg_smem_cs_setup_time        :    5;  /*For spi0, (cycles-1) of prepare phase by spi clock this bits are combined with spi_mem_cs_setup bit.*/
+            uint32_t reg_smem_cs_hold_time         :    5;  /*For SPI0 and SPI1, spi cs signal is delayed to inactive by spi clock this bits are combined with spi_mem_cs_hold bit.*/
+            uint32_t reg_smem_ecc_cs_hold_time     :    3;  /*SPI_SMEM_CS_HOLD_TIME + SPI_SMEM_ECC_CS_HOLD_TIME is the SPI0 and SPI1 CS hold cycles in ECC mode when accessed external RAM.*/
+            uint32_t reg_smem_ecc_skip_page_corner :    1;  /*1: SPI0 skips page corner when accesses external RAM. 0: Not skip page corner when accesses external RAM.*/
+            uint32_t reg_smem_ecc_16to18_byte_en   :    1;  /*Set this bit to enable SPI0 and SPI1 ECC 16 bytes data with 2 ECC bytes mode when accesses external RAM.*/
+            uint32_t reserved17                    :    8;  /*reserved*/
+            uint32_t reg_smem_cs_hold_delay        :    6;  /*These bits are used to set the minimum CS high time tSHSL between SPI burst transfer when accesses to external RAM. tSHSL is (SPI_SMEM_CS_HOLD_DELAY[5:0] + 1) MSPI core clock cycles.*/
+            uint32_t reg_smem_split_trans_en       :    1;  /*Set this bit to enable SPI0 split one AXI accesses EXT_RAM transfer into two SPI transfers when one transfer will cross flash/EXT_RAM page corner, valid no matter whether there is an ECC region or not.*/
+        };
+        uint32_t val;
+    } spi_smem_ac;
+    uint32_t reserved_1a4;
+    uint32_t reserved_1a8;
+    uint32_t reserved_1ac;
+    uint32_t reserved_1b0;
+    uint32_t reserved_1b4;
+    uint32_t reserved_1b8;
+    uint32_t reserved_1bc;
+    uint32_t reserved_1c0;
+    uint32_t reserved_1c4;
+    uint32_t reserved_1c8;
+    uint32_t reserved_1cc;
+    uint32_t reserved_1d0;
+    uint32_t reserved_1d4;
+    uint32_t reserved_1d8;
+    uint32_t reserved_1dc;
+    uint32_t reserved_1e0;
+    uint32_t reserved_1e4;
+    uint32_t reserved_1e8;
+    uint32_t reserved_1ec;
+    uint32_t reserved_1f0;
+    uint32_t reserved_1f4;
+    uint32_t reserved_1f8;
+    uint32_t reserved_1fc;
+    union {
+        struct {
+            uint32_t reg_clk_en                    :    1;  /*Register clock gate enable signal. 1: Enable. 0: Disable.*/
+            uint32_t reserved1                     :    31;  /*reserved*/
+        };
+        uint32_t val;
+    } clock_gate;
+    uint32_t reserved_204;
+    uint32_t reserved_208;
+    uint32_t reserved_20c;
+    uint32_t reserved_210;
+    uint32_t reserved_214;
+    uint32_t reserved_218;
+    uint32_t reserved_21c;
+    uint32_t reserved_220;
+    uint32_t reserved_224;
+    uint32_t reserved_228;
+    uint32_t reserved_22c;
+    uint32_t reserved_230;
+    uint32_t reserved_234;
+    uint32_t reserved_238;
+    uint32_t reserved_23c;
+    uint32_t reserved_240;
+    uint32_t reserved_244;
+    uint32_t reserved_248;
+    uint32_t reserved_24c;
+    uint32_t reserved_250;
+    uint32_t reserved_254;
+    uint32_t reserved_258;
+    uint32_t reserved_25c;
+    uint32_t reserved_260;
+    uint32_t reserved_264;
+    uint32_t reserved_268;
+    uint32_t reserved_26c;
+    uint32_t reserved_270;
+    uint32_t reserved_274;
+    uint32_t reserved_278;
+    uint32_t reserved_27c;
+    uint32_t reserved_280;
+    uint32_t reserved_284;
+    uint32_t reserved_288;
+    uint32_t reserved_28c;
+    uint32_t reserved_290;
+    uint32_t reserved_294;
+    uint32_t reserved_298;
+    uint32_t reserved_29c;
+    uint32_t reserved_2a0;
+    uint32_t reserved_2a4;
+    uint32_t reserved_2a8;
+    uint32_t reserved_2ac;
+    uint32_t reserved_2b0;
+    uint32_t reserved_2b4;
+    uint32_t reserved_2b8;
+    uint32_t reserved_2bc;
+    uint32_t reserved_2c0;
+    uint32_t reserved_2c4;
+    uint32_t reserved_2c8;
+    uint32_t reserved_2cc;
+    uint32_t reserved_2d0;
+    uint32_t reserved_2d4;
+    uint32_t reserved_2d8;
+    uint32_t reserved_2dc;
+    uint32_t reserved_2e0;
+    uint32_t reserved_2e4;
+    uint32_t reserved_2e8;
+    uint32_t reserved_2ec;
+    uint32_t reserved_2f0;
+    uint32_t reserved_2f4;
+    uint32_t reserved_2f8;
+    uint32_t reserved_2fc;
+    uint32_t xts_plain_base;
+    uint32_t reserved_304;
+    uint32_t reserved_308;
+    uint32_t reserved_30c;
+    uint32_t reserved_310;
+    uint32_t reserved_314;
+    uint32_t reserved_318;
+    uint32_t reserved_31c;
+    uint32_t reserved_320;
+    uint32_t reserved_324;
+    uint32_t reserved_328;
+    uint32_t reserved_32c;
+    uint32_t reserved_330;
+    uint32_t reserved_334;
+    uint32_t reserved_338;
+    uint32_t reserved_33c;
+    union {
+        struct {
+            uint32_t reg_xts_linesize              :    2;  /*This bits stores the line-size parameter which will be used in manual encryption calculation. It decides how many bytes will be encrypted one time. 0: 16-bytes, 1: 32-bytes, 2: 64-bytes, 3:reserved.*/
+            uint32_t reserved2                     :    30;  /*reserved*/
+        };
+        uint32_t val;
+    } xts_linesize;
+    union {
+        struct {
+            uint32_t reg_xts_destination           :    1;  /*This bit stores the destination parameter which will be used in manual encryption calculation. 0: flash(default), 1: psram(reserved). Only default value can be used.*/
+            uint32_t reserved1                     :    31;  /*reserved*/
+        };
+        uint32_t val;
+    } xts_destination;
+    union {
+        struct {
+            uint32_t reg_xts_physical_address      :    26;  /*This bits stores the physical-address parameter which will be used in manual encryption calculation. This value should aligned with byte number decided by line-size parameter.*/
+            uint32_t reserved26                    :    6;  /*reserved*/
+        };
+        uint32_t val;
+    } xts_physical_address;
+    union {
+        struct {
+            uint32_t reg_xts_trigger               :    1;  /*Set this bit to trigger the process of manual encryption calculation. This action should only be asserted when manual encryption status is 0. After this action, manual encryption status becomes 1. After calculation is done, manual encryption status becomes 2.*/
+            uint32_t reserved1                     :    31;  /*reserved*/
+        };
+        uint32_t val;
+    } xts_trigger;
+    union {
+        struct {
+            uint32_t reg_xts_release               :    1;  /*Set this bit to release encrypted result to mspi. This action should only be asserted when manual encryption status is 2. After this action, manual encryption status will become 3.*/
+            uint32_t reserved1                     :    31;  /*reserved*/
+        };
+        uint32_t val;
+    } xts_release;
+    union {
+        struct {
+            uint32_t reg_xts_destroy               :    1;  /*Set this bit to destroy encrypted result. This action should be asserted only when manual encryption status is 3. After this action, manual encryption status will become 0.*/
+            uint32_t reserved1                     :    31;  /*reserved*/
+        };
+        uint32_t val;
+    } xts_destroy;
+    union {
+        struct {
+            uint32_t reg_xts_state                 :    2;  /*This bits stores the status of manual encryption. 0: idle, 1: busy of encryption calculation, 2: encryption calculation is done but the encrypted result is invisible to mspi, 3: the encrypted result is visible to mspi.*/
+            uint32_t reserved2                     :    30;  /*reserved*/
+        };
+        uint32_t val;
+    } xts_state;
+    union {
+        struct {
+            uint32_t reg_xts_date                  :    30;  /*This bits stores the last modified-time of manual encryption feature.*/
+            uint32_t reserved30                    :    2;  /*reserved*/
+        };
+        uint32_t val;
+    } xts_date;
+    uint32_t reserved_360;
+    uint32_t reserved_364;
+    uint32_t reserved_368;
+    uint32_t reserved_36c;
+    uint32_t reserved_370;
+    uint32_t reserved_374;
+    uint32_t reserved_378;
+    uint32_t mmu_item_content;
+    uint32_t mmu_item_index;
+    union {
+        struct {
+            uint32_t reg_mmu_mem_force_on          :    1;  /*Set this bit to enable mmu-memory clock force on*/
+            uint32_t reg_mmu_mem_force_pd          :    1;  /*Set this bit to force mmu-memory powerdown*/
+            uint32_t reg_mmu_mem_force_pu          :    1;  /*Set this bit to force mmu-memory powerup, in this case, the power should also be controlled by rtc.*/
+            uint32_t reg_mmu_page_size             :    2;  /*0: Max page size , 1: Max page size/2 , 2: Max page size/4, 3: Max page size/8*/
+            uint32_t reserved5                     :    11;  /*reserved*/
+            uint32_t aux_ctrl                      :    14;  /*MMU PSRAM aux control register*/
+            uint32_t rdn_ena                       :    1;  /*ECO register enable bit*/
+            uint32_t rdn_result                    :    1;  /*MSPI module clock domain and AXI clock domain ECO register result register*/
+        };
+        uint32_t val;
+    } mmu_power_ctrl;
+    union {
+        struct {
+            uint32_t reg_crypt_security_level      :    3;  /*Set the security level of spi mem cryption. 0: Shut off cryption DPA funtion. 1-7: The bigger the number is, the more secure the cryption is. (Note that the performance of cryption will decrease together with this number increasing)*/
+            uint32_t reg_crypt_calc_d_dpa_en       :    1;  /*Only available when SPI_CRYPT_SECURITY_LEVEL is not 0. 1: Enable DPA in the calculation that using key 1 or key 2. 0: Enable DPA only in the calculation that using key 1.*/
+            uint32_t reg_crypt_dpa_selectister     :    1;  /*1: MSPI XTS DPA clock gate is controlled by SPI_CRYPT_CALC_D_DPA_EN and SPI_CRYPT_SECURITY_LEVEL. 0: Controlled by efuse bits.*/
+            uint32_t reserved5                     :    27;  /*reserved*/
+        };
+        uint32_t val;
+    } dpa_ctrl;
+    uint32_t reserved_38c;
+    uint32_t reserved_390;
+    uint32_t reserved_394;
+    uint32_t reserved_398;
+    uint32_t reserved_39c;
+    uint32_t reserved_3a0;
+    uint32_t reserved_3a4;
+    uint32_t reserved_3a8;
+    uint32_t reserved_3ac;
+    uint32_t reserved_3b0;
+    uint32_t reserved_3b4;
+    uint32_t reserved_3b8;
+    uint32_t reserved_3bc;
+    uint32_t reserved_3c0;
+    uint32_t reserved_3c4;
+    uint32_t reserved_3c8;
+    uint32_t reserved_3cc;
+    uint32_t reserved_3d0;
+    uint32_t reserved_3d4;
+    uint32_t reserved_3d8;
+    uint32_t reserved_3dc;
+    uint32_t reserved_3e0;
+    uint32_t reserved_3e4;
+    uint32_t reserved_3e8;
+    uint32_t reserved_3ec;
+    uint32_t spi_memisterrnd_eco_high;
+    uint32_t spi_memisterrnd_eco_low;
+    uint32_t reserved_3f8;
+    union {
+        struct {
+            uint32_t date                          :    28;  /*SPI0/1 register version.*/
+            uint32_t reserved28                    :    4;  /*reserved*/
+        };
+        uint32_t val;
+    } date;
+} spi_mem_dev_t;
+
+extern spi_mem_dev_t SPIMEM0;
+extern spi_mem_dev_t SPIMEM1;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(spi_mem_dev_t) == 0x400, "Invalid size of spi_mem_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/spi_reg.h b/components/soc/esp32c6/include/soc/spi_reg.h
new file mode 100644
index 0000000000..544b54abd1
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/spi_reg.h
@@ -0,0 +1,2108 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** SPI_CMD_REG register
+ *  Command control register
+ */
+#define SPI_CMD_REG(i) (REG_SPI_BASE(i) + 0x0)
+/** SPI_CONF_BITLEN : R/W; bitpos: [17:0]; default: 0;
+ *  Define the APB cycles of  SPI_CONF state. Can be configured in CONF state.
+ */
+#define SPI_CONF_BITLEN    0x0003FFFFU
+#define SPI_CONF_BITLEN_M  (SPI_CONF_BITLEN_V << SPI_CONF_BITLEN_S)
+#define SPI_CONF_BITLEN_V  0x0003FFFFU
+#define SPI_CONF_BITLEN_S  0
+/** SPI_UPDATE : WT; bitpos: [23]; default: 0;
+ *  Set this bit to synchronize SPI registers from APB clock domain into SPI module
+ *  clock domain, which is only used in SPI master mode.
+ */
+#define SPI_UPDATE    (BIT(23))
+#define SPI_UPDATE_M  (SPI_UPDATE_V << SPI_UPDATE_S)
+#define SPI_UPDATE_V  0x00000001U
+#define SPI_UPDATE_S  23
+/** SPI_USR : R/W/SC; bitpos: [24]; default: 0;
+ *  User define command enable.  An operation will be triggered when the bit is set.
+ *  The bit will be cleared once the operation done.1: enable 0: disable. Can not be
+ *  changed by CONF_buf.
+ */
+#define SPI_USR    (BIT(24))
+#define SPI_USR_M  (SPI_USR_V << SPI_USR_S)
+#define SPI_USR_V  0x00000001U
+#define SPI_USR_S  24
+
+/** SPI_ADDR_REG register
+ *  Address value register
+ */
+#define SPI_ADDR_REG(i) (REG_SPI_BASE(i) + 0x4)
+/** SPI_USR_ADDR_VALUE : R/W; bitpos: [31:0]; default: 0;
+ *  Address to slave. Can be configured in CONF state.
+ */
+#define SPI_USR_ADDR_VALUE    0xFFFFFFFFU
+#define SPI_USR_ADDR_VALUE_M  (SPI_USR_ADDR_VALUE_V << SPI_USR_ADDR_VALUE_S)
+#define SPI_USR_ADDR_VALUE_V  0xFFFFFFFFU
+#define SPI_USR_ADDR_VALUE_S  0
+
+/** SPI_CTRL_REG register
+ *  SPI control register
+ */
+#define SPI_CTRL_REG(i) (REG_SPI_BASE(i) + 0x8)
+/** SPI_DUMMY_OUT : R/W; bitpos: [3]; default: 0;
+ *  0: In the dummy phase, the FSPI bus signals are not output. 1: In the dummy phase,
+ *  the FSPI bus signals are output. Can be configured in CONF state.
+ */
+#define SPI_DUMMY_OUT    (BIT(3))
+#define SPI_DUMMY_OUT_M  (SPI_DUMMY_OUT_V << SPI_DUMMY_OUT_S)
+#define SPI_DUMMY_OUT_V  0x00000001U
+#define SPI_DUMMY_OUT_S  3
+/** SPI_FADDR_DUAL : R/W; bitpos: [5]; default: 0;
+ *  Apply 2 signals during addr phase 1:enable 0: disable. Can be configured in CONF
+ *  state.
+ */
+#define SPI_FADDR_DUAL    (BIT(5))
+#define SPI_FADDR_DUAL_M  (SPI_FADDR_DUAL_V << SPI_FADDR_DUAL_S)
+#define SPI_FADDR_DUAL_V  0x00000001U
+#define SPI_FADDR_DUAL_S  5
+/** SPI_FADDR_QUAD : R/W; bitpos: [6]; default: 0;
+ *  Apply 4 signals during addr phase 1:enable 0: disable. Can be configured in CONF
+ *  state.
+ */
+#define SPI_FADDR_QUAD    (BIT(6))
+#define SPI_FADDR_QUAD_M  (SPI_FADDR_QUAD_V << SPI_FADDR_QUAD_S)
+#define SPI_FADDR_QUAD_V  0x00000001U
+#define SPI_FADDR_QUAD_S  6
+/** SPI_FADDR_OCT : HRO; bitpos: [7]; default: 0;
+ *  Apply 8 signals during addr phase 1:enable 0: disable. Can be configured in CONF
+ *  state.
+ */
+#define SPI_FADDR_OCT    (BIT(7))
+#define SPI_FADDR_OCT_M  (SPI_FADDR_OCT_V << SPI_FADDR_OCT_S)
+#define SPI_FADDR_OCT_V  0x00000001U
+#define SPI_FADDR_OCT_S  7
+/** SPI_FCMD_DUAL : R/W; bitpos: [8]; default: 0;
+ *  Apply 2 signals during command phase 1:enable 0: disable. Can be configured in CONF
+ *  state.
+ */
+#define SPI_FCMD_DUAL    (BIT(8))
+#define SPI_FCMD_DUAL_M  (SPI_FCMD_DUAL_V << SPI_FCMD_DUAL_S)
+#define SPI_FCMD_DUAL_V  0x00000001U
+#define SPI_FCMD_DUAL_S  8
+/** SPI_FCMD_QUAD : R/W; bitpos: [9]; default: 0;
+ *  Apply 4 signals during command phase 1:enable 0: disable. Can be configured in CONF
+ *  state.
+ */
+#define SPI_FCMD_QUAD    (BIT(9))
+#define SPI_FCMD_QUAD_M  (SPI_FCMD_QUAD_V << SPI_FCMD_QUAD_S)
+#define SPI_FCMD_QUAD_V  0x00000001U
+#define SPI_FCMD_QUAD_S  9
+/** SPI_FCMD_OCT : HRO; bitpos: [10]; default: 0;
+ *  Apply 8 signals during command phase 1:enable 0: disable. Can be configured in CONF
+ *  state.
+ */
+#define SPI_FCMD_OCT    (BIT(10))
+#define SPI_FCMD_OCT_M  (SPI_FCMD_OCT_V << SPI_FCMD_OCT_S)
+#define SPI_FCMD_OCT_V  0x00000001U
+#define SPI_FCMD_OCT_S  10
+/** SPI_FREAD_DUAL : R/W; bitpos: [14]; default: 0;
+ *  In the read operations, read-data phase apply 2 signals. 1: enable 0: disable. Can
+ *  be configured in CONF state.
+ */
+#define SPI_FREAD_DUAL    (BIT(14))
+#define SPI_FREAD_DUAL_M  (SPI_FREAD_DUAL_V << SPI_FREAD_DUAL_S)
+#define SPI_FREAD_DUAL_V  0x00000001U
+#define SPI_FREAD_DUAL_S  14
+/** SPI_FREAD_QUAD : R/W; bitpos: [15]; default: 0;
+ *  In the read operations read-data phase apply 4 signals. 1: enable 0: disable.  Can
+ *  be configured in CONF state.
+ */
+#define SPI_FREAD_QUAD    (BIT(15))
+#define SPI_FREAD_QUAD_M  (SPI_FREAD_QUAD_V << SPI_FREAD_QUAD_S)
+#define SPI_FREAD_QUAD_V  0x00000001U
+#define SPI_FREAD_QUAD_S  15
+/** SPI_FREAD_OCT : HRO; bitpos: [16]; default: 0;
+ *  In the read operations read-data phase apply 8 signals. 1: enable 0: disable.  Can
+ *  be configured in CONF state.
+ */
+#define SPI_FREAD_OCT    (BIT(16))
+#define SPI_FREAD_OCT_M  (SPI_FREAD_OCT_V << SPI_FREAD_OCT_S)
+#define SPI_FREAD_OCT_V  0x00000001U
+#define SPI_FREAD_OCT_S  16
+/** SPI_Q_POL : R/W; bitpos: [18]; default: 1;
+ *  The bit is used to set MISO line polarity, 1: high 0, low. Can be configured in
+ *  CONF state.
+ */
+#define SPI_Q_POL    (BIT(18))
+#define SPI_Q_POL_M  (SPI_Q_POL_V << SPI_Q_POL_S)
+#define SPI_Q_POL_V  0x00000001U
+#define SPI_Q_POL_S  18
+/** SPI_D_POL : R/W; bitpos: [19]; default: 1;
+ *  The bit is used to set MOSI line polarity, 1: high 0, low. Can be configured in
+ *  CONF state.
+ */
+#define SPI_D_POL    (BIT(19))
+#define SPI_D_POL_M  (SPI_D_POL_V << SPI_D_POL_S)
+#define SPI_D_POL_V  0x00000001U
+#define SPI_D_POL_S  19
+/** SPI_HOLD_POL : R/W; bitpos: [20]; default: 1;
+ *  SPI_HOLD output value when SPI is idle. 1: output high, 0: output low. Can be
+ *  configured in CONF state.
+ */
+#define SPI_HOLD_POL    (BIT(20))
+#define SPI_HOLD_POL_M  (SPI_HOLD_POL_V << SPI_HOLD_POL_S)
+#define SPI_HOLD_POL_V  0x00000001U
+#define SPI_HOLD_POL_S  20
+/** SPI_WP_POL : R/W; bitpos: [21]; default: 1;
+ *  Write protect signal output when SPI is idle.  1: output high, 0: output low.  Can
+ *  be configured in CONF state.
+ */
+#define SPI_WP_POL    (BIT(21))
+#define SPI_WP_POL_M  (SPI_WP_POL_V << SPI_WP_POL_S)
+#define SPI_WP_POL_V  0x00000001U
+#define SPI_WP_POL_S  21
+/** SPI_RD_BIT_ORDER : R/W; bitpos: [24:23]; default: 0;
+ *  In read-data (MISO) phase 1: LSB first 0: MSB first. Can be configured in CONF
+ *  state.
+ */
+#define SPI_RD_BIT_ORDER    0x00000003U
+#define SPI_RD_BIT_ORDER_M  (SPI_RD_BIT_ORDER_V << SPI_RD_BIT_ORDER_S)
+#define SPI_RD_BIT_ORDER_V  0x00000003U
+#define SPI_RD_BIT_ORDER_S  23
+/** SPI_WR_BIT_ORDER : R/W; bitpos: [26:25]; default: 0;
+ *  In command address write-data (MOSI) phases 1: LSB firs 0: MSB first. Can be
+ *  configured in CONF state.
+ */
+#define SPI_WR_BIT_ORDER    0x00000003U
+#define SPI_WR_BIT_ORDER_M  (SPI_WR_BIT_ORDER_V << SPI_WR_BIT_ORDER_S)
+#define SPI_WR_BIT_ORDER_V  0x00000003U
+#define SPI_WR_BIT_ORDER_S  25
+
+/** SPI_CLOCK_REG register
+ *  SPI clock control register
+ */
+#define SPI_CLOCK_REG(i) (REG_SPI_BASE(i) + 0xc)
+/** SPI_CLKCNT_L : R/W; bitpos: [5:0]; default: 3;
+ *  In the master mode it must be equal to spi_clkcnt_N. In the slave mode it must be
+ *  0. Can be configured in CONF state.
+ */
+#define SPI_CLKCNT_L    0x0000003FU
+#define SPI_CLKCNT_L_M  (SPI_CLKCNT_L_V << SPI_CLKCNT_L_S)
+#define SPI_CLKCNT_L_V  0x0000003FU
+#define SPI_CLKCNT_L_S  0
+/** SPI_CLKCNT_H : R/W; bitpos: [11:6]; default: 1;
+ *  In the master mode it must be floor((spi_clkcnt_N+1)/2-1). In the slave mode it
+ *  must be 0. Can be configured in CONF state.
+ */
+#define SPI_CLKCNT_H    0x0000003FU
+#define SPI_CLKCNT_H_M  (SPI_CLKCNT_H_V << SPI_CLKCNT_H_S)
+#define SPI_CLKCNT_H_V  0x0000003FU
+#define SPI_CLKCNT_H_S  6
+/** SPI_CLKCNT_N : R/W; bitpos: [17:12]; default: 3;
+ *  In the master mode it is the divider of spi_clk. So spi_clk frequency is
+ *  system/(spi_clkdiv_pre+1)/(spi_clkcnt_N+1). Can be configured in CONF state.
+ */
+#define SPI_CLKCNT_N    0x0000003FU
+#define SPI_CLKCNT_N_M  (SPI_CLKCNT_N_V << SPI_CLKCNT_N_S)
+#define SPI_CLKCNT_N_V  0x0000003FU
+#define SPI_CLKCNT_N_S  12
+/** SPI_CLKDIV_PRE : R/W; bitpos: [21:18]; default: 0;
+ *  In the master mode it is pre-divider of spi_clk.  Can be configured in CONF state.
+ */
+#define SPI_CLKDIV_PRE    0x0000000FU
+#define SPI_CLKDIV_PRE_M  (SPI_CLKDIV_PRE_V << SPI_CLKDIV_PRE_S)
+#define SPI_CLKDIV_PRE_V  0x0000000FU
+#define SPI_CLKDIV_PRE_S  18
+/** SPI_CLK_EQU_SYSCLK : R/W; bitpos: [31]; default: 1;
+ *  In the master mode 1: spi_clk is eqaul to system 0: spi_clk is divided from system
+ *  clock. Can be configured in CONF state.
+ */
+#define SPI_CLK_EQU_SYSCLK    (BIT(31))
+#define SPI_CLK_EQU_SYSCLK_M  (SPI_CLK_EQU_SYSCLK_V << SPI_CLK_EQU_SYSCLK_S)
+#define SPI_CLK_EQU_SYSCLK_V  0x00000001U
+#define SPI_CLK_EQU_SYSCLK_S  31
+
+/** SPI_USER_REG register
+ *  SPI USER control register
+ */
+#define SPI_USER_REG(i) (REG_SPI_BASE(i) + 0x10)
+/** SPI_DOUTDIN : R/W; bitpos: [0]; default: 0;
+ *  Set the bit to enable full duplex communication. 1: enable 0: disable. Can be
+ *  configured in CONF state.
+ */
+#define SPI_DOUTDIN    (BIT(0))
+#define SPI_DOUTDIN_M  (SPI_DOUTDIN_V << SPI_DOUTDIN_S)
+#define SPI_DOUTDIN_V  0x00000001U
+#define SPI_DOUTDIN_S  0
+/** SPI_QPI_MODE : R/W/SS/SC; bitpos: [3]; default: 0;
+ *  Both for master mode and slave mode. 1: spi controller is in QPI mode. 0: others.
+ *  Can be configured in CONF state.
+ */
+#define SPI_QPI_MODE    (BIT(3))
+#define SPI_QPI_MODE_M  (SPI_QPI_MODE_V << SPI_QPI_MODE_S)
+#define SPI_QPI_MODE_V  0x00000001U
+#define SPI_QPI_MODE_S  3
+/** SPI_OPI_MODE : HRO; bitpos: [4]; default: 0;
+ *  Just for master mode. 1: spi controller is in OPI mode (all in 8-b-m). 0: others.
+ *  Can be configured in CONF state.
+ */
+#define SPI_OPI_MODE    (BIT(4))
+#define SPI_OPI_MODE_M  (SPI_OPI_MODE_V << SPI_OPI_MODE_S)
+#define SPI_OPI_MODE_V  0x00000001U
+#define SPI_OPI_MODE_S  4
+/** SPI_TSCK_I_EDGE : R/W; bitpos: [5]; default: 0;
+ *  In the slave mode, this bit can be used to change the polarity of tsck. 0: tsck =
+ *  spi_ck_i. 1:tsck = !spi_ck_i.
+ */
+#define SPI_TSCK_I_EDGE    (BIT(5))
+#define SPI_TSCK_I_EDGE_M  (SPI_TSCK_I_EDGE_V << SPI_TSCK_I_EDGE_S)
+#define SPI_TSCK_I_EDGE_V  0x00000001U
+#define SPI_TSCK_I_EDGE_S  5
+/** SPI_CS_HOLD : R/W; bitpos: [6]; default: 1;
+ *  spi cs keep low when spi is in  done  phase. 1: enable 0: disable. Can be
+ *  configured in CONF state.
+ */
+#define SPI_CS_HOLD    (BIT(6))
+#define SPI_CS_HOLD_M  (SPI_CS_HOLD_V << SPI_CS_HOLD_S)
+#define SPI_CS_HOLD_V  0x00000001U
+#define SPI_CS_HOLD_S  6
+/** SPI_CS_SETUP : R/W; bitpos: [7]; default: 1;
+ *  spi cs is enable when spi is in  prepare  phase. 1: enable 0: disable. Can be
+ *  configured in CONF state.
+ */
+#define SPI_CS_SETUP    (BIT(7))
+#define SPI_CS_SETUP_M  (SPI_CS_SETUP_V << SPI_CS_SETUP_S)
+#define SPI_CS_SETUP_V  0x00000001U
+#define SPI_CS_SETUP_S  7
+/** SPI_RSCK_I_EDGE : R/W; bitpos: [8]; default: 0;
+ *  In the slave mode, this bit can be used to change the polarity of rsck. 0: rsck =
+ *  !spi_ck_i. 1:rsck = spi_ck_i.
+ */
+#define SPI_RSCK_I_EDGE    (BIT(8))
+#define SPI_RSCK_I_EDGE_M  (SPI_RSCK_I_EDGE_V << SPI_RSCK_I_EDGE_S)
+#define SPI_RSCK_I_EDGE_V  0x00000001U
+#define SPI_RSCK_I_EDGE_S  8
+/** SPI_CK_OUT_EDGE : R/W; bitpos: [9]; default: 0;
+ *  the bit combined with spi_mosi_delay_mode bits to set mosi signal delay mode. Can
+ *  be configured in CONF state.
+ */
+#define SPI_CK_OUT_EDGE    (BIT(9))
+#define SPI_CK_OUT_EDGE_M  (SPI_CK_OUT_EDGE_V << SPI_CK_OUT_EDGE_S)
+#define SPI_CK_OUT_EDGE_V  0x00000001U
+#define SPI_CK_OUT_EDGE_S  9
+/** SPI_FWRITE_DUAL : R/W; bitpos: [12]; default: 0;
+ *  In the write operations read-data phase apply 2 signals. Can be configured in CONF
+ *  state.
+ */
+#define SPI_FWRITE_DUAL    (BIT(12))
+#define SPI_FWRITE_DUAL_M  (SPI_FWRITE_DUAL_V << SPI_FWRITE_DUAL_S)
+#define SPI_FWRITE_DUAL_V  0x00000001U
+#define SPI_FWRITE_DUAL_S  12
+/** SPI_FWRITE_QUAD : R/W; bitpos: [13]; default: 0;
+ *  In the write operations read-data phase apply 4 signals. Can be configured in CONF
+ *  state.
+ */
+#define SPI_FWRITE_QUAD    (BIT(13))
+#define SPI_FWRITE_QUAD_M  (SPI_FWRITE_QUAD_V << SPI_FWRITE_QUAD_S)
+#define SPI_FWRITE_QUAD_V  0x00000001U
+#define SPI_FWRITE_QUAD_S  13
+/** SPI_FWRITE_OCT : HRO; bitpos: [14]; default: 0;
+ *  In the write operations read-data phase apply 8 signals. Can be configured in CONF
+ *  state.
+ */
+#define SPI_FWRITE_OCT    (BIT(14))
+#define SPI_FWRITE_OCT_M  (SPI_FWRITE_OCT_V << SPI_FWRITE_OCT_S)
+#define SPI_FWRITE_OCT_V  0x00000001U
+#define SPI_FWRITE_OCT_S  14
+/** SPI_USR_CONF_NXT : R/W; bitpos: [15]; default: 0;
+ *  1: Enable the DMA CONF phase of next seg-trans operation, which means seg-trans
+ *  will continue. 0: The seg-trans will end after the current SPI seg-trans or this is
+ *  not seg-trans mode. Can be configured in CONF state.
+ */
+#define SPI_USR_CONF_NXT    (BIT(15))
+#define SPI_USR_CONF_NXT_M  (SPI_USR_CONF_NXT_V << SPI_USR_CONF_NXT_S)
+#define SPI_USR_CONF_NXT_V  0x00000001U
+#define SPI_USR_CONF_NXT_S  15
+/** SPI_SIO : R/W; bitpos: [17]; default: 0;
+ *  Set the bit to enable 3-line half duplex communication mosi and miso signals share
+ *  the same pin. 1: enable 0: disable. Can be configured in CONF state.
+ */
+#define SPI_SIO    (BIT(17))
+#define SPI_SIO_M  (SPI_SIO_V << SPI_SIO_S)
+#define SPI_SIO_V  0x00000001U
+#define SPI_SIO_S  17
+/** SPI_USR_MISO_HIGHPART : R/W; bitpos: [24]; default: 0;
+ *  read-data phase only access to high-part of the buffer spi_w8~spi_w15. 1: enable 0:
+ *  disable. Can be configured in CONF state.
+ */
+#define SPI_USR_MISO_HIGHPART    (BIT(24))
+#define SPI_USR_MISO_HIGHPART_M  (SPI_USR_MISO_HIGHPART_V << SPI_USR_MISO_HIGHPART_S)
+#define SPI_USR_MISO_HIGHPART_V  0x00000001U
+#define SPI_USR_MISO_HIGHPART_S  24
+/** SPI_USR_MOSI_HIGHPART : R/W; bitpos: [25]; default: 0;
+ *  write-data phase only access to high-part of the buffer spi_w8~spi_w15. 1: enable
+ *  0: disable.  Can be configured in CONF state.
+ */
+#define SPI_USR_MOSI_HIGHPART    (BIT(25))
+#define SPI_USR_MOSI_HIGHPART_M  (SPI_USR_MOSI_HIGHPART_V << SPI_USR_MOSI_HIGHPART_S)
+#define SPI_USR_MOSI_HIGHPART_V  0x00000001U
+#define SPI_USR_MOSI_HIGHPART_S  25
+/** SPI_USR_DUMMY_IDLE : R/W; bitpos: [26]; default: 0;
+ *  spi clock is disable in dummy phase when the bit is enable. Can be configured in
+ *  CONF state.
+ */
+#define SPI_USR_DUMMY_IDLE    (BIT(26))
+#define SPI_USR_DUMMY_IDLE_M  (SPI_USR_DUMMY_IDLE_V << SPI_USR_DUMMY_IDLE_S)
+#define SPI_USR_DUMMY_IDLE_V  0x00000001U
+#define SPI_USR_DUMMY_IDLE_S  26
+/** SPI_USR_MOSI : R/W; bitpos: [27]; default: 0;
+ *  This bit enable the write-data phase of an operation. Can be configured in CONF
+ *  state.
+ */
+#define SPI_USR_MOSI    (BIT(27))
+#define SPI_USR_MOSI_M  (SPI_USR_MOSI_V << SPI_USR_MOSI_S)
+#define SPI_USR_MOSI_V  0x00000001U
+#define SPI_USR_MOSI_S  27
+/** SPI_USR_MISO : R/W; bitpos: [28]; default: 0;
+ *  This bit enable the read-data phase of an operation. Can be configured in CONF
+ *  state.
+ */
+#define SPI_USR_MISO    (BIT(28))
+#define SPI_USR_MISO_M  (SPI_USR_MISO_V << SPI_USR_MISO_S)
+#define SPI_USR_MISO_V  0x00000001U
+#define SPI_USR_MISO_S  28
+/** SPI_USR_DUMMY : R/W; bitpos: [29]; default: 0;
+ *  This bit enable the dummy phase of an operation. Can be configured in CONF state.
+ */
+#define SPI_USR_DUMMY    (BIT(29))
+#define SPI_USR_DUMMY_M  (SPI_USR_DUMMY_V << SPI_USR_DUMMY_S)
+#define SPI_USR_DUMMY_V  0x00000001U
+#define SPI_USR_DUMMY_S  29
+/** SPI_USR_ADDR : R/W; bitpos: [30]; default: 0;
+ *  This bit enable the address phase of an operation. Can be configured in CONF state.
+ */
+#define SPI_USR_ADDR    (BIT(30))
+#define SPI_USR_ADDR_M  (SPI_USR_ADDR_V << SPI_USR_ADDR_S)
+#define SPI_USR_ADDR_V  0x00000001U
+#define SPI_USR_ADDR_S  30
+/** SPI_USR_COMMAND : R/W; bitpos: [31]; default: 1;
+ *  This bit enable the command phase of an operation. Can be configured in CONF state.
+ */
+#define SPI_USR_COMMAND    (BIT(31))
+#define SPI_USR_COMMAND_M  (SPI_USR_COMMAND_V << SPI_USR_COMMAND_S)
+#define SPI_USR_COMMAND_V  0x00000001U
+#define SPI_USR_COMMAND_S  31
+
+/** SPI_USER1_REG register
+ *  SPI USER control register 1
+ */
+#define SPI_USER1_REG(i) (REG_SPI_BASE(i) + 0x14)
+/** SPI_USR_DUMMY_CYCLELEN : R/W; bitpos: [7:0]; default: 7;
+ *  The length in spi_clk cycles of dummy phase. The register value shall be
+ *  (cycle_num-1). Can be configured in CONF state.
+ */
+#define SPI_USR_DUMMY_CYCLELEN    0x000000FFU
+#define SPI_USR_DUMMY_CYCLELEN_M  (SPI_USR_DUMMY_CYCLELEN_V << SPI_USR_DUMMY_CYCLELEN_S)
+#define SPI_USR_DUMMY_CYCLELEN_V  0x000000FFU
+#define SPI_USR_DUMMY_CYCLELEN_S  0
+/** SPI_MST_WFULL_ERR_END_EN : R/W; bitpos: [16]; default: 1;
+ *  1: SPI transfer is ended when SPI RX AFIFO wfull error is valid in GP-SPI master
+ *  FD/HD-mode. 0: SPI transfer is not ended when SPI RX AFIFO wfull error is valid in
+ *  GP-SPI master FD/HD-mode.
+ */
+#define SPI_MST_WFULL_ERR_END_EN    (BIT(16))
+#define SPI_MST_WFULL_ERR_END_EN_M  (SPI_MST_WFULL_ERR_END_EN_V << SPI_MST_WFULL_ERR_END_EN_S)
+#define SPI_MST_WFULL_ERR_END_EN_V  0x00000001U
+#define SPI_MST_WFULL_ERR_END_EN_S  16
+/** SPI_CS_SETUP_TIME : R/W; bitpos: [21:17]; default: 0;
+ *  (cycles+1) of prepare phase by spi clock this bits are combined with spi_cs_setup
+ *  bit. Can be configured in CONF state.
+ */
+#define SPI_CS_SETUP_TIME    0x0000001FU
+#define SPI_CS_SETUP_TIME_M  (SPI_CS_SETUP_TIME_V << SPI_CS_SETUP_TIME_S)
+#define SPI_CS_SETUP_TIME_V  0x0000001FU
+#define SPI_CS_SETUP_TIME_S  17
+/** SPI_CS_HOLD_TIME : R/W; bitpos: [26:22]; default: 1;
+ *  delay cycles of cs pin by spi clock this bits are combined with spi_cs_hold bit.
+ *  Can be configured in CONF state.
+ */
+#define SPI_CS_HOLD_TIME    0x0000001FU
+#define SPI_CS_HOLD_TIME_M  (SPI_CS_HOLD_TIME_V << SPI_CS_HOLD_TIME_S)
+#define SPI_CS_HOLD_TIME_V  0x0000001FU
+#define SPI_CS_HOLD_TIME_S  22
+/** SPI_USR_ADDR_BITLEN : R/W; bitpos: [31:27]; default: 23;
+ *  The length in bits of address phase. The register value shall be (bit_num-1). Can
+ *  be configured in CONF state.
+ */
+#define SPI_USR_ADDR_BITLEN    0x0000001FU
+#define SPI_USR_ADDR_BITLEN_M  (SPI_USR_ADDR_BITLEN_V << SPI_USR_ADDR_BITLEN_S)
+#define SPI_USR_ADDR_BITLEN_V  0x0000001FU
+#define SPI_USR_ADDR_BITLEN_S  27
+
+/** SPI_USER2_REG register
+ *  SPI USER control register 2
+ */
+#define SPI_USER2_REG(i) (REG_SPI_BASE(i) + 0x18)
+/** SPI_USR_COMMAND_VALUE : R/W; bitpos: [15:0]; default: 0;
+ *  The value of  command. Can be configured in CONF state.
+ */
+#define SPI_USR_COMMAND_VALUE    0x0000FFFFU
+#define SPI_USR_COMMAND_VALUE_M  (SPI_USR_COMMAND_VALUE_V << SPI_USR_COMMAND_VALUE_S)
+#define SPI_USR_COMMAND_VALUE_V  0x0000FFFFU
+#define SPI_USR_COMMAND_VALUE_S  0
+/** SPI_MST_REMPTY_ERR_END_EN : R/W; bitpos: [27]; default: 1;
+ *  1: SPI transfer is ended when SPI TX AFIFO read empty error is valid in GP-SPI
+ *  master FD/HD-mode. 0: SPI transfer is not ended when SPI TX AFIFO read empty error
+ *  is valid in GP-SPI master FD/HD-mode.
+ */
+#define SPI_MST_REMPTY_ERR_END_EN    (BIT(27))
+#define SPI_MST_REMPTY_ERR_END_EN_M  (SPI_MST_REMPTY_ERR_END_EN_V << SPI_MST_REMPTY_ERR_END_EN_S)
+#define SPI_MST_REMPTY_ERR_END_EN_V  0x00000001U
+#define SPI_MST_REMPTY_ERR_END_EN_S  27
+/** SPI_USR_COMMAND_BITLEN : R/W; bitpos: [31:28]; default: 7;
+ *  The length in bits of command phase. The register value shall be (bit_num-1). Can
+ *  be configured in CONF state.
+ */
+#define SPI_USR_COMMAND_BITLEN    0x0000000FU
+#define SPI_USR_COMMAND_BITLEN_M  (SPI_USR_COMMAND_BITLEN_V << SPI_USR_COMMAND_BITLEN_S)
+#define SPI_USR_COMMAND_BITLEN_V  0x0000000FU
+#define SPI_USR_COMMAND_BITLEN_S  28
+
+/** SPI_MS_DLEN_REG register
+ *  SPI data bit length control register
+ */
+#define SPI_MS_DLEN_REG(i) (REG_SPI_BASE(i) + 0x1c)
+/** SPI_MS_DATA_BITLEN : R/W; bitpos: [17:0]; default: 0;
+ *  The value of these bits is the configured SPI transmission data bit length in
+ *  master mode DMA controlled transfer or CPU controlled transfer. The value is also
+ *  the configured bit length in slave mode DMA RX controlled transfer. The register
+ *  value shall be (bit_num-1). Can be configured in CONF state.
+ */
+#define SPI_MS_DATA_BITLEN    0x0003FFFFU
+#define SPI_MS_DATA_BITLEN_M  (SPI_MS_DATA_BITLEN_V << SPI_MS_DATA_BITLEN_S)
+#define SPI_MS_DATA_BITLEN_V  0x0003FFFFU
+#define SPI_MS_DATA_BITLEN_S  0
+
+/** SPI_MISC_REG register
+ *  SPI misc register
+ */
+#define SPI_MISC_REG(i) (REG_SPI_BASE(i) + 0x20)
+/** SPI_CS0_DIS : R/W; bitpos: [0]; default: 0;
+ *  SPI CS$n pin enable, 1: disable CS$n, 0: spi_cs$n signal is from/to CS$n pin. Can
+ *  be configured in CONF state.
+ */
+#define SPI_CS0_DIS    (BIT(0))
+#define SPI_CS0_DIS_M  (SPI_CS0_DIS_V << SPI_CS0_DIS_S)
+#define SPI_CS0_DIS_V  0x00000001U
+#define SPI_CS0_DIS_S  0
+/** SPI_CS1_DIS : R/W; bitpos: [1]; default: 1;
+ *  SPI CS$n pin enable, 1: disable CS$n, 0: spi_cs$n signal is from/to CS$n pin. Can
+ *  be configured in CONF state.
+ */
+#define SPI_CS1_DIS    (BIT(1))
+#define SPI_CS1_DIS_M  (SPI_CS1_DIS_V << SPI_CS1_DIS_S)
+#define SPI_CS1_DIS_V  0x00000001U
+#define SPI_CS1_DIS_S  1
+/** SPI_CS2_DIS : R/W; bitpos: [2]; default: 1;
+ *  SPI CS$n pin enable, 1: disable CS$n, 0: spi_cs$n signal is from/to CS$n pin. Can
+ *  be configured in CONF state.
+ */
+#define SPI_CS2_DIS    (BIT(2))
+#define SPI_CS2_DIS_M  (SPI_CS2_DIS_V << SPI_CS2_DIS_S)
+#define SPI_CS2_DIS_V  0x00000001U
+#define SPI_CS2_DIS_S  2
+/** SPI_CS3_DIS : R/W; bitpos: [3]; default: 1;
+ *  SPI CS$n pin enable, 1: disable CS$n, 0: spi_cs$n signal is from/to CS$n pin. Can
+ *  be configured in CONF state.
+ */
+#define SPI_CS3_DIS    (BIT(3))
+#define SPI_CS3_DIS_M  (SPI_CS3_DIS_V << SPI_CS3_DIS_S)
+#define SPI_CS3_DIS_V  0x00000001U
+#define SPI_CS3_DIS_S  3
+/** SPI_CS4_DIS : R/W; bitpos: [4]; default: 1;
+ *  SPI CS$n pin enable, 1: disable CS$n, 0: spi_cs$n signal is from/to CS$n pin. Can
+ *  be configured in CONF state.
+ */
+#define SPI_CS4_DIS    (BIT(4))
+#define SPI_CS4_DIS_M  (SPI_CS4_DIS_V << SPI_CS4_DIS_S)
+#define SPI_CS4_DIS_V  0x00000001U
+#define SPI_CS4_DIS_S  4
+/** SPI_CS5_DIS : R/W; bitpos: [5]; default: 1;
+ *  SPI CS$n pin enable, 1: disable CS$n, 0: spi_cs$n signal is from/to CS$n pin. Can
+ *  be configured in CONF state.
+ */
+#define SPI_CS5_DIS    (BIT(5))
+#define SPI_CS5_DIS_M  (SPI_CS5_DIS_V << SPI_CS5_DIS_S)
+#define SPI_CS5_DIS_V  0x00000001U
+#define SPI_CS5_DIS_S  5
+/** SPI_CK_DIS : R/W; bitpos: [6]; default: 0;
+ *  1: spi clk out disable,  0: spi clk out enable. Can be configured in CONF state.
+ */
+#define SPI_CK_DIS    (BIT(6))
+#define SPI_CK_DIS_M  (SPI_CK_DIS_V << SPI_CK_DIS_S)
+#define SPI_CK_DIS_V  0x00000001U
+#define SPI_CK_DIS_S  6
+/** SPI_MASTER_CS_POL : R/W; bitpos: [12:7]; default: 0;
+ *  In the master mode the bits are the polarity of spi cs line, the value is
+ *  equivalent to spi_cs ^ spi_master_cs_pol. Can be configured in CONF state.
+ */
+#define SPI_MASTER_CS_POL    0x0000003FU
+#define SPI_MASTER_CS_POL_M  (SPI_MASTER_CS_POL_V << SPI_MASTER_CS_POL_S)
+#define SPI_MASTER_CS_POL_V  0x0000003FU
+#define SPI_MASTER_CS_POL_S  7
+/** SPI_CLK_DATA_DTR_EN : HRO; bitpos: [16]; default: 0;
+ *  1: SPI master DTR mode is applied to SPI clk, data and spi_dqs.  0: SPI master DTR
+ *  mode is  only applied to spi_dqs. This bit should be used with bit 17/18/19.
+ */
+#define SPI_CLK_DATA_DTR_EN    (BIT(16))
+#define SPI_CLK_DATA_DTR_EN_M  (SPI_CLK_DATA_DTR_EN_V << SPI_CLK_DATA_DTR_EN_S)
+#define SPI_CLK_DATA_DTR_EN_V  0x00000001U
+#define SPI_CLK_DATA_DTR_EN_S  16
+/** SPI_DATA_DTR_EN : HRO; bitpos: [17]; default: 0;
+ *  1: SPI clk and data of SPI_DOUT and SPI_DIN state are in DTR mode, including master
+ *  1/2/4/8-bm.  0:  SPI clk and data of SPI_DOUT and SPI_DIN state are in STR mode.
+ *  Can be configured in CONF state.
+ */
+#define SPI_DATA_DTR_EN    (BIT(17))
+#define SPI_DATA_DTR_EN_M  (SPI_DATA_DTR_EN_V << SPI_DATA_DTR_EN_S)
+#define SPI_DATA_DTR_EN_V  0x00000001U
+#define SPI_DATA_DTR_EN_S  17
+/** SPI_ADDR_DTR_EN : HRO; bitpos: [18]; default: 0;
+ *  1: SPI clk and data of SPI_SEND_ADDR state are in DTR mode, including master
+ *  1/2/4/8-bm.  0:  SPI clk and data of SPI_SEND_ADDR state are in STR mode. Can be
+ *  configured in CONF state.
+ */
+#define SPI_ADDR_DTR_EN    (BIT(18))
+#define SPI_ADDR_DTR_EN_M  (SPI_ADDR_DTR_EN_V << SPI_ADDR_DTR_EN_S)
+#define SPI_ADDR_DTR_EN_V  0x00000001U
+#define SPI_ADDR_DTR_EN_S  18
+/** SPI_CMD_DTR_EN : HRO; bitpos: [19]; default: 0;
+ *  1: SPI clk and data of SPI_SEND_CMD state are in DTR mode, including master
+ *  1/2/4/8-bm. 0:  SPI clk and data of SPI_SEND_CMD state are in STR mode. Can be
+ *  configured in CONF state.
+ */
+#define SPI_CMD_DTR_EN    (BIT(19))
+#define SPI_CMD_DTR_EN_M  (SPI_CMD_DTR_EN_V << SPI_CMD_DTR_EN_S)
+#define SPI_CMD_DTR_EN_V  0x00000001U
+#define SPI_CMD_DTR_EN_S  19
+/** SPI_SLAVE_CS_POL : R/W; bitpos: [23]; default: 0;
+ *  spi slave input cs polarity select. 1: inv  0: not change. Can be configured in
+ *  CONF state.
+ */
+#define SPI_SLAVE_CS_POL    (BIT(23))
+#define SPI_SLAVE_CS_POL_M  (SPI_SLAVE_CS_POL_V << SPI_SLAVE_CS_POL_S)
+#define SPI_SLAVE_CS_POL_V  0x00000001U
+#define SPI_SLAVE_CS_POL_S  23
+/** SPI_DQS_IDLE_EDGE : HRO; bitpos: [24]; default: 0;
+ *  The default value of spi_dqs. Can be configured in CONF state.
+ */
+#define SPI_DQS_IDLE_EDGE    (BIT(24))
+#define SPI_DQS_IDLE_EDGE_M  (SPI_DQS_IDLE_EDGE_V << SPI_DQS_IDLE_EDGE_S)
+#define SPI_DQS_IDLE_EDGE_V  0x00000001U
+#define SPI_DQS_IDLE_EDGE_S  24
+/** SPI_CK_IDLE_EDGE : R/W; bitpos: [29]; default: 0;
+ *  1: spi clk line is high when idle     0: spi clk line is low when idle. Can be
+ *  configured in CONF state.
+ */
+#define SPI_CK_IDLE_EDGE    (BIT(29))
+#define SPI_CK_IDLE_EDGE_M  (SPI_CK_IDLE_EDGE_V << SPI_CK_IDLE_EDGE_S)
+#define SPI_CK_IDLE_EDGE_V  0x00000001U
+#define SPI_CK_IDLE_EDGE_S  29
+/** SPI_CS_KEEP_ACTIVE : R/W; bitpos: [30]; default: 0;
+ *  spi cs line keep low when the bit is set. Can be configured in CONF state.
+ */
+#define SPI_CS_KEEP_ACTIVE    (BIT(30))
+#define SPI_CS_KEEP_ACTIVE_M  (SPI_CS_KEEP_ACTIVE_V << SPI_CS_KEEP_ACTIVE_S)
+#define SPI_CS_KEEP_ACTIVE_V  0x00000001U
+#define SPI_CS_KEEP_ACTIVE_S  30
+/** SPI_QUAD_DIN_PIN_SWAP : R/W; bitpos: [31]; default: 0;
+ *  1: SPI quad input swap enable, swap FSPID with FSPIQ, swap FSPIWP with FSPIHD. 0:
+ *  spi quad input swap disable. Can be configured in CONF state.
+ */
+#define SPI_QUAD_DIN_PIN_SWAP    (BIT(31))
+#define SPI_QUAD_DIN_PIN_SWAP_M  (SPI_QUAD_DIN_PIN_SWAP_V << SPI_QUAD_DIN_PIN_SWAP_S)
+#define SPI_QUAD_DIN_PIN_SWAP_V  0x00000001U
+#define SPI_QUAD_DIN_PIN_SWAP_S  31
+
+/** SPI_DIN_MODE_REG register
+ *  SPI input delay mode configuration
+ */
+#define SPI_DIN_MODE_REG(i) (REG_SPI_BASE(i) + 0x24)
+/** SPI_DIN0_MODE : R/W; bitpos: [1:0]; default: 0;
+ *  the input signals are delayed by SPI module clock cycles, 0: input without delayed,
+ *  1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input
+ *  with the spi_clk. Can be configured in CONF state.
+ */
+#define SPI_DIN0_MODE    0x00000003U
+#define SPI_DIN0_MODE_M  (SPI_DIN0_MODE_V << SPI_DIN0_MODE_S)
+#define SPI_DIN0_MODE_V  0x00000003U
+#define SPI_DIN0_MODE_S  0
+/** SPI_DIN1_MODE : R/W; bitpos: [3:2]; default: 0;
+ *  the input signals are delayed by SPI module clock cycles, 0: input without delayed,
+ *  1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input
+ *  with the spi_clk. Can be configured in CONF state.
+ */
+#define SPI_DIN1_MODE    0x00000003U
+#define SPI_DIN1_MODE_M  (SPI_DIN1_MODE_V << SPI_DIN1_MODE_S)
+#define SPI_DIN1_MODE_V  0x00000003U
+#define SPI_DIN1_MODE_S  2
+/** SPI_DIN2_MODE : R/W; bitpos: [5:4]; default: 0;
+ *  the input signals are delayed by SPI module clock cycles, 0: input without delayed,
+ *  1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input
+ *  with the spi_clk. Can be configured in CONF state.
+ */
+#define SPI_DIN2_MODE    0x00000003U
+#define SPI_DIN2_MODE_M  (SPI_DIN2_MODE_V << SPI_DIN2_MODE_S)
+#define SPI_DIN2_MODE_V  0x00000003U
+#define SPI_DIN2_MODE_S  4
+/** SPI_DIN3_MODE : R/W; bitpos: [7:6]; default: 0;
+ *  the input signals are delayed by SPI module clock cycles, 0: input without delayed,
+ *  1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input
+ *  with the spi_clk. Can be configured in CONF state.
+ */
+#define SPI_DIN3_MODE    0x00000003U
+#define SPI_DIN3_MODE_M  (SPI_DIN3_MODE_V << SPI_DIN3_MODE_S)
+#define SPI_DIN3_MODE_V  0x00000003U
+#define SPI_DIN3_MODE_S  6
+/** SPI_DIN4_MODE : HRO; bitpos: [9:8]; default: 0;
+ *  the input signals are delayed by SPI module clock cycles, 0: input without delayed,
+ *  1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input
+ *  with the spi_clk. Can be configured in CONF state.
+ */
+#define SPI_DIN4_MODE    0x00000003U
+#define SPI_DIN4_MODE_M  (SPI_DIN4_MODE_V << SPI_DIN4_MODE_S)
+#define SPI_DIN4_MODE_V  0x00000003U
+#define SPI_DIN4_MODE_S  8
+/** SPI_DIN5_MODE : HRO; bitpos: [11:10]; default: 0;
+ *  the input signals are delayed by SPI module clock cycles, 0: input without delayed,
+ *  1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input
+ *  with the spi_clk. Can be configured in CONF state.
+ */
+#define SPI_DIN5_MODE    0x00000003U
+#define SPI_DIN5_MODE_M  (SPI_DIN5_MODE_V << SPI_DIN5_MODE_S)
+#define SPI_DIN5_MODE_V  0x00000003U
+#define SPI_DIN5_MODE_S  10
+/** SPI_DIN6_MODE : HRO; bitpos: [13:12]; default: 0;
+ *  the input signals are delayed by SPI module clock cycles, 0: input without delayed,
+ *  1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input
+ *  with the spi_clk. Can be configured in CONF state.
+ */
+#define SPI_DIN6_MODE    0x00000003U
+#define SPI_DIN6_MODE_M  (SPI_DIN6_MODE_V << SPI_DIN6_MODE_S)
+#define SPI_DIN6_MODE_V  0x00000003U
+#define SPI_DIN6_MODE_S  12
+/** SPI_DIN7_MODE : HRO; bitpos: [15:14]; default: 0;
+ *  the input signals are delayed by SPI module clock cycles, 0: input without delayed,
+ *  1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input
+ *  with the spi_clk. Can be configured in CONF state.
+ */
+#define SPI_DIN7_MODE    0x00000003U
+#define SPI_DIN7_MODE_M  (SPI_DIN7_MODE_V << SPI_DIN7_MODE_S)
+#define SPI_DIN7_MODE_V  0x00000003U
+#define SPI_DIN7_MODE_S  14
+/** SPI_TIMING_HCLK_ACTIVE : R/W; bitpos: [16]; default: 0;
+ *  1:enable hclk in SPI input timing module.  0: disable it. Can be configured in CONF
+ *  state.
+ */
+#define SPI_TIMING_HCLK_ACTIVE    (BIT(16))
+#define SPI_TIMING_HCLK_ACTIVE_M  (SPI_TIMING_HCLK_ACTIVE_V << SPI_TIMING_HCLK_ACTIVE_S)
+#define SPI_TIMING_HCLK_ACTIVE_V  0x00000001U
+#define SPI_TIMING_HCLK_ACTIVE_S  16
+
+/** SPI_DIN_NUM_REG register
+ *  SPI input delay number configuration
+ */
+#define SPI_DIN_NUM_REG(i) (REG_SPI_BASE(i) + 0x28)
+/** SPI_DIN0_NUM : R/W; bitpos: [1:0]; default: 0;
+ *  the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1:
+ *  delayed by 2 cycles,...  Can be configured in CONF state.
+ */
+#define SPI_DIN0_NUM    0x00000003U
+#define SPI_DIN0_NUM_M  (SPI_DIN0_NUM_V << SPI_DIN0_NUM_S)
+#define SPI_DIN0_NUM_V  0x00000003U
+#define SPI_DIN0_NUM_S  0
+/** SPI_DIN1_NUM : R/W; bitpos: [3:2]; default: 0;
+ *  the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1:
+ *  delayed by 2 cycles,...  Can be configured in CONF state.
+ */
+#define SPI_DIN1_NUM    0x00000003U
+#define SPI_DIN1_NUM_M  (SPI_DIN1_NUM_V << SPI_DIN1_NUM_S)
+#define SPI_DIN1_NUM_V  0x00000003U
+#define SPI_DIN1_NUM_S  2
+/** SPI_DIN2_NUM : R/W; bitpos: [5:4]; default: 0;
+ *  the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1:
+ *  delayed by 2 cycles,...  Can be configured in CONF state.
+ */
+#define SPI_DIN2_NUM    0x00000003U
+#define SPI_DIN2_NUM_M  (SPI_DIN2_NUM_V << SPI_DIN2_NUM_S)
+#define SPI_DIN2_NUM_V  0x00000003U
+#define SPI_DIN2_NUM_S  4
+/** SPI_DIN3_NUM : R/W; bitpos: [7:6]; default: 0;
+ *  the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1:
+ *  delayed by 2 cycles,...  Can be configured in CONF state.
+ */
+#define SPI_DIN3_NUM    0x00000003U
+#define SPI_DIN3_NUM_M  (SPI_DIN3_NUM_V << SPI_DIN3_NUM_S)
+#define SPI_DIN3_NUM_V  0x00000003U
+#define SPI_DIN3_NUM_S  6
+/** SPI_DIN4_NUM : HRO; bitpos: [9:8]; default: 0;
+ *  the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1:
+ *  delayed by 2 cycles,...  Can be configured in CONF state.
+ */
+#define SPI_DIN4_NUM    0x00000003U
+#define SPI_DIN4_NUM_M  (SPI_DIN4_NUM_V << SPI_DIN4_NUM_S)
+#define SPI_DIN4_NUM_V  0x00000003U
+#define SPI_DIN4_NUM_S  8
+/** SPI_DIN5_NUM : HRO; bitpos: [11:10]; default: 0;
+ *  the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1:
+ *  delayed by 2 cycles,...  Can be configured in CONF state.
+ */
+#define SPI_DIN5_NUM    0x00000003U
+#define SPI_DIN5_NUM_M  (SPI_DIN5_NUM_V << SPI_DIN5_NUM_S)
+#define SPI_DIN5_NUM_V  0x00000003U
+#define SPI_DIN5_NUM_S  10
+/** SPI_DIN6_NUM : HRO; bitpos: [13:12]; default: 0;
+ *  the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1:
+ *  delayed by 2 cycles,...  Can be configured in CONF state.
+ */
+#define SPI_DIN6_NUM    0x00000003U
+#define SPI_DIN6_NUM_M  (SPI_DIN6_NUM_V << SPI_DIN6_NUM_S)
+#define SPI_DIN6_NUM_V  0x00000003U
+#define SPI_DIN6_NUM_S  12
+/** SPI_DIN7_NUM : HRO; bitpos: [15:14]; default: 0;
+ *  the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1:
+ *  delayed by 2 cycles,...  Can be configured in CONF state.
+ */
+#define SPI_DIN7_NUM    0x00000003U
+#define SPI_DIN7_NUM_M  (SPI_DIN7_NUM_V << SPI_DIN7_NUM_S)
+#define SPI_DIN7_NUM_V  0x00000003U
+#define SPI_DIN7_NUM_S  14
+
+/** SPI_DOUT_MODE_REG register
+ *  SPI output delay mode configuration
+ */
+#define SPI_DOUT_MODE_REG(i) (REG_SPI_BASE(i) + 0x2c)
+/** SPI_DOUT0_MODE : R/W; bitpos: [0]; default: 0;
+ *  The output signal $n is delayed by the SPI module clock, 0: output without delayed,
+ *  1: output delay for a SPI module clock cycle at its negative edge. Can be
+ *  configured in CONF state.
+ */
+#define SPI_DOUT0_MODE    (BIT(0))
+#define SPI_DOUT0_MODE_M  (SPI_DOUT0_MODE_V << SPI_DOUT0_MODE_S)
+#define SPI_DOUT0_MODE_V  0x00000001U
+#define SPI_DOUT0_MODE_S  0
+/** SPI_DOUT1_MODE : R/W; bitpos: [1]; default: 0;
+ *  The output signal $n is delayed by the SPI module clock, 0: output without delayed,
+ *  1: output delay for a SPI module clock cycle at its negative edge. Can be
+ *  configured in CONF state.
+ */
+#define SPI_DOUT1_MODE    (BIT(1))
+#define SPI_DOUT1_MODE_M  (SPI_DOUT1_MODE_V << SPI_DOUT1_MODE_S)
+#define SPI_DOUT1_MODE_V  0x00000001U
+#define SPI_DOUT1_MODE_S  1
+/** SPI_DOUT2_MODE : R/W; bitpos: [2]; default: 0;
+ *  The output signal $n is delayed by the SPI module clock, 0: output without delayed,
+ *  1: output delay for a SPI module clock cycle at its negative edge. Can be
+ *  configured in CONF state.
+ */
+#define SPI_DOUT2_MODE    (BIT(2))
+#define SPI_DOUT2_MODE_M  (SPI_DOUT2_MODE_V << SPI_DOUT2_MODE_S)
+#define SPI_DOUT2_MODE_V  0x00000001U
+#define SPI_DOUT2_MODE_S  2
+/** SPI_DOUT3_MODE : R/W; bitpos: [3]; default: 0;
+ *  The output signal $n is delayed by the SPI module clock, 0: output without delayed,
+ *  1: output delay for a SPI module clock cycle at its negative edge. Can be
+ *  configured in CONF state.
+ */
+#define SPI_DOUT3_MODE    (BIT(3))
+#define SPI_DOUT3_MODE_M  (SPI_DOUT3_MODE_V << SPI_DOUT3_MODE_S)
+#define SPI_DOUT3_MODE_V  0x00000001U
+#define SPI_DOUT3_MODE_S  3
+/** SPI_DOUT4_MODE : HRO; bitpos: [4]; default: 0;
+ *  The output signal $n is delayed by the SPI module clock, 0: output without delayed,
+ *  1: output delay for a SPI module clock cycle at its negative edge. Can be
+ *  configured in CONF state.
+ */
+#define SPI_DOUT4_MODE    (BIT(4))
+#define SPI_DOUT4_MODE_M  (SPI_DOUT4_MODE_V << SPI_DOUT4_MODE_S)
+#define SPI_DOUT4_MODE_V  0x00000001U
+#define SPI_DOUT4_MODE_S  4
+/** SPI_DOUT5_MODE : HRO; bitpos: [5]; default: 0;
+ *  The output signal $n is delayed by the SPI module clock, 0: output without delayed,
+ *  1: output delay for a SPI module clock cycle at its negative edge. Can be
+ *  configured in CONF state.
+ */
+#define SPI_DOUT5_MODE    (BIT(5))
+#define SPI_DOUT5_MODE_M  (SPI_DOUT5_MODE_V << SPI_DOUT5_MODE_S)
+#define SPI_DOUT5_MODE_V  0x00000001U
+#define SPI_DOUT5_MODE_S  5
+/** SPI_DOUT6_MODE : HRO; bitpos: [6]; default: 0;
+ *  The output signal $n is delayed by the SPI module clock, 0: output without delayed,
+ *  1: output delay for a SPI module clock cycle at its negative edge. Can be
+ *  configured in CONF state.
+ */
+#define SPI_DOUT6_MODE    (BIT(6))
+#define SPI_DOUT6_MODE_M  (SPI_DOUT6_MODE_V << SPI_DOUT6_MODE_S)
+#define SPI_DOUT6_MODE_V  0x00000001U
+#define SPI_DOUT6_MODE_S  6
+/** SPI_DOUT7_MODE : HRO; bitpos: [7]; default: 0;
+ *  The output signal $n is delayed by the SPI module clock, 0: output without delayed,
+ *  1: output delay for a SPI module clock cycle at its negative edge. Can be
+ *  configured in CONF state.
+ */
+#define SPI_DOUT7_MODE    (BIT(7))
+#define SPI_DOUT7_MODE_M  (SPI_DOUT7_MODE_V << SPI_DOUT7_MODE_S)
+#define SPI_DOUT7_MODE_V  0x00000001U
+#define SPI_DOUT7_MODE_S  7
+/** SPI_D_DQS_MODE : HRO; bitpos: [8]; default: 0;
+ *  The output signal SPI_DQS is delayed by the SPI module clock, 0: output without
+ *  delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be
+ *  configured in CONF state.
+ */
+#define SPI_D_DQS_MODE    (BIT(8))
+#define SPI_D_DQS_MODE_M  (SPI_D_DQS_MODE_V << SPI_D_DQS_MODE_S)
+#define SPI_D_DQS_MODE_V  0x00000001U
+#define SPI_D_DQS_MODE_S  8
+
+/** SPI_DMA_CONF_REG register
+ *  SPI DMA control register
+ */
+#define SPI_DMA_CONF_REG(i) (REG_SPI_BASE(i) + 0x30)
+/** SPI_DMA_OUTFIFO_EMPTY : RO; bitpos: [0]; default: 1;
+ *  Records the status of DMA TX FIFO. 1: DMA TX FIFO is not ready for sending data. 0:
+ *  DMA TX FIFO is ready for sending data.
+ */
+#define SPI_DMA_OUTFIFO_EMPTY    (BIT(0))
+#define SPI_DMA_OUTFIFO_EMPTY_M  (SPI_DMA_OUTFIFO_EMPTY_V << SPI_DMA_OUTFIFO_EMPTY_S)
+#define SPI_DMA_OUTFIFO_EMPTY_V  0x00000001U
+#define SPI_DMA_OUTFIFO_EMPTY_S  0
+/** SPI_DMA_INFIFO_FULL : RO; bitpos: [1]; default: 1;
+ *  Records the status of DMA RX FIFO. 1: DMA RX FIFO is not ready for receiving data.
+ *  0: DMA RX FIFO is ready for receiving data.
+ */
+#define SPI_DMA_INFIFO_FULL    (BIT(1))
+#define SPI_DMA_INFIFO_FULL_M  (SPI_DMA_INFIFO_FULL_V << SPI_DMA_INFIFO_FULL_S)
+#define SPI_DMA_INFIFO_FULL_V  0x00000001U
+#define SPI_DMA_INFIFO_FULL_S  1
+/** SPI_DMA_SLV_SEG_TRANS_EN : R/W; bitpos: [18]; default: 0;
+ *  Enable dma segment transfer in spi dma half slave mode. 1: enable. 0: disable.
+ */
+#define SPI_DMA_SLV_SEG_TRANS_EN    (BIT(18))
+#define SPI_DMA_SLV_SEG_TRANS_EN_M  (SPI_DMA_SLV_SEG_TRANS_EN_V << SPI_DMA_SLV_SEG_TRANS_EN_S)
+#define SPI_DMA_SLV_SEG_TRANS_EN_V  0x00000001U
+#define SPI_DMA_SLV_SEG_TRANS_EN_S  18
+/** SPI_SLV_RX_SEG_TRANS_CLR_EN : R/W; bitpos: [19]; default: 0;
+ *  1: spi_dma_infifo_full_vld is cleared by spi slave cmd 5. 0:
+ *  spi_dma_infifo_full_vld is cleared by spi_trans_done.
+ */
+#define SPI_SLV_RX_SEG_TRANS_CLR_EN    (BIT(19))
+#define SPI_SLV_RX_SEG_TRANS_CLR_EN_M  (SPI_SLV_RX_SEG_TRANS_CLR_EN_V << SPI_SLV_RX_SEG_TRANS_CLR_EN_S)
+#define SPI_SLV_RX_SEG_TRANS_CLR_EN_V  0x00000001U
+#define SPI_SLV_RX_SEG_TRANS_CLR_EN_S  19
+/** SPI_SLV_TX_SEG_TRANS_CLR_EN : R/W; bitpos: [20]; default: 0;
+ *  1: spi_dma_outfifo_empty_vld is cleared by spi slave cmd 6. 0:
+ *  spi_dma_outfifo_empty_vld is cleared by spi_trans_done.
+ */
+#define SPI_SLV_TX_SEG_TRANS_CLR_EN    (BIT(20))
+#define SPI_SLV_TX_SEG_TRANS_CLR_EN_M  (SPI_SLV_TX_SEG_TRANS_CLR_EN_V << SPI_SLV_TX_SEG_TRANS_CLR_EN_S)
+#define SPI_SLV_TX_SEG_TRANS_CLR_EN_V  0x00000001U
+#define SPI_SLV_TX_SEG_TRANS_CLR_EN_S  20
+/** SPI_RX_EOF_EN : R/W; bitpos: [21]; default: 0;
+ *  1: spi_dma_inlink_eof is set when the number of dma pushed data bytes is equal to
+ *  the value of spi_slv/mst_dma_rd_bytelen[19:0] in spi dma transition.  0:
+ *  spi_dma_inlink_eof is set by spi_trans_done in non-seg-trans or
+ *  spi_dma_seg_trans_done in seg-trans.
+ */
+#define SPI_RX_EOF_EN    (BIT(21))
+#define SPI_RX_EOF_EN_M  (SPI_RX_EOF_EN_V << SPI_RX_EOF_EN_S)
+#define SPI_RX_EOF_EN_V  0x00000001U
+#define SPI_RX_EOF_EN_S  21
+/** SPI_DMA_RX_ENA : R/W; bitpos: [27]; default: 0;
+ *  Set this bit to enable SPI DMA controlled receive data mode.
+ */
+#define SPI_DMA_RX_ENA    (BIT(27))
+#define SPI_DMA_RX_ENA_M  (SPI_DMA_RX_ENA_V << SPI_DMA_RX_ENA_S)
+#define SPI_DMA_RX_ENA_V  0x00000001U
+#define SPI_DMA_RX_ENA_S  27
+/** SPI_DMA_TX_ENA : R/W; bitpos: [28]; default: 0;
+ *  Set this bit to enable SPI DMA controlled send data mode.
+ */
+#define SPI_DMA_TX_ENA    (BIT(28))
+#define SPI_DMA_TX_ENA_M  (SPI_DMA_TX_ENA_V << SPI_DMA_TX_ENA_S)
+#define SPI_DMA_TX_ENA_V  0x00000001U
+#define SPI_DMA_TX_ENA_S  28
+/** SPI_RX_AFIFO_RST : WT; bitpos: [29]; default: 0;
+ *  Set this bit to reset RX AFIFO, which is used to receive data in SPI master and
+ *  slave mode transfer.
+ */
+#define SPI_RX_AFIFO_RST    (BIT(29))
+#define SPI_RX_AFIFO_RST_M  (SPI_RX_AFIFO_RST_V << SPI_RX_AFIFO_RST_S)
+#define SPI_RX_AFIFO_RST_V  0x00000001U
+#define SPI_RX_AFIFO_RST_S  29
+/** SPI_BUF_AFIFO_RST : WT; bitpos: [30]; default: 0;
+ *  Set this bit to reset BUF TX AFIFO, which is used send data out in SPI slave CPU
+ *  controlled mode transfer and master mode transfer.
+ */
+#define SPI_BUF_AFIFO_RST    (BIT(30))
+#define SPI_BUF_AFIFO_RST_M  (SPI_BUF_AFIFO_RST_V << SPI_BUF_AFIFO_RST_S)
+#define SPI_BUF_AFIFO_RST_V  0x00000001U
+#define SPI_BUF_AFIFO_RST_S  30
+/** SPI_DMA_AFIFO_RST : WT; bitpos: [31]; default: 0;
+ *  Set this bit to reset DMA TX AFIFO, which is used to send data out in SPI slave DMA
+ *  controlled mode transfer.
+ */
+#define SPI_DMA_AFIFO_RST    (BIT(31))
+#define SPI_DMA_AFIFO_RST_M  (SPI_DMA_AFIFO_RST_V << SPI_DMA_AFIFO_RST_S)
+#define SPI_DMA_AFIFO_RST_V  0x00000001U
+#define SPI_DMA_AFIFO_RST_S  31
+
+/** SPI_DMA_INT_ENA_REG register
+ *  SPI interrupt enable register
+ */
+#define SPI_DMA_INT_ENA_REG(i) (REG_SPI_BASE(i) + 0x34)
+/** SPI_DMA_INFIFO_FULL_ERR_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  The enable bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
+ */
+#define SPI_DMA_INFIFO_FULL_ERR_INT_ENA    (BIT(0))
+#define SPI_DMA_INFIFO_FULL_ERR_INT_ENA_M  (SPI_DMA_INFIFO_FULL_ERR_INT_ENA_V << SPI_DMA_INFIFO_FULL_ERR_INT_ENA_S)
+#define SPI_DMA_INFIFO_FULL_ERR_INT_ENA_V  0x00000001U
+#define SPI_DMA_INFIFO_FULL_ERR_INT_ENA_S  0
+/** SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  The enable bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
+ */
+#define SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ENA    (BIT(1))
+#define SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ENA_M  (SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ENA_V << SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ENA_S)
+#define SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ENA_V  0x00000001U
+#define SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ENA_S  1
+/** SPI_SLV_EX_QPI_INT_ENA : R/W; bitpos: [2]; default: 0;
+ *  The enable bit for SPI slave Ex_QPI interrupt.
+ */
+#define SPI_SLV_EX_QPI_INT_ENA    (BIT(2))
+#define SPI_SLV_EX_QPI_INT_ENA_M  (SPI_SLV_EX_QPI_INT_ENA_V << SPI_SLV_EX_QPI_INT_ENA_S)
+#define SPI_SLV_EX_QPI_INT_ENA_V  0x00000001U
+#define SPI_SLV_EX_QPI_INT_ENA_S  2
+/** SPI_SLV_EN_QPI_INT_ENA : R/W; bitpos: [3]; default: 0;
+ *  The enable bit for SPI slave En_QPI interrupt.
+ */
+#define SPI_SLV_EN_QPI_INT_ENA    (BIT(3))
+#define SPI_SLV_EN_QPI_INT_ENA_M  (SPI_SLV_EN_QPI_INT_ENA_V << SPI_SLV_EN_QPI_INT_ENA_S)
+#define SPI_SLV_EN_QPI_INT_ENA_V  0x00000001U
+#define SPI_SLV_EN_QPI_INT_ENA_S  3
+/** SPI_SLV_CMD7_INT_ENA : R/W; bitpos: [4]; default: 0;
+ *  The enable bit for SPI slave CMD7 interrupt.
+ */
+#define SPI_SLV_CMD7_INT_ENA    (BIT(4))
+#define SPI_SLV_CMD7_INT_ENA_M  (SPI_SLV_CMD7_INT_ENA_V << SPI_SLV_CMD7_INT_ENA_S)
+#define SPI_SLV_CMD7_INT_ENA_V  0x00000001U
+#define SPI_SLV_CMD7_INT_ENA_S  4
+/** SPI_SLV_CMD8_INT_ENA : R/W; bitpos: [5]; default: 0;
+ *  The enable bit for SPI slave CMD8 interrupt.
+ */
+#define SPI_SLV_CMD8_INT_ENA    (BIT(5))
+#define SPI_SLV_CMD8_INT_ENA_M  (SPI_SLV_CMD8_INT_ENA_V << SPI_SLV_CMD8_INT_ENA_S)
+#define SPI_SLV_CMD8_INT_ENA_V  0x00000001U
+#define SPI_SLV_CMD8_INT_ENA_S  5
+/** SPI_SLV_CMD9_INT_ENA : R/W; bitpos: [6]; default: 0;
+ *  The enable bit for SPI slave CMD9 interrupt.
+ */
+#define SPI_SLV_CMD9_INT_ENA    (BIT(6))
+#define SPI_SLV_CMD9_INT_ENA_M  (SPI_SLV_CMD9_INT_ENA_V << SPI_SLV_CMD9_INT_ENA_S)
+#define SPI_SLV_CMD9_INT_ENA_V  0x00000001U
+#define SPI_SLV_CMD9_INT_ENA_S  6
+/** SPI_SLV_CMDA_INT_ENA : R/W; bitpos: [7]; default: 0;
+ *  The enable bit for SPI slave CMDA interrupt.
+ */
+#define SPI_SLV_CMDA_INT_ENA    (BIT(7))
+#define SPI_SLV_CMDA_INT_ENA_M  (SPI_SLV_CMDA_INT_ENA_V << SPI_SLV_CMDA_INT_ENA_S)
+#define SPI_SLV_CMDA_INT_ENA_V  0x00000001U
+#define SPI_SLV_CMDA_INT_ENA_S  7
+/** SPI_SLV_RD_DMA_DONE_INT_ENA : R/W; bitpos: [8]; default: 0;
+ *  The enable bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
+ */
+#define SPI_SLV_RD_DMA_DONE_INT_ENA    (BIT(8))
+#define SPI_SLV_RD_DMA_DONE_INT_ENA_M  (SPI_SLV_RD_DMA_DONE_INT_ENA_V << SPI_SLV_RD_DMA_DONE_INT_ENA_S)
+#define SPI_SLV_RD_DMA_DONE_INT_ENA_V  0x00000001U
+#define SPI_SLV_RD_DMA_DONE_INT_ENA_S  8
+/** SPI_SLV_WR_DMA_DONE_INT_ENA : R/W; bitpos: [9]; default: 0;
+ *  The enable bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
+ */
+#define SPI_SLV_WR_DMA_DONE_INT_ENA    (BIT(9))
+#define SPI_SLV_WR_DMA_DONE_INT_ENA_M  (SPI_SLV_WR_DMA_DONE_INT_ENA_V << SPI_SLV_WR_DMA_DONE_INT_ENA_S)
+#define SPI_SLV_WR_DMA_DONE_INT_ENA_V  0x00000001U
+#define SPI_SLV_WR_DMA_DONE_INT_ENA_S  9
+/** SPI_SLV_RD_BUF_DONE_INT_ENA : R/W; bitpos: [10]; default: 0;
+ *  The enable bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
+ */
+#define SPI_SLV_RD_BUF_DONE_INT_ENA    (BIT(10))
+#define SPI_SLV_RD_BUF_DONE_INT_ENA_M  (SPI_SLV_RD_BUF_DONE_INT_ENA_V << SPI_SLV_RD_BUF_DONE_INT_ENA_S)
+#define SPI_SLV_RD_BUF_DONE_INT_ENA_V  0x00000001U
+#define SPI_SLV_RD_BUF_DONE_INT_ENA_S  10
+/** SPI_SLV_WR_BUF_DONE_INT_ENA : R/W; bitpos: [11]; default: 0;
+ *  The enable bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
+ */
+#define SPI_SLV_WR_BUF_DONE_INT_ENA    (BIT(11))
+#define SPI_SLV_WR_BUF_DONE_INT_ENA_M  (SPI_SLV_WR_BUF_DONE_INT_ENA_V << SPI_SLV_WR_BUF_DONE_INT_ENA_S)
+#define SPI_SLV_WR_BUF_DONE_INT_ENA_V  0x00000001U
+#define SPI_SLV_WR_BUF_DONE_INT_ENA_S  11
+/** SPI_TRANS_DONE_INT_ENA : R/W; bitpos: [12]; default: 0;
+ *  The enable bit for SPI_TRANS_DONE_INT interrupt.
+ */
+#define SPI_TRANS_DONE_INT_ENA    (BIT(12))
+#define SPI_TRANS_DONE_INT_ENA_M  (SPI_TRANS_DONE_INT_ENA_V << SPI_TRANS_DONE_INT_ENA_S)
+#define SPI_TRANS_DONE_INT_ENA_V  0x00000001U
+#define SPI_TRANS_DONE_INT_ENA_S  12
+/** SPI_DMA_SEG_TRANS_DONE_INT_ENA : R/W; bitpos: [13]; default: 0;
+ *  The enable bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
+ */
+#define SPI_DMA_SEG_TRANS_DONE_INT_ENA    (BIT(13))
+#define SPI_DMA_SEG_TRANS_DONE_INT_ENA_M  (SPI_DMA_SEG_TRANS_DONE_INT_ENA_V << SPI_DMA_SEG_TRANS_DONE_INT_ENA_S)
+#define SPI_DMA_SEG_TRANS_DONE_INT_ENA_V  0x00000001U
+#define SPI_DMA_SEG_TRANS_DONE_INT_ENA_S  13
+/** SPI_SEG_MAGIC_ERR_INT_ENA : R/W; bitpos: [14]; default: 0;
+ *  The enable bit for SPI_SEG_MAGIC_ERR_INT interrupt.
+ */
+#define SPI_SEG_MAGIC_ERR_INT_ENA    (BIT(14))
+#define SPI_SEG_MAGIC_ERR_INT_ENA_M  (SPI_SEG_MAGIC_ERR_INT_ENA_V << SPI_SEG_MAGIC_ERR_INT_ENA_S)
+#define SPI_SEG_MAGIC_ERR_INT_ENA_V  0x00000001U
+#define SPI_SEG_MAGIC_ERR_INT_ENA_S  14
+/** SPI_SLV_BUF_ADDR_ERR_INT_ENA : R/W; bitpos: [15]; default: 0;
+ *  The enable bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
+ */
+#define SPI_SLV_BUF_ADDR_ERR_INT_ENA    (BIT(15))
+#define SPI_SLV_BUF_ADDR_ERR_INT_ENA_M  (SPI_SLV_BUF_ADDR_ERR_INT_ENA_V << SPI_SLV_BUF_ADDR_ERR_INT_ENA_S)
+#define SPI_SLV_BUF_ADDR_ERR_INT_ENA_V  0x00000001U
+#define SPI_SLV_BUF_ADDR_ERR_INT_ENA_S  15
+/** SPI_SLV_CMD_ERR_INT_ENA : R/W; bitpos: [16]; default: 0;
+ *  The enable bit for SPI_SLV_CMD_ERR_INT interrupt.
+ */
+#define SPI_SLV_CMD_ERR_INT_ENA    (BIT(16))
+#define SPI_SLV_CMD_ERR_INT_ENA_M  (SPI_SLV_CMD_ERR_INT_ENA_V << SPI_SLV_CMD_ERR_INT_ENA_S)
+#define SPI_SLV_CMD_ERR_INT_ENA_V  0x00000001U
+#define SPI_SLV_CMD_ERR_INT_ENA_S  16
+/** SPI_MST_RX_AFIFO_WFULL_ERR_INT_ENA : R/W; bitpos: [17]; default: 0;
+ *  The enable bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
+ */
+#define SPI_MST_RX_AFIFO_WFULL_ERR_INT_ENA    (BIT(17))
+#define SPI_MST_RX_AFIFO_WFULL_ERR_INT_ENA_M  (SPI_MST_RX_AFIFO_WFULL_ERR_INT_ENA_V << SPI_MST_RX_AFIFO_WFULL_ERR_INT_ENA_S)
+#define SPI_MST_RX_AFIFO_WFULL_ERR_INT_ENA_V  0x00000001U
+#define SPI_MST_RX_AFIFO_WFULL_ERR_INT_ENA_S  17
+/** SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ENA : R/W; bitpos: [18]; default: 0;
+ *  The enable bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
+ */
+#define SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ENA    (BIT(18))
+#define SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ENA_M  (SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ENA_V << SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ENA_S)
+#define SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ENA_V  0x00000001U
+#define SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ENA_S  18
+/** SPI_APP2_INT_ENA : R/W; bitpos: [19]; default: 0;
+ *  The enable bit for SPI_APP2_INT interrupt.
+ */
+#define SPI_APP2_INT_ENA    (BIT(19))
+#define SPI_APP2_INT_ENA_M  (SPI_APP2_INT_ENA_V << SPI_APP2_INT_ENA_S)
+#define SPI_APP2_INT_ENA_V  0x00000001U
+#define SPI_APP2_INT_ENA_S  19
+/** SPI_APP1_INT_ENA : R/W; bitpos: [20]; default: 0;
+ *  The enable bit for SPI_APP1_INT interrupt.
+ */
+#define SPI_APP1_INT_ENA    (BIT(20))
+#define SPI_APP1_INT_ENA_M  (SPI_APP1_INT_ENA_V << SPI_APP1_INT_ENA_S)
+#define SPI_APP1_INT_ENA_V  0x00000001U
+#define SPI_APP1_INT_ENA_S  20
+
+/** SPI_DMA_INT_CLR_REG register
+ *  SPI interrupt clear register
+ */
+#define SPI_DMA_INT_CLR_REG(i) (REG_SPI_BASE(i) + 0x38)
+/** SPI_DMA_INFIFO_FULL_ERR_INT_CLR : WT; bitpos: [0]; default: 0;
+ *  The clear bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
+ */
+#define SPI_DMA_INFIFO_FULL_ERR_INT_CLR    (BIT(0))
+#define SPI_DMA_INFIFO_FULL_ERR_INT_CLR_M  (SPI_DMA_INFIFO_FULL_ERR_INT_CLR_V << SPI_DMA_INFIFO_FULL_ERR_INT_CLR_S)
+#define SPI_DMA_INFIFO_FULL_ERR_INT_CLR_V  0x00000001U
+#define SPI_DMA_INFIFO_FULL_ERR_INT_CLR_S  0
+/** SPI_DMA_OUTFIFO_EMPTY_ERR_INT_CLR : WT; bitpos: [1]; default: 0;
+ *  The clear bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
+ */
+#define SPI_DMA_OUTFIFO_EMPTY_ERR_INT_CLR    (BIT(1))
+#define SPI_DMA_OUTFIFO_EMPTY_ERR_INT_CLR_M  (SPI_DMA_OUTFIFO_EMPTY_ERR_INT_CLR_V << SPI_DMA_OUTFIFO_EMPTY_ERR_INT_CLR_S)
+#define SPI_DMA_OUTFIFO_EMPTY_ERR_INT_CLR_V  0x00000001U
+#define SPI_DMA_OUTFIFO_EMPTY_ERR_INT_CLR_S  1
+/** SPI_SLV_EX_QPI_INT_CLR : WT; bitpos: [2]; default: 0;
+ *  The clear bit for SPI slave Ex_QPI interrupt.
+ */
+#define SPI_SLV_EX_QPI_INT_CLR    (BIT(2))
+#define SPI_SLV_EX_QPI_INT_CLR_M  (SPI_SLV_EX_QPI_INT_CLR_V << SPI_SLV_EX_QPI_INT_CLR_S)
+#define SPI_SLV_EX_QPI_INT_CLR_V  0x00000001U
+#define SPI_SLV_EX_QPI_INT_CLR_S  2
+/** SPI_SLV_EN_QPI_INT_CLR : WT; bitpos: [3]; default: 0;
+ *  The clear bit for SPI slave En_QPI interrupt.
+ */
+#define SPI_SLV_EN_QPI_INT_CLR    (BIT(3))
+#define SPI_SLV_EN_QPI_INT_CLR_M  (SPI_SLV_EN_QPI_INT_CLR_V << SPI_SLV_EN_QPI_INT_CLR_S)
+#define SPI_SLV_EN_QPI_INT_CLR_V  0x00000001U
+#define SPI_SLV_EN_QPI_INT_CLR_S  3
+/** SPI_SLV_CMD7_INT_CLR : WT; bitpos: [4]; default: 0;
+ *  The clear bit for SPI slave CMD7 interrupt.
+ */
+#define SPI_SLV_CMD7_INT_CLR    (BIT(4))
+#define SPI_SLV_CMD7_INT_CLR_M  (SPI_SLV_CMD7_INT_CLR_V << SPI_SLV_CMD7_INT_CLR_S)
+#define SPI_SLV_CMD7_INT_CLR_V  0x00000001U
+#define SPI_SLV_CMD7_INT_CLR_S  4
+/** SPI_SLV_CMD8_INT_CLR : WT; bitpos: [5]; default: 0;
+ *  The clear bit for SPI slave CMD8 interrupt.
+ */
+#define SPI_SLV_CMD8_INT_CLR    (BIT(5))
+#define SPI_SLV_CMD8_INT_CLR_M  (SPI_SLV_CMD8_INT_CLR_V << SPI_SLV_CMD8_INT_CLR_S)
+#define SPI_SLV_CMD8_INT_CLR_V  0x00000001U
+#define SPI_SLV_CMD8_INT_CLR_S  5
+/** SPI_SLV_CMD9_INT_CLR : WT; bitpos: [6]; default: 0;
+ *  The clear bit for SPI slave CMD9 interrupt.
+ */
+#define SPI_SLV_CMD9_INT_CLR    (BIT(6))
+#define SPI_SLV_CMD9_INT_CLR_M  (SPI_SLV_CMD9_INT_CLR_V << SPI_SLV_CMD9_INT_CLR_S)
+#define SPI_SLV_CMD9_INT_CLR_V  0x00000001U
+#define SPI_SLV_CMD9_INT_CLR_S  6
+/** SPI_SLV_CMDA_INT_CLR : WT; bitpos: [7]; default: 0;
+ *  The clear bit for SPI slave CMDA interrupt.
+ */
+#define SPI_SLV_CMDA_INT_CLR    (BIT(7))
+#define SPI_SLV_CMDA_INT_CLR_M  (SPI_SLV_CMDA_INT_CLR_V << SPI_SLV_CMDA_INT_CLR_S)
+#define SPI_SLV_CMDA_INT_CLR_V  0x00000001U
+#define SPI_SLV_CMDA_INT_CLR_S  7
+/** SPI_SLV_RD_DMA_DONE_INT_CLR : WT; bitpos: [8]; default: 0;
+ *  The clear bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
+ */
+#define SPI_SLV_RD_DMA_DONE_INT_CLR    (BIT(8))
+#define SPI_SLV_RD_DMA_DONE_INT_CLR_M  (SPI_SLV_RD_DMA_DONE_INT_CLR_V << SPI_SLV_RD_DMA_DONE_INT_CLR_S)
+#define SPI_SLV_RD_DMA_DONE_INT_CLR_V  0x00000001U
+#define SPI_SLV_RD_DMA_DONE_INT_CLR_S  8
+/** SPI_SLV_WR_DMA_DONE_INT_CLR : WT; bitpos: [9]; default: 0;
+ *  The clear bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
+ */
+#define SPI_SLV_WR_DMA_DONE_INT_CLR    (BIT(9))
+#define SPI_SLV_WR_DMA_DONE_INT_CLR_M  (SPI_SLV_WR_DMA_DONE_INT_CLR_V << SPI_SLV_WR_DMA_DONE_INT_CLR_S)
+#define SPI_SLV_WR_DMA_DONE_INT_CLR_V  0x00000001U
+#define SPI_SLV_WR_DMA_DONE_INT_CLR_S  9
+/** SPI_SLV_RD_BUF_DONE_INT_CLR : WT; bitpos: [10]; default: 0;
+ *  The clear bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
+ */
+#define SPI_SLV_RD_BUF_DONE_INT_CLR    (BIT(10))
+#define SPI_SLV_RD_BUF_DONE_INT_CLR_M  (SPI_SLV_RD_BUF_DONE_INT_CLR_V << SPI_SLV_RD_BUF_DONE_INT_CLR_S)
+#define SPI_SLV_RD_BUF_DONE_INT_CLR_V  0x00000001U
+#define SPI_SLV_RD_BUF_DONE_INT_CLR_S  10
+/** SPI_SLV_WR_BUF_DONE_INT_CLR : WT; bitpos: [11]; default: 0;
+ *  The clear bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
+ */
+#define SPI_SLV_WR_BUF_DONE_INT_CLR    (BIT(11))
+#define SPI_SLV_WR_BUF_DONE_INT_CLR_M  (SPI_SLV_WR_BUF_DONE_INT_CLR_V << SPI_SLV_WR_BUF_DONE_INT_CLR_S)
+#define SPI_SLV_WR_BUF_DONE_INT_CLR_V  0x00000001U
+#define SPI_SLV_WR_BUF_DONE_INT_CLR_S  11
+/** SPI_TRANS_DONE_INT_CLR : WT; bitpos: [12]; default: 0;
+ *  The clear bit for SPI_TRANS_DONE_INT interrupt.
+ */
+#define SPI_TRANS_DONE_INT_CLR    (BIT(12))
+#define SPI_TRANS_DONE_INT_CLR_M  (SPI_TRANS_DONE_INT_CLR_V << SPI_TRANS_DONE_INT_CLR_S)
+#define SPI_TRANS_DONE_INT_CLR_V  0x00000001U
+#define SPI_TRANS_DONE_INT_CLR_S  12
+/** SPI_DMA_SEG_TRANS_DONE_INT_CLR : WT; bitpos: [13]; default: 0;
+ *  The clear bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
+ */
+#define SPI_DMA_SEG_TRANS_DONE_INT_CLR    (BIT(13))
+#define SPI_DMA_SEG_TRANS_DONE_INT_CLR_M  (SPI_DMA_SEG_TRANS_DONE_INT_CLR_V << SPI_DMA_SEG_TRANS_DONE_INT_CLR_S)
+#define SPI_DMA_SEG_TRANS_DONE_INT_CLR_V  0x00000001U
+#define SPI_DMA_SEG_TRANS_DONE_INT_CLR_S  13
+/** SPI_SEG_MAGIC_ERR_INT_CLR : WT; bitpos: [14]; default: 0;
+ *  The clear bit for SPI_SEG_MAGIC_ERR_INT interrupt.
+ */
+#define SPI_SEG_MAGIC_ERR_INT_CLR    (BIT(14))
+#define SPI_SEG_MAGIC_ERR_INT_CLR_M  (SPI_SEG_MAGIC_ERR_INT_CLR_V << SPI_SEG_MAGIC_ERR_INT_CLR_S)
+#define SPI_SEG_MAGIC_ERR_INT_CLR_V  0x00000001U
+#define SPI_SEG_MAGIC_ERR_INT_CLR_S  14
+/** SPI_SLV_BUF_ADDR_ERR_INT_CLR : WT; bitpos: [15]; default: 0;
+ *  The clear bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
+ */
+#define SPI_SLV_BUF_ADDR_ERR_INT_CLR    (BIT(15))
+#define SPI_SLV_BUF_ADDR_ERR_INT_CLR_M  (SPI_SLV_BUF_ADDR_ERR_INT_CLR_V << SPI_SLV_BUF_ADDR_ERR_INT_CLR_S)
+#define SPI_SLV_BUF_ADDR_ERR_INT_CLR_V  0x00000001U
+#define SPI_SLV_BUF_ADDR_ERR_INT_CLR_S  15
+/** SPI_SLV_CMD_ERR_INT_CLR : WT; bitpos: [16]; default: 0;
+ *  The clear bit for SPI_SLV_CMD_ERR_INT interrupt.
+ */
+#define SPI_SLV_CMD_ERR_INT_CLR    (BIT(16))
+#define SPI_SLV_CMD_ERR_INT_CLR_M  (SPI_SLV_CMD_ERR_INT_CLR_V << SPI_SLV_CMD_ERR_INT_CLR_S)
+#define SPI_SLV_CMD_ERR_INT_CLR_V  0x00000001U
+#define SPI_SLV_CMD_ERR_INT_CLR_S  16
+/** SPI_MST_RX_AFIFO_WFULL_ERR_INT_CLR : WT; bitpos: [17]; default: 0;
+ *  The clear bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
+ */
+#define SPI_MST_RX_AFIFO_WFULL_ERR_INT_CLR    (BIT(17))
+#define SPI_MST_RX_AFIFO_WFULL_ERR_INT_CLR_M  (SPI_MST_RX_AFIFO_WFULL_ERR_INT_CLR_V << SPI_MST_RX_AFIFO_WFULL_ERR_INT_CLR_S)
+#define SPI_MST_RX_AFIFO_WFULL_ERR_INT_CLR_V  0x00000001U
+#define SPI_MST_RX_AFIFO_WFULL_ERR_INT_CLR_S  17
+/** SPI_MST_TX_AFIFO_REMPTY_ERR_INT_CLR : WT; bitpos: [18]; default: 0;
+ *  The clear bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
+ */
+#define SPI_MST_TX_AFIFO_REMPTY_ERR_INT_CLR    (BIT(18))
+#define SPI_MST_TX_AFIFO_REMPTY_ERR_INT_CLR_M  (SPI_MST_TX_AFIFO_REMPTY_ERR_INT_CLR_V << SPI_MST_TX_AFIFO_REMPTY_ERR_INT_CLR_S)
+#define SPI_MST_TX_AFIFO_REMPTY_ERR_INT_CLR_V  0x00000001U
+#define SPI_MST_TX_AFIFO_REMPTY_ERR_INT_CLR_S  18
+/** SPI_APP2_INT_CLR : WT; bitpos: [19]; default: 0;
+ *  The clear bit for SPI_APP2_INT interrupt.
+ */
+#define SPI_APP2_INT_CLR    (BIT(19))
+#define SPI_APP2_INT_CLR_M  (SPI_APP2_INT_CLR_V << SPI_APP2_INT_CLR_S)
+#define SPI_APP2_INT_CLR_V  0x00000001U
+#define SPI_APP2_INT_CLR_S  19
+/** SPI_APP1_INT_CLR : WT; bitpos: [20]; default: 0;
+ *  The clear bit for SPI_APP1_INT interrupt.
+ */
+#define SPI_APP1_INT_CLR    (BIT(20))
+#define SPI_APP1_INT_CLR_M  (SPI_APP1_INT_CLR_V << SPI_APP1_INT_CLR_S)
+#define SPI_APP1_INT_CLR_V  0x00000001U
+#define SPI_APP1_INT_CLR_S  20
+
+/** SPI_DMA_INT_RAW_REG register
+ *  SPI interrupt raw register
+ */
+#define SPI_DMA_INT_RAW_REG(i) (REG_SPI_BASE(i) + 0x3c)
+/** SPI_DMA_INFIFO_FULL_ERR_INT_RAW : R/WTC/SS; bitpos: [0]; default: 0;
+ *  1: The current data rate of DMA Rx is smaller than that of SPI, which will lose the
+ *  receive data.  0: Others.
+ */
+#define SPI_DMA_INFIFO_FULL_ERR_INT_RAW    (BIT(0))
+#define SPI_DMA_INFIFO_FULL_ERR_INT_RAW_M  (SPI_DMA_INFIFO_FULL_ERR_INT_RAW_V << SPI_DMA_INFIFO_FULL_ERR_INT_RAW_S)
+#define SPI_DMA_INFIFO_FULL_ERR_INT_RAW_V  0x00000001U
+#define SPI_DMA_INFIFO_FULL_ERR_INT_RAW_S  0
+/** SPI_DMA_OUTFIFO_EMPTY_ERR_INT_RAW : R/WTC/SS; bitpos: [1]; default: 0;
+ *  1: The current data rate of DMA TX is smaller than that of SPI. SPI will stop in
+ *  master mode and send out all 0 in slave mode.  0: Others.
+ */
+#define SPI_DMA_OUTFIFO_EMPTY_ERR_INT_RAW    (BIT(1))
+#define SPI_DMA_OUTFIFO_EMPTY_ERR_INT_RAW_M  (SPI_DMA_OUTFIFO_EMPTY_ERR_INT_RAW_V << SPI_DMA_OUTFIFO_EMPTY_ERR_INT_RAW_S)
+#define SPI_DMA_OUTFIFO_EMPTY_ERR_INT_RAW_V  0x00000001U
+#define SPI_DMA_OUTFIFO_EMPTY_ERR_INT_RAW_S  1
+/** SPI_SLV_EX_QPI_INT_RAW : R/WTC/SS; bitpos: [2]; default: 0;
+ *  The raw bit for SPI slave Ex_QPI interrupt. 1: SPI slave mode Ex_QPI transmission
+ *  is ended. 0: Others.
+ */
+#define SPI_SLV_EX_QPI_INT_RAW    (BIT(2))
+#define SPI_SLV_EX_QPI_INT_RAW_M  (SPI_SLV_EX_QPI_INT_RAW_V << SPI_SLV_EX_QPI_INT_RAW_S)
+#define SPI_SLV_EX_QPI_INT_RAW_V  0x00000001U
+#define SPI_SLV_EX_QPI_INT_RAW_S  2
+/** SPI_SLV_EN_QPI_INT_RAW : R/WTC/SS; bitpos: [3]; default: 0;
+ *  The raw bit for SPI slave En_QPI interrupt. 1: SPI slave mode En_QPI transmission
+ *  is ended. 0: Others.
+ */
+#define SPI_SLV_EN_QPI_INT_RAW    (BIT(3))
+#define SPI_SLV_EN_QPI_INT_RAW_M  (SPI_SLV_EN_QPI_INT_RAW_V << SPI_SLV_EN_QPI_INT_RAW_S)
+#define SPI_SLV_EN_QPI_INT_RAW_V  0x00000001U
+#define SPI_SLV_EN_QPI_INT_RAW_S  3
+/** SPI_SLV_CMD7_INT_RAW : R/WTC/SS; bitpos: [4]; default: 0;
+ *  The raw bit for SPI slave CMD7 interrupt. 1: SPI slave mode CMD7 transmission is
+ *  ended. 0: Others.
+ */
+#define SPI_SLV_CMD7_INT_RAW    (BIT(4))
+#define SPI_SLV_CMD7_INT_RAW_M  (SPI_SLV_CMD7_INT_RAW_V << SPI_SLV_CMD7_INT_RAW_S)
+#define SPI_SLV_CMD7_INT_RAW_V  0x00000001U
+#define SPI_SLV_CMD7_INT_RAW_S  4
+/** SPI_SLV_CMD8_INT_RAW : R/WTC/SS; bitpos: [5]; default: 0;
+ *  The raw bit for SPI slave CMD8 interrupt. 1: SPI slave mode CMD8 transmission is
+ *  ended. 0: Others.
+ */
+#define SPI_SLV_CMD8_INT_RAW    (BIT(5))
+#define SPI_SLV_CMD8_INT_RAW_M  (SPI_SLV_CMD8_INT_RAW_V << SPI_SLV_CMD8_INT_RAW_S)
+#define SPI_SLV_CMD8_INT_RAW_V  0x00000001U
+#define SPI_SLV_CMD8_INT_RAW_S  5
+/** SPI_SLV_CMD9_INT_RAW : R/WTC/SS; bitpos: [6]; default: 0;
+ *  The raw bit for SPI slave CMD9 interrupt. 1: SPI slave mode CMD9 transmission is
+ *  ended. 0: Others.
+ */
+#define SPI_SLV_CMD9_INT_RAW    (BIT(6))
+#define SPI_SLV_CMD9_INT_RAW_M  (SPI_SLV_CMD9_INT_RAW_V << SPI_SLV_CMD9_INT_RAW_S)
+#define SPI_SLV_CMD9_INT_RAW_V  0x00000001U
+#define SPI_SLV_CMD9_INT_RAW_S  6
+/** SPI_SLV_CMDA_INT_RAW : R/WTC/SS; bitpos: [7]; default: 0;
+ *  The raw bit for SPI slave CMDA interrupt. 1: SPI slave mode CMDA transmission is
+ *  ended. 0: Others.
+ */
+#define SPI_SLV_CMDA_INT_RAW    (BIT(7))
+#define SPI_SLV_CMDA_INT_RAW_M  (SPI_SLV_CMDA_INT_RAW_V << SPI_SLV_CMDA_INT_RAW_S)
+#define SPI_SLV_CMDA_INT_RAW_V  0x00000001U
+#define SPI_SLV_CMDA_INT_RAW_S  7
+/** SPI_SLV_RD_DMA_DONE_INT_RAW : R/WTC/SS; bitpos: [8]; default: 0;
+ *  The raw bit for SPI_SLV_RD_DMA_DONE_INT interrupt. 1: SPI slave mode Rd_DMA
+ *  transmission is ended. 0: Others.
+ */
+#define SPI_SLV_RD_DMA_DONE_INT_RAW    (BIT(8))
+#define SPI_SLV_RD_DMA_DONE_INT_RAW_M  (SPI_SLV_RD_DMA_DONE_INT_RAW_V << SPI_SLV_RD_DMA_DONE_INT_RAW_S)
+#define SPI_SLV_RD_DMA_DONE_INT_RAW_V  0x00000001U
+#define SPI_SLV_RD_DMA_DONE_INT_RAW_S  8
+/** SPI_SLV_WR_DMA_DONE_INT_RAW : R/WTC/SS; bitpos: [9]; default: 0;
+ *  The raw bit for SPI_SLV_WR_DMA_DONE_INT interrupt. 1: SPI slave mode Wr_DMA
+ *  transmission is ended. 0: Others.
+ */
+#define SPI_SLV_WR_DMA_DONE_INT_RAW    (BIT(9))
+#define SPI_SLV_WR_DMA_DONE_INT_RAW_M  (SPI_SLV_WR_DMA_DONE_INT_RAW_V << SPI_SLV_WR_DMA_DONE_INT_RAW_S)
+#define SPI_SLV_WR_DMA_DONE_INT_RAW_V  0x00000001U
+#define SPI_SLV_WR_DMA_DONE_INT_RAW_S  9
+/** SPI_SLV_RD_BUF_DONE_INT_RAW : R/WTC/SS; bitpos: [10]; default: 0;
+ *  The raw bit for SPI_SLV_RD_BUF_DONE_INT interrupt. 1: SPI slave mode Rd_BUF
+ *  transmission is ended. 0: Others.
+ */
+#define SPI_SLV_RD_BUF_DONE_INT_RAW    (BIT(10))
+#define SPI_SLV_RD_BUF_DONE_INT_RAW_M  (SPI_SLV_RD_BUF_DONE_INT_RAW_V << SPI_SLV_RD_BUF_DONE_INT_RAW_S)
+#define SPI_SLV_RD_BUF_DONE_INT_RAW_V  0x00000001U
+#define SPI_SLV_RD_BUF_DONE_INT_RAW_S  10
+/** SPI_SLV_WR_BUF_DONE_INT_RAW : R/WTC/SS; bitpos: [11]; default: 0;
+ *  The raw bit for SPI_SLV_WR_BUF_DONE_INT interrupt. 1: SPI slave mode Wr_BUF
+ *  transmission is ended. 0: Others.
+ */
+#define SPI_SLV_WR_BUF_DONE_INT_RAW    (BIT(11))
+#define SPI_SLV_WR_BUF_DONE_INT_RAW_M  (SPI_SLV_WR_BUF_DONE_INT_RAW_V << SPI_SLV_WR_BUF_DONE_INT_RAW_S)
+#define SPI_SLV_WR_BUF_DONE_INT_RAW_V  0x00000001U
+#define SPI_SLV_WR_BUF_DONE_INT_RAW_S  11
+/** SPI_TRANS_DONE_INT_RAW : R/WTC/SS; bitpos: [12]; default: 0;
+ *  The raw bit for SPI_TRANS_DONE_INT interrupt. 1: SPI master mode transmission is
+ *  ended. 0: others.
+ */
+#define SPI_TRANS_DONE_INT_RAW    (BIT(12))
+#define SPI_TRANS_DONE_INT_RAW_M  (SPI_TRANS_DONE_INT_RAW_V << SPI_TRANS_DONE_INT_RAW_S)
+#define SPI_TRANS_DONE_INT_RAW_V  0x00000001U
+#define SPI_TRANS_DONE_INT_RAW_S  12
+/** SPI_DMA_SEG_TRANS_DONE_INT_RAW : R/WTC/SS; bitpos: [13]; default: 0;
+ *  The raw bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt. 1:  spi master DMA
+ *  full-duplex/half-duplex seg-conf-trans ends or slave half-duplex seg-trans ends.
+ *  And data has been pushed to corresponding memory.  0:  seg-conf-trans or seg-trans
+ *  is not ended or not occurred.
+ */
+#define SPI_DMA_SEG_TRANS_DONE_INT_RAW    (BIT(13))
+#define SPI_DMA_SEG_TRANS_DONE_INT_RAW_M  (SPI_DMA_SEG_TRANS_DONE_INT_RAW_V << SPI_DMA_SEG_TRANS_DONE_INT_RAW_S)
+#define SPI_DMA_SEG_TRANS_DONE_INT_RAW_V  0x00000001U
+#define SPI_DMA_SEG_TRANS_DONE_INT_RAW_S  13
+/** SPI_SEG_MAGIC_ERR_INT_RAW : R/WTC/SS; bitpos: [14]; default: 0;
+ *  The raw bit for SPI_SEG_MAGIC_ERR_INT interrupt. 1: The magic value in CONF buffer
+ *  is error in the DMA seg-conf-trans. 0: others.
+ */
+#define SPI_SEG_MAGIC_ERR_INT_RAW    (BIT(14))
+#define SPI_SEG_MAGIC_ERR_INT_RAW_M  (SPI_SEG_MAGIC_ERR_INT_RAW_V << SPI_SEG_MAGIC_ERR_INT_RAW_S)
+#define SPI_SEG_MAGIC_ERR_INT_RAW_V  0x00000001U
+#define SPI_SEG_MAGIC_ERR_INT_RAW_S  14
+/** SPI_SLV_BUF_ADDR_ERR_INT_RAW : R/WTC/SS; bitpos: [15]; default: 0;
+ *  The raw bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt. 1: The accessing data address
+ *  of the current SPI slave mode CPU controlled FD, Wr_BUF or Rd_BUF transmission is
+ *  bigger than 63. 0: Others.
+ */
+#define SPI_SLV_BUF_ADDR_ERR_INT_RAW    (BIT(15))
+#define SPI_SLV_BUF_ADDR_ERR_INT_RAW_M  (SPI_SLV_BUF_ADDR_ERR_INT_RAW_V << SPI_SLV_BUF_ADDR_ERR_INT_RAW_S)
+#define SPI_SLV_BUF_ADDR_ERR_INT_RAW_V  0x00000001U
+#define SPI_SLV_BUF_ADDR_ERR_INT_RAW_S  15
+/** SPI_SLV_CMD_ERR_INT_RAW : R/WTC/SS; bitpos: [16]; default: 0;
+ *  The raw bit for SPI_SLV_CMD_ERR_INT interrupt. 1: The slave command value in the
+ *  current SPI slave HD mode transmission is not supported. 0: Others.
+ */
+#define SPI_SLV_CMD_ERR_INT_RAW    (BIT(16))
+#define SPI_SLV_CMD_ERR_INT_RAW_M  (SPI_SLV_CMD_ERR_INT_RAW_V << SPI_SLV_CMD_ERR_INT_RAW_S)
+#define SPI_SLV_CMD_ERR_INT_RAW_V  0x00000001U
+#define SPI_SLV_CMD_ERR_INT_RAW_S  16
+/** SPI_MST_RX_AFIFO_WFULL_ERR_INT_RAW : R/WTC/SS; bitpos: [17]; default: 0;
+ *  The raw bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt. 1: There is a RX AFIFO
+ *  write-full error when SPI inputs data in master mode. 0: Others.
+ */
+#define SPI_MST_RX_AFIFO_WFULL_ERR_INT_RAW    (BIT(17))
+#define SPI_MST_RX_AFIFO_WFULL_ERR_INT_RAW_M  (SPI_MST_RX_AFIFO_WFULL_ERR_INT_RAW_V << SPI_MST_RX_AFIFO_WFULL_ERR_INT_RAW_S)
+#define SPI_MST_RX_AFIFO_WFULL_ERR_INT_RAW_V  0x00000001U
+#define SPI_MST_RX_AFIFO_WFULL_ERR_INT_RAW_S  17
+/** SPI_MST_TX_AFIFO_REMPTY_ERR_INT_RAW : R/WTC/SS; bitpos: [18]; default: 0;
+ *  The raw bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt. 1: There is a TX BUF
+ *  AFIFO read-empty error when SPI outputs data in master mode. 0: Others.
+ */
+#define SPI_MST_TX_AFIFO_REMPTY_ERR_INT_RAW    (BIT(18))
+#define SPI_MST_TX_AFIFO_REMPTY_ERR_INT_RAW_M  (SPI_MST_TX_AFIFO_REMPTY_ERR_INT_RAW_V << SPI_MST_TX_AFIFO_REMPTY_ERR_INT_RAW_S)
+#define SPI_MST_TX_AFIFO_REMPTY_ERR_INT_RAW_V  0x00000001U
+#define SPI_MST_TX_AFIFO_REMPTY_ERR_INT_RAW_S  18
+/** SPI_APP2_INT_RAW : R/WTC/SS; bitpos: [19]; default: 0;
+ *  The raw bit for SPI_APP2_INT interrupt. The value is only controlled by software.
+ */
+#define SPI_APP2_INT_RAW    (BIT(19))
+#define SPI_APP2_INT_RAW_M  (SPI_APP2_INT_RAW_V << SPI_APP2_INT_RAW_S)
+#define SPI_APP2_INT_RAW_V  0x00000001U
+#define SPI_APP2_INT_RAW_S  19
+/** SPI_APP1_INT_RAW : R/WTC/SS; bitpos: [20]; default: 0;
+ *  The raw bit for SPI_APP1_INT interrupt. The value is only controlled by software.
+ */
+#define SPI_APP1_INT_RAW    (BIT(20))
+#define SPI_APP1_INT_RAW_M  (SPI_APP1_INT_RAW_V << SPI_APP1_INT_RAW_S)
+#define SPI_APP1_INT_RAW_V  0x00000001U
+#define SPI_APP1_INT_RAW_S  20
+
+/** SPI_DMA_INT_ST_REG register
+ *  SPI interrupt status register
+ */
+#define SPI_DMA_INT_ST_REG(i) (REG_SPI_BASE(i) + 0x40)
+/** SPI_DMA_INFIFO_FULL_ERR_INT_ST : RO; bitpos: [0]; default: 0;
+ *  The status bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
+ */
+#define SPI_DMA_INFIFO_FULL_ERR_INT_ST    (BIT(0))
+#define SPI_DMA_INFIFO_FULL_ERR_INT_ST_M  (SPI_DMA_INFIFO_FULL_ERR_INT_ST_V << SPI_DMA_INFIFO_FULL_ERR_INT_ST_S)
+#define SPI_DMA_INFIFO_FULL_ERR_INT_ST_V  0x00000001U
+#define SPI_DMA_INFIFO_FULL_ERR_INT_ST_S  0
+/** SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ST : RO; bitpos: [1]; default: 0;
+ *  The status bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
+ */
+#define SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ST    (BIT(1))
+#define SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ST_M  (SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ST_V << SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ST_S)
+#define SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ST_V  0x00000001U
+#define SPI_DMA_OUTFIFO_EMPTY_ERR_INT_ST_S  1
+/** SPI_SLV_EX_QPI_INT_ST : RO; bitpos: [2]; default: 0;
+ *  The status bit for SPI slave Ex_QPI interrupt.
+ */
+#define SPI_SLV_EX_QPI_INT_ST    (BIT(2))
+#define SPI_SLV_EX_QPI_INT_ST_M  (SPI_SLV_EX_QPI_INT_ST_V << SPI_SLV_EX_QPI_INT_ST_S)
+#define SPI_SLV_EX_QPI_INT_ST_V  0x00000001U
+#define SPI_SLV_EX_QPI_INT_ST_S  2
+/** SPI_SLV_EN_QPI_INT_ST : RO; bitpos: [3]; default: 0;
+ *  The status bit for SPI slave En_QPI interrupt.
+ */
+#define SPI_SLV_EN_QPI_INT_ST    (BIT(3))
+#define SPI_SLV_EN_QPI_INT_ST_M  (SPI_SLV_EN_QPI_INT_ST_V << SPI_SLV_EN_QPI_INT_ST_S)
+#define SPI_SLV_EN_QPI_INT_ST_V  0x00000001U
+#define SPI_SLV_EN_QPI_INT_ST_S  3
+/** SPI_SLV_CMD7_INT_ST : RO; bitpos: [4]; default: 0;
+ *  The status bit for SPI slave CMD7 interrupt.
+ */
+#define SPI_SLV_CMD7_INT_ST    (BIT(4))
+#define SPI_SLV_CMD7_INT_ST_M  (SPI_SLV_CMD7_INT_ST_V << SPI_SLV_CMD7_INT_ST_S)
+#define SPI_SLV_CMD7_INT_ST_V  0x00000001U
+#define SPI_SLV_CMD7_INT_ST_S  4
+/** SPI_SLV_CMD8_INT_ST : RO; bitpos: [5]; default: 0;
+ *  The status bit for SPI slave CMD8 interrupt.
+ */
+#define SPI_SLV_CMD8_INT_ST    (BIT(5))
+#define SPI_SLV_CMD8_INT_ST_M  (SPI_SLV_CMD8_INT_ST_V << SPI_SLV_CMD8_INT_ST_S)
+#define SPI_SLV_CMD8_INT_ST_V  0x00000001U
+#define SPI_SLV_CMD8_INT_ST_S  5
+/** SPI_SLV_CMD9_INT_ST : RO; bitpos: [6]; default: 0;
+ *  The status bit for SPI slave CMD9 interrupt.
+ */
+#define SPI_SLV_CMD9_INT_ST    (BIT(6))
+#define SPI_SLV_CMD9_INT_ST_M  (SPI_SLV_CMD9_INT_ST_V << SPI_SLV_CMD9_INT_ST_S)
+#define SPI_SLV_CMD9_INT_ST_V  0x00000001U
+#define SPI_SLV_CMD9_INT_ST_S  6
+/** SPI_SLV_CMDA_INT_ST : RO; bitpos: [7]; default: 0;
+ *  The status bit for SPI slave CMDA interrupt.
+ */
+#define SPI_SLV_CMDA_INT_ST    (BIT(7))
+#define SPI_SLV_CMDA_INT_ST_M  (SPI_SLV_CMDA_INT_ST_V << SPI_SLV_CMDA_INT_ST_S)
+#define SPI_SLV_CMDA_INT_ST_V  0x00000001U
+#define SPI_SLV_CMDA_INT_ST_S  7
+/** SPI_SLV_RD_DMA_DONE_INT_ST : RO; bitpos: [8]; default: 0;
+ *  The status bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
+ */
+#define SPI_SLV_RD_DMA_DONE_INT_ST    (BIT(8))
+#define SPI_SLV_RD_DMA_DONE_INT_ST_M  (SPI_SLV_RD_DMA_DONE_INT_ST_V << SPI_SLV_RD_DMA_DONE_INT_ST_S)
+#define SPI_SLV_RD_DMA_DONE_INT_ST_V  0x00000001U
+#define SPI_SLV_RD_DMA_DONE_INT_ST_S  8
+/** SPI_SLV_WR_DMA_DONE_INT_ST : RO; bitpos: [9]; default: 0;
+ *  The status bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
+ */
+#define SPI_SLV_WR_DMA_DONE_INT_ST    (BIT(9))
+#define SPI_SLV_WR_DMA_DONE_INT_ST_M  (SPI_SLV_WR_DMA_DONE_INT_ST_V << SPI_SLV_WR_DMA_DONE_INT_ST_S)
+#define SPI_SLV_WR_DMA_DONE_INT_ST_V  0x00000001U
+#define SPI_SLV_WR_DMA_DONE_INT_ST_S  9
+/** SPI_SLV_RD_BUF_DONE_INT_ST : RO; bitpos: [10]; default: 0;
+ *  The status bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
+ */
+#define SPI_SLV_RD_BUF_DONE_INT_ST    (BIT(10))
+#define SPI_SLV_RD_BUF_DONE_INT_ST_M  (SPI_SLV_RD_BUF_DONE_INT_ST_V << SPI_SLV_RD_BUF_DONE_INT_ST_S)
+#define SPI_SLV_RD_BUF_DONE_INT_ST_V  0x00000001U
+#define SPI_SLV_RD_BUF_DONE_INT_ST_S  10
+/** SPI_SLV_WR_BUF_DONE_INT_ST : RO; bitpos: [11]; default: 0;
+ *  The status bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
+ */
+#define SPI_SLV_WR_BUF_DONE_INT_ST    (BIT(11))
+#define SPI_SLV_WR_BUF_DONE_INT_ST_M  (SPI_SLV_WR_BUF_DONE_INT_ST_V << SPI_SLV_WR_BUF_DONE_INT_ST_S)
+#define SPI_SLV_WR_BUF_DONE_INT_ST_V  0x00000001U
+#define SPI_SLV_WR_BUF_DONE_INT_ST_S  11
+/** SPI_TRANS_DONE_INT_ST : RO; bitpos: [12]; default: 0;
+ *  The status bit for SPI_TRANS_DONE_INT interrupt.
+ */
+#define SPI_TRANS_DONE_INT_ST    (BIT(12))
+#define SPI_TRANS_DONE_INT_ST_M  (SPI_TRANS_DONE_INT_ST_V << SPI_TRANS_DONE_INT_ST_S)
+#define SPI_TRANS_DONE_INT_ST_V  0x00000001U
+#define SPI_TRANS_DONE_INT_ST_S  12
+/** SPI_DMA_SEG_TRANS_DONE_INT_ST : RO; bitpos: [13]; default: 0;
+ *  The status bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
+ */
+#define SPI_DMA_SEG_TRANS_DONE_INT_ST    (BIT(13))
+#define SPI_DMA_SEG_TRANS_DONE_INT_ST_M  (SPI_DMA_SEG_TRANS_DONE_INT_ST_V << SPI_DMA_SEG_TRANS_DONE_INT_ST_S)
+#define SPI_DMA_SEG_TRANS_DONE_INT_ST_V  0x00000001U
+#define SPI_DMA_SEG_TRANS_DONE_INT_ST_S  13
+/** SPI_SEG_MAGIC_ERR_INT_ST : RO; bitpos: [14]; default: 0;
+ *  The status bit for SPI_SEG_MAGIC_ERR_INT interrupt.
+ */
+#define SPI_SEG_MAGIC_ERR_INT_ST    (BIT(14))
+#define SPI_SEG_MAGIC_ERR_INT_ST_M  (SPI_SEG_MAGIC_ERR_INT_ST_V << SPI_SEG_MAGIC_ERR_INT_ST_S)
+#define SPI_SEG_MAGIC_ERR_INT_ST_V  0x00000001U
+#define SPI_SEG_MAGIC_ERR_INT_ST_S  14
+/** SPI_SLV_BUF_ADDR_ERR_INT_ST : RO; bitpos: [15]; default: 0;
+ *  The status bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
+ */
+#define SPI_SLV_BUF_ADDR_ERR_INT_ST    (BIT(15))
+#define SPI_SLV_BUF_ADDR_ERR_INT_ST_M  (SPI_SLV_BUF_ADDR_ERR_INT_ST_V << SPI_SLV_BUF_ADDR_ERR_INT_ST_S)
+#define SPI_SLV_BUF_ADDR_ERR_INT_ST_V  0x00000001U
+#define SPI_SLV_BUF_ADDR_ERR_INT_ST_S  15
+/** SPI_SLV_CMD_ERR_INT_ST : RO; bitpos: [16]; default: 0;
+ *  The status bit for SPI_SLV_CMD_ERR_INT interrupt.
+ */
+#define SPI_SLV_CMD_ERR_INT_ST    (BIT(16))
+#define SPI_SLV_CMD_ERR_INT_ST_M  (SPI_SLV_CMD_ERR_INT_ST_V << SPI_SLV_CMD_ERR_INT_ST_S)
+#define SPI_SLV_CMD_ERR_INT_ST_V  0x00000001U
+#define SPI_SLV_CMD_ERR_INT_ST_S  16
+/** SPI_MST_RX_AFIFO_WFULL_ERR_INT_ST : RO; bitpos: [17]; default: 0;
+ *  The status bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
+ */
+#define SPI_MST_RX_AFIFO_WFULL_ERR_INT_ST    (BIT(17))
+#define SPI_MST_RX_AFIFO_WFULL_ERR_INT_ST_M  (SPI_MST_RX_AFIFO_WFULL_ERR_INT_ST_V << SPI_MST_RX_AFIFO_WFULL_ERR_INT_ST_S)
+#define SPI_MST_RX_AFIFO_WFULL_ERR_INT_ST_V  0x00000001U
+#define SPI_MST_RX_AFIFO_WFULL_ERR_INT_ST_S  17
+/** SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ST : RO; bitpos: [18]; default: 0;
+ *  The status bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
+ */
+#define SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ST    (BIT(18))
+#define SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ST_M  (SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ST_V << SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ST_S)
+#define SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ST_V  0x00000001U
+#define SPI_MST_TX_AFIFO_REMPTY_ERR_INT_ST_S  18
+/** SPI_APP2_INT_ST : RO; bitpos: [19]; default: 0;
+ *  The status bit for SPI_APP2_INT interrupt.
+ */
+#define SPI_APP2_INT_ST    (BIT(19))
+#define SPI_APP2_INT_ST_M  (SPI_APP2_INT_ST_V << SPI_APP2_INT_ST_S)
+#define SPI_APP2_INT_ST_V  0x00000001U
+#define SPI_APP2_INT_ST_S  19
+/** SPI_APP1_INT_ST : RO; bitpos: [20]; default: 0;
+ *  The status bit for SPI_APP1_INT interrupt.
+ */
+#define SPI_APP1_INT_ST    (BIT(20))
+#define SPI_APP1_INT_ST_M  (SPI_APP1_INT_ST_V << SPI_APP1_INT_ST_S)
+#define SPI_APP1_INT_ST_V  0x00000001U
+#define SPI_APP1_INT_ST_S  20
+
+/** SPI_DMA_INT_SET_REG register
+ *  SPI interrupt software set register
+ */
+#define SPI_DMA_INT_SET_REG(i) (REG_SPI_BASE(i) + 0x44)
+/** SPI_DMA_INFIFO_FULL_ERR_INT_SET : WT; bitpos: [0]; default: 0;
+ *  The software set bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
+ */
+#define SPI_DMA_INFIFO_FULL_ERR_INT_SET    (BIT(0))
+#define SPI_DMA_INFIFO_FULL_ERR_INT_SET_M  (SPI_DMA_INFIFO_FULL_ERR_INT_SET_V << SPI_DMA_INFIFO_FULL_ERR_INT_SET_S)
+#define SPI_DMA_INFIFO_FULL_ERR_INT_SET_V  0x00000001U
+#define SPI_DMA_INFIFO_FULL_ERR_INT_SET_S  0
+/** SPI_DMA_OUTFIFO_EMPTY_ERR_INT_SET : WT; bitpos: [1]; default: 0;
+ *  The software set bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
+ */
+#define SPI_DMA_OUTFIFO_EMPTY_ERR_INT_SET    (BIT(1))
+#define SPI_DMA_OUTFIFO_EMPTY_ERR_INT_SET_M  (SPI_DMA_OUTFIFO_EMPTY_ERR_INT_SET_V << SPI_DMA_OUTFIFO_EMPTY_ERR_INT_SET_S)
+#define SPI_DMA_OUTFIFO_EMPTY_ERR_INT_SET_V  0x00000001U
+#define SPI_DMA_OUTFIFO_EMPTY_ERR_INT_SET_S  1
+/** SPI_SLV_EX_QPI_INT_SET : WT; bitpos: [2]; default: 0;
+ *  The software set bit for SPI slave Ex_QPI interrupt.
+ */
+#define SPI_SLV_EX_QPI_INT_SET    (BIT(2))
+#define SPI_SLV_EX_QPI_INT_SET_M  (SPI_SLV_EX_QPI_INT_SET_V << SPI_SLV_EX_QPI_INT_SET_S)
+#define SPI_SLV_EX_QPI_INT_SET_V  0x00000001U
+#define SPI_SLV_EX_QPI_INT_SET_S  2
+/** SPI_SLV_EN_QPI_INT_SET : WT; bitpos: [3]; default: 0;
+ *  The software set bit for SPI slave En_QPI interrupt.
+ */
+#define SPI_SLV_EN_QPI_INT_SET    (BIT(3))
+#define SPI_SLV_EN_QPI_INT_SET_M  (SPI_SLV_EN_QPI_INT_SET_V << SPI_SLV_EN_QPI_INT_SET_S)
+#define SPI_SLV_EN_QPI_INT_SET_V  0x00000001U
+#define SPI_SLV_EN_QPI_INT_SET_S  3
+/** SPI_SLV_CMD7_INT_SET : WT; bitpos: [4]; default: 0;
+ *  The software set bit for SPI slave CMD7 interrupt.
+ */
+#define SPI_SLV_CMD7_INT_SET    (BIT(4))
+#define SPI_SLV_CMD7_INT_SET_M  (SPI_SLV_CMD7_INT_SET_V << SPI_SLV_CMD7_INT_SET_S)
+#define SPI_SLV_CMD7_INT_SET_V  0x00000001U
+#define SPI_SLV_CMD7_INT_SET_S  4
+/** SPI_SLV_CMD8_INT_SET : WT; bitpos: [5]; default: 0;
+ *  The software set bit for SPI slave CMD8 interrupt.
+ */
+#define SPI_SLV_CMD8_INT_SET    (BIT(5))
+#define SPI_SLV_CMD8_INT_SET_M  (SPI_SLV_CMD8_INT_SET_V << SPI_SLV_CMD8_INT_SET_S)
+#define SPI_SLV_CMD8_INT_SET_V  0x00000001U
+#define SPI_SLV_CMD8_INT_SET_S  5
+/** SPI_SLV_CMD9_INT_SET : WT; bitpos: [6]; default: 0;
+ *  The software set bit for SPI slave CMD9 interrupt.
+ */
+#define SPI_SLV_CMD9_INT_SET    (BIT(6))
+#define SPI_SLV_CMD9_INT_SET_M  (SPI_SLV_CMD9_INT_SET_V << SPI_SLV_CMD9_INT_SET_S)
+#define SPI_SLV_CMD9_INT_SET_V  0x00000001U
+#define SPI_SLV_CMD9_INT_SET_S  6
+/** SPI_SLV_CMDA_INT_SET : WT; bitpos: [7]; default: 0;
+ *  The software set bit for SPI slave CMDA interrupt.
+ */
+#define SPI_SLV_CMDA_INT_SET    (BIT(7))
+#define SPI_SLV_CMDA_INT_SET_M  (SPI_SLV_CMDA_INT_SET_V << SPI_SLV_CMDA_INT_SET_S)
+#define SPI_SLV_CMDA_INT_SET_V  0x00000001U
+#define SPI_SLV_CMDA_INT_SET_S  7
+/** SPI_SLV_RD_DMA_DONE_INT_SET : WT; bitpos: [8]; default: 0;
+ *  The software set bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
+ */
+#define SPI_SLV_RD_DMA_DONE_INT_SET    (BIT(8))
+#define SPI_SLV_RD_DMA_DONE_INT_SET_M  (SPI_SLV_RD_DMA_DONE_INT_SET_V << SPI_SLV_RD_DMA_DONE_INT_SET_S)
+#define SPI_SLV_RD_DMA_DONE_INT_SET_V  0x00000001U
+#define SPI_SLV_RD_DMA_DONE_INT_SET_S  8
+/** SPI_SLV_WR_DMA_DONE_INT_SET : WT; bitpos: [9]; default: 0;
+ *  The software set bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
+ */
+#define SPI_SLV_WR_DMA_DONE_INT_SET    (BIT(9))
+#define SPI_SLV_WR_DMA_DONE_INT_SET_M  (SPI_SLV_WR_DMA_DONE_INT_SET_V << SPI_SLV_WR_DMA_DONE_INT_SET_S)
+#define SPI_SLV_WR_DMA_DONE_INT_SET_V  0x00000001U
+#define SPI_SLV_WR_DMA_DONE_INT_SET_S  9
+/** SPI_SLV_RD_BUF_DONE_INT_SET : WT; bitpos: [10]; default: 0;
+ *  The software set bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
+ */
+#define SPI_SLV_RD_BUF_DONE_INT_SET    (BIT(10))
+#define SPI_SLV_RD_BUF_DONE_INT_SET_M  (SPI_SLV_RD_BUF_DONE_INT_SET_V << SPI_SLV_RD_BUF_DONE_INT_SET_S)
+#define SPI_SLV_RD_BUF_DONE_INT_SET_V  0x00000001U
+#define SPI_SLV_RD_BUF_DONE_INT_SET_S  10
+/** SPI_SLV_WR_BUF_DONE_INT_SET : WT; bitpos: [11]; default: 0;
+ *  The software set bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
+ */
+#define SPI_SLV_WR_BUF_DONE_INT_SET    (BIT(11))
+#define SPI_SLV_WR_BUF_DONE_INT_SET_M  (SPI_SLV_WR_BUF_DONE_INT_SET_V << SPI_SLV_WR_BUF_DONE_INT_SET_S)
+#define SPI_SLV_WR_BUF_DONE_INT_SET_V  0x00000001U
+#define SPI_SLV_WR_BUF_DONE_INT_SET_S  11
+/** SPI_TRANS_DONE_INT_SET : WT; bitpos: [12]; default: 0;
+ *  The software set bit for SPI_TRANS_DONE_INT interrupt.
+ */
+#define SPI_TRANS_DONE_INT_SET    (BIT(12))
+#define SPI_TRANS_DONE_INT_SET_M  (SPI_TRANS_DONE_INT_SET_V << SPI_TRANS_DONE_INT_SET_S)
+#define SPI_TRANS_DONE_INT_SET_V  0x00000001U
+#define SPI_TRANS_DONE_INT_SET_S  12
+/** SPI_DMA_SEG_TRANS_DONE_INT_SET : WT; bitpos: [13]; default: 0;
+ *  The software set bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
+ */
+#define SPI_DMA_SEG_TRANS_DONE_INT_SET    (BIT(13))
+#define SPI_DMA_SEG_TRANS_DONE_INT_SET_M  (SPI_DMA_SEG_TRANS_DONE_INT_SET_V << SPI_DMA_SEG_TRANS_DONE_INT_SET_S)
+#define SPI_DMA_SEG_TRANS_DONE_INT_SET_V  0x00000001U
+#define SPI_DMA_SEG_TRANS_DONE_INT_SET_S  13
+/** SPI_SEG_MAGIC_ERR_INT_SET : WT; bitpos: [14]; default: 0;
+ *  The software set bit for SPI_SEG_MAGIC_ERR_INT interrupt.
+ */
+#define SPI_SEG_MAGIC_ERR_INT_SET    (BIT(14))
+#define SPI_SEG_MAGIC_ERR_INT_SET_M  (SPI_SEG_MAGIC_ERR_INT_SET_V << SPI_SEG_MAGIC_ERR_INT_SET_S)
+#define SPI_SEG_MAGIC_ERR_INT_SET_V  0x00000001U
+#define SPI_SEG_MAGIC_ERR_INT_SET_S  14
+/** SPI_SLV_BUF_ADDR_ERR_INT_SET : WT; bitpos: [15]; default: 0;
+ *  The software set bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
+ */
+#define SPI_SLV_BUF_ADDR_ERR_INT_SET    (BIT(15))
+#define SPI_SLV_BUF_ADDR_ERR_INT_SET_M  (SPI_SLV_BUF_ADDR_ERR_INT_SET_V << SPI_SLV_BUF_ADDR_ERR_INT_SET_S)
+#define SPI_SLV_BUF_ADDR_ERR_INT_SET_V  0x00000001U
+#define SPI_SLV_BUF_ADDR_ERR_INT_SET_S  15
+/** SPI_SLV_CMD_ERR_INT_SET : WT; bitpos: [16]; default: 0;
+ *  The software set bit for SPI_SLV_CMD_ERR_INT interrupt.
+ */
+#define SPI_SLV_CMD_ERR_INT_SET    (BIT(16))
+#define SPI_SLV_CMD_ERR_INT_SET_M  (SPI_SLV_CMD_ERR_INT_SET_V << SPI_SLV_CMD_ERR_INT_SET_S)
+#define SPI_SLV_CMD_ERR_INT_SET_V  0x00000001U
+#define SPI_SLV_CMD_ERR_INT_SET_S  16
+/** SPI_MST_RX_AFIFO_WFULL_ERR_INT_SET : WT; bitpos: [17]; default: 0;
+ *  The software set bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
+ */
+#define SPI_MST_RX_AFIFO_WFULL_ERR_INT_SET    (BIT(17))
+#define SPI_MST_RX_AFIFO_WFULL_ERR_INT_SET_M  (SPI_MST_RX_AFIFO_WFULL_ERR_INT_SET_V << SPI_MST_RX_AFIFO_WFULL_ERR_INT_SET_S)
+#define SPI_MST_RX_AFIFO_WFULL_ERR_INT_SET_V  0x00000001U
+#define SPI_MST_RX_AFIFO_WFULL_ERR_INT_SET_S  17
+/** SPI_MST_TX_AFIFO_REMPTY_ERR_INT_SET : WT; bitpos: [18]; default: 0;
+ *  The software set bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
+ */
+#define SPI_MST_TX_AFIFO_REMPTY_ERR_INT_SET    (BIT(18))
+#define SPI_MST_TX_AFIFO_REMPTY_ERR_INT_SET_M  (SPI_MST_TX_AFIFO_REMPTY_ERR_INT_SET_V << SPI_MST_TX_AFIFO_REMPTY_ERR_INT_SET_S)
+#define SPI_MST_TX_AFIFO_REMPTY_ERR_INT_SET_V  0x00000001U
+#define SPI_MST_TX_AFIFO_REMPTY_ERR_INT_SET_S  18
+/** SPI_APP2_INT_SET : WT; bitpos: [19]; default: 0;
+ *  The software set bit for SPI_APP2_INT interrupt.
+ */
+#define SPI_APP2_INT_SET    (BIT(19))
+#define SPI_APP2_INT_SET_M  (SPI_APP2_INT_SET_V << SPI_APP2_INT_SET_S)
+#define SPI_APP2_INT_SET_V  0x00000001U
+#define SPI_APP2_INT_SET_S  19
+/** SPI_APP1_INT_SET : WT; bitpos: [20]; default: 0;
+ *  The software set bit for SPI_APP1_INT interrupt.
+ */
+#define SPI_APP1_INT_SET    (BIT(20))
+#define SPI_APP1_INT_SET_M  (SPI_APP1_INT_SET_V << SPI_APP1_INT_SET_S)
+#define SPI_APP1_INT_SET_V  0x00000001U
+#define SPI_APP1_INT_SET_S  20
+
+/** SPI_W0_REG register
+ *  SPI CPU-controlled buffer0
+ */
+#define SPI_W0_REG(i) (REG_SPI_BASE(i) + 0x98)
+/** SPI_BUF0 : R/W/SS; bitpos: [31:0]; default: 0;
+ *  data buffer
+ */
+#define SPI_BUF0    0xFFFFFFFFU
+#define SPI_BUF0_M  (SPI_BUF0_V << SPI_BUF0_S)
+#define SPI_BUF0_V  0xFFFFFFFFU
+#define SPI_BUF0_S  0
+
+/** SPI_W1_REG register
+ *  SPI CPU-controlled buffer1
+ */
+#define SPI_W1_REG(i) (REG_SPI_BASE(i) + 0x9c)
+/** SPI_BUF1 : R/W/SS; bitpos: [31:0]; default: 0;
+ *  data buffer
+ */
+#define SPI_BUF1    0xFFFFFFFFU
+#define SPI_BUF1_M  (SPI_BUF1_V << SPI_BUF1_S)
+#define SPI_BUF1_V  0xFFFFFFFFU
+#define SPI_BUF1_S  0
+
+/** SPI_W2_REG register
+ *  SPI CPU-controlled buffer2
+ */
+#define SPI_W2_REG(i) (REG_SPI_BASE(i) + 0xa0)
+/** SPI_BUF2 : R/W/SS; bitpos: [31:0]; default: 0;
+ *  data buffer
+ */
+#define SPI_BUF2    0xFFFFFFFFU
+#define SPI_BUF2_M  (SPI_BUF2_V << SPI_BUF2_S)
+#define SPI_BUF2_V  0xFFFFFFFFU
+#define SPI_BUF2_S  0
+
+/** SPI_W3_REG register
+ *  SPI CPU-controlled buffer3
+ */
+#define SPI_W3_REG(i) (REG_SPI_BASE(i) + 0xa4)
+/** SPI_BUF3 : R/W/SS; bitpos: [31:0]; default: 0;
+ *  data buffer
+ */
+#define SPI_BUF3    0xFFFFFFFFU
+#define SPI_BUF3_M  (SPI_BUF3_V << SPI_BUF3_S)
+#define SPI_BUF3_V  0xFFFFFFFFU
+#define SPI_BUF3_S  0
+
+/** SPI_W4_REG register
+ *  SPI CPU-controlled buffer4
+ */
+#define SPI_W4_REG(i) (REG_SPI_BASE(i) + 0xa8)
+/** SPI_BUF4 : R/W/SS; bitpos: [31:0]; default: 0;
+ *  data buffer
+ */
+#define SPI_BUF4    0xFFFFFFFFU
+#define SPI_BUF4_M  (SPI_BUF4_V << SPI_BUF4_S)
+#define SPI_BUF4_V  0xFFFFFFFFU
+#define SPI_BUF4_S  0
+
+/** SPI_W5_REG register
+ *  SPI CPU-controlled buffer5
+ */
+#define SPI_W5_REG(i) (REG_SPI_BASE(i) + 0xac)
+/** SPI_BUF5 : R/W/SS; bitpos: [31:0]; default: 0;
+ *  data buffer
+ */
+#define SPI_BUF5    0xFFFFFFFFU
+#define SPI_BUF5_M  (SPI_BUF5_V << SPI_BUF5_S)
+#define SPI_BUF5_V  0xFFFFFFFFU
+#define SPI_BUF5_S  0
+
+/** SPI_W6_REG register
+ *  SPI CPU-controlled buffer6
+ */
+#define SPI_W6_REG(i) (REG_SPI_BASE(i) + 0xb0)
+/** SPI_BUF6 : R/W/SS; bitpos: [31:0]; default: 0;
+ *  data buffer
+ */
+#define SPI_BUF6    0xFFFFFFFFU
+#define SPI_BUF6_M  (SPI_BUF6_V << SPI_BUF6_S)
+#define SPI_BUF6_V  0xFFFFFFFFU
+#define SPI_BUF6_S  0
+
+/** SPI_W7_REG register
+ *  SPI CPU-controlled buffer7
+ */
+#define SPI_W7_REG(i) (REG_SPI_BASE(i) + 0xb4)
+/** SPI_BUF7 : R/W/SS; bitpos: [31:0]; default: 0;
+ *  data buffer
+ */
+#define SPI_BUF7    0xFFFFFFFFU
+#define SPI_BUF7_M  (SPI_BUF7_V << SPI_BUF7_S)
+#define SPI_BUF7_V  0xFFFFFFFFU
+#define SPI_BUF7_S  0
+
+/** SPI_W8_REG register
+ *  SPI CPU-controlled buffer8
+ */
+#define SPI_W8_REG(i) (REG_SPI_BASE(i) + 0xb8)
+/** SPI_BUF8 : R/W/SS; bitpos: [31:0]; default: 0;
+ *  data buffer
+ */
+#define SPI_BUF8    0xFFFFFFFFU
+#define SPI_BUF8_M  (SPI_BUF8_V << SPI_BUF8_S)
+#define SPI_BUF8_V  0xFFFFFFFFU
+#define SPI_BUF8_S  0
+
+/** SPI_W9_REG register
+ *  SPI CPU-controlled buffer9
+ */
+#define SPI_W9_REG(i) (REG_SPI_BASE(i) + 0xbc)
+/** SPI_BUF9 : R/W/SS; bitpos: [31:0]; default: 0;
+ *  data buffer
+ */
+#define SPI_BUF9    0xFFFFFFFFU
+#define SPI_BUF9_M  (SPI_BUF9_V << SPI_BUF9_S)
+#define SPI_BUF9_V  0xFFFFFFFFU
+#define SPI_BUF9_S  0
+
+/** SPI_W10_REG register
+ *  SPI CPU-controlled buffer10
+ */
+#define SPI_W10_REG(i) (REG_SPI_BASE(i) + 0xc0)
+/** SPI_BUF10 : R/W/SS; bitpos: [31:0]; default: 0;
+ *  data buffer
+ */
+#define SPI_BUF10    0xFFFFFFFFU
+#define SPI_BUF10_M  (SPI_BUF10_V << SPI_BUF10_S)
+#define SPI_BUF10_V  0xFFFFFFFFU
+#define SPI_BUF10_S  0
+
+/** SPI_W11_REG register
+ *  SPI CPU-controlled buffer11
+ */
+#define SPI_W11_REG(i) (REG_SPI_BASE(i) + 0xc4)
+/** SPI_BUF11 : R/W/SS; bitpos: [31:0]; default: 0;
+ *  data buffer
+ */
+#define SPI_BUF11    0xFFFFFFFFU
+#define SPI_BUF11_M  (SPI_BUF11_V << SPI_BUF11_S)
+#define SPI_BUF11_V  0xFFFFFFFFU
+#define SPI_BUF11_S  0
+
+/** SPI_W12_REG register
+ *  SPI CPU-controlled buffer12
+ */
+#define SPI_W12_REG(i) (REG_SPI_BASE(i) + 0xc8)
+/** SPI_BUF12 : R/W/SS; bitpos: [31:0]; default: 0;
+ *  data buffer
+ */
+#define SPI_BUF12    0xFFFFFFFFU
+#define SPI_BUF12_M  (SPI_BUF12_V << SPI_BUF12_S)
+#define SPI_BUF12_V  0xFFFFFFFFU
+#define SPI_BUF12_S  0
+
+/** SPI_W13_REG register
+ *  SPI CPU-controlled buffer13
+ */
+#define SPI_W13_REG(i) (REG_SPI_BASE(i) + 0xcc)
+/** SPI_BUF13 : R/W/SS; bitpos: [31:0]; default: 0;
+ *  data buffer
+ */
+#define SPI_BUF13    0xFFFFFFFFU
+#define SPI_BUF13_M  (SPI_BUF13_V << SPI_BUF13_S)
+#define SPI_BUF13_V  0xFFFFFFFFU
+#define SPI_BUF13_S  0
+
+/** SPI_W14_REG register
+ *  SPI CPU-controlled buffer14
+ */
+#define SPI_W14_REG(i) (REG_SPI_BASE(i) + 0xd0)
+/** SPI_BUF14 : R/W/SS; bitpos: [31:0]; default: 0;
+ *  data buffer
+ */
+#define SPI_BUF14    0xFFFFFFFFU
+#define SPI_BUF14_M  (SPI_BUF14_V << SPI_BUF14_S)
+#define SPI_BUF14_V  0xFFFFFFFFU
+#define SPI_BUF14_S  0
+
+/** SPI_W15_REG register
+ *  SPI CPU-controlled buffer15
+ */
+#define SPI_W15_REG(i) (REG_SPI_BASE(i) + 0xd4)
+/** SPI_BUF15 : R/W/SS; bitpos: [31:0]; default: 0;
+ *  data buffer
+ */
+#define SPI_BUF15    0xFFFFFFFFU
+#define SPI_BUF15_M  (SPI_BUF15_V << SPI_BUF15_S)
+#define SPI_BUF15_V  0xFFFFFFFFU
+#define SPI_BUF15_S  0
+
+/** SPI_SLAVE_REG register
+ *  SPI slave control register
+ */
+#define SPI_SLAVE_REG(i) (REG_SPI_BASE(i) + 0xe0)
+/** SPI_CLK_MODE : R/W; bitpos: [1:0]; default: 0;
+ *  SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed
+ *  one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3:
+ *  SPI clock is alwasy on. Can be configured in CONF state.
+ */
+#define SPI_CLK_MODE    0x00000003U
+#define SPI_CLK_MODE_M  (SPI_CLK_MODE_V << SPI_CLK_MODE_S)
+#define SPI_CLK_MODE_V  0x00000003U
+#define SPI_CLK_MODE_S  0
+/** SPI_CLK_MODE_13 : R/W; bitpos: [2]; default: 0;
+ *  {CPOL, CPHA},1: support spi clk mode 1 and 3, first edge output data B[0]/B[7].  0:
+ *  support spi clk mode 0 and 2, first edge output data B[1]/B[6].
+ */
+#define SPI_CLK_MODE_13    (BIT(2))
+#define SPI_CLK_MODE_13_M  (SPI_CLK_MODE_13_V << SPI_CLK_MODE_13_S)
+#define SPI_CLK_MODE_13_V  0x00000001U
+#define SPI_CLK_MODE_13_S  2
+/** SPI_RSCK_DATA_OUT : R/W; bitpos: [3]; default: 0;
+ *  It saves half a cycle when tsck is the same as rsck. 1: output data at rsck posedge
+ *  0: output data at tsck posedge
+ */
+#define SPI_RSCK_DATA_OUT    (BIT(3))
+#define SPI_RSCK_DATA_OUT_M  (SPI_RSCK_DATA_OUT_V << SPI_RSCK_DATA_OUT_S)
+#define SPI_RSCK_DATA_OUT_V  0x00000001U
+#define SPI_RSCK_DATA_OUT_S  3
+/** SPI_SLV_RDDMA_BITLEN_EN : R/W; bitpos: [8]; default: 0;
+ *  1: SPI_SLV_DATA_BITLEN stores data bit length of master-read-slave data length in
+ *  DMA controlled mode(Rd_DMA). 0: others
+ */
+#define SPI_SLV_RDDMA_BITLEN_EN    (BIT(8))
+#define SPI_SLV_RDDMA_BITLEN_EN_M  (SPI_SLV_RDDMA_BITLEN_EN_V << SPI_SLV_RDDMA_BITLEN_EN_S)
+#define SPI_SLV_RDDMA_BITLEN_EN_V  0x00000001U
+#define SPI_SLV_RDDMA_BITLEN_EN_S  8
+/** SPI_SLV_WRDMA_BITLEN_EN : R/W; bitpos: [9]; default: 0;
+ *  1: SPI_SLV_DATA_BITLEN stores data bit length of master-write-to-slave data length
+ *  in DMA controlled mode(Wr_DMA). 0: others
+ */
+#define SPI_SLV_WRDMA_BITLEN_EN    (BIT(9))
+#define SPI_SLV_WRDMA_BITLEN_EN_M  (SPI_SLV_WRDMA_BITLEN_EN_V << SPI_SLV_WRDMA_BITLEN_EN_S)
+#define SPI_SLV_WRDMA_BITLEN_EN_V  0x00000001U
+#define SPI_SLV_WRDMA_BITLEN_EN_S  9
+/** SPI_SLV_RDBUF_BITLEN_EN : R/W; bitpos: [10]; default: 0;
+ *  1: SPI_SLV_DATA_BITLEN stores data bit length of master-read-slave data length in
+ *  CPU controlled mode(Rd_BUF). 0: others
+ */
+#define SPI_SLV_RDBUF_BITLEN_EN    (BIT(10))
+#define SPI_SLV_RDBUF_BITLEN_EN_M  (SPI_SLV_RDBUF_BITLEN_EN_V << SPI_SLV_RDBUF_BITLEN_EN_S)
+#define SPI_SLV_RDBUF_BITLEN_EN_V  0x00000001U
+#define SPI_SLV_RDBUF_BITLEN_EN_S  10
+/** SPI_SLV_WRBUF_BITLEN_EN : R/W; bitpos: [11]; default: 0;
+ *  1: SPI_SLV_DATA_BITLEN stores data bit length of master-write-to-slave data length
+ *  in CPU controlled mode(Wr_BUF). 0: others
+ */
+#define SPI_SLV_WRBUF_BITLEN_EN    (BIT(11))
+#define SPI_SLV_WRBUF_BITLEN_EN_M  (SPI_SLV_WRBUF_BITLEN_EN_V << SPI_SLV_WRBUF_BITLEN_EN_S)
+#define SPI_SLV_WRBUF_BITLEN_EN_V  0x00000001U
+#define SPI_SLV_WRBUF_BITLEN_EN_S  11
+/** SPI_DMA_SEG_MAGIC_VALUE : R/W; bitpos: [25:22]; default: 10;
+ *  The magic value of BM table in master DMA seg-trans.
+ */
+#define SPI_DMA_SEG_MAGIC_VALUE    0x0000000FU
+#define SPI_DMA_SEG_MAGIC_VALUE_M  (SPI_DMA_SEG_MAGIC_VALUE_V << SPI_DMA_SEG_MAGIC_VALUE_S)
+#define SPI_DMA_SEG_MAGIC_VALUE_V  0x0000000FU
+#define SPI_DMA_SEG_MAGIC_VALUE_S  22
+/** SPI_SLAVE_MODE : R/W; bitpos: [26]; default: 0;
+ *  Set SPI work mode. 1: slave mode 0: master mode.
+ */
+#define SPI_SLAVE_MODE    (BIT(26))
+#define SPI_SLAVE_MODE_M  (SPI_SLAVE_MODE_V << SPI_SLAVE_MODE_S)
+#define SPI_SLAVE_MODE_V  0x00000001U
+#define SPI_SLAVE_MODE_S  26
+/** SPI_SOFT_RESET : WT; bitpos: [27]; default: 0;
+ *  Software reset enable, reset the spi clock line cs line and data lines. Can be
+ *  configured in CONF state.
+ */
+#define SPI_SOFT_RESET    (BIT(27))
+#define SPI_SOFT_RESET_M  (SPI_SOFT_RESET_V << SPI_SOFT_RESET_S)
+#define SPI_SOFT_RESET_V  0x00000001U
+#define SPI_SOFT_RESET_S  27
+/** SPI_USR_CONF : R/W; bitpos: [28]; default: 0;
+ *  1: Enable the DMA CONF phase of current seg-trans operation, which means seg-trans
+ *  will start. 0: This is not seg-trans mode.
+ */
+#define SPI_USR_CONF    (BIT(28))
+#define SPI_USR_CONF_M  (SPI_USR_CONF_V << SPI_USR_CONF_S)
+#define SPI_USR_CONF_V  0x00000001U
+#define SPI_USR_CONF_S  28
+/** SPI_MST_FD_WAIT_DMA_TX_DATA : R/W; bitpos: [29]; default: 0;
+ *  In master full-duplex mode, 1: GP-SPI will wait DMA TX data is ready before
+ *  starting SPI transfer. 0: GP-SPI does not wait DMA TX data before starting SPI
+ *  transfer.
+ */
+#define SPI_MST_FD_WAIT_DMA_TX_DATA    (BIT(29))
+#define SPI_MST_FD_WAIT_DMA_TX_DATA_M  (SPI_MST_FD_WAIT_DMA_TX_DATA_V << SPI_MST_FD_WAIT_DMA_TX_DATA_S)
+#define SPI_MST_FD_WAIT_DMA_TX_DATA_V  0x00000001U
+#define SPI_MST_FD_WAIT_DMA_TX_DATA_S  29
+
+/** SPI_SLAVE1_REG register
+ *  SPI slave control register 1
+ */
+#define SPI_SLAVE1_REG(i) (REG_SPI_BASE(i) + 0xe4)
+/** SPI_SLV_DATA_BITLEN : R/W/SS; bitpos: [17:0]; default: 0;
+ *  The transferred data bit length in SPI slave FD and HD mode.
+ */
+#define SPI_SLV_DATA_BITLEN    0x0003FFFFU
+#define SPI_SLV_DATA_BITLEN_M  (SPI_SLV_DATA_BITLEN_V << SPI_SLV_DATA_BITLEN_S)
+#define SPI_SLV_DATA_BITLEN_V  0x0003FFFFU
+#define SPI_SLV_DATA_BITLEN_S  0
+/** SPI_SLV_LAST_COMMAND : R/W/SS; bitpos: [25:18]; default: 0;
+ *  In the slave mode it is the value of command.
+ */
+#define SPI_SLV_LAST_COMMAND    0x000000FFU
+#define SPI_SLV_LAST_COMMAND_M  (SPI_SLV_LAST_COMMAND_V << SPI_SLV_LAST_COMMAND_S)
+#define SPI_SLV_LAST_COMMAND_V  0x000000FFU
+#define SPI_SLV_LAST_COMMAND_S  18
+/** SPI_SLV_LAST_ADDR : R/W/SS; bitpos: [31:26]; default: 0;
+ *  In the slave mode it is the value of address.
+ */
+#define SPI_SLV_LAST_ADDR    0x0000003FU
+#define SPI_SLV_LAST_ADDR_M  (SPI_SLV_LAST_ADDR_V << SPI_SLV_LAST_ADDR_S)
+#define SPI_SLV_LAST_ADDR_V  0x0000003FU
+#define SPI_SLV_LAST_ADDR_S  26
+
+/** SPI_CLK_GATE_REG register
+ *  SPI module clock and register clock control
+ */
+#define SPI_CLK_GATE_REG(i) (REG_SPI_BASE(i) + 0xe8)
+/** SPI_CLK_EN : R/W; bitpos: [0]; default: 0;
+ *  Set this bit to enable clk gate
+ */
+#define SPI_CLK_EN    (BIT(0))
+#define SPI_CLK_EN_M  (SPI_CLK_EN_V << SPI_CLK_EN_S)
+#define SPI_CLK_EN_V  0x00000001U
+#define SPI_CLK_EN_S  0
+/** SPI_MST_CLK_ACTIVE : R/W; bitpos: [1]; default: 0;
+ *  Set this bit to power on the SPI module clock.
+ */
+#define SPI_MST_CLK_ACTIVE    (BIT(1))
+#define SPI_MST_CLK_ACTIVE_M  (SPI_MST_CLK_ACTIVE_V << SPI_MST_CLK_ACTIVE_S)
+#define SPI_MST_CLK_ACTIVE_V  0x00000001U
+#define SPI_MST_CLK_ACTIVE_S  1
+/** SPI_MST_CLK_SEL : R/W; bitpos: [2]; default: 0;
+ *  This bit is used to select SPI module clock source in master mode. 1: PLL_CLK_80M.
+ *  0: XTAL CLK.
+ */
+#define SPI_MST_CLK_SEL    (BIT(2))
+#define SPI_MST_CLK_SEL_M  (SPI_MST_CLK_SEL_V << SPI_MST_CLK_SEL_S)
+#define SPI_MST_CLK_SEL_V  0x00000001U
+#define SPI_MST_CLK_SEL_S  2
+
+/** SPI_DATE_REG register
+ *  Version control
+ */
+#define SPI_DATE_REG(i) (REG_SPI_BASE(i) + 0xf0)
+/** SPI_DATE : R/W; bitpos: [27:0]; default: 35656448;
+ *  SPI register version.
+ */
+#define SPI_DATE    0x0FFFFFFFU
+#define SPI_DATE_M  (SPI_DATE_V << SPI_DATE_S)
+#define SPI_DATE_V  0x0FFFFFFFU
+#define SPI_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/spi_struct.h b/components/soc/esp32c6/include/soc/spi_struct.h
new file mode 100644
index 0000000000..14b6be86c1
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/spi_struct.h
@@ -0,0 +1,1400 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: User-defined control registers */
+/** Type of cmd register
+ *  Command control register
+ */
+typedef union {
+    struct {
+        /** conf_bitlen : R/W; bitpos: [17:0]; default: 0;
+         *  Define the APB cycles of  SPI_CONF state. Can be configured in CONF state.
+         */
+        uint32_t conf_bitlen:18;
+        uint32_t reserved_18:5;
+        /** update : WT; bitpos: [23]; default: 0;
+         *  Set this bit to synchronize SPI registers from APB clock domain into SPI module
+         *  clock domain, which is only used in SPI master mode.
+         */
+        uint32_t update:1;
+        /** usr : R/W/SC; bitpos: [24]; default: 0;
+         *  User define command enable.  An operation will be triggered when the bit is set.
+         *  The bit will be cleared once the operation done.1: enable 0: disable. Can not be
+         *  changed by CONF_buf.
+         */
+        uint32_t usr:1;
+        uint32_t reserved_25:7;
+    };
+    uint32_t val;
+} spi_cmd_reg_t;
+
+/** Type of addr register
+ *  Address value register
+ */
+typedef union {
+    struct {
+        /** usr_addr_value : R/W; bitpos: [31:0]; default: 0;
+         *  Address to slave. Can be configured in CONF state.
+         */
+        uint32_t usr_addr_value:32;
+    };
+    uint32_t val;
+} spi_addr_reg_t;
+
+/** Type of user register
+ *  SPI USER control register
+ */
+typedef union {
+    struct {
+        /** doutdin : R/W; bitpos: [0]; default: 0;
+         *  Set the bit to enable full duplex communication. 1: enable 0: disable. Can be
+         *  configured in CONF state.
+         */
+        uint32_t doutdin:1;
+        uint32_t reserved_1:2;
+        /** qpi_mode : R/W/SS/SC; bitpos: [3]; default: 0;
+         *  Both for master mode and slave mode. 1: spi controller is in QPI mode. 0: others.
+         *  Can be configured in CONF state.
+         */
+        uint32_t qpi_mode:1;
+        /** opi_mode : HRO; bitpos: [4]; default: 0;
+         *  Just for master mode. 1: spi controller is in OPI mode (all in 8-b-m). 0: others.
+         *  Can be configured in CONF state.
+         */
+        uint32_t opi_mode:1;
+        /** tsck_i_edge : R/W; bitpos: [5]; default: 0;
+         *  In the slave mode, this bit can be used to change the polarity of tsck. 0: tsck =
+         *  spi_ck_i. 1:tsck = !spi_ck_i.
+         */
+        uint32_t tsck_i_edge:1;
+        /** cs_hold : R/W; bitpos: [6]; default: 1;
+         *  spi cs keep low when spi is in  done  phase. 1: enable 0: disable. Can be
+         *  configured in CONF state.
+         */
+        uint32_t cs_hold:1;
+        /** cs_setup : R/W; bitpos: [7]; default: 1;
+         *  spi cs is enable when spi is in  prepare  phase. 1: enable 0: disable. Can be
+         *  configured in CONF state.
+         */
+        uint32_t cs_setup:1;
+        /** rsck_i_edge : R/W; bitpos: [8]; default: 0;
+         *  In the slave mode, this bit can be used to change the polarity of rsck. 0: rsck =
+         *  !spi_ck_i. 1:rsck = spi_ck_i.
+         */
+        uint32_t rsck_i_edge:1;
+        /** ck_out_edge : R/W; bitpos: [9]; default: 0;
+         *  the bit combined with spi_mosi_delay_mode bits to set mosi signal delay mode. Can
+         *  be configured in CONF state.
+         */
+        uint32_t ck_out_edge:1;
+        uint32_t reserved_10:2;
+        /** fwrite_dual : R/W; bitpos: [12]; default: 0;
+         *  In the write operations read-data phase apply 2 signals. Can be configured in CONF
+         *  state.
+         */
+        uint32_t fwrite_dual:1;
+        /** fwrite_quad : R/W; bitpos: [13]; default: 0;
+         *  In the write operations read-data phase apply 4 signals. Can be configured in CONF
+         *  state.
+         */
+        uint32_t fwrite_quad:1;
+        /** fwrite_oct : HRO; bitpos: [14]; default: 0;
+         *  In the write operations read-data phase apply 8 signals. Can be configured in CONF
+         *  state.
+         */
+        uint32_t fwrite_oct:1;
+        /** usr_conf_nxt : R/W; bitpos: [15]; default: 0;
+         *  1: Enable the DMA CONF phase of next seg-trans operation, which means seg-trans
+         *  will continue. 0: The seg-trans will end after the current SPI seg-trans or this is
+         *  not seg-trans mode. Can be configured in CONF state.
+         */
+        uint32_t usr_conf_nxt:1;
+        uint32_t reserved_16:1;
+        /** sio : R/W; bitpos: [17]; default: 0;
+         *  Set the bit to enable 3-line half duplex communication mosi and miso signals share
+         *  the same pin. 1: enable 0: disable. Can be configured in CONF state.
+         */
+        uint32_t sio:1;
+        uint32_t reserved_18:6;
+        /** usr_miso_highpart : R/W; bitpos: [24]; default: 0;
+         *  read-data phase only access to high-part of the buffer spi_w8~spi_w15. 1: enable 0:
+         *  disable. Can be configured in CONF state.
+         */
+        uint32_t usr_miso_highpart:1;
+        /** usr_mosi_highpart : R/W; bitpos: [25]; default: 0;
+         *  write-data phase only access to high-part of the buffer spi_w8~spi_w15. 1: enable
+         *  0: disable.  Can be configured in CONF state.
+         */
+        uint32_t usr_mosi_highpart:1;
+        /** usr_dummy_idle : R/W; bitpos: [26]; default: 0;
+         *  spi clock is disable in dummy phase when the bit is enable. Can be configured in
+         *  CONF state.
+         */
+        uint32_t usr_dummy_idle:1;
+        /** usr_mosi : R/W; bitpos: [27]; default: 0;
+         *  This bit enable the write-data phase of an operation. Can be configured in CONF
+         *  state.
+         */
+        uint32_t usr_mosi:1;
+        /** usr_miso : R/W; bitpos: [28]; default: 0;
+         *  This bit enable the read-data phase of an operation. Can be configured in CONF
+         *  state.
+         */
+        uint32_t usr_miso:1;
+        /** usr_dummy : R/W; bitpos: [29]; default: 0;
+         *  This bit enable the dummy phase of an operation. Can be configured in CONF state.
+         */
+        uint32_t usr_dummy:1;
+        /** usr_addr : R/W; bitpos: [30]; default: 0;
+         *  This bit enable the address phase of an operation. Can be configured in CONF state.
+         */
+        uint32_t usr_addr:1;
+        /** usr_command : R/W; bitpos: [31]; default: 1;
+         *  This bit enable the command phase of an operation. Can be configured in CONF state.
+         */
+        uint32_t usr_command:1;
+    };
+    uint32_t val;
+} spi_user_reg_t;
+
+/** Type of user1 register
+ *  SPI USER control register 1
+ */
+typedef union {
+    struct {
+        /** usr_dummy_cyclelen : R/W; bitpos: [7:0]; default: 7;
+         *  The length in spi_clk cycles of dummy phase. The register value shall be
+         *  (cycle_num-1). Can be configured in CONF state.
+         */
+        uint32_t usr_dummy_cyclelen:8;
+        uint32_t reserved_8:8;
+        /** mst_wfull_err_end_en : R/W; bitpos: [16]; default: 1;
+         *  1: SPI transfer is ended when SPI RX AFIFO wfull error is valid in GP-SPI master
+         *  FD/HD-mode. 0: SPI transfer is not ended when SPI RX AFIFO wfull error is valid in
+         *  GP-SPI master FD/HD-mode.
+         */
+        uint32_t mst_wfull_err_end_en:1;
+        /** cs_setup_time : R/W; bitpos: [21:17]; default: 0;
+         *  (cycles+1) of prepare phase by spi clock this bits are combined with spi_cs_setup
+         *  bit. Can be configured in CONF state.
+         */
+        uint32_t cs_setup_time:5;
+        /** cs_hold_time : R/W; bitpos: [26:22]; default: 1;
+         *  delay cycles of cs pin by spi clock this bits are combined with spi_cs_hold bit.
+         *  Can be configured in CONF state.
+         */
+        uint32_t cs_hold_time:5;
+        /** usr_addr_bitlen : R/W; bitpos: [31:27]; default: 23;
+         *  The length in bits of address phase. The register value shall be (bit_num-1). Can
+         *  be configured in CONF state.
+         */
+        uint32_t usr_addr_bitlen:5;
+    };
+    uint32_t val;
+} spi_user1_reg_t;
+
+/** Type of user2 register
+ *  SPI USER control register 2
+ */
+typedef union {
+    struct {
+        /** usr_command_value : R/W; bitpos: [15:0]; default: 0;
+         *  The value of  command. Can be configured in CONF state.
+         */
+        uint32_t usr_command_value:16;
+        uint32_t reserved_16:11;
+        /** mst_rempty_err_end_en : R/W; bitpos: [27]; default: 1;
+         *  1: SPI transfer is ended when SPI TX AFIFO read empty error is valid in GP-SPI
+         *  master FD/HD-mode. 0: SPI transfer is not ended when SPI TX AFIFO read empty error
+         *  is valid in GP-SPI master FD/HD-mode.
+         */
+        uint32_t mst_rempty_err_end_en:1;
+        /** usr_command_bitlen : R/W; bitpos: [31:28]; default: 7;
+         *  The length in bits of command phase. The register value shall be (bit_num-1). Can
+         *  be configured in CONF state.
+         */
+        uint32_t usr_command_bitlen:4;
+    };
+    uint32_t val;
+} spi_user2_reg_t;
+
+
+/** Group: Control and configuration registers */
+/** Type of ctrl register
+ *  SPI control register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:3;
+        /** dummy_out : R/W; bitpos: [3]; default: 0;
+         *  0: In the dummy phase, the FSPI bus signals are not output. 1: In the dummy phase,
+         *  the FSPI bus signals are output. Can be configured in CONF state.
+         */
+        uint32_t dummy_out:1;
+        uint32_t reserved_4:1;
+        /** faddr_dual : R/W; bitpos: [5]; default: 0;
+         *  Apply 2 signals during addr phase 1:enable 0: disable. Can be configured in CONF
+         *  state.
+         */
+        uint32_t faddr_dual:1;
+        /** faddr_quad : R/W; bitpos: [6]; default: 0;
+         *  Apply 4 signals during addr phase 1:enable 0: disable. Can be configured in CONF
+         *  state.
+         */
+        uint32_t faddr_quad:1;
+        /** faddr_oct : HRO; bitpos: [7]; default: 0;
+         *  Apply 8 signals during addr phase 1:enable 0: disable. Can be configured in CONF
+         *  state.
+         */
+        uint32_t faddr_oct:1;
+        /** fcmd_dual : R/W; bitpos: [8]; default: 0;
+         *  Apply 2 signals during command phase 1:enable 0: disable. Can be configured in CONF
+         *  state.
+         */
+        uint32_t fcmd_dual:1;
+        /** fcmd_quad : R/W; bitpos: [9]; default: 0;
+         *  Apply 4 signals during command phase 1:enable 0: disable. Can be configured in CONF
+         *  state.
+         */
+        uint32_t fcmd_quad:1;
+        /** fcmd_oct : HRO; bitpos: [10]; default: 0;
+         *  Apply 8 signals during command phase 1:enable 0: disable. Can be configured in CONF
+         *  state.
+         */
+        uint32_t fcmd_oct:1;
+        uint32_t reserved_11:3;
+        /** fread_dual : R/W; bitpos: [14]; default: 0;
+         *  In the read operations, read-data phase apply 2 signals. 1: enable 0: disable. Can
+         *  be configured in CONF state.
+         */
+        uint32_t fread_dual:1;
+        /** fread_quad : R/W; bitpos: [15]; default: 0;
+         *  In the read operations read-data phase apply 4 signals. 1: enable 0: disable.  Can
+         *  be configured in CONF state.
+         */
+        uint32_t fread_quad:1;
+        /** fread_oct : HRO; bitpos: [16]; default: 0;
+         *  In the read operations read-data phase apply 8 signals. 1: enable 0: disable.  Can
+         *  be configured in CONF state.
+         */
+        uint32_t fread_oct:1;
+        uint32_t reserved_17:1;
+        /** q_pol : R/W; bitpos: [18]; default: 1;
+         *  The bit is used to set MISO line polarity, 1: high 0, low. Can be configured in
+         *  CONF state.
+         */
+        uint32_t q_pol:1;
+        /** d_pol : R/W; bitpos: [19]; default: 1;
+         *  The bit is used to set MOSI line polarity, 1: high 0, low. Can be configured in
+         *  CONF state.
+         */
+        uint32_t d_pol:1;
+        /** hold_pol : R/W; bitpos: [20]; default: 1;
+         *  SPI_HOLD output value when SPI is idle. 1: output high, 0: output low. Can be
+         *  configured in CONF state.
+         */
+        uint32_t hold_pol:1;
+        /** wp_pol : R/W; bitpos: [21]; default: 1;
+         *  Write protect signal output when SPI is idle.  1: output high, 0: output low.  Can
+         *  be configured in CONF state.
+         */
+        uint32_t wp_pol:1;
+        uint32_t reserved_22:1;
+        /** rd_bit_order : R/W; bitpos: [24:23]; default: 0;
+         *  In read-data (MISO) phase 1: LSB first 0: MSB first. Can be configured in CONF
+         *  state.
+         */
+        uint32_t rd_bit_order:2;
+        /** wr_bit_order : R/W; bitpos: [26:25]; default: 0;
+         *  In command address write-data (MOSI) phases 1: LSB firs 0: MSB first. Can be
+         *  configured in CONF state.
+         */
+        uint32_t wr_bit_order:2;
+        uint32_t reserved_27:5;
+    };
+    uint32_t val;
+} spi_ctrl_reg_t;
+
+/** Type of ms_dlen register
+ *  SPI data bit length control register
+ */
+typedef union {
+    struct {
+        /** ms_data_bitlen : R/W; bitpos: [17:0]; default: 0;
+         *  The value of these bits is the configured SPI transmission data bit length in
+         *  master mode DMA controlled transfer or CPU controlled transfer. The value is also
+         *  the configured bit length in slave mode DMA RX controlled transfer. The register
+         *  value shall be (bit_num-1). Can be configured in CONF state.
+         */
+        uint32_t ms_data_bitlen:18;
+        uint32_t reserved_18:14;
+    };
+    uint32_t val;
+} spi_ms_dlen_reg_t;
+
+/** Type of misc register
+ *  SPI misc register
+ */
+typedef union {
+    struct {
+        /** cs0_dis : R/W; bitpos: [0]; default: 0;
+         *  SPI CS$n pin enable, 1: disable CS$n, 0: spi_cs$n signal is from/to CS$n pin. Can
+         *  be configured in CONF state.
+         */
+        uint32_t cs0_dis:1;
+        /** cs1_dis : R/W; bitpos: [1]; default: 1;
+         *  SPI CS$n pin enable, 1: disable CS$n, 0: spi_cs$n signal is from/to CS$n pin. Can
+         *  be configured in CONF state.
+         */
+        uint32_t cs1_dis:1;
+        /** cs2_dis : R/W; bitpos: [2]; default: 1;
+         *  SPI CS$n pin enable, 1: disable CS$n, 0: spi_cs$n signal is from/to CS$n pin. Can
+         *  be configured in CONF state.
+         */
+        uint32_t cs2_dis:1;
+        /** cs3_dis : R/W; bitpos: [3]; default: 1;
+         *  SPI CS$n pin enable, 1: disable CS$n, 0: spi_cs$n signal is from/to CS$n pin. Can
+         *  be configured in CONF state.
+         */
+        uint32_t cs3_dis:1;
+        /** cs4_dis : R/W; bitpos: [4]; default: 1;
+         *  SPI CS$n pin enable, 1: disable CS$n, 0: spi_cs$n signal is from/to CS$n pin. Can
+         *  be configured in CONF state.
+         */
+        uint32_t cs4_dis:1;
+        /** cs5_dis : R/W; bitpos: [5]; default: 1;
+         *  SPI CS$n pin enable, 1: disable CS$n, 0: spi_cs$n signal is from/to CS$n pin. Can
+         *  be configured in CONF state.
+         */
+        uint32_t cs5_dis:1;
+        /** ck_dis : R/W; bitpos: [6]; default: 0;
+         *  1: spi clk out disable,  0: spi clk out enable. Can be configured in CONF state.
+         */
+        uint32_t ck_dis:1;
+        /** master_cs_pol : R/W; bitpos: [12:7]; default: 0;
+         *  In the master mode the bits are the polarity of spi cs line, the value is
+         *  equivalent to spi_cs ^ spi_master_cs_pol. Can be configured in CONF state.
+         */
+        uint32_t master_cs_pol:6;
+        uint32_t reserved_13:3;
+        /** clk_data_dtr_en : HRO; bitpos: [16]; default: 0;
+         *  1: SPI master DTR mode is applied to SPI clk, data and spi_dqs.  0: SPI master DTR
+         *  mode is  only applied to spi_dqs. This bit should be used with bit 17/18/19.
+         */
+        uint32_t clk_data_dtr_en:1;
+        /** data_dtr_en : HRO; bitpos: [17]; default: 0;
+         *  1: SPI clk and data of SPI_DOUT and SPI_DIN state are in DTR mode, including master
+         *  1/2/4/8-bm.  0:  SPI clk and data of SPI_DOUT and SPI_DIN state are in STR mode.
+         *  Can be configured in CONF state.
+         */
+        uint32_t data_dtr_en:1;
+        /** addr_dtr_en : HRO; bitpos: [18]; default: 0;
+         *  1: SPI clk and data of SPI_SEND_ADDR state are in DTR mode, including master
+         *  1/2/4/8-bm.  0:  SPI clk and data of SPI_SEND_ADDR state are in STR mode. Can be
+         *  configured in CONF state.
+         */
+        uint32_t addr_dtr_en:1;
+        /** cmd_dtr_en : HRO; bitpos: [19]; default: 0;
+         *  1: SPI clk and data of SPI_SEND_CMD state are in DTR mode, including master
+         *  1/2/4/8-bm. 0:  SPI clk and data of SPI_SEND_CMD state are in STR mode. Can be
+         *  configured in CONF state.
+         */
+        uint32_t cmd_dtr_en:1;
+        uint32_t reserved_20:3;
+        /** slave_cs_pol : R/W; bitpos: [23]; default: 0;
+         *  spi slave input cs polarity select. 1: inv  0: not change. Can be configured in
+         *  CONF state.
+         */
+        uint32_t slave_cs_pol:1;
+        /** dqs_idle_edge : HRO; bitpos: [24]; default: 0;
+         *  The default value of spi_dqs. Can be configured in CONF state.
+         */
+        uint32_t dqs_idle_edge:1;
+        uint32_t reserved_25:4;
+        /** ck_idle_edge : R/W; bitpos: [29]; default: 0;
+         *  1: spi clk line is high when idle     0: spi clk line is low when idle. Can be
+         *  configured in CONF state.
+         */
+        uint32_t ck_idle_edge:1;
+        /** cs_keep_active : R/W; bitpos: [30]; default: 0;
+         *  spi cs line keep low when the bit is set. Can be configured in CONF state.
+         */
+        uint32_t cs_keep_active:1;
+        /** quad_din_pin_swap : R/W; bitpos: [31]; default: 0;
+         *  1: SPI quad input swap enable, swap FSPID with FSPIQ, swap FSPIWP with FSPIHD. 0:
+         *  spi quad input swap disable. Can be configured in CONF state.
+         */
+        uint32_t quad_din_pin_swap:1;
+    };
+    uint32_t val;
+} spi_misc_reg_t;
+
+/** Type of dma_conf register
+ *  SPI DMA control register
+ */
+typedef union {
+    struct {
+        /** dma_outfifo_empty : RO; bitpos: [0]; default: 1;
+         *  Records the status of DMA TX FIFO. 1: DMA TX FIFO is not ready for sending data. 0:
+         *  DMA TX FIFO is ready for sending data.
+         */
+        uint32_t dma_outfifo_empty:1;
+        /** dma_infifo_full : RO; bitpos: [1]; default: 1;
+         *  Records the status of DMA RX FIFO. 1: DMA RX FIFO is not ready for receiving data.
+         *  0: DMA RX FIFO is ready for receiving data.
+         */
+        uint32_t dma_infifo_full:1;
+        uint32_t reserved_2:16;
+        /** dma_slv_seg_trans_en : R/W; bitpos: [18]; default: 0;
+         *  Enable dma segment transfer in spi dma half slave mode. 1: enable. 0: disable.
+         */
+        uint32_t dma_slv_seg_trans_en:1;
+        /** slv_rx_seg_trans_clr_en : R/W; bitpos: [19]; default: 0;
+         *  1: spi_dma_infifo_full_vld is cleared by spi slave cmd 5. 0:
+         *  spi_dma_infifo_full_vld is cleared by spi_trans_done.
+         */
+        uint32_t slv_rx_seg_trans_clr_en:1;
+        /** slv_tx_seg_trans_clr_en : R/W; bitpos: [20]; default: 0;
+         *  1: spi_dma_outfifo_empty_vld is cleared by spi slave cmd 6. 0:
+         *  spi_dma_outfifo_empty_vld is cleared by spi_trans_done.
+         */
+        uint32_t slv_tx_seg_trans_clr_en:1;
+        /** rx_eof_en : R/W; bitpos: [21]; default: 0;
+         *  1: spi_dma_inlink_eof is set when the number of dma pushed data bytes is equal to
+         *  the value of spi_slv/mst_dma_rd_bytelen[19:0] in spi dma transition.  0:
+         *  spi_dma_inlink_eof is set by spi_trans_done in non-seg-trans or
+         *  spi_dma_seg_trans_done in seg-trans.
+         */
+        uint32_t rx_eof_en:1;
+        uint32_t reserved_22:5;
+        /** dma_rx_ena : R/W; bitpos: [27]; default: 0;
+         *  Set this bit to enable SPI DMA controlled receive data mode.
+         */
+        uint32_t dma_rx_ena:1;
+        /** dma_tx_ena : R/W; bitpos: [28]; default: 0;
+         *  Set this bit to enable SPI DMA controlled send data mode.
+         */
+        uint32_t dma_tx_ena:1;
+        /** rx_afifo_rst : WT; bitpos: [29]; default: 0;
+         *  Set this bit to reset RX AFIFO, which is used to receive data in SPI master and
+         *  slave mode transfer.
+         */
+        uint32_t rx_afifo_rst:1;
+        /** buf_afifo_rst : WT; bitpos: [30]; default: 0;
+         *  Set this bit to reset BUF TX AFIFO, which is used send data out in SPI slave CPU
+         *  controlled mode transfer and master mode transfer.
+         */
+        uint32_t buf_afifo_rst:1;
+        /** dma_afifo_rst : WT; bitpos: [31]; default: 0;
+         *  Set this bit to reset DMA TX AFIFO, which is used to send data out in SPI slave DMA
+         *  controlled mode transfer.
+         */
+        uint32_t dma_afifo_rst:1;
+    };
+    uint32_t val;
+} spi_dma_conf_reg_t;
+
+/** Type of slave register
+ *  SPI slave control register
+ */
+typedef union {
+    struct {
+        /** clk_mode : R/W; bitpos: [1:0]; default: 0;
+         *  SPI clock mode bits. 0: SPI clock is off when CS inactive 1: SPI clock is delayed
+         *  one cycle after CS inactive 2: SPI clock is delayed two cycles after CS inactive 3:
+         *  SPI clock is alwasy on. Can be configured in CONF state.
+         */
+        uint32_t clk_mode:2;
+        /** clk_mode_13 : R/W; bitpos: [2]; default: 0;
+         *  {CPOL, CPHA},1: support spi clk mode 1 and 3, first edge output data B[0]/B[7].  0:
+         *  support spi clk mode 0 and 2, first edge output data B[1]/B[6].
+         */
+        uint32_t clk_mode_13:1;
+        /** rsck_data_out : R/W; bitpos: [3]; default: 0;
+         *  It saves half a cycle when tsck is the same as rsck. 1: output data at rsck posedge
+         *  0: output data at tsck posedge
+         */
+        uint32_t rsck_data_out:1;
+        uint32_t reserved_4:4;
+        /** slv_rddma_bitlen_en : R/W; bitpos: [8]; default: 0;
+         *  1: SPI_SLV_DATA_BITLEN stores data bit length of master-read-slave data length in
+         *  DMA controlled mode(Rd_DMA). 0: others
+         */
+        uint32_t slv_rddma_bitlen_en:1;
+        /** slv_wrdma_bitlen_en : R/W; bitpos: [9]; default: 0;
+         *  1: SPI_SLV_DATA_BITLEN stores data bit length of master-write-to-slave data length
+         *  in DMA controlled mode(Wr_DMA). 0: others
+         */
+        uint32_t slv_wrdma_bitlen_en:1;
+        /** slv_rdbuf_bitlen_en : R/W; bitpos: [10]; default: 0;
+         *  1: SPI_SLV_DATA_BITLEN stores data bit length of master-read-slave data length in
+         *  CPU controlled mode(Rd_BUF). 0: others
+         */
+        uint32_t slv_rdbuf_bitlen_en:1;
+        /** slv_wrbuf_bitlen_en : R/W; bitpos: [11]; default: 0;
+         *  1: SPI_SLV_DATA_BITLEN stores data bit length of master-write-to-slave data length
+         *  in CPU controlled mode(Wr_BUF). 0: others
+         */
+        uint32_t slv_wrbuf_bitlen_en:1;
+        uint32_t reserved_12:10;
+        /** dma_seg_magic_value : R/W; bitpos: [25:22]; default: 10;
+         *  The magic value of BM table in master DMA seg-trans.
+         */
+        uint32_t dma_seg_magic_value:4;
+        /** slave_mode : R/W; bitpos: [26]; default: 0;
+         *  Set SPI work mode. 1: slave mode 0: master mode.
+         */
+        uint32_t slave_mode:1;
+        /** soft_reset : WT; bitpos: [27]; default: 0;
+         *  Software reset enable, reset the spi clock line cs line and data lines. Can be
+         *  configured in CONF state.
+         */
+        uint32_t soft_reset:1;
+        /** usr_conf : R/W; bitpos: [28]; default: 0;
+         *  1: Enable the DMA CONF phase of current seg-trans operation, which means seg-trans
+         *  will start. 0: This is not seg-trans mode.
+         */
+        uint32_t usr_conf:1;
+        /** mst_fd_wait_dma_tx_data : R/W; bitpos: [29]; default: 0;
+         *  In master full-duplex mode, 1: GP-SPI will wait DMA TX data is ready before
+         *  starting SPI transfer. 0: GP-SPI does not wait DMA TX data before starting SPI
+         *  transfer.
+         */
+        uint32_t mst_fd_wait_dma_tx_data:1;
+        uint32_t reserved_30:2;
+    };
+    uint32_t val;
+} spi_slave_reg_t;
+
+/** Type of slave1 register
+ *  SPI slave control register 1
+ */
+typedef union {
+    struct {
+        /** slv_data_bitlen : R/W/SS; bitpos: [17:0]; default: 0;
+         *  The transferred data bit length in SPI slave FD and HD mode.
+         */
+        uint32_t slv_data_bitlen:18;
+        /** slv_last_command : R/W/SS; bitpos: [25:18]; default: 0;
+         *  In the slave mode it is the value of command.
+         */
+        uint32_t slv_last_command:8;
+        /** slv_last_addr : R/W/SS; bitpos: [31:26]; default: 0;
+         *  In the slave mode it is the value of address.
+         */
+        uint32_t slv_last_addr:6;
+    };
+    uint32_t val;
+} spi_slave1_reg_t;
+
+
+/** Group: Clock control registers */
+/** Type of clock register
+ *  SPI clock control register
+ */
+typedef union {
+    struct {
+        /** clkcnt_l : R/W; bitpos: [5:0]; default: 3;
+         *  In the master mode it must be equal to spi_clkcnt_N. In the slave mode it must be
+         *  0. Can be configured in CONF state.
+         */
+        uint32_t clkcnt_l:6;
+        /** clkcnt_h : R/W; bitpos: [11:6]; default: 1;
+         *  In the master mode it must be floor((spi_clkcnt_N+1)/2-1). In the slave mode it
+         *  must be 0. Can be configured in CONF state.
+         */
+        uint32_t clkcnt_h:6;
+        /** clkcnt_n : R/W; bitpos: [17:12]; default: 3;
+         *  In the master mode it is the divider of spi_clk. So spi_clk frequency is
+         *  system/(spi_clkdiv_pre+1)/(spi_clkcnt_N+1). Can be configured in CONF state.
+         */
+        uint32_t clkcnt_n:6;
+        /** clkdiv_pre : R/W; bitpos: [21:18]; default: 0;
+         *  In the master mode it is pre-divider of spi_clk.  Can be configured in CONF state.
+         */
+        uint32_t clkdiv_pre:4;
+        uint32_t reserved_22:9;
+        /** clk_equ_sysclk : R/W; bitpos: [31]; default: 1;
+         *  In the master mode 1: spi_clk is eqaul to system 0: spi_clk is divided from system
+         *  clock. Can be configured in CONF state.
+         */
+        uint32_t clk_equ_sysclk:1;
+    };
+    uint32_t val;
+} spi_clock_reg_t;
+
+/** Type of clk_gate register
+ *  SPI module clock and register clock control
+ */
+typedef union {
+    struct {
+        /** clk_en : R/W; bitpos: [0]; default: 0;
+         *  Set this bit to enable clk gate
+         */
+        uint32_t clk_en:1;
+        /** mst_clk_active : R/W; bitpos: [1]; default: 0;
+         *  Set this bit to power on the SPI module clock.
+         */
+        uint32_t mst_clk_active:1;
+        /** mst_clk_sel : R/W; bitpos: [2]; default: 0;
+         *  This bit is used to select SPI module clock source in master mode. 1: PLL_CLK_80M.
+         *  0: XTAL CLK.
+         */
+        uint32_t mst_clk_sel:1;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} spi_clk_gate_reg_t;
+
+
+/** Group: Timing registers */
+/** Type of din_mode register
+ *  SPI input delay mode configuration
+ */
+typedef union {
+    struct {
+        /** din0_mode : R/W; bitpos: [1:0]; default: 0;
+         *  the input signals are delayed by SPI module clock cycles, 0: input without delayed,
+         *  1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input
+         *  with the spi_clk. Can be configured in CONF state.
+         */
+        uint32_t din0_mode:2;
+        /** din1_mode : R/W; bitpos: [3:2]; default: 0;
+         *  the input signals are delayed by SPI module clock cycles, 0: input without delayed,
+         *  1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input
+         *  with the spi_clk. Can be configured in CONF state.
+         */
+        uint32_t din1_mode:2;
+        /** din2_mode : R/W; bitpos: [5:4]; default: 0;
+         *  the input signals are delayed by SPI module clock cycles, 0: input without delayed,
+         *  1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input
+         *  with the spi_clk. Can be configured in CONF state.
+         */
+        uint32_t din2_mode:2;
+        /** din3_mode : R/W; bitpos: [7:6]; default: 0;
+         *  the input signals are delayed by SPI module clock cycles, 0: input without delayed,
+         *  1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input
+         *  with the spi_clk. Can be configured in CONF state.
+         */
+        uint32_t din3_mode:2;
+        /** din4_mode : HRO; bitpos: [9:8]; default: 0;
+         *  the input signals are delayed by SPI module clock cycles, 0: input without delayed,
+         *  1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input
+         *  with the spi_clk. Can be configured in CONF state.
+         */
+        uint32_t din4_mode:2;
+        /** din5_mode : HRO; bitpos: [11:10]; default: 0;
+         *  the input signals are delayed by SPI module clock cycles, 0: input without delayed,
+         *  1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input
+         *  with the spi_clk. Can be configured in CONF state.
+         */
+        uint32_t din5_mode:2;
+        /** din6_mode : HRO; bitpos: [13:12]; default: 0;
+         *  the input signals are delayed by SPI module clock cycles, 0: input without delayed,
+         *  1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input
+         *  with the spi_clk. Can be configured in CONF state.
+         */
+        uint32_t din6_mode:2;
+        /** din7_mode : HRO; bitpos: [15:14]; default: 0;
+         *  the input signals are delayed by SPI module clock cycles, 0: input without delayed,
+         *  1: input with the posedge of clk_apb,2 input with the negedge of clk_apb, 3: input
+         *  with the spi_clk. Can be configured in CONF state.
+         */
+        uint32_t din7_mode:2;
+        /** timing_hclk_active : R/W; bitpos: [16]; default: 0;
+         *  1:enable hclk in SPI input timing module.  0: disable it. Can be configured in CONF
+         *  state.
+         */
+        uint32_t timing_hclk_active:1;
+        uint32_t reserved_17:15;
+    };
+    uint32_t val;
+} spi_din_mode_reg_t;
+
+/** Type of din_num register
+ *  SPI input delay number configuration
+ */
+typedef union {
+    struct {
+        /** din0_num : R/W; bitpos: [1:0]; default: 0;
+         *  the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1:
+         *  delayed by 2 cycles,...  Can be configured in CONF state.
+         */
+        uint32_t din0_num:2;
+        /** din1_num : R/W; bitpos: [3:2]; default: 0;
+         *  the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1:
+         *  delayed by 2 cycles,...  Can be configured in CONF state.
+         */
+        uint32_t din1_num:2;
+        /** din2_num : R/W; bitpos: [5:4]; default: 0;
+         *  the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1:
+         *  delayed by 2 cycles,...  Can be configured in CONF state.
+         */
+        uint32_t din2_num:2;
+        /** din3_num : R/W; bitpos: [7:6]; default: 0;
+         *  the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1:
+         *  delayed by 2 cycles,...  Can be configured in CONF state.
+         */
+        uint32_t din3_num:2;
+        /** din4_num : HRO; bitpos: [9:8]; default: 0;
+         *  the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1:
+         *  delayed by 2 cycles,...  Can be configured in CONF state.
+         */
+        uint32_t din4_num:2;
+        /** din5_num : HRO; bitpos: [11:10]; default: 0;
+         *  the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1:
+         *  delayed by 2 cycles,...  Can be configured in CONF state.
+         */
+        uint32_t din5_num:2;
+        /** din6_num : HRO; bitpos: [13:12]; default: 0;
+         *  the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1:
+         *  delayed by 2 cycles,...  Can be configured in CONF state.
+         */
+        uint32_t din6_num:2;
+        /** din7_num : HRO; bitpos: [15:14]; default: 0;
+         *  the input signals are delayed by SPI module clock cycles, 0: delayed by 1 cycle, 1:
+         *  delayed by 2 cycles,...  Can be configured in CONF state.
+         */
+        uint32_t din7_num:2;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} spi_din_num_reg_t;
+
+/** Type of dout_mode register
+ *  SPI output delay mode configuration
+ */
+typedef union {
+    struct {
+        /** dout0_mode : R/W; bitpos: [0]; default: 0;
+         *  The output signal $n is delayed by the SPI module clock, 0: output without delayed,
+         *  1: output delay for a SPI module clock cycle at its negative edge. Can be
+         *  configured in CONF state.
+         */
+        uint32_t dout0_mode:1;
+        /** dout1_mode : R/W; bitpos: [1]; default: 0;
+         *  The output signal $n is delayed by the SPI module clock, 0: output without delayed,
+         *  1: output delay for a SPI module clock cycle at its negative edge. Can be
+         *  configured in CONF state.
+         */
+        uint32_t dout1_mode:1;
+        /** dout2_mode : R/W; bitpos: [2]; default: 0;
+         *  The output signal $n is delayed by the SPI module clock, 0: output without delayed,
+         *  1: output delay for a SPI module clock cycle at its negative edge. Can be
+         *  configured in CONF state.
+         */
+        uint32_t dout2_mode:1;
+        /** dout3_mode : R/W; bitpos: [3]; default: 0;
+         *  The output signal $n is delayed by the SPI module clock, 0: output without delayed,
+         *  1: output delay for a SPI module clock cycle at its negative edge. Can be
+         *  configured in CONF state.
+         */
+        uint32_t dout3_mode:1;
+        /** dout4_mode : HRO; bitpos: [4]; default: 0;
+         *  The output signal $n is delayed by the SPI module clock, 0: output without delayed,
+         *  1: output delay for a SPI module clock cycle at its negative edge. Can be
+         *  configured in CONF state.
+         */
+        uint32_t dout4_mode:1;
+        /** dout5_mode : HRO; bitpos: [5]; default: 0;
+         *  The output signal $n is delayed by the SPI module clock, 0: output without delayed,
+         *  1: output delay for a SPI module clock cycle at its negative edge. Can be
+         *  configured in CONF state.
+         */
+        uint32_t dout5_mode:1;
+        /** dout6_mode : HRO; bitpos: [6]; default: 0;
+         *  The output signal $n is delayed by the SPI module clock, 0: output without delayed,
+         *  1: output delay for a SPI module clock cycle at its negative edge. Can be
+         *  configured in CONF state.
+         */
+        uint32_t dout6_mode:1;
+        /** dout7_mode : HRO; bitpos: [7]; default: 0;
+         *  The output signal $n is delayed by the SPI module clock, 0: output without delayed,
+         *  1: output delay for a SPI module clock cycle at its negative edge. Can be
+         *  configured in CONF state.
+         */
+        uint32_t dout7_mode:1;
+        /** d_dqs_mode : HRO; bitpos: [8]; default: 0;
+         *  The output signal SPI_DQS is delayed by the SPI module clock, 0: output without
+         *  delayed, 1: output delay for a SPI module clock cycle at its negative edge. Can be
+         *  configured in CONF state.
+         */
+        uint32_t d_dqs_mode:1;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} spi_dout_mode_reg_t;
+
+
+/** Group: Interrupt registers */
+/** Type of dma_int_ena register
+ *  SPI interrupt enable register
+ */
+typedef union {
+    struct {
+        /** dma_infifo_full_err : R/W; bitpos: [0]; default: 0;
+         *  The enable bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
+         */
+        uint32_t dma_infifo_full_err:1;
+        /** dma_outfifo_empty_err : R/W; bitpos: [1]; default: 0;
+         *  The enable bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
+         */
+        uint32_t dma_outfifo_empty_err:1;
+        /** slv_ex_qpi : R/W; bitpos: [2]; default: 0;
+         *  The enable bit for SPI slave Ex_QPI interrupt.
+         */
+        uint32_t slv_ex_qpi:1;
+        /** slv_en_qpi : R/W; bitpos: [3]; default: 0;
+         *  The enable bit for SPI slave En_QPI interrupt.
+         */
+        uint32_t slv_en_qpi:1;
+        /** slv_cmd7 : R/W; bitpos: [4]; default: 0;
+         *  The enable bit for SPI slave CMD7 interrupt.
+         */
+        uint32_t slv_cmd7:1;
+        /** slv_cmd8 : R/W; bitpos: [5]; default: 0;
+         *  The enable bit for SPI slave CMD8 interrupt.
+         */
+        uint32_t slv_cmd8:1;
+        /** slv_cmd9 : R/W; bitpos: [6]; default: 0;
+         *  The enable bit for SPI slave CMD9 interrupt.
+         */
+        uint32_t slv_cmd9:1;
+        /** slv_cmda : R/W; bitpos: [7]; default: 0;
+         *  The enable bit for SPI slave CMDA interrupt.
+         */
+        uint32_t slv_cmda:1;
+        /** slv_rd_dma_done : R/W; bitpos: [8]; default: 0;
+         *  The enable bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
+         */
+        uint32_t slv_rd_dma_done:1;
+        /** slv_wr_dma_done : R/W; bitpos: [9]; default: 0;
+         *  The enable bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
+         */
+        uint32_t slv_wr_dma_done:1;
+        /** slv_rd_buf_done : R/W; bitpos: [10]; default: 0;
+         *  The enable bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
+         */
+        uint32_t slv_rd_buf_done:1;
+        /** slv_wr_buf_done : R/W; bitpos: [11]; default: 0;
+         *  The enable bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
+         */
+        uint32_t slv_wr_buf_done:1;
+        /** trans_done : R/W; bitpos: [12]; default: 0;
+         *  The enable bit for SPI_TRANS_DONE_INT interrupt.
+         */
+        uint32_t trans_done:1;
+        /** dma_seg_trans_done : R/W; bitpos: [13]; default: 0;
+         *  The enable bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
+         */
+        uint32_t dma_seg_trans_done:1;
+        /** seg_magic_err : R/W; bitpos: [14]; default: 0;
+         *  The enable bit for SPI_SEG_MAGIC_ERR_INT interrupt.
+         */
+        uint32_t seg_magic_err:1;
+        /** slv_buf_addr_err : R/W; bitpos: [15]; default: 0;
+         *  The enable bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
+         */
+        uint32_t slv_buf_addr_err:1;
+        /** slv_cmd_err : R/W; bitpos: [16]; default: 0;
+         *  The enable bit for SPI_SLV_CMD_ERR_INT interrupt.
+         */
+        uint32_t slv_cmd_err:1;
+        /** mst_rx_afifo_wfull_err : R/W; bitpos: [17]; default: 0;
+         *  The enable bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
+         */
+        uint32_t mst_rx_afifo_wfull_err:1;
+        /** mst_tx_afifo_rempty_err : R/W; bitpos: [18]; default: 0;
+         *  The enable bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
+         */
+        uint32_t mst_tx_afifo_rempty_err:1;
+        /** app2 : R/W; bitpos: [19]; default: 0;
+         *  The enable bit for SPI_APP2_INT interrupt.
+         */
+        uint32_t app2:1;
+        /** app1 : R/W; bitpos: [20]; default: 0;
+         *  The enable bit for SPI_APP1_INT interrupt.
+         */
+        uint32_t app1:1;
+        uint32_t reserved_21:11;
+    };
+    uint32_t val;
+} spi_dma_int_ena_reg_t;
+
+/** Type of dma_int_clr register
+ *  SPI interrupt clear register
+ */
+typedef union {
+    struct {
+        /** dma_infifo_full_err : WT; bitpos: [0]; default: 0;
+         *  The clear bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
+         */
+        uint32_t dma_infifo_full_err:1;
+        /** dma_outfifo_empty_err : WT; bitpos: [1]; default: 0;
+         *  The clear bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
+         */
+        uint32_t dma_outfifo_empty_err:1;
+        /** slv_ex_qpi : WT; bitpos: [2]; default: 0;
+         *  The clear bit for SPI slave Ex_QPI interrupt.
+         */
+        uint32_t slv_ex_qpi:1;
+        /** slv_en_qpi : WT; bitpos: [3]; default: 0;
+         *  The clear bit for SPI slave En_QPI interrupt.
+         */
+        uint32_t slv_en_qpi:1;
+        /** slv_cmd7 : WT; bitpos: [4]; default: 0;
+         *  The clear bit for SPI slave CMD7 interrupt.
+         */
+        uint32_t slv_cmd7:1;
+        /** slv_cmd8 : WT; bitpos: [5]; default: 0;
+         *  The clear bit for SPI slave CMD8 interrupt.
+         */
+        uint32_t slv_cmd8:1;
+        /** slv_cmd9 : WT; bitpos: [6]; default: 0;
+         *  The clear bit for SPI slave CMD9 interrupt.
+         */
+        uint32_t slv_cmd9:1;
+        /** slv_cmda : WT; bitpos: [7]; default: 0;
+         *  The clear bit for SPI slave CMDA interrupt.
+         */
+        uint32_t slv_cmda:1;
+        /** slv_rd_dma_done : WT; bitpos: [8]; default: 0;
+         *  The clear bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
+         */
+        uint32_t slv_rd_dma_done:1;
+        /** slv_wr_dma_done : WT; bitpos: [9]; default: 0;
+         *  The clear bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
+         */
+        uint32_t slv_wr_dma_done:1;
+        /** slv_rd_buf_done : WT; bitpos: [10]; default: 0;
+         *  The clear bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
+         */
+        uint32_t slv_rd_buf_done:1;
+        /** slv_wr_buf_done : WT; bitpos: [11]; default: 0;
+         *  The clear bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
+         */
+        uint32_t slv_wr_buf_done:1;
+        /** trans_done : WT; bitpos: [12]; default: 0;
+         *  The clear bit for SPI_TRANS_DONE_INT interrupt.
+         */
+        uint32_t trans_done:1;
+        /** dma_seg_trans_done : WT; bitpos: [13]; default: 0;
+         *  The clear bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
+         */
+        uint32_t dma_seg_trans_done:1;
+        /** seg_magic_err : WT; bitpos: [14]; default: 0;
+         *  The clear bit for SPI_SEG_MAGIC_ERR_INT interrupt.
+         */
+        uint32_t seg_magic_err:1;
+        /** slv_buf_addr_err : WT; bitpos: [15]; default: 0;
+         *  The clear bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
+         */
+        uint32_t slv_buf_addr_err:1;
+        /** slv_cmd_err : WT; bitpos: [16]; default: 0;
+         *  The clear bit for SPI_SLV_CMD_ERR_INT interrupt.
+         */
+        uint32_t slv_cmd_err:1;
+        /** mst_rx_afifo_wfull_err : WT; bitpos: [17]; default: 0;
+         *  The clear bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
+         */
+        uint32_t mst_rx_afifo_wfull_err:1;
+        /** mst_tx_afifo_rempty_err : WT; bitpos: [18]; default: 0;
+         *  The clear bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
+         */
+        uint32_t mst_tx_afifo_rempty_err:1;
+        /** app2 : WT; bitpos: [19]; default: 0;
+         *  The clear bit for SPI_APP2_INT interrupt.
+         */
+        uint32_t app2:1;
+        /** app1 : WT; bitpos: [20]; default: 0;
+         *  The clear bit for SPI_APP1_INT interrupt.
+         */
+        uint32_t app1:1;
+        uint32_t reserved_21:11;
+    };
+    uint32_t val;
+} spi_dma_int_clr_reg_t;
+
+/** Type of dma_int_raw register
+ *  SPI interrupt raw register
+ */
+typedef union {
+    struct {
+        /** dma_infifo_full_err : R/WTC/SS; bitpos: [0]; default: 0;
+         *  1: The current data rate of DMA Rx is smaller than that of SPI, which will lose the
+         *  receive data.  0: Others.
+         */
+        uint32_t dma_infifo_full_err:1;
+        /** dma_outfifo_empty_err : R/WTC/SS; bitpos: [1]; default: 0;
+         *  1: The current data rate of DMA TX is smaller than that of SPI. SPI will stop in
+         *  master mode and send out all 0 in slave mode.  0: Others.
+         */
+        uint32_t dma_outfifo_empty_err:1;
+        /** slv_ex_qpi : R/WTC/SS; bitpos: [2]; default: 0;
+         *  The raw bit for SPI slave Ex_QPI interrupt. 1: SPI slave mode Ex_QPI transmission
+         *  is ended. 0: Others.
+         */
+        uint32_t slv_ex_qpi:1;
+        /** slv_en_qpi : R/WTC/SS; bitpos: [3]; default: 0;
+         *  The raw bit for SPI slave En_QPI interrupt. 1: SPI slave mode En_QPI transmission
+         *  is ended. 0: Others.
+         */
+        uint32_t slv_en_qpi:1;
+        /** slv_cmd7 : R/WTC/SS; bitpos: [4]; default: 0;
+         *  The raw bit for SPI slave CMD7 interrupt. 1: SPI slave mode CMD7 transmission is
+         *  ended. 0: Others.
+         */
+        uint32_t slv_cmd7:1;
+        /** slv_cmd8 : R/WTC/SS; bitpos: [5]; default: 0;
+         *  The raw bit for SPI slave CMD8 interrupt. 1: SPI slave mode CMD8 transmission is
+         *  ended. 0: Others.
+         */
+        uint32_t slv_cmd8:1;
+        /** slv_cmd9 : R/WTC/SS; bitpos: [6]; default: 0;
+         *  The raw bit for SPI slave CMD9 interrupt. 1: SPI slave mode CMD9 transmission is
+         *  ended. 0: Others.
+         */
+        uint32_t slv_cmd9:1;
+        /** slv_cmda : R/WTC/SS; bitpos: [7]; default: 0;
+         *  The raw bit for SPI slave CMDA interrupt. 1: SPI slave mode CMDA transmission is
+         *  ended. 0: Others.
+         */
+        uint32_t slv_cmda:1;
+        /** slv_rd_dma_done : R/WTC/SS; bitpos: [8]; default: 0;
+         *  The raw bit for SPI_SLV_RD_DMA_DONE_INT interrupt. 1: SPI slave mode Rd_DMA
+         *  transmission is ended. 0: Others.
+         */
+        uint32_t slv_rd_dma_done:1;
+        /** slv_wr_dma_done : R/WTC/SS; bitpos: [9]; default: 0;
+         *  The raw bit for SPI_SLV_WR_DMA_DONE_INT interrupt. 1: SPI slave mode Wr_DMA
+         *  transmission is ended. 0: Others.
+         */
+        uint32_t slv_wr_dma_done:1;
+        /** slv_rd_buf_done : R/WTC/SS; bitpos: [10]; default: 0;
+         *  The raw bit for SPI_SLV_RD_BUF_DONE_INT interrupt. 1: SPI slave mode Rd_BUF
+         *  transmission is ended. 0: Others.
+         */
+        uint32_t slv_rd_buf_done:1;
+        /** slv_wr_buf_done : R/WTC/SS; bitpos: [11]; default: 0;
+         *  The raw bit for SPI_SLV_WR_BUF_DONE_INT interrupt. 1: SPI slave mode Wr_BUF
+         *  transmission is ended. 0: Others.
+         */
+        uint32_t slv_wr_buf_done:1;
+        /** trans_done : R/WTC/SS; bitpos: [12]; default: 0;
+         *  The raw bit for SPI_TRANS_DONE_INT interrupt. 1: SPI master mode transmission is
+         *  ended. 0: others.
+         */
+        uint32_t trans_done:1;
+        /** dma_seg_trans_done : R/WTC/SS; bitpos: [13]; default: 0;
+         *  The raw bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt. 1:  spi master DMA
+         *  full-duplex/half-duplex seg-conf-trans ends or slave half-duplex seg-trans ends.
+         *  And data has been pushed to corresponding memory.  0:  seg-conf-trans or seg-trans
+         *  is not ended or not occurred.
+         */
+        uint32_t dma_seg_trans_done:1;
+        /** seg_magic_err : R/WTC/SS; bitpos: [14]; default: 0;
+         *  The raw bit for SPI_SEG_MAGIC_ERR_INT interrupt. 1: The magic value in CONF buffer
+         *  is error in the DMA seg-conf-trans. 0: others.
+         */
+        uint32_t seg_magic_err:1;
+        /** slv_buf_addr_err : R/WTC/SS; bitpos: [15]; default: 0;
+         *  The raw bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt. 1: The accessing data address
+         *  of the current SPI slave mode CPU controlled FD, Wr_BUF or Rd_BUF transmission is
+         *  bigger than 63. 0: Others.
+         */
+        uint32_t slv_buf_addr_err:1;
+        /** slv_cmd_err : R/WTC/SS; bitpos: [16]; default: 0;
+         *  The raw bit for SPI_SLV_CMD_ERR_INT interrupt. 1: The slave command value in the
+         *  current SPI slave HD mode transmission is not supported. 0: Others.
+         */
+        uint32_t slv_cmd_err:1;
+        /** mst_rx_afifo_wfull_err : R/WTC/SS; bitpos: [17]; default: 0;
+         *  The raw bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt. 1: There is a RX AFIFO
+         *  write-full error when SPI inputs data in master mode. 0: Others.
+         */
+        uint32_t mst_rx_afifo_wfull_err:1;
+        /** mst_tx_afifo_rempty_err : R/WTC/SS; bitpos: [18]; default: 0;
+         *  The raw bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt. 1: There is a TX BUF
+         *  AFIFO read-empty error when SPI outputs data in master mode. 0: Others.
+         */
+        uint32_t mst_tx_afifo_rempty_err:1;
+        /** app2 : R/WTC/SS; bitpos: [19]; default: 0;
+         *  The raw bit for SPI_APP2_INT interrupt. The value is only controlled by software.
+         */
+        uint32_t app2:1;
+        /** app1 : R/WTC/SS; bitpos: [20]; default: 0;
+         *  The raw bit for SPI_APP1_INT interrupt. The value is only controlled by software.
+         */
+        uint32_t app1:1;
+        uint32_t reserved_21:11;
+    };
+    uint32_t val;
+} spi_dma_int_raw_reg_t;
+
+/** Type of dma_int_st register
+ *  SPI interrupt status register
+ */
+typedef union {
+    struct {
+        /** dma_infifo_full_err : RO; bitpos: [0]; default: 0;
+         *  The status bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
+         */
+        uint32_t dma_infifo_full_err:1;
+        /** dma_outfifo_empty_err : RO; bitpos: [1]; default: 0;
+         *  The status bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
+         */
+        uint32_t dma_outfifo_empty_err:1;
+        /** slv_ex_qpi : RO; bitpos: [2]; default: 0;
+         *  The status bit for SPI slave Ex_QPI interrupt.
+         */
+        uint32_t slv_ex_qpi:1;
+        /** slv_en_qpi : RO; bitpos: [3]; default: 0;
+         *  The status bit for SPI slave En_QPI interrupt.
+         */
+        uint32_t slv_en_qpi:1;
+        /** slv_cmd7 : RO; bitpos: [4]; default: 0;
+         *  The status bit for SPI slave CMD7 interrupt.
+         */
+        uint32_t slv_cmd7:1;
+        /** slv_cmd8 : RO; bitpos: [5]; default: 0;
+         *  The status bit for SPI slave CMD8 interrupt.
+         */
+        uint32_t slv_cmd8:1;
+        /** slv_cmd9 : RO; bitpos: [6]; default: 0;
+         *  The status bit for SPI slave CMD9 interrupt.
+         */
+        uint32_t slv_cmd9:1;
+        /** slv_cmda : RO; bitpos: [7]; default: 0;
+         *  The status bit for SPI slave CMDA interrupt.
+         */
+        uint32_t slv_cmda:1;
+        /** slv_rd_dma_done : RO; bitpos: [8]; default: 0;
+         *  The status bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
+         */
+        uint32_t slv_rd_dma_done:1;
+        /** slv_wr_dma_done : RO; bitpos: [9]; default: 0;
+         *  The status bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
+         */
+        uint32_t slv_wr_dma_done:1;
+        /** slv_rd_buf_done : RO; bitpos: [10]; default: 0;
+         *  The status bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
+         */
+        uint32_t slv_rd_buf_done:1;
+        /** slv_wr_buf_done : RO; bitpos: [11]; default: 0;
+         *  The status bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
+         */
+        uint32_t slv_wr_buf_done:1;
+        /** trans_done : RO; bitpos: [12]; default: 0;
+         *  The status bit for SPI_TRANS_DONE_INT interrupt.
+         */
+        uint32_t trans_done:1;
+        /** dma_seg_trans_done : RO; bitpos: [13]; default: 0;
+         *  The status bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
+         */
+        uint32_t dma_seg_trans_done:1;
+        /** seg_magic_err : RO; bitpos: [14]; default: 0;
+         *  The status bit for SPI_SEG_MAGIC_ERR_INT interrupt.
+         */
+        uint32_t seg_magic_err:1;
+        /** slv_buf_addr_err : RO; bitpos: [15]; default: 0;
+         *  The status bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
+         */
+        uint32_t slv_buf_addr_err:1;
+        /** slv_cmd_err : RO; bitpos: [16]; default: 0;
+         *  The status bit for SPI_SLV_CMD_ERR_INT interrupt.
+         */
+        uint32_t slv_cmd_err:1;
+        /** mst_rx_afifo_wfull_err : RO; bitpos: [17]; default: 0;
+         *  The status bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
+         */
+        uint32_t mst_rx_afifo_wfull_err:1;
+        /** mst_tx_afifo_rempty_err : RO; bitpos: [18]; default: 0;
+         *  The status bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
+         */
+        uint32_t mst_tx_afifo_rempty_err:1;
+        /** app2 : RO; bitpos: [19]; default: 0;
+         *  The status bit for SPI_APP2_INT interrupt.
+         */
+        uint32_t app2:1;
+        /** app1 : RO; bitpos: [20]; default: 0;
+         *  The status bit for SPI_APP1_INT interrupt.
+         */
+        uint32_t app1:1;
+        uint32_t reserved_21:11;
+    };
+    uint32_t val;
+} spi_dma_int_st_reg_t;
+
+/** Type of dma_int_set register
+ *  SPI interrupt software set register
+ */
+typedef union {
+    struct {
+        /** dma_infifo_full_err_int_set : WT; bitpos: [0]; default: 0;
+         *  The software set bit for SPI_DMA_INFIFO_FULL_ERR_INT interrupt.
+         */
+        uint32_t dma_infifo_full_err_int_set:1;
+        /** dma_outfifo_empty_err_int_set : WT; bitpos: [1]; default: 0;
+         *  The software set bit for SPI_DMA_OUTFIFO_EMPTY_ERR_INT interrupt.
+         */
+        uint32_t dma_outfifo_empty_err_int_set:1;
+        /** slv_ex_qpi_int_set : WT; bitpos: [2]; default: 0;
+         *  The software set bit for SPI slave Ex_QPI interrupt.
+         */
+        uint32_t slv_ex_qpi_int_set:1;
+        /** slv_en_qpi_int_set : WT; bitpos: [3]; default: 0;
+         *  The software set bit for SPI slave En_QPI interrupt.
+         */
+        uint32_t slv_en_qpi_int_set:1;
+        /** slv_cmd7_int_set : WT; bitpos: [4]; default: 0;
+         *  The software set bit for SPI slave CMD7 interrupt.
+         */
+        uint32_t slv_cmd7_int_set:1;
+        /** slv_cmd8_int_set : WT; bitpos: [5]; default: 0;
+         *  The software set bit for SPI slave CMD8 interrupt.
+         */
+        uint32_t slv_cmd8_int_set:1;
+        /** slv_cmd9_int_set : WT; bitpos: [6]; default: 0;
+         *  The software set bit for SPI slave CMD9 interrupt.
+         */
+        uint32_t slv_cmd9_int_set:1;
+        /** slv_cmda_int_set : WT; bitpos: [7]; default: 0;
+         *  The software set bit for SPI slave CMDA interrupt.
+         */
+        uint32_t slv_cmda_int_set:1;
+        /** slv_rd_dma_done_int_set : WT; bitpos: [8]; default: 0;
+         *  The software set bit for SPI_SLV_RD_DMA_DONE_INT interrupt.
+         */
+        uint32_t slv_rd_dma_done_int_set:1;
+        /** slv_wr_dma_done_int_set : WT; bitpos: [9]; default: 0;
+         *  The software set bit for SPI_SLV_WR_DMA_DONE_INT interrupt.
+         */
+        uint32_t slv_wr_dma_done_int_set:1;
+        /** slv_rd_buf_done_int_set : WT; bitpos: [10]; default: 0;
+         *  The software set bit for SPI_SLV_RD_BUF_DONE_INT interrupt.
+         */
+        uint32_t slv_rd_buf_done_int_set:1;
+        /** slv_wr_buf_done_int_set : WT; bitpos: [11]; default: 0;
+         *  The software set bit for SPI_SLV_WR_BUF_DONE_INT interrupt.
+         */
+        uint32_t slv_wr_buf_done_int_set:1;
+        /** trans_done_int_set : WT; bitpos: [12]; default: 0;
+         *  The software set bit for SPI_TRANS_DONE_INT interrupt.
+         */
+        uint32_t trans_done_int_set:1;
+        /** dma_seg_trans_done_int_set : WT; bitpos: [13]; default: 0;
+         *  The software set bit for SPI_DMA_SEG_TRANS_DONE_INT interrupt.
+         */
+        uint32_t dma_seg_trans_done_int_set:1;
+        /** seg_magic_err_int_set : WT; bitpos: [14]; default: 0;
+         *  The software set bit for SPI_SEG_MAGIC_ERR_INT interrupt.
+         */
+        uint32_t seg_magic_err_int_set:1;
+        /** slv_buf_addr_err_int_set : WT; bitpos: [15]; default: 0;
+         *  The software set bit for SPI_SLV_BUF_ADDR_ERR_INT interrupt.
+         */
+        uint32_t slv_buf_addr_err_int_set:1;
+        /** slv_cmd_err_int_set : WT; bitpos: [16]; default: 0;
+         *  The software set bit for SPI_SLV_CMD_ERR_INT interrupt.
+         */
+        uint32_t slv_cmd_err_int_set:1;
+        /** mst_rx_afifo_wfull_err_int_set : WT; bitpos: [17]; default: 0;
+         *  The software set bit for SPI_MST_RX_AFIFO_WFULL_ERR_INT interrupt.
+         */
+        uint32_t mst_rx_afifo_wfull_err_int_set:1;
+        /** mst_tx_afifo_rempty_err_int_set : WT; bitpos: [18]; default: 0;
+         *  The software set bit for SPI_MST_TX_AFIFO_REMPTY_ERR_INT interrupt.
+         */
+        uint32_t mst_tx_afifo_rempty_err_int_set:1;
+        /** app2_int_set : WT; bitpos: [19]; default: 0;
+         *  The software set bit for SPI_APP2_INT interrupt.
+         */
+        uint32_t app2_int_set:1;
+        /** app1_int_set : WT; bitpos: [20]; default: 0;
+         *  The software set bit for SPI_APP1_INT interrupt.
+         */
+        uint32_t app1_int_set:1;
+        uint32_t reserved_21:11;
+    };
+    uint32_t val;
+} spi_dma_int_set_reg_t;
+
+
+/** Group: CPU-controlled data buffer */
+/** Type of wn register
+ *  SPI CPU-controlled buffer
+ */
+typedef union {
+    struct {
+        /** buf : R/W/SS; bitpos: [31:0]; default: 0;
+         *  data buffer
+         */
+        uint32_t buf:32;
+    };
+    uint32_t val;
+} spi_wn_reg_t;
+
+
+/** Group: Version register */
+/** Type of date register
+ *  Version control
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [27:0]; default: 35656448;
+         *  SPI register version.
+         */
+        uint32_t date:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} spi_date_reg_t;
+
+
+typedef struct spi_dev_t {
+    volatile spi_cmd_reg_t cmd;
+    volatile spi_addr_reg_t addr;
+    volatile spi_ctrl_reg_t ctrl;
+    volatile spi_clock_reg_t clock;
+    volatile spi_user_reg_t user;
+    volatile spi_user1_reg_t user1;
+    volatile spi_user2_reg_t user2;
+    volatile spi_ms_dlen_reg_t ms_dlen;
+    volatile spi_misc_reg_t misc;
+    volatile spi_din_mode_reg_t din_mode;
+    volatile spi_din_num_reg_t din_num;
+    volatile spi_dout_mode_reg_t dout_mode;
+    volatile spi_dma_conf_reg_t dma_conf;
+    volatile spi_dma_int_ena_reg_t dma_int_ena;
+    volatile spi_dma_int_clr_reg_t dma_int_clr;
+    volatile spi_dma_int_raw_reg_t dma_int_raw;
+    volatile spi_dma_int_st_reg_t dma_int_st;
+    volatile spi_dma_int_set_reg_t dma_int_set;
+    uint32_t reserved_048[20];
+    volatile spi_wn_reg_t data_buf[16];
+    uint32_t reserved_0d8[2];
+    volatile spi_slave_reg_t slave;
+    volatile spi_slave1_reg_t slave1;
+    volatile spi_clk_gate_reg_t clk_gate;
+    uint32_t reserved_0ec;
+    volatile spi_date_reg_t date;
+} spi_dev_t;
+
+extern spi_dev_t GPSPI2;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(spi_dev_t) == 0xf4, "Invalid size of spi_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/systimer_reg.h b/components/soc/esp32c6/include/soc/systimer_reg.h
new file mode 100644
index 0000000000..9cccb760cc
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/systimer_reg.h
@@ -0,0 +1,637 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** SYSTIMER_CONF_REG register
+ *  Configure system timer clock
+ */
+#define SYSTIMER_CONF_REG (DR_REG_SYSTIMER_BASE + 0x0)
+/** SYSTIMER_SYSTIMER_CLK_FO : R/W; bitpos: [0]; default: 0;
+ *  systimer clock force on
+ */
+#define SYSTIMER_SYSTIMER_CLK_FO    (BIT(0))
+#define SYSTIMER_SYSTIMER_CLK_FO_M  (SYSTIMER_SYSTIMER_CLK_FO_V << SYSTIMER_SYSTIMER_CLK_FO_S)
+#define SYSTIMER_SYSTIMER_CLK_FO_V  0x00000001U
+#define SYSTIMER_SYSTIMER_CLK_FO_S  0
+/** SYSTIMER_ETM_EN : R/W; bitpos: [1]; default: 0;
+ *  enable systimer's etm task and event
+ */
+#define SYSTIMER_ETM_EN    (BIT(1))
+#define SYSTIMER_ETM_EN_M  (SYSTIMER_ETM_EN_V << SYSTIMER_ETM_EN_S)
+#define SYSTIMER_ETM_EN_V  0x00000001U
+#define SYSTIMER_ETM_EN_S  1
+/** SYSTIMER_TARGET2_WORK_EN : R/W; bitpos: [22]; default: 0;
+ *  target2 work enable
+ */
+#define SYSTIMER_TARGET2_WORK_EN    (BIT(22))
+#define SYSTIMER_TARGET2_WORK_EN_M  (SYSTIMER_TARGET2_WORK_EN_V << SYSTIMER_TARGET2_WORK_EN_S)
+#define SYSTIMER_TARGET2_WORK_EN_V  0x00000001U
+#define SYSTIMER_TARGET2_WORK_EN_S  22
+/** SYSTIMER_TARGET1_WORK_EN : R/W; bitpos: [23]; default: 0;
+ *  target1 work enable
+ */
+#define SYSTIMER_TARGET1_WORK_EN    (BIT(23))
+#define SYSTIMER_TARGET1_WORK_EN_M  (SYSTIMER_TARGET1_WORK_EN_V << SYSTIMER_TARGET1_WORK_EN_S)
+#define SYSTIMER_TARGET1_WORK_EN_V  0x00000001U
+#define SYSTIMER_TARGET1_WORK_EN_S  23
+/** SYSTIMER_TARGET0_WORK_EN : R/W; bitpos: [24]; default: 0;
+ *  target0 work enable
+ */
+#define SYSTIMER_TARGET0_WORK_EN    (BIT(24))
+#define SYSTIMER_TARGET0_WORK_EN_M  (SYSTIMER_TARGET0_WORK_EN_V << SYSTIMER_TARGET0_WORK_EN_S)
+#define SYSTIMER_TARGET0_WORK_EN_V  0x00000001U
+#define SYSTIMER_TARGET0_WORK_EN_S  24
+/** SYSTIMER_TIMER_UNIT1_CORE1_STALL_EN : R/W; bitpos: [25]; default: 1;
+ *  If timer unit1 is stalled when core1 stalled
+ */
+#define SYSTIMER_TIMER_UNIT1_CORE1_STALL_EN    (BIT(25))
+#define SYSTIMER_TIMER_UNIT1_CORE1_STALL_EN_M  (SYSTIMER_TIMER_UNIT1_CORE1_STALL_EN_V << SYSTIMER_TIMER_UNIT1_CORE1_STALL_EN_S)
+#define SYSTIMER_TIMER_UNIT1_CORE1_STALL_EN_V  0x00000001U
+#define SYSTIMER_TIMER_UNIT1_CORE1_STALL_EN_S  25
+/** SYSTIMER_TIMER_UNIT1_CORE0_STALL_EN : R/W; bitpos: [26]; default: 1;
+ *  If timer unit1 is stalled when core0 stalled
+ */
+#define SYSTIMER_TIMER_UNIT1_CORE0_STALL_EN    (BIT(26))
+#define SYSTIMER_TIMER_UNIT1_CORE0_STALL_EN_M  (SYSTIMER_TIMER_UNIT1_CORE0_STALL_EN_V << SYSTIMER_TIMER_UNIT1_CORE0_STALL_EN_S)
+#define SYSTIMER_TIMER_UNIT1_CORE0_STALL_EN_V  0x00000001U
+#define SYSTIMER_TIMER_UNIT1_CORE0_STALL_EN_S  26
+/** SYSTIMER_TIMER_UNIT0_CORE1_STALL_EN : R/W; bitpos: [27]; default: 0;
+ *  If timer unit0 is stalled when core1 stalled
+ */
+#define SYSTIMER_TIMER_UNIT0_CORE1_STALL_EN    (BIT(27))
+#define SYSTIMER_TIMER_UNIT0_CORE1_STALL_EN_M  (SYSTIMER_TIMER_UNIT0_CORE1_STALL_EN_V << SYSTIMER_TIMER_UNIT0_CORE1_STALL_EN_S)
+#define SYSTIMER_TIMER_UNIT0_CORE1_STALL_EN_V  0x00000001U
+#define SYSTIMER_TIMER_UNIT0_CORE1_STALL_EN_S  27
+/** SYSTIMER_TIMER_UNIT0_CORE0_STALL_EN : R/W; bitpos: [28]; default: 0;
+ *  If timer unit0 is stalled when core0 stalled
+ */
+#define SYSTIMER_TIMER_UNIT0_CORE0_STALL_EN    (BIT(28))
+#define SYSTIMER_TIMER_UNIT0_CORE0_STALL_EN_M  (SYSTIMER_TIMER_UNIT0_CORE0_STALL_EN_V << SYSTIMER_TIMER_UNIT0_CORE0_STALL_EN_S)
+#define SYSTIMER_TIMER_UNIT0_CORE0_STALL_EN_V  0x00000001U
+#define SYSTIMER_TIMER_UNIT0_CORE0_STALL_EN_S  28
+/** SYSTIMER_TIMER_UNIT1_WORK_EN : R/W; bitpos: [29]; default: 0;
+ *  timer unit1 work enable
+ */
+#define SYSTIMER_TIMER_UNIT1_WORK_EN    (BIT(29))
+#define SYSTIMER_TIMER_UNIT1_WORK_EN_M  (SYSTIMER_TIMER_UNIT1_WORK_EN_V << SYSTIMER_TIMER_UNIT1_WORK_EN_S)
+#define SYSTIMER_TIMER_UNIT1_WORK_EN_V  0x00000001U
+#define SYSTIMER_TIMER_UNIT1_WORK_EN_S  29
+/** SYSTIMER_TIMER_UNIT0_WORK_EN : R/W; bitpos: [30]; default: 1;
+ *  timer unit0 work enable
+ */
+#define SYSTIMER_TIMER_UNIT0_WORK_EN    (BIT(30))
+#define SYSTIMER_TIMER_UNIT0_WORK_EN_M  (SYSTIMER_TIMER_UNIT0_WORK_EN_V << SYSTIMER_TIMER_UNIT0_WORK_EN_S)
+#define SYSTIMER_TIMER_UNIT0_WORK_EN_V  0x00000001U
+#define SYSTIMER_TIMER_UNIT0_WORK_EN_S  30
+/** SYSTIMER_CLK_EN : R/W; bitpos: [31]; default: 0;
+ *  register file clk gating
+ */
+#define SYSTIMER_CLK_EN    (BIT(31))
+#define SYSTIMER_CLK_EN_M  (SYSTIMER_CLK_EN_V << SYSTIMER_CLK_EN_S)
+#define SYSTIMER_CLK_EN_V  0x00000001U
+#define SYSTIMER_CLK_EN_S  31
+
+/** SYSTIMER_UNIT0_OP_REG register
+ *  system timer unit0 value update register
+ */
+#define SYSTIMER_UNIT0_OP_REG (DR_REG_SYSTIMER_BASE + 0x4)
+/** SYSTIMER_TIMER_UNIT0_VALUE_VALID : R/SS/WTC; bitpos: [29]; default: 0;
+ *  timer value is sync and valid
+ */
+#define SYSTIMER_TIMER_UNIT0_VALUE_VALID    (BIT(29))
+#define SYSTIMER_TIMER_UNIT0_VALUE_VALID_M  (SYSTIMER_TIMER_UNIT0_VALUE_VALID_V << SYSTIMER_TIMER_UNIT0_VALUE_VALID_S)
+#define SYSTIMER_TIMER_UNIT0_VALUE_VALID_V  0x00000001U
+#define SYSTIMER_TIMER_UNIT0_VALUE_VALID_S  29
+/** SYSTIMER_TIMER_UNIT0_UPDATE : WT; bitpos: [30]; default: 0;
+ *  update timer_unit0
+ */
+#define SYSTIMER_TIMER_UNIT0_UPDATE    (BIT(30))
+#define SYSTIMER_TIMER_UNIT0_UPDATE_M  (SYSTIMER_TIMER_UNIT0_UPDATE_V << SYSTIMER_TIMER_UNIT0_UPDATE_S)
+#define SYSTIMER_TIMER_UNIT0_UPDATE_V  0x00000001U
+#define SYSTIMER_TIMER_UNIT0_UPDATE_S  30
+
+/** SYSTIMER_UNIT1_OP_REG register
+ *  system timer unit1 value update register
+ */
+#define SYSTIMER_UNIT1_OP_REG (DR_REG_SYSTIMER_BASE + 0x8)
+/** SYSTIMER_TIMER_UNIT1_VALUE_VALID : R/SS/WTC; bitpos: [29]; default: 0;
+ *  timer value is sync and valid
+ */
+#define SYSTIMER_TIMER_UNIT1_VALUE_VALID    (BIT(29))
+#define SYSTIMER_TIMER_UNIT1_VALUE_VALID_M  (SYSTIMER_TIMER_UNIT1_VALUE_VALID_V << SYSTIMER_TIMER_UNIT1_VALUE_VALID_S)
+#define SYSTIMER_TIMER_UNIT1_VALUE_VALID_V  0x00000001U
+#define SYSTIMER_TIMER_UNIT1_VALUE_VALID_S  29
+/** SYSTIMER_TIMER_UNIT1_UPDATE : WT; bitpos: [30]; default: 0;
+ *  update timer unit1
+ */
+#define SYSTIMER_TIMER_UNIT1_UPDATE    (BIT(30))
+#define SYSTIMER_TIMER_UNIT1_UPDATE_M  (SYSTIMER_TIMER_UNIT1_UPDATE_V << SYSTIMER_TIMER_UNIT1_UPDATE_S)
+#define SYSTIMER_TIMER_UNIT1_UPDATE_V  0x00000001U
+#define SYSTIMER_TIMER_UNIT1_UPDATE_S  30
+
+/** SYSTIMER_UNIT0_LOAD_HI_REG register
+ *  system timer unit0 value high load register
+ */
+#define SYSTIMER_UNIT0_LOAD_HI_REG (DR_REG_SYSTIMER_BASE + 0xc)
+/** SYSTIMER_TIMER_UNIT0_LOAD_HI : R/W; bitpos: [19:0]; default: 0;
+ *  timer unit0 load high 20 bits
+ */
+#define SYSTIMER_TIMER_UNIT0_LOAD_HI    0x000FFFFFU
+#define SYSTIMER_TIMER_UNIT0_LOAD_HI_M  (SYSTIMER_TIMER_UNIT0_LOAD_HI_V << SYSTIMER_TIMER_UNIT0_LOAD_HI_S)
+#define SYSTIMER_TIMER_UNIT0_LOAD_HI_V  0x000FFFFFU
+#define SYSTIMER_TIMER_UNIT0_LOAD_HI_S  0
+
+/** SYSTIMER_UNIT0_LOAD_LO_REG register
+ *  system timer unit0 value low load register
+ */
+#define SYSTIMER_UNIT0_LOAD_LO_REG (DR_REG_SYSTIMER_BASE + 0x10)
+/** SYSTIMER_TIMER_UNIT0_LOAD_LO : R/W; bitpos: [31:0]; default: 0;
+ *  timer unit0 load low 32 bits
+ */
+#define SYSTIMER_TIMER_UNIT0_LOAD_LO    0xFFFFFFFFU
+#define SYSTIMER_TIMER_UNIT0_LOAD_LO_M  (SYSTIMER_TIMER_UNIT0_LOAD_LO_V << SYSTIMER_TIMER_UNIT0_LOAD_LO_S)
+#define SYSTIMER_TIMER_UNIT0_LOAD_LO_V  0xFFFFFFFFU
+#define SYSTIMER_TIMER_UNIT0_LOAD_LO_S  0
+
+/** SYSTIMER_UNIT1_LOAD_HI_REG register
+ *  system timer unit1 value high load register
+ */
+#define SYSTIMER_UNIT1_LOAD_HI_REG (DR_REG_SYSTIMER_BASE + 0x14)
+/** SYSTIMER_TIMER_UNIT1_LOAD_HI : R/W; bitpos: [19:0]; default: 0;
+ *  timer unit1 load high 20 bits
+ */
+#define SYSTIMER_TIMER_UNIT1_LOAD_HI    0x000FFFFFU
+#define SYSTIMER_TIMER_UNIT1_LOAD_HI_M  (SYSTIMER_TIMER_UNIT1_LOAD_HI_V << SYSTIMER_TIMER_UNIT1_LOAD_HI_S)
+#define SYSTIMER_TIMER_UNIT1_LOAD_HI_V  0x000FFFFFU
+#define SYSTIMER_TIMER_UNIT1_LOAD_HI_S  0
+
+/** SYSTIMER_UNIT1_LOAD_LO_REG register
+ *  system timer unit1 value low load register
+ */
+#define SYSTIMER_UNIT1_LOAD_LO_REG (DR_REG_SYSTIMER_BASE + 0x18)
+/** SYSTIMER_TIMER_UNIT1_LOAD_LO : R/W; bitpos: [31:0]; default: 0;
+ *  timer unit1 load low 32 bits
+ */
+#define SYSTIMER_TIMER_UNIT1_LOAD_LO    0xFFFFFFFFU
+#define SYSTIMER_TIMER_UNIT1_LOAD_LO_M  (SYSTIMER_TIMER_UNIT1_LOAD_LO_V << SYSTIMER_TIMER_UNIT1_LOAD_LO_S)
+#define SYSTIMER_TIMER_UNIT1_LOAD_LO_V  0xFFFFFFFFU
+#define SYSTIMER_TIMER_UNIT1_LOAD_LO_S  0
+
+/** SYSTIMER_TARGET0_HI_REG register
+ *  system timer comp0 value high register
+ */
+#define SYSTIMER_TARGET0_HI_REG (DR_REG_SYSTIMER_BASE + 0x1c)
+/** SYSTIMER_TIMER_TARGET0_HI : R/W; bitpos: [19:0]; default: 0;
+ *  timer taget0 high 20 bits
+ */
+#define SYSTIMER_TIMER_TARGET0_HI    0x000FFFFFU
+#define SYSTIMER_TIMER_TARGET0_HI_M  (SYSTIMER_TIMER_TARGET0_HI_V << SYSTIMER_TIMER_TARGET0_HI_S)
+#define SYSTIMER_TIMER_TARGET0_HI_V  0x000FFFFFU
+#define SYSTIMER_TIMER_TARGET0_HI_S  0
+
+/** SYSTIMER_TARGET0_LO_REG register
+ *  system timer comp0 value low register
+ */
+#define SYSTIMER_TARGET0_LO_REG (DR_REG_SYSTIMER_BASE + 0x20)
+/** SYSTIMER_TIMER_TARGET0_LO : R/W; bitpos: [31:0]; default: 0;
+ *  timer taget0 low 32 bits
+ */
+#define SYSTIMER_TIMER_TARGET0_LO    0xFFFFFFFFU
+#define SYSTIMER_TIMER_TARGET0_LO_M  (SYSTIMER_TIMER_TARGET0_LO_V << SYSTIMER_TIMER_TARGET0_LO_S)
+#define SYSTIMER_TIMER_TARGET0_LO_V  0xFFFFFFFFU
+#define SYSTIMER_TIMER_TARGET0_LO_S  0
+
+/** SYSTIMER_TARGET1_HI_REG register
+ *  system timer comp1 value high register
+ */
+#define SYSTIMER_TARGET1_HI_REG (DR_REG_SYSTIMER_BASE + 0x24)
+/** SYSTIMER_TIMER_TARGET1_HI : R/W; bitpos: [19:0]; default: 0;
+ *  timer taget1 high 20 bits
+ */
+#define SYSTIMER_TIMER_TARGET1_HI    0x000FFFFFU
+#define SYSTIMER_TIMER_TARGET1_HI_M  (SYSTIMER_TIMER_TARGET1_HI_V << SYSTIMER_TIMER_TARGET1_HI_S)
+#define SYSTIMER_TIMER_TARGET1_HI_V  0x000FFFFFU
+#define SYSTIMER_TIMER_TARGET1_HI_S  0
+
+/** SYSTIMER_TARGET1_LO_REG register
+ *  system timer comp1 value low register
+ */
+#define SYSTIMER_TARGET1_LO_REG (DR_REG_SYSTIMER_BASE + 0x28)
+/** SYSTIMER_TIMER_TARGET1_LO : R/W; bitpos: [31:0]; default: 0;
+ *  timer taget1 low 32 bits
+ */
+#define SYSTIMER_TIMER_TARGET1_LO    0xFFFFFFFFU
+#define SYSTIMER_TIMER_TARGET1_LO_M  (SYSTIMER_TIMER_TARGET1_LO_V << SYSTIMER_TIMER_TARGET1_LO_S)
+#define SYSTIMER_TIMER_TARGET1_LO_V  0xFFFFFFFFU
+#define SYSTIMER_TIMER_TARGET1_LO_S  0
+
+/** SYSTIMER_TARGET2_HI_REG register
+ *  system timer comp2 value high register
+ */
+#define SYSTIMER_TARGET2_HI_REG (DR_REG_SYSTIMER_BASE + 0x2c)
+/** SYSTIMER_TIMER_TARGET2_HI : R/W; bitpos: [19:0]; default: 0;
+ *  timer taget2 high 20 bits
+ */
+#define SYSTIMER_TIMER_TARGET2_HI    0x000FFFFFU
+#define SYSTIMER_TIMER_TARGET2_HI_M  (SYSTIMER_TIMER_TARGET2_HI_V << SYSTIMER_TIMER_TARGET2_HI_S)
+#define SYSTIMER_TIMER_TARGET2_HI_V  0x000FFFFFU
+#define SYSTIMER_TIMER_TARGET2_HI_S  0
+
+/** SYSTIMER_TARGET2_LO_REG register
+ *  system timer comp2 value low register
+ */
+#define SYSTIMER_TARGET2_LO_REG (DR_REG_SYSTIMER_BASE + 0x30)
+/** SYSTIMER_TIMER_TARGET2_LO : R/W; bitpos: [31:0]; default: 0;
+ *  timer taget2 low 32 bits
+ */
+#define SYSTIMER_TIMER_TARGET2_LO    0xFFFFFFFFU
+#define SYSTIMER_TIMER_TARGET2_LO_M  (SYSTIMER_TIMER_TARGET2_LO_V << SYSTIMER_TIMER_TARGET2_LO_S)
+#define SYSTIMER_TIMER_TARGET2_LO_V  0xFFFFFFFFU
+#define SYSTIMER_TIMER_TARGET2_LO_S  0
+
+/** SYSTIMER_TARGET0_CONF_REG register
+ *  system timer comp0 target mode register
+ */
+#define SYSTIMER_TARGET0_CONF_REG (DR_REG_SYSTIMER_BASE + 0x34)
+/** SYSTIMER_TARGET0_PERIOD : R/W; bitpos: [25:0]; default: 0;
+ *  target0 period
+ */
+#define SYSTIMER_TARGET0_PERIOD    0x03FFFFFFU
+#define SYSTIMER_TARGET0_PERIOD_M  (SYSTIMER_TARGET0_PERIOD_V << SYSTIMER_TARGET0_PERIOD_S)
+#define SYSTIMER_TARGET0_PERIOD_V  0x03FFFFFFU
+#define SYSTIMER_TARGET0_PERIOD_S  0
+/** SYSTIMER_TARGET0_PERIOD_MODE : R/W; bitpos: [30]; default: 0;
+ *  Set target0 to period mode
+ */
+#define SYSTIMER_TARGET0_PERIOD_MODE    (BIT(30))
+#define SYSTIMER_TARGET0_PERIOD_MODE_M  (SYSTIMER_TARGET0_PERIOD_MODE_V << SYSTIMER_TARGET0_PERIOD_MODE_S)
+#define SYSTIMER_TARGET0_PERIOD_MODE_V  0x00000001U
+#define SYSTIMER_TARGET0_PERIOD_MODE_S  30
+/** SYSTIMER_TARGET0_TIMER_UNIT_SEL : R/W; bitpos: [31]; default: 0;
+ *  select which unit to compare
+ */
+#define SYSTIMER_TARGET0_TIMER_UNIT_SEL    (BIT(31))
+#define SYSTIMER_TARGET0_TIMER_UNIT_SEL_M  (SYSTIMER_TARGET0_TIMER_UNIT_SEL_V << SYSTIMER_TARGET0_TIMER_UNIT_SEL_S)
+#define SYSTIMER_TARGET0_TIMER_UNIT_SEL_V  0x00000001U
+#define SYSTIMER_TARGET0_TIMER_UNIT_SEL_S  31
+
+/** SYSTIMER_TARGET1_CONF_REG register
+ *  system timer comp1 target mode register
+ */
+#define SYSTIMER_TARGET1_CONF_REG (DR_REG_SYSTIMER_BASE + 0x38)
+/** SYSTIMER_TARGET1_PERIOD : R/W; bitpos: [25:0]; default: 0;
+ *  target1 period
+ */
+#define SYSTIMER_TARGET1_PERIOD    0x03FFFFFFU
+#define SYSTIMER_TARGET1_PERIOD_M  (SYSTIMER_TARGET1_PERIOD_V << SYSTIMER_TARGET1_PERIOD_S)
+#define SYSTIMER_TARGET1_PERIOD_V  0x03FFFFFFU
+#define SYSTIMER_TARGET1_PERIOD_S  0
+/** SYSTIMER_TARGET1_PERIOD_MODE : R/W; bitpos: [30]; default: 0;
+ *  Set target1 to period mode
+ */
+#define SYSTIMER_TARGET1_PERIOD_MODE    (BIT(30))
+#define SYSTIMER_TARGET1_PERIOD_MODE_M  (SYSTIMER_TARGET1_PERIOD_MODE_V << SYSTIMER_TARGET1_PERIOD_MODE_S)
+#define SYSTIMER_TARGET1_PERIOD_MODE_V  0x00000001U
+#define SYSTIMER_TARGET1_PERIOD_MODE_S  30
+/** SYSTIMER_TARGET1_TIMER_UNIT_SEL : R/W; bitpos: [31]; default: 0;
+ *  select which unit to compare
+ */
+#define SYSTIMER_TARGET1_TIMER_UNIT_SEL    (BIT(31))
+#define SYSTIMER_TARGET1_TIMER_UNIT_SEL_M  (SYSTIMER_TARGET1_TIMER_UNIT_SEL_V << SYSTIMER_TARGET1_TIMER_UNIT_SEL_S)
+#define SYSTIMER_TARGET1_TIMER_UNIT_SEL_V  0x00000001U
+#define SYSTIMER_TARGET1_TIMER_UNIT_SEL_S  31
+
+/** SYSTIMER_TARGET2_CONF_REG register
+ *  system timer comp2 target mode register
+ */
+#define SYSTIMER_TARGET2_CONF_REG (DR_REG_SYSTIMER_BASE + 0x3c)
+/** SYSTIMER_TARGET2_PERIOD : R/W; bitpos: [25:0]; default: 0;
+ *  target2 period
+ */
+#define SYSTIMER_TARGET2_PERIOD    0x03FFFFFFU
+#define SYSTIMER_TARGET2_PERIOD_M  (SYSTIMER_TARGET2_PERIOD_V << SYSTIMER_TARGET2_PERIOD_S)
+#define SYSTIMER_TARGET2_PERIOD_V  0x03FFFFFFU
+#define SYSTIMER_TARGET2_PERIOD_S  0
+/** SYSTIMER_TARGET2_PERIOD_MODE : R/W; bitpos: [30]; default: 0;
+ *  Set target2 to period mode
+ */
+#define SYSTIMER_TARGET2_PERIOD_MODE    (BIT(30))
+#define SYSTIMER_TARGET2_PERIOD_MODE_M  (SYSTIMER_TARGET2_PERIOD_MODE_V << SYSTIMER_TARGET2_PERIOD_MODE_S)
+#define SYSTIMER_TARGET2_PERIOD_MODE_V  0x00000001U
+#define SYSTIMER_TARGET2_PERIOD_MODE_S  30
+/** SYSTIMER_TARGET2_TIMER_UNIT_SEL : R/W; bitpos: [31]; default: 0;
+ *  select which unit to compare
+ */
+#define SYSTIMER_TARGET2_TIMER_UNIT_SEL    (BIT(31))
+#define SYSTIMER_TARGET2_TIMER_UNIT_SEL_M  (SYSTIMER_TARGET2_TIMER_UNIT_SEL_V << SYSTIMER_TARGET2_TIMER_UNIT_SEL_S)
+#define SYSTIMER_TARGET2_TIMER_UNIT_SEL_V  0x00000001U
+#define SYSTIMER_TARGET2_TIMER_UNIT_SEL_S  31
+
+/** SYSTIMER_UNIT0_VALUE_HI_REG register
+ *  system timer unit0 value high register
+ */
+#define SYSTIMER_UNIT0_VALUE_HI_REG (DR_REG_SYSTIMER_BASE + 0x40)
+/** SYSTIMER_TIMER_UNIT0_VALUE_HI : RO; bitpos: [19:0]; default: 0;
+ *  timer read value high 20bits
+ */
+#define SYSTIMER_TIMER_UNIT0_VALUE_HI    0x000FFFFFU
+#define SYSTIMER_TIMER_UNIT0_VALUE_HI_M  (SYSTIMER_TIMER_UNIT0_VALUE_HI_V << SYSTIMER_TIMER_UNIT0_VALUE_HI_S)
+#define SYSTIMER_TIMER_UNIT0_VALUE_HI_V  0x000FFFFFU
+#define SYSTIMER_TIMER_UNIT0_VALUE_HI_S  0
+
+/** SYSTIMER_UNIT0_VALUE_LO_REG register
+ *  system timer unit0 value low register
+ */
+#define SYSTIMER_UNIT0_VALUE_LO_REG (DR_REG_SYSTIMER_BASE + 0x44)
+/** SYSTIMER_TIMER_UNIT0_VALUE_LO : RO; bitpos: [31:0]; default: 0;
+ *  timer read value low 32bits
+ */
+#define SYSTIMER_TIMER_UNIT0_VALUE_LO    0xFFFFFFFFU
+#define SYSTIMER_TIMER_UNIT0_VALUE_LO_M  (SYSTIMER_TIMER_UNIT0_VALUE_LO_V << SYSTIMER_TIMER_UNIT0_VALUE_LO_S)
+#define SYSTIMER_TIMER_UNIT0_VALUE_LO_V  0xFFFFFFFFU
+#define SYSTIMER_TIMER_UNIT0_VALUE_LO_S  0
+
+/** SYSTIMER_UNIT1_VALUE_HI_REG register
+ *  system timer unit1 value high register
+ */
+#define SYSTIMER_UNIT1_VALUE_HI_REG (DR_REG_SYSTIMER_BASE + 0x48)
+/** SYSTIMER_TIMER_UNIT1_VALUE_HI : RO; bitpos: [19:0]; default: 0;
+ *  timer read value high 20bits
+ */
+#define SYSTIMER_TIMER_UNIT1_VALUE_HI    0x000FFFFFU
+#define SYSTIMER_TIMER_UNIT1_VALUE_HI_M  (SYSTIMER_TIMER_UNIT1_VALUE_HI_V << SYSTIMER_TIMER_UNIT1_VALUE_HI_S)
+#define SYSTIMER_TIMER_UNIT1_VALUE_HI_V  0x000FFFFFU
+#define SYSTIMER_TIMER_UNIT1_VALUE_HI_S  0
+
+/** SYSTIMER_UNIT1_VALUE_LO_REG register
+ *  system timer unit1 value low register
+ */
+#define SYSTIMER_UNIT1_VALUE_LO_REG (DR_REG_SYSTIMER_BASE + 0x4c)
+/** SYSTIMER_TIMER_UNIT1_VALUE_LO : RO; bitpos: [31:0]; default: 0;
+ *  timer read value low 32bits
+ */
+#define SYSTIMER_TIMER_UNIT1_VALUE_LO    0xFFFFFFFFU
+#define SYSTIMER_TIMER_UNIT1_VALUE_LO_M  (SYSTIMER_TIMER_UNIT1_VALUE_LO_V << SYSTIMER_TIMER_UNIT1_VALUE_LO_S)
+#define SYSTIMER_TIMER_UNIT1_VALUE_LO_V  0xFFFFFFFFU
+#define SYSTIMER_TIMER_UNIT1_VALUE_LO_S  0
+
+/** SYSTIMER_COMP0_LOAD_REG register
+ *  system timer comp0 conf sync register
+ */
+#define SYSTIMER_COMP0_LOAD_REG (DR_REG_SYSTIMER_BASE + 0x50)
+/** SYSTIMER_TIMER_COMP0_LOAD : WT; bitpos: [0]; default: 0;
+ *  timer comp0 sync enable signal
+ */
+#define SYSTIMER_TIMER_COMP0_LOAD    (BIT(0))
+#define SYSTIMER_TIMER_COMP0_LOAD_M  (SYSTIMER_TIMER_COMP0_LOAD_V << SYSTIMER_TIMER_COMP0_LOAD_S)
+#define SYSTIMER_TIMER_COMP0_LOAD_V  0x00000001U
+#define SYSTIMER_TIMER_COMP0_LOAD_S  0
+
+/** SYSTIMER_COMP1_LOAD_REG register
+ *  system timer comp1 conf sync register
+ */
+#define SYSTIMER_COMP1_LOAD_REG (DR_REG_SYSTIMER_BASE + 0x54)
+/** SYSTIMER_TIMER_COMP1_LOAD : WT; bitpos: [0]; default: 0;
+ *  timer comp1 sync enable signal
+ */
+#define SYSTIMER_TIMER_COMP1_LOAD    (BIT(0))
+#define SYSTIMER_TIMER_COMP1_LOAD_M  (SYSTIMER_TIMER_COMP1_LOAD_V << SYSTIMER_TIMER_COMP1_LOAD_S)
+#define SYSTIMER_TIMER_COMP1_LOAD_V  0x00000001U
+#define SYSTIMER_TIMER_COMP1_LOAD_S  0
+
+/** SYSTIMER_COMP2_LOAD_REG register
+ *  system timer comp2 conf sync register
+ */
+#define SYSTIMER_COMP2_LOAD_REG (DR_REG_SYSTIMER_BASE + 0x58)
+/** SYSTIMER_TIMER_COMP2_LOAD : WT; bitpos: [0]; default: 0;
+ *  timer comp2 sync enable signal
+ */
+#define SYSTIMER_TIMER_COMP2_LOAD    (BIT(0))
+#define SYSTIMER_TIMER_COMP2_LOAD_M  (SYSTIMER_TIMER_COMP2_LOAD_V << SYSTIMER_TIMER_COMP2_LOAD_S)
+#define SYSTIMER_TIMER_COMP2_LOAD_V  0x00000001U
+#define SYSTIMER_TIMER_COMP2_LOAD_S  0
+
+/** SYSTIMER_UNIT0_LOAD_REG register
+ *  system timer unit0 conf sync register
+ */
+#define SYSTIMER_UNIT0_LOAD_REG (DR_REG_SYSTIMER_BASE + 0x5c)
+/** SYSTIMER_TIMER_UNIT0_LOAD : WT; bitpos: [0]; default: 0;
+ *  timer unit0 sync enable signal
+ */
+#define SYSTIMER_TIMER_UNIT0_LOAD    (BIT(0))
+#define SYSTIMER_TIMER_UNIT0_LOAD_M  (SYSTIMER_TIMER_UNIT0_LOAD_V << SYSTIMER_TIMER_UNIT0_LOAD_S)
+#define SYSTIMER_TIMER_UNIT0_LOAD_V  0x00000001U
+#define SYSTIMER_TIMER_UNIT0_LOAD_S  0
+
+/** SYSTIMER_UNIT1_LOAD_REG register
+ *  system timer unit1 conf sync register
+ */
+#define SYSTIMER_UNIT1_LOAD_REG (DR_REG_SYSTIMER_BASE + 0x60)
+/** SYSTIMER_TIMER_UNIT1_LOAD : WT; bitpos: [0]; default: 0;
+ *  timer unit1 sync enable signal
+ */
+#define SYSTIMER_TIMER_UNIT1_LOAD    (BIT(0))
+#define SYSTIMER_TIMER_UNIT1_LOAD_M  (SYSTIMER_TIMER_UNIT1_LOAD_V << SYSTIMER_TIMER_UNIT1_LOAD_S)
+#define SYSTIMER_TIMER_UNIT1_LOAD_V  0x00000001U
+#define SYSTIMER_TIMER_UNIT1_LOAD_S  0
+
+/** SYSTIMER_INT_ENA_REG register
+ *  systimer interrupt enable register
+ */
+#define SYSTIMER_INT_ENA_REG (DR_REG_SYSTIMER_BASE + 0x64)
+/** SYSTIMER_TARGET0_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  interupt0 enable
+ */
+#define SYSTIMER_TARGET0_INT_ENA    (BIT(0))
+#define SYSTIMER_TARGET0_INT_ENA_M  (SYSTIMER_TARGET0_INT_ENA_V << SYSTIMER_TARGET0_INT_ENA_S)
+#define SYSTIMER_TARGET0_INT_ENA_V  0x00000001U
+#define SYSTIMER_TARGET0_INT_ENA_S  0
+/** SYSTIMER_TARGET1_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  interupt1 enable
+ */
+#define SYSTIMER_TARGET1_INT_ENA    (BIT(1))
+#define SYSTIMER_TARGET1_INT_ENA_M  (SYSTIMER_TARGET1_INT_ENA_V << SYSTIMER_TARGET1_INT_ENA_S)
+#define SYSTIMER_TARGET1_INT_ENA_V  0x00000001U
+#define SYSTIMER_TARGET1_INT_ENA_S  1
+/** SYSTIMER_TARGET2_INT_ENA : R/W; bitpos: [2]; default: 0;
+ *  interupt2 enable
+ */
+#define SYSTIMER_TARGET2_INT_ENA    (BIT(2))
+#define SYSTIMER_TARGET2_INT_ENA_M  (SYSTIMER_TARGET2_INT_ENA_V << SYSTIMER_TARGET2_INT_ENA_S)
+#define SYSTIMER_TARGET2_INT_ENA_V  0x00000001U
+#define SYSTIMER_TARGET2_INT_ENA_S  2
+
+/** SYSTIMER_INT_RAW_REG register
+ *  systimer interrupt raw register
+ */
+#define SYSTIMER_INT_RAW_REG (DR_REG_SYSTIMER_BASE + 0x68)
+/** SYSTIMER_TARGET0_INT_RAW : R/WTC/SS; bitpos: [0]; default: 0;
+ *  interupt0 raw
+ */
+#define SYSTIMER_TARGET0_INT_RAW    (BIT(0))
+#define SYSTIMER_TARGET0_INT_RAW_M  (SYSTIMER_TARGET0_INT_RAW_V << SYSTIMER_TARGET0_INT_RAW_S)
+#define SYSTIMER_TARGET0_INT_RAW_V  0x00000001U
+#define SYSTIMER_TARGET0_INT_RAW_S  0
+/** SYSTIMER_TARGET1_INT_RAW : R/WTC/SS; bitpos: [1]; default: 0;
+ *  interupt1 raw
+ */
+#define SYSTIMER_TARGET1_INT_RAW    (BIT(1))
+#define SYSTIMER_TARGET1_INT_RAW_M  (SYSTIMER_TARGET1_INT_RAW_V << SYSTIMER_TARGET1_INT_RAW_S)
+#define SYSTIMER_TARGET1_INT_RAW_V  0x00000001U
+#define SYSTIMER_TARGET1_INT_RAW_S  1
+/** SYSTIMER_TARGET2_INT_RAW : R/WTC/SS; bitpos: [2]; default: 0;
+ *  interupt2 raw
+ */
+#define SYSTIMER_TARGET2_INT_RAW    (BIT(2))
+#define SYSTIMER_TARGET2_INT_RAW_M  (SYSTIMER_TARGET2_INT_RAW_V << SYSTIMER_TARGET2_INT_RAW_S)
+#define SYSTIMER_TARGET2_INT_RAW_V  0x00000001U
+#define SYSTIMER_TARGET2_INT_RAW_S  2
+
+/** SYSTIMER_INT_CLR_REG register
+ *  systimer interrupt clear register
+ */
+#define SYSTIMER_INT_CLR_REG (DR_REG_SYSTIMER_BASE + 0x6c)
+/** SYSTIMER_TARGET0_INT_CLR : WT; bitpos: [0]; default: 0;
+ *  interupt0 clear
+ */
+#define SYSTIMER_TARGET0_INT_CLR    (BIT(0))
+#define SYSTIMER_TARGET0_INT_CLR_M  (SYSTIMER_TARGET0_INT_CLR_V << SYSTIMER_TARGET0_INT_CLR_S)
+#define SYSTIMER_TARGET0_INT_CLR_V  0x00000001U
+#define SYSTIMER_TARGET0_INT_CLR_S  0
+/** SYSTIMER_TARGET1_INT_CLR : WT; bitpos: [1]; default: 0;
+ *  interupt1 clear
+ */
+#define SYSTIMER_TARGET1_INT_CLR    (BIT(1))
+#define SYSTIMER_TARGET1_INT_CLR_M  (SYSTIMER_TARGET1_INT_CLR_V << SYSTIMER_TARGET1_INT_CLR_S)
+#define SYSTIMER_TARGET1_INT_CLR_V  0x00000001U
+#define SYSTIMER_TARGET1_INT_CLR_S  1
+/** SYSTIMER_TARGET2_INT_CLR : WT; bitpos: [2]; default: 0;
+ *  interupt2 clear
+ */
+#define SYSTIMER_TARGET2_INT_CLR    (BIT(2))
+#define SYSTIMER_TARGET2_INT_CLR_M  (SYSTIMER_TARGET2_INT_CLR_V << SYSTIMER_TARGET2_INT_CLR_S)
+#define SYSTIMER_TARGET2_INT_CLR_V  0x00000001U
+#define SYSTIMER_TARGET2_INT_CLR_S  2
+
+/** SYSTIMER_INT_ST_REG register
+ *  systimer interrupt status register
+ */
+#define SYSTIMER_INT_ST_REG (DR_REG_SYSTIMER_BASE + 0x70)
+/** SYSTIMER_TARGET0_INT_ST : RO; bitpos: [0]; default: 0;
+ *  interupt0 status
+ */
+#define SYSTIMER_TARGET0_INT_ST    (BIT(0))
+#define SYSTIMER_TARGET0_INT_ST_M  (SYSTIMER_TARGET0_INT_ST_V << SYSTIMER_TARGET0_INT_ST_S)
+#define SYSTIMER_TARGET0_INT_ST_V  0x00000001U
+#define SYSTIMER_TARGET0_INT_ST_S  0
+/** SYSTIMER_TARGET1_INT_ST : RO; bitpos: [1]; default: 0;
+ *  interupt1 status
+ */
+#define SYSTIMER_TARGET1_INT_ST    (BIT(1))
+#define SYSTIMER_TARGET1_INT_ST_M  (SYSTIMER_TARGET1_INT_ST_V << SYSTIMER_TARGET1_INT_ST_S)
+#define SYSTIMER_TARGET1_INT_ST_V  0x00000001U
+#define SYSTIMER_TARGET1_INT_ST_S  1
+/** SYSTIMER_TARGET2_INT_ST : RO; bitpos: [2]; default: 0;
+ *  interupt2 status
+ */
+#define SYSTIMER_TARGET2_INT_ST    (BIT(2))
+#define SYSTIMER_TARGET2_INT_ST_M  (SYSTIMER_TARGET2_INT_ST_V << SYSTIMER_TARGET2_INT_ST_S)
+#define SYSTIMER_TARGET2_INT_ST_V  0x00000001U
+#define SYSTIMER_TARGET2_INT_ST_S  2
+
+/** SYSTIMER_REAL_TARGET0_LO_REG register
+ *  system timer comp0 actual target value low register
+ */
+#define SYSTIMER_REAL_TARGET0_LO_REG (DR_REG_SYSTIMER_BASE + 0x74)
+/** SYSTIMER_TARGET0_LO_RO : RO; bitpos: [31:0]; default: 0;
+ *  actual target value value low 32bits
+ */
+#define SYSTIMER_TARGET0_LO_RO    0xFFFFFFFFU
+#define SYSTIMER_TARGET0_LO_RO_M  (SYSTIMER_TARGET0_LO_RO_V << SYSTIMER_TARGET0_LO_RO_S)
+#define SYSTIMER_TARGET0_LO_RO_V  0xFFFFFFFFU
+#define SYSTIMER_TARGET0_LO_RO_S  0
+
+/** SYSTIMER_REAL_TARGET0_HI_REG register
+ *  system timer comp0 actual target value high register
+ */
+#define SYSTIMER_REAL_TARGET0_HI_REG (DR_REG_SYSTIMER_BASE + 0x78)
+/** SYSTIMER_TARGET0_HI_RO : RO; bitpos: [19:0]; default: 0;
+ *  actual target value value high 20bits
+ */
+#define SYSTIMER_TARGET0_HI_RO    0x000FFFFFU
+#define SYSTIMER_TARGET0_HI_RO_M  (SYSTIMER_TARGET0_HI_RO_V << SYSTIMER_TARGET0_HI_RO_S)
+#define SYSTIMER_TARGET0_HI_RO_V  0x000FFFFFU
+#define SYSTIMER_TARGET0_HI_RO_S  0
+
+/** SYSTIMER_REAL_TARGET1_LO_REG register
+ *  system timer comp1 actual target value low register
+ */
+#define SYSTIMER_REAL_TARGET1_LO_REG (DR_REG_SYSTIMER_BASE + 0x7c)
+/** SYSTIMER_TARGET1_LO_RO : RO; bitpos: [31:0]; default: 0;
+ *  actual target value value low 32bits
+ */
+#define SYSTIMER_TARGET1_LO_RO    0xFFFFFFFFU
+#define SYSTIMER_TARGET1_LO_RO_M  (SYSTIMER_TARGET1_LO_RO_V << SYSTIMER_TARGET1_LO_RO_S)
+#define SYSTIMER_TARGET1_LO_RO_V  0xFFFFFFFFU
+#define SYSTIMER_TARGET1_LO_RO_S  0
+
+/** SYSTIMER_REAL_TARGET1_HI_REG register
+ *  system timer comp1 actual target value high register
+ */
+#define SYSTIMER_REAL_TARGET1_HI_REG (DR_REG_SYSTIMER_BASE + 0x80)
+/** SYSTIMER_TARGET1_HI_RO : RO; bitpos: [19:0]; default: 0;
+ *  actual target value value high 20bits
+ */
+#define SYSTIMER_TARGET1_HI_RO    0x000FFFFFU
+#define SYSTIMER_TARGET1_HI_RO_M  (SYSTIMER_TARGET1_HI_RO_V << SYSTIMER_TARGET1_HI_RO_S)
+#define SYSTIMER_TARGET1_HI_RO_V  0x000FFFFFU
+#define SYSTIMER_TARGET1_HI_RO_S  0
+
+/** SYSTIMER_REAL_TARGET2_LO_REG register
+ *  system timer comp2 actual target value low register
+ */
+#define SYSTIMER_REAL_TARGET2_LO_REG (DR_REG_SYSTIMER_BASE + 0x84)
+/** SYSTIMER_TARGET2_LO_RO : RO; bitpos: [31:0]; default: 0;
+ *  actual target value value low 32bits
+ */
+#define SYSTIMER_TARGET2_LO_RO    0xFFFFFFFFU
+#define SYSTIMER_TARGET2_LO_RO_M  (SYSTIMER_TARGET2_LO_RO_V << SYSTIMER_TARGET2_LO_RO_S)
+#define SYSTIMER_TARGET2_LO_RO_V  0xFFFFFFFFU
+#define SYSTIMER_TARGET2_LO_RO_S  0
+
+/** SYSTIMER_REAL_TARGET2_HI_REG register
+ *  system timer comp2 actual target value high register
+ */
+#define SYSTIMER_REAL_TARGET2_HI_REG (DR_REG_SYSTIMER_BASE + 0x88)
+/** SYSTIMER_TARGET2_HI_RO : RO; bitpos: [19:0]; default: 0;
+ *  actual target value value high 20bits
+ */
+#define SYSTIMER_TARGET2_HI_RO    0x000FFFFFU
+#define SYSTIMER_TARGET2_HI_RO_M  (SYSTIMER_TARGET2_HI_RO_V << SYSTIMER_TARGET2_HI_RO_S)
+#define SYSTIMER_TARGET2_HI_RO_V  0x000FFFFFU
+#define SYSTIMER_TARGET2_HI_RO_S  0
+
+/** SYSTIMER_DATE_REG register
+ *  system timer version control register
+ */
+#define SYSTIMER_DATE_REG (DR_REG_SYSTIMER_BASE + 0xfc)
+/** SYSTIMER_DATE : R/W; bitpos: [31:0]; default: 35655795;
+ *  systimer register version
+ */
+#define SYSTIMER_DATE    0xFFFFFFFFU
+#define SYSTIMER_DATE_M  (SYSTIMER_DATE_V << SYSTIMER_DATE_S)
+#define SYSTIMER_DATE_V  0xFFFFFFFFU
+#define SYSTIMER_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/systimer_struct.h b/components/soc/esp32c6/include/soc/systimer_struct.h
new file mode 100644
index 0000000000..0e0e1f8f34
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/systimer_struct.h
@@ -0,0 +1,379 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: SYSTEM TIMER CLK CONTROL REGISTER */
+/** Type of conf register
+ *  Configure system timer clock
+ */
+typedef union {
+    struct {
+        /** systimer_clk_fo : R/W; bitpos: [0]; default: 0;
+         *  systimer clock force on
+         */
+        uint32_t systimer_clk_fo:1;
+        /** etm_en : R/W; bitpos: [1]; default: 0;
+         *  enable systimer's etm task and event
+         */
+        uint32_t etm_en:1;
+        uint32_t reserved_2:20;
+        /** target2_work_en : R/W; bitpos: [22]; default: 0;
+         *  target2 work enable
+         */
+        uint32_t target2_work_en:1;
+        /** target1_work_en : R/W; bitpos: [23]; default: 0;
+         *  target1 work enable
+         */
+        uint32_t target1_work_en:1;
+        /** target0_work_en : R/W; bitpos: [24]; default: 0;
+         *  target0 work enable
+         */
+        uint32_t target0_work_en:1;
+        /** timer_unit1_core1_stall_en : R/W; bitpos: [25]; default: 1;
+         *  If timer unit1 is stalled when core1 stalled
+         */
+        uint32_t timer_unit1_core1_stall_en:1;
+        /** timer_unit1_core0_stall_en : R/W; bitpos: [26]; default: 1;
+         *  If timer unit1 is stalled when core0 stalled
+         */
+        uint32_t timer_unit1_core0_stall_en:1;
+        /** timer_unit0_core1_stall_en : R/W; bitpos: [27]; default: 0;
+         *  If timer unit0 is stalled when core1 stalled
+         */
+        uint32_t timer_unit0_core1_stall_en:1;
+        /** timer_unit0_core0_stall_en : R/W; bitpos: [28]; default: 0;
+         *  If timer unit0 is stalled when core0 stalled
+         */
+        uint32_t timer_unit0_core0_stall_en:1;
+        /** timer_unit1_work_en : R/W; bitpos: [29]; default: 0;
+         *  timer unit1 work enable
+         */
+        uint32_t timer_unit1_work_en:1;
+        /** timer_unit0_work_en : R/W; bitpos: [30]; default: 1;
+         *  timer unit0 work enable
+         */
+        uint32_t timer_unit0_work_en:1;
+        /** clk_en : R/W; bitpos: [31]; default: 0;
+         *  register file clk gating
+         */
+        uint32_t clk_en:1;
+    };
+    uint32_t val;
+} systimer_conf_reg_t;
+
+
+/** Group: SYSTEM TIMER UNIT CONTROL AND CONFIGURATION REGISTER */
+/** Type of unit_op register
+ *  system timer unit value update register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0: 29;
+        /** timer_unit_value_valid : R/SS/WTC; bitpos: [29]; default: 0;
+         *  timer value is sync and valid
+         */
+        uint32_t timer_unit_value_valid: 1;
+        /** timer_unit_update : WT; bitpos: [30]; default: 0;
+         *  update timer_unit
+         */
+        uint32_t timer_unit_update: 1;
+        uint32_t reserved31: 1;
+    };
+    uint32_t val;
+} systimer_unit_op_reg_t;
+
+/** Type of unit_load register
+ *  system timer unit value high and low load register
+ */
+typedef struct {
+    union {
+        struct {
+            /** timer_unit_load_hi : R/W; bitpos: [19:0]; default: 0;
+             *  timer unit load high 20 bit
+             */
+            uint32_t timer_unit_load_hi: 20;
+            uint32_t reserved20: 12;
+        };
+        uint32_t val;
+    } hi;
+    union {
+        struct {
+            /** timer_unit_load_lo : R/W; bitpos: [31:0]; default: 0;
+             *  timer unit load low 32 bit
+             */
+            uint32_t timer_unit_load_lo: 32;
+        };
+        uint32_t val;
+    } lo;
+} systimer_unit_load_val_reg_t;
+
+/** Type of unit_value_hi register
+ *  system timer unit value high and low register
+ */
+typedef struct {
+    union {
+        struct {
+            /** timer_unit_value_hi : RO; bitpos: [19:0]; default: 0;
+             *  timer read value high 20 bit
+             */
+            uint32_t timer_unit_value_hi: 20;
+            uint32_t reserved20: 12;
+        };
+        uint32_t val;
+    } hi;
+    union {
+        struct {
+            /** timer_unit_value_lo : RO; bitpos: [31:0]; default: 0;
+             *  timer read value low 32 bit
+             */
+            uint32_t timer_unit_value_lo: 32;
+        };
+        uint32_t val;
+    } lo;
+} systimer_unit_value_reg_t;
+
+/** Type of unit_load register
+ *  system timer unit conf sync register
+ */
+typedef union {
+    struct {
+        /** timer_unit_load : WT; bitpos: [0]; default: 0;
+         *  timer unit load value
+         */
+        uint32_t timer_unit_load: 1;
+        uint32_t reserved1: 31;
+    };
+    uint32_t val;
+} systimer_unit_load_reg_t;
+
+
+/** Group: SYSTEM TIMER COMP CONTROL AND CONFIGURATION REGISTER */
+/** Type of target register
+ *  system timer comp value high and low register
+ */
+typedef struct {
+    union {
+        struct {
+            /** timer_target_hi : R/W; bitpos: [19:0]; default: 0;
+             *  timer target high 20 bit
+             */
+            uint32_t timer_target_hi: 20;
+            uint32_t reserved20: 12;
+        };
+        uint32_t val;
+    } hi;
+    union {
+        struct {
+            /** timer_target_lo : R/W; bitpos: [31:0]; default: 0;
+             *  timer target low 32 bit
+             */
+            uint32_t timer_target_lo: 32;
+        };
+        uint32_t val;
+    } lo;
+} systimer_target_val_reg_t;
+
+/** Type of target_conf register
+ *  system timer comp target mode register
+ */
+typedef union {
+    struct {
+        /** target_period : R/W; bitpos: [25:0]; default: 0;
+         *  target period
+         */
+        uint32_t target_period: 26;
+        uint32_t reserved_26: 4;
+        /** target_period_mode : R/W; bitpos: [30]; default: 0;
+         *  Set target to period mode
+         */
+        uint32_t target_period_mode: 1;
+        /** target_timer_unit_sel : R/W; bitpos: [31]; default: 0;
+         *  select which unit to compare
+         */
+        uint32_t target_timer_unit_sel: 1;
+    };
+    uint32_t val;
+} systimer_target_conf_reg_t;
+
+/** Type of comp_load register
+ *  system timer comp conf sync register
+ */
+typedef union {
+    struct {
+        /** timer_comp_load : WT; bitpos: [0]; default: 0;
+         *  timer comp sync enable signal
+         */
+        uint32_t timer_comp_load: 1;
+        uint32_t reserved1: 31;
+    };
+    uint32_t val;
+} systimer_comp_load_reg_t;
+
+
+/** Group: SYSTEM TIMER INTERRUPT REGISTER */
+/** Type of int_ena register
+ *  systimer interrupt enable register
+ */
+typedef union {
+    struct {
+        /** target0_int_ena : R/W; bitpos: [0]; default: 0;
+         *  interupt0 enable
+         */
+        uint32_t target0_int_ena:1;
+        /** target1_int_ena : R/W; bitpos: [1]; default: 0;
+         *  interupt1 enable
+         */
+        uint32_t target1_int_ena:1;
+        /** target2_int_ena : R/W; bitpos: [2]; default: 0;
+         *  interupt2 enable
+         */
+        uint32_t target2_int_ena:1;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} systimer_int_ena_reg_t;
+
+/** Type of int_raw register
+ *  systimer interrupt raw register
+ */
+typedef union {
+    struct {
+        /** target0_int_raw : R/WTC/SS; bitpos: [0]; default: 0;
+         *  interupt0 raw
+         */
+        uint32_t target0_int_raw:1;
+        /** target1_int_raw : R/WTC/SS; bitpos: [1]; default: 0;
+         *  interupt1 raw
+         */
+        uint32_t target1_int_raw:1;
+        /** target2_int_raw : R/WTC/SS; bitpos: [2]; default: 0;
+         *  interupt2 raw
+         */
+        uint32_t target2_int_raw:1;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} systimer_int_raw_reg_t;
+
+/** Type of int_clr register
+ *  systimer interrupt clear register
+ */
+typedef union {
+    struct {
+        /** target0_int_clr : WT; bitpos: [0]; default: 0;
+         *  interupt0 clear
+         */
+        uint32_t target0_int_clr:1;
+        /** target1_int_clr : WT; bitpos: [1]; default: 0;
+         *  interupt1 clear
+         */
+        uint32_t target1_int_clr:1;
+        /** target2_int_clr : WT; bitpos: [2]; default: 0;
+         *  interupt2 clear
+         */
+        uint32_t target2_int_clr:1;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} systimer_int_clr_reg_t;
+
+/** Type of int_st register
+ *  systimer interrupt status register
+ */
+typedef union {
+    struct {
+        /** target0_int_st : RO; bitpos: [0]; default: 0;
+         *  interupt0 status
+         */
+        uint32_t target0_int_st:1;
+        /** target1_int_st : RO; bitpos: [1]; default: 0;
+         *  interupt1 status
+         */
+        uint32_t target1_int_st:1;
+        /** target2_int_st : RO; bitpos: [2]; default: 0;
+         *  interupt2 status
+         */
+        uint32_t target2_int_st:1;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} systimer_int_st_reg_t;
+
+
+/** Group: SYSTEM TIMER COMP STATUS REGISTER */
+/** Type of real_target_hi/lo register
+ *  system timer comp actual target value low register
+ */
+typedef struct {
+    union {
+        struct {
+            /** target_lo_ro : RO; bitpos: [31:0]; default: 0;
+             *  actual target value value low 32 bits
+             */
+            uint32_t target_lo_ro: 32;
+        };
+        uint32_t val;
+    } lo;
+    union {
+        struct {
+            /** target_hi_ro : RO; bitpos: [19:0]; default: 0;
+             *  actual target value value high 20 bits
+             */
+            uint32_t target_hi_ro: 20;
+            uint32_t reserved20: 12;
+        };
+        uint32_t val;
+    } hi;
+} systimer_real_target_reg_t;
+
+
+/** Group: VERSION REGISTER */
+/** Type of date register
+ *  system timer version control register
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [31:0]; default: 35655795;
+         *  systimer register version
+         */
+        uint32_t date: 32;
+    };
+    uint32_t val;
+} systimer_date_reg_t;
+
+
+typedef struct systimer_dev_t {
+    volatile systimer_conf_reg_t conf;
+    volatile systimer_unit_op_reg_t unit_op[2];
+    volatile systimer_unit_load_val_reg_t unit_load_val[2];
+    volatile systimer_target_val_reg_t target_val[3];
+    volatile systimer_target_conf_reg_t target_conf[3];
+    volatile systimer_unit_value_reg_t unit_val[2];
+    volatile systimer_comp_load_reg_t comp_load[3];
+    volatile systimer_unit_load_reg_t unit_load[2];
+    volatile systimer_int_ena_reg_t int_ena;
+    volatile systimer_int_raw_reg_t int_raw;
+    volatile systimer_int_clr_reg_t int_clr;
+    volatile systimer_int_st_reg_t int_st;
+    volatile systimer_real_target_reg_t real_target[3];
+    uint32_t reserved_08c[28];
+    volatile systimer_date_reg_t date;
+} systimer_dev_t;
+
+extern systimer_dev_t SYSTIMER;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(systimer_dev_t) == 0x100, "Invalid size of systimer_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/tee_reg.h b/components/soc/esp32c6/include/soc/tee_reg.h
new file mode 100644
index 0000000000..fd340089ee
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/tee_reg.h
@@ -0,0 +1,456 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** TEE_M0_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M0_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x0)
+/** TEE_M0_MODE : R/W; bitpos: [1:0]; default: 0;
+ *  M0 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M0_MODE    0x00000003U
+#define TEE_M0_MODE_M  (TEE_M0_MODE_V << TEE_M0_MODE_S)
+#define TEE_M0_MODE_V  0x00000003U
+#define TEE_M0_MODE_S  0
+
+/** TEE_M1_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M1_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x4)
+/** TEE_M1_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M1 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M1_MODE    0x00000003U
+#define TEE_M1_MODE_M  (TEE_M1_MODE_V << TEE_M1_MODE_S)
+#define TEE_M1_MODE_V  0x00000003U
+#define TEE_M1_MODE_S  0
+
+/** TEE_M2_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M2_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x8)
+/** TEE_M2_MODE : R/W; bitpos: [1:0]; default: 0;
+ *  M2 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M2_MODE    0x00000003U
+#define TEE_M2_MODE_M  (TEE_M2_MODE_V << TEE_M2_MODE_S)
+#define TEE_M2_MODE_V  0x00000003U
+#define TEE_M2_MODE_S  0
+
+/** TEE_M3_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M3_MODE_CTRL_REG (DR_REG_TEE_BASE + 0xc)
+/** TEE_M3_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M3 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M3_MODE    0x00000003U
+#define TEE_M3_MODE_M  (TEE_M3_MODE_V << TEE_M3_MODE_S)
+#define TEE_M3_MODE_V  0x00000003U
+#define TEE_M3_MODE_S  0
+
+/** TEE_M4_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M4_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x10)
+/** TEE_M4_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M4 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M4_MODE    0x00000003U
+#define TEE_M4_MODE_M  (TEE_M4_MODE_V << TEE_M4_MODE_S)
+#define TEE_M4_MODE_V  0x00000003U
+#define TEE_M4_MODE_S  0
+
+/** TEE_M5_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M5_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x14)
+/** TEE_M5_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M5 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M5_MODE    0x00000003U
+#define TEE_M5_MODE_M  (TEE_M5_MODE_V << TEE_M5_MODE_S)
+#define TEE_M5_MODE_V  0x00000003U
+#define TEE_M5_MODE_S  0
+
+/** TEE_M6_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M6_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x18)
+/** TEE_M6_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M6 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M6_MODE    0x00000003U
+#define TEE_M6_MODE_M  (TEE_M6_MODE_V << TEE_M6_MODE_S)
+#define TEE_M6_MODE_V  0x00000003U
+#define TEE_M6_MODE_S  0
+
+/** TEE_M7_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M7_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x1c)
+/** TEE_M7_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M7 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M7_MODE    0x00000003U
+#define TEE_M7_MODE_M  (TEE_M7_MODE_V << TEE_M7_MODE_S)
+#define TEE_M7_MODE_V  0x00000003U
+#define TEE_M7_MODE_S  0
+
+/** TEE_M8_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M8_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x20)
+/** TEE_M8_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M8 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M8_MODE    0x00000003U
+#define TEE_M8_MODE_M  (TEE_M8_MODE_V << TEE_M8_MODE_S)
+#define TEE_M8_MODE_V  0x00000003U
+#define TEE_M8_MODE_S  0
+
+/** TEE_M9_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M9_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x24)
+/** TEE_M9_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M9 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M9_MODE    0x00000003U
+#define TEE_M9_MODE_M  (TEE_M9_MODE_V << TEE_M9_MODE_S)
+#define TEE_M9_MODE_V  0x00000003U
+#define TEE_M9_MODE_S  0
+
+/** TEE_M10_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M10_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x28)
+/** TEE_M10_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M10 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M10_MODE    0x00000003U
+#define TEE_M10_MODE_M  (TEE_M10_MODE_V << TEE_M10_MODE_S)
+#define TEE_M10_MODE_V  0x00000003U
+#define TEE_M10_MODE_S  0
+
+/** TEE_M11_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M11_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x2c)
+/** TEE_M11_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M11 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M11_MODE    0x00000003U
+#define TEE_M11_MODE_M  (TEE_M11_MODE_V << TEE_M11_MODE_S)
+#define TEE_M11_MODE_V  0x00000003U
+#define TEE_M11_MODE_S  0
+
+/** TEE_M12_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M12_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x30)
+/** TEE_M12_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M12 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M12_MODE    0x00000003U
+#define TEE_M12_MODE_M  (TEE_M12_MODE_V << TEE_M12_MODE_S)
+#define TEE_M12_MODE_V  0x00000003U
+#define TEE_M12_MODE_S  0
+
+/** TEE_M13_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M13_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x34)
+/** TEE_M13_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M13 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M13_MODE    0x00000003U
+#define TEE_M13_MODE_M  (TEE_M13_MODE_V << TEE_M13_MODE_S)
+#define TEE_M13_MODE_V  0x00000003U
+#define TEE_M13_MODE_S  0
+
+/** TEE_M14_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M14_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x38)
+/** TEE_M14_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M14 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M14_MODE    0x00000003U
+#define TEE_M14_MODE_M  (TEE_M14_MODE_V << TEE_M14_MODE_S)
+#define TEE_M14_MODE_V  0x00000003U
+#define TEE_M14_MODE_S  0
+
+/** TEE_M15_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M15_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x3c)
+/** TEE_M15_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M15 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M15_MODE    0x00000003U
+#define TEE_M15_MODE_M  (TEE_M15_MODE_V << TEE_M15_MODE_S)
+#define TEE_M15_MODE_V  0x00000003U
+#define TEE_M15_MODE_S  0
+
+/** TEE_M16_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M16_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x40)
+/** TEE_M16_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M16 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M16_MODE    0x00000003U
+#define TEE_M16_MODE_M  (TEE_M16_MODE_V << TEE_M16_MODE_S)
+#define TEE_M16_MODE_V  0x00000003U
+#define TEE_M16_MODE_S  0
+
+/** TEE_M17_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M17_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x44)
+/** TEE_M17_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M17 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M17_MODE    0x00000003U
+#define TEE_M17_MODE_M  (TEE_M17_MODE_V << TEE_M17_MODE_S)
+#define TEE_M17_MODE_V  0x00000003U
+#define TEE_M17_MODE_S  0
+
+/** TEE_M18_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M18_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x48)
+/** TEE_M18_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M18 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M18_MODE    0x00000003U
+#define TEE_M18_MODE_M  (TEE_M18_MODE_V << TEE_M18_MODE_S)
+#define TEE_M18_MODE_V  0x00000003U
+#define TEE_M18_MODE_S  0
+
+/** TEE_M19_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M19_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x4c)
+/** TEE_M19_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M19 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M19_MODE    0x00000003U
+#define TEE_M19_MODE_M  (TEE_M19_MODE_V << TEE_M19_MODE_S)
+#define TEE_M19_MODE_V  0x00000003U
+#define TEE_M19_MODE_S  0
+
+/** TEE_M20_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M20_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x50)
+/** TEE_M20_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M20 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M20_MODE    0x00000003U
+#define TEE_M20_MODE_M  (TEE_M20_MODE_V << TEE_M20_MODE_S)
+#define TEE_M20_MODE_V  0x00000003U
+#define TEE_M20_MODE_S  0
+
+/** TEE_M21_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M21_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x54)
+/** TEE_M21_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M21 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M21_MODE    0x00000003U
+#define TEE_M21_MODE_M  (TEE_M21_MODE_V << TEE_M21_MODE_S)
+#define TEE_M21_MODE_V  0x00000003U
+#define TEE_M21_MODE_S  0
+
+/** TEE_M22_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M22_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x58)
+/** TEE_M22_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M22 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M22_MODE    0x00000003U
+#define TEE_M22_MODE_M  (TEE_M22_MODE_V << TEE_M22_MODE_S)
+#define TEE_M22_MODE_V  0x00000003U
+#define TEE_M22_MODE_S  0
+
+/** TEE_M23_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M23_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x5c)
+/** TEE_M23_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M23 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M23_MODE    0x00000003U
+#define TEE_M23_MODE_M  (TEE_M23_MODE_V << TEE_M23_MODE_S)
+#define TEE_M23_MODE_V  0x00000003U
+#define TEE_M23_MODE_S  0
+
+/** TEE_M24_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M24_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x60)
+/** TEE_M24_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M24 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M24_MODE    0x00000003U
+#define TEE_M24_MODE_M  (TEE_M24_MODE_V << TEE_M24_MODE_S)
+#define TEE_M24_MODE_V  0x00000003U
+#define TEE_M24_MODE_S  0
+
+/** TEE_M25_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M25_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x64)
+/** TEE_M25_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M25 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M25_MODE    0x00000003U
+#define TEE_M25_MODE_M  (TEE_M25_MODE_V << TEE_M25_MODE_S)
+#define TEE_M25_MODE_V  0x00000003U
+#define TEE_M25_MODE_S  0
+
+/** TEE_M26_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M26_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x68)
+/** TEE_M26_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M26 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M26_MODE    0x00000003U
+#define TEE_M26_MODE_M  (TEE_M26_MODE_V << TEE_M26_MODE_S)
+#define TEE_M26_MODE_V  0x00000003U
+#define TEE_M26_MODE_S  0
+
+/** TEE_M27_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M27_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x6c)
+/** TEE_M27_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M27 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M27_MODE    0x00000003U
+#define TEE_M27_MODE_M  (TEE_M27_MODE_V << TEE_M27_MODE_S)
+#define TEE_M27_MODE_V  0x00000003U
+#define TEE_M27_MODE_S  0
+
+/** TEE_M28_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M28_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x70)
+/** TEE_M28_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M28 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M28_MODE    0x00000003U
+#define TEE_M28_MODE_M  (TEE_M28_MODE_V << TEE_M28_MODE_S)
+#define TEE_M28_MODE_V  0x00000003U
+#define TEE_M28_MODE_S  0
+
+/** TEE_M29_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M29_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x74)
+/** TEE_M29_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M29 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M29_MODE    0x00000003U
+#define TEE_M29_MODE_M  (TEE_M29_MODE_V << TEE_M29_MODE_S)
+#define TEE_M29_MODE_V  0x00000003U
+#define TEE_M29_MODE_S  0
+
+/** TEE_M30_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M30_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x78)
+/** TEE_M30_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M30 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M30_MODE    0x00000003U
+#define TEE_M30_MODE_M  (TEE_M30_MODE_V << TEE_M30_MODE_S)
+#define TEE_M30_MODE_V  0x00000003U
+#define TEE_M30_MODE_S  0
+
+/** TEE_M31_MODE_CTRL_REG register
+ *  Tee mode control register
+ */
+#define TEE_M31_MODE_CTRL_REG (DR_REG_TEE_BASE + 0x7c)
+/** TEE_M31_MODE : R/W; bitpos: [1:0]; default: 3;
+ *  M31 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+ *  tee_mode
+ */
+#define TEE_M31_MODE    0x00000003U
+#define TEE_M31_MODE_M  (TEE_M31_MODE_V << TEE_M31_MODE_S)
+#define TEE_M31_MODE_V  0x00000003U
+#define TEE_M31_MODE_S  0
+
+/** TEE_CLOCK_GATE_REG register
+ *  Clock gating register
+ */
+#define TEE_CLOCK_GATE_REG (DR_REG_TEE_BASE + 0x80)
+/** TEE_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  reg_clk_en
+ */
+#define TEE_CLK_EN    (BIT(0))
+#define TEE_CLK_EN_M  (TEE_CLK_EN_V << TEE_CLK_EN_S)
+#define TEE_CLK_EN_V  0x00000001U
+#define TEE_CLK_EN_S  0
+
+/** TEE_DATE_REG register
+ *  Version register
+ */
+#define TEE_DATE_REG (DR_REG_TEE_BASE + 0xffc)
+/** TEE_DATE_REG : R/W; bitpos: [27:0]; default: 35672706;
+ *  reg_tee_date
+ */
+#define TEE_DATE_REG    0x0FFFFFFFU
+#define TEE_DATE_REG_M  (TEE_DATE_REG_V << TEE_DATE_REG_S)
+#define TEE_DATE_REG_V  0x0FFFFFFFU
+#define TEE_DATE_REG_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/tee_struct.h b/components/soc/esp32c6/include/soc/tee_struct.h
new file mode 100644
index 0000000000..576bde7ec1
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/tee_struct.h
@@ -0,0 +1,573 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: Tee mode control register */
+/** Type of m0_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m0_mode : R/W; bitpos: [1:0]; default: 0;
+         *  M0 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m0_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m0_mode_ctrl_reg_t;
+
+/** Type of m1_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m1_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M1 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m1_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m1_mode_ctrl_reg_t;
+
+/** Type of m2_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m2_mode : R/W; bitpos: [1:0]; default: 0;
+         *  M2 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m2_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m2_mode_ctrl_reg_t;
+
+/** Type of m3_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m3_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M3 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m3_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m3_mode_ctrl_reg_t;
+
+/** Type of m4_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m4_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M4 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m4_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m4_mode_ctrl_reg_t;
+
+/** Type of m5_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m5_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M5 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m5_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m5_mode_ctrl_reg_t;
+
+/** Type of m6_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m6_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M6 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m6_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m6_mode_ctrl_reg_t;
+
+/** Type of m7_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m7_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M7 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m7_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m7_mode_ctrl_reg_t;
+
+/** Type of m8_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m8_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M8 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m8_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m8_mode_ctrl_reg_t;
+
+/** Type of m9_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m9_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M9 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m9_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m9_mode_ctrl_reg_t;
+
+/** Type of m10_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m10_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M10 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m10_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m10_mode_ctrl_reg_t;
+
+/** Type of m11_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m11_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M11 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m11_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m11_mode_ctrl_reg_t;
+
+/** Type of m12_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m12_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M12 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m12_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m12_mode_ctrl_reg_t;
+
+/** Type of m13_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m13_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M13 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m13_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m13_mode_ctrl_reg_t;
+
+/** Type of m14_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m14_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M14 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m14_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m14_mode_ctrl_reg_t;
+
+/** Type of m15_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m15_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M15 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m15_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m15_mode_ctrl_reg_t;
+
+/** Type of m16_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m16_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M16 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m16_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m16_mode_ctrl_reg_t;
+
+/** Type of m17_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m17_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M17 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m17_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m17_mode_ctrl_reg_t;
+
+/** Type of m18_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m18_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M18 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m18_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m18_mode_ctrl_reg_t;
+
+/** Type of m19_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m19_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M19 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m19_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m19_mode_ctrl_reg_t;
+
+/** Type of m20_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m20_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M20 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m20_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m20_mode_ctrl_reg_t;
+
+/** Type of m21_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m21_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M21 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m21_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m21_mode_ctrl_reg_t;
+
+/** Type of m22_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m22_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M22 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m22_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m22_mode_ctrl_reg_t;
+
+/** Type of m23_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m23_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M23 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m23_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m23_mode_ctrl_reg_t;
+
+/** Type of m24_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m24_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M24 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m24_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m24_mode_ctrl_reg_t;
+
+/** Type of m25_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m25_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M25 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m25_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m25_mode_ctrl_reg_t;
+
+/** Type of m26_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m26_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M26 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m26_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m26_mode_ctrl_reg_t;
+
+/** Type of m27_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m27_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M27 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m27_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m27_mode_ctrl_reg_t;
+
+/** Type of m28_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m28_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M28 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m28_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m28_mode_ctrl_reg_t;
+
+/** Type of m29_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m29_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M29 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m29_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m29_mode_ctrl_reg_t;
+
+/** Type of m30_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m30_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M30 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m30_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m30_mode_ctrl_reg_t;
+
+/** Type of m31_mode_ctrl register
+ *  Tee mode control register
+ */
+typedef union {
+    struct {
+        /** m31_mode : R/W; bitpos: [1:0]; default: 3;
+         *  M31 security level mode: 2'd3: ree_mode2. 2'd2: ree_mode1. 2'd1: ree_mode0. 2'd0:
+         *  tee_mode
+         */
+        uint32_t m31_mode:2;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} tee_m31_mode_ctrl_reg_t;
+
+
+/** Group: clock gating register */
+/** Type of clock_gate register
+ *  Clock gating register
+ */
+typedef union {
+    struct {
+        /** clk_en : R/W; bitpos: [0]; default: 1;
+         *  reg_clk_en
+         */
+        uint32_t clk_en:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} tee_clock_gate_reg_t;
+
+
+/** Group: Version register */
+/** Type of date register
+ *  Version register
+ */
+typedef union {
+    struct {
+        /** date_reg : R/W; bitpos: [27:0]; default: 35672706;
+         *  reg_tee_date
+         */
+        uint32_t date_reg:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} tee_date_reg_t;
+
+
+typedef struct tee_dev_t {
+    volatile tee_m0_mode_ctrl_reg_t m0_mode_ctrl;
+    volatile tee_m1_mode_ctrl_reg_t m1_mode_ctrl;
+    volatile tee_m2_mode_ctrl_reg_t m2_mode_ctrl;
+    volatile tee_m3_mode_ctrl_reg_t m3_mode_ctrl;
+    volatile tee_m4_mode_ctrl_reg_t m4_mode_ctrl;
+    volatile tee_m5_mode_ctrl_reg_t m5_mode_ctrl;
+    volatile tee_m6_mode_ctrl_reg_t m6_mode_ctrl;
+    volatile tee_m7_mode_ctrl_reg_t m7_mode_ctrl;
+    volatile tee_m8_mode_ctrl_reg_t m8_mode_ctrl;
+    volatile tee_m9_mode_ctrl_reg_t m9_mode_ctrl;
+    volatile tee_m10_mode_ctrl_reg_t m10_mode_ctrl;
+    volatile tee_m11_mode_ctrl_reg_t m11_mode_ctrl;
+    volatile tee_m12_mode_ctrl_reg_t m12_mode_ctrl;
+    volatile tee_m13_mode_ctrl_reg_t m13_mode_ctrl;
+    volatile tee_m14_mode_ctrl_reg_t m14_mode_ctrl;
+    volatile tee_m15_mode_ctrl_reg_t m15_mode_ctrl;
+    volatile tee_m16_mode_ctrl_reg_t m16_mode_ctrl;
+    volatile tee_m17_mode_ctrl_reg_t m17_mode_ctrl;
+    volatile tee_m18_mode_ctrl_reg_t m18_mode_ctrl;
+    volatile tee_m19_mode_ctrl_reg_t m19_mode_ctrl;
+    volatile tee_m20_mode_ctrl_reg_t m20_mode_ctrl;
+    volatile tee_m21_mode_ctrl_reg_t m21_mode_ctrl;
+    volatile tee_m22_mode_ctrl_reg_t m22_mode_ctrl;
+    volatile tee_m23_mode_ctrl_reg_t m23_mode_ctrl;
+    volatile tee_m24_mode_ctrl_reg_t m24_mode_ctrl;
+    volatile tee_m25_mode_ctrl_reg_t m25_mode_ctrl;
+    volatile tee_m26_mode_ctrl_reg_t m26_mode_ctrl;
+    volatile tee_m27_mode_ctrl_reg_t m27_mode_ctrl;
+    volatile tee_m28_mode_ctrl_reg_t m28_mode_ctrl;
+    volatile tee_m29_mode_ctrl_reg_t m29_mode_ctrl;
+    volatile tee_m30_mode_ctrl_reg_t m30_mode_ctrl;
+    volatile tee_m31_mode_ctrl_reg_t m31_mode_ctrl;
+    volatile tee_clock_gate_reg_t clock_gate;
+    uint32_t reserved_084[990];
+    volatile tee_date_reg_t date;
+} tee_dev_t;
+
+extern tee_dev_t TEE;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(tee_dev_t) == 0x1000, "Invalid size of tee_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/timer_group_reg.h b/components/soc/esp32c6/include/soc/timer_group_reg.h
new file mode 100644
index 0000000000..df5c8ffb32
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/timer_group_reg.h
@@ -0,0 +1,591 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* The value that needs to be written to TIMG_WDT_WKEY to write-enable the wdt registers */
+#define TIMG_WDT_WKEY_VALUE 0x50D83AA1
+
+/* Possible values for TIMG_WDT_STGx */
+#define TIMG_WDT_STG_SEL_OFF 0
+#define TIMG_WDT_STG_SEL_INT 1
+#define TIMG_WDT_STG_SEL_RESET_CPU 2
+#define TIMG_WDT_STG_SEL_RESET_SYSTEM 3
+
+#define TIMG_WDT_RESET_LENGTH_100_NS 0
+#define TIMG_WDT_RESET_LENGTH_200_NS 1
+#define TIMG_WDT_RESET_LENGTH_300_NS 2
+#define TIMG_WDT_RESET_LENGTH_400_NS 3
+#define TIMG_WDT_RESET_LENGTH_500_NS 4
+#define TIMG_WDT_RESET_LENGTH_800_NS 5
+#define TIMG_WDT_RESET_LENGTH_1600_NS 6
+#define TIMG_WDT_RESET_LENGTH_3200_NS 7
+/* Possible values for TIMG_WDT_STGx */
+#define TIMG_WDT_STG_SEL_OFF 0
+#define TIMG_WDT_STG_SEL_INT 1
+#define TIMG_WDT_STG_SEL_RESET_CPU 2
+#define TIMG_WDT_STG_SEL_RESET_SYSTEM 3
+
+
+/** TIMG_T0CONFIG_REG register
+ *  Timer 0 configuration register
+ */
+#define TIMG_T0CONFIG_REG(i) (REG_TIMG_BASE(i) + 0x0)
+/** TIMG_T0_USE_XTAL : R/W; bitpos: [9]; default: 0;
+ *  1: Use XTAL_CLK as the source clock of timer group. 0: Use APB_CLK as the source
+ *  clock of timer group.
+ */
+#define TIMG_T0_USE_XTAL    (BIT(9))
+#define TIMG_T0_USE_XTAL_M  (TIMG_T0_USE_XTAL_V << TIMG_T0_USE_XTAL_S)
+#define TIMG_T0_USE_XTAL_V  0x00000001U
+#define TIMG_T0_USE_XTAL_S  9
+/** TIMG_T0_ALARM_EN : R/W/SC; bitpos: [10]; default: 0;
+ *  When set, the alarm is enabled. This bit is automatically cleared once an
+ *  alarm occurs.
+ */
+#define TIMG_T0_ALARM_EN    (BIT(10))
+#define TIMG_T0_ALARM_EN_M  (TIMG_T0_ALARM_EN_V << TIMG_T0_ALARM_EN_S)
+#define TIMG_T0_ALARM_EN_V  0x00000001U
+#define TIMG_T0_ALARM_EN_S  10
+/** TIMG_T0_DIVCNT_RST : WT; bitpos: [12]; default: 0;
+ *  When set, Timer 0 's clock divider counter will be reset.
+ */
+#define TIMG_T0_DIVCNT_RST    (BIT(12))
+#define TIMG_T0_DIVCNT_RST_M  (TIMG_T0_DIVCNT_RST_V << TIMG_T0_DIVCNT_RST_S)
+#define TIMG_T0_DIVCNT_RST_V  0x00000001U
+#define TIMG_T0_DIVCNT_RST_S  12
+/** TIMG_T0_DIVIDER : R/W; bitpos: [28:13]; default: 1;
+ *  Timer 0 clock (T0_clk) prescaler value.
+ */
+#define TIMG_T0_DIVIDER    0x0000FFFFU
+#define TIMG_T0_DIVIDER_M  (TIMG_T0_DIVIDER_V << TIMG_T0_DIVIDER_S)
+#define TIMG_T0_DIVIDER_V  0x0000FFFFU
+#define TIMG_T0_DIVIDER_S  13
+/** TIMG_T0_AUTORELOAD : R/W; bitpos: [29]; default: 1;
+ *  When set, timer 0 auto-reload at alarm is enabled.
+ */
+#define TIMG_T0_AUTORELOAD    (BIT(29))
+#define TIMG_T0_AUTORELOAD_M  (TIMG_T0_AUTORELOAD_V << TIMG_T0_AUTORELOAD_S)
+#define TIMG_T0_AUTORELOAD_V  0x00000001U
+#define TIMG_T0_AUTORELOAD_S  29
+/** TIMG_T0_INCREASE : R/W; bitpos: [30]; default: 1;
+ *  When set, the timer 0 time-base counter will increment every clock tick. When
+ *  cleared, the timer 0 time-base counter will decrement.
+ */
+#define TIMG_T0_INCREASE    (BIT(30))
+#define TIMG_T0_INCREASE_M  (TIMG_T0_INCREASE_V << TIMG_T0_INCREASE_S)
+#define TIMG_T0_INCREASE_V  0x00000001U
+#define TIMG_T0_INCREASE_S  30
+/** TIMG_T0_EN : R/W/SS/SC; bitpos: [31]; default: 0;
+ *  When set, the timer 0 time-base counter is enabled.
+ */
+#define TIMG_T0_EN    (BIT(31))
+#define TIMG_T0_EN_M  (TIMG_T0_EN_V << TIMG_T0_EN_S)
+#define TIMG_T0_EN_V  0x00000001U
+#define TIMG_T0_EN_S  31
+
+/** TIMG_T0LO_REG register
+ *  Timer 0 current value, low 32 bits
+ */
+#define TIMG_T0LO_REG(i) (REG_TIMG_BASE(i) + 0x4)
+/** TIMG_T0_LO : RO; bitpos: [31:0]; default: 0;
+ *  After writing to TIMG_T0UPDATE_REG, the low 32 bits of the time-base counter
+ *  of timer 0 can be read here.
+ */
+#define TIMG_T0_LO    0xFFFFFFFFU
+#define TIMG_T0_LO_M  (TIMG_T0_LO_V << TIMG_T0_LO_S)
+#define TIMG_T0_LO_V  0xFFFFFFFFU
+#define TIMG_T0_LO_S  0
+
+/** TIMG_T0HI_REG register
+ *  Timer 0 current value, high 22 bits
+ */
+#define TIMG_T0HI_REG(i) (REG_TIMG_BASE(i) + 0x8)
+/** TIMG_T0_HI : RO; bitpos: [21:0]; default: 0;
+ *  After writing to TIMG_T0UPDATE_REG, the high 22 bits of the time-base counter
+ *  of timer 0 can be read here.
+ */
+#define TIMG_T0_HI    0x003FFFFFU
+#define TIMG_T0_HI_M  (TIMG_T0_HI_V << TIMG_T0_HI_S)
+#define TIMG_T0_HI_V  0x003FFFFFU
+#define TIMG_T0_HI_S  0
+
+/** TIMG_T0UPDATE_REG register
+ *  Write to copy current timer value to TIMGn_T0_(LO/HI)_REG
+ */
+#define TIMG_T0UPDATE_REG(i) (REG_TIMG_BASE(i) + 0xc)
+/** TIMG_T0_UPDATE : R/W/SC; bitpos: [31]; default: 0;
+ *  After writing 0 or 1 to TIMG_T0UPDATE_REG, the counter value is latched.
+ */
+#define TIMG_T0_UPDATE    (BIT(31))
+#define TIMG_T0_UPDATE_M  (TIMG_T0_UPDATE_V << TIMG_T0_UPDATE_S)
+#define TIMG_T0_UPDATE_V  0x00000001U
+#define TIMG_T0_UPDATE_S  31
+
+/** TIMG_T0ALARMLO_REG register
+ *  Timer 0 alarm value, low 32 bits
+ */
+#define TIMG_T0ALARMLO_REG(i) (REG_TIMG_BASE(i) + 0x10)
+/** TIMG_T0_ALARM_LO : R/W; bitpos: [31:0]; default: 0;
+ *  Timer 0 alarm trigger time-base counter value, low 32 bits.
+ */
+#define TIMG_T0_ALARM_LO    0xFFFFFFFFU
+#define TIMG_T0_ALARM_LO_M  (TIMG_T0_ALARM_LO_V << TIMG_T0_ALARM_LO_S)
+#define TIMG_T0_ALARM_LO_V  0xFFFFFFFFU
+#define TIMG_T0_ALARM_LO_S  0
+
+/** TIMG_T0ALARMHI_REG register
+ *  Timer 0 alarm value, high bits
+ */
+#define TIMG_T0ALARMHI_REG(i) (REG_TIMG_BASE(i) + 0x14)
+/** TIMG_T0_ALARM_HI : R/W; bitpos: [21:0]; default: 0;
+ *  Timer 0 alarm trigger time-base counter value, high 22 bits.
+ */
+#define TIMG_T0_ALARM_HI    0x003FFFFFU
+#define TIMG_T0_ALARM_HI_M  (TIMG_T0_ALARM_HI_V << TIMG_T0_ALARM_HI_S)
+#define TIMG_T0_ALARM_HI_V  0x003FFFFFU
+#define TIMG_T0_ALARM_HI_S  0
+
+/** TIMG_T0LOADLO_REG register
+ *  Timer 0 reload value, low 32 bits
+ */
+#define TIMG_T0LOADLO_REG(i) (REG_TIMG_BASE(i) + 0x18)
+/** TIMG_T0_LOAD_LO : R/W; bitpos: [31:0]; default: 0;
+ *  Low 32 bits of the value that a reload will load onto timer 0 time-base
+ *  Counter.
+ */
+#define TIMG_T0_LOAD_LO    0xFFFFFFFFU
+#define TIMG_T0_LOAD_LO_M  (TIMG_T0_LOAD_LO_V << TIMG_T0_LOAD_LO_S)
+#define TIMG_T0_LOAD_LO_V  0xFFFFFFFFU
+#define TIMG_T0_LOAD_LO_S  0
+
+/** TIMG_T0LOADHI_REG register
+ *  Timer 0 reload value, high 22 bits
+ */
+#define TIMG_T0LOADHI_REG(i) (REG_TIMG_BASE(i) + 0x1c)
+/** TIMG_T0_LOAD_HI : R/W; bitpos: [21:0]; default: 0;
+ *  High 22 bits of the value that a reload will load onto timer 0 time-base
+ *  counter.
+ */
+#define TIMG_T0_LOAD_HI    0x003FFFFFU
+#define TIMG_T0_LOAD_HI_M  (TIMG_T0_LOAD_HI_V << TIMG_T0_LOAD_HI_S)
+#define TIMG_T0_LOAD_HI_V  0x003FFFFFU
+#define TIMG_T0_LOAD_HI_S  0
+
+/** TIMG_T0LOAD_REG register
+ *  Write to reload timer from TIMG_T0_(LOADLOLOADHI)_REG
+ */
+#define TIMG_T0LOAD_REG(i) (REG_TIMG_BASE(i) + 0x20)
+/** TIMG_T0_LOAD : WT; bitpos: [31:0]; default: 0;
+ *
+ *  Write any value to trigger a timer 0 time-base counter reload.
+ */
+#define TIMG_T0_LOAD    0xFFFFFFFFU
+#define TIMG_T0_LOAD_M  (TIMG_T0_LOAD_V << TIMG_T0_LOAD_S)
+#define TIMG_T0_LOAD_V  0xFFFFFFFFU
+#define TIMG_T0_LOAD_S  0
+
+/** TIMG_WDTCONFIG0_REG register
+ *  Watchdog timer configuration register
+ */
+#define TIMG_WDTCONFIG0_REG(i) (REG_TIMG_BASE(i) + 0x48)
+/** TIMG_WDT_APPCPU_RESET_EN : R/W; bitpos: [12]; default: 0;
+ *  WDT reset CPU enable.
+ */
+#define TIMG_WDT_APPCPU_RESET_EN    (BIT(12))
+#define TIMG_WDT_APPCPU_RESET_EN_M  (TIMG_WDT_APPCPU_RESET_EN_V << TIMG_WDT_APPCPU_RESET_EN_S)
+#define TIMG_WDT_APPCPU_RESET_EN_V  0x00000001U
+#define TIMG_WDT_APPCPU_RESET_EN_S  12
+/** TIMG_WDT_PROCPU_RESET_EN : R/W; bitpos: [13]; default: 0;
+ *  WDT reset CPU enable.
+ */
+#define TIMG_WDT_PROCPU_RESET_EN    (BIT(13))
+#define TIMG_WDT_PROCPU_RESET_EN_M  (TIMG_WDT_PROCPU_RESET_EN_V << TIMG_WDT_PROCPU_RESET_EN_S)
+#define TIMG_WDT_PROCPU_RESET_EN_V  0x00000001U
+#define TIMG_WDT_PROCPU_RESET_EN_S  13
+/** TIMG_WDT_FLASHBOOT_MOD_EN : R/W; bitpos: [14]; default: 1;
+ *  When set, Flash boot protection is enabled.
+ */
+#define TIMG_WDT_FLASHBOOT_MOD_EN    (BIT(14))
+#define TIMG_WDT_FLASHBOOT_MOD_EN_M  (TIMG_WDT_FLASHBOOT_MOD_EN_V << TIMG_WDT_FLASHBOOT_MOD_EN_S)
+#define TIMG_WDT_FLASHBOOT_MOD_EN_V  0x00000001U
+#define TIMG_WDT_FLASHBOOT_MOD_EN_S  14
+/** TIMG_WDT_SYS_RESET_LENGTH : R/W; bitpos: [17:15]; default: 1;
+ *  System reset signal length selection. 0: 100 ns, 1: 200 ns,
+ *  2: 300 ns, 3: 400 ns, 4: 500 ns, 5: 800 ns, 6: 1.6 us, 7: 3.2 us.
+ */
+#define TIMG_WDT_SYS_RESET_LENGTH    0x00000007U
+#define TIMG_WDT_SYS_RESET_LENGTH_M  (TIMG_WDT_SYS_RESET_LENGTH_V << TIMG_WDT_SYS_RESET_LENGTH_S)
+#define TIMG_WDT_SYS_RESET_LENGTH_V  0x00000007U
+#define TIMG_WDT_SYS_RESET_LENGTH_S  15
+/** TIMG_WDT_CPU_RESET_LENGTH : R/W; bitpos: [20:18]; default: 1;
+ *  CPU reset signal length selection. 0: 100 ns, 1: 200 ns,
+ *  2: 300 ns, 3: 400 ns, 4: 500 ns, 5: 800 ns, 6: 1.6 us, 7: 3.2 us.
+ */
+#define TIMG_WDT_CPU_RESET_LENGTH    0x00000007U
+#define TIMG_WDT_CPU_RESET_LENGTH_M  (TIMG_WDT_CPU_RESET_LENGTH_V << TIMG_WDT_CPU_RESET_LENGTH_S)
+#define TIMG_WDT_CPU_RESET_LENGTH_V  0x00000007U
+#define TIMG_WDT_CPU_RESET_LENGTH_S  18
+/** TIMG_WDT_USE_XTAL : R/W; bitpos: [21]; default: 0;
+ *  choose WDT clock:0-apb_clk, 1-xtal_clk.
+ */
+#define TIMG_WDT_USE_XTAL    (BIT(21))
+#define TIMG_WDT_USE_XTAL_M  (TIMG_WDT_USE_XTAL_V << TIMG_WDT_USE_XTAL_S)
+#define TIMG_WDT_USE_XTAL_V  0x00000001U
+#define TIMG_WDT_USE_XTAL_S  21
+/** TIMG_WDT_CONF_UPDATE_EN : WT; bitpos: [22]; default: 0;
+ *  update the WDT configuration registers
+ */
+#define TIMG_WDT_CONF_UPDATE_EN    (BIT(22))
+#define TIMG_WDT_CONF_UPDATE_EN_M  (TIMG_WDT_CONF_UPDATE_EN_V << TIMG_WDT_CONF_UPDATE_EN_S)
+#define TIMG_WDT_CONF_UPDATE_EN_V  0x00000001U
+#define TIMG_WDT_CONF_UPDATE_EN_S  22
+/** TIMG_WDT_STG3 : R/W; bitpos: [24:23]; default: 0;
+ *  Stage 3 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system.
+ */
+#define TIMG_WDT_STG3    0x00000003U
+#define TIMG_WDT_STG3_M  (TIMG_WDT_STG3_V << TIMG_WDT_STG3_S)
+#define TIMG_WDT_STG3_V  0x00000003U
+#define TIMG_WDT_STG3_S  23
+/** TIMG_WDT_STG2 : R/W; bitpos: [26:25]; default: 0;
+ *  Stage 2 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system.
+ */
+#define TIMG_WDT_STG2    0x00000003U
+#define TIMG_WDT_STG2_M  (TIMG_WDT_STG2_V << TIMG_WDT_STG2_S)
+#define TIMG_WDT_STG2_V  0x00000003U
+#define TIMG_WDT_STG2_S  25
+/** TIMG_WDT_STG1 : R/W; bitpos: [28:27]; default: 0;
+ *  Stage 1 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system.
+ */
+#define TIMG_WDT_STG1    0x00000003U
+#define TIMG_WDT_STG1_M  (TIMG_WDT_STG1_V << TIMG_WDT_STG1_S)
+#define TIMG_WDT_STG1_V  0x00000003U
+#define TIMG_WDT_STG1_S  27
+/** TIMG_WDT_STG0 : R/W; bitpos: [30:29]; default: 0;
+ *  Stage 0 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system.
+ */
+#define TIMG_WDT_STG0    0x00000003U
+#define TIMG_WDT_STG0_M  (TIMG_WDT_STG0_V << TIMG_WDT_STG0_S)
+#define TIMG_WDT_STG0_V  0x00000003U
+#define TIMG_WDT_STG0_S  29
+/** TIMG_WDT_EN : R/W; bitpos: [31]; default: 0;
+ *  When set, MWDT is enabled.
+ */
+#define TIMG_WDT_EN    (BIT(31))
+#define TIMG_WDT_EN_M  (TIMG_WDT_EN_V << TIMG_WDT_EN_S)
+#define TIMG_WDT_EN_V  0x00000001U
+#define TIMG_WDT_EN_S  31
+
+/** TIMG_WDTCONFIG1_REG register
+ *  Watchdog timer prescaler register
+ */
+#define TIMG_WDTCONFIG1_REG(i) (REG_TIMG_BASE(i) + 0x4c)
+/** TIMG_WDT_DIVCNT_RST : WT; bitpos: [0]; default: 0;
+ *  When set, WDT 's clock divider counter will be reset.
+ */
+#define TIMG_WDT_DIVCNT_RST    (BIT(0))
+#define TIMG_WDT_DIVCNT_RST_M  (TIMG_WDT_DIVCNT_RST_V << TIMG_WDT_DIVCNT_RST_S)
+#define TIMG_WDT_DIVCNT_RST_V  0x00000001U
+#define TIMG_WDT_DIVCNT_RST_S  0
+/** TIMG_WDT_CLK_PRESCALE : R/W; bitpos: [31:16]; default: 1;
+ *  MWDT clock prescaler value. MWDT clock period = 12.5 ns *
+ *  TIMG_WDT_CLK_PRESCALE.
+ */
+#define TIMG_WDT_CLK_PRESCALE    0x0000FFFFU
+#define TIMG_WDT_CLK_PRESCALE_M  (TIMG_WDT_CLK_PRESCALE_V << TIMG_WDT_CLK_PRESCALE_S)
+#define TIMG_WDT_CLK_PRESCALE_V  0x0000FFFFU
+#define TIMG_WDT_CLK_PRESCALE_S  16
+
+/** TIMG_WDTCONFIG2_REG register
+ *  Watchdog timer stage 0 timeout value
+ */
+#define TIMG_WDTCONFIG2_REG(i) (REG_TIMG_BASE(i) + 0x50)
+/** TIMG_WDT_STG0_HOLD : R/W; bitpos: [31:0]; default: 26000000;
+ *  Stage 0 timeout value, in MWDT clock cycles.
+ */
+#define TIMG_WDT_STG0_HOLD    0xFFFFFFFFU
+#define TIMG_WDT_STG0_HOLD_M  (TIMG_WDT_STG0_HOLD_V << TIMG_WDT_STG0_HOLD_S)
+#define TIMG_WDT_STG0_HOLD_V  0xFFFFFFFFU
+#define TIMG_WDT_STG0_HOLD_S  0
+
+/** TIMG_WDTCONFIG3_REG register
+ *  Watchdog timer stage 1 timeout value
+ */
+#define TIMG_WDTCONFIG3_REG(i) (REG_TIMG_BASE(i) + 0x54)
+/** TIMG_WDT_STG1_HOLD : R/W; bitpos: [31:0]; default: 134217727;
+ *  Stage 1 timeout value, in MWDT clock cycles.
+ */
+#define TIMG_WDT_STG1_HOLD    0xFFFFFFFFU
+#define TIMG_WDT_STG1_HOLD_M  (TIMG_WDT_STG1_HOLD_V << TIMG_WDT_STG1_HOLD_S)
+#define TIMG_WDT_STG1_HOLD_V  0xFFFFFFFFU
+#define TIMG_WDT_STG1_HOLD_S  0
+
+/** TIMG_WDTCONFIG4_REG register
+ *  Watchdog timer stage 2 timeout value
+ */
+#define TIMG_WDTCONFIG4_REG(i) (REG_TIMG_BASE(i) + 0x58)
+/** TIMG_WDT_STG2_HOLD : R/W; bitpos: [31:0]; default: 1048575;
+ *  Stage 2 timeout value, in MWDT clock cycles.
+ */
+#define TIMG_WDT_STG2_HOLD    0xFFFFFFFFU
+#define TIMG_WDT_STG2_HOLD_M  (TIMG_WDT_STG2_HOLD_V << TIMG_WDT_STG2_HOLD_S)
+#define TIMG_WDT_STG2_HOLD_V  0xFFFFFFFFU
+#define TIMG_WDT_STG2_HOLD_S  0
+
+/** TIMG_WDTCONFIG5_REG register
+ *  Watchdog timer stage 3 timeout value
+ */
+#define TIMG_WDTCONFIG5_REG(i) (REG_TIMG_BASE(i) + 0x5c)
+/** TIMG_WDT_STG3_HOLD : R/W; bitpos: [31:0]; default: 1048575;
+ *  Stage 3 timeout value, in MWDT clock cycles.
+ */
+#define TIMG_WDT_STG3_HOLD    0xFFFFFFFFU
+#define TIMG_WDT_STG3_HOLD_M  (TIMG_WDT_STG3_HOLD_V << TIMG_WDT_STG3_HOLD_S)
+#define TIMG_WDT_STG3_HOLD_V  0xFFFFFFFFU
+#define TIMG_WDT_STG3_HOLD_S  0
+
+/** TIMG_WDTFEED_REG register
+ *  Write to feed the watchdog timer
+ */
+#define TIMG_WDTFEED_REG(i) (REG_TIMG_BASE(i) + 0x60)
+/** TIMG_WDT_FEED : WT; bitpos: [31:0]; default: 0;
+ *  Write any value to feed the MWDT. (WO)
+ */
+#define TIMG_WDT_FEED    0xFFFFFFFFU
+#define TIMG_WDT_FEED_M  (TIMG_WDT_FEED_V << TIMG_WDT_FEED_S)
+#define TIMG_WDT_FEED_V  0xFFFFFFFFU
+#define TIMG_WDT_FEED_S  0
+
+/** TIMG_WDTWPROTECT_REG register
+ *  Watchdog write protect register
+ */
+#define TIMG_WDTWPROTECT_REG(i) (REG_TIMG_BASE(i) + 0x64)
+/** TIMG_WDT_WKEY : R/W; bitpos: [31:0]; default: 1356348065;
+ *  If the register contains a different value than its reset value, write
+ *  protection is enabled.
+ */
+#define TIMG_WDT_WKEY    0xFFFFFFFFU
+#define TIMG_WDT_WKEY_M  (TIMG_WDT_WKEY_V << TIMG_WDT_WKEY_S)
+#define TIMG_WDT_WKEY_V  0xFFFFFFFFU
+#define TIMG_WDT_WKEY_S  0
+
+/** TIMG_RTCCALICFG_REG register
+ *  RTC calibration configure register
+ */
+#define TIMG_RTCCALICFG_REG(i) (REG_TIMG_BASE(i) + 0x68)
+/** TIMG_RTC_CALI_START_CYCLING : R/W; bitpos: [12]; default: 1;
+ *  0: one-shot frequency calculation,1: periodic frequency calculation,
+ */
+#define TIMG_RTC_CALI_START_CYCLING    (BIT(12))
+#define TIMG_RTC_CALI_START_CYCLING_M  (TIMG_RTC_CALI_START_CYCLING_V << TIMG_RTC_CALI_START_CYCLING_S)
+#define TIMG_RTC_CALI_START_CYCLING_V  0x00000001U
+#define TIMG_RTC_CALI_START_CYCLING_S  12
+/** TIMG_RTC_CALI_CLK_SEL : R/W; bitpos: [14:13]; default: 0;
+ *  0:rtc slow clock. 1:clk_8m, 2:xtal_32k.
+ */
+#define TIMG_RTC_CALI_CLK_SEL    0x00000003U
+#define TIMG_RTC_CALI_CLK_SEL_M  (TIMG_RTC_CALI_CLK_SEL_V << TIMG_RTC_CALI_CLK_SEL_S)
+#define TIMG_RTC_CALI_CLK_SEL_V  0x00000003U
+#define TIMG_RTC_CALI_CLK_SEL_S  13
+/** TIMG_RTC_CALI_RDY : RO; bitpos: [15]; default: 0;
+ *  indicate one-shot frequency calculation is done.
+ */
+#define TIMG_RTC_CALI_RDY    (BIT(15))
+#define TIMG_RTC_CALI_RDY_M  (TIMG_RTC_CALI_RDY_V << TIMG_RTC_CALI_RDY_S)
+#define TIMG_RTC_CALI_RDY_V  0x00000001U
+#define TIMG_RTC_CALI_RDY_S  15
+/** TIMG_RTC_CALI_MAX : R/W; bitpos: [30:16]; default: 1;
+ *  Configure the time to calculate RTC slow clock's frequency.
+ */
+#define TIMG_RTC_CALI_MAX    0x00007FFFU
+#define TIMG_RTC_CALI_MAX_M  (TIMG_RTC_CALI_MAX_V << TIMG_RTC_CALI_MAX_S)
+#define TIMG_RTC_CALI_MAX_V  0x00007FFFU
+#define TIMG_RTC_CALI_MAX_S  16
+/** TIMG_RTC_CALI_START : R/W; bitpos: [31]; default: 0;
+ *  Set this bit to start one-shot frequency calculation.
+ */
+#define TIMG_RTC_CALI_START    (BIT(31))
+#define TIMG_RTC_CALI_START_M  (TIMG_RTC_CALI_START_V << TIMG_RTC_CALI_START_S)
+#define TIMG_RTC_CALI_START_V  0x00000001U
+#define TIMG_RTC_CALI_START_S  31
+
+/** TIMG_RTCCALICFG1_REG register
+ *  RTC calibration configure1 register
+ */
+#define TIMG_RTCCALICFG1_REG(i) (REG_TIMG_BASE(i) + 0x6c)
+/** TIMG_RTC_CALI_CYCLING_DATA_VLD : RO; bitpos: [0]; default: 0;
+ *  indicate periodic frequency calculation is done.
+ */
+#define TIMG_RTC_CALI_CYCLING_DATA_VLD    (BIT(0))
+#define TIMG_RTC_CALI_CYCLING_DATA_VLD_M  (TIMG_RTC_CALI_CYCLING_DATA_VLD_V << TIMG_RTC_CALI_CYCLING_DATA_VLD_S)
+#define TIMG_RTC_CALI_CYCLING_DATA_VLD_V  0x00000001U
+#define TIMG_RTC_CALI_CYCLING_DATA_VLD_S  0
+/** TIMG_RTC_CALI_VALUE : RO; bitpos: [31:7]; default: 0;
+ *  When one-shot or periodic frequency calculation is done, read this value to
+ *  calculate RTC slow clock's frequency.
+ */
+#define TIMG_RTC_CALI_VALUE    0x01FFFFFFU
+#define TIMG_RTC_CALI_VALUE_M  (TIMG_RTC_CALI_VALUE_V << TIMG_RTC_CALI_VALUE_S)
+#define TIMG_RTC_CALI_VALUE_V  0x01FFFFFFU
+#define TIMG_RTC_CALI_VALUE_S  7
+
+/** TIMG_INT_ENA_TIMERS_REG register
+ *  Interrupt enable bits
+ */
+#define TIMG_INT_ENA_TIMERS_REG(i) (REG_TIMG_BASE(i) + 0x70)
+/** TIMG_T0_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  The interrupt enable bit for the TIMG_T$x_INT interrupt.
+ */
+#define TIMG_T0_INT_ENA    (BIT(0))
+#define TIMG_T0_INT_ENA_M  (TIMG_T0_INT_ENA_V << TIMG_T0_INT_ENA_S)
+#define TIMG_T0_INT_ENA_V  0x00000001U
+#define TIMG_T0_INT_ENA_S  0
+/** TIMG_WDT_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  The interrupt enable bit for the TIMG_WDT_INT interrupt.
+ */
+#define TIMG_WDT_INT_ENA    (BIT(1))
+#define TIMG_WDT_INT_ENA_M  (TIMG_WDT_INT_ENA_V << TIMG_WDT_INT_ENA_S)
+#define TIMG_WDT_INT_ENA_V  0x00000001U
+#define TIMG_WDT_INT_ENA_S  1
+
+/** TIMG_INT_RAW_TIMERS_REG register
+ *  Raw interrupt status
+ */
+#define TIMG_INT_RAW_TIMERS_REG(i) (REG_TIMG_BASE(i) + 0x74)
+/** TIMG_T0_INT_RAW : R/SS/WTC; bitpos: [0]; default: 0;
+ *  The raw interrupt status bit for the TIMG_T$x_INT interrupt.
+ */
+#define TIMG_T0_INT_RAW    (BIT(0))
+#define TIMG_T0_INT_RAW_M  (TIMG_T0_INT_RAW_V << TIMG_T0_INT_RAW_S)
+#define TIMG_T0_INT_RAW_V  0x00000001U
+#define TIMG_T0_INT_RAW_S  0
+/** TIMG_WDT_INT_RAW : R/SS/WTC; bitpos: [1]; default: 0;
+ *  The raw interrupt status bit for the TIMG_WDT_INT interrupt.
+ */
+#define TIMG_WDT_INT_RAW    (BIT(1))
+#define TIMG_WDT_INT_RAW_M  (TIMG_WDT_INT_RAW_V << TIMG_WDT_INT_RAW_S)
+#define TIMG_WDT_INT_RAW_V  0x00000001U
+#define TIMG_WDT_INT_RAW_S  1
+
+/** TIMG_INT_ST_TIMERS_REG register
+ *  Masked interrupt status
+ */
+#define TIMG_INT_ST_TIMERS_REG(i) (REG_TIMG_BASE(i) + 0x78)
+/** TIMG_T0_INT_ST : RO; bitpos: [0]; default: 0;
+ *  The masked interrupt status bit for the TIMG_T$x_INT interrupt.
+ */
+#define TIMG_T0_INT_ST    (BIT(0))
+#define TIMG_T0_INT_ST_M  (TIMG_T0_INT_ST_V << TIMG_T0_INT_ST_S)
+#define TIMG_T0_INT_ST_V  0x00000001U
+#define TIMG_T0_INT_ST_S  0
+/** TIMG_WDT_INT_ST : RO; bitpos: [1]; default: 0;
+ *  The masked interrupt status bit for the TIMG_WDT_INT interrupt.
+ */
+#define TIMG_WDT_INT_ST    (BIT(1))
+#define TIMG_WDT_INT_ST_M  (TIMG_WDT_INT_ST_V << TIMG_WDT_INT_ST_S)
+#define TIMG_WDT_INT_ST_V  0x00000001U
+#define TIMG_WDT_INT_ST_S  1
+
+/** TIMG_INT_CLR_TIMERS_REG register
+ *  Interrupt clear bits
+ */
+#define TIMG_INT_CLR_TIMERS_REG(i) (REG_TIMG_BASE(i) + 0x7c)
+/** TIMG_T0_INT_CLR : WT; bitpos: [0]; default: 0;
+ *  Set this bit to clear the TIMG_T$x_INT interrupt.
+ */
+#define TIMG_T0_INT_CLR    (BIT(0))
+#define TIMG_T0_INT_CLR_M  (TIMG_T0_INT_CLR_V << TIMG_T0_INT_CLR_S)
+#define TIMG_T0_INT_CLR_V  0x00000001U
+#define TIMG_T0_INT_CLR_S  0
+/** TIMG_WDT_INT_CLR : WT; bitpos: [1]; default: 0;
+ *  Set this bit to clear the TIMG_WDT_INT interrupt.
+ */
+#define TIMG_WDT_INT_CLR    (BIT(1))
+#define TIMG_WDT_INT_CLR_M  (TIMG_WDT_INT_CLR_V << TIMG_WDT_INT_CLR_S)
+#define TIMG_WDT_INT_CLR_V  0x00000001U
+#define TIMG_WDT_INT_CLR_S  1
+
+/** TIMG_RTCCALICFG2_REG register
+ *  Timer group calibration register
+ */
+#define TIMG_RTCCALICFG2_REG(i) (REG_TIMG_BASE(i) + 0x80)
+/** TIMG_RTC_CALI_TIMEOUT : RO; bitpos: [0]; default: 0;
+ *  RTC calibration timeout indicator
+ */
+#define TIMG_RTC_CALI_TIMEOUT    (BIT(0))
+#define TIMG_RTC_CALI_TIMEOUT_M  (TIMG_RTC_CALI_TIMEOUT_V << TIMG_RTC_CALI_TIMEOUT_S)
+#define TIMG_RTC_CALI_TIMEOUT_V  0x00000001U
+#define TIMG_RTC_CALI_TIMEOUT_S  0
+/** TIMG_RTC_CALI_TIMEOUT_RST_CNT : R/W; bitpos: [6:3]; default: 3;
+ *  Cycles that release calibration timeout reset
+ */
+#define TIMG_RTC_CALI_TIMEOUT_RST_CNT    0x0000000FU
+#define TIMG_RTC_CALI_TIMEOUT_RST_CNT_M  (TIMG_RTC_CALI_TIMEOUT_RST_CNT_V << TIMG_RTC_CALI_TIMEOUT_RST_CNT_S)
+#define TIMG_RTC_CALI_TIMEOUT_RST_CNT_V  0x0000000FU
+#define TIMG_RTC_CALI_TIMEOUT_RST_CNT_S  3
+/** TIMG_RTC_CALI_TIMEOUT_THRES : R/W; bitpos: [31:7]; default: 33554431;
+ *  Threshold value for the RTC calibration timer. If the calibration timer's value
+ *  exceeds this threshold, a timeout is triggered.
+ */
+#define TIMG_RTC_CALI_TIMEOUT_THRES    0x01FFFFFFU
+#define TIMG_RTC_CALI_TIMEOUT_THRES_M  (TIMG_RTC_CALI_TIMEOUT_THRES_V << TIMG_RTC_CALI_TIMEOUT_THRES_S)
+#define TIMG_RTC_CALI_TIMEOUT_THRES_V  0x01FFFFFFU
+#define TIMG_RTC_CALI_TIMEOUT_THRES_S  7
+
+/** TIMG_NTIMERS_DATE_REG register
+ *  Timer version control register
+ */
+#define TIMG_NTIMERS_DATE_REG(i) (REG_TIMG_BASE(i) + 0xf8)
+/** TIMG_NTIMGS_DATE : R/W; bitpos: [27:0]; default: 35676274;
+ *  Timer version control register
+ */
+#define TIMG_NTIMGS_DATE    0x0FFFFFFFU
+#define TIMG_NTIMGS_DATE_M  (TIMG_NTIMGS_DATE_V << TIMG_NTIMGS_DATE_S)
+#define TIMG_NTIMGS_DATE_V  0x0FFFFFFFU
+#define TIMG_NTIMGS_DATE_S  0
+
+/** TIMG_REGCLK_REG register
+ *  Timer group clock gate register
+ */
+#define TIMG_REGCLK_REG(i) (REG_TIMG_BASE(i) + 0xfc)
+/** TIMG_ETM_EN : R/W; bitpos: [28]; default: 1;
+ *  enable timer's etm task and event
+ */
+#define TIMG_ETM_EN    (BIT(28))
+#define TIMG_ETM_EN_M  (TIMG_ETM_EN_V << TIMG_ETM_EN_S)
+#define TIMG_ETM_EN_V  0x00000001U
+#define TIMG_ETM_EN_S  28
+/** TIMG_WDT_CLK_IS_ACTIVE : R/W; bitpos: [29]; default: 1;
+ *  enable WDT's clock
+ */
+#define TIMG_WDT_CLK_IS_ACTIVE    (BIT(29))
+#define TIMG_WDT_CLK_IS_ACTIVE_M  (TIMG_WDT_CLK_IS_ACTIVE_V << TIMG_WDT_CLK_IS_ACTIVE_S)
+#define TIMG_WDT_CLK_IS_ACTIVE_V  0x00000001U
+#define TIMG_WDT_CLK_IS_ACTIVE_S  29
+/** TIMG_TIMER_CLK_IS_ACTIVE : R/W; bitpos: [30]; default: 1;
+ *  enable Timer $x's clock
+ */
+#define TIMG_TIMER_CLK_IS_ACTIVE    (BIT(30))
+#define TIMG_TIMER_CLK_IS_ACTIVE_M  (TIMG_TIMER_CLK_IS_ACTIVE_V << TIMG_TIMER_CLK_IS_ACTIVE_S)
+#define TIMG_TIMER_CLK_IS_ACTIVE_V  0x00000001U
+#define TIMG_TIMER_CLK_IS_ACTIVE_S  30
+/** TIMG_CLK_EN : R/W; bitpos: [31]; default: 0;
+ *  Register clock gate signal. 1: Registers can be read and written to by software. 0:
+ *  Registers can not be read or written to by software.
+ */
+#define TIMG_CLK_EN    (BIT(31))
+#define TIMG_CLK_EN_M  (TIMG_CLK_EN_V << TIMG_CLK_EN_S)
+#define TIMG_CLK_EN_V  0x00000001U
+#define TIMG_CLK_EN_S  31
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/timer_group_struct.h b/components/soc/esp32c6/include/soc/timer_group_struct.h
new file mode 100644
index 0000000000..15e16e6d2e
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/timer_group_struct.h
@@ -0,0 +1,568 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: T0 Control and configuration registers */
+/** Type of txconfig register
+ *  Timer x configuration register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:9;
+        /** tx_use_xtal : R/W; bitpos: [9]; default: 0;
+         *  1: Use XTAL_CLK as the source clock of timer group. 0: Use APB_CLK as the source
+         *  clock of timer group.
+         */
+        uint32_t tx_use_xtal:1;
+        /** tx_alarm_en : R/W/SC; bitpos: [10]; default: 0;
+         *  When set, the alarm is enabled. This bit is automatically cleared once an
+         *  alarm occurs.
+         */
+        uint32_t tx_alarm_en:1;
+        uint32_t reserved_11:1;
+        /** tx_divcnt_rst : WT; bitpos: [12]; default: 0;
+         *  When set, Timer x 's clock divider counter will be reset.
+         */
+        uint32_t tx_divcnt_rst:1;
+        /** tx_divider : R/W; bitpos: [28:13]; default: 1;
+         *  Timer x clock (Tx_clk) prescaler value.
+         */
+        uint32_t tx_divider:16;
+        /** tx_autoreload : R/W; bitpos: [29]; default: 1;
+         *  When set, timer x auto-reload at alarm is enabled.
+         */
+        uint32_t tx_autoreload:1;
+        /** tx_increase : R/W; bitpos: [30]; default: 1;
+         *  When set, the timer x time-base counter will increment every clock tick. When
+         *  cleared, the timer x time-base counter will decrement.
+         */
+        uint32_t tx_increase:1;
+        /** tx_en : R/W/SS/SC; bitpos: [31]; default: 0;
+         *  When set, the timer x time-base counter is enabled.
+         */
+        uint32_t tx_en:1;
+    };
+    uint32_t val;
+} timg_txconfig_reg_t;
+
+/** Type of txlo register
+ *  Timer x current value, low 32 bits
+ */
+typedef union {
+    struct {
+        /** tx_lo : RO; bitpos: [31:0]; default: 0;
+         *  After writing to TIMG_TxUPDATE_REG, the low 32 bits of the time-base counter
+         *  of timer x can be read here.
+         */
+        uint32_t tx_lo:32;
+    };
+    uint32_t val;
+} timg_txlo_reg_t;
+
+/** Type of txhi register
+ *  Timer x current value, high 22 bits
+ */
+typedef union {
+    struct {
+        /** tx_hi : RO; bitpos: [21:0]; default: 0;
+         *  After writing to TIMG_TxUPDATE_REG, the high 22 bits of the time-base counter
+         *  of timer x can be read here.
+         */
+        uint32_t tx_hi:22;
+        uint32_t reserved_22:10;
+    };
+    uint32_t val;
+} timg_txhi_reg_t;
+
+/** Type of txupdate register
+ *  Write to copy current timer value to TIMGn_Tx_(LO/HI)_REG
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:31;
+        /** tx_update : R/W/SC; bitpos: [31]; default: 0;
+         *  After writing 0 or 1 to TIMG_TxUPDATE_REG, the counter value is latched.
+         */
+        uint32_t tx_update:1;
+    };
+    uint32_t val;
+} timg_txupdate_reg_t;
+
+/** Type of txalarmlo register
+ *  Timer x alarm value, low 32 bits
+ */
+typedef union {
+    struct {
+        /** tx_alarm_lo : R/W; bitpos: [31:0]; default: 0;
+         *  Timer x alarm trigger time-base counter value, low 32 bits.
+         */
+        uint32_t tx_alarm_lo:32;
+    };
+    uint32_t val;
+} timg_txalarmlo_reg_t;
+
+/** Type of txalarmhi register
+ *  Timer x alarm value, high bits
+ */
+typedef union {
+    struct {
+        /** tx_alarm_hi : R/W; bitpos: [21:0]; default: 0;
+         *  Timer x alarm trigger time-base counter value, high 22 bits.
+         */
+        uint32_t tx_alarm_hi:22;
+        uint32_t reserved_22:10;
+    };
+    uint32_t val;
+} timg_txalarmhi_reg_t;
+
+/** Type of txloadlo register
+ *  Timer x reload value, low 32 bits
+ */
+typedef union {
+    struct {
+        /** tx_load_lo : R/W; bitpos: [31:0]; default: 0;
+         *  Low 32 bits of the value that a reload will load onto timer x time-base
+         *  Counter.
+         */
+        uint32_t tx_load_lo:32;
+    };
+    uint32_t val;
+} timg_txloadlo_reg_t;
+
+/** Type of txloadhi register
+ *  Timer x reload value, high 22 bits
+ */
+typedef union {
+    struct {
+        /** tx_load_hi : R/W; bitpos: [21:0]; default: 0;
+         *  High 22 bits of the value that a reload will load onto timer x time-base
+         *  counter.
+         */
+        uint32_t tx_load_hi:22;
+        uint32_t reserved_22:10;
+    };
+    uint32_t val;
+} timg_txloadhi_reg_t;
+
+/** Type of txload register
+ *  Write to reload timer from TIMG_Tx_(LOADLOLOADHI)_REG
+ */
+typedef union {
+    struct {
+        /** tx_load : WT; bitpos: [31:0]; default: 0;
+         *
+         *  Write any value to trigger a timer x time-base counter reload.
+         */
+        uint32_t tx_load:32;
+    };
+    uint32_t val;
+} timg_txload_reg_t;
+
+
+/** Group: WDT Control and configuration registers */
+/** Type of wdtconfig0 register
+ *  Watchdog timer configuration register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:12;
+        /** wdt_appcpu_reset_en : R/W; bitpos: [12]; default: 0;
+         *  WDT reset CPU enable.
+         */
+        uint32_t wdt_appcpu_reset_en:1;
+        /** wdt_procpu_reset_en : R/W; bitpos: [13]; default: 0;
+         *  WDT reset CPU enable.
+         */
+        uint32_t wdt_procpu_reset_en:1;
+        /** wdt_flashboot_mod_en : R/W; bitpos: [14]; default: 1;
+         *  When set, Flash boot protection is enabled.
+         */
+        uint32_t wdt_flashboot_mod_en:1;
+        /** wdt_sys_reset_length : R/W; bitpos: [17:15]; default: 1;
+         *  System reset signal length selection. 0: 100 ns, 1: 200 ns,
+         *  2: 300 ns, 3: 400 ns, 4: 500 ns, 5: 800 ns, 6: 1.6 us, 7: 3.2 us.
+         */
+        uint32_t wdt_sys_reset_length:3;
+        /** wdt_cpu_reset_length : R/W; bitpos: [20:18]; default: 1;
+         *  CPU reset signal length selection. 0: 100 ns, 1: 200 ns,
+         *  2: 300 ns, 3: 400 ns, 4: 500 ns, 5: 800 ns, 6: 1.6 us, 7: 3.2 us.
+         */
+        uint32_t wdt_cpu_reset_length:3;
+        /** wdt_use_xtal : R/W; bitpos: [21]; default: 0;
+         *  choose WDT clock:0-apb_clk, 1-xtal_clk.
+         */
+        uint32_t wdt_use_xtal:1;
+        /** wdt_conf_update_en : WT; bitpos: [22]; default: 0;
+         *  update the WDT configuration registers
+         */
+        uint32_t wdt_conf_update_en:1;
+        /** wdt_stg3 : R/W; bitpos: [24:23]; default: 0;
+         *  Stage 3 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system.
+         */
+        uint32_t wdt_stg3:2;
+        /** wdt_stg2 : R/W; bitpos: [26:25]; default: 0;
+         *  Stage 2 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system.
+         */
+        uint32_t wdt_stg2:2;
+        /** wdt_stg1 : R/W; bitpos: [28:27]; default: 0;
+         *  Stage 1 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system.
+         */
+        uint32_t wdt_stg1:2;
+        /** wdt_stg0 : R/W; bitpos: [30:29]; default: 0;
+         *  Stage 0 configuration. 0: off, 1: interrupt, 2: reset CPU, 3: reset system.
+         */
+        uint32_t wdt_stg0:2;
+        /** wdt_en : R/W; bitpos: [31]; default: 0;
+         *  When set, MWDT is enabled.
+         */
+        uint32_t wdt_en:1;
+    };
+    uint32_t val;
+} timg_wdtconfig0_reg_t;
+
+/** Type of wdtconfig1 register
+ *  Watchdog timer prescaler register
+ */
+typedef union {
+    struct {
+        /** wdt_divcnt_rst : WT; bitpos: [0]; default: 0;
+         *  When set, WDT 's clock divider counter will be reset.
+         */
+        uint32_t wdt_divcnt_rst:1;
+        uint32_t reserved_1:15;
+        /** wdt_clk_prescale : R/W; bitpos: [31:16]; default: 1;
+         *  MWDT clock prescaler value. MWDT clock period = 12.5 ns *
+         *  TIMG_WDT_CLK_PRESCALE.
+         */
+        uint32_t wdt_clk_prescale:16;
+    };
+    uint32_t val;
+} timg_wdtconfig1_reg_t;
+
+/** Type of wdtconfig2 register
+ *  Watchdog timer stage 0 timeout value
+ */
+typedef union {
+    struct {
+        /** wdt_stg0_hold : R/W; bitpos: [31:0]; default: 26000000;
+         *  Stage 0 timeout value, in MWDT clock cycles.
+         */
+        uint32_t wdt_stg0_hold:32;
+    };
+    uint32_t val;
+} timg_wdtconfig2_reg_t;
+
+/** Type of wdtconfig3 register
+ *  Watchdog timer stage 1 timeout value
+ */
+typedef union {
+    struct {
+        /** wdt_stg1_hold : R/W; bitpos: [31:0]; default: 134217727;
+         *  Stage 1 timeout value, in MWDT clock cycles.
+         */
+        uint32_t wdt_stg1_hold:32;
+    };
+    uint32_t val;
+} timg_wdtconfig3_reg_t;
+
+/** Type of wdtconfig4 register
+ *  Watchdog timer stage 2 timeout value
+ */
+typedef union {
+    struct {
+        /** wdt_stg2_hold : R/W; bitpos: [31:0]; default: 1048575;
+         *  Stage 2 timeout value, in MWDT clock cycles.
+         */
+        uint32_t wdt_stg2_hold:32;
+    };
+    uint32_t val;
+} timg_wdtconfig4_reg_t;
+
+/** Type of wdtconfig5 register
+ *  Watchdog timer stage 3 timeout value
+ */
+typedef union {
+    struct {
+        /** wdt_stg3_hold : R/W; bitpos: [31:0]; default: 1048575;
+         *  Stage 3 timeout value, in MWDT clock cycles.
+         */
+        uint32_t wdt_stg3_hold:32;
+    };
+    uint32_t val;
+} timg_wdtconfig5_reg_t;
+
+/** Type of wdtfeed register
+ *  Write to feed the watchdog timer
+ */
+typedef union {
+    struct {
+        /** wdt_feed : WT; bitpos: [31:0]; default: 0;
+         *  Write any value to feed the MWDT. (WO)
+         */
+        uint32_t wdt_feed:32;
+    };
+    uint32_t val;
+} timg_wdtfeed_reg_t;
+
+/** Type of wdtwprotect register
+ *  Watchdog write protect register
+ */
+typedef union {
+    struct {
+        /** wdt_wkey : R/W; bitpos: [31:0]; default: 1356348065;
+         *  If the register contains a different value than its reset value, write
+         *  protection is enabled.
+         */
+        uint32_t wdt_wkey:32;
+    };
+    uint32_t val;
+} timg_wdtwprotect_reg_t;
+
+
+/** Group: RTC CALI Control and configuration registers */
+/** Type of rtccalicfg register
+ *  RTC calibration configure register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:12;
+        /** rtc_cali_start_cycling : R/W; bitpos: [12]; default: 1;
+         *  0: one-shot frequency calculation,1: periodic frequency calculation,
+         */
+        uint32_t rtc_cali_start_cycling:1;
+        /** rtc_cali_clk_sel : R/W; bitpos: [14:13]; default: 0;
+         *  0:rtc slow clock. 1:clk_8m, 2:xtal_32k.
+         */
+        uint32_t rtc_cali_clk_sel:2;
+        /** rtc_cali_rdy : RO; bitpos: [15]; default: 0;
+         *  indicate one-shot frequency calculation is done.
+         */
+        uint32_t rtc_cali_rdy:1;
+        /** rtc_cali_max : R/W; bitpos: [30:16]; default: 1;
+         *  Configure the time to calculate RTC slow clock's frequency.
+         */
+        uint32_t rtc_cali_max:15;
+        /** rtc_cali_start : R/W; bitpos: [31]; default: 0;
+         *  Set this bit to start one-shot frequency calculation.
+         */
+        uint32_t rtc_cali_start:1;
+    };
+    uint32_t val;
+} timg_rtccalicfg_reg_t;
+
+/** Type of rtccalicfg1 register
+ *  RTC calibration configure1 register
+ */
+typedef union {
+    struct {
+        /** rtc_cali_cycling_data_vld : RO; bitpos: [0]; default: 0;
+         *  indicate periodic frequency calculation is done.
+         */
+        uint32_t rtc_cali_cycling_data_vld:1;
+        uint32_t reserved_1:6;
+        /** rtc_cali_value : RO; bitpos: [31:7]; default: 0;
+         *  When one-shot or periodic frequency calculation is done, read this value to
+         *  calculate RTC slow clock's frequency.
+         */
+        uint32_t rtc_cali_value:25;
+    };
+    uint32_t val;
+} timg_rtccalicfg1_reg_t;
+
+/** Type of rtccalicfg2 register
+ *  Timer group calibration register
+ */
+typedef union {
+    struct {
+        /** rtc_cali_timeout : RO; bitpos: [0]; default: 0;
+         *  RTC calibration timeout indicator
+         */
+        uint32_t rtc_cali_timeout:1;
+        uint32_t reserved_1:2;
+        /** rtc_cali_timeout_rst_cnt : R/W; bitpos: [6:3]; default: 3;
+         *  Cycles that release calibration timeout reset
+         */
+        uint32_t rtc_cali_timeout_rst_cnt:4;
+        /** rtc_cali_timeout_thres : R/W; bitpos: [31:7]; default: 33554431;
+         *  Threshold value for the RTC calibration timer. If the calibration timer's value
+         *  exceeds this threshold, a timeout is triggered.
+         */
+        uint32_t rtc_cali_timeout_thres:25;
+    };
+    uint32_t val;
+} timg_rtccalicfg2_reg_t;
+
+
+/** Group: Interrupt registers */
+/** Type of int_ena_timers register
+ *  Interrupt enable bits
+ */
+typedef union {
+    struct {
+        /** t0_int_ena : R/W; bitpos: [0]; default: 0;
+         *  The interrupt enable bit for the TIMG_T$x_INT interrupt.
+         */
+        uint32_t t0_int_ena:1;
+        /** wdt_int_ena : R/W; bitpos: [1]; default: 0;
+         *  The interrupt enable bit for the TIMG_WDT_INT interrupt.
+         */
+        uint32_t wdt_int_ena:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} timg_int_ena_timers_reg_t;
+
+/** Type of int_raw_timers register
+ *  Raw interrupt status
+ */
+typedef union {
+    struct {
+        /** t0_int_raw : R/SS/WTC; bitpos: [0]; default: 0;
+         *  The raw interrupt status bit for the TIMG_T$x_INT interrupt.
+         */
+        uint32_t t0_int_raw:1;
+        /** wdt_int_raw : R/SS/WTC; bitpos: [1]; default: 0;
+         *  The raw interrupt status bit for the TIMG_WDT_INT interrupt.
+         */
+        uint32_t wdt_int_raw:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} timg_int_raw_timers_reg_t;
+
+/** Type of int_st_timers register
+ *  Masked interrupt status
+ */
+typedef union {
+    struct {
+        /** t0_int_st : RO; bitpos: [0]; default: 0;
+         *  The masked interrupt status bit for the TIMG_T$x_INT interrupt.
+         */
+        uint32_t t0_int_st:1;
+        /** wdt_int_st : RO; bitpos: [1]; default: 0;
+         *  The masked interrupt status bit for the TIMG_WDT_INT interrupt.
+         */
+        uint32_t wdt_int_st:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} timg_int_st_timers_reg_t;
+
+/** Type of int_clr_timers register
+ *  Interrupt clear bits
+ */
+typedef union {
+    struct {
+        /** t0_int_clr : WT; bitpos: [0]; default: 0;
+         *  Set this bit to clear the TIMG_T$x_INT interrupt.
+         */
+        uint32_t t0_int_clr:1;
+        /** wdt_int_clr : WT; bitpos: [1]; default: 0;
+         *  Set this bit to clear the TIMG_WDT_INT interrupt.
+         */
+        uint32_t wdt_int_clr:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} timg_int_clr_timers_reg_t;
+
+
+/** Group: Version register */
+/** Type of ntimers_date register
+ *  Timer version control register
+ */
+typedef union {
+    struct {
+        /** ntimgs_date : R/W; bitpos: [27:0]; default: 35676274;
+         *  Timer version control register
+         */
+        uint32_t ntimgs_date:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} timg_ntimers_date_reg_t;
+
+
+/** Group: Clock configuration registers */
+/** Type of regclk register
+ *  Timer group clock gate register
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:28;
+        /** etm_en : R/W; bitpos: [28]; default: 1;
+         *  enable timer's etm task and event
+         */
+        uint32_t etm_en:1;
+        /** wdt_clk_is_active : R/W; bitpos: [29]; default: 1;
+         *  enable WDT's clock
+         */
+        uint32_t wdt_clk_is_active:1;
+        /** timer_clk_is_active : R/W; bitpos: [30]; default: 1;
+         *  enable Timer $x's clock
+         */
+        uint32_t timer_clk_is_active:1;
+        /** clk_en : R/W; bitpos: [31]; default: 0;
+         *  Register clock gate signal. 1: Registers can be read and written to by software. 0:
+         *  Registers can not be read or written to by software.
+         */
+        uint32_t clk_en:1;
+    };
+    uint32_t val;
+} timg_regclk_reg_t;
+
+
+typedef struct {
+    volatile timg_txconfig_reg_t config;
+    volatile timg_txlo_reg_t lo;
+    volatile timg_txhi_reg_t hi;
+    volatile timg_txupdate_reg_t update;
+    volatile timg_txalarmlo_reg_t alarmlo;
+    volatile timg_txalarmhi_reg_t alarmhi;
+    volatile timg_txloadlo_reg_t loadlo;
+    volatile timg_txloadhi_reg_t loadhi;
+    volatile timg_txload_reg_t load;
+} timg_hwtimer_reg_t;
+
+
+typedef struct timg_dev_t {
+    volatile timg_hwtimer_reg_t hw_timer[1];
+    uint32_t reserved_024[9];
+    volatile timg_wdtconfig0_reg_t wdtconfig0;
+    volatile timg_wdtconfig1_reg_t wdtconfig1;
+    volatile timg_wdtconfig2_reg_t wdtconfig2;
+    volatile timg_wdtconfig3_reg_t wdtconfig3;
+    volatile timg_wdtconfig4_reg_t wdtconfig4;
+    volatile timg_wdtconfig5_reg_t wdtconfig5;
+    volatile timg_wdtfeed_reg_t wdtfeed;
+    volatile timg_wdtwprotect_reg_t wdtwprotect;
+    volatile timg_rtccalicfg_reg_t rtccalicfg;
+    volatile timg_rtccalicfg1_reg_t rtccalicfg1;
+    volatile timg_int_ena_timers_reg_t int_ena_timers;
+    volatile timg_int_raw_timers_reg_t int_raw_timers;
+    volatile timg_int_st_timers_reg_t int_st_timers;
+    volatile timg_int_clr_timers_reg_t int_clr_timers;
+    volatile timg_rtccalicfg2_reg_t rtccalicfg2;
+    uint32_t reserved_084[29];
+    volatile timg_ntimers_date_reg_t ntimers_date;
+    volatile timg_regclk_reg_t regclk;
+} timg_dev_t;
+
+extern timg_dev_t TIMERG0;
+extern timg_dev_t TIMERG1;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(timg_dev_t) == 0x100, "Invalid size of timg_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/trace_reg.h b/components/soc/esp32c6/include/soc/trace_reg.h
new file mode 100644
index 0000000000..a5c3eda9dc
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/trace_reg.h
@@ -0,0 +1,219 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** TRACE_MEM_START_ADDR_REG register
+ *  mem start addr
+ */
+#define TRACE_MEM_START_ADDR_REG (DR_REG_TRACE_BASE + 0x0)
+/** TRACE_MEM_STAET_ADDR : R/W; bitpos: [31:0]; default: 0;
+ *  The start address of trace memory
+ */
+#define TRACE_MEM_STAET_ADDR    0xFFFFFFFFU
+#define TRACE_MEM_STAET_ADDR_M  (TRACE_MEM_STAET_ADDR_V << TRACE_MEM_STAET_ADDR_S)
+#define TRACE_MEM_STAET_ADDR_V  0xFFFFFFFFU
+#define TRACE_MEM_STAET_ADDR_S  0
+
+/** TRACE_MEM_END_ADDR_REG register
+ *  mem end addr
+ */
+#define TRACE_MEM_END_ADDR_REG (DR_REG_TRACE_BASE + 0x4)
+/** TRACE_MEM_END_ADDR : R/W; bitpos: [31:0]; default: 4294967295;
+ *  The end address of trace memory
+ */
+#define TRACE_MEM_END_ADDR    0xFFFFFFFFU
+#define TRACE_MEM_END_ADDR_M  (TRACE_MEM_END_ADDR_V << TRACE_MEM_END_ADDR_S)
+#define TRACE_MEM_END_ADDR_V  0xFFFFFFFFU
+#define TRACE_MEM_END_ADDR_S  0
+
+/** TRACE_MEM_CURRENT_ADDR_REG register
+ *  mem current addr
+ */
+#define TRACE_MEM_CURRENT_ADDR_REG (DR_REG_TRACE_BASE + 0x8)
+/** TRACE_MEM_CURRENT_ADDR : RO; bitpos: [31:0]; default: 0;
+ *  current_mem_addr,indicate that next writing addr
+ */
+#define TRACE_MEM_CURRENT_ADDR    0xFFFFFFFFU
+#define TRACE_MEM_CURRENT_ADDR_M  (TRACE_MEM_CURRENT_ADDR_V << TRACE_MEM_CURRENT_ADDR_S)
+#define TRACE_MEM_CURRENT_ADDR_V  0xFFFFFFFFU
+#define TRACE_MEM_CURRENT_ADDR_S  0
+
+/** TRACE_MEM_ADDR_UPDATE_REG register
+ *  mem addr update
+ */
+#define TRACE_MEM_ADDR_UPDATE_REG (DR_REG_TRACE_BASE + 0xc)
+/** TRACE_MEM_CURRENT_ADDR_UPDATE : WT; bitpos: [0]; default: 0;
+ *  when set this reg, the current_mem_addr will update to start_addr
+ */
+#define TRACE_MEM_CURRENT_ADDR_UPDATE    (BIT(0))
+#define TRACE_MEM_CURRENT_ADDR_UPDATE_M  (TRACE_MEM_CURRENT_ADDR_UPDATE_V << TRACE_MEM_CURRENT_ADDR_UPDATE_S)
+#define TRACE_MEM_CURRENT_ADDR_UPDATE_V  0x00000001U
+#define TRACE_MEM_CURRENT_ADDR_UPDATE_S  0
+
+/** TRACE_FIFO_STATUS_REG register
+ *  fifo status register
+ */
+#define TRACE_FIFO_STATUS_REG (DR_REG_TRACE_BASE + 0x10)
+/** TRACE_FIFO_EMPTY : RO; bitpos: [0]; default: 1;
+ *  1 indicate that fifo is empty
+ */
+#define TRACE_FIFO_EMPTY    (BIT(0))
+#define TRACE_FIFO_EMPTY_M  (TRACE_FIFO_EMPTY_V << TRACE_FIFO_EMPTY_S)
+#define TRACE_FIFO_EMPTY_V  0x00000001U
+#define TRACE_FIFO_EMPTY_S  0
+/** TRACE_WORK_STATUS : RO; bitpos: [1]; default: 0;
+ *  mem_full interrupt status
+ */
+#define TRACE_WORK_STATUS    (BIT(1))
+#define TRACE_WORK_STATUS_M  (TRACE_WORK_STATUS_V << TRACE_WORK_STATUS_S)
+#define TRACE_WORK_STATUS_V  0x00000001U
+#define TRACE_WORK_STATUS_S  1
+
+/** TRACE_INTR_ENA_REG register
+ *  interrupt enable register
+ */
+#define TRACE_INTR_ENA_REG (DR_REG_TRACE_BASE + 0x14)
+/** TRACE_FIFO_OVERFLOW_INTR_ENA : R/W; bitpos: [0]; default: 0;
+ *  Set 1 enable fifo_overflow interrupt
+ */
+#define TRACE_FIFO_OVERFLOW_INTR_ENA    (BIT(0))
+#define TRACE_FIFO_OVERFLOW_INTR_ENA_M  (TRACE_FIFO_OVERFLOW_INTR_ENA_V << TRACE_FIFO_OVERFLOW_INTR_ENA_S)
+#define TRACE_FIFO_OVERFLOW_INTR_ENA_V  0x00000001U
+#define TRACE_FIFO_OVERFLOW_INTR_ENA_S  0
+/** TRACE_MEM_FULL_INTR_ENA : R/W; bitpos: [1]; default: 0;
+ *  Set 1 enable mem_full interrupt
+ */
+#define TRACE_MEM_FULL_INTR_ENA    (BIT(1))
+#define TRACE_MEM_FULL_INTR_ENA_M  (TRACE_MEM_FULL_INTR_ENA_V << TRACE_MEM_FULL_INTR_ENA_S)
+#define TRACE_MEM_FULL_INTR_ENA_V  0x00000001U
+#define TRACE_MEM_FULL_INTR_ENA_S  1
+
+/** TRACE_INTR_RAW_REG register
+ *  interrupt status register
+ */
+#define TRACE_INTR_RAW_REG (DR_REG_TRACE_BASE + 0x18)
+/** TRACE_FIFO_OVERFLOW_INTR_RAW : RO; bitpos: [0]; default: 0;
+ *  fifo_overflow interrupt status
+ */
+#define TRACE_FIFO_OVERFLOW_INTR_RAW    (BIT(0))
+#define TRACE_FIFO_OVERFLOW_INTR_RAW_M  (TRACE_FIFO_OVERFLOW_INTR_RAW_V << TRACE_FIFO_OVERFLOW_INTR_RAW_S)
+#define TRACE_FIFO_OVERFLOW_INTR_RAW_V  0x00000001U
+#define TRACE_FIFO_OVERFLOW_INTR_RAW_S  0
+/** TRACE_MEM_FULL_INTR_RAW : RO; bitpos: [1]; default: 0;
+ *  mem_full interrupt status
+ */
+#define TRACE_MEM_FULL_INTR_RAW    (BIT(1))
+#define TRACE_MEM_FULL_INTR_RAW_M  (TRACE_MEM_FULL_INTR_RAW_V << TRACE_MEM_FULL_INTR_RAW_S)
+#define TRACE_MEM_FULL_INTR_RAW_V  0x00000001U
+#define TRACE_MEM_FULL_INTR_RAW_S  1
+
+/** TRACE_INTR_CLR_REG register
+ *  interrupt clear register
+ */
+#define TRACE_INTR_CLR_REG (DR_REG_TRACE_BASE + 0x1c)
+/** TRACE_FIFO_OVERFLOW_INTR_CLR : WT; bitpos: [0]; default: 0;
+ *  Set 1 clr fifo overflow interrupt
+ */
+#define TRACE_FIFO_OVERFLOW_INTR_CLR    (BIT(0))
+#define TRACE_FIFO_OVERFLOW_INTR_CLR_M  (TRACE_FIFO_OVERFLOW_INTR_CLR_V << TRACE_FIFO_OVERFLOW_INTR_CLR_S)
+#define TRACE_FIFO_OVERFLOW_INTR_CLR_V  0x00000001U
+#define TRACE_FIFO_OVERFLOW_INTR_CLR_S  0
+/** TRACE_MEM_FULL_INTR_CLR : WT; bitpos: [1]; default: 0;
+ *  Set 1 clr mem full interrupt
+ */
+#define TRACE_MEM_FULL_INTR_CLR    (BIT(1))
+#define TRACE_MEM_FULL_INTR_CLR_M  (TRACE_MEM_FULL_INTR_CLR_V << TRACE_MEM_FULL_INTR_CLR_S)
+#define TRACE_MEM_FULL_INTR_CLR_V  0x00000001U
+#define TRACE_MEM_FULL_INTR_CLR_S  1
+
+/** TRACE_TRIGGER_REG register
+ *  trigger register
+ */
+#define TRACE_TRIGGER_REG (DR_REG_TRACE_BASE + 0x20)
+/** TRACE_TRIGGER_ON : WT; bitpos: [0]; default: 0;
+ *  [0] set 1 start trace.
+ */
+#define TRACE_TRIGGER_ON    (BIT(0))
+#define TRACE_TRIGGER_ON_M  (TRACE_TRIGGER_ON_V << TRACE_TRIGGER_ON_S)
+#define TRACE_TRIGGER_ON_V  0x00000001U
+#define TRACE_TRIGGER_ON_S  0
+/** TRACE_TRIGGER_OFF : WT; bitpos: [1]; default: 0;
+ *  set 1 stop trace.
+ */
+#define TRACE_TRIGGER_OFF    (BIT(1))
+#define TRACE_TRIGGER_OFF_M  (TRACE_TRIGGER_OFF_V << TRACE_TRIGGER_OFF_S)
+#define TRACE_TRIGGER_OFF_V  0x00000001U
+#define TRACE_TRIGGER_OFF_S  1
+/** TRACE_MEM_LOOP : R/W; bitpos: [2]; default: 1;
+ *  if this reg is 1, trace will loop wrtie trace_mem.  If is 0, when mem_current_addr
+ *  at mem_end_addr, it will stop at the mem_end_addr
+ */
+#define TRACE_MEM_LOOP    (BIT(2))
+#define TRACE_MEM_LOOP_M  (TRACE_MEM_LOOP_V << TRACE_MEM_LOOP_S)
+#define TRACE_MEM_LOOP_V  0x00000001U
+#define TRACE_MEM_LOOP_S  2
+/** TRACE_RESTART_ENA : R/W; bitpos: [3]; default: 1;
+ *  enable encoder auto-restart, when lost package, the encoder will end, if enable
+ *  auto-restart, when fifo empty, encoder will restart and send a sync package.
+ */
+#define TRACE_RESTART_ENA    (BIT(3))
+#define TRACE_RESTART_ENA_M  (TRACE_RESTART_ENA_V << TRACE_RESTART_ENA_S)
+#define TRACE_RESTART_ENA_V  0x00000001U
+#define TRACE_RESTART_ENA_S  3
+
+/** TRACE_RESYNC_PROLONGED_REG register
+ *  resync configuration register
+ */
+#define TRACE_RESYNC_PROLONGED_REG (DR_REG_TRACE_BASE + 0x24)
+/** TRACE_RESYNC_PROLONGED : R/W; bitpos: [23:0]; default: 128;
+ *  count number, when count to this value, send a sync package
+ */
+#define TRACE_RESYNC_PROLONGED    0x00FFFFFFU
+#define TRACE_RESYNC_PROLONGED_M  (TRACE_RESYNC_PROLONGED_V << TRACE_RESYNC_PROLONGED_S)
+#define TRACE_RESYNC_PROLONGED_V  0x00FFFFFFU
+#define TRACE_RESYNC_PROLONGED_S  0
+/** TRACE_RESYNC_MODE : R/W; bitpos: [24]; default: 0;
+ *  resyc mode sel: 0: default, cycle count   1: package num count
+ */
+#define TRACE_RESYNC_MODE    (BIT(24))
+#define TRACE_RESYNC_MODE_M  (TRACE_RESYNC_MODE_V << TRACE_RESYNC_MODE_S)
+#define TRACE_RESYNC_MODE_V  0x00000001U
+#define TRACE_RESYNC_MODE_S  24
+
+/** TRACE_CLOCK_GATE_REG register
+ *  Clock gate control register
+ */
+#define TRACE_CLOCK_GATE_REG (DR_REG_TRACE_BASE + 0x28)
+/** TRACE_CLK_EN : R/W; bitpos: [0]; default: 1;
+ *  The bit is used to enable clock gate when access all registers in this module.
+ */
+#define TRACE_CLK_EN    (BIT(0))
+#define TRACE_CLK_EN_M  (TRACE_CLK_EN_V << TRACE_CLK_EN_S)
+#define TRACE_CLK_EN_V  0x00000001U
+#define TRACE_CLK_EN_S  0
+
+/** TRACE_DATE_REG register
+ *  Version control register
+ */
+#define TRACE_DATE_REG (DR_REG_TRACE_BASE + 0x3fc)
+/** TRACE_DATE : R/W; bitpos: [27:0]; default: 35663920;
+ *  version control register. Note that this default value stored is the latest date
+ *  when the hardware logic was updated.
+ */
+#define TRACE_DATE    0x0FFFFFFFU
+#define TRACE_DATE_M  (TRACE_DATE_V << TRACE_DATE_S)
+#define TRACE_DATE_V  0x0FFFFFFFU
+#define TRACE_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/trace_struct.h b/components/soc/esp32c6/include/soc/trace_struct.h
new file mode 100644
index 0000000000..3b8330b6b0
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/trace_struct.h
@@ -0,0 +1,249 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: Trace memory configuration registers */
+/** Type of mem_start_addr register
+ *  mem start addr
+ */
+typedef union {
+    struct {
+        /** mem_start_addr : R/W; bitpos: [31:0]; default: 0;
+         *  The start address of trace memory
+         */
+        uint32_t mem_start_addr:32;
+    };
+    uint32_t val;
+} trace_mem_start_addr_reg_t;
+
+/** Type of mem_end_addr register
+ *  mem end addr
+ */
+typedef union {
+    struct {
+        /** mem_end_addr : R/W; bitpos: [31:0]; default: 4294967295;
+         *  The end address of trace memory
+         */
+        uint32_t mem_end_addr:32;
+    };
+    uint32_t val;
+} trace_mem_end_addr_reg_t;
+
+/** Type of mem_current_addr register
+ *  mem current addr
+ */
+typedef union {
+    struct {
+        /** mem_current_addr : RO; bitpos: [31:0]; default: 0;
+         *  current_mem_addr,indicate that next writing addr
+         */
+        uint32_t mem_current_addr:32;
+    };
+    uint32_t val;
+} trace_mem_current_addr_reg_t;
+
+/** Type of mem_addr_update register
+ *  mem addr update
+ */
+typedef union {
+    struct {
+        /** mem_current_addr_update : WT; bitpos: [0]; default: 0;
+         *  when set this reg, the current_mem_addr will update to start_addr
+         */
+        uint32_t mem_current_addr_update:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} trace_mem_addr_update_reg_t;
+
+
+/** Group: Trace fifo status register */
+/** Type of fifo_status register
+ *  fifo status register
+ */
+typedef union {
+    struct {
+        /** fifo_empty : RO; bitpos: [0]; default: 1;
+         *  1 indicate that fifo is empty
+         */
+        uint32_t fifo_empty:1;
+        /** work_status : RO; bitpos: [1]; default: 0;
+         *  mem_full interrupt status
+         */
+        uint32_t work_status:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} trace_fifo_status_reg_t;
+
+
+/** Group: Trace interrupt configuration registers */
+/** Type of intr_ena register
+ *  interrupt enable register
+ */
+typedef union {
+    struct {
+        /** fifo_overflow_intr_ena : R/W; bitpos: [0]; default: 0;
+         *  Set 1 enable fifo_overflow interrupt
+         */
+        uint32_t fifo_overflow_intr_ena:1;
+        /** mem_full_intr_ena : R/W; bitpos: [1]; default: 0;
+         *  Set 1 enable mem_full interrupt
+         */
+        uint32_t mem_full_intr_ena:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} trace_intr_ena_reg_t;
+
+/** Type of intr_raw register
+ *  interrupt status register
+ */
+typedef union {
+    struct {
+        /** fifo_overflow_intr_raw : RO; bitpos: [0]; default: 0;
+         *  fifo_overflow interrupt status
+         */
+        uint32_t fifo_overflow_intr_raw:1;
+        /** mem_full_intr_raw : RO; bitpos: [1]; default: 0;
+         *  mem_full interrupt status
+         */
+        uint32_t mem_full_intr_raw:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} trace_intr_raw_reg_t;
+
+/** Type of intr_clr register
+ *  interrupt clear register
+ */
+typedef union {
+    struct {
+        /** fifo_overflow_intr_clr : WT; bitpos: [0]; default: 0;
+         *  Set 1 clr fifo overflow interrupt
+         */
+        uint32_t fifo_overflow_intr_clr:1;
+        /** mem_full_intr_clr : WT; bitpos: [1]; default: 0;
+         *  Set 1 clr mem full interrupt
+         */
+        uint32_t mem_full_intr_clr:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} trace_intr_clr_reg_t;
+
+
+/** Group: Trace configuration register */
+/** Type of trigger register
+ *  trigger register
+ */
+typedef union {
+    struct {
+        /** trigger_on : WT; bitpos: [0]; default: 0;
+         *  [0] set 1 start trace.
+         */
+        uint32_t trigger_on:1;
+        /** trigger_off : WT; bitpos: [1]; default: 0;
+         *  set 1 stop trace.
+         */
+        uint32_t trigger_off:1;
+        /** mem_loop : R/W; bitpos: [2]; default: 1;
+         *  if this reg is 1, trace will loop wrtie trace_mem.  If is 0, when mem_current_addr
+         *  at mem_end_addr, it will stop at the mem_end_addr
+         */
+        uint32_t mem_loop:1;
+        /** restart_ena : R/W; bitpos: [3]; default: 1;
+         *  enable encoder auto-restart, when lost package, the encoder will end, if enable
+         *  auto-restart, when fifo empty, encoder will restart and send a sync package.
+         */
+        uint32_t restart_ena:1;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} trace_trigger_reg_t;
+
+/** Type of resync_prolonged register
+ *  resync configuration register
+ */
+typedef union {
+    struct {
+        /** resync_prolonged : R/W; bitpos: [23:0]; default: 128;
+         *  count number, when count to this value, send a sync package
+         */
+        uint32_t resync_prolonged:24;
+        /** resync_mode : R/W; bitpos: [24]; default: 0;
+         *  resyc mode sel: 0: default, cycle count   1: package num count
+         */
+        uint32_t resync_mode:1;
+        uint32_t reserved_25:7;
+    };
+    uint32_t val;
+} trace_resync_prolonged_reg_t;
+
+
+/** Group: Clock Gate Control and configuration register */
+/** Type of clock_gate register
+ *  Clock gate control register
+ */
+typedef union {
+    struct {
+        /** clk_en : R/W; bitpos: [0]; default: 1;
+         *  The bit is used to enable clock gate when access all registers in this module.
+         */
+        uint32_t clk_en:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} trace_clock_gate_reg_t;
+
+
+/** Group: Version register */
+/** Type of date register
+ *  Version control register
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [27:0]; default: 35663920;
+         *  version control register. Note that this default value stored is the latest date
+         *  when the hardware logic was updated.
+         */
+        uint32_t date:28;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} trace_date_reg_t;
+
+
+typedef struct trace_dev_t {
+    volatile trace_mem_start_addr_reg_t mem_start_addr;
+    volatile trace_mem_end_addr_reg_t mem_end_addr;
+    volatile trace_mem_current_addr_reg_t mem_current_addr;
+    volatile trace_mem_addr_update_reg_t mem_addr_update;
+    volatile trace_fifo_status_reg_t fifo_status;
+    volatile trace_intr_ena_reg_t intr_ena;
+    volatile trace_intr_raw_reg_t intr_raw;
+    volatile trace_intr_clr_reg_t intr_clr;
+    volatile trace_trigger_reg_t trigger;
+    volatile trace_resync_prolonged_reg_t resync_prolonged;
+    volatile trace_clock_gate_reg_t clock_gate;
+    uint32_t reserved_02c[244];
+    volatile trace_date_reg_t date;
+} trace_dev_t;
+
+extern trace_dev_t TRACE;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(trace_dev_t) == 0x400, "Invalid size of trace_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/twai_reg.h b/components/soc/esp32c6/include/soc/twai_reg.h
new file mode 100644
index 0000000000..4bd39d7ae6
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/twai_reg.h
@@ -0,0 +1,740 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** TWAI_MODE_REG register
+ *  TWAI mode register.
+ */
+#define TWAI_MODE_REG(i) (REG_TWAI_BASE(i) + 0x0)
+/** TWAI_RESET_MODE : R/W; bitpos: [0]; default: 1;
+ *  1: reset, detection of a set reset mode bit results in aborting the current
+ *  transmission/reception of a message and entering the reset mode. 0: normal, on the
+ *  '1-to-0' transition of the reset mode bit, the TWAI controller returns to the
+ *  operating mode.
+ */
+#define TWAI_RESET_MODE    (BIT(0))
+#define TWAI_RESET_MODE_M  (TWAI_RESET_MODE_V << TWAI_RESET_MODE_S)
+#define TWAI_RESET_MODE_V  0x00000001U
+#define TWAI_RESET_MODE_S  0
+/** TWAI_LISTEN_ONLY_MODE : R/W; bitpos: [1]; default: 0;
+ *  1: listen only, in this mode the TWAI controller would give no acknowledge to the
+ *  TWAI-bus, even if a message is received successfully. The error counters are
+ *  stopped at the current value. 0: normal.
+ */
+#define TWAI_LISTEN_ONLY_MODE    (BIT(1))
+#define TWAI_LISTEN_ONLY_MODE_M  (TWAI_LISTEN_ONLY_MODE_V << TWAI_LISTEN_ONLY_MODE_S)
+#define TWAI_LISTEN_ONLY_MODE_V  0x00000001U
+#define TWAI_LISTEN_ONLY_MODE_S  1
+/** TWAI_SELF_TEST_MODE : R/W; bitpos: [2]; default: 0;
+ *  1: self test, in this mode a full node test is possible without any other active
+ *  node on the bus using the self reception request command. The TWAI controller will
+ *  perform a successful transmission, even if there is no acknowledge received. 0:
+ *  normal, an acknowledge is required for successful transmission.
+ */
+#define TWAI_SELF_TEST_MODE    (BIT(2))
+#define TWAI_SELF_TEST_MODE_M  (TWAI_SELF_TEST_MODE_V << TWAI_SELF_TEST_MODE_S)
+#define TWAI_SELF_TEST_MODE_V  0x00000001U
+#define TWAI_SELF_TEST_MODE_S  2
+/** TWAI_ACCEPTANCE_FILTER_MODE : R/W; bitpos: [3]; default: 0;
+ *  1:single, the single acceptance filter option is enabled (one filter with the
+ *  length of 32 bit is active). 0:dual, the dual acceptance filter option is enabled
+ *  (two filters, each with the length of 16 bit are active).
+ */
+#define TWAI_ACCEPTANCE_FILTER_MODE    (BIT(3))
+#define TWAI_ACCEPTANCE_FILTER_MODE_M  (TWAI_ACCEPTANCE_FILTER_MODE_V << TWAI_ACCEPTANCE_FILTER_MODE_S)
+#define TWAI_ACCEPTANCE_FILTER_MODE_V  0x00000001U
+#define TWAI_ACCEPTANCE_FILTER_MODE_S  3
+
+/** TWAI_CMD_REG register
+ *  TWAI command register.
+ */
+#define TWAI_CMD_REG(i) (REG_TWAI_BASE(i) + 0x4)
+/** TWAI_TX_REQUEST : WO; bitpos: [0]; default: 0;
+ *  1: present, a message shall be transmitted. 0: absent
+ */
+#define TWAI_TX_REQUEST    (BIT(0))
+#define TWAI_TX_REQUEST_M  (TWAI_TX_REQUEST_V << TWAI_TX_REQUEST_S)
+#define TWAI_TX_REQUEST_V  0x00000001U
+#define TWAI_TX_REQUEST_S  0
+/** TWAI_ABORT_TX : WO; bitpos: [1]; default: 0;
+ *  1: present, if not already in progress, a pending transmission request is
+ *  cancelled. 0: absent
+ */
+#define TWAI_ABORT_TX    (BIT(1))
+#define TWAI_ABORT_TX_M  (TWAI_ABORT_TX_V << TWAI_ABORT_TX_S)
+#define TWAI_ABORT_TX_V  0x00000001U
+#define TWAI_ABORT_TX_S  1
+/** TWAI_RELEASE_BUFFER : WO; bitpos: [2]; default: 0;
+ *  1: released, the receive buffer, representing the message memory space in the
+ *  RXFIFO is released. 0: no action
+ */
+#define TWAI_RELEASE_BUFFER    (BIT(2))
+#define TWAI_RELEASE_BUFFER_M  (TWAI_RELEASE_BUFFER_V << TWAI_RELEASE_BUFFER_S)
+#define TWAI_RELEASE_BUFFER_V  0x00000001U
+#define TWAI_RELEASE_BUFFER_S  2
+/** TWAI_CLEAR_DATA_OVERRUN : WO; bitpos: [3]; default: 0;
+ *  1: clear, the data overrun status bit is cleared. 0: no action.
+ */
+#define TWAI_CLEAR_DATA_OVERRUN    (BIT(3))
+#define TWAI_CLEAR_DATA_OVERRUN_M  (TWAI_CLEAR_DATA_OVERRUN_V << TWAI_CLEAR_DATA_OVERRUN_S)
+#define TWAI_CLEAR_DATA_OVERRUN_V  0x00000001U
+#define TWAI_CLEAR_DATA_OVERRUN_S  3
+/** TWAI_SELF_RX_REQUEST : WO; bitpos: [4]; default: 0;
+ *  1: present, a message shall be transmitted and received simultaneously. 0: absent.
+ */
+#define TWAI_SELF_RX_REQUEST    (BIT(4))
+#define TWAI_SELF_RX_REQUEST_M  (TWAI_SELF_RX_REQUEST_V << TWAI_SELF_RX_REQUEST_S)
+#define TWAI_SELF_RX_REQUEST_V  0x00000001U
+#define TWAI_SELF_RX_REQUEST_S  4
+
+/** TWAI_STATUS_REG register
+ *  TWAI status register.
+ */
+#define TWAI_STATUS_REG(i) (REG_TWAI_BASE(i) + 0x8)
+/** TWAI_STATUS_RECEIVE_BUFFER : RO; bitpos: [0]; default: 0;
+ *  1: full, one or more complete messages are available in the RXFIFO. 0: empty, no
+ *  message is available
+ */
+#define TWAI_STATUS_RECEIVE_BUFFER    (BIT(0))
+#define TWAI_STATUS_RECEIVE_BUFFER_M  (TWAI_STATUS_RECEIVE_BUFFER_V << TWAI_STATUS_RECEIVE_BUFFER_S)
+#define TWAI_STATUS_RECEIVE_BUFFER_V  0x00000001U
+#define TWAI_STATUS_RECEIVE_BUFFER_S  0
+/** TWAI_STATUS_OVERRUN : RO; bitpos: [1]; default: 0;
+ *  1: overrun, a message was lost because there was not enough space for that message
+ *  in the RXFIFO. 0: absent, no data overrun has occurred since the last clear data
+ *  overrun command was given
+ */
+#define TWAI_STATUS_OVERRUN    (BIT(1))
+#define TWAI_STATUS_OVERRUN_M  (TWAI_STATUS_OVERRUN_V << TWAI_STATUS_OVERRUN_S)
+#define TWAI_STATUS_OVERRUN_V  0x00000001U
+#define TWAI_STATUS_OVERRUN_S  1
+/** TWAI_STATUS_TRANSMIT_BUFFER : RO; bitpos: [2]; default: 0;
+ *  1: released, the CPU may write a message into the transmit buffer. 0: locked, the
+ *  CPU cannot access the transmit buffer, a message is either waiting for transmission
+ *  or is in the process of being transmitted
+ */
+#define TWAI_STATUS_TRANSMIT_BUFFER    (BIT(2))
+#define TWAI_STATUS_TRANSMIT_BUFFER_M  (TWAI_STATUS_TRANSMIT_BUFFER_V << TWAI_STATUS_TRANSMIT_BUFFER_S)
+#define TWAI_STATUS_TRANSMIT_BUFFER_V  0x00000001U
+#define TWAI_STATUS_TRANSMIT_BUFFER_S  2
+/** TWAI_STATUS_TRANSMISSION_COMPLETE : RO; bitpos: [3]; default: 0;
+ *  1: complete, last requested transmission has been successfully completed. 0:
+ *  incomplete, previously requested transmission is not yet completed
+ */
+#define TWAI_STATUS_TRANSMISSION_COMPLETE    (BIT(3))
+#define TWAI_STATUS_TRANSMISSION_COMPLETE_M  (TWAI_STATUS_TRANSMISSION_COMPLETE_V << TWAI_STATUS_TRANSMISSION_COMPLETE_S)
+#define TWAI_STATUS_TRANSMISSION_COMPLETE_V  0x00000001U
+#define TWAI_STATUS_TRANSMISSION_COMPLETE_S  3
+/** TWAI_STATUS_RECEIVE : RO; bitpos: [4]; default: 0;
+ *  1: receive, the TWAI controller is receiving a message. 0: idle
+ */
+#define TWAI_STATUS_RECEIVE    (BIT(4))
+#define TWAI_STATUS_RECEIVE_M  (TWAI_STATUS_RECEIVE_V << TWAI_STATUS_RECEIVE_S)
+#define TWAI_STATUS_RECEIVE_V  0x00000001U
+#define TWAI_STATUS_RECEIVE_S  4
+/** TWAI_STATUS_TRANSMIT : RO; bitpos: [5]; default: 0;
+ *  1: transmit, the TWAI controller is transmitting a message. 0: idle
+ */
+#define TWAI_STATUS_TRANSMIT    (BIT(5))
+#define TWAI_STATUS_TRANSMIT_M  (TWAI_STATUS_TRANSMIT_V << TWAI_STATUS_TRANSMIT_S)
+#define TWAI_STATUS_TRANSMIT_V  0x00000001U
+#define TWAI_STATUS_TRANSMIT_S  5
+/** TWAI_STATUS_ERR : RO; bitpos: [6]; default: 0;
+ *  1: error, at least one of the error counters has reached or exceeded the CPU
+ *  warning limit defined by the Error Warning Limit Register (EWLR). 0: ok, both error
+ *  counters are below the warning limit
+ */
+#define TWAI_STATUS_ERR    (BIT(6))
+#define TWAI_STATUS_ERR_M  (TWAI_STATUS_ERR_V << TWAI_STATUS_ERR_S)
+#define TWAI_STATUS_ERR_V  0x00000001U
+#define TWAI_STATUS_ERR_S  6
+/** TWAI_STATUS_NODE_BUS_OFF : RO; bitpos: [7]; default: 0;
+ *  1: bus-off, the TWAI controller is not involved in bus activities. 0: bus-on, the
+ *  TWAI controller is involved in bus activities
+ */
+#define TWAI_STATUS_NODE_BUS_OFF    (BIT(7))
+#define TWAI_STATUS_NODE_BUS_OFF_M  (TWAI_STATUS_NODE_BUS_OFF_V << TWAI_STATUS_NODE_BUS_OFF_S)
+#define TWAI_STATUS_NODE_BUS_OFF_V  0x00000001U
+#define TWAI_STATUS_NODE_BUS_OFF_S  7
+/** TWAI_STATUS_MISS : RO; bitpos: [8]; default: 0;
+ *  1: current message is destroyed because of FIFO overflow.
+ */
+#define TWAI_STATUS_MISS    (BIT(8))
+#define TWAI_STATUS_MISS_M  (TWAI_STATUS_MISS_V << TWAI_STATUS_MISS_S)
+#define TWAI_STATUS_MISS_V  0x00000001U
+#define TWAI_STATUS_MISS_S  8
+
+/** TWAI_INTERRUPT_REG register
+ *  Interrupt signals' register.
+ */
+#define TWAI_INTERRUPT_REG(i) (REG_TWAI_BASE(i) + 0xc)
+/** TWAI_RECEIVE_INT_ST : RO; bitpos: [0]; default: 0;
+ *  1: this bit is set while the receive FIFO is not empty and the RIE bit is set
+ *  within the interrupt enable register. 0: reset
+ */
+#define TWAI_RECEIVE_INT_ST    (BIT(0))
+#define TWAI_RECEIVE_INT_ST_M  (TWAI_RECEIVE_INT_ST_V << TWAI_RECEIVE_INT_ST_S)
+#define TWAI_RECEIVE_INT_ST_V  0x00000001U
+#define TWAI_RECEIVE_INT_ST_S  0
+/** TWAI_TRANSMIT_INT_ST : RO; bitpos: [1]; default: 0;
+ *  1: this bit is set whenever the transmit buffer status changes from '0-to-1'
+ *  (released) and the TIE bit is set within the interrupt enable register. 0: reset
+ */
+#define TWAI_TRANSMIT_INT_ST    (BIT(1))
+#define TWAI_TRANSMIT_INT_ST_M  (TWAI_TRANSMIT_INT_ST_V << TWAI_TRANSMIT_INT_ST_S)
+#define TWAI_TRANSMIT_INT_ST_V  0x00000001U
+#define TWAI_TRANSMIT_INT_ST_S  1
+/** TWAI_ERR_WARNING_INT_ST : RO; bitpos: [2]; default: 0;
+ *  1: this bit is set on every change (set and clear) of either the error status or
+ *  bus status bits and the EIE bit is set within the interrupt enable register. 0:
+ *  reset
+ */
+#define TWAI_ERR_WARNING_INT_ST    (BIT(2))
+#define TWAI_ERR_WARNING_INT_ST_M  (TWAI_ERR_WARNING_INT_ST_V << TWAI_ERR_WARNING_INT_ST_S)
+#define TWAI_ERR_WARNING_INT_ST_V  0x00000001U
+#define TWAI_ERR_WARNING_INT_ST_S  2
+/** TWAI_DATA_OVERRUN_INT_ST : RO; bitpos: [3]; default: 0;
+ *  1: this bit is set on a '0-to-1' transition of the data overrun status bit and the
+ *  DOIE bit is set within the interrupt enable register. 0: reset
+ */
+#define TWAI_DATA_OVERRUN_INT_ST    (BIT(3))
+#define TWAI_DATA_OVERRUN_INT_ST_M  (TWAI_DATA_OVERRUN_INT_ST_V << TWAI_DATA_OVERRUN_INT_ST_S)
+#define TWAI_DATA_OVERRUN_INT_ST_V  0x00000001U
+#define TWAI_DATA_OVERRUN_INT_ST_S  3
+/** TWAI_ERR_PASSIVE_INT_ST : RO; bitpos: [5]; default: 0;
+ *  1: this bit is set whenever the TWAI controller has reached the error passive
+ *  status (at least one error counter exceeds the protocol-defined level of 127) or if
+ *  the TWAI controller is in the error passive status and enters the error active
+ *  status again and the EPIE bit is set within the interrupt enable register. 0: reset
+ */
+#define TWAI_ERR_PASSIVE_INT_ST    (BIT(5))
+#define TWAI_ERR_PASSIVE_INT_ST_M  (TWAI_ERR_PASSIVE_INT_ST_V << TWAI_ERR_PASSIVE_INT_ST_S)
+#define TWAI_ERR_PASSIVE_INT_ST_V  0x00000001U
+#define TWAI_ERR_PASSIVE_INT_ST_S  5
+/** TWAI_ARBITRATION_LOST_INT_ST : RO; bitpos: [6]; default: 0;
+ *  1: this bit is set when the TWAI controller lost the arbitration and becomes a
+ *  receiver and the ALIE bit is set within the interrupt enable register. 0: reset
+ */
+#define TWAI_ARBITRATION_LOST_INT_ST    (BIT(6))
+#define TWAI_ARBITRATION_LOST_INT_ST_M  (TWAI_ARBITRATION_LOST_INT_ST_V << TWAI_ARBITRATION_LOST_INT_ST_S)
+#define TWAI_ARBITRATION_LOST_INT_ST_V  0x00000001U
+#define TWAI_ARBITRATION_LOST_INT_ST_S  6
+/** TWAI_BUS_ERR_INT_ST : RO; bitpos: [7]; default: 0;
+ *  1: this bit is set when the TWAI controller detects an error on the TWAI-bus and
+ *  the BEIE bit is set within the interrupt enable register. 0: reset
+ */
+#define TWAI_BUS_ERR_INT_ST    (BIT(7))
+#define TWAI_BUS_ERR_INT_ST_M  (TWAI_BUS_ERR_INT_ST_V << TWAI_BUS_ERR_INT_ST_S)
+#define TWAI_BUS_ERR_INT_ST_V  0x00000001U
+#define TWAI_BUS_ERR_INT_ST_S  7
+/** TWAI_IDLE_INT_ST : RO; bitpos: [8]; default: 0;
+ *  1: this bit is set when the TWAI controller detects state of TWAI become IDLE and
+ *  this interrupt enable bit is set within the interrupt enable register. 0: reset
+ */
+#define TWAI_IDLE_INT_ST    (BIT(8))
+#define TWAI_IDLE_INT_ST_M  (TWAI_IDLE_INT_ST_V << TWAI_IDLE_INT_ST_S)
+#define TWAI_IDLE_INT_ST_V  0x00000001U
+#define TWAI_IDLE_INT_ST_S  8
+
+/** TWAI_INTERRUPT_ENABLE_REG register
+ *  Interrupt enable register.
+ */
+#define TWAI_INTERRUPT_ENABLE_REG(i) (REG_TWAI_BASE(i) + 0x10)
+/** TWAI_EXT_RECEIVE_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  1: enabled, when the receive buffer status is 'full' the TWAI controller requests
+ *  the respective interrupt. 0: disable
+ */
+#define TWAI_EXT_RECEIVE_INT_ENA    (BIT(0))
+#define TWAI_EXT_RECEIVE_INT_ENA_M  (TWAI_EXT_RECEIVE_INT_ENA_V << TWAI_EXT_RECEIVE_INT_ENA_S)
+#define TWAI_EXT_RECEIVE_INT_ENA_V  0x00000001U
+#define TWAI_EXT_RECEIVE_INT_ENA_S  0
+/** TWAI_EXT_TRANSMIT_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  1: enabled, when a message has been successfully transmitted or the transmit buffer
+ *  is accessible again (e.g. after an abort transmission command), the TWAI controller
+ *  requests the respective interrupt. 0: disable
+ */
+#define TWAI_EXT_TRANSMIT_INT_ENA    (BIT(1))
+#define TWAI_EXT_TRANSMIT_INT_ENA_M  (TWAI_EXT_TRANSMIT_INT_ENA_V << TWAI_EXT_TRANSMIT_INT_ENA_S)
+#define TWAI_EXT_TRANSMIT_INT_ENA_V  0x00000001U
+#define TWAI_EXT_TRANSMIT_INT_ENA_S  1
+/** TWAI_EXT_ERR_WARNING_INT_ENA : R/W; bitpos: [2]; default: 0;
+ *  1: enabled, if the error or bus status change (see status register. Table 14), the
+ *  TWAI controllerrequests the respective interrupt. 0: disable
+ */
+#define TWAI_EXT_ERR_WARNING_INT_ENA    (BIT(2))
+#define TWAI_EXT_ERR_WARNING_INT_ENA_M  (TWAI_EXT_ERR_WARNING_INT_ENA_V << TWAI_EXT_ERR_WARNING_INT_ENA_S)
+#define TWAI_EXT_ERR_WARNING_INT_ENA_V  0x00000001U
+#define TWAI_EXT_ERR_WARNING_INT_ENA_S  2
+/** TWAI_EXT_DATA_OVERRUN_INT_ENA : R/W; bitpos: [3]; default: 0;
+ *  1: enabled, if the data overrun status bit is set (see status register. Table 14),
+ *  the TWAI controllerrequests the respective interrupt. 0: disable
+ */
+#define TWAI_EXT_DATA_OVERRUN_INT_ENA    (BIT(3))
+#define TWAI_EXT_DATA_OVERRUN_INT_ENA_M  (TWAI_EXT_DATA_OVERRUN_INT_ENA_V << TWAI_EXT_DATA_OVERRUN_INT_ENA_S)
+#define TWAI_EXT_DATA_OVERRUN_INT_ENA_V  0x00000001U
+#define TWAI_EXT_DATA_OVERRUN_INT_ENA_S  3
+/** TWAI_ERR_PASSIVE_INT_ENA : R/W; bitpos: [5]; default: 0;
+ *  1: enabled, if the error status of the TWAI controller changes from error active to
+ *  error passive or vice versa, the respective interrupt is requested. 0: disable
+ */
+#define TWAI_ERR_PASSIVE_INT_ENA    (BIT(5))
+#define TWAI_ERR_PASSIVE_INT_ENA_M  (TWAI_ERR_PASSIVE_INT_ENA_V << TWAI_ERR_PASSIVE_INT_ENA_S)
+#define TWAI_ERR_PASSIVE_INT_ENA_V  0x00000001U
+#define TWAI_ERR_PASSIVE_INT_ENA_S  5
+/** TWAI_ARBITRATION_LOST_INT_ENA : R/W; bitpos: [6]; default: 0;
+ *  1: enabled, if the TWAI controller has lost arbitration, the respective interrupt
+ *  is requested. 0: disable
+ */
+#define TWAI_ARBITRATION_LOST_INT_ENA    (BIT(6))
+#define TWAI_ARBITRATION_LOST_INT_ENA_M  (TWAI_ARBITRATION_LOST_INT_ENA_V << TWAI_ARBITRATION_LOST_INT_ENA_S)
+#define TWAI_ARBITRATION_LOST_INT_ENA_V  0x00000001U
+#define TWAI_ARBITRATION_LOST_INT_ENA_S  6
+/** TWAI_BUS_ERR_INT_ENA : R/W; bitpos: [7]; default: 0;
+ *  1: enabled, if an bus error has been detected, the TWAI controller requests the
+ *  respective interrupt. 0: disable
+ */
+#define TWAI_BUS_ERR_INT_ENA    (BIT(7))
+#define TWAI_BUS_ERR_INT_ENA_M  (TWAI_BUS_ERR_INT_ENA_V << TWAI_BUS_ERR_INT_ENA_S)
+#define TWAI_BUS_ERR_INT_ENA_V  0x00000001U
+#define TWAI_BUS_ERR_INT_ENA_S  7
+/** TWAI_IDLE_INT_ENA : RO; bitpos: [8]; default: 0;
+ *  1: enabled, if state of TWAI become IDLE, the TWAI controller requests the
+ *  respective interrupt. 0: disable
+ */
+#define TWAI_IDLE_INT_ENA    (BIT(8))
+#define TWAI_IDLE_INT_ENA_M  (TWAI_IDLE_INT_ENA_V << TWAI_IDLE_INT_ENA_S)
+#define TWAI_IDLE_INT_ENA_V  0x00000001U
+#define TWAI_IDLE_INT_ENA_S  8
+
+/** TWAI_BUS_TIMING_0_REG register
+ *  Bit timing configuration register 0.
+ */
+#define TWAI_BUS_TIMING_0_REG(i) (REG_TWAI_BASE(i) + 0x18)
+/** TWAI_BAUD_PRESC : R/W; bitpos: [13:0]; default: 0;
+ *  The period of the TWAI system clock is programmable and determines the individual
+ *  bit timing. Software has R/W permission in reset mode and RO permission in
+ *  operation mode.
+ */
+#define TWAI_BAUD_PRESC    0x00003FFFU
+#define TWAI_BAUD_PRESC_M  (TWAI_BAUD_PRESC_V << TWAI_BAUD_PRESC_S)
+#define TWAI_BAUD_PRESC_V  0x00003FFFU
+#define TWAI_BAUD_PRESC_S  0
+/** TWAI_SYNC_JUMP_WIDTH : R/W; bitpos: [15:14]; default: 0;
+ *  The synchronization jump width defines the maximum number of clock cycles a bit
+ *  period may be shortened or lengthened. Software has R/W permission in reset mode
+ *  and RO in operation mode.
+ */
+#define TWAI_SYNC_JUMP_WIDTH    0x00000003U
+#define TWAI_SYNC_JUMP_WIDTH_M  (TWAI_SYNC_JUMP_WIDTH_V << TWAI_SYNC_JUMP_WIDTH_S)
+#define TWAI_SYNC_JUMP_WIDTH_V  0x00000003U
+#define TWAI_SYNC_JUMP_WIDTH_S  14
+
+/** TWAI_BUS_TIMING_1_REG register
+ *  Bit timing configuration register 1.
+ */
+#define TWAI_BUS_TIMING_1_REG(i) (REG_TWAI_BASE(i) + 0x1c)
+/** TWAI_TIME_SEGMENT1 : R/W; bitpos: [3:0]; default: 0;
+ *  The number of clock cycles in TSEG1 per bit timing. Software has R/W permission in
+ *  reset mode and RO in operation mode.
+ */
+#define TWAI_TIME_SEGMENT1    0x0000000FU
+#define TWAI_TIME_SEGMENT1_M  (TWAI_TIME_SEGMENT1_V << TWAI_TIME_SEGMENT1_S)
+#define TWAI_TIME_SEGMENT1_V  0x0000000FU
+#define TWAI_TIME_SEGMENT1_S  0
+/** TWAI_TIME_SEGMENT2 : R/W; bitpos: [6:4]; default: 0;
+ *  The number of clock cycles in TSEG2 per bit timing. Software has R/W permission in
+ *  reset mode and RO in operation mode.
+ */
+#define TWAI_TIME_SEGMENT2    0x00000007U
+#define TWAI_TIME_SEGMENT2_M  (TWAI_TIME_SEGMENT2_V << TWAI_TIME_SEGMENT2_S)
+#define TWAI_TIME_SEGMENT2_V  0x00000007U
+#define TWAI_TIME_SEGMENT2_S  4
+/** TWAI_TIME_SAMPLING : R/W; bitpos: [7]; default: 0;
+ *  1: triple, the bus is sampled three times. 0: single, the bus is sampled once.
+ *  Software has R/W permission in reset mode and RO in operation mode.
+ */
+#define TWAI_TIME_SAMPLING    (BIT(7))
+#define TWAI_TIME_SAMPLING_M  (TWAI_TIME_SAMPLING_V << TWAI_TIME_SAMPLING_S)
+#define TWAI_TIME_SAMPLING_V  0x00000001U
+#define TWAI_TIME_SAMPLING_S  7
+
+/** TWAI_ARB_LOST_CAP_REG register
+ *  TWAI arbiter lost capture register.
+ */
+#define TWAI_ARB_LOST_CAP_REG(i) (REG_TWAI_BASE(i) + 0x2c)
+/** TWAI_ARBITRATION_LOST_CAPTURE : RO; bitpos: [4:0]; default: 0;
+ *  This register contains information about the bit position of losing arbitration.
+ */
+#define TWAI_ARBITRATION_LOST_CAPTURE    0x0000001FU
+#define TWAI_ARBITRATION_LOST_CAPTURE_M  (TWAI_ARBITRATION_LOST_CAPTURE_V << TWAI_ARBITRATION_LOST_CAPTURE_S)
+#define TWAI_ARBITRATION_LOST_CAPTURE_V  0x0000001FU
+#define TWAI_ARBITRATION_LOST_CAPTURE_S  0
+
+/** TWAI_ERR_CODE_CAP_REG register
+ *  TWAI error info capture register.
+ */
+#define TWAI_ERR_CODE_CAP_REG(i) (REG_TWAI_BASE(i) + 0x30)
+/** TWAI_ERR_CAPTURE_CODE_SEGMENT : RO; bitpos: [4:0]; default: 0;
+ *  This register contains information about the location of errors on the bus.
+ */
+#define TWAI_ERR_CAPTURE_CODE_SEGMENT    0x0000001FU
+#define TWAI_ERR_CAPTURE_CODE_SEGMENT_M  (TWAI_ERR_CAPTURE_CODE_SEGMENT_V << TWAI_ERR_CAPTURE_CODE_SEGMENT_S)
+#define TWAI_ERR_CAPTURE_CODE_SEGMENT_V  0x0000001FU
+#define TWAI_ERR_CAPTURE_CODE_SEGMENT_S  0
+/** TWAI_ERR_CAPTURE_CODE_DIRECTION : RO; bitpos: [5]; default: 0;
+ *  1: RX, error occurred during reception. 0: TX, error occurred during transmission.
+ */
+#define TWAI_ERR_CAPTURE_CODE_DIRECTION    (BIT(5))
+#define TWAI_ERR_CAPTURE_CODE_DIRECTION_M  (TWAI_ERR_CAPTURE_CODE_DIRECTION_V << TWAI_ERR_CAPTURE_CODE_DIRECTION_S)
+#define TWAI_ERR_CAPTURE_CODE_DIRECTION_V  0x00000001U
+#define TWAI_ERR_CAPTURE_CODE_DIRECTION_S  5
+/** TWAI_ERR_CAPTURE_CODE_TYPE : RO; bitpos: [7:6]; default: 0;
+ *  00: bit error. 01: form error. 10:stuff error. 11:other type of error.
+ */
+#define TWAI_ERR_CAPTURE_CODE_TYPE    0x00000003U
+#define TWAI_ERR_CAPTURE_CODE_TYPE_M  (TWAI_ERR_CAPTURE_CODE_TYPE_V << TWAI_ERR_CAPTURE_CODE_TYPE_S)
+#define TWAI_ERR_CAPTURE_CODE_TYPE_V  0x00000003U
+#define TWAI_ERR_CAPTURE_CODE_TYPE_S  6
+
+/** TWAI_ERR_WARNING_LIMIT_REG register
+ *  TWAI error threshold configuration register.
+ */
+#define TWAI_ERR_WARNING_LIMIT_REG(i) (REG_TWAI_BASE(i) + 0x34)
+/** TWAI_ERR_WARNING_LIMIT : R/W; bitpos: [7:0]; default: 96;
+ *  The threshold that trigger error warning interrupt when this interrupt is enabled.
+ *  Software has R/W permission in reset mode and RO in operation mode.
+ */
+#define TWAI_ERR_WARNING_LIMIT    0x000000FFU
+#define TWAI_ERR_WARNING_LIMIT_M  (TWAI_ERR_WARNING_LIMIT_V << TWAI_ERR_WARNING_LIMIT_S)
+#define TWAI_ERR_WARNING_LIMIT_V  0x000000FFU
+#define TWAI_ERR_WARNING_LIMIT_S  0
+
+/** TWAI_RX_ERR_CNT_REG register
+ *  Rx error counter register.
+ */
+#define TWAI_RX_ERR_CNT_REG(i) (REG_TWAI_BASE(i) + 0x38)
+/** TWAI_RX_ERR_CNT : R/W; bitpos: [7:0]; default: 0;
+ *  The RX error counter register reflects the current value of the transmit error
+ *  counter. Software has R/W permission in reset mode and RO in operation mode.
+ */
+#define TWAI_RX_ERR_CNT    0x000000FFU
+#define TWAI_RX_ERR_CNT_M  (TWAI_RX_ERR_CNT_V << TWAI_RX_ERR_CNT_S)
+#define TWAI_RX_ERR_CNT_V  0x000000FFU
+#define TWAI_RX_ERR_CNT_S  0
+
+/** TWAI_TX_ERR_CNT_REG register
+ *  Tx error counter register.
+ */
+#define TWAI_TX_ERR_CNT_REG(i) (REG_TWAI_BASE(i) + 0x3c)
+/** TWAI_TX_ERR_CNT : R/W; bitpos: [7:0]; default: 0;
+ *  The TX error counter register reflects the current value of the transmit error
+ *  counter. Software has R/W permission in reset mode and RO in operation mode.
+ */
+#define TWAI_TX_ERR_CNT    0x000000FFU
+#define TWAI_TX_ERR_CNT_M  (TWAI_TX_ERR_CNT_V << TWAI_TX_ERR_CNT_S)
+#define TWAI_TX_ERR_CNT_V  0x000000FFU
+#define TWAI_TX_ERR_CNT_S  0
+
+/** TWAI_DATA_0_REG register
+ *  Data register 0.
+ */
+#define TWAI_DATA_0_REG(i) (REG_TWAI_BASE(i) + 0x40)
+/** TWAI_DATA_0 : R/W; bitpos: [7:0]; default: 0;
+ *  In reset mode, it is acceptance code register 0 with R/W Permission. In operation
+ *  mode, when software initiate write operation, it is tx data register 0 and when
+ *  software initiate read operation, it is rx data register 0.
+ */
+#define TWAI_DATA_0    0x000000FFU
+#define TWAI_DATA_0_M  (TWAI_DATA_0_V << TWAI_DATA_0_S)
+#define TWAI_DATA_0_V  0x000000FFU
+#define TWAI_DATA_0_S  0
+
+/** TWAI_DATA_1_REG register
+ *  Data register 1.
+ */
+#define TWAI_DATA_1_REG(i) (REG_TWAI_BASE(i) + 0x44)
+/** TWAI_DATA_1 : R/W; bitpos: [7:0]; default: 0;
+ *  In reset mode, it is acceptance code register 1 with R/W Permission. In operation
+ *  mode, when software initiate write operation, it is tx data register 1 and when
+ *  software initiate read operation, it is rx data register 1.
+ */
+#define TWAI_DATA_1    0x000000FFU
+#define TWAI_DATA_1_M  (TWAI_DATA_1_V << TWAI_DATA_1_S)
+#define TWAI_DATA_1_V  0x000000FFU
+#define TWAI_DATA_1_S  0
+
+/** TWAI_DATA_2_REG register
+ *  Data register 2.
+ */
+#define TWAI_DATA_2_REG(i) (REG_TWAI_BASE(i) + 0x48)
+/** TWAI_DATA_2 : R/W; bitpos: [7:0]; default: 0;
+ *  In reset mode, it is acceptance code register 2 with R/W Permission. In operation
+ *  mode, when software initiate write operation, it is tx data register 2 and when
+ *  software initiate read operation, it is rx data register 2.
+ */
+#define TWAI_DATA_2    0x000000FFU
+#define TWAI_DATA_2_M  (TWAI_DATA_2_V << TWAI_DATA_2_S)
+#define TWAI_DATA_2_V  0x000000FFU
+#define TWAI_DATA_2_S  0
+
+/** TWAI_DATA_3_REG register
+ *  Data register 3.
+ */
+#define TWAI_DATA_3_REG(i) (REG_TWAI_BASE(i) + 0x4c)
+/** TWAI_DATA_3 : R/W; bitpos: [7:0]; default: 0;
+ *  In reset mode, it is acceptance code register 3 with R/W Permission. In operation
+ *  mode, when software initiate write operation, it is tx data register 3 and when
+ *  software initiate read operation, it is rx data register 3.
+ */
+#define TWAI_DATA_3    0x000000FFU
+#define TWAI_DATA_3_M  (TWAI_DATA_3_V << TWAI_DATA_3_S)
+#define TWAI_DATA_3_V  0x000000FFU
+#define TWAI_DATA_3_S  0
+
+/** TWAI_DATA_4_REG register
+ *  Data register 4.
+ */
+#define TWAI_DATA_4_REG(i) (REG_TWAI_BASE(i) + 0x50)
+/** TWAI_DATA_4 : R/W; bitpos: [7:0]; default: 0;
+ *  In reset mode, it is acceptance mask register 0 with R/W Permission. In operation
+ *  mode, when software initiate write operation, it is tx data register 4 and when
+ *  software initiate read operation, it is rx data register 4.
+ */
+#define TWAI_DATA_4    0x000000FFU
+#define TWAI_DATA_4_M  (TWAI_DATA_4_V << TWAI_DATA_4_S)
+#define TWAI_DATA_4_V  0x000000FFU
+#define TWAI_DATA_4_S  0
+
+/** TWAI_DATA_5_REG register
+ *  Data register 5.
+ */
+#define TWAI_DATA_5_REG(i) (REG_TWAI_BASE(i) + 0x54)
+/** TWAI_DATA_5 : R/W; bitpos: [7:0]; default: 0;
+ *  In reset mode, it is acceptance mask register 1 with R/W Permission. In operation
+ *  mode, when software initiate write operation, it is tx data register 5 and when
+ *  software initiate read operation, it is rx data register 5.
+ */
+#define TWAI_DATA_5    0x000000FFU
+#define TWAI_DATA_5_M  (TWAI_DATA_5_V << TWAI_DATA_5_S)
+#define TWAI_DATA_5_V  0x000000FFU
+#define TWAI_DATA_5_S  0
+
+/** TWAI_DATA_6_REG register
+ *  Data register 6.
+ */
+#define TWAI_DATA_6_REG(i) (REG_TWAI_BASE(i) + 0x58)
+/** TWAI_DATA_6 : R/W; bitpos: [7:0]; default: 0;
+ *  In reset mode, it is acceptance mask register 2 with R/W Permission. In operation
+ *  mode, when software initiate write operation, it is tx data register 6 and when
+ *  software initiate read operation, it is rx data register 6.
+ */
+#define TWAI_DATA_6    0x000000FFU
+#define TWAI_DATA_6_M  (TWAI_DATA_6_V << TWAI_DATA_6_S)
+#define TWAI_DATA_6_V  0x000000FFU
+#define TWAI_DATA_6_S  0
+
+/** TWAI_DATA_7_REG register
+ *  Data register 7.
+ */
+#define TWAI_DATA_7_REG(i) (REG_TWAI_BASE(i) + 0x5c)
+/** TWAI_DATA_7 : R/W; bitpos: [7:0]; default: 0;
+ *  In reset mode, it is acceptance mask register 3 with R/W Permission. In operation
+ *  mode, when software initiate write operation, it is tx data register 7 and when
+ *  software initiate read operation, it is rx data register 7.
+ */
+#define TWAI_DATA_7    0x000000FFU
+#define TWAI_DATA_7_M  (TWAI_DATA_7_V << TWAI_DATA_7_S)
+#define TWAI_DATA_7_V  0x000000FFU
+#define TWAI_DATA_7_S  0
+
+/** TWAI_DATA_8_REG register
+ *  Data register 8.
+ */
+#define TWAI_DATA_8_REG(i) (REG_TWAI_BASE(i) + 0x60)
+/** TWAI_DATA_8 : R/W; bitpos: [7:0]; default: 0;
+ *  In reset mode, reserved with RO. In operation mode, when software initiate write
+ *  operation, it is tx data register 8 and when software initiate read operation, it
+ *  is rx data register 8.
+ */
+#define TWAI_DATA_8    0x000000FFU
+#define TWAI_DATA_8_M  (TWAI_DATA_8_V << TWAI_DATA_8_S)
+#define TWAI_DATA_8_V  0x000000FFU
+#define TWAI_DATA_8_S  0
+
+/** TWAI_DATA_9_REG register
+ *  Data register 9.
+ */
+#define TWAI_DATA_9_REG(i) (REG_TWAI_BASE(i) + 0x64)
+/** TWAI_DATA_9 : R/W; bitpos: [7:0]; default: 0;
+ *  In reset mode, reserved with RO. In operation mode, when software initiate write
+ *  operation, it is tx data register 9 and when software initiate read operation, it
+ *  is rx data register 9.
+ */
+#define TWAI_DATA_9    0x000000FFU
+#define TWAI_DATA_9_M  (TWAI_DATA_9_V << TWAI_DATA_9_S)
+#define TWAI_DATA_9_V  0x000000FFU
+#define TWAI_DATA_9_S  0
+
+/** TWAI_DATA_10_REG register
+ *  Data register 10.
+ */
+#define TWAI_DATA_10_REG(i) (REG_TWAI_BASE(i) + 0x68)
+/** TWAI_DATA_10 : R/W; bitpos: [7:0]; default: 0;
+ *  In reset mode, reserved with RO. In operation mode, when software initiate write
+ *  operation, it is tx data register 10 and when software initiate read operation, it
+ *  is rx data register 10.
+ */
+#define TWAI_DATA_10    0x000000FFU
+#define TWAI_DATA_10_M  (TWAI_DATA_10_V << TWAI_DATA_10_S)
+#define TWAI_DATA_10_V  0x000000FFU
+#define TWAI_DATA_10_S  0
+
+/** TWAI_DATA_11_REG register
+ *  Data register 11.
+ */
+#define TWAI_DATA_11_REG(i) (REG_TWAI_BASE(i) + 0x6c)
+/** TWAI_DATA_11 : R/W; bitpos: [7:0]; default: 0;
+ *  In reset mode, reserved with RO. In operation mode, when software initiate write
+ *  operation, it is tx data register 11 and when software initiate read operation, it
+ *  is rx data register 11.
+ */
+#define TWAI_DATA_11    0x000000FFU
+#define TWAI_DATA_11_M  (TWAI_DATA_11_V << TWAI_DATA_11_S)
+#define TWAI_DATA_11_V  0x000000FFU
+#define TWAI_DATA_11_S  0
+
+/** TWAI_DATA_12_REG register
+ *  Data register 12.
+ */
+#define TWAI_DATA_12_REG(i) (REG_TWAI_BASE(i) + 0x70)
+/** TWAI_DATA_12 : R/W; bitpos: [7:0]; default: 0;
+ *  In reset mode, reserved with RO. In operation mode, when software initiate write
+ *  operation, it is tx data register 12 and when software initiate read operation, it
+ *  is rx data register 12.
+ */
+#define TWAI_DATA_12    0x000000FFU
+#define TWAI_DATA_12_M  (TWAI_DATA_12_V << TWAI_DATA_12_S)
+#define TWAI_DATA_12_V  0x000000FFU
+#define TWAI_DATA_12_S  0
+
+/** TWAI_RX_MESSAGE_COUNTER_REG register
+ *  Received message counter register.
+ */
+#define TWAI_RX_MESSAGE_COUNTER_REG(i) (REG_TWAI_BASE(i) + 0x74)
+/** TWAI_RX_MESSAGE_COUNTER : RO; bitpos: [6:0]; default: 0;
+ *  Reflects the number of messages available within the RXFIFO. The value is
+ *  incremented with each receive event and decremented by the release receive buffer
+ *  command.
+ */
+#define TWAI_RX_MESSAGE_COUNTER    0x0000007FU
+#define TWAI_RX_MESSAGE_COUNTER_M  (TWAI_RX_MESSAGE_COUNTER_V << TWAI_RX_MESSAGE_COUNTER_S)
+#define TWAI_RX_MESSAGE_COUNTER_V  0x0000007FU
+#define TWAI_RX_MESSAGE_COUNTER_S  0
+
+/** TWAI_CLOCK_DIVIDER_REG register
+ *  Clock divider register.
+ */
+#define TWAI_CLOCK_DIVIDER_REG(i) (REG_TWAI_BASE(i) + 0x7c)
+/** TWAI_CD : R/W; bitpos: [7:0]; default: 0;
+ *  These bits are used to define the frequency at the external CLKOUT pin.
+ */
+#define TWAI_CD    0x000000FFU
+#define TWAI_CD_M  (TWAI_CD_V << TWAI_CD_S)
+#define TWAI_CD_V  0x000000FFU
+#define TWAI_CD_S  0
+/** TWAI_CLOCK_OFF : R/W; bitpos: [8]; default: 0;
+ *  1: Disable the external CLKOUT pin. 0: Enable the external CLKOUT pin. Software has
+ *  R/W permission in reset mode and RO in operation mode.
+ */
+#define TWAI_CLOCK_OFF    (BIT(8))
+#define TWAI_CLOCK_OFF_M  (TWAI_CLOCK_OFF_V << TWAI_CLOCK_OFF_S)
+#define TWAI_CLOCK_OFF_V  0x00000001U
+#define TWAI_CLOCK_OFF_S  8
+
+/** TWAI_SW_STANDBY_CFG_REG register
+ *  Software configure standby pin directly.
+ */
+#define TWAI_SW_STANDBY_CFG_REG(i) (REG_TWAI_BASE(i) + 0x80)
+/** TWAI_SW_STANDBY_EN : R/W; bitpos: [0]; default: 0;
+ *  Enable standby pin.
+ */
+#define TWAI_SW_STANDBY_EN    (BIT(0))
+#define TWAI_SW_STANDBY_EN_M  (TWAI_SW_STANDBY_EN_V << TWAI_SW_STANDBY_EN_S)
+#define TWAI_SW_STANDBY_EN_V  0x00000001U
+#define TWAI_SW_STANDBY_EN_S  0
+/** TWAI_SW_STANDBY_CLR : R/W; bitpos: [1]; default: 1;
+ *  Clear standby pin.
+ */
+#define TWAI_SW_STANDBY_CLR    (BIT(1))
+#define TWAI_SW_STANDBY_CLR_M  (TWAI_SW_STANDBY_CLR_V << TWAI_SW_STANDBY_CLR_S)
+#define TWAI_SW_STANDBY_CLR_V  0x00000001U
+#define TWAI_SW_STANDBY_CLR_S  1
+
+/** TWAI_HW_CFG_REG register
+ *  Hardware configure standby pin.
+ */
+#define TWAI_HW_CFG_REG(i) (REG_TWAI_BASE(i) + 0x84)
+/** TWAI_HW_STANDBY_EN : R/W; bitpos: [0]; default: 0;
+ *  Enable function that hardware control standby pin.
+ */
+#define TWAI_HW_STANDBY_EN    (BIT(0))
+#define TWAI_HW_STANDBY_EN_M  (TWAI_HW_STANDBY_EN_V << TWAI_HW_STANDBY_EN_S)
+#define TWAI_HW_STANDBY_EN_V  0x00000001U
+#define TWAI_HW_STANDBY_EN_S  0
+
+/** TWAI_HW_STANDBY_CNT_REG register
+ *  Configure standby counter.
+ */
+#define TWAI_HW_STANDBY_CNT_REG(i) (REG_TWAI_BASE(i) + 0x88)
+/** TWAI_STANDBY_WAIT_CNT : R/W; bitpos: [31:0]; default: 1;
+ *  Configure the number of cycles before standby becomes high when TWAI_HW_STANDBY_EN
+ *  is enabled.
+ */
+#define TWAI_STANDBY_WAIT_CNT    0xFFFFFFFFU
+#define TWAI_STANDBY_WAIT_CNT_M  (TWAI_STANDBY_WAIT_CNT_V << TWAI_STANDBY_WAIT_CNT_S)
+#define TWAI_STANDBY_WAIT_CNT_V  0xFFFFFFFFU
+#define TWAI_STANDBY_WAIT_CNT_S  0
+
+/** TWAI_IDLE_INTR_CNT_REG register
+ *  Configure idle interrupt counter.
+ */
+#define TWAI_IDLE_INTR_CNT_REG(i) (REG_TWAI_BASE(i) + 0x8c)
+/** TWAI_IDLE_INTR_CNT : R/W; bitpos: [31:0]; default: 1;
+ *  Configure the number of cycles before triggering idle interrupt.
+ */
+#define TWAI_IDLE_INTR_CNT    0xFFFFFFFFU
+#define TWAI_IDLE_INTR_CNT_M  (TWAI_IDLE_INTR_CNT_V << TWAI_IDLE_INTR_CNT_S)
+#define TWAI_IDLE_INTR_CNT_V  0xFFFFFFFFU
+#define TWAI_IDLE_INTR_CNT_S  0
+
+/** TWAI_ECO_CFG_REG register
+ *  ECO configuration register.
+ */
+#define TWAI_ECO_CFG_REG(i) (REG_TWAI_BASE(i) + 0x90)
+/** TWAI_RDN_ENA : R/W; bitpos: [0]; default: 0;
+ *  Enable eco module.
+ */
+#define TWAI_RDN_ENA    (BIT(0))
+#define TWAI_RDN_ENA_M  (TWAI_RDN_ENA_V << TWAI_RDN_ENA_S)
+#define TWAI_RDN_ENA_V  0x00000001U
+#define TWAI_RDN_ENA_S  0
+/** TWAI_RDN_RESULT : RO; bitpos: [1]; default: 1;
+ *  Output of eco module.
+ */
+#define TWAI_RDN_RESULT    (BIT(1))
+#define TWAI_RDN_RESULT_M  (TWAI_RDN_RESULT_V << TWAI_RDN_RESULT_S)
+#define TWAI_RDN_RESULT_V  0x00000001U
+#define TWAI_RDN_RESULT_S  1
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/twai_struct.h b/components/soc/esp32c6/include/soc/twai_struct.h
new file mode 100644
index 0000000000..11220fc1f2
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/twai_struct.h
@@ -0,0 +1,541 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: Configuration Registers */
+/** Type of mode register
+ *  TWAI mode register.
+ */
+typedef union {
+    struct {
+        /** reset_mode : R/W; bitpos: [0]; default: 1;
+         *  1: reset, detection of a set reset mode bit results in aborting the current
+         *  transmission/reception of a message and entering the reset mode. 0: normal, on the
+         *  '1-to-0' transition of the reset mode bit, the TWAI controller returns to the
+         *  operating mode.
+         */
+        uint32_t reset_mode:1;
+        /** listen_only_mode : R/W; bitpos: [1]; default: 0;
+         *  1: listen only, in this mode the TWAI controller would give no acknowledge to the
+         *  TWAI-bus, even if a message is received successfully. The error counters are
+         *  stopped at the current value. 0: normal.
+         */
+        uint32_t listen_only_mode:1;
+        /** self_test_mode : R/W; bitpos: [2]; default: 0;
+         *  1: self test, in this mode a full node test is possible without any other active
+         *  node on the bus using the self reception request command. The TWAI controller will
+         *  perform a successful transmission, even if there is no acknowledge received. 0:
+         *  normal, an acknowledge is required for successful transmission.
+         */
+        uint32_t self_test_mode:1;
+        /** acceptance_filter_mode : R/W; bitpos: [3]; default: 0;
+         *  1:single, the single acceptance filter option is enabled (one filter with the
+         *  length of 32 bit is active). 0:dual, the dual acceptance filter option is enabled
+         *  (two filters, each with the length of 16 bit are active).
+         */
+        uint32_t acceptance_filter_mode:1;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} twai_mode_reg_t;
+
+/** Type of cmd register
+ *  TWAI command register.
+ */
+typedef union {
+    struct {
+        /** tx_request : WO; bitpos: [0]; default: 0;
+         *  1: present, a message shall be transmitted. 0: absent
+         */
+        uint32_t tx_request:1;
+        /** abort_tx : WO; bitpos: [1]; default: 0;
+         *  1: present, if not already in progress, a pending transmission request is
+         *  cancelled. 0: absent
+         */
+        uint32_t abort_tx:1;
+        /** release_buffer : WO; bitpos: [2]; default: 0;
+         *  1: released, the receive buffer, representing the message memory space in the
+         *  RXFIFO is released. 0: no action
+         */
+        uint32_t release_buffer:1;
+        /** clear_data_overrun : WO; bitpos: [3]; default: 0;
+         *  1: clear, the data overrun status bit is cleared. 0: no action.
+         */
+        uint32_t clear_data_overrun:1;
+        /** self_rx_request : WO; bitpos: [4]; default: 0;
+         *  1: present, a message shall be transmitted and received simultaneously. 0: absent.
+         */
+        uint32_t self_rx_request:1;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} twai_cmd_reg_t;
+
+/** Type of bus_timing_0 register
+ *  Bit timing configuration register 0.
+ */
+typedef union {
+    struct {
+        /** baud_presc : R/W; bitpos: [13:0]; default: 0;
+         *  The period of the TWAI system clock is programmable and determines the individual
+         *  bit timing. Software has R/W permission in reset mode and RO permission in
+         *  operation mode.
+         */
+        uint32_t baud_presc:14;
+        /** sync_jump_width : R/W; bitpos: [15:14]; default: 0;
+         *  The synchronization jump width defines the maximum number of clock cycles a bit
+         *  period may be shortened or lengthened. Software has R/W permission in reset mode
+         *  and RO in operation mode.
+         */
+        uint32_t sync_jump_width:2;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} twai_bus_timing_0_reg_t;
+
+/** Type of bus_timing_1 register
+ *  Bit timing configuration register 1.
+ */
+typedef union {
+    struct {
+        /** time_segment1 : R/W; bitpos: [3:0]; default: 0;
+         *  The number of clock cycles in TSEG1 per bit timing. Software has R/W permission in
+         *  reset mode and RO in operation mode.
+         */
+        uint32_t time_segment1:4;
+        /** time_segment2 : R/W; bitpos: [6:4]; default: 0;
+         *  The number of clock cycles in TSEG2 per bit timing. Software has R/W permission in
+         *  reset mode and RO in operation mode.
+         */
+        uint32_t time_segment2:3;
+        /** time_sampling : R/W; bitpos: [7]; default: 0;
+         *  1: triple, the bus is sampled three times. 0: single, the bus is sampled once.
+         *  Software has R/W permission in reset mode and RO in operation mode.
+         */
+        uint32_t time_sampling:1;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} twai_bus_timing_1_reg_t;
+
+/** Type of err_warning_limit register
+ *  TWAI error threshold configuration register.
+ */
+typedef union {
+    struct {
+        /** err_warning_limit : R/W; bitpos: [7:0]; default: 96;
+         *  The threshold that trigger error warning interrupt when this interrupt is enabled.
+         *  Software has R/W permission in reset mode and RO in operation mode.
+         */
+        uint32_t err_warning_limit:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} twai_err_warning_limit_reg_t;
+
+/** Type of clock_divider register
+ *  Clock divider register.
+ */
+typedef union {
+    struct {
+        /** cd : R/W; bitpos: [7:0]; default: 0;
+         *  These bits are used to define the frequency at the external CLKOUT pin.
+         */
+        uint32_t cd:8;
+        /** clock_off : R/W; bitpos: [8]; default: 0;
+         *  1: Disable the external CLKOUT pin. 0: Enable the external CLKOUT pin. Software has
+         *  R/W permission in reset mode and RO in operation mode.
+         */
+        uint32_t clock_off:1;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} twai_clock_divider_reg_t;
+
+/** Type of sw_standby_cfg register
+ *  Software configure standby pin directly.
+ */
+typedef union {
+    struct {
+        /** sw_standby_en : R/W; bitpos: [0]; default: 0;
+         *  Enable standby pin.
+         */
+        uint32_t sw_standby_en:1;
+        /** sw_standby_clr : R/W; bitpos: [1]; default: 1;
+         *  Clear standby pin.
+         */
+        uint32_t sw_standby_clr:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} twai_sw_standby_cfg_reg_t;
+
+/** Type of hw_cfg register
+ *  Hardware configure standby pin.
+ */
+typedef union {
+    struct {
+        /** hw_standby_en : R/W; bitpos: [0]; default: 0;
+         *  Enable function that hardware control standby pin.
+         */
+        uint32_t hw_standby_en:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} twai_hw_cfg_reg_t;
+
+/** Type of hw_standby_cnt register
+ *  Configure standby counter.
+ */
+typedef union {
+    struct {
+        /** standby_wait_cnt : R/W; bitpos: [31:0]; default: 1;
+         *  Configure the number of cycles before standby becomes high when TWAI_HW_STANDBY_EN
+         *  is enabled.
+         */
+        uint32_t standby_wait_cnt:32;
+    };
+    uint32_t val;
+} twai_hw_standby_cnt_reg_t;
+
+/** Type of idle_intr_cnt register
+ *  Configure idle interrupt counter.
+ */
+typedef union {
+    struct {
+        /** idle_intr_cnt : R/W; bitpos: [31:0]; default: 1;
+         *  Configure the number of cycles before triggering idle interrupt.
+         */
+        uint32_t idle_intr_cnt:32;
+    };
+    uint32_t val;
+} twai_idle_intr_cnt_reg_t;
+
+/** Type of eco_cfg register
+ *  ECO configuration register.
+ */
+typedef union {
+    struct {
+        /** rdn_ena : R/W; bitpos: [0]; default: 0;
+         *  Enable eco module.
+         */
+        uint32_t rdn_ena:1;
+        /** rdn_result : RO; bitpos: [1]; default: 1;
+         *  Output of eco module.
+         */
+        uint32_t rdn_result:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} twai_eco_cfg_reg_t;
+
+
+/** Group: Status Registers */
+/** Type of status register
+ *  TWAI status register.
+ */
+typedef union {
+    struct {
+        /** status_receive_buffer : RO; bitpos: [0]; default: 0;
+         *  1: full, one or more complete messages are available in the RXFIFO. 0: empty, no
+         *  message is available
+         */
+        uint32_t status_receive_buffer:1;
+        /** status_overrun : RO; bitpos: [1]; default: 0;
+         *  1: overrun, a message was lost because there was not enough space for that message
+         *  in the RXFIFO. 0: absent, no data overrun has occurred since the last clear data
+         *  overrun command was given
+         */
+        uint32_t status_overrun:1;
+        /** status_transmit_buffer : RO; bitpos: [2]; default: 0;
+         *  1: released, the CPU may write a message into the transmit buffer. 0: locked, the
+         *  CPU cannot access the transmit buffer, a message is either waiting for transmission
+         *  or is in the process of being transmitted
+         */
+        uint32_t status_transmit_buffer:1;
+        /** status_transmission_complete : RO; bitpos: [3]; default: 0;
+         *  1: complete, last requested transmission has been successfully completed. 0:
+         *  incomplete, previously requested transmission is not yet completed
+         */
+        uint32_t status_transmission_complete:1;
+        /** status_receive : RO; bitpos: [4]; default: 0;
+         *  1: receive, the TWAI controller is receiving a message. 0: idle
+         */
+        uint32_t status_receive:1;
+        /** status_transmit : RO; bitpos: [5]; default: 0;
+         *  1: transmit, the TWAI controller is transmitting a message. 0: idle
+         */
+        uint32_t status_transmit:1;
+        /** status_err : RO; bitpos: [6]; default: 0;
+         *  1: error, at least one of the error counters has reached or exceeded the CPU
+         *  warning limit defined by the Error Warning Limit Register (EWLR). 0: ok, both error
+         *  counters are below the warning limit
+         */
+        uint32_t status_err:1;
+        /** status_node_bus_off : RO; bitpos: [7]; default: 0;
+         *  1: bus-off, the TWAI controller is not involved in bus activities. 0: bus-on, the
+         *  TWAI controller is involved in bus activities
+         */
+        uint32_t status_node_bus_off:1;
+        /** status_miss : RO; bitpos: [8]; default: 0;
+         *  1: current message is destroyed because of FIFO overflow.
+         */
+        uint32_t status_miss:1;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} twai_status_reg_t;
+
+/** Type of arb_lost_cap register
+ *  TWAI arbiter lost capture register.
+ */
+typedef union {
+    struct {
+        /** arbitration_lost_capture : RO; bitpos: [4:0]; default: 0;
+         *  This register contains information about the bit position of losing arbitration.
+         */
+        uint32_t arbitration_lost_capture:5;
+        uint32_t reserved_5:27;
+    };
+    uint32_t val;
+} twai_arb_lost_cap_reg_t;
+
+/** Type of err_code_cap register
+ *  TWAI error info capture register.
+ */
+typedef union {
+    struct {
+        /** err_capture_code_segment : RO; bitpos: [4:0]; default: 0;
+         *  This register contains information about the location of errors on the bus.
+         */
+        uint32_t err_capture_code_segment:5;
+        /** err_capture_code_direction : RO; bitpos: [5]; default: 0;
+         *  1: RX, error occurred during reception. 0: TX, error occurred during transmission.
+         */
+        uint32_t err_capture_code_direction:1;
+        /** err_capture_code_type : RO; bitpos: [7:6]; default: 0;
+         *  00: bit error. 01: form error. 10:stuff error. 11:other type of error.
+         */
+        uint32_t err_capture_code_type:2;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} twai_err_code_cap_reg_t;
+
+/** Type of rx_err_cnt register
+ *  Rx error counter register.
+ */
+typedef union {
+    struct {
+        /** rx_err_cnt : R/W; bitpos: [7:0]; default: 0;
+         *  The RX error counter register reflects the current value of the transmit error
+         *  counter. Software has R/W permission in reset mode and RO in operation mode.
+         */
+        uint32_t rx_err_cnt:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} twai_rx_err_cnt_reg_t;
+
+/** Type of tx_err_cnt register
+ *  Tx error counter register.
+ */
+typedef union {
+    struct {
+        /** tx_err_cnt : R/W; bitpos: [7:0]; default: 0;
+         *  The TX error counter register reflects the current value of the transmit error
+         *  counter. Software has R/W permission in reset mode and RO in operation mode.
+         */
+        uint32_t tx_err_cnt:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} twai_tx_err_cnt_reg_t;
+
+/** Type of rx_message_counter register
+ *  Received message counter register.
+ */
+typedef union {
+    struct {
+        /** rx_message_counter : RO; bitpos: [6:0]; default: 0;
+         *  Reflects the number of messages available within the RXFIFO. The value is
+         *  incremented with each receive event and decremented by the release receive buffer
+         *  command.
+         */
+        uint32_t rx_message_counter:7;
+        uint32_t reserved_7:25;
+    };
+    uint32_t val;
+} twai_rx_message_counter_reg_t;
+
+
+/** Group: Interrupt Registers */
+/** Type of interrupt register
+ *  Interrupt signals' register.
+ */
+typedef union {
+    struct {
+        /** receive_int_st : RO; bitpos: [0]; default: 0;
+         *  1: this bit is set while the receive FIFO is not empty and the RIE bit is set
+         *  within the interrupt enable register. 0: reset
+         */
+        uint32_t receive_int_st:1;
+        /** transmit_int_st : RO; bitpos: [1]; default: 0;
+         *  1: this bit is set whenever the transmit buffer status changes from '0-to-1'
+         *  (released) and the TIE bit is set within the interrupt enable register. 0: reset
+         */
+        uint32_t transmit_int_st:1;
+        /** err_warning_int_st : RO; bitpos: [2]; default: 0;
+         *  1: this bit is set on every change (set and clear) of either the error status or
+         *  bus status bits and the EIE bit is set within the interrupt enable register. 0:
+         *  reset
+         */
+        uint32_t err_warning_int_st:1;
+        /** data_overrun_int_st : RO; bitpos: [3]; default: 0;
+         *  1: this bit is set on a '0-to-1' transition of the data overrun status bit and the
+         *  DOIE bit is set within the interrupt enable register. 0: reset
+         */
+        uint32_t data_overrun_int_st:1;
+        uint32_t reserved_4:1;
+        /** err_passive_int_st : RO; bitpos: [5]; default: 0;
+         *  1: this bit is set whenever the TWAI controller has reached the error passive
+         *  status (at least one error counter exceeds the protocol-defined level of 127) or if
+         *  the TWAI controller is in the error passive status and enters the error active
+         *  status again and the EPIE bit is set within the interrupt enable register. 0: reset
+         */
+        uint32_t err_passive_int_st:1;
+        /** arbitration_lost_int_st : RO; bitpos: [6]; default: 0;
+         *  1: this bit is set when the TWAI controller lost the arbitration and becomes a
+         *  receiver and the ALIE bit is set within the interrupt enable register. 0: reset
+         */
+        uint32_t arbitration_lost_int_st:1;
+        /** bus_err_int_st : RO; bitpos: [7]; default: 0;
+         *  1: this bit is set when the TWAI controller detects an error on the TWAI-bus and
+         *  the BEIE bit is set within the interrupt enable register. 0: reset
+         */
+        uint32_t bus_err_int_st:1;
+        /** idle_int_st : RO; bitpos: [8]; default: 0;
+         *  1: this bit is set when the TWAI controller detects state of TWAI become IDLE and
+         *  this interrupt enable bit is set within the interrupt enable register. 0: reset
+         */
+        uint32_t idle_int_st:1;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} twai_interrupt_reg_t;
+
+/** Type of interrupt_enable register
+ *  Interrupt enable register.
+ */
+typedef union {
+    struct {
+        /** ext_receive_int_ena : R/W; bitpos: [0]; default: 0;
+         *  1: enabled, when the receive buffer status is 'full' the TWAI controller requests
+         *  the respective interrupt. 0: disable
+         */
+        uint32_t ext_receive_int_ena:1;
+        /** ext_transmit_int_ena : R/W; bitpos: [1]; default: 0;
+         *  1: enabled, when a message has been successfully transmitted or the transmit buffer
+         *  is accessible again (e.g. after an abort transmission command), the TWAI controller
+         *  requests the respective interrupt. 0: disable
+         */
+        uint32_t ext_transmit_int_ena:1;
+        /** ext_err_warning_int_ena : R/W; bitpos: [2]; default: 0;
+         *  1: enabled, if the error or bus status change (see status register. Table 14), the
+         *  TWAI controllerrequests the respective interrupt. 0: disable
+         */
+        uint32_t ext_err_warning_int_ena:1;
+        /** ext_data_overrun_int_ena : R/W; bitpos: [3]; default: 0;
+         *  1: enabled, if the data overrun status bit is set (see status register. Table 14),
+         *  the TWAI controllerrequests the respective interrupt. 0: disable
+         */
+        uint32_t ext_data_overrun_int_ena:1;
+        uint32_t reserved_4:1;
+        /** err_passive_int_ena : R/W; bitpos: [5]; default: 0;
+         *  1: enabled, if the error status of the TWAI controller changes from error active to
+         *  error passive or vice versa, the respective interrupt is requested. 0: disable
+         */
+        uint32_t err_passive_int_ena:1;
+        /** arbitration_lost_int_ena : R/W; bitpos: [6]; default: 0;
+         *  1: enabled, if the TWAI controller has lost arbitration, the respective interrupt
+         *  is requested. 0: disable
+         */
+        uint32_t arbitration_lost_int_ena:1;
+        /** bus_err_int_ena : R/W; bitpos: [7]; default: 0;
+         *  1: enabled, if an bus error has been detected, the TWAI controller requests the
+         *  respective interrupt. 0: disable
+         */
+        uint32_t bus_err_int_ena:1;
+        /** idle_int_ena : RO; bitpos: [8]; default: 0;
+         *  1: enabled, if state of TWAI become IDLE, the TWAI controller requests the
+         *  respective interrupt. 0: disable
+         */
+        uint32_t idle_int_ena:1;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} twai_interrupt_enable_reg_t;
+
+
+/** Group: Data Registers */
+/** Type of buffer register
+ *  TX RX Buffer.
+ */
+typedef union {
+    struct {
+        /** byte : R/W; bitpos: [7:0]; default: 0;
+         *  In reset mode, it is acceptance code register 0 with R/W Permission. In operation
+         *  mode, when software initiate write operation, it is tx data register 0 and when
+         *  software initiate read operation, it is rx data register 0.
+         */
+        uint32_t byte:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} twai_tx_rx_buffer_reg_t;
+
+
+typedef struct twai_dev_s {
+    volatile twai_mode_reg_t mode;
+    volatile twai_cmd_reg_t cmd;
+    volatile twai_status_reg_t status;
+    volatile twai_interrupt_reg_t interrupt;
+    volatile twai_interrupt_enable_reg_t interrupt_enable;
+    uint32_t reserved_014;
+    volatile twai_bus_timing_0_reg_t bus_timing_0;
+    volatile twai_bus_timing_1_reg_t bus_timing_1;
+    uint32_t reserved_020[3];
+    volatile twai_arb_lost_cap_reg_t arb_lost_cap;
+    volatile twai_err_code_cap_reg_t err_code_cap;
+    volatile twai_err_warning_limit_reg_t err_warning_limit;
+    volatile twai_rx_err_cnt_reg_t rx_err_cnt;
+    volatile twai_tx_err_cnt_reg_t tx_err_cnt;
+    volatile twai_tx_rx_buffer_reg_t tx_rx_buffer[13];
+    volatile twai_rx_message_counter_reg_t rx_message_counter;
+    uint32_t reserved_078;
+    volatile twai_clock_divider_reg_t clock_divider;
+    volatile twai_sw_standby_cfg_reg_t sw_standby_cfg;
+    volatile twai_hw_cfg_reg_t hw_cfg;
+    volatile twai_hw_standby_cnt_reg_t hw_standby_cnt;
+    volatile twai_idle_intr_cnt_reg_t idle_intr_cnt;
+    volatile twai_eco_cfg_reg_t eco_cfg;
+} twai_dev_t;
+
+extern twai_dev_t TWAI0;
+extern twai_dev_t TWAI1;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(twai_dev_t) == 0x94, "Invalid size of twai_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/uart_reg.h b/components/soc/esp32c6/include/soc/uart_reg.h
new file mode 100644
index 0000000000..958b2e51df
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/uart_reg.h
@@ -0,0 +1,1621 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** UART_FIFO_REG register
+ *  FIFO data register
+ */
+#define UART_FIFO_REG(i) (REG_UART_BASE(i) + 0x0)
+/** UART_RXFIFO_RD_BYTE : RO; bitpos: [7:0]; default: 0;
+ *  UART $n accesses FIFO via this register.
+ */
+#define UART_RXFIFO_RD_BYTE    0x000000FFU
+#define UART_RXFIFO_RD_BYTE_M  (UART_RXFIFO_RD_BYTE_V << UART_RXFIFO_RD_BYTE_S)
+#define UART_RXFIFO_RD_BYTE_V  0x000000FFU
+#define UART_RXFIFO_RD_BYTE_S  0
+
+/** UART_INT_RAW_REG register
+ *  Raw interrupt status
+ */
+#define UART_INT_RAW_REG(i) (REG_UART_BASE(i) + 0x4)
+/** UART_RXFIFO_FULL_INT_RAW : R/WTC/SS; bitpos: [0]; default: 0;
+ *  This interrupt raw bit turns to high level when receiver receives more data than
+ *  what rxfifo_full_thrhd specifies.
+ */
+#define UART_RXFIFO_FULL_INT_RAW    (BIT(0))
+#define UART_RXFIFO_FULL_INT_RAW_M  (UART_RXFIFO_FULL_INT_RAW_V << UART_RXFIFO_FULL_INT_RAW_S)
+#define UART_RXFIFO_FULL_INT_RAW_V  0x00000001U
+#define UART_RXFIFO_FULL_INT_RAW_S  0
+/** UART_TXFIFO_EMPTY_INT_RAW : R/WTC/SS; bitpos: [1]; default: 1;
+ *  This interrupt raw bit turns to high level when the amount of data in Tx-FIFO is
+ *  less than what txfifo_empty_thrhd specifies .
+ */
+#define UART_TXFIFO_EMPTY_INT_RAW    (BIT(1))
+#define UART_TXFIFO_EMPTY_INT_RAW_M  (UART_TXFIFO_EMPTY_INT_RAW_V << UART_TXFIFO_EMPTY_INT_RAW_S)
+#define UART_TXFIFO_EMPTY_INT_RAW_V  0x00000001U
+#define UART_TXFIFO_EMPTY_INT_RAW_S  1
+/** UART_PARITY_ERR_INT_RAW : R/WTC/SS; bitpos: [2]; default: 0;
+ *  This interrupt raw bit turns to high level when receiver detects a parity error in
+ *  the data.
+ */
+#define UART_PARITY_ERR_INT_RAW    (BIT(2))
+#define UART_PARITY_ERR_INT_RAW_M  (UART_PARITY_ERR_INT_RAW_V << UART_PARITY_ERR_INT_RAW_S)
+#define UART_PARITY_ERR_INT_RAW_V  0x00000001U
+#define UART_PARITY_ERR_INT_RAW_S  2
+/** UART_FRM_ERR_INT_RAW : R/WTC/SS; bitpos: [3]; default: 0;
+ *  This interrupt raw bit turns to high level when receiver detects a data frame error
+ *  .
+ */
+#define UART_FRM_ERR_INT_RAW    (BIT(3))
+#define UART_FRM_ERR_INT_RAW_M  (UART_FRM_ERR_INT_RAW_V << UART_FRM_ERR_INT_RAW_S)
+#define UART_FRM_ERR_INT_RAW_V  0x00000001U
+#define UART_FRM_ERR_INT_RAW_S  3
+/** UART_RXFIFO_OVF_INT_RAW : R/WTC/SS; bitpos: [4]; default: 0;
+ *  This interrupt raw bit turns to high level when receiver receives more data than
+ *  the FIFO can store.
+ */
+#define UART_RXFIFO_OVF_INT_RAW    (BIT(4))
+#define UART_RXFIFO_OVF_INT_RAW_M  (UART_RXFIFO_OVF_INT_RAW_V << UART_RXFIFO_OVF_INT_RAW_S)
+#define UART_RXFIFO_OVF_INT_RAW_V  0x00000001U
+#define UART_RXFIFO_OVF_INT_RAW_S  4
+/** UART_DSR_CHG_INT_RAW : R/WTC/SS; bitpos: [5]; default: 0;
+ *  This interrupt raw bit turns to high level when receiver detects the edge change of
+ *  DSRn signal.
+ */
+#define UART_DSR_CHG_INT_RAW    (BIT(5))
+#define UART_DSR_CHG_INT_RAW_M  (UART_DSR_CHG_INT_RAW_V << UART_DSR_CHG_INT_RAW_S)
+#define UART_DSR_CHG_INT_RAW_V  0x00000001U
+#define UART_DSR_CHG_INT_RAW_S  5
+/** UART_CTS_CHG_INT_RAW : R/WTC/SS; bitpos: [6]; default: 0;
+ *  This interrupt raw bit turns to high level when receiver detects the edge change of
+ *  CTSn signal.
+ */
+#define UART_CTS_CHG_INT_RAW    (BIT(6))
+#define UART_CTS_CHG_INT_RAW_M  (UART_CTS_CHG_INT_RAW_V << UART_CTS_CHG_INT_RAW_S)
+#define UART_CTS_CHG_INT_RAW_V  0x00000001U
+#define UART_CTS_CHG_INT_RAW_S  6
+/** UART_BRK_DET_INT_RAW : R/WTC/SS; bitpos: [7]; default: 0;
+ *  This interrupt raw bit turns to high level when receiver detects a 0 after the stop
+ *  bit.
+ */
+#define UART_BRK_DET_INT_RAW    (BIT(7))
+#define UART_BRK_DET_INT_RAW_M  (UART_BRK_DET_INT_RAW_V << UART_BRK_DET_INT_RAW_S)
+#define UART_BRK_DET_INT_RAW_V  0x00000001U
+#define UART_BRK_DET_INT_RAW_S  7
+/** UART_RXFIFO_TOUT_INT_RAW : R/WTC/SS; bitpos: [8]; default: 0;
+ *  This interrupt raw bit turns to high level when receiver takes more time than
+ *  rx_tout_thrhd to receive a byte.
+ */
+#define UART_RXFIFO_TOUT_INT_RAW    (BIT(8))
+#define UART_RXFIFO_TOUT_INT_RAW_M  (UART_RXFIFO_TOUT_INT_RAW_V << UART_RXFIFO_TOUT_INT_RAW_S)
+#define UART_RXFIFO_TOUT_INT_RAW_V  0x00000001U
+#define UART_RXFIFO_TOUT_INT_RAW_S  8
+/** UART_SW_XON_INT_RAW : R/WTC/SS; bitpos: [9]; default: 0;
+ *  This interrupt raw bit turns to high level when receiver recevies Xon char when
+ *  uart_sw_flow_con_en is set to 1.
+ */
+#define UART_SW_XON_INT_RAW    (BIT(9))
+#define UART_SW_XON_INT_RAW_M  (UART_SW_XON_INT_RAW_V << UART_SW_XON_INT_RAW_S)
+#define UART_SW_XON_INT_RAW_V  0x00000001U
+#define UART_SW_XON_INT_RAW_S  9
+/** UART_SW_XOFF_INT_RAW : R/WTC/SS; bitpos: [10]; default: 0;
+ *  This interrupt raw bit turns to high level when receiver receives Xoff char when
+ *  uart_sw_flow_con_en is set to 1.
+ */
+#define UART_SW_XOFF_INT_RAW    (BIT(10))
+#define UART_SW_XOFF_INT_RAW_M  (UART_SW_XOFF_INT_RAW_V << UART_SW_XOFF_INT_RAW_S)
+#define UART_SW_XOFF_INT_RAW_V  0x00000001U
+#define UART_SW_XOFF_INT_RAW_S  10
+/** UART_GLITCH_DET_INT_RAW : R/WTC/SS; bitpos: [11]; default: 0;
+ *  This interrupt raw bit turns to high level when receiver detects a glitch in the
+ *  middle of a start bit.
+ */
+#define UART_GLITCH_DET_INT_RAW    (BIT(11))
+#define UART_GLITCH_DET_INT_RAW_M  (UART_GLITCH_DET_INT_RAW_V << UART_GLITCH_DET_INT_RAW_S)
+#define UART_GLITCH_DET_INT_RAW_V  0x00000001U
+#define UART_GLITCH_DET_INT_RAW_S  11
+/** UART_TX_BRK_DONE_INT_RAW : R/WTC/SS; bitpos: [12]; default: 0;
+ *  This interrupt raw bit turns to high level when transmitter completes  sending
+ *  NULL characters after all data in Tx-FIFO are sent.
+ */
+#define UART_TX_BRK_DONE_INT_RAW    (BIT(12))
+#define UART_TX_BRK_DONE_INT_RAW_M  (UART_TX_BRK_DONE_INT_RAW_V << UART_TX_BRK_DONE_INT_RAW_S)
+#define UART_TX_BRK_DONE_INT_RAW_V  0x00000001U
+#define UART_TX_BRK_DONE_INT_RAW_S  12
+/** UART_TX_BRK_IDLE_DONE_INT_RAW : R/WTC/SS; bitpos: [13]; default: 0;
+ *  This interrupt raw bit turns to high level when transmitter has kept the shortest
+ *  duration after sending the  last data.
+ */
+#define UART_TX_BRK_IDLE_DONE_INT_RAW    (BIT(13))
+#define UART_TX_BRK_IDLE_DONE_INT_RAW_M  (UART_TX_BRK_IDLE_DONE_INT_RAW_V << UART_TX_BRK_IDLE_DONE_INT_RAW_S)
+#define UART_TX_BRK_IDLE_DONE_INT_RAW_V  0x00000001U
+#define UART_TX_BRK_IDLE_DONE_INT_RAW_S  13
+/** UART_TX_DONE_INT_RAW : R/WTC/SS; bitpos: [14]; default: 0;
+ *  This interrupt raw bit turns to high level when transmitter has send out all data
+ *  in FIFO.
+ */
+#define UART_TX_DONE_INT_RAW    (BIT(14))
+#define UART_TX_DONE_INT_RAW_M  (UART_TX_DONE_INT_RAW_V << UART_TX_DONE_INT_RAW_S)
+#define UART_TX_DONE_INT_RAW_V  0x00000001U
+#define UART_TX_DONE_INT_RAW_S  14
+/** UART_RS485_PARITY_ERR_INT_RAW : R/WTC/SS; bitpos: [15]; default: 0;
+ *  This interrupt raw bit turns to high level when receiver detects a parity error
+ *  from the echo of transmitter in rs485 mode.
+ */
+#define UART_RS485_PARITY_ERR_INT_RAW    (BIT(15))
+#define UART_RS485_PARITY_ERR_INT_RAW_M  (UART_RS485_PARITY_ERR_INT_RAW_V << UART_RS485_PARITY_ERR_INT_RAW_S)
+#define UART_RS485_PARITY_ERR_INT_RAW_V  0x00000001U
+#define UART_RS485_PARITY_ERR_INT_RAW_S  15
+/** UART_RS485_FRM_ERR_INT_RAW : R/WTC/SS; bitpos: [16]; default: 0;
+ *  This interrupt raw bit turns to high level when receiver detects a data frame error
+ *  from the echo of transmitter in rs485 mode.
+ */
+#define UART_RS485_FRM_ERR_INT_RAW    (BIT(16))
+#define UART_RS485_FRM_ERR_INT_RAW_M  (UART_RS485_FRM_ERR_INT_RAW_V << UART_RS485_FRM_ERR_INT_RAW_S)
+#define UART_RS485_FRM_ERR_INT_RAW_V  0x00000001U
+#define UART_RS485_FRM_ERR_INT_RAW_S  16
+/** UART_RS485_CLASH_INT_RAW : R/WTC/SS; bitpos: [17]; default: 0;
+ *  This interrupt raw bit turns to high level when detects a clash between transmitter
+ *  and receiver in rs485 mode.
+ */
+#define UART_RS485_CLASH_INT_RAW    (BIT(17))
+#define UART_RS485_CLASH_INT_RAW_M  (UART_RS485_CLASH_INT_RAW_V << UART_RS485_CLASH_INT_RAW_S)
+#define UART_RS485_CLASH_INT_RAW_V  0x00000001U
+#define UART_RS485_CLASH_INT_RAW_S  17
+/** UART_AT_CMD_CHAR_DET_INT_RAW : R/WTC/SS; bitpos: [18]; default: 0;
+ *  This interrupt raw bit turns to high level when receiver detects the configured
+ *  at_cmd char.
+ */
+#define UART_AT_CMD_CHAR_DET_INT_RAW    (BIT(18))
+#define UART_AT_CMD_CHAR_DET_INT_RAW_M  (UART_AT_CMD_CHAR_DET_INT_RAW_V << UART_AT_CMD_CHAR_DET_INT_RAW_S)
+#define UART_AT_CMD_CHAR_DET_INT_RAW_V  0x00000001U
+#define UART_AT_CMD_CHAR_DET_INT_RAW_S  18
+/** UART_WAKEUP_INT_RAW : R/WTC/SS; bitpos: [19]; default: 0;
+ *  This interrupt raw bit turns to high level when input rxd edge changes more times
+ *  than what reg_active_threshold specifies in light sleeping mode.
+ */
+#define UART_WAKEUP_INT_RAW    (BIT(19))
+#define UART_WAKEUP_INT_RAW_M  (UART_WAKEUP_INT_RAW_V << UART_WAKEUP_INT_RAW_S)
+#define UART_WAKEUP_INT_RAW_V  0x00000001U
+#define UART_WAKEUP_INT_RAW_S  19
+
+/** UART_INT_ST_REG register
+ *  Masked interrupt status
+ */
+#define UART_INT_ST_REG(i) (REG_UART_BASE(i) + 0x8)
+/** UART_RXFIFO_FULL_INT_ST : RO; bitpos: [0]; default: 0;
+ *  This is the status bit for rxfifo_full_int_raw when rxfifo_full_int_ena is set to 1.
+ */
+#define UART_RXFIFO_FULL_INT_ST    (BIT(0))
+#define UART_RXFIFO_FULL_INT_ST_M  (UART_RXFIFO_FULL_INT_ST_V << UART_RXFIFO_FULL_INT_ST_S)
+#define UART_RXFIFO_FULL_INT_ST_V  0x00000001U
+#define UART_RXFIFO_FULL_INT_ST_S  0
+/** UART_TXFIFO_EMPTY_INT_ST : RO; bitpos: [1]; default: 0;
+ *  This is the status bit for  txfifo_empty_int_raw  when txfifo_empty_int_ena is set
+ *  to 1.
+ */
+#define UART_TXFIFO_EMPTY_INT_ST    (BIT(1))
+#define UART_TXFIFO_EMPTY_INT_ST_M  (UART_TXFIFO_EMPTY_INT_ST_V << UART_TXFIFO_EMPTY_INT_ST_S)
+#define UART_TXFIFO_EMPTY_INT_ST_V  0x00000001U
+#define UART_TXFIFO_EMPTY_INT_ST_S  1
+/** UART_PARITY_ERR_INT_ST : RO; bitpos: [2]; default: 0;
+ *  This is the status bit for parity_err_int_raw when parity_err_int_ena is set to 1.
+ */
+#define UART_PARITY_ERR_INT_ST    (BIT(2))
+#define UART_PARITY_ERR_INT_ST_M  (UART_PARITY_ERR_INT_ST_V << UART_PARITY_ERR_INT_ST_S)
+#define UART_PARITY_ERR_INT_ST_V  0x00000001U
+#define UART_PARITY_ERR_INT_ST_S  2
+/** UART_FRM_ERR_INT_ST : RO; bitpos: [3]; default: 0;
+ *  This is the status bit for frm_err_int_raw when frm_err_int_ena is set to 1.
+ */
+#define UART_FRM_ERR_INT_ST    (BIT(3))
+#define UART_FRM_ERR_INT_ST_M  (UART_FRM_ERR_INT_ST_V << UART_FRM_ERR_INT_ST_S)
+#define UART_FRM_ERR_INT_ST_V  0x00000001U
+#define UART_FRM_ERR_INT_ST_S  3
+/** UART_RXFIFO_OVF_INT_ST : RO; bitpos: [4]; default: 0;
+ *  This is the status bit for rxfifo_ovf_int_raw when rxfifo_ovf_int_ena is set to 1.
+ */
+#define UART_RXFIFO_OVF_INT_ST    (BIT(4))
+#define UART_RXFIFO_OVF_INT_ST_M  (UART_RXFIFO_OVF_INT_ST_V << UART_RXFIFO_OVF_INT_ST_S)
+#define UART_RXFIFO_OVF_INT_ST_V  0x00000001U
+#define UART_RXFIFO_OVF_INT_ST_S  4
+/** UART_DSR_CHG_INT_ST : RO; bitpos: [5]; default: 0;
+ *  This is the status bit for dsr_chg_int_raw when dsr_chg_int_ena is set to 1.
+ */
+#define UART_DSR_CHG_INT_ST    (BIT(5))
+#define UART_DSR_CHG_INT_ST_M  (UART_DSR_CHG_INT_ST_V << UART_DSR_CHG_INT_ST_S)
+#define UART_DSR_CHG_INT_ST_V  0x00000001U
+#define UART_DSR_CHG_INT_ST_S  5
+/** UART_CTS_CHG_INT_ST : RO; bitpos: [6]; default: 0;
+ *  This is the status bit for cts_chg_int_raw when cts_chg_int_ena is set to 1.
+ */
+#define UART_CTS_CHG_INT_ST    (BIT(6))
+#define UART_CTS_CHG_INT_ST_M  (UART_CTS_CHG_INT_ST_V << UART_CTS_CHG_INT_ST_S)
+#define UART_CTS_CHG_INT_ST_V  0x00000001U
+#define UART_CTS_CHG_INT_ST_S  6
+/** UART_BRK_DET_INT_ST : RO; bitpos: [7]; default: 0;
+ *  This is the status bit for brk_det_int_raw when brk_det_int_ena is set to 1.
+ */
+#define UART_BRK_DET_INT_ST    (BIT(7))
+#define UART_BRK_DET_INT_ST_M  (UART_BRK_DET_INT_ST_V << UART_BRK_DET_INT_ST_S)
+#define UART_BRK_DET_INT_ST_V  0x00000001U
+#define UART_BRK_DET_INT_ST_S  7
+/** UART_RXFIFO_TOUT_INT_ST : RO; bitpos: [8]; default: 0;
+ *  This is the status bit for rxfifo_tout_int_raw when rxfifo_tout_int_ena is set to 1.
+ */
+#define UART_RXFIFO_TOUT_INT_ST    (BIT(8))
+#define UART_RXFIFO_TOUT_INT_ST_M  (UART_RXFIFO_TOUT_INT_ST_V << UART_RXFIFO_TOUT_INT_ST_S)
+#define UART_RXFIFO_TOUT_INT_ST_V  0x00000001U
+#define UART_RXFIFO_TOUT_INT_ST_S  8
+/** UART_SW_XON_INT_ST : RO; bitpos: [9]; default: 0;
+ *  This is the status bit for sw_xon_int_raw when sw_xon_int_ena is set to 1.
+ */
+#define UART_SW_XON_INT_ST    (BIT(9))
+#define UART_SW_XON_INT_ST_M  (UART_SW_XON_INT_ST_V << UART_SW_XON_INT_ST_S)
+#define UART_SW_XON_INT_ST_V  0x00000001U
+#define UART_SW_XON_INT_ST_S  9
+/** UART_SW_XOFF_INT_ST : RO; bitpos: [10]; default: 0;
+ *  This is the status bit for sw_xoff_int_raw when sw_xoff_int_ena is set to 1.
+ */
+#define UART_SW_XOFF_INT_ST    (BIT(10))
+#define UART_SW_XOFF_INT_ST_M  (UART_SW_XOFF_INT_ST_V << UART_SW_XOFF_INT_ST_S)
+#define UART_SW_XOFF_INT_ST_V  0x00000001U
+#define UART_SW_XOFF_INT_ST_S  10
+/** UART_GLITCH_DET_INT_ST : RO; bitpos: [11]; default: 0;
+ *  This is the status bit for glitch_det_int_raw when glitch_det_int_ena is set to 1.
+ */
+#define UART_GLITCH_DET_INT_ST    (BIT(11))
+#define UART_GLITCH_DET_INT_ST_M  (UART_GLITCH_DET_INT_ST_V << UART_GLITCH_DET_INT_ST_S)
+#define UART_GLITCH_DET_INT_ST_V  0x00000001U
+#define UART_GLITCH_DET_INT_ST_S  11
+/** UART_TX_BRK_DONE_INT_ST : RO; bitpos: [12]; default: 0;
+ *  This is the status bit for tx_brk_done_int_raw when tx_brk_done_int_ena is set to 1.
+ */
+#define UART_TX_BRK_DONE_INT_ST    (BIT(12))
+#define UART_TX_BRK_DONE_INT_ST_M  (UART_TX_BRK_DONE_INT_ST_V << UART_TX_BRK_DONE_INT_ST_S)
+#define UART_TX_BRK_DONE_INT_ST_V  0x00000001U
+#define UART_TX_BRK_DONE_INT_ST_S  12
+/** UART_TX_BRK_IDLE_DONE_INT_ST : RO; bitpos: [13]; default: 0;
+ *  This is the stauts bit for tx_brk_idle_done_int_raw when tx_brk_idle_done_int_ena
+ *  is set to 1.
+ */
+#define UART_TX_BRK_IDLE_DONE_INT_ST    (BIT(13))
+#define UART_TX_BRK_IDLE_DONE_INT_ST_M  (UART_TX_BRK_IDLE_DONE_INT_ST_V << UART_TX_BRK_IDLE_DONE_INT_ST_S)
+#define UART_TX_BRK_IDLE_DONE_INT_ST_V  0x00000001U
+#define UART_TX_BRK_IDLE_DONE_INT_ST_S  13
+/** UART_TX_DONE_INT_ST : RO; bitpos: [14]; default: 0;
+ *  This is the status bit for tx_done_int_raw when tx_done_int_ena is set to 1.
+ */
+#define UART_TX_DONE_INT_ST    (BIT(14))
+#define UART_TX_DONE_INT_ST_M  (UART_TX_DONE_INT_ST_V << UART_TX_DONE_INT_ST_S)
+#define UART_TX_DONE_INT_ST_V  0x00000001U
+#define UART_TX_DONE_INT_ST_S  14
+/** UART_RS485_PARITY_ERR_INT_ST : RO; bitpos: [15]; default: 0;
+ *  This is the status bit for rs485_parity_err_int_raw when rs485_parity_int_ena is
+ *  set to 1.
+ */
+#define UART_RS485_PARITY_ERR_INT_ST    (BIT(15))
+#define UART_RS485_PARITY_ERR_INT_ST_M  (UART_RS485_PARITY_ERR_INT_ST_V << UART_RS485_PARITY_ERR_INT_ST_S)
+#define UART_RS485_PARITY_ERR_INT_ST_V  0x00000001U
+#define UART_RS485_PARITY_ERR_INT_ST_S  15
+/** UART_RS485_FRM_ERR_INT_ST : RO; bitpos: [16]; default: 0;
+ *  This is the status bit for rs485_frm_err_int_raw when rs485_fm_err_int_ena is set
+ *  to 1.
+ */
+#define UART_RS485_FRM_ERR_INT_ST    (BIT(16))
+#define UART_RS485_FRM_ERR_INT_ST_M  (UART_RS485_FRM_ERR_INT_ST_V << UART_RS485_FRM_ERR_INT_ST_S)
+#define UART_RS485_FRM_ERR_INT_ST_V  0x00000001U
+#define UART_RS485_FRM_ERR_INT_ST_S  16
+/** UART_RS485_CLASH_INT_ST : RO; bitpos: [17]; default: 0;
+ *  This is the status bit for rs485_clash_int_raw when rs485_clash_int_ena is set to 1.
+ */
+#define UART_RS485_CLASH_INT_ST    (BIT(17))
+#define UART_RS485_CLASH_INT_ST_M  (UART_RS485_CLASH_INT_ST_V << UART_RS485_CLASH_INT_ST_S)
+#define UART_RS485_CLASH_INT_ST_V  0x00000001U
+#define UART_RS485_CLASH_INT_ST_S  17
+/** UART_AT_CMD_CHAR_DET_INT_ST : RO; bitpos: [18]; default: 0;
+ *  This is the status bit for at_cmd_det_int_raw when at_cmd_char_det_int_ena is set
+ *  to 1.
+ */
+#define UART_AT_CMD_CHAR_DET_INT_ST    (BIT(18))
+#define UART_AT_CMD_CHAR_DET_INT_ST_M  (UART_AT_CMD_CHAR_DET_INT_ST_V << UART_AT_CMD_CHAR_DET_INT_ST_S)
+#define UART_AT_CMD_CHAR_DET_INT_ST_V  0x00000001U
+#define UART_AT_CMD_CHAR_DET_INT_ST_S  18
+/** UART_WAKEUP_INT_ST : RO; bitpos: [19]; default: 0;
+ *  This is the status bit for uart_wakeup_int_raw when uart_wakeup_int_ena is set to 1.
+ */
+#define UART_WAKEUP_INT_ST    (BIT(19))
+#define UART_WAKEUP_INT_ST_M  (UART_WAKEUP_INT_ST_V << UART_WAKEUP_INT_ST_S)
+#define UART_WAKEUP_INT_ST_V  0x00000001U
+#define UART_WAKEUP_INT_ST_S  19
+
+/** UART_INT_ENA_REG register
+ *  Interrupt enable bits
+ */
+#define UART_INT_ENA_REG(i) (REG_UART_BASE(i) + 0xc)
+/** UART_RXFIFO_FULL_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  This is the enable bit for rxfifo_full_int_st register.
+ */
+#define UART_RXFIFO_FULL_INT_ENA    (BIT(0))
+#define UART_RXFIFO_FULL_INT_ENA_M  (UART_RXFIFO_FULL_INT_ENA_V << UART_RXFIFO_FULL_INT_ENA_S)
+#define UART_RXFIFO_FULL_INT_ENA_V  0x00000001U
+#define UART_RXFIFO_FULL_INT_ENA_S  0
+/** UART_TXFIFO_EMPTY_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  This is the enable bit for txfifo_empty_int_st register.
+ */
+#define UART_TXFIFO_EMPTY_INT_ENA    (BIT(1))
+#define UART_TXFIFO_EMPTY_INT_ENA_M  (UART_TXFIFO_EMPTY_INT_ENA_V << UART_TXFIFO_EMPTY_INT_ENA_S)
+#define UART_TXFIFO_EMPTY_INT_ENA_V  0x00000001U
+#define UART_TXFIFO_EMPTY_INT_ENA_S  1
+/** UART_PARITY_ERR_INT_ENA : R/W; bitpos: [2]; default: 0;
+ *  This is the enable bit for parity_err_int_st register.
+ */
+#define UART_PARITY_ERR_INT_ENA    (BIT(2))
+#define UART_PARITY_ERR_INT_ENA_M  (UART_PARITY_ERR_INT_ENA_V << UART_PARITY_ERR_INT_ENA_S)
+#define UART_PARITY_ERR_INT_ENA_V  0x00000001U
+#define UART_PARITY_ERR_INT_ENA_S  2
+/** UART_FRM_ERR_INT_ENA : R/W; bitpos: [3]; default: 0;
+ *  This is the enable bit for frm_err_int_st register.
+ */
+#define UART_FRM_ERR_INT_ENA    (BIT(3))
+#define UART_FRM_ERR_INT_ENA_M  (UART_FRM_ERR_INT_ENA_V << UART_FRM_ERR_INT_ENA_S)
+#define UART_FRM_ERR_INT_ENA_V  0x00000001U
+#define UART_FRM_ERR_INT_ENA_S  3
+/** UART_RXFIFO_OVF_INT_ENA : R/W; bitpos: [4]; default: 0;
+ *  This is the enable bit for rxfifo_ovf_int_st register.
+ */
+#define UART_RXFIFO_OVF_INT_ENA    (BIT(4))
+#define UART_RXFIFO_OVF_INT_ENA_M  (UART_RXFIFO_OVF_INT_ENA_V << UART_RXFIFO_OVF_INT_ENA_S)
+#define UART_RXFIFO_OVF_INT_ENA_V  0x00000001U
+#define UART_RXFIFO_OVF_INT_ENA_S  4
+/** UART_DSR_CHG_INT_ENA : R/W; bitpos: [5]; default: 0;
+ *  This is the enable bit for dsr_chg_int_st register.
+ */
+#define UART_DSR_CHG_INT_ENA    (BIT(5))
+#define UART_DSR_CHG_INT_ENA_M  (UART_DSR_CHG_INT_ENA_V << UART_DSR_CHG_INT_ENA_S)
+#define UART_DSR_CHG_INT_ENA_V  0x00000001U
+#define UART_DSR_CHG_INT_ENA_S  5
+/** UART_CTS_CHG_INT_ENA : R/W; bitpos: [6]; default: 0;
+ *  This is the enable bit for cts_chg_int_st register.
+ */
+#define UART_CTS_CHG_INT_ENA    (BIT(6))
+#define UART_CTS_CHG_INT_ENA_M  (UART_CTS_CHG_INT_ENA_V << UART_CTS_CHG_INT_ENA_S)
+#define UART_CTS_CHG_INT_ENA_V  0x00000001U
+#define UART_CTS_CHG_INT_ENA_S  6
+/** UART_BRK_DET_INT_ENA : R/W; bitpos: [7]; default: 0;
+ *  This is the enable bit for brk_det_int_st register.
+ */
+#define UART_BRK_DET_INT_ENA    (BIT(7))
+#define UART_BRK_DET_INT_ENA_M  (UART_BRK_DET_INT_ENA_V << UART_BRK_DET_INT_ENA_S)
+#define UART_BRK_DET_INT_ENA_V  0x00000001U
+#define UART_BRK_DET_INT_ENA_S  7
+/** UART_RXFIFO_TOUT_INT_ENA : R/W; bitpos: [8]; default: 0;
+ *  This is the enable bit for rxfifo_tout_int_st register.
+ */
+#define UART_RXFIFO_TOUT_INT_ENA    (BIT(8))
+#define UART_RXFIFO_TOUT_INT_ENA_M  (UART_RXFIFO_TOUT_INT_ENA_V << UART_RXFIFO_TOUT_INT_ENA_S)
+#define UART_RXFIFO_TOUT_INT_ENA_V  0x00000001U
+#define UART_RXFIFO_TOUT_INT_ENA_S  8
+/** UART_SW_XON_INT_ENA : R/W; bitpos: [9]; default: 0;
+ *  This is the enable bit for sw_xon_int_st register.
+ */
+#define UART_SW_XON_INT_ENA    (BIT(9))
+#define UART_SW_XON_INT_ENA_M  (UART_SW_XON_INT_ENA_V << UART_SW_XON_INT_ENA_S)
+#define UART_SW_XON_INT_ENA_V  0x00000001U
+#define UART_SW_XON_INT_ENA_S  9
+/** UART_SW_XOFF_INT_ENA : R/W; bitpos: [10]; default: 0;
+ *  This is the enable bit for sw_xoff_int_st register.
+ */
+#define UART_SW_XOFF_INT_ENA    (BIT(10))
+#define UART_SW_XOFF_INT_ENA_M  (UART_SW_XOFF_INT_ENA_V << UART_SW_XOFF_INT_ENA_S)
+#define UART_SW_XOFF_INT_ENA_V  0x00000001U
+#define UART_SW_XOFF_INT_ENA_S  10
+/** UART_GLITCH_DET_INT_ENA : R/W; bitpos: [11]; default: 0;
+ *  This is the enable bit for glitch_det_int_st register.
+ */
+#define UART_GLITCH_DET_INT_ENA    (BIT(11))
+#define UART_GLITCH_DET_INT_ENA_M  (UART_GLITCH_DET_INT_ENA_V << UART_GLITCH_DET_INT_ENA_S)
+#define UART_GLITCH_DET_INT_ENA_V  0x00000001U
+#define UART_GLITCH_DET_INT_ENA_S  11
+/** UART_TX_BRK_DONE_INT_ENA : R/W; bitpos: [12]; default: 0;
+ *  This is the enable bit for tx_brk_done_int_st register.
+ */
+#define UART_TX_BRK_DONE_INT_ENA    (BIT(12))
+#define UART_TX_BRK_DONE_INT_ENA_M  (UART_TX_BRK_DONE_INT_ENA_V << UART_TX_BRK_DONE_INT_ENA_S)
+#define UART_TX_BRK_DONE_INT_ENA_V  0x00000001U
+#define UART_TX_BRK_DONE_INT_ENA_S  12
+/** UART_TX_BRK_IDLE_DONE_INT_ENA : R/W; bitpos: [13]; default: 0;
+ *  This is the enable bit for tx_brk_idle_done_int_st register.
+ */
+#define UART_TX_BRK_IDLE_DONE_INT_ENA    (BIT(13))
+#define UART_TX_BRK_IDLE_DONE_INT_ENA_M  (UART_TX_BRK_IDLE_DONE_INT_ENA_V << UART_TX_BRK_IDLE_DONE_INT_ENA_S)
+#define UART_TX_BRK_IDLE_DONE_INT_ENA_V  0x00000001U
+#define UART_TX_BRK_IDLE_DONE_INT_ENA_S  13
+/** UART_TX_DONE_INT_ENA : R/W; bitpos: [14]; default: 0;
+ *  This is the enable bit for tx_done_int_st register.
+ */
+#define UART_TX_DONE_INT_ENA    (BIT(14))
+#define UART_TX_DONE_INT_ENA_M  (UART_TX_DONE_INT_ENA_V << UART_TX_DONE_INT_ENA_S)
+#define UART_TX_DONE_INT_ENA_V  0x00000001U
+#define UART_TX_DONE_INT_ENA_S  14
+/** UART_RS485_PARITY_ERR_INT_ENA : R/W; bitpos: [15]; default: 0;
+ *  This is the enable bit for rs485_parity_err_int_st register.
+ */
+#define UART_RS485_PARITY_ERR_INT_ENA    (BIT(15))
+#define UART_RS485_PARITY_ERR_INT_ENA_M  (UART_RS485_PARITY_ERR_INT_ENA_V << UART_RS485_PARITY_ERR_INT_ENA_S)
+#define UART_RS485_PARITY_ERR_INT_ENA_V  0x00000001U
+#define UART_RS485_PARITY_ERR_INT_ENA_S  15
+/** UART_RS485_FRM_ERR_INT_ENA : R/W; bitpos: [16]; default: 0;
+ *  This is the enable bit for rs485_parity_err_int_st register.
+ */
+#define UART_RS485_FRM_ERR_INT_ENA    (BIT(16))
+#define UART_RS485_FRM_ERR_INT_ENA_M  (UART_RS485_FRM_ERR_INT_ENA_V << UART_RS485_FRM_ERR_INT_ENA_S)
+#define UART_RS485_FRM_ERR_INT_ENA_V  0x00000001U
+#define UART_RS485_FRM_ERR_INT_ENA_S  16
+/** UART_RS485_CLASH_INT_ENA : R/W; bitpos: [17]; default: 0;
+ *  This is the enable bit for rs485_clash_int_st register.
+ */
+#define UART_RS485_CLASH_INT_ENA    (BIT(17))
+#define UART_RS485_CLASH_INT_ENA_M  (UART_RS485_CLASH_INT_ENA_V << UART_RS485_CLASH_INT_ENA_S)
+#define UART_RS485_CLASH_INT_ENA_V  0x00000001U
+#define UART_RS485_CLASH_INT_ENA_S  17
+/** UART_AT_CMD_CHAR_DET_INT_ENA : R/W; bitpos: [18]; default: 0;
+ *  This is the enable bit for at_cmd_char_det_int_st register.
+ */
+#define UART_AT_CMD_CHAR_DET_INT_ENA    (BIT(18))
+#define UART_AT_CMD_CHAR_DET_INT_ENA_M  (UART_AT_CMD_CHAR_DET_INT_ENA_V << UART_AT_CMD_CHAR_DET_INT_ENA_S)
+#define UART_AT_CMD_CHAR_DET_INT_ENA_V  0x00000001U
+#define UART_AT_CMD_CHAR_DET_INT_ENA_S  18
+/** UART_WAKEUP_INT_ENA : R/W; bitpos: [19]; default: 0;
+ *  This is the enable bit for uart_wakeup_int_st register.
+ */
+#define UART_WAKEUP_INT_ENA    (BIT(19))
+#define UART_WAKEUP_INT_ENA_M  (UART_WAKEUP_INT_ENA_V << UART_WAKEUP_INT_ENA_S)
+#define UART_WAKEUP_INT_ENA_V  0x00000001U
+#define UART_WAKEUP_INT_ENA_S  19
+
+/** UART_INT_CLR_REG register
+ *  Interrupt clear bits
+ */
+#define UART_INT_CLR_REG(i) (REG_UART_BASE(i) + 0x10)
+/** UART_RXFIFO_FULL_INT_CLR : WT; bitpos: [0]; default: 0;
+ *  Set this bit to clear the rxfifo_full_int_raw interrupt.
+ */
+#define UART_RXFIFO_FULL_INT_CLR    (BIT(0))
+#define UART_RXFIFO_FULL_INT_CLR_M  (UART_RXFIFO_FULL_INT_CLR_V << UART_RXFIFO_FULL_INT_CLR_S)
+#define UART_RXFIFO_FULL_INT_CLR_V  0x00000001U
+#define UART_RXFIFO_FULL_INT_CLR_S  0
+/** UART_TXFIFO_EMPTY_INT_CLR : WT; bitpos: [1]; default: 0;
+ *  Set this bit to clear txfifo_empty_int_raw interrupt.
+ */
+#define UART_TXFIFO_EMPTY_INT_CLR    (BIT(1))
+#define UART_TXFIFO_EMPTY_INT_CLR_M  (UART_TXFIFO_EMPTY_INT_CLR_V << UART_TXFIFO_EMPTY_INT_CLR_S)
+#define UART_TXFIFO_EMPTY_INT_CLR_V  0x00000001U
+#define UART_TXFIFO_EMPTY_INT_CLR_S  1
+/** UART_PARITY_ERR_INT_CLR : WT; bitpos: [2]; default: 0;
+ *  Set this bit to clear parity_err_int_raw interrupt.
+ */
+#define UART_PARITY_ERR_INT_CLR    (BIT(2))
+#define UART_PARITY_ERR_INT_CLR_M  (UART_PARITY_ERR_INT_CLR_V << UART_PARITY_ERR_INT_CLR_S)
+#define UART_PARITY_ERR_INT_CLR_V  0x00000001U
+#define UART_PARITY_ERR_INT_CLR_S  2
+/** UART_FRM_ERR_INT_CLR : WT; bitpos: [3]; default: 0;
+ *  Set this bit to clear frm_err_int_raw interrupt.
+ */
+#define UART_FRM_ERR_INT_CLR    (BIT(3))
+#define UART_FRM_ERR_INT_CLR_M  (UART_FRM_ERR_INT_CLR_V << UART_FRM_ERR_INT_CLR_S)
+#define UART_FRM_ERR_INT_CLR_V  0x00000001U
+#define UART_FRM_ERR_INT_CLR_S  3
+/** UART_RXFIFO_OVF_INT_CLR : WT; bitpos: [4]; default: 0;
+ *  Set this bit to clear rxfifo_ovf_int_raw interrupt.
+ */
+#define UART_RXFIFO_OVF_INT_CLR    (BIT(4))
+#define UART_RXFIFO_OVF_INT_CLR_M  (UART_RXFIFO_OVF_INT_CLR_V << UART_RXFIFO_OVF_INT_CLR_S)
+#define UART_RXFIFO_OVF_INT_CLR_V  0x00000001U
+#define UART_RXFIFO_OVF_INT_CLR_S  4
+/** UART_DSR_CHG_INT_CLR : WT; bitpos: [5]; default: 0;
+ *  Set this bit to clear the dsr_chg_int_raw interrupt.
+ */
+#define UART_DSR_CHG_INT_CLR    (BIT(5))
+#define UART_DSR_CHG_INT_CLR_M  (UART_DSR_CHG_INT_CLR_V << UART_DSR_CHG_INT_CLR_S)
+#define UART_DSR_CHG_INT_CLR_V  0x00000001U
+#define UART_DSR_CHG_INT_CLR_S  5
+/** UART_CTS_CHG_INT_CLR : WT; bitpos: [6]; default: 0;
+ *  Set this bit to clear the cts_chg_int_raw interrupt.
+ */
+#define UART_CTS_CHG_INT_CLR    (BIT(6))
+#define UART_CTS_CHG_INT_CLR_M  (UART_CTS_CHG_INT_CLR_V << UART_CTS_CHG_INT_CLR_S)
+#define UART_CTS_CHG_INT_CLR_V  0x00000001U
+#define UART_CTS_CHG_INT_CLR_S  6
+/** UART_BRK_DET_INT_CLR : WT; bitpos: [7]; default: 0;
+ *  Set this bit to clear the brk_det_int_raw interrupt.
+ */
+#define UART_BRK_DET_INT_CLR    (BIT(7))
+#define UART_BRK_DET_INT_CLR_M  (UART_BRK_DET_INT_CLR_V << UART_BRK_DET_INT_CLR_S)
+#define UART_BRK_DET_INT_CLR_V  0x00000001U
+#define UART_BRK_DET_INT_CLR_S  7
+/** UART_RXFIFO_TOUT_INT_CLR : WT; bitpos: [8]; default: 0;
+ *  Set this bit to clear the rxfifo_tout_int_raw interrupt.
+ */
+#define UART_RXFIFO_TOUT_INT_CLR    (BIT(8))
+#define UART_RXFIFO_TOUT_INT_CLR_M  (UART_RXFIFO_TOUT_INT_CLR_V << UART_RXFIFO_TOUT_INT_CLR_S)
+#define UART_RXFIFO_TOUT_INT_CLR_V  0x00000001U
+#define UART_RXFIFO_TOUT_INT_CLR_S  8
+/** UART_SW_XON_INT_CLR : WT; bitpos: [9]; default: 0;
+ *  Set this bit to clear the sw_xon_int_raw interrupt.
+ */
+#define UART_SW_XON_INT_CLR    (BIT(9))
+#define UART_SW_XON_INT_CLR_M  (UART_SW_XON_INT_CLR_V << UART_SW_XON_INT_CLR_S)
+#define UART_SW_XON_INT_CLR_V  0x00000001U
+#define UART_SW_XON_INT_CLR_S  9
+/** UART_SW_XOFF_INT_CLR : WT; bitpos: [10]; default: 0;
+ *  Set this bit to clear the sw_xoff_int_raw interrupt.
+ */
+#define UART_SW_XOFF_INT_CLR    (BIT(10))
+#define UART_SW_XOFF_INT_CLR_M  (UART_SW_XOFF_INT_CLR_V << UART_SW_XOFF_INT_CLR_S)
+#define UART_SW_XOFF_INT_CLR_V  0x00000001U
+#define UART_SW_XOFF_INT_CLR_S  10
+/** UART_GLITCH_DET_INT_CLR : WT; bitpos: [11]; default: 0;
+ *  Set this bit to clear the glitch_det_int_raw interrupt.
+ */
+#define UART_GLITCH_DET_INT_CLR    (BIT(11))
+#define UART_GLITCH_DET_INT_CLR_M  (UART_GLITCH_DET_INT_CLR_V << UART_GLITCH_DET_INT_CLR_S)
+#define UART_GLITCH_DET_INT_CLR_V  0x00000001U
+#define UART_GLITCH_DET_INT_CLR_S  11
+/** UART_TX_BRK_DONE_INT_CLR : WT; bitpos: [12]; default: 0;
+ *  Set this bit to clear the tx_brk_done_int_raw interrupt..
+ */
+#define UART_TX_BRK_DONE_INT_CLR    (BIT(12))
+#define UART_TX_BRK_DONE_INT_CLR_M  (UART_TX_BRK_DONE_INT_CLR_V << UART_TX_BRK_DONE_INT_CLR_S)
+#define UART_TX_BRK_DONE_INT_CLR_V  0x00000001U
+#define UART_TX_BRK_DONE_INT_CLR_S  12
+/** UART_TX_BRK_IDLE_DONE_INT_CLR : WT; bitpos: [13]; default: 0;
+ *  Set this bit to clear the tx_brk_idle_done_int_raw interrupt.
+ */
+#define UART_TX_BRK_IDLE_DONE_INT_CLR    (BIT(13))
+#define UART_TX_BRK_IDLE_DONE_INT_CLR_M  (UART_TX_BRK_IDLE_DONE_INT_CLR_V << UART_TX_BRK_IDLE_DONE_INT_CLR_S)
+#define UART_TX_BRK_IDLE_DONE_INT_CLR_V  0x00000001U
+#define UART_TX_BRK_IDLE_DONE_INT_CLR_S  13
+/** UART_TX_DONE_INT_CLR : WT; bitpos: [14]; default: 0;
+ *  Set this bit to clear the tx_done_int_raw interrupt.
+ */
+#define UART_TX_DONE_INT_CLR    (BIT(14))
+#define UART_TX_DONE_INT_CLR_M  (UART_TX_DONE_INT_CLR_V << UART_TX_DONE_INT_CLR_S)
+#define UART_TX_DONE_INT_CLR_V  0x00000001U
+#define UART_TX_DONE_INT_CLR_S  14
+/** UART_RS485_PARITY_ERR_INT_CLR : WT; bitpos: [15]; default: 0;
+ *  Set this bit to clear the rs485_parity_err_int_raw interrupt.
+ */
+#define UART_RS485_PARITY_ERR_INT_CLR    (BIT(15))
+#define UART_RS485_PARITY_ERR_INT_CLR_M  (UART_RS485_PARITY_ERR_INT_CLR_V << UART_RS485_PARITY_ERR_INT_CLR_S)
+#define UART_RS485_PARITY_ERR_INT_CLR_V  0x00000001U
+#define UART_RS485_PARITY_ERR_INT_CLR_S  15
+/** UART_RS485_FRM_ERR_INT_CLR : WT; bitpos: [16]; default: 0;
+ *  Set this bit to clear the rs485_frm_err_int_raw interrupt.
+ */
+#define UART_RS485_FRM_ERR_INT_CLR    (BIT(16))
+#define UART_RS485_FRM_ERR_INT_CLR_M  (UART_RS485_FRM_ERR_INT_CLR_V << UART_RS485_FRM_ERR_INT_CLR_S)
+#define UART_RS485_FRM_ERR_INT_CLR_V  0x00000001U
+#define UART_RS485_FRM_ERR_INT_CLR_S  16
+/** UART_RS485_CLASH_INT_CLR : WT; bitpos: [17]; default: 0;
+ *  Set this bit to clear the rs485_clash_int_raw interrupt.
+ */
+#define UART_RS485_CLASH_INT_CLR    (BIT(17))
+#define UART_RS485_CLASH_INT_CLR_M  (UART_RS485_CLASH_INT_CLR_V << UART_RS485_CLASH_INT_CLR_S)
+#define UART_RS485_CLASH_INT_CLR_V  0x00000001U
+#define UART_RS485_CLASH_INT_CLR_S  17
+/** UART_AT_CMD_CHAR_DET_INT_CLR : WT; bitpos: [18]; default: 0;
+ *  Set this bit to clear the at_cmd_char_det_int_raw interrupt.
+ */
+#define UART_AT_CMD_CHAR_DET_INT_CLR    (BIT(18))
+#define UART_AT_CMD_CHAR_DET_INT_CLR_M  (UART_AT_CMD_CHAR_DET_INT_CLR_V << UART_AT_CMD_CHAR_DET_INT_CLR_S)
+#define UART_AT_CMD_CHAR_DET_INT_CLR_V  0x00000001U
+#define UART_AT_CMD_CHAR_DET_INT_CLR_S  18
+/** UART_WAKEUP_INT_CLR : WT; bitpos: [19]; default: 0;
+ *  Set this bit to clear the uart_wakeup_int_raw interrupt.
+ */
+#define UART_WAKEUP_INT_CLR    (BIT(19))
+#define UART_WAKEUP_INT_CLR_M  (UART_WAKEUP_INT_CLR_V << UART_WAKEUP_INT_CLR_S)
+#define UART_WAKEUP_INT_CLR_V  0x00000001U
+#define UART_WAKEUP_INT_CLR_S  19
+
+/** UART_CLKDIV_SYNC_REG register
+ *  Clock divider configuration
+ */
+#define UART_CLKDIV_SYNC_REG(i) (REG_UART_BASE(i) + 0x14)
+/** UART_CLKDIV : R/W; bitpos: [11:0]; default: 694;
+ *  The integral part of the frequency divider factor.
+ */
+#define UART_CLKDIV    0x00000FFFU
+#define UART_CLKDIV_M  (UART_CLKDIV_V << UART_CLKDIV_S)
+#define UART_CLKDIV_V  0x00000FFFU
+#define UART_CLKDIV_S  0
+/** UART_CLKDIV_FRAG : R/W; bitpos: [23:20]; default: 0;
+ *  The decimal part of the frequency divider factor.
+ */
+#define UART_CLKDIV_FRAG    0x0000000FU
+#define UART_CLKDIV_FRAG_M  (UART_CLKDIV_FRAG_V << UART_CLKDIV_FRAG_S)
+#define UART_CLKDIV_FRAG_V  0x0000000FU
+#define UART_CLKDIV_FRAG_S  20
+
+/** UART_RX_FILT_REG register
+ *  Rx Filter configuration
+ */
+#define UART_RX_FILT_REG(i) (REG_UART_BASE(i) + 0x18)
+/** UART_GLITCH_FILT : R/W; bitpos: [7:0]; default: 8;
+ *  when input pulse width is lower than this value the pulse is ignored.
+ */
+#define UART_GLITCH_FILT    0x000000FFU
+#define UART_GLITCH_FILT_M  (UART_GLITCH_FILT_V << UART_GLITCH_FILT_S)
+#define UART_GLITCH_FILT_V  0x000000FFU
+#define UART_GLITCH_FILT_S  0
+/** UART_GLITCH_FILT_EN : R/W; bitpos: [8]; default: 0;
+ *  Set this bit to enable Rx signal filter.
+ */
+#define UART_GLITCH_FILT_EN    (BIT(8))
+#define UART_GLITCH_FILT_EN_M  (UART_GLITCH_FILT_EN_V << UART_GLITCH_FILT_EN_S)
+#define UART_GLITCH_FILT_EN_V  0x00000001U
+#define UART_GLITCH_FILT_EN_S  8
+
+/** UART_STATUS_REG register
+ *  UART status register
+ */
+#define UART_STATUS_REG(i) (REG_UART_BASE(i) + 0x1c)
+/** UART_RXFIFO_CNT : RO; bitpos: [7:0]; default: 0;
+ *  Stores the byte number of valid data in Rx-FIFO.
+ */
+#define UART_RXFIFO_CNT    0x000000FFU
+#define UART_RXFIFO_CNT_M  (UART_RXFIFO_CNT_V << UART_RXFIFO_CNT_S)
+#define UART_RXFIFO_CNT_V  0x000000FFU
+#define UART_RXFIFO_CNT_S  0
+/** UART_DSRN : RO; bitpos: [13]; default: 0;
+ *  The register represent the level value of the internal uart dsr signal.
+ */
+#define UART_DSRN    (BIT(13))
+#define UART_DSRN_M  (UART_DSRN_V << UART_DSRN_S)
+#define UART_DSRN_V  0x00000001U
+#define UART_DSRN_S  13
+/** UART_CTSN : RO; bitpos: [14]; default: 1;
+ *  This register represent the level value of the internal uart cts signal.
+ */
+#define UART_CTSN    (BIT(14))
+#define UART_CTSN_M  (UART_CTSN_V << UART_CTSN_S)
+#define UART_CTSN_V  0x00000001U
+#define UART_CTSN_S  14
+/** UART_RXD : RO; bitpos: [15]; default: 1;
+ *  This register represent the  level value of the internal uart rxd signal.
+ */
+#define UART_RXD    (BIT(15))
+#define UART_RXD_M  (UART_RXD_V << UART_RXD_S)
+#define UART_RXD_V  0x00000001U
+#define UART_RXD_S  15
+/** UART_TXFIFO_CNT : RO; bitpos: [23:16]; default: 0;
+ *  Stores the byte number of data in Tx-FIFO.
+ */
+#define UART_TXFIFO_CNT    0x000000FFU
+#define UART_TXFIFO_CNT_M  (UART_TXFIFO_CNT_V << UART_TXFIFO_CNT_S)
+#define UART_TXFIFO_CNT_V  0x000000FFU
+#define UART_TXFIFO_CNT_S  16
+/** UART_DTRN : RO; bitpos: [29]; default: 1;
+ *  This bit represents the level of the internal uart dtr signal.
+ */
+#define UART_DTRN    (BIT(29))
+#define UART_DTRN_M  (UART_DTRN_V << UART_DTRN_S)
+#define UART_DTRN_V  0x00000001U
+#define UART_DTRN_S  29
+/** UART_RTSN : RO; bitpos: [30]; default: 1;
+ *  This bit represents the level of the internal uart rts signal.
+ */
+#define UART_RTSN    (BIT(30))
+#define UART_RTSN_M  (UART_RTSN_V << UART_RTSN_S)
+#define UART_RTSN_V  0x00000001U
+#define UART_RTSN_S  30
+/** UART_TXD : RO; bitpos: [31]; default: 1;
+ *  This bit represents the  level of the internal uart txd signal.
+ */
+#define UART_TXD    (BIT(31))
+#define UART_TXD_M  (UART_TXD_V << UART_TXD_S)
+#define UART_TXD_V  0x00000001U
+#define UART_TXD_S  31
+
+/** UART_CONF0_SYNC_REG register
+ *  a
+ */
+#define UART_CONF0_SYNC_REG(i) (REG_UART_BASE(i) + 0x20)
+/** UART_PARITY : R/W; bitpos: [0]; default: 0;
+ *  This register is used to configure the parity check mode.
+ */
+#define UART_PARITY    (BIT(0))
+#define UART_PARITY_M  (UART_PARITY_V << UART_PARITY_S)
+#define UART_PARITY_V  0x00000001U
+#define UART_PARITY_S  0
+/** UART_PARITY_EN : R/W; bitpos: [1]; default: 0;
+ *  Set this bit to enable uart parity check.
+ */
+#define UART_PARITY_EN    (BIT(1))
+#define UART_PARITY_EN_M  (UART_PARITY_EN_V << UART_PARITY_EN_S)
+#define UART_PARITY_EN_V  0x00000001U
+#define UART_PARITY_EN_S  1
+/** UART_BIT_NUM : R/W; bitpos: [3:2]; default: 3;
+ *  This register is used to set the length of data.
+ */
+#define UART_BIT_NUM    0x00000003U
+#define UART_BIT_NUM_M  (UART_BIT_NUM_V << UART_BIT_NUM_S)
+#define UART_BIT_NUM_V  0x00000003U
+#define UART_BIT_NUM_S  2
+/** UART_STOP_BIT_NUM : R/W; bitpos: [5:4]; default: 1;
+ *  This register is used to set the length of  stop bit.
+ */
+#define UART_STOP_BIT_NUM    0x00000003U
+#define UART_STOP_BIT_NUM_M  (UART_STOP_BIT_NUM_V << UART_STOP_BIT_NUM_S)
+#define UART_STOP_BIT_NUM_V  0x00000003U
+#define UART_STOP_BIT_NUM_S  4
+/** UART_TXD_BRK : R/W; bitpos: [6]; default: 0;
+ *  Set this bit to enbale transmitter to  send NULL when the process of sending data
+ *  is done.
+ */
+#define UART_TXD_BRK    (BIT(6))
+#define UART_TXD_BRK_M  (UART_TXD_BRK_V << UART_TXD_BRK_S)
+#define UART_TXD_BRK_V  0x00000001U
+#define UART_TXD_BRK_S  6
+/** UART_IRDA_DPLX : R/W; bitpos: [7]; default: 0;
+ *  Set this bit to enable IrDA loopback mode.
+ */
+#define UART_IRDA_DPLX    (BIT(7))
+#define UART_IRDA_DPLX_M  (UART_IRDA_DPLX_V << UART_IRDA_DPLX_S)
+#define UART_IRDA_DPLX_V  0x00000001U
+#define UART_IRDA_DPLX_S  7
+/** UART_IRDA_TX_EN : R/W; bitpos: [8]; default: 0;
+ *  This is the start enable bit for IrDA transmitter.
+ */
+#define UART_IRDA_TX_EN    (BIT(8))
+#define UART_IRDA_TX_EN_M  (UART_IRDA_TX_EN_V << UART_IRDA_TX_EN_S)
+#define UART_IRDA_TX_EN_V  0x00000001U
+#define UART_IRDA_TX_EN_S  8
+/** UART_IRDA_WCTL : R/W; bitpos: [9]; default: 0;
+ *  1'h1: The IrDA transmitter's 11th bit is the same as 10th bit. 1'h0: Set IrDA
+ *  transmitter's 11th bit to 0.
+ */
+#define UART_IRDA_WCTL    (BIT(9))
+#define UART_IRDA_WCTL_M  (UART_IRDA_WCTL_V << UART_IRDA_WCTL_S)
+#define UART_IRDA_WCTL_V  0x00000001U
+#define UART_IRDA_WCTL_S  9
+/** UART_IRDA_TX_INV : R/W; bitpos: [10]; default: 0;
+ *  Set this bit to invert the level of  IrDA transmitter.
+ */
+#define UART_IRDA_TX_INV    (BIT(10))
+#define UART_IRDA_TX_INV_M  (UART_IRDA_TX_INV_V << UART_IRDA_TX_INV_S)
+#define UART_IRDA_TX_INV_V  0x00000001U
+#define UART_IRDA_TX_INV_S  10
+/** UART_IRDA_RX_INV : R/W; bitpos: [11]; default: 0;
+ *  Set this bit to invert the level of IrDA receiver.
+ */
+#define UART_IRDA_RX_INV    (BIT(11))
+#define UART_IRDA_RX_INV_M  (UART_IRDA_RX_INV_V << UART_IRDA_RX_INV_S)
+#define UART_IRDA_RX_INV_V  0x00000001U
+#define UART_IRDA_RX_INV_S  11
+/** UART_LOOPBACK : R/W; bitpos: [12]; default: 0;
+ *  Set this bit to enable uart loopback test mode.
+ */
+#define UART_LOOPBACK    (BIT(12))
+#define UART_LOOPBACK_M  (UART_LOOPBACK_V << UART_LOOPBACK_S)
+#define UART_LOOPBACK_V  0x00000001U
+#define UART_LOOPBACK_S  12
+/** UART_TX_FLOW_EN : R/W; bitpos: [13]; default: 0;
+ *  Set this bit to enable flow control function for transmitter.
+ */
+#define UART_TX_FLOW_EN    (BIT(13))
+#define UART_TX_FLOW_EN_M  (UART_TX_FLOW_EN_V << UART_TX_FLOW_EN_S)
+#define UART_TX_FLOW_EN_V  0x00000001U
+#define UART_TX_FLOW_EN_S  13
+/** UART_IRDA_EN : R/W; bitpos: [14]; default: 0;
+ *  Set this bit to enable IrDA protocol.
+ */
+#define UART_IRDA_EN    (BIT(14))
+#define UART_IRDA_EN_M  (UART_IRDA_EN_V << UART_IRDA_EN_S)
+#define UART_IRDA_EN_V  0x00000001U
+#define UART_IRDA_EN_S  14
+/** UART_RXD_INV : R/W; bitpos: [15]; default: 0;
+ *  Set this bit to inverse the level value of uart rxd signal.
+ */
+#define UART_RXD_INV    (BIT(15))
+#define UART_RXD_INV_M  (UART_RXD_INV_V << UART_RXD_INV_S)
+#define UART_RXD_INV_V  0x00000001U
+#define UART_RXD_INV_S  15
+/** UART_TXD_INV : R/W; bitpos: [16]; default: 0;
+ *  Set this bit to inverse the level value of uart txd signal.
+ */
+#define UART_TXD_INV    (BIT(16))
+#define UART_TXD_INV_M  (UART_TXD_INV_V << UART_TXD_INV_S)
+#define UART_TXD_INV_V  0x00000001U
+#define UART_TXD_INV_S  16
+/** UART_DIS_RX_DAT_OVF : R/W; bitpos: [17]; default: 0;
+ *  Disable UART Rx data overflow detect.
+ */
+#define UART_DIS_RX_DAT_OVF    (BIT(17))
+#define UART_DIS_RX_DAT_OVF_M  (UART_DIS_RX_DAT_OVF_V << UART_DIS_RX_DAT_OVF_S)
+#define UART_DIS_RX_DAT_OVF_V  0x00000001U
+#define UART_DIS_RX_DAT_OVF_S  17
+/** UART_ERR_WR_MASK : R/W; bitpos: [18]; default: 0;
+ *  1'h1: Receiver stops storing data into FIFO when data is wrong. 1'h0: Receiver
+ *  stores the data even if the  received data is wrong.
+ */
+#define UART_ERR_WR_MASK    (BIT(18))
+#define UART_ERR_WR_MASK_M  (UART_ERR_WR_MASK_V << UART_ERR_WR_MASK_S)
+#define UART_ERR_WR_MASK_V  0x00000001U
+#define UART_ERR_WR_MASK_S  18
+/** UART_AUTOBAUD_EN : R/W; bitpos: [19]; default: 0;
+ *  This is the enable bit for detecting baudrate.
+ */
+#define UART_AUTOBAUD_EN    (BIT(19))
+#define UART_AUTOBAUD_EN_M  (UART_AUTOBAUD_EN_V << UART_AUTOBAUD_EN_S)
+#define UART_AUTOBAUD_EN_V  0x00000001U
+#define UART_AUTOBAUD_EN_S  19
+/** UART_MEM_CLK_EN : R/W; bitpos: [20]; default: 1;
+ *  UART memory clock gate enable signal.
+ */
+#define UART_MEM_CLK_EN    (BIT(20))
+#define UART_MEM_CLK_EN_M  (UART_MEM_CLK_EN_V << UART_MEM_CLK_EN_S)
+#define UART_MEM_CLK_EN_V  0x00000001U
+#define UART_MEM_CLK_EN_S  20
+/** UART_SW_RTS : R/W; bitpos: [21]; default: 0;
+ *  This register is used to configure the software rts signal which is used in
+ *  software flow control.
+ */
+#define UART_SW_RTS    (BIT(21))
+#define UART_SW_RTS_M  (UART_SW_RTS_V << UART_SW_RTS_S)
+#define UART_SW_RTS_V  0x00000001U
+#define UART_SW_RTS_S  21
+/** UART_RXFIFO_RST : R/W; bitpos: [22]; default: 0;
+ *  Set this bit to reset the uart receive-FIFO.
+ */
+#define UART_RXFIFO_RST    (BIT(22))
+#define UART_RXFIFO_RST_M  (UART_RXFIFO_RST_V << UART_RXFIFO_RST_S)
+#define UART_RXFIFO_RST_V  0x00000001U
+#define UART_RXFIFO_RST_S  22
+/** UART_TXFIFO_RST : R/W; bitpos: [23]; default: 0;
+ *  Set this bit to reset the uart transmit-FIFO.
+ */
+#define UART_TXFIFO_RST    (BIT(23))
+#define UART_TXFIFO_RST_M  (UART_TXFIFO_RST_V << UART_TXFIFO_RST_S)
+#define UART_TXFIFO_RST_V  0x00000001U
+#define UART_TXFIFO_RST_S  23
+
+/** UART_CONF1_REG register
+ *  Configuration register 1
+ */
+#define UART_CONF1_REG(i) (REG_UART_BASE(i) + 0x24)
+/** UART_RXFIFO_FULL_THRHD : R/W; bitpos: [7:0]; default: 96;
+ *  It will produce rxfifo_full_int interrupt when receiver receives more data than
+ *  this register value.
+ */
+#define UART_RXFIFO_FULL_THRHD    0x000000FFU
+#define UART_RXFIFO_FULL_THRHD_M  (UART_RXFIFO_FULL_THRHD_V << UART_RXFIFO_FULL_THRHD_S)
+#define UART_RXFIFO_FULL_THRHD_V  0x000000FFU
+#define UART_RXFIFO_FULL_THRHD_S  0
+/** UART_TXFIFO_EMPTY_THRHD : R/W; bitpos: [15:8]; default: 96;
+ *  It will produce txfifo_empty_int interrupt when the data amount in Tx-FIFO is less
+ *  than this register value.
+ */
+#define UART_TXFIFO_EMPTY_THRHD    0x000000FFU
+#define UART_TXFIFO_EMPTY_THRHD_M  (UART_TXFIFO_EMPTY_THRHD_V << UART_TXFIFO_EMPTY_THRHD_S)
+#define UART_TXFIFO_EMPTY_THRHD_V  0x000000FFU
+#define UART_TXFIFO_EMPTY_THRHD_S  8
+/** UART_CTS_INV : R/W; bitpos: [16]; default: 0;
+ *  Set this bit to inverse the level value of uart cts signal.
+ */
+#define UART_CTS_INV    (BIT(16))
+#define UART_CTS_INV_M  (UART_CTS_INV_V << UART_CTS_INV_S)
+#define UART_CTS_INV_V  0x00000001U
+#define UART_CTS_INV_S  16
+/** UART_DSR_INV : R/W; bitpos: [17]; default: 0;
+ *  Set this bit to inverse the level value of uart dsr signal.
+ */
+#define UART_DSR_INV    (BIT(17))
+#define UART_DSR_INV_M  (UART_DSR_INV_V << UART_DSR_INV_S)
+#define UART_DSR_INV_V  0x00000001U
+#define UART_DSR_INV_S  17
+/** UART_RTS_INV : R/W; bitpos: [18]; default: 0;
+ *  Set this bit to inverse the level value of uart rts signal.
+ */
+#define UART_RTS_INV    (BIT(18))
+#define UART_RTS_INV_M  (UART_RTS_INV_V << UART_RTS_INV_S)
+#define UART_RTS_INV_V  0x00000001U
+#define UART_RTS_INV_S  18
+/** UART_DTR_INV : R/W; bitpos: [19]; default: 0;
+ *  Set this bit to inverse the level value of uart dtr signal.
+ */
+#define UART_DTR_INV    (BIT(19))
+#define UART_DTR_INV_M  (UART_DTR_INV_V << UART_DTR_INV_S)
+#define UART_DTR_INV_V  0x00000001U
+#define UART_DTR_INV_S  19
+/** UART_SW_DTR : R/W; bitpos: [20]; default: 0;
+ *  This register is used to configure the software dtr signal which is used in
+ *  software flow control.
+ */
+#define UART_SW_DTR    (BIT(20))
+#define UART_SW_DTR_M  (UART_SW_DTR_V << UART_SW_DTR_S)
+#define UART_SW_DTR_V  0x00000001U
+#define UART_SW_DTR_S  20
+/** UART_CLK_EN : R/W; bitpos: [21]; default: 0;
+ *  1'h1: Force clock on for register. 1'h0: Support clock only when application writes
+ *  registers.
+ */
+#define UART_CLK_EN    (BIT(21))
+#define UART_CLK_EN_M  (UART_CLK_EN_V << UART_CLK_EN_S)
+#define UART_CLK_EN_V  0x00000001U
+#define UART_CLK_EN_S  21
+
+/** UART_HWFC_CONF_SYNC_REG register
+ *  Hardware flow-control configuration
+ */
+#define UART_HWFC_CONF_SYNC_REG(i) (REG_UART_BASE(i) + 0x2c)
+/** UART_RX_FLOW_THRHD : R/W; bitpos: [7:0]; default: 0;
+ *  This register is used to configure the maximum amount of data that can be received
+ *  when hardware flow control works.
+ */
+#define UART_RX_FLOW_THRHD    0x000000FFU
+#define UART_RX_FLOW_THRHD_M  (UART_RX_FLOW_THRHD_V << UART_RX_FLOW_THRHD_S)
+#define UART_RX_FLOW_THRHD_V  0x000000FFU
+#define UART_RX_FLOW_THRHD_S  0
+/** UART_RX_FLOW_EN : R/W; bitpos: [8]; default: 0;
+ *  This is the flow enable bit for UART receiver.
+ */
+#define UART_RX_FLOW_EN    (BIT(8))
+#define UART_RX_FLOW_EN_M  (UART_RX_FLOW_EN_V << UART_RX_FLOW_EN_S)
+#define UART_RX_FLOW_EN_V  0x00000001U
+#define UART_RX_FLOW_EN_S  8
+
+/** UART_SLEEP_CONF0_REG register
+ *  UART sleep configure register 0
+ */
+#define UART_SLEEP_CONF0_REG(i) (REG_UART_BASE(i) + 0x30)
+/** UART_WK_CHAR1 : R/W; bitpos: [7:0]; default: 0;
+ *  This register restores the specified wake up char1 to wake up
+ */
+#define UART_WK_CHAR1    0x000000FFU
+#define UART_WK_CHAR1_M  (UART_WK_CHAR1_V << UART_WK_CHAR1_S)
+#define UART_WK_CHAR1_V  0x000000FFU
+#define UART_WK_CHAR1_S  0
+/** UART_WK_CHAR2 : R/W; bitpos: [15:8]; default: 0;
+ *  This register restores the specified wake up char2 to wake up
+ */
+#define UART_WK_CHAR2    0x000000FFU
+#define UART_WK_CHAR2_M  (UART_WK_CHAR2_V << UART_WK_CHAR2_S)
+#define UART_WK_CHAR2_V  0x000000FFU
+#define UART_WK_CHAR2_S  8
+/** UART_WK_CHAR3 : R/W; bitpos: [23:16]; default: 0;
+ *  This register restores the specified wake up char3 to wake up
+ */
+#define UART_WK_CHAR3    0x000000FFU
+#define UART_WK_CHAR3_M  (UART_WK_CHAR3_V << UART_WK_CHAR3_S)
+#define UART_WK_CHAR3_V  0x000000FFU
+#define UART_WK_CHAR3_S  16
+/** UART_WK_CHAR4 : R/W; bitpos: [31:24]; default: 0;
+ *  This register restores the specified wake up char4 to wake up
+ */
+#define UART_WK_CHAR4    0x000000FFU
+#define UART_WK_CHAR4_M  (UART_WK_CHAR4_V << UART_WK_CHAR4_S)
+#define UART_WK_CHAR4_V  0x000000FFU
+#define UART_WK_CHAR4_S  24
+
+/** UART_SLEEP_CONF1_REG register
+ *  UART sleep configure register 1
+ */
+#define UART_SLEEP_CONF1_REG(i) (REG_UART_BASE(i) + 0x34)
+/** UART_WK_CHAR0 : R/W; bitpos: [7:0]; default: 0;
+ *  This register restores the specified char0 to wake up
+ */
+#define UART_WK_CHAR0    0x000000FFU
+#define UART_WK_CHAR0_M  (UART_WK_CHAR0_V << UART_WK_CHAR0_S)
+#define UART_WK_CHAR0_V  0x000000FFU
+#define UART_WK_CHAR0_S  0
+
+/** UART_SLEEP_CONF2_REG register
+ *  UART sleep configure register 2
+ */
+#define UART_SLEEP_CONF2_REG(i) (REG_UART_BASE(i) + 0x38)
+/** UART_ACTIVE_THRESHOLD : R/W; bitpos: [9:0]; default: 240;
+ *  The uart is activated from light sleeping mode when the input rxd edge changes more
+ *  times than this register value.
+ */
+#define UART_ACTIVE_THRESHOLD    0x000003FFU
+#define UART_ACTIVE_THRESHOLD_M  (UART_ACTIVE_THRESHOLD_V << UART_ACTIVE_THRESHOLD_S)
+#define UART_ACTIVE_THRESHOLD_V  0x000003FFU
+#define UART_ACTIVE_THRESHOLD_S  0
+/** UART_RX_WAKE_UP_THRHD : R/W; bitpos: [17:10]; default: 1;
+ *  In wake up mode 1 this field is used to set the received data number threshold to
+ *  wake up chip.
+ */
+#define UART_RX_WAKE_UP_THRHD    0x000000FFU
+#define UART_RX_WAKE_UP_THRHD_M  (UART_RX_WAKE_UP_THRHD_V << UART_RX_WAKE_UP_THRHD_S)
+#define UART_RX_WAKE_UP_THRHD_V  0x000000FFU
+#define UART_RX_WAKE_UP_THRHD_S  10
+/** UART_WK_CHAR_NUM : R/W; bitpos: [20:18]; default: 5;
+ *  This register is used to select number of wake up char.
+ */
+#define UART_WK_CHAR_NUM    0x00000007U
+#define UART_WK_CHAR_NUM_M  (UART_WK_CHAR_NUM_V << UART_WK_CHAR_NUM_S)
+#define UART_WK_CHAR_NUM_V  0x00000007U
+#define UART_WK_CHAR_NUM_S  18
+/** UART_WK_CHAR_MASK : R/W; bitpos: [25:21]; default: 0;
+ *  This register is used to mask  wake up char.
+ */
+#define UART_WK_CHAR_MASK    0x0000001FU
+#define UART_WK_CHAR_MASK_M  (UART_WK_CHAR_MASK_V << UART_WK_CHAR_MASK_S)
+#define UART_WK_CHAR_MASK_V  0x0000001FU
+#define UART_WK_CHAR_MASK_S  21
+/** UART_WK_MODE_SEL : R/W; bitpos: [27:26]; default: 0;
+ *  This register is used to select wake up mode. 0: RXD toggling to wake up. 1:
+ *  received data number larger than
+ */
+#define UART_WK_MODE_SEL    0x00000003U
+#define UART_WK_MODE_SEL_M  (UART_WK_MODE_SEL_V << UART_WK_MODE_SEL_S)
+#define UART_WK_MODE_SEL_V  0x00000003U
+#define UART_WK_MODE_SEL_S  26
+
+/** UART_SWFC_CONF0_SYNC_REG register
+ *  Software flow-control character configuration
+ */
+#define UART_SWFC_CONF0_SYNC_REG(i) (REG_UART_BASE(i) + 0x3c)
+/** UART_XON_CHAR : R/W; bitpos: [7:0]; default: 17;
+ *  This register stores the Xon flow control char.
+ */
+#define UART_XON_CHAR    0x000000FFU
+#define UART_XON_CHAR_M  (UART_XON_CHAR_V << UART_XON_CHAR_S)
+#define UART_XON_CHAR_V  0x000000FFU
+#define UART_XON_CHAR_S  0
+/** UART_XOFF_CHAR : R/W; bitpos: [15:8]; default: 19;
+ *  This register stores the Xoff flow control char.
+ */
+#define UART_XOFF_CHAR    0x000000FFU
+#define UART_XOFF_CHAR_M  (UART_XOFF_CHAR_V << UART_XOFF_CHAR_S)
+#define UART_XOFF_CHAR_V  0x000000FFU
+#define UART_XOFF_CHAR_S  8
+/** UART_XON_XOFF_STILL_SEND : R/W; bitpos: [16]; default: 0;
+ *  In software flow control mode, UART Tx is disabled once UART Rx receives XOFF. In
+ *  this status, UART Tx can not transmit XOFF even the received data number is larger
+ *  than UART_XOFF_THRESHOLD. Set this bit to enable UART Tx can transmit XON/XOFF when
+ *  UART Tx is disabled.
+ */
+#define UART_XON_XOFF_STILL_SEND    (BIT(16))
+#define UART_XON_XOFF_STILL_SEND_M  (UART_XON_XOFF_STILL_SEND_V << UART_XON_XOFF_STILL_SEND_S)
+#define UART_XON_XOFF_STILL_SEND_V  0x00000001U
+#define UART_XON_XOFF_STILL_SEND_S  16
+/** UART_SW_FLOW_CON_EN : R/W; bitpos: [17]; default: 0;
+ *  Set this bit to enable software flow control. It is used with register sw_xon or
+ *  sw_xoff.
+ */
+#define UART_SW_FLOW_CON_EN    (BIT(17))
+#define UART_SW_FLOW_CON_EN_M  (UART_SW_FLOW_CON_EN_V << UART_SW_FLOW_CON_EN_S)
+#define UART_SW_FLOW_CON_EN_V  0x00000001U
+#define UART_SW_FLOW_CON_EN_S  17
+/** UART_XONOFF_DEL : R/W; bitpos: [18]; default: 0;
+ *  Set this bit to remove flow control char from the received data.
+ */
+#define UART_XONOFF_DEL    (BIT(18))
+#define UART_XONOFF_DEL_M  (UART_XONOFF_DEL_V << UART_XONOFF_DEL_S)
+#define UART_XONOFF_DEL_V  0x00000001U
+#define UART_XONOFF_DEL_S  18
+/** UART_FORCE_XON : R/W; bitpos: [19]; default: 0;
+ *  Set this bit to enable the transmitter to go on sending data.
+ */
+#define UART_FORCE_XON    (BIT(19))
+#define UART_FORCE_XON_M  (UART_FORCE_XON_V << UART_FORCE_XON_S)
+#define UART_FORCE_XON_V  0x00000001U
+#define UART_FORCE_XON_S  19
+/** UART_FORCE_XOFF : R/W; bitpos: [20]; default: 0;
+ *  Set this bit to stop the  transmitter from sending data.
+ */
+#define UART_FORCE_XOFF    (BIT(20))
+#define UART_FORCE_XOFF_M  (UART_FORCE_XOFF_V << UART_FORCE_XOFF_S)
+#define UART_FORCE_XOFF_V  0x00000001U
+#define UART_FORCE_XOFF_S  20
+/** UART_SEND_XON : R/W/SS/SC; bitpos: [21]; default: 0;
+ *  Set this bit to send Xon char. It is cleared by hardware automatically.
+ */
+#define UART_SEND_XON    (BIT(21))
+#define UART_SEND_XON_M  (UART_SEND_XON_V << UART_SEND_XON_S)
+#define UART_SEND_XON_V  0x00000001U
+#define UART_SEND_XON_S  21
+/** UART_SEND_XOFF : R/W/SS/SC; bitpos: [22]; default: 0;
+ *  Set this bit to send Xoff char. It is cleared by hardware automatically.
+ */
+#define UART_SEND_XOFF    (BIT(22))
+#define UART_SEND_XOFF_M  (UART_SEND_XOFF_V << UART_SEND_XOFF_S)
+#define UART_SEND_XOFF_V  0x00000001U
+#define UART_SEND_XOFF_S  22
+
+/** UART_SWFC_CONF1_REG register
+ *  Software flow-control character configuration
+ */
+#define UART_SWFC_CONF1_REG(i) (REG_UART_BASE(i) + 0x40)
+/** UART_XON_THRESHOLD : R/W; bitpos: [7:0]; default: 0;
+ *  When the data amount in Rx-FIFO is less than this register value with
+ *  uart_sw_flow_con_en set to 1  it will send a Xon char.
+ */
+#define UART_XON_THRESHOLD    0x000000FFU
+#define UART_XON_THRESHOLD_M  (UART_XON_THRESHOLD_V << UART_XON_THRESHOLD_S)
+#define UART_XON_THRESHOLD_V  0x000000FFU
+#define UART_XON_THRESHOLD_S  0
+/** UART_XOFF_THRESHOLD : R/W; bitpos: [15:8]; default: 224;
+ *  When the data amount in Rx-FIFO is more than this register value with
+ *  uart_sw_flow_con_en set to 1  it will send a Xoff char.
+ */
+#define UART_XOFF_THRESHOLD    0x000000FFU
+#define UART_XOFF_THRESHOLD_M  (UART_XOFF_THRESHOLD_V << UART_XOFF_THRESHOLD_S)
+#define UART_XOFF_THRESHOLD_V  0x000000FFU
+#define UART_XOFF_THRESHOLD_S  8
+
+/** UART_TXBRK_CONF_SYNC_REG register
+ *  Tx Break character configuration
+ */
+#define UART_TXBRK_CONF_SYNC_REG(i) (REG_UART_BASE(i) + 0x44)
+/** UART_TX_BRK_NUM : R/W; bitpos: [7:0]; default: 10;
+ *  This register is used to configure the number of 0 to be sent after the process of
+ *  sending data is done. It is active when txd_brk is set to 1.
+ */
+#define UART_TX_BRK_NUM    0x000000FFU
+#define UART_TX_BRK_NUM_M  (UART_TX_BRK_NUM_V << UART_TX_BRK_NUM_S)
+#define UART_TX_BRK_NUM_V  0x000000FFU
+#define UART_TX_BRK_NUM_S  0
+
+/** UART_IDLE_CONF_SYNC_REG register
+ *  Frame-end idle configuration
+ */
+#define UART_IDLE_CONF_SYNC_REG(i) (REG_UART_BASE(i) + 0x48)
+/** UART_RX_IDLE_THRHD : R/W; bitpos: [9:0]; default: 256;
+ *  It will produce frame end signal when receiver takes more time to receive one byte
+ *  data than this register value.
+ */
+#define UART_RX_IDLE_THRHD    0x000003FFU
+#define UART_RX_IDLE_THRHD_M  (UART_RX_IDLE_THRHD_V << UART_RX_IDLE_THRHD_S)
+#define UART_RX_IDLE_THRHD_V  0x000003FFU
+#define UART_RX_IDLE_THRHD_S  0
+/** UART_TX_IDLE_NUM : R/W; bitpos: [19:10]; default: 256;
+ *  This register is used to configure the duration time between transfers.
+ */
+#define UART_TX_IDLE_NUM    0x000003FFU
+#define UART_TX_IDLE_NUM_M  (UART_TX_IDLE_NUM_V << UART_TX_IDLE_NUM_S)
+#define UART_TX_IDLE_NUM_V  0x000003FFU
+#define UART_TX_IDLE_NUM_S  10
+
+/** UART_RS485_CONF_SYNC_REG register
+ *  RS485 mode configuration
+ */
+#define UART_RS485_CONF_SYNC_REG(i) (REG_UART_BASE(i) + 0x4c)
+/** UART_RS485_EN : R/W; bitpos: [0]; default: 0;
+ *  Set this bit to choose the rs485 mode.
+ */
+#define UART_RS485_EN    (BIT(0))
+#define UART_RS485_EN_M  (UART_RS485_EN_V << UART_RS485_EN_S)
+#define UART_RS485_EN_V  0x00000001U
+#define UART_RS485_EN_S  0
+/** UART_DL0_EN : R/W; bitpos: [1]; default: 0;
+ *  Set this bit to delay the stop bit by 1 bit.
+ */
+#define UART_DL0_EN    (BIT(1))
+#define UART_DL0_EN_M  (UART_DL0_EN_V << UART_DL0_EN_S)
+#define UART_DL0_EN_V  0x00000001U
+#define UART_DL0_EN_S  1
+/** UART_DL1_EN : R/W; bitpos: [2]; default: 0;
+ *  Set this bit to delay the stop bit by 1 bit.
+ */
+#define UART_DL1_EN    (BIT(2))
+#define UART_DL1_EN_M  (UART_DL1_EN_V << UART_DL1_EN_S)
+#define UART_DL1_EN_V  0x00000001U
+#define UART_DL1_EN_S  2
+/** UART_RS485TX_RX_EN : R/W; bitpos: [3]; default: 0;
+ *  Set this bit to enable receiver could receive data when the transmitter is
+ *  transmitting data in rs485 mode.
+ */
+#define UART_RS485TX_RX_EN    (BIT(3))
+#define UART_RS485TX_RX_EN_M  (UART_RS485TX_RX_EN_V << UART_RS485TX_RX_EN_S)
+#define UART_RS485TX_RX_EN_V  0x00000001U
+#define UART_RS485TX_RX_EN_S  3
+/** UART_RS485RXBY_TX_EN : R/W; bitpos: [4]; default: 0;
+ *  1'h1: enable rs485 transmitter to send data when rs485 receiver line is busy.
+ */
+#define UART_RS485RXBY_TX_EN    (BIT(4))
+#define UART_RS485RXBY_TX_EN_M  (UART_RS485RXBY_TX_EN_V << UART_RS485RXBY_TX_EN_S)
+#define UART_RS485RXBY_TX_EN_V  0x00000001U
+#define UART_RS485RXBY_TX_EN_S  4
+/** UART_RS485_RX_DLY_NUM : R/W; bitpos: [5]; default: 0;
+ *  This register is used to delay the receiver's internal data signal.
+ */
+#define UART_RS485_RX_DLY_NUM    (BIT(5))
+#define UART_RS485_RX_DLY_NUM_M  (UART_RS485_RX_DLY_NUM_V << UART_RS485_RX_DLY_NUM_S)
+#define UART_RS485_RX_DLY_NUM_V  0x00000001U
+#define UART_RS485_RX_DLY_NUM_S  5
+/** UART_RS485_TX_DLY_NUM : R/W; bitpos: [9:6]; default: 0;
+ *  This register is used to delay the transmitter's internal data signal.
+ */
+#define UART_RS485_TX_DLY_NUM    0x0000000FU
+#define UART_RS485_TX_DLY_NUM_M  (UART_RS485_TX_DLY_NUM_V << UART_RS485_TX_DLY_NUM_S)
+#define UART_RS485_TX_DLY_NUM_V  0x0000000FU
+#define UART_RS485_TX_DLY_NUM_S  6
+
+/** UART_AT_CMD_PRECNT_SYNC_REG register
+ *  Pre-sequence timing configuration
+ */
+#define UART_AT_CMD_PRECNT_SYNC_REG(i) (REG_UART_BASE(i) + 0x50)
+/** UART_PRE_IDLE_NUM : R/W; bitpos: [15:0]; default: 2305;
+ *  This register is used to configure the idle duration time before the first at_cmd
+ *  is received by receiver.
+ */
+#define UART_PRE_IDLE_NUM    0x0000FFFFU
+#define UART_PRE_IDLE_NUM_M  (UART_PRE_IDLE_NUM_V << UART_PRE_IDLE_NUM_S)
+#define UART_PRE_IDLE_NUM_V  0x0000FFFFU
+#define UART_PRE_IDLE_NUM_S  0
+
+/** UART_AT_CMD_POSTCNT_SYNC_REG register
+ *  Post-sequence timing configuration
+ */
+#define UART_AT_CMD_POSTCNT_SYNC_REG(i) (REG_UART_BASE(i) + 0x54)
+/** UART_POST_IDLE_NUM : R/W; bitpos: [15:0]; default: 2305;
+ *  This register is used to configure the duration time between the last at_cmd and
+ *  the next data.
+ */
+#define UART_POST_IDLE_NUM    0x0000FFFFU
+#define UART_POST_IDLE_NUM_M  (UART_POST_IDLE_NUM_V << UART_POST_IDLE_NUM_S)
+#define UART_POST_IDLE_NUM_V  0x0000FFFFU
+#define UART_POST_IDLE_NUM_S  0
+
+/** UART_AT_CMD_GAPTOUT_SYNC_REG register
+ *  Timeout configuration
+ */
+#define UART_AT_CMD_GAPTOUT_SYNC_REG(i) (REG_UART_BASE(i) + 0x58)
+/** UART_RX_GAP_TOUT : R/W; bitpos: [15:0]; default: 11;
+ *  This register is used to configure the duration time between the at_cmd chars.
+ */
+#define UART_RX_GAP_TOUT    0x0000FFFFU
+#define UART_RX_GAP_TOUT_M  (UART_RX_GAP_TOUT_V << UART_RX_GAP_TOUT_S)
+#define UART_RX_GAP_TOUT_V  0x0000FFFFU
+#define UART_RX_GAP_TOUT_S  0
+
+/** UART_AT_CMD_CHAR_SYNC_REG register
+ *  AT escape sequence detection configuration
+ */
+#define UART_AT_CMD_CHAR_SYNC_REG(i) (REG_UART_BASE(i) + 0x5c)
+/** UART_AT_CMD_CHAR : R/W; bitpos: [7:0]; default: 43;
+ *  This register is used to configure the content of at_cmd char.
+ */
+#define UART_AT_CMD_CHAR    0x000000FFU
+#define UART_AT_CMD_CHAR_M  (UART_AT_CMD_CHAR_V << UART_AT_CMD_CHAR_S)
+#define UART_AT_CMD_CHAR_V  0x000000FFU
+#define UART_AT_CMD_CHAR_S  0
+/** UART_CHAR_NUM : R/W; bitpos: [15:8]; default: 3;
+ *  This register is used to configure the num of continuous at_cmd chars received by
+ *  receiver.
+ */
+#define UART_CHAR_NUM    0x000000FFU
+#define UART_CHAR_NUM_M  (UART_CHAR_NUM_V << UART_CHAR_NUM_S)
+#define UART_CHAR_NUM_V  0x000000FFU
+#define UART_CHAR_NUM_S  8
+
+/** UART_MEM_CONF_REG register
+ *  UART memory power configuration
+ */
+#define UART_MEM_CONF_REG(i) (REG_UART_BASE(i) + 0x60)
+/** UART_MEM_FORCE_PD : R/W; bitpos: [25]; default: 0;
+ *  Set this bit to force power down UART memory.
+ */
+#define UART_MEM_FORCE_PD    (BIT(25))
+#define UART_MEM_FORCE_PD_M  (UART_MEM_FORCE_PD_V << UART_MEM_FORCE_PD_S)
+#define UART_MEM_FORCE_PD_V  0x00000001U
+#define UART_MEM_FORCE_PD_S  25
+/** UART_MEM_FORCE_PU : R/W; bitpos: [26]; default: 0;
+ *  Set this bit to force power up UART memory.
+ */
+#define UART_MEM_FORCE_PU    (BIT(26))
+#define UART_MEM_FORCE_PU_M  (UART_MEM_FORCE_PU_V << UART_MEM_FORCE_PU_S)
+#define UART_MEM_FORCE_PU_V  0x00000001U
+#define UART_MEM_FORCE_PU_S  26
+
+/** UART_TOUT_CONF_SYNC_REG register
+ *  UART threshold and allocation configuration
+ */
+#define UART_TOUT_CONF_SYNC_REG(i) (REG_UART_BASE(i) + 0x64)
+/** UART_RX_TOUT_EN : R/W; bitpos: [0]; default: 0;
+ *  This is the enble bit for uart receiver's timeout function.
+ */
+#define UART_RX_TOUT_EN    (BIT(0))
+#define UART_RX_TOUT_EN_M  (UART_RX_TOUT_EN_V << UART_RX_TOUT_EN_S)
+#define UART_RX_TOUT_EN_V  0x00000001U
+#define UART_RX_TOUT_EN_S  0
+/** UART_RX_TOUT_FLOW_DIS : R/W; bitpos: [1]; default: 0;
+ *  Set this bit to stop accumulating idle_cnt when hardware flow control works.
+ */
+#define UART_RX_TOUT_FLOW_DIS    (BIT(1))
+#define UART_RX_TOUT_FLOW_DIS_M  (UART_RX_TOUT_FLOW_DIS_V << UART_RX_TOUT_FLOW_DIS_S)
+#define UART_RX_TOUT_FLOW_DIS_V  0x00000001U
+#define UART_RX_TOUT_FLOW_DIS_S  1
+/** UART_RX_TOUT_THRHD : R/W; bitpos: [11:2]; default: 10;
+ *  This register is used to configure the threshold time that receiver takes to
+ *  receive one byte. The rxfifo_tout_int interrupt will be trigger when the receiver
+ *  takes more time to receive one byte with rx_tout_en set to 1.
+ */
+#define UART_RX_TOUT_THRHD    0x000003FFU
+#define UART_RX_TOUT_THRHD_M  (UART_RX_TOUT_THRHD_V << UART_RX_TOUT_THRHD_S)
+#define UART_RX_TOUT_THRHD_V  0x000003FFU
+#define UART_RX_TOUT_THRHD_S  2
+
+/** UART_MEM_TX_STATUS_REG register
+ *  Tx-SRAM write and read offset address.
+ */
+#define UART_MEM_TX_STATUS_REG(i) (REG_UART_BASE(i) + 0x68)
+/** UART_TX_SRAM_WADDR : RO; bitpos: [7:0]; default: 0;
+ *  This register stores the offset write address in Tx-SRAM.
+ */
+#define UART_TX_SRAM_WADDR    0x000000FFU
+#define UART_TX_SRAM_WADDR_M  (UART_TX_SRAM_WADDR_V << UART_TX_SRAM_WADDR_S)
+#define UART_TX_SRAM_WADDR_V  0x000000FFU
+#define UART_TX_SRAM_WADDR_S  0
+/** UART_TX_SRAM_RADDR : RO; bitpos: [16:9]; default: 0;
+ *  This register stores the offset read address in Tx-SRAM.
+ */
+#define UART_TX_SRAM_RADDR    0x000000FFU
+#define UART_TX_SRAM_RADDR_M  (UART_TX_SRAM_RADDR_V << UART_TX_SRAM_RADDR_S)
+#define UART_TX_SRAM_RADDR_V  0x000000FFU
+#define UART_TX_SRAM_RADDR_S  9
+
+/** UART_MEM_RX_STATUS_REG register
+ *  Rx-SRAM write and read offset address.
+ */
+#define UART_MEM_RX_STATUS_REG(i) (REG_UART_BASE(i) + 0x6c)
+/** UART_RX_SRAM_RADDR : RO; bitpos: [7:0]; default: 128;
+ *  This register stores the offset read address in RX-SRAM.
+ */
+#define UART_RX_SRAM_RADDR    0x000000FFU
+#define UART_RX_SRAM_RADDR_M  (UART_RX_SRAM_RADDR_V << UART_RX_SRAM_RADDR_S)
+#define UART_RX_SRAM_RADDR_V  0x000000FFU
+#define UART_RX_SRAM_RADDR_S  0
+/** UART_RX_SRAM_WADDR : RO; bitpos: [16:9]; default: 128;
+ *  This register stores the offset write address in Rx-SRAM.
+ */
+#define UART_RX_SRAM_WADDR    0x000000FFU
+#define UART_RX_SRAM_WADDR_M  (UART_RX_SRAM_WADDR_V << UART_RX_SRAM_WADDR_S)
+#define UART_RX_SRAM_WADDR_V  0x000000FFU
+#define UART_RX_SRAM_WADDR_S  9
+
+/** UART_FSM_STATUS_REG register
+ *  UART transmit and receive status.
+ */
+#define UART_FSM_STATUS_REG(i) (REG_UART_BASE(i) + 0x70)
+/** UART_ST_URX_OUT : RO; bitpos: [3:0]; default: 0;
+ *  This is the status register of receiver.
+ */
+#define UART_ST_URX_OUT    0x0000000FU
+#define UART_ST_URX_OUT_M  (UART_ST_URX_OUT_V << UART_ST_URX_OUT_S)
+#define UART_ST_URX_OUT_V  0x0000000FU
+#define UART_ST_URX_OUT_S  0
+/** UART_ST_UTX_OUT : RO; bitpos: [7:4]; default: 0;
+ *  This is the status register of transmitter.
+ */
+#define UART_ST_UTX_OUT    0x0000000FU
+#define UART_ST_UTX_OUT_M  (UART_ST_UTX_OUT_V << UART_ST_UTX_OUT_S)
+#define UART_ST_UTX_OUT_V  0x0000000FU
+#define UART_ST_UTX_OUT_S  4
+
+/** UART_POSPULSE_REG register
+ *  Autobaud high pulse register
+ */
+#define UART_POSPULSE_REG(i) (REG_UART_BASE(i) + 0x74)
+/** UART_POSEDGE_MIN_CNT : RO; bitpos: [11:0]; default: 4095;
+ *  This register stores the minimal input clock count between two positive edges. It
+ *  is used in boudrate-detect process.
+ */
+#define UART_POSEDGE_MIN_CNT    0x00000FFFU
+#define UART_POSEDGE_MIN_CNT_M  (UART_POSEDGE_MIN_CNT_V << UART_POSEDGE_MIN_CNT_S)
+#define UART_POSEDGE_MIN_CNT_V  0x00000FFFU
+#define UART_POSEDGE_MIN_CNT_S  0
+
+/** UART_NEGPULSE_REG register
+ *  Autobaud low pulse register
+ */
+#define UART_NEGPULSE_REG(i) (REG_UART_BASE(i) + 0x78)
+/** UART_NEGEDGE_MIN_CNT : RO; bitpos: [11:0]; default: 4095;
+ *  This register stores the minimal input clock count between two negative edges. It
+ *  is used in boudrate-detect process.
+ */
+#define UART_NEGEDGE_MIN_CNT    0x00000FFFU
+#define UART_NEGEDGE_MIN_CNT_M  (UART_NEGEDGE_MIN_CNT_V << UART_NEGEDGE_MIN_CNT_S)
+#define UART_NEGEDGE_MIN_CNT_V  0x00000FFFU
+#define UART_NEGEDGE_MIN_CNT_S  0
+
+/** UART_LOWPULSE_REG register
+ *  Autobaud minimum low pulse duration register
+ */
+#define UART_LOWPULSE_REG(i) (REG_UART_BASE(i) + 0x7c)
+/** UART_LOWPULSE_MIN_CNT : RO; bitpos: [11:0]; default: 4095;
+ *  This register stores the value of the minimum duration time of the low level pulse.
+ *  It is used in baud rate-detect process.
+ */
+#define UART_LOWPULSE_MIN_CNT    0x00000FFFU
+#define UART_LOWPULSE_MIN_CNT_M  (UART_LOWPULSE_MIN_CNT_V << UART_LOWPULSE_MIN_CNT_S)
+#define UART_LOWPULSE_MIN_CNT_V  0x00000FFFU
+#define UART_LOWPULSE_MIN_CNT_S  0
+
+/** UART_HIGHPULSE_REG register
+ *  Autobaud minimum high pulse duration register
+ */
+#define UART_HIGHPULSE_REG(i) (REG_UART_BASE(i) + 0x80)
+/** UART_HIGHPULSE_MIN_CNT : RO; bitpos: [11:0]; default: 4095;
+ *  This register stores  the value of the maxinum duration time for the high level
+ *  pulse. It is used in baud rate-detect process.
+ */
+#define UART_HIGHPULSE_MIN_CNT    0x00000FFFU
+#define UART_HIGHPULSE_MIN_CNT_M  (UART_HIGHPULSE_MIN_CNT_V << UART_HIGHPULSE_MIN_CNT_S)
+#define UART_HIGHPULSE_MIN_CNT_V  0x00000FFFU
+#define UART_HIGHPULSE_MIN_CNT_S  0
+
+/** UART_RXD_CNT_REG register
+ *  Autobaud edge change count register
+ */
+#define UART_RXD_CNT_REG(i) (REG_UART_BASE(i) + 0x84)
+/** UART_RXD_EDGE_CNT : RO; bitpos: [9:0]; default: 0;
+ *  This register stores the count of rxd edge change. It is used in baud rate-detect
+ *  process.
+ */
+#define UART_RXD_EDGE_CNT    0x000003FFU
+#define UART_RXD_EDGE_CNT_M  (UART_RXD_EDGE_CNT_V << UART_RXD_EDGE_CNT_S)
+#define UART_RXD_EDGE_CNT_V  0x000003FFU
+#define UART_RXD_EDGE_CNT_S  0
+
+/** UART_CLK_CONF_REG register
+ *  UART core clock configuration
+ */
+#define UART_CLK_CONF_REG(i) (REG_UART_BASE(i) + 0x88)
+/** UART_SCLK_DIV_B : R/W; bitpos: [5:0]; default: 0;
+ *  The  denominator of the frequency divider factor.
+ */
+#define UART_SCLK_DIV_B    0x0000003FU
+#define UART_SCLK_DIV_B_M  (UART_SCLK_DIV_B_V << UART_SCLK_DIV_B_S)
+#define UART_SCLK_DIV_B_V  0x0000003FU
+#define UART_SCLK_DIV_B_S  0
+/** UART_SCLK_DIV_A : R/W; bitpos: [11:6]; default: 0;
+ *  The numerator of the frequency divider factor.
+ */
+#define UART_SCLK_DIV_A    0x0000003FU
+#define UART_SCLK_DIV_A_M  (UART_SCLK_DIV_A_V << UART_SCLK_DIV_A_S)
+#define UART_SCLK_DIV_A_V  0x0000003FU
+#define UART_SCLK_DIV_A_S  6
+/** UART_SCLK_DIV_NUM : R/W; bitpos: [19:12]; default: 1;
+ *  The integral part of the frequency divider factor.
+ */
+#define UART_SCLK_DIV_NUM    0x000000FFU
+#define UART_SCLK_DIV_NUM_M  (UART_SCLK_DIV_NUM_V << UART_SCLK_DIV_NUM_S)
+#define UART_SCLK_DIV_NUM_V  0x000000FFU
+#define UART_SCLK_DIV_NUM_S  12
+/** UART_SCLK_SEL : R/W; bitpos: [21:20]; default: 3;
+ *  UART clock source select. 1: 80Mhz.  2: 8Mhz.  3: XTAL.
+ */
+#define UART_SCLK_SEL    0x00000003U
+#define UART_SCLK_SEL_M  (UART_SCLK_SEL_V << UART_SCLK_SEL_S)
+#define UART_SCLK_SEL_V  0x00000003U
+#define UART_SCLK_SEL_S  20
+/** UART_SCLK_EN : R/W; bitpos: [22]; default: 1;
+ *  Set this bit to enable UART Tx/Rx clock.
+ */
+#define UART_SCLK_EN    (BIT(22))
+#define UART_SCLK_EN_M  (UART_SCLK_EN_V << UART_SCLK_EN_S)
+#define UART_SCLK_EN_V  0x00000001U
+#define UART_SCLK_EN_S  22
+/** UART_RST_CORE : R/W; bitpos: [23]; default: 0;
+ *  Write 1 then write 0 to this bit to reset UART Tx/Rx.
+ */
+#define UART_RST_CORE    (BIT(23))
+#define UART_RST_CORE_M  (UART_RST_CORE_V << UART_RST_CORE_S)
+#define UART_RST_CORE_V  0x00000001U
+#define UART_RST_CORE_S  23
+/** UART_TX_SCLK_EN : R/W; bitpos: [24]; default: 1;
+ *  Set this bit to enable UART Tx clock.
+ */
+#define UART_TX_SCLK_EN    (BIT(24))
+#define UART_TX_SCLK_EN_M  (UART_TX_SCLK_EN_V << UART_TX_SCLK_EN_S)
+#define UART_TX_SCLK_EN_V  0x00000001U
+#define UART_TX_SCLK_EN_S  24
+/** UART_RX_SCLK_EN : R/W; bitpos: [25]; default: 1;
+ *  Set this bit to enable UART Rx clock.
+ */
+#define UART_RX_SCLK_EN    (BIT(25))
+#define UART_RX_SCLK_EN_M  (UART_RX_SCLK_EN_V << UART_RX_SCLK_EN_S)
+#define UART_RX_SCLK_EN_V  0x00000001U
+#define UART_RX_SCLK_EN_S  25
+/** UART_TX_RST_CORE : R/W; bitpos: [26]; default: 0;
+ *  Write 1 then write 0 to this bit to reset UART Tx.
+ */
+#define UART_TX_RST_CORE    (BIT(26))
+#define UART_TX_RST_CORE_M  (UART_TX_RST_CORE_V << UART_TX_RST_CORE_S)
+#define UART_TX_RST_CORE_V  0x00000001U
+#define UART_TX_RST_CORE_S  26
+/** UART_RX_RST_CORE : R/W; bitpos: [27]; default: 0;
+ *  Write 1 then write 0 to this bit to reset UART Rx.
+ */
+#define UART_RX_RST_CORE    (BIT(27))
+#define UART_RX_RST_CORE_M  (UART_RX_RST_CORE_V << UART_RX_RST_CORE_S)
+#define UART_RX_RST_CORE_V  0x00000001U
+#define UART_RX_RST_CORE_S  27
+
+/** UART_DATE_REG register
+ *  UART Version register
+ */
+#define UART_DATE_REG(i) (REG_UART_BASE(i) + 0x8c)
+/** UART_DATE : R/W; bitpos: [31:0]; default: 35656288;
+ *  This is the version register.
+ */
+#define UART_DATE    0xFFFFFFFFU
+#define UART_DATE_M  (UART_DATE_V << UART_DATE_S)
+#define UART_DATE_V  0xFFFFFFFFU
+#define UART_DATE_S  0
+
+/** UART_AFIFO_STATUS_REG register
+ *  UART AFIFO Status
+ */
+#define UART_AFIFO_STATUS_REG(i) (REG_UART_BASE(i) + 0x90)
+/** UART_TX_AFIFO_FULL : RO; bitpos: [0]; default: 0;
+ *  Full signal of APB TX AFIFO.
+ */
+#define UART_TX_AFIFO_FULL    (BIT(0))
+#define UART_TX_AFIFO_FULL_M  (UART_TX_AFIFO_FULL_V << UART_TX_AFIFO_FULL_S)
+#define UART_TX_AFIFO_FULL_V  0x00000001U
+#define UART_TX_AFIFO_FULL_S  0
+/** UART_TX_AFIFO_EMPTY : RO; bitpos: [1]; default: 1;
+ *  Empty signal of APB TX AFIFO.
+ */
+#define UART_TX_AFIFO_EMPTY    (BIT(1))
+#define UART_TX_AFIFO_EMPTY_M  (UART_TX_AFIFO_EMPTY_V << UART_TX_AFIFO_EMPTY_S)
+#define UART_TX_AFIFO_EMPTY_V  0x00000001U
+#define UART_TX_AFIFO_EMPTY_S  1
+/** UART_RX_AFIFO_FULL : RO; bitpos: [2]; default: 0;
+ *  Full signal of APB RX AFIFO.
+ */
+#define UART_RX_AFIFO_FULL    (BIT(2))
+#define UART_RX_AFIFO_FULL_M  (UART_RX_AFIFO_FULL_V << UART_RX_AFIFO_FULL_S)
+#define UART_RX_AFIFO_FULL_V  0x00000001U
+#define UART_RX_AFIFO_FULL_S  2
+/** UART_RX_AFIFO_EMPTY : RO; bitpos: [3]; default: 1;
+ *  Empty signal of APB RX AFIFO.
+ */
+#define UART_RX_AFIFO_EMPTY    (BIT(3))
+#define UART_RX_AFIFO_EMPTY_M  (UART_RX_AFIFO_EMPTY_V << UART_RX_AFIFO_EMPTY_S)
+#define UART_RX_AFIFO_EMPTY_V  0x00000001U
+#define UART_RX_AFIFO_EMPTY_S  3
+
+/** UART_REG_UPDATE_REG register
+ *  UART Registers Configuration Update register
+ */
+#define UART_REG_UPDATE_REG(i) (REG_UART_BASE(i) + 0x98)
+/** UART_REG_UPDATE : R/W/SC; bitpos: [0]; default: 0;
+ *  Software write 1 would synchronize registers into UART Core clock domain and would
+ *  be cleared by hardware after synchronization is done.
+ */
+#define UART_REG_UPDATE    (BIT(0))
+#define UART_REG_UPDATE_M  (UART_REG_UPDATE_V << UART_REG_UPDATE_S)
+#define UART_REG_UPDATE_V  0x00000001U
+#define UART_REG_UPDATE_S  0
+
+/** UART_ID_REG register
+ *  UART ID register
+ */
+#define UART_ID_REG(i) (REG_UART_BASE(i) + 0x9c)
+/** UART_ID : R/W; bitpos: [31:0]; default: 1280;
+ *  This register is used to configure the uart_id.
+ */
+#define UART_ID    0xFFFFFFFFU
+#define UART_ID_M  (UART_ID_V << UART_ID_S)
+#define UART_ID_V  0xFFFFFFFFU
+#define UART_ID_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/uart_struct.h b/components/soc/esp32c6/include/soc/uart_struct.h
new file mode 100644
index 0000000000..487c05b90a
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/uart_struct.h
@@ -0,0 +1,1294 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: FIFO Configuration */
+/** Type of fifo register
+ *  FIFO data register
+ */
+typedef union {
+    struct {
+        /** rxfifo_rd_byte : RO; bitpos: [7:0]; default: 0;
+         *  UART $n accesses FIFO via this register.
+         */
+        uint32_t rxfifo_rd_byte:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} uart_fifo_reg_t;
+
+/** Type of mem_conf register
+ *  UART memory power configuration
+ */
+typedef union {
+    struct {
+        uint32_t reserved_0:25;
+        /** mem_force_pd : R/W; bitpos: [25]; default: 0;
+         *  Set this bit to force power down UART memory.
+         */
+        uint32_t mem_force_pd:1;
+        /** mem_force_pu : R/W; bitpos: [26]; default: 0;
+         *  Set this bit to force power up UART memory.
+         */
+        uint32_t mem_force_pu:1;
+        uint32_t reserved_27:5;
+    };
+    uint32_t val;
+} uart_mem_conf_reg_t;
+
+/** Type of tout_conf_sync register
+ *  UART threshold and allocation configuration
+ */
+typedef union {
+    struct {
+        /** rx_tout_en : R/W; bitpos: [0]; default: 0;
+         *  This is the enble bit for uart receiver's timeout function.
+         */
+        uint32_t rx_tout_en:1;
+        /** rx_tout_flow_dis : R/W; bitpos: [1]; default: 0;
+         *  Set this bit to stop accumulating idle_cnt when hardware flow control works.
+         */
+        uint32_t rx_tout_flow_dis:1;
+        /** rx_tout_thrhd : R/W; bitpos: [11:2]; default: 10;
+         *  This register is used to configure the threshold time that receiver takes to
+         *  receive one byte. The rxfifo_tout_int interrupt will be trigger when the receiver
+         *  takes more time to receive one byte with rx_tout_en set to 1.
+         */
+        uint32_t rx_tout_thrhd:10;
+        uint32_t reserved_12:20;
+    };
+    uint32_t val;
+} uart_tout_conf_sync_reg_t;
+
+
+/** Group: Interrupt Register */
+/** Type of int_raw register
+ *  Raw interrupt status
+ */
+typedef union {
+    struct {
+        /** rxfifo_full : R/WTC/SS; bitpos: [0]; default: 0;
+         *  This interrupt raw bit turns to high level when receiver receives more data than
+         *  what rxfifo_full_thrhd specifies.
+         */
+        uint32_t rxfifo_full:1;
+        /** txfifo_empty : R/WTC/SS; bitpos: [1]; default: 1;
+         *  This interrupt raw bit turns to high level when the amount of data in Tx-FIFO is
+         *  less than what txfifo_empty_thrhd specifies .
+         */
+        uint32_t txfifo_empty:1;
+        /** parity_err : R/WTC/SS; bitpos: [2]; default: 0;
+         *  This interrupt raw bit turns to high level when receiver detects a parity error in
+         *  the data.
+         */
+        uint32_t parity_err:1;
+        /** frm_err : R/WTC/SS; bitpos: [3]; default: 0;
+         *  This interrupt raw bit turns to high level when receiver detects a data frame error
+         *  .
+         */
+        uint32_t frm_err:1;
+        /** rxfifo_ovf : R/WTC/SS; bitpos: [4]; default: 0;
+         *  This interrupt raw bit turns to high level when receiver receives more data than
+         *  the FIFO can store.
+         */
+        uint32_t rxfifo_ovf:1;
+        /** dsr_chg : R/WTC/SS; bitpos: [5]; default: 0;
+         *  This interrupt raw bit turns to high level when receiver detects the edge change of
+         *  DSRn signal.
+         */
+        uint32_t dsr_chg:1;
+        /** cts_chg : R/WTC/SS; bitpos: [6]; default: 0;
+         *  This interrupt raw bit turns to high level when receiver detects the edge change of
+         *  CTSn signal.
+         */
+        uint32_t cts_chg:1;
+        /** brk_det : R/WTC/SS; bitpos: [7]; default: 0;
+         *  This interrupt raw bit turns to high level when receiver detects a 0 after the stop
+         *  bit.
+         */
+        uint32_t brk_det:1;
+        /** rxfifo_tout : R/WTC/SS; bitpos: [8]; default: 0;
+         *  This interrupt raw bit turns to high level when receiver takes more time than
+         *  rx_tout_thrhd to receive a byte.
+         */
+        uint32_t rxfifo_tout:1;
+        /** sw_xon : R/WTC/SS; bitpos: [9]; default: 0;
+         *  This interrupt raw bit turns to high level when receiver recevies Xon char when
+         *  uart_sw_flow_con_en is set to 1.
+         */
+        uint32_t sw_xon:1;
+        /** sw_xoff : R/WTC/SS; bitpos: [10]; default: 0;
+         *  This interrupt raw bit turns to high level when receiver receives Xoff char when
+         *  uart_sw_flow_con_en is set to 1.
+         */
+        uint32_t sw_xoff:1;
+        /** glitch_det : R/WTC/SS; bitpos: [11]; default: 0;
+         *  This interrupt raw bit turns to high level when receiver detects a glitch in the
+         *  middle of a start bit.
+         */
+        uint32_t glitch_det:1;
+        /** tx_brk_done : R/WTC/SS; bitpos: [12]; default: 0;
+         *  This interrupt raw bit turns to high level when transmitter completes  sending
+         *  NULL characters after all data in Tx-FIFO are sent.
+         */
+        uint32_t tx_brk_done:1;
+        /** tx_brk_idle_done : R/WTC/SS; bitpos: [13]; default: 0;
+         *  This interrupt raw bit turns to high level when transmitter has kept the shortest
+         *  duration after sending the  last data.
+         */
+        uint32_t tx_brk_idle_done:1;
+        /** tx_done : R/WTC/SS; bitpos: [14]; default: 0;
+         *  This interrupt raw bit turns to high level when transmitter has send out all data
+         *  in FIFO.
+         */
+        uint32_t tx_done:1;
+        /** rs485_parity_err : R/WTC/SS; bitpos: [15]; default: 0;
+         *  This interrupt raw bit turns to high level when receiver detects a parity error
+         *  from the echo of transmitter in rs485 mode.
+         */
+        uint32_t rs485_parity_err:1;
+        /** rs485_frm_err : R/WTC/SS; bitpos: [16]; default: 0;
+         *  This interrupt raw bit turns to high level when receiver detects a data frame error
+         *  from the echo of transmitter in rs485 mode.
+         */
+        uint32_t rs485_frm_err:1;
+        /** rs485_clash : R/WTC/SS; bitpos: [17]; default: 0;
+         *  This interrupt raw bit turns to high level when detects a clash between transmitter
+         *  and receiver in rs485 mode.
+         */
+        uint32_t rs485_clash:1;
+        /** at_cmd_char_det : R/WTC/SS; bitpos: [18]; default: 0;
+         *  This interrupt raw bit turns to high level when receiver detects the configured
+         *  at_cmd char.
+         */
+        uint32_t at_cmd_char_det:1;
+        /** wakeup : R/WTC/SS; bitpos: [19]; default: 0;
+         *  This interrupt raw bit turns to high level when input rxd edge changes more times
+         *  than what reg_active_threshold specifies in light sleeping mode.
+         */
+        uint32_t wakeup:1;
+        uint32_t reserved_20:12;
+    };
+    uint32_t val;
+} uart_int_raw_reg_t;
+
+/** Type of int_st register
+ *  Masked interrupt status
+ */
+typedef union {
+    struct {
+        /** rxfifo_full : RO; bitpos: [0]; default: 0;
+         *  This is the status bit for rxfifo_full_int_raw when rxfifo_full_int_ena is set to 1.
+         */
+        uint32_t rxfifo_full:1;
+        /** txfifo_empty : RO; bitpos: [1]; default: 0;
+         *  This is the status bit for  txfifo_empty_int_raw  when txfifo_empty_int_ena is set
+         *  to 1.
+         */
+        uint32_t txfifo_empty:1;
+        /** parity_err : RO; bitpos: [2]; default: 0;
+         *  This is the status bit for parity_err_int_raw when parity_err_int_ena is set to 1.
+         */
+        uint32_t parity_err:1;
+        /** frm_err : RO; bitpos: [3]; default: 0;
+         *  This is the status bit for frm_err_int_raw when frm_err_int_ena is set to 1.
+         */
+        uint32_t frm_err:1;
+        /** rxfifo_ovf : RO; bitpos: [4]; default: 0;
+         *  This is the status bit for rxfifo_ovf_int_raw when rxfifo_ovf_int_ena is set to 1.
+         */
+        uint32_t rxfifo_ovf:1;
+        /** dsr_chg : RO; bitpos: [5]; default: 0;
+         *  This is the status bit for dsr_chg_int_raw when dsr_chg_int_ena is set to 1.
+         */
+        uint32_t dsr_chg:1;
+        /** cts_chg : RO; bitpos: [6]; default: 0;
+         *  This is the status bit for cts_chg_int_raw when cts_chg_int_ena is set to 1.
+         */
+        uint32_t cts_chg:1;
+        /** brk_det : RO; bitpos: [7]; default: 0;
+         *  This is the status bit for brk_det_int_raw when brk_det_int_ena is set to 1.
+         */
+        uint32_t brk_det:1;
+        /** rxfifo_tout : RO; bitpos: [8]; default: 0;
+         *  This is the status bit for rxfifo_tout_int_raw when rxfifo_tout_int_ena is set to 1.
+         */
+        uint32_t rxfifo_tout:1;
+        /** sw_xon : RO; bitpos: [9]; default: 0;
+         *  This is the status bit for sw_xon_int_raw when sw_xon_int_ena is set to 1.
+         */
+        uint32_t sw_xon:1;
+        /** sw_xoff : RO; bitpos: [10]; default: 0;
+         *  This is the status bit for sw_xoff_int_raw when sw_xoff_int_ena is set to 1.
+         */
+        uint32_t sw_xoff:1;
+        /** glitch_det : RO; bitpos: [11]; default: 0;
+         *  This is the status bit for glitch_det_int_raw when glitch_det_int_ena is set to 1.
+         */
+        uint32_t glitch_det:1;
+        /** tx_brk_done : RO; bitpos: [12]; default: 0;
+         *  This is the status bit for tx_brk_done_int_raw when tx_brk_done_int_ena is set to 1.
+         */
+        uint32_t tx_brk_done:1;
+        /** tx_brk_idle_done : RO; bitpos: [13]; default: 0;
+         *  This is the stauts bit for tx_brk_idle_done_int_raw when tx_brk_idle_done_int_ena
+         *  is set to 1.
+         */
+        uint32_t tx_brk_idle_done:1;
+        /** tx_done : RO; bitpos: [14]; default: 0;
+         *  This is the status bit for tx_done_int_raw when tx_done_int_ena is set to 1.
+         */
+        uint32_t tx_done:1;
+        /** rs485_parity_err : RO; bitpos: [15]; default: 0;
+         *  This is the status bit for rs485_parity_err_int_raw when rs485_parity_int_ena is
+         *  set to 1.
+         */
+        uint32_t rs485_parity_err:1;
+        /** rs485_frm_err : RO; bitpos: [16]; default: 0;
+         *  This is the status bit for rs485_frm_err_int_raw when rs485_fm_err_int_ena is set
+         *  to 1.
+         */
+        uint32_t rs485_frm_err:1;
+        /** rs485_clash : RO; bitpos: [17]; default: 0;
+         *  This is the status bit for rs485_clash_int_raw when rs485_clash_int_ena is set to 1.
+         */
+        uint32_t rs485_clash:1;
+        /** at_cmd_char_det : RO; bitpos: [18]; default: 0;
+         *  This is the status bit for at_cmd_det_int_raw when at_cmd_char_det_int_ena is set
+         *  to 1.
+         */
+        uint32_t at_cmd_char_det:1;
+        /** wakeup : RO; bitpos: [19]; default: 0;
+         *  This is the status bit for uart_wakeup_int_raw when uart_wakeup_int_ena is set to 1.
+         */
+        uint32_t wakeup:1;
+        uint32_t reserved_20:12;
+    };
+    uint32_t val;
+} uart_int_st_reg_t;
+
+/** Type of int_ena register
+ *  Interrupt enable bits
+ */
+typedef union {
+    struct {
+        /** rxfifo_full: R/W; bitpos: [0]; default: 0;
+         *  This is the enable bit for rxfifo_full_int_st register.
+         */
+        uint32_t rxfifo_full:1;
+        /** txfifo_empty: R/W; bitpos: [1]; default: 0;
+         *  This is the enable bit for txfifo_empty_int_st register.
+         */
+        uint32_t txfifo_empty:1;
+        /** parity_err: R/W; bitpos: [2]; default: 0;
+         *  This is the enable bit for parity_err_int_st register.
+         */
+        uint32_t parity_err:1;
+        /** frm_err: R/W; bitpos: [3]; default: 0;
+         *  This is the enable bit for frm_err_int_st register.
+         */
+        uint32_t frm_err:1;
+        /** rxfifo_ovf: R/W; bitpos: [4]; default: 0;
+         *  This is the enable bit for rxfifo_ovf_int_st register.
+         */
+        uint32_t rxfifo_ovf:1;
+        /** dsr_chg: R/W; bitpos: [5]; default: 0;
+         *  This is the enable bit for dsr_chg_int_st register.
+         */
+        uint32_t dsr_chg:1;
+        /** cts_chg: R/W; bitpos: [6]; default: 0;
+         *  This is the enable bit for cts_chg_int_st register.
+         */
+        uint32_t cts_chg:1;
+        /** brk_det: R/W; bitpos: [7]; default: 0;
+         *  This is the enable bit for brk_det_int_st register.
+         */
+        uint32_t brk_det:1;
+        /** rxfifo_tout: R/W; bitpos: [8]; default: 0;
+         *  This is the enable bit for rxfifo_tout_int_st register.
+         */
+        uint32_t rxfifo_tout:1;
+        /** sw_xon: R/W; bitpos: [9]; default: 0;
+         *  This is the enable bit for sw_xon_int_st register.
+         */
+        uint32_t sw_xon:1;
+        /** sw_xoff: R/W; bitpos: [10]; default: 0;
+         *  This is the enable bit for sw_xoff_int_st register.
+         */
+        uint32_t sw_xoff:1;
+        /** glitch_det: R/W; bitpos: [11]; default: 0;
+         *  This is the enable bit for glitch_det_int_st register.
+         */
+        uint32_t glitch_det:1;
+        /** tx_brk_done: R/W; bitpos: [12]; default: 0;
+         *  This is the enable bit for tx_brk_done_int_st register.
+         */
+        uint32_t tx_brk_done:1;
+        /** tx_brk_idle_done: R/W; bitpos: [13]; default: 0;
+         *  This is the enable bit for tx_brk_idle_done_int_st register.
+         */
+        uint32_t tx_brk_idle_done:1;
+        /** tx_done: R/W; bitpos: [14]; default: 0;
+         *  This is the enable bit for tx_done_int_st register.
+         */
+        uint32_t tx_done:1;
+        /** rs485_parity_err: R/W; bitpos: [15]; default: 0;
+         *  This is the enable bit for rs485_parity_err_int_st register.
+         */
+        uint32_t rs485_parity_err:1;
+        /** rs485_frm_err: R/W; bitpos: [16]; default: 0;
+         *  This is the enable bit for rs485_parity_err_int_st register.
+         */
+        uint32_t rs485_frm_err:1;
+        /** rs485_clash: R/W; bitpos: [17]; default: 0;
+         *  This is the enable bit for rs485_clash_int_st register.
+         */
+        uint32_t rs485_clash:1;
+        /** at_cmd_char_det: R/W; bitpos: [18]; default: 0;
+         *  This is the enable bit for at_cmd_char_det_int_st register.
+         */
+        uint32_t at_cmd_char_det:1;
+        /** wakeup: R/W; bitpos: [19]; default: 0;
+         *  This is the enable bit for uart_wakeup_int_st register.
+         */
+        uint32_t wakeup:1;
+        uint32_t reserved_20:12;
+    };
+    uint32_t val;
+} uart_int_ena_reg_t;
+
+/** Type of int_clr register
+ *  Interrupt clear bits
+ */
+typedef union {
+    struct {
+        /** rxfifo_full: WT; bitpos: [0]; default: 0;
+         *  Set this bit to clear the rxfifo_full_int_raw interrupt.
+         */
+        uint32_t rxfifo_full:1;
+        /** txfifo_empty: WT; bitpos: [1]; default: 0;
+         *  Set this bit to clear txfifo_empty_int_raw interrupt.
+         */
+        uint32_t txfifo_empty:1;
+        /** parity_err: WT; bitpos: [2]; default: 0;
+         *  Set this bit to clear parity_err_int_raw interrupt.
+         */
+        uint32_t parity_err:1;
+        /** frm_err: WT; bitpos: [3]; default: 0;
+         *  Set this bit to clear frm_err_int_raw interrupt.
+         */
+        uint32_t frm_err:1;
+        /** rxfifo_ovf: WT; bitpos: [4]; default: 0;
+         *  Set this bit to clear rxfifo_ovf_int_raw interrupt.
+         */
+        uint32_t rxfifo_ovf:1;
+        /** dsr_chg: WT; bitpos: [5]; default: 0;
+         *  Set this bit to clear the dsr_chg_int_raw interrupt.
+         */
+        uint32_t dsr_chg:1;
+        /** cts_chg: WT; bitpos: [6]; default: 0;
+         *  Set this bit to clear the cts_chg_int_raw interrupt.
+         */
+        uint32_t cts_chg:1;
+        /** brk_det: WT; bitpos: [7]; default: 0;
+         *  Set this bit to clear the brk_det_int_raw interrupt.
+         */
+        uint32_t brk_det:1;
+        /** rxfifo_tout: WT; bitpos: [8]; default: 0;
+         *  Set this bit to clear the rxfifo_tout_int_raw interrupt.
+         */
+        uint32_t rxfifo_tout:1;
+        /** sw_xon: WT; bitpos: [9]; default: 0;
+         *  Set this bit to clear the sw_xon_int_raw interrupt.
+         */
+        uint32_t sw_xon:1;
+        /** sw_xoff: WT; bitpos: [10]; default: 0;
+         *  Set this bit to clear the sw_xoff_int_raw interrupt.
+         */
+        uint32_t sw_xoff:1;
+        /** glitch_det: WT; bitpos: [11]; default: 0;
+         *  Set this bit to clear the glitch_det_int_raw interrupt.
+         */
+        uint32_t glitch_det:1;
+        /** tx_brk_done: WT; bitpos: [12]; default: 0;
+         *  Set this bit to clear the tx_brk_done_int_raw interrupt..
+         */
+        uint32_t tx_brk_done:1;
+        /** tx_brk_idle_done: WT; bitpos: [13]; default: 0;
+         *  Set this bit to clear the tx_brk_idle_done_int_raw interrupt.
+         */
+        uint32_t tx_brk_idle_done:1;
+        /** tx_done: WT; bitpos: [14]; default: 0;
+         *  Set this bit to clear the tx_done_int_raw interrupt.
+         */
+        uint32_t tx_done:1;
+        /** rs485_parity_err: WT; bitpos: [15]; default: 0;
+         *  Set this bit to clear the rs485_parity_err_int_raw interrupt.
+         */
+        uint32_t rs485_parity_err:1;
+        /** rs485_frm_err: WT; bitpos: [16]; default: 0;
+         *  Set this bit to clear the rs485_frm_err_int_raw interrupt.
+         */
+        uint32_t rs485_frm_err:1;
+        /** rs485_clash: WT; bitpos: [17]; default: 0;
+         *  Set this bit to clear the rs485_clash_int_raw interrupt.
+         */
+        uint32_t rs485_clash:1;
+        /** at_cmd_char_det: WT; bitpos: [18]; default: 0;
+         *  Set this bit to clear the at_cmd_char_det_int_raw interrupt.
+         */
+        uint32_t at_cmd_char_det:1;
+        /** wakeup: WT; bitpos: [19]; default: 0;
+         *  Set this bit to clear the uart_wakeup_int_raw interrupt.
+         */
+        uint32_t wakeup:1;
+        uint32_t reserved_20:12;
+    };
+    uint32_t val;
+} uart_int_clr_reg_t;
+
+
+/** Group: Configuration Register */
+/** Type of clkdiv_sync register
+ *  Clock divider configuration
+ */
+typedef union {
+    struct {
+        /** clkdiv_int : R/W; bitpos: [11:0]; default: 694;
+         *  The integral part of the frequency divider factor.
+         */
+        uint32_t clkdiv_int:12;
+        uint32_t reserved_12:8;
+        /** clkdiv_frag : R/W; bitpos: [23:20]; default: 0;
+         *  The decimal part of the frequency divider factor.
+         */
+        uint32_t clkdiv_frag:4;
+        uint32_t reserved_24:8;
+    };
+    uint32_t val;
+} uart_clkdiv_sync_reg_t;
+
+/** Type of rx_filt register
+ *  Rx Filter configuration
+ */
+typedef union {
+    struct {
+        /** glitch_filt : R/W; bitpos: [7:0]; default: 8;
+         *  when input pulse width is lower than this value the pulse is ignored.
+         */
+        uint32_t glitch_filt:8;
+        /** glitch_filt_en : R/W; bitpos: [8]; default: 0;
+         *  Set this bit to enable Rx signal filter.
+         */
+        uint32_t glitch_filt_en:1;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} uart_rx_filt_reg_t;
+
+/** Type of conf0_sync register
+ *  a
+ */
+typedef union {
+    struct {
+        /** parity : R/W; bitpos: [0]; default: 0;
+         *  This register is used to configure the parity check mode.
+         */
+        uint32_t parity:1;
+        /** parity_en : R/W; bitpos: [1]; default: 0;
+         *  Set this bit to enable uart parity check.
+         */
+        uint32_t parity_en:1;
+        /** bit_num : R/W; bitpos: [3:2]; default: 3;
+         *  This register is used to set the length of data.
+         */
+        uint32_t bit_num:2;
+        /** stop_bit_num : R/W; bitpos: [5:4]; default: 1;
+         *  This register is used to set the length of  stop bit.
+         */
+        uint32_t stop_bit_num:2;
+        /** txd_brk : R/W; bitpos: [6]; default: 0;
+         *  Set this bit to enbale transmitter to  send NULL when the process of sending data
+         *  is done.
+         */
+        uint32_t txd_brk:1;
+        /** irda_dplx : R/W; bitpos: [7]; default: 0;
+         *  Set this bit to enable IrDA loopback mode.
+         */
+        uint32_t irda_dplx:1;
+        /** irda_tx_en : R/W; bitpos: [8]; default: 0;
+         *  This is the start enable bit for IrDA transmitter.
+         */
+        uint32_t irda_tx_en:1;
+        /** irda_wctl : R/W; bitpos: [9]; default: 0;
+         *  1'h1: The IrDA transmitter's 11th bit is the same as 10th bit. 1'h0: Set IrDA
+         *  transmitter's 11th bit to 0.
+         */
+        uint32_t irda_wctl:1;
+        /** irda_tx_inv : R/W; bitpos: [10]; default: 0;
+         *  Set this bit to invert the level of  IrDA transmitter.
+         */
+        uint32_t irda_tx_inv:1;
+        /** irda_rx_inv : R/W; bitpos: [11]; default: 0;
+         *  Set this bit to invert the level of IrDA receiver.
+         */
+        uint32_t irda_rx_inv:1;
+        /** loopback : R/W; bitpos: [12]; default: 0;
+         *  Set this bit to enable uart loopback test mode.
+         */
+        uint32_t loopback:1;
+        /** tx_flow_en : R/W; bitpos: [13]; default: 0;
+         *  Set this bit to enable flow control function for transmitter.
+         */
+        uint32_t tx_flow_en:1;
+        /** irda_en : R/W; bitpos: [14]; default: 0;
+         *  Set this bit to enable IrDA protocol.
+         */
+        uint32_t irda_en:1;
+        /** rxd_inv : R/W; bitpos: [15]; default: 0;
+         *  Set this bit to inverse the level value of uart rxd signal.
+         */
+        uint32_t rxd_inv:1;
+        /** txd_inv : R/W; bitpos: [16]; default: 0;
+         *  Set this bit to inverse the level value of uart txd signal.
+         */
+        uint32_t txd_inv:1;
+        /** dis_rx_dat_ovf : R/W; bitpos: [17]; default: 0;
+         *  Disable UART Rx data overflow detect.
+         */
+        uint32_t dis_rx_dat_ovf:1;
+        /** err_wr_mask : R/W; bitpos: [18]; default: 0;
+         *  1'h1: Receiver stops storing data into FIFO when data is wrong. 1'h0: Receiver
+         *  stores the data even if the  received data is wrong.
+         */
+        uint32_t err_wr_mask:1;
+        /** autobaud_en : R/W; bitpos: [19]; default: 0;
+         *  This is the enable bit for detecting baudrate.
+         */
+        uint32_t autobaud_en:1;
+        /** mem_clk_en : R/W; bitpos: [20]; default: 1;
+         *  UART memory clock gate enable signal.
+         */
+        uint32_t mem_clk_en:1;
+        /** sw_rts : R/W; bitpos: [21]; default: 0;
+         *  This register is used to configure the software rts signal which is used in
+         *  software flow control.
+         */
+        uint32_t sw_rts:1;
+        /** rxfifo_rst : R/W; bitpos: [22]; default: 0;
+         *  Set this bit to reset the uart receive-FIFO.
+         */
+        uint32_t rxfifo_rst:1;
+        /** txfifo_rst : R/W; bitpos: [23]; default: 0;
+         *  Set this bit to reset the uart transmit-FIFO.
+         */
+        uint32_t txfifo_rst:1;
+        uint32_t reserved_24:8;
+    };
+    uint32_t val;
+} uart_conf0_sync_reg_t;
+
+/** Type of conf1 register
+ *  Configuration register 1
+ */
+typedef union {
+    struct {
+        /** rxfifo_full_thrhd : R/W; bitpos: [7:0]; default: 96;
+         *  It will produce rxfifo_full_int interrupt when receiver receives more data than
+         *  this register value.
+         */
+        uint32_t rxfifo_full_thrhd:8;
+        /** txfifo_empty_thrhd : R/W; bitpos: [15:8]; default: 96;
+         *  It will produce txfifo_empty_int interrupt when the data amount in Tx-FIFO is less
+         *  than this register value.
+         */
+        uint32_t txfifo_empty_thrhd:8;
+        /** cts_inv : R/W; bitpos: [16]; default: 0;
+         *  Set this bit to inverse the level value of uart cts signal.
+         */
+        uint32_t cts_inv:1;
+        /** dsr_inv : R/W; bitpos: [17]; default: 0;
+         *  Set this bit to inverse the level value of uart dsr signal.
+         */
+        uint32_t dsr_inv:1;
+        /** rts_inv : R/W; bitpos: [18]; default: 0;
+         *  Set this bit to inverse the level value of uart rts signal.
+         */
+        uint32_t rts_inv:1;
+        /** dtr_inv : R/W; bitpos: [19]; default: 0;
+         *  Set this bit to inverse the level value of uart dtr signal.
+         */
+        uint32_t dtr_inv:1;
+        /** sw_dtr : R/W; bitpos: [20]; default: 0;
+         *  This register is used to configure the software dtr signal which is used in
+         *  software flow control.
+         */
+        uint32_t sw_dtr:1;
+        /** clk_en : R/W; bitpos: [21]; default: 0;
+         *  1'h1: Force clock on for register. 1'h0: Support clock only when application writes
+         *  registers.
+         */
+        uint32_t clk_en:1;
+        uint32_t reserved_22:10;
+    };
+    uint32_t val;
+} uart_conf1_reg_t;
+
+/** Type of hwfc_conf_sync register
+ *  Hardware flow-control configuration
+ */
+typedef union {
+    struct {
+        /** rx_flow_thrhd : R/W; bitpos: [7:0]; default: 0;
+         *  This register is used to configure the maximum amount of data that can be received
+         *  when hardware flow control works.
+         */
+        uint32_t rx_flow_thrhd:8;
+        /** rx_flow_en : R/W; bitpos: [8]; default: 0;
+         *  This is the flow enable bit for UART receiver.
+         */
+        uint32_t rx_flow_en:1;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} uart_hwfc_conf_sync_reg_t;
+
+/** Type of sleep_conf0 register
+ *  UART sleep configure register 0
+ */
+typedef union {
+    struct {
+        /** wk_char1 : R/W; bitpos: [7:0]; default: 0;
+         *  This register restores the specified wake up char1 to wake up
+         */
+        uint32_t wk_char1:8;
+        /** wk_char2 : R/W; bitpos: [15:8]; default: 0;
+         *  This register restores the specified wake up char2 to wake up
+         */
+        uint32_t wk_char2:8;
+        /** wk_char3 : R/W; bitpos: [23:16]; default: 0;
+         *  This register restores the specified wake up char3 to wake up
+         */
+        uint32_t wk_char3:8;
+        /** wk_char4 : R/W; bitpos: [31:24]; default: 0;
+         *  This register restores the specified wake up char4 to wake up
+         */
+        uint32_t wk_char4:8;
+    };
+    uint32_t val;
+} uart_sleep_conf0_reg_t;
+
+/** Type of sleep_conf1 register
+ *  UART sleep configure register 1
+ */
+typedef union {
+    struct {
+        /** wk_char0 : R/W; bitpos: [7:0]; default: 0;
+         *  This register restores the specified char0 to wake up
+         */
+        uint32_t wk_char0:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} uart_sleep_conf1_reg_t;
+
+/** Type of sleep_conf2 register
+ *  UART sleep configure register 2
+ */
+typedef union {
+    struct {
+        /** active_threshold : R/W; bitpos: [9:0]; default: 240;
+         *  The uart is activated from light sleeping mode when the input rxd edge changes more
+         *  times than this register value.
+         */
+        uint32_t active_threshold:10;
+        /** rx_wake_up_thrhd : R/W; bitpos: [17:10]; default: 1;
+         *  In wake up mode 1 this field is used to set the received data number threshold to
+         *  wake up chip.
+         */
+        uint32_t rx_wake_up_thrhd:8;
+        /** wk_char_num : R/W; bitpos: [20:18]; default: 5;
+         *  This register is used to select number of wake up char.
+         */
+        uint32_t wk_char_num:3;
+        /** wk_char_mask : R/W; bitpos: [25:21]; default: 0;
+         *  This register is used to mask  wake up char.
+         */
+        uint32_t wk_char_mask:5;
+        /** wk_mode_sel : R/W; bitpos: [27:26]; default: 0;
+         *  This register is used to select wake up mode. 0: RXD toggling to wake up. 1:
+         *  received data number larger than
+         */
+        uint32_t wk_mode_sel:2;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} uart_sleep_conf2_reg_t;
+
+/** Type of swfc_conf0_sync register
+ *  Software flow-control character configuration
+ */
+typedef union {
+    struct {
+        /** xon_char : R/W; bitpos: [7:0]; default: 17;
+         *  This register stores the Xon flow control char.
+         */
+        uint32_t xon_char:8;
+        /** xoff_char : R/W; bitpos: [15:8]; default: 19;
+         *  This register stores the Xoff flow control char.
+         */
+        uint32_t xoff_char:8;
+        /** xon_xoff_still_send : R/W; bitpos: [16]; default: 0;
+         *  In software flow control mode, UART Tx is disabled once UART Rx receives XOFF. In
+         *  this status, UART Tx can not transmit XOFF even the received data number is larger
+         *  than UART_XOFF_THRESHOLD. Set this bit to enable UART Tx can transmit XON/XOFF when
+         *  UART Tx is disabled.
+         */
+        uint32_t xon_xoff_still_send:1;
+        /** sw_flow_con_en : R/W; bitpos: [17]; default: 0;
+         *  Set this bit to enable software flow control. It is used with register sw_xon or
+         *  sw_xoff.
+         */
+        uint32_t sw_flow_con_en:1;
+        /** xonoff_del : R/W; bitpos: [18]; default: 0;
+         *  Set this bit to remove flow control char from the received data.
+         */
+        uint32_t xonoff_del:1;
+        /** force_xon : R/W; bitpos: [19]; default: 0;
+         *  Set this bit to enable the transmitter to go on sending data.
+         */
+        uint32_t force_xon:1;
+        /** force_xoff : R/W; bitpos: [20]; default: 0;
+         *  Set this bit to stop the  transmitter from sending data.
+         */
+        uint32_t force_xoff:1;
+        /** send_xon : R/W/SS/SC; bitpos: [21]; default: 0;
+         *  Set this bit to send Xon char. It is cleared by hardware automatically.
+         */
+        uint32_t send_xon:1;
+        /** send_xoff : R/W/SS/SC; bitpos: [22]; default: 0;
+         *  Set this bit to send Xoff char. It is cleared by hardware automatically.
+         */
+        uint32_t send_xoff:1;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} uart_swfc_conf0_sync_reg_t;
+
+/** Type of swfc_conf1 register
+ *  Software flow-control character configuration
+ */
+typedef union {
+    struct {
+        /** xon_threshold : R/W; bitpos: [7:0]; default: 0;
+         *  When the data amount in Rx-FIFO is less than this register value with
+         *  uart_sw_flow_con_en set to 1  it will send a Xon char.
+         */
+        uint32_t xon_threshold:8;
+        /** xoff_threshold : R/W; bitpos: [15:8]; default: 224;
+         *  When the data amount in Rx-FIFO is more than this register value with
+         *  uart_sw_flow_con_en set to 1  it will send a Xoff char.
+         */
+        uint32_t xoff_threshold:8;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} uart_swfc_conf1_reg_t;
+
+/** Type of txbrk_conf_sync register
+ *  Tx Break character configuration
+ */
+typedef union {
+    struct {
+        /** tx_brk_num : R/W; bitpos: [7:0]; default: 10;
+         *  This register is used to configure the number of 0 to be sent after the process of
+         *  sending data is done. It is active when txd_brk is set to 1.
+         */
+        uint32_t tx_brk_num:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} uart_txbrk_conf_sync_reg_t;
+
+/** Type of idle_conf_sync register
+ *  Frame-end idle configuration
+ */
+typedef union {
+    struct {
+        /** rx_idle_thrhd : R/W; bitpos: [9:0]; default: 256;
+         *  It will produce frame end signal when receiver takes more time to receive one byte
+         *  data than this register value.
+         */
+        uint32_t rx_idle_thrhd:10;
+        /** tx_idle_num : R/W; bitpos: [19:10]; default: 256;
+         *  This register is used to configure the duration time between transfers.
+         */
+        uint32_t tx_idle_num:10;
+        uint32_t reserved_20:12;
+    };
+    uint32_t val;
+} uart_idle_conf_sync_reg_t;
+
+/** Type of rs485_conf_sync register
+ *  RS485 mode configuration
+ */
+typedef union {
+    struct {
+        /** rs485_en : R/W; bitpos: [0]; default: 0;
+         *  Set this bit to choose the rs485 mode.
+         */
+        uint32_t rs485_en:1;
+        /** dl0_en : R/W; bitpos: [1]; default: 0;
+         *  Set this bit to delay the stop bit by 1 bit.
+         */
+        uint32_t dl0_en:1;
+        /** dl1_en : R/W; bitpos: [2]; default: 0;
+         *  Set this bit to delay the stop bit by 1 bit.
+         */
+        uint32_t dl1_en:1;
+        /** rs485tx_rx_en : R/W; bitpos: [3]; default: 0;
+         *  Set this bit to enable receiver could receive data when the transmitter is
+         *  transmitting data in rs485 mode.
+         */
+        uint32_t rs485tx_rx_en:1;
+        /** rs485rxby_tx_en : R/W; bitpos: [4]; default: 0;
+         *  1'h1: enable rs485 transmitter to send data when rs485 receiver line is busy.
+         */
+        uint32_t rs485rxby_tx_en:1;
+        /** rs485_rx_dly_num : R/W; bitpos: [5]; default: 0;
+         *  This register is used to delay the receiver's internal data signal.
+         */
+        uint32_t rs485_rx_dly_num:1;
+        /** rs485_tx_dly_num : R/W; bitpos: [9:6]; default: 0;
+         *  This register is used to delay the transmitter's internal data signal.
+         */
+        uint32_t rs485_tx_dly_num:4;
+        uint32_t reserved_10:22;
+    };
+    uint32_t val;
+} uart_rs485_conf_sync_reg_t;
+
+/** Type of clk_conf register
+ *  UART core clock configuration
+ */
+typedef union {
+    struct {
+        /** sclk_div_b : R/W; bitpos: [5:0]; default: 0;
+         *  The  denominator of the frequency divider factor.
+         */
+        uint32_t sclk_div_b:6;
+        /** sclk_div_a : R/W; bitpos: [11:6]; default: 0;
+         *  The numerator of the frequency divider factor.
+         */
+        uint32_t sclk_div_a:6;
+        /** sclk_div_num : R/W; bitpos: [19:12]; default: 1;
+         *  The integral part of the frequency divider factor.
+         */
+        uint32_t sclk_div_num:8;
+        /** sclk_sel : R/W; bitpos: [21:20]; default: 3;
+         *  UART clock source select. 1: 80Mhz.  2: 8Mhz.  3: XTAL.
+         */
+        uint32_t sclk_sel:2;
+        /** sclk_en : R/W; bitpos: [22]; default: 1;
+         *  Set this bit to enable UART Tx/Rx clock.
+         */
+        uint32_t sclk_en:1;
+        /** rst_core : R/W; bitpos: [23]; default: 0;
+         *  Write 1 then write 0 to this bit to reset UART Tx/Rx.
+         */
+        uint32_t rst_core:1;
+        /** tx_sclk_en : R/W; bitpos: [24]; default: 1;
+         *  Set this bit to enable UART Tx clock.
+         */
+        uint32_t tx_sclk_en:1;
+        /** rx_sclk_en : R/W; bitpos: [25]; default: 1;
+         *  Set this bit to enable UART Rx clock.
+         */
+        uint32_t rx_sclk_en:1;
+        /** tx_rst_core : R/W; bitpos: [26]; default: 0;
+         *  Write 1 then write 0 to this bit to reset UART Tx.
+         */
+        uint32_t tx_rst_core:1;
+        /** rx_rst_core : R/W; bitpos: [27]; default: 0;
+         *  Write 1 then write 0 to this bit to reset UART Rx.
+         */
+        uint32_t rx_rst_core:1;
+        uint32_t reserved_28:4;
+    };
+    uint32_t val;
+} uart_clk_conf_reg_t;
+
+
+/** Group: Status Register */
+/** Type of status register
+ *  UART status register
+ */
+typedef union {
+    struct {
+        /** rxfifo_cnt : RO; bitpos: [7:0]; default: 0;
+         *  Stores the byte number of valid data in Rx-FIFO.
+         */
+        uint32_t rxfifo_cnt:8;
+        uint32_t reserved_8:5;
+        /** dsrn : RO; bitpos: [13]; default: 0;
+         *  The register represent the level value of the internal uart dsr signal.
+         */
+        uint32_t dsrn:1;
+        /** ctsn : RO; bitpos: [14]; default: 1;
+         *  This register represent the level value of the internal uart cts signal.
+         */
+        uint32_t ctsn:1;
+        /** rxd : RO; bitpos: [15]; default: 1;
+         *  This register represent the  level value of the internal uart rxd signal.
+         */
+        uint32_t rxd:1;
+        /** txfifo_cnt : RO; bitpos: [23:16]; default: 0;
+         *  Stores the byte number of data in Tx-FIFO.
+         */
+        uint32_t txfifo_cnt:8;
+        uint32_t reserved_24:5;
+        /** dtrn : RO; bitpos: [29]; default: 1;
+         *  This bit represents the level of the internal uart dtr signal.
+         */
+        uint32_t dtrn:1;
+        /** rtsn : RO; bitpos: [30]; default: 1;
+         *  This bit represents the level of the internal uart rts signal.
+         */
+        uint32_t rtsn:1;
+        /** txd : RO; bitpos: [31]; default: 1;
+         *  This bit represents the  level of the internal uart txd signal.
+         */
+        uint32_t txd:1;
+    };
+    uint32_t val;
+} uart_status_reg_t;
+
+/** Type of mem_tx_status register
+ *  Tx-SRAM write and read offset address.
+ */
+typedef union {
+    struct {
+        /** tx_sram_waddr : RO; bitpos: [7:0]; default: 0;
+         *  This register stores the offset write address in Tx-SRAM.
+         */
+        uint32_t tx_sram_waddr:8;
+        uint32_t reserved_8:1;
+        /** tx_sram_raddr : RO; bitpos: [16:9]; default: 0;
+         *  This register stores the offset read address in Tx-SRAM.
+         */
+        uint32_t tx_sram_raddr:8;
+        uint32_t reserved_17:15;
+    };
+    uint32_t val;
+} uart_mem_tx_status_reg_t;
+
+/** Type of mem_rx_status register
+ *  Rx-SRAM write and read offset address.
+ */
+typedef union {
+    struct {
+        /** rx_sram_raddr : RO; bitpos: [7:0]; default: 128;
+         *  This register stores the offset read address in RX-SRAM.
+         */
+        uint32_t rx_sram_raddr:8;
+        uint32_t reserved_8:1;
+        /** rx_sram_waddr : RO; bitpos: [16:9]; default: 128;
+         *  This register stores the offset write address in Rx-SRAM.
+         */
+        uint32_t rx_sram_waddr:8;
+        uint32_t reserved_17:15;
+    };
+    uint32_t val;
+} uart_mem_rx_status_reg_t;
+
+/** Type of fsm_status register
+ *  UART transmit and receive status.
+ */
+typedef union {
+    struct {
+        /** st_urx_out : RO; bitpos: [3:0]; default: 0;
+         *  This is the status register of receiver.
+         */
+        uint32_t st_urx_out:4;
+        /** st_utx_out : RO; bitpos: [7:4]; default: 0;
+         *  This is the status register of transmitter.
+         */
+        uint32_t st_utx_out:4;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} uart_fsm_status_reg_t;
+
+/** Type of afifo_status register
+ *  UART AFIFO Status
+ */
+typedef union {
+    struct {
+        /** tx_afifo_full : RO; bitpos: [0]; default: 0;
+         *  Full signal of APB TX AFIFO.
+         */
+        uint32_t tx_afifo_full:1;
+        /** tx_afifo_empty : RO; bitpos: [1]; default: 1;
+         *  Empty signal of APB TX AFIFO.
+         */
+        uint32_t tx_afifo_empty:1;
+        /** rx_afifo_full : RO; bitpos: [2]; default: 0;
+         *  Full signal of APB RX AFIFO.
+         */
+        uint32_t rx_afifo_full:1;
+        /** rx_afifo_empty : RO; bitpos: [3]; default: 1;
+         *  Empty signal of APB RX AFIFO.
+         */
+        uint32_t rx_afifo_empty:1;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} uart_afifo_status_reg_t;
+
+
+/** Group: AT Escape Sequence Selection Configuration */
+/** Type of at_cmd_precnt_sync register
+ *  Pre-sequence timing configuration
+ */
+typedef union {
+    struct {
+        /** pre_idle_num : R/W; bitpos: [15:0]; default: 2305;
+         *  This register is used to configure the idle duration time before the first at_cmd
+         *  is received by receiver.
+         */
+        uint32_t pre_idle_num:16;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} uart_at_cmd_precnt_sync_reg_t;
+
+/** Type of at_cmd_postcnt_sync register
+ *  Post-sequence timing configuration
+ */
+typedef union {
+    struct {
+        /** post_idle_num : R/W; bitpos: [15:0]; default: 2305;
+         *  This register is used to configure the duration time between the last at_cmd and
+         *  the next data.
+         */
+        uint32_t post_idle_num:16;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} uart_at_cmd_postcnt_sync_reg_t;
+
+/** Type of at_cmd_gaptout_sync register
+ *  Timeout configuration
+ */
+typedef union {
+    struct {
+        /** rx_gap_tout : R/W; bitpos: [15:0]; default: 11;
+         *  This register is used to configure the duration time between the at_cmd chars.
+         */
+        uint32_t rx_gap_tout:16;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} uart_at_cmd_gaptout_sync_reg_t;
+
+/** Type of at_cmd_char_sync register
+ *  AT escape sequence detection configuration
+ */
+typedef union {
+    struct {
+        /** data : R/W; bitpos: [7:0]; default: 43;
+         *  This register is used to configure the content of at_cmd char.
+         */
+        uint32_t data:8;
+        /** char_num : R/W; bitpos: [15:8]; default: 3;
+         *  This register is used to configure the num of continuous at_cmd chars received by
+         *  receiver.
+         */
+        uint32_t char_num:8;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} uart_at_cmd_char_sync_reg_t;
+
+
+/** Group: Autobaud Register */
+/** Type of pospulse register
+ *  Autobaud high pulse register
+ */
+typedef union {
+    struct {
+        /** posedge_min_cnt : RO; bitpos: [11:0]; default: 4095;
+         *  This register stores the minimal input clock count between two positive edges. It
+         *  is used in boudrate-detect process.
+         */
+        uint32_t posedge_min_cnt:12;
+        uint32_t reserved_12:20;
+    };
+    uint32_t val;
+} uart_pospulse_reg_t;
+
+/** Type of negpulse register
+ *  Autobaud low pulse register
+ */
+typedef union {
+    struct {
+        /** negedge_min_cnt : RO; bitpos: [11:0]; default: 4095;
+         *  This register stores the minimal input clock count between two negative edges. It
+         *  is used in boudrate-detect process.
+         */
+        uint32_t negedge_min_cnt:12;
+        uint32_t reserved_12:20;
+    };
+    uint32_t val;
+} uart_negpulse_reg_t;
+
+/** Type of lowpulse register
+ *  Autobaud minimum low pulse duration register
+ */
+typedef union {
+    struct {
+        /** lowpulse_min_cnt : RO; bitpos: [11:0]; default: 4095;
+         *  This register stores the value of the minimum duration time of the low level pulse.
+         *  It is used in baud rate-detect process.
+         */
+        uint32_t lowpulse_min_cnt:12;
+        uint32_t reserved_12:20;
+    };
+    uint32_t val;
+} uart_lowpulse_reg_t;
+
+/** Type of highpulse register
+ *  Autobaud minimum high pulse duration register
+ */
+typedef union {
+    struct {
+        /** highpulse_min_cnt : RO; bitpos: [11:0]; default: 4095;
+         *  This register stores  the value of the maxinum duration time for the high level
+         *  pulse. It is used in baud rate-detect process.
+         */
+        uint32_t highpulse_min_cnt:12;
+        uint32_t reserved_12:20;
+    };
+    uint32_t val;
+} uart_highpulse_reg_t;
+
+/** Type of rxd_cnt register
+ *  Autobaud edge change count register
+ */
+typedef union {
+    struct {
+        /** rxd_edge_cnt : RO; bitpos: [9:0]; default: 0;
+         *  This register stores the count of rxd edge change. It is used in baud rate-detect
+         *  process.
+         */
+        uint32_t rxd_edge_cnt:10;
+        uint32_t reserved_10:22;
+    };
+    uint32_t val;
+} uart_rxd_cnt_reg_t;
+
+
+/** Group: Version Register */
+/** Type of date register
+ *  UART Version register
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [31:0]; default: 35656288;
+         *  This is the version register.
+         */
+        uint32_t date:32;
+    };
+    uint32_t val;
+} uart_date_reg_t;
+
+/** Type of reg_update register
+ *  UART Registers Configuration Update register
+ */
+typedef union {
+    struct {
+        /** reg_update : R/W/SC; bitpos: [0]; default: 0;
+         *  Software write 1 would synchronize registers into UART Core clock domain and would
+         *  be cleared by hardware after synchronization is done.
+         */
+        uint32_t reg_update:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} uart_reg_update_reg_t;
+
+/** Type of id register
+ *  UART ID register
+ */
+typedef union {
+    struct {
+        /** id : R/W; bitpos: [31:0]; default: 1280;
+         *  This register is used to configure the uart_id.
+         */
+        uint32_t id:32;
+    };
+    uint32_t val;
+} uart_id_reg_t;
+
+
+typedef struct uart_dev_s {
+    volatile uart_fifo_reg_t fifo;
+    volatile uart_int_raw_reg_t int_raw;
+    volatile uart_int_st_reg_t int_st;
+    volatile uart_int_ena_reg_t int_ena;
+    volatile uart_int_clr_reg_t int_clr;
+    volatile uart_clkdiv_sync_reg_t clkdiv_sync;
+    volatile uart_rx_filt_reg_t rx_filt;
+    volatile uart_status_reg_t status;
+    volatile uart_conf0_sync_reg_t conf0_sync;
+    volatile uart_conf1_reg_t conf1;
+    uint32_t reserved_028;
+    volatile uart_hwfc_conf_sync_reg_t hwfc_conf_sync;
+    volatile uart_sleep_conf0_reg_t sleep_conf0;
+    volatile uart_sleep_conf1_reg_t sleep_conf1;
+    volatile uart_sleep_conf2_reg_t sleep_conf2;
+    volatile uart_swfc_conf0_sync_reg_t swfc_conf0_sync;
+    volatile uart_swfc_conf1_reg_t swfc_conf1;
+    volatile uart_txbrk_conf_sync_reg_t txbrk_conf_sync;
+    volatile uart_idle_conf_sync_reg_t idle_conf_sync;
+    volatile uart_rs485_conf_sync_reg_t rs485_conf_sync;
+    volatile uart_at_cmd_precnt_sync_reg_t at_cmd_precnt_sync;
+    volatile uart_at_cmd_postcnt_sync_reg_t at_cmd_postcnt_sync;
+    volatile uart_at_cmd_gaptout_sync_reg_t at_cmd_gaptout_sync;
+    volatile uart_at_cmd_char_sync_reg_t at_cmd_char_sync;
+    volatile uart_mem_conf_reg_t mem_conf;
+    volatile uart_tout_conf_sync_reg_t tout_conf_sync;
+    volatile uart_mem_tx_status_reg_t mem_tx_status;
+    volatile uart_mem_rx_status_reg_t mem_rx_status;
+    volatile uart_fsm_status_reg_t fsm_status;
+    volatile uart_pospulse_reg_t pospulse;
+    volatile uart_negpulse_reg_t negpulse;
+    volatile uart_lowpulse_reg_t lowpulse;
+    volatile uart_highpulse_reg_t highpulse;
+    volatile uart_rxd_cnt_reg_t rxd_cnt;
+    volatile uart_clk_conf_reg_t clk_conf;
+    volatile uart_date_reg_t date;
+    volatile uart_afifo_status_reg_t afifo_status;
+    uint32_t reserved_094;
+    volatile uart_reg_update_reg_t reg_update;
+    volatile uart_id_reg_t id;
+} uart_dev_t;
+
+extern uart_dev_t UART0;
+extern uart_dev_t UART1;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(uart_dev_t) == 0xa0, "Invalid size of uart_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/uhci_reg.h b/components/soc/esp32c6/include/soc/uhci_reg.h
new file mode 100644
index 0000000000..f8c13d973c
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/uhci_reg.h
@@ -0,0 +1,945 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** UHCI_CONF0_REG register
+ *  a
+ */
+#define UHCI_CONF0_REG(i) (REG_UHCI_BASE(i) + 0x0)
+/** UHCI_TX_RST : R/W; bitpos: [0]; default: 0;
+ *  Write 1 then write 0 to this bit to reset decode state machine.
+ */
+#define UHCI_TX_RST    (BIT(0))
+#define UHCI_TX_RST_M  (UHCI_TX_RST_V << UHCI_TX_RST_S)
+#define UHCI_TX_RST_V  0x00000001U
+#define UHCI_TX_RST_S  0
+/** UHCI_RX_RST : R/W; bitpos: [1]; default: 0;
+ *  Write 1 then write 0 to this bit to reset encode state machine.
+ */
+#define UHCI_RX_RST    (BIT(1))
+#define UHCI_RX_RST_M  (UHCI_RX_RST_V << UHCI_RX_RST_S)
+#define UHCI_RX_RST_V  0x00000001U
+#define UHCI_RX_RST_S  1
+/** UHCI_UART0_CE : R/W; bitpos: [2]; default: 0;
+ *  Set this bit to link up HCI and UART0.
+ */
+#define UHCI_UART0_CE    (BIT(2))
+#define UHCI_UART0_CE_M  (UHCI_UART0_CE_V << UHCI_UART0_CE_S)
+#define UHCI_UART0_CE_V  0x00000001U
+#define UHCI_UART0_CE_S  2
+/** UHCI_UART1_CE : R/W; bitpos: [3]; default: 0;
+ *  Set this bit to link up HCI and UART1.
+ */
+#define UHCI_UART1_CE    (BIT(3))
+#define UHCI_UART1_CE_M  (UHCI_UART1_CE_V << UHCI_UART1_CE_S)
+#define UHCI_UART1_CE_V  0x00000001U
+#define UHCI_UART1_CE_S  3
+/** UHCI_SEPER_EN : R/W; bitpos: [5]; default: 1;
+ *  Set this bit to separate the data frame using a special char.
+ */
+#define UHCI_SEPER_EN    (BIT(5))
+#define UHCI_SEPER_EN_M  (UHCI_SEPER_EN_V << UHCI_SEPER_EN_S)
+#define UHCI_SEPER_EN_V  0x00000001U
+#define UHCI_SEPER_EN_S  5
+/** UHCI_HEAD_EN : R/W; bitpos: [6]; default: 1;
+ *  Set this bit to encode the data packet with a formatting header.
+ */
+#define UHCI_HEAD_EN    (BIT(6))
+#define UHCI_HEAD_EN_M  (UHCI_HEAD_EN_V << UHCI_HEAD_EN_S)
+#define UHCI_HEAD_EN_V  0x00000001U
+#define UHCI_HEAD_EN_S  6
+/** UHCI_CRC_REC_EN : R/W; bitpos: [7]; default: 1;
+ *  Set this bit to enable UHCI to receive the 16 bit CRC.
+ */
+#define UHCI_CRC_REC_EN    (BIT(7))
+#define UHCI_CRC_REC_EN_M  (UHCI_CRC_REC_EN_V << UHCI_CRC_REC_EN_S)
+#define UHCI_CRC_REC_EN_V  0x00000001U
+#define UHCI_CRC_REC_EN_S  7
+/** UHCI_UART_IDLE_EOF_EN : R/W; bitpos: [8]; default: 0;
+ *  If this bit is set to 1 UHCI will end the payload receiving process when UART has
+ *  been in idle state.
+ */
+#define UHCI_UART_IDLE_EOF_EN    (BIT(8))
+#define UHCI_UART_IDLE_EOF_EN_M  (UHCI_UART_IDLE_EOF_EN_V << UHCI_UART_IDLE_EOF_EN_S)
+#define UHCI_UART_IDLE_EOF_EN_V  0x00000001U
+#define UHCI_UART_IDLE_EOF_EN_S  8
+/** UHCI_LEN_EOF_EN : R/W; bitpos: [9]; default: 1;
+ *  If this bit is set to 1 UHCI decoder receiving payload data is end when the
+ *  receiving byte count has reached the specified value. The value is payload length
+ *  indicated by UHCI packet header when UHCI_HEAD_EN is 1 or the value is
+ *  configuration value when UHCI_HEAD_EN is 0. If this bit is set to 0 UHCI decoder
+ *  receiving payload data is end when 0xc0 is received.
+ */
+#define UHCI_LEN_EOF_EN    (BIT(9))
+#define UHCI_LEN_EOF_EN_M  (UHCI_LEN_EOF_EN_V << UHCI_LEN_EOF_EN_S)
+#define UHCI_LEN_EOF_EN_V  0x00000001U
+#define UHCI_LEN_EOF_EN_S  9
+/** UHCI_ENCODE_CRC_EN : R/W; bitpos: [10]; default: 1;
+ *  Set this bit to enable data integrity checking by appending a 16 bit CCITT-CRC to
+ *  end of the payload.
+ */
+#define UHCI_ENCODE_CRC_EN    (BIT(10))
+#define UHCI_ENCODE_CRC_EN_M  (UHCI_ENCODE_CRC_EN_V << UHCI_ENCODE_CRC_EN_S)
+#define UHCI_ENCODE_CRC_EN_V  0x00000001U
+#define UHCI_ENCODE_CRC_EN_S  10
+/** UHCI_CLK_EN : R/W; bitpos: [11]; default: 0;
+ *  1'b1: Force clock on for register. 1'b0: Support clock only when application writes
+ *  registers.
+ */
+#define UHCI_CLK_EN    (BIT(11))
+#define UHCI_CLK_EN_M  (UHCI_CLK_EN_V << UHCI_CLK_EN_S)
+#define UHCI_CLK_EN_V  0x00000001U
+#define UHCI_CLK_EN_S  11
+/** UHCI_UART_RX_BRK_EOF_EN : R/W; bitpos: [12]; default: 0;
+ *  If this bit is set to 1 UHCI will end payload receive process when NULL frame is
+ *  received by UART.
+ */
+#define UHCI_UART_RX_BRK_EOF_EN    (BIT(12))
+#define UHCI_UART_RX_BRK_EOF_EN_M  (UHCI_UART_RX_BRK_EOF_EN_V << UHCI_UART_RX_BRK_EOF_EN_S)
+#define UHCI_UART_RX_BRK_EOF_EN_V  0x00000001U
+#define UHCI_UART_RX_BRK_EOF_EN_S  12
+
+/** UHCI_INT_RAW_REG register
+ *  a
+ */
+#define UHCI_INT_RAW_REG(i) (REG_UHCI_BASE(i) + 0x4)
+/** UHCI_RX_START_INT_RAW : R/WTC/SS; bitpos: [0]; default: 0;
+ *  a
+ */
+#define UHCI_RX_START_INT_RAW    (BIT(0))
+#define UHCI_RX_START_INT_RAW_M  (UHCI_RX_START_INT_RAW_V << UHCI_RX_START_INT_RAW_S)
+#define UHCI_RX_START_INT_RAW_V  0x00000001U
+#define UHCI_RX_START_INT_RAW_S  0
+/** UHCI_TX_START_INT_RAW : R/WTC/SS; bitpos: [1]; default: 0;
+ *  a
+ */
+#define UHCI_TX_START_INT_RAW    (BIT(1))
+#define UHCI_TX_START_INT_RAW_M  (UHCI_TX_START_INT_RAW_V << UHCI_TX_START_INT_RAW_S)
+#define UHCI_TX_START_INT_RAW_V  0x00000001U
+#define UHCI_TX_START_INT_RAW_S  1
+/** UHCI_RX_HUNG_INT_RAW : R/WTC/SS; bitpos: [2]; default: 0;
+ *  a
+ */
+#define UHCI_RX_HUNG_INT_RAW    (BIT(2))
+#define UHCI_RX_HUNG_INT_RAW_M  (UHCI_RX_HUNG_INT_RAW_V << UHCI_RX_HUNG_INT_RAW_S)
+#define UHCI_RX_HUNG_INT_RAW_V  0x00000001U
+#define UHCI_RX_HUNG_INT_RAW_S  2
+/** UHCI_TX_HUNG_INT_RAW : R/WTC/SS; bitpos: [3]; default: 0;
+ *  a
+ */
+#define UHCI_TX_HUNG_INT_RAW    (BIT(3))
+#define UHCI_TX_HUNG_INT_RAW_M  (UHCI_TX_HUNG_INT_RAW_V << UHCI_TX_HUNG_INT_RAW_S)
+#define UHCI_TX_HUNG_INT_RAW_V  0x00000001U
+#define UHCI_TX_HUNG_INT_RAW_S  3
+/** UHCI_SEND_S_REG_Q_INT_RAW : R/WTC/SS; bitpos: [4]; default: 0;
+ *  a
+ */
+#define UHCI_SEND_S_REG_Q_INT_RAW    (BIT(4))
+#define UHCI_SEND_S_REG_Q_INT_RAW_M  (UHCI_SEND_S_REG_Q_INT_RAW_V << UHCI_SEND_S_REG_Q_INT_RAW_S)
+#define UHCI_SEND_S_REG_Q_INT_RAW_V  0x00000001U
+#define UHCI_SEND_S_REG_Q_INT_RAW_S  4
+/** UHCI_SEND_A_REG_Q_INT_RAW : R/WTC/SS; bitpos: [5]; default: 0;
+ *  a
+ */
+#define UHCI_SEND_A_REG_Q_INT_RAW    (BIT(5))
+#define UHCI_SEND_A_REG_Q_INT_RAW_M  (UHCI_SEND_A_REG_Q_INT_RAW_V << UHCI_SEND_A_REG_Q_INT_RAW_S)
+#define UHCI_SEND_A_REG_Q_INT_RAW_V  0x00000001U
+#define UHCI_SEND_A_REG_Q_INT_RAW_S  5
+/** UHCI_OUT_EOF_INT_RAW : R/WTC/SS; bitpos: [6]; default: 0;
+ *  This is the interrupt raw bit. Triggered when there are some errors in EOF in the
+ */
+#define UHCI_OUT_EOF_INT_RAW    (BIT(6))
+#define UHCI_OUT_EOF_INT_RAW_M  (UHCI_OUT_EOF_INT_RAW_V << UHCI_OUT_EOF_INT_RAW_S)
+#define UHCI_OUT_EOF_INT_RAW_V  0x00000001U
+#define UHCI_OUT_EOF_INT_RAW_S  6
+/** UHCI_APP_CTRL0_INT_RAW : R/W; bitpos: [7]; default: 0;
+ *  Soft control int raw bit.
+ */
+#define UHCI_APP_CTRL0_INT_RAW    (BIT(7))
+#define UHCI_APP_CTRL0_INT_RAW_M  (UHCI_APP_CTRL0_INT_RAW_V << UHCI_APP_CTRL0_INT_RAW_S)
+#define UHCI_APP_CTRL0_INT_RAW_V  0x00000001U
+#define UHCI_APP_CTRL0_INT_RAW_S  7
+/** UHCI_APP_CTRL1_INT_RAW : R/W; bitpos: [8]; default: 0;
+ *  Soft control int raw bit.
+ */
+#define UHCI_APP_CTRL1_INT_RAW    (BIT(8))
+#define UHCI_APP_CTRL1_INT_RAW_M  (UHCI_APP_CTRL1_INT_RAW_V << UHCI_APP_CTRL1_INT_RAW_S)
+#define UHCI_APP_CTRL1_INT_RAW_V  0x00000001U
+#define UHCI_APP_CTRL1_INT_RAW_S  8
+
+/** UHCI_INT_ST_REG register
+ *  a
+ */
+#define UHCI_INT_ST_REG(i) (REG_UHCI_BASE(i) + 0x8)
+/** UHCI_RX_START_INT_ST : RO; bitpos: [0]; default: 0;
+ *  a
+ */
+#define UHCI_RX_START_INT_ST    (BIT(0))
+#define UHCI_RX_START_INT_ST_M  (UHCI_RX_START_INT_ST_V << UHCI_RX_START_INT_ST_S)
+#define UHCI_RX_START_INT_ST_V  0x00000001U
+#define UHCI_RX_START_INT_ST_S  0
+/** UHCI_TX_START_INT_ST : RO; bitpos: [1]; default: 0;
+ *  a
+ */
+#define UHCI_TX_START_INT_ST    (BIT(1))
+#define UHCI_TX_START_INT_ST_M  (UHCI_TX_START_INT_ST_V << UHCI_TX_START_INT_ST_S)
+#define UHCI_TX_START_INT_ST_V  0x00000001U
+#define UHCI_TX_START_INT_ST_S  1
+/** UHCI_RX_HUNG_INT_ST : RO; bitpos: [2]; default: 0;
+ *  a
+ */
+#define UHCI_RX_HUNG_INT_ST    (BIT(2))
+#define UHCI_RX_HUNG_INT_ST_M  (UHCI_RX_HUNG_INT_ST_V << UHCI_RX_HUNG_INT_ST_S)
+#define UHCI_RX_HUNG_INT_ST_V  0x00000001U
+#define UHCI_RX_HUNG_INT_ST_S  2
+/** UHCI_TX_HUNG_INT_ST : RO; bitpos: [3]; default: 0;
+ *  a
+ */
+#define UHCI_TX_HUNG_INT_ST    (BIT(3))
+#define UHCI_TX_HUNG_INT_ST_M  (UHCI_TX_HUNG_INT_ST_V << UHCI_TX_HUNG_INT_ST_S)
+#define UHCI_TX_HUNG_INT_ST_V  0x00000001U
+#define UHCI_TX_HUNG_INT_ST_S  3
+/** UHCI_SEND_S_REG_Q_INT_ST : RO; bitpos: [4]; default: 0;
+ *  a
+ */
+#define UHCI_SEND_S_REG_Q_INT_ST    (BIT(4))
+#define UHCI_SEND_S_REG_Q_INT_ST_M  (UHCI_SEND_S_REG_Q_INT_ST_V << UHCI_SEND_S_REG_Q_INT_ST_S)
+#define UHCI_SEND_S_REG_Q_INT_ST_V  0x00000001U
+#define UHCI_SEND_S_REG_Q_INT_ST_S  4
+/** UHCI_SEND_A_REG_Q_INT_ST : RO; bitpos: [5]; default: 0;
+ *  a
+ */
+#define UHCI_SEND_A_REG_Q_INT_ST    (BIT(5))
+#define UHCI_SEND_A_REG_Q_INT_ST_M  (UHCI_SEND_A_REG_Q_INT_ST_V << UHCI_SEND_A_REG_Q_INT_ST_S)
+#define UHCI_SEND_A_REG_Q_INT_ST_V  0x00000001U
+#define UHCI_SEND_A_REG_Q_INT_ST_S  5
+/** UHCI_OUTLINK_EOF_ERR_INT_ST : RO; bitpos: [6]; default: 0;
+ *  a
+ */
+#define UHCI_OUTLINK_EOF_ERR_INT_ST    (BIT(6))
+#define UHCI_OUTLINK_EOF_ERR_INT_ST_M  (UHCI_OUTLINK_EOF_ERR_INT_ST_V << UHCI_OUTLINK_EOF_ERR_INT_ST_S)
+#define UHCI_OUTLINK_EOF_ERR_INT_ST_V  0x00000001U
+#define UHCI_OUTLINK_EOF_ERR_INT_ST_S  6
+/** UHCI_APP_CTRL0_INT_ST : RO; bitpos: [7]; default: 0;
+ *  a
+ */
+#define UHCI_APP_CTRL0_INT_ST    (BIT(7))
+#define UHCI_APP_CTRL0_INT_ST_M  (UHCI_APP_CTRL0_INT_ST_V << UHCI_APP_CTRL0_INT_ST_S)
+#define UHCI_APP_CTRL0_INT_ST_V  0x00000001U
+#define UHCI_APP_CTRL0_INT_ST_S  7
+/** UHCI_APP_CTRL1_INT_ST : RO; bitpos: [8]; default: 0;
+ *  a
+ */
+#define UHCI_APP_CTRL1_INT_ST    (BIT(8))
+#define UHCI_APP_CTRL1_INT_ST_M  (UHCI_APP_CTRL1_INT_ST_V << UHCI_APP_CTRL1_INT_ST_S)
+#define UHCI_APP_CTRL1_INT_ST_V  0x00000001U
+#define UHCI_APP_CTRL1_INT_ST_S  8
+
+/** UHCI_INT_ENA_REG register
+ *  a
+ */
+#define UHCI_INT_ENA_REG(i) (REG_UHCI_BASE(i) + 0xc)
+/** UHCI_RX_START_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  a
+ */
+#define UHCI_RX_START_INT_ENA    (BIT(0))
+#define UHCI_RX_START_INT_ENA_M  (UHCI_RX_START_INT_ENA_V << UHCI_RX_START_INT_ENA_S)
+#define UHCI_RX_START_INT_ENA_V  0x00000001U
+#define UHCI_RX_START_INT_ENA_S  0
+/** UHCI_TX_START_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  a
+ */
+#define UHCI_TX_START_INT_ENA    (BIT(1))
+#define UHCI_TX_START_INT_ENA_M  (UHCI_TX_START_INT_ENA_V << UHCI_TX_START_INT_ENA_S)
+#define UHCI_TX_START_INT_ENA_V  0x00000001U
+#define UHCI_TX_START_INT_ENA_S  1
+/** UHCI_RX_HUNG_INT_ENA : R/W; bitpos: [2]; default: 0;
+ *  a
+ */
+#define UHCI_RX_HUNG_INT_ENA    (BIT(2))
+#define UHCI_RX_HUNG_INT_ENA_M  (UHCI_RX_HUNG_INT_ENA_V << UHCI_RX_HUNG_INT_ENA_S)
+#define UHCI_RX_HUNG_INT_ENA_V  0x00000001U
+#define UHCI_RX_HUNG_INT_ENA_S  2
+/** UHCI_TX_HUNG_INT_ENA : R/W; bitpos: [3]; default: 0;
+ *  a
+ */
+#define UHCI_TX_HUNG_INT_ENA    (BIT(3))
+#define UHCI_TX_HUNG_INT_ENA_M  (UHCI_TX_HUNG_INT_ENA_V << UHCI_TX_HUNG_INT_ENA_S)
+#define UHCI_TX_HUNG_INT_ENA_V  0x00000001U
+#define UHCI_TX_HUNG_INT_ENA_S  3
+/** UHCI_SEND_S_REG_Q_INT_ENA : R/W; bitpos: [4]; default: 0;
+ *  a
+ */
+#define UHCI_SEND_S_REG_Q_INT_ENA    (BIT(4))
+#define UHCI_SEND_S_REG_Q_INT_ENA_M  (UHCI_SEND_S_REG_Q_INT_ENA_V << UHCI_SEND_S_REG_Q_INT_ENA_S)
+#define UHCI_SEND_S_REG_Q_INT_ENA_V  0x00000001U
+#define UHCI_SEND_S_REG_Q_INT_ENA_S  4
+/** UHCI_SEND_A_REG_Q_INT_ENA : R/W; bitpos: [5]; default: 0;
+ *  a
+ */
+#define UHCI_SEND_A_REG_Q_INT_ENA    (BIT(5))
+#define UHCI_SEND_A_REG_Q_INT_ENA_M  (UHCI_SEND_A_REG_Q_INT_ENA_V << UHCI_SEND_A_REG_Q_INT_ENA_S)
+#define UHCI_SEND_A_REG_Q_INT_ENA_V  0x00000001U
+#define UHCI_SEND_A_REG_Q_INT_ENA_S  5
+/** UHCI_OUTLINK_EOF_ERR_INT_ENA : R/W; bitpos: [6]; default: 0;
+ *  a
+ */
+#define UHCI_OUTLINK_EOF_ERR_INT_ENA    (BIT(6))
+#define UHCI_OUTLINK_EOF_ERR_INT_ENA_M  (UHCI_OUTLINK_EOF_ERR_INT_ENA_V << UHCI_OUTLINK_EOF_ERR_INT_ENA_S)
+#define UHCI_OUTLINK_EOF_ERR_INT_ENA_V  0x00000001U
+#define UHCI_OUTLINK_EOF_ERR_INT_ENA_S  6
+/** UHCI_APP_CTRL0_INT_ENA : R/W; bitpos: [7]; default: 0;
+ *  a
+ */
+#define UHCI_APP_CTRL0_INT_ENA    (BIT(7))
+#define UHCI_APP_CTRL0_INT_ENA_M  (UHCI_APP_CTRL0_INT_ENA_V << UHCI_APP_CTRL0_INT_ENA_S)
+#define UHCI_APP_CTRL0_INT_ENA_V  0x00000001U
+#define UHCI_APP_CTRL0_INT_ENA_S  7
+/** UHCI_APP_CTRL1_INT_ENA : R/W; bitpos: [8]; default: 0;
+ *  a
+ */
+#define UHCI_APP_CTRL1_INT_ENA    (BIT(8))
+#define UHCI_APP_CTRL1_INT_ENA_M  (UHCI_APP_CTRL1_INT_ENA_V << UHCI_APP_CTRL1_INT_ENA_S)
+#define UHCI_APP_CTRL1_INT_ENA_V  0x00000001U
+#define UHCI_APP_CTRL1_INT_ENA_S  8
+
+/** UHCI_INT_CLR_REG register
+ *  a
+ */
+#define UHCI_INT_CLR_REG(i) (REG_UHCI_BASE(i) + 0x10)
+/** UHCI_RX_START_INT_CLR : WT; bitpos: [0]; default: 0;
+ *  a
+ */
+#define UHCI_RX_START_INT_CLR    (BIT(0))
+#define UHCI_RX_START_INT_CLR_M  (UHCI_RX_START_INT_CLR_V << UHCI_RX_START_INT_CLR_S)
+#define UHCI_RX_START_INT_CLR_V  0x00000001U
+#define UHCI_RX_START_INT_CLR_S  0
+/** UHCI_TX_START_INT_CLR : WT; bitpos: [1]; default: 0;
+ *  a
+ */
+#define UHCI_TX_START_INT_CLR    (BIT(1))
+#define UHCI_TX_START_INT_CLR_M  (UHCI_TX_START_INT_CLR_V << UHCI_TX_START_INT_CLR_S)
+#define UHCI_TX_START_INT_CLR_V  0x00000001U
+#define UHCI_TX_START_INT_CLR_S  1
+/** UHCI_RX_HUNG_INT_CLR : WT; bitpos: [2]; default: 0;
+ *  a
+ */
+#define UHCI_RX_HUNG_INT_CLR    (BIT(2))
+#define UHCI_RX_HUNG_INT_CLR_M  (UHCI_RX_HUNG_INT_CLR_V << UHCI_RX_HUNG_INT_CLR_S)
+#define UHCI_RX_HUNG_INT_CLR_V  0x00000001U
+#define UHCI_RX_HUNG_INT_CLR_S  2
+/** UHCI_TX_HUNG_INT_CLR : WT; bitpos: [3]; default: 0;
+ *  a
+ */
+#define UHCI_TX_HUNG_INT_CLR    (BIT(3))
+#define UHCI_TX_HUNG_INT_CLR_M  (UHCI_TX_HUNG_INT_CLR_V << UHCI_TX_HUNG_INT_CLR_S)
+#define UHCI_TX_HUNG_INT_CLR_V  0x00000001U
+#define UHCI_TX_HUNG_INT_CLR_S  3
+/** UHCI_SEND_S_REG_Q_INT_CLR : WT; bitpos: [4]; default: 0;
+ *  a
+ */
+#define UHCI_SEND_S_REG_Q_INT_CLR    (BIT(4))
+#define UHCI_SEND_S_REG_Q_INT_CLR_M  (UHCI_SEND_S_REG_Q_INT_CLR_V << UHCI_SEND_S_REG_Q_INT_CLR_S)
+#define UHCI_SEND_S_REG_Q_INT_CLR_V  0x00000001U
+#define UHCI_SEND_S_REG_Q_INT_CLR_S  4
+/** UHCI_SEND_A_REG_Q_INT_CLR : WT; bitpos: [5]; default: 0;
+ *  a
+ */
+#define UHCI_SEND_A_REG_Q_INT_CLR    (BIT(5))
+#define UHCI_SEND_A_REG_Q_INT_CLR_M  (UHCI_SEND_A_REG_Q_INT_CLR_V << UHCI_SEND_A_REG_Q_INT_CLR_S)
+#define UHCI_SEND_A_REG_Q_INT_CLR_V  0x00000001U
+#define UHCI_SEND_A_REG_Q_INT_CLR_S  5
+/** UHCI_OUTLINK_EOF_ERR_INT_CLR : WT; bitpos: [6]; default: 0;
+ *  a
+ */
+#define UHCI_OUTLINK_EOF_ERR_INT_CLR    (BIT(6))
+#define UHCI_OUTLINK_EOF_ERR_INT_CLR_M  (UHCI_OUTLINK_EOF_ERR_INT_CLR_V << UHCI_OUTLINK_EOF_ERR_INT_CLR_S)
+#define UHCI_OUTLINK_EOF_ERR_INT_CLR_V  0x00000001U
+#define UHCI_OUTLINK_EOF_ERR_INT_CLR_S  6
+/** UHCI_APP_CTRL0_INT_CLR : WT; bitpos: [7]; default: 0;
+ *  a
+ */
+#define UHCI_APP_CTRL0_INT_CLR    (BIT(7))
+#define UHCI_APP_CTRL0_INT_CLR_M  (UHCI_APP_CTRL0_INT_CLR_V << UHCI_APP_CTRL0_INT_CLR_S)
+#define UHCI_APP_CTRL0_INT_CLR_V  0x00000001U
+#define UHCI_APP_CTRL0_INT_CLR_S  7
+/** UHCI_APP_CTRL1_INT_CLR : WT; bitpos: [8]; default: 0;
+ *  a
+ */
+#define UHCI_APP_CTRL1_INT_CLR    (BIT(8))
+#define UHCI_APP_CTRL1_INT_CLR_M  (UHCI_APP_CTRL1_INT_CLR_V << UHCI_APP_CTRL1_INT_CLR_S)
+#define UHCI_APP_CTRL1_INT_CLR_V  0x00000001U
+#define UHCI_APP_CTRL1_INT_CLR_S  8
+
+/** UHCI_CONF1_REG register
+ *  a
+ */
+#define UHCI_CONF1_REG(i) (REG_UHCI_BASE(i) + 0x14)
+/** UHCI_CHECK_SUM_EN : R/W; bitpos: [0]; default: 1;
+ *  a
+ */
+#define UHCI_CHECK_SUM_EN    (BIT(0))
+#define UHCI_CHECK_SUM_EN_M  (UHCI_CHECK_SUM_EN_V << UHCI_CHECK_SUM_EN_S)
+#define UHCI_CHECK_SUM_EN_V  0x00000001U
+#define UHCI_CHECK_SUM_EN_S  0
+/** UHCI_CHECK_SEQ_EN : R/W; bitpos: [1]; default: 1;
+ *  a
+ */
+#define UHCI_CHECK_SEQ_EN    (BIT(1))
+#define UHCI_CHECK_SEQ_EN_M  (UHCI_CHECK_SEQ_EN_V << UHCI_CHECK_SEQ_EN_S)
+#define UHCI_CHECK_SEQ_EN_V  0x00000001U
+#define UHCI_CHECK_SEQ_EN_S  1
+/** UHCI_CRC_DISABLE : R/W; bitpos: [2]; default: 0;
+ *  a
+ */
+#define UHCI_CRC_DISABLE    (BIT(2))
+#define UHCI_CRC_DISABLE_M  (UHCI_CRC_DISABLE_V << UHCI_CRC_DISABLE_S)
+#define UHCI_CRC_DISABLE_V  0x00000001U
+#define UHCI_CRC_DISABLE_S  2
+/** UHCI_SAVE_HEAD : R/W; bitpos: [3]; default: 0;
+ *  a
+ */
+#define UHCI_SAVE_HEAD    (BIT(3))
+#define UHCI_SAVE_HEAD_M  (UHCI_SAVE_HEAD_V << UHCI_SAVE_HEAD_S)
+#define UHCI_SAVE_HEAD_V  0x00000001U
+#define UHCI_SAVE_HEAD_S  3
+/** UHCI_TX_CHECK_SUM_RE : R/W; bitpos: [4]; default: 1;
+ *  a
+ */
+#define UHCI_TX_CHECK_SUM_RE    (BIT(4))
+#define UHCI_TX_CHECK_SUM_RE_M  (UHCI_TX_CHECK_SUM_RE_V << UHCI_TX_CHECK_SUM_RE_S)
+#define UHCI_TX_CHECK_SUM_RE_V  0x00000001U
+#define UHCI_TX_CHECK_SUM_RE_S  4
+/** UHCI_TX_ACK_NUM_RE : R/W; bitpos: [5]; default: 1;
+ *  a
+ */
+#define UHCI_TX_ACK_NUM_RE    (BIT(5))
+#define UHCI_TX_ACK_NUM_RE_M  (UHCI_TX_ACK_NUM_RE_V << UHCI_TX_ACK_NUM_RE_S)
+#define UHCI_TX_ACK_NUM_RE_V  0x00000001U
+#define UHCI_TX_ACK_NUM_RE_S  5
+/** UHCI_WAIT_SW_START : R/W; bitpos: [7]; default: 0;
+ *  a
+ */
+#define UHCI_WAIT_SW_START    (BIT(7))
+#define UHCI_WAIT_SW_START_M  (UHCI_WAIT_SW_START_V << UHCI_WAIT_SW_START_S)
+#define UHCI_WAIT_SW_START_V  0x00000001U
+#define UHCI_WAIT_SW_START_S  7
+/** UHCI_SW_START : WT; bitpos: [8]; default: 0;
+ *  a
+ */
+#define UHCI_SW_START    (BIT(8))
+#define UHCI_SW_START_M  (UHCI_SW_START_V << UHCI_SW_START_S)
+#define UHCI_SW_START_V  0x00000001U
+#define UHCI_SW_START_S  8
+
+/** UHCI_STATE0_REG register
+ *  a
+ */
+#define UHCI_STATE0_REG(i) (REG_UHCI_BASE(i) + 0x18)
+/** UHCI_RX_ERR_CAUSE : RO; bitpos: [2:0]; default: 0;
+ *  a
+ */
+#define UHCI_RX_ERR_CAUSE    0x00000007U
+#define UHCI_RX_ERR_CAUSE_M  (UHCI_RX_ERR_CAUSE_V << UHCI_RX_ERR_CAUSE_S)
+#define UHCI_RX_ERR_CAUSE_V  0x00000007U
+#define UHCI_RX_ERR_CAUSE_S  0
+/** UHCI_DECODE_STATE : RO; bitpos: [5:3]; default: 0;
+ *  a
+ */
+#define UHCI_DECODE_STATE    0x00000007U
+#define UHCI_DECODE_STATE_M  (UHCI_DECODE_STATE_V << UHCI_DECODE_STATE_S)
+#define UHCI_DECODE_STATE_V  0x00000007U
+#define UHCI_DECODE_STATE_S  3
+
+/** UHCI_STATE1_REG register
+ *  a
+ */
+#define UHCI_STATE1_REG(i) (REG_UHCI_BASE(i) + 0x1c)
+/** UHCI_ENCODE_STATE : RO; bitpos: [2:0]; default: 0;
+ *  a
+ */
+#define UHCI_ENCODE_STATE    0x00000007U
+#define UHCI_ENCODE_STATE_M  (UHCI_ENCODE_STATE_V << UHCI_ENCODE_STATE_S)
+#define UHCI_ENCODE_STATE_V  0x00000007U
+#define UHCI_ENCODE_STATE_S  0
+
+/** UHCI_ESCAPE_CONF_REG register
+ *  a
+ */
+#define UHCI_ESCAPE_CONF_REG(i) (REG_UHCI_BASE(i) + 0x20)
+/** UHCI_TX_C0_ESC_EN : R/W; bitpos: [0]; default: 1;
+ *  a
+ */
+#define UHCI_TX_C0_ESC_EN    (BIT(0))
+#define UHCI_TX_C0_ESC_EN_M  (UHCI_TX_C0_ESC_EN_V << UHCI_TX_C0_ESC_EN_S)
+#define UHCI_TX_C0_ESC_EN_V  0x00000001U
+#define UHCI_TX_C0_ESC_EN_S  0
+/** UHCI_TX_DB_ESC_EN : R/W; bitpos: [1]; default: 1;
+ *  a
+ */
+#define UHCI_TX_DB_ESC_EN    (BIT(1))
+#define UHCI_TX_DB_ESC_EN_M  (UHCI_TX_DB_ESC_EN_V << UHCI_TX_DB_ESC_EN_S)
+#define UHCI_TX_DB_ESC_EN_V  0x00000001U
+#define UHCI_TX_DB_ESC_EN_S  1
+/** UHCI_TX_11_ESC_EN : R/W; bitpos: [2]; default: 0;
+ *  a
+ */
+#define UHCI_TX_11_ESC_EN    (BIT(2))
+#define UHCI_TX_11_ESC_EN_M  (UHCI_TX_11_ESC_EN_V << UHCI_TX_11_ESC_EN_S)
+#define UHCI_TX_11_ESC_EN_V  0x00000001U
+#define UHCI_TX_11_ESC_EN_S  2
+/** UHCI_TX_13_ESC_EN : R/W; bitpos: [3]; default: 0;
+ *  a
+ */
+#define UHCI_TX_13_ESC_EN    (BIT(3))
+#define UHCI_TX_13_ESC_EN_M  (UHCI_TX_13_ESC_EN_V << UHCI_TX_13_ESC_EN_S)
+#define UHCI_TX_13_ESC_EN_V  0x00000001U
+#define UHCI_TX_13_ESC_EN_S  3
+/** UHCI_RX_C0_ESC_EN : R/W; bitpos: [4]; default: 1;
+ *  a
+ */
+#define UHCI_RX_C0_ESC_EN    (BIT(4))
+#define UHCI_RX_C0_ESC_EN_M  (UHCI_RX_C0_ESC_EN_V << UHCI_RX_C0_ESC_EN_S)
+#define UHCI_RX_C0_ESC_EN_V  0x00000001U
+#define UHCI_RX_C0_ESC_EN_S  4
+/** UHCI_RX_DB_ESC_EN : R/W; bitpos: [5]; default: 1;
+ *  a
+ */
+#define UHCI_RX_DB_ESC_EN    (BIT(5))
+#define UHCI_RX_DB_ESC_EN_M  (UHCI_RX_DB_ESC_EN_V << UHCI_RX_DB_ESC_EN_S)
+#define UHCI_RX_DB_ESC_EN_V  0x00000001U
+#define UHCI_RX_DB_ESC_EN_S  5
+/** UHCI_RX_11_ESC_EN : R/W; bitpos: [6]; default: 0;
+ *  a
+ */
+#define UHCI_RX_11_ESC_EN    (BIT(6))
+#define UHCI_RX_11_ESC_EN_M  (UHCI_RX_11_ESC_EN_V << UHCI_RX_11_ESC_EN_S)
+#define UHCI_RX_11_ESC_EN_V  0x00000001U
+#define UHCI_RX_11_ESC_EN_S  6
+/** UHCI_RX_13_ESC_EN : R/W; bitpos: [7]; default: 0;
+ *  a
+ */
+#define UHCI_RX_13_ESC_EN    (BIT(7))
+#define UHCI_RX_13_ESC_EN_M  (UHCI_RX_13_ESC_EN_V << UHCI_RX_13_ESC_EN_S)
+#define UHCI_RX_13_ESC_EN_V  0x00000001U
+#define UHCI_RX_13_ESC_EN_S  7
+
+/** UHCI_HUNG_CONF_REG register
+ *  a
+ */
+#define UHCI_HUNG_CONF_REG(i) (REG_UHCI_BASE(i) + 0x24)
+/** UHCI_TXFIFO_TIMEOUT : R/W; bitpos: [7:0]; default: 16;
+ *  a
+ */
+#define UHCI_TXFIFO_TIMEOUT    0x000000FFU
+#define UHCI_TXFIFO_TIMEOUT_M  (UHCI_TXFIFO_TIMEOUT_V << UHCI_TXFIFO_TIMEOUT_S)
+#define UHCI_TXFIFO_TIMEOUT_V  0x000000FFU
+#define UHCI_TXFIFO_TIMEOUT_S  0
+/** UHCI_TXFIFO_TIMEOUT_SHIFT : R/W; bitpos: [10:8]; default: 0;
+ *  a
+ */
+#define UHCI_TXFIFO_TIMEOUT_SHIFT    0x00000007U
+#define UHCI_TXFIFO_TIMEOUT_SHIFT_M  (UHCI_TXFIFO_TIMEOUT_SHIFT_V << UHCI_TXFIFO_TIMEOUT_SHIFT_S)
+#define UHCI_TXFIFO_TIMEOUT_SHIFT_V  0x00000007U
+#define UHCI_TXFIFO_TIMEOUT_SHIFT_S  8
+/** UHCI_TXFIFO_TIMEOUT_ENA : R/W; bitpos: [11]; default: 1;
+ *  a
+ */
+#define UHCI_TXFIFO_TIMEOUT_ENA    (BIT(11))
+#define UHCI_TXFIFO_TIMEOUT_ENA_M  (UHCI_TXFIFO_TIMEOUT_ENA_V << UHCI_TXFIFO_TIMEOUT_ENA_S)
+#define UHCI_TXFIFO_TIMEOUT_ENA_V  0x00000001U
+#define UHCI_TXFIFO_TIMEOUT_ENA_S  11
+/** UHCI_RXFIFO_TIMEOUT : R/W; bitpos: [19:12]; default: 16;
+ *  a
+ */
+#define UHCI_RXFIFO_TIMEOUT    0x000000FFU
+#define UHCI_RXFIFO_TIMEOUT_M  (UHCI_RXFIFO_TIMEOUT_V << UHCI_RXFIFO_TIMEOUT_S)
+#define UHCI_RXFIFO_TIMEOUT_V  0x000000FFU
+#define UHCI_RXFIFO_TIMEOUT_S  12
+/** UHCI_RXFIFO_TIMEOUT_SHIFT : R/W; bitpos: [22:20]; default: 0;
+ *  a
+ */
+#define UHCI_RXFIFO_TIMEOUT_SHIFT    0x00000007U
+#define UHCI_RXFIFO_TIMEOUT_SHIFT_M  (UHCI_RXFIFO_TIMEOUT_SHIFT_V << UHCI_RXFIFO_TIMEOUT_SHIFT_S)
+#define UHCI_RXFIFO_TIMEOUT_SHIFT_V  0x00000007U
+#define UHCI_RXFIFO_TIMEOUT_SHIFT_S  20
+/** UHCI_RXFIFO_TIMEOUT_ENA : R/W; bitpos: [23]; default: 1;
+ *  a
+ */
+#define UHCI_RXFIFO_TIMEOUT_ENA    (BIT(23))
+#define UHCI_RXFIFO_TIMEOUT_ENA_M  (UHCI_RXFIFO_TIMEOUT_ENA_V << UHCI_RXFIFO_TIMEOUT_ENA_S)
+#define UHCI_RXFIFO_TIMEOUT_ENA_V  0x00000001U
+#define UHCI_RXFIFO_TIMEOUT_ENA_S  23
+
+/** UHCI_ACK_NUM_REG register
+ *  a
+ */
+#define UHCI_ACK_NUM_REG(i) (REG_UHCI_BASE(i) + 0x28)
+/** UHCI_ACK_NUM : R/W; bitpos: [2:0]; default: 0;
+ *  a
+ */
+#define UHCI_ACK_NUM    0x00000007U
+#define UHCI_ACK_NUM_M  (UHCI_ACK_NUM_V << UHCI_ACK_NUM_S)
+#define UHCI_ACK_NUM_V  0x00000007U
+#define UHCI_ACK_NUM_S  0
+/** UHCI_ACK_NUM_LOAD : WT; bitpos: [3]; default: 0;
+ *  a
+ */
+#define UHCI_ACK_NUM_LOAD    (BIT(3))
+#define UHCI_ACK_NUM_LOAD_M  (UHCI_ACK_NUM_LOAD_V << UHCI_ACK_NUM_LOAD_S)
+#define UHCI_ACK_NUM_LOAD_V  0x00000001U
+#define UHCI_ACK_NUM_LOAD_S  3
+
+/** UHCI_RX_HEAD_REG register
+ *  a
+ */
+#define UHCI_RX_HEAD_REG(i) (REG_UHCI_BASE(i) + 0x2c)
+/** UHCI_RX_HEAD : RO; bitpos: [31:0]; default: 0;
+ *  a
+ */
+#define UHCI_RX_HEAD    0xFFFFFFFFU
+#define UHCI_RX_HEAD_M  (UHCI_RX_HEAD_V << UHCI_RX_HEAD_S)
+#define UHCI_RX_HEAD_V  0xFFFFFFFFU
+#define UHCI_RX_HEAD_S  0
+
+/** UHCI_QUICK_SENT_REG register
+ *  a
+ */
+#define UHCI_QUICK_SENT_REG(i) (REG_UHCI_BASE(i) + 0x30)
+/** UHCI_SINGLE_SEND_NUM : R/W; bitpos: [2:0]; default: 0;
+ *  a
+ */
+#define UHCI_SINGLE_SEND_NUM    0x00000007U
+#define UHCI_SINGLE_SEND_NUM_M  (UHCI_SINGLE_SEND_NUM_V << UHCI_SINGLE_SEND_NUM_S)
+#define UHCI_SINGLE_SEND_NUM_V  0x00000007U
+#define UHCI_SINGLE_SEND_NUM_S  0
+/** UHCI_SINGLE_SEND_EN : WT; bitpos: [3]; default: 0;
+ *  a
+ */
+#define UHCI_SINGLE_SEND_EN    (BIT(3))
+#define UHCI_SINGLE_SEND_EN_M  (UHCI_SINGLE_SEND_EN_V << UHCI_SINGLE_SEND_EN_S)
+#define UHCI_SINGLE_SEND_EN_V  0x00000001U
+#define UHCI_SINGLE_SEND_EN_S  3
+/** UHCI_ALWAYS_SEND_NUM : R/W; bitpos: [6:4]; default: 0;
+ *  a
+ */
+#define UHCI_ALWAYS_SEND_NUM    0x00000007U
+#define UHCI_ALWAYS_SEND_NUM_M  (UHCI_ALWAYS_SEND_NUM_V << UHCI_ALWAYS_SEND_NUM_S)
+#define UHCI_ALWAYS_SEND_NUM_V  0x00000007U
+#define UHCI_ALWAYS_SEND_NUM_S  4
+/** UHCI_ALWAYS_SEND_EN : R/W; bitpos: [7]; default: 0;
+ *  a
+ */
+#define UHCI_ALWAYS_SEND_EN    (BIT(7))
+#define UHCI_ALWAYS_SEND_EN_M  (UHCI_ALWAYS_SEND_EN_V << UHCI_ALWAYS_SEND_EN_S)
+#define UHCI_ALWAYS_SEND_EN_V  0x00000001U
+#define UHCI_ALWAYS_SEND_EN_S  7
+
+/** UHCI_REG_Q0_WORD0_REG register
+ *  a
+ */
+#define UHCI_REG_Q0_WORD0_REG(i) (REG_UHCI_BASE(i) + 0x34)
+/** UHCI_SEND_Q0_WORD0 : R/W; bitpos: [31:0]; default: 0;
+ *  a
+ */
+#define UHCI_SEND_Q0_WORD0    0xFFFFFFFFU
+#define UHCI_SEND_Q0_WORD0_M  (UHCI_SEND_Q0_WORD0_V << UHCI_SEND_Q0_WORD0_S)
+#define UHCI_SEND_Q0_WORD0_V  0xFFFFFFFFU
+#define UHCI_SEND_Q0_WORD0_S  0
+
+/** UHCI_REG_Q0_WORD1_REG register
+ *  a
+ */
+#define UHCI_REG_Q0_WORD1_REG(i) (REG_UHCI_BASE(i) + 0x38)
+/** UHCI_SEND_Q0_WORD1 : R/W; bitpos: [31:0]; default: 0;
+ *  a
+ */
+#define UHCI_SEND_Q0_WORD1    0xFFFFFFFFU
+#define UHCI_SEND_Q0_WORD1_M  (UHCI_SEND_Q0_WORD1_V << UHCI_SEND_Q0_WORD1_S)
+#define UHCI_SEND_Q0_WORD1_V  0xFFFFFFFFU
+#define UHCI_SEND_Q0_WORD1_S  0
+
+/** UHCI_REG_Q1_WORD0_REG register
+ *  a
+ */
+#define UHCI_REG_Q1_WORD0_REG(i) (REG_UHCI_BASE(i) + 0x3c)
+/** UHCI_SEND_Q1_WORD0 : R/W; bitpos: [31:0]; default: 0;
+ *  a
+ */
+#define UHCI_SEND_Q1_WORD0    0xFFFFFFFFU
+#define UHCI_SEND_Q1_WORD0_M  (UHCI_SEND_Q1_WORD0_V << UHCI_SEND_Q1_WORD0_S)
+#define UHCI_SEND_Q1_WORD0_V  0xFFFFFFFFU
+#define UHCI_SEND_Q1_WORD0_S  0
+
+/** UHCI_REG_Q1_WORD1_REG register
+ *  a
+ */
+#define UHCI_REG_Q1_WORD1_REG(i) (REG_UHCI_BASE(i) + 0x40)
+/** UHCI_SEND_Q1_WORD1 : R/W; bitpos: [31:0]; default: 0;
+ *  a
+ */
+#define UHCI_SEND_Q1_WORD1    0xFFFFFFFFU
+#define UHCI_SEND_Q1_WORD1_M  (UHCI_SEND_Q1_WORD1_V << UHCI_SEND_Q1_WORD1_S)
+#define UHCI_SEND_Q1_WORD1_V  0xFFFFFFFFU
+#define UHCI_SEND_Q1_WORD1_S  0
+
+/** UHCI_REG_Q2_WORD0_REG register
+ *  a
+ */
+#define UHCI_REG_Q2_WORD0_REG(i) (REG_UHCI_BASE(i) + 0x44)
+/** UHCI_SEND_Q2_WORD0 : R/W; bitpos: [31:0]; default: 0;
+ *  a
+ */
+#define UHCI_SEND_Q2_WORD0    0xFFFFFFFFU
+#define UHCI_SEND_Q2_WORD0_M  (UHCI_SEND_Q2_WORD0_V << UHCI_SEND_Q2_WORD0_S)
+#define UHCI_SEND_Q2_WORD0_V  0xFFFFFFFFU
+#define UHCI_SEND_Q2_WORD0_S  0
+
+/** UHCI_REG_Q2_WORD1_REG register
+ *  a
+ */
+#define UHCI_REG_Q2_WORD1_REG(i) (REG_UHCI_BASE(i) + 0x48)
+/** UHCI_SEND_Q2_WORD1 : R/W; bitpos: [31:0]; default: 0;
+ *  a
+ */
+#define UHCI_SEND_Q2_WORD1    0xFFFFFFFFU
+#define UHCI_SEND_Q2_WORD1_M  (UHCI_SEND_Q2_WORD1_V << UHCI_SEND_Q2_WORD1_S)
+#define UHCI_SEND_Q2_WORD1_V  0xFFFFFFFFU
+#define UHCI_SEND_Q2_WORD1_S  0
+
+/** UHCI_REG_Q3_WORD0_REG register
+ *  a
+ */
+#define UHCI_REG_Q3_WORD0_REG(i) (REG_UHCI_BASE(i) + 0x4c)
+/** UHCI_SEND_Q3_WORD0 : R/W; bitpos: [31:0]; default: 0;
+ *  a
+ */
+#define UHCI_SEND_Q3_WORD0    0xFFFFFFFFU
+#define UHCI_SEND_Q3_WORD0_M  (UHCI_SEND_Q3_WORD0_V << UHCI_SEND_Q3_WORD0_S)
+#define UHCI_SEND_Q3_WORD0_V  0xFFFFFFFFU
+#define UHCI_SEND_Q3_WORD0_S  0
+
+/** UHCI_REG_Q3_WORD1_REG register
+ *  a
+ */
+#define UHCI_REG_Q3_WORD1_REG(i) (REG_UHCI_BASE(i) + 0x50)
+/** UHCI_SEND_Q3_WORD1 : R/W; bitpos: [31:0]; default: 0;
+ *  a
+ */
+#define UHCI_SEND_Q3_WORD1    0xFFFFFFFFU
+#define UHCI_SEND_Q3_WORD1_M  (UHCI_SEND_Q3_WORD1_V << UHCI_SEND_Q3_WORD1_S)
+#define UHCI_SEND_Q3_WORD1_V  0xFFFFFFFFU
+#define UHCI_SEND_Q3_WORD1_S  0
+
+/** UHCI_REG_Q4_WORD0_REG register
+ *  a
+ */
+#define UHCI_REG_Q4_WORD0_REG(i) (REG_UHCI_BASE(i) + 0x54)
+/** UHCI_SEND_Q4_WORD0 : R/W; bitpos: [31:0]; default: 0;
+ *  a
+ */
+#define UHCI_SEND_Q4_WORD0    0xFFFFFFFFU
+#define UHCI_SEND_Q4_WORD0_M  (UHCI_SEND_Q4_WORD0_V << UHCI_SEND_Q4_WORD0_S)
+#define UHCI_SEND_Q4_WORD0_V  0xFFFFFFFFU
+#define UHCI_SEND_Q4_WORD0_S  0
+
+/** UHCI_REG_Q4_WORD1_REG register
+ *  a
+ */
+#define UHCI_REG_Q4_WORD1_REG(i) (REG_UHCI_BASE(i) + 0x58)
+/** UHCI_SEND_Q4_WORD1 : R/W; bitpos: [31:0]; default: 0;
+ *  a
+ */
+#define UHCI_SEND_Q4_WORD1    0xFFFFFFFFU
+#define UHCI_SEND_Q4_WORD1_M  (UHCI_SEND_Q4_WORD1_V << UHCI_SEND_Q4_WORD1_S)
+#define UHCI_SEND_Q4_WORD1_V  0xFFFFFFFFU
+#define UHCI_SEND_Q4_WORD1_S  0
+
+/** UHCI_REG_Q5_WORD0_REG register
+ *  a
+ */
+#define UHCI_REG_Q5_WORD0_REG(i) (REG_UHCI_BASE(i) + 0x5c)
+/** UHCI_SEND_Q5_WORD0 : R/W; bitpos: [31:0]; default: 0;
+ *  a
+ */
+#define UHCI_SEND_Q5_WORD0    0xFFFFFFFFU
+#define UHCI_SEND_Q5_WORD0_M  (UHCI_SEND_Q5_WORD0_V << UHCI_SEND_Q5_WORD0_S)
+#define UHCI_SEND_Q5_WORD0_V  0xFFFFFFFFU
+#define UHCI_SEND_Q5_WORD0_S  0
+
+/** UHCI_REG_Q5_WORD1_REG register
+ *  a
+ */
+#define UHCI_REG_Q5_WORD1_REG(i) (REG_UHCI_BASE(i) + 0x60)
+/** UHCI_SEND_Q5_WORD1 : R/W; bitpos: [31:0]; default: 0;
+ *  a
+ */
+#define UHCI_SEND_Q5_WORD1    0xFFFFFFFFU
+#define UHCI_SEND_Q5_WORD1_M  (UHCI_SEND_Q5_WORD1_V << UHCI_SEND_Q5_WORD1_S)
+#define UHCI_SEND_Q5_WORD1_V  0xFFFFFFFFU
+#define UHCI_SEND_Q5_WORD1_S  0
+
+/** UHCI_REG_Q6_WORD0_REG register
+ *  a
+ */
+#define UHCI_REG_Q6_WORD0_REG(i) (REG_UHCI_BASE(i) + 0x64)
+/** UHCI_SEND_Q6_WORD0 : R/W; bitpos: [31:0]; default: 0;
+ *  a
+ */
+#define UHCI_SEND_Q6_WORD0    0xFFFFFFFFU
+#define UHCI_SEND_Q6_WORD0_M  (UHCI_SEND_Q6_WORD0_V << UHCI_SEND_Q6_WORD0_S)
+#define UHCI_SEND_Q6_WORD0_V  0xFFFFFFFFU
+#define UHCI_SEND_Q6_WORD0_S  0
+
+/** UHCI_REG_Q6_WORD1_REG register
+ *  a
+ */
+#define UHCI_REG_Q6_WORD1_REG(i) (REG_UHCI_BASE(i) + 0x68)
+/** UHCI_SEND_Q6_WORD1 : R/W; bitpos: [31:0]; default: 0;
+ *  a
+ */
+#define UHCI_SEND_Q6_WORD1    0xFFFFFFFFU
+#define UHCI_SEND_Q6_WORD1_M  (UHCI_SEND_Q6_WORD1_V << UHCI_SEND_Q6_WORD1_S)
+#define UHCI_SEND_Q6_WORD1_V  0xFFFFFFFFU
+#define UHCI_SEND_Q6_WORD1_S  0
+
+/** UHCI_ESC_CONF0_REG register
+ *  a
+ */
+#define UHCI_ESC_CONF0_REG(i) (REG_UHCI_BASE(i) + 0x6c)
+/** UHCI_SEPER_CHAR : R/W; bitpos: [7:0]; default: 192;
+ *  a
+ */
+#define UHCI_SEPER_CHAR    0x000000FFU
+#define UHCI_SEPER_CHAR_M  (UHCI_SEPER_CHAR_V << UHCI_SEPER_CHAR_S)
+#define UHCI_SEPER_CHAR_V  0x000000FFU
+#define UHCI_SEPER_CHAR_S  0
+/** UHCI_SEPER_ESC_CHAR0 : R/W; bitpos: [15:8]; default: 219;
+ *  a
+ */
+#define UHCI_SEPER_ESC_CHAR0    0x000000FFU
+#define UHCI_SEPER_ESC_CHAR0_M  (UHCI_SEPER_ESC_CHAR0_V << UHCI_SEPER_ESC_CHAR0_S)
+#define UHCI_SEPER_ESC_CHAR0_V  0x000000FFU
+#define UHCI_SEPER_ESC_CHAR0_S  8
+/** UHCI_SEPER_ESC_CHAR1 : R/W; bitpos: [23:16]; default: 220;
+ *  a
+ */
+#define UHCI_SEPER_ESC_CHAR1    0x000000FFU
+#define UHCI_SEPER_ESC_CHAR1_M  (UHCI_SEPER_ESC_CHAR1_V << UHCI_SEPER_ESC_CHAR1_S)
+#define UHCI_SEPER_ESC_CHAR1_V  0x000000FFU
+#define UHCI_SEPER_ESC_CHAR1_S  16
+
+/** UHCI_ESC_CONF1_REG register
+ *  a
+ */
+#define UHCI_ESC_CONF1_REG(i) (REG_UHCI_BASE(i) + 0x70)
+/** UHCI_ESC_SEQ0 : R/W; bitpos: [7:0]; default: 219;
+ *  a
+ */
+#define UHCI_ESC_SEQ0    0x000000FFU
+#define UHCI_ESC_SEQ0_M  (UHCI_ESC_SEQ0_V << UHCI_ESC_SEQ0_S)
+#define UHCI_ESC_SEQ0_V  0x000000FFU
+#define UHCI_ESC_SEQ0_S  0
+/** UHCI_ESC_SEQ0_CHAR0 : R/W; bitpos: [15:8]; default: 219;
+ *  a
+ */
+#define UHCI_ESC_SEQ0_CHAR0    0x000000FFU
+#define UHCI_ESC_SEQ0_CHAR0_M  (UHCI_ESC_SEQ0_CHAR0_V << UHCI_ESC_SEQ0_CHAR0_S)
+#define UHCI_ESC_SEQ0_CHAR0_V  0x000000FFU
+#define UHCI_ESC_SEQ0_CHAR0_S  8
+/** UHCI_ESC_SEQ0_CHAR1 : R/W; bitpos: [23:16]; default: 221;
+ *  a
+ */
+#define UHCI_ESC_SEQ0_CHAR1    0x000000FFU
+#define UHCI_ESC_SEQ0_CHAR1_M  (UHCI_ESC_SEQ0_CHAR1_V << UHCI_ESC_SEQ0_CHAR1_S)
+#define UHCI_ESC_SEQ0_CHAR1_V  0x000000FFU
+#define UHCI_ESC_SEQ0_CHAR1_S  16
+
+/** UHCI_ESC_CONF2_REG register
+ *  a
+ */
+#define UHCI_ESC_CONF2_REG(i) (REG_UHCI_BASE(i) + 0x74)
+/** UHCI_ESC_SEQ1 : R/W; bitpos: [7:0]; default: 17;
+ *  a
+ */
+#define UHCI_ESC_SEQ1    0x000000FFU
+#define UHCI_ESC_SEQ1_M  (UHCI_ESC_SEQ1_V << UHCI_ESC_SEQ1_S)
+#define UHCI_ESC_SEQ1_V  0x000000FFU
+#define UHCI_ESC_SEQ1_S  0
+/** UHCI_ESC_SEQ1_CHAR0 : R/W; bitpos: [15:8]; default: 219;
+ *  a
+ */
+#define UHCI_ESC_SEQ1_CHAR0    0x000000FFU
+#define UHCI_ESC_SEQ1_CHAR0_M  (UHCI_ESC_SEQ1_CHAR0_V << UHCI_ESC_SEQ1_CHAR0_S)
+#define UHCI_ESC_SEQ1_CHAR0_V  0x000000FFU
+#define UHCI_ESC_SEQ1_CHAR0_S  8
+/** UHCI_ESC_SEQ1_CHAR1 : R/W; bitpos: [23:16]; default: 222;
+ *  a
+ */
+#define UHCI_ESC_SEQ1_CHAR1    0x000000FFU
+#define UHCI_ESC_SEQ1_CHAR1_M  (UHCI_ESC_SEQ1_CHAR1_V << UHCI_ESC_SEQ1_CHAR1_S)
+#define UHCI_ESC_SEQ1_CHAR1_V  0x000000FFU
+#define UHCI_ESC_SEQ1_CHAR1_S  16
+
+/** UHCI_ESC_CONF3_REG register
+ *  a
+ */
+#define UHCI_ESC_CONF3_REG(i) (REG_UHCI_BASE(i) + 0x78)
+/** UHCI_ESC_SEQ2 : R/W; bitpos: [7:0]; default: 19;
+ *  a
+ */
+#define UHCI_ESC_SEQ2    0x000000FFU
+#define UHCI_ESC_SEQ2_M  (UHCI_ESC_SEQ2_V << UHCI_ESC_SEQ2_S)
+#define UHCI_ESC_SEQ2_V  0x000000FFU
+#define UHCI_ESC_SEQ2_S  0
+/** UHCI_ESC_SEQ2_CHAR0 : R/W; bitpos: [15:8]; default: 219;
+ *  a
+ */
+#define UHCI_ESC_SEQ2_CHAR0    0x000000FFU
+#define UHCI_ESC_SEQ2_CHAR0_M  (UHCI_ESC_SEQ2_CHAR0_V << UHCI_ESC_SEQ2_CHAR0_S)
+#define UHCI_ESC_SEQ2_CHAR0_V  0x000000FFU
+#define UHCI_ESC_SEQ2_CHAR0_S  8
+/** UHCI_ESC_SEQ2_CHAR1 : R/W; bitpos: [23:16]; default: 223;
+ *  a
+ */
+#define UHCI_ESC_SEQ2_CHAR1    0x000000FFU
+#define UHCI_ESC_SEQ2_CHAR1_M  (UHCI_ESC_SEQ2_CHAR1_V << UHCI_ESC_SEQ2_CHAR1_S)
+#define UHCI_ESC_SEQ2_CHAR1_V  0x000000FFU
+#define UHCI_ESC_SEQ2_CHAR1_S  16
+
+/** UHCI_PKT_THRES_REG register
+ *  a
+ */
+#define UHCI_PKT_THRES_REG(i) (REG_UHCI_BASE(i) + 0x7c)
+/** UHCI_PKT_THRS : R/W; bitpos: [12:0]; default: 128;
+ *  a
+ */
+#define UHCI_PKT_THRS    0x00001FFFU
+#define UHCI_PKT_THRS_M  (UHCI_PKT_THRS_V << UHCI_PKT_THRS_S)
+#define UHCI_PKT_THRS_V  0x00001FFFU
+#define UHCI_PKT_THRS_S  0
+
+/** UHCI_DATE_REG register
+ *  a
+ */
+#define UHCI_DATE_REG(i) (REG_UHCI_BASE(i) + 0x80)
+/** UHCI_DATE : R/W; bitpos: [31:0]; default: 35655936;
+ *  a
+ */
+#define UHCI_DATE    0xFFFFFFFFU
+#define UHCI_DATE_M  (UHCI_DATE_V << UHCI_DATE_S)
+#define UHCI_DATE_V  0xFFFFFFFFU
+#define UHCI_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/uhci_struct.h b/components/soc/esp32c6/include/soc/uhci_struct.h
new file mode 100644
index 0000000000..29a488af67
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/uhci_struct.h
@@ -0,0 +1,655 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: Configuration Register */
+/** Type of conf0 register
+ *  a
+ */
+typedef union {
+    struct {
+        /** tx_rst : R/W; bitpos: [0]; default: 0;
+         *  Write 1 then write 0 to this bit to reset decode state machine.
+         */
+        uint32_t tx_rst:1;
+        /** rx_rst : R/W; bitpos: [1]; default: 0;
+         *  Write 1 then write 0 to this bit to reset encode state machine.
+         */
+        uint32_t rx_rst:1;
+        /** uart0_ce : R/W; bitpos: [2]; default: 0;
+         *  Set this bit to link up HCI and UART0.
+         */
+        uint32_t uart0_ce:1;
+        /** uart1_ce : R/W; bitpos: [3]; default: 0;
+         *  Set this bit to link up HCI and UART1.
+         */
+        uint32_t uart1_ce:1;
+        uint32_t reserved_4:1;
+        /** seper_en : R/W; bitpos: [5]; default: 1;
+         *  Set this bit to separate the data frame using a special char.
+         */
+        uint32_t seper_en:1;
+        /** head_en : R/W; bitpos: [6]; default: 1;
+         *  Set this bit to encode the data packet with a formatting header.
+         */
+        uint32_t head_en:1;
+        /** crc_rec_en : R/W; bitpos: [7]; default: 1;
+         *  Set this bit to enable UHCI to receive the 16 bit CRC.
+         */
+        uint32_t crc_rec_en:1;
+        /** uart_idle_eof_en : R/W; bitpos: [8]; default: 0;
+         *  If this bit is set to 1 UHCI will end the payload receiving process when UART has
+         *  been in idle state.
+         */
+        uint32_t uart_idle_eof_en:1;
+        /** len_eof_en : R/W; bitpos: [9]; default: 1;
+         *  If this bit is set to 1 UHCI decoder receiving payload data is end when the
+         *  receiving byte count has reached the specified value. The value is payload length
+         *  indicated by UHCI packet header when UHCI_HEAD_EN is 1 or the value is
+         *  configuration value when UHCI_HEAD_EN is 0. If this bit is set to 0 UHCI decoder
+         *  receiving payload data is end when 0xc0 is received.
+         */
+        uint32_t len_eof_en:1;
+        /** encode_crc_en : R/W; bitpos: [10]; default: 1;
+         *  Set this bit to enable data integrity checking by appending a 16 bit CCITT-CRC to
+         *  end of the payload.
+         */
+        uint32_t encode_crc_en:1;
+        /** clk_en : R/W; bitpos: [11]; default: 0;
+         *  1'b1: Force clock on for register. 1'b0: Support clock only when application writes
+         *  registers.
+         */
+        uint32_t clk_en:1;
+        /** uart_rx_brk_eof_en : R/W; bitpos: [12]; default: 0;
+         *  If this bit is set to 1 UHCI will end payload receive process when NULL frame is
+         *  received by UART.
+         */
+        uint32_t uart_rx_brk_eof_en:1;
+        uint32_t reserved_13:19;
+    };
+    uint32_t val;
+} uhci_conf0_reg_t;
+
+/** Type of conf1 register
+ *  a
+ */
+typedef union {
+    struct {
+        /** check_sum_en : R/W; bitpos: [0]; default: 1;
+         *  a
+         */
+        uint32_t check_sum_en:1;
+        /** check_seq_en : R/W; bitpos: [1]; default: 1;
+         *  a
+         */
+        uint32_t check_seq_en:1;
+        /** crc_disable : R/W; bitpos: [2]; default: 0;
+         *  a
+         */
+        uint32_t crc_disable:1;
+        /** save_head : R/W; bitpos: [3]; default: 0;
+         *  a
+         */
+        uint32_t save_head:1;
+        /** tx_check_sum_re : R/W; bitpos: [4]; default: 1;
+         *  a
+         */
+        uint32_t tx_check_sum_re:1;
+        /** tx_ack_num_re : R/W; bitpos: [5]; default: 1;
+         *  a
+         */
+        uint32_t tx_ack_num_re:1;
+        uint32_t reserved_6:1;
+        /** wait_sw_start : R/W; bitpos: [7]; default: 0;
+         *  a
+         */
+        uint32_t wait_sw_start:1;
+        /** sw_start : WT; bitpos: [8]; default: 0;
+         *  a
+         */
+        uint32_t sw_start:1;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} uhci_conf1_reg_t;
+
+/** Type of escape_conf register
+ *  a
+ */
+typedef union {
+    struct {
+        /** tx_c0_esc_en : R/W; bitpos: [0]; default: 1;
+         *  a
+         */
+        uint32_t tx_c0_esc_en:1;
+        /** tx_db_esc_en : R/W; bitpos: [1]; default: 1;
+         *  a
+         */
+        uint32_t tx_db_esc_en:1;
+        /** tx_11_esc_en : R/W; bitpos: [2]; default: 0;
+         *  a
+         */
+        uint32_t tx_11_esc_en:1;
+        /** tx_13_esc_en : R/W; bitpos: [3]; default: 0;
+         *  a
+         */
+        uint32_t tx_13_esc_en:1;
+        /** rx_c0_esc_en : R/W; bitpos: [4]; default: 1;
+         *  a
+         */
+        uint32_t rx_c0_esc_en:1;
+        /** rx_db_esc_en : R/W; bitpos: [5]; default: 1;
+         *  a
+         */
+        uint32_t rx_db_esc_en:1;
+        /** rx_11_esc_en : R/W; bitpos: [6]; default: 0;
+         *  a
+         */
+        uint32_t rx_11_esc_en:1;
+        /** rx_13_esc_en : R/W; bitpos: [7]; default: 0;
+         *  a
+         */
+        uint32_t rx_13_esc_en:1;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} uhci_escape_conf_reg_t;
+
+/** Type of hung_conf register
+ *  a
+ */
+typedef union {
+    struct {
+        /** txfifo_timeout : R/W; bitpos: [7:0]; default: 16;
+         *  a
+         */
+        uint32_t txfifo_timeout:8;
+        /** txfifo_timeout_shift : R/W; bitpos: [10:8]; default: 0;
+         *  a
+         */
+        uint32_t txfifo_timeout_shift:3;
+        /** txfifo_timeout_ena : R/W; bitpos: [11]; default: 1;
+         *  a
+         */
+        uint32_t txfifo_timeout_ena:1;
+        /** rxfifo_timeout : R/W; bitpos: [19:12]; default: 16;
+         *  a
+         */
+        uint32_t rxfifo_timeout:8;
+        /** rxfifo_timeout_shift : R/W; bitpos: [22:20]; default: 0;
+         *  a
+         */
+        uint32_t rxfifo_timeout_shift:3;
+        /** rxfifo_timeout_ena : R/W; bitpos: [23]; default: 1;
+         *  a
+         */
+        uint32_t rxfifo_timeout_ena:1;
+        uint32_t reserved_24:8;
+    };
+    uint32_t val;
+} uhci_hung_conf_reg_t;
+
+/** Type of ack_num register
+ *  a
+ */
+typedef union {
+    struct {
+        /** ack_num : R/W; bitpos: [2:0]; default: 0;
+         *  a
+         */
+        uint32_t ack_num:3;
+        /** ack_num_load : WT; bitpos: [3]; default: 0;
+         *  a
+         */
+        uint32_t ack_num_load:1;
+        uint32_t reserved_4:28;
+    };
+    uint32_t val;
+} uhci_ack_num_reg_t;
+
+/** Type of quick_sent register
+ *  a
+ */
+typedef union {
+    struct {
+        /** single_send_num : R/W; bitpos: [2:0]; default: 0;
+         *  a
+         */
+        uint32_t single_send_num:3;
+        /** single_send_en : WT; bitpos: [3]; default: 0;
+         *  a
+         */
+        uint32_t single_send_en:1;
+        /** always_send_num : R/W; bitpos: [6:4]; default: 0;
+         *  a
+         */
+        uint32_t always_send_num:3;
+        /** always_send_en : R/W; bitpos: [7]; default: 0;
+         *  a
+         */
+        uint32_t always_send_en:1;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} uhci_quick_sent_reg_t;
+
+/** Type of reg_qn_word0 register
+ *  a
+ */
+typedef union {
+    struct {
+        /** send_word0 : R/W; bitpos: [31:0]; default: 0;
+         *  a
+         */
+        uint32_t send_word0:32;
+    };
+    uint32_t val;
+} uhci_reg_qn_word0_reg_t;
+
+/** Type of reg_qn_word1 register
+ *  a
+ */
+typedef union {
+    struct {
+        /** send_word1 : R/W; bitpos: [31:0]; default: 0;
+         *  a
+         */
+        uint32_t send_word1:32;
+    };
+    uint32_t val;
+} uhci_reg_qn_word1_reg_t;
+
+/** Type of esc_conf0 register
+ *  a
+ */
+typedef union {
+    struct {
+        /** seper_char : R/W; bitpos: [7:0]; default: 192;
+         *  a
+         */
+        uint32_t seper_char:8;
+        /** seper_esc_char0 : R/W; bitpos: [15:8]; default: 219;
+         *  a
+         */
+        uint32_t seper_esc_char0:8;
+        /** seper_esc_char1 : R/W; bitpos: [23:16]; default: 220;
+         *  a
+         */
+        uint32_t seper_esc_char1:8;
+        uint32_t reserved_24:8;
+    };
+    uint32_t val;
+} uhci_esc_conf0_reg_t;
+
+/** Type of esc_conf1 register
+ *  a
+ */
+typedef union {
+    struct {
+        /** esc_seq0 : R/W; bitpos: [7:0]; default: 219;
+         *  a
+         */
+        uint32_t esc_seq0:8;
+        /** esc_seq0_char0 : R/W; bitpos: [15:8]; default: 219;
+         *  a
+         */
+        uint32_t esc_seq0_char0:8;
+        /** esc_seq0_char1 : R/W; bitpos: [23:16]; default: 221;
+         *  a
+         */
+        uint32_t esc_seq0_char1:8;
+        uint32_t reserved_24:8;
+    };
+    uint32_t val;
+} uhci_esc_conf1_reg_t;
+
+/** Type of esc_conf2 register
+ *  a
+ */
+typedef union {
+    struct {
+        /** esc_seq1 : R/W; bitpos: [7:0]; default: 17;
+         *  a
+         */
+        uint32_t esc_seq1:8;
+        /** esc_seq1_char0 : R/W; bitpos: [15:8]; default: 219;
+         *  a
+         */
+        uint32_t esc_seq1_char0:8;
+        /** esc_seq1_char1 : R/W; bitpos: [23:16]; default: 222;
+         *  a
+         */
+        uint32_t esc_seq1_char1:8;
+        uint32_t reserved_24:8;
+    };
+    uint32_t val;
+} uhci_esc_conf2_reg_t;
+
+/** Type of esc_conf3 register
+ *  a
+ */
+typedef union {
+    struct {
+        /** esc_seq2 : R/W; bitpos: [7:0]; default: 19;
+         *  a
+         */
+        uint32_t esc_seq2:8;
+        /** esc_seq2_char0 : R/W; bitpos: [15:8]; default: 219;
+         *  a
+         */
+        uint32_t esc_seq2_char0:8;
+        /** esc_seq2_char1 : R/W; bitpos: [23:16]; default: 223;
+         *  a
+         */
+        uint32_t esc_seq2_char1:8;
+        uint32_t reserved_24:8;
+    };
+    uint32_t val;
+} uhci_esc_conf3_reg_t;
+
+/** Type of pkt_thres register
+ *  a
+ */
+typedef union {
+    struct {
+        /** pkt_thrs : R/W; bitpos: [12:0]; default: 128;
+         *  a
+         */
+        uint32_t pkt_thrs:13;
+        uint32_t reserved_13:19;
+    };
+    uint32_t val;
+} uhci_pkt_thres_reg_t;
+
+
+/** Group: Interrupt Register */
+/** Type of int_raw register
+ *  a
+ */
+typedef union {
+    struct {
+        /** rx_start_int_raw : R/WTC/SS; bitpos: [0]; default: 0;
+         *  a
+         */
+        uint32_t rx_start_int_raw:1;
+        /** tx_start_int_raw : R/WTC/SS; bitpos: [1]; default: 0;
+         *  a
+         */
+        uint32_t tx_start_int_raw:1;
+        /** rx_hung_int_raw : R/WTC/SS; bitpos: [2]; default: 0;
+         *  a
+         */
+        uint32_t rx_hung_int_raw:1;
+        /** tx_hung_int_raw : R/WTC/SS; bitpos: [3]; default: 0;
+         *  a
+         */
+        uint32_t tx_hung_int_raw:1;
+        /** send_s_reg_q_int_raw : R/WTC/SS; bitpos: [4]; default: 0;
+         *  a
+         */
+        uint32_t send_s_reg_q_int_raw:1;
+        /** send_a_reg_q_int_raw : R/WTC/SS; bitpos: [5]; default: 0;
+         *  a
+         */
+        uint32_t send_a_reg_q_int_raw:1;
+        /** out_eof_int_raw : R/WTC/SS; bitpos: [6]; default: 0;
+         *  This is the interrupt raw bit. Triggered when there are some errors in EOF in the
+         */
+        uint32_t out_eof_int_raw:1;
+        /** app_ctrl0_int_raw : R/W; bitpos: [7]; default: 0;
+         *  Soft control int raw bit.
+         */
+        uint32_t app_ctrl0_int_raw:1;
+        /** app_ctrl1_int_raw : R/W; bitpos: [8]; default: 0;
+         *  Soft control int raw bit.
+         */
+        uint32_t app_ctrl1_int_raw:1;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} uhci_int_raw_reg_t;
+
+/** Type of int_st register
+ *  a
+ */
+typedef union {
+    struct {
+        /** rx_start_int_st : RO; bitpos: [0]; default: 0;
+         *  a
+         */
+        uint32_t rx_start_int_st:1;
+        /** tx_start_int_st : RO; bitpos: [1]; default: 0;
+         *  a
+         */
+        uint32_t tx_start_int_st:1;
+        /** rx_hung_int_st : RO; bitpos: [2]; default: 0;
+         *  a
+         */
+        uint32_t rx_hung_int_st:1;
+        /** tx_hung_int_st : RO; bitpos: [3]; default: 0;
+         *  a
+         */
+        uint32_t tx_hung_int_st:1;
+        /** send_s_reg_q_int_st : RO; bitpos: [4]; default: 0;
+         *  a
+         */
+        uint32_t send_s_reg_q_int_st:1;
+        /** send_a_reg_q_int_st : RO; bitpos: [5]; default: 0;
+         *  a
+         */
+        uint32_t send_a_reg_q_int_st:1;
+        /** outlink_eof_err_int_st : RO; bitpos: [6]; default: 0;
+         *  a
+         */
+        uint32_t outlink_eof_err_int_st:1;
+        /** app_ctrl0_int_st : RO; bitpos: [7]; default: 0;
+         *  a
+         */
+        uint32_t app_ctrl0_int_st:1;
+        /** app_ctrl1_int_st : RO; bitpos: [8]; default: 0;
+         *  a
+         */
+        uint32_t app_ctrl1_int_st:1;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} uhci_int_st_reg_t;
+
+/** Type of int_ena register
+ *  a
+ */
+typedef union {
+    struct {
+        /** rx_start_int_ena : R/W; bitpos: [0]; default: 0;
+         *  a
+         */
+        uint32_t rx_start_int_ena:1;
+        /** tx_start_int_ena : R/W; bitpos: [1]; default: 0;
+         *  a
+         */
+        uint32_t tx_start_int_ena:1;
+        /** rx_hung_int_ena : R/W; bitpos: [2]; default: 0;
+         *  a
+         */
+        uint32_t rx_hung_int_ena:1;
+        /** tx_hung_int_ena : R/W; bitpos: [3]; default: 0;
+         *  a
+         */
+        uint32_t tx_hung_int_ena:1;
+        /** send_s_reg_q_int_ena : R/W; bitpos: [4]; default: 0;
+         *  a
+         */
+        uint32_t send_s_reg_q_int_ena:1;
+        /** send_a_reg_q_int_ena : R/W; bitpos: [5]; default: 0;
+         *  a
+         */
+        uint32_t send_a_reg_q_int_ena:1;
+        /** outlink_eof_err_int_ena : R/W; bitpos: [6]; default: 0;
+         *  a
+         */
+        uint32_t outlink_eof_err_int_ena:1;
+        /** app_ctrl0_int_ena : R/W; bitpos: [7]; default: 0;
+         *  a
+         */
+        uint32_t app_ctrl0_int_ena:1;
+        /** app_ctrl1_int_ena : R/W; bitpos: [8]; default: 0;
+         *  a
+         */
+        uint32_t app_ctrl1_int_ena:1;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} uhci_int_ena_reg_t;
+
+/** Type of int_clr register
+ *  a
+ */
+typedef union {
+    struct {
+        /** rx_start_int_clr : WT; bitpos: [0]; default: 0;
+         *  a
+         */
+        uint32_t rx_start_int_clr:1;
+        /** tx_start_int_clr : WT; bitpos: [1]; default: 0;
+         *  a
+         */
+        uint32_t tx_start_int_clr:1;
+        /** rx_hung_int_clr : WT; bitpos: [2]; default: 0;
+         *  a
+         */
+        uint32_t rx_hung_int_clr:1;
+        /** tx_hung_int_clr : WT; bitpos: [3]; default: 0;
+         *  a
+         */
+        uint32_t tx_hung_int_clr:1;
+        /** send_s_reg_q_int_clr : WT; bitpos: [4]; default: 0;
+         *  a
+         */
+        uint32_t send_s_reg_q_int_clr:1;
+        /** send_a_reg_q_int_clr : WT; bitpos: [5]; default: 0;
+         *  a
+         */
+        uint32_t send_a_reg_q_int_clr:1;
+        /** outlink_eof_err_int_clr : WT; bitpos: [6]; default: 0;
+         *  a
+         */
+        uint32_t outlink_eof_err_int_clr:1;
+        /** app_ctrl0_int_clr : WT; bitpos: [7]; default: 0;
+         *  a
+         */
+        uint32_t app_ctrl0_int_clr:1;
+        /** app_ctrl1_int_clr : WT; bitpos: [8]; default: 0;
+         *  a
+         */
+        uint32_t app_ctrl1_int_clr:1;
+        uint32_t reserved_9:23;
+    };
+    uint32_t val;
+} uhci_int_clr_reg_t;
+
+
+/** Group: UHCI Status Register */
+/** Type of state0 register
+ *  a
+ */
+typedef union {
+    struct {
+        /** rx_err_cause : RO; bitpos: [2:0]; default: 0;
+         *  a
+         */
+        uint32_t rx_err_cause:3;
+        /** decode_state : RO; bitpos: [5:3]; default: 0;
+         *  a
+         */
+        uint32_t decode_state:3;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} uhci_state0_reg_t;
+
+/** Type of state1 register
+ *  a
+ */
+typedef union {
+    struct {
+        /** encode_state : RO; bitpos: [2:0]; default: 0;
+         *  a
+         */
+        uint32_t encode_state:3;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} uhci_state1_reg_t;
+
+/** Type of rx_head register
+ *  a
+ */
+typedef union {
+    struct {
+        /** rx_head : RO; bitpos: [31:0]; default: 0;
+         *  a
+         */
+        uint32_t rx_head:32;
+    };
+    uint32_t val;
+} uhci_rx_head_reg_t;
+
+
+/** Group: Version Register */
+/** Type of date register
+ *  a
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [31:0]; default: 35655936;
+         *  a
+         */
+        uint32_t date:32;
+    };
+    uint32_t val;
+} uhci_date_reg_t;
+
+
+typedef struct uhci_dev_s {
+    volatile uhci_conf0_reg_t conf0;
+    volatile uhci_int_raw_reg_t int_raw;
+    volatile uhci_int_st_reg_t int_st;
+    volatile uhci_int_ena_reg_t int_ena;
+    volatile uhci_int_clr_reg_t int_clr;
+    volatile uhci_conf1_reg_t conf1;
+    volatile uhci_state0_reg_t state0;
+    volatile uhci_state1_reg_t state1;
+    volatile uhci_escape_conf_reg_t escape_conf;
+    volatile uhci_hung_conf_reg_t hung_conf;
+    volatile uhci_ack_num_reg_t ack_num;
+    volatile uhci_rx_head_reg_t rx_head;
+    volatile uhci_quick_sent_reg_t quick_sent;
+    volatile struct {
+        uhci_reg_qn_word0_reg_t word0;
+        uhci_reg_qn_word1_reg_t word1;
+    } q_data[7];
+    volatile uhci_esc_conf0_reg_t esc_conf0;
+    volatile uhci_esc_conf1_reg_t esc_conf1;
+    volatile uhci_esc_conf2_reg_t esc_conf2;
+    volatile uhci_esc_conf3_reg_t esc_conf3;
+    volatile uhci_pkt_thres_reg_t pkt_thres;
+    volatile uhci_date_reg_t date;
+} uhci_dev_t;
+
+extern uhci_dev_t UHCI0;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(uhci_dev_t) == 0x84, "Invalid size of uhci_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/usb_serial_jtag_reg.h b/components/soc/esp32c6/include/soc/usb_serial_jtag_reg.h
new file mode 100644
index 0000000000..eb4b8a1e03
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/usb_serial_jtag_reg.h
@@ -0,0 +1,1188 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** USB_SERIAL_JTAG_EP1_REG register
+ *  FIFO access for the CDC-ACM data IN and OUT endpoints.
+ */
+#define USB_SERIAL_JTAG_EP1_REG (DR_REG_USB_SERIAL_JTAG_BASE + 0x0)
+/** USB_SERIAL_JTAG_RDWR_BYTE : R/W; bitpos: [7:0]; default: 0;
+ *  Write and read byte data to/from UART Tx/Rx FIFO through this field. When
+ *  USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT is set, then user can write data (up to 64
+ *  bytes) into UART Tx FIFO. When USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT is set, user
+ *  can check USB_SERIAL_JTAG_OUT_EP1_WR_ADDR USB_SERIAL_JTAG_OUT_EP0_RD_ADDR to know
+ *  how many data is received, then read data from UART Rx FIFO.
+ */
+#define USB_SERIAL_JTAG_RDWR_BYTE    0x000000FFU
+#define USB_SERIAL_JTAG_RDWR_BYTE_M  (USB_SERIAL_JTAG_RDWR_BYTE_V << USB_SERIAL_JTAG_RDWR_BYTE_S)
+#define USB_SERIAL_JTAG_RDWR_BYTE_V  0x000000FFU
+#define USB_SERIAL_JTAG_RDWR_BYTE_S  0
+
+/** USB_SERIAL_JTAG_EP1_CONF_REG register
+ *  Configuration and control registers for the CDC-ACM FIFOs.
+ */
+#define USB_SERIAL_JTAG_EP1_CONF_REG (DR_REG_USB_SERIAL_JTAG_BASE + 0x4)
+/** USB_SERIAL_JTAG_WR_DONE : WT; bitpos: [0]; default: 0;
+ *  Set this bit to indicate writing byte data to UART Tx FIFO is done.
+ */
+#define USB_SERIAL_JTAG_WR_DONE    (BIT(0))
+#define USB_SERIAL_JTAG_WR_DONE_M  (USB_SERIAL_JTAG_WR_DONE_V << USB_SERIAL_JTAG_WR_DONE_S)
+#define USB_SERIAL_JTAG_WR_DONE_V  0x00000001U
+#define USB_SERIAL_JTAG_WR_DONE_S  0
+/** USB_SERIAL_JTAG_SERIAL_IN_EP_DATA_FREE : RO; bitpos: [1]; default: 1;
+ *  1'b1: Indicate UART Tx FIFO is not full and can write data into in. After writing
+ *  USB_SERIAL_JTAG_WR_DONE, this bit would be 0 until data in UART Tx FIFO is read by
+ *  USB Host.
+ */
+#define USB_SERIAL_JTAG_SERIAL_IN_EP_DATA_FREE    (BIT(1))
+#define USB_SERIAL_JTAG_SERIAL_IN_EP_DATA_FREE_M  (USB_SERIAL_JTAG_SERIAL_IN_EP_DATA_FREE_V << USB_SERIAL_JTAG_SERIAL_IN_EP_DATA_FREE_S)
+#define USB_SERIAL_JTAG_SERIAL_IN_EP_DATA_FREE_V  0x00000001U
+#define USB_SERIAL_JTAG_SERIAL_IN_EP_DATA_FREE_S  1
+/** USB_SERIAL_JTAG_SERIAL_OUT_EP_DATA_AVAIL : RO; bitpos: [2]; default: 0;
+ *  1'b1: Indicate there is data in UART Rx FIFO.
+ */
+#define USB_SERIAL_JTAG_SERIAL_OUT_EP_DATA_AVAIL    (BIT(2))
+#define USB_SERIAL_JTAG_SERIAL_OUT_EP_DATA_AVAIL_M  (USB_SERIAL_JTAG_SERIAL_OUT_EP_DATA_AVAIL_V << USB_SERIAL_JTAG_SERIAL_OUT_EP_DATA_AVAIL_S)
+#define USB_SERIAL_JTAG_SERIAL_OUT_EP_DATA_AVAIL_V  0x00000001U
+#define USB_SERIAL_JTAG_SERIAL_OUT_EP_DATA_AVAIL_S  2
+
+/** USB_SERIAL_JTAG_INT_RAW_REG register
+ *  Interrupt raw status register.
+ */
+#define USB_SERIAL_JTAG_INT_RAW_REG (DR_REG_USB_SERIAL_JTAG_BASE + 0x8)
+/** USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_RAW : R/WTC/SS; bitpos: [0]; default: 0;
+ *  The raw interrupt bit turns to high level when flush cmd is received for IN
+ *  endpoint 2 of JTAG.
+ */
+#define USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_RAW    (BIT(0))
+#define USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_RAW_M  (USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_RAW_V << USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_RAW_S)
+#define USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_RAW_V  0x00000001U
+#define USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_RAW_S  0
+/** USB_SERIAL_JTAG_SOF_INT_RAW : R/WTC/SS; bitpos: [1]; default: 0;
+ *  The raw interrupt bit turns to high level when SOF frame is received.
+ */
+#define USB_SERIAL_JTAG_SOF_INT_RAW    (BIT(1))
+#define USB_SERIAL_JTAG_SOF_INT_RAW_M  (USB_SERIAL_JTAG_SOF_INT_RAW_V << USB_SERIAL_JTAG_SOF_INT_RAW_S)
+#define USB_SERIAL_JTAG_SOF_INT_RAW_V  0x00000001U
+#define USB_SERIAL_JTAG_SOF_INT_RAW_S  1
+/** USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_RAW : R/WTC/SS; bitpos: [2]; default: 0;
+ *  The raw interrupt bit turns to high level when Serial Port OUT Endpoint received
+ *  one packet.
+ */
+#define USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_RAW    (BIT(2))
+#define USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_RAW_M  (USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_RAW_V << USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_RAW_S)
+#define USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_RAW_V  0x00000001U
+#define USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_RAW_S  2
+/** USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_RAW : R/WTC/SS; bitpos: [3]; default: 1;
+ *  The raw interrupt bit turns to high level when Serial Port IN Endpoint is empty.
+ */
+#define USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_RAW    (BIT(3))
+#define USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_RAW_M  (USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_RAW_V << USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_RAW_S)
+#define USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_RAW_V  0x00000001U
+#define USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_RAW_S  3
+/** USB_SERIAL_JTAG_PID_ERR_INT_RAW : R/WTC/SS; bitpos: [4]; default: 0;
+ *  The raw interrupt bit turns to high level when pid error is detected.
+ */
+#define USB_SERIAL_JTAG_PID_ERR_INT_RAW    (BIT(4))
+#define USB_SERIAL_JTAG_PID_ERR_INT_RAW_M  (USB_SERIAL_JTAG_PID_ERR_INT_RAW_V << USB_SERIAL_JTAG_PID_ERR_INT_RAW_S)
+#define USB_SERIAL_JTAG_PID_ERR_INT_RAW_V  0x00000001U
+#define USB_SERIAL_JTAG_PID_ERR_INT_RAW_S  4
+/** USB_SERIAL_JTAG_CRC5_ERR_INT_RAW : R/WTC/SS; bitpos: [5]; default: 0;
+ *  The raw interrupt bit turns to high level when CRC5 error is detected.
+ */
+#define USB_SERIAL_JTAG_CRC5_ERR_INT_RAW    (BIT(5))
+#define USB_SERIAL_JTAG_CRC5_ERR_INT_RAW_M  (USB_SERIAL_JTAG_CRC5_ERR_INT_RAW_V << USB_SERIAL_JTAG_CRC5_ERR_INT_RAW_S)
+#define USB_SERIAL_JTAG_CRC5_ERR_INT_RAW_V  0x00000001U
+#define USB_SERIAL_JTAG_CRC5_ERR_INT_RAW_S  5
+/** USB_SERIAL_JTAG_CRC16_ERR_INT_RAW : R/WTC/SS; bitpos: [6]; default: 0;
+ *  The raw interrupt bit turns to high level when CRC16 error is detected.
+ */
+#define USB_SERIAL_JTAG_CRC16_ERR_INT_RAW    (BIT(6))
+#define USB_SERIAL_JTAG_CRC16_ERR_INT_RAW_M  (USB_SERIAL_JTAG_CRC16_ERR_INT_RAW_V << USB_SERIAL_JTAG_CRC16_ERR_INT_RAW_S)
+#define USB_SERIAL_JTAG_CRC16_ERR_INT_RAW_V  0x00000001U
+#define USB_SERIAL_JTAG_CRC16_ERR_INT_RAW_S  6
+/** USB_SERIAL_JTAG_STUFF_ERR_INT_RAW : R/WTC/SS; bitpos: [7]; default: 0;
+ *  The raw interrupt bit turns to high level when stuff error is detected.
+ */
+#define USB_SERIAL_JTAG_STUFF_ERR_INT_RAW    (BIT(7))
+#define USB_SERIAL_JTAG_STUFF_ERR_INT_RAW_M  (USB_SERIAL_JTAG_STUFF_ERR_INT_RAW_V << USB_SERIAL_JTAG_STUFF_ERR_INT_RAW_S)
+#define USB_SERIAL_JTAG_STUFF_ERR_INT_RAW_V  0x00000001U
+#define USB_SERIAL_JTAG_STUFF_ERR_INT_RAW_S  7
+/** USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_RAW : R/WTC/SS; bitpos: [8]; default: 0;
+ *  The raw interrupt bit turns to high level when IN token for IN endpoint 1 is
+ *  received.
+ */
+#define USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_RAW    (BIT(8))
+#define USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_RAW_M  (USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_RAW_V << USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_RAW_S)
+#define USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_RAW_V  0x00000001U
+#define USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_RAW_S  8
+/** USB_SERIAL_JTAG_USB_BUS_RESET_INT_RAW : R/WTC/SS; bitpos: [9]; default: 0;
+ *  The raw interrupt bit turns to high level when usb bus reset is detected.
+ */
+#define USB_SERIAL_JTAG_USB_BUS_RESET_INT_RAW    (BIT(9))
+#define USB_SERIAL_JTAG_USB_BUS_RESET_INT_RAW_M  (USB_SERIAL_JTAG_USB_BUS_RESET_INT_RAW_V << USB_SERIAL_JTAG_USB_BUS_RESET_INT_RAW_S)
+#define USB_SERIAL_JTAG_USB_BUS_RESET_INT_RAW_V  0x00000001U
+#define USB_SERIAL_JTAG_USB_BUS_RESET_INT_RAW_S  9
+/** USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_RAW : R/WTC/SS; bitpos: [10]; default: 0;
+ *  The raw interrupt bit turns to high level when OUT endpoint 1 received packet with
+ *  zero palyload.
+ */
+#define USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_RAW    (BIT(10))
+#define USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_RAW_M  (USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_RAW_V << USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_RAW_S)
+#define USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_RAW_V  0x00000001U
+#define USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_RAW_S  10
+/** USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_RAW : R/WTC/SS; bitpos: [11]; default: 0;
+ *  The raw interrupt bit turns to high level when OUT endpoint 2 received packet with
+ *  zero palyload.
+ */
+#define USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_RAW    (BIT(11))
+#define USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_RAW_M  (USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_RAW_V << USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_RAW_S)
+#define USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_RAW_V  0x00000001U
+#define USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_RAW_S  11
+/** USB_SERIAL_JTAG_RTS_CHG_INT_RAW : R/WTC/SS; bitpos: [12]; default: 0;
+ *  The raw interrupt bit turns to high level when level of RTS from usb serial channel
+ *  is changed.
+ */
+#define USB_SERIAL_JTAG_RTS_CHG_INT_RAW    (BIT(12))
+#define USB_SERIAL_JTAG_RTS_CHG_INT_RAW_M  (USB_SERIAL_JTAG_RTS_CHG_INT_RAW_V << USB_SERIAL_JTAG_RTS_CHG_INT_RAW_S)
+#define USB_SERIAL_JTAG_RTS_CHG_INT_RAW_V  0x00000001U
+#define USB_SERIAL_JTAG_RTS_CHG_INT_RAW_S  12
+/** USB_SERIAL_JTAG_DTR_CHG_INT_RAW : R/WTC/SS; bitpos: [13]; default: 0;
+ *  The raw interrupt bit turns to high level when level of DTR from usb serial channel
+ *  is changed.
+ */
+#define USB_SERIAL_JTAG_DTR_CHG_INT_RAW    (BIT(13))
+#define USB_SERIAL_JTAG_DTR_CHG_INT_RAW_M  (USB_SERIAL_JTAG_DTR_CHG_INT_RAW_V << USB_SERIAL_JTAG_DTR_CHG_INT_RAW_S)
+#define USB_SERIAL_JTAG_DTR_CHG_INT_RAW_V  0x00000001U
+#define USB_SERIAL_JTAG_DTR_CHG_INT_RAW_S  13
+/** USB_SERIAL_JTAG_GET_LINE_CODE_INT_RAW : R/WTC/SS; bitpos: [14]; default: 0;
+ *  The raw interrupt bit turns to high level when level of GET LINE CODING request is
+ *  received.
+ */
+#define USB_SERIAL_JTAG_GET_LINE_CODE_INT_RAW    (BIT(14))
+#define USB_SERIAL_JTAG_GET_LINE_CODE_INT_RAW_M  (USB_SERIAL_JTAG_GET_LINE_CODE_INT_RAW_V << USB_SERIAL_JTAG_GET_LINE_CODE_INT_RAW_S)
+#define USB_SERIAL_JTAG_GET_LINE_CODE_INT_RAW_V  0x00000001U
+#define USB_SERIAL_JTAG_GET_LINE_CODE_INT_RAW_S  14
+/** USB_SERIAL_JTAG_SET_LINE_CODE_INT_RAW : R/WTC/SS; bitpos: [15]; default: 0;
+ *  The raw interrupt bit turns to high level when level of SET LINE CODING request is
+ *  received.
+ */
+#define USB_SERIAL_JTAG_SET_LINE_CODE_INT_RAW    (BIT(15))
+#define USB_SERIAL_JTAG_SET_LINE_CODE_INT_RAW_M  (USB_SERIAL_JTAG_SET_LINE_CODE_INT_RAW_V << USB_SERIAL_JTAG_SET_LINE_CODE_INT_RAW_S)
+#define USB_SERIAL_JTAG_SET_LINE_CODE_INT_RAW_V  0x00000001U
+#define USB_SERIAL_JTAG_SET_LINE_CODE_INT_RAW_S  15
+
+/** USB_SERIAL_JTAG_INT_ST_REG register
+ *  Interrupt status register.
+ */
+#define USB_SERIAL_JTAG_INT_ST_REG (DR_REG_USB_SERIAL_JTAG_BASE + 0xc)
+/** USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_ST : RO; bitpos: [0]; default: 0;
+ *  The raw interrupt status bit for the USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_ST    (BIT(0))
+#define USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_ST_M  (USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_ST_V << USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_ST_S)
+#define USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_ST_V  0x00000001U
+#define USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_ST_S  0
+/** USB_SERIAL_JTAG_SOF_INT_ST : RO; bitpos: [1]; default: 0;
+ *  The raw interrupt status bit for the USB_SERIAL_JTAG_SOF_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_SOF_INT_ST    (BIT(1))
+#define USB_SERIAL_JTAG_SOF_INT_ST_M  (USB_SERIAL_JTAG_SOF_INT_ST_V << USB_SERIAL_JTAG_SOF_INT_ST_S)
+#define USB_SERIAL_JTAG_SOF_INT_ST_V  0x00000001U
+#define USB_SERIAL_JTAG_SOF_INT_ST_S  1
+/** USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_ST : RO; bitpos: [2]; default: 0;
+ *  The raw interrupt status bit for the USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT
+ *  interrupt.
+ */
+#define USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_ST    (BIT(2))
+#define USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_ST_M  (USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_ST_V << USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_ST_S)
+#define USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_ST_V  0x00000001U
+#define USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_ST_S  2
+/** USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_ST : RO; bitpos: [3]; default: 0;
+ *  The raw interrupt status bit for the USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_ST    (BIT(3))
+#define USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_ST_M  (USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_ST_V << USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_ST_S)
+#define USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_ST_V  0x00000001U
+#define USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_ST_S  3
+/** USB_SERIAL_JTAG_PID_ERR_INT_ST : RO; bitpos: [4]; default: 0;
+ *  The raw interrupt status bit for the USB_SERIAL_JTAG_PID_ERR_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_PID_ERR_INT_ST    (BIT(4))
+#define USB_SERIAL_JTAG_PID_ERR_INT_ST_M  (USB_SERIAL_JTAG_PID_ERR_INT_ST_V << USB_SERIAL_JTAG_PID_ERR_INT_ST_S)
+#define USB_SERIAL_JTAG_PID_ERR_INT_ST_V  0x00000001U
+#define USB_SERIAL_JTAG_PID_ERR_INT_ST_S  4
+/** USB_SERIAL_JTAG_CRC5_ERR_INT_ST : RO; bitpos: [5]; default: 0;
+ *  The raw interrupt status bit for the USB_SERIAL_JTAG_CRC5_ERR_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_CRC5_ERR_INT_ST    (BIT(5))
+#define USB_SERIAL_JTAG_CRC5_ERR_INT_ST_M  (USB_SERIAL_JTAG_CRC5_ERR_INT_ST_V << USB_SERIAL_JTAG_CRC5_ERR_INT_ST_S)
+#define USB_SERIAL_JTAG_CRC5_ERR_INT_ST_V  0x00000001U
+#define USB_SERIAL_JTAG_CRC5_ERR_INT_ST_S  5
+/** USB_SERIAL_JTAG_CRC16_ERR_INT_ST : RO; bitpos: [6]; default: 0;
+ *  The raw interrupt status bit for the USB_SERIAL_JTAG_CRC16_ERR_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_CRC16_ERR_INT_ST    (BIT(6))
+#define USB_SERIAL_JTAG_CRC16_ERR_INT_ST_M  (USB_SERIAL_JTAG_CRC16_ERR_INT_ST_V << USB_SERIAL_JTAG_CRC16_ERR_INT_ST_S)
+#define USB_SERIAL_JTAG_CRC16_ERR_INT_ST_V  0x00000001U
+#define USB_SERIAL_JTAG_CRC16_ERR_INT_ST_S  6
+/** USB_SERIAL_JTAG_STUFF_ERR_INT_ST : RO; bitpos: [7]; default: 0;
+ *  The raw interrupt status bit for the USB_SERIAL_JTAG_STUFF_ERR_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_STUFF_ERR_INT_ST    (BIT(7))
+#define USB_SERIAL_JTAG_STUFF_ERR_INT_ST_M  (USB_SERIAL_JTAG_STUFF_ERR_INT_ST_V << USB_SERIAL_JTAG_STUFF_ERR_INT_ST_S)
+#define USB_SERIAL_JTAG_STUFF_ERR_INT_ST_V  0x00000001U
+#define USB_SERIAL_JTAG_STUFF_ERR_INT_ST_S  7
+/** USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_ST : RO; bitpos: [8]; default: 0;
+ *  The raw interrupt status bit for the USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT
+ *  interrupt.
+ */
+#define USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_ST    (BIT(8))
+#define USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_ST_M  (USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_ST_V << USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_ST_S)
+#define USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_ST_V  0x00000001U
+#define USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_ST_S  8
+/** USB_SERIAL_JTAG_USB_BUS_RESET_INT_ST : RO; bitpos: [9]; default: 0;
+ *  The raw interrupt status bit for the USB_SERIAL_JTAG_USB_BUS_RESET_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_USB_BUS_RESET_INT_ST    (BIT(9))
+#define USB_SERIAL_JTAG_USB_BUS_RESET_INT_ST_M  (USB_SERIAL_JTAG_USB_BUS_RESET_INT_ST_V << USB_SERIAL_JTAG_USB_BUS_RESET_INT_ST_S)
+#define USB_SERIAL_JTAG_USB_BUS_RESET_INT_ST_V  0x00000001U
+#define USB_SERIAL_JTAG_USB_BUS_RESET_INT_ST_S  9
+/** USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_ST : RO; bitpos: [10]; default: 0;
+ *  The raw interrupt status bit for the USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT
+ *  interrupt.
+ */
+#define USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_ST    (BIT(10))
+#define USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_ST_M  (USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_ST_V << USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_ST_S)
+#define USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_ST_V  0x00000001U
+#define USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_ST_S  10
+/** USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_ST : RO; bitpos: [11]; default: 0;
+ *  The raw interrupt status bit for the USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT
+ *  interrupt.
+ */
+#define USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_ST    (BIT(11))
+#define USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_ST_M  (USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_ST_V << USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_ST_S)
+#define USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_ST_V  0x00000001U
+#define USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_ST_S  11
+/** USB_SERIAL_JTAG_RTS_CHG_INT_ST : RO; bitpos: [12]; default: 0;
+ *  The raw interrupt status bit for the USB_SERIAL_JTAG_RTS_CHG_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_RTS_CHG_INT_ST    (BIT(12))
+#define USB_SERIAL_JTAG_RTS_CHG_INT_ST_M  (USB_SERIAL_JTAG_RTS_CHG_INT_ST_V << USB_SERIAL_JTAG_RTS_CHG_INT_ST_S)
+#define USB_SERIAL_JTAG_RTS_CHG_INT_ST_V  0x00000001U
+#define USB_SERIAL_JTAG_RTS_CHG_INT_ST_S  12
+/** USB_SERIAL_JTAG_DTR_CHG_INT_ST : RO; bitpos: [13]; default: 0;
+ *  The raw interrupt status bit for the USB_SERIAL_JTAG_DTR_CHG_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_DTR_CHG_INT_ST    (BIT(13))
+#define USB_SERIAL_JTAG_DTR_CHG_INT_ST_M  (USB_SERIAL_JTAG_DTR_CHG_INT_ST_V << USB_SERIAL_JTAG_DTR_CHG_INT_ST_S)
+#define USB_SERIAL_JTAG_DTR_CHG_INT_ST_V  0x00000001U
+#define USB_SERIAL_JTAG_DTR_CHG_INT_ST_S  13
+/** USB_SERIAL_JTAG_GET_LINE_CODE_INT_ST : RO; bitpos: [14]; default: 0;
+ *  The raw interrupt status bit for the USB_SERIAL_JTAG_GET_LINE_CODE_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_GET_LINE_CODE_INT_ST    (BIT(14))
+#define USB_SERIAL_JTAG_GET_LINE_CODE_INT_ST_M  (USB_SERIAL_JTAG_GET_LINE_CODE_INT_ST_V << USB_SERIAL_JTAG_GET_LINE_CODE_INT_ST_S)
+#define USB_SERIAL_JTAG_GET_LINE_CODE_INT_ST_V  0x00000001U
+#define USB_SERIAL_JTAG_GET_LINE_CODE_INT_ST_S  14
+/** USB_SERIAL_JTAG_SET_LINE_CODE_INT_ST : RO; bitpos: [15]; default: 0;
+ *  The raw interrupt status bit for the USB_SERIAL_JTAG_SET_LINE_CODE_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_SET_LINE_CODE_INT_ST    (BIT(15))
+#define USB_SERIAL_JTAG_SET_LINE_CODE_INT_ST_M  (USB_SERIAL_JTAG_SET_LINE_CODE_INT_ST_V << USB_SERIAL_JTAG_SET_LINE_CODE_INT_ST_S)
+#define USB_SERIAL_JTAG_SET_LINE_CODE_INT_ST_V  0x00000001U
+#define USB_SERIAL_JTAG_SET_LINE_CODE_INT_ST_S  15
+
+/** USB_SERIAL_JTAG_INT_ENA_REG register
+ *  Interrupt enable status register.
+ */
+#define USB_SERIAL_JTAG_INT_ENA_REG (DR_REG_USB_SERIAL_JTAG_BASE + 0x10)
+/** USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_ENA : R/W; bitpos: [0]; default: 0;
+ *  The interrupt enable bit for the USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_ENA    (BIT(0))
+#define USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_ENA_M  (USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_ENA_V << USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_ENA_S)
+#define USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_ENA_V  0x00000001U
+#define USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_ENA_S  0
+/** USB_SERIAL_JTAG_SOF_INT_ENA : R/W; bitpos: [1]; default: 0;
+ *  The interrupt enable bit for the USB_SERIAL_JTAG_SOF_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_SOF_INT_ENA    (BIT(1))
+#define USB_SERIAL_JTAG_SOF_INT_ENA_M  (USB_SERIAL_JTAG_SOF_INT_ENA_V << USB_SERIAL_JTAG_SOF_INT_ENA_S)
+#define USB_SERIAL_JTAG_SOF_INT_ENA_V  0x00000001U
+#define USB_SERIAL_JTAG_SOF_INT_ENA_S  1
+/** USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_ENA : R/W; bitpos: [2]; default: 0;
+ *  The interrupt enable bit for the USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_ENA    (BIT(2))
+#define USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_ENA_M  (USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_ENA_V << USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_ENA_S)
+#define USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_ENA_V  0x00000001U
+#define USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_ENA_S  2
+/** USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_ENA : R/W; bitpos: [3]; default: 0;
+ *  The interrupt enable bit for the USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_ENA    (BIT(3))
+#define USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_ENA_M  (USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_ENA_V << USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_ENA_S)
+#define USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_ENA_V  0x00000001U
+#define USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_ENA_S  3
+/** USB_SERIAL_JTAG_PID_ERR_INT_ENA : R/W; bitpos: [4]; default: 0;
+ *  The interrupt enable bit for the USB_SERIAL_JTAG_PID_ERR_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_PID_ERR_INT_ENA    (BIT(4))
+#define USB_SERIAL_JTAG_PID_ERR_INT_ENA_M  (USB_SERIAL_JTAG_PID_ERR_INT_ENA_V << USB_SERIAL_JTAG_PID_ERR_INT_ENA_S)
+#define USB_SERIAL_JTAG_PID_ERR_INT_ENA_V  0x00000001U
+#define USB_SERIAL_JTAG_PID_ERR_INT_ENA_S  4
+/** USB_SERIAL_JTAG_CRC5_ERR_INT_ENA : R/W; bitpos: [5]; default: 0;
+ *  The interrupt enable bit for the USB_SERIAL_JTAG_CRC5_ERR_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_CRC5_ERR_INT_ENA    (BIT(5))
+#define USB_SERIAL_JTAG_CRC5_ERR_INT_ENA_M  (USB_SERIAL_JTAG_CRC5_ERR_INT_ENA_V << USB_SERIAL_JTAG_CRC5_ERR_INT_ENA_S)
+#define USB_SERIAL_JTAG_CRC5_ERR_INT_ENA_V  0x00000001U
+#define USB_SERIAL_JTAG_CRC5_ERR_INT_ENA_S  5
+/** USB_SERIAL_JTAG_CRC16_ERR_INT_ENA : R/W; bitpos: [6]; default: 0;
+ *  The interrupt enable bit for the USB_SERIAL_JTAG_CRC16_ERR_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_CRC16_ERR_INT_ENA    (BIT(6))
+#define USB_SERIAL_JTAG_CRC16_ERR_INT_ENA_M  (USB_SERIAL_JTAG_CRC16_ERR_INT_ENA_V << USB_SERIAL_JTAG_CRC16_ERR_INT_ENA_S)
+#define USB_SERIAL_JTAG_CRC16_ERR_INT_ENA_V  0x00000001U
+#define USB_SERIAL_JTAG_CRC16_ERR_INT_ENA_S  6
+/** USB_SERIAL_JTAG_STUFF_ERR_INT_ENA : R/W; bitpos: [7]; default: 0;
+ *  The interrupt enable bit for the USB_SERIAL_JTAG_STUFF_ERR_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_STUFF_ERR_INT_ENA    (BIT(7))
+#define USB_SERIAL_JTAG_STUFF_ERR_INT_ENA_M  (USB_SERIAL_JTAG_STUFF_ERR_INT_ENA_V << USB_SERIAL_JTAG_STUFF_ERR_INT_ENA_S)
+#define USB_SERIAL_JTAG_STUFF_ERR_INT_ENA_V  0x00000001U
+#define USB_SERIAL_JTAG_STUFF_ERR_INT_ENA_S  7
+/** USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_ENA : R/W; bitpos: [8]; default: 0;
+ *  The interrupt enable bit for the USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_ENA    (BIT(8))
+#define USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_ENA_M  (USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_ENA_V << USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_ENA_S)
+#define USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_ENA_V  0x00000001U
+#define USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_ENA_S  8
+/** USB_SERIAL_JTAG_USB_BUS_RESET_INT_ENA : R/W; bitpos: [9]; default: 0;
+ *  The interrupt enable bit for the USB_SERIAL_JTAG_USB_BUS_RESET_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_USB_BUS_RESET_INT_ENA    (BIT(9))
+#define USB_SERIAL_JTAG_USB_BUS_RESET_INT_ENA_M  (USB_SERIAL_JTAG_USB_BUS_RESET_INT_ENA_V << USB_SERIAL_JTAG_USB_BUS_RESET_INT_ENA_S)
+#define USB_SERIAL_JTAG_USB_BUS_RESET_INT_ENA_V  0x00000001U
+#define USB_SERIAL_JTAG_USB_BUS_RESET_INT_ENA_S  9
+/** USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_ENA : R/W; bitpos: [10]; default: 0;
+ *  The interrupt enable bit for the USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_ENA    (BIT(10))
+#define USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_ENA_M  (USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_ENA_V << USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_ENA_S)
+#define USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_ENA_V  0x00000001U
+#define USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_ENA_S  10
+/** USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_ENA : R/W; bitpos: [11]; default: 0;
+ *  The interrupt enable bit for the USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_ENA    (BIT(11))
+#define USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_ENA_M  (USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_ENA_V << USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_ENA_S)
+#define USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_ENA_V  0x00000001U
+#define USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_ENA_S  11
+/** USB_SERIAL_JTAG_RTS_CHG_INT_ENA : R/W; bitpos: [12]; default: 0;
+ *  The interrupt enable bit for the USB_SERIAL_JTAG_RTS_CHG_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_RTS_CHG_INT_ENA    (BIT(12))
+#define USB_SERIAL_JTAG_RTS_CHG_INT_ENA_M  (USB_SERIAL_JTAG_RTS_CHG_INT_ENA_V << USB_SERIAL_JTAG_RTS_CHG_INT_ENA_S)
+#define USB_SERIAL_JTAG_RTS_CHG_INT_ENA_V  0x00000001U
+#define USB_SERIAL_JTAG_RTS_CHG_INT_ENA_S  12
+/** USB_SERIAL_JTAG_DTR_CHG_INT_ENA : R/W; bitpos: [13]; default: 0;
+ *  The interrupt enable bit for the USB_SERIAL_JTAG_DTR_CHG_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_DTR_CHG_INT_ENA    (BIT(13))
+#define USB_SERIAL_JTAG_DTR_CHG_INT_ENA_M  (USB_SERIAL_JTAG_DTR_CHG_INT_ENA_V << USB_SERIAL_JTAG_DTR_CHG_INT_ENA_S)
+#define USB_SERIAL_JTAG_DTR_CHG_INT_ENA_V  0x00000001U
+#define USB_SERIAL_JTAG_DTR_CHG_INT_ENA_S  13
+/** USB_SERIAL_JTAG_GET_LINE_CODE_INT_ENA : R/W; bitpos: [14]; default: 0;
+ *  The interrupt enable bit for the USB_SERIAL_JTAG_GET_LINE_CODE_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_GET_LINE_CODE_INT_ENA    (BIT(14))
+#define USB_SERIAL_JTAG_GET_LINE_CODE_INT_ENA_M  (USB_SERIAL_JTAG_GET_LINE_CODE_INT_ENA_V << USB_SERIAL_JTAG_GET_LINE_CODE_INT_ENA_S)
+#define USB_SERIAL_JTAG_GET_LINE_CODE_INT_ENA_V  0x00000001U
+#define USB_SERIAL_JTAG_GET_LINE_CODE_INT_ENA_S  14
+/** USB_SERIAL_JTAG_SET_LINE_CODE_INT_ENA : R/W; bitpos: [15]; default: 0;
+ *  The interrupt enable bit for the USB_SERIAL_JTAG_SET_LINE_CODE_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_SET_LINE_CODE_INT_ENA    (BIT(15))
+#define USB_SERIAL_JTAG_SET_LINE_CODE_INT_ENA_M  (USB_SERIAL_JTAG_SET_LINE_CODE_INT_ENA_V << USB_SERIAL_JTAG_SET_LINE_CODE_INT_ENA_S)
+#define USB_SERIAL_JTAG_SET_LINE_CODE_INT_ENA_V  0x00000001U
+#define USB_SERIAL_JTAG_SET_LINE_CODE_INT_ENA_S  15
+
+/** USB_SERIAL_JTAG_INT_CLR_REG register
+ *  Interrupt clear status register.
+ */
+#define USB_SERIAL_JTAG_INT_CLR_REG (DR_REG_USB_SERIAL_JTAG_BASE + 0x14)
+/** USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_CLR : WT; bitpos: [0]; default: 0;
+ *  Set this bit to clear the USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_CLR    (BIT(0))
+#define USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_CLR_M  (USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_CLR_V << USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_CLR_S)
+#define USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_CLR_V  0x00000001U
+#define USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT_CLR_S  0
+/** USB_SERIAL_JTAG_SOF_INT_CLR : WT; bitpos: [1]; default: 0;
+ *  Set this bit to clear the USB_SERIAL_JTAG_JTAG_SOF_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_SOF_INT_CLR    (BIT(1))
+#define USB_SERIAL_JTAG_SOF_INT_CLR_M  (USB_SERIAL_JTAG_SOF_INT_CLR_V << USB_SERIAL_JTAG_SOF_INT_CLR_S)
+#define USB_SERIAL_JTAG_SOF_INT_CLR_V  0x00000001U
+#define USB_SERIAL_JTAG_SOF_INT_CLR_S  1
+/** USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_CLR : WT; bitpos: [2]; default: 0;
+ *  Set this bit to clear the USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_CLR    (BIT(2))
+#define USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_CLR_M  (USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_CLR_V << USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_CLR_S)
+#define USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_CLR_V  0x00000001U
+#define USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT_CLR_S  2
+/** USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_CLR : WT; bitpos: [3]; default: 0;
+ *  Set this bit to clear the USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_CLR    (BIT(3))
+#define USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_CLR_M  (USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_CLR_V << USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_CLR_S)
+#define USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_CLR_V  0x00000001U
+#define USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT_CLR_S  3
+/** USB_SERIAL_JTAG_PID_ERR_INT_CLR : WT; bitpos: [4]; default: 0;
+ *  Set this bit to clear the USB_SERIAL_JTAG_PID_ERR_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_PID_ERR_INT_CLR    (BIT(4))
+#define USB_SERIAL_JTAG_PID_ERR_INT_CLR_M  (USB_SERIAL_JTAG_PID_ERR_INT_CLR_V << USB_SERIAL_JTAG_PID_ERR_INT_CLR_S)
+#define USB_SERIAL_JTAG_PID_ERR_INT_CLR_V  0x00000001U
+#define USB_SERIAL_JTAG_PID_ERR_INT_CLR_S  4
+/** USB_SERIAL_JTAG_CRC5_ERR_INT_CLR : WT; bitpos: [5]; default: 0;
+ *  Set this bit to clear the USB_SERIAL_JTAG_CRC5_ERR_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_CRC5_ERR_INT_CLR    (BIT(5))
+#define USB_SERIAL_JTAG_CRC5_ERR_INT_CLR_M  (USB_SERIAL_JTAG_CRC5_ERR_INT_CLR_V << USB_SERIAL_JTAG_CRC5_ERR_INT_CLR_S)
+#define USB_SERIAL_JTAG_CRC5_ERR_INT_CLR_V  0x00000001U
+#define USB_SERIAL_JTAG_CRC5_ERR_INT_CLR_S  5
+/** USB_SERIAL_JTAG_CRC16_ERR_INT_CLR : WT; bitpos: [6]; default: 0;
+ *  Set this bit to clear the USB_SERIAL_JTAG_CRC16_ERR_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_CRC16_ERR_INT_CLR    (BIT(6))
+#define USB_SERIAL_JTAG_CRC16_ERR_INT_CLR_M  (USB_SERIAL_JTAG_CRC16_ERR_INT_CLR_V << USB_SERIAL_JTAG_CRC16_ERR_INT_CLR_S)
+#define USB_SERIAL_JTAG_CRC16_ERR_INT_CLR_V  0x00000001U
+#define USB_SERIAL_JTAG_CRC16_ERR_INT_CLR_S  6
+/** USB_SERIAL_JTAG_STUFF_ERR_INT_CLR : WT; bitpos: [7]; default: 0;
+ *  Set this bit to clear the USB_SERIAL_JTAG_STUFF_ERR_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_STUFF_ERR_INT_CLR    (BIT(7))
+#define USB_SERIAL_JTAG_STUFF_ERR_INT_CLR_M  (USB_SERIAL_JTAG_STUFF_ERR_INT_CLR_V << USB_SERIAL_JTAG_STUFF_ERR_INT_CLR_S)
+#define USB_SERIAL_JTAG_STUFF_ERR_INT_CLR_V  0x00000001U
+#define USB_SERIAL_JTAG_STUFF_ERR_INT_CLR_S  7
+/** USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_CLR : WT; bitpos: [8]; default: 0;
+ *  Set this bit to clear the USB_SERIAL_JTAG_IN_TOKEN_IN_EP1_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_CLR    (BIT(8))
+#define USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_CLR_M  (USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_CLR_V << USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_CLR_S)
+#define USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_CLR_V  0x00000001U
+#define USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT_CLR_S  8
+/** USB_SERIAL_JTAG_USB_BUS_RESET_INT_CLR : WT; bitpos: [9]; default: 0;
+ *  Set this bit to clear the USB_SERIAL_JTAG_USB_BUS_RESET_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_USB_BUS_RESET_INT_CLR    (BIT(9))
+#define USB_SERIAL_JTAG_USB_BUS_RESET_INT_CLR_M  (USB_SERIAL_JTAG_USB_BUS_RESET_INT_CLR_V << USB_SERIAL_JTAG_USB_BUS_RESET_INT_CLR_S)
+#define USB_SERIAL_JTAG_USB_BUS_RESET_INT_CLR_V  0x00000001U
+#define USB_SERIAL_JTAG_USB_BUS_RESET_INT_CLR_S  9
+/** USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_CLR : WT; bitpos: [10]; default: 0;
+ *  Set this bit to clear the USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_CLR    (BIT(10))
+#define USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_CLR_M  (USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_CLR_V << USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_CLR_S)
+#define USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_CLR_V  0x00000001U
+#define USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT_CLR_S  10
+/** USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_CLR : WT; bitpos: [11]; default: 0;
+ *  Set this bit to clear the USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_CLR    (BIT(11))
+#define USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_CLR_M  (USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_CLR_V << USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_CLR_S)
+#define USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_CLR_V  0x00000001U
+#define USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT_CLR_S  11
+/** USB_SERIAL_JTAG_RTS_CHG_INT_CLR : WT; bitpos: [12]; default: 0;
+ *  Set this bit to clear the USB_SERIAL_JTAG_RTS_CHG_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_RTS_CHG_INT_CLR    (BIT(12))
+#define USB_SERIAL_JTAG_RTS_CHG_INT_CLR_M  (USB_SERIAL_JTAG_RTS_CHG_INT_CLR_V << USB_SERIAL_JTAG_RTS_CHG_INT_CLR_S)
+#define USB_SERIAL_JTAG_RTS_CHG_INT_CLR_V  0x00000001U
+#define USB_SERIAL_JTAG_RTS_CHG_INT_CLR_S  12
+/** USB_SERIAL_JTAG_DTR_CHG_INT_CLR : WT; bitpos: [13]; default: 0;
+ *  Set this bit to clear the USB_SERIAL_JTAG_DTR_CHG_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_DTR_CHG_INT_CLR    (BIT(13))
+#define USB_SERIAL_JTAG_DTR_CHG_INT_CLR_M  (USB_SERIAL_JTAG_DTR_CHG_INT_CLR_V << USB_SERIAL_JTAG_DTR_CHG_INT_CLR_S)
+#define USB_SERIAL_JTAG_DTR_CHG_INT_CLR_V  0x00000001U
+#define USB_SERIAL_JTAG_DTR_CHG_INT_CLR_S  13
+/** USB_SERIAL_JTAG_GET_LINE_CODE_INT_CLR : WT; bitpos: [14]; default: 0;
+ *  Set this bit to clear the USB_SERIAL_JTAG_GET_LINE_CODE_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_GET_LINE_CODE_INT_CLR    (BIT(14))
+#define USB_SERIAL_JTAG_GET_LINE_CODE_INT_CLR_M  (USB_SERIAL_JTAG_GET_LINE_CODE_INT_CLR_V << USB_SERIAL_JTAG_GET_LINE_CODE_INT_CLR_S)
+#define USB_SERIAL_JTAG_GET_LINE_CODE_INT_CLR_V  0x00000001U
+#define USB_SERIAL_JTAG_GET_LINE_CODE_INT_CLR_S  14
+/** USB_SERIAL_JTAG_SET_LINE_CODE_INT_CLR : WT; bitpos: [15]; default: 0;
+ *  Set this bit to clear the USB_SERIAL_JTAG_SET_LINE_CODE_INT interrupt.
+ */
+#define USB_SERIAL_JTAG_SET_LINE_CODE_INT_CLR    (BIT(15))
+#define USB_SERIAL_JTAG_SET_LINE_CODE_INT_CLR_M  (USB_SERIAL_JTAG_SET_LINE_CODE_INT_CLR_V << USB_SERIAL_JTAG_SET_LINE_CODE_INT_CLR_S)
+#define USB_SERIAL_JTAG_SET_LINE_CODE_INT_CLR_V  0x00000001U
+#define USB_SERIAL_JTAG_SET_LINE_CODE_INT_CLR_S  15
+
+/** USB_SERIAL_JTAG_CONF0_REG register
+ *  PHY hardware configuration.
+ */
+#define USB_SERIAL_JTAG_CONF0_REG (DR_REG_USB_SERIAL_JTAG_BASE + 0x18)
+/** USB_SERIAL_JTAG_PHY_SEL : R/W; bitpos: [0]; default: 0;
+ *  Select internal/external PHY
+ */
+#define USB_SERIAL_JTAG_PHY_SEL    (BIT(0))
+#define USB_SERIAL_JTAG_PHY_SEL_M  (USB_SERIAL_JTAG_PHY_SEL_V << USB_SERIAL_JTAG_PHY_SEL_S)
+#define USB_SERIAL_JTAG_PHY_SEL_V  0x00000001U
+#define USB_SERIAL_JTAG_PHY_SEL_S  0
+/** USB_SERIAL_JTAG_EXCHG_PINS_OVERRIDE : R/W; bitpos: [1]; default: 0;
+ *  Enable software control USB D+ D- exchange
+ */
+#define USB_SERIAL_JTAG_EXCHG_PINS_OVERRIDE    (BIT(1))
+#define USB_SERIAL_JTAG_EXCHG_PINS_OVERRIDE_M  (USB_SERIAL_JTAG_EXCHG_PINS_OVERRIDE_V << USB_SERIAL_JTAG_EXCHG_PINS_OVERRIDE_S)
+#define USB_SERIAL_JTAG_EXCHG_PINS_OVERRIDE_V  0x00000001U
+#define USB_SERIAL_JTAG_EXCHG_PINS_OVERRIDE_S  1
+/** USB_SERIAL_JTAG_EXCHG_PINS : R/W; bitpos: [2]; default: 0;
+ *  USB D+ D- exchange
+ */
+#define USB_SERIAL_JTAG_EXCHG_PINS    (BIT(2))
+#define USB_SERIAL_JTAG_EXCHG_PINS_M  (USB_SERIAL_JTAG_EXCHG_PINS_V << USB_SERIAL_JTAG_EXCHG_PINS_S)
+#define USB_SERIAL_JTAG_EXCHG_PINS_V  0x00000001U
+#define USB_SERIAL_JTAG_EXCHG_PINS_S  2
+/** USB_SERIAL_JTAG_VREFH : R/W; bitpos: [4:3]; default: 0;
+ *  Control single-end input high threshold,1.76V to 2V, step 80mV
+ */
+#define USB_SERIAL_JTAG_VREFH    0x00000003U
+#define USB_SERIAL_JTAG_VREFH_M  (USB_SERIAL_JTAG_VREFH_V << USB_SERIAL_JTAG_VREFH_S)
+#define USB_SERIAL_JTAG_VREFH_V  0x00000003U
+#define USB_SERIAL_JTAG_VREFH_S  3
+/** USB_SERIAL_JTAG_VREFL : R/W; bitpos: [6:5]; default: 0;
+ *  Control single-end input low threshold,0.8V to 1.04V, step 80mV
+ */
+#define USB_SERIAL_JTAG_VREFL    0x00000003U
+#define USB_SERIAL_JTAG_VREFL_M  (USB_SERIAL_JTAG_VREFL_V << USB_SERIAL_JTAG_VREFL_S)
+#define USB_SERIAL_JTAG_VREFL_V  0x00000003U
+#define USB_SERIAL_JTAG_VREFL_S  5
+/** USB_SERIAL_JTAG_VREF_OVERRIDE : R/W; bitpos: [7]; default: 0;
+ *  Enable software control input  threshold
+ */
+#define USB_SERIAL_JTAG_VREF_OVERRIDE    (BIT(7))
+#define USB_SERIAL_JTAG_VREF_OVERRIDE_M  (USB_SERIAL_JTAG_VREF_OVERRIDE_V << USB_SERIAL_JTAG_VREF_OVERRIDE_S)
+#define USB_SERIAL_JTAG_VREF_OVERRIDE_V  0x00000001U
+#define USB_SERIAL_JTAG_VREF_OVERRIDE_S  7
+/** USB_SERIAL_JTAG_PAD_PULL_OVERRIDE : R/W; bitpos: [8]; default: 0;
+ *  Enable software control USB D+ D- pullup pulldown
+ */
+#define USB_SERIAL_JTAG_PAD_PULL_OVERRIDE    (BIT(8))
+#define USB_SERIAL_JTAG_PAD_PULL_OVERRIDE_M  (USB_SERIAL_JTAG_PAD_PULL_OVERRIDE_V << USB_SERIAL_JTAG_PAD_PULL_OVERRIDE_S)
+#define USB_SERIAL_JTAG_PAD_PULL_OVERRIDE_V  0x00000001U
+#define USB_SERIAL_JTAG_PAD_PULL_OVERRIDE_S  8
+/** USB_SERIAL_JTAG_DP_PULLUP : R/W; bitpos: [9]; default: 1;
+ *  Control USB D+ pull up.
+ */
+#define USB_SERIAL_JTAG_DP_PULLUP    (BIT(9))
+#define USB_SERIAL_JTAG_DP_PULLUP_M  (USB_SERIAL_JTAG_DP_PULLUP_V << USB_SERIAL_JTAG_DP_PULLUP_S)
+#define USB_SERIAL_JTAG_DP_PULLUP_V  0x00000001U
+#define USB_SERIAL_JTAG_DP_PULLUP_S  9
+/** USB_SERIAL_JTAG_DP_PULLDOWN : R/W; bitpos: [10]; default: 0;
+ *  Control USB D+ pull down.
+ */
+#define USB_SERIAL_JTAG_DP_PULLDOWN    (BIT(10))
+#define USB_SERIAL_JTAG_DP_PULLDOWN_M  (USB_SERIAL_JTAG_DP_PULLDOWN_V << USB_SERIAL_JTAG_DP_PULLDOWN_S)
+#define USB_SERIAL_JTAG_DP_PULLDOWN_V  0x00000001U
+#define USB_SERIAL_JTAG_DP_PULLDOWN_S  10
+/** USB_SERIAL_JTAG_DM_PULLUP : R/W; bitpos: [11]; default: 0;
+ *  Control USB D- pull up.
+ */
+#define USB_SERIAL_JTAG_DM_PULLUP    (BIT(11))
+#define USB_SERIAL_JTAG_DM_PULLUP_M  (USB_SERIAL_JTAG_DM_PULLUP_V << USB_SERIAL_JTAG_DM_PULLUP_S)
+#define USB_SERIAL_JTAG_DM_PULLUP_V  0x00000001U
+#define USB_SERIAL_JTAG_DM_PULLUP_S  11
+/** USB_SERIAL_JTAG_DM_PULLDOWN : R/W; bitpos: [12]; default: 0;
+ *  Control USB D- pull down.
+ */
+#define USB_SERIAL_JTAG_DM_PULLDOWN    (BIT(12))
+#define USB_SERIAL_JTAG_DM_PULLDOWN_M  (USB_SERIAL_JTAG_DM_PULLDOWN_V << USB_SERIAL_JTAG_DM_PULLDOWN_S)
+#define USB_SERIAL_JTAG_DM_PULLDOWN_V  0x00000001U
+#define USB_SERIAL_JTAG_DM_PULLDOWN_S  12
+/** USB_SERIAL_JTAG_PULLUP_VALUE : R/W; bitpos: [13]; default: 0;
+ *  Control pull up value.
+ */
+#define USB_SERIAL_JTAG_PULLUP_VALUE    (BIT(13))
+#define USB_SERIAL_JTAG_PULLUP_VALUE_M  (USB_SERIAL_JTAG_PULLUP_VALUE_V << USB_SERIAL_JTAG_PULLUP_VALUE_S)
+#define USB_SERIAL_JTAG_PULLUP_VALUE_V  0x00000001U
+#define USB_SERIAL_JTAG_PULLUP_VALUE_S  13
+/** USB_SERIAL_JTAG_USB_PAD_ENABLE : R/W; bitpos: [14]; default: 1;
+ *  Enable USB pad function.
+ */
+#define USB_SERIAL_JTAG_USB_PAD_ENABLE    (BIT(14))
+#define USB_SERIAL_JTAG_USB_PAD_ENABLE_M  (USB_SERIAL_JTAG_USB_PAD_ENABLE_V << USB_SERIAL_JTAG_USB_PAD_ENABLE_S)
+#define USB_SERIAL_JTAG_USB_PAD_ENABLE_V  0x00000001U
+#define USB_SERIAL_JTAG_USB_PAD_ENABLE_S  14
+/** USB_SERIAL_JTAG_USB_JTAG_BRIDGE_EN : R/W; bitpos: [15]; default: 0;
+ *  Set this bit usb_jtag, the connection between usb_jtag and internal JTAG is
+ *  disconnected, and MTMS, MTDI, MTCK are output through GPIO Matrix, MTDO is input
+ *  through GPIO Matrix.
+ */
+#define USB_SERIAL_JTAG_USB_JTAG_BRIDGE_EN    (BIT(15))
+#define USB_SERIAL_JTAG_USB_JTAG_BRIDGE_EN_M  (USB_SERIAL_JTAG_USB_JTAG_BRIDGE_EN_V << USB_SERIAL_JTAG_USB_JTAG_BRIDGE_EN_S)
+#define USB_SERIAL_JTAG_USB_JTAG_BRIDGE_EN_V  0x00000001U
+#define USB_SERIAL_JTAG_USB_JTAG_BRIDGE_EN_S  15
+
+/** USB_SERIAL_JTAG_TEST_REG register
+ *  Registers used for debugging the PHY.
+ */
+#define USB_SERIAL_JTAG_TEST_REG (DR_REG_USB_SERIAL_JTAG_BASE + 0x1c)
+/** USB_SERIAL_JTAG_TEST_ENABLE : R/W; bitpos: [0]; default: 0;
+ *  Enable test of the USB pad
+ */
+#define USB_SERIAL_JTAG_TEST_ENABLE    (BIT(0))
+#define USB_SERIAL_JTAG_TEST_ENABLE_M  (USB_SERIAL_JTAG_TEST_ENABLE_V << USB_SERIAL_JTAG_TEST_ENABLE_S)
+#define USB_SERIAL_JTAG_TEST_ENABLE_V  0x00000001U
+#define USB_SERIAL_JTAG_TEST_ENABLE_S  0
+/** USB_SERIAL_JTAG_TEST_USB_OE : R/W; bitpos: [1]; default: 0;
+ *  USB pad oen in test
+ */
+#define USB_SERIAL_JTAG_TEST_USB_OE    (BIT(1))
+#define USB_SERIAL_JTAG_TEST_USB_OE_M  (USB_SERIAL_JTAG_TEST_USB_OE_V << USB_SERIAL_JTAG_TEST_USB_OE_S)
+#define USB_SERIAL_JTAG_TEST_USB_OE_V  0x00000001U
+#define USB_SERIAL_JTAG_TEST_USB_OE_S  1
+/** USB_SERIAL_JTAG_TEST_TX_DP : R/W; bitpos: [2]; default: 0;
+ *  USB D+ tx value in test
+ */
+#define USB_SERIAL_JTAG_TEST_TX_DP    (BIT(2))
+#define USB_SERIAL_JTAG_TEST_TX_DP_M  (USB_SERIAL_JTAG_TEST_TX_DP_V << USB_SERIAL_JTAG_TEST_TX_DP_S)
+#define USB_SERIAL_JTAG_TEST_TX_DP_V  0x00000001U
+#define USB_SERIAL_JTAG_TEST_TX_DP_S  2
+/** USB_SERIAL_JTAG_TEST_TX_DM : R/W; bitpos: [3]; default: 0;
+ *  USB D- tx value in test
+ */
+#define USB_SERIAL_JTAG_TEST_TX_DM    (BIT(3))
+#define USB_SERIAL_JTAG_TEST_TX_DM_M  (USB_SERIAL_JTAG_TEST_TX_DM_V << USB_SERIAL_JTAG_TEST_TX_DM_S)
+#define USB_SERIAL_JTAG_TEST_TX_DM_V  0x00000001U
+#define USB_SERIAL_JTAG_TEST_TX_DM_S  3
+/** USB_SERIAL_JTAG_TEST_RX_RCV : RO; bitpos: [4]; default: 1;
+ *  USB RCV value in test
+ */
+#define USB_SERIAL_JTAG_TEST_RX_RCV    (BIT(4))
+#define USB_SERIAL_JTAG_TEST_RX_RCV_M  (USB_SERIAL_JTAG_TEST_RX_RCV_V << USB_SERIAL_JTAG_TEST_RX_RCV_S)
+#define USB_SERIAL_JTAG_TEST_RX_RCV_V  0x00000001U
+#define USB_SERIAL_JTAG_TEST_RX_RCV_S  4
+/** USB_SERIAL_JTAG_TEST_RX_DP : RO; bitpos: [5]; default: 1;
+ *  USB D+ rx value in test
+ */
+#define USB_SERIAL_JTAG_TEST_RX_DP    (BIT(5))
+#define USB_SERIAL_JTAG_TEST_RX_DP_M  (USB_SERIAL_JTAG_TEST_RX_DP_V << USB_SERIAL_JTAG_TEST_RX_DP_S)
+#define USB_SERIAL_JTAG_TEST_RX_DP_V  0x00000001U
+#define USB_SERIAL_JTAG_TEST_RX_DP_S  5
+/** USB_SERIAL_JTAG_TEST_RX_DM : RO; bitpos: [6]; default: 0;
+ *  USB D- rx value in test
+ */
+#define USB_SERIAL_JTAG_TEST_RX_DM    (BIT(6))
+#define USB_SERIAL_JTAG_TEST_RX_DM_M  (USB_SERIAL_JTAG_TEST_RX_DM_V << USB_SERIAL_JTAG_TEST_RX_DM_S)
+#define USB_SERIAL_JTAG_TEST_RX_DM_V  0x00000001U
+#define USB_SERIAL_JTAG_TEST_RX_DM_S  6
+
+/** USB_SERIAL_JTAG_JFIFO_ST_REG register
+ *  JTAG FIFO status and control registers.
+ */
+#define USB_SERIAL_JTAG_JFIFO_ST_REG (DR_REG_USB_SERIAL_JTAG_BASE + 0x20)
+/** USB_SERIAL_JTAG_IN_FIFO_CNT : RO; bitpos: [1:0]; default: 0;
+ *  JTAT in fifo counter.
+ */
+#define USB_SERIAL_JTAG_IN_FIFO_CNT    0x00000003U
+#define USB_SERIAL_JTAG_IN_FIFO_CNT_M  (USB_SERIAL_JTAG_IN_FIFO_CNT_V << USB_SERIAL_JTAG_IN_FIFO_CNT_S)
+#define USB_SERIAL_JTAG_IN_FIFO_CNT_V  0x00000003U
+#define USB_SERIAL_JTAG_IN_FIFO_CNT_S  0
+/** USB_SERIAL_JTAG_IN_FIFO_EMPTY : RO; bitpos: [2]; default: 1;
+ *  1: JTAG in fifo is empty.
+ */
+#define USB_SERIAL_JTAG_IN_FIFO_EMPTY    (BIT(2))
+#define USB_SERIAL_JTAG_IN_FIFO_EMPTY_M  (USB_SERIAL_JTAG_IN_FIFO_EMPTY_V << USB_SERIAL_JTAG_IN_FIFO_EMPTY_S)
+#define USB_SERIAL_JTAG_IN_FIFO_EMPTY_V  0x00000001U
+#define USB_SERIAL_JTAG_IN_FIFO_EMPTY_S  2
+/** USB_SERIAL_JTAG_IN_FIFO_FULL : RO; bitpos: [3]; default: 0;
+ *  1: JTAG in fifo is full.
+ */
+#define USB_SERIAL_JTAG_IN_FIFO_FULL    (BIT(3))
+#define USB_SERIAL_JTAG_IN_FIFO_FULL_M  (USB_SERIAL_JTAG_IN_FIFO_FULL_V << USB_SERIAL_JTAG_IN_FIFO_FULL_S)
+#define USB_SERIAL_JTAG_IN_FIFO_FULL_V  0x00000001U
+#define USB_SERIAL_JTAG_IN_FIFO_FULL_S  3
+/** USB_SERIAL_JTAG_OUT_FIFO_CNT : RO; bitpos: [5:4]; default: 0;
+ *  JTAT out fifo counter.
+ */
+#define USB_SERIAL_JTAG_OUT_FIFO_CNT    0x00000003U
+#define USB_SERIAL_JTAG_OUT_FIFO_CNT_M  (USB_SERIAL_JTAG_OUT_FIFO_CNT_V << USB_SERIAL_JTAG_OUT_FIFO_CNT_S)
+#define USB_SERIAL_JTAG_OUT_FIFO_CNT_V  0x00000003U
+#define USB_SERIAL_JTAG_OUT_FIFO_CNT_S  4
+/** USB_SERIAL_JTAG_OUT_FIFO_EMPTY : RO; bitpos: [6]; default: 1;
+ *  1: JTAG out fifo is empty.
+ */
+#define USB_SERIAL_JTAG_OUT_FIFO_EMPTY    (BIT(6))
+#define USB_SERIAL_JTAG_OUT_FIFO_EMPTY_M  (USB_SERIAL_JTAG_OUT_FIFO_EMPTY_V << USB_SERIAL_JTAG_OUT_FIFO_EMPTY_S)
+#define USB_SERIAL_JTAG_OUT_FIFO_EMPTY_V  0x00000001U
+#define USB_SERIAL_JTAG_OUT_FIFO_EMPTY_S  6
+/** USB_SERIAL_JTAG_OUT_FIFO_FULL : RO; bitpos: [7]; default: 0;
+ *  1: JTAG out fifo is full.
+ */
+#define USB_SERIAL_JTAG_OUT_FIFO_FULL    (BIT(7))
+#define USB_SERIAL_JTAG_OUT_FIFO_FULL_M  (USB_SERIAL_JTAG_OUT_FIFO_FULL_V << USB_SERIAL_JTAG_OUT_FIFO_FULL_S)
+#define USB_SERIAL_JTAG_OUT_FIFO_FULL_V  0x00000001U
+#define USB_SERIAL_JTAG_OUT_FIFO_FULL_S  7
+/** USB_SERIAL_JTAG_IN_FIFO_RESET : R/W; bitpos: [8]; default: 0;
+ *  Write 1 to reset JTAG in fifo.
+ */
+#define USB_SERIAL_JTAG_IN_FIFO_RESET    (BIT(8))
+#define USB_SERIAL_JTAG_IN_FIFO_RESET_M  (USB_SERIAL_JTAG_IN_FIFO_RESET_V << USB_SERIAL_JTAG_IN_FIFO_RESET_S)
+#define USB_SERIAL_JTAG_IN_FIFO_RESET_V  0x00000001U
+#define USB_SERIAL_JTAG_IN_FIFO_RESET_S  8
+/** USB_SERIAL_JTAG_OUT_FIFO_RESET : R/W; bitpos: [9]; default: 0;
+ *  Write 1 to reset JTAG out fifo.
+ */
+#define USB_SERIAL_JTAG_OUT_FIFO_RESET    (BIT(9))
+#define USB_SERIAL_JTAG_OUT_FIFO_RESET_M  (USB_SERIAL_JTAG_OUT_FIFO_RESET_V << USB_SERIAL_JTAG_OUT_FIFO_RESET_S)
+#define USB_SERIAL_JTAG_OUT_FIFO_RESET_V  0x00000001U
+#define USB_SERIAL_JTAG_OUT_FIFO_RESET_S  9
+
+/** USB_SERIAL_JTAG_FRAM_NUM_REG register
+ *  Last received SOF frame index register.
+ */
+#define USB_SERIAL_JTAG_FRAM_NUM_REG (DR_REG_USB_SERIAL_JTAG_BASE + 0x24)
+/** USB_SERIAL_JTAG_SOF_FRAME_INDEX : RO; bitpos: [10:0]; default: 0;
+ *  Frame index of received SOF frame.
+ */
+#define USB_SERIAL_JTAG_SOF_FRAME_INDEX    0x000007FFU
+#define USB_SERIAL_JTAG_SOF_FRAME_INDEX_M  (USB_SERIAL_JTAG_SOF_FRAME_INDEX_V << USB_SERIAL_JTAG_SOF_FRAME_INDEX_S)
+#define USB_SERIAL_JTAG_SOF_FRAME_INDEX_V  0x000007FFU
+#define USB_SERIAL_JTAG_SOF_FRAME_INDEX_S  0
+
+/** USB_SERIAL_JTAG_IN_EP0_ST_REG register
+ *  Control IN endpoint status information.
+ */
+#define USB_SERIAL_JTAG_IN_EP0_ST_REG (DR_REG_USB_SERIAL_JTAG_BASE + 0x28)
+/** USB_SERIAL_JTAG_IN_EP0_STATE : RO; bitpos: [1:0]; default: 1;
+ *  State of IN Endpoint 0.
+ */
+#define USB_SERIAL_JTAG_IN_EP0_STATE    0x00000003U
+#define USB_SERIAL_JTAG_IN_EP0_STATE_M  (USB_SERIAL_JTAG_IN_EP0_STATE_V << USB_SERIAL_JTAG_IN_EP0_STATE_S)
+#define USB_SERIAL_JTAG_IN_EP0_STATE_V  0x00000003U
+#define USB_SERIAL_JTAG_IN_EP0_STATE_S  0
+/** USB_SERIAL_JTAG_IN_EP0_WR_ADDR : RO; bitpos: [8:2]; default: 0;
+ *  Write data address of IN endpoint 0.
+ */
+#define USB_SERIAL_JTAG_IN_EP0_WR_ADDR    0x0000007FU
+#define USB_SERIAL_JTAG_IN_EP0_WR_ADDR_M  (USB_SERIAL_JTAG_IN_EP0_WR_ADDR_V << USB_SERIAL_JTAG_IN_EP0_WR_ADDR_S)
+#define USB_SERIAL_JTAG_IN_EP0_WR_ADDR_V  0x0000007FU
+#define USB_SERIAL_JTAG_IN_EP0_WR_ADDR_S  2
+/** USB_SERIAL_JTAG_IN_EP0_RD_ADDR : RO; bitpos: [15:9]; default: 0;
+ *  Read data address of IN endpoint 0.
+ */
+#define USB_SERIAL_JTAG_IN_EP0_RD_ADDR    0x0000007FU
+#define USB_SERIAL_JTAG_IN_EP0_RD_ADDR_M  (USB_SERIAL_JTAG_IN_EP0_RD_ADDR_V << USB_SERIAL_JTAG_IN_EP0_RD_ADDR_S)
+#define USB_SERIAL_JTAG_IN_EP0_RD_ADDR_V  0x0000007FU
+#define USB_SERIAL_JTAG_IN_EP0_RD_ADDR_S  9
+
+/** USB_SERIAL_JTAG_IN_EP1_ST_REG register
+ *  CDC-ACM IN endpoint status information.
+ */
+#define USB_SERIAL_JTAG_IN_EP1_ST_REG (DR_REG_USB_SERIAL_JTAG_BASE + 0x2c)
+/** USB_SERIAL_JTAG_IN_EP1_STATE : RO; bitpos: [1:0]; default: 1;
+ *  State of IN Endpoint 1.
+ */
+#define USB_SERIAL_JTAG_IN_EP1_STATE    0x00000003U
+#define USB_SERIAL_JTAG_IN_EP1_STATE_M  (USB_SERIAL_JTAG_IN_EP1_STATE_V << USB_SERIAL_JTAG_IN_EP1_STATE_S)
+#define USB_SERIAL_JTAG_IN_EP1_STATE_V  0x00000003U
+#define USB_SERIAL_JTAG_IN_EP1_STATE_S  0
+/** USB_SERIAL_JTAG_IN_EP1_WR_ADDR : RO; bitpos: [8:2]; default: 0;
+ *  Write data address of IN endpoint 1.
+ */
+#define USB_SERIAL_JTAG_IN_EP1_WR_ADDR    0x0000007FU
+#define USB_SERIAL_JTAG_IN_EP1_WR_ADDR_M  (USB_SERIAL_JTAG_IN_EP1_WR_ADDR_V << USB_SERIAL_JTAG_IN_EP1_WR_ADDR_S)
+#define USB_SERIAL_JTAG_IN_EP1_WR_ADDR_V  0x0000007FU
+#define USB_SERIAL_JTAG_IN_EP1_WR_ADDR_S  2
+/** USB_SERIAL_JTAG_IN_EP1_RD_ADDR : RO; bitpos: [15:9]; default: 0;
+ *  Read data address of IN endpoint 1.
+ */
+#define USB_SERIAL_JTAG_IN_EP1_RD_ADDR    0x0000007FU
+#define USB_SERIAL_JTAG_IN_EP1_RD_ADDR_M  (USB_SERIAL_JTAG_IN_EP1_RD_ADDR_V << USB_SERIAL_JTAG_IN_EP1_RD_ADDR_S)
+#define USB_SERIAL_JTAG_IN_EP1_RD_ADDR_V  0x0000007FU
+#define USB_SERIAL_JTAG_IN_EP1_RD_ADDR_S  9
+
+/** USB_SERIAL_JTAG_IN_EP2_ST_REG register
+ *  CDC-ACM interrupt IN endpoint status information.
+ */
+#define USB_SERIAL_JTAG_IN_EP2_ST_REG (DR_REG_USB_SERIAL_JTAG_BASE + 0x30)
+/** USB_SERIAL_JTAG_IN_EP2_STATE : RO; bitpos: [1:0]; default: 1;
+ *  State of IN Endpoint 2.
+ */
+#define USB_SERIAL_JTAG_IN_EP2_STATE    0x00000003U
+#define USB_SERIAL_JTAG_IN_EP2_STATE_M  (USB_SERIAL_JTAG_IN_EP2_STATE_V << USB_SERIAL_JTAG_IN_EP2_STATE_S)
+#define USB_SERIAL_JTAG_IN_EP2_STATE_V  0x00000003U
+#define USB_SERIAL_JTAG_IN_EP2_STATE_S  0
+/** USB_SERIAL_JTAG_IN_EP2_WR_ADDR : RO; bitpos: [8:2]; default: 0;
+ *  Write data address of IN endpoint 2.
+ */
+#define USB_SERIAL_JTAG_IN_EP2_WR_ADDR    0x0000007FU
+#define USB_SERIAL_JTAG_IN_EP2_WR_ADDR_M  (USB_SERIAL_JTAG_IN_EP2_WR_ADDR_V << USB_SERIAL_JTAG_IN_EP2_WR_ADDR_S)
+#define USB_SERIAL_JTAG_IN_EP2_WR_ADDR_V  0x0000007FU
+#define USB_SERIAL_JTAG_IN_EP2_WR_ADDR_S  2
+/** USB_SERIAL_JTAG_IN_EP2_RD_ADDR : RO; bitpos: [15:9]; default: 0;
+ *  Read data address of IN endpoint 2.
+ */
+#define USB_SERIAL_JTAG_IN_EP2_RD_ADDR    0x0000007FU
+#define USB_SERIAL_JTAG_IN_EP2_RD_ADDR_M  (USB_SERIAL_JTAG_IN_EP2_RD_ADDR_V << USB_SERIAL_JTAG_IN_EP2_RD_ADDR_S)
+#define USB_SERIAL_JTAG_IN_EP2_RD_ADDR_V  0x0000007FU
+#define USB_SERIAL_JTAG_IN_EP2_RD_ADDR_S  9
+
+/** USB_SERIAL_JTAG_IN_EP3_ST_REG register
+ *  JTAG IN endpoint status information.
+ */
+#define USB_SERIAL_JTAG_IN_EP3_ST_REG (DR_REG_USB_SERIAL_JTAG_BASE + 0x34)
+/** USB_SERIAL_JTAG_IN_EP3_STATE : RO; bitpos: [1:0]; default: 1;
+ *  State of IN Endpoint 3.
+ */
+#define USB_SERIAL_JTAG_IN_EP3_STATE    0x00000003U
+#define USB_SERIAL_JTAG_IN_EP3_STATE_M  (USB_SERIAL_JTAG_IN_EP3_STATE_V << USB_SERIAL_JTAG_IN_EP3_STATE_S)
+#define USB_SERIAL_JTAG_IN_EP3_STATE_V  0x00000003U
+#define USB_SERIAL_JTAG_IN_EP3_STATE_S  0
+/** USB_SERIAL_JTAG_IN_EP3_WR_ADDR : RO; bitpos: [8:2]; default: 0;
+ *  Write data address of IN endpoint 3.
+ */
+#define USB_SERIAL_JTAG_IN_EP3_WR_ADDR    0x0000007FU
+#define USB_SERIAL_JTAG_IN_EP3_WR_ADDR_M  (USB_SERIAL_JTAG_IN_EP3_WR_ADDR_V << USB_SERIAL_JTAG_IN_EP3_WR_ADDR_S)
+#define USB_SERIAL_JTAG_IN_EP3_WR_ADDR_V  0x0000007FU
+#define USB_SERIAL_JTAG_IN_EP3_WR_ADDR_S  2
+/** USB_SERIAL_JTAG_IN_EP3_RD_ADDR : RO; bitpos: [15:9]; default: 0;
+ *  Read data address of IN endpoint 3.
+ */
+#define USB_SERIAL_JTAG_IN_EP3_RD_ADDR    0x0000007FU
+#define USB_SERIAL_JTAG_IN_EP3_RD_ADDR_M  (USB_SERIAL_JTAG_IN_EP3_RD_ADDR_V << USB_SERIAL_JTAG_IN_EP3_RD_ADDR_S)
+#define USB_SERIAL_JTAG_IN_EP3_RD_ADDR_V  0x0000007FU
+#define USB_SERIAL_JTAG_IN_EP3_RD_ADDR_S  9
+
+/** USB_SERIAL_JTAG_OUT_EP0_ST_REG register
+ *  Control OUT endpoint status information.
+ */
+#define USB_SERIAL_JTAG_OUT_EP0_ST_REG (DR_REG_USB_SERIAL_JTAG_BASE + 0x38)
+/** USB_SERIAL_JTAG_OUT_EP0_STATE : RO; bitpos: [1:0]; default: 0;
+ *  State of OUT Endpoint 0.
+ */
+#define USB_SERIAL_JTAG_OUT_EP0_STATE    0x00000003U
+#define USB_SERIAL_JTAG_OUT_EP0_STATE_M  (USB_SERIAL_JTAG_OUT_EP0_STATE_V << USB_SERIAL_JTAG_OUT_EP0_STATE_S)
+#define USB_SERIAL_JTAG_OUT_EP0_STATE_V  0x00000003U
+#define USB_SERIAL_JTAG_OUT_EP0_STATE_S  0
+/** USB_SERIAL_JTAG_OUT_EP0_WR_ADDR : RO; bitpos: [8:2]; default: 0;
+ *  Write data address of OUT endpoint 0. When USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT
+ *  is detected, there are USB_SERIAL_JTAG_OUT_EP0_WR_ADDR-2 bytes data in OUT EP0.
+ */
+#define USB_SERIAL_JTAG_OUT_EP0_WR_ADDR    0x0000007FU
+#define USB_SERIAL_JTAG_OUT_EP0_WR_ADDR_M  (USB_SERIAL_JTAG_OUT_EP0_WR_ADDR_V << USB_SERIAL_JTAG_OUT_EP0_WR_ADDR_S)
+#define USB_SERIAL_JTAG_OUT_EP0_WR_ADDR_V  0x0000007FU
+#define USB_SERIAL_JTAG_OUT_EP0_WR_ADDR_S  2
+/** USB_SERIAL_JTAG_OUT_EP0_RD_ADDR : RO; bitpos: [15:9]; default: 0;
+ *  Read data address of OUT endpoint 0.
+ */
+#define USB_SERIAL_JTAG_OUT_EP0_RD_ADDR    0x0000007FU
+#define USB_SERIAL_JTAG_OUT_EP0_RD_ADDR_M  (USB_SERIAL_JTAG_OUT_EP0_RD_ADDR_V << USB_SERIAL_JTAG_OUT_EP0_RD_ADDR_S)
+#define USB_SERIAL_JTAG_OUT_EP0_RD_ADDR_V  0x0000007FU
+#define USB_SERIAL_JTAG_OUT_EP0_RD_ADDR_S  9
+
+/** USB_SERIAL_JTAG_OUT_EP1_ST_REG register
+ *  CDC-ACM OUT endpoint status information.
+ */
+#define USB_SERIAL_JTAG_OUT_EP1_ST_REG (DR_REG_USB_SERIAL_JTAG_BASE + 0x3c)
+/** USB_SERIAL_JTAG_OUT_EP1_STATE : RO; bitpos: [1:0]; default: 0;
+ *  State of OUT Endpoint 1.
+ */
+#define USB_SERIAL_JTAG_OUT_EP1_STATE    0x00000003U
+#define USB_SERIAL_JTAG_OUT_EP1_STATE_M  (USB_SERIAL_JTAG_OUT_EP1_STATE_V << USB_SERIAL_JTAG_OUT_EP1_STATE_S)
+#define USB_SERIAL_JTAG_OUT_EP1_STATE_V  0x00000003U
+#define USB_SERIAL_JTAG_OUT_EP1_STATE_S  0
+/** USB_SERIAL_JTAG_OUT_EP1_WR_ADDR : RO; bitpos: [8:2]; default: 0;
+ *  Write data address of OUT endpoint 1. When USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT
+ *  is detected, there are USB_SERIAL_JTAG_OUT_EP1_WR_ADDR-2 bytes data in OUT EP1.
+ */
+#define USB_SERIAL_JTAG_OUT_EP1_WR_ADDR    0x0000007FU
+#define USB_SERIAL_JTAG_OUT_EP1_WR_ADDR_M  (USB_SERIAL_JTAG_OUT_EP1_WR_ADDR_V << USB_SERIAL_JTAG_OUT_EP1_WR_ADDR_S)
+#define USB_SERIAL_JTAG_OUT_EP1_WR_ADDR_V  0x0000007FU
+#define USB_SERIAL_JTAG_OUT_EP1_WR_ADDR_S  2
+/** USB_SERIAL_JTAG_OUT_EP1_RD_ADDR : RO; bitpos: [15:9]; default: 0;
+ *  Read data address of OUT endpoint 1.
+ */
+#define USB_SERIAL_JTAG_OUT_EP1_RD_ADDR    0x0000007FU
+#define USB_SERIAL_JTAG_OUT_EP1_RD_ADDR_M  (USB_SERIAL_JTAG_OUT_EP1_RD_ADDR_V << USB_SERIAL_JTAG_OUT_EP1_RD_ADDR_S)
+#define USB_SERIAL_JTAG_OUT_EP1_RD_ADDR_V  0x0000007FU
+#define USB_SERIAL_JTAG_OUT_EP1_RD_ADDR_S  9
+/** USB_SERIAL_JTAG_OUT_EP1_REC_DATA_CNT : RO; bitpos: [22:16]; default: 0;
+ *  Data count in OUT endpoint 1 when one packet is received.
+ */
+#define USB_SERIAL_JTAG_OUT_EP1_REC_DATA_CNT    0x0000007FU
+#define USB_SERIAL_JTAG_OUT_EP1_REC_DATA_CNT_M  (USB_SERIAL_JTAG_OUT_EP1_REC_DATA_CNT_V << USB_SERIAL_JTAG_OUT_EP1_REC_DATA_CNT_S)
+#define USB_SERIAL_JTAG_OUT_EP1_REC_DATA_CNT_V  0x0000007FU
+#define USB_SERIAL_JTAG_OUT_EP1_REC_DATA_CNT_S  16
+
+/** USB_SERIAL_JTAG_OUT_EP2_ST_REG register
+ *  JTAG OUT endpoint status information.
+ */
+#define USB_SERIAL_JTAG_OUT_EP2_ST_REG (DR_REG_USB_SERIAL_JTAG_BASE + 0x40)
+/** USB_SERIAL_JTAG_OUT_EP2_STATE : RO; bitpos: [1:0]; default: 0;
+ *  State of OUT Endpoint 2.
+ */
+#define USB_SERIAL_JTAG_OUT_EP2_STATE    0x00000003U
+#define USB_SERIAL_JTAG_OUT_EP2_STATE_M  (USB_SERIAL_JTAG_OUT_EP2_STATE_V << USB_SERIAL_JTAG_OUT_EP2_STATE_S)
+#define USB_SERIAL_JTAG_OUT_EP2_STATE_V  0x00000003U
+#define USB_SERIAL_JTAG_OUT_EP2_STATE_S  0
+/** USB_SERIAL_JTAG_OUT_EP2_WR_ADDR : RO; bitpos: [8:2]; default: 0;
+ *  Write data address of OUT endpoint 2. When USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT
+ *  is detected, there are USB_SERIAL_JTAG_OUT_EP2_WR_ADDR-2 bytes data in OUT EP2.
+ */
+#define USB_SERIAL_JTAG_OUT_EP2_WR_ADDR    0x0000007FU
+#define USB_SERIAL_JTAG_OUT_EP2_WR_ADDR_M  (USB_SERIAL_JTAG_OUT_EP2_WR_ADDR_V << USB_SERIAL_JTAG_OUT_EP2_WR_ADDR_S)
+#define USB_SERIAL_JTAG_OUT_EP2_WR_ADDR_V  0x0000007FU
+#define USB_SERIAL_JTAG_OUT_EP2_WR_ADDR_S  2
+/** USB_SERIAL_JTAG_OUT_EP2_RD_ADDR : RO; bitpos: [15:9]; default: 0;
+ *  Read data address of OUT endpoint 2.
+ */
+#define USB_SERIAL_JTAG_OUT_EP2_RD_ADDR    0x0000007FU
+#define USB_SERIAL_JTAG_OUT_EP2_RD_ADDR_M  (USB_SERIAL_JTAG_OUT_EP2_RD_ADDR_V << USB_SERIAL_JTAG_OUT_EP2_RD_ADDR_S)
+#define USB_SERIAL_JTAG_OUT_EP2_RD_ADDR_V  0x0000007FU
+#define USB_SERIAL_JTAG_OUT_EP2_RD_ADDR_S  9
+
+/** USB_SERIAL_JTAG_MISC_CONF_REG register
+ *  Clock enable control
+ */
+#define USB_SERIAL_JTAG_MISC_CONF_REG (DR_REG_USB_SERIAL_JTAG_BASE + 0x44)
+/** USB_SERIAL_JTAG_CLK_EN : R/W; bitpos: [0]; default: 0;
+ *  1'h1: Force clock on for register. 1'h0: Support clock only when application writes
+ *  registers.
+ */
+#define USB_SERIAL_JTAG_CLK_EN    (BIT(0))
+#define USB_SERIAL_JTAG_CLK_EN_M  (USB_SERIAL_JTAG_CLK_EN_V << USB_SERIAL_JTAG_CLK_EN_S)
+#define USB_SERIAL_JTAG_CLK_EN_V  0x00000001U
+#define USB_SERIAL_JTAG_CLK_EN_S  0
+
+/** USB_SERIAL_JTAG_MEM_CONF_REG register
+ *  Memory power control
+ */
+#define USB_SERIAL_JTAG_MEM_CONF_REG (DR_REG_USB_SERIAL_JTAG_BASE + 0x48)
+/** USB_SERIAL_JTAG_USB_MEM_PD : R/W; bitpos: [0]; default: 0;
+ *  1: power down usb memory.
+ */
+#define USB_SERIAL_JTAG_USB_MEM_PD    (BIT(0))
+#define USB_SERIAL_JTAG_USB_MEM_PD_M  (USB_SERIAL_JTAG_USB_MEM_PD_V << USB_SERIAL_JTAG_USB_MEM_PD_S)
+#define USB_SERIAL_JTAG_USB_MEM_PD_V  0x00000001U
+#define USB_SERIAL_JTAG_USB_MEM_PD_S  0
+/** USB_SERIAL_JTAG_USB_MEM_CLK_EN : R/W; bitpos: [1]; default: 1;
+ *  1: Force clock on for usb memory.
+ */
+#define USB_SERIAL_JTAG_USB_MEM_CLK_EN    (BIT(1))
+#define USB_SERIAL_JTAG_USB_MEM_CLK_EN_M  (USB_SERIAL_JTAG_USB_MEM_CLK_EN_V << USB_SERIAL_JTAG_USB_MEM_CLK_EN_S)
+#define USB_SERIAL_JTAG_USB_MEM_CLK_EN_V  0x00000001U
+#define USB_SERIAL_JTAG_USB_MEM_CLK_EN_S  1
+
+/** USB_SERIAL_JTAG_CHIP_RST_REG register
+ *  CDC-ACM chip reset control.
+ */
+#define USB_SERIAL_JTAG_CHIP_RST_REG (DR_REG_USB_SERIAL_JTAG_BASE + 0x4c)
+/** USB_SERIAL_JTAG_RTS : RO; bitpos: [0]; default: 0;
+ *  1: Chip reset is detected from usb serial channel. Software write 1 to clear it.
+ */
+#define USB_SERIAL_JTAG_RTS    (BIT(0))
+#define USB_SERIAL_JTAG_RTS_M  (USB_SERIAL_JTAG_RTS_V << USB_SERIAL_JTAG_RTS_S)
+#define USB_SERIAL_JTAG_RTS_V  0x00000001U
+#define USB_SERIAL_JTAG_RTS_S  0
+/** USB_SERIAL_JTAG_DTR : RO; bitpos: [1]; default: 0;
+ *  1: Chip reset is detected from usb jtag channel. Software write 1 to clear it.
+ */
+#define USB_SERIAL_JTAG_DTR    (BIT(1))
+#define USB_SERIAL_JTAG_DTR_M  (USB_SERIAL_JTAG_DTR_V << USB_SERIAL_JTAG_DTR_S)
+#define USB_SERIAL_JTAG_DTR_V  0x00000001U
+#define USB_SERIAL_JTAG_DTR_S  1
+/** USB_SERIAL_JTAG_USB_UART_CHIP_RST_DIS : R/W; bitpos: [2]; default: 0;
+ *  Set this bit to disable chip reset from usb serial channel to reset chip.
+ */
+#define USB_SERIAL_JTAG_USB_UART_CHIP_RST_DIS    (BIT(2))
+#define USB_SERIAL_JTAG_USB_UART_CHIP_RST_DIS_M  (USB_SERIAL_JTAG_USB_UART_CHIP_RST_DIS_V << USB_SERIAL_JTAG_USB_UART_CHIP_RST_DIS_S)
+#define USB_SERIAL_JTAG_USB_UART_CHIP_RST_DIS_V  0x00000001U
+#define USB_SERIAL_JTAG_USB_UART_CHIP_RST_DIS_S  2
+
+/** USB_SERIAL_JTAG_SET_LINE_CODE_W0_REG register
+ *  W0 of SET_LINE_CODING command.
+ */
+#define USB_SERIAL_JTAG_SET_LINE_CODE_W0_REG (DR_REG_USB_SERIAL_JTAG_BASE + 0x50)
+/** USB_SERIAL_JTAG_DW_DTE_RATE : RO; bitpos: [31:0]; default: 0;
+ *  The value of dwDTERate set by host through SET_LINE_CODING command.
+ */
+#define USB_SERIAL_JTAG_DW_DTE_RATE    0xFFFFFFFFU
+#define USB_SERIAL_JTAG_DW_DTE_RATE_M  (USB_SERIAL_JTAG_DW_DTE_RATE_V << USB_SERIAL_JTAG_DW_DTE_RATE_S)
+#define USB_SERIAL_JTAG_DW_DTE_RATE_V  0xFFFFFFFFU
+#define USB_SERIAL_JTAG_DW_DTE_RATE_S  0
+
+/** USB_SERIAL_JTAG_SET_LINE_CODE_W1_REG register
+ *  W1 of SET_LINE_CODING command.
+ */
+#define USB_SERIAL_JTAG_SET_LINE_CODE_W1_REG (DR_REG_USB_SERIAL_JTAG_BASE + 0x54)
+/** USB_SERIAL_JTAG_BCHAR_FORMAT : RO; bitpos: [7:0]; default: 0;
+ *  The value of bCharFormat set by host through SET_LINE_CODING command.
+ */
+#define USB_SERIAL_JTAG_BCHAR_FORMAT    0x000000FFU
+#define USB_SERIAL_JTAG_BCHAR_FORMAT_M  (USB_SERIAL_JTAG_BCHAR_FORMAT_V << USB_SERIAL_JTAG_BCHAR_FORMAT_S)
+#define USB_SERIAL_JTAG_BCHAR_FORMAT_V  0x000000FFU
+#define USB_SERIAL_JTAG_BCHAR_FORMAT_S  0
+/** USB_SERIAL_JTAG_BPARITY_TYPE : RO; bitpos: [15:8]; default: 0;
+ *  The value of bParityTpye set by host through SET_LINE_CODING command.
+ */
+#define USB_SERIAL_JTAG_BPARITY_TYPE    0x000000FFU
+#define USB_SERIAL_JTAG_BPARITY_TYPE_M  (USB_SERIAL_JTAG_BPARITY_TYPE_V << USB_SERIAL_JTAG_BPARITY_TYPE_S)
+#define USB_SERIAL_JTAG_BPARITY_TYPE_V  0x000000FFU
+#define USB_SERIAL_JTAG_BPARITY_TYPE_S  8
+/** USB_SERIAL_JTAG_BDATA_BITS : RO; bitpos: [23:16]; default: 0;
+ *  The value of bDataBits set by host through SET_LINE_CODING command.
+ */
+#define USB_SERIAL_JTAG_BDATA_BITS    0x000000FFU
+#define USB_SERIAL_JTAG_BDATA_BITS_M  (USB_SERIAL_JTAG_BDATA_BITS_V << USB_SERIAL_JTAG_BDATA_BITS_S)
+#define USB_SERIAL_JTAG_BDATA_BITS_V  0x000000FFU
+#define USB_SERIAL_JTAG_BDATA_BITS_S  16
+
+/** USB_SERIAL_JTAG_GET_LINE_CODE_W0_REG register
+ *  W0 of GET_LINE_CODING command.
+ */
+#define USB_SERIAL_JTAG_GET_LINE_CODE_W0_REG (DR_REG_USB_SERIAL_JTAG_BASE + 0x58)
+/** USB_SERIAL_JTAG_GET_DW_DTE_RATE : R/W; bitpos: [31:0]; default: 0;
+ *  The value of dwDTERate set by software which is requested by GET_LINE_CODING
+ *  command.
+ */
+#define USB_SERIAL_JTAG_GET_DW_DTE_RATE    0xFFFFFFFFU
+#define USB_SERIAL_JTAG_GET_DW_DTE_RATE_M  (USB_SERIAL_JTAG_GET_DW_DTE_RATE_V << USB_SERIAL_JTAG_GET_DW_DTE_RATE_S)
+#define USB_SERIAL_JTAG_GET_DW_DTE_RATE_V  0xFFFFFFFFU
+#define USB_SERIAL_JTAG_GET_DW_DTE_RATE_S  0
+
+/** USB_SERIAL_JTAG_GET_LINE_CODE_W1_REG register
+ *  W1 of GET_LINE_CODING command.
+ */
+#define USB_SERIAL_JTAG_GET_LINE_CODE_W1_REG (DR_REG_USB_SERIAL_JTAG_BASE + 0x5c)
+/** USB_SERIAL_JTAG_GET_BDATA_BITS : R/W; bitpos: [7:0]; default: 0;
+ *  The value of bCharFormat set by software which is requested by GET_LINE_CODING
+ *  command.
+ */
+#define USB_SERIAL_JTAG_GET_BDATA_BITS    0x000000FFU
+#define USB_SERIAL_JTAG_GET_BDATA_BITS_M  (USB_SERIAL_JTAG_GET_BDATA_BITS_V << USB_SERIAL_JTAG_GET_BDATA_BITS_S)
+#define USB_SERIAL_JTAG_GET_BDATA_BITS_V  0x000000FFU
+#define USB_SERIAL_JTAG_GET_BDATA_BITS_S  0
+/** USB_SERIAL_JTAG_GET_BPARITY_TYPE : R/W; bitpos: [15:8]; default: 0;
+ *  The value of bParityTpye set by software which is requested by GET_LINE_CODING
+ *  command.
+ */
+#define USB_SERIAL_JTAG_GET_BPARITY_TYPE    0x000000FFU
+#define USB_SERIAL_JTAG_GET_BPARITY_TYPE_M  (USB_SERIAL_JTAG_GET_BPARITY_TYPE_V << USB_SERIAL_JTAG_GET_BPARITY_TYPE_S)
+#define USB_SERIAL_JTAG_GET_BPARITY_TYPE_V  0x000000FFU
+#define USB_SERIAL_JTAG_GET_BPARITY_TYPE_S  8
+/** USB_SERIAL_JTAG_GET_BCHAR_FORMAT : R/W; bitpos: [23:16]; default: 0;
+ *  The value of bDataBits set by software which is requested by GET_LINE_CODING
+ *  command.
+ */
+#define USB_SERIAL_JTAG_GET_BCHAR_FORMAT    0x000000FFU
+#define USB_SERIAL_JTAG_GET_BCHAR_FORMAT_M  (USB_SERIAL_JTAG_GET_BCHAR_FORMAT_V << USB_SERIAL_JTAG_GET_BCHAR_FORMAT_S)
+#define USB_SERIAL_JTAG_GET_BCHAR_FORMAT_V  0x000000FFU
+#define USB_SERIAL_JTAG_GET_BCHAR_FORMAT_S  16
+
+/** USB_SERIAL_JTAG_CONFIG_UPDATE_REG register
+ *  Configuration registers' value update
+ */
+#define USB_SERIAL_JTAG_CONFIG_UPDATE_REG (DR_REG_USB_SERIAL_JTAG_BASE + 0x60)
+/** USB_SERIAL_JTAG_CONFIG_UPDATE : WT; bitpos: [0]; default: 0;
+ *  Write 1 to this register would update the value of configure registers from APB
+ *  clock domain to 48MHz clock domain.
+ */
+#define USB_SERIAL_JTAG_CONFIG_UPDATE    (BIT(0))
+#define USB_SERIAL_JTAG_CONFIG_UPDATE_M  (USB_SERIAL_JTAG_CONFIG_UPDATE_V << USB_SERIAL_JTAG_CONFIG_UPDATE_S)
+#define USB_SERIAL_JTAG_CONFIG_UPDATE_V  0x00000001U
+#define USB_SERIAL_JTAG_CONFIG_UPDATE_S  0
+
+/** USB_SERIAL_JTAG_SER_AFIFO_CONFIG_REG register
+ *  Serial AFIFO configure register
+ */
+#define USB_SERIAL_JTAG_SER_AFIFO_CONFIG_REG (DR_REG_USB_SERIAL_JTAG_BASE + 0x64)
+/** USB_SERIAL_JTAG_SERIAL_IN_AFIFO_RESET_WR : R/W; bitpos: [0]; default: 0;
+ *  Write 1 to reset CDC_ACM IN async FIFO write clock domain.
+ */
+#define USB_SERIAL_JTAG_SERIAL_IN_AFIFO_RESET_WR    (BIT(0))
+#define USB_SERIAL_JTAG_SERIAL_IN_AFIFO_RESET_WR_M  (USB_SERIAL_JTAG_SERIAL_IN_AFIFO_RESET_WR_V << USB_SERIAL_JTAG_SERIAL_IN_AFIFO_RESET_WR_S)
+#define USB_SERIAL_JTAG_SERIAL_IN_AFIFO_RESET_WR_V  0x00000001U
+#define USB_SERIAL_JTAG_SERIAL_IN_AFIFO_RESET_WR_S  0
+/** USB_SERIAL_JTAG_SERIAL_IN_AFIFO_RESET_RD : R/W; bitpos: [1]; default: 0;
+ *  Write 1 to reset CDC_ACM IN async FIFO read clock domain.
+ */
+#define USB_SERIAL_JTAG_SERIAL_IN_AFIFO_RESET_RD    (BIT(1))
+#define USB_SERIAL_JTAG_SERIAL_IN_AFIFO_RESET_RD_M  (USB_SERIAL_JTAG_SERIAL_IN_AFIFO_RESET_RD_V << USB_SERIAL_JTAG_SERIAL_IN_AFIFO_RESET_RD_S)
+#define USB_SERIAL_JTAG_SERIAL_IN_AFIFO_RESET_RD_V  0x00000001U
+#define USB_SERIAL_JTAG_SERIAL_IN_AFIFO_RESET_RD_S  1
+/** USB_SERIAL_JTAG_SERIAL_OUT_AFIFO_RESET_WR : R/W; bitpos: [2]; default: 0;
+ *  Write 1 to reset CDC_ACM OUT async FIFO write clock domain.
+ */
+#define USB_SERIAL_JTAG_SERIAL_OUT_AFIFO_RESET_WR    (BIT(2))
+#define USB_SERIAL_JTAG_SERIAL_OUT_AFIFO_RESET_WR_M  (USB_SERIAL_JTAG_SERIAL_OUT_AFIFO_RESET_WR_V << USB_SERIAL_JTAG_SERIAL_OUT_AFIFO_RESET_WR_S)
+#define USB_SERIAL_JTAG_SERIAL_OUT_AFIFO_RESET_WR_V  0x00000001U
+#define USB_SERIAL_JTAG_SERIAL_OUT_AFIFO_RESET_WR_S  2
+/** USB_SERIAL_JTAG_SERIAL_OUT_AFIFO_RESET_RD : R/W; bitpos: [3]; default: 0;
+ *  Write 1 to reset CDC_ACM OUT async FIFO read clock domain.
+ */
+#define USB_SERIAL_JTAG_SERIAL_OUT_AFIFO_RESET_RD    (BIT(3))
+#define USB_SERIAL_JTAG_SERIAL_OUT_AFIFO_RESET_RD_M  (USB_SERIAL_JTAG_SERIAL_OUT_AFIFO_RESET_RD_V << USB_SERIAL_JTAG_SERIAL_OUT_AFIFO_RESET_RD_S)
+#define USB_SERIAL_JTAG_SERIAL_OUT_AFIFO_RESET_RD_V  0x00000001U
+#define USB_SERIAL_JTAG_SERIAL_OUT_AFIFO_RESET_RD_S  3
+/** USB_SERIAL_JTAG_SERIAL_OUT_AFIFO_REMPTY : RO; bitpos: [4]; default: 1;
+ *  CDC_ACM OUTOUT async FIFO empty signal in read clock domain.
+ */
+#define USB_SERIAL_JTAG_SERIAL_OUT_AFIFO_REMPTY    (BIT(4))
+#define USB_SERIAL_JTAG_SERIAL_OUT_AFIFO_REMPTY_M  (USB_SERIAL_JTAG_SERIAL_OUT_AFIFO_REMPTY_V << USB_SERIAL_JTAG_SERIAL_OUT_AFIFO_REMPTY_S)
+#define USB_SERIAL_JTAG_SERIAL_OUT_AFIFO_REMPTY_V  0x00000001U
+#define USB_SERIAL_JTAG_SERIAL_OUT_AFIFO_REMPTY_S  4
+/** USB_SERIAL_JTAG_SERIAL_IN_AFIFO_WFULL : RO; bitpos: [5]; default: 0;
+ *  CDC_ACM OUT IN async FIFO empty signal in write clock domain.
+ */
+#define USB_SERIAL_JTAG_SERIAL_IN_AFIFO_WFULL    (BIT(5))
+#define USB_SERIAL_JTAG_SERIAL_IN_AFIFO_WFULL_M  (USB_SERIAL_JTAG_SERIAL_IN_AFIFO_WFULL_V << USB_SERIAL_JTAG_SERIAL_IN_AFIFO_WFULL_S)
+#define USB_SERIAL_JTAG_SERIAL_IN_AFIFO_WFULL_V  0x00000001U
+#define USB_SERIAL_JTAG_SERIAL_IN_AFIFO_WFULL_S  5
+
+/** USB_SERIAL_JTAG_BUS_RESET_ST_REG register
+ *  USB Bus reset status register
+ */
+#define USB_SERIAL_JTAG_BUS_RESET_ST_REG (DR_REG_USB_SERIAL_JTAG_BASE + 0x68)
+/** USB_SERIAL_JTAG_USB_BUS_RESET_ST : RO; bitpos: [0]; default: 1;
+ *  USB bus reset status. 0: USB-Serial-JTAG is in usb bus reset status. 1: USB bus
+ *  reset is released.
+ */
+#define USB_SERIAL_JTAG_USB_BUS_RESET_ST    (BIT(0))
+#define USB_SERIAL_JTAG_USB_BUS_RESET_ST_M  (USB_SERIAL_JTAG_USB_BUS_RESET_ST_V << USB_SERIAL_JTAG_USB_BUS_RESET_ST_S)
+#define USB_SERIAL_JTAG_USB_BUS_RESET_ST_V  0x00000001U
+#define USB_SERIAL_JTAG_USB_BUS_RESET_ST_S  0
+
+/** USB_SERIAL_JTAG_DATE_REG register
+ *  Date register
+ */
+#define USB_SERIAL_JTAG_DATE_REG (DR_REG_USB_SERIAL_JTAG_BASE + 0x80)
+/** USB_SERIAL_JTAG_DATE : R/W; bitpos: [31:0]; default: 34640416;
+ *  register version.
+ */
+#define USB_SERIAL_JTAG_DATE    0xFFFFFFFFU
+#define USB_SERIAL_JTAG_DATE_M  (USB_SERIAL_JTAG_DATE_V << USB_SERIAL_JTAG_DATE_S)
+#define USB_SERIAL_JTAG_DATE_V  0xFFFFFFFFU
+#define USB_SERIAL_JTAG_DATE_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/usb_serial_jtag_struct.h b/components/soc/esp32c6/include/soc/usb_serial_jtag_struct.h
new file mode 100644
index 0000000000..523b58eda2
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/usb_serial_jtag_struct.h
@@ -0,0 +1,941 @@
+/**
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ *  SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Group: Configuration Registers */
+/** Type of ep1 register
+ *  FIFO access for the CDC-ACM data IN and OUT endpoints.
+ */
+typedef union {
+    struct {
+        /** rdwr_byte : R/W; bitpos: [7:0]; default: 0;
+         *  Write and read byte data to/from UART Tx/Rx FIFO through this field. When
+         *  USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT is set, then user can write data (up to 64
+         *  bytes) into UART Tx FIFO. When USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT is set, user
+         *  can check USB_SERIAL_JTAG_OUT_EP1_WR_ADDR USB_SERIAL_JTAG_OUT_EP0_RD_ADDR to know
+         *  how many data is received, then read data from UART Rx FIFO.
+         */
+        uint32_t rdwr_byte:8;
+        uint32_t reserved_8:24;
+    };
+    uint32_t val;
+} usb_serial_jtag_ep1_reg_t;
+
+/** Type of ep1_conf register
+ *  Configuration and control registers for the CDC-ACM FIFOs.
+ */
+typedef union {
+    struct {
+        /** wr_done : WT; bitpos: [0]; default: 0;
+         *  Set this bit to indicate writing byte data to UART Tx FIFO is done.
+         */
+        uint32_t wr_done:1;
+        /** serial_in_ep_data_free : RO; bitpos: [1]; default: 1;
+         *  1'b1: Indicate UART Tx FIFO is not full and can write data into in. After writing
+         *  USB_SERIAL_JTAG_WR_DONE, this bit would be 0 until data in UART Tx FIFO is read by
+         *  USB Host.
+         */
+        uint32_t serial_in_ep_data_free:1;
+        /** serial_out_ep_data_avail : RO; bitpos: [2]; default: 0;
+         *  1'b1: Indicate there is data in UART Rx FIFO.
+         */
+        uint32_t serial_out_ep_data_avail:1;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} usb_serial_jtag_ep1_conf_reg_t;
+
+/** Type of conf0 register
+ *  PHY hardware configuration.
+ */
+typedef union {
+    struct {
+        /** phy_sel : R/W; bitpos: [0]; default: 0;
+         *  Select internal/external PHY
+         */
+        uint32_t phy_sel:1;
+        /** exchg_pins_override : R/W; bitpos: [1]; default: 0;
+         *  Enable software control USB D+ D- exchange
+         */
+        uint32_t exchg_pins_override:1;
+        /** exchg_pins : R/W; bitpos: [2]; default: 0;
+         *  USB D+ D- exchange
+         */
+        uint32_t exchg_pins:1;
+        /** vrefh : R/W; bitpos: [4:3]; default: 0;
+         *  Control single-end input high threshold,1.76V to 2V, step 80mV
+         */
+        uint32_t vrefh:2;
+        /** vrefl : R/W; bitpos: [6:5]; default: 0;
+         *  Control single-end input low threshold,0.8V to 1.04V, step 80mV
+         */
+        uint32_t vrefl:2;
+        /** vref_override : R/W; bitpos: [7]; default: 0;
+         *  Enable software control input  threshold
+         */
+        uint32_t vref_override:1;
+        /** pad_pull_override : R/W; bitpos: [8]; default: 0;
+         *  Enable software control USB D+ D- pullup pulldown
+         */
+        uint32_t pad_pull_override:1;
+        /** dp_pullup : R/W; bitpos: [9]; default: 1;
+         *  Control USB D+ pull up.
+         */
+        uint32_t dp_pullup:1;
+        /** dp_pulldown : R/W; bitpos: [10]; default: 0;
+         *  Control USB D+ pull down.
+         */
+        uint32_t dp_pulldown:1;
+        /** dm_pullup : R/W; bitpos: [11]; default: 0;
+         *  Control USB D- pull up.
+         */
+        uint32_t dm_pullup:1;
+        /** dm_pulldown : R/W; bitpos: [12]; default: 0;
+         *  Control USB D- pull down.
+         */
+        uint32_t dm_pulldown:1;
+        /** pullup_value : R/W; bitpos: [13]; default: 0;
+         *  Control pull up value.
+         */
+        uint32_t pullup_value:1;
+        /** usb_pad_enable : R/W; bitpos: [14]; default: 1;
+         *  Enable USB pad function.
+         */
+        uint32_t usb_pad_enable:1;
+        /** usb_jtag_bridge_en : R/W; bitpos: [15]; default: 0;
+         *  Set this bit usb_jtag, the connection between usb_jtag and internal JTAG is
+         *  disconnected, and MTMS, MTDI, MTCK are output through GPIO Matrix, MTDO is input
+         *  through GPIO Matrix.
+         */
+        uint32_t usb_jtag_bridge_en:1;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} usb_serial_jtag_conf0_reg_t;
+
+/** Type of test register
+ *  Registers used for debugging the PHY.
+ */
+typedef union {
+    struct {
+        /** test_enable : R/W; bitpos: [0]; default: 0;
+         *  Enable test of the USB pad
+         */
+        uint32_t test_enable:1;
+        /** test_usb_oe : R/W; bitpos: [1]; default: 0;
+         *  USB pad oen in test
+         */
+        uint32_t test_usb_oe:1;
+        /** test_tx_dp : R/W; bitpos: [2]; default: 0;
+         *  USB D+ tx value in test
+         */
+        uint32_t test_tx_dp:1;
+        /** test_tx_dm : R/W; bitpos: [3]; default: 0;
+         *  USB D- tx value in test
+         */
+        uint32_t test_tx_dm:1;
+        /** test_rx_rcv : RO; bitpos: [4]; default: 1;
+         *  USB RCV value in test
+         */
+        uint32_t test_rx_rcv:1;
+        /** test_rx_dp : RO; bitpos: [5]; default: 1;
+         *  USB D+ rx value in test
+         */
+        uint32_t test_rx_dp:1;
+        /** test_rx_dm : RO; bitpos: [6]; default: 0;
+         *  USB D- rx value in test
+         */
+        uint32_t test_rx_dm:1;
+        uint32_t reserved_7:25;
+    };
+    uint32_t val;
+} usb_serial_jtag_test_reg_t;
+
+/** Type of misc_conf register
+ *  Clock enable control
+ */
+typedef union {
+    struct {
+        /** clk_en : R/W; bitpos: [0]; default: 0;
+         *  1'h1: Force clock on for register. 1'h0: Support clock only when application writes
+         *  registers.
+         */
+        uint32_t clk_en:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} usb_serial_jtag_misc_conf_reg_t;
+
+/** Type of mem_conf register
+ *  Memory power control
+ */
+typedef union {
+    struct {
+        /** usb_mem_pd : R/W; bitpos: [0]; default: 0;
+         *  1: power down usb memory.
+         */
+        uint32_t usb_mem_pd:1;
+        /** usb_mem_clk_en : R/W; bitpos: [1]; default: 1;
+         *  1: Force clock on for usb memory.
+         */
+        uint32_t usb_mem_clk_en:1;
+        uint32_t reserved_2:30;
+    };
+    uint32_t val;
+} usb_serial_jtag_mem_conf_reg_t;
+
+/** Type of chip_rst register
+ *  CDC-ACM chip reset control.
+ */
+typedef union {
+    struct {
+        /** rts : RO; bitpos: [0]; default: 0;
+         *  1: Chip reset is detected from usb serial channel. Software write 1 to clear it.
+         */
+        uint32_t rts:1;
+        /** dtr : RO; bitpos: [1]; default: 0;
+         *  1: Chip reset is detected from usb jtag channel. Software write 1 to clear it.
+         */
+        uint32_t dtr:1;
+        /** usb_uart_chip_rst_dis : R/W; bitpos: [2]; default: 0;
+         *  Set this bit to disable chip reset from usb serial channel to reset chip.
+         */
+        uint32_t usb_uart_chip_rst_dis:1;
+        uint32_t reserved_3:29;
+    };
+    uint32_t val;
+} usb_serial_jtag_chip_rst_reg_t;
+
+/** Type of get_line_code_w0 register
+ *  W0 of GET_LINE_CODING command.
+ */
+typedef union {
+    struct {
+        /** get_dw_dte_rate : R/W; bitpos: [31:0]; default: 0;
+         *  The value of dwDTERate set by software which is requested by GET_LINE_CODING
+         *  command.
+         */
+        uint32_t get_dw_dte_rate:32;
+    };
+    uint32_t val;
+} usb_serial_jtag_get_line_code_w0_reg_t;
+
+/** Type of get_line_code_w1 register
+ *  W1 of GET_LINE_CODING command.
+ */
+typedef union {
+    struct {
+        /** get_bdata_bits : R/W; bitpos: [7:0]; default: 0;
+         *  The value of bCharFormat set by software which is requested by GET_LINE_CODING
+         *  command.
+         */
+        uint32_t get_bdata_bits:8;
+        /** get_bparity_type : R/W; bitpos: [15:8]; default: 0;
+         *  The value of bParityTpye set by software which is requested by GET_LINE_CODING
+         *  command.
+         */
+        uint32_t get_bparity_type:8;
+        /** get_bchar_format : R/W; bitpos: [23:16]; default: 0;
+         *  The value of bDataBits set by software which is requested by GET_LINE_CODING
+         *  command.
+         */
+        uint32_t get_bchar_format:8;
+        uint32_t reserved_24:8;
+    };
+    uint32_t val;
+} usb_serial_jtag_get_line_code_w1_reg_t;
+
+/** Type of config_update register
+ *  Configuration registers' value update
+ */
+typedef union {
+    struct {
+        /** config_update : WT; bitpos: [0]; default: 0;
+         *  Write 1 to this register would update the value of configure registers from APB
+         *  clock domain to 48MHz clock domain.
+         */
+        uint32_t config_update:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} usb_serial_jtag_config_update_reg_t;
+
+/** Type of ser_afifo_config register
+ *  Serial AFIFO configure register
+ */
+typedef union {
+    struct {
+        /** serial_in_afifo_reset_wr : R/W; bitpos: [0]; default: 0;
+         *  Write 1 to reset CDC_ACM IN async FIFO write clock domain.
+         */
+        uint32_t serial_in_afifo_reset_wr:1;
+        /** serial_in_afifo_reset_rd : R/W; bitpos: [1]; default: 0;
+         *  Write 1 to reset CDC_ACM IN async FIFO read clock domain.
+         */
+        uint32_t serial_in_afifo_reset_rd:1;
+        /** serial_out_afifo_reset_wr : R/W; bitpos: [2]; default: 0;
+         *  Write 1 to reset CDC_ACM OUT async FIFO write clock domain.
+         */
+        uint32_t serial_out_afifo_reset_wr:1;
+        /** serial_out_afifo_reset_rd : R/W; bitpos: [3]; default: 0;
+         *  Write 1 to reset CDC_ACM OUT async FIFO read clock domain.
+         */
+        uint32_t serial_out_afifo_reset_rd:1;
+        /** serial_out_afifo_rempty : RO; bitpos: [4]; default: 1;
+         *  CDC_ACM OUTOUT async FIFO empty signal in read clock domain.
+         */
+        uint32_t serial_out_afifo_rempty:1;
+        /** serial_in_afifo_wfull : RO; bitpos: [5]; default: 0;
+         *  CDC_ACM OUT IN async FIFO empty signal in write clock domain.
+         */
+        uint32_t serial_in_afifo_wfull:1;
+        uint32_t reserved_6:26;
+    };
+    uint32_t val;
+} usb_serial_jtag_ser_afifo_config_reg_t;
+
+
+/** Group: Interrupt Registers */
+/** Type of int_raw register
+ *  Interrupt raw status register.
+ */
+typedef union {
+    struct {
+        /** jtag_in_flush_int_raw : R/WTC/SS; bitpos: [0]; default: 0;
+         *  The raw interrupt bit turns to high level when flush cmd is received for IN
+         *  endpoint 2 of JTAG.
+         */
+        uint32_t jtag_in_flush_int_raw:1;
+        /** sof_int_raw : R/WTC/SS; bitpos: [1]; default: 0;
+         *  The raw interrupt bit turns to high level when SOF frame is received.
+         */
+        uint32_t sof_int_raw:1;
+        /** serial_out_recv_pkt_int_raw : R/WTC/SS; bitpos: [2]; default: 0;
+         *  The raw interrupt bit turns to high level when Serial Port OUT Endpoint received
+         *  one packet.
+         */
+        uint32_t serial_out_recv_pkt_int_raw:1;
+        /** serial_in_empty_int_raw : R/WTC/SS; bitpos: [3]; default: 1;
+         *  The raw interrupt bit turns to high level when Serial Port IN Endpoint is empty.
+         */
+        uint32_t serial_in_empty_int_raw:1;
+        /** pid_err_int_raw : R/WTC/SS; bitpos: [4]; default: 0;
+         *  The raw interrupt bit turns to high level when pid error is detected.
+         */
+        uint32_t pid_err_int_raw:1;
+        /** crc5_err_int_raw : R/WTC/SS; bitpos: [5]; default: 0;
+         *  The raw interrupt bit turns to high level when CRC5 error is detected.
+         */
+        uint32_t crc5_err_int_raw:1;
+        /** crc16_err_int_raw : R/WTC/SS; bitpos: [6]; default: 0;
+         *  The raw interrupt bit turns to high level when CRC16 error is detected.
+         */
+        uint32_t crc16_err_int_raw:1;
+        /** stuff_err_int_raw : R/WTC/SS; bitpos: [7]; default: 0;
+         *  The raw interrupt bit turns to high level when stuff error is detected.
+         */
+        uint32_t stuff_err_int_raw:1;
+        /** in_token_rec_in_ep1_int_raw : R/WTC/SS; bitpos: [8]; default: 0;
+         *  The raw interrupt bit turns to high level when IN token for IN endpoint 1 is
+         *  received.
+         */
+        uint32_t in_token_rec_in_ep1_int_raw:1;
+        /** usb_bus_reset_int_raw : R/WTC/SS; bitpos: [9]; default: 0;
+         *  The raw interrupt bit turns to high level when usb bus reset is detected.
+         */
+        uint32_t usb_bus_reset_int_raw:1;
+        /** out_ep1_zero_payload_int_raw : R/WTC/SS; bitpos: [10]; default: 0;
+         *  The raw interrupt bit turns to high level when OUT endpoint 1 received packet with
+         *  zero palyload.
+         */
+        uint32_t out_ep1_zero_payload_int_raw:1;
+        /** out_ep2_zero_payload_int_raw : R/WTC/SS; bitpos: [11]; default: 0;
+         *  The raw interrupt bit turns to high level when OUT endpoint 2 received packet with
+         *  zero palyload.
+         */
+        uint32_t out_ep2_zero_payload_int_raw:1;
+        /** rts_chg_int_raw : R/WTC/SS; bitpos: [12]; default: 0;
+         *  The raw interrupt bit turns to high level when level of RTS from usb serial channel
+         *  is changed.
+         */
+        uint32_t rts_chg_int_raw:1;
+        /** dtr_chg_int_raw : R/WTC/SS; bitpos: [13]; default: 0;
+         *  The raw interrupt bit turns to high level when level of DTR from usb serial channel
+         *  is changed.
+         */
+        uint32_t dtr_chg_int_raw:1;
+        /** get_line_code_int_raw : R/WTC/SS; bitpos: [14]; default: 0;
+         *  The raw interrupt bit turns to high level when level of GET LINE CODING request is
+         *  received.
+         */
+        uint32_t get_line_code_int_raw:1;
+        /** set_line_code_int_raw : R/WTC/SS; bitpos: [15]; default: 0;
+         *  The raw interrupt bit turns to high level when level of SET LINE CODING request is
+         *  received.
+         */
+        uint32_t set_line_code_int_raw:1;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} usb_serial_jtag_int_raw_reg_t;
+
+/** Type of int_st register
+ *  Interrupt status register.
+ */
+typedef union {
+    struct {
+        /** jtag_in_flush_int_st : RO; bitpos: [0]; default: 0;
+         *  The raw interrupt status bit for the USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT interrupt.
+         */
+        uint32_t jtag_in_flush_int_st:1;
+        /** sof_int_st : RO; bitpos: [1]; default: 0;
+         *  The raw interrupt status bit for the USB_SERIAL_JTAG_SOF_INT interrupt.
+         */
+        uint32_t sof_int_st:1;
+        /** serial_out_recv_pkt_int_st : RO; bitpos: [2]; default: 0;
+         *  The raw interrupt status bit for the USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT
+         *  interrupt.
+         */
+        uint32_t serial_out_recv_pkt_int_st:1;
+        /** serial_in_empty_int_st : RO; bitpos: [3]; default: 0;
+         *  The raw interrupt status bit for the USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT interrupt.
+         */
+        uint32_t serial_in_empty_int_st:1;
+        /** pid_err_int_st : RO; bitpos: [4]; default: 0;
+         *  The raw interrupt status bit for the USB_SERIAL_JTAG_PID_ERR_INT interrupt.
+         */
+        uint32_t pid_err_int_st:1;
+        /** crc5_err_int_st : RO; bitpos: [5]; default: 0;
+         *  The raw interrupt status bit for the USB_SERIAL_JTAG_CRC5_ERR_INT interrupt.
+         */
+        uint32_t crc5_err_int_st:1;
+        /** crc16_err_int_st : RO; bitpos: [6]; default: 0;
+         *  The raw interrupt status bit for the USB_SERIAL_JTAG_CRC16_ERR_INT interrupt.
+         */
+        uint32_t crc16_err_int_st:1;
+        /** stuff_err_int_st : RO; bitpos: [7]; default: 0;
+         *  The raw interrupt status bit for the USB_SERIAL_JTAG_STUFF_ERR_INT interrupt.
+         */
+        uint32_t stuff_err_int_st:1;
+        /** in_token_rec_in_ep1_int_st : RO; bitpos: [8]; default: 0;
+         *  The raw interrupt status bit for the USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT
+         *  interrupt.
+         */
+        uint32_t in_token_rec_in_ep1_int_st:1;
+        /** usb_bus_reset_int_st : RO; bitpos: [9]; default: 0;
+         *  The raw interrupt status bit for the USB_SERIAL_JTAG_USB_BUS_RESET_INT interrupt.
+         */
+        uint32_t usb_bus_reset_int_st:1;
+        /** out_ep1_zero_payload_int_st : RO; bitpos: [10]; default: 0;
+         *  The raw interrupt status bit for the USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT
+         *  interrupt.
+         */
+        uint32_t out_ep1_zero_payload_int_st:1;
+        /** out_ep2_zero_payload_int_st : RO; bitpos: [11]; default: 0;
+         *  The raw interrupt status bit for the USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT
+         *  interrupt.
+         */
+        uint32_t out_ep2_zero_payload_int_st:1;
+        /** rts_chg_int_st : RO; bitpos: [12]; default: 0;
+         *  The raw interrupt status bit for the USB_SERIAL_JTAG_RTS_CHG_INT interrupt.
+         */
+        uint32_t rts_chg_int_st:1;
+        /** dtr_chg_int_st : RO; bitpos: [13]; default: 0;
+         *  The raw interrupt status bit for the USB_SERIAL_JTAG_DTR_CHG_INT interrupt.
+         */
+        uint32_t dtr_chg_int_st:1;
+        /** get_line_code_int_st : RO; bitpos: [14]; default: 0;
+         *  The raw interrupt status bit for the USB_SERIAL_JTAG_GET_LINE_CODE_INT interrupt.
+         */
+        uint32_t get_line_code_int_st:1;
+        /** set_line_code_int_st : RO; bitpos: [15]; default: 0;
+         *  The raw interrupt status bit for the USB_SERIAL_JTAG_SET_LINE_CODE_INT interrupt.
+         */
+        uint32_t set_line_code_int_st:1;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} usb_serial_jtag_int_st_reg_t;
+
+/** Type of int_ena register
+ *  Interrupt enable status register.
+ */
+typedef union {
+    struct {
+        /** jtag_in_flush_int_ena : R/W; bitpos: [0]; default: 0;
+         *  The interrupt enable bit for the USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT interrupt.
+         */
+        uint32_t jtag_in_flush_int_ena:1;
+        /** sof_int_ena : R/W; bitpos: [1]; default: 0;
+         *  The interrupt enable bit for the USB_SERIAL_JTAG_SOF_INT interrupt.
+         */
+        uint32_t sof_int_ena:1;
+        /** serial_out_recv_pkt_int_ena : R/W; bitpos: [2]; default: 0;
+         *  The interrupt enable bit for the USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT interrupt.
+         */
+        uint32_t serial_out_recv_pkt_int_ena:1;
+        /** serial_in_empty_int_ena : R/W; bitpos: [3]; default: 0;
+         *  The interrupt enable bit for the USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT interrupt.
+         */
+        uint32_t serial_in_empty_int_ena:1;
+        /** pid_err_int_ena : R/W; bitpos: [4]; default: 0;
+         *  The interrupt enable bit for the USB_SERIAL_JTAG_PID_ERR_INT interrupt.
+         */
+        uint32_t pid_err_int_ena:1;
+        /** crc5_err_int_ena : R/W; bitpos: [5]; default: 0;
+         *  The interrupt enable bit for the USB_SERIAL_JTAG_CRC5_ERR_INT interrupt.
+         */
+        uint32_t crc5_err_int_ena:1;
+        /** crc16_err_int_ena : R/W; bitpos: [6]; default: 0;
+         *  The interrupt enable bit for the USB_SERIAL_JTAG_CRC16_ERR_INT interrupt.
+         */
+        uint32_t crc16_err_int_ena:1;
+        /** stuff_err_int_ena : R/W; bitpos: [7]; default: 0;
+         *  The interrupt enable bit for the USB_SERIAL_JTAG_STUFF_ERR_INT interrupt.
+         */
+        uint32_t stuff_err_int_ena:1;
+        /** in_token_rec_in_ep1_int_ena : R/W; bitpos: [8]; default: 0;
+         *  The interrupt enable bit for the USB_SERIAL_JTAG_IN_TOKEN_REC_IN_EP1_INT interrupt.
+         */
+        uint32_t in_token_rec_in_ep1_int_ena:1;
+        /** usb_bus_reset_int_ena : R/W; bitpos: [9]; default: 0;
+         *  The interrupt enable bit for the USB_SERIAL_JTAG_USB_BUS_RESET_INT interrupt.
+         */
+        uint32_t usb_bus_reset_int_ena:1;
+        /** out_ep1_zero_payload_int_ena : R/W; bitpos: [10]; default: 0;
+         *  The interrupt enable bit for the USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT interrupt.
+         */
+        uint32_t out_ep1_zero_payload_int_ena:1;
+        /** out_ep2_zero_payload_int_ena : R/W; bitpos: [11]; default: 0;
+         *  The interrupt enable bit for the USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT interrupt.
+         */
+        uint32_t out_ep2_zero_payload_int_ena:1;
+        /** rts_chg_int_ena : R/W; bitpos: [12]; default: 0;
+         *  The interrupt enable bit for the USB_SERIAL_JTAG_RTS_CHG_INT interrupt.
+         */
+        uint32_t rts_chg_int_ena:1;
+        /** dtr_chg_int_ena : R/W; bitpos: [13]; default: 0;
+         *  The interrupt enable bit for the USB_SERIAL_JTAG_DTR_CHG_INT interrupt.
+         */
+        uint32_t dtr_chg_int_ena:1;
+        /** get_line_code_int_ena : R/W; bitpos: [14]; default: 0;
+         *  The interrupt enable bit for the USB_SERIAL_JTAG_GET_LINE_CODE_INT interrupt.
+         */
+        uint32_t get_line_code_int_ena:1;
+        /** set_line_code_int_ena : R/W; bitpos: [15]; default: 0;
+         *  The interrupt enable bit for the USB_SERIAL_JTAG_SET_LINE_CODE_INT interrupt.
+         */
+        uint32_t set_line_code_int_ena:1;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} usb_serial_jtag_int_ena_reg_t;
+
+/** Type of int_clr register
+ *  Interrupt clear status register.
+ */
+typedef union {
+    struct {
+        /** jtag_in_flush_int_clr : WT; bitpos: [0]; default: 0;
+         *  Set this bit to clear the USB_SERIAL_JTAG_JTAG_IN_FLUSH_INT interrupt.
+         */
+        uint32_t jtag_in_flush_int_clr:1;
+        /** sof_int_clr : WT; bitpos: [1]; default: 0;
+         *  Set this bit to clear the USB_SERIAL_JTAG_JTAG_SOF_INT interrupt.
+         */
+        uint32_t sof_int_clr:1;
+        /** serial_out_recv_pkt_int_clr : WT; bitpos: [2]; default: 0;
+         *  Set this bit to clear the USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT interrupt.
+         */
+        uint32_t serial_out_recv_pkt_int_clr:1;
+        /** serial_in_empty_int_clr : WT; bitpos: [3]; default: 0;
+         *  Set this bit to clear the USB_SERIAL_JTAG_SERIAL_IN_EMPTY_INT interrupt.
+         */
+        uint32_t serial_in_empty_int_clr:1;
+        /** pid_err_int_clr : WT; bitpos: [4]; default: 0;
+         *  Set this bit to clear the USB_SERIAL_JTAG_PID_ERR_INT interrupt.
+         */
+        uint32_t pid_err_int_clr:1;
+        /** crc5_err_int_clr : WT; bitpos: [5]; default: 0;
+         *  Set this bit to clear the USB_SERIAL_JTAG_CRC5_ERR_INT interrupt.
+         */
+        uint32_t crc5_err_int_clr:1;
+        /** crc16_err_int_clr : WT; bitpos: [6]; default: 0;
+         *  Set this bit to clear the USB_SERIAL_JTAG_CRC16_ERR_INT interrupt.
+         */
+        uint32_t crc16_err_int_clr:1;
+        /** stuff_err_int_clr : WT; bitpos: [7]; default: 0;
+         *  Set this bit to clear the USB_SERIAL_JTAG_STUFF_ERR_INT interrupt.
+         */
+        uint32_t stuff_err_int_clr:1;
+        /** in_token_rec_in_ep1_int_clr : WT; bitpos: [8]; default: 0;
+         *  Set this bit to clear the USB_SERIAL_JTAG_IN_TOKEN_IN_EP1_INT interrupt.
+         */
+        uint32_t in_token_rec_in_ep1_int_clr:1;
+        /** usb_bus_reset_int_clr : WT; bitpos: [9]; default: 0;
+         *  Set this bit to clear the USB_SERIAL_JTAG_USB_BUS_RESET_INT interrupt.
+         */
+        uint32_t usb_bus_reset_int_clr:1;
+        /** out_ep1_zero_payload_int_clr : WT; bitpos: [10]; default: 0;
+         *  Set this bit to clear the USB_SERIAL_JTAG_OUT_EP1_ZERO_PAYLOAD_INT interrupt.
+         */
+        uint32_t out_ep1_zero_payload_int_clr:1;
+        /** out_ep2_zero_payload_int_clr : WT; bitpos: [11]; default: 0;
+         *  Set this bit to clear the USB_SERIAL_JTAG_OUT_EP2_ZERO_PAYLOAD_INT interrupt.
+         */
+        uint32_t out_ep2_zero_payload_int_clr:1;
+        /** rts_chg_int_clr : WT; bitpos: [12]; default: 0;
+         *  Set this bit to clear the USB_SERIAL_JTAG_RTS_CHG_INT interrupt.
+         */
+        uint32_t rts_chg_int_clr:1;
+        /** dtr_chg_int_clr : WT; bitpos: [13]; default: 0;
+         *  Set this bit to clear the USB_SERIAL_JTAG_DTR_CHG_INT interrupt.
+         */
+        uint32_t dtr_chg_int_clr:1;
+        /** get_line_code_int_clr : WT; bitpos: [14]; default: 0;
+         *  Set this bit to clear the USB_SERIAL_JTAG_GET_LINE_CODE_INT interrupt.
+         */
+        uint32_t get_line_code_int_clr:1;
+        /** set_line_code_int_clr : WT; bitpos: [15]; default: 0;
+         *  Set this bit to clear the USB_SERIAL_JTAG_SET_LINE_CODE_INT interrupt.
+         */
+        uint32_t set_line_code_int_clr:1;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} usb_serial_jtag_int_clr_reg_t;
+
+
+/** Group: Status Registers */
+/** Type of jfifo_st register
+ *  JTAG FIFO status and control registers.
+ */
+typedef union {
+    struct {
+        /** in_fifo_cnt : RO; bitpos: [1:0]; default: 0;
+         *  JTAT in fifo counter.
+         */
+        uint32_t in_fifo_cnt:2;
+        /** in_fifo_empty : RO; bitpos: [2]; default: 1;
+         *  1: JTAG in fifo is empty.
+         */
+        uint32_t in_fifo_empty:1;
+        /** in_fifo_full : RO; bitpos: [3]; default: 0;
+         *  1: JTAG in fifo is full.
+         */
+        uint32_t in_fifo_full:1;
+        /** out_fifo_cnt : RO; bitpos: [5:4]; default: 0;
+         *  JTAT out fifo counter.
+         */
+        uint32_t out_fifo_cnt:2;
+        /** out_fifo_empty : RO; bitpos: [6]; default: 1;
+         *  1: JTAG out fifo is empty.
+         */
+        uint32_t out_fifo_empty:1;
+        /** out_fifo_full : RO; bitpos: [7]; default: 0;
+         *  1: JTAG out fifo is full.
+         */
+        uint32_t out_fifo_full:1;
+        /** in_fifo_reset : R/W; bitpos: [8]; default: 0;
+         *  Write 1 to reset JTAG in fifo.
+         */
+        uint32_t in_fifo_reset:1;
+        /** out_fifo_reset : R/W; bitpos: [9]; default: 0;
+         *  Write 1 to reset JTAG out fifo.
+         */
+        uint32_t out_fifo_reset:1;
+        uint32_t reserved_10:22;
+    };
+    uint32_t val;
+} usb_serial_jtag_jfifo_st_reg_t;
+
+/** Type of fram_num register
+ *  Last received SOF frame index register.
+ */
+typedef union {
+    struct {
+        /** sof_frame_index : RO; bitpos: [10:0]; default: 0;
+         *  Frame index of received SOF frame.
+         */
+        uint32_t sof_frame_index:11;
+        uint32_t reserved_11:21;
+    };
+    uint32_t val;
+} usb_serial_jtag_fram_num_reg_t;
+
+/** Type of in_ep0_st register
+ *  Control IN endpoint status information.
+ */
+typedef union {
+    struct {
+        /** in_ep0_state : RO; bitpos: [1:0]; default: 1;
+         *  State of IN Endpoint 0.
+         */
+        uint32_t in_ep0_state:2;
+        /** in_ep0_wr_addr : RO; bitpos: [8:2]; default: 0;
+         *  Write data address of IN endpoint 0.
+         */
+        uint32_t in_ep0_wr_addr:7;
+        /** in_ep0_rd_addr : RO; bitpos: [15:9]; default: 0;
+         *  Read data address of IN endpoint 0.
+         */
+        uint32_t in_ep0_rd_addr:7;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} usb_serial_jtag_in_ep0_st_reg_t;
+
+/** Type of in_ep1_st register
+ *  CDC-ACM IN endpoint status information.
+ */
+typedef union {
+    struct {
+        /** in_ep1_state : RO; bitpos: [1:0]; default: 1;
+         *  State of IN Endpoint 1.
+         */
+        uint32_t in_ep1_state:2;
+        /** in_ep1_wr_addr : RO; bitpos: [8:2]; default: 0;
+         *  Write data address of IN endpoint 1.
+         */
+        uint32_t in_ep1_wr_addr:7;
+        /** in_ep1_rd_addr : RO; bitpos: [15:9]; default: 0;
+         *  Read data address of IN endpoint 1.
+         */
+        uint32_t in_ep1_rd_addr:7;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} usb_serial_jtag_in_ep1_st_reg_t;
+
+/** Type of in_ep2_st register
+ *  CDC-ACM interrupt IN endpoint status information.
+ */
+typedef union {
+    struct {
+        /** in_ep2_state : RO; bitpos: [1:0]; default: 1;
+         *  State of IN Endpoint 2.
+         */
+        uint32_t in_ep2_state:2;
+        /** in_ep2_wr_addr : RO; bitpos: [8:2]; default: 0;
+         *  Write data address of IN endpoint 2.
+         */
+        uint32_t in_ep2_wr_addr:7;
+        /** in_ep2_rd_addr : RO; bitpos: [15:9]; default: 0;
+         *  Read data address of IN endpoint 2.
+         */
+        uint32_t in_ep2_rd_addr:7;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} usb_serial_jtag_in_ep2_st_reg_t;
+
+/** Type of in_ep3_st register
+ *  JTAG IN endpoint status information.
+ */
+typedef union {
+    struct {
+        /** in_ep3_state : RO; bitpos: [1:0]; default: 1;
+         *  State of IN Endpoint 3.
+         */
+        uint32_t in_ep3_state:2;
+        /** in_ep3_wr_addr : RO; bitpos: [8:2]; default: 0;
+         *  Write data address of IN endpoint 3.
+         */
+        uint32_t in_ep3_wr_addr:7;
+        /** in_ep3_rd_addr : RO; bitpos: [15:9]; default: 0;
+         *  Read data address of IN endpoint 3.
+         */
+        uint32_t in_ep3_rd_addr:7;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} usb_serial_jtag_in_ep3_st_reg_t;
+
+/** Type of out_ep0_st register
+ *  Control OUT endpoint status information.
+ */
+typedef union {
+    struct {
+        /** out_ep0_state : RO; bitpos: [1:0]; default: 0;
+         *  State of OUT Endpoint 0.
+         */
+        uint32_t out_ep0_state:2;
+        /** out_ep0_wr_addr : RO; bitpos: [8:2]; default: 0;
+         *  Write data address of OUT endpoint 0. When USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT
+         *  is detected, there are USB_SERIAL_JTAG_OUT_EP0_WR_ADDR-2 bytes data in OUT EP0.
+         */
+        uint32_t out_ep0_wr_addr:7;
+        /** out_ep0_rd_addr : RO; bitpos: [15:9]; default: 0;
+         *  Read data address of OUT endpoint 0.
+         */
+        uint32_t out_ep0_rd_addr:7;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} usb_serial_jtag_out_ep0_st_reg_t;
+
+/** Type of out_ep1_st register
+ *  CDC-ACM OUT endpoint status information.
+ */
+typedef union {
+    struct {
+        /** out_ep1_state : RO; bitpos: [1:0]; default: 0;
+         *  State of OUT Endpoint 1.
+         */
+        uint32_t out_ep1_state:2;
+        /** out_ep1_wr_addr : RO; bitpos: [8:2]; default: 0;
+         *  Write data address of OUT endpoint 1. When USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT
+         *  is detected, there are USB_SERIAL_JTAG_OUT_EP1_WR_ADDR-2 bytes data in OUT EP1.
+         */
+        uint32_t out_ep1_wr_addr:7;
+        /** out_ep1_rd_addr : RO; bitpos: [15:9]; default: 0;
+         *  Read data address of OUT endpoint 1.
+         */
+        uint32_t out_ep1_rd_addr:7;
+        /** out_ep1_rec_data_cnt : RO; bitpos: [22:16]; default: 0;
+         *  Data count in OUT endpoint 1 when one packet is received.
+         */
+        uint32_t out_ep1_rec_data_cnt:7;
+        uint32_t reserved_23:9;
+    };
+    uint32_t val;
+} usb_serial_jtag_out_ep1_st_reg_t;
+
+/** Type of out_ep2_st register
+ *  JTAG OUT endpoint status information.
+ */
+typedef union {
+    struct {
+        /** out_ep2_state : RO; bitpos: [1:0]; default: 0;
+         *  State of OUT Endpoint 2.
+         */
+        uint32_t out_ep2_state:2;
+        /** out_ep2_wr_addr : RO; bitpos: [8:2]; default: 0;
+         *  Write data address of OUT endpoint 2. When USB_SERIAL_JTAG_SERIAL_OUT_RECV_PKT_INT
+         *  is detected, there are USB_SERIAL_JTAG_OUT_EP2_WR_ADDR-2 bytes data in OUT EP2.
+         */
+        uint32_t out_ep2_wr_addr:7;
+        /** out_ep2_rd_addr : RO; bitpos: [15:9]; default: 0;
+         *  Read data address of OUT endpoint 2.
+         */
+        uint32_t out_ep2_rd_addr:7;
+        uint32_t reserved_16:16;
+    };
+    uint32_t val;
+} usb_serial_jtag_out_ep2_st_reg_t;
+
+/** Type of set_line_code_w0 register
+ *  W0 of SET_LINE_CODING command.
+ */
+typedef union {
+    struct {
+        /** dw_dte_rate : RO; bitpos: [31:0]; default: 0;
+         *  The value of dwDTERate set by host through SET_LINE_CODING command.
+         */
+        uint32_t dw_dte_rate:32;
+    };
+    uint32_t val;
+} usb_serial_jtag_set_line_code_w0_reg_t;
+
+/** Type of set_line_code_w1 register
+ *  W1 of SET_LINE_CODING command.
+ */
+typedef union {
+    struct {
+        /** bchar_format : RO; bitpos: [7:0]; default: 0;
+         *  The value of bCharFormat set by host through SET_LINE_CODING command.
+         */
+        uint32_t bchar_format:8;
+        /** bparity_type : RO; bitpos: [15:8]; default: 0;
+         *  The value of bParityTpye set by host through SET_LINE_CODING command.
+         */
+        uint32_t bparity_type:8;
+        /** bdata_bits : RO; bitpos: [23:16]; default: 0;
+         *  The value of bDataBits set by host through SET_LINE_CODING command.
+         */
+        uint32_t bdata_bits:8;
+        uint32_t reserved_24:8;
+    };
+    uint32_t val;
+} usb_serial_jtag_set_line_code_w1_reg_t;
+
+/** Type of bus_reset_st register
+ *  USB Bus reset status register
+ */
+typedef union {
+    struct {
+        /** usb_bus_reset_st : RO; bitpos: [0]; default: 1;
+         *  USB bus reset status. 0: USB-Serial-JTAG is in usb bus reset status. 1: USB bus
+         *  reset is released.
+         */
+        uint32_t usb_bus_reset_st:1;
+        uint32_t reserved_1:31;
+    };
+    uint32_t val;
+} usb_serial_jtag_bus_reset_st_reg_t;
+
+
+/** Group: Version Registers */
+/** Type of date register
+ *  Date register
+ */
+typedef union {
+    struct {
+        /** date : R/W; bitpos: [31:0]; default: 34640416;
+         *  register version.
+         */
+        uint32_t date:32;
+    };
+    uint32_t val;
+} usb_serial_jtag_date_reg_t;
+
+
+typedef struct usb_serial_jtag_dev_s {
+    volatile usb_serial_jtag_ep1_reg_t ep1;
+    volatile usb_serial_jtag_ep1_conf_reg_t ep1_conf;
+    volatile usb_serial_jtag_int_raw_reg_t int_raw;
+    volatile usb_serial_jtag_int_st_reg_t int_st;
+    volatile usb_serial_jtag_int_ena_reg_t int_ena;
+    volatile usb_serial_jtag_int_clr_reg_t int_clr;
+    volatile usb_serial_jtag_conf0_reg_t conf0;
+    volatile usb_serial_jtag_test_reg_t test;
+    volatile usb_serial_jtag_jfifo_st_reg_t jfifo_st;
+    volatile usb_serial_jtag_fram_num_reg_t fram_num;
+    volatile usb_serial_jtag_in_ep0_st_reg_t in_ep0_st;
+    volatile usb_serial_jtag_in_ep1_st_reg_t in_ep1_st;
+    volatile usb_serial_jtag_in_ep2_st_reg_t in_ep2_st;
+    volatile usb_serial_jtag_in_ep3_st_reg_t in_ep3_st;
+    volatile usb_serial_jtag_out_ep0_st_reg_t out_ep0_st;
+    volatile usb_serial_jtag_out_ep1_st_reg_t out_ep1_st;
+    volatile usb_serial_jtag_out_ep2_st_reg_t out_ep2_st;
+    volatile usb_serial_jtag_misc_conf_reg_t misc_conf;
+    volatile usb_serial_jtag_mem_conf_reg_t mem_conf;
+    volatile usb_serial_jtag_chip_rst_reg_t chip_rst;
+    volatile usb_serial_jtag_set_line_code_w0_reg_t set_line_code_w0;
+    volatile usb_serial_jtag_set_line_code_w1_reg_t set_line_code_w1;
+    volatile usb_serial_jtag_get_line_code_w0_reg_t get_line_code_w0;
+    volatile usb_serial_jtag_get_line_code_w1_reg_t get_line_code_w1;
+    volatile usb_serial_jtag_config_update_reg_t config_update;
+    volatile usb_serial_jtag_ser_afifo_config_reg_t ser_afifo_config;
+    volatile usb_serial_jtag_bus_reset_st_reg_t bus_reset_st;
+    uint32_t reserved_06c[5];
+    volatile usb_serial_jtag_date_reg_t date;
+} usb_serial_jtag_dev_t;
+
+extern usb_serial_jtag_dev_t USB_SERIAL_JTAG;
+
+#ifndef __cplusplus
+_Static_assert(sizeof(usb_serial_jtag_dev_t) == 0x84, "Invalid size of usb_serial_jtag_dev_t structure");
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/interrupts.c b/components/soc/esp32c6/interrupts.c
new file mode 100644
index 0000000000..075a674041
--- /dev/null
+++ b/components/soc/esp32c6/interrupts.c
@@ -0,0 +1,87 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "soc/interrupts.h"
+
+const char *const esp_isr_names[] = {
+    [0] = "WIFI_MAC",
+    [1] = "WIFI_MAC_NMI",
+    [2] = "WIFI_PWR",
+    [3] = "WIFI_BB",
+    [4] = "BT_MAC",
+    [5] = "BT_BB",
+    [6] = "BT_BB_NMI",
+    [7] = "LP_TIMER",
+    [8] = "COEX",
+    [9] = "BLE_TIMER",
+    [10] = "BLE_SEC",
+    [11] = "I2C_MASTER",
+    [12] = "ZB_MAC",
+    [13] = "PMU",
+    [14] = "EFUSE",
+    [15] = "LP_RTC_TIMER",
+    [16] = "LP_UART",
+    [17] = "LP_I2C",
+    [18] = "LP_WDT",
+    [19] = "LP_PERI_TIMEOUT",
+    [20] = "LP_APM_M0",
+    [21] = "LP_APM_M1",
+    [22] = "CPU_FROM_CPU_0",
+    [23] = "CPU_FROM_CPU_1",
+    [24] = "CPU_FROM_CPU_2",
+    [25] = "CPU_FROM_CPU_3",
+    [26] = "ASSIST_DEBUG",
+    [27] = "TRACE",
+    [28] = "CACHE",
+    [29] = "CPU_PERI_TIMEOUT",
+    [30] = "GPIO_INTERRUPT_PRO",
+    [31] = "GPIO_INTERRUPT_PRO_NMI",
+    [32] = "PAU",
+    [33] = "HP_PERI_TIMEOUT",
+    [34] = "MODEM_PERI_TIMEOUT",
+    [35] = "HP_APM_M0",
+    [36] = "HP_APM_M1",
+    [37] = "HP_APM_M2",
+    [38] = "HP_APM_M3",
+    [39] = "LP_APM0",
+    [40] = "MSPI",
+    [41] = "I2S1",
+    [42] = "UHCI0",
+    [43] = "UART0",
+    [44] = "UART1",
+    [45] = "LEDC",
+    [46] = "CAN0",
+    [47] = "CAN1",
+    [48] = "USB",
+    [49] = "RMT",
+    [50] = "I2C_EXT0",
+    [51] = "TG0_T0",
+    [52] = "TG0_T1",
+    [53] = "TG0_WDT",
+    [54] = "TG1_T0",
+    [55] = "TG1_T1",
+    [56] = "TG1_WDT",
+    [57] = "SYSTIMER_TARGET0",
+    [58] = "SYSTIMER_TARGET1",
+    [59] = "SYSTIMER_TARGET2",
+    [60] = "APB_ADC",
+    [61] = "PWM",
+    [62] = "PCNT",
+    [63] = "PARL_IO",
+    [64] = "SLC0",
+    [65] = "SLC1",
+    [66] = "DMA_IN_CH0",
+    [67] = "DMA_IN_CH1",
+    [68] = "DMA_IN_CH2",
+    [69] = "DMA_OUT_CH0",
+    [70] = "DMA_OUT_CH1",
+    [71] = "DMA_OUT_CH2",
+    [72] = "GPSPI2",
+    [73] = "AES",
+    [74] = "SHA",
+    [75] = "RSA",
+    [76] = "ECC",
+};
diff --git a/components/soc/esp32c6/ld/esp32c6.peripherals.ld b/components/soc/esp32c6/ld/esp32c6.peripherals.ld
new file mode 100644
index 0000000000..55f47792d2
--- /dev/null
+++ b/components/soc/esp32c6/ld/esp32c6.peripherals.ld
@@ -0,0 +1,74 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+
+PROVIDE ( UART0             = 0x60000000 );
+PROVIDE ( UART1             = 0x60001000 );
+PROVIDE ( SPIMEM0           = 0x60002000 );
+PROVIDE ( SPIMEM1           = 0x60003000 );
+PROVIDE ( I2C0              = 0x60004000 );
+PROVIDE ( UHCI0             = 0x60005000 );
+PROVIDE ( RMT               = 0x60006000 );
+PROVIDE ( RMTMEM            = 0x60006400 );
+PROVIDE ( LEDC              = 0x60007000 );
+PROVIDE ( TIMERG0           = 0x60008000 );
+PROVIDE ( TIMERG1           = 0x60009000 );
+PROVIDE ( SYSTIMER          = 0x6000A000 );
+PROVIDE ( TWAI0             = 0x6000B000 );
+PROVIDE ( I2S0              = 0x6000C000 );
+PROVIDE ( TWAI1             = 0x6000D000 );
+PROVIDE ( APB_SARADC        = 0x6000E000 );
+PROVIDE ( USB_SERIAL_JTAG   = 0x6000F000 );
+
+PROVIDE ( INTMTX        = 0x60010000 );
+PROVIDE ( ATOMIC_LOCKER = 0x60011000 );
+PROVIDE ( PCNT          = 0x60012000 );
+PROVIDE ( SOC_ETM       = 0x60013000 );
+PROVIDE ( MCPWM         = 0x60014000 );
+PROVIDE ( PARL_IO       = 0x60015000 );
+PROVIDE ( HINF          = 0x60016000 );
+PROVIDE ( SLC           = 0x60017000 );
+PROVIDE ( HOST          = 0x60018000 );
+PROVIDE ( PVT_MONITOR   = 0x60019000 );
+
+PROVIDE ( GDMA      = 0x60080000 );
+PROVIDE ( GPSPI2    = 0x60081000 );
+
+PROVIDE ( AES       = 0x60088000 );
+PROVIDE ( SHA       = 0x60089000 );
+PROVIDE ( RSA       = 0x6008A000 );
+PROVIDE ( ECC       = 0x6008B000 );
+PROVIDE ( DS        = 0x6008C000 );
+PROVIDE ( HMAC      = 0x6008D000 );
+
+PROVIDE ( IO_MUX         = 0x60090000 );
+PROVIDE ( GPIO           = 0x60091000 );
+PROVIDE ( GPIO_EXT       = 0x60091f00 ); /*ESP32C6-TODO*/
+PROVIDE ( SDM            = 0x60091f00 );
+PROVIDE ( GLITCH_FILTER  = 0x60091f30 );
+PROVIDE ( GPIO_ETM       = 0x60091f60 );
+
+PROVIDE ( MEM_MONITOR       = 0x60092000 );
+PROVIDE ( PAU               = 0x60093000 );
+PROVIDE ( HP_SYSTEM         = 0x60095000 );
+PROVIDE ( PCR               = 0x60096000 );
+PROVIDE ( TEE               = 0x60098000 );
+PROVIDE ( HP_APM            = 0x60099000 );
+
+PROVIDE ( PMU           = 0x600B0000 );
+PROVIDE ( LP_CLKRST     = 0x600B0400 );
+PROVIDE ( EFUSE         = 0x600B0800 );
+PROVIDE ( LP_TIMER      = 0x600B0C00 );
+PROVIDE ( LP_AON        = 0x600B1000 );
+PROVIDE ( LP_UART       = 0x600B1400 );
+PROVIDE ( LP_I2C        = 0x600B1800 );
+PROVIDE ( LP_WDT        = 0x600B1C00 );
+PROVIDE ( LP_IO         = 0x600B2000 );
+PROVIDE ( LP_I2C_ANA_MST = 0x600B2400 );
+PROVIDE ( LPPERI        = 0x600B2800 );
+PROVIDE ( LP_ANA_PERI   = 0x600B2C00 );
+PROVIDE ( LP_APM        = 0x600B3800 );
+PROVIDE ( OTP_DEBUG     = 0x600B3C00 );

From 95c31a707408db67a058431b633b0472bf88a219 Mon Sep 17 00:00:00 2001
From: songruojing <songruojing@espressif.com>
Date: Tue, 16 Aug 2022 20:48:53 +0800
Subject: [PATCH 176/665] esp32c6: add soc/ no-gdvs reg files

---
 .../soc/esp32c6/include/soc/clint_reg.h       | 160 +++++
 components/soc/esp32c6/include/soc/plic_reg.h | 632 ++++++++++++++++++
 .../soc/esp32c6/include/soc/regi2c_bbpll.h    | 175 +++++
 .../soc/esp32c6/include/soc/regi2c_bias.h     |  22 +
 .../soc/esp32c6/include/soc/regi2c_brownout.h |  22 +
 .../soc/esp32c6/include/soc/regi2c_defs.h     |  34 +
 .../soc/esp32c6/include/soc/regi2c_lp_bias.h  |  55 ++
 .../soc/esp32c6/include/soc/regi2c_saradc.h   |  79 +++
 8 files changed, 1179 insertions(+)
 create mode 100644 components/soc/esp32c6/include/soc/clint_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/plic_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/regi2c_bbpll.h
 create mode 100644 components/soc/esp32c6/include/soc/regi2c_bias.h
 create mode 100644 components/soc/esp32c6/include/soc/regi2c_brownout.h
 create mode 100644 components/soc/esp32c6/include/soc/regi2c_defs.h
 create mode 100644 components/soc/esp32c6/include/soc/regi2c_lp_bias.h
 create mode 100644 components/soc/esp32c6/include/soc/regi2c_saradc.h

diff --git a/components/soc/esp32c6/include/soc/clint_reg.h b/components/soc/esp32c6/include/soc/clint_reg.h
new file mode 100644
index 0000000000..94e3ef1f49
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/clint_reg.h
@@ -0,0 +1,160 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/*CLINT MINT*/
+#define CLINT_MINT_SIP_REG          (DR_REG_CLINT_M_BASE + 0x0)
+/* CLINT_CPU_MINT_SIP : R/W ;bitpos:[0] ;default: 1'b0 ; */
+/*description: .*/
+#define CLINT_CPU_MINT_SIP    0xFFFFFFFF
+#define CLINT_CPU_MINT_SIP_M  ((CLINT_CPU_MINT_SIP_V)<<(CLINT_CPU_MINT_SIP_S))
+#define CLINT_CPU_MINT_SIP_V  0xFFFFFFFF
+#define CLINT_CPU_MINT_SIP_S  0
+
+#define CLINT_MINT_TIMECTL_REG          (DR_REG_CLINT_M_BASE + 0x4)
+/* CLINT_MINT_SAMPLING_MODE : R/W ;bitpos:[5:4] ;default: 2'b0 ; */
+/*description: .*/
+#define CLINT_MINT_SAMPLING_MODE    0x00000003
+#define CLINT_MINT_SAMPLING_MODE_M  ((CLINT_CPU_MINT_TIMECTL_V)<<(CLINT_CPU_MINT_TIMECTL_S))
+#define CLINT_MINT_SAMPLING_MODE_V  0x3
+#define CLINT_MINT_SAMPLING_MODE_S  4
+/* CLINT_MINT_COUNTER_OVERFLOW : R/W ;bitpos:[3] ;default: 1'b0 ; */
+/*description: */
+#define CLINT_MINT_COUNTER_OVERFLOW  (BIT(3))
+#define CLINT_MINT_COUNTER_OVERFLOW_M  (BIT(3))
+#define CLINT_MINT_COUNTER_OVERFLOW_V  0x1
+#define CLINT_MINT_COUNTER_OVERFLOW_S  3
+/* CLINT_MINT_TIMERINT_PENDING : R/W ;bitpos:[2] ;default: 1'b0 ; */
+/*description: */
+#define CLINT_MINT_TIMERINT_PENDING  (BIT(2))
+#define CLINT_MINT_TIMERINT_PENDING_M  (BIT(2))
+#define CLINT_MINT_TIMERINT_PENDING_V  0x1
+#define CLINT_MINT_TIMERINT_PENDING_S  2
+/* CLINT_MINT_TIMERINT_EN : R/W ;bitpos:[1] ;default: 1'b0 ; */
+/*description: */
+#define CLINT_MINT_TIMERINT_EN  (BIT(1))
+#define CLINT_MINT_TIMERINT_EN_M  (BIT(1))
+#define CLINT_MINT_TIMERINT_EN_V  0x1
+#define CLINT_MINT_TIMERINT_EN_S  1
+/* CLINT_MINT_COUNTER_EN : R/W ;bitpos:[0] ;default: 1'b0 ; */
+/*description: */
+#define CLINT_MINT_COUNTER_EN  (BIT(0))
+#define CLINT_MINT_COUNTER_EN_M  (BIT(0))
+#define CLINT_MINT_COUNTER_EN_V  0x1
+#define CLINT_MINT_COUNTER_EN_S  0
+
+#define CLINT_MINT_MTIME_L_REG          (DR_REG_CLINT_M_BASE + 0x8)
+/* CLINT_CPU_MINT_MTIME_L : R/W ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: .*/
+#define CLINT_CPU_MINT_MTIME_L    0xFFFFFFFF
+#define CLINT_CPU_MINT_MTIME_L_M  ((CLINT_CPU_MINT_MTIME_L_V)<<(CLINT_CPU_MINT_MTIME_L_S))
+#define CLINT_CPU_MINT_MTIME_L_V  0xFFFFFFFF
+#define CLINT_CPU_MINT_MTIME_L_S  0
+
+#define CLINT_MINT_MTIME_H_REG          (DR_REG_CLINT_M_BASE + 0xC)
+/* CLINT_CPU_MINT_MTIME_H : RO ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: .*/
+#define CLINT_CPU_MINT_MTIME_H    0xFFFFFFFF
+#define CLINT_CPU_MINT_MTIME_H_M  ((CLINT_CPU_MINT_MTIME_H_V)<<(CLINT_CPU_MINT_MTIME_H_S))
+#define CLINT_CPU_MINT_MTIME_H_V  0xFFFFFFFF
+#define CLINT_CPU_MINT_MTIME_H_S  0
+
+#define CLINT_MINT_MTIMECMP_L_REG          (DR_REG_CLINT_M_BASE + 0x10)
+/* CLINT_CPU_MINT_MTIMECMP_L : R/W ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: .*/
+#define CLINT_CPU_MINT_MTIMECMP_L    0xFFFFFFFF
+#define CLINT_CPU_MINT_MTIMECMP_L_M  ((CLINT_CPU_MINT_MTIMECMP_L_V)<<(CLINT_CPU_MINT_MTIMECMP_L_S))
+#define CLINT_CPU_MINT_MTIMECMP_L_V  0xFFFFFFFF
+#define CLINT_CPU_MINT_MTIMECMP_L_S  0
+
+#define CLINT_MINT_MTIMECMP_H_REG          (DR_REG_CLINT_M_BASE + 0x14)
+/* CLINT_CPU_MINT_MTIMECMP_H : RO ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: .*/
+#define CLINT_CPU_MINT_MTIMECMP_H    0xFFFFFFFF
+#define CLINT_CPU_MINT_MTIMECMP_H_M  ((CLINT_CPU_MINT_MTIMECMP_H_V)<<(CLINT_CPU_MINT_MTIMECMP_H_S))
+#define CLINT_CPU_MINT_MTIMECMP_H_V  0xFFFFFFFF
+#define CLINT_CPU_MINT_MTIMECMP_H_S  0
+
+/*CLINT UINT*/
+#define CLINT_UINT_SIP_REG          (DR_REG_CLINT_U_BASE + 0x0)
+/* CLINT_CPU_UINT_SIP : R/W ;bitpos:[0] ;default: 1'b1 ; */
+/*description: .*/
+#define CLINT_CPU_UINT_SIP    0xFFFFFFFF
+#define CLINT_CPU_UINT_SIP_M  ((CLINT_CPU_UINT_SIP_V)<<(CLINT_CPU_UINT_SIP_S))
+#define CLINT_CPU_UINT_SIP_V  0xFFFFFFFF
+#define CLINT_CPU_UINT_SIP_S  0
+
+#define CLINT_UINT_TIMECTL_REG          (DR_REG_CLINT_U_BASE + 0x4)
+/* CLINT_UINT_SAMPLING_MODE : R/W ;bitpos:[5:4] ;default: 2'b0 ; */
+/*description: .*/
+#define CLINT_UINT_SAMPLING_MODE    0x00000003
+#define CLINT_UINT_SAMPLING_MODE_M  ((CLINT_CPU_UINT_TIMECTL_V)<<(CLINT_CPU_UINT_TIMECTL_S))
+#define CLINT_UINT_SAMPLING_MODE_V  0x3
+#define CLINT_UINT_SAMPLING_MODE_S  4
+/* CLINT_UINT_COUNTER_OVERFLOW : R/W ;bitpos:[3] ;default: 1'b0 ; */
+/*description: */
+#define CLINT_UINT_COUNTER_OVERFLOW  (BIT(3))
+#define CLINT_UINT_COUNTER_OVERFLOW_M  (BIT(3))
+#define CLINT_UINT_COUNTER_OVERFLOW_V  0x1
+#define CLINT_UINT_COUNTER_OVERFLOW_S  3
+/* CLINT_UINT_TIMERINT_PENDING : R/W ;bitpos:[2] ;default: 1'b0 ; */
+/*description: */
+#define CLINT_UINT_TIMERINT_PENDING  (BIT(2))
+#define CLINT_UINT_TIMERINT_PENDING_M  (BIT(2))
+#define CLINT_UINT_TIMERINT_PENDING_V  0x1
+#define CLINT_UINT_TIMERINT_PENDING_S  2
+/* CLINT_UINT_TIMERINT_EN : R/W ;bitpos:[1] ;default: 1'b0 ; */
+/*description: */
+#define CLINT_UINT_TIMERINT_EN  (BIT(1))
+#define CLINT_UINT_TIMERINT_EN_M  (BIT(1))
+#define CLINT_UINT_TIMERINT_EN_V  0x1
+#define CLINT_UINT_TIMERINT_EN_S  1
+/* CLINT_UINT_COUNTER_EN : R/W ;bitpos:[0] ;default: 1'b0 ; */
+/*description: */
+#define CLINT_UINT_COUNTER_EN  (BIT(0))
+#define CLINT_UINT_COUNTER_EN_M  (BIT(0))
+#define CLINT_UINT_COUNTER_EN_V  0x1
+#define CLINT_UINT_COUNTER_EN_S  0
+
+#define CLINT_UINT_UTIME_L_REG          (DR_REG_CLINT_U_BASE + 0x8)
+/* CLINT_CPU_UINT_UTIME_L : R/W ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: .*/
+#define CLINT_CPU_UINT_UTIME_L    0xFFFFFFFF
+#define CLINT_CPU_UINT_UTIME_L_M  ((CLINT_CPU_UINT_UTIME_L_V)<<(CLINT_CPU_UINT_UTIME_L_S))
+#define CLINT_CPU_UINT_UTIME_L_V  0xFFFFFFFF
+#define CLINT_CPU_UINT_UTIME_L_S  0
+
+#define CLINT_UINT_UTIME_H_REG          (DR_REG_CLINT_U_BASE + 0xC)
+/* CLINT_CPU_UINT_UTIME_H : RO ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: .*/
+#define CLINT_CPU_UINT_UTIME_H    0xFFFFFFFF
+#define CLINT_CPU_UINT_UTIME_H_M  ((CLINT_CPU_UINT_UTIME_H_V)<<(CLINT_CPU_UINT_UTIME_H_S))
+#define CLINT_CPU_UINT_UTIME_H_V  0xFFFFFFFF
+#define CLINT_CPU_UINT_UTIME_H_S  0
+
+#define CLINT_UINT_UTIMECMP_L_REG          (DR_REG_CLINT_U_BASE + 0x10)
+/* CLINT_CPU_UINT_UTIMECMP_L : R/W ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: .*/
+#define CLINT_CPU_UINT_UTIMECMP_L    0xFFFFFFFF
+#define CLINT_CPU_UINT_UTIMECMP_L_M  ((CLINT_CPU_UINT_UTIMECMP_L_V)<<(CLINT_CPU_UINT_UTIMECMP_L_S))
+#define CLINT_CPU_UINT_UTIMECMP_L_V  0xFFFFFFFF
+#define CLINT_CPU_UINT_UTIMECMP_L_S  0
+
+#define CLINT_UINT_UTIMECMP_H_REG          (DR_REG_CLINT_U_BASE + 0x14)
+/* CLINT_CPU_UINT_UTIMECMP_H : RO ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: .*/
+#define CLINT_CPU_UINT_UTIMECMP_H    0xFFFFFFFF
+#define CLINT_CPU_UINT_UTIMECMP_H_M  ((CLINT_CPU_UINT_UTIMECMP_H_V)<<(CLINT_CPU_UINT_UTIMECMP_H_S))
+#define CLINT_CPU_UINT_UTIMECMP_H_V  0xFFFFFFFF
+#define CLINT_CPU_UINT_UTIMECMP_H_S  0
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/plic_reg.h b/components/soc/esp32c6/include/soc/plic_reg.h
new file mode 100644
index 0000000000..8d5accd75f
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/plic_reg.h
@@ -0,0 +1,632 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#define DR_REG_PLIC_MX_BASE       ( 0x20001000 )
+#define DR_REG_PLIC_UX_BASE       ( 0x20001400 )
+#define PLIC_MXINT_CONF_REG       ( 0x200013FC )
+#define PLIC_UXINT_CONF_REG       ( 0x200017FC )
+
+#define PLIC_MXINT_PRI_REG(n) (PLIC_MXINT0_PRI_REG + (n)*4)
+#define PLIC_UXINT_PRI_REG(n) (PLIC_UXINT0_PRI_REG + (n)*4)
+
+/*PLIC MX*/
+#define PLIC_MXINT_ENABLE_REG          (DR_REG_PLIC_MX_BASE + 0x0)
+/* PLIC_CPU_MXINT_ENABLE : R/W ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT_ENABLE    0xFFFFFFFF
+#define PLIC_CPU_MXINT_ENABLE_M  ((PLIC_CPU_MXINT_ENABLE_V)<<(PLIC_CPU_MXINT_ENABLE_S))
+#define PLIC_CPU_MXINT_ENABLE_V  0xFFFFFFFF
+#define PLIC_CPU_MXINT_ENABLE_S  0
+
+#define PLIC_MXINT_TYPE_REG          (DR_REG_PLIC_MX_BASE + 0x4)
+/* PLIC_CPU_MXINT_TYPE : R/W ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT_TYPE    0xFFFFFFFF
+#define PLIC_CPU_MXINT_TYPE_M  ((PLIC_CPU_MXINT_TYPE_V)<<(PLIC_CPU_MXINT_TYPE_S))
+#define PLIC_CPU_MXINT_TYPE_V  0xFFFFFFFF
+#define PLIC_CPU_MXINT_TYPE_S  0
+
+#define PLIC_MXINT_CLEAR_REG          (DR_REG_PLIC_MX_BASE + 0x8)
+/* PLIC_CPU_MXINT_CLEAR : R/W ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT_CLEAR    0xFFFFFFFF
+#define PLIC_CPU_MXINT_CLEAR_M  ((PLIC_CPU_MXINT_CLEAR_V)<<(PLIC_CPU_MXINT_CLEAR_S))
+#define PLIC_CPU_MXINT_CLEAR_V  0xFFFFFFFF
+#define PLIC_CPU_MXINT_CLEAR_S  0
+
+#define PLIC_EMIP_STATUS_REG          (DR_REG_PLIC_MX_BASE + 0xC)
+/* PLIC_CPU_EIP_STATUS : RO ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: .*/
+#define PLIC_CPU_EIP_STATUS    0xFFFFFFFF
+#define PLIC_CPU_EIP_STATUS_M  ((PLIC_CPU_EIP_STATUS_V)<<(PLIC_CPU_EIP_STATUS_S))
+#define PLIC_CPU_EIP_STATUS_V  0xFFFFFFFF
+#define PLIC_CPU_EIP_STATUS_S  0
+
+#define PLIC_MXINT0_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x10)
+/* PLIC_CPU_MXINT0_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT0_PRI    0x0000000F
+#define PLIC_CPU_MXINT0_PRI_M  ((PLIC_CPU_MXINT0_PRI_V)<<(PLIC_CPU_MXINT0_PRI_S))
+#define PLIC_CPU_MXINT0_PRI_V  0xF
+#define PLIC_CPU_MXINT0_PRI_S  0
+
+#define PLIC_MXINT1_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x14)
+/* PLIC_CPU_MXINT1_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT1_PRI    0x0000000F
+#define PLIC_CPU_MXINT1_PRI_M  ((PLIC_CPU_MXINT1_PRI_V)<<(PLIC_CPU_MXINT1_PRI_S))
+#define PLIC_CPU_MXINT1_PRI_V  0xF
+#define PLIC_CPU_MXINT1_PRI_S  0
+
+#define PLIC_MXINT2_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x18)
+/* PLIC_CPU_MXINT2_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT2_PRI    0x0000000F
+#define PLIC_CPU_MXINT2_PRI_M  ((PLIC_CPU_MXINT2_PRI_V)<<(PLIC_CPU_MXINT2_PRI_S))
+#define PLIC_CPU_MXINT2_PRI_V  0xF
+#define PLIC_CPU_MXINT2_PRI_S  0
+
+#define PLIC_MXINT3_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x1C)
+/* PLIC_CPU_MXINT3_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT3_PRI    0x0000000F
+#define PLIC_CPU_MXINT3_PRI_M  ((PLIC_CPU_MXINT3_PRI_V)<<(PLIC_CPU_MXINT3_PRI_S))
+#define PLIC_CPU_MXINT3_PRI_V  0xF
+#define PLIC_CPU_MXINT3_PRI_S  0
+
+#define PLIC_MXINT4_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x20)
+/* PLIC_CPU_MXINT4_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT4_PRI    0x0000000F
+#define PLIC_CPU_MXINT4_PRI_M  ((PLIC_CPU_MXINT4_PRI_V)<<(PLIC_CPU_MXINT4_PRI_S))
+#define PLIC_CPU_MXINT4_PRI_V  0xF
+#define PLIC_CPU_MXINT4_PRI_S  0
+
+#define PLIC_MXINT5_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x24)
+/* PLIC_CPU_MXINT5_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT5_PRI    0x0000000F
+#define PLIC_CPU_MXINT5_PRI_M  ((PLIC_CPU_MXINT5_PRI_V)<<(PLIC_CPU_MXINT5_PRI_S))
+#define PLIC_CPU_MXINT5_PRI_V  0xF
+#define PLIC_CPU_MXINT5_PRI_S  0
+
+#define PLIC_MXINT6_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x28)
+/* PLIC_CPU_MXINT6_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT6_PRI    0x0000000F
+#define PLIC_CPU_MXINT6_PRI_M  ((PLIC_CPU_MXINT6_PRI_V)<<(PLIC_CPU_MXINT6_PRI_S))
+#define PLIC_CPU_MXINT6_PRI_V  0xF
+#define PLIC_CPU_MXINT6_PRI_S  0
+
+#define PLIC_MXINT7_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x2C)
+/* PLIC_CPU_MXINT7_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT7_PRI    0x0000000F
+#define PLIC_CPU_MXINT7_PRI_M  ((PLIC_CPU_MXINT7_PRI_V)<<(PLIC_CPU_MXINT7_PRI_S))
+#define PLIC_CPU_MXINT7_PRI_V  0xF
+#define PLIC_CPU_MXINT7_PRI_S  0
+
+#define PLIC_MXINT8_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x30)
+/* PLIC_CPU_MXINT8_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT8_PRI    0x0000000F
+#define PLIC_CPU_MXINT8_PRI_M  ((PLIC_CPU_MXINT8_PRI_V)<<(PLIC_CPU_MXINT8_PRI_S))
+#define PLIC_CPU_MXINT8_PRI_V  0xF
+#define PLIC_CPU_MXINT8_PRI_S  0
+
+#define PLIC_MXINT9_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x34)
+/* PLIC_CPU_MXINT9_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT9_PRI    0x0000000F
+#define PLIC_CPU_MXINT9_PRI_M  ((PLIC_CPU_MXINT9_PRI_V)<<(PLIC_CPU_MXINT9_PRI_S))
+#define PLIC_CPU_MXINT9_PRI_V  0xF
+#define PLIC_CPU_MXINT9_PRI_S  0
+
+#define PLIC_MXINT10_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x38)
+/* PLIC_CPU_MXINT10_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT10_PRI    0x0000000F
+#define PLIC_CPU_MXINT10_PRI_M  ((PLIC_CPU_MXINT10_PRI_V)<<(PLIC_CPU_MXINT10_PRI_S))
+#define PLIC_CPU_MXINT10_PRI_V  0xF
+#define PLIC_CPU_MXINT10_PRI_S  0
+
+#define PLIC_MXINT11_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x3C)
+/* PLIC_CPU_MXINT11_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT11_PRI    0x0000000F
+#define PLIC_CPU_MXINT11_PRI_M  ((PLIC_CPU_MXINT11_PRI_V)<<(PLIC_CPU_MXINT11_PRI_S))
+#define PLIC_CPU_MXINT11_PRI_V  0xF
+#define PLIC_CPU_MXINT11_PRI_S  0
+
+#define PLIC_MXINT12_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x40)
+/* PLIC_CPU_MXINT12_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT12_PRI    0x0000000F
+#define PLIC_CPU_MXINT12_PRI_M  ((PLIC_CPU_MXINT12_PRI_V)<<(PLIC_CPU_MXINT12_PRI_S))
+#define PLIC_CPU_MXINT12_PRI_V  0xF
+#define PLIC_CPU_MXINT12_PRI_S  0
+
+#define PLIC_MXINT13_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x44)
+/* PLIC_CPU_MXINT13_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT13_PRI    0x0000000F
+#define PLIC_CPU_MXINT13_PRI_M  ((PLIC_CPU_MXINT13_PRI_V)<<(PLIC_CPU_MXINT13_PRI_S))
+#define PLIC_CPU_MXINT13_PRI_V  0xF
+#define PLIC_CPU_MXINT13_PRI_S  0
+
+#define PLIC_MXINT14_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x48)
+/* PLIC_CPU_MXINT14_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT14_PRI    0x0000000F
+#define PLIC_CPU_MXINT14_PRI_M  ((PLIC_CPU_MXINT14_PRI_V)<<(PLIC_CPU_MXINT14_PRI_S))
+#define PLIC_CPU_MXINT14_PRI_V  0xF
+#define PLIC_CPU_MXINT14_PRI_S  0
+
+#define PLIC_MXINT15_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x4C)
+/* PLIC_CPU_MXINT15_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT15_PRI    0x0000000F
+#define PLIC_CPU_MXINT15_PRI_M  ((PLIC_CPU_MXINT15_PRI_V)<<(PLIC_CPU_MXINT15_PRI_S))
+#define PLIC_CPU_MXINT15_PRI_V  0xF
+#define PLIC_CPU_MXINT15_PRI_S  0
+
+#define PLIC_MXINT16_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x50)
+/* PLIC_CPU_MXINT16_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT16_PRI    0x0000000F
+#define PLIC_CPU_MXINT16_PRI_M  ((PLIC_CPU_MXINT16_PRI_V)<<(PLIC_CPU_MXINT16_PRI_S))
+#define PLIC_CPU_MXINT16_PRI_V  0xF
+#define PLIC_CPU_MXINT16_PRI_S  0
+
+#define PLIC_MXINT17_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x54)
+/* PLIC_CPU_MXINT17_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT17_PRI    0x0000000F
+#define PLIC_CPU_MXINT17_PRI_M  ((PLIC_CPU_MXINT17_PRI_V)<<(PLIC_CPU_MXINT17_PRI_S))
+#define PLIC_CPU_MXINT17_PRI_V  0xF
+#define PLIC_CPU_MXINT17_PRI_S  0
+
+#define PLIC_MXINT18_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x58)
+/* PLIC_CPU_MXINT18_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT18_PRI    0x0000000F
+#define PLIC_CPU_MXINT18_PRI_M  ((PLIC_CPU_MXINT18_PRI_V)<<(PLIC_CPU_MXINT18_PRI_S))
+#define PLIC_CPU_MXINT18_PRI_V  0xF
+#define PLIC_CPU_MXINT18_PRI_S  0
+
+#define PLIC_MXINT19_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x5C)
+/* PLIC_CPU_MXINT19_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT19_PRI    0x0000000F
+#define PLIC_CPU_MXINT19_PRI_M  ((PLIC_CPU_MXINT19_PRI_V)<<(PLIC_CPU_MXINT19_PRI_S))
+#define PLIC_CPU_MXINT19_PRI_V  0xF
+#define PLIC_CPU_MXINT19_PRI_S  0
+
+#define PLIC_MXINT20_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x60)
+/* PLIC_CPU_MXINT20_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT20_PRI    0x0000000F
+#define PLIC_CPU_MXINT20_PRI_M  ((PLIC_CPU_MXINT20_PRI_V)<<(PLIC_CPU_MXINT20_PRI_S))
+#define PLIC_CPU_MXINT20_PRI_V  0xF
+#define PLIC_CPU_MXINT20_PRI_S  0
+
+#define PLIC_MXINT21_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x64)
+/* PLIC_CPU_MXINT21_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT21_PRI    0x0000000F
+#define PLIC_CPU_MXINT21_PRI_M  ((PLIC_CPU_MXINT21_PRI_V)<<(PLIC_CPU_MXINT21_PRI_S))
+#define PLIC_CPU_MXINT21_PRI_V  0xF
+#define PLIC_CPU_MXINT21_PRI_S  0
+
+#define PLIC_MXINT22_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x68)
+/* PLIC_CPU_MXINT22_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT22_PRI    0x0000000F
+#define PLIC_CPU_MXINT22_PRI_M  ((PLIC_CPU_MXINT22_PRI_V)<<(PLIC_CPU_MXINT22_PRI_S))
+#define PLIC_CPU_MXINT22_PRI_V  0xF
+#define PLIC_CPU_MXINT22_PRI_S  0
+
+#define PLIC_MXINT23_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x6C)
+/* PLIC_CPU_MXINT23_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT23_PRI    0x0000000F
+#define PLIC_CPU_MXINT23_PRI_M  ((PLIC_CPU_MXINT23_PRI_V)<<(PLIC_CPU_MXINT23_PRI_S))
+#define PLIC_CPU_MXINT23_PRI_V  0xF
+#define PLIC_CPU_MXINT23_PRI_S  0
+
+#define PLIC_MXINT24_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x70)
+/* PLIC_CPU_MXINT24_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT24_PRI    0x0000000F
+#define PLIC_CPU_MXINT24_PRI_M  ((PLIC_CPU_MXINT24_PRI_V)<<(PLIC_CPU_MXINT24_PRI_S))
+#define PLIC_CPU_MXINT24_PRI_V  0xF
+#define PLIC_CPU_MXINT24_PRI_S  0
+
+#define PLIC_MXINT25_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x74)
+/* PLIC_CPU_MXINT25_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT25_PRI    0x0000000F
+#define PLIC_CPU_MXINT25_PRI_M  ((PLIC_CPU_MXINT25_PRI_V)<<(PLIC_CPU_MXINT25_PRI_S))
+#define PLIC_CPU_MXINT25_PRI_V  0xF
+#define PLIC_CPU_MXINT25_PRI_S  0
+
+#define PLIC_MXINT26_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x78)
+/* PLIC_CPU_MXINT26_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT26_PRI    0x0000000F
+#define PLIC_CPU_MXINT26_PRI_M  ((PLIC_CPU_MXINT26_PRI_V)<<(PLIC_CPU_MXINT26_PRI_S))
+#define PLIC_CPU_MXINT26_PRI_V  0xF
+#define PLIC_CPU_MXINT26_PRI_S  0
+
+#define PLIC_MXINT27_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x7C)
+/* PLIC_CPU_MXINT27_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT27_PRI    0x0000000F
+#define PLIC_CPU_MXINT27_PRI_M  ((PLIC_CPU_MXINT27_PRI_V)<<(PLIC_CPU_MXINT27_PRI_S))
+#define PLIC_CPU_MXINT27_PRI_V  0xF
+#define PLIC_CPU_MXINT27_PRI_S  0
+
+#define PLIC_MXINT28_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x80)
+/* PLIC_CPU_MXINT28_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT28_PRI    0x0000000F
+#define PLIC_CPU_MXINT28_PRI_M  ((PLIC_CPU_MXINT28_PRI_V)<<(PLIC_CPU_MXINT28_PRI_S))
+#define PLIC_CPU_MXINT28_PRI_V  0xF
+#define PLIC_CPU_MXINT28_PRI_S  0
+
+#define PLIC_MXINT29_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x84)
+/* PLIC_CPU_MXINT29_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT29_PRI    0x0000000F
+#define PLIC_CPU_MXINT29_PRI_M  ((PLIC_CPU_MXINT29_PRI_V)<<(PLIC_CPU_MXINT29_PRI_S))
+#define PLIC_CPU_MXINT29_PRI_V  0xF
+#define PLIC_CPU_MXINT29_PRI_S  0
+
+#define PLIC_MXINT30_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x88)
+/* PLIC_CPU_MXINT30_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT30_PRI    0x0000000F
+#define PLIC_CPU_MXINT30_PRI_M  ((PLIC_CPU_MXINT30_PRI_V)<<(PLIC_CPU_MXINT30_PRI_S))
+#define PLIC_CPU_MXINT30_PRI_V  0xF
+#define PLIC_CPU_MXINT30_PRI_S  0
+
+#define PLIC_MXINT31_PRI_REG          (DR_REG_PLIC_MX_BASE + 0x8C)
+/* PLIC_CPU_MXINT31_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT31_PRI    0x0000000F
+#define PLIC_CPU_MXINT31_PRI_M  ((PLIC_CPU_MXINT31_PRI_V)<<(PLIC_CPU_MXINT31_PRI_S))
+#define PLIC_CPU_MXINT31_PRI_V  0xF
+#define PLIC_CPU_MXINT31_PRI_S  0
+
+#define PLIC_MXINT_THRESH_REG          (DR_REG_PLIC_MX_BASE + 0x90)
+/* PLIC_CPU_MXINT_THRESH : R/W ;bitpos:[7:0] ;default: 8'd0 ; */
+/*description: .*/
+#define PLIC_CPU_MXINT_THRESH    0x000000FF
+#define PLIC_CPU_MXINT_THRESH_M  ((PLIC_CPU_MXINT_THRESH_V)<<(PLIC_CPU_MXINT_THRESH_S))
+#define PLIC_CPU_MXINT_THRESH_V  0xFF
+#define PLIC_CPU_MXINT_THRESH_S  0
+
+#define PLIC_MXINT_CLAIM_REG         (DR_REG_PLIC_MX_BASE + 0x94)
+/* PLIC_LP_INTR_FLAG : R/W ;bitpos:[31:0] ;default: 32'b0 ; */
+/*description: hp_mb_int is generated after writing 32'h20200721 to core0_lp_intr_flag.*/
+#define PLIC_CPU_MXINT_CLAIM    0xFFFFFFFF
+#define PLIC_CPU_MXINT_CLAIM_M  ((PLIC_CPU_MXINT_CLAIM_V)<<(PLIC_CPU_MXINT_CLAIM_S))
+#define PLIC_CPU_MXINT_CLAIM_V  0xFFFFFFFF
+#define PLIC_CPU_MXINT_CLAIM_S  0
+
+/*PLIC UX*/
+#define PLIC_UXINT_ENABLE_REG          (DR_REG_PLIC_UX_BASE + 0x0)
+/* PLIC_CPU_UXINT_ENABLE : R/W ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT_ENABLE    0xFFFFFFFF
+#define PLIC_CPU_UXINT_ENABLE_M  ((PLIC_CPU_UXINT_ENABLE_V)<<(PLIC_CPU_UXINT_ENABLE_S))
+#define PLIC_CPU_UXINT_ENABLE_V  0xFFFFFFFF
+#define PLIC_CPU_UXINT_ENABLE_S  0
+
+#define PLIC_UXINT_TYPE_REG          (DR_REG_PLIC_UX_BASE + 0x4)
+/* PLIC_CPU_UXINT_TYPE : R/W ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT_TYPE    0xFFFFFFFF
+#define PLIC_CPU_UXINT_TYPE_M  ((PLIC_CPU_UXINT_TYPE_V)<<(PLIC_CPU_UXINT_TYPE_S))
+#define PLIC_CPU_UXINT_TYPE_V  0xFFFFFFFF
+#define PLIC_CPU_UXINT_TYPE_S  0
+
+#define PLIC_UXINT_CLEAR_REG          (DR_REG_PLIC_UX_BASE + 0x8)
+/* PLIC_CPU_UXINT_CLEAR : R/W ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT_CLEAR    0xFFFFFFFF
+#define PLIC_CPU_UXINT_CLEAR_M  ((PLIC_CPU_UXINT_CLEAR_V)<<(PLIC_CPU_UXINT_CLEAR_S))
+#define PLIC_CPU_UXINT_CLEAR_V  0xFFFFFFFF
+#define PLIC_CPU_UXINT_CLEAR_S  0
+
+#define PLIC_EUIP_STATUS_REG          (DR_REG_PLIC_UX_BASE + 0xC)
+/* PLIC_CPU_EIP_STATUS : RO ;bitpos:[31:0] ;default: 32'h0 ; */
+/*description: .*/
+#define PLIC_CPU_EIP_STATUS    0xFFFFFFFF
+#define PLIC_CPU_EIP_STATUS_M  ((PLIC_CPU_EIP_STATUS_V)<<(PLIC_CPU_EIP_STATUS_S))
+#define PLIC_CPU_EIP_STATUS_V  0xFFFFFFFF
+#define PLIC_CPU_EIP_STATUS_S  0
+
+#define PLIC_UXINT0_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x10)
+/* PLIC_CPU_UXINT0_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT0_PRI    0x0000000F
+#define PLIC_CPU_UXINT0_PRI_M  ((PLIC_CPU_UXINT0_PRI_V)<<(PLIC_CPU_UXINT0_PRI_S))
+#define PLIC_CPU_UXINT0_PRI_V  0xF
+#define PLIC_CPU_UXINT0_PRI_S  0
+
+#define PLIC_UXINT1_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x14)
+/* PLIC_CPU_UXINT1_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT1_PRI    0x0000000F
+#define PLIC_CPU_UXINT1_PRI_M  ((PLIC_CPU_UXINT1_PRI_V)<<(PLIC_CPU_UXINT1_PRI_S))
+#define PLIC_CPU_UXINT1_PRI_V  0xF
+#define PLIC_CPU_UXINT1_PRI_S  0
+
+#define PLIC_UXINT2_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x18)
+/* PLIC_CPU_UXINT2_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT2_PRI    0x0000000F
+#define PLIC_CPU_UXINT2_PRI_M  ((PLIC_CPU_UXINT2_PRI_V)<<(PLIC_CPU_UXINT2_PRI_S))
+#define PLIC_CPU_UXINT2_PRI_V  0xF
+#define PLIC_CPU_UXINT2_PRI_S  0
+
+#define PLIC_UXINT3_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x1C)
+/* PLIC_CPU_UXINT3_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT3_PRI    0x0000000F
+#define PLIC_CPU_UXINT3_PRI_M  ((PLIC_CPU_UXINT3_PRI_V)<<(PLIC_CPU_UXINT3_PRI_S))
+#define PLIC_CPU_UXINT3_PRI_V  0xF
+#define PLIC_CPU_UXINT3_PRI_S  0
+
+#define PLIC_UXINT4_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x20)
+/* PLIC_CPU_UXINT4_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT4_PRI    0x0000000F
+#define PLIC_CPU_UXINT4_PRI_M  ((PLIC_CPU_UXINT4_PRI_V)<<(PLIC_CPU_UXINT4_PRI_S))
+#define PLIC_CPU_UXINT4_PRI_V  0xF
+#define PLIC_CPU_UXINT4_PRI_S  0
+
+#define PLIC_UXINT5_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x24)
+/* PLIC_CPU_UXINT5_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT5_PRI    0x0000000F
+#define PLIC_CPU_UXINT5_PRI_M  ((PLIC_CPU_UXINT5_PRI_V)<<(PLIC_CPU_UXINT5_PRI_S))
+#define PLIC_CPU_UXINT5_PRI_V  0xF
+#define PLIC_CPU_UXINT5_PRI_S  0
+
+#define PLIC_UXINT6_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x28)
+/* PLIC_CPU_UXINT6_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT6_PRI    0x0000000F
+#define PLIC_CPU_UXINT6_PRI_M  ((PLIC_CPU_UXINT6_PRI_V)<<(PLIC_CPU_UXINT6_PRI_S))
+#define PLIC_CPU_UXINT6_PRI_V  0xF
+#define PLIC_CPU_UXINT6_PRI_S  0
+
+#define PLIC_UXINT7_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x2C)
+/* PLIC_CPU_UXINT7_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT7_PRI    0x0000000F
+#define PLIC_CPU_UXINT7_PRI_M  ((PLIC_CPU_UXINT7_PRI_V)<<(PLIC_CPU_UXINT7_PRI_S))
+#define PLIC_CPU_UXINT7_PRI_V  0xF
+#define PLIC_CPU_UXINT7_PRI_S  0
+
+#define PLIC_UXINT8_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x30)
+/* PLIC_CPU_UXINT8_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT8_PRI    0x0000000F
+#define PLIC_CPU_UXINT8_PRI_M  ((PLIC_CPU_UXINT8_PRI_V)<<(PLIC_CPU_UXINT8_PRI_S))
+#define PLIC_CPU_UXINT8_PRI_V  0xF
+#define PLIC_CPU_UXINT8_PRI_S  0
+
+#define PLIC_UXINT9_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x34)
+/* PLIC_CPU_UXINT9_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT9_PRI    0x0000000F
+#define PLIC_CPU_UXINT9_PRI_M  ((PLIC_CPU_UXINT9_PRI_V)<<(PLIC_CPU_UXINT9_PRI_S))
+#define PLIC_CPU_UXINT9_PRI_V  0xF
+#define PLIC_CPU_UXINT9_PRI_S  0
+
+#define PLIC_UXINT10_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x38)
+/* PLIC_CPU_UXINT10_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT10_PRI    0x0000000F
+#define PLIC_CPU_UXINT10_PRI_M  ((PLIC_CPU_UXINT10_PRI_V)<<(PLIC_CPU_UXINT10_PRI_S))
+#define PLIC_CPU_UXINT10_PRI_V  0xF
+#define PLIC_CPU_UXINT10_PRI_S  0
+
+#define PLIC_UXINT11_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x3C)
+/* PLIC_CPU_UXINT11_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT11_PRI    0x0000000F
+#define PLIC_CPU_UXINT11_PRI_M  ((PLIC_CPU_UXINT11_PRI_V)<<(PLIC_CPU_UXINT11_PRI_S))
+#define PLIC_CPU_UXINT11_PRI_V  0xF
+#define PLIC_CPU_UXINT11_PRI_S  0
+
+#define PLIC_UXINT12_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x40)
+/* PLIC_CPU_UXINT12_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT12_PRI    0x0000000F
+#define PLIC_CPU_UXINT12_PRI_M  ((PLIC_CPU_UXINT12_PRI_V)<<(PLIC_CPU_UXINT12_PRI_S))
+#define PLIC_CPU_UXINT12_PRI_V  0xF
+#define PLIC_CPU_UXINT12_PRI_S  0
+
+#define PLIC_UXINT13_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x44)
+/* PLIC_CPU_UXINT13_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT13_PRI    0x0000000F
+#define PLIC_CPU_UXINT13_PRI_M  ((PLIC_CPU_UXINT13_PRI_V)<<(PLIC_CPU_UXINT13_PRI_S))
+#define PLIC_CPU_UXINT13_PRI_V  0xF
+#define PLIC_CPU_UXINT13_PRI_S  0
+
+#define PLIC_UXINT14_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x48)
+/* PLIC_CPU_UXINT14_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT14_PRI    0x0000000F
+#define PLIC_CPU_UXINT14_PRI_M  ((PLIC_CPU_UXINT14_PRI_V)<<(PLIC_CPU_UXINT14_PRI_S))
+#define PLIC_CPU_UXINT14_PRI_V  0xF
+#define PLIC_CPU_UXINT14_PRI_S  0
+
+#define PLIC_UXINT15_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x4C)
+/* PLIC_CPU_UXINT15_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT15_PRI    0x0000000F
+#define PLIC_CPU_UXINT15_PRI_M  ((PLIC_CPU_UXINT15_PRI_V)<<(PLIC_CPU_UXINT15_PRI_S))
+#define PLIC_CPU_UXINT15_PRI_V  0xF
+#define PLIC_CPU_UXINT15_PRI_S  0
+
+#define PLIC_UXINT16_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x50)
+/* PLIC_CPU_UXINT16_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT16_PRI    0x0000000F
+#define PLIC_CPU_UXINT16_PRI_M  ((PLIC_CPU_UXINT16_PRI_V)<<(PLIC_CPU_UXINT16_PRI_S))
+#define PLIC_CPU_UXINT16_PRI_V  0xF
+#define PLIC_CPU_UXINT16_PRI_S  0
+
+#define PLIC_UXINT17_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x54)
+/* PLIC_CPU_UXINT17_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT17_PRI    0x0000000F
+#define PLIC_CPU_UXINT17_PRI_M  ((PLIC_CPU_UXINT17_PRI_V)<<(PLIC_CPU_UXINT17_PRI_S))
+#define PLIC_CPU_UXINT17_PRI_V  0xF
+#define PLIC_CPU_UXINT17_PRI_S  0
+
+#define PLIC_UXINT18_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x58)
+/* PLIC_CPU_UXINT18_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT18_PRI    0x0000000F
+#define PLIC_CPU_UXINT18_PRI_M  ((PLIC_CPU_UXINT18_PRI_V)<<(PLIC_CPU_UXINT18_PRI_S))
+#define PLIC_CPU_UXINT18_PRI_V  0xF
+#define PLIC_CPU_UXINT18_PRI_S  0
+
+#define PLIC_UXINT19_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x5C)
+/* PLIC_CPU_UXINT19_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT19_PRI    0x0000000F
+#define PLIC_CPU_UXINT19_PRI_M  ((PLIC_CPU_UXINT19_PRI_V)<<(PLIC_CPU_UXINT19_PRI_S))
+#define PLIC_CPU_UXINT19_PRI_V  0xF
+#define PLIC_CPU_UXINT19_PRI_S  0
+
+#define PLIC_UXINT20_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x60)
+/* PLIC_CPU_UXINT20_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT20_PRI    0x0000000F
+#define PLIC_CPU_UXINT20_PRI_M  ((PLIC_CPU_UXINT20_PRI_V)<<(PLIC_CPU_UXINT20_PRI_S))
+#define PLIC_CPU_UXINT20_PRI_V  0xF
+#define PLIC_CPU_UXINT20_PRI_S  0
+
+#define PLIC_UXINT21_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x64)
+/* PLIC_CPU_UXINT21_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT21_PRI    0x0000000F
+#define PLIC_CPU_UXINT21_PRI_M  ((PLIC_CPU_UXINT21_PRI_V)<<(PLIC_CPU_UXINT21_PRI_S))
+#define PLIC_CPU_UXINT21_PRI_V  0xF
+#define PLIC_CPU_UXINT21_PRI_S  0
+
+#define PLIC_UXINT22_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x68)
+/* PLIC_CPU_UXINT22_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT22_PRI    0x0000000F
+#define PLIC_CPU_UXINT22_PRI_M  ((PLIC_CPU_UXINT22_PRI_V)<<(PLIC_CPU_UXINT22_PRI_S))
+#define PLIC_CPU_UXINT22_PRI_V  0xF
+#define PLIC_CPU_UXINT22_PRI_S  0
+
+#define PLIC_UXINT23_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x6C)
+/* PLIC_CPU_UXINT23_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT23_PRI    0x0000000F
+#define PLIC_CPU_UXINT23_PRI_M  ((PLIC_CPU_UXINT23_PRI_V)<<(PLIC_CPU_UXINT23_PRI_S))
+#define PLIC_CPU_UXINT23_PRI_V  0xF
+#define PLIC_CPU_UXINT23_PRI_S  0
+
+#define PLIC_UXINT24_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x70)
+/* PLIC_CPU_UXINT24_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT24_PRI    0x0000000F
+#define PLIC_CPU_UXINT24_PRI_M  ((PLIC_CPU_UXINT24_PRI_V)<<(PLIC_CPU_UXINT24_PRI_S))
+#define PLIC_CPU_UXINT24_PRI_V  0xF
+#define PLIC_CPU_UXINT24_PRI_S  0
+
+#define PLIC_UXINT25_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x74)
+/* PLIC_CPU_UXINT25_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT25_PRI    0x0000000F
+#define PLIC_CPU_UXINT25_PRI_M  ((PLIC_CPU_UXINT25_PRI_V)<<(PLIC_CPU_UXINT25_PRI_S))
+#define PLIC_CPU_UXINT25_PRI_V  0xF
+#define PLIC_CPU_UXINT25_PRI_S  0
+
+#define PLIC_UXINT26_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x78)
+/* PLIC_CPU_UXINT26_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT26_PRI    0x0000000F
+#define PLIC_CPU_UXINT26_PRI_M  ((PLIC_CPU_UXINT26_PRI_V)<<(PLIC_CPU_UXINT26_PRI_S))
+#define PLIC_CPU_UXINT26_PRI_V  0xF
+#define PLIC_CPU_UXINT26_PRI_S  0
+
+#define PLIC_UXINT27_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x7C)
+/* PLIC_CPU_UXINT27_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT27_PRI    0x0000000F
+#define PLIC_CPU_UXINT27_PRI_M  ((PLIC_CPU_UXINT27_PRI_V)<<(PLIC_CPU_UXINT27_PRI_S))
+#define PLIC_CPU_UXINT27_PRI_V  0xF
+#define PLIC_CPU_UXINT27_PRI_S  0
+
+#define PLIC_UXINT28_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x80)
+/* PLIC_CPU_UXINT28_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT28_PRI    0x0000000F
+#define PLIC_CPU_UXINT28_PRI_M  ((PLIC_CPU_UXINT28_PRI_V)<<(PLIC_CPU_UXINT28_PRI_S))
+#define PLIC_CPU_UXINT28_PRI_V  0xF
+#define PLIC_CPU_UXINT28_PRI_S  0
+
+#define PLIC_UXINT29_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x84)
+/* PLIC_CPU_UXINT29_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT29_PRI    0x0000000F
+#define PLIC_CPU_UXINT29_PRI_M  ((PLIC_CPU_UXINT29_PRI_V)<<(PLIC_CPU_UXINT29_PRI_S))
+#define PLIC_CPU_UXINT29_PRI_V  0xF
+#define PLIC_CPU_UXINT29_PRI_S  0
+
+#define PLIC_UXINT30_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x88)
+/* PLIC_CPU_UXINT30_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT30_PRI    0x0000000F
+#define PLIC_CPU_UXINT30_PRI_M  ((PLIC_CPU_UXINT30_PRI_V)<<(PLIC_CPU_UXINT30_PRI_S))
+#define PLIC_CPU_UXINT30_PRI_V  0xF
+#define PLIC_CPU_UXINT30_PRI_S  0
+
+#define PLIC_UXINT31_PRI_REG          (DR_REG_PLIC_UX_BASE + 0x8C)
+/* PLIC_CPU_UXINT31_PRI : R/W ;bitpos:[3:0] ;default: 4'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT31_PRI    0x0000000F
+#define PLIC_CPU_UXINT31_PRI_M  ((PLIC_CPU_UXINT31_PRI_V)<<(PLIC_CPU_UXINT31_PRI_S))
+#define PLIC_CPU_UXINT31_PRI_V  0xF
+#define PLIC_CPU_UXINT31_PRI_S  0
+
+#define PLIC_UXINT_THRESH_REG          (DR_REG_PLIC_UX_BASE + 0x90)
+/* PLIC_CPU_UXINT_THRESH : R/W ;bitpos:[7:0] ;default: 8'd0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT_THRESH    0x000000FF
+#define PLIC_CPU_UXINT_THRESH_M  ((PLIC_CPU_UXINT_THRESH_V)<<(PLIC_CPU_UXINT_THRESH_S))
+#define PLIC_CPU_UXINT_THRESH_V  0xFF
+#define PLIC_CPU_UXINT_THRESH_S  0
+
+#define PLIC_UXINT_CLAIM_REG         (DR_REG_PLIC_UX_BASE + 0x94)
+/* PLIC_CPU_UXINT_CLAIM : R/W ;bitpos:[31:0] ;default: 32'b0 ; */
+/*description: .*/
+#define PLIC_CPU_UXINT_CLAIM    0xFFFFFFFF
+#define PLIC_CPU_UXINT_CLAIM_M  ((PLIC_CPU_UXINT_CLAIM_V)<<(PLIC_CPU_UXINT_CLAIM_S))
+#define PLIC_CPU_UXINT_CLAIM_V  0xFFFFFFFF
+#define PLIC_CPU_UXINT_CLAIM_S  0
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/regi2c_bbpll.h b/components/soc/esp32c6/include/soc/regi2c_bbpll.h
new file mode 100644
index 0000000000..3adc301b9a
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/regi2c_bbpll.h
@@ -0,0 +1,175 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+/**
+ * @file regi2c_bbpll.h
+ * @brief Register definitions for digital PLL (BBPLL)
+ *
+ * This file lists register fields of BBPLL, located on an internal configuration
+ * bus. These definitions are used via macros defined in regi2c_ctrl.h, by
+ * rtc_clk_cpu_freq_set function in rtc_clk.c.
+ */
+
+#define I2C_BBPLL           0x66
+#define I2C_BBPLL_HOSTID    0
+
+#define I2C_BBPLL_IR_CAL_DELAY        0
+#define I2C_BBPLL_IR_CAL_DELAY_MSB    3
+#define I2C_BBPLL_IR_CAL_DELAY_LSB    0
+
+#define I2C_BBPLL_IR_CAL_CK_DIV        0
+#define I2C_BBPLL_IR_CAL_CK_DIV_MSB    7
+#define I2C_BBPLL_IR_CAL_CK_DIV_LSB    4
+
+#define I2C_BBPLL_IR_CAL_EXT_CAP        1
+#define I2C_BBPLL_IR_CAL_EXT_CAP_MSB    3
+#define I2C_BBPLL_IR_CAL_EXT_CAP_LSB    0
+
+#define I2C_BBPLL_IR_CAL_ENX_CAP        1
+#define I2C_BBPLL_IR_CAL_ENX_CAP_MSB    4
+#define I2C_BBPLL_IR_CAL_ENX_CAP_LSB    4
+
+#define I2C_BBPLL_IR_CAL_RSTB        1
+#define I2C_BBPLL_IR_CAL_RSTB_MSB    5
+#define I2C_BBPLL_IR_CAL_RSTB_LSB    5
+
+#define I2C_BBPLL_IR_CAL_START        1
+#define I2C_BBPLL_IR_CAL_START_MSB    6
+#define I2C_BBPLL_IR_CAL_START_LSB    6
+
+#define I2C_BBPLL_IR_CAL_UNSTOP        1
+#define I2C_BBPLL_IR_CAL_UNSTOP_MSB    7
+#define I2C_BBPLL_IR_CAL_UNSTOP_LSB    7
+
+#define I2C_BBPLL_OC_REF_DIV        2
+#define I2C_BBPLL_OC_REF_DIV_MSB    3
+#define I2C_BBPLL_OC_REF_DIV_LSB    0
+
+#define I2C_BBPLL_OC_DCHGP        2
+#define I2C_BBPLL_OC_DCHGP_MSB    6
+#define I2C_BBPLL_OC_DCHGP_LSB    4
+
+#define I2C_BBPLL_OC_ENB_FCAL        2
+#define I2C_BBPLL_OC_ENB_FCAL_MSB    7
+#define I2C_BBPLL_OC_ENB_FCAL_LSB    7
+
+#define I2C_BBPLL_OC_DIV_7_0        3
+#define I2C_BBPLL_OC_DIV_7_0_MSB    7
+#define I2C_BBPLL_OC_DIV_7_0_LSB    0
+
+#define I2C_BBPLL_RSTB_DIV_ADC        4
+#define I2C_BBPLL_RSTB_DIV_ADC_MSB    0
+#define I2C_BBPLL_RSTB_DIV_ADC_LSB    0
+
+#define I2C_BBPLL_MODE_HF        4
+#define I2C_BBPLL_MODE_HF_MSB    1
+#define I2C_BBPLL_MODE_HF_LSB    1
+
+#define I2C_BBPLL_DIV_ADC        4
+#define I2C_BBPLL_DIV_ADC_MSB    3
+#define I2C_BBPLL_DIV_ADC_LSB    2
+
+#define I2C_BBPLL_DIV_DAC        4
+#define I2C_BBPLL_DIV_DAC_MSB    4
+#define I2C_BBPLL_DIV_DAC_LSB    4
+
+#define I2C_BBPLL_DIV_CPU        4
+#define I2C_BBPLL_DIV_CPU_MSB    5
+#define I2C_BBPLL_DIV_CPU_LSB    5
+
+#define I2C_BBPLL_OC_ENB_VCON        4
+#define I2C_BBPLL_OC_ENB_VCON_MSB    6
+#define I2C_BBPLL_OC_ENB_VCON_LSB    6
+
+#define I2C_BBPLL_OC_TSCHGP        4
+#define I2C_BBPLL_OC_TSCHGP_MSB    7
+#define I2C_BBPLL_OC_TSCHGP_LSB    7
+
+#define I2C_BBPLL_OC_DR1        5
+#define I2C_BBPLL_OC_DR1_MSB    2
+#define I2C_BBPLL_OC_DR1_LSB    0
+
+#define I2C_BBPLL_OC_DR3        5
+#define I2C_BBPLL_OC_DR3_MSB    6
+#define I2C_BBPLL_OC_DR3_LSB    4
+
+#define I2C_BBPLL_EN_USB        5
+#define I2C_BBPLL_EN_USB_MSB    7
+#define I2C_BBPLL_EN_USB_LSB    7
+
+#define I2C_BBPLL_OC_DCUR        6
+#define I2C_BBPLL_OC_DCUR_MSB    2
+#define I2C_BBPLL_OC_DCUR_LSB    0
+
+#define I2C_BBPLL_INC_CUR        6
+#define I2C_BBPLL_INC_CUR_MSB    3
+#define I2C_BBPLL_INC_CUR_LSB    3
+
+#define I2C_BBPLL_OC_DHREF_SEL        6
+#define I2C_BBPLL_OC_DHREF_SEL_MSB    5
+#define I2C_BBPLL_OC_DHREF_SEL_LSB    4
+
+#define I2C_BBPLL_OC_DLREF_SEL        6
+#define I2C_BBPLL_OC_DLREF_SEL_MSB    7
+#define I2C_BBPLL_OC_DLREF_SEL_LSB    6
+
+#define I2C_BBPLL_OR_CAL_CAP        8
+#define I2C_BBPLL_OR_CAL_CAP_MSB    3
+#define I2C_BBPLL_OR_CAL_CAP_LSB    0
+
+#define I2C_BBPLL_OR_CAL_UDF        8
+#define I2C_BBPLL_OR_CAL_UDF_MSB    4
+#define I2C_BBPLL_OR_CAL_UDF_LSB    4
+
+#define I2C_BBPLL_OR_CAL_OVF        8
+#define I2C_BBPLL_OR_CAL_OVF_MSB    5
+#define I2C_BBPLL_OR_CAL_OVF_LSB    5
+
+#define I2C_BBPLL_OR_CAL_END        8
+#define I2C_BBPLL_OR_CAL_END_MSB    6
+#define I2C_BBPLL_OR_CAL_END_LSB    6
+
+#define I2C_BBPLL_OR_LOCK        8
+#define I2C_BBPLL_OR_LOCK_MSB    7
+#define I2C_BBPLL_OR_LOCK_LSB    7
+
+#define I2C_BBPLL_OC_VCO_DBIAS        9
+#define I2C_BBPLL_OC_VCO_DBIAS_MSB    1
+#define I2C_BBPLL_OC_VCO_DBIAS_LSB    0
+
+#define I2C_BBPLL_BBADC_DELAY2        9
+#define I2C_BBPLL_BBADC_DELAY2_MSB    3
+#define I2C_BBPLL_BBADC_DELAY2_LSB    2
+
+#define I2C_BBPLL_BBADC_DVDD        9
+#define I2C_BBPLL_BBADC_DVDD_MSB    5
+#define I2C_BBPLL_BBADC_DVDD_LSB    4
+
+#define I2C_BBPLL_BBADC_DREF        9
+#define I2C_BBPLL_BBADC_DREF_MSB    7
+#define I2C_BBPLL_BBADC_DREF_LSB    6
+
+#define I2C_BBPLL_BBADC_DCUR        10
+#define I2C_BBPLL_BBADC_DCUR_MSB    1
+#define I2C_BBPLL_BBADC_DCUR_LSB    0
+
+#define I2C_BBPLL_BBADC_INPUT_SHORT        10
+#define I2C_BBPLL_BBADC_INPUT_SHORT_MSB    2
+#define I2C_BBPLL_BBADC_INPUT_SHORT_LSB    2
+
+#define I2C_BBPLL_ENT_PLL        10
+#define I2C_BBPLL_ENT_PLL_MSB    3
+#define I2C_BBPLL_ENT_PLL_LSB    3
+
+#define I2C_BBPLL_DTEST        10
+#define I2C_BBPLL_DTEST_MSB    5
+#define I2C_BBPLL_DTEST_LSB    4
+
+#define I2C_BBPLL_ENT_ADC        10
+#define I2C_BBPLL_ENT_ADC_MSB    7
+#define I2C_BBPLL_ENT_ADC_LSB    6
diff --git a/components/soc/esp32c6/include/soc/regi2c_bias.h b/components/soc/esp32c6/include/soc/regi2c_bias.h
new file mode 100644
index 0000000000..512cb54989
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/regi2c_bias.h
@@ -0,0 +1,22 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+/**
+ * @file regi2c_bias.h
+ * @brief Register definitions for bias
+ *
+ * This file lists register fields of BIAS. These definitions are used via macros defined in regi2c_ctrl.h, by
+ * bootloader_hardware_init function in bootloader_esp32c3.c.
+ */
+
+#define I2C_BIAS            0X6A
+#define I2C_BIAS_HOSTID     0
+
+#define I2C_BIAS_DREG_1P1_PVT 1
+#define I2C_BIAS_DREG_1P1_PVT_MSB 3
+#define I2C_BIAS_DREG_1P1_PVT_LSB 0
diff --git a/components/soc/esp32c6/include/soc/regi2c_brownout.h b/components/soc/esp32c6/include/soc/regi2c_brownout.h
new file mode 100644
index 0000000000..635ad74782
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/regi2c_brownout.h
@@ -0,0 +1,22 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+/**
+ * @file regi2c_brownout.h
+ * @brief Register definitions for brownout detector
+ *
+ * This file lists register fields of the brownout detector, located on an internal configuration
+ * bus. These definitions are used via macros defined in regi2c_ctrl.h.
+ */
+
+#define I2C_BOD            0x61
+#define I2C_BOD_HOSTID     0
+
+#define I2C_BOD_THRESHOLD           0x5
+#define I2C_BOD_THRESHOLD_MSB       2
+#define I2C_BOD_THRESHOLD_LSB       0
diff --git a/components/soc/esp32c6/include/soc/regi2c_defs.h b/components/soc/esp32c6/include/soc/regi2c_defs.h
new file mode 100644
index 0000000000..9ff42a0da6
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/regi2c_defs.h
@@ -0,0 +1,34 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#include "esp_bit_defs.h"
+
+/* Analog function control register */
+#define I2C_MST_ANA_CONF0_REG  0x6000E040
+#define I2C_MST_BBPLL_STOP_FORCE_HIGH  (BIT(2))
+#define I2C_MST_BBPLL_STOP_FORCE_LOW  (BIT(3))
+
+#define ANA_CONFIG_REG  0x6000E044
+#define ANA_CONFIG_S    (8)
+#define ANA_CONFIG_M    (0x3FF)
+
+#define ANA_I2C_SAR_FORCE_PD BIT(18)
+#define ANA_I2C_BBPLL_M      BIT(17) /* Clear to enable BBPLL */
+
+
+#define ANA_CONFIG2_REG  0x6000E048
+#define ANA_CONFIG2_M    BIT(18)
+
+#define ANA_I2C_SAR_FORCE_PU BIT(16)
+
+/**
+ * Restore regi2c analog calibration related configuration registers.
+ * This is a workaround, and is fixed on later chips
+ */
+#define REGI2C_ANA_CALI_PD_WORKAROUND    1
+#define REGI2C_ANA_CALI_BYTE_NUM         8
diff --git a/components/soc/esp32c6/include/soc/regi2c_lp_bias.h b/components/soc/esp32c6/include/soc/regi2c_lp_bias.h
new file mode 100644
index 0000000000..4c69ac7d26
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/regi2c_lp_bias.h
@@ -0,0 +1,55 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+/**
+ * @file regi2c_lp_bias.h
+ * @brief Register definitions for analog to calibrate o_code for getting a more precise voltage.
+ *
+ * This file lists register fields of low power dbais, located on an internal configuration
+ * bus. These definitions are used via macros defined in regi2c_ctrl.h, by
+ * rtc_init function in rtc_init.c.
+ */
+
+#define I2C_ULP 0x61
+#define I2C_ULP_HOSTID 0
+
+#define I2C_ULP_IR_RESETB 0
+#define I2C_ULP_IR_RESETB_MSB 0
+#define I2C_ULP_IR_RESETB_LSB 0
+
+#define I2C_ULP_IR_FORCE_XPD_CK 0
+#define I2C_ULP_IR_FORCE_XPD_CK_MSB 2
+#define I2C_ULP_IR_FORCE_XPD_CK_LSB 2
+
+#define I2C_ULP_IR_FORCE_XPD_IPH 0
+#define I2C_ULP_IR_FORCE_XPD_IPH_MSB 4
+#define I2C_ULP_IR_FORCE_XPD_IPH_LSB 4
+
+#define I2C_ULP_IR_DISABLE_WATCHDOG_CK 0
+#define I2C_ULP_IR_DISABLE_WATCHDOG_CK_MSB 6
+#define I2C_ULP_IR_DISABLE_WATCHDOG_CK_LSB 6
+
+#define I2C_ULP_O_DONE_FLAG 3
+#define I2C_ULP_O_DONE_FLAG_MSB 0
+#define I2C_ULP_O_DONE_FLAG_LSB 0
+
+#define I2C_ULP_BG_O_DONE_FLAG 3
+#define I2C_ULP_BG_O_DONE_FLAG_MSB 3
+#define I2C_ULP_BG_O_DONE_FLAG_LSB 3
+
+#define I2C_ULP_OCODE 4
+#define I2C_ULP_OCODE_MSB 7
+#define I2C_ULP_OCODE_LSB 0
+
+#define I2C_ULP_IR_FORCE_CODE 5
+#define I2C_ULP_IR_FORCE_CODE_MSB 6
+#define I2C_ULP_IR_FORCE_CODE_LSB 6
+
+#define I2C_ULP_EXT_CODE 6
+#define I2C_ULP_EXT_CODE_MSB 7
+#define I2C_ULP_EXT_CODE_LSB 0
diff --git a/components/soc/esp32c6/include/soc/regi2c_saradc.h b/components/soc/esp32c6/include/soc/regi2c_saradc.h
new file mode 100644
index 0000000000..c7137f3bb0
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/regi2c_saradc.h
@@ -0,0 +1,79 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+/**
+ * @file regi2c_saradc.h
+ * @brief Register definitions for analog to calibrate initial code for getting a more precise voltage of SAR ADC.
+ *
+ * This file lists register fields of SAR, located on an internal configuration
+ * bus. These definitions are used via macros defined in regi2c_ctrl.h, by
+ * function in adc_ll.h.
+ */
+
+#define I2C_SAR_ADC            0X69
+#define I2C_SAR_ADC_HOSTID     0
+
+#define ADC_SAR1_ENCAL_GND_ADDR 0x7
+#define ADC_SAR1_ENCAL_GND_ADDR_MSB 5
+#define ADC_SAR1_ENCAL_GND_ADDR_LSB 5
+
+#define ADC_SAR2_ENCAL_GND_ADDR 0x7
+#define ADC_SAR2_ENCAL_GND_ADDR_MSB 7
+#define ADC_SAR2_ENCAL_GND_ADDR_LSB 7
+
+#define ADC_SAR1_INITIAL_CODE_HIGH_ADDR 0x1
+#define ADC_SAR1_INITIAL_CODE_HIGH_ADDR_MSB 0x3
+#define ADC_SAR1_INITIAL_CODE_HIGH_ADDR_LSB 0x0
+
+#define ADC_SAR1_INITIAL_CODE_LOW_ADDR  0x0
+#define ADC_SAR1_INITIAL_CODE_LOW_ADDR_MSB  0x7
+#define ADC_SAR1_INITIAL_CODE_LOW_ADDR_LSB  0x0
+
+#define ADC_SAR2_INITIAL_CODE_HIGH_ADDR 0x4
+#define ADC_SAR2_INITIAL_CODE_HIGH_ADDR_MSB 0x3
+#define ADC_SAR2_INITIAL_CODE_HIGH_ADDR_LSB 0x0
+
+#define ADC_SAR2_INITIAL_CODE_LOW_ADDR  0x3
+#define ADC_SAR2_INITIAL_CODE_LOW_ADDR_MSB  0x7
+#define ADC_SAR2_INITIAL_CODE_LOW_ADDR_LSB  0x0
+
+#define ADC_SAR1_DREF_ADDR  0x2
+#define ADC_SAR1_DREF_ADDR_MSB  0x6
+#define ADC_SAR1_DREF_ADDR_LSB  0x4
+
+#define ADC_SAR2_DREF_ADDR  0x5
+#define ADC_SAR2_DREF_ADDR_MSB  0x6
+#define ADC_SAR2_DREF_ADDR_LSB  0x4
+
+#define ADC_SAR1_SAMPLE_CYCLE_ADDR 0x2
+#define ADC_SAR1_SAMPLE_CYCLE_ADDR_MSB 0x2
+#define ADC_SAR1_SAMPLE_CYCLE_ADDR_LSB 0x0
+
+#define ADC_SARADC_DTEST_RTC_ADDR 0x7
+#define ADC_SARADC_DTEST_RTC_ADDR_MSB 1
+#define ADC_SARADC_DTEST_RTC_ADDR_LSB 0
+
+#define ADC_SARADC_ENT_TSENS_ADDR 0x7
+#define ADC_SARADC_ENT_TSENS_ADDR_MSB 2
+#define ADC_SARADC_ENT_TSENS_ADDR_LSB 2
+
+#define ADC_SARADC_ENT_RTC_ADDR 0x7
+#define ADC_SARADC_ENT_RTC_ADDR_MSB 3
+#define ADC_SARADC_ENT_RTC_ADDR_LSB 3
+
+#define ADC_SARADC1_ENCAL_REF_ADDR 0x7
+#define ADC_SARADC1_ENCAL_REF_ADDR_MSB 4
+#define ADC_SARADC1_ENCAL_REF_ADDR_LSB 4
+
+#define ADC_SARADC2_ENCAL_REF_ADDR 0x7
+#define ADC_SARADC2_ENCAL_REF_ADDR_MSB 6
+#define ADC_SARADC2_ENCAL_REF_ADDR_LSB 6
+
+#define I2C_SARADC_TSENS_DAC 0x6
+#define I2C_SARADC_TSENS_DAC_MSB 3
+#define I2C_SARADC_TSENS_DAC_LSB 0

From 9ee49832ead057975b953f78d7190df48c0b9f82 Mon Sep 17 00:00:00 2001
From: xiongweichao <xiongweichao@espressif.com>
Date: Fri, 19 Aug 2022 17:19:17 +0800
Subject: [PATCH 177/665] Fix bluetooth disconnection issue when light sleep
 and baseband power down are enabled

---
 components/bt/controller/lib_esp32c3_family | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/bt/controller/lib_esp32c3_family b/components/bt/controller/lib_esp32c3_family
index 3b0038690a..068bceb41f 160000
--- a/components/bt/controller/lib_esp32c3_family
+++ b/components/bt/controller/lib_esp32c3_family
@@ -1 +1 @@
-Subproject commit 3b0038690a644498d6d80f1de8df0efff8cd8cf5
+Subproject commit 068bceb41f08099d1e831f6c7ef8153ec7a344ca

From 2f4a28af46128800f64bbd5af82598fef5c989cd Mon Sep 17 00:00:00 2001
From: Aditya Patwardhan <aditya.patwardhan@espressif.com>
Date: Mon, 15 Aug 2022 00:44:13 +0530
Subject: [PATCH 178/665] esp_rsa_sign_alt: Fix esp_init_ds_data_ctx API to not
 modify user defined data when it is given directory from flash

---
 .../mbedtls/port/esp_ds/esp_rsa_sign_alt.c    | 21 ++++++++++++++++---
 1 file changed, 18 insertions(+), 3 deletions(-)

diff --git a/components/mbedtls/port/esp_ds/esp_rsa_sign_alt.c b/components/mbedtls/port/esp_ds/esp_rsa_sign_alt.c
index a6f9f0cde1..86e15b6950 100644
--- a/components/mbedtls/port/esp_ds/esp_rsa_sign_alt.c
+++ b/components/mbedtls/port/esp_ds/esp_rsa_sign_alt.c
@@ -6,6 +6,7 @@
 
 #include "esp_ds.h"
 #include "rsa_sign_alt.h"
+#include "esp_memory_utils.h"
 
 #ifdef CONFIG_IDF_TARGET_ESP32S2
 #include "esp32s2/rom/digital_signature.h"
@@ -57,7 +58,7 @@ void esp_ds_set_session_timeout(int timeout)
     }
 }
 
-esp_err_t  esp_ds_init_data_ctx(esp_ds_data_ctx_t *ds_data)
+esp_err_t esp_ds_init_data_ctx(esp_ds_data_ctx_t *ds_data)
 {
     if (ds_data == NULL || ds_data->esp_ds_data == NULL) {
         return ESP_ERR_INVALID_ARG;
@@ -69,8 +70,22 @@ esp_err_t  esp_ds_init_data_ctx(esp_ds_data_ctx_t *ds_data)
     }
     s_ds_data = ds_data->esp_ds_data;
     s_esp_ds_hmac_key_id = (hmac_key_id_t) ds_data->efuse_key_id;
-    /* calculate the rsa_length in terms of esp_digital_signature_length_t which is required for the internal DS API */
-    s_ds_data->rsa_length = (ds_data->rsa_length_bits / 32) - 1;
+
+    const unsigned rsa_length_int = (ds_data->rsa_length_bits / 32) - 1;
+    if (esp_ptr_byte_accessible(s_ds_data)) {
+        /* calculate the rsa_length in terms of esp_digital_signature_length_t which is required for the internal DS API */
+        s_ds_data->rsa_length = rsa_length_int;
+    } else if (s_ds_data->rsa_length != rsa_length_int) {
+        /*
+         * Configuration data is most likely from DROM segment and it
+         * is not properly formatted for all parameters consideration.
+         * Moreover, we can not modify as it is read-only and hence
+         * the error.
+         */
+        ESP_LOGE(TAG, "RSA length mismatch %u, %u", s_ds_data->rsa_length, rsa_length_int);
+        return ESP_ERR_INVALID_ARG;
+    }
+
     return ESP_OK;
 }
 

From a26455d1202806f5ccecc41d90ea85117d296833 Mon Sep 17 00:00:00 2001
From: Xu Si Yu <xusiyu@espressif.com>
Date: Mon, 22 Aug 2022 16:09:40 +0800
Subject: [PATCH 179/665] openthread: add a configuration for selecting RCP
 UART TX_RX

---
 .../openthread/ot_rcp/main/Kconfig.projbuild  | 21 +++++++++++++++++++
 .../openthread/ot_rcp/main/esp_ot_config.h    | 12 +++++++++--
 2 files changed, 31 insertions(+), 2 deletions(-)
 create mode 100644 examples/openthread/ot_rcp/main/Kconfig.projbuild

diff --git a/examples/openthread/ot_rcp/main/Kconfig.projbuild b/examples/openthread/ot_rcp/main/Kconfig.projbuild
new file mode 100644
index 0000000000..3bff9f0920
--- /dev/null
+++ b/examples/openthread/ot_rcp/main/Kconfig.projbuild
@@ -0,0 +1,21 @@
+menu "OpenThread RCP Example"
+
+    config OPENTHREAD_UART_PIN_MANUAL
+        bool "Configure RCP UART pin manually"
+        default n
+        help
+            Select this to choose UART pin manually
+
+    config OPENTHREAD_UART_RX_PIN
+        int "The number of RX pin"
+        depends on OPENTHREAD_UART_PIN_MANUAL
+        default 4
+        range 0 25
+
+    config OPENTHREAD_UART_TX_PIN
+        int "The number of TX pin"
+        depends on OPENTHREAD_UART_PIN_MANUAL
+        default 5
+        range 0 25
+
+endmenu
diff --git a/examples/openthread/ot_rcp/main/esp_ot_config.h b/examples/openthread/ot_rcp/main/esp_ot_config.h
index 3006f4aa40..a54e23c0cf 100644
--- a/examples/openthread/ot_rcp/main/esp_ot_config.h
+++ b/examples/openthread/ot_rcp/main/esp_ot_config.h
@@ -20,6 +20,14 @@
         .radio_mode = RADIO_MODE_NATIVE,                        \
     }
 
+#if CONFIG_OPENTHREAD_UART_PIN_MANUAL
+#define OPENTHREAD_RCP_UART_RX_PIN CONFIG_OPENTHREAD_UART_RX_PIN
+#define OPENTHREAD_RCP_UART_TX_PIN CONFIG_OPENTHREAD_UART_TX_PIN
+#else
+#define OPENTHREAD_RCP_UART_RX_PIN UART_PIN_NO_CHANGE
+#define OPENTHREAD_RCP_UART_TX_PIN UART_PIN_NO_CHANGE
+#endif
+
 #define ESP_OPENTHREAD_DEFAULT_HOST_CONFIG()                    \
     {                                                           \
         .host_connection_mode = HOST_CONNECTION_MODE_RCP_UART,  \
@@ -35,8 +43,8 @@
                     .rx_flow_ctrl_thresh = 0,                   \
                     .source_clk = UART_SCLK_DEFAULT,            \
                 },                                              \
-            .rx_pin = UART_PIN_NO_CHANGE,                       \
-            .tx_pin = UART_PIN_NO_CHANGE,                       \
+            .rx_pin = OPENTHREAD_RCP_UART_RX_PIN,               \
+            .tx_pin = OPENTHREAD_RCP_UART_TX_PIN,               \
         },                                                      \
     }
 

From 236ba48efc513e68da8b3fcb555a8a5464ab06b8 Mon Sep 17 00:00:00 2001
From: Armando <douyiwen@espressif.com>
Date: Mon, 22 Aug 2022 11:17:08 +0800
Subject: [PATCH 180/665] esp_adc: add a kconfig to disable dac on certain adc
 IOs

Added a kconfig option. By default, when using ADC oneshot
driver, it will disable
DAC channels:
- ESP32:   IO25, IO26
- ESP32S2: IO17, IO18
if ADC2 is in use.

You can disable this option, to measure DAC output, via internal ADC.
This is for test usage.
---
 components/esp_adc/Kconfig       | 14 +++++++++++++-
 components/hal/adc_oneshot_hal.c |  6 +++---
 2 files changed, 16 insertions(+), 4 deletions(-)

diff --git a/components/esp_adc/Kconfig b/components/esp_adc/Kconfig
index 87a8fbe567..4d8e4205e8 100644
--- a/components/esp_adc/Kconfig
+++ b/components/esp_adc/Kconfig
@@ -41,7 +41,19 @@ menu "ADC and ADC Calibration"
                 This option will allow the ADC calibration component to use Lookup Tables
                 to correct for non-linear behavior in 11db attenuation. Other attenuations
                 do not exhibit non-linear behavior hence will not be affected by this option.
-
     endmenu
 
+    config ADC_DISABLE_DAC_OUTPUT
+        depends on SOC_DAC_SUPPORTED
+        bool "Disable DAC when ADC2 is in use"
+        default y
+        help
+            By default, this is set. The ADC oneshot driver will disable the output of the
+            corresponding DAC channels:
+            ESP32:   IO25 and IO26
+            ESP32S2: IO17 and IO18
+
+            Disable this option so as to measure the output of DAC by internal ADC, for test usage.
+
+
 endmenu
diff --git a/components/hal/adc_oneshot_hal.c b/components/hal/adc_oneshot_hal.c
index e8597f62f3..b7664aa0c9 100644
--- a/components/hal/adc_oneshot_hal.c
+++ b/components/hal/adc_oneshot_hal.c
@@ -25,7 +25,7 @@
 #endif
 
 
-#if SOC_DAC_SUPPORTED
+#if CONFIG_ADC_DISABLE_DAC_OUTPUT
 // To disable DAC, workarounds, see this function body to know more
 static void s_disable_dac(adc_oneshot_hal_ctx_t *hal, adc_channel_t channel);
 #endif
@@ -52,7 +52,7 @@ void adc_oneshot_hal_setup(adc_oneshot_hal_ctx_t *hal, adc_channel_t chan)
     adc_ll_amp_disable();  //Currently the LNA is not open, close it by default.
 #endif
 
-#if SOC_DAC_SUPPORTED
+#if CONFIG_ADC_DISABLE_DAC_OUTPUT
     s_disable_dac(hal, chan);
 #endif
 
@@ -144,7 +144,7 @@ bool adc_oneshot_hal_convert(adc_oneshot_hal_ctx_t *hal, int *out_raw)
 /*---------------------------------------------------------------
                     Workarounds
 ---------------------------------------------------------------*/
-#if SOC_DAC_SUPPORTED
+#if CONFIG_ADC_DISABLE_DAC_OUTPUT
 static void s_disable_dac(adc_oneshot_hal_ctx_t *hal, adc_channel_t channel)
 {
     /**

From b679c95ddc5bfa9976575998c89dd8be283ed392 Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Mon, 22 Aug 2022 13:18:26 +0200
Subject: [PATCH 181/665] tools: Docker: remove libpython2.7

libpython2.7 was added to the container to allow running GDB built
with Python 2.7 support and distributed as part of the cross-compiler
toolchain.

Now that we have a new release of GDB which works with Python 3.x,
the GDB shipped with the cross-compiler is no longer used. Removing
libpython2.7 should reduce the image size.

This reverts commit be0372b1db36d2cb7d94e4baafb1772ea6e38452.
---
 tools/docker/Dockerfile | 2 --
 1 file changed, 2 deletions(-)

diff --git a/tools/docker/Dockerfile b/tools/docker/Dockerfile
index 73ae8e0a8e..447cb76f84 100644
--- a/tools/docker/Dockerfile
+++ b/tools/docker/Dockerfile
@@ -2,7 +2,6 @@ FROM ubuntu:20.04
 
 ARG DEBIAN_FRONTEND=noninteractive
 
-# We need libpython2.7 due to GDB tools
 RUN : \
   && apt-get update \
   && apt-get install -y \
@@ -20,7 +19,6 @@ RUN : \
     libbsd-dev \
     libffi-dev \
     libncurses-dev \
-    libpython2.7 \
     libusb-1.0-0-dev \
     make \
     ninja-build \

From 791d17ac7f2951bcb28d9e1c3149088a15e781bb Mon Sep 17 00:00:00 2001
From: Harshit Malpani <harshit.malpani@espressif.com>
Date: Wed, 10 Aug 2022 10:43:01 +0530
Subject: [PATCH 182/665] ci: Migrate unit-test for esp_http_client to
 component-test-apps

---
 components/esp_http_client/test/CMakeLists.txt      |  4 ----
 components/esp_http_client/test_apps/CMakeLists.txt |  7 +++++++
 components/esp_http_client/test_apps/README.md      |  3 +++
 .../esp_http_client/test_apps/main/CMakeLists.txt   |  3 +++
 .../{test => test_apps/main}/test_http_client.c     |  5 +++++
 .../test_apps/pytest_esp_http_client_ut.py          | 13 +++++++++++++
 .../esp_http_client/test_apps/sdkconfig.defaults    |  9 +++++++++
 7 files changed, 40 insertions(+), 4 deletions(-)
 delete mode 100644 components/esp_http_client/test/CMakeLists.txt
 create mode 100644 components/esp_http_client/test_apps/CMakeLists.txt
 create mode 100644 components/esp_http_client/test_apps/README.md
 create mode 100644 components/esp_http_client/test_apps/main/CMakeLists.txt
 rename components/esp_http_client/{test => test_apps/main}/test_http_client.c (99%)
 create mode 100644 components/esp_http_client/test_apps/pytest_esp_http_client_ut.py
 create mode 100644 components/esp_http_client/test_apps/sdkconfig.defaults

diff --git a/components/esp_http_client/test/CMakeLists.txt b/components/esp_http_client/test/CMakeLists.txt
deleted file mode 100644
index a89a0394e6..0000000000
--- a/components/esp_http_client/test/CMakeLists.txt
+++ /dev/null
@@ -1,4 +0,0 @@
-idf_component_register(SRC_DIRS "."
-                    PRIV_INCLUDE_DIRS "."
-                    PRIV_REQUIRES cmock test_utils esp_http_client)
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/components/esp_http_client/test_apps/CMakeLists.txt b/components/esp_http_client/test_apps/CMakeLists.txt
new file mode 100644
index 0000000000..e26a96a791
--- /dev/null
+++ b/components/esp_http_client/test_apps/CMakeLists.txt
@@ -0,0 +1,7 @@
+#This is the project CMakeLists.txt file for the test subproject
+cmake_minimum_required(VERSION 3.16)
+
+set(EXTRA_COMPONENT_DIRS "$ENV{IDF_PATH}/tools/unit-test-app/components")
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+project(esp_http_client_test)
diff --git a/components/esp_http_client/test_apps/README.md b/components/esp_http_client/test_apps/README.md
new file mode 100644
index 0000000000..27995c13b2
--- /dev/null
+++ b/components/esp_http_client/test_apps/README.md
@@ -0,0 +1,3 @@
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- |
+
diff --git a/components/esp_http_client/test_apps/main/CMakeLists.txt b/components/esp_http_client/test_apps/main/CMakeLists.txt
new file mode 100644
index 0000000000..0c7a34fc19
--- /dev/null
+++ b/components/esp_http_client/test_apps/main/CMakeLists.txt
@@ -0,0 +1,3 @@
+idf_component_register(SRC_DIRS "."
+                    PRIV_INCLUDE_DIRS "."
+                    PRIV_REQUIRES esp_http_client test_utils unity)
diff --git a/components/esp_http_client/test/test_http_client.c b/components/esp_http_client/test_apps/main/test_http_client.c
similarity index 99%
rename from components/esp_http_client/test/test_http_client.c
rename to components/esp_http_client/test_apps/main/test_http_client.c
index dc92075efa..f4b1e081f8 100644
--- a/components/esp_http_client/test/test_http_client.c
+++ b/components/esp_http_client/test_apps/main/test_http_client.c
@@ -145,3 +145,8 @@ TEST_CASE("esp_http_client_init() should return NULL if configured with wrong ur
     TEST_ASSERT_NULL(client);
     esp_http_client_cleanup(client);
 }
+
+void app_main(void)
+{
+    unity_run_menu();
+}
diff --git a/components/esp_http_client/test_apps/pytest_esp_http_client_ut.py b/components/esp_http_client/test_apps/pytest_esp_http_client_ut.py
new file mode 100644
index 0000000000..30db4a6348
--- /dev/null
+++ b/components/esp_http_client/test_apps/pytest_esp_http_client_ut.py
@@ -0,0 +1,13 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: CC0-1.0
+
+import pytest
+from pytest_embedded import Dut
+
+
+@pytest.mark.supported_targets
+@pytest.mark.generic
+def test_esp_http_client(dut: Dut) -> None:
+    dut.expect_exact('Press ENTER to see the list of tests')
+    dut.write('*')
+    dut.expect_unity_test_output()
diff --git a/components/esp_http_client/test_apps/sdkconfig.defaults b/components/esp_http_client/test_apps/sdkconfig.defaults
new file mode 100644
index 0000000000..ec826a5a16
--- /dev/null
+++ b/components/esp_http_client/test_apps/sdkconfig.defaults
@@ -0,0 +1,9 @@
+# General options for additional checks
+CONFIG_HEAP_POISONING_COMPREHENSIVE=y
+CONFIG_COMPILER_WARN_WRITE_STRINGS=y
+CONFIG_BOOTLOADER_LOG_LEVEL_WARN=y
+CONFIG_FREERTOS_WATCHPOINT_END_OF_STACK=y
+CONFIG_COMPILER_STACK_CHECK_MODE_STRONG=y
+CONFIG_COMPILER_STACK_CHECK=y
+
+CONFIG_ESP_TASK_WDT=n

From d5973b8b143bec2553f8dd3de253286710ff953c Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Fri, 19 Aug 2022 08:14:59 +0200
Subject: [PATCH 183/665] build system: add 'linux' component to common
 requirements

'linux' component provides some of the common header files, such as
'sys/queue.h' and 'sys/lock.h'. For chip targets, it is possible to
include these files without having to add any extra requirements.
With this change, the same behavior will apply for the linux target.
---
 components/spi_flash/CMakeLists.txt | 2 +-
 tools/cmake/build.cmake             | 2 +-
 2 files changed, 2 insertions(+), 2 deletions(-)

diff --git a/components/spi_flash/CMakeLists.txt b/components/spi_flash/CMakeLists.txt
index 260b353b48..7096cb57d0 100644
--- a/components/spi_flash/CMakeLists.txt
+++ b/components/spi_flash/CMakeLists.txt
@@ -8,7 +8,7 @@ if(${target} STREQUAL "linux")
     idf_component_register(SRCS "${srcs}"
         INCLUDE_DIRS include ${hal_dir}/include ${bootloader_support_dir}/include
         PRIV_INCLUDE_DIRS include/spi_flash
-        PRIV_REQUIRES linux partition_table)
+        PRIV_REQUIRES partition_table)
     return()
 endif()
 
diff --git a/tools/cmake/build.cmake b/tools/cmake/build.cmake
index 589d163fb7..265aaafbf6 100644
--- a/tools/cmake/build.cmake
+++ b/tools/cmake/build.cmake
@@ -206,7 +206,7 @@ function(__build_init idf_path)
     endforeach()
 
     if("${target}" STREQUAL "linux")
-        set(requires_common freertos log esp_rom esp_common)
+        set(requires_common freertos log esp_rom esp_common linux)
         idf_build_set_property(__COMPONENT_REQUIRES_COMMON "${requires_common}")
     else()
         # Set components required by all other components in the build

From a1e0273db2cacd786537de33859f2b94899ba104 Mon Sep 17 00:00:00 2001
From: zhangwenxu <zhangwenxu@espressif.com>
Date: Mon, 25 Jul 2022 19:45:41 +0800
Subject: [PATCH 184/665] openthread: add README for discovery delegate.

---
 examples/openthread/ot_br/README.md | 156 ++++++++++------------------
 1 file changed, 56 insertions(+), 100 deletions(-)

diff --git a/examples/openthread/ot_br/README.md b/examples/openthread/ot_br/README.md
index afc66c8e71..cae01d3114 100644
--- a/examples/openthread/ot_br/README.md
+++ b/examples/openthread/ot_br/README.md
@@ -117,105 +117,6 @@ I(8139) OPENTHREAD:[NOTE]-MLE-----: Allocate router id 50
 I(8139) OPENTHREAD:[NOTE]-MLE-----: RLOC16 fffe -> c800
 I(8159) OPENTHREAD:[NOTE]-MLE-----: Role Detached -> Leader
 ```
-## Using the border agent feature
-
-You need to build ot-commissioner on the host machine and another Thread end device running OpenThread cli.
-
-You can find the guide to build and run ot-commissioner [here](https://openthread.io/guides/commissioner/build).
-
-Make sure to configure the same PSKc as the one in sdkconfig in ot-commisioner's config file `non-ccm-config.json`
-
-### Connect the commissioner to the border router
-
-Note that the target address `192.168.1.100` shall match the actual Wi-Fi IP address of the device. `49154` is a port number used by the OT commissioner.
-
-``` bash
-$ commissioner-cli /usr/local/etc/commissioner/non-ccm-config.json
-> start 192.168.1.100 49154
-[done]
-> active
-true
-[done]
-```
-
-You can also verify the commissioner connection from the border router's log:
-
-```
-I(59709) OPENTHREAD:[INFO]-MESH-CP-: DTLS started
-I(65469) OPENTHREAD:[INFO]-MESH-CP-: Commissioner connected
-I(65479) OPENTHREAD:[INFO]-MESH-CP-: Forwarded request to leader on c/lp
-I(65489) OPENTHREAD:[INFO]-MESH-CP-: received petition
-I(65489) OPENTHREAD:[INFO]-MESH-CP-: sent petition response
-I(65489) OPENTHREAD:[INFO]-MESH-CP-: commissioner accepted: session ID=3077, ALOC=fd04:b642:9ba9:fcdc:0:ff:fe00:fc35
-I(65499) OPENTHREAD:[INFO]-MESH-CP-: Sent to commissioner
-I(65509) OPENTHREAD:[INFO]-CORE----: Notifier: StateChanged (0x00000201) [Ip6+ NetData]
-I(65529) OPENTHREAD:[INFO]-BBR-----: PBBR state: None
-I(65539) OPENTHREAD:[INFO]-BBR-----: Domain Prefix: ::/0, state: None
-I(65559) OPENTHREAD:[INFO]-MESH-CP-: Forwarded request to leader on c/ag
-W(65559) OPENTHREAD:[WARN]-MESH-CP-: Failed to notify commissioner on ProxyRx (c/ur): DestinationAddressFiltered
-I(65579) OPENTHREAD:[INFO]-MESH-CP-: sent active dataset get response to fd04:b642:9ba9:fcdc:0:ff:fe00:c800
-W(65579) OPENTHREAD:[WARN]-MESH-CP-: Failed to notify commissioner on ProxyRx (c/ur): DestinationAddressFiltered
-I(65589) OPENTHREAD:[INFO]-MESH-CP-: Sent to commissioner
-I(65629) OPENTHREAD:[INFO]-MESH-CP-: Forwarded request to leader on c/ag
-W(65629) OPENTHREAD:[WARN]-MESH-CP-: Failed to notify commissioner on ProxyRx (c/ur): DestinationAddressFiltered
-I(65649) OPENTHREAD:[INFO]-MESH-CP-: sent active dataset get response to fd04:b642:9ba9:fcdc:0:ff:fe00:c800
-W(65649) OPENTHREAD:[WARN]-MESH-CP-: Failed to notify commissioner on ProxyRx (c/ur): DestinationAddressFiltered
-I(65659) OPENTHREAD:[INFO]-MESH-CP-: Sent to commissioner
-I(65689) OPENTHREAD:[INFO]-MESH-CP-: Proxy transmit sent to fd04:b642:9ba9:fcdc:0:ff:fe00:fc00
-W(65689) OPENTHREAD:[WARN]-MESH-CP-: Failed to notify commissioner on ProxyRx (c/ur): DestinationAddressFiltered
-I(65699) OPENTHREAD:[INFO]-MESH-CP-: sent pending dataset get response to fd04:b642:9ba9:fcdc:0:ff:fe00:fc35
-I(65709) OPENTHREAD:[INFO]-MESH-CP-: Sent to commissioner on c/ur
-I(65749) OPENTHREAD:[INFO]-MESH-CP-: Proxy transmit sent to fd04:b642:9ba9:fcdc:0:ff:fe00:fc00
-W(65749) OPENTHREAD:[WARN]-MESH-CP-: Failed to notify commissioner on ProxyRx (c/ur): DestinationAddressFiltered
-I(65759) OPENTHREAD:[INFO]-MESH-CP-: sent commissioning dataset set response
-I(65769) OPENTHREAD:[INFO]-MESH-CP-: Sent to commissioner on c/ur
-I(65769) OPENTHREAD:[INFO]-CORE----: Notifier: StateChanged (0x00000200) [NetData]
-I(65789) OPENTHREAD:[INFO]-BBR-----: PBBR state: None
-
-```
-
-### Commission the joiner
-
-In the OT commissioner cli, run:
-``` bash
-> joiner enableall meshcop J01NU5
-[done]
->
-```
-
-In the joining device's cli, run:
-
-```bash
-> ifconfig up
-Done
-> joiner start J01NU5
-Done
-> Join success!
-> thread start
-Done
-```
-
-You can also find these log lines in the border router:
-
-```
-I(531219) OPENTHREAD:[INFO]-MESH-CP-: Received relay transmit
-I(531229) OPENTHREAD:[INFO]-MESH-CP-: Received kek
-I(531279) OPENTHREAD:[INFO]-MAC-----: Sent IPv6 UDP msg, len:85, chksum:14a0, to:92335c4b320830fb, sec:no, prio:net
-I(531279) OPENTHREAD:[INFO]-MAC-----:     src:[fe80:0:0:0:ac2f:720a:6fe4:c837]:1000
-I(531289) OPENTHREAD:[INFO]-MAC-----:     dst:[fe80:0:0:0:9033:5c4b:3208:30fb]:1000
-I(531299) OPENTHREAD:[INFO]-MESH-CP-: Sending JOIN_ENT.ntf
-I(531299) OPENTHREAD:[INFO]-MESH-CP-: Sent joiner entrust length = 161
-
-......
-
-I(552699) OPENTHREAD:[INFO]-MLE-----: Receive Child ID Request (fe80:0:0:0:8434:c5ec:fe9f:c088)
-I(552729) OPENTHREAD:[INFO]-CORE----: [settings] Added ChildInfo {rloc:0xc801, extaddr:8634c5ecfe9fc088, timeout:240, mode:0x0f, version:3}
-I(552729) OPENTHREAD:[INFO]-MLE-----: Send Child ID Response (fe80:0:0:0:8434:c5ec:fe9f:c088,0xc801)
-I(552739) OPENTHREAD:[INFO]-CORE----: Notifier: StateChanged (0x00000400) [Child+]
-I(552749) OPENTHREAD:[INFO]-UTIL----: Starting Child Supervision
-```
-
-The device has now joined the same Thread network based on the key set by the commissioner.
 
 ## Bidirectional IPv6 connectivity
 
@@ -236,7 +137,7 @@ For mobile devices, the route table rules will be automatically configured after
 
 ### Testing IPv6 connectivity
 
-Now in the joining device, check the IP addresses:
+Now in the Thread end device, check the IP addresses:
 
 ```
 > ipaddr
@@ -262,6 +163,7 @@ PING fde6:75ff:def4:3bc3:9e9e:3ef:4245:28b5(fde6:75ff:def4:3bc3:9e9e:3ef:4245:28
 
 The newly introduced service registration protocol([SRP](https://datatracker.ietf.org/doc/html/draft-ietf-dnssd-srp-10)) allows devices in the Thread network to register a service. The border router will forward the service to the Wi-Fi network via mDNS.
 
+### Publish the service using SRP
 Now we'll publish the service `my-service._test._udp` with hostname `test0` and port 12345
 
 ```
@@ -293,3 +195,57 @@ $ avahi-browse -r _test._udp -t
    port = [12345]
    txt = []
 ```
+
+### Discovery delegate
+
+First, the service `testhost._test._udp` need to be published using `avahi-publish-service` on the Wi-Fi network(for example Host).
+
+```bash
+$ avahi-publish-service testhost _test._udp 12345 test=1 dn="aabbbb"
+```
+
+Then get the border router's OMR prefix global unicast address(or ML-EID), and configure it on the Thread end device.
+
+On the border router:
+```
+> ipaddr
+fdde:ad00:beef:0:0:ff:fe00:fc10
+fd9b:347f:93f7:1:1003:8f00:bcc1:3038
+fdde:ad00:beef:0:0:ff:fe00:fc00
+fdde:ad00:beef:0:0:ff:fe00:b800
+fdde:ad00:beef:0:f891:287:866:776
+fe80:0:0:0:77:bca6:6079:785b
+Done
+```
+
+On the Thread end device:
+```
+> dns config fd9b:347f:93f7:1:1003:8f00:bcc1:3038
+(or
+> dns config fdde:ad00:beef:0:f891:287:866:776)
+Done
+```
+
+Now the service published on the Host can be discovered on the Thread end device.
+```
+> dns resolve FA001208.default.service.arpa.
+DNS response for FA001208.default.service.arpa. - fdde:ad00:beef:cafe:b939:26be:7516:b87e TTL:120
+Done
+
+> dns browse _test._udp.default.service.arpa.
+DNS browse response for _test._udp.default.service.arpa.
+testhost
+    Port:5683, Priority:0, Weight:0, TTL:120
+    Host:FA001208.default.service.arpa.
+    HostAddress:fdde:ad00:beef:cafe:b939:26be:7516:b87e TTL:120
+    TXT:[test=31, dn=616162626262] TTL:120
+Done
+
+> dns service testhost _test._udp.default.service.arpa.
+DNS service resolution response for testhost for service _test._udp.default.service.arpa.
+Port:5683, Priority:0, Weight:0, TTL:120
+Host:FA001208.default.service.arpa.
+HostAddress:fdde:ad00:beef:cafe:b939:26be:7516:b87e TTL:120
+TXT:[test=31, dn=616162626262] TTL:120
+Done
+```

From 4df06ed2f02ac8ca1c97eac305a3ec71d06a6221 Mon Sep 17 00:00:00 2001
From: Kapil Gupta <kapil.gupta@espressif.com>
Date: Mon, 22 Aug 2022 20:25:02 +0530
Subject: [PATCH 185/665] wpa_supplicant: Fix WPS connection issue after WPS
 done

esp_wifi_disconnect is needed to clear the wifi state and enable
station to connect to new SSID. Add changes to call it after
WPS is done.
---
 components/wpa_supplicant/esp_supplicant/src/esp_wps.c | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/components/wpa_supplicant/esp_supplicant/src/esp_wps.c b/components/wpa_supplicant/esp_supplicant/src/esp_wps.c
index d70717ac41..c86dd72feb 100644
--- a/components/wpa_supplicant/esp_supplicant/src/esp_wps.c
+++ b/components/wpa_supplicant/esp_supplicant/src/esp_wps.c
@@ -1910,8 +1910,8 @@ int esp_wifi_wps_disable(void)
         wpa_printf(MSG_ERROR, "wps disable: failed to disable wps, ret=%d", ret);
     }
 
-    /* Only disconnect in case of WPS pending */
-    if (wps_status == WPS_STATUS_PENDING) {
+    /* Only disconnect in case of WPS pending/done */
+    if ((wps_status == WPS_STATUS_PENDING) || (wps_status == WPS_STATUS_SUCCESS)) {
         esp_wifi_disconnect();
     }
     esp_wifi_set_wps_start_flag_internal(false);

From 3610b14aef055f51def67bddaf98a5609d99c9b5 Mon Sep 17 00:00:00 2001
From: gaoxu <gaoxu@espressif.com>
Date: Tue, 23 Aug 2022 10:46:56 +0800
Subject: [PATCH 186/665] SPI : fix wrong dummy cycle on quad mode and put
 get-command function in spi_ll.h 1.The dummy_bits is set to 4 in ESP32C3/C2,
 therefore, the data transmission started too early.This commit fix this issue
 by changing dummy_bits to 8. 2.Put the spi command the spi defintion in
 spi_types.h 3.Put the function which get spi command or dummy bits in
 spi_ll.h

---
 .gitlab/ci/target-test.yml                    |  25 ++++
 components/esp_serial_slave_link/essl_spi.c   |  67 ++++++-----
 .../include/essl_spi/esp32c2_defs.h           |  30 -----
 .../include/essl_spi/esp32c3_defs.h           |  38 ------
 .../include/essl_spi/esp32h2_defs.h           |  30 -----
 .../include/essl_spi/esp32s2_defs.h           |  38 ------
 .../include/essl_spi/esp32s3_defs.h           |  38 ------
 components/hal/esp32/include/hal/spi_ll.h     |  23 ++++
 components/hal/esp32c2/include/hal/spi_ll.h   | 102 ++++++++++++++++
 components/hal/esp32c3/include/hal/spi_ll.h   | 102 ++++++++++++++++
 components/hal/esp32h2/include/hal/spi_ll.h   | 102 ++++++++++++++++
 components/hal/esp32s2/include/hal/spi_ll.h   | 113 ++++++++++++++++++
 components/hal/esp32s3/include/hal/spi_ll.h   | 102 ++++++++++++++++
 components/hal/include/hal/spi_types.h        |  16 +++
 14 files changed, 620 insertions(+), 206 deletions(-)
 delete mode 100644 components/esp_serial_slave_link/include/essl_spi/esp32c2_defs.h
 delete mode 100644 components/esp_serial_slave_link/include/essl_spi/esp32c3_defs.h
 delete mode 100644 components/esp_serial_slave_link/include/essl_spi/esp32h2_defs.h
 delete mode 100644 components/esp_serial_slave_link/include/essl_spi/esp32s2_defs.h
 delete mode 100644 components/esp_serial_slave_link/include/essl_spi/esp32s3_defs.h

diff --git a/.gitlab/ci/target-test.yml b/.gitlab/ci/target-test.yml
index c4c3591d48..f5daa0e01b 100644
--- a/.gitlab/ci/target-test.yml
+++ b/.gitlab/ci/target-test.yml
@@ -935,6 +935,31 @@ UT_S2_SPI_DUAL:
     - ESP32S2_IDF
     - Example_SPI_Multi_device
 
+UT_S2_SPI_QUAD:
+  extends: .unit_test_esp32s2_template
+  tags:
+    - ESP32S2_IDF
+    - Example_SPI_Quad_Multi_device
+
+UT_S3_SPI_QUAD:
+  extends: .unit_test_esp32s3_template
+  tags:
+    - ESP32S3_IDF
+    - Example_SPI_Quad_Multi_device
+
+UT_C2_SPI_QUAD:
+  extends: .unit_test_esp32c2_template
+  tags:
+    - ESP32C2_IDF
+    - Example_SPI_Quad_Multi_device
+    - xtal_40mhz
+
+UT_C3_SPI_QUAD:
+  extends: .unit_test_esp32c3_template
+  tags:
+    - ESP32C3_IDF
+    - Example_SPI_Quad_Multi_device
+
 UT_S2_SDSPI:
   extends: .unit_test_esp32s2_template
   tags:
diff --git a/components/esp_serial_slave_link/essl_spi.c b/components/esp_serial_slave_link/essl_spi.c
index 4a6ece1a1a..00f933e34d 100644
--- a/components/esp_serial_slave_link/essl_spi.c
+++ b/components/esp_serial_slave_link/essl_spi.c
@@ -13,8 +13,8 @@
 #include "esp_private/periph_ctrl.h"
 #include "essl_internal.h"
 #include "essl_spi.h"
-#include "essl_spi/esp32s2_defs.h"
-
+#include "hal/spi_types.h"
+#include "hal/spi_ll.h"
 
 /**
  * Initialise device function list of SPI by this macro.
@@ -51,51 +51,54 @@ typedef struct {
     } master_in;
 } essl_spi_context_t;
 
-
-static uint16_t get_hd_command(uint16_t cmd_i, uint32_t flags)
+static uint16_t get_hd_command(spi_command_t cmd_t, uint32_t flags)
 {
-    //have no prefixes
-    if (cmd_i == CMD_HD_EN_QPI_REG) return cmd_i;
-    //doesn't support 4-line commands
-    if(flags & SPI_TRANS_MODE_QIO && flags & SPI_TRANS_MODE_DIOQIO_ADDR &&
-       (cmd_i == CMD_HD_WR_END_REG || cmd_i == CMD_HD_INT0_REG ||
-       cmd_i == CMD_HD_INT1_REG || cmd_i == CMD_HD_INT2_REG)) {
-           //the transaction will be sent in corresponding 1/2/4 bit mode, without address and data.
-           //the CMD will have no 0xA- prefix
-           return cmd_i;
-    }
+    spi_line_mode_t line_mode = {
+        .cmd_lines = 1,
+    };
 
     if (flags & SPI_TRANS_MODE_DIO) {
+        line_mode.data_lines = 2;
         if (flags & SPI_TRANS_MODE_DIOQIO_ADDR) {
-            return cmd_i | CMD_HD_DIO_MODE;
+            line_mode.addr_lines = 2;
         } else {
-            return cmd_i | CMD_HD_DOUT_MODE;
+            line_mode.addr_lines = 1;
         }
     } else if (flags & SPI_TRANS_MODE_QIO) {
+        line_mode.data_lines = 4;
         if (flags & SPI_TRANS_MODE_DIOQIO_ADDR) {
-            return cmd_i | CMD_HD_QIO_MODE;
+            line_mode.addr_lines = 4;
         } else {
-            return cmd_i | CMD_HD_QOUT_MODE;
+            line_mode.addr_lines = 1;
         }
+    } else {
+        line_mode.data_lines = 1;
+        line_mode.addr_lines = 1;
     }
-    return cmd_i | CMD_HD_ONEBIT_MODE;
+
+    return spi_ll_get_slave_hd_command(cmd_t, line_mode);
 }
 
 static int get_hd_dummy_bits(uint32_t flags)
 {
-    //dummy is always 4 cycles when dual or quad mode is enabled. Otherwise 8 cycles in normal mode.
-    if (flags & (SPI_TRANS_MODE_DIO | SPI_TRANS_MODE_QIO)) {
-        return 4;
+    spi_line_mode_t line_mode = {};
+
+    if (flags & SPI_TRANS_MODE_DIO) {
+        line_mode.data_lines = 2;
+    } else if (flags & SPI_TRANS_MODE_QIO) {
+        line_mode.data_lines = 4;
     } else {
-        return 8;
+        line_mode.data_lines = 1;
     }
+
+    return spi_ll_get_slave_hd_dummy_bits(line_mode);
 }
 
 esp_err_t essl_spi_rdbuf(spi_device_handle_t spi, uint8_t *out_data, int addr, int len, uint32_t flags)
 {
     spi_transaction_ext_t t = {
         .base = {
-            .cmd = get_hd_command(CMD_HD_RDBUF_REG, flags),
+            .cmd = get_hd_command(SPI_CMD_HD_RDBUF, flags),
             .addr = addr % 72,
             .rxlength = len * 8,
             .rx_buffer = out_data,
@@ -111,7 +114,7 @@ esp_err_t essl_spi_rdbuf_polling(spi_device_handle_t spi, uint8_t *out_data, int
 {
     spi_transaction_ext_t t = {
         .base = {
-            .cmd = get_hd_command(CMD_HD_RDBUF_REG, flags),
+            .cmd = get_hd_command(SPI_CMD_HD_RDBUF, flags),
             .addr = addr % 72,
             .rxlength = len * 8,
             .rx_buffer = out_data,
@@ -127,7 +130,7 @@ esp_err_t essl_spi_wrbuf(spi_device_handle_t spi, const uint8_t *data, int addr,
 {
     spi_transaction_ext_t t = {
         .base = {
-            .cmd = get_hd_command(CMD_HD_WRBUF_REG, flags),
+            .cmd = get_hd_command(SPI_CMD_HD_WRBUF, flags),
             .addr = addr % 72,
             .length = len * 8,
             .tx_buffer = data,
@@ -142,7 +145,7 @@ esp_err_t essl_spi_wrbuf_polling(spi_device_handle_t spi, const uint8_t *data, i
 {
     spi_transaction_ext_t t = {
         .base = {
-            .cmd = get_hd_command(CMD_HD_WRBUF_REG, flags),
+            .cmd = get_hd_command(SPI_CMD_HD_WRBUF, flags),
             .addr = addr % 72,
             .length = len * 8,
             .tx_buffer = data,
@@ -157,7 +160,7 @@ esp_err_t essl_spi_rddma_seg(spi_device_handle_t spi, uint8_t *out_data, int seg
 {
     spi_transaction_ext_t t = {
         .base = {
-            .cmd = get_hd_command(CMD_HD_RDDMA_REG, flags),
+            .cmd = get_hd_command(SPI_CMD_HD_RDDMA, flags),
             .rxlength = seg_len * 8,
             .rx_buffer = out_data,
             .flags = flags | SPI_TRANS_VARIABLE_DUMMY,
@@ -170,7 +173,7 @@ esp_err_t essl_spi_rddma_seg(spi_device_handle_t spi, uint8_t *out_data, int seg
 esp_err_t essl_spi_rddma_done(spi_device_handle_t spi, uint32_t flags)
 {
     spi_transaction_t end_t = {
-        .cmd = get_hd_command(CMD_HD_INT0_REG, flags),
+        .cmd = get_hd_command(SPI_CMD_HD_INT0, flags),
         .flags = flags,
     };
     return spi_device_transmit(spi, &end_t);
@@ -201,7 +204,7 @@ esp_err_t essl_spi_wrdma_seg(spi_device_handle_t spi, const uint8_t *data, int s
 {
     spi_transaction_ext_t t = {
         .base = {
-            .cmd = get_hd_command(CMD_HD_WRDMA_REG, flags),
+            .cmd = get_hd_command(SPI_CMD_HD_WRDMA, flags),
             .length = seg_len * 8,
             .tx_buffer = data,
             .flags = flags | SPI_TRANS_VARIABLE_DUMMY,
@@ -214,7 +217,7 @@ esp_err_t essl_spi_wrdma_seg(spi_device_handle_t spi, const uint8_t *data, int s
 esp_err_t essl_spi_wrdma_done(spi_device_handle_t spi, uint32_t flags)
 {
     spi_transaction_t end_t = {
-        .cmd = get_hd_command(CMD_HD_WR_END_REG, flags),
+        .cmd = get_hd_command(SPI_CMD_HD_WR_END, flags),
         .flags = flags,
     };
     return spi_device_transmit(spi, &end_t);
@@ -243,7 +246,7 @@ esp_err_t essl_spi_wrdma(spi_device_handle_t spi, const uint8_t *data, int len,
 esp_err_t essl_spi_int(spi_device_handle_t spi, int int_n, uint32_t flags)
 {
     spi_transaction_t end_t = {
-        .cmd = get_hd_command(CMD_HD_INT0_REG + int_n, flags),
+        .cmd = get_hd_command(SPI_CMD_HD_INT0 + int_n, flags),
         .flags = flags,
     };
     return spi_device_transmit(spi, &end_t);
diff --git a/components/esp_serial_slave_link/include/essl_spi/esp32c2_defs.h b/components/esp_serial_slave_link/include/essl_spi/esp32c2_defs.h
deleted file mode 100644
index 51abd189b2..0000000000
--- a/components/esp_serial_slave_link/include/essl_spi/esp32c2_defs.h
+++ /dev/null
@@ -1,30 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2010-2022 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-
-
-#pragma once
-
-// NOTE: From the view of master
-#define CMD_HD_WRBUF_REG    0x01
-#define CMD_HD_RDBUF_REG    0x02
-#define CMD_HD_WRDMA_REG    0x03
-#define CMD_HD_RDDMA_REG    0x04
-
-#define CMD_HD_ONEBIT_MODE  0x00
-#define CMD_HD_DOUT_MODE    0x10
-#define CMD_HD_QOUT_MODE    0x20
-#define CMD_HD_DIO_MODE     0x50
-#define CMD_HD_QIO_MODE     0xA0
-
-#define CMD_HD_SEG_END_REG  0x05
-#define CMD_HD_EN_QPI_REG   0x06
-#define CMD_HD_WR_END_REG   0x07
-#define CMD_HD_INT0_REG     0x08
-#define CMD_HD_INT1_REG     0x09
-#define CMD_HD_INT2_REG     0x0A
-#define CMD_HD_EX_QPI_REG   0xDD
-
-#define SPI_SLAVE_HD_BUFFER_SIZE 64
diff --git a/components/esp_serial_slave_link/include/essl_spi/esp32c3_defs.h b/components/esp_serial_slave_link/include/essl_spi/esp32c3_defs.h
deleted file mode 100644
index 3dfd4a14b7..0000000000
--- a/components/esp_serial_slave_link/include/essl_spi/esp32c3_defs.h
+++ /dev/null
@@ -1,38 +0,0 @@
-// Copyright 2010-2020 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
-
-
-#pragma once
-
-// NOTE: From the view of master
-#define CMD_HD_WRBUF_REG    0x01
-#define CMD_HD_RDBUF_REG    0x02
-#define CMD_HD_WRDMA_REG    0x03
-#define CMD_HD_RDDMA_REG    0x04
-
-#define CMD_HD_ONEBIT_MODE  0x00
-#define CMD_HD_DOUT_MODE    0x10
-#define CMD_HD_QOUT_MODE    0x20
-#define CMD_HD_DIO_MODE     0x50
-#define CMD_HD_QIO_MODE     0xA0
-
-#define CMD_HD_SEG_END_REG  0x05
-#define CMD_HD_EN_QPI_REG   0x06
-#define CMD_HD_WR_END_REG   0x07
-#define CMD_HD_INT0_REG     0x08
-#define CMD_HD_INT1_REG     0x09
-#define CMD_HD_INT2_REG     0x0A
-#define CMD_HD_EX_QPI_REG   0xDD
-
-#define SPI_SLAVE_HD_BUFFER_SIZE 64
diff --git a/components/esp_serial_slave_link/include/essl_spi/esp32h2_defs.h b/components/esp_serial_slave_link/include/essl_spi/esp32h2_defs.h
deleted file mode 100644
index 51abd189b2..0000000000
--- a/components/esp_serial_slave_link/include/essl_spi/esp32h2_defs.h
+++ /dev/null
@@ -1,30 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2010-2022 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-
-
-#pragma once
-
-// NOTE: From the view of master
-#define CMD_HD_WRBUF_REG    0x01
-#define CMD_HD_RDBUF_REG    0x02
-#define CMD_HD_WRDMA_REG    0x03
-#define CMD_HD_RDDMA_REG    0x04
-
-#define CMD_HD_ONEBIT_MODE  0x00
-#define CMD_HD_DOUT_MODE    0x10
-#define CMD_HD_QOUT_MODE    0x20
-#define CMD_HD_DIO_MODE     0x50
-#define CMD_HD_QIO_MODE     0xA0
-
-#define CMD_HD_SEG_END_REG  0x05
-#define CMD_HD_EN_QPI_REG   0x06
-#define CMD_HD_WR_END_REG   0x07
-#define CMD_HD_INT0_REG     0x08
-#define CMD_HD_INT1_REG     0x09
-#define CMD_HD_INT2_REG     0x0A
-#define CMD_HD_EX_QPI_REG   0xDD
-
-#define SPI_SLAVE_HD_BUFFER_SIZE 64
diff --git a/components/esp_serial_slave_link/include/essl_spi/esp32s2_defs.h b/components/esp_serial_slave_link/include/essl_spi/esp32s2_defs.h
deleted file mode 100644
index 49ba82ddf0..0000000000
--- a/components/esp_serial_slave_link/include/essl_spi/esp32s2_defs.h
+++ /dev/null
@@ -1,38 +0,0 @@
-// Copyright 2010-2020 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
-
-
-#pragma once
-
-// NOTE: From the view of master
-#define CMD_HD_WRBUF_REG    0x01
-#define CMD_HD_RDBUF_REG    0x02
-#define CMD_HD_WRDMA_REG    0x03
-#define CMD_HD_RDDMA_REG    0x04
-
-#define CMD_HD_ONEBIT_MODE  0x00
-#define CMD_HD_DOUT_MODE    0x10
-#define CMD_HD_QOUT_MODE    0x20
-#define CMD_HD_DIO_MODE     0x50
-#define CMD_HD_QIO_MODE     0xA0
-
-#define CMD_HD_SEG_END_REG  0x05
-#define CMD_HD_EN_QPI_REG   0x06
-#define CMD_HD_WR_END_REG   0x07
-#define CMD_HD_INT0_REG     0x08
-#define CMD_HD_INT1_REG     0x09
-#define CMD_HD_INT2_REG     0x0A
-#define CMD_HD_EX_QPI_REG   0xDD
-
-#define SPI_SLAVE_HD_BUFFER_SIZE 72
diff --git a/components/esp_serial_slave_link/include/essl_spi/esp32s3_defs.h b/components/esp_serial_slave_link/include/essl_spi/esp32s3_defs.h
deleted file mode 100644
index 3dfd4a14b7..0000000000
--- a/components/esp_serial_slave_link/include/essl_spi/esp32s3_defs.h
+++ /dev/null
@@ -1,38 +0,0 @@
-// Copyright 2010-2020 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
-
-
-#pragma once
-
-// NOTE: From the view of master
-#define CMD_HD_WRBUF_REG    0x01
-#define CMD_HD_RDBUF_REG    0x02
-#define CMD_HD_WRDMA_REG    0x03
-#define CMD_HD_RDDMA_REG    0x04
-
-#define CMD_HD_ONEBIT_MODE  0x00
-#define CMD_HD_DOUT_MODE    0x10
-#define CMD_HD_QOUT_MODE    0x20
-#define CMD_HD_DIO_MODE     0x50
-#define CMD_HD_QIO_MODE     0xA0
-
-#define CMD_HD_SEG_END_REG  0x05
-#define CMD_HD_EN_QPI_REG   0x06
-#define CMD_HD_WR_END_REG   0x07
-#define CMD_HD_INT0_REG     0x08
-#define CMD_HD_INT1_REG     0x09
-#define CMD_HD_INT2_REG     0x0A
-#define CMD_HD_EX_QPI_REG   0xDD
-
-#define SPI_SLAVE_HD_BUFFER_SIZE 64
diff --git a/components/hal/esp32/include/hal/spi_ll.h b/components/hal/esp32/include/hal/spi_ll.h
index 63efb384eb..cf09b6e94f 100644
--- a/components/hal/esp32/include/hal/spi_ll.h
+++ b/components/hal/esp32/include/hal/spi_ll.h
@@ -1081,6 +1081,29 @@ static inline void spi_dma_ll_enable_out_auto_wrback(spi_dma_dev_t *dma_out, uin
     //does not configure it in ESP32
 }
 
+/**
+ * Get the spi communication command
+ *
+ * @param cmd_t           Base command value
+ * @param line_mode       Line mode of SPI transaction phases: CMD, ADDR, DOUT/DIN.
+ */
+static inline uint16_t spi_ll_get_slave_hd_command(spi_command_t cmd_t, spi_line_mode_t line_mode)
+{
+    //This is not supported in esp32
+    return 0;
+}
+
+/**
+ * Get the dummy bits
+ *
+ * @param line_mode       Line mode of SPI transaction phases: CMD, ADDR, DOUT/DIN.
+ */
+static inline int spi_ll_get_slave_hd_dummy_bits(spi_line_mode_t line_mode)
+{
+    //This is not supported in esp32
+    return 0;
+}
+
 #undef SPI_LL_RST_MASK
 #undef SPI_LL_UNUSED_INT_MASK
 
diff --git a/components/hal/esp32c2/include/hal/spi_ll.h b/components/hal/esp32c2/include/hal/spi_ll.h
index 13f5b6ed8d..ca67e3960a 100644
--- a/components/hal/esp32c2/include/hal/spi_ll.h
+++ b/components/hal/esp32c2/include/hal/spi_ll.h
@@ -74,6 +74,21 @@ typedef enum {
 } spi_ll_trans_len_cond_t;
 FLAG_ATTR(spi_ll_trans_len_cond_t)
 
+// SPI base command in esp32c2
+typedef enum {
+     /* Slave HD Only */
+    SPI_LL_BASE_CMD_HD_WRBUF    = 0x01,
+    SPI_LL_BASE_CMD_HD_RDBUF    = 0x02,
+    SPI_LL_BASE_CMD_HD_WRDMA    = 0x03,
+    SPI_LL_BASE_CMD_HD_RDDMA    = 0x04,
+    SPI_LL_BASE_CMD_HD_SEG_END  = 0x05,
+    SPI_LL_BASE_CMD_HD_EN_QPI   = 0x06,
+    SPI_LL_BASE_CMD_HD_WR_END   = 0x07,
+    SPI_LL_BASE_CMD_HD_INT0     = 0x08,
+    SPI_LL_BASE_CMD_HD_INT1     = 0x09,
+    SPI_LL_BASE_CMD_HD_INT2     = 0x0A,
+} spi_ll_base_command_t;
+
 /*------------------------------------------------------------------------------
  * Control
  *----------------------------------------------------------------------------*/
@@ -1073,6 +1088,93 @@ static inline uint32_t spi_ll_slave_hd_get_last_addr(spi_dev_t *hw)
     return hw->slave1.last_addr;
 }
 
+/**
+ * Get the base spi command in esp32c2
+ *
+ * @param cmd_t           Command value
+ */
+static inline uint8_t spi_ll_get_slave_hd_base_command(spi_command_t cmd_t)
+{
+    uint8_t cmd_base = 0x00;
+    switch (cmd_t)
+    {
+    case SPI_CMD_HD_WRBUF:
+        cmd_base = SPI_LL_BASE_CMD_HD_WRBUF;
+        break;
+    case SPI_CMD_HD_RDBUF:
+        cmd_base = SPI_LL_BASE_CMD_HD_RDBUF;
+        break;
+    case SPI_CMD_HD_WRDMA:
+        cmd_base = SPI_LL_BASE_CMD_HD_WRDMA;
+        break;
+    case SPI_CMD_HD_RDDMA:
+        cmd_base = SPI_LL_BASE_CMD_HD_RDDMA;
+        break;
+    case SPI_CMD_HD_SEG_END:
+        cmd_base = SPI_LL_BASE_CMD_HD_SEG_END;
+        break;
+    case SPI_CMD_HD_EN_QPI:
+        cmd_base = SPI_LL_BASE_CMD_HD_EN_QPI;
+        break;
+    case SPI_CMD_HD_WR_END:
+        cmd_base = SPI_LL_BASE_CMD_HD_WR_END;
+        break;
+    case SPI_CMD_HD_INT0:
+        cmd_base = SPI_LL_BASE_CMD_HD_INT0;
+        break;
+    case SPI_CMD_HD_INT1:
+        cmd_base = SPI_LL_BASE_CMD_HD_INT1;
+        break;
+    case SPI_CMD_HD_INT2:
+        cmd_base = SPI_LL_BASE_CMD_HD_INT2;
+        break;
+    default:
+        HAL_ASSERT(cmd_base);
+    }
+    return cmd_base;
+}
+
+/**
+ * Get the spi communication command
+ *
+ * @param cmd_t           Base command value
+ * @param line_mode       Line mode of SPI transaction phases: CMD, ADDR, DOUT/DIN.
+ */
+static inline uint16_t spi_ll_get_slave_hd_command(spi_command_t cmd_t, spi_line_mode_t line_mode)
+{
+    uint8_t cmd_base = spi_ll_get_slave_hd_base_command(cmd_t);
+    uint8_t cmd_mod = 0x00; //CMD:1-bit, ADDR:1-bit, DATA:1-bit
+
+    if (line_mode.data_lines == 2) {
+        if (line_mode.addr_lines == 2) {
+            cmd_mod = 0x50; //CMD:1-bit, ADDR:2-bit, DATA:2-bit
+        } else {
+            cmd_mod = 0x10; //CMD:1-bit, ADDR:1-bit, DATA:2-bit
+        }
+    } else if (line_mode.data_lines == 4) {
+        if (line_mode.addr_lines == 4) {
+            cmd_mod = 0xA0; //CMD:1-bit, ADDR:4-bit, DATA:4-bit
+        } else {
+            cmd_mod = 0x20; //CMD:1-bit, ADDR:1-bit, DATA:4-bit
+        }
+    }
+    if (cmd_base == SPI_LL_BASE_CMD_HD_SEG_END || cmd_base == SPI_LL_BASE_CMD_HD_EN_QPI) {
+        cmd_mod = 0x00;
+    }
+
+    return cmd_base | cmd_mod;
+}
+
+/**
+ * Get the dummy bits
+ *
+ * @param line_mode       Line mode of SPI transaction phases: CMD, ADDR, DOUT/DIN.
+ */
+static inline int spi_ll_get_slave_hd_dummy_bits(spi_line_mode_t line_mode)
+{
+    return 8;
+}
+
 #undef SPI_LL_RST_MASK
 #undef SPI_LL_UNUSED_INT_MASK
 
diff --git a/components/hal/esp32c3/include/hal/spi_ll.h b/components/hal/esp32c3/include/hal/spi_ll.h
index 01070e918f..78b58de6c4 100644
--- a/components/hal/esp32c3/include/hal/spi_ll.h
+++ b/components/hal/esp32c3/include/hal/spi_ll.h
@@ -74,6 +74,21 @@ typedef enum {
 } spi_ll_trans_len_cond_t;
 FLAG_ATTR(spi_ll_trans_len_cond_t)
 
+// SPI base command in esp32c3
+typedef enum {
+     /* Slave HD Only */
+    SPI_LL_BASE_CMD_HD_WRBUF    = 0x01,
+    SPI_LL_BASE_CMD_HD_RDBUF    = 0x02,
+    SPI_LL_BASE_CMD_HD_WRDMA    = 0x03,
+    SPI_LL_BASE_CMD_HD_RDDMA    = 0x04,
+    SPI_LL_BASE_CMD_HD_SEG_END  = 0x05,
+    SPI_LL_BASE_CMD_HD_EN_QPI   = 0x06,
+    SPI_LL_BASE_CMD_HD_WR_END   = 0x07,
+    SPI_LL_BASE_CMD_HD_INT0     = 0x08,
+    SPI_LL_BASE_CMD_HD_INT1     = 0x09,
+    SPI_LL_BASE_CMD_HD_INT2     = 0x0A,
+} spi_ll_base_command_t;
+
 /*------------------------------------------------------------------------------
  * Control
  *----------------------------------------------------------------------------*/
@@ -1076,6 +1091,93 @@ static inline uint32_t spi_ll_slave_hd_get_last_addr(spi_dev_t *hw)
 #undef SPI_LL_RST_MASK
 #undef SPI_LL_UNUSED_INT_MASK
 
+/**
+ * Get the base spi command in esp32c3
+ *
+ * @param cmd_t           Command value
+ */
+static inline uint8_t spi_ll_get_slave_hd_base_command(spi_command_t cmd_t)
+{
+    uint8_t cmd_base = 0x00;
+    switch (cmd_t)
+    {
+    case SPI_CMD_HD_WRBUF:
+        cmd_base = SPI_LL_BASE_CMD_HD_WRBUF;
+        break;
+    case SPI_CMD_HD_RDBUF:
+        cmd_base = SPI_LL_BASE_CMD_HD_RDBUF;
+        break;
+    case SPI_CMD_HD_WRDMA:
+        cmd_base = SPI_LL_BASE_CMD_HD_WRDMA;
+        break;
+    case SPI_CMD_HD_RDDMA:
+        cmd_base = SPI_LL_BASE_CMD_HD_RDDMA;
+        break;
+    case SPI_CMD_HD_SEG_END:
+        cmd_base = SPI_LL_BASE_CMD_HD_SEG_END;
+        break;
+    case SPI_CMD_HD_EN_QPI:
+        cmd_base = SPI_LL_BASE_CMD_HD_EN_QPI;
+        break;
+    case SPI_CMD_HD_WR_END:
+        cmd_base = SPI_LL_BASE_CMD_HD_WR_END;
+        break;
+    case SPI_CMD_HD_INT0:
+        cmd_base = SPI_LL_BASE_CMD_HD_INT0;
+        break;
+    case SPI_CMD_HD_INT1:
+        cmd_base = SPI_LL_BASE_CMD_HD_INT1;
+        break;
+    case SPI_CMD_HD_INT2:
+        cmd_base = SPI_LL_BASE_CMD_HD_INT2;
+        break;
+    default:
+        HAL_ASSERT(cmd_base);
+    }
+    return cmd_base;
+}
+
+/**
+ * Get the spi communication command
+ *
+ * @param cmd_t           Base command value
+ * @param line_mode       Line mode of SPI transaction phases: CMD, ADDR, DOUT/DIN.
+ */
+static inline uint16_t spi_ll_get_slave_hd_command(spi_command_t cmd_t, spi_line_mode_t line_mode)
+{
+    uint8_t cmd_base = spi_ll_get_slave_hd_base_command(cmd_t);
+    uint8_t cmd_mod = 0x00; //CMD:1-bit, ADDR:1-bit, DATA:1-bit
+
+    if (line_mode.data_lines == 2) {
+        if (line_mode.addr_lines == 2) {
+            cmd_mod = 0x50; //CMD:1-bit, ADDR:2-bit, DATA:2-bit
+        } else {
+            cmd_mod = 0x10; //CMD:1-bit, ADDR:1-bit, DATA:2-bit
+        }
+    } else if (line_mode.data_lines == 4) {
+        if (line_mode.addr_lines == 4) {
+            cmd_mod = 0xA0; //CMD:1-bit, ADDR:4-bit, DATA:4-bit
+        } else {
+            cmd_mod = 0x20; //CMD:1-bit, ADDR:1-bit, DATA:4-bit
+        }
+    }
+    if (cmd_base == SPI_LL_BASE_CMD_HD_SEG_END || cmd_base == SPI_LL_BASE_CMD_HD_EN_QPI) {
+        cmd_mod = 0x00;
+    }
+
+    return cmd_base | cmd_mod;
+}
+
+/**
+ * Get the dummy bits
+ *
+ * @param line_mode       Line mode of SPI transaction phases: CMD, ADDR, DOUT/DIN.
+ */
+static inline int spi_ll_get_slave_hd_dummy_bits(spi_line_mode_t line_mode)
+{
+    return 8;
+}
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/hal/esp32h2/include/hal/spi_ll.h b/components/hal/esp32h2/include/hal/spi_ll.h
index 8c7cc0bec2..d63b3a9e5c 100644
--- a/components/hal/esp32h2/include/hal/spi_ll.h
+++ b/components/hal/esp32h2/include/hal/spi_ll.h
@@ -74,6 +74,21 @@ typedef enum {
 } spi_ll_trans_len_cond_t;
 FLAG_ATTR(spi_ll_trans_len_cond_t)
 
+// SPI base command in esp32h2
+typedef enum {
+     /* Slave HD Only */
+    SPI_LL_BASE_CMD_HD_WRBUF    = 0x01,
+    SPI_LL_BASE_CMD_HD_RDBUF    = 0x02,
+    SPI_LL_BASE_CMD_HD_WRDMA    = 0x03,
+    SPI_LL_BASE_CMD_HD_RDDMA    = 0x04,
+    SPI_LL_BASE_CMD_HD_SEG_END  = 0x05,
+    SPI_LL_BASE_CMD_HD_EN_QPI   = 0x06,
+    SPI_LL_BASE_CMD_HD_WR_END   = 0x07,
+    SPI_LL_BASE_CMD_HD_INT0     = 0x08,
+    SPI_LL_BASE_CMD_HD_INT1     = 0x09,
+    SPI_LL_BASE_CMD_HD_INT2     = 0x0A,
+} spi_ll_base_command_t;
+
 /*------------------------------------------------------------------------------
  * Control
  *----------------------------------------------------------------------------*/
@@ -1074,6 +1089,93 @@ static inline uint32_t spi_ll_slave_hd_get_last_addr(spi_dev_t *hw)
 #undef SPI_LL_RST_MASK
 #undef SPI_LL_UNUSED_INT_MASK
 
+/**
+ * Get the base spi command in esp32h2
+ *
+ * @param cmd_t           Command value
+ */
+static inline uint8_t spi_ll_get_slave_hd_base_command(spi_command_t cmd_t)
+{
+    uint8_t cmd_base = 0x00;
+    switch (cmd_t)
+    {
+    case SPI_CMD_HD_WRBUF:
+        cmd_base = SPI_LL_BASE_CMD_HD_WRBUF;
+        break;
+    case SPI_CMD_HD_RDBUF:
+        cmd_base = SPI_LL_BASE_CMD_HD_RDBUF;
+        break;
+    case SPI_CMD_HD_WRDMA:
+        cmd_base = SPI_LL_BASE_CMD_HD_WRDMA;
+        break;
+    case SPI_CMD_HD_RDDMA:
+        cmd_base = SPI_LL_BASE_CMD_HD_RDDMA;
+        break;
+    case SPI_CMD_HD_SEG_END:
+        cmd_base = SPI_LL_BASE_CMD_HD_SEG_END;
+        break;
+    case SPI_CMD_HD_EN_QPI:
+        cmd_base = SPI_LL_BASE_CMD_HD_EN_QPI;
+        break;
+    case SPI_CMD_HD_WR_END:
+        cmd_base = SPI_LL_BASE_CMD_HD_WR_END;
+        break;
+    case SPI_CMD_HD_INT0:
+        cmd_base = SPI_LL_BASE_CMD_HD_INT0;
+        break;
+    case SPI_CMD_HD_INT1:
+        cmd_base = SPI_LL_BASE_CMD_HD_INT1;
+        break;
+    case SPI_CMD_HD_INT2:
+        cmd_base = SPI_LL_BASE_CMD_HD_INT2;
+        break;
+    default:
+        HAL_ASSERT(cmd_base);
+    }
+    return cmd_base;
+}
+
+/**
+ * Get the spi communication command
+ *
+ * @param cmd_t           Base command value
+ * @param line_mode       Line mode of SPI transaction phases: CMD, ADDR, DOUT/DIN.
+ */
+static inline uint16_t spi_ll_get_slave_hd_command(spi_command_t cmd_t, spi_line_mode_t line_mode)
+{
+    uint8_t cmd_base = spi_ll_get_slave_hd_base_command(cmd_t);
+    uint8_t cmd_mod = 0x00; //CMD:1-bit, ADDR:1-bit, DATA:1-bit
+
+    if (line_mode.data_lines == 2) {
+        if (line_mode.addr_lines == 2) {
+            cmd_mod = 0x50; //CMD:1-bit, ADDR:2-bit, DATA:2-bit
+        } else {
+            cmd_mod = 0x10; //CMD:1-bit, ADDR:1-bit, DATA:2-bit
+        }
+    } else if (line_mode.data_lines == 4) {
+        if (line_mode.addr_lines == 4) {
+            cmd_mod = 0xA0; //CMD:1-bit, ADDR:4-bit, DATA:4-bit
+        } else {
+            cmd_mod = 0x20; //CMD:1-bit, ADDR:1-bit, DATA:4-bit
+        }
+    }
+    if (cmd_base == SPI_LL_BASE_CMD_HD_SEG_END || cmd_base == SPI_LL_BASE_CMD_HD_EN_QPI) {
+        cmd_mod = 0x00;
+    }
+
+    return cmd_base | cmd_mod;
+}
+
+/**
+ * Get the dummy bits
+ *
+ * @param line_mode       Line mode of SPI transaction phases: CMD, ADDR, DOUT/DIN.
+ */
+static inline int spi_ll_get_slave_hd_dummy_bits(spi_line_mode_t line_mode)
+{
+    return 4;
+}
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/hal/esp32s2/include/hal/spi_ll.h b/components/hal/esp32s2/include/hal/spi_ll.h
index 9b0fa420ec..65084c8d23 100644
--- a/components/hal/esp32s2/include/hal/spi_ll.h
+++ b/components/hal/esp32s2/include/hal/spi_ll.h
@@ -84,6 +84,21 @@ typedef enum {
 } spi_ll_trans_len_cond_t;
 FLAG_ATTR(spi_ll_trans_len_cond_t)
 
+// SPI base command in esp32s2
+typedef enum {
+     /* Slave HD Only */
+    SPI_LL_BASE_CMD_HD_WRBUF    = 0x01,
+    SPI_LL_BASE_CMD_HD_RDBUF    = 0x02,
+    SPI_LL_BASE_CMD_HD_WRDMA    = 0x03,
+    SPI_LL_BASE_CMD_HD_RDDMA    = 0x04,
+    SPI_LL_BASE_CMD_HD_SEG_END  = 0x05,
+    SPI_LL_BASE_CMD_HD_EN_QPI   = 0x06,
+    SPI_LL_BASE_CMD_HD_WR_END   = 0x07,
+    SPI_LL_BASE_CMD_HD_INT0     = 0x08,
+    SPI_LL_BASE_CMD_HD_INT1     = 0x09,
+    SPI_LL_BASE_CMD_HD_INT2     = 0x0A,
+} spi_ll_base_command_t;
+
 /*------------------------------------------------------------------------------
  * Control
  *----------------------------------------------------------------------------*/
@@ -1278,6 +1293,104 @@ static inline bool spi_ll_tx_get_empty_err(spi_dev_t *hw)
 #undef SPI_LL_RST_MASK
 #undef SPI_LL_UNUSED_INT_MASK
 
+/**
+ * Get the base spi command in esp32s2
+ *
+ * @param cmd_t           Command value
+ */
+static inline uint8_t spi_ll_get_slave_hd_base_command(spi_command_t cmd_t)
+{
+    uint8_t cmd_base = 0x00;
+    switch (cmd_t)
+    {
+    case SPI_CMD_HD_WRBUF:
+        cmd_base = SPI_LL_BASE_CMD_HD_WRBUF;
+        break;
+    case SPI_CMD_HD_RDBUF:
+        cmd_base = SPI_LL_BASE_CMD_HD_RDBUF;
+        break;
+    case SPI_CMD_HD_WRDMA:
+        cmd_base = SPI_LL_BASE_CMD_HD_WRDMA;
+        break;
+    case SPI_CMD_HD_RDDMA:
+        cmd_base = SPI_LL_BASE_CMD_HD_RDDMA;
+        break;
+    case SPI_CMD_HD_SEG_END:
+        cmd_base = SPI_LL_BASE_CMD_HD_SEG_END;
+        break;
+    case SPI_CMD_HD_EN_QPI:
+        cmd_base = SPI_LL_BASE_CMD_HD_EN_QPI;
+        break;
+    case SPI_CMD_HD_WR_END:
+        cmd_base = SPI_LL_BASE_CMD_HD_WR_END;
+        break;
+    case SPI_CMD_HD_INT0:
+        cmd_base = SPI_LL_BASE_CMD_HD_INT0;
+        break;
+    case SPI_CMD_HD_INT1:
+        cmd_base = SPI_LL_BASE_CMD_HD_INT1;
+        break;
+    case SPI_CMD_HD_INT2:
+        cmd_base = SPI_LL_BASE_CMD_HD_INT2;
+        break;
+    default:
+        HAL_ASSERT(cmd_base);
+    }
+    return cmd_base;
+}
+
+/**
+ * Get the spi communication command
+ *
+ * @param cmd_t           Base command value
+ * @param line_mode       Line mode of SPI transaction phases: CMD, ADDR, DOUT/DIN.
+ */
+static inline uint16_t spi_ll_get_slave_hd_command(spi_command_t cmd_t, spi_line_mode_t line_mode)
+{
+    uint8_t cmd_base = spi_ll_get_slave_hd_base_command(cmd_t);
+    uint8_t cmd_mod = 0x00; //CMD:1-bit, ADDR:1-bit, DATA:1-bit
+
+    if (line_mode.data_lines == 2) {
+        if (line_mode.addr_lines == 2) {
+            cmd_mod = 0x50; //CMD:1-bit, ADDR:2-bit, DATA:2-bit
+        } else {
+            cmd_mod = 0x10; //CMD:1-bit, ADDR:1-bit, DATA:2-bit
+        }
+    } else if (line_mode.data_lines == 4) {
+        if (line_mode.addr_lines == 4) {
+            cmd_mod = 0xA0; //CMD:1-bit, ADDR:4-bit, DATA:4-bit
+        } else {
+            cmd_mod = 0x20; //CMD:1-bit, ADDR:1-bit, DATA:4-bit
+        }
+    }
+    if (cmd_base == SPI_LL_BASE_CMD_HD_SEG_END || cmd_base == SPI_LL_BASE_CMD_HD_EN_QPI) {
+        cmd_mod = 0x00;
+    }
+
+    return cmd_base | cmd_mod;
+}
+
+/**
+ * Get the dummy bits
+ *
+ * @param line_mode       Line mode of SPI transaction phases: CMD, ADDR, DOUT/DIN.
+ */
+static inline int spi_ll_get_slave_hd_dummy_bits(spi_line_mode_t line_mode)
+{
+    uint8_t dummy_bits = 0;
+
+    if (line_mode.data_lines == 2) {
+        dummy_bits = 4;
+    } else if (line_mode.data_lines == 4) {
+        dummy_bits = 4;
+    } else {
+        dummy_bits = 8;
+    }
+
+    HAL_ASSERT(dummy_bits);
+    return dummy_bits;
+}
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/hal/esp32s3/include/hal/spi_ll.h b/components/hal/esp32s3/include/hal/spi_ll.h
index 6058afe1e5..e210a76f8e 100644
--- a/components/hal/esp32s3/include/hal/spi_ll.h
+++ b/components/hal/esp32s3/include/hal/spi_ll.h
@@ -76,6 +76,21 @@ typedef enum {
 } spi_ll_trans_len_cond_t;
 FLAG_ATTR(spi_ll_trans_len_cond_t)
 
+// SPI base command in esp32s3
+typedef enum {
+     /* Slave HD Only */
+    SPI_LL_BASE_CMD_HD_WRBUF    = 0x01,
+    SPI_LL_BASE_CMD_HD_RDBUF    = 0x02,
+    SPI_LL_BASE_CMD_HD_WRDMA    = 0x03,
+    SPI_LL_BASE_CMD_HD_RDDMA    = 0x04,
+    SPI_LL_BASE_CMD_HD_SEG_END  = 0x05,
+    SPI_LL_BASE_CMD_HD_EN_QPI   = 0x06,
+    SPI_LL_BASE_CMD_HD_WR_END   = 0x07,
+    SPI_LL_BASE_CMD_HD_INT0     = 0x08,
+    SPI_LL_BASE_CMD_HD_INT1     = 0x09,
+    SPI_LL_BASE_CMD_HD_INT2     = 0x0A,
+} spi_ll_base_command_t;
+
 /*------------------------------------------------------------------------------
  * Control
  *----------------------------------------------------------------------------*/
@@ -1091,6 +1106,93 @@ static inline uint32_t spi_ll_slave_hd_get_last_addr(spi_dev_t *hw)
 #undef SPI_LL_RST_MASK
 #undef SPI_LL_UNUSED_INT_MASK
 
+/**
+ * Get the base spi command in esp32s3
+ *
+ * @param cmd_t           Command value
+ */
+static inline uint8_t spi_ll_get_slave_hd_base_command(spi_command_t cmd_t)
+{
+    uint8_t cmd_base = 0x00;
+    switch (cmd_t)
+    {
+    case SPI_CMD_HD_WRBUF:
+        cmd_base = SPI_LL_BASE_CMD_HD_WRBUF;
+        break;
+    case SPI_CMD_HD_RDBUF:
+        cmd_base = SPI_LL_BASE_CMD_HD_RDBUF;
+        break;
+    case SPI_CMD_HD_WRDMA:
+        cmd_base = SPI_LL_BASE_CMD_HD_WRDMA;
+        break;
+    case SPI_CMD_HD_RDDMA:
+        cmd_base = SPI_LL_BASE_CMD_HD_RDDMA;
+        break;
+    case SPI_CMD_HD_SEG_END:
+        cmd_base = SPI_LL_BASE_CMD_HD_SEG_END;
+        break;
+    case SPI_CMD_HD_EN_QPI:
+        cmd_base = SPI_LL_BASE_CMD_HD_EN_QPI;
+        break;
+    case SPI_CMD_HD_WR_END:
+        cmd_base = SPI_LL_BASE_CMD_HD_WR_END;
+        break;
+    case SPI_CMD_HD_INT0:
+        cmd_base = SPI_LL_BASE_CMD_HD_INT0;
+        break;
+    case SPI_CMD_HD_INT1:
+        cmd_base = SPI_LL_BASE_CMD_HD_INT1;
+        break;
+    case SPI_CMD_HD_INT2:
+        cmd_base = SPI_LL_BASE_CMD_HD_INT2;
+        break;
+    default:
+        HAL_ASSERT(cmd_base);
+    }
+    return cmd_base;
+}
+
+/**
+ * Get the spi communication command
+ *
+ * @param cmd_t           Base command value
+ * @param line_mode       Line mode of SPI transaction phases: CMD, ADDR, DOUT/DIN.
+ */
+static inline uint16_t spi_ll_get_slave_hd_command(spi_command_t cmd_t, spi_line_mode_t line_mode)
+{
+    uint8_t cmd_base = spi_ll_get_slave_hd_base_command(cmd_t);
+    uint8_t cmd_mod = 0x00; //CMD:1-bit, ADDR:1-bit, DATA:1-bit
+
+    if (line_mode.data_lines == 2) {
+        if (line_mode.addr_lines == 2) {
+            cmd_mod = 0x50; //CMD:1-bit, ADDR:2-bit, DATA:2-bit
+        } else {
+            cmd_mod = 0x10; //CMD:1-bit, ADDR:1-bit, DATA:2-bit
+        }
+    } else if (line_mode.data_lines == 4) {
+        if (line_mode.addr_lines == 4) {
+            cmd_mod = 0xA0; //CMD:1-bit, ADDR:4-bit, DATA:4-bit
+        } else {
+            cmd_mod = 0x20; //CMD:1-bit, ADDR:1-bit, DATA:4-bit
+        }
+    }
+    if (cmd_base == SPI_LL_BASE_CMD_HD_SEG_END || cmd_base == SPI_LL_BASE_CMD_HD_EN_QPI) {
+        cmd_mod = 0x00;
+    }
+
+    return cmd_base | cmd_mod;
+}
+
+/**
+ * Get the dummy bits
+ *
+ * @param line_mode       Line mode of SPI transaction phases: CMD, ADDR, DOUT/DIN.
+ */
+static inline int spi_ll_get_slave_hd_dummy_bits(spi_line_mode_t line_mode)
+{
+    return 8;
+}
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/hal/include/hal/spi_types.h b/components/hal/include/hal/spi_types.h
index 37e9e53787..3420468872 100644
--- a/components/hal/include/hal/spi_types.h
+++ b/components/hal/include/hal/spi_types.h
@@ -53,6 +53,22 @@ typedef struct {
     uint8_t data_lines;   ///< The line width of data phase, e.g. 4-line-data-phase.
 } spi_line_mode_t;
 
+/**
+ * @brief SPI command.
+ */
+typedef enum {
+     /* Slave HD Only */
+    SPI_CMD_HD_WRBUF    = BIT(0),
+    SPI_CMD_HD_RDBUF    = BIT(1),
+    SPI_CMD_HD_WRDMA    = BIT(2),
+    SPI_CMD_HD_RDDMA    = BIT(3),
+    SPI_CMD_HD_SEG_END  = BIT(4),
+    SPI_CMD_HD_EN_QPI   = BIT(5),
+    SPI_CMD_HD_WR_END   = BIT(6),
+    SPI_CMD_HD_INT0     = BIT(7),
+    SPI_CMD_HD_INT1     = BIT(8),
+    SPI_CMD_HD_INT2     = BIT(9),
+} spi_command_t;
 
 /** @cond */    //Doxy command to hide preprocessor definitions from docs */
 

From ec649b0a3043222485aed5e134fd3887d83f2c0c Mon Sep 17 00:00:00 2001
From: gaoxu <gaoxu@espressif.com>
Date: Tue, 23 Aug 2022 10:47:21 +0800
Subject: [PATCH 187/665] SPI: a test to verify the SPI halfduplex communicate
 on quad mod

---
 .../test/include/test/test_common_spi.h       |   7 +
 components/driver/test/test_common_spi.c      |   4 +-
 components/driver/test/test_spi_slave_hd.c    | 164 ++++++++++++++++--
 3 files changed, 157 insertions(+), 18 deletions(-)

diff --git a/components/driver/test/include/test/test_common_spi.h b/components/driver/test/include/test/test_common_spi.h
index 39d5bbdbbf..4c9d1ea1c2 100644
--- a/components/driver/test/include/test/test_common_spi.h
+++ b/components/driver/test/include/test/test_common_spi.h
@@ -298,6 +298,13 @@ void same_pin_func_sel(spi_bus_config_t bus, spi_device_interface_config_t dev,
 
 /**
  * This function is used to get tx_buffer used in dual-board test
+ * `master_send_buf` and `slave_send_buf` will be fulfilled with same random numbers with the seed of `seed`.
+ *
+ * @param seed            Random number seed
+ * @param master_send_buf Master TX buffer
+ * @param slave_send_buf  Slave TX buffer
+ * @param send_buf_size   Buffer size
  */
 void get_tx_buffer(uint32_t seed, uint8_t *master_send_buf, uint8_t *slave_send_buf, int send_buf_size);
+
 #endif  //_TEST_COMMON_SPI_H_
diff --git a/components/driver/test/test_common_spi.c b/components/driver/test/test_common_spi.c
index 9137253f10..0a3b7b940f 100644
--- a/components/driver/test/test_common_spi.c
+++ b/components/driver/test/test_common_spi.c
@@ -245,7 +245,7 @@ void get_tx_buffer(uint32_t seed, uint8_t *master_send_buf, uint8_t *slave_send_
 {
     srand(seed);
     for (int i = 0; i < send_buf_size; i++) {
-        slave_send_buf[i] = rand();
-        master_send_buf[i] = rand();
+        slave_send_buf[i] = rand() % 256;
+        master_send_buf[i] = rand() % 256;
     }
 }
diff --git a/components/driver/test/test_spi_slave_hd.c b/components/driver/test/test_spi_slave_hd.c
index 393811ebd0..9093644945 100644
--- a/components/driver/test/test_spi_slave_hd.c
+++ b/components/driver/test/test_spi_slave_hd.c
@@ -16,16 +16,14 @@
 #include "soc/spi_periph.h"
 #include "driver/spi_master.h"
 #include "esp_serial_slave_link/essl_spi.h"
-
-
-#if (TEST_SPI_PERIPH_NUM >= 2)
-//These will be only enabled on chips with 2 or more SPI peripherals
+#include "test/test_common_spi.h"
 
 #if SOC_SPI_SUPPORT_SLAVE_HD_VER2
 #include "driver/spi_slave_hd.h"
+
+#if (TEST_SPI_PERIPH_NUM >= 2) //These will be only enabled on chips with 2 or more SPI peripherals
+
 #include "esp_rom_gpio.h"
-#include "unity.h"
-#include "test/test_common_spi.h"
 
 #define TEST_DMA_MAX_SIZE    4092
 #define TEST_BUFFER_SIZE 256     ///< buffer size of each wrdma buffer in fifo mode
@@ -57,7 +55,6 @@ typedef struct {
     spi_slave_hd_data_t rx_data;
 } testhd_context_t;
 
-
 static uint32_t get_hd_flags(void)
 {
 #if !defined(SLAVE_SUPPORT_QIO)
@@ -595,13 +592,9 @@ TEST_CASE("test spi slave hd segment mode, master too long", "[spi][spi_slv_hd]"
     master_free_device_bus(spi);
 }
 
-#endif //SOC_SPI_SUPPORT_SLAVE_HD_VER2
 #endif //#if (TEST_SPI_PERIPH_NUM >= 2)
 
-
 #if (TEST_SPI_PERIPH_NUM == 1)
-#if SOC_SPI_SUPPORT_SLAVE_HD_VER2
-#if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)
 //These tests are for chips which only have 1 SPI controller
 /********************************************************************************
  *      Test By Master & Slave (2 boards)
@@ -616,9 +609,6 @@ TEST_CASE("test spi slave hd segment mode, master too long", "[spi][spi_slv_hd]"
  *      GND | GND        | GND        |
  *
  ********************************************************************************/
-#include "driver/spi_slave_hd.h"
-#include "unity.h"
-#include "test/test_common_spi.h"
 
 static void hd_master(void)
 {
@@ -749,6 +739,148 @@ static void hd_slave(void)
 }
 
 TEST_CASE_MULTIPLE_DEVICES("SPI Slave HD: segment mode, master sends too long", "[spi_ms][test_env=Example_SPI_Multi_device]", hd_master, hd_slave);
-#endif //!TEMPORARY_DISABLED_FOR_TARGETS(...)
-#endif  //#if SOC_SPI_SUPPORT_SLAVE_HD_VER2
 #endif  //#if (TEST_SPI_PERIPH_NUM == 1)
+
+/**
+ *  TODO IDF-5483
+ **/
+#if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32S2)
+
+#define BUF_SIZE 256
+
+static void hd_master_quad(void){
+    spi_bus_config_t bus_cfg = {
+        .miso_io_num = PIN_NUM_MISO,
+        .mosi_io_num = PIN_NUM_MOSI,
+        .sclk_io_num = PIN_NUM_CLK,
+        .quadwp_io_num = PIN_NUM_WP,
+        .quadhd_io_num = PIN_NUM_HD
+    };
+
+    TEST_ESP_OK(spi_bus_initialize(TEST_SPI_HOST, &bus_cfg, SPI_DMA_CH_AUTO));
+
+    spi_device_handle_t spi;
+    spi_device_interface_config_t dev_cfg = SPI_DEVICE_TEST_DEFAULT_CONFIG();
+    dev_cfg.flags = SPI_DEVICE_HALFDUPLEX;
+    dev_cfg.command_bits = 8;
+    dev_cfg.address_bits = 8;
+    dev_cfg.dummy_bits = 8;
+    dev_cfg.clock_speed_hz = 100 * 1000;
+
+    TEST_ESP_OK(spi_bus_add_device(TEST_SPI_HOST, &dev_cfg, &spi));
+
+    WORD_ALIGNED_ATTR uint8_t *master_send_buf = heap_caps_malloc(BUF_SIZE, MALLOC_CAP_DMA);
+    WORD_ALIGNED_ATTR uint8_t *master_recv_buf = heap_caps_calloc(BUF_SIZE, 1, MALLOC_CAP_DMA);
+    //This buffer is used for 2-board test and should be assigned totally the same as the ``hd_slave`` does.
+    WORD_ALIGNED_ATTR uint8_t *slave_send_buf = heap_caps_malloc(BUF_SIZE, MALLOC_CAP_DMA);
+    get_tx_buffer(199, master_send_buf, slave_send_buf, BUF_SIZE);
+
+    unity_wait_for_signal("slave ready");
+    essl_spi_wrdma(spi, master_send_buf, BUF_SIZE / 2, -1, SPI_TRANS_MODE_QIO);
+
+    unity_wait_for_signal("slave ready");
+    essl_spi_wrdma(spi, master_send_buf + BUF_SIZE / 2, BUF_SIZE / 2, -1, SPI_TRANS_MODE_QIO);
+
+    unity_wait_for_signal("slave ready");
+    essl_spi_rddma(spi, master_recv_buf, BUF_SIZE / 2, -1, SPI_TRANS_MODE_QIO);
+
+    unity_wait_for_signal("slave ready");
+    essl_spi_rddma(spi, master_recv_buf+ BUF_SIZE / 2, BUF_SIZE / 2, -1, SPI_TRANS_MODE_QIO);
+
+    ESP_LOG_BUFFER_HEX("slave send", slave_send_buf, BUF_SIZE);
+    ESP_LOG_BUFFER_HEX("master recv", master_recv_buf, BUF_SIZE);
+
+    TEST_ASSERT_EQUAL_HEX8_ARRAY(slave_send_buf, master_recv_buf, BUF_SIZE);
+
+    free(master_recv_buf);
+    free(master_send_buf);
+    free(slave_send_buf);
+
+    master_free_device_bus(spi);
+}
+
+static void hd_slave_quad(void){
+
+    spi_bus_config_t bus_cfg = {
+        .miso_io_num = PIN_NUM_MISO,
+        .mosi_io_num = PIN_NUM_MOSI,
+        .sclk_io_num = PIN_NUM_CLK,
+        .quadwp_io_num = PIN_NUM_WP,
+        .quadhd_io_num = PIN_NUM_HD,
+        .max_transfer_sz = 14000 * 30
+    };
+
+    spi_slave_hd_slot_config_t slave_hd_cfg = {
+        .spics_io_num = PIN_NUM_CS,
+        .dma_chan = SPI_DMA_CH_AUTO,
+        .flags = 0,
+        .mode = 0,
+        .command_bits = 8,
+        .address_bits = 8,
+        .dummy_bits = 8,
+        .queue_size = 10,
+    };
+    TEST_ESP_OK(spi_slave_hd_init(TEST_SLAVE_HOST, &bus_cfg, &slave_hd_cfg));
+
+    WORD_ALIGNED_ATTR uint8_t *slave_send_buf = heap_caps_malloc(BUF_SIZE, MALLOC_CAP_DMA);
+    WORD_ALIGNED_ATTR uint8_t *slave_recv_buf = heap_caps_calloc(BUF_SIZE, 1, MALLOC_CAP_DMA);
+    //This buffer is used for 2-board test and should be assigned totally the same as the ``hd_master`` does.
+    WORD_ALIGNED_ATTR uint8_t *master_send_buf = heap_caps_malloc(BUF_SIZE, MALLOC_CAP_DMA);
+    get_tx_buffer(199, master_send_buf, slave_send_buf, BUF_SIZE);
+
+    int trans_len = BUF_SIZE / 2;
+    spi_slave_hd_data_t slave_trans[4] = {
+        //recv, the buffer size should be aligned to 4
+        {
+            .data = slave_recv_buf,
+            .len = (trans_len + 3) & (~3),
+        },
+        {
+            .data = slave_recv_buf+BUF_SIZE/2,
+            .len = (trans_len + 3) & (~3),
+        },
+        //send
+        {
+            .data = slave_send_buf,
+            .len = (trans_len + 3) & (~3),
+        },
+          {
+            .data = slave_send_buf+BUF_SIZE/2,
+            .len = (trans_len + 3) & (~3),
+        },
+    };
+
+    for (int i = 0; i < 2; i ++) {
+        TEST_ESP_OK(spi_slave_hd_queue_trans(TEST_SLAVE_HOST, SPI_SLAVE_CHAN_RX, &slave_trans[i], portMAX_DELAY));
+        unity_send_signal("slave ready");
+    }
+    for (int i = 2; i < 4; i ++) {
+        TEST_ESP_OK(spi_slave_hd_queue_trans(TEST_SLAVE_HOST, SPI_SLAVE_CHAN_TX, &slave_trans[i], portMAX_DELAY));
+        unity_send_signal("slave ready");
+    }
+    for (int i = 0; i < 2; i ++) {
+        spi_slave_hd_data_t *ret_trans;
+        TEST_ESP_OK(spi_slave_hd_get_trans_res(TEST_SLAVE_HOST, SPI_SLAVE_CHAN_RX, &ret_trans, portMAX_DELAY));
+    }
+    for (int i = 2; i < 4; i ++) {
+        spi_slave_hd_data_t *ret_trans;
+        TEST_ESP_OK(spi_slave_hd_get_trans_res(TEST_SLAVE_HOST, SPI_SLAVE_CHAN_TX, &ret_trans, portMAX_DELAY));
+    }
+
+    ESP_LOG_BUFFER_HEX("master send", master_send_buf, BUF_SIZE);
+    ESP_LOG_BUFFER_HEX("slave recv", slave_recv_buf, BUF_SIZE);
+
+    TEST_ASSERT_EQUAL_HEX8_ARRAY(master_send_buf, slave_recv_buf, BUF_SIZE);
+
+    free(slave_recv_buf);
+    free(slave_send_buf);
+    free(master_send_buf);
+
+    spi_slave_hd_deinit(TEST_SLAVE_HOST);
+}
+
+TEST_CASE_MULTIPLE_DEVICES("SPI quad hd test ", "[spi_ms][test_env=Example_SPI_Quad_Multi_device]", hd_master_quad, hd_slave_quad);
+
+#endif  // #if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32S2)
+
+#endif //SOC_SPI_SUPPORT_SLAVE_HD_VER2

From 5d087feb6ec9e19f7e881abee72331dcabed13ab Mon Sep 17 00:00:00 2001
From: Rahul Tank <rahul.tank@espressif.com>
Date: Tue, 16 Aug 2022 11:25:41 +0530
Subject: [PATCH 188/665] Nimble: Add extra space for buffer allocation for ESP
 IP

---
 components/bt/host/nimble/nimble | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/bt/host/nimble/nimble b/components/bt/host/nimble/nimble
index c1cb851c85..27fa552299 160000
--- a/components/bt/host/nimble/nimble
+++ b/components/bt/host/nimble/nimble
@@ -1 +1 @@
-Subproject commit c1cb851c8562d0f1a4d105614c336341e2a535b2
+Subproject commit 27fa55229924e980af123526005ad8c424c6bd70

From f16d8a3e54719a571691233b9cb4f7e43cd21d1c Mon Sep 17 00:00:00 2001
From: 0xFEEDC0DE64 <daniel@brunner.ninja>
Date: Fri, 18 Feb 2022 11:40:34 +0100
Subject: [PATCH 189/665] Reduced error log when calling
 esp_efuse_mac_get_custom()

---
 components/esp_hw_support/mac_addr.c | 7 ++++++-
 1 file changed, 6 insertions(+), 1 deletion(-)

diff --git a/components/esp_hw_support/mac_addr.c b/components/esp_hw_support/mac_addr.c
index 803e1bdfaf..0278df30cb 100644
--- a/components/esp_hw_support/mac_addr.c
+++ b/components/esp_hw_support/mac_addr.c
@@ -87,7 +87,12 @@ esp_err_t esp_efuse_mac_get_custom(uint8_t *mac)
     uint8_t version;
     esp_efuse_read_field_blob(ESP_EFUSE_MAC_CUSTOM_VER, &version, 8);
     if (version != 1) {
-        ESP_LOGE(TAG, "Base MAC address from BLK3 of EFUSE version error, version = %d", version);
+        // version 0 means has not been setup
+        if (version == 0) {
+            ESP_LOGD(TAG, "No base MAC address in eFuse (version=0)");
+        } else if (version != 1) {
+            ESP_LOGE(TAG, "Base MAC address version error, version = %d", version);
+        }
         return ESP_ERR_INVALID_VERSION;
     }
 

From cdf1c69cbca1b536103d939d9a26bf58ce5ad883 Mon Sep 17 00:00:00 2001
From: zhangyanjiao <zhangyanjiao@espressif.com>
Date: Tue, 23 Aug 2022 14:47:47 +0800
Subject: [PATCH 190/665] esp_wifi: Fix the bug that espnow clear key register
 fail

Closes WIFI-4696
---
 components/esp_wifi/lib | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/esp_wifi/lib b/components/esp_wifi/lib
index 845af059ec..cf684f8a90 160000
--- a/components/esp_wifi/lib
+++ b/components/esp_wifi/lib
@@ -1 +1 @@
-Subproject commit 845af059ecbb64cb175df20cd6e61d956fdf2a66
+Subproject commit cf684f8a90e01dba4ea5ea1aeffdd3ff0a442995

From 964f0ad5ad82b2cbf10eeee67074f9fef846781f Mon Sep 17 00:00:00 2001
From: Kapil Gupta <kapil.gupta@espressif.com>
Date: Tue, 23 Aug 2022 12:39:49 +0530
Subject: [PATCH 191/665] wpa_supplicant: remove RC4 and 3DES ciphers for TLS

MbedTLS-3.x has dropped support for 3DES and RC4 TLS cipher
suites. Removing them from supplicant as well

Closes https://github.com/espressif/esp-idf/issues/9607
---
 .../esp_supplicant/src/crypto/tls_mbedtls.c     | 17 -----------------
 1 file changed, 17 deletions(-)

diff --git a/components/wpa_supplicant/esp_supplicant/src/crypto/tls_mbedtls.c b/components/wpa_supplicant/esp_supplicant/src/crypto/tls_mbedtls.c
index 575a59e458..a63cb3c647 100644
--- a/components/wpa_supplicant/esp_supplicant/src/crypto/tls_mbedtls.c
+++ b/components/wpa_supplicant/esp_supplicant/src/crypto/tls_mbedtls.c
@@ -390,23 +390,6 @@ static const int eap_ciphersuite_preference[] =
 #if defined(MBEDTLS_CCM_C)
 	MBEDTLS_TLS_PSK_WITH_AES_128_CCM_8,
 #endif
-#endif
-
-#if defined(MBEDTLS_DES_C)
-	/* 3DES suites */
-	MBEDTLS_TLS_DHE_RSA_WITH_3DES_EDE_CBC_SHA,
-	MBEDTLS_TLS_DHE_PSK_WITH_3DES_EDE_CBC_SHA,
-	MBEDTLS_TLS_RSA_WITH_3DES_EDE_CBC_SHA,
-	MBEDTLS_TLS_RSA_PSK_WITH_3DES_EDE_CBC_SHA,
-	MBEDTLS_TLS_PSK_WITH_3DES_EDE_CBC_SHA,
-#endif
-#if defined(MBEDTLS_ARC4_C)
-	/* RC4 suites */
-	MBEDTLS_TLS_DHE_PSK_WITH_RC4_128_SHA,
-	MBEDTLS_TLS_RSA_WITH_RC4_128_SHA,
-	MBEDTLS_TLS_RSA_WITH_RC4_128_MD5,
-	MBEDTLS_TLS_RSA_PSK_WITH_RC4_128_SHA,
-	MBEDTLS_TLS_PSK_WITH_RC4_128_SHA,
 #endif
 	0
 };

From 6ca1db3ef2b4e89bd441da4dbeb0a1fcbbc9c607 Mon Sep 17 00:00:00 2001
From: wangyuanze <wangyuanze@espressif.com>
Date: Thu, 18 Aug 2022 16:55:24 +0800
Subject: [PATCH 192/665] touch_sensor: fix touch_sensor_v1 filter issue

---
 components/driver/esp32/touch_sensor.c            | 15 ++++++++-------
 .../touch_sensor_v1/main/test_app_main.c          |  2 +-
 .../touch_sensor_v1/main/test_touch_v1.c          | 10 +++++-----
 .../touch_sensor_v1/pytest_touch_sensor_v1.py     |  7 +++++++
 .../touch_sensor_v1/sdkconfig.ci.release          |  5 +++++
 .../touch_sensor_v2/pytest_touch_sensor_v2.py     |  7 +++++++
 .../touch_sensor_v2/sdkconfig.ci.release          |  5 +++++
 7 files changed, 38 insertions(+), 13 deletions(-)
 create mode 100644 components/driver/test_apps/touch_sensor_v1/sdkconfig.ci.release
 create mode 100644 components/driver/test_apps/touch_sensor_v2/sdkconfig.ci.release

diff --git a/components/driver/esp32/touch_sensor.c b/components/driver/esp32/touch_sensor.c
index 52f2219da3..6548c94487 100644
--- a/components/driver/esp32/touch_sensor.c
+++ b/components/driver/esp32/touch_sensor.c
@@ -34,6 +34,7 @@
 typedef struct {
     TimerHandle_t timer;
     uint16_t filtered_val[TOUCH_PAD_MAX];
+    uint32_t filter_last_val[TOUCH_PAD_MAX];
     uint16_t raw_val[TOUCH_PAD_MAX];
     uint32_t filter_period;
     uint32_t period;
@@ -97,9 +98,7 @@ esp_err_t touch_pad_set_filter_read_cb(filter_cb_t read_cb)
 
 static void touch_pad_filter_cb(void *arg)
 {
-    static uint32_t s_filtered_temp[TOUCH_PAD_MAX] = {0};
-
-    if (s_touch_pad_filter == NULL || rtc_touch_mux == NULL) {
+    if (s_touch_pad_filter == NULL) {
         return;
     }
     uint16_t val = 0;
@@ -110,10 +109,12 @@ static void touch_pad_filter_cb(void *arg)
         if ((s_touch_pad_init_bit >> i) & 0x1) {
             _touch_pad_read(i, &val, mode);
             s_touch_pad_filter->raw_val[i] = val;
-            s_filtered_temp[i] = s_filtered_temp[i] == 0 ? ((uint32_t)val << TOUCH_PAD_SHIFT_DEFAULT) : s_filtered_temp[i];
-            s_filtered_temp[i] = _touch_filter_iir((val << TOUCH_PAD_SHIFT_DEFAULT),
-                                                   s_filtered_temp[i], TOUCH_PAD_FILTER_FACTOR_DEFAULT);
-            s_touch_pad_filter->filtered_val[i] = (s_filtered_temp[i] + TOUCH_PAD_SHIFT_ROUND_DEFAULT) >> TOUCH_PAD_SHIFT_DEFAULT;
+            s_touch_pad_filter->filter_last_val[i] = s_touch_pad_filter->filter_last_val[i] == 0 ?
+                ((uint32_t)val << TOUCH_PAD_SHIFT_DEFAULT) : s_touch_pad_filter->filter_last_val[i];
+            s_touch_pad_filter->filter_last_val[i] = _touch_filter_iir((val << TOUCH_PAD_SHIFT_DEFAULT),
+                s_touch_pad_filter->filter_last_val[i], TOUCH_PAD_FILTER_FACTOR_DEFAULT);
+            s_touch_pad_filter->filtered_val[i] =
+                (s_touch_pad_filter->filter_last_val[i] + TOUCH_PAD_SHIFT_ROUND_DEFAULT) >> TOUCH_PAD_SHIFT_DEFAULT;
         }
     }
     xTimerReset(s_touch_pad_filter->timer, portMAX_DELAY);
diff --git a/components/driver/test_apps/touch_sensor_v1/main/test_app_main.c b/components/driver/test_apps/touch_sensor_v1/main/test_app_main.c
index 896caa3200..027d2b69c0 100644
--- a/components/driver/test_apps/touch_sensor_v1/main/test_app_main.c
+++ b/components/driver/test_apps/touch_sensor_v1/main/test_app_main.c
@@ -8,7 +8,7 @@
 #include "unity_test_runner.h"
 #include "esp_heap_caps.h"
 
-#define TEST_MEMORY_LEAK_THRESHOLD (-200)
+#define TEST_MEMORY_LEAK_THRESHOLD (-300)
 
 static size_t before_free_8bit;
 static size_t before_free_32bit;
diff --git a/components/driver/test_apps/touch_sensor_v1/main/test_touch_v1.c b/components/driver/test_apps/touch_sensor_v1/main/test_touch_v1.c
index 350c550b47..6c16c7def3 100644
--- a/components/driver/test_apps/touch_sensor_v1/main/test_touch_v1.c
+++ b/components/driver/test_apps/touch_sensor_v1/main/test_touch_v1.c
@@ -209,8 +209,8 @@ TEST_CASE("Touch Sensor all channel read test", "[touch]")
 {
 #if CONFIG_PM_ENABLE
     esp_pm_lock_handle_t pm_lock;
-    esp_pm_lock_create(ESP_PM_NO_LIGHT_SLEEP, 0, "test_touch", &pm_lock);
-    esp_pm_lock_acquire(pm_lock);
+    TEST_ESP_OK(esp_pm_lock_create(ESP_PM_NO_LIGHT_SLEEP, 0, "test_touch", &pm_lock));
+    TEST_ESP_OK(esp_pm_lock_acquire(pm_lock));
 #endif
     TOUCH_REG_BASE_TEST();
     test_touch_sw_read_test_runner();
@@ -218,8 +218,8 @@ TEST_CASE("Touch Sensor all channel read test", "[touch]")
     TEST_ESP_OK( test_touch_timer_read() );
     TEST_ESP_OK( test_touch_filtered_read() );
 #if CONFIG_PM_ENABLE
-    esp_pm_lock_release(pm_lock);
-    esp_pm_lock_delete(pm_lock);
+    TEST_ESP_OK(esp_pm_lock_release(pm_lock));
+    TEST_ESP_OK(esp_pm_lock_delete(pm_lock));
 #endif
 }
 
@@ -267,7 +267,7 @@ TEST_CASE("Touch Sensor parameters test", "[touch]")
     touch_val[1] = test_touch_parameter(touch_list[2], TOUCH_PAD_MEASURE_CYCLE_DEFAULT, TOUCH_PAD_SLEEP_CYCLE_DEFAULT,
                                         TOUCH_HVOLT_2V5, TOUCH_LVOLT_0V6, TOUCH_HVOLT_ATTEN_1V,
                                         TOUCH_PAD_SLOPE_DEFAULT);
-    touch_val[2] = test_touch_parameter(touch_list[0], TOUCH_PAD_MEASURE_CYCLE_DEFAULT, TOUCH_PAD_SLEEP_CYCLE_DEFAULT,
+    touch_val[2] = test_touch_parameter(touch_list[2], TOUCH_PAD_MEASURE_CYCLE_DEFAULT, TOUCH_PAD_SLEEP_CYCLE_DEFAULT,
                                         TOUCH_HVOLT_2V4, TOUCH_LVOLT_0V8, TOUCH_HVOLT_ATTEN_1V5,
                                         TOUCH_PAD_SLOPE_DEFAULT);
 
diff --git a/components/driver/test_apps/touch_sensor_v1/pytest_touch_sensor_v1.py b/components/driver/test_apps/touch_sensor_v1/pytest_touch_sensor_v1.py
index 86edab8560..5d1c07e26c 100644
--- a/components/driver/test_apps/touch_sensor_v1/pytest_touch_sensor_v1.py
+++ b/components/driver/test_apps/touch_sensor_v1/pytest_touch_sensor_v1.py
@@ -6,6 +6,13 @@ from pytest_embedded import Dut
 
 @pytest.mark.esp32
 @pytest.mark.generic
+@pytest.mark.parametrize(
+    'config',
+    [
+        'release',
+    ],
+    indirect=True,
+)
 def test_touch_sensor_v1(dut: Dut) -> None:
     dut.expect_exact('Press ENTER to see the list of tests')
     dut.write('*')
diff --git a/components/driver/test_apps/touch_sensor_v1/sdkconfig.ci.release b/components/driver/test_apps/touch_sensor_v1/sdkconfig.ci.release
new file mode 100644
index 0000000000..91d93f163e
--- /dev/null
+++ b/components/driver/test_apps/touch_sensor_v1/sdkconfig.ci.release
@@ -0,0 +1,5 @@
+CONFIG_PM_ENABLE=y
+CONFIG_FREERTOS_USE_TICKLESS_IDLE=y
+CONFIG_COMPILER_OPTIMIZATION_SIZE=y
+CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE=y
+CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_SILENT=y
diff --git a/components/driver/test_apps/touch_sensor_v2/pytest_touch_sensor_v2.py b/components/driver/test_apps/touch_sensor_v2/pytest_touch_sensor_v2.py
index f21311808c..18abe96fa7 100644
--- a/components/driver/test_apps/touch_sensor_v2/pytest_touch_sensor_v2.py
+++ b/components/driver/test_apps/touch_sensor_v2/pytest_touch_sensor_v2.py
@@ -7,6 +7,13 @@ from pytest_embedded import Dut
 @pytest.mark.esp32s2
 @pytest.mark.esp32s3
 @pytest.mark.generic
+@pytest.mark.parametrize(
+    'config',
+    [
+        'release',
+    ],
+    indirect=True,
+)
 def test_touch_sensor_v2(dut: Dut) -> None:
     dut.expect_exact('Press ENTER to see the list of tests')
     dut.write('*')
diff --git a/components/driver/test_apps/touch_sensor_v2/sdkconfig.ci.release b/components/driver/test_apps/touch_sensor_v2/sdkconfig.ci.release
new file mode 100644
index 0000000000..91d93f163e
--- /dev/null
+++ b/components/driver/test_apps/touch_sensor_v2/sdkconfig.ci.release
@@ -0,0 +1,5 @@
+CONFIG_PM_ENABLE=y
+CONFIG_FREERTOS_USE_TICKLESS_IDLE=y
+CONFIG_COMPILER_OPTIMIZATION_SIZE=y
+CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE=y
+CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_SILENT=y

From a3df364269147967dff4641d007830d703858be8 Mon Sep 17 00:00:00 2001
From: xiongweichao <xiongweichao@espressif.com>
Date: Tue, 23 Aug 2022 15:45:08 +0800
Subject: [PATCH 193/665] Fixed the bt_spp_initiator example that did not set
 the uart source clock when initializing the uart, which caused a crash

---
 .../bluedroid/classic_bt/bt_spp_initiator/main/console_uart.c    | 1 +
 1 file changed, 1 insertion(+)

diff --git a/examples/bluetooth/bluedroid/classic_bt/bt_spp_initiator/main/console_uart.c b/examples/bluetooth/bluedroid/classic_bt/bt_spp_initiator/main/console_uart.c
index ed5b6b1de4..bde63273b7 100644
--- a/examples/bluetooth/bluedroid/classic_bt/bt_spp_initiator/main/console_uart.c
+++ b/examples/bluetooth/bluedroid/classic_bt/bt_spp_initiator/main/console_uart.c
@@ -25,6 +25,7 @@ static const uart_config_t uart_cfg = {
     .stop_bits = UART_STOP_BITS_1,
     .flow_ctrl = UART_HW_FLOWCTRL_DISABLE,
     .rx_flow_ctrl_thresh = 127,
+    .source_clk = UART_SCLK_DEFAULT,
 };
 
 extern void spp_msg_args_parser(char *buf, int len);

From 7a900bad7f06a169bb04a8d93d6e30a5a5ca6848 Mon Sep 17 00:00:00 2001
From: Marius Vikhammer <marius.vikhammer@espressif.com>
Date: Tue, 23 Aug 2022 16:16:43 +0800
Subject: [PATCH 194/665] docs: fix documentation wrongly stating
 ESP_SLEEP_WAKEUP_GPIO is light sleep only

ESP_SLEEP_WAKEUP_GPIO is also a valid deep sleep wakeup cause on targets
with SOC_GPIO_SUPPORT_DEEPSLEEP_WAKEUP

Closes https://github.com/espressif/esp-idf/issues/9567
---
 components/esp_hw_support/include/esp_sleep.h | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/esp_hw_support/include/esp_sleep.h b/components/esp_hw_support/include/esp_sleep.h
index 286ccc76de..3e23c77ce3 100644
--- a/components/esp_hw_support/include/esp_sleep.h
+++ b/components/esp_hw_support/include/esp_sleep.h
@@ -75,7 +75,7 @@ typedef enum {
     ESP_SLEEP_WAKEUP_TIMER,        //!< Wakeup caused by timer
     ESP_SLEEP_WAKEUP_TOUCHPAD,     //!< Wakeup caused by touchpad
     ESP_SLEEP_WAKEUP_ULP,          //!< Wakeup caused by ULP program
-    ESP_SLEEP_WAKEUP_GPIO,         //!< Wakeup caused by GPIO (light sleep only)
+    ESP_SLEEP_WAKEUP_GPIO,         //!< Wakeup caused by GPIO (light sleep only on ESP32, S2 and S3)
     ESP_SLEEP_WAKEUP_UART,         //!< Wakeup caused by UART (light sleep only)
     ESP_SLEEP_WAKEUP_WIFI,              //!< Wakeup caused by WIFI (light sleep only)
     ESP_SLEEP_WAKEUP_COCPU,             //!< Wakeup caused by COCPU int

From be3792ea457b01a984ea5562f04c3bef28c5aba5 Mon Sep 17 00:00:00 2001
From: wangyuanze <wangyuanze@espressif.com>
Date: Tue, 23 Aug 2022 15:03:53 +0800
Subject: [PATCH 195/665] example: extract wav-format related struct

---
 examples/peripherals/i2s/common/format_wav.h  | 73 +++++++++++++++++++
 .../i2s/i2s_recorder/main/CMakeLists.txt      |  2 +-
 .../i2s/i2s_recorder/main/i2s_recorder_main.c | 36 ++-------
 3 files changed, 80 insertions(+), 31 deletions(-)
 create mode 100644 examples/peripherals/i2s/common/format_wav.h

diff --git a/examples/peripherals/i2s/common/format_wav.h b/examples/peripherals/i2s/common/format_wav.h
new file mode 100644
index 0000000000..b84345eabc
--- /dev/null
+++ b/examples/peripherals/i2s/common/format_wav.h
@@ -0,0 +1,73 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+#pragma once
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/**
+ * @brief Header structure for WAV file with only one data chunk
+ *
+ * @note See this for reference: http://soundfile.sapp.org/doc/WaveFormat/
+ *
+ * @note Assignment to variables in this struct directely is only possible for little endian architectures
+ *       (including Xtensa & RISC-V)
+ */
+typedef struct {
+    struct {
+        char chunk_id[4]; /*!< Contains the letters "RIFF" in ASCII form */
+        uint32_t chunk_size; /*!< This is the size of the rest of the chunk following this number */
+        char chunk_format[4]; /*!< Contains the letters "WAVE" */
+    } descriptor_chunk; /*!< Canonical WAVE format starts with the RIFF header */
+    struct {
+        char subchunk_id[4]; /*!< Contains the letters "fmt " */
+        uint32_t subchunk_size; /*!< This is the size of the rest of the Subchunk which follows this number */
+        uint16_t audio_format; /*!< PCM = 1, values other than 1 indicate some form of compression */
+        uint16_t num_of_channels; /*!< Mono = 1, Stereo = 2, etc. */
+        uint32_t sample_rate; /*!< 8000, 44100, etc. */
+        uint32_t byte_rate; /*!< ==SampleRate * NumChannels * BitsPerSample s/ 8 */
+        uint16_t block_align; /*!< ==NumChannels * BitsPerSample / 8 */
+        uint16_t bits_per_sample; /*!< 8 bits = 8, 16 bits = 16, etc. */
+    } fmt_chunk; /*!< The "fmt " subchunk describes the sound data's format */
+    struct {
+        char subchunk_id[4]; /*!< Contains the letters "data" */
+        uint32_t subchunk_size; /*!< ==NumSamples * NumChannels * BitsPerSample / 8 */
+        int16_t data[0]; /*!< Holds raw audio data */
+    } data_chunk; /*!< The "data" subchunk contains the size of the data and the actual sound */
+} wav_header_t;
+
+/**
+ * @brief Default header for PCM format WAV files
+ *
+ */
+#define WAV_HEADER_PCM_DEFAULT(wav_sample_size, wav_sample_bits, wav_sample_rate, wav_channel_num) { \
+    .descriptor_chunk = { \
+        .chunk_id = {'R', 'I', 'F', 'F'}, \
+        .chunk_size = (wav_sample_size) + sizeof(wav_header_t) - 8, \
+        .chunk_format = {'W', 'A', 'V', 'E'} \
+    }, \
+    .fmt_chunk = { \
+        .subchunk_id = {'f', 'm', 't', ' '}, \
+        .subchunk_size = 16, /* 16 for PCM */ \
+        .audio_format = 1, /* 1 for PCM */ \
+        .num_of_channels = (wav_channel_num), \
+        .sample_rate = (wav_sample_rate), \
+        .byte_rate = (wav_sample_bits) * (wav_sample_rate) * (wav_channel_num) / 8, \
+        .block_align = (wav_sample_bits) * (wav_channel_num) / 8, \
+        .bits_per_sample = (wav_sample_bits)\
+    }, \
+    .data_chunk = { \
+        .subchunk_id = {'d', 'a', 't', 'a'}, \
+        .subchunk_size = (wav_sample_size) \
+    } \
+}
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/examples/peripherals/i2s/i2s_recorder/main/CMakeLists.txt b/examples/peripherals/i2s/i2s_recorder/main/CMakeLists.txt
index 5ffc0c8df5..44a620a03e 100644
--- a/examples/peripherals/i2s/i2s_recorder/main/CMakeLists.txt
+++ b/examples/peripherals/i2s/i2s_recorder/main/CMakeLists.txt
@@ -1,2 +1,2 @@
 idf_component_register(SRCS "i2s_recorder_main.c"
-                    INCLUDE_DIRS ".")
+                    INCLUDE_DIRS "../../common")
diff --git a/examples/peripherals/i2s/i2s_recorder/main/i2s_recorder_main.c b/examples/peripherals/i2s/i2s_recorder/main/i2s_recorder_main.c
index dbb17482f5..cf881e10b0 100644
--- a/examples/peripherals/i2s/i2s_recorder/main/i2s_recorder_main.c
+++ b/examples/peripherals/i2s/i2s_recorder/main/i2s_recorder_main.c
@@ -10,6 +10,7 @@
 #include <math.h>
 #include <sys/unistd.h>
 #include <sys/stat.h>
+#include "sdkconfig.h"
 #include "esp_log.h"
 #include "esp_err.h"
 #include "esp_system.h"
@@ -20,7 +21,7 @@
 #include "driver/gpio.h"
 #include "driver/spi_common.h"
 #include "sdmmc_cmd.h"
-#include "sdkconfig.h"
+#include "format_wav.h"
 
 static const char *TAG = "pdm_rec_example";
 
@@ -90,40 +91,15 @@ void mount_sdcard(void)
     sdmmc_card_print_info(stdout, card);
 }
 
-void generate_wav_header(char *wav_header, uint32_t wav_size, uint32_t sample_rate)
-{
-    // See this for reference: http://soundfile.sapp.org/doc/WaveFormat/
-    uint32_t file_size = wav_size + WAVE_HEADER_SIZE - 8;
-    uint32_t byte_rate = BYTE_RATE;
-
-    const char set_wav_header[] = {
-        'R', 'I', 'F', 'F', // ChunkID
-        file_size, file_size >> 8, file_size >> 16, file_size >> 24, // ChunkSize
-        'W', 'A', 'V', 'E', // Format
-        'f', 'm', 't', ' ', // Subchunk1ID
-        0x10, 0x00, 0x00, 0x00, // Subchunk1Size (16 for PCM)
-        0x01, 0x00, // AudioFormat (1 for PCM)
-        0x01, 0x00, // NumChannels (1 channel)
-        sample_rate, sample_rate >> 8, sample_rate >> 16, sample_rate >> 24, // SampleRate
-        byte_rate, byte_rate >> 8, byte_rate >> 16, byte_rate >> 24, // ByteRate
-        0x02, 0x00, // BlockAlign
-        0x10, 0x00, // BitsPerSample (16 bits)
-        'd', 'a', 't', 'a', // Subchunk2ID
-        wav_size, wav_size >> 8, wav_size >> 16, wav_size >> 24, // Subchunk2Size
-    };
-
-    memcpy(wav_header, set_wav_header, sizeof(set_wav_header));
-}
-
 void record_wav(uint32_t rec_time)
 {
     // Use POSIX and C standard library functions to work with files.
     int flash_wr_size = 0;
     ESP_LOGI(TAG, "Opening file");
 
-    char wav_header_fmt[WAVE_HEADER_SIZE];
     uint32_t flash_rec_time = BYTE_RATE * rec_time;
-    generate_wav_header(wav_header_fmt, flash_rec_time, CONFIG_EXAMPLE_SAMPLE_RATE);
+    const wav_header_t wav_header =
+        WAV_HEADER_PCM_DEFAULT(flash_rec_time, 16, CONFIG_EXAMPLE_SAMPLE_RATE, 1);
 
     // First check if file exists before creating a new file.
     struct stat st;
@@ -140,7 +116,7 @@ void record_wav(uint32_t rec_time)
     }
 
     // Write the header to the WAV file
-    fwrite(wav_header_fmt, 1, WAVE_HEADER_SIZE, f);
+    fwrite(&wav_header, sizeof(wav_header), 1, f);
 
     // Start recording
     while (flash_wr_size < flash_rec_time) {
@@ -148,7 +124,7 @@ void record_wav(uint32_t rec_time)
         if (i2s_channel_read(rx_handle, (char *)i2s_readraw_buff, SAMPLE_SIZE, &bytes_read, 1000) == ESP_OK) {
             printf("[0] %d [1] %d [2] %d [3]%d ...\n", i2s_readraw_buff[0], i2s_readraw_buff[1], i2s_readraw_buff[2], i2s_readraw_buff[3]);
             // Write the samples to the WAV file
-            fwrite(i2s_readraw_buff, 1, bytes_read, f);
+            fwrite(i2s_readraw_buff, bytes_read, 1, f);
             flash_wr_size += bytes_read;
         } else {
             printf("Read Failed!\n");

From eaf7fbf35aa538e9540e7a02b714be2dac0c8c53 Mon Sep 17 00:00:00 2001
From: Armando <douyiwen@espressif.com>
Date: Tue, 23 Aug 2022 17:47:04 +0800
Subject: [PATCH 196/665] adc: use esp_check in adc_legacy.c

---
 components/driver/deprecated/adc_legacy.c | 65 +++++++++--------------
 1 file changed, 25 insertions(+), 40 deletions(-)

diff --git a/components/driver/deprecated/adc_legacy.c b/components/driver/deprecated/adc_legacy.c
index 67d586efc5..238a9a1926 100644
--- a/components/driver/deprecated/adc_legacy.c
+++ b/components/driver/deprecated/adc_legacy.c
@@ -13,6 +13,7 @@
 #include "freertos/semphr.h"
 #include "freertos/timers.h"
 #include "esp_log.h"
+#include "esp_check.h"
 #include "esp_pm.h"
 #include "soc/rtc.h"
 #include "driver/rtc_io.h"
@@ -36,26 +37,11 @@
 #include "esp_efuse_rtc_calib.h"
 #endif
 
-#define ADC_CHECK_RET(fun_ret) ({                  \
-    if (fun_ret != ESP_OK) {                                \
-        ESP_LOGE(ADC_TAG,"%s:%d\n",__FUNCTION__,__LINE__);  \
-        return ESP_FAIL;                                    \
-    }                                                       \
-})
 
 static const char *ADC_TAG = "ADC";
 
-#define ADC_CHECK(a, str, ret_val) ({                                               \
-    if (!(a)) {                                                                     \
-        ESP_LOGE(ADC_TAG,"%s(%d): %s", __FUNCTION__, __LINE__, str);                \
-        return (ret_val);                                                           \
-    }                                                                               \
-})
-
 #define ADC_GET_IO_NUM(periph, channel) (adc_channel_io_map[periph][channel])
 
-#define ADC_CHANNEL_CHECK(periph, channel) ADC_CHECK(channel < SOC_ADC_CHANNEL_NUM(periph), "ADC"#periph" channel error", ESP_ERR_INVALID_ARG)
-
 //////////////////////// Locks ///////////////////////////////////////////
 extern portMUX_TYPE rtc_spinlock; //TODO: Will be placed in the appropriate position after the rtc module is finished.
 
@@ -121,7 +107,7 @@ static esp_err_t adc_hal_convert(adc_unit_t adc_n, int channel, int *out_raw);
 ---------------------------------------------------------------*/
 esp_err_t adc1_pad_get_io_num(adc1_channel_t channel, gpio_num_t *gpio_num)
 {
-    ADC_CHANNEL_CHECK(ADC_UNIT_1, channel);
+    ESP_RETURN_ON_FALSE(channel < SOC_ADC_CHANNEL_NUM(ADC_UNIT_1), ESP_ERR_INVALID_ARG, ADC_TAG, "invalid channel");
 
     int io = ADC_GET_IO_NUM(ADC_UNIT_1, channel);
     if (io < 0) {
@@ -136,7 +122,7 @@ esp_err_t adc1_pad_get_io_num(adc1_channel_t channel, gpio_num_t *gpio_num)
 #if (SOC_ADC_PERIPH_NUM >= 2)
 esp_err_t adc2_pad_get_io_num(adc2_channel_t channel, gpio_num_t *gpio_num)
 {
-    ADC_CHANNEL_CHECK(ADC_UNIT_2, channel);
+    ESP_RETURN_ON_FALSE(channel < SOC_ADC_CHANNEL_NUM(ADC_UNIT_2), ESP_ERR_INVALID_ARG, ADC_TAG, "invalid channel");
 
     int io = ADC_GET_IO_NUM(ADC_UNIT_2, channel);
     if (io < 0) {
@@ -183,25 +169,24 @@ static void adc_rtc_chan_init(adc_unit_t adc_unit)
 
 esp_err_t adc_common_gpio_init(adc_unit_t adc_unit, adc_channel_t channel)
 {
+    ESP_RETURN_ON_FALSE(channel < SOC_ADC_CHANNEL_NUM(adc_unit), ESP_ERR_INVALID_ARG, ADC_TAG, "invalid channel");
+
     gpio_num_t gpio_num = 0;
     //If called with `ADC_UNIT_BOTH (ADC_UNIT_1 | ADC_UNIT_2)`, both if blocks will be run
     if (adc_unit == ADC_UNIT_1) {
-        ADC_CHANNEL_CHECK(ADC_UNIT_1, channel);
         gpio_num = ADC_GET_IO_NUM(ADC_UNIT_1, channel);
-        ADC_CHECK_RET(rtc_gpio_init(gpio_num));
-        ADC_CHECK_RET(rtc_gpio_set_direction(gpio_num, RTC_GPIO_MODE_DISABLED));
-        ADC_CHECK_RET(rtc_gpio_pulldown_dis(gpio_num));
-        ADC_CHECK_RET(rtc_gpio_pullup_dis(gpio_num));
-    }
-    if (adc_unit == ADC_UNIT_2) {
-        ADC_CHANNEL_CHECK(ADC_UNIT_2, channel);
+
+    } else if (adc_unit == ADC_UNIT_2) {
         gpio_num = ADC_GET_IO_NUM(ADC_UNIT_2, channel);
-        ADC_CHECK_RET(rtc_gpio_init(gpio_num));
-        ADC_CHECK_RET(rtc_gpio_set_direction(gpio_num, RTC_GPIO_MODE_DISABLED));
-        ADC_CHECK_RET(rtc_gpio_pulldown_dis(gpio_num));
-        ADC_CHECK_RET(rtc_gpio_pullup_dis(gpio_num));
+    } else {
+        return ESP_ERR_INVALID_ARG;
     }
 
+    ESP_RETURN_ON_ERROR(rtc_gpio_init(gpio_num), ADC_TAG, "rtc_gpio_init fail");
+    ESP_RETURN_ON_ERROR(rtc_gpio_set_direction(gpio_num, RTC_GPIO_MODE_DISABLED), ADC_TAG, "rtc_gpio_set_direction fail");
+    ESP_RETURN_ON_ERROR(rtc_gpio_pulldown_dis(gpio_num), ADC_TAG, "rtc_gpio_pulldown_dis fail");
+    ESP_RETURN_ON_ERROR(rtc_gpio_pullup_dis(gpio_num), ADC_TAG, "rtc_gpio_pullup_dis fail");
+
     return ESP_OK;
 }
 
@@ -223,7 +208,7 @@ esp_err_t adc_set_data_inv(adc_unit_t adc_unit, bool inv_en)
 
 esp_err_t adc_set_data_width(adc_unit_t adc_unit, adc_bits_width_t width_bit)
 {
-    ADC_CHECK(width_bit < ADC_WIDTH_MAX, "unsupported bit width", ESP_ERR_INVALID_ARG);
+    ESP_RETURN_ON_FALSE(width_bit < ADC_WIDTH_MAX, ESP_ERR_INVALID_ARG, ADC_TAG, "unsupported bit width");
     adc_bitwidth_t bitwidth = 0;
 #if CONFIG_IDF_TARGET_ESP32
     if ((uint32_t)width_bit == (uint32_t)ADC_BITWIDTH_DEFAULT) {
@@ -287,8 +272,8 @@ esp_err_t adc_rtc_reset(void)
  *------------------------------------------------------------------------------------*/
 esp_err_t adc1_config_channel_atten(adc1_channel_t channel, adc_atten_t atten)
 {
-    ADC_CHANNEL_CHECK(ADC_UNIT_1, channel);
-    ADC_CHECK(atten < SOC_ADC_ATTEN_NUM, "ADC Atten Err", ESP_ERR_INVALID_ARG);
+    ESP_RETURN_ON_FALSE(channel < SOC_ADC_CHANNEL_NUM(ADC_UNIT_1), ESP_ERR_INVALID_ARG, ADC_TAG, "invalid channel");
+    ESP_RETURN_ON_FALSE(atten < SOC_ADC_ATTEN_NUM, ESP_ERR_INVALID_ARG, ADC_TAG, "ADC Atten Err");
 
     adc_common_gpio_init(ADC_UNIT_1, channel);
     SARADC1_ENTER();
@@ -305,7 +290,7 @@ esp_err_t adc1_config_channel_atten(adc1_channel_t channel, adc_atten_t atten)
 
 esp_err_t adc1_config_width(adc_bits_width_t width_bit)
 {
-    ADC_CHECK(width_bit < ADC_WIDTH_MAX, "unsupported bit width", ESP_ERR_INVALID_ARG);
+    ESP_RETURN_ON_FALSE(width_bit < ADC_WIDTH_MAX, ESP_ERR_INVALID_ARG, ADC_TAG, "unsupported bit width");
     adc_bitwidth_t bitwidth = 0;
 #if CONFIG_IDF_TARGET_ESP32
     if ((uint32_t)width_bit == (uint32_t)ADC_BITWIDTH_DEFAULT) {
@@ -375,7 +360,7 @@ esp_err_t adc1_rtc_mode_acquire(void)
 
 esp_err_t adc1_lock_release(void)
 {
-    ADC_CHECK((uint32_t *)adc1_dma_lock != NULL, "adc1 lock release called before acquire", ESP_ERR_INVALID_STATE );
+    ESP_RETURN_ON_FALSE((uint32_t *)adc1_dma_lock != NULL, ESP_ERR_INVALID_STATE, ADC_TAG, "adc1 lock release called before acquire");
     /* Use locks to avoid digtal and RTC controller conflicts. for adc1, block until acquire the lock. */
 
     adc_power_release();
@@ -386,7 +371,7 @@ esp_err_t adc1_lock_release(void)
 int adc1_get_raw(adc1_channel_t channel)
 {
     int adc_value;
-    ADC_CHANNEL_CHECK(ADC_UNIT_1, channel);
+    ESP_RETURN_ON_FALSE(channel < SOC_ADC_CHANNEL_NUM(ADC_UNIT_1), ESP_ERR_INVALID_ARG, ADC_TAG, "invalid channel");
     adc1_rtc_mode_acquire();
 
 #if SOC_ADC_CALIBRATION_V1_SUPPORTED
@@ -440,8 +425,8 @@ void adc1_ulp_enable(void)
 ---------------------------------------------------------------*/
 esp_err_t adc2_config_channel_atten(adc2_channel_t channel, adc_atten_t atten)
 {
-    ADC_CHANNEL_CHECK(ADC_UNIT_2, channel);
-    ADC_CHECK(atten <= SOC_ADC_ATTEN_NUM, "ADC2 Atten Err", ESP_ERR_INVALID_ARG);
+    ESP_RETURN_ON_FALSE(channel < SOC_ADC_CHANNEL_NUM(ADC_UNIT_2), ESP_ERR_INVALID_ARG, ADC_TAG, "invalid channel");
+    ESP_RETURN_ON_FALSE(atten <= SOC_ADC_ATTEN_NUM, ESP_ERR_INVALID_ARG, ADC_TAG, "ADC2 Atten Err");
 
     adc_common_gpio_init(ADC_UNIT_2, channel);
 
@@ -513,9 +498,9 @@ esp_err_t adc2_get_raw(adc2_channel_t channel, adc_bits_width_t width_bit, int *
     int adc_value = 0;
     adc_bitwidth_t bitwidth = 0;
 
-    ADC_CHECK(raw_out != NULL, "ADC out value err", ESP_ERR_INVALID_ARG);
-    ADC_CHECK(channel < ADC2_CHANNEL_MAX, "ADC Channel Err", ESP_ERR_INVALID_ARG);
-    ADC_CHECK(width_bit < ADC_WIDTH_MAX, "unsupported bit width", ESP_ERR_INVALID_ARG);
+    ESP_RETURN_ON_FALSE(raw_out != NULL, ESP_ERR_INVALID_ARG, ADC_TAG, "ADC out value err");
+    ESP_RETURN_ON_FALSE(channel < ADC2_CHANNEL_MAX, ESP_ERR_INVALID_ARG, ADC_TAG, "ADC Channel Err");
+    ESP_RETURN_ON_FALSE(width_bit < ADC_WIDTH_MAX, ESP_ERR_INVALID_ARG, ADC_TAG, "unsupported bit width");
 #if CONFIG_IDF_TARGET_ESP32
     if ((uint32_t)width_bit == (uint32_t)ADC_BITWIDTH_DEFAULT) {
         bitwidth = SOC_ADC_RTC_MAX_BITWIDTH;

From f48b647ad56c5928d014d7f813eea88088df93c4 Mon Sep 17 00:00:00 2001
From: wangyuanze <wangyuanze@espressif.com>
Date: Tue, 23 Aug 2022 15:10:13 +0800
Subject: [PATCH 197/665] example: add es7210 4-ch tdm i2s record example

---
 examples/peripherals/.build-test-rules.yml    |   4 +
 .../i2s_codec/i2s_es7210_tdm/CMakeLists.txt   |   6 +
 .../i2s/i2s_codec/i2s_es7210_tdm/README.md    |  85 +++++
 .../components/es7210/CMakeLists.txt          |   4 +
 .../i2s_es7210_tdm/components/es7210/es7210.c | 341 ++++++++++++++++++
 .../i2s_es7210_tdm/components/es7210/es7210.h | 203 +++++++++++
 .../i2s_es7210_tdm/main/CMakeLists.txt        |   3 +
 .../main/i2s_es7210_record_example.c          | 259 +++++++++++++
 .../i2s_es7210_tdm/pytest_i2s_es7210_tdm.py   |  14 +
 9 files changed, 919 insertions(+)
 create mode 100644 examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/CMakeLists.txt
 create mode 100644 examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/README.md
 create mode 100644 examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/components/es7210/CMakeLists.txt
 create mode 100644 examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/components/es7210/es7210.c
 create mode 100644 examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/components/es7210/es7210.h
 create mode 100644 examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/main/CMakeLists.txt
 create mode 100644 examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/main/i2s_es7210_record_example.c
 create mode 100644 examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/pytest_i2s_es7210_tdm.py

diff --git a/examples/peripherals/.build-test-rules.yml b/examples/peripherals/.build-test-rules.yml
index 5412877979..741b6e777a 100644
--- a/examples/peripherals/.build-test-rules.yml
+++ b/examples/peripherals/.build-test-rules.yml
@@ -50,6 +50,10 @@ examples/peripherals/i2s/i2s_basic/i2s_tdm:
   disable:
     - if: SOC_I2S_SUPPORTS_TDM != 1
 
+examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm:
+  disable:
+    - if: SOC_I2S_SUPPORTS_TDM != 1
+
 examples/peripherals/i2s/i2s_codec/i2s_es8311:
   disable:
     - if: SOC_I2S_SUPPORTED != 1
diff --git a/examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/CMakeLists.txt b/examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/CMakeLists.txt
new file mode 100644
index 0000000000..28f0ad3ad3
--- /dev/null
+++ b/examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/CMakeLists.txt
@@ -0,0 +1,6 @@
+# The following lines of boilerplate have to be in your project's CMakeLists
+# in this exact order for cmake to work correctly
+cmake_minimum_required(VERSION 3.16)
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+project(es7210_tdm_record_example)
diff --git a/examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/README.md b/examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/README.md
new file mode 100644
index 0000000000..b4a4e857b5
--- /dev/null
+++ b/examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/README.md
@@ -0,0 +1,85 @@
+| Supported Targets | ESP32-C3 | ESP32-S3 |
+| ----------------- | -------- | -------- |
+
+# I2S TDM Example -- ES7210 4-Ch ADC Codec
+
+(See the README.md file in the upper level 'examples' directory for more information about examples.)
+
+I2S on `ESP32S3` and `ESP32C3` supports [TDM mode](https://docs.espressif.com/projects/esp-idf/en/latest/esp32s3/api-reference/peripherals/i2s.html#tdm-mode), in which multiple slots can be transmitted by standard I2S connection.
+
+This example demonstrates how to use I2S TDM mode to record 4 MICs connected to [ES7210](http://www.everest-semi.com/pdf/ES7210%20PB.pdf) codec. ES7210 has 4 TDM modes, which are `ES7210_I2S_FMT_I2S` `ES7210_I2S_FMT_LJ` `ES7210_I2S_FMT_DSP_A` and `ES7210_I2S_FMT_DSP_B`, and they are all supported by I2S TDM driver. Relation between ES7210 TDM modes and I2S Driver TDM modes is shown in the following table.
+
+|  Mode of ES7210 TDM  | Mode of I2S Driver TDM |
+| :------------------: | :--------------------: |
+|  ES7210_I2S_FMT_I2S  |     Philip format      |
+|  ES7210_I2S_FMT_LJ   |       MSB format       |
+| ES7210_I2S_FMT_DSP_A |    PCM short format    |
+| ES7210_I2S_FMT_DSP_B |    PCM long format     |
+
+Recorded voice will be saved to SD card in `wav` format, and can be played or processed on PC.
+
+## How to Use Example
+
+### Hardware Required
+
+* A development board with any supported Espressif SOC chip (see `Supported Targets` table above)
+* An ES7210 module with 4 MICs connected
+* A SPI SD card module
+* A SD card reader and a PC (if you want to play recorded voice)
+
+All the GPIO used in this example can be changed according to your board, by macros `EXAMPLE_xxx_IO` defined at the beginning of [i2s_es7210_record_example.c](main/i2s_es7210_record_example.c).
+
+### Configure the project
+
+* Set the target of the build by following command, where TARGET can be `esp32s3` or `esp32c3`.
+```
+idf.py set-target TARGET
+```
+* Change value of `EXAMPLE_I2S_FORMAT` to check I2S driver's functionality on different I2S formats.
+* Change `EXAMPLE_ES7210_MIC_GAIN` and `EXAMPLE_ES7210_MIC_BIAS` accoirding your MIC's specs if needed.
+* Change `EXAMPLE_ES7210_ADC_VOLUME` if recorded voice is too loud or too quite.
+
+Note: it's better to adjust `EXAMPLE_ES7210_MIC_GAIN` first. If adjusting MIC gain doesn't meet your demand, you can then adjust `EXAMPLE_ES7210_ADC_VOLUME`. That is to say, it's better to adjust analog gain than digital gain.
+
+### Build and Flash
+
+Run `idf.py -p PORT flash monitor` to build, flash and monitor the project.
+
+(To exit the serial monitor, type ``Ctrl-]``.)
+
+See the [Getting Started Guide](https://docs.espressif.com/projects/esp-idf/en/latest/get-started/index.html) for full steps to configure and use ESP-IDF to build projects.
+
+## Console Output
+
+```
+I (277) cpu_start: Starting scheduler.
+I (281) example: Create I2S receive channel
+I (281) example: Configure I2S receive channel to TDM mode
+I (291) example: Init I2C used to configure ES7210
+I (291) example: Configure ES7210 codec parameters
+I (301) ES7210: format: standard i2s, bit width: 16, tdm mode enabled
+I (311) ES7210: sample rate: 48000Hz, mclk frequency: 12288000Hz
+I (311) example: Initializing SPI bus for SD card
+I (321) example: Mounting SD card
+I (321) gpio: GPIO[4]| InputEn: 0| OutputEn: 1| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0
+I (371) sdspi_transaction: cmd=5, R1 response: command not supported
+I (381) example: Card size: 14772MB, speed: 20MHz
+I (381) example: Opening file /RECORD.WAV
+I (391) example: Recording: 1/10s
+I (1401) example: Recording: 2/10s
+I (2411) example: Recording: 3/10s
+I (3401) example: Recording: 4/10s
+I (4411) example: Recording: 5/10s
+I (5411) example: Recording: 6/10s
+I (6421) example: Recording: 7/10s
+I (7411) example: Recording: 8/10s
+I (8411) example: Recording: 9/10s
+I (9401) example: Recording: 10/10s
+I (10401) example: Recording done! Flushing file buffer
+I (10431) gpio: GPIO[4]| InputEn: 1| OutputEn: 0| OpenDrain: 0| Pullup: 0| Pulldown: 0| Intr:0
+I (10431) example: You can now safely remove the card, recorded file is /RECORD.WAV
+```
+
+## Troubleshooting
+
+For any technical queries, please open an [issue](https://github.com/espressif/esp-idf/issues) on GitHub. We will get back to you soon.
diff --git a/examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/components/es7210/CMakeLists.txt b/examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/components/es7210/CMakeLists.txt
new file mode 100644
index 0000000000..026081fca6
--- /dev/null
+++ b/examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/components/es7210/CMakeLists.txt
@@ -0,0 +1,4 @@
+idf_component_register(SRCS "es7210.c"
+                       INCLUDE_DIRS "."
+                       PRIV_REQUIRES driver
+)
diff --git a/examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/components/es7210/es7210.c b/examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/components/es7210/es7210.c
new file mode 100644
index 0000000000..479e67a4a5
--- /dev/null
+++ b/examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/components/es7210/es7210.c
@@ -0,0 +1,341 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#include "es7210.h"
+#include "esp_log.h"
+#include "esp_check.h"
+
+const static char *TAG = "ES7210";
+
+#define IS_ES7210_I2S_FMT(val) (((val)==ES7210_I2S_FMT_I2S) || ((val)==ES7210_I2S_FMT_LJ) || \
+        ((val)==ES7210_I2S_FMT_DSP_A) || ((val)==ES7210_I2S_FMT_DSP_B))
+
+#define IS_ES7210_I2S_BITS(val) (((val)==ES7210_I2S_BITS_24B) || ((val)==ES7210_I2S_BITS_20B) || \
+        ((val)==ES7210_I2S_BITS_18B) || ((val)==ES7210_I2S_BITS_16B) || ((val)==ES7210_I2S_BITS_32B))
+
+#define IS_ES7210_MIC_GAIN(val) (((val) >= ES7210_MIC_GAIN_0DB) && ((val) <= ES7210_MIC_GAIN_37_5DB))
+
+#define IS_ES7210_MIC_BIAS(val) (((val)==ES7210_MIC_BIAS_2V18) || ((val)==ES7210_MIC_BIAS_2V26) || \
+        ((val)==ES7210_MIC_BIAS_2V36) || ((val)==ES7210_MIC_BIAS_2V45) || ((val)==ES7210_MIC_BIAS_2V55) || \
+        ((val)==ES7210_MIC_BIAS_2V66) || ((val)==ES7210_MIC_BIAS_2V78) || ((val)==ES7210_MIC_BIAS_2V87))
+
+#define ES7210_WRITE_REG(reg_addr, reg_value) do { \
+    ESP_RETURN_ON_ERROR(es7210_write_reg(handle, (reg_addr), (reg_value)), \
+                        TAG, "i2c communication error while writing "#reg_addr); \
+} while(0)
+
+struct es7210_dev_t {
+    i2c_port_t i2c_port; // TODO: update to i2c handle in future driver-NG
+    uint8_t i2c_addr;
+};
+
+/**
+ * @brief Clock coefficient structure
+ *
+ */
+typedef struct {
+    uint32_t mclk;            /*!< mclk frequency */
+    uint32_t lrck;            /*!< lrck */
+    uint8_t  ss_ds;           /*!< not used */
+    uint8_t  adc_div;         /*!< adcclk divider */
+    uint8_t  dll;             /*!< dll_bypass */
+    uint8_t  doubler;         /*!< doubler enable */
+    uint8_t  osr;             /*!< adc osr */
+    uint8_t  mclk_src;        /*!< select mclk  source */
+    uint32_t lrck_h;          /*!< The high 4 bits of lrck */
+    uint32_t lrck_l;          /*!< The low 8 bits of lrck */
+} coeff_div_t;
+
+/**
+ * @brief ES7210 clock coefficient lookup table
+ *
+ */
+static const coeff_div_t es7210_coeff_div[] = {
+//    mclk      lrck    ss_ds adc_div  dll  doubler osr  mclk_src  lrckh   lrckl
+    /* 8k */
+    {12288000,  8000 ,  0x00,  0x03,  0x01,  0x00,  0x20,  0x00,    0x06,  0x00},
+    {16384000,  8000 ,  0x00,  0x04,  0x01,  0x00,  0x20,  0x00,    0x08,  0x00},
+    {19200000,  8000 ,  0x00,  0x1e,  0x00,  0x01,  0x28,  0x00,    0x09,  0x60},
+    {4096000,   8000 ,  0x00,  0x01,  0x01,  0x00,  0x20,  0x00,    0x02,  0x00},
+
+    /* 11.025k */
+    {11289600,  11025,  0x00,  0x02,  0x01,  0x00,  0x20,  0x00,    0x01,  0x00},
+
+    /* 12k */
+    {12288000,  12000,  0x00,  0x02,  0x01,  0x00,  0x20,  0x00,    0x04,  0x00},
+    {19200000,  12000,  0x00,  0x14,  0x00,  0x01,  0x28,  0x00,    0x06,  0x40},
+
+    /* 16k */
+    {4096000,   16000,  0x00,  0x01,  0x01,  0x01,  0x20,  0x00,    0x01,  0x00},
+    {19200000,  16000,  0x00,  0x0a,  0x00,  0x00,  0x1e,  0x00,    0x04,  0x80},
+    {16384000,  16000,  0x00,  0x02,  0x01,  0x00,  0x20,  0x00,    0x04,  0x00},
+    {12288000,  16000,  0x00,  0x03,  0x01,  0x01,  0x20,  0x00,    0x03,  0x00},
+
+    /* 22.05k */
+    {11289600,  22050,  0x00,  0x01,  0x01,  0x00,  0x20,  0x00,    0x02,  0x00},
+
+    /* 24k */
+    {12288000,  24000,  0x00,  0x01,  0x01,  0x00,  0x20,  0x00,    0x02,  0x00},
+    {19200000,  24000,  0x00,  0x0a,  0x00,  0x01,  0x28,  0x00,    0x03,  0x20},
+
+    /* 32k */
+    {12288000,  32000,  0x00,  0x03,  0x00,  0x00,  0x20,  0x00,    0x01,  0x80},
+    {16384000,  32000,  0x00,  0x01,  0x01,  0x00,  0x20,  0x00,    0x02,  0x00},
+    {19200000,  32000,  0x00,  0x05,  0x00,  0x00,  0x1e,  0x00,    0x02,  0x58},
+
+    /* 44.1k */
+    {11289600,  44100,  0x00,  0x01,  0x01,  0x01,  0x20,  0x00,    0x01,  0x00},
+
+    /* 48k */
+    {12288000,  48000,  0x00,  0x01,  0x01,  0x01,  0x20,  0x00,    0x01,  0x00},
+    {19200000,  48000,  0x00,  0x05,  0x00,  0x01,  0x28,  0x00,    0x01,  0x90},
+
+    /* 64k */
+    {16384000,  64000,  0x01,  0x01,  0x01,  0x00,  0x20,  0x00,    0x01,  0x00},
+    {19200000,  64000,  0x00,  0x05,  0x00,  0x01,  0x1e,  0x00,    0x01,  0x2c},
+
+    /* 88.2k */
+    {11289600,  88200,  0x01,  0x01,  0x01,  0x01,  0x20,  0x00,    0x00,  0x80},
+
+    /* 96k */
+    {12288000,  96000,  0x01,  0x01,  0x01,  0x01,  0x20,  0x00,    0x00,  0x80},
+    {19200000,  96000,  0x01,  0x05,  0x00,  0x01,  0x28,  0x00,    0x00,  0xc8},
+};
+
+/**
+ * @brief Get coefficient from coefficient table
+ *
+ * @param mclk Desired MCLK value
+ * @param lrck Desired LRCK vaule
+ * @return Coefficient struct, NULL if desired value cannot be achieved
+ */
+static const coeff_div_t *es7210_get_coeff(uint32_t mclk, uint32_t lrck)
+{
+    for (int i = 0; i < sizeof(es7210_coeff_div) / sizeof(coeff_div_t); i++) {
+        if (es7210_coeff_div[i].lrck == lrck && es7210_coeff_div[i].mclk == mclk)
+            return &es7210_coeff_div[i];
+    }
+    return NULL;
+}
+
+static esp_err_t es7210_write_reg(es7210_dev_handle_t handle, uint8_t reg_addr, uint8_t reg_val)
+{
+    ESP_RETURN_ON_FALSE(handle, ESP_ERR_INVALID_ARG, TAG, "invalid device handle");
+    esp_err_t ret = ESP_OK;
+
+    i2c_cmd_handle_t cmd = i2c_cmd_link_create();
+    ESP_GOTO_ON_FALSE(cmd, ESP_ERR_NO_MEM, err, TAG, "memory allocation for i2c cmd handle failed");
+
+    ESP_GOTO_ON_ERROR(i2c_master_start(cmd), err, TAG, "error while appending i2c command");
+    ESP_GOTO_ON_ERROR(i2c_master_write_byte(cmd, handle->i2c_addr<<1 | I2C_MASTER_WRITE, true),
+                        err, TAG, "error while appending i2c command");
+    ESP_GOTO_ON_ERROR(i2c_master_write_byte(cmd, reg_addr, true), err,
+                      TAG, "error while appending i2c command");
+    ESP_GOTO_ON_ERROR(i2c_master_write_byte(cmd, reg_val, true), err,
+                      TAG, "error while appending i2c command");
+    ESP_GOTO_ON_ERROR(i2c_master_stop(cmd), err, TAG, "error while appending i2c command");
+
+    ESP_GOTO_ON_ERROR(i2c_master_cmd_begin(handle->i2c_port, cmd, pdMS_TO_TICKS(1000)),
+                        err, TAG, "error while writing register");
+err:
+    if(cmd) {
+        i2c_cmd_link_delete(cmd);
+    }
+    return ret;
+}
+
+static esp_err_t es7210_set_i2s_format(es7210_dev_handle_t handle, es7210_i2s_fmt_t i2s_format,
+                                       es7210_i2s_bits_t bit_width, bool tdm_enable)
+{
+    ESP_RETURN_ON_FALSE(handle, ESP_ERR_INVALID_ARG, TAG, "invalid device handle pointer");
+    ESP_RETURN_ON_FALSE(IS_ES7210_I2S_FMT(i2s_format), ESP_ERR_INVALID_ARG, TAG, "invalid i2s format argument");
+    ESP_RETURN_ON_FALSE(IS_ES7210_I2S_BITS(bit_width), ESP_ERR_INVALID_ARG, TAG, "invalid i2s bit width argument");
+
+    uint8_t reg_val = 0;
+
+    switch (bit_width) {
+    case ES7210_I2S_BITS_16B:
+        reg_val = 0x60;
+        break;
+    case ES7210_I2S_BITS_18B:
+        reg_val = 0x40;
+        break;
+    case ES7210_I2S_BITS_20B:
+        reg_val = 0x20;
+        break;
+    case ES7210_I2S_BITS_24B:
+        reg_val = 0x00;
+        break;
+    case ES7210_I2S_BITS_32B:
+        reg_val = 0x80;
+        break;
+    default:
+        abort();
+    }
+    ES7210_WRITE_REG(ES7210_SDP_INTERFACE1_REG11, i2s_format | reg_val);
+
+    const char *mode_str = NULL;
+    switch (i2s_format) {
+    case ES7210_I2S_FMT_I2S:
+        reg_val = 0x02;
+        mode_str = "standard i2s";
+        break;
+    case ES7210_I2S_FMT_LJ:
+        reg_val = 0x02;
+        mode_str = "left justify";
+        break;
+    case ES7210_I2S_FMT_DSP_A:
+        reg_val = 0x01;
+        mode_str = "DSP-A";
+        break;
+    case ES7210_I2S_FMT_DSP_B:
+        reg_val = 0x01;
+        mode_str = "DSP-B";
+        break;
+    default:
+        abort();
+    }
+
+    if (tdm_enable) { // enable 1xFS TDM
+        ES7210_WRITE_REG(ES7210_SDP_INTERFACE2_REG12, reg_val);
+    } else {
+        ES7210_WRITE_REG(ES7210_SDP_INTERFACE2_REG12, 0x00);
+    }
+
+    ESP_LOGI(TAG, "format: %s, bit width: %d, tdm mode %s", mode_str, bit_width, tdm_enable ? "enabled" : "disabled");
+    return ESP_OK;
+}
+
+static esp_err_t es7210_set_i2s_sample_rate(es7210_dev_handle_t handle, uint32_t sample_rate_hz, uint32_t mclk_ratio)
+{
+    ESP_RETURN_ON_FALSE(handle, ESP_ERR_INVALID_ARG, TAG, "invalid device handle pointer");
+
+    uint32_t mclk_freq_hz = sample_rate_hz * mclk_ratio;
+    const coeff_div_t *coeff_div = es7210_get_coeff(mclk_freq_hz, sample_rate_hz);
+    ESP_RETURN_ON_FALSE(coeff_div, ESP_ERR_NOT_SUPPORTED, TAG,
+                        "unable to set %"PRIu32"Hz sample rate with %"PRIu32"Hz MCLK", sample_rate_hz, mclk_freq_hz);
+    /* Set osr */
+    ES7210_WRITE_REG(ES7210_OSR_REG07, coeff_div->osr);
+    /* Set adc_div & doubler & dll */
+    ES7210_WRITE_REG(ES7210_MAINCLK_REG02, (coeff_div->adc_div) | (coeff_div->doubler << 6) | (coeff_div->dll << 7));
+    /* Set lrck */
+    ES7210_WRITE_REG(ES7210_LRCK_DIVH_REG04, coeff_div->lrck_h);
+    ES7210_WRITE_REG(ES7210_LRCK_DIVL_REG05, coeff_div->lrck_l);
+
+    ESP_LOGI(TAG, "sample rate: %"PRIu32"Hz, mclk frequency: %"PRIu32"Hz", sample_rate_hz, mclk_freq_hz);
+    return ESP_OK;
+}
+
+static esp_err_t es7210_set_mic_gain(es7210_dev_handle_t handle, es7210_mic_gain_t mic_gain)
+{
+    ESP_RETURN_ON_FALSE(handle, ESP_ERR_INVALID_ARG, TAG, "invalid device handle pointer");
+    ESP_RETURN_ON_FALSE(IS_ES7210_MIC_GAIN(mic_gain), ESP_ERR_INVALID_ARG, TAG, "invalid mic gain value");
+
+    ES7210_WRITE_REG(ES7210_MIC1_GAIN_REG43, mic_gain | 0x10);
+    ES7210_WRITE_REG(ES7210_MIC2_GAIN_REG44, mic_gain | 0x10);
+    ES7210_WRITE_REG(ES7210_MIC3_GAIN_REG45, mic_gain | 0x10);
+    ES7210_WRITE_REG(ES7210_MIC4_GAIN_REG46, mic_gain | 0x10);
+
+    return ESP_OK;
+}
+
+static esp_err_t es7210_set_mic_bias(es7210_dev_handle_t handle, es7210_mic_bias_t mic_bias)
+{
+    ESP_RETURN_ON_FALSE(handle, ESP_ERR_INVALID_ARG, TAG, "invalid device handle pointer");
+    ESP_RETURN_ON_FALSE(IS_ES7210_MIC_BIAS(mic_bias), ESP_ERR_INVALID_ARG, TAG, "invalid mic bias value");
+
+    ES7210_WRITE_REG(ES7210_MIC12_BIAS_REG41, mic_bias);
+    ES7210_WRITE_REG(ES7210_MIC34_BIAS_REG42, mic_bias);
+
+    return ESP_OK;
+}
+
+esp_err_t es7210_new_codec(const es7210_i2c_config_t *i2c_conf, es7210_dev_handle_t *handle_out)
+{
+    ESP_RETURN_ON_FALSE(i2c_conf, ESP_ERR_INVALID_ARG, TAG, "invalid device config pointer");
+    ESP_RETURN_ON_FALSE(handle_out, ESP_ERR_INVALID_ARG, TAG, "invalid device handle pointer");
+
+    struct es7210_dev_t *handle = calloc(1, sizeof(struct es7210_dev_t));
+    ESP_RETURN_ON_FALSE(handle, ESP_ERR_NO_MEM, TAG, "memory allocation for device handler failed");
+
+    handle->i2c_port = i2c_conf->i2c_port; // TODO: check i2c handle in future driver-NG
+    handle->i2c_addr = i2c_conf->i2c_addr;
+
+    *handle_out = handle;
+    return ESP_OK;
+}
+
+esp_err_t es7210_del_codec(es7210_dev_handle_t handle)
+{
+    ESP_RETURN_ON_FALSE(handle, ESP_ERR_INVALID_ARG, TAG, "invalid device handle pointer");
+
+    free(handle);
+
+    return ESP_OK;
+}
+
+esp_err_t es7210_config_codec(es7210_dev_handle_t handle, const es7210_codec_config_t *codec_conf)
+{
+    ESP_RETURN_ON_FALSE(handle, ESP_ERR_INVALID_ARG, TAG, "invalid device handle pointer");
+    ESP_RETURN_ON_FALSE(codec_conf, ESP_ERR_INVALID_ARG, TAG, "invalid codec config pointer");
+
+    /* Perform software reset */
+    ES7210_WRITE_REG(ES7210_RESET_REG00, 0xFF);
+    ES7210_WRITE_REG(ES7210_RESET_REG00, 0x32);
+    /* Set the initialization time when device powers up */
+    ES7210_WRITE_REG(ES7210_TIME_CONTROL0_REG09, 0x30);
+    ES7210_WRITE_REG(ES7210_TIME_CONTROL1_REG0A, 0x30);
+    /* Configure HPF for ADC1-4 */
+    ES7210_WRITE_REG(ES7210_ADC12_HPF1_REG23, 0x2A);
+    ES7210_WRITE_REG(ES7210_ADC12_HPF2_REG22, 0x0A);
+    ES7210_WRITE_REG(ES7210_ADC34_HPF1_REG21, 0x2A);
+    ES7210_WRITE_REG(ES7210_ADC34_HPF2_REG20, 0x0A);
+    /* Set bits per sample to 16, data protocal to I2S, enable 1xFS TDM */
+    ESP_RETURN_ON_ERROR(es7210_set_i2s_format(handle, codec_conf->i2s_format, codec_conf->bit_width,
+                        codec_conf->flags.tdm_enable), TAG, "error while setting i2s format");
+    /* Configure analog power and VMID voltage */
+    ES7210_WRITE_REG(ES7210_ANALOG_REG40, 0xC3);
+    /* Set MIC14 bias to 2.87V */
+    ESP_RETURN_ON_ERROR(es7210_set_mic_bias(handle, codec_conf->mic_bias), TAG, "error while setting mic bias");
+    /* Set MIC1-4 gain to 30dB */
+    ESP_RETURN_ON_ERROR(es7210_set_mic_gain(handle, codec_conf->mic_gain), TAG, "error while setting mic gain");
+    /* Power on MIC1-4 */
+    ES7210_WRITE_REG(ES7210_MIC1_POWER_REG47, 0x08);
+    ES7210_WRITE_REG(ES7210_MIC2_POWER_REG48, 0x08);
+    ES7210_WRITE_REG(ES7210_MIC3_POWER_REG49, 0x08);
+    ES7210_WRITE_REG(ES7210_MIC4_POWER_REG4A, 0x08);
+    /* Set ADC sample rate to 48kHz */
+    ESP_RETURN_ON_ERROR(es7210_set_i2s_sample_rate(handle, codec_conf->sample_rate_hz, codec_conf->mclk_ratio),
+                        TAG, "error while setting sample rate");
+    /* Power down DLL */
+    ES7210_WRITE_REG(ES7210_POWER_DOWN_REG06, 0x04);
+    /* Power on MIC1-4 bias & ADC1-4 & PGA1-4 Power */
+    ES7210_WRITE_REG(ES7210_MIC12_POWER_REG4B, 0x0F);
+    ES7210_WRITE_REG(ES7210_MIC34_POWER_REG4C, 0x0F);
+    /* Enable device */
+    ES7210_WRITE_REG(ES7210_RESET_REG00, 0x71);
+    ES7210_WRITE_REG(ES7210_RESET_REG00, 0x41);
+
+    return ESP_OK;
+}
+
+esp_err_t es7210_config_volume(es7210_dev_handle_t handle, int8_t volume_db)
+{
+    ESP_RETURN_ON_FALSE(handle, ESP_ERR_INVALID_ARG, TAG, "invalid device handle pointer");
+    ESP_RETURN_ON_FALSE(volume_db >= -95 && volume_db <= 32, ESP_ERR_INVALID_ARG, TAG, "invalid volume range");
+
+    /*
+     * reg_val: 0x00 represents -95.5dB, 0xBF represents 0dB (default after reset),
+     * and 0xFF represents +32dB, with a 0.5dB step
+     */
+    uint8_t reg_val = 191 + volume_db * 2;
+
+    ES7210_WRITE_REG(ES7210_ADC1_DIRECT_DB_REG1B, reg_val);
+    ES7210_WRITE_REG(ES7210_ADC2_DIRECT_DB_REG1C, reg_val);
+    ES7210_WRITE_REG(ES7210_ADC3_DIRECT_DB_REG1D, reg_val);
+    ES7210_WRITE_REG(ES7210_ADC4_DIRECT_DB_REG1E, reg_val);
+
+    return ESP_OK;
+}
diff --git a/examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/components/es7210/es7210.h b/examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/components/es7210/es7210.h
new file mode 100644
index 0000000000..3051e96f3d
--- /dev/null
+++ b/examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/components/es7210/es7210.h
@@ -0,0 +1,203 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "esp_err.h"
+#include "driver/i2c.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* ES7210 register addresses */
+#define  ES7210_RESET_REG00                 0x00        /* Reset control */
+#define  ES7210_CLOCK_OFF_REG01             0x01        /* Used to turn off the ADC clock */
+#define  ES7210_MAINCLK_REG02               0x02        /* Set ADC clock frequency division */
+#define  ES7210_MASTER_CLK_REG03            0x03        /* MCLK source $ SCLK division */
+#define  ES7210_LRCK_DIVH_REG04             0x04        /* lrck_divh */
+#define  ES7210_LRCK_DIVL_REG05             0x05        /* lrck_divl */
+#define  ES7210_POWER_DOWN_REG06            0x06        /* power down */
+#define  ES7210_OSR_REG07                   0x07
+#define  ES7210_MODE_CONFIG_REG08           0x08        /* Set master/slave & channels */
+#define  ES7210_TIME_CONTROL0_REG09         0x09        /* Set Chip intial state period*/
+#define  ES7210_TIME_CONTROL1_REG0A         0x0A        /* Set Power up state period */
+#define  ES7210_SDP_INTERFACE1_REG11        0x11        /* Set sample & fmt */
+#define  ES7210_SDP_INTERFACE2_REG12        0x12        /* Pins state */
+#define  ES7210_ADC_AUTOMUTE_REG13          0x13        /* Set mute */
+#define  ES7210_ADC34_MUTERANGE_REG14       0x14        /* Set mute range */
+#define  ES7210_ALC_SEL_REG16               0x16        /* Set ALC mode */
+#define  ES7210_ADC1_DIRECT_DB_REG1B        0x1B
+#define  ES7210_ADC2_DIRECT_DB_REG1C        0x1C
+#define  ES7210_ADC3_DIRECT_DB_REG1D        0x1D
+#define  ES7210_ADC4_DIRECT_DB_REG1E        0x1E        /* ADC direct dB when ALC close, ALC max gain when ALC open */
+#define  ES7210_ADC34_HPF2_REG20            0x20        /* HPF */
+#define  ES7210_ADC34_HPF1_REG21            0x21
+#define  ES7210_ADC12_HPF2_REG22            0x22
+#define  ES7210_ADC12_HPF1_REG23            0x23
+#define  ES7210_ANALOG_REG40                0x40        /* ANALOG Power */
+#define  ES7210_MIC12_BIAS_REG41            0x41
+#define  ES7210_MIC34_BIAS_REG42            0x42
+#define  ES7210_MIC1_GAIN_REG43             0x43
+#define  ES7210_MIC2_GAIN_REG44             0x44
+#define  ES7210_MIC3_GAIN_REG45             0x45
+#define  ES7210_MIC4_GAIN_REG46             0x46
+#define  ES7210_MIC1_POWER_REG47            0x47
+#define  ES7210_MIC2_POWER_REG48            0x48
+#define  ES7210_MIC3_POWER_REG49            0x49
+#define  ES7210_MIC4_POWER_REG4A            0x4A
+#define  ES7210_MIC12_POWER_REG4B           0x4B        /* MICBias & ADC & PGA Power */
+#define  ES7210_MIC34_POWER_REG4C           0x4C
+
+/**
+ * @brief Select I2S interface format for ES7210
+ */
+typedef enum {
+    ES7210_I2S_FMT_I2S = 0x00,      /*!< normal I2S format */
+    ES7210_I2S_FMT_LJ = 0x01,       /*!< left justify format */
+    ES7210_I2S_FMT_DSP_A = 0x03,    /*!< DSP-A format, MSB is available on 2nd SCLK rising edge after LRCK rising edge */
+    ES7210_I2S_FMT_DSP_B = 0x13     /*!< DSP-B format, MSB is available on 1st SCLK rising edge after LRCK rising edge */
+} es7210_i2s_fmt_t;
+
+/**
+ * @brief Select I2S bit width for ES7210
+ *
+ */
+typedef enum {
+    ES7210_I2S_BITS_16B = 16,       /*!< 16-bit I2S mode */
+    ES7210_I2S_BITS_18B = 18,       /*!< 18-bit I2S mode */
+    ES7210_I2S_BITS_20B = 20,       /*!< 20-bit I2S mode */
+    ES7210_I2S_BITS_24B = 24,       /*!< 24-bit I2S mode */
+    ES7210_I2S_BITS_32B = 32        /*!< 32-bit I2S mode */
+} es7210_i2s_bits_t;
+
+/**
+ * @brief Select MIC gain for ES7210
+ *
+ */
+typedef enum {
+    ES7210_MIC_GAIN_0DB = 0,       /*!< 0dB MIC gain */
+    ES7210_MIC_GAIN_3DB = 1,       /*!< 3dB MIC gain */
+    ES7210_MIC_GAIN_6DB = 2,       /*!< 6dB MIC gain */
+    ES7210_MIC_GAIN_9DB = 3,       /*!< 9dB MIC gain */
+    ES7210_MIC_GAIN_12DB = 4,      /*!< 12dB MIC gain */
+    ES7210_MIC_GAIN_15DB = 5,      /*!< 15dB MIC gain */
+    ES7210_MIC_GAIN_18DB = 6,      /*!< 18dB MIC gain */
+    ES7210_MIC_GAIN_21DB = 7,      /*!< 21dB MIC gain */
+    ES7210_MIC_GAIN_24DB = 8,      /*!< 24dB MIC gain */
+    ES7210_MIC_GAIN_27DB = 9,      /*!< 27dB MIC gain */
+    ES7210_MIC_GAIN_30DB = 10,     /*!< 30dB MIC gain */
+    ES7210_MIC_GAIN_33DB = 11,     /*!< 33dB MIC gain */
+    ES7210_MIC_GAIN_34_5DB = 12,   /*!< 34.5dB MIC gain */
+    ES7210_MIC_GAIN_36DB = 13,     /*!< 36dB MIC gain */
+    ES7210_MIC_GAIN_37_5DB = 14    /*!< 37.5dB MIC gain */
+} es7210_mic_gain_t;
+
+/**
+ * @brief Select MIC bias for ES7210
+ *
+ */
+typedef enum {
+    ES7210_MIC_BIAS_2V18 = 0x00,   /*!< 2.18V MIC bias */
+    ES7210_MIC_BIAS_2V26 = 0x10,   /*!< 2.26V MIC bias */
+    ES7210_MIC_BIAS_2V36 = 0x20,   /*!< 2.36V MIC bias */
+    ES7210_MIC_BIAS_2V45 = 0x30,   /*!< 2.45V MIC bias */
+    ES7210_MIC_BIAS_2V55 = 0x40,   /*!< 2.55V MIC bias */
+    ES7210_MIC_BIAS_2V66 = 0x50,   /*!< 2.66V MIC bias */
+    ES7210_MIC_BIAS_2V78 = 0x60,   /*!< 2.78V MIC bias */
+    ES7210_MIC_BIAS_2V87 = 0x70    /*!< 2.87V MIC bias */
+} es7210_mic_bias_t;
+
+/**
+ * @brief Type of es7210 device handle
+ *
+ */
+typedef struct es7210_dev_t* es7210_dev_handle_t;
+
+/**
+ * @brief ES7210 I2C config struct
+ *
+ */
+typedef struct {
+    i2c_port_t i2c_port; /*!< I2C port used to connecte ES7210 device */
+    uint8_t i2c_addr; /*!< I2C address of ES7210 device, can be 0x40 0x41 0x42 or 0x43 according to A0 and A1 pin */
+} es7210_i2c_config_t;
+
+/**
+ * @brief ES7210 codec config struct
+ *
+ */
+typedef struct {
+    uint32_t sample_rate_hz; /*!< Sample rate in Hz, common values are supported */
+    uint32_t mclk_ratio; /*!< MCLK-to-Sample-rate clock ratio, typically 256 */
+    es7210_i2s_fmt_t i2s_format; /*!< I2S format of ES7210's output, can be any value in es7210_i2s_fmt_t */
+    es7210_i2s_bits_t bit_width; /*!< I2S bit width of ES7210's output, can be any value in es7210_i2s_bits_t */
+    es7210_mic_bias_t mic_bias; /*!< Bias volatge of analog MIC, please refer to your MIC's datasheet */
+    es7210_mic_gain_t mic_gain; /*!< Gain of analog MIC, please adjust according to your MIC's sensitivity */
+    struct {
+        uint32_t tdm_enable:1; /*!< Choose whether to enable TDM mode */
+    } flags;
+} es7210_codec_config_t;
+
+/**
+ * @brief Create new ES7210 device handle.
+ *
+ * @param[in] i2c_conf Config for I2C used by ES7210
+ * @param[out] handle_out New ES7210 device handle
+ * @return
+ *          - ESP_OK                  Device handle creation success.
+ *          - ESP_ERR_INVALID_ARG     Invalid device handle or argument.
+ *          - ESP_ERR_NO_MEM          Memory allocation failed.
+ *
+ */
+esp_err_t es7210_new_codec(const es7210_i2c_config_t *i2c_conf, es7210_dev_handle_t *handle_out);
+
+/**
+ * @brief Delete ES7210 device handle.
+ *
+ * @param[in] handle ES7210 device handle
+ * @return
+ *          - ESP_OK                  Device handle deletion success.
+ *          - ESP_ERR_INVALID_ARG     Invalid device handle or argument.
+ *
+ */
+esp_err_t es7210_del_codec(es7210_dev_handle_t handle);
+
+/**
+ * @brief Configure codec-related parameters of ES7210.
+ *
+ * @param[in] handle ES7210 device handle
+ * @param codec_conf codec-related parameters of ES7210
+ * @return
+ *          - ESP_OK                  Codec config success.
+ *          - ESP_ERR_INVALID_ARG     Invalid device handle or argument.
+ *          - ESP_ERR_NO_MEM          Memory allocation failed.
+ *          - ESP_FAIL                Sending command error, slave hasn't ACK the transfer.
+ *          - ESP_ERR_INVALID_STATE   I2C driver not installed or not in master mode.
+ *          - ESP_ERR_TIMEOUT         Operation timeout because the bus is busy.
+ *
+ */
+esp_err_t es7210_config_codec(es7210_dev_handle_t handle, const es7210_codec_config_t *codec_conf);
+
+/**
+ * @brief Configure volume of ES7210.
+ *
+ * @param[in] handle ES7210 device handle
+ * @param volume_db Volume to be set, in dB, with a range from -95dB to +32dB.
+ * @return
+ *          - ESP_OK                  Volume config success.
+ *          - ESP_ERR_INVALID_ARG     Invalid device handle or argument.
+ *          - ESP_ERR_NO_MEM          Memory allocation failed.
+ *          - ESP_FAIL                Sending command error, slave hasn't ACK the transfer.
+ *          - ESP_ERR_INVALID_STATE   I2C driver not installed or not in master mode.
+ *          - ESP_ERR_TIMEOUT         Operation timeout because the bus is busy.
+ *
+ */
+esp_err_t es7210_config_volume(es7210_dev_handle_t handle, int8_t volume_db);
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/main/CMakeLists.txt b/examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/main/CMakeLists.txt
new file mode 100644
index 0000000000..223b8f8931
--- /dev/null
+++ b/examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/main/CMakeLists.txt
@@ -0,0 +1,3 @@
+idf_component_register(SRCS "i2s_es7210_record_example.c"
+                       INCLUDE_DIRS "../../../common"
+)
diff --git a/examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/main/i2s_es7210_record_example.c b/examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/main/i2s_es7210_record_example.c
new file mode 100644
index 0000000000..87eb8c5cb8
--- /dev/null
+++ b/examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/main/i2s_es7210_record_example.c
@@ -0,0 +1,259 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+#include <string.h>
+#include "sdkconfig.h"
+#include "esp_check.h"
+#include "esp_vfs_fat.h"
+#include "driver/i2s_tdm.h"
+#include "driver/i2c.h"
+#include "es7210.h"
+#include "format_wav.h"
+
+#if CONFIG_IDF_TARGET_ESP32S3 // ESP32-S3-Korvo-1 pinout
+/* I2C port and GPIOs */
+#define EXAMPLE_I2C_NUM            (0)
+#define EXAMPLE_I2C_SDA_IO         (1)
+#define EXAMPLE_I2C_SCL_IO         (2)
+
+/* I2S port and GPIOs */
+#define EXAMPLE_I2S_NUM            (0)
+#define EXAMPLE_I2S_MCK_IO         (20)
+#define EXAMPLE_I2S_BCK_IO         (10)
+#define EXAMPLE_I2S_WS_IO          (9)
+#define EXAMPLE_I2S_DI_IO          (11)
+
+/* SD card SPI GPIOs */
+#define EXAMPLE_SD_SPI_CLK_IO      (18)
+#define EXAMPLE_SD_SPI_MOSI_IO     (17)
+#define EXAMPLE_SD_SPI_MISO_IO     (16)
+#define EXAMPLE_SD_SPI_CS_IO       (15)
+#elif CONFIG_IDF_TARGET_ESP32C3
+#define EXAMPLE_I2C_NUM            (0)
+#define EXAMPLE_I2C_SDA_IO         (3)
+#define EXAMPLE_I2C_SCL_IO         (2)
+
+/* I2S port and GPIOs */
+#define EXAMPLE_I2S_NUM            (0)
+#define EXAMPLE_I2S_MCK_IO         (0)
+#define EXAMPLE_I2S_BCK_IO         (1)
+#define EXAMPLE_I2S_WS_IO          (10)
+#define EXAMPLE_I2S_DI_IO          (8)
+
+/* SD card SPI GPIOs */
+#define EXAMPLE_SD_SPI_CLK_IO      (5)
+#define EXAMPLE_SD_SPI_MOSI_IO     (7)
+#define EXAMPLE_SD_SPI_MISO_IO     (6)
+#define EXAMPLE_SD_SPI_CS_IO       (4)
+#endif
+
+/* I2S configurations */
+#define EXAMPLE_I2S_TDM_FORMAT     (ES7210_I2S_FMT_I2S)
+#define EXAMPLE_I2S_CHAN_NUM       (4)
+#define EXAMPLE_I2S_SAMPLE_RATE    (48000)
+#define EXAMPLE_I2S_MCLK_MULTIPLE  (I2S_MCLK_MULTIPLE_256)
+#define EXAMPLE_I2S_SAMPLE_BITS    (I2S_DATA_BIT_WIDTH_16BIT)
+#define EXAMPLE_I2S_TDM_SLOT_MASK  (I2S_TDM_SLOT0 | I2S_TDM_SLOT1 | I2S_TDM_SLOT2 | I2S_TDM_SLOT3)
+
+/* ES7210 configurations */
+#define EXAMPLE_ES7210_I2C_ADDR    (0x40)
+#define EXAMPLE_ES7210_I2C_CLK     (100000)
+#define EXAMPLE_ES7210_MIC_GAIN    (ES7210_MIC_GAIN_30DB)
+#define EXAMPLE_ES7210_MIC_BIAS    (ES7210_MIC_BIAS_2V87)
+#define EXAMPLE_ES7210_ADC_VOLUME  (0)
+
+/* SD card & recording configurations */
+#define EXAMPLE_RECORD_TIME_SEC    (10)
+#define EXAMPLE_SD_MOUNT_POINT     "/sdcard"
+#define EXAMPLE_RECORD_FILE_PATH   "/RECORD.WAV"
+
+static const char *TAG = "example";
+
+
+static i2s_chan_handle_t es7210_i2s_init(void)
+{
+    i2s_chan_handle_t i2s_rx_chan = NULL;
+    ESP_LOGI(TAG, "Create I2S receive channel");
+    i2s_chan_config_t i2s_rx_conf = I2S_CHANNEL_DEFAULT_CONFIG(I2S_NUM_AUTO, I2S_ROLE_MASTER);
+    ESP_ERROR_CHECK(i2s_new_channel(&i2s_rx_conf, NULL, &i2s_rx_chan));
+
+    ESP_LOGI(TAG, "Configure I2S receive channel to TDM mode");
+    i2s_tdm_config_t i2s_tdm_rx_conf = {
+#if EXAMPLE_I2S_FORMAT == ES7210_I2S_FMT_I2S
+        .slot_cfg = I2S_TDM_PHILIP_SLOT_DEFAULT_CONFIG(EXAMPLE_I2S_SAMPLE_BITS, I2S_SLOT_MODE_STEREO, EXAMPLE_I2S_TDM_SLOT_MASK),
+#elif EXAMPLE_I2S_FORMAT == ES7210_I2S_FMT_LJ
+        .slot_cfg = I2S_TDM_MSB_SLOT_DEFAULT_CONFIG(EXAMPLE_I2S_SAMPLE_BITS, I2S_SLOT_MODE_STEREO, EXAMPLE_I2S_TDM_SLOT_MASK),
+#elif EXAMPLE_I2S_FORMAT == ES7210_I2S_FMT_DSP_A
+        .slot_cfg = I2S_TDM_PCM_SHORT_SLOT_DEFAULT_CONFIG(EXAMPLE_I2S_SAMPLE_BITS, I2S_SLOT_MODE_STEREO, EXAMPLE_I2S_TDM_SLOT_MASK),
+#elif EXAMPLE_I2S_FORMAT == ES7210_I2S_FMT_DSP_B
+        .slot_cfg = I2S_TDM_PCM_LONG_SLOT_DEFAULT_CONFIG(EXAMPLE_I2S_SAMPLE_BITS, I2S_SLOT_MODE_STEREO, EXAMPLE_I2S_TDM_SLOT_MASK),
+#endif
+        .clk_cfg  = {
+            .clk_src = I2S_CLK_SRC_DEFAULT,
+            .sample_rate_hz = EXAMPLE_I2S_SAMPLE_RATE,
+            .mclk_multiple = EXAMPLE_I2S_MCLK_MULTIPLE
+        },
+        .gpio_cfg = {
+            .mclk = EXAMPLE_I2S_MCK_IO,
+            .bclk = EXAMPLE_I2S_BCK_IO,
+            .ws   = EXAMPLE_I2S_WS_IO,
+            .dout = -1, // ES7210 only has ADC capability
+            .din  = EXAMPLE_I2S_DI_IO
+        },
+    };
+
+    ESP_ERROR_CHECK(i2s_channel_init_tdm_mode(i2s_rx_chan, &i2s_tdm_rx_conf));
+
+    return i2s_rx_chan;
+}
+
+sdmmc_card_t * mount_sdcard(void)
+{
+    sdmmc_host_t sdmmc_host = SDSPI_HOST_DEFAULT();
+    sdmmc_card_t *sdmmc_card = NULL;
+
+    ESP_LOGI(TAG, "Initializing SPI bus for SD card");
+    spi_bus_config_t bus_cfg = {
+        .mosi_io_num = EXAMPLE_SD_SPI_MOSI_IO,
+        .miso_io_num = EXAMPLE_SD_SPI_MISO_IO,
+        .sclk_io_num = EXAMPLE_SD_SPI_CLK_IO,
+        .quadwp_io_num = -1,
+        .quadhd_io_num = -1,
+        .max_transfer_sz = 4000,
+    };
+    ESP_ERROR_CHECK(spi_bus_initialize(sdmmc_host.slot, &bus_cfg, SPI_DMA_CH_AUTO));
+
+    sdspi_device_config_t slot_config = SDSPI_DEVICE_CONFIG_DEFAULT();
+    slot_config.gpio_cs = EXAMPLE_SD_SPI_CS_IO;
+    slot_config.host_id = sdmmc_host.slot;
+
+    ESP_LOGI(TAG, "Mounting SD card");
+    esp_vfs_fat_sdmmc_mount_config_t mount_config = {
+        .format_if_mount_failed = true,
+        .max_files = 2,
+        .allocation_unit_size = 8 * 1024
+    };
+
+    esp_err_t ret;
+    while (1) {
+        ret = esp_vfs_fat_sdspi_mount(EXAMPLE_SD_MOUNT_POINT, &sdmmc_host, &slot_config, &mount_config, &sdmmc_card);
+        if (ret == ESP_OK) {
+            break;
+        } else if (ret == ESP_FAIL) {
+            ESP_LOGE(TAG, "Failed to mount filesystem.");
+        } else {
+            ESP_LOGE(TAG, "Failed to initialize the card (%s). "
+                     "Make sure SD card lines have pull-up resistors in place.", esp_err_to_name(ret));
+        }
+        vTaskDelay(pdMS_TO_TICKS(1000));
+    }
+
+    ESP_LOGI(TAG, "Card size: %lluMB, speed: %dMHz",
+            (((uint64_t)sdmmc_card->csd.capacity) * sdmmc_card->csd.sector_size) >> 20,
+            sdmmc_card->max_freq_khz / 1000);
+
+    return sdmmc_card;
+}
+
+static void es7210_codec_init(void)
+{
+    ESP_LOGI(TAG, "Init I2C used to configure ES7210");
+    i2c_config_t i2c_conf = {
+        .sda_io_num = EXAMPLE_I2C_SDA_IO,
+        .scl_io_num = EXAMPLE_I2C_SCL_IO,
+        .mode = I2C_MODE_MASTER,
+        .sda_pullup_en = GPIO_PULLUP_ENABLE,
+        .scl_pullup_en = GPIO_PULLUP_ENABLE,
+        .master.clk_speed = EXAMPLE_ES7210_I2C_CLK,
+    };
+    ESP_ERROR_CHECK(i2c_param_config(EXAMPLE_I2C_NUM, &i2c_conf));
+    ESP_ERROR_CHECK(i2c_driver_install(EXAMPLE_I2C_NUM, i2c_conf.mode, 0, 0, 0));
+
+    /* Create ES7210 device handle */
+    es7210_dev_handle_t es7210_handle = NULL;
+    es7210_i2c_config_t es7210_i2c_conf = {
+        .i2c_port = EXAMPLE_I2C_NUM,
+        .i2c_addr = EXAMPLE_ES7210_I2C_ADDR
+    };
+    ESP_ERROR_CHECK(es7210_new_codec(&es7210_i2c_conf, &es7210_handle));
+
+    ESP_LOGI(TAG, "Configure ES7210 codec parameters");
+    es7210_codec_config_t codec_conf = {
+        .i2s_format = EXAMPLE_I2S_TDM_FORMAT,
+        .mclk_ratio = EXAMPLE_I2S_MCLK_MULTIPLE,
+        .sample_rate_hz = EXAMPLE_I2S_SAMPLE_RATE,
+        .bit_width = (es7210_i2s_bits_t)EXAMPLE_I2S_SAMPLE_BITS,
+        .mic_bias = EXAMPLE_ES7210_MIC_BIAS,
+        .mic_gain = EXAMPLE_ES7210_MIC_GAIN,
+        .flags.tdm_enable = true
+    };
+    ESP_ERROR_CHECK(es7210_config_codec(es7210_handle, &codec_conf));
+    ESP_ERROR_CHECK(es7210_config_volume(es7210_handle, EXAMPLE_ES7210_ADC_VOLUME));
+}
+
+static esp_err_t record_wav(i2s_chan_handle_t i2s_rx_chan)
+{
+    ESP_RETURN_ON_FALSE(i2s_rx_chan, ESP_FAIL, TAG, "invalid i2s channel handle pointer");
+    esp_err_t ret = ESP_OK;
+
+    uint32_t byte_rate = EXAMPLE_I2S_SAMPLE_RATE * EXAMPLE_I2S_CHAN_NUM * EXAMPLE_I2S_SAMPLE_BITS / 8;
+    uint32_t wav_size = byte_rate * EXAMPLE_RECORD_TIME_SEC;
+
+    const wav_header_t wav_header =
+        WAV_HEADER_PCM_DEFAULT(wav_size, EXAMPLE_I2S_SAMPLE_BITS, EXAMPLE_I2S_SAMPLE_RATE, EXAMPLE_I2S_CHAN_NUM);
+
+    ESP_LOGI(TAG, "Opening file %s", EXAMPLE_RECORD_FILE_PATH);
+    FILE *f = fopen(EXAMPLE_SD_MOUNT_POINT EXAMPLE_RECORD_FILE_PATH, "w");
+    ESP_RETURN_ON_FALSE(f, ESP_FAIL, TAG, "error while opening wav file");
+
+    /* Write wav header */
+    ESP_GOTO_ON_FALSE(fwrite(&wav_header, sizeof(wav_header_t), 1, f), ESP_FAIL, err,
+                      TAG, "error while writting wav header");
+
+    /* Start recording */
+    size_t wav_written = 0;
+    static int16_t i2s_readraw_buff[4096];
+    ESP_GOTO_ON_ERROR(i2s_channel_enable(i2s_rx_chan), err, TAG, "error while starting i2s rx channel");
+    while (wav_written < wav_size) {
+        if(wav_written % byte_rate < sizeof(i2s_readraw_buff)) {
+            ESP_LOGI(TAG, "Recording: %"PRIu32"/%ds", wav_written/byte_rate + 1, EXAMPLE_RECORD_TIME_SEC);
+        }
+        size_t bytes_read = 0;
+        /* Read RAW samples from ES7210 */
+        ESP_GOTO_ON_ERROR(i2s_channel_read(i2s_rx_chan, i2s_readraw_buff, sizeof(i2s_readraw_buff), &bytes_read,
+                          pdMS_TO_TICKS(1000)), err, TAG, "error while reading samples from i2s");
+        /* Write the samples to the WAV file */
+        ESP_GOTO_ON_FALSE(fwrite(i2s_readraw_buff, bytes_read, 1, f), ESP_FAIL, err,
+                          TAG, "error while writing samples to wav file");
+        wav_written += bytes_read;
+    }
+
+err:
+    i2s_channel_disable(i2s_rx_chan);
+    ESP_LOGI(TAG, "Recording done! Flushing file buffer");
+    fclose(f);
+
+    return ret;
+}
+
+void app_main(void)
+{
+    /* Init I2C bus to configure ES7210 and I2S bus to receive audio data from ES7210 */
+    i2s_chan_handle_t i2s_rx_chan = es7210_i2s_init();
+    /* Create ES7210 device handle and configure codec parameters */
+    es7210_codec_init();
+    /* Mount SD card, the recorded audio file will be saved into it */
+    sdmmc_card_t *sdmmc_card = mount_sdcard();
+    /* Start to record wav audio */
+    esp_err_t err = record_wav(i2s_rx_chan);
+    /* Unmount SD card */
+    esp_vfs_fat_sdcard_unmount(EXAMPLE_SD_MOUNT_POINT, sdmmc_card);
+    if(err == ESP_OK) {
+        ESP_LOGI(TAG, "Audio was successfully recorded into "EXAMPLE_RECORD_FILE_PATH
+                      ". You can now remove the SD card safely");
+    } else {
+        ESP_LOGE(TAG, "Record failed, "EXAMPLE_RECORD_FILE_PATH" on SD card may not be playable.");
+    }
+}
diff --git a/examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/pytest_i2s_es7210_tdm.py b/examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/pytest_i2s_es7210_tdm.py
new file mode 100644
index 0000000000..c6ca369f64
--- /dev/null
+++ b/examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/pytest_i2s_es7210_tdm.py
@@ -0,0 +1,14 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: Unlicense OR CC0-1.0
+import pytest
+from pytest_embedded import Dut
+
+
+@pytest.mark.esp32s3
+@pytest.mark.esp32c3
+@pytest.mark.generic
+def test_i2s_es7210_tdm_example(dut: Dut) -> None:
+    dut.expect_exact('example: Create I2S receive channel')
+    dut.expect_exact('example: Configure I2S receive channel to TDM mode')
+    dut.expect_exact('example: Init I2C used to configure ES7210')
+    dut.expect_exact('example: Configure ES7210 codec parameters')

From e40d733d5ac3b0afd0ec144512e84b95a18e3011 Mon Sep 17 00:00:00 2001
From: Mahavir Jain <mahavir@espressif.com>
Date: Tue, 23 Aug 2022 16:37:14 +0530
Subject: [PATCH 198/665] secure-boot-v2: fix minor typo (s/MFG1/MGF1)

---
 docs/en/security/secure-boot-v2.rst | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/docs/en/security/secure-boot-v2.rst b/docs/en/security/secure-boot-v2.rst
index 89fde7abcd..ef890c9cec 100644
--- a/docs/en/security/secure-boot-v2.rst
+++ b/docs/en/security/secure-boot-v2.rst
@@ -150,7 +150,7 @@ The content of each signature block is shown in the following table:
           - Pre-calculated M’, derived from ‘n’
         * - 812
           - 384
-          - RSA-PSS Signature result (section 8.1.1 of RFC8017) of image content, computed using following PSS parameters: SHA256 hash, MFG1 function, salt length 32 bytes, default trailer field (0xBC).
+          - RSA-PSS Signature result (section 8.1.1 of RFC8017) of image content, computed using following PSS parameters: SHA256 hash, MGF1 function, salt length 32 bytes, default trailer field (0xBC).
         * - 1196
           - 4
           - CRC32 of the preceding 1196 bytes.

From 0b4122eceebec2916b891b1b578d75ad255cae1d Mon Sep 17 00:00:00 2001
From: zhiweijian <zhiweijian@espressif.com>
Date: Tue, 23 Aug 2022 21:20:43 +0800
Subject: [PATCH 199/665] Add QA test Functions

---
 components/bt/controller/lib_esp32 | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/bt/controller/lib_esp32 b/components/bt/controller/lib_esp32
index c98341759b..d3a4f5bbc5 160000
--- a/components/bt/controller/lib_esp32
+++ b/components/bt/controller/lib_esp32
@@ -1 +1 @@
-Subproject commit c98341759b2c152c58878db6daf22d153a75fda4
+Subproject commit d3a4f5bbc58a9bb9f2398862606153c13a3f4e54

From a8c0f1feb642e1314232a4e4f3729b36d4f91cd2 Mon Sep 17 00:00:00 2001
From: Armando <douyiwen@espressif.com>
Date: Tue, 23 Aug 2022 21:15:10 +0800
Subject: [PATCH 200/665] esp_adc: migrate adc wifi test to test app

---
 components/driver/test/test_adc2_with_wifi.c  | 343 ------------------
 .../esp_adc/test_apps/adc/main/CMakeLists.txt |   1 +
 .../esp_adc/test_apps/adc/main/test_adc.c     |   1 -
 .../test_apps/adc/main/test_adc2_wifi.c       | 210 +++++++++++
 .../test_apps/adc/main/test_common_adc.h      |   1 +
 5 files changed, 212 insertions(+), 344 deletions(-)
 delete mode 100644 components/driver/test/test_adc2_with_wifi.c
 create mode 100644 components/esp_adc/test_apps/adc/main/test_adc2_wifi.c

diff --git a/components/driver/test/test_adc2_with_wifi.c b/components/driver/test/test_adc2_with_wifi.c
deleted file mode 100644
index a889592bb9..0000000000
--- a/components/driver/test/test_adc2_with_wifi.c
+++ /dev/null
@@ -1,343 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-/*
- Tests for the adc2 device driver
-*/
-#include "esp_system.h"
-#include "unity.h"
-#include "esp_system.h"
-#include "esp_event.h"
-#include "esp_wifi.h"
-#include "esp_log.h"
-#include "nvs_flash.h"
-#include "test_utils.h"
-#include "driver/gpio.h"
-#include "freertos/FreeRTOS.h"
-#include "freertos/task.h"
-#include "driver/gpio.h"
-#define CONFIG_ADC_SUPPRESS_DEPRECATE_WARN 1
-#include "driver/adc.h"
-
-#if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32C3, ESP32C2)
-
-static const char* TAG = "test_adc2";
-
-#define DEFAULT_SSID "TEST_SSID"
-#define DEFAULT_PWD  "TEST_PASS"
-
-#if CONFIG_IDF_TARGET_ESP32
-#define ADC2_CHAN1              ADC2_CHANNEL_9
-#define ADC_WIDTH               ADC_WIDTH_BIT_12
-#define ADC_HIGH                4095
-#define ADC_ERROR_THRES         20
-#elif CONFIG_IDF_TARGET_ESP32S2
-#define ADC2_CHAN1              ADC2_CHANNEL_7
-#define ADC_WIDTH               ADC_WIDTH_BIT_13
-#define ADC_HIGH                8191
-#define ADC_ERROR_THRES         100
-#elif CONFIG_IDF_TARGET_ESP32C3
-#define ADC2_CHAN1              ADC2_CHANNEL_0
-#define ADC_WIDTH               ADC_WIDTH_BIT_12
-#define ADC_HIGH                4095
-#define ADC_ERROR_THRES         100
-#elif CONFIG_IDF_TARGET_ESP32S3
-#define ADC2_CHAN1              ADC2_CHANNEL_0
-#define ADC_WIDTH               ADC_WIDTH_BIT_12
-#define ADC_HIGH                4095
-#define ADC_ERROR_THRES         100
-#endif
-
-#define ADC_LOW                 0
-#define TEST_NUM                8
-
-#define MINUS_UNTIL_ZERO(a, b) ( ((a) > (b)) ? ((a)-(b)): 0)
-#define TIME_REMAIN(start, now, timeout) ((start) >= (now) ? MINUS_UNTIL_ZERO((timeout), (now)-(start)) : -1)
-
-
-static void wifi_event_handler(void* arg, esp_event_base_t event_base,
-                                int32_t event_id, void* event_data)
-{
-    printf("ev_handle_called.\n");
-    switch(event_id) {
-        case WIFI_EVENT_STA_START:
-            ESP_LOGI(TAG, "WIFI_EVENT_STA_START");
-    //do not actually connect in test case
-            //;
-            break;
-        case WIFI_EVENT_STA_DISCONNECTED:
-            ESP_LOGI(TAG, "WIFI_EVENT_STA_DISCONNECTED");
-            TEST_ESP_OK(esp_wifi_connect());
-            break;
-        default:
-            break;
-    }
-    return ;
-}
-
-static void ip_event_handler(void* arg, esp_event_base_t event_base,
-                                int32_t event_id, void* event_data)
-{
-    ip_event_got_ip_t *event;
-    printf("ev_handle_called.\n");
-    switch(event_id) {
-        case IP_EVENT_STA_GOT_IP:
-            event = (ip_event_got_ip_t*)event_data;
-            ESP_LOGI(TAG, "IP_EVENT_STA_GOT_IP");
-            ESP_LOGI(TAG, "got ip:" IPSTR "\n", IP2STR(&event->ip_info.ip));
-            break;
-        default:
-            break;
-    }
-
-    return ;
-}
-
-static int event_init(void)
-{
-    TEST_ESP_OK(esp_event_loop_create_default());
-    ESP_ERROR_CHECK(esp_event_handler_register(WIFI_EVENT, ESP_EVENT_ANY_ID, &wifi_event_handler, NULL));
-    ESP_ERROR_CHECK(esp_event_handler_register(IP_EVENT, ESP_EVENT_ANY_ID, &ip_event_handler, NULL));
-    return ESP_OK;
-}
-
-static int event_deinit(void)
-{
-    ESP_ERROR_CHECK(esp_event_handler_unregister(WIFI_EVENT, ESP_EVENT_ANY_ID, &wifi_event_handler));
-    ESP_ERROR_CHECK(esp_event_handler_unregister(IP_EVENT, ESP_EVENT_ANY_ID, &ip_event_handler));
-    return ESP_OK;
-}
-
-TEST_CASE("adc2 work with wifi","[adc]")
-{
-    test_case_uses_tcpip();
-
-    //---------------------------------WiFi init-----------------------------------//
-    printf("nvs init\n");
-    esp_err_t r = nvs_flash_init();
-    if (r == ESP_ERR_NVS_NO_FREE_PAGES || r == ESP_ERR_NVS_NEW_VERSION_FOUND) {
-        printf("no free pages or nvs version mismatch, erase..\n");
-        TEST_ESP_OK(nvs_flash_erase());
-        r = nvs_flash_init();
-    }
-    TEST_ESP_OK( r);
-    esp_netif_init();
-    event_init();
-    esp_netif_create_default_wifi_sta();
-
-    wifi_init_config_t cfg = WIFI_INIT_CONFIG_DEFAULT();
-
-    /* Restrict the number of buffers to allocate to account for limited memory when running large number of tests */
-    cfg.static_rx_buf_num = 2;
-    cfg.static_tx_buf_num = 2;
-
-    TEST_ESP_OK(esp_wifi_init(&cfg));
-    wifi_config_t wifi_config = {
-        .sta = {
-            .ssid = DEFAULT_SSID,
-            .password = DEFAULT_PWD
-        },
-    };
-    TEST_ESP_OK(esp_wifi_set_mode(WIFI_MODE_STA));
-    TEST_ESP_OK(esp_wifi_set_config(WIFI_IF_STA, &wifi_config));
-
-    //---------------------------------ADC init-----------------------------------//
-    int read_raw;
-    int target_value;
-    gpio_num_t test_adc_io;
-    bool test_list[TEST_NUM] ={1, 1, 0, 0, 1, 0, 1, 0};
-
-    adc2_pad_get_io_num(ADC2_CHAN1, &test_adc_io);
-    TEST_ESP_OK(adc2_config_channel_atten(ADC2_CHAN1, ADC_ATTEN_DB_0));
-    printf("test_adc_io is %d\n", test_adc_io);
-
-    //---------------------------------GPIO init-----------------------------------//
-    gpio_config_t gpio_cfg = {
-        .pin_bit_mask = BIT64(test_adc_io),
-        .mode = GPIO_MODE_OUTPUT,
-        //for powersave reasons, the GPIO should not be floating, select pullup
-        .pull_up_en = true,
-        .pull_down_en = false,
-        .intr_type = GPIO_INTR_DISABLE,
-    };
-    gpio_config(&gpio_cfg);
-
-    for (int i = 0; i < TEST_NUM; i++) {
-        TEST_ESP_OK(gpio_set_level(test_adc_io, test_list[i]));
-        target_value = test_list[i] ? ADC_HIGH : ADC_LOW;
-
-        /* ADC2 single read before WIFI start */
-        TEST_ESP_OK(adc2_get_raw(ADC2_CHAN1, ADC_WIDTH, &read_raw));
-        printf("Before WiFi starts, ADC read: %d (target_value: %d)\n", read_raw, target_value);
-        TEST_ASSERT_INT_WITHIN(ADC_ERROR_THRES, target_value, read_raw);
-
-        /* ADC2 single read when WIFI is on */
-        TEST_ESP_OK(esp_wifi_start());
-    #if CONFIG_IDF_TARGET_ESP32
-        TEST_ASSERT_EQUAL(adc2_get_raw(ADC2_CHAN1, ADC_WIDTH, &read_raw), ESP_ERR_TIMEOUT);
-    #elif SOC_ADC_ARBITER_SUPPORTED
-        esp_err_t ret;
-        int32_t start = xTaskGetTickCount();
-        int32_t now;
-        int32_t remain_wait_ms = 0;
-        int32_t timeout = pdMS_TO_TICKS(10);
-
-        do {
-            now = xTaskGetTickCount();
-            remain_wait_ms = pdTICKS_TO_MS(TIME_REMAIN(start, now, timeout));
-
-            ret = adc2_get_raw(ADC2_CHAN1, ADC_WIDTH, &read_raw);
-            if (ret == ESP_OK) {
-                printf("When WiFi is ON, ADC read: %d (target_value: %d)\n", read_raw, target_value);
-                TEST_ASSERT_INT_WITHIN(ADC_ERROR_THRES, target_value, read_raw);
-                break;
-            } else if (ret == ESP_ERR_INVALID_STATE) {
-                continue;
-            } else {
-                TEST_ESP_OK(ret);
-            }
-        } while (remain_wait_ms);
-    #endif
-
-        /* ADC2 single read after WIFI is off */
-        TEST_ESP_OK(esp_wifi_stop());
-        TEST_ESP_OK(adc2_get_raw(ADC2_CHAN1, ADC_WIDTH, &read_raw));
-        printf("After WiFi is OFF, ADC read: %d (target_value: %d)\n", read_raw, target_value);
-        TEST_ASSERT_INT_WITHIN(ADC_ERROR_THRES, target_value, read_raw);
-    }
-
-    TEST_ESP_OK(esp_wifi_deinit());
-    event_deinit();
-    nvs_flash_deinit();
-
-    TEST_IGNORE_MESSAGE("this test case is ignored due to the critical memory leak of esp_netif and event_loop.");
-}
-
-#endif  //#if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32C3, ESP32S3)
-
-
-#ifdef CONFIG_IDF_TARGET_ESP32
-
-#include "driver/adc.h"
-
-#define ADC1_CHANNEL_4_IO      (32)
-#define ADC_SAMPLE_RATE        (36000)
-#define ADC_TEST_CHANNEL       ADC1_CHANNEL_4
-
-static void adc_dma_init(void)
-{
-    adc_digi_init_config_t adc_dma_config = {
-        .max_store_buf_size = 1024,
-        .conv_num_each_intr = 256,
-        .adc1_chan_mask = 1 << ADC_TEST_CHANNEL,
-        .adc2_chan_mask = 0,
-    };
-    TEST_ESP_OK(adc_digi_initialize(&adc_dma_config));
-
-    adc_digi_pattern_config_t adc_pattern = {
-        .atten = ADC_ATTEN_DB_0,
-        .channel = ADC_TEST_CHANNEL,
-        .unit = 0,
-        .bit_width = SOC_ADC_DIGI_MAX_BITWIDTH
-    };
-    adc_digi_configuration_t dig_cfg = {
-        .conv_limit_en = 1,
-        .conv_limit_num = 250,
-        .sample_freq_hz = ADC_SAMPLE_RATE,
-        .conv_mode = ADC_CONV_SINGLE_UNIT_1,
-        .format = ADC_DIGI_OUTPUT_FORMAT_TYPE1,
-        .pattern_num = 1,
-        .adc_pattern = &adc_pattern
-    };
-    TEST_ESP_OK(adc_digi_controller_configure(&dig_cfg));
-    TEST_ESP_OK(adc_digi_start());
-}
-
-static void continuous_adc_test(void)
-{
-    uint16_t *adcReadBuffer = (uint16_t *)calloc(1024, sizeof(uint16_t));
-    uint32_t bytesRead;
-    for (int loop = 0; loop < 10; loop++) {
-        for (int level = 0; level <= 1; level++) {
-            if (level == 0) {
-                gpio_set_pull_mode(ADC1_CHANNEL_4_IO, GPIO_PULLDOWN_ONLY);
-            } else {
-                gpio_set_pull_mode(ADC1_CHANNEL_4_IO, GPIO_PULLUP_ONLY);
-            }
-            vTaskDelay(200 / portTICK_PERIOD_MS);
-            // read data from adc, will block until buffer is full
-            adc_digi_read_bytes((uint8_t *)adcReadBuffer, 1024 * sizeof(uint16_t), &bytesRead, ADC_MAX_DELAY);
-            // calc average
-            int64_t adcSumValue = 0;
-            for (size_t i = 0; i < 1024; i++) {
-                adcSumValue += adcReadBuffer[i] & 0xfff;
-            }
-            int adcAvgValue = adcSumValue / 1024;
-            printf("adc average val: %d\n", adcAvgValue);
-
-            if (level == 0) {
-                TEST_ASSERT_LESS_THAN(100, adcAvgValue);
-            } else {
-                TEST_ASSERT_GREATER_THAN(4000, adcAvgValue);
-            }
-        }
-    }
-    free(adcReadBuffer);
-}
-
-static void adc_deinit(void)
-{
-    adc_digi_stop();
-    TEST_ESP_OK(adc_digi_deinitialize());
-}
-
-TEST_CASE("adc1 and i2s work with wifi","[adc][ignore]")
-{
-
-    adc_dma_init();
-    //init wifi
-    printf("nvs init\n");
-    esp_err_t r = nvs_flash_init();
-    if (r == ESP_ERR_NVS_NO_FREE_PAGES || r == ESP_ERR_NVS_NEW_VERSION_FOUND) {
-        printf("no free pages or nvs version mismatch, erase..\n");
-        TEST_ESP_OK(nvs_flash_erase());
-        r = nvs_flash_init();
-    }
-    TEST_ESP_OK(r);
-    esp_netif_init();
-    event_init();
-    esp_netif_create_default_wifi_sta();
-    wifi_init_config_t cfg = WIFI_INIT_CONFIG_DEFAULT();
-    TEST_ESP_OK(esp_wifi_init(&cfg));
-    wifi_config_t wifi_config = {
-        .sta = {
-            .ssid = DEFAULT_SSID,
-            .password = DEFAULT_PWD
-        },
-    };
-    TEST_ESP_OK(esp_wifi_set_mode(WIFI_MODE_STA));
-    TEST_ESP_OK(esp_wifi_set_config(WIFI_IF_STA, &wifi_config));
-    continuous_adc_test();
-    //now start wifi
-    printf("wifi start...\n");
-    TEST_ESP_OK(esp_wifi_start());
-    //test reading during wifi on
-    continuous_adc_test();
-    //wifi stop again
-    printf("wifi stop...\n");
-
-    TEST_ESP_OK( esp_wifi_stop() );
-
-    TEST_ESP_OK(esp_wifi_deinit());
-
-    event_deinit();
-
-    nvs_flash_deinit();
-    continuous_adc_test();
-    adc_deinit();
-    printf("test passed...\n");
-    TEST_IGNORE_MESSAGE("this test case is ignored due to the critical memory leak of esp_netif and event_loop.");
-}
-#endif
diff --git a/components/esp_adc/test_apps/adc/main/CMakeLists.txt b/components/esp_adc/test_apps/adc/main/CMakeLists.txt
index e599f6328a..05d6d96d93 100644
--- a/components/esp_adc/test_apps/adc/main/CMakeLists.txt
+++ b/components/esp_adc/test_apps/adc/main/CMakeLists.txt
@@ -3,6 +3,7 @@ set(srcs "test_app_main.c"
          "test_adc_performance.c"
          "test_adc_driver.c"
          "test_adc_driver_iram.c"
+         "test_adc2_wifi.c"
          "test_common_adc.c")
 
 # In order for the cases defined by `TEST_CASE` to be linked into the final elf,
diff --git a/components/esp_adc/test_apps/adc/main/test_adc.c b/components/esp_adc/test_apps/adc/main/test_adc.c
index 31fcd2d849..8180dc22e1 100644
--- a/components/esp_adc/test_apps/adc/main/test_adc.c
+++ b/components/esp_adc/test_apps/adc/main/test_adc.c
@@ -6,7 +6,6 @@
 #include <stdio.h>
 #include <stdlib.h>
 #include <string.h>
-#include "unity.h"
 #include "esp_log.h"
 #include "soc/adc_periph.h"
 #include "esp_adc/adc_oneshot.h"
diff --git a/components/esp_adc/test_apps/adc/main/test_adc2_wifi.c b/components/esp_adc/test_apps/adc/main/test_adc2_wifi.c
new file mode 100644
index 0000000000..ae1fa35f82
--- /dev/null
+++ b/components/esp_adc/test_apps/adc/main/test_adc2_wifi.c
@@ -0,0 +1,210 @@
+/*
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <stdio.h>
+#include <stdlib.h>
+#include <string.h>
+#include "esp_log.h"
+#include "soc/adc_periph.h"
+#include "esp_adc/adc_oneshot.h"
+#include "driver/gpio.h"
+#include "driver/rtc_io.h"
+#include "nvs_flash.h"
+#include "esp_event.h"
+#include "esp_wifi.h"
+#include "test_common_adc.h"
+#include "test_utils.h"
+
+#if (SOC_ADC_PERIPH_NUM > 1)
+
+static const char* TAG = "test_adc2";
+
+#define DEFAULT_SSID "TEST_SSID"
+#define DEFAULT_PWD  "TEST_PASS"
+
+#if CONFIG_IDF_TARGET_ESP32
+#define TEST_ADC2_CHAN0         ADC_CHANNEL_9
+#elif CONFIG_IDF_TARGET_ESP32S2
+#define TEST_ADC2_CHAN0         ADC_CHANNEL_0
+#elif CONFIG_IDF_TARGET_ESP32C3
+#define TEST_ADC2_CHAN0         ADC_CHANNEL_0
+#elif CONFIG_IDF_TARGET_ESP32S3
+#define TEST_ADC2_CHAN0         ADC_CHANNEL_0
+#endif
+
+#define ADC_ERROR_THRES         100
+#define TEST_NUM                8
+
+#define MINUS_UNTIL_ZERO(a, b) ( ((a) > (b)) ? ((a)-(b)): 0)
+#define TIME_REMAIN(start, now, timeout) ((now) >= (start) ? MINUS_UNTIL_ZERO((timeout), (now)-(start)) : -1)
+
+
+static void wifi_event_handler(void* arg, esp_event_base_t event_base,
+                                int32_t event_id, void* event_data)
+{
+    printf("ev_handle_called.\n");
+    switch(event_id) {
+        case WIFI_EVENT_STA_START:
+            ESP_LOGI(TAG, "WIFI_EVENT_STA_START");
+    //do not actually connect in test case
+            //;
+            break;
+        case WIFI_EVENT_STA_DISCONNECTED:
+            ESP_LOGI(TAG, "WIFI_EVENT_STA_DISCONNECTED");
+            TEST_ESP_OK(esp_wifi_connect());
+            break;
+        default:
+            break;
+    }
+    return ;
+}
+
+static void ip_event_handler(void* arg, esp_event_base_t event_base,
+                                int32_t event_id, void* event_data)
+{
+    ip_event_got_ip_t *event;
+    printf("ev_handle_called.\n");
+    switch(event_id) {
+        case IP_EVENT_STA_GOT_IP:
+            event = (ip_event_got_ip_t*)event_data;
+            ESP_LOGI(TAG, "IP_EVENT_STA_GOT_IP");
+            ESP_LOGI(TAG, "got ip:" IPSTR "\n", IP2STR(&event->ip_info.ip));
+            break;
+        default:
+            break;
+    }
+
+    return ;
+}
+
+static int event_init(void)
+{
+    TEST_ESP_OK(esp_event_loop_create_default());
+    ESP_ERROR_CHECK(esp_event_handler_register(WIFI_EVENT, ESP_EVENT_ANY_ID, &wifi_event_handler, NULL));
+    ESP_ERROR_CHECK(esp_event_handler_register(IP_EVENT, ESP_EVENT_ANY_ID, &ip_event_handler, NULL));
+    return ESP_OK;
+}
+
+static int event_deinit(void)
+{
+    ESP_ERROR_CHECK(esp_event_handler_unregister(WIFI_EVENT, ESP_EVENT_ANY_ID, &wifi_event_handler));
+    ESP_ERROR_CHECK(esp_event_handler_unregister(IP_EVENT, ESP_EVENT_ANY_ID, &ip_event_handler));
+    return ESP_OK;
+}
+
+TEST_CASE("adc2 work with wifi","[adc]")
+{
+    test_case_uses_tcpip();
+
+    //---------------------------------WiFi init-----------------------------------//
+    printf("nvs init\n");
+    esp_err_t r = nvs_flash_init();
+    if (r == ESP_ERR_NVS_NO_FREE_PAGES || r == ESP_ERR_NVS_NEW_VERSION_FOUND) {
+        printf("no free pages or nvs version mismatch, erase..\n");
+        TEST_ESP_OK(nvs_flash_erase());
+        r = nvs_flash_init();
+    }
+    TEST_ESP_OK( r);
+    esp_netif_init();
+    event_init();
+    esp_netif_create_default_wifi_sta();
+
+    wifi_init_config_t cfg = WIFI_INIT_CONFIG_DEFAULT();
+
+    /* Restrict the number of buffers to allocate to account for limited memory when running large number of tests */
+    cfg.static_rx_buf_num = 2;
+    cfg.static_tx_buf_num = 2;
+
+    TEST_ESP_OK(esp_wifi_init(&cfg));
+    wifi_config_t wifi_config = {
+        .sta = {
+            .ssid = DEFAULT_SSID,
+            .password = DEFAULT_PWD
+        },
+    };
+    TEST_ESP_OK(esp_wifi_set_mode(WIFI_MODE_STA));
+    TEST_ESP_OK(esp_wifi_set_config(WIFI_IF_STA, &wifi_config));
+
+    //---------------------------------ADC init-----------------------------------//
+    int read_raw;
+    int target_value;
+    int test_adc_io;
+    bool test_list[TEST_NUM] = {1, 1, 0, 0, 1, 0, 1, 0};
+
+    TEST_ESP_OK(adc_oneshot_channel_to_io(ADC_UNIT_2, TEST_ADC2_CHAN0, &test_adc_io));
+    printf("test_adc_io is %d\n", test_adc_io);
+
+    //-------------ADC2 Init---------------//
+    adc_oneshot_unit_handle_t adc2_handle;
+    adc_oneshot_unit_init_cfg_t init_config2 = {
+        .unit_id = ADC_UNIT_2,
+        .ulp_mode = ADC_ULP_MODE_DISABLE,
+    };
+    TEST_ESP_OK(adc_oneshot_new_unit(&init_config2, &adc2_handle));
+
+    //-------------ADC2 TEST Channel 0 Config---------------//
+    adc_oneshot_chan_cfg_t config = {
+        .bitwidth = ADC_BITWIDTH_DEFAULT,
+        .atten = ADC_ATTEN_DB_11,
+    };
+    TEST_ESP_OK(adc_oneshot_config_channel(adc2_handle, TEST_ADC2_CHAN0, &config));
+
+    for (int i = 0; i < TEST_NUM; i++) {
+        /* Tune test ADC channel level */
+        test_adc_set_io_level(ADC_UNIT_2, TEST_ADC2_CHAN0, test_list[i]);
+        target_value = test_list[i] ? ADC_TEST_HIGH_VAL : ADC_TEST_LOW_VAL;
+
+
+        /* ADC2 single read before WIFI start */
+        TEST_ESP_OK(adc_oneshot_read(adc2_handle, TEST_ADC2_CHAN0, &read_raw));
+        printf("Before WiFi starts, ADC read: %d (target_value: %d)\n", read_raw, target_value);
+        TEST_ASSERT_INT_WITHIN(ADC_ERROR_THRES, target_value, read_raw);
+
+
+        /* ADC2 single read when WIFI is on */
+        TEST_ESP_OK(esp_wifi_start());
+#if CONFIG_IDF_TARGET_ESP32
+        TEST_ASSERT_EQUAL(ESP_ERR_TIMEOUT, adc_oneshot_read(adc2_handle, TEST_ADC2_CHAN0, &read_raw));
+#else
+        esp_err_t ret = ESP_FAIL;
+        int32_t start = xTaskGetTickCount();
+        int32_t now;
+        int32_t remain_wait_ms = 0;
+        int32_t timeout = pdMS_TO_TICKS(10);
+
+        do {
+            now = xTaskGetTickCount();
+            remain_wait_ms = pdTICKS_TO_MS(TIME_REMAIN(start, now, timeout));
+            ret = adc_oneshot_read(adc2_handle, TEST_ADC2_CHAN0, &read_raw);
+            if (ret == ESP_OK) {
+                printf("When WiFi is ON, ADC read: %d (target_value: %d)\n", read_raw, target_value);
+                TEST_ASSERT_INT_WITHIN(ADC_ERROR_THRES, target_value, read_raw);
+                break;
+            } else if (ret == ESP_ERR_TIMEOUT) {
+                continue;
+            } else {
+                TEST_ESP_OK(ret);
+            }
+        } while (remain_wait_ms);
+#endif
+
+
+        /* ADC2 single read after WIFI is off */
+        TEST_ESP_OK(esp_wifi_stop());
+        TEST_ESP_OK(adc_oneshot_read(adc2_handle, TEST_ADC2_CHAN0, &read_raw));
+        printf("After WiFi is OFF, ADC read: %d (target_value: %d)\n\n", read_raw, target_value);
+        TEST_ASSERT_INT_WITHIN(ADC_ERROR_THRES, target_value, read_raw);
+    }
+
+    TEST_ESP_OK(esp_wifi_deinit());
+    event_deinit();
+    nvs_flash_deinit();
+    TEST_ESP_OK(adc_oneshot_del_unit(adc2_handle));
+
+    TEST_IGNORE_MESSAGE("this test case is ignored due to the critical memory leak of esp_netif and event_loop.");
+}
+
+#endif  //#if (SOC_ADC_PERIPH_NUM > 1)
diff --git a/components/esp_adc/test_apps/adc/main/test_common_adc.h b/components/esp_adc/test_apps/adc/main/test_common_adc.h
index 05a270bf1d..740c1093cc 100644
--- a/components/esp_adc/test_apps/adc/main/test_common_adc.h
+++ b/components/esp_adc/test_apps/adc/main/test_common_adc.h
@@ -10,6 +10,7 @@
 #include <stdlib.h>
 #include <stdbool.h>
 #include "sdkconfig.h"
+#include "unity.h"
 #include "esp_log.h"
 #include "soc/soc_caps.h"
 #include "esp_private/adc_private.h"

From 1cb4f8fdf4739849c1ce16a1ac2b70cc098d8355 Mon Sep 17 00:00:00 2001
From: "simon.chupin" <simon.chupin@espressif.com>
Date: Mon, 15 Aug 2022 17:34:11 +0200
Subject: [PATCH 201/665] tools: fix multi-byte character appearance in idf.py
 monitor

---
 tools/idf_py_actions/tools.py | 42 +++++++++++++++++++++++++----------
 1 file changed, 30 insertions(+), 12 deletions(-)

diff --git a/tools/idf_py_actions/tools.py b/tools/idf_py_actions/tools.py
index 9a8e735aea..43d9aeecc8 100644
--- a/tools/idf_py_actions/tools.py
+++ b/tools/idf_py_actions/tools.py
@@ -233,13 +233,11 @@ class RunTool:
             ansi_escape = re.compile(r'\x1B(?:[@-Z\\-_]|\[[0-?]*[ -/]*[@-~])')
             return ansi_escape.sub('', text)
 
-        def prepare_for_print(out: bytes) -> str:
-            # errors='ignore' is here because some chips produce some garbage bytes
-            result = out.decode(errors='ignore')
+        def prepare_for_print(out: str) -> str:
             if not output_stream.isatty():
                 # delete escape sequence if we printing in environments where ANSI coloring is disabled
-                return delete_ansi_escape(result)
-            return result
+                return delete_ansi_escape(out)
+            return out
 
         def print_progression(output: str) -> None:
             # Print a new line on top of the previous line
@@ -247,20 +245,40 @@ class RunTool:
             print('\r', end='')
             print(fit_text_in_terminal(output.strip('\n\r')), end='', file=output_stream)
 
+        async def read_stream() -> Optional[str]:
+            output_b = await input_stream.readline()
+            if not output_b:
+                return None
+            return output_b.decode(errors='ignore')
+
+        async def read_interactive_stream() -> Optional[str]:
+            buffer = b''
+            while True:
+                output_b = await input_stream.read(1)
+                if not output_b:
+                    return None
+                try:
+                    return (buffer + output_b).decode()
+                except UnicodeDecodeError:
+                    buffer += output_b
+                    if len(buffer) > 4:
+                        # Multi-byte character contain up to 4 bytes and if buffer have more then 4 bytes
+                        # and still can not decode it we can just ignore some bytes
+                        return buffer.decode(errors='ignore')
+
         try:
-            with open(output_filename, 'w') as output_file:
+            with open(output_filename, 'w', encoding='utf8') as output_file:
                 while True:
                     if self.interactive:
-                        out = await input_stream.read(1)
+                        output = await read_interactive_stream()
                     else:
-                        out = await input_stream.readline()
-                    if not out:
+                        output = await read_stream()
+                    if not output:
                         break
-                    output = prepare_for_print(out)
+                    output = prepare_for_print(output)
                     output_file.write(output)
-
-                    # print output in progression way but only the progression related (that started with '[') and if verbose flag is not set
                     if self.force_progression and output[0] == '[' and '-v' not in self.args and output_stream.isatty():
+                        # print output in progression way but only the progression related (that started with '[') and if verbose flag is not set
                         print_progression(output)
                     else:
                         output_stream.write(output)

From 64a88e995b00ecc1340596ef45e05273aff61326 Mon Sep 17 00:00:00 2001
From: Mahavir Jain <mahavir@espressif.com>
Date: Tue, 23 Aug 2022 16:37:58 +0530
Subject: [PATCH 202/665] docs: update app image format description for secure
 boot v2 signature

---
 docs/en/api-reference/system/app_image_format.rst | 4 +++-
 1 file changed, 3 insertions(+), 1 deletion(-)

diff --git a/docs/en/api-reference/system/app_image_format.rst b/docs/en/api-reference/system/app_image_format.rst
index bda9375036..7582db0c6a 100644
--- a/docs/en/api-reference/system/app_image_format.rst
+++ b/docs/en/api-reference/system/app_image_format.rst
@@ -68,11 +68,13 @@ You can also see the information on segments in the ESP-IDF logs while your appl
 
 3. The image has a single checksum byte after the last segment. This byte is written on a sixteen byte padded boundary, so the application image might need padding.
 4. If the ``hash_appended`` field from :cpp:type:`esp_image_header_t` is set then a SHA256 checksum will be appended. The value of SHA256 is calculated on the range from the first byte and up to this field. The length of this field is 32 bytes.
-5. If the options :ref:`CONFIG_SECURE_SIGNED_APPS_SCHEME` is set to ECDSA then the application image will have additional 68 bytes for an ECDSA signature, which includes:
+5. If the option :ref:`CONFIG_SECURE_SIGNED_APPS_SCHEME` is set to ECDSA then the application image will have an additional 68 bytes for an ECDSA signature, which includes:
 
  * version word (4 bytes),
  * signature data (64 bytes).
 
+6. If the option :ref:`CONFIG_SECURE_SIGNED_APPS_SCHEME` is set to RSA or ECDSA (V2) then the application image will have an additional signature sector of 4K size. For more details on the format of this signature sector, please refer to :ref:`signature-block-format`.
+
 .. _app_image_format_application_description:
 
 Application Description

From f6ac3503378f095124eafb44456772ce6e2b3e74 Mon Sep 17 00:00:00 2001
From: Omar Chebib <omar.chebib@espressif.com>
Date: Tue, 24 May 2022 16:22:49 +0800
Subject: [PATCH 203/665] I2C: i2c_port_t type is now an enumeration

* Closes https://github.com/espressif/esp-idf/issues/9009
---
 components/driver/i2c.c                       | 12 ++++++-
 components/driver/include/driver/i2c.h        |  6 ----
 components/hal/i2c_hal.c                      |  4 +--
 components/hal/include/hal/i2c_types.h        |  8 ++++-
 .../host_test/fixtures/test_fixtures.hpp      |  4 +--
 .../host_test/i2c/main/i2c_cxx_test.cpp       | 14 ++++----
 .../experimental_cpp_component/i2c_cxx.cpp    | 32 +++++++++++++------
 tools/mocks/hal/include/hal/i2c_types.h       | 13 ++++++--
 8 files changed, 63 insertions(+), 30 deletions(-)

diff --git a/components/driver/i2c.c b/components/driver/i2c.c
index 78b779858a..fa0a2906e7 100644
--- a/components/driver/i2c.c
+++ b/components/driver/i2c.c
@@ -105,6 +105,14 @@ static const char *I2C_TAG = "i2c";
 
 #define I2C_CLOCK_INVALID                 (-1)
 
+/**
+ * I2C bus are defined in the header files, let's check that the values are correct
+ */
+#if SOC_I2C_NUM >= 2
+_Static_assert(I2C_NUM_1 == 1, "I2C_NUM_1 must be equal to 1");
+#endif // SOC_I2C_NUM >= 2
+_Static_assert(I2C_NUM_MAX == SOC_I2C_NUM, "I2C_NUM_MAX must be equal to SOC_I2C_NUM");
+
 typedef struct {
     i2c_hw_cmd_t hw_cmd;
     union {
@@ -193,7 +201,9 @@ typedef struct
 
 static i2c_context_t i2c_context[I2C_NUM_MAX] = {
     I2C_CONTEX_INIT_DEF(I2C_NUM_0),
-#if I2C_NUM_MAX > 1
+/* Now that I2C_NUM_MAX is part of an enum (i2c_port_t), we cannot use
+ * it anomore in the preprocessor! */
+#if SOC_I2C_NUM > 1
     I2C_CONTEX_INIT_DEF(I2C_NUM_1),
 #endif
 };
diff --git a/components/driver/include/driver/i2c.h b/components/driver/include/driver/i2c.h
index e8da6df2de..6ce0885c21 100644
--- a/components/driver/include/driver/i2c.h
+++ b/components/driver/include/driver/i2c.h
@@ -24,12 +24,6 @@ extern "C" {
 
 #define I2C_APB_CLK_FREQ  APB_CLK_FREQ /*!< I2C source clock is APB clock, 80MHz */
 
-#define I2C_NUM_MAX            (SOC_I2C_NUM) /*!< I2C port max */
-#define I2C_NUM_0              (0) /*!< I2C port 0 */
-#if SOC_I2C_NUM >= 2
-#define I2C_NUM_1              (1) /*!< I2C port 1 */
-#endif
-
 // I2C clk flags for users to use, can be expanded in the future.
 #define I2C_SCLK_SRC_FLAG_FOR_NOMAL       (0)         /*!< Any one clock source that is available for the specified frequency may be choosen*/
 #define I2C_SCLK_SRC_FLAG_AWARE_DFS       (1 << 0)    /*!< For REF tick clock, it won't change with APB.*/
diff --git a/components/hal/i2c_hal.c b/components/hal/i2c_hal.c
index 80d194bd94..a59ba0c519 100644
--- a/components/hal/i2c_hal.c
+++ b/components/hal/i2c_hal.c
@@ -152,7 +152,7 @@ void i2c_hal_disable_slave_rx_it(i2c_hal_context_t *hal)
     i2c_ll_slave_disable_rx_it(hal->dev);
 }
 
-void i2c_hal_slave_init(i2c_hal_context_t *hal, int i2c_num)
+void i2c_hal_slave_init(i2c_hal_context_t *hal, i2c_port_t i2c_num)
 {
     i2c_ll_slave_init(hal->dev);
     //Use fifo mode
@@ -183,7 +183,7 @@ void i2c_hal_master_fsm_rst(i2c_hal_context_t *hal)
     i2c_ll_master_fsm_rst(hal->dev);
 }
 
-void i2c_hal_master_init(i2c_hal_context_t *hal, int i2c_num)
+void i2c_hal_master_init(i2c_hal_context_t *hal, i2c_port_t i2c_num)
 {
     hal->version = i2c_ll_get_hw_version(hal->dev);
     i2c_ll_master_init(hal->dev);
diff --git a/components/hal/include/hal/i2c_types.h b/components/hal/include/hal/i2c_types.h
index 35bddc7511..553d80ab38 100644
--- a/components/hal/include/hal/i2c_types.h
+++ b/components/hal/include/hal/i2c_types.h
@@ -18,7 +18,13 @@ extern "C" {
 /**
  * @brief I2C port number, can be I2C_NUM_0 ~ (I2C_NUM_MAX-1).
  */
-typedef int i2c_port_t;
+typedef enum {
+    I2C_NUM_0 = 0, /*!< I2C port 0 */
+#if SOC_I2C_NUM >= 2
+    I2C_NUM_1, /*!< I2C port 1 */
+#endif
+    I2C_NUM_MAX, /*!< I2C port max */
+} i2c_port_t;
 
 typedef enum{
 #if SOC_I2C_SUPPORT_SLAVE
diff --git a/examples/cxx/experimental/experimental_cpp_component/host_test/fixtures/test_fixtures.hpp b/examples/cxx/experimental/experimental_cpp_component/host_test/fixtures/test_fixtures.hpp
index 484762c249..1de85ab65f 100644
--- a/examples/cxx/experimental/experimental_cpp_component/host_test/fixtures/test_fixtures.hpp
+++ b/examples/cxx/experimental/experimental_cpp_component/host_test/fixtures/test_fixtures.hpp
@@ -300,7 +300,7 @@ struct SPITransactionDescriptorFix {
 };
 
 struct I2CMasterFix {
-    I2CMasterFix(i2c_port_t port_arg = 0) : i2c_conf(), port(port_arg)
+    I2CMasterFix(i2c_port_t port_arg = I2C_NUM_0) : i2c_conf(), port(port_arg)
     {
         i2c_conf.mode = i2c_mode_t::I2C_MODE_MASTER;
         i2c_conf.sda_io_num = 2;
@@ -320,7 +320,7 @@ struct I2CMasterFix {
 
 #if CONFIG_SOC_I2C_SUPPORT_SLAVE
 struct I2CSlaveFix {
-    I2CSlaveFix(CreateAnd flags, i2c_port_t port_arg = 0, size_t buffer_size = 64) : i2c_conf(), port(port_arg)
+    I2CSlaveFix(CreateAnd flags, i2c_port_t port_arg = I2C_NUM_0, size_t buffer_size = 64) : i2c_conf(), port(port_arg)
     {
         if (flags == CreateAnd::SUCCEED) {
             i2c_conf.mode = i2c_mode_t::I2C_MODE_SLAVE;
diff --git a/examples/cxx/experimental/experimental_cpp_component/host_test/i2c/main/i2c_cxx_test.cpp b/examples/cxx/experimental/experimental_cpp_component/host_test/i2c/main/i2c_cxx_test.cpp
index a3d2bcc085..60e274087b 100644
--- a/examples/cxx/experimental/experimental_cpp_component/host_test/i2c/main/i2c_cxx_test.cpp
+++ b/examples/cxx/experimental/experimental_cpp_component/host_test/i2c/main/i2c_cxx_test.cpp
@@ -183,7 +183,7 @@ TEST_CASE("I2CWrite calls driver correctly")
     // will actually write the data but for the tests it is enough for now
     i2c_master_write_ExpectWithArrayAndReturn(&cmd_fix.dummy_handle, expected_write, WRITE_SIZE, EXPECTED_DATA_LEN, true, ESP_OK);
     i2c_master_stop_ExpectAndReturn(&cmd_fix.dummy_handle, ESP_OK);
-    i2c_master_cmd_begin_ExpectAndReturn(0, &cmd_fix.dummy_handle, 1000 / portTICK_PERIOD_MS, ESP_OK);
+    i2c_master_cmd_begin_ExpectAndReturn(I2C_NUM_0, &cmd_fix.dummy_handle, 1000 / portTICK_PERIOD_MS, ESP_OK);
 
     std::vector<uint8_t> WRITE_BYTES = {0xAB, 0xBA};
     I2CWrite write(WRITE_BYTES);
@@ -218,7 +218,7 @@ TEST_CASE("I2CRead calls driver correctly")
     // will actually read the data but for the tests it is enough for now
     i2c_master_read_ReturnArrayThruPtr_data(READ_DATA, READ_SIZE);
     i2c_master_stop_ExpectAndReturn(&cmd_fix.dummy_handle, ESP_OK);
-    i2c_master_cmd_begin_ExpectAndReturn(0, &cmd_fix.dummy_handle, 1000 / portTICK_PERIOD_MS, ESP_OK);
+    i2c_master_cmd_begin_ExpectAndReturn(I2C_NUM_0, &cmd_fix.dummy_handle, 1000 / portTICK_PERIOD_MS, ESP_OK);
 
     I2CRead reader(READ_SIZE);
     std::vector<uint8_t> result = reader.do_transfer(I2CNumber::I2C0(), I2CAddress(0x47));
@@ -261,7 +261,7 @@ TEST_CASE("I2CComposed calls driver correctly")
     // will actually read the data but for the tests it is enough for now
     i2c_master_read_ReturnArrayThruPtr_data(READ_DATA, READ_SIZE);
     i2c_master_stop_ExpectAndReturn(&cmd_fix.dummy_handle, ESP_OK);
-    i2c_master_cmd_begin_ExpectAndReturn(0, &cmd_fix.dummy_handle, 1000 / portTICK_PERIOD_MS, ESP_OK);
+    i2c_master_cmd_begin_ExpectAndReturn(I2C_NUM_0, &cmd_fix.dummy_handle, 1000 / portTICK_PERIOD_MS, ESP_OK);
 
     I2CComposed composed_transfer;
     composed_transfer.add_write({0x47, 0x48, 0x49});
@@ -289,7 +289,7 @@ TEST_CASE("I2CWrite transfer calls driver correctly")
     // will actually write the data but for the tests it is enough for now
     i2c_master_write_ExpectWithArrayAndReturn(&cmd_fix.dummy_handle, expected_write, WRITE_SIZE, EXPECTED_DATA_LEN, true, ESP_OK);
     i2c_master_stop_ExpectAndReturn(&cmd_fix.dummy_handle, ESP_OK);
-    i2c_master_cmd_begin_ExpectAndReturn(0, &cmd_fix.dummy_handle, 1000 / portTICK_PERIOD_MS, ESP_OK);
+    i2c_master_cmd_begin_ExpectAndReturn(I2C_NUM_0, &cmd_fix.dummy_handle, 1000 / portTICK_PERIOD_MS, ESP_OK);
 
     I2CMaster master(I2CNumber::I2C0(), SCL_GPIO(1), SDA_GPIO(2), Frequency(400000));
     std::vector<uint8_t> WRITE_BYTES = {0xAB, 0xBA};
@@ -310,7 +310,7 @@ TEST_CASE("I2CMaster synchronous write")
     // will actually write the data but for the tests it is enough for now
     i2c_master_write_ExpectWithArrayAndReturn(&cmd_fix.dummy_handle, expected_write, WRITE_SIZE, EXPECTED_DATA_LEN, true, ESP_OK);
     i2c_master_stop_ExpectAndReturn(&cmd_fix.dummy_handle, ESP_OK);
-    i2c_master_cmd_begin_ExpectAndReturn(0, &cmd_fix.dummy_handle, 1000 / portTICK_PERIOD_MS, ESP_OK);
+    i2c_master_cmd_begin_ExpectAndReturn(I2C_NUM_0, &cmd_fix.dummy_handle, 1000 / portTICK_PERIOD_MS, ESP_OK);
 
     I2CMaster master(I2CNumber::I2C0(), SCL_GPIO(1), SDA_GPIO(2), Frequency(400000));
     std::vector<uint8_t> WRITE_BYTES = {0xAB, 0xBA};
@@ -332,7 +332,7 @@ TEST_CASE("I2CMaster synchronous read")
     // will actually read the data but for the tests it is enough for now
     i2c_master_read_ReturnArrayThruPtr_data(READ_DATA, READ_SIZE);
     i2c_master_stop_ExpectAndReturn(&cmd_fix.dummy_handle, ESP_OK);
-    i2c_master_cmd_begin_ExpectAndReturn(0, &cmd_fix.dummy_handle, 1000 / portTICK_PERIOD_MS, ESP_OK);
+    i2c_master_cmd_begin_ExpectAndReturn(I2C_NUM_0, &cmd_fix.dummy_handle, 1000 / portTICK_PERIOD_MS, ESP_OK);
 
     I2CMaster master(I2CNumber::I2C0(), SCL_GPIO(1), SDA_GPIO(2), Frequency(400000));
     std::vector<uint8_t> result = master.sync_read(I2CAddress(0x47), READ_SIZE);
@@ -365,7 +365,7 @@ TEST_CASE("I2CMaster syncronous transfer (read and write)")
     // will actually read the data but for the tests it is enough for now
     i2c_master_read_ReturnArrayThruPtr_data(READ_DATA, READ_SIZE);
     i2c_master_stop_ExpectAndReturn(&cmd_fix.dummy_handle, ESP_OK);
-    i2c_master_cmd_begin_ExpectAndReturn(0, &cmd_fix.dummy_handle, 1000 / portTICK_PERIOD_MS, ESP_OK);
+    i2c_master_cmd_begin_ExpectAndReturn(I2C_NUM_0, &cmd_fix.dummy_handle, 1000 / portTICK_PERIOD_MS, ESP_OK);
 
     I2CMaster master(I2CNumber::I2C0(), SCL_GPIO(1), SDA_GPIO(2), Frequency(400000));
     vector<uint8_t> read_result = master.sync_transfer(I2CAddress(0x47), {0x47, 0x48, 0x49}, READ_SIZE);
diff --git a/examples/cxx/experimental/experimental_cpp_component/i2c_cxx.cpp b/examples/cxx/experimental/experimental_cpp_component/i2c_cxx.cpp
index e549aef15a..fab4ed85b4 100644
--- a/examples/cxx/experimental/experimental_cpp_component/i2c_cxx.cpp
+++ b/examples/cxx/experimental/experimental_cpp_component/i2c_cxx.cpp
@@ -15,6 +15,20 @@ namespace idf {
 
 #define I2C_CHECK_THROW(err) CHECK_THROW_SPECIFIC((err), I2CException)
 
+/**
+ * I2C bus are defined in the header files, let's check that the values are correct
+ */
+#if SOC_I2C_NUM >= 2
+static_assert(I2C_NUM_1 == 1, "I2C_NUM_1 must be equal to 1");
+#endif // SOC_I2C_NUM >= 2
+static_assert(I2C_NUM_MAX == SOC_I2C_NUM, "I2C_NUM_MAX must be equal to SOC_I2C_NUM");
+
+namespace {
+i2c_port_t i2c_num_to_driver_type(I2CNumber num) {
+    return static_cast<i2c_port_t>(num.get_num());
+}
+}
+
 esp_err_t check_i2c_num(uint32_t i2c_num) noexcept
 {
     if (i2c_num >= I2C_NUM_MAX) {
@@ -96,7 +110,7 @@ void I2CCommandLink::stop()
 
 void I2CCommandLink::execute_transfer(I2CNumber i2c_num, chrono::milliseconds driver_timeout)
 {
-    esp_err_t err = i2c_master_cmd_begin(i2c_num.get_num(), handle, driver_timeout.count() / portTICK_PERIOD_MS);
+    esp_err_t err = i2c_master_cmd_begin(i2c_num_to_driver_type(i2c_num), handle, driver_timeout.count() / portTICK_PERIOD_MS);
     if (err != ESP_OK) {
         throw I2CTransferException(err);
     }
@@ -121,13 +135,13 @@ I2CMaster::I2CMaster(I2CNumber i2c_number,
     conf.sda_io_num = sda_gpio.get_num();
     conf.sda_pullup_en = sda_pullup;
     conf.master.clk_speed = clock_speed.get_value();
-    I2C_CHECK_THROW(i2c_param_config(i2c_num.get_value(), &conf));
-    I2C_CHECK_THROW(i2c_driver_install(i2c_num.get_value(), conf.mode, 0, 0, 0));
+    I2C_CHECK_THROW(i2c_param_config(i2c_num_to_driver_type(i2c_num), &conf));
+    I2C_CHECK_THROW(i2c_driver_install(i2c_num_to_driver_type(i2c_num), conf.mode, 0, 0, 0));
 }
 
 I2CMaster::~I2CMaster()
 {
-    i2c_driver_delete(i2c_num.get_value());
+    i2c_driver_delete(i2c_num_to_driver_type(i2c_num));
 }
 
 void I2CMaster::sync_write(I2CAddress i2c_addr, const vector<uint8_t> &data)
@@ -174,23 +188,23 @@ I2CSlave::I2CSlave(I2CNumber i2c_number,
     conf.sda_pullup_en = sda_pullup;
     conf.slave.addr_10bit_en = 0;
     conf.slave.slave_addr = slave_addr.get_addr();
-    I2C_CHECK_THROW(i2c_param_config(i2c_num.get_value(), &conf));
-    I2C_CHECK_THROW(i2c_driver_install(i2c_num.get_value(), conf.mode, rx_buf_len, tx_buf_len, 0));
+    I2C_CHECK_THROW(i2c_param_config(i2c_num_to_driver_type(i2c_num), &conf));
+    I2C_CHECK_THROW(i2c_driver_install(i2c_num_to_driver_type(i2c_num), conf.mode, rx_buf_len, tx_buf_len, 0));
 }
 
 I2CSlave::~I2CSlave()
 {
-    i2c_driver_delete(i2c_num.get_value());
+    i2c_driver_delete(i2c_num_to_driver_type(i2c_num));
 }
 
 int I2CSlave::write_raw(const uint8_t *data, size_t data_len, chrono::milliseconds timeout)
 {
-    return i2c_slave_write_buffer(i2c_num.get_value(), data, data_len, (TickType_t) timeout.count() / portTICK_PERIOD_MS);
+    return i2c_slave_write_buffer(i2c_num_to_driver_type(i2c_num), data, data_len, (TickType_t) timeout.count() / portTICK_PERIOD_MS);
 }
 
 int I2CSlave::read_raw(uint8_t *buffer, size_t buffer_len, chrono::milliseconds timeout)
 {
-    return i2c_slave_read_buffer(i2c_num.get_value(), buffer, buffer_len, (TickType_t) timeout.count() / portTICK_PERIOD_MS);
+    return i2c_slave_read_buffer(i2c_num_to_driver_type(i2c_num), buffer, buffer_len, (TickType_t) timeout.count() / portTICK_PERIOD_MS);
 }
 #endif // CONFIG_SOC_I2C_SUPPORT_SLAVE
 
diff --git a/tools/mocks/hal/include/hal/i2c_types.h b/tools/mocks/hal/include/hal/i2c_types.h
index 1eaf5216ab..ad76ed43e7 100644
--- a/tools/mocks/hal/include/hal/i2c_types.h
+++ b/tools/mocks/hal/include/hal/i2c_types.h
@@ -1,5 +1,5 @@
 /*
- * SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
  *
  * SPDX-License-Identifier: Apache-2.0
  */
@@ -17,7 +17,16 @@
 extern "C" {
 #endif
 
-typedef int i2c_port_t;
+/**
+ * @brief I2C port number, can be I2C_NUM_0 ~ (I2C_NUM_MAX-1).
+ */
+typedef enum {
+    I2C_NUM_0 = 0, /*!< I2C port 0 */
+#if SOC_I2C_NUM >= 2
+    I2C_NUM_1, /*!< I2C port 1 */
+#endif
+    I2C_NUM_MAX, /*!< I2C port max */
+} i2c_port_t;
 
 typedef enum{
     I2C_MODE_SLAVE = 0,   /*!< I2C slave mode */

From 763b472958a42fa1ce2b54340181b0fa9291b325 Mon Sep 17 00:00:00 2001
From: wangyuanze <wangyuanze@espressif.com>
Date: Wed, 24 Aug 2022 12:03:07 +0800
Subject: [PATCH 204/665] example: update format string in touch related
 examples

---
 .../touch_button/main/CMakeLists.txt          |  1 -
 .../main/touch_button_example_main.c          | 17 +++++++-------
 .../main/CMakeLists.txt                       |  1 -
 .../main/waterproof_example_main.c            | 11 +++++-----
 .../main/CMakeLists.txt                       |  1 -
 .../main/touch_elements_example_main.c        | 19 +++++++++-------
 .../touch_matrix/main/CMakeLists.txt          |  1 -
 .../main/touch_matrix_example_main.c          | 22 +++++++++++++------
 .../touch_slider/main/CMakeLists.txt          |  1 -
 .../main/touch_slider_example_main.c          | 16 ++++++++------
 .../touch_pad_interrupt/main/CMakeLists.txt   |  1 -
 .../main/tp_interrupt_main.c                  |  3 ++-
 .../touch_pad_read/main/CMakeLists.txt        |  1 -
 .../touch_pad_read/main/tp_read_main.c        |  5 +++--
 .../touch_pad_interrupt/main/CMakeLists.txt   |  1 -
 .../main/tp_interrupt_main.c                  | 15 +++++++------
 .../touch_pad_read/main/CMakeLists.txt        |  1 -
 .../touch_pad_read/main/tp_read_main.c        |  3 ++-
 18 files changed, 65 insertions(+), 55 deletions(-)

diff --git a/examples/peripherals/touch_sensor/touch_element/touch_button/main/CMakeLists.txt b/examples/peripherals/touch_sensor/touch_element/touch_button/main/CMakeLists.txt
index 01c1423b22..64e4f4dd82 100644
--- a/examples/peripherals/touch_sensor/touch_element/touch_button/main/CMakeLists.txt
+++ b/examples/peripherals/touch_sensor/touch_element/touch_button/main/CMakeLists.txt
@@ -1,4 +1,3 @@
 idf_component_register(SRCS "touch_button_example_main.c"
                     INCLUDE_DIRS "."
                     PRIV_REQUIRES touch_element)
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/examples/peripherals/touch_sensor/touch_element/touch_button/main/touch_button_example_main.c b/examples/peripherals/touch_sensor/touch_element/touch_button/main/touch_button_example_main.c
index 031106ab25..1456c08571 100644
--- a/examples/peripherals/touch_sensor/touch_element/touch_button/main/touch_button_example_main.c
+++ b/examples/peripherals/touch_sensor/touch_element/touch_button/main/touch_button_example_main.c
@@ -66,11 +66,11 @@ static void button_handler_task(void *arg)
         /* Decode message */
         const touch_button_message_t *button_message = touch_button_get_message(&element_message);
         if (button_message->event == TOUCH_BUTTON_EVT_ON_PRESS) {
-            ESP_LOGI(TAG, "Button[%d] Press", (uint32_t)element_message.arg);
+            ESP_LOGI(TAG, "Button[%d] Press", (int)element_message.arg);
         } else if (button_message->event == TOUCH_BUTTON_EVT_ON_RELEASE) {
-            ESP_LOGI(TAG, "Button[%d] Release", (uint32_t)element_message.arg);
+            ESP_LOGI(TAG, "Button[%d] Release", (int)element_message.arg);
         } else if (button_message->event == TOUCH_BUTTON_EVT_ON_LONGPRESS) {
-            ESP_LOGI(TAG, "Button[%d] LongPress", (uint32_t)element_message.arg);
+            ESP_LOGI(TAG, "Button[%d] LongPress", (int)element_message.arg);
         }
     }
 }
@@ -80,11 +80,11 @@ static void button_handler(touch_button_handle_t out_handle, touch_button_messag
 {
     (void) out_handle; //Unused
     if (out_message->event == TOUCH_BUTTON_EVT_ON_PRESS) {
-        ESP_LOGI(TAG, "Button[%d] Press", (uint32_t)arg);
+        ESP_LOGI(TAG, "Button[%d] Press", (int)arg);
     } else if (out_message->event == TOUCH_BUTTON_EVT_ON_RELEASE) {
-        ESP_LOGI(TAG, "Button[%d] Release", (uint32_t)arg);
+        ESP_LOGI(TAG, "Button[%d] Release", (int)arg);
     } else if (out_message->event == TOUCH_BUTTON_EVT_ON_LONGPRESS) {
-        ESP_LOGI(TAG, "Button[%d] LongPress", (uint32_t)arg);
+        ESP_LOGI(TAG, "Button[%d] LongPress", (int)arg);
     }
 }
 #endif
@@ -107,8 +107,9 @@ void app_main(void)
         /* Create Touch buttons */
         ESP_ERROR_CHECK(touch_button_create(&button_config, &button_handle[i]));
         /* Subscribe touch button events (On Press, On Release, On LongPress) */
-        ESP_ERROR_CHECK(touch_button_subscribe_event(button_handle[i], TOUCH_ELEM_EVENT_ON_PRESS | TOUCH_ELEM_EVENT_ON_RELEASE | TOUCH_ELEM_EVENT_ON_LONGPRESS,
-                                                     (void *)channel_array[i]));
+        ESP_ERROR_CHECK(touch_button_subscribe_event(button_handle[i],
+                        TOUCH_ELEM_EVENT_ON_PRESS | TOUCH_ELEM_EVENT_ON_RELEASE | TOUCH_ELEM_EVENT_ON_LONGPRESS,
+                        (void *)channel_array[i]));
 #ifdef CONFIG_TOUCH_ELEM_EVENT
         /* Set EVENT as the dispatch method */
         ESP_ERROR_CHECK(touch_button_set_dispatch_method(button_handle[i], TOUCH_ELEM_DISP_EVENT));
diff --git a/examples/peripherals/touch_sensor/touch_element/touch_element_waterproof/main/CMakeLists.txt b/examples/peripherals/touch_sensor/touch_element/touch_element_waterproof/main/CMakeLists.txt
index 80a1673df5..df1acc5837 100644
--- a/examples/peripherals/touch_sensor/touch_element/touch_element_waterproof/main/CMakeLists.txt
+++ b/examples/peripherals/touch_sensor/touch_element/touch_element_waterproof/main/CMakeLists.txt
@@ -1,4 +1,3 @@
 idf_component_register(SRCS "waterproof_example_main.c"
                     INCLUDE_DIRS "."
                     PRIV_REQUIRES touch_element)
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/examples/peripherals/touch_sensor/touch_element/touch_element_waterproof/main/waterproof_example_main.c b/examples/peripherals/touch_sensor/touch_element/touch_element_waterproof/main/waterproof_example_main.c
index 427d63cbbb..631670de8d 100644
--- a/examples/peripherals/touch_sensor/touch_element/touch_element_waterproof/main/waterproof_example_main.c
+++ b/examples/peripherals/touch_sensor/touch_element/touch_element_waterproof/main/waterproof_example_main.c
@@ -36,11 +36,11 @@ static void button_handler_task(void *arg)
         touch_element_message_receive(&element_message, portMAX_DELAY); //Block take
         const touch_button_message_t *button_message = touch_button_get_message(&element_message);
         if (button_message->event == TOUCH_BUTTON_EVT_ON_PRESS) {
-            ESP_LOGI(TAG, "Button[%d] Press", (uint32_t)element_message.arg);
+            ESP_LOGI(TAG, "Button[%d] Press", (int)element_message.arg);
         } else if (button_message->event == TOUCH_BUTTON_EVT_ON_RELEASE) {
-            ESP_LOGI(TAG, "Button[%d] Release", (uint32_t)element_message.arg);
+            ESP_LOGI(TAG, "Button[%d] Release", (int)element_message.arg);
         } else if (button_message->event == TOUCH_BUTTON_EVT_ON_LONGPRESS) {
-            ESP_LOGI(TAG, "Button[%d] LongPress", (uint32_t)element_message.arg);
+            ESP_LOGI(TAG, "Button[%d] LongPress", (int)element_message.arg);
         }
     }
 }
@@ -74,8 +74,9 @@ void app_main(void)
         /* Create touch button */
         ESP_ERROR_CHECK(touch_button_create(&button_config, &button_handle[i]));
         /* Subscribe touch button event(Press, Release, LongPress) */
-        ESP_ERROR_CHECK(touch_button_subscribe_event(button_handle[i], TOUCH_ELEM_EVENT_ON_PRESS | TOUCH_ELEM_EVENT_ON_RELEASE | TOUCH_ELEM_EVENT_ON_LONGPRESS,
-                                                     (void *)channel_array[i]));
+        ESP_ERROR_CHECK(touch_button_subscribe_event(button_handle[i],
+                        TOUCH_ELEM_EVENT_ON_PRESS | TOUCH_ELEM_EVENT_ON_RELEASE | TOUCH_ELEM_EVENT_ON_LONGPRESS,
+                        (void *)channel_array[i]));
         /* Button set dispatch method */
         ESP_ERROR_CHECK(touch_button_set_dispatch_method(button_handle[i], TOUCH_ELEM_DISP_EVENT));
 #ifdef CONFIG_TOUCH_WATERPROOF_GUARD_ENABLE
diff --git a/examples/peripherals/touch_sensor/touch_element/touch_elements_combination/main/CMakeLists.txt b/examples/peripherals/touch_sensor/touch_element/touch_elements_combination/main/CMakeLists.txt
index 4cfd621f1e..a768337bd2 100644
--- a/examples/peripherals/touch_sensor/touch_element/touch_elements_combination/main/CMakeLists.txt
+++ b/examples/peripherals/touch_sensor/touch_element/touch_elements_combination/main/CMakeLists.txt
@@ -1,4 +1,3 @@
 idf_component_register(SRCS "touch_elements_example_main.c"
                     INCLUDE_DIRS "."
                     PRIV_REQUIRES touch_element)
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/examples/peripherals/touch_sensor/touch_element/touch_elements_combination/main/touch_elements_example_main.c b/examples/peripherals/touch_sensor/touch_element/touch_elements_combination/main/touch_elements_example_main.c
index 4e529a1a63..7b8396527b 100644
--- a/examples/peripherals/touch_sensor/touch_element/touch_elements_combination/main/touch_elements_example_main.c
+++ b/examples/peripherals/touch_sensor/touch_element/touch_elements_combination/main/touch_elements_example_main.c
@@ -4,6 +4,7 @@
  * SPDX-License-Identifier: CC0-1.0
  */
 
+#include <inttypes.h>
 #include "freertos/FreeRTOS.h"
 #include "freertos/task.h"
 #include "touch_element/touch_button.h"
@@ -53,11 +54,11 @@ static void button_handler(touch_elem_message_t element_message)
 {
     const touch_button_message_t *button_message = touch_button_get_message(&element_message);
     if (button_message->event == TOUCH_BUTTON_EVT_ON_PRESS) {
-        ESP_LOGI(TAG, "Button[%d] Press", (uint32_t)element_message.arg);
+        ESP_LOGI(TAG, "Button[%d] Press", (int)element_message.arg);
     } else if (button_message->event == TOUCH_BUTTON_EVT_ON_RELEASE) {
-        ESP_LOGI(TAG, "Button[%d] Release", (uint32_t)element_message.arg);
+        ESP_LOGI(TAG, "Button[%d] Release", (int)element_message.arg);
     } else if (button_message->event == TOUCH_BUTTON_EVT_ON_LONGPRESS) {
-        ESP_LOGI(TAG, "Button[%d] LongPress", (uint32_t)element_message.arg);
+        ESP_LOGI(TAG, "Button[%d] LongPress", (int)element_message.arg);
     }
 }
 
@@ -65,11 +66,11 @@ static void slider_handler(touch_elem_message_t element_message)
 {
     const touch_slider_message_t *slider_message = touch_slider_get_message(&element_message);
     if (slider_message->event == TOUCH_SLIDER_EVT_ON_PRESS) {
-        ESP_LOGI(TAG, "Slider Press, position: %d", slider_message->position);
+        ESP_LOGI(TAG, "Slider Press, position: %"PRIu32, slider_message->position);
     } else if (slider_message->event == TOUCH_SLIDER_EVT_ON_RELEASE) {
-        ESP_LOGI(TAG, "Slider Release, position: %d", slider_message->position);
+        ESP_LOGI(TAG, "Slider Release, position: %"PRIu32, slider_message->position);
     } else if (slider_message->event == TOUCH_SLIDER_EVT_ON_CALCULATION) {
-        ESP_LOGI(TAG, "Slider Calculate, position: %d", slider_message->position);
+        ESP_LOGI(TAG, "Slider Calculate, position: %"PRIu32, slider_message->position);
     }
 }
 
@@ -107,7 +108,8 @@ void button_example_init(void)
         /* Create Touch buttons */
         ESP_ERROR_CHECK(touch_button_create(&button_config, &button_handle[i]));
         /* Subscribe touch button events (On Press, On Release, On LongPress) */
-        ESP_ERROR_CHECK(touch_button_subscribe_event(button_handle[i], TOUCH_ELEM_EVENT_ON_PRESS | TOUCH_ELEM_EVENT_ON_RELEASE | TOUCH_ELEM_EVENT_ON_LONGPRESS,
+        ESP_ERROR_CHECK(touch_button_subscribe_event(button_handle[i],
+                        TOUCH_ELEM_EVENT_ON_PRESS | TOUCH_ELEM_EVENT_ON_RELEASE | TOUCH_ELEM_EVENT_ON_LONGPRESS,
                         (void *)button_channel_array[i]));
         /* Set EVENT as the dispatch method */
         ESP_ERROR_CHECK(touch_button_set_dispatch_method(button_handle[i], TOUCH_ELEM_DISP_EVENT));
@@ -131,7 +133,8 @@ void slider_example_init(void)
     };
     ESP_ERROR_CHECK(touch_slider_create(&slider_config, &slider_handle));
     /* Subscribe touch slider events (On Press, On Release, On Calculation) */
-    ESP_ERROR_CHECK(touch_slider_subscribe_event(slider_handle, TOUCH_ELEM_EVENT_ON_PRESS | TOUCH_ELEM_EVENT_ON_RELEASE | TOUCH_ELEM_EVENT_ON_CALCULATION, NULL));
+    ESP_ERROR_CHECK(touch_slider_subscribe_event(slider_handle,
+                    TOUCH_ELEM_EVENT_ON_PRESS | TOUCH_ELEM_EVENT_ON_RELEASE | TOUCH_ELEM_EVENT_ON_CALCULATION, NULL));
     /* Set EVENT as the dispatch method */
     ESP_ERROR_CHECK(touch_slider_set_dispatch_method(slider_handle, TOUCH_ELEM_DISP_EVENT));
     ESP_LOGI(TAG, "Touch slider created");
diff --git a/examples/peripherals/touch_sensor/touch_element/touch_matrix/main/CMakeLists.txt b/examples/peripherals/touch_sensor/touch_element/touch_matrix/main/CMakeLists.txt
index 69b1052aeb..ca3814e9f0 100644
--- a/examples/peripherals/touch_sensor/touch_element/touch_matrix/main/CMakeLists.txt
+++ b/examples/peripherals/touch_sensor/touch_element/touch_matrix/main/CMakeLists.txt
@@ -1,4 +1,3 @@
 idf_component_register(SRCS "touch_matrix_example_main.c"
                     INCLUDE_DIRS "."
                     PRIV_REQUIRES touch_element)
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/examples/peripherals/touch_sensor/touch_element/touch_matrix/main/touch_matrix_example_main.c b/examples/peripherals/touch_sensor/touch_element/touch_matrix/main/touch_matrix_example_main.c
index 0ba483dc5a..de6c092160 100644
--- a/examples/peripherals/touch_sensor/touch_element/touch_matrix/main/touch_matrix_example_main.c
+++ b/examples/peripherals/touch_sensor/touch_element/touch_matrix/main/touch_matrix_example_main.c
@@ -4,6 +4,7 @@
  * SPDX-License-Identifier: CC0-1.0
  */
 
+#include <inttypes.h>
 #include "freertos/FreeRTOS.h"
 #include "freertos/task.h"
 #include "touch_element/touch_matrix.h"
@@ -58,11 +59,14 @@ static void matrix_handler_task(void *arg)
         /* Decode message */
         const touch_matrix_message_t *matrix_message = touch_matrix_get_message(&element_message);
         if (matrix_message->event == TOUCH_MATRIX_EVT_ON_PRESS) {
-            ESP_LOGI(TAG, "Matrix Press, axis: (%d, %d) index: %d", matrix_message->position.x_axis, matrix_message->position.y_axis, matrix_message->position.index);
+            ESP_LOGI(TAG, "Matrix Press, axis: (%"PRIu8", %"PRIu8") index: %"PRIu8, matrix_message->position.x_axis,
+                            matrix_message->position.y_axis, matrix_message->position.index);
         } else if (matrix_message->event == TOUCH_MATRIX_EVT_ON_RELEASE) {
-            ESP_LOGI(TAG, "Matrix Release, axis: (%d, %d) index: %d", matrix_message->position.x_axis, matrix_message->position.y_axis, matrix_message->position.index);
+            ESP_LOGI(TAG, "Matrix Release, axis: (%"PRIu8", %"PRIu8") index: %"PRIu8, matrix_message->position.x_axis,
+                            matrix_message->position.y_axis, matrix_message->position.index);
         } else if (matrix_message->event == TOUCH_MATRIX_EVT_ON_LONGPRESS) {
-            ESP_LOGI(TAG, "Matrix LongPress, axis: (%d, %d) index: %d", matrix_message->position.x_axis, matrix_message->position.y_axis, matrix_message->position.index);
+            ESP_LOGI(TAG, "Matrix LongPress, axis: (%"PRIu8", %"PRIu8") index: %"PRIu8, matrix_message->position.x_axis,
+                            matrix_message->position.y_axis, matrix_message->position.index);
         }
     }
 }
@@ -75,11 +79,14 @@ void matrix_handler(touch_matrix_handle_t out_handle, touch_matrix_message_t *ou
         return;
     }
     if (out_message->event == TOUCH_MATRIX_EVT_ON_PRESS) {
-        ESP_LOGI(TAG, "Matrix Press, axis: (%d, %d) index: %d", out_message->position.x_axis, out_message->position.y_axis, out_message->position.index);
+        ESP_LOGI(TAG, "Matrix Press, axis: (%"PRIu8", %"PRIu8") index: %"PRIu8, out_message->position.x_axis,
+                        out_message->position.y_axis, out_message->position.index);
     } else if (out_message->event == TOUCH_MATRIX_EVT_ON_RELEASE) {
-        ESP_LOGI(TAG, "Matrix Release, axis: (%d, %d) index: %d", out_message->position.x_axis, out_message->position.y_axis, out_message->position.index);
+        ESP_LOGI(TAG, "Matrix Release, axis: (%"PRIu8", %"PRIu8") index: %"PRIu8, out_message->position.x_axis,
+                        out_message->position.y_axis, out_message->position.index);
     } else if (out_message->event == TOUCH_MATRIX_EVT_ON_LONGPRESS) {
-        ESP_LOGI(TAG, "Matrix LongPress, axis: (%d, %d) index: %d", out_message->position.x_axis, out_message->position.y_axis, out_message->position.index);
+        ESP_LOGI(TAG, "Matrix LongPress, axis: (%"PRIu8", %"PRIu8") index: %"PRIu8, out_message->position.x_axis,
+                        out_message->position.y_axis, out_message->position.index);
     }
 }
 #endif
@@ -105,7 +112,8 @@ void app_main(void)
     };
     ESP_ERROR_CHECK(touch_matrix_create(&matrix_config, &matrix_handle));
     /* Subscribe touch matrix events (On Press, On Release, On LongPress) */
-    ESP_ERROR_CHECK(touch_matrix_subscribe_event(matrix_handle, TOUCH_ELEM_EVENT_ON_PRESS | TOUCH_ELEM_EVENT_ON_RELEASE | TOUCH_ELEM_EVENT_ON_LONGPRESS, NULL));
+    ESP_ERROR_CHECK(touch_matrix_subscribe_event(matrix_handle,
+                    TOUCH_ELEM_EVENT_ON_PRESS | TOUCH_ELEM_EVENT_ON_RELEASE | TOUCH_ELEM_EVENT_ON_LONGPRESS, NULL));
 #ifdef CONFIG_TOUCH_ELEM_EVENT
     /* Set EVENT as the dispatch method */
     ESP_ERROR_CHECK(touch_matrix_set_dispatch_method(matrix_handle, TOUCH_ELEM_DISP_EVENT));
diff --git a/examples/peripherals/touch_sensor/touch_element/touch_slider/main/CMakeLists.txt b/examples/peripherals/touch_sensor/touch_element/touch_slider/main/CMakeLists.txt
index 3a69d86adf..8742ecf28c 100644
--- a/examples/peripherals/touch_sensor/touch_element/touch_slider/main/CMakeLists.txt
+++ b/examples/peripherals/touch_sensor/touch_element/touch_slider/main/CMakeLists.txt
@@ -1,4 +1,3 @@
 idf_component_register(SRCS "touch_slider_example_main.c"
                     INCLUDE_DIRS "."
                     PRIV_REQUIRES touch_element)
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/examples/peripherals/touch_sensor/touch_element/touch_slider/main/touch_slider_example_main.c b/examples/peripherals/touch_sensor/touch_element/touch_slider/main/touch_slider_example_main.c
index 3ae4eb7f93..4df27f2882 100644
--- a/examples/peripherals/touch_sensor/touch_element/touch_slider/main/touch_slider_example_main.c
+++ b/examples/peripherals/touch_sensor/touch_element/touch_slider/main/touch_slider_example_main.c
@@ -4,6 +4,7 @@
  * SPDX-License-Identifier: CC0-1.0
  */
 
+#include <inttypes.h>
 #include "freertos/FreeRTOS.h"
 #include "freertos/task.h"
 #include "touch_element/touch_slider.h"
@@ -51,11 +52,11 @@ static void slider_handler_task(void *arg)
             /* Decode message */
             const touch_slider_message_t *slider_message = touch_slider_get_message(&element_message);
             if (slider_message->event == TOUCH_SLIDER_EVT_ON_PRESS) {
-                ESP_LOGI(TAG, "Slider Press, position: %d", slider_message->position);
+                ESP_LOGI(TAG, "Slider Press, position: %"PRIu32, slider_message->position);
             } else if (slider_message->event == TOUCH_SLIDER_EVT_ON_RELEASE) {
-                ESP_LOGI(TAG, "Slider Release, position: %d", slider_message->position);
+                ESP_LOGI(TAG, "Slider Release, position: %"PRIu32, slider_message->position);
             } else if (slider_message->event == TOUCH_SLIDER_EVT_ON_CALCULATION) {
-                ESP_LOGI(TAG, "Slider Calculate, position: %d", slider_message->position);
+                ESP_LOGI(TAG, "Slider Calculate, position: %"PRIu32, slider_message->position);
             }
         }
     }
@@ -69,11 +70,11 @@ void slider_handler(touch_slider_handle_t out_handle, touch_slider_message_t *ou
         return;
     }
     if (out_message->event == TOUCH_SLIDER_EVT_ON_PRESS) {
-        ESP_LOGI(TAG, "Slider Press, position: %d", out_message->position);
+        ESP_LOGI(TAG, "Slider Press, position: %"PRIu32, out_message->position);
     } else if (out_message->event == TOUCH_SLIDER_EVT_ON_RELEASE) {
-        ESP_LOGI(TAG, "Slider Release, position: %d", out_message->position);
+        ESP_LOGI(TAG, "Slider Release, position: %"PRIu32, out_message->position);
     } else if (out_message->event == TOUCH_SLIDER_EVT_ON_CALCULATION) {
-        ESP_LOGI(TAG, "Slider Calculate, position: %d", out_message->position);
+        ESP_LOGI(TAG, "Slider Calculate, position: %"PRIu32, out_message->position);
     }
 }
 #endif
@@ -97,7 +98,8 @@ void app_main(void)
     };
     ESP_ERROR_CHECK(touch_slider_create(&slider_config, &slider_handle));
     /* Subscribe touch slider events (On Press, On Release, On Calculation) */
-    ESP_ERROR_CHECK(touch_slider_subscribe_event(slider_handle, TOUCH_ELEM_EVENT_ON_PRESS | TOUCH_ELEM_EVENT_ON_RELEASE | TOUCH_ELEM_EVENT_ON_CALCULATION, NULL));
+    ESP_ERROR_CHECK(touch_slider_subscribe_event(slider_handle,
+                    TOUCH_ELEM_EVENT_ON_PRESS | TOUCH_ELEM_EVENT_ON_RELEASE | TOUCH_ELEM_EVENT_ON_CALCULATION, NULL));
 #ifdef CONFIG_TOUCH_ELEM_EVENT
     /* Set EVENT as the dispatch method */
     ESP_ERROR_CHECK(touch_slider_set_dispatch_method(slider_handle, TOUCH_ELEM_DISP_EVENT));
diff --git a/examples/peripherals/touch_sensor/touch_sensor_v1/touch_pad_interrupt/main/CMakeLists.txt b/examples/peripherals/touch_sensor/touch_sensor_v1/touch_pad_interrupt/main/CMakeLists.txt
index 43bd93bcf4..94fac9872e 100644
--- a/examples/peripherals/touch_sensor/touch_sensor_v1/touch_pad_interrupt/main/CMakeLists.txt
+++ b/examples/peripherals/touch_sensor/touch_sensor_v1/touch_pad_interrupt/main/CMakeLists.txt
@@ -1,3 +1,2 @@
 idf_component_register(SRCS "tp_interrupt_main.c"
                     INCLUDE_DIRS ".")
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/examples/peripherals/touch_sensor/touch_sensor_v1/touch_pad_interrupt/main/tp_interrupt_main.c b/examples/peripherals/touch_sensor/touch_sensor_v1/touch_pad_interrupt/main/tp_interrupt_main.c
index 22fb8f4515..58e3da4f9d 100644
--- a/examples/peripherals/touch_sensor/touch_sensor_v1/touch_pad_interrupt/main/tp_interrupt_main.c
+++ b/examples/peripherals/touch_sensor/touch_sensor_v1/touch_pad_interrupt/main/tp_interrupt_main.c
@@ -5,6 +5,7 @@
  */
 
 #include <stdio.h>
+#include <inttypes.h>
 #include "freertos/FreeRTOS.h"
 #include "freertos/task.h"
 #include "freertos/queue.h"
@@ -93,7 +94,7 @@ static void tp_example_read_task(void *pvParameter)
                 touch_pad_read_filtered(i, &value);
                 if (value < s_pad_init_val[i] * TOUCH_THRESH_PERCENT / 100) {
                     ESP_LOGI(TAG, "T%d activated!", i);
-                    ESP_LOGI(TAG, "value: %d; init val: %d", value, s_pad_init_val[i]);
+                    ESP_LOGI(TAG, "value: %"PRIu16"; init val: %"PRIu32, value, s_pad_init_val[i]);
                     vTaskDelay(200 / portTICK_PERIOD_MS);
                     // Reset the counter to stop changing mode.
                     change_mode = 1;
diff --git a/examples/peripherals/touch_sensor/touch_sensor_v1/touch_pad_read/main/CMakeLists.txt b/examples/peripherals/touch_sensor/touch_sensor_v1/touch_pad_read/main/CMakeLists.txt
index 9454ca3650..2b9a209ec4 100644
--- a/examples/peripherals/touch_sensor/touch_sensor_v1/touch_pad_read/main/CMakeLists.txt
+++ b/examples/peripherals/touch_sensor/touch_sensor_v1/touch_pad_read/main/CMakeLists.txt
@@ -1,3 +1,2 @@
 idf_component_register(SRCS "tp_read_main.c"
                     INCLUDE_DIRS ".")
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/examples/peripherals/touch_sensor/touch_sensor_v1/touch_pad_read/main/tp_read_main.c b/examples/peripherals/touch_sensor/touch_sensor_v1/touch_pad_read/main/tp_read_main.c
index b605621072..59ba5955e3 100644
--- a/examples/peripherals/touch_sensor/touch_sensor_v1/touch_pad_read/main/tp_read_main.c
+++ b/examples/peripherals/touch_sensor/touch_sensor_v1/touch_pad_read/main/tp_read_main.c
@@ -5,6 +5,7 @@
  */
 
 #include <stdio.h>
+#include <inttypes.h>
 #include "freertos/FreeRTOS.h"
 #include "freertos/task.h"
 #include "driver/touch_pad.h"
@@ -33,10 +34,10 @@ static void tp_example_read_task(void *pvParameter)
             // If open the filter mode, please use this API to get the touch pad count.
             touch_pad_read_raw_data(i, &touch_value);
             touch_pad_read_filtered(i, &touch_filter_value);
-            printf("T%d:[%4d,%4d] ", i, touch_value, touch_filter_value);
+            printf("T%d:[%4"PRIu16",%4"PRIu16"] ", i, touch_value, touch_filter_value);
 #else
             touch_pad_read(i, &touch_value);
-            printf("T%d:[%4d] ", i, touch_value);
+            printf("T%d:[%4"PRIu16"] ", i, touch_value);
 #endif
         }
         printf("\n");
diff --git a/examples/peripherals/touch_sensor/touch_sensor_v2/touch_pad_interrupt/main/CMakeLists.txt b/examples/peripherals/touch_sensor/touch_sensor_v2/touch_pad_interrupt/main/CMakeLists.txt
index 43bd93bcf4..94fac9872e 100644
--- a/examples/peripherals/touch_sensor/touch_sensor_v2/touch_pad_interrupt/main/CMakeLists.txt
+++ b/examples/peripherals/touch_sensor/touch_sensor_v2/touch_pad_interrupt/main/CMakeLists.txt
@@ -1,3 +1,2 @@
 idf_component_register(SRCS "tp_interrupt_main.c"
                     INCLUDE_DIRS ".")
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/examples/peripherals/touch_sensor/touch_sensor_v2/touch_pad_interrupt/main/tp_interrupt_main.c b/examples/peripherals/touch_sensor/touch_sensor_v2/touch_pad_interrupt/main/tp_interrupt_main.c
index 1285558143..a852a069e0 100644
--- a/examples/peripherals/touch_sensor/touch_sensor_v2/touch_pad_interrupt/main/tp_interrupt_main.c
+++ b/examples/peripherals/touch_sensor/touch_sensor_v2/touch_pad_interrupt/main/tp_interrupt_main.c
@@ -5,6 +5,7 @@
  */
 
 #include <stdio.h>
+#include <inttypes.h>
 #include "freertos/FreeRTOS.h"
 #include "freertos/task.h"
 #include "freertos/queue.h"
@@ -76,7 +77,7 @@ static void tp_example_set_thresholds(void)
         touch_pad_read_benchmark(button[i], &touch_value);
         //set interrupt threshold.
         touch_pad_set_thresh(button[i], touch_value * button_threshold[i]);
-        ESP_LOGI(TAG, "touch pad [%d] base %d, thresh %d", \
+        ESP_LOGI(TAG, "touch pad [%d] base %"PRIu32", thresh %"PRIu32, \
                  button[i], touch_value, (uint32_t)(touch_value * button_threshold[i]));
     }
 }
@@ -113,10 +114,10 @@ static void tp_example_read_task(void *pvParameter)
             /* if guard pad be touched, other pads no response. */
             if (evt.pad_num == button[3]) {
                 guard_mode_flag = 1;
-                ESP_LOGW(TAG, "TouchSensor [%d] be activated, enter guard mode", evt.pad_num);
+                ESP_LOGW(TAG, "TouchSensor [%"PRIu32"] be activated, enter guard mode", evt.pad_num);
             } else {
                 if (guard_mode_flag == 0) {
-                    ESP_LOGI(TAG, "TouchSensor [%d] be activated, status mask 0x%x", evt.pad_num, evt.pad_status);
+                    ESP_LOGI(TAG, "TouchSensor [%"PRIu32"] be activated, status mask 0x%"PRIu32"", evt.pad_num, evt.pad_status);
                 } else {
                     ESP_LOGW(TAG, "In guard mode. No response");
                 }
@@ -126,19 +127,19 @@ static void tp_example_read_task(void *pvParameter)
             /* if guard pad be touched, other pads no response. */
             if (evt.pad_num == button[3]) {
                 guard_mode_flag = 0;
-                ESP_LOGW(TAG, "TouchSensor [%d] be inactivated, exit guard mode", evt.pad_num);
+                ESP_LOGW(TAG, "TouchSensor [%"PRIu32"] be inactivated, exit guard mode", evt.pad_num);
             } else {
                 if (guard_mode_flag == 0) {
-                    ESP_LOGI(TAG, "TouchSensor [%d] be inactivated, status mask 0x%x", evt.pad_num, evt.pad_status);
+                    ESP_LOGI(TAG, "TouchSensor [%"PRIu32"] be inactivated, status mask 0x%"PRIu32, evt.pad_num, evt.pad_status);
                 }
             }
         }
         if (evt.intr_mask & TOUCH_PAD_INTR_MASK_SCAN_DONE) {
-            ESP_LOGI(TAG, "The touch sensor group measurement is done [%d].", evt.pad_num);
+            ESP_LOGI(TAG, "The touch sensor group measurement is done [%"PRIu32"].", evt.pad_num);
         }
         if (evt.intr_mask & TOUCH_PAD_INTR_MASK_TIMEOUT) {
             /* Add your exception handling in here. */
-            ESP_LOGI(TAG, "Touch sensor channel %d measure timeout. Skip this exception channel!!", evt.pad_num);
+            ESP_LOGI(TAG, "Touch sensor channel %"PRIu32" measure timeout. Skip this exception channel!!", evt.pad_num);
             touch_pad_timeout_resume(); // Point on the next channel to measure.
         }
     }
diff --git a/examples/peripherals/touch_sensor/touch_sensor_v2/touch_pad_read/main/CMakeLists.txt b/examples/peripherals/touch_sensor/touch_sensor_v2/touch_pad_read/main/CMakeLists.txt
index 9454ca3650..2b9a209ec4 100644
--- a/examples/peripherals/touch_sensor/touch_sensor_v2/touch_pad_read/main/CMakeLists.txt
+++ b/examples/peripherals/touch_sensor/touch_sensor_v2/touch_pad_read/main/CMakeLists.txt
@@ -1,3 +1,2 @@
 idf_component_register(SRCS "tp_read_main.c"
                     INCLUDE_DIRS ".")
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/examples/peripherals/touch_sensor/touch_sensor_v2/touch_pad_read/main/tp_read_main.c b/examples/peripherals/touch_sensor/touch_sensor_v2/touch_pad_read/main/tp_read_main.c
index 83d5eee05e..c082d9e6b3 100644
--- a/examples/peripherals/touch_sensor/touch_sensor_v2/touch_pad_read/main/tp_read_main.c
+++ b/examples/peripherals/touch_sensor/touch_sensor_v2/touch_pad_read/main/tp_read_main.c
@@ -5,6 +5,7 @@
  */
 
 #include <stdio.h>
+#include <inttypes.h>
 #include "freertos/FreeRTOS.h"
 #include "freertos/task.h"
 #include "driver/touch_pad.h"
@@ -46,7 +47,7 @@ static void tp_example_read_task(void *pvParameter)
     while (1) {
         for (int i = 0; i < TOUCH_BUTTON_NUM; i++) {
             touch_pad_read_raw_data(button[i], &touch_value);    // read raw data.
-            printf("T%d: [%4d] ", button[i], touch_value);
+            printf("T%d: [%4"PRIu32"] ", button[i], touch_value);
         }
         printf("\n");
         vTaskDelay(200 / portTICK_PERIOD_MS);

From 0f92a706ba67a4131918c1d5e2b1eda46d465b13 Mon Sep 17 00:00:00 2001
From: wanlei <wanlei@espressif.com>
Date: Tue, 23 Aug 2022 11:33:29 +0800
Subject: [PATCH 205/665] spi_master: change sio test communication bringup
 flow to fix testcase failure

test failed by slave obtain data incorrectly at the time before master started
---
 components/driver/test/test_spi_sio.c | 12 ++++++------
 1 file changed, 6 insertions(+), 6 deletions(-)

diff --git a/components/driver/test/test_spi_sio.c b/components/driver/test/test_spi_sio.c
index a3976835c9..37529441ee 100644
--- a/components/driver/test/test_spi_sio.c
+++ b/components/driver/test/test_spi_sio.c
@@ -204,6 +204,7 @@ void test_sio_master_trans(bool sio_master_in)
     TEST_ESP_OK(spi_bus_add_device(TEST_SPI_HOST, &dev_cfg, &dev_0));
     printf("CS:CLK:MO:MI: %d\t%d\t%d\t%d\n", dev_cfg.spics_io_num, bus_cfg.sclk_io_num, bus_cfg.mosi_io_num, bus_cfg.miso_io_num);
 
+    unity_send_signal("Master ready");
     for (int i = 0; i < TEST_NUM; i ++) {
         spi_transaction_t trans = {};
         if (sio_master_in) {
@@ -232,7 +233,7 @@ void test_sio_master_trans(bool sio_master_in)
         }
 
         //get signal
-        unity_wait_for_signal("slave ready");
+        unity_wait_for_signal("Slave ready");
 
         TEST_ESP_OK(spi_device_transmit(dev_0, &trans));
         if (sio_master_in) {
@@ -278,6 +279,7 @@ void test_sio_slave_emulate(bool sio_master_in)
     TEST_ESP_OK(spi_slave_initialize(TEST_SLAVE_HOST, &bus_cfg, &slv_cfg, SPI_DMA_CH_AUTO));
     printf("CS:CLK:MO:MI: %d\t%d\t%d\t%d\n", slv_cfg.spics_io_num, bus_cfg.sclk_io_num, bus_cfg.mosi_io_num, bus_cfg.miso_io_num);
 
+    unity_wait_for_signal("Master ready");
     for (int i = 0; i < TEST_NUM; i++) {
         spi_slave_transaction_t trans = {};
         if (sio_master_in) {
@@ -302,15 +304,15 @@ void test_sio_slave_emulate(bool sio_master_in)
         }
 
         TEST_ESP_OK(spi_slave_queue_trans(TEST_SLAVE_HOST, &trans, portMAX_DELAY));
-        unity_send_signal("slave ready");
+        unity_send_signal("Slave ready");
 
         spi_slave_transaction_t *p_slave_ret;
         TEST_ESP_OK(spi_slave_get_trans_result(TEST_SLAVE_HOST, &p_slave_ret, portMAX_DELAY));
 
         if (sio_master_in) {
-            ESP_LOG_BUFFER_HEXDUMP("slave tx", trans.tx_buffer, trans.length / 8, ESP_LOG_INFO);
+            ESP_LOG_BUFFER_HEXDUMP("Slave tx", trans.tx_buffer, trans.length / 8, ESP_LOG_INFO);
         } else {
-            ESP_LOG_BUFFER_HEXDUMP("slave rx", trans.rx_buffer, trans.length / 8, ESP_LOG_INFO);
+            ESP_LOG_BUFFER_HEXDUMP("Slave rx", trans.rx_buffer, trans.length / 8, ESP_LOG_INFO);
             TEST_ASSERT_EQUAL_HEX8_ARRAY(slave_tx_max + TRANS_LEN * (i % 2), trans.rx_buffer, trans.length / 8);
         }
     }
@@ -322,14 +324,12 @@ void test_sio_slave_emulate(bool sio_master_in)
 void test_master_run(void)
 {
     test_sio_master_trans(false);
-    unity_send_signal("master ready");
     test_sio_master_trans(true);
 }
 
 void test_slave_run(void)
 {
     test_sio_slave_emulate(false);
-    unity_wait_for_signal("master ready");
     test_sio_slave_emulate(true);
 }
 

From 157fc22ef44982f8b4aec12eaef693e312878131 Mon Sep 17 00:00:00 2001
From: Laukik Hase <laukik.hase@espressif.com>
Date: Thu, 14 Jul 2022 11:39:23 +0530
Subject: [PATCH 206/665] mbedtls: Update to v3.2.1 - Changelog:
 https://github.com/Mbed-TLS/mbedtls/releases/tag/v3.2.1 - Closes
 https://github.com/espressif/esp-idf/issues/8787

---
 components/mbedtls/mbedtls | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/mbedtls/mbedtls b/components/mbedtls/mbedtls
index 9bb5effc32..7b428b1bf2 160000
--- a/components/mbedtls/mbedtls
+++ b/components/mbedtls/mbedtls
@@ -1 +1 @@
-Subproject commit 9bb5effc3298265f829878825d9bd38478e67514
+Subproject commit 7b428b1bf260ce1fec4e3ffb6494070d439a3a67

From 6319970ab79f5a9502087ad0b9b1def010b08590 Mon Sep 17 00:00:00 2001
From: Laukik Hase <laukik.hase@espressif.com>
Date: Wed, 27 Jul 2022 16:47:30 +0530
Subject: [PATCH 207/665] esp_tls/wpa_supplicant: Updated deprecated mbedtls
 APIs

---
 components/esp-tls/esp_tls_mbedtls.c                      | 7 ++-----
 .../esp_supplicant/src/crypto/tls_mbedtls.c               | 8 ++++----
 2 files changed, 6 insertions(+), 9 deletions(-)

diff --git a/components/esp-tls/esp_tls_mbedtls.c b/components/esp-tls/esp_tls_mbedtls.c
index 1806757594..e719e472e8 100644
--- a/components/esp-tls/esp_tls_mbedtls.c
+++ b/components/esp-tls/esp_tls_mbedtls.c
@@ -113,11 +113,8 @@ esp_err_t esp_create_mbedtls_handle(const char *hostname, size_t hostlen, const
 #endif
 
 #ifdef CONFIG_MBEDTLS_SSL_PROTO_TLS1_3
-    // NOTE: Mbed TLS currently supports only client-side config with TLS 1.3
-    if (tls->role != ESP_TLS_SERVER) {
-        mbedtls_ssl_conf_min_version(&tls->conf, MBEDTLS_SSL_MAJOR_VERSION_3, MBEDTLS_SSL_MINOR_VERSION_4);
-        mbedtls_ssl_conf_max_version(&tls->conf, MBEDTLS_SSL_MAJOR_VERSION_3, MBEDTLS_SSL_MINOR_VERSION_4);
-    }
+    mbedtls_ssl_conf_min_tls_version(&tls->conf, MBEDTLS_SSL_VERSION_TLS1_3);
+    mbedtls_ssl_conf_max_tls_version(&tls->conf, MBEDTLS_SSL_VERSION_TLS1_3);
 #endif
 
     if ((ret = mbedtls_ssl_setup(&tls->ssl, &tls->conf)) != 0) {
diff --git a/components/wpa_supplicant/esp_supplicant/src/crypto/tls_mbedtls.c b/components/wpa_supplicant/esp_supplicant/src/crypto/tls_mbedtls.c
index a63cb3c647..8dbaa5e23d 100644
--- a/components/wpa_supplicant/esp_supplicant/src/crypto/tls_mbedtls.c
+++ b/components/wpa_supplicant/esp_supplicant/src/crypto/tls_mbedtls.c
@@ -196,7 +196,7 @@ static int set_ca_cert(tls_context_t *tls, const unsigned char *cacert, size_t c
 }
 
 #ifdef CONFIG_SUITEB192
-static int tls_sig_hashes_for_suiteb[] = {
+static uint16_t tls_sig_algs_for_suiteb[] = {
 #if defined(MBEDTLS_SHA512_C)
 	MBEDTLS_MD_SHA512,
 	MBEDTLS_MD_SHA384,
@@ -220,11 +220,11 @@ static void tls_set_suiteb_config(tls_context_t *tls)
 {
 	const mbedtls_x509_crt_profile *crt_profile = &suiteb_mbedtls_x509_crt_profile;
 	mbedtls_ssl_conf_cert_profile(&tls->conf, crt_profile);
-	mbedtls_ssl_conf_sig_hashes(&tls->conf, tls_sig_hashes_for_suiteb);
+	mbedtls_ssl_conf_sig_algs(&tls->conf, tls_sig_algs_for_suiteb);
 }
 #endif
 
-static int tls_sig_hashes_for_eap[] = {
+static uint16_t tls_sig_algs_for_eap[] = {
 #if defined(MBEDTLS_SHA512_C)
 	MBEDTLS_MD_SHA512,
 	MBEDTLS_MD_SHA384,
@@ -262,7 +262,7 @@ static void tls_enable_sha1_config(tls_context_t *tls)
 {
 	const mbedtls_x509_crt_profile *crt_profile = &eap_mbedtls_x509_crt_profile;
 	mbedtls_ssl_conf_cert_profile(&tls->conf, crt_profile);
-	mbedtls_ssl_conf_sig_hashes(&tls->conf, tls_sig_hashes_for_eap);
+	mbedtls_ssl_conf_sig_algs(&tls->conf, tls_sig_algs_for_eap);
 }
 
 static const int eap_ciphersuite_preference[] =

From 9b290e3668a562ed279445131f4e523a370e05e5 Mon Sep 17 00:00:00 2001
From: Laukik Hase <laukik.hase@espressif.com>
Date: Mon, 8 Aug 2022 14:28:07 +0530
Subject: [PATCH 208/665] mbedtls/port: Fix dynamic buffers feature for v3.2.1
 Co-authored-by: Li Jingyi <lijingyi@espressif.com>

---
 components/mbedtls/CMakeLists.txt             |   3 +-
 components/mbedtls/port/dynamic/esp_ssl_cli.c |  23 +++
 components/mbedtls/port/dynamic/esp_ssl_srv.c |   1 -
 components/mbedtls/port/dynamic/esp_ssl_tls.c | 141 +++++++++++++++---
 4 files changed, 145 insertions(+), 23 deletions(-)

diff --git a/components/mbedtls/CMakeLists.txt b/components/mbedtls/CMakeLists.txt
index eb2ac55173..881c34b5ab 100644
--- a/components/mbedtls/CMakeLists.txt
+++ b/components/mbedtls/CMakeLists.txt
@@ -8,7 +8,7 @@ if(NOT BOOTLOADER_BUILD)
 endif()
 
 set(mbedtls_srcs "")
-set(mbedtls_include_dirs "port/include" "mbedtls/include" "./mbedtls/library")
+set(mbedtls_include_dirs "port/include" "mbedtls/include" "mbedtls/library")
 
 if(CONFIG_MBEDTLS_CERTIFICATE_BUNDLE)
     list(APPEND mbedtls_srcs "esp_crt_bundle/esp_crt_bundle.c")
@@ -238,6 +238,7 @@ endforeach()
 
 if(CONFIG_MBEDTLS_DYNAMIC_BUFFER)
     set(WRAP_FUNCTIONS
+        mbedtls_ssl_write_client_hello
         mbedtls_ssl_handshake_client_step
         mbedtls_ssl_handshake_server_step
         mbedtls_ssl_read
diff --git a/components/mbedtls/port/dynamic/esp_ssl_cli.c b/components/mbedtls/port/dynamic/esp_ssl_cli.c
index 615525b271..a38bb002f3 100644
--- a/components/mbedtls/port/dynamic/esp_ssl_cli.c
+++ b/components/mbedtls/port/dynamic/esp_ssl_cli.c
@@ -8,8 +8,10 @@
 #include "esp_mbedtls_dynamic_impl.h"
 
 int __real_mbedtls_ssl_handshake_client_step(mbedtls_ssl_context *ssl);
+int __real_mbedtls_ssl_write_client_hello(mbedtls_ssl_context *ssl);
 
 int __wrap_mbedtls_ssl_handshake_client_step(mbedtls_ssl_context *ssl);
+int __wrap_mbedtls_ssl_write_client_hello(mbedtls_ssl_context *ssl);
 
 static const char *TAG = "SSL client";
 
@@ -27,6 +29,16 @@ static int manage_resource(mbedtls_ssl_context *ssl, bool add)
         }
     }
 
+    /* Change state now, so that it is right in mbedtls_ssl_read_record(), used
+     * by DTLS for dropping out-of-sequence ChangeCipherSpec records */
+#if defined(MBEDTLS_SSL_SESSION_TICKETS)
+    if( ssl->state == MBEDTLS_SSL_SERVER_CHANGE_CIPHER_SPEC &&
+        ssl->handshake->new_session_ticket != 0 )
+    {
+        ssl->state = MBEDTLS_SSL_SERVER_NEW_SESSION_TICKET;
+    }
+#endif
+
     switch (state) {
         case MBEDTLS_SSL_HELLO_REQUEST:
             break;
@@ -189,3 +201,14 @@ int __wrap_mbedtls_ssl_handshake_client_step(mbedtls_ssl_context *ssl)
 
     return 0;
 }
+
+int __wrap_mbedtls_ssl_write_client_hello(mbedtls_ssl_context *ssl)
+{
+    CHECK_OK(manage_resource(ssl, true));
+
+    CHECK_OK(__real_mbedtls_ssl_write_client_hello(ssl));
+
+    CHECK_OK(manage_resource(ssl, false));
+
+    return 0;
+}
diff --git a/components/mbedtls/port/dynamic/esp_ssl_srv.c b/components/mbedtls/port/dynamic/esp_ssl_srv.c
index 872807ff21..ba1fa173b8 100644
--- a/components/mbedtls/port/dynamic/esp_ssl_srv.c
+++ b/components/mbedtls/port/dynamic/esp_ssl_srv.c
@@ -46,7 +46,6 @@ static int manage_resource(mbedtls_ssl_context *ssl, bool add)
 
     switch (state) {
         case MBEDTLS_SSL_HELLO_REQUEST:
-            ssl->MBEDTLS_PRIVATE(major_ver) = MBEDTLS_SSL_MAJOR_VERSION_3;
             break;
         case MBEDTLS_SSL_CLIENT_HELLO:
             if (add) {
diff --git a/components/mbedtls/port/dynamic/esp_ssl_tls.c b/components/mbedtls/port/dynamic/esp_ssl_tls.c
index 72cfc60f3a..21f8ca95e1 100644
--- a/components/mbedtls/port/dynamic/esp_ssl_tls.c
+++ b/components/mbedtls/port/dynamic/esp_ssl_tls.c
@@ -45,33 +45,18 @@ static int rx_done(mbedtls_ssl_context *ssl)
 static void ssl_update_checksum_start( mbedtls_ssl_context *ssl,
                                        const unsigned char *buf, size_t len )
 {
-#if defined(MBEDTLS_SSL_PROTO_SSL3) || defined(MBEDTLS_SSL_PROTO_TLS1) || \
-    defined(MBEDTLS_SSL_PROTO_TLS1_1)
-    mbedtls_md5_update( &ssl->handshake->fin_md5 , buf, len );
-    mbedtls_sha1_update( &ssl->handshake->fin_sha1, buf, len );
-#endif
-#if defined(MBEDTLS_SSL_PROTO_TLS1_2)
 #if defined(MBEDTLS_SHA256_C)
     mbedtls_sha256_update( &ssl->handshake->fin_sha256, buf, len );
 #endif
 #if defined(MBEDTLS_SHA512_C)
     mbedtls_sha512_update( &ssl->handshake->fin_sha512, buf, len );
 #endif
-#endif /* MBEDTLS_SSL_PROTO_TLS1_2 */
 }
 
 static void ssl_handshake_params_init( mbedtls_ssl_handshake_params *handshake )
 {
     memset( handshake, 0, sizeof( mbedtls_ssl_handshake_params ) );
 
-#if defined(MBEDTLS_SSL_PROTO_SSL3) || defined(MBEDTLS_SSL_PROTO_TLS1) || \
-    defined(MBEDTLS_SSL_PROTO_TLS1_1)
-    mbedtls_md5_init(   &handshake->fin_md5  );
-    mbedtls_sha1_init(   &handshake->fin_sha1 );
-    mbedtls_md5_starts( &handshake->fin_md5  );
-    mbedtls_sha1_starts( &handshake->fin_sha1 );
-#endif
-#if defined(MBEDTLS_SSL_PROTO_TLS1_2)
 #if defined(MBEDTLS_SHA256_C)
     mbedtls_sha256_init(   &handshake->fin_sha256    );
     mbedtls_sha256_starts( &handshake->fin_sha256, 0 );
@@ -80,15 +65,9 @@ static void ssl_handshake_params_init( mbedtls_ssl_handshake_params *handshake )
     mbedtls_sha512_init(   &handshake->fin_sha512    );
     mbedtls_sha512_starts( &handshake->fin_sha512, 1 );
 #endif
-#endif /* MBEDTLS_SSL_PROTO_TLS1_2 */
 
     handshake->update_checksum = ssl_update_checksum_start;
 
-#if defined(MBEDTLS_SSL_PROTO_TLS1_2) && \
-    defined(MBEDTLS_KEY_EXCHANGE_WITH_CERT_ENABLED)
-    mbedtls_ssl_sig_hash_set_init( &handshake->hash_algs );
-#endif
-
 #if defined(MBEDTLS_DHM_C)
     mbedtls_dhm_init( &handshake->dhm_ctx );
 #endif
@@ -145,6 +124,12 @@ static int ssl_handshake_init( mbedtls_ssl_context *ssl )
     {
         ssl->handshake = mbedtls_calloc( 1, sizeof(mbedtls_ssl_handshake_params) );
     }
+#if defined(MBEDTLS_SSL_VARIABLE_BUFFER_LENGTH)
+    /* If the buffers are too small - reallocate */
+
+    handle_buffer_resizing( ssl, 0, MBEDTLS_SSL_IN_BUFFER_LEN,
+                                    MBEDTLS_SSL_OUT_BUFFER_LEN );
+#endif
 
     /* All pointers should exist and can be directly freed without issue */
     if( ssl->handshake == NULL ||
@@ -169,6 +154,120 @@ static int ssl_handshake_init( mbedtls_ssl_context *ssl )
     mbedtls_ssl_transform_init( ssl->transform_negotiate );
     ssl_handshake_params_init( ssl->handshake );
 
+/*
+ * curve_list is translated to IANA TLS group identifiers here because
+ * mbedtls_ssl_conf_curves returns void and so can't return
+ * any error codes.
+ */
+#if defined(MBEDTLS_ECP_C)
+#if !defined(MBEDTLS_DEPRECATED_REMOVED)
+    /* Heap allocate and translate curve_list from internal to IANA group ids */
+    if ( ssl->conf->curve_list != NULL )
+    {
+        size_t length;
+        const mbedtls_ecp_group_id *curve_list = ssl->conf->curve_list;
+
+        for( length = 0;  ( curve_list[length] != MBEDTLS_ECP_DP_NONE ) &&
+                          ( length < MBEDTLS_ECP_DP_MAX ); length++ ) {}
+
+        /* Leave room for zero termination */
+        uint16_t *group_list = mbedtls_calloc( length + 1, sizeof(uint16_t) );
+        if ( group_list == NULL )
+            return( MBEDTLS_ERR_SSL_ALLOC_FAILED );
+
+        for( size_t i = 0; i < length; i++ )
+        {
+            const mbedtls_ecp_curve_info *info =
+                        mbedtls_ecp_curve_info_from_grp_id( curve_list[i] );
+            if ( info == NULL )
+            {
+                mbedtls_free( group_list );
+                return( MBEDTLS_ERR_SSL_BAD_CONFIG );
+            }
+            group_list[i] = info->tls_id;
+        }
+
+        group_list[length] = 0;
+
+        ssl->handshake->group_list = group_list;
+        ssl->handshake->group_list_heap_allocated = 1;
+    }
+    else
+    {
+        ssl->handshake->group_list = ssl->conf->group_list;
+        ssl->handshake->group_list_heap_allocated = 0;
+    }
+#endif /* MBEDTLS_DEPRECATED_REMOVED */
+#endif /* MBEDTLS_ECP_C */
+
+#if defined(MBEDTLS_KEY_EXCHANGE_WITH_CERT_ENABLED)
+#if !defined(MBEDTLS_DEPRECATED_REMOVED)
+#if defined(MBEDTLS_SSL_PROTO_TLS1_2)
+    /* Heap allocate and translate sig_hashes from internal hash identifiers to
+       signature algorithms IANA identifiers.  */
+    if ( mbedtls_ssl_conf_is_tls12_only( ssl->conf ) &&
+         ssl->conf->sig_hashes != NULL )
+    {
+        const int *md;
+        const int *sig_hashes = ssl->conf->sig_hashes;
+        size_t sig_algs_len = 0;
+        uint16_t *p;
+
+#if defined(static_assert)
+        static_assert( MBEDTLS_SSL_MAX_SIG_ALG_LIST_LEN
+                       <= ( SIZE_MAX - ( 2 * sizeof(uint16_t) ) ),
+                       "MBEDTLS_SSL_MAX_SIG_ALG_LIST_LEN too big" );
+#endif
+
+        for( md = sig_hashes; *md != MBEDTLS_MD_NONE; md++ )
+        {
+            if( mbedtls_ssl_hash_from_md_alg( *md ) == MBEDTLS_SSL_HASH_NONE )
+                continue;
+#if defined(MBEDTLS_ECDSA_C)
+            sig_algs_len += sizeof( uint16_t );
+#endif
+
+#if defined(MBEDTLS_RSA_C)
+            sig_algs_len += sizeof( uint16_t );
+#endif
+            if( sig_algs_len > MBEDTLS_SSL_MAX_SIG_ALG_LIST_LEN )
+                return( MBEDTLS_ERR_SSL_BAD_CONFIG );
+        }
+
+        if( sig_algs_len < MBEDTLS_SSL_MIN_SIG_ALG_LIST_LEN )
+            return( MBEDTLS_ERR_SSL_BAD_CONFIG );
+
+        ssl->handshake->sig_algs = mbedtls_calloc( 1, sig_algs_len +
+                                                      sizeof( uint16_t ));
+        if( ssl->handshake->sig_algs == NULL )
+            return( MBEDTLS_ERR_SSL_ALLOC_FAILED );
+
+        p = (uint16_t *)ssl->handshake->sig_algs;
+        for( md = sig_hashes; *md != MBEDTLS_MD_NONE; md++ )
+        {
+            unsigned char hash = mbedtls_ssl_hash_from_md_alg( *md );
+            if( hash == MBEDTLS_SSL_HASH_NONE )
+                continue;
+#if defined(MBEDTLS_ECDSA_C)
+            *p = (( hash << 8 ) | MBEDTLS_SSL_SIG_ECDSA);
+            p++;
+#endif
+#if defined(MBEDTLS_RSA_C)
+            *p = (( hash << 8 ) | MBEDTLS_SSL_SIG_RSA);
+            p++;
+#endif
+        }
+        *p = MBEDTLS_TLS_SIG_NONE;
+        ssl->handshake->sig_algs_heap_allocated = 1;
+    }
+    else
+#endif /* MBEDTLS_SSL_PROTO_TLS1_2 */
+    {
+        ssl->handshake->sig_algs_heap_allocated = 0;
+    }
+#endif /* !MBEDTLS_DEPRECATED_REMOVED */
+#endif /* MBEDTLS_KEY_EXCHANGE_WITH_CERT_ENABLED */
+
     return( 0 );
 }
 

From aa4437d3d33a39d3a1227300fed72a2a418b458d Mon Sep 17 00:00:00 2001
From: Sachin Parekh <sachin.parekh@espressif.com>
Date: Mon, 1 Aug 2022 14:39:35 +0530
Subject: [PATCH 209/665] mbedtls: Override ecp_mul_restartable_internal

ECDSA verification uses ecp_mul_restartable_internal instead
of the public API mbedtls_ecp_mul_restartable
---
 components/mbedtls/port/ecc/ecc_alt.c         | 21 +++----------------
 components/mbedtls/port/include/mbedtls/ecp.h | 11 +++++++---
 2 files changed, 11 insertions(+), 21 deletions(-)

diff --git a/components/mbedtls/port/ecc/ecc_alt.c b/components/mbedtls/port/ecc/ecc_alt.c
index 646df7f5d3..7b84d0818f 100644
--- a/components/mbedtls/port/ecc/ecc_alt.c
+++ b/components/mbedtls/port/ecc/ecc_alt.c
@@ -53,40 +53,25 @@ static int esp_mbedtls_ecp_point_multiply(const mbedtls_ecp_group *grp, mbedtls_
     return ret;
 }
 
-/*
- * Restartable multiplication R = m * P
- */
-int mbedtls_ecp_mul_restartable( mbedtls_ecp_group *grp, mbedtls_ecp_point *R,
+int ecp_mul_restartable_internal( mbedtls_ecp_group *grp, mbedtls_ecp_point *R,
              const mbedtls_mpi *m, const mbedtls_ecp_point *P,
              int (*f_rng)(void *, unsigned char *, size_t), void *p_rng,
              mbedtls_ecp_restart_ctx *rs_ctx )
 {
     int ret = MBEDTLS_ERR_ECP_BAD_INPUT_DATA;
-
     if (grp->id != MBEDTLS_ECP_DP_SECP192R1 && grp->id != MBEDTLS_ECP_DP_SECP256R1) {
 #if defined(MBEDTLS_ECP_MUL_ALT_SOFT_FALLBACK)
-        return mbedtls_ecp_mul_restartable_soft(grp, R, m, P, f_rng, p_rng, rs_ctx);
+        return ecp_mul_restartable_internal_soft(grp, R, m, P, f_rng, p_rng, rs_ctx);
 #else
         return ret;
 #endif
     }
-    ECP_VALIDATE_RET( grp != NULL );
-    ECP_VALIDATE_RET( R   != NULL );
-    ECP_VALIDATE_RET( m   != NULL );
-    ECP_VALIDATE_RET( P   != NULL );
 
-    /* Common sanity checks */
-    MBEDTLS_MPI_CHK( mbedtls_ecp_check_privkey( grp, m ) );
-    MBEDTLS_MPI_CHK( mbedtls_ecp_check_pubkey( grp, P ) );
-
-    ret = MBEDTLS_ERR_ECP_BAD_INPUT_DATA;
-    /* MBEDTLS_MPI_CHK macro assigns the return value of the function to
-     * `ret` variable
-     */
     MBEDTLS_MPI_CHK( esp_mbedtls_ecp_point_multiply(grp, R, m, P) );
 cleanup:
     return( ret );
 }
+
 #endif /* defined(MBEDTLS_ECP_MUL_ALT) || defined(MBEDTLS_ECP_MUL_ALT_SOFT_FALLBACK) */
 
 #if defined(MBEDTLS_ECP_VERIFY_ALT) || defined(MBEDTLS_ECP_VERIFY_ALT_SOFT_FALLBACK)
diff --git a/components/mbedtls/port/include/mbedtls/ecp.h b/components/mbedtls/port/include/mbedtls/ecp.h
index 7340615b86..28ccd5c79c 100644
--- a/components/mbedtls/port/include/mbedtls/ecp.h
+++ b/components/mbedtls/port/include/mbedtls/ecp.h
@@ -12,13 +12,18 @@
 extern "C" {
 #endif
 
-#if defined(MBEDTLS_ECP_MUL_ALT_SOFT_FALLBACK)
-
-int mbedtls_ecp_mul_restartable_soft(mbedtls_ecp_group *grp, mbedtls_ecp_point *R,
+#if defined(MBEDTLS_ECP_MUL_ALT) || defined(MBEDTLS_ECP_MUL_ALT_SOFT_FALLBACK)
+int ecp_mul_restartable_internal( mbedtls_ecp_group *grp, mbedtls_ecp_point *R,
              const mbedtls_mpi *m, const mbedtls_ecp_point *P,
              int (*f_rng)(void *, unsigned char *, size_t), void *p_rng,
              mbedtls_ecp_restart_ctx *rs_ctx );
+#endif
 
+#if defined(MBEDTLS_ECP_MUL_ALT_SOFT_FALLBACK)
+int ecp_mul_restartable_internal_soft( mbedtls_ecp_group *grp, mbedtls_ecp_point *R,
+             const mbedtls_mpi *m, const mbedtls_ecp_point *P,
+             int (*f_rng)(void *, unsigned char *, size_t), void *p_rng,
+             mbedtls_ecp_restart_ctx *rs_ctx );
 #endif
 
 #if defined(MBEDTLS_ECP_VERIFY_ALT_SOFT_FALLBACK)

From fbd197231880ea3dd9cabdcfbe919e07367f66e6 Mon Sep 17 00:00:00 2001
From: Mahavir Jain <mahavir@espressif.com>
Date: Wed, 17 Aug 2022 14:32:20 +0530
Subject: [PATCH 210/665] wpa_supplicant: fix issue with WPA2 enterprise TLS
 session

Usage of `mbedtls_ssl_conf_sig_algs()` was incorrect, it must include signature
algorithm with hash. This change is as per requirement defined in mbedTLS-3.2.1
release.
---
 .../esp_supplicant/src/crypto/tls_mbedtls.c   | 41 +++++++++++++++----
 1 file changed, 32 insertions(+), 9 deletions(-)

diff --git a/components/wpa_supplicant/esp_supplicant/src/crypto/tls_mbedtls.c b/components/wpa_supplicant/esp_supplicant/src/crypto/tls_mbedtls.c
index 8dbaa5e23d..6c518eec22 100644
--- a/components/wpa_supplicant/esp_supplicant/src/crypto/tls_mbedtls.c
+++ b/components/wpa_supplicant/esp_supplicant/src/crypto/tls_mbedtls.c
@@ -198,10 +198,16 @@ static int set_ca_cert(tls_context_t *tls, const unsigned char *cacert, size_t c
 #ifdef CONFIG_SUITEB192
 static uint16_t tls_sig_algs_for_suiteb[] = {
 #if defined(MBEDTLS_SHA512_C)
-	MBEDTLS_MD_SHA512,
-	MBEDTLS_MD_SHA384,
+#if defined(MBEDTLS_ECDSA_C)
+    MBEDTLS_SSL_TLS12_SIG_AND_HASH_ALG( MBEDTLS_SSL_SIG_ECDSA, MBEDTLS_SSL_HASH_SHA512 ),
+    MBEDTLS_SSL_TLS12_SIG_AND_HASH_ALG( MBEDTLS_SSL_SIG_ECDSA, MBEDTLS_SSL_HASH_SHA384 ),
 #endif
-	MBEDTLS_MD_NONE
+#if defined(MBEDTLS_RSA_C)
+    MBEDTLS_SSL_TLS12_SIG_AND_HASH_ALG( MBEDTLS_SSL_SIG_RSA, MBEDTLS_SSL_HASH_SHA512 ),
+    MBEDTLS_SSL_TLS12_SIG_AND_HASH_ALG( MBEDTLS_SSL_SIG_RSA, MBEDTLS_SSL_HASH_SHA384 ),
+#endif
+#endif /* MBEDTLS_SHA512_C */
+    MBEDTLS_TLS_SIG_NONE
 };
 
 const mbedtls_x509_crt_profile suiteb_mbedtls_x509_crt_profile =
@@ -226,17 +232,34 @@ static void tls_set_suiteb_config(tls_context_t *tls)
 
 static uint16_t tls_sig_algs_for_eap[] = {
 #if defined(MBEDTLS_SHA512_C)
-	MBEDTLS_MD_SHA512,
-	MBEDTLS_MD_SHA384,
+#if defined(MBEDTLS_ECDSA_C)
+    MBEDTLS_SSL_TLS12_SIG_AND_HASH_ALG( MBEDTLS_SSL_SIG_ECDSA, MBEDTLS_SSL_HASH_SHA512 ),
+    MBEDTLS_SSL_TLS12_SIG_AND_HASH_ALG( MBEDTLS_SSL_SIG_ECDSA, MBEDTLS_SSL_HASH_SHA384 ),
 #endif
+#if defined(MBEDTLS_RSA_C)
+    MBEDTLS_SSL_TLS12_SIG_AND_HASH_ALG( MBEDTLS_SSL_SIG_RSA, MBEDTLS_SSL_HASH_SHA512 ),
+    MBEDTLS_SSL_TLS12_SIG_AND_HASH_ALG( MBEDTLS_SSL_SIG_RSA, MBEDTLS_SSL_HASH_SHA384 ),
+#endif
+#endif /* MBEDTLS_SHA512_C */
 #if defined(MBEDTLS_SHA256_C)
-	MBEDTLS_MD_SHA256,
-	MBEDTLS_MD_SHA224,
+#if defined(MBEDTLS_ECDSA_C)
+    MBEDTLS_SSL_TLS12_SIG_AND_HASH_ALG( MBEDTLS_SSL_SIG_ECDSA, MBEDTLS_SSL_HASH_SHA256 ),
+    MBEDTLS_SSL_TLS12_SIG_AND_HASH_ALG( MBEDTLS_SSL_SIG_ECDSA, MBEDTLS_SSL_HASH_SHA224 ),
 #endif
+#if defined(MBEDTLS_RSA_C)
+    MBEDTLS_SSL_TLS12_SIG_AND_HASH_ALG( MBEDTLS_SSL_SIG_RSA, MBEDTLS_SSL_HASH_SHA256 ),
+    MBEDTLS_SSL_TLS12_SIG_AND_HASH_ALG( MBEDTLS_SSL_SIG_RSA, MBEDTLS_SSL_HASH_SHA224 ),
+#endif
+#endif /* MBEDTLS_SHA256_C */
 #if defined(MBEDTLS_SHA1_C)
-	MBEDTLS_MD_SHA1,
+#if defined(MBEDTLS_ECDSA_C)
+    MBEDTLS_SSL_TLS12_SIG_AND_HASH_ALG( MBEDTLS_SSL_SIG_ECDSA, MBEDTLS_SSL_HASH_SHA1 ),
 #endif
-	MBEDTLS_MD_NONE
+#if defined(MBEDTLS_RSA_C)
+    MBEDTLS_SSL_TLS12_SIG_AND_HASH_ALG( MBEDTLS_SSL_SIG_RSA, MBEDTLS_SSL_HASH_SHA1 ),
+#endif
+#endif /* MBEDTLS_SHA1_C */
+    MBEDTLS_TLS_SIG_NONE
 };
 
 const mbedtls_x509_crt_profile eap_mbedtls_x509_crt_profile =

From 27c0120c1871f5c9bbb9241de37db3f27c415c69 Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Mon, 1 Aug 2022 17:29:03 +0800
Subject: [PATCH 211/665] freertos: Synchronize prvAddNewTaskToReadyList() to
 v10.4.3

This commit synchronizes prvAddNewTaskToReadyList() with upstream v10.4.3.
Multi-core modifications are then reapplied to the function.
---
 components/freertos/FreeRTOS-Kernel/tasks.c | 159 +++++++++-----------
 1 file changed, 68 insertions(+), 91 deletions(-)

diff --git a/components/freertos/FreeRTOS-Kernel/tasks.c b/components/freertos/FreeRTOS-Kernel/tasks.c
index c6db0ad3b7..5a24f92363 100644
--- a/components/freertos/FreeRTOS-Kernel/tasks.c
+++ b/components/freertos/FreeRTOS-Kernel/tasks.c
@@ -251,6 +251,16 @@ extern void esp_vApplicationIdleHook(void);
 
 #define tskCAN_RUN_HERE( cpuid ) ( cpuid==xPortGetCoreID() || cpuid==tskNO_AFFINITY )
 
+/*
+ * Check if a particular task (using its xCoreID) can run on a designated core.
+ * On single core, this macro always evaluates to true.
+ */
+#if ( configNUM_CORES > 1 )
+    #define taskCAN_RUN_ON_CORE( xCore, xCoreID )   ( ( ( ( xCoreID ) == xCore ) || ( ( xCoreID ) == tskNO_AFFINITY ) ) ? pdTRUE : pdFALSE )
+#else
+    #define taskCAN_RUN_ON_CORE( xCore, xCoreID )   ( pdTRUE )
+#endif /* configNUM_CORES > 1 */
+
 /*
  * Several functions take a TaskHandle_t parameter that can optionally be NULL,
  * where NULL is used to indicate that the handle of the currently executing
@@ -623,10 +633,7 @@ static void prvInitialiseNewTask( TaskFunction_t pxTaskCode,
  * Called after a new task has been created and initialised to place the task
  * under the control of the scheduler.
  */
-static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
-                                      TaskFunction_t pxTaskCode,
-                                      BaseType_t xCoreID ) PRIVILEGED_FUNCTION;
-
+static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB ) PRIVILEGED_FUNCTION;
 
 #if ( configNUM_CORES > 1 )
 
@@ -758,7 +765,7 @@ void taskYIELD_OTHER_CORE( BaseType_t xCoreID, UBaseType_t uxPriority )
             #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */
 
             prvInitialiseNewTask( pvTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL, xCoreID );
-            prvAddNewTaskToReadyList( pxNewTCB, pvTaskCode, xCoreID );
+            prvAddNewTaskToReadyList( pxNewTCB );
         }
         else
         {
@@ -809,7 +816,7 @@ void taskYIELD_OTHER_CORE( BaseType_t xCoreID, UBaseType_t uxPriority )
                                   pxTaskDefinition->xRegions,
                                   tskNO_AFFINITY );
 
-            prvAddNewTaskToReadyList( pxNewTCB, pxTaskDefinition->pvTaskCode, tskNO_AFFINITY);
+            prvAddNewTaskToReadyList( pxNewTCB );
             xReturn = pdPASS;
         }
 
@@ -859,7 +866,7 @@ void taskYIELD_OTHER_CORE( BaseType_t xCoreID, UBaseType_t uxPriority )
                                       pxTaskDefinition->xRegions,
                                       tskNO_AFFINITY );
 
-                prvAddNewTaskToReadyList( pxNewTCB, pxTaskDefinition->pvTaskCode, tskNO_AFFINITY);
+                prvAddNewTaskToReadyList( pxNewTCB );
                 xReturn = pdPASS;
             }
         }
@@ -950,7 +957,7 @@ void taskYIELD_OTHER_CORE( BaseType_t xCoreID, UBaseType_t uxPriority )
             #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */
 
             prvInitialiseNewTask( pvTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pvCreatedTask, pxNewTCB, NULL, xCoreID );
-            prvAddNewTaskToReadyList( pxNewTCB, pvTaskCode, xCoreID);
+            prvAddNewTaskToReadyList( pxNewTCB );
             xReturn = pdPASS;
         }
         else
@@ -1233,76 +1240,42 @@ static void prvInitialiseNewTask( TaskFunction_t pxTaskCode,
 }
 /*-----------------------------------------------------------*/
 
-static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
-                                      TaskFunction_t pxTaskCode,
-                                      BaseType_t xCoreID )
+static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
 {
-    TCB_t *tcb0, *tcb1;
-
-    #if (configNUM_CORES < 2)
-    xCoreID = 0;
-    #endif
-
     /* Ensure interrupts don't access the task lists while the lists are being
      * updated. */
     taskENTER_CRITICAL( &xKernelLock );
     {
         uxCurrentNumberOfTasks++;
 
-        if ( xCoreID == tskNO_AFFINITY )
+        if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
         {
-            if ( configNUM_CORES == 1 )
-            {
-                xCoreID = 0;
-            }
-            else
-            {
-                // if the task has no affinity, put it on either core if nothing is currently scheduled there. Failing that,
-                // put it on the core where it will preempt the lowest priority running task. If neither of these are true,
-                // queue it on the currently running core.
-                tcb0 = pxCurrentTCB[0];
-                tcb1 = pxCurrentTCB[1];
-                if ( tcb0 == NULL )
-                {
-                    xCoreID = 0;
-                }
-                else if ( tcb1 == NULL )
-                {
-                    xCoreID = 1;
-                }
-                else if ( tcb0->uxPriority < pxNewTCB->uxPriority && tcb0->uxPriority < tcb1->uxPriority )
-                {
-                    xCoreID = 0;
-                }
-                else if ( tcb1->uxPriority < pxNewTCB->uxPriority )
-                {
-                    xCoreID = 1;
-                }
-                else
-                {
-                    xCoreID = xPortGetCoreID(); // Both CPU have higher priority tasks running on them, so this won't run yet
-                }
-            }
+            /* This is the first task to be created so do the preliminary
+             * initialisation required.  We will not recover if this call
+             * fails, but we will report the failure. */
+            prvInitialiseTaskLists();
+        }
+        else
+        {
+            mtCOVERAGE_TEST_MARKER();
         }
 
-        if( pxCurrentTCB[xCoreID] == NULL )
+        if( ( pxCurrentTCB[ 0 ] == NULL ) && ( taskCAN_RUN_ON_CORE( 0, pxNewTCB->xCoreID ) == pdTRUE ) )
         {
-            /* There are no other tasks, or all the other tasks are in
-             * the suspended state - make this the current task. */
-            pxCurrentTCB[xCoreID] = pxNewTCB;
-
-            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
-            {
-                /* This is the first task to be created so do the preliminary
-                 * initialisation required.  We will not recover if this call
-                 * fails, but we will report the failure. */
-                prvInitialiseTaskLists();
-            }
-            else
-            {
-                mtCOVERAGE_TEST_MARKER();
-            }
+            /* On core 0, there are no other tasks, or all the other tasks
+             * are in the suspended state - make this the current task. */
+            pxCurrentTCB[ 0 ] = pxNewTCB;
         }
+
+        #if ( configNUM_CORES > 1 )
+            else if( ( pxCurrentTCB[ 1 ] == NULL ) && ( taskCAN_RUN_ON_CORE( 1, pxNewTCB->xCoreID ) == pdTRUE ) )
+            {
+                /* On core 1, there are no other tasks, or all the other tasks
+                 * are in the suspended state - make this the current task. */
+                pxCurrentTCB[ 1 ] = pxNewTCB;
+            }
+        #endif /* configNUM_CORES > 1 */
+
         else
         {
             /* If the scheduler is not already running, make this task the
@@ -1310,10 +1283,22 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
              * so far. */
             if( xSchedulerRunning == pdFALSE )
             {
-                if( pxCurrentTCB[xCoreID] == NULL || pxCurrentTCB[xCoreID]->uxPriority <= pxNewTCB->uxPriority )
+                if(    ( pxCurrentTCB[ 0 ] != NULL )
+                    && ( taskCAN_RUN_ON_CORE( 0, pxNewTCB->xCoreID ) == pdTRUE )
+                    && ( pxCurrentTCB[ 0 ]->uxPriority <= pxNewTCB->uxPriority ) )
                 {
-                    pxCurrentTCB[xCoreID] = pxNewTCB;
+                    pxCurrentTCB[ 0 ] = pxNewTCB;
                 }
+
+                #if ( configNUM_CORES > 1 )
+                    else if(    ( pxCurrentTCB[ 1 ] != NULL )
+                             && ( taskCAN_RUN_ON_CORE( 1, pxNewTCB->xCoreID ) == pdTRUE )
+                             && ( pxCurrentTCB[ 1 ]->uxPriority <= pxNewTCB->uxPriority ) )
+                    {
+                        pxCurrentTCB[ 1 ] = pxNewTCB;
+                    }
+                #endif /* configNUM_CORES > 1 */
+
                 else
                 {
                     mtCOVERAGE_TEST_MARKER();
@@ -1338,32 +1323,27 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB,
         prvAddTaskToReadyList( pxNewTCB );
 
         portSETUP_TCB( pxNewTCB );
-    }
-    taskEXIT_CRITICAL( &xKernelLock );
 
-    if( xSchedulerRunning != pdFALSE )
-    {
-        /* If the created task is of a higher priority than the current task
-         * then it should run now. */
-        taskENTER_CRITICAL( &xKernelLock );
-
-        /* If the created task is of a higher priority than the current task
-         * then it should run now. */
-        if( pxCurrentTCB[ xPortGetCoreID() ] == NULL || prvCheckForYield( pxNewTCB, xPortGetCoreID(), pdTRUE ) )
+        if( xSchedulerRunning != pdFALSE )
         {
-            taskYIELD_IF_USING_PREEMPTION();
+            /* If the created task is of a higher priority than the current task
+             * then it should run now. */
+            if( prvCheckForYield( pxNewTCB, xPortGetCoreID(), pdTRUE ) )
+            {
+                taskYIELD_IF_USING_PREEMPTION();
+            }
+            else
+            {
+                mtCOVERAGE_TEST_MARKER();
+            }
         }
         else
         {
             mtCOVERAGE_TEST_MARKER();
         }
 
-        taskEXIT_CRITICAL( &xKernelLock );
-    }
-    else
-    {
-        mtCOVERAGE_TEST_MARKER();
     }
+    taskEXIT_CRITICAL( &xKernelLock );
 }
 /*-----------------------------------------------------------*/
 
@@ -4411,13 +4391,10 @@ static void prvInitialiseTaskLists( void )
     vListInitialise( &xDelayedTaskList1 );
     vListInitialise( &xDelayedTaskList2 );
 
-    #if ( configNUM_CORES > 1 )
-    for(BaseType_t i = 0; i < configNUM_CORES; i++) {
-        vListInitialise( &xPendingReadyList[ i ] );
+    for( BaseType_t x = 0; x < configNUM_CORES; x++ )
+    {
+        vListInitialise( &xPendingReadyList[ x ] );
     }
-    #else
-    vListInitialise( &xPendingReadyList[xPortGetCoreID()] );
-    #endif
 
     #if ( INCLUDE_vTaskDelete == 1 )
         {

From fb960f42b37ef1d9fa07ff0f868ed83bfcb74214 Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Mon, 1 Aug 2022 17:32:40 +0800
Subject: [PATCH 212/665] freertos: Synchronize vTaskPlaceOnEventList...()
 functions to v10.4.3

This commit synchronizes the following vTaskPlaceOnEventList...() with
upstream v10.4.3.

The functions updated are:

- vTaskPlaceOnEventList()
- vTaskPlaceOnUnorderedEventList()
- vTaskPlaceOnEventListRestricted()

The traceTASK_DELAY_UNTIL() macro has also been updated.
---
 .../Sample/OS/SEGGER_SYSVIEW_FreeRTOS.h       |  2 +-
 components/freertos/FreeRTOS-Kernel/tasks.c   | 28 ++++++++++++++-----
 2 files changed, 22 insertions(+), 8 deletions(-)

diff --git a/components/app_trace/sys_view/Sample/OS/SEGGER_SYSVIEW_FreeRTOS.h b/components/app_trace/sys_view/Sample/OS/SEGGER_SYSVIEW_FreeRTOS.h
index 3fd508bfde..9837e57531 100644
--- a/components/app_trace/sys_view/Sample/OS/SEGGER_SYSVIEW_FreeRTOS.h
+++ b/components/app_trace/sys_view/Sample/OS/SEGGER_SYSVIEW_FreeRTOS.h
@@ -263,7 +263,7 @@ define away all of the tracing macros.
 
 #define traceTASK_NOTIFY_TAKE( uxIndexToWait )                        SEGGER_SYSVIEW_RecordU32x2(apiFastID_OFFSET + apiID_ULTASKNOTIFYTAKE, xClearCountOnExit, xTicksToWait)
 #define traceTASK_DELAY()                                             SEGGER_SYSVIEW_RecordU32(apiFastID_OFFSET + apiID_VTASKDELAY, xTicksToDelay)
-#define traceTASK_DELAY_UNTIL()                                       SEGGER_SYSVIEW_RecordVoid(apiFastID_OFFSET + apiID_VTASKDELAYUNTIL)
+#define traceTASK_DELAY_UNTIL( xTimeToWake )                          SEGGER_SYSVIEW_RecordVoid(apiFastID_OFFSET + apiID_VTASKDELAYUNTIL)
 #define traceTASK_DELETE( pxTCB )                                     if (pxTCB != NULL) {                                              \
 						                                                SEGGER_SYSVIEW_RecordU32(apiFastID_OFFSET + apiID_VTASKDELETE,  \
 						                                                                      SEGGER_SYSVIEW_ShrinkId((U32)pxTCB)); 	\
diff --git a/components/freertos/FreeRTOS-Kernel/tasks.c b/components/freertos/FreeRTOS-Kernel/tasks.c
index 5a24f92363..ed0e23c986 100644
--- a/components/freertos/FreeRTOS-Kernel/tasks.c
+++ b/components/freertos/FreeRTOS-Kernel/tasks.c
@@ -1589,7 +1589,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
 
             if( xShouldDelay != pdFALSE )
             {
-                traceTASK_DELAY_UNTIL();
+                traceTASK_DELAY_UNTIL( xTimeToWake );
 
                 /* prvAddCurrentTaskToDelayedList() needs the block time, not
                  * the time to wake, so subtract the current tick count. */
@@ -3731,6 +3731,8 @@ void vTaskPlaceOnEventList( List_t * const pxEventList,
                             const TickType_t xTicksToWait )
 {
     configASSERT( pxEventList );
+
+    /* Take the kernel lock as we are about to access the task lists. */
     taskENTER_CRITICAL( &xKernelLock );
 
     /* THIS FUNCTION MUST BE CALLED WITH EITHER INTERRUPTS DISABLED OR THE
@@ -3740,9 +3742,10 @@ void vTaskPlaceOnEventList( List_t * const pxEventList,
      * This is placed in the list in priority order so the highest priority task
      * is the first to be woken by the event.  The queue that contains the event
      * list is locked, preventing simultaneous access from interrupts. */
-    vListInsert( pxEventList, &( pxCurrentTCB[xPortGetCoreID()]->xEventListItem ) );
+    vListInsert( pxEventList, &( pxCurrentTCB[ xPortGetCoreID() ]->xEventListItem ) );
 
     prvAddCurrentTaskToDelayedList( xPortGetCoreID(), xTicksToWait);
+
     taskEXIT_CRITICAL( &xKernelLock );
 }
 /*-----------------------------------------------------------*/
@@ -3752,21 +3755,29 @@ void vTaskPlaceOnUnorderedEventList( List_t * pxEventList,
                                      const TickType_t xTicksToWait )
 {
     configASSERT( pxEventList );
+
+    /* Take the kernel lock as we are about to access the task lists. */
     taskENTER_CRITICAL( &xKernelLock );
 
+    /* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
+     * the event groups implementation. */
+    /* Note. We currently don't always suspend the scheduler. Todo: IDF-3755
+     * configASSERT( uxSchedulerSuspended[ xPortGetCoreID() ] != 0 ); */
+
     /* Store the item value in the event list item.  It is safe to access the
      * event list item here as interrupts won't access the event list item of a
      * task that is not in the Blocked state. */
-    listSET_LIST_ITEM_VALUE( &( pxCurrentTCB[xPortGetCoreID()]->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
+    listSET_LIST_ITEM_VALUE( &( pxCurrentTCB[ xPortGetCoreID() ]->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 
     /* Place the event list item of the TCB at the end of the appropriate event
      * list.  It is safe to access the event list here because it is part of an
      * event group implementation - and interrupts don't access event groups
      * directly (instead they access them indirectly by pending function calls to
      * the task level). */
-    vListInsertEnd( pxEventList, &( pxCurrentTCB[xPortGetCoreID()]->xEventListItem ) );
+    vListInsertEnd( pxEventList, &( pxCurrentTCB[ xPortGetCoreID() ]->xEventListItem ) );
 
     prvAddCurrentTaskToDelayedList( xPortGetCoreID(), xTicksToWait );
+
     taskEXIT_CRITICAL( &xKernelLock );
 }
 /*-----------------------------------------------------------*/
@@ -3775,9 +3786,11 @@ void vTaskPlaceOnUnorderedEventList( List_t * pxEventList,
 
     void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
     {
-        taskENTER_CRITICAL( &xKernelLock );
         configASSERT( pxEventList );
 
+        /* Take the kernel lock as we are about to access the task lists. */
+        taskENTER_CRITICAL( &xKernelLock );
+
         /* This function should not be called by application code hence the
          * 'Restricted' in its name.  It is not part of the public API.  It is
          * designed for use by kernel code, and has special calling requirements -
@@ -3788,7 +3801,7 @@ void vTaskPlaceOnUnorderedEventList( List_t * pxEventList,
          * In this case it is assume that this is the only task that is going to
          * be waiting on this event list, so the faster vListInsertEnd() function
          * can be used in place of vListInsert. */
-        vListInsertEnd( pxEventList, &( pxCurrentTCB[xPortGetCoreID()]->xEventListItem ) );
+        vListInsertEnd( pxEventList, &( pxCurrentTCB[ xPortGetCoreID() ]->xEventListItem ) );
 
         /* If the task should block indefinitely then set the block time to a
          * value that will be recognised as an indefinite delay inside the
@@ -3798,8 +3811,9 @@ void vTaskPlaceOnUnorderedEventList( List_t * pxEventList,
             xTicksToWait = portMAX_DELAY;
         }
 
-        traceTASK_DELAY_UNTIL( );
+        traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
         prvAddCurrentTaskToDelayedList( xPortGetCoreID(), xTicksToWait );
+
         taskEXIT_CRITICAL( &xKernelLock );
     }
 

From fdbf892124827cf5a95bdada1849d82c0816a58e Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Mon, 1 Aug 2022 18:38:19 +0800
Subject: [PATCH 213/665] freertos: Synchronize xTaskRemoveFrom...EventList()
 functions to v10.4.3

This commit synchronizes the following xTaskRemoveFrom...EventList() with
upstream v10.4.3. Multi-core modifications are then reapplied to the
functions.

The functions updated are:

- xTaskRemoveFromEventList()
- vTaskRemoveFromUnorderedEventList()

The following multi-core macros have been removed as they are no longer
required.

- tskCAN_RUN_HERE()
- taskYIELD_OTHER_CORE()
---
 components/freertos/FreeRTOS-Kernel/tasks.c | 252 ++++++++++----------
 1 file changed, 123 insertions(+), 129 deletions(-)

diff --git a/components/freertos/FreeRTOS-Kernel/tasks.c b/components/freertos/FreeRTOS-Kernel/tasks.c
index ed0e23c986..eec00f1c26 100644
--- a/components/freertos/FreeRTOS-Kernel/tasks.c
+++ b/components/freertos/FreeRTOS-Kernel/tasks.c
@@ -249,8 +249,6 @@ extern void esp_vApplicationIdleHook(void);
 #endif /* configNUM_CORES > 1 */
 /*-----------------------------------------------------------*/
 
-#define tskCAN_RUN_HERE( cpuid ) ( cpuid==xPortGetCoreID() || cpuid==tskNO_AFFINITY )
-
 /*
  * Check if a particular task (using its xCoreID) can run on a designated core.
  * On single core, this macro always evaluates to true.
@@ -688,35 +686,6 @@ static BaseType_t prvCheckForYieldUsingPrioritySMP( UBaseType_t uxTaskPriority,
 
 #endif
 
-/*
- * This routine tries to send an interrupt to another core if needed to make it execute a task
- * of higher priority. We try to figure out if needed first by inspecting the pxTCB of the
- * other CPU first. Specifically for Xtensa, we can do this because pxTCB is an atomic pointer. It
- * is possible that it is inaccurate because the other CPU just did a task switch, but in that case
- * at most a superfluous interrupt is generated.
-*/
-void taskYIELD_OTHER_CORE( BaseType_t xCoreID, UBaseType_t uxPriority )
-{
-    BaseType_t i;
-
-    if (xCoreID != tskNO_AFFINITY) {
-        if ( pxCurrentTCB[ xCoreID ]->uxPriority < uxPriority ) {   // NOLINT(clang-analyzer-core.NullDereference) IDF-685
-            vPortYieldOtherCore( xCoreID );
-        }
-    }
-    else
-    {
-        /* The task has no affinity. See if we can find a CPU to put it on.*/
-        for (i=0; i<configNUM_CORES; i++) {
-            if (i != xPortGetCoreID() && pxCurrentTCB[ i ]->uxPriority < uxPriority)
-            {
-                vPortYieldOtherCore( i );
-                break;
-            }
-        }
-    }
-}
-
 /*-----------------------------------------------------------*/
 
 #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
@@ -3824,102 +3793,110 @@ BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
 {
     TCB_t * pxUnblockedTCB;
     BaseType_t xReturn;
-    BaseType_t xTaskCanBeReady;
-    UBaseType_t i, uxTargetCPU;
 
-    taskENTER_CRITICAL_ISR( &xKernelLock );
     /* THIS FUNCTION MUST BE CALLED FROM A CRITICAL SECTION.  It can also be
-     * called from a critical section within an ISR. */
-
-    /* The event list is sorted in priority order, so the first in the list can
-     * be removed as it is known to be the highest priority.  Remove the TCB from
-     * the delayed list, and add it to the ready list.
+     * called from a critical section within an ISR.
      *
-     * If an event is for a queue that is locked then this function will never
-     * get called - the lock count on the queue will get modified instead.  This
-     * means exclusive access to the event list is guaranteed here.
-     *
-     * This function assumes that a check has already been made to ensure that
-     * pxEventList is not empty. */
-    if ( ( listLIST_IS_EMPTY( pxEventList ) ) == pdFALSE )
+     * However, we still need to take the kernel lock as we are about to access
+     * kernel data structures. Note that we use the ISR version of the macro as
+     * this function could be called from an ISR critical section. */
+    taskENTER_CRITICAL_ISR( &xKernelLock );
     {
-        pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
-        configASSERT( pxUnblockedTCB );
-        ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
-    }
-    else
-    {
-        taskEXIT_CRITICAL_ISR( &xKernelLock );
-        return pdFALSE;
-    }
-
-    xTaskCanBeReady = pdFALSE;
-    if ( pxUnblockedTCB->xCoreID == tskNO_AFFINITY )
-    {
-        uxTargetCPU = xPortGetCoreID();
-        for (i = 0; i < configNUM_CORES; i++)
+        /* Before taking the kernel lock, another task/ISR could have already
+         * emptied the pxEventList. So we insert a check here to see if
+         * pxEventList is empty before attempting to remove an item from it. */
+        if( listLIST_IS_EMPTY( pxEventList ) == pdFALSE )
         {
-            if ( uxSchedulerSuspended[ i ] == ( UBaseType_t ) pdFALSE )
+            BaseType_t xCurCoreID = xPortGetCoreID();
+
+            /* The event list is sorted in priority order, so the first in the list can
+             * be removed as it is known to be the highest priority.  Remove the TCB from
+             * the delayed list, and add it to the ready list.
+             *
+             * If an event is for a queue that is locked then this function will never
+             * get called - the lock count on the queue will get modified instead.  This
+             * means exclusive access to the event list is guaranteed here.
+             *
+             * This function assumes that a check has already been made to ensure that
+             * pxEventList is not empty. */
+            pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
+            configASSERT( pxUnblockedTCB );
+            ( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
+
+            /* Add the task to the ready list if a core with compatible affinity
+             * has NOT suspended its scheduler. This occurs when:
+             * - The task is pinned, and the pinned core's scheduler is running
+             * - The task is unpinned, and at least one of the core's scheduler is running */
+            #if ( configNUM_CORES > 1 )
+                if(    ( ( uxSchedulerSuspended[ 0 ] == ( UBaseType_t ) pdFALSE ) && ( taskCAN_RUN_ON_CORE( 0, pxUnblockedTCB->xCoreID) == pdTRUE ) )
+                    || ( ( uxSchedulerSuspended[ 1 ] == ( UBaseType_t ) pdFALSE ) && ( taskCAN_RUN_ON_CORE( 1, pxUnblockedTCB->xCoreID) == pdTRUE ) ) )
+            #else
+                if( uxSchedulerSuspended[ 0 ] == ( UBaseType_t ) pdFALSE )
+            #endif /* configNUM_CORES > 1 */
             {
-                xTaskCanBeReady = pdTRUE;
-                break;
+                ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
+                prvAddTaskToReadyList( pxUnblockedTCB );
+
+                #if ( configUSE_TICKLESS_IDLE != 0 )
+                    {
+                        /* If a task is blocked on a kernel object then xNextTaskUnblockTime
+                         * might be set to the blocked task's time out time.  If the task is
+                         * unblocked for a reason other than a timeout xNextTaskUnblockTime is
+                         * normally left unchanged, because it is automatically reset to a new
+                         * value when the tick count equals xNextTaskUnblockTime.  However if
+                         * tickless idling is used it might be more important to enter sleep mode
+                         * at the earliest possible time - so reset xNextTaskUnblockTime here to
+                         * ensure it is updated at the earliest possible time. */
+                        prvResetNextTaskUnblockTime();
+                    }
+                #endif
+            }
+            else
+            {
+                /* We arrive here due to one of the following possibilities:
+                 * - The task is pinned to core X and core X has suspended its scheduler
+                 * - The task is unpinned and both cores have suspend their schedulers
+                 * Therefore, we add the task to one of the pending lists:
+                 * - If the task is pinned to core X, add it to core X's pending list
+                 * - If the task is unpinned, add it to the current core's pending list */
+                BaseType_t xPendingListCore;
+                #if ( configNUM_CORES > 1 )
+                    xPendingListCore = ( ( pxUnblockedTCB->xCoreID == tskNO_AFFINITY ) ? xCurCoreID : pxUnblockedTCB->xCoreID );
+                #else
+                    xPendingListCore = 0;
+                #endif /* configNUM_CORES > 1 */
+                configASSERT( uxSchedulerSuspended[ xPendingListCore ] == pdTRUE );
+
+                /* The delayed and ready lists cannot be accessed, so hold this task
+                 * pending until the scheduler is resumed. */
+                vListInsertEnd( &( xPendingReadyList[ xPendingListCore ] ), &( pxUnblockedTCB->xEventListItem ) );
+            }
+
+            if( prvCheckForYield( pxUnblockedTCB, xCurCoreID, pdFALSE ) )
+            {
+                /* Return true if the task removed from the event list has a higher
+                 * priority than the calling task.  This allows the calling task to know if
+                 * it should force a context switch now. */
+                xReturn = pdTRUE;
+
+                /* Mark that a yield is pending in case the user is not using the
+                 * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
+                xYieldPending[ xCurCoreID ] = pdTRUE;
+            }
+            else
+            {
+                xReturn = pdFALSE;
             }
         }
+        else
+        {
+            /* The pxEventList was emptied before we entered the critical section,
+             * Nothing to do except return pdFALSE. */
+            xReturn = pdFALSE;
+        }
     }
-    else
-    {
-        uxTargetCPU = pxUnblockedTCB->xCoreID;
-        xTaskCanBeReady = uxSchedulerSuspended[ uxTargetCPU ] == ( UBaseType_t ) pdFALSE;
-    }
-
-    if( xTaskCanBeReady )
-    {
-        ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
-        prvAddTaskToReadyList( pxUnblockedTCB );
-    }
-    else
-    {
-        /* The delayed and ready lists cannot be accessed, so hold this task
-         * pending until the scheduler is resumed on this CPU. */
-        vListInsertEnd( &( xPendingReadyList[ uxTargetCPU ] ), &( pxUnblockedTCB->xEventListItem ) );
-    }
-
-    if ( tskCAN_RUN_HERE(pxUnblockedTCB->xCoreID) && pxUnblockedTCB->uxPriority >= pxCurrentTCB[ xPortGetCoreID() ]->uxPriority )
-    {
-        /* Return true if the task removed from the event list has a higher
-         * priority than the calling task.  This allows the calling task to know if
-         * it should force a context switch now. */
-        xReturn = pdTRUE;
-
-        /* Mark that a yield is pending in case the user is not using the
-         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
-        xYieldPending[ xPortGetCoreID() ] = pdTRUE;
-    }
-    else if ( pxUnblockedTCB->xCoreID != xPortGetCoreID() )
-    {
-        taskYIELD_OTHER_CORE( pxUnblockedTCB->xCoreID, pxUnblockedTCB->uxPriority );
-        xReturn = pdFALSE;
-    }
-    else
-    {
-        xReturn = pdFALSE;
-    }
-
-    #if( configUSE_TICKLESS_IDLE != 0 )
-    {
-        /* If a task is blocked on a kernel object then xNextTaskUnblockTime
-        might be set to the blocked task's time out time.  If the task is
-        unblocked for a reason other than a timeout xNextTaskUnblockTime is
-        normally left unchanged, because it is automatically reset to a new
-        value when the tick count equals xNextTaskUnblockTime.  However if
-        tickless idling is used it might be more important to enter sleep mode
-        at the earliest possible time - so reset xNextTaskUnblockTime here to
-        ensure it is updated at the earliest possible time. */
-        prvResetNextTaskUnblockTime();
-    }
-    #endif
-
     taskEXIT_CRITICAL_ISR( &xKernelLock );
+
     return xReturn;
 }
 /*-----------------------------------------------------------*/
@@ -3942,36 +3919,53 @@ void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem,
                                         const TickType_t xItemValue )
 {
     TCB_t * pxUnblockedTCB;
+    BaseType_t xCurCoreID = xPortGetCoreID();
 
-    taskENTER_CRITICAL( &xKernelLock );
+    /* THIS FUNCTION MUST BE CALLED WITH THE KERNEL LOCK ALREADY TAKEN.
+     * It is used by the event flags implementation, thus those functions
+     * should call vTaskTakeKernelLock() before calling this function. */
+    /*
+    Todo: IDF-5785
+    configASSERT( uxSchedulerSuspended[ xCurCoreID ] != pdFALSE );
+    */
 
     /* Store the new item value in the event list. */
     listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 
     /* Remove the event list form the event flag.  Interrupts do not access
      * event flags. */
-    pxUnblockedTCB = ( TCB_t * ) listGET_LIST_ITEM_OWNER( pxEventListItem );
+    pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
     configASSERT( pxUnblockedTCB );
     ( void ) uxListRemove( pxEventListItem );
 
+    #if ( configUSE_TICKLESS_IDLE != 0 )
+        {
+            /* If a task is blocked on a kernel object then xNextTaskUnblockTime
+             * might be set to the blocked task's time out time.  If the task is
+             * unblocked for a reason other than a timeout xNextTaskUnblockTime is
+             * normally left unchanged, because it is automatically reset to a new
+             * value when the tick count equals xNextTaskUnblockTime.  However if
+             * tickless idling is used it might be more important to enter sleep mode
+             * at the earliest possible time - so reset xNextTaskUnblockTime here to
+             * ensure it is updated at the earliest possible time. */
+            prvResetNextTaskUnblockTime();
+        }
+    #endif
+
     /* Remove the task from the delayed list and add it to the ready list.  The
      * scheduler is suspended so interrupts will not be accessing the ready
      * lists. */
     ( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
     prvAddTaskToReadyList( pxUnblockedTCB );
 
-    if ( tskCAN_RUN_HERE(pxUnblockedTCB->xCoreID) && pxUnblockedTCB->uxPriority >= pxCurrentTCB[ xPortGetCoreID() ]->uxPriority )
+    if( prvCheckForYield( pxUnblockedTCB, xCurCoreID, pdFALSE ) )
     {
-        /* Mark that a yield is pending in case the user is not using the
-         * "xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
-        xYieldPending[ xPortGetCoreID() ] = pdTRUE;
+        /* The unblocked task has a priority above that of the calling task, so
+         * a context switch is required.  This function is called with the
+         * scheduler suspended so xYieldPending is set so the context switch
+         * occurs immediately that the scheduler is resumed (unsuspended). */
+        xYieldPending[ xCurCoreID ] = pdTRUE;
     }
-    else if ( pxUnblockedTCB->xCoreID != xPortGetCoreID() )
-    {
-        taskYIELD_OTHER_CORE( pxUnblockedTCB->xCoreID, pxUnblockedTCB->uxPriority );
-    }
-
-    taskEXIT_CRITICAL( &xKernelLock );
 }
 /*-----------------------------------------------------------*/
 

From 77f6e8dacad10791ff869eb8dfd3159be30b4777 Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Mon, 1 Aug 2022 19:06:44 +0800
Subject: [PATCH 214/665] freertos: Synchronize
 prvAddCurrentTaskToDelayedList() to v10.4.3

This commit synchronizes prvAddCurrentTaskToDelayedList() with upstream
v10.4.3. Multi-core modifications are then reapplied to the function.
---
 components/freertos/FreeRTOS-Kernel/tasks.c | 52 ++++++++++++---------
 1 file changed, 29 insertions(+), 23 deletions(-)

diff --git a/components/freertos/FreeRTOS-Kernel/tasks.c b/components/freertos/FreeRTOS-Kernel/tasks.c
index eec00f1c26..1cfd3c5eff 100644
--- a/components/freertos/FreeRTOS-Kernel/tasks.c
+++ b/components/freertos/FreeRTOS-Kernel/tasks.c
@@ -540,8 +540,8 @@ static void prvCheckTasksWaitingTermination( void ) PRIVILEGED_FUNCTION;
  * The currently executing task is entering the Blocked state.  Add the task to
  * either the current or the overflow delayed task list.
  */
-static void prvAddCurrentTaskToDelayedList( const portBASE_TYPE xCoreID,
-                                            const TickType_t xTicksToWait )  PRIVILEGED_FUNCTION;
+static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
+                                            const BaseType_t xCanBlockIndefinitely ) PRIVILEGED_FUNCTION;
 
 /*
  * Fills an TaskStatus_t structure with information on each task that is
@@ -1562,7 +1562,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
 
                 /* prvAddCurrentTaskToDelayedList() needs the block time, not
                  * the time to wake, so subtract the current tick count. */
-                prvAddCurrentTaskToDelayedList( xPortGetCoreID(), xTimeToWake - xConstTickCount );
+                prvAddCurrentTaskToDelayedList( xTimeToWake - xConstTickCount, pdFALSE );
             }
             else
             {
@@ -1618,7 +1618,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
                  *
                  * This task cannot be in an event list as it is the currently
                  * executing task. */
-                prvAddCurrentTaskToDelayedList( xPortGetCoreID(), xTicksToDelay );
+                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
             }
 #ifdef ESP_PLATFORM // IDF-3755
             taskEXIT_CRITICAL( &xKernelLock );
@@ -3713,7 +3713,7 @@ void vTaskPlaceOnEventList( List_t * const pxEventList,
      * list is locked, preventing simultaneous access from interrupts. */
     vListInsert( pxEventList, &( pxCurrentTCB[ xPortGetCoreID() ]->xEventListItem ) );
 
-    prvAddCurrentTaskToDelayedList( xPortGetCoreID(), xTicksToWait);
+    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 
     taskEXIT_CRITICAL( &xKernelLock );
 }
@@ -3745,7 +3745,7 @@ void vTaskPlaceOnUnorderedEventList( List_t * pxEventList,
      * the task level). */
     vListInsertEnd( pxEventList, &( pxCurrentTCB[ xPortGetCoreID() ]->xEventListItem ) );
 
-    prvAddCurrentTaskToDelayedList( xPortGetCoreID(), xTicksToWait );
+    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 
     taskEXIT_CRITICAL( &xKernelLock );
 }
@@ -3781,7 +3781,7 @@ void vTaskPlaceOnUnorderedEventList( List_t * pxEventList,
         }
 
         traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
-        prvAddCurrentTaskToDelayedList( xPortGetCoreID(), xTicksToWait );
+        prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 
         taskEXIT_CRITICAL( &xKernelLock );
     }
@@ -5581,7 +5581,7 @@ TickType_t uxTaskResetEventItemValue( void )
 
                 if( xTicksToWait > ( TickType_t ) 0 )
                 {
-                    prvAddCurrentTaskToDelayedList( xPortGetCoreID(), xTicksToWait );
+                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
                     traceTASK_NOTIFY_TAKE_BLOCK( uxIndexToWait );
 
                     /* All ports are written to allow a yield in a critical
@@ -5672,7 +5672,7 @@ TickType_t uxTaskResetEventItemValue( void )
 
                 if( xTicksToWait > ( TickType_t ) 0 )
                 {
-                    prvAddCurrentTaskToDelayedList( xPortGetCoreID(), xTicksToWait);
+                    prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
                     traceTASK_NOTIFY_WAIT_BLOCK( uxIndexToWait );
 
                     /* All ports are written to allow a yield in a critical
@@ -6157,13 +6157,16 @@ TickType_t uxTaskResetEventItemValue( void )
 #endif
 /*-----------------------------------------------------------*/
 
-static void prvAddCurrentTaskToDelayedList( const portBASE_TYPE xCoreID, const TickType_t xTicksToWait )
+static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
+                                            const BaseType_t xCanBlockIndefinitely )
 {
     TickType_t xTimeToWake;
     const TickType_t xConstTickCount = xTickCount;
+    BaseType_t xCurCoreID = xPortGetCoreID();
 
-    if (configNUM_CORES > 1 && listIS_CONTAINED_WITHIN(&xTasksWaitingTermination,  &( pxCurrentTCB[xCoreID]->xStateListItem))) {
-        /* vTaskDelete() has been called to delete this task. This would have happened from the other core while this task was spinning on xKernelLock,
+    if( ( configNUM_CORES > 1 ) && listIS_CONTAINED_WITHIN( &xTasksWaitingTermination, &( pxCurrentTCB[ xCurCoreID ]->xStateListItem ) ) )
+    {
+        /* vTaskDelete() has been called to delete this task. This would have happened from the other core while this task was spinning on xTaskQueueMutex,
            so don't move the running task to the delayed list - as soon as this core re-enables interrupts this task will
            be suspended permanently */
         return;
@@ -6174,17 +6177,17 @@ static void prvAddCurrentTaskToDelayedList( const portBASE_TYPE xCoreID, const T
             /* About to enter a delayed list, so ensure the ucDelayAborted flag is
              * reset to pdFALSE so it can be detected as having been set to pdTRUE
              * when the task leaves the Blocked state. */
-        pxCurrentTCB[xCoreID]->ucDelayAborted = pdFALSE;
+            pxCurrentTCB[ xCurCoreID ]->ucDelayAborted = pdFALSE;
         }
     #endif
 
     /* Remove the task from the ready list before adding it to the blocked list
      * as the same list item is used for both lists. */
-    if( uxListRemove( &( pxCurrentTCB[xCoreID]->xStateListItem ) ) == ( UBaseType_t ) 0 )
+    if( uxListRemove( &( pxCurrentTCB[ xCurCoreID ]->xStateListItem ) ) == ( UBaseType_t ) 0 )
     {
         /* The current task must be in a ready list, so there is no need to
          * check, and the port reset macro can be called directly. */
-        portRESET_READY_PRIORITY( pxCurrentTCB[xCoreID]->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB[xPortGetCoreID()] cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
+        portRESET_READY_PRIORITY( pxCurrentTCB[ xCurCoreID ]->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
     }
     else
     {
@@ -6193,12 +6196,12 @@ static void prvAddCurrentTaskToDelayedList( const portBASE_TYPE xCoreID, const T
 
     #if ( INCLUDE_vTaskSuspend == 1 )
         {
-            if( ( xTicksToWait == portMAX_DELAY ) )
+            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
             {
                 /* Add the task to the suspended task list instead of a delayed task
                  * list to ensure it is not woken by a timing event.  It will block
                  * indefinitely. */
-                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB[xCoreID]->xStateListItem ) );
+                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB[ xCurCoreID ]->xStateListItem ) );
             }
             else
             {
@@ -6208,19 +6211,19 @@ static void prvAddCurrentTaskToDelayedList( const portBASE_TYPE xCoreID, const T
                 xTimeToWake = xConstTickCount + xTicksToWait;
 
                 /* The list item will be inserted in wake time order. */
-                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB[xCoreID]->xStateListItem ), xTimeToWake );
+                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB[ xCurCoreID ]->xStateListItem ), xTimeToWake );
 
                 if( xTimeToWake < xConstTickCount )
                 {
                     /* Wake time has overflowed.  Place this item in the overflow
                      * list. */
-                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB[xCoreID]->xStateListItem ) );
+                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB[ xCurCoreID ]->xStateListItem ) );
                 }
                 else
                 {
                     /* The wake time has not overflowed, so the current block list
                      * is used. */
-                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB[xCoreID]->xStateListItem ) );
+                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB[ xCurCoreID ]->xStateListItem ) );
 
                     /* If the task entering the blocked state was placed at the
                      * head of the list of blocked tasks then xNextTaskUnblockTime
@@ -6244,17 +6247,17 @@ static void prvAddCurrentTaskToDelayedList( const portBASE_TYPE xCoreID, const T
             xTimeToWake = xConstTickCount + xTicksToWait;
 
             /* The list item will be inserted in wake time order. */
-            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB[xCoreID]->xStateListItem ), xTimeToWake );
+            listSET_LIST_ITEM_VALUE( &( pxCurrentTCB[ xCurCoreID ]->xStateListItem ), xTimeToWake );
 
             if( xTimeToWake < xConstTickCount )
             {
                 /* Wake time has overflowed.  Place this item in the overflow list. */
-                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB[xCoreID]->xStateListItem ) );
+                vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB[ xCurCoreID ]->xStateListItem ) );
             }
             else
             {
                 /* The wake time has not overflowed, so the current block list is used. */
-                vListInsert( pxDelayedTaskList, &( pxCurrentTCB[xCoreID]->xStateListItem ) );
+                vListInsert( pxDelayedTaskList, &( pxCurrentTCB[ xCurCoreID ]->xStateListItem ) );
 
                 /* If the task entering the blocked state was placed at the head of the
                  * list of blocked tasks then xNextTaskUnblockTime needs to be updated
@@ -6268,6 +6271,9 @@ static void prvAddCurrentTaskToDelayedList( const portBASE_TYPE xCoreID, const T
                     mtCOVERAGE_TEST_MARKER();
                 }
             }
+
+            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
+            ( void ) xCanBlockIndefinitely;
         }
     #endif /* INCLUDE_vTaskSuspend */
 }

From 6e5389b1f83676f06bcc0e1042f14a39924f599b Mon Sep 17 00:00:00 2001
From: Rahul Tank <rahul.tank@espressif.com>
Date: Wed, 3 Aug 2022 12:45:42 +0530
Subject: [PATCH 215/665] Nimble: Fix memory corruption in reconnection attempt
 code

---
 components/bt/host/nimble/nimble | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/bt/host/nimble/nimble b/components/bt/host/nimble/nimble
index 27fa552299..74d70a94d5 160000
--- a/components/bt/host/nimble/nimble
+++ b/components/bt/host/nimble/nimble
@@ -1 +1 @@
-Subproject commit 27fa55229924e980af123526005ad8c424c6bd70
+Subproject commit 74d70a94d583f031ffad2ad5e0f3f10375ebf0eb

From 7637d24d50aa8979d0870677c8d4a6d73d6d82d8 Mon Sep 17 00:00:00 2001
From: wangziyan <wangziyan@Wang-Ziyans-MacBook-Pro.local>
Date: Fri, 19 Aug 2022 18:41:57 +0800
Subject: [PATCH 216/665] docs: update wifi application examples

---
 docs/en/api-reference/network/esp_wifi.rst    | 6 +-----
 docs/zh_CN/api-reference/network/esp_wifi.rst | 6 +-----
 examples/wifi/README.md                       | 5 +++--
 3 files changed, 5 insertions(+), 12 deletions(-)

diff --git a/docs/en/api-reference/network/esp_wifi.rst b/docs/en/api-reference/network/esp_wifi.rst
index f00dccc238..87e2c59c1f 100644
--- a/docs/en/api-reference/network/esp_wifi.rst
+++ b/docs/en/api-reference/network/esp_wifi.rst
@@ -20,11 +20,7 @@ The Wi-Fi libraries provide support for configuring and monitoring the {IDF_TARG
 Application Examples
 --------------------
 
-The :example:`wifi` directory of ESP-IDF examples contains the following applications:
-
-* Code examples for Wi-Fi.
-
-* A simple `esp-idf-template <https://github.com/espressif/esp-idf-template>`_ application to demonstrate a minimal IDF project structure.
+Several application examples demonstrating the functionality of Wi-Fi library are provided in :example:`wifi` directory of ESP-IDF repository. Please check the :example_file:`README <wifi/README.md>` for more details.
 
 
 API Reference
diff --git a/docs/zh_CN/api-reference/network/esp_wifi.rst b/docs/zh_CN/api-reference/network/esp_wifi.rst
index 929c423250..6baee6755a 100644
--- a/docs/zh_CN/api-reference/network/esp_wifi.rst
+++ b/docs/zh_CN/api-reference/network/esp_wifi.rst
@@ -20,11 +20,7 @@ Wi-Fi 库支持配置及监控 {IDF_TARGET_NAME} Wi-Fi 连网功能。支持配
 应用示例
 ----------
 
-ESP-IDF 示例项目的 :example:`wifi` 目录下包含以下应用程序：
-
-* Wi-Fi 示例代码；
-
-* 一个简单的应用程序 `esp-idf-template <https://github.com/espressif/esp-idf-template>`_，展示了最基础的 IDF 项目结构。
+ESP-IDF 仓库的 :example:`wifi` 目录下提供了演示 Wi-Fi 库功能的几个应用示例，请查看 :example_file:`README <wifi/README.md>` 了解更多详细信息。
 
 
 API 参考
diff --git a/examples/wifi/README.md b/examples/wifi/README.md
index f40ecfa8b2..5ebd696853 100644
--- a/examples/wifi/README.md
+++ b/examples/wifi/README.md
@@ -7,7 +7,7 @@ This directory contains a range of examples ESP-IDF projects. These are intended
 The examples are grouped into sub-directories by category. Each category directory contains one or more example projects:
 
 * `espnow` is the connectionless Wi-Fi communication protocol.
-* `fast_scan` shows how to use fast scan while connecting to an AP..
+* `fast_scan` shows how to use fast scan while connecting to an AP.
 * `ftm` is a how to use FTM (Fine Timing Measurement) feature to calculate distance between devices.
 * `getting_started` contains the basic examples for using Wi-Fi in STA and AP mode.
 * `iperf` shows the common performance measurements for two ESP running this example.
@@ -15,8 +15,9 @@ The examples are grouped into sub-directories by category. Each category directo
 * `roaming` contains a example using 802.11k and 802.11v APIs.
 * `scan` shows how to scan for all the available APs.
 * `smart_config` shows how ESP connects to a target AP with ESPTOUCH.
+* `wifi_eap_fast` shows how ESP connects to AP with Wi-Fi enterprise encryption using the EAP-FAST method.
 * `wifi_easy_connect` shows how to configure an ESP device as an enrollee using Device Provisioning Protocol (DPP).
-* `wpa2_enterprise` connects to AP with WPA2 enterprise encryption.
+* `wpa2_enterprise` shows how ESP connects to AP with WPA2 enterprise encryption.
 * `wps` contains a how to use the Wi-Fi Protected Setup protocol.
 
 # More

From 0fa32f2f418d134e277fb2565784db1b00326aad Mon Sep 17 00:00:00 2001
From: Linda <zhangxiaoyan@espressif.com>
Date: Mon, 22 Aug 2022 16:09:20 +0800
Subject: [PATCH 217/665] docs: update touch sensor of esp32s2 and esp32s3

---
 ...ch_pad-measurement-parameters-version2.png | Bin 0 -> 68369 bytes
 .../api-reference/peripherals/touch_pad.rst   |  27 +++++++++++++-----
 .../api-reference/peripherals/touch_pad.rst   |  25 ++++++++++++----
 3 files changed, 39 insertions(+), 13 deletions(-)
 create mode 100644 docs/_static/touch_pad-measurement-parameters-version2.png

diff --git a/docs/_static/touch_pad-measurement-parameters-version2.png b/docs/_static/touch_pad-measurement-parameters-version2.png
new file mode 100644
index 0000000000000000000000000000000000000000..b138b0d4b5ca725d5d394d9455b9a1da04f37c3e
GIT binary patch
literal 68369
zcmeAS@N?(olHy`uVBq!ia0y~yV1CTNz_go#je&t-re54X1_lPk;vjb?hIQv;UNSK7
zq?Wiwl;l>VW#*(Zs2V#%SgJ+_8TrK}s>Uv=Mn;JR1$rr&iRnd&xy5>UsU@mLMyf^z
zx%nxXX_=`h5H&^yMn<{@7P>|zAqEzz#*RjoAi_k?+|(!vqCPP_H4kc_sh)wVk%5M9
zVsd6)Nq%vLs<D%*k%4DkNotO&k%4bwvZ|4Rf3T{NL4>N2fuTXXp=rFirmB&FV?jYq
zYItgrcV>yIk(;Tpxt_5Z$RKZz5MLivBWG13gPhFlR8=Db_tfO<e2^CBjH3M9R8=E4
zLjw~%0}xa-G6+sgODxJnG6LkE)RM$>h+hm1Qd|-p16`eT4Rf4*9Mb|_!ZRR#C`&CW
z&dkq)C^It9Gtx7MNR(6-q(VefQp+-vQ$eD}uByh)&~Q^VGRTC6lt-FlNmW>4c~FL>
zMP+byfMI@mGDx|RL0)1m)DTryb5%!Y5Hd0_R5dbCb+uG=G*opm1t~OkHIFh(NjCE}
za`TK*HFC=ePfN_SG;neZ^-A_C%`3Gm^ocSKH8C@?GzrdjH_Y`-%CPYA0I5t140HD@
z@GLJ6%5Zhf3l7Q*HZBiLNvbl-PB&9Eaw>CiF7+!bF3SulP02GzQ#Ep`%1CzfHBR%1
ztV(lBcgfEvbPq{0i11c5aw~9lPW1IGbWW=(EXWCP4pcRAb4)AB@HX_$3Jpl}DzEf2
zimLE%Pjbr1Ha0NH%yNz>PRuS1%?=JQ_c!)Q^$$!-Eeekacg-+KcB=}k@-Q^Fa0xKX
z2`_XhFb>H`v8*U|D~QN4NOBCwsfsKO2+1`oD9ui^Oby60D)Fi)Om$0+N^?z)h%zZj
z$xAUwa?B5K%P-Bau(S-w3oy*}adizc%#Cm{2nz5sE;I28aV}0XHZAotwzMb<D^4`d
zu}JgIED1;|$cTtA&+<<4NzC&~b;+p=@-0pBPxmpYi1JW1a?3UhDl82uadS<}&MGM}
zEJ@ET$~4GL4l*`1Ei_Ivv5fEy%qR&r_j4`F%(F<&^mEPh&JD0A^tH^$%XSM%Gfgk`
z_p8eAu`CUCH?8pXEUYX_P6;${3JEPKH*-&NaxE_lE=mh7_b<pd4=8mr_waH~cJww5
zF3Qab^KvfBaV!k3@G9{%38|_`PD?CEweTv>aIVVq^$aqs%*gUI4o`LS^>q#OHYzcW
zNGd4~_cIGDagR(&POhkMcl8f(D-ZUv467^)2{rUA$W1SHb@B>!tSWOa_jFE9FE&qg
z40rX*a!yXKEOo3Za!n7)_I7knajS4j%8w}aarW~GPjN4IG79oD@$^s0aZCv{Ffj=$
z%}tL=%{3~IEKM>r$_h$1axY8_Gf6it$oDF7&nWit^h(S(i6~A9GBm0zF;4M`^mHjR
z@D2^lGcPJDP&IN&&nn6b_9-zlH#Kw#&nn3&j&e6DbdT^eD9sMc4oGx2%8T&I%Puc)
zGB%3{@vAJUNU~Hlaw<tS$~B2}GxhK^a7#|k@OLcoD@YIZEe&=q3CJ=tayJMwGIRG=
zHF63}G_x!<@Xxi3^v)<w@^B7Ja`#TROgD}QGxRG8Pcbx2as^4aCuWuwn;PXASQdMS
zL>h#8o0Vro`b7Gbg;$1Ul?7M0Tl$(+lx1gT`4}cel|+U5=Ldy^hhznsMVg1^Rg~lx
zr3VC+76%q(Wf!G-y9H+!dm6dqm>NfAmzWu+7iYT!`&%S?C#Hp%rxsQgd#2_ZS|)j$
z7!;Lxc$a1QXBkEX6gx$g1?QS2I|r60MHv?rMS2@$82dOohDCT;hDEsNh9)_h8JH)Q
zR^)~oS|%BJSQ;6p2KiYQxEGfNn?`tB6nW$qX5|>=B?bohM4AK?yQO87_+>=+`{x*2
z7KM7`mYakb8C&F37#Fw{7ldZIXQq1xghnL0r6p&UmS*OAr#a^OmE~k+cx5CPMFf`S
z6ni9Q8U%$FndB9!8aah}1r%kt8iYB8n`Iazl^SK{q~{nKCZ-qrMHQI&`lY9&I{IX!
zM<tp>S_WDe`?*J?x|R9mhet++W&|2Ln`imvCFfZrJE<DES(s*|sv0?YIfomS=af}C
z8kiZCntBJMxD=WCg@df}vJ48Y49asd^7lw_bq{q<G0iD*@(eI4D)lL^N;mb62#v~c
zc8@UiOmgzh^ePJo_HqvK^D4_Tb`ExmGD$Md35@W|_b78SQ8jWhO$#&eaE~yLEX^^m
zsPa#9H4ZE=^D*~|Op5Xe4UH;u%rr_%k4P+Y%`)&Utn|rujdV+_FgDCjadb2^EcbUz
z%<w5nc27#F@CCU!*T^RzGax9c%(W^z#KOqLJ2^8iHB!~c&E4JE)!a9{ywY9O$Su)1
z(x9xW!n?%8E27Y}sM58hD!J0H)WWaKGSOYt$SKDuqr%%M*u=dmGSbx}vnV~nvDm*L
zJ+d^Y#HG|S!=xbJu_!ds*fT8I#3D4&B{HkbsnEyJ*u}BJBg-w=uh2NrHPWKg$1uq)
z!`Lk(Iot(QN++9TsTw(jRhDHt6(@z~r{|Q1mxYx0S$YTM=0#Pc`8t+Fdb=7pW_XnO
z7!?#an-momrKDJt7P~sD8aaiOx%-Ekr+bAOm;{#Ps~S0Fn};N)CuL_D`XzeiWE4h}
z6&K{?I{TSt`9@Vl6<hd*`KLO%`Z_t8_&K}e1cdl`Svpq+q@@KIml}C`<_244Ryuhk
z`}%q3sTw(jdzR;`8o5PgxfHo%nP;jRIb}s<g(X&*ItB(-mghxz7=#7-xn%{KI_A2Y
zRtCAJXP6n~dIdTec$k_x`}=|_^}KNZJm<>Nu!s;>gDB&WP_Gi-#L5b9kD$n^s<a4S
zuk1|ow35^`qvXIu_tG+7uk=h47vEwNOUKf}P;<*fH{YOu3RNSw;AB^mK>s2$rwY^b
zzzkDUQ-dH2?_^K+%0y2?PjCOSU}F~-=g{<=4425tJWs=-bYHV7&rm~mw*t$E@-RO)
z$D*i`Qj7HBsDg^{$`A|V(8`buGuOflOM|q6pa2)sOtXk=_u~8%*U$`~bl+f5IC`Xn
zWd{4_Sh%^Q2D`XA8oOsDmZv*8CzS_A1e#~Kc?E`=IF)-ksTw)C`nY7P8aX-px_YH~
zIhXk5IUBop6}m>M8acU`Wfhrbo2weR`5PJrCY9#o86{`9CZ)NgR2n7wnt6K%r4}0%
zyQBmb`WdGMg;xX@nw2G{`x+al8aWlGRXQ41WfTTwg#{+N`DO*WCtLV=`g?h~6lau#
z=NbehB?bhS7FBwMSEhx9B?WoqIAxi*l!kkxX1iAw7y9~^r-qtFW*7&!1Qw?x7G;#?
zsv0?2x`rA#M<%KoxuupC`Ma3~XBvk3CFkUO_$NB1g%yEZ>XlY(;%OG>?w@FsQcz$T
znHphH>XBHSXzCMaW)fu@nHQNGP!$@L83AgmRF$h5xfy|yhL1;BnP){-Vx_rhczL3E
za=u$?j=M!_a;R5og>PAAPF{GBpQ@3YS7d-eRzaeLL6K#;b543zNUC{~iED;?rm<O3
zMwL@lXmN2$a7sp2czC{<ky}b~aH)l-TcN9CSd@u-qKT7JaagcVvPpPyl9yMeu}^to
zN@%)KhGCg!K(J4WUv7FuSY^0JL}HO&WQ4zenMXiTXmXLemxrp6lUr$OQd)p>o@r1S
zsHlp_4=+tpHFBzO^QZ`@G^;d;$TRiIOe-xas;sOiO)Ijns4OfhHZLg+DK5=6E6?)F
z$WP2pb9Ia`_sBF)@=gizH_QRWeL-S)WLc3#d8T<lRbg6$MOc}qs*zKkiL-$#D1fRm
z3yq?xGKy7=oKg*w%Zoy*!d>&yjX+t+G$Jjls0!4S4N*06i!xR<0+q3@MWDpuQk-uT
zVrE<(kZ0%@o?h;sYnBq|UlL^OZekjhlT{QPRqp4K<PvCR>5&)|7#Qm4X;x_wkR4Xw
zVW4W{7HUvcQITQhpPV1&X_DgZ7FlU&S?Xe#U!LTW?-yy9lwR)XlvV1UWnSTDQtB0%
zkrGf+04m)K%knKPBmAl=0?I*cUt<?lV`o((H&~O`7}Wk%HFAUYD2!d3b;}|d7!(*h
zT^vIy;@-?<-y!09t*t-lT+*=yOZ797E<O^5-HRF|%6YR7=qPk$pX*8#-TY|Q(GCqY
z7uL<Ylbj5HuU;{O`Tu9p=;Zr}&-~7poG+QNeO^2Jj_ulem+#uW&u;muWixFmKcy%;
zGBD|K^vIOkyS#FEaQ<Zdjb*3b2DDGo6k-x+U|>;TVB~OMV7jSfz?)<f&9-=JucE<+
zf6Tc@%U+u;+oZPY=~;ib+b3_wU39Tswi-!;fQB!F;kgqH4xCIvkFD3&O5`M|6&&Xl
zS3H)S=2eKK@TN+G#Q9}+GfL-jDja*wEMXWYzi!H`Jf^C76QrCQPRu@5uuKf(0)dWp
zh9n!gzA2N8nL0lHk`RF@wDFfpmY=8J`_M-hY^;Dh<B^IQ9ZgMlmKiqJkI(R#_WJPD
zpv%4u&pngh9R9r2aL!6ru-6_bH%RpNtExWjV3_>;m&D|gMYTJEvUYKPu*vMHt=MPM
zX1vvbfk~jjp@v1^@yCrzmdFSue2S4zHi}%wAMWLA&NxrKcO(D#=?EA0GbGvAO`9@B
znaO9~>tr9b(_bHYt$e8#u>SeU`St%Y=hyvNS^MYV@oUR`rL(tZSVw0(Y`w&L_)Oj3
zui>-*JWrWjxJ)uRSNr_*h{7NVaLAi9FeL3^oUl@<nk8$d4Zq!guH8S*bm#t#-M-ma
z&u($b^7Xr3Xzfn8(7NquS@f;S@VU}lKF|4P?|kjH=gW-Wzjx>F-z;DM<KnZ~^>*3D
zv9kkGmpoNcJDs_a<!y#aW7ItLskgqLni0O{zaewZo!O70Vs_n{wfbhDx_oB#y6tI8
zm4tr(y?6V2!P~ljb1!b(*7)3ejfEx;IP9bx7!2<*oCuj{%e2*J-tqm$_qN^4h`xT)
z@csS_<FhuGLuBvQO_qIgxA6U~*8jT>?8>>UDl(%t{N9me^Xq;!N!WkA5&U-B>$Y39
z{&%yz^){!hFuGJEIQi+8h^8`=Ne;T_Ctthu{od{OH_N2+-|O9c-XOQ_P1osN{3Xfm
z`&0Pu{+{sr=h?$~Mx38b)Q(h0t#z6WPNoW+OdTIpRs^TN;=E#2d9QZ0?VGRD<F|9K
z-+5tI$=pX5zj-RfB-LEInYMNLy^2d|a|~lT)RJtz9&TlGS`f;#)z1HvXw@&y<~Pr>
z^R^}X+g|JZm>^a3Q^30VfaO}Z7b>}WM=CCfEvN&hMh|YrBNb6Pj@Ci03$C5~{MP)=
zJ16(;x9YU5zn?0O`f{>;WBL2Lcl~5anttCst-mKHJho=*UaN1R-~V5|9(9-R?eFsE
zFF$E&9P|Ho{N%SIi<RHL{{Q<{>%zQUN0(iDJz?IvOUvDCQvLbrPtB`&<2gI|oMp~i
z-fP=>t#UJ@OKvT2wT_ecy6A4vS>12vqTk<;dc7|3cFF6k{5_xAYCnH<`F*_8U1Z(g
zH<Qo%<jPrBt@(X(m-O1~>MwWhPKzpAIV-m{eNS3R${B;ksQKzocikyo9{26gX8jwY
z=KR}wt@5ut+SGa9XUpL#*}S*YBhIkRv%gUH^QXA=&lACG4&Pe6`|FeM_v+^FHF(7u
zo%S;|=YI3It$nd(nG@~b)XIO`l|H}X+Phs}^{QW=E!_6!)al!1*15@1>zrp)wXvJ{
zwu4HP#v2?8$C8~r9V?XrUO$Nxe#jd>!^rYll}F{l+FNOdb94Xfe$4%FG5`JV8)SF>
z4}5oh?zR^x_CCK3`fixIPOfU}+WjZ1-raXJtgCo`IQPor^E<OuZ<xQob(GKYmw@>}
zyMGrR-~C#*_Qj0n$9DXWullRHu4XCwySfW~mM<i}=Xbu!-}mnrXZ2E6v8V+CT>s}^
z|Cju`?Dfl6nb!Hy+1ov=pMMOm*W3FrD7yOZ)+{6Qq&;dmDW@zTK~;OJaQRJL=e*MI
z9~N}`Z5IuXy|`>{*{w;_{eR_6TD$wrl=RL^N^iwCRz911e9N<#%nPo~Iqi3swd`r%
z`~Gm8c+I^vdw!kz_VjuDt>^RW-o3iCxyAIcr2GvNd2psu5_afuck^JZR1rx1q|>Oo
zu=bqj^BdQ!bDn<a`F;NOwcN{jc}jmS6!YIYZ~r$Zdd=pg!iUOxcWi#ZIsL-B&C&Ae
zJ@RsYC-~YQ{-S$i$0@C?X*K`ve&3$%-nXgR?Ov|8{`M`aKR51{+mOunE_?U48&`kL
zzk7bI=G!f|miZ;z|Mft3n^$}2oBsR%H!#++-;g!GA1Uy7vbz7az1!~I_PxeF$NIpo
zxBC{~);PD_SDx|8vnZjYJz`l;PFgi;oSz(2`~SgS{+#Q&WyRk&iEooGzjxzWOg``J
zl+C_(ijOT{Ao0F9W4_auZl#o}vez$NJ_@h5$umB0RJ`K1-J8#j=Xdyqy?k-2;&QF|
ztykIW^XmV7Tt2t(lYMN5ZIaFF#k0OSgUewV7J<iw0ZV%B2zD4%);*f2{wDwTpSxE1
zS8wXc6-`Vo{<(AdZPoPntakbO9kK;K{+T^mC|H(p{%};xW5r(rS9Z_eak_O<Tcq*2
zPfsL2%N0z0dUW$4r}Mks_*DOSc>L}A-*Q>MWp?z-S}({yn0DXq&o#4%y2DKp)30Yw
zKU==_==7*NZMMbr+_%5oOSPB&`z53L!Og^Lbtk`t-j+3tGc_`L(%>-Vx#!Mz_5V&j
zH~Z4I@Y{<G5A%XgBm}*v+`swPO{TYE8x}~^zdXFr>@bh9h@S1MhQ)W=@^8KIwdXIs
z|9WxUjMw+7KI{H=pRas(R@vHI{Ti7cb(7ZaK2z24QKlz*7o;M-$f<B_vGI}?8KDlN
z%4?Flq}T4)_?e@(>UHGyy6V%V+c)*w{Wu|4`7bfLVq@#uT?en<jQo3EZztnqv-nGD
zK0=>_z9b&m;j_SWM)}>c?cAn+Km6tAez+j6C%*nEZ`m`=^jn$YJX`XrOR^J9TQB_o
z^4MR`=WhFXZJXMwreV2-bFXbXJ-hy}?e*PXpIucuQnB^O4m*C9MK=D2zWjf^e&4q6
z<9l9BTgbD!c*f~P7rx$>my8m4{O|w4Pk#ct)A{Xg-`X<sn(pkCCHL!p9-Y2$UG>ME
zhGh>W#dj&oluk)DIJsK?y<Os~#5Jc)!4>(0bf%7vHqq1fUG-6T^(1mp_@nRhr_V_|
zy>7#rw_9$W%X8kUSRVKK){@P~Oa=9}zWybtJ~z=kt~NMvZMmx9x(yfiv41ZWE?mm@
zx}+f6Q#?A!&^rG?W!_<x%47Pr&y9A!nRD9fnxxI?nB&VdMdBuZdKw<JPQ|(M$5ys2
zw^}6DPm{R*ywTyxbI%ElE#FVLyWcw0t(WsUXUDma3YDVWc^i6v|6HtZmsEVluszyX
zuII|fnRz?EiCMq>ary0^)#o?o@0%s@YG3{1spihH%b!oQv+{aTez)+o*xMBIuQokd
zzaX($DB#d@+;O5&kvqtTv**5?VZ8Qn%+AB7^nCt);r8DwTYmrIMyaa50n!(~hrF&V
z@V8!e|Dx`Xli6RMt<D#_HYr@_@u#r&H@EKQ{#{dWh1u+U&F3AT{sd;l^<>BX&~%@d
zw3q*7s{34{)W;U8l^?E0R^4@)v8ycAe#P&D?=sA4bvTyk+x<SY@Ao(B?ENm)+vn{?
z@p*Ukhs*jom-*)2-Bs{bJ5bB>&Au;xyw4f$yYZ;o(l9RT=E<3V&ux0We#gCcHE;NS
zKl-fibocvt+rKd@Ugz!qSaw-3r~3QN(|z{2r=Csn`c<)F>yukgWzSd0xtZ63Tb7L)
zECP=MUraRL&hlu6&F{OHRVS%dxc66|OPif+cKi%?hVO*;)t};KZ#z3>?gZ5`^Vq$c
zKYQ7mmF<W=9_iQf`|PbYe(AjS_vJ0Q+fSFB6MjGWdrP(9I^LVR@;6VPJ%#<XOwGN7
z-9OfNb0x)O2U@Q;eA@E`+CG{5d%N2C==Jxnw(b{yFCt&2pm6N)q({4K1UnvA3O!kv
z-ZZT{rsS>bwwu@HMlbkuUf^%Rn;(YXZm-`jS{D5O`{M1lxmK@vu<rlA-S2ZZo9^<l
zJo@nN^S8hA_w$$D&*rU~@%-@Z|CP7D-O9`Ve(^zLdfQH4g{f|Q^_Tc={ua2_^E|WR
zvN*UAv0^4e61XNdZnRK4|9{sPDRH%RTmG)QeN$5Wzv`5)#=ah=hF6zm-`e<R`TV*~
ztMzu>s@&pl^;qTh=Ie5L`5Ps^KcAW{yR6JBfBOli)(uyL{p{~Oo40(et>quj-S6*z
z-}&d(-#=SEv)}Ssy*6Y;aC%$$tv!qP{yQbzYP#&;;<H!sw#FY{a&oh3{x#F-aj*N#
zFSC_!1+Q0CJeIxCZQdGTP++7yus`rJ-Mak#$+<lX`qSR;`MOT?OAOQP{3{Z74)}iG
zv8eFboNPa7ql%8(=}r?Zf6WZK@!RfAY1f9pCA~^5yWZ|x{JUYnh6>fP;Pby$Ec*-2
z*aGZ~M=E4QG?mLi@m~My<ML~%XV1#cUY)o1lG%$bj@*8?j{aGq>{n*JntgJa+`Enc
z@0p!7xx7Q3{d)21|L^yF?UTLto1;8!=e49P-(`pHJ-z!az3ueox@)QFH}`J8|M;B3
z^as}~AAf3#HF&|ayYxivx}4bSzbD))dtJKymd@sLK^B|dOpmYI*!{0^<82SU8GP37
z3~s;A-<!MZ<?_`hpLKkkwPB*>W0pr1^F)*{xOJz`D+)_o?DoI<?q%C=?-OhJ?w+5!
z;la@z-zqL#5^7!ld&}i{ch~&C`IkHH^@i`YH(smN8DIP*SG30V^AF=ztFIp)?0&y*
zd;0u}X$D_=`m<;8gF94+a(u<{Cp%@-T3b&`+oj*$nX@u=nodh=_@Pxb#pi6(A6CtM
z`1{uB^^vzLZ{1qdtsiy5F7XeGxSaj<JH<EG@Bfo^+1Groukl+GvzNa;^Ol#-HQo10
zY4y&pZ=$Zt`P{Gh+pBpeB=L(?ny=he4NgP3R=LW}UJK&R3%4%t|B=w-`{RLfd)mQP
zu??!zBR3tb<BRM0&0iE>^Q*PDK7Y^c2ZaaAxTm>DecQ)hJa<vn7oJ}ght#*d;W{ny
zZOe*w-O7Denzd4$z*Vy?sPpDIeUq{Gg1E`gRT_Kh)A!_VzPK%Kd#SANGu!u{Ch^<k
zEs!<;VDWt7`t+ntG5))z%nf7mwDa#eS`j6A^rGH8{lb7HJm74Rp~85iLOC-yJdH!e
zvT~icO67{GHyir7gF`h|_gVc)IduHnn-hWWG`75cCzn*beeUkKtGkP4>RcDqZ(Tmc
zVbXcwBNblktY@1*ZB0gw8InnJ5*ZqWSSHP}xqex}YTBEB*6+42celyaw=+LBEiNxJ
zI(O~Wod3?hEgIwAw@9ovPdw$X+^8~N-TwcV&9c{i7ewctz4|8KU4D|A&Bm>r&%JXr
zG&#TxHYpbd!+Q!BLMH1ndHT)U?7C{#HKWLNed6KIn;FheK6Yc`bMIt}U~X_%?ua{s
zp`5(8*C|0pwew#M)h0jvRj~9*iSUEUOA^07)MWCcXElNx-1vh-;n?G3Pftsw15b9^
z9ZT611L+V`y`OvJuZ`sQXBN>5?lPG@k0}<j`uBW({jKHl^;z=uKQ?a7ynO7I?yYlT
zQ56eAntuNJzi(UTeV>x_MaO4W>^tH)c@wzHwLp+X;BoH)AK9780^grl7BjrMlAw0F
zl*xPJN;QG!pHrSJR(?A{u730H`TNdKi>Ttf{yzNJo}|D1k_kdD4=$0t(r@+CBf5C6
zDYyN*JBh~M-wW#7PLtRietch6b=ljz?Y1SW*Y5dsYU9>s?4e%hH*fRR&%d@!J6Tlw
zGpNdn^T=15nP2{@+^+h&?po&OKC=&h8rN-pzxVIF-0dH~y}SQg=EC7=v4xSpKeo%~
zzIieI&BAK=BK!T7H+<h^7%zqOPhF1gxK&v3{_xws<;QNz9{!(u`Mg1`PTS+3Lfmd#
zkVs+^a_BJ^Fbhp>cZiw%{LPmghPrD_BI_P?s;>!N?$?{iv(-UCrIC@DO=R5_iO@^;
z|Nj2Iz3%U?P#x8E&rdFW9+NhGZt+ap4{r>z_oq~czkjLDvuXDFoj3bzzecDZYtB6J
z)cMUD#^*P_?aoV2kEwB6b>xTi`hA(Zb2rZZ`nJC3ZS{qHqLOVp7hL+R>LVG$3@%Xw
zkh0AY(@MUwA5)b5H{N_c=WyALT=w00A4)-e#T^E|OYwFs16=Mq_ic5(t)CQ~v%596
z@?q$=OWgW5o8F3T(Ysx;F^>KFmds@{mleF_UL3b2dfm>WS2rHpm3_nP?yg(X>-Qwy
zud%)Oukevz>ubB;PmHB&{)w8EeTn$Kxzs%B`nMN5ck6C_6I8k}bm_@WzYHorJ=t~T
zE>EkMNt<B%*#k;m@~T_h`($3SZ2#{d^2g)K#^mFx?4*u<w3+$ku1a+I&96C+&q?2Y
zFk4^0Wc_o$y>D96<2PvM$>m6w-do|ieXHK@4RP(!zg5MwD=v9g9*eJgn7aGbqt(6-
zAA7A{zjc@Ft?%#8onH6l^!fcaPP)%alD!spcdhgO@85pEX${oBVRTymaZAZ@z1dq<
zn7=7by{=nk9BZBQCV6AUac$f9MLnFKoEVtCsvh{gdS8vE?Oqmv$1k_?>UvLbkeU4a
z(X(u!HJ)oP@lUSX;Cf3xiNC+@gl|s2{g;aG#rwAvpD9kh^Iw1OKcUxKj*9qywDMjb
zed2c6y={4WSL}b+a=Cx|-fy>0|NYmvTYgJ2pVhIy(Tje~UccWkcgB(}2b{P?4h8@J
ze5*d^ex7Y?bV%H8*IPGV>+jFoe9mljY}MhV+rItEKAP8fP3?4*;OWZ}*KSKxKQ0PT
zkT=dUU-Z2$`;TWu^+(y`$9pa2srTFe+3~mbzVqAn$N!w=vwQWx$=%=joyqRh6Kmha
z$(LMwx$V&^?OR(e`$dbnY?P?~v9JB@iNF0t*I!32e%^Rw@1?8G>$iP1k39dUogse3
zyx7lYtox%^uQPeE$Z^}@ykMuNt1H*dsd}@r>~^X1+qUX;<?_6X)s9qzG(Bl|C}OFo
zS3N#&)@0QN3IA#KTbEA(hugYLA)UZACpW2Gk<Q&UaqG-=y>Ivb{s$`E%g&$Jo%{0X
zw6dFWJ6<zdKYOrmTXui!+W$9$4<)D`GYt$okqPQl`52#1IdA`Y&(~W!x6gL*-jTgF
zWBFCH((8ABVeQU-vU|Vv?Y%rB+Xr_TujPK1jg5A*{W<6B&9(iXJMNl3I(K93<y$G1
zFK!;Uj+3rZGrn5*S+3x}pvTU~0{4%u?RZ>Sbj&mTMsN82l>d94@Z8Ru{+27W=EFU9
zHU7=-DphNJCV#Iv`}NueU$fgsYQJzVTOjfO<?;DB-KE<~&a2*ie^2<`eCA&j%lX@W
zb!e>L6ExrXx5%Pwk;coLqy595!+OM_=cm42zvtjNo2O@1+8KnTAKkyst>?N|UyXpr
zJcjq{pX54lPf~1<@Ncu;x@-<85Q~!j9IMXX!1uaD<4@HQXXQESr>hTq<+hi+m$p3j
z&6?Baaukovmo`6@Hb1%SyRmHg7O&l*+)B5r&wsNlkhd;#xbGwj>+BvX{S^0h)6aF=
zegt*j-jMz-|KgQ<yWgZQo-cPdDK;zSnU;Cvx46Q1{(B#9bqGHb@0)G$Q{anR&sK|h
z>h-suzyEeb+5d*`_q!RZ*YB<B?yE!U2Y-9FqdfYLpW>5W70VZ2n9`IKbAFz4wOrcV
z?XPmg`FE~xwUhr>_g%RBrqf$7t&We=?PRiz&losAytSCm;#RK6a^FW^K4;C-R&KY?
zY=2YRQF^y9+q(M0&4)eLPla}TJi(#Kz|<-D;O|t4DlNYm3`sVL%mKAloJR~R^;C~N
zO`J4Ck5BpPL>F+M_v4=rfBD~j_O~y;*?sg!&gS!GSM^RruiHJf_VZQqZ-1;8pRJzd
zw>x1$>FveQ-D)|TA8u3gpV4RXY2ivP|M=40(CC=urHemJIVx%;rL*TwiscK@@7Ev8
z`aj=0@oE_B;R~t<roMW}s()0y@A=7h(QhA4n`raz6UXfOgFjEtdI;|$uLkvzcl%wm
z*lurBqGh;lulBiD^<^i|-rw?ZwpqhukNEWF(m4|R(;iC~Ty+h<$=a+}lC;Zrc4q8}
z>Ko5b{U|?n+e|w5^|uoeMbEcRY!^$iF>>O9^r_f{9eT_qEUu<DgAzwj(w-k4ik#=b
zec^P~$}?NP6>n4(+x(erp7~UX>utH;?JE7d7d0o{dB3gZp{aP(^mW1KguiK4?AvfH
zGi&cMwX>(!Z;A0-EK~RA;l_E4YrMRCr*-drw9l~jLquA#$)!^oEM2Y@i&-i*oGrBR
z-*!KR{rT6rUuT!+yxUg1`;qFN(sw`L{pJ}Whwha&=iWIlU;9yTyS~c>V?9A#!`N4q
z4-Y@u`X_bm*K0*dd#14eotB-y@p7O2-E;eY+5CRCx---^-0ts>;Mbd;J?r?W!8~UV
zxDzoUld0pQ&+PtV*SkR;HAsqydttk~tUOy!Ugm4VS>yXQdb8E;&Z-fwKBnDSxR(3+
zy0@^-aIl){TJ@{5iuX6pF3Sh?h5a^UE6Mr9*L-WO{r<N6T3zS2jc*EMbaqdXm>yoU
zZs)U2ox<w7yv5^d3Z?Dq_WU-#_wkjRMPgn3N3J}M74y{;57lNrs+jj<!^dd39Xkci
zemc55{>Cy{D{-@C9n+|9_x82#1^1iv&X)!B@b9f#!TX|m)mNJx%VjUWe<5~rE8pL<
z;rC0jPpUprJ?5>OZMpe=WZ7TQ>$m6j-%X6K`R5vXUNqNX=lQ<hx594cr#_FX^eb)N
zd*o`xF=gc?3>+$M4d26)UaYi8Wa{|X!t3z$rHa7uCp&kfFYObNvdh^ayYIeWp0ir+
znJ1IK7ldmc+o~A-J@;GD<Y&L<?YX`z*Elu&>A~l`+q%#1TB2}l>#;4LrGjmqC*P~T
zn9H_&iNUY6*WbT7^hEUAx_*|zWsgo4edK#p$1J|~`P-|jr+<BO(>PF2H2uDGpqTW7
z8B0A|j%yy<`@;6~rTSajtn;HK{OXcVbg$cc!tD00;_k#{{MobD**#59KHk4kGJV#@
zR*CQO%-!?F?dB_`%Sl_`sr&o$`k`4L>+P#{uibEpYu%am`+wgvi(Y(sitLU1wfFY@
z|Mq*;Jnip1d$0RhykXJ4_ju8@YF5KIZOc!N3YAQI_D|Z*sO!<jkYpqI?#iqpre2}P
z2MvN`{ms7H<i0)m(EnEL|9$5LFTFdqe6Ib4u&7+s=Qr0qkqnp1?O4(~u_Ucx`C02*
zuh;JhjIfrnx#g4i0n{HapL6S8?YE-17ukAyudVgAeemJ0Z{n-M<v~d{FE;AbN&YsT
z_c+fz?sWFElRg10;njQ<dyhNIoS%GLPA0MatJN9Mko51{7u!W<y|I7sk{#TSUa+7)
z`#q>1-4f$usZrK#&-LqhtJ#DrE4l3dewiFwdhx2B)$=9Bew%Eo-(Gx_VQlOC#B+Y}
zI?LP>4-}XE)q4_p{rr?wmFu=_TeD1TwgRZHF2}K?*}-`K{!59BQ4>WNk5mLbS!sS1
z)VUTfH`tM8{lmJo>s0pJ^GwstU#&TPZc}ys{^N5U-}UQqYae^Mc2~j$*0R?VZpWBv
zt^cmL_wBXUd0QjX<}NKrxv9VZPm=iG&q>=ogAHWM?j&xzf4}N>$z^}>-Mw1A(<&w1
zo$vJ|)<s&(x9fY}IgelHQgq(-rE|-#?$l-LGE1@fJY_SNwEeI6SNGm;tml7S{GzVa
zSGjw>vsLE9CCYwgZ`a8A9G_RU=If36{L8j4&r8Nvew}*vl4$E*c%S<2#SX8lHsO5l
zYj^P0KQNU3dTq1W@j1mV(tlFFE$N8SV0B<%;#IuR^L~9>!_rAtgdKX8-*YiB;AATF
znYTLg`~3Ppnd|rdnYDH9^0m6Vek^KTBYez%!_8+i)^11)UTXC8?!T|o<8ybtT(&uL
z+1z7lwe}}{i%PHkSk=8I&HCNG#dGT(X6knReD*s3&D;Nb-a6fy9$6>({Nt){r=IKG
zIiIJlUcu>m&#Ls*lwV7E3T^#Co&N43P1U&i-(SsVe>li8`@=!^JOiB_7nrs^G4gJ^
z_ubJu{0Z;;&2MA2T`}?&o3?I+j{dQ~?T%|h<^SKS*nV-zqEfG=UgxK--}mQ~S>)2i
zpP$XIy0>y8&jYXX(<8JN3V?gZ4Gujl0*?(3Em`qLpd<U!oeZUaD-_<ITDSP*pNWY`
z{p`11TA{Oa9!vV4GP=3SocrDfg^N4pse?vO-d-qlw=Q#t7q7avB1Grd;}zu}eum#T
znjV+KZ~Hx=n}0&!sdZm!I)ltA6(PfvUlkf8*0YD6I%CtgL+yMoo8tM3e%Wt@iA%Tw
zuLioz_xW*So~-35*_mZ`?>akG-+X=Xo7d#jBNZmED&v#qn+m>LEBXAh%khbKYtEki
z_9R<5x?=s}-Z|HbkLw;2-MF~m=REeeudf|AK2^&${?V%TA_a!VADmDA{uQ-1^g08Y
zW{cDDv`<nMc>culT3f4z&+$oj>yQ8a_N8O_+oR8q-MDmGH+S{gt+U?NXUMBxnCvrE
z?R3Y-jB6*2_pjk9j5Im-{3K|$q}fj<#rpl$&1<(k%eu(sbK=gb&l~Qw@BY;^`*`aa
zyQ`_cA}XHimfz}Z_UrlD?6mZ`_u99r@+=Ag^-Ps@^;hT1nWoHSNU}M7ZSmVuWr62U
zcINe-NjNxF?ew0W#geA$|EL^!YFhc{<MG9eUK-oysV_MuU{QHnTPj!(G=;oT=)~*a
z+F>3d)4Z8FKE}+N>gTH3Akpu&p``9eMeUAXLFRW$E}!ALR+OT0WNMT9gR9e(mO^Gc
z7IQxN_?LB`@CVphfU6m8SEl<ib$raZ)f;ww=7CWExp}$iu`AAPHHrV2UuSeH>T}G;
z)IC3sxn$d3d!oa=dug&MB-JpmC<K54Q}@b=$<<8C$M4SnZKrnepuPJ4#Mye=oo}uZ
zeC!#aI=58m$mLA&C{{?95<d5>!r`Ex#CW8_q@nU=ub84-uFM2!(A4-fjwet5PBneE
z#k`WK<0GhXs=(0rU(lh)U7D-%LAyY|8QTe7Mh*vsZkA6U{+&`Pzct5(@kqrdvjwaI
z4Gc*((+nqkJ?V3;+_(Q|hX@lRhr<F+&Xm7@uePWyK5Z!I&~uz+Qj!8g;|rDwN%!O#
zPw!@kE?V);f1Zt{6iX2#h@Nqz{QNuB@`i~;D2u@3l}7BnjSj`2HqiRNsnv6p*WJDB
z32rZdQt|>x4uxa051#rW$Rw%QAaTB9VN#yj>m$i*h!qJbO$<pk!fA^p3S{sxb$rYy
zJNGDW%NpVSv|_M*Czu;`_U-?4V6L5tKZD`CJ-iu=ED9g&K`NaUv;Rb>%bmUVq>X_^
zVS+eQWOe=1R_nhW^B9tBDy1(laX2s-%AJ-taVy2`;mg0jz9!GD(7Co8oT+cBPT2ZA
zyv+0Rr!9gGJ<HE3ZDD8f^=X)1X!1Bc(>$v3sOX|~zPCNV9=ULbWz&~`S$W<UfA8Q_
zIQCf0t5TrB;Vg^5W7EZ_W8C&UnrSS_3vvR;#|mjo9Uo^j2Fb7}1Xwd3sd)Ql)0D}+
zw>PEe-r|Bq@m>yvW3OGO6)7?_uHsZUw%YBQQnSmtYYEG33zt>g(slU_8tE~a<`8x-
zzIUlp?pe^(KTp`Qet{DlpcLVp+9)6QF~dyFoJE15(MIURq2Jp5cU}g6Vi9<J@^*um
z0|V24<pZZJZUuN)+xHoDr^Q1;QoC`>{{5d$&8<^Kgk*z6e=5%s+cW;Nx0SxSqA9%a
z%SMS7Cy@OP3L+r&PNhxV3IWWFM=E$PoM2+)xYEuLf9&;PQ{AOW_qRkem4O#*fP$Zm
zX{X5J`?cTa?*094_qU(V=SS}@dz-Uz>9kFe>2pna_hdTzu>AY;+5h*?=ks&hB-1v$
zTsB*8S&*h$CR4}OCAtCoe_4j_smsxn1P}BnFf`@}d2E&V|L^zv+&;@^D?GlP*5ALS
z^7-8Bb-!M!Tfg0MIp@Lx$Ka=y?{++X^JKFBw#c-ZNB_P%sXl*8pRDz+dikms3(GFL
zicekRUKz6N(qVr4oamg5t|wow+wq9Y`o)6goEH}sZhO6McUaEm{R=GSyF5ECU;oBV
zZcFa%Yq4S3H<zB`y1QXY{Er*S{gKo4Vr6DC^I0f7UAuN~rTxDj$q$_`?I?VlGc$GC
z%vBp6n6BURscY@7SF5&$&nWOaQencp#PUpk@zKRMr`-Xipie#uXWy^4DPEp`QW)f?
zZ@2Sv*X?{(G^OlDV*92o>-PVvQomLG^;N2K8_!15YY~UP-AtFCU3|{+Z8N{!hSPex
z&+Pm0i2L=mwX^^JzW;w)=JL7M{<t}5m3+IIzJ2}ve^pxiub-TpoV)R;*yet_Un>?#
z?0?uM{pQ8u{%xz*@4L0_cHZs_({#@*-z64X68QSw-raXgF8i*V6LnfIH0(v&(mzi6
z$JqJha@gf65>7=+udTGL`m#Yff6v9*6svzf9xvB=^KSS1vgGQcqTyT2?^P&ArE)%Z
z>v1=Bi2C_Zv_CBzlDMoJx9r>h>D=6Zs{RVXNi`E)#Wr#Zt8MY}zLyfKp7{4>`g~EF
z2d7j5_rKY6+RE|Y{r~^2Pm9jmDV7v--R9Se#pf<d`JA`^zh~|4ce`5Uw?32XKRu<8
z>xISXuGRI0Q!o1@{h8=4w^4WdolR?Q+$%nB`}SIN{?_7imdE?7Uai<6pdQ4h|2X5u
z<x~2Z>n-G_XFT@W`PI>N_WOwn6I2+FC7S%od^Y{s_wWf7vwpftOFr?N<dApd$K!tc
zyt&rp+qPbhyREXQ`!cI|OhWm+%H?wlk4bKO*d{G@<j1qw`R`hO)ct<@e9x_eC2uw!
zzZIE2H}&7FYe#;3czF2jt?c!sitk^q-9FFu$AjjwpHHXn7Wkfcxb5cN@AqEYyphh?
z(3qLD<IktlyH_>+6v?ak^>X>`4ngIde?Om>%QHQ>dY!!`;pVC3{CwN*6m@gYt$(?6
zdd}ls^RjxCGgHD-r)YW0>r4r`_jddJy!Cs(&04$dR@Swx+2PL<^DZy*Wo%?wzh|TV
zo)1lD&F|N2dp0Y3*S7T=4sosRyXlo1{A@!_$=fBKlVhy6Y;o``i%XpvnzQ|G+2*tl
zJ)kVL?ZYAN-Tj{H_y60qcFQF%)_?YYJ~W>-yPfmyzf}A#y>&}IuINvYGB!SEvH0(=
z*X!TCe<0DhS}(pY?wH-z_xJa2c)jh|+<)su{_J#_7uT0qFQ?;vo=0DAm9D*)W#TK{
z@VcG<+;;AhIltr9%AzZIu2NGU%Pjl5bxZn_6BAntA0H3h`n2Vt@G-ro$BH-D9xQrw
z_gvO#ar?XazZO@YyI&reSugT0@J;mFADYLF&wMsGQ@lp*TUN^6r^gbdEW&@wbic0S
zKfV9bXM=Txa@%bG{f+K(o^|{2{N}{_*@^G&8^}mi{y%0qZ}ryXJD*SKOqnii`0u3p
ze36z8mhIOBf16%k%JcB>mH!|6>u0z;|NVad`y=OkjL$yNyI%FWRV?ZR=Um%wHx73m
zymn-V%fo~0@^5UW?0&y*w{YjL{Vf|$U1e|ZxBq+PUiEw1@5X=EmOeaK!?o4^<&w!c
zZ*FWncX<8Q{am5b3wWpL7OFk`d#CvP&eu;aPEVL75iGY>I&5B0>el@G_i8J4Je!pr
zV}Ets_WO0Ww+3e44ZZ*6vj6)Eot;l6t*fyu5&5^qOuP2S!*;zX`$D)bn?2<|?d}xw
zDEhCk`Bu-r-&RT<+3{<YE&n;2&pzsDewI(CIQ@UW<1ydu)akKvp8r|cF4y&TX7R&T
z@mqrKG7nE(-ZA~HDck#9uk~&h9+ypCy?n<4of^sY(a(#c3WOA29rSb&Sgq!_<Q2!1
zWXU-(Vc|)|ac?bu@k=ebus(kOvz9>T^^)zT4%{h?@_!ZyDwNxDra1L*JM8qmsIq5k
z^sY%QTWucLo%CL(Z}iD6`|;M9>GO7eu+~4uZ~ewV{n1m_{qOhv&bghtz4W@x=QGCJ
zF1krueq7x9@ZZn#_19F6sivv+s8*?lsLpz_b=r=Y?6q5?Itn{~1TB1e)aib^?)P_h
zZ&%*mx_HN_upfI}CSN=Gd+WQSug}-URlZl<qnfu>dnd~@m+3Y?qCV?ATv~NC?ETeU
z?{>Yuv#TbzY&l0mkY>*9n)zBEC)%clR~`)AZ#V75;RC;3ug|~rV149~AFJ2zd!;0i
zqCZ#U!Q>qpha3Zier1TbPfEC0$NfnA;r-?Q^5S<JCHkB5K2N=PLZH<4x_4#0ORSPd
z9BWVo(^27y_q;)z9UpI5{+eUJb9_RfL|^dE)epq=?eA{43-VX}JkeY#zG!x;ThDak
zY2sUd?cH<p))}vRnVeG+CcT)P9@ylhsc}qIXRG(ud)4pXnt2CX{rPZs?u#iLyM8{K
zoh|nGR`1^{!T!1?N2_H*`(J5`-AX*NW6!l;5en~j*xdE{m9W6~ok-FDXS4Hn1$+uh
zeY@qd-?`nIcAr-K`f?@M|EAjPoTOViKGKg~9&RXWyUzFVk=pvd`TPGqt2p5td(K#H
zTkgL5Q-8c*ZY~qNK99j_**W#r|JwPRI|{!>C&l~`wY<2{nO%L_-%RE%g^t%h?Dkvl
zJ~lmG>cQLAbep^Dd$+9Z&07+_XU_BE(L9E6cW>yLHi|pjbGD{i%;Q*CFlUwEq@Kec
zd^VTJFMs=2_0-ZIFBj+S4EXb5+CwjnKduVGNimQ7o7RL(I&tmYi=&?Nk}3n9uDlvm
zFdtMbZO`3yb6KmzbcbtI8J#knQfs?IJ9Zzsa=+@e?)K)=wet$!HtoG0S1megIX`RE
z^|!7mx=AsuFL}PMUbpL1T;0!9@ie`O&w{g)?sP}5ZT_zK^OXAg9W8sD4vB7ifBnI4
zqtd-L&wg$G@u+)y6@P2y?Dyr_HBWv{zrO#5^qNzmxeH3)omDxezwbv<u*z{x^*Il|
zG4FW0?e-k=Jr(<zU5zysIb6^5iLZLO)U4ov!{v5~rPsc3OW0OznOpsC=ey+Ice*#D
z1C`I){a*8X!qR?^u6+Xa``MdrZTfP_`}n6ARUccaV_QCEw}kHr`jJ{7&txO<@L2eV
zErL%uxbiF7k|Xkz`X}(5?=O^?7rIh=^D+J0_v^3y=rlinDC6<uJCeeW6U&09H(ZHI
zYmGi{`~6Pv%^UL7+y4LieS2znoaI!B?+-5sDSkd<+%LRT$RMg**0o2xT4=At_vgvi
zm5%-YJpccWxm%}xS?Hwr;nsyWFPG0ROMJSvv#>JgX<+DouiPW58}%+OU&1dal*e^H
ze5T#jvT0Q}woU!Kh3)5?J)h6L`|~3xDdz8;oXuxvdG%zUXLMzMQFkFiT)tO-uYpzB
zn}`klESvkj37hXfcfWmO_$_@0LGjw(-%3ww{MpC)d~W$X;jeb9Ttrz<Uy}%NIij=q
zjL^@Uv$jnye8OkCqhZU()ypNObMWV>JPQ<W|2OTn$nt~BPWqHiRa@|ZC;ikK&V>bg
zv+jiU9L`v?`Gmgj`}JOby6m@Ye4=uzBKO;!nIC%E1s`*n?te1L`_#I*U)>W=US3{$
z@t{Fz<*}{jqU7Q^W!}o@ZG7RHYkQ<Z<ou3nAO5|L|6la5DeCg;{pU_Hub=Si+L0et
zuh%?onP&5ftNNSgL>8g@R@Y;*U#PB9T~{NqXU~Ezg9|J>wtil7c-z`Z64&2v<(%JN
zH9;V@;2<ma+pBCPLetJZkqm#nb$R2p{OsEO-{ddsUAR%Yhwo!j%=PS=7tB-Eaqo_A
z;1B-(z3bG+Z<qGF_ewqW<N5LFwEo=mIC;0YnvbsHu|lRxU#7}z)%SejA3P)8*7=Hd
z<>BTxoa#LGLfz^MPDRT2GMqnUqwV|T=Yoq?&c_m;8eY348u@hkwC~{(b@S}+eauLn
zdMB9UiCa%~;j+?oLfW5Ru};3<8x?22woy;)@vboGZ6}Rah=|Pb>?q7Vv((_p0)bD~
zTYm=>w=VzvA)zz$Z%o|#Btto!)Ad^}y!-HKx__70g^Ou*+w&?fY<)PlY~^>klKpOx
z^8#8IP4`N?E#}s<+V)n3|HIF9y?bB%dE9S*hb`~diVHbOF%zXXEkCyX&BD7C&C;D6
z{o;?Kq7)e41>g9~6eavv%2>+UPIJlM7mNGz66b61haagBsd{-Tn%^+4m*cxhQ)R^S
zJHI42{d7uGKS;<{wC&!1$mhw=1qUs7%x7io?)tsMEYB`nqHgKD_KM?+3-h1d*(vzg
ziaC<W_u-b)db`)$?(lI6T@?5zrpZq!D7{Gg%JwM|*Kgh0|Nrm%Je!Q^Wt<gD-MR|(
zTU54f`51kEp6%VXl7oxSeldQlv+wJ*=-qSIZQZ@iZ1&{uQJ(3GPp@91d}_<e@C`as
z-=AMJZADb=*Q<ATzNzYXVKp~X&#un=>$|(VXJ5<9_TBkvio}&=dAE-44dJ?N*6KU`
z*4*6{zI*!&C&x}bXZc)4TyAaIo#OMh@6ykz9ZR)$<?!gxJ{k9mLC7brM|?Bq?s$jn
zq?k9NOz$UO`|~=k`!rw2$3J`e9`Ob0s~$P*SN9<<L@wMhKi5(*E^E^%t3T6n4*NX$
z=@3$9W5lO@fA!i}#{I`WKCYDLHQo7NX+oCaJKK$khpt>zt!&?#d3A!K^Ri7FTVCHx
zpP#F}cFUySbIUrfSw+jvUTV70>)_^7TOZCYiwL*+ctluxp7A=<2SO|BY`6a3Usiry
z@44Mi-|bI2!+sPL+QlyS-SuZzZm!evx#yZwv(pPXBiBCtmU+MSd#RFV_OqjB-y6lp
zOtblSYl*kg?e*$mlD~GEwOlqV@QSbfI#ssxN}%5lw#jDuCo=?FRIe1-mYaO6r?7U_
z5%<!Hw0(B9CKoO-)vA1unf-FvH+e4+t#uPVK6-Mr!eExe^_IK(3rr2;_OLT0*~BXA
z>n7GM5_;Y~Rm17d_M_3OrffHl4a=#?UN!T;;mvz$S3NwzzG$Uo*x~-d8TNIa`}ePs
zt-r_QvdiS(+^O58f_0B&x9aBa*mG3q`KPwmGM^r7jMzHu_KBMLwcln&uU;;D_q1xP
zvZL<%ZTD@wcOUc?SbZL}(&u#4DxLjqHHTU_`+Ch9wErzyzb8o}asAxuPp9(j&Mv#L
ztu=L3o#v{<Z8y_4PYsW|S^3v<Dd!a7$BEy$9eUEsQ;upjtX{alL%Fr#w@7$L)yfI?
zH{AP>@O!3CtN4V(ABT+VomR~Hy;ttK7`NiF#L_9B59qJ_KHcN`A^i+RyLF-FaXWXZ
zHpX-n_V6^OsRj7;wBOZdFr0Vy;^ZqSZjXFCt0jJP_WqL<d2uzU_Z6>uPq<p#8H*l<
zpp_jTr{!eNJaPDgep}DsQ{S_)!=JRqPkO)p!9DB5`OSNh7xhLL{dZ+BJeSenaE@b&
z@Z*E25^LXzH%Od+*DygNK%#8%<nIZ;J$uwb4;Fk#I$yc;+fmIUwXqd?Q9=5BRx8Sw
zxXx?Zd{%1Fx;y#nFWbikQa5crdO!LrIyL@6m5uP?-lu8jdL{DHUSIwmBlO|*j?y!C
z=T*PExu`$!8~2B#m}=P!-~B;5Z3Sv#3)kNDe|5S-kKL)+`l-57l-c6N!m95~>i+EC
zdwtK=w4Wc!{=N;4v0lKg?zKibUvgR`cXCBkqH=_N*v|!lf1TAOLJwH9#D8U3^t8k3
zU(;6Mw?b#d&d!lGym#i>^7p=;3UBHdJr6kcs5{!uvzi`}#0i>C()N+I@tb3D@o()B
zL3fcu*P~ajl)G1;=C!m_eDk`ek6DEM?J`_yiwyV{3%106`qLHNP;N8Jcb2Jn(w<0N
z|NV*+oIs;bZY#}XY@%{?i>C`+{xm83@lmgp_nczBD$6a8Q0(Khv3dOP#+l?vg%K}T
z-uU(Y^NIBn->={CLo|Bj%=a%dly~hcRz5cS_P;N3Oe>WdB>L0(RDO#3=Ply+7-h3{
z>Iu>HygA1{Z+sjhfAfsZ<5?%nUmuxU81XXm>aX{oPpuDpzuw~K)J-DyK4v`LEeSH{
z;;S!`Oq!|}R!lGS+AY5`(({w{yaz3USGMNWg=(*OptADT*S%Y>&0JPfxUN5B|E!7W
zbA*4U{atX-qUT%43GMxEd-p$j)?RLNt3qviWZKakd!%m3{@Q-OZu3#`c$w&JP7gq9
z_w4`wxtuny@|njR&;X42&r35Ot8iRtc32#D>}y7~)G41N^IHk~_gZ)_76`YVeN{N}
zPWfN^o?flqmuXKVzq{<aX_s+CG*m!l_E{6Y&u7*PzF%MU;jnewOW%X<wFOTsk@)}R
zvj5$mTOS|m-3;oG&#V9U)9Y`}tNZy|F1metwR-)n^82;oorh(L&m?y1?OL(-<1y)p
zr#iJa-!i^m^ZDlP_xq&7Cr+7cz<8wM5L-vYUbWyVv+!G%doRir-d~&c)#cdBv%Gv0
z(;i3mch(qldLB#M!mjh@(#iE9tDC-;ewe$WezHP<kHX}nKdV-++r-Rgalq_eMY8pq
z4Tp24$Ce%3v{vB6YKi!~oloaT)c<<9d}F;Ihr+SVxhD*yKd7i4vAvo0*+tC%LAIsc
zs;z-Hb!-HkF3$7qasJ_|ETCJy_jvruYpnBo|9uCo_Pf^cIiu{X_dB1ikHLPHN7?vf
zGL+qV3@Vd6)(W3kEphzaPi0VoxNMMQ5ygA4NL}~H)n93!TvqKbY!4OhZ%BI(`M$Hp
zxaLBFj9Yb?8T0<CefwXXT|cF?xpZ4vEoaf+mp3*p{yqCj4NH>n<0$_-%l+kVCp7cs
zfCh)8^L89`>yydUUcYCPY~_=Q+s>NZ-m<_t@em7WJdG>v?76wtw-2(*=V-6nk@V1N
z>hj{O?{~}Nt>5qY98<A{?Un8KJCB{Ne0}e0cJqkux+(K&zeWCjZvQ`Xv3q~n|M>d9
zU*BE{_TL&B9=r9bk?6C1*W;>hGI8r9fI85;ayB>G_~qZJ8Mez5b?9!r5>$4{Q+?<B
zmA2MzHZ=eKzvZ&u>r+=Ncdh!qZudK*)(flcVi(tK&%C_s$%<9et~c}BW$@d4X!yO@
zY{mQNyq!xyV_mwZ>Yq$>e{(B)eQDy$TW5Dve}7kYOftQNEBLz9A>;ElmkY1_DzcS0
zQr0ROR#5uG;45e#ZQZ_KS;4WVbvF0B-Shd}xBmJ+i(Rb`ZP`Ah_U|O--nriTd#~J#
zkr)1Ur`TWGIIZXJ{r`XGzwV#3NI7kOZJG7=JH>bZryf?F9&^dni$}`j#Mk7Bu3{VK
zmfbqpXZP!c*lgZb&HX>+*iU|!FqAvXmicTto1)&Xvm#Nk{Tp6A61>G@^V)Xe`QPlk
z#}c<ZuiE@!_4VJY1^=9ij5zOp*8J=Ce=VLB=MM**x^B9$^JD)0zt=il=Bso)n_pj7
z{ch*;JN@f+zq7iXKEL+P{?d1ATJC+nU;lnx=KXzp_kK9U?H6&k{C@4baxbCdLTkNt
zg{6AE@n)&}cvRePhxdxu!lR;Pzu#`Zowxh#vvqg#cE7#zweErauNRB2E%lzhDK+ct
z#+GHDek|Gc;{UJcg%{rM{XS23_nS@clp8LA#=DNo6!&B*TXrU0RTSL!;Sl%imKB!-
z-DMJ=&#$jLDHzPFUwh-j8<AP-L7mT?``_>V9(O%{X>|VHtDRx0YnNVcZ|t}Gb>eUQ
z-;CU|KXkX>dDOCdk{nC^zMspIb$;*pb}Rec`y@9<IiVN7W-Jofws+|p?P!+YiqhT<
zt98AEuK${_IAl*+%>VDnu5Uvnc0Vt<=qi45VY{4_=<;i)^fN8$BEp%zR!LspdQnr$
zX6>I#N=NptoOMum<vz1j^LtmRcSf%j6#luV{zAr;9~mLGy>jinufi9<(mcLC?)~~D
zzeV4yzpi?(Goshwc=f#(*6RzuUUlt}FTYdB`hMv?j!Xtmo~-YmBh%+z<;?0VS^M|h
z&CSbw&F_|+d%fr9v)R^;zfWnew_p;=7D~)sv$5^-g}kj-!`?;7FZ=hXTmROq>~)!-
zaW&yryTU5>s^6Ke$*4Zj{4kI46y3|*zMNi_J44UQRlj*?$LDdw_S=o*bEoz5U$;r;
zy<qv_%y0YTRBYADrFVaQRi9sTX>0VnqFCjNKb}sHztv-W&SI)-bJ8BuxXowHW`C~p
zezX7Iuh-iyd1>$5w5MWPd4#-j-Jg%{(FF%t@3Oa~&#OFU_z%=ZXK(b@+qopv&@S_m
z%JaYC_BT`SmR{d_zyAN-wa54W`E>g3{ANC@6$-~fm)pE3K4-c7ZsBoR&<Oc1ex_dr
z3q+RfefsA2=kxZ_yUX6j*o!>eaL(%Wj%_Rc)&G4RFM4#xr>`$A9(FZ9V{}?4?|6c1
z?2m6N*C(FNzmx0X>p1aB&vX0Zrc6>BrE|CD`py;z|NZ%0XNdgkw`Y0#nr%MkTyfbK
z_%)>ZzuVq<g%Z69#vfN7|Gj$RpRBDW_dZ9Re5xKFdt?VoXh4J3m+BW67Mf*U(fD56
znOzxrzv}f`F%|RMImX-hV(z84+Jm+u>{7|A)e?Km6@9<(xNL03kGtjf?=JGGS3b2{
z+c0*WkN&Zzw%6L3mvZavIM5oOy=bA;R22~wC(&bne?FgY-MHtJ*6JPiD?hHNum5n6
z{oLZ!R@$8(uT`wwey>VTCtmU6J?3?v{<gDKZqDEJQtkKm{r}&(6mB$+`x{st{kf;Q
zuKNAn?Vq!LfBE<O{cX@7!jU)se!q_wc>HU^gS{7o{`@Ks{1VZgnIF)@{#M&j-@0q}
zG_@aJzFv>NZS(nzuvbt0=d<Rm8oaVEmn~)5S9^8J{Q0+StZi3bpZ@WUz=?40%Nj>q
zE#A*N5p}Mn-{{k)Q=2CW|Fo$C)df3OFRSxAS}2p4t$XTr?VT4N#n0ZVf4c5ywO>Yc
z%$LcU>Scy{3)gPldvJ;AKB3Z2&%7iw=fvDgt4wJ2ObWXf*(#>}=T5uf>C11fr@#J{
zWT<zs>`I{f&Itvb7ZWZ;C9c(+<}v+*cKEU*OT};4?YG$&b$yNLjZY7LKWSajvhK)=
zYlrRsd^r5>`lk!0v)9dkna_DO=w$UV?T?en<2<tuwDU+la{6<>^7&k+A3Mb#M=94n
z>Qvv=FDLZ$;F1@O+wa%y&Y7`mM`rEso9Xl4UJIM<y;S05lx+F3e=LU|Xm1Vw>2>o^
zJ;Tmtv$EHOuaDE6wP-`JE5jDCW$XC)|9!XHyyst6K)~-+n)WlJH|@-J?RkFuU#94z
zc?EH{6JNzEyQaidnpG*yH&;Aj(eqE|xn18e1J1gOQ88BKx{qR1HyXy+t_hrPlq~*u
z>7L8CI$po8|Gzu>x^DhPr-Q1;!lQGyPTFhr_siwGv(h_FTc?S4uTC=5Td04q{`uVU
zsO@=oqo!2;c-TJs8u#z5SD&8JDQ(*({`iyF>FgM<p4aL7|9+bttzP%{>-F6ma_3)R
zuRR%(QCIjWX^)V8ZlBu0wWU|Qx&$s*rMDiFuYR-fUHPY;*U2q*UN4&4#Xsyj=e2vK
zeEpw~dM5jK%s-l|SAMP{phvq%!KZq!g#Nbt|Ns8RsyJyzuaaAO?MTJS;tS15duDxl
zU3@w)E1N~&@x^2Aw&jc0E=&Dt#kOjeS;#K4{&^l>cV1MwRD4eQyo%bV%3lsgEY^Hs
z$@=^K><RsI-@}9cEQ++P$#c4Wc=M@4Q#W>h40`zd)2>s$e|<Wwzq|Bt?C!GCMUhR~
zGrm~2N@%;>UH_g>`PkO9sO&CPkMow#=ZK}A(zYpkbK_9dryWOsgvZyWf;v{Z8;=O(
z^=@j}d95#7ysY(hc6({-h3UeNr&egT#4dcrWjwt+`fd0nw(KbTcSm<zYt3#pTKgGP
z#c*Hsl*!iJX?93^d*kfq;d8>jU1;ywdM)bo+W<MY9_?L<KGml?3;#2^%zm6X*=GJ0
zv6!#nw+^hGB(Z+kADue~DzlZ7Y-YJ$KCu4YaR*oBFX8WOs+6woUeIynxO@G)+?YG3
zrcPF$=jr?8^B2eFLW#G1*=}`(`}R+IB!2eQ*5}8n<E(d^Jn4z;Sskp)!u*T@dM<#_
zep#!Mg1^BXJNv9A&$uN2_kOj-){nDT)=WCGsAXl@|8K9i9j-dImm#FCGo*gbj3Z0R
z%%_Y0JIrrilD+-0*kh|l-mh0~m7MEztM-%JjiP(c9<b%D{dnoz$4`CY>z{vnT5b5w
zd|L2~J=Y%n{_q1di?r=_-tAYj3a_s37kjjP@sXOi%6qCETP1Hbvdc+$^}J^Gp7Cv(
z@Z(z!e(sk<ZwEa;rLCm23KRe)cNUzz)@BiZ?CdeWzrM`-RcyMp-m>za=V7Q3Cw1Y)
zS%J@oj8}Hn#MxyS@MYI3`JTMK=Fg+5deyV~v%Wq)-TU3fZrWG9m3m1rO`dVDw&mX5
z_4QViy-xqux@AvX=anf;HxCnLTN{4uV;Yxb_>3ycjmzeXx37GiE;L7I-mND-uXk_V
z7P0WP&~vWI)0gksYLv|ze0^d%SM#*zQLiU%T^IQ`RQ~Hn$Nkf<@3CM#T9Liy3GZ}+
z&`Hyyj;~oc-~3+1;@>mN`lfFWznASQqY+d0dhPbI*K4=_i#yFcMN2k!+2$QjkBZx`
zeR=)e$Ed|}Urw}t><PbouSni)kM7pOIsewie$L<bGwpi+iX<D0Fs-Ta?`QXaTCOH=
z{q&B=n^{7aH2gC(kM&xxY5CoLc2aoe6m#>8ewz<IRZ8=}@=Ns`&hTH6_DuZvZ*AT`
zi+US=fy&Qw#|pk~cHi*i#?c+uJhivP9MArFWp{ag`JZXucW8b2wPdnik(2EVKkK(9
zuWxT(?`!|}%e&)8vs?ados~1M>eb4;#TK~@%a+{T7TRC-iBGNdc=p{L^#`YFZ=Q1D
zidxd|x7+6n@2h^hHGE;j{*N>Ge_wlFIw#D)^N5#<c>c0y>pv#h@aS*6%+67NZJW*C
zDD`!wuRiVhoxEGbXnonQvrj^%-&&u+Qh6iVIz2|7@5#;UYz1~Nl^f2rhu_#4Bw@Jj
z^`ULs=jdLEtDSOjVwTsd^@px~t(X1!tbd<&>A8xf2BlNQxBWSGr|HV2M~x<DP2N40
z(X3{<v@bDQb5Z3-msR<h9UdpF&YSo=+58WjOK$S+fAhKfTJy1|>s;roF3sT)-`|@g
z{y0ve?$5{Ld1tqnNqt_lddJUOXMElJG}pwqH=LX-XR3K7_FjQ(^VUOL+9HP@ES?sv
zxu4};{r}(b>N8ZYZ9O^5UTJMeoc^)HpDwL?+a)t0J!W3T{E~A!%LL|^->baauafd*
z^T)@>cPn52BlX$q?f3oHXVtdu^k&$ee}A9ACwa5|`}K0FyHAJy{<_gkK4nYuK8v%q
z-|xIzQ~1{>kpI@*eb++Xf6C4k|G7-yfbqPu6DPFt-aa+)>@M}7zh2E9Uurg=5mpp=
z`}43xOS}ow#iHeze_UUC7VYHB^>3@ad!)kX?n%G3N0V%<b=T*6e^pHQ`E+{u?qjbz
ztnD{W4v+EX-6G;Jk#Fm=s_F6ByHB)B^e6Ki5quWzZGA~0DJygPCl%RgG1<GDe_lFb
zzuM-q$;9)oz)k<%J8%AUt*u|$8NX%Xgn4%=&PykAAE`*T@DJrq+GA2txo+$9hG~{3
ztk*BT|Kw@?my7PPTMnL>sLUP6uyw||drz-lQv3ABmEnBFmWvZu_CH|pSbM#&uWoMS
zmU||8<zYwrIhK05RCT9LOrNFpDe@1vm%pbee#?m+CZD>^lrGJdeqZ@#Tc>YN_F<D;
zre$A`-g-IviWOtU)aQ!>D%W<_zgXCQ$FR`qkgxR`P(#>nfxGWlJ^QTRvn=a{l8pTK
zNT1cumfkjXbLq6}FV(hwF3<k%d#z$wq0;=V;2e}M^uty7apn{8T$dE}a@~8yW^LJ-
z_ir4jC~M=@ZDnA&<h9^plF?e3tlaP`2K%#Ko&99>G3YN(*Zeg(N;97EUfy)XxL5e6
zPVI#RnXu1K=KPBK;hPxr`nUGkKZ|;Ma-M-w-tx113}upRW+%@Lb5@wnBJlX8LH5Td
z?)rhP%hN4WJ^xgk%M_WoFE{ex%x9f7VW3iOvF%ULAjZY2Y4h*2Y}=maeWar9n3Zj#
z!!u5WW1ABXnXFyk+Z}Q3+RJ5;E>-&B1t+7T7V`=?U3{l-O!3bm!H#LxZy)PNz5fIX
zJMY^{$D$=)*Z=#u+&azs`Lf@}mk!^P3jEZz*7^F&6YJya|6Wa-Q+RAvzvAj;cI#Rl
zKs)soUtDW?X8o+F%RBaMoAqsbS#H>#ov)n5>^hdrO~0l7De{NI5sRL0UmEYn|H-PX
zPi>6fB6!JW=jyNXo+~Pyj}|w)cgmvv&Bo(vyr=7x9Tg3~!N@KXa8)*NPI#(J$puHV
zk{1EDORvYS)>^%_8@!Z5zGlPS((AF?9`{)v3(H%}dUf^ut=rmbZi2^}*1LT;ed}1z
zRe`fjKLYDFeR5QJYqQy4qW@=5;xzT2zH)tQytmrbefu{Z(!ZsVdGF5DJ<q%Lyt=+V
zUXMZXm~%%V=RIbAn+;mc)rRjr-zzxGTlVFm`|YdY@wvBix5tL2rh4{VUp;>#<KhJ&
z!YjU|&UtlC<-(4t&)i(iHnmgvW@&NDOK(z8;*S5beCDzSbKl9!*Z4fS{0CgZDDv;m
zNV4(%v#3|3=y(5xU(x4XR5?GckzE{hZc@ibw$6`LcfB${gN&bYTZZM8uG(k6jnfSF
zZ}8cq6nE&`@;jxGKOPADNtp1h`0nLX#@@m|x6~;l$+%VDI<Q`Kf7bo@$VcM2OD0&q
zXED+~X8-$*@$RS7qTf7hm)|x$uIeOc#OHhZdE4(gb6o#EXy(85bb5T=^0{TRc%{wG
zyxaRd?)Qtu{W;CNW(DzK)8gxXHr1;8&Pr)!<1Km~rCs{&&dspMRMFeH+wZQKly2j5
z@8RM0+gq>4Ww*;!t+4Kn^}JVn_2(gO{Tnr(&!%Uu+qo?JI+ymEfQ;$ql<l8R3HGU-
zX^_|iYA=DN^>$zQVwQVr$F`UEKY8r`ey{qS)&1j_{q65gi>rF+6qz`qSHkd+-i`-M
z)(=~RL2D1nUM`(}>p&y(UCB>brzO+pB)&TBV|+Fxc6Zs<K3Qw4{QCFz_Qvk-`W@NJ
zduYo1@6wxY{%)7>f6sAZQbnhi;o3*Xt6BdX%ZTjs^H4so<NM_D4@c$R+*Kv_muJcx
zT0d!P)c;zspRTVBcYX#9k;TlO=2>C?{Z6sj?>C!wm);fHBD8Szx?QXGembRnE-h}w
zIs5;Az8w{hztJY0modNY*Gl2Fzh?fMS9&edH!12-bn1)epnj<K?d8{wRNUCJPj~yh
zs?~4z{eJiD-|zRktFF}fuDDn6nD@HeQhxhC7eH&4e!pBkf6js0uUEr!C%TFiI{jI>
zd|uJ@7tDt{)#pXLSe(E5)R(6#^jD=%i%ct&-rJg}7P$Ys-R~XSeinVXnA|Q~wxQST
z)(Os%t(7xVrxpJH=K1s6z3TT))iw5qZ#mTR2G`BYcl(vrCgJ~FBSUQcj^*>8mF|iZ
znwa@?=F!fYSuIQ6oU-Wowx%uq^T+OM$wkj+I;b7}q1<ni1R99?eC*WcwRg{{noW<+
zvs72G|M7r1I%nfiu0sKj0_CDQ3uBk>`NZH|vwrKfsB^-9`s@E3t~|JY_dBcSU#D8c
zfkw=Jzu%vK)mY9ff1|{7^Jx2E>nDYmHtMh19lkyew0zBy|JTpw^Yh*1DwhZ!0xeGR
zwSK$h+qc{Kw>O>Ed(HCkNT=}IQ`+lG<`pgtT<m7~@gHb}05qs@3N-dJ_qeT&vHr2p
zc{ZOu9eVA2pz`_Lba&a(Daj>|d(CfwR-GsbU5iNO4KG(Uj62Dec>4V3vmW;a9tR$G
z*qT_E_}Y860LSfj8rPR@Jb$oXDe_}iwe*rsbtjEeb1xP#J045?s<X4-+nD?Jzf(s0
zU%7Kz&T4c}JGx`f-t#t}dp>{JmVf`=P0x9uo!8vuYp>j^`RptH>MiSslj`$xmd~ro
zIyg@}u418V;SoVrMomHcygL@Ze?0DA8@s!#_4Sk5uzS~R9w&Yl>n^N3zIF4ivIzUn
zXN*BB0XN*Q`+c_Z;M0rK(rcDZ4J)es`M&=DYde!4CFd-k-<V;T{AQB3-p1Sc`|oys
zeB5t;uXWGwl6O0w@8W&D$Aj<mneLBg&F|mgte9UDEt0rkLe+ecbL%dA^-9_^iTBX7
z`#k2U#@_|cSD3uM-W)Hsx8tIQ-^sad?<)#cI^4S6C4O5$*JiWLME}#El5&eW&mXVP
z5YJ~Qx8JE$o#1Jxmt6Dj=kv0wq2V`A>+gTF=cv#|JJIgK%A)VLvezGaFY2^*>r<f<
zpVpn;yl%sr^82;hTjxIYy}s*3QBuq!%ba^jhU+?~I6bbN^y8}DYw%Kq+2=H`&ni&8
z8vJffas0YHuekKTd)B_YxY)gWTYKWOqZJ#@f4X&AdwoBPmhy~u&}BecT_3OIEJ%KQ
zXxjYi(i7`^6$QSf@~qF8JafaJS-LiRXLv^)>AyAgoAJiOJu6K<ocZKp$186l(Vpm5
z^)vfH_&nbk-|OXmxJo-dIj7v{)AjNHpXc`59(8G3ReLCC{fU{q*7on0%X%ieBYMQ=
zAAEas$GIc-Dxc5Iy;u2MSMyltwY1r}VPQS>U$2HQ1V!K0ziYSOE1JCvG(5TPtli1v
zbpgLDpU=76+L8TuThYopd9RKp*?>~%-sRC>wO%>AK6f<c;qQY>zCO9TyL`RIvFOc>
zc2X_6_WkCHwZFO@W=uESb4qx^g$wQbb_5yc-U{oAoYgm#>z0zQdrPSCwMoxrws+QC
z0(s|Z&ks;dw&i;`vS;jSf8E&s@2mdh7MItv{+{-{_kMQ%KFci<(<gk5i<AtXy<2z3
zgC<t%_~Nss+wRx>o+|qIUb2iDD0f;+WB8i*?N*K7?n&939=Wb}y1q3ncJ~7P4F{N7
z%RDu_ML?bSvfH`acN%<6+8C{K?68rx>aoy``Q3I7TXJu2yC9aUwEV*luf$hRkL>t<
zpdI2Rr=I17JSMxt@7z|&{J6O6$w@KKPiGFh*qsD7ru?&h9MqR$EP6f_l(FKMul-O`
zUoyRAOP$_FscXjXS|5l-=RCYNi+%6G`ad7rZy)fTy=UvTG#gMt()(!n`Hb;x_4zeH
z9PZ(_zZT2$?R(s3eG4>*-&b(CEys&X_&R&@Bi=h&ogX)xIo0`b?Y3K|WR=y||6RBH
z-K$%Rww1rQaPV!2d}vR*uKjv*rN6VB7|vHzxj9W*q-iS>wN5sC_ZPu!7d216p3@zv
zs;VaFbkSY+v4NB`l9MaW&$GRI?s0Vf-mNDeuikp^R%6V))TNuxS)H!jqnhMh+1s3b
zjNj&iLwV24mhF?w+%NwsoT{(5=E^Jy{@L5_<h|nhcx~6$`St&9UR}w1bIZ!vWu5%*
z!q(kAwsqaFO{evWXP?b<TD+oRL*lE%nJ;z9*4pyd%@AmQKEM9nwb=65<BQ|>*X22B
zz29yBPiK_`e{@}3zRRyxP%AxS)AGB$i<hO{-Lh6@`x4t#k#Wysx-x}q1f2rsb3OB`
z6Lep?CRbrbTOr5(YsV9oeh<I*!*##1rlLNJk>;_juXnm^yB76(%lm!5tpqjmH`$!|
zl#zYBkn{HL_xo<Y-STd-)9$C4*ES|t?eaeP|4h8{`ORgq(*yY8!cToj{FGI@>((RN
z(_G)L1ttnTIJo7k*=>u7*4JZ-cgov;x#0ZH!tm=!b=kwq`1x*KIXgZ2j=TJ_cemxH
z%`D5iE|u5%JA3l(giG&USrz%pGf&wvd#}wcuF&i4-EX(w-*-Xo{`sP}+NsS3PoF<M
zwpe~C=L5-pGowcjrmOQOnarwxs`u@gSy0E5#JR;AWhXtDxxKSyv3-UC-(p+e2jMg0
zv)`|``Lx=nMSE5&D6yIMT?;yGy!+Ry)w{o5_nNHcTjV|kG;fnyuArYD^K`0t6>QFX
z?owH^tFyu%e*IOjVDs6h6Tc^ZKUgJdw0^=L`T9Q>V;{Fx-Pp#ue)ZIw>-Yc5%4&Cd
zz5n++>+5lERo?dpaO+8~SQ`6PZ~rv2iOWB-JQA4Pn_pU$)zd5=_wmv<pDgv)HkBpK
zDbgp6`-OkH)q_SltIr)?Z?u0yl1+B{?eKS&;U?CNKHVSF%;S`Q>*w#>^EN8_{!(x8
z@UPe7>)#&w{Zw;$K)6Kh+Lia7UcaUH$#j~7Owy)}x_;rgg>RP0#c1F2;4j$aF)hzm
z==F=w&o1&#$`$c%3HY+RyHKK6@sHN$?6-fXrq@k9S>Sq)Q{mX>yoWP>Ef*+~-M(ze
ze(|Ub#p(x*?025!a=BiY`m3?>-c$EX=}KvL2E%(6*Oq3TTAk6^owe9p{`6vZ^Nen{
zk7qu+>=Oi)O&8}Wd}xk0VR~{7v`65cu1xa(FHRS46?A^+6jqNq-Y0wa+^f3suPZ{Y
z?*6mlt#bWe&}kp%cWjmVq!aZ>={Cp5$G30s$h*HfE37C|`^1=Uv0;lmczq_sk%_<9
z8+kx`LX5+f-pz>C-YcorbMb}W$-5f)>t1EG^(%jUc9ZAvu6q!t$b8^FzW&bd)sjD2
zm5+p0sy0ZRU!D3=oW;n4!BFmOM&J+As`6(Uw!UWNdyn>4O)u}yyU_IY$xR;NpH<+Y
z=jv+*^lkPBy<ea9NPM11__JPyB%6G(rS<|R3>r0(j1J%JTl;eBr{qJyb2+<?`v3p;
zcWwOsx~rl=4___lIP?46!LN^Q`aIqh2X@T6>>sVq!(aWq>hmY5wlN@L8Hd6#<5WE<
z?#3G76`?-QW_$g(cXiinE8%$`dj3xRY8SOi(q@<AtFI5>M)c3NYr8t@f%v@mmEXfR
ze_UNUXQKXXP#<xd{MvShbsP%Er1Q@uy;nRwvvs@U-Xn3wl_kwv9zVO8Bm8p*C^wwt
zEVLEQ_WaNsulu;o<}4^KYs{7(7x2(!JW}!4S9m)^Rt^88wHxIg9z2^fc}Im(%OXz2
zyP-XYHP26rn!fM=f8EJ_b641Evj{wn+$i$4#X(rWp~v00XzT8kk45{BMelqqD0e4E
z?(PE7M~^xMy3|^_j#g}TJ#)m6Z)g8+@w~SN@+MvP<IkSa|24Z)Xp;+r;XKvsi(wp3
z<}f7L%xYZy^!k}5RjHTLc0Rsyc2}hBuC<(>PEJ-2&s~=`@5FIM70LFCeTFUZU;i|{
z*Z&dv_k^-@8>hlC;~bk=e2seqSA_XITl+uocd+jM1doEvmHQTL(mNO5|KXL!>(IyV
z;uoLpJ~X+r=Bv|+8~e@{*j3LkjD2m<a$jWE)eqY0$7cVult}9-^8E(tGUq#2F*M#0
z02#RKv0<r;+{O*=IjnoreaaR|EAZtniMn`3?(Vfcj}s5Y)Yi2Ge05s!gD*kGPci6q
zE${wUKUwd`f9U?_x2WZffJ0CE@vtphPICVF@wngY^_tCAT%a`osna6Uw3H5J$5lQR
zjV`?!YV68uc+aBP@Mh=yQkmV6$<z103DWkL2-9y7c>Hue`_>-kV+mV+OVoYbKVQRe
zFZ8g8<^v%tRbO5tf`%1&rA$ur+5h{ovabI7-SX(|d3SSQI~s~v1RwVrN+$04`dB7a
z)~;;kExoNDQk3L<ISlz0_d5SLxV|o5!t0ze<B<xvwO;d!ydO-&y&2(5At<^dZy0=y
zV)5HD%{2U7)-_MIlLB$ERdYfP3oDBFa%h@AHn?Tc5}*6$&u{L!vtRcu*`C%>=*Gxm
z<nrMA{rc^#;&C@XJ3gxae!ZT%bZVH^mVfQ?bsKJ`%|840|KfhTqU%Se{`>Kmzxw&y
z@|=sV;#(urW~#1BTCT-zD94){QCGpYxNzMR>%P)uSJzBjcV*t1|NEro`8>%Mb~+ey
z@HzA25Bf%l#})s0^&j*CyCAYY>GHoU&`u=PV_yY4W*jIyE}Nb{uX5S#h-XuR{WP~c
z>$85hA-3%1(aLl3RWBCah^qX0HT?EOce%{__5b(U{`qkD+e!8L5$ogj!gkdh3+w0N
z(pF1eYvSJ8`mp`^21B;>CLeXKa@kFqvfVcV;+m&NESBqRc_Nu6QzU=AOn$o1<DUJ;
z_N-r_8p+i0G395lHOnfs51^$VS*zEkf%=S~twpVWcE8;=`)=Luw`Hewx8IPfeiK-_
zbE(mvZ@2S7$NcSx_x$nw<>ljT{PKBwtG|~${IL7|zG|JXKb#JAoQ%*u6PcKJ=n7|G
z{+x@4eeTp||L_R9sh3!x)RHCa)N}aM<MZ(sZ&^ICTX$xojQ!s|$;bQNxp2-`^Pd;9
z(_vkM!!b}^%5#`?e-4YvG1XJY`((30GXin1EuYOed~k+IW>DhwuPaLayn6#`@z{Pi
zz`Slp_WHeIhH|1gO+PK8_iX&o{3yV5I`?nYJyvsKqaJq(tU9yd5~w$k+O})a9g7zE
zKZgV#XmR|3uFYcOjH&r}wCqM=`%O;uISI?>*X_Dnc02c+^uGIbzh@pgRV!tf)Dl~8
zkoBDv=XcQJ1vWmJ4C}XBf*m7H&;EBSd%b0T_4ReJZx1l@Z!ycgb>qdw#c%HvpD(@l
z?dS9P_ji@NOgb)Cy{1>vn9XqBLBqvr#(_S^3XTeY4_Y|ACA@vRujRa+_XRxBzd>s-
zk8hZwaJ_bIzpPaI+S&^4c;|iVbxP$A>)$t9UcQu5;h3bPzzKy$(Ef;9TeH)<bvAW?
zHZg4be9roIZ28@%YK&Z;KfP>|&f8G??dI{;E#P5|<90o<hyKpWURP*;yWlYI+qc{A
zmq{Pal>OmremCX3&F7x4Z*O0Zt9ZydyY}17yEC6YpIbi9+NjsyYYE>huf$g^E7a4s
zC%8041<KTUR+N@*(>yAyC^;{2C#doKfu}U}qs5ymD}x<-Hs9N6<ozQw?TF}4^#+Oa
z`+Hv|`f=v$e!I;q=Z3-dm9xxpCmZ~K(9EB6D|7i=ub$WJQJ?qz|Mz?M>py~-uh(v$
zCwx!nwf+A;o8Rtu+_!E|_4~cox82UO{+#&g*Y>()E;FjC*h7|@eg`>c_alKU-&>}U
z-!(I&uX%=T3)Y->>gnD|91BnJc!S3@pNZ{RR3XDwf4nwkrs^Lp<40Y8gdKXG-#_-n
zU^$D3-8$dfPqtp0^|9{nubp349DHK?cy|82ox%_7G<{;{l}ueId!x4M)ym~LlYPxL
z%Gp-k_<B9QU*i0Y8=1a6!iQ$>F+9y#loLEVcgBh9$Id?2GL`##yysEB>&2{7<?n(X
z3)DT#<=g*Z%?_jaECP>zZqeSG#l-X}N`J?LCch5tzu))&-}-b~^tvSy@-`J4qPgEq
zUMFpyH^+0yd6UaNt@BS?|9i2xKkE6pxo<Zfmvin(&ym?Gw#<(s->N4vi&@v#Eiyf7
zc5PSXDv_3eifK>nG79!pRJ85dbm>^d)v4EN!Vj<ind8_0U#USN-NZrRFbkjEkA%q=
z!gl;z5x98StIqE|uix+eesA}O>bHCJ1obbjJ$tKb@{wI;oytD8hnp9#c-gXI`SEE>
zS(fC>KD>JMc4ueJ*E3C)UcK(e62JN!&bbm%yYlR0=DM@V*;ThDF(l0qWNefX)=)oo
zJu+Q(yWwq6cf2g{`^)e5>$h*eS9SW?tZcpLiifSjf{*v<I-d6_*d+0%(lS4P=Y00l
zoPK7j;d`03{?(dyr(^A&wqK8@n@o8u8E(Bf&QHQF@y(@M71x$^E4%mQY&^3hD(~tx
z<MmIodw%bmx_kZMJMoTofp1r<x_CV`bLam2+2H(PgYz4U{&MBnh}EcG+kH>tv4L0p
z>%{vzZV9K|Y1`;Mqj0JjU!BaV`lm{5vu65RR$qN=*Y#;mkI}j!8&&<=rbjA_qvqO~
z^EMVG{kh=GztvlB=Mgqusg&dL^)-#hr-sM9JaqG`z_qsgiesBiLr%4>-0WOr^>)R{
zWoq-6ykI#JByaMiydZhc3srM}&bm*&9aSc?i{q~!JHLPbgK%m4qSWaONjAH;Eq*Gn
z!ehZ4iT_U~`_FkE?b%fG^=kNbP=~7W*%rk)*XF-|VREFx^~lOy3+}MxwX9fv%EyF_
zX{Bm|fY;j0qWc@XmN!0;W01{>V(R#~%+yvkpN$Dr_uiKL`)qdpHrwxaHoH!D@0ZKH
zySrR}j{Um$bvqt)fd@<2q;npu`<he(8m$BMqW<Qbn4oxVb-2E?RmlqL$u{SXoVJiU
z8}#SKN^7ZL@Q%X<hrgU3{;ju9&hk)aJW^rx)@ilE1p%hI-XATT!gJJXriO-Xe6%@T
z`qG5|p@&XeNaeOJ7H@yCsk_Q#8F;@iL*p-Djj#V!)vvw6(D;N?;n?KujJgdBECP>9
zrJ2`=ua}PEg6-*LV4BFGa7_83vN4N-fI6ei<HAcO+h<NavcrF}x_{qxCa-1&7Vwr?
z1||X636m`hERWP0B>LU9RD4#w*6se-GY`BiJcEbPj6a7bJ<AhxYWlAnr*4G{TR;=`
zKJjPzzdpKHF$uKIn}J2jx#4?#vPH1>FAjxcm(zu#SQ?k99yo0=>t(d?<6Ad+jn^*z
zs0!Ku4BnFa{y*q!yDy;A81B1m5n%Fl25n^yW-niyy0^k)8q~wb1QX1^9^1HVS&5)S
z&+^l9TiBR<eHjep=KqY;2c47$J-^R^feCj0Knnv)mQsVndd}#RK5N85XSX|oP9Fq$
zx3NmVq31f}JVH}Jho0*#YbR*#kk)<P?Vb$ts|;gVaK21-)++f%(DG5ce?O9EmtKop
zn|piPLM^AB_CrTp1sWWbITVg94*d2fLSL>|c_;V;gasQ}D*l^KGv9i({eZiCZA!P^
zt`(*4@7>MY^>SIjRE1;CiI0>x92N+IcBwCp@#@KDFMYej59<CUQyJd>-xAeU7V6Ak
z7{{x-u9bl$$Q=|QlYiXJh(xjFhVR~udsgb!F)6$CYyge0fBF9B^ZESO>vpe;ExVbz
z?SxYImMF=2AAjUJb_$q3-n|yK7NEhQ7qkJqN&D2Xs*e>GL0s?@z~TJhAiMmQ$$nNR
zkM+rBZ$59g8?-lAFJy1+?{6I+4H$N^F@cVjO0wC-8=)^ZS5XzVhnk@=i&J1(oUY-z
zb_SLpS5WUuM(B~(rylK%aW+!^&}5&?v0-)<C}q@wI)$gFUs7afv;rMu&8$-=^dN4^
z_xJbj|N8n`d~E<k0|Uz|pN8-Ca~XqcoH-PZNjJ^(QebGT5`2&<)0?wV;=0}|q30^#
zwAtV=i}S-j|IMWt(Gg4?A2%%7!N(-vp~@I{?BW@tgaZtd&F?HfIa%FZdjfb{vjRgS
zo4|$N-5%@M8kTkK5_0GP9SG^n!1NWI@MoO8z38JdB#DB2xMFI9_+xO}t?YL0!mfuI
zn*(O-;9wHSU;%AvKjmn6?pf}|2x#&LWv3A52gl{>w}4jP$>x^5TDd&x{5)IG#_6oB
z97iflTXu>u39QftY2I`2^U<4obfvr@K6ZG_A+YS8#kDIT@l5TqWiw)HJ|0~+$^2f$
z;joxO*CQ3R6N9Z-6a>UUS|>evE<Ag?D^ilZ_rEvU*Y~UXhnwm1XMTGdnX#}{E37Sj
zkCKvJ0|SecD<~md>iC%P2Yk)~1Jg-?2Y=`DlxO)OjvaVV4@#KQT#kn4{9eKRB<0><
zfF=9I?f!Xl&)TxGCoQ0C1wJFdQ^27|-Epp!B17XO7J<iG`FW01ynS<m6D$eZQ9enb
zLBhYus?>=AblSl22B$w;ns*6VuRP8({SheW92Tr&;Rs%@9mnNw$atiptJnFm!i5}`
z4?WlOK0er(_GU?(wR;idAkoL1AO7Xr6leK>&WN>o<Djj;z-at9HRiX0L(lbdeRDw8
zDNN8|y!Zd)r{&+Ca3~y`oa}#Apus_qG49w_e$KL>^>bw{!MRo;lBs2-`sw+%CM!2c
z`1jeGI)j`Sag1U1_M=S`A*Tv}iVp{8PK9IAU9(RqFf?A{cp$kxw?^Su_G33aNGb#!
zoWaZJTBz~$_4W0$a#Gj3_8bRmZ?xc0IF`Nmgx{;Jh05aK47a42A@SAA4a{pf+z;sU
z_B{R~b)>@LSqv*9he<<&T;9Kmb!;KiXKOu?ye_X=7IeNh@+Al8(1c}*2af+(W>~6c
zB~{Y2!a2~zGRa2VxyjE#L7t^)_JpU4-Fx4&ChhrnW~CtbID$o>!Ia1D?~Vy;n5M6F
zouYh9I^R00g@NUi0EgUpR%rHt#9vCUgK3}Ok&0_;ysH%_Br_dNw6}bh6}v0!wD`?k
zCM{0jpaKU&A7{yn3kT!sem)hmU6U%;CUO3w!oqBU6H<(8tK}?<Qm)OKJL_B7n;REF
zC*I8Zb^&~H1tdPqnP#modwuP!n%|rkyTZCTzWWF~u9TMj!p<a+5yezxsc>xewLc{?
zpc6yVI6wS5wdUolO%LyB%el5FADdnD;zA~egTi^18w~2_uPx078TrY(;d^*p?(FUJ
zerouglRQ5=^(8+jq&iq;oN;0CC<8~0M+?LI^)4HNGr2efmd#^QzQ6(!E)=+s_vO~X
z$t;lMc|wTsUVP*xvE1It3`sVAv!<{@#2X;N11btQ92pGdn1rT-*hs<+3@ndS8YKEB
ztEGaf8IK7JyDzG7%wGi#u?1;Nd-i9!xgYBhcIZjJ(*Qogzd`)~n?(;R$Q1%7ltA`w
zk;?6BW=OK(>zcv{ItGQ6WyYB$2RKX^!ST3C?ZEHVSt%(eI2n&r`0;p}gEGqoY29Q{
zd@!(V@@V)TF1FTf_G5(xiT-A#R7?l10-emmBsLwKc@RDVIUPxl2P0$IV&6u=3?^_Y
z4e@RG9)9)2i3!3?9UtdNOv(e9o4_n{3}QgaM27e4b)tIBj)TI5-SreGOeQcf`J@FU
zu*?FTD#E}ND*WJYsHu_BlNN>~8}+s&(x6CV<B>@C`|B$+3)mJ1g<zJ7`qWb~CT4C-
z9UmnUgG3<W5YK_U>Y%{Gc%(wYD+YRkDaay-`2rmi8Io+=W{7}dOTm+=<)^CW{9TZc
z4+Dj~s{6h*ppd`Yv;}l|!h!!B8yNYVA;F3@+&mZ=)r>U_n0&#OG_K<O@Nborq-2p3
zgW)`3=S#exNNf3N$Ods&H^}K1v$k0BF?D>j&<J9~aQXr+rjCzV35A*%G73m~8bt&Y
z&giqcE#L$NkV1ed<GuJ$Wo2j3evRTJk6oZd(ZE|E!3>t3;L5aT|E3JnTQZ>1Pew$O
z8I)tVI1FZb;*UIqGyR5;fQwW)@LRh(Z1LGb=+W|E{~!f915>DgLr*wkw>LO6QDl(y
zENNg!tRoO!ISq#;Ai=34^x*GQ*VPxFfy%_k3p^x2{t0quIO)UH;~)%n!-6cPJ^NR=
zxwXv^aOin{WI_qZa|f2q&dchz|7W29R>QzFQ|Z8O?cisNHW~^!^c?4yya*}|G7rj3
z<WM+vIN*^KD8`V41>gr`X@F!rg(@C(f=}c1G;4&U9308^217f(z+2M5FnOkkM57ug
zmozwBWvQqS?d{>QRBVtq->LW#oHEK5r}99g#X!Z|qN^Fj(90?yCt8C830m$rh_VPg
z4n6QF2;@ps_ap1kR5*~gh34VUu=}DB^^?4WK|;gV*Vpw~br(X?JwxLMmWuk;^rKUM
zDm6%)pKkk-mqp>i5tbVa%R77huY*!z$_$40>v^R6m$@r7Nc6Y#pAl$aV7cVnaMGtL
z$I%-c^$IqO_u?N$7N+jwP&oEE)xV0Fk;BB0@z9@HH-41Jg0e~*DD*dc%&1af>iFpK
z;{*>h%pnCED27(dV@TRlmG%TVMj)~-sP-D{|8k>g8c0inLj}{G{f9O`I#na+(DVHC
zyf17_0vSn6ISrSO99#Yx<W3`>hVS8Rz3!KlK{fLs_cRU%2Bw#a2U65*w=GZwsZbCA
zo!$x>>xc)9b!<}K+sME&YX(DNoo`OfE<RA*aG0f{KJ`Y0iLDUhkqVWX6hwayYyblz
zM~FXzVVtdT5!h7_S3{XfDE2zch$j?iW(P8p9$zj6xl>Z@z;Ert#}>atbSoJezX&84
zO_qzkAOun&z~SHUJ-i|;W~M$<$H$tRlkYh&fX=5f*so@07Yn-6XF?*=p8ZBSHnZe9
z8Io*-?2MdI3KozDR;f2gte+=o364q>SyX#r+4g0ofG+s3ZAOk3g#*8}Syc2+sxls_
z&^zn3T!Eo6P2~Wa#o3I~U!XWv_zeoX`)ywqm@##HytQK@Hz+l{0u`KdJu?KrMKq=%
z6MUIkR=RG!4K0Hzwm3oC&;l6-jQ8Ss+5AdZf{xnl)y&{vQ8+NY5L!Wk!`xxBfJ2XY
z_tKZ@EJ1z_={?`x-@pI&<@NRPr=q<-Bl}SRGyx@L59$jT3Qh<I_gRjIWEG1#&!{iH
zIs2Xy1CziBZpM4@l^a$5u9(J<v?nSlhM$q+h~I(gqqPSsj%Pdj%&5=3a{^QqGBBM4
zm9#qbS^j+tNj8?>uJAB&{ONbNp#5&)1KIU;6$Ud`!onEiOiV7Y(v9JFnh#pX{S`<w
zzx8V7L}qYHWRm)U-`bVZ7n)K)E$WAUYXuq({O5R){UfIMY^t!jUx|HW&Bvp;e|~&?
zcfaDeq#7tfp`JvVp>tSJ!CorAY*}wi)z??4w$<NK(!cWDn5YKwA~eGxC1FFs2@?Er
z$zgladhUj<W{y3xdDop7&|z^5OadNl4DZ*c><G?AJw=R7?_wL%A9z1b#kt{oxY3=J
zrj_u+=NOMv=p;9s^wE*fWC8n33Y0aQ8-ruBI24WrCv!<LF>-t`>N8{G_}qQ0AJTK2
zz{7Yi{$#=OYe)kxA9{=-1tTP>&gx-E+H;b}uUv6L8dJrw%Q>>Q*bs$_0BFo-j)^8W
zlR$?HgP|Pfe8Fepz4DOJ0|iN@J^Lp;^jmvU*r7)~pE-&F6b}qZHn##A;!WzHqai6A
zAO3l@S#MQCI}OcXW+$t1D<sJ^bAI@jWl*rno0suOMV61FvjPLCH++mCvF_rJiI9<+
zNs0%4YfHYnG7IUPy?Ll9ce0>EkNM1lFZEb1`7oTXn6=jVHZ(3l(TddOg=EZR^RF2{
zpgDt6P{GGm@k7XL3&tZAkJJ`03N$pRH%RoGi9I0XU;W1!&W!lo2|5qZVMaXuxJ#V_
zt*t?hRk)zTBJlWZQsyttMjp`Q-2o31NFNF8BLy+0j*k%r|Lm)uGp4$3Y<*pocBH{l
zDPd32xyS=^HpehBKbuqR&}7MeWR7U@ImsRkt!1lcxU!z<cqq00!?pPHR`1VzJmcek
zb!PBY+xWFdnbQ20=D(l$ZvXdncX^l?Ij(>X3+#FH;o)K5@9*v&W?KjyURZFBWk=mr
zNsG&>&J2e0dNd<ASQHv0_&+oLX#KbtqUMO=fv?(p<!QbC42E*|+14;H3H+GNApY1O
zydhq~z6xA?I><1^?0-~{e(eY70>az_TnY?~M=E@47P$AzrQO(&Xe!z52=*oe(^sVf
zUsuO1nW=8d)ba6(&Y>!W3vHYqQugpl&tD5R3shS)nz=C;-aE!~u1s-)5#y1HQ`Zu6
z!GQ>AI&M{&uts9ON#>-VZ#JJlqdvbTY1ynSt;;Ke)i)nt;=WS!zDLv{;nS0oX@7ov
ze0JXczsX$daz2TZ`(MA`|3B}E`rBJuKg+kw^AvRGX`k7gwI%V-3rJ=z<S6*tb$D*%
zW8oFu687(QJU)}TeD1X;dHl9t0*c@5e17Zvo*$38)86m>ZkE6AXIirzX!Ry&wb0q9
z?6sl4cAcB?f;}Sl&W^&gdzH`s9=8!z_cPgi#;E)6u4590NiH>?<g|bM`~CjxdHer4
z&t|5}{ccbS`~9d}|IO>k_v-)GZocHDJ#(V6`>a;6s1xhnu3o=y)$L8!Vv2oVD}&C?
zyZbC<(KXcu3I502`wi;8fGgcb3zi*qM<1SB^O5t4Yma>K8N+8i#^(&Y_4jUhd1<Nl
z)!6)fKcA(2zgup;*uCEjw5)Z$<&z1{Ir5!*p3kd3cc<)j?zh)MmxZooWv}16t@7K=
z^tb!lc_fp*-Ok@%-&6m%*L)UelWyJJ&f`B`MDJ^={eJg)Ox4S!&*qljGwjyiS8<ws
zMPR@7x*dn!Y`q@$ZQ%(=cG(or6pwP^pV#a6&kB#P-Rid4#GWT<Po-PsZx->#2Hgks
zd*t_m8d44le2nYj3wIc2*D#feJ~qEo(0sG-xa{mZUmMxwGW2%6P%6Gx`8?7v?jGno
zkm4hP?h%Q#f4^S;@7!Z9_Vr%Q=Cfy-`RzI+)=%6&x8hOfvn7-LjQnlCP6<qNTGJ-c
z@4D~nv!_Wi$EIP8VGqBa-CI7l%h%n=*>cg1m!tOk-SV{8Yqy($Cg66yTD4lL<Kx%s
z@%L^1{doMXr}C%dv;6&kubnYGE_1Bb-a92`JzJ2<|5ow14bLa;E`6QG#wT+_L2B*$
zxplu@K3h6HZqw_C+^tv7EO2bjQMqsG+B4Ox{$Z=Q*^T37w{w!k;wlnn7p=dx++Tk4
zgC_1<9G_P%pO^J~ZvDTXy>`pn`Gqu2NmV>(WIuB~zCKs^QgqJ7*1z+DK5Xp+jqq#K
z#(d7-`E=T|4Tt%RgZ(U1C(EfF<G1}X;qT>z&g`?R_C0Kqp2cf+W5LBb(2~`i-|toD
zcI~oTe}-k_#TqMnyNVA9)hdoRxj{p<mOmaedneB=y%zcH^`?cVLw@}EeEuwGovE?>
zm1~jdvWs~brprFGvj27?`Pr=ObsIBZg3gP1d3X2rxyv;&U!BqlIM)0|`?mI5(BA(3
z|I&-jX*={>m$bMH8is(@qb|x5=1APH|Nr;wQStbkqc=cHyTc+9S&fg11e<W3Sh_O4
z?&njp(qC^jpEqllud8_Z8I)*5H+iiEomV*9H+cWgXS3H{2%dbSgemi!<#Ut#y<ewY
zybs#_`10oF<$rrFy$0ESX=kaeKt%rDuW!Dq=xpf+Ngw?6_3Nj0CgZavlmG5JcJW8I
z?zRZcuW?RsH<^T<`P+PK`P;*?{oi_ytw%OLyK?>6?0h@r#<k1VFr|u{T${3V184#^
zf4A`uy}SSS{eHLk_o{0ui&T45rM8;8F4y1vW)oZbvHP{(?_O%|4qWUu^XatcbJrLz
zFn3F)&$(Fh<)ZsH#*^9W_om60?5JJsasRab{v7+_|9`*Ve!uc=(P`af;p^kR-G8*K
zoiF)#-`4-v(?8dw#iYM^I{j9D>gB`SvdlBmW@Tpm;yxsMd&kRVv%O-ntsD;|bbMr}
zC}{<ikdPYvglOZgu8&Wr$KUJPc1rDF?U#%0xAj5WZ^IhA7g%oG`tg`_^uZk`)n?z|
zD5@+@iV-ZF>poqh_HnPdmwe!q@TAa3zJkY>DLuBDz3!`LhL_E{O{cV;)&KuJU({uK
zOi|}wWy4jbFN|j$cRi#!MYQ(1jL>YM0A0byx7HuKHnYIhMRacXl!!$Uk0RE7I<w<h
zU`uSyyvk>iza?EyU5`lSUEJ~6{C-U`=-SCud@pzWd2avT&|7C?%io@Afraf-LN|I%
zr!V_=N_%}o^vY1N0_*>OKKFKgI{8d%!}dpA+P5-x3IAGkY~Qa}tE10V1zg&mA0IvC
zTwzJspQqE~&)g|KpZoXW&*$^E*Z%wUTL1S3$K#TpbdG&BaJnh~NmX`Zz_w;C-c#SI
zRxGl8eQ?5&%{42-&f0dIEXr9DR-7iwZa8mh$k+3My=K@;qTbx?F$J%Th0X~zm)|X&
z-s>}cyRZ4(D_minai;3W_W$|hz1XR+Ynisu>KB{#Ej#u2cK-goJ3pP$K6}Ra{GBBd
z;lI9yMdzlT-|D?$huXsRT_1#wcg4Im_F~=td|tKGnzKu9XgBS9GRb>eM9=D|U6+nt
z{c=ig>CEi;Lf5jUCdD{afzE!tAH3_&Ded(+|Np*RK3{6-^K9PU&ce5$lI%|f3)EXw
z8QS?|Z>=a#6MQUm=F!58-Ewg?e?A^Jb9O8Xm@F_gAim_H>siojdxGB5?XPWi9oa2c
zaiVVO#5&i*spt1}6@Hw!cZ%f#lfTLRw%Z)pI^>qTU~FgkDO-LgaogRp+q3>|bLhFw
zlUl_5(LmX9@&*NP&+3Fj!|QN1kD4VDSYBxzQ(aVkBeA`{VNTVnmD0BI+JTE+tPGku
zHEgw-;PX{w)4K~frCraf=JnbCtI)osnxL8{vNg}IM|*8_`uwSKYd+t&IxBAfGLs)!
ztk15vyFOF7q<Sq{Nb>rvIWNjSd-Y`g*W=wC)Z=~O<-;S3`|YxJdwkK#jg7y2|Lop>
zKF`;F{or)y$6<bZouzfxoqDou^@`Tlzh2mM>1(XlKJTyB5A&ufOfk2O2-p(g6en1J
zGid4;)l;WuFZy(9$%*7yyKe6{VtBIs>bdXQO855H*GtPz_YL)TSou%r-BaJK>?P0Q
z_&ujIF34f}8-20#=M*EiDO~#hFWU5W7S26+eb*O*%$cdvHrjhv9Ze|S%AWOe_QdW&
z314ijr3LGf_Uzme!Rarm8O*pXD|DCY9udz_(BT*tB_9_Vu3NF`oRYTGx{TGo=UqCl
z8Z%q?v5=)!+qElJcdajrZVgx5^l4dAs@3DSK^s?hew45KanNnQ_W7RjH#a`Yr=OlJ
z{CHNh>t&T)A+i6?S-;oOb$_gVcW3SIZ~s3SE$#4r@RG58)}>pe|DrYDTj>R88?NKn
ztG#SFJF8ITI*pmt0ZN8?55w2aEjp!H)?3A}NaWWkcFW3j%k<6(U0l_#F!4@I@U<gr
zHlNEfW<1p|f8rnLxP;yXuNSt+9ng3h%OCZH!Nuv$Ri*;|m8&`nQ*~GDYx>Oocg@Sj
z4!H&mZzujUuP*M8Xb%iCbhSOO5Ly#_a%p%SK5xy@sBBLKO+&l9I~LjsDtAOe*IrXO
zP*N5#vC#Fz>7(F2oN}esGd0IG#yk8Xc5QjK>|BqwY2EzVZyVE(fR<Za`ttaA|8}M5
zK=;s+>**r0;Tv~+TIR8K(VTZWJ6l{+rM7vWU)L&eJ!(pq{z27=+KJ0NHr?C0P9#4x
zBHXJsHTX$nlkXwFMc#L=l&Cm7Kc204Y--y29G0cCy$if=yyV&0vUQf6g2ty+>{3-5
z0`DD(eiR(~In`Tq!|E-aavCpmcCMQ6+|WpG_lp$`S~pj#IZa!Z^}Fi9A|H<MkN0GC
z3*5D1%G!;LkA%7l-f`Bs8Ewj{vMzMbdE1g8N4wOZ6Y5`V|Ni;=?RNgPa+C02*1wz9
z>{gxc*t5MwY(8?CZrr%!$PNcD39lWY!jptDS4pf}780|!Y)w#)b>X9)N5@Vo9aCMR
zx<Ylq)S$PQ_QZ+=UyRus=Do;u{=|w>%{_U!Li0d7$Zc1zJ+bYam$uP+r7J=og_bBL
z-4Ttw{4;y0{Az|<pv7OG4l^>d-MHRsD)w-?$7RVUr#63F7q5F{htj@PJ?mHO4w_%u
z7Jo6?^>ygdxKhR`ybHeF|Nn2hh~e}dV$rqnX2B-0$sP(?w-4TQdEa~e_v6o1X?K3+
zRtoNURyXm)^ibD${^k&$0AK#NFZrocG^WP#2S1s<F0V;Cn7{7}gSYGZFANJ}da`|b
zb*()=>|WNf>)OggO{ey(aCh#x-fUD1?nFYWxg`z?mWJ<I7Cq1?4Rc*5@^z|(oKZ@L
zXvtH-YhH%yUOo4EUV8P$+zY3bj+rhOR@2H^c73|-&nJ_=#gtZxL@EU&1<Vf=EwGii
zV7*?oX^R`DifQfpU9Z<|ZoRKk1Uk~^c+h9T$6m(ouCJf(D;svSm@|a4ZmsXt)2bCy
z=dEdHzqMbEMI$Tj=BdknML&jT?f<se_*9nF@ipIfXbUfh%3jwn``mo(Rcp<vzGQq}
zU;lUYm#R&lHa~u+*uLtZ_NTQO+t0mz{WZ;sZ-Ggvsp|z%&v2H?>#^lq`Lp>f9x(jg
zyQi!0raymRl#t~0X0GW+4H6Hr?5_X0YZlkHmyWH~7E5$Gk7coiEL(Xxe~RZqpSG9F
zX0J;ray|Z4jp^t5I=)vI1s*3(@%+sF*gYRyLU%YfybhOncSdTyL+p_q*6DM<?mgCZ
zVdaEb)zh~eUb15IxzyEJyQ;tMSe>BPs1~?#*_Jd{hSSPbLd&(}maX{KA*d{+y8gW8
zsWnZB>okM31J~}$5^~!8cH3-UW4(MY!E3+nWUmm>oqnKD^r7m!t@?Alr)!kHzOZZ4
z9Lej<oVGd>3NHQ3oV&Q}eUDyzJIksgC8-BDe>$(B8owy&&Xpr!ny0!Nyw-$<CB~Z^
zgslbGq5poh@ycd4UM*SC3*S%0=RT90FsI~_=d%`JKaJ9>8yWZdM}NEM%+P6D8}Iu5
z)NDB`nbIqPON&o=9e;m$x&O+5xpu4BO}%!8b(P9pzOpr4^iS}SsGCApXZ0n&h-j<v
z_#INL6!-G~FUf#ujdDIbayB=L0%BV}as9b^Y^})SPxe3ex|DBC$`yJowO@|cP|i)V
z4trPd`^{(a^?wr2_iFE2t=72l$D{7s-^;HretBlorA4Yip&ILEd0afq#F;C4;nJ;`
z!cC{XzSP;nwSA>Wl<ur&p)Oa>st2yxlERto>Sx-|Qd#Wl`c|a%nsd*m@B6!VyWD-V
z`TV^*0;WIrE!ySfE}p!%@2qR}Y4-3dF|UIj+U-4e*0m#hQv*lyj^bNS-!EMs(<aCD
za$%Pd%NGalvwQ2~_)SV4UUKIB{;#z5K4<n-A&qnu#&zwMr`!U(sw-#h+T{O)9dy!p
zb5hkQql@PoxcGKGR$SZL)m<o&h^^96h%}Uw=hbd-crAG0FzeF0s~u)7`eSu3;Gf@*
zPmiTmdF?;I#C_xF3&vA>KA+3xzP|G1!p?o~ja*|AcYJ#FIllJmRNb=c5sc>3Jr{*9
zpSs`7_vq&kfxwl?rxvYnf1D)aHq!)K&sE{r<J%3QTLPK7KJ7OCYsIyYDd*IYfLun=
zkl@R^_lH(5*z<D6G0^7B{YxG*tx|q4YxTAD|5pbraM{)M@?}P|@YSiAub#FFs-6g4
z5|AC>XwO-Z8vBCL!FHDQqrm>1T^8**$5x+}+P<ca?TE(JX}kV{mblKV`}H#IW9jQ_
zYj2+4@`c%Il5;bpyb<YTNZOMjmTJFKX@N<>Rmp&sJ$pRocz3Md_v_XF8~!^VOj~f>
zu<O&e6UzNJ9yPD)Sh#QbqV}rwJG*x6v|@g0D)VKRb?C+N<4#xHkIROnth*%@#ch;i
z)3b)9`=7#z|0e^TVv>UDgK}5iK7Tc%alSmGT-uMq;=K>p_Zu*MX>*vxBJeo#R%_^1
zLnbTp^)I%rTCn<GgVK}Ut>^9k-&wZSJT%4s<(pNr)_eWel37uF|Ey`bTg+o^p>>;o
zeib|Zb>4bQwaUNy`W!Dv37wdnzcg$A9s{4L^8Ch!>a-8?*Cn#N;B7SFR5*5d3-{_K
zhs7+Q*4g5cPt*2@>FQfp8o$e5S+sD<Dv6KxV=K;I`MG4DUF3qAUf-p^x4V6F^giZu
z^?&6I!EePp_CHz$7nrkLQfZLzzpS^0i|N0@g7OWox7M$!+4twu>Dl3Nl}q1Ee0|M~
zJL%5+0=Xk|{=Yj^z3iO&*RP>nAFr_F-}~{=VDVG?%Qie&mYYAxeE=6=Tf`WTRAf&~
zjp4X5qk(JV%2&JM{x2)Py8BVS={&Vp1s#R;e<}r(|Lx{}KhtXdmFw*i`rG&))hB*y
zjsN(w_3eav0vVu%{+r5Q%vpDD<-K*WyPqtcV^zQA^N}j^vftm{Do;-Sr6lCg^E=v<
z-@F-*F%CWIubHdXZ(cNKv3tMS|6kYlPl|ocDjt)-XZb{6w_WJJdkM|FlVY{GPwO)t
z*|Goarvl>_`*(ksxAL=RZEeTLq~8kv#M9z`h|Z6{!S|Av@kqrcy9f6q|DLmce?#k*
zrrBKHIhD_5zFob^&*r1c=HqhJGx}t$m+c6-Hl>)Uqp+U&*~7F8_2mz3gP%|S^-JLK
z(Ql4_^v~@3pl!E*gX|?~(DLqD1^%R%moL4%<FnUpJ!5>{X0ndA*tB|(ZfSzL*;wT2
zek2y3RGmI!vcKI;n;#FFpY8ko&N%sapXuuL`*ulM6eMWI{<&BE-ZVV6bSmhQh%>8J
zuZxm;Jg@qlA*f^i_f64h-Sj&Zpq;gnhDj|uANN`J-21%eZrSabhxx3}+^PM3_uFSL
z*Z9n(Q+@vb`+L^tv`+Hz;-o(xkIS21kFVeB%Q!!=O)^Jn$2IfYIh#!*ew$v8N!HHV
z|MgmQSr6!hyf=Hl-%C5CxqQp~>Q^h5p8;*-y>63rMI-vdYtRVK?VQcNq540*UXOok
z({J;sqgMZ`Qnyahw)=I}yWeFln|W-{mrLHy<`kdXSbWananHBApk1_EBCB35{kgNr
z;Vh@ZvA+|E2q(S0UxGHj-}if#<?}h0YyN({p4Mx6%^<$!W9!c!kNe+V|FT`_;PbiV
zah^W;Td#&KHB|BIw|LZX>1L++yd$fEc7{Iic@*cne!(P-Yu`hb_<nwQ|JOes<Fg?`
zkMln8n%}vw=kK@M-+oIyzgvD^SJeA<?f1KDSA<`lr8>`a-jUB27CN8366~Lwx8ot(
z=FjJ>XS0gOTzKdF_Sx)wGtkkB_In<HPMLh1Q41Q;3*8l8@sQQJ{QJARXD9pHWhy@e
zjr-Kjopw!Eu<qT?=d-4U$IYC-nn@UC?9upYNbuF%<sF6fS1NZ%et~ECBNZEK1^#ny
z*8kIWUO%V(OB+Mdo>dalcZ7sQH-&_rRc#TCoc1B6@TlnCBRiDttX{LJ3p8qY_Ez@#
z+~=WRcE|6p3+u_>^YK{N5&QptKAQ=>S9&aTUTELvv*z=Eem-x%_CQ!l+|j!topo<E
z9)I&oWa0D=*Pg2``#QnlvF5JzE4B(ho)!Ll_xC%+{@SlrZ#~$|KD(LE>cp3~x38x$
z_!u4)*|zDoSaeR}@hKnfmtK$U^$x!NV^(`u4O3Ob(srM(>rxvezJFh9bBE{Gd%ZpB
zuWEwg<&*Z@u<Q8WdQ-ga=yUOH&Q+kbjiEi>3j9(gE56u<8^$!19hWW7*(hNTIupQa
z$E_uvlf70x_F|o%x9jDb>tENs`1}3-eT};@N;f(`-p<>7maE|UmkAD<FN7X=DTdG5
zdFk#{y>(y8ug`gLKXduqoLRetAHQC|f1l_F->s_CA`W$}4UezA>h>YF`q#_lxhZ?n
z&(C{yEjr(|XZykX3LPK+NZRt7Hyf@57mtd^4(~Njm0rHb%-!y(>9Rd$KU)94F=Aqg
zn(Q#U=KKzC?foB*N&C*XtM#hM-}zMRGH98v;1$a^)0VCD=J6KUz09P<_3-{*uU22W
zF47og`Ux~H`|s_M9hWYON9Sz3^jytvPDa|yR55AB|1TEzzxfUtbXK1Dwq>u~nio43
zeSE!UbDytvdD5M?3k{!Z)<-PxsHxQY)WRwJCbD$tI_=bXCn{e5<=~SxJ2R*7nB=#L
zhMJ|(+w-=GIaa3D*7{2dS?yoH?N-+6o9!M?pMU$>02%~06_2Y(Y(Dx*@!TP9{T$HM
z3%^T$?ym8gZ~yg5@Y_A7=3IDQ^2Nzq#ES3Z0cQRi$^u%qmiutlu9xdQvBUl;{&-wa
z$dnt^qkSo+PV7$SN6;aapfTv)u0r(%cYkl2yJNkKe^ShPmfwFqpZ~9TOn?8MqS;RO
zB1}uw8|F$}kFe_3yZE+i>(tqyNwJyF{d#u4s7qdUJwmGZqN}(m=qSeK{+ACAg2tJS
z-jmMX(<qU@^uB`C>HE9O^R0Io2~Jt6z_?}?tJa0(`=@d)<Y6_H6`pVx)Uf!!zTE({
z^WpFIJeE6$Cx3eS>a~`XMbQ(F->Elad>?1j{OsMNeMRL7X!ox6nfVouIDbq2Z1}f+
zQS;Y~j>7s=D4Fql^|45&^?Q6)9@IZ0^`SXlqH)8$$`AX&RY9+?L(g>4v}_%txS3M#
zf{tZt9(%w4f8FMrX|t#5e7#eA{^p7$=VpMm#%@cPb#4>rsKcdRZ+>k!x69iHv_pBG
z`FX8la}6dx`1S2}zH~@#x#p+adArxH<?&D1^KHLVh)nLnR<TWwejgQ&-%`q!;yw3a
z_|p2nfzw*$j=eCh(s-owQ0UaD2>~wAk;1F0?h6^}&CbrTb(vN7>t*kv&s8Ua<AfVb
zzTUdMXRG^@v}Kuxp!MU2`46V#&iQmp=I4~_Gd|sVApURjX%2x5&_!WtM|O03@ktmg
z5RsHIPU{hM6*Ac>@)&ejgst$qx`o<8D??I3^*|oVJ@RQ$x8A0eM~}-@=bTg*NeuVe
z8#Fs~!&=p(nDk4kd$iB5maqA6(9BEAamRVP-wMZ~AF2l&{W)do!donxW@gW?`P5mf
zJNL*&rR%?XYMj?!*3JiA-6L4!dLfi`|I(zGtCzkqxSy4coUo%jQl{f$m_d~`|IGH;
z2gBShJoy0iNWpvGo5wWQ^BPLNtN!!nTASixhXtmfOS=Rf%h&x_So?n4EzRX~l334A
z4UdbgN{!Gxy5m`ZO4Z_CGoxAI&pSfj*527s`0f42$H#A<*glKp=cdzo*}?r^7dYI%
zKC^hPWL~F4c)e@N)hUneE%g?ky=l!(RhF+09G}nV?79BW{rpvBi`Q#5OWF3XWjAb>
zuiIg(S9n6P-6W#rT)}J6YN3}xuXP0<Pjy!}*|6x#{hH6cKR+Iqe{0k65gZ?94xcT_
zHqOZU18(ExJ%bfGM=Ex_|M)ptx~+$)@tVQ~wWB-EwP-(j-O|In`qaZJ`R&%{*RJ2q
z_4=K$(3!3t?V`8m-k6!)15LXJcbq=ov%2e7-tM<)u6wysHMy#8WiG#|^+s#c(vID;
zE=`^~FD~wiFYBI?V>kBN$IQQMnJC(PIs4L;kSTteC(Q4bOxAU~9<%%Py4^XU<>u?{
z)}ML>I<n*Cot>NCzB^K}l_R(K@#nv<Sf<=vuqelO?%VQxiqg4zzh2{IE4s=3Zfe=p
zBR}}<|0FEFKQ;ZBb=jK??$1-rk5v4#HRU(IY^b>$)bcDemVdWb^R~s)t%}DE*Y?l9
zf6E|6gkuX^qnYNhXs#g9)1`XR6O+RkRxeFX`MKvDPrsDusWVou*O&!G))kigy(?MB
zS>t+WdQ{fRRr609&HvpKw-?muuP%!T-7|GvOzyjBJtxy=t38l=@S<mj+>ag0csOJQ
zFI2w+ZQ1^P!Q<jb&~o;J4ccoqG<_8<pBD3NmCiBH(H1w^wL3m;d)QmKV`g7wC*BBY
zkjUp<)x+7C#^K@N9pLSt?e#WJw;VL&&%-GiemSruG(7fdo!iuFv7)u*DUR-(cE8^k
z8^7Ih`BuC6sTl!@JHEZWefy^Bqp7dtAa`3x?Cswd=WE`wGBk7D^?T0GPaZy7@<Pt}
z7c9UY)&5_ff6C0SGPmPn!TrPkvkp%PRJb6;BJg;v<5WY%35^Y_Pp#K_R#iLmo^bu!
zt=Df!G04|^XuN319(n^b36Z<BSXTYQL`K={2^R83DIGWS_y2w4^Xp#e_1JXo{V!!7
ztzuuW@k-5+AD|hhUteFRgW7PvXW4(}+RAgA>la7T9r<{<yk&pO#qSxH+O1sQKl>+I
z^STkVvG5}whl|pJ;$PKoHny)#dp~Q@1EH&39jkq37#zGN5%Bfvr)7)stjyo#F^K41
ze|=8n($$dS2OAFaZGL{K^i9H%4#97)t<okwJ+ouc*Q$sQ|9-!}ZN*ikUS%tlbZ35%
zTpk<TdVa&W9Qh;v553{u|L8OKZN<Hc4HC!MK})>%rumq1PAR*$GI)8ARn^ZX(Ei5O
zZ#kRKrk(%#`tO6QvsS%dT`-&L_tiz2aaRp8a`r`?3AAHNx-&n62=f^lWdt00eoJc-
z>bE>*7HDwb<4`#Ew|7eWY{&n1Tfh6v^?&u+xkvmq`^WtTzYned@#j#PM?S}vCW-6X
z+dw;Eqfg!pt<;lx;W=4Na_=>t_gv*y*F`7y=QgHh7bKr~B<Rrd`?d*wi!)da*M;l9
z-Ti*wvv<4Sn?>ht4b_u;zvuJ0XBXY&P2+37hF<-;de_!f9<S$KSf%my9`D+w=v79s
ztHW5PZB4p3sW5NPN4L$F{j6us&f9hJ%d4xaRbzkVEMgIO{IBig;j;_ieMiM(-EW(J
z#LuXG7+zDCXuZUoMd0y&g#{huyUX6bVQ%f#-?zilP;cX&@As-_gAVMLDLf+h?3DKU
zE$e5k3U%)JJ#mWd7YEn+_d6c<)iqzx)&zB!ik}ebZq*A^JelZz=9qMTj`CyaoDGg@
zhWDcSS|q+JcT0SKJgrFo$d3J`1p0vdhW}3M@1G&;Z*$S+&xga$KA*QYkKI*bSp9D2
z@?MqKJv)Ra2)W4D|JnF=PF(YrU$0ir1|4v&v**L1rIDb?rr-0DIPYJNt3JDC>$RwF
z{XyMdt<<+JpI3EiPW`{1&vrcSGhXc0YvkO<W2ip2WK!+*jn|59WiFqoKCj}CkNMq_
zw8_3^hIe<BZWhei+kA8H<jBV{#b-^QeY>4+4w_1hOq-edCSCOEI-Be3YI$U>uGD-!
zYyR!dZ_pwIKijV%pU)Vdzwvd==5tnQE0<0)vaSBMrTVJGtoX<B6%QJhT24K+u1<gd
zpG`B9`z+6JX|G8D?WB#je;Rc$GHh3P@NZG|k5QnR@QugiZZCK}Gksp>yy|zBugkU9
z?O3$6I@s>U42koPm?PgD)9?Ew?9lVu_&okdkJ30+|MzRSw%Prf&%Vb0|9p;C{P$+_
z`CEa0c0W^!|9m_?{m2gKs)MZJTNcImGX0+HZ@2NiT3DeG=X>$^nu}*ZJwl#sEHhhv
zU-H(^1)Z05`#9(7PlYNEw%;l8-u!G<c2wiKf1ou0f465p)jS0{gMH_(SF7J{2c7ry
z`5?RejP?8f-J17)+6T}nm2baqQQK=B>Gc0r_WG@$%f?<`y0w*U?R8W2V|ST5qVskh
z{qy_&|83P*(zmVyU3{|re%<aP4>q5-GnTb3GjUCid>M82ZTbGc-!{KFdd8OHq6Fx4
zyxR6}{`P-Uz-Lh#thbb3qjqfb4+pW`AH9|N7?13*|4yJ?+?w=f&*yW-pdCD-hd>jU
zGn2YB*KCL_x#+sKW0pnXqMd&}oz9&SlY68?FwDX;=Iw^Vd}gQqp3+`_L*rv|zipb?
zodRd+gP<wOoYbPuheySt&v0D_ZBW+PaDYkGaNS1{-cXS^ex`G_-(!k@JZ!(sv6ZXL
zGeCP6X!vKk%bs)GyDPWwaprfX%;gR*v~+#)e)s!*mn`#L_lrh?=0M-biB1Hy<KD_#
zk1e0uyU#m9yGpz8#tez;|GwJ3-R|Bmm-gw&$!-7F?S7Y~x95YCw4=V&X|L<2HpLh2
z`+Uw?T1GJ7+Ck8jWasO=Q_>~f%k=Dx=UrvrbfY(3st{BF?tG3vU+aoI2F*lQKA&5D
zX7~Gj*{++j)92T21MSW~>na|b5`0iKYf9FdEy>r<Sw5GEesacjjc6<AfU4Y*J;BTU
zz9o0f^J208_v3My+|rWW8p~N`x=hW^)9otI=DlOObhCEp-Ls1|wrlOqj=i0`J@#dB
z*NgRgzunsQ>f6`r@%j7LvGWR5cXe#fzkl!D$G_k2n?F9*YyA0~b^glrn;3q5eSLj}
zM0iQe)T`fbrpp%}lT4p6Gi}yMw~DEO3pjQwJq9P5$ZxCL6*o=a@shE3meR9d-<kPs
z63p(FT=uymSM_2cTawLc{*;Z<`%NB!s*YkpSxVv9*Sy^FeNl%tZTz0SdrGcrljz)%
zvwQPSxlaCCy4UJWm-adX(3OY18@$)-3e!Ax`nTq#H7oYC<UW0UTqJVpi?XCUoLQZf
zuG?aROJWwqXTGpfU-S2@@p&6FBR$2nwpvl^J$`|XGHaM}?%?Y)mB|x7f==lzjJ<qk
z)uwg!bFIs_6^qVHT^gNwcfH)PGp5&Lw*3b6I`4bMhX4L{JAdu@)Q4d+m(9D%K5Mh|
zegkl=w3)D<O5@6(%}n2>`AF-|wTSFBOchHd<ZY|Ayu7t_wXEBssPvto627gwrre9w
zJa+nggZGw~cXs~L&fT-;rA_7gdwac;VgfUlPVtrr7t0Q|=L8K!+%A5oy?)OoU5({a
ze!buK``j73-)};X?zp!7-LBVWTE|S^Rlnbx-o5K?{r|sZ`s+MjXxr{Tp`%@^y!!o$
z`S)(GV>d}!!>(slTz`O(JwiHFc6m@w`q##1Z^BNOpZI)wc`A#*W8KH0|6UTv-K<G5
z@}-O1LNCO!1jkSRF;T<r*Neqx*KWU;b@|FvsddFS*M)X{wEcGDa7^jd(6j>$jNf#2
z{BFIv++V)<vah+R=CRY)l`g(nwEWkut`nNJ_d3ftb2xKd?}xhHHJ$4}J>lJjh0Qbb
z_x;Sdwe!+>(TQ_Yr$xT8%<pvEs=x2Yp)<DM?=0P?#kRaDq1W};*9DIJ+%doQc3oO|
zX!oj>yV*Hh(<0BV-Sj5>PHaik^H)!Wt&-P2=2>-Y{#Ev=m*VQuNK2I($5hvWHns<S
ziMTseO>bdT<bk!8hVO#fr_Os9SFUz(^?L0|cSBNQKId(@=(g>`bfvR;NtShgDmLFK
zI(^gYrC*Qtm6tlZS*m_&Zw|@uTdz9V;o9K_(9*hdYd;@b_tN&USE_#hssCTE$8T$x
z%~F?~6mw{E?CvtR*M%1=-g?HDulx%04!`}8@aLbW{#~$)he`BvF~8fUp5Vv>x+LW>
zjbo=*PhCB0C(9+!GN|r3mVvWPefQ?y-?#114^ZnuMD_a499KtC*RadGmrmWZChPgr
zK)>xzK+6F`!y=FV+g|_wpV_3fFLqb=&Jw;Lbfl|hwdVxTG9<TJ(TUfYSwt8A1}!a|
z<gJ&f{B_m4ceCP>)gG>0rc`QWzs~e^V@p)=)hko=)_*Lqi~Sqoa!yoTTkG^Er}C%o
zrl#(H_Zf6kg>KDqvy2N0v$sBonpUWF`O4-W4cFeTT4|nYUYB`9u|eYd^LYfCl>t4k
zAA^TvuTEFmyYA)Jc%k!J8%l4cPLDkJGLHY5-Q!DFL?>Q*eKKTW%p>>oRk5I}H`ja!
z`x5+E`<KqfHC@lWV&7j~9o{Uude^Q+^Qt5kEIak4Yle1cY*S^o?zRo_^)HuBe`8ss
ze&ws_((czen=Z{iZ}nQI_)4JrUuD_Y`N6mLo|~{+jj{e9t9Zo3x8ELpd$Z_^*WByb
z*HsRjp1rEEyE*7__o+=Q<ySqcIsR2w{7&+*9?hk{cfU6`@B6&9Xny87c9XKO-5<Lb
z{{uBY&wNH6+TY}GD%+<r_gr;wT=J>x=J+4)?d$5Yp*^C1=Tll|NoRVghE@I4-~T6R
z@ln5+Upg+&&#O)n-FVG1+jMV~Pg3m4$GxGs{~!0;=Xh<tbTIUW_tZ<FfA8#dT5Iz+
zHhGuvBQ3k-8Y{YvPK{5Q6}9`Ca-+pz9^)GvyY6MqTdMgsj$dSpSz*!3A5Uv<OP$vF
zJ+=2sUuEe0@HCgL(^BW0s*9{u=)Sw@#{BbF`WTY#%uglQaWc_77R<0bW2e#rtIK=u
zRlUBcy7I@YOQ%FNr$-b&?+K2`Kb7s#yHxwo^3T7mjyW_lB;C2sj=!PXDAQfIbj54Y
z#H?S@?>VMd1b;MJ+WUHsrLJ^iNW`lh4d<?E&jy_YZN7fbC$DF3T63(Q27}h*f8QR1
zzaKOq*>K%betEk)^LVFo%(p09^zz!;*=yIF`@JCg-7U=xA%+JOo!f3KW&j=Y0$TQZ
z+T5w%2{hR=o4{nxiJcP18w460ZYwlMeBWM--xc8A9u0b93dcTzHr23$(wy6=!vwlK
zKNwgPCNP6KFUn8xH*z`(Yd{+|7(vri6Y<9!;}Hux21br24WL-|s3b5SAS2(vz*6ME
zVE8V73I588!LX0tfq}^q6ujm^7{UAQ(E3K$T7V-M9qZAcW=Nu1P>%+$9hRA`(clG7
zDi8XCVl?%Rre2&&B1Tg$XiS$jt%%)g1!kCJPLedwo0EBe-`<&}*CLH`fB*NHXH!|U
z%>R=jXx-sj9|psB{1$jeiE~>I+}N1xd%RE9_x-)SXD=*tHqMncoX06F-^9T3%8|kF
zoxddk0~nI_tc{pe>$G42sG-z$7GFcDJX+zym0<swpmEd}??Ed#)@(YZ_3Tl%zS-yV
z_Vtr*s~g=D+tY08q@WHq3~#FoWY~wp{IiAqEDrX7riCmX_oTgCI(^&9S97gOoqD#j
zvM2NlXfT1=S)wR?h7PplKzGA9CM>%brgPR#F(3fcggcCPA<FKx0uDXfMZGusbBIg<
zwahl)ZJFhPj!w-zdg+ZY6RT>2#CP)?j0P8SIeMFm@kmAVMw8zy4vwHjF}$<!_3qwp
zb7C+g$>{}2u(b|nx8%m<P9r6*4}dyRx3=f!$LE5&q?fnn$6sFP+^)90Um{=o-a$J>
zVp_nvbp<V6ENDLS;9&FHY4_`X=U(2L9e$)Dx`^Q$SECJRtT|dAf12w(Fg?C5Q_X)K
zXt&<HwC#Q=dm>#xjp`NRpmA72BQ=Fg9ff<CnLt~FlkVIX!5evPqisFVvWDFrETH*=
z?U(o0|DTo99X|Uii*mCA1JhPe4`TTYyeV{%V1fN-W;PxUv8Np$7ge(VZgl7aCG6ht
zI^!4iUbkOZR(^W&#B7%N@1@5C>Js&MLF*VfUe9I!zq<7W*J79VQ#drN>i+$FKD$#`
z{Z?x05B4M*)zh2AIJOir*;aiqINZ*k|5)TkUAFLxdwZ+1{VzWH`1#rQuSqjX<?eDk
zUAc7Iy(`x)&(RHz&d++C*>`_K;^A4pJ!1E-&#r&vYxeHi+UQrOzeL4fyT3WES$s$E
z)^-oOMKXqQ3F?X2pdP5wfx|t^-maDIi<<i}i}!rhub0c;Uj7;q%~O{&Y3s{Iw^RJ4
zNA#c0j{A}Nb<3;y-gD=N&E56CHFCk%>g8wjQ@(5dzsGYk{LH?p2UD-c3p_T|Jqq41
zp5@VC@?Yvu3izNAffdq>>*7nD&$^f@U0CWZZk%>T!Ww)m<^Il|>l}KALCfw>C^P1z
zeabMs20E>PfhlJHhejL00JFwTg3c~GZtG9{XcIYaD`=a1MpJ_x&&s*1M-m`Aa~q#=
z6#UKV6S(i+d7$XDZhBn(-_rFS6;JI19&1KU+X^xpx+4(GbeO~<A{uTxIqK>H#~$^}
zG%;4lmNtYMSG5KS{Y|AerCAg%EaP~wcly?<pxet1Y>Wg|IszSD4X?vP{`km&j^9zL
zS=PqDq7dNCBywP-s_(HT&{|&5QEk6M^)H>7ECt$xE|zEua;Obwf$?L`zB~|HL0~Gw
z_4O-$%(PKrJW}EE!w0ktc)>IlkI$>|8v@<S3^pU6f~n)<q1iKdL4ksBy+DIQ7K^~+
zm60u9LH_-q;xKEzy2UQ=b{K~crkMSU9;JWkU=esM_|VuCbYN7J&;kZO-Ap4f@EH(S
zx*4voubP-P?+WNJfXy7QK?h7c@NAeZ>0eL+UaH)<f@MdY>(TR11UVIsDIZGD0tL%f
z6^B{z_zi(<p$0phq4AKgLy!2qBRK-#69|yJ6$Cno?5xrnb|%oi`NoHb+h@PKySw_^
zGHI~$khku3eEeaSzzQ-j%c+6M!t~$?1rSFeAe|{@|0|w3FDHSHrZ^^|13KowL4q+a
z?a+^lkRt#d2|V~E+HSr17-(mHK64nzZ41=EM^Cr$N{3C}C;`#~idlV-S+27xk=+G~
zWO$<C0-ZQgA-vfU6bxYdL56`2Xy|1~vN7%6AP16|$FjohHG$aIXbAS6)dNY6n7h>(
z7&$709;6);mbnWKE(I;db@728jVoQ4IzD!Mm?_01(BPoU8PL0Jnu#Rna1RESSFR1O
z!}od^`@<8&0$$+<XCkD{?4m(Ol0Y1q3p%%<S8~o<Cxuj|B`cTa$X-J_w;{lrspDhR
zr4$_whXb<@9B5=d+rY^DX8ymwzpMK%PqXe)d~<6P`-XCmAAhPG_^Lg>Ecxm~7J<hP
zc_bN`1XeIIx*m<4ZBtpq>y}gPJR$PJx14i*pgq_kjSSb<D@9DS{Q;UO3Ruj~q7V?w
zq^I?cP1WjM`}En8_IY0*xoHPzr}@+KZ$5G;9DBSmJ&nWRK|a&dz(V%c7Zs=PHk<69
zX1tgkoH&lCANZ=hk2k_m26QCVotdJb69XJlL+&&xTJ?2<asxD*h|FY2+H>MsYQDe;
zkOQqtUL=5)D2CtOS)2|koPOsodTeQ+;N60V=?_W`65kKGsdG3i5M$BOUa{Lax$6E8
z&_v;{Z*RRzKZrG`on6nm;fDs;B`TmDF-FT06id|_B-R@jENf<9`DfpFsyjcGQM~ih
zySuxab(9&o9;C1wJr0RYO{SRrlZ@EASAq^LmrXPlWl^|b!l-vFQI2UpmQDANtqTqe
zO!dMKl4PE7E%}M>+ysXn&>9W6XHa6?<yi1GzHD&LhNS5gpd(};Sy=#dQb)`AfDd|D
z_N&6O-+}uq0*@2dG2nG($H!Se7|f0F=24JGn86iZ8!xwX%RNYDYP1r5@GCU^fzNav
z#v>J=FcoNkwpqX-$G{|zfoOn&M*Pk<PK;0jM*}#@9ehED5H?M8RA6X~5^(5g4_qRZ
zi{}7|#{HZM#}3CZV%wAB&~tn{qc-@^S<{b<d1+Z-V;MOdu$^ad;HbqJc2KM0*Z24G
zW*mD#$=-p1sZ{O2*VX3^%+!+vt*ZAq2s&mFG7JiKE(43gg)k0<W4F7O-c$#VcFto~
z-sl3#V9)@W1v<wS(LCW_>@f@9ff&^Fj|aAGUkph$`*<T5Sri;nz$07mh)HG<c$|CY
zL5?_+rm%w1yiKJM&|(~PWQ>C@r^2yp&&eAV7#bCrIzB4YwBgyN15WD>J?%T0{v5(n
zj4K?=e#Cs|%oRxZ2sAj%<t+HS%D7;ecN;^Jjb!i!0S<?T?!p=TUtU~1%p+~4lOq5*
zN(6lB>g({ijmEJ?ECP>D&S+|NU|@obWkZV%hXsg^5opNThTScx6A~%ltYfMOI(gTP
zt&xEx%aOrQ&aLprhlk6mzrRatz5uCru+~iuJ?%dk@OtWxFUZN-2e2Jr0n3IANqf}n
z987P`N=ShmJGsIb)aYV6S8@_`IB7DM80c6ZwD=)0<H%SPEO>c;fBg*w$SEL<99L#C
zTwia+oW3iCL*dwDLssra(1FZ}cKAyJXrTq!fCEbPh#iFRq|_j>zLS5#vvA=a9wu<;
zV&)rx_5&@P!e^rM_ok}9zqNHWXerPmog)&5Cx6U%F?oK)j}H$|uAj*I&z{NO{;!Ef
zkxRq;wK9^g-!B!rn8wV;v*4NMznF=l*Bcm;_OJ;^GBH)E6r9%GJ_B?KS<Ro1$9bpO
zKc7=P3$%Rd&Hn%YO7Dv$+3@UC;@-6ovALMRaGrYh#%obR4n5Z=sU<rqu(PQ7&Po9-
zDg>=z+I>s5?8d=08xC=$ty;Nkli;V->-XKN+Y4HYKP!8k;bnjO+Ph_~65ri*71w2W
z3M#Ap3wZ%KG`3RV!rtog#rAsyRrs$Z^=?&ZkXR3D8#?fDXeixV9j?Ea<3}^UT}D_;
z;Ze5Lb)W?$&t~W6DL+e}TRP41QHS!YZQ4h6*k^6jF1qY1r7O>}A=K{8ldzj>qqo=S
z&bS(NF=|Oz-QQU@l|>V`9g9=Apu>2iVspn229_@82kZC$+w}a<{rdm4#h=fb-(FF%
z_1lf){+XcdBcOFm&ra*_-*WMzUG1+Kp#32^+wYc{t@?L}TYm=Vj)I)cXU)PkTzBG8
zI`+4=ceZ4G*%xp%+E@Xq$CJ;W`N#>aycXoK*!}t7y!nJu_l*@l#N%rcm(57(a(f<^
zv9L9#<d6OTpZ$?ZovLR*7bDvLzU*&*^Ix~_wi%#pA8)UNmgf{dXk=%5&usXve*yt}
z=GA=i+zgs)6xp75xXsk^J?NZ-cYD9beLld<KLd2eLRTT@N6?8gphITNqShH+i%gfD
zeXZ_(?RQq9Y`9Zd$oUGi|Ken2`Mt{Y;={b=Gpyh3I1IY8K-KWy-|zQl^T}G>*r&y2
z{&Y(4t&*?j?f=_U$afUhx7<1NWAkElaD{b5`M_6gx$3k&e}(Buf2PORZ48}X|KlP1
zY^~h~n7FSz*^^aMyn%^hiyq_Bsi2iTX@9?7H@6bM7ZP23*7WS>^Y;01wO>Ow|M_$}
z+R*Ov8RP%XCE9cU&d%Rw2s+5;!z01R|2THe{Fv_U53Wx-+#6np+k87CGv8s|kss3e
zdlJ9hDfa*T>9oGN!g8fx>vuaATmF8td2ifdmBRmb%kR$w-DtA9Ud;GfGT&O~quWH*
z&MCiF`F7L2y5G5*pG@+e_4nKD^E{G9DyM^@-x^QNK5aGe$O5gp`IXORK0Be@f9BTO
zP`l^5+ruJzjxPY+855ZE_sogs%jZ?STDACv<Mi&j*TtL9S*;d*ENfl1#V+)oz+<_#
zj8?rnXSOhfv_Vo)nEHXQtFH<gJ04;wQa<*6-|xKWt&zEFw_e-yJns37WWH$8U(06a
z8O7KC-3r=zb=LO#o#b65FE1%Q(JTG_>9qd#r2VE*w$Co?(r&$2{eEw{^1|Kk_f@~#
zdui>){W{6Ny0(SKRUTcl<&xL4FPHtz-Q{abrmc*6YrL;IV=L>{f&|+Ypi|!7o<9p(
zOFX43ZY^kW+ct&Upp_JIRWB5O3m&Q9PQ3o}@treQV8_uo_;M8dUB&6fc2cu3rsJbw
z^06r_+s<v!;)=Uh(pEY>w#@MR{rY<5j}xw{eHA$Mb;jaZ66a4XkemNmbW_L2TT#!~
z?S8i@{eY<K_47VYt<yj|H)bDO_wACm{>-W2agv5{(ZX9!W!yQlg)58=yq&)>4AjDy
z%4l43iKR&K*!R2T@zHxL=huESoE}r;8M*+pU3O;myPeV;9h3d6PA=PWzv6N4((6Vq
znVZ>ojf5(;-z}TH^HG=fnW^D%nfGcw`~LoyI=6S~gZJ0h&;R-Dc7E@(Yjaj<*q*of
zJfr^q@B7atIP-0EU46yr*@~s<8UMRpdB?0=xod0C<*AF-WqjK8dR=ze?OgNEpu@SD
z`793P?EQLeS?unzX=h(tT->Xbo*jS6z~XU_@tF=m<ui-A^|EH>@BjOaciOKz#ph=p
zY-W#ct2#Qh<@UmMxvaFAsngtYgL8AGbGJ<V`F8vL9=Q<EF-dMp0k5Z8gow5LTN~!v
z<3GpZBIuG`w|e=q8;RSjc0?6t7yk}tH2(Vuv_<Ld%on0z5eIKY-C4Eu*pDp!tm`qw
zy?;Oddc8i{KCrd$=gdv!LD^k>-{0Q8{%hx~n#7x_)3>g-ls3(p5-8R+YtiH1@Aubd
z{&YDOygB9Y*8=0o+iD|Z!Fe}C{lHi5^BJc>Vg7tpww|`o{o3!b(HquoRQss;Q0L)3
z&;nuIZ8r{e1%K5Qcb%QPZD!?%gY0j!XML%AvU=UFQ~UfQ(=(?>rb%k=Q9Y;PBVrqJ
z`F}gVeBOUuMdgP}#f;o_W%K|1__!?n{Jd=srrnatUX$2o^-2SDlGCiE)1ppso$c1&
zcVnM%)c@=I?)+YK)ZO<{^vlyz|6iN2di}m#e}91vKq|Xi8vZ+9mV3gCF!`^wplyyd
zpU-~p&o$j<wlVnE9+r)>T0ShFUza7{v%=Hjbx+Y!iRldY6PkJ7G*5fnXMJu?(J9TD
z*Pne`-_CJsyW9cLD&K3@vZR8aU)GKeuD1B`pn0u)rjM=1g^LVt9ecj!cYYR`owJf%
z>QnP4wfPsFwQK`4@;g3?to`x-`jN9fx4tEof}2kPa~ZDd+bq@<_K53Q{UP%Ax3_D1
z>;C^OH$H1}*(7T{x89BeZsnq!*M2_IajI;SOxrN=X58MYnV*awgBDx8ian)Ovh>9Y
zmK82{PE1sOYx!(~rIz`p{r~@-pHq4*^6an0N>{n{_Y_<`AG)l``eUT#v8$0v5rRpf
zhr&`qeqU|6<jlaJz~JfP7;>xNFz?z2VbdBV<f`9nT)O$zuYGbo9w~O8PAIE3+7&!-
zFitqY0A6^iRMorn)Yg;pgboQE>B`uBVwc>K6Jo1a6?RYQF04Jz`4QA;$jIBeCcD_?
ziu=TP+XEL}9RlC{`}=!#@p;?pZa+7_b5x4k7qpYzJZ@TehiUeQus;W$oSd9nS|XYn
zysSme&2-ws3tgu*czsPv>rY{?Au0{^7A^>%uK7yC@J`6&9U)6XTbGNh<PkjO*RvmV
zT-?;qFiqdpD|WZ64caMM$v1Oxk^WPDxmmZCFZ$c{E<8K(=#N#a*JTA?j4l3sp_zU9
zr?oHE9hrIVvG;=Ai{iYB!)NWv&bxc|=8B@+SIa-2?pn3G_@q?uqKKqxwlalDF?+V!
zxvu{zY0FTc`})=#iS>8(3t#;tFB^SA>)2GK`g@hnXMR3!e_zAt-L3We|7B@^etpnY
zH}0qC|8UpZFwl~&GiQ73t*gL8R}MCyL;N<TKl{NlN&IpBzn|%vQtRsdO|ORZ1{DiN
zsrNXwY!ZI#)p>3A)Y#xt+wSdub8db6nZTWbuA18M(xJJV=USC&Ej=GzXTMtF`p?3p
z&v!55Sa+@;v=e0MirqnL{(oIxKl9$+>e&mO+i$hY2<`1+%AWV>*|}Bbsf)8%@08R<
zrXK|zt5?nA_`5vw^3<d~HTzz#-+#~TYwYP=W@i_g)Xq)3{$t(Fb~~@Hpxwg8-G${(
z9Qk>k7(eypH~Qk>Jd=I%dAsUA^S{Zg0j*6@$xHil^P(_#Wb2XOgI}Wkw#LWRC+v|B
zSL(Ew`|?`#v8ihJA}(w1nOFNQviN@O_nV)O_j0DHZ&Cd<%R6|wgI<1AbI`84J3mga
zj5_=$^5~ABjZ-JZY96!y`9%2g&f@gnPrVG+Ju20zQa6lyo3rEBo$B{{&F=1uS{-v6
z)Ev%Qy*A8h`8tux-nGRqtbWJ)_GlNaZRhB+sQ>Y>-7MKj_w_BiUoVukk7<8@f8+<B
z^_v8F9+PWY-xqZ3Q~G-9RzY@QZRmZ6=P&P8?}|Qr&sAF3@Lhf&b}w-ouIoCdWfvA_
zu~z6V=+H6kh2Be6-k9dHP59KW{o0FE3)il?m=$>h)VK>=b!nYlRsYUa{@T4!qSu|D
zt+;a-bhyRhy;J!awCtA~f1DZ^@qOksk;m`;RHRPLJ*%7e=X!j-X=K9sqFk%^x+fFe
zZ)LsFn)Un@qesi`;>TSHyG=?(rGsM`rc1q3`Zmk{^{tp$Rmn+vmQF1EE^xq>p{Ojt
zt@T{o<Yo6Z#TRvaoc2-czlpi=zc<hZ_D9f}i^u29d@OvTRYKmnY|YwLYnN?4Wwklx
z-WR!|y}P_G7IWH&3I!J{{X3~XUnjI}TE?xS)4Hp>3d37t@0VQsT=Y<L;+hw0;|_oQ
za@k+n^^x<l6(;r9j2{cFo1M2SGxU9?uVLMB+439L=Xl!Kf4h;q^yl0IvCysamsf;`
zuR9y6cwI8rb<fo=4oQ!D&9_axsjd82OJg~^pjGo;P@{NJF8Fx8nrmCHM)mAw=h9*^
zPdPE+(!IO8_skal{;{5Q$yTN#JNDb|z}lkIJF>$7bS28SIooDw&3WA)7p_*Q`f#zv
zcCKE}fYnahXI1k~kGr}gV^!SLrC-v^)o!{TQ&srtrM2{cx56u%t-_C`+yx7k`fIyJ
zzfZV!r|RrXaIQQ1XO+Rdn3Nd76!E+3Wfr^l%a!GV7IA_OP<$J4H7@tr<YntlY`=7B
z>a?{TTQ@OHDOIo&I>vARXG7upyX&@XKeaVeX0Mtr>m8FeIky)&JF0DGZ(<2ycgVcA
zD(3x>9mn?l{dW89>N{Voc9q|&JTB&adegQ5!?>O7qT(T^_SJX>*8Q9)$EO*ze*Me6
zkFBizPP;J}&g%`{>R)L5_<Y|yaBU*c&v1Qx#haOyc8zyB3Ks^Y7IWr(*UM@5UwObw
z`g-=+Q?nPX5vs0ooi@vEc}V$Ef%^rAd7nL>U%zd=?`6qU&YbUYg|2aPCBmPUa8_Io
zX^jqyC{MFW>APmI-(}UJGeS*O4GU{^cRrc)O*F3S&MJpl|Kc@|f!h41U7UhgA6*GK
z<LeZ;DDHmn<R8}#ce%^gZrM`9nKaiv{K}q{VLQ!w7nf@MUNC2UpUR6j+up1xoZ7gc
zydKm-4*Rf6?cw^;9pN`qBcqdl%bVxT5&iab<@>AOf_Ap={dVj0p0C%U({{hzmi=J*
zCsWzX6*b}I**ErhBr6^JyY?j3;<QNhnCv>x@sV9#otdtiW4Wr6E%yKaSFLTN>hyKr
zhb&*g6xVa<voh7HuU+pfto_?AUuR%7c^y+MXj4<Ierf9GnTxlcS>N?6zV7EzTlM=P
zUn}qbJo@Cazx~!n!F#4f=UIZb`K3v%yLC%M@cPbzjiK9`XD#}mrLa7ysH-YHS26pv
zmHSrP7qTC<_?9mgirrPRQS@bWbL}<LXJ3mu3hPf}kF}Vtk5viU;*Y=1=m(vJoh)Bs
zTJFQ_ca^iixH%m(T+rYk$64_A)Z(iV#cM$~<S2GZte@I#$j7ot*r6vqJ@lt1*7B-B
zBL4^*yIjQr-=kq)OQl#80^~uH;pebcuM9|s&L-WtFN!sjA&pk>e`Cx`YZ5eqjIz2Y
z9QdluRI<zmY1HY&j{W=v*peyZk%}7W4NM#k4JRr#@D~^h_e@{}51}bAF|LajTwt6E
z8If9K!F|zs`~M%0`G3FrsJVR3rcm=`<x}ea{d}JG@8@&#x3{<FU){Ni*Dmvt%IDkp
z`)6h@o7wig>w1IT#KQUx+@6fn-tqC6^jSaaw<&qMUaDPQ9lridvWHEdwD~!%>yhbm
zO^f#*vx~^x1G=v84f1xo4>G;H1qWHhXE^g&9;y2c+IA<b=CeU(-R^f*pyMO9-`ew(
z+5YE~$!UAPUNfE^TQ>7%_WHfAjM68nJNEpJo{qEAeju9_bSSInoL|+)Wy{al97A8j
z@jd%Z^VMUk+a>1PRBoDC`E2G{fBU~F@S{xv7rR9|)?9QIpZRwCeY=YMNVbBcnCg4g
z@Aqyld1&klnsM08j<qfT4e&Nz=eo5^BD`wXqTktTw@#~kHZy&X#I;4jNqfXZ{{NTg
zD6F4{H82&vC;d6Czu(0Ce$8gz;JUY4udlJVEWcFyyyf#bs)vN~yB65}`EdAKPvLaE
z*faC0-(_B2d3WctXLiN!_kN!R>Hx@;-ziMH8XB(KTYKL2JE+xui$})dg3k6kMP+@U
z`{QIPpG-_U(jf@C-qWD|@7L)!^LD>Ilh`hsc6s~PpBERq&z>3<b@I#m`}cJ=pD`-i
zv!*yi`0?3|6`*!LXjAx??KfcSQMNr_dv)E;XHvz#-)^4`x?XQxI_QSNi}#M5t2H;f
z$INe&ursSyzW&d~rwciLy;{9K?|FR1!&d2vI`8MTFPBa~WBGhe@^!1nJ;t-nn%}=8
zQ~Tv2s0=l8ZsXaQ9rguuH=|jwk74WG$Dk9Np8o+Im<&3j7j)I6$l0(G+t>F@|E*j;
zFG}b?==g`otd&cB&d;-b8{u;7aQ#BXV}B)!uw|9TnC?PRuE`(jJ{}cct8w|}-Rbdl
zH@WsNogQ~<&&OlZ(>|=<|1az4=h^xDGFz9o{MdZnE_;9Zr<3ZlANSkaT~0q|{eI7+
z8G82Ix``D>1l@12GfC%cXcSEoS{ya`(hAe%*OqMi^Xc^MlB`<)rVp>z@89<S+ILX-
zIJvaX%Wz(6tIJ1D^*I5v;(Mm7x(7P-`S-isx7k^;ve#^E`}v@m|IMu_@7A98vHg1G
z|A%YGj$OXKwf?$TOo5~JsjFWE9!&PP1C99Y{k#ACp2O|@=I*kkQ?_osktzRtUiG@U
z&isig?|y%Kn+@us6~EnjeOB)FyVvXl0xvVOt$n{_vfn11P3s&%Tm6c&_-{@AbI$Zg
zMQ+_p#bbXhafQ^!<8sw!a&|myOWS_8Z1cp7&@Iz6VskbgU1RY3%VqzwOx!vFLOVd`
z9PE6(Zg<X>kR;F<6kC(>9v$g)J9<E5>$y)ePaR6}?fiILzW$Ee0@Z)l<EnGBKPLBC
z9{ck8`uVPpz2^6Bbp3cfzy6+EU+vL~FtMxWDt7OyN>F^LyKp7f!>R`hw%#qjUu*U&
zX02&yTFm_Lw1#7#iv`bsTAhnOt>5#hD>AWF)aS$=J>S^ZmwsKz+xc`FTT)EfRQ(qV
zo8J7p|Nq~0vAw}&hq(3kB&?pF9(x#cC=Z|QmjG$j@J7)2wC6zQ*`#f~8n&4~M&R+*
zpQ&vU-=CkrUK#2h6HT1j5n2*+G1k=epy~?Mru&u8WjFtL)IA$?V9LMWcgyc@eRO8)
z=JR&9_xyUbdfS8PEk(uicmDhJI$A_B{7I-_glVX3`OAAzi;v8i6|~~}{rdkwCfCDz
z(o+L{ZSpstH8U%X%e?QkwEV2C!-R&b_oB6q_1k`nn0@W-tm=%1UFTZQ%y#X`z6aVL
zyJr8tU*8sX&uS^&DW4MC{O8%<@AtP)eGz+V_p#u#R=G6_$Fe`4<}rMCej?UF@<~(=
z_x<qr+SGMB9&v%jE^cRR54spTdB?PlBBdYa?f<X&rT3y};hh`lCTU>{-(0$)nxL8z
z8!WYJ(Zi_C*;dW#ydK<Y{&&vGeXH@~vl}locV;Es;q>hc`#!<pb#O@xzv+~DYn@Vc
zMITRHFHyWcx%iN2%Dpv7G1>R>_y5g#)-p?O&x?oc*^$>ioKWt+v4%U92Xyc-uYtzX
z*p=@)KHmCc<lOVS_(|Ha`Led)SuX`S#&z)@Zx|QXFzpn3tkrOBYj(JI;PZ;oYmuy5
zLHlxN^XVGe-LLt4Qz_PJ``SafS8w&(|GV)feU{K;FKhe9J;whE)Akt6jZKQl){Ji#
zemp(CZl|us^%)ZD=PVBDNl&~uL*n`_5yNRO)`hL{Z7Tin;GnM9<Eg*bi#%5Ryv?QO
z^^e9Kt2(#$neLdD%FE2gV*u)~g&OMFN0;9%6?|;^E4EGIJ3Ed>l<qN6&uKd*MFcG^
z`F{8gbU)kFOIPMT2-^B_=d)R>U1FQUp4WwTMrXbgTH;&lcJzSC8?DPbV^<ZYGHw?z
zymv=tYLbn1ch<y@Q^VtKim3&cHLiZ8=V4X<|6cX`nV@0ecB!jT-uH~-G><tyJF9hU
ze%-Ik%X_Q82N~MFO*}KhaA`7c<h2D`O0G%<fR1ekokASzv~W?mmXmwR9<%*t1RnpB
z!7;3RbceTLSk<oT*l9;5?bAzqd#-1-z|1(wW#J1}cFdR+v`ckW45K;ct7mq_&*zrk
zVu};`UnM(JxNOz4wLh~IkEtHod?rxy*yc?Ik0OijRJ~qX#t&{k-M{uTZ|>(Z--}gy
z*LkncxqP^9*^!E$6?(q=cb=#?u_yA#j+{kjINwIT{I*J8;kG8T!~f|A&h26gJsB=v
zelJ$%%PuR?g3HZ31WT~Oz5BeLPYRtFGcj@Q^SvJqaeJ>9wEld?_-tJD+f?n<ucszu
zRk2R1{=S8)$a3Mz@+s!uXY$+sxuCP@gi@KzUj69(HtY6$I&~>~cb4L@&F8>AxuAUt
zw7^f^iAT!h#6BjUL)TpQsh*e~TNY_t^u$9u=BuTsjkbPN*t>0hBGdbquX<LsHL^IV
z=Fg9h2S1yI`o?BY@VF-Tb=T(m_5bhQir~+@bMxbx><igvRQ6mA`QiWk_|xjDhQ)0X
z>(A;NAK78=j<q2=A=_}>scS+ppmE>MCwjZzB$eH(O#dCF=jtZ96?Dc`Z&!h4)#~*-
zmxYIVZg?#ko)u}gIDCO@(Fw(+hF|!yU5|-shCc~;Z?*r;rqgHae!oe6xAVDN^v%1b
zOHZs8i1<0Pu+wF3;<OdvyEaEnvy3^l{nE#;d2gp}04+=ON<T1l+4>hBz4iB|RDFLJ
zTeV?9>5JD|I?Kb?nO@a89xVDT>vwr}+4IMy%iiyKr`YhLYxAt?tutMUj`zvtvc&Ln
zelc)M-*@%P1jqHWf{S0iioCwShiQ7`!hcfH+a~=z^<CuuajX5>pz|C0a1~wFHCE4c
z4=(L^_vNyG{{BCo&)Y{g?z-T_J@v@8OI=eh=_xKhvFw~v_%@ySfl~|TE`4`tY4^p-
zFV`~m6{n;wJnuWt<|gR)xus8c8$YUwSm3dv>*3V@O*vWfuO2&nN;T!)nqrghJJ)1S
zh}Y~+YLiSe09`~LxQuaa8EDC^4)%Pac%-7H2Xw{63RchxOINJX)*#UjSu6C%m%;Ge
zdoHZ4KzP5wp@;o9gSqiR4oT2tHv@~3z=L0+j8?&F&hQ&A98&JwXUE^Ma7eMa!M<ZA
zr`rhzNawbZ;re=x3p0(7Ru3pW{%3apYn><X_+xHD{MKdVb6?9o(KO%71-hT+8T4if
zzsi+sbeDqyrR_1+qPpYb39}y`kIRFO7tg8s{w}wTPgbhZwAcUtQSta0pkoET-><*F
zX3Hh7v?nJfUc7#5W3u~hw!PwW!+1dbDr>Cm62>DHDbjyF9Ohr<+|GBh`y=SAFwpr~
zX=}G$Gh&x5nE-0jDor*{TetJsrkgAsA73n6ag#~l@jnf$F~^W(vx)bU(lLLVk1oZR
zJk@7{&ZqeD;-a$A*8k?VNj99uS4sps3hU=!jjRP{yFS9^G2JTsL8ne2&tpF8Q0_B$
zC*Hiz{{5cMv$*y5Y-rs2WoN5++zrrSir-#K`9JyqI-PjumrLGfh5c<3U0>Jzew!{9
zm7!RCh*SN>dQGl<Pp3uS`tNUeRAgC9&-(rUeu0h#G0ETea~Y`RbB2*!CINKxIooF~
zt{PA~_4&N&b9J?IORpLJez$x5%UfHsUlv!t+1Nfe9W+q{YAIHNTI@dB*YEk;|1J4^
z$y@)XVOVsosd2^yh0R|sdEfpoUwS3**}dxbTQy&Kg~nIE-Fo&wBeV3^dx?kJW*VQf
zIBb-Aecjxb*VfMd`{z-&ejcCA2Zzrum(QOC8fGtfd1<N1vGn=1Y2US%MQx4>er%$4
zZ1abi7KMxMzQ0?3KX*#q`r1=!pd%h;7M;?3{6A#dLs8JlFXyqQzguf0=4UROsq=S!
z-LI3NE<@VJqhiMA?S8NMJF8{8%i>vejvg<(E=)78-TUXwmSdMA)|~|%l=1&pb)V%k
z15ocH5_EXPg3!qw_Mc8DdneubdO0TQ{D+5!-%i)t_ajMr+ts-0x2D=TcV}6bzDkL!
z`<ZHe{O|Ys`TL){yjs8iU(~Jna#o<WN$B3UpmRq+hlt$2UGw?u+Z%cBK&{#}+wWDS
zEuULv)NlK3#?N1`*XwqhUXQsPQ+6{o^!V<d&t~VI+B>V|xApry$-guGLC2O@{{Qp&
zZ07R0X`mAtwCiG}Z7MeS)=$p}7umP7&?GK3#fDp6bm8rS!@RxU)C56onwg->KJ*?>
zaON|7KDRvX&-_zndqCrMAF(EAhuLC}h2{y(>Pqpq|NF&EXtl>?mzTBQ@20Q49Av2X
zaLtO<s}{fCaF{Pl#oNLT)VDsVI(^H<N2b>z4s#s>9gf*3VgGu~=A4kYv$cLs)o*TW
z3@ZSgA^Ys8c)W?#{=3`r<E`5lz3p1z9kK7@F=<spJ;ptt`QpOe7u}?9o)6ph|KIoh
zX4Ve#L*vCc%agT&9hBmpZ;GAuOMCsEq{ZK^-U6M^vYEkT-nE^lv{ujf|Mz`;SW0}+
zN!4%t-!_~vI{jxc#~hY_psDD4wclg4C(M>kpI`eeQ{kBErp+HN)``?!zxh3VUgfbo
z=ZQr(T>`)6@B4Yo$NKG-kM%~kUvPm=-+7L;Fv^YVssI1?yV=s{+)GP5&3q%3u86W`
zuapQcE#XWzb#3Ig{c<5_OL+X`jF7J-OY`f$UJX|@T({!qi;IhMU+u~k+Pm1Tcau`+
z{OLQcJqL{hu+7{2ZrAHuo9}e((%*DKDQt<CfcDf_rOg|cUHQCr+pSZ}GVT|jx8=24
zCQ|KsLiFr4=N6r$JH6W<_gT-9&fBrj<evKcnxsDKcNV`FB%inaZUQ>jqj!e3X{_kQ
z<Gs@9Gqda0@B6jNxAXe0S<=gGjMlBF5VPC=|KDy<PxsBODbx0UI;DNPUc2<)?fm^)
zt6h7J|32Cx@jV?!KH4HNU1QyvBWpX>ELtpdHA`3Uv0sAq=D5<Up>EH&uiyDhO8R8k
z*`+74`O4Gw1XaA+EVRMvW!R~0azYw&V*<-u=bWDHvh>LIOK(IIr+I|V+NHGb>7#v@
z?v|MS{&1Lo`^uYM7xnVHE@)4UQHo8n?UuN1;bp7e{~^4%ur~hr1^rzwls5nW_xpCo
z&U4pxKW2<Pt||Ul@9sWJJ1hSEFPF`p1v+9w&vz!{sh|tjzm#v~Y5HNmEH|CCqp&`@
z7;7iqO!t`R)U`I;^IUtZ8DlHc_7vHu9}`ubb|cTLC%pRnj;<A7-`~G~r|7h<n_$h-
z1Kv4WXLm<gKb;bs^Q-)t)?>dnpffl@m*(UdJUPfNpL2BMrLR-B&3EmQuYR-9%yoa!
z{;AoaBD;#8pIaJIDBc?05_9y^roP~P{<5YgPCY+w|9{K#BcRi%L2ce?)6~nXR$bUv
z`}>Fe%-j-?s}Ey!HRF*A*TijENqdY;?<{q>9@H~^{?D?!hnLQm{;N9F!kGpdK3Np`
zXy=|@dHZ`^rAt@5t|<>QT&I*{RlWAbkDKZ9?<V+6S9*VLQo7*dJe#?K;af|tZ?WV2
zEgBxP@k?D%XiB(BeCEqp-p}uas`%-?ws`t`%8qk~+)J7E{rTh_eKNL`N##swS<J-B
zr9W36+7<L96LR7VF1H#d#XO3cdLeYq8CM_GxT%j~y$$ukHS7=T6xzOCv-#HN=R*BL
zkGuA)Uio2G%aU1_E`HtM;Ck;)<<~VyF`w7&dbMiX{&NMpuUC26tnQe#=!4buwZ>N>
zkL)<N-8&-NCRJv~l=qAK?QVtjhkvPhzxVsL*VnY~l+@h`ouS{qEM0ba&HP*SVs_i_
zRjr;I?)ssm<-k_Zng5&ro^}2D`2Pv9YEUTu#??G9PKrt2yMFgOtLPe^_cHR9MN4*m
zyOq86X_oFW)w-`<rhB=3*PC4aeeCr4c<aE`UJttLR!hv;xBmKU&8IP$ud*VK?y%c^
zGi~-vcKMnM%NAv?-~Z=Rx9xJhLc5d`0@8+Ir<IO<wcJ}Ddoi_lx$(PIO8RkCD?S`#
zm%p)fCHO9;Z#UER|FTRG-*?)|@2TD94;Pz7Z4)k5g(Uc|-y)p;HS|i%ef|3Xm4D<f
zZrchf#`j_^#u<|KNE)uw*ch}z)$eM^2XEI?C1z2g2i$uk68EoLlruH`*!q3HvNr#I
zw|lm9{+^3pUS3|Fk{h1j%M?-{;^DX6G1$;D)USMP{Qf#O!RYXox7+X68LQ7JXwqF1
zb`NyoRJ1_utCh>Q#g_>_I`ydJ>K$Lf?{~{?pA9q6&(~VCtoZRe@g?Whz2@0{=~U>}
zJsZ^=S9g5Q-F`RhSI46JRSOns)Kmsr?RXZtYERdWsoQlPhrBb^mcQw|ev5X#&~vND
z`~QBsef<B*oWr1Yy!3pm?f5N`hWCQLXz49GlpDLdEI0GISZ&;+`ZF^Ozs<dGe8#}}
z>b@%0>2a3JwiNB{@_zYdp>O8Bss{$Qb2iUBDjvUQ3fp_@b(h|J<uY^qZC&~*#H&$X
z-k<gQlwIpi>^nC(JUjB($~V(n`?b!#p8IT-)B1MhO{=R_=f0o!QrwTh@ZEXb>%A8E
zu5(!5KRH0(|7-qag&QT{6ARiOV69R>OD8jewF4CQfND>%rNN6dGk-8J$gzRe0)+f(
zWS86U{>L&$2T&8a4tE3l!m_XhOodtw*Vn~bgO0`pm6h99{@r|Y8K=UrzqTz{gAcj}
z4zz&Vq38E*CY+<u(B;Ml?GBvvF>qo7FGX$S0Byl&I5!1pX{UhX_wS7OyDb8ebeN<7
zFPn8a_P4eHzrS6MHP<%Go|(|X!@vkyj3&rY@VAR$uI6OKrVRz7ckh|8w%g&IECnOE
zH_Ug=uqdZ6fD94n09_Wu^1^2((qi$6h4u2d699Mz$;6Kd@(<F~Bovt;(@QK&G5eJq
z(odxzR<(BY{04RBu*@HW<_y5G)G<hUeBf&kl^%~K8AcAof=YTNnJ`6z%u6c9d3P)>
z@2jmge!XUM+AL<oj^l<CJM2@jWYg=@Fg7al_DP&?>Ew50VEPK)g@|p*%q`Hu<7w)P
z9YOmFKGfgdEp9RU)ZhNc`->!Z%3duz{q{uXqPB-eCf+I1-1$Vv>V(I{-yM$xjMI!1
zg$-wRyy(Ak%7^3S`&oB{oYx)S?{d=7@8#8}`F?)?)<3sQfBXN8$>Dq1>-Xwa*MEEc
z^l0|^sMnSAzHff^b<O(ck=cUB&NdetCg1C`6?9-=WSJwJ@Tch9yh&??Z|teutfH>o
z{cE?+OruK+9GN}6y(f2xYR7FBNISOnHFIAJ1Ct|{z_GK;McA}Q?62F~BW>>Y?frdy
zRj(-%UcAWI8?x7Hs#Z(k>lv0pOdKsi4F-8})4L@<m%Zs^VB%1CFo)ss^x|(*a@I1O
zzOwe~lMD`pgv|_zcWf-gji0@}A<W1k;Bdf_@tFSeH<~x27!U2(I!}g|ktIh=p=UPx
z^Q2>YWUG}L7??OL)DQf4I>%NuTH8Tl`?bl76&o7PGPM+beh_nJ#`a`?76Ata#^)>&
z`{!(4o|4VV@%UO*kqL{yhR6nkJh?eoos)Pc%D=CTfys<p07qzv8XT(Fo_9Cp=clK2
zvU9>`|2%rcjYA=!ogwkg9wThdZ=7HMFS1Kids%$$v?)_mYJYv17_`(YcC)~t9b0P;
zToiCn;9xwoqtZq%?ab|s>P#F84GqOiJ@Mym25<VxbhwRo@|7zgwGWit`#jFhGUa@H
z&A8ZwMS!CfWS<tMeU>In&(F=BygGcn*UwK+*GDrLKfbP-#LRLi+Cg`vWyy;PHUIy9
z4_fTTyE10yrWARJ;_aaR%+$}%&%e&i-}BLJXVKHHId-*CUek0mmwHd<<LWlZo7ayS
zR&Vw&B;NUHw}6eqLaE@x1IL%w*Ux`*celCw&sTQS<Mvj0dU<t;=tf=nZv550CU#fJ
z#GW3WzjyiV|0v9yIrGxC+~~jWHzptVDk>@p$W`o_{roXztXk_kNR;p6U%|+<jeCW|
z-JQkhv3ZY=^)5|4J*_J2_mNKFO(`dZb{0Hra&dP*z5D$>?a<X>S8vN&m-*cP9<(vZ
zRno3z$C0B)J#%u_+}oFbf8VA3_4Sz-7B~`PA=ezM(o^Ca#C4;Vq#xW|zwh@uYuQcL
z*F-Ak-r6#;^!2ru^7(gm1V(MmQtj;Q6q1);zd!rNhJ|nL?Tyxp-=`B880fgY*&uJ;
z1bhK^L(8Dxfx}GO>TNs{1`cu6Z@1c<4*T9RT|3<Gf6n=NwnblF1kSXt-<NZLU+k*z
z^?F;guTNuQ<vMX|YxY;6uX46k9_@UxORB%WbKKfWD3Wey1#HWS+{^R#$H&LN6mx#o
zvhhkSIlPPO-7CfXSNU6eVs(Sp2P|x=tGK-`cK4Tey;7!=?(MC9z4X<=8ji=$zV4V|
zn16g8he87b(>YFqI?Htbljpbvj?I0~oYl~f%cK<|t{vtxefrd?s;%7O=eEC*G){X_
zeb~KUPIt1p|2N&>`F6Ft{>9byq`rFfFfR;br07okMuOHn*Of-jG)n#Q`sBK=fu}Fc
zuleLDX;re~%pA+f26@r?GqpRqC5!Xkw1P{NH4KlZZ~iys-5Q3(JCXHX?gzpe<LiDN
zHJ4uZFLp!1!J5<I{8_UN5}WpXI;H*V<jZ5scV<X#-+KCwUQf5={*^Zbz(tNLQ%}6!
zE1p$Fv5cj)YwS2VIj`TnHlLT{@js1?yiAEI0c)d7Eh|4QS@FGR_4Vmbzh_=r(pi^q
z`_<LeOKX3BYbl&QpE>5tjy=sQ<UrZjVIEUY{2YlmVS{s#rkSES8tOgOYrn75XL97?
zk+X@obm`I(|M_;C5)L-m^iP{PQ?vB-wW&g?UMFsDPG4H_@lnf1g}csst;LNOiaq-Q
z4*G=x34gd+wT|;FZP-|KMMHT;fS&|^s()b)ON>Urvon$_Lsm{&7nzl{3bdl%UH5AB
ziRdjE3)9aB2L+`(IWh6q^D^Dwa>bd?SEXEK{%Ui*K&uBFbe4^867LjG-M;Y9K^9x-
zRpJ|6pOoI4^-}v##gTbVCN`5;pPiYx_`dNvyH{INUirVgwDjqRhleN4o44-1temv;
z>iG1qB_4ve4^@1Ab~g3(wY3xPm~N2;1t$ZDIB=LLdRxxKw6n8*US&G8Bi<*c#o-4h
zD5J3FeSP=gjr>*<TTRWA-+viBPCs^L$43YAuYdo3zprmy_C{cJT2it8Z%+HK7q*{R
zwU49LSCbKBBm<-1v47d~S<}*@E!R8g3kVA<v-8QE2%Io;pHffzzV#Z6jN#lddny9^
zWGt2J|NU58w_x_hmb+J{E-R|!`Y^A|j|W^a=yMs=Rc^elwEbL`X!>%$xlb-F^_Dv5
z!(sk~<MG65xr;?C0vyJSThGMn_C9I`1yn=BbQX#Id#*%ZxjI9XU#&&>m}Nhxh5?%f
zB|Zc@obAfLy-oK;_$<L=e_7Ivp%S1P7p!=VSi;O*R~O0fGqMO2csSUys4FTSTzE-S
z4B|CV(f{nujnluGS_<EPSJVaR+rq$q;GqkMCGcSp!{h1V)xB2HiVhOnohBxOvZS8C
zgQR1ua~(v%7BGn={Nb9>BYViD!9Y$;*3%dyI_+m6A4n-jMPS3n)7^XB=B^b`=!sr<
z!Vn~j>_!fU1_L<;vDx4X7OVwAB!FrhF4w+B1}2Uj4i0;NZ;ITUrniDK6zndC1NDr@
z^#8BDVYG*Z<MG3*^S7`uvM5C~us?7qcz(GARG%Ma>WP<oXR}If3PYlehFzH(10%~F
z<pW21s(&@j0^9LJ|G<x@`$ePMrZXhk?D;kMnnHsE3-^!TCQ(~sFE8_ryd-z<IhU_H
z10%~Dp@8JRUn(jpPokIXe>^?5beRmx8zF_B+p4~npbGRb)2pQPLoJ*^%l%|eo;g#p
z!%U<f6omqsOj*yOYp+O@tPPOUl-nZA=-gm%ZYQWM(Xz8a@KC6+_f#!aNlD2wUG0_g
zFWZ3J?aOrYxT4d}*;Q@3EOZ?t%6GAA$TPACZ17O{ZnXc7xcw@Lw4=I*o*96%C?luD
z=Epb7jnYm<E|U{bm2RKNkZ99mHF=prgF_0p1pk4+^&Oe__Ee@MU#J3yx<6;k-m0s?
zUzcv;h(L+b6Ms!^?MXWpYP$15p<{X=D~o`G!XcKVq@*VY8ksGla?kX9Hu=h7Et#>-
zzro<#Nw60>8)os|-;{bfKkD$_s>DkNO_&*31U{^2h}w8{Ww83rl9!Y69N)3;d}>}-
zxn*aFG~<3&j>mPu8x=uKvfRcu3+LP{%>S;s6%@jIR1(f~eKsl8|0-3w)w#hSuiYpW
z6iIqQAD+)$ueVAs)De`wKWu22C3=5buJn47&js>9UoUV99CJ=TJrUHxjApHnTD$g+
zNE;~R6DBe|p6)t9=2$UPOX2xaNl{Sre-eAZXfa0;9CC3Y34cB%tq)AsX5n}orcngS
zqz71;V$SSXAiRPJT%I0a>WOEZywQ0EhrqGJOO!L&m^c&;T+Xm$2dCjZ8V7znJsP+8
zTo{MIv9$qDB*4ZZ5iAN068sF^z96@O!yZa(aB48fYgIZ9O2{!F17k06hJZ^Ng#^Z9
z>l;qqQ1oHpc$|1?A~-xjPG$xhORkfR?9V|mJG2N|v00R<rBGYM66B!<2Btc$Js<8}
zuFE@_#^JK;z>l(GrOgkwNHMY~`862G6~_8CgMBbZBp`9m>Ai>NtYJ!3eh}3-wK|<E
z@y^z}&PN3t4kR%i+HrJ&3?HbF@oGq|^E=5Nrk7}Apueq8hw)HF%Gd1|qmHdV@uoaV
z*Gb~J4#?|=TpHLPR4i8Je0=YPde+MxhQvFP<;%TO{}k<F*SN3AcxXrPrzzbGOdJt9
z2afg}U7%<slW60zLB>o66gU@q8O@tMY9|<#aR@UWs+dutau#H0#IxtU#SI4Udg~TV
zJI5h#Y;Ixsu8?E;%c~nc%@tDUu~zlp2@Xm@O$Uko6M4%o)^Q0O``eOa%p$<S&3LFH
zqC~kDWRAdxE{4QA+P1E?a|IN7tQY#t<WP7pg(2~dX5}eYP(tkRU_4aeQfA%zEx5tp
zow~?u#Ri86P&!#8oyh`9Jq_V3Z@3=MfAh~J$@<$x9ozYDG?OPEf8sgCN;NdifBxcn
zv+|p-i{dx`-sAN0XVt%7uh$nnyu-S4<qO|WyMy+h-fml&yFKY4m#55BmCMie>F{r>
zzwlYijhW+d;^nC(EQ~CF1QdFHHy%*~dxs-JH6dK${_f)SUta!cSy#64(b1IaALj-w
zNNAKfyQAvssx2#S2c7%>*Cz4KDn7mk7SGSmo6i1f+k|a%Z=dqc4E}W2c>UY3{d?V(
zsrgM6U#9B0`Px|~jjMNO3mv<A*ZvA0Bg-05g`ViwCoh6izQB%U4Z?{rp&9qODlcs~
zIluVI+kj_^m21w%*W5QW&U=4S+DBsh_GRCux=Cz5KWmbJ!+}c1Lpwg#I`D$ED|sAv
zXHXY^xouPNZM~P57H?MZ^**I&`?fXn)3G%_lX50o_oVBbp1`}>euD6EzY}w}W_dgo
z^IcN?KCdXbQM&f{&WeYN)|`$|m(RVcc$`mma#j60^{-M_CU2W7H!ZrZzB_;S-P`4-
zUmHI=^^m#!>9gqkX;Bxqrkq%Du;{n!_Sd;)`}aqN>3L57SNL~H+1^|G{+g}5uk+IT
za_WiV=BMkb-%YZWe><^tz5b=!vVXtK(23m;($*`drF(nZmESSz&)qi9pPrhpH+^68
zya~*|`A)HC+X-yt*;BeZOvqXx%xv9l6-n>QPd^K*Kb<#Ycj|=`jzNpVdS&wdO%wcn
zJ#ka+W3!u^5?9Z$uJ%iM*LyK{-LK=TcF7jURmT2bJ7>{rH}5}BJ_dc;w#o9;sr=oO
z=hrU0ee3f{xm&0E%5Hwl_LA7{Jkv<P;eakvOX2n}EMLJ1wS$9k_u-27%d5M&4#n61
z+?r$mX`zd&Yi7Er!)!P6$%~G5ojNRg`^ADewmtpzX?vFFpS^JV*p>c?m(~4GZx`Qx
z^}G6N)vK)BqEqT)e@?gg=aFx@<Nbm-uJvj6_*3PsoxZpF`WijS*_XfmTlMDJSNSWq
z?^NI4`|0L=yUE7O&%c<TduxB-sk>o*V&@_?f`#HH&E!t=>Ney5ajw-ozB+iB+Oi+7
zmQ73Vm$Y)z3S0TY`q-75!KKoFR(}5UKT6Sa@#K=&x?dmFHKX^f$)8zw_QkBCFP9hp
zN)L2hR8oC)zj=Dzq(`b<udP^v+PH4Mk~sB#_UHRAeyw_M_oJeDMfI<AKfkY2m+zVK
zI#)FR^vCK2PGxbobMJqdnCE_Kj!5R`6V6HQyWjj^RqeUG&_|L(;ei<Ap&ijxO;w<3
zg~O$#;cnud>%q25eSU6Qly>m4*x5<T*3Qa$ex~1eX?XkbuRWiio{luqFP*3V;oY5G
z!M|*;#h>4?s$oS_epuKvp0~z6WjQw$H;e6C^*-2a+v`8m{e<jQ<G4iimN5T1+<WWQ
zgPn!<>%D(+JuS@$Nh~~g>SxgYz}mp?tJX(t^qSW%y<A>rxtxJ`hD3O-ghkPUlD9us
z%=7)W{oGCG*Ly^ZzxI6DclY;_^5YS2KV7-7Jmo<Lqg9Xn-Q<S6_tDv6-gB#8&(KOf
zH|eHTkG6Q~s<d6<IT3nWv#w7{n6^^-?FsFk_EoWEf0~4jy$x8#!y-`7&5(FU*VfS%
zlKY$vbQ-KXlsCJL-}|@w?bA=f)ia-aK2|&Vs50O4*fgHV+561gCHh}WFQ1<6Ki}Lp
zYJ2wE*W$`s%3j=xQ(NkH$@t!H`+MuBFOxRj6*+x#ipLv)y(V>Mzg?}8{B`2r`BT4F
z-=F?&<K2`aI|Qqy{XC@~{v`jn--)&R_aD7-W=B+%efiIr_`84BZWc^pxB0w<N7gpv
z{rWJ@JH^pk{(b*<`FG7~_Gx+%YQo2TraX}pUYh*9PpCjrneD`dK<Ap$7?bjiK63Vv
z-y2_b2ef<)*mk-vKH$&}*;7**8JO|}6?%3rRbRmlDtsMWI4lH@9ruw@j*TwA?7hg|
za%VV~xSkI0`#t_%({**T%lD{Xo*aKt@Yrp$EcNAf_DkQZ>i?Oa`gT?EznN2)I+r#7
zmOk;P{N9DXU;Fd_Ddy|fx%bIiuA9DTzD3oc>-}yL|0|9k|Ku`#-@f-(3$LEp^(%N`
z5bNLC1;&p#^^baQzjwFh_?PYH+$6&P&s^{?_~4H#|C5<*rT6{)(7x~e727u-l^>~o
zeCkrUC0(3zOONJeHSgVeZ)=W6e}7k1nRlQ#>58pLqRo`In;wf#fi{F1qFFc|=e^{7
z1!@i}2naIywHAK8uvznC@RywOm9xEH7OY8YyXuqm&R|{B%3brLTHi6<l)IKzazTDo
z=+x)&GTQ3@pD)>xf5)+Y?Yq`>(e`fdcC6m@=Kkh*{o`hbcKrIe^1PqtuT4BRe;o|_
z`RB;<ef!MrO`aPsG2g6k*Pf5Br1$SkzcVBDoZPa%D>n-sE51K_-K{lgZ?67*c<i|N
zv0$|mi}%Wj*2jL*KFsl0c$u2V_2awSQql<e;N#}>b6%_Mw@wRt8+B55`@J>qADSI1
zdS`I&@519>g3n(zUwh`GN@3~!&*Jmz6;-{bO)+|U`bA{2Xau{xwa5MawTF4lU)af*
zW^9T3l_wM5`c27P^rLQSxbdO)I+2>0nwddst4t&RKGeE@rsCbwkH;<*JbqYojQLJc
zdtv=+86OG$Z9LX#$IiAC*56J&uCI}JhcES%0|VoB4uNBLF9}}(wPhU?lvw6)J?09x
z-Qa7x!?(6aV9md|);;R|wSm*l#48;>e#~=!;@_ITpS~^Ho_eUb^Vh<Bts3dm+pfQl
zQlGjy?Aq;>%iC7JzpArU@K~?vgWG(0U-ydn{*9?!pLXTyr4PK>W+yu8luI|re|e)&
zyJr3VUr|=3@7MH~?lpLqKew6l@xf^m<0a}>9CrTn>9yw1dH;_UeS35J>30Tm<HS4n
z%Wi(;##tq(AKp=={{4vI$y+~XK5u`m-u_(lnEssI3TI#c`TaFXYr_4??{kYX{wvO$
zI%!$_*RS{7vzPenG%_l?@%h)v7rpWsYu>N?_vuUcriyn-_g5csJJvrXZ||;CTb^WA
zsqM>szHQOGJ@cl1^^e?IGnMbbtA%;5Jm19EeOy|1V$QE4y`93QC;y#`)~;QzzdKIi
z`}T7OTRtY7J|TNd|Nr~cmEm9gZ<U-_p?K-##=f9MDV_KK$UWJ5cURBX%6+%a_(*);
zj<@JqXRz*Gvh3}R{VTrr^!v#y&E4F-uGIRv*VNmqU%XHEne}n@_n!J)|AQ;@9%#f%
zgxy|w^UIRy!e6uZefjvW&QZu+{pIfiz2}wh%1w0NReE8)W3ch9SEg~ITHzC>3oU!~
zVBX)$TT+E*PBJ?x?$EouSNiq})vu=SR_U$xo2&Xc?9Ao&hVh@zN&S31!O-aI*6B|k
z`u*p7f9&{ttMw5(oP^v}Jzvc>e%jdn?|<#H-uHP*tz4p~3eQ&@+r%SjUb9EV*L#wl
zt<~$KCe7r(tG++IxqSZABmeI-uj~8%==0<!Yt8RnIv#fV>(s)y`FC!wRKLBtOyc{U
z+ZXk$>l`^BmuUpEF>&m0Z7_H@ZQcSoaHCI9F(F)HJJaPI?tkuFfBwbihiv)Xhr9J{
zet*=D+p)rV_bkWo?`^BkpSS<J=5W<g`;bXYtlTf&UlA%R)vpQ(nNnB2bK@4<-y5&|
zK6CZ(y^w}*{t)gjkMrj;+va_HyH?Nn=gRW+tC!!7fBpD<S=#Ni(%omSG#li(_0|eF
z99YfNQn>z`%vVsSO5nqihUtfPs5h?MvYeIU@w|6-TKx=6j9dc8m|2pGA$^`EL4_Xn
z#mDzO)N_#F|1P(zmP27eY=gnMpP+7}LPJ9@Q%j-rM$J=*&RU}a3&&%}2OG6P#W@30
zBgi<><li1b3O(*Y`Ip031QdFTAwvub35yvL@3`f3eVW6Nc&9kltyRzgG{#*aQ1PY<
z)E8`USiscs(c$O~yGbk@k0)Nay+xFfh2!xYNUw_HhK7U0cEQ<;Y}6ejzQ;@tOk@$@
zaB47+W0Bhp8I%xM(ZKb%M!-R#zVYMRX9t=Ym^fTo4*X}F#_?{2?M~r11_lNOPgg&e
IbxsLQ0P9g!;{X5v

literal 0
HcmV?d00001

diff --git a/docs/en/api-reference/peripherals/touch_pad.rst b/docs/en/api-reference/peripherals/touch_pad.rst
index 2f89be7042..6223b0784a 100644
--- a/docs/en/api-reference/peripherals/touch_pad.rst
+++ b/docs/en/api-reference/peripherals/touch_pad.rst
@@ -131,16 +131,29 @@ The following list summarizes available measurement parameters and corresponding
 
     * Charge and discharge times of one measurement: :cpp:func:`touch_pad_set_charge_discharge_times`
 
-Relationship between the voltage range (high / low reference voltages), speed (slope), and measurement time is shown in the figure below.
+Relationship between the voltage range (high/low reference voltages), speed (slope), and measurement time is shown in the figure below.
 
-.. figure:: ../../../_static/touch_pad-measurement-parameters.jpg
-    :align: center
-    :alt: Touch Pad - relationship between measurement parameters
-    :figclass: align-center
+.. only:: SOC_TOUCH_VERSION_1
 
-    Touch pad - relationship between measurement parameters
+    .. figure:: ../../../_static/touch_pad-measurement-parameters.jpg
+        :align: center
+        :alt: Touch Pad - relationship between measurement parameters
+        :figclass: align-center
 
-The last chart *Output* represents the touch sensor reading, i.e., the count of pulses collected within the measurement time.
+        Touch pad - relationship between measurement parameters
+
+    The last chart *Output* represents the touch sensor reading, i.e., the count of pulses collected within the measurement time.
+
+.. only:: SOC_TOUCH_VERSION_2
+
+    .. figure:: ../../../_static/touch_pad-measurement-parameters-version2.png
+        :align: center
+        :alt: Touch Pad - relationship between measurement parameters
+        :figclass: align-center
+
+        Touch pad - relationship between measurement parameters
+
+    The last chart *Output* represents the touch sensor reading, i.e., the time taken to accumulate the fixed number of cycles.
 
 All functions are provided in pairs to *set* a specific parameter and to *get* the current parameter's value, e.g., :cpp:func:`touch_pad_set_voltage` and :cpp:func:`touch_pad_get_voltage`.
 
diff --git a/docs/zh_CN/api-reference/peripherals/touch_pad.rst b/docs/zh_CN/api-reference/peripherals/touch_pad.rst
index 42b161e2f3..cfc9413a17 100644
--- a/docs/zh_CN/api-reference/peripherals/touch_pad.rst
+++ b/docs/zh_CN/api-reference/peripherals/touch_pad.rst
@@ -133,14 +133,27 @@
 
 电压门限（参考低值/参考高值）、速率（斜率）与测量时间的关系如下图所示：
 
-.. figure:: ../../../_static/touch_pad-measurement-parameters.jpg
-    :align: center
-    :alt: Touch Pad - relationship between measurement parameters
-    :figclass: align-center
+.. only:: SOC_TOUCH_VERSION_1
 
-    触摸传感器 - 测量参数之间的关系
+    .. figure:: ../../../_static/touch_pad-measurement-parameters.jpg
+        :align: center
+        :alt: Touch Pad - relationship between measurement parameters
+        :figclass: align-center
 
-上图中的 *Output* 代表触摸传感器读值，即一个测量周期内测得的脉冲计数值。
+        触摸传感器 - 测量参数之间的关系
+
+    上图中的 *Output* 代表触摸传感器读值，即一个测量周期内测得的脉冲计数值。
+
+.. only:: SOC_TOUCH_VERSION_2
+
+    .. figure:: ../../../_static/touch_pad-measurement-parameters-version2.png
+        :align: center
+        :alt: Touch Pad - relationship between measurement parameters
+        :figclass: align-center
+
+        触摸传感器 - 测量参数之间的关系
+
+    上图中的 *Output* 代表触摸传感器读值，即固定充放电次数所需的时间。
 
 所有函数均成对出现，用于设定某一特定参数，并获取当前参数值。例如：:cpp:func:`touch_pad_set_voltage` 和 :cpp:func:`touch_pad_get_voltage`。
 

From f2adee8b28af668e89c3752a9f20b6272e4f809d Mon Sep 17 00:00:00 2001
From: KonstantinKondrashov <konstantin@espressif.com>
Date: Mon, 4 Jul 2022 18:06:00 +0800
Subject: [PATCH 218/665] efuse(es32c2): Supports 26MHz XTAL

---
 components/efuse/esp32c2/esp_efuse_utility.c   | 2 +-
 components/hal/esp32c2/efuse_hal.c             | 6 ++++++
 components/hal/esp32c2/include/hal/efuse_hal.h | 2 +-
 components/hal/esp32c2/include/hal/efuse_ll.h  | 4 ++++
 4 files changed, 12 insertions(+), 2 deletions(-)

diff --git a/components/efuse/esp32c2/esp_efuse_utility.c b/components/efuse/esp32c2/esp_efuse_utility.c
index 2d3baf6d2b..37e5f4bd8a 100644
--- a/components/efuse/esp32c2/esp_efuse_utility.c
+++ b/components/efuse/esp32c2/esp_efuse_utility.c
@@ -42,7 +42,7 @@ const esp_efuse_range_addr_t range_write_addr_blocks[] = {
 // Update Efuse timing configuration
 static esp_err_t esp_efuse_set_timing(void)
 {
-    // no need to set special timing values
+    efuse_hal_set_timing(0);
     return ESP_OK;
 }
 #endif // ifndef CONFIG_EFUSE_VIRTUAL
diff --git a/components/hal/esp32c2/efuse_hal.c b/components/hal/esp32c2/efuse_hal.c
index 1c01e3f72d..2bf6908baa 100644
--- a/components/hal/esp32c2/efuse_hal.c
+++ b/components/hal/esp32c2/efuse_hal.c
@@ -10,6 +10,7 @@
 #include "hal/assert.h"
 #include "hal/efuse_hal.h"
 #include "hal/efuse_ll.h"
+#include "hal/clk_tree_ll.h"
 
 #define ESP_EFUSE_BLOCK_ERROR_BITS(error_reg, block) ((error_reg) & (0x0F << (4 * (block))))
 
@@ -29,6 +30,11 @@ void efuse_hal_set_timing(uint32_t apb_freq_hz)
 {
     (void) apb_freq_hz;
     efuse_ll_set_pwr_off_num(0x190);
+    int xtal = clk_ll_xtal_load_freq_mhz();
+    HAL_ASSERT(xtal == 40 || xtal == 26);
+    // for the XTAL = 40 MHz we use the default value = 200.
+    // XTAL = 26 MHz the value = 130.
+    efuse_ll_set_tpgm_inactive(xtal * 5);
 }
 
 void efuse_hal_read(void)
diff --git a/components/hal/esp32c2/include/hal/efuse_hal.h b/components/hal/esp32c2/include/hal/efuse_hal.h
index ec1cf007ef..c4bc7fcc1f 100644
--- a/components/hal/esp32c2/include/hal/efuse_hal.h
+++ b/components/hal/esp32c2/include/hal/efuse_hal.h
@@ -19,7 +19,7 @@ extern "C" {
 /**
  * @brief set eFuse timings
  *
- * @param apb_freq_hz APB frequency in Hz
+ * @param apb_freq_hz APB frequency in Hz (not used, kept for API compatibility)
  */
 void efuse_hal_set_timing(uint32_t apb_freq_hz);
 
diff --git a/components/hal/esp32c2/include/hal/efuse_ll.h b/components/hal/esp32c2/include/hal/efuse_ll.h
index 6cbcee4ef5..9847ab3f85 100644
--- a/components/hal/esp32c2/include/hal/efuse_ll.h
+++ b/components/hal/esp32c2/include/hal/efuse_ll.h
@@ -120,6 +120,10 @@ __attribute__((always_inline)) static inline void efuse_ll_set_pwr_off_num(uint1
     EFUSE.wr_tim_conf2.pwr_off_num = value;
 }
 
+__attribute__((always_inline)) static inline void efuse_ll_set_tpgm_inactive(uint8_t value)
+{
+    EFUSE.wr_tim_conf0.tpgm_inactive = value;
+}
 /******************* eFuse control functions *************************/
 
 #ifdef __cplusplus

From 3887cac78e6f58018c197aa5fc5d8f39c26e7655 Mon Sep 17 00:00:00 2001
From: muhaidong <muhaidong@espressif.com>
Date: Wed, 24 Aug 2022 18:09:37 +0800
Subject: [PATCH 219/665] esp_wifi: fix pairwise cipher tkip pmf compability
 issue.

---
 components/esp_wifi/lib | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/esp_wifi/lib b/components/esp_wifi/lib
index cf684f8a90..6627b6c640 160000
--- a/components/esp_wifi/lib
+++ b/components/esp_wifi/lib
@@ -1 +1 @@
-Subproject commit cf684f8a90e01dba4ea5ea1aeffdd3ff0a442995
+Subproject commit 6627b6c64035ae8eafba7d441b06fee0c4fe481b

From 38d30548d4ae308413565b51f60c76099fcc005f Mon Sep 17 00:00:00 2001
From: Marius Vikhammer <marius.vikhammer@espressif.com>
Date: Wed, 24 Aug 2022 18:31:45 +0800
Subject: [PATCH 220/665] freertos: fixed ORIG_INCLUDE_PATH cmake property
 having the wrong path

FreeRTOS include path was changed, but ORIG_INCLUDE_PATH wasn't updated to reflect this.
---
 components/freertos/CMakeLists.txt                  |  7 ++++++-
 components/freertos/test_apps/.build-test-rules.yml |  6 ++++++
 .../freertos/test_apps/orig_inc_path/CMakeLists.txt |  6 ++++++
 .../freertos/test_apps/orig_inc_path/README.md      |  2 ++
 .../test_apps/orig_inc_path/main/CMakeLists.txt     |  6 ++++++
 .../test_apps/orig_inc_path/main/test_main.c        | 13 +++++++++++++
 .../test_apps/orig_inc_path/sdkconfig.ci.default    |  0
 .../orig_inc_path/sdkconfig.ci.freertos_smp         |  1 +
 8 files changed, 40 insertions(+), 1 deletion(-)
 create mode 100644 components/freertos/test_apps/.build-test-rules.yml
 create mode 100644 components/freertos/test_apps/orig_inc_path/CMakeLists.txt
 create mode 100644 components/freertos/test_apps/orig_inc_path/README.md
 create mode 100644 components/freertos/test_apps/orig_inc_path/main/CMakeLists.txt
 create mode 100644 components/freertos/test_apps/orig_inc_path/main/test_main.c
 create mode 100644 components/freertos/test_apps/orig_inc_path/sdkconfig.ci.default
 create mode 100644 components/freertos/test_apps/orig_inc_path/sdkconfig.ci.freertos_smp

diff --git a/components/freertos/CMakeLists.txt b/components/freertos/CMakeLists.txt
index b62e112596..78a8e4ae4e 100644
--- a/components/freertos/CMakeLists.txt
+++ b/components/freertos/CMakeLists.txt
@@ -140,7 +140,12 @@ idf_component_register(SRCS "${srcs}"
                     PRIV_REQUIRES soc esp_pm)
 
 idf_component_get_property(COMPONENT_DIR freertos COMPONENT_DIR)
-idf_component_set_property(freertos ORIG_INCLUDE_PATH "${COMPONENT_DIR}/include/freertos/")
+
+if(CONFIG_FREERTOS_SMP)
+    idf_component_set_property(freertos ORIG_INCLUDE_PATH "${COMPONENT_DIR}/FreeRTOS-Kernel-SMP/include/freertos/")
+else()
+    idf_component_set_property(freertos ORIG_INCLUDE_PATH "${COMPONENT_DIR}/FreeRTOS-Kernel/include/freertos/")
+endif()
 
 if(CONFIG_FREERTOS_DEBUG_OCDAWARE)
     target_link_libraries(${COMPONENT_LIB} INTERFACE "-Wl,--undefined=uxTopUsedPriority") #will be removed
diff --git a/components/freertos/test_apps/.build-test-rules.yml b/components/freertos/test_apps/.build-test-rules.yml
new file mode 100644
index 0000000000..8a0214c0a6
--- /dev/null
+++ b/components/freertos/test_apps/.build-test-rules.yml
@@ -0,0 +1,6 @@
+# Documentation: .gitlab/ci/README.md#manifest-file-to-control-the-buildtest-apps
+
+components/freertos/test_apps/orig_inc_path:
+  enable:
+    - if: IDF_TARGET in ["esp32"]
+      reason: The feature only depends on the build system, nothing target-specific that needs to be tested
diff --git a/components/freertos/test_apps/orig_inc_path/CMakeLists.txt b/components/freertos/test_apps/orig_inc_path/CMakeLists.txt
new file mode 100644
index 0000000000..1ddfb866ad
--- /dev/null
+++ b/components/freertos/test_apps/orig_inc_path/CMakeLists.txt
@@ -0,0 +1,6 @@
+# The following lines of boilerplate have to be in your project's
+# CMakeLists in this exact order for cmake to work correctly
+cmake_minimum_required(VERSION 3.16)
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+project(test_freertos_orig_inc_path)
diff --git a/components/freertos/test_apps/orig_inc_path/README.md b/components/freertos/test_apps/orig_inc_path/README.md
new file mode 100644
index 0000000000..f708a1985a
--- /dev/null
+++ b/components/freertos/test_apps/orig_inc_path/README.md
@@ -0,0 +1,2 @@
+| Supported Targets | ESP32 |
+| ----------------- | ----- |
diff --git a/components/freertos/test_apps/orig_inc_path/main/CMakeLists.txt b/components/freertos/test_apps/orig_inc_path/main/CMakeLists.txt
new file mode 100644
index 0000000000..5b80b256ee
--- /dev/null
+++ b/components/freertos/test_apps/orig_inc_path/main/CMakeLists.txt
@@ -0,0 +1,6 @@
+idf_component_register(SRCS "test_main.c"
+                       INCLUDE_DIRS ".")
+
+# Update include path to not include the directory, i.e. "task.h" instead of "freertos/task.h"
+idf_component_get_property(FREERTOS_ORIG_INCLUDE_PATH freertos ORIG_INCLUDE_PATH)
+target_include_directories(${COMPONENT_TARGET} PRIVATE "${FREERTOS_ORIG_INCLUDE_PATH}")
diff --git a/components/freertos/test_apps/orig_inc_path/main/test_main.c b/components/freertos/test_apps/orig_inc_path/main/test_main.c
new file mode 100644
index 0000000000..a597b1b3b8
--- /dev/null
+++ b/components/freertos/test_apps/orig_inc_path/main/test_main.c
@@ -0,0 +1,13 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+/* Check that freeRTOS headers can be included without the 'freertos/' directory path prefix */
+#include "FreeRTOS.h"
+#include "task.h"
+
+void app_main(void)
+{
+}
diff --git a/components/freertos/test_apps/orig_inc_path/sdkconfig.ci.default b/components/freertos/test_apps/orig_inc_path/sdkconfig.ci.default
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/components/freertos/test_apps/orig_inc_path/sdkconfig.ci.freertos_smp b/components/freertos/test_apps/orig_inc_path/sdkconfig.ci.freertos_smp
new file mode 100644
index 0000000000..08f988b14a
--- /dev/null
+++ b/components/freertos/test_apps/orig_inc_path/sdkconfig.ci.freertos_smp
@@ -0,0 +1 @@
+CONFIG_FREERTOS_SMP=y

From ebef6bc97ef5c0e711e30e289fe4bfb00aad06e5 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Jan=20Procha=CC=81zka?=
 <90197375+P-R-O-C-H-Y@users.noreply.github.com>
Date: Wed, 24 Aug 2022 13:49:05 +0200
Subject: [PATCH 221/665] added missing call to set hold register bit

This commit fixes gpio_hold_en(pin) function for ESP32, where after wakeup from deep sleep, the pin gets reset to default state and stop holding the pin level.
---
 components/hal/esp32/include/hal/rtc_io_ll.h | 19 ++++++-------------
 tools/ci/check_copyright_ignore.txt          |  1 -
 2 files changed, 6 insertions(+), 14 deletions(-)

diff --git a/components/hal/esp32/include/hal/rtc_io_ll.h b/components/hal/esp32/include/hal/rtc_io_ll.h
index f96452532e..4e178cc73a 100644
--- a/components/hal/esp32/include/hal/rtc_io_ll.h
+++ b/components/hal/esp32/include/hal/rtc_io_ll.h
@@ -1,16 +1,8 @@
-// Copyright 2015-2019 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 /*******************************************************************************
  * NOTICE
@@ -229,6 +221,7 @@ static inline void rtcio_ll_pulldown_disable(int rtcio_num)
 static inline void rtcio_ll_force_hold_enable(int rtcio_num)
 {
     REG_SET_BIT(RTC_CNTL_HOLD_FORCE_REG, rtc_io_desc[rtcio_num].hold_force);
+    REG_SET_BIT(rtc_io_desc[rtcio_num].reg, rtc_io_desc[rtcio_num].hold);
 }
 
 /**
diff --git a/tools/ci/check_copyright_ignore.txt b/tools/ci/check_copyright_ignore.txt
index 0dd91d75c6..c4bf09f1e1 100644
--- a/tools/ci/check_copyright_ignore.txt
+++ b/tools/ci/check_copyright_ignore.txt
@@ -723,7 +723,6 @@ components/hal/esp32/include/hal/aes_ll.h
 components/hal/esp32/include/hal/can_hal.h
 components/hal/esp32/include/hal/can_types.h
 components/hal/esp32/include/hal/mpu_ll.h
-components/hal/esp32/include/hal/rtc_io_ll.h
 components/hal/esp32/include/hal/rwdt_ll.h
 components/hal/esp32/include/hal/spi_flash_encrypted_ll.h
 components/hal/esp32/include/hal/touch_sensor_hal.h

From 1ab3e64ceea81bfbf5f78a0c1c219af162ce3946 Mon Sep 17 00:00:00 2001
From: Jakob Hasse <jakob.hasse@espressif.com>
Date: Tue, 23 Aug 2022 17:10:16 +0200
Subject: [PATCH 222/665] doc (nvs): added note about maximum possible
 namespaces

---
 components/nvs_flash/include/nvs.h          | 4 ++++
 docs/en/api-reference/storage/nvs_flash.rst | 2 +-
 2 files changed, 5 insertions(+), 1 deletion(-)

diff --git a/components/nvs_flash/include/nvs.h b/components/nvs_flash/include/nvs.h
index c49a212749..966c16de69 100644
--- a/components/nvs_flash/include/nvs.h
+++ b/components/nvs_flash/include/nvs.h
@@ -132,6 +132,8 @@ typedef struct nvs_opaque_iterator_t *nvs_iterator_t;
  *               mode is NVS_READONLY
  *             - ESP_ERR_NVS_INVALID_NAME if namespace name doesn't satisfy constraints
  *             - ESP_ERR_NO_MEM in case memory could not be allocated for the internal structures
+ *             - ESP_ERR_NVS_NOT_ENOUGH_SPACE if there is no space for a new entry or there are too many different
+ *                                  namespaces (maximum allowed different namespaces: 254)
  *             - other error codes from the underlying storage driver
  */
 esp_err_t nvs_open(const char* namespace_name, nvs_open_mode_t open_mode, nvs_handle_t *out_handle);
@@ -161,6 +163,8 @@ esp_err_t nvs_open(const char* namespace_name, nvs_open_mode_t open_mode, nvs_ha
  *               mode is NVS_READONLY
  *             - ESP_ERR_NVS_INVALID_NAME if namespace name doesn't satisfy constraints
  *             - ESP_ERR_NO_MEM in case memory could not be allocated for the internal structures
+ *             - ESP_ERR_NVS_NOT_ENOUGH_SPACE if there is no space for a new entry or there are too many different
+ *                                  namespaces (maximum allowed different namespaces: 254)
  *             - other error codes from the underlying storage driver
  */
 esp_err_t nvs_open_from_partition(const char *part_name, const char* namespace_name, nvs_open_mode_t open_mode, nvs_handle_t *out_handle);
diff --git a/docs/en/api-reference/storage/nvs_flash.rst b/docs/en/api-reference/storage/nvs_flash.rst
index 03891c4a27..0a18dafcf4 100644
--- a/docs/en/api-reference/storage/nvs_flash.rst
+++ b/docs/en/api-reference/storage/nvs_flash.rst
@@ -46,7 +46,7 @@ Data type check is also performed when reading a value. An error is returned if
 Namespaces
 ^^^^^^^^^^
 
-To mitigate potential conflicts in key names between different components, NVS assigns each key-value pair to one of namespaces. Namespace names follow the same rules as key names, i.e., the maximum length is 15 characters. Namespace name is specified in the :cpp:func:`nvs_open` or :cpp:type:`nvs_open_from_partition` call. This call returns an opaque handle, which is used in subsequent calls to the ``nvs_get_*``, ``nvs_set_*``, and :cpp:func:`nvs_commit` functions. This way, a handle is associated with a namespace, and key names will not collide with same names in other namespaces. Please note that the namespaces with the same name in different NVS partitions are considered as separate namespaces.
+To mitigate potential conflicts in key names between different components, NVS assigns each key-value pair to one of namespaces. Namespace names follow the same rules as key names, i.e., the maximum length is 15 characters. Furthermore, there can be no more than 254 different namespaces in one NVS partition. Namespace name is specified in the :cpp:func:`nvs_open` or :cpp:type:`nvs_open_from_partition` call. This call returns an opaque handle, which is used in subsequent calls to the ``nvs_get_*``, ``nvs_set_*``, and :cpp:func:`nvs_commit` functions. This way, a handle is associated with a namespace, and key names will not collide with same names in other namespaces. Please note that the namespaces with the same name in different NVS partitions are considered as separate namespaces.
 
 NVS Iterators
 ^^^^^^^^^^^^^

From d21904fba9cf43f0866ff5d7d430fd2ad33865c1 Mon Sep 17 00:00:00 2001
From: Zhang Tan <zhangtan@espressif.com>
Date: Wed, 24 Aug 2022 23:48:54 +0800
Subject: [PATCH 223/665] docs: fix typo in get-started chapter

---
 docs/en/get-started/establish-serial-connection.rst | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/docs/en/get-started/establish-serial-connection.rst b/docs/en/get-started/establish-serial-connection.rst
index 664d8c3cf8..9ff8b6ad2f 100644
--- a/docs/en/get-started/establish-serial-connection.rst
+++ b/docs/en/get-started/establish-serial-connection.rst
@@ -83,7 +83,7 @@ For boards with an installed USB-to-UART bridge, the connection between the pers
                 shape = line;
                 style = dotted;
                 color = "#FF0000";
-                label = "Developmment Board\n\n\n";
+                label = "Development Board\n\n\n";
                 BRIDGE; CHIP;
             }
     }
@@ -121,7 +121,7 @@ Sometimes the USB-to-UART bridge is external. This is often used in small develo
                 shape = line;
                 style = dotted;
                 color = "#FF0000";
-                label = "Programmmer Board\n\n\n";
+                label = "Programmer Board\n\n\n";
                 BRIDGE
             }
             group {

From 3556536748e4da8da0482c447fe95e2fd2d4d784 Mon Sep 17 00:00:00 2001
From: Alexey Lapshin <alexey.lapshin@espressif.com>
Date: Tue, 23 Aug 2022 08:17:24 +0000
Subject: [PATCH 224/665] tools: update gdb version to '11.2_20220823'

Closes https://github.com/espressif/esp-idf/issues/6124
---
 tools/idf_tools.py |   3 ++
 tools/tools.json   | 112 ++++++++++++++++++++++-----------------------
 2 files changed, 59 insertions(+), 56 deletions(-)

diff --git a/tools/idf_tools.py b/tools/idf_tools.py
index 37f2b9ce0a..f07786784c 100755
--- a/tools/idf_tools.py
+++ b/tools/idf_tools.py
@@ -128,8 +128,11 @@ class Platforms:
         'osx': PLATFORM_MACOS,
         'darwin': PLATFORM_MACOS,
         'Darwin-x86_64': PLATFORM_MACOS,
+        'x86_64-apple-darwin': PLATFORM_MACOS,
         PLATFORM_MACOS_ARM64: PLATFORM_MACOS_ARM64,
         'Darwin-arm64': PLATFORM_MACOS_ARM64,
+        'aarch64-apple-darwin': PLATFORM_MACOS_ARM64,
+        'arm64-apple-darwin': PLATFORM_MACOS_ARM64,
         # Linux
         PLATFORM_LINUX64: PLATFORM_LINUX64,
         'linux64': PLATFORM_LINUX64,
diff --git a/tools/tools.json b/tools/tools.json
index d09e32b07b..127f62e9f1 100644
--- a/tools/tools.json
+++ b/tools/tools.json
@@ -26,51 +26,51 @@
       "versions": [
         {
           "linux-amd64": {
-            "sha256": "a68ba3e142b9c2b1202756ce29f869f808f07298a22c080d061aa606d298a903",
-            "size": 26942439,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/xtensa-esp-elf-gdb-11.2_20220808-x86_64-linux-gnu.tar.gz"
+            "sha256": "b5f7cc3e4b5a58db655754083ed9652e4953e71c3b4922fb624e7a034ec24a64",
+            "size": 26947336,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220823/xtensa-esp-elf-gdb-11.2_20220823-x86_64-linux-gnu.tar.gz"
           },
           "linux-arm64": {
-            "sha256": "50e6f37db46bed058520fb60734959f70124760e9284005aceae6c65383c0c49",
-            "size": 27128251,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/xtensa-esp-elf-gdb-11.2_20220808-aarch64-linux-gnu.tar.gz"
+            "sha256": "816acfae38b6b443f4f1590395f68f079243539259d19c7772ae6416c6519444",
+            "size": 27134508,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220823/xtensa-esp-elf-gdb-11.2_20220823-aarch64-linux-gnu.tar.gz"
           },
           "linux-armel": {
-            "sha256": "3e587ca9fd1162555df3f2349be4ae86ad9279507500f6e412d5f111c692f84b",
-            "size": 25199023,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/xtensa-esp-elf-gdb-11.2_20220808-arm-linux-gnueabi.tar.gz"
+            "sha256": "4dd1bace0633196fddfdcef3cebcc4bbfce22f5a0d2d1e3d618f3d8a6cbfcacc",
+            "size": 25205239,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220823/xtensa-esp-elf-gdb-11.2_20220823-arm-linux-gnueabi.tar.gz"
           },
           "linux-armhf": {
-            "sha256": "3c8e3721784bcb644a4f4fe486fa4939b51cef2a22eda601c830695ab3fc8108",
-            "size": 23483241,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/xtensa-esp-elf-gdb-11.2_20220808-arm-linux-gnueabihf.tar.gz"
+            "sha256": "53a142b9a508a8babe6b7edf3090bb49e3714380ba819b54052425fcf1ac6f9c",
+            "size": 23491575,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220823/xtensa-esp-elf-gdb-11.2_20220823-arm-linux-gnueabihf.tar.gz"
           },
           "linux-i686": {
-            "sha256": "c0a92aa2edc1463ca2cd09c3c9828bc48f2a69402de5ce413abe0a1ce01db8ea",
-            "size": 25972305,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/xtensa-esp-elf-gdb-11.2_20220808-i586-linux-gnu.tar.gz"
+            "sha256": "27744d09d171be2f55ec15fa7f2d7f8ff94d33f7e130d24ebe082cb6c438618b",
+            "size": 25978028,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220823/xtensa-esp-elf-gdb-11.2_20220823-i586-linux-gnu.tar.gz"
           },
           "macos": {
-            "sha256": "8a19adf0ffb241727240078b917f50ef5c5340d32bba81e433fcf5c04547bf32",
-            "size": 36473471,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/xtensa-esp-elf-gdb-11.2_20220808-x86_64-apple-darwin14.tar.gz"
+            "sha256": "1432faa12d7301133f6ee654d60751b57adcc6cf323ee1ecc393f06f0225eff4",
+            "size": 38386785,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220823/xtensa-esp-elf-gdb-11.2_20220823-x86_64-apple-darwin14.tar.gz"
           },
           "macos-arm64": {
-            "sha256": "8a19adf0ffb241727240078b917f50ef5c5340d32bba81e433fcf5c04547bf32",
-            "size": 36473471,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/xtensa-esp-elf-gdb-11.2_20220808-x86_64-apple-darwin14.tar.gz"
+            "sha256": "d0b542ef070ea72857f9cf554f176a0a9d868cd59e05ac293ad39402bcc5277d",
+            "size": 21671964,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220823/xtensa-esp-elf-gdb-11.2_20220823-aarch64-apple-darwin21.1.tar.gz"
           },
-          "name": "11.2_20220808",
+          "name": "11.2_20220823",
           "status": "recommended",
           "win32": {
-            "sha256": "fc6f4ca1cbe00bb51bf49282b276356ec2cba566c314a647892d6213accd6c8a",
-            "size": 23240883,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/xtensa-esp-elf-gdb-11.2_20220808-i686-w64-mingw32.zip"
+            "sha256": "1678b06aa80b1d689d05548056635efde5b73b98f2c3de5d555bcfc6f374c5d0",
+            "size": 23241302,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220823/xtensa-esp-elf-gdb-11.2_20220823-i686-w64-mingw32.zip"
           },
           "win64": {
-            "sha256": "f53af973b66490697bdaa46937fc8fe89c5ca23ecc889be8c918383dcfcf0e0f",
-            "size": 25133502,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/xtensa-esp-elf-gdb-11.2_20220808-x86_64-w64-mingw32.zip"
+            "sha256": "7060df4b6aa133e282147c3651d50222d677d6a0fff92979c500353b099a3f41",
+            "size": 25135265,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220823/xtensa-esp-elf-gdb-11.2_20220823-x86_64-w64-mingw32.zip"
           }
         }
       ]
@@ -99,51 +99,51 @@
       "versions": [
         {
           "linux-amd64": {
-            "sha256": "ee1f2f5bfc8805e3887ba628a7475c22b56dfa69f90a1eaec1b1ab7fbff0b27b",
-            "size": 26795828,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/riscv32-esp-elf-gdb-11.2_20220808-x86_64-linux-gnu.tar.gz"
+            "sha256": "6bf5b5d2d407e074af2a74fc826764934ac1625a1751c52fbc0d4d7772061f8f",
+            "size": 26799809,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220823/riscv32-esp-elf-gdb-11.2_20220823-x86_64-linux-gnu.tar.gz"
           },
           "linux-arm64": {
-            "sha256": "1de34770a1421b25eb79e57505d6e5ad3a73b31075064c7667ae66bf060f5746",
-            "size": 27017662,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/riscv32-esp-elf-gdb-11.2_20220808-aarch64-linux-gnu.tar.gz"
+            "sha256": "e54ef67cdb5724fc2da8f0487f19b2c83c08b560fff317f5ffd98fbb230b397a",
+            "size": 27021672,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220823/riscv32-esp-elf-gdb-11.2_20220823-aarch64-linux-gnu.tar.gz"
           },
           "linux-armel": {
-            "sha256": "edc4ca65cfb59e01cac604e1e8915a6a85c8d44a193f13b5664dd2bcfe144f43",
-            "size": 25530723,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/riscv32-esp-elf-gdb-11.2_20220808-arm-linux-gnueabi.tar.gz"
+            "sha256": "86772c6aee8a05b2c75a6b04e9da630e35e8415b64da8ccde92a5fb2d3c7fcf4",
+            "size": 25532577,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220823/riscv32-esp-elf-gdb-11.2_20220823-arm-linux-gnueabi.tar.gz"
           },
           "linux-armhf": {
-            "sha256": "40874852b4a30fd90eb52996f077363bf7645c50f0f7defdf8b8e4adc5f45681",
-            "size": 23773773,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/riscv32-esp-elf-gdb-11.2_20220808-arm-linux-gnueabihf.tar.gz"
+            "sha256": "0893cbc6e987c9e2016775e364733f9c34eb1c6ba283d296d8ff503a5a054c59",
+            "size": 23773607,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220823/riscv32-esp-elf-gdb-11.2_20220823-arm-linux-gnueabihf.tar.gz"
           },
           "linux-i686": {
-            "sha256": "0d20d58ea1acc9ae35f455a4139c8cd06174c1f0910a7751793bc4265b464550",
-            "size": 26184428,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/riscv32-esp-elf-gdb-11.2_20220808-i586-linux-gnu.tar.gz"
+            "sha256": "3463be3e24182b7f1bd0fb232020534445b2d0ea0e7093c1b4f4da102b3baf52",
+            "size": 26188698,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220823/riscv32-esp-elf-gdb-11.2_20220823-i586-linux-gnu.tar.gz"
           },
           "macos": {
-            "sha256": "a4a7df6e41e378614af4600ef82f958308e1b0826680763b504c88bd55ca1551",
-            "size": 36498017,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/riscv32-esp-elf-gdb-11.2_20220808-x86_64-apple-darwin14.tar.gz"
+            "sha256": "a9db1811ebb9271134eba2f7c303fc2587bd4b2a1ae33cd05ff2605cd2fb30d2",
+            "size": 38397584,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220823/riscv32-esp-elf-gdb-11.2_20220823-x86_64-apple-darwin14.tar.gz"
           },
           "macos-arm64": {
-            "sha256": "a4a7df6e41e378614af4600ef82f958308e1b0826680763b504c88bd55ca1551",
-            "size": 36498017,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/riscv32-esp-elf-gdb-11.2_20220808-x86_64-apple-darwin14.tar.gz"
+            "sha256": "c94fb6d726b8d97e65e23237f5126a41343bca8f22a0414df5f0e6777e36f51c",
+            "size": 21593613,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220823/riscv32-esp-elf-gdb-11.2_20220823-aarch64-apple-darwin21.1.tar.gz"
           },
-          "name": "11.2_20220808",
+          "name": "11.2_20220823",
           "status": "recommended",
           "win32": {
-            "sha256": "2cb141a778d501c3b885e4f11a25aa24a20b6bf06bc9cfcc12b672418b0e967c",
-            "size": 23435406,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/riscv32-esp-elf-gdb-11.2_20220808-i686-w64-mingw32.zip"
+            "sha256": "20cdee8a1c01428363ef02f4cc8035c65508d6b43560c525733eae94b7c7bb50",
+            "size": 23436802,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220823/riscv32-esp-elf-gdb-11.2_20220823-i686-w64-mingw32.zip"
           },
           "win64": {
-            "sha256": "01063604e35e3271837eca383ed38e2f069b88c84e5b41a6ad5be7399f14eed7",
-            "size": 24801931,
-            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220808/riscv32-esp-elf-gdb-11.2_20220808-x86_64-w64-mingw32.zip"
+            "sha256": "add72366485b784b66837ce263548980f1df144d0954c42d75a81f6acbd43cac",
+            "size": 24802315,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp-gdb-v11.2_20220823/riscv32-esp-elf-gdb-11.2_20220823-x86_64-w64-mingw32.zip"
           }
         }
       ]

From 244a1b5e6a4e9906b229430b474ce2a953ba2241 Mon Sep 17 00:00:00 2001
From: Alexey Lapshin <alexey.lapshin@espressif.com>
Date: Tue, 23 Aug 2022 16:02:42 +0400
Subject: [PATCH 225/665] tools: fix test_abort backtrace

---
 tools/test_apps/system/panic/pytest_panic.py | 9 +++++----
 1 file changed, 5 insertions(+), 4 deletions(-)

diff --git a/tools/test_apps/system/panic/pytest_panic.py b/tools/test_apps/system/panic/pytest_panic.py
index fe11577e6a..76f9ff5cc8 100644
--- a/tools/test_apps/system/panic/pytest_panic.py
+++ b/tools/test_apps/system/panic/pytest_panic.py
@@ -272,10 +272,10 @@ def test_abort(dut: PanicTestDut, config: str, test_func_name: str) -> None:
             dut,
             config,
             expected_backtrace=[
-                # Backtrace interrupted when abort is called, IDF-842
                 'panic_abort',
                 'esp_system_abort',
-            ],
+                'abort'
+            ] + get_default_backtrace(test_func_name),
         )
     else:
         common_test(dut, config)
@@ -295,10 +295,11 @@ def test_ub(dut: PanicTestDut, config: str, test_func_name: str) -> None:
             dut,
             config,
             expected_backtrace=[
-                # Backtrace interrupted when abort is called, IDF-842
                 'panic_abort',
                 'esp_system_abort',
-            ],
+                '__ubsan_default_handler',
+                '__ubsan_handle_out_of_bounds'
+            ] + get_default_backtrace(test_func_name),
         )
     else:
         common_test(dut, config)

From 6455c27a9cb602bf9c3462702e15bd5e1a04de4a Mon Sep 17 00:00:00 2001
From: Alexey Lapshin <alexey.lapshin@espressif.com>
Date: Sat, 20 Aug 2022 12:00:54 +0400
Subject: [PATCH 226/665] ci: fix test_idf_tools dependencies

---
 .gitlab/ci/host-test.yml | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/.gitlab/ci/host-test.yml b/.gitlab/ci/host-test.yml
index fd159261f9..5ba295e389 100644
--- a/.gitlab/ci/host-test.yml
+++ b/.gitlab/ci/host-test.yml
@@ -220,6 +220,8 @@ test_idf_tools:
     name: $ESP_ENV_IMAGE
     entrypoint: [""]  # use system python3. no extra pip package installed
   script:
+    # Tools must be downloaded for testing
+    - python3 ${IDF_PATH}/tools/idf_tools.py download
     - cd ${IDF_PATH}/tools/test_idf_tools
     - python3 -m pip install jsonschema
     - python3 ./test_idf_tools.py

From 697755dfe53cce4a105deeeaa00f3eaa82df65c2 Mon Sep 17 00:00:00 2001
From: xiongweichao <xiongweichao@espressif.com>
Date: Wed, 24 Aug 2022 11:05:03 +0800
Subject: [PATCH 227/665] Fixed sink not being able to output mono audio
 because it can only decode dual channel audio data

---
 .../host/bluedroid/btc/profile/std/a2dp/btc_a2dp_sink.c  | 3 ++-
 .../bluedroid/classic_bt/a2dp_sink/main/bt_app_av.c      | 9 ++++++++-
 2 files changed, 10 insertions(+), 2 deletions(-)

diff --git a/components/bt/host/bluedroid/btc/profile/std/a2dp/btc_a2dp_sink.c b/components/bt/host/bluedroid/btc/profile/std/a2dp/btc_a2dp_sink.c
index 3482dcfee5..5b753f703d 100644
--- a/components/bt/host/bluedroid/btc/profile/std/a2dp/btc_a2dp_sink.c
+++ b/components/bt/host/bluedroid/btc/profile/std/a2dp/btc_a2dp_sink.c
@@ -415,7 +415,8 @@ static void btc_a2dp_sink_handle_decoder_reset(tBTC_MEDIA_SINK_CFG_UPDATE *p_msg
     a2dp_sink_local_param.btc_aa_snk_cb.rx_flush = FALSE;
     APPL_TRACE_EVENT("Reset to sink role");
     status = OI_CODEC_SBC_DecoderReset(&a2dp_sink_local_param.context, a2dp_sink_local_param.contextData,
-                                        sizeof(a2dp_sink_local_param.contextData), 2, 2, FALSE, FALSE);
+                                        sizeof(a2dp_sink_local_param.contextData), a2dp_sink_local_param.btc_aa_snk_cb.channel_count,
+                                        a2dp_sink_local_param.btc_aa_snk_cb.channel_count, FALSE, FALSE);
     if (!OI_SUCCESS(status)) {
         APPL_TRACE_ERROR("OI_CODEC_SBC_DecoderReset failed with error code %d\n", status);
     }
diff --git a/examples/bluetooth/bluedroid/classic_bt/a2dp_sink/main/bt_app_av.c b/examples/bluetooth/bluedroid/classic_bt/a2dp_sink/main/bt_app_av.c
index 9f161d5392..8495fbb67b 100644
--- a/examples/bluetooth/bluedroid/classic_bt/a2dp_sink/main/bt_app_av.c
+++ b/examples/bluetooth/bluedroid/classic_bt/a2dp_sink/main/bt_app_av.c
@@ -302,6 +302,7 @@ static void bt_av_hdl_a2d_evt(uint16_t event, void *p_param)
         /* for now only SBC stream is supported */
         if (a2d->audio_cfg.mcc.type == ESP_A2D_MCT_SBC) {
             int sample_rate = 16000;
+            int ch_count = 2;
             char oct0 = a2d->audio_cfg.mcc.cie.sbc[0];
             if (oct0 & (0x01 << 6)) {
                 sample_rate = 32000;
@@ -310,12 +311,18 @@ static void bt_av_hdl_a2d_evt(uint16_t event, void *p_param)
             } else if (oct0 & (0x01 << 4)) {
                 sample_rate = 48000;
             }
+
+            if (oct0 & (0x01 << 3)) {
+                ch_count = 1;
+            }
         #ifdef CONFIG_EXAMPLE_A2DP_SINK_OUTPUT_INTERNAL_DAC
-            i2s_set_clk(0, sample_rate, 16, 2);
+            i2s_set_clk(0, sample_rate, 16, ch_count);
         #else
             i2s_channel_disable(tx_chan);
             i2s_std_clk_config_t clk_cfg = I2S_STD_CLK_DEFAULT_CONFIG(sample_rate);
+            i2s_std_slot_config_t slot_cfg = I2S_STD_MSB_SLOT_DEFAULT_CONFIG(I2S_DATA_BIT_WIDTH_16BIT, ch_count);
             i2s_channel_reconfig_std_clock(tx_chan, &clk_cfg);
+            i2s_channel_reconfig_std_slot(tx_chan, &slot_cfg);
             i2s_channel_enable(tx_chan);
         #endif
             ESP_LOGI(BT_AV_TAG, "Configure audio player: %x-%x-%x-%x",

From cae004a815216c69419242dbd8131b4d94b5e882 Mon Sep 17 00:00:00 2001
From: Harshit Malpani <harshit.malpani@espressif.com>
Date: Tue, 9 Aug 2022 15:03:50 +0530
Subject: [PATCH 228/665] ci: Migrate esp_http_server unit tests from
 unit-test-app to component-test-app

---
 components/esp_http_server/test/CMakeLists.txt      |  4 ----
 components/esp_http_server/test_apps/CMakeLists.txt |  7 +++++++
 components/esp_http_server/test_apps/README.md      |  2 ++
 .../esp_http_server/test_apps/main/CMakeLists.txt   |  3 +++
 .../{test => test_apps/main}/test_http_server.c     |  5 +++++
 .../test_apps/pytest_esp_http_server_ut.py          | 13 +++++++++++++
 .../esp_http_server/test_apps/sdkconfig.defaults    |  9 +++++++++
 7 files changed, 39 insertions(+), 4 deletions(-)
 delete mode 100644 components/esp_http_server/test/CMakeLists.txt
 create mode 100644 components/esp_http_server/test_apps/CMakeLists.txt
 create mode 100644 components/esp_http_server/test_apps/README.md
 create mode 100644 components/esp_http_server/test_apps/main/CMakeLists.txt
 rename components/esp_http_server/{test => test_apps/main}/test_http_server.c (99%)
 create mode 100644 components/esp_http_server/test_apps/pytest_esp_http_server_ut.py
 create mode 100644 components/esp_http_server/test_apps/sdkconfig.defaults

diff --git a/components/esp_http_server/test/CMakeLists.txt b/components/esp_http_server/test/CMakeLists.txt
deleted file mode 100644
index 616c9a94fe..0000000000
--- a/components/esp_http_server/test/CMakeLists.txt
+++ /dev/null
@@ -1,4 +0,0 @@
-idf_component_register(SRC_DIRS "."
-                    PRIV_INCLUDE_DIRS "."
-                    PRIV_REQUIRES cmock test_utils esp_http_server)
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/components/esp_http_server/test_apps/CMakeLists.txt b/components/esp_http_server/test_apps/CMakeLists.txt
new file mode 100644
index 0000000000..3d62a12c41
--- /dev/null
+++ b/components/esp_http_server/test_apps/CMakeLists.txt
@@ -0,0 +1,7 @@
+#This is the project CMakeLists.txt file for the test subproject
+cmake_minimum_required(VERSION 3.16)
+
+set(EXTRA_COMPONENT_DIRS "$ENV{IDF_PATH}/tools/unit-test-app/components")
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+project(esp_http_server_test)
diff --git a/components/esp_http_server/test_apps/README.md b/components/esp_http_server/test_apps/README.md
new file mode 100644
index 0000000000..b5be4985c5
--- /dev/null
+++ b/components/esp_http_server/test_apps/README.md
@@ -0,0 +1,2 @@
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- |
diff --git a/components/esp_http_server/test_apps/main/CMakeLists.txt b/components/esp_http_server/test_apps/main/CMakeLists.txt
new file mode 100644
index 0000000000..eb7ca6e23c
--- /dev/null
+++ b/components/esp_http_server/test_apps/main/CMakeLists.txt
@@ -0,0 +1,3 @@
+idf_component_register(SRC_DIRS "."
+                    PRIV_INCLUDE_DIRS "."
+                    PRIV_REQUIRES esp_http_server test_utils unity)
diff --git a/components/esp_http_server/test/test_http_server.c b/components/esp_http_server/test_apps/main/test_http_server.c
similarity index 99%
rename from components/esp_http_server/test/test_http_server.c
rename to components/esp_http_server/test_apps/main/test_http_server.c
index 9a1e49f571..0acb8c9ed4 100644
--- a/components/esp_http_server/test/test_http_server.c
+++ b/components/esp_http_server/test_apps/main/test_http_server.c
@@ -243,3 +243,8 @@ TEST_CASE("Max Allowed Sockets Test", "[HTTP SERVER]")
     config.max_open_sockets += 1;
     TEST_ASSERT(httpd_start(&hd, &config) != ESP_OK);
 }
+
+void app_main(void)
+{
+    unity_run_menu();
+}
diff --git a/components/esp_http_server/test_apps/pytest_esp_http_server_ut.py b/components/esp_http_server/test_apps/pytest_esp_http_server_ut.py
new file mode 100644
index 0000000000..fa02ded114
--- /dev/null
+++ b/components/esp_http_server/test_apps/pytest_esp_http_server_ut.py
@@ -0,0 +1,13 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: CC0-1.0
+
+import pytest
+from pytest_embedded import Dut
+
+
+@pytest.mark.supported_targets
+@pytest.mark.generic
+def test_esp_http_server(dut: Dut) -> None:
+    dut.expect_exact('Press ENTER to see the list of tests')
+    dut.write('*')
+    dut.expect_unity_test_output()
diff --git a/components/esp_http_server/test_apps/sdkconfig.defaults b/components/esp_http_server/test_apps/sdkconfig.defaults
new file mode 100644
index 0000000000..ec826a5a16
--- /dev/null
+++ b/components/esp_http_server/test_apps/sdkconfig.defaults
@@ -0,0 +1,9 @@
+# General options for additional checks
+CONFIG_HEAP_POISONING_COMPREHENSIVE=y
+CONFIG_COMPILER_WARN_WRITE_STRINGS=y
+CONFIG_BOOTLOADER_LOG_LEVEL_WARN=y
+CONFIG_FREERTOS_WATCHPOINT_END_OF_STACK=y
+CONFIG_COMPILER_STACK_CHECK_MODE_STRONG=y
+CONFIG_COMPILER_STACK_CHECK=y
+
+CONFIG_ESP_TASK_WDT=n

From aff90b98538216f9608a6aa1dd0ef642e17aee10 Mon Sep 17 00:00:00 2001
From: "Michael (XIAO Xufeng)" <xiaoxufeng@espressif.com>
Date: Thu, 25 Aug 2022 12:27:28 +0800
Subject: [PATCH 229/665] sleep_modes: allow using touch/ULP with RTC_PERIPH
 domain (including EXT0 wakeup source)

---
 components/esp_hw_support/include/esp_sleep.h | 18 ++++--------
 components/esp_hw_support/sleep_modes.c       | 29 ++++++++-----------
 2 files changed, 18 insertions(+), 29 deletions(-)

diff --git a/components/esp_hw_support/include/esp_sleep.h b/components/esp_hw_support/include/esp_sleep.h
index 286ccc76de..3d148bba45 100644
--- a/components/esp_hw_support/include/esp_sleep.h
+++ b/components/esp_hw_support/include/esp_sleep.h
@@ -107,10 +107,8 @@ esp_err_t esp_sleep_disable_wakeup_source(esp_sleep_source_t source);
 #if SOC_ULP_SUPPORTED
 /**
  * @brief Enable wakeup by ULP coprocessor
- * @note In revisions 0 and 1 of the ESP32, ULP wakeup source
- *       cannot be used when RTC_PERIPH power domain is forced
- *       to be powered on (ESP_PD_OPTION_ON) or when
- *       ext0 wakeup source is used.
+ * @note On ESP32, ULP wakeup source cannot be used when RTC_PERIPH power domain is forced,
+ *       to be powered on (ESP_PD_OPTION_ON) or when ext0 wakeup source is used.
  * @return
  *      - ESP_OK on success
  *      - ESP_ERR_NOT_SUPPORTED if additional current by touch (CONFIG_RTC_EXT_CRYST_ADDIT_CURRENT) is enabled.
@@ -133,10 +131,8 @@ esp_err_t esp_sleep_enable_timer_wakeup(uint64_t time_in_us);
 /**
  * @brief Enable wakeup by touch sensor
  *
- * @note In revisions 0 and 1 of the ESP32, touch wakeup source
- *       can not be used when RTC_PERIPH power domain is forced
- *       to be powered on (ESP_PD_OPTION_ON) or when ext0 wakeup
- *       source is used.
+ * @note On ESP32, touch wakeup source can not be used when RTC_PERIPH power domain is forced
+ *       to be powered on (ESP_PD_OPTION_ON) or when ext0 wakeup source is used.
  *
  * @note The FSM mode of the touch button should be configured
  *       as the timer trigger mode.
@@ -184,8 +180,7 @@ bool esp_sleep_is_valid_wakeup_gpio(gpio_num_t gpio_num);
  *       configured in esp_deep_sleep_start/esp_light_sleep_start,
  *       immediately before entering sleep mode.
  *
- * @note In revisions 0 and 1 of the ESP32, ext0 wakeup source
- *       can not be used together with touch or ULP wakeup sources.
+ * @note On ESP32, ext0 wakeup source can not be used together with touch or ULP wakeup sources.
  *
  * @param gpio_num  GPIO number used as wakeup source. Only GPIOs which are have RTC
  *             functionality can be used: 0,2,4,12-15,25-27,32-39.
@@ -270,8 +265,7 @@ esp_err_t esp_deep_sleep_enable_gpio_wakeup(uint64_t gpio_pin_mask, esp_deepslee
  * wakeup level, for each GPIO which is used for wakeup.
  * Then call this function to enable wakeup feature.
  *
- * @note In revisions 0 and 1 of the ESP32, GPIO wakeup source
- *       can not be used together with touch or ULP wakeup sources.
+ * @note On ESP32, GPIO wakeup source can not be used together with touch or ULP wakeup sources.
  *
  * @return
  *      - ESP_OK on success
diff --git a/components/esp_hw_support/sleep_modes.c b/components/esp_hw_support/sleep_modes.c
index 16b886e3be..304c7090ed 100644
--- a/components/esp_hw_support/sleep_modes.c
+++ b/components/esp_hw_support/sleep_modes.c
@@ -870,7 +870,6 @@ esp_err_t esp_sleep_enable_ulp_wakeup(void)
 #ifndef CONFIG_ULP_COPROC_ENABLED
     return ESP_ERR_INVALID_STATE;
 #endif // CONFIG_ULP_COPROC_ENABLED
-
 #if CONFIG_IDF_TARGET_ESP32
 #if ((defined CONFIG_RTC_EXT_CRYST_ADDIT_CURRENT) || (defined CONFIG_RTC_EXT_CRYST_ADDIT_CURRENT_V2))
     ESP_LOGE(TAG, "Failed to enable wakeup when provide current to external 32kHz crystal");
@@ -936,6 +935,7 @@ static void touch_wakeup_prepare(void)
 
 esp_err_t esp_sleep_enable_touchpad_wakeup(void)
 {
+#if CONFIG_IDF_TARGET_ESP32
 #if ((defined CONFIG_RTC_EXT_CRYST_ADDIT_CURRENT) || (defined CONFIG_RTC_EXT_CRYST_ADDIT_CURRENT_V2))
     ESP_LOGE(TAG, "Failed to enable wakeup when provide current to external 32kHz crystal");
     return ESP_ERR_NOT_SUPPORTED;
@@ -944,6 +944,8 @@ esp_err_t esp_sleep_enable_touchpad_wakeup(void)
         ESP_LOGE(TAG, "Conflicting wake-up trigger: ext0");
         return ESP_ERR_INVALID_STATE;
     }
+#endif //CONFIG_IDF_TARGET_ESP32
+
     s_config.wakeup_triggers |= RTC_TOUCH_TRIG_EN;
     return ESP_OK;
 }
@@ -980,10 +982,13 @@ esp_err_t esp_sleep_enable_ext0_wakeup(gpio_num_t gpio_num, int level)
     if (!esp_sleep_is_valid_wakeup_gpio(gpio_num)) {
         return ESP_ERR_INVALID_ARG;
     }
+#if CONFIG_IDF_TARGET_ESP32
     if (s_config.wakeup_triggers & (RTC_TOUCH_TRIG_EN | RTC_ULP_TRIG_EN)) {
         ESP_LOGE(TAG, "Conflicting wake-up triggers: touch / ULP");
         return ESP_ERR_INVALID_STATE;
     }
+#endif //CONFIG_IDF_TARGET_ESP32
+
     s_config.ext0_rtc_gpio_num = rtc_io_number_get(gpio_num);
     s_config.ext0_trigger_level = level;
     s_config.wakeup_triggers |= RTC_EXT0_TRIG_EN;
@@ -1309,28 +1314,18 @@ static uint32_t get_power_down_flags(void)
 
 #if SOC_PM_SUPPORT_RTC_PERIPH_PD
     // RTC_PERIPH is needed for EXT0 wakeup and GPIO wakeup.
-    // If RTC_PERIPH is auto, and EXT0/GPIO aren't enabled, power down RTC_PERIPH.
+    // If RTC_PERIPH is left auto (EXT0/GPIO aren't enabled), RTC_PERIPH will be powered off by default.
     if (s_config.pd_options[ESP_PD_DOMAIN_RTC_PERIPH] == ESP_PD_OPTION_AUTO) {
-#if SOC_PM_SUPPORT_TOUCH_SENSOR_WAKEUP
-        uint32_t wakeup_source = RTC_TOUCH_TRIG_EN;
-#if SOC_ULP_SUPPORTED
-        wakeup_source |= RTC_ULP_TRIG_EN;
-#endif
         if (s_config.wakeup_triggers & (RTC_EXT0_TRIG_EN | RTC_GPIO_TRIG_EN)) {
             s_config.pd_options[ESP_PD_DOMAIN_RTC_PERIPH] = ESP_PD_OPTION_ON;
-        } else if (s_config.wakeup_triggers & wakeup_source) {
-            // In both rev. 0 and rev. 1 of ESP32, forcing power up of RTC_PERIPH
+        }
+#if CONFIG_IDF_TARGET_ESP32
+        else if (s_config.wakeup_triggers & (RTC_TOUCH_TRIG_EN | RTC_ULP_TRIG_EN)) {
+            // On ESP32, forcing power up of RTC_PERIPH
             // prevents ULP timer and touch FSMs from working correctly.
             s_config.pd_options[ESP_PD_DOMAIN_RTC_PERIPH] = ESP_PD_OPTION_OFF;
         }
-#else
-
-        if (s_config.wakeup_triggers & RTC_GPIO_TRIG_EN) {
-            s_config.pd_options[ESP_PD_DOMAIN_RTC_PERIPH] = ESP_PD_OPTION_ON;
-        } else {
-            s_config.pd_options[ESP_PD_DOMAIN_RTC_PERIPH] = ESP_PD_OPTION_OFF;
-        }
-#endif // SOC_PM_SUPPORT_TOUCH_SENSOR_WAKEUP
+#endif //CONFIG_IDF_TARGET_ESP32
     }
 #endif // SOC_PM_SUPPORT_RTC_PERIPH_PD
 

From c53318f7af498712fdad1096db207d14083a547d Mon Sep 17 00:00:00 2001
From: Nachiket Kukade <nachiket.kukade@espressif.com>
Date: Tue, 2 Aug 2022 18:17:48 +0530
Subject: [PATCH 230/665] esp_wifi: Update wifi libs

Fix scan causing bss overwrite in connect process
---
 components/esp_wifi/lib | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/esp_wifi/lib b/components/esp_wifi/lib
index 6627b6c640..d72c8525a7 160000
--- a/components/esp_wifi/lib
+++ b/components/esp_wifi/lib
@@ -1 +1 @@
-Subproject commit 6627b6c64035ae8eafba7d441b06fee0c4fe481b
+Subproject commit d72c8525a79d36214531ea3dc6df98ed849bbdf0

From ff217b566c4cad274a1863eae5fb927eabb05a3b Mon Sep 17 00:00:00 2001
From: chenjianxing <chenjianxing@espressif.com>
Date: Thu, 25 Aug 2022 14:26:14 +0800
Subject: [PATCH 231/665] esp_wifi: fix espnow example add peer fail when
 config channel

Closes https://github.com/espressif/esp-idf/issues/9592
---
 examples/wifi/espnow/main/espnow_example_main.c | 1 +
 1 file changed, 1 insertion(+)

diff --git a/examples/wifi/espnow/main/espnow_example_main.c b/examples/wifi/espnow/main/espnow_example_main.c
index 8975e4d76a..7031a35021 100644
--- a/examples/wifi/espnow/main/espnow_example_main.c
+++ b/examples/wifi/espnow/main/espnow_example_main.c
@@ -51,6 +51,7 @@ static void example_wifi_init(void)
     ESP_ERROR_CHECK( esp_wifi_set_storage(WIFI_STORAGE_RAM) );
     ESP_ERROR_CHECK( esp_wifi_set_mode(ESPNOW_WIFI_MODE) );
     ESP_ERROR_CHECK( esp_wifi_start());
+    ESP_ERROR_CHECK( esp_wifi_set_channel(CONFIG_ESPNOW_CHANNEL, WIFI_SECOND_CHAN_NONE));
 
 #if CONFIG_ESPNOW_ENABLE_LONG_RANGE
     ESP_ERROR_CHECK( esp_wifi_set_protocol(ESPNOW_WIFI_IF, WIFI_PROTOCOL_11B|WIFI_PROTOCOL_11G|WIFI_PROTOCOL_11N|WIFI_PROTOCOL_LR) );

From 030f3b7534fd4e477cfb09aef49c6ec28915232b Mon Sep 17 00:00:00 2001
From: Alexey Gerenkov <alexey@espressif.com>
Date: Wed, 22 Jun 2022 22:57:25 +0300
Subject: [PATCH 232/665] sysview: Fixes IDLE tasks detection via name
 comparison

---
 .../sys_view/Sample/OS/SEGGER_SYSVIEW_FreeRTOS.c     | 12 ++++++++++--
 .../sys_view/Sample/OS/SEGGER_SYSVIEW_FreeRTOS.h     |  4 ++--
 2 files changed, 12 insertions(+), 4 deletions(-)

diff --git a/components/app_trace/sys_view/Sample/OS/SEGGER_SYSVIEW_FreeRTOS.c b/components/app_trace/sys_view/Sample/OS/SEGGER_SYSVIEW_FreeRTOS.c
index 33477e26ed..43625d3d4b 100644
--- a/components/app_trace/sys_view/Sample/OS/SEGGER_SYSVIEW_FreeRTOS.c
+++ b/components/app_trace/sys_view/Sample/OS/SEGGER_SYSVIEW_FreeRTOS.c
@@ -142,7 +142,11 @@ static U64 _cbGetTime(void) {
 void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
   unsigned n;
 
-  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
+  /* On multi-core we have several idle tasks with 'IDLEx' names
+     Not best solution, because we can filter out user tasks starting with 'IDLE'.
+     But we can not use 'xTaskGetIdleTaskHandle' because at the moment when this
+     function is called array of idle tasks handles are not initialized yet. */
+  if (memcmp(pcTaskName, "IDLE", 4) == 0) {
     return;
   }
 
@@ -176,7 +180,11 @@ void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPrio
 void SYSVIEW_UpdateTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32 pxStack, unsigned uStackHighWaterMark) {
   unsigned n;
 
-  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
+  /* On multi-core we have several idle tasks with 'IDLEx' names
+     Not best solution, because we can filter out user tasks starting with 'IDLE'.
+     But we can not use 'xTaskGetIdleTaskHandle' because at the moment when this
+     function is called array of idle tasks handles are not initialized yet. */
+  if (memcmp(pcTaskName, "IDLE", 4) == 0) {
     return;
   }
 
diff --git a/components/app_trace/sys_view/Sample/OS/SEGGER_SYSVIEW_FreeRTOS.h b/components/app_trace/sys_view/Sample/OS/SEGGER_SYSVIEW_FreeRTOS.h
index 9837e57531..d115a0ee58 100644
--- a/components/app_trace/sys_view/Sample/OS/SEGGER_SYSVIEW_FreeRTOS.h
+++ b/components/app_trace/sys_view/Sample/OS/SEGGER_SYSVIEW_FreeRTOS.h
@@ -346,8 +346,8 @@ define away all of the tracing macros.
                                                     }
 #else
   #define traceTASK_SWITCHED_IN()                   {                                                                   \
-                                                      if (memcmp(pxCurrentTCB[esp_cpu_get_core_id()]->pcTaskName, "IDLE", 5) != 0) { \
-                                                        SEGGER_SYSVIEW_OnTaskStartExec((U32)pxCurrentTCB[esp_cpu_get_core_id()]);    \
+                                                      if (memcmp(prvGetTCBFromHandle(NULL)->pcTaskName, "IDLE", 4) != 0) { \
+                                                        SEGGER_SYSVIEW_OnTaskStartExec((U32)prvGetTCBFromHandle(NULL));    \
                                                       } else {                                                          \
                                                         SEGGER_SYSVIEW_OnIdle();                                        \
                                                       }                                                                 \

From 5c8db0ea7fd443d74c84c323e5dca515fdeb9d0f Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Thu, 25 Aug 2022 10:45:03 +0200
Subject: [PATCH 233/665] ci: increase timeout for python packages install test

On the build runners, the installation frequently takes around 150
seconds, which is above the current timeout. This change increases
the timeout.

Closes IDFCI-1436
---
 tools/test_idf_tools/test_idf_tools_python_env.py | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/tools/test_idf_tools/test_idf_tools_python_env.py b/tools/test_idf_tools/test_idf_tools_python_env.py
index 3d2da27ef1..9c335784aa 100644
--- a/tools/test_idf_tools/test_idf_tools_python_env.py
+++ b/tools/test_idf_tools/test_idf_tools_python_env.py
@@ -34,7 +34,7 @@ class TestPythonInstall(unittest.TestCase):
 
     def run_idf_tools(self, extra_args):  # type: (List[str]) -> str
         args = [sys.executable, '../idf_tools.py'] + extra_args
-        ret = subprocess.run(args, stdout=subprocess.PIPE, stderr=subprocess.STDOUT, timeout=120)
+        ret = subprocess.run(args, stdout=subprocess.PIPE, stderr=subprocess.STDOUT, timeout=300)
         decoded_output = ret.stdout.decode('utf-8', 'ignore')
         with open(os.path.join(IDF_PATH, 'tools', 'test_idf_tools', 'test_python_env_logs.txt'), 'a+') as w:
             # stack() returns list of callers frame records. [1] represent caller of this function

From c36cd5238c9b87e891210e496704926f585118f1 Mon Sep 17 00:00:00 2001
From: Marius Vikhammer <marius.vikhammer@espressif.com>
Date: Wed, 24 Aug 2022 17:39:01 +0800
Subject: [PATCH 234/665] bootloader: allow skip image validation on C2

BOOTLOADER_SKIP_VALIDATE_IN_DEEP_SLEEP is not supported on C2 due to
no RTC memory, but BOOTLOADER_SKIP_VALIDATE_ALWAYS should still be
supported.
---
 components/bootloader/Kconfig.projbuild       |  2 +-
 docs/en/api-guides/performance/speed.rst      |  2 +-
 examples/system/.build-test-rules.yml         |  6 -----
 examples/system/startup_time/example_test.py  | 22 -------------------
 .../startup_time/pytest_startup_time.py       | 20 +++++++++++++++++
 .../startup_time/sdkconfig.ci.always_skip     |  1 +
 .../system/startup_time/sdkconfig.ci.defaults |  0
 7 files changed, 23 insertions(+), 30 deletions(-)
 delete mode 100644 examples/system/startup_time/example_test.py
 create mode 100644 examples/system/startup_time/pytest_startup_time.py
 create mode 100644 examples/system/startup_time/sdkconfig.ci.always_skip
 create mode 100644 examples/system/startup_time/sdkconfig.ci.defaults

diff --git a/components/bootloader/Kconfig.projbuild b/components/bootloader/Kconfig.projbuild
index 0318ef1063..c9b55a7d77 100644
--- a/components/bootloader/Kconfig.projbuild
+++ b/components/bootloader/Kconfig.projbuild
@@ -366,7 +366,7 @@ menu "Bootloader config"
         # only available if both Secure Boot and Check Signature on Boot are disabled
         depends on !SECURE_SIGNED_ON_BOOT
         default n
-        select BOOTLOADER_SKIP_VALIDATE_IN_DEEP_SLEEP
+        select BOOTLOADER_SKIP_VALIDATE_IN_DEEP_SLEEP if SOC_RTC_FAST_MEM_SUPPORTED
         select BOOTLOADER_SKIP_VALIDATE_ON_POWER_ON
         help
             Selecting this option prevents the bootloader from ever validating the app image before
diff --git a/docs/en/api-guides/performance/speed.rst b/docs/en/api-guides/performance/speed.rst
index f9b2f4bdb8..860f6a385c 100644
--- a/docs/en/api-guides/performance/speed.rst
+++ b/docs/en/api-guides/performance/speed.rst
@@ -126,7 +126,7 @@ In addition to the overall performance improvements shown above, the following o
 .. list::
 
    - Minimizing the :ref:`CONFIG_LOG_DEFAULT_LEVEL` and :ref:`CONFIG_BOOTLOADER_LOG_LEVEL` has a large impact on startup time. To enable more logging after the app starts up, set the :ref:`CONFIG_LOG_MAXIMUM_LEVEL` as well and then call :cpp:func:`esp_log_level_set` to restore higher level logs. The :example:`system/startup_time` main function shows how to do this.
-   - If using deep sleep, setting :ref:`CONFIG_BOOTLOADER_SKIP_VALIDATE_IN_DEEP_SLEEP` allows a faster wake from sleep. Note that if using Secure Boot this represents a security compromise, as Secure Boot validation will not be performed on wake.
+   :SOC_RTC_FAST_MEM_SUPPORTED: - If using deep sleep, setting :ref:`CONFIG_BOOTLOADER_SKIP_VALIDATE_IN_DEEP_SLEEP` allows a faster wake from sleep. Note that if using Secure Boot this represents a security compromise, as Secure Boot validation will not be performed on wake.
    - Setting :ref:`CONFIG_BOOTLOADER_SKIP_VALIDATE_ON_POWER_ON` will skip verifying the binary on every boot from power-on reset. How much time this saves depends on the binary size and the flash settings. Note that this setting carries some risk if the flash becomes corrupt unexpectedly. Read the help text of the :ref:`config item <CONFIG_BOOTLOADER_SKIP_VALIDATE_ON_POWER_ON>` for an explanation and recommendations if using this option.
    - It's possible to save a small amount of time during boot by disabling RTC slow clock calibration. To do so, set :ref:`CONFIG_RTC_CLK_CAL_CYCLES` to 0. Any part of the firmware that uses RTC slow clock as a timing source will be less accurate as a result.
 
diff --git a/examples/system/.build-test-rules.yml b/examples/system/.build-test-rules.yml
index 26179c8764..e1d33c807b 100644
--- a/examples/system/.build-test-rules.yml
+++ b/examples/system/.build-test-rules.yml
@@ -136,12 +136,6 @@ examples/system/select:
       temporary: true
       reason: lack of runners
 
-examples/system/startup_time:
-  disable_test:
-    - if: IDF_TARGET == "esp32s3" or IDF_TARGET == "esp32c2"
-      temporary: true
-      reason: lack of runners
-
 examples/system/sysview_tracing:
   disable_test:
     - if: IDF_TARGET != "esp32"
diff --git a/examples/system/startup_time/example_test.py b/examples/system/startup_time/example_test.py
deleted file mode 100644
index 68fbe79918..0000000000
--- a/examples/system/startup_time/example_test.py
+++ /dev/null
@@ -1,22 +0,0 @@
-from __future__ import print_function
-
-import re
-
-import ttfw_idf
-from tiny_test_fw import TinyFW
-
-
-@ttfw_idf.idf_example_test(env_tag='Example_GENERIC', target=['esp32', 'esp32s2', 'esp32c3'])
-def test_startup_time_example(env, _):
-    key = 'startup_time'
-    dut = env.get_dut(key, 'examples/system/startup_time')
-    dut.start_app()
-
-    res = dut.expect(re.compile(r'\((\d+)\) [^:]+: App started!'))
-    time = int(res[0])
-
-    TinyFW.JunitReport.update_performance([(key, time)])
-
-
-if __name__ == '__main__':
-    test_startup_time_example()
diff --git a/examples/system/startup_time/pytest_startup_time.py b/examples/system/startup_time/pytest_startup_time.py
new file mode 100644
index 0000000000..a2eff33822
--- /dev/null
+++ b/examples/system/startup_time/pytest_startup_time.py
@@ -0,0 +1,20 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: CC0-1.0
+import logging
+
+import pytest
+from pytest_embedded import Dut
+
+
+@pytest.mark.supported_targets
+@pytest.mark.generic
+@pytest.mark.parametrize('config', [
+    'defaults',
+    'always_skip',
+], indirect=True)
+def test_startup_time_example(dut: Dut) -> None:
+
+    res = dut.expect(r'\((\d+)\) [^:]+: App started!')
+    time = int(res[1])
+
+    logging.info(f'[Performance][startup_time]: {time}')
diff --git a/examples/system/startup_time/sdkconfig.ci.always_skip b/examples/system/startup_time/sdkconfig.ci.always_skip
new file mode 100644
index 0000000000..951b84e129
--- /dev/null
+++ b/examples/system/startup_time/sdkconfig.ci.always_skip
@@ -0,0 +1 @@
+CONFIG_BOOTLOADER_SKIP_VALIDATE_ALWAYS=y
diff --git a/examples/system/startup_time/sdkconfig.ci.defaults b/examples/system/startup_time/sdkconfig.ci.defaults
new file mode 100644
index 0000000000..e69de29bb2

From e06c230a1dd1878d8138dac6001bd498d025800c Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Wed, 24 Aug 2022 15:34:11 +0800
Subject: [PATCH 235/665] esp_rom: remove unavailable tjpgd library for esp32c2

---
 .../esp_rom/include/esp32c2/rom/tjpgd.h       | 104 ------------------
 1 file changed, 104 deletions(-)
 delete mode 100644 components/esp_rom/include/esp32c2/rom/tjpgd.h

diff --git a/components/esp_rom/include/esp32c2/rom/tjpgd.h b/components/esp_rom/include/esp32c2/rom/tjpgd.h
deleted file mode 100644
index 635a0abf45..0000000000
--- a/components/esp_rom/include/esp32c2/rom/tjpgd.h
+++ /dev/null
@@ -1,104 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-/*----------------------------------------------------------------------------/
-/ TJpgDec - Tiny JPEG Decompressor include file               (C)ChaN, 2012
-/----------------------------------------------------------------------------*/
-#ifndef _TJPGDEC
-#define _TJPGDEC
-/*---------------------------------------------------------------------------*/
-/* System Configurations */
-
-#define JD_SZBUF        512 /* Size of stream input buffer */
-#define JD_FORMAT       0   /* Output pixel format 0:RGB888 (3 BYTE/pix), 1:RGB565 (1 WORD/pix) */
-#define JD_USE_SCALE    1   /* Use descaling feature for output */
-#define JD_TBLCLIP      1   /* Use table for saturation (might be a bit faster but increases 1K bytes of code size) */
-
-/*---------------------------------------------------------------------------*/
-
-#ifdef __cplusplus
-extern "C" {
-#endif
-
-/* These types must be 16-bit, 32-bit or larger integer */
-typedef int             INT;
-typedef unsigned int    UINT;
-
-/* These types must be 8-bit integer */
-typedef char            CHAR;
-typedef unsigned char   UCHAR;
-typedef unsigned char   BYTE;
-
-/* These types must be 16-bit integer */
-typedef short           SHORT;
-typedef unsigned short  USHORT;
-typedef unsigned short  WORD;
-typedef unsigned short  WCHAR;
-
-/* These types must be 32-bit integer */
-typedef long            LONG;
-typedef unsigned long   ULONG;
-typedef unsigned long   DWORD;
-
-
-/* Error code */
-typedef enum {
-    JDR_OK = 0, /* 0: Succeeded */
-    JDR_INTR,   /* 1: Interrupted by output function */
-    JDR_INP,    /* 2: Device error or wrong termination of input stream */
-    JDR_MEM1,   /* 3: Insufficient memory pool for the image */
-    JDR_MEM2,   /* 4: Insufficient stream input buffer */
-    JDR_PAR,    /* 5: Parameter error */
-    JDR_FMT1,   /* 6: Data format error (may be damaged data) */
-    JDR_FMT2,   /* 7: Right format but not supported */
-    JDR_FMT3    /* 8: Not supported JPEG standard */
-} JRESULT;
-
-
-
-/* Rectangular structure */
-typedef struct {
-    WORD left, right, top, bottom;
-} JRECT;
-
-
-
-/* Decompressor object structure */
-typedef struct JDEC JDEC;
-struct JDEC {
-    UINT dctr;              /* Number of bytes available in the input buffer */
-    BYTE *dptr;             /* Current data read ptr */
-    BYTE *inbuf;            /* Bit stream input buffer */
-    BYTE dmsk;              /* Current bit in the current read byte */
-    BYTE scale;             /* Output scaling ratio */
-    BYTE msx, msy;          /* MCU size in unit of block (width, height) */
-    BYTE qtid[3];           /* Quantization table ID of each component */
-    SHORT dcv[3];           /* Previous DC element of each component */
-    WORD nrst;              /* Restart inverval */
-    UINT width, height;     /* Size of the input image (pixel) */
-    BYTE *huffbits[2][2];   /* Huffman bit distribution tables [id][dcac] */
-    WORD *huffcode[2][2];   /* Huffman code word tables [id][dcac] */
-    BYTE *huffdata[2][2];   /* Huffman decoded data tables [id][dcac] */
-    LONG *qttbl[4];         /* Dequaitizer tables [id] */
-    void *workbuf;          /* Working buffer for IDCT and RGB output */
-    BYTE *mcubuf;           /* Working buffer for the MCU */
-    void *pool;             /* Pointer to available memory pool */
-    UINT sz_pool;           /* Size of momory pool (bytes available) */
-    UINT (*infunc)(JDEC *, BYTE *, UINT); /* Pointer to jpeg stream input function */
-    void *device;           /* Pointer to I/O device identifiler for the session */
-};
-
-
-
-/* TJpgDec API functions */
-JRESULT jd_prepare (JDEC *, UINT(*)(JDEC *, BYTE *, UINT), void *, UINT, void *);
-JRESULT jd_decomp (JDEC *, UINT(*)(JDEC *, void *, JRECT *), BYTE);
-
-
-#ifdef __cplusplus
-}
-#endif
-
-#endif /* _TJPGDEC */

From 995b89fbb61c68a079e8a5abecb2063689b6be7c Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Wed, 13 Jul 2022 13:17:32 +0800
Subject: [PATCH 236/665] gptimer: add API to get captured count value

---
 components/driver/deprecated/timer_legacy.c   |  5 ++-
 components/driver/gptimer.c                   |  4 +-
 components/driver/include/driver/gptimer.h    | 37 ++++++++++---------
 .../test_apps/gptimer/sdkconfig.defaults      |  2 +
 .../test_apps/adc/sdkconfig.ci.iram_safe      |  3 +-
 components/hal/esp32/include/hal/timer_ll.h   | 21 ++++++++---
 components/hal/esp32c2/include/hal/timer_ll.h | 21 ++++++++---
 components/hal/esp32c3/include/hal/timer_ll.h | 21 ++++++++---
 components/hal/esp32h2/include/hal/timer_ll.h | 21 ++++++++---
 components/hal/esp32s2/include/hal/timer_ll.h | 21 ++++++++---
 components/hal/esp32s3/include/hal/timer_ll.h | 21 ++++++++---
 components/hal/include/hal/timer_hal.h        | 10 ++++-
 components/hal/timer_hal_iram.c               |  6 +++
 docs/en/api-reference/peripherals/gptimer.rst | 32 ++++++++--------
 .../api-reference/peripherals/gptimer.rst     | 32 ++++++++--------
 15 files changed, 171 insertions(+), 86 deletions(-)

diff --git a/components/driver/deprecated/timer_legacy.c b/components/driver/deprecated/timer_legacy.c
index 6b12845e54..eaafd18733 100644
--- a/components/driver/deprecated/timer_legacy.c
+++ b/components/driver/deprecated/timer_legacy.c
@@ -63,7 +63,7 @@ esp_err_t timer_get_counter_value(timer_group_t group_num, timer_idx_t timer_num
     ESP_RETURN_ON_FALSE(timer_val != NULL, ESP_ERR_INVALID_ARG, TIMER_TAG,  TIMER_PARAM_ADDR_ERROR);
     ESP_RETURN_ON_FALSE(p_timer_obj[group_num][timer_num] != NULL, ESP_ERR_INVALID_ARG, TIMER_TAG,  TIMER_NEVER_INIT_ERROR);
     TIMER_ENTER_CRITICAL(&timer_spinlock[group_num]);
-    *timer_val = timer_ll_get_counter_value(p_timer_obj[group_num][timer_num]->hal.dev, timer_num);
+    *timer_val = timer_hal_capture_and_get_counter_value(&p_timer_obj[group_num][timer_num]->hal);
     TIMER_EXIT_CRITICAL(&timer_spinlock[group_num]);
     return ESP_OK;
 }
@@ -74,7 +74,7 @@ esp_err_t timer_get_counter_time_sec(timer_group_t group_num, timer_idx_t timer_
     ESP_RETURN_ON_FALSE(timer_num < TIMER_MAX, ESP_ERR_INVALID_ARG, TIMER_TAG,  TIMER_NUM_ERROR);
     ESP_RETURN_ON_FALSE(time != NULL, ESP_ERR_INVALID_ARG, TIMER_TAG,  TIMER_PARAM_ADDR_ERROR);
     ESP_RETURN_ON_FALSE(p_timer_obj[group_num][timer_num] != NULL, ESP_ERR_INVALID_ARG, TIMER_TAG,  TIMER_NEVER_INIT_ERROR);
-    uint64_t timer_val = timer_ll_get_counter_value(p_timer_obj[group_num][timer_num]->hal.dev, timer_num);
+    uint64_t timer_val = timer_hal_capture_and_get_counter_value(&p_timer_obj[group_num][timer_num]->hal);
     uint32_t div = p_timer_obj[group_num][timer_num]->divider;
     // [clk_tree] TODO: replace the following switch table by clk_tree API
     switch (p_timer_obj[group_num][timer_num]->clk_src) {
@@ -432,6 +432,7 @@ void IRAM_ATTR timer_group_enable_alarm_in_isr(timer_group_t group_num, timer_id
 
 uint64_t IRAM_ATTR timer_group_get_counter_value_in_isr(timer_group_t group_num, timer_idx_t timer_num)
 {
+    timer_ll_trigger_soft_capture(p_timer_obj[group_num][timer_num]->hal.dev, timer_num);
     uint64_t val = timer_ll_get_counter_value(p_timer_obj[group_num][timer_num]->hal.dev, timer_num);
     return val;
 }
diff --git a/components/driver/gptimer.c b/components/driver/gptimer.c
index 39732aa1c2..04e2962b17 100644
--- a/components/driver/gptimer.c
+++ b/components/driver/gptimer.c
@@ -236,7 +236,7 @@ esp_err_t gptimer_get_raw_count(gptimer_handle_t timer, unsigned long long *valu
     ESP_RETURN_ON_FALSE_ISR(timer && value, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
 
     portENTER_CRITICAL_SAFE(&timer->spinlock);
-    *value = timer_ll_get_counter_value(timer->hal.dev, timer->timer_id);
+    *value = timer_hal_capture_and_get_counter_value(&timer->hal);
     portEXIT_CRITICAL_SAFE(&timer->spinlock);
     return ESP_OK;
 }
@@ -497,7 +497,7 @@ IRAM_ATTR static void gptimer_default_isr(void *args)
     if (intr_status & TIMER_LL_EVENT_ALARM(timer->timer_id)) {
         // Note: when alarm event happens, the alarm will be disabled automatically by hardware
         gptimer_alarm_event_data_t edata = {
-            .count_value = timer_ll_get_counter_value(timer->hal.dev, timer->timer_id),
+            .count_value = timer_hal_capture_and_get_counter_value(&timer->hal),
             .alarm_value = timer->alarm_count,
         };
 
diff --git a/components/driver/include/driver/gptimer.h b/components/driver/include/driver/gptimer.h
index 1f4f9cd9a8..e68273443f 100644
--- a/components/driver/include/driver/gptimer.h
+++ b/components/driver/include/driver/gptimer.h
@@ -31,9 +31,9 @@ typedef struct {
 /**
  * @brief Timer alarm callback prototype
  *
- * @param[in] timer Timer handle created by `gptimer_new_timer()`
+ * @param[in] timer Timer handle created by `gptimer_new_timer`
  * @param[in] edata Alarm event data, fed by driver
- * @param[in] user_ctx User data, passed from `gptimer_register_event_callbacks()`
+ * @param[in] user_ctx User data, passed from `gptimer_register_event_callbacks`
  * @return Whether a high priority task has been waken up by this function
  */
 typedef bool (*gptimer_alarm_cb_t) (gptimer_handle_t timer, const gptimer_alarm_event_data_t *edata, void *user_ctx);
@@ -91,9 +91,9 @@ esp_err_t gptimer_new_timer(const gptimer_config_t *config, gptimer_handle_t *re
  * @brief Delete the GPTimer handle
  *
  * @note A timer can't be in the enable state when this function is invoked.
- *       See also `gptimer_disable()` for how to disable a timer.
+ *       See also `gptimer_disable` for how to disable a timer.
  *
- * @param[in] timer Timer handle created by `gptimer_new_timer()`
+ * @param[in] timer Timer handle created by `gptimer_new_timer`
  * @return
  *      - ESP_OK: Delete GPTimer successfully
  *      - ESP_ERR_INVALID_ARG: Delete GPTimer failed because of invalid argument
@@ -109,7 +109,7 @@ esp_err_t gptimer_del_timer(gptimer_handle_t timer);
  * @note This function is allowed to run within ISR context
  * @note This function is allowed to be executed when Cache is disabled, by enabling `CONFIG_GPTIMER_CTRL_FUNC_IN_IRAM`
  *
- * @param[in] timer Timer handle created by `gptimer_new_timer()`
+ * @param[in] timer Timer handle created by `gptimer_new_timer`
  * @param[in] value Count value to be set
  * @return
  *      - ESP_OK: Set GPTimer raw count value successfully
@@ -121,11 +121,12 @@ esp_err_t gptimer_set_raw_count(gptimer_handle_t timer, uint64_t value);
 /**
  * @brief Get GPTimer raw count value
  *
+ * @note This function will trigger a software capture event and then return the captured count value.
  * @note With the raw count value and the resolution set in the `gptimer_config_t`, you can convert the count value into seconds.
  * @note This function is allowed to run within ISR context
  * @note This function is allowed to be executed when Cache is disabled, by enabling `CONFIG_GPTIMER_CTRL_FUNC_IN_IRAM`
  *
- * @param[in] timer Timer handle created by `gptimer_new_timer()`
+ * @param[in] timer Timer handle created by `gptimer_new_timer`
  * @param[out] value Returned GPTimer count value
  * @return
  *      - ESP_OK: Get GPTimer raw count value successfully
@@ -141,7 +142,7 @@ esp_err_t gptimer_get_raw_count(gptimer_handle_t timer, uint64_t *value);
  * @note The first call to this function needs to be before the call to `gptimer_enable`
  * @note User can deregister a previously registered callback by calling this function and setting the callback member in the `cbs` structure to NULL.
  *
- * @param[in] timer Timer handle created by `gptimer_new_timer()`
+ * @param[in] timer Timer handle created by `gptimer_new_timer`
  * @param[in] cbs Group of callback functions
  * @param[in] user_data User data, which will be passed to callback functions directly
  * @return
@@ -158,7 +159,7 @@ esp_err_t gptimer_register_event_callbacks(gptimer_handle_t timer, const gptimer
  * @note This function is allowed to run within ISR context, so that user can set new alarm action immediately in the ISR callback.
  * @note This function is allowed to be executed when Cache is disabled, by enabling `CONFIG_GPTIMER_CTRL_FUNC_IN_IRAM`
  *
- * @param[in] timer Timer handle created by `gptimer_new_timer()`
+ * @param[in] timer Timer handle created by `gptimer_new_timer`
  * @param[in] config Alarm configuration, especially, set config to NULL means disabling the alarm function
  * @return
  *      - ESP_OK: Set alarm action for GPTimer successfully
@@ -171,11 +172,11 @@ esp_err_t gptimer_set_alarm_action(gptimer_handle_t timer, const gptimer_alarm_c
  * @brief Enable GPTimer
  *
  * @note This function will transit the timer state from init to enable.
- * @note This function will enable the interrupt service, if it's lazy installed in `gptimer_register_event_callbacks()`.
+ * @note This function will enable the interrupt service, if it's lazy installed in `gptimer_register_event_callbacks`.
  * @note This function will acquire a PM lock, if a specific source clock (e.g. APB) is selected in the `gptimer_config_t`, while `CONFIG_PM_ENABLE` is enabled.
- * @note Enable a timer doesn't mean to start it. See also `gptimer_start()` for how to make the timer start counting.
+ * @note Enable a timer doesn't mean to start it. See also `gptimer_start` for how to make the timer start counting.
  *
- * @param[in] timer Timer handle created by `gptimer_new_timer()`
+ * @param[in] timer Timer handle created by `gptimer_new_timer`
  * @return
  *      - ESP_OK: Enable GPTimer successfully
  *      - ESP_ERR_INVALID_ARG: Enable GPTimer failed because of invalid argument
@@ -187,10 +188,10 @@ esp_err_t gptimer_enable(gptimer_handle_t timer);
 /**
  * @brief Disable GPTimer
  *
- * @note This function will do the opposite work to the `gptimer_enable()`
- * @note Disable a timer doesn't mean to stop it. See also `gptimer_stop()` for how to make the timer stop counting.
+ * @note This function will do the opposite work to the `gptimer_enable`
+ * @note Disable a timer doesn't mean to stop it. See also `gptimer_stop` for how to make the timer stop counting.
  *
- * @param[in] timer Timer handle created by `gptimer_new_timer()`
+ * @param[in] timer Timer handle created by `gptimer_new_timer`
  * @return
  *      - ESP_OK: Disable GPTimer successfully
  *      - ESP_ERR_INVALID_ARG: Disable GPTimer failed because of invalid argument
@@ -202,11 +203,11 @@ esp_err_t gptimer_disable(gptimer_handle_t timer);
 /**
  * @brief Start GPTimer (internal counter starts counting)
  *
- * @note This function should be called when the timer is in the enable state (i.e. after calling `gptimer_enable()`)
+ * @note This function should be called when the timer is in the enable state (i.e. after calling `gptimer_enable`)
  * @note This function is allowed to run within ISR context
  * @note This function will be placed into IRAM if `CONFIG_GPTIMER_CTRL_FUNC_IN_IRAM` is on, so that it's allowed to be executed when Cache is disabled
  *
- * @param[in] timer Timer handle created by `gptimer_new_timer()`
+ * @param[in] timer Timer handle created by `gptimer_new_timer`
  * @return
  *      - ESP_OK: Start GPTimer successfully
  *      - ESP_ERR_INVALID_ARG: Start GPTimer failed because of invalid argument
@@ -218,11 +219,11 @@ esp_err_t gptimer_start(gptimer_handle_t timer);
 /**
  * @brief Stop GPTimer (internal counter stops counting)
  *
- * @note This function should be called when the timer is in the enable state (i.e. after calling `gptimer_enable()`)
+ * @note This function should be called when the timer is in the enable state (i.e. after calling `gptimer_enable`)
  * @note This function is allowed to run within ISR context
  * @note This function will be placed into IRAM if `CONFIG_GPTIMER_CTRL_FUNC_IN_IRAM` is on, so that it's allowed to be executed when Cache is disabled
  *
- * @param[in] timer Timer handle created by `gptimer_new_timer()`
+ * @param[in] timer Timer handle created by `gptimer_new_timer`
  * @return
  *      - ESP_OK: Stop GPTimer successfully
  *      - ESP_ERR_INVALID_ARG: Stop GPTimer failed because of invalid argument
diff --git a/components/driver/test_apps/gptimer/sdkconfig.defaults b/components/driver/test_apps/gptimer/sdkconfig.defaults
index b308cb2ddd..3de1470382 100644
--- a/components/driver/test_apps/gptimer/sdkconfig.defaults
+++ b/components/driver/test_apps/gptimer/sdkconfig.defaults
@@ -1,2 +1,4 @@
 CONFIG_FREERTOS_HZ=1000
 CONFIG_ESP_TASK_WDT=n
+# Disable nano printf, because we need to print the timer count in %llu format
+CONFIG_NEWLIB_NANO_FORMAT=n
diff --git a/components/esp_adc/test_apps/adc/sdkconfig.ci.iram_safe b/components/esp_adc/test_apps/adc/sdkconfig.ci.iram_safe
index 45fabc5404..3e348d1911 100644
--- a/components/esp_adc/test_apps/adc/sdkconfig.ci.iram_safe
+++ b/components/esp_adc/test_apps/adc/sdkconfig.ci.iram_safe
@@ -1,8 +1,9 @@
 CONFIG_COMPILER_DUMP_RTL_FILES=y
 CONFIG_ADC_ONESHOT_CTRL_FUNC_IN_IRAM=y
 CONFIG_GPTIMER_ISR_IRAM_SAFE=y
+CONFIG_GPTIMER_CTRL_FUNC_IN_IRAM=y
 CONFIG_ADC_CONTINUOUS_ISR_IRAM_SAFE=y
-CONFIG_COMPILER_OPTIMIZATION_NONE=y
+CONFIG_COMPILER_OPTIMIZATION_SIZE=y
 # silent the error check, as the error string are stored in rodata, causing RTL check failure
 CONFIG_COMPILER_OPTIMIZATION_CHECKS_SILENT=y
 CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_SILENT=y
diff --git a/components/hal/esp32/include/hal/timer_ll.h b/components/hal/esp32/include/hal/timer_ll.h
index 4922126f47..7ceccbe954 100644
--- a/components/hal/esp32/include/hal/timer_ll.h
+++ b/components/hal/esp32/include/hal/timer_ll.h
@@ -112,6 +112,22 @@ static inline void timer_ll_enable_counter(timg_dev_t *hw, uint32_t timer_num, b
     hw->hw_timer[timer_num].config.tx_en = en;
 }
 
+/**
+ * @brief Trigger software capture event
+ *
+ * @param hw Timer Group register base address
+ * @param timer_num Timer number in the group
+ */
+__attribute__((always_inline))
+static inline void timer_ll_trigger_soft_capture(timg_dev_t *hw, uint32_t timer_num)
+{
+    hw->hw_timer[timer_num].update.tx_update = 1;
+    // Timer register is in a different clock domain from Timer hardware logic
+    // We need to wait for the update to take effect before fetching the count value
+    while (hw->hw_timer[timer_num].update.tx_update) {
+    }
+}
+
 /**
  * @brief Get counter value
  *
@@ -123,11 +139,6 @@ static inline void timer_ll_enable_counter(timg_dev_t *hw, uint32_t timer_num, b
 __attribute__((always_inline))
 static inline uint64_t timer_ll_get_counter_value(timg_dev_t *hw, uint32_t timer_num)
 {
-    hw->hw_timer[timer_num].update.tx_update = 1;
-    // Timer register is in a different clock domain from Timer hardware logic
-    // We need to wait for the update to take effect before fetching the count value
-    while (hw->hw_timer[timer_num].update.tx_update) {
-    }
     return ((uint64_t) hw->hw_timer[timer_num].hi.tx_hi << 32) | (hw->hw_timer[timer_num].lo.tx_lo);
 }
 
diff --git a/components/hal/esp32c2/include/hal/timer_ll.h b/components/hal/esp32c2/include/hal/timer_ll.h
index 8abd74484d..4391314822 100644
--- a/components/hal/esp32c2/include/hal/timer_ll.h
+++ b/components/hal/esp32c2/include/hal/timer_ll.h
@@ -115,6 +115,22 @@ static inline void timer_ll_enable_counter(timg_dev_t *hw, uint32_t timer_num, b
     hw->hw_timer[timer_num].config.tx_en = en;
 }
 
+/**
+ * @brief Trigger software capture event
+ *
+ * @param hw Timer Group register base address
+ * @param timer_num Timer number in the group
+ */
+__attribute__((always_inline))
+static inline void timer_ll_trigger_soft_capture(timg_dev_t *hw, uint32_t timer_num)
+{
+    hw->hw_timer[timer_num].update.tx_update = 1;
+    // Timer register is in a different clock domain from Timer hardware logic
+    // We need to wait for the update to take effect before fetching the count value
+    while (hw->hw_timer[timer_num].update.tx_update) {
+    }
+}
+
 /**
  * @brief Get counter value
  *
@@ -126,11 +142,6 @@ static inline void timer_ll_enable_counter(timg_dev_t *hw, uint32_t timer_num, b
 __attribute__((always_inline))
 static inline uint64_t timer_ll_get_counter_value(timg_dev_t *hw, uint32_t timer_num)
 {
-    hw->hw_timer[timer_num].update.tx_update = 1;
-    // Timer register is in a different clock domain from Timer hardware logic
-    // We need to wait for the update to take effect before fetching the count value
-    while (hw->hw_timer[timer_num].update.tx_update) {
-    }
     return ((uint64_t) hw->hw_timer[timer_num].hi.tx_hi << 32) | (hw->hw_timer[timer_num].lo.tx_lo);
 }
 
diff --git a/components/hal/esp32c3/include/hal/timer_ll.h b/components/hal/esp32c3/include/hal/timer_ll.h
index d55a4116fe..2be3160b15 100644
--- a/components/hal/esp32c3/include/hal/timer_ll.h
+++ b/components/hal/esp32c3/include/hal/timer_ll.h
@@ -115,6 +115,22 @@ static inline void timer_ll_enable_counter(timg_dev_t *hw, uint32_t timer_num, b
     hw->hw_timer[timer_num].config.tx_en = en;
 }
 
+/**
+ * @brief Trigger software capture event
+ *
+ * @param hw Timer Group register base address
+ * @param timer_num Timer number in the group
+ */
+__attribute__((always_inline))
+static inline void timer_ll_trigger_soft_capture(timg_dev_t *hw, uint32_t timer_num)
+{
+    hw->hw_timer[timer_num].update.tx_update = 1;
+    // Timer register is in a different clock domain from Timer hardware logic
+    // We need to wait for the update to take effect before fetching the count value
+    while (hw->hw_timer[timer_num].update.tx_update) {
+    }
+}
+
 /**
  * @brief Get counter value
  *
@@ -126,11 +142,6 @@ static inline void timer_ll_enable_counter(timg_dev_t *hw, uint32_t timer_num, b
 __attribute__((always_inline))
 static inline uint64_t timer_ll_get_counter_value(timg_dev_t *hw, uint32_t timer_num)
 {
-    hw->hw_timer[timer_num].update.tx_update = 1;
-    // Timer register is in a different clock domain from Timer hardware logic
-    // We need to wait for the update to take effect before fetching the count value
-    while (hw->hw_timer[timer_num].update.tx_update) {
-    }
     return ((uint64_t) hw->hw_timer[timer_num].hi.tx_hi << 32) | (hw->hw_timer[timer_num].lo.tx_lo);
 }
 
diff --git a/components/hal/esp32h2/include/hal/timer_ll.h b/components/hal/esp32h2/include/hal/timer_ll.h
index ef315f40b3..5c04ef1012 100644
--- a/components/hal/esp32h2/include/hal/timer_ll.h
+++ b/components/hal/esp32h2/include/hal/timer_ll.h
@@ -115,6 +115,22 @@ static inline void timer_ll_enable_counter(timg_dev_t *hw, uint32_t timer_num, b
     hw->hw_timer[timer_num].config.tx_en = en;
 }
 
+/**
+ * @brief Trigger software capture event
+ *
+ * @param hw Timer Group register base address
+ * @param timer_num Timer number in the group
+ */
+__attribute__((always_inline))
+static inline void timer_ll_trigger_soft_capture(timg_dev_t *hw, uint32_t timer_num)
+{
+    hw->hw_timer[timer_num].update.tx_update = 1;
+    // Timer register is in a different clock domain from Timer hardware logic
+    // We need to wait for the update to take effect before fetching the count value
+    while (hw->hw_timer[timer_num].update.tx_update) {
+    }
+}
+
 /**
  * @brief Get counter value
  *
@@ -126,11 +142,6 @@ static inline void timer_ll_enable_counter(timg_dev_t *hw, uint32_t timer_num, b
 __attribute__((always_inline))
 static inline uint64_t timer_ll_get_counter_value(timg_dev_t *hw, uint32_t timer_num)
 {
-    hw->hw_timer[timer_num].update.tx_update = 1;
-    // Timer register is in a different clock domain from Timer hardware logic
-    // We need to wait for the update to take effect before fetching the count value
-    while (hw->hw_timer[timer_num].update.tx_update) {
-    }
     return ((uint64_t) hw->hw_timer[timer_num].hi.tx_hi << 32) | (hw->hw_timer[timer_num].lo.tx_lo);
 }
 
diff --git a/components/hal/esp32s2/include/hal/timer_ll.h b/components/hal/esp32s2/include/hal/timer_ll.h
index 103881ef4f..a38ade4331 100644
--- a/components/hal/esp32s2/include/hal/timer_ll.h
+++ b/components/hal/esp32s2/include/hal/timer_ll.h
@@ -116,6 +116,22 @@ static inline void timer_ll_enable_counter(timg_dev_t *hw, uint32_t timer_num, b
     hw->hw_timer[timer_num].config.tx_en = en;
 }
 
+/**
+ * @brief Trigger software capture event
+ *
+ * @param hw Timer Group register base address
+ * @param timer_num Timer number in the group
+ */
+__attribute__((always_inline))
+static inline void timer_ll_trigger_soft_capture(timg_dev_t *hw, uint32_t timer_num)
+{
+    hw->hw_timer[timer_num].update.tx_update = 1;
+    // Timer register is in a different clock domain from Timer hardware logic
+    // We need to wait for the update to take effect before fetching the count value
+    while (hw->hw_timer[timer_num].update.tx_update) {
+    }
+}
+
 /**
  * @brief Get counter value
  *
@@ -127,11 +143,6 @@ static inline void timer_ll_enable_counter(timg_dev_t *hw, uint32_t timer_num, b
 __attribute__((always_inline))
 static inline uint64_t timer_ll_get_counter_value(timg_dev_t *hw, uint32_t timer_num)
 {
-    hw->hw_timer[timer_num].update.tx_update = 1;
-    // Timer register is in a different clock domain from Timer hardware logic
-    // We need to wait for the update to take effect before fetching the count value
-    while (hw->hw_timer[timer_num].update.tx_update) {
-    }
     return ((uint64_t) hw->hw_timer[timer_num].hi.tx_hi << 32) | (hw->hw_timer[timer_num].lo.tx_lo);
 }
 
diff --git a/components/hal/esp32s3/include/hal/timer_ll.h b/components/hal/esp32s3/include/hal/timer_ll.h
index a5f5f115a8..57f8ee29b6 100644
--- a/components/hal/esp32s3/include/hal/timer_ll.h
+++ b/components/hal/esp32s3/include/hal/timer_ll.h
@@ -115,6 +115,22 @@ static inline void timer_ll_enable_counter(timg_dev_t *hw, uint32_t timer_num, b
     hw->hw_timer[timer_num].config.tn_en = en;
 }
 
+/**
+ * @brief Trigger software capture event
+ *
+ * @param hw Timer Group register base address
+ * @param timer_num Timer number in the group
+ */
+__attribute__((always_inline))
+static inline void timer_ll_trigger_soft_capture(timg_dev_t *hw, uint32_t timer_num)
+{
+    hw->hw_timer[timer_num].update.tn_update = 1;
+    // Timer register is in a different clock domain from Timer hardware logic
+    // We need to wait for the update to take effect before fetching the count value
+    while (hw->hw_timer[timer_num].update.tn_update) {
+    }
+}
+
 /**
  * @brief Get counter value
  *
@@ -126,11 +142,6 @@ static inline void timer_ll_enable_counter(timg_dev_t *hw, uint32_t timer_num, b
 __attribute__((always_inline))
 static inline uint64_t timer_ll_get_counter_value(timg_dev_t *hw, uint32_t timer_num)
 {
-    hw->hw_timer[timer_num].update.tn_update = 1;
-    // Timer register is in a different clock domain from Timer hardware logic
-    // We need to wait for the update to take effect before fetching the count value
-    while (hw->hw_timer[timer_num].update.tn_update) {
-    }
     return ((uint64_t)hw->hw_timer[timer_num].hi.tn_hi << 32) | (hw->hw_timer[timer_num].lo.tn_lo);
 }
 
diff --git a/components/hal/include/hal/timer_hal.h b/components/hal/include/hal/timer_hal.h
index 126c24def6..e3d6469e40 100644
--- a/components/hal/include/hal/timer_hal.h
+++ b/components/hal/include/hal/timer_hal.h
@@ -1,5 +1,5 @@
 /*
- * SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
  *
  * SPDX-License-Identifier: Apache-2.0
  */
@@ -45,6 +45,14 @@ void timer_hal_init(timer_hal_context_t *hal, uint32_t group_num, uint32_t timer
  */
 void timer_hal_set_counter_value(timer_hal_context_t *hal, uint64_t load_val);
 
+/**
+ * @brief Trigger a software capture event and then return the captured count value
+ *
+ * @param hal Context of the HAL layer
+ * @return Counter value
+ */
+uint64_t timer_hal_capture_and_get_counter_value(timer_hal_context_t *hal);
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/hal/timer_hal_iram.c b/components/hal/timer_hal_iram.c
index da75d78db5..43bac81e72 100644
--- a/components/hal/timer_hal_iram.c
+++ b/components/hal/timer_hal_iram.c
@@ -22,3 +22,9 @@ void timer_hal_set_counter_value(timer_hal_context_t *hal, uint64_t load_val)
     // restore the previous reload value
     timer_ll_set_reload_value(hal->dev, hal->timer_id, old_reload);
 }
+
+uint64_t timer_hal_capture_and_get_counter_value(timer_hal_context_t *hal)
+{
+    timer_ll_trigger_soft_capture(hal->dev, hal->timer_id);
+    return timer_ll_get_counter_value(hal->dev, hal->timer_id);
+}
diff --git a/docs/en/api-reference/peripherals/gptimer.rst b/docs/en/api-reference/peripherals/gptimer.rst
index a663d5b425..c06e0ffbfc 100644
--- a/docs/en/api-reference/peripherals/gptimer.rst
+++ b/docs/en/api-reference/peripherals/gptimer.rst
@@ -17,18 +17,18 @@ Functional Overview
 
 The following sections of this document cover the typical steps to install and operate a timer:
 
-- :ref:`resource-allocation` - covers which parameters should be set up to get a timer handle and how to recycle the resources when GPTimer finishes working.
+- :ref:`gptimer-resource-allocation` - covers which parameters should be set up to get a timer handle and how to recycle the resources when GPTimer finishes working.
 - :ref:`set-and-get-count-value` - covers how to force the timer counting from a start point and how to get the count value at anytime.
 - :ref:`set-up-alarm-action` - covers the parameters that should be set up to enable the alarm event.
-- :ref:`register-event-callbacks` - covers how to hook user specific code to the alarm event callback function.
+- :ref:`gptimer-register-event-callbacks` - covers how to hook user specific code to the alarm event callback function.
 - :ref:`enable-and-disable-timer` - covers how to enable and disable the timer.
 - :ref:`start-and-stop-timer` - shows some typical use cases that start the timer with different alarm behavior.
-- :ref:`power-management` - describes how different source clock selections can affect power consumption.
-- :ref:`iram-safe` - describes tips on how to make the timer interrupt and IO control functions work better along with a disabled cache.
-- :ref:`thread-safety` - lists which APIs are guaranteed to be thread safe by the driver.
-- :ref:`kconfig-options` - lists the supported Kconfig options that can be used to make a different effect on driver behavior.
+- :ref:`gptimer-power-management` - describes how different source clock selections can affect power consumption.
+- :ref:`gptimer-iram-safe` - describes tips on how to make the timer interrupt and IO control functions work better along with a disabled cache.
+- :ref:`gptimer-thread-safety` - lists which APIs are guaranteed to be thread safe by the driver.
+- :ref:`gptimer-kconfig-options` - lists the supported Kconfig options that can be used to make a different effect on driver behavior.
 
-.. _resource-allocation:
+.. _gptimer-resource-allocation:
 
 Resource Allocation
 ^^^^^^^^^^^^^^^^^^^
@@ -39,7 +39,7 @@ A GPTimer instance is represented by :cpp:type:`gptimer_handle_t`. The driver be
 
 To install a timer instance, there is a configuration structure that needs to be given in advance: :cpp:type:`gptimer_config_t`:
 
--  :cpp:member:`gptimer_config_t::clk_src` selects the source clock for the timer. The available clocks are listed in :cpp:type:`gptimer_clock_source_t`, you can only pick one of them. For the effect on power consumption of different clock source, please refer to Section :ref:`power-management`.
+-  :cpp:member:`gptimer_config_t::clk_src` selects the source clock for the timer. The available clocks are listed in :cpp:type:`gptimer_clock_source_t`, you can only pick one of them. For the effect on power consumption of different clock source, please refer to Section :ref:`gptimer-power-management`.
 
 -  :cpp:member:`gptimer_config_t::direction` sets the counting direction of the timer, supported directions are listed in :cpp:type:`gptimer_count_direction_t`, you can only pick one of them.
 
@@ -94,7 +94,7 @@ To make the alarm configurations take effect, you should call :cpp:func:`gptimer
 
     If an alarm value is set and the timer has already exceeded this value, the alarm will be triggered immediately.
 
-.. _register-event-callbacks:
+.. _gptimer-register-event-callbacks:
 
 Register Event Callbacks
 ^^^^^^^^^^^^^^^^^^^^^^^^
@@ -116,7 +116,7 @@ Before doing IO control to the timer, you needs to enable the timer first, by ca
 
 * Switch the timer driver state from **init** to **enable**.
 * Enable the interrupt service if it has been lazy installed by :cpp:func:`gptimer_register_event_callbacks`.
-* Acquire a proper power management lock if a specific clock source (e.g. APB clock) is selected. See Section :ref:`power-management` for more information.
+* Acquire a proper power management lock if a specific clock source (e.g. APB clock) is selected. See Section :ref:`gptimer-power-management` for more information.
 
 Calling :cpp:func:`gptimer_disable` will do the opposite, that is, put the timer driver back to the **init** state, disable the interrupts service and release the power management lock.
 
@@ -256,7 +256,7 @@ Alarm value can be updated dynamically inside the ISR handler callback, by chang
     ESP_ERROR_CHECK(gptimer_enable(gptimer));
     ESP_ERROR_CHECK(gptimer_start(gptimer, &alarm_config));
 
-.. _power-management:
+.. _gptimer-power-management:
 
 Power Management
 ^^^^^^^^^^^^^^^^
@@ -267,7 +267,7 @@ However, the driver can prevent the system from changing APB frequency by acquir
 
 If other gptimer clock sources are selected such as :cpp:enumerator:`GPTIMER_CLK_SRC_XTAL`, then the driver will not install power management lock. The XTAL clock source is more suitable for a low power application as long as the source clock can still provide sufficient resolution.
 
-.. _iram-safe:
+.. _gptimer-iram-safe:
 
 IRAM Safe
 ^^^^^^^^^
@@ -290,7 +290,7 @@ There is another Kconfig option :ref:`CONFIG_GPTIMER_CTRL_FUNC_IN_IRAM` that can
 - :cpp:func:`gptimer_set_raw_count`
 - :cpp:func:`gptimer_set_alarm_action`
 
-.. _thread-safety:
+.. _gptimer-thread-safety:
 
 Thread Safety
 ^^^^^^^^^^^^^
@@ -307,13 +307,13 @@ The following functions are allowed to run under ISR context, as the driver uses
 
 Other functions that take :cpp:type:`gptimer_handle_t` as the first positional parameter, are not treated as thread safe, which means you should avoid calling them from multiple tasks.
 
-.. _kconfig-options:
+.. _gptimer-kconfig-options:
 
 Kconfig Options
 ^^^^^^^^^^^^^^^
 
-- :ref:`CONFIG_GPTIMER_CTRL_FUNC_IN_IRAM` controls where to place the GPTimer control functions (IRAM or flash), see Section :ref:`iram-safe` for more information.
-- :ref:`CONFIG_GPTIMER_ISR_IRAM_SAFE` controls whether the default ISR handler can work when the cache is disabled, see Section :ref:`iram-safe` for more information.
+- :ref:`CONFIG_GPTIMER_CTRL_FUNC_IN_IRAM` controls where to place the GPTimer control functions (IRAM or flash), see Section :ref:`gptimer-iram-safe` for more information.
+- :ref:`CONFIG_GPTIMER_ISR_IRAM_SAFE` controls whether the default ISR handler can work when the cache is disabled, see Section :ref:`gptimer-iram-safe` for more information.
 - :ref:`CONFIG_GPTIMER_ENABLE_DEBUG_LOG` is used to enabled the debug log output. Enable this option will increase the firmware binary size.
 
 Application Examples
diff --git a/docs/zh_CN/api-reference/peripherals/gptimer.rst b/docs/zh_CN/api-reference/peripherals/gptimer.rst
index 18d0702ea5..6d144568e0 100644
--- a/docs/zh_CN/api-reference/peripherals/gptimer.rst
+++ b/docs/zh_CN/api-reference/peripherals/gptimer.rst
@@ -17,18 +17,18 @@
 
 下文介绍了配置和操作定时器的常规步骤：
 
-- :ref:`resource-allocation` - 获取定时器句柄应设置的参数，以及如何在通用定时器完成工作时回收资源。
+- :ref:`gptimer-resource-allocation` - 获取定时器句柄应设置的参数，以及如何在通用定时器完成工作时回收资源。
 - :ref:`set-and-get-count-value` - 如何强制定时器从起点开始计数，以及如何随时获取计数值。
 - :ref:`set-up-alarm-action` - 启动警报事件应设置的参数。
-- :ref:`register-event-callbacks` - 如何将用户的特定代码挂载到警报事件回调函数。
+- :ref:`gptimer-register-event-callbacks` - 如何将用户的特定代码挂载到警报事件回调函数。
 - :ref:`enable-and-disable-timer` - 如何使能和禁用定时器。
 - :ref:`start-and-stop-timer` - 通过不同报警行为启动定时器的典型使用场景。
-- :ref:`power-management` - 选择不同的时钟源将会如何影响功耗。
-- :ref:`iram-safe` - 在 cache 禁用的情况下，如何更好地让定时器处理中断事务以及实现 IO 控制功能。
-- :ref:`thread-safety` - 驱动程序保证哪些 API 线程安全。
-- :ref:`kconfig-options` - 支持的 Kconfig 选项，这些选项会对驱动程序行为产生不同影响。
+- :ref:`gptimer-power-management` - 选择不同的时钟源将会如何影响功耗。
+- :ref:`gptimer-iram-safe` - 在 cache 禁用的情况下，如何更好地让定时器处理中断事务以及实现 IO 控制功能。
+- :ref:`gptimer-thread-safety` - 驱动程序保证哪些 API 线程安全。
+- :ref:`gptimer-kconfig-options` - 支持的 Kconfig 选项，这些选项会对驱动程序行为产生不同影响。
 
-.. _resource-allocation:
+.. _gptimer-resource-allocation:
 
 资源分配
 ^^^^^^^^^^^^^^^^^^
@@ -39,7 +39,7 @@
 
 要安装一个定时器实例，需要提前提供配置结构体 :cpp:type:`gptimer_config_t`：
 
--  :cpp:member:`gptimer_config_t::clk_src` 选择定时器的时钟源。:cpp:type:`gptimer_clock_source_t` 中列出多个可用时钟，仅可选择其中一个时钟。了解不同时钟源对功耗的影响，请查看章节 :ref:`power-management`。
+-  :cpp:member:`gptimer_config_t::clk_src` 选择定时器的时钟源。:cpp:type:`gptimer_clock_source_t` 中列出多个可用时钟，仅可选择其中一个时钟。了解不同时钟源对功耗的影响，请查看章节 :ref:`gptimer-power-management`。
 
 -  :cpp:member:`gptimer_config_t::direction` 设置定时器的计数方向，:cpp:type:`gptimer_count_direction_t` 中列出多个支持的方向，仅可选择其中一个方向。
 
@@ -94,7 +94,7 @@
 
     如果警报值已设置且定时器超过该值，则会立即触发警报。
 
-.. _register-event-callbacks:
+.. _gptimer-register-event-callbacks:
 
 注册事件回调函数
 ^^^^^^^^^^^^^^^^^^^^^^^^
@@ -116,7 +116,7 @@
 
 * 此函数将把定时器驱动程序的状态从 **init** 切换为 **enable**。
 * 如果 :cpp:func:`gptimer_register_event_callbacks` 已经延迟安装中断服务，此函数将使能中断服务。
-* 如果选择了特定的时钟源（例如 APB 时钟），此函数将获取适当的电源管理锁。了解更多信息，请查看章节 :ref:`power-management`。
+* 如果选择了特定的时钟源（例如 APB 时钟），此函数将获取适当的电源管理锁。了解更多信息，请查看章节 :ref:`gptimer-power-management`。
 
 调用 :cpp:func:`gptimer_disable` 会进行相反的操作，即将定时器驱动程序恢复到 **init** 状态，禁用中断服务并释放电源管理锁。
 
@@ -256,7 +256,7 @@
     ESP_ERROR_CHECK(gptimer_enable(gptimer));
     ESP_ERROR_CHECK(gptimer_start(gptimer, &alarm_config));
 
-.. _power-management:
+.. _gptimer-power-management:
 
 电源管理
 ^^^^^^^^^^^^^^^^^
@@ -267,7 +267,7 @@
 
 如果选择 :cpp:enumerator:`GPTIMER_CLK_SRC_XTAL` 等其他时钟源，那么驱动程序不会安装电源管理锁。只要时钟源仍可提供足够的分辨率，XTAL 时钟源就更适合低功耗应用。
 
-.. _iram-safe:
+.. _gptimer-iram-safe:
 
 IRAM 安全
 ^^^^^^^^^^^^^^^^^^
@@ -290,7 +290,7 @@ IRAM 安全
 - :cpp:func:`gptimer_set_raw_count`
 - :cpp:func:`gptimer_set_alarm_action`
 
-.. _thread-safety:
+.. _gptimer-thread-safety:
 
 线程安全
 ^^^^^^^^^^^^^^^^^^
@@ -307,13 +307,13 @@ IRAM 安全
 
 将 :cpp:type:`gptimer_handle_t` 作为第一个位置参数的其他函数不被视作线程安全，也就是说应该避免从多个任务中调用这些函数。
 
-.. _kconfig-options:
+.. _gptimer-kconfig-options:
 
 Kconfig 选项
 ^^^^^^^^^^^^^^^^^^^^^^
 
-- :ref:`CONFIG_GPTIMER_CTRL_FUNC_IN_IRAM` 控制放置通用定时器控制函数（IRAM 或 flash）的位置。了解更多信息，请参考章节 :ref:`iram-safe`。
-- :ref:`CONFIG_GPTIMER_ISR_IRAM_SAFE` 控制默认 ISR 程序在 cache 禁用时是否可以运行。了解更多信息，请参考章节 :ref:`iram-safe`。
+- :ref:`CONFIG_GPTIMER_CTRL_FUNC_IN_IRAM` 控制放置通用定时器控制函数（IRAM 或 flash）的位置。了解更多信息，请参考章节 :ref:`gptimer-iram-safe`。
+- :ref:`CONFIG_GPTIMER_ISR_IRAM_SAFE` 控制默认 ISR 程序在 cache 禁用时是否可以运行。了解更多信息，请参考章节 :ref:`gptimer-iram-safe`。
 - :ref:`CONFIG_GPTIMER_ENABLE_DEBUG_LOG` 用于启用调试日志输出。启用这一选项将增加固件二进制文件大小。
 
 应用示例

From e5085db5f01e77679cfa6081a52735a416deb968 Mon Sep 17 00:00:00 2001
From: Alexey Gerenkov <alexey@espressif.com>
Date: Wed, 22 Jun 2022 23:00:16 +0300
Subject: [PATCH 237/665] sysview: Adds FreeRTOS SMP port

---
 .../Sample/OS/SEGGER_SYSVIEW_FreeRTOS.h       | 87 +++++--------------
 .../include/freertos/FreeRTOSConfig_smp.h     | 12 +++
 .../FreeRTOS-Kernel-SMP/portable/riscv/port.c | 11 ++-
 .../include/freertos/FreeRTOSConfig_smp.h     | 12 +++
 .../portable/xtensa/port.c                    |  7 ++
 .../freertos/FreeRTOS-Kernel-SMP/queue.c      | 13 ++-
 6 files changed, 74 insertions(+), 68 deletions(-)

diff --git a/components/app_trace/sys_view/Sample/OS/SEGGER_SYSVIEW_FreeRTOS.h b/components/app_trace/sys_view/Sample/OS/SEGGER_SYSVIEW_FreeRTOS.h
index d115a0ee58..82e6859a59 100644
--- a/components/app_trace/sys_view/Sample/OS/SEGGER_SYSVIEW_FreeRTOS.h
+++ b/components/app_trace/sys_view/Sample/OS/SEGGER_SYSVIEW_FreeRTOS.h
@@ -212,63 +212,27 @@ Notes:
 #define apiID_UXEVENTGROUPGETNUMBER               (73u)
 
 #ifdef CONFIG_FREERTOS_SMP
-/*
-FreeRTOS SMP has diverged from ESP-IDF FreeRTOS source quite a bit, thus Sysview is out of sync. For now, we just
-define away all of the tracing macros.
-*/
-#define traceTASK_NOTIFY_TAKE( uxIndexToWait )
-#define traceTASK_DELAY()
-#define traceTASK_DELAY_UNTIL( xTimeToWake )
-#define traceTASK_DELETE( pxTCB )
-#define traceTASK_NOTIFY_GIVE_FROM_ISR( uxIndexToNotify )
-#define traceTASK_PRIORITY_INHERIT( pxTCB, uxPriority )
-#define traceTASK_RESUME( pxTCB )
-#define traceINCREASE_TICK_COUNT( xTicksToJump )
-#define traceTASK_SUSPEND( pxTCB )
-#define traceTASK_PRIORITY_DISINHERIT( pxTCB, uxBasePriority )
-#define traceTASK_RESUME_FROM_ISR( pxTCB )
-#define traceTASK_NOTIFY( uxIndexToNotify )
-#define traceTASK_NOTIFY_FROM_ISR( uxIndexToNotify )
-#define traceTASK_NOTIFY_WAIT( uxIndexToWait )
-#define traceQUEUE_CREATE( pxNewQueue )
-#define traceQUEUE_DELETE( pxQueue )
-#define traceQUEUE_PEEK( pxQueue )
-#define traceQUEUE_PEEK_FROM_ISR( pxQueue )
-#define traceQUEUE_PEEK_FROM_ISR_FAILED( pxQueue )
-#define traceQUEUE_RECEIVE( pxQueue )
-#define traceQUEUE_RECEIVE_FAILED( pxQueue )
-#define traceQUEUE_SEMAPHORE_RECEIVE( pxQueue )
-#define traceQUEUE_RECEIVE_FROM_ISR( pxQueue )
-#define traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue )
-#define traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName )
-#define traceQUEUE_SEND( pxQueue )
-#define traceQUEUE_SEND_FAILED( pxQueue )
-#define traceQUEUE_SEND_FROM_ISR( pxQueue )
-#define traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue )
-#define traceQUEUE_GIVE_FROM_ISR( pxQueue )
-#define traceQUEUE_GIVE_FROM_ISR_FAILED( pxQueue )
-#define traceTASK_CREATE(pxNewTCB)
-#define traceTASK_PRIORITY_SET(pxTask, uxNewPriority)
-#define traceTASK_SWITCHED_IN()
-#define traceMOVED_TASK_TO_READY_STATE(pxTCB)
-#define traceREADDED_TASK_TO_READY_STATE(pxTCB)
-#define traceMOVED_TASK_TO_DELAYED_LIST()
-#define traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST()
-#define traceMOVED_TASK_TO_SUSPENDED_LIST(pxTCB)
-#define traceISR_EXIT_TO_SCHEDULER()
-#define traceISR_EXIT()
-#define traceISR_ENTER(_n_)
+
+#define traceQUEUE_SEND( pxQueue )                  SYSVIEW_RecordU32x4(apiFastID_OFFSET + apiID_XQUEUEGENERICSEND, SEGGER_SYSVIEW_ShrinkId((U32)pxQueue), 0, 0, 0)
 
 #else // CONFIG_FREERTOS_SMP
 
+#if ( configUSE_QUEUE_SETS != 1 )
+  #define traceQUEUE_SEND( pxQueue )                SYSVIEW_RecordU32x4(apiFastID_OFFSET + apiID_XQUEUEGENERICSEND, SEGGER_SYSVIEW_ShrinkId((U32)pxQueue), (U32)pvItemToQueue, xTicksToWait, xCopyPosition)
+#else
+  #define traceQUEUE_SEND( pxQueue )                SYSVIEW_RecordU32x4(apiFastID_OFFSET + apiID_XQUEUEGENERICSEND, SEGGER_SYSVIEW_ShrinkId((U32)pxQueue), 0, 0, xCopyPosition)
+#endif
+
+#endif // CONFIG_FREERTOS_SMP
+
 #define traceTASK_NOTIFY_TAKE( uxIndexToWait )                        SEGGER_SYSVIEW_RecordU32x2(apiFastID_OFFSET + apiID_ULTASKNOTIFYTAKE, xClearCountOnExit, xTicksToWait)
 #define traceTASK_DELAY()                                             SEGGER_SYSVIEW_RecordU32(apiFastID_OFFSET + apiID_VTASKDELAY, xTicksToDelay)
 #define traceTASK_DELAY_UNTIL( xTimeToWake )                          SEGGER_SYSVIEW_RecordVoid(apiFastID_OFFSET + apiID_VTASKDELAYUNTIL)
-#define traceTASK_DELETE( pxTCB )                                     if (pxTCB != NULL) {                                              \
-						                                                SEGGER_SYSVIEW_RecordU32(apiFastID_OFFSET + apiID_VTASKDELETE,  \
-						                                                                      SEGGER_SYSVIEW_ShrinkId((U32)pxTCB)); 	\
-					                                                    SYSVIEW_DeleteTask((U32)pxTCB);                                 \
-					                                                  }
+#define traceTASK_DELETE( pxTCB )                                     do {                                              \
+                                                                        SEGGER_SYSVIEW_RecordU32(apiFastID_OFFSET + apiID_VTASKDELETE,  \
+                                                                                              SEGGER_SYSVIEW_ShrinkId((U32)pxTCB)); 	\
+                                                                        SYSVIEW_DeleteTask((U32)pxTCB);                                 \
+                                                                      } while(0)
 #define traceTASK_NOTIFY_GIVE_FROM_ISR( uxIndexToNotify )             SEGGER_SYSVIEW_RecordU32x2(apiFastID_OFFSET + apiID_VTASKNOTIFYGIVEFROMISR, SEGGER_SYSVIEW_ShrinkId((U32)pxTCB), (U32)pxHigherPriorityTaskWoken)
 #define traceTASK_PRIORITY_INHERIT( pxTCB, uxPriority )               SEGGER_SYSVIEW_RecordU32(apiFastID_OFFSET + apiID_VTASKPRIORITYINHERIT, (U32)pxMutexHolder)
 #define traceTASK_RESUME( pxTCB )                                     SEGGER_SYSVIEW_RecordU32(apiFastID_OFFSET + apiID_VTASKRESUME, SEGGER_SYSVIEW_ShrinkId((U32)pxTCB))
@@ -291,11 +255,6 @@ define away all of the tracing macros.
 #define traceQUEUE_RECEIVE_FROM_ISR( pxQueue )                        SEGGER_SYSVIEW_RecordU32x3(apiFastID_OFFSET + apiID_XQUEUERECEIVEFROMISR, SEGGER_SYSVIEW_ShrinkId((U32)pxQueue), SEGGER_SYSVIEW_ShrinkId((U32)pvBuffer), (U32)pxHigherPriorityTaskWoken)
 #define traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue )                 SEGGER_SYSVIEW_RecordU32x3(apiFastID_OFFSET + apiID_XQUEUERECEIVEFROMISR, SEGGER_SYSVIEW_ShrinkId((U32)pxQueue), SEGGER_SYSVIEW_ShrinkId((U32)pvBuffer), (U32)pxHigherPriorityTaskWoken)
 #define traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName )                SEGGER_SYSVIEW_RecordU32x2(apiFastID_OFFSET + apiID_VQUEUEADDTOREGISTRY, SEGGER_SYSVIEW_ShrinkId((U32)xQueue), (U32)pcQueueName)
-#if ( configUSE_QUEUE_SETS != 1 )
-  #define traceQUEUE_SEND( pxQueue )                                    SYSVIEW_RecordU32x4(apiFastID_OFFSET + apiID_XQUEUEGENERICSEND, SEGGER_SYSVIEW_ShrinkId((U32)pxQueue), (U32)pvItemToQueue, xTicksToWait, xCopyPosition)
-#else
-  #define traceQUEUE_SEND( pxQueue )                                    SYSVIEW_RecordU32x4(apiFastID_OFFSET + apiID_XQUEUEGENERICSEND, SEGGER_SYSVIEW_ShrinkId((U32)pxQueue), 0, 0, xCopyPosition)
-#endif
 #define traceQUEUE_SEND_FAILED( pxQueue )                             SYSVIEW_RecordU32x4(apiFastID_OFFSET + apiID_XQUEUEGENERICSEND, SEGGER_SYSVIEW_ShrinkId((U32)pxQueue), (U32)pvItemToQueue, xTicksToWait, xCopyPosition)
 #define traceQUEUE_SEND_FROM_ISR( pxQueue )                           SEGGER_SYSVIEW_RecordU32x4(apiFastID_OFFSET + apiID_XQUEUEGENERICSENDFROMISR, SEGGER_SYSVIEW_ShrinkId((U32)pxQueue), (U32)pvItemToQueue, (U32)pxHigherPriorityTaskWoken, xCopyPosition)
 #define traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue )                    SEGGER_SYSVIEW_RecordU32x4(apiFastID_OFFSET + apiID_XQUEUEGENERICSENDFROMISR, SEGGER_SYSVIEW_ShrinkId((U32)pxQueue), (U32)pvItemToQueue, (U32)pxHigherPriorityTaskWoken, xCopyPosition)
@@ -338,11 +297,16 @@ define away all of the tracing macros.
 //
 // Define INCLUDE_xTaskGetIdleTaskHandle as 1 in FreeRTOSConfig.h to allow identification of Idle state.
 //
-#if ( INCLUDE_xTaskGetIdleTaskHandle == 1 )
+// SMP FreeRTOS uses unpinned IDLE tasks, so sometimes IDEL0 runs on CPU1, IDLE1 runs on CPU0 and so on.
+// So IDLE state detection based on 'xTaskGetIdleTaskHandle' does not work for SMP kernel.
+// We could compare current task handle with every element of the array returned by 'xTaskGetIdleTaskHandle',
+// but it deos not seem to be efficient enough to be worth of making code more complex and less readabl.
+// So always use task name comparison mechanism for SMP kernel.
+#if ( INCLUDE_xTaskGetIdleTaskHandle == 1  && !defined(CONFIG_FREERTOS_SMP))
   #define traceTASK_SWITCHED_IN()                   if(prvGetTCBFromHandle(NULL) == xTaskGetIdleTaskHandle()) {           \
                                                       SEGGER_SYSVIEW_OnIdle();                                          \
                                                     } else {                                                            \
-                                                      SEGGER_SYSVIEW_OnTaskStartExec((U32)pxCurrentTCB[esp_cpu_get_core_id()]); \
+                                                      SEGGER_SYSVIEW_OnTaskStartExec((U32)prvGetTCBFromHandle(NULL)); \
                                                     }
 #else
   #define traceTASK_SWITCHED_IN()                   {                                                                   \
@@ -353,20 +317,17 @@ define away all of the tracing macros.
                                                       }                                                                 \
                                                     }
 #endif
-
 #define traceMOVED_TASK_TO_READY_STATE(pxTCB)       SEGGER_SYSVIEW_OnTaskStartReady((U32)pxTCB)
 #define traceREADDED_TASK_TO_READY_STATE(pxTCB)
 
-#define traceMOVED_TASK_TO_DELAYED_LIST()           SEGGER_SYSVIEW_OnTaskStopReady((U32)pxCurrentTCB[esp_cpu_get_core_id()],  (1u << 2))
-#define traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST()  SEGGER_SYSVIEW_OnTaskStopReady((U32)pxCurrentTCB[esp_cpu_get_core_id()],  (1u << 2))
+#define traceMOVED_TASK_TO_DELAYED_LIST()           SEGGER_SYSVIEW_OnTaskStopReady((U32)prvGetTCBFromHandle(NULL)],  (1u << 2))
+#define traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST()  SEGGER_SYSVIEW_OnTaskStopReady((U32)prvGetTCBFromHandle(NULL)],  (1u << 2))
 #define traceMOVED_TASK_TO_SUSPENDED_LIST(pxTCB)    SEGGER_SYSVIEW_OnTaskStopReady((U32)pxTCB,         ((3u << 3) | 3))
 
 #define traceISR_EXIT_TO_SCHEDULER()                SEGGER_SYSVIEW_RecordExitISRToScheduler()
 #define traceISR_EXIT()                             SEGGER_SYSVIEW_RecordExitISR()
 #define traceISR_ENTER(_n_)                         SEGGER_SYSVIEW_RecordEnterISR(_n_)
 
-#endif // CONFIG_FREERTOS_SMP
-
 /*********************************************************************
 *
 *       API functions
diff --git a/components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/include/freertos/FreeRTOSConfig_smp.h b/components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/include/freertos/FreeRTOSConfig_smp.h
index 03c2e76d48..0728e7b10c 100644
--- a/components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/include/freertos/FreeRTOSConfig_smp.h
+++ b/components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/include/freertos/FreeRTOSConfig_smp.h
@@ -250,6 +250,18 @@ Default values for trace macros added by ESP-IDF and are not part of Vanilla Fre
     #define traceISR_ENTER(_n_)
 #endif
 
+#ifndef traceQUEUE_GIVE_FROM_ISR
+    #define traceQUEUE_GIVE_FROM_ISR( pxQueue )
+#endif
+
+#ifndef traceQUEUE_GIVE_FROM_ISR_FAILED
+    #define traceQUEUE_GIVE_FROM_ISR_FAILED( pxQueue )
+#endif
+
+#ifndef traceQUEUE_SEMAPHORE_RECEIVE
+    #define traceQUEUE_SEMAPHORE_RECEIVE( pxQueue )
+#endif
+
 /* ------------------------------------------------ IDF Compatibility --------------------------------------------------
  * - We need these in order for ESP-IDF to compile
  * ------------------------------------------------------------------------------------------------------------------ */
diff --git a/components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/port.c b/components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/port.c
index 2474875022..021daa96a9 100644
--- a/components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/port.c
+++ b/components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/port.c
@@ -107,7 +107,16 @@ void vPortSetStackWatchpoint(void *pxStackStart)
 
 BaseType_t xPortSysTickHandler(void);
 
-#if CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER
+#ifdef CONFIG_FREERTOS_SYSTICK_USES_CCOUNT
+
+#ifdef CONFIG_FREERTOS_CORETIMER_0
+    #define SYSTICK_INTR_ID (ETS_INTERNAL_TIMER0_INTR_SOURCE+ETS_INTERNAL_INTR_SOURCE_OFF)
+#endif
+#ifdef CONFIG_FREERTOS_CORETIMER_1
+    #define SYSTICK_INTR_ID (ETS_INTERNAL_TIMER1_INTR_SOURCE+ETS_INTERNAL_INTR_SOURCE_OFF)
+#endif
+
+#elif CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER
 
 _Static_assert(SOC_CPU_CORES_NUM <= SOC_SYSTIMER_ALARM_NUM - 1, "the number of cores must match the number of core alarms in SYSTIMER");
 
diff --git a/components/freertos/FreeRTOS-Kernel-SMP/portable/xtensa/include/freertos/FreeRTOSConfig_smp.h b/components/freertos/FreeRTOS-Kernel-SMP/portable/xtensa/include/freertos/FreeRTOSConfig_smp.h
index 9da8470f35..66c44f807a 100644
--- a/components/freertos/FreeRTOS-Kernel-SMP/portable/xtensa/include/freertos/FreeRTOSConfig_smp.h
+++ b/components/freertos/FreeRTOS-Kernel-SMP/portable/xtensa/include/freertos/FreeRTOSConfig_smp.h
@@ -282,6 +282,18 @@ Default values for trace macros added by ESP-IDF and are not part of Vanilla Fre
     #define traceISR_ENTER(_n_)
 #endif
 
+#ifndef traceQUEUE_GIVE_FROM_ISR
+    #define traceQUEUE_GIVE_FROM_ISR( pxQueue )
+#endif
+
+#ifndef traceQUEUE_GIVE_FROM_ISR_FAILED
+    #define traceQUEUE_GIVE_FROM_ISR_FAILED( pxQueue )
+#endif
+
+#ifndef traceQUEUE_SEMAPHORE_RECEIVE
+    #define traceQUEUE_SEMAPHORE_RECEIVE( pxQueue )
+#endif
+
 /* ------------------------------------------------ IDF Compatibility --------------------------------------------------
  * - We need these in order for ESP-IDF to compile
  * ------------------------------------------------------------------------------------------------------------------ */
diff --git a/components/freertos/FreeRTOS-Kernel-SMP/portable/xtensa/port.c b/components/freertos/FreeRTOS-Kernel-SMP/portable/xtensa/port.c
index fa585852da..769ef7dc92 100644
--- a/components/freertos/FreeRTOS-Kernel-SMP/portable/xtensa/port.c
+++ b/components/freertos/FreeRTOS-Kernel-SMP/portable/xtensa/port.c
@@ -174,6 +174,13 @@ BaseType_t xPortSysTickHandler(void);
 extern void _frxt_tick_timer_init(void);
 extern void _xt_tick_divisor_init(void);
 
+#ifdef CONFIG_FREERTOS_CORETIMER_0
+    #define SYSTICK_INTR_ID (ETS_INTERNAL_TIMER0_INTR_SOURCE+ETS_INTERNAL_INTR_SOURCE_OFF)
+#endif
+#ifdef CONFIG_FREERTOS_CORETIMER_1
+    #define SYSTICK_INTR_ID (ETS_INTERNAL_TIMER1_INTR_SOURCE+ETS_INTERNAL_INTR_SOURCE_OFF)
+#endif
+
 /**
  * @brief Initialize CCONT timer to generate the tick interrupt
  *
diff --git a/components/freertos/FreeRTOS-Kernel-SMP/queue.c b/components/freertos/FreeRTOS-Kernel-SMP/queue.c
index 0233171d6d..56869290b8 100644
--- a/components/freertos/FreeRTOS-Kernel-SMP/queue.c
+++ b/components/freertos/FreeRTOS-Kernel-SMP/queue.c
@@ -1202,7 +1202,9 @@ BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
         {
             const int8_t cTxLock = pxQueue->cTxLock;
 
-            traceQUEUE_SEND_FROM_ISR( pxQueue );
+#ifdef ESP_PLATFORM // IDF-5384
+            traceQUEUE_GIVE_FROM_ISR( pxQueue );
+#endif
 
             /* A task can only have an inherited priority if it is a mutex
              * holder - and if there is a mutex holder then the mutex cannot be
@@ -1309,7 +1311,9 @@ BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
         }
         else
         {
-            traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
+#ifdef ESP_PLATFORM // IDF-5384
+            traceQUEUE_GIVE_FROM_ISR_FAILED( pxQueue );
+#endif
             xReturn = errQUEUE_FULL;
         }
     }
@@ -1502,8 +1506,9 @@ BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue,
              * must be the highest priority task wanting to access the queue. */
             if( uxSemaphoreCount > ( UBaseType_t ) 0 )
             {
-                traceQUEUE_RECEIVE( pxQueue );
-
+#ifdef ESP_PLATFORM
+                traceQUEUE_SEMAPHORE_RECEIVE( pxQueue );
+#endif
                 /* Semaphores are queues with a data size of zero and where the
                  * messages waiting is the semaphore's count.  Reduce the count. */
                 pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;

From dc5cab773081bfd255811525e2197b5308b78978 Mon Sep 17 00:00:00 2001
From: Armando <douyiwen@espressif.com>
Date: Fri, 19 Aug 2022 17:31:32 +0800
Subject: [PATCH 238/665] esp_psram: rename esp_private/mmu.h to
 mmu_psram_flash.h

Prior to this commit, esp_psram/include/esp_private/mmu.h contains some
APIs that is used for:
- copy flash content to psram
- necessary sync APIs used by flash_mmap.c, due to above feature

This commit rename it to mmu_psram_flash.h, therefore mmu.h can be used
for real mmu related APIs.

This commit also moves above mention funcitons in `mmu.c` and
`mmu_psram.c` to `mmu_psram_flash.c`, leaving `mmu.c` to be used for
real mmu driver.
---
 components/esp_psram/CMakeLists.txt           |   2 +-
 components/esp_psram/esp_psram.c              |   2 +-
 .../esp_private/{mmu.h => mmu_psram_flash.h}  |  46 +++---
 components/esp_psram/linker.lf                |   2 +-
 components/esp_psram/mmu.c                    | 107 +-------------
 .../{mmu_psram.c => mmu_psram_flash.c}        | 136 ++++++++++++++++--
 components/spi_flash/flash_mmap.c             |   2 +-
 7 files changed, 161 insertions(+), 136 deletions(-)
 rename components/esp_psram/include/esp_private/{mmu.h => mmu_psram_flash.h} (75%)
 rename components/esp_psram/{mmu_psram.c => mmu_psram_flash.c} (50%)

diff --git a/components/esp_psram/CMakeLists.txt b/components/esp_psram/CMakeLists.txt
index bbff893900..f589f3dfc5 100644
--- a/components/esp_psram/CMakeLists.txt
+++ b/components/esp_psram/CMakeLists.txt
@@ -14,7 +14,7 @@ set(srcs)
 if(CONFIG_SPIRAM)
     list(APPEND srcs "esp_psram.c"
                      "mmu.c"
-                     "mmu_psram.c")
+                     "mmu_psram_flash.c")
 
     if(${target} STREQUAL "esp32")
         list(APPEND srcs "esp32/esp_psram_extram_cache.c"
diff --git a/components/esp_psram/esp_psram.c b/components/esp_psram/esp_psram.c
index e068edf58d..cd972a6967 100644
--- a/components/esp_psram/esp_psram.c
+++ b/components/esp_psram/esp_psram.c
@@ -23,7 +23,7 @@
 #include "hal/cache_ll.h"
 #include "esp_private/esp_psram_io.h"
 #include "esp_private/esp_psram_extram.h"
-#include "esp_private/mmu.h"
+#include "esp_private/mmu_psram_flash.h"
 #include "esp_psram_impl.h"
 #include "esp_psram.h"
 
diff --git a/components/esp_psram/include/esp_private/mmu.h b/components/esp_psram/include/esp_private/mmu_psram_flash.h
similarity index 75%
rename from components/esp_psram/include/esp_private/mmu.h
rename to components/esp_psram/include/esp_private/mmu_psram_flash.h
index 1925f388ed..58bb188610 100644
--- a/components/esp_psram/include/esp_private/mmu.h
+++ b/components/esp_psram/include/esp_private/mmu_psram_flash.h
@@ -5,13 +5,16 @@
  */
 
 /**
- * This file will be redesigned into MMU driver, to maintain all the external
- * memory contexts including:
- * - Flash
- * - PSRAM
- * - DDR
+ * @Backgrounds
  *
- * Now only MMU-PSRAM related private APIs
+ * This file contains 2 parts:
+ * 1. Feature: Copy Flash content to PSRAM. Related APIs are private:
+ *    - mmu_config_psram_text_segment()
+ *    - mmu_config_psram_rodata_segment()
+ *
+ * 2. Private APIs used by `flash_mmap.c` and `cache_utils.c`
+ *    APIs in 2 are due to lack of MMU driver. There will be an MMU driver to maintain vaddr range.
+ *    APIs in 2 will be refactored when MMU driver is ready
  */
 
 #pragma once
@@ -46,7 +49,9 @@ intptr_t mmu_get_psram_vaddr_start(void);
  */
 intptr_t mmu_get_psram_vaddr_end(void);
 
-
+/*----------------------------------------------------------------------------
+                    Part 1 APIs (See @Backgrounds on top of this file)
+-------------------------------------------------------------------------------*/
 #if CONFIG_SPIRAM_FETCH_INSTRUCTIONS
 /**
  * @brief Copy Flash texts to PSRAM
@@ -56,7 +61,24 @@ intptr_t mmu_get_psram_vaddr_end(void);
  * @param[out] out_page      Used pages
  */
 esp_err_t mmu_config_psram_text_segment(uint32_t start_page, uint32_t psram_size, uint32_t *out_page);
+#endif  //#if CONFIG_SPIRAM_FETCH_INSTRUCTIONS
 
+#if CONFIG_SPIRAM_RODATA
+/**
+ * @brief Copy Flash rodata to PSRAM
+ *
+ * @param[in]  start_page    PSRAM physical start page
+ * @param[in]  psram_size    PSRAM available size
+ * @param[out] out_page      Used pages
+ */
+esp_err_t mmu_config_psram_rodata_segment(uint32_t start_page, uint32_t psram_size, uint32_t *out_page);
+#endif  //#if CONFIG_SPIRAM_RODATA
+
+
+/*----------------------------------------------------------------------------
+                    Part 2 APIs (See @Backgrounds on top of this file)
+-------------------------------------------------------------------------------*/
+#if CONFIG_SPIRAM_FETCH_INSTRUCTIONS
 /**
  * @brief Init other file requested MMU variables
  *
@@ -90,17 +112,7 @@ uint32_t instruction_flash_end_page_get(void);
 int instruction_flash2spiram_offset(void);
 #endif  // #if CONFIG_SPIRAM_FETCH_INSTRUCTIONS
 
-
 #if CONFIG_SPIRAM_RODATA
-/**
- * @brief Copy Flash rodata to PSRAM
- *
- * @param[in]  start_page    PSRAM physical start page
- * @param[in]  psram_size    PSRAM available size
- * @param[out] out_page      Used pages
- */
-esp_err_t mmu_config_psram_rodata_segment(uint32_t start_page, uint32_t psram_size, uint32_t *out_page);
-
 /**
  * @brief Init other file requested MMU variables
  *
diff --git a/components/esp_psram/linker.lf b/components/esp_psram/linker.lf
index eee8cda0f5..f290b41bea 100644
--- a/components/esp_psram/linker.lf
+++ b/components/esp_psram/linker.lf
@@ -14,4 +14,4 @@ entries:
                 esp_psram_impl_octal (noflash)
 
         if IDF_TARGET_ESP32S2 = y || IDF_TARGET_ESP32S3 = y:
-            mmu_psram (noflash)
+            mmu_psram_flash (noflash)
diff --git a/components/esp_psram/mmu.c b/components/esp_psram/mmu.c
index 3953c6bc91..54509b44ae 100644
--- a/components/esp_psram/mmu.c
+++ b/components/esp_psram/mmu.c
@@ -20,7 +20,7 @@
 #include "esp_attr.h"
 #include "esp_log.h"
 #include "soc/ext_mem_defs.h"
-#include "esp_private/mmu.h"
+#include "esp_private/mmu_psram_flash.h"
 
 #if CONFIG_IDF_TARGET_ESP32S2
 #include "soc/extmem_reg.h"
@@ -64,108 +64,3 @@ intptr_t mmu_get_psram_vaddr_end(void)
     return DRAM1_CACHE_ADDRESS_HIGH;
 #endif
 }
-
-//------------------------------------Copy Flash .text to PSRAM-------------------------------------//
-#if CONFIG_SPIRAM_FETCH_INSTRUCTIONS
-static uint32_t instruction_in_spiram;
-static uint32_t instr_start_page;
-static uint32_t instr_end_page;
-static int instr_flash2spiram_offs;
-
-/**
- * - These logics are abstracted from the PSRAM driver
- * - These functions are only required by `flash_mmap.c` for converting paddr to vaddr, and vice versa
- * - The `flash_mmpa.c` will be rewritten into MMU driver
- *
- * Therefore, keep the APIs here for now
- */
-void instruction_flash_page_info_init(uint32_t psram_start_physical_page)
-{
-#if CONFIG_IDF_TARGET_ESP32S2
-    uint32_t instr_page_cnt = ((uint32_t)&_instruction_reserved_end - (uint32_t)&_instruction_reserved_start + MMU_PAGE_SIZE - 1) / MMU_PAGE_SIZE;
-    uint32_t instr_mmu_offset = ((uint32_t)&_instruction_reserved_start & MMU_VADDR_MASK) / MMU_PAGE_SIZE;
-    instr_start_page = ((volatile uint32_t *)(DR_REG_MMU_TABLE + PRO_CACHE_IBUS0_MMU_START))[instr_mmu_offset];
-#elif CONFIG_IDF_TARGET_ESP32S3
-    uint32_t instr_page_cnt = ((uint32_t)&_instruction_reserved_end - SOC_IROM_LOW + MMU_PAGE_SIZE - 1) / MMU_PAGE_SIZE;
-    instr_start_page = *((volatile uint32_t *)(DR_REG_MMU_TABLE + CACHE_IROM_MMU_START));
-#endif
-    instr_start_page &= MMU_VALID_VAL_MASK;
-    instr_end_page = instr_start_page + instr_page_cnt - 1;
-    instr_flash2spiram_offs = instr_start_page - psram_start_physical_page;
-    instruction_in_spiram = 1;
-    ESP_DRAM_LOGV("mmu_psram", "Instructions from flash page%d copy to SPIRAM page%d, Offset: %d", instr_start_page, psram_start_physical_page, instr_flash2spiram_offs);
-}
-
-uint32_t esp_spiram_instruction_access_enabled(void)
-{
-    return instruction_in_spiram;
-}
-
-int instruction_flash2spiram_offset(void)
-{
-    return instr_flash2spiram_offs;
-}
-
-uint32_t instruction_flash_start_page_get(void)
-{
-    return instr_start_page;
-}
-
-uint32_t instruction_flash_end_page_get(void)
-{
-    return instr_end_page;
-}
-#endif  //CONFIG_SPIRAM_FETCH_INSTRUCTIONS
-
-
-#if CONFIG_SPIRAM_RODATA
-//------------------------------------Copy Flash .rodata to PSRAM-------------------------------------//
-static uint32_t rodata_in_spiram;
-static int rodata_flash2spiram_offs;
-static uint32_t rodata_start_page;
-static uint32_t rodata_end_page;
-
-/**
- * - These logics are abstracted from the PSRAM driver
- * - These functions are only required by `flash_mmap.c` for converting paddr to vaddr, and vice versa
- * - The `flash_mmpa.c` will be rewritten into MMU driver
- *
- * Therefore, keep the APIs here for now
- */
-void rodata_flash_page_info_init(uint32_t psram_start_physical_page)
-{
-#if CONFIG_IDF_TARGET_ESP32S2
-    uint32_t rodata_page_cnt = ((uint32_t)&_rodata_reserved_end - (uint32_t)&_rodata_reserved_start + MMU_PAGE_SIZE - 1) / MMU_PAGE_SIZE;
-    uint32_t rodata_mmu_offset = ((uint32_t)&_rodata_reserved_start & MMU_VADDR_MASK) / MMU_PAGE_SIZE;
-    rodata_start_page = ((volatile uint32_t *)(DR_REG_MMU_TABLE + PRO_CACHE_IBUS2_MMU_START))[rodata_mmu_offset];
-#elif CONFIG_IDF_TARGET_ESP32S3
-    uint32_t rodata_page_cnt = ((uint32_t)&_rodata_reserved_end - ((uint32_t)&_rodata_reserved_start & ~ (MMU_PAGE_SIZE - 1)) + MMU_PAGE_SIZE - 1) / MMU_PAGE_SIZE;
-    rodata_start_page = *(volatile uint32_t *)(DR_REG_MMU_TABLE + CACHE_DROM_MMU_START);
-#endif
-    rodata_start_page &= MMU_VALID_VAL_MASK;
-    rodata_end_page = rodata_start_page + rodata_page_cnt - 1;
-    rodata_flash2spiram_offs = rodata_start_page - psram_start_physical_page;
-    rodata_in_spiram = 1;
-    ESP_DRAM_LOGV("mmu_psram", "Rodata from flash page%d copy to SPIRAM page%d, Offset: %d", rodata_start_page, psram_start_physical_page, rodata_flash2spiram_offs);
-}
-
-uint32_t esp_spiram_rodata_access_enabled(void)
-{
-    return rodata_in_spiram;
-}
-
-int rodata_flash2spiram_offset(void)
-{
-    return rodata_flash2spiram_offs;
-}
-
-uint32_t rodata_flash_start_page_get(void)
-{
-    return rodata_start_page;
-}
-
-uint32_t rodata_flash_end_page_get(void)
-{
-    return rodata_end_page;
-}
-#endif  //#if CONFIG_SPIRAM_RODATA
diff --git a/components/esp_psram/mmu_psram.c b/components/esp_psram/mmu_psram_flash.c
similarity index 50%
rename from components/esp_psram/mmu_psram.c
rename to components/esp_psram/mmu_psram_flash.c
index 3f690bf68c..beff0fa0ac 100644
--- a/components/esp_psram/mmu_psram.c
+++ b/components/esp_psram/mmu_psram_flash.c
@@ -3,15 +3,17 @@
  *
  * SPDX-License-Identifier: Apache-2.0
  */
-
 /**
- * This file will be redesigned into MMU driver, to maintain all the external
- * memory contexts including:
- * - Flash
- * - PSRAM
- * - DDR
+ * @Backgrounds
  *
- * Now only MMU-PSRAM related private APIs
+ * This file contains 2 parts:
+ * 1. Feature: Copy Flash content to PSRAM. Related APIs are private:
+ *    - mmu_config_psram_text_segment()
+ *    - mmu_config_psram_rodata_segment()
+ *
+ * 2. Private APIs used by `flash_mmap.c` and `cache_utils.c`
+ *    APIs in 2 are due to lack of MMU driver. There will be an MMU driver to maintain vaddr range.
+ *    APIs in 2 will be refactored when MMU driver is ready
  */
 
 #include <sys/param.h>
@@ -21,7 +23,7 @@
 #include "soc/ext_mem_defs.h"
 #include "hal/cache_types.h"
 #include "hal/cache_ll.h"
-#include "esp_private/mmu.h"
+#include "esp_private/mmu_psram_flash.h"
 
 #if CONFIG_IDF_TARGET_ESP32S2
 #include "esp32s2/rom/cache.h"
@@ -29,7 +31,9 @@
 #include "esp32s3/rom/cache.h"
 #endif
 
-
+/*----------------------------------------------------------------------------
+                    Part 1 APIs (See @Backgrounds on top of this file)
+-------------------------------------------------------------------------------*/
 #if CONFIG_SPIRAM_FETCH_INSTRUCTIONS || CONFIG_SPIRAM_RODATA
 //page_size - 1, where page_size on s2 and s3 is always 0x10000. To be refactored by MMU driver
 #define INVALID_PHY_PAGE 0xffff
@@ -144,3 +148,117 @@ esp_err_t mmu_config_psram_rodata_segment(uint32_t start_page, uint32_t psram_si
     return ESP_OK;
 }
 #endif  //#if CONFIG_SPIRAM_RODATA
+
+
+/*----------------------------------------------------------------------------
+                    Part 2 APIs (See @Backgrounds on top of this file)
+-------------------------------------------------------------------------------*/
+extern int _instruction_reserved_start;
+extern int _instruction_reserved_end;
+extern int _rodata_reserved_start;
+extern int _rodata_reserved_end;
+
+//------------------------------------Copy Flash .text to PSRAM-------------------------------------//
+#if CONFIG_SPIRAM_FETCH_INSTRUCTIONS
+static uint32_t instruction_in_spiram;
+static uint32_t instr_start_page;
+static uint32_t instr_end_page;
+static int instr_flash2spiram_offs;
+
+/**
+ * - These logics are abstracted from the PSRAM driver
+ * - These functions are only required by `flash_mmap.c` for converting paddr to vaddr, and vice versa
+ * - The `flash_mmpa.c` will be rewritten into MMU driver
+ *
+ * Therefore, keep the APIs here for now
+ */
+void instruction_flash_page_info_init(uint32_t psram_start_physical_page)
+{
+#if CONFIG_IDF_TARGET_ESP32S2
+    uint32_t instr_page_cnt = ((uint32_t)&_instruction_reserved_end - (uint32_t)&_instruction_reserved_start + MMU_PAGE_SIZE - 1) / MMU_PAGE_SIZE;
+    uint32_t instr_mmu_offset = ((uint32_t)&_instruction_reserved_start & MMU_VADDR_MASK) / MMU_PAGE_SIZE;
+    instr_start_page = ((volatile uint32_t *)(DR_REG_MMU_TABLE + PRO_CACHE_IBUS0_MMU_START))[instr_mmu_offset];
+#elif CONFIG_IDF_TARGET_ESP32S3
+    uint32_t instr_page_cnt = ((uint32_t)&_instruction_reserved_end - SOC_IROM_LOW + MMU_PAGE_SIZE - 1) / MMU_PAGE_SIZE;
+    instr_start_page = *((volatile uint32_t *)(DR_REG_MMU_TABLE + CACHE_IROM_MMU_START));
+#endif
+    instr_start_page &= MMU_VALID_VAL_MASK;
+    instr_end_page = instr_start_page + instr_page_cnt - 1;
+    instr_flash2spiram_offs = instr_start_page - psram_start_physical_page;
+    instruction_in_spiram = 1;
+    ESP_DRAM_LOGV("mmu_psram", "Instructions from flash page%d copy to SPIRAM page%d, Offset: %d", instr_start_page, psram_start_physical_page, instr_flash2spiram_offs);
+}
+
+uint32_t esp_spiram_instruction_access_enabled(void)
+{
+    return instruction_in_spiram;
+}
+
+int instruction_flash2spiram_offset(void)
+{
+    return instr_flash2spiram_offs;
+}
+
+uint32_t instruction_flash_start_page_get(void)
+{
+    return instr_start_page;
+}
+
+uint32_t instruction_flash_end_page_get(void)
+{
+    return instr_end_page;
+}
+#endif  //CONFIG_SPIRAM_FETCH_INSTRUCTIONS
+
+
+#if CONFIG_SPIRAM_RODATA
+//------------------------------------Copy Flash .rodata to PSRAM-------------------------------------//
+static uint32_t rodata_in_spiram;
+static int rodata_flash2spiram_offs;
+static uint32_t rodata_start_page;
+static uint32_t rodata_end_page;
+
+/**
+ * - These logics are abstracted from the PSRAM driver
+ * - These functions are only required by `flash_mmap.c` for converting paddr to vaddr, and vice versa
+ * - The `flash_mmpa.c` will be rewritten into MMU driver
+ *
+ * Therefore, keep the APIs here for now
+ */
+void rodata_flash_page_info_init(uint32_t psram_start_physical_page)
+{
+#if CONFIG_IDF_TARGET_ESP32S2
+    uint32_t rodata_page_cnt = ((uint32_t)&_rodata_reserved_end - (uint32_t)&_rodata_reserved_start + MMU_PAGE_SIZE - 1) / MMU_PAGE_SIZE;
+    uint32_t rodata_mmu_offset = ((uint32_t)&_rodata_reserved_start & MMU_VADDR_MASK) / MMU_PAGE_SIZE;
+    rodata_start_page = ((volatile uint32_t *)(DR_REG_MMU_TABLE + PRO_CACHE_IBUS2_MMU_START))[rodata_mmu_offset];
+#elif CONFIG_IDF_TARGET_ESP32S3
+    uint32_t rodata_page_cnt = ((uint32_t)&_rodata_reserved_end - ((uint32_t)&_rodata_reserved_start & ~ (MMU_PAGE_SIZE - 1)) + MMU_PAGE_SIZE - 1) / MMU_PAGE_SIZE;
+    rodata_start_page = *(volatile uint32_t *)(DR_REG_MMU_TABLE + CACHE_DROM_MMU_START);
+#endif
+    rodata_start_page &= MMU_VALID_VAL_MASK;
+    rodata_end_page = rodata_start_page + rodata_page_cnt - 1;
+    rodata_flash2spiram_offs = rodata_start_page - psram_start_physical_page;
+    rodata_in_spiram = 1;
+    ESP_DRAM_LOGV("mmu_psram", "Rodata from flash page%d copy to SPIRAM page%d, Offset: %d", rodata_start_page, psram_start_physical_page, rodata_flash2spiram_offs);
+}
+
+uint32_t esp_spiram_rodata_access_enabled(void)
+{
+    return rodata_in_spiram;
+}
+
+int rodata_flash2spiram_offset(void)
+{
+    return rodata_flash2spiram_offs;
+}
+
+uint32_t rodata_flash_start_page_get(void)
+{
+    return rodata_start_page;
+}
+
+uint32_t rodata_flash_end_page_get(void)
+{
+    return rodata_end_page;
+}
+#endif  //#if CONFIG_SPIRAM_RODATA
diff --git a/components/spi_flash/flash_mmap.c b/components/spi_flash/flash_mmap.c
index fd4a5e17e5..e5ee1250bc 100644
--- a/components/spi_flash/flash_mmap.c
+++ b/components/spi_flash/flash_mmap.c
@@ -42,7 +42,7 @@
 
 #if CONFIG_SPIRAM
 #include "esp_private/esp_psram_extram.h"
-#include "esp_private/mmu.h"
+#include "esp_private/mmu_psram_flash.h"
 #endif
 
 #ifndef NDEBUG

From ff38cb8e0d395f83acdc6be582b654e252546c59 Mon Sep 17 00:00:00 2001
From: Roland Dobai <roland@espressif.com>
Date: Thu, 25 Aug 2022 14:53:41 +0200
Subject: [PATCH 239/665] Tools: Disable idf.py hints for IDF Monitor

The feature will be re-enabled later after a proper fix for the
following Github issue.

Closes https://github.com/espressif/esp-idf/issues/9610
---
 docs/en/api-guides/tools/idf-py.rst | 2 +-
 tools/idf_py_actions/serial_ext.py  | 2 +-
 2 files changed, 2 insertions(+), 2 deletions(-)

diff --git a/docs/en/api-guides/tools/idf-py.rst b/docs/en/api-guides/tools/idf-py.rst
index 8f4cfc9102..9bdf505fdb 100644
--- a/docs/en/api-guides/tools/idf-py.rst
+++ b/docs/en/api-guides/tools/idf-py.rst
@@ -146,7 +146,7 @@ or partition table as applicable.
 Hints on how to resolve errors
 ==============================
 
-``idf.py`` will try to suggest hints on how to resolve errors. It works with a database of hints stored in :idf_file:`tools/idf_py_actions/hints.yml` and the hints will be printed if a match is found for the given error. The menuconfig, gdb and openocd targets are not supported at the moment by automatic hints on resolving errors.
+``idf.py`` will try to suggest hints on how to resolve errors. It works with a database of hints stored in :idf_file:`tools/idf_py_actions/hints.yml` and the hints will be printed if a match is found for the given error. The monitor, menuconfig, gdb and openocd targets are not supported at the moment by automatic hints on resolving errors.
 
 The ``--no-hints`` argument of ``idf.py`` can be used to turn the hints off in case they are not desired.
 
diff --git a/tools/idf_py_actions/serial_ext.py b/tools/idf_py_actions/serial_ext.py
index 70a51ec54f..51dd9f6ca6 100644
--- a/tools/idf_py_actions/serial_ext.py
+++ b/tools/idf_py_actions/serial_ext.py
@@ -154,7 +154,7 @@ def action_extensions(base_actions: Dict, project_path: str) -> Dict:
 
         idf_py = [PYTHON] + _get_commandline_options(ctx)  # commands to re-run idf.py
         monitor_args += ['-m', ' '.join("'%s'" % a for a in idf_py)]
-        hints = not args.no_hints
+        hints = False  # Temporarily disabled because of https://github.com/espressif/esp-idf/issues/9610
 
         RunTool('idf_monitor', monitor_args, args.project_dir, build_dir=args.build_dir, hints=hints, interactive=True)()
 

From 32f59d365f1cac2706adfd88d8d48013edc9a459 Mon Sep 17 00:00:00 2001
From: Vilem Zavodny <vilem.zavodny@espressif.com>
Date: Thu, 25 Aug 2022 08:22:46 +0200
Subject: [PATCH 240/665] docs: Added link to list of available LCD controller
 drivers.

---
 docs/en/api-reference/peripherals/lcd.rst | 5 +++++
 1 file changed, 5 insertions(+)

diff --git a/docs/en/api-reference/peripherals/lcd.rst b/docs/en/api-reference/peripherals/lcd.rst
index 58d761c60a..e742c276b0 100644
--- a/docs/en/api-reference/peripherals/lcd.rst
+++ b/docs/en/api-reference/peripherals/lcd.rst
@@ -231,6 +231,11 @@ LCD examples are located under: :example:`peripherals/lcd`:
 * RGB panel example with scatter chart UI - :example:`peripherals/lcd/rgb_panel`
 * I2C interfaced OLED display scrolling text - :example:`peripherals/lcd/i2c_oled`
 
+Other LCD drivers
+-----------------
+
+Drivers for some LCD and touch controllers are available in `IDF Component Registry <https://components.espressif.com/search/lcd>`_. The list of available and planned drivers with links is in this `table <https://github.com/espressif/esp-bsp/blob/master/LCD.md>`__.
+
 API Reference
 -------------
 

From e635492c9505db756f28f011e5cfa6ef556a5afd Mon Sep 17 00:00:00 2001
From: "simon.chupin" <simon.chupin@espressif.com>
Date: Thu, 25 Aug 2022 18:00:23 +0200
Subject: [PATCH 241/665] tools: fix hints templates

---
 tools/idf_py_actions/hints.yml | 72 +++++++++++++++++-----------------
 tools/idf_py_actions/tools.py  |  4 +-
 2 files changed, 38 insertions(+), 38 deletions(-)

diff --git a/tools/idf_py_actions/hints.yml b/tools/idf_py_actions/hints.yml
index c599aad0b9..4fce4d5395 100644
--- a/tools/idf_py_actions/hints.yml
+++ b/tools/idf_py_actions/hints.yml
@@ -45,14 +45,14 @@
     hint: "Function '{}' has been removed. Please use the function {}."
     variables:
         -
-            re_variables: [bootloader_common_get_reset_reason]
-            hint_variables: [bootloader_common_get_reset_reason(), "'esp_rom_get_reset_reason()' in the ROM component"]
+            re_variables: ['bootloader_common_get_reset_reason']
+            hint_variables: ['bootloader_common_get_reset_reason()', "'esp_rom_get_reset_reason()' in the ROM component"]
         -
-            re_variables: [esp_efuse_get_chip_ver]
-            hint_variables: [esp_efuse_get_chip_ver(), efuse_hal_get_major_chip_version(), efuse_hal_get_minor_chip_version() or efuse_hal_chip_revision() instead]
+            re_variables: ['esp_efuse_get_chip_ver']
+            hint_variables: ['esp_efuse_get_chip_ver()', 'efuse_hal_get_major_chip_version()', 'efuse_hal_get_minor_chip_version() or efuse_hal_chip_revision() instead']
         -
-            re_variables: [(esp_spiram_get_chip_size|esp_spiram_get_size)]
-            hint_variables: [esp_spiram_get_chip_size and esp_spiram_get_size, esp_psram_get_size()]
+            re_variables: ['(esp_spiram_get_chip_size|esp_spiram_get_size)']
+            hint_variables: ['esp_spiram_get_chip_size and esp_spiram_get_size', 'esp_psram_get_size()']
 
 -
     re: "error: implicit declaration of function 'esp_secure_boot_verify_sbv2_signature_block|esp_secure_boot_verify_rsa_signature_block'"
@@ -63,14 +63,14 @@
     hint: '{0}.h header file is not included by esp_system.h anymore. It shall then be manually included with #include "{0}.h"'
     variables:
         -
-            re_variables: [(esp_random|esp_fill_random)]
-            hint_variables: [esp_random]
+            re_variables: ['(esp_random|esp_fill_random)']
+            hint_variables: ['esp_random']
         -
-            re_variables: [(esp_base_mac_addr_(s|g)et|esp_efuse_mac_get_(custom|default)|esp_read_mac|esp_derive_local_mac)]
-            hint_variables: [esp_mac]
+            re_variables: ['(esp_base_mac_addr_(s|g)et|esp_efuse_mac_get_(custom|default)|esp_read_mac|esp_derive_local_mac)']
+            hint_variables: ['esp_mac']
         -
-            re_variables: [esp_chip_info]
-            hint_variables: [esp_chip_info]
+            re_variables: ['esp_chip_info']
+            hint_variables: ['esp_chip_info']
 
 -
     re: "fatal error: (spiram.h|esp_spiram.h): No such file or directory"
@@ -82,31 +82,31 @@
     hint: "Use {} defined in esp_cpu.h instead of {}."
     variables:
         -
-            re_variables: [esp_cpu_ccount_t]
-            hint_variables: [esp_cpu_cycle_count_t, esp_cpu_ccount_t]
+            re_variables: ['esp_cpu_ccount_t']
+            hint_variables: ['esp_cpu_cycle_count_t', 'esp_cpu_ccount_t']
         -
-            re_variables: [esp_cpu_get_ccount]
-            hint_variables: [esp_cpu_get_cycle_count(), esp_cpu_get_ccount]
+            re_variables: ['esp_cpu_get_ccount']
+            hint_variables: ['esp_cpu_get_cycle_count()', 'esp_cpu_get_ccount']
         -
-            re_variables: [esp_cpu_set_ccount]
-            hint_variables: [esp_cpu_set_cycle_count(), esp_cpu_set_ccount]
+            re_variables: ['esp_cpu_set_ccount']
+            hint_variables: ['esp_cpu_set_cycle_count()', 'esp_cpu_set_ccount']
 
 -
     re: "fatal error: {}: No such file or directory"
     hint: "{} was removed. Include {} instead."
     variables:
         -
-            re_variables: [esp_intr.h]
-            hint_variables: [esp_intr.h, esp_intr_alloc.h]
+            re_variables: ['esp_intr.h']
+            hint_variables: ['esp_intr.h', 'esp_intr_alloc.h']
         -
-            re_variables: [soc/cpu.h]
-            hint_variables: [soc/cpu.h, and use the API function provided by esp_cpu.h]
+            re_variables: ['soc/cpu.h']
+            hint_variables: ['soc/cpu.h', 'and use the API function provided by esp_cpu.h']
         -
-            re_variables: [compare_set.h]
-            hint_variables: [compare_set.h, and use the API function provided by esp_cpu.h]
+            re_variables: ['compare_set.h']
+            hint_variables: ['compare_set.h', 'and use the API function provided by esp_cpu.h']
         -
-            re_variables: [esp_panic.h]
-            hint_variables: [esp_panic.h, use functionalities provided in esp_debug_helpers.h]
+            re_variables: ['esp_panic.h']
+            hint_variables: ['esp_panic.h', 'use functionalities provided in esp_debug_helpers.h']
 
 -
     re: "error: implicit declaration of function 'esp_int_wdt_\\w+'"
@@ -156,20 +156,20 @@
     hint: 'The {0} (functions/types/macros prefixed with "{1}") has been made into a private API. If users still require usage of the {0} (though this is not recommended), it can be included via  #include "esp_private/{2}.h".'
     variables:
         -
-            re_variables: [esp32\\w*\\/clk]
-            hint_variables: [ESP Clock API, esp_clk, esp_clk]
+            re_variables: ['esp32\\w*\\/clk']
+            hint_variables: ['ESP Clock API', 'esp_clk', 'esp_clk']
         -
-            re_variables: [esp32\\w*\\/cache_err_int]
-            hint_variables: [Cache Error Interrupt API, esp_cache_err, cache_err_int]
+            re_variables: ['esp32\\w*\\/cache_err_int']
+            hint_variables: ['Cache Error Interrupt API', 'esp_cache_err', 'cache_err_int']
         -
-            re_variables: [brownout]
-            hint_variables: [Brownout API, esp_brownout, brownout]
+            re_variables: ['brownout']
+            hint_variables: ['Brownout API', 'esp_brownout', 'brownout']
         -
-            re_variables: [trax]
-            hint_variables: [Trax API, trax_, trax]
+            re_variables: ['trax']
+            hint_variables: ['Trax API', 'trax_', 'trax']
         -
-            re_variables: [eh_frame_parser]
-            hint_variables: [Backtrace Parser API, eh_frame_parser, eh_frame_parser]
+            re_variables: ['eh_frame_parser']
+            hint_variables: ['Backtrace Parser API', 'eh_frame_parser', 'eh_frame_parser']
 
 -
     re: "fatal error: esp_adc_cal.h: No such file or directory"
diff --git a/tools/idf_py_actions/tools.py b/tools/idf_py_actions/tools.py
index 9a8e735aea..68c0674b69 100644
--- a/tools/idf_py_actions/tools.py
+++ b/tools/idf_py_actions/tools.py
@@ -109,8 +109,8 @@ def print_hints(*filenames: str) -> None:
             try:
                 if variables_list:
                     for variables in variables_list:
-                        hint_vars = variables['re_variables']
-                        re_vars = variables['hint_variables']
+                        hint_vars = variables['hint_variables']
+                        re_vars = variables['re_variables']
                         regex = hint['re'].format(*re_vars)
                         if re.compile(regex).search(output):
                             try:

From 0030e46a9605d99873b39f5f443d629274899baa Mon Sep 17 00:00:00 2001
From: Omar Chebib <omar.chebib@espressif.com>
Date: Wed, 24 Aug 2022 16:47:03 +0800
Subject: [PATCH 242/665] Confgen: KConfig options not set in
 sdkconfig.defaults files can now be renamed

---
 tools/kconfig_new/confgen.py                  |  6 ++-
 .../kconfig_new/test/confgen/test_confgen.py  | 49 +++++++++++++++++++
 2 files changed, 53 insertions(+), 2 deletions(-)

diff --git a/tools/kconfig_new/confgen.py b/tools/kconfig_new/confgen.py
index 922fa6fe15..173b4e6098 100755
--- a/tools/kconfig_new/confgen.py
+++ b/tools/kconfig_new/confgen.py
@@ -38,8 +38,10 @@ class DeprecatedOptions(object):
         # r_dic maps deprecated options to new options; rev_r_dic maps in the opposite direction
         self.r_dic, self.rev_r_dic = self._parse_replacements(path_rename_files)
 
-        # note the '=' at the end of regex for not getting partial match of configs
-        self._RE_CONFIG = re.compile(r'{}(\w+)='.format(self.config_prefix))
+        # note the '=' at the end of regex for not getting partial match of configs.
+        # Also match if the config option is followed by a whitespace, this is the case
+        # in sdkconfig.defaults files contaning "# CONFIG_MMM_NNN is not set".
+        self._RE_CONFIG = re.compile(r'{}(\w+)(=|\s+)'.format(self.config_prefix))
 
     def _parse_replacements(self, repl_paths):
         rep_dic = {}
diff --git a/tools/kconfig_new/test/confgen/test_confgen.py b/tools/kconfig_new/test/confgen/test_confgen.py
index b41808e070..903743184c 100755
--- a/tools/kconfig_new/test/confgen/test_confgen.py
+++ b/tools/kconfig_new/test/confgen/test_confgen.py
@@ -168,6 +168,55 @@ class ConfigTestCase(ConfgenBaseTestCase):
         self.invoke_and_test(self.input, 'CONFIG_UNKNOWN', 'not in')
 
 
+class RenameConfigTestCase(ConfgenBaseTestCase):
+    @classmethod
+    def setUpClass(self):
+        super(RenameConfigTestCase, self).setUpClass()
+        # `args` attribute is a dictionary containing the parameters to pass to `confgen.py`.
+        # Specify the name of the output file, this will generate the argument `--output config`.
+        self.args.update({'output': 'config'})
+        # Setup the KConfig file content in the `input` attribute.
+        # Let's define an option that is enabled by default, this is very important.
+        # Indeed, as we explicitly disables it by its former name below, rename will be considered as functional
+        # if the new name, `(CONFIG_)RENAMED_OPTION` is also disabled in the final configuration file.
+        self.input = """
+        config RENAMED_OPTION
+            bool "Renamed option"
+            default y
+        """
+
+    def setUp(self):
+        super(RenameConfigTestCase, self).setUp()
+        # Setup the actual test. What we want to do is to have a configuration file containing which
+        # option should be enabled or not, this is the equivalent of the `sdkconfig` that we can find
+        # in the examples.
+        with tempfile.NamedTemporaryFile(mode='w+', prefix='test_confgen_', delete=False) as f:
+            self.addCleanup(os.remove, f.name)
+            # The current file name will be given to `confgen.py` after `--config` argument.
+            self.args.update({'config': f.name})
+            # Specify the content of that configuration file, in our case, we want to explicitely
+            # have an option, which needs to be renamed, disabled/not set.
+            f.write(textwrap.dedent("""
+            # CONFIG_NAMED_OPTION is not set
+            """))
+        # The configuration file is ready, we need to prepare a `rename` configuration file which will
+        # provide the new name for `CONFIG_NAMED_OPTION` we defined above
+        with tempfile.NamedTemporaryFile(mode='w+', prefix='test_confgen_', delete=False) as f:
+            self.addCleanup(os.remove, f.name)
+            # Same as above, the following entry will result in the generation of `--sdkconfig-rename`
+            # parameter followed by the current temporary file name.
+            self.args.update({'sdkconfig-rename': f.name})
+            # The content of our `rename` file is simple: replace `CONFIG_NAMED_OPTION` by `CONFIG_RENAMED_OPTION`
+            f.write(textwrap.dedent("""
+            CONFIG_NAMED_OPTION             CONFIG_RENAMED_OPTION
+            """))
+
+    def testRenamedOptionDisabled(self):
+        # Invoke the unit test, specify that the final `sdkconfig` generated must contain the string:
+        # "# CONFIG_RENAMED_OPTION is not set"
+        self.invoke_and_test(self.input, '# CONFIG_RENAMED_OPTION is not set')
+
+
 class HeaderTestCase(ConfgenBaseTestCase):
     @classmethod
     def setUpClass(self):

From b844df8c852e2b147279e0dcd185f80247288741 Mon Sep 17 00:00:00 2001
From: Marius Vikhammer <marius.vikhammer@espressif.com>
Date: Fri, 26 Aug 2022 11:41:11 +0800
Subject: [PATCH 243/665] uart: fixed sclk_freq not init warning when compiling
 with asserts disabled

Closes https://github.com/espressif/esp-idf/issues/9642
---
 components/driver/uart.c                                 | 9 +++------
 .../system/build_test/sdkconfig.ci.o2_no_asserts         | 2 ++
 2 files changed, 5 insertions(+), 6 deletions(-)
 create mode 100644 tools/test_apps/system/build_test/sdkconfig.ci.o2_no_asserts

diff --git a/components/driver/uart.c b/components/driver/uart.c
index b68b2900e1..40ae0ee997 100644
--- a/components/driver/uart.c
+++ b/components/driver/uart.c
@@ -303,8 +303,7 @@ esp_err_t uart_set_baudrate(uart_port_t uart_num, uint32_t baud_rate)
     uint32_t sclk_freq;
 
     uart_hal_get_sclk(&(uart_context[uart_num].hal), &src_clk);
-    esp_err_t err = uart_get_sclk_freq(src_clk, &sclk_freq);
-    assert(err == ESP_OK);
+    ESP_RETURN_ON_ERROR(uart_get_sclk_freq(src_clk, &sclk_freq), UART_TAG, "Invalid src_clk");
 
     UART_ENTER_CRITICAL(&(uart_context[uart_num].spinlock));
     uart_hal_set_baudrate(&(uart_context[uart_num].hal), baud_rate, sclk_freq);
@@ -320,8 +319,7 @@ esp_err_t uart_get_baudrate(uart_port_t uart_num, uint32_t *baudrate)
     uint32_t sclk_freq;
 
     uart_hal_get_sclk(&(uart_context[uart_num].hal), &src_clk);
-    esp_err_t err = uart_get_sclk_freq(src_clk, &sclk_freq);
-    assert(err == ESP_OK);
+    ESP_RETURN_ON_ERROR(uart_get_sclk_freq(src_clk, &sclk_freq), UART_TAG, "Invalid src_clk");
 
     UART_ENTER_CRITICAL(&(uart_context[uart_num].spinlock));
     uart_hal_get_baudrate(&(uart_context[uart_num].hal), baudrate, sclk_freq);
@@ -747,8 +745,7 @@ esp_err_t uart_param_config(uart_port_t uart_num, const uart_config_t *uart_conf
     }
 #endif
     uint32_t sclk_freq;
-    esp_err_t err = uart_get_sclk_freq(uart_config->source_clk, &sclk_freq);
-    assert(err == ESP_OK);
+    ESP_RETURN_ON_ERROR(uart_get_sclk_freq(uart_config->source_clk, &sclk_freq), UART_TAG, "Invalid src_clk");
 
     UART_ENTER_CRITICAL(&(uart_context[uart_num].spinlock));
     uart_hal_init(&(uart_context[uart_num].hal), uart_num);
diff --git a/tools/test_apps/system/build_test/sdkconfig.ci.o2_no_asserts b/tools/test_apps/system/build_test/sdkconfig.ci.o2_no_asserts
new file mode 100644
index 0000000000..e267df30e6
--- /dev/null
+++ b/tools/test_apps/system/build_test/sdkconfig.ci.o2_no_asserts
@@ -0,0 +1,2 @@
+CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_DISABLE=y
+CONFIG_COMPILER_OPTIMIZATION_PERF=y

From 0313d2a5b431b645a8614f0e083b83552d44dc21 Mon Sep 17 00:00:00 2001
From: Cao Sen Miao <caosenmiao@espressif.com>
Date: Tue, 23 Aug 2022 10:10:32 +0800
Subject: [PATCH 244/665] esp_flash: Add ext flash on ESP32-C2

---
 .gitlab/ci/target-test.yml                    |  40 +
 components/spi_flash/test/test_esp_flash.c    | 620 +------------
 .../test_apps/esp_flash/CMakeLists.txt        |   5 +
 .../spi_flash/test_apps/esp_flash/README.md   |   2 +
 .../test_apps/esp_flash/main/CMakeLists.txt   |   7 +
 .../test_apps/esp_flash/main/test_app_main.c  |  56 ++
 .../esp_flash/main/test_esp_flash_def.h       | 242 +++++
 .../esp_flash/main/test_esp_flash_drv.c       | 850 ++++++++++++++++++
 .../test_apps/esp_flash/partitions.csv        |   5 +
 .../test_apps/esp_flash/pytest_esp_flash.py   |  61 ++
 .../esp_flash/sdkconfig.ci.flash_qio          |   4 +
 .../test_apps/esp_flash/sdkconfig.ci.release  |   7 +
 .../test_apps/esp_flash/sdkconfig.ci.rom_impl |   4 +
 .../test_apps/esp_flash/sdkconfig.defaults    |   3 +
 pytest.ini                                    |   1 +
 15 files changed, 1291 insertions(+), 616 deletions(-)
 create mode 100644 components/spi_flash/test_apps/esp_flash/CMakeLists.txt
 create mode 100644 components/spi_flash/test_apps/esp_flash/README.md
 create mode 100644 components/spi_flash/test_apps/esp_flash/main/CMakeLists.txt
 create mode 100644 components/spi_flash/test_apps/esp_flash/main/test_app_main.c
 create mode 100644 components/spi_flash/test_apps/esp_flash/main/test_esp_flash_def.h
 create mode 100644 components/spi_flash/test_apps/esp_flash/main/test_esp_flash_drv.c
 create mode 100644 components/spi_flash/test_apps/esp_flash/partitions.csv
 create mode 100644 components/spi_flash/test_apps/esp_flash/pytest_esp_flash.py
 create mode 100644 components/spi_flash/test_apps/esp_flash/sdkconfig.ci.flash_qio
 create mode 100644 components/spi_flash/test_apps/esp_flash/sdkconfig.ci.release
 create mode 100644 components/spi_flash/test_apps/esp_flash/sdkconfig.ci.rom_impl
 create mode 100644 components/spi_flash/test_apps/esp_flash/sdkconfig.defaults

diff --git a/.gitlab/ci/target-test.yml b/.gitlab/ci/target-test.yml
index 68acb5097a..f8a65d7123 100644
--- a/.gitlab/ci/target-test.yml
+++ b/.gitlab/ci/target-test.yml
@@ -252,6 +252,14 @@ component_ut_pytest_esp32_flash_encryption:
     - build_pytest_components_esp32
   tags: [ esp32, flash_encryption ]
 
+component_ut_pytest_esp32_flash_multi:
+  extends:
+    - .pytest_components_dir_template
+    - .rules:test:component_ut-esp32
+  needs:
+    - build_pytest_components_esp32
+  tags: [ esp32, flash_mutli ]
+
 component_ut_pytest_esp32s2_generic:
   extends:
     - .pytest_components_dir_template
@@ -260,6 +268,14 @@ component_ut_pytest_esp32s2_generic:
     - build_pytest_components_esp32s2
   tags: [ esp32s2, generic ]
 
+component_ut_pytest_esp32s2_flash_multi:
+  extends:
+    - .pytest_components_dir_template
+    - .rules:test:component_ut-esp32s2
+  needs:
+    - build_pytest_components_esp32s2
+  tags: [ esp32s2, flash_mutli ]
+
 component_ut_pytest_esp32s3_generic:
   extends:
     - .pytest_components_dir_template
@@ -292,6 +308,14 @@ component_ut_pytest_esp32s3_flash_encryption_f8r8:
     - build_pytest_components_esp32s3
   tags: [ esp32s3, flash_encryption_f8r8 ]
 
+component_ut_pytest_esp32s3_flash_multi:
+  extends:
+    - .pytest_components_dir_template
+    - .rules:test:component_ut-esp32s3
+  needs:
+    - build_pytest_components_esp32s3
+  tags: [ esp32s3, flash_mutli ]
+
 component_ut_pytest_esp32c2_generic:
   extends:
     - .pytest_components_dir_template
@@ -324,6 +348,14 @@ component_ut_pytest_esp32c3_flash_encryption:
     - build_pytest_components_esp32c3
   tags: [ esp32c3, flash_encryption ]
 
+component_ut_pytest_esp32c3_flash_multi:
+  extends:
+    - .pytest_components_dir_template
+    - .rules:test:component_ut-esp32c3
+  needs:
+    - build_pytest_components_esp32c3
+  tags: [ esp32c3, flash_mutli ]
+
 .pytest_test_apps_dir_template:
   extends: .pytest_template
   variables:
@@ -988,6 +1020,14 @@ UT_C2_26M:
     - UT_T1_1
     - xtal_26mhz
 
+UT_C2_FLASH:
+  extends:
+    - .unit_test_esp32c2_template
+  tags:
+    - ESP32C2_IDF
+    - UT_T1_ESP_FLASH
+    - xtal_40mhz
+
 UT_C3:
   extends: .unit_test_esp32c3_template
   parallel: 31
diff --git a/components/spi_flash/test/test_esp_flash.c b/components/spi_flash/test/test_esp_flash.c
index 5e11e1d9dc..52ac167001 100644
--- a/components/spi_flash/test/test_esp_flash.c
+++ b/components/spi_flash/test/test_esp_flash.c
@@ -12,6 +12,7 @@
 #include <esp_attr.h>
 #include "esp_log.h"
 
+
 #include <test_utils.h>
 
 #include "unity.h"
@@ -38,8 +39,6 @@
 
 #define FUNC_SPI    1
 
-static uint8_t sector_buf[4096];
-
 #define MAX_ADDR_24BIT      0x1000000
 #define TEST_SPI_SPEED      10
 #define TEST_SPI_READ_MODE  SPI_FLASH_FASTRD
@@ -146,9 +145,6 @@ typedef void (*flash_test_func_t)(const esp_partition_t *part);
 #if defined(CONFIG_SPIRAM)
 //SPI1 CS1 occupied by PSRAM
 #define BYPASS_MULTIPLE_CHIP    1
-#elif TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)
-//IDF-5049
-#define BYPASS_MULTIPLE_CHIP    1
 #endif
 
 #if CONFIG_IDF_TARGET_ESP32C2 || CONFIG_IDF_TARGET_ESP32C3
@@ -167,15 +163,15 @@ typedef void (*flash_test_func_t)(const esp_partition_t *part);
 #else
 #if CONFIG_FREERTOS_SMP // IDF-5260
 #define TEST_CASE_MULTI_FLASH(STR, FUNC_TO_RUN) \
-    TEST_CASE(STR", "TEST_CHIP_NUM_STR" chips", "[esp_flash_3][test_env=UT_T1_ESP_FLASH][timeout=60]") {flash_test_func(FUNC_TO_RUN, TEST_CONFIG_NUM);}
+    TEST_CASE(STR", "TEST_CHIP_NUM_STR" chips", "[esp_flash_multi][test_env=UT_T1_ESP_FLASH][timeout=60]") {flash_test_func(FUNC_TO_RUN, TEST_CONFIG_NUM);}
 #else
 #define TEST_CASE_MULTI_FLASH(STR, FUNC_TO_RUN) \
-    TEST_CASE(STR", "TEST_CHIP_NUM_STR" chips", "[esp_flash_3][test_env=UT_T1_ESP_FLASH][timeout=35]") {flash_test_func(FUNC_TO_RUN, TEST_CONFIG_NUM);}
+    TEST_CASE(STR", "TEST_CHIP_NUM_STR" chips", "[esp_flash_multi][test_env=UT_T1_ESP_FLASH][timeout=35]") {flash_test_func(FUNC_TO_RUN, TEST_CONFIG_NUM);}
 #endif
 #endif
 
 #define TEST_CASE_MULTI_FLASH_IGNORE(STR, FUNC_TO_RUN) \
-    TEST_CASE(STR", "TEST_CHIP_NUM_STR" chips", "[esp_flash_3][test_env=UT_T1_ESP_FLASH][ignore]") {flash_test_func(FUNC_TO_RUN, TEST_CONFIG_NUM);}
+    TEST_CASE(STR", "TEST_CHIP_NUM_STR" chips", "[esp_flash_multi][test_env=UT_T1_ESP_FLASH][ignore]") {flash_test_func(FUNC_TO_RUN, TEST_CONFIG_NUM);}
 
 
 //currently all the configs are the same with esp_flash_spi_device_config_t, no more information required
@@ -467,550 +463,12 @@ static void flash_test_func(flash_test_func_t func, int test_num)
     ESP_LOGI(TAG, "Completed %d configs", test_num);
 }
 
-/* ---------- Test code start ------------*/
-
-static void test_metadata(const esp_partition_t* part)
-{
-    esp_flash_t* chip = part->flash_chip;
-    uint32_t id, size;
-    TEST_ESP_OK(esp_flash_read_id(chip, &id));
-    TEST_ESP_OK(esp_flash_get_size(chip, &size));
-    printf("Flash ID %08x detected size %d bytes\n", id, size);
-}
-
-TEST_CASE_FLASH("SPI flash metadata functions", test_metadata);
-TEST_CASE_MULTI_FLASH("SPI flash metadata functions", test_metadata);
-
-static uint32_t erase_test_region(const esp_partition_t *part, int num_sectors)
-{
-    esp_flash_t* chip = part->flash_chip;
-    uint32_t offs = part->address;
-
-    /* chip should be initialised */
-    TEST_ASSERT(esp_flash_default_chip != NULL
-                && esp_flash_chip_driver_initialized(esp_flash_default_chip));
-
-    TEST_ASSERT(num_sectors * 4096 <= part->size);
-
-    bzero(sector_buf, sizeof(sector_buf));
-
-    printf("Erase @ 0x%x...\n", offs);
-    TEST_ASSERT_EQUAL_HEX32(ESP_OK, esp_flash_erase_region(chip, offs, num_sectors * 4096) );
-
-    printf("Verify erased...\n");
-    for (int i = 0; i < num_sectors; i++) {
-        TEST_ASSERT_EQUAL_HEX32(ESP_OK, esp_flash_read(chip, sector_buf, offs + i * 4096, sizeof(sector_buf)));
-
-        printf("Buffer starts 0x%02x 0x%02x 0x%02x 0x%02x\n", sector_buf[0], sector_buf[1], sector_buf[2], sector_buf[3]);
-        for (int i = 0; i < sizeof(sector_buf); i++) {
-            TEST_ASSERT_EQUAL_HEX8(0xFF, sector_buf[i]);
-        }
-    }
-
-    return offs;
-}
-
-void test_simple_read_write(const esp_partition_t* part)
-{
-    esp_flash_t* chip = part->flash_chip;
-    uint32_t offs = erase_test_region(part, 1);
-
-    const int test_seed = 778;
-    srand(test_seed);
-    for (int i = 0 ; i < sizeof(sector_buf); i++) {
-        sector_buf[i] = rand();
-    }
-
-    printf("Write %p...\n", (void *)offs);
-    TEST_ASSERT_EQUAL(ESP_OK, esp_flash_write(chip, sector_buf, offs, sizeof(sector_buf)) );
-
-    bzero(sector_buf, sizeof(sector_buf));
-
-    printf("Read back...\n");
-    TEST_ASSERT_EQUAL(ESP_OK, esp_flash_read(chip, sector_buf, offs, sizeof(sector_buf)) );
-
-    printf("Buffer starts 0x%02x 0x%02x 0x%02x 0x%02x\n", sector_buf[0], sector_buf[1], sector_buf[2], sector_buf[3]);
-
-    srand(test_seed);
-    for (int i = 0; i < sizeof(sector_buf); i++) {
-        uint8_t data = rand();
-        TEST_ASSERT_EQUAL_HEX8(data, sector_buf[i]);
-    }
-}
-
-TEST_CASE_FLASH("SPI flash simple read/write", test_simple_read_write);
-TEST_CASE_MULTI_FLASH("SPI flash simple read/write", test_simple_read_write);
-
-void test_unaligned_read_write(const esp_partition_t* part)
-{
-    esp_flash_t* chip = part->flash_chip;
-    uint32_t offs = erase_test_region(part, 2);
-
-    const char *msg = "i am a message";
-    TEST_ASSERT(strlen(msg) + 1 % 4 != 0);
-    TEST_ASSERT_EQUAL(ESP_OK, esp_flash_write(chip, msg, offs + 1, strlen(msg) + 1) );
-
-    char buf[strlen(msg) + 1];
-
-    memset(buf, 0xEE, sizeof(buf));
-
-    TEST_ASSERT_EQUAL(ESP_OK, esp_flash_read(chip, buf, offs + 1, strlen(msg) + 1) );
-    TEST_ASSERT_EQUAL_STRING_LEN(msg, buf, strlen(msg));
-    TEST_ASSERT(memcmp(buf, msg, strlen(msg) + 1) == 0);
-}
-
-TEST_CASE_FLASH("SPI flash unaligned read/write", test_unaligned_read_write);
-TEST_CASE_MULTI_FLASH("SPI flash unaligned read/write", test_unaligned_read_write);
-
-void test_single_read_write(const esp_partition_t* part)
-{
-    esp_flash_t* chip = part->flash_chip;
-    uint32_t offs = erase_test_region(part, 2);
-
-    const int seed = 699;
-    srand(seed);
-    for (unsigned v = 0; v < 512; v++) {
-        uint32_t data = rand();
-        TEST_ASSERT_EQUAL_HEX(ESP_OK, esp_flash_write(chip, &data, offs + v, 1) );
-    }
-
-    srand(seed);
-    for (unsigned v = 0; v < 512; v++) {
-        uint8_t readback;
-        uint32_t data = rand();
-        TEST_ASSERT_EQUAL_HEX(ESP_OK, esp_flash_read(chip, &readback, offs + v, 1) );
-        TEST_ASSERT_EQUAL_HEX8(data, readback);
-    }
-}
-
-TEST_CASE_FLASH("SPI flash single byte reads/writes", test_single_read_write);
-TEST_CASE_MULTI_FLASH("SPI flash single byte reads/writes", test_single_read_write);
-
-
-/* this test is notable because it generates a lot of unaligned reads/writes,
-   and also reads/writes across both a sector boundary & many page boundaries.
-*/
-void test_three_byte_read_write(const esp_partition_t* part)
-{
-    esp_flash_t* chip = part->flash_chip;
-    uint32_t offs = erase_test_region(part, 2);
-
-    const int seed = 700;
-    esp_rom_printf("offs:%X\n", offs);
-
-    srand(seed);
-    for (uint32_t v = 0; v < 86; v++) {
-        uint32_t data = rand();
-        TEST_ASSERT_EQUAL(ESP_OK, esp_flash_write(chip, &data, offs + 3 * v, 3) );
-    }
-
-    srand(seed);
-    for (uint32_t v = 0; v < 1; v++) {
-        uint32_t readback;
-        uint32_t data = rand();
-        TEST_ASSERT_EQUAL(ESP_OK, esp_flash_read(chip, &readback, offs + 3 * v, 3) );
-        TEST_ASSERT_EQUAL_HEX32(data & 0xFFFFFF, readback & 0xFFFFFF);
-    }
-}
-
-TEST_CASE_FLASH("SPI flash three byte reads/writes", test_three_byte_read_write);
-TEST_CASE_MULTI_FLASH("SPI flash three byte reads/writes", test_three_byte_read_write);
-
-void test_erase_large_region(const esp_partition_t *part)
-{
-    esp_flash_t* chip = part->flash_chip;
-
-    /* Write some noise at the start and the end of the region */
-    const char *ohai = "OHAI";
-    uint32_t readback;
-    TEST_ASSERT_EQUAL(ESP_OK, esp_flash_write(chip, ohai, part->address, 5));
-    TEST_ASSERT_EQUAL(ESP_OK, esp_flash_write(chip, ohai, part->address + part->size - 5, 5));
-
-    /* sanity check what we just wrote. since the partition may haven't been erased, we only check the part which is written to 0. */
-    uint32_t written_data = *((const uint32_t *)ohai);
-    TEST_ASSERT_EQUAL(ESP_OK, esp_flash_read(chip, &readback, part->address + part->size - 5, 4));
-    TEST_ASSERT_EQUAL_HEX32(0, readback & (~written_data));
-    TEST_ASSERT_EQUAL(ESP_OK, esp_flash_read(chip, &readback, part->address, 4));
-    TEST_ASSERT_EQUAL_HEX32(0, readback & (~written_data));
-
-    /* Erase zero bytes, check that nothing got erased */
-    TEST_ASSERT_EQUAL(ESP_OK, esp_flash_erase_region(chip, part->address, 0));
-    TEST_ASSERT_EQUAL(ESP_OK, esp_flash_read(chip, &readback, part->address + part->size - 5, 4));
-    TEST_ASSERT_EQUAL_HEX32(0, readback & (~written_data));
-    TEST_ASSERT_EQUAL(ESP_OK, esp_flash_read(chip, &readback, part->address, 4));
-    TEST_ASSERT_EQUAL_HEX32(0, readback & (~written_data));
-
-    /* Erase whole region */
-    TEST_ASSERT_EQUAL(ESP_OK, esp_flash_erase_region(chip, part->address, part->size));
-
-    /* ensure both areas we wrote are now all-FFs */
-    TEST_ASSERT_EQUAL(ESP_OK, esp_flash_read(chip, &readback, part->address, 4));
-    TEST_ASSERT_EQUAL_HEX32(0xFFFFFFFF, readback);
-
-    TEST_ASSERT_EQUAL(ESP_OK, esp_flash_read(chip, &readback, part->address + part->size - 5, 4));
-    TEST_ASSERT_EQUAL_HEX32(0xFFFFFFFF, readback);
-}
-
-TEST_CASE_FLASH("SPI flash erase large region", test_erase_large_region);
-TEST_CASE_MULTI_FLASH("SPI flash erase large region", test_erase_large_region);
-
-#if CONFIG_SPI_FLASH_AUTO_SUSPEND
-void esp_test_for_suspend(void)
-{
-    /*clear content in cache*/
-#if !CONFIG_IDF_TARGET_ESP32C3
-    Cache_Invalidate_DCache_All();
-#endif
-    Cache_Invalidate_ICache_All();
-    ESP_LOGI(TAG, "suspend test begins:");
-    printf("run into test suspend function\n");
-    printf("print something when flash is erasing:\n");
-    printf("aaaaa bbbbb zzzzz fffff qqqqq ccccc\n");
-}
-
-static volatile bool task_erase_end, task_suspend_end = false;
-void task_erase_large_region(void *arg)
-{
-    esp_partition_t *part = (esp_partition_t *)arg;
-    test_erase_large_region(part);
-    task_erase_end = true;
-    vTaskDelete(NULL);
-}
-
-void task_request_suspend(void *arg)
-{
-    vTaskDelay(2);
-    ESP_LOGI(TAG, "flash go into suspend");
-    esp_test_for_suspend();
-    task_suspend_end = true;
-    vTaskDelete(NULL);
-}
-
-static void test_flash_suspend_resume(const esp_partition_t* part)
-{
-    xTaskCreatePinnedToCore(task_request_suspend, "suspend", 2048, (void *)"test_for_suspend", UNITY_FREERTOS_PRIORITY + 3, NULL, 0);
-    xTaskCreatePinnedToCore(task_erase_large_region, "test", 2048, (void *)part, UNITY_FREERTOS_PRIORITY + 2, NULL, 0);
-    while (!task_erase_end || !task_suspend_end) {
-    }
-    vTaskDelay(200);
-}
-
-TEST_CASE("SPI flash suspend and resume test", "[esp_flash][test_env=UT_T1_Flash_Suspend]")
-{
-    flash_test_func(test_flash_suspend_resume, 1 /* first index reserved for main flash */ );
-}
-
-#endif //CONFIG_SPI_FLASH_AUTO_SUSPEND
-
-static void test_write_protection(const esp_partition_t* part)
-{
-    esp_flash_t* chip = part->flash_chip;
-
-    bool wp = true;
-    esp_err_t ret = ESP_OK;
-    ret = esp_flash_get_chip_write_protect(chip, &wp);
-    TEST_ESP_OK(ret);
-
-    for (int i = 0; i < 4; i ++) {
-        bool wp_write = !wp;
-        ret = esp_flash_set_chip_write_protect(chip, wp_write);
-        TEST_ESP_OK(ret);
-
-        bool wp_read;
-        ret = esp_flash_get_chip_write_protect(chip, &wp_read);
-        TEST_ESP_OK(ret);
-        TEST_ASSERT(wp_read == wp_write);
-        wp = wp_read;
-    }
-}
-
-TEST_CASE_FLASH("Test esp_flash can enable/disable write protetion", test_write_protection);
-TEST_CASE_MULTI_FLASH("Test esp_flash can enable/disable write protetion", test_write_protection);
-
-static const uint8_t large_const_buffer[16400] = {
-    203, // first byte
-    1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20,
-    21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37,
-    [50 ... 99] = 2,
-    [1600 ... 2000] = 3,
-    [8000 ... 9000] = 77,
-    [15000 ... 16398] = 8,
-    43 // last byte
-};
-
-static void test_write_large_buffer(const esp_partition_t *part, const uint8_t *source, size_t length);
-static void write_large_buffer(const esp_partition_t *part, const uint8_t *source, size_t length);
-static void read_and_check(const esp_partition_t *part, const uint8_t *source, size_t length);
-
-// Internal functions for testing, from esp_flash_api.c
-#if !CONFIG_ESPTOOLPY_OCT_FLASH
-esp_err_t esp_flash_set_io_mode(esp_flash_t* chip, bool qe);
-esp_err_t esp_flash_get_io_mode(esp_flash_t* chip, bool* qe);
-esp_err_t esp_flash_read_chip_id(esp_flash_t* chip, uint32_t* flash_id);
-esp_err_t spi_flash_chip_mxic_probe(esp_flash_t *chip, uint32_t flash_id);
-
-static bool is_winbond_chip(esp_flash_t* chip)
-{
-    uint32_t flash_id;
-    esp_err_t ret = esp_flash_read_chip_id(chip, &flash_id);
-    TEST_ESP_OK(ret);
-    if ((flash_id >> 16) == 0xEF) {
-        return true;
-    } else {
-        return false;
-    }
-}
-
-static bool is_mxic_chip(esp_flash_t* chip)
-{
-    uint32_t flash_id;
-    esp_err_t ret = esp_flash_read_chip_id(chip, &flash_id);
-    TEST_ESP_OK(ret);
-    return (spi_flash_chip_mxic_probe(chip, flash_id)==ESP_OK);
-}
-
-IRAM_ATTR NOINLINE_ATTR static void test_toggle_qe(const esp_partition_t* part)
-{
-    esp_flash_t* chip = part->flash_chip;
-
-    bool qe;
-    if (chip == NULL) {
-        chip = esp_flash_default_chip;
-    }
-    esp_flash_io_mode_t io_mode_before = chip->read_mode;
-    esp_err_t ret = esp_flash_get_io_mode(chip, &qe);
-    TEST_ESP_OK(ret);
-
-    bool allow_failure = is_winbond_chip(chip) || is_mxic_chip(chip);
-
-    for (int i = 0; i < 4; i ++) {
-        esp_rom_printf(DRAM_STR("write qe: %d->%d\n"), qe, !qe);
-        qe = !qe;
-        chip->read_mode = qe? SPI_FLASH_QOUT: SPI_FLASH_SLOWRD;
-        ret = esp_flash_set_io_mode(chip, qe);
-        if (allow_failure && !qe && ret == ESP_ERR_FLASH_NO_RESPONSE) {
-            //allows clear qe failure for Winbond chips
-            ret = ESP_OK;
-        }
-        TEST_ESP_OK(ret);
-
-        bool qe_read;
-        ret = esp_flash_get_io_mode(chip, &qe_read);
-        TEST_ESP_OK(ret);
-        ESP_LOGD(TAG, "qe read: %d", qe_read);
-        if (!qe && qe_read) {
-            if (allow_failure) {
-                ESP_LOGW(TAG, "cannot clear QE bit for known permanent QE (Winbond or MXIC) chips.");
-            } else {
-                ESP_LOGE(TAG, "cannot clear QE bit, please make sure force clearing QE option is enabled in `spi_flash_common_set_io_mode`, and this chip is not a permanent QE one.");
-            }
-            chip->read_mode = io_mode_before;
-            return;
-        }
-        TEST_ASSERT_EQUAL(qe, qe_read);
-    }
-    //restore the io_mode after test
-    chip->read_mode = io_mode_before;
-}
-
-// These tests show whether the QE is permanent or not for the chip tested.
-// To test the behaviour of a new SPI flash chip, enable force_check flag in generic driver
-// `spi_flash_common_set_io_mode` and then run this test.
-TEST_CASE_FLASH_IGNORE("Test esp_flash_write can toggle QE bit", test_toggle_qe);
-TEST_CASE_MULTI_FLASH_IGNORE("Test esp_flash_write can toggle QE bit", test_toggle_qe);
-#endif //CONFIG_ESPTOOLPY_OCT_FLASH
-
-// This table could be chip specific in the future.
-uint8_t flash_frequency_table[6] = {5, 10, 20, 26, 40, 80};
-#define TEST_FLASH_SPEED_MIN 5
-void test_permutations_part(const flashtest_config_t* config, esp_partition_t* part, void* source_buf, size_t length)
-{
-    int clock_index = 0;
-    if (config->host_id != -1) {
-        while (clock_index < sizeof(flash_frequency_table)/sizeof(uint8_t)) {
-            uint8_t speed = flash_frequency_table[clock_index];
-            //test io_mode in the inner loop to test QE set/clear function, since
-            //the io mode will switch frequently.
-            esp_flash_io_mode_t io_mode = SPI_FLASH_READ_MODE_MIN;
-            while (io_mode != SPI_FLASH_QIO + 1) {
-                if (io_mode > SPI_FLASH_FASTRD &&
-                    !SOC_SPI_PERIPH_SUPPORT_MULTILINE_MODE(config->host_id)) {
-                    io_mode++;
-                    continue;
-                }
-
-                esp_flash_t* chip;
-                flashtest_config_t temp_config = *config;
-                temp_config.io_mode = io_mode;
-                temp_config.freq_mhz = flash_frequency_table[clock_index];
-                setup_new_chip(&temp_config, &chip);
-                ESP_LOGI(TAG, "test flash io mode: %d, speed: %d", io_mode, speed);
-
-                part->flash_chip = chip;
-                read_and_check(part, source_buf, length);
-                teardown_test_chip(chip);
-
-                io_mode++;
-            }
-            clock_index++;
-        }
-    } else {
-        //test main flash
-        part->flash_chip = NULL;
-        read_and_check(part, source_buf, length);
-    }
-}
-
-void test_permutations_chip(const flashtest_config_t* config)
-{
-    esp_log_level_set("gpio", ESP_LOG_NONE);
-    esp_flash_t* chip;
-    flashtest_config_t temp_config = *config;
-    // Use the lowest speed to read configs, data and write data to make sure success
-    temp_config.io_mode = SPI_FLASH_READ_MODE_MIN;
-    temp_config.freq_mhz = TEST_FLASH_SPEED_MIN;
-    setup_new_chip(&temp_config, &chip);
-
-    //Get size to determine whether to test one extra partition
-    uint32_t size;
-    esp_err_t err = esp_flash_get_size(chip, &size);
-    TEST_ESP_OK(err);
-    ESP_LOGI(TAG, "Flash size: 0x%08X", size);
-    bool addr_32bit = (size > MAX_ADDR_24BIT);
-
-    // Get test partition, and locate temporary partitions according to the default one
-    const esp_partition_t* test_part = get_test_data_partition();
-    const int length = sizeof(large_const_buffer);
-    TEST_ASSERT(test_part->size > length + 2 + SPI_FLASH_SEC_SIZE);
-
-    esp_partition_t part[2] = {};
-    part[0] = *test_part;
-    part[0].flash_chip = chip;
-    // For flash with size over 16MB, add one extra round of test for the 32-bit address area
-    if (addr_32bit) {
-        part[1] = *test_part;
-        part[1].flash_chip = chip;
-        part[1].address = 0x1030000;
-        part[1].size = 0x0010000;
-    } else {
-        part[1].size = 0;
-    }
-
-    // Prepare test data and write to the specified region
-    uint8_t *source_buf = malloc(length);
-    TEST_ASSERT_NOT_NULL(source_buf);
-    srand(778);
-    for (int i = 0; i < length; i++) {
-        source_buf[i] = rand();
-    }
-
-    for (int i = 0; i < 2; i++) {
-        if (part[i].size == 0) continue;
-        write_large_buffer(&part[i], source_buf, length);
-    }
-
-    teardown_test_chip(chip);
-
-    for (int i = 0; i < 2; i++) {
-        if (part[i].size == 0) continue;
-
-        part[i].flash_chip = (esp_flash_t*)-1;
-        ESP_LOGI(TAG, "Testing address 0x%08X...", part[i].address);
-        test_permutations_part(config, &part[i], source_buf, length);
-    }
-
-    free(source_buf);
-}
-
-TEST_CASE("SPI flash test reading with all speed/mode permutations", "[esp_flash]")
-{
-    test_permutations_chip(&config_list[0]);
-}
-
-#ifndef CONFIG_SPIRAM
-#if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)
-//IDF-5049
-TEST_CASE("SPI flash test reading with all speed/mode permutations, 3 chips", "[esp_flash_3][test_env=UT_T1_ESP_FLASH]")
-{
-    for (int i = 0; i < TEST_CONFIG_NUM; i++) {
-        test_permutations_chip(&config_list[i]);
-    }
-}
-#endif
-#endif
-
-
-static void test_write_large_const_buffer(const esp_partition_t* part)
-{
-    test_write_large_buffer(part, large_const_buffer, sizeof(large_const_buffer));
-}
-
-TEST_CASE_FLASH("Test esp_flash_write large const buffer", test_write_large_const_buffer);
-TEST_CASE_MULTI_FLASH("Test esp_flash_write large const buffer", test_write_large_const_buffer);
-
-static void test_write_large_ram_buffer(const esp_partition_t* part)
-{
-    // buffer in RAM
-    uint8_t *source_buf = malloc(sizeof(large_const_buffer));
-    TEST_ASSERT_NOT_NULL(source_buf);
-    memcpy(source_buf, large_const_buffer, sizeof(large_const_buffer));
-    test_write_large_buffer(part, source_buf, sizeof(large_const_buffer));
-    free(source_buf);
-}
-
-TEST_CASE_FLASH("Test esp_flash_write large RAM buffer", test_write_large_ram_buffer);
-TEST_CASE_MULTI_FLASH("Test esp_flash_write large RAM buffer", test_write_large_ram_buffer);
-
-static void write_large_buffer(const esp_partition_t *part, const uint8_t *source, size_t length)
-{
-    esp_flash_t* chip = part->flash_chip;
-
-    printf("Writing chip %p %p, %d bytes from source %p\n", chip, (void*)part->address, length, source);
-    ESP_ERROR_CHECK( esp_flash_erase_region(chip, part->address, (length + SPI_FLASH_SEC_SIZE) & ~(SPI_FLASH_SEC_SIZE - 1)) );
-
-    // note writing to unaligned address
-    ESP_ERROR_CHECK( esp_flash_write(chip, source, part->address + 1, length) );
-}
-
-static void read_and_check(const esp_partition_t *part, const uint8_t *source, size_t length)
-{
-    esp_flash_t* chip = part->flash_chip;
-    printf("Checking chip %p 0x%08X, %d bytes\n", chip, part->address, length);
-    uint8_t *buf = malloc(length);
-    TEST_ASSERT_NOT_NULL(buf);
-    ESP_ERROR_CHECK( esp_flash_read(chip, buf, part->address + 1, length) );
-    TEST_ASSERT_EQUAL_HEX8_ARRAY(source, buf, length);
-    free(buf);
-
-    // check nothing was written at beginning or end
-    uint8_t ends[8];
-
-    ESP_ERROR_CHECK( esp_flash_read(chip, ends, part->address, sizeof(ends)) );
-    TEST_ASSERT_EQUAL_HEX8(0xFF, ends[0]);
-    TEST_ASSERT_EQUAL_HEX8(source[0], ends[1]);
-
-    ESP_ERROR_CHECK( esp_flash_read(chip, ends, part->address + length, sizeof(ends)) );
-
-    TEST_ASSERT_EQUAL_HEX8(source[length - 1], ends[0]);
-    TEST_ASSERT_EQUAL_HEX8(0xFF, ends[1]);
-    TEST_ASSERT_EQUAL_HEX8(0xFF, ends[2]);
-    TEST_ASSERT_EQUAL_HEX8(0xFF, ends[3]);
-}
-
-static void test_write_large_buffer(const esp_partition_t* part, const uint8_t *source, size_t length)
-{
-    TEST_ASSERT(part->size > length + 2 + SPI_FLASH_SEC_SIZE);
-
-    write_large_buffer(part, source, length);
-    read_and_check(part, source, length);
-}
 
 typedef struct {
     uint32_t us_start;
     size_t len;
     const char* name;
 } time_meas_ctx_t;
-
 static void time_measure_start(time_meas_ctx_t* ctx)
 {
     ctx->us_start = esp_timer_get_time();
@@ -1181,73 +639,3 @@ TEST_CASE("Test esp_flash read/write performance", "[esp_flash][test_env=UT_T1_E
 #endif
 
 TEST_CASE_MULTI_FLASH("Test esp_flash read/write performance", test_flash_read_write_performance);
-
-#ifdef CONFIG_SPIRAM_USE_MALLOC
-
-/* Utility: Read into a small internal RAM buffer using esp_flash_read() and compare what
-   we read with 'buffer' */
-static void s_test_compare_flash_contents_small_reads(esp_flash_t *chip, const uint8_t *buffer, size_t offs, size_t len)
-{
-    const size_t INTERNAL_BUF_SZ = 1024; // Should fit in internal RAM
-    uint8_t *ibuf = heap_caps_malloc(INTERNAL_BUF_SZ, MALLOC_CAP_8BIT|MALLOC_CAP_INTERNAL);
-    TEST_ASSERT_NOT_NULL(ibuf);
-
-    for (int i = 0; i < len; i += INTERNAL_BUF_SZ) {
-        size_t to_read = MIN(INTERNAL_BUF_SZ, len - i);
-        ESP_ERROR_CHECK( esp_flash_read(chip, ibuf, offs + i, to_read) );
-        TEST_ASSERT_EQUAL_HEX8_ARRAY(buffer + i, ibuf, to_read);
-    }
-
-    free(ibuf);
-}
-
-static void test_flash_read_large_psram_buffer(const esp_partition_t *part)
-{
-    esp_flash_t* chip = part->flash_chip;
-    const size_t BUF_SZ = 256 * 1024;    // Too large for internal RAM
-    const size_t TEST_OFFS = 0x1000; // Can be any offset, really
-
-    uint8_t *buf = heap_caps_malloc(BUF_SZ, MALLOC_CAP_8BIT|MALLOC_CAP_SPIRAM);
-    TEST_ASSERT_NOT_NULL(buf);
-
-    ESP_ERROR_CHECK( esp_flash_read(chip, buf, TEST_OFFS, BUF_SZ) );
-
-    // Read back the same into smaller internal memory buffer and check it all matches
-    s_test_compare_flash_contents_small_reads(chip, buf, TEST_OFFS, BUF_SZ);
-
-    free(buf);
-}
-
-TEST_CASE_FLASH("esp_flash_read large PSRAM buffer", test_flash_read_large_psram_buffer);
-
-
-/* similar to above test, but perform it under memory pressure */
-static void test_flash_read_large_psram_buffer_low_internal_mem(const esp_partition_t *part)
-{
-    esp_flash_t* chip = part->flash_chip;
-    const size_t BUF_SZ = 256 * 1024;    // Too large for internal RAM
-    const size_t REMAINING_INTERNAL = 1024; // Exhaust internal memory until maximum free block is less than this
-    const size_t TEST_OFFS = 0x8000;
-
-    /* Exhaust the available free internal memory */
-    test_utils_exhaust_memory_rec erec = test_utils_exhaust_memory(MALLOC_CAP_INTERNAL|MALLOC_CAP_8BIT, REMAINING_INTERNAL);
-
-    uint8_t *buf = heap_caps_malloc(BUF_SZ, MALLOC_CAP_8BIT|MALLOC_CAP_SPIRAM);
-    TEST_ASSERT_NOT_NULL(buf);
-
-    /* Calling esp_flash_read() here will need to allocate a small internal buffer,
-       so check it works. */
-    ESP_ERROR_CHECK( esp_flash_read(chip, buf, TEST_OFFS, BUF_SZ) );
-
-    test_utils_free_exhausted_memory(erec);
-
-    // Read back the same into smaller internal memory buffer and check it all matches
-    s_test_compare_flash_contents_small_reads(chip, buf, TEST_OFFS, BUF_SZ);
-
-    free(buf);
-}
-
-TEST_CASE_FLASH("esp_flash_read large PSRAM buffer low memory", test_flash_read_large_psram_buffer_low_internal_mem);
-
-
-#endif
diff --git a/components/spi_flash/test_apps/esp_flash/CMakeLists.txt b/components/spi_flash/test_apps/esp_flash/CMakeLists.txt
new file mode 100644
index 0000000000..2f29d7008a
--- /dev/null
+++ b/components/spi_flash/test_apps/esp_flash/CMakeLists.txt
@@ -0,0 +1,5 @@
+# This is the project CMakeLists.txt file for the test subproject
+cmake_minimum_required(VERSION 3.16)
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+project(test_esp_flash_drv)
diff --git a/components/spi_flash/test_apps/esp_flash/README.md b/components/spi_flash/test_apps/esp_flash/README.md
new file mode 100644
index 0000000000..b5be4985c5
--- /dev/null
+++ b/components/spi_flash/test_apps/esp_flash/README.md
@@ -0,0 +1,2 @@
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- |
diff --git a/components/spi_flash/test_apps/esp_flash/main/CMakeLists.txt b/components/spi_flash/test_apps/esp_flash/main/CMakeLists.txt
new file mode 100644
index 0000000000..9058d7ac19
--- /dev/null
+++ b/components/spi_flash/test_apps/esp_flash/main/CMakeLists.txt
@@ -0,0 +1,7 @@
+set(srcs "test_app_main.c"
+         "test_esp_flash_drv.c")
+
+# In order for the cases defined by `TEST_CASE` to be linked into the final elf,
+# the component can be registered as WHOLE_ARCHIVE
+idf_component_register(SRCS ${srcs}
+                       WHOLE_ARCHIVE)
diff --git a/components/spi_flash/test_apps/esp_flash/main/test_app_main.c b/components/spi_flash/test_apps/esp_flash/main/test_app_main.c
new file mode 100644
index 0000000000..83b782c198
--- /dev/null
+++ b/components/spi_flash/test_apps/esp_flash/main/test_app_main.c
@@ -0,0 +1,56 @@
+/*
+ * SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "unity.h"
+#include "unity_test_runner.h"
+#include "esp_heap_caps.h"
+
+// Some resources are lazy allocated in flash encryption, the threadhold is left for that case
+#define TEST_MEMORY_LEAK_THRESHOLD (-300)
+
+static size_t before_free_8bit;
+static size_t before_free_32bit;
+
+static void check_leak(size_t before_free, size_t after_free, const char *type)
+{
+    ssize_t delta = after_free - before_free;
+    printf("MALLOC_CAP_%s: Before %u bytes free, After %u bytes free (delta %d)\n", type, before_free, after_free, delta);
+    TEST_ASSERT_MESSAGE(delta >= TEST_MEMORY_LEAK_THRESHOLD, "memory leak");
+}
+
+void setUp(void)
+{
+    before_free_8bit = heap_caps_get_free_size(MALLOC_CAP_8BIT);
+    before_free_32bit = heap_caps_get_free_size(MALLOC_CAP_32BIT);
+}
+
+void tearDown(void)
+{
+    size_t after_free_8bit = heap_caps_get_free_size(MALLOC_CAP_8BIT);
+    size_t after_free_32bit = heap_caps_get_free_size(MALLOC_CAP_32BIT);
+    check_leak(before_free_8bit, after_free_8bit, "8BIT");
+    check_leak(before_free_32bit, after_free_32bit, "32BIT");
+}
+
+void app_main(void)
+{
+
+    // ,------. ,---.  ,------.     ,------.,--.               ,--.
+    // |  .---''   .-' |  .--. '    |  .---'|  | ,--,--. ,---. |  ,---.
+    // |  `--, `.  `-. |  '--' |    |  `--, |  |' ,-.  |(  .-' |  .-.  |
+    // |  `---..-'    ||  | --'     |  |`   |  |\ '-'  |.-'  `)|  | |  |
+    // `------'`-----' `--'         `--'    `--' `--`--'`----' `--' `--'
+
+
+    printf(",------. ,---.  ,------.     ,------.,--.               ,--.      \n");
+    printf("|  .---''   .-' |  .--. '    |  .---'|  | ,--,--. ,---. |  ,---.  \n");
+    printf("|  `--, `.  `-. |  '--' |    |  `--, |  |' ,-.  |(  .-' |  .-.  | \n");
+    printf("|  `---..-'    ||  | --'     |  |`   |  |\\ '-'  |.-'  `)|  | |  | \n");
+    printf("`------'`-----' `--'         `--'    `--' `--`--'`----' `--' `--' \n");
+
+
+    unity_run_menu();
+}
diff --git a/components/spi_flash/test_apps/esp_flash/main/test_esp_flash_def.h b/components/spi_flash/test_apps/esp_flash/main/test_esp_flash_def.h
new file mode 100644
index 0000000000..b0ac1c8f32
--- /dev/null
+++ b/components/spi_flash/test_apps/esp_flash/main/test_esp_flash_def.h
@@ -0,0 +1,242 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+#include "sdkconfig.h"
+
+#define MAX_ADDR_24BIT      0x1000000
+#define TEST_SPI_SPEED      10
+#define TEST_SPI_READ_MODE  SPI_FLASH_FASTRD
+// #define FORCE_GPIO_MATRIX
+
+#if CONFIG_IDF_TARGET_ESP32
+#define EXTRA_SPI1_CLK_IO   17  //the pin which is usually used by the PSRAM clk
+#define SPI1_CS_IO          16  //the pin which is usually used by the PSRAM cs
+
+#define HSPI_PIN_NUM_MOSI   HSPI_IOMUX_PIN_NUM_MOSI
+#define HSPI_PIN_NUM_MISO   HSPI_IOMUX_PIN_NUM_MISO
+#define HSPI_PIN_NUM_CLK    HSPI_IOMUX_PIN_NUM_CLK
+#define HSPI_PIN_NUM_HD     HSPI_IOMUX_PIN_NUM_HD
+#define HSPI_PIN_NUM_WP     HSPI_IOMUX_PIN_NUM_WP
+#define HSPI_PIN_NUM_CS     HSPI_IOMUX_PIN_NUM_CS
+
+#define VSPI_PIN_NUM_MOSI   VSPI_IOMUX_PIN_NUM_MOSI
+#define VSPI_PIN_NUM_MISO   VSPI_IOMUX_PIN_NUM_MISO
+#define VSPI_PIN_NUM_CLK    VSPI_IOMUX_PIN_NUM_CLK
+#define VSPI_PIN_NUM_HD     VSPI_IOMUX_PIN_NUM_HD
+#define VSPI_PIN_NUM_WP     VSPI_IOMUX_PIN_NUM_WP
+#define VSPI_PIN_NUM_CS     VSPI_IOMUX_PIN_NUM_CS
+
+#elif CONFIG_IDF_TARGET_ESP32S2
+#define SPI1_CS_IO          26  //the pin which is usually used by the PSRAM cs
+#define SPI1_HD_IO          27  //the pin which is usually used by the PSRAM hd
+#define SPI1_WP_IO          28  //the pin which is usually used by the PSRAM wp
+
+#define FSPI_PIN_NUM_MOSI   35
+#define FSPI_PIN_NUM_MISO   37
+#define FSPI_PIN_NUM_CLK    36
+#define FSPI_PIN_NUM_HD     33
+#define FSPI_PIN_NUM_WP     38
+#define FSPI_PIN_NUM_CS     34
+
+// Just use the same pins for HSPI
+#define HSPI_PIN_NUM_MOSI   FSPI_PIN_NUM_MOSI
+#define HSPI_PIN_NUM_MISO   FSPI_PIN_NUM_MISO
+#define HSPI_PIN_NUM_CLK    FSPI_PIN_NUM_CLK
+#define HSPI_PIN_NUM_HD     FSPI_PIN_NUM_HD
+#define HSPI_PIN_NUM_WP     FSPI_PIN_NUM_WP
+#define HSPI_PIN_NUM_CS     FSPI_PIN_NUM_CS
+
+#elif CONFIG_IDF_TARGET_ESP32S3
+#define SPI1_CS_IO          26  //the pin which is usually used by the PSRAM cs
+#define SPI1_HD_IO          27  //the pin which is usually used by the PSRAM hd
+#define SPI1_WP_IO          28  //the pin which is usually used by the PSRAM wp
+
+#define FSPI_PIN_NUM_MOSI   11
+#define FSPI_PIN_NUM_MISO   13
+#define FSPI_PIN_NUM_CLK    12
+#define FSPI_PIN_NUM_HD     9
+#define FSPI_PIN_NUM_WP     14
+#define FSPI_PIN_NUM_CS     10
+
+// Just use the same pins for HSPI
+#define HSPI_PIN_NUM_MOSI   FSPI_PIN_NUM_MOSI
+#define HSPI_PIN_NUM_MISO   FSPI_PIN_NUM_MISO
+#define HSPI_PIN_NUM_CLK    FSPI_PIN_NUM_CLK
+#define HSPI_PIN_NUM_HD     FSPI_PIN_NUM_HD
+#define HSPI_PIN_NUM_WP     FSPI_PIN_NUM_WP
+#define HSPI_PIN_NUM_CS     FSPI_PIN_NUM_CS
+
+#elif CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32C2
+#define SPI1_CS_IO          26  //the pin which is usually used by the PSRAM cs
+#define SPI1_HD_IO          27  //the pin which is usually used by the PSRAM hd
+#define SPI1_WP_IO          28  //the pin which is usually used by the PSRAM wp
+
+#define FSPI_PIN_NUM_MOSI   7
+#define FSPI_PIN_NUM_MISO   2
+#define FSPI_PIN_NUM_CLK    6
+#define FSPI_PIN_NUM_HD     4
+#define FSPI_PIN_NUM_WP     5
+#define FSPI_PIN_NUM_CS     10
+
+// Just use the same pins for HSPI
+#define HSPI_PIN_NUM_MOSI   FSPI_PIN_NUM_MOSI
+#define HSPI_PIN_NUM_MISO   FSPI_PIN_NUM_MISO
+#define HSPI_PIN_NUM_CLK    FSPI_PIN_NUM_CLK
+#define HSPI_PIN_NUM_HD     FSPI_PIN_NUM_HD
+#define HSPI_PIN_NUM_WP     FSPI_PIN_NUM_WP
+#define HSPI_PIN_NUM_CS     FSPI_PIN_NUM_CS
+#endif
+
+#define TEST_CONFIG_NUM (sizeof(config_list)/sizeof(flashtest_config_t))
+
+typedef void (*flash_test_func_t)(const esp_partition_t *part);
+
+/* Use TEST_CASE_FLASH for SPI flash tests that only use the main SPI flash chip
+*/
+#define TEST_CASE_FLASH(STR, FUNC_TO_RUN) \
+    TEST_CASE(STR, "[esp_flash]") {flash_test_func(FUNC_TO_RUN, 1 /* first index reserved for main flash */ );}
+
+#define TEST_CASE_FLASH_IGNORE(STR, FUNC_TO_RUN) \
+    TEST_CASE(STR, "[esp_flash][ignore]") {flash_test_func(FUNC_TO_RUN, 1 /* first index reserved for main flash */ );}
+
+/* Use TEST_CASE_MULTI_FLASH for tests which also run on external flash, which sits in the place of PSRAM
+   (these tests are incompatible with PSRAM)
+
+   These tests run for all the flash chip configs shown in config_list, below (internal and external).
+ */
+#define IDF_LOG_PERFORMANCE(item, value_fmt, value, ...) \
+    printf("[Performance][%s]: " value_fmt "\n", item, value, ##__VA_ARGS__)
+
+
+#if defined(CONFIG_SPIRAM)
+//SPI1 CS1 occupied by PSRAM
+#define BYPASS_MULTIPLE_CHIP    1
+#endif
+
+#if CONFIG_IDF_TARGET_ESP32C2 || CONFIG_IDF_TARGET_ESP32C3
+//chips without PSRAM
+#define TEST_CHIP_NUM   2
+#elif CONFIG_IDF_TARGET_ESP32 || CONFIG_IDF_TARGET_ESP32S2 || CONFIG_IDF_TARGET_ESP32S3
+#define TEST_CHIP_NUM   3
+#endif
+
+#define _STRINGIFY(s)   #s
+#define STRINGIFY(s)   _STRINGIFY(s)
+#define TEST_CHIP_NUM_STR   STRINGIFY(TEST_CHIP_NUM)
+
+#if BYPASS_MULTIPLE_CHIP
+#define TEST_CASE_MULTI_FLASH   TEST_CASE_MULTI_FLASH_IGNORE
+#else
+#if CONFIG_FREERTOS_SMP // IDF-5260
+#define TEST_CASE_MULTI_FLASH(STR, FUNC_TO_RUN) \
+    TEST_CASE(STR", "TEST_CHIP_NUM_STR" chips", "[esp_flash_multi][test_env=UT_T1_ESP_FLASH][timeout=60]") {flash_test_func(FUNC_TO_RUN, TEST_CONFIG_NUM);}
+#else
+#define TEST_CASE_MULTI_FLASH(STR, FUNC_TO_RUN) \
+    TEST_CASE(STR", "TEST_CHIP_NUM_STR" chips", "[esp_flash_multi][test_env=UT_T1_ESP_FLASH][timeout=35]") {flash_test_func(FUNC_TO_RUN, TEST_CONFIG_NUM);}
+#endif
+#endif
+
+#define TEST_CASE_MULTI_FLASH_IGNORE(STR, FUNC_TO_RUN) \
+    TEST_CASE(STR", "TEST_CHIP_NUM_STR" chips", "[esp_flash_multi][test_env=UT_T1_ESP_FLASH][ignore]") {flash_test_func(FUNC_TO_RUN, TEST_CONFIG_NUM);}
+
+
+//currently all the configs are the same with esp_flash_spi_device_config_t, no more information required
+typedef esp_flash_spi_device_config_t flashtest_config_t;
+
+static const char TAG[] = "test_esp_flash";
+
+#define FLASHTEST_CONFIG_COMMON     \
+    /* 0 always reserved for main flash */ \
+    { \
+        /* no need to init */ \
+        .host_id = -1, \
+    } \
+    , \
+    { \
+        .io_mode = TEST_SPI_READ_MODE,\
+        .freq_mhz = TEST_SPI_SPEED, \
+        .host_id = SPI1_HOST, \
+        .cs_id = 1, \
+        /* the pin which is usually used by the PSRAM */ \
+        .cs_io_num = SPI1_CS_IO, \
+        .input_delay_ns = 0, \
+    }
+
+#if CONFIG_IDF_TARGET_ESP32
+flashtest_config_t config_list[] = {
+    FLASHTEST_CONFIG_COMMON,
+    /* current runner doesn't have a flash on HSPI */
+    // {
+    //     .io_mode = TEST_SPI_READ_MODE,
+    //     .freq_mhz = TEST_SPI_SPEED,
+    //     .host_id = HSPI_HOST,
+    //     .cs_id = 0,
+    //     // uses GPIO matrix on esp32s2 regardless if FORCE_GPIO_MATRIX
+    //     .cs_io_num = HSPI_PIN_NUM_CS,
+    //     .input_delay_ns = 20,
+    // },
+    {
+        .io_mode = TEST_SPI_READ_MODE,
+        .freq_mhz = TEST_SPI_SPEED,
+        .host_id = VSPI_HOST,
+        .cs_id = 0,
+        .cs_io_num = VSPI_PIN_NUM_CS,
+        .input_delay_ns = 0,
+    },
+};
+#elif CONFIG_IDF_TARGET_ESP32S2
+flashtest_config_t config_list[] = {
+    FLASHTEST_CONFIG_COMMON,
+    {
+        .io_mode = TEST_SPI_READ_MODE,
+        .freq_mhz = TEST_SPI_SPEED,
+        .host_id = FSPI_HOST,
+        .cs_id = 0,
+        .cs_io_num = FSPI_PIN_NUM_CS,
+        .input_delay_ns = 0,
+    },
+    {
+        .io_mode = TEST_SPI_READ_MODE,
+        .freq_mhz = TEST_SPI_SPEED,
+        .host_id = HSPI_HOST,
+        .cs_id = 0,
+        // uses GPIO matrix on esp32s2 regardless of FORCE_GPIO_MATRIX
+        .cs_io_num = HSPI_PIN_NUM_CS,
+        .input_delay_ns = 0,
+    },
+};
+#elif CONFIG_IDF_TARGET_ESP32S3
+flashtest_config_t config_list[] = {
+    /* No SPI1 CS1 flash on esp32S3 test */
+    {
+        /* no need to init */
+        .host_id = -1,
+    },
+    {
+        .io_mode = TEST_SPI_READ_MODE,
+        .freq_mhz = TEST_SPI_SPEED,
+        .host_id = SPI2_HOST,
+        .cs_id = 0,
+        .cs_io_num = FSPI_PIN_NUM_CS,
+        .input_delay_ns = 0,
+    },
+};
+#elif CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32C2
+flashtest_config_t config_list[] = {
+    /* No SPI1 CS1 flash on esp32c3 test */
+    {
+        /* no need to init */
+        .host_id = -1,
+    },
+    {
+        .io_mode = TEST_SPI_READ_MODE,
+        .freq_mhz = TEST_SPI_SPEED,
+        .host_id = SPI2_HOST,
+        .cs_id = 0,
+        .cs_io_num = FSPI_PIN_NUM_CS,
+        .input_delay_ns = 0,
+    },
+};
+#endif
diff --git a/components/spi_flash/test_apps/esp_flash/main/test_esp_flash_drv.c b/components/spi_flash/test_apps/esp_flash/main/test_esp_flash_drv.c
new file mode 100644
index 0000000000..65516d1dce
--- /dev/null
+++ b/components/spi_flash/test_apps/esp_flash/main/test_esp_flash_drv.c
@@ -0,0 +1,850 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+#include <stdio.h>
+#include <string.h>
+#include <inttypes.h>
+#include <freertos/FreeRTOS.h>
+#include <freertos/task.h>
+#include <freertos/semphr.h>
+
+#include <unity.h>
+#include "esp_flash.h"
+#include "esp_private/spi_common_internal.h"
+#include "esp_flash_spi_init.h"
+#include "memspi_host_driver.h"
+#include <esp_attr.h>
+#include "esp_log.h"
+
+#include "unity.h"
+#include "driver/gpio.h"
+#include "soc/io_mux_reg.h"
+#include "sdkconfig.h"
+
+#include "esp_partition.h"
+#include "esp_rom_gpio.h"
+#include "esp_rom_sys.h"
+#include "esp_timer.h"
+#include "test_esp_flash_def.h"
+
+#if CONFIG_IDF_TARGET_ESP32S2
+#include "esp32s2/rom/cache.h"
+#elif CONFIG_IDF_TARGET_ESP32S3
+#include "esp32s3/rom/cache.h"
+#elif CONFIG_IDF_TARGET_ESP32C3
+#include "esp32c3/rom/cache.h"
+#elif CONFIG_IDF_TARGET_ESP32H2
+#include "esp32h2/rom/cache.h"
+#elif CONFIG_IDF_TARGET_ESP32C2
+#include "esp32c2/rom/cache.h"
+#endif
+
+#define FUNC_SPI    1
+
+static uint8_t sector_buf[4096];
+
+const esp_partition_t *get_test_data_partition(void)
+{
+    /* This finds "flash_test" partition defined in partition_table_unit_test_app.csv */
+    const esp_partition_t *result = esp_partition_find_first(ESP_PARTITION_TYPE_DATA,
+            ESP_PARTITION_SUBTYPE_ANY, "flash_test");
+    TEST_ASSERT_NOT_NULL(result); /* means partition table set wrong */
+    return result;
+}
+
+static void get_chip_host(esp_flash_t* chip, spi_host_device_t* out_host_id, int* out_cs_id)
+{
+    spi_host_device_t host_id;
+    int cs_id;
+    if (chip == NULL) {
+        host_id = SPI1_HOST;
+        cs_id = 0;
+    } else {
+        spi_flash_hal_context_t* host_data = (spi_flash_hal_context_t*)chip->host;
+        host_id = spi_flash_ll_hw_get_id(host_data->spi);
+        cs_id = host_data->cs_num;
+    }
+    if (out_host_id) {
+        *out_host_id = host_id;
+    }
+    if (out_cs_id) {
+        *out_cs_id = cs_id;
+    }
+}
+
+#if CONFIG_IDF_TARGET_ESP32
+static void setup_bus(spi_host_device_t host_id)
+{
+    if (host_id == SPI1_HOST) {
+        ESP_LOGI(TAG, "setup flash on SPI1 CS1...\n");
+        //no need to initialize the bus, however the CLK may need one more output if it's on the usual place of PSRAM
+        esp_rom_gpio_connect_out_signal(EXTRA_SPI1_CLK_IO, SPICLK_OUT_IDX, 0, 0);
+        //currently the SPI bus for main flash chip is initialized through GPIO matrix
+    } else if (host_id == SPI2_HOST) {
+        ESP_LOGI(TAG, "setup flash on SPI%u (HSPI) CS0...\n", host_id + 1);
+        spi_bus_config_t hspi_bus_cfg = {
+            .mosi_io_num = HSPI_PIN_NUM_MOSI,
+            .miso_io_num = HSPI_PIN_NUM_MISO,
+            .sclk_io_num = HSPI_PIN_NUM_CLK,
+            .quadhd_io_num = HSPI_PIN_NUM_HD,
+            .quadwp_io_num = HSPI_PIN_NUM_WP,
+            .max_transfer_sz = 64,
+        };
+        esp_err_t ret = spi_bus_initialize(host_id, &hspi_bus_cfg, 0);
+        TEST_ESP_OK(ret);
+    } else if (host_id == SPI3_HOST) {
+        ESP_LOGI(TAG, "setup flash on SPI%u (VSPI) CS0...\n", host_id + 1);
+        spi_bus_config_t vspi_bus_cfg = {
+            .mosi_io_num = VSPI_PIN_NUM_MOSI,
+            .miso_io_num = VSPI_PIN_NUM_MISO,
+            .sclk_io_num = VSPI_PIN_NUM_CLK,
+            .quadhd_io_num = VSPI_PIN_NUM_HD,
+            .quadwp_io_num = VSPI_PIN_NUM_WP,
+            .max_transfer_sz = 64,
+        };
+        esp_err_t ret = spi_bus_initialize(host_id, &vspi_bus_cfg, 0);
+        TEST_ESP_OK(ret);
+    } else {
+        ESP_LOGE(TAG, "invalid bus");
+    }
+}
+#else // FOR ESP32-S2, ESP32-S3, ESP32-C3
+static void setup_bus(spi_host_device_t host_id)
+{
+    if (host_id == SPI1_HOST) {
+        ESP_LOGI(TAG, "setup flash on SPI1 CS1...\n");
+#if !CONFIG_ESPTOOLPY_FLASHMODE_QIO && !CONFIG_ESPTOOLPY_FLASHMODE_QOUT
+        //Initialize the WP and HD pins, which are not automatically initialized on ESP32-S2.
+        int wp_pin = spi_periph_signal[host_id].spiwp_iomux_pin;
+        int hd_pin = spi_periph_signal[host_id].spihd_iomux_pin;
+        gpio_iomux_in(wp_pin, spi_periph_signal[host_id].spiwp_in);
+        gpio_iomux_out(wp_pin, spi_periph_signal[host_id].func, false);
+        gpio_iomux_in(hd_pin, spi_periph_signal[host_id].spihd_in);
+        gpio_iomux_out(hd_pin, spi_periph_signal[host_id].func, false);
+#endif //CONFIG_ESPTOOLPY_FLASHMODE_QIO || CONFIG_ESPTOOLPY_FLASHMODE_QOUT
+        //currently the SPI bus for main flash chip is initialized through GPIO matrix
+    } else if (host_id == SPI2_HOST) {
+        ESP_LOGI(TAG, "setup flash on SPI%u (FSPI) CS0...\n", host_id + 1);
+        spi_bus_config_t fspi_bus_cfg = {
+            .mosi_io_num = FSPI_PIN_NUM_MOSI,
+            .miso_io_num = FSPI_PIN_NUM_MISO,
+            .sclk_io_num = FSPI_PIN_NUM_CLK,
+            .quadhd_io_num = FSPI_PIN_NUM_HD,
+            .quadwp_io_num = FSPI_PIN_NUM_WP,
+            .max_transfer_sz = 64,
+        };
+        esp_err_t ret = spi_bus_initialize(host_id, &fspi_bus_cfg, 0);
+        TEST_ESP_OK(ret);
+    } else if (host_id == SPI3_HOST) {
+        ESP_LOGI(TAG, "setup flash on SPI%u (HSPI) CS0...\n", host_id + 1);
+        spi_bus_config_t hspi_bus_cfg = {
+            .mosi_io_num = HSPI_PIN_NUM_MOSI,
+            .miso_io_num = HSPI_PIN_NUM_MISO,
+            .sclk_io_num = HSPI_PIN_NUM_CLK,
+            .quadhd_io_num = HSPI_PIN_NUM_HD,
+            .quadwp_io_num = HSPI_PIN_NUM_WP,
+            .max_transfer_sz = 64,
+        };
+        esp_err_t ret = spi_bus_initialize(host_id, &hspi_bus_cfg, 0);
+        TEST_ESP_OK(ret);
+
+        // HSPI have no multiline mode, use GPIO to pull those pins up
+        gpio_set_direction(HSPI_PIN_NUM_HD, GPIO_MODE_OUTPUT);
+        gpio_set_level(HSPI_PIN_NUM_HD, 1);
+
+        gpio_set_direction(HSPI_PIN_NUM_WP, GPIO_MODE_OUTPUT);
+        gpio_set_level(HSPI_PIN_NUM_WP, 1);
+    } else {
+        ESP_LOGE(TAG, "invalid bus");
+    }
+}
+#endif // CONFIG_IDF_TARGET_ESP32
+
+static void release_bus(int host_id)
+{
+    //SPI1 bus can't be deinitialized
+    if (host_id == SPI2_HOST || host_id == SPI3_HOST) {
+        spi_bus_free(host_id);
+    }
+}
+
+static void setup_new_chip(const flashtest_config_t* test_cfg, esp_flash_t** out_chip)
+{
+    //the bus should be initialized before the flash is attached to the bus
+    if (test_cfg->host_id == -1) {
+        *out_chip = NULL;
+        return;
+    }
+    setup_bus(test_cfg->host_id);
+
+    esp_flash_spi_device_config_t dev_cfg = {
+        .host_id = test_cfg->host_id,
+        .io_mode = test_cfg->io_mode,
+        .freq_mhz = test_cfg->freq_mhz,
+        .cs_id = test_cfg->cs_id,
+        .cs_io_num = test_cfg->cs_io_num,
+        .input_delay_ns = test_cfg->input_delay_ns,
+    };
+    esp_flash_t* init_chip;
+    esp_err_t err = spi_bus_add_flash_device(&init_chip, &dev_cfg);
+    TEST_ESP_OK(err);
+    err = esp_flash_init(init_chip);
+    TEST_ESP_OK(err);
+    *out_chip = init_chip;
+}
+
+static void teardown_test_chip(esp_flash_t* chip)
+{
+    spi_host_device_t host_id;
+    get_chip_host(chip, &host_id, NULL);
+    //happen to work when chip==NULL
+    spi_bus_remove_flash_device(chip);
+    release_bus(host_id);
+}
+
+static void flash_test_core(flash_test_func_t func, const flashtest_config_t* config)
+{
+    esp_flash_t* chip;
+    setup_new_chip(config, &chip);
+
+    uint32_t size;
+    esp_err_t err = esp_flash_get_size(chip, &size);
+    TEST_ESP_OK(err);
+    ESP_LOGI(TAG, "Flash size: 0x%08lX", size);
+
+    const esp_partition_t* test_part = get_test_data_partition();
+    TEST_ASSERT_NOT_EQUAL(NULL, test_part->flash_chip);
+
+    esp_partition_t part = *test_part;
+    part.flash_chip = chip;
+
+    ESP_LOGI(TAG, "Testing chip %p, address 0x%08lX...", part.flash_chip, part.address);
+    (*func)(&part);
+
+    // For flash with size over 16MB, add one extra round of test for the 32-bit address area
+    if (size > MAX_ADDR_24BIT) {
+        part.address = 0x1030000;
+        part.size = 0x0010000;
+        ESP_LOGI(TAG, "Testing chip %p, address 0x%08lX...", part.flash_chip, part.address);
+        (*func)(&part);
+    }
+
+    teardown_test_chip(chip);
+}
+
+static void flash_test_func(flash_test_func_t func, int test_num)
+{
+    esp_log_level_set("gpio", ESP_LOG_NONE);
+    for (int i = 0; i < test_num; i++) {
+        ESP_LOGI(TAG, "Testing config %u/%u", i+1, test_num);
+        flash_test_core(func, &config_list[i]);
+    }
+    ESP_LOGI(TAG, "Completed %u configs", test_num);
+}
+
+/* ---------- Test code start ------------*/
+
+static void test_metadata(const esp_partition_t* part)
+{
+    esp_flash_t* chip = part->flash_chip;
+    uint32_t id, size;
+    TEST_ESP_OK(esp_flash_read_id(chip, &id));
+    TEST_ESP_OK(esp_flash_get_size(chip, &size));
+    printf("Flash ID %08lx detected size %" PRIu32 "bytes\n", id, size);
+}
+
+TEST_CASE_FLASH("SPI flash metadata functions", test_metadata);
+TEST_CASE_MULTI_FLASH("SPI flash metadata functions", test_metadata);
+
+static uint32_t erase_test_region(const esp_partition_t *part, int num_sectors)
+{
+    esp_flash_t* chip = part->flash_chip;
+    uint32_t offs = part->address;
+
+    /* chip should be initialised */
+    TEST_ASSERT(esp_flash_default_chip != NULL
+                && esp_flash_chip_driver_initialized(esp_flash_default_chip));
+
+    TEST_ASSERT(num_sectors * 4096 <= part->size);
+
+    bzero(sector_buf, sizeof(sector_buf));
+
+    printf("Erase @ 0x%lx...\n", offs);
+    TEST_ASSERT_EQUAL_HEX32(ESP_OK, esp_flash_erase_region(chip, offs, num_sectors * 4096) );
+
+    printf("Verify erased...\n");
+    for (int i = 0; i < num_sectors; i++) {
+        TEST_ASSERT_EQUAL_HEX32(ESP_OK, esp_flash_read(chip, sector_buf, offs + i * 4096, sizeof(sector_buf)));
+
+        printf("Buffer starts 0x%02x 0x%02x 0x%02x 0x%02x\n", sector_buf[0], sector_buf[1], sector_buf[2], sector_buf[3]);
+        for (int i = 0; i < sizeof(sector_buf); i++) {
+            TEST_ASSERT_EQUAL_HEX8(0xFF, sector_buf[i]);
+        }
+    }
+
+    return offs;
+}
+
+void test_simple_read_write(const esp_partition_t* part)
+{
+    esp_flash_t* chip = part->flash_chip;
+    uint32_t offs = erase_test_region(part, 1);
+
+    const int test_seed = 778;
+    srand(test_seed);
+    for (int i = 0 ; i < sizeof(sector_buf); i++) {
+        sector_buf[i] = rand();
+    }
+
+    printf("Write %p...\n", (void *)offs);
+    TEST_ASSERT_EQUAL(ESP_OK, esp_flash_write(chip, sector_buf, offs, sizeof(sector_buf)) );
+
+    bzero(sector_buf, sizeof(sector_buf));
+
+    printf("Read back...\n");
+    TEST_ASSERT_EQUAL(ESP_OK, esp_flash_read(chip, sector_buf, offs, sizeof(sector_buf)) );
+
+    printf("Buffer starts 0x%02x 0x%02x 0x%02x 0x%02x\n", sector_buf[0], sector_buf[1], sector_buf[2], sector_buf[3]);
+
+    srand(test_seed);
+    for (int i = 0; i < sizeof(sector_buf); i++) {
+        uint8_t data = rand();
+        TEST_ASSERT_EQUAL_HEX8(data, sector_buf[i]);
+    }
+}
+
+TEST_CASE_FLASH("SPI flash simple read/write", test_simple_read_write);
+TEST_CASE_MULTI_FLASH("SPI flash simple read/write", test_simple_read_write);
+
+void test_unaligned_read_write(const esp_partition_t* part)
+{
+    esp_flash_t* chip = part->flash_chip;
+    uint32_t offs = erase_test_region(part, 2);
+
+    const char *msg = "i am a message";
+    TEST_ASSERT(strlen(msg) + 1 % 4 != 0);
+    TEST_ASSERT_EQUAL(ESP_OK, esp_flash_write(chip, msg, offs + 1, strlen(msg) + 1) );
+
+    char buf[strlen(msg) + 1];
+
+    memset(buf, 0xEE, sizeof(buf));
+
+    TEST_ASSERT_EQUAL(ESP_OK, esp_flash_read(chip, buf, offs + 1, strlen(msg) + 1) );
+    TEST_ASSERT_EQUAL_STRING_LEN(msg, buf, strlen(msg));
+    TEST_ASSERT(memcmp(buf, msg, strlen(msg) + 1) == 0);
+}
+
+TEST_CASE_FLASH("SPI flash unaligned read/write", test_unaligned_read_write);
+TEST_CASE_MULTI_FLASH("SPI flash unaligned read/write", test_unaligned_read_write);
+
+void test_single_read_write(const esp_partition_t* part)
+{
+    esp_flash_t* chip = part->flash_chip;
+    uint32_t offs = erase_test_region(part, 2);
+
+    const int seed = 699;
+    srand(seed);
+    for (unsigned v = 0; v < 512; v++) {
+        uint32_t data = rand();
+        TEST_ASSERT_EQUAL_HEX(ESP_OK, esp_flash_write(chip, &data, offs + v, 1) );
+    }
+
+    srand(seed);
+    for (unsigned v = 0; v < 512; v++) {
+        uint8_t readback;
+        uint32_t data = rand();
+        TEST_ASSERT_EQUAL_HEX(ESP_OK, esp_flash_read(chip, &readback, offs + v, 1) );
+        TEST_ASSERT_EQUAL_HEX8(data, readback);
+    }
+}
+
+TEST_CASE_FLASH("SPI flash single byte reads/writes", test_single_read_write);
+TEST_CASE_MULTI_FLASH("SPI flash single byte reads/writes", test_single_read_write);
+
+
+/* this test is notable because it generates a lot of unaligned reads/writes,
+   and also reads/writes across both a sector boundary & many page boundaries.
+*/
+void test_three_byte_read_write(const esp_partition_t* part)
+{
+    esp_flash_t* chip = part->flash_chip;
+    uint32_t offs = erase_test_region(part, 2);
+
+    const int seed = 700;
+    esp_rom_printf("offs:%X\n", offs);
+
+    srand(seed);
+    for (uint32_t v = 0; v < 86; v++) {
+        uint32_t data = rand();
+        TEST_ASSERT_EQUAL(ESP_OK, esp_flash_write(chip, &data, offs + 3 * v, 3) );
+    }
+
+    srand(seed);
+    for (uint32_t v = 0; v < 1; v++) {
+        uint32_t readback;
+        uint32_t data = rand();
+        TEST_ASSERT_EQUAL(ESP_OK, esp_flash_read(chip, &readback, offs + 3 * v, 3) );
+        TEST_ASSERT_EQUAL_HEX32(data & 0xFFFFFF, readback & 0xFFFFFF);
+    }
+}
+
+TEST_CASE_FLASH("SPI flash three byte reads/writes", test_three_byte_read_write);
+TEST_CASE_MULTI_FLASH("SPI flash three byte reads/writes", test_three_byte_read_write);
+
+void test_erase_large_region(const esp_partition_t *part)
+{
+    esp_flash_t* chip = part->flash_chip;
+
+    /* Write some noise at the start and the end of the region */
+    const char *ohai = "OHAI";
+    uint32_t readback;
+    TEST_ASSERT_EQUAL(ESP_OK, esp_flash_write(chip, ohai, part->address, 5));
+    TEST_ASSERT_EQUAL(ESP_OK, esp_flash_write(chip, ohai, part->address + part->size - 5, 5));
+
+    /* sanity check what we just wrote. since the partition may haven't been erased, we only check the part which is written to 0. */
+    uint32_t written_data = *((const uint32_t *)ohai);
+    TEST_ASSERT_EQUAL(ESP_OK, esp_flash_read(chip, &readback, part->address + part->size - 5, 4));
+    TEST_ASSERT_EQUAL_HEX32(0, readback & (~written_data));
+    TEST_ASSERT_EQUAL(ESP_OK, esp_flash_read(chip, &readback, part->address, 4));
+    TEST_ASSERT_EQUAL_HEX32(0, readback & (~written_data));
+
+    /* Erase zero bytes, check that nothing got erased */
+    TEST_ASSERT_EQUAL(ESP_OK, esp_flash_erase_region(chip, part->address, 0));
+    TEST_ASSERT_EQUAL(ESP_OK, esp_flash_read(chip, &readback, part->address + part->size - 5, 4));
+    TEST_ASSERT_EQUAL_HEX32(0, readback & (~written_data));
+    TEST_ASSERT_EQUAL(ESP_OK, esp_flash_read(chip, &readback, part->address, 4));
+    TEST_ASSERT_EQUAL_HEX32(0, readback & (~written_data));
+
+    /* Erase whole region */
+    TEST_ASSERT_EQUAL(ESP_OK, esp_flash_erase_region(chip, part->address, part->size));
+
+    /* ensure both areas we wrote are now all-FFs */
+    TEST_ASSERT_EQUAL(ESP_OK, esp_flash_read(chip, &readback, part->address, 4));
+    TEST_ASSERT_EQUAL_HEX32(0xFFFFFFFF, readback);
+
+    TEST_ASSERT_EQUAL(ESP_OK, esp_flash_read(chip, &readback, part->address + part->size - 5, 4));
+    TEST_ASSERT_EQUAL_HEX32(0xFFFFFFFF, readback);
+}
+
+TEST_CASE_FLASH("SPI flash erase large region", test_erase_large_region);
+TEST_CASE_MULTI_FLASH("SPI flash erase large region", test_erase_large_region);
+
+#if CONFIG_SPI_FLASH_AUTO_SUSPEND
+void esp_test_for_suspend(void)
+{
+    /*clear content in cache*/
+#if !CONFIG_IDF_TARGET_ESP32C3
+    Cache_Invalidate_DCache_All();
+#endif
+    Cache_Invalidate_ICache_All();
+    ESP_LOGI(TAG, "suspend test begins:");
+    printf("run into test suspend function\n");
+    printf("print something when flash is erasing:\n");
+    printf("aaaaa bbbbb zzzzz fffff qqqqq ccccc\n");
+}
+
+static volatile bool task_erase_end, task_suspend_end = false;
+void task_erase_large_region(void *arg)
+{
+    esp_partition_t *part = (esp_partition_t *)arg;
+    test_erase_large_region(part);
+    task_erase_end = true;
+    vTaskDelete(NULL);
+}
+
+void task_request_suspend(void *arg)
+{
+    vTaskDelay(2);
+    ESP_LOGI(TAG, "flash go into suspend");
+    esp_test_for_suspend();
+    task_suspend_end = true;
+    vTaskDelete(NULL);
+}
+
+static void test_flash_suspend_resume(const esp_partition_t* part)
+{
+    xTaskCreatePinnedToCore(task_request_suspend, "suspend", 2048, (void *)"test_for_suspend", UNITY_FREERTOS_PRIORITY + 3, NULL, 0);
+    xTaskCreatePinnedToCore(task_erase_large_region, "test", 2048, (void *)part, UNITY_FREERTOS_PRIORITY + 2, NULL, 0);
+    while (!task_erase_end || !task_suspend_end) {
+    }
+    vTaskDelay(200);
+}
+
+TEST_CASE("SPI flash suspend and resume test", "[esp_flash][test_env=UT_T1_Flash_Suspend]")
+{
+    flash_test_func(test_flash_suspend_resume, 1 /* first index reserved for main flash */ );
+}
+
+#endif //CONFIG_SPI_FLASH_AUTO_SUSPEND
+
+static void test_write_protection(const esp_partition_t* part)
+{
+    esp_flash_t* chip = part->flash_chip;
+
+    bool wp = true;
+    esp_err_t ret = ESP_OK;
+    ret = esp_flash_get_chip_write_protect(chip, &wp);
+    TEST_ESP_OK(ret);
+
+    for (int i = 0; i < 4; i ++) {
+        bool wp_write = !wp;
+        ret = esp_flash_set_chip_write_protect(chip, wp_write);
+        TEST_ESP_OK(ret);
+
+        bool wp_read;
+        ret = esp_flash_get_chip_write_protect(chip, &wp_read);
+        TEST_ESP_OK(ret);
+        TEST_ASSERT(wp_read == wp_write);
+        wp = wp_read;
+    }
+}
+
+TEST_CASE_FLASH("Test esp_flash can enable/disable write protetion", test_write_protection);
+TEST_CASE_MULTI_FLASH("Test esp_flash can enable/disable write protetion", test_write_protection);
+
+static const uint8_t large_const_buffer[16400] = {
+    203, // first byte
+    1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20,
+    21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37,
+    [50 ... 99] = 2,
+    [1600 ... 2000] = 3,
+    [8000 ... 9000] = 77,
+    [15000 ... 16398] = 8,
+    43 // last byte
+};
+
+static void test_write_large_buffer(const esp_partition_t *part, const uint8_t *source, size_t length);
+static void write_large_buffer(const esp_partition_t *part, const uint8_t *source, size_t length);
+static void read_and_check(const esp_partition_t *part, const uint8_t *source, size_t length);
+
+// Internal functions for testing, from esp_flash_api.c
+#if !CONFIG_ESPTOOLPY_OCT_FLASH
+esp_err_t esp_flash_set_io_mode(esp_flash_t* chip, bool qe);
+esp_err_t esp_flash_get_io_mode(esp_flash_t* chip, bool* qe);
+esp_err_t esp_flash_read_chip_id(esp_flash_t* chip, uint32_t* flash_id);
+esp_err_t spi_flash_chip_mxic_probe(esp_flash_t *chip, uint32_t flash_id);
+
+static bool is_winbond_chip(esp_flash_t* chip)
+{
+    uint32_t flash_id;
+    esp_err_t ret = esp_flash_read_chip_id(chip, &flash_id);
+    TEST_ESP_OK(ret);
+    if ((flash_id >> 16) == 0xEF) {
+        return true;
+    } else {
+        return false;
+    }
+}
+
+static bool is_mxic_chip(esp_flash_t* chip)
+{
+    uint32_t flash_id;
+    esp_err_t ret = esp_flash_read_chip_id(chip, &flash_id);
+    TEST_ESP_OK(ret);
+    return (spi_flash_chip_mxic_probe(chip, flash_id)==ESP_OK);
+}
+
+IRAM_ATTR NOINLINE_ATTR static void test_toggle_qe(const esp_partition_t* part)
+{
+    esp_flash_t* chip = part->flash_chip;
+
+    bool qe;
+    if (chip == NULL) {
+        chip = esp_flash_default_chip;
+    }
+    esp_flash_io_mode_t io_mode_before = chip->read_mode;
+    esp_err_t ret = esp_flash_get_io_mode(chip, &qe);
+    TEST_ESP_OK(ret);
+
+    bool allow_failure = is_winbond_chip(chip) || is_mxic_chip(chip);
+
+    for (int i = 0; i < 4; i ++) {
+        esp_rom_printf(DRAM_STR("write qe: %" PRIu32 "->%" PRIu32 "\n"), qe, !qe);
+        qe = !qe;
+        chip->read_mode = qe? SPI_FLASH_QOUT: SPI_FLASH_SLOWRD;
+        ret = esp_flash_set_io_mode(chip, qe);
+        if (allow_failure && !qe && ret == ESP_ERR_FLASH_NO_RESPONSE) {
+            //allows clear qe failure for Winbond chips
+            ret = ESP_OK;
+        }
+        TEST_ESP_OK(ret);
+
+        bool qe_read;
+        ret = esp_flash_get_io_mode(chip, &qe_read);
+        TEST_ESP_OK(ret);
+        ESP_LOGD(TAG, "qe read: %u", qe_read);
+        if (!qe && qe_read) {
+            if (allow_failure) {
+                ESP_LOGW(TAG, "cannot clear QE bit for known permanent QE (Winbond or MXIC) chips.");
+            } else {
+                ESP_LOGE(TAG, "cannot clear QE bit, please make sure force clearing QE option is enabled in `spi_flash_common_set_io_mode`, and this chip is not a permanent QE one.");
+            }
+            chip->read_mode = io_mode_before;
+            return;
+        }
+        TEST_ASSERT_EQUAL(qe, qe_read);
+    }
+    //restore the io_mode after test
+    chip->read_mode = io_mode_before;
+}
+
+// These tests show whether the QE is permanent or not for the chip tested.
+// To test the behaviour of a new SPI flash chip, enable force_check flag in generic driver
+// `spi_flash_common_set_io_mode` and then run this test.
+TEST_CASE_FLASH_IGNORE("Test esp_flash_write can toggle QE bit", test_toggle_qe);
+TEST_CASE_MULTI_FLASH_IGNORE("Test esp_flash_write can toggle QE bit", test_toggle_qe);
+#endif //CONFIG_ESPTOOLPY_OCT_FLASH
+
+// This table could be chip specific in the future.
+uint8_t flash_frequency_table[6] = {5, 10, 20, 26, 40, 80};
+#define TEST_FLASH_SPEED_MIN 5
+void test_permutations_part(const flashtest_config_t* config, esp_partition_t* part, void* source_buf, size_t length)
+{
+    int clock_index = 0;
+    if (config->host_id != -1) {
+        while (clock_index < sizeof(flash_frequency_table)/sizeof(uint8_t)) {
+            uint8_t speed = flash_frequency_table[clock_index];
+            //test io_mode in the inner loop to test QE set/clear function, since
+            //the io mode will switch frequently.
+            esp_flash_io_mode_t io_mode = SPI_FLASH_READ_MODE_MIN;
+            while (io_mode != SPI_FLASH_QIO + 1) {
+                if (io_mode > SPI_FLASH_FASTRD &&
+                    !SOC_SPI_PERIPH_SUPPORT_MULTILINE_MODE(config->host_id)) {
+                    io_mode++;
+                    continue;
+                }
+
+                esp_flash_t* chip;
+                flashtest_config_t temp_config = *config;
+                temp_config.io_mode = io_mode;
+                temp_config.freq_mhz = flash_frequency_table[clock_index];
+                setup_new_chip(&temp_config, &chip);
+                ESP_LOGI(TAG, "test flash io mode: %u, speed: %u", io_mode, speed);
+
+                part->flash_chip = chip;
+                read_and_check(part, source_buf, length);
+                teardown_test_chip(chip);
+
+                io_mode++;
+            }
+            clock_index++;
+        }
+    } else {
+        //test main flash
+        part->flash_chip = NULL;
+        read_and_check(part, source_buf, length);
+    }
+}
+
+void test_permutations_chip(const flashtest_config_t* config)
+{
+    esp_log_level_set("gpio", ESP_LOG_NONE);
+    esp_flash_t* chip;
+    flashtest_config_t temp_config = *config;
+    // Use the lowest speed to read configs, data and write data to make sure success
+    temp_config.io_mode = SPI_FLASH_READ_MODE_MIN;
+    temp_config.freq_mhz = TEST_FLASH_SPEED_MIN;
+    setup_new_chip(&temp_config, &chip);
+
+    //Get size to determine whether to test one extra partition
+    uint32_t size;
+    esp_err_t err = esp_flash_get_size(chip, &size);
+    TEST_ESP_OK(err);
+    ESP_LOGI(TAG, "Flash size: 0x%08lX", size);
+    bool addr_32bit = (size > MAX_ADDR_24BIT);
+
+    // Get test partition, and locate temporary partitions according to the default one
+    const esp_partition_t* test_part = get_test_data_partition();
+    const int length = sizeof(large_const_buffer);
+    TEST_ASSERT(test_part->size > length + 2 + SPI_FLASH_SEC_SIZE);
+
+    esp_partition_t part[2] = {};
+    part[0] = *test_part;
+    part[0].flash_chip = chip;
+    // For flash with size over 16MB, add one extra round of test for the 32-bit address area
+    if (addr_32bit) {
+        part[1] = *test_part;
+        part[1].flash_chip = chip;
+        part[1].address = 0x1030000;
+        part[1].size = 0x0010000;
+    } else {
+        part[1].size = 0;
+    }
+
+    // Prepare test data and write to the specified region
+    uint8_t *source_buf = malloc(length);
+    TEST_ASSERT_NOT_NULL(source_buf);
+    srand(778);
+    for (int i = 0; i < length; i++) {
+        source_buf[i] = rand();
+    }
+
+    for (int i = 0; i < 2; i++) {
+        if (part[i].size == 0) continue;
+        write_large_buffer(&part[i], source_buf, length);
+    }
+
+    teardown_test_chip(chip);
+
+    for (int i = 0; i < 2; i++) {
+        if (part[i].size == 0) continue;
+
+        part[i].flash_chip = (esp_flash_t*)-1;
+        ESP_LOGI(TAG, "Testing address 0x%08lX...", part[i].address);
+        test_permutations_part(config, &part[i], source_buf, length);
+    }
+
+    free(source_buf);
+}
+
+TEST_CASE("SPI flash test reading with all speed/mode permutations", "[esp_flash]")
+{
+    test_permutations_chip(&config_list[0]);
+}
+
+#ifndef CONFIG_SPIRAM
+TEST_CASE("SPI flash test reading with all speed/mode permutations, 3 chips", "[esp_flash_multi][test_env=UT_T1_ESP_FLASH]")
+{
+    for (int i = 0; i < TEST_CONFIG_NUM; i++) {
+        test_permutations_chip(&config_list[i]);
+    }
+}
+#endif
+
+
+static void test_write_large_const_buffer(const esp_partition_t* part)
+{
+    test_write_large_buffer(part, large_const_buffer, sizeof(large_const_buffer));
+}
+
+TEST_CASE_FLASH("Test esp_flash_write large const buffer", test_write_large_const_buffer);
+TEST_CASE_MULTI_FLASH("Test esp_flash_write large const buffer", test_write_large_const_buffer);
+
+static void test_write_large_ram_buffer(const esp_partition_t* part)
+{
+    // buffer in RAM
+    uint8_t *source_buf = malloc(sizeof(large_const_buffer));
+    TEST_ASSERT_NOT_NULL(source_buf);
+    memcpy(source_buf, large_const_buffer, sizeof(large_const_buffer));
+    test_write_large_buffer(part, source_buf, sizeof(large_const_buffer));
+    free(source_buf);
+}
+
+TEST_CASE_FLASH("Test esp_flash_write large RAM buffer", test_write_large_ram_buffer);
+TEST_CASE_MULTI_FLASH("Test esp_flash_write large RAM buffer", test_write_large_ram_buffer);
+
+static void write_large_buffer(const esp_partition_t *part, const uint8_t *source, size_t length)
+{
+    esp_flash_t* chip = part->flash_chip;
+
+    printf("Writing chip %p %p, %u bytes from source %p\n", chip, (void*)part->address, length, source);
+    ESP_ERROR_CHECK( esp_flash_erase_region(chip, part->address, (length + SPI_FLASH_SEC_SIZE) & ~(SPI_FLASH_SEC_SIZE - 1)) );
+
+    // note writing to unaligned address
+    ESP_ERROR_CHECK( esp_flash_write(chip, source, part->address + 1, length) );
+}
+
+static void read_and_check(const esp_partition_t *part, const uint8_t *source, size_t length)
+{
+    esp_flash_t* chip = part->flash_chip;
+    printf("Checking chip %p 0x%08lX, %u bytes\n", chip, part->address, length);
+    uint8_t *buf = malloc(length);
+    TEST_ASSERT_NOT_NULL(buf);
+    ESP_ERROR_CHECK( esp_flash_read(chip, buf, part->address + 1, length) );
+    TEST_ASSERT_EQUAL_HEX8_ARRAY(source, buf, length);
+    free(buf);
+
+    // check nothing was written at beginning or end
+    uint8_t ends[8];
+
+    ESP_ERROR_CHECK( esp_flash_read(chip, ends, part->address, sizeof(ends)) );
+    TEST_ASSERT_EQUAL_HEX8(0xFF, ends[0]);
+    TEST_ASSERT_EQUAL_HEX8(source[0], ends[1]);
+
+    ESP_ERROR_CHECK( esp_flash_read(chip, ends, part->address + length, sizeof(ends)) );
+
+    TEST_ASSERT_EQUAL_HEX8(source[length - 1], ends[0]);
+    TEST_ASSERT_EQUAL_HEX8(0xFF, ends[1]);
+    TEST_ASSERT_EQUAL_HEX8(0xFF, ends[2]);
+    TEST_ASSERT_EQUAL_HEX8(0xFF, ends[3]);
+}
+
+static void test_write_large_buffer(const esp_partition_t* part, const uint8_t *source, size_t length)
+{
+    TEST_ASSERT(part->size > length + 2 + SPI_FLASH_SEC_SIZE);
+
+    write_large_buffer(part, source, length);
+    read_and_check(part, source, length);
+}
+
+#ifdef CONFIG_SPIRAM_USE_MALLOC
+
+/* Utility: Read into a small internal RAM buffer using esp_flash_read() and compare what
+   we read with 'buffer' */
+static void s_test_compare_flash_contents_small_reads(esp_flash_t *chip, const uint8_t *buffer, size_t offs, size_t len)
+{
+    const size_t INTERNAL_BUF_SZ = 1024; // Should fit in internal RAM
+    uint8_t *ibuf = heap_caps_malloc(INTERNAL_BUF_SZ, MALLOC_CAP_8BIT|MALLOC_CAP_INTERNAL);
+    TEST_ASSERT_NOT_NULL(ibuf);
+
+    for (int i = 0; i < len; i += INTERNAL_BUF_SZ) {
+        size_t to_read = MIN(INTERNAL_BUF_SZ, len - i);
+        ESP_ERROR_CHECK( esp_flash_read(chip, ibuf, offs + i, to_read) );
+        TEST_ASSERT_EQUAL_HEX8_ARRAY(buffer + i, ibuf, to_read);
+    }
+
+    free(ibuf);
+}
+
+static void test_flash_read_large_psram_buffer(const esp_partition_t *part)
+{
+    esp_flash_t* chip = part->flash_chip;
+    const size_t BUF_SZ = 256 * 1024;    // Too large for internal RAM
+    const size_t TEST_OFFS = 0x1000; // Can be any offset, really
+
+    uint8_t *buf = heap_caps_malloc(BUF_SZ, MALLOC_CAP_8BIT|MALLOC_CAP_SPIRAM);
+    TEST_ASSERT_NOT_NULL(buf);
+
+    ESP_ERROR_CHECK( esp_flash_read(chip, buf, TEST_OFFS, BUF_SZ) );
+
+    // Read back the same into smaller internal memory buffer and check it all matches
+    s_test_compare_flash_contents_small_reads(chip, buf, TEST_OFFS, BUF_SZ);
+
+    free(buf);
+}
+
+TEST_CASE_FLASH("esp_flash_read large PSRAM buffer", test_flash_read_large_psram_buffer);
+
+
+/* similar to above test, but perform it under memory pressure */
+static void test_flash_read_large_psram_buffer_low_internal_mem(const esp_partition_t *part)
+{
+    esp_flash_t* chip = part->flash_chip;
+    const size_t BUF_SZ = 256 * 1024;    // Too large for internal RAM
+    const size_t REMAINING_INTERNAL = 1024; // Exhaust internal memory until maximum free block is less than this
+    const size_t TEST_OFFS = 0x8000;
+
+    /* Exhaust the available free internal memory */
+    test_utils_exhaust_memory_rec erec = test_utils_exhaust_memory(MALLOC_CAP_INTERNAL|MALLOC_CAP_8BIT, REMAINING_INTERNAL);
+
+    uint8_t *buf = heap_caps_malloc(BUF_SZ, MALLOC_CAP_8BIT|MALLOC_CAP_SPIRAM);
+    TEST_ASSERT_NOT_NULL(buf);
+
+    /* Calling esp_flash_read() here will need to allocate a small internal buffer,
+       so check it works. */
+    ESP_ERROR_CHECK( esp_flash_read(chip, buf, TEST_OFFS, BUF_SZ) );
+
+    test_utils_free_exhausted_memory(erec);
+
+    // Read back the same into smaller internal memory buffer and check it all matches
+    s_test_compare_flash_contents_small_reads(chip, buf, TEST_OFFS, BUF_SZ);
+
+    free(buf);
+}
+
+TEST_CASE_FLASH("esp_flash_read large PSRAM buffer low memory", test_flash_read_large_psram_buffer_low_internal_mem);
+
+
+#endif
diff --git a/components/spi_flash/test_apps/esp_flash/partitions.csv b/components/spi_flash/test_apps/esp_flash/partitions.csv
new file mode 100644
index 0000000000..c941d8f4f1
--- /dev/null
+++ b/components/spi_flash/test_apps/esp_flash/partitions.csv
@@ -0,0 +1,5 @@
+# Name,     Type, SubType, Offset,   Size, Flags
+# Note: if you have increased the bootloader size, make sure to update the offsets to avoid overlap
+nvs,        data, nvs,      0x9000,  0x6000,
+factory,    0,    0,        0x10000, 1M
+flash_test, data, fat,      ,        528K
diff --git a/components/spi_flash/test_apps/esp_flash/pytest_esp_flash.py b/components/spi_flash/test_apps/esp_flash/pytest_esp_flash.py
new file mode 100644
index 0000000000..1100b61fad
--- /dev/null
+++ b/components/spi_flash/test_apps/esp_flash/pytest_esp_flash.py
@@ -0,0 +1,61 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: Apache-2.0
+
+import pytest
+from pytest_embedded import Dut
+
+
+@pytest.mark.esp32
+@pytest.mark.esp32s2
+@pytest.mark.esp32s3
+@pytest.mark.esp32c3
+@pytest.mark.esp32c2
+@pytest.mark.generic
+@pytest.mark.parametrize(
+    'config',
+    [
+        'release',
+        'flash_qio',
+    ],
+    indirect=True,
+)
+def test_esp_flash(dut: Dut) -> None:
+    dut.expect_exact('Press ENTER to see the list of tests')
+    dut.write('[esp_flash]')
+    dut.expect_unity_test_output()
+
+
+@pytest.mark.esp32s3
+@pytest.mark.esp32c3
+@pytest.mark.esp32c2
+@pytest.mark.generic
+@pytest.mark.parametrize(
+    'config',
+    [
+        'rom_impl',
+    ],
+    indirect=True,
+)
+def test_esp_flash_rom(dut: Dut) -> None:
+    dut.expect_exact('Press ENTER to see the list of tests')
+    dut.write('[esp_flash]')
+    dut.expect_unity_test_output()
+
+
+@pytest.mark.esp32
+@pytest.mark.esp32s2
+@pytest.mark.esp32s3
+@pytest.mark.esp32c3
+@pytest.mark.esp32c2
+@pytest.mark.flash_mutli
+@pytest.mark.parametrize(
+    'config',
+    [
+        'release',
+    ],
+    indirect=True,
+)
+def test_esp_flash_multi(dut: Dut) -> None:
+    dut.expect_exact('Press ENTER to see the list of tests')
+    dut.write('[esp_flash_multi]')
+    dut.expect_unity_test_output()
diff --git a/components/spi_flash/test_apps/esp_flash/sdkconfig.ci.flash_qio b/components/spi_flash/test_apps/esp_flash/sdkconfig.ci.flash_qio
new file mode 100644
index 0000000000..45d97b3c1d
--- /dev/null
+++ b/components/spi_flash/test_apps/esp_flash/sdkconfig.ci.flash_qio
@@ -0,0 +1,4 @@
+CONFIG_ESP_TASK_WDT=n
+CONFIG_PARTITION_TABLE_CUSTOM=y
+CONFIG_PARTITION_TABLE_CUSTOM_FILENAME="partitions.csv"
+CONFIG_ESPTOOLPY_FLASHMODE_QIO=y
diff --git a/components/spi_flash/test_apps/esp_flash/sdkconfig.ci.release b/components/spi_flash/test_apps/esp_flash/sdkconfig.ci.release
new file mode 100644
index 0000000000..9a2221effe
--- /dev/null
+++ b/components/spi_flash/test_apps/esp_flash/sdkconfig.ci.release
@@ -0,0 +1,7 @@
+CONFIG_ESP_TASK_WDT=n
+CONFIG_FREERTOS_USE_TICKLESS_IDLE=y
+CONFIG_COMPILER_OPTIMIZATION_SIZE=y
+CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE=y
+CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_SILENT=y
+CONFIG_PARTITION_TABLE_CUSTOM=y
+CONFIG_PARTITION_TABLE_CUSTOM_FILENAME="partitions.csv"
diff --git a/components/spi_flash/test_apps/esp_flash/sdkconfig.ci.rom_impl b/components/spi_flash/test_apps/esp_flash/sdkconfig.ci.rom_impl
new file mode 100644
index 0000000000..1f73cb4152
--- /dev/null
+++ b/components/spi_flash/test_apps/esp_flash/sdkconfig.ci.rom_impl
@@ -0,0 +1,4 @@
+CONFIG_ESP_TASK_WDT=n
+CONFIG_PARTITION_TABLE_CUSTOM=y
+CONFIG_PARTITION_TABLE_CUSTOM_FILENAME="partitions.csv"
+CONFIG_SPI_FLASH_ROM_IMPL=y
diff --git a/components/spi_flash/test_apps/esp_flash/sdkconfig.defaults b/components/spi_flash/test_apps/esp_flash/sdkconfig.defaults
new file mode 100644
index 0000000000..e58745b57a
--- /dev/null
+++ b/components/spi_flash/test_apps/esp_flash/sdkconfig.defaults
@@ -0,0 +1,3 @@
+CONFIG_ESP_TASK_WDT=n
+CONFIG_PARTITION_TABLE_CUSTOM=y
+CONFIG_PARTITION_TABLE_CUSTOM_FILENAME="partitions.csv"
diff --git a/pytest.ini b/pytest.ini
index 44bd640734..18a3d1222c 100644
--- a/pytest.ini
+++ b/pytest.ini
@@ -42,6 +42,7 @@ markers =
   flash_encryption: Flash Encryption runners
   flash_encryption_f4r8: Flash Encryption runners with 4-line flash and 8-line psram
   flash_encryption_f8r8: Flash Encryption runners with 8-line flash and 8-line psram
+  flash_mutli: Multiple flash chips tests
   psram: Chip has 4-line psram
   ir_transceiver: runners with a pair of IR transmitter and receiver
   flash_encryption_wifi_high_traffic: Flash Encryption runners with wifi high traffic support

From 38cc4a273258b361825c891e19c2a6ff2e5e681d Mon Sep 17 00:00:00 2001
From: Armando <douyiwen@espressif.com>
Date: Tue, 23 Aug 2022 17:47:04 +0800
Subject: [PATCH 245/665] adc: use esp_check in adc_legacy.c

---
 components/driver/deprecated/adc_legacy.c | 65 +++++++++--------------
 1 file changed, 25 insertions(+), 40 deletions(-)

diff --git a/components/driver/deprecated/adc_legacy.c b/components/driver/deprecated/adc_legacy.c
index 67d586efc5..238a9a1926 100644
--- a/components/driver/deprecated/adc_legacy.c
+++ b/components/driver/deprecated/adc_legacy.c
@@ -13,6 +13,7 @@
 #include "freertos/semphr.h"
 #include "freertos/timers.h"
 #include "esp_log.h"
+#include "esp_check.h"
 #include "esp_pm.h"
 #include "soc/rtc.h"
 #include "driver/rtc_io.h"
@@ -36,26 +37,11 @@
 #include "esp_efuse_rtc_calib.h"
 #endif
 
-#define ADC_CHECK_RET(fun_ret) ({                  \
-    if (fun_ret != ESP_OK) {                                \
-        ESP_LOGE(ADC_TAG,"%s:%d\n",__FUNCTION__,__LINE__);  \
-        return ESP_FAIL;                                    \
-    }                                                       \
-})
 
 static const char *ADC_TAG = "ADC";
 
-#define ADC_CHECK(a, str, ret_val) ({                                               \
-    if (!(a)) {                                                                     \
-        ESP_LOGE(ADC_TAG,"%s(%d): %s", __FUNCTION__, __LINE__, str);                \
-        return (ret_val);                                                           \
-    }                                                                               \
-})
-
 #define ADC_GET_IO_NUM(periph, channel) (adc_channel_io_map[periph][channel])
 
-#define ADC_CHANNEL_CHECK(periph, channel) ADC_CHECK(channel < SOC_ADC_CHANNEL_NUM(periph), "ADC"#periph" channel error", ESP_ERR_INVALID_ARG)
-
 //////////////////////// Locks ///////////////////////////////////////////
 extern portMUX_TYPE rtc_spinlock; //TODO: Will be placed in the appropriate position after the rtc module is finished.
 
@@ -121,7 +107,7 @@ static esp_err_t adc_hal_convert(adc_unit_t adc_n, int channel, int *out_raw);
 ---------------------------------------------------------------*/
 esp_err_t adc1_pad_get_io_num(adc1_channel_t channel, gpio_num_t *gpio_num)
 {
-    ADC_CHANNEL_CHECK(ADC_UNIT_1, channel);
+    ESP_RETURN_ON_FALSE(channel < SOC_ADC_CHANNEL_NUM(ADC_UNIT_1), ESP_ERR_INVALID_ARG, ADC_TAG, "invalid channel");
 
     int io = ADC_GET_IO_NUM(ADC_UNIT_1, channel);
     if (io < 0) {
@@ -136,7 +122,7 @@ esp_err_t adc1_pad_get_io_num(adc1_channel_t channel, gpio_num_t *gpio_num)
 #if (SOC_ADC_PERIPH_NUM >= 2)
 esp_err_t adc2_pad_get_io_num(adc2_channel_t channel, gpio_num_t *gpio_num)
 {
-    ADC_CHANNEL_CHECK(ADC_UNIT_2, channel);
+    ESP_RETURN_ON_FALSE(channel < SOC_ADC_CHANNEL_NUM(ADC_UNIT_2), ESP_ERR_INVALID_ARG, ADC_TAG, "invalid channel");
 
     int io = ADC_GET_IO_NUM(ADC_UNIT_2, channel);
     if (io < 0) {
@@ -183,25 +169,24 @@ static void adc_rtc_chan_init(adc_unit_t adc_unit)
 
 esp_err_t adc_common_gpio_init(adc_unit_t adc_unit, adc_channel_t channel)
 {
+    ESP_RETURN_ON_FALSE(channel < SOC_ADC_CHANNEL_NUM(adc_unit), ESP_ERR_INVALID_ARG, ADC_TAG, "invalid channel");
+
     gpio_num_t gpio_num = 0;
     //If called with `ADC_UNIT_BOTH (ADC_UNIT_1 | ADC_UNIT_2)`, both if blocks will be run
     if (adc_unit == ADC_UNIT_1) {
-        ADC_CHANNEL_CHECK(ADC_UNIT_1, channel);
         gpio_num = ADC_GET_IO_NUM(ADC_UNIT_1, channel);
-        ADC_CHECK_RET(rtc_gpio_init(gpio_num));
-        ADC_CHECK_RET(rtc_gpio_set_direction(gpio_num, RTC_GPIO_MODE_DISABLED));
-        ADC_CHECK_RET(rtc_gpio_pulldown_dis(gpio_num));
-        ADC_CHECK_RET(rtc_gpio_pullup_dis(gpio_num));
-    }
-    if (adc_unit == ADC_UNIT_2) {
-        ADC_CHANNEL_CHECK(ADC_UNIT_2, channel);
+
+    } else if (adc_unit == ADC_UNIT_2) {
         gpio_num = ADC_GET_IO_NUM(ADC_UNIT_2, channel);
-        ADC_CHECK_RET(rtc_gpio_init(gpio_num));
-        ADC_CHECK_RET(rtc_gpio_set_direction(gpio_num, RTC_GPIO_MODE_DISABLED));
-        ADC_CHECK_RET(rtc_gpio_pulldown_dis(gpio_num));
-        ADC_CHECK_RET(rtc_gpio_pullup_dis(gpio_num));
+    } else {
+        return ESP_ERR_INVALID_ARG;
     }
 
+    ESP_RETURN_ON_ERROR(rtc_gpio_init(gpio_num), ADC_TAG, "rtc_gpio_init fail");
+    ESP_RETURN_ON_ERROR(rtc_gpio_set_direction(gpio_num, RTC_GPIO_MODE_DISABLED), ADC_TAG, "rtc_gpio_set_direction fail");
+    ESP_RETURN_ON_ERROR(rtc_gpio_pulldown_dis(gpio_num), ADC_TAG, "rtc_gpio_pulldown_dis fail");
+    ESP_RETURN_ON_ERROR(rtc_gpio_pullup_dis(gpio_num), ADC_TAG, "rtc_gpio_pullup_dis fail");
+
     return ESP_OK;
 }
 
@@ -223,7 +208,7 @@ esp_err_t adc_set_data_inv(adc_unit_t adc_unit, bool inv_en)
 
 esp_err_t adc_set_data_width(adc_unit_t adc_unit, adc_bits_width_t width_bit)
 {
-    ADC_CHECK(width_bit < ADC_WIDTH_MAX, "unsupported bit width", ESP_ERR_INVALID_ARG);
+    ESP_RETURN_ON_FALSE(width_bit < ADC_WIDTH_MAX, ESP_ERR_INVALID_ARG, ADC_TAG, "unsupported bit width");
     adc_bitwidth_t bitwidth = 0;
 #if CONFIG_IDF_TARGET_ESP32
     if ((uint32_t)width_bit == (uint32_t)ADC_BITWIDTH_DEFAULT) {
@@ -287,8 +272,8 @@ esp_err_t adc_rtc_reset(void)
  *------------------------------------------------------------------------------------*/
 esp_err_t adc1_config_channel_atten(adc1_channel_t channel, adc_atten_t atten)
 {
-    ADC_CHANNEL_CHECK(ADC_UNIT_1, channel);
-    ADC_CHECK(atten < SOC_ADC_ATTEN_NUM, "ADC Atten Err", ESP_ERR_INVALID_ARG);
+    ESP_RETURN_ON_FALSE(channel < SOC_ADC_CHANNEL_NUM(ADC_UNIT_1), ESP_ERR_INVALID_ARG, ADC_TAG, "invalid channel");
+    ESP_RETURN_ON_FALSE(atten < SOC_ADC_ATTEN_NUM, ESP_ERR_INVALID_ARG, ADC_TAG, "ADC Atten Err");
 
     adc_common_gpio_init(ADC_UNIT_1, channel);
     SARADC1_ENTER();
@@ -305,7 +290,7 @@ esp_err_t adc1_config_channel_atten(adc1_channel_t channel, adc_atten_t atten)
 
 esp_err_t adc1_config_width(adc_bits_width_t width_bit)
 {
-    ADC_CHECK(width_bit < ADC_WIDTH_MAX, "unsupported bit width", ESP_ERR_INVALID_ARG);
+    ESP_RETURN_ON_FALSE(width_bit < ADC_WIDTH_MAX, ESP_ERR_INVALID_ARG, ADC_TAG, "unsupported bit width");
     adc_bitwidth_t bitwidth = 0;
 #if CONFIG_IDF_TARGET_ESP32
     if ((uint32_t)width_bit == (uint32_t)ADC_BITWIDTH_DEFAULT) {
@@ -375,7 +360,7 @@ esp_err_t adc1_rtc_mode_acquire(void)
 
 esp_err_t adc1_lock_release(void)
 {
-    ADC_CHECK((uint32_t *)adc1_dma_lock != NULL, "adc1 lock release called before acquire", ESP_ERR_INVALID_STATE );
+    ESP_RETURN_ON_FALSE((uint32_t *)adc1_dma_lock != NULL, ESP_ERR_INVALID_STATE, ADC_TAG, "adc1 lock release called before acquire");
     /* Use locks to avoid digtal and RTC controller conflicts. for adc1, block until acquire the lock. */
 
     adc_power_release();
@@ -386,7 +371,7 @@ esp_err_t adc1_lock_release(void)
 int adc1_get_raw(adc1_channel_t channel)
 {
     int adc_value;
-    ADC_CHANNEL_CHECK(ADC_UNIT_1, channel);
+    ESP_RETURN_ON_FALSE(channel < SOC_ADC_CHANNEL_NUM(ADC_UNIT_1), ESP_ERR_INVALID_ARG, ADC_TAG, "invalid channel");
     adc1_rtc_mode_acquire();
 
 #if SOC_ADC_CALIBRATION_V1_SUPPORTED
@@ -440,8 +425,8 @@ void adc1_ulp_enable(void)
 ---------------------------------------------------------------*/
 esp_err_t adc2_config_channel_atten(adc2_channel_t channel, adc_atten_t atten)
 {
-    ADC_CHANNEL_CHECK(ADC_UNIT_2, channel);
-    ADC_CHECK(atten <= SOC_ADC_ATTEN_NUM, "ADC2 Atten Err", ESP_ERR_INVALID_ARG);
+    ESP_RETURN_ON_FALSE(channel < SOC_ADC_CHANNEL_NUM(ADC_UNIT_2), ESP_ERR_INVALID_ARG, ADC_TAG, "invalid channel");
+    ESP_RETURN_ON_FALSE(atten <= SOC_ADC_ATTEN_NUM, ESP_ERR_INVALID_ARG, ADC_TAG, "ADC2 Atten Err");
 
     adc_common_gpio_init(ADC_UNIT_2, channel);
 
@@ -513,9 +498,9 @@ esp_err_t adc2_get_raw(adc2_channel_t channel, adc_bits_width_t width_bit, int *
     int adc_value = 0;
     adc_bitwidth_t bitwidth = 0;
 
-    ADC_CHECK(raw_out != NULL, "ADC out value err", ESP_ERR_INVALID_ARG);
-    ADC_CHECK(channel < ADC2_CHANNEL_MAX, "ADC Channel Err", ESP_ERR_INVALID_ARG);
-    ADC_CHECK(width_bit < ADC_WIDTH_MAX, "unsupported bit width", ESP_ERR_INVALID_ARG);
+    ESP_RETURN_ON_FALSE(raw_out != NULL, ESP_ERR_INVALID_ARG, ADC_TAG, "ADC out value err");
+    ESP_RETURN_ON_FALSE(channel < ADC2_CHANNEL_MAX, ESP_ERR_INVALID_ARG, ADC_TAG, "ADC Channel Err");
+    ESP_RETURN_ON_FALSE(width_bit < ADC_WIDTH_MAX, ESP_ERR_INVALID_ARG, ADC_TAG, "unsupported bit width");
 #if CONFIG_IDF_TARGET_ESP32
     if ((uint32_t)width_bit == (uint32_t)ADC_BITWIDTH_DEFAULT) {
         bitwidth = SOC_ADC_RTC_MAX_BITWIDTH;

From f051da86e23f4c4b2d87e4f5b731938c22334fa9 Mon Sep 17 00:00:00 2001
From: Guillaume Souchere <guillaume.souchere@espressif.com>
Date: Tue, 9 Aug 2022 13:53:10 +0200
Subject: [PATCH 246/665] heap: Provide definition of the tlsf_check_hook()
 declared in the tlsf submodule

Add the definition of tlsf_check_hook() in multi_heap if MULTI_HEAP_POISONING
is set. This definition calls the multi_heap_internal_check_block_poisoning()
to check the memory of a free block for corruption. If the light poisoinng is
set this function returns true. If the comprehensive poisoning is set, this
function will check that all byte of memory in the memory chunk passed as parameter
are set to the right FILL pattern.
---
 components/heap/include/multi_heap.h |  2 ++
 components/heap/multi_heap.c         | 35 +++++++++++++++++++++++++++-
 components/heap/tlsf                 |  2 +-
 3 files changed, 37 insertions(+), 2 deletions(-)

diff --git a/components/heap/include/multi_heap.h b/components/heap/include/multi_heap.h
index 6b0990c72d..e2aa6672d7 100644
--- a/components/heap/include/multi_heap.h
+++ b/components/heap/include/multi_heap.h
@@ -125,6 +125,8 @@ void multi_heap_dump(multi_heap_handle_t heap);
  * can be optionally printed to stderr. Print behaviour can be overridden at compile time by defining
  * MULTI_CHECK_FAIL_PRINTF in multi_heap_platform.h.
  *
+ * @note This function is not thread-safe as it sets a global variable with the value of print_errors.
+ *
  * @param heap Handle to a registered heap.
  * @param print_errors If true, errors will be printed to stderr.
  * @return true if heap is valid, false otherwise.
diff --git a/components/heap/multi_heap.c b/components/heap/multi_heap.c
index 1a0871f457..9431a23771 100644
--- a/components/heap/multi_heap.c
+++ b/components/heap/multi_heap.c
@@ -309,13 +309,46 @@ void *multi_heap_aligned_alloc_impl(multi_heap_handle_t heap, size_t size, size_
     return multi_heap_aligned_alloc_impl_offs(heap, size, alignment, 0);
 }
 
+#ifdef MULTI_HEAP_POISONING
+/*!
+ * @brief Global definition of print_errors set in multi_heap_check() when
+ * MULTI_HEAP_POISONING is active. Allows the transfer of the value to
+ * multi_heap_poisoning.c without having to propagate it to the tlsf submodule
+ * and back.
+ */
+static bool g_print_errors = false;
+
+/*!
+ * @brief Definition of the weak function declared in TLSF repository.
+ * The call of this function execute a check for block poisoning on the memory
+ * chunk passed as parameter.
+ *
+ * @param start: pointer to the start of the memory region to check for corruption
+ * @param size: size of the memory region to check for corruption
+ * @param is_free: indicate if the pattern to use the fill the region should be
+ * an after free or after allocation pattern.
+ *
+ * @return bool: true if the the memory is not corrupted, false if the memory if corrupted.
+ */
+bool tlsf_check_hook(void *start, size_t size, bool is_free)
+{
+    return multi_heap_internal_check_block_poisoning(start, size, is_free, g_print_errors);
+}
+#endif // MULTI_HEAP_POISONING
+
 bool multi_heap_check(multi_heap_handle_t heap, bool print_errors)
 {
-    (void)print_errors;
     bool valid = true;
     assert(heap != NULL);
 
     multi_heap_internal_lock(heap);
+
+#ifdef MULTI_HEAP_POISONING
+    g_print_errors = print_errors;
+#else
+    (void) print_errors;
+#endif
+
     if(tlsf_check(heap->heap_data)) {
         valid = false;
     }
diff --git a/components/heap/tlsf b/components/heap/tlsf
index ff11688f24..ab17d6798d 160000
--- a/components/heap/tlsf
+++ b/components/heap/tlsf
@@ -1 +1 @@
-Subproject commit ff11688f242b28b3918c2cdaa20738d12d73b5f4
+Subproject commit ab17d6798d1561758827b6553d56d57f19aa4d66

From b9abad7a89d69fab4c46cd34d0214a2ebec8a5c3 Mon Sep 17 00:00:00 2001
From: Guillaume Souchere <guillaume.souchere@espressif.com>
Date: Fri, 12 Aug 2022 11:28:16 +0200
Subject: [PATCH 247/665] esp-rom: create a patch of tlsf_check() for target(s)
 supporting ROM implementation of TLSF

The tlsf implementation in the ROM does not provide a mechanism
to register a callback to be called in by tlsf_check().

This commit is creating a patch of the tlsf implementation to provide
a definition of the function allowing to register the callback called
in tlsf_check() and add the call of this callback in tlsf_check().

This patch is only compiled for target(s) with ESP_ROM_HAS_HEAP_TLSF
set and ESP_ROM_TLSF_CHECK_PATCH set. For all the other configurations
the environment remains unchanged by those modifications.
---
 components/esp_rom/CMakeLists.txt             |   5 +
 .../esp_rom/esp32c2/Kconfig.soc_caps.in       |   4 +
 components/esp_rom/esp32c2/esp_rom_caps.h     |   1 +
 components/esp_rom/include/esp32c2/rom/tlsf.h |   9 +
 components/esp_rom/patches/esp_rom_tlsf.c     | 240 ++++++++++++++++++
 components/heap/multi_heap_poisoning.c        |   5 +-
 6 files changed, 262 insertions(+), 2 deletions(-)
 create mode 100644 components/esp_rom/patches/esp_rom_tlsf.c

diff --git a/components/esp_rom/CMakeLists.txt b/components/esp_rom/CMakeLists.txt
index 5938c3a823..5fe5dc2f50 100644
--- a/components/esp_rom/CMakeLists.txt
+++ b/components/esp_rom/CMakeLists.txt
@@ -20,6 +20,11 @@ else()
                         "patches/esp_rom_spiflash.c"
                         "patches/esp_rom_regi2c.c"
                         "patches/esp_rom_efuse.c")
+
+    if(CONFIG_ESP_ROM_HAS_HEAP_TLSF AND CONFIG_ESP_ROM_TLSF_CHECK_PATCH)
+        list(APPEND sources "patches/esp_rom_tlsf.c")
+    endif()
+
     list(APPEND private_required_comp soc hal)
 endif()
 
diff --git a/components/esp_rom/esp32c2/Kconfig.soc_caps.in b/components/esp_rom/esp32c2/Kconfig.soc_caps.in
index b6e13da822..d676d6ce03 100644
--- a/components/esp_rom/esp32c2/Kconfig.soc_caps.in
+++ b/components/esp_rom/esp32c2/Kconfig.soc_caps.in
@@ -38,3 +38,7 @@ config ESP_ROM_HAS_HAL_SYSTIMER
 config ESP_ROM_HAS_HEAP_TLSF
     bool
     default y
+
+config ESP_ROM_TLSF_CHECK_PATCH
+    bool
+    default y
diff --git a/components/esp_rom/esp32c2/esp_rom_caps.h b/components/esp_rom/esp32c2/esp_rom_caps.h
index eee69daaaa..60706ac706 100644
--- a/components/esp_rom/esp32c2/esp_rom_caps.h
+++ b/components/esp_rom/esp32c2/esp_rom_caps.h
@@ -15,3 +15,4 @@
 #define ESP_ROM_HAS_HAL_WDT                 (1) // ROM has the implementation of Watchdog HAL driver
 #define ESP_ROM_HAS_HAL_SYSTIMER            (1) // ROM has the implementation of Systimer HAL driver
 #define ESP_ROM_HAS_HEAP_TLSF               (1) // ROM has the implementation of the tlsf and multi-heap library
+#define ESP_ROM_TLSF_CHECK_PATCH            (1) // ROM does not contain the patch of tlsf_check()
diff --git a/components/esp_rom/include/esp32c2/rom/tlsf.h b/components/esp_rom/include/esp32c2/rom/tlsf.h
index 516822190e..347ef5eddd 100644
--- a/components/esp_rom/include/esp32c2/rom/tlsf.h
+++ b/components/esp_rom/include/esp32c2/rom/tlsf.h
@@ -18,6 +18,15 @@ extern "C" {
  */
 void tlsf_poison_fill_pfunc_set(void *pfunc);
 
+/*!
+ * @brief Set the function to call for checking memory region when
+ * poisoning is configured.
+ *
+ * @param pfunc The callback function to trigger for checking
+ * the content of a memory region.
+ */
+void tlsf_poison_check_pfunc_set(void *pfunc);
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/esp_rom/patches/esp_rom_tlsf.c b/components/esp_rom/patches/esp_rom_tlsf.c
new file mode 100644
index 0000000000..aaf9d2dc17
--- /dev/null
+++ b/components/esp_rom/patches/esp_rom_tlsf.c
@@ -0,0 +1,240 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+/*
+ * This file is a patch for the tlsf implementation stored in ROM
+ * - tlsf_check() now implements a call to a hook giving the user the possibility
+ * to implement specific checks on the memory of every free blocks.
+ * - The function tlsf_poison_check_pfunc_set() was added to allow the user to
+ * register the hook function called in tlsf_check().
+ */
+
+#include <stddef.h>
+#include <stdbool.h>
+
+#include "esp_rom_caps.h"
+#include "rom/tlsf.h"
+
+/* ----------------------------------------------------------------
+ * Bring certain inline functions, macro and structures from the
+ * tlsf ROM implementation to be able to compile the patch.
+ * ---------------------------------------------------------------- */
+
+#define tlsf_cast(t, exp)	((t) (exp))
+
+enum tlsf_config {
+    /* log2 of number of linear subdivisions of block sizes. Larger
+    ** values require more memory in the control structure. Values of
+    ** 4 or 5 are typical.
+    */
+    SL_INDEX_COUNT_LOG2 = 5,
+
+    /* All allocation sizes and addresses are aligned to 4 bytes. */
+    ALIGN_SIZE_LOG2 = 2,
+    ALIGN_SIZE = (1 << ALIGN_SIZE_LOG2),
+
+/*
+    ** We support allocations of sizes up to (1 << FL_INDEX_MAX) bits.
+    ** However, because we linearly subdivide the second-level lists, and
+    ** our minimum size granularity is 4 bytes, it doesn't make sense to
+    ** create first-level lists for sizes smaller than SL_INDEX_COUNT * 4,
+    ** or (1 << (SL_INDEX_COUNT_LOG2 + 2)) bytes, as there we will be
+    ** trying to split size ranges into more slots than we have available.
+    ** Instead, we calculate the minimum threshold size, and place all
+    ** blocks below that size into the 0th first-level list.
+    */
+
+    /* Fix the value of FL_INDEX_MAX to match the value that is defined
+     * in the ROM implementation. */
+    FL_INDEX_MAX = 18, //Each pool can have up 256KB
+
+    SL_INDEX_COUNT = (1 << SL_INDEX_COUNT_LOG2),
+    FL_INDEX_SHIFT = (SL_INDEX_COUNT_LOG2 + ALIGN_SIZE_LOG2),
+    FL_INDEX_COUNT = (FL_INDEX_MAX - FL_INDEX_SHIFT + 1),
+
+    SMALL_BLOCK_SIZE = (1 << FL_INDEX_SHIFT),
+};
+
+#define block_header_free_bit  (1 << 0)
+#define block_header_prev_free_bit  (1 << 1)
+#define block_header_overhead  (sizeof(size_t))
+#define block_start_offset (offsetof(block_header_t, size) + sizeof(size_t))
+#define block_size_min  (sizeof(block_header_t) - sizeof(block_header_t*))
+
+typedef ptrdiff_t tlsfptr_t;
+
+typedef struct block_header_t
+{
+    /* Points to the previous physical block. */
+    struct block_header_t* prev_phys_block;
+
+    /* The size of this block, excluding the block header. */
+    size_t size;
+
+    /* Next and previous free blocks. */
+    struct block_header_t* next_free;
+    struct block_header_t* prev_free;
+} block_header_t;
+
+/* The TLSF control structure. */
+typedef struct control_t
+{
+    /* Empty lists point at this block to indicate they are free. */
+    block_header_t block_null;
+
+    /* Bitmaps for free lists. */
+    unsigned int fl_bitmap;
+    unsigned int sl_bitmap[FL_INDEX_COUNT];
+
+    /* Head of free lists. */
+    block_header_t* blocks[FL_INDEX_COUNT][SL_INDEX_COUNT];
+} control_t;
+
+static inline __attribute__((__always_inline__)) int tlsf_fls(unsigned int word)
+{
+    const int bit = word ? 32 - __builtin_clz(word) : 0;
+    return bit - 1;
+}
+
+static inline __attribute__((__always_inline__)) size_t block_size(const block_header_t* block)
+{
+    return block->size & ~(block_header_free_bit | block_header_prev_free_bit);
+}
+
+static inline __attribute__((__always_inline__)) int block_is_free(const block_header_t* block)
+{
+    return tlsf_cast(int, block->size & block_header_free_bit);
+}
+
+static inline __attribute__((__always_inline__)) int block_is_prev_free(const block_header_t* block)
+{
+    return tlsf_cast(int, block->size & block_header_prev_free_bit);
+}
+
+static inline __attribute__((__always_inline__)) block_header_t* offset_to_block(const void* ptr, size_t size)
+{
+    return tlsf_cast(block_header_t*, tlsf_cast(tlsfptr_t, ptr) + size);
+}
+
+static inline __attribute__((__always_inline__)) void* block_to_ptr(const block_header_t* block)
+{
+    return tlsf_cast(void*,
+        tlsf_cast(unsigned char*, block) + block_start_offset);
+}
+
+static inline __attribute__((__always_inline__)) block_header_t* block_next(const block_header_t* block)
+{
+    block_header_t* next = offset_to_block(block_to_ptr(block),
+        block_size(block) - block_header_overhead);
+    return next;
+}
+
+static inline __attribute__((__always_inline__)) void mapping_insert(size_t size, int* fli, int* sli)
+{
+    int fl, sl;
+    if (size < SMALL_BLOCK_SIZE)
+    {
+        /* Store small blocks in first list. */
+        fl = 0;
+        sl = tlsf_cast(int, size) >> 2;
+    }
+    else
+    {
+        fl = tlsf_fls(size);
+        sl = tlsf_cast(int, size >> (fl - SL_INDEX_COUNT_LOG2)) ^ (1 << SL_INDEX_COUNT_LOG2);
+        fl -= (FL_INDEX_SHIFT - 1);
+    }
+    *fli = fl;
+    *sli = sl;
+}
+
+/* ----------------------------------------------------------------
+ * End of the environment necessary to compile and link the patch
+ * defined below
+ * ---------------------------------------------------------------- */
+
+typedef bool (*poison_check_pfunc_t)(void *start, size_t size, bool is_free, bool print_errors);
+static poison_check_pfunc_t s_poison_check_region = NULL;
+
+void tlsf_poison_check_pfunc_set(void *pfunc)
+{
+    s_poison_check_region = (poison_check_pfunc_t)pfunc;
+}
+
+#define tlsf_insist_no_assert(x) { if (!(x)) { status--; } }
+
+int tlsf_check(void* tlsf)
+{
+    int i, j;
+
+    control_t* control = tlsf_cast(control_t*, tlsf);
+    int status = 0;
+
+    /* Check that the free lists and bitmaps are accurate. */
+    for (i = 0; i < FL_INDEX_COUNT; ++i)
+    {
+        for (j = 0; j < SL_INDEX_COUNT; ++j)
+        {
+            const int fl_map = control->fl_bitmap & (1 << i);
+            const int sl_list = control->sl_bitmap[i];
+            const int sl_map = sl_list & (1 << j);
+            const block_header_t* block = control->blocks[i][j];
+
+            /* Check that first- and second-level lists agree. */
+            if (!fl_map)
+            {
+                tlsf_insist_no_assert(!sl_map && "second-level map must be null");
+            }
+
+            if (!sl_map)
+            {
+                tlsf_insist_no_assert(block == &control->block_null && "block list must be null");
+                continue;
+            }
+
+            /* Check that there is at least one free block. */
+            tlsf_insist_no_assert(sl_list && "no free blocks in second-level map");
+            tlsf_insist_no_assert(block != &control->block_null && "block should not be null");
+
+            while (block != &control->block_null)
+            {
+                int fli, sli;
+                const bool is_block_free = block_is_free(block);
+                tlsf_insist_no_assert(is_block_free && "block should be free");
+                tlsf_insist_no_assert(!block_is_prev_free(block) && "blocks should have coalesced");
+                tlsf_insist_no_assert(!block_is_free(block_next(block)) && "blocks should have coalesced");
+                tlsf_insist_no_assert(block_is_prev_free(block_next(block)) && "block should be free");
+                tlsf_insist_no_assert(block_size(block) >= block_size_min && "block not minimum size");
+
+                mapping_insert(block_size(block), &fli, &sli);
+                tlsf_insist_no_assert(fli == i && sli == j && "block size indexed in wrong list");
+                block = block->next_free;
+
+                    /* block_size(block) returns the size of the usable memory when the block is allocated.
+                     * As the block under test is free, we need to subtract to the block size the next_free
+                     * and prev_free fields of the block header as they are not a part of the usable memory
+                     * when the block is free. In addition, we also need to subtract the size of prev_phys_block
+                     * as this field is in fact part of the current free block and not part of the next (allocated)
+                     * block. Check the comments in block_split function for more details.
+                     */
+                    const size_t actual_free_block_size = block_size(block)
+                                                            - offsetof(block_header_t, next_free)
+                                                            - block_header_overhead;
+
+                if (s_poison_check_region != NULL) {
+                   tlsf_insist_no_assert(s_poison_check_region((char *)block + sizeof(block_header_t),
+                                                    actual_free_block_size, is_block_free, true /* print errors */));
+                }
+
+
+            }
+        }
+    }
+
+    return status;
+}
+
+#undef tlsf_insist_no_assert
diff --git a/components/heap/multi_heap_poisoning.c b/components/heap/multi_heap_poisoning.c
index f59ef6766d..399d5e30bf 100644
--- a/components/heap/multi_heap_poisoning.c
+++ b/components/heap/multi_heap_poisoning.c
@@ -25,8 +25,8 @@
 #include "tlsf.h"
 #else
 /* Header containing the declaration of tlsf_poison_fill_pfunc_set()
- * used to register multi_heap_internal_poison_fill_region() as a
- * callback to fill memory region with given patterns in the heap
+ * and tlsf_poison_check_pfunc_set() used to register callbacks to
+ * fill and check memory region with given patterns in the heap
  * components.
  */
 #include "rom/tlsf.h"
@@ -361,6 +361,7 @@ multi_heap_handle_t multi_heap_register(void *start, size_t size)
 #endif
 #ifdef CONFIG_HEAP_TLSF_USE_ROM_IMPL
     tlsf_poison_fill_pfunc_set(multi_heap_internal_poison_fill_region);
+    tlsf_poison_check_pfunc_set(multi_heap_internal_check_block_poisoning);
 #endif
     return multi_heap_register_impl(start, size);
 }

From 4571e193872062d763bd835e918933c1663bbdae Mon Sep 17 00:00:00 2001
From: Guillaume Souchere <guillaume.souchere@espressif.com>
Date: Wed, 10 Aug 2022 16:19:04 +0200
Subject: [PATCH 248/665] heap: Add test to check that the corruption of free
 memory is detected

This commit extends the heap test set by adding a test to check corruption
detection in free memory block.

For each byte of the free block memory, the test changes the value of the byte,
call multi_heap_check(), make sure that the function returns 'corruption detected'
only when comprehensive poisoning is set, restore the good value of the byte, calls
multi_heap_check() again and make sure that it returns 'OK'.
---
 components/heap/test/test_corruption_check.c  | 64 +++++++++++++++++++
 components/heap/test_multi_heap_host/Makefile |  2 +-
 .../test_multi_heap_host/test_multi_heap.cpp  | 64 +++++++++++++++++++
 3 files changed, 129 insertions(+), 1 deletion(-)
 create mode 100644 components/heap/test/test_corruption_check.c

diff --git a/components/heap/test/test_corruption_check.c b/components/heap/test/test_corruption_check.c
new file mode 100644
index 0000000000..25ca70977d
--- /dev/null
+++ b/components/heap/test/test_corruption_check.c
@@ -0,0 +1,64 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+#include "unity.h"
+#include "stdio.h"
+
+#include "esp_heap_caps.h"
+
+/* executing multi_heap_internal_check_block_poisoning()
+ * takes longer on external RAM and therefore the timeout
+ * in the test of 30 seconds is exceeded. Execute the test
+ * on a smaller memory chunk
+ */
+#ifdef CONFIG_SPIRAM
+const size_t MALLOC_SIZE = 16;
+#else
+const size_t MALLOC_SIZE = 64;
+#endif
+const uint8_t CORRUPTED_VALUE = 0xaa;
+
+/* This test will corrupt the memory of a free block in the heap and check
+ * that in the case of comprehensive poisoning the heap corruption is detected
+ * by heap_caps_check_integrity(). For light poisoning and no poisoning, the test will
+ * check that heap_caps_check_integrity() does not report the corruption.
+ */
+TEST_CASE("multi_heap poisoning detection", "[heap]")
+{
+    /* malloc some memory to get a pointer */
+    uint8_t *ptr = heap_caps_malloc(MALLOC_SIZE, MALLOC_CAP_8BIT);
+
+    /* free the memory to free the block but keep the pointer in mind */
+    heap_caps_free(ptr);
+
+    /* variable used in the test */
+    uint8_t original_value = 0x00;
+
+    for (size_t i = 0; i < MALLOC_SIZE; i++)
+    {
+        /* keep the good value in store in order to check that when we set the byte back
+         * to its original value, heap_caps_check_integrity() no longer returns the
+         * heap corruption. */
+        original_value = ptr[i];
+
+        /* set corrupted value in the free memory*/
+        ptr[i] = CORRUPTED_VALUE;
+
+        bool is_heap_ok = heap_caps_check_integrity(MALLOC_CAP_8BIT, true);
+#ifdef CONFIG_HEAP_POISONING_COMPREHENSIVE
+        /* check that heap_caps_check_integrity() detects the corruption */
+        TEST_ASSERT_FALSE(is_heap_ok);
+#else
+        /* the comprehensive corruption is not checked in the heap_caps_check_integrity() */
+        TEST_ASSERT_TRUE(is_heap_ok);
+#endif
+        /* fix the corruption by restoring the original value at ptr + i */
+        ptr[i] = original_value;
+
+        /* check that heap_caps_check_integrity() stops reporting the corruption */
+        is_heap_ok = heap_caps_check_integrity(MALLOC_CAP_8BIT, true);
+        TEST_ASSERT_TRUE(is_heap_ok);
+    }
+}
diff --git a/components/heap/test_multi_heap_host/Makefile b/components/heap/test_multi_heap_host/Makefile
index 6c10f8035a..7d97cbcc6f 100644
--- a/components/heap/test_multi_heap_host/Makefile
+++ b/components/heap/test_multi_heap_host/Makefile
@@ -17,7 +17,7 @@ INCLUDE_FLAGS = -I../include -I../../../tools/catch -I../tlsf
 
 GCOV ?= gcov
 
-CPPFLAGS += $(INCLUDE_FLAGS) -D CONFIG_LOG_DEFAULT_LEVEL -g -fstack-protector-all -m32  -DCONFIG_HEAP_POISONING_COMPREHENSIVE
+CPPFLAGS += $(INCLUDE_FLAGS) -D CONFIG_LOG_DEFAULT_LEVEL -g -fstack-protector-all -m32
 CFLAGS += -Wall -Werror -fprofile-arcs -ftest-coverage
 CXXFLAGS += -std=c++11 -Wall -Werror  -fprofile-arcs -ftest-coverage
 LDFLAGS += -lstdc++ -fprofile-arcs -ftest-coverage -m32
diff --git a/components/heap/test_multi_heap_host/test_multi_heap.cpp b/components/heap/test_multi_heap_host/test_multi_heap.cpp
index e85cceddc6..c3cac1cad1 100644
--- a/components/heap/test_multi_heap_host/test_multi_heap.cpp
+++ b/components/heap/test_multi_heap_host/test_multi_heap.cpp
@@ -2,6 +2,8 @@
 #include "multi_heap.h"
 
 #include "../multi_heap_config.h"
+#include "../tlsf/tlsf_common.h"
+#include "../tlsf/tlsf_block_functions.h"
 
 #include <string.h>
 #include <assert.h>
@@ -523,3 +525,65 @@ TEST_CASE("multi_heap allocation overhead", "[multi_heap]")
 
     multi_heap_free(heap, x);
 }
+
+/* This test will corrupt the memory of a free block in the heap and check
+ * that in the case of comprehensive poisoning the heap corruption is detected
+ * by multi_heap_check(). For light poisoning and no poisoning, the test will
+ * check that multi_heap_check() does not report the corruption.
+ */
+TEST_CASE("multi_heap poisoning detection", "[multi_heap]")
+{
+    const size_t HEAP_SIZE = 4 * 1024;
+
+    /* define heap related data */
+    uint8_t heap_mem[HEAP_SIZE];
+    memset(heap_mem, 0x00, HEAP_SIZE);
+
+    /* register the heap memory. One free block only will be available */
+    multi_heap_handle_t heap = multi_heap_register(heap_mem, HEAP_SIZE);
+
+    /* offset in memory at which to find the first free memory byte */
+    const size_t free_memory_offset = sizeof(multi_heap_info_t) + sizeof(control_t) + block_header_overhead;
+
+    /* block header of the free block under test in the heap () */
+    const block_header_t* block = (block_header_t*)(heap_mem + free_memory_offset - sizeof(block_header_t));
+
+    /* actual number of bytes potentially filled with the free pattern in the free block under test */
+    const size_t effective_free_size = block_size(block) - block_header_overhead - offsetof(block_header_t, next_free);
+
+    /* variable used in the test */
+    size_t affected_byte = 0x00;
+    uint8_t original_value = 0x00;
+    uint8_t corrupted_value = 0x00;
+
+    /* repeat the corruption a few times to cover more of the free memory */
+    for (size_t i = 0; i < effective_free_size; i++)
+    {
+        /* corrupt random bytes in the heap (it needs to be bytes from free memory in
+         * order to check that the comprehensive poisoning is doing its job) */
+        affected_byte = free_memory_offset + i;
+        corrupted_value = (rand() % UINT8_MAX) | 1;
+
+        /* keep the good value in store in order to check that when we set the byte back
+         * to its original value, multi_heap_check() no longer returns the heap corruption. */
+        original_value = heap_mem[affected_byte];
+
+        /* make sure we are not replacing the original value with the same value */
+        heap_mem[affected_byte] ^= corrupted_value;
+
+        bool is_heap_ok = multi_heap_check(heap, true);
+#ifdef CONFIG_HEAP_POISONING_COMPREHENSIVE
+        /* check that multi_heap_check() detects the corruption */
+        REQUIRE(is_heap_ok == false);
+#else
+        /* the comprehensive corruption is not checked in the multi_heap_check() */
+        REQUIRE(is_heap_ok == true);
+#endif
+        /* fix the corruption  */
+        heap_mem[affected_byte] = original_value;
+
+        /* check that multi_heap_check() stops reporting the corruption */
+        is_heap_ok = multi_heap_check(heap, true);
+        REQUIRE(is_heap_ok == true);
+    }
+}

From fa49d636331b6f13ae0681a87cffcd393b622ffd Mon Sep 17 00:00:00 2001
From: Mo Fei Fei <mofeifei@espressif.com>
Date: Fri, 26 Aug 2022 14:52:13 +0800
Subject: [PATCH 249/665] Docs: update the JTAG select eFuse description for S3
 and C3 in configure-other-jtag.rst

---
 .../jtag-debugging/configure-other-jtag.rst   | 32 +++++++++++++------
 .../jtag-debugging/configure-other-jtag.rst   | 32 +++++++++++++------
 2 files changed, 44 insertions(+), 20 deletions(-)

diff --git a/docs/en/api-guides/jtag-debugging/configure-other-jtag.rst b/docs/en/api-guides/jtag-debugging/configure-other-jtag.rst
index 1f0da8312c..13c66c0d8a 100644
--- a/docs/en/api-guides/jtag-debugging/configure-other-jtag.rst
+++ b/docs/en/api-guides/jtag-debugging/configure-other-jtag.rst
@@ -1,23 +1,35 @@
-Configure Other JTAG Interface
-==============================
+Configure Other JTAG Interfaces
+===============================
 :link_to_translation:`zh_CN:[中文]`
 
-For guidance about which JTAG interface to select to enable operation with OpenOCD and {IDF_TARGET_NAME}, refer to section :ref:`jtag-debugging-selecting-jtag-adapter`. Then follow the three configuration steps below to get it working.
+For guidance about which JTAG interface to select when using OpenOCD with {IDF_TARGET_NAME}, refer to the section :ref:`jtag-debugging-selecting-jtag-adapter`. Then follow the configuration steps below to get it working.
 
 
-.. only:: SOC_USB_SERIAL_JTAG_SUPPORTED
+.. only:: SOC_USB_SERIAL_JTAG_SUPPORTED and not esp32c3
 
-   Configure eFuses
-   ^^^^^^^^^^^^^^^^
+    Configure eFuses
+    ^^^^^^^^^^^^^^^^
 
-   By default, {IDF_TARGET_NAME} JTAG interface is connected to the :doc:`built-in USB_SERIAL_JTAG peripheral <configure-builtin-jtag>`. To use an external JTAG adapter instead, you need to switch the JTAG interface to the GPIO pins. This can be done by burning eFuses using ``espefuse.py`` tool.
+    By default, {IDF_TARGET_NAME} JTAG interface is connected to the :doc:`built-in USB_SERIAL_JTAG peripheral <configure-builtin-jtag>`. To use an external JTAG adapter instead, you need to switch the JTAG interface to the GPIO pins. This can be done by burning eFuses using ``espefuse.py`` tool.
 
-   Burning eFuses is an irreversible operation, so consider both options below before starting the process.
+    - Burning ``DIS_USB_JTAG`` eFuse will permanently disable the connection between USB_SERIAL_JTAG and the JTAG port of the CPU. JTAG interface can then be connected to |jtag-gpio-list|. Note that USB CDC functionality of USB_SERIAL_JTAG will still be usable, i.e., flashing and monitoring over USB CDC will still work.
+    - Burning ``STRAP_JTAG_SEL`` eFuse will enable selection of JTAG interface by a strapping pin, |jtag-sel-gpio|. If the strapping pin is low when {IDF_TARGET_NAME} is reset, JTAG interface will use |jtag-gpio-list|. If the strapping pin is high, USB_SERIAL_JTAG will be used as the JTAG interface.
 
-   - Burning ``DIS_USB_JTAG`` eFuse will permanently disable the connection between USB_SERIAL_JTAG and the JTAG port of the CPU. JTAG interface can then be connected to |jtag-gpio-list|. Note that USB CDC functionality of USB_SERIAL_JTAG will still be usable, i.e. flashing and monitoring over USB CDC will still work.
+    .. warning::
+        Burning eFuses is an irreversible operation, so please consider the above options before starting the process.
 
-   - Burning ``JTAG_SEL_ENABLE`` eFuse will enable selection of JTAG interface by a strapping pin, |jtag-sel-gpio|. If the strapping pin is low when {IDF_TARGET_NAME} is reset, JTAG interface will use |jtag-gpio-list|. If the strapping pin is high, USB_SERIAL_JTAG will be used as the JTAG interface.
 
+.. only:: esp32c3
+
+    Configure eFuses
+    ^^^^^^^^^^^^^^^^
+
+    By default, {IDF_TARGET_NAME} JTAG interface is connected to the :doc:`built-in USB_SERIAL_JTAG peripheral <configure-builtin-jtag>`. To use an external JTAG adapter instead, you need to switch the JTAG interface to the GPIO pins. This can be done by burning eFuses using ``espefuse.py`` tool.
+
+    Burning ``DIS_USB_JTAG`` eFuse will permanently disable the connection between USB_SERIAL_JTAG and the JTAG port of the CPU. JTAG interface can then be connected to |jtag-gpio-list|. Note that USB CDC functionality of USB_SERIAL_JTAG will still be usable, i.e., flashing and monitoring over USB CDC will still work.
+
+    .. warning::
+        Burning eFuses is an irreversible operation, so please consider the above option before starting the process.
 
 Configure Hardware
 ^^^^^^^^^^^^^^^^^^
diff --git a/docs/zh_CN/api-guides/jtag-debugging/configure-other-jtag.rst b/docs/zh_CN/api-guides/jtag-debugging/configure-other-jtag.rst
index ab011392ea..2f9d1654db 100644
--- a/docs/zh_CN/api-guides/jtag-debugging/configure-other-jtag.rst
+++ b/docs/zh_CN/api-guides/jtag-debugging/configure-other-jtag.rst
@@ -1,24 +1,36 @@
-配置其它 JTAG 接口
+配置其他 JTAG 接口
 ==================
 :link_to_translation:`en:[English]`
 
 关于适配 OpenOCD 和 {IDF_TARGET_NAME} 的 JTAG 接口选择问题，请参考 :ref:`jtag-debugging-selecting-jtag-adapter` 章节，确保 JTAG 适配器能够与 OpenOCD 和 {IDF_TARGET_NAME} 一同工作。然后按照以下三个步骤进行设置，使其正常工作。
 
 
-.. only:: SOC_USB_SERIAL_JTAG_SUPPORTED
+.. only:: SOC_USB_SERIAL_JTAG_SUPPORTED and not esp32c3
 
-   配置 eFuses
-   ^^^^^^^^^^^^^^^^
+    配置 eFuse
+    ^^^^^^^^^^^^^^^^
 
-   {IDF_TARGET_NAME} JTAG 接口默认连接至 :doc:`内置 USB_SERIAL_JTAG 外设 <configure-builtin-jtag>`。要使用外部 JTAG 适配器，需将 JTAG 接口切换至 GPIO 管脚。您可以使用 `espefuse.py` 工具来烧录 eFuse，以完成接口转换。
+    {IDF_TARGET_NAME} JTAG 接口默认连接至 :doc:`内置 USB_SERIAL_JTAG 外设 <configure-builtin-jtag>`。要使用外部 JTAG 适配器，需将 JTAG 接口切换至 GPIO 管脚。您可以使用 ``espefuse.py`` 工具来烧录 eFuse，以完成接口转换。
 
-   烧录 eFuse 是一项不可逆的操作，所以在开始之前，请考虑以下两点：
+    - 烧录 ``DIS_USB_JTAG`` eFuse 后，USB_SERIAL_JTAG 和 CPU 的 JTAG 接口之间的连接将被永久禁用，此后您可以将 JTAG 接口连接到 |jtag-gpio-list|。注意，烧录后，USB_SERIAL_JTAG 的 USB CDC 功能仍然可用，即仍然可以通过 USB CDC 进行烧录和查看日志。
+    - 烧录 ``STRAP_JTAG_SEL`` eFuse 后，JTAG 接口的选择将由 strapping 管脚 |jtag-sel-gpio| 来决定。{IDF_TARGET_NAME} 复位时，如果该 strapping 管脚为低电平，JTAG 接口将使用 |jtag-gpio-list|，如果为高电平，USB_SERIAL_JTAG 将被用作 JTAG 接口。
 
-   - 烧录 `DIS_USB_JTAG` eFuse 后，USB_SERIAL_JTAG 和 CPU 的 JTAG 接口之间的连接将被永久禁用，此后您可以将 JTAG 接口连接到 |jtag-gpio-list|。注意，烧录后，USB_SERIAL_JTAG 的 USB CDC 功能仍然可用，即仍然可以通过 USB CDC 进行烧录和 log 查看。
- 
-   - 烧录 ``JTAG_SEL_ENABLE`` eFuse 后，JTAG 接口的选择将由 strapping 管脚 |jtag-sel-gpio| 来决定。{IDF_TARGET_NAME} 复位时，如果该 strapping 管脚为低电平，JTAG 接口将使用 |jtag-gpio-list|，如果为高电平，USB_SERIAL_JTAG 将被用作 JTAG 接口。
+    .. warning::
+        请注意，烧录 eFuse 是一项不可逆的操作，请在开始前谨慎考虑以上选项。
 
 
+.. only:: esp32c3
+
+    配置 eFuse
+    ^^^^^^^^^^^^^^^^
+
+    {IDF_TARGET_NAME} JTAG 接口默认连接至 :doc:`内置 USB_SERIAL_JTAG 外设 <configure-builtin-jtag>`。要使用外部 JTAG 适配器，需将 JTAG 接口切换至 GPIO 管脚。您可以使用 ``espefuse.py`` 工具来烧录 eFuse，以完成接口转换。
+
+    烧录 ``DIS_USB_JTAG`` eFuse 后，USB_SERIAL_JTAG 和 CPU 的 JTAG 接口之间的连接将被永久禁用，此后您可以将 JTAG 接口连接到 |jtag-gpio-list|。注意，烧录后，USB_SERIAL_JTAG 的 USB CDC 功能仍然可用，即仍然可以通过 USB CDC 进行烧录和查看日志。
+    
+    .. warning::
+        请注意，烧录 eFuse 是一项不可逆的操作，请在开始前谨慎考虑以上选项。
+
 配置硬件
 ^^^^^^^^
 
@@ -45,4 +57,4 @@
 将 JTAG 接口连接到计算机，打开 {IDF_TARGET_NAME} 和 JTAG 接口板上的电源，然后检查计算机是否可以识别到 JTAG 接口。
 
 
-要继续设置调试环境，请前往 :ref:`jtag-debugging-run-openocd` 章节。
+如需继续设置调试环境，请前往 :ref:`jtag-debugging-run-openocd` 章节。

From 50a8d8412e726bf42f7e19d805c701b453602bc1 Mon Sep 17 00:00:00 2001
From: Armando <douyiwen@espressif.com>
Date: Fri, 26 Aug 2022 11:28:01 +0800
Subject: [PATCH 250/665] esp_adc: remove wno flag

---
 components/esp_adc/CMakeLists.txt                           | 1 -
 components/esp_adc/adc_cali_curve_fitting.c                 | 4 ++--
 components/esp_adc/adc_oneshot.c                            | 6 +++---
 components/esp_adc/deprecated/esp32c3/esp_adc_cal_legacy.c  | 4 ++--
 components/esp_adc/deprecated/esp32s2/esp_adc_cal_legacy.c  | 2 +-
 components/esp_adc/deprecated/esp32s3/esp_adc_cal_legacy.c  | 2 +-
 components/esp_adc/deprecated/esp_adc_cal_common_legacy.c   | 3 ++-
 components/esp_adc/esp32s2/adc_cali_line_fitting.c          | 2 +-
 components/esp_adc/test_apps/adc/main/CMakeLists.txt        | 1 -
 components/esp_adc/test_apps/adc/main/test_adc.c            | 4 ++--
 .../esp_adc/test_apps/adc/main/test_adc_driver_iram.c       | 2 +-
 11 files changed, 15 insertions(+), 16 deletions(-)

diff --git a/components/esp_adc/CMakeLists.txt b/components/esp_adc/CMakeLists.txt
index 48939d92ac..35d5a68737 100644
--- a/components/esp_adc/CMakeLists.txt
+++ b/components/esp_adc/CMakeLists.txt
@@ -31,4 +31,3 @@ idf_component_register(SRCS ${srcs}
                        INCLUDE_DIRS ${includes}
                        PRIV_REQUIRES driver efuse
                        LDFRAGMENTS linker.lf)
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/components/esp_adc/adc_cali_curve_fitting.c b/components/esp_adc/adc_cali_curve_fitting.c
index 9b80e47b2c..1d575c1464 100644
--- a/components/esp_adc/adc_cali_curve_fitting.c
+++ b/components/esp_adc/adc_cali_curve_fitting.c
@@ -174,7 +174,7 @@ static void calc_first_step_coefficients(const adc_calib_info_t *parsed_data, ca
 {
     ctx->chars_first_step.coeff_a = coeff_a_scaling * parsed_data->ref_data.ver1.voltage / parsed_data->ref_data.ver1.digi;
     ctx->chars_first_step.coeff_b = 0;
-    ESP_LOGV(TAG, "Calib V1, Cal Voltage = %d, Digi out = %d, Coef_a = %d\n", parsed_data->ref_data.ver1.voltage, parsed_data->ref_data.ver1.digi, ctx->chars_first_step.coeff_a);
+    ESP_LOGV(TAG, "Calib V1, Cal Voltage = %"PRId32", Digi out = %"PRId32", Coef_a = %"PRId32"\n", parsed_data->ref_data.ver1.voltage, parsed_data->ref_data.ver1.digi, ctx->chars_first_step.coeff_a);
 }
 
 static void calc_second_step_coefficients(const adc_cali_curve_fitting_config_t *config, cali_chars_curve_fitting_t *ctx)
@@ -224,7 +224,7 @@ static int32_t get_reading_error(uint64_t v_cali_1, const cali_chars_second_step
 
         term[i] = term[i] / (*param->coeff)[atten][i][1];
         error += (int32_t)term[i] * (*param->sign)[atten][i];
-        ESP_LOGV(TAG, "term%d is %llu, error is %d", i, term[i], error);
+        ESP_LOGV(TAG, "term%d is %llu, error is %"PRId32, i, term[i], error);
     }
 
     return error;
diff --git a/components/esp_adc/adc_oneshot.c b/components/esp_adc/adc_oneshot.c
index 681166bf07..f88e5a1bf7 100644
--- a/components/esp_adc/adc_oneshot.c
+++ b/components/esp_adc/adc_oneshot.c
@@ -107,7 +107,7 @@ esp_err_t adc_oneshot_new_unit(const adc_oneshot_unit_init_cfg_t *init_config, a
 
     adc_power_acquire();
 
-    ESP_LOGD(TAG, "new adc unit%d is created", unit->unit_id);
+    ESP_LOGD(TAG, "new adc unit%"PRId32" is created", unit->unit_id);
     *ret_unit = unit;
     return ESP_OK;
 
@@ -193,13 +193,13 @@ esp_err_t adc_oneshot_del_unit(adc_oneshot_unit_handle_t handle)
 {
     ESP_RETURN_ON_FALSE(handle, ESP_ERR_INVALID_ARG, TAG, "invalid argument: null pointer");
     bool success_free = s_adc_unit_free(handle->unit_id);
-    ESP_RETURN_ON_FALSE(success_free, ESP_ERR_NOT_FOUND, TAG, "adc%d isn't in use", handle->unit_id + 1);
+    ESP_RETURN_ON_FALSE(success_free, ESP_ERR_NOT_FOUND, TAG, "adc%"PRId32" isn't in use", handle->unit_id + 1);
 
     _lock_acquire(&s_ctx.mutex);
     s_ctx.units[handle->unit_id] = NULL;
     _lock_release(&s_ctx.mutex);
 
-    ESP_LOGD(TAG, "adc unit%d is deleted", handle->unit_id);
+    ESP_LOGD(TAG, "adc unit%"PRId32" is deleted", handle->unit_id);
     free(handle);
 
     adc_power_release();
diff --git a/components/esp_adc/deprecated/esp32c3/esp_adc_cal_legacy.c b/components/esp_adc/deprecated/esp32c3/esp_adc_cal_legacy.c
index b6374113a6..e35e00dfbc 100644
--- a/components/esp_adc/deprecated/esp32c3/esp_adc_cal_legacy.c
+++ b/components/esp_adc/deprecated/esp32c3/esp_adc_cal_legacy.c
@@ -101,7 +101,7 @@ static esp_err_t prepare_calib_data_for(int version_num, adc_unit_t adc_num, adc
  */
 static void calculate_characterization_coefficients(const adc_calib_parsed_info_t *parsed_data, esp_adc_cal_characteristics_t *chars)
 {
-    ESP_LOGD(LOG_TAG, "Calib V1, Cal Voltage = %d, Digi out = %d\n", parsed_data->efuse_data.ver1.voltage, parsed_data->efuse_data.ver1.digi);
+    ESP_LOGD(LOG_TAG, "Calib V1, Cal Voltage = %"PRId32", Digi out = %"PRId32, parsed_data->efuse_data.ver1.voltage, parsed_data->efuse_data.ver1.digi);
 
     chars->coeff_a = coeff_a_scaling * parsed_data->efuse_data.ver1.voltage / parsed_data->efuse_data.ver1.digi;
     chars->coeff_b = 0;
@@ -147,7 +147,7 @@ esp_adc_cal_value_t esp_adc_cal_characterize(adc_unit_t adc_num,
     }
 
     calculate_characterization_coefficients(&efuse_parsed_data, chars);
-    ESP_LOGD(LOG_TAG, "adc%d (atten leven %d) calibration done: A:%d B:%d\n", adc_num, atten, chars->coeff_a, chars->coeff_b);
+    ESP_LOGD(LOG_TAG, "adc%d (atten leven %d) calibration done: A:%"PRId32" B:%"PRId32, adc_num, atten, chars->coeff_a, chars->coeff_b);
 
     // Initialize remaining fields
     chars->adc_num = adc_num;
diff --git a/components/esp_adc/deprecated/esp32s2/esp_adc_cal_legacy.c b/components/esp_adc/deprecated/esp32s2/esp_adc_cal_legacy.c
index eeeb61c7f6..dd007d10a6 100644
--- a/components/esp_adc/deprecated/esp32s2/esp_adc_cal_legacy.c
+++ b/components/esp_adc/deprecated/esp32s2/esp_adc_cal_legacy.c
@@ -178,7 +178,7 @@ esp_adc_cal_value_t esp_adc_cal_characterize(adc_unit_t adc_num,
     assert(res);
     res = calculate_characterization_coefficients(&efuse_parsed_data, chars);
     assert(res);
-    ESP_LOGD(LOG_TAG, "adc%d (atten leven %d) calibration done: A:%d B:%d\n", adc_num, atten, chars->coeff_a, chars->coeff_b);
+    ESP_LOGD(LOG_TAG, "adc%d (atten leven %d) calibration done: A:%"PRId32" B:%"PRId32"\n", adc_num, atten, chars->coeff_a, chars->coeff_b);
 
     // Initialize remaining fields
     chars->adc_num = adc_num;
diff --git a/components/esp_adc/deprecated/esp32s3/esp_adc_cal_legacy.c b/components/esp_adc/deprecated/esp32s3/esp_adc_cal_legacy.c
index b9e11e6c23..1f98689ec3 100644
--- a/components/esp_adc/deprecated/esp32s3/esp_adc_cal_legacy.c
+++ b/components/esp_adc/deprecated/esp32s3/esp_adc_cal_legacy.c
@@ -121,7 +121,7 @@ static void calculate_characterization_coefficients(const adc_calib_info_t *pars
 {
     chars->coeff_a = coeff_a_scaling * parsed_data->ref_data.ver1.voltage / parsed_data->ref_data.ver1.digi;
     chars->coeff_b = 0;
-    ESP_LOGV(LOG_TAG, "Calib V1, Cal Voltage = %d, Digi out = %d, Coef_a = %d\n", parsed_data->ref_data.ver1.voltage, parsed_data->ref_data.ver1.digi, chars->coeff_a);
+    ESP_LOGV(LOG_TAG, "Calib V1, Cal Voltage = %"PRId32", Digi out = %"PRId32", Coef_a = %"PRId32"\n", parsed_data->ref_data.ver1.voltage, parsed_data->ref_data.ver1.digi, chars->coeff_a);
 }
 
 esp_adc_cal_value_t esp_adc_cal_characterize(adc_unit_t adc_num,
diff --git a/components/esp_adc/deprecated/esp_adc_cal_common_legacy.c b/components/esp_adc/deprecated/esp_adc_cal_common_legacy.c
index 83b889275e..a990466394 100644
--- a/components/esp_adc/deprecated/esp_adc_cal_common_legacy.c
+++ b/components/esp_adc/deprecated/esp_adc_cal_common_legacy.c
@@ -6,6 +6,7 @@
 
 #include <stdint.h>
 #include <string.h>
+#include "inttypes.h"
 #include "sdkconfig.h"
 
 #if CONFIG_IDF_TARGET_ESP32 || CONFIG_IDF_TARGET_ESP32S2 || CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32S3
@@ -85,7 +86,7 @@ int32_t esp_adc_cal_get_reading_error(const esp_adc_error_calc_param_t *param, u
 
         term[i] = term[i] / (*param->coeff)[atten][i][1];
         error += (int32_t)term[i] * (*param->sign)[atten][i];
-        ESP_LOGV(TAG, "term%d is %llu, error is %d", i, term[i], error);
+        ESP_LOGV(TAG, "term%d is %llu, error is %"PRId32, i, term[i], error);
     }
 
     return error;
diff --git a/components/esp_adc/esp32s2/adc_cali_line_fitting.c b/components/esp_adc/esp32s2/adc_cali_line_fitting.c
index 93f509020a..9826b73860 100644
--- a/components/esp_adc/esp32s2/adc_cali_line_fitting.c
+++ b/components/esp_adc/esp32s2/adc_cali_line_fitting.c
@@ -114,7 +114,7 @@ esp_err_t adc_cali_create_scheme_line_fitting(const adc_cali_line_fitting_config
     assert(success);
     success = calculate_characterization_coefficients(&efuse_parsed_data, chars);
     assert(success);
-    ESP_LOGD(TAG, "adc%d (atten leven %d) calibration done: A:%d B:%d\n", config->unit_id, config->atten, chars->coeff_a, chars->coeff_b);
+    ESP_LOGD(TAG, "adc%d (atten leven %d) calibration done: A:%"PRId32" B:%"PRId32"\n", config->unit_id, config->atten, chars->coeff_a, chars->coeff_b);
     chars->unit_id = config->unit_id;
     chars->atten = config->atten;
 
diff --git a/components/esp_adc/test_apps/adc/main/CMakeLists.txt b/components/esp_adc/test_apps/adc/main/CMakeLists.txt
index e599f6328a..85bbc4bb8e 100644
--- a/components/esp_adc/test_apps/adc/main/CMakeLists.txt
+++ b/components/esp_adc/test_apps/adc/main/CMakeLists.txt
@@ -9,4 +9,3 @@ set(srcs "test_app_main.c"
 # the component can be registered as WHOLE_ARCHIVE
 idf_component_register(SRCS ${srcs}
                        WHOLE_ARCHIVE)
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/components/esp_adc/test_apps/adc/main/test_adc.c b/components/esp_adc/test_apps/adc/main/test_adc.c
index 31fcd2d849..99b2d69aaa 100644
--- a/components/esp_adc/test_apps/adc/main/test_adc.c
+++ b/components/esp_adc/test_apps/adc/main/test_adc.c
@@ -217,11 +217,11 @@ static void s_adc_oneshot_with_sleep(adc_unit_t unit_id, adc_channel_t channel)
 
         //Compare
         int32_t raw_diff = raw_expected - raw_after_sleep;
-        ESP_LOGI(TAG, "ADC%d Chan%d: raw difference: %d", unit_id + 1, channel, raw_diff);
+        ESP_LOGI(TAG, "ADC%d Chan%d: raw difference: %"PRId32, unit_id + 1, channel, raw_diff);
 
         if (do_calibration) {
                 int32_t cali_diff = cali_expected - cali_after_sleep;
-                ESP_LOGI(TAG, "ADC%d Chan%d: cali difference: %d", unit_id + 1, channel, cali_diff);
+                ESP_LOGI(TAG, "ADC%d Chan%d: cali difference: %"PRId32, unit_id + 1, channel, cali_diff);
         }
 
         //Test Calibration registers
diff --git a/components/esp_adc/test_apps/adc/main/test_adc_driver_iram.c b/components/esp_adc/test_apps/adc/main/test_adc_driver_iram.c
index 74469d7323..e1d7949a68 100644
--- a/components/esp_adc/test_apps/adc/main/test_adc_driver_iram.c
+++ b/components/esp_adc/test_apps/adc/main/test_adc_driver_iram.c
@@ -222,7 +222,7 @@ TEST_CASE("ADC continuous work with ISR and Flash", "[adc_oneshot]")
     uint32_t overhead_us = 50;
 #endif
     uint32_t wait_time_us = (1000 * 1000 / ADC_TEST_FREQ_HZ * ADC_TEST_PKG_SIZE / SOC_ADC_DIGI_RESULT_BYTES) + overhead_us;
-    printf("period is %d us\n", wait_time_us);
+    printf("period is %"PRId32" us\n", wait_time_us);
 
     //ADC IO tile low
     test_adc_set_io_level(ADC_UNIT_1, ADC1_TEST_CHAN0, 0);

From 2d44dc1eed6f87b17040e50b475ab2d44e6f7ae9 Mon Sep 17 00:00:00 2001
From: Armando <douyiwen@espressif.com>
Date: Thu, 18 Aug 2022 14:00:46 +0800
Subject: [PATCH 251/665] mmu: driver framework, for vaddr maintenance

This commit gives basic mmu driver framework. Now it is able to maintain
mmu virtual address usage on esp32, esp32s2 and esp32s3. Usage to
external virtual address should rely on mmu functions to know which
address range is available, instead of hardcoded.

This commit also improves psram memory that is added to the heap
allocator. Now it's added to the heap, according to the memory
alignment.

Closes https://github.com/espressif/esp-idf/issues/8295
---
 components/esp_hw_support/esp_memory_utils.c  |  22 +-
 components/esp_psram/CMakeLists.txt           |   3 +-
 components/esp_psram/esp_psram.c              | 285 +++++++++++++-----
 components/esp_psram/ext_mem_layout.c         |  77 +++++
 components/esp_psram/ext_mem_layout.h         |  32 ++
 .../include/esp_private/esp_psram_extram.h    |  27 +-
 .../include/esp_private/mmu_psram_flash.h     |  14 -
 components/esp_psram/mmu.c                    | 259 ++++++++++++++--
 components/esp_psram/mmu.h                    |  76 +++++
 .../test_apps/psram/sdkconfig.defaults        |   1 +
 components/esp_system/ld/esp32/sections.ld.in |   4 +
 components/esp_system/ld/esp32s2/memory.ld.in |   4 +-
 .../esp_system/ld/esp32s2/sections.ld.in      |   8 +-
 .../esp_system/ld/esp32s3/sections.ld.in      |   8 +-
 components/hal/esp32/include/hal/mmu_ll.h     |  32 ++
 components/hal/esp32s2/include/hal/mmu_ll.h   |  33 ++
 components/hal/esp32s3/include/hal/mmu_ll.h   |  32 ++
 components/hal/include/hal/mmu_types.h        |   8 +
 .../soc/esp32/include/soc/Kconfig.soc_caps.in |   4 +
 .../soc/esp32/include/soc/ext_mem_defs.h      |  40 ++-
 components/soc/esp32/include/soc/soc_caps.h   |   5 +-
 .../esp32s2/include/soc/Kconfig.soc_caps.in   |   4 +
 .../soc/esp32s2/include/soc/ext_mem_defs.h    |  33 ++
 components/soc/esp32s2/include/soc/soc_caps.h |   3 +
 .../esp32s3/include/soc/Kconfig.soc_caps.in   |   4 +
 .../soc/esp32s3/include/soc/ext_mem_defs.h    |  40 +++
 components/soc/esp32s3/include/soc/soc_caps.h |   3 +
 27 files changed, 882 insertions(+), 179 deletions(-)
 create mode 100644 components/esp_psram/ext_mem_layout.c
 create mode 100644 components/esp_psram/ext_mem_layout.h
 create mode 100644 components/esp_psram/mmu.h

diff --git a/components/esp_hw_support/esp_memory_utils.c b/components/esp_hw_support/esp_memory_utils.c
index 1c8917418d..cf12a11f6a 100644
--- a/components/esp_hw_support/esp_memory_utils.c
+++ b/components/esp_hw_support/esp_memory_utils.c
@@ -23,10 +23,7 @@ bool esp_ptr_dma_ext_capable(const void *p)
     return false;
 #endif  //!SOC_PSRAM_DMA_CAPABLE
 #if CONFIG_SPIRAM
-    intptr_t vaddr_start = 0;
-    intptr_t vaddr_end = 0;
-    esp_psram_extram_get_mapped_range(&vaddr_start, &vaddr_end);
-    return (intptr_t)p >= vaddr_start && (intptr_t)p < vaddr_end;
+    return esp_psram_check_ptr_addr(p);
 #else
     return false;
 #endif  //CONFIG_SPIRAM
@@ -44,10 +41,7 @@ bool esp_ptr_byte_accessible(const void *p)
     r |= (ip >= SOC_RTC_DRAM_LOW && ip < SOC_RTC_DRAM_HIGH);
 #endif
 #if CONFIG_SPIRAM
-    intptr_t vaddr_start = 0;
-    intptr_t vaddr_end = 0;
-    esp_psram_extram_get_mapped_range(&vaddr_start, &vaddr_end);
-    r |= (ip >= vaddr_start && ip < vaddr_end);
+    r |= esp_psram_check_ptr_addr(p);
 #endif
     return r;
 }
@@ -58,10 +52,7 @@ bool esp_ptr_external_ram(const void *p)
     return false;
 #endif  //!SOC_SPIRAM_SUPPORTED
 #if CONFIG_SPIRAM
-    intptr_t vaddr_start = 0;
-    intptr_t vaddr_end = 0;
-    esp_psram_extram_get_mapped_range(&vaddr_start, &vaddr_end);
-    return (intptr_t)p >= vaddr_start && (intptr_t)p < vaddr_end;
+    return esp_psram_check_ptr_addr(p);
 #else
     return false;
 #endif  //CONFIG_SPIRAM
@@ -70,10 +61,7 @@ bool esp_ptr_external_ram(const void *p)
 #if CONFIG_SPIRAM_ALLOW_STACK_EXTERNAL_MEMORY
 bool esp_stack_ptr_in_extram(uint32_t sp)
 {
-    intptr_t vaddr_start = 0;
-    intptr_t vaddr_end = 0;
-    esp_psram_extram_get_mapped_range(&vaddr_start, &vaddr_end);
-    //Check if stack ptr is in between SOC_EXTRAM_DATA_LOW and SOC_EXTRAM_DATA_HIGH, and 16 byte aligned.
-    return !(sp < vaddr_start + 0x10 || sp > vaddr_end - 0x10 || ((sp & 0xF) != 0));
+    //Check if stack ptr is on PSRAM, and 16 byte aligned.
+    return (esp_psram_check_ptr_addr((void *)sp) && ((sp & 0xF) == 0));
 }
 #endif
diff --git a/components/esp_psram/CMakeLists.txt b/components/esp_psram/CMakeLists.txt
index f589f3dfc5..0fe5d6a60c 100644
--- a/components/esp_psram/CMakeLists.txt
+++ b/components/esp_psram/CMakeLists.txt
@@ -14,7 +14,8 @@ set(srcs)
 if(CONFIG_SPIRAM)
     list(APPEND srcs "esp_psram.c"
                      "mmu.c"
-                     "mmu_psram_flash.c")
+                     "mmu_psram_flash.c"
+                     "ext_mem_layout.c")
 
     if(${target} STREQUAL "esp32")
         list(APPEND srcs "esp32/esp_psram_extram_cache.c"
diff --git a/components/esp_psram/esp_psram.c b/components/esp_psram/esp_psram.c
index cd972a6967..ce23e4f933 100644
--- a/components/esp_psram/esp_psram.c
+++ b/components/esp_psram/esp_psram.c
@@ -26,6 +26,7 @@
 #include "esp_private/mmu_psram_flash.h"
 #include "esp_psram_impl.h"
 #include "esp_psram.h"
+#include "mmu.h"
 
 #if CONFIG_IDF_TARGET_ESP32
 #include "esp32/himem.h"
@@ -43,8 +44,14 @@
 #define PSRAM_MODE PSRAM_VADDR_MODE_NORMAL
 #endif
 
-
-#if CONFIG_SPIRAM
+/**
+ * Two types of PSRAM memory regions for now:
+ * - 8bit aligned
+ * - 32bit aligned
+ */
+#define PSRAM_MEM_TYPE_NUM          2
+#define PSRAM_MEM_8BIT_ALIGNED      0
+#define PSRAM_MEM_32BIT_ALIGNED     1
 
 #if CONFIG_SPIRAM_ALLOW_BSS_SEG_EXTERNAL_MEMORY
 extern uint8_t _ext_ram_bss_start;
@@ -56,13 +63,33 @@ extern uint8_t _ext_ram_noinit_start;
 extern uint8_t _ext_ram_noinit_end;
 #endif  //#if CONFIG_SPIRAM_ALLOW_NOINIT_SEG_EXTERNAL_MEMORY
 
-//These variables are in bytes
-static intptr_t s_allocable_vaddr_start;
-static intptr_t s_allocable_vaddr_end;
-static intptr_t s_mapped_vaddr_start;
-static intptr_t s_mapped_vaddr_end;
+typedef struct {
+    intptr_t vaddr_start;
+    intptr_t vaddr_end;
+    size_t size;        //in bytes
+} psram_mem_t;
 
-static bool s_spiram_inited;
+typedef struct {
+    bool is_initialised;
+    /**
+     * @note 1
+     * As we can't use heap allocator during this stage, we need to statically declare these regions.
+     * Luckily only S2 has two different types of memory regions:
+     * - byte-aligned memory
+     * - word-aligned memory
+     * On the other hand, the type number usually won't be very big
+     *
+     * On other chips, only one region is needed.
+     * So for chips other than S2, size of `regions_to_heap[1]` and `mapped_regions[1]`will always be zero.
+     *
+     * If in the future, this condition is worse (dbus memory isn't consecutive), we need to delegate this context
+     * to chip-specific files, and only keep a (void *) pointer here pointing to those chip-specific contexts
+     */
+    psram_mem_t regions_to_heap[PSRAM_MEM_TYPE_NUM];     //memory regions that are available to be added to the heap allocator
+    psram_mem_t mapped_regions[PSRAM_MEM_TYPE_NUM];      //mapped memory regions
+} psram_ctx_t;
+
+static psram_ctx_t s_psram_ctx;
 static const char* TAG = "esp_psram";
 
 
@@ -86,26 +113,28 @@ static void IRAM_ATTR s_mapping(int v_start, int size)
 }
 #endif  //CONFIG_IDF_TARGET_ESP32
 
+
 esp_err_t esp_psram_init(void)
 {
-    if (s_spiram_inited) {
+    if (s_psram_ctx.is_initialised) {
         return ESP_ERR_INVALID_STATE;
     }
-    esp_err_t ret;
+
+    esp_err_t ret = ESP_FAIL;
     ret = esp_psram_impl_enable(PSRAM_MODE);
     if (ret != ESP_OK) {
 #if CONFIG_SPIRAM_IGNORE_NOTFOUND
-        ESP_EARLY_LOGE(TAG, "SPI RAM enabled but initialization failed. Bailing out.");
+        ESP_EARLY_LOGE(TAG, "PSRAM enabled but initialization failed. Bailing out.");
 #endif
         return ret;
     }
-    s_spiram_inited = true;
+    s_psram_ctx.is_initialised = true;
 
     uint32_t psram_physical_size = 0;
     ret = esp_psram_impl_get_physical_size(&psram_physical_size);
     assert(ret == ESP_OK);
 
-    ESP_EARLY_LOGI(TAG, "Found %dMB SPI RAM device", psram_physical_size / (1024 * 1024));
+    ESP_EARLY_LOGI(TAG, "Found %dMB PSRAM device", psram_physical_size / (1024 * 1024));
     ESP_EARLY_LOGI(TAG, "Speed: %dMHz", CONFIG_SPIRAM_SPEED);
 #if CONFIG_IDF_TARGET_ESP32
     ESP_EARLY_LOGI(TAG, "PSRAM initialized, cache is in %s mode.", \
@@ -155,99 +184,168 @@ esp_err_t esp_psram_init(void)
     ESP_EARLY_LOGV(TAG, "after copy .rodata, used page is %d, start_page is %d, psram_available_size is %d B", used_page, start_page, psram_available_size);
 #endif  //#if CONFIG_SPIRAM_RODATA
 
+    /**
+     * For now,
+     * - we only need to use MMU driver when PSRAM is enabled
+     * - MMU driver isn't public
+     *
+     * So we call `esp_mmu_init()` here, instead of calling it in startup code.
+     */
+    esp_mmu_init();
 
     //----------------------------------Map the PSRAM physical range to MMU-----------------------------//
-    intptr_t vaddr_start = mmu_get_psram_vaddr_start();
-    if (vaddr_start + psram_available_size > mmu_get_psram_vaddr_end()) {
-        psram_available_size = mmu_get_psram_vaddr_end() - vaddr_start;
-        ESP_EARLY_LOGV(TAG, "Virtual address not enough for PSRAM, map as much as we can. %dMB is mapped", psram_available_size / 1024 / 1024);
-    }
+    /**
+     * @note 2
+     * Similarly to @note 1, we expect HW DBUS memory to be consecutive.
+     *
+     * If situation is worse in the future (memory region isn't consecutive), we need to put these logics into chip-specific files
+     */
+    size_t total_mapped_size = 0;
+    size_t size_to_map = 0;
+    size_t byte_aligned_size = 0;
+    ret = esp_mmu_get_largest_free_block(MMU_MEM_CAP_READ | MMU_MEM_CAP_WRITE | MMU_MEM_CAP_8BIT | MMU_MEM_CAP_32BIT, &byte_aligned_size);
+    assert(ret == ESP_OK);
+    size_to_map = MIN(byte_aligned_size, psram_available_size);
+
+    const void *v_start_8bit_aligned = NULL;
+    ret = esp_mmu_find_vaddr_range(size_to_map, MMU_MEM_CAP_READ | MMU_MEM_CAP_WRITE | MMU_MEM_CAP_8BIT | MMU_MEM_CAP_32BIT, &v_start_8bit_aligned);
+    assert(ret == ESP_OK);
 
 #if CONFIG_IDF_TARGET_ESP32
-    s_mapping(vaddr_start, psram_available_size);
+    s_mapping((int)v_start_8bit_aligned, size_to_map);
 #else
     uint32_t actual_mapped_len = 0;
-    mmu_hal_map_region(0, MMU_TARGET_PSRAM0, vaddr_start, MMU_PAGE_TO_BYTES(start_page), psram_available_size, &actual_mapped_len);
-    ESP_EARLY_LOGV(TAG, "actual_mapped_len is 0x%x bytes", actual_mapped_len);
+    mmu_hal_map_region(0, MMU_TARGET_PSRAM0, (intptr_t)v_start_8bit_aligned, MMU_PAGE_TO_BYTES(start_page), size_to_map, &actual_mapped_len);
+    start_page += BYTES_TO_MMU_PAGE(actual_mapped_len);
+    ESP_EARLY_LOGV(TAG, "8bit-aligned-region: actual_mapped_len is 0x%x bytes", actual_mapped_len);
 
-    cache_bus_mask_t bus_mask = cache_ll_l1_get_bus(0, vaddr_start, actual_mapped_len);
+    cache_bus_mask_t bus_mask = cache_ll_l1_get_bus(0, (uint32_t)v_start_8bit_aligned, actual_mapped_len);
     cache_ll_l1_enable_bus(0, bus_mask);
 #if !CONFIG_FREERTOS_UNICORE
-    bus_mask = cache_ll_l1_get_bus(1, vaddr_start, actual_mapped_len);
+    bus_mask = cache_ll_l1_get_bus(1, (uint32_t)v_start_8bit_aligned, actual_mapped_len);
     cache_ll_l1_enable_bus(1, bus_mask);
 #endif
 #endif  //#if CONFIG_IDF_TARGET_ESP32
 
+    s_psram_ctx.mapped_regions[PSRAM_MEM_8BIT_ALIGNED].size = size_to_map;
+    s_psram_ctx.mapped_regions[PSRAM_MEM_8BIT_ALIGNED].vaddr_start = (intptr_t)v_start_8bit_aligned;
+    s_psram_ctx.mapped_regions[PSRAM_MEM_8BIT_ALIGNED].vaddr_end = (intptr_t)v_start_8bit_aligned + size_to_map;
+    s_psram_ctx.regions_to_heap[PSRAM_MEM_8BIT_ALIGNED].size = size_to_map;
+    s_psram_ctx.regions_to_heap[PSRAM_MEM_8BIT_ALIGNED].vaddr_start = (intptr_t)v_start_8bit_aligned;
+    s_psram_ctx.regions_to_heap[PSRAM_MEM_8BIT_ALIGNED].vaddr_end = (intptr_t)v_start_8bit_aligned + size_to_map;
+    ESP_EARLY_LOGV(TAG, "8bit-aligned-range: 0x%x B, starting from: 0x%x", s_psram_ctx.mapped_regions[PSRAM_MEM_8BIT_ALIGNED].size, v_start_8bit_aligned);
+    total_mapped_size += size_to_map;
+
+#if CONFIG_IDF_TARGET_ESP32S2
+    /**
+     * On ESP32S2, there are 2 types of DBUS memory:
+     * - byte-aligned-memory
+     * - word-aligned-memory
+     *
+     * If byte-aligned-memory isn't enough, we search for word-aligned-memory to do mapping
+     */
+    if (total_mapped_size < psram_available_size) {
+        size_to_map = psram_available_size - total_mapped_size;
+
+        size_t word_aligned_size = 0;
+        ret = esp_mmu_get_largest_free_block(MMU_MEM_CAP_READ | MMU_MEM_CAP_WRITE | MMU_MEM_CAP_32BIT, &word_aligned_size);
+        assert(ret == ESP_OK);
+        size_to_map = MIN(word_aligned_size, size_to_map);
+
+        const void *v_start_32bit_aligned = NULL;
+        ret = esp_mmu_find_vaddr_range(size_to_map, MMU_MEM_CAP_READ | MMU_MEM_CAP_WRITE | MMU_MEM_CAP_32BIT, &v_start_32bit_aligned);
+        assert(ret == ESP_OK);
+
+        mmu_hal_map_region(0, MMU_TARGET_PSRAM0, (intptr_t)v_start_32bit_aligned, MMU_PAGE_TO_BYTES(start_page), size_to_map, &actual_mapped_len);
+        ESP_EARLY_LOGV(TAG, "32bit-aligned-region: actual_mapped_len is 0x%x bytes", actual_mapped_len);
+
+        cache_bus_mask_t bus_mask = cache_ll_l1_get_bus(0, (uint32_t)v_start_32bit_aligned, actual_mapped_len);
+        cache_ll_l1_enable_bus(0, bus_mask);
+
+        s_psram_ctx.mapped_regions[PSRAM_MEM_32BIT_ALIGNED].size = size_to_map;
+        s_psram_ctx.mapped_regions[PSRAM_MEM_32BIT_ALIGNED].vaddr_start = (intptr_t)v_start_32bit_aligned;
+        s_psram_ctx.mapped_regions[PSRAM_MEM_32BIT_ALIGNED].vaddr_end = (intptr_t)v_start_32bit_aligned + size_to_map;
+        s_psram_ctx.regions_to_heap[PSRAM_MEM_32BIT_ALIGNED].size = size_to_map;
+        s_psram_ctx.regions_to_heap[PSRAM_MEM_32BIT_ALIGNED].vaddr_start = (intptr_t)v_start_32bit_aligned;
+        s_psram_ctx.regions_to_heap[PSRAM_MEM_32BIT_ALIGNED].vaddr_end = (intptr_t)v_start_32bit_aligned + size_to_map;
+        ESP_EARLY_LOGV(TAG, "32bit-aligned-range: 0x%x B, starting from: 0x%x", s_psram_ctx.mapped_regions[PSRAM_MEM_32BIT_ALIGNED].size, v_start_32bit_aligned);
+        total_mapped_size += size_to_map;
+    }
+#endif  //  #if CONFIG_IDF_TARGET_ESP32S2
+
+    if (total_mapped_size < psram_available_size) {
+        ESP_EARLY_LOGW(TAG, "Virtual address not enough for PSRAM, map as much as we can. %dMB is mapped", total_mapped_size / 1024 / 1024);
+    }
+
     /*------------------------------------------------------------------------------
     * After mapping, we DON'T care about the PSRAM PHYSICAL ADDRESSS ANYMORE!
     *----------------------------------------------------------------------------*/
-    s_mapped_vaddr_start = vaddr_start;
-    s_mapped_vaddr_end = vaddr_start + psram_available_size;
-    s_allocable_vaddr_start = vaddr_start;
-    s_allocable_vaddr_end = vaddr_start + psram_available_size;
 
     //------------------------------------Configure .bss in PSRAM-------------------------------------//
 #if CONFIG_SPIRAM_ALLOW_BSS_SEG_EXTERNAL_MEMORY
     //should never be negative number
     uint32_t ext_bss_size = ((intptr_t)&_ext_ram_bss_end - (intptr_t)&_ext_ram_bss_start);
     ESP_EARLY_LOGV(TAG, "ext_bss_size is %d", ext_bss_size);
-    s_allocable_vaddr_start += ext_bss_size;
+    s_psram_ctx.regions_to_heap[PSRAM_MEM_8BIT_ALIGNED].vaddr_start += ext_bss_size;
+    s_psram_ctx.regions_to_heap[PSRAM_MEM_8BIT_ALIGNED].size -= ext_bss_size;
 #endif  //#if CONFIG_SPIRAM_ALLOW_BSS_SEG_EXTERNAL_MEMORY
 
 #if CONFIG_SPIRAM_ALLOW_NOINIT_SEG_EXTERNAL_MEMORY
     uint32_t ext_noinit_size = ((intptr_t)&_ext_ram_noinit_end - (intptr_t)&_ext_ram_noinit_start);
     ESP_EARLY_LOGV(TAG, "ext_noinit_size is %d", ext_noinit_size);
-    s_allocable_vaddr_start += ext_noinit_size;
+    s_psram_ctx.regions_to_heap[PSRAM_MEM_8BIT_ALIGNED].vaddr_start += ext_noinit_size;
+    s_psram_ctx.regions_to_heap[PSRAM_MEM_8BIT_ALIGNED].size -= ext_noinit_size;
 #endif
 
 #if CONFIG_IDF_TARGET_ESP32
-    s_allocable_vaddr_end -= esp_himem_reserved_area_size() - 1;
+    s_psram_ctx.regions_to_heap[PSRAM_MEM_8BIT_ALIGNED].size -= esp_himem_reserved_area_size() - 1;
 #endif
 
-    ESP_EARLY_LOGV(TAG, "s_allocable_vaddr_start is 0x%x, s_allocable_vaddr_end is 0x%x", s_allocable_vaddr_start, s_allocable_vaddr_end);
     return ESP_OK;
 }
 
-/**
- * Add the PSRAM available region to heap allocator. Heap allocator knows the capabilities of this type of memory,
- * so there's no need to explicitly specify them.
- */
+
 esp_err_t esp_psram_extram_add_to_heap_allocator(void)
 {
-    ESP_EARLY_LOGI(TAG, "Adding pool of %dK of external SPI memory to heap allocator", (s_allocable_vaddr_end - s_allocable_vaddr_start) / 1024);
-    return heap_caps_add_region(s_allocable_vaddr_start, s_allocable_vaddr_end);
-}
+    esp_err_t ret = ESP_FAIL;
 
-esp_err_t IRAM_ATTR esp_psram_extram_get_mapped_range(intptr_t *out_vstart, intptr_t *out_vend)
-{
-    if (!out_vstart || !out_vend) {
-        return ESP_ERR_INVALID_ARG;
+    uint32_t byte_aligned_caps[] = {MALLOC_CAP_SPIRAM|MALLOC_CAP_DEFAULT, 0, MALLOC_CAP_8BIT|MALLOC_CAP_32BIT};
+    ret = heap_caps_add_region_with_caps(byte_aligned_caps,
+                                         s_psram_ctx.regions_to_heap[PSRAM_MEM_8BIT_ALIGNED].vaddr_start,
+                                         s_psram_ctx.regions_to_heap[PSRAM_MEM_8BIT_ALIGNED].vaddr_end);
+    if (ret != ESP_OK) {
+        return ret;
     }
 
-    if (!s_spiram_inited) {
-        return ESP_ERR_INVALID_STATE;
+    if (s_psram_ctx.regions_to_heap[PSRAM_MEM_32BIT_ALIGNED].size) {
+        assert(s_psram_ctx.regions_to_heap[PSRAM_MEM_32BIT_ALIGNED].vaddr_start);
+        uint32_t word_aligned_caps[] = {MALLOC_CAP_SPIRAM|MALLOC_CAP_DEFAULT, 0, MALLOC_CAP_32BIT};
+        ret = heap_caps_add_region_with_caps(word_aligned_caps,
+                                             s_psram_ctx.regions_to_heap[PSRAM_MEM_32BIT_ALIGNED].vaddr_start,
+                                             s_psram_ctx.regions_to_heap[PSRAM_MEM_32BIT_ALIGNED].vaddr_end);
+        if (ret != ESP_OK) {
+            return ret;
+        }
     }
 
-    *out_vstart = s_mapped_vaddr_start;
-    *out_vend = s_mapped_vaddr_end;
+    ESP_EARLY_LOGI(TAG, "Adding pool of %dK of PSRAM memory to heap allocator",
+                   (s_psram_ctx.regions_to_heap[PSRAM_MEM_8BIT_ALIGNED].size + s_psram_ctx.regions_to_heap[PSRAM_MEM_32BIT_ALIGNED].size) / 1024);
+
     return ESP_OK;
 }
 
-esp_err_t esp_psram_extram_get_alloced_range(intptr_t *out_vstart, intptr_t *out_vend)
+
+bool IRAM_ATTR esp_psram_check_ptr_addr(const void *p)
 {
-    if (!out_vstart || !out_vend) {
-        return ESP_ERR_INVALID_ARG;
+    if (!s_psram_ctx.is_initialised) {
+        return false;
     }
 
-    if (!s_spiram_inited) {
-        return ESP_ERR_INVALID_STATE;
-    }
-
-    *out_vstart = s_allocable_vaddr_start;
-    *out_vend = s_allocable_vaddr_end;
-    return ESP_OK;
+    return ((intptr_t)p >= s_psram_ctx.mapped_regions[PSRAM_MEM_8BIT_ALIGNED].vaddr_start && (intptr_t)p < s_psram_ctx.mapped_regions[PSRAM_MEM_8BIT_ALIGNED].vaddr_end) ||
+           ((intptr_t)p >= s_psram_ctx.mapped_regions[PSRAM_MEM_32BIT_ALIGNED].vaddr_start && (intptr_t)p < s_psram_ctx.mapped_regions[PSRAM_MEM_32BIT_ALIGNED].vaddr_end);
 }
 
+
 esp_err_t esp_psram_extram_reserve_dma_pool(size_t size)
 {
     if (size == 0) {
@@ -276,9 +374,9 @@ esp_err_t esp_psram_extram_reserve_dma_pool(size_t size)
     return ESP_OK;
 }
 
-bool IRAM_ATTR esp_psram_is_initialized(void)
+bool IRAM_ATTR __attribute__((pure)) esp_psram_is_initialized(void)
 {
-    return s_spiram_inited;
+    return s_psram_ctx.is_initialised;
 }
 
 size_t esp_psram_get_size(void)
@@ -302,45 +400,68 @@ uint8_t esp_psram_io_get_cs_io(void)
  true when RAM seems OK, false when test fails. WARNING: Do not run this before the 2nd cpu has been
  initialized (in a two-core system) or after the heap allocator has taken ownership of the memory.
 */
-bool esp_psram_extram_test(void)
+static bool s_test_psram(intptr_t v_start, size_t size, intptr_t reserved_start, intptr_t reserved_end)
 {
-#if CONFIG_SPIRAM_ALLOW_NOINIT_SEG_EXTERNAL_MEMORY
-    const void *keepout_addr_low = (const void*)&_ext_ram_noinit_start;
-    const void *keepout_addr_high = (const void*)&_ext_ram_noinit_end;
-#else
-    const void *keepout_addr_low = 0;
-    const void *keepout_addr_high = 0;
-#endif
-
-    volatile int *spiram = (volatile int *)s_mapped_vaddr_start;
+    volatile int *spiram = (volatile int *)v_start;
     size_t p;
-    size_t s = s_mapped_vaddr_end - s_mapped_vaddr_start;
-    int errct=0;
-    int initial_err=-1;
-    for (p=0; p<(s/sizeof(int)); p+=8) {
-        const void *addr = (const void *)&spiram[p];
-        if ((keepout_addr_low <= addr) && (addr < keepout_addr_high)) {
+    int errct = 0;
+    int initial_err = -1;
+    for (p = 0; p < (size / sizeof(int)); p += 8) {
+        intptr_t addr = (intptr_t)&spiram[p];
+        if ((reserved_start <= addr) && (addr < reserved_end)) {
             continue;
         }
-        spiram[p]=p^0xAAAAAAAA;
+        spiram[p] = p ^ 0xAAAAAAAA;
     }
-    for (p=0; p<(s/sizeof(int)); p+=8) {
-        const void *addr = (const void *)&spiram[p];
-        if ((keepout_addr_low <= addr) && (addr < keepout_addr_high)) {
+    for (p = 0; p < (size / sizeof(int)); p += 8) {
+        intptr_t addr = (intptr_t)&spiram[p];
+        if ((reserved_start <= addr) && (addr < reserved_end)) {
             continue;
         }
-        if (spiram[p]!=(p^0xAAAAAAAA)) {
+        if (spiram[p] != (p ^ 0xAAAAAAAA)) {
             errct++;
-            if (errct==1) initial_err=p*4;
+            if (errct == 1) {
+                initial_err = p * 4;
+            }
         }
     }
     if (errct) {
-        ESP_EARLY_LOGE(TAG, "SPI SRAM memory test fail. %d/%d writes failed, first @ %X\n", errct, s/32, initial_err + s_mapped_vaddr_start);
+        ESP_EARLY_LOGE(TAG, "SPI SRAM memory test fail. %d/%d writes failed, first @ %X\n", errct, size/32, initial_err + v_start);
         return false;
     } else {
         ESP_EARLY_LOGI(TAG, "SPI SRAM memory test OK");
         return true;
     }
+
 }
 
-#endif  //#if CONFIG_SPIRAM
+bool esp_psram_extram_test(void)
+{
+    bool test_success = false;
+#if CONFIG_SPIRAM_ALLOW_NOINIT_SEG_EXTERNAL_MEMORY
+    intptr_t noinit_vstart = (intptr_t)&_ext_ram_noinit_start;
+    intptr_t noinit_vend = (intptr_t)&_ext_ram_noinit_end;
+#else
+    intptr_t noinit_vstart = 0;
+    intptr_t noinit_vend = 0;
+#endif
+    test_success = s_test_psram(s_psram_ctx.mapped_regions[PSRAM_MEM_8BIT_ALIGNED].vaddr_start,
+                                s_psram_ctx.mapped_regions[PSRAM_MEM_8BIT_ALIGNED].size,
+                                noinit_vstart,
+                                noinit_vend);
+    if (!test_success) {
+        return false;
+    }
+
+    if (s_psram_ctx.mapped_regions[PSRAM_MEM_32BIT_ALIGNED].size) {
+        test_success = s_test_psram(s_psram_ctx.mapped_regions[PSRAM_MEM_32BIT_ALIGNED].vaddr_start,
+                                    s_psram_ctx.mapped_regions[PSRAM_MEM_32BIT_ALIGNED].size,
+                                    0,
+                                    0);
+    }
+    if (!test_success) {
+        return false;
+    }
+
+    return true;
+}
diff --git a/components/esp_psram/ext_mem_layout.c b/components/esp_psram/ext_mem_layout.c
new file mode 100644
index 0000000000..1a5a61dc89
--- /dev/null
+++ b/components/esp_psram/ext_mem_layout.c
@@ -0,0 +1,77 @@
+/*
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#include <stdlib.h>
+#include <stdint.h>
+#include "sdkconfig.h"
+#include "soc/ext_mem_defs.h"
+#include "ext_mem_layout.h"
+#include "mmu.h"
+
+
+#if CONFIG_IDF_TARGET_ESP32
+/**
+ * These regions is referring to linear address
+ * The start addresses in this list should always be sorted from low to high, as MMU driver will need to
+ * coalesce adjacent regions
+ */
+const mmu_mem_region_t g_mmu_mem_regions[SOC_MMU_LINEAR_ADDRESS_REGION_NUM] = {
+
+    /*linear start                     linear end                         bus size                        bus ID,          bus capabilities */
+
+    //Can be used for text
+    {SOC_MMU_IRAM0_LINEAR_ADDRESS_LOW, SOC_MMU_IRAM0_LINEAR_ADDRESS_HIGH, BUS_SIZE(SOC_MMU_IRAM0_LINEAR), CACHE_BUS_IBUS0, MMU_MEM_CAP_EXEC | MMU_MEM_CAP_READ | MMU_MEM_CAP_32BIT},
+    //Can be used for text
+    {SOC_MMU_IRAM1_LINEAR_ADDRESS_LOW, SOC_MMU_IRAM1_LINEAR_ADDRESS_HIGH, BUS_SIZE(SOC_MMU_IRAM1_LINEAR), CACHE_BUS_IBUS1, MMU_MEM_CAP_EXEC | MMU_MEM_CAP_READ | MMU_MEM_CAP_32BIT},
+    //Can be used for text
+    {SOC_MMU_IROM0_LINEAR_ADDRESS_LOW, SOC_MMU_IROM0_LINEAR_ADDRESS_HIGH, BUS_SIZE(SOC_MMU_IROM0_LINEAR), CACHE_BUS_IBUS2, MMU_MEM_CAP_EXEC | MMU_MEM_CAP_READ | MMU_MEM_CAP_32BIT},
+    //Can be used for rodata
+    {SOC_MMU_DROM0_LINEAR_ADDRESS_LOW, SOC_MMU_DROM0_LINEAR_ADDRESS_HIGH, BUS_SIZE(SOC_MMU_DROM0_LINEAR), CACHE_BUS_DBUS0, MMU_MEM_CAP_READ | MMU_MEM_CAP_32BIT | MMU_MEM_CAP_8BIT},
+    //Can be used for PSRAM
+    {SOC_MMU_DRAM1_LINEAR_ADDRESS_LOW, SOC_MMU_DRAM1_LINEAR_ADDRESS_HIGH, BUS_SIZE(SOC_MMU_DRAM1_LINEAR), CACHE_BUS_DBUS1, MMU_MEM_CAP_READ | MMU_MEM_CAP_WRITE | MMU_MEM_CAP_32BIT | MMU_MEM_CAP_8BIT},
+};
+
+
+#elif CONFIG_IDF_TARGET_ESP32S2
+/**
+ * These regions is referring to linear address
+ * The start addresses in this list should always be sorted from low to high, as MMU driver will need to
+ * coalesce adjacent regions
+ */
+const mmu_mem_region_t g_mmu_mem_regions[SOC_MMU_LINEAR_ADDRESS_REGION_NUM] = {
+
+    /*linear start                     linear end                         bus size                        bus ID,          bus capabilities */
+
+    //Can be used for text
+    {SOC_MMU_IRAM0_LINEAR_ADDRESS_LOW, SOC_MMU_IRAM0_LINEAR_ADDRESS_HIGH, BUS_SIZE(SOC_MMU_IRAM0_LINEAR), CACHE_BUS_IBUS0, MMU_MEM_CAP_EXEC | MMU_MEM_CAP_READ | MMU_MEM_CAP_32BIT},
+    //Can be used for text
+    {SOC_MMU_IRAM1_LINEAR_ADDRESS_LOW, SOC_MMU_IRAM1_LINEAR_ADDRESS_HIGH, BUS_SIZE(SOC_MMU_IRAM1_LINEAR), CACHE_BUS_IBUS1, MMU_MEM_CAP_EXEC | MMU_MEM_CAP_READ | MMU_MEM_CAP_32BIT},
+    //Can be used for Flash rodata, connected by IBUS
+    {SOC_MMU_DROM0_LINEAR_ADDRESS_LOW, SOC_MMU_DROM0_LINEAR_ADDRESS_HIGH, BUS_SIZE(SOC_MMU_DROM0_LINEAR), CACHE_BUS_IBUS2, MMU_MEM_CAP_READ | MMU_MEM_CAP_32BIT | MMU_MEM_CAP_8BIT},
+    //Can be used for PSRAM
+    {SOC_MMU_DPORT_LINEAR_ADDRESS_LOW, SOC_MMU_DPORT_LINEAR_ADDRESS_HIGH, BUS_SIZE(SOC_MMU_DPORT_LINEAR), CACHE_BUS_DBUS2, MMU_MEM_CAP_READ | MMU_MEM_CAP_WRITE | MMU_MEM_CAP_32BIT},
+    //Can be used for PSRAM
+    {SOC_MMU_DRAM1_LINEAR_ADDRESS_LOW, SOC_MMU_DRAM1_LINEAR_ADDRESS_HIGH, BUS_SIZE(SOC_MMU_DRAM1_LINEAR), CACHE_BUS_DBUS1, MMU_MEM_CAP_READ | MMU_MEM_CAP_WRITE | MMU_MEM_CAP_32BIT | MMU_MEM_CAP_8BIT},
+    //Can be used for PSRAM
+    {SOC_MMU_DRAM0_LINEAR_ADDRESS_LOW, SOC_MMU_DRAM0_LINEAR_ADDRESS_HIGH, BUS_SIZE(SOC_MMU_DRAM0_LINEAR), CACHE_BUS_DBUS0, MMU_MEM_CAP_READ | MMU_MEM_CAP_WRITE | MMU_MEM_CAP_32BIT | MMU_MEM_CAP_8BIT},
+};
+
+
+#elif CONFIG_IDF_TARGET_ESP32S3
+/**
+ * The start addresses in this list should always be sorted from low to high, as MMU driver will need to
+ * coalesce adjacent regions
+ */
+const mmu_mem_region_t g_mmu_mem_regions[SOC_MMU_LINEAR_ADDRESS_REGION_NUM] = {
+
+    /*linear start                     linear end                         bus size                        bus ID,                            bus capabilities */
+
+    /**
+     * Can be used for Flash text, rodata, and PSRAM
+     * IRAM0 linear address should be always the same as DRAM0 linear address
+     */
+    {SOC_MMU_IRAM0_LINEAR_ADDRESS_LOW, SOC_MMU_IRAM0_LINEAR_ADDRESS_HIGH, BUS_SIZE(SOC_MMU_IRAM0_LINEAR), CACHE_BUS_IBUS0 | CACHE_BUS_DBUS0, MMU_MEM_CAP_EXEC | MMU_MEM_CAP_READ | MMU_MEM_CAP_WRITE | MMU_MEM_CAP_32BIT | MMU_MEM_CAP_8BIT},
+};
+#endif
diff --git a/components/esp_psram/ext_mem_layout.h b/components/esp_psram/ext_mem_layout.h
new file mode 100644
index 0000000000..539b3cc520
--- /dev/null
+++ b/components/esp_psram/ext_mem_layout.h
@@ -0,0 +1,32 @@
+/*
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+#include <stdlib.h>
+#include <stdint.h>
+#include <stdbool.h>
+#include "sdkconfig.h"
+#include "soc/soc_caps.h"
+#include "hal/cache_types.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+
+typedef struct {
+    intptr_t start;
+    intptr_t end;
+    size_t size;
+    cache_bus_mask_t bus_id;
+    uint32_t caps;
+} mmu_mem_region_t;
+
+//These regions is referring to linear address
+extern const mmu_mem_region_t g_mmu_mem_regions[SOC_MMU_LINEAR_ADDRESS_REGION_NUM];
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/esp_psram/include/esp_private/esp_psram_extram.h b/components/esp_psram/include/esp_private/esp_psram_extram.h
index a05a371c76..5cd7e52a15 100644
--- a/components/esp_psram/include/esp_private/esp_psram_extram.h
+++ b/components/esp_psram/include/esp_private/esp_psram_extram.h
@@ -15,32 +15,15 @@ extern "C" {
 #endif
 
 /**
- * @brief Get the psram mapped vaddr range
+ * @brief Check if the pointer is on PSRAM
  *
- * @param[out] out_vstart PSRAM virtual address start
- * @param[out] out_vend   PSRAM virtual address end
- *
- * @note [out_vstart, out_vend), `out_vend` isn't included.
+ * @param[in] p  The pointer to check
  *
  * @return
- *        - ESP_OK                  On success
- *        - ESP_ERR_INVALID_STATE   PSRAM is not initialized successfully
+ *        - False: the pointer isn't on PSRAM, or PSRAM isn't initialised successfully
+ *        - True:  the pointer is on PSRAM
  */
-esp_err_t esp_psram_extram_get_mapped_range(intptr_t *out_vstart, intptr_t *out_vend);
-
-/**
- * @brief Get the psram alloced vaddr range
- *
- * @param[out] out_vstart PSRAM virtual address start
- * @param[out] out_vend   PSRAM virtual address end
- *
- * @note [out_vstart, out_vend), `out_vend` isn't included.
- *
- * @return
- *        - ESP_OK                  On success
- *        - ESP_ERR_INVALID_STATE   PSRAM is not initialized successfully
- */
-esp_err_t esp_psram_extram_get_alloced_range(intptr_t *out_vstart, intptr_t *out_vend);
+bool esp_psram_check_ptr_addr(const void *p);
 
 /**
  * @brief Add the initialized PSRAM to the heap allocator.
diff --git a/components/esp_psram/include/esp_private/mmu_psram_flash.h b/components/esp_psram/include/esp_private/mmu_psram_flash.h
index 58bb188610..9c0b62ee2b 100644
--- a/components/esp_psram/include/esp_private/mmu_psram_flash.h
+++ b/components/esp_psram/include/esp_private/mmu_psram_flash.h
@@ -35,20 +35,6 @@ extern "C" {
 #define BYTES_TO_MMU_PAGE(bytes)        ((bytes) / MMU_PAGE_SIZE)
 #endif
 
-/**
- * @brief Get the vaddr start for PSRAM
- *
- * @return PSRAM vaddr start address
- */
-intptr_t mmu_get_psram_vaddr_start(void);
-
-/**
- * @brief Get the vaddr end for PSRAM
- *
- * @return PSRAM vaddr end address
- */
-intptr_t mmu_get_psram_vaddr_end(void);
-
 /*----------------------------------------------------------------------------
                     Part 1 APIs (See @Backgrounds on top of this file)
 -------------------------------------------------------------------------------*/
diff --git a/components/esp_psram/mmu.c b/components/esp_psram/mmu.c
index 54509b44ae..74d9a488fc 100644
--- a/components/esp_psram/mmu.c
+++ b/components/esp_psram/mmu.c
@@ -15,52 +15,253 @@
  */
 
 #include <stdint.h>
+#include <string.h>
 #include <sys/param.h>
 #include "sdkconfig.h"
 #include "esp_attr.h"
 #include "esp_log.h"
-#include "soc/ext_mem_defs.h"
-#include "esp_private/mmu_psram_flash.h"
-
-#if CONFIG_IDF_TARGET_ESP32S2
-#include "soc/extmem_reg.h"
-#include "esp32s2/rom/cache.h"
-#elif CONFIG_IDF_TARGET_ESP32S3
-#include "soc/extmem_reg.h"
-#include "esp32s3/rom/cache.h"
-#endif
+#include "esp_check.h"
+#include "soc/soc_caps.h"
+#include "ext_mem_layout.h"
+#include "freertos/FreeRTOS.h"
+#include "hal/cache_types.h"
+#include "hal/cache_ll.h"
+#include "hal/mmu_types.h"
+#include "hal/mmu_ll.h"
+#include "mmu.h"
 
 
 #define ALIGN_UP_BY(num, align) (((num) + ((align) - 1)) & ~((align) - 1))
-__attribute__((unused)) static const char *TAG = "mmu";
+#define MMU_PAGE_SIZE           CONFIG_MMU_PAGE_SIZE
+
+//This flag indicates the memory region is merged, we don't care about it anymore
+#define MEM_REGION_MERGED             -1
+
+static const char *TAG = "mmu";
 extern int _instruction_reserved_start;
 extern int _instruction_reserved_end;
 extern int _rodata_reserved_start;
 extern int _rodata_reserved_end;
 
+typedef struct mmu_linear_mem_ {
+    cache_bus_mask_t bus_id;
+    intptr_t start;
+    intptr_t end;
+    size_t pool_size;
+    intptr_t free_head;
+    size_t free_size;
+    int caps;
+} mmu_linear_mem_t;
 
-intptr_t mmu_get_psram_vaddr_start(void)
+typedef struct {
+    /**
+     * number of memory regions that are available, after coalescing, this number should be smaller than or equal to `SOC_MMU_LINEAR_ADDRESS_REGION_NUM`
+     */
+    uint32_t num_regions;
+    /**
+     * This saves the available MMU linear address regions,
+     * after reserving flash .rodata and .text, and after coalescing.
+     * Only the first `num_regions` items are valid
+     */
+    mmu_linear_mem_t mem_regions[SOC_MMU_LINEAR_ADDRESS_REGION_NUM];
+} mmu_ctx_t;
+
+static mmu_ctx_t s_mmu_ctx;
+
+
+static void s_reserve_irom_region(mmu_linear_mem_t *hw_mem_regions, int region_nums)
 {
-#if CONFIG_IDF_TARGET_ESP32S3
+    /**
+     * We follow the way how 1st bootloader load flash .text:
+     *
+     * - Now IBUS addresses (between `_instruction_reserved_start` and `_instruction_reserved_end`) are consecutive on all chips,
+     *   we strongly rely on this to calculate the .text length
+     */
+    size_t irom_len_to_reserve = (uint32_t)&_instruction_reserved_end - (uint32_t)&_instruction_reserved_start;
+    assert((mmu_ll_vaddr_to_laddr((uint32_t)&_instruction_reserved_end) - mmu_ll_vaddr_to_laddr((uint32_t)&_instruction_reserved_start)) == irom_len_to_reserve);
 
-    intptr_t rodata_end_aligned = ALIGN_UP_BY((intptr_t)&_rodata_reserved_end, MMU_PAGE_SIZE);
-    ESP_EARLY_LOGV(TAG, "rodata_end_aligned is 0x%x bytes", rodata_end_aligned);
-    return rodata_end_aligned;
+    irom_len_to_reserve = ALIGN_UP_BY(irom_len_to_reserve, MMU_PAGE_SIZE);
+    cache_bus_mask_t bus_mask = cache_ll_l1_get_bus(0, (uint32_t)&_instruction_reserved_start, irom_len_to_reserve);
 
-#elif CONFIG_IDF_TARGET_ESP32S2
-    return DPORT_CACHE_ADDRESS_LOW;
-#else   //CONFIG_IDF_TARGET_ESP32
-    return DRAM1_CACHE_ADDRESS_LOW;
-#endif
+    for (int i = 0; i < SOC_MMU_LINEAR_ADDRESS_REGION_NUM; i++) {
+        if (bus_mask & hw_mem_regions[i].bus_id) {
+            if (hw_mem_regions[i].pool_size <= irom_len_to_reserve) {
+                hw_mem_regions[i].free_head = hw_mem_regions[i].end;
+                hw_mem_regions[i].free_size = 0;
+                irom_len_to_reserve -= hw_mem_regions[i].pool_size;
+            } else {
+                hw_mem_regions[i].free_head = hw_mem_regions[i].free_head + irom_len_to_reserve;
+                hw_mem_regions[i].free_size -= irom_len_to_reserve;
+            }
+        }
+    }
 }
 
-intptr_t mmu_get_psram_vaddr_end(void)
+static void s_reserve_drom_region(mmu_linear_mem_t *hw_mem_regions, int region_nums)
 {
-#if CONFIG_IDF_TARGET_ESP32S3
-    return DRAM0_CACHE_ADDRESS_HIGH;
-#elif CONFIG_IDF_TARGET_ESP32S2
-    return DRAM0_CACHE_ADDRESS_HIGH;
-#else   //CONFIG_IDF_TARGET_ESP32
-    return DRAM1_CACHE_ADDRESS_HIGH;
-#endif
+    /**
+     * Similarly, we follow the way how 1st bootloader load flash .rodata:
+     */
+    size_t drom_len_to_reserve = (uint32_t)&_rodata_reserved_end - (uint32_t)&_rodata_reserved_start;
+    assert((mmu_ll_vaddr_to_laddr((uint32_t)&_rodata_reserved_end) - mmu_ll_vaddr_to_laddr((uint32_t)&_rodata_reserved_start)) == drom_len_to_reserve);
+
+    drom_len_to_reserve = ALIGN_UP_BY(drom_len_to_reserve, MMU_PAGE_SIZE);
+    cache_bus_mask_t bus_mask = cache_ll_l1_get_bus(0, (uint32_t)&_rodata_reserved_start, drom_len_to_reserve);
+
+    for (int i = 0; i < SOC_MMU_LINEAR_ADDRESS_REGION_NUM; i++) {
+        if (bus_mask & hw_mem_regions[i].bus_id) {
+            if (hw_mem_regions[i].pool_size <= drom_len_to_reserve) {
+                hw_mem_regions[i].free_head = hw_mem_regions[i].end;
+                hw_mem_regions[i].free_size = 0;
+                drom_len_to_reserve -= hw_mem_regions[i].pool_size;
+            } else {
+                hw_mem_regions[i].free_head = hw_mem_regions[i].free_head + drom_len_to_reserve;
+                hw_mem_regions[i].free_size -= drom_len_to_reserve;
+            }
+        }
+    }
+}
+
+void esp_mmu_init(void)
+{
+    mmu_linear_mem_t hw_mem_regions[SOC_MMU_LINEAR_ADDRESS_REGION_NUM] = {};
+
+    for (int i = 0; i < SOC_MMU_LINEAR_ADDRESS_REGION_NUM; i++) {
+        hw_mem_regions[i].start = g_mmu_mem_regions[i].start;
+        hw_mem_regions[i].end = g_mmu_mem_regions[i].end;
+        hw_mem_regions[i].pool_size = g_mmu_mem_regions[i].size;
+        hw_mem_regions[i].free_size = g_mmu_mem_regions[i].size;
+        hw_mem_regions[i].free_head = g_mmu_mem_regions[i].start;
+        hw_mem_regions[i].bus_id = g_mmu_mem_regions[i].bus_id;
+        hw_mem_regions[i].caps = g_mmu_mem_regions[i].caps;
+#if CONFIG_IDF_TARGET_ESP32 || CONFIG_IDF_TARGET_ESP32S2
+        assert(__builtin_popcount(hw_mem_regions[i].bus_id) == 1);
+#endif
+        assert(hw_mem_regions[i].pool_size % MMU_PAGE_SIZE == 0);
+    }
+
+    //First reserve memory regions used for irom and drom, as we must follow the way how 1st bootloader load them
+    s_reserve_irom_region(hw_mem_regions, SOC_MMU_LINEAR_ADDRESS_REGION_NUM);
+    s_reserve_drom_region(hw_mem_regions, SOC_MMU_LINEAR_ADDRESS_REGION_NUM);
+
+    if (SOC_MMU_LINEAR_ADDRESS_REGION_NUM > 1) {
+        //Now we can coalesce adjacent regions
+        for (int i = 1; i < SOC_MMU_LINEAR_ADDRESS_REGION_NUM; i++) {
+            mmu_linear_mem_t *a = &hw_mem_regions[i - 1];
+            mmu_linear_mem_t *b = &hw_mem_regions[i];
+            if ((b->free_head == a->end) && (b->caps == a->caps)) {
+                a->caps = MEM_REGION_MERGED;
+                b->bus_id |= a->bus_id;
+                b->start = a->start;
+                b->pool_size += a->pool_size;
+                b->free_head = a->free_head;
+                b->free_size += a->free_size;
+            }
+        }
+    }
+
+    //Count the mem regions left after coalescing
+    uint32_t region_num = 0;
+    for (int i = 0; i < SOC_MMU_LINEAR_ADDRESS_REGION_NUM; i++) {
+        if(hw_mem_regions[i].caps != MEM_REGION_MERGED) {
+            region_num++;
+        }
+    }
+    ESP_EARLY_LOGV(TAG, "after coalescing, %d regions are left", region_num);
+
+    //Initialise `s_mmu_ctx.mem_regions[]`, as we've done all static allocation, to prepare available virtual memory regions
+    uint32_t available_region_idx = 0;
+    s_mmu_ctx.num_regions = region_num;
+    for (int i = 0; i < SOC_MMU_LINEAR_ADDRESS_REGION_NUM; i++) {
+        if (hw_mem_regions[i].caps == MEM_REGION_MERGED) {
+            continue;
+        }
+
+        memcpy(&s_mmu_ctx.mem_regions[available_region_idx], &hw_mem_regions[i], sizeof(mmu_linear_mem_t));
+        available_region_idx++;
+    }
+
+    assert(available_region_idx == region_num);
+}
+
+esp_err_t esp_mmu_get_largest_free_block(int caps, size_t *out_len)
+{
+    ESP_RETURN_ON_FALSE(out_len, ESP_ERR_INVALID_ARG, TAG, "null pointer");
+    if (caps & MMU_MEM_CAP_EXEC) {
+        if ((caps & MMU_MEM_CAP_8BIT) || (caps & MMU_MEM_CAP_WRITE)) {
+            //None of the executable memory are expected to be 8-bit accessible or writable.
+            return ESP_ERR_INVALID_ARG;
+        }
+    }
+    *out_len = 0;
+
+    size_t max = 0;
+
+    for (int i = 0; i < s_mmu_ctx.num_regions; i++) {
+        if ((s_mmu_ctx.mem_regions[i].caps & caps) == caps) {
+            if (s_mmu_ctx.mem_regions[i].free_size > max) {
+                max = s_mmu_ctx.mem_regions[i].free_size;
+            }
+        }
+    }
+
+    *out_len = max;
+
+    return ESP_OK;
+}
+
+esp_err_t esp_mmu_find_vaddr_range(size_t size, uint32_t caps, const void **out_ptr)
+{
+    ESP_RETURN_ON_FALSE(out_ptr, ESP_ERR_INVALID_ARG, TAG, "null pointer");
+    if (caps & MMU_MEM_CAP_EXEC) {
+        if ((caps & MMU_MEM_CAP_8BIT) || (caps & MMU_MEM_CAP_WRITE)) {
+            //None of the executable memory are expected to be 8-bit accessible or writable.
+            return ESP_ERR_INVALID_ARG;
+        }
+        caps |= MMU_MEM_CAP_32BIT;
+    }
+
+    size_t aligned_size = ALIGN_UP_BY(size, MMU_PAGE_SIZE);
+    bool is_match = false;
+    uint32_t laddr = 0;
+
+    for (int i = 0; i < s_mmu_ctx.num_regions; i++) {
+        if ((s_mmu_ctx.mem_regions[i].caps & caps) == caps) {
+            if (s_mmu_ctx.mem_regions[i].free_size < aligned_size) {
+                continue;
+            } else {
+                laddr = (uint32_t)s_mmu_ctx.mem_regions[i].free_head;
+                s_mmu_ctx.mem_regions[i].free_head += aligned_size;
+                s_mmu_ctx.mem_regions[i].free_size -= aligned_size;
+                is_match = true;
+                break;
+            }
+        }
+    }
+    ESP_RETURN_ON_FALSE(is_match, ESP_ERR_NOT_FOUND, TAG, "no such vaddr range");
+    ESP_EARLY_LOGV(TAG, "found laddr is 0x%x", laddr);
+
+    if (caps & MMU_MEM_CAP_EXEC) {
+        laddr = mmu_ll_laddr_to_vaddr(laddr, MMU_VADDR_INSTRUCTION);
+    } else {
+        laddr = mmu_ll_laddr_to_vaddr(laddr, MMU_VADDR_DATA);
+    }
+    *out_ptr = (void *)laddr;
+
+    return ESP_OK;
+}
+
+esp_err_t esp_mmu_dump_region_usage(void)
+{
+    for (int i = 0; i < s_mmu_ctx.num_regions; i++) {
+        ESP_EARLY_LOGI(TAG, "bus_id: 0x%x", s_mmu_ctx.mem_regions[i].bus_id);
+        ESP_EARLY_LOGI(TAG, "start: 0x%x", s_mmu_ctx.mem_regions[i].start);
+        ESP_EARLY_LOGI(TAG, "end: 0x%x", s_mmu_ctx.mem_regions[i].end);
+        ESP_EARLY_LOGI(TAG, "pool_size: 0x%x", s_mmu_ctx.mem_regions[i].pool_size);
+        ESP_EARLY_LOGI(TAG, "free_head: 0x%x", s_mmu_ctx.mem_regions[i].free_head);
+        ESP_EARLY_LOGI(TAG, "free_size: 0x%x", s_mmu_ctx.mem_regions[i].free_size);
+        ESP_EARLY_LOGI(TAG, "caps: 0x%x\n", s_mmu_ctx.mem_regions[i].caps);
+    }
+
+    return ESP_OK;
 }
diff --git a/components/esp_psram/mmu.h b/components/esp_psram/mmu.h
new file mode 100644
index 0000000000..98dab60230
--- /dev/null
+++ b/components/esp_psram/mmu.h
@@ -0,0 +1,76 @@
+/*
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdlib.h>
+#include <stdint.h>
+#include "esp_err.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/**
+ * This file will be moved out of `esp_psram` component. And will be
+ * future MMU driver, to maintain all the external memory contexts including:
+ * - Flash
+ * - PSRAM
+ * - DDR
+ *
+ * Now only support ESP32, ESP32S2, ESP32S3 virtual address maintenance, and is internal
+ */
+
+
+#define MMU_MEM_CAP_EXEC        (1<<0)
+#define MMU_MEM_CAP_READ        (1<<1)
+#define MMU_MEM_CAP_WRITE       (1<<2)
+#define MMU_MEM_CAP_32BIT       (1<<3)
+#define MMU_MEM_CAP_8BIT        (1<<4)
+
+/**
+ * @brief Initialise the MMU driver
+ *
+ * This is called once in the IDF startup code. Don't call it in applications
+ */
+void esp_mmu_init(void);
+
+/**
+ * @brief Get largest consecutive free external virtual memory block, with given capabilities
+ *
+ * @param[in] caps      Bitwise OR of MMU_MEM_CAP_* flags indicating the memory block
+ * @param[out] out_len  Largest free block length, in bytes.
+ *
+ * @return
+ *        - ESP_OK:              On success
+ *        - ESP_ERR_INVALID_ARG: Invalid arguments, could be null pointer
+ */
+esp_err_t esp_mmu_get_largest_free_block(int caps, size_t *out_len);
+
+/**
+ * @brief Find a consecutive external virtual memory range, with given capabilities and size
+ *
+ * @param[in] size      Size, in bytes, the amount of memory to find
+ * @param[in] caps      Bitwise OR of MMU_MEM_CAP_* flags indicating the memory block
+ * @param[out] out_ptr  Pointer to the memory range found
+ *
+ * @return
+ *        - ESP_OK:              On success
+ *        - ESP_ERR_INVALID_ARG: Invalid arguments, could be wrong caps makeup, or null pointer
+ *        - ESP_ERR_NOT_FOUND:   Didn't find enough memory with give caps
+ */
+esp_err_t esp_mmu_find_vaddr_range(size_t size, uint32_t caps, const void **out_ptr);
+
+/**
+ * @brief Dump internal memory region usage
+ *
+ * @return
+ *        - ESP_OK: On success
+ */
+esp_err_t esp_mmu_dump_region_usage(void);
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/esp_psram/test_apps/psram/sdkconfig.defaults b/components/esp_psram/test_apps/psram/sdkconfig.defaults
index b308cb2ddd..95033f3fc2 100644
--- a/components/esp_psram/test_apps/psram/sdkconfig.defaults
+++ b/components/esp_psram/test_apps/psram/sdkconfig.defaults
@@ -1,2 +1,3 @@
 CONFIG_FREERTOS_HZ=1000
 CONFIG_ESP_TASK_WDT=n
+CONFIG_SPIRAM=y
diff --git a/components/esp_system/ld/esp32/sections.ld.in b/components/esp_system/ld/esp32/sections.ld.in
index 29f581ef8e..5dffe85b09 100644
--- a/components/esp_system/ld/esp32/sections.ld.in
+++ b/components/esp_system/ld/esp32/sections.ld.in
@@ -245,6 +245,7 @@ SECTIONS
 
   .flash.appdesc : ALIGN(0x10)
   {
+    _rodata_reserved_start = ABSOLUTE(.);  /* This is a symbol marking the flash.rodata start, this can be used for mmu driver to maintain virtual address */
     _rodata_start = ABSOLUTE(.);
 
     *(.rodata_desc .rodata_desc.*)               /* Should be the first.  App version info.        DO NOT PUT ANYTHING BEFORE IT! */
@@ -318,6 +319,7 @@ SECTIONS
     *(.tbss)
     *(.tbss.*)
     _thread_local_end = ABSOLUTE(.);
+    _rodata_reserved_end = ABSOLUTE(.);  /* This is a symbol marking the flash.rodata end, this can be used for mmu driver to maintain virtual address */
     . = ALIGN(4);
   } >default_rodata_seg
 
@@ -332,6 +334,7 @@ SECTIONS
   .flash.text :
   {
     _stext = .;
+    _instruction_reserved_start = ABSOLUTE(.);  /* This is a symbol marking the flash.text start, this can be used for mmu driver to maintain virtual address */
     _text_start = ABSOLUTE(.);
 
     mapping[flash_text]
@@ -350,6 +353,7 @@ SECTIONS
     . += _esp_flash_mmap_prefetch_pad_size;
 
     _text_end = ABSOLUTE(.);
+    _instruction_reserved_end = ABSOLUTE(.);  /* This is a symbol marking the flash.text end, this can be used for mmu driver to maintain virtual address */
     _etext = .;
 
     /* Similar to _iram_start, this symbol goes here so it is
diff --git a/components/esp_system/ld/esp32s2/memory.ld.in b/components/esp_system/ld/esp32s2/memory.ld.in
index a6fb834eb1..68c3a70e0b 100644
--- a/components/esp_system/ld/esp32s2/memory.ld.in
+++ b/components/esp_system/ld/esp32s2/memory.ld.in
@@ -114,8 +114,8 @@ MEMORY
   rtc_data_seg(RW) :                 org = 0x3ff9e000, len = 0x2000 - ESP_BOOTLOADER_RESERVE_RTC
 
   /* external memory, covers the dport, dram0, dram1 cacheable address space */
-  extern_ram_seg(RWX)  :             org = 0x3F500000,
-                                     len = 0xA80000
+  extern_ram_seg(RWX)  :             org = 0x3F800000,
+                                     len = 0x780000
 }
 
 #if defined(CONFIG_ESP32S2_USE_FIXED_STATIC_RAM_SIZE)
diff --git a/components/esp_system/ld/esp32s2/sections.ld.in b/components/esp_system/ld/esp32s2/sections.ld.in
index 16b9104edd..44f2b8da5e 100644
--- a/components/esp_system/ld/esp32s2/sections.ld.in
+++ b/components/esp_system/ld/esp32s2/sections.ld.in
@@ -264,7 +264,7 @@ SECTIONS
 
   .flash.appdesc : ALIGN(0x10)
   {
-    _rodata_reserved_start = ABSOLUTE(.);
+    _rodata_reserved_start = ABSOLUTE(.);  /* This is a symbol marking the flash.rodata start, this can be used for mmu driver to maintain virtual address */
     _rodata_start = ABSOLUTE(.);
 
     *(.rodata_desc .rodata_desc.*)               /* Should be the first.  App version info.        DO NOT PUT ANYTHING BEFORE IT! */
@@ -336,7 +336,7 @@ SECTIONS
     *(.tbss)
     *(.tbss.*)
     _thread_local_end = ABSOLUTE(.);
-    _rodata_reserved_end = ABSOLUTE(.);
+    _rodata_reserved_end = ABSOLUTE(.);  /* This is a symbol marking the flash.rodata end, this can be used for mmu driver to maintain virtual address */
     . = ALIGN(4);
   } >default_rodata_seg
 
@@ -351,7 +351,7 @@ SECTIONS
   .flash.text :
   {
     _stext = .;
-    _instruction_reserved_start = ABSOLUTE(.);
+    _instruction_reserved_start = ABSOLUTE(.);  /* This is a symbol marking the flash.text start, this can be used for mmu driver to maintain virtual address */
     _text_start = ABSOLUTE(.);
 
     mapping[flash_text]
@@ -370,7 +370,7 @@ SECTIONS
     . += _esp_flash_mmap_prefetch_pad_size;
 
     _text_end = ABSOLUTE(.);
-    _instruction_reserved_end = ABSOLUTE(.);
+    _instruction_reserved_end = ABSOLUTE(.);  /* This is a symbol marking the flash.text end, this can be used for mmu driver to maintain virtual address */
     _etext = .;
 
     /* Similar to _iram_start, this symbol goes here so it is
diff --git a/components/esp_system/ld/esp32s3/sections.ld.in b/components/esp_system/ld/esp32s3/sections.ld.in
index 13741b45ef..ab48772187 100644
--- a/components/esp_system/ld/esp32s3/sections.ld.in
+++ b/components/esp_system/ld/esp32s3/sections.ld.in
@@ -244,7 +244,7 @@ SECTIONS
   .flash.text :
   {
     _stext = .;
-    _instruction_reserved_start = ABSOLUTE(.);
+    _instruction_reserved_start = ABSOLUTE(.);  /* This is a symbol marking the flash.text start, this can be used for mmu driver to maintain virtual address */
     _text_start = ABSOLUTE(.);
 
     mapping[flash_text]
@@ -263,7 +263,7 @@ SECTIONS
     . += _esp_flash_mmap_prefetch_pad_size;
 
     _text_end = ABSOLUTE(.);
-    _instruction_reserved_end = ABSOLUTE(.);
+    _instruction_reserved_end = ABSOLUTE(.);  /* This is a symbol marking the flash.text end, this can be used for mmu driver to maintain virtual address */
     _etext = .;
 
     /**
@@ -288,7 +288,7 @@ SECTIONS
     /* Prepare the alignment of the section above. Few bytes (0x20) must be
      * added for the mapping header. */
     . = ALIGN(0x10000) + 0x20;
-    _rodata_reserved_start = .;
+    _rodata_reserved_start = .;  /* This is a symbol marking the flash.rodata start, this can be used for mmu driver to maintain virtual address */
   } > default_rodata_seg
 
   .flash.appdesc : ALIGN(0x10)
@@ -361,7 +361,7 @@ SECTIONS
     *(.tbss)
     *(.tbss.*)
     _thread_local_end = ABSOLUTE(.);
-    _rodata_reserved_end = ABSOLUTE(.);
+    _rodata_reserved_end = ABSOLUTE(.);  /* This is a symbol marking the flash.rodata end, this can be used for mmu driver to maintain virtual address */
     . = ALIGN(4);
   } > default_rodata_seg
 
diff --git a/components/hal/esp32/include/hal/mmu_ll.h b/components/hal/esp32/include/hal/mmu_ll.h
index adb5cc62f2..d7d0a8aa23 100644
--- a/components/hal/esp32/include/hal/mmu_ll.h
+++ b/components/hal/esp32/include/hal/mmu_ll.h
@@ -18,6 +18,38 @@
 extern "C" {
 #endif
 
+/**
+ * Convert MMU virtual address to linear address
+ *
+ * @param vaddr  virtual address
+ *
+ * @return linear address
+ */
+static inline uint32_t mmu_ll_vaddr_to_laddr(uint32_t vaddr)
+{
+    return vaddr & SOC_MMU_LINEAR_ADDR_MASK;
+}
+
+/**
+ * Convert MMU linear address to virtual address
+ *
+ * @param laddr       linear address
+ * @param vaddr_type  virtual address type, could be instruction type or data type. See `mmu_vaddr_t`
+ *
+ * @return virtual address
+ */
+static inline uint32_t mmu_ll_laddr_to_vaddr(uint32_t laddr, mmu_vaddr_t vaddr_type)
+{
+    uint32_t vaddr_base = 0;
+    if (vaddr_type == MMU_VADDR_DATA) {
+        vaddr_base = SOC_MMU_DBUS_VADDR_BASE;
+    } else {
+        vaddr_base = SOC_MMU_IBUS_VADDR_BASE;
+    }
+
+    return vaddr_base | laddr;
+}
+
 /**
  * Get MMU page size
  *
diff --git a/components/hal/esp32s2/include/hal/mmu_ll.h b/components/hal/esp32s2/include/hal/mmu_ll.h
index 0eed27a4a3..43bfd9b39b 100644
--- a/components/hal/esp32s2/include/hal/mmu_ll.h
+++ b/components/hal/esp32s2/include/hal/mmu_ll.h
@@ -8,6 +8,7 @@
 
 #pragma once
 
+#include "stdint.h"
 #include "soc/extmem_reg.h"
 #include "soc/ext_mem_defs.h"
 #include "hal/assert.h"
@@ -18,6 +19,38 @@
 extern "C" {
 #endif
 
+/**
+ * Convert MMU virtual address to linear address
+ *
+ * @param vaddr  virtual address
+ *
+ * @return linear address
+ */
+static inline uint32_t mmu_ll_vaddr_to_laddr(uint32_t vaddr)
+{
+    return vaddr & SOC_MMU_LINEAR_ADDR_MASK;
+}
+
+/**
+ * Convert MMU linear address to virtual address
+ *
+ * @param laddr       linear address
+ * @param vaddr_type  virtual address type, could be instruction type or data type. See `mmu_vaddr_t`
+ *
+ * @return virtual address
+ */
+static inline uint32_t mmu_ll_laddr_to_vaddr(uint32_t laddr, mmu_vaddr_t vaddr_type)
+{
+    uint32_t vaddr_base = 0;
+    if (vaddr_type == MMU_VADDR_DATA) {
+        vaddr_base = SOC_MMU_DBUS_VADDR_BASE;
+    } else {
+        vaddr_base = SOC_MMU_IBUS_VADDR_BASE;
+    }
+
+    return vaddr_base | laddr;
+}
+
 /**
  * Get MMU page size
  *
diff --git a/components/hal/esp32s3/include/hal/mmu_ll.h b/components/hal/esp32s3/include/hal/mmu_ll.h
index fe2d38cd38..dfe70f1dee 100644
--- a/components/hal/esp32s3/include/hal/mmu_ll.h
+++ b/components/hal/esp32s3/include/hal/mmu_ll.h
@@ -18,6 +18,38 @@
 extern "C" {
 #endif
 
+/**
+ * Convert MMU virtual address to linear address
+ *
+ * @param vaddr  virtual address
+ *
+ * @return linear address
+ */
+static inline uint32_t mmu_ll_vaddr_to_laddr(uint32_t vaddr)
+{
+    return vaddr & SOC_MMU_LINEAR_ADDR_MASK;
+}
+
+/**
+ * Convert MMU linear address to virtual address
+ *
+ * @param laddr       linear address
+ * @param vaddr_type  virtual address type, could be instruction type or data type. See `mmu_vaddr_t`
+ *
+ * @return virtual address
+ */
+static inline uint32_t mmu_ll_laddr_to_vaddr(uint32_t laddr, mmu_vaddr_t vaddr_type)
+{
+    uint32_t vaddr_base = 0;
+    if (vaddr_type == MMU_VADDR_DATA) {
+        vaddr_base = SOC_MMU_DBUS_VADDR_BASE;
+    } else {
+        vaddr_base = SOC_MMU_IBUS_VADDR_BASE;
+    }
+
+    return vaddr_base | laddr;
+}
+
 /**
  * Get MMU page size
  *
diff --git a/components/hal/include/hal/mmu_types.h b/components/hal/include/hal/mmu_types.h
index bc64830ef3..ce07f630b1 100644
--- a/components/hal/include/hal/mmu_types.h
+++ b/components/hal/include/hal/mmu_types.h
@@ -20,6 +20,14 @@ typedef enum {
     MMU_PAGE_64KB = 0x10000,
 } mmu_page_size_t;
 
+/**
+ * MMU virtual address type
+ */
+typedef enum {
+    MMU_VADDR_DATA,
+    MMU_VADDR_INSTRUCTION,
+} mmu_vaddr_t;
+
 /**
  * External physical memory
  */
diff --git a/components/soc/esp32/include/soc/Kconfig.soc_caps.in b/components/soc/esp32/include/soc/Kconfig.soc_caps.in
index a1ad2f0dc0..f404d34c6d 100644
--- a/components/soc/esp32/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32/include/soc/Kconfig.soc_caps.in
@@ -207,6 +207,10 @@ config SOC_SHARED_IDCACHE_SUPPORTED
     bool
     default y
 
+config SOC_MMU_LINEAR_ADDRESS_REGION_NUM
+    int
+    default 5
+
 config SOC_CPU_CORES_NUM
     int
     default 2
diff --git a/components/soc/esp32/include/soc/ext_mem_defs.h b/components/soc/esp32/include/soc/ext_mem_defs.h
index 2b5d1e4bb2..e4ec354ac1 100644
--- a/components/soc/esp32/include/soc/ext_mem_defs.h
+++ b/components/soc/esp32/include/soc/ext_mem_defs.h
@@ -29,6 +29,7 @@ extern "C" {
 #define DROM0_CACHE_ADDRESS_HIGH    0x3F800000
 
 
+#define BUS_SIZE(bus_name)                 (bus_name##_ADDRESS_HIGH - bus_name##_ADDRESS_LOW)
 #define ADDRESS_IN_BUS(bus_name, vaddr)    ((vaddr) >= bus_name##_ADDRESS_LOW && (vaddr) < bus_name##_ADDRESS_HIGH)
 #define ADDRESS_IN_IRAM0_CACHE(vaddr)      ADDRESS_IN_BUS(IRAM0_CACHE, vaddr)
 #define ADDRESS_IN_IRAM1_CACHE(vaddr)      ADDRESS_IN_BUS(IRAM1_CACHE, vaddr)
@@ -36,10 +37,43 @@ extern "C" {
 #define ADDRESS_IN_DRAM1_CACHE(vaddr)      ADDRESS_IN_BUS(DRAM1_CACHE, vaddr)
 #define ADDRESS_IN_DROM0_CACHE(vaddr)      ADDRESS_IN_BUS(DROM0_CACHE, vaddr)
 
-#define MMU_INVALID                 BIT(8)
+#define MMU_INVALID                           BIT(8)
+
+//MMU entry num, 384 entries that are used in IDF
+#define MMU_ENTRY_NUM                         384
+
+
+#define SOC_MMU_DBUS_VADDR_BASE               0x3E000000
+#define SOC_MMU_IBUS_VADDR_BASE               0x40000000
+
+/*------------------------------------------------------------------------------
+ * MMU Linear Address
+ *----------------------------------------------------------------------------*/
+/**
+ * - 64KB MMU page size: the last 0xFFFF, which is the offset
+ * - 384 MMU entries, needs 0x1FF to hold it.
+ *
+ * Therefore, 0x1FF,FFFF
+ */
+#define SOC_MMU_LINEAR_ADDR_MASK              0x1FFFFFF
+
+#define SOC_MMU_IRAM0_LINEAR_ADDRESS_LOW      (IRAM0_CACHE_ADDRESS_LOW & SOC_MMU_LINEAR_ADDR_MASK)
+#define SOC_MMU_IRAM0_LINEAR_ADDRESS_HIGH     (IRAM0_CACHE_ADDRESS_HIGH & SOC_MMU_LINEAR_ADDR_MASK)
+
+#define SOC_MMU_IRAM1_LINEAR_ADDRESS_LOW      (IRAM1_CACHE_ADDRESS_LOW & SOC_MMU_LINEAR_ADDR_MASK)
+#define SOC_MMU_IRAM1_LINEAR_ADDRESS_HIGH     (IRAM1_CACHE_ADDRESS_HIGH & SOC_MMU_LINEAR_ADDR_MASK)
+
+#define SOC_MMU_IROM0_LINEAR_ADDRESS_LOW      (IROM0_CACHE_ADDRESS_LOW & SOC_MMU_LINEAR_ADDR_MASK)
+#define SOC_MMU_IROM0_LINEAR_ADDRESS_HIGH     (IROM0_CACHE_ADDRESS_HIGH & SOC_MMU_LINEAR_ADDR_MASK)
+
+#define SOC_MMU_DROM0_LINEAR_ADDRESS_LOW      (DROM0_CACHE_ADDRESS_LOW & SOC_MMU_LINEAR_ADDR_MASK)
+#define SOC_MMU_DROM0_LINEAR_ADDRESS_HIGH     (DROM0_CACHE_ADDRESS_HIGH & SOC_MMU_LINEAR_ADDR_MASK)
+
+#define SOC_MMU_DRAM1_LINEAR_ADDRESS_LOW      (DRAM1_CACHE_ADDRESS_LOW & SOC_MMU_LINEAR_ADDR_MASK)
+#define SOC_MMU_DRAM1_LINEAR_ADDRESS_HIGH     (DRAM1_CACHE_ADDRESS_HIGH & SOC_MMU_LINEAR_ADDR_MASK)
+
+
 
-//MMU entry num
-#define MMU_ENTRY_NUM    256
 
 #ifdef __cplusplus
 }
diff --git a/components/soc/esp32/include/soc/soc_caps.h b/components/soc/esp32/include/soc/soc_caps.h
index c294c12b8b..cf07867ed3 100644
--- a/components/soc/esp32/include/soc/soc_caps.h
+++ b/components/soc/esp32/include/soc/soc_caps.h
@@ -130,8 +130,11 @@
 #define SOC_BROWNOUT_RESET_SUPPORTED 1
 #endif
 
-/*-------------------------- CACHE CAPS --------------------------------------*/
+
+/*-------------------------- CACHE/MMU CAPS ----------------------------------*/
 #define SOC_SHARED_IDCACHE_SUPPORTED            1   //Shared Cache for both instructions and data
+#define SOC_MMU_LINEAR_ADDRESS_REGION_NUM       5
+
 
 /*-------------------------- CPU CAPS ----------------------------------------*/
 #define SOC_CPU_CORES_NUM               2
diff --git a/components/soc/esp32s2/include/soc/Kconfig.soc_caps.in b/components/soc/esp32s2/include/soc/Kconfig.soc_caps.in
index 5745f484f1..e2b4af7443 100644
--- a/components/soc/esp32s2/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32s2/include/soc/Kconfig.soc_caps.in
@@ -235,6 +235,10 @@ config SOC_BROWNOUT_RESET_SUPPORTED
     bool
     default y
 
+config SOC_MMU_LINEAR_ADDRESS_REGION_NUM
+    int
+    default 6
+
 config SOC_CP_DMA_MAX_BUFFER_SIZE
     int
     default 4095
diff --git a/components/soc/esp32s2/include/soc/ext_mem_defs.h b/components/soc/esp32s2/include/soc/ext_mem_defs.h
index de20e102d1..b5554d503c 100644
--- a/components/soc/esp32s2/include/soc/ext_mem_defs.h
+++ b/components/soc/esp32s2/include/soc/ext_mem_defs.h
@@ -137,6 +137,39 @@ extern "C" {
 #define CACHE_MEMORY_BANK2_ADDR        0x3FFB4000
 #define CACHE_MEMORY_BANK3_ADDR        0x3FFB6000
 
+
+#define SOC_MMU_DBUS_VADDR_BASE               0x3E000000
+#define SOC_MMU_IBUS_VADDR_BASE               0x40000000
+
+/*------------------------------------------------------------------------------
+ * MMU Linear Address
+ *----------------------------------------------------------------------------*/
+/**
+ * - 64KB MMU page size: the last 0xFFFF, which is the offset
+ * - 384 MMU entries, needs 0x1FF to hold it.
+ *
+ * Therefore, 0x1FF,FFFF
+ */
+#define SOC_MMU_LINEAR_ADDR_MASK              0x1FFFFFF
+
+#define SOC_MMU_IRAM0_LINEAR_ADDRESS_LOW      (IRAM0_CACHE_ADDRESS_LOW & SOC_MMU_LINEAR_ADDR_MASK)
+#define SOC_MMU_IRAM0_LINEAR_ADDRESS_HIGH     (IRAM0_CACHE_ADDRESS_HIGH & SOC_MMU_LINEAR_ADDR_MASK)
+
+#define SOC_MMU_IRAM1_LINEAR_ADDRESS_LOW      (IRAM1_ADDRESS_LOW & SOC_MMU_LINEAR_ADDR_MASK)
+#define SOC_MMU_IRAM1_LINEAR_ADDRESS_HIGH     (IRAM1_ADDRESS_HIGH & SOC_MMU_LINEAR_ADDR_MASK)
+
+#define SOC_MMU_DROM0_LINEAR_ADDRESS_LOW      (DROM0_ADDRESS_LOW & SOC_MMU_LINEAR_ADDR_MASK)
+#define SOC_MMU_DROM0_LINEAR_ADDRESS_HIGH     (DROM0_ADDRESS_HIGH & SOC_MMU_LINEAR_ADDR_MASK)
+
+#define SOC_MMU_DPORT_LINEAR_ADDRESS_LOW      (DPORT_CACHE_ADDRESS_LOW & SOC_MMU_LINEAR_ADDR_MASK)
+#define SOC_MMU_DPORT_LINEAR_ADDRESS_HIGH     (DPORT_CACHE_ADDRESS_HIGH & SOC_MMU_LINEAR_ADDR_MASK)
+
+#define SOC_MMU_DRAM1_LINEAR_ADDRESS_LOW      (DRAM1_ADDRESS_LOW & SOC_MMU_LINEAR_ADDR_MASK)
+#define SOC_MMU_DRAM1_LINEAR_ADDRESS_HIGH     (DRAM1_ADDRESS_HIGH & SOC_MMU_LINEAR_ADDR_MASK)
+
+#define SOC_MMU_DRAM0_LINEAR_ADDRESS_LOW      (DRAM0_CACHE_ADDRESS_LOW & SOC_MMU_LINEAR_ADDR_MASK)
+#define SOC_MMU_DRAM0_LINEAR_ADDRESS_HIGH     (DRAM0_CACHE_ADDRESS_HIGH & SOC_MMU_LINEAR_ADDR_MASK)
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/soc/esp32s2/include/soc/soc_caps.h b/components/soc/esp32s2/include/soc/soc_caps.h
index b70888a17e..2389502267 100644
--- a/components/soc/esp32s2/include/soc/soc_caps.h
+++ b/components/soc/esp32s2/include/soc/soc_caps.h
@@ -113,6 +113,9 @@
 /*-------------------------- BROWNOUT CAPS -----------------------------------*/
 #define SOC_BROWNOUT_RESET_SUPPORTED 1
 
+/*-------------------------- CACHE/MMU CAPS ----------------------------------*/
+#define SOC_MMU_LINEAR_ADDRESS_REGION_NUM        6
+
 /*-------------------------- CP-DMA CAPS -------------------------------------*/
 #define SOC_CP_DMA_MAX_BUFFER_SIZE (4095) /*!< Maximum size of the buffer that can be attached to descriptor */
 
diff --git a/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in b/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
index 523c1ce28e..d0f53f18f2 100644
--- a/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
@@ -299,6 +299,10 @@ config SOC_BROWNOUT_RESET_SUPPORTED
     bool
     default y
 
+config SOC_MMU_LINEAR_ADDRESS_REGION_NUM
+    int
+    default 1
+
 config SOC_CPU_CORES_NUM
     int
     default 2
diff --git a/components/soc/esp32s3/include/soc/ext_mem_defs.h b/components/soc/esp32s3/include/soc/ext_mem_defs.h
index b26bbe8db9..5a91e069a8 100644
--- a/components/soc/esp32s3/include/soc/ext_mem_defs.h
+++ b/components/soc/esp32s3/include/soc/ext_mem_defs.h
@@ -104,6 +104,46 @@ extern "C" {
 #define CACHE_MEMORY_DBANK0_ADDR        0x3fcf0000
 #define CACHE_MEMORY_DBANK1_ADDR        0x3fcf8000
 
+
+#define SOC_MMU_DBUS_VADDR_BASE               0x3C000000
+#define SOC_MMU_IBUS_VADDR_BASE               0x42000000
+
+/*------------------------------------------------------------------------------
+ * MMU Linear Address
+ *----------------------------------------------------------------------------*/
+/**
+ * - 64KB MMU page size: the last 0xFFFF, which is the offset
+ * - 512 MMU entries, needs 0x1FF to hold it.
+ *
+ * Therefore, 0x1FF,FFFF
+ */
+#define SOC_MMU_LINEAR_ADDR_MASK              0x1FFFFFF
+
+/**
+ * - If high linear address isn't 0, this means MMU can recognize these addresses
+ * - If high linear address is 0, this means MMU linear address range is equal or smaller than vaddr range.
+ *   Under this condition, we use the max linear space.
+ */
+#define SOC_MMU_IRAM0_LINEAR_ADDRESS_LOW      (IRAM0_CACHE_ADDRESS_LOW & SOC_MMU_LINEAR_ADDR_MASK)
+#if ((IRAM0_CACHE_ADDRESS_HIGH & SOC_MMU_LINEAR_ADDR_MASK) > 0)
+#define SOC_MMU_IRAM0_LINEAR_ADDRESS_HIGH     (IRAM0_CACHE_ADDRESS_HIGH & SOC_MMU_LINEAR_ADDR_MASK)
+#else
+#define SOC_MMU_IRAM0_LINEAR_ADDRESS_HIGH     (SOC_MMU_LINEAR_ADDR_MASK + 1)
+#endif
+
+#define SOC_MMU_DRAM0_LINEAR_ADDRESS_LOW      (DRAM0_CACHE_ADDRESS_LOW & SOC_MMU_LINEAR_ADDR_MASK)
+#if ((DRAM0_CACHE_ADDRESS_HIGH & SOC_MMU_LINEAR_ADDR_MASK) > 0)
+#define SOC_MMU_DRAM0_LINEAR_ADDRESS_HIGH     (DRAM0_CACHE_ADDRESS_HIGH & SOC_MMU_LINEAR_ADDR_MASK)
+#else
+#define SOC_MMU_DRAM0_LINEAR_ADDRESS_HIGH     (SOC_MMU_LINEAR_ADDR_MASK + 1)
+#endif
+
+/**
+ * I/D share the MMU linear address range
+ */
+_Static_assert(SOC_MMU_IRAM0_LINEAR_ADDRESS_LOW == SOC_MMU_DRAM0_LINEAR_ADDRESS_LOW, "IRAM0 and DRAM0 linear address should be same");
+
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/soc/esp32s3/include/soc/soc_caps.h b/components/soc/esp32s3/include/soc/soc_caps.h
index b38f6a5d75..9c844d12a0 100644
--- a/components/soc/esp32s3/include/soc/soc_caps.h
+++ b/components/soc/esp32s3/include/soc/soc_caps.h
@@ -110,6 +110,9 @@
 /*-------------------------- BROWNOUT CAPS -----------------------------------*/
 #define SOC_BROWNOUT_RESET_SUPPORTED 1
 
+/*-------------------------- CACHE/MMU CAPS ----------------------------------*/
+#define SOC_MMU_LINEAR_ADDRESS_REGION_NUM       (1U)
+
 /*-------------------------- CPU CAPS ----------------------------------------*/
 #define SOC_CPU_CORES_NUM               2
 #define SOC_CPU_INTR_NUM                32

From ebe58615654f273eb808ffc5043fb184b377b065 Mon Sep 17 00:00:00 2001
From: Armando <douyiwen@espressif.com>
Date: Thu, 18 Aug 2022 14:02:01 +0800
Subject: [PATCH 252/665] esp_psram: added a test for unaligned access

---
 .../test_apps/psram/main/CMakeLists.txt       |  1 -
 .../test_apps/psram/main/test_himem.c         |  3 +-
 .../test_apps/psram/main/test_psram.c         | 99 ++++++++++++++-----
 3 files changed, 76 insertions(+), 27 deletions(-)

diff --git a/components/esp_psram/test_apps/psram/main/CMakeLists.txt b/components/esp_psram/test_apps/psram/main/CMakeLists.txt
index 2b91168afb..7fa3034028 100644
--- a/components/esp_psram/test_apps/psram/main/CMakeLists.txt
+++ b/components/esp_psram/test_apps/psram/main/CMakeLists.txt
@@ -11,4 +11,3 @@ endif()
 # the component can be registered as WHOLE_ARCHIVE
 idf_component_register(SRCS ${srcs}
                        WHOLE_ARCHIVE)
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/components/esp_psram/test_apps/psram/main/test_himem.c b/components/esp_psram/test_apps/psram/main/test_himem.c
index 369b9e7b9e..6f0d658f1f 100644
--- a/components/esp_psram/test_apps/psram/main/test_himem.c
+++ b/components/esp_psram/test_apps/psram/main/test_himem.c
@@ -7,6 +7,7 @@
 #include <stdio.h>
 #include <stdbool.h>
 #include <stdint.h>
+#include "inttypes.h"
 #include "freertos/FreeRTOS.h"
 #include "freertos/task.h"
 #include "esp_system.h"
@@ -36,7 +37,7 @@ static bool check_mem_seed(int seed, void *mem, int len)
     for (int i = 0; i < len / 4; i++) {
         uint32_t ex = rand_r(&rseed);
         if (ex != *p) {
-            printf("check_mem_seed: %p @ %p has 0x%08x expected 0x%08x\n", mem, p, *p, ex);
+            printf("check_mem_seed: %p @ %p has 0x%08"PRIx32" expected 0x%08"PRIx32"\n", mem, p, *p, ex);
             return false;
         }
         p++;
diff --git a/components/esp_psram/test_apps/psram/main/test_psram.c b/components/esp_psram/test_apps/psram/main/test_psram.c
index 1bb8b587ec..3b2e730726 100644
--- a/components/esp_psram/test_apps/psram/main/test_psram.c
+++ b/components/esp_psram/test_apps/psram/main/test_psram.c
@@ -7,6 +7,7 @@
 #include "sdkconfig.h"
 #include <sys/param.h>
 #include <string.h>
+#include "inttypes.h"
 #include "esp_log.h"
 #include "esp_attr.h"
 #include "freertos/FreeRTOS.h"
@@ -20,35 +21,24 @@
 __attribute__((unused)) const static char *TAG = "PSRAM";
 
 
-#if CONFIG_SPIRAM_MODE_OCT
-#define TEST_ALLOC_SIZE    (4 * 1024 * 1024)
-#else
-#define TEST_ALLOC_SIZE    (1 * 1024 * 1024)
-#endif
-
-static bool s_check_valid_psram_alloced_range(const void *p)
-{
-    intptr_t vaddr_start = 0;
-    intptr_t vaddr_end = 0;
-    esp_psram_extram_get_alloced_range(&vaddr_start, &vaddr_end);
-    return (intptr_t)p >= vaddr_start && (intptr_t)p < vaddr_end;
-}
-
 TEST_CASE("test psram heap allocable","[psram]")
 {
-    uint32_t *ext_buffer = (uint32_t *)heap_caps_calloc(TEST_ALLOC_SIZE, 1, MALLOC_CAP_SPIRAM);
+    size_t largest_size = heap_caps_get_largest_free_block(MALLOC_CAP_SPIRAM);
+    ESP_LOGI(TAG, "largest size is %zu", largest_size);
+
+    uint32_t *ext_buffer = (uint32_t *)heap_caps_calloc(largest_size, 1, MALLOC_CAP_SPIRAM);
     TEST_ASSERT(ext_buffer);
 
-    uintptr_t start = (uintptr_t)ext_buffer;
-    uintptr_t end = (uintptr_t)ext_buffer + TEST_ALLOC_SIZE;
-    ESP_LOGI(TAG, "test ext buffer start addr is 0x%x, end addr is 0x%x", start, end);
-    TEST_ASSERT(s_check_valid_psram_alloced_range((void *)start) && s_check_valid_psram_alloced_range((void *)end));
+    intptr_t start = (intptr_t)ext_buffer;
+    intptr_t end = (intptr_t)ext_buffer + largest_size;
+    ESP_LOGI(TAG, "test ext buffer start addr is 0x%"PRIxPTR", end addr is 0x%"PRIxPTR, start, end);
+    TEST_ASSERT(esp_psram_check_ptr_addr((void *)start) && esp_psram_check_ptr_addr((void *)end));
 
-    for (int i = 0; i < TEST_ALLOC_SIZE / sizeof(uint32_t); i++) {
+    for (int i = 0; i < largest_size / sizeof(uint32_t); i++) {
         ext_buffer[i] = (i + 1) ^ 0xaaaaaaaa;
     }
 
-    for (int i = 0; i < TEST_ALLOC_SIZE / sizeof(uint32_t); i++) {
+    for (int i = 0; i < largest_size / sizeof(uint32_t); i++) {
         TEST_ASSERT(ext_buffer[i] == ((i + 1) ^ 0xaaaaaaaa));
     }
 
@@ -92,7 +82,7 @@ TEST_CASE("test spi1 flash operation after putting .text and .rodata into psram"
 {
     //Get the partition used for SPI1 erase operation
     const esp_partition_t *part = s_get_partition();
-    ESP_LOGI(TAG, "found partition '%s' at offset 0x%x with size 0x%x", part->label, part->address, part->size);
+    ESP_LOGI(TAG, "found partition '%s' at offset 0x%"PRIx32" with size 0x%"PRIx32, part->label, part->address, part->size);
     //Erase whole region
     TEST_ESP_OK(esp_flash_erase_region(part->flash_chip, part->address, part->size));
 
@@ -117,8 +107,8 @@ TEST_CASE("test spi1 flash operation after putting .text and .rodata into psram"
     TEST_ESP_OK(gptimer_register_event_callbacks(gptimer, &cbs, NULL));
 
     esp_rom_spiflash_result_t ret;
-    size_t start = part->address;
-    ESP_LOGI(TAG, "test data partition: 0x%x", start);
+    uint32_t start = part->address;
+    ESP_LOGI(TAG, "test data partition: 0x%"PRIx32, start);
     uint32_t sector_num = start / SECTOR_LEN;
 
     TEST_ESP_OK(gptimer_enable(gptimer));
@@ -132,10 +122,69 @@ TEST_CASE("test spi1 flash operation after putting .text and .rodata into psram"
 
     TEST_ESP_OK(gptimer_stop(gptimer));
     TEST_ASSERT(s_timer_cb_exe_times > 0);
-    printf("timer callback runs %d times\n", s_timer_cb_exe_times);
+    printf("timer callback runs %"PRId32" times\n", s_timer_cb_exe_times);
 
     ESP_LOGI(TAG, "Finish");
     TEST_ESP_OK(gptimer_disable(gptimer));
     TEST_ESP_OK(gptimer_del_timer(gptimer));
 }
 #endif  //CONFIG_SPIRAM_FETCH_INSTRUCTIONS && CONFIG_SPIRAM_RODATA
+
+
+TEST_CASE("test psram unaligned access", "[psram]")
+{
+    size_t largest_size = heap_caps_get_largest_free_block(MALLOC_CAP_SPIRAM | MALLOC_CAP_8BIT);
+    ESP_LOGI(TAG, "largest size is %zu", largest_size);
+
+    uint8_t *ext_buffer = (uint8_t *)heap_caps_calloc(largest_size, 1, MALLOC_CAP_SPIRAM | MALLOC_CAP_8BIT);
+    for (int i = 0; i < largest_size; i++) {
+        ext_buffer[i] = i & 0xff;
+    }
+
+    for (int i = 0; i < largest_size - 4; i += 4) {
+
+        uint8_t *ptr_base = (uint8_t *)(ext_buffer + i);
+
+        for (int j = 1; j < 4; j++) {
+            uint8_t *unaligned_ptr = (uint8_t *)(ptr_base + j);
+            ESP_LOGV(TAG, "i is %d, j is %d, unaligned_ptr addr is %p", i, j, unaligned_ptr);
+
+            uint8_t val_8bit = *unaligned_ptr;
+            ESP_LOGV(TAG, "i is %d, j is %d, val_8bit val  is 0x%"PRIx8, i, j, val_8bit);
+            uint8_t first_byte = (i + j) & 0xff;
+            uint8_t expected_val_8bit = first_byte;
+            TEST_ASSERT(val_8bit == expected_val_8bit);
+
+            /**
+             * If the vaddr doesn't support unaligned access, below codes will generate `LoadStoreAlignment` error.
+             *
+             * This is because below lines includes 16-bit load and 32-bit load:
+             * - l16ui
+             * - l32i.n
+             *
+             * Whereas we use an `add.n` to adding an offset (from 0 to 3) to the original buffer address.
+             *
+             * Therefore we get unaligned access
+             */
+
+            uint16_t val_16bit = *(uint16_t *)unaligned_ptr;
+            ESP_LOGV(TAG, "i is %d, j is %d, val_16bit val  is 0x%"PRIx16, i, j, val_16bit);
+            uint32_t val_32bit = *(uint32_t *)unaligned_ptr;
+            ESP_LOGV(TAG, "i is %d, j is %d, val_32bit val  is 0x%"PRIx32, i, j, val_32bit);
+
+
+            uint8_t second_byte = ((i + j) & 0xff) + 1;
+            uint8_t third_byte = ((i + j) & 0xff) + 2;
+            uint8_t fourth_byte = ((i + j) & 0xff) + 3;
+
+            uint16_t expected_val_16bit = (second_byte << 8) | first_byte;
+            ESP_LOGV(TAG, "i is %d, j is %d, expected_val_16bit val  is 0x%"PRIx16, i, j, expected_val_16bit);
+            TEST_ASSERT(val_16bit == expected_val_16bit);
+            uint32_t expected_val_32bit = (fourth_byte << 24) | (third_byte << 16) | (second_byte << 8) | first_byte;
+            ESP_LOGV(TAG, "i is %d, j is %d, expected_val_32bit val  is 0x%"PRIx32"\n", i, j, expected_val_32bit);
+            TEST_ASSERT(val_32bit == expected_val_32bit);
+        }
+    }
+
+    heap_caps_free(ext_buffer);
+}

From 5ee663d5926bcb7e09c64f1eb8500f94e1bdc18c Mon Sep 17 00:00:00 2001
From: Djordje Nedic <djordje.nedic@espressif.com>
Date: Thu, 14 Jul 2022 13:39:53 +0200
Subject: [PATCH 253/665] tools: Add CSV support to idf_size.py

This adds CSV support to idf_size.py and idf.py size actions and using the --format argument which accepts 'text', 'json' or 'csv' as input.

idf_size.py --json argument is deprecated but left to avoid a breaking change.

For idf.py size actions OUTPUT_JSON environment variable set at configuration time is overriden at target build time if --format is used.

Additionally, this commit refactors big parts of code, unified usage of json_dict and manually generated dictionaries for textual output and improves code quality in many parts.
---
 docs/en/api-guides/performance/size.rst |   10 +-
 docs/en/api-guides/tools/idf-py.rst     |    2 +-
 tools/cmake/project.cmake               |   39 +-
 tools/cmake/run_size_tool.cmake         |   33 +
 tools/idf_py_actions/core_ext.py        |   18 +-
 tools/idf_size.py                       |  306 ++-
 tools/test_idf_size/expected_output     | 3254 ++++++++++++++++++++---
 tools/test_idf_size/expected_output.csv |   11 +
 tools/test_idf_size/expected_output.txt |    4 +-
 tools/test_idf_size/test.sh             |   53 +-
 10 files changed, 3223 insertions(+), 507 deletions(-)
 create mode 100644 tools/cmake/run_size_tool.cmake
 create mode 100644 tools/test_idf_size/expected_output.csv

diff --git a/docs/en/api-guides/performance/size.rst b/docs/en/api-guides/performance/size.rst
index 3d98cecf3b..8c131fcbd1 100644
--- a/docs/en/api-guides/performance/size.rst
+++ b/docs/en/api-guides/performance/size.rst
@@ -16,6 +16,9 @@ To optimize both firmware binary size and memory usage it's necessary to measure
 
 Using the :ref:`idf.py` sub-commands ``size``, ``size-components`` and ``size-files`` provides a summary of memory used by the project:
 
+.. note::
+    It is possible to add ``-DOUTPUT_FORMAT=csv`` or ``-DOUTPUT_FORMAT=json`` to get the output in CSV or JSON format.
+
 Size Summary (idf.py size)
 ^^^^^^^^^^^^^^^^^^^^^^^^^^
 
@@ -188,9 +191,9 @@ Comparing Two Binaries
 
 If making some changes that affect binary size, it's possible to use an ESP-IDF tool to break down the exact differences in size.
 
-This operation isn't part of ``idf.py``, it's necessary to run the ``idf-size.py`` Python tool directly.
+This operation isn't part of ``idf.py``, it's necessary to run the ``idf_size.py`` Python tool directly.
 
-To do so, first locate the linker map file in the build directory. It will have the name ``PROJECTNAME.map``. The ``idf-size.py`` tool performs its analysis based on the output of the linker map file.
+To do so, first locate the linker map file in the build directory. It will have the name ``PROJECTNAME.map``. The ``idf_size.py`` tool performs its analysis based on the output of the linker map file.
 
 To compare with another binary, you will also need its corresponding ``.map`` file saved from the build directory.
 
@@ -215,6 +218,9 @@ We can see from the "Difference" column that changing this one setting caused th
 
 It's also possible to use the "diff" mode to output a table of component-level (static library archive) differences:
 
+.. note::
+    To get the output in JSON or CSV format using ``idf_size.py`` it is possible to use the ``--format`` option.
+
 .. code-block:: bash
 
     $IDF_PATH/tools/idf_size.py --archives --diff build_Og/https_request.map build_Oshttps_request.map
diff --git a/docs/en/api-guides/tools/idf-py.rst b/docs/en/api-guides/tools/idf-py.rst
index 8f4cfc9102..a6bb13e4ad 100644
--- a/docs/en/api-guides/tools/idf-py.rst
+++ b/docs/en/api-guides/tools/idf-py.rst
@@ -201,7 +201,7 @@ Similarly, this will print the same information for each component used in the p
 
 Will print size information per source file in the project.
 
-If you define variable ``-DOUTPUT_JSON=1`` when running CMake (or ``idf.py``), the output will be formatted as JSON not as human readable text. See ``idf.py-size`` for more information.
+If you define the ``OUTPUT_FORMAT`` variable as ``csv`` or ``json`` when running CMake (or ``idf.py``), the output will be formatted in the specified format and not as human readable text. See ``idf.py-size`` for more information.
 
 Reconfigure the project: reconfigure
 ------------------------------------
diff --git a/tools/cmake/project.cmake b/tools/cmake/project.cmake
index a051cb6629..b098926bc0 100644
--- a/tools/cmake/project.cmake
+++ b/tools/cmake/project.cmake
@@ -531,23 +531,44 @@ macro(project project_name)
     idf_build_get_property(python PYTHON)
 
     set(idf_size ${python} ${idf_path}/tools/idf_size.py)
-    if(DEFINED OUTPUT_JSON AND OUTPUT_JSON)
-        list(APPEND idf_size "--json")
-    endif()
 
     # Add size targets, depend on map file, run idf_size.py
+    # OUTPUT_JSON is passed for compatibility reasons, SIZE_OUTPUT_FORMAT
+    # environment variable is recommended and has higher priority
     add_custom_target(size
+        COMMAND ${CMAKE_COMMAND}
+        -D "IDF_SIZE_TOOL=${idf_size}"
+        -D "MAP_FILE=${mapfile}"
+        -D "OUTPUT_JSON=${OUTPUT_JSON}"
+        -P "${idf_path}/tools/cmake/run_size_tool.cmake"
         DEPENDS ${mapfile}
-        COMMAND ${idf_size} ${mapfile}
-        )
+        USES_TERMINAL
+        VERBATIM
+    )
+
     add_custom_target(size-files
+        COMMAND ${CMAKE_COMMAND}
+        -D "IDF_SIZE_TOOL=${idf_size}"
+        -D "IDF_SIZE_MODE=--files"
+        -D "MAP_FILE=${mapfile}"
+        -D "OUTPUT_JSON=${OUTPUT_JSON}"
+        -P "${idf_path}/tools/cmake/run_size_tool.cmake"
         DEPENDS ${mapfile}
-        COMMAND ${idf_size} --files ${mapfile}
-        )
+        USES_TERMINAL
+        VERBATIM
+    )
+
     add_custom_target(size-components
+        COMMAND ${CMAKE_COMMAND}
+        -D "IDF_SIZE_TOOL=${idf_size}"
+        -D "IDF_SIZE_MODE=--archives"
+        -D "MAP_FILE=${mapfile}"
+        -D "OUTPUT_JSON=${OUTPUT_JSON}"
+        -P "${idf_path}/tools/cmake/run_size_tool.cmake"
         DEPENDS ${mapfile}
-        COMMAND ${idf_size} --archives ${mapfile}
-        )
+        USES_TERMINAL
+        VERBATIM
+    )
 
     unset(idf_size)
 
diff --git a/tools/cmake/run_size_tool.cmake b/tools/cmake/run_size_tool.cmake
new file mode 100644
index 0000000000..f38b1e19a3
--- /dev/null
+++ b/tools/cmake/run_size_tool.cmake
@@ -0,0 +1,33 @@
+# A CMake script to run size tool commands supporting OUTPUT_FORMAT and
+# OUTPUT_JSON environment variables from within ninja or make or another
+# cmake-based build runner.
+#
+# It is recommended to NOT USE this CMake script if you have the option of
+# running the tool directly. This script exists only for use inside CMake builds.
+cmake_minimum_required(VERSION 3.16)
+
+# Main purpose of this script: we can't expand these environment variables in the main IDF CMake build,
+# because we want to expand them at CMake target build time not at CMake configuration time
+# (so they can change without needing a CMake re-run)
+
+set(IDF_SIZE_CMD ${IDF_SIZE_TOOL})
+
+if(DEFINED ENV{SIZE_OUTPUT_FORMAT})
+    list(APPEND IDF_SIZE_CMD "--format=$ENV{SIZE_OUTPUT_FORMAT}")
+elseif(DEFINED OUTPUT_JSON AND OUTPUT_JSON)
+    list(APPEND IDF_SIZE_CMD "--format=json")
+endif()
+
+if(DEFINED IDF_SIZE_MODE)
+    list(APPEND IDF_SIZE_CMD ${IDF_SIZE_MODE})
+endif()
+
+list(APPEND IDF_SIZE_CMD ${MAP_FILE})
+
+execute_process(COMMAND ${IDF_SIZE_CMD}
+    RESULT_VARIABLE result
+    )
+
+if(${result})
+    message(FATAL_ERROR "${IDF_SIZE_TOOL} failed")
+endif()
diff --git a/tools/idf_py_actions/core_ext.py b/tools/idf_py_actions/core_ext.py
index 1793ea14d9..0198247c91 100644
--- a/tools/idf_py_actions/core_ext.py
+++ b/tools/idf_py_actions/core_ext.py
@@ -33,17 +33,18 @@ def action_extensions(base_actions: Dict, project_path: str) -> Any:
         ensure_build_directory(args, ctx.info_name)
         run_target(target_name, args, force_progression=GENERATORS[args.generator].get('force_progression', False))
 
-    def size_target(target_name: str, ctx: Context, args: PropertyDict) -> None:
+    def size_target(target_name: str, ctx: Context, args: PropertyDict, output_format: str) -> None:
         """
         Builds the app and then executes a size-related target passed in 'target_name'.
         `tool_error_handler` handler is used to suppress errors during the build,
         so size action can run even in case of overflow.
-
         """
 
         def tool_error_handler(e: int, stdout: str, stderr: str) -> None:
             print_hints(stdout, stderr)
 
+        if output_format:
+            os.environ['SIZE_OUTPUT_FORMAT'] = output_format
         ensure_build_directory(args, ctx.info_name)
         run_target('all', args, force_progression=GENERATORS[args.generator].get('force_progression', False),
                    custom_error_handler=tool_error_handler)
@@ -336,6 +337,13 @@ def action_extensions(base_actions: Dict, project_path: str) -> Any:
         'global_action_callbacks': [validate_root_options],
     }
 
+    # Default value is intentionally blank, so that we know if the user explicitly specified
+    # the format and override the OUTPUT_JSON variable if it is set
+    size_options = [{'names': ['--format', 'output_format'],
+                     'type': click.Choice(['text', 'csv', 'json']),
+                     'help': 'Specify output format: text, csv or json.',
+                     'default': ''}]
+
     build_actions = {
         'actions': {
             'all': {
@@ -388,17 +396,17 @@ def action_extensions(base_actions: Dict, project_path: str) -> Any:
             'size': {
                 'callback': size_target,
                 'help': 'Print basic size information about the app.',
-                'options': global_options,
+                'options': global_options + size_options,
             },
             'size-components': {
                 'callback': size_target,
                 'help': 'Print per-component size information.',
-                'options': global_options,
+                'options': global_options + size_options,
             },
             'size-files': {
                 'callback': size_target,
                 'help': 'Print per-source-file size information.',
-                'options': global_options,
+                'options': global_options + size_options,
             },
             'bootloader': {
                 'callback': build_target,
diff --git a/tools/idf_size.py b/tools/idf_size.py
index 5d5d0e0853..787fef3859 100755
--- a/tools/idf_size.py
+++ b/tools/idf_size.py
@@ -450,15 +450,21 @@ def check_target(target: str, map_file: TextIO) -> None:
 def main() -> None:
     parser = argparse.ArgumentParser(description='idf_size - a tool to print size information from an IDF MAP file')
 
-    parser.add_argument(
-        '--json',
-        help='Output results as JSON',
-        action='store_true')
-
     parser.add_argument(
         'map_file', help='MAP file produced by linker',
         type=argparse.FileType('r'))
 
+    format_group = parser.add_mutually_exclusive_group()
+
+    format_group.add_argument(
+        '--format',
+        help='Specify output format: text, csv or json',
+        choices=['text','csv', 'json'],
+        default='text')
+
+    format_group.add_argument(
+        '--json', help=argparse.SUPPRESS, action='store_true')
+
     parser.add_argument(
         '--archives', help='Print per-archive sizes', action='store_true')
 
@@ -486,6 +492,9 @@ def main() -> None:
 
     args = parser.parse_args()
 
+    if args.json:
+        print('WARNING: --json argument is deprecated in favour of the --format argument')
+
     detected_target, segments, sections = load_map_data(args.map_file)
     args.map_file.close()
     check_target(detected_target, args.map_file)
@@ -509,32 +518,31 @@ def main() -> None:
 
     output = ''
 
-    if not args.json or not (args.archives or args.files or args.archive_details):
+    if not args.format == 'json' or not (args.archives or args.files or args.archive_details):
         output += get_summary(args.map_file.name, segments, sections, detected_target,
-                              args.json,
-                              args.another_map_file, segments_diff, sections_diff, detected_target_diff, not (args.archives or args.files))
+                              args.format, args.another_map_file, segments_diff,
+                              sections_diff, detected_target_diff, not (args.archives or args.files))
 
     if args.archives:
-        output += get_detailed_sizes(sections, 'archive', 'Archive File', args.json, sections_diff)
+        output += get_detailed_sizes(sections, 'archive', 'Archive File', args.format, sections_diff)
     if args.files:
-        output += get_detailed_sizes(sections, 'file', 'Object File', args.json, sections_diff)
-
+        output += get_detailed_sizes(sections, 'file', 'Object File', args.format, sections_diff)
     if args.archive_details:
-        output += get_archive_symbols(sections, args.archive_details, args.json, sections_diff)
+        output += get_archive_symbols(sections, args.archive_details, args.format, sections_diff)
 
     args.output_file.write(output)
     args.output_file.close()
 
 
 class StructureForSummary(object):
-    used_dram_data, used_dram_bss, used_dram_rodata, used_dram_other, used_dram, dram_total, dram_remain = (0, ) * 7
+    dram_data, dram_bss, dram_rodata, dram_other, used_dram, dram_total, dram_remain = (0, ) * 7
 
     used_dram_ratio = 0.
-    used_iram_vectors, used_iram_text, used_iram_other, used_iram, iram_total, iram_remain = (0, ) * 6
+    iram_vectors, iram_text, iram_other, used_iram, iram_total, iram_remain = (0, ) * 6
     used_iram_ratio = 0.
-    used_diram_data, used_diram_bss, used_diram_text, used_diram_vectors, used_diram_rodata, used_diram_other, diram_total, used_diram, diram_remain = (0, ) * 9
+    diram_data, diram_bss, diram_text, diram_vectors, diram_rodata, diram_other, diram_total, used_diram, diram_remain = (0, ) * 9
     used_diram_ratio = 0.
-    used_flash_text, used_flash_rodata, used_flash_other, used_flash, total_size = (0, ) * 5
+    flash_code, flash_rodata, flash_other, used_flash_non_ram, total_size = (0, ) * 5
 
     def __sub__(self, rhs: 'StructureForSummary') -> 'StructureForSummary':
         assert isinstance(rhs, StructureForSummary)
@@ -611,84 +619,84 @@ class StructureForSummary(object):
         flash_rodata_list = filter_in_section(flash_sections, 'rodata')
         flash_other_list = [x for x in flash_sections if x not in flash_text_list + flash_rodata_list]
 
-        r.used_dram_data = get_size(dram_data_list)
-        r.used_dram_bss = get_size(dram_bss_list)
-        r.used_dram_rodata = get_size(dram_rodata_list)
-        r.used_dram_other = get_size(dram_other_list)
-        r.used_dram = r.used_dram_data + r.used_dram_bss + r.used_dram_other + r.used_dram_rodata
+        r.dram_data = get_size(dram_data_list)
+        r.dram_bss = get_size(dram_bss_list)
+        r.dram_rodata = get_size(dram_rodata_list)
+        r.dram_other = get_size(dram_other_list)
+        r.used_dram = r.dram_data + r.dram_bss + r.dram_other + r.dram_rodata
         try:
             r.used_dram_ratio = r.used_dram / r.dram_total
         except ZeroDivisionError:
             r.used_dram_ratio = float('nan') if r.used_dram != 0 else 0
         r.dram_remain = r.dram_total - r.used_dram
 
-        r.used_iram_vectors = get_size((iram_vectors_list))
-        r.used_iram_text = get_size((iram_text_list))
-        r.used_iram_other = get_size((iram_other_list))
-        r.used_iram = r.used_iram_vectors + r.used_iram_text + r.used_iram_other
+        r.iram_vectors = get_size((iram_vectors_list))
+        r.iram_text = get_size((iram_text_list))
+        r.iram_other = get_size((iram_other_list))
+        r.used_iram = r.iram_vectors + r.iram_text + r.iram_other
         try:
             r.used_iram_ratio = r.used_iram / r.iram_total
         except ZeroDivisionError:
             r.used_iram_ratio = float('nan') if r.used_iram != 0 else 0
         r.iram_remain = r.iram_total - r.used_iram
 
-        r.used_diram_data = get_size(diram_data_list)
-        r.used_diram_bss = get_size(diram_bss_list)
-        r.used_diram_text = get_size(diram_text_list)
-        r.used_diram_vectors = get_size(diram_vectors_list)
-        r.used_diram_rodata = get_size(diram_rodata_list)
-        r.used_diram_other = get_size(diram_other_list)
-        r.used_diram = r.used_diram_data + r.used_diram_bss + r.used_diram_text + r.used_diram_vectors + r.used_diram_other + r.used_diram_rodata
+        r.diram_data = get_size(diram_data_list)
+        r.diram_bss = get_size(diram_bss_list)
+        r.diram_text = get_size(diram_text_list)
+        r.diram_vectors = get_size(diram_vectors_list)
+        r.diram_rodata = get_size(diram_rodata_list)
+        r.diram_other = get_size(diram_other_list)
+        r.used_diram = r.diram_data + r.diram_bss + r.diram_text + r.diram_vectors + r.diram_other + r.diram_rodata
         try:
             r.used_diram_ratio = r.used_diram / r.diram_total
         except ZeroDivisionError:
             r.used_diram_ratio = float('nan') if r.used_diram != 0 else 0
         r.diram_remain = r.diram_total - r.used_diram
 
-        r.used_flash_text = get_size(flash_text_list)
-        r.used_flash_rodata = get_size(flash_rodata_list)
+        r.flash_code = get_size(flash_text_list)
+        r.flash_rodata = get_size(flash_rodata_list)
 
-        r.used_flash_other = get_size(flash_other_list)
-        r.used_flash = r.used_flash_text + r.used_flash_rodata + r.used_flash_other
+        r.flash_other = get_size(flash_other_list)
+        r.used_flash_non_ram = r.flash_code + r.flash_rodata + r.flash_other
 
         # The used DRAM BSS is counted into the "Used static DRAM" but not into the "Total image size"
-        r.total_size = r.used_dram - r.used_dram_bss + r.used_iram + r.used_diram - r.used_diram_bss + r.used_flash
+        r.total_size = r.used_dram - r.dram_bss + r.used_iram + r.used_diram - r.diram_bss + r.used_flash_non_ram
         return r
 
-    def get_json_dic(self) -> collections.OrderedDict:
+    def get_dict(self) -> collections.OrderedDict:
         ret = collections.OrderedDict([
-            ('dram_data', self.used_dram_data),
-            ('dram_bss', self.used_dram_bss),
-            ('dram_rodata', self.used_dram_rodata),
-            ('dram_other', self.used_dram_other),
+            ('dram_data', self.dram_data),
+            ('dram_bss', self.dram_bss),
+            ('dram_rodata', self.dram_rodata),
+            ('dram_other', self.dram_other),
             ('used_dram', self.used_dram),
             ('dram_total', self.dram_total),
             ('used_dram_ratio', self.used_dram_ratio if self.used_dram_ratio is not float('nan') else 0),
             ('dram_remain', self.dram_remain),
 
-            ('iram_vectors', self.used_iram_vectors),
-            ('iram_text', self.used_iram_text),
-            ('iram_other', self.used_iram_other),
+            ('iram_vectors', self.iram_vectors),
+            ('iram_text', self.iram_text),
+            ('iram_other', self.iram_other),
             ('used_iram', self.used_iram),
             ('iram_total', self.iram_total),
             ('used_iram_ratio', self.used_iram_ratio),
             ('iram_remain', self.iram_remain),
 
-            ('diram_data', self.used_diram_data),
-            ('diram_bss', self.used_diram_bss),
-            ('diram_text', self.used_diram_text),
-            ('diram_vectors', self.used_diram_vectors),
-            ('diram_rodata', self.used_diram_rodata),
-            ('diram_other', self.used_diram_other),
+            ('diram_data', self.diram_data),
+            ('diram_bss', self.diram_bss),
+            ('diram_text', self.diram_text),
+            ('diram_vectors', self.diram_vectors),
+            ('diram_rodata', self.diram_rodata),
+            ('diram_other', self.diram_other),
             ('diram_total', self.diram_total),
             ('used_diram', self.used_diram),
             ('used_diram_ratio', self.used_diram_ratio),
             ('diram_remain', self.diram_remain),
 
-            ('flash_code', self.used_flash_text),
-            ('flash_rodata', self.used_flash_rodata),
-            ('flash_other', self.used_flash_other),
-            ('used_flash_non_ram', self.used_flash),    # text/data in D/I RAM not included
+            ('flash_code', self.flash_code),
+            ('flash_rodata', self.flash_rodata),
+            ('flash_other', self.flash_other),
+            ('used_flash_non_ram', self.used_flash_non_ram),    # text/data in D/I RAM not included
 
             ('total_size', self.total_size)             # bss not included
         ])
@@ -707,8 +715,7 @@ def get_structure_for_target(segments: Dict, sections: Dict, target: str) -> Str
     return current
 
 
-def get_summary(path: str, segments: Dict, sections: Dict, target: str,
-                as_json: bool=False,
+def get_summary(path: str, segments: Dict, sections: Dict, target: str, output_format: str='',
                 path_diff: str='', segments_diff: Optional[Dict]=None, sections_diff: Optional[Dict]=None,
                 target_diff: str='', print_suggestions: bool=True) -> str:
     segments_diff = segments_diff or {}
@@ -726,10 +733,10 @@ def get_summary(path: str, segments: Dict, sections: Dict, target: str,
         diff_en = False
         reference = StructureForSummary()
 
-    if as_json:
-        current_json_dic = current.get_json_dic()
+    if output_format == 'json':
+        current_json_dic = current.get_dict()
         if diff_en:
-            reference_json_dic = reference.get_json_dic()
+            reference_json_dic = reference.get_dict()
             diff_json_dic = collections.OrderedDict([
                 (k, v - reference_json_dic[k]) for k, v in current_json_dic.items()])
             output = format_json(collections.OrderedDict([('current', current_json_dic),
@@ -740,24 +747,24 @@ def get_summary(path: str, segments: Dict, sections: Dict, target: str,
             output = format_json(current_json_dic)
     else:
         class LineDef(object):
-            title = ''
-            name = ''
 
             def __init__(self, title: str, name: str) -> None:
                 self.title = title
                 self.name = name
 
             def format_line(self) -> Tuple[str, str, str, str]:
-                return (self.title + ': {%s:>7} bytes' % self.name,
+                return ('%16s: {%s:>7} bytes' % (self.title, self.name),
                         '{%s:>7}' % self.name,
                         '{%s:+}' % self.name,
                         '')
 
+            def format_line_csv(self) -> Tuple[str, str, str, str]:
+                return ('%s,{%s} bytes' % (self.title, self.name),
+                        '{%s}' % self.name,
+                        '{%s:+}' % self.name,
+                        '')
+
         class HeadLineDef(LineDef):
-            remain = ''
-            ratio = ''
-            total = ''
-            warning_message = ''
 
             def __init__(self, title: str, name: str, remain: str, ratio: str, total: str, warning_message: str) -> None:
                 super(HeadLineDef, self).__init__(title, name)
@@ -767,87 +774,108 @@ def get_summary(path: str, segments: Dict, sections: Dict, target: str,
                 self.warning_message = warning_message
 
             def format_line(self) -> Tuple[str, str, str, str]:
-                return ('%s: {%s:>7} bytes ({%s:>7} remain, {%s:.1%%} used)%s' % (self.title, self.name, self.remain, self.ratio, self.warning_message),
+                return ('%-1s: {%s:>7} bytes ({%s:>7} remain, {%s:.1%%} used)%s' % (self.title, self.name, self.remain, self.ratio, self.warning_message),
                         '{%s:>7}' % self.name,
                         '{%s:+}' % self.name,
                         '({%s:>+7} remain, {%s:>+7} total)' % (self.remain, self.total))
 
+            def format_line_csv(self) -> Tuple[str, str, str, str]:
+                return ('%s,{%s} bytes ({%s} remain {%s:.1%%} used)%s' % (self.title, self.name, self.remain, self.ratio, self.warning_message),
+                        '{%s}' % self.name,
+                        '{%s:+}' % self.name,
+                        '{%s} remain,{%s} total' % (self.remain, self.total))
+
         class TotalLineDef(LineDef):
 
             def format_line(self) -> Tuple[str, str, str, str]:
-                return (self.title + ': {%s:>7} bytes (.bin may be padded larger)' % self.name,
+                return ('%16s: {%s:>7} bytes (.bin may be padded larger)' % (self.title, self.name),
                         '{%s:>7}' % self.name,
                         '{%s:+}' % self.name,
                         '')
 
+            def format_line_csv(self) -> Tuple[str, str, str, str]:
+                return ('%s,{%s} bytes (.bin may be padded larger)' % (self.title, self.name),
+                        '{%s}' % self.name,
+                        '{%s:+}' % self.name,
+                        '')
+
         warning_message = ' Overflow detected!' + (' You can run idf.py size-files for more information.' if print_suggestions else '')
 
         format_list = [
             HeadLineDef('Used static DRAM', 'used_dram', remain='dram_remain', ratio='used_dram_ratio', total='dram_total',
                         warning_message=warning_message if current.get_dram_overflowed() else ''),
-            LineDef('      .data size', 'used_dram_data'),
-            LineDef('      .bss  size', 'used_dram_bss'),
-            LineDef('   .rodata  size', 'used_dram_rodata'),
-            LineDef(' DRAM other size', 'used_dram_other'),
+            LineDef('.data size', 'dram_data'),
+            LineDef('.bss  size', 'dram_bss'),
+            LineDef('.rodata  size', 'dram_rodata'),
+            LineDef('DRAM other size', 'dram_other'),
 
             HeadLineDef('Used static IRAM', 'used_iram', remain='iram_remain', ratio='used_iram_ratio', total='iram_total',
                         warning_message=warning_message if current.get_iram_overflowed() else ''),
-            LineDef('      .text size', 'used_iram_text'),
-            LineDef('   .vectors size', 'used_iram_vectors'),
+            LineDef('.text size', 'iram_text'),
+            LineDef('.vectors size', 'iram_vectors'),
 
             HeadLineDef('Used stat D/IRAM', 'used_diram', remain='diram_remain', ratio='used_diram_ratio', total='diram_total',
                         warning_message=warning_message if current.get_diram_overflowed() else ''),
-            LineDef('      .data size', 'used_diram_data'),
-            LineDef('      .bss  size', 'used_diram_bss'),
-            LineDef('      .text size', 'used_diram_text'),
-            LineDef('   .vectors size', 'used_diram_vectors'),
-            LineDef('    .rodata size', 'used_diram_rodata'),
-            LineDef('      other     ', 'used_diram_other'),
+            LineDef('.data size', 'diram_data'),
+            LineDef('.bss  size', 'diram_bss'),
+            LineDef('.text size', 'diram_text'),
+            LineDef('.vectors size', 'diram_vectors'),
+            LineDef('.rodata size', 'diram_rodata'),
+            LineDef('other', 'diram_other'),
 
-            LineDef('Used Flash size ', 'used_flash'),
-            LineDef('      .text     ', 'used_flash_text'),
-            LineDef('      .rodata   ', 'used_flash_rodata'),
+            LineDef('Used Flash size ', 'used_flash_non_ram'),
+            LineDef('.text', 'flash_code'),
+            LineDef('.rodata', 'flash_rodata'),
 
             TotalLineDef('Total image size', 'total_size')
         ]
 
-        def convert_to_fmt_dict(summary: StructureForSummary, suffix: str='') -> Dict:
-            required_items = StructureForSummary.get_required_items()
-            return dict([(key + suffix, getattr(summary, key)) for key in required_items])
-
-        f_dic1 = convert_to_fmt_dict(current)
+        current_dict = current.get_dict()
         if diff_en:
-            f_dic2 = convert_to_fmt_dict(reference)
-            f_dic_diff = convert_to_fmt_dict(current - reference)
+            reference_dict = reference.get_dict()
+            diff_dict = (current - reference).get_dict()
 
-        lf = '{:60}{:>15}{:>15} {}'  # Width for a, b, c, d columns
+        if output_format == 'csv':
+            line_format = '{},{},{},{}'
+        else:
+            line_format = '{:60}{:>15}{:>15} {}'  # Width for a, b, c, d columns
 
         def print_in_columns(a: str, b: Optional[str]='', c: Optional[str]='', d: Optional[str]='') -> str:
-            return lf.format(a, b, c, d).rstrip() + os.linesep
+            return line_format.format(a, b, c, d).rstrip() + os.linesep
 
         output = ''
         if diff_en:
-            output += print_in_columns('<CURRENT> MAP file: ' + path)
-            output += print_in_columns('<REFERENCE> MAP file: ' + path_diff)
-            output += print_in_columns('Difference is counted as <CURRENT> - <REFERENCE>, ',
-                                       'i.e. a positive number means that <CURRENT> is larger.')
-            output += print_in_columns('Total sizes of <CURRENT>:', '<REFERENCE>', 'Difference', '')
+            if output_format == 'csv':
+                output += print_in_columns('','<CURRENT>:', '<REFERENCE>', 'Difference')
+                output += print_in_columns('File', path, path_diff, '<CURRENT> - <REFERENCE>')
+            else:
+                output += print_in_columns('<CURRENT> MAP file: ' + path)
+                output += print_in_columns('<REFERENCE> MAP file: ' + path_diff)
+                output += print_in_columns('Difference is counted as <CURRENT> - <REFERENCE>, ',
+                                           'i.e. a positive number means that <CURRENT> is larger.')
+                output += print_in_columns('Total sizes of <CURRENT>:', '<REFERENCE>', 'Difference')
 
             for line in format_list:
                 if getattr(current, line.name) > 0 or getattr(reference, line.name) > 0 or line.name == 'total_size':
-                    main_string_format, reference_format, sign_format, main_diff_format = line.format_line()
+                    if output_format == 'csv':
+                        main_string_format, reference_format, sign_format, main_diff_format = line.format_line_csv()
+                    else:
+                        main_string_format, reference_format, sign_format, main_diff_format = line.format_line()
                     output += print_in_columns(
-                        main_string_format.format(**f_dic1),
-                        reference_format.format(**f_dic2),
-                        sign_format.format(**f_dic_diff) if not sign_format.format(**f_dic_diff).startswith('+0') else '',
-                        main_diff_format.format(**f_dic_diff))
+                        main_string_format.format(**current_dict),
+                        reference_format.format(**reference_dict),
+                        sign_format.format(**diff_dict) if not sign_format.format(**diff_dict).startswith('+0') else '',
+                        main_diff_format.format(**diff_dict))
         else:
             output += print_in_columns('Total sizes:')
 
             for line in format_list:
                 if getattr(current, line.name) > 0 or line.name == 'total_size':
-                    main_string_format, reference_format, sign_format, main_diff_format = line.format_line()
-                    output += print_in_columns(main_string_format.format(**f_dic1))
+                    if output_format == 'csv':
+                        main_string_format, _, _, _ = line.format_line_csv()
+                    else:
+                        main_string_format, _, _, _ = line.format_line()
+                    output += print_in_columns(main_string_format.format(**current_dict))
 
     return output
 
@@ -924,7 +952,7 @@ class StructureForDetailedSizes(object):
         return collections.OrderedDict(s)
 
 
-def get_detailed_sizes(sections: Dict, key: str, header: str, as_json: bool=False, sections_diff: Dict=None) -> str:
+def get_detailed_sizes(sections: Dict, key: str, header: str, output_format: str, sections_diff: Dict=None) -> str:
 
     key_name_set = set()
     current = StructureForDetailedSizes.get(sections, key)
@@ -941,7 +969,8 @@ def get_detailed_sizes(sections: Dict, key: str, header: str, as_json: bool=Fals
 
     key_name_list = list(key_name_set)
     ordered_key_list, display_name_list = LinkingSections.get_display_name_order(key_name_list)
-    if as_json:
+
+    if output_format == 'json':
         if diff_en:
             diff_json_dic = collections.OrderedDict()
             for name in sorted(list(frozenset(current.keys()) | frozenset(reference.keys()))):
@@ -958,13 +987,16 @@ def get_detailed_sizes(sections: Dict, key: str, header: str, as_json: bool=Fals
         else:
             output = format_json(current)
     else:
-        def _get_header_format(disp_list: List=display_name_list) -> str:
+        def _get_header_format(disp_list: List=display_name_list, output_format: str='') -> str:
+            if output_format == 'csv':
+                return '{},' * (len(disp_list) - 1) + '{}' + os.linesep
             len_list = [len(x) for x in disp_list]
             len_list.insert(0, 24)
             return ' '.join(['{:>%d}' % x for x in len_list]) + os.linesep
 
-        def _get_output(data: Dict[str, Dict[str, int]], selection: Collection, key_list: List=ordered_key_list, disp_list: List=display_name_list) -> str:
-            header_format = _get_header_format(disp_list)
+        def _get_output(data: Dict[str, Dict[str, int]], selection: Collection, output_format: str,
+                        key_list: List=ordered_key_list, disp_list: List=display_name_list) -> str:
+            header_format = _get_header_format(disp_list, output_format)
             output = header_format.format(header, *disp_list)
 
             for key, data_info in data.items():
@@ -985,28 +1017,30 @@ def get_detailed_sizes(sections: Dict, key: str, header: str, as_json: bool=Fals
                 output += header_format.format(key[:24], *(section_size_list))
             return output
 
-        def _get_header_format_diff(disp_list: List=display_name_list, columns: bool=False) -> str:
+        def _get_header_format_diff(disp_list: List=display_name_list, columns: bool=False, output_format: str='') -> str:
+            if output_format == 'csv':
+                return '{},' * len(disp_list) + '{}' + os.linesep
             if columns:
                 len_list = (24, ) + (7, ) * 3 * len(disp_list)
                 return '|'.join(['{:>%d}' % x for x in len_list]) + os.linesep
-
             len_list = (24, ) + (23, ) * len(disp_list)
             return ' '.join(['{:>%d}' % x for x in len_list]) + os.linesep
 
-        def _get_output_diff(curr: Dict, ref: Dict, key_list: List=ordered_key_list, disp_list: List=display_name_list) -> str:
+        def _get_output_diff(curr: Dict, ref: Dict, output_format: str, key_list: List=ordered_key_list, disp_list: List=display_name_list) -> str:
             # First header without Current/Ref/Diff columns
-            header_format = _get_header_format_diff(columns=False)
+            header_format = _get_header_format_diff(columns=False, output_format=output_format)
             output = header_format.format(header, *disp_list)
 
             f_print = ('-' * 23, '') * len(key_list)
             f_print = f_print[0:len(key_list)]
             header_line = header_format.format('', *f_print)
 
-            header_format = _get_header_format_diff(columns=True)
+            header_format = _get_header_format_diff(columns=True, output_format=output_format)
             f_print = ('<C>', '<R>', '<C>-<R>') * len(key_list)
 
             output += header_format.format('', *f_print)
-            output += header_line
+            if output_format != 'csv':
+                output += header_line
 
             for key, data_info in curr.items():
                 try:
@@ -1039,7 +1073,7 @@ def get_detailed_sizes(sections: Dict, key: str, header: str, as_json: bool=Fals
         output = 'Per-{} contributions to ELF file:{}'.format(key, os.linesep)
 
         if diff_en:
-            output += _get_output_diff(current, reference)
+            output += _get_output_diff(current, reference, output_format)
 
             in_current = frozenset(current.keys())
             in_reference = frozenset(reference.keys())
@@ -1048,13 +1082,13 @@ def get_detailed_sizes(sections: Dict, key: str, header: str, as_json: bool=Fals
 
             if len(only_in_current) > 0:
                 output += 'The following entries are present in <CURRENT> only:{}'.format(os.linesep)
-                output += _get_output(current, only_in_current)
+                output += _get_output(current, only_in_current, output_format)
 
             if len(only_in_reference) > 0:
                 output += 'The following entries are present in <REFERENCE> only:{}'.format(os.linesep)
-                output += _get_output(reference, only_in_reference)
+                output += _get_output(reference, only_in_reference, output_format)
         else:
-            output += _get_output(current, current)
+            output += _get_output(current, current, output_format)
 
     return output
 
@@ -1086,12 +1120,12 @@ class StructureForArchiveSymbols(object):
         return section_symbols
 
 
-def get_archive_symbols(sections: Dict, archive: str, as_json: bool=False, sections_diff: Dict=None) -> str:
+def get_archive_symbols(sections: Dict, archive: str, output_format: str, sections_diff: Dict=None) -> str:
     diff_en = bool(sections_diff)
     current = StructureForArchiveSymbols.get(archive, sections)
     reference = StructureForArchiveSymbols.get(archive, sections_diff) if sections_diff else {}
 
-    if as_json:
+    if output_format == 'json':
         if diff_en:
             diff_json_dic = collections.OrderedDict()
             for name in sorted(list(frozenset(current.keys()) | frozenset(reference.keys()))):
@@ -1123,12 +1157,18 @@ def get_archive_symbols(sections: Dict, archive: str, as_json: bool=False, secti
 
         def _get_output(section_symbols: Dict) -> str:
             output = ''
+
             names_max_len, numbers_max_len  = _get_max_len(section_symbols)
+            if output_format == 'csv':
+                line_format = '{},{}' + os.linesep
+            else:
+                line_format = '    {:<%d} : {:>%d}' % (names_max_len,numbers_max_len) + os.linesep
+
             for t, s in section_symbols.items():
                 output += '{}Symbols from section: {}{}'.format(os.linesep, t, os.linesep)
                 item_pairs = _get_item_pairs(t, s)
                 for key, val in item_pairs.items():
-                    output += ' '.join([('\t{:<%d} : {:>%d}\n' % (names_max_len,numbers_max_len)).format(key, val)])
+                    output += line_format.format(key, val)
                 section_total = sum([val for _, val in item_pairs.items()])
                 output += 'Section total: {}{}'.format(section_total, os.linesep)
             return output
@@ -1136,14 +1176,18 @@ def get_archive_symbols(sections: Dict, archive: str, as_json: bool=False, secti
         output = '{}Symbols within the archive: {} (Not all symbols may be reported){}'.format(os.linesep, archive, os.linesep)
         if diff_en:
 
-            def _generate_line_tuple(curr: collections.OrderedDict, ref: collections.OrderedDict, name: str) -> Tuple[str, int, int, str]:
+            def _generate_line_tuple(curr: collections.OrderedDict, ref: collections.OrderedDict, name: str, indent: str) -> Tuple[str, int, int, str]:
                 cur_val = curr.get(name, 0)
                 ref_val = ref.get(name, 0)
                 diff_val = cur_val - ref_val
                 # string slicing is used just to make sure it will fit into the first column of line_format
-                return ((' ' * 4 + name)[:40], cur_val, ref_val, '' if diff_val == 0 else '{:+}'.format(diff_val))
+                return ((indent + name)[:40], cur_val, ref_val, '' if diff_val == 0 else '{:+}'.format(diff_val))
+
+            if output_format == 'csv':
+                line_format = '{},{},{},{}'
+            else:
+                line_format = '{:40} {:>12} {:>12} {:>25}'
 
-            line_format = '{:40} {:>12} {:>12} {:>25}'
             all_section_names = sorted(list(frozenset(current.keys()) | frozenset(reference.keys())))
             for section_name in all_section_names:
                 current_item_pairs = _get_item_pairs(section_name, current.get(section_name, {}))
@@ -1157,10 +1201,12 @@ def get_archive_symbols(sections: Dict, archive: str, as_json: bool=False, secti
                 diff_section_total = current_section_total - reference_section_total
                 all_item_names = sorted(list(frozenset(current_item_pairs.keys()) |
                                              frozenset(reference_item_pairs.keys())))
-                output += os.linesep.join([line_format.format(*_generate_line_tuple(current_item_pairs,
-                                                                                    reference_item_pairs,
-                                                                                    n)
-                                                              ).rstrip() for n in all_item_names])
+                indent = 4 * ' ' if output_format != 'csv' else ''
+                output += os.linesep.join(line_format.format(*_generate_line_tuple(current_item_pairs,
+                                                                                   reference_item_pairs,
+                                                                                   n,
+                                                                                   indent)
+                                                             ).rstrip() for n in all_item_names)
                 output += os.linesep if current_section_total > 0 or reference_section_total > 0 else ''
                 output += line_format.format('Section total:',
                                              current_section_total,
diff --git a/tools/test_idf_size/expected_output b/tools/test_idf_size/expected_output
index 7d0b68ea9c..3c721c910b 100644
--- a/tools/test_idf_size/expected_output
+++ b/tools/test_idf_size/expected_output
@@ -37,8 +37,8 @@ Used static IRAM:   38932 bytes (  92140 remain, 29.7% used)
       .text size:   37908 bytes
    .vectors size:    1024 bytes
 Used Flash size :  186524 bytes
-      .text     :  146944 bytes
-      .rodata   :   39580 bytes
+           .text:  146944 bytes
+         .rodata:   39580 bytes
 Total image size:  234780 bytes (.bin may be padded larger)
 
 ***
@@ -62,8 +62,8 @@ Used static IRAM:  181518 bytes ( -50446 remain, 138.5% used) Overflow detected!
       .text size:  180491 bytes
    .vectors size:    1027 bytes
 Used Flash size :  531135 bytes
-      .text     :  432171 bytes
-      .rodata   :   98708 bytes
+           .text:  432171 bytes
+         .rodata:   98708 bytes
 Total image size:  730117 bytes (.bin may be padded larger)
 
 ***
@@ -76,8 +76,8 @@ Used static IRAM:   38932 bytes (  92140 remain, 29.7% used)
       .text size:   37908 bytes
    .vectors size:    1024 bytes
 Used Flash size :  186524 bytes
-      .text     :  146944 bytes
-      .rodata   :   39580 bytes
+           .text:  146944 bytes
+         .rodata:   39580 bytes
 Total image size:  234780 bytes (.bin may be padded larger)
 Per-archive contributions to ELF file:
             Archive File DRAM .data & 0.bss IRAM0 .text & 0.vectors ram_st_total Flash .text & .rodata flash_total
@@ -130,8 +130,8 @@ Used static IRAM:   38932 bytes (  92140 remain, 29.7% used)
       .text size:   37908 bytes
    .vectors size:    1024 bytes
 Used Flash size :  186524 bytes
-      .text     :  146944 bytes
-      .rodata   :   39580 bytes
+           .text:  146944 bytes
+         .rodata:   39580 bytes
 Total image size:  234780 bytes (.bin may be padded larger)
 Per-file contributions to ELF file:
              Object File DRAM .data & 0.bss IRAM0 .text & 0.vectors ram_st_total Flash .text & .rodata flash_total
@@ -427,47 +427,47 @@ Used static IRAM:   38932 bytes (  92140 remain, 29.7% used)
       .text size:   37908 bytes
    .vectors size:    1024 bytes
 Used Flash size :  186524 bytes
-      .text     :  146944 bytes
-      .rodata   :   39580 bytes
+           .text:  146944 bytes
+         .rodata:   39580 bytes
 Total image size:  234780 bytes (.bin may be padded larger)
 
 Symbols within the archive: libdriver.a (Not all symbols may be reported)
 
 Symbols from section: .dram0.bss
-	p_uart_obj                     :  12
-	s_rtc_isr_handle               :   4
-	s_rtc_isr_handler_list         :   4
+    p_uart_obj                     :  12
+    s_rtc_isr_handle               :   4
+    s_rtc_isr_handler_list         :   4
 Section total: 20
 
 Symbols from section: .dram0.data
-	timer_spinlock                 :  16
-	periph_spinlock                :   8
-	s_rtc_isr_handler_list_lock    :   8
-	uart_selectlock                :   8
+    timer_spinlock                 :  16
+    periph_spinlock                :   8
+    s_rtc_isr_handler_list_lock    :   8
+    uart_selectlock                :   8
 Section total: 40
 
 Symbols from section: .flash.rodata
-	str1.4                         : 249
-	get_clk_en_mask                : 128
-	get_rst_en_mask                : 128
-	__FUNCTION__$5441              :  24
-	TG                             :   8
+    str1.4                         : 249
+    get_clk_en_mask                : 128
+    get_rst_en_mask                : 128
+    __FUNCTION__$5441              :  24
+    TG                             :   8
 Section total: 537
 
 Symbols from section: .flash.text
-	get_clk_en_mask                : 211
-	get_rst_en_mask                : 157
-	timer_group_intr_enable        : 112
-	rtc_isr                        :  86
-	periph_module_enable           :  78
-	rtc_isr_ensure_installed       :  75
-	rtc_gpio_force_hold_dis_all    :  65
-	rtc_isr_register               :  65
-	is_wifi_clk_peripheral         :  28
-	uart_set_select_notif_callback :  26
-	get_rst_en_reg                 :  25
-	get_clk_en_reg                 :  21
-	uart_get_selectlock            :  12
+    get_clk_en_mask                : 211
+    get_rst_en_mask                : 157
+    timer_group_intr_enable        : 112
+    rtc_isr                        :  86
+    periph_module_enable           :  78
+    rtc_isr_ensure_installed       :  75
+    rtc_gpio_force_hold_dis_all    :  65
+    rtc_isr_register               :  65
+    is_wifi_clk_peripheral         :  28
+    uart_set_select_notif_callback :  26
+    get_rst_en_reg                 :  25
+    get_clk_en_reg                 :  21
+    uart_get_selectlock            :  12
 Section total: 961
 
 Symbols from section: .iram0.text
@@ -505,8 +505,8 @@ Used static IRAM:   38932 bytes (  92140 remain, 29.7% used)          18796
       .text size:   37908 bytes                                       18796         +19112
    .vectors size:    1024 bytes                                           0          +1024
 Used Flash size :  186524 bytes                                           0        +186524
-      .text     :  146944 bytes                                           0        +146944
-      .rodata   :   39580 bytes                                           0         +39580
+           .text:  146944 bytes                                           0        +146944
+         .rodata:   39580 bytes                                           0         +39580
 Total image size:  234780 bytes (.bin may be padded larger)           25960        +208820
 
 ***
@@ -522,8 +522,8 @@ Used static IRAM:   38932 bytes (  92140 remain, 29.7% used)          38932
       .text size:   37908 bytes                                       37908
    .vectors size:    1024 bytes                                        1024
 Used Flash size :  186524 bytes                                      186524
-      .text     :  146944 bytes                                      146944
-      .rodata   :   39580 bytes                                       39580
+           .text:  146944 bytes                                      146944
+         .rodata:   39580 bytes                                       39580
 Total image size:  234780 bytes (.bin may be padded larger)          234780
 
 ***
@@ -539,8 +539,8 @@ Used static IRAM:   38932 bytes (  92140 remain, 29.7% used)          38956
       .text size:   37908 bytes                                       37929            -21
    .vectors size:    1024 bytes                                        1027             -3
 Used Flash size :  186524 bytes                                       99551         +86973
-      .text     :  146944 bytes                                       77191         +69753
-      .rodata   :   39580 bytes                                       22360         +17220
+           .text:  146944 bytes                                       77191         +69753
+         .rodata:   39580 bytes                                       22360         +17220
 Total image size:  234780 bytes (.bin may be padded larger)          147087         +87693
 
 ***
@@ -556,8 +556,8 @@ Used static IRAM:   38956 bytes (  92116 remain, 29.7% used)          38932
       .text size:   37929 bytes                                       37908            +21
    .vectors size:    1027 bytes                                        1024             +3
 Used Flash size :   99551 bytes                                      186524         -86973
-      .text     :   77191 bytes                                      146944         -69753
-      .rodata   :   22360 bytes                                       39580         -17220
+           .text:   77191 bytes                                      146944         -69753
+         .rodata:   22360 bytes                                       39580         -17220
 Total image size:  147087 bytes (.bin may be padded larger)          234780         -87693
 
 ***
@@ -574,8 +574,8 @@ Used static IRAM:   38932 bytes (  92140 remain, 29.7% used)          18796
       .text size:   37908 bytes                                       18796         +19112
    .vectors size:    1024 bytes                                           0          +1024
 Used Flash size :  186524 bytes                                           0        +186524
-      .text     :  146944 bytes                                           0        +146944
-      .rodata   :   39580 bytes                                           0         +39580
+           .text:  146944 bytes                                           0        +146944
+         .rodata:   39580 bytes                                           0         +39580
 Total image size:  234780 bytes (.bin may be padded larger)           25960        +208820
 Per-archive contributions to ELF file:
             Archive File              DRAM .data                 & 0.bss              & 0.rodata              IRAM .text                & 0.text             & 0.vectors          & _loader.text            ram_st_total             Flash .text               & .rodata             flash_total
@@ -639,8 +639,8 @@ Used static IRAM:   38932 bytes (  92140 remain, 29.7% used)          38932
       .text size:   37908 bytes                                       37908
    .vectors size:    1024 bytes                                        1024
 Used Flash size :  186524 bytes                                      186524
-      .text     :  146944 bytes                                      146944
-      .rodata   :   39580 bytes                                       39580
+           .text:  146944 bytes                                      146944
+         .rodata:   39580 bytes                                       39580
 Total image size:  234780 bytes (.bin may be padded larger)          234780
 Per-archive contributions to ELF file:
             Archive File              DRAM .data                 & 0.bss             IRAM0 .text             & 0.vectors            ram_st_total             Flash .text               & .rodata             flash_total
@@ -698,8 +698,8 @@ Used static IRAM:   38932 bytes (  92140 remain, 29.7% used)          38956
       .text size:   37908 bytes                                       37929            -21
    .vectors size:    1024 bytes                                        1027             -3
 Used Flash size :  186524 bytes                                       99551         +86973
-      .text     :  146944 bytes                                       77191         +69753
-      .rodata   :   39580 bytes                                       22360         +17220
+           .text:  146944 bytes                                       77191         +69753
+         .rodata:   39580 bytes                                       22360         +17220
 Total image size:  234780 bytes (.bin may be padded larger)          147087         +87693
 Per-archive contributions to ELF file:
             Archive File              DRAM .data                 & 0.bss             IRAM0 .text             & 0.vectors            ram_st_total             Flash .text               & .rodata             flash_total
@@ -769,8 +769,8 @@ Used static IRAM:   38956 bytes (  92116 remain, 29.7% used)          38932
       .text size:   37929 bytes                                       37908            +21
    .vectors size:    1027 bytes                                        1024             +3
 Used Flash size :   99551 bytes                                      186524         -86973
-      .text     :   77191 bytes                                      146944         -69753
-      .rodata   :   22360 bytes                                       39580         -17220
+           .text:   77191 bytes                                      146944         -69753
+         .rodata:   22360 bytes                                       39580         -17220
 Total image size:  147087 bytes (.bin may be padded larger)          234780         -87693
 Per-archive contributions to ELF file:
             Archive File              DRAM .data                 & 0.bss             IRAM0 .text             & 0.vectors            ram_st_total             Flash .text               & .rodata             flash_total
@@ -841,8 +841,8 @@ Used static IRAM:   38932 bytes (  92140 remain, 29.7% used)          18796
       .text size:   37908 bytes                                       18796         +19112
    .vectors size:    1024 bytes                                           0          +1024
 Used Flash size :  186524 bytes                                           0        +186524
-      .text     :  146944 bytes                                           0        +146944
-      .rodata   :   39580 bytes                                           0         +39580
+           .text:  146944 bytes                                           0        +146944
+         .rodata:   39580 bytes                                           0         +39580
 Total image size:  234780 bytes (.bin may be padded larger)           25960        +208820
 Per-file contributions to ELF file:
              Object File              DRAM .data                 & 0.bss              & 0.rodata              IRAM .text                & 0.text             & 0.vectors          & _loader.text            ram_st_total             Flash .text               & .rodata             flash_total
@@ -1185,8 +1185,8 @@ Used static IRAM:   38932 bytes (  92140 remain, 29.7% used)          38932
       .text size:   37908 bytes                                       37908
    .vectors size:    1024 bytes                                        1024
 Used Flash size :  186524 bytes                                      186524
-      .text     :  146944 bytes                                      146944
-      .rodata   :   39580 bytes                                       39580
+           .text:  146944 bytes                                      146944
+         .rodata:   39580 bytes                                       39580
 Total image size:  234780 bytes (.bin may be padded larger)          234780
 Per-file contributions to ELF file:
              Object File              DRAM .data                 & 0.bss             IRAM0 .text             & 0.vectors            ram_st_total             Flash .text               & .rodata             flash_total
@@ -1487,8 +1487,8 @@ Used static IRAM:   38932 bytes (  92140 remain, 29.7% used)          38956
       .text size:   37908 bytes                                       37929            -21
    .vectors size:    1024 bytes                                        1027             -3
 Used Flash size :  186524 bytes                                       99551         +86973
-      .text     :  146944 bytes                                       77191         +69753
-      .rodata   :   39580 bytes                                       22360         +17220
+           .text:  146944 bytes                                       77191         +69753
+         .rodata:   39580 bytes                                       22360         +17220
 Total image size:  234780 bytes (.bin may be padded larger)          147087         +87693
 Per-file contributions to ELF file:
              Object File              DRAM .data                 & 0.bss             IRAM0 .text             & 0.vectors            ram_st_total             Flash .text               & .rodata             flash_total
@@ -1976,8 +1976,8 @@ Used static IRAM:   38956 bytes (  92116 remain, 29.7% used)          38932
       .text size:   37929 bytes                                       37908            +21
    .vectors size:    1027 bytes                                        1024             +3
 Used Flash size :   99551 bytes                                      186524         -86973
-      .text     :   77191 bytes                                      146944         -69753
-      .rodata   :   22360 bytes                                       39580         -17220
+           .text:   77191 bytes                                      146944         -69753
+         .rodata:   22360 bytes                                       39580         -17220
 Total image size:  147087 bytes (.bin may be padded larger)          234780         -87693
 Per-file contributions to ELF file:
              Object File              DRAM .data                 & 0.bss             IRAM0 .text             & 0.vectors            ram_st_total             Flash .text               & .rodata             flash_total
@@ -2466,8 +2466,8 @@ Used static IRAM:   38932 bytes (  92140 remain, 29.7% used)          18796
       .text size:   37908 bytes                                       18796         +19112
    .vectors size:    1024 bytes                                           0          +1024
 Used Flash size :  186524 bytes                                           0        +186524
-      .text     :  146944 bytes                                           0        +146944
-      .rodata   :   39580 bytes                                           0         +39580
+           .text:  146944 bytes                                           0        +146944
+         .rodata:   39580 bytes                                           0         +39580
 Total image size:  234780 bytes (.bin may be padded larger)           25960        +208820
 
 Symbols within the archive: libdriver.a (Not all symbols may be reported)
@@ -2553,8 +2553,8 @@ Used static IRAM:   38932 bytes (  92140 remain, 29.7% used)          18796
       .text size:   37908 bytes                                       18796         +19112
    .vectors size:    1024 bytes                                           0          +1024
 Used Flash size :  186524 bytes                                           0        +186524
-      .text     :  146944 bytes                                           0        +146944
-      .rodata   :   39580 bytes                                           0         +39580
+           .text:  146944 bytes                                           0        +146944
+         .rodata:   39580 bytes                                           0         +39580
 Total image size:  234780 bytes (.bin may be padded larger)           25960        +208820
 
 Symbols within the archive: libc.a (Not all symbols may be reported)
@@ -2618,8 +2618,8 @@ Used static IRAM:   38932 bytes (  92140 remain, 29.7% used)          38932
       .text size:   37908 bytes                                       37908
    .vectors size:    1024 bytes                                        1024
 Used Flash size :  186524 bytes                                      186524
-      .text     :  146944 bytes                                      146944
-      .rodata   :   39580 bytes                                       39580
+           .text:  146944 bytes                                      146944
+         .rodata:   39580 bytes                                       39580
 Total image size:  234780 bytes (.bin may be padded larger)          234780
 
 Symbols within the archive: libdriver.a (Not all symbols may be reported)
@@ -2695,8 +2695,8 @@ Used static IRAM:   38932 bytes (  92140 remain, 29.7% used)          38956
       .text size:   37908 bytes                                       37929            -21
    .vectors size:    1024 bytes                                        1027             -3
 Used Flash size :  186524 bytes                                       99551         +86973
-      .text     :  146944 bytes                                       77191         +69753
-      .rodata   :   39580 bytes                                       22360         +17220
+           .text:  146944 bytes                                       77191         +69753
+         .rodata:   39580 bytes                                       22360         +17220
 Total image size:  234780 bytes (.bin may be padded larger)          147087         +87693
 
 Symbols within the archive: libdriver.a (Not all symbols may be reported)
@@ -2837,8 +2837,8 @@ Used static IRAM:   38956 bytes (  92116 remain, 29.7% used)          38932
       .text size:   37929 bytes                                       37908            +21
    .vectors size:    1027 bytes                                        1024             +3
 Used Flash size :   99551 bytes                                      186524         -86973
-      .text     :   77191 bytes                                      146944         -69753
-      .rodata   :   22360 bytes                                       39580         -17220
+           .text:   77191 bytes                                      146944         -69753
+         .rodata:   22360 bytes                                       39580         -17220
 Total image size:  147087 bytes (.bin may be padded larger)          234780         -87693
 
 Symbols within the archive: libdriver.a (Not all symbols may be reported)
@@ -2979,8 +2979,8 @@ Used static IRAM:   38932 bytes (  92140 remain, 29.7% used)          38956
       .text size:   37908 bytes                                       37929            -21
    .vectors size:    1024 bytes                                        1027             -3
 Used Flash size :  186524 bytes                                       99551         +86973
-      .text     :  146944 bytes                                       77191         +69753
-      .rodata   :   39580 bytes                                       22360         +17220
+           .text:  146944 bytes                                       77191         +69753
+         .rodata:   39580 bytes                                       22360         +17220
 Total image size:  234780 bytes (.bin may be padded larger)          147087         +87693
 
 Symbols within the archive: libfreertos.a (Not all symbols may be reported)
@@ -3276,8 +3276,8 @@ Used stat D/IRAM:   43020 bytes ( 153588 remain, 21.9% used)
       .text size:   32905 bytes
    .vectors size:    1027 bytes
 Used Flash size :   93019 bytes
-      .text     :   74439 bytes
-      .rodata   :   18580 bytes
+           .text:   74439 bytes
+         .rodata:   18580 bytes
 Total image size:  134103 bytes (.bin may be padded larger)
 
 ***
@@ -3289,8 +3289,8 @@ Used stat D/IRAM:  207299 bytes ( -18883 remain, 110.0% used) Overflow detected!
       .text size:  171884 bytes
    .vectors size:    1027 bytes
 Used Flash size :  519371 bytes
-      .text     :  420899 bytes
-      .rodata   :   98216 bytes
+           .text:  420899 bytes
+         .rodata:   98216 bytes
 Total image size:  708078 bytes (.bin may be padded larger)
 
 ***
@@ -3302,8 +3302,8 @@ Used stat D/IRAM:   43020 bytes ( 153588 remain, 21.9% used)
       .text size:   32905 bytes
    .vectors size:    1027 bytes
 Used Flash size :   93019 bytes
-      .text     :   74439 bytes
-      .rodata   :   18580 bytes
+           .text:   74439 bytes
+         .rodata:   18580 bytes
 Total image size:  134103 bytes (.bin may be padded larger)
 
 ***
@@ -3335,8 +3335,8 @@ Used stat D/IRAM:   43020 bytes ( 153588 remain, 21.9% used)
       .text size:   32905 bytes
    .vectors size:    1027 bytes
 Used Flash size :   93019 bytes
-      .text     :   74439 bytes
-      .rodata   :   18580 bytes
+           .text:   74439 bytes
+         .rodata:   18580 bytes
 Total image size:  134103 bytes (.bin may be padded larger)
 Per-archive contributions to ELF file:
             Archive File DRAM .data & 0.bss IRAM0 .text & 0.vectors ram_st_total Flash .text & .rodata flash_total
@@ -3375,8 +3375,8 @@ Used stat D/IRAM:   43020 bytes ( 153588 remain, 21.9% used)
       .text size:   32905 bytes
    .vectors size:    1027 bytes
 Used Flash size :   93019 bytes
-      .text     :   74439 bytes
-      .rodata   :   18580 bytes
+           .text:   74439 bytes
+         .rodata:   18580 bytes
 Total image size:  134103 bytes (.bin may be padded larger)
 Per-file contributions to ELF file:
              Object File DRAM .data & 0.bss IRAM0 .text & 0.vectors ram_st_total Flash .text & .rodata flash_total
@@ -3603,84 +3603,84 @@ Used stat D/IRAM:   43020 bytes ( 153588 remain, 21.9% used)
       .text size:   32905 bytes
    .vectors size:    1027 bytes
 Used Flash size :   93019 bytes
-      .text     :   74439 bytes
-      .rodata   :   18580 bytes
+           .text:   74439 bytes
+         .rodata:   18580 bytes
 Total image size:  134103 bytes (.bin may be padded larger)
 
 Symbols within the archive: libdriver.a (Not all symbols may be reported)
 
 Symbols from section: .dram0.bss
-	p_timer_obj                    :  16
-	p_uart_obj                     :   8
-	s_rtc_isr_handle               :   4
-	s_rtc_isr_handler_list         :   4
+    p_timer_obj                    :  16
+    p_uart_obj                     :   8
+    s_rtc_isr_handle               :   4
+    s_rtc_isr_handler_list         :   4
 Section total: 32
 
 Symbols from section: .dram0.data
-	uart_context                   :  32
-	timer_spinlock                 :  16
-	periph_spinlock                :   8
-	rtc_spinlock                   :   8
-	s_rtc_isr_handler_list_lock    :   8
-	uart_selectlock                :   8
+    uart_context                   :  32
+    timer_spinlock                 :  16
+    periph_spinlock                :   8
+    rtc_spinlock                   :   8
+    s_rtc_isr_handler_list_lock    :   8
+    uart_selectlock                :   8
 Section total: 80
 
 Symbols from section: .flash.rodata
-	timer_get_counter_value.str1.4 : 146
-	get_clk_en_mask                : 136
-	get_rst_en_mask                : 136
-	uart_pattern_enqueue.str1.4    :  88
-	uart_flush_input.str1.4        :  45
-	uart_set_word_length.str1.4    :  31
-	__FUNCTION__$7196              :  27
-	__FUNCTION__$5699              :  24
-	__FUNCTION__$6971              :  23
-	__FUNCTION__$6966              :  22
-	__FUNCTION__$6896              :  21
-	__FUNCTION__$6901              :  21
-	__FUNCTION__$6906              :  19
-	__FUNCTION__$6911              :  19
-	__FUNCTION__$6926              :  18
-	__FUNCTION__$6932              :  18
-	__FUNCTION__$7131              :  18
-	uart_pattern_pop_pos.str1.4    :  18
-	__FUNCTION__$7202              :  17
-	__FUNCTION__$6916              :  16
-	__FUNCTION__$6921              :  16
-	uart_set_stop_bits.str1.4      :  15
+    timer_get_counter_value.str1.4 : 146
+    get_clk_en_mask                : 136
+    get_rst_en_mask                : 136
+    uart_pattern_enqueue.str1.4    :  88
+    uart_flush_input.str1.4        :  45
+    uart_set_word_length.str1.4    :  31
+    __FUNCTION__$7196              :  27
+    __FUNCTION__$5699              :  24
+    __FUNCTION__$6971              :  23
+    __FUNCTION__$6966              :  22
+    __FUNCTION__$6896              :  21
+    __FUNCTION__$6901              :  21
+    __FUNCTION__$6906              :  19
+    __FUNCTION__$6911              :  19
+    __FUNCTION__$6926              :  18
+    __FUNCTION__$6932              :  18
+    __FUNCTION__$7131              :  18
+    uart_pattern_pop_pos.str1.4    :  18
+    __FUNCTION__$7202              :  17
+    __FUNCTION__$6916              :  16
+    __FUNCTION__$6921              :  16
+    uart_set_stop_bits.str1.4      :  15
 Section total: 894
 
 Symbols from section: .flash.text
-	uart_flush_input               : 453
-	uart_wait_tx_done              : 417
-	get_clk_en_mask                : 267
-	get_rst_en_mask                : 198
-	timer_group_intr_enable        : 184
-	uart_set_word_length           : 144
-	uart_set_stop_bits             : 128
-	periph_module_enable           : 112
-	uart_get_bufferedlen           : 109
-	uart_enable_intr_mask          :  98
-	uart_disable_intr_mask         :  96
-	uart_set_baudrate              :  96
-	rtc_isr                        :  90
-	uart_get_baudrate              :  82
-	uart_set_parity                :  82
-	rtc_isr_ensure_installed       :  79
-	uart_pattern_queue_update      :  74
-	uart_get_parity                :  69
-	uart_get_stop_bits             :  69
-	uart_get_word_length           :  69
-	rtc_isr_register               :  62
-	rtc_gpio_force_hold_dis_all    :  53
-	is_wifi_clk_peripheral         :  38
-	uart_is_driver_installed       :  30
-	get_rst_en_reg                 :  25
-	uart_set_select_notif_callback :  23
-	get_clk_en_reg                 :  21
-	uart_disable_rx_intr           :  18
-	uart_enable_rx_intr            :  18
-	uart_get_selectlock            :  12
+    uart_flush_input               : 453
+    uart_wait_tx_done              : 417
+    get_clk_en_mask                : 267
+    get_rst_en_mask                : 198
+    timer_group_intr_enable        : 184
+    uart_set_word_length           : 144
+    uart_set_stop_bits             : 128
+    periph_module_enable           : 112
+    uart_get_bufferedlen           : 109
+    uart_enable_intr_mask          :  98
+    uart_disable_intr_mask         :  96
+    uart_set_baudrate              :  96
+    rtc_isr                        :  90
+    uart_get_baudrate              :  82
+    uart_set_parity                :  82
+    rtc_isr_ensure_installed       :  79
+    uart_pattern_queue_update      :  74
+    uart_get_parity                :  69
+    uart_get_stop_bits             :  69
+    uart_get_word_length           :  69
+    rtc_isr_register               :  62
+    rtc_gpio_force_hold_dis_all    :  53
+    is_wifi_clk_peripheral         :  38
+    uart_is_driver_installed       :  30
+    get_rst_en_reg                 :  25
+    uart_set_select_notif_callback :  23
+    get_clk_en_reg                 :  21
+    uart_disable_rx_intr           :  18
+    uart_enable_rx_intr            :  18
+    uart_get_selectlock            :  12
 Section total: 3216
 
 Symbols from section: .iram0.text
@@ -3723,8 +3723,8 @@ Used stat D/IRAM:       0 bytes (      0 remain, 0.0% used)           43020
       .text size:       0 bytes                                       32905         -32905
    .vectors size:       0 bytes                                        1027          -1027
 Used Flash size :  186524 bytes                                       93019         +93505
-      .text     :  146944 bytes                                       74439         +72505
-      .rodata   :   39580 bytes                                       18580         +21000
+           .text:  146944 bytes                                       74439         +72505
+         .rodata:   39580 bytes                                       18580         +21000
 Total image size:  234780 bytes (.bin may be padded larger)          134103        +100677
 
 ***
@@ -3735,8 +3735,8 @@ Used stat D/IRAM:   45656 bytes ( 282024 remain, 13.9% used)
       .bss  size:    3664 bytes
       .text size:   37128 bytes
 Used Flash size :  110492 bytes
-      .text     :   85252 bytes
-      .rodata   :   24984 bytes
+           .text:   85252 bytes
+         .rodata:   24984 bytes
 Total image size:  152484 bytes (.bin may be padded larger)
 
 ***
@@ -3747,8 +3747,8 @@ Used stat D/IRAM:   45656 bytes ( 282024 remain, 13.9% used)
       .bss  size:    3664 bytes
       .text size:   37128 bytes
 Used Flash size :  110492 bytes
-      .text     :   85252 bytes
-      .rodata   :   24984 bytes
+           .text:   85252 bytes
+         .rodata:   24984 bytes
 Total image size:  152484 bytes (.bin may be padded larger)
 
 ***
@@ -3759,8 +3759,8 @@ Used stat D/IRAM:   45656 bytes ( 282024 remain, 13.9% used)
       .bss  size:    3664 bytes
       .text size:   37128 bytes
 Used Flash size :  110492 bytes
-      .text     :   85252 bytes
-      .rodata   :   24984 bytes
+           .text:   85252 bytes
+         .rodata:   24984 bytes
 Total image size:  152484 bytes (.bin may be padded larger)
 Per-archive contributions to ELF file:
             Archive File DRAM .data .rtc.data DRAM .bss IRAM0 .text ram_st_total Flash .text & .rodata & .appdesc flash_total
@@ -3796,8 +3796,8 @@ Used stat D/IRAM:   45656 bytes ( 282024 remain, 13.9% used)
       .bss  size:    3664 bytes
       .text size:   37128 bytes
 Used Flash size :  110492 bytes
-      .text     :   85252 bytes
-      .rodata   :   24984 bytes
+           .text:   85252 bytes
+         .rodata:   24984 bytes
 Total image size:  152484 bytes (.bin may be padded larger)
 Per-file contributions to ELF file:
              Object File DRAM .data .rtc.data DRAM .bss IRAM0 .text ram_st_total Flash .text & .rodata & .appdesc flash_total
@@ -3955,70 +3955,70 @@ Used stat D/IRAM:   45656 bytes ( 282024 remain, 13.9% used)
       .bss  size:    3664 bytes
       .text size:   37128 bytes
 Used Flash size :  110492 bytes
-      .text     :   85252 bytes
-      .rodata   :   24984 bytes
+           .text:   85252 bytes
+         .rodata:   24984 bytes
 Total image size:  152484 bytes (.bin may be padded larger)
 
 Symbols within the archive: libdriver.a (Not all symbols may be reported)
 
 Symbols from section: .dram0.bss
-	ref_counts                                    :  27
-	.p_uart_obj                                   :   8
+    ref_counts                                    :  27
+    .p_uart_obj                                   :   8
 Section total: 35
 
 Symbols from section: .dram0.data
-	uart_context                                  :  32
-	.uart_selectlock                              :   8
-	..g_spi_lock_main_flash_dev                   :   4
+    uart_context                                  :  32
+    .uart_selectlock                              :   8
+    ..g_spi_lock_main_flash_dev                   :   4
 Section total: 44
 
 Symbols from section: .flash.appdesc
 Section total: 0
 
 Symbols from section: .flash.rodata
-	periph_module_enable.str1.4                   :  64
-	uart_disable_intr_mask_and_return_prev.str1.4 :  54
-	uart_pattern_pop_pos.str1.4                   :  49
-	uart_set_stop_bits.str1.4                     :  46
-	uart_set_word_length.str1.4                   :  46
-	uart_flush_input.str1.4                       :  45
-	__FUNCTION__.7485                             :  39
-	__FUNCTION__.7477                             :  27
-	__FUNCTION__.7240                             :  22
-	__FUNCTION__.7171                             :  21
-	__FUNCTION__.7176                             :  21
-	__func__.4215                                 :  21
-	__FUNCTION__.7181                             :  19
-	__FUNCTION__.7186                             :  19
-	__FUNCTION__.7201                             :  18
-	__FUNCTION__.7206                             :  18
-	__FUNCTION__.7412                             :  18
-	__FUNCTION__.7489                             :  17
-	__FUNCTION__.7191                             :  16
-	__FUNCTION__.7196                             :  16
+    periph_module_enable.str1.4                   :  64
+    uart_disable_intr_mask_and_return_prev.str1.4 :  54
+    uart_pattern_pop_pos.str1.4                   :  49
+    uart_set_stop_bits.str1.4                     :  46
+    uart_set_word_length.str1.4                   :  46
+    uart_flush_input.str1.4                       :  45
+    __FUNCTION__.7485                             :  39
+    __FUNCTION__.7477                             :  27
+    __FUNCTION__.7240                             :  22
+    __FUNCTION__.7171                             :  21
+    __FUNCTION__.7176                             :  21
+    __func__.4215                                 :  21
+    __FUNCTION__.7181                             :  19
+    __FUNCTION__.7186                             :  19
+    __FUNCTION__.7201                             :  18
+    __FUNCTION__.7206                             :  18
+    __FUNCTION__.7412                             :  18
+    __FUNCTION__.7489                             :  17
+    __FUNCTION__.7191                             :  16
+    __FUNCTION__.7196                             :  16
 Section total: 596
 
 Symbols from section: .flash.text
-	periph_module_enable                          : 682
-	uart_flush_input                              : 580
-	uart_wait_tx_done                             : 484
-	uart_set_stop_bits                            : 178
-	uart_set_word_length                          : 178
-	uart_get_bufferedlen                          : 152
-	uart_disable_intr_mask_and_return_prev        : 138
-	uart_enable_intr_mask                         : 122
-	uart_get_baudrate                             : 116
-	uart_set_baudrate                             : 116
-	uart_set_parity                               : 116
-	uart_get_parity                               :  86
-	uart_get_stop_bits                            :  86
-	uart_get_word_length                          :  86
-	uart_pattern_queue_update                     :  80
-	uart_is_driver_installed                      :  34
-	uart_set_select_notif_callback                :  30
-	periph_ll_get_clk_en_reg                      :  28
-	periph_ll_get_rst_en_reg                      :  28
-	uart_get_selectlock                           :   6
+    periph_module_enable                          : 682
+    uart_flush_input                              : 580
+    uart_wait_tx_done                             : 484
+    uart_set_stop_bits                            : 178
+    uart_set_word_length                          : 178
+    uart_get_bufferedlen                          : 152
+    uart_disable_intr_mask_and_return_prev        : 138
+    uart_enable_intr_mask                         : 122
+    uart_get_baudrate                             : 116
+    uart_set_baudrate                             : 116
+    uart_set_parity                               : 116
+    uart_get_parity                               :  86
+    uart_get_stop_bits                            :  86
+    uart_get_word_length                          :  86
+    uart_pattern_queue_update                     :  80
+    uart_is_driver_installed                      :  34
+    uart_set_select_notif_callback                :  30
+    periph_ll_get_clk_en_reg                      :  28
+    periph_ll_get_rst_en_reg                      :  28
+    uart_get_selectlock                           :   6
 Section total: 3326
 
 Symbols from section: .iram0.bss
@@ -4053,8 +4053,8 @@ Used stat D/IRAM:   48466 bytes ( 279214 remain, 14.8% used)
       .bss  size:    3664 bytes
       .text size:   39754 bytes
 Used Flash size :  117008 bytes
-      .text     :   90400 bytes
-      .rodata   :   26352 bytes
+           .text:   90400 bytes
+         .rodata:   26352 bytes
 Total image size:  161810 bytes (.bin may be padded larger)
 
 ***
@@ -4067,8 +4067,8 @@ Total sizes:
 Used stat D/IRAM:  551174 bytes (-223494 remain, 168.2% used) Overflow detected! You can run idf.py size-files for more information.
       .text size:  551174 bytes
 Used Flash size :  494592 bytes
-      .text     :  410978 bytes
-      .rodata   :   83358 bytes
+           .text:  410978 bytes
+         .rodata:   83358 bytes
 Total image size: 1045766 bytes (.bin may be padded larger)
 
 ***
@@ -4079,8 +4079,8 @@ Used stat D/IRAM:   48466 bytes ( 279214 remain, 14.8% used)
       .bss  size:    3664 bytes
       .text size:   39754 bytes
 Used Flash size :  117008 bytes
-      .text     :   90400 bytes
-      .rodata   :   26352 bytes
+           .text:   90400 bytes
+         .rodata:   26352 bytes
 Total image size:  161810 bytes (.bin may be padded larger)
 
 ***
@@ -4091,8 +4091,8 @@ Used stat D/IRAM:   48466 bytes ( 279214 remain, 14.8% used)
       .bss  size:    3664 bytes
       .text size:   39754 bytes
 Used Flash size :  117008 bytes
-      .text     :   90400 bytes
-      .rodata   :   26352 bytes
+           .text:   90400 bytes
+         .rodata:   26352 bytes
 Total image size:  161810 bytes (.bin may be padded larger)
 Per-archive contributions to ELF file:
             Archive File DRAM .data .rtc.data DRAM .bss IRAM0 .text ram_st_total Flash .text & .rodata & .appdesc flash_total
@@ -4130,8 +4130,8 @@ Used stat D/IRAM:   48466 bytes ( 279214 remain, 14.8% used)
       .bss  size:    3664 bytes
       .text size:   39754 bytes
 Used Flash size :  117008 bytes
-      .text     :   90400 bytes
-      .rodata   :   26352 bytes
+           .text:   90400 bytes
+         .rodata:   26352 bytes
 Total image size:  161810 bytes (.bin may be padded larger)
 Per-file contributions to ELF file:
              Object File DRAM .data .rtc.data DRAM .bss IRAM0 .text ram_st_total Flash .text & .rodata & .appdesc flash_total
@@ -4295,100 +4295,100 @@ Used stat D/IRAM:   48466 bytes ( 279214 remain, 14.8% used)
       .bss  size:    3664 bytes
       .text size:   39754 bytes
 Used Flash size :  117008 bytes
-      .text     :   90400 bytes
-      .rodata   :   26352 bytes
+           .text:   90400 bytes
+         .rodata:   26352 bytes
 Total image size:  161810 bytes (.bin may be padded larger)
 
 Symbols within the archive: libdriver.a (Not all symbols may be reported)
 
 Symbols from section: .dram0.bss
-	ref_counts                                    :  27
-	.p_uart_obj                                   :   8
+    ref_counts                                    :  27
+    .p_uart_obj                                   :   8
 Section total: 35
 
 Symbols from section: .dram0.data
-	uart_context                                  :  32
-	.uart_selectlock                              :   8
-	..g_spi_lock_main_flash_dev                   :   4
+    uart_context                                  :  32
+    .uart_selectlock                              :   8
+    ..g_spi_lock_main_flash_dev                   :   4
 Section total: 44
 
 Symbols from section: .flash.appdesc
 Section total: 0
 
 Symbols from section: .flash.rodata
-	gpio_set_pull_mode.str1.4                     :  93
-	periph_module_enable.str1.4                   :  64
-	gpio_input_enable.str1.4                      :  62
-	uart_disable_intr_mask_and_return_prev.str1.4 :  54
-	uart_pattern_pop_pos.str1.4                   :  49
-	uart_set_stop_bits.str1.4                     :  46
-	uart_set_word_length.str1.4                   :  46
-	uart_flush_input.str1.4                       :  45
-	__FUNCTION__.7467                             :  39
-	__FUNCTION__.7459                             :  27
-	gpio_sleep_output_enable.str1.4               :  27
-	__FUNCTION__.6231                             :  26
-	__FUNCTION__.6223                             :  25
-	__FUNCTION__.6235                             :  25
-	__FUNCTION__.6240                             :  25
-	__FUNCTION__.6246                             :  25
-	__FUNCTION__.6219                             :  24
-	__FUNCTION__.6227                             :  24
-	__FUNCTION__.6215                             :  23
-	__FUNCTION__.6211                             :  22
-	__FUNCTION__.7222                             :  22
-	__FUNCTION__.6207                             :  21
-	__FUNCTION__.7153                             :  21
-	__FUNCTION__.7158                             :  21
-	__func__.4238                                 :  21
-	__FUNCTION__.6261                             :  19
-	__FUNCTION__.7163                             :  19
-	__FUNCTION__.7168                             :  19
-	__FUNCTION__.6257                             :  18
-	__FUNCTION__.7183                             :  18
-	__FUNCTION__.7188                             :  18
-	__FUNCTION__.7394                             :  18
-	__FUNCTION__.7471                             :  17
-	__FUNCTION__.7173                             :  16
-	__FUNCTION__.7178                             :  16
+    gpio_set_pull_mode.str1.4                     :  93
+    periph_module_enable.str1.4                   :  64
+    gpio_input_enable.str1.4                      :  62
+    uart_disable_intr_mask_and_return_prev.str1.4 :  54
+    uart_pattern_pop_pos.str1.4                   :  49
+    uart_set_stop_bits.str1.4                     :  46
+    uart_set_word_length.str1.4                   :  46
+    uart_flush_input.str1.4                       :  45
+    __FUNCTION__.7467                             :  39
+    __FUNCTION__.7459                             :  27
+    gpio_sleep_output_enable.str1.4               :  27
+    __FUNCTION__.6231                             :  26
+    __FUNCTION__.6223                             :  25
+    __FUNCTION__.6235                             :  25
+    __FUNCTION__.6240                             :  25
+    __FUNCTION__.6246                             :  25
+    __FUNCTION__.6219                             :  24
+    __FUNCTION__.6227                             :  24
+    __FUNCTION__.6215                             :  23
+    __FUNCTION__.6211                             :  22
+    __FUNCTION__.7222                             :  22
+    __FUNCTION__.6207                             :  21
+    __FUNCTION__.7153                             :  21
+    __FUNCTION__.7158                             :  21
+    __func__.4238                                 :  21
+    __FUNCTION__.6261                             :  19
+    __FUNCTION__.7163                             :  19
+    __FUNCTION__.7168                             :  19
+    __FUNCTION__.6257                             :  18
+    __FUNCTION__.7183                             :  18
+    __FUNCTION__.7188                             :  18
+    __FUNCTION__.7394                             :  18
+    __FUNCTION__.7471                             :  17
+    __FUNCTION__.7173                             :  16
+    __FUNCTION__.7178                             :  16
 Section total: 1055
 
 Symbols from section: .flash.rodata_noload
 Section total: 0
 
 Symbols from section: .flash.text
-	periph_module_enable                          : 736
-	uart_flush_input                              : 580
-	uart_wait_tx_done                             : 484
-	gpio_sleep_set_pull_mode                      : 318
-	uart_set_stop_bits                            : 178
-	uart_set_word_length                          : 178
-	gpio_sleep_set_direction                      : 156
-	uart_get_bufferedlen                          : 152
-	gpio_sleep_pulldown_en                        : 148
-	gpio_sleep_pullup_en                          : 148
-	gpio_sleep_sel_en                             : 148
-	gpio_sleep_pulldown_dis                       : 146
-	gpio_sleep_pullup_dis                         : 146
-	gpio_sleep_sel_dis                            : 146
-	uart_disable_intr_mask_and_return_prev        : 138
-	gpio_sleep_input_enable                       : 126
-	gpio_sleep_output_enable                      : 126
-	gpio_sleep_input_disable                      : 124
-	gpio_sleep_output_disable                     : 124
-	uart_enable_intr_mask                         : 122
-	uart_get_baudrate                             : 116
-	uart_set_baudrate                             : 116
-	uart_set_parity                               : 116
-	uart_get_parity                               :  86
-	uart_get_stop_bits                            :  86
-	uart_get_word_length                          :  86
-	uart_pattern_queue_update                     :  80
-	periph_ll_get_clk_en_reg                      :  50
-	periph_ll_get_rst_en_reg                      :  50
-	uart_is_driver_installed                      :  34
-	uart_set_select_notif_callback                :  30
-	uart_get_selectlock                           :   6
+    periph_module_enable                          : 736
+    uart_flush_input                              : 580
+    uart_wait_tx_done                             : 484
+    gpio_sleep_set_pull_mode                      : 318
+    uart_set_stop_bits                            : 178
+    uart_set_word_length                          : 178
+    gpio_sleep_set_direction                      : 156
+    uart_get_bufferedlen                          : 152
+    gpio_sleep_pulldown_en                        : 148
+    gpio_sleep_pullup_en                          : 148
+    gpio_sleep_sel_en                             : 148
+    gpio_sleep_pulldown_dis                       : 146
+    gpio_sleep_pullup_dis                         : 146
+    gpio_sleep_sel_dis                            : 146
+    uart_disable_intr_mask_and_return_prev        : 138
+    gpio_sleep_input_enable                       : 126
+    gpio_sleep_output_enable                      : 126
+    gpio_sleep_input_disable                      : 124
+    gpio_sleep_output_disable                     : 124
+    uart_enable_intr_mask                         : 122
+    uart_get_baudrate                             : 116
+    uart_set_baudrate                             : 116
+    uart_set_parity                               : 116
+    uart_get_parity                               :  86
+    uart_get_stop_bits                            :  86
+    uart_get_word_length                          :  86
+    uart_pattern_queue_update                     :  80
+    periph_ll_get_clk_en_reg                      :  50
+    periph_ll_get_rst_en_reg                      :  50
+    uart_is_driver_installed                      :  34
+    uart_set_select_notif_callback                :  30
+    uart_get_selectlock                           :   6
 Section total: 5280
 
 Symbols from section: .iram0.bss
@@ -4425,8 +4425,8 @@ Used stat D/IRAM:   11772 bytes ( 123396 remain, 8.7% used)
       .data size:    9252 bytes
       .bss  size:    2520 bytes
 Used Flash size :  114851 bytes
-      .text     :   87463 bytes
-      .rodata   :   27132 bytes
+           .text:   87463 bytes
+         .rodata:   27132 bytes
 Total image size:  170889 bytes (.bin may be padded larger)
 
 ***
@@ -4439,8 +4439,8 @@ Used stat D/IRAM:   94049 bytes (  41119 remain, 69.6% used)
       .data size:   68929 bytes
       .bss  size:   25120 bytes
 Used Flash size :  461714 bytes
-      .text     :  366715 bytes
-      .rodata   :   94743 bytes
+           .text:  366715 bytes
+         .rodata:   94743 bytes
 Total image size:  868549 bytes (.bin may be padded larger)
 
 ***
@@ -4453,8 +4453,8 @@ Used stat D/IRAM:   11772 bytes ( 123396 remain, 8.7% used)
       .data size:    9252 bytes
       .bss  size:    2520 bytes
 Used Flash size :  114851 bytes
-      .text     :   87463 bytes
-      .rodata   :   27132 bytes
+           .text:   87463 bytes
+         .rodata:   27132 bytes
 Total image size:  170889 bytes (.bin may be padded larger)
 
 ***
@@ -4467,8 +4467,8 @@ Used stat D/IRAM:   11772 bytes ( 123396 remain, 8.7% used)
       .data size:    9252 bytes
       .bss  size:    2520 bytes
 Used Flash size :  114851 bytes
-      .text     :   87463 bytes
-      .rodata   :   27132 bytes
+           .text:   87463 bytes
+         .rodata:   27132 bytes
 Total image size:  170889 bytes (.bin may be padded larger)
 Per-archive contributions to ELF file:
             Archive File DRAM .data .rtc.data DRAM .bss IRAM0 .text & 0.vectors ram_st_total Flash .text & .rodata & .appdesc flash_total
@@ -4511,8 +4511,8 @@ Used stat D/IRAM:   11772 bytes ( 123396 remain, 8.7% used)
       .data size:    9252 bytes
       .bss  size:    2520 bytes
 Used Flash size :  114851 bytes
-      .text     :   87463 bytes
-      .rodata   :   27132 bytes
+           .text:   87463 bytes
+         .rodata:   27132 bytes
 Total image size:  170889 bytes (.bin may be padded larger)
 Per-file contributions to ELF file:
              Object File DRAM .data .rtc.data DRAM .bss IRAM0 .text & 0.vectors ram_st_total Flash .text & .rodata & .appdesc flash_total
@@ -4777,74 +4777,74 @@ Used stat D/IRAM:   11772 bytes ( 123396 remain, 8.7% used)
       .data size:    9252 bytes
       .bss  size:    2520 bytes
 Used Flash size :  114851 bytes
-      .text     :   87463 bytes
-      .rodata   :   27132 bytes
+           .text:   87463 bytes
+         .rodata:   27132 bytes
 Total image size:  170889 bytes (.bin may be padded larger)
 
 Symbols within the archive: libdriver.a (Not all symbols may be reported)
 
 Symbols from section: .dram0.bss
-	ref_counts                                    :   37
-	p_uart_obj                                    :   12
+    ref_counts                                    :   37
+    p_uart_obj                                    :   12
 Section total: 49
 
 Symbols from section: .dram0.data
-	uart_context                                  :   48
-	periph_spinlock                               :    8
-	uart_selectlock                               :    8
+    uart_context                                  :   48
+    periph_spinlock                               :    8
+    uart_selectlock                               :    8
 Section total: 64
 
 Symbols from section: .flash.appdesc
 Section total: 0
 
 Symbols from section: .flash.rodata
-	periph_module_enable.str1.4                   :   64
-	uart_disable_intr_mask_and_return_prev.str1.4 :   54
-	uart_pattern_pop_pos.str1.4                   :   49
-	uart_set_stop_bits.str1.4                     :   46
-	uart_set_word_length.str1.4                   :   46
-	uart_flush_input.str1.4                       :   45
-	__FUNCTION__$8051                             :   39
-	__FUNCTION__$8043                             :   27
-	__FUNCTION__$7806                             :   22
-	__FUNCTION__$7737                             :   21
-	__FUNCTION__$7742                             :   21
-	__func__$4997                                 :   21
-	__FUNCTION__$7747                             :   19
-	__FUNCTION__$7752                             :   19
-	__FUNCTION__$7767                             :   18
-	__FUNCTION__$7772                             :   18
-	__FUNCTION__$7978                             :   18
-	__FUNCTION__$8055                             :   17
-	__FUNCTION__$7757                             :   16
-	__FUNCTION__$7762                             :   16
-	g_spi_lock_main_flash_dev                     :    4
+    periph_module_enable.str1.4                   :   64
+    uart_disable_intr_mask_and_return_prev.str1.4 :   54
+    uart_pattern_pop_pos.str1.4                   :   49
+    uart_set_stop_bits.str1.4                     :   46
+    uart_set_word_length.str1.4                   :   46
+    uart_flush_input.str1.4                       :   45
+    __FUNCTION__$8051                             :   39
+    __FUNCTION__$8043                             :   27
+    __FUNCTION__$7806                             :   22
+    __FUNCTION__$7737                             :   21
+    __FUNCTION__$7742                             :   21
+    __func__$4997                                 :   21
+    __FUNCTION__$7747                             :   19
+    __FUNCTION__$7752                             :   19
+    __FUNCTION__$7767                             :   18
+    __FUNCTION__$7772                             :   18
+    __FUNCTION__$7978                             :   18
+    __FUNCTION__$8055                             :   17
+    __FUNCTION__$7757                             :   16
+    __FUNCTION__$7762                             :   16
+    g_spi_lock_main_flash_dev                     :    4
 Section total: 600
 
 Symbols from section: .flash.rodata_noload
 Section total: 0
 
 Symbols from section: .flash.text
-	periph_module_enable                          : 1131
-	uart_flush_input                              :  509
-	uart_wait_tx_done                             :  393
-	uart_set_stop_bits                            :  130
-	uart_set_word_length                          :  130
-	periph_ll_get_rst_en_reg                      :  125
-	uart_disable_intr_mask_and_return_prev        :  122
-	periph_ll_get_clk_en_reg                      :  121
-	uart_get_bufferedlen                          :  108
-	uart_enable_intr_mask                         :  100
-	uart_get_baudrate                             :   88
-	uart_set_parity                               :   88
-	uart_set_baudrate                             :   84
-	uart_pattern_queue_update                     :   74
-	uart_get_parity                               :   68
-	uart_get_stop_bits                            :   68
-	uart_get_word_length                          :   64
-	uart_is_driver_installed                      :   30
-	uart_set_select_notif_callback                :   23
-	uart_get_selectlock                           :   12
+    periph_module_enable                          : 1131
+    uart_flush_input                              :  509
+    uart_wait_tx_done                             :  393
+    uart_set_stop_bits                            :  130
+    uart_set_word_length                          :  130
+    periph_ll_get_rst_en_reg                      :  125
+    uart_disable_intr_mask_and_return_prev        :  122
+    periph_ll_get_clk_en_reg                      :  121
+    uart_get_bufferedlen                          :  108
+    uart_enable_intr_mask                         :  100
+    uart_get_baudrate                             :   88
+    uart_set_parity                               :   88
+    uart_set_baudrate                             :   84
+    uart_pattern_queue_update                     :   74
+    uart_get_parity                               :   68
+    uart_get_stop_bits                            :   68
+    uart_get_word_length                          :   64
+    uart_is_driver_installed                      :   30
+    uart_set_select_notif_callback                :   23
+    uart_get_selectlock                           :   12
 Section total: 3468
 
 Symbols from section: .iram0.bss
@@ -18187,12 +18187,2578 @@ Producing JSON output for esp32s3...
     ".rtc_noinit": {}
 }
 
+***
+Producing CSV output...
+Total sizes:,,,
+Used static DRAM,17620 bytes (163116 remain 9.7% used),,,
+.data size,9324 bytes,,,
+.bss  size,8296 bytes,,,
+Used static IRAM,38932 bytes (92140 remain 29.7% used),,,
+.text size,37908 bytes,,,
+.vectors size,1024 bytes,,,
+Used Flash size ,186524 bytes,,,
+.text,146944 bytes,,,
+.rodata,39580 bytes,,,
+Total image size,234780 bytes (.bin may be padded larger),,,
+Total sizes:,,,
+Used static DRAM,17620 bytes (163116 remain 9.7% used),,,
+.data size,9324 bytes,,,
+.bss  size,8296 bytes,,,
+Used static IRAM,38932 bytes (92140 remain 29.7% used),,,
+.text size,37908 bytes,,,
+.vectors size,1024 bytes,,,
+Used Flash size ,186524 bytes,,,
+.text,146944 bytes,,,
+.rodata,39580 bytes,,,
+Total image size,234780 bytes (.bin may be padded larger),,,
+Per-archive contributions to ELF file:
+Archive File,DRAM .data,& 0.bss,IRAM0 .text,& 0.vectors,ram_st_total,Flash .text,& .rodata
+liblwip.a,14,3751,0,0,3765,66978,13936
+libc.a,0,0,0,0,0,55583,3709
+libesp32.a,2635,2375,7758,0,12768,4814,8133
+libfreertos.a,4156,832,12428,425,17841,0,1545
+libspi_flash.a,36,359,7004,0,7399,886,1624
+libsoc.a,660,8,3887,0,4555,0,3456
+libheap.a,1331,4,4376,0,5711,1218,980
+libgcc.a,4,20,104,0,128,5488,888
+libvfs.a,232,103,0,0,335,3770,403
+libunity.a,0,121,0,0,121,2316,830
+libstdc++.a,8,16,0,0,24,1827,1062
+libnewlib.a,152,272,853,0,1277,803,86
+libpthread.a,16,12,174,0,202,774,638
+libdriver.a,40,20,0,0,60,961,537
+liblog.a,8,268,456,0,732,396,166
+libapp_update.a,0,0,0,0,0,123,717
+libhal.a,0,0,515,0,515,0,32
+libtcpip_adapter.a,0,81,0,0,81,180,359
+libm.a,0,0,92,0,92,0,0
+libmain.a,0,0,0,0,0,53,10
+libcxx.a,0,0,0,0,0,11,0
+libxtensa-debug-module.a,0,0,8,0,8,0,0
+libbootloader_support.a,0,0,0,0,0,0,0
+libcoexist.a,0,0,0,0,0,0,0
+libcore.a,0,0,0,0,0,0,0
+libethernet.a,0,0,0,0,0,0,0
+libmbedtls.a,0,0,0,0,0,0,0
+libmesh.a,0,0,0,0,0,0,0
+libnet80211.a,0,0,0,0,0,0,0
+libnvs_flash.a,0,0,0,0,0,0,0
+libphy.a,0,0,0,0,0,0,0
+libpp.a,0,0,0,0,0,0,0
+librtc.a,0,0,0,0,0,0,0
+libsmartconfig_ack.a,0,0,0,0,0,0,0
+libwpa.a,0,0,0,0,0,0,0
+libwpa2.a,0,0,0,0,0,0,0
+libwpa_supplicant.a,0,0,0,0,0,0,0
+libwps.a,0,0,0,0,0,0,0
+Total sizes:,,,
+Used static DRAM,17620 bytes (163116 remain 9.7% used),,,
+.data size,9324 bytes,,,
+.bss  size,8296 bytes,,,
+Used static IRAM,38932 bytes (92140 remain 29.7% used),,,
+.text size,37908 bytes,,,
+.vectors size,1024 bytes,,,
+Used Flash size ,186524 bytes,,,
+.text,146944 bytes,,,
+.rodata,39580 bytes,,,
+Total image size,234780 bytes (.bin may be padded larger),,,
+Per-file contributions to ELF file:
+Object File,DRAM .data,& 0.bss,IRAM0 .text,& 0.vectors,ram_st_total,Flash .text,& .rodata
+lib_a-vfprintf.o,0,0,0,0,0,14193,704
+lib_a-svfprintf.o,0,0,0,0,0,13834,756
+lib_a-svfiprintf.o,0,0,0,0,0,9642,1176
+lib_a-vfiprintf.o,0,0,0,0,0,9933,704
+tcp_in.o,0,54,0,0,54,8127,916
+nd6.o,8,1027,0,0,1035,8427,136
+tasks.o,20,700,5667,0,6387,0,503
+tcp_out.o,0,0,0,0,0,5060,1124
+tcp.o,4,23,0,0,27,4290,1384
+sockets.o,0,728,0,0,728,4627,824
+api_msg.o,0,0,0,0,0,3763,1366
+dhcp.o,0,8,0,0,8,3456,1401
+panic.o,2579,5,2145,0,4729,0,0
+esp_err_to_name.o,0,0,0,0,0,50,4091
+unwind-dw2-fde.o,4,20,0,0,24,3316,404
+pbuf.o,0,1,0,0,1,2453,1161
+portasm.o,3084,0,480,0,3564,0,0
+lib_a-dtoa.o,0,0,0,0,0,3522,13
+ip6.o,0,0,0,0,0,3212,124
+spi_flash_rom_patch.o,0,0,2518,0,2518,0,766
+etharp.o,0,241,0,0,241,2618,658
+udp.o,2,4,0,0,6,3020,216
+intr_alloc.o,8,22,726,0,756,1749,710
+multi_heap.o,857,0,2217,0,3074,0,0
+queue.o,8,56,2569,0,2633,0,369
+unwind-dw2-xtensa.o,0,0,0,0,0,2172,324
+flash_ops.o,32,41,2352,0,2425,99,0
+rtc_clk.o,660,8,1794,0,2462,0,0
+lib_a-mprec.o,0,0,0,0,0,2134,296
+ip6_frag.o,0,6,0,0,6,1905,442
+api_lib.o,0,0,0,0,0,1425,919
+vfs.o,192,40,0,0,232,1995,132
+igmp.o,0,12,0,0,12,1604,707
+unity_platform.o,0,13,0,0,13,1511,600
+vfs_uart.o,40,63,0,0,103,1775,271
+esp_timer_esp32.o,8,26,1295,0,1329,254,526
+rtc_periph.o,0,0,0,0,0,0,2080
+dns.o,0,1292,0,0,1292,1809,206
+heap_caps.o,4,0,1195,0,1199,188,593
+eh_personality.o,0,0,0,0,0,1561,384
+ip4.o,0,6,0,0,6,1664,139
+flash_mmap.o,0,296,1298,0,1594,124,327
+xtensa_vectors.o,8,0,1272,425,1705,0,36
+cpu_start.o,0,1,806,0,807,277,486
+clk.o,0,0,67,0,67,581,893
+netif.o,0,241,0,0,241,1239,287
+sys_arch.o,0,8,0,0,8,1216,222
+multi_heap_poisoning.o,470,0,964,0,1434,0,0
+heap_caps_init.o,0,4,0,0,4,1030,387
+timers.o,8,56,1149,0,1213,0,233
+mld6.o,0,4,0,0,4,1334,0
+cache_utils.o,4,14,836,0,854,81,390
+raw.o,0,4,0,0,4,1087,223
+esp_timer.o,8,20,702,0,730,429,142
+system_api.o,0,8,589,0,597,0,662
+soc_memory_layout.o,0,0,0,0,0,0,1239
+icmp.o,0,0,0,0,0,769,371
+xtensa_intr_asm.o,1024,0,51,0,1075,0,0
+log.o,8,268,456,0,732,396,166
+pthread.o,8,8,174,0,190,298,512
+icmp6.o,0,0,0,0,0,863,127
+port.o,0,16,617,0,633,0,369
+rtc_init.o,0,0,980,0,980,0,0
+rtc_time.o,0,0,803,0,803,0,137
+dport_access.o,8,40,539,0,587,189,129
+lib_a-fseeko.o,0,0,0,0,0,862,0
+unity.o,0,108,0,0,108,767,90
+esp_ota_ops.o,0,0,0,0,0,123,717
+tcpip.o,0,16,0,0,16,644,191
+time.o,0,32,139,0,171,691,0
+periph_ctrl.o,8,0,0,0,8,520,256
+timers.o,0,12,0,0,12,638,131
+partition.o,0,8,0,0,8,582,141
+locks.o,8,0,552,0,560,0,84
+pthread_local_storage.o,8,4,0,0,12,476,126
+ipc.o,0,36,159,0,195,329,104
+inet_chksum.o,0,0,0,0,0,580,0
+tcpip_adapter_lwip.o,0,81,0,0,81,180,359
+crosscore_int.o,8,8,204,0,220,126,148
+netbuf.o,0,0,0,0,0,154,326
+vfs_lwip.o,0,0,0,0,0,307,155
+timer.o,16,0,0,0,16,112,281
+int_wdt.o,0,1,87,0,88,301,0
+eh_globals.o,0,16,0,0,16,149,193
+brownout.o,0,0,0,0,0,145,191
+windowspill_asm.o,0,0,311,0,311,0,0
+cpu_util.o,0,0,310,0,310,0,0
+rtc_module.o,8,8,0,0,16,291,0
+xtensa_context.o,0,0,299,0,299,0,0
+eh_terminate.o,0,0,0,0,0,117,141
+ethernet.o,0,0,0,0,0,244,12
+dport_panic_highint_hdl.,8,0,234,0,242,0,0
+lib_a-reent.o,0,0,0,0,0,232,0
+lib_a-fopen.o,0,0,0,0,0,228,0
+syscall_table.o,144,240,0,0,384,67,0
+dhcpserver.o,0,4,0,0,4,203,0
+freertos_hooks.o,8,128,43,0,179,137,0
+lib_a-puts.o,0,0,0,0,0,182,0
+test_utils.o,0,0,0,0,0,38,140
+lib_a-sprintf.o,0,0,0,0,0,167,0
+cache_err_int.o,0,0,56,0,56,98,0
+list.o,0,0,142,0,142,0,0
+xtensa_intr.o,0,0,104,0,104,0,35
+syscalls.o,0,0,94,0,94,45,0
+si_class_type_info.o,0,0,0,0,0,0,136
+dbg_stubs.o,0,2072,32,0,2104,100,0
+lib_a-assert.o,0,0,0,0,0,68,60
+lib_a-flags.o,0,0,0,0,0,127,0
+lib_a-printf.o,0,0,0,0,0,116,0
+ip4_addr.o,0,0,0,0,0,72,40
+class_type_info.o,0,0,0,0,0,0,112
+lib_a-s_frexp.o,0,0,0,0,0,110,0
+memp.o,0,0,0,0,0,0,108
+lib2funcs.o,0,0,104,0,104,0,0
+lib_a-vprintf.o,0,0,0,0,0,94,0
+lib_a-s_fpclassify.o,0,0,92,0,92,0,0
+def.o,0,0,0,0,0,91,0
+lib_a-fiprintf.o,0,0,0,0,0,84,0
+hw_random.o,0,4,74,0,78,0,0
+stack_check.o,0,4,0,0,4,32,42
+clock.o,0,0,72,0,72,0,0
+reent_init.o,0,0,68,0,68,0,2
+app_main.o,0,0,0,0,0,53,10
+state_asm--restore_extra,0,0,62,0,62,0,0
+state_asm--save_extra_nw,0,0,62,0,62,0,0
+new_opv.o,0,0,0,0,0,0,56
+ip.o,0,60,0,0,60,50,0
+uart.o,8,12,0,0,20,38,0
+xtensa_vector_defaults.o,0,0,46,0,46,0,0
+lib_a-fseek.o,0,0,0,0,0,45,0
+_divdi3.o,0,0,0,0,0,0,40
+_moddi3.o,0,0,0,0,0,0,40
+_udivdi3.o,0,0,0,0,0,0,40
+_umoddi3.o,0,0,0,0,0,0,40
+new_op.o,0,0,0,0,0,0,40
+xtensa_init.o,0,4,32,0,36,0,0
+interrupts--intlevel.o,0,0,0,0,0,0,32
+init.o,0,0,0,0,0,27,0
+wifi_init.o,0,0,0,0,0,17,9
+ip6_addr.o,0,0,0,0,0,0,20
+lib_a-errno.o,0,0,0,0,0,10,0
+int_asm--set_intclear.o,0,0,8,0,8,0,0
+eri.o,0,0,8,0,8,0,0
+cxx_exception_stubs.o,0,0,0,0,0,6,0
+cxx_guards.o,0,0,0,0,0,5,0
+FreeRTOS-openocd.o,4,0,0,0,4,0,0
+eh_term_handler.o,4,0,0,0,4,0,0
+eh_unex_handler.o,4,0,0,0,4,0,0
+bootloader_flash.o,0,0,0,0,0,0,0
+bootloader_sha.o,0,0,0,0,0,0,0
+esp_image_format.o,0,0,0,0,0,0,0
+lib_a-fputs.o,0,0,0,0,0,0,0
+lib_a-snprintf.o,0,0,0,0,0,0,0
+lib_a-strerror.o,0,0,0,0,0,0,0
+lib_a-sysgettod.o,0,0,0,0,0,0,0
+lib_a-u_strerr.o,0,0,0,0,0,0,0
+lib_a-vsnprintf.o,0,0,0,0,0,0,0
+lib_a-xpg_strerror_r.o,0,0,0,0,0,0,0
+coexist_api.o,0,0,0,0,0,0,0
+coexist_arbit.o,0,0,0,0,0,0,0
+coexist_core.o,0,0,0,0,0,0,0
+coexist_dbg.o,0,0,0,0,0,0,0
+coexist_hw.o,0,0,0,0,0,0,0
+coexist_param.o,0,0,0,0,0,0,0
+coexist_timer.o,0,0,0,0,0,0,0
+misc_nvs.o,0,0,0,0,0,0,0
+gpio.o,0,0,0,0,0,0,0
+ets_timer_legacy.o,0,0,0,0,0,0,0
+event_default_handlers.o,0,0,0,0,0,0,0
+event_loop.o,0,0,0,0,0,0,0
+lib_printf.o,0,0,0,0,0,0,0
+phy_init.o,0,0,0,0,0,0,0
+sha.o,0,0,0,0,0,0,0
+wifi_os_adapter.o,0,0,0,0,0,0,0
+emac_dev.o,0,0,0,0,0,0,0
+emac_main.o,0,0,0,0,0,0,0
+event_groups.o,0,0,0,0,0,0,0
+ringbuf.o,0,0,0,0,0,0,0
+_addsubdf3.o,0,0,0,0,0,0,0
+_cmpdf2.o,0,0,0,0,0,0,0
+_divdf3.o,0,0,0,0,0,0,0
+_divsf3.o,0,0,0,0,0,0,0
+_extendsfdf2.o,0,0,0,0,0,0,0
+_fixdfsi.o,0,0,0,0,0,0,0
+_floatdidf.o,0,0,0,0,0,0,0
+_floatdisf.o,0,0,0,0,0,0,0
+_floatsidf.o,0,0,0,0,0,0,0
+_muldf3.o,0,0,0,0,0,0,0
+_popcountsi2.o,0,0,0,0,0,0,0
+ethernetif.o,0,0,0,0,0,0,0
+ethip6.o,0,0,0,0,0,0,0
+wlanif.o,0,0,0,0,0,0,0
+esp_sha256.o,0,0,0,0,0,0,0
+mesh.o,0,0,0,0,0,0,0
+mesh_common.o,0,0,0,0,0,0,0
+mesh_config.o,0,0,0,0,0,0,0
+mesh_main.o,0,0,0,0,0,0,0
+mesh_parent.o,0,0,0,0,0,0,0
+mesh_route.o,0,0,0,0,0,0,0
+mesh_schedule.o,0,0,0,0,0,0,0
+mesh_timer.o,0,0,0,0,0,0,0
+mesh_utilities.o,0,0,0,0,0,0,0
+mesh_wifi.o,0,0,0,0,0,0,0
+ieee80211.o,0,0,0,0,0,0,0
+ieee80211_action.o,0,0,0,0,0,0,0
+ieee80211_action_vendor.,0,0,0,0,0,0,0
+ieee80211_api.o,0,0,0,0,0,0,0
+ieee80211_crypto.o,0,0,0,0,0,0,0
+ieee80211_crypto_ccmp.o,0,0,0,0,0,0,0
+ieee80211_crypto_tkip.o,0,0,0,0,0,0,0
+ieee80211_crypto_wep.o,0,0,0,0,0,0,0
+ieee80211_debug.o,0,0,0,0,0,0,0
+ieee80211_ets.o,0,0,0,0,0,0,0
+ieee80211_hostap.o,0,0,0,0,0,0,0
+ieee80211_ht.o,0,0,0,0,0,0,0
+ieee80211_ie_vendor.o,0,0,0,0,0,0,0
+ieee80211_input.o,0,0,0,0,0,0,0
+ieee80211_ioctl.o,0,0,0,0,0,0,0
+ieee80211_mesh_quick.o,0,0,0,0,0,0,0
+ieee80211_misc.o,0,0,0,0,0,0,0
+ieee80211_nvs.o,0,0,0,0,0,0,0
+ieee80211_output.o,0,0,0,0,0,0,0
+ieee80211_phy.o,0,0,0,0,0,0,0
+ieee80211_power.o,0,0,0,0,0,0,0
+ieee80211_proto.o,0,0,0,0,0,0,0
+ieee80211_regdomain.o,0,0,0,0,0,0,0
+ieee80211_rfid.o,0,0,0,0,0,0,0
+ieee80211_scan.o,0,0,0,0,0,0,0
+ieee80211_sta.o,0,0,0,0,0,0,0
+ieee80211_timer.o,0,0,0,0,0,0,0
+wl_chm.o,0,0,0,0,0,0,0
+wl_cnx.o,0,0,0,0,0,0,0
+nvs_api.o,0,0,0,0,0,0,0
+nvs_item_hash_list.o,0,0,0,0,0,0,0
+nvs_page.o,0,0,0,0,0,0,0
+nvs_pagemanager.o,0,0,0,0,0,0,0
+nvs_storage.o,0,0,0,0,0,0,0
+nvs_types.o,0,0,0,0,0,0,0
+phy.o,0,0,0,0,0,0,0
+phy_chip_v7.o,0,0,0,0,0,0,0
+phy_chip_v7_ana.o,0,0,0,0,0,0,0
+phy_chip_v7_cal.o,0,0,0,0,0,0,0
+esf_buf.o,0,0,0,0,0,0,0
+if_hwctrl.o,0,0,0,0,0,0,0
+lmac.o,0,0,0,0,0,0,0
+pm.o,0,0,0,0,0,0,0
+pm_for_bcn_only_mode.o,0,0,0,0,0,0,0
+pp.o,0,0,0,0,0,0,0
+pp_debug.o,0,0,0,0,0,0,0
+pp_timer.o,0,0,0,0,0,0,0
+rate_control.o,0,0,0,0,0,0,0
+trc.o,0,0,0,0,0,0,0
+wdev.o,0,0,0,0,0,0,0
+bt_bb.o,0,0,0,0,0,0,0
+pm.o,0,0,0,0,0,0,0
+rtc.o,0,0,0,0,0,0,0
+rtc_analog.o,0,0,0,0,0,0,0
+smartconfig_ack.o,0,0,0,0,0,0,0
+gpio_periph.o,0,0,0,0,0,0,0
+rtc_sleep.o,0,0,0,0,0,0,0
+bad_alloc.o,0,0,0,0,0,0,0
+del_op.o,0,0,0,0,0,0,0
+del_opv.o,0,0,0,0,0,0,0
+eh_exception.o,0,0,0,0,0,0,0
+new_handler.o,0,0,0,0,0,0,0
+pure.o,0,0,0,0,0,0,0
+tinfo.o,0,0,0,0,0,0,0
+ap_config.o,0,0,0,0,0,0,0
+common.o,0,0,0,0,0,0,0
+wpa.o,0,0,0,0,0,0,0
+wpa_auth.o,0,0,0,0,0,0,0
+wpa_auth_ie.o,0,0,0,0,0,0,0
+wpa_common.o,0,0,0,0,0,0,0
+wpa_debug.o,0,0,0,0,0,0,0
+wpa_ie.o,0,0,0,0,0,0,0
+wpa_main.o,0,0,0,0,0,0,0
+wpabuf.o,0,0,0,0,0,0,0
+wpas_glue.o,0,0,0,0,0,0,0
+wpa2_internal.o,0,0,0,0,0,0,0
+os_xtensa.o,0,0,0,0,0,0,0
+wps_internal.o,0,0,0,0,0,0,0
+Total sizes:,,,
+Used static DRAM,17620 bytes (163116 remain 9.7% used),,,
+.data size,9324 bytes,,,
+.bss  size,8296 bytes,,,
+Used static IRAM,38932 bytes (92140 remain 29.7% used),,,
+.text size,37908 bytes,,,
+.vectors size,1024 bytes,,,
+Used Flash size ,186524 bytes,,,
+.text,146944 bytes,,,
+.rodata,39580 bytes,,,
+Total image size,234780 bytes (.bin may be padded larger),,,
+
+Symbols within the archive: libdriver.a (Not all symbols may be reported)
+
+Symbols from section: .dram0.bss
+p_uart_obj,12
+s_rtc_isr_handle,4
+s_rtc_isr_handler_list,4
+Section total: 20
+
+Symbols from section: .dram0.data
+timer_spinlock,16
+periph_spinlock,8
+s_rtc_isr_handler_list_lock,8
+uart_selectlock,8
+Section total: 40
+
+Symbols from section: .flash.rodata
+str1.4,249
+get_clk_en_mask,128
+get_rst_en_mask,128
+__FUNCTION__$5441,24
+TG,8
+Section total: 537
+
+Symbols from section: .flash.text
+get_clk_en_mask,211
+get_rst_en_mask,157
+timer_group_intr_enable,112
+rtc_isr,86
+periph_module_enable,78
+rtc_isr_ensure_installed,75
+rtc_gpio_force_hold_dis_all,65
+rtc_isr_register,65
+is_wifi_clk_peripheral,28
+uart_set_select_notif_callback,26
+get_rst_en_reg,25
+get_clk_en_reg,21
+uart_get_selectlock,12
+Section total: 961
+
+Symbols from section: .iram0.text
+Section total: 0
+
+Symbols from section: .iram0.vectors
+Section total: 0
+
+Symbols from section: .noinit
+Section total: 0
+
+Symbols from section: .rtc.bss
+Section total: 0
+
+Symbols from section: .rtc.data
+Section total: 0
+
+Symbols from section: .rtc.text
+Section total: 0
+
+Symbols from section: .rtc_noinit
+Section total: 0
+,<CURRENT>:,<REFERENCE>,Difference
+File,app.map,app2.map,<CURRENT> - <REFERENCE>
+Used static DRAM,17620 bytes (163116 remain 9.7% used),10604,+7016,-7016 remain,0 total
+.data size,9324 bytes,8580,+744,
+.bss  size,8296 bytes,2024,+6272,
+Used static IRAM,38932 bytes (92140 remain 29.7% used),38956,-24,24 remain,0 total
+.text size,37908 bytes,37929,-21,
+.vectors size,1024 bytes,1027,-3,
+Used Flash size ,186524 bytes,99551,+86973,
+.text,146944 bytes,77191,+69753,
+.rodata,39580 bytes,22360,+17220,
+Total image size,234780 bytes (.bin may be padded larger),147087,+87693,
+,<CURRENT>:,<REFERENCE>,Difference
+File,app.map,app2.map,<CURRENT> - <REFERENCE>
+Used static DRAM,17620 bytes (163116 remain 9.7% used),10604,+7016,-7016 remain,0 total
+.data size,9324 bytes,8580,+744,
+.bss  size,8296 bytes,2024,+6272,
+Used static IRAM,38932 bytes (92140 remain 29.7% used),38956,-24,24 remain,0 total
+.text size,37908 bytes,37929,-21,
+.vectors size,1024 bytes,1027,-3,
+Used Flash size ,186524 bytes,99551,+86973,
+.text,146944 bytes,77191,+69753,
+.rodata,39580 bytes,22360,+17220,
+Total image size,234780 bytes (.bin may be padded larger),147087,+87693,
+Per-archive contributions to ELF file:
+Archive File,DRAM .data,& 0.bss,IRAM0 .text,& 0.vectors,ram_st_total,Flash .text,& .rodata,flash_total
+,<C>,<R>,<C>-<R>,<C>,<R>,<C>-<R>,<C>,<R>
+libc.a,,364,-364,,,,,
+libesp32.a,2635,2118,+517,2375,81,+2294,7758,5462
+libfreertos.a,4156,4140,+16,832,792,+40,12428,12459
+libspi_flash.a,36,779,-743,359,294,+65,7004,4896
+libsoc.a,660,208,+452,8,4,+4,3887,6790
+libheap.a,1331,304,+1027,4,4,,4376,3129
+libgcc.a,4,,+4,20,,+20,104,
+libvfs.a,232,308,-76,103,48,+55,,
+libnewlib.a,152,152,,272,272,,853,820
+libpthread.a,16,8,+8,12,12,,174,
+libdriver.a,40,112,-72,20,20,,,
+liblog.a,8,8,,268,272,-4,456,222
+libapp_update.a,,,,,4,-4,,109
+libhal.a,,,,,,,515,447
+libmain.a,,,,,,,,
+libcxx.a,,,,,,,,
+libbootloader_support.a,,,,,,,,1028
+libwpa_supplicant.a,,,,,,,,
+The following entries are present in <CURRENT> only:
+Archive File,DRAM .data,& 0.bss,IRAM0 .text,& 0.vectors,ram_st_total,Flash .text,& .rodata
+liblwip.a,14,3751,0,0,3765,66978,13936
+libunity.a,0,121,0,0,121,2316,830
+libstdc++.a,8,16,0,0,24,1827,1062
+libtcpip_adapter.a,0,81,0,0,81,180,359
+libm.a,0,0,92,0,92,0,0
+libxtensa-debug-module.a,0,0,8,0,8,0,0
+libcoexist.a,0,0,0,0,0,0,0
+libcore.a,0,0,0,0,0,0,0
+libethernet.a,0,0,0,0,0,0,0
+libmbedtls.a,0,0,0,0,0,0,0
+libmesh.a,0,0,0,0,0,0,0
+libnet80211.a,0,0,0,0,0,0,0
+libnvs_flash.a,0,0,0,0,0,0,0
+libphy.a,0,0,0,0,0,0,0
+libpp.a,0,0,0,0,0,0,0
+librtc.a,0,0,0,0,0,0,0
+libsmartconfig_ack.a,0,0,0,0,0,0,0
+libwpa.a,0,0,0,0,0,0,0
+libwpa2.a,0,0,0,0,0,0,0
+libwps.a,0,0,0,0,0,0,0
+The following entries are present in <REFERENCE> only:
+Archive File,DRAM .data,& 0.bss,IRAM0 .text,& 0.vectors,ram_st_total,Flash .text,& .rodata
+libesp_common.a,8,184,239,0,431,783,5421
+libesp_timer.a,16,20,794,0,830,723,493
+libesp_ringbuf.a,0,0,858,0,858,0,150
+libxtensa.a,0,0,217,0,217,0,0
+libsoc_esp32.a,0,0,0,0,0,0,160
+(exe),0,0,0,3,3,3,12
+libefuse.a,0,0,0,0,0,0,0
+libmbedcrypto.a,0,0,0,0,0,0,0
+,<CURRENT>:,<REFERENCE>,Difference
+File,app.map,app2.map,<CURRENT> - <REFERENCE>
+Used static DRAM,17620 bytes (163116 remain 9.7% used),10604,+7016,-7016 remain,0 total
+.data size,9324 bytes,8580,+744,
+.bss  size,8296 bytes,2024,+6272,
+Used static IRAM,38932 bytes (92140 remain 29.7% used),38956,-24,24 remain,0 total
+.text size,37908 bytes,37929,-21,
+.vectors size,1024 bytes,1027,-3,
+Used Flash size ,186524 bytes,99551,+86973,
+.text,146944 bytes,77191,+69753,
+.rodata,39580 bytes,22360,+17220,
+Total image size,234780 bytes (.bin may be padded larger),147087,+87693,
+Per-file contributions to ELF file:
+Object File,DRAM .data,& 0.bss,IRAM0 .text,& 0.vectors,ram_st_total,Flash .text,& .rodata,flash_total
+,<C>,<R>,<C>-<R>,<C>,<R>,<C>-<R>,<C>,<R>
+lib_a-vfprintf.o,,,,,,,,
+lib_a-svfprintf.o,,,,,,,,
+lib_a-svfiprintf.o,,,,,,,,
+lib_a-vfiprintf.o,,,,,,,,
+lib_a-dtoa.o,,,,,,,,
+lib_a-mprec.o,,,,,,,,
+lib_a-fseeko.o,,,,,,,,
+windowspill_asm.o,,,,,,,311,315
+lib_a-reent.o,,,,,,,,
+lib_a-fopen.o,,,,,,,,
+lib_a-puts.o,,,,,,,,
+lib_a-assert.o,,,,,,,,
+lib_a-flags.o,,,,,,,,
+lib_a-printf.o,,,,,,,,
+lib_a-s_frexp.o,,,,,,,,
+lib_a-vprintf.o,,,,,,,,
+lib_a-fiprintf.o,,,,,,,,
+state_asm--restore_extra,,,,,,,62,62
+state_asm--save_extra_nw,,,,,,,62,62
+lib_a-fseek.o,,,,,,,,
+_divdi3.o,,,,,,,,
+_moddi3.o,,,,,,,,
+_udivdi3.o,,,,,,,,
+_umoddi3.o,,,,,,,,
+interrupts--intlevel.o,,,,,,,,
+lib_a-errno.o,,,,,,,,
+int_asm--set_intclear.o,,,,,,,8,8
+lib_a-fputs.o,,,,,,,,
+lib_a-snprintf.o,,,,,,,,
+lib_a-strerror.o,,,,,,,,
+lib_a-sysgettod.o,,,,,,,,
+lib_a-u_strerr.o,,,,,,,,
+_addsubdf3.o,,,,,,,,
+_cmpdf2.o,,,,,,,,
+_divdf3.o,,,,,,,,
+_fixdfsi.o,,,,,,,,
+_floatsidf.o,,,,,,,,
+_muldf3.o,,,,,,,,
+_popcountsi2.o,,,,,,,,
+The following entries are present in <CURRENT> only:
+Object File,DRAM .data,& 0.bss,IRAM0 .text,& 0.vectors,ram_st_total,Flash .text,& .rodata
+tcp_in.o,0,54,0,0,54,8127,916
+nd6.o,8,1027,0,0,1035,8427,136
+tasks.o,20,700,5667,0,6387,0,503
+tcp_out.o,0,0,0,0,0,5060,1124
+tcp.o,4,23,0,0,27,4290,1384
+sockets.o,0,728,0,0,728,4627,824
+api_msg.o,0,0,0,0,0,3763,1366
+dhcp.o,0,8,0,0,8,3456,1401
+panic.o,2579,5,2145,0,4729,0,0
+esp_err_to_name.o,0,0,0,0,0,50,4091
+unwind-dw2-fde.o,4,20,0,0,24,3316,404
+pbuf.o,0,1,0,0,1,2453,1161
+portasm.o,3084,0,480,0,3564,0,0
+ip6.o,0,0,0,0,0,3212,124
+spi_flash_rom_patch.o,0,0,2518,0,2518,0,766
+etharp.o,0,241,0,0,241,2618,658
+udp.o,2,4,0,0,6,3020,216
+intr_alloc.o,8,22,726,0,756,1749,710
+multi_heap.o,857,0,2217,0,3074,0,0
+queue.o,8,56,2569,0,2633,0,369
+unwind-dw2-xtensa.o,0,0,0,0,0,2172,324
+flash_ops.o,32,41,2352,0,2425,99,0
+rtc_clk.o,660,8,1794,0,2462,0,0
+ip6_frag.o,0,6,0,0,6,1905,442
+api_lib.o,0,0,0,0,0,1425,919
+vfs.o,192,40,0,0,232,1995,132
+igmp.o,0,12,0,0,12,1604,707
+unity_platform.o,0,13,0,0,13,1511,600
+vfs_uart.o,40,63,0,0,103,1775,271
+esp_timer_esp32.o,8,26,1295,0,1329,254,526
+rtc_periph.o,0,0,0,0,0,0,2080
+dns.o,0,1292,0,0,1292,1809,206
+heap_caps.o,4,0,1195,0,1199,188,593
+eh_personality.o,0,0,0,0,0,1561,384
+ip4.o,0,6,0,0,6,1664,139
+flash_mmap.o,0,296,1298,0,1594,124,327
+xtensa_vectors.o,8,0,1272,425,1705,0,36
+cpu_start.o,0,1,806,0,807,277,486
+clk.o,0,0,67,0,67,581,893
+netif.o,0,241,0,0,241,1239,287
+sys_arch.o,0,8,0,0,8,1216,222
+multi_heap_poisoning.o,470,0,964,0,1434,0,0
+heap_caps_init.o,0,4,0,0,4,1030,387
+timers.o,8,56,1149,0,1213,0,233
+mld6.o,0,4,0,0,4,1334,0
+cache_utils.o,4,14,836,0,854,81,390
+raw.o,0,4,0,0,4,1087,223
+esp_timer.o,8,20,702,0,730,429,142
+system_api.o,0,8,589,0,597,0,662
+soc_memory_layout.o,0,0,0,0,0,0,1239
+icmp.o,0,0,0,0,0,769,371
+xtensa_intr_asm.o,1024,0,51,0,1075,0,0
+log.o,8,268,456,0,732,396,166
+pthread.o,8,8,174,0,190,298,512
+icmp6.o,0,0,0,0,0,863,127
+port.o,0,16,617,0,633,0,369
+rtc_init.o,0,0,980,0,980,0,0
+rtc_time.o,0,0,803,0,803,0,137
+dport_access.o,8,40,539,0,587,189,129
+unity.o,0,108,0,0,108,767,90
+esp_ota_ops.o,0,0,0,0,0,123,717
+tcpip.o,0,16,0,0,16,644,191
+time.o,0,32,139,0,171,691,0
+periph_ctrl.o,8,0,0,0,8,520,256
+timers.o,0,12,0,0,12,638,131
+partition.o,0,8,0,0,8,582,141
+locks.o,8,0,552,0,560,0,84
+pthread_local_storage.o,8,4,0,0,12,476,126
+ipc.o,0,36,159,0,195,329,104
+inet_chksum.o,0,0,0,0,0,580,0
+tcpip_adapter_lwip.o,0,81,0,0,81,180,359
+crosscore_int.o,8,8,204,0,220,126,148
+netbuf.o,0,0,0,0,0,154,326
+vfs_lwip.o,0,0,0,0,0,307,155
+timer.o,16,0,0,0,16,112,281
+int_wdt.o,0,1,87,0,88,301,0
+eh_globals.o,0,16,0,0,16,149,193
+brownout.o,0,0,0,0,0,145,191
+cpu_util.o,0,0,310,0,310,0,0
+rtc_module.o,8,8,0,0,16,291,0
+xtensa_context.o,0,0,299,0,299,0,0
+eh_terminate.o,0,0,0,0,0,117,141
+ethernet.o,0,0,0,0,0,244,12
+dport_panic_highint_hdl.,8,0,234,0,242,0,0
+syscall_table.o,144,240,0,0,384,67,0
+dhcpserver.o,0,4,0,0,4,203,0
+freertos_hooks.o,8,128,43,0,179,137,0
+test_utils.o,0,0,0,0,0,38,140
+lib_a-sprintf.o,0,0,0,0,0,167,0
+cache_err_int.o,0,0,56,0,56,98,0
+list.o,0,0,142,0,142,0,0
+xtensa_intr.o,0,0,104,0,104,0,35
+syscalls.o,0,0,94,0,94,45,0
+si_class_type_info.o,0,0,0,0,0,0,136
+dbg_stubs.o,0,2072,32,0,2104,100,0
+ip4_addr.o,0,0,0,0,0,72,40
+class_type_info.o,0,0,0,0,0,0,112
+memp.o,0,0,0,0,0,0,108
+lib2funcs.o,0,0,104,0,104,0,0
+lib_a-s_fpclassify.o,0,0,92,0,92,0,0
+def.o,0,0,0,0,0,91,0
+hw_random.o,0,4,74,0,78,0,0
+stack_check.o,0,4,0,0,4,32,42
+clock.o,0,0,72,0,72,0,0
+reent_init.o,0,0,68,0,68,0,2
+app_main.o,0,0,0,0,0,53,10
+new_opv.o,0,0,0,0,0,0,56
+ip.o,0,60,0,0,60,50,0
+uart.o,8,12,0,0,20,38,0
+xtensa_vector_defaults.o,0,0,46,0,46,0,0
+new_op.o,0,0,0,0,0,0,40
+xtensa_init.o,0,4,32,0,36,0,0
+init.o,0,0,0,0,0,27,0
+wifi_init.o,0,0,0,0,0,17,9
+ip6_addr.o,0,0,0,0,0,0,20
+eri.o,0,0,8,0,8,0,0
+cxx_exception_stubs.o,0,0,0,0,0,6,0
+cxx_guards.o,0,0,0,0,0,5,0
+FreeRTOS-openocd.o,4,0,0,0,4,0,0
+eh_term_handler.o,4,0,0,0,4,0,0
+eh_unex_handler.o,4,0,0,0,4,0,0
+bootloader_flash.o,0,0,0,0,0,0,0
+bootloader_sha.o,0,0,0,0,0,0,0
+esp_image_format.o,0,0,0,0,0,0,0
+lib_a-vsnprintf.o,0,0,0,0,0,0,0
+lib_a-xpg_strerror_r.o,0,0,0,0,0,0,0
+coexist_api.o,0,0,0,0,0,0,0
+coexist_arbit.o,0,0,0,0,0,0,0
+coexist_core.o,0,0,0,0,0,0,0
+coexist_dbg.o,0,0,0,0,0,0,0
+coexist_hw.o,0,0,0,0,0,0,0
+coexist_param.o,0,0,0,0,0,0,0
+coexist_timer.o,0,0,0,0,0,0,0
+misc_nvs.o,0,0,0,0,0,0,0
+gpio.o,0,0,0,0,0,0,0
+ets_timer_legacy.o,0,0,0,0,0,0,0
+event_default_handlers.o,0,0,0,0,0,0,0
+event_loop.o,0,0,0,0,0,0,0
+lib_printf.o,0,0,0,0,0,0,0
+phy_init.o,0,0,0,0,0,0,0
+sha.o,0,0,0,0,0,0,0
+wifi_os_adapter.o,0,0,0,0,0,0,0
+emac_dev.o,0,0,0,0,0,0,0
+emac_main.o,0,0,0,0,0,0,0
+event_groups.o,0,0,0,0,0,0,0
+ringbuf.o,0,0,0,0,0,0,0
+_divsf3.o,0,0,0,0,0,0,0
+_extendsfdf2.o,0,0,0,0,0,0,0
+_floatdidf.o,0,0,0,0,0,0,0
+_floatdisf.o,0,0,0,0,0,0,0
+ethernetif.o,0,0,0,0,0,0,0
+ethip6.o,0,0,0,0,0,0,0
+wlanif.o,0,0,0,0,0,0,0
+esp_sha256.o,0,0,0,0,0,0,0
+mesh.o,0,0,0,0,0,0,0
+mesh_common.o,0,0,0,0,0,0,0
+mesh_config.o,0,0,0,0,0,0,0
+mesh_main.o,0,0,0,0,0,0,0
+mesh_parent.o,0,0,0,0,0,0,0
+mesh_route.o,0,0,0,0,0,0,0
+mesh_schedule.o,0,0,0,0,0,0,0
+mesh_timer.o,0,0,0,0,0,0,0
+mesh_utilities.o,0,0,0,0,0,0,0
+mesh_wifi.o,0,0,0,0,0,0,0
+ieee80211.o,0,0,0,0,0,0,0
+ieee80211_action.o,0,0,0,0,0,0,0
+ieee80211_action_vendor.,0,0,0,0,0,0,0
+ieee80211_api.o,0,0,0,0,0,0,0
+ieee80211_crypto.o,0,0,0,0,0,0,0
+ieee80211_crypto_ccmp.o,0,0,0,0,0,0,0
+ieee80211_crypto_tkip.o,0,0,0,0,0,0,0
+ieee80211_crypto_wep.o,0,0,0,0,0,0,0
+ieee80211_debug.o,0,0,0,0,0,0,0
+ieee80211_ets.o,0,0,0,0,0,0,0
+ieee80211_hostap.o,0,0,0,0,0,0,0
+ieee80211_ht.o,0,0,0,0,0,0,0
+ieee80211_ie_vendor.o,0,0,0,0,0,0,0
+ieee80211_input.o,0,0,0,0,0,0,0
+ieee80211_ioctl.o,0,0,0,0,0,0,0
+ieee80211_mesh_quick.o,0,0,0,0,0,0,0
+ieee80211_misc.o,0,0,0,0,0,0,0
+ieee80211_nvs.o,0,0,0,0,0,0,0
+ieee80211_output.o,0,0,0,0,0,0,0
+ieee80211_phy.o,0,0,0,0,0,0,0
+ieee80211_power.o,0,0,0,0,0,0,0
+ieee80211_proto.o,0,0,0,0,0,0,0
+ieee80211_regdomain.o,0,0,0,0,0,0,0
+ieee80211_rfid.o,0,0,0,0,0,0,0
+ieee80211_scan.o,0,0,0,0,0,0,0
+ieee80211_sta.o,0,0,0,0,0,0,0
+ieee80211_timer.o,0,0,0,0,0,0,0
+wl_chm.o,0,0,0,0,0,0,0
+wl_cnx.o,0,0,0,0,0,0,0
+nvs_api.o,0,0,0,0,0,0,0
+nvs_item_hash_list.o,0,0,0,0,0,0,0
+nvs_page.o,0,0,0,0,0,0,0
+nvs_pagemanager.o,0,0,0,0,0,0,0
+nvs_storage.o,0,0,0,0,0,0,0
+nvs_types.o,0,0,0,0,0,0,0
+phy.o,0,0,0,0,0,0,0
+phy_chip_v7.o,0,0,0,0,0,0,0
+phy_chip_v7_ana.o,0,0,0,0,0,0,0
+phy_chip_v7_cal.o,0,0,0,0,0,0,0
+esf_buf.o,0,0,0,0,0,0,0
+if_hwctrl.o,0,0,0,0,0,0,0
+lmac.o,0,0,0,0,0,0,0
+pm.o,0,0,0,0,0,0,0
+pm_for_bcn_only_mode.o,0,0,0,0,0,0,0
+pp.o,0,0,0,0,0,0,0
+pp_debug.o,0,0,0,0,0,0,0
+pp_timer.o,0,0,0,0,0,0,0
+rate_control.o,0,0,0,0,0,0,0
+trc.o,0,0,0,0,0,0,0
+wdev.o,0,0,0,0,0,0,0
+bt_bb.o,0,0,0,0,0,0,0
+pm.o,0,0,0,0,0,0,0
+rtc.o,0,0,0,0,0,0,0
+rtc_analog.o,0,0,0,0,0,0,0
+smartconfig_ack.o,0,0,0,0,0,0,0
+gpio_periph.o,0,0,0,0,0,0,0
+rtc_sleep.o,0,0,0,0,0,0,0
+bad_alloc.o,0,0,0,0,0,0,0
+del_op.o,0,0,0,0,0,0,0
+del_opv.o,0,0,0,0,0,0,0
+eh_exception.o,0,0,0,0,0,0,0
+new_handler.o,0,0,0,0,0,0,0
+pure.o,0,0,0,0,0,0,0
+tinfo.o,0,0,0,0,0,0,0
+ap_config.o,0,0,0,0,0,0,0
+common.o,0,0,0,0,0,0,0
+wpa.o,0,0,0,0,0,0,0
+wpa_auth.o,0,0,0,0,0,0,0
+wpa_auth_ie.o,0,0,0,0,0,0,0
+wpa_common.o,0,0,0,0,0,0,0
+wpa_debug.o,0,0,0,0,0,0,0
+wpa_ie.o,0,0,0,0,0,0,0
+wpa_main.o,0,0,0,0,0,0,0
+wpabuf.o,0,0,0,0,0,0,0
+wpas_glue.o,0,0,0,0,0,0,0
+wpa2_internal.o,0,0,0,0,0,0,0
+os_xtensa.o,0,0,0,0,0,0,0
+wps_internal.o,0,0,0,0,0,0,0
+The following entries are present in <REFERENCE> only:
+Object File,DRAM .data,& 0.bss,IRAM0 .text,& 0.vectors,ram_st_total,Flash .text,& .rodata
+tasks.c.obj,12,700,5737,0,6449,0,451
+esp_err_to_name.c.obj,0,0,0,0,0,53,5101
+vfs_uart.c.obj,116,8,0,0,124,3758,783
+panic.c.obj,2029,5,2223,0,4257,0,0
+portasm.S.obj,3084,0,476,0,3560,0,0
+intr_alloc.c.obj,8,22,656,0,686,1681,704
+queue.c.obj,0,0,2411,0,2411,0,366
+uart.c.obj,56,12,0,0,68,2099,452
+multi_heap.c.obj,300,0,2245,0,2545,0,0
+cpu_start.c.obj,0,1,1067,0,1068,255,1073
+rtc_clk.c.obj,160,4,2104,0,2268,0,0
+vfs.c.obj,192,40,0,0,232,1892,132
+gpio.c.obj,32,0,0,0,32,1193,970
+spi_flash_hal_iram.c.obj,24,0,1798,0,1822,0,0
+xtensa_vectors.S.obj,8,0,1344,425,1777,0,36
+task_wdt.c.obj,53,4,0,0,57,1223,494
+spi_flash_chip_generic.c,340,0,1423,0,1763,0,0
+flash_mmap.c.obj,0,264,1320,0,1584,125,296
+cache_utils.c.obj,4,14,833,0,851,81,430
+heap_caps.c.obj,4,0,884,0,888,50,362
+timers.c.obj,8,56,1007,0,1071,0,223
+esp_timer_impl_lac.c.obj,8,8,514,0,530,322,389
+heap_caps_init.c.obj,0,4,0,0,4,834,379
+soc_memory_layout.c.obj,0,0,0,0,0,0,1197
+periph_ctrl.c.obj,8,0,0,0,8,696,488
+port.c.obj,0,32,737,0,769,0,340
+xtensa_intr_asm.S.obj,1024,0,51,0,1075,0,0
+bootloader_flash_config_,0,0,1028,0,1028,17,0
+rtc_time.c.obj,0,0,819,0,819,0,194
+ringbuf.c.obj,0,0,858,0,858,0,150
+rtc_init.c.obj,0,0,956,0,956,0,0
+esp_flash_api.c.obj,0,0,600,0,600,16,244
+clk.c.obj,0,0,64,0,64,582,208
+partition.c.obj,0,8,0,0,8,668,181
+time.c.obj,0,32,123,0,155,719,0
+memory_layout_utils.c.ob,0,0,0,0,0,505,295
+rtc_wdt.c.obj,0,0,796,0,796,0,0
+esp_timer.c.obj,8,12,280,0,300,401,104
+dport_access.c.obj,8,40,422,0,470,189,126
+ipc.c.obj,0,56,192,0,248,367,117
+log.c.obj,8,264,34,0,306,484,147
+locks.c.obj,8,0,487,0,495,5,84
+esp_flash_spi_init.c.obj,120,4,0,0,124,191,261
+uart_hal.c.obj,0,0,0,0,0,493,0
+flash_qio_mode.c.obj,0,0,0,0,0,490,0
+crosscore_int.c.obj,8,8,195,0,211,134,146
+int_wdt.c.obj,0,1,94,0,95,341,0
+system_api_esp32.c.obj,0,0,435,0,435,0,0
+esp_app_desc.c.obj,0,0,109,0,109,12,256
+lib_a-locale.o,364,0,0,0,364,0,10
+uart_hal_iram.c.obj,0,0,0,0,0,147,222
+xtensa_context.S.obj,0,0,367,0,367,0,0
+esp_ota_ops.c.obj,0,4,0,0,4,147,214
+spi_flash_hal.c.obj,0,0,0,0,0,302,48
+brownout.c.obj,0,0,0,0,0,120,203
+freertos_hooks.c.obj,8,128,47,0,183,243,0
+spi_flash_chip_gd.c.obj,95,0,181,0,276,0,0
+brownout_hal.c.obj,0,0,0,0,0,269,0
+dport_panic_highint_hdl.,12,0,250,0,262,0,0
+soc_hal.c.obj,24,0,234,0,258,0,0
+memspi_host_driver.c.obj,43,0,206,0,249,0,0
+rtc_module.c.obj,16,8,0,0,24,231,0
+syscall_table.c.obj,144,240,0,0,384,82,0
+debug_helpers.c.obj,0,0,217,0,217,0,0
+spi_flash_chip_issi.c.ob,97,0,101,0,198,0,0
+pthread_local_storage.c.,8,4,0,0,12,183,0
+log_freertos.c.obj,0,8,188,0,196,0,0
+gpio_periph.c.obj,0,0,0,0,0,0,160
+cache_err_int.c.obj,0,0,56,0,56,98,0
+heap.c.obj,0,0,151,0,151,0,0
+xtensa_intr.c.obj,0,0,113,0,113,0,35
+spi_flash_os_func_noos.c,16,0,127,0,143,0,0
+spi_flash_os_func_app.c.,24,0,91,0,115,25,0
+list.c.obj,0,0,138,0,138,0,0
+blink.c.obj,0,0,0,0,0,72,39
+pthread.c.obj,0,8,0,0,8,81,0
+bootloader_mem.c.obj,0,0,0,0,0,58,20
+cpu_util.c.obj,0,0,75,0,75,0,0
+lib_a-mbtowc_r.o,0,0,0,0,0,72,0
+lib_a-localeconv.o,0,0,0,0,0,63,0
+flash_ops.c.obj,20,4,14,0,38,29,0
+reent_init.c.obj,0,0,59,0,59,0,0
+rtc_io.c.obj,0,0,0,0,0,53,0
+syscalls.c.obj,0,0,0,0,0,50,0
+mpu_hal.c.obj,0,0,0,0,0,47,0
+xtensa_vector_defaults.S,0,0,46,0,46,0,0
+xtensa_init.c.obj,0,4,32,0,36,0,0
+spi_flash_chip_drivers.c,20,0,0,0,20,0,0
+pthread.c.obj,0,0,0,0,0,12,0
+crtend.o,0,0,0,0,0,0,8
+pm_esp32.c.obj,0,0,0,0,0,8,0
+cpu_hal.c.obj,0,0,8,0,8,0,0
+crti.o,0,0,0,3,3,3,0
+cxx_exception_stubs.cpp.,0,0,0,0,0,6,0
+cxx_guards.cpp.obj,0,0,0,0,0,5,0
+crtbegin.o,0,0,0,0,0,0,4
+FreeRTOS-openocd.c.obj,4,0,0,0,4,0,0
+crt0.o,0,0,0,0,0,0,0
+crtn.o,0,0,0,0,0,0,0
+project_elf_src.c.obj,0,0,0,0,0,0,0
+bootloader_common.c.obj,0,0,0,0,0,0,0
+bootloader_efuse_esp32.c,0,0,0,0,0,0,0
+bootloader_flash.c.obj,0,0,0,0,0,0,0
+bootloader_random.c.obj,0,0,0,0,0,0,0
+bootloader_sha.c.obj,0,0,0,0,0,0,0
+bootloader_utility.c.obj,0,0,0,0,0,0,0
+esp_image_format.c.obj,0,0,0,0,0,0,0
+flash_partitions.c.obj,0,0,0,0,0,0,0
+isatty.o,0,0,0,0,0,0,0
+lib_a-bzero.o,0,0,0,0,0,0,0
+lib_a-ctype_.o,0,0,0,0,0,0,0
+lib_a-environ.o,0,0,0,0,0,0,0
+lib_a-envlock.o,0,0,0,0,0,0,0
+lib_a-fclose.o,0,0,0,0,0,0,0
+lib_a-fflush.o,0,0,0,0,0,0,0
+lib_a-findfp.o,0,0,0,0,0,0,0
+lib_a-fputwc.o,0,0,0,0,0,0,0
+lib_a-fvwrite.o,0,0,0,0,0,0,0
+lib_a-fwalk.o,0,0,0,0,0,0,0
+lib_a-getenv_r.o,0,0,0,0,0,0,0
+lib_a-gettzinfo.o,0,0,0,0,0,0,0
+lib_a-gmtime_r.o,0,0,0,0,0,0,0
+lib_a-impure.o,0,0,0,0,0,0,0
+lib_a-iswspace.o,0,0,0,0,0,0,0
+lib_a-lcltime_r.o,0,0,0,0,0,0,0
+lib_a-makebuf.o,0,0,0,0,0,0,0
+lib_a-mbrtowc.o,0,0,0,0,0,0,0
+lib_a-memchr.o,0,0,0,0,0,0,0
+lib_a-memcmp.o,0,0,0,0,0,0,0
+lib_a-memcpy.o,0,0,0,0,0,0,0
+lib_a-memmove.o,0,0,0,0,0,0,0
+lib_a-memset.o,0,0,0,0,0,0,0
+lib_a-month_lengths.o,0,0,0,0,0,0,0
+lib_a-putc.o,0,0,0,0,0,0,0
+lib_a-putchar.o,0,0,0,0,0,0,0
+lib_a-qsort.o,0,0,0,0,0,0,0
+lib_a-refill.o,0,0,0,0,0,0,0
+lib_a-sccl.o,0,0,0,0,0,0,0
+lib_a-siscanf.o,0,0,0,0,0,0,0
+lib_a-stdio.o,0,0,0,0,0,0,0
+lib_a-strcmp.o,0,0,0,0,0,0,0
+lib_a-strcpy.o,0,0,0,0,0,0,0
+lib_a-strcspn.o,0,0,0,0,0,0,0
+lib_a-strerror_r.o,0,0,0,0,0,0,0
+lib_a-strlcpy.o,0,0,0,0,0,0,0
+lib_a-strlen.o,0,0,0,0,0,0,0
+lib_a-strncmp.o,0,0,0,0,0,0,0
+lib_a-strncpy.o,0,0,0,0,0,0,0
+lib_a-strstr.o,0,0,0,0,0,0,0
+lib_a-strtol.o,0,0,0,0,0,0,0
+lib_a-strtoll.o,0,0,0,0,0,0,0
+lib_a-strtoul.o,0,0,0,0,0,0,0
+lib_a-strtoull.o,0,0,0,0,0,0,0
+lib_a-svfiscanf.o,0,0,0,0,0,0,0
+lib_a-tzcalc_limits.o,0,0,0,0,0,0,0
+lib_a-tzlock.o,0,0,0,0,0,0,0
+lib_a-tzset.o,0,0,0,0,0,0,0
+lib_a-tzset_r.o,0,0,0,0,0,0,0
+lib_a-tzvars.o,0,0,0,0,0,0,0
+lib_a-ungetc.o,0,0,0,0,0,0,0
+lib_a-wbuf.o,0,0,0,0,0,0,0
+lib_a-wcrtomb.o,0,0,0,0,0,0,0
+lib_a-wctomb_r.o,0,0,0,0,0,0,0
+lib_a-wsetup.o,0,0,0,0,0,0,0
+spi_common.c.obj,0,0,0,0,0,0,0
+esp_efuse_api.c.obj,0,0,0,0,0,0,0
+esp_efuse_fields.c.obj,0,0,0,0,0,0,0
+esp_efuse_table.c.obj,0,0,0,0,0,0,0
+esp_efuse_utility.c.obj,0,0,0,0,0,0,0
+hw_random.c.obj,0,0,0,0,0,0,0
+pm_locks.c.obj,0,0,0,0,0,0,0
+system_api.c.obj,0,0,0,0,0,0,0
+_bswapsi2.o,0,0,0,0,0,0,0
+esp_sha256.c.obj,0,0,0,0,0,0,0
+sha.c.obj,0,0,0,0,0,0,0
+gpio_hal.c.obj,0,0,0,0,0,0,0
+rtc_io_hal.c.obj,0,0,0,0,0,0,0
+rtc_io_periph.c.obj,0,0,0,0,0,0,0
+spi_periph.c.obj,0,0,0,0,0,0,0
+uart_periph.c.obj,0,0,0,0,0,0,0
+spi_flash_rom_patch.c.ob,0,0,0,0,0,0,0
+md5-internal.c.obj,0,0,0,0,0,0,0
+debug_helpers_asm.S.obj,0,0,0,0,0,0,0
+,<CURRENT>:,<REFERENCE>,Difference
+File,app.map,app2.map,<CURRENT> - <REFERENCE>
+Used static DRAM,17620 bytes (163116 remain 9.7% used),10604,+7016,-7016 remain,0 total
+.data size,9324 bytes,8580,+744,
+.bss  size,8296 bytes,2024,+6272,
+Used static IRAM,38932 bytes (92140 remain 29.7% used),38956,-24,24 remain,0 total
+.text size,37908 bytes,37929,-21,
+.vectors size,1024 bytes,1027,-3,
+Used Flash size ,186524 bytes,99551,+86973,
+.text,146944 bytes,77191,+69753,
+.rodata,39580 bytes,22360,+17220,
+Total image size,234780 bytes (.bin may be padded larger),147087,+87693,
+
+Symbols within the archive: libdriver.a (Not all symbols may be reported)
+
+.dram0.bss,<CURRENT>,<REFERENCE>,<CURRENT> - <REFERENCE>
+p_uart_obj,12,12,
+s_rtc_isr_handle,4,4,
+s_rtc_isr_handler_list,4,4,
+Section total:,20,20,
+
+.dram0.data,<CURRENT>,<REFERENCE>,<CURRENT> - <REFERENCE>
+_gpio_hal,0,8,-8
+gpio_context,0,24,-24
+periph_spinlock,8,8,
+rtc_spinlock,0,8,-8
+s_rtc_isr_handler_list_lock,8,8,
+timer_spinlock,16,0,+16
+uart_context,0,48,-48
+uart_selectlock,8,8,
+Section total:,40,112,-72
+
+.flash.rodata,<CURRENT>,<REFERENCE>,<CURRENT> - <REFERENCE>
+TG,8,0,+8
+__FUNCTION__$5441,24,0,+24
+__FUNCTION__$6237,0,19,-19
+__FUNCTION__$6241,0,18,-18
+__FUNCTION__$6245,0,20,-20
+__FUNCTION__$6249,0,19,-19
+__FUNCTION__$6253,0,16,-16
+__FUNCTION__$6257,0,15,-15
+__FUNCTION__$6262,0,15,-15
+__FUNCTION__$6282,0,19,-19
+__FUNCTION__$6912,0,21,-21
+__FUNCTION__$6917,0,21,-21
+__FUNCTION__$6922,0,19,-19
+__FUNCTION__$6927,0,19,-19
+__FUNCTION__$6932,0,16,-16
+__FUNCTION__$6937,0,16,-16
+__FUNCTION__$6942,0,18,-18
+__FUNCTION__$6948,0,18,-18
+__FUNCTION__$6982,0,22,-22
+__FUNCTION__$6987,0,23,-23
+__FUNCTION__$7173,0,18,-18
+__FUNCTION__$7238,0,27,-27
+__FUNCTION__$7244,0,17,-17
+__func__$6052,0,22,-22
+__func__$6060,0,21,-21
+__func__$6068,0,23,-23
+get_clk_en_mask,128,0,+128
+get_rst_en_mask,128,0,+128
+gpio_input_disable.str1.4,0,188,-188
+gpio_input_enable.str1.4,0,243,-243
+gpio_od_enable.str1.4,0,62,-62
+gpio_output_disable.str1.4,0,192,-192
+gpio_output_enable.str1.4,0,27,-27
+gpio_set_direction.str1.4,0,51,-51
+periph_module_enable,0,488,-488
+str1.4,249,0,+249
+uart_flush_input.str1.4,0,45,-45
+uart_pattern_enqueue.str1.4,0,88,-88
+uart_pattern_pop_pos.str1.4,0,18,-18
+uart_set_stop_bits.str1.4,0,15,-15
+uart_set_word_length.str1.4,0,31,-31
+Section total:,537,1910,-1373
+
+.flash.text,<CURRENT>,<REFERENCE>,<CURRENT> - <REFERENCE>
+get_clk_en_mask,211,0,+211
+get_clk_en_reg,21,0,+21
+get_rst_en_mask,157,0,+157
+get_rst_en_reg,25,0,+25
+gpio_input_disable,0,132,-132
+gpio_input_enable,0,140,-140
+gpio_od_disable,0,98,-98
+gpio_od_enable,0,118,-118
+gpio_output_disable,0,184,-184
+gpio_output_enable,0,153,-153
+gpio_set_direction,0,172,-172
+gpio_set_level,0,196,-196
+is_wifi_clk_peripheral,28,0,+28
+periph_module_enable,78,696,-618
+rtc_gpio_force_hold_dis_all,65,53,+12
+rtc_isr,86,90,-4
+rtc_isr_ensure_installed,75,79,-4
+rtc_isr_register,65,62,+3
+timer_group_intr_enable,112,0,+112
+uart_disable_intr_mask,0,96,-96
+uart_disable_rx_intr,0,18,-18
+uart_enable_intr_mask,0,98,-98
+uart_enable_rx_intr,0,18,-18
+uart_flush_input,0,457,-457
+uart_get_baudrate,0,82,-82
+uart_get_bufferedlen,0,109,-109
+uart_get_parity,0,69,-69
+uart_get_selectlock,12,12,
+uart_get_stop_bits,0,69,-69
+uart_get_word_length,0,69,-69
+uart_is_driver_installed,0,30,-30
+uart_pattern_queue_update,0,74,-74
+uart_set_baudrate,0,96,-96
+uart_set_parity,0,82,-82
+uart_set_select_notif_callback,26,23,+3
+uart_set_stop_bits,0,128,-128
+uart_set_word_length,0,144,-144
+uart_wait_tx_done,0,425,-425
+Section total:,961,4272,-3311
+
+.iram0.text,<CURRENT>,<REFERENCE>,<CURRENT> - <REFERENCE>
+Section total:,0,0,
+
+.iram0.vectors,<CURRENT>,<REFERENCE>,<CURRENT> - <REFERENCE>
+Section total:,0,0,
+
+.noinit,<CURRENT>,<REFERENCE>,<CURRENT> - <REFERENCE>
+Section total:,0,0,
+
+.rtc.bss,<CURRENT>,<REFERENCE>,<CURRENT> - <REFERENCE>
+Section total:,0,0,
+
+.rtc.data,<CURRENT>,<REFERENCE>,<CURRENT> - <REFERENCE>
+Section total:,0,0,
+
+.rtc.text,<CURRENT>,<REFERENCE>,<CURRENT> - <REFERENCE>
+Section total:,0,0,
+
+.rtc_noinit,<CURRENT>,<REFERENCE>,<CURRENT> - <REFERENCE>
+Section total:,0,0,
+
+***
+Producing CSV output for esp32s2...
+Total sizes:,,,
+Used stat D/IRAM,43020 bytes (153588 remain 21.9% used),,,
+.data size,7152 bytes,,,
+.bss  size,1936 bytes,,,
+.text size,32905 bytes,,,
+.vectors size,1027 bytes,,,
+Used Flash size ,93019 bytes,,,
+.text,74439 bytes,,,
+.rodata,18580 bytes,,,
+Total image size,134103 bytes (.bin may be padded larger),,,
+Total sizes:,,,
+Used stat D/IRAM,43020 bytes (153588 remain 21.9% used),,,
+.data size,7152 bytes,,,
+.bss  size,1936 bytes,,,
+.text size,32905 bytes,,,
+.vectors size,1027 bytes,,,
+Used Flash size ,93019 bytes,,,
+.text,74439 bytes,,,
+.rodata,18580 bytes,,,
+Total image size,134103 bytes (.bin may be padded larger),,,
+Per-archive contributions to ELF file:
+Archive File,DRAM .data,& 0.bss,IRAM0 .text,& 0.vectors,ram_st_total,Flash .text,& .rodata
+libc.a,364,4,0,0,368,54964,3645
+libfreertos.a,2080,736,10555,425,13796,0,1175
+libesp32s2.a,2621,22,4210,0,6853,4169,2209
+libsoc.a,405,8,7075,0,7488,1574,878
+libspi_flash.a,775,416,4114,0,5305,1109,1130
+libvfs.a,272,48,0,0,320,5581,555
+libesp_common.a,8,72,87,0,167,416,5304
+libheap.a,304,4,3171,0,3479,888,741
+libdriver.a,80,32,0,0,112,3216,894
+libnewlib.a,152,272,812,0,1236,856,84
+libesp_timer.a,16,20,668,0,704,657,546
+libesp_ringbuf.a,0,0,858,0,858,0,150
+liblog.a,8,272,594,0,874,94,147
+libapp_update.a,0,4,0,0,4,151,470
+libmain.a,0,0,0,0,0,192,196
+libhal.a,0,0,337,0,337,0,32
+libpthread.a,8,12,0,0,20,264,0
+libgcc.a,0,0,0,0,0,0,160
+(exe),0,0,0,3,3,3,12
+libcxx.a,0,0,0,0,0,11,0
+libbootloader_support.a,0,0,0,0,0,0,0
+libmbedcrypto.a,0,0,0,0,0,0,0
+libsoc_esp32s2.a,0,0,0,0,0,0,0
+libwpa_supplicant.a,0,0,0,0,0,0,0
+libxtensa.a,0,0,0,0,0,0,0
+Total sizes:,,,
+Used stat D/IRAM,43020 bytes (153588 remain 21.9% used),,,
+.data size,7152 bytes,,,
+.bss  size,1936 bytes,,,
+.text size,32905 bytes,,,
+.vectors size,1027 bytes,,,
+Used Flash size ,93019 bytes,,,
+.text,74439 bytes,,,
+.rodata,18580 bytes,,,
+Total image size,134103 bytes (.bin may be padded larger),,,
+Per-file contributions to ELF file:
+Object File,DRAM .data,& 0.bss,IRAM0 .text,& 0.vectors,ram_st_total,Flash .text,& .rodata
+lib_a-vfprintf.o,0,0,0,0,0,13681,700
+lib_a-svfprintf.o,0,0,0,0,0,13294,752
+lib_a-svfiprintf.o,0,0,0,0,0,9623,1172
+lib_a-vfiprintf.o,0,0,0,0,0,9933,700
+tasks.c.obj,12,660,4954,0,5626,0,406
+esp_err_to_name.c.obj,0,0,0,0,0,53,5101
+panic.c.obj,2552,1,2321,0,4874,0,0
+vfs_uart.c.obj,80,8,0,0,88,3689,423
+lib_a-dtoa.o,0,0,0,0,0,3524,13
+intr_alloc.c.obj,8,13,660,0,681,1682,706
+queue.c.obj,0,0,2397,0,2397,0,424
+uart.c.obj,40,8,0,0,48,2087,452
+multi_heap.c.obj,300,0,2273,0,2573,0,0
+lib_a-mprec.o,0,0,0,0,0,2144,296
+rtc_clk.c.obj,381,8,1867,0,2256,0,0
+vfs.c.obj,192,40,0,0,232,1892,132
+portasm.S.obj,1544,0,365,0,1909,0,0
+spi_flash_hal_iram.c.obj,24,0,1804,0,1828,0,0
+spi_flash_chip_generic.c,340,0,1417,0,1757,0,0
+task_wdt.c.obj,53,4,0,0,57,1190,496
+flash_mmap.c.obj,0,392,1200,0,1592,124,252
+heap_caps.c.obj,4,0,898,0,902,50,362
+xtensa_vectors.S.obj,0,0,864,425,1289,0,0
+rtc_init.c.obj,0,0,1255,0,1255,0,8
+timers.c.obj,8,56,987,0,1051,0,223
+heap_caps_init.c.obj,0,4,0,0,4,838,379
+cpu_start.c.obj,0,0,536,0,536,152,489
+esp_timer_impl_systimer.,8,8,388,0,404,252,442
+ringbuf.c.obj,0,0,858,0,858,0,150
+periph_ctrl.c.obj,8,0,0,0,8,661,272
+clk.c.obj,0,0,34,0,34,626,281
+lib_a-fseeko.o,0,0,0,0,0,910,0
+partition.c.obj,0,8,0,0,8,679,181
+esp_flash_api.c.obj,0,0,600,0,600,16,240
+time.c.obj,0,32,115,0,147,719,0
+memory_layout_utils.c.ob,0,0,0,0,0,509,295
+rtc_wdt.c.obj,0,0,800,0,800,0,0
+esp_timer.c.obj,8,12,280,0,300,405,104
+log.c.obj,8,264,406,0,678,94,147
+rtc_time.c.obj,0,0,626,0,626,0,0
+esp_flash_spi_init.c.obj,120,4,0,0,124,215,281
+locks.c.obj,8,0,487,0,495,5,84
+xtensa_intr_asm.S.obj,512,0,51,0,563,0,0
+port.c.obj,0,16,408,0,424,0,87
+crosscore_int.c.obj,8,4,154,0,166,86,237
+soc_memory_layout.c.obj,0,0,0,0,0,0,479
+rtc_sleep.c.obj,0,0,414,0,414,0,0
+uart_hal.c.obj,0,0,0,0,0,409,0
+spi_flash_hal.c.obj,0,0,0,0,0,309,96
+cache_utils.c.obj,0,8,197,0,205,21,176
+hello_world_main.c.obj,0,0,0,0,0,192,196
+lib_a-locale.o,364,0,0,0,364,0,10
+timer.c.obj,16,16,0,0,32,184,170
+lib_a-refill.o,0,0,0,0,0,368,0
+esp_ota_ops.c.obj,0,4,0,0,4,151,214
+int_wdt.c.obj,0,0,59,0,59,302,0
+system_api_esp32s2.c.obj,0,0,323,0,323,27,0
+brownout.c.obj,0,0,0,0,0,120,203
+windowspill_asm.o,0,0,315,0,315,0,0
+cpu_util.c.obj,0,0,309,0,309,0,0
+brownout_hal.c.obj,0,0,0,0,0,304,0
+freertos_hooks.c.obj,8,64,47,0,119,243,0
+spi_flash_chip_gd.c.obj,95,0,181,0,276,0,0
+esp_app_desc.c.obj,0,0,0,0,0,0,256
+memspi_host_driver.c.obj,43,0,206,0,249,0,0
+rtc_module.c.obj,16,8,0,0,24,231,0
+lib_a-fopen.o,0,0,0,0,0,244,0
+lib_a-puts.o,0,0,0,0,0,234,2
+lib_a-reent.o,0,0,0,0,0,236,0
+lib_a-snprintf.o,0,0,0,0,0,217,0
+syscall_table.c.obj,144,240,0,0,384,70,0
+xtensa_context.S.obj,0,0,201,0,201,0,0
+spi_flash_chip_issi.c.ob,97,0,101,0,198,0,0
+pthread_local_storage.c.,8,4,0,0,12,183,0
+log_freertos.c.obj,0,8,188,0,196,0,0
+heap.c.obj,0,0,151,0,151,0,0
+xtensa_intr.c.obj,0,0,112,0,112,0,35
+spi_flash_os_func_app.c.,24,0,95,0,119,25,0
+list.c.obj,0,0,138,0,138,0,0
+lib_a-flags.o,0,0,0,0,0,128,0
+dport_panic_highint_hdl.,0,0,123,0,123,0,0
+lib_a-printf.o,0,0,0,0,0,116,0
+spi_flash_os_func_noos.c,16,0,89,0,105,0,0
+lib_a-s_frexp.o,0,0,0,0,0,100,0
+cache_err_int.c.obj,0,0,0,0,0,96,0
+lib_a-vprintf.o,0,0,0,0,0,94,0
+pthread.c.obj,0,8,0,0,8,81,0
+flash_ops.c.obj,20,4,28,0,52,29,0
+lib_a-localeconv.o,0,0,0,0,0,63,0
+reent_init.c.obj,0,0,59,0,59,0,0
+rtc_io.c.obj,0,0,0,0,0,53,0
+syscalls.c.obj,0,0,0,0,0,50,0
+xtensa_vector_defaults.S,0,0,46,0,46,0,0
+lib_a-fseek.o,0,0,0,0,0,45,0
+uart_hal_iram.c.obj,0,0,0,0,0,43,0
+system_api.c.obj,0,8,40,0,48,0,0
+_divdi3.o,0,0,0,0,0,0,40
+_moddi3.o,0,0,0,0,0,0,40
+_udivdi3.o,0,0,0,0,0,0,40
+_umoddi3.o,0,0,0,0,0,0,40
+xtensa_init.c.obj,0,4,32,0,36,0,0
+interrupts--intlevel.o,0,0,0,0,0,0,32
+spi_flash_chip_drivers.c,20,0,0,0,20,0,0
+pthread.c.obj,0,0,0,0,0,12,0
+lib_a-errno.o,0,0,0,0,0,10,0
+crtend.o,0,0,0,0,0,0,8
+pm_esp32s2.c.obj,0,0,0,0,0,8,0
+int_asm--set_intclear.o,0,0,8,0,8,0,0
+state_asm--restore_extra,0,0,7,0,7,0,0
+state_asm--save_extra_nw,0,0,7,0,7,0,0
+crti.o,0,0,0,3,3,3,0
+cxx_exception_stubs.cpp.,0,0,0,0,0,6,0
+cxx_guards.cpp.obj,0,0,0,0,0,5,0
+crtbegin.o,0,0,0,0,0,0,4
+FreeRTOS-openocd.c.obj,4,0,0,0,4,0,0
+crt0.o,0,0,0,0,0,0,0
+crtn.o,0,0,0,0,0,0,0
+project_elf_src.c.obj,0,0,0,0,0,0,0
+bootloader_common.c.obj,0,0,0,0,0,0,0
+bootloader_efuse_esp32s2,0,0,0,0,0,0,0
+bootloader_flash.c.obj,0,0,0,0,0,0,0
+bootloader_random.c.obj,0,0,0,0,0,0,0
+bootloader_sha.c.obj,0,0,0,0,0,0,0
+bootloader_utility.c.obj,0,0,0,0,0,0,0
+esp_image_format.c.obj,0,0,0,0,0,0,0
+flash_partitions.c.obj,0,0,0,0,0,0,0
+isatty.o,0,0,0,0,0,0,0
+lib_a-assert.o,0,0,0,0,0,0,0
+lib_a-bzero.o,0,0,0,0,0,0,0
+lib_a-ctype_.o,0,0,0,0,0,0,0
+lib_a-environ.o,0,4,0,0,4,0,0
+lib_a-envlock.o,0,0,0,0,0,0,0
+lib_a-fclose.o,0,0,0,0,0,0,0
+lib_a-fflush.o,0,0,0,0,0,0,0
+lib_a-findfp.o,0,0,0,0,0,0,0
+lib_a-fiprintf.o,0,0,0,0,0,0,0
+lib_a-fputs.o,0,0,0,0,0,0,0
+lib_a-fputwc.o,0,0,0,0,0,0,0
+lib_a-fvwrite.o,0,0,0,0,0,0,0
+lib_a-fwalk.o,0,0,0,0,0,0,0
+lib_a-getenv_r.o,0,0,0,0,0,0,0
+lib_a-gettzinfo.o,0,0,0,0,0,0,0
+lib_a-gmtime_r.o,0,0,0,0,0,0,0
+lib_a-impure.o,0,0,0,0,0,0,0
+lib_a-iswspace.o,0,0,0,0,0,0,0
+lib_a-lcltime_r.o,0,0,0,0,0,0,0
+lib_a-makebuf.o,0,0,0,0,0,0,0
+lib_a-mbrtowc.o,0,0,0,0,0,0,0
+lib_a-mbtowc_r.o,0,0,0,0,0,0,0
+lib_a-memchr.o,0,0,0,0,0,0,0
+lib_a-memcmp.o,0,0,0,0,0,0,0
+lib_a-memcpy.o,0,0,0,0,0,0,0
+lib_a-memmove.o,0,0,0,0,0,0,0
+lib_a-memset.o,0,0,0,0,0,0,0
+lib_a-month_lengths.o,0,0,0,0,0,0,0
+lib_a-putc.o,0,0,0,0,0,0,0
+lib_a-putchar.o,0,0,0,0,0,0,0
+lib_a-qsort.o,0,0,0,0,0,0,0
+lib_a-sccl.o,0,0,0,0,0,0,0
+lib_a-siscanf.o,0,0,0,0,0,0,0
+lib_a-stdio.o,0,0,0,0,0,0,0
+lib_a-strcmp.o,0,0,0,0,0,0,0
+lib_a-strcpy.o,0,0,0,0,0,0,0
+lib_a-strcspn.o,0,0,0,0,0,0,0
+lib_a-strerror.o,0,0,0,0,0,0,0
+lib_a-strerror_r.o,0,0,0,0,0,0,0
+lib_a-strlcpy.o,0,0,0,0,0,0,0
+lib_a-strlen.o,0,0,0,0,0,0,0
+lib_a-strncmp.o,0,0,0,0,0,0,0
+lib_a-strncpy.o,0,0,0,0,0,0,0
+lib_a-strstr.o,0,0,0,0,0,0,0
+lib_a-strtol.o,0,0,0,0,0,0,0
+lib_a-strtoll.o,0,0,0,0,0,0,0
+lib_a-strtoul.o,0,0,0,0,0,0,0
+lib_a-strtoull.o,0,0,0,0,0,0,0
+lib_a-svfiscanf.o,0,0,0,0,0,0,0
+lib_a-sysgettod.o,0,0,0,0,0,0,0
+lib_a-tzcalc_limits.o,0,0,0,0,0,0,0
+lib_a-tzlock.o,0,0,0,0,0,0,0
+lib_a-tzset.o,0,0,0,0,0,0,0
+lib_a-tzset_r.o,0,0,0,0,0,0,0
+lib_a-tzvars.o,0,0,0,0,0,0,0
+lib_a-u_strerr.o,0,0,0,0,0,0,0
+lib_a-ungetc.o,0,0,0,0,0,0,0
+lib_a-wbuf.o,0,0,0,0,0,0,0
+lib_a-wcrtomb.o,0,0,0,0,0,0,0
+lib_a-wctomb_r.o,0,0,0,0,0,0,0
+lib_a-wsetup.o,0,0,0,0,0,0,0
+gpio.c.obj,0,0,0,0,0,0,0
+spi_common.c.obj,0,0,0,0,0,0,0
+hw_random.c.obj,0,0,0,0,0,0,0
+pm_locks.c.obj,0,0,0,0,0,0,0
+_addsubdf3.o,0,0,0,0,0,0,0
+_cmpdf2.o,0,0,0,0,0,0,0
+_divdf3.o,0,0,0,0,0,0,0
+_fixdfsi.o,0,0,0,0,0,0,0
+_floatdidf.o,0,0,0,0,0,0,0
+_floatsidf.o,0,0,0,0,0,0,0
+_muldf3.o,0,0,0,0,0,0,0
+esp_mem.c.obj,0,0,0,0,0,0,0
+platform.c.obj,0,0,0,0,0,0,0
+platform_util.c.obj,0,0,0,0,0,0,0
+sha256.c.obj,0,0,0,0,0,0,0
+gpio_hal.c.obj,0,0,0,0,0,0,0
+rtc_io_hal.c.obj,0,0,0,0,0,0,0
+spi_flash_hal_gpspi.c.ob,0,0,0,0,0,0,0
+timer_hal.c.obj,0,0,0,0,0,0,0
+gpio_periph.c.obj,0,0,0,0,0,0,0
+rtc_io_periph.c.obj,0,0,0,0,0,0,0
+spi_periph.c.obj,0,0,0,0,0,0,0
+uart_periph.c.obj,0,0,0,0,0,0,0
+md5-internal.c.obj,0,0,0,0,0,0,0
+stdatomic.c.obj,0,0,0,0,0,0,0
+Total sizes:,,,
+Used stat D/IRAM,43020 bytes (153588 remain 21.9% used),,,
+.data size,7152 bytes,,,
+.bss  size,1936 bytes,,,
+.text size,32905 bytes,,,
+.vectors size,1027 bytes,,,
+Used Flash size ,93019 bytes,,,
+.text,74439 bytes,,,
+.rodata,18580 bytes,,,
+Total image size,134103 bytes (.bin may be padded larger),,,
+
+Symbols within the archive: libdriver.a (Not all symbols may be reported)
+
+Symbols from section: .dram0.bss
+p_timer_obj,16
+p_uart_obj,8
+s_rtc_isr_handle,4
+s_rtc_isr_handler_list,4
+Section total: 32
+
+Symbols from section: .dram0.data
+uart_context,32
+timer_spinlock,16
+periph_spinlock,8
+rtc_spinlock,8
+s_rtc_isr_handler_list_lock,8
+uart_selectlock,8
+Section total: 80
+
+Symbols from section: .flash.rodata
+timer_get_counter_value.str1.4,146
+get_clk_en_mask,136
+get_rst_en_mask,136
+uart_pattern_enqueue.str1.4,88
+uart_flush_input.str1.4,45
+uart_set_word_length.str1.4,31
+__FUNCTION__$7196,27
+__FUNCTION__$5699,24
+__FUNCTION__$6971,23
+__FUNCTION__$6966,22
+__FUNCTION__$6896,21
+__FUNCTION__$6901,21
+__FUNCTION__$6906,19
+__FUNCTION__$6911,19
+__FUNCTION__$6926,18
+__FUNCTION__$6932,18
+__FUNCTION__$7131,18
+uart_pattern_pop_pos.str1.4,18
+__FUNCTION__$7202,17
+__FUNCTION__$6916,16
+__FUNCTION__$6921,16
+uart_set_stop_bits.str1.4,15
+Section total: 894
+
+Symbols from section: .flash.text
+uart_flush_input,453
+uart_wait_tx_done,417
+get_clk_en_mask,267
+get_rst_en_mask,198
+timer_group_intr_enable,184
+uart_set_word_length,144
+uart_set_stop_bits,128
+periph_module_enable,112
+uart_get_bufferedlen,109
+uart_enable_intr_mask,98
+uart_disable_intr_mask,96
+uart_set_baudrate,96
+rtc_isr,90
+uart_get_baudrate,82
+uart_set_parity,82
+rtc_isr_ensure_installed,79
+uart_pattern_queue_update,74
+uart_get_parity,69
+uart_get_stop_bits,69
+uart_get_word_length,69
+rtc_isr_register,62
+rtc_gpio_force_hold_dis_all,53
+is_wifi_clk_peripheral,38
+uart_is_driver_installed,30
+get_rst_en_reg,25
+uart_set_select_notif_callback,23
+get_clk_en_reg,21
+uart_disable_rx_intr,18
+uart_enable_rx_intr,18
+uart_get_selectlock,12
+Section total: 3216
+
+Symbols from section: .iram0.text
+Section total: 0
+
+Symbols from section: .iram0.vectors
+Section total: 0
+
+Symbols from section: .noinit
+Section total: 0
+
+Symbols from section: .rtc.bss
+Section total: 0
+
+Symbols from section: .rtc.data
+Section total: 0
+
+Symbols from section: .rtc.text
+Section total: 0
+
+Symbols from section: .rtc_noinit
+Section total: 0
+
+***
+Producing CSV output for esp32c3...
+Total sizes:,,,
+Used stat D/IRAM,48466 bytes (279214 remain 14.8% used),,,
+.data size,5048 bytes,,,
+.bss  size,3664 bytes,,,
+.text size,39754 bytes,,,
+Used Flash size ,117008 bytes,,,
+.text,90400 bytes,,,
+.rodata,26352 bytes,,,
+Total image size,161810 bytes (.bin may be padded larger),,,
+Total sizes:,,,
+Used stat D/IRAM,48466 bytes (279214 remain 14.8% used),,,
+.data size,5048 bytes,,,
+.bss  size,3664 bytes,,,
+.text size,39754 bytes,,,
+Used Flash size ,117008 bytes,,,
+.text,90400 bytes,,,
+.rodata,26352 bytes,,,
+Total image size,161810 bytes (.bin may be padded larger),,,
+Per-archive contributions to ELF file:
+Archive File,DRAM .data,.rtc.data,DRAM .bss,IRAM0 .text,ram_st_total,Flash .text,& .rodata,& .appdesc
+ilp32\libc.a,4,0,4,0,8,53504,4098,0
+libesp_hw_support.a,171,16,21,4356,4564,7722,1669,0
+libfreertos.a,16,0,2228,10094,12338,194,3143,0
+libspi_flash.a,1949,0,160,7674,9783,1716,1626,0
+libesp_system.a,185,0,125,1480,1790,6314,3302,0
+libheap.a,1961,0,8,5836,7805,1988,1207,0
+libvfs.a,272,0,48,0,320,6762,378,0
+libesp_common.a,6,0,0,0,6,56,7065,0
+libhal.a,85,0,0,5788,5873,1036,96,0
+libdriver.a,44,0,35,0,79,5280,1055,0
+libnewlib.a,194,0,440,1498,2132,1252,344,0
+libesp_timer.a,16,0,28,544,588,952,277,0
+libefuse.a,96,0,4,0,100,1188,475,0
+libesp_ringbuf.a,0,0,0,1004,1004,0,512,0
+liblog.a,8,0,272,264,544,562,122,0
+libriscv.a,0,0,256,652,908,74,137,0
+ilp32\libgcc.a,0,0,0,0,0,848,0,0
+libapp_update.a,1,0,12,198,211,218,125,256
+libmain.a,0,0,0,0,0,248,232,0
+libbootloader_support.a,0,0,0,340,340,98,0,0
+libpthread.a,0,0,12,0,12,342,0,0
+libsoc.a,0,0,0,0,0,0,88,0
+libesp_pm.a,0,0,0,0,0,28,0,0
+libesp_rom.a,0,0,0,24,24,0,0,0
+libcxx.a,0,0,0,0,0,2,0,0
+Total sizes:,,,
+Used stat D/IRAM,48466 bytes (279214 remain 14.8% used),,,
+.data size,5048 bytes,,,
+.bss  size,3664 bytes,,,
+.text size,39754 bytes,,,
+Used Flash size ,117008 bytes,,,
+.text,90400 bytes,,,
+.rodata,26352 bytes,,,
+Total image size,161810 bytes (.bin may be padded larger),,,
+Per-file contributions to ELF file:
+Object File,DRAM .data,.rtc.data,DRAM .bss,IRAM0 .text,ram_st_total,Flash .text,& .rodata,& .appdesc
+lib_a-vfprintf.o,0,0,0,0,0,14720,748,0
+lib_a-svfiprintf.o,0,0,0,0,0,9544,1172,0
+lib_a-vfiprintf.o,0,0,0,0,0,9756,737,0
+esp_err_to_name.c.obj,6,0,0,0,6,56,7065,0
+tasks.c.obj,8,0,664,5552,6224,0,1080,0
+heap_tlsf.c.obj,1796,0,0,4036,5832,0,0,0
+lib_a-dtoa.o,0,0,0,0,0,5312,233,0
+vfs_uart.c.obj,80,0,8,0,88,4402,270,0
+queue.c.obj,0,0,0,3192,3192,0,1495,0
+lib_a-mprec.o,0,0,0,0,0,4252,406,0
+memprot.c.obj,0,0,0,772,772,2762,800,0
+spi_flash_chip_generic.c,554,0,0,2684,3238,0,0,0
+uart.c.obj,40,0,8,0,48,2588,511,0
+intr_alloc.c.obj,0,0,13,688,701,2128,198,0
+panic_arch.c.obj,0,0,0,0,0,1060,1693,0
+vfs.c.obj,192,0,40,0,232,2360,108,0
+rtc_init.c.obj,0,0,0,0,0,2068,500,0
+gpio.c.obj,0,0,0,0,0,1856,459,0
+spi_flash_hal_iram.c.obj,0,0,0,2220,2220,0,0,0
+task_wdt.c.obj,45,0,12,0,57,1438,478,0
+flash_mmap.c.obj,0,0,136,1530,1666,182,240,0
+rtc_clk.c.obj,171,0,4,1738,1913,0,0,0
+esp_flash_api.c.obj,20,0,0,968,988,82,762,0
+heap_caps.c.obj,4,0,4,1122,1130,286,355,0
+ringbuf.c.obj,0,0,0,1004,1004,0,512,0
+spi_flash_hal_gpspi.c.ob,0,0,0,1484,1484,0,0,0
+esp_efuse_utility.c.obj,0,0,4,0,4,998,475,0
+locks.c.obj,0,0,168,924,1092,152,344,0
+heap_caps_init.c.obj,0,0,4,0,4,1052,338,0
+startup.c.obj,12,0,8,44,64,834,497,0
+partition.c.obj,0,0,8,0,8,1070,268,0
+lib_a-fseeko.o,0,0,0,0,0,1264,0,0
+wdt_hal_iram.c.obj,0,0,0,1160,1160,0,0,0
+lib_a-fvwrite.o,0,0,0,0,0,1156,0,0
+lib_a-findfp.o,0,0,0,0,0,1040,96,0
+panic.c.obj,12,0,5,6,23,958,131,0
+clk.c.obj,0,0,0,0,0,838,212,0
+memspi_host_driver.c.obj,397,0,0,636,1033,0,0,0
+spi_flash_chip_winbond.c,203,0,0,748,951,0,0,0
+memory_layout_utils.c.ob,0,0,0,0,0,650,283,0
+periph_ctrl.c.obj,0,0,27,0,27,836,85,0
+esp_timer.c.obj,0,0,8,296,304,514,72,0
+lib_a-fflush.o,0,0,0,0,0,856,0,0
+trunctfdf2.o,0,0,0,0,0,848,0,0
+port.c.obj,4,0,1556,588,2148,66,190,0
+systimer_hal.c.obj,85,0,0,760,845,0,0,0
+multi_heap.c.obj,157,0,0,678,835,0,0,0
+time.c.obj,0,0,20,180,200,620,0,0
+log.c.obj,8,0,264,32,304,562,122,0
+cpu_start.c.obj,0,0,0,464,464,42,158,0
+esp_timer_impl_systimer.,16,0,12,210,238,296,125,0
+esp_flash_spi_init.c.obj,68,0,4,0,72,272,261,0
+spi_flash_os_func_app.c.,52,0,0,414,466,34,95,0
+rtc_time.c.obj,0,0,0,590,590,0,0,0
+port_systick.c.obj,0,0,8,370,378,0,192,0
+vectors.S.obj,0,0,0,522,522,0,0,0
+lib_a-refill.o,0,0,0,0,0,512,0,0
+lib_a-reent.o,0,0,0,0,0,500,0,0
+esp_app_desc.c.obj,1,0,8,198,207,32,4,256
+lib_a-ftello.o,0,0,0,0,0,488,0,0
+hello_world_main.c.obj,0,0,0,0,0,248,232,0
+lib_a-fclose.o,0,0,0,0,0,456,0,0
+spi_flash_hal.c.obj,0,0,0,0,0,342,96,0
+lib_a-makebuf.o,0,0,0,0,0,436,0,0
+port_common.c.obj,0,0,0,104,104,128,186,0
+lib_a-fopen.o,0,0,0,0,0,416,0,0
+sleep_modes.c.obj,0,0,0,0,0,244,171,0
+crosscore_int.c.obj,0,0,4,162,166,106,120,0
+lib_a-wsetup.o,0,0,0,0,0,384,0,0
+lib_a-locale.o,4,0,0,0,4,0,378,0
+lib_a-puts.o,0,0,0,0,0,372,0,0
+uart_hal.c.obj,0,0,0,0,0,366,0,0
+panic_handler.c.obj,8,0,4,82,94,266,8,0
+esp_time_impl.c.obj,0,0,12,0,12,362,0,0
+lib_a-fwalk.o,0,0,0,0,0,340,0,0
+bootloader_flash.c.obj,0,0,0,340,340,0,0,0
+freertos_hooks.c.obj,0,0,64,48,112,290,0,0
+lib_a-stdio.o,0,0,0,0,0,316,0,0
+spi_flash_chip_gd.c.obj,123,0,0,190,313,0,0,0
+rtc_sleep.c.obj,0,0,0,308,308,0,0,0
+esp_ota_ops.c.obj,0,0,4,0,4,186,121,0
+system_internal.c.obj,0,0,0,298,298,0,0,0
+int_wdt.c.obj,0,0,8,74,82,206,0,0
+interrupt.c.obj,0,0,256,130,386,0,137,0
+spi_flash_chip_mxic.c.ob,190,0,0,76,266,0,0,0
+esp_err.c.obj,108,0,0,154,262,0,0,0
+system_time.c.obj,0,0,8,38,46,142,80,0
+lib_a-ctype_.o,0,0,0,0,0,0,257,0
+cpu_util_esp32c3.c.obj,0,0,0,0,0,250,0,0
+esp_clk.c.obj,0,16,4,30,50,200,0,0
+pthread_local_storage.c.,0,0,4,0,4,242,0,0
+spi_flash_chip_issi.c.ob,125,0,0,112,237,0,0,0
+memory_layout.c.obj,4,0,0,0,4,0,231,0
+log_freertos.c.obj,0,0,8,232,240,0,0,0
+newlib_init.c.obj,156,0,240,0,396,76,0,0
+lib_a-printf.o,0,0,0,0,0,224,0,0
+regi2c_ctrl.c.obj,0,0,0,202,202,0,0,0
+heap.c.obj,0,0,0,190,190,0,0,0
+lib_a-s_frexp.o,0,0,0,0,0,180,8,0
+lib_a-assert.o,0,0,0,0,0,124,63,0
+cache_utils.c.obj,0,0,8,144,152,38,0,0
+lib_a-vprintf.o,0,0,0,0,0,176,0,0
+spi_flash_chip_boya.c.ob,125,0,0,46,171,0,0,0
+esp_system.c.obj,0,0,20,90,110,80,0,0
+lib_a-flags.o,0,0,0,0,0,168,0,0
+abort.c.obj,38,0,0,128,166,0,0,0
+brownout_hal.c.obj,0,0,0,0,0,160,0,0
+esp_efuse_api.c.obj,0,0,0,0,0,158,0,0
+portasm.S.obj,0,0,0,154,154,0,0,0
+lib_a-fiprintf.o,0,0,0,0,0,148,0,0
+list.c.obj,0,0,0,134,134,0,0,0
+spi_flash_encrypt_hal_ir,0,0,0,132,132,0,0,0
+cache_err_int.c.obj,0,0,0,4,4,124,0,0
+spi_flash_os_func_noos.c,36,0,0,86,122,0,0,0
+lib_a-mbtowc_r.o,0,0,0,0,0,108,0,0
+flash_ops.c.obj,24,0,4,40,68,38,0,0
+pthread.c.obj,0,0,8,0,8,100,0,0
+esp_efuse_table.c.obj,96,0,0,0,96,0,0,0
+uart_hal_iram.c.obj,0,0,0,0,0,88,0,0
+gpio_periph.c.obj,0,0,0,0,0,0,88,0
+apb_backup_dma.c.obj,0,0,0,52,52,34,0,0
+interrupt_controller_hal,0,0,0,0,0,80,0,0
+reent_init.c.obj,0,0,0,76,76,0,0,0
+instruction_decode.c.obj,0,0,0,0,0,74,0,0
+chip_info.c.obj,0,0,0,0,0,70,0,0
+lib_a-fseek.o,0,0,0,0,0,68,0,0
+lib_a-wctomb_r.o,0,0,0,0,0,64,0,0
+flash_qio_mode.c.obj,0,0,0,0,0,58,0,0
+lib_a-sysgettod.o,0,0,0,0,0,56,0,0
+brownout.c.obj,0,0,0,0,0,38,5,0
+lib_a-localeconv.o,0,0,0,0,0,40,0,0
+syscalls.c.obj,0,0,0,0,0,36,0,0
+esp_efuse_fields.c.obj,0,0,0,0,0,32,0,0
+cpu_hal.c.obj,0,0,0,32,32,0,0,0
+spi_flash_chip_drivers.c,32,0,0,0,32,0,0,0
+lib_a-errno.o,0,0,0,0,0,28,0,0
+cpu_util.c.obj,0,0,0,28,28,0,0,0
+pm_impl.c.obj,0,0,0,0,0,28,0,0
+bootloader_flash_config_,0,0,0,0,0,26,0,0
+esp_rom_uart.c.obj,0,0,0,24,24,0,0,0
+bootloader_mem.c.obj,0,0,0,0,0,14,0,0
+pthread.c.obj,0,0,0,0,0,6,0,0
+spi_bus_lock.c.obj,4,0,0,0,4,0,0,0
+FreeRTOS-openocd.c.obj,4,0,0,0,4,0,0,0
+cxx_guards.cpp.obj,0,0,0,0,0,2,0,0
+ubsan.c.obj,0,0,0,2,2,0,0,0
+lib_a-environ.o,0,0,4,0,4,0,0,0
+_divdi3.o,0,0,0,0,0,0,0,0
+_moddi3.o,0,0,0,0,0,0,0,0
+_udivdi3.o,0,0,0,0,0,0,0,0
+_umoddi3.o,0,0,0,0,0,0,0,0
+Total sizes:,,,
+Used stat D/IRAM,48466 bytes (279214 remain 14.8% used),,,
+.data size,5048 bytes,,,
+.bss  size,3664 bytes,,,
+.text size,39754 bytes,,,
+Used Flash size ,117008 bytes,,,
+.text,90400 bytes,,,
+.rodata,26352 bytes,,,
+Total image size,161810 bytes (.bin may be padded larger),,,
+
+Symbols within the archive: libdriver.a (Not all symbols may be reported)
+
+Symbols from section: .dram0.bss
+ref_counts,27
+.p_uart_obj,8
+Section total: 35
+
+Symbols from section: .dram0.data
+uart_context,32
+.uart_selectlock,8
+..g_spi_lock_main_flash_dev,4
+Section total: 44
+
+Symbols from section: .flash.appdesc
+Section total: 0
+
+Symbols from section: .flash.rodata
+gpio_set_pull_mode.str1.4,93
+periph_module_enable.str1.4,64
+gpio_input_enable.str1.4,62
+uart_disable_intr_mask_and_return_prev.str1.4,54
+uart_pattern_pop_pos.str1.4,49
+uart_set_stop_bits.str1.4,46
+uart_set_word_length.str1.4,46
+uart_flush_input.str1.4,45
+__FUNCTION__.7467,39
+__FUNCTION__.7459,27
+gpio_sleep_output_enable.str1.4,27
+__FUNCTION__.6231,26
+__FUNCTION__.6223,25
+__FUNCTION__.6235,25
+__FUNCTION__.6240,25
+__FUNCTION__.6246,25
+__FUNCTION__.6219,24
+__FUNCTION__.6227,24
+__FUNCTION__.6215,23
+__FUNCTION__.6211,22
+__FUNCTION__.7222,22
+__FUNCTION__.6207,21
+__FUNCTION__.7153,21
+__FUNCTION__.7158,21
+__func__.4238,21
+__FUNCTION__.6261,19
+__FUNCTION__.7163,19
+__FUNCTION__.7168,19
+__FUNCTION__.6257,18
+__FUNCTION__.7183,18
+__FUNCTION__.7188,18
+__FUNCTION__.7394,18
+__FUNCTION__.7471,17
+__FUNCTION__.7173,16
+__FUNCTION__.7178,16
+Section total: 1055
+
+Symbols from section: .flash.rodata_noload
+Section total: 0
+
+Symbols from section: .flash.text
+periph_module_enable,736
+uart_flush_input,580
+uart_wait_tx_done,484
+gpio_sleep_set_pull_mode,318
+uart_set_stop_bits,178
+uart_set_word_length,178
+gpio_sleep_set_direction,156
+uart_get_bufferedlen,152
+gpio_sleep_pulldown_en,148
+gpio_sleep_pullup_en,148
+gpio_sleep_sel_en,148
+gpio_sleep_pulldown_dis,146
+gpio_sleep_pullup_dis,146
+gpio_sleep_sel_dis,146
+uart_disable_intr_mask_and_return_prev,138
+gpio_sleep_input_enable,126
+gpio_sleep_output_enable,126
+gpio_sleep_input_disable,124
+gpio_sleep_output_disable,124
+uart_enable_intr_mask,122
+uart_get_baudrate,116
+uart_set_baudrate,116
+uart_set_parity,116
+uart_get_parity,86
+uart_get_stop_bits,86
+uart_get_word_length,86
+uart_pattern_queue_update,80
+periph_ll_get_clk_en_reg,50
+periph_ll_get_rst_en_reg,50
+uart_is_driver_installed,34
+uart_set_select_notif_callback,30
+uart_get_selectlock,6
+Section total: 5280
+
+Symbols from section: .iram0.bss
+Section total: 0
+
+Symbols from section: .iram0.data
+Section total: 0
+
+Symbols from section: .iram0.text
+Section total: 0
+
+Symbols from section: .noinit
+Section total: 0
+
+Symbols from section: .rtc.bss
+Section total: 0
+
+Symbols from section: .rtc.data
+Section total: 0
+
+Symbols from section: .rtc.text
+Section total: 0
+
+Symbols from section: .rtc_noinit
+Section total: 0
+
+***
+Producing CSV output for esp32h2...
+Total sizes:,,,
+Used stat D/IRAM,45656 bytes (282024 remain 13.9% used),,,
+.data size,4864 bytes,,,
+.bss  size,3664 bytes,,,
+.text size,37128 bytes,,,
+Used Flash size ,110492 bytes,,,
+.text,85252 bytes,,,
+.rodata,24984 bytes,,,
+Total image size,152484 bytes (.bin may be padded larger),,,
+Total sizes:,,,
+Used stat D/IRAM,45656 bytes (282024 remain 13.9% used),,,
+.data size,4864 bytes,,,
+.bss  size,3664 bytes,,,
+.text size,37128 bytes,,,
+Used Flash size ,110492 bytes,,,
+.text,85252 bytes,,,
+.rodata,24984 bytes,,,
+Total image size,152484 bytes (.bin may be padded larger),,,
+Per-archive contributions to ELF file:
+Archive File,DRAM .data,.rtc.data,DRAM .bss,IRAM0 .text,ram_st_total,Flash .text,& .rodata,& .appdesc
+ilp32\libc.a,4,0,4,0,8,53504,4098,0
+libfreertos.a,16,0,2228,10080,12324,194,3143,0
+libspi_flash.a,1949,0,160,7658,9767,1706,1626,0
+libheap.a,1961,0,8,5836,7805,1988,1207,0
+libesp_system.a,185,0,125,1392,1702,5548,3197,0
+libesp_hw_support.a,71,16,21,1920,2028,5374,998,0
+libvfs.a,272,0,48,0,320,6760,378,0
+libesp_common.a,6,0,0,0,6,56,7065,0
+libhal.a,85,0,0,5742,5827,994,96,0
+libdriver.a,44,0,35,0,79,3326,596,0
+libnewlib.a,194,0,440,1498,2132,1248,344,0
+libesp_timer.a,16,0,28,544,588,952,277,0
+libefuse.a,12,0,4,0,16,1186,475,0
+libesp_ringbuf.a,0,0,0,1002,1002,0,512,0
+liblog.a,8,0,272,264,544,562,122,0
+libriscv.a,0,0,256,652,908,74,137,0
+ilp32\libgcc.a,0,0,0,0,0,848,0,0
+libapp_update.a,1,0,12,198,211,218,125,256
+libmain.a,0,0,0,0,0,248,232,0
+libbootloader_support.a,0,0,0,340,340,98,0,0
+libpthread.a,0,0,12,0,12,342,0,0
+libesp_pm.a,0,0,0,0,0,6,0,0
+libcxx.a,0,0,0,0,0,2,0,0
+Total sizes:,,,
+Used stat D/IRAM,45656 bytes (282024 remain 13.9% used),,,
+.data size,4864 bytes,,,
+.bss  size,3664 bytes,,,
+.text size,37128 bytes,,,
+Used Flash size ,110492 bytes,,,
+.text,85252 bytes,,,
+.rodata,24984 bytes,,,
+Total image size,152484 bytes (.bin may be padded larger),,,
+Per-file contributions to ELF file:
+Object File,DRAM .data,.rtc.data,DRAM .bss,IRAM0 .text,ram_st_total,Flash .text,& .rodata,& .appdesc
+lib_a-vfprintf.o,0,0,0,0,0,14720,748,0
+lib_a-svfiprintf.o,0,0,0,0,0,9544,1172,0
+lib_a-vfiprintf.o,0,0,0,0,0,9756,737,0
+esp_err_to_name.c.obj,6,0,0,0,6,56,7065,0
+tasks.c.obj,8,0,664,5552,6224,0,1080,0
+heap_tlsf.c.obj,1796,0,0,4036,5832,0,0,0
+lib_a-dtoa.o,0,0,0,0,0,5312,233,0
+vfs_uart.c.obj,80,0,8,0,88,4402,270,0
+queue.c.obj,0,0,0,3180,3180,0,1495,0
+lib_a-mprec.o,0,0,0,0,0,4252,406,0
+memprot.c.obj,0,0,0,772,772,2750,800,0
+spi_flash_chip_generic.c,554,0,0,2668,3222,0,0,0
+uart.c.obj,40,0,8,0,48,2588,511,0
+intr_alloc.c.obj,0,0,13,688,701,2128,198,0
+panic_arch.c.obj,0,0,0,0,0,1060,1693,0
+vfs.c.obj,192,0,40,0,232,2358,108,0
+spi_flash_hal_iram.c.obj,0,0,0,2220,2220,0,0,0
+task_wdt.c.obj,45,0,12,0,57,1438,478,0
+flash_mmap.c.obj,0,0,136,1530,1666,182,240,0
+esp_flash_api.c.obj,20,0,0,968,988,80,762,0
+heap_caps.c.obj,4,0,4,1122,1130,286,355,0
+ringbuf.c.obj,0,0,0,1002,1002,0,512,0
+spi_flash_hal_gpspi.c.ob,0,0,0,1484,1484,0,0,0
+esp_efuse_utility.c.obj,0,0,4,0,4,996,475,0
+locks.c.obj,0,0,168,924,1092,152,344,0
+heap_caps_init.c.obj,0,0,4,0,4,1052,338,0
+startup.c.obj,12,0,8,26,46,834,497,0
+partition.c.obj,0,0,8,0,8,1066,268,0
+lib_a-fseeko.o,0,0,0,0,0,1264,0,0
+wdt_hal_iram.c.obj,0,0,0,1158,1158,0,0,0
+lib_a-fvwrite.o,0,0,0,0,0,1156,0,0
+lib_a-findfp.o,0,0,0,0,0,1040,96,0
+panic.c.obj,12,0,5,6,23,958,131,0
+memspi_host_driver.c.obj,397,0,0,636,1033,0,0,0
+spi_flash_chip_winbond.c,203,0,0,748,951,0,0,0
+memory_layout_utils.c.ob,0,0,0,0,0,650,283,0
+esp_timer.c.obj,0,0,8,296,304,514,72,0
+lib_a-fflush.o,0,0,0,0,0,856,0,0
+trunctfdf2.o,0,0,0,0,0,848,0,0
+port.c.obj,4,0,1556,588,2148,66,190,0
+multi_heap.c.obj,157,0,0,678,835,0,0,0
+periph_ctrl.c.obj,0,0,27,0,27,738,85,0
+systimer_hal.c.obj,85,0,0,716,801,0,0,0
+time.c.obj,0,0,20,180,200,618,0,0
+log.c.obj,8,0,264,32,304,562,122,0
+esp_timer_impl_systimer.,16,0,12,210,238,296,125,0
+cpu_start.c.obj,0,0,0,432,432,42,158,0
+esp_flash_spi_init.c.obj,68,0,4,0,72,268,261,0
+spi_flash_os_func_app.c.,52,0,0,414,466,34,95,0
+port_systick.c.obj,0,0,8,368,376,0,192,0
+vectors.S.obj,0,0,0,522,522,0,0,0
+lib_a-refill.o,0,0,0,0,0,512,0,0
+lib_a-reent.o,0,0,0,0,0,500,0,0
+esp_app_desc.c.obj,1,0,8,198,207,32,4,256
+lib_a-ftello.o,0,0,0,0,0,488,0,0
+hello_world_main.c.obj,0,0,0,0,0,248,232,0
+lib_a-fclose.o,0,0,0,0,0,456,0,0
+lib_a-makebuf.o,0,0,0,0,0,436,0,0
+spi_flash_hal.c.obj,0,0,0,0,0,332,96,0
+port_common.c.obj,0,0,0,104,104,128,186,0
+lib_a-fopen.o,0,0,0,0,0,416,0,0
+crosscore_int.c.obj,0,0,4,162,166,106,120,0
+lib_a-wsetup.o,0,0,0,0,0,384,0,0
+lib_a-locale.o,4,0,0,0,4,0,378,0
+rtc_clk.c.obj,71,0,4,308,383,0,0,0
+lib_a-puts.o,0,0,0,0,0,372,0,0
+panic_handler.c.obj,8,0,4,82,94,266,8,0
+esp_time_impl.c.obj,0,0,12,0,12,360,0,0
+lib_a-fwalk.o,0,0,0,0,0,340,0,0
+bootloader_flash.c.obj,0,0,0,340,340,0,0,0
+freertos_hooks.c.obj,0,0,64,48,112,290,0,0
+uart_hal.c.obj,0,0,0,0,0,334,0,0
+lib_a-stdio.o,0,0,0,0,0,316,0,0
+spi_flash_chip_gd.c.obj,123,0,0,190,313,0,0,0
+esp_ota_ops.c.obj,0,0,4,0,4,186,121,0
+int_wdt.c.obj,0,0,8,74,82,206,0,0
+interrupt.c.obj,0,0,256,130,386,0,137,0
+spi_flash_chip_mxic.c.ob,190,0,0,76,266,0,0,0
+esp_err.c.obj,108,0,0,154,262,0,0,0
+system_internal.c.obj,0,0,0,260,260,0,0,0
+system_time.c.obj,0,0,8,38,46,142,80,0
+lib_a-ctype_.o,0,0,0,0,0,0,257,0
+cpu_util_esp32h2.c.obj,0,0,0,0,0,250,0,0
+pthread_local_storage.c.,0,0,4,0,4,242,0,0
+spi_flash_chip_issi.c.ob,125,0,0,112,237,0,0,0
+memory_layout.c.obj,4,0,0,0,4,0,231,0
+log_freertos.c.obj,0,0,8,232,240,0,0,0
+newlib_init.c.obj,156,0,240,0,396,76,0,0
+lib_a-printf.o,0,0,0,0,0,224,0,0
+esp_clk.c.obj,0,16,4,30,50,176,0,0
+heap.c.obj,0,0,0,190,190,0,0,0
+lib_a-s_frexp.o,0,0,0,0,0,180,8,0
+lib_a-assert.o,0,0,0,0,0,124,63,0
+cache_utils.c.obj,0,0,8,144,152,38,0,0
+fpga_overrides.c.obj,0,0,0,0,0,72,107,0
+lib_a-vprintf.o,0,0,0,0,0,176,0,0
+spi_flash_chip_boya.c.ob,125,0,0,46,171,0,0,0
+esp_system.c.obj,0,0,20,90,110,80,0,0
+lib_a-flags.o,0,0,0,0,0,168,0,0
+abort.c.obj,38,0,0,128,166,0,0,0
+brownout_hal.c.obj,0,0,0,0,0,160,0,0
+esp_efuse_api.c.obj,0,0,0,0,0,158,0,0
+portasm.S.obj,0,0,0,154,154,0,0,0
+lib_a-fiprintf.o,0,0,0,0,0,148,0,0
+list.c.obj,0,0,0,134,134,0,0,0
+spi_flash_encrypt_hal_ir,0,0,0,132,132,0,0,0
+cache_err_int.c.obj,0,0,0,4,4,124,0,0
+spi_flash_os_func_noos.c,36,0,0,86,122,0,0,0
+lib_a-mbtowc_r.o,0,0,0,0,0,108,0,0
+flash_ops.c.obj,24,0,4,40,68,38,0,0
+pthread.c.obj,0,0,8,0,8,100,0,0
+uart_hal_iram.c.obj,0,0,0,0,0,88,0,0
+apb_backup_dma.c.obj,0,0,0,52,52,34,0,0
+interrupt_controller_hal,0,0,0,0,0,80,0,0
+reent_init.c.obj,0,0,0,76,76,0,0,0
+regi2c_ctrl.c.obj,0,0,0,74,74,0,0,0
+instruction_decode.c.obj,0,0,0,0,0,74,0,0
+chip_info.c.obj,0,0,0,0,0,70,0,0
+lib_a-fseek.o,0,0,0,0,0,68,0,0
+lib_a-wctomb_r.o,0,0,0,0,0,64,0,0
+flash_qio_mode.c.obj,0,0,0,0,0,58,0,0
+lib_a-sysgettod.o,0,0,0,0,0,56,0,0
+brownout.c.obj,0,0,0,0,0,38,5,0
+lib_a-localeconv.o,0,0,0,0,0,40,0,0
+syscalls.c.obj,0,0,0,0,0,36,0,0
+esp_efuse_fields.c.obj,0,0,0,0,0,32,0,0
+cpu_hal.c.obj,0,0,0,32,32,0,0,0
+spi_flash_chip_drivers.c,32,0,0,0,32,0,0,0
+lib_a-errno.o,0,0,0,0,0,28,0,0
+cpu_util.c.obj,0,0,0,28,28,0,0,0
+bootloader_flash_config_,0,0,0,0,0,26,0,0
+rtc_time.c.obj,0,0,0,20,20,0,0,0
+bootloader_mem.c.obj,0,0,0,0,0,14,0,0
+esp_efuse_table.c.obj,12,0,0,0,12,0,0,0
+pm_impl.c.obj,0,0,0,0,0,6,0,0
+pthread.c.obj,0,0,0,0,0,6,0,0
+spi_bus_lock.c.obj,4,0,0,0,4,0,0,0
+FreeRTOS-openocd.c.obj,4,0,0,0,4,0,0,0
+cxx_guards.cpp.obj,0,0,0,0,0,2,0,0
+ubsan.c.obj,0,0,0,2,2,0,0,0
+lib_a-environ.o,0,0,4,0,4,0,0,0
+_divdi3.o,0,0,0,0,0,0,0,0
+_moddi3.o,0,0,0,0,0,0,0,0
+_udivdi3.o,0,0,0,0,0,0,0,0
+_umoddi3.o,0,0,0,0,0,0,0,0
+Total sizes:,,,
+Used stat D/IRAM,45656 bytes (282024 remain 13.9% used),,,
+.data size,4864 bytes,,,
+.bss  size,3664 bytes,,,
+.text size,37128 bytes,,,
+Used Flash size ,110492 bytes,,,
+.text,85252 bytes,,,
+.rodata,24984 bytes,,,
+Total image size,152484 bytes (.bin may be padded larger),,,
+
+Symbols within the archive: libdriver.a (Not all symbols may be reported)
+
+Symbols from section: .dram0.bss
+ref_counts,27
+.p_uart_obj,8
+Section total: 35
+
+Symbols from section: .dram0.data
+uart_context,32
+.uart_selectlock,8
+..g_spi_lock_main_flash_dev,4
+Section total: 44
+
+Symbols from section: .flash.appdesc
+Section total: 0
+
+Symbols from section: .flash.rodata
+periph_module_enable.str1.4,64
+uart_disable_intr_mask_and_return_prev.str1.4,54
+uart_pattern_pop_pos.str1.4,49
+uart_set_stop_bits.str1.4,46
+uart_set_word_length.str1.4,46
+uart_flush_input.str1.4,45
+__FUNCTION__.7485,39
+__FUNCTION__.7477,27
+__FUNCTION__.7240,22
+__FUNCTION__.7171,21
+__FUNCTION__.7176,21
+__func__.4215,21
+__FUNCTION__.7181,19
+__FUNCTION__.7186,19
+__FUNCTION__.7201,18
+__FUNCTION__.7206,18
+__FUNCTION__.7412,18
+__FUNCTION__.7489,17
+__FUNCTION__.7191,16
+__FUNCTION__.7196,16
+Section total: 596
+
+Symbols from section: .flash.text
+periph_module_enable,682
+uart_flush_input,580
+uart_wait_tx_done,484
+uart_set_stop_bits,178
+uart_set_word_length,178
+uart_get_bufferedlen,152
+uart_disable_intr_mask_and_return_prev,138
+uart_enable_intr_mask,122
+uart_get_baudrate,116
+uart_set_baudrate,116
+uart_set_parity,116
+uart_get_parity,86
+uart_get_stop_bits,86
+uart_get_word_length,86
+uart_pattern_queue_update,80
+uart_is_driver_installed,34
+uart_set_select_notif_callback,30
+periph_ll_get_clk_en_reg,28
+periph_ll_get_rst_en_reg,28
+uart_get_selectlock,6
+Section total: 3326
+
+Symbols from section: .iram0.bss
+Section total: 0
+
+Symbols from section: .iram0.data
+Section total: 0
+
+Symbols from section: .iram0.text
+Section total: 0
+
+Symbols from section: .noinit
+Section total: 0
+
+Symbols from section: .rtc.bss
+Section total: 0
+
+Symbols from section: .rtc.data
+Section total: 0
+
+Symbols from section: .rtc.text
+Section total: 0
+
+Symbols from section: .rtc_noinit
+Section total: 0
+
+***
+Producing CSV output for esp32s3...
+Total sizes:,,,
+Used static IRAM,46786 bytes (239934 remain 16.3% used),,,
+.text size,45759 bytes,,,
+.vectors size,1027 bytes,,,
+Used stat D/IRAM,11772 bytes (123396 remain 8.7% used),,,
+.data size,9252 bytes,,,
+.bss  size,2520 bytes,,,
+Used Flash size ,114851 bytes,,,
+.text,87463 bytes,,,
+.rodata,27132 bytes,,,
+Total image size,170889 bytes (.bin may be padded larger),,,
+Total sizes:,,,
+Used static IRAM,46786 bytes (239934 remain 16.3% used),,,
+.text size,45759 bytes,,,
+.vectors size,1027 bytes,,,
+Used stat D/IRAM,11772 bytes (123396 remain 8.7% used),,,
+.data size,9252 bytes,,,
+.bss  size,2520 bytes,,,
+Used Flash size ,114851 bytes,,,
+.text,87463 bytes,,,
+.rodata,27132 bytes,,,
+Total image size,170889 bytes (.bin may be padded larger),,,
+Per-archive contributions to ELF file:
+Archive File,DRAM .data,.rtc.data,DRAM .bss,IRAM0 .text,& 0.vectors,ram_st_total,Flash .text,& .rodata,& .appdesc
+no-rtti\libc.a,4,0,4,0,0,8,58528,4685,0
+libfreertos.a,3128,0,748,13747,425,18048,293,3668,0
+libspi_flash.a,1886,0,550,7539,0,9975,1605,2196,0
+libesp_system.a,205,0,206,2914,0,3325,6183,3549,0
+libheap.a,1957,0,8,5195,0,7160,1741,1383,0
+libhal.a,109,0,0,7126,0,7235,1275,608,0
+libesp_hw_support.a,187,16,34,4260,0,4497,3884,288,0
+libesp_common.a,0,0,0,0,0,0,53,7287,0
+libvfs.a,308,0,48,0,0,356,5986,393,0
+libdriver.a,64,0,49,0,0,113,3468,600,0
+libnewlib.a,202,0,440,1280,0,1922,1028,344,0
+libesp_timer.a,32,0,28,515,0,575,917,277,0
+libesp_ringbuf.a,0,0,0,873,0,873,0,512,0
+libxtensa.a,1024,0,0,77,0,1101,126,35,0
+libesp_ipc.a,20,0,72,332,0,424,643,241,0
+liblog.a,8,0,272,247,0,527,499,122,0
+libapp_update.a,1,0,12,194,0,207,179,125,256
+libbootloader_support.a,0,0,0,444,0,444,95,0,0
+libmain.a,0,0,0,0,0,0,228,232,0
+libxt_hal.a,0,0,0,405,0,405,0,32,0
+libpthread.a,8,0,12,0,0,20,310,0,0
+no-rtti\libgcc.a,0,0,0,0,0,0,0,160,0
+libesp_rom.a,0,0,0,24,0,24,0,0,0
+(exe),0,0,0,0,3,3,3,12,0
+libesp_pm.a,0,0,0,0,0,0,8,0,0
+libcxx.a,0,0,0,0,0,0,5,0,0
+libmbedcrypto.a,0,0,0,0,0,0,0,0,0
+libsoc.a,0,0,0,0,0,0,0,0,0
+Total sizes:,,,
+Used static IRAM,46786 bytes (239934 remain 16.3% used),,,
+.text size,45759 bytes,,,
+.vectors size,1027 bytes,,,
+Used stat D/IRAM,11772 bytes (123396 remain 8.7% used),,,
+.data size,9252 bytes,,,
+.bss  size,2520 bytes,,,
+Used Flash size ,114851 bytes,,,
+.text,87463 bytes,,,
+.rodata,27132 bytes,,,
+Total image size,170889 bytes (.bin may be padded larger),,,
+Per-file contributions to ELF file:
+Object File,DRAM .data,.rtc.data,DRAM .bss,IRAM0 .text,& 0.vectors,ram_st_total,Flash .text,& .rodata,& .appdesc
+lib_a-vfprintf.o,0,0,0,0,0,0,13707,700,0
+lib_a-svfprintf.o,0,0,0,0,0,0,13331,752,0
+lib_a-svfiprintf.o,0,0,0,0,0,0,9650,1172,0
+lib_a-vfiprintf.o,0,0,0,0,0,0,9827,700,0
+tasks.c.obj,8,0,704,6792,0,7504,0,1158,0
+esp_err_to_name.c.obj,0,0,0,0,0,0,53,7287,0
+heap_tlsf.c.obj,1796,0,0,3591,0,5387,0,0,0
+queue.c.obj,0,0,0,3038,0,3038,0,1515,0
+vfs_uart.c.obj,116,0,8,0,0,124,4051,282,0
+lib_a-dtoa.o,0,0,0,0,0,0,3592,165,0
+portasm.S.obj,3084,0,0,416,0,3500,0,0,0
+spi_flash_chip_generic.c,554,0,0,2529,0,3083,0,0,0
+intr_alloc.c.obj,8,0,22,717,0,747,1958,198,0
+lib_a-mprec.o,0,0,0,0,0,0,2340,409,0
+uart.c.obj,56,0,12,0,0,68,2091,511,0
+panic_arch.c.obj,0,0,0,0,0,0,715,1538,0
+spi_flash_hal_iram.c.obj,0,0,0,2250,0,2250,0,0,0
+vfs.c.obj,192,0,40,0,0,232,1935,111,0
+rtc_clk.c.obj,171,0,8,2059,0,2238,0,0,0
+xtensa_vectors.S.obj,32,0,0,1464,425,1921,0,48,0
+task_wdt.c.obj,53,0,12,0,0,65,1319,591,0
+spi_flash_hal_gpspi.c.ob,0,0,0,1842,0,1842,0,0,0
+rtc_init.c.obj,0,0,0,0,0,0,1703,70,0
+esp_flash_api.c.obj,20,0,0,862,0,882,89,762,0
+flash_mmap.c.obj,0,0,520,1298,0,1818,166,240,0
+port.c.obj,0,0,24,945,0,969,147,541,0
+heap_caps.c.obj,4,0,4,1003,0,1011,261,355,0
+wdt_hal_iram.c.obj,0,0,0,1493,0,1493,0,0,0
+periph_ctrl.c.obj,8,0,37,0,0,45,1377,85,0
+cpu_start.c.obj,0,0,5,732,0,737,371,334,0
+ringbuf.c.obj,0,0,0,873,0,873,0,512,0
+cache_utils.c.obj,4,0,14,685,0,703,92,570,0
+heap_caps_init.c.obj,0,0,4,0,0,4,905,430,0
+startup.c.obj,8,0,11,69,0,88,748,505,0
+locks.c.obj,8,0,168,782,0,958,122,344,0
+partition.c.obj,0,0,8,0,0,8,938,268,0
+systimer_hal.c.obj,85,0,0,1052,0,1137,0,0,0
+xtensa_intr_asm.S.obj,1024,0,0,51,0,1075,0,0,0
+panic.c.obj,12,0,5,12,0,29,875,147,0
+memspi_host_driver.c.obj,397,0,0,637,0,1034,0,0,0
+clk.c.obj,0,0,0,0,0,0,802,212,0
+esp_timer.c.obj,8,0,8,282,0,298,505,72,0
+memory_layout_utils.c.ob,0,0,0,0,0,0,575,283,0
+debug_helpers.c.obj,0,0,0,747,0,747,0,73,0
+lib_a-fseeko.o,0,0,0,0,0,0,818,0,0
+spi_flash_chip_winbond.c,136,0,0,659,0,795,0,0,0
+multi_heap.c.obj,157,0,0,601,0,758,0,0,0
+esp_ipc.c.obj,0,0,56,188,0,244,456,97,0
+lib_a-fvwrite.o,0,0,0,0,0,0,721,0,0
+panic_handler.c.obj,8,0,8,66,0,82,634,8,0
+lib_a-findfp.o,0,0,0,0,0,0,612,96,0
+rtc_time.c.obj,0,0,0,675,0,675,0,0,0
+log.c.obj,8,0,264,42,0,314,499,122,0
+time.c.obj,0,0,20,127,0,147,509,0,0
+esp_timer_impl_systimer.,24,0,12,198,0,234,286,125,0
+port_systick.c.obj,0,0,12,394,0,406,0,192,0
+esp_flash_spi_init.c.obj,68,0,4,0,0,72,243,261,0
+lib_a-fflush.o,0,0,0,0,0,0,552,0,0
+interrupt_descriptor_tab,0,0,0,0,0,0,12,512,0
+spi_flash_os_func_app.c.,52,0,0,324,0,376,44,95,0
+crosscore_int.c.obj,8,0,8,229,0,245,142,120,0
+system_internal.c.obj,0,0,0,475,0,475,0,16,0
+esp_app_desc.c.obj,1,0,8,194,0,203,31,4,256
+rtc_sleep.c.obj,0,0,0,476,0,476,0,0,0
+hello_world_main.c.obj,0,0,0,0,0,0,228,232,0
+port_common.c.obj,0,0,8,98,0,106,146,214,0
+spi_flash_hal.c.obj,0,0,0,0,0,0,351,96,0
+bootloader_flash.c.obj,0,0,0,444,0,444,0,0,0
+uart_hal.c.obj,0,0,0,0,0,0,432,0,0
+xtensa_context.S.obj,0,0,0,390,0,390,0,0,0
+lib_a-locale.o,4,0,0,0,0,4,0,374,0
+esp_ipc_isr.c.obj,4,0,16,19,0,39,187,144,0
+spi_flash_chip_gd.c.obj,123,0,0,202,0,325,0,0,0
+memory_layout.c.obj,0,0,0,0,0,0,0,315,0
+lib_a-refill.o,0,0,0,0,0,0,312,0,0
+windowspill_asm.o,0,0,0,311,0,311,0,0,0
+freertos_hooks.c.obj,8,0,128,47,0,183,247,0,0
+esp_time_impl.c.obj,0,0,12,0,0,12,281,0,0
+lib_a-ftello.o,0,0,0,0,0,0,278,0,0
+lib_a-fclose.o,0,0,0,0,0,0,270,0,0
+esp_ota_ops.c.obj,0,0,4,0,0,4,148,121,0
+lib_a-makebuf.o,0,0,0,0,0,0,263,0,0
+spi_flash_chip_mxic.c.ob,190,0,0,70,0,260,0,0,0
+soc_hal.c.obj,24,0,0,234,0,258,0,0,0
+lib_a-ctype_.o,0,0,0,0,0,0,0,257,0
+lib_a-reent.o,0,0,0,0,0,0,252,0,0
+esp_err.c.obj,108,0,0,140,0,248,0,0,0
+brownout_hal.c.obj,0,0,0,0,0,0,244,0,0
+int_wdt.c.obj,0,0,9,90,0,99,152,0,0
+system_time.c.obj,0,0,8,35,0,43,126,80,0
+esp_clk.c.obj,0,16,4,25,0,45,194,0,0
+spi_flash_chip_issi.c.ob,125,0,0,108,0,233,0,0,0
+newlib_init.c.obj,156,0,240,0,0,396,73,0,0
+lib_a-wsetup.o,0,0,0,0,0,0,223,0,0
+pthread_local_storage.c.,8,0,4,0,0,12,213,0,0
+lib_a-snprintf.o,0,0,0,0,0,0,217,0,0
+lib_a-fopen.o,0,0,0,0,0,0,216,0,0
+spi_flash_encrypt_hal_ir,0,0,0,213,0,213,0,0,0
+log_freertos.c.obj,0,0,8,205,0,213,0,0,0
+abort.c.obj,38,0,0,157,0,195,0,0,0
+lib_a-puts.o,0,0,0,0,0,0,190,0,0
+xtensa_intr.c.obj,0,0,0,26,0,26,126,35,0
+lib_a-stdio.o,0,0,0,0,0,0,182,0,0
+regi2c_ctrl.c.obj,8,0,0,171,0,179,0,0,0
+spi_flash_chip_boya.c.ob,125,0,0,52,0,177,0,0,0
+list.c.obj,0,0,0,164,0,164,0,0,0
+cpu_util.c.obj,0,0,0,137,0,137,0,20,0
+heap.c.obj,0,0,0,151,0,151,0,0,0
+highint_hdl.S.obj,0,0,0,147,0,147,0,0,0
+esp_ipc_isr_handler.S.ob,16,0,0,125,0,141,0,0,0
+lib_a-assert.o,0,0,0,0,0,0,72,60,0
+lib_a-flags.o,0,0,0,0,0,0,128,0,0
+esp_system.c.obj,0,0,20,56,0,76,70,0,0
+lib_a-fwalk.o,0,0,0,0,0,0,119,0,0
+lib_a-printf.o,0,0,0,0,0,0,112,0,0
+spi_flash_os_func_noos.c,36,0,0,72,0,108,0,0,0
+uart_hal_iram.c.obj,0,0,0,0,0,0,105,0,0
+lib_a-s_frexp.o,0,0,0,0,0,0,100,0,0
+flash_ops.c.obj,24,0,4,41,0,69,33,0,0
+pthread.c.obj,0,0,8,0,0,8,97,0,0
+lib_a-vprintf.o,0,0,0,0,0,0,94,0,0
+cache_err_int.c.obj,0,0,0,7,0,7,78,0,0
+lib_a-fiprintf.o,0,0,0,0,0,0,84,0,0
+mpu_hal.c.obj,0,0,0,0,0,0,72,0,0
+panic_handler_asm.S.obj,0,0,0,66,0,66,0,0,0
+lib_a-wctomb_r.o,0,0,0,0,0,0,65,0,0
+lib_a-mbtowc_r.o,0,0,0,0,0,0,64,0,0
+reent_init.c.obj,0,0,0,63,0,63,0,0,0
+interrupt_controller_hal,0,0,0,0,0,0,59,0,0
+flash_qio_mode.c.obj,0,0,0,0,0,0,58,0,0
+lib_a-fseek.o,0,0,0,0,0,0,49,0,0
+state_asm--restore_extra,0,0,0,47,0,47,0,0,0
+state_asm--save_extra_nw,0,0,0,47,0,47,0,0,0
+lib_a-localeconv.o,0,0,0,0,0,0,47,0,0
+xtensa_vector_defaults.S,0,0,0,46,0,46,0,0,0
+cpu_hal.c.obj,0,0,0,42,0,42,0,0,0
+_divdi3.o,0,0,0,0,0,0,0,40,0
+_moddi3.o,0,0,0,0,0,0,0,40,0
+_udivdi3.o,0,0,0,0,0,0,0,40,0
+_umoddi3.o,0,0,0,0,0,0,0,40,0
+brownout.c.obj,0,0,0,0,0,0,30,5,0
+spi_flash_chip_drivers.c,32,0,0,0,0,32,0,0,0
+interrupts--intlevel.o,0,0,0,0,0,0,0,32,0
+syscalls.c.obj,0,0,0,0,0,0,31,0,0
+chip_info.c.obj,0,0,0,0,0,0,29,0,0
+lib_a-sysgettod.o,0,0,0,0,0,0,28,0,0
+debug_helpers_asm.S.obj,0,0,0,26,0,26,0,0,0
+esp_rom_uart.c.obj,0,0,0,24,0,24,0,0,0
+bootloader_flash_config_,0,0,0,0,0,0,22,0,0
+bootloader_mem.c.obj,0,0,0,0,0,0,15,0,0
+lib_a-errno.o,0,0,0,0,0,0,13,0,0
+pthread.c.obj,0,0,0,0,0,0,12,0,0
+crtend.o,0,0,0,0,0,0,0,8,0
+pm_impl.c.obj,0,0,0,0,0,0,8,0,0
+crti.o,0,0,0,0,3,3,3,0,0
+cxx_guards.cpp.obj,0,0,0,0,0,0,5,0,0
+ubsan.c.obj,0,0,0,5,0,5,0,0,0
+crtbegin.o,0,0,0,0,0,0,0,4,0
+spi_bus_lock.c.obj,0,0,0,0,0,0,0,4,0
+FreeRTOS-openocd.c.obj,4,0,0,0,0,4,0,0,0
+crt0.o,0,0,0,0,0,0,0,0,0
+crtn.o,0,0,0,0,0,0,0,0,0
+project_elf_src_esp32s3.,0,0,0,0,0,0,0,0,0
+bootloader_common.c.obj,0,0,0,0,0,0,0,0,0
+bootloader_common_loader,0,0,0,0,0,0,0,0,0
+bootloader_efuse_esp32s3,0,0,0,0,0,0,0,0,0
+bootloader_random_esp32s,0,0,0,0,0,0,0,0,0
+bootloader_sha.c.obj,0,0,0,0,0,0,0,0,0
+bootloader_utility.c.obj,0,0,0,0,0,0,0,0,0
+esp_image_format.c.obj,0,0,0,0,0,0,0,0,0
+flash_partitions.c.obj,0,0,0,0,0,0,0,0,0
+gdma.c.obj,0,0,0,0,0,0,0,0,0
+gpio.c.obj,0,0,0,0,0,0,0,0,0
+rtc_io.c.obj,0,0,0,0,0,0,0,0,0
+rtc_module.c.obj,0,0,0,0,0,0,0,0,0
+spi_common.c.obj,0,0,0,0,0,0,0,0,0
+dport_access.c.obj,0,0,0,0,0,0,0,0,0
+esp_crypto_lock.c.obj,0,0,0,0,0,0,0,0,0
+esp_ipc_isr_routines.S.o,0,0,0,0,0,0,0,0,0
+pm_locks.c.obj,0,0,0,0,0,0,0,0,0
+gdma_hal.c.obj,0,0,0,0,0,0,0,0,0
+gpio_hal.c.obj,0,0,0,0,0,0,0,0,0
+rtc_io_hal.c.obj,0,0,0,0,0,0,0,0,0
+sha_hal.c.obj,0,0,0,0,0,0,0,0,0
+esp_crypto_shared_gdma.c,0,0,0,0,0,0,0,0,0
+esp_sha256.c.obj,0,0,0,0,0,0,0,0,0
+esp_sha_gdma_impl.c.obj,0,0,0,0,0,0,0,0,0
+sha.c.obj,0,0,0,0,0,0,0,0,0
+gdma_periph.c.obj,0,0,0,0,0,0,0,0,0
+gpio_periph.c.obj,0,0,0,0,0,0,0,0,0
+rtc_io_periph.c.obj,0,0,0,0,0,0,0,0,0
+spi_periph.c.obj,0,0,0,0,0,0,0,0,0
+uart_periph.c.obj,0,0,0,0,0,0,0,0,0
+int_asm--set_intclear.o,0,0,0,0,0,0,0,0,0
+lib_a-bzero.o,0,0,0,0,0,0,0,0,0
+lib_a-environ.o,0,0,4,0,0,4,0,0,0
+lib_a-envlock.o,0,0,0,0,0,0,0,0,0
+lib_a-fprintf.o,0,0,0,0,0,0,0,0,0
+lib_a-fputs.o,0,0,0,0,0,0,0,0,0
+lib_a-fwrite.o,0,0,0,0,0,0,0,0,0
+lib_a-getenv_r.o,0,0,0,0,0,0,0,0,0
+lib_a-gettzinfo.o,0,0,0,0,0,0,0,0,0
+lib_a-gmtime_r.o,0,0,0,0,0,0,0,0,0
+lib_a-impure.o,0,0,0,0,0,0,0,0,0
+lib_a-iswspace.o,0,0,0,0,0,0,0,0,0
+lib_a-iswspace_l.o,0,0,0,0,0,0,0,0,0
+lib_a-itoa.o,0,0,0,0,0,0,0,0,0
+lib_a-lcltime_r.o,0,0,0,0,0,0,0,0,0
+lib_a-mbrtowc.o,0,0,0,0,0,0,0,0,0
+lib_a-memchr.o,0,0,0,0,0,0,0,0,0
+lib_a-memcmp.o,0,0,0,0,0,0,0,0,0
+lib_a-memcpy.o,0,0,0,0,0,0,0,0,0
+lib_a-memmove.o,0,0,0,0,0,0,0,0,0
+lib_a-memset.o,0,0,0,0,0,0,0,0,0
+lib_a-month_lengths.o,0,0,0,0,0,0,0,0,0
+lib_a-qsort.o,0,0,0,0,0,0,0,0,0
+lib_a-sccl.o,0,0,0,0,0,0,0,0,0
+lib_a-siscanf.o,0,0,0,0,0,0,0,0,0
+lib_a-strcat.o,0,0,0,0,0,0,0,0,0
+lib_a-strcmp.o,0,0,0,0,0,0,0,0,0
+lib_a-strcpy.o,0,0,0,0,0,0,0,0,0
+lib_a-strcspn.o,0,0,0,0,0,0,0,0,0
+lib_a-strerror.o,0,0,0,0,0,0,0,0,0
+lib_a-strerror_r.o,0,0,0,0,0,0,0,0,0
+lib_a-strlcat.o,0,0,0,0,0,0,0,0,0
+lib_a-strlcpy.o,0,0,0,0,0,0,0,0,0
+lib_a-strlen.o,0,0,0,0,0,0,0,0,0
+lib_a-strncmp.o,0,0,0,0,0,0,0,0,0
+lib_a-strncpy.o,0,0,0,0,0,0,0,0,0
+lib_a-strstr.o,0,0,0,0,0,0,0,0,0
+lib_a-strtol.o,0,0,0,0,0,0,0,0,0
+lib_a-strtoll.o,0,0,0,0,0,0,0,0,0
+lib_a-strtoul.o,0,0,0,0,0,0,0,0,0
+lib_a-strtoull.o,0,0,0,0,0,0,0,0,0
+lib_a-svfiscanf.o,0,0,0,0,0,0,0,0,0
+lib_a-tzcalc_limits.o,0,0,0,0,0,0,0,0,0
+lib_a-tzlock.o,0,0,0,0,0,0,0,0,0
+lib_a-tzset.o,0,0,0,0,0,0,0,0,0
+lib_a-tzset_r.o,0,0,0,0,0,0,0,0,0
+lib_a-tzvars.o,0,0,0,0,0,0,0,0,0
+lib_a-u_strerr.o,0,0,0,0,0,0,0,0,0
+lib_a-ungetc.o,0,0,0,0,0,0,0,0,0
+lib_a-utoa.o,0,0,0,0,0,0,0,0,0
+_addsubdf3.o,0,0,0,0,0,0,0,0,0
+_bswapdi2.o,0,0,0,0,0,0,0,0,0
+_cmpdf2.o,0,0,0,0,0,0,0,0,0
+_divdf3.o,0,0,0,0,0,0,0,0,0
+_fixdfsi.o,0,0,0,0,0,0,0,0,0
+_floatsidf.o,0,0,0,0,0,0,0,0,0
+_muldf3.o,0,0,0,0,0,0,0,0,0
+Total sizes:,,,
+Used static IRAM,46786 bytes (239934 remain 16.3% used),,,
+.text size,45759 bytes,,,
+.vectors size,1027 bytes,,,
+Used stat D/IRAM,11772 bytes (123396 remain 8.7% used),,,
+.data size,9252 bytes,,,
+.bss  size,2520 bytes,,,
+Used Flash size ,114851 bytes,,,
+.text,87463 bytes,,,
+.rodata,27132 bytes,,,
+Total image size,170889 bytes (.bin may be padded larger),,,
+
+Symbols within the archive: libdriver.a (Not all symbols may be reported)
+
+Symbols from section: .dram0.bss
+ref_counts,37
+p_uart_obj,12
+Section total: 49
+
+Symbols from section: .dram0.data
+uart_context,48
+periph_spinlock,8
+uart_selectlock,8
+Section total: 64
+
+Symbols from section: .flash.appdesc
+Section total: 0
+
+Symbols from section: .flash.rodata
+periph_module_enable.str1.4,64
+uart_disable_intr_mask_and_return_prev.str1.4,54
+uart_pattern_pop_pos.str1.4,49
+uart_set_stop_bits.str1.4,46
+uart_set_word_length.str1.4,46
+uart_flush_input.str1.4,45
+__FUNCTION__$8051,39
+__FUNCTION__$8043,27
+__FUNCTION__$7806,22
+__FUNCTION__$7737,21
+__FUNCTION__$7742,21
+__func__$4997,21
+__FUNCTION__$7747,19
+__FUNCTION__$7752,19
+__FUNCTION__$7767,18
+__FUNCTION__$7772,18
+__FUNCTION__$7978,18
+__FUNCTION__$8055,17
+__FUNCTION__$7757,16
+__FUNCTION__$7762,16
+g_spi_lock_main_flash_dev,4
+Section total: 600
+
+Symbols from section: .flash.rodata_noload
+Section total: 0
+
+Symbols from section: .flash.text
+periph_module_enable,1131
+uart_flush_input,509
+uart_wait_tx_done,393
+uart_set_stop_bits,130
+uart_set_word_length,130
+periph_ll_get_rst_en_reg,125
+uart_disable_intr_mask_and_return_prev,122
+periph_ll_get_clk_en_reg,121
+uart_get_bufferedlen,108
+uart_enable_intr_mask,100
+uart_get_baudrate,88
+uart_set_parity,88
+uart_set_baudrate,84
+uart_pattern_queue_update,74
+uart_get_parity,68
+uart_get_stop_bits,68
+uart_get_word_length,64
+uart_is_driver_installed,30
+uart_set_select_notif_callback,23
+uart_get_selectlock,12
+Section total: 3468
+
+Symbols from section: .iram0.bss
+Section total: 0
+
+Symbols from section: .iram0.data
+Section total: 0
+
+Symbols from section: .iram0.text
+Section total: 0
+
+Symbols from section: .iram0.vectors
+Section total: 0
+
+Symbols from section: .noinit
+Section total: 0
+
+Symbols from section: .rtc.bss
+Section total: 0
+
+Symbols from section: .rtc.data
+Section total: 0
+
+Symbols from section: .rtc.text
+Section total: 0
+
+Symbols from section: .rtc_noinit
+Section total: 0
+
 ***
 Producing JSON file output...
 
 ***
 Producing text file output...
 
+***
+Producing csv file output...
+
 ***
 Running idf_size_tests.py...
 Total sizes:
diff --git a/tools/test_idf_size/expected_output.csv b/tools/test_idf_size/expected_output.csv
new file mode 100644
index 0000000000..a5a9c2f471
--- /dev/null
+++ b/tools/test_idf_size/expected_output.csv
@@ -0,0 +1,11 @@
+Total sizes:,,,
+Used static DRAM,17620 bytes (163116 remain 9.7% used),,,
+.data size,9324 bytes,,,
+.bss  size,8296 bytes,,,
+Used static IRAM,38932 bytes (92140 remain 29.7% used),,,
+.text size,37908 bytes,,,
+.vectors size,1024 bytes,,,
+Used Flash size ,186524 bytes,,,
+.text,146944 bytes,,,
+.rodata,39580 bytes,,,
+Total image size,234780 bytes (.bin may be padded larger),,,
diff --git a/tools/test_idf_size/expected_output.txt b/tools/test_idf_size/expected_output.txt
index e0560f0a54..97243a0f62 100644
--- a/tools/test_idf_size/expected_output.txt
+++ b/tools/test_idf_size/expected_output.txt
@@ -6,6 +6,6 @@ Used static IRAM:   38932 bytes (  92140 remain, 29.7% used)
       .text size:   37908 bytes
    .vectors size:    1024 bytes
 Used Flash size :  186524 bytes
-      .text     :  146944 bytes
-      .rodata   :   39580 bytes
+           .text:  146944 bytes
+         .rodata:   39580 bytes
 Total image size:  234780 bytes (.bin may be padded larger)
diff --git a/tools/test_idf_size/test.sh b/tools/test_idf_size/test.sh
index 0f2956f101..df9da903c2 100755
--- a/tools/test_idf_size/test.sh
+++ b/tools/test_idf_size/test.sh
@@ -7,7 +7,7 @@ memory_test () {
     && idf.py set-target $1 \
     && idf.py build \
     && echo -e "\n***\nRunning mem_test.py for $1..." &>> $IDF_PATH/tools/test_idf_size/output \
-    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --json build/hello_world.map > size_output.json \
+    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --format=json build/hello_world.map > size_output.json \
     && python $IDF_PATH/components/esptool_py/esptool/esptool.py --chip $1 image_info build/hello_world.bin > esptool_output \
     && python -m coverage run -a $IDF_PATH/tools/test_idf_size/mem_test.py size_output.json esptool_output &>> $IDF_PATH/tools/test_idf_size/output \
     && popd
@@ -15,10 +15,18 @@ memory_test () {
 
 json_test() {
     echo -e "\n***\nProducing JSON output for $1..." &>> output \
-    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --json app_$1.map | python $IDF_PATH/tools/test_idf_size/json_validate_test.py &>> output \
-    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --json --archives app_$1.map | python $IDF_PATH/tools/test_idf_size/json_validate_test.py &>> output \
-    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --json --files app_$1.map | python $IDF_PATH/tools/test_idf_size/json_validate_test.py &>> output \
-    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --json --archive_details libdriver.a app_$1.map | python $IDF_PATH/tools/test_idf_size/json_validate_test.py &>> output
+    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --format=json app_$1.map | python $IDF_PATH/tools/test_idf_size/json_validate_test.py &>> output \
+    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --format=json --archives app_$1.map | python $IDF_PATH/tools/test_idf_size/json_validate_test.py &>> output \
+    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --format=json --files app_$1.map | python $IDF_PATH/tools/test_idf_size/json_validate_test.py &>> output \
+    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --format=json --archive_details libdriver.a app_$1.map | python $IDF_PATH/tools/test_idf_size/json_validate_test.py &>> output
+}
+
+csv_test() {
+    echo -e "\n***\nProducing CSV output for $1..." &>> output \
+    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --format=csv app_$1.map &>> output \
+    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --format=csv --archives app_$1.map &>> output \
+    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --format=csv --files app_$1.map &>> output \
+    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --format=csv --archive_details libdriver.a app_$1.map &>> output
 }
 
 { python -m coverage debug sys \
@@ -128,22 +136,37 @@ json_test() {
     && echo -e "\n***\nRunning idf_size.py --archive_details for esp32s3..." &>> output \
     && python -m coverage run -a $IDF_PATH/tools/idf_size.py --target esp32s3 --archive_details libdriver.a app_esp32s3.map &>> output \
     && echo -e "\n***\nProducing JSON output..." &>> output \
-    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --json app.map | python $IDF_PATH/tools/test_idf_size/json_validate_test.py &>> output \
-    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --json --archives app.map | python $IDF_PATH/tools/test_idf_size/json_validate_test.py &>> output \
-    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --json --files app.map | python $IDF_PATH/tools/test_idf_size/json_validate_test.py &>> output \
-    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --json --archive_details libdriver.a app.map | python $IDF_PATH/tools/test_idf_size/json_validate_test.py &>> output \
-    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --json app.map --diff app2.map | python $IDF_PATH/tools/test_idf_size/json_validate_test.py &>> output \
-    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --json --archives app.map --diff app2.map | python $IDF_PATH/tools/test_idf_size/json_validate_test.py &>> output \
-    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --json --files app.map --diff app2.map | python $IDF_PATH/tools/test_idf_size/json_validate_test.py &>> output \
-    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --json --archive_details libdriver.a app.map --diff app2.map | python $IDF_PATH/tools/test_idf_size/json_validate_test.py &>> output \
+    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --format=json app.map | python $IDF_PATH/tools/test_idf_size/json_validate_test.py &>> output \
+    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --format=json --archives app.map | python $IDF_PATH/tools/test_idf_size/json_validate_test.py &>> output \
+    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --format=json --files app.map | python $IDF_PATH/tools/test_idf_size/json_validate_test.py &>> output \
+    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --format=json --archive_details libdriver.a app.map | python $IDF_PATH/tools/test_idf_size/json_validate_test.py &>> output \
+    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --format=json app.map --diff app2.map | python $IDF_PATH/tools/test_idf_size/json_validate_test.py &>> output \
+    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --format=json --archives app.map --diff app2.map | python $IDF_PATH/tools/test_idf_size/json_validate_test.py &>> output \
+    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --format=json --files app.map --diff app2.map | python $IDF_PATH/tools/test_idf_size/json_validate_test.py &>> output \
+    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --format=json --archive_details libdriver.a app.map --diff app2.map | python $IDF_PATH/tools/test_idf_size/json_validate_test.py &>> output \
     && json_test esp32s2 \
     && json_test esp32c3 \
     && json_test esp32h2 \
     && json_test esp32s3 \
+    && echo -e "\n***\nProducing CSV output..." &>> output \
+    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --format=csv app.map &>> output \
+    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --format=csv --archives app.map &>> output \
+    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --format=csv --files app.map &>> output \
+    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --format=csv --archive_details libdriver.a app.map &>> output \
+    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --format=csv app.map --diff app2.map &>> output \
+    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --format=csv --archives app.map --diff app2.map &>> output \
+    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --format=csv --files app.map --diff app2.map &>> output \
+    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --format=csv --archive_details libdriver.a app.map --diff app2.map &>> output \
+    && csv_test esp32s2 \
+    && csv_test esp32c3 \
+    && csv_test esp32h2 \
+    && csv_test esp32s3 \
     && echo -e "\n***\nProducing JSON file output..." &>> output \
-    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --json --output-file output.json app.map &>> output \
+    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --format=json --output-file output.json app.map &>> output \
     && echo -e "\n***\nProducing text file output..." &>> output \
     && python -m coverage run -a $IDF_PATH/tools/idf_size.py -o output.txt app.map &>> output \
+    && echo -e "\n***\nProducing csv file output..." &>> output \
+    && python -m coverage run -a $IDF_PATH/tools/idf_size.py --format=csv --output-file output.csv app.map &>> output \
     && echo -e "\n***\nRunning idf_size_tests.py..." &>> output \
     && python -m coverage run -a $IDF_PATH/tools/test_idf_size/test_idf_size.py &>> output \
     && echo -e "\n\nComparing expected output..." \
@@ -152,6 +175,8 @@ json_test() {
     && diff -Z output.json expected_output.json \
     && echo -e "\n\nComparing expected text output..." \
     && diff -Z output.txt expected_output.txt \
+    && echo -e "\n\nComparing expected csv output..." \
+    && diff -Z output.csv expected_output.csv \
     && python -m coverage report \
 ; } || { echo 'The test for idf_size has failed. Please examine the artifacts.' ; exit 1; }
 

From 20e668259e1f0a0744486afa8ea61f96454b7a18 Mon Sep 17 00:00:00 2001
From: Ondrej Kosta <ondrej.kosta@espressif.com>
Date: Fri, 22 Jul 2022 17:13:04 +0200
Subject: [PATCH 254/665] Ethernet examples: added new common init for Ethernet
 drivers

---
 examples/ethernet/.build-test-rules.yml       |  12 +-
 examples/ethernet/README.md                   |   2 +-
 examples/ethernet/basic/README.md             |  11 +-
 .../components/ethernet_init/CMakeLists.txt   |   3 +
 .../ethernet_init}/Kconfig.projbuild          |   9 +-
 .../components/ethernet_init/ethernet_init.c  | 289 ++++++++++++++++++
 .../components/ethernet_init/ethernet_init.h  |  29 ++
 .../ethernet/basic/main/Kconfig.projbuild     | 239 ---------------
 .../basic/main/ethernet_example_main.c        | 191 +++---------
 examples/ethernet/enc28j60/README.md          |   6 +-
 .../ethernet/enc28j60/main/Kconfig.projbuild  |   9 +-
 examples/ethernet/eth2ap/CMakeLists.txt       |   2 +
 examples/ethernet/eth2ap/README.md            |   4 +-
 .../ethernet/eth2ap/main/Kconfig.projbuild    | 181 -----------
 .../eth2ap/main/ethernet_example_main.c       |  87 +-----
 examples/ethernet/iperf/CMakeLists.txt        |   2 +-
 examples/ethernet/iperf/README.md             |   4 +-
 examples/ethernet/iperf/iperf_test.py         |   2 +-
 .../ethernet/iperf/main/Kconfig.projbuild     | 210 -------------
 examples/ethernet/iperf/main/cmd_ethernet.c   | 147 +++------
 examples/network/.build-test-rules.yml        |   6 +-
 examples/network/bridge/CMakeLists.txt        |   2 +
 .../network/bridge/main/bridge_example_main.c | 190 ++----------
 .../network/simple_sniffer/CMakeLists.txt     |   2 +
 examples/network/simple_sniffer/README.md     |  12 +-
 .../simple_sniffer/main/Kconfig.projbuild     | 184 -----------
 .../network/simple_sniffer/main/cmd_sniffer.c |   4 +-
 .../main/simple_sniffer_example_main.c        |  92 +-----
 .../network/simple_sniffer/sdkconfig.defaults |   4 +
 29 files changed, 501 insertions(+), 1434 deletions(-)
 create mode 100644 examples/ethernet/basic/components/ethernet_init/CMakeLists.txt
 rename examples/{network/bridge/main => ethernet/basic/components/ethernet_init}/Kconfig.projbuild (98%)
 create mode 100644 examples/ethernet/basic/components/ethernet_init/ethernet_init.c
 create mode 100644 examples/ethernet/basic/components/ethernet_init/ethernet_init.h
 delete mode 100644 examples/ethernet/basic/main/Kconfig.projbuild

diff --git a/examples/ethernet/.build-test-rules.yml b/examples/ethernet/.build-test-rules.yml
index 8125667558..71c591c339 100644
--- a/examples/ethernet/.build-test-rules.yml
+++ b/examples/ethernet/.build-test-rules.yml
@@ -1,17 +1,7 @@
 # Documentation: .gitlab/ci/README.md#manifest-file-to-control-the-buildtest-apps
 
-examples/ethernet:
-  disable:
-    - if: IDF_TARGET == "esp32c2"
-      temporary: true
-      reason: target esp32c2 is not supported yet
-
 examples/ethernet/iperf:
-  disable:
-    - if: IDF_TARGET == "esp32c2"
-      temporary: true
-      reason: target esp32c2 is not supported yet
   disable_test:
-    - if: IDF_TARGET in ["esp32c3", "esp32s2", "esp32s3"]
+    - if: IDF_TARGET in ["esp32c3", "esp32c2", "esp32s2", "esp32s3"]
       temporary: true
       reason: lack of runners
diff --git a/examples/ethernet/README.md b/examples/ethernet/README.md
index a36b1f255b..46aa134729 100644
--- a/examples/ethernet/README.md
+++ b/examples/ethernet/README.md
@@ -56,7 +56,7 @@ Please consult Espressif Technical reference manual along with datasheet for spe
 
 ## Common Configurations
 
-1. In the `Example Configuration` menu:
+1. In the `Example Ethernet Configuration` menu:
     * Choose the kind of Ethernet.
     * If `Internal EMAC` is selected:
         * Choose PHY device under `Ethernet PHY Device`, by default, the **ESP32-Ethernet-Kit** has an `IP101` on board.
diff --git a/examples/ethernet/basic/README.md b/examples/ethernet/basic/README.md
index b59744f434..ab7070419d 100644
--- a/examples/ethernet/basic/README.md
+++ b/examples/ethernet/basic/README.md
@@ -1,16 +1,17 @@
-| Supported Targets | ESP32 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
-| ----------------- | ----- | -------- | -------- | -------- |
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- |
 
 # Ethernet Example
 (See the README.md file in the upper level 'examples' directory for more information about examples.)
 
 ## Overview
 
-This example demonstrates basic usage of `Ethernet driver` together with `esp_netif`. The work flow of the example could be as follows:
+This example demonstrates basic usage of `Ethernet driver` together with `esp_netif`. Initialization of the `Ethernet driver` is wrapped in separate [sub-component](./components/ethernet_init/ethernet_init.c) of this project to clearly distinguish between the driver's and `esp_netif` initializations. The work flow of the example could be as follows:
 
 1. Install Ethernet driver
-2. Send DHCP requests and wait for a DHCP lease
-3. If get IP address successfully, then you will be able to ping the device
+2. Attach the driver to `esp_netif`
+3. Send DHCP requests and wait for a DHCP lease
+4. If get IP address successfully, then you will be able to ping the device
 
 If you have a new Ethernet application to go (for example, connect to IoT cloud via Ethernet), try this as a basic template, then add your own code.
 
diff --git a/examples/ethernet/basic/components/ethernet_init/CMakeLists.txt b/examples/ethernet/basic/components/ethernet_init/CMakeLists.txt
new file mode 100644
index 0000000000..382893ed87
--- /dev/null
+++ b/examples/ethernet/basic/components/ethernet_init/CMakeLists.txt
@@ -0,0 +1,3 @@
+idf_component_register(SRCS "ethernet_init.c"
+                       PRIV_REQUIRES driver esp_eth
+                       INCLUDE_DIRS ".")
diff --git a/examples/network/bridge/main/Kconfig.projbuild b/examples/ethernet/basic/components/ethernet_init/Kconfig.projbuild
similarity index 98%
rename from examples/network/bridge/main/Kconfig.projbuild
rename to examples/ethernet/basic/components/ethernet_init/Kconfig.projbuild
index 2f584ba5d3..ce79cb4e23 100644
--- a/examples/network/bridge/main/Kconfig.projbuild
+++ b/examples/ethernet/basic/components/ethernet_init/Kconfig.projbuild
@@ -1,10 +1,11 @@
-menu "Example Configuration"
+menu "Example Ethernet Configuration"
 
     orsource "$IDF_PATH/examples/common_components/env_caps/$IDF_TARGET/Kconfig.env_caps"
 
     config EXAMPLE_USE_INTERNAL_ETHERNET
-        depends on IDF_TARGET_ESP32
+        depends on SOC_EMAC_SUPPORTED
         select ETH_USE_ESP32_EMAC
+        default y
         bool "Internal EMAC"
         help
             Use internal Ethernet MAC controller.
@@ -89,7 +90,7 @@ menu "Example Configuration"
 
     config EXAMPLE_USE_SPI_ETHERNET
         bool "SPI Ethernet"
-        default y
+        default n
         select ETH_USE_SPI_ETHERNET
         help
             Use external SPI-Ethernet module(s).
@@ -192,7 +193,7 @@ menu "Example Configuration"
         config EXAMPLE_ETH_SPI_INT0_GPIO
             int "Interrupt GPIO number SPI Ethernet module #1"
             range ENV_GPIO_RANGE_MIN ENV_GPIO_IN_RANGE_MAX
-            default 4 if IDF_TARGET_ESP32 || IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32S3 || IDF_TARGET_ESP32C3
+            default 4 if IDF_TARGET_ESP32 || IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32C3 || IDF_TARGET_ESP32S3
             default 4 if IDF_TARGET_ESP32C2
             help
                 Set the GPIO number used by the first SPI Ethernet module interrupt line.
diff --git a/examples/ethernet/basic/components/ethernet_init/ethernet_init.c b/examples/ethernet/basic/components/ethernet_init/ethernet_init.c
new file mode 100644
index 0000000000..238fa1acdc
--- /dev/null
+++ b/examples/ethernet/basic/components/ethernet_init/ethernet_init.c
@@ -0,0 +1,289 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+#include "ethernet_init.h"
+#include "esp_log.h"
+#include "esp_check.h"
+#include "esp_mac.h"
+#include "driver/gpio.h"
+#include "sdkconfig.h"
+#if CONFIG_ETH_USE_SPI_ETHERNET
+#include "driver/spi_master.h"
+#endif // CONFIG_ETH_USE_SPI_ETHERNET
+
+static const char *TAG = "example_eth_init";
+
+#if CONFIG_EXAMPLE_SPI_ETHERNETS_NUM
+#define SPI_ETHERNETS_NUM           CONFIG_EXAMPLE_SPI_ETHERNETS_NUM
+#else
+#define SPI_ETHERNETS_NUM           0
+#endif
+
+#if CONFIG_EXAMPLE_USE_INTERNAL_ETHERNET
+#define INTERNAL_ETHERNETS_NUM      1
+#else
+#define INTERNAL_ETHERNETS_NUM      0
+#endif
+
+#define INIT_SPI_ETH_MODULE_CONFIG(eth_module_config, num)                                      \
+    do {                                                                                        \
+        eth_module_config[num].spi_cs_gpio = CONFIG_EXAMPLE_ETH_SPI_CS ##num## _GPIO;           \
+        eth_module_config[num].int_gpio = CONFIG_EXAMPLE_ETH_SPI_INT ##num## _GPIO;             \
+        eth_module_config[num].phy_reset_gpio = CONFIG_EXAMPLE_ETH_SPI_PHY_RST ##num## _GPIO;   \
+        eth_module_config[num].phy_addr = CONFIG_EXAMPLE_ETH_SPI_PHY_ADDR ##num;                \
+    } while(0)
+
+typedef struct {
+    uint8_t spi_cs_gpio;
+    uint8_t int_gpio;
+    int8_t phy_reset_gpio;
+    uint8_t phy_addr;
+    uint8_t *mac_addr;
+}spi_eth_module_config_t;
+
+#if CONFIG_EXAMPLE_USE_INTERNAL_ETHERNET
+/**
+ * @brief Internal ESP32 Ethernet initialization
+ *
+ * @param[out] mac_out optionally returns Ethernet MAC object
+ * @param[out] phy_out optionally returns Ethernet PHY object
+ * @return
+ *          - esp_eth_handle_t if init succeeded
+ *          - NULL if init failed
+ */
+static esp_eth_handle_t eth_init_internal(esp_eth_mac_t **mac_out, esp_eth_phy_t **phy_out)
+{
+    esp_eth_handle_t ret = NULL;
+
+    // Init common MAC and PHY configs to default
+    eth_mac_config_t mac_config = ETH_MAC_DEFAULT_CONFIG();
+    eth_phy_config_t phy_config = ETH_PHY_DEFAULT_CONFIG();
+
+    // Update PHY config based on board specific configuration
+    phy_config.phy_addr = CONFIG_EXAMPLE_ETH_PHY_ADDR;
+    phy_config.reset_gpio_num = CONFIG_EXAMPLE_ETH_PHY_RST_GPIO;
+    // Init vendor specific MAC config to default
+    eth_esp32_emac_config_t esp32_emac_config = ETH_ESP32_EMAC_DEFAULT_CONFIG();
+    // Update vendor specific MAC config based on board configuration
+    esp32_emac_config.smi_mdc_gpio_num = CONFIG_EXAMPLE_ETH_MDC_GPIO;
+    esp32_emac_config.smi_mdio_gpio_num = CONFIG_EXAMPLE_ETH_MDIO_GPIO;
+    // Create new ESP32 Ethernet MAC instance
+    esp_eth_mac_t *mac = esp_eth_mac_new_esp32(&esp32_emac_config, &mac_config);
+    // Create new PHY instance based on board configuration
+#if CONFIG_EXAMPLE_ETH_PHY_IP101
+    esp_eth_phy_t *phy = esp_eth_phy_new_ip101(&phy_config);
+#elif CONFIG_EXAMPLE_ETH_PHY_RTL8201
+    esp_eth_phy_t *phy = esp_eth_phy_new_rtl8201(&phy_config);
+#elif CONFIG_EXAMPLE_ETH_PHY_LAN87XX
+    esp_eth_phy_t *phy = esp_eth_phy_new_lan87xx(&phy_config);
+#elif CONFIG_EXAMPLE_ETH_PHY_DP83848
+    esp_eth_phy_t *phy = esp_eth_phy_new_dp83848(&phy_config);
+#elif CONFIG_EXAMPLE_ETH_PHY_KSZ80XX
+    esp_eth_phy_t *phy = esp_eth_phy_new_ksz80xx(&phy_config);
+#endif
+    // Init Ethernet driver to default and install it
+    esp_eth_handle_t eth_handle = NULL;
+    esp_eth_config_t config = ETH_DEFAULT_CONFIG(mac, phy);
+    ESP_GOTO_ON_FALSE(esp_eth_driver_install(&config, &eth_handle) == ESP_OK, NULL,
+                        err, TAG, "Ethernet driver install failed");
+
+    if (mac_out != NULL) {
+        *mac_out = mac;
+    }
+    if (phy_out != NULL) {
+        *phy_out = phy;
+    }
+    return eth_handle;
+err:
+    if (eth_handle != NULL) {
+        esp_eth_driver_uninstall(eth_handle);
+    }
+    if (mac != NULL) {
+        mac->del(mac);
+    }
+    if (phy != NULL) {
+        phy->del(phy);
+    }
+    return ret;
+}
+#endif // CONFIG_EXAMPLE_USE_INTERNAL_ETHERNET
+
+#if CONFIG_EXAMPLE_USE_SPI_ETHERNET
+/**
+ * @brief SPI bus initialization (to be used by Ethernet SPI modules)
+ *
+ * @return
+ *          - ESP_OK on success
+ */
+static esp_err_t spi_bus_init(void)
+{
+    esp_err_t ret = ESP_OK;
+
+    // Install GPIO ISR handler to be able to service SPI Eth modules interrupts
+    ret = gpio_install_isr_service(0);
+    if (ret != ESP_OK) {
+        if (ret == ESP_ERR_INVALID_STATE) {
+            ESP_LOGW(TAG, "GPIO ISR handler has been already installed");
+            ret = ESP_OK; // ISR handler has been already installed so no issues
+        } else {
+            ESP_LOGE(TAG, "GPIO ISR handler install failed");
+            goto err;
+        }
+    }
+
+    // Init SPI bus
+    spi_bus_config_t buscfg = {
+        .miso_io_num = CONFIG_EXAMPLE_ETH_SPI_MISO_GPIO,
+        .mosi_io_num = CONFIG_EXAMPLE_ETH_SPI_MOSI_GPIO,
+        .sclk_io_num = CONFIG_EXAMPLE_ETH_SPI_SCLK_GPIO,
+        .quadwp_io_num = -1,
+        .quadhd_io_num = -1,
+    };
+    ESP_GOTO_ON_ERROR(spi_bus_initialize(CONFIG_EXAMPLE_ETH_SPI_HOST, &buscfg, SPI_DMA_CH_AUTO),
+                        err, TAG, "SPI host #%d init failed", CONFIG_EXAMPLE_ETH_SPI_HOST);
+
+err:
+    return ret;
+}
+
+/**
+ * @brief Ethernet SPI modules initialization
+ *
+ * @param[in] spi_eth_module_config specific SPI Ethernet module configuration
+ * @param[out] mac_out optionally returns Ethernet MAC object
+ * @param[out] phy_out optionally returns Ethernet PHY object
+ * @return
+ *          - esp_eth_handle_t if init succeeded
+ *          - NULL if init failed
+ */
+static esp_eth_handle_t eth_init_spi(spi_eth_module_config_t *spi_eth_module_config, esp_eth_mac_t **mac_out, esp_eth_phy_t **phy_out)
+{
+    esp_eth_handle_t ret = NULL;
+
+    // Init common MAC and PHY configs to default
+    eth_mac_config_t mac_config = ETH_MAC_DEFAULT_CONFIG();
+    eth_phy_config_t phy_config = ETH_PHY_DEFAULT_CONFIG();
+
+    // Update PHY config based on board specific configuration
+    phy_config.phy_addr = spi_eth_module_config->phy_addr;
+    phy_config.reset_gpio_num = spi_eth_module_config->phy_reset_gpio;
+
+    // Configure SPI interface for specific SPI module
+    spi_device_interface_config_t spi_devcfg = {
+        .mode = 0,
+        .clock_speed_hz = CONFIG_EXAMPLE_ETH_SPI_CLOCK_MHZ * 1000 * 1000,
+        .queue_size = 20,
+        .spics_io_num = spi_eth_module_config->spi_cs_gpio
+    };
+    // Init vendor specific MAC config to default, and create new SPI Ethernet MAC instance
+    // and new PHY instance based on board configuration
+#if CONFIG_EXAMPLE_USE_KSZ8851SNL
+    eth_ksz8851snl_config_t ksz8851snl_config = ETH_KSZ8851SNL_DEFAULT_CONFIG(CONFIG_EXAMPLE_ETH_SPI_HOST, &spi_devcfg);
+    ksz8851snl_config.int_gpio_num = spi_eth_module_config->int_gpio;
+    esp_eth_mac_t *mac = esp_eth_mac_new_ksz8851snl(&ksz8851snl_config, &mac_config);
+    esp_eth_phy_t *phy = esp_eth_phy_new_ksz8851snl(&phy_config);
+#elif CONFIG_EXAMPLE_USE_DM9051
+    eth_dm9051_config_t dm9051_config = ETH_DM9051_DEFAULT_CONFIG(CONFIG_EXAMPLE_ETH_SPI_HOST, &spi_devcfg);
+    dm9051_config.int_gpio_num = spi_eth_module_config->int_gpio;
+    esp_eth_mac_t *mac = esp_eth_mac_new_dm9051(&dm9051_config, &mac_config);
+    esp_eth_phy_t *phy = esp_eth_phy_new_dm9051(&phy_config);
+#elif CONFIG_EXAMPLE_USE_W5500
+    eth_w5500_config_t w5500_config = ETH_W5500_DEFAULT_CONFIG(CONFIG_EXAMPLE_ETH_SPI_HOST, &spi_devcfg);
+    w5500_config.int_gpio_num = spi_eth_module_config->int_gpio;
+    esp_eth_mac_t *mac = esp_eth_mac_new_w5500(&w5500_config, &mac_config);
+    esp_eth_phy_t *phy = esp_eth_phy_new_w5500(&phy_config);
+#endif //CONFIG_EXAMPLE_USE_W5500
+    // Init Ethernet driver to default and install it
+    esp_eth_handle_t eth_handle = NULL;
+    esp_eth_config_t eth_config_spi = ETH_DEFAULT_CONFIG(mac, phy);
+    ESP_GOTO_ON_FALSE(esp_eth_driver_install(&eth_config_spi, &eth_handle) == ESP_OK, NULL, err, TAG, "SPI Ethernet driver install failed");
+
+    // The SPI Ethernet module might not have a burned factory MAC address, we can set it manually.
+    if (spi_eth_module_config->mac_addr != NULL) {
+        ESP_GOTO_ON_FALSE(esp_eth_ioctl(eth_handle, ETH_CMD_S_MAC_ADDR, spi_eth_module_config->mac_addr) == ESP_OK,
+                                        NULL, err, TAG, "SPI Ethernet MAC address config failed");
+    }
+
+    if (mac_out != NULL) {
+        *mac_out = mac;
+    }
+    if (phy_out != NULL) {
+        *phy_out = phy;
+    }
+    return eth_handle;
+err:
+    if (eth_handle != NULL) {
+        esp_eth_driver_uninstall(eth_handle);
+    }
+    if (mac != NULL) {
+        mac->del(mac);
+    }
+    if (phy != NULL) {
+        phy->del(phy);
+    }
+    return ret;
+}
+#endif // CONFIG_EXAMPLE_USE_SPI_ETHERNET
+
+esp_err_t example_eth_init(esp_eth_handle_t *eth_handles_out[], uint8_t *eth_cnt_out)
+{
+    esp_err_t ret = ESP_OK;
+    esp_eth_handle_t *eth_handles = NULL;
+    uint8_t eth_cnt = 0;
+
+#if CONFIG_EXAMPLE_USE_INTERNAL_ETHERNET || CONFIG_EXAMPLE_USE_SPI_ETHERNET
+    ESP_GOTO_ON_FALSE(eth_handles_out != NULL && eth_cnt_out != NULL, ESP_ERR_INVALID_ARG,
+                        err, TAG, "invalid arguments: initialized handles array or number of interfaces");
+    eth_handles = calloc(SPI_ETHERNETS_NUM + INTERNAL_ETHERNETS_NUM, sizeof(esp_eth_handle_t));
+    ESP_GOTO_ON_FALSE(eth_handles != NULL, ESP_ERR_NO_MEM, err, TAG, "no memory");
+
+#if CONFIG_EXAMPLE_USE_INTERNAL_ETHERNET
+    eth_handles[eth_cnt] = eth_init_internal(NULL, NULL);
+    ESP_GOTO_ON_FALSE(eth_handles[eth_cnt], ESP_FAIL, err, TAG, "internal Ethernet init failed");
+    eth_cnt++;
+#endif //CONFIG_EXAMPLE_USE_INTERNAL_ETHERNET
+
+#if CONFIG_EXAMPLE_USE_SPI_ETHERNET
+    ESP_GOTO_ON_ERROR(spi_bus_init(), err, TAG, "SPI bus init failed");
+    // Init specific SPI Ethernet module configuration from Kconfig (CS GPIO, Interrupt GPIO, etc.)
+    spi_eth_module_config_t spi_eth_module_config[CONFIG_EXAMPLE_SPI_ETHERNETS_NUM] = { 0 };
+    INIT_SPI_ETH_MODULE_CONFIG(spi_eth_module_config, 0);
+    // The SPI Ethernet module(s) might not have a burned factory MAC address, hence use manually configured address(es).
+    // In this example, Locally Administered MAC address derived from ESP32x base MAC address is used.
+    // Note that Locally Administered OUI range should be used only when testing on a LAN under your control!
+    uint8_t base_mac_addr[ETH_ADDR_LEN];
+    ESP_GOTO_ON_ERROR(esp_efuse_mac_get_default(base_mac_addr), err, TAG, "get EFUSE MAC failed");
+    u_int8_t local_mac_1[ETH_ADDR_LEN];
+    esp_derive_local_mac(local_mac_1, base_mac_addr);
+    spi_eth_module_config[0].mac_addr = local_mac_1;
+#if CONFIG_EXAMPLE_SPI_ETHERNETS_NUM > 1
+    INIT_SPI_ETH_MODULE_CONFIG(spi_eth_module_config, 1);
+    u_int8_t local_mac_2[ETH_ADDR_LEN];
+    base_mac_addr[ETH_ADDR_LEN - 1] += 1;
+    esp_derive_local_mac(local_mac_2, base_mac_addr);
+    spi_eth_module_config[1].mac_addr = local_mac_2;
+#endif
+#if CONFIG_EXAMPLE_SPI_ETHERNETS_NUM > 2
+#error Maximum number of supported SPI Ethernet devices is currently limited to 2 by this example.
+#endif
+    for (int i = 0; i < CONFIG_EXAMPLE_SPI_ETHERNETS_NUM; i++) {
+        eth_handles[eth_cnt] = eth_init_spi(&spi_eth_module_config[i], NULL, NULL);
+        ESP_GOTO_ON_FALSE(eth_handles[eth_cnt], ESP_FAIL, err, TAG, "SPI Ethernet init failed");
+        eth_cnt++;
+    }
+#endif // CONFIG_ETH_USE_SPI_ETHERNET
+#else
+    ESP_LOGD(TAG, "no Ethernet device selected to init");
+#endif // CONFIG_EXAMPLE_USE_INTERNAL_ETHERNET || CONFIG_EXAMPLE_USE_SPI_ETHERNET
+    *eth_handles_out = eth_handles;
+    *eth_cnt_out = eth_cnt;
+
+    return ret;
+#if CONFIG_EXAMPLE_USE_INTERNAL_ETHERNET || CONFIG_EXAMPLE_USE_SPI_ETHERNET
+err:
+    free(eth_handles);
+    return ret;
+#endif
+}
diff --git a/examples/ethernet/basic/components/ethernet_init/ethernet_init.h b/examples/ethernet/basic/components/ethernet_init/ethernet_init.h
new file mode 100644
index 0000000000..8fa5df6106
--- /dev/null
+++ b/examples/ethernet/basic/components/ethernet_init/ethernet_init.h
@@ -0,0 +1,29 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+#pragma once
+
+#include "esp_eth_driver.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/**
+ * @brief Initialize Ethernet driver based on Espressif IoT Development Framework Configuration
+ *
+ * @param[out] eth_handles_out array of initialized Ethernet driver handles
+ * @param[out] eth_cnt_out number of initialized Ethernets
+ * @return
+ *          - ESP_OK on success
+ *          - ESP_ERR_INVALID_ARG when passed invalid pointers
+ *          - ESP_ERR_NO_MEM when there is no memory to allocate for Ethernet driver handles array
+ *          - ESP_FAIL on any other failure
+ */
+esp_err_t example_eth_init(esp_eth_handle_t *eth_handles_out[], uint8_t *eth_cnt_out);
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/examples/ethernet/basic/main/Kconfig.projbuild b/examples/ethernet/basic/main/Kconfig.projbuild
deleted file mode 100644
index b0c5d1af08..0000000000
--- a/examples/ethernet/basic/main/Kconfig.projbuild
+++ /dev/null
@@ -1,239 +0,0 @@
-menu "Example Configuration"
-
-    orsource "$IDF_PATH/examples/common_components/env_caps/$IDF_TARGET/Kconfig.env_caps"
-
-    config EXAMPLE_USE_INTERNAL_ETHERNET
-        depends on IDF_TARGET_ESP32
-        select ETH_USE_ESP32_EMAC
-        bool "Internal EMAC"
-        help
-            Use internal Ethernet MAC controller.
-
-    if EXAMPLE_USE_INTERNAL_ETHERNET
-        choice EXAMPLE_ETH_PHY_MODEL
-            prompt "Ethernet PHY Device"
-            default EXAMPLE_ETH_PHY_IP101
-            help
-                Select the Ethernet PHY device to use in the example.
-
-            config EXAMPLE_ETH_PHY_IP101
-                bool "IP101"
-                help
-                    IP101 is a single port 10/100 MII/RMII/TP/Fiber Fast Ethernet Transceiver.
-                    Goto http://www.icplus.com.tw/pp-IP101G.html for more information about it.
-
-            config EXAMPLE_ETH_PHY_RTL8201
-                bool "RTL8201/SR8201"
-                help
-                    RTL8201F/SR8201F is a single port 10/100Mb Ethernet Transceiver with auto MDIX.
-                    Goto http://www.corechip-sz.com/productsview.asp?id=22 for more information about it.
-
-            config EXAMPLE_ETH_PHY_LAN87XX
-                bool "LAN87xx"
-                help
-                    Below chips are supported:
-                    LAN8710A is a small footprint MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX and
-                        flexPWR® Technology.
-                    LAN8720A is a small footprint RMII 10/100 Ethernet Transceiver with HP Auto-MDIX Support.
-                    LAN8740A/LAN8741A is a small footprint MII/RMII 10/100 Energy Efficient Ethernet Transceiver
-                        with HP Auto-MDIX and flexPWR® Technology.
-                    LAN8742A is a small footprint RMII 10/100 Ethernet Transceiver with HP Auto-MDIX and
-                        flexPWR® Technology.
-                    Goto https://www.microchip.com for more information about them.
-
-            config EXAMPLE_ETH_PHY_DP83848
-                bool "DP83848"
-                help
-                    DP83848 is a single port 10/100Mb/s Ethernet Physical Layer Transceiver.
-                    Goto http://www.ti.com/product/DP83848J for more information about it.
-
-            config EXAMPLE_ETH_PHY_KSZ80XX
-                bool "KSZ80xx"
-                help
-                    With the KSZ80xx series, Microchip offers single-chip 10BASE-T/100BASE-TX
-                    Ethernet Physical Layer Tranceivers (PHY).
-                    The following chips are supported: KSZ8001, KSZ8021, KSZ8031, KSZ8041,
-                        KSZ8051, KSZ8061, KSZ8081, KSZ8091
-                    Goto https://www.microchip.com for more information about them.
-        endchoice # EXAMPLE_ETH_PHY_MODEL
-
-        config EXAMPLE_ETH_MDC_GPIO
-            int "SMI MDC GPIO number"
-            range ENV_GPIO_RANGE_MIN ENV_GPIO_OUT_RANGE_MAX
-            default 23
-            help
-                Set the GPIO number used by SMI MDC.
-
-        config EXAMPLE_ETH_MDIO_GPIO
-            int "SMI MDIO GPIO number"
-            range ENV_GPIO_RANGE_MIN ENV_GPIO_OUT_RANGE_MAX
-            default 18
-            help
-                Set the GPIO number used by SMI MDIO.
-
-        config EXAMPLE_ETH_PHY_RST_GPIO
-            int "PHY Reset GPIO number"
-            range -1 ENV_GPIO_OUT_RANGE_MAX
-            default 5
-            help
-                Set the GPIO number used to reset PHY chip.
-                Set to -1 to disable PHY chip hardware reset.
-
-        config EXAMPLE_ETH_PHY_ADDR
-            int "PHY Address"
-            range 0 31
-            default 1
-            help
-                Set PHY address according your board schematic.
-    endif # EXAMPLE_USE_INTERNAL_ETHERNET
-
-    config EXAMPLE_USE_SPI_ETHERNET
-        bool "SPI Ethernet"
-        default y
-        select ETH_USE_SPI_ETHERNET
-        help
-            Use external SPI-Ethernet module(s).
-
-    if EXAMPLE_USE_SPI_ETHERNET
-        config EXAMPLE_SPI_ETHERNETS_NUM
-            int "Number of SPI Ethernet modules to use at a time"
-            range 1 2
-            default 1
-            help
-                Set the number of SPI Ethernet modules you want to use at a time. Multiple SPI modules can be connected
-                to one SPI interface and can be separately accessed based on state of associated Chip Select (CS).
-
-        choice EXAMPLE_ETHERNET_TYPE_SPI
-            prompt "Ethernet SPI"
-            default EXAMPLE_USE_W5500
-            help
-                Select which kind of Ethernet will be used in the example.
-
-            config EXAMPLE_USE_DM9051
-                bool "DM9051 Module"
-                select ETH_SPI_ETHERNET_DM9051
-                help
-                    Select external SPI-Ethernet module (DM9051).
-
-            config EXAMPLE_USE_KSZ8851SNL
-                bool "KSZ8851SNL Module"
-                select ETH_SPI_ETHERNET_KSZ8851SNL
-                help
-                    Select external SPI-Ethernet module (KSZ8851SNL).
-
-            config EXAMPLE_USE_W5500
-                bool "W5500 Module"
-                select ETH_SPI_ETHERNET_W5500
-                help
-                    Select external SPI-Ethernet module (W5500).
-        endchoice
-
-        config EXAMPLE_ETH_SPI_HOST
-            int "SPI Host Number"
-            range 0 2
-            default 1
-            help
-                Set the SPI host used to communicate with the SPI Ethernet Controller.
-
-        config EXAMPLE_ETH_SPI_SCLK_GPIO
-            int "SPI SCLK GPIO number"
-            range ENV_GPIO_RANGE_MIN ENV_GPIO_OUT_RANGE_MAX
-            default 14 if IDF_TARGET_ESP32
-            default 12 if IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32S3
-            default 6 if IDF_TARGET_ESP32C3
-            help
-                Set the GPIO number used by SPI SCLK.
-
-        config EXAMPLE_ETH_SPI_MOSI_GPIO
-            int "SPI MOSI GPIO number"
-            range ENV_GPIO_RANGE_MIN ENV_GPIO_OUT_RANGE_MAX
-            default 13 if IDF_TARGET_ESP32
-            default 11 if IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32S3
-            default 7 if IDF_TARGET_ESP32C3
-            help
-                Set the GPIO number used by SPI MOSI.
-
-        config EXAMPLE_ETH_SPI_MISO_GPIO
-            int "SPI MISO GPIO number"
-            range ENV_GPIO_RANGE_MIN ENV_GPIO_IN_RANGE_MAX
-            default 12 if IDF_TARGET_ESP32
-            default 13 if IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32S3
-            default 2 if IDF_TARGET_ESP32C3
-            help
-                Set the GPIO number used by SPI MISO.
-
-        config EXAMPLE_ETH_SPI_CLOCK_MHZ
-            int "SPI clock speed (MHz)"
-            range 5 80
-            default 12 if IDF_TARGET_ESP32 || IDF_TARGET_ESP32C3
-            default 36 if IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32S3
-            help
-                Set the clock speed (MHz) of SPI interface.
-
-        config EXAMPLE_ETH_SPI_CS0_GPIO
-            int "SPI CS0 GPIO number for SPI Ethernet module #1"
-            range ENV_GPIO_RANGE_MIN ENV_GPIO_OUT_RANGE_MAX
-            default 15 if IDF_TARGET_ESP32
-            default 10 if IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32C3 || IDF_TARGET_ESP32S3
-            help
-                Set the GPIO number used by SPI CS0, i.e. Chip Select associated with the first SPI Eth module).
-
-        config EXAMPLE_ETH_SPI_CS1_GPIO
-            depends on EXAMPLE_SPI_ETHERNETS_NUM > 1
-            int "SPI CS1 GPIO number for SPI Ethernet module #2"
-            range ENV_GPIO_RANGE_MIN ENV_GPIO_OUT_RANGE_MAX
-            default 32 if IDF_TARGET_ESP32
-            default 7 if IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32S3
-            default 8 if IDF_TARGET_ESP32C3
-            help
-                Set the GPIO number used by SPI CS1, i.e. Chip Select associated with the second SPI Eth module.
-
-        config EXAMPLE_ETH_SPI_INT0_GPIO
-            int "Interrupt GPIO number SPI Ethernet module #1"
-            range ENV_GPIO_RANGE_MIN ENV_GPIO_IN_RANGE_MAX
-            default 4 if IDF_TARGET_ESP32 || IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32C3 || IDF_TARGET_ESP32S3
-            help
-                Set the GPIO number used by the first SPI Ethernet module interrupt line.
-
-        config EXAMPLE_ETH_SPI_INT1_GPIO
-            depends on EXAMPLE_SPI_ETHERNETS_NUM > 1
-            int "Interrupt GPIO number SPI Ethernet module #2"
-            range ENV_GPIO_RANGE_MIN ENV_GPIO_IN_RANGE_MAX
-            default 33 if IDF_TARGET_ESP32
-            default 5 if IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32C3 || IDF_TARGET_ESP32S3
-            help
-                Set the GPIO number used by the second SPI Ethernet module interrupt line.
-
-        config EXAMPLE_ETH_SPI_PHY_RST0_GPIO
-            int "PHY Reset GPIO number of SPI Ethernet Module #1"
-            range -1 ENV_GPIO_OUT_RANGE_MAX
-            default -1
-            help
-                Set the GPIO number used to reset PHY chip on the first SPI Ethernet module.
-                Set to -1 to disable PHY chip hardware reset.
-
-        config EXAMPLE_ETH_SPI_PHY_RST1_GPIO
-            depends on EXAMPLE_SPI_ETHERNETS_NUM > 1
-            int "PHY Reset GPIO number of SPI Ethernet Module #2"
-            range -1 ENV_GPIO_OUT_RANGE_MAX
-            default -1
-            help
-                Set the GPIO number used to reset PHY chip on the second SPI Ethernet module.
-                Set to -1 to disable PHY chip hardware reset.
-
-        config EXAMPLE_ETH_SPI_PHY_ADDR0
-            int "PHY Address of SPI Ethernet Module #1"
-            range 0 31
-            default 1
-            help
-                Set the first SPI Ethernet module PHY address according your board schematic.
-
-        config EXAMPLE_ETH_SPI_PHY_ADDR1
-            depends on EXAMPLE_SPI_ETHERNETS_NUM > 1
-            int "PHY Address of SPI Ethernet Module #2"
-            range 0 31
-            default 1
-            help
-                Set the second SPI Ethernet module PHY address according your board schematic.
-    endif # EXAMPLE_USE_SPI_ETHERNET
-endmenu
diff --git a/examples/ethernet/basic/main/ethernet_example_main.c b/examples/ethernet/basic/main/ethernet_example_main.c
index 1a21b98b2e..b3033e3329 100644
--- a/examples/ethernet/basic/main/ethernet_example_main.c
+++ b/examples/ethernet/basic/main/ethernet_example_main.c
@@ -14,31 +14,11 @@
 #include "esp_eth.h"
 #include "esp_event.h"
 #include "esp_log.h"
-#include "driver/gpio.h"
+#include "ethernet_init.h"
 #include "sdkconfig.h"
-#if CONFIG_ETH_USE_SPI_ETHERNET
-#include "driver/spi_master.h"
-#endif // CONFIG_ETH_USE_SPI_ETHERNET
 
 static const char *TAG = "eth_example";
 
-#if CONFIG_EXAMPLE_USE_SPI_ETHERNET
-#define INIT_SPI_ETH_MODULE_CONFIG(eth_module_config, num)                                      \
-    do {                                                                                        \
-        eth_module_config[num].spi_cs_gpio = CONFIG_EXAMPLE_ETH_SPI_CS ##num## _GPIO;           \
-        eth_module_config[num].int_gpio = CONFIG_EXAMPLE_ETH_SPI_INT ##num## _GPIO;             \
-        eth_module_config[num].phy_reset_gpio = CONFIG_EXAMPLE_ETH_SPI_PHY_RST ##num## _GPIO;   \
-        eth_module_config[num].phy_addr = CONFIG_EXAMPLE_ETH_SPI_PHY_ADDR ##num;                \
-    } while(0)
-
-typedef struct {
-    uint8_t spi_cs_gpio;
-    uint8_t int_gpio;
-    int8_t phy_reset_gpio;
-    uint8_t phy_addr;
-}spi_eth_module_config_t;
-#endif
-
 /** Event handler for Ethernet events */
 static void eth_event_handler(void *arg, esp_event_base_t event_base,
                               int32_t event_id, void *event_data)
@@ -85,146 +65,55 @@ static void got_ip_event_handler(void *arg, esp_event_base_t event_base,
 
 void app_main(void)
 {
-    // Initialize TCP/IP network interface (should be called only once in application)
+    // Initialize Ethernet driver
+    uint8_t eth_port_cnt = 0;
+    esp_eth_handle_t *eth_handles;
+    ESP_ERROR_CHECK(example_eth_init(&eth_handles, &eth_port_cnt));
+
+    // Initialize TCP/IP network interface aka the esp-netif (should be called only once in application)
     ESP_ERROR_CHECK(esp_netif_init());
     // Create default event loop that running in background
     ESP_ERROR_CHECK(esp_event_loop_create_default());
 
-#if CONFIG_EXAMPLE_USE_INTERNAL_ETHERNET
-    // Create new default instance of esp-netif for Ethernet
-    esp_netif_config_t cfg = ESP_NETIF_DEFAULT_ETH();
-    esp_netif_t *eth_netif = esp_netif_new(&cfg);
+    // Create instance(s) of esp-netif for Ethernet(s)
+    if (eth_port_cnt == 1) {
+        // Use ESP_NETIF_DEFAULT_ETH when just one Ethernet interface is used and you don't need to modify
+        // default esp-netif configuration parameters.
+        esp_netif_config_t cfg = ESP_NETIF_DEFAULT_ETH();
+        esp_netif_t *eth_netif = esp_netif_new(&cfg);
+        // Attach Ethernet driver to TCP/IP stack
+        ESP_ERROR_CHECK(esp_netif_attach(eth_netif, esp_eth_new_netif_glue(eth_handles[0])));
+    } else {
+        // Use ESP_NETIF_INHERENT_DEFAULT_ETH when multiple Ethernet interfaces are used and so you need to modify
+        // esp-netif configuration parameters for each interface (name, priority, etc.).
+        esp_netif_inherent_config_t esp_netif_config = ESP_NETIF_INHERENT_DEFAULT_ETH();
+        esp_netif_config_t cfg_spi = {
+            .base = &esp_netif_config,
+            .stack = ESP_NETIF_NETSTACK_DEFAULT_ETH
+        };
+        char if_key_str[10];
+        char if_desc_str[10];
+        char num_str[3];
+        for (int i = 0; i < eth_port_cnt; i++) {
+            itoa(i, num_str, 10);
+            strcat(strcpy(if_key_str, "ETH_"), num_str);
+            strcat(strcpy(if_desc_str, "eth"), num_str);
+            esp_netif_config.if_key = if_key_str;
+            esp_netif_config.if_desc = if_desc_str;
+            esp_netif_config.route_prio -= i*5;
+            esp_netif_t *eth_netif = esp_netif_new(&cfg_spi);
 
-    // Init MAC and PHY configs to default
-    eth_mac_config_t mac_config = ETH_MAC_DEFAULT_CONFIG();
-    eth_phy_config_t phy_config = ETH_PHY_DEFAULT_CONFIG();
-
-    phy_config.phy_addr = CONFIG_EXAMPLE_ETH_PHY_ADDR;
-    phy_config.reset_gpio_num = CONFIG_EXAMPLE_ETH_PHY_RST_GPIO;
-    eth_esp32_emac_config_t esp32_emac_config = ETH_ESP32_EMAC_DEFAULT_CONFIG();
-    esp32_emac_config.smi_mdc_gpio_num = CONFIG_EXAMPLE_ETH_MDC_GPIO;
-    esp32_emac_config.smi_mdio_gpio_num = CONFIG_EXAMPLE_ETH_MDIO_GPIO;
-    esp_eth_mac_t *mac = esp_eth_mac_new_esp32(&esp32_emac_config, &mac_config);
-#if CONFIG_EXAMPLE_ETH_PHY_IP101
-    esp_eth_phy_t *phy = esp_eth_phy_new_ip101(&phy_config);
-#elif CONFIG_EXAMPLE_ETH_PHY_RTL8201
-    esp_eth_phy_t *phy = esp_eth_phy_new_rtl8201(&phy_config);
-#elif CONFIG_EXAMPLE_ETH_PHY_LAN87XX
-    esp_eth_phy_t *phy = esp_eth_phy_new_lan87xx(&phy_config);
-#elif CONFIG_EXAMPLE_ETH_PHY_DP83848
-    esp_eth_phy_t *phy = esp_eth_phy_new_dp83848(&phy_config);
-#elif CONFIG_EXAMPLE_ETH_PHY_KSZ80XX
-    esp_eth_phy_t *phy = esp_eth_phy_new_ksz80xx(&phy_config);
-#endif
-    esp_eth_config_t config = ETH_DEFAULT_CONFIG(mac, phy);
-    esp_eth_handle_t eth_handle = NULL;
-    ESP_ERROR_CHECK(esp_eth_driver_install(&config, &eth_handle));
-    /* attach Ethernet driver to TCP/IP stack */
-    ESP_ERROR_CHECK(esp_netif_attach(eth_netif, esp_eth_new_netif_glue(eth_handle)));
-#endif //CONFIG_EXAMPLE_USE_INTERNAL_ETHERNET
-
-#if CONFIG_EXAMPLE_USE_SPI_ETHERNET
-    // Create instance(s) of esp-netif for SPI Ethernet(s)
-    esp_netif_inherent_config_t esp_netif_config = ESP_NETIF_INHERENT_DEFAULT_ETH();
-    esp_netif_config_t cfg_spi = {
-        .base = &esp_netif_config,
-        .stack = ESP_NETIF_NETSTACK_DEFAULT_ETH
-    };
-    esp_netif_t *eth_netif_spi[CONFIG_EXAMPLE_SPI_ETHERNETS_NUM] = { NULL };
-    char if_key_str[10];
-    char if_desc_str[10];
-    char num_str[3];
-    for (int i = 0; i < CONFIG_EXAMPLE_SPI_ETHERNETS_NUM; i++) {
-        itoa(i, num_str, 10);
-        strcat(strcpy(if_key_str, "ETH_SPI_"), num_str);
-        strcat(strcpy(if_desc_str, "eth"), num_str);
-        esp_netif_config.if_key = if_key_str;
-        esp_netif_config.if_desc = if_desc_str;
-        esp_netif_config.route_prio = 30 - i;
-        eth_netif_spi[i] = esp_netif_new(&cfg_spi);
+            // Attach Ethernet driver to TCP/IP stack
+            ESP_ERROR_CHECK(esp_netif_attach(eth_netif, esp_eth_new_netif_glue(eth_handles[i])));
+        }
     }
 
-    // Init MAC and PHY configs to default
-    eth_mac_config_t mac_config_spi = ETH_MAC_DEFAULT_CONFIG();
-    eth_phy_config_t phy_config_spi = ETH_PHY_DEFAULT_CONFIG();
-
-    // Install GPIO ISR handler to be able to service SPI Eth modlues interrupts
-    gpio_install_isr_service(0);
-
-    // Init SPI bus
-    spi_bus_config_t buscfg = {
-        .miso_io_num = CONFIG_EXAMPLE_ETH_SPI_MISO_GPIO,
-        .mosi_io_num = CONFIG_EXAMPLE_ETH_SPI_MOSI_GPIO,
-        .sclk_io_num = CONFIG_EXAMPLE_ETH_SPI_SCLK_GPIO,
-        .quadwp_io_num = -1,
-        .quadhd_io_num = -1,
-    };
-    ESP_ERROR_CHECK(spi_bus_initialize(CONFIG_EXAMPLE_ETH_SPI_HOST, &buscfg, SPI_DMA_CH_AUTO));
-
-    // Init specific SPI Ethernet module configuration from Kconfig (CS GPIO, Interrupt GPIO, etc.)
-    spi_eth_module_config_t spi_eth_module_config[CONFIG_EXAMPLE_SPI_ETHERNETS_NUM];
-    INIT_SPI_ETH_MODULE_CONFIG(spi_eth_module_config, 0);
-#if CONFIG_EXAMPLE_SPI_ETHERNETS_NUM > 1
-    INIT_SPI_ETH_MODULE_CONFIG(spi_eth_module_config, 1);
-#endif
-
-    // Configure SPI interface and Ethernet driver for specific SPI module
-    esp_eth_mac_t *mac_spi[CONFIG_EXAMPLE_SPI_ETHERNETS_NUM];
-    esp_eth_phy_t *phy_spi[CONFIG_EXAMPLE_SPI_ETHERNETS_NUM];
-    esp_eth_handle_t eth_handle_spi[CONFIG_EXAMPLE_SPI_ETHERNETS_NUM] = { NULL };
-    spi_device_interface_config_t spi_devcfg = {
-        .mode = 0,
-        .clock_speed_hz = CONFIG_EXAMPLE_ETH_SPI_CLOCK_MHZ * 1000 * 1000,
-        .queue_size = 20
-    };
-    for (int i = 0; i < CONFIG_EXAMPLE_SPI_ETHERNETS_NUM; i++) {
-        // Set SPI module Chip Select GPIO
-        spi_devcfg.spics_io_num = spi_eth_module_config[i].spi_cs_gpio;
-        // Set remaining GPIO numbers and configuration used by the SPI module
-        phy_config_spi.phy_addr = spi_eth_module_config[i].phy_addr;
-        phy_config_spi.reset_gpio_num = spi_eth_module_config[i].phy_reset_gpio;
-#if CONFIG_EXAMPLE_USE_KSZ8851SNL
-        eth_ksz8851snl_config_t ksz8851snl_config = ETH_KSZ8851SNL_DEFAULT_CONFIG(CONFIG_EXAMPLE_ETH_SPI_HOST, &spi_devcfg);
-        ksz8851snl_config.int_gpio_num = spi_eth_module_config[i].int_gpio;
-        mac_spi[i] = esp_eth_mac_new_ksz8851snl(&ksz8851snl_config, &mac_config_spi);
-        phy_spi[i] = esp_eth_phy_new_ksz8851snl(&phy_config_spi);
-#elif CONFIG_EXAMPLE_USE_DM9051
-        eth_dm9051_config_t dm9051_config = ETH_DM9051_DEFAULT_CONFIG(CONFIG_EXAMPLE_ETH_SPI_HOST, &spi_devcfg);
-        dm9051_config.int_gpio_num = spi_eth_module_config[i].int_gpio;
-        mac_spi[i] = esp_eth_mac_new_dm9051(&dm9051_config, &mac_config_spi);
-        phy_spi[i] = esp_eth_phy_new_dm9051(&phy_config_spi);
-#elif CONFIG_EXAMPLE_USE_W5500
-        eth_w5500_config_t w5500_config = ETH_W5500_DEFAULT_CONFIG(CONFIG_EXAMPLE_ETH_SPI_HOST, &spi_devcfg);
-        w5500_config.int_gpio_num = spi_eth_module_config[i].int_gpio;
-        mac_spi[i] = esp_eth_mac_new_w5500(&w5500_config, &mac_config_spi);
-        phy_spi[i] = esp_eth_phy_new_w5500(&phy_config_spi);
-#endif
-        esp_eth_config_t eth_config_spi = ETH_DEFAULT_CONFIG(mac_spi[i], phy_spi[i]);
-        ESP_ERROR_CHECK(esp_eth_driver_install(&eth_config_spi, &eth_handle_spi[i]));
-
-        /* The SPI Ethernet module might not have a burned factory MAC address, we cat to set it manually.
-       02:00:00 is a Locally Administered OUI range so should not be used except when testing on a LAN under your control.
-        */
-        ESP_ERROR_CHECK(esp_eth_ioctl(eth_handle_spi[i], ETH_CMD_S_MAC_ADDR, (uint8_t[]) {
-            0x02, 0x00, 0x00, 0x12, 0x34, 0x56 + i
-        }));
-
-        // attach Ethernet driver to TCP/IP stack
-        ESP_ERROR_CHECK(esp_netif_attach(eth_netif_spi[i], esp_eth_new_netif_glue(eth_handle_spi[i])));
-    }
-#endif // CONFIG_ETH_USE_SPI_ETHERNET
-
     // Register user defined event handers
     ESP_ERROR_CHECK(esp_event_handler_register(ETH_EVENT, ESP_EVENT_ANY_ID, &eth_event_handler, NULL));
     ESP_ERROR_CHECK(esp_event_handler_register(IP_EVENT, IP_EVENT_ETH_GOT_IP, &got_ip_event_handler, NULL));
 
-    /* start Ethernet driver state machine */
-#if CONFIG_EXAMPLE_USE_INTERNAL_ETHERNET
-    ESP_ERROR_CHECK(esp_eth_start(eth_handle));
-#endif // CONFIG_EXAMPLE_USE_INTERNAL_ETHERNET
-#if CONFIG_EXAMPLE_USE_SPI_ETHERNET
-    for (int i = 0; i < CONFIG_EXAMPLE_SPI_ETHERNETS_NUM; i++) {
-        ESP_ERROR_CHECK(esp_eth_start(eth_handle_spi[i]));
+    // Start Ethernet driver state machine
+    for (int i = 0; i < eth_port_cnt; i++) {
+        ESP_ERROR_CHECK(esp_eth_start(eth_handles[i]));
     }
-#endif // CONFIG_EXAMPLE_USE_SPI_ETHERNET
 }
diff --git a/examples/ethernet/enc28j60/README.md b/examples/ethernet/enc28j60/README.md
index e1c4682220..5d57b0156b 100644
--- a/examples/ethernet/enc28j60/README.md
+++ b/examples/ethernet/enc28j60/README.md
@@ -1,5 +1,5 @@
-| Supported Targets | ESP32 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
-| ----------------- | ----- | -------- | -------- | -------- |
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- |
 
 # ENC28J60 Example
 (See the README.md file in the upper level 'examples' directory for more information about examples.)
@@ -17,7 +17,7 @@ If you have a more complicated application to go (for example, connect to some I
 ### Hardware Required
 
 To run this example, you need to prepare following hardwares:
-* [ESP32 dev board](https://www.espressif.com/en/products/devkits?id=ESP32) (e.g. ESP32-PICO, ESP32 DevKitC, etc)
+* [ESP32 dev board](https://www.espressif.com/en/products/devkits) (e.g. ESP32-PICO, ESP32 DevKitC, etc)
 * ENC28J60 Ethernet module (the latest revision should be 6)
 * **!! IMPORTANT !!** Proper input power source since ENC28J60 is quite power consuming device (it consumes more than 200 mA in peaks when transmitting). If improper power source is used, input voltage may drop and ENC28J60 may either provide nonsense response to host controller via SPI (fail to read registers properly) or it may enter to some strange state in the worst case. There are several options how to resolve it:
   * Power ESP32 dev board from `USB 3.0`, if the dev board is used as source of power to the ENC28J60 module.
diff --git a/examples/ethernet/enc28j60/main/Kconfig.projbuild b/examples/ethernet/enc28j60/main/Kconfig.projbuild
index 37bc799661..60001d4ed1 100644
--- a/examples/ethernet/enc28j60/main/Kconfig.projbuild
+++ b/examples/ethernet/enc28j60/main/Kconfig.projbuild
@@ -14,7 +14,7 @@ menu "Example Configuration"
         range ENV_GPIO_RANGE_MIN ENV_GPIO_OUT_RANGE_MAX
         default 14 if IDF_TARGET_ESP32
         default 12 if IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32S3
-        default 6 if IDF_TARGET_ESP32C3
+        default 6 if IDF_TARGET_ESP32C3 || IDF_TARGET_ESP32C2
         help
             Set the GPIO number used by SPI SCLK.
 
@@ -23,7 +23,7 @@ menu "Example Configuration"
         range ENV_GPIO_RANGE_MIN ENV_GPIO_OUT_RANGE_MAX
         default 13 if IDF_TARGET_ESP32
         default 11 if IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32S3
-        default 7 if IDF_TARGET_ESP32C3
+        default 7 if IDF_TARGET_ESP32C3 || IDF_TARGET_ESP32C2
         help
             Set the GPIO number used by SPI MOSI.
 
@@ -32,7 +32,7 @@ menu "Example Configuration"
         range ENV_GPIO_RANGE_MIN ENV_GPIO_IN_RANGE_MAX
         default 12 if IDF_TARGET_ESP32
         default 13 if IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32S3
-        default 2 if IDF_TARGET_ESP32C3
+        default 2 if IDF_TARGET_ESP32C3 || IDF_TARGET_ESP32C2
         help
             Set the GPIO number used by SPI MISO.
 
@@ -40,7 +40,7 @@ menu "Example Configuration"
         int "SPI CS GPIO number"
         range ENV_GPIO_RANGE_MIN ENV_GPIO_OUT_RANGE_MAX
         default 15 if IDF_TARGET_ESP32
-        default 10 if IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32C3 || IDF_TARGET_ESP32S3
+        default 10 if IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32C3 || IDF_TARGET_ESP32S3 || IDF_TARGET_ESP32C2
         help
             Set the GPIO number used by SPI CS.
 
@@ -55,6 +55,7 @@ menu "Example Configuration"
         int "Interrupt GPIO number"
         range ENV_GPIO_RANGE_MIN ENV_GPIO_IN_RANGE_MAX
         default 4 if IDF_TARGET_ESP32 || IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32C3 || IDF_TARGET_ESP32S3
+        default 4 if IDF_TARGET_ESP32C2
         help
             Set the GPIO number used by ENC28J60 interrupt.
 
diff --git a/examples/ethernet/eth2ap/CMakeLists.txt b/examples/ethernet/eth2ap/CMakeLists.txt
index ec2b0f57d9..daf2d1f318 100644
--- a/examples/ethernet/eth2ap/CMakeLists.txt
+++ b/examples/ethernet/eth2ap/CMakeLists.txt
@@ -1,4 +1,6 @@
 cmake_minimum_required(VERSION 3.16)
 
+set(EXTRA_COMPONENT_DIRS $ENV{IDF_PATH}/examples/ethernet/basic/components/ethernet_init)
+
 include($ENV{IDF_PATH}/tools/cmake/project.cmake)
 project(eth2ap)
diff --git a/examples/ethernet/eth2ap/README.md b/examples/ethernet/eth2ap/README.md
index 36a87603c4..f6e53ff3f5 100644
--- a/examples/ethernet/eth2ap/README.md
+++ b/examples/ethernet/eth2ap/README.md
@@ -1,5 +1,5 @@
-| Supported Targets | ESP32 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
-| ----------------- | ----- | -------- | -------- | -------- |
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- |
 
 # eth2ap Example
 (See the README.md file in the upper level 'examples' directory for more information about examples. To try a more complex application about Ethernet to WiFi data forwarding, please go to [iot-solution](https://github.com/espressif/esp-iot-solution/tree/release/v1.0/examples/eth2wifi).)
diff --git a/examples/ethernet/eth2ap/main/Kconfig.projbuild b/examples/ethernet/eth2ap/main/Kconfig.projbuild
index 56c4779e24..885ccf6dbb 100644
--- a/examples/ethernet/eth2ap/main/Kconfig.projbuild
+++ b/examples/ethernet/eth2ap/main/Kconfig.projbuild
@@ -1,186 +1,5 @@
 menu "Example Configuration"
 
-    orsource "$IDF_PATH/examples/common_components/env_caps/$IDF_TARGET/Kconfig.env_caps"
-
-    config EXAMPLE_USE_SPI_ETHERNET
-        bool
-
-    choice EXAMPLE_ETHERNET_TYPE
-        prompt "Ethernet Type"
-        default EXAMPLE_USE_INTERNAL_ETHERNET if IDF_TARGET_ESP32
-        default EXAMPLE_USE_W5500
-        help
-            Select which kind of Ethernet will be used in the example.
-
-        config EXAMPLE_USE_INTERNAL_ETHERNET
-            depends on IDF_TARGET_ESP32
-            select ETH_USE_ESP32_EMAC
-            bool "Internal EMAC"
-            help
-                Select internal Ethernet MAC controller.
-
-        config EXAMPLE_USE_DM9051
-            bool "DM9051 Module"
-            select EXAMPLE_USE_SPI_ETHERNET
-            select ETH_USE_SPI_ETHERNET
-            select ETH_SPI_ETHERNET_DM9051
-            help
-                Select external SPI-Ethernet module (DM9051).
-
-        config EXAMPLE_USE_W5500
-            bool "W5500 Module"
-            select EXAMPLE_USE_SPI_ETHERNET
-            select ETH_USE_SPI_ETHERNET
-            select ETH_SPI_ETHERNET_W5500
-            help
-                Select external SPI-Ethernet module (W5500).
-
-        config EXAMPLE_USE_KSZ8851SNL
-            bool "KSZ8851SNL Module"
-            select EXAMPLE_USE_SPI_ETHERNET
-            select ETH_USE_SPI_ETHERNET
-            select ETH_SPI_ETHERNET_KSZ8851SNL
-            help
-                Select external SPI-Ethernet module (KSZ8851SNL).
-    endchoice # EXAMPLE_ETHERNET_TYPE
-
-    if EXAMPLE_USE_INTERNAL_ETHERNET
-        choice EXAMPLE_ETH_PHY_MODEL
-            prompt "Ethernet PHY Device"
-            default EXAMPLE_ETH_PHY_IP101
-            help
-                Select the Ethernet PHY device to use in the example.
-
-            config EXAMPLE_ETH_PHY_IP101
-                bool "IP101"
-                help
-                    IP101 is a single port 10/100 MII/RMII/TP/Fiber Fast Ethernet Transceiver.
-                    Goto http://www.icplus.com.tw/pp-IP101G.html for more information about it.
-
-            config EXAMPLE_ETH_PHY_RTL8201
-                bool "RTL8201/SR8201"
-                help
-                    RTL8201F/SR8201F is a single port 10/100Mb Ethernet Transceiver with auto MDIX.
-                    Goto http://www.corechip-sz.com/productsview.asp?id=22 for more information about it.
-
-            config EXAMPLE_ETH_PHY_LAN87XX
-                bool "LAN87xx"
-                help
-                    Below chips are supported:
-                    LAN8710A is a small footprint MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX and
-                        flexPWR® Technology.
-                    LAN8720A is a small footprint RMII 10/100 Ethernet Transceiver with HP Auto-MDIX Support.
-                    LAN8740A/LAN8741A is a small footprint MII/RMII 10/100 Energy Efficient Ethernet Transceiver
-                        with HP Auto-MDIX and flexPWR® Technology.
-                    LAN8742A is a small footprint RMII 10/100 Ethernet Transceiver with HP Auto-MDIX and
-                        flexPWR® Technology.
-                    Goto https://www.microchip.com for more information about them.
-
-            config EXAMPLE_ETH_PHY_DP83848
-                bool "DP83848"
-                help
-                    DP83848 is a single port 10/100Mb/s Ethernet Physical Layer Transceiver.
-                    Goto http://www.ti.com/product/DP83848J for more information about it.
-
-            config EXAMPLE_ETH_PHY_KSZ80XX
-                bool "KSZ80xx"
-                help
-                    With the KSZ80xx series, Microchip offers single-chip 10BASE-T/100BASE-TX
-                    Ethernet Physical Layer Tranceivers (PHY).
-                    The following chips are supported: KSZ8001, KSZ8021, KSZ8031, KSZ8041,
-                        KSZ8051, KSZ8061, KSZ8081, KSZ8091
-                    Goto https://www.microchip.com for more information about them.
-        endchoice # EXAMPLE_ETH_PHY_MODEL
-
-        config EXAMPLE_ETH_MDC_GPIO
-            int "SMI MDC GPIO number"
-            range ENV_GPIO_RANGE_MIN ENV_GPIO_OUT_RANGE_MAX
-            default 23
-            help
-                Set the GPIO number used by SMI MDC.
-
-        config EXAMPLE_ETH_MDIO_GPIO
-            int "SMI MDIO GPIO number"
-            range ENV_GPIO_RANGE_MIN ENV_GPIO_OUT_RANGE_MAX
-            default 18
-            help
-                Set the GPIO number used by SMI MDIO.
-    endif # EXAMPLE_USE_INTERNAL_ETHERNET
-
-    if EXAMPLE_USE_SPI_ETHERNET
-        config EXAMPLE_ETH_SPI_HOST
-            int "SPI Host Number"
-            range 0 2
-            default 1
-            help
-                Set the SPI host used to communicate with the SPI Ethernet Controller.
-
-        config EXAMPLE_ETH_SPI_SCLK_GPIO
-            int "SPI SCLK GPIO number"
-            range ENV_GPIO_RANGE_MIN ENV_GPIO_OUT_RANGE_MAX
-            default 14 if IDF_TARGET_ESP32
-            default 12 if IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32S3
-            default 6 if IDF_TARGET_ESP32C3
-            help
-                Set the GPIO number used by SPI SCLK.
-
-        config EXAMPLE_ETH_SPI_MOSI_GPIO
-            int "SPI MOSI GPIO number"
-            range ENV_GPIO_RANGE_MIN ENV_GPIO_OUT_RANGE_MAX
-            default 13 if IDF_TARGET_ESP32
-            default 11 if IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32S3
-            default 7 if IDF_TARGET_ESP32C3
-            help
-                Set the GPIO number used by SPI MOSI.
-
-        config EXAMPLE_ETH_SPI_MISO_GPIO
-            int "SPI MISO GPIO number"
-            range ENV_GPIO_RANGE_MIN ENV_GPIO_IN_RANGE_MAX
-            default 12 if IDF_TARGET_ESP32
-            default 13 if IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32S3
-            default 2 if IDF_TARGET_ESP32C3
-            help
-                Set the GPIO number used by SPI MISO.
-
-        config EXAMPLE_ETH_SPI_CS_GPIO
-            int "SPI CS GPIO number"
-            range ENV_GPIO_RANGE_MIN ENV_GPIO_OUT_RANGE_MAX
-            default 15 if IDF_TARGET_ESP32
-            default 10 if IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32C3 || IDF_TARGET_ESP32S3
-            help
-                Set the GPIO number used by SPI CS.
-
-        config EXAMPLE_ETH_SPI_CLOCK_MHZ
-            int "SPI clock speed (MHz)"
-            range 5 80
-            default 12 if IDF_TARGET_ESP32 || IDF_TARGET_ESP32C3
-            default 36 if IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32S3
-            help
-                Set the clock speed (MHz) of SPI interface.
-
-        config EXAMPLE_ETH_SPI_INT_GPIO
-            int "Interrupt GPIO number"
-            range ENV_GPIO_RANGE_MIN ENV_GPIO_IN_RANGE_MAX
-            default 4 if IDF_TARGET_ESP32 || IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32C3 || IDF_TARGET_ESP32S3
-            help
-                Set the GPIO number used by the SPI Ethernet module interrupt line.
-    endif # EXAMPLE_USE_SPI_ETHERNET
-
-    config EXAMPLE_ETH_PHY_RST_GPIO
-        int "PHY Reset GPIO number"
-        range -1 ENV_GPIO_OUT_RANGE_MAX
-        default 5
-        help
-            Set the GPIO number used to reset PHY chip.
-            Set to -1 to disable PHY chip hardware reset.
-
-    config EXAMPLE_ETH_PHY_ADDR
-        int "PHY Address"
-        range 0 31
-        default 1
-        help
-            Set PHY address according your board schematic.
-
     config EXAMPLE_WIFI_SSID
         string "Wi-Fi SSID"
         default "eth2ap"
diff --git a/examples/ethernet/eth2ap/main/ethernet_example_main.c b/examples/ethernet/eth2ap/main/ethernet_example_main.c
index b98e49c18b..afccd20451 100644
--- a/examples/ethernet/eth2ap/main/ethernet_example_main.c
+++ b/examples/ethernet/eth2ap/main/ethernet_example_main.c
@@ -18,12 +18,9 @@
 #include "esp_wifi.h"
 #include "nvs_flash.h"
 #include "esp_private/wifi.h"
-#include "driver/gpio.h"
-#if CONFIG_ETH_USE_SPI_ETHERNET
-#include "driver/spi_master.h"
-#endif
+#include "ethernet_init.h"
 
-static const char *TAG = "eth_example";
+static const char *TAG = "eth2ap_example";
 static esp_eth_handle_t s_eth_handle = NULL;
 static QueueHandle_t flow_control_queue = NULL;
 static bool s_sta_is_connected = false;
@@ -152,75 +149,19 @@ static void wifi_event_handler(void *arg, esp_event_base_t event_base,
 
 static void initialize_ethernet(void)
 {
-    ESP_ERROR_CHECK(esp_event_handler_register(ETH_EVENT, ESP_EVENT_ANY_ID, eth_event_handler, NULL));
-    eth_mac_config_t mac_config = ETH_MAC_DEFAULT_CONFIG();
-    eth_phy_config_t phy_config = ETH_PHY_DEFAULT_CONFIG();
-    phy_config.phy_addr = CONFIG_EXAMPLE_ETH_PHY_ADDR;
-    phy_config.reset_gpio_num = CONFIG_EXAMPLE_ETH_PHY_RST_GPIO;
-#if CONFIG_EXAMPLE_USE_INTERNAL_ETHERNET
-    eth_esp32_emac_config_t esp32_emac_config = ETH_ESP32_EMAC_DEFAULT_CONFIG();
-    esp32_emac_config.smi_mdc_gpio_num = CONFIG_EXAMPLE_ETH_MDC_GPIO;
-    esp32_emac_config.smi_mdio_gpio_num = CONFIG_EXAMPLE_ETH_MDIO_GPIO;
-    esp_eth_mac_t *mac = esp_eth_mac_new_esp32(&esp32_emac_config, &mac_config);
-#if CONFIG_EXAMPLE_ETH_PHY_IP101
-    esp_eth_phy_t *phy = esp_eth_phy_new_ip101(&phy_config);
-#elif CONFIG_EXAMPLE_ETH_PHY_RTL8201
-    esp_eth_phy_t *phy = esp_eth_phy_new_rtl8201(&phy_config);
-#elif CONFIG_EXAMPLE_ETH_PHY_LAN87XX
-    esp_eth_phy_t *phy = esp_eth_phy_new_lan87xx(&phy_config);
-#elif CONFIG_EXAMPLE_ETH_PHY_DP83848
-    esp_eth_phy_t *phy = esp_eth_phy_new_dp83848(&phy_config);
-#elif CONFIG_EXAMPLE_ETH_PHY_KSZ80XX
-    esp_eth_phy_t *phy = esp_eth_phy_new_ksz80xx(&phy_config);
-#endif
-#elif CONFIG_ETH_USE_SPI_ETHERNET
-    gpio_install_isr_service(0);
-    spi_bus_config_t buscfg = {
-        .miso_io_num = CONFIG_EXAMPLE_ETH_SPI_MISO_GPIO,
-        .mosi_io_num = CONFIG_EXAMPLE_ETH_SPI_MOSI_GPIO,
-        .sclk_io_num = CONFIG_EXAMPLE_ETH_SPI_SCLK_GPIO,
-        .quadwp_io_num = -1,
-        .quadhd_io_num = -1,
-    };
-    ESP_ERROR_CHECK(spi_bus_initialize(CONFIG_EXAMPLE_ETH_SPI_HOST, &buscfg, SPI_DMA_CH_AUTO));
-
-    spi_device_interface_config_t spi_devcfg = {
-        .mode = 0,
-        .clock_speed_hz = CONFIG_EXAMPLE_ETH_SPI_CLOCK_MHZ * 1000 * 1000,
-        .spics_io_num = CONFIG_EXAMPLE_ETH_SPI_CS_GPIO,
-        .queue_size = 20
-    };
-#if CONFIG_EXAMPLE_USE_KSZ8851SNL
-    eth_ksz8851snl_config_t ksz8851snl_config = ETH_KSZ8851SNL_DEFAULT_CONFIG(CONFIG_EXAMPLE_ETH_SPI_HOST, &spi_devcfg);
-    ksz8851snl_config.int_gpio_num = CONFIG_EXAMPLE_ETH_SPI_INT_GPIO;
-    esp_eth_mac_t *mac = esp_eth_mac_new_ksz8851snl(&ksz8851snl_config, &mac_config);
-    esp_eth_phy_t *phy = esp_eth_phy_new_ksz8851snl(&phy_config);
-#elif CONFIG_EXAMPLE_USE_DM9051
-    eth_dm9051_config_t dm9051_config = ETH_DM9051_DEFAULT_CONFIG(CONFIG_EXAMPLE_ETH_SPI_HOST, &spi_devcfg);
-    dm9051_config.int_gpio_num = CONFIG_EXAMPLE_ETH_SPI_INT_GPIO;
-    esp_eth_mac_t *mac = esp_eth_mac_new_dm9051(&dm9051_config, &mac_config);
-    esp_eth_phy_t *phy = esp_eth_phy_new_dm9051(&phy_config);
-#elif CONFIG_EXAMPLE_USE_W5500
-    eth_w5500_config_t w5500_config = ETH_W5500_DEFAULT_CONFIG(CONFIG_EXAMPLE_ETH_SPI_HOST, &spi_devcfg);
-    w5500_config.int_gpio_num = CONFIG_EXAMPLE_ETH_SPI_INT_GPIO;
-    esp_eth_mac_t *mac = esp_eth_mac_new_w5500(&w5500_config, &mac_config);
-    esp_eth_phy_t *phy = esp_eth_phy_new_w5500(&phy_config);
-#endif
-#endif // CONFIG_ETH_USE_SPI_ETHERNET
-    esp_eth_config_t config = ETH_DEFAULT_CONFIG(mac, phy);
-    config.stack_input = pkt_eth2wifi;
-    ESP_ERROR_CHECK(esp_eth_driver_install(&config, &s_eth_handle));
-#if !CONFIG_EXAMPLE_USE_INTERNAL_ETHERNET
-    /* The SPI Ethernet module might doesn't have a burned factory MAC address, we cat to set it manually.
-       02:00:00 is a Locally Administered OUI range so should not be used except when testing on a LAN under your control.
-    */
-    ESP_ERROR_CHECK(esp_eth_ioctl(s_eth_handle, ETH_CMD_S_MAC_ADDR, (uint8_t[]) {
-        0x02, 0x00, 0x00, 0x12, 0x34, 0x56
-    }));
-#endif
+    uint8_t eth_port_cnt = 0;
+    esp_eth_handle_t *eth_handles;
+    ESP_ERROR_CHECK(example_eth_init(&eth_handles, &eth_port_cnt));
+    if (eth_port_cnt > 1) {
+        ESP_LOGW(TAG, "multiple Ethernet devices detected, the first initialized is to be used!");
+    }
+    s_eth_handle = eth_handles[0];
+    free(eth_handles);
+    ESP_ERROR_CHECK(esp_eth_update_input_path(s_eth_handle, pkt_eth2wifi, NULL));
     bool eth_promiscuous = true;
-    esp_eth_ioctl(s_eth_handle, ETH_CMD_S_PROMISCUOUS, &eth_promiscuous);
-    esp_eth_start(s_eth_handle);
+    ESP_ERROR_CHECK(esp_eth_ioctl(s_eth_handle, ETH_CMD_S_PROMISCUOUS, &eth_promiscuous));
+    ESP_ERROR_CHECK(esp_event_handler_register(ETH_EVENT, ESP_EVENT_ANY_ID, eth_event_handler, NULL));
+    ESP_ERROR_CHECK(esp_eth_start(s_eth_handle));
 }
 
 static void initialize_wifi(void)
diff --git a/examples/ethernet/iperf/CMakeLists.txt b/examples/ethernet/iperf/CMakeLists.txt
index b1e914439a..ff4d488339 100644
--- a/examples/ethernet/iperf/CMakeLists.txt
+++ b/examples/ethernet/iperf/CMakeLists.txt
@@ -4,7 +4,7 @@ cmake_minimum_required(VERSION 3.16)
 
 set(EXTRA_COMPONENT_DIRS $ENV{IDF_PATH}/examples/system/console/advanced/components
                          $ENV{IDF_PATH}/examples/common_components/iperf
-                         $ENV{IDF_PATH}/examples/ethernet/enc28j60/components/eth_enc28j60)
+                         $ENV{IDF_PATH}/examples/ethernet/basic/components/ethernet_init)
 
 include($ENV{IDF_PATH}/tools/cmake/project.cmake)
 project(ethernet_iperf)
diff --git a/examples/ethernet/iperf/README.md b/examples/ethernet/iperf/README.md
index e211bf4d36..573e751551 100644
--- a/examples/ethernet/iperf/README.md
+++ b/examples/ethernet/iperf/README.md
@@ -1,5 +1,5 @@
-| Supported Targets | ESP32 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
-| ----------------- | ----- | -------- | -------- | -------- |
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- |
 
 # Ethernet iperf Example
 
diff --git a/examples/ethernet/iperf/iperf_test.py b/examples/ethernet/iperf/iperf_test.py
index 9fe3f9f2be..36d43ff5f4 100644
--- a/examples/ethernet/iperf/iperf_test.py
+++ b/examples/ethernet/iperf/iperf_test.py
@@ -26,7 +26,7 @@ except ImportError:
     # Only used for type annotations
     pass
 
-NO_BANDWIDTH_LIMIT = -1  # iperf send bandwith is not limited
+NO_BANDWIDTH_LIMIT = -1  # iperf send bandwidth is not limited
 
 
 class IperfTestUtilityEth(IperfUtility.IperfTestUtility):
diff --git a/examples/ethernet/iperf/main/Kconfig.projbuild b/examples/ethernet/iperf/main/Kconfig.projbuild
index 10c453b32b..83d85cef65 100644
--- a/examples/ethernet/iperf/main/Kconfig.projbuild
+++ b/examples/ethernet/iperf/main/Kconfig.projbuild
@@ -1,7 +1,5 @@
 menu "Example Configuration"
 
-    orsource "$IDF_PATH/examples/common_components/env_caps/$IDF_TARGET/Kconfig.env_caps"
-
     config EXAMPLE_STORE_HISTORY
         bool "Store command history in flash"
         default y
@@ -9,212 +7,4 @@ menu "Example Configuration"
             Linenoise line editing library provides functions to save and load
             command history. If this option is enabled, initalizes a FAT filesystem
             and uses it to store command history.
-
-    config EXAMPLE_USE_SPI_ETHERNET
-        bool
-
-    choice EXAMPLE_ETHERNET_TYPE
-        prompt "Ethernet Type"
-        default EXAMPLE_USE_INTERNAL_ETHERNET if IDF_TARGET_ESP32
-        default EXAMPLE_USE_W5500
-        help
-            Select which kind of Ethernet will be used in the example.
-
-        config EXAMPLE_USE_INTERNAL_ETHERNET
-            depends on IDF_TARGET_ESP32
-            select ETH_USE_ESP32_EMAC
-            bool "Internal EMAC"
-            help
-                Select internal Ethernet MAC controller.
-
-        config EXAMPLE_USE_DM9051
-            bool "DM9051 Module"
-            select EXAMPLE_USE_SPI_ETHERNET
-            select ETH_USE_SPI_ETHERNET
-            select ETH_SPI_ETHERNET_DM9051
-            help
-                Select external SPI-Ethernet module (DM9051).
-
-        config EXAMPLE_USE_W5500
-            bool "W5500 Module"
-            select EXAMPLE_USE_SPI_ETHERNET
-            select ETH_USE_SPI_ETHERNET
-            select ETH_SPI_ETHERNET_W5500
-            help
-                Select external SPI-Ethernet module (W5500).
-
-        config EXAMPLE_USE_KSZ8851SNL
-            bool "KSZ8851SNL Module"
-            select EXAMPLE_USE_SPI_ETHERNET
-            select ETH_USE_SPI_ETHERNET
-            select ETH_SPI_ETHERNET_KSZ8851SNL
-            help
-                Select external SPI-Ethernet module (KSZ8851SNL).
-
-        config EXAMPLE_USE_ENC28J60
-            bool "ENC28J60 Module"
-            select EXAMPLE_USE_SPI_ETHERNET
-            select ETH_USE_SPI_ETHERNET
-            select ETH_SPI_ETHERNET_ENC28J60
-            help
-                Select external SPI-Ethernet module (ENC28J60).
-    endchoice # EXAMPLE_ETHERNET_TYPE
-
-    if EXAMPLE_USE_INTERNAL_ETHERNET
-        choice EXAMPLE_ETH_PHY_MODEL
-            prompt "Ethernet PHY Device"
-            default EXAMPLE_ETH_PHY_IP101
-            help
-                Select the Ethernet PHY device to use in the example.
-
-            config EXAMPLE_ETH_PHY_IP101
-                bool "IP101"
-                help
-                    IP101 is a single port 10/100 MII/RMII/TP/Fiber Fast Ethernet Transceiver.
-                    Goto http://www.icplus.com.tw/pp-IP101G.html for more information about it.
-
-            config EXAMPLE_ETH_PHY_RTL8201
-                bool "RTL8201/SR8201"
-                help
-                    RTL8201F/SR8201F is a single port 10/100Mb Ethernet Transceiver with auto MDIX.
-                    Goto http://www.corechip-sz.com/productsview.asp?id=22 for more information about it.
-
-            config EXAMPLE_ETH_PHY_LAN87XX
-                bool "LAN87xx"
-                help
-                    Below chips are supported:
-                    LAN8710A is a small footprint MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX and
-                        flexPWR® Technology.
-                    LAN8720A is a small footprint RMII 10/100 Ethernet Transceiver with HP Auto-MDIX Support.
-                    LAN8740A/LAN8741A is a small footprint MII/RMII 10/100 Energy Efficient Ethernet Transceiver
-                        with HP Auto-MDIX and flexPWR® Technology.
-                    LAN8742A is a small footprint RMII 10/100 Ethernet Transceiver with HP Auto-MDIX and
-                        flexPWR® Technology.
-                    Goto https://www.microchip.com for more information about them.
-
-            config EXAMPLE_ETH_PHY_DP83848
-                bool "DP83848"
-                help
-                    DP83848 is a single port 10/100Mb/s Ethernet Physical Layer Transceiver.
-                    Goto http://www.ti.com/product/DP83848J for more information about it.
-
-            config EXAMPLE_ETH_PHY_KSZ80XX
-                bool "KSZ80xx"
-                help
-                    With the KSZ80xx series, Microchip offers single-chip 10BASE-T/100BASE-TX
-                    Ethernet Physical Layer Tranceivers (PHY).
-                    The following chips are supported: KSZ8001, KSZ8021, KSZ8031, KSZ8041,
-                        KSZ8051, KSZ8061, KSZ8081, KSZ8091
-                    Goto https://www.microchip.com for more information about them.
-        endchoice # EXAMPLE_ETH_PHY_MODEL
-
-        config EXAMPLE_ETH_MDC_GPIO
-            int "SMI MDC GPIO number"
-            range ENV_GPIO_RANGE_MIN ENV_GPIO_OUT_RANGE_MAX
-            default 23
-            help
-                Set the GPIO number used by SMI MDC.
-
-        config EXAMPLE_ETH_MDIO_GPIO
-            int "SMI MDIO GPIO number"
-            range ENV_GPIO_RANGE_MIN ENV_GPIO_OUT_RANGE_MAX
-            default 18
-            help
-                Set the GPIO number used by SMI MDIO.
-    endif # EXAMPLE_USE_INTERNAL_ETHERNET
-
-    if EXAMPLE_USE_SPI_ETHERNET
-        config EXAMPLE_ETH_SPI_HOST
-            int "SPI Host Number"
-            range 0 2
-            default 1
-            help
-                Set the SPI host used to communicate with the SPI Ethernet Controller.
-
-        config EXAMPLE_ETH_SPI_SCLK_GPIO
-            int "SPI SCLK GPIO number"
-            range ENV_GPIO_RANGE_MIN ENV_GPIO_OUT_RANGE_MAX
-            default 14 if IDF_TARGET_ESP32
-            default 12 if IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32S3
-            default 6 if IDF_TARGET_ESP32C3
-            help
-                Set the GPIO number used by SPI SCLK.
-
-        config EXAMPLE_ETH_SPI_MOSI_GPIO
-            int "SPI MOSI GPIO number"
-            range ENV_GPIO_RANGE_MIN ENV_GPIO_OUT_RANGE_MAX
-            default 13 if IDF_TARGET_ESP32
-            default 11 if IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32S3
-            default 7 if IDF_TARGET_ESP32C3
-            help
-                Set the GPIO number used by SPI MOSI.
-
-        config EXAMPLE_ETH_SPI_MISO_GPIO
-            int "SPI MISO GPIO number"
-            range ENV_GPIO_RANGE_MIN ENV_GPIO_IN_RANGE_MAX
-            default 12 if IDF_TARGET_ESP32
-            default 13 if IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32S3
-            default 2 if IDF_TARGET_ESP32C3
-            help
-                Set the GPIO number used by SPI MISO.
-
-        config EXAMPLE_ETH_SPI_CS_GPIO
-            int "SPI CS GPIO number"
-            range ENV_GPIO_RANGE_MIN ENV_GPIO_OUT_RANGE_MAX
-            default 15 if IDF_TARGET_ESP32
-            default 10 if IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32C3 || IDF_TARGET_ESP32S3
-            help
-                Set the GPIO number used by SPI CS.
-
-        config EXAMPLE_ETH_SPI_CLOCK_MHZ
-            int "SPI clock speed (MHz)"
-            range 5 80
-            default 8 if EXAMPLE_USE_ENC28J60
-            default 12 if IDF_TARGET_ESP32 || IDF_TARGET_ESP32C3
-            default 36 if IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32S3
-            help
-                Set the clock speed (MHz) of SPI interface.
-
-        config EXAMPLE_ETH_SPI_INT_GPIO
-            int "Interrupt GPIO number"
-            range ENV_GPIO_RANGE_MIN ENV_GPIO_IN_RANGE_MAX
-            default 4 if IDF_TARGET_ESP32 || IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32C3 || IDF_TARGET_ESP32S3
-            help
-                Set the GPIO number used by the SPI Ethernet module interrupt line.
-    endif # EXAMPLE_USE_SPI_ETHERNET
-
-    config EXAMPLE_ETH_PHY_RST_GPIO
-        int "PHY Reset GPIO number"
-        range -1 ENV_GPIO_OUT_RANGE_MAX
-        default 5
-        help
-            Set the GPIO number used to reset PHY chip.
-            Set to -1 to disable PHY chip hardware reset.
-
-    config EXAMPLE_ETH_PHY_ADDR
-        int "PHY Address"
-        range 0 31
-        default 1
-        help
-            Set PHY address according your board schematic.
-
-    if EXAMPLE_USE_ENC28J60
-        choice EXAMPLE_ENC28J60_DUPLEX_MODE
-            prompt "Duplex Mode"
-            default EXAMPLE_ENC28J60_DUPLEX_HALF
-            help
-                Select ENC28J60 Duplex operation mode.
-
-            config EXAMPLE_ENC28J60_DUPLEX_FULL
-                bool "Full Duplex"
-                help
-                    Set ENC28J60 to Full Duplex mode. Do not forget to manually set the remote node (switch, router
-                    or Ethernet controller) to full-duplex operation mode too.
-
-            config EXAMPLE_ENC28J60_DUPLEX_HALF
-                bool "Half Duplex"
-                help
-                    Set ENC28J60 to Half Duplex mode.
-        endchoice # EXAMPLE_ENC28J60_DUPLEX_MODE
-    endif # ETH_SPI_ETHERNET_ENC28J60
 endmenu
diff --git a/examples/ethernet/iperf/main/cmd_ethernet.c b/examples/ethernet/iperf/main/cmd_ethernet.c
index 6200955743..0a7754feea 100644
--- a/examples/ethernet/iperf/main/cmd_ethernet.c
+++ b/examples/ethernet/iperf/main/cmd_ethernet.c
@@ -10,29 +10,25 @@
 #include <string.h>
 #include "freertos/FreeRTOS.h"
 #include "freertos/event_groups.h"
+#include "sys/socket.h" // for INADDR_ANY
 #include "esp_netif.h"
 #include "esp_log.h"
 #include "esp_console.h"
 #include "esp_event.h"
 #include "esp_eth.h"
 #include "esp_mac.h"
-#include "driver/gpio.h"
+#include "esp_bit_defs.h"
 #include "argtable3/argtable3.h"
+#include "ethernet_init.h"
 #include "iperf.h"
 #include "sdkconfig.h"
-#if CONFIG_ETH_USE_SPI_ETHERNET
-#include "driver/spi_master.h"
-#if CONFIG_EXAMPLE_USE_ENC28J60
-#include "esp_eth_enc28j60.h"
-#endif //CONFIG_EXAMPLE_USE_ENC28J60
-#endif // CONFIG_ETH_USE_SPI_ETHERNET
 
-static esp_netif_ip_info_t ip;
 static bool started = false;
 static EventGroupHandle_t eth_event_group;
 static const int GOTIP_BIT = BIT0;
-static esp_eth_handle_t eth_handle = NULL;
-static esp_netif_t *eth_netif = NULL;
+static esp_eth_handle_t *s_eth_handles = NULL;
+static uint8_t s_eth_port_cnt = 0;
+static esp_netif_t **s_eth_netifs = NULL;
 
 /* "ethernet" command */
 static struct {
@@ -50,12 +46,16 @@ static int eth_cmd_control(int argc, char **argv)
 
     if (!strncmp(eth_control_args.control->sval[0], "info", 4)) {
         uint8_t mac_addr[6];
-        esp_eth_ioctl(eth_handle, ETH_CMD_G_MAC_ADDR, mac_addr);
-        printf("HW ADDR: " MACSTR "\r\n", MAC2STR(mac_addr));
-        esp_netif_get_ip_info(eth_netif, &ip);
-        printf("ETHIP: " IPSTR "\r\n", IP2STR(&ip.ip));
-        printf("ETHMASK: " IPSTR "\r\n", IP2STR(&ip.netmask));
-        printf("ETHGW: " IPSTR "\r\n", IP2STR(&ip.gw));
+        esp_netif_ip_info_t ip;
+        for(uint32_t i = 0; i < s_eth_port_cnt; i++) {
+            printf("%s:\r\n", esp_netif_get_desc(s_eth_netifs[i]));
+            esp_eth_ioctl(s_eth_handles[i], ETH_CMD_G_MAC_ADDR, mac_addr);
+            printf("  HW ADDR: " MACSTR "\r\n", MAC2STR(mac_addr));
+            esp_netif_get_ip_info(s_eth_netifs[i], &ip);
+            printf("  ETHIP: " IPSTR "\r\n", IP2STR(&ip.ip));
+            printf("  ETHMASK: " IPSTR "\r\n", IP2STR(&ip.netmask));
+            printf("  ETHGW: " IPSTR "\r\n", IP2STR(&ip.gw));
+        }
     }
     return 0;
 }
@@ -119,14 +119,10 @@ static int eth_cmd_iperf(int argc, char **argv)
         cfg.len_send_buf = iperf_args.length->ival[0];
     }
 
-
-    /* acquiring for ip, could blocked here */
+    /* wait for ip, could blocked here */
     xEventGroupWaitBits(eth_event_group, GOTIP_BIT, pdFALSE, pdTRUE, portMAX_DELAY);
 
-    cfg.source_ip4 = ip.ip.addr;
-    if (cfg.source_ip4 == 0) {
-        return 0;
-    }
+    cfg.source_ip4 = INADDR_ANY;
 
     /* iperf -u */
     if (iperf_args.udp->count == 0) {
@@ -201,8 +197,6 @@ static void event_handler(void *arg, esp_event_base_t event_base,
         xEventGroupClearBits(eth_event_group, GOTIP_BIT);
         started = false;
     } else if (event_base == IP_EVENT && event_id == IP_EVENT_ETH_GOT_IP) {
-        ip_event_got_ip_t *event = (ip_event_got_ip_t *) event_data;
-        memcpy(&ip, &event->ip_info, sizeof(ip));
         xEventGroupSetBits(eth_event_group, GOTIP_BIT);
     }
 }
@@ -210,91 +204,38 @@ static void event_handler(void *arg, esp_event_base_t event_base,
 void register_ethernet(void)
 {
     eth_event_group = xEventGroupCreate();
-    ESP_ERROR_CHECK(esp_netif_init());
     ESP_ERROR_CHECK(esp_event_loop_create_default());
-    esp_netif_config_t cfg = ESP_NETIF_DEFAULT_ETH();
-    eth_netif = esp_netif_new(&cfg);
 
-    eth_mac_config_t mac_config = ETH_MAC_DEFAULT_CONFIG();
-    eth_phy_config_t phy_config = ETH_PHY_DEFAULT_CONFIG();
-    phy_config.phy_addr = CONFIG_EXAMPLE_ETH_PHY_ADDR;
-    phy_config.reset_gpio_num = CONFIG_EXAMPLE_ETH_PHY_RST_GPIO;
-#if CONFIG_EXAMPLE_USE_INTERNAL_ETHERNET
-    eth_esp32_emac_config_t esp32_emac_config = ETH_ESP32_EMAC_DEFAULT_CONFIG();
-    esp32_emac_config.smi_mdc_gpio_num = CONFIG_EXAMPLE_ETH_MDC_GPIO;
-    esp32_emac_config.smi_mdio_gpio_num = CONFIG_EXAMPLE_ETH_MDIO_GPIO;
-    esp_eth_mac_t *mac = esp_eth_mac_new_esp32(&esp32_emac_config, &mac_config);
-#if CONFIG_EXAMPLE_ETH_PHY_IP101
-    esp_eth_phy_t *phy = esp_eth_phy_new_ip101(&phy_config);
-#elif CONFIG_EXAMPLE_ETH_PHY_RTL8201
-    esp_eth_phy_t *phy = esp_eth_phy_new_rtl8201(&phy_config);
-#elif CONFIG_EXAMPLE_ETH_PHY_LAN87XX
-    esp_eth_phy_t *phy = esp_eth_phy_new_lan87xx(&phy_config);
-#elif CONFIG_EXAMPLE_ETH_PHY_DP83848
-    esp_eth_phy_t *phy = esp_eth_phy_new_dp83848(&phy_config);
-#elif CONFIG_EXAMPLE_ETH_PHY_KSZ80XX
-    esp_eth_phy_t *phy = esp_eth_phy_new_ksz80xx(&phy_config);
-#endif
-#elif CONFIG_ETH_USE_SPI_ETHERNET
-    gpio_install_isr_service(0);
-    spi_bus_config_t buscfg = {
-        .miso_io_num = CONFIG_EXAMPLE_ETH_SPI_MISO_GPIO,
-        .mosi_io_num = CONFIG_EXAMPLE_ETH_SPI_MOSI_GPIO,
-        .sclk_io_num = CONFIG_EXAMPLE_ETH_SPI_SCLK_GPIO,
-        .quadwp_io_num = -1,
-        .quadhd_io_num = -1,
-    };
-    ESP_ERROR_CHECK(spi_bus_initialize(CONFIG_EXAMPLE_ETH_SPI_HOST, &buscfg, SPI_DMA_CH_AUTO));
+    ESP_ERROR_CHECK(example_eth_init(&s_eth_handles, &s_eth_port_cnt));
 
-    spi_device_interface_config_t spi_devcfg = {
-        .mode = 0,
-        .clock_speed_hz = CONFIG_EXAMPLE_ETH_SPI_CLOCK_MHZ * 1000 * 1000,
-        .spics_io_num = CONFIG_EXAMPLE_ETH_SPI_CS_GPIO,
-        .queue_size = 20
+    ESP_ERROR_CHECK(esp_netif_init());
+    s_eth_netifs = calloc(s_eth_port_cnt, sizeof(esp_netif_t *));
+    esp_netif_inherent_config_t esp_netif_config = ESP_NETIF_INHERENT_DEFAULT_ETH();
+    esp_netif_config_t cfg_spi = {
+        .base = &esp_netif_config,
+        .stack = ESP_NETIF_NETSTACK_DEFAULT_ETH
     };
-#if CONFIG_EXAMPLE_USE_KSZ8851SNL
-    eth_ksz8851snl_config_t ksz8851snl_config = ETH_KSZ8851SNL_DEFAULT_CONFIG(CONFIG_EXAMPLE_ETH_SPI_HOST, &spi_devcfg);
-    ksz8851snl_config.int_gpio_num = CONFIG_EXAMPLE_ETH_SPI_INT_GPIO;
-    esp_eth_mac_t *mac = esp_eth_mac_new_ksz8851snl(&ksz8851snl_config, &mac_config);
-    esp_eth_phy_t *phy = esp_eth_phy_new_ksz8851snl(&phy_config);
-#elif CONFIG_EXAMPLE_USE_DM9051
-    eth_dm9051_config_t dm9051_config = ETH_DM9051_DEFAULT_CONFIG(CONFIG_EXAMPLE_ETH_SPI_HOST, &spi_devcfg);
-    dm9051_config.int_gpio_num = CONFIG_EXAMPLE_ETH_SPI_INT_GPIO;
-    esp_eth_mac_t *mac = esp_eth_mac_new_dm9051(&dm9051_config, &mac_config);
-    esp_eth_phy_t *phy = esp_eth_phy_new_dm9051(&phy_config);
-#elif CONFIG_EXAMPLE_USE_W5500
-    eth_w5500_config_t w5500_config = ETH_W5500_DEFAULT_CONFIG(CONFIG_EXAMPLE_ETH_SPI_HOST, &spi_devcfg);
-    w5500_config.int_gpio_num = CONFIG_EXAMPLE_ETH_SPI_INT_GPIO;
-    esp_eth_mac_t *mac = esp_eth_mac_new_w5500(&w5500_config, &mac_config);
-    esp_eth_phy_t *phy = esp_eth_phy_new_w5500(&phy_config);
-#elif CONFIG_EXAMPLE_USE_ENC28J60
-    spi_devcfg.cs_ena_posttrans = enc28j60_cal_spi_cs_hold_time(CONFIG_EXAMPLE_ETH_SPI_CLOCK_MHZ);
-    eth_enc28j60_config_t enc28j60_config = ETH_ENC28J60_DEFAULT_CONFIG(CONFIG_EXAMPLE_ETH_SPI_HOST, &spi_devcfg);
-    enc28j60_config.int_gpio_num = CONFIG_EXAMPLE_ETH_SPI_INT_GPIO;
-    esp_eth_mac_t *mac = esp_eth_mac_new_enc28j60(&enc28j60_config, &mac_config);
-    phy_config.autonego_timeout_ms = 0; // ENC28J60 doesn't support auto-negotiation
-    phy_config.reset_gpio_num = -1; // ENC28J60 doesn't have a pin to reset internal PHY
-    esp_eth_phy_t *phy = esp_eth_phy_new_enc28j60(&phy_config);
-#endif
-#endif // CONFIG_ETH_USE_SPI_ETHERNET
-    esp_eth_config_t config = ETH_DEFAULT_CONFIG(mac, phy);
-    ESP_ERROR_CHECK(esp_eth_driver_install(&config, &eth_handle));
-#if !CONFIG_EXAMPLE_USE_INTERNAL_ETHERNET
-    /* The SPI Ethernet module might doesn't have a burned factory MAC address, we cat to set it manually.
-       02:00:00 is a Locally Administered OUI range so should not be used except when testing on a LAN under your control.
-    */
-    ESP_ERROR_CHECK(esp_eth_ioctl(eth_handle, ETH_CMD_S_MAC_ADDR, (uint8_t[]) {
-        0x02, 0x00, 0x00, 0x12, 0x34, 0x56
-    }));
-#endif
-#if CONFIG_EXAMPLE_USE_ENC28J60 && CONFIG_EXAMPLE_ENC28J60_DUPLEX_FULL
-    eth_duplex_t duplex = ETH_DUPLEX_FULL;
-    ESP_ERROR_CHECK(esp_eth_ioctl(eth_handle, ETH_CMD_S_DUPLEX_MODE, &duplex));
-#endif
-    ESP_ERROR_CHECK(esp_netif_attach(eth_netif, esp_eth_new_netif_glue(eth_handle)));
+    char if_key_str[10];
+    char if_desc_str[10];
+    char num_str[3];
+    for (int i = 0; i < s_eth_port_cnt; i++) {
+        itoa(i, num_str, 10);
+        strcat(strcpy(if_key_str, "ETH_"), num_str);
+        strcat(strcpy(if_desc_str, "eth"), num_str);
+        esp_netif_config.if_key = if_key_str;
+        esp_netif_config.if_desc = if_desc_str;
+        esp_netif_config.route_prio -= i*5;
+        s_eth_netifs[i] = esp_netif_new(&cfg_spi);
+
+        // attach Ethernet driver to TCP/IP stack
+        ESP_ERROR_CHECK(esp_netif_attach(s_eth_netifs[i], esp_eth_new_netif_glue(s_eth_handles[i])));
+    }
+
     ESP_ERROR_CHECK(esp_event_handler_register(ETH_EVENT, ESP_EVENT_ANY_ID, &event_handler, NULL));
     ESP_ERROR_CHECK(esp_event_handler_register(IP_EVENT, IP_EVENT_ETH_GOT_IP, &event_handler, NULL));
-    ESP_ERROR_CHECK(esp_eth_start(eth_handle));
+    for (int i = 0; i < s_eth_port_cnt; i++) {
+        ESP_ERROR_CHECK(esp_eth_start(s_eth_handles[i]));
+    }
 
     eth_control_args.control = arg_str1(NULL, NULL, "<info>", "Get info of Ethernet");
     eth_control_args.end = arg_end(1);
diff --git a/examples/network/.build-test-rules.yml b/examples/network/.build-test-rules.yml
index 799c35c911..43f8ee13f0 100644
--- a/examples/network/.build-test-rules.yml
+++ b/examples/network/.build-test-rules.yml
@@ -7,11 +7,7 @@ examples/network/network_tests:
       reason: target esp32c2 is not supported yet
 
 examples/network/simple_sniffer:
-  disable:
-    - if: IDF_TARGET == "esp32c2"
-      temporary: true
-      reason: target esp32c2 is not supported yet
   disable_test:
-    - if: IDF_TARGET in ["esp32c3", "esp32s2", "esp32s3"]
+    - if: IDF_TARGET in ["esp32c3", "esp32c2", "esp32s2", "esp32s3"]
       temporary: true
       reason: not tested
diff --git a/examples/network/bridge/CMakeLists.txt b/examples/network/bridge/CMakeLists.txt
index 774bc527d7..3161df5b0d 100644
--- a/examples/network/bridge/CMakeLists.txt
+++ b/examples/network/bridge/CMakeLists.txt
@@ -2,5 +2,7 @@
 # in this exact order for cmake to work correctly
 cmake_minimum_required(VERSION 3.16)
 
+set(EXTRA_COMPONENT_DIRS $ENV{IDF_PATH}/examples/ethernet/basic/components/ethernet_init)
+
 include($ENV{IDF_PATH}/tools/cmake/project.cmake)
 project(bridge)
diff --git a/examples/network/bridge/main/bridge_example_main.c b/examples/network/bridge/main/bridge_example_main.c
index f4f9d02bdc..e0cd3f60c5 100644
--- a/examples/network/bridge/main/bridge_example_main.c
+++ b/examples/network/bridge/main/bridge_example_main.c
@@ -13,43 +13,12 @@
 #include "esp_eth.h"
 #include "esp_event.h"
 #include "esp_log.h"
-#include "driver/gpio.h"
+#include "esp_mac.h"
+#include "ethernet_init.h"
 #include "sdkconfig.h"
-#if CONFIG_ETH_USE_SPI_ETHERNET
-#include "driver/spi_master.h"
-#endif // CONFIG_ETH_USE_SPI_ETHERNET
 
 static const char *TAG = "eth_bridge_example";
 
-#if CONFIG_EXAMPLE_SPI_ETHERNETS_NUM
-#define SPI_ETHERNETS_NUM           CONFIG_EXAMPLE_SPI_ETHERNETS_NUM
-#else
-#define SPI_ETHERNETS_NUM           0
-#endif
-
-#if CONFIG_EXAMPLE_USE_INTERNAL_ETHERNET
-#define INTERNAL_ETHERNETS_NUM      1
-#else
-#define INTERNAL_ETHERNETS_NUM      0
-#endif
-
-#if CONFIG_EXAMPLE_USE_SPI_ETHERNET
-#define INIT_SPI_ETH_MODULE_CONFIG(eth_module_config, num)                                      \
-    do {                                                                                        \
-        eth_module_config[num].spi_cs_gpio = CONFIG_EXAMPLE_ETH_SPI_CS ##num## _GPIO;           \
-        eth_module_config[num].int_gpio = CONFIG_EXAMPLE_ETH_SPI_INT ##num## _GPIO;             \
-        eth_module_config[num].phy_reset_gpio = CONFIG_EXAMPLE_ETH_SPI_PHY_RST ##num## _GPIO;   \
-        eth_module_config[num].phy_addr = CONFIG_EXAMPLE_ETH_SPI_PHY_ADDR ##num;                \
-    } while(0)
-
-typedef struct {
-    uint8_t spi_cs_gpio;
-    uint8_t int_gpio;
-    int8_t phy_reset_gpio;
-    uint8_t phy_addr;
-}spi_eth_module_config_t;
-#endif
-
 /** Event handler for Ethernet events */
 static void eth_event_handler(void *arg, esp_event_base_t event_base,
                               int32_t event_id, void *event_data)
@@ -94,144 +63,29 @@ static void got_ip_event_handler(void *arg, esp_event_base_t event_base,
     ESP_LOGI(TAG, "~~~~~~~~~~~");
 }
 
-#if CONFIG_EXAMPLE_USE_INTERNAL_ETHERNET
-/** Internal EMAC initialization */
-esp_eth_handle_t eth_init_internal(void)
-{
-    esp_eth_handle_t eth_handle;
-
-    // Init MAC and PHY configs to default
-    eth_mac_config_t mac_config = ETH_MAC_DEFAULT_CONFIG();
-    eth_phy_config_t phy_config = ETH_PHY_DEFAULT_CONFIG();
-
-    phy_config.phy_addr = CONFIG_EXAMPLE_ETH_PHY_ADDR;
-    phy_config.reset_gpio_num = CONFIG_EXAMPLE_ETH_PHY_RST_GPIO;
-    eth_esp32_emac_config_t esp32_emac_config = ETH_ESP32_EMAC_DEFAULT_CONFIG();
-    esp32_emac_config.smi_mdc_gpio_num = CONFIG_EXAMPLE_ETH_MDC_GPIO;
-    esp32_emac_config.smi_mdio_gpio_num = CONFIG_EXAMPLE_ETH_MDIO_GPIO;
-    esp_eth_mac_t *mac = esp_eth_mac_new_esp32(&esp32_emac_config, &mac_config);
-#if CONFIG_EXAMPLE_ETH_PHY_IP101
-    esp_eth_phy_t *phy = esp_eth_phy_new_ip101(&phy_config);
-#elif CONFIG_EXAMPLE_ETH_PHY_RTL8201
-    esp_eth_phy_t *phy = esp_eth_phy_new_rtl8201(&phy_config);
-#elif CONFIG_EXAMPLE_ETH_PHY_LAN87XX
-    esp_eth_phy_t *phy = esp_eth_phy_new_lan87xx(&phy_config);
-#elif CONFIG_EXAMPLE_ETH_PHY_DP83848
-    esp_eth_phy_t *phy = esp_eth_phy_new_dp83848(&phy_config);
-#elif CONFIG_EXAMPLE_ETH_PHY_KSZ80XX
-    esp_eth_phy_t *phy = esp_eth_phy_new_ksz80xx(&phy_config);
-#endif
-    esp_eth_config_t config = ETH_DEFAULT_CONFIG(mac, phy);
-    ESP_ERROR_CHECK(esp_eth_driver_install(&config, &eth_handle));
-
-    return eth_handle;
-}
-#endif // CONFIG_EXAMPLE_USE_INTERNAL_ETHERNET
-
-#if CONFIG_EXAMPLE_USE_SPI_ETHERNET
-/** Ethernet SPI modules initialization */
-esp_eth_handle_t eth_init_spi(spi_eth_module_config_t *spi_eth_module_config, uint8_t *mac_addr)
-{
-    esp_eth_handle_t eth_handle;
-
-    // Init MAC and PHY configs to default
-    eth_mac_config_t mac_config = ETH_MAC_DEFAULT_CONFIG();
-    eth_phy_config_t phy_config = ETH_PHY_DEFAULT_CONFIG();
-
-    // Set module specific PHY config
-    phy_config.phy_addr = spi_eth_module_config->phy_addr;
-    phy_config.reset_gpio_num = spi_eth_module_config->phy_reset_gpio;
-
-    // Configure SPI interface and Ethernet driver for specific SPI module
-    esp_eth_mac_t *mac;
-    esp_eth_phy_t *phy;
-
-    spi_device_interface_config_t spi_devcfg = {
-        .mode = 0,
-        .clock_speed_hz = CONFIG_EXAMPLE_ETH_SPI_CLOCK_MHZ * 1000 * 1000,
-        .queue_size = 20,
-        .spics_io_num = spi_eth_module_config->spi_cs_gpio
-    };
-#if CONFIG_EXAMPLE_USE_KSZ8851SNL
-    eth_ksz8851snl_config_t ksz8851snl_config = ETH_KSZ8851SNL_DEFAULT_CONFIG(CONFIG_EXAMPLE_ETH_SPI_HOST, &spi_devcfg);
-    ksz8851snl_config.int_gpio_num = spi_eth_module_config->int_gpio;
-
-    mac = esp_eth_mac_new_ksz8851snl(&ksz8851snl_config, &mac_config);
-    phy = esp_eth_phy_new_ksz8851snl(&phy_config);
-#elif CONFIG_EXAMPLE_USE_DM9051
-    eth_dm9051_config_t dm9051_config = ETH_DM9051_DEFAULT_CONFIG(CONFIG_EXAMPLE_ETH_SPI_HOST, &spi_devcfg);
-    dm9051_config.int_gpio_num = spi_eth_module_config->int_gpio;
-
-    mac = esp_eth_mac_new_dm9051(&dm9051_config, &mac_config);
-    phy = esp_eth_phy_new_dm9051(&phy_config);
-#elif CONFIG_EXAMPLE_USE_W5500
-    eth_w5500_config_t w5500_config = ETH_W5500_DEFAULT_CONFIG(CONFIG_EXAMPLE_ETH_SPI_HOST, &spi_devcfg);
-    w5500_config.int_gpio_num = spi_eth_module_config->int_gpio;
-
-    mac = esp_eth_mac_new_w5500(&w5500_config, &mac_config);
-    phy = esp_eth_phy_new_w5500(&phy_config);
-
-#endif //CONFIG_EXAMPLE_USE_W5500
-    esp_eth_config_t eth_config_spi = ETH_DEFAULT_CONFIG(mac, phy);
-    ESP_ERROR_CHECK(esp_eth_driver_install(&eth_config_spi, &eth_handle));
-
-    // The SPI Ethernet module might not have a burned factory MAC address, we cat to set it manually.
-    ESP_ERROR_CHECK(esp_eth_ioctl(eth_handle, ETH_CMD_S_MAC_ADDR, mac_addr));
-
-    return eth_handle;
-}
-#endif // CONFIG_EXAMPLE_USE_SPI_ETHERNET
-
 void app_main(void)
 {
-    // number of Ethernet ports to be used in the bridge
-    uint8_t port_cnt = 0;
-    // the same MAC address will be used for all Ethernet ports since the bridge acts as one device
+    // Initialize Ethernet driver
+    uint8_t eth_port_cnt = 0;
+    esp_eth_handle_t *eth_handles;
+    ESP_ERROR_CHECK(example_eth_init(&eth_handles, &eth_port_cnt));
+
+    // The same MAC address will be used for all Ethernet ports since the bridge acts as one device
     uint8_t common_mac_addr[ETH_ADDR_LEN];
+    // If internal Ethernet is not supported by ESP32x SoC, Locally Administered OUI address might be returned.
+    // Note that Locally Administered OUI range should be used only when testing on a LAN under your control!
+    ESP_ERROR_CHECK(esp_read_mac(common_mac_addr, ESP_MAC_ETH));
+    for (int i = 0; i < eth_port_cnt; i++) {
+        ESP_ERROR_CHECK(esp_eth_ioctl(eth_handles[i], ETH_CMD_S_MAC_ADDR, common_mac_addr));
+    }
 
-    esp_eth_handle_t eth_handles[SPI_ETHERNETS_NUM + INTERNAL_ETHERNETS_NUM] = { NULL };
-    esp_netif_t *eth_netifs[SPI_ETHERNETS_NUM + INTERNAL_ETHERNETS_NUM] = { NULL };
-
-    // Initialize TCP/IP network interface (should be called only once in application)
+    // Initialize TCP/IP network interface
     ESP_ERROR_CHECK(esp_netif_init());
     // Create default event loop that running in background
     ESP_ERROR_CHECK(esp_event_loop_create_default());
 
-#if CONFIG_EXAMPLE_USE_INTERNAL_ETHERNET
-    eth_handles[port_cnt++] = eth_init_internal();
-    // use burned ESP32 MAC address as commom address for all Ethernet interfaces
-    ESP_ERROR_CHECK(esp_eth_ioctl(eth_handles[0], ETH_CMD_G_MAC_ADDR, common_mac_addr));
-#elif CONFIG_EXAMPLE_USE_SPI_ETHERNET
-    // if ESP32 internal Ethernet is not used, use manually configured MAC address
-    // 02:00:00 is a Locally Administered OUI range so should not be used except when testing on a LAN under your control.
-    memcpy(common_mac_addr, (uint8_t[]) {0x02, 0x00, 0x00, 0x12, 0x34, 0x56}, ETH_ADDR_LEN);
-#endif //CONFIG_EXAMPLE_USE_INTERNAL_ETHERNET
-
-#if CONFIG_EXAMPLE_USE_SPI_ETHERNET
-    // Install GPIO ISR handler to be able to service SPI Eth modlues interrupts
-    gpio_install_isr_service(0);
-
-    // Init SPI bus
-    spi_bus_config_t buscfg = {
-        .miso_io_num = CONFIG_EXAMPLE_ETH_SPI_MISO_GPIO,
-        .mosi_io_num = CONFIG_EXAMPLE_ETH_SPI_MOSI_GPIO,
-        .sclk_io_num = CONFIG_EXAMPLE_ETH_SPI_SCLK_GPIO,
-        .quadwp_io_num = -1,
-        .quadhd_io_num = -1,
-    };
-    ESP_ERROR_CHECK(spi_bus_initialize(CONFIG_EXAMPLE_ETH_SPI_HOST, &buscfg, SPI_DMA_CH_AUTO));
-
-    // Init specific SPI Ethernet module configuration from Kconfig (CS GPIO, Interrupt GPIO, etc.)
-    spi_eth_module_config_t spi_eth_module_config[CONFIG_EXAMPLE_SPI_ETHERNETS_NUM];
-    INIT_SPI_ETH_MODULE_CONFIG(spi_eth_module_config, 0);
-#if CONFIG_EXAMPLE_SPI_ETHERNETS_NUM > 1
-    INIT_SPI_ETH_MODULE_CONFIG(spi_eth_module_config, 1);
-#endif
-    for (int i = 0; i < CONFIG_EXAMPLE_SPI_ETHERNETS_NUM; i++) {
-        eth_handles[port_cnt++] = eth_init_spi(&spi_eth_module_config[i], common_mac_addr);
-    }
-#endif // CONFIG_ETH_USE_SPI_ETHERNET
     // Create instances of esp-netif for Ethernet ports
+    esp_netif_t **eth_netifs = calloc(eth_port_cnt, sizeof(esp_netif_t *));
     esp_netif_inherent_config_t esp_netif_config = ESP_NETIF_INHERENT_DEFAULT_ETH();
     esp_netif_config_t netif_cfg = {
         .base = &esp_netif_config,
@@ -240,18 +94,18 @@ void app_main(void)
     char if_key_str[10];
     char if_desc_str[10];
     char num_str[3];
-    for (int i = 0; i < port_cnt; i++) {
+    for (int i = 0; i < eth_port_cnt; i++) {
         itoa(i, num_str, 10);
         strcat(strcpy(if_key_str, "ETH_"), num_str);
         strcat(strcpy(if_desc_str, "eth"), num_str);
         esp_netif_config.if_key = if_key_str;
         esp_netif_config.if_desc = if_desc_str;
         esp_netif_config.route_prio = 50 - i;
-        esp_netif_config.flags = 0; // ESP-NETIF flags need to be zero when port's to be bridged
+        esp_netif_config.flags = 0; // esp-netif flags need to be zero when port's to be bridged
 
         eth_netifs[i] = esp_netif_new(&netif_cfg);
 
-        // attach Ethernet driver to TCP/IP stack
+        // Attach Ethernet driver to TCP/IP stack
         ESP_ERROR_CHECK(esp_netif_attach(eth_netifs[i], esp_eth_new_netif_glue(eth_handles[i])));
     }
 
@@ -265,7 +119,7 @@ void app_main(void)
     bridgeif_config_t bridgeif_config = {
         .max_fdb_dyn_entries = 10, // maximum number of address entries in dynamic forwarding database
         .max_fdb_sta_entries = 2,  // maximum number of address entries in static forwarding database
-        .max_ports = port_cnt      // maximum number of ports the bridge can consist of
+        .max_ports = eth_port_cnt  // maximum number of ports the bridge can consist of
     };
     esp_netif_br_config.bridge_info = &bridgeif_config;
     // Set MAC address of bridge interface the same as the Ethernet interface
@@ -275,7 +129,7 @@ void app_main(void)
     // Create new esp netif bridge glue instance
     esp_netif_br_glue_handle_t netif_br_glue = esp_netif_br_glue_new();
     // Add Ethernet port interfaces to that esp netif bridge glue instance
-    for (int i = 0; i < port_cnt; i++) {
+    for (int i = 0; i < eth_port_cnt; i++) {
         ESP_ERROR_CHECK(esp_netif_br_glue_add_port(netif_br_glue, eth_netifs[i]));
     }
     // Attach esp netif bridge glue instance with added ports to bridge netif
@@ -285,7 +139,7 @@ void app_main(void)
     ESP_ERROR_CHECK(esp_event_handler_register(ETH_EVENT, ESP_EVENT_ANY_ID, &eth_event_handler, NULL));
     ESP_ERROR_CHECK(esp_event_handler_register(IP_EVENT, IP_EVENT_ETH_GOT_IP, &got_ip_event_handler, NULL));
 
-    for (int i = 0; i < port_cnt; i++) {
+    for (int i = 0; i < eth_port_cnt; i++) {
         // Since the MAC forwarding is performed in lwIP bridge, we need to pass all addresses through the Ethernet MACs
         bool promiscuous = true;
         esp_eth_ioctl(eth_handles[i], ETH_CMD_S_PROMISCUOUS, &promiscuous);
diff --git a/examples/network/simple_sniffer/CMakeLists.txt b/examples/network/simple_sniffer/CMakeLists.txt
index 5097b1500a..a314a64c39 100644
--- a/examples/network/simple_sniffer/CMakeLists.txt
+++ b/examples/network/simple_sniffer/CMakeLists.txt
@@ -2,5 +2,7 @@
 # in this exact order for cmake to work correctly
 cmake_minimum_required(VERSION 3.16)
 
+set(EXTRA_COMPONENT_DIRS $ENV{IDF_PATH}/examples/ethernet/basic/components/ethernet_init)
+
 include($ENV{IDF_PATH}/tools/cmake/project.cmake)
 project(simple_sniffer)
diff --git a/examples/network/simple_sniffer/README.md b/examples/network/simple_sniffer/README.md
index afd98514af..addfc1950a 100644
--- a/examples/network/simple_sniffer/README.md
+++ b/examples/network/simple_sniffer/README.md
@@ -1,5 +1,5 @@
-| Supported Targets | ESP32 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
-| ----------------- | ----- | -------- | -------- | -------- |
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- |
 
 # Simple Sniffer Example
 
@@ -26,7 +26,7 @@ See common pin assignments for Ethernet from [ethernet examples folder](../../et
 
 ### Configure the project
 
-Open the project configuration menu (`idf.py menuconfig`). Then go into `Example Configuration` menu.
+Open the project configuration menu (`idf.py menuconfig`). Then go into `Example Configuration` in top menu.
 
 - Check `Store command history in flash` if you want to save command history into flash (recommend).
 - Select where to save the pcap file in `Select destination to store pcap file` menu item.
@@ -38,10 +38,8 @@ Open the project configuration menu (`idf.py menuconfig`). Then go into `Example
 - Set the length of sniffer work queue in `Length of sniffer work queue` menu item.
 - Set the stack size of the sniffer task in `Stack size of sniffer task` menu item.
 - Set the priority of the sniffer task in `Length of sniffer work queue` menu item.
-- Select Ethernet Type
-  - `No Ethernet` means your board does not have Ethernet.
-  - `Internal EMAC` means ESP32 EMAC is used in conjunction with with selected PHY.
-  - `DM9051 Module`, `W5500 Module` or `KSZ8851SNL Module` means that SPI-Ethernet module is used with its own EMAC and PHY.
+
+To configure Ethernet device(s), go to `Example Ethernet Configuration` in top menu.
   - For more information related to Ethernet configurations see common configuration of Ethernet from [ethernet examples folder](../../ethernet/README.md#common-configurations).
 
 ### Build and Flash
diff --git a/examples/network/simple_sniffer/main/Kconfig.projbuild b/examples/network/simple_sniffer/main/Kconfig.projbuild
index 92f1630b9b..2677b15366 100644
--- a/examples/network/simple_sniffer/main/Kconfig.projbuild
+++ b/examples/network/simple_sniffer/main/Kconfig.projbuild
@@ -87,188 +87,4 @@ menu "Example Configuration"
         help
             Priority of sniffer task.
 
-    config SNIFFER_USE_SPI_ETHERNET
-        bool
-
-    choice SNIFFER_ETHERNET_TYPE
-        prompt "Ethernet Type"
-        default SNIFFER_NO_ETHERNET
-        help
-            Select which kind of Ethernet will be used in the example.
-
-        config SNIFFER_NO_ETHERNET
-            bool "No Ethernet"
-            help
-                No Ethernet.
-
-        config SNIFFER_USE_INTERNAL_ETHERNET
-            depends on IDF_TARGET_ESP32
-            select ETH_USE_ESP32_EMAC
-            bool "Internal EMAC"
-            help
-                Select internal Ethernet MAC controller.
-
-        config SNIFFER_USE_DM9051
-            bool "DM9051 Module"
-            select SNIFFER_USE_SPI_ETHERNET
-            select ETH_USE_SPI_ETHERNET
-            select ETH_SPI_ETHERNET_DM9051
-            help
-                Select external SPI-Ethernet module (DM9051).
-
-        config SNIFFER_USE_W5500
-            bool "W5500 Module"
-            select SNIFFER_USE_SPI_ETHERNET
-            select ETH_USE_SPI_ETHERNET
-            select ETH_SPI_ETHERNET_W5500
-            help
-                Select external SPI-Ethernet module (W5500).
-
-        config SNIFFER_USE_KSZ8851SNL
-            bool "KSZ8851SNL Module"
-            select SNIFFER_USE_SPI_ETHERNET
-            select ETH_USE_SPI_ETHERNET
-            select ETH_SPI_ETHERNET_KSZ8851SNL
-            help
-                Select external SPI-Ethernet module (KSZ8851SNL).
-    endchoice # SNIFFER_ETHERNET_TYPE
-
-    if SNIFFER_USE_INTERNAL_ETHERNET
-        choice SNIFFER_ETH_PHY_MODEL
-            prompt "Ethernet PHY Device"
-            default SNIFFER_ETH_PHY_IP101
-            help
-                Select the Ethernet PHY device to use in the example.
-
-            config SNIFFER_ETH_PHY_IP101
-                bool "IP101"
-                help
-                    IP101 is a single port 10/100 MII/RMII/TP/Fiber Fast Ethernet Transceiver.
-                    Goto http://www.icplus.com.tw/pp-IP101G.html for more information about it.
-
-            config SNIFFER_ETH_PHY_RTL8201
-                bool "RTL8201/SR8201"
-                help
-                    RTL8201F/SR8201F is a single port 10/100Mb Ethernet Transceiver with auto MDIX.
-                    Goto http://www.corechip-sz.com/productsview.asp?id=22 for more information about it.
-
-            config SNIFFER_ETH_PHY_LAN87XX
-                bool "LAN87xx"
-                help
-                    Below chips are supported:
-                    LAN8710A is a small footprint MII/RMII 10/100 Ethernet Transceiver with HP Auto-MDIX and
-                        flexPWR® Technology.
-                    LAN8720A is a small footprint RMII 10/100 Ethernet Transceiver with HP Auto-MDIX Support.
-                    LAN8740A/LAN8741A is a small footprint MII/RMII 10/100 Energy Efficient Ethernet Transceiver
-                        with HP Auto-MDIX and flexPWR® Technology.
-                    LAN8742A is a small footprint RMII 10/100 Ethernet Transceiver with HP Auto-MDIX and
-                        flexPWR® Technology.
-                    Goto https://www.microchip.com for more information about them.
-
-            config SNIFFER_ETH_PHY_DP83848
-                bool "DP83848"
-                help
-                    DP83848 is a single port 10/100Mb/s Ethernet Physical Layer Transceiver.
-                    Goto http://www.ti.com/product/DP83848J for more information about it.
-
-            config SNIFFER_ETH_PHY_KSZ80XX
-                bool "KSZ80xx"
-                help
-                    With the KSZ80xx series, Microchip offers single-chip 10BASE-T/100BASE-TX
-                    Ethernet Physical Layer Tranceivers (PHY).
-                    The following chips are supported: KSZ8001, KSZ8021, KSZ8031, KSZ8041,
-                        KSZ8051, KSZ8061, KSZ8081, KSZ8091
-                    Goto https://www.microchip.com for more information about them.
-        endchoice # SNIFFER_ETH_PHY_MODEL
-
-        config SNIFFER_ETH_MDC_GPIO
-            int "SMI MDC GPIO number"
-            range ENV_GPIO_RANGE_MIN ENV_GPIO_OUT_RANGE_MAX
-            default 23
-            help
-                Set the GPIO number used by SMI MDC.
-
-        config SNIFFER_ETH_MDIO_GPIO
-            int "SMI MDIO GPIO number"
-            range ENV_GPIO_RANGE_MIN ENV_GPIO_OUT_RANGE_MAX
-            default 18
-            help
-                Set the GPIO number used by SMI MDIO.
-    endif # SNIFFER_USE_INTERNAL_ETHERNET
-
-    if SNIFFER_USE_SPI_ETHERNET
-        config SNIFFER_ETH_SPI_HOST
-            int "SPI Host Number"
-            range 0 2
-            default 1
-            help
-                Set the SPI host used to communicate with the SPI Ethernet Controller.
-
-        config SNIFFER_ETH_SPI_SCLK_GPIO
-            int "SPI SCLK GPIO number"
-            range ENV_GPIO_RANGE_MIN ENV_GPIO_OUT_RANGE_MAX
-            default 14 if IDF_TARGET_ESP32
-            default 12 if IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32S3
-            default 6 if IDF_TARGET_ESP32C3
-            help
-                Set the GPIO number used by SPI SCLK.
-
-        config SNIFFER_ETH_SPI_MOSI_GPIO
-            int "SPI MOSI GPIO number"
-            range ENV_GPIO_RANGE_MIN ENV_GPIO_OUT_RANGE_MAX
-            default 13 if IDF_TARGET_ESP32
-            default 11 if IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32S3
-            default 7 if IDF_TARGET_ESP32C3
-            help
-                Set the GPIO number used by SPI MOSI.
-
-        config SNIFFER_ETH_SPI_MISO_GPIO
-            int "SPI MISO GPIO number"
-            range ENV_GPIO_RANGE_MIN ENV_GPIO_IN_RANGE_MAX
-            default 12 if IDF_TARGET_ESP32
-            default 13 if IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32S3
-            default 2 if IDF_TARGET_ESP32C3
-            help
-                Set the GPIO number used by SPI MISO.
-
-        config SNIFFER_ETH_SPI_CS_GPIO
-            int "SPI CS GPIO number"
-            range ENV_GPIO_RANGE_MIN ENV_GPIO_OUT_RANGE_MAX
-            default 15 if IDF_TARGET_ESP32
-            default 10 if IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32C3 || IDF_TARGET_ESP32S3
-            help
-                Set the GPIO number used by SPI CS.
-
-        config SNIFFER_ETH_SPI_CLOCK_MHZ
-            int "SPI clock speed (MHz)"
-            range 5 80
-            default 12 if IDF_TARGET_ESP32 || IDF_TARGET_ESP32C3
-            default 36 if IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32S3
-            help
-                Set the clock speed (MHz) of SPI interface.
-
-        config SNIFFER_ETH_SPI_INT_GPIO
-            int "Interrupt GPIO number"
-            range ENV_GPIO_RANGE_MIN ENV_GPIO_IN_RANGE_MAX
-            default 4 if IDF_TARGET_ESP32 || IDF_TARGET_ESP32S2 || IDF_TARGET_ESP32C3 || IDF_TARGET_ESP32S3
-            help
-                Set the GPIO number used by the SPI Ethernet module interrupt line.
-    endif # SNIFFER_USE_SPI_ETHERNET
-
-    if !SNIFFER_NO_ETHERNET
-        config SNIFFER_ETH_PHY_RST_GPIO
-            int "PHY Reset GPIO number"
-            range -1 ENV_GPIO_OUT_RANGE_MAX
-            default 5
-            help
-                Set the GPIO number used to reset PHY chip.
-                Set to -1 to disable PHY chip hardware reset.
-
-        config SNIFFER_ETH_PHY_ADDR
-            int "PHY Address"
-            range 0 31
-            default 1
-            help
-                Set PHY address according your board schematic.
-    endif # !SNIFFER_NO_ETHERNET
 endmenu
diff --git a/examples/network/simple_sniffer/main/cmd_sniffer.c b/examples/network/simple_sniffer/main/cmd_sniffer.c
index 01f6ec1e82..31b1aad800 100644
--- a/examples/network/simple_sniffer/main/cmd_sniffer.c
+++ b/examples/network/simple_sniffer/main/cmd_sniffer.c
@@ -373,11 +373,11 @@ static int do_sniffer_cmd(int argc, char **argv)
                 snf_rt.interf = SNIFFER_INTF_ETH;
                 snf_rt.interf_num = eth_intf_num;
             } else {
-                ESP_LOGE(SNIFFER_TAG, "unsupported interface %s", sniffer_args.interface->sval[0]);
+                ESP_LOGE(SNIFFER_TAG, "interface %s not found", sniffer_args.interface->sval[0]);
                 return 1;
             }
         } else {
-            ESP_LOGE(SNIFFER_TAG, "unsupported interface %s", sniffer_args.interface->sval[0]);
+            ESP_LOGE(SNIFFER_TAG, "interface %s not found", sniffer_args.interface->sval[0]);
             return 1;
         }
     } else {
diff --git a/examples/network/simple_sniffer/main/simple_sniffer_example_main.c b/examples/network/simple_sniffer/main/simple_sniffer_example_main.c
index ee0c6efa18..ce4cdd8741 100644
--- a/examples/network/simple_sniffer/main/simple_sniffer_example_main.c
+++ b/examples/network/simple_sniffer/main/simple_sniffer_example_main.c
@@ -16,6 +16,7 @@
 #include "esp_event.h"
 #include "esp_vfs_fat.h"
 #include "esp_wifi.h"
+#include "ethernet_init.h"
 #include "esp_err.h"
 #include "esp_log.h"
 #if CONFIG_SNIFFER_PCAP_DESTINATION_SD
@@ -27,9 +28,6 @@
 #include "sdmmc_cmd.h"
 #include "cmd_sniffer.h"
 #include "cmd_pcap.h"
-#if CONFIG_ETH_USE_SPI_ETHERNET
-#include "driver/spi_master.h"
-#endif // CONFIG_ETH_USE_SPI_ETHERNET
 
 #if CONFIG_SNIFFER_STORE_HISTORY
 #define HISTORY_MOUNT_POINT "/data"
@@ -91,7 +89,6 @@ static void initialize_wifi(void)
     ESP_ERROR_CHECK(esp_wifi_set_mode(WIFI_MODE_NULL));
 }
 
-#ifndef CONFIG_SNIFFER_NO_ETHERNET
 /** Event handler for Ethernet events */
 static void eth_event_handler(void *arg, esp_event_base_t event_base,
                               int32_t event_id, void *event_data)
@@ -127,80 +124,23 @@ static void eth_event_handler(void *arg, esp_event_base_t event_base,
 
 static void initialize_eth(void)
 {
-    // Register user defined event handers
-    ESP_ERROR_CHECK(esp_event_handler_register(ETH_EVENT, ESP_EVENT_ANY_ID, &eth_event_handler, NULL));
+    // Initialize Ethernet driver
+    uint8_t eth_port_cnt = 0;
+    esp_eth_handle_t *eth_handles;
+    ESP_ERROR_CHECK(example_eth_init(&eth_handles, &eth_port_cnt));
 
-    eth_mac_config_t mac_config = ETH_MAC_DEFAULT_CONFIG();
-    eth_phy_config_t phy_config = ETH_PHY_DEFAULT_CONFIG();
-    phy_config.phy_addr = CONFIG_SNIFFER_ETH_PHY_ADDR;
-    phy_config.reset_gpio_num = CONFIG_SNIFFER_ETH_PHY_RST_GPIO;
-#if CONFIG_SNIFFER_USE_INTERNAL_ETHERNET
-    eth_esp32_emac_config_t esp32_emac_config = ETH_ESP32_EMAC_DEFAULT_CONFIG();
-    esp32_emac_config.smi_mdc_gpio_num = CONFIG_SNIFFER_ETH_MDC_GPIO;
-    esp32_emac_config.smi_mdio_gpio_num = CONFIG_SNIFFER_ETH_MDIO_GPIO;
-    esp_eth_mac_t *mac = esp_eth_mac_new_esp32(&esp32_emac_config, &mac_config);
-#if CONFIG_SNIFFER_ETH_PHY_IP101
-    esp_eth_phy_t *phy = esp_eth_phy_new_ip101(&phy_config);
-#elif CONFIG_SNIFFER_ETH_PHY_RTL8201
-    esp_eth_phy_t *phy = esp_eth_phy_new_rtl8201(&phy_config);
-#elif CONFIG_SNIFFER_ETH_PHY_LAN87XX
-    esp_eth_phy_t *phy = esp_eth_phy_new_lan87xx(&phy_config);
-#elif CONFIG_SNIFFER_ETH_PHY_DP83848
-    esp_eth_phy_t *phy = esp_eth_phy_new_dp83848(&phy_config);
-#elif CONFIG_SNIFFER_ETH_PHY_KSZ80XX
-    esp_eth_phy_t *phy = esp_eth_phy_new_ksz80xx(&phy_config);
-#endif
-#elif CONFIG_ETH_USE_SPI_ETHERNET
-    gpio_install_isr_service(0);
-    spi_bus_config_t buscfg = {
-        .miso_io_num = CONFIG_SNIFFER_ETH_SPI_MISO_GPIO,
-        .mosi_io_num = CONFIG_SNIFFER_ETH_SPI_MOSI_GPIO,
-        .sclk_io_num = CONFIG_SNIFFER_ETH_SPI_SCLK_GPIO,
-        .quadwp_io_num = -1,
-        .quadhd_io_num = -1,
-    };
-    ESP_ERROR_CHECK(spi_bus_initialize(CONFIG_SNIFFER_ETH_SPI_HOST, &buscfg, SPI_DMA_CH_AUTO));
-    spi_device_interface_config_t spi_devcfg = {
-        .mode = 0,
-        .clock_speed_hz = CONFIG_SNIFFER_ETH_SPI_CLOCK_MHZ * 1000 * 1000,
-        .spics_io_num = CONFIG_SNIFFER_ETH_SPI_CS_GPIO,
-        .queue_size = 20
-    };
-#if CONFIG_SNIFFER_USE_KSZ8851SNL
-    eth_ksz8851snl_config_t ksz8851snl_config = ETH_KSZ8851SNL_DEFAULT_CONFIG(CONFIG_SNIFFER_ETH_SPI_HOST, &spi_devcfg);
-    ksz8851snl_config.int_gpio_num = CONFIG_SNIFFER_ETH_SPI_INT_GPIO;
-    esp_eth_mac_t *mac = esp_eth_mac_new_ksz8851snl(&ksz8851snl_config, &mac_config);
-    esp_eth_phy_t *phy = esp_eth_phy_new_ksz8851snl(&phy_config);
-#elif CONFIG_SNIFFER_USE_DM9051
-    eth_dm9051_config_t dm9051_config = ETH_DM9051_DEFAULT_CONFIG(CONFIG_SNIFFER_ETH_SPI_HOST, &spi_devcfg);
-    dm9051_config.int_gpio_num = CONFIG_SNIFFER_ETH_SPI_INT_GPIO;
-    esp_eth_mac_t *mac = esp_eth_mac_new_dm9051(&dm9051_config, &mac_config);
-    esp_eth_phy_t *phy = esp_eth_phy_new_dm9051(&phy_config);
-#elif CONFIG_SNIFFER_USE_W5500
-    eth_w5500_config_t w5500_config = ETH_W5500_DEFAULT_CONFIG(CONFIG_SNIFFER_ETH_SPI_HOST, &spi_devcfg);
-    w5500_config.int_gpio_num = CONFIG_SNIFFER_ETH_SPI_INT_GPIO;
-    esp_eth_mac_t *mac = esp_eth_mac_new_w5500(&w5500_config, &mac_config);
-    esp_eth_phy_t *phy = esp_eth_phy_new_w5500(&phy_config);
-#endif
-#endif // CONFIG_ETH_USE_SPI_ETHERNET
-    esp_eth_config_t config = ETH_DEFAULT_CONFIG(mac, phy);
-    esp_eth_handle_t eth_handle = NULL;
-    ESP_ERROR_CHECK(esp_eth_driver_install(&config, &eth_handle));
-#if !CONFIG_SNIFFER_USE_INTERNAL_ETHERNET
-    /* The SPI Ethernet module might doesn't have a burned factory MAC address, we cat to set it manually.
-       02:00:00 is a Locally Administered OUI range so should not be used except when testing on a LAN under your control.
-    */
-    ESP_ERROR_CHECK(esp_eth_ioctl(eth_handle, ETH_CMD_S_MAC_ADDR, (uint8_t[]) {
-        0x02, 0x00, 0x00, 0x12, 0x34, 0x56
-    }));
-#endif
-    /* start Ethernet driver state machine */
-    ESP_ERROR_CHECK(esp_eth_start(eth_handle));
+    if (eth_port_cnt > 0) {
+        // Register user defined event handers
+        ESP_ERROR_CHECK(esp_event_handler_register(ETH_EVENT, ESP_EVENT_ANY_ID, &eth_event_handler, NULL));
 
-    /* Register Ethernet interface to could be used by sniffer */
-    ESP_ERROR_CHECK(sniffer_reg_eth_intf(eth_handle));
+        for (uint32_t i = 0; i < eth_port_cnt; i++) {
+            /* start Ethernet driver state machine */
+            ESP_ERROR_CHECK(esp_eth_start(eth_handles[i]));
+            /* Register Ethernet interface to could be used by sniffer */
+            ESP_ERROR_CHECK(sniffer_reg_eth_intf(eth_handles[i]));
+        }
+    }
 }
-#endif // CONFIG_SNIFFER_NO_ETHERNET
 
 #if CONFIG_SNIFFER_PCAP_DESTINATION_SD
 static struct {
@@ -341,10 +281,8 @@ void app_main(void)
     ESP_ERROR_CHECK(esp_event_loop_create_default());
     /* Initialize WiFi */
     initialize_wifi();
-#ifndef CONFIG_SNIFFER_NO_ETHERNET
     /* Initialize Ethernet */
     initialize_eth();
-#endif
 
     /*--- Initialize Console ---*/
     esp_console_repl_t *repl = NULL;
diff --git a/examples/network/simple_sniffer/sdkconfig.defaults b/examples/network/simple_sniffer/sdkconfig.defaults
index ee62d2d43d..a190affdc5 100644
--- a/examples/network/simple_sniffer/sdkconfig.defaults
+++ b/examples/network/simple_sniffer/sdkconfig.defaults
@@ -19,3 +19,7 @@ CONFIG_ESPTOOLPY_FLASHSIZE_4MB=y
 # FatFS
 CONFIG_FATFS_LFN_HEAP=y
 CONFIG_FATFS_MAX_LFN=31
+
+# Network Interfaces
+CONFIG_EXAMPLE_USE_INTERNAL_ETHERNET=n
+CONFIG_EXAMPLE_USE_SPI_ETHERNET=n

From 823ae5cf4550f6455ed761f496616361980fa4b1 Mon Sep 17 00:00:00 2001
From: Dominic Cerquetti <binary1230@users.noreply.github.com>
Date: Sat, 27 Aug 2022 14:28:20 -0400
Subject: [PATCH 255/665] upgrade ccache installed version to 4.6.2

- primary reason: 4.6.2 fixes errors if the user's home directory contains a space
- alternative fix: the CCACHE_DIR env var can be set to something without a space in it, or set to TMP which properly escapes the home dir name
- there may be other issues with spaces in filenames on builds in other parts of ESP-IDF, see https://github.com/espressif/esp-idf/issues/8364 for more info

tested locally on windows only, use at your own risk
---
 tools/tools.json | 10 +++++-----
 1 file changed, 5 insertions(+), 5 deletions(-)

diff --git a/tools/tools.json b/tools/tools.json
index d09e32b07b..a662b54137 100644
--- a/tools/tools.json
+++ b/tools/tools.json
@@ -947,7 +947,7 @@
       "description": "Ccache (compiler cache)",
       "export_paths": [
         [
-          "ccache-4.3-windows-64"
+          "ccache-4.6.2-windows-x86_64"
         ]
       ],
       "export_vars": {
@@ -975,12 +975,12 @@
       "version_regex": "ccache version ([0-9.]+)",
       "versions": [
         {
-          "name": "4.3",
+          "name": "4.6.2",
           "status": "recommended",
           "win64": {
-            "sha256": "a9cacae73c3906d8193456328bee74f7748cb1559a32eaced9ee78eadd416105",
-            "size": 1550675,
-            "url": "https://github.com/ccache/ccache/releases/download/v4.3/ccache-4.3-windows-64.zip"
+            "sha256": "bf230b0936962eae43a3410d6477a7d0b9308e29f89a3091881d22e2502604c5",
+            "size": 1957177,
+            "url": "https://github.com/ccache/ccache/releases/download/v4.6.2/ccache-4.6.2-windows-x86_64.zip"
           }
         }
       ]

From 0c84879b749884282b5f31487e219bb69ffc5705 Mon Sep 17 00:00:00 2001
From: david zuhn <zoo@blueknobby.com>
Date: Sun, 28 Aug 2022 22:06:32 -0500
Subject: [PATCH 256/665] correct spelling of detect

---
 examples/peripherals/i2c/i2c_tools/main/cmd_i2ctools.c | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/examples/peripherals/i2c/i2c_tools/main/cmd_i2ctools.c b/examples/peripherals/i2c/i2c_tools/main/cmd_i2ctools.c
index 1c5b7595e1..8d30ede7b8 100644
--- a/examples/peripherals/i2c/i2c_tools/main/cmd_i2ctools.c
+++ b/examples/peripherals/i2c/i2c_tools/main/cmd_i2ctools.c
@@ -148,7 +148,7 @@ static int do_i2cdetect_cmd(int argc, char **argv)
     return 0;
 }
 
-static void register_i2cdectect(void)
+static void register_i2cdetect(void)
 {
     const esp_console_cmd_t i2cdetect_cmd = {
         .command = "i2cdetect",
@@ -407,7 +407,7 @@ static void register_i2cdump(void)
 void register_i2ctools(void)
 {
     register_i2cconfig();
-    register_i2cdectect();
+    register_i2cdetect();
     register_i2cget();
     register_i2cset();
     register_i2cdump();

From 30e47072f99ed1c6f313b335e33573c4634682a6 Mon Sep 17 00:00:00 2001
From: zwl <zhaoweiliang@espressif.com>
Date: Mon, 8 Aug 2022 21:57:22 +0800
Subject: [PATCH 257/665] add set/get txpwr api and fix issues such as
 disconnect and abnormal tx behavior for esp32c2

---
 components/bt/controller/esp32c2/bt.c         | 124 +++++++++++++++++-
 .../bt/controller/lib_esp32c2/esp32c2-bt-lib  |   2 +-
 .../bt/include/esp32c2/include/esp_bt.h       |  59 ++++++---
 .../bt/porting/nimble/include/nimble/ble.h    |   3 +-
 components/esp_rom/esp32c2/ld/esp32c2.rom.ld  |  17 ---
 5 files changed, 165 insertions(+), 40 deletions(-)

diff --git a/components/bt/controller/esp32c2/bt.c b/components/bt/controller/esp32c2/bt.c
index dbad0cc881..65cfc8b2ac 100644
--- a/components/bt/controller/esp32c2/bt.c
+++ b/components/bt/controller/esp32c2/bt.c
@@ -61,6 +61,12 @@
 #define EXT_FUNC_VERSION             0x20220125
 #define EXT_FUNC_MAGIC_VALUE         0xA5A5A5A5
 
+
+#ifdef CONFIG_BT_BLUEDROID_ENABLED
+/* ACL_DATA_MBUF_LEADINGSPCAE: The leadingspace in user info header for ACL data */
+#define ACL_DATA_MBUF_LEADINGSPCAE    4
+#endif
+
 /* Types definition
  ************************************************************************
  */
@@ -125,6 +131,8 @@ extern int ble_sm_alg_gen_dhkey(const uint8_t *peer_pub_key_x,
                                 const uint8_t *peer_pub_key_y,
                                 const uint8_t *our_priv_key, uint8_t *out_dhkey);
 extern int ble_sm_alg_gen_key_pair(uint8_t *pub, uint8_t *priv);
+extern int ble_txpwr_set(esp_ble_enhanced_power_type_t power_type, uint16_t handle, int power_level);
+extern int ble_txpwr_get(esp_ble_enhanced_power_type_t power_type, uint16_t handle);
 
 /* Local Function Declaration
  *********************************************************************
@@ -175,6 +183,7 @@ static void btdm_slp_tmr_callback(void *arg);
 static DRAM_ATTR esp_timer_handle_t s_btdm_slp_tmr = NULL;
 #endif
 
+
 static const struct osi_coex_funcs_t s_osi_coex_funcs_ro = {
     ._magic = OSI_COEX_MAGIC_VALUE,
     ._version = OSI_COEX_VERSION,
@@ -238,6 +247,7 @@ static void coex_schm_status_bit_clear_wrapper(uint32_t type, uint32_t status)
 #endif
 }
 #ifdef CONFIG_BT_BLUEDROID_ENABLED
+
 bool esp_vhci_host_check_send_available(void)
 {
     if (ble_controller_status != ESP_BT_CONTROLLER_STATUS_ENABLED) {
@@ -295,7 +305,7 @@ void esp_vhci_host_send_packet(uint8_t *data, uint16_t len)
     }
 
     if (*(data) == DATA_TYPE_ACL) {
-        struct os_mbuf *om = os_msys_get_pkthdr(0, 0);
+        struct os_mbuf *om = os_msys_get_pkthdr(0, ACL_DATA_MBUF_LEADINGSPCAE);
         assert(om);
         memcpy(om->om_data, &data[1], len - 1);
         om->om_len = len - 1;
@@ -770,16 +780,120 @@ esp_bt_controller_status_t esp_bt_controller_get_status(void)
 /* extra functions */
 esp_err_t esp_ble_tx_power_set(esp_ble_power_type_t power_type, esp_power_level_t power_level)
 {
-    ESP_LOGW(NIMBLE_PORT_LOG_TAG, "%s not implemented, return OK", __func__);
-    return ESP_OK;
+    esp_err_t stat = ESP_FAIL;
+
+    switch (power_type) {
+    case ESP_BLE_PWR_TYPE_DEFAULT:
+    case ESP_BLE_PWR_TYPE_ADV:
+    case ESP_BLE_PWR_TYPE_SCAN:
+        if (ble_txpwr_set(ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT, 0, power_level) == 0) {
+            stat = ESP_OK;
+        }
+        break;
+    case ESP_BLE_PWR_TYPE_CONN_HDL0:
+    case ESP_BLE_PWR_TYPE_CONN_HDL1:
+    case ESP_BLE_PWR_TYPE_CONN_HDL2:
+    case ESP_BLE_PWR_TYPE_CONN_HDL3:
+    case ESP_BLE_PWR_TYPE_CONN_HDL4:
+    case ESP_BLE_PWR_TYPE_CONN_HDL5:
+    case ESP_BLE_PWR_TYPE_CONN_HDL6:
+    case ESP_BLE_PWR_TYPE_CONN_HDL7:
+    case ESP_BLE_PWR_TYPE_CONN_HDL8:
+        if (ble_txpwr_set(ESP_BLE_ENHANCED_PWR_TYPE_CONN, power_type, power_level) == 0) {
+            stat = ESP_OK;
+        }
+        break;
+    default:
+        stat = ESP_ERR_NOT_SUPPORTED;
+        break;
+    }
+
+    return stat;
+}
+
+esp_err_t esp_ble_tx_power_set_enhanced(esp_ble_enhanced_power_type_t power_type, uint16_t handle, esp_power_level_t power_level)
+{
+    esp_err_t stat = ESP_FAIL;
+    switch (power_type) {
+    case ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT:
+    case ESP_BLE_ENHANCED_PWR_TYPE_SCAN:
+    case ESP_BLE_ENHANCED_PWR_TYPE_INIT:
+        if (ble_txpwr_set(ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT, 0, power_level) == 0) {
+            stat = ESP_OK;
+        }
+        break;
+    case ESP_BLE_ENHANCED_PWR_TYPE_ADV:
+    case ESP_BLE_ENHANCED_PWR_TYPE_CONN:
+        if (ble_txpwr_set(power_type, handle, power_level) == 0) {
+            stat = ESP_OK;
+        }
+        break;
+    default:
+        stat = ESP_ERR_NOT_SUPPORTED;
+        break;
+    }
+
+    return stat;
 }
 
 esp_power_level_t esp_ble_tx_power_get(esp_ble_power_type_t power_type)
 {
-    ESP_LOGW(NIMBLE_PORT_LOG_TAG, "%s not implemented, return OK", __func__);
-    return ESP_PWR_LVL_N0;
+    int tx_level = 0;
+
+    switch (power_type) {
+    case ESP_BLE_PWR_TYPE_ADV:
+    case ESP_BLE_PWR_TYPE_SCAN:
+    case ESP_BLE_PWR_TYPE_DEFAULT:
+        tx_level = ble_txpwr_get(ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT, 0);
+        break;
+    case ESP_BLE_PWR_TYPE_CONN_HDL0:
+    case ESP_BLE_PWR_TYPE_CONN_HDL1:
+    case ESP_BLE_PWR_TYPE_CONN_HDL2:
+    case ESP_BLE_PWR_TYPE_CONN_HDL3:
+    case ESP_BLE_PWR_TYPE_CONN_HDL4:
+    case ESP_BLE_PWR_TYPE_CONN_HDL5:
+    case ESP_BLE_PWR_TYPE_CONN_HDL6:
+    case ESP_BLE_PWR_TYPE_CONN_HDL7:
+    case ESP_BLE_PWR_TYPE_CONN_HDL8:
+        tx_level = ble_txpwr_get(ESP_BLE_ENHANCED_PWR_TYPE_CONN, power_type);
+        break;
+    default:
+        return ESP_PWR_LVL_INVALID;
+    }
+
+    if (tx_level < 0) {
+        return ESP_PWR_LVL_INVALID;
+    }
+
+    return (esp_power_level_t)tx_level;
 }
 
+esp_power_level_t esp_ble_tx_power_get_enhanced(esp_ble_enhanced_power_type_t power_type, uint16_t handle)
+{
+    int tx_level = 0;
+
+    switch (power_type) {
+    case ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT:
+    case ESP_BLE_ENHANCED_PWR_TYPE_SCAN:
+    case ESP_BLE_ENHANCED_PWR_TYPE_INIT:
+        tx_level = ble_txpwr_get(ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT, 0);
+        break;
+    case ESP_BLE_ENHANCED_PWR_TYPE_ADV:
+    case ESP_BLE_ENHANCED_PWR_TYPE_CONN:
+        tx_level = ble_txpwr_get(power_type, handle);
+        break;
+    default:
+        return ESP_PWR_LVL_INVALID;
+    }
+
+    if (tx_level < 0) {
+       return ESP_PWR_LVL_INVALID;
+    }
+
+    return (esp_power_level_t)tx_level;
+}
+
+
 #if (!CONFIG_BT_NIMBLE_ENABLED) && (CONFIG_BT_CONTROLLER_ENABLED == true)
 
 #define BLE_SM_KEY_ERR 0x17
diff --git a/components/bt/controller/lib_esp32c2/esp32c2-bt-lib b/components/bt/controller/lib_esp32c2/esp32c2-bt-lib
index 34e6a82bab..09e1db0eec 160000
--- a/components/bt/controller/lib_esp32c2/esp32c2-bt-lib
+++ b/components/bt/controller/lib_esp32c2/esp32c2-bt-lib
@@ -1 +1 @@
-Subproject commit 34e6a82bab1a0d09eb8d96277d8c7b4d9006071e
+Subproject commit 09e1db0eec6bc41d1742c9ab3ebba3884f9277f1
diff --git a/components/bt/include/esp32c2/include/esp_bt.h b/components/bt/include/esp32c2/include/esp_bt.h
index 3cac31b703..0a844dba0d 100644
--- a/components/bt/include/esp32c2/include/esp_bt.h
+++ b/components/bt/include/esp32c2/include/esp_bt.h
@@ -76,25 +76,34 @@ typedef enum {
  * @brief Bluetooth TX power level(index), it's just a index corresponding to power(dbm).
  */
 typedef enum {
-    ESP_PWR_LVL_N27 = 0,              /*!< Corresponding to -27dbm */
-    ESP_PWR_LVL_N24 = 1,              /*!< Corresponding to -24dbm */
-    ESP_PWR_LVL_N21 = 2,              /*!< Corresponding to -21dbm */
-    ESP_PWR_LVL_N18 = 3,              /*!< Corresponding to -18dbm */
-    ESP_PWR_LVL_N15 = 4,              /*!< Corresponding to -15dbm */
-    ESP_PWR_LVL_N12 = 5,              /*!< Corresponding to -12dbm */
-    ESP_PWR_LVL_N9  = 6,              /*!< Corresponding to  -9dbm */
-    ESP_PWR_LVL_N6  = 7,              /*!< Corresponding to  -6dbm */
-    ESP_PWR_LVL_N3  = 8,              /*!< Corresponding to  -3dbm */
-    ESP_PWR_LVL_N0  = 9,              /*!< Corresponding to   0dbm */
-    ESP_PWR_LVL_P3  = 10,             /*!< Corresponding to  +3dbm */
-    ESP_PWR_LVL_P6  = 11,             /*!< Corresponding to  +6dbm */
-    ESP_PWR_LVL_P9  = 12,             /*!< Corresponding to  +9dbm */
-    ESP_PWR_LVL_P12 = 13,             /*!< Corresponding to  +12dbm */
-    ESP_PWR_LVL_P15 = 14,             /*!< Corresponding to  +15dbm */
-    ESP_PWR_LVL_P18 = 15,             /*!< Corresponding to  +18dbm */
+    ESP_PWR_LVL_N24 = 0,              /*!< Corresponding to -24dbm */
+    ESP_PWR_LVL_N21 = 1,              /*!< Corresponding to -21dbm */
+    ESP_PWR_LVL_N18 = 2,              /*!< Corresponding to -18dbm */
+    ESP_PWR_LVL_N15 = 3,              /*!< Corresponding to -15dbm */
+    ESP_PWR_LVL_N12 = 4,              /*!< Corresponding to -12dbm */
+    ESP_PWR_LVL_N9  = 5,              /*!< Corresponding to  -9dbm */
+    ESP_PWR_LVL_N6  = 6,              /*!< Corresponding to  -6dbm */
+    ESP_PWR_LVL_N3  = 7,              /*!< Corresponding to  -3dbm */
+    ESP_PWR_LVL_N0  = 8,              /*!< Corresponding to   0dbm */
+    ESP_PWR_LVL_P3  = 9,             /*!< Corresponding to  +3dbm */
+    ESP_PWR_LVL_P6  = 10,             /*!< Corresponding to  +6dbm */
+    ESP_PWR_LVL_P9  = 11,             /*!< Corresponding to  +9dbm */
+    ESP_PWR_LVL_P12 = 12,             /*!< Corresponding to  +12dbm */
+    ESP_PWR_LVL_P15 = 13,             /*!< Corresponding to  +15dbm */
+    ESP_PWR_LVL_P18 = 14,             /*!< Corresponding to  +18dbm */
+    ESP_PWR_LVL_P21 = 15,              /*!< Corresponding to  +21dbm */
     ESP_PWR_LVL_INVALID = 0xFF,         /*!< Indicates an invalid value */
 } esp_power_level_t;
 
+typedef enum {
+    ESP_BLE_ENHANCED_PWR_TYPE_DEFAULT = 0,
+    ESP_BLE_ENHANCED_PWR_TYPE_ADV,
+    ESP_BLE_ENHANCED_PWR_TYPE_SCAN,
+    ESP_BLE_ENHANCED_PWR_TYPE_INIT,
+    ESP_BLE_ENHANCED_PWR_TYPE_CONN,
+    ESP_BLE_ENHANCED_PWR_TYPE_MAX,
+} esp_ble_enhanced_power_type_t;
+
 typedef struct {
     uint8_t type;
     uint8_t val[6];
@@ -117,6 +126,24 @@ esp_err_t esp_ble_tx_power_set(esp_ble_power_type_t power_type, esp_power_level_
  */
 esp_power_level_t esp_ble_tx_power_get(esp_ble_power_type_t power_type);
 
+/**
+ * @brief  ENHANCED API for Setting BLE TX power
+ *         Connection Tx power should only be set after connection created.
+ * @param  power_type : The enhanced type of which tx power, could set Advertising/Connection/Default and etc
+ * @param  handle : The handle of Advertising or Connection and the value 0 for other enhanced power types.
+ * @param  power_level: Power level(index) corresponding to absolute value(dbm)
+ * @return              ESP_OK - success, other - failed
+ */
+esp_err_t esp_ble_tx_power_set_enhanced(esp_ble_enhanced_power_type_t power_type, uint16_t handle, esp_power_level_t power_level);
+
+/**
+ * @brief  ENHANCED API of Getting BLE TX power
+ *         Connection Tx power should only be get after connection created.
+ * @param  power_type : The enhanced type of which tx power, could set Advertising/Connection/Default and etc
+ * @param  handle : The handle of Advertising or Connection and the value 0 for other enhanced power types.
+ * @return             >= 0 - Power level, < 0 - Invalid
+ */
+esp_power_level_t esp_ble_tx_power_get_enhanced(esp_ble_enhanced_power_type_t power_type, uint16_t handle);
 
 #define CONFIG_VERSION  0x20220729
 #define CONFIG_MAGIC    0x5A5AA5A5
diff --git a/components/bt/porting/nimble/include/nimble/ble.h b/components/bt/porting/nimble/include/nimble/ble.h
index 5f47299e3e..f037d3565b 100644
--- a/components/bt/porting/nimble/include/nimble/ble.h
+++ b/components/bt/porting/nimble/include/nimble/ble.h
@@ -116,9 +116,10 @@ struct ble_mbuf_hdr_rxinfo
 struct ble_mbuf_hdr_txinfo
 {
     uint8_t flags;
-    uint8_t offset;
+    uint8_t reserve0;
     uint8_t pyld_len;
     uint8_t hdr_byte;
+    uint16_t offset;
 };
 
 struct ble_mbuf_hdr
diff --git a/components/esp_rom/esp32c2/ld/esp32c2.rom.ld b/components/esp_rom/esp32c2/ld/esp32c2.rom.ld
index 82275d2481..e782a058b2 100644
--- a/components/esp_rom/esp32c2/ld/esp32c2.rom.ld
+++ b/components/esp_rom/esp32c2/ld/esp32c2.rom.ld
@@ -720,7 +720,6 @@ r_ble_ll_conn_cth_flow_have_credit = 0x40000d6c;
 r_ble_ll_conn_cth_flow_is_enabled = 0x40000d70;
 r_ble_ll_conn_cth_flow_process_cmd = 0x40000d74;
 r_ble_ll_conn_cth_flow_set_buffers = 0x40000d78;
-r_ble_ll_conn_enqueue_pkt = 0x40000d7c;
 r_ble_ll_conn_ext_master_init = 0x40000d84;
 r_ble_ll_conn_find_active_conn = 0x40000d88;
 r_ble_ll_conn_get_active_conn = 0x40000d8c;
@@ -752,7 +751,6 @@ r_ble_ll_conn_master_init = 0x40000df8;
 r_ble_ll_conn_module_reset = 0x40000e04;
 r_ble_ll_conn_next_event = 0x40000e08;
 r_ble_ll_conn_num_comp_pkts_event_send = 0x40000e0c;
-r_ble_ll_conn_prepare_tx_pdu = 0x40000e10;
 r_ble_ll_conn_process_conn_params = 0x40000e14;
 r_ble_ll_conn_req_peer_sca = 0x40000e18;
 r_ble_ll_conn_rx_data_pdu = 0x40000e1c;
@@ -904,7 +902,6 @@ r_ble_ll_hw_err_timer_cb = 0x400010a0;
 r_ble_ll_hw_error = 0x400010a4;
 r_ble_ll_init_alloc_conn_comp_ev = 0x400010ac;
 r_ble_ll_init_get_conn_comp_ev = 0x400010b0;
-r_ble_ll_init_rx_pkt_in = 0x400010b4;
 r_ble_ll_is_addr_empty = 0x400010b8;
 r_ble_ll_is_controller_busy = 0x400010bc;
 r_ble_ll_is_on_resolv_list = 0x400010c0;
@@ -914,7 +911,6 @@ r_ble_ll_is_valid_adv_mode = 0x400010cc;
 r_ble_ll_is_valid_own_addr_type = 0x400010d0;
 r_ble_ll_is_valid_public_addr = 0x400010d4;
 r_ble_ll_is_valid_random_addr = 0x400010d8;
-r_ble_ll_mbuf_init = 0x400010dc;
 r_ble_ll_misc_options_set = 0x400010e0;
 r_ble_ll_modify_sca = 0x400010e4;
 r_ble_ll_modify_sca_action = 0x400010e8;
@@ -934,7 +930,6 @@ r_ble_ll_read_local_p256_pub_key = 0x4000111c;
 r_ble_ll_read_rf_path_compensation = 0x40001120;
 r_ble_ll_read_supp_features = 0x40001124;
 r_ble_ll_read_supp_states = 0x40001128;
-r_ble_ll_read_tx_power = 0x4000112c;
 r_ble_ll_reset = 0x40001130;
 r_ble_ll_resolv_clear_all_pl_bit = 0x40001134;
 r_ble_ll_resolv_clear_all_wl_bit = 0x40001138;
@@ -1007,7 +1002,6 @@ r_ble_ll_scan_record_new_adv = 0x40001250;
 r_ble_ll_scan_refresh_nrpa = 0x40001254;
 r_ble_ll_scan_reset = 0x40001258;
 r_ble_ll_scan_rx_pkt_in = 0x4000125c;
-r_ble_ll_scan_rx_pkt_in_on_legacy = 0x40001264;
 r_ble_ll_scan_rx_pkt_in_restore_addr_data = 0x40001268;
 r_ble_ll_scan_rxed = 0x4000126c;
 r_ble_ll_scan_send_adv_report = 0x40001270;
@@ -1072,7 +1066,6 @@ r_ble_ll_trace_u32 = 0x40001384;
 r_ble_ll_trace_u32x2 = 0x40001388;
 r_ble_ll_trace_u32x3 = 0x4000138c;
 r_ble_ll_tx_flat_mbuf_pducb = 0x40001390;
-r_ble_ll_tx_mbuf_pducb = 0x40001394;
 r_ble_ll_tx_pkt_in = 0x40001398;
 r_ble_ll_update_max_tx_octets_phy_mode = 0x4000139c;
 r_ble_ll_usecs_to_ticks_round_up = 0x400013a0;
@@ -1154,7 +1147,6 @@ r_ble_lll_conn_coex_dpc_update_on_event_end = 0x400014e0;
 r_ble_lll_conn_coex_dpc_update_on_event_scheduled = 0x400014e4;
 r_ble_lll_conn_coex_dpc_update_on_event_started = 0x400014e8;
 r_ble_lll_conn_cth_flow_alloc_credit = 0x400014ec;
-r_ble_lll_conn_cth_flow_free_credit = 0x400014f0;
 r_ble_lll_conn_current_sm_over = 0x400014f4;
 r_ble_lll_conn_env_deinit = 0x400014fc;
 r_ble_lll_conn_env_init = 0x40001500;
@@ -1167,16 +1159,13 @@ r_ble_lll_conn_free_rx_mbuf = 0x40001518;
 r_ble_lll_conn_get_addr_info_from_rx_buf = 0x4000151c;
 r_ble_lll_conn_get_ce_end_time = 0x40001520;
 r_ble_lll_conn_get_next_sched_time = 0x40001524;
-r_ble_lll_conn_get_rx_mbuf = 0x40001528;
 r_ble_lll_conn_halt = 0x4000152c;
 r_ble_lll_conn_master_common_init = 0x40001530;
 r_ble_lll_conn_master_new = 0x40001534;
 r_ble_lll_conn_module_deinit = 0x40001538;
 r_ble_lll_conn_module_reset = 0x40001540;
-r_ble_lll_conn_no_mem_evt_pre_cb = 0x40001544;
 r_ble_lll_conn_pre_process = 0x40001548;
 r_ble_lll_conn_process_acked_pdu = 0x4000154c;
-r_ble_lll_conn_process_in_isr = 0x40001550;
 r_ble_lll_conn_recv_ack = 0x40001554;
 r_ble_lll_conn_recv_valid_packet = 0x40001558;
 r_ble_lll_conn_reset_pending_sched = 0x4000155c;
@@ -1184,7 +1173,6 @@ r_ble_lll_conn_rx_pkt_isr = 0x40001560;
 r_ble_lll_conn_sched_next_anchor = 0x40001564;
 r_ble_lll_conn_sched_next_event = 0x40001568;
 r_ble_lll_conn_set_slave_flow_control = 0x4000156c;
-r_ble_lll_conn_slave_new = 0x40001570;
 r_ble_lll_conn_sm_new = 0x40001574;
 r_ble_lll_conn_sm_npl_deinit = 0x40001578;
 r_ble_lll_conn_sm_npl_init = 0x4000157c;
@@ -1210,7 +1198,6 @@ r_ble_lll_dtm_rx_sched_cb = 0x400015cc;
 r_ble_lll_dtm_rx_start = 0x400015d0;
 r_ble_lll_dtm_rx_test = 0x400015d4;
 r_ble_lll_dtm_set_next = 0x400015d8;
-r_ble_lll_dtm_tx_create_ctx = 0x400015dc;
 r_ble_lll_dtm_tx_done = 0x400015e0;
 r_ble_lll_dtm_tx_sched_cb = 0x400015e4;
 r_ble_lll_dtm_tx_test = 0x400015e8;
@@ -1278,7 +1265,6 @@ r_ble_lll_scan_period_timer_cb = 0x400016e0;
 r_ble_lll_scan_process_adv_in_isr = 0x400016e4;
 r_ble_lll_scan_req_backoff = 0x400016ec;
 r_ble_lll_scan_restart = 0x400016f0;
-r_ble_lll_scan_rx_pkt_isr = 0x400016fc;
 r_ble_lll_scan_sched_next_aux = 0x40001700;
 r_ble_lll_scan_sched_remove = 0x40001704;
 r_ble_lll_scan_start = 0x40001708;
@@ -1350,7 +1336,6 @@ r_ble_phy_get_packet_status = 0x40001818;
 r_ble_phy_get_pyld_time_offset = 0x4000181c;
 r_ble_phy_get_rx_phy_mode = 0x40001820;
 r_ble_phy_get_seq_end_st = 0x40001824;
-r_ble_phy_isr = 0x4000182c;
 r_ble_phy_max_data_pdu_pyld = 0x40001830;
 r_ble_phy_mode_config = 0x40001834;
 r_ble_phy_mode_convert = 0x40001838;
@@ -1379,9 +1364,7 @@ r_ble_phy_set_conn_ind_pdu = 0x40001890;
 r_ble_phy_set_conn_mode = 0x40001894;
 r_ble_phy_set_dev_address = 0x40001898;
 r_ble_phy_set_rx_pwr_compensation = 0x4000189c;
-r_ble_phy_set_rxhdr = 0x400018a0;
 r_ble_phy_set_scan_mode = 0x400018a4;
-r_ble_phy_set_sequence_mode = 0x400018a8;
 r_ble_phy_set_single_packet_rx_sequence = 0x400018ac;
 r_ble_phy_set_single_packet_tx_sequence = 0x400018b0;
 r_ble_phy_set_tx_rx_transition = 0x400018b4;

From 27ea222bb5861c1a88472a483d75cd15a4ff7caa Mon Sep 17 00:00:00 2001
From: daiziyan <daiziyan@madcowdeMacBook-Air-96.local>
Date: Tue, 23 Aug 2022 17:09:09 +0800
Subject: [PATCH 258/665] docs: added CN translation for bluetooth-low-enery
 and bluetooth-classic

---
 .../release-5.x/bluetooth-classic.rst         | 12 ++--
 .../release-5.x/bluetooth-low-energy.rst      | 10 +--
 .../release-5.x/removed-components.rst        |  2 +
 .../release-5.x/bluetooth-classic.rst         | 65 ++++++++++++++++++-
 .../release-5.x/bluetooth-low-energy.rst      | 46 ++++++++++++-
 .../release-5.x/removed-components.rst        |  4 ++
 6 files changed, 127 insertions(+), 12 deletions(-)

diff --git a/docs/en/migration-guides/release-5.x/bluetooth-classic.rst b/docs/en/migration-guides/release-5.x/bluetooth-classic.rst
index fb46287a16..7e6c16cc60 100644
--- a/docs/en/migration-guides/release-5.x/bluetooth-classic.rst
+++ b/docs/en/migration-guides/release-5.x/bluetooth-classic.rst
@@ -1,6 +1,8 @@
 Bluetooth Classic
 =================
 
+:link_to_translation:`zh_CN:[中文]`
+
 Bluedroid
 ---------
 
@@ -11,19 +13,18 @@ Bluedroid
             - ``ESP_HF_CME_MEMEORY_FULL`` renamed to ``ESP_HF_CME_MEMORY_FULL``
             - ``ESP_HF_CME_MEMEORY_FAILURE`` renamed to ``ESP_HF_CME_MEMORY_FAILURE``
 
-
     - :component_file:`bt/host/bluedroid/api/include/api/esp_hf_ag_api.h`
 
-        - ``esp_bt_hf_init(esp_bd_addr_t remote_addr)`` changes into ``esp_hf_ag_init(void)``.
+        - ``esp_bt_hf_init(esp_bd_addr_t remote_addr)`` changes into ``esp_hf_ag_init(void)``
 
         - ``esp_bt_hf_deinit(esp_bd_addr_t remote_addr)`` changes into ``esp_hf_ag_deinit(void)``
 
             Along with this change, the `bt_bdaddr_t init` and  `bt_bdaddr_t deinit` has been removed from `union btc_arg_t`.
 
-        - ``esp_bt_hf_register_callback`` is now changed into ``esp_hf_ag_register_callback``.
+        - ``esp_bt_hf_register_callback`` changes into ``esp_hf_ag_register_callback``
 
         - ``esp_bt_hf_connect`` changes into ``esp_hf_ag_slc_connect``
-        
+
         - ``esp_bt_hf_disconnect`` changes into ``esp_hf_ag_slc_disconnect``
 
         - ``esp_bt_hf_connect_audio`` changes into ``esp_hf_ag_audio_connect``
@@ -33,7 +34,7 @@ Bluedroid
         - ``esp_bt_hf_vra`` changes into ``esp_hf_ag_vra_control``
 
         - ``esp_bt_hf_volume_control`` changes into ``esp_hf_ag_volume_control``
-        
+
         - ``esp_hf_unat_response`` changes into ``esp_hf_ag_unknown_at_send``
 
         - ``esp_bt_hf_cmee_response`` changes into ``esp_hf_ag_cmee_send``
@@ -61,4 +62,3 @@ Bluedroid
         - ``esp_bt_hf_register_data_callback`` changes into ``esp_hf_ag_register_data_callback``
 
         - ``esp_hf_outgoing_data_ready`` changes into ``esp_hf_ag_outgoing_data_ready``
-        
\ No newline at end of file
diff --git a/docs/en/migration-guides/release-5.x/bluetooth-low-energy.rst b/docs/en/migration-guides/release-5.x/bluetooth-low-energy.rst
index ded3985925..e8cc275093 100644
--- a/docs/en/migration-guides/release-5.x/bluetooth-low-energy.rst
+++ b/docs/en/migration-guides/release-5.x/bluetooth-low-energy.rst
@@ -1,6 +1,8 @@
 Bluetooth Low Energy
 ====================
 
+:link_to_translation:`zh_CN:[中文]`
+
 Bluedroid
 ---------
 
@@ -8,7 +10,7 @@ Bluedroid
 
     - :component_file:`bt/host/bluedroid/api/include/api/esp_gap_ble_api.h`
 
-        - In :cpp:enum:`esp_gap_ble_cb_event_t`
+        - In :cpp:enum:`esp_gap_ble_cb_event_t`:
 
             - ``ESP_GAP_BLE_SET_PREFERED_DEFAULT_PHY_COMPLETE_EVT`` renamed to ``ESP_GAP_BLE_SET_PREFERRED_DEFAULT_PHY_COMPLETE_EVT``
             - ``ESP_GAP_BLE_SET_PREFERED_PHY_COMPLETE_EVT`` renamed to ``ESP_GAP_BLE_SET_PREFERRED_PHY_COMPLETE_EVT``
@@ -22,7 +24,7 @@ Bluedroid
 
     - :component_file:`bt/host/bluedroid/api/include/api/esp_gatt_defs.h`
 
-        - In :cpp:enum:`esp_gatt_status_t`
+        - In :cpp:enum:`esp_gatt_status_t`:
 
             - ``ESP_GATT_ENCRYPED_MITM`` renamed to ``ESP_GATT_ENCRYPTED_MITM``
             - ``ESP_GATT_ENCRYPED_NO_MITM`` renamed to ``ESP_GATT_ENCRYPTED_NO_MITM``
@@ -34,10 +36,10 @@ Nimble
 
     - :component_file:`bt/host/nimble/esp-hci/include/esp_nimble_hci.h`
 
-        - Remove : esp_err_t esp_nimble_hci_and_controller_init(void);
+        - Remove ``esp_err_t esp_nimble_hci_and_controller_init(void)``
 
             - Controller initialization, enable and HCI initialization calls have been moved to `nimble_port_init`. This function can be deleted directly.
 
-        - Remove : esp_err_t esp_nimble_hci_and_controller_deinit(void);
+        - Remove ``esp_err_t esp_nimble_hci_and_controller_deinit(void)``
 
             - Controller deinitialization, disable and HCI deinitialization calls have been moved to `nimble_port_deinit`. This function can be deleted directly.
diff --git a/docs/en/migration-guides/release-5.x/removed-components.rst b/docs/en/migration-guides/release-5.x/removed-components.rst
index 9506d0b38a..a33aef1904 100644
--- a/docs/en/migration-guides/release-5.x/removed-components.rst
+++ b/docs/en/migration-guides/release-5.x/removed-components.rst
@@ -1,6 +1,8 @@
 Removed or Deprecated Components
 ================================
 
+:link_to_translation:`zh_CN:[中文]`
+
 Components Moved to IDF Component Registry
 ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
 
diff --git a/docs/zh_CN/migration-guides/release-5.x/bluetooth-classic.rst b/docs/zh_CN/migration-guides/release-5.x/bluetooth-classic.rst
index 01cd8f5820..cb607f0502 100644
--- a/docs/zh_CN/migration-guides/release-5.x/bluetooth-classic.rst
+++ b/docs/zh_CN/migration-guides/release-5.x/bluetooth-classic.rst
@@ -1 +1,64 @@
-.. include:: ../../../en/migration-guides/release-5.x/bluetooth-classic.rst
+经典蓝牙
+=================
+
+:link_to_translation:`en:[English]`
+
+Bluedroid
+---------
+
+    - :component_file:`bt/host/bluedroid/api/include/api/esp_hf_defs.h`
+
+        - 在 :cpp:enum:`esp_hf_cme_err_t` 中
+
+            - ``ESP_HF_CME_MEMEORY_FULL`` 改名为 ``ESP_HF_CME_MEMORY_FULL``
+            - ``ESP_HF_CME_MEMEORY_FAILURE`` 改名为 ``ESP_HF_CME_MEMORY_FAILURE``
+
+    - :component_file:`bt/host/bluedroid/api/include/api/esp_hf_ag_api.h`
+
+        - ``esp_bt_hf_init(esp_bd_addr_t remote_addr)`` 改为 ``esp_hf_ag_init(void)``
+
+        - ``esp_bt_hf_deinit(esp_bd_addr_t remote_addr)`` 改为 ``esp_hf_ag_deinit(void)``
+
+            除此之外，`bt_bdaddr_t init` 和 `bt_bdaddr_t deinit` 已经从 `union btc_arg_t` 中移除。
+
+        - ``esp_bt_hf_register_callback`` 改为 ``esp_hf_ag_register_callback``
+
+        - ``esp_bt_hf_connect`` 改为 ``esp_hf_ag_slc_connect``
+
+        - ``esp_bt_hf_disconnect`` 改为 ``esp_hf_ag_slc_disconnect``
+
+        - ``esp_bt_hf_connect_audio`` 改为 ``esp_hf_ag_audio_connect``
+
+        - ``esp_bt_hf_disconnect_audio`` 改为 ``esp_hf_ag_audio_disconnect``
+
+        - ``esp_bt_hf_vra`` 改为 ``esp_hf_ag_vra_control``
+
+        - ``esp_bt_hf_volume_control`` 改为 ``esp_hf_ag_volume_control``
+
+        - ``esp_hf_unat_response`` 改为 ``esp_hf_ag_unknown_at_send``
+
+        - ``esp_bt_hf_cmee_response`` 改为 ``esp_hf_ag_cmee_send``
+
+        - ``esp_bt_hf_indchange_notification`` 改为 ``esp_hf_ag_devices_status_indchange``
+
+        - ``esp_bt_hf_cind_response`` 改为 ``esp_hf_ag_cind_response``
+
+        - ``esp_bt_hf_cops_response`` 改为 ``esp_hf_ag_cops_response``
+
+        - ``esp_bt_hf_clcc_response`` 改为 ``esp_hf_ag_clcc_response``
+
+        - ``esp_bt_hf_cnum_response`` 改为 ``esp_hf_ag_cnum_response``
+
+        - ``esp_bt_hf_bsir`` 改为 ``esp_hf_ag_bsir``
+
+        - ``esp_bt_hf_answer_call`` 改为 ``esp_hf_ag_answer_call``
+
+        - ``esp_bt_hf_reject_call`` 改为 ``esp_hf_ag_reject_call``
+
+        - ``esp_bt_hf_out_call`` 改为 ``esp_hf_ag_out_call``
+
+        - ``esp_bt_hf_end_call`` 改为 ``esp_hf_ag_end_call``
+
+        - ``esp_bt_hf_register_data_callback`` 改为 ``esp_hf_ag_register_data_callback``
+
+        - ``esp_hf_outgoing_data_ready`` 改为 ``esp_hf_ag_outgoing_data_ready``
diff --git a/docs/zh_CN/migration-guides/release-5.x/bluetooth-low-energy.rst b/docs/zh_CN/migration-guides/release-5.x/bluetooth-low-energy.rst
index 15cd74bfc2..99affc7912 100644
--- a/docs/zh_CN/migration-guides/release-5.x/bluetooth-low-energy.rst
+++ b/docs/zh_CN/migration-guides/release-5.x/bluetooth-low-energy.rst
@@ -1 +1,45 @@
-.. include:: ../../../en/migration-guides/release-5.x/bluetooth-low-energy.rst
+低功耗蓝牙
+====================
+
+:link_to_translation:`en:[English]`
+
+Bluedroid
+---------
+
+    以下 Bluedroid 宏、类型和函数已被重命名：
+
+    - :component_file:`bt/host/bluedroid/api/include/api/esp_gap_ble_api.h`
+
+        - :cpp:enum:`esp_gap_ble_cb_event_t` 中：
+
+            - ``ESP_GAP_BLE_SET_PREFERED_DEFAULT_PHY_COMPLETE_EVT`` 改名为 ``ESP_GAP_BLE_SET_PREFERRED_DEFAULT_PHY_COMPLETE_EVT``
+            - ``ESP_GAP_BLE_SET_PREFERED_PHY_COMPLETE_EVT`` 改名为 ``ESP_GAP_BLE_SET_PREFERRED_PHY_COMPLETE_EVT``
+            - ``ESP_GAP_BLE_CHANNEL_SELETE_ALGORITHM_EVT`` 改名为 ``ESP_GAP_BLE_CHANNEL_SELECT_ALGORITHM_EVT``
+
+        - ``esp_ble_wl_opration_t`` 改名为 :cpp:enum:`esp_ble_wl_operation_t`
+        - ``esp_ble_gap_cb_param_t.pkt_data_lenth_cmpl`` 改名为 ``pkt_data_length_cmpl``
+        - ``esp_ble_gap_cb_param_t.update_whitelist_cmpl.wl_opration`` 改名为 ``wl_operation``
+        - ``esp_ble_gap_set_prefered_default_phy`` 改名为 :cpp:func:`esp_ble_gap_set_preferred_default_phy`
+        - ``esp_ble_gap_set_prefered_phy`` 改名为 :cpp:func:`esp_ble_gap_set_preferred_phy`
+
+    - :component_file:`bt/host/bluedroid/api/include/api/esp_gatt_defs.h`
+
+        - :cpp:enum:`esp_gatt_status_t` 中：
+
+            - ``ESP_GATT_ENCRYPED_MITM`` 改名为 ``ESP_GATT_ENCRYPTED_MITM``
+            - ``ESP_GATT_ENCRYPED_NO_MITM`` 改名为 ``ESP_GATT_ENCRYPTED_NO_MITM``
+
+Nimble
+--------
+
+    以下 Nimble API 已被移除：
+
+    - :component_file:`bt/host/nimble/esp-hci/include/esp_nimble_hci.h`
+
+        - 移除 ``esp_err_t esp_nimble_hci_and_controller_init(void)``
+
+            - 控制器初始化、使能以及 HCI 初始化的调用已经被移到 `nimble_port_init` 中。可直接删除该函数。
+
+        - 移除 ``esp_err_t esp_nimble_hci_and_controller_deinit(void)``
+
+            - 控制器去初始化、禁用以及 HCI 去初始化的调用已经被移到 `nimble_port_deinit` 中。可直接删除该函数。
diff --git a/docs/zh_CN/migration-guides/release-5.x/removed-components.rst b/docs/zh_CN/migration-guides/release-5.x/removed-components.rst
index 47adafd2cf..d713c1bacd 100644
--- a/docs/zh_CN/migration-guides/release-5.x/removed-components.rst
+++ b/docs/zh_CN/migration-guides/release-5.x/removed-components.rst
@@ -1,6 +1,8 @@
 从 ESP-IDF 中移出或弃用的组件
 ================================
 
+:link_to_translation:`en:[English]`
+
 移至 IDF Component Registry 的组件
 ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
 
@@ -18,6 +20,8 @@
 * `sh2lib <https://components.espressif.com/component/espressif/sh2lib>`_
 * `expat <https://components.espressif.com/component/espressif/expat>`_
 * `coap <https://components.espressif.com/component/espressif/coap>`_
+* `esp-cryptoauthlib <https://components.espressif.com/component/espressif/esp-cryptoauthlib>`_
+* `qrcode <https://components.espressif.com/component/espressif/qrcode>`_
 * `tjpgd <https://components.espressif.com/component/espressif/esp_jpeg>`_
 
 .. note::

From d64bda59462aab682335060e7513ea7b2cde975f Mon Sep 17 00:00:00 2001
From: Aditya Patwardhan <aditya.patwardhan@espressif.com>
Date: Wed, 24 Aug 2022 23:19:51 +0530
Subject: [PATCH 259/665] mqtt/ssl_ds example: Remove configure_ds.py script,
 use esp-secure-cert-tool instread

---
 examples/protocols/mqtt/ssl_ds/README.md      |  14 +-
 .../protocols/mqtt/ssl_ds/configure_ds.py     | 393 ------------------
 .../mqtt/ssl_ds/main/idf_component.yml        |   3 +
 3 files changed, 12 insertions(+), 398 deletions(-)
 delete mode 100644 examples/protocols/mqtt/ssl_ds/configure_ds.py
 create mode 100644 examples/protocols/mqtt/ssl_ds/main/idf_component.yml

diff --git a/examples/protocols/mqtt/ssl_ds/README.md b/examples/protocols/mqtt/ssl_ds/README.md
index 065bcfca2b..cbb7f0c4fd 100644
--- a/examples/protocols/mqtt/ssl_ds/README.md
+++ b/examples/protocols/mqtt/ssl_ds/README.md
@@ -40,22 +40,26 @@ openssl genrsa -out client.key
 openssl req -out client.csr -key client.key -new
 ```
 
-Paste the generated CSR in the [Mosquitto test certificate signer](https://test.mosquitto.org/ssl/index.php), click Submit and copy the downloaded `client.crt` in the `main` directory.
-
-Please note, that the supplied file `client.crt` in the `main` directory is only a placeholder for your client certificate (i.e. the example "as is" would compile but would not connect to the broker)
+Paste the generated CSR in the [Mosquitto test certificate signer](https://test.mosquitto.org/ssl/index.php), click Submit and downloaded the `client.crt`. This `client.crt` file shall be used as the device certificate.
 
 #### 3) Configure the DS peripheral
 
-*  The DS peripheral can be configured with the python script [configure_ds.py](README.md#configure_ds-py) by executing the following command
+* i) Install the [esp_secure_cert configuration utility](https://github.com/espressif/esp_secure_cert_mgr/tree/main/tools#esp_secure_cert-configuration-tool) with following command:
+```
+pip install esp-secure-cert-tool
+```
+*  The DS peripheral can be configured by executing the following command:
 
 ```
-    python configure_ds.py --port /* USB COM port */ --private-key /* RSA priv key */
+configure_esp_secure_cert.py -p /* Serial port */ --device-cert /* Device cert */ --private-key /* RSA priv key */ --target_chip /* target chip */ --configure_ds
 ```
 
 In the command USB COM port is nothing but the serial port to which the ESP chip is connected. see
 [check serial port](https://docs.espressif.com/projects/esp-idf/en/latest/esp32/get-started/establish-serial-connection.html#check-port-on-windows) for more details.
 RSA private key is nothing but the client private key ( RSA ) generated in Step 2.
 
+> Note: More details about the `esp-secure-cert-tool` utility can be found [here](https://github.com/espressif/esp_secure_cert_mgr/tree/main/tools).
+
 #### 4) Connection cofiguration
 * Open the project configuration menu (`idf.py menuconfig`)
 * Configure Wi-Fi or Ethernet under "Example Connection Configuration" menu. See "Establishing Wi-Fi or Ethernet Connection" section in [examples/protocols/README.md](../../README.md) for more details.
diff --git a/examples/protocols/mqtt/ssl_ds/configure_ds.py b/examples/protocols/mqtt/ssl_ds/configure_ds.py
deleted file mode 100644
index d847db23a6..0000000000
--- a/examples/protocols/mqtt/ssl_ds/configure_ds.py
+++ /dev/null
@@ -1,393 +0,0 @@
-#!/usr/bin/env python
-# SPDX-FileCopyrightText: 2020-2022 Espressif Systems (Shanghai) CO LTD
-# SPDX-License-Identifier: Apache-2.0
-import argparse
-import hashlib
-import hmac
-import json
-import os
-import struct
-import subprocess
-import sys
-
-from cryptography.hazmat.backends import default_backend
-from cryptography.hazmat.primitives import serialization
-from cryptography.hazmat.primitives.asymmetric import rsa
-from cryptography.hazmat.primitives.ciphers import Cipher, algorithms, modes
-from cryptography.utils import int_to_bytes
-
-try:
-    import nvs_partition_gen as nvs_gen
-except ImportError:
-    idf_path = os.getenv('IDF_PATH')
-    if not idf_path or not os.path.exists(idf_path):
-        raise Exception('IDF_PATH not found')
-    sys.path.insert(0, os.path.join(idf_path, 'components', 'nvs_flash', 'nvs_partition_generator'))
-    import nvs_partition_gen as nvs_gen
-
-# Check python version is proper or not to avoid script failure
-assert sys.version_info >= (3, 6, 0), 'Python version too low.'
-
-esp_ds_data_dir = 'esp_ds_data'
-# hmac_key_file is generated when HMAC_KEY is calculated, it is used when burning HMAC_KEY to efuse
-hmac_key_file = esp_ds_data_dir + '/hmac_key.bin'
-# csv and bin filenames are default filenames for nvs partition files created with this script
-csv_filename = esp_ds_data_dir + '/pre_prov.csv'
-bin_filename = esp_ds_data_dir + '/pre_prov.bin'
-expected_json_path = os.path.join('build', 'config', 'sdkconfig.json')
-# Targets supported by the script
-supported_targets = {'esp32s2', 'esp32c3', 'esp32s3'}
-supported_key_size = {'esp32s2':[1024, 2048, 3072, 4096], 'esp32c3':[1024, 2048, 3072], 'esp32s3':[1024, 2048, 3072, 4096]}
-
-
-# @return
-#       on success  idf_target - value of the IDF_TARGET read from build/config/sdkconfig.json
-#       on failure  None
-def get_idf_target():
-    if os.path.exists(expected_json_path):
-        sdkconfig = json.load(open(expected_json_path))
-        idf_target_read = sdkconfig['IDF_TARGET']
-        return idf_target_read
-    else:
-        print('ERROR: IDF_TARGET has not been set for the supported targets,'
-              "\nplase execute command \"idf.py set-target {TARGET}\" in the example directory")
-        return None
-
-
-def load_privatekey(key_file_path, password=None):
-    key_file = open(key_file_path, 'rb')
-    key = key_file.read()
-    key_file.close()
-    return serialization.load_pem_private_key(key, password=password, backend=default_backend())
-
-
-def number_as_bytes(number, pad_bits=None):
-    """
-    Given a number, format as a little endian array of bytes
-    """
-    result = int_to_bytes(number)[::-1]
-    while pad_bits is not None and len(result) < (pad_bits // 8):
-        result += b'\x00'
-    return result
-
-
-# @return
-#       c               : ciphertext_c
-#       iv              : initialization vector
-#       key_size        : key size of the RSA private key in bytes.
-# @input
-#       privkey         : path to the RSA private key
-#       priv_key_pass   : path to the RSA privaete key password
-#       hmac_key        : HMAC key value ( to calculate DS params)
-#       idf_target      : The target chip for the script (e.g. esp32s2, esp32c3, esp32s3)
-# @info
-#       The function calculates the encrypted private key parameters.
-#       Consult the DS documentation (available for the ESP32-S2) in the esp-idf programming guide for more details about the variables and calculations.
-def calculate_ds_parameters(privkey, priv_key_pass, hmac_key, idf_target):
-    private_key = load_privatekey(privkey, priv_key_pass)
-    if not isinstance(private_key, rsa.RSAPrivateKey):
-        print('ERROR: Only RSA private keys are supported')
-        sys.exit(-1)
-    if hmac_key is None:
-        print('ERROR: hmac_key cannot be None')
-        sys.exit(-2)
-
-    priv_numbers = private_key.private_numbers()
-    pub_numbers = private_key.public_key().public_numbers()
-    Y = priv_numbers.d
-    M = pub_numbers.n
-    key_size = private_key.key_size
-    if key_size not in supported_key_size[idf_target]:
-        print('ERROR: Private key size {0} not supported for the target {1},\nthe supported key sizes are {2}'
-              .format(key_size, idf_target, str(supported_key_size[idf_target])))
-        sys.exit(-1)
-
-    iv = os.urandom(16)
-
-    rr = 1 << (key_size * 2)
-    rinv = rr % pub_numbers.n
-    mprime = - rsa._modinv(M, 1 << 32)
-    mprime &= 0xFFFFFFFF
-    length = key_size // 32 - 1
-
-    # get max supported key size for the respective target
-    max_len = max(supported_key_size[idf_target])
-    aes_key = hmac.HMAC(hmac_key, b'\xFF' * 32, hashlib.sha256).digest()
-
-    md_in = number_as_bytes(Y, max_len) + \
-        number_as_bytes(M, max_len) + \
-        number_as_bytes(rinv, max_len) + \
-        struct.pack('<II', mprime, length) + \
-        iv
-
-    # expected_len = max_len_Y + max_len_M + max_len_rinv + (mprime + length packed (8 bytes))+ iv (16 bytes)
-    expected_len = (max_len / 8) * 3 + 8 + 16
-    assert len(md_in) == expected_len
-    md = hashlib.sha256(md_in).digest()
-    # In case of ESP32-S2
-    # Y4096 || M4096 || Rb4096 || M_prime32 || LENGTH32 || MD256 || 0x08*8
-    # In case of ESP32-C3
-    # Y3072 || M3072 || Rb3072 || M_prime32 || LENGTH32 || MD256 || 0x08*8
-    p = number_as_bytes(Y, max_len) + \
-        number_as_bytes(M, max_len) + \
-        number_as_bytes(rinv, max_len) + \
-        md + \
-        struct.pack('<II', mprime, length) + \
-        b'\x08' * 8
-
-    # expected_len = max_len_Y + max_len_M + max_len_rinv + md (32 bytes) + (mprime + length packed (8bytes)) + padding (8 bytes)
-    expected_len = (max_len / 8) * 3 + 32 + 8 + 8
-    assert len(p) == expected_len
-
-    cipher = Cipher(algorithms.AES(aes_key), modes.CBC(iv), backend=default_backend())
-    encryptor = cipher.encryptor()
-    c = encryptor.update(p) + encryptor.finalize()
-    return c, iv, key_size
-
-
-# @info
-#       The function makes use of the "espefuse.py" script to read the efuse summary
-def efuse_summary(args, idf_target):
-    os.system('python $IDF_PATH/components/esptool_py/esptool/espefuse.py --chip {0} -p {1} summary'.format(idf_target, (args.port)))
-
-
-# @info
-#       The function makes use of the "espefuse.py" script to burn the HMAC key on the efuse.
-def efuse_burn_key(args, idf_target):
-    # In case of a development (default) usecase we disable the read protection.
-    key_block_status = '--no-read-protect'
-
-    if args.production is True:
-        # Whitespace character will have no additional effect on the command and
-        # read protection will be enabled as the default behaviour of the command
-        key_block_status = ' '
-
-    os.system('python $IDF_PATH/components/esptool_py/esptool/espefuse.py --chip {0} -p {1} burn_key '
-              '{2} {3} HMAC_DOWN_DIGITAL_SIGNATURE {4}'
-              .format((idf_target), (args.port), ('BLOCK_KEY' + str(args.efuse_key_id)), (hmac_key_file), (key_block_status)))
-
-
-# @info
-#       Generate a custom csv file of encrypted private key parameters.
-#       The csv file is required by the nvs_partition_generator utility to create the nvs partition.
-def generate_csv_file(c, iv, hmac_key_id, key_size, csv_file):
-
-    with open(csv_file, 'wt', encoding='utf8') as f:
-        f.write('# This is a generated csv file containing required parameters for the Digital Signature operation\n')
-        f.write('key,type,encoding,value\nesp_ds_ns,namespace,,\n')
-        f.write('esp_ds_c,data,hex2bin,%s\n' % (c.hex()))
-        f.write('esp_ds_iv,data,hex2bin,%s\n' % (iv.hex()))
-        f.write('esp_ds_key_id,data,u8,%d\n' % (hmac_key_id))
-        f.write('esp_ds_rsa_len,data,u16,%d\n' % (key_size))
-
-
-class DefineArgs(object):
-    def __init__(self, attributes):
-        for key, value in attributes.items():
-            self.__setattr__(key, value)
-
-
-# @info
-#       This function uses the nvs_partition_generater utility
-#       to generate the nvs partition of the encrypted private key parameters.
-def generate_nvs_partition(input_filename, output_filename):
-
-    nvs_args = DefineArgs({
-        'input': input_filename,
-        'outdir': os.getcwd(),
-        'output': output_filename,
-        'size': hex(0x3000),
-        'version': 2,
-        'keyfile':None,
-    })
-
-    nvs_gen.generate(nvs_args, is_encr_enabled=False, encr_key=None)
-
-
-# @return
-#         The json formatted summary of the efuse.
-def get_efuse_summary_json(args, idf_target):
-    _efuse_summary = None
-    try:
-        _efuse_summary = subprocess.check_output(('python $IDF_PATH/components/esptool_py/esptool/espefuse.py '
-                                                  '--chip {0} -p {1} summary --format json'.format(idf_target, (args.port))), shell=True)
-    except subprocess.CalledProcessError as e:
-        print((e.output).decode('UTF-8'))
-        sys.exit(-1)
-
-    _efuse_summary = _efuse_summary.decode('UTF-8')
-    # Remove everything before actual json data from efuse_summary command output.
-    _efuse_summary = _efuse_summary[_efuse_summary.find('{'):]
-    try:
-        _efuse_summary_json = json.loads(_efuse_summary)
-    except json.JSONDecodeError:
-        print('ERROR: failed to parse the json output')
-        sys.exit(-1)
-    return _efuse_summary_json
-
-
-# @return
-#       on success: 256 bit HMAC key present in the given key_block (args.efuse_key_id)
-#       on failure: None
-# @info
-#       This function configures the provided efuse key_block.
-#       If the provided efuse key_block is empty the function generates a new HMAC key and burns it in the efuse key_block.
-#       If the key_block already contains a key the function reads the key from the efuse key_block
-def configure_efuse_key_block(args, idf_target):
-    efuse_summary_json = get_efuse_summary_json(args, idf_target)
-    key_blk = 'BLOCK_KEY' + str(args.efuse_key_id)
-    key_purpose = 'KEY_PURPOSE_' + str(args.efuse_key_id)
-
-    kb_writeable = efuse_summary_json[key_blk]['writeable']
-    kb_readable = efuse_summary_json[key_blk]['readable']
-    hmac_key_read = None
-
-    # If the efuse key block is writable (empty) then generate and write
-    # the new hmac key and check again
-    # If the efuse key block is not writable (already contains a key) then check if it is redable
-    if kb_writeable is True:
-        print('Provided key block (KEY BLOCK %1d) is writable\n Generating a new key and burning it in the efuse..\n' % (args.efuse_key_id))
-
-        new_hmac_key = os.urandom(32)
-        with open(hmac_key_file, 'wb') as key_file:
-            key_file.write(new_hmac_key)
-        # Burn efuse key
-        efuse_burn_key(args, idf_target)
-        if args.production is False:
-            # Read fresh summary of the efuse to read the key value from efuse.
-            # If the key read from efuse matches with the key generated
-            # on host then burn_key operation was successfull
-            new_efuse_summary_json = get_efuse_summary_json(args, idf_target)
-            hmac_key_read = new_efuse_summary_json[key_blk]['value']
-            print(hmac_key_read)
-            hmac_key_read = bytes.fromhex(hmac_key_read)
-            if new_hmac_key == hmac_key_read:
-                print('Key was successfully written to the efuse (KEY BLOCK %1d)' % (args.efuse_key_id))
-            else:
-                print('ERROR: Failed to burn the hmac key to efuse (KEY BLOCK %1d),'
-                      '\nPlease execute the script again using a different key id' % (args.efuse_key_id))
-                return None
-        else:
-            new_efuse_summary_json = get_efuse_summary_json(args, idf_target)
-            if new_efuse_summary_json[key_purpose]['value'] != 'HMAC_DOWN_DIGITAL_SIGNATURE':
-                print('ERROR: Failed to verify the key purpose of the key block{})'.format(args.efuse_key_id))
-                return None
-            hmac_key_read = new_hmac_key
-    else:
-        # If the efuse key block is redable, then read the key from efuse block and use it for encrypting the RSA private key parameters.
-        # If the efuse key block is not redable or it has key purpose set to a different
-        # value than "HMAC_DOWN_DIGITAL_SIGNATURE" then we cannot use it for DS operation
-        if kb_readable is True:
-            if efuse_summary_json[key_purpose]['value'] == 'HMAC_DOWN_DIGITAL_SIGNATURE':
-                print('Provided efuse key block (KEY BLOCK %1d) already contains a key with key_purpose=HMAC_DOWN_DIGITAL_SIGNATURE,'
-                      '\nusing the same key for encrypting the private key data...\n' % (args.efuse_key_id))
-                hmac_key_read = efuse_summary_json[key_blk]['value']
-                hmac_key_read = bytes.fromhex(hmac_key_read)
-                if args.keep_ds_data is True:
-                    with open(hmac_key_file, 'wb') as key_file:
-                        key_file.write(hmac_key_read)
-            else:
-                print('ERROR: Provided efuse key block ((KEY BLOCK %1d)) contains a key with key purpose different'
-                      'than HMAC_DOWN_DIGITAL_SIGNATURE,\nplease execute the script again with a different value of the efuse key id.' % (args.efuse_key_id))
-                return None
-        else:
-            print('ERROR: Provided efuse key block (KEY BLOCK %1d) is not readable and writeable,'
-                  '\nplease execute the script again with a different value of the efuse key id.' % (args.efuse_key_id))
-            return None
-
-    # Return the hmac key burned into the efuse
-    return hmac_key_read
-
-
-def cleanup(args):
-    if args.keep_ds_data is False:
-        if os.path.exists(hmac_key_file):
-            os.remove(hmac_key_file)
-        if os.path.exists(csv_filename):
-            os.remove(csv_filename)
-
-
-def main():
-    parser = argparse.ArgumentParser(description='''Generate an HMAC key and burn it in the desired efuse key block (required for Digital Signature),
-    Generates an NVS partition containing the encrypted private key parameters from the client private key.
-            ''')
-
-    parser.add_argument(
-        '--private-key',
-        dest='privkey',
-        default='client.key',
-        metavar='relative/path/to/client-priv-key',
-        help='relative path to client private key')
-
-    parser.add_argument(
-        '--pwd', '--password',
-        dest='priv_key_pass',
-        metavar='[password]',
-        help='the password associated with the private key')
-
-    parser.add_argument(
-        '--summary',
-        dest='summary',action='store_true',
-        help='Provide this option to print efuse summary of the chip')
-
-    parser.add_argument(
-        '--efuse_key_id',
-        dest='efuse_key_id', type=int, choices=range(1,6),
-        metavar='[key_id] ',
-        default=1,
-        help='Provide the efuse key_id which contains/will contain HMAC_KEY, default is 1')
-
-    parser.add_argument(
-        '--port', '-p',
-        dest='port',
-        metavar='[port]',
-        required=True,
-        help='UART com port to which the ESP device is connected')
-
-    parser.add_argument(
-        '--keep_ds_data_on_host','-keep_ds_data',
-        dest='keep_ds_data', action='store_true',
-        help='Keep encrypted private key data and key on host machine for testing purpose')
-
-    parser.add_argument(
-        '--production', '-prod',
-        dest='production', action='store_true',
-        help='Enable production configurations. e.g.keep efuse key block read protection enabled')
-
-    args = parser.parse_args()
-
-    idf_target = get_idf_target()
-    if idf_target not in supported_targets:
-        if idf_target is not None:
-            print('ERROR: The script does not support the target %s' % idf_target)
-        sys.exit(-1)
-    idf_target = str(idf_target)
-
-    if args.summary is not False:
-        efuse_summary(args, idf_target)
-        sys.exit(0)
-
-    if (os.path.exists(args.privkey) is False):
-        print('ERROR: The provided private key file does not exist')
-        sys.exit(-1)
-
-    if (os.path.exists(esp_ds_data_dir) is False):
-        os.makedirs(esp_ds_data_dir)
-
-    # Burn hmac_key on the efuse block (if it is empty) or read it
-    # from the efuse block (if the efuse block already contains a key).
-    hmac_key_read = configure_efuse_key_block(args, idf_target)
-    if hmac_key_read is None:
-        sys.exit(-1)
-
-    # Calculate the encrypted private key data along with all other parameters
-    c, iv, key_size = calculate_ds_parameters(args.privkey, args.priv_key_pass, hmac_key_read, idf_target)
-
-    # Generate csv file for the DS data and generate an NVS partition.
-    generate_csv_file(c, iv, args.efuse_key_id, key_size, csv_filename)
-    generate_nvs_partition(csv_filename, bin_filename)
-    cleanup(args)
-
-
-if __name__ == '__main__':
-    main()
diff --git a/examples/protocols/mqtt/ssl_ds/main/idf_component.yml b/examples/protocols/mqtt/ssl_ds/main/idf_component.yml
new file mode 100644
index 0000000000..80c7c822a8
--- /dev/null
+++ b/examples/protocols/mqtt/ssl_ds/main/idf_component.yml
@@ -0,0 +1,3 @@
+## IDF Component Manager Manifest File
+dependencies:
+  espressif/esp_secure_cert_mgr: "^2.0.0"

From 8387725c4f974ef92d02d8be4350b98a430740dc Mon Sep 17 00:00:00 2001
From: Aditya Patwardhan <aditya.patwardhan@espressif.com>
Date: Wed, 24 Aug 2022 23:21:02 +0530
Subject: [PATCH 260/665] mqtt/ssl_ds example: Update the code to use
 `esp_secure_cert` component

---
 examples/protocols/mqtt/ssl_ds/CMakeLists.txt |  8 --
 .../protocols/mqtt/ssl_ds/main/app_main.c     | 98 +++----------------
 .../protocols/mqtt/ssl_ds/main/client.crt     |  1 -
 examples/protocols/mqtt/ssl_ds/partitions.csv |  6 +-
 4 files changed, 16 insertions(+), 97 deletions(-)
 delete mode 100644 examples/protocols/mqtt/ssl_ds/main/client.crt

diff --git a/examples/protocols/mqtt/ssl_ds/CMakeLists.txt b/examples/protocols/mqtt/ssl_ds/CMakeLists.txt
index c45c2a0c8d..e821859459 100644
--- a/examples/protocols/mqtt/ssl_ds/CMakeLists.txt
+++ b/examples/protocols/mqtt/ssl_ds/CMakeLists.txt
@@ -9,12 +9,4 @@ set(EXTRA_COMPONENT_DIRS $ENV{IDF_PATH}/examples/common_components/protocol_exam
 include($ENV{IDF_PATH}/tools/cmake/project.cmake)
 project(mqtt_ssl_ds)
 
-# Flash the custom partition named `pre_prov`.
-set(partition pre_prov)
-idf_build_get_property(project_dir PROJECT_DIR)
-set(image_file ${project_dir}/esp_ds_data/${partition}.bin)
-partition_table_get_partition_info(offset "--partition-name ${partition}" "offset")
-esptool_py_flash_target_image(flash "${partition}" "${offset}" "${image_file}")
-
-target_add_binary_data(${CMAKE_PROJECT_NAME}.elf "main/client.crt" TEXT)
 target_add_binary_data(${CMAKE_PROJECT_NAME}.elf "main/mosquitto.org.crt" TEXT)
diff --git a/examples/protocols/mqtt/ssl_ds/main/app_main.c b/examples/protocols/mqtt/ssl_ds/main/app_main.c
index 79b28bf34b..ba94cf0db3 100644
--- a/examples/protocols/mqtt/ssl_ds/main/app_main.c
+++ b/examples/protocols/mqtt/ssl_ds/main/app_main.c
@@ -29,25 +29,10 @@
 #include "esp_log.h"
 #include "mqtt_client.h"
 #include "rsa_sign_alt.h"
+#include "esp_secure_cert_read.h"
 
-/* pre_prov - name of partition containing encrypted prv key parameters ( It is set as such to synchronize it with the pre provisioning service */
-#define NVS_PARTITION_NAME  "pre_prov"
-/* esp_ds_ns - namespace used for defining values in esp_ds_nvs */
-#define NVS_NAMESPACE       "esp_ds_ns"
-/* esp_ds_key_id - efuse key block id where 256 bit key is stored, which will be read by
-     * DS module to perform DS operation */
-#define NVS_EFUSE_KEY_ID    "esp_ds_key_id"
-/* esp_ds_rsa_len - length of RSA private key (in bits) which is encrypted */
-#define NVS_RSA_LEN         "esp_ds_rsa_len"
-/* following entries denote key(ASCII string) for particular value in key-value pair of esp_ds_nvs (which are defined in esp_ds_ns) */
-/* ciphertext_c - encrypted RSA private key, see ESP32-S2 Techincal Reference Manual for more details */
-#define NVS_CIPHER_C        "esp_ds_c"
-/* initialization vector (iv) - 256 bit value used to encrypt RSA private key (to generate ciphertext_c) */
-#define NVS_IV              "esp_ds_iv"
 static const char *TAG = "MQTTS_EXAMPLE";
 
-extern const uint8_t client_cert_pem_start[] asm("_binary_client_crt_start");
-extern const uint8_t client_cert_pem_end[] asm("_binary_client_crt_end");
 extern const uint8_t server_cert_pem_start[] asm("_binary_mosquitto_org_crt_start");
 extern const uint8_t server_cert_pem_end[] asm("_binary_mosquitto_org_crt_end");
 
@@ -109,80 +94,23 @@ static void mqtt_event_handler(void *handler_args, esp_event_base_t base, int32_
     }
 }
 
-void *esp_read_ds_data_from_nvs(void)
-{
-    esp_ds_data_ctx_t *ds_data_ctx;
-    ds_data_ctx = (esp_ds_data_ctx_t *)malloc(sizeof(esp_ds_data_ctx_t));
-    if (ds_data_ctx == NULL) {
-        ESP_LOGE(TAG, "Error in allocating memory for esp_ds_data_context");
-        goto exit;
-    }
-
-    ds_data_ctx->esp_ds_data = (esp_ds_data_t *)calloc(1, sizeof(esp_ds_data_t));
-    if (ds_data_ctx->esp_ds_data == NULL) {
-        ESP_LOGE(TAG, "Could not allocate memory for DS data handle ");
-        goto exit;
-    }
-
-    nvs_handle_t esp_ds_nvs_handle;
-    esp_err_t esp_ret;
-    esp_ret = nvs_flash_init_partition(NVS_PARTITION_NAME);
-    if (esp_ret != ESP_OK) {
-        ESP_LOGE(TAG, "Error in esp_ds_nvs partition init,\nreturned %02x (%s)", esp_ret, esp_err_to_name(esp_ret));
-        goto exit;
-    }
-
-    esp_ret = nvs_open_from_partition(NVS_PARTITION_NAME, NVS_NAMESPACE,
-                                      NVS_READONLY, &esp_ds_nvs_handle);
-    if (esp_ret != ESP_OK) {
-        ESP_LOGE(TAG, "Error in esp_ds_nvs partition open,\nreturned %02x (%s)", esp_ret, esp_err_to_name(esp_ret));
-        goto exit;
-    }
-
-    esp_ret = nvs_get_u8(esp_ds_nvs_handle, NVS_EFUSE_KEY_ID, &ds_data_ctx->efuse_key_id);
-    if (esp_ret != ESP_OK) {
-        ESP_LOGE(TAG, "Error in efuse_key_id value from nvs,\nreturned %02x (%s)", esp_ret, esp_err_to_name(esp_ret));
-        goto exit;
-    }
-
-    esp_ret = nvs_get_u16(esp_ds_nvs_handle, NVS_RSA_LEN, &ds_data_ctx->rsa_length_bits);
-    if (esp_ret != ESP_OK) {
-        ESP_LOGE(TAG, "Error in reading rsa key length value from nvs,\nreturned %02x (%s)", esp_ret, esp_err_to_name(esp_ret));
-        goto exit;
-    }
-
-    size_t blob_length = ESP_DS_C_LEN;
-    esp_ret = nvs_get_blob(esp_ds_nvs_handle, NVS_CIPHER_C, (void *)(ds_data_ctx->esp_ds_data->c), &blob_length);
-    if ((esp_ret != ESP_OK) || (blob_length != ESP_DS_C_LEN)) {
-        ESP_LOGE(TAG, "Error in reading ciphertext_c value from nvs,bytes_read = %d,\nreturned %02x (%s)", blob_length, esp_ret, esp_err_to_name(esp_ret));
-        goto exit;
-    }
-
-    blob_length = ESP_DS_IV_LEN;
-    esp_ret = nvs_get_blob(esp_ds_nvs_handle, NVS_IV, (void *)(ds_data_ctx->esp_ds_data->iv), &blob_length);
-    if ((esp_ret != ESP_OK) || (blob_length != ESP_DS_IV_LEN)) {
-        ESP_LOGE(TAG, "Error in reading initialization vector value from nvs,bytes_read = %d,\nreturned %02x (%s)", blob_length, esp_ret, esp_err_to_name(esp_ret));
-        goto exit;
-    }
-
-    return (void *)ds_data_ctx;
-exit:
-    if (ds_data_ctx != NULL) {
-        free(ds_data_ctx->esp_ds_data);
-    }
-    free(ds_data_ctx);
-    return NULL;
-}
-
 static void mqtt_app_start(void)
 {
-
     /* The context is used by the DS peripheral, should not be freed */
-    void *ds_data = esp_read_ds_data_from_nvs();
+    esp_ds_data_ctx_t *ds_data = esp_secure_cert_get_ds_ctx();
     if (ds_data == NULL) {
         ESP_LOGE(TAG, "Error in reading DS data from NVS");
         vTaskDelete(NULL);
     }
+    char *device_cert = NULL;
+    esp_err_t ret;
+    uint32_t len;
+    ret = esp_secure_cert_get_device_cert(&device_cert, &len);
+    if (ret != ESP_OK) {
+        ESP_LOGE(TAG, "Failed to obtain the device certificate");
+        vTaskDelete(NULL);
+    }
+
     const esp_mqtt_client_config_t mqtt_cfg = {
         .broker = {
             .address.uri = "mqtts://test.mosquitto.org:8884",
@@ -190,9 +118,9 @@ static void mqtt_app_start(void)
         },
         .credentials = {
             .authentication = {
-                .certificate = (const char *)client_cert_pem_start,
+                .certificate = (const char *)device_cert,
                 .key = NULL,
-                .ds_data = ds_data
+                .ds_data = (void *)ds_data
             },
         },
     };
diff --git a/examples/protocols/mqtt/ssl_ds/main/client.crt b/examples/protocols/mqtt/ssl_ds/main/client.crt
deleted file mode 100644
index 7a3074b907..0000000000
--- a/examples/protocols/mqtt/ssl_ds/main/client.crt
+++ /dev/null
@@ -1 +0,0 @@
-Please paste your client certificate here (follow instructions in README.md)
diff --git a/examples/protocols/mqtt/ssl_ds/partitions.csv b/examples/protocols/mqtt/ssl_ds/partitions.csv
index 2e1b23d522..d59df069f5 100644
--- a/examples/protocols/mqtt/ssl_ds/partitions.csv
+++ b/examples/protocols/mqtt/ssl_ds/partitions.csv
@@ -1,6 +1,6 @@
 # ESP-IDF Partition Table
 # Name, Type, SubType, Offset, Size, Flags
-nvs,data,nvs,0x9000,24K,
-phy_init,data,phy,0xf000,4K,
-pre_prov,data,nvs,0x10000,0x3000,
+esp_secure_cert,0x3F,,0xD000,0x2000,
+nvs,data,nvs,,24K,
+phy_init,data,phy,,4K,
 factory,app,factory,0x20000,1M,

From 41707d0f17a09da6113b9662694e91201734797f Mon Sep 17 00:00:00 2001
From: Aditya Patwardhan <aditya.patwardhan@espressif.com>
Date: Thu, 25 Aug 2022 09:11:30 +0530
Subject: [PATCH 261/665] mqtt/ssl_ds: Add documentation on how to use
 esp-secure-cert-tool with the example

---
 examples/protocols/mqtt/ssl_ds/CMakeLists.txt     | 7 +++++++
 examples/protocols/mqtt/ssl_ds/README.md          | 5 +++--
 examples/protocols/mqtt/ssl_ds/partitions.csv     | 2 +-
 examples/protocols/mqtt/ssl_ds/sdkconfig.defaults | 6 ++++++
 4 files changed, 17 insertions(+), 3 deletions(-)

diff --git a/examples/protocols/mqtt/ssl_ds/CMakeLists.txt b/examples/protocols/mqtt/ssl_ds/CMakeLists.txt
index e821859459..144cf8b4db 100644
--- a/examples/protocols/mqtt/ssl_ds/CMakeLists.txt
+++ b/examples/protocols/mqtt/ssl_ds/CMakeLists.txt
@@ -9,4 +9,11 @@ set(EXTRA_COMPONENT_DIRS $ENV{IDF_PATH}/examples/common_components/protocol_exam
 include($ENV{IDF_PATH}/tools/cmake/project.cmake)
 project(mqtt_ssl_ds)
 
+# Flash the custom partition named `esp_secure_cert`.
+set(partition esp_secure_cert)
+idf_build_get_property(project_dir PROJECT_DIR)
+set(image_file ${project_dir}/esp_secure_cert_data/${partition}.bin)
+partition_table_get_partition_info(offset "--partition-name ${partition}" "offset")
+esptool_py_flash_target_image(flash "${partition}" "${offset}" "${image_file}")
+
 target_add_binary_data(${CMAKE_PROJECT_NAME}.elf "main/mosquitto.org.crt" TEXT)
diff --git a/examples/protocols/mqtt/ssl_ds/README.md b/examples/protocols/mqtt/ssl_ds/README.md
index cbb7f0c4fd..168cfcb650 100644
--- a/examples/protocols/mqtt/ssl_ds/README.md
+++ b/examples/protocols/mqtt/ssl_ds/README.md
@@ -48,11 +48,12 @@ Paste the generated CSR in the [Mosquitto test certificate signer](https://test.
 ```
 pip install esp-secure-cert-tool
 ```
-*  The DS peripheral can be configured by executing the following command:
+* ii) The DS peripheral can be configured by executing the following command:
 
 ```
-configure_esp_secure_cert.py -p /* Serial port */ --device-cert /* Device cert */ --private-key /* RSA priv key */ --target_chip /* target chip */ --configure_ds
+configure_esp_secure_cert.py -p /* Serial port */ --device-cert /* Device cert */ --private-key /* RSA priv key */ --target_chip /* target chip */ --configure_ds  --skip_flash
 ```
+This command shall generate a partition named `esp_secure_cert.bin` in the `esp_secure_cert_data` directory. This partition would be aumatically detected by the build system and flashed at appropriate offset when `idf.py flash` command is used. For this process, the command must be executed in the current folder only.
 
 In the command USB COM port is nothing but the serial port to which the ESP chip is connected. see
 [check serial port](https://docs.espressif.com/projects/esp-idf/en/latest/esp32/get-started/establish-serial-connection.html#check-port-on-windows) for more details.
diff --git a/examples/protocols/mqtt/ssl_ds/partitions.csv b/examples/protocols/mqtt/ssl_ds/partitions.csv
index d59df069f5..0c4ad775c5 100644
--- a/examples/protocols/mqtt/ssl_ds/partitions.csv
+++ b/examples/protocols/mqtt/ssl_ds/partitions.csv
@@ -1,6 +1,6 @@
 # ESP-IDF Partition Table
 # Name, Type, SubType, Offset, Size, Flags
-esp_secure_cert,0x3F,,0xD000,0x2000,
+esp_secure_cert,0x3F,,,0x2000,
 nvs,data,nvs,,24K,
 phy_init,data,phy,,4K,
 factory,app,factory,0x20000,1M,
diff --git a/examples/protocols/mqtt/ssl_ds/sdkconfig.defaults b/examples/protocols/mqtt/ssl_ds/sdkconfig.defaults
index 4b0421e1ab..94e282f1d6 100644
--- a/examples/protocols/mqtt/ssl_ds/sdkconfig.defaults
+++ b/examples/protocols/mqtt/ssl_ds/sdkconfig.defaults
@@ -1 +1,7 @@
 CONFIG_PARTITION_TABLE_CUSTOM=y
+# Setting partition table offset to 0xC000 would make the address of
+# `esp_secure_cert` partition as 0xD000 (comes next in the sequence).
+# Modules that are programmed with  Espressif Secure Pre Provisioining service
+# uses this offset for `esp_secure_cert` and hence this change aligns this example
+# to work on those modules.
+CONFIG_PARTITION_TABLE_OFFSET=0xC000

From fbeb6195c2cfd77ca17d567d4782ddac1db3246b Mon Sep 17 00:00:00 2001
From: wuzhenghui <wuzhenghui@espressif.com>
Date: Tue, 12 Jul 2022 20:28:06 +0800
Subject: [PATCH 262/665] esp_rom: add esp32c6 header files

---
 .../esp_rom/esp32c6/Kconfig.soc_caps.in       |  36 +
 components/esp_rom/esp32c6/esp_rom_caps.h     |  16 +
 .../esp_rom/esp32c6/ld/esp32c6.rom.api.ld     |  56 ++
 components/esp_rom/include/esp32c6/rom/aes.h  |  50 ++
 .../include/esp32c6/rom/apb_backup_dma.h      |  17 +
 .../esp_rom/include/esp32c6/rom/bigint.h      |  35 +
 .../esp_rom/include/esp32c6/rom/cache.h       | 630 +++++++++++++++
 components/esp_rom/include/esp32c6/rom/crc.h  | 119 +++
 .../include/esp32c6/rom/digital_signature.h   | 142 ++++
 .../esp_rom/include/esp32c6/rom/efuse.h       | 384 +++++++++
 .../esp_rom/include/esp32c6/rom/esp_flash.h   |  46 ++
 .../esp_rom/include/esp32c6/rom/ets_sys.h     | 555 +++++++++++++
 components/esp_rom/include/esp32c6/rom/gpio.h | 303 +++++++
 components/esp_rom/include/esp32c6/rom/hmac.h |  55 ++
 .../esp_rom/include/esp32c6/rom/libc_stubs.h  |  82 ++
 .../esp_rom/include/esp32c6/rom/lldesc.h      | 143 ++++
 .../esp_rom/include/esp32c6/rom/md5_hash.h    |  38 +
 .../esp_rom/include/esp32c6/rom/miniz.h       | 765 ++++++++++++++++++
 .../esp_rom/include/esp32c6/rom/rom_layout.h  |  95 +++
 .../esp_rom/include/esp32c6/rom/rsa_pss.h     |  38 +
 components/esp_rom/include/esp32c6/rom/rtc.h  | 256 ++++++
 .../esp_rom/include/esp32c6/rom/secure_boot.h | 117 +++
 components/esp_rom/include/esp32c6/rom/sha.h  |  53 ++
 .../esp_rom/include/esp32c6/rom/spi_flash.h   | 485 +++++++++++
 .../esp_rom/include/esp32c6/rom/tjpgd.h       | 104 +++
 components/esp_rom/include/esp32c6/rom/uart.h | 432 ++++++++++
 components/esp_rom/patches/esp_rom_regi2c.c   |   2 +-
 components/esp_rom/test/test_libgcc.c         |   2 +-
 tools/ci/check_public_headers_exceptions.txt  |  13 +-
 29 files changed, 5061 insertions(+), 8 deletions(-)
 create mode 100644 components/esp_rom/esp32c6/Kconfig.soc_caps.in
 create mode 100644 components/esp_rom/esp32c6/esp_rom_caps.h
 create mode 100644 components/esp_rom/esp32c6/ld/esp32c6.rom.api.ld
 create mode 100644 components/esp_rom/include/esp32c6/rom/aes.h
 create mode 100644 components/esp_rom/include/esp32c6/rom/apb_backup_dma.h
 create mode 100644 components/esp_rom/include/esp32c6/rom/bigint.h
 create mode 100644 components/esp_rom/include/esp32c6/rom/cache.h
 create mode 100644 components/esp_rom/include/esp32c6/rom/crc.h
 create mode 100644 components/esp_rom/include/esp32c6/rom/digital_signature.h
 create mode 100644 components/esp_rom/include/esp32c6/rom/efuse.h
 create mode 100644 components/esp_rom/include/esp32c6/rom/esp_flash.h
 create mode 100644 components/esp_rom/include/esp32c6/rom/ets_sys.h
 create mode 100644 components/esp_rom/include/esp32c6/rom/gpio.h
 create mode 100644 components/esp_rom/include/esp32c6/rom/hmac.h
 create mode 100644 components/esp_rom/include/esp32c6/rom/libc_stubs.h
 create mode 100644 components/esp_rom/include/esp32c6/rom/lldesc.h
 create mode 100644 components/esp_rom/include/esp32c6/rom/md5_hash.h
 create mode 100644 components/esp_rom/include/esp32c6/rom/miniz.h
 create mode 100644 components/esp_rom/include/esp32c6/rom/rom_layout.h
 create mode 100644 components/esp_rom/include/esp32c6/rom/rsa_pss.h
 create mode 100644 components/esp_rom/include/esp32c6/rom/rtc.h
 create mode 100644 components/esp_rom/include/esp32c6/rom/secure_boot.h
 create mode 100644 components/esp_rom/include/esp32c6/rom/sha.h
 create mode 100644 components/esp_rom/include/esp32c6/rom/spi_flash.h
 create mode 100644 components/esp_rom/include/esp32c6/rom/tjpgd.h
 create mode 100644 components/esp_rom/include/esp32c6/rom/uart.h

diff --git a/components/esp_rom/esp32c6/Kconfig.soc_caps.in b/components/esp_rom/esp32c6/Kconfig.soc_caps.in
new file mode 100644
index 0000000000..c6beb32f11
--- /dev/null
+++ b/components/esp_rom/esp32c6/Kconfig.soc_caps.in
@@ -0,0 +1,36 @@
+#####################################################
+# This file is auto-generated from SoC caps
+# using gen_soc_caps_kconfig.py, do not edit manually
+#####################################################
+
+config ESP_ROM_HAS_CRC_LE
+    bool
+    default y
+
+config ESP_ROM_HAS_CRC_BE
+    bool
+    default y
+
+config ESP_ROM_HAS_JPEG_DECODE
+    bool
+    default y
+
+config ESP_ROM_UART_CLK_IS_XTAL
+    bool
+    default y
+
+config ESP_ROM_USB_SERIAL_DEVICE_NUM
+    int
+    default 3
+
+config ESP_ROM_HAS_RETARGETABLE_LOCKING
+    bool
+    default y
+
+config ESP_ROM_HAS_ERASE_0_REGION_BUG
+    bool
+    default y
+
+config ESP_ROM_GET_CLK_FREQ
+    bool
+    default y
diff --git a/components/esp_rom/esp32c6/esp_rom_caps.h b/components/esp_rom/esp32c6/esp_rom_caps.h
new file mode 100644
index 0000000000..3e502fdb16
--- /dev/null
+++ b/components/esp_rom/esp32c6/esp_rom_caps.h
@@ -0,0 +1,16 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#define ESP_ROM_HAS_CRC_LE                  (1) // ROM CRC library supports Little Endian
+#define ESP_ROM_HAS_CRC_BE                  (1) // ROM CRC library supports Big Endian
+#define ESP_ROM_HAS_JPEG_DECODE             (1) // ROM has JPEG decode library
+#define ESP_ROM_UART_CLK_IS_XTAL            (1) // UART clock source is selected to XTAL in ROM
+#define ESP_ROM_USB_SERIAL_DEVICE_NUM       (3) // UART uses USB_SERIAL_JTAG port in ROM.
+#define ESP_ROM_HAS_RETARGETABLE_LOCKING    (1) // ROM was built with retargetable locking
+#define ESP_ROM_HAS_ERASE_0_REGION_BUG      (1) // ROM has esp_flash_erase_region(size=0) bug
+#define ESP_ROM_GET_CLK_FREQ                (1) // Get clk frequency with rom function `ets_get_cpu_frequency`
diff --git a/components/esp_rom/esp32c6/ld/esp32c6.rom.api.ld b/components/esp_rom/esp32c6/ld/esp32c6.rom.api.ld
new file mode 100644
index 0000000000..27dde1adf2
--- /dev/null
+++ b/components/esp_rom/esp32c6/ld/esp32c6.rom.api.ld
@@ -0,0 +1,56 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+/** ROM APIs
+ */
+
+PROVIDE ( esp_rom_crc32_le = crc32_le );
+PROVIDE ( esp_rom_crc16_le = crc16_le );
+PROVIDE ( esp_rom_crc8_le  = crc8_le );
+PROVIDE ( esp_rom_crc32_be = crc32_be );
+PROVIDE ( esp_rom_crc16_be = crc16_be );
+PROVIDE ( esp_rom_crc8_be  = crc8_be );
+
+PROVIDE ( esp_rom_gpio_pad_select_gpio    = gpio_pad_select_gpio );
+PROVIDE ( esp_rom_gpio_pad_pullup_only    = gpio_pad_pullup );
+PROVIDE ( esp_rom_gpio_pad_set_drv        = gpio_pad_set_drv );
+PROVIDE ( esp_rom_gpio_pad_unhold         = gpio_pad_unhold );
+PROVIDE ( esp_rom_gpio_connect_in_signal  = gpio_matrix_in );
+PROVIDE ( esp_rom_gpio_connect_out_signal = gpio_matrix_out );
+
+PROVIDE ( esp_rom_efuse_mac_address_crc8       = esp_crc8 );
+PROVIDE ( esp_rom_efuse_is_secure_boot_enabled = ets_efuse_secure_boot_enabled );
+
+PROVIDE ( esp_rom_uart_flush_tx       = uart_tx_flush );
+PROVIDE ( esp_rom_uart_tx_one_char    = uart_tx_one_char );
+PROVIDE ( esp_rom_uart_tx_wait_idle   = uart_tx_wait_idle );
+PROVIDE ( esp_rom_uart_rx_one_char    = uart_rx_one_char );
+PROVIDE ( esp_rom_uart_rx_string      = UartRxString );
+PROVIDE ( esp_rom_uart_putc           = ets_write_char_uart );
+
+PROVIDE ( esp_rom_md5_init   = MD5Init );
+PROVIDE ( esp_rom_md5_update = MD5Update );
+PROVIDE ( esp_rom_md5_final  = MD5Final );
+
+PROVIDE ( esp_rom_printf   = ets_printf );
+PROVIDE ( esp_rom_install_uart_printf = ets_install_uart_printf );
+PROVIDE ( esp_rom_delay_us = ets_delay_us );
+PROVIDE ( esp_rom_get_reset_reason = rtc_get_reset_reason );
+PROVIDE ( esp_rom_route_intr_matrix = intr_matrix_set );
+PROVIDE ( esp_rom_get_cpu_ticks_per_us = ets_get_cpu_frequency );
+
+PROVIDE ( esp_rom_spiflash_clear_bp = esp_rom_spiflash_unlock );
+PROVIDE ( esp_rom_spiflash_write_enable = SPI_write_enable );
+PROVIDE ( esp_rom_spiflash_erase_area = SPIEraseArea );
+
+PROVIDE ( esp_rom_spiflash_fix_dummylen = spi_dummy_len_fix );
+PROVIDE ( esp_rom_spiflash_set_drvs = SetSpiDrvs);
+PROVIDE ( esp_rom_spiflash_select_padsfunc = SelectSpiFunction );
+PROVIDE ( esp_rom_spiflash_common_cmd = SPI_Common_Command );
+
+PROVIDE ( esp_rom_regi2c_read = rom_i2c_readReg );
+PROVIDE ( esp_rom_regi2c_read_mask = rom_i2c_readReg_Mask );
+PROVIDE ( esp_rom_regi2c_write = rom_i2c_writeReg );
+PROVIDE ( esp_rom_regi2c_write_mask = rom_i2c_writeReg_Mask );
diff --git a/components/esp_rom/include/esp32c6/rom/aes.h b/components/esp_rom/include/esp32c6/rom/aes.h
new file mode 100644
index 0000000000..82c263522b
--- /dev/null
+++ b/components/esp_rom/include/esp32c6/rom/aes.h
@@ -0,0 +1,50 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#ifndef _ROM_AES_H_
+#define _ROM_AES_H_
+
+#include <stdint.h>
+#include <stdbool.h>
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#define AES_BLOCK_SIZE 16
+
+enum AES_TYPE {
+    AES_ENC,
+    AES_DEC,
+};
+
+enum AES_BITS {
+    AES128,
+    AES192,
+    AES256
+};
+
+void ets_aes_enable(void);
+
+void ets_aes_disable(void);
+
+void ets_aes_set_endian(bool key_word_swap, bool key_byte_swap,
+                        bool in_word_swap, bool in_byte_swap,
+                        bool out_word_swap, bool out_byte_swap);
+
+int ets_aes_setkey(enum AES_TYPE type, const void *key, enum AES_BITS bits);
+
+int ets_aes_setkey_enc(const void *key, enum AES_BITS bits);
+
+int ets_aes_setkey_dec(const void *key, enum AES_BITS bits);
+
+void ets_aes_block(const void *input, void *output);
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* _ROM_AES_H_ */
diff --git a/components/esp_rom/include/esp32c6/rom/apb_backup_dma.h b/components/esp_rom/include/esp32c6/rom/apb_backup_dma.h
new file mode 100644
index 0000000000..08c98eff64
--- /dev/null
+++ b/components/esp_rom/include/esp32c6/rom/apb_backup_dma.h
@@ -0,0 +1,17 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+void ets_apb_backup_init_lock_func(void(* _apb_backup_lock)(void), void(* _apb_backup_unlock)(void));
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/esp_rom/include/esp32c6/rom/bigint.h b/components/esp_rom/include/esp32c6/rom/bigint.h
new file mode 100644
index 0000000000..ef82674b33
--- /dev/null
+++ b/components/esp_rom/include/esp32c6/rom/bigint.h
@@ -0,0 +1,35 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#ifndef _ROM_BIGINT_H_
+#define _ROM_BIGINT_H_
+
+#include <stdint.h>
+#include <stdbool.h>
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+void ets_bigint_enable(void);
+
+void ets_bigint_disable(void);
+
+int ets_bigint_multiply(const uint32_t *x, const uint32_t *y, uint32_t len_words);
+
+int ets_bigint_modmult(const uint32_t *x, const uint32_t *y, const uint32_t *m, uint32_t m_dash, const uint32_t *rb, uint32_t len_words);
+
+int ets_bigint_modexp(const uint32_t *x, const uint32_t *y, const uint32_t *m, uint32_t m_dash, const uint32_t *rb, bool constant_time, uint32_t len_words);
+
+void ets_bigint_wait_finish(void);
+
+int ets_bigint_getz(uint32_t *z, uint32_t len_words);
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* _ROM_BIGINT_H_ */
diff --git a/components/esp_rom/include/esp32c6/rom/cache.h b/components/esp_rom/include/esp32c6/rom/cache.h
new file mode 100644
index 0000000000..8f030f207a
--- /dev/null
+++ b/components/esp_rom/include/esp32c6/rom/cache.h
@@ -0,0 +1,630 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#include <stdint.h>
+#include "esp_bit_defs.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** \defgroup cache_apis, cache operation related apis
+  * @brief cache apis
+  */
+
+/** @addtogroup cache_apis
+  * @{
+  */
+#define MIN_ICACHE_SIZE                 16384
+#define MAX_ICACHE_SIZE                 16384
+#define MIN_ICACHE_WAYS                 8
+#define MAX_ICACHE_WAYS                 8
+#define MAX_CACHE_WAYS                  8
+#define MIN_CACHE_LINE_SIZE             32
+#define TAG_SIZE                        4
+#define MIN_ICACHE_BANK_NUM             1
+#define MAX_ICACHE_BANK_NUM             1
+#define CACHE_MEMORY_BANK_NUM           1
+#define CACHE_MEMORY_IBANK_SIZE         0x4000
+
+#define MAX_ITAG_BANK_ITEMS             (MAX_ICACHE_SIZE / MAX_ICACHE_BANK_NUM / MIN_CACHE_LINE_SIZE)
+#define MAX_ITAG_BLOCK_ITEMS            (MAX_ICACHE_SIZE / MAX_ICACHE_BANK_NUM / MAX_ICACHE_WAYS / MIN_CACHE_LINE_SIZE)
+#define MAX_ITAG_BANK_SIZE              (MAX_ITAG_BANK_ITEMS * TAG_SIZE)
+#define MAX_ITAG_BLOCK_SIZE             (MAX_ITAG_BLOCK_ITEMS * TAG_SIZE)
+
+typedef enum {
+    CACHE_SIZE_HALF = 0,                /*!< 8KB for icache and dcache */
+    CACHE_SIZE_FULL = 1,                /*!< 16KB for icache and dcache */
+} cache_size_t;
+
+typedef enum {
+    CACHE_4WAYS_ASSOC = 0,              /*!< 4 way associated cache */
+    CACHE_8WAYS_ASSOC = 1,              /*!< 8 way associated cache */
+} cache_ways_t;
+
+typedef enum {
+    CACHE_LINE_SIZE_16B = 0,            /*!< 16 Byte cache line size */
+    CACHE_LINE_SIZE_32B = 1,            /*!< 32 Byte cache line size */
+    CACHE_LINE_SIZE_64B = 2,            /*!< 64 Byte cache line size */
+} cache_line_size_t;
+
+typedef enum {
+    CACHE_AUTOLOAD_POSITIVE = 0,        /*!< cache autoload step is positive */
+    CACHE_AUTOLOAD_NEGATIVE = 1,        /*!< cache autoload step is negative */
+} cache_autoload_order_t;
+
+#define CACHE_AUTOLOAD_STEP(i) ((i) - 1)
+
+typedef enum {
+    CACHE_AUTOLOAD_MISS_TRIGGER = 0,    /*!< autoload only triggered by cache miss */
+    CACHE_AUTOLOAD_HIT_TRIGGER  = 1,    /*!< autoload only triggered by cache hit */
+    CACHE_AUTOLOAD_BOTH_TRIGGER = 2,    /*!< autoload triggered both by cache miss and hit */
+} cache_autoload_trigger_t;
+
+typedef enum {
+    CACHE_FREEZE_ACK_BUSY = 0,          /*!< in this mode, cache ack busy to CPU if a cache miss happens*/
+    CACHE_FREEZE_ACK_ERROR  = 1,        /*!< in this mode, cache ack wrong data to CPU and trigger an error if a cache miss happens */
+} cache_freeze_mode_t;
+
+typedef enum {
+    MMU_PAGE_MODE_64KB = 0,
+    MMU_PAGE_MODE_32KB = 1,
+    MMU_PAGE_MODE_16KB = 2,
+    MMU_PAGE_MODE_8KB = 3,
+    MMU_PAGE_MODE_INVALID,
+} mmu_page_mode_t;
+
+struct cache_mode {
+    uint32_t cache_size;                /*!< cache size in byte */
+    uint16_t cache_line_size;           /*!< cache line size in byte */
+    uint8_t cache_ways;                 /*!< cache ways, always 4 */
+    uint8_t ibus;                     /*!< the cache index, 0 for dcache, 1 for icache */
+};
+
+struct icache_tag_item {
+    uint32_t valid:1;                   /*!< the tag item is valid or not */
+    uint32_t lock:1;                    /*!< the cache line is locked or not */
+    uint32_t fifo_cnt:3;                /*!< fifo cnt, 0 ~ 3 for 4 ways cache */
+    uint32_t tag:13;                    /*!< the tag is the high part of the cache address, however is only 16MB (8MB Ibus + 8MB Dbus) range, and without low part */
+    uint32_t reserved:14;
+};
+
+struct autoload_config {
+    uint8_t order;                      /*!< autoload step is positive or negative */
+    uint8_t trigger;                    /*!< autoload trigger */
+    uint8_t ena0;                       /*!< autoload region0 enable */
+    uint8_t ena1;                       /*!< autoload region1 enable */
+    uint32_t addr0;                     /*!< autoload region0 start address */
+    uint32_t size0;                     /*!< autoload region0 size */
+    uint32_t addr1;                     /*!< autoload region1 start address */
+    uint32_t size1;                     /*!< autoload region1 size */
+};
+
+struct tag_group_info {
+    struct cache_mode mode;                         /*!< cache and cache mode */
+    uint32_t filter_addr;                           /*!< the address that used to generate the struct */
+    uint32_t vaddr_offset;                          /*!< virtual address offset of the cache ways */
+    uint32_t tag_addr[MAX_CACHE_WAYS];              /*!< tag memory address, only [0~mode.ways-1] is valid to use */
+    uint32_t cache_memory_offset[MAX_CACHE_WAYS];   /*!< cache memory address, only [0~mode.ways-1] is valid to use */
+};
+
+struct lock_config {
+    uint32_t addr;                                  /*!< manual lock address*/
+    uint16_t size;                                  /*!< manual lock size*/
+    uint16_t group;                                 /*!< manual lock group, 0 or 1*/
+};
+
+struct cache_internal_stub_table {
+    uint32_t (* icache_line_size)(void);
+    uint32_t (* icache_addr)(uint32_t addr);
+    uint32_t (* dcache_addr)(uint32_t addr);
+    void (* invalidate_icache_items)(uint32_t addr, uint32_t items);
+    void (* lock_icache_items)(uint32_t addr, uint32_t items);
+    void (* unlock_icache_items)(uint32_t addr, uint32_t items);
+    uint32_t (* suspend_icache_autoload)(void);
+    void (* resume_icache_autoload)(uint32_t autoload);
+    void (* freeze_icache_enable)(cache_freeze_mode_t mode);
+    void (* freeze_icache_disable)(void);
+    int (* op_addr)(uint32_t start_addr, uint32_t size, uint32_t cache_line_size, uint32_t max_sync_num, void(* cache_Iop)(uint32_t, uint32_t));
+};
+
+/* Defined in the interface file, default value is rom_default_cache_internal_table */
+extern const struct cache_internal_stub_table* rom_cache_internal_table_ptr;
+
+typedef void (* cache_op_start)(void);
+typedef void (* cache_op_end)(void);
+
+typedef struct {
+    cache_op_start start;
+    cache_op_end end;
+} cache_op_cb_t;
+
+/* Defined in the interface file, default value is NULL */
+extern const cache_op_cb_t* rom_cache_op_cb;
+
+#define ESP_ROM_ERR_INVALID_ARG         1
+#define MMU_SET_ADDR_ALIGNED_ERROR      2
+#define MMU_SET_PASE_SIZE_ERROR         3
+#define MMU_SET_VADDR_OUT_RANGE         4
+
+#define CACHE_OP_ICACHE_Y               1
+#define CACHE_OP_ICACHE_N               0
+
+/**
+  * @brief Initialise cache mmu, mark all entries as invalid.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param  None
+  *
+  * @return None
+  */
+void Cache_MMU_Init(void);
+
+/**
+  * @brief Set ICache mmu mapping.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param uint32_t senitive : Config this page should apply flash encryption or not
+  *
+  * @param uint32_t ext_ram : DPORT_MMU_ACCESS_FLASH for flash, DPORT_MMU_INVALID for invalid. In
+  *                 esp32c6, external memory is always flash
+  *
+  * @param  uint32_t vaddr : virtual address in CPU address space.
+  *                              Can be Iram0,Iram1,Irom0,Drom0 and AHB buses address.
+  *                              Should be aligned by psize.
+  *
+  * @param  uint32_t paddr : physical address in external memory.
+  *                              Should be aligned by psize.
+  *
+  * @param  uint32_t psize : page size of ICache, in kilobytes. Should be 64 here.
+  *
+  * @param  uint32_t num : pages to be set.
+  *
+  * @param  uint32_t fixed : 0 for physical pages grow with virtual pages, other for virtual pages map to same physical page.
+  *
+  * @return uint32_t: error status
+  *                   0 : mmu set success
+  *                   2 : vaddr or paddr is not aligned
+  *                   3 : psize error
+  *                   4 : vaddr is out of range
+  */
+int Cache_MSPI_MMU_Set(uint32_t sensitive, uint32_t ext_ram, uint32_t vaddr, uint32_t paddr,  uint32_t psize, uint32_t num, uint32_t fixed);
+
+/**
+  * @brief Set DCache mmu mapping.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param uint32_t ext_ram : DPORT_MMU_ACCESS_FLASH for flash, DPORT_MMU_INVALID for invalid. In
+  *                 esp32c6, external memory is always flash
+  *
+  * @param  uint32_t vaddr : virtual address in CPU address space.
+  *                              Can be DRam0, DRam1, DRom0, DPort and AHB buses address.
+  *                              Should be aligned by psize.
+  *
+  * @param  uint32_t paddr : physical address in external memory.
+  *                              Should be aligned by psize.
+  *
+  * @param  uint32_t psize : page size of DCache, in kilobytes. Should be 64 here.
+  *
+  * @param  uint32_t num : pages to be set.
+
+  * @param  uint32_t fixed : 0 for physical pages grow with virtual pages, other for virtual pages map to same physical page.
+  *
+  * @return uint32_t: error status
+  *                   0 : mmu set success
+  *                   2 : vaddr or paddr is not aligned
+  *                   3 : psize error
+  *                   4 : vaddr is out of range
+  */
+int Cache_Dbus_MMU_Set(uint32_t ext_ram, uint32_t vaddr, uint32_t paddr, uint32_t psize, uint32_t num, uint32_t fixed);
+
+/**
+  * @brief Count the pages in the bus room address which map to Flash.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param uint32_t bus : the bus to count with.
+  *
+  * @param uint32_t * page0_mapped : value should be initial by user, 0 for not mapped, other for mapped count.
+  *
+  * return uint32_t : the number of pages which map to Flash.
+  */
+uint32_t Cache_Count_Flash_Pages(uint32_t bus, uint32_t * page0_mapped);
+
+/**
+  * @brief Get cache mode of ICache or DCache.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param struct cache_mode * mode : the pointer of cache mode struct, caller should set the icache field
+  *
+  * return none
+  */
+void Cache_Get_Mode(struct cache_mode * mode);
+
+/**
+  * @brief check if the address is accessed through ICache.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param  uint32_t addr : the address to check.
+  *
+  * @return 1 if the address is accessed through ICache, 0 if not.
+  */
+uint32_t Cache_Address_Through_ICache(uint32_t addr);
+
+/**
+  * @brief check if the address is accessed through DCache.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param  uint32_t addr : the address to check.
+  *
+  * @return 1 if the address is accessed through DCache, 0 if not.
+  */
+uint32_t Cache_Address_Through_DCache(uint32_t addr);
+
+/**
+  * @brief Set cache page mode.
+  *
+  * @param mmu_page_mode_t
+  *
+  * @return None
+  */
+void MMU_Set_Page_Mode(mmu_page_mode_t pg_mode);
+
+/**
+  * @brief Get cache page mode.
+  *
+  * @param None
+  *
+  * @return page mode
+  */
+mmu_page_mode_t MMU_Get_Page_Mode(void);
+
+/**
+  * @brief Invalidate the cache items for ICache.
+  *        Operation will be done CACHE_LINE_SIZE aligned.
+  *        If the region is not in ICache addr room, nothing will be done.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param  uint32_t addr: start address to invalidate
+  *
+  * @param  uint32_t items: cache lines to invalidate, items * cache_line_size should not exceed the bus address size(16MB/32MB/64MB)
+  *
+  * @return None
+  */
+void Cache_Invalidate_ICache_Items(uint32_t addr, uint32_t items);
+
+/**
+  * @brief Invalidate the Cache items in the region from ICache or DCache.
+  *        If the region is not in Cache addr room, nothing will be done.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param  uint32_t addr : invalidated region start address.
+  *
+  * @param  uint32_t size : invalidated region size.
+  *
+  * @return 0 for success
+  *         1 for invalid argument
+  */
+int Cache_Invalidate_Addr(uint32_t addr, uint32_t size);
+
+/**
+  * @brief Invalidate all cache items in ICache.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param  None
+  *
+  * @return None
+  */
+void Cache_Invalidate_ICache_All(void);
+
+/**
+  * @brief Mask all buses through ICache and DCache.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param  None
+  *
+  * @return None
+  */
+void Cache_Mask_All(void);
+
+/**
+  * @brief Suspend ICache auto preload operation, then you can resume it after some ICache operations.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param  None
+  *
+  * @return uint32_t : 0 for ICache not auto preload before suspend.
+  */
+uint32_t Cache_Suspend_ICache_Autoload(void);
+
+/**
+  * @brief Resume ICache auto preload operation after some ICache operations.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param uint32_t autoload : 0 for ICache not auto preload before suspend.
+  *
+  * @return None.
+  */
+void Cache_Resume_ICache_Autoload(uint32_t autoload);
+
+/**
+  * @brief Start an ICache manual preload, will suspend auto preload of ICache.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param uint32_t addr : start address of the preload region.
+  *
+  * @param uint32_t size : size of the preload region, should not exceed the size of ICache.
+  *
+  * @param uint32_t order : the preload order, 0 for positive, other for negative
+  *
+  * @return uint32_t : 0 for ICache not auto preload before manual preload.
+  */
+uint32_t Cache_Start_ICache_Preload(uint32_t addr, uint32_t size, uint32_t order);
+
+/**
+  * @brief Return if the ICache manual preload done.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param  None
+  *
+  * @return uint32_t : 0 for ICache manual preload not done.
+  */
+uint32_t Cache_ICache_Preload_Done(void);
+
+/**
+  * @brief End the ICache manual preload to resume auto preload of ICache.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param uint32_t autoload : 0 for ICache not auto preload before manual preload.
+  *
+  * @return None
+  */
+void Cache_End_ICache_Preload(uint32_t autoload);
+
+/**
+  * @brief Config autoload parameters of ICache.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param struct autoload_config * config : autoload parameters.
+  *
+  * @return None
+  */
+void Cache_Config_ICache_Autoload(const struct autoload_config * config);
+
+/**
+  * @brief Enable auto preload for ICache.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param None
+  *
+  * @return None
+  */
+void Cache_Enable_ICache_Autoload(void);
+
+/**
+  * @brief Disable auto preload for ICache.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param None
+  *
+  * @return None
+  */
+void Cache_Disable_ICache_Autoload(void);
+
+/**
+  * @brief Config a group of prelock parameters of ICache.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param struct lock_config * config : a group of lock parameters.
+  *
+  * @return None
+  */
+
+void Cache_Enable_ICache_PreLock(const struct lock_config *config);
+
+/**
+  * @brief Disable a group of prelock parameters for ICache.
+  *        However, the locked data will not be released.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param uint16_t group : 0 for group0, 1 for group1.
+  *
+  * @return None
+  */
+void Cache_Disable_ICache_PreLock(uint16_t group);
+
+/**
+  * @brief Lock the cache items for ICache.
+  *        Operation will be done CACHE_LINE_SIZE aligned.
+  *        If the region is not in ICache addr room, nothing will be done.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param  uint32_t addr: start address to lock
+  *
+  * @param  uint32_t items: cache lines to lock, items * cache_line_size should not exceed the bus address size(16MB/32MB/64MB)
+  *
+  * @return None
+  */
+void Cache_Lock_ICache_Items(uint32_t addr, uint32_t items);
+
+/**
+  * @brief Unlock the cache items for ICache.
+  *        Operation will be done CACHE_LINE_SIZE aligned.
+  *        If the region is not in ICache addr room, nothing will be done.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param  uint32_t addr: start address to unlock
+  *
+  * @param  uint32_t items: cache lines to unlock, items * cache_line_size should not exceed the bus address size(16MB/32MB/64MB)
+  *
+  * @return None
+  */
+void Cache_Unlock_ICache_Items(uint32_t addr, uint32_t items);
+
+/**
+  * @brief Lock the cache items in tag memory for ICache or DCache.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param uint32_t addr : start address of lock region.
+  *
+  * @param uint32_t size : size of lock region.
+  *
+  * @return 0 for success
+  *         1 for invalid argument
+  */
+int Cache_Lock_Addr(uint32_t addr, uint32_t size);
+
+/**
+  * @brief Unlock the cache items in tag memory for ICache or DCache.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param uint32_t addr : start address of unlock region.
+  *
+  * @param uint32_t size : size of unlock region.
+  *
+  * @return 0 for success
+  *         1 for invalid argument
+  */
+int Cache_Unlock_Addr(uint32_t addr, uint32_t size);
+
+/**
+  * @brief Disable ICache access for the cpu.
+  *        This operation will make all ICache tag memory invalid, CPU can't access ICache, ICache will keep idle.
+  *        Please do not call this function in your SDK application.
+  *
+  * @return uint32_t : auto preload enabled before
+  */
+uint32_t Cache_Disable_ICache(void);
+
+/**
+  * @brief Enable ICache access for the cpu.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param  uint32_t autoload : ICache will preload then.
+  *
+  * @return None
+  */
+void Cache_Enable_ICache(uint32_t autoload);
+
+/**
+  * @brief Suspend ICache access for the cpu.
+  *        The ICache tag memory is still there, CPU can't access ICache, ICache will keep idle.
+  *        Please do not change MMU, cache mode or tag memory(tag memory can be changed in some special case).
+  *        Please do not call this function in your SDK application.
+  *
+  * @param  None
+  *
+  * @return uint32_t : auto preload enabled before
+  */
+uint32_t Cache_Suspend_ICache(void);
+
+/**
+  * @brief Resume ICache access for the cpu.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param  uint32_t autoload : ICache will preload then.
+  *
+  * @return None
+  */
+void Cache_Resume_ICache(uint32_t autoload);
+
+/**
+  * @brief Get ICache cache line size
+  *
+  * @param  None
+  *
+  * @return uint32_t: 16, 32, 64 Byte
+  */
+uint32_t Cache_Get_ICache_Line_Size(void);
+
+/**
+  * @brief Enable freeze for ICache.
+  *        Any miss request will be rejected, including cpu miss and preload/autoload miss.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param cache_freeze_mode_t mode : 0 for assert busy 1 for assert hit
+  *
+  * @return None
+  */
+void Cache_Freeze_ICache_Enable(cache_freeze_mode_t mode);
+
+/**
+  * @brief Disable freeze for ICache.
+  *        Please do not call this function in your SDK application.
+  *
+  * @return None
+  */
+void Cache_Freeze_ICache_Disable(void);
+
+/**
+  * @brief Travel tag memory to run a call back function.
+  *        ICache and DCache are suspend when doing this.
+  *        The callback will get the parameter tag_group_info, which will include a group of tag memory addresses and cache memory addresses.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param  struct cache_mode * mode : the cache to check and the cache mode.
+  *
+  * @param  uint32_t filter_addr : only the cache lines which may include the filter_address will be returned to the call back function.
+  *                                0 for do not filter, all cache lines will be returned.
+  *
+  * @param  void (* process)(struct tag_group_info *) : call back function, which may be called many times, a group(the addresses in the group are in the same position in the cache ways) a time.
+  *
+  * @return None
+  */
+void Cache_Travel_Tag_Memory(struct cache_mode * mode, uint32_t filter_addr, void (* process)(struct tag_group_info *));
+
+/**
+  * @brief Get the virtual address from cache mode, cache tag and the virtual address offset of cache ways.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param  struct cache_mode * mode : the cache to calculate the virtual address and the cache mode.
+  *
+  * @param  uint32_t tag : the tag part fo a tag item, 12-14 bits.
+  *
+  * @param  uint32_t addr_offset : the virtual address offset of the cache ways.
+  *
+  * @return uint32_t : the virtual address.
+  */
+uint32_t Cache_Get_Virtual_Addr(struct cache_mode *mode, uint32_t tag, uint32_t vaddr_offset);
+
+/**
+  * @}
+  */
+
+/**
+  * @brief Get the cache MMU IROM end address.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param  void
+  *
+  * @return uint32_t : the word value of the address.
+  */
+uint32_t Cache_Get_IROM_MMU_End(void);
+
+/**
+  * @brief Get the cache MMU DROM end address.
+  *        Please do not call this function in your SDK application.
+  *
+  * @param  void
+  *
+  * @return uint32_t : the word value of the address.
+  */
+uint32_t Cache_Get_DROM_MMU_End(void);
+
+/**
+  * @brief Used by SPI flash mmap
+  *
+  */
+uint32_t flash_instr_rodata_start_page(uint32_t bus);
+uint32_t flash_instr_rodata_end_page(uint32_t bus);
+
+#define Cache_Dbus_MMU_Set(ext_ram, vaddr, paddr, psize, num, fixed) \
+    Cache_MSPI_MMU_Set(ets_efuse_cache_encryption_enabled() ? MMU_SENSITIVE : 0, ext_ram, vaddr, paddr, psize, num, fixed)
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/esp_rom/include/esp32c6/rom/crc.h b/components/esp_rom/include/esp32c6/rom/crc.h
new file mode 100644
index 0000000000..de7002f7a5
--- /dev/null
+++ b/components/esp_rom/include/esp32c6/rom/crc.h
@@ -0,0 +1,119 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#ifndef ROM_CRC_H
+#define ROM_CRC_H
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** \defgroup crc_apis, uart configuration and communication related apis
+  * @brief crc apis
+  */
+
+/** @addtogroup crc_apis
+  * @{
+  */
+
+
+/* Standard CRC8/16/32 algorithms. */
+// CRC-8        x8+x2+x1+1              0x07
+// CRC16-CCITT  x16+x12+x5+1   1021   ISO HDLC, ITU X.25, V.34/V.41/V.42, PPP-FCS
+// CRC32:
+//G(x) = x32 +x26 + x23 + x22 + x16 + x12 + x11 + x10 + x8 + x7 + x5 + x4 + x2 + x1 + 1
+//If your buf is not continuous, you can use the first result to be the second parameter.
+
+/**
+  * @brief Crc32 value that is in little endian.
+  *
+  * @param  uint32_t crc : init crc value, use 0 at the first use.
+  *
+  * @param  uint8_t const *buf : buffer to start calculate crc.
+  *
+  * @param  uint32_t len : buffer length in byte.
+  *
+  * @return None
+  */
+uint32_t crc32_le(uint32_t crc, uint8_t const *buf, uint32_t len);
+
+/**
+  * @brief Crc32 value that is in big endian.
+  *
+  * @param  uint32_t crc : init crc value, use 0 at the first use.
+  *
+  * @param  uint8_t const *buf : buffer to start calculate crc.
+  *
+  * @param  uint32_t len : buffer length in byte.
+  *
+  * @return None
+  */
+uint32_t crc32_be(uint32_t crc, uint8_t const *buf, uint32_t len);
+
+/**
+  * @brief Crc16 value that is in little endian.
+  *
+  * @param  uint16_t crc : init crc value, use 0 at the first use.
+  *
+  * @param  uint8_t const *buf : buffer to start calculate crc.
+  *
+  * @param  uint32_t len : buffer length in byte.
+  *
+  * @return None
+  */
+uint16_t crc16_le(uint16_t crc, uint8_t const *buf, uint32_t len);
+
+/**
+  * @brief Crc16 value that is in big endian.
+  *
+  * @param  uint16_t crc : init crc value, use 0 at the first use.
+  *
+  * @param  uint8_t const *buf : buffer to start calculate crc.
+  *
+  * @param  uint32_t len : buffer length in byte.
+  *
+  * @return None
+  */
+uint16_t crc16_be(uint16_t crc, uint8_t const *buf, uint32_t len);
+
+/**
+  * @brief Crc8 value that is in little endian.
+  *
+  * @param  uint8_t crc : init crc value, use 0 at the first use.
+  *
+  * @param  uint8_t const *buf : buffer to start calculate crc.
+  *
+  * @param  uint32_t len : buffer length in byte.
+  *
+  * @return None
+  */
+uint8_t crc8_le(uint8_t crc, uint8_t const *buf, uint32_t len);
+
+/**
+  * @brief Crc8 value that is in big endian.
+  *
+  * @param  uint32_t crc : init crc value, use 0 at the first use.
+  *
+  * @param  uint8_t const *buf : buffer to start calculate crc.
+  *
+  * @param  uint32_t len : buffer length in byte.
+  *
+  * @return None
+  */
+uint8_t crc8_be(uint8_t crc, uint8_t const *buf, uint32_t len);
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+
+#endif
diff --git a/components/esp_rom/include/esp32c6/rom/digital_signature.h b/components/esp_rom/include/esp32c6/rom/digital_signature.h
new file mode 100644
index 0000000000..e2f62bb15e
--- /dev/null
+++ b/components/esp_rom/include/esp32c6/rom/digital_signature.h
@@ -0,0 +1,142 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#include <stdint.h>
+#include <stdbool.h>
+
+#define ETS_DS_MAX_BITS 3072
+
+#define ETS_DS_IV_LEN 16
+
+/* Length of parameter 'C' stored in flash (not including IV)
+
+   Comprises encrypted Y, M, rinv, md (32), mprime (4), length (4), padding (8)
+
+   Note that if ETS_DS_MAX_BITS<4096, 'C' needs to be split up when writing to hardware
+*/
+#define ETS_DS_C_LEN ((ETS_DS_MAX_BITS * 3 / 8) + 32 + 8 + 8)
+
+/* Encrypted ETS data. Recommended to store in flash in this format.
+ */
+typedef struct {
+    /* RSA LENGTH register parameters
+     * (number of words in RSA key & operands, minus one).
+     *
+     *
+     * This value must match the length field encrypted and stored in 'c',
+     * or invalid results will be returned. (The DS peripheral will
+     * always use the value in 'c', not this value, so an attacker can't
+     * alter the DS peripheral results this way, it will just truncate or
+     * extend the message and the resulting signature in software.)
+     */
+    unsigned rsa_length;
+
+    /* IV value used to encrypt 'c' */
+    uint8_t iv[ETS_DS_IV_LEN];
+
+    /* Encrypted Digital Signature parameters. Result of AES-CBC encryption
+       of plaintext values. Includes an encrypted message digest.
+    */
+    uint8_t c[ETS_DS_C_LEN];
+} ets_ds_data_t;
+
+typedef enum {
+    ETS_DS_OK,
+    ETS_DS_INVALID_PARAM,   /* Supplied parameters are invalid */
+    ETS_DS_INVALID_KEY,     /* HMAC peripheral failed to supply key */
+    ETS_DS_INVALID_PADDING, /* 'c' decrypted with invalid padding */
+    ETS_DS_INVALID_DIGEST,  /* 'c' decrypted with invalid digest */
+} ets_ds_result_t;
+
+void ets_ds_enable(void);
+
+void ets_ds_disable(void);
+
+
+/*
+ * @brief Start signing a message (or padded message digest) using the Digital Signature peripheral
+ *
+ * - @param message Pointer to message (or padded digest) containing the message to sign. Should be
+ *   (data->rsa_length + 1)*4 bytes long.  @param data Pointer to DS data. Can be a pointer to data
+ *   in flash.
+ *
+ * Caller must have already called ets_ds_enable() and ets_hmac_calculate_downstream() before calling
+ * this function, and is responsible for calling ets_ds_finish_sign() and then
+ * ets_hmac_invalidate_downstream() afterwards.
+ *
+ * @return ETS_DS_OK if signature is in progress, ETS_DS_INVALID_PARAM if param is invalid,
+ * EST_DS_INVALID_KEY if key or HMAC peripheral is configured incorrectly.
+ */
+ets_ds_result_t ets_ds_start_sign(const void *message, const ets_ds_data_t *data);
+
+
+/*
+ * @brief Returns true if the DS peripheral is busy following a call to ets_ds_start_sign()
+ *
+ * A result of false indicates that a call to ets_ds_finish_sign() will not block.
+ *
+ * Only valid if ets_ds_enable() has been called.
+ */
+bool ets_ds_is_busy(void);
+
+
+/* @brief Finish signing a message using the Digital Signature peripheral
+ *
+ * Must be called after ets_ds_start_sign(). Can use ets_ds_busy() to wait until
+ * peripheral is no longer busy.
+ *
+ * - @param signature Pointer to buffer to contain the signature. Should be
+ *   (data->rsa_length + 1)*4 bytes long.
+ * - @param data Should match the 'data' parameter passed to ets_ds_start_sign()
+ *
+ * @param ETS_DS_OK if signing succeeded, ETS_DS_INVALID_PARAM if param is invalid,
+ * ETS_DS_INVALID_DIGEST or ETS_DS_INVALID_PADDING if there is a problem with the
+ * encrypted data digest or padding bytes (in case of ETS_DS_INVALID_PADDING, a
+ * digest is produced anyhow.)
+ */
+ets_ds_result_t ets_ds_finish_sign(void *signature, const ets_ds_data_t *data);
+
+
+/* Plaintext parameters used by Digital Signature.
+
+   Not used for signing with DS peripheral, but can be encrypted
+   in-device by calling ets_ds_encrypt_params()
+*/
+typedef struct {
+    uint32_t Y[ETS_DS_MAX_BITS / 32];
+    uint32_t M[ETS_DS_MAX_BITS / 32];
+    uint32_t Rb[ETS_DS_MAX_BITS / 32];
+    uint32_t M_prime;
+    uint32_t length;
+} ets_ds_p_data_t;
+
+typedef enum {
+    ETS_DS_KEY_HMAC, /* The HMAC key (as stored in efuse) */
+    ETS_DS_KEY_AES,  /* The AES key (as derived from HMAC key by HMAC peripheral in downstream mode) */
+} ets_ds_key_t;
+
+/* @brief Encrypt DS parameters suitable for storing and later use with DS peripheral
+ *
+ * @param data Output buffer to store encrypted data, suitable for later use generating signatures.
+ * @param iv Pointer to 16 byte IV buffer, will be copied into 'data'. Should be randomly generated bytes each time.
+ * @param p_data Pointer to input plaintext key data. The expectation is this data will be deleted after this process is done and 'data' is stored.
+ * @param key Pointer to 32 bytes of key data. Type determined by key_type parameter. The expectation is the corresponding HMAC key will be stored to efuse and then permanently erased.
+ * @param key_type Type of key stored in 'key' (either the AES-256 DS key, or an HMAC DS key from which the AES DS key is derived using HMAC peripheral)
+ *
+ * @return ETS_DS_INVALID_PARAM if any parameter is invalid, or ETS_DS_OK if 'data' is successfully generated from the input parameters.
+ */
+ets_ds_result_t ets_ds_encrypt_params(ets_ds_data_t *data, const void *iv, const ets_ds_p_data_t *p_data, const void *key, ets_ds_key_t key_type);
+
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/esp_rom/include/esp32c6/rom/efuse.h b/components/esp_rom/include/esp32c6/rom/efuse.h
new file mode 100644
index 0000000000..a095f45568
--- /dev/null
+++ b/components/esp_rom/include/esp32c6/rom/efuse.h
@@ -0,0 +1,384 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#ifndef _ROM_EFUSE_H_
+#define _ROM_EFUSE_H_
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#include <stdint.h>
+#include <stddef.h>
+#include <stdbool.h>
+
+/** \defgroup efuse_APIs efuse APIs
+  * @brief     ESP32 efuse read/write APIs
+  * @attention
+  *
+  */
+
+/** @addtogroup efuse_APIs
+  * @{
+  */
+
+typedef enum {
+    ETS_EFUSE_KEY_PURPOSE_USER = 0,
+    ETS_EFUSE_KEY_PURPOSE_RESERVED = 1,
+    ETS_EFUSE_KEY_PURPOSE_XTS_AES_128_KEY = 4,
+    ETS_EFUSE_KEY_PURPOSE_HMAC_DOWN_ALL = 5,
+    ETS_EFUSE_KEY_PURPOSE_HMAC_DOWN_JTAG = 6,
+    ETS_EFUSE_KEY_PURPOSE_HMAC_DOWN_DIGITAL_SIGNATURE = 7,
+    ETS_EFUSE_KEY_PURPOSE_HMAC_UP = 8,
+    ETS_EFUSE_KEY_PURPOSE_SECURE_BOOT_DIGEST0 = 9,
+    ETS_EFUSE_KEY_PURPOSE_SECURE_BOOT_DIGEST1 = 10,
+    ETS_EFUSE_KEY_PURPOSE_SECURE_BOOT_DIGEST2 = 11,
+    ETS_EFUSE_KEY_PURPOSE_MAX,
+} ets_efuse_purpose_t;
+
+typedef enum {
+    ETS_EFUSE_BLOCK0 = 0,
+    ETS_EFUSE_MAC_SPI_SYS_0 = 1,
+    ETS_EFUSE_BLOCK_SYS_DATA = 2,
+    ETS_EFUSE_BLOCK_USR_DATA = 3,
+    ETS_EFUSE_BLOCK_KEY0 = 4,
+    ETS_EFUSE_BLOCK_KEY1 = 5,
+    ETS_EFUSE_BLOCK_KEY2 = 6,
+    ETS_EFUSE_BLOCK_KEY3 = 7,
+    ETS_EFUSE_BLOCK_KEY4 = 8,
+    ETS_EFUSE_BLOCK_KEY5 = 9,
+    ETS_EFUSE_BLOCK_KEY6 = 10,
+    ETS_EFUSE_BLOCK_MAX,
+} ets_efuse_block_t;
+
+/**
+ * @brief set timing accroding the apb clock, so no read error or write error happens.
+ *
+ * @param clock: apb clock in HZ, only accept 5M(in FPGA), 10M(in FPGA), 20M, 40M, 80M.
+ *
+ * @return : 0 if success, others if clock not accepted
+ */
+int ets_efuse_set_timing(uint32_t clock);
+
+/**
+ * @brief Enable efuse subsystem. Called after reset. Doesn't need to be called again.
+ */
+void ets_efuse_start(void);
+
+/**
+  * @brief  Efuse read operation: copies data from physical efuses to efuse read registers.
+  *
+  * @param  null
+  *
+  * @return : 0 if success, others if apb clock is not accepted
+  */
+int ets_efuse_read(void);
+
+/**
+  * @brief  Efuse write operation: Copies data from efuse write registers to efuse. Operates on a single block of efuses at a time.
+  *
+  * @note This function does not update read efuses, call ets_efuse_read() once all programming is complete.
+  *
+  * @return : 0 if success, others if apb clock is not accepted
+  */
+int ets_efuse_program(ets_efuse_block_t block);
+
+/**
+ * @brief Set all Efuse program registers to zero.
+ *
+ * Call this before writing new data to the program registers.
+ */
+void ets_efuse_clear_program_registers(void);
+
+/**
+ * @brief Program a block of key data to an efuse block
+ *
+ * @param key_block Block to read purpose for. Must be in range ETS_EFUSE_BLOCK_KEY0 to ETS_EFUSE_BLOCK_KEY6. Key block must be unused (@ref ets_efuse_key_block_unused).
+ * @param purpose Purpose to set for this key. Purpose must be already unset.
+ * @param data Pointer to data to write.
+ * @param data_len Length of data to write.
+ *
+ * @note This function also calls ets_efuse_program() for the specified block, and for block 0 (setting the purpose)
+ */
+int ets_efuse_write_key(ets_efuse_block_t key_block, ets_efuse_purpose_t purpose, const void *data, size_t data_len);
+
+
+/* @brief Return the address of a particular efuse block's first read register
+ *
+ * @param block Index of efuse block to look up
+ *
+ * @return 0 if block is invalid, otherwise a numeric read register address
+ * of the first word in the block.
+ */
+uint32_t ets_efuse_get_read_register_address(ets_efuse_block_t block);
+
+/**
+ * @brief Return the current purpose set for an efuse key block
+ *
+ * @param key_block Block to read purpose for. Must be in range ETS_EFUSE_BLOCK_KEY0 to ETS_EFUSE_BLOCK_KEY6.
+ */
+ets_efuse_purpose_t ets_efuse_get_key_purpose(ets_efuse_block_t key_block);
+
+/**
+ * @brief Find a key block with the particular purpose set
+ *
+ * @param purpose Purpose to search for.
+ * @param[out] key_block Pointer which will be set to the key block if found. Can be NULL, if only need to test the key block exists.
+ * @return true if found, false if not found. If false, value at key_block pointer is unchanged.
+ */
+bool ets_efuse_find_purpose(ets_efuse_purpose_t purpose, ets_efuse_block_t *key_block);
+
+/**
+ * Return true if the key block is unused, false otherwise.
+ *
+ * An unused key block is all zero content, not read or write protected,
+ * and has purpose 0 (ETS_EFUSE_KEY_PURPOSE_USER)
+ *
+ * @param key_block key block to check.
+ *
+ * @return true if key block is unused, false if key block or used
+ * or the specified block index is not a key block.
+ */
+bool ets_efuse_key_block_unused(ets_efuse_block_t key_block);
+
+
+/**
+ * @brief Search for an unused key block and return the first one found.
+ *
+ * See @ref ets_efuse_key_block_unused for a description of an unused key block.
+ *
+ * @return First unused key block, or ETS_EFUSE_BLOCK_MAX if no unused key block is found.
+ */
+ets_efuse_block_t ets_efuse_find_unused_key_block(void);
+
+/**
+ * @brief Return the number of unused efuse key blocks (0-6)
+ */
+unsigned ets_efuse_count_unused_key_blocks(void);
+
+/**
+ * @brief Calculate Reed-Solomon Encoding values for a block of efuse data.
+ *
+ * @param data Pointer to data buffer (length 32 bytes)
+ * @param rs_values Pointer to write encoded data to (length 12 bytes)
+ */
+void ets_efuse_rs_calculate(const void *data, void *rs_values);
+
+/**
+  * @brief  Read spi flash pads configuration from Efuse
+  *
+  * @return
+  * - 0 for default SPI pins.
+  * - 1 for default HSPI pins.
+  * - Other values define a custom pin configuration mask. Pins are encoded as per the EFUSE_SPICONFIG_RET_SPICLK,
+  *   EFUSE_SPICONFIG_RET_SPIQ, EFUSE_SPICONFIG_RET_SPID, EFUSE_SPICONFIG_RET_SPICS0, EFUSE_SPICONFIG_RET_SPIHD macros.
+  *   WP pin (for quad I/O modes) is not saved in efuse and not returned by this function.
+  */
+uint32_t ets_efuse_get_spiconfig(void);
+
+/**
+  * @brief  Read spi flash wp pad from Efuse
+  *
+  * @return
+  * - 0x3f for invalid.
+  * - 0~46 is valid.
+  */
+uint32_t ets_efuse_get_wp_pad(void);
+
+/**
+ * @brief Read opi flash pads configuration from Efuse
+ *
+ * @return
+ * - 0 for default SPI pins.
+ * - Other values define a custom pin configuration mask. From the LSB, every 6 bits represent a GPIO number which stand for:
+ *   DQS, D4, D5, D6, D7 accordingly.
+ */
+uint32_t ets_efuse_get_opiconfig(void);
+
+/**
+  * @brief  Read if download mode disabled from Efuse
+  *
+  * @return
+  * - true for efuse disable download mode.
+  * - false for efuse doesn't disable download mode.
+  */
+bool ets_efuse_download_modes_disabled(void);
+
+/**
+  * @brief  Read if legacy spi flash boot mode disabled from Efuse
+  *
+  * @return
+  * - true for efuse disable legacy spi flash boot mode.
+  * - false for efuse doesn't disable legacy spi flash boot mode.
+  */
+bool ets_efuse_legacy_spi_boot_mode_disabled(void);
+
+/**
+  * @brief  Read if uart print control value from Efuse
+  *
+  * @return
+  * - 0 for uart force print.
+  * - 1 for uart print when GPIO8 is low when digital reset.
+  *   2 for uart print when GPIO8 is high when digital reset.
+  *   3 for uart force slient
+  */
+uint32_t ets_efuse_get_uart_print_control(void);
+
+/**
+  * @brief  Read if USB-Serial-JTAG print during rom boot is disabled from Efuse
+  *
+  * @return
+  * - 1 for efuse disable USB-Serial-JTAG print during rom boot.
+  * - 0 for efuse doesn't disable USB-Serial-JTAG print during rom boot.
+  */
+uint32_t ets_efuse_usb_serial_jtag_print_is_disabled(void);
+
+/**
+  * @brief  Read if usb download mode disabled from Efuse
+  *
+  * (Also returns true if security download mode is enabled, as this mode
+  * disables USB download.)
+  *
+  * @return
+  * - true for efuse disable usb download mode.
+  * - false for efuse doesn't disable usb download mode.
+  */
+bool ets_efuse_usb_download_mode_disabled(void);
+
+/**
+  * @brief  Read if tiny basic mode disabled from Efuse
+  *
+  * @return
+  * - true for efuse disable tiny basic mode.
+  * - false for efuse doesn't disable tiny basic mode.
+  */
+bool ets_efuse_tiny_basic_mode_disabled(void);
+
+/**
+  * @brief  Read if usb module disabled from Efuse
+  *
+  * @return
+  * - true for efuse disable usb module.
+  * - false for efuse doesn't disable usb module.
+  */
+bool ets_efuse_usb_module_disabled(void);
+
+/**
+  * @brief  Read if security download modes enabled from Efuse
+  *
+  * @return
+  * - true for efuse enable security download mode.
+  * - false for efuse doesn't enable security download mode.
+  */
+bool ets_efuse_security_download_modes_enabled(void);
+
+/**
+ * @brief Return true if secure boot is enabled in EFuse
+ */
+bool ets_efuse_secure_boot_enabled(void);
+
+/**
+ * @brief Return true if secure boot aggressive revoke is enabled in EFuse
+ */
+bool ets_efuse_secure_boot_aggressive_revoke_enabled(void);
+
+/**
+ * @brief Return true if cache encryption (flash, etc) is enabled from boot via EFuse
+ */
+bool ets_efuse_cache_encryption_enabled(void);
+
+/**
+ * @brief Return true if EFuse indicates an external phy needs to be used for USB
+ */
+bool ets_efuse_usb_use_ext_phy(void);
+
+/**
+ * @brief Return true if EFuse indicates USB device persistence is disabled
+ */
+bool ets_efuse_usb_force_nopersist(void);
+
+/**
+ * @brief Return true if OPI pins GPIO33-37 are powered by VDDSPI, otherwise by VDD33CPU
+ */
+bool ets_efuse_flash_opi_5pads_power_sel_vddspi(void);
+
+/**
+ * @brief Return true if EFuse indicates an opi flash is attached.
+ */
+bool ets_efuse_flash_opi_mode(void);
+
+/**
+ * @brief Return true if EFuse indicates to send a flash resume command.
+ */
+bool ets_efuse_force_send_resume(void);
+
+/**
+  * @brief  return the time in us ROM boot need wait flash to power on from Efuse
+  *
+  * @return
+  * - uint32_t the time in us.
+  */
+uint32_t ets_efuse_get_flash_delay_us(void);
+
+#define EFUSE_SPICONFIG_SPI_DEFAULTS 0
+#define EFUSE_SPICONFIG_HSPI_DEFAULTS 1
+
+#define EFUSE_SPICONFIG_RET_SPICLK_MASK         0x3f
+#define EFUSE_SPICONFIG_RET_SPICLK_SHIFT        0
+#define EFUSE_SPICONFIG_RET_SPICLK(ret)         (((ret) >> EFUSE_SPICONFIG_RET_SPICLK_SHIFT) & EFUSE_SPICONFIG_RET_SPICLK_MASK)
+
+#define EFUSE_SPICONFIG_RET_SPIQ_MASK           0x3f
+#define EFUSE_SPICONFIG_RET_SPIQ_SHIFT          6
+#define EFUSE_SPICONFIG_RET_SPIQ(ret)           (((ret) >> EFUSE_SPICONFIG_RET_SPIQ_SHIFT) & EFUSE_SPICONFIG_RET_SPIQ_MASK)
+
+#define EFUSE_SPICONFIG_RET_SPID_MASK           0x3f
+#define EFUSE_SPICONFIG_RET_SPID_SHIFT          12
+#define EFUSE_SPICONFIG_RET_SPID(ret)           (((ret) >> EFUSE_SPICONFIG_RET_SPID_SHIFT) & EFUSE_SPICONFIG_RET_SPID_MASK)
+
+#define EFUSE_SPICONFIG_RET_SPICS0_MASK         0x3f
+#define EFUSE_SPICONFIG_RET_SPICS0_SHIFT        18
+#define EFUSE_SPICONFIG_RET_SPICS0(ret)         (((ret) >> EFUSE_SPICONFIG_RET_SPICS0_SHIFT) & EFUSE_SPICONFIG_RET_SPICS0_MASK)
+
+
+#define EFUSE_SPICONFIG_RET_SPIHD_MASK          0x3f
+#define EFUSE_SPICONFIG_RET_SPIHD_SHIFT         24
+#define EFUSE_SPICONFIG_RET_SPIHD(ret)          (((ret) >> EFUSE_SPICONFIG_RET_SPIHD_SHIFT) & EFUSE_SPICONFIG_RET_SPIHD_MASK)
+
+/**
+ * @brief Enable JTAG temporarily by writing a JTAG HMAC "key" into
+ * the JTAG_CTRL registers.
+ *
+ * Works if JTAG has been "soft" disabled by burning the EFUSE_SOFT_DIS_JTAG efuse.
+ *
+ * Will enable the HMAC module to generate a "downstream" HMAC value from a key already saved in efuse, and then write the JTAG HMAC "key" which will enable JTAG if the two keys match.
+ *
+ * @param jtag_hmac_key Pointer to a 32 byte array containing a valid key. Supplied by user.
+ * @param key_block Index of a key block containing the source for this key.
+ *
+ * @return ETS_FAILED if HMAC operation fails or invalid parameter, ETS_OK otherwise. ETS_OK doesn't necessarily mean that JTAG was enabled.
+ */
+int ets_jtag_enable_temporarily(const uint8_t *jtag_hmac_key, ets_efuse_block_t key_block);
+
+/**
+  * @brief  A crc8 algorithm used for MAC addresses in efuse
+  *
+  * @param  unsigned char const *p : Pointer to original data.
+  *
+  * @param  unsigned int len : Data length in byte.
+  *
+  * @return unsigned char: Crc value.
+  */
+unsigned char esp_crc8(unsigned char const *p, unsigned int len);
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* _ROM_EFUSE_H_ */
diff --git a/components/esp_rom/include/esp32c6/rom/esp_flash.h b/components/esp_rom/include/esp32c6/rom/esp_flash.h
new file mode 100644
index 0000000000..d975036fc2
--- /dev/null
+++ b/components/esp_rom/include/esp32c6/rom/esp_flash.h
@@ -0,0 +1,46 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#include "esp_err.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Note: Most of esp_flash APIs in ROM are compatible with headers in ESP-IDF, this function
+   just adds ROM-specific parts
+*/
+
+struct spi_flash_chip_t;
+typedef struct esp_flash_t esp_flash_t;
+
+/* Structure to wrap "global" data used by esp_flash in ROM */
+typedef struct {
+    /* Default SPI flash chip, ie main chip attached to the MCU
+       This chip is used if the 'chip' argument passed to esp_flash_xxx API functions is ever NULL
+    */
+    esp_flash_t *default_chip;
+
+    /* Global API OS notification start/end/chip_check functions
+
+       These are used by ROM if no other host functions are configured.
+    */
+    struct {
+        esp_err_t (*start)(esp_flash_t *chip);
+        esp_err_t (*end)(esp_flash_t *chip, esp_err_t err);
+        esp_err_t (*chip_check)(esp_flash_t **inout_chip);
+    } api_funcs;
+} esp_flash_rom_global_data_t;
+
+/** Access a pointer to the global data used by the ROM spi_flash driver
+ */
+esp_flash_rom_global_data_t *esp_flash_get_rom_global_data(void);
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/esp_rom/include/esp32c6/rom/ets_sys.h b/components/esp_rom/include/esp32c6/rom/ets_sys.h
new file mode 100644
index 0000000000..afd3467728
--- /dev/null
+++ b/components/esp_rom/include/esp32c6/rom/ets_sys.h
@@ -0,0 +1,555 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#ifndef _ROM_ETS_SYS_H_
+#define _ROM_ETS_SYS_H_
+
+#include <stdint.h>
+#include <stdbool.h>
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** \defgroup ets_sys_apis, ets system related apis
+  * @brief ets system apis
+  */
+
+/** @addtogroup ets_sys_apis
+  * @{
+  */
+
+/************************************************************************
+  *                                NOTE
+  *   Many functions in this header files can't be run in FreeRTOS.
+  *   Please see the comment of the Functions.
+  *   There are also some functions that doesn't work on FreeRTOS
+  *   without listed in the header, such as:
+  *   xtos functions start with "_xtos_" in ld file.
+  *
+  ***********************************************************************
+  */
+
+/** \defgroup ets_apis, Espressif Task Scheduler related apis
+  * @brief ets apis
+  */
+
+/** @addtogroup ets_apis
+  * @{
+  */
+
+typedef enum {
+    ETS_OK     = 0, /**< return successful in ets*/
+    ETS_FAILED = 1  /**< return failed in ets*/
+} ETS_STATUS;
+
+typedef ETS_STATUS ets_status_t;
+
+typedef uint32_t ETSSignal;
+typedef uint32_t ETSParam;
+
+typedef struct ETSEventTag ETSEvent;    /**< Event transmit/receive in ets*/
+
+struct ETSEventTag {
+    ETSSignal sig;  /**< Event signal, in same task, different Event with different signal*/
+    ETSParam  par;  /**< Event parameter, sometimes without usage, then will be set as 0*/
+};
+
+typedef void (*ETSTask)(ETSEvent *e);       /**< Type of the Task processer*/
+typedef void (* ets_idle_cb_t)(void *arg);  /**< Type of the system idle callback*/
+
+/**
+  * @brief  Start the Espressif Task Scheduler, which is an infinit loop. Please do not add code after it.
+  *
+  * @param  none
+  *
+  * @return none
+  */
+void ets_run(void);
+
+/**
+  * @brief  Set the Idle callback, when Tasks are processed, will call the callback before CPU goto sleep.
+  *
+  * @param  ets_idle_cb_t func : The callback function.
+  *
+  * @param  void *arg : Argument of the callback.
+  *
+  * @return None
+  */
+void ets_set_idle_cb(ets_idle_cb_t func, void *arg);
+
+/**
+  * @brief  Init a task with processer, priority, queue to receive Event, queue length.
+  *
+  * @param  ETSTask task : The task processer.
+  *
+  * @param  uint8_t prio : Task priority, 0-31, bigger num with high priority, one priority with one task.
+  *
+  * @param  ETSEvent *queue : Queue belongs to the task, task always receives Events, Queue is circular used.
+  *
+  * @param  uint8_t qlen : Queue length.
+  *
+  * @return None
+  */
+void ets_task(ETSTask task, uint8_t prio, ETSEvent *queue, uint8_t qlen);
+
+/**
+  * @brief  Post an event to an Task.
+  *
+  * @param  uint8_t prio : Priority of the Task.
+  *
+  * @param  ETSSignal sig : Event signal.
+  *
+  * @param  ETSParam  par : Event parameter
+  *
+  * @return ETS_OK     : post successful
+  * @return ETS_FAILED : post failed
+  */
+ETS_STATUS ets_post(uint8_t prio, ETSSignal sig, ETSParam par);
+
+/**
+  * @}
+  */
+
+/** \defgroup ets_boot_apis, Boot routing related apis
+  * @brief ets boot apis
+  */
+
+/** @addtogroup ets_apis
+  * @{
+  */
+
+extern const char *const exc_cause_table[40];   ///**< excption cause that defined by the core.*/
+
+/**
+  * @brief  Set Pro cpu Entry code, code can be called in PRO CPU when booting is not completed.
+  *         When Pro CPU booting is completed, Pro CPU will call the Entry code if not NULL.
+  *
+  * @param  uint32_t start : the PRO Entry code address value in uint32_t
+  *
+  * @return None
+  */
+void ets_set_user_start(uint32_t start);
+
+/**
+  * @brief  Set Pro cpu Startup code, code can be called when booting is not completed, or in Entry code.
+  *         When Entry code completed, CPU will call the Startup code if not NULL, else call ets_run.
+  *
+  * @param  uint32_t callback : the Startup code address value in uint32_t
+  *
+  * @return None     : post successful
+  */
+void ets_set_startup_callback(uint32_t callback);
+
+/**
+  * @brief  Set App cpu Entry code, code can be called in PRO CPU.
+  *         When APP booting is completed, APP CPU will call the Entry code if not NULL.
+  *
+  * @param  uint32_t start : the APP Entry code address value in uint32_t, stored in register APPCPU_CTRL_REG_D.
+  *
+  * @return None
+  */
+void ets_set_appcpu_boot_addr(uint32_t start);
+
+/**
+  * @}
+  */
+
+/** \defgroup ets_printf_apis, ets_printf related apis used in ets
+  * @brief ets printf apis
+  */
+
+/** @addtogroup ets_printf_apis
+  * @{
+  */
+
+/**
+  * @brief  Printf the strings to uart or other devices, similar with printf, simple than printf.
+  *         Can not print float point data format, or longlong data format.
+  *         So we maybe only use this in ROM.
+  *
+  * @param  const char *fmt : See printf.
+  *
+  * @param  ... : See printf.
+  *
+  * @return int : the length printed to the output device.
+  */
+int ets_printf(const char *fmt, ...);
+
+/**
+  * @brief  Set the uart channel of ets_printf(uart_tx_one_char).
+  *         ROM will set it base on the efuse and gpio setting, however, this can be changed after booting.
+  *
+  * @param  uart_no : 0 for UART0, 1 for UART1.
+  *
+  * @return None
+  */
+void ets_set_printf_channel(uint8_t uart_no);
+
+/**
+  * @brief Get the uart channel of ets_printf(uart_tx_one_char).
+  *
+  * @return uint8_t uart channel used by ets_printf(uart_tx_one_char).
+  */
+uint8_t ets_get_printf_channel(void);
+
+/**
+  * @brief  Output a char to uart, which uart to output(which is in uart module in ROM) is not in scope of the function.
+  *         Can not print float point data format, or longlong data format
+  *
+  * @param  char c : char to output.
+  *
+  * @return None
+  */
+void ets_write_char_uart(char c);
+
+/**
+  * @brief  Ets_printf have two output functions： putc1 and putc2, both of which will be called if need ouput.
+  *         To install putc1, which is defaulted installed as ets_write_char_uart in none silent boot mode, as NULL in silent mode.
+  *
+  * @param  void (*)(char) p: Output function to install.
+  *
+  * @return None
+  */
+void ets_install_putc1(void (*p)(char c));
+
+/**
+  * @brief  Ets_printf have two output functions： putc1 and putc2, both of which will be called if need ouput.
+  *         To install putc2, which is defaulted installed as NULL.
+  *
+  * @param  void (*)(char) p: Output function to install.
+  *
+  * @return None
+  */
+void ets_install_putc2(void (*p)(char c));
+
+/**
+  * @brief  Install putc1 as ets_write_char_uart.
+  *         In silent boot mode(to void interfere the UART attached MCU), we can call this function, after booting ok.
+  *
+  * @param  None
+  *
+  * @return None
+  */
+void ets_install_uart_printf(void);
+
+#define ETS_PRINTF(...) ets_printf(...)
+
+#define ETS_ASSERT(v) do { \
+    if (!(v)) {             \
+        ets_printf("%s %u \n", __FILE__, __LINE__); \
+        while (1) {};   \
+    }                   \
+} while (0);
+
+/**
+  * @}
+  */
+
+/** \defgroup ets_timer_apis, ets_timer related apis used in ets
+  * @brief ets timer apis
+  */
+
+/** @addtogroup ets_timer_apis
+  * @{
+  */
+typedef void ETSTimerFunc(void *timer_arg);/**< timer handler*/
+
+typedef struct _ETSTIMER_ {
+    struct _ETSTIMER_    *timer_next;   /**< timer linker*/
+    uint32_t              timer_expire; /**< abstruct time when timer expire*/
+    uint32_t              timer_period; /**< timer period, 0 means timer is not periodic repeated*/
+    ETSTimerFunc         *timer_func;   /**< timer handler*/
+    void                 *timer_arg;    /**< timer handler argument*/
+} ETSTimer;
+
+/**
+  * @brief  Init ets timer, this timer range is 640 us to 429496 ms
+  *         In FreeRTOS, please call FreeRTOS apis, never call this api.
+  *
+  * @param  None
+  *
+  * @return None
+  */
+void ets_timer_init(void);
+
+/**
+  * @brief  In FreeRTOS, please call FreeRTOS apis, never call this api.
+  *
+  * @param  None
+  *
+  * @return None
+  */
+void ets_timer_deinit(void);
+
+/**
+  * @brief  Arm an ets timer, this timer range is 640 us to 429496 ms.
+  *         In FreeRTOS, please call FreeRTOS apis, never call this api.
+  *
+  * @param  ETSTimer *timer : Timer struct pointer.
+  *
+  * @param  uint32_t tmout : Timer value in ms, range is 1 to 429496.
+  *
+  * @param  bool repeat : Timer is periodic repeated.
+  *
+  * @return None
+  */
+void ets_timer_arm(ETSTimer *timer, uint32_t tmout, bool repeat);
+
+/**
+  * @brief  Arm an ets timer, this timer range is 640 us to 429496 ms.
+  *         In FreeRTOS, please call FreeRTOS apis, never call this api.
+  *
+  * @param  ETSTimer *timer : Timer struct pointer.
+  *
+  * @param  uint32_t tmout : Timer value in us, range is 1 to 429496729.
+  *
+  * @param  bool repeat : Timer is periodic repeated.
+  *
+  * @return None
+  */
+void ets_timer_arm_us(ETSTimer *ptimer, uint32_t us, bool repeat);
+
+/**
+  * @brief  Disarm an ets timer.
+  *         In FreeRTOS, please call FreeRTOS apis, never call this api.
+  *
+  * @param  ETSTimer *timer : Timer struct pointer.
+  *
+  * @return None
+  */
+void ets_timer_disarm(ETSTimer *timer);
+
+/**
+  * @brief  Set timer callback and argument.
+  *         In FreeRTOS, please call FreeRTOS apis, never call this api.
+  *
+  * @param  ETSTimer *timer : Timer struct pointer.
+  *
+  * @param  ETSTimerFunc *pfunction : Timer callback.
+  *
+  * @param  void *parg : Timer callback argument.
+  *
+  * @return None
+  */
+void ets_timer_setfn(ETSTimer *ptimer, ETSTimerFunc *pfunction, void *parg);
+
+/**
+  * @brief  Unset timer callback and argument to NULL.
+  *         In FreeRTOS, please call FreeRTOS apis, never call this api.
+  *
+  * @param  ETSTimer *timer : Timer struct pointer.
+  *
+  * @return None
+  */
+void ets_timer_done(ETSTimer *ptimer);
+
+/**
+  * @brief  CPU do while loop for some time.
+  *         In FreeRTOS task, please call FreeRTOS apis.
+  *
+  * @param  uint32_t us : Delay time in us.
+  *
+  * @return None
+  */
+void ets_delay_us(uint32_t us);
+
+/**
+  * @brief  Set the real CPU ticks per us to the ets, so that ets_delay_us will be accurate.
+  *         Call this function when CPU frequency is changed.
+  *
+  * @param  uint32_t ticks_per_us : CPU ticks per us.
+  *
+  * @return None
+  */
+void ets_update_cpu_frequency(uint32_t ticks_per_us);
+
+/**
+  * @brief  Set the real CPU ticks per us to the ets, so that ets_delay_us will be accurate.
+  *
+  * @note This function only sets the tick rate for the current CPU. It is located in ROM,
+  *       so the deep sleep stub can use it even if IRAM is not initialized yet.
+  *
+  * @param  uint32_t ticks_per_us : CPU ticks per us.
+  *
+  * @return None
+  */
+void ets_update_cpu_frequency_rom(uint32_t ticks_per_us);
+
+/**
+  * @brief  Get the real CPU ticks per us to the ets.
+  *         This function do not return real CPU ticks per us, just the record in ets. It can be used to check with the real CPU frequency.
+  *
+  * @param  None
+  *
+  * @return uint32_t : CPU ticks per us record in ets.
+  */
+uint32_t ets_get_cpu_frequency(void);
+
+/**
+  * @brief  Get xtal_freq value, If value not stored in RTC_STORE5, than store.
+  *
+  * @param  None
+  *
+  * @return uint32_t : if stored in efuse(not 0)
+  *                         clock = ets_efuse_get_xtal_freq() * 1000000;
+  *                    else if analog_8M in efuse
+  *                         clock = ets_get_xtal_scale() * 625 / 16 * ets_efuse_get_8M_clock();
+  *                    else clock = 40M.
+  */
+uint32_t ets_get_xtal_freq(void);
+
+/**
+  * @brief  Get the apb divior by xtal frequency.
+  *         When any types of reset happen, the default value is 2.
+  *
+  * @param  None
+  *
+  * @return uint32_t : 1 or 2.
+  */
+uint32_t ets_get_xtal_div(void);
+
+/**
+  * @brief  Get apb_freq value, If value not stored in RTC_STORE5, than store.
+  *
+  * @param  None
+  *
+  * @return uint32_t : if rtc store the value (RTC_STORE5 high 16 bits and low 16 bits with same value), read from rtc register.
+  *                         clock = (REG_READ(RTC_STORE5) & 0xffff) << 12;
+  *                    else store ets_get_detected_xtal_freq() in.
+  */
+uint32_t ets_get_apb_freq(void);
+
+/**
+  * @}
+  */
+
+/** \defgroup ets_intr_apis, ets interrupt configure related apis
+  * @brief ets intr apis
+  */
+
+/** @addtogroup ets_intr_apis
+  * @{
+  */
+
+typedef void (* ets_isr_t)(void *);/**< interrupt handler type*/
+
+/**
+  * @brief  Attach a interrupt handler to a CPU interrupt number.
+  *         This function equals to _xtos_set_interrupt_handler_arg(i, func, arg).
+  *         In FreeRTOS, please call FreeRTOS apis, never call this api.
+  *
+  * @param  int i : CPU interrupt number.
+  *
+  * @param  ets_isr_t func : Interrupt handler.
+  *
+  * @param  void *arg : argument of the handler.
+  *
+  * @return None
+  */
+void ets_isr_attach(int i, ets_isr_t func, void *arg);
+
+/**
+  * @brief  Mask the interrupts which show in mask bits.
+  *         This function equals to _xtos_ints_off(mask).
+  *         In FreeRTOS, please call FreeRTOS apis, never call this api.
+  *
+  * @param  uint32_t mask : BIT(i) means mask CPU interrupt number i.
+  *
+  * @return None
+  */
+void ets_isr_mask(uint32_t mask);
+
+/**
+  * @brief  Unmask the interrupts which show in mask bits.
+  *         This function equals to _xtos_ints_on(mask).
+  *         In FreeRTOS, please call FreeRTOS apis, never call this api.
+  *
+  * @param  uint32_t mask : BIT(i) means mask CPU interrupt number i.
+  *
+  * @return None
+  */
+void ets_isr_unmask(uint32_t unmask);
+
+/**
+  * @brief  Lock the interrupt to level 2.
+  *         This function direct set the CPU registers.
+  *         In FreeRTOS, please call FreeRTOS apis, never call this api.
+  *
+  * @param  None
+  *
+  * @return None
+  */
+void ets_intr_lock(void);
+
+/**
+  * @brief  Unlock the interrupt to level 0.
+  *         This function direct set the CPU registers.
+  *         In FreeRTOS, please call FreeRTOS apis, never call this api.
+  *
+  * @param  None
+  *
+  * @return None
+  */
+void ets_intr_unlock(void);
+
+/**
+  * @brief  Unlock the interrupt to level 0, and CPU will go into power save mode(wait interrupt).
+  *         This function direct set the CPU registers.
+  *         In FreeRTOS, please call FreeRTOS apis, never call this api.
+  *
+  * @param  None
+  *
+  * @return None
+  */
+void ets_waiti0(void);
+
+/**
+  * @brief  Attach an CPU interrupt to a hardware source.
+  *         We have 4 steps to use an interrupt:
+  *         1.Attach hardware interrupt source to CPU.  intr_matrix_set(0, ETS_WIFI_MAC_INTR_SOURCE, ETS_WMAC_INUM);
+  *         2.Set interrupt handler.                    xt_set_interrupt_handler(ETS_WMAC_INUM, func, NULL);
+  *         3.Enable interrupt for CPU.                 xt_ints_on(1 << ETS_WMAC_INUM);
+  *         4.Enable interrupt in the module.
+  *
+  * @param  int cpu_no : The CPU which the interrupt number belongs.
+  *
+  * @param  uint32_t model_num : The interrupt hardware source number, please see the interrupt hardware source table.
+  *
+  * @param  uint32_t intr_num : The interrupt number CPU, please see the interrupt cpu using table.
+  *
+  * @return None
+  */
+void intr_matrix_set(int cpu_no, uint32_t model_num, uint32_t intr_num);
+
+/**
+  * @}
+  */
+
+#ifndef MAC2STR
+#define MAC2STR(a) (a)[0], (a)[1], (a)[2], (a)[3], (a)[4], (a)[5]
+#define MACSTR "%02x:%02x:%02x:%02x:%02x:%02x"
+#endif
+
+#define ETS_MEM_BAR() asm volatile ( "" : : : "memory" )
+
+typedef enum {
+    OK = 0,
+    FAIL,
+    PENDING,
+    BUSY,
+    CANCEL,
+} STATUS;
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* _ROM_ETS_SYS_H_ */
diff --git a/components/esp_rom/include/esp32c6/rom/gpio.h b/components/esp_rom/include/esp32c6/rom/gpio.h
new file mode 100644
index 0000000000..62fc551b3a
--- /dev/null
+++ b/components/esp_rom/include/esp32c6/rom/gpio.h
@@ -0,0 +1,303 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#ifndef _ROM_GPIO_H_
+#define _ROM_GPIO_H_
+
+#include <stdint.h>
+#include <stdbool.h>
+
+#include "esp_attr.h"
+#include "soc/gpio_reg.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** \defgroup gpio_apis, uart configuration and communication related apis
+  * @brief gpio apis
+  */
+
+/** @addtogroup gpio_apis
+  * @{
+  */
+
+#define GPIO_REG_READ(reg)              READ_PERI_REG(reg)
+#define GPIO_REG_WRITE(reg, val)        WRITE_PERI_REG(reg, val)
+#define GPIO_ID_PIN0                    0
+#define GPIO_ID_PIN(n)                  (GPIO_ID_PIN0+(n))
+#define GPIO_PIN_ADDR(i)                (GPIO_PIN0_REG + i*4)
+
+#define GPIO_FUNC_IN_HIGH               0x38
+#define GPIO_FUNC_IN_LOW                0x3C
+
+#define GPIO_ID_IS_PIN_REGISTER(reg_id) \
+    ((reg_id >= GPIO_ID_PIN0) && (reg_id <= GPIO_ID_PIN(GPIO_PIN_COUNT-1)))
+
+#define GPIO_REGID_TO_PINIDX(reg_id) ((reg_id) - GPIO_ID_PIN0)
+
+typedef enum {
+    GPIO_PIN_INTR_DISABLE = 0,
+    GPIO_PIN_INTR_POSEDGE = 1,
+    GPIO_PIN_INTR_NEGEDGE = 2,
+    GPIO_PIN_INTR_ANYEDGE = 3,
+    GPIO_PIN_INTR_LOLEVEL = 4,
+    GPIO_PIN_INTR_HILEVEL = 5
+} GPIO_INT_TYPE;
+
+#define GPIO_OUTPUT_SET(gpio_no, bit_value) \
+        ((gpio_no < 32) ? gpio_output_set(bit_value<<gpio_no, (bit_value ? 0 : 1)<<gpio_no, 1<<gpio_no,0) : \
+                         gpio_output_set_high(bit_value<<(gpio_no - 32), (bit_value ? 0 : 1)<<(gpio_no - 32), 1<<(gpio_no -32),0))
+#define GPIO_DIS_OUTPUT(gpio_no)    ((gpio_no < 32) ? gpio_output_set(0,0,0, 1<<gpio_no) : gpio_output_set_high(0,0,0, 1<<(gpio_no - 32)))
+#define GPIO_INPUT_GET(gpio_no)     ((gpio_no < 32) ? ((gpio_input_get()>>gpio_no)&BIT0) : ((gpio_input_get_high()>>(gpio_no - 32))&BIT0))
+
+/* GPIO interrupt handler, registered through gpio_intr_handler_register */
+typedef void (* gpio_intr_handler_fn_t)(uint32_t intr_mask, bool high, void *arg);
+
+/**
+  * @brief Initialize GPIO. This includes reading the GPIO Configuration DataSet
+  *        to initialize "output enables" and pin configurations for each gpio pin.
+  *        Please do not call this function in SDK.
+  *
+  * @param  None
+  *
+  * @return None
+  */
+void gpio_init(void);
+
+/**
+  * @brief Change GPIO(0-31) pin output by setting, clearing, or disabling pins, GPIO0<->BIT(0).
+  *         There is no particular ordering guaranteed; so if the order of writes is significant,
+  *         calling code should divide a single call into multiple calls.
+  *
+  * @param  uint32_t set_mask : the gpios that need high level.
+  *
+  * @param  uint32_t clear_mask : the gpios that need low level.
+  *
+  * @param  uint32_t enable_mask : the gpios that need be changed.
+  *
+  * @param  uint32_t disable_mask : the gpios that need diable output.
+  *
+  * @return None
+  */
+void gpio_output_set(uint32_t set_mask, uint32_t clear_mask, uint32_t enable_mask, uint32_t disable_mask);
+
+/**
+  * @brief Change GPIO(32-39) pin output by setting, clearing, or disabling pins, GPIO32<->BIT(0).
+  *         There is no particular ordering guaranteed; so if the order of writes is significant,
+  *         calling code should divide a single call into multiple calls.
+  *
+  * @param  uint32_t set_mask : the gpios that need high level.
+  *
+  * @param  uint32_t clear_mask : the gpios that need low level.
+  *
+  * @param  uint32_t enable_mask : the gpios that need be changed.
+  *
+  * @param  uint32_t disable_mask : the gpios that need diable output.
+  *
+  * @return None
+  */
+void gpio_output_set_high(uint32_t set_mask, uint32_t clear_mask, uint32_t enable_mask, uint32_t disable_mask);
+
+/**
+  * @brief Sample the value of GPIO input pins(0-31) and returns a bitmask.
+  *
+  * @param None
+  *
+  * @return uint32_t : bitmask for GPIO input pins, BIT(0) for GPIO0.
+  */
+uint32_t gpio_input_get(void);
+
+/**
+  * @brief Sample the value of GPIO input pins(32-39) and returns a bitmask.
+  *
+  * @param None
+  *
+  * @return uint32_t : bitmask for GPIO input pins, BIT(0) for GPIO32.
+  */
+uint32_t gpio_input_get_high(void);
+
+/**
+  * @brief Register an application-specific interrupt handler for GPIO pin interrupts.
+  *        Once the interrupt handler is called, it will not be called again until after a call to gpio_intr_ack.
+  *        Please do not call this function in SDK.
+  *
+  * @param gpio_intr_handler_fn_t fn : gpio application-specific interrupt handler
+  *
+  * @param void *arg : gpio application-specific interrupt handler argument.
+  *
+  * @return None
+  */
+void gpio_intr_handler_register(gpio_intr_handler_fn_t fn, void *arg);
+
+/**
+  * @brief Get gpio interrupts which happens but not processed.
+  *        Please do not call this function in SDK.
+  *
+  * @param None
+  *
+  * @return uint32_t : bitmask for GPIO pending interrupts, BIT(0) for GPIO0.
+  */
+uint32_t gpio_intr_pending(void);
+
+/**
+  * @brief Get gpio interrupts which happens but not processed.
+  *        Please do not call this function in SDK.
+  *
+  * @param None
+  *
+  * @return uint32_t : bitmask for GPIO pending interrupts, BIT(0) for GPIO32.
+  */
+uint32_t gpio_intr_pending_high(void);
+
+/**
+  * @brief Ack gpio interrupts to process pending interrupts.
+  *        Please do not call this function in SDK.
+  *
+  * @param uint32_t ack_mask: bitmask for GPIO ack interrupts, BIT(0) for GPIO0.
+  *
+  * @return None
+  */
+void gpio_intr_ack(uint32_t ack_mask);
+
+/**
+  * @brief Ack gpio interrupts to process pending interrupts.
+  *        Please do not call this function in SDK.
+  *
+  * @param uint32_t ack_mask: bitmask for GPIO ack interrupts, BIT(0) for GPIO32.
+  *
+  * @return None
+  */
+void gpio_intr_ack_high(uint32_t ack_mask);
+
+/**
+  * @brief Set GPIO to wakeup the ESP32.
+  *        Please do not call this function in SDK.
+  *
+  * @param uint32_t i: gpio number.
+  *
+  * @param GPIO_INT_TYPE intr_state : only GPIO_PIN_INTR_LOLEVEL\GPIO_PIN_INTR_HILEVEL can be used
+  *
+  * @return None
+  */
+void gpio_pin_wakeup_enable(uint32_t i, GPIO_INT_TYPE intr_state);
+
+/**
+  * @brief disable GPIOs to wakeup the ESP32.
+  *        Please do not call this function in SDK.
+  *
+  * @param None
+  *
+  * @return None
+  */
+void gpio_pin_wakeup_disable(void);
+
+/**
+  * @brief set gpio input to a signal, one gpio can input to several signals.
+  *
+  * @param uint32_t gpio : gpio number, 0~0x2f
+  *                        gpio == 0x3C, input 0 to signal
+  *                        gpio == 0x3A, input nothing to signal
+  *                        gpio == 0x38, input 1 to signal
+  *
+  * @param uint32_t signal_idx : signal index.
+  *
+  * @param bool inv : the signal is inv or not
+  *
+  * @return None
+  */
+void gpio_matrix_in(uint32_t gpio, uint32_t signal_idx, bool inv);
+
+/**
+  * @brief set signal output to gpio, one signal can output to several gpios.
+  *
+  * @param uint32_t gpio : gpio number, 0~0x2f
+  *
+  * @param uint32_t signal_idx : signal index.
+  *                        signal_idx == 0x100, cancel output put to the gpio
+  *
+  * @param bool out_inv : the signal output is invert or not
+  *
+  * @param bool oen_inv : the signal output enable is invert or not
+  *
+  * @return None
+  */
+void gpio_matrix_out(uint32_t gpio, uint32_t signal_idx, bool out_inv, bool oen_inv);
+
+/**
+  * @brief Select pad as a gpio function from IOMUX.
+  *
+  * @param uint32_t gpio_num : gpio number, 0~0x2f
+  *
+  * @return None
+  */
+void gpio_pad_select_gpio(uint32_t gpio_num);
+
+/**
+  * @brief Set pad driver capability.
+  *
+  * @param uint32_t gpio_num : gpio number, 0~0x2f
+  *
+  * @param uint32_t drv : 0-3
+  *
+  * @return None
+  */
+void gpio_pad_set_drv(uint32_t gpio_num, uint32_t drv);
+
+/**
+  * @brief Pull up the pad from gpio number.
+  *
+  * @param uint32_t gpio_num : gpio number, 0~0x2f
+  *
+  * @return None
+  */
+void gpio_pad_pullup(uint32_t gpio_num);
+
+/**
+  * @brief Pull down the pad from gpio number.
+  *
+  * @param uint32_t gpio_num : gpio number, 0~0x2f
+  *
+  * @return None
+  */
+void gpio_pad_pulldown(uint32_t gpio_num);
+
+/**
+  * @brief Unhold the pad from gpio number.
+  *
+  * @param uint32_t gpio_num : gpio number, 0~0x2f
+  *
+  * @return None
+  */
+void gpio_pad_unhold(uint32_t gpio_num);
+
+/**
+  * @brief Hold the pad from gpio number.
+  *
+  * @param uint32_t gpio_num : gpio number, 0~0x2f
+  *
+  * @return None
+  */
+void gpio_pad_hold(uint32_t gpio_num);
+
+/**
+  * @brief enable gpio pad input.
+  *
+  * @param uint32_t gpio_num : gpio number, 0~0x2f
+  *
+  * @return None
+  */
+void gpio_pad_input_enable(uint32_t gpio_num);
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* _ROM_GPIO_H_ */
diff --git a/components/esp_rom/include/esp32c6/rom/hmac.h b/components/esp_rom/include/esp32c6/rom/hmac.h
new file mode 100644
index 0000000000..126b8a46a1
--- /dev/null
+++ b/components/esp_rom/include/esp32c6/rom/hmac.h
@@ -0,0 +1,55 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#ifndef _ROM_HMAC_H_
+#define _ROM_HMAC_H_
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#include <stdint.h>
+#include <stdlib.h>
+#include "efuse.h"
+
+void ets_hmac_enable(void);
+
+void ets_hmac_disable(void);
+
+/* Use the "upstream" HMAC key (ETS_EFUSE_KEY_PURPOSE_HMAC_UP)
+   to digest a message.
+*/
+int ets_hmac_calculate_message(ets_efuse_block_t key_block, const void *message, size_t message_len, uint8_t *hmac);
+
+/* Calculate a downstream HMAC message to temporarily enable JTAG, or
+   to generate a Digital Signature data decryption key.
+
+   - purpose must be ETS_EFUSE_KEY_PURPOSE_HMAC_DOWN_DIGITAL_SIGNATURE
+     or ETS_EFUSE_KEY_PURPOSE_HMAC_DOWN_JTAG
+
+   - key_block must be in range ETS_EFUSE_BLOCK_KEY0 toETS_EFUSE_BLOCK_KEY6.
+     This efuse block must have the corresponding purpose set in "purpose", or
+     ETS_EFUSE_KEY_PURPOSE_HMAC_DOWN_ALL.
+
+   The result of this HMAC calculation is only made available "downstream" to the
+   corresponding hardware module, and cannot be accessed by software.
+*/
+int ets_hmac_calculate_downstream(ets_efuse_block_t key_block, ets_efuse_purpose_t purpose);
+
+/* Invalidate a downstream HMAC value previously calculated by ets_hmac_calculate_downstream().
+ *
+ * - purpose must match a previous call to ets_hmac_calculate_downstream().
+ *
+ * After this function is called, the corresponding internal operation (JTAG or DS) will no longer
+ * have access to the generated key.
+ */
+int ets_hmac_invalidate_downstream(ets_efuse_purpose_t purpose);
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif // _ROM_HMAC_H_
diff --git a/components/esp_rom/include/esp32c6/rom/libc_stubs.h b/components/esp_rom/include/esp32c6/rom/libc_stubs.h
new file mode 100644
index 0000000000..1ccc11f86a
--- /dev/null
+++ b/components/esp_rom/include/esp32c6/rom/libc_stubs.h
@@ -0,0 +1,82 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#ifndef _ROM_LIBC_STUBS_H_
+#define _ROM_LIBC_STUBS_H_
+
+#include <sys/lock.h>
+#include <stddef.h>
+#include <stdint.h>
+#include <stdio.h>
+#include <stdarg.h>
+#include <reent.h>
+#include <errno.h>
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/*
+ESP32-C6 ROM code contains implementations of some of C library functions.
+Whenever a function in ROM needs to use a syscall, it calls a pointer to the corresponding syscall
+implementation defined in the following struct.
+
+The table itself, by default, is not allocated in RAM. A global pointer syscall_table_ptr is used to
+set the address
+
+So, before using any of the C library functions (except for pure functions and memcpy/memset functions),
+application must allocate syscall table structure for each CPU being used, and populate it with pointers
+to actual implementations of corresponding syscalls.
+*/
+
+struct syscall_stub_table {
+    struct _reent *(*__getreent)(void);
+    void *(*_malloc_r)(struct _reent *r, size_t);
+    void (*_free_r)(struct _reent *r, void *);
+    void *(*_realloc_r)(struct _reent *r, void *, size_t);
+    void *(*_calloc_r)(struct _reent *r, size_t, size_t);
+    void (*_abort)(void);
+    int (*_system_r)(struct _reent *r, const char *);
+    int (*_rename_r)(struct _reent *r, const char *, const char *);
+    clock_t (*_times_r)(struct _reent *r, struct tms *);
+    int (*_gettimeofday_r) (struct _reent *r, struct timeval *, void *);
+    void (*_raise_r)(struct _reent *r);
+    int (*_unlink_r)(struct _reent *r, const char *);
+    int (*_link_r)(struct _reent *r, const char *, const char *);
+    int (*_stat_r)(struct _reent *r, const char *, struct stat *);
+    int (*_fstat_r)(struct _reent *r, int, struct stat *);
+    void *(*_sbrk_r)(struct _reent *r, ptrdiff_t);
+    int (*_getpid_r)(struct _reent *r);
+    int (*_kill_r)(struct _reent *r, int, int);
+    void (*_exit_r)(struct _reent *r, int);
+    int (*_close_r)(struct _reent *r, int);
+    int (*_open_r)(struct _reent *r, const char *, int, int);
+    int (*_write_r)(struct _reent *r, int, const void *, int);
+    int (*_lseek_r)(struct _reent *r, int, int, int);
+    int (*_read_r)(struct _reent *r, int, void *, int);
+    void (*_retarget_lock_init)(_LOCK_T *lock);
+    void (*_retarget_lock_init_recursive)(_LOCK_T *lock);
+    void (*_retarget_lock_close)(_LOCK_T lock);
+    void (*_retarget_lock_close_recursive)(_LOCK_T lock);
+    void (*_retarget_lock_acquire)(_LOCK_T lock);
+    void (*_retarget_lock_acquire_recursive)(_LOCK_T lock);
+    int (*_retarget_lock_try_acquire)(_LOCK_T lock);
+    int (*_retarget_lock_try_acquire_recursive)(_LOCK_T lock);
+    void (*_retarget_lock_release)(_LOCK_T lock);
+    void (*_retarget_lock_release_recursive)(_LOCK_T lock);
+    int (*_printf_float)(struct _reent *data, void *pdata, FILE *fp, int (*pfunc) (struct _reent *, FILE *, const char *, size_t len), va_list *ap);
+    int (*_scanf_float) (struct _reent *rptr, void *pdata, FILE *fp, va_list *ap);
+    void (*__assert_func) (const char *file, int line, const char *func, const char *failedexpr) __attribute__((noreturn));
+    void (*__sinit) (struct _reent *r);
+    void (*_cleanup_r) (struct _reent *r);
+};
+
+extern struct syscall_stub_table *syscall_table_ptr;
+
+#ifdef __cplusplus
+} // extern "C"
+#endif
+
+#endif /* _ROM_LIBC_STUBS_H_ */
diff --git a/components/esp_rom/include/esp32c6/rom/lldesc.h b/components/esp_rom/include/esp32c6/rom/lldesc.h
new file mode 100644
index 0000000000..86562a8546
--- /dev/null
+++ b/components/esp_rom/include/esp32c6/rom/lldesc.h
@@ -0,0 +1,143 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#ifndef _ROM_LLDESC_H_
+#define _ROM_LLDESC_H_
+
+#include <stdint.h>
+
+#include "sys/queue.h"
+#include "esp_rom_lldesc.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#define LLDESC_TX_MBLK_SIZE                 268 /* */
+#define LLDESC_RX_SMBLK_SIZE                64  /* small block size, for small mgmt frame */
+#define LLDESC_RX_MBLK_SIZE                 524 /* rx is large sinec we want to contain mgmt frame in one block*/
+#define LLDESC_RX_AMPDU_ENTRY_MBLK_SIZE    64  /* it is a small buffer which is a cycle link*/
+#define LLDESC_RX_AMPDU_LEN_MBLK_SIZE      256 /*for ampdu entry*/
+#ifdef ESP_MAC_5
+#define LLDESC_TX_MBLK_NUM                  116  /* 64K / 256 */
+#define LLDESC_RX_MBLK_NUM                  82 /* 64K / 512 MAX 172*/
+#define LLDESC_RX_AMPDU_ENTRY_MBLK_NUM     4
+#define LLDESC_RX_AMPDU_LEN_MLBK_NUM       12
+#else
+#ifdef SBUF_RXTX
+#define LLDESC_TX_MBLK_NUM_MAX    (2 * 48) /* 23K / 260 - 8 */
+#define LLDESC_RX_MBLK_NUM_MAX    (2 * 48) /* 23K / 524 */
+#define LLDESC_TX_MBLK_NUM_MIN    (2 * 16) /* 23K / 260 - 8 */
+#define LLDESC_RX_MBLK_NUM_MIN    (2 * 16) /* 23K / 524 */
+#endif
+#define LLDESC_TX_MBLK_NUM      10      //(2 * 32) /* 23K / 260 - 8 */
+
+#ifdef IEEE80211_RX_AMPDU
+#define LLDESC_RX_MBLK_NUM      30
+#else
+#define LLDESC_RX_MBLK_NUM      10
+#endif /*IEEE80211_RX_AMPDU*/
+
+#define LLDESC_RX_AMPDU_ENTRY_MBLK_NUM  4
+#define LLDESC_RX_AMPDU_LEN_MLBK_NUM    8
+#endif /* !ESP_MAC_5 */
+
+typedef struct tx_ampdu_entry_s {
+    uint32_t sub_len  : 12,
+             dili_num : 7,
+             : 1,
+             null_byte: 2,
+             data     : 1,
+             enc      : 1,
+             seq      : 8;
+} tx_ampdu_entry_t;
+
+typedef struct lldesc_chain_s {
+    lldesc_t *head;
+    lldesc_t *tail;
+} lldesc_chain_t;
+
+#ifdef SBUF_RXTX
+enum sbuf_mask_s  {
+    SBUF_MOVE_NO = 0,
+    SBUF_MOVE_TX2RX,
+    SBUF_MOVE_RX2TX,
+} ;
+
+#define SBUF_MOVE_STEP 8
+#endif
+#define LLDESC_SIZE  sizeof(struct lldesc_s)
+
+/* SLC Descriptor  */
+#define LLDESC_OWNER_MASK                  0x80000000
+#define LLDESC_OWNER_SHIFT                         31
+#define LLDESC_SW_OWNED                             0
+#define LLDESC_HW_OWNED                             1
+
+#define LLDESC_EOF_MASK                    0x40000000
+#define LLDESC_EOF_SHIFT                           30
+
+#define LLDESC_SOSF_MASK                   0x20000000
+#define LLDESC_SOSF_SHIFT                          29
+
+#define LLDESC_LENGTH_MASK                 0x00fff000
+#define LLDESC_LENGTH_SHIFT                        12
+
+#define LLDESC_SIZE_MASK                   0x00000fff
+#define LLDESC_SIZE_SHIFT                           0
+
+#define LLDESC_ADDR_MASK                    0x000fffff
+
+void lldesc_build_chain(uint8_t *descptr, uint32_t desclen, uint8_t *mblkptr, uint32_t buflen, uint32_t blksz, uint8_t owner,
+                        lldesc_t **head,
+#ifdef TO_HOST_RESTART
+                        lldesc_t **one_before_tail,
+#endif
+                        lldesc_t **tail);
+
+lldesc_t *lldesc_num2link(lldesc_t *head, uint16_t nblks);
+
+lldesc_t *lldesc_set_owner(lldesc_t *head, uint16_t nblks, uint8_t owner);
+
+static inline uint32_t lldesc_get_chain_length(lldesc_t *head)
+{
+    lldesc_t *ds = head;
+    uint32_t len = 0;
+
+    while (ds) {
+        len += ds->length;
+        ds = STAILQ_NEXT(ds, qe);
+    }
+
+    return len;
+}
+
+static inline void lldesc_config(lldesc_t *ds, uint8_t owner, uint8_t eof, uint8_t sosf, uint16_t len)
+{
+    ds->owner  = owner;
+    ds->eof    = eof;
+    ds->sosf   = sosf;
+    ds->length = len;
+}
+
+#define LLDESC_CONFIG(_desc, _owner, _eof, _sosf, _len)        do { \
+        (_desc)->owner  = (_owner); \
+        (_desc)->eof    = (_eof);   \
+        (_desc)->sosf   = (_sosf);  \
+        (_desc)->length = (_len);   \
+} while(0)
+
+#define LLDESC_FROM_HOST_CLEANUP(ds) LLDESC_CONFIG((ds), LLDESC_HW_OWNED, 0, 0, 0)
+
+#define LLDESC_MAC_RX_CLEANUP(ds) LLDESC_CONFIG((ds), LLDESC_HW_OWNED, 0, 0, (ds)->size)
+
+#define LLDESC_TO_HOST_CLEANUP(ds) LLDESC_CONFIG((ds), LLDESC_HW_OWNED, 0, 0, 0)
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* _ROM_LLDESC_H_ */
diff --git a/components/esp_rom/include/esp32c6/rom/md5_hash.h b/components/esp_rom/include/esp32c6/rom/md5_hash.h
new file mode 100644
index 0000000000..63ce15857b
--- /dev/null
+++ b/components/esp_rom/include/esp32c6/rom/md5_hash.h
@@ -0,0 +1,38 @@
+/*
+ * MD5 internal definitions
+ * Copyright (c) 2003-2005, Jouni Malinen <j@w1.fi>
+ *
+ * This program is free software; you can redistribute it and/or modify
+ * it under the terms of the GNU General Public License version 2 as
+ * published by the Free Software Foundation.
+ *
+ * Alternatively, this software may be distributed under the terms of BSD
+ * license.
+ *
+ * See README and COPYING for more details.
+ */
+
+#ifndef _ROM_MD5_HASH_H_
+#define _ROM_MD5_HASH_H_
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+struct MD5Context {
+    uint32_t buf[4];
+    uint32_t bits[2];
+    uint8_t in[64];
+};
+
+void MD5Init(struct MD5Context *context);
+void MD5Update(struct MD5Context *context, unsigned char const *buf, unsigned len);
+void MD5Final(unsigned char digest[16], struct MD5Context *context);
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* _ROM_MD5_HASH_H_ */
diff --git a/components/esp_rom/include/esp32c6/rom/miniz.h b/components/esp_rom/include/esp32c6/rom/miniz.h
new file mode 100644
index 0000000000..6b1253815b
--- /dev/null
+++ b/components/esp_rom/include/esp32c6/rom/miniz.h
@@ -0,0 +1,765 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#ifndef MINIZ_HEADER_INCLUDED
+#define MINIZ_HEADER_INCLUDED
+
+#include <stdlib.h>
+
+// Defines to completely disable specific portions of miniz.c:
+// If all macros here are defined the only functionality remaining will be CRC-32, adler-32, tinfl, and tdefl.
+
+// Define MINIZ_NO_STDIO to disable all usage and any functions which rely on stdio for file I/O.
+#define MINIZ_NO_STDIO
+
+// If MINIZ_NO_TIME is specified then the ZIP archive functions will not be able to get the current time, or
+// get/set file times, and the C run-time funcs that get/set times won't be called.
+// The current downside is the times written to your archives will be from 1979.
+#define MINIZ_NO_TIME
+
+// Define MINIZ_NO_ARCHIVE_APIS to disable all ZIP archive API's.
+#define MINIZ_NO_ARCHIVE_APIS
+
+// Define MINIZ_NO_ARCHIVE_APIS to disable all writing related ZIP archive API's.
+#define MINIZ_NO_ARCHIVE_WRITING_APIS
+
+// Define MINIZ_NO_ZLIB_APIS to remove all ZLIB-style compression/decompression API's.
+#define MINIZ_NO_ZLIB_APIS
+
+// Define MINIZ_NO_ZLIB_COMPATIBLE_NAME to disable zlib names, to prevent conflicts against stock zlib.
+#define MINIZ_NO_ZLIB_COMPATIBLE_NAMES
+
+// Define MINIZ_NO_MALLOC to disable all calls to malloc, free, and realloc.
+// Note if MINIZ_NO_MALLOC is defined then the user must always provide custom user alloc/free/realloc
+// callbacks to the zlib and archive API's, and a few stand-alone helper API's which don't provide custom user
+// functions (such as tdefl_compress_mem_to_heap() and tinfl_decompress_mem_to_heap()) won't work.
+#define MINIZ_NO_MALLOC
+
+#if defined(__TINYC__) && (defined(__linux) || defined(__linux__))
+// TODO: Work around "error: include file 'sys\utime.h' when compiling with tcc on Linux
+#define MINIZ_NO_TIME
+#endif
+
+#if !defined(MINIZ_NO_TIME) && !defined(MINIZ_NO_ARCHIVE_APIS)
+#include <time.h>
+#endif
+
+//Hardcoded options for Xtensa - JD
+#define MINIZ_X86_OR_X64_CPU 0
+#define MINIZ_LITTLE_ENDIAN 1
+#define MINIZ_USE_UNALIGNED_LOADS_AND_STORES 0
+#define MINIZ_HAS_64BIT_REGISTERS 0
+#define TINFL_USE_64BIT_BITBUF 0
+
+
+#if defined(_M_IX86) || defined(_M_X64) || defined(__i386__) || defined(__i386) || defined(__i486__) || defined(__i486) || defined(i386) || defined(__ia64__) || defined(__x86_64__)
+// MINIZ_X86_OR_X64_CPU is only used to help set the below macros.
+#define MINIZ_X86_OR_X64_CPU 1
+#endif
+
+#if (__BYTE_ORDER__==__ORDER_LITTLE_ENDIAN__) || MINIZ_X86_OR_X64_CPU
+// Set MINIZ_LITTLE_ENDIAN to 1 if the processor is little endian.
+#define MINIZ_LITTLE_ENDIAN 1
+#endif
+
+#if MINIZ_X86_OR_X64_CPU
+// Set MINIZ_USE_UNALIGNED_LOADS_AND_STORES to 1 on CPU's that permit efficient integer loads and stores from unaligned addresses.
+#define MINIZ_USE_UNALIGNED_LOADS_AND_STORES 1
+#endif
+
+#if defined(_M_X64) || defined(_WIN64) || defined(__MINGW64__) || defined(_LP64) || defined(__LP64__) || defined(__ia64__) || defined(__x86_64__)
+// Set MINIZ_HAS_64BIT_REGISTERS to 1 if operations on 64-bit integers are reasonably fast (and don't involve compiler generated calls to helper functions).
+#define MINIZ_HAS_64BIT_REGISTERS 1
+#endif
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+// ------------------- zlib-style API Definitions.
+
+// For more compatibility with zlib, miniz.c uses unsigned long for some parameters/struct members. Beware: mz_ulong can be either 32 or 64-bits!
+typedef unsigned long mz_ulong;
+
+// mz_free() internally uses the MZ_FREE() macro (which by default calls free() unless you've modified the MZ_MALLOC macro) to release a block allocated from the heap.
+void mz_free(void *p);
+
+#define MZ_ADLER32_INIT (1)
+// mz_adler32() returns the initial adler-32 value to use when called with ptr==NULL.
+mz_ulong mz_adler32(mz_ulong adler, const unsigned char *ptr, size_t buf_len);
+
+#define MZ_CRC32_INIT (0)
+// mz_crc32() returns the initial CRC-32 value to use when called with ptr==NULL.
+mz_ulong mz_crc32(mz_ulong crc, const unsigned char *ptr, size_t buf_len);
+
+// Compression strategies.
+enum { MZ_DEFAULT_STRATEGY = 0, MZ_FILTERED = 1, MZ_HUFFMAN_ONLY = 2, MZ_RLE = 3, MZ_FIXED = 4 };
+
+// Method
+#define MZ_DEFLATED 8
+
+#ifndef MINIZ_NO_ZLIB_APIS
+
+// Heap allocation callbacks.
+// Note that mz_alloc_func parameter types purpsosely differ from zlib's: items/size is size_t, not unsigned long.
+typedef void *(*mz_alloc_func)(void *opaque, size_t items, size_t size);
+typedef void (*mz_free_func)(void *opaque, void *address);
+typedef void *(*mz_realloc_func)(void *opaque, void *address, size_t items, size_t size);
+
+#define MZ_VERSION          "9.1.15"
+#define MZ_VERNUM           0x91F0
+#define MZ_VER_MAJOR        9
+#define MZ_VER_MINOR        1
+#define MZ_VER_REVISION     15
+#define MZ_VER_SUBREVISION  0
+
+// Flush values. For typical usage you only need MZ_NO_FLUSH and MZ_FINISH. The other values are for advanced use (refer to the zlib docs).
+enum { MZ_NO_FLUSH = 0, MZ_PARTIAL_FLUSH = 1, MZ_SYNC_FLUSH = 2, MZ_FULL_FLUSH = 3, MZ_FINISH = 4, MZ_BLOCK = 5 };
+
+// Return status codes. MZ_PARAM_ERROR is non-standard.
+enum { MZ_OK = 0, MZ_STREAM_END = 1, MZ_NEED_DICT = 2, MZ_ERRNO = -1, MZ_STREAM_ERROR = -2, MZ_DATA_ERROR = -3, MZ_MEM_ERROR = -4, MZ_BUF_ERROR = -5, MZ_VERSION_ERROR = -6, MZ_PARAM_ERROR = -10000 };
+
+// Compression levels: 0-9 are the standard zlib-style levels, 10 is best possible compression (not zlib compatible, and may be very slow), MZ_DEFAULT_COMPRESSION=MZ_DEFAULT_LEVEL.
+enum { MZ_NO_COMPRESSION = 0, MZ_BEST_SPEED = 1, MZ_BEST_COMPRESSION = 9, MZ_UBER_COMPRESSION = 10, MZ_DEFAULT_LEVEL = 6, MZ_DEFAULT_COMPRESSION = -1 };
+
+// Window bits
+#define MZ_DEFAULT_WINDOW_BITS 15
+
+struct mz_internal_state;
+
+// Compression/decompression stream struct.
+typedef struct mz_stream_s {
+    const unsigned char *next_in;     // pointer to next byte to read
+    unsigned int avail_in;            // number of bytes available at next_in
+    mz_ulong total_in;                // total number of bytes consumed so far
+
+    unsigned char *next_out;          // pointer to next byte to write
+    unsigned int avail_out;           // number of bytes that can be written to next_out
+    mz_ulong total_out;               // total number of bytes produced so far
+
+    char *msg;                        // error msg (unused)
+    struct mz_internal_state *state;  // internal state, allocated by zalloc/zfree
+
+    mz_alloc_func zalloc;             // optional heap allocation function (defaults to malloc)
+    mz_free_func zfree;               // optional heap free function (defaults to free)
+    void *opaque;                     // heap alloc function user pointer
+
+    int data_type;                    // data_type (unused)
+    mz_ulong adler;                   // adler32 of the source or uncompressed data
+    mz_ulong reserved;                // not used
+} mz_stream;
+
+typedef mz_stream *mz_streamp;
+
+// Returns the version string of miniz.c.
+const char *mz_version(void);
+
+// mz_deflateInit() initializes a compressor with default options:
+// Parameters:
+//  pStream must point to an initialized mz_stream struct.
+//  level must be between [MZ_NO_COMPRESSION, MZ_BEST_COMPRESSION].
+//  level 1 enables a specially optimized compression function that's been optimized purely for performance, not ratio.
+//  (This special func. is currently only enabled when MINIZ_USE_UNALIGNED_LOADS_AND_STORES and MINIZ_LITTLE_ENDIAN are defined.)
+// Return values:
+//  MZ_OK on success.
+//  MZ_STREAM_ERROR if the stream is bogus.
+//  MZ_PARAM_ERROR if the input parameters are bogus.
+//  MZ_MEM_ERROR on out of memory.
+int mz_deflateInit(mz_streamp pStream, int level);
+
+// mz_deflateInit2() is like mz_deflate(), except with more control:
+// Additional parameters:
+//   method must be MZ_DEFLATED
+//   window_bits must be MZ_DEFAULT_WINDOW_BITS (to wrap the deflate stream with zlib header/adler-32 footer) or -MZ_DEFAULT_WINDOW_BITS (raw deflate/no header or footer)
+//   mem_level must be between [1, 9] (it's checked but ignored by miniz.c)
+int mz_deflateInit2(mz_streamp pStream, int level, int method, int window_bits, int mem_level, int strategy);
+
+// Quickly resets a compressor without having to reallocate anything. Same as calling mz_deflateEnd() followed by mz_deflateInit()/mz_deflateInit2().
+int mz_deflateReset(mz_streamp pStream);
+
+// mz_deflate() compresses the input to output, consuming as much of the input and producing as much output as possible.
+// Parameters:
+//   pStream is the stream to read from and write to. You must initialize/update the next_in, avail_in, next_out, and avail_out members.
+//   flush may be MZ_NO_FLUSH, MZ_PARTIAL_FLUSH/MZ_SYNC_FLUSH, MZ_FULL_FLUSH, or MZ_FINISH.
+// Return values:
+//   MZ_OK on success (when flushing, or if more input is needed but not available, and/or there's more output to be written but the output buffer is full).
+//   MZ_STREAM_END if all input has been consumed and all output bytes have been written. Don't call mz_deflate() on the stream anymore.
+//   MZ_STREAM_ERROR if the stream is bogus.
+//   MZ_PARAM_ERROR if one of the parameters is invalid.
+//   MZ_BUF_ERROR if no forward progress is possible because the input and/or output buffers are empty. (Fill up the input buffer or free up some output space and try again.)
+int mz_deflate(mz_streamp pStream, int flush);
+
+// mz_deflateEnd() deinitializes a compressor:
+// Return values:
+//  MZ_OK on success.
+//  MZ_STREAM_ERROR if the stream is bogus.
+int mz_deflateEnd(mz_streamp pStream);
+
+// mz_deflateBound() returns a (very) conservative upper bound on the amount of data that could be generated by deflate(), assuming flush is set to only MZ_NO_FLUSH or MZ_FINISH.
+mz_ulong mz_deflateBound(mz_streamp pStream, mz_ulong source_len);
+
+// Single-call compression functions mz_compress() and mz_compress2():
+// Returns MZ_OK on success, or one of the error codes from mz_deflate() on failure.
+int mz_compress(unsigned char *pDest, mz_ulong *pDest_len, const unsigned char *pSource, mz_ulong source_len);
+int mz_compress2(unsigned char *pDest, mz_ulong *pDest_len, const unsigned char *pSource, mz_ulong source_len, int level);
+
+// mz_compressBound() returns a (very) conservative upper bound on the amount of data that could be generated by calling mz_compress().
+mz_ulong mz_compressBound(mz_ulong source_len);
+
+// Initializes a decompressor.
+int mz_inflateInit(mz_streamp pStream);
+
+// mz_inflateInit2() is like mz_inflateInit() with an additional option that controls the window size and whether or not the stream has been wrapped with a zlib header/footer:
+// window_bits must be MZ_DEFAULT_WINDOW_BITS (to parse zlib header/footer) or -MZ_DEFAULT_WINDOW_BITS (raw deflate).
+int mz_inflateInit2(mz_streamp pStream, int window_bits);
+
+// Decompresses the input stream to the output, consuming only as much of the input as needed, and writing as much to the output as possible.
+// Parameters:
+//   pStream is the stream to read from and write to. You must initialize/update the next_in, avail_in, next_out, and avail_out members.
+//   flush may be MZ_NO_FLUSH, MZ_SYNC_FLUSH, or MZ_FINISH.
+//   On the first call, if flush is MZ_FINISH it's assumed the input and output buffers are both sized large enough to decompress the entire stream in a single call (this is slightly faster).
+//   MZ_FINISH implies that there are no more source bytes available beside what's already in the input buffer, and that the output buffer is large enough to hold the rest of the decompressed data.
+// Return values:
+//   MZ_OK on success. Either more input is needed but not available, and/or there's more output to be written but the output buffer is full.
+//   MZ_STREAM_END if all needed input has been consumed and all output bytes have been written. For zlib streams, the adler-32 of the decompressed data has also been verified.
+//   MZ_STREAM_ERROR if the stream is bogus.
+//   MZ_DATA_ERROR if the deflate stream is invalid.
+//   MZ_PARAM_ERROR if one of the parameters is invalid.
+//   MZ_BUF_ERROR if no forward progress is possible because the input buffer is empty but the inflater needs more input to continue, or if the output buffer is not large enough. Call mz_inflate() again
+//   with more input data, or with more room in the output buffer (except when using single call decompression, described above).
+int mz_inflate(mz_streamp pStream, int flush);
+
+// Deinitializes a decompressor.
+int mz_inflateEnd(mz_streamp pStream);
+
+// Single-call decompression.
+// Returns MZ_OK on success, or one of the error codes from mz_inflate() on failure.
+int mz_uncompress(unsigned char *pDest, mz_ulong *pDest_len, const unsigned char *pSource, mz_ulong source_len);
+
+// Returns a string description of the specified error code, or NULL if the error code is invalid.
+const char *mz_error(int err);
+
+// Redefine zlib-compatible names to miniz equivalents, so miniz.c can be used as a drop-in replacement for the subset of zlib that miniz.c supports.
+// Define MINIZ_NO_ZLIB_COMPATIBLE_NAMES to disable zlib-compatibility if you use zlib in the same project.
+#ifndef MINIZ_NO_ZLIB_COMPATIBLE_NAMES
+typedef unsigned char Byte;
+typedef unsigned int uInt;
+typedef mz_ulong uLong;
+typedef Byte Bytef;
+typedef uInt uIntf;
+typedef char charf;
+typedef int intf;
+typedef void *voidpf;
+typedef uLong uLongf;
+typedef void *voidp;
+typedef void *const voidpc;
+#define Z_NULL                0
+#define Z_NO_FLUSH            MZ_NO_FLUSH
+#define Z_PARTIAL_FLUSH       MZ_PARTIAL_FLUSH
+#define Z_SYNC_FLUSH          MZ_SYNC_FLUSH
+#define Z_FULL_FLUSH          MZ_FULL_FLUSH
+#define Z_FINISH              MZ_FINISH
+#define Z_BLOCK               MZ_BLOCK
+#define Z_OK                  MZ_OK
+#define Z_STREAM_END          MZ_STREAM_END
+#define Z_NEED_DICT           MZ_NEED_DICT
+#define Z_ERRNO               MZ_ERRNO
+#define Z_STREAM_ERROR        MZ_STREAM_ERROR
+#define Z_DATA_ERROR          MZ_DATA_ERROR
+#define Z_MEM_ERROR           MZ_MEM_ERROR
+#define Z_BUF_ERROR           MZ_BUF_ERROR
+#define Z_VERSION_ERROR       MZ_VERSION_ERROR
+#define Z_PARAM_ERROR         MZ_PARAM_ERROR
+#define Z_NO_COMPRESSION      MZ_NO_COMPRESSION
+#define Z_BEST_SPEED          MZ_BEST_SPEED
+#define Z_BEST_COMPRESSION    MZ_BEST_COMPRESSION
+#define Z_DEFAULT_COMPRESSION MZ_DEFAULT_COMPRESSION
+#define Z_DEFAULT_STRATEGY    MZ_DEFAULT_STRATEGY
+#define Z_FILTERED            MZ_FILTERED
+#define Z_HUFFMAN_ONLY        MZ_HUFFMAN_ONLY
+#define Z_RLE                 MZ_RLE
+#define Z_FIXED               MZ_FIXED
+#define Z_DEFLATED            MZ_DEFLATED
+#define Z_DEFAULT_WINDOW_BITS MZ_DEFAULT_WINDOW_BITS
+#define alloc_func            mz_alloc_func
+#define free_func             mz_free_func
+#define internal_state        mz_internal_state
+#define z_stream              mz_stream
+#define deflateInit           mz_deflateInit
+#define deflateInit2          mz_deflateInit2
+#define deflateReset          mz_deflateReset
+#define deflate               mz_deflate
+#define deflateEnd            mz_deflateEnd
+#define deflateBound          mz_deflateBound
+#define compress              mz_compress
+#define compress2             mz_compress2
+#define compressBound         mz_compressBound
+#define inflateInit           mz_inflateInit
+#define inflateInit2          mz_inflateInit2
+#define inflate               mz_inflate
+#define inflateEnd            mz_inflateEnd
+#define uncompress            mz_uncompress
+#define crc32                 mz_crc32
+#define adler32               mz_adler32
+#define MAX_WBITS             15
+#define MAX_MEM_LEVEL         9
+#define zError                mz_error
+#define ZLIB_VERSION          MZ_VERSION
+#define ZLIB_VERNUM           MZ_VERNUM
+#define ZLIB_VER_MAJOR        MZ_VER_MAJOR
+#define ZLIB_VER_MINOR        MZ_VER_MINOR
+#define ZLIB_VER_REVISION     MZ_VER_REVISION
+#define ZLIB_VER_SUBREVISION  MZ_VER_SUBREVISION
+#define zlibVersion           mz_version
+#define zlib_version          mz_version()
+#endif // #ifndef MINIZ_NO_ZLIB_COMPATIBLE_NAMES
+
+#endif // MINIZ_NO_ZLIB_APIS
+
+// ------------------- Types and macros
+
+typedef unsigned char mz_uint8;
+typedef signed short mz_int16;
+typedef unsigned short mz_uint16;
+typedef unsigned int mz_uint32;
+typedef unsigned int mz_uint;
+typedef long long mz_int64;
+typedef unsigned long long mz_uint64;
+typedef int mz_bool;
+
+#define MZ_FALSE (0)
+#define MZ_TRUE (1)
+
+// An attempt to work around MSVC's spammy "warning C4127: conditional expression is constant" message.
+#ifdef _MSC_VER
+#define MZ_MACRO_END while (0, 0)
+#else
+#define MZ_MACRO_END while (0)
+#endif
+
+// ------------------- ZIP archive reading/writing
+
+#ifndef MINIZ_NO_ARCHIVE_APIS
+
+enum {
+    MZ_ZIP_MAX_IO_BUF_SIZE = 64 * 1024,
+    MZ_ZIP_MAX_ARCHIVE_FILENAME_SIZE = 260,
+    MZ_ZIP_MAX_ARCHIVE_FILE_COMMENT_SIZE = 256
+};
+
+typedef struct {
+    mz_uint32 m_file_index;
+    mz_uint32 m_central_dir_ofs;
+    mz_uint16 m_version_made_by;
+    mz_uint16 m_version_needed;
+    mz_uint16 m_bit_flag;
+    mz_uint16 m_method;
+#ifndef MINIZ_NO_TIME
+    time_t m_time;
+#endif
+    mz_uint32 m_crc32;
+    mz_uint64 m_comp_size;
+    mz_uint64 m_uncomp_size;
+    mz_uint16 m_internal_attr;
+    mz_uint32 m_external_attr;
+    mz_uint64 m_local_header_ofs;
+    mz_uint32 m_comment_size;
+    char m_filename[MZ_ZIP_MAX_ARCHIVE_FILENAME_SIZE];
+    char m_comment[MZ_ZIP_MAX_ARCHIVE_FILE_COMMENT_SIZE];
+} mz_zip_archive_file_stat;
+
+typedef size_t (*mz_file_read_func)(void *pOpaque, mz_uint64 file_ofs, void *pBuf, size_t n);
+typedef size_t (*mz_file_write_func)(void *pOpaque, mz_uint64 file_ofs, const void *pBuf, size_t n);
+
+struct mz_zip_internal_state_tag;
+typedef struct mz_zip_internal_state_tag mz_zip_internal_state;
+
+typedef enum {
+    MZ_ZIP_MODE_INVALID = 0,
+    MZ_ZIP_MODE_READING = 1,
+    MZ_ZIP_MODE_WRITING = 2,
+    MZ_ZIP_MODE_WRITING_HAS_BEEN_FINALIZED = 3
+} mz_zip_mode;
+
+typedef struct mz_zip_archive_tag {
+    mz_uint64 m_archive_size;
+    mz_uint64 m_central_directory_file_ofs;
+    mz_uint m_total_files;
+    mz_zip_mode m_zip_mode;
+
+    mz_uint m_file_offset_alignment;
+
+    mz_alloc_func m_pAlloc;
+    mz_free_func m_pFree;
+    mz_realloc_func m_pRealloc;
+    void *m_pAlloc_opaque;
+
+    mz_file_read_func m_pRead;
+    mz_file_write_func m_pWrite;
+    void *m_pIO_opaque;
+
+    mz_zip_internal_state *m_pState;
+
+} mz_zip_archive;
+
+typedef enum {
+    MZ_ZIP_FLAG_CASE_SENSITIVE                = 0x0100,
+    MZ_ZIP_FLAG_IGNORE_PATH                   = 0x0200,
+    MZ_ZIP_FLAG_COMPRESSED_DATA               = 0x0400,
+    MZ_ZIP_FLAG_DO_NOT_SORT_CENTRAL_DIRECTORY = 0x0800
+} mz_zip_flags;
+
+// ZIP archive reading
+
+// Inits a ZIP archive reader.
+// These functions read and validate the archive's central directory.
+mz_bool mz_zip_reader_init(mz_zip_archive *pZip, mz_uint64 size, mz_uint32 flags);
+mz_bool mz_zip_reader_init_mem(mz_zip_archive *pZip, const void *pMem, size_t size, mz_uint32 flags);
+
+#ifndef MINIZ_NO_STDIO
+mz_bool mz_zip_reader_init_file(mz_zip_archive *pZip, const char *pFilename, mz_uint32 flags);
+#endif
+
+// Returns the total number of files in the archive.
+mz_uint mz_zip_reader_get_num_files(mz_zip_archive *pZip);
+
+// Returns detailed information about an archive file entry.
+mz_bool mz_zip_reader_file_stat(mz_zip_archive *pZip, mz_uint file_index, mz_zip_archive_file_stat *pStat);
+
+// Determines if an archive file entry is a directory entry.
+mz_bool mz_zip_reader_is_file_a_directory(mz_zip_archive *pZip, mz_uint file_index);
+mz_bool mz_zip_reader_is_file_encrypted(mz_zip_archive *pZip, mz_uint file_index);
+
+// Retrieves the filename of an archive file entry.
+// Returns the number of bytes written to pFilename, or if filename_buf_size is 0 this function returns the number of bytes needed to fully store the filename.
+mz_uint mz_zip_reader_get_filename(mz_zip_archive *pZip, mz_uint file_index, char *pFilename, mz_uint filename_buf_size);
+
+// Attempts to locates a file in the archive's central directory.
+// Valid flags: MZ_ZIP_FLAG_CASE_SENSITIVE, MZ_ZIP_FLAG_IGNORE_PATH
+// Returns -1 if the file cannot be found.
+int mz_zip_reader_locate_file(mz_zip_archive *pZip, const char *pName, const char *pComment, mz_uint flags);
+
+// Extracts a archive file to a memory buffer using no memory allocation.
+mz_bool mz_zip_reader_extract_to_mem_no_alloc(mz_zip_archive *pZip, mz_uint file_index, void *pBuf, size_t buf_size, mz_uint flags, void *pUser_read_buf, size_t user_read_buf_size);
+mz_bool mz_zip_reader_extract_file_to_mem_no_alloc(mz_zip_archive *pZip, const char *pFilename, void *pBuf, size_t buf_size, mz_uint flags, void *pUser_read_buf, size_t user_read_buf_size);
+
+// Extracts a archive file to a memory buffer.
+mz_bool mz_zip_reader_extract_to_mem(mz_zip_archive *pZip, mz_uint file_index, void *pBuf, size_t buf_size, mz_uint flags);
+mz_bool mz_zip_reader_extract_file_to_mem(mz_zip_archive *pZip, const char *pFilename, void *pBuf, size_t buf_size, mz_uint flags);
+
+// Extracts a archive file to a dynamically allocated heap buffer.
+void *mz_zip_reader_extract_to_heap(mz_zip_archive *pZip, mz_uint file_index, size_t *pSize, mz_uint flags);
+void *mz_zip_reader_extract_file_to_heap(mz_zip_archive *pZip, const char *pFilename, size_t *pSize, mz_uint flags);
+
+// Extracts a archive file using a callback function to output the file's data.
+mz_bool mz_zip_reader_extract_to_callback(mz_zip_archive *pZip, mz_uint file_index, mz_file_write_func pCallback, void *pOpaque, mz_uint flags);
+mz_bool mz_zip_reader_extract_file_to_callback(mz_zip_archive *pZip, const char *pFilename, mz_file_write_func pCallback, void *pOpaque, mz_uint flags);
+
+#ifndef MINIZ_NO_STDIO
+// Extracts a archive file to a disk file and sets its last accessed and modified times.
+// This function only extracts files, not archive directory records.
+mz_bool mz_zip_reader_extract_to_file(mz_zip_archive *pZip, mz_uint file_index, const char *pDst_filename, mz_uint flags);
+mz_bool mz_zip_reader_extract_file_to_file(mz_zip_archive *pZip, const char *pArchive_filename, const char *pDst_filename, mz_uint flags);
+#endif
+
+// Ends archive reading, freeing all allocations, and closing the input archive file if mz_zip_reader_init_file() was used.
+mz_bool mz_zip_reader_end(mz_zip_archive *pZip);
+
+// ZIP archive writing
+
+#ifndef MINIZ_NO_ARCHIVE_WRITING_APIS
+
+// Inits a ZIP archive writer.
+mz_bool mz_zip_writer_init(mz_zip_archive *pZip, mz_uint64 existing_size);
+mz_bool mz_zip_writer_init_heap(mz_zip_archive *pZip, size_t size_to_reserve_at_beginning, size_t initial_allocation_size);
+
+#ifndef MINIZ_NO_STDIO
+mz_bool mz_zip_writer_init_file(mz_zip_archive *pZip, const char *pFilename, mz_uint64 size_to_reserve_at_beginning);
+#endif
+
+// Converts a ZIP archive reader object into a writer object, to allow efficient in-place file appends to occur on an existing archive.
+// For archives opened using mz_zip_reader_init_file, pFilename must be the archive's filename so it can be reopened for writing. If the file can't be reopened, mz_zip_reader_end() will be called.
+// For archives opened using mz_zip_reader_init_mem, the memory block must be growable using the realloc callback (which defaults to realloc unless you've overridden it).
+// Finally, for archives opened using mz_zip_reader_init, the mz_zip_archive's user provided m_pWrite function cannot be NULL.
+// Note: In-place archive modification is not recommended unless you know what you're doing, because if execution stops or something goes wrong before
+// the archive is finalized the file's central directory will be hosed.
+mz_bool mz_zip_writer_init_from_reader(mz_zip_archive *pZip, const char *pFilename);
+
+// Adds the contents of a memory buffer to an archive. These functions record the current local time into the archive.
+// To add a directory entry, call this method with an archive name ending in a forwardslash with empty buffer.
+// level_and_flags - compression level (0-10, see MZ_BEST_SPEED, MZ_BEST_COMPRESSION, etc.) logically OR'd with zero or more mz_zip_flags, or just set to MZ_DEFAULT_COMPRESSION.
+mz_bool mz_zip_writer_add_mem(mz_zip_archive *pZip, const char *pArchive_name, const void *pBuf, size_t buf_size, mz_uint level_and_flags);
+mz_bool mz_zip_writer_add_mem_ex(mz_zip_archive *pZip, const char *pArchive_name, const void *pBuf, size_t buf_size, const void *pComment, mz_uint16 comment_size, mz_uint level_and_flags, mz_uint64 uncomp_size, mz_uint32 uncomp_crc32);
+
+#ifndef MINIZ_NO_STDIO
+// Adds the contents of a disk file to an archive. This function also records the disk file's modified time into the archive.
+// level_and_flags - compression level (0-10, see MZ_BEST_SPEED, MZ_BEST_COMPRESSION, etc.) logically OR'd with zero or more mz_zip_flags, or just set to MZ_DEFAULT_COMPRESSION.
+mz_bool mz_zip_writer_add_file(mz_zip_archive *pZip, const char *pArchive_name, const char *pSrc_filename, const void *pComment, mz_uint16 comment_size, mz_uint level_and_flags);
+#endif
+
+// Adds a file to an archive by fully cloning the data from another archive.
+// This function fully clones the source file's compressed data (no recompression), along with its full filename, extra data, and comment fields.
+mz_bool mz_zip_writer_add_from_zip_reader(mz_zip_archive *pZip, mz_zip_archive *pSource_zip, mz_uint file_index);
+
+// Finalizes the archive by writing the central directory records followed by the end of central directory record.
+// After an archive is finalized, the only valid call on the mz_zip_archive struct is mz_zip_writer_end().
+// An archive must be manually finalized by calling this function for it to be valid.
+mz_bool mz_zip_writer_finalize_archive(mz_zip_archive *pZip);
+mz_bool mz_zip_writer_finalize_heap_archive(mz_zip_archive *pZip, void **pBuf, size_t *pSize);
+
+// Ends archive writing, freeing all allocations, and closing the output file if mz_zip_writer_init_file() was used.
+// Note for the archive to be valid, it must have been finalized before ending.
+mz_bool mz_zip_writer_end(mz_zip_archive *pZip);
+
+// Misc. high-level helper functions:
+
+// mz_zip_add_mem_to_archive_file_in_place() efficiently (but not atomically) appends a memory blob to a ZIP archive.
+// level_and_flags - compression level (0-10, see MZ_BEST_SPEED, MZ_BEST_COMPRESSION, etc.) logically OR'd with zero or more mz_zip_flags, or just set to MZ_DEFAULT_COMPRESSION.
+mz_bool mz_zip_add_mem_to_archive_file_in_place(const char *pZip_filename, const char *pArchive_name, const void *pBuf, size_t buf_size, const void *pComment, mz_uint16 comment_size, mz_uint level_and_flags);
+
+// Reads a single file from an archive into a heap block.
+// Returns NULL on failure.
+void *mz_zip_extract_archive_file_to_heap(const char *pZip_filename, const char *pArchive_name, size_t *pSize, mz_uint zip_flags);
+
+#endif // #ifndef MINIZ_NO_ARCHIVE_WRITING_APIS
+
+#endif // #ifndef MINIZ_NO_ARCHIVE_APIS
+
+// ------------------- Low-level Decompression API Definitions
+
+// Decompression flags used by tinfl_decompress().
+// TINFL_FLAG_PARSE_ZLIB_HEADER: If set, the input has a valid zlib header and ends with an adler32 checksum (it's a valid zlib stream). Otherwise, the input is a raw deflate stream.
+// TINFL_FLAG_HAS_MORE_INPUT: If set, there are more input bytes available beyond the end of the supplied input buffer. If clear, the input buffer contains all remaining input.
+// TINFL_FLAG_USING_NON_WRAPPING_OUTPUT_BUF: If set, the output buffer is large enough to hold the entire decompressed stream. If clear, the output buffer is at least the size of the dictionary (typically 32KB).
+// TINFL_FLAG_COMPUTE_ADLER32: Force adler-32 checksum computation of the decompressed bytes.
+enum {
+    TINFL_FLAG_PARSE_ZLIB_HEADER = 1,
+    TINFL_FLAG_HAS_MORE_INPUT = 2,
+    TINFL_FLAG_USING_NON_WRAPPING_OUTPUT_BUF = 4,
+    TINFL_FLAG_COMPUTE_ADLER32 = 8
+};
+
+// High level decompression functions:
+// tinfl_decompress_mem_to_heap() decompresses a block in memory to a heap block allocated via malloc().
+// On entry:
+//  pSrc_buf, src_buf_len: Pointer and size of the Deflate or zlib source data to decompress.
+// On return:
+//  Function returns a pointer to the decompressed data, or NULL on failure.
+//  *pOut_len will be set to the decompressed data's size, which could be larger than src_buf_len on uncompressible data.
+//  The caller must call mz_free() on the returned block when it's no longer needed.
+void *tinfl_decompress_mem_to_heap(const void *pSrc_buf, size_t src_buf_len, size_t *pOut_len, int flags);
+
+// tinfl_decompress_mem_to_mem() decompresses a block in memory to another block in memory.
+// Returns TINFL_DECOMPRESS_MEM_TO_MEM_FAILED on failure, or the number of bytes written on success.
+#define TINFL_DECOMPRESS_MEM_TO_MEM_FAILED ((size_t)(-1))
+size_t tinfl_decompress_mem_to_mem(void *pOut_buf, size_t out_buf_len, const void *pSrc_buf, size_t src_buf_len, int flags);
+
+// tinfl_decompress_mem_to_callback() decompresses a block in memory to an internal 32KB buffer, and a user provided callback function will be called to flush the buffer.
+// Returns 1 on success or 0 on failure.
+typedef int (*tinfl_put_buf_func_ptr)(const void *pBuf, int len, void *pUser);
+int tinfl_decompress_mem_to_callback(const void *pIn_buf, size_t *pIn_buf_size, tinfl_put_buf_func_ptr pPut_buf_func, void *pPut_buf_user, int flags);
+
+struct tinfl_decompressor_tag; typedef struct tinfl_decompressor_tag tinfl_decompressor;
+
+// Max size of LZ dictionary.
+#define TINFL_LZ_DICT_SIZE 32768
+
+// Return status.
+typedef enum {
+    TINFL_STATUS_BAD_PARAM = -3,
+    TINFL_STATUS_ADLER32_MISMATCH = -2,
+    TINFL_STATUS_FAILED = -1,
+    TINFL_STATUS_DONE = 0,
+    TINFL_STATUS_NEEDS_MORE_INPUT = 1,
+    TINFL_STATUS_HAS_MORE_OUTPUT = 2
+} tinfl_status;
+
+// Initializes the decompressor to its initial state.
+#define tinfl_init(r) do { (r)->m_state = 0; } MZ_MACRO_END
+#define tinfl_get_adler32(r) (r)->m_check_adler32
+
+// Main low-level decompressor coroutine function. This is the only function actually needed for decompression. All the other functions are just high-level helpers for improved usability.
+// This is a universal API, i.e. it can be used as a building block to build any desired higher level decompression API. In the limit case, it can be called once per every byte input or output.
+tinfl_status tinfl_decompress(tinfl_decompressor *r, const mz_uint8 *pIn_buf_next, size_t *pIn_buf_size, mz_uint8 *pOut_buf_start, mz_uint8 *pOut_buf_next, size_t *pOut_buf_size, const mz_uint32 decomp_flags);
+
+// Internal/private bits follow.
+enum {
+    TINFL_MAX_HUFF_TABLES = 3, TINFL_MAX_HUFF_SYMBOLS_0 = 288, TINFL_MAX_HUFF_SYMBOLS_1 = 32, TINFL_MAX_HUFF_SYMBOLS_2 = 19,
+    TINFL_FAST_LOOKUP_BITS = 10, TINFL_FAST_LOOKUP_SIZE = 1 << TINFL_FAST_LOOKUP_BITS
+};
+
+typedef struct {
+    mz_uint8 m_code_size[TINFL_MAX_HUFF_SYMBOLS_0];
+    mz_int16 m_look_up[TINFL_FAST_LOOKUP_SIZE], m_tree[TINFL_MAX_HUFF_SYMBOLS_0 * 2];
+} tinfl_huff_table;
+
+#if MINIZ_HAS_64BIT_REGISTERS
+#define TINFL_USE_64BIT_BITBUF 1
+#endif
+
+#if TINFL_USE_64BIT_BITBUF
+typedef mz_uint64 tinfl_bit_buf_t;
+#define TINFL_BITBUF_SIZE (64)
+#else
+typedef mz_uint32 tinfl_bit_buf_t;
+#define TINFL_BITBUF_SIZE (32)
+#endif
+
+struct tinfl_decompressor_tag {
+    mz_uint32 m_state, m_num_bits, m_zhdr0, m_zhdr1, m_z_adler32, m_final, m_type, m_check_adler32, m_dist, m_counter, m_num_extra, m_table_sizes[TINFL_MAX_HUFF_TABLES];
+    tinfl_bit_buf_t m_bit_buf;
+    size_t m_dist_from_out_buf_start;
+    tinfl_huff_table m_tables[TINFL_MAX_HUFF_TABLES];
+    mz_uint8 m_raw_header[4], m_len_codes[TINFL_MAX_HUFF_SYMBOLS_0 + TINFL_MAX_HUFF_SYMBOLS_1 + 137];
+};
+
+// ------------------- Low-level Compression API Definitions
+
+// Set TDEFL_LESS_MEMORY to 1 to use less memory (compression will be slightly slower, and raw/dynamic blocks will be output more frequently).
+#define TDEFL_LESS_MEMORY 1
+
+// tdefl_init() compression flags logically OR'd together (low 12 bits contain the max. number of probes per dictionary search):
+// TDEFL_DEFAULT_MAX_PROBES: The compressor defaults to 128 dictionary probes per dictionary search. 0=Huffman only, 1=Huffman+LZ (fastest/crap compression), 4095=Huffman+LZ (slowest/best compression).
+enum {
+    TDEFL_HUFFMAN_ONLY = 0, TDEFL_DEFAULT_MAX_PROBES = 128, TDEFL_MAX_PROBES_MASK = 0xFFF
+};
+
+// TDEFL_WRITE_ZLIB_HEADER: If set, the compressor outputs a zlib header before the deflate data, and the Adler-32 of the source data at the end. Otherwise, you'll get raw deflate data.
+// TDEFL_COMPUTE_ADLER32: Always compute the adler-32 of the input data (even when not writing zlib headers).
+// TDEFL_GREEDY_PARSING_FLAG: Set to use faster greedy parsing, instead of more efficient lazy parsing.
+// TDEFL_NONDETERMINISTIC_PARSING_FLAG: Enable to decrease the compressor's initialization time to the minimum, but the output may vary from run to run given the same input (depending on the contents of memory).
+// TDEFL_RLE_MATCHES: Only look for RLE matches (matches with a distance of 1)
+// TDEFL_FILTER_MATCHES: Discards matches <= 5 chars if enabled.
+// TDEFL_FORCE_ALL_STATIC_BLOCKS: Disable usage of optimized Huffman tables.
+// TDEFL_FORCE_ALL_RAW_BLOCKS: Only use raw (uncompressed) deflate blocks.
+// The low 12 bits are reserved to control the max # of hash probes per dictionary lookup (see TDEFL_MAX_PROBES_MASK).
+enum {
+    TDEFL_WRITE_ZLIB_HEADER             = 0x01000,
+    TDEFL_COMPUTE_ADLER32               = 0x02000,
+    TDEFL_GREEDY_PARSING_FLAG           = 0x04000,
+    TDEFL_NONDETERMINISTIC_PARSING_FLAG = 0x08000,
+    TDEFL_RLE_MATCHES                   = 0x10000,
+    TDEFL_FILTER_MATCHES                = 0x20000,
+    TDEFL_FORCE_ALL_STATIC_BLOCKS       = 0x40000,
+    TDEFL_FORCE_ALL_RAW_BLOCKS          = 0x80000
+};
+
+// High level compression functions:
+// tdefl_compress_mem_to_heap() compresses a block in memory to a heap block allocated via malloc().
+// On entry:
+//  pSrc_buf, src_buf_len: Pointer and size of source block to compress.
+//  flags: The max match finder probes (default is 128) logically OR'd against the above flags. Higher probes are slower but improve compression.
+// On return:
+//  Function returns a pointer to the compressed data, or NULL on failure.
+//  *pOut_len will be set to the compressed data's size, which could be larger than src_buf_len on uncompressible data.
+//  The caller must free() the returned block when it's no longer needed.
+void *tdefl_compress_mem_to_heap(const void *pSrc_buf, size_t src_buf_len, size_t *pOut_len, int flags);
+
+// tdefl_compress_mem_to_mem() compresses a block in memory to another block in memory.
+// Returns 0 on failure.
+size_t tdefl_compress_mem_to_mem(void *pOut_buf, size_t out_buf_len, const void *pSrc_buf, size_t src_buf_len, int flags);
+
+// Compresses an image to a compressed PNG file in memory.
+// On entry:
+//  pImage, w, h, and num_chans describe the image to compress. num_chans may be 1, 2, 3, or 4.
+//  The image pitch in bytes per scanline will be w*num_chans. The leftmost pixel on the top scanline is stored first in memory.
+//  level may range from [0,10], use MZ_NO_COMPRESSION, MZ_BEST_SPEED, MZ_BEST_COMPRESSION, etc. or a decent default is MZ_DEFAULT_LEVEL
+//  If flip is true, the image will be flipped on the Y axis (useful for OpenGL apps).
+// On return:
+//  Function returns a pointer to the compressed data, or NULL on failure.
+//  *pLen_out will be set to the size of the PNG image file.
+//  The caller must mz_free() the returned heap block (which will typically be larger than *pLen_out) when it's no longer needed.
+void *tdefl_write_image_to_png_file_in_memory_ex(const void *pImage, int w, int h, int num_chans, size_t *pLen_out, mz_uint level, mz_bool flip);
+void *tdefl_write_image_to_png_file_in_memory(const void *pImage, int w, int h, int num_chans, size_t *pLen_out);
+
+// Output stream interface. The compressor uses this interface to write compressed data. It'll typically be called TDEFL_OUT_BUF_SIZE at a time.
+typedef mz_bool (*tdefl_put_buf_func_ptr)(const void *pBuf, int len, void *pUser);
+
+// tdefl_compress_mem_to_output() compresses a block to an output stream. The above helpers use this function internally.
+mz_bool tdefl_compress_mem_to_output(const void *pBuf, size_t buf_len, tdefl_put_buf_func_ptr pPut_buf_func, void *pPut_buf_user, int flags);
+
+enum { TDEFL_MAX_HUFF_TABLES = 3, TDEFL_MAX_HUFF_SYMBOLS_0 = 288, TDEFL_MAX_HUFF_SYMBOLS_1 = 32, TDEFL_MAX_HUFF_SYMBOLS_2 = 19, TDEFL_LZ_DICT_SIZE = 32768, TDEFL_LZ_DICT_SIZE_MASK = TDEFL_LZ_DICT_SIZE - 1, TDEFL_MIN_MATCH_LEN = 3, TDEFL_MAX_MATCH_LEN = 258 };
+
+// TDEFL_OUT_BUF_SIZE MUST be large enough to hold a single entire compressed output block (using static/fixed Huffman codes).
+#if TDEFL_LESS_MEMORY
+enum { TDEFL_LZ_CODE_BUF_SIZE = 24 * 1024, TDEFL_OUT_BUF_SIZE = (TDEFL_LZ_CODE_BUF_SIZE * 13 ) / 10, TDEFL_MAX_HUFF_SYMBOLS = 288, TDEFL_LZ_HASH_BITS = 12, TDEFL_LEVEL1_HASH_SIZE_MASK = 4095, TDEFL_LZ_HASH_SHIFT = (TDEFL_LZ_HASH_BITS + 2) / 3, TDEFL_LZ_HASH_SIZE = 1 << TDEFL_LZ_HASH_BITS };
+#else
+enum { TDEFL_LZ_CODE_BUF_SIZE = 64 * 1024, TDEFL_OUT_BUF_SIZE = (TDEFL_LZ_CODE_BUF_SIZE * 13 ) / 10, TDEFL_MAX_HUFF_SYMBOLS = 288, TDEFL_LZ_HASH_BITS = 15, TDEFL_LEVEL1_HASH_SIZE_MASK = 4095, TDEFL_LZ_HASH_SHIFT = (TDEFL_LZ_HASH_BITS + 2) / 3, TDEFL_LZ_HASH_SIZE = 1 << TDEFL_LZ_HASH_BITS };
+#endif
+
+// The low-level tdefl functions below may be used directly if the above helper functions aren't flexible enough. The low-level functions don't make any heap allocations, unlike the above helper functions.
+typedef enum {
+    TDEFL_STATUS_BAD_PARAM = -2,
+    TDEFL_STATUS_PUT_BUF_FAILED = -1,
+    TDEFL_STATUS_OKAY = 0,
+    TDEFL_STATUS_DONE = 1,
+} tdefl_status;
+
+// Must map to MZ_NO_FLUSH, MZ_SYNC_FLUSH, etc. enums
+typedef enum {
+    TDEFL_NO_FLUSH = 0,
+    TDEFL_SYNC_FLUSH = 2,
+    TDEFL_FULL_FLUSH = 3,
+    TDEFL_FINISH = 4
+} tdefl_flush;
+
+// tdefl's compression state structure.
+typedef struct {
+    tdefl_put_buf_func_ptr m_pPut_buf_func;
+    void *m_pPut_buf_user;
+    mz_uint m_flags, m_max_probes[2];
+    int m_greedy_parsing;
+    mz_uint m_adler32, m_lookahead_pos, m_lookahead_size, m_dict_size;
+    mz_uint8 *m_pLZ_code_buf, *m_pLZ_flags, *m_pOutput_buf, *m_pOutput_buf_end;
+    mz_uint m_num_flags_left, m_total_lz_bytes, m_lz_code_buf_dict_pos, m_bits_in, m_bit_buffer;
+    mz_uint m_saved_match_dist, m_saved_match_len, m_saved_lit, m_output_flush_ofs, m_output_flush_remaining, m_finished, m_block_index, m_wants_to_finish;
+    tdefl_status m_prev_return_status;
+    const void *m_pIn_buf;
+    void *m_pOut_buf;
+    size_t *m_pIn_buf_size, *m_pOut_buf_size;
+    tdefl_flush m_flush;
+    const mz_uint8 *m_pSrc;
+    size_t m_src_buf_left, m_out_buf_ofs;
+    mz_uint8 m_dict[TDEFL_LZ_DICT_SIZE + TDEFL_MAX_MATCH_LEN - 1];
+    mz_uint16 m_huff_count[TDEFL_MAX_HUFF_TABLES][TDEFL_MAX_HUFF_SYMBOLS];
+    mz_uint16 m_huff_codes[TDEFL_MAX_HUFF_TABLES][TDEFL_MAX_HUFF_SYMBOLS];
+    mz_uint8 m_huff_code_sizes[TDEFL_MAX_HUFF_TABLES][TDEFL_MAX_HUFF_SYMBOLS];
+    mz_uint8 m_lz_code_buf[TDEFL_LZ_CODE_BUF_SIZE];
+    mz_uint16 m_next[TDEFL_LZ_DICT_SIZE];
+    mz_uint16 m_hash[TDEFL_LZ_HASH_SIZE];
+    mz_uint8 m_output_buf[TDEFL_OUT_BUF_SIZE];
+} tdefl_compressor;
+
+// Initializes the compressor.
+// There is no corresponding deinit() function because the tdefl API's do not dynamically allocate memory.
+// pBut_buf_func: If NULL, output data will be supplied to the specified callback. In this case, the user should call the tdefl_compress_buffer() API for compression.
+// If pBut_buf_func is NULL the user should always call the tdefl_compress() API.
+// flags: See the above enums (TDEFL_HUFFMAN_ONLY, TDEFL_WRITE_ZLIB_HEADER, etc.)
+tdefl_status tdefl_init(tdefl_compressor *d, tdefl_put_buf_func_ptr pPut_buf_func, void *pPut_buf_user, int flags);
+
+// Compresses a block of data, consuming as much of the specified input buffer as possible, and writing as much compressed data to the specified output buffer as possible.
+tdefl_status tdefl_compress(tdefl_compressor *d, const void *pIn_buf, size_t *pIn_buf_size, void *pOut_buf, size_t *pOut_buf_size, tdefl_flush flush);
+
+// tdefl_compress_buffer() is only usable when the tdefl_init() is called with a non-NULL tdefl_put_buf_func_ptr.
+// tdefl_compress_buffer() always consumes the entire input buffer.
+tdefl_status tdefl_compress_buffer(tdefl_compressor *d, const void *pIn_buf, size_t in_buf_size, tdefl_flush flush);
+
+tdefl_status tdefl_get_prev_return_status(tdefl_compressor *d);
+mz_uint32 tdefl_get_adler32(tdefl_compressor *d);
+
+// Can't use tdefl_create_comp_flags_from_zip_params if MINIZ_NO_ZLIB_APIS isn't defined, because it uses some of its macros.
+#ifndef MINIZ_NO_ZLIB_APIS
+// Create tdefl_compress() flags given zlib-style compression parameters.
+// level may range from [0,10] (where 10 is absolute max compression, but may be much slower on some files)
+// window_bits may be -15 (raw deflate) or 15 (zlib)
+// strategy may be either MZ_DEFAULT_STRATEGY, MZ_FILTERED, MZ_HUFFMAN_ONLY, MZ_RLE, or MZ_FIXED
+mz_uint tdefl_create_comp_flags_from_zip_params(int level, int window_bits, int strategy);
+#endif // #ifndef MINIZ_NO_ZLIB_APIS
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif // MINIZ_HEADER_INCLUDED
diff --git a/components/esp_rom/include/esp32c6/rom/rom_layout.h b/components/esp_rom/include/esp32c6/rom/rom_layout.h
new file mode 100644
index 0000000000..0775a366a0
--- /dev/null
+++ b/components/esp_rom/include/esp32c6/rom/rom_layout.h
@@ -0,0 +1,95 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#define SUPPORT_BTDM            1
+#define SUPPORT_BTBB            1
+#define SUPPORT_WIFI            1
+#define SUPPORT_USB_DEVICE      1
+#define SUPPORT_COEXIST         1
+
+/* Structure and functions for returning ROM global layout
+ *
+ * This is for address symbols defined in the linker script, which may change during ECOs.
+ */
+typedef struct {
+    void *dram0_stack_shared_mem_start;
+    void *dram0_rtos_reserved_start;
+    void *stack_sentry;
+    void *stack;
+
+#if SUPPORT_BTDM
+    void *data_start_btdm;
+    void *data_end_btdm;
+    void *bss_start_btdm;
+    void *bss_end_btdm;
+    void *data_start_btdm_rom;
+    void *data_start_interface_btdm;
+    void *data_end_interface_btdm;
+    void *bss_start_interface_btdm;
+    void *bss_end_interface_btdm;
+#endif
+
+#if SUPPORT_BTBB
+    void *dram_start_btbbrom;
+    void *dram_end_btbbrom;
+#endif
+
+#if SUPPORT_BTDM || SUPPORT_WIFI
+    void *dram_start_phyrom;
+    void *dram_end_phyrom;
+#endif
+
+#if SUPPORT_WIFI
+    void *dram_start_net80211;
+    void *dram_end_net80211;
+    void *data_start_interface_net80211;
+    void *data_end_interface_net80211;
+    void *bss_start_interface_net80211;
+    void *bss_end_interface_net80211;
+    void *dram_start_pp;
+    void *dram_end_pp;
+    void *data_start_interface_pp;
+    void *data_end_interface_pp;
+    void *bss_start_interface_pp;
+    void *bss_end_interface_pp;
+#endif
+
+#if SUPPORT_COEXIST
+    void *dram_start_coexist;
+    void *dram_end_coexist;
+    void *data_start_interface_coexist;
+    void *data_end_interface_coexist;
+    void *bss_start_interface_coexist;
+    void *bss_end_interface_coexist;
+#endif
+
+#if SUPPORT_MBEDTLS
+    void *dram_start_mbedtls_rom;
+    void *dram_end_mbedtls_rom;
+#endif
+
+#if SUPPORT_USB_DEVICE
+    void *dram_start_usbdev_rom;
+    void *dram_end_usbdev_rom;
+#endif
+
+    void *dram_start_uart_rom;
+    void *dram_end_uart_rom;
+} ets_rom_layout_t;
+
+extern const ets_rom_layout_t *const ets_rom_layout_p;
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/esp_rom/include/esp32c6/rom/rsa_pss.h b/components/esp_rom/include/esp32c6/rom/rsa_pss.h
new file mode 100644
index 0000000000..d6140879c8
--- /dev/null
+++ b/components/esp_rom/include/esp32c6/rom/rsa_pss.h
@@ -0,0 +1,38 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#ifndef _ROM_RSA_PSS_H_
+#define _ROM_RSA_PSS_H_
+
+#include <stdint.h>
+#include <stdbool.h>
+#include <stddef.h>
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#define ETS_SIG_LEN 384 /* Bytes */
+#define ETS_DIGEST_LEN 32 /* SHA-256, bytes */
+
+typedef struct {
+    uint8_t n[384]; /* Public key modulus */
+    uint32_t e;     /* Public key exponent */
+    uint8_t rinv[384];
+    uint32_t mdash;
+} ets_rsa_pubkey_t;
+
+bool ets_rsa_pss_verify(const ets_rsa_pubkey_t *key, const uint8_t *sig, const uint8_t *digest, uint8_t *verified_digest);
+
+void ets_mgf1_sha256(const uint8_t *mgfSeed, size_t seedLen, size_t maskLen, uint8_t *mask);
+
+bool ets_emsa_pss_verify(const uint8_t *encoded_message, const uint8_t *mhash);
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif
diff --git a/components/esp_rom/include/esp32c6/rom/rtc.h b/components/esp_rom/include/esp32c6/rom/rtc.h
new file mode 100644
index 0000000000..73651a0338
--- /dev/null
+++ b/components/esp_rom/include/esp32c6/rom/rtc.h
@@ -0,0 +1,256 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#ifndef _ROM_RTC_H_
+#define _ROM_RTC_H_
+
+#include "ets_sys.h"
+
+#include <stdbool.h>
+#include <stdint.h>
+
+#include "soc/soc.h"
+#include "soc/lp_aon_reg.h"
+#include "soc/reset_reasons.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** \defgroup rtc_apis, rtc registers and memory related apis
+  * @brief rtc apis
+  */
+
+/** @addtogroup rtc_apis
+  * @{
+  */
+
+/**************************************************************************************
+  *                                       Note:                                       *
+  *       Some Rtc memory and registers are used, in ROM or in internal library.      *
+  *          Please do not use reserved or used rtc memory or registers.              *
+  *                                                                                   *
+  *************************************************************************************
+  *                          RTC  Memory & Store Register usage
+  *************************************************************************************
+  *     rtc memory addr         type    size            usage
+  *     0x3f421000(0x50000000)  Slow    SIZE_CP         Co-Processor code/Reset Entry
+  *     0x3f421000+SIZE_CP      Slow    8192-SIZE_CP
+  *
+  *     0x3ff80000(0x40070000)  Fast    8192            deep sleep entry code
+  *
+  *************************************************************************************
+  *     RTC store registers     usage
+  *     RTC_CNTL_STORE0_REG     Reserved
+  *     RTC_CNTL_STORE1_REG     RTC_SLOW_CLK calibration value
+  *     RTC_CNTL_STORE2_REG     Boot time, low word
+  *     RTC_CNTL_STORE3_REG     Boot time, high word
+  *     RTC_CNTL_STORE4_REG     External XTAL frequency
+  *     RTC_CNTL_STORE5_REG     APB bus frequency
+  *     RTC_CNTL_STORE6_REG     FAST_RTC_MEMORY_ENTRY
+  *     RTC_CNTL_STORE7_REG     FAST_RTC_MEMORY_CRC
+  *************************************************************************************
+  */
+
+#define RTC_SLOW_CLK_CAL_REG    LP_AON_STORE1_REG
+#define RTC_BOOT_TIME_LOW_REG   LP_AON_STORE2_REG
+#define RTC_BOOT_TIME_HIGH_REG  LP_AON_STORE3_REG
+#define RTC_XTAL_FREQ_REG       LP_AON_STORE4_REG
+#define RTC_APB_FREQ_REG        LP_AON_STORE5_REG
+#define RTC_ENTRY_ADDR_REG      LP_AON_STORE6_REG
+#define RTC_RESET_CAUSE_REG     LP_AON_STORE6_REG
+#define RTC_MEMORY_CRC_REG      LP_AON_STORE7_REG
+
+#define RTC_DISABLE_ROM_LOG ((1 << 0) | (1 << 16)) //!< Disable logging from the ROM code.
+
+
+typedef enum {
+    AWAKE = 0,             //<CPU ON
+    LIGHT_SLEEP = BIT0,    //CPU waiti, PLL ON.  We don't need explicitly set this mode.
+    DEEP_SLEEP  = BIT1     //CPU OFF, PLL OFF, only specific timer could wake up
+} SLEEP_MODE;
+
+typedef enum {
+    NO_MEAN                =  0,
+    POWERON_RESET          =  1,    /**<1, Vbat power on reset*/
+    RTC_SW_SYS_RESET       =  3,    /**<3, Software reset digital core*/
+    DEEPSLEEP_RESET        =  5,    /**<5, Deep Sleep reset digital core*/
+    TG0WDT_SYS_RESET       =  7,    /**<7, Timer Group0 Watch dog reset digital core*/
+    TG1WDT_SYS_RESET       =  8,    /**<8, Timer Group1 Watch dog reset digital core*/
+    RTCWDT_SYS_RESET       =  9,    /**<9, RTC Watch dog Reset digital core*/
+    INTRUSION_RESET        = 10,    /**<10, Instrusion tested to reset CPU*/
+    TG0WDT_CPU_RESET       = 11,    /**<11, Time Group0 reset CPU*/
+    RTC_SW_CPU_RESET       = 12,    /**<12, Software reset CPU*/
+    RTCWDT_CPU_RESET       = 13,    /**<13, RTC Watch dog Reset CPU*/
+    RTCWDT_BROWN_OUT_RESET = 15,    /**<15, Reset when the vdd voltage is not stable*/
+    RTCWDT_RTC_RESET       = 16,    /**<16, RTC Watch dog reset digital core and rtc module*/
+    TG1WDT_CPU_RESET       = 17,    /**<17, Time Group1 reset CPU*/
+    SUPER_WDT_RESET        = 18,    /**<18, super watchdog reset digital core and rtc module*/
+    GLITCH_RTC_RESET       = 19,    /**<19, glitch reset digital core and rtc module*/
+    EFUSE_RESET            = 20,    /**<20, efuse reset digital core*/
+    USB_UART_CHIP_RESET    = 21,    /**<21, usb uart reset digital core */
+    USB_JTAG_CHIP_RESET    = 22,    /**<22, usb jtag reset digital core */
+    POWER_GLITCH_RESET     = 23,    /**<23, power glitch reset digital core and rtc module*/
+} RESET_REASON;
+
+// Check if the reset reason defined in ROM is compatible with soc/reset_reasons.h
+_Static_assert((soc_reset_reason_t)POWERON_RESET == RESET_REASON_CHIP_POWER_ON, "POWERON_RESET != RESET_REASON_CHIP_POWER_ON");
+_Static_assert((soc_reset_reason_t)RTC_SW_SYS_RESET == RESET_REASON_CORE_SW, "RTC_SW_SYS_RESET != RESET_REASON_CORE_SW");
+_Static_assert((soc_reset_reason_t)DEEPSLEEP_RESET == RESET_REASON_CORE_DEEP_SLEEP, "DEEPSLEEP_RESET != RESET_REASON_CORE_DEEP_SLEEP");
+_Static_assert((soc_reset_reason_t)TG0WDT_SYS_RESET == RESET_REASON_CORE_MWDT0, "TG0WDT_SYS_RESET != RESET_REASON_CORE_MWDT0");
+_Static_assert((soc_reset_reason_t)TG1WDT_SYS_RESET == RESET_REASON_CORE_MWDT1, "TG1WDT_SYS_RESET != RESET_REASON_CORE_MWDT1");
+_Static_assert((soc_reset_reason_t)RTCWDT_SYS_RESET == RESET_REASON_CORE_RTC_WDT, "RTCWDT_SYS_RESET != RESET_REASON_CORE_RTC_WDT");
+_Static_assert((soc_reset_reason_t)TG0WDT_CPU_RESET == RESET_REASON_CPU0_MWDT0, "TG0WDT_CPU_RESET != RESET_REASON_CPU0_MWDT0");
+_Static_assert((soc_reset_reason_t)RTC_SW_CPU_RESET == RESET_REASON_CPU0_SW, "RTC_SW_CPU_RESET != RESET_REASON_CPU0_SW");
+_Static_assert((soc_reset_reason_t)RTCWDT_CPU_RESET == RESET_REASON_CPU0_RTC_WDT, "RTCWDT_CPU_RESET != RESET_REASON_CPU0_RTC_WDT");
+_Static_assert((soc_reset_reason_t)RTCWDT_BROWN_OUT_RESET == RESET_REASON_SYS_BROWN_OUT, "RTCWDT_BROWN_OUT_RESET != RESET_REASON_SYS_BROWN_OUT");
+_Static_assert((soc_reset_reason_t)RTCWDT_RTC_RESET == RESET_REASON_SYS_RTC_WDT, "RTCWDT_RTC_RESET != RESET_REASON_SYS_RTC_WDT");
+_Static_assert((soc_reset_reason_t)TG1WDT_CPU_RESET == RESET_REASON_CPU0_MWDT1, "TG1WDT_CPU_RESET != RESET_REASON_CPU0_MWDT1");
+_Static_assert((soc_reset_reason_t)SUPER_WDT_RESET == RESET_REASON_SYS_SUPER_WDT, "SUPER_WDT_RESET != RESET_REASON_SYS_SUPER_WDT");
+_Static_assert((soc_reset_reason_t)GLITCH_RTC_RESET == RESET_REASON_SYS_CLK_GLITCH, "GLITCH_RTC_RESET != RESET_REASON_SYS_CLK_GLITCH");
+_Static_assert((soc_reset_reason_t)EFUSE_RESET == RESET_REASON_CORE_EFUSE_CRC, "EFUSE_RESET != RESET_REASON_CORE_EFUSE_CRC");
+_Static_assert((soc_reset_reason_t)USB_UART_CHIP_RESET == RESET_REASON_CORE_USB_UART, "USB_UART_CHIP_RESET != RESET_REASON_CORE_USB_UART");
+_Static_assert((soc_reset_reason_t)USB_JTAG_CHIP_RESET == RESET_REASON_CORE_USB_JTAG, "USB_JTAG_CHIP_RESET != RESET_REASON_CORE_USB_JTAG");
+_Static_assert((soc_reset_reason_t)POWER_GLITCH_RESET == RESET_REASON_CORE_PWR_GLITCH, "POWER_GLITCH_RESET != RESET_REASON_CORE_PWR_GLITCH");
+
+typedef enum {
+    NO_SLEEP        = 0,
+    EXT_EVENT0_TRIG = BIT0,
+    EXT_EVENT1_TRIG = BIT1,
+    GPIO_TRIG       = BIT2,
+    TIMER_EXPIRE    = BIT3,
+    SDIO_TRIG       = BIT4,
+    MAC_TRIG        = BIT5,
+    UART0_TRIG      = BIT6,
+    UART1_TRIG      = BIT7,
+    TOUCH_TRIG      = BIT8,
+    SAR_TRIG        = BIT9,
+    BT_TRIG         = BIT10,
+    RISCV_TRIG      = BIT11,
+    XTAL_DEAD_TRIG  = BIT12,
+    RISCV_TRAP_TRIG = BIT13,
+    USB_TRIG        = BIT14
+} WAKEUP_REASON;
+
+typedef enum {
+    DISEN_WAKEUP       = NO_SLEEP,
+    EXT_EVENT0_TRIG_EN = EXT_EVENT0_TRIG,
+    EXT_EVENT1_TRIG_EN = EXT_EVENT1_TRIG,
+    GPIO_TRIG_EN       = GPIO_TRIG,
+    TIMER_EXPIRE_EN    = TIMER_EXPIRE,
+    SDIO_TRIG_EN       = SDIO_TRIG,
+    MAC_TRIG_EN        = MAC_TRIG,
+    UART0_TRIG_EN      = UART0_TRIG,
+    UART1_TRIG_EN      = UART1_TRIG,
+    TOUCH_TRIG_EN      = TOUCH_TRIG,
+    SAR_TRIG_EN        = SAR_TRIG,
+    BT_TRIG_EN         = BT_TRIG,
+    RISCV_TRIG_EN      = RISCV_TRIG,
+    XTAL_DEAD_TRIG_EN  = XTAL_DEAD_TRIG,
+    RISCV_TRAP_TRIG_EN = RISCV_TRAP_TRIG,
+    USB_TRIG_EN        = USB_TRIG
+} WAKEUP_ENABLE;
+
+/**
+  * @brief  Get the reset reason for CPU.
+  *
+  * @param  int cpu_no : CPU no.
+  *
+  * @return RESET_REASON
+  */
+RESET_REASON rtc_get_reset_reason(int cpu_no);
+
+/**
+  * @brief  Get the wakeup cause for CPU.
+  *
+  * @param  int cpu_no : CPU no.
+  *
+  * @return WAKEUP_REASON
+  */
+WAKEUP_REASON rtc_get_wakeup_cause(void);
+
+/**
+  * @brief Get CRC for Fast RTC Memory.
+  *
+  * @param  uint32_t start_addr : 0 - 0x7ff for Fast RTC Memory.
+  *
+  * @param  uint32_t crc_len : 0 - 0x7ff, 0 for 4 byte, 0x7ff for 0x2000 byte.
+  *
+  * @return uint32_t : CRC32 result
+  */
+uint32_t calc_rtc_memory_crc(uint32_t start_addr, uint32_t crc_len);
+
+/**
+  * @brief Suppress ROM log by setting specific RTC control register.
+  * @note This is not a permanent disable of ROM logging since the RTC register can not retain after chip reset.
+  *
+  * @param  None
+  *
+  * @return None
+  */
+static inline void rtc_suppress_rom_log(void)
+{
+    /* To disable logging in the ROM, only the least significant bit of the register is used,
+     * but since this register is also used to store the frequency of the main crystal (RTC_XTAL_FREQ_REG),
+     * you need to write to this register in the same format.
+     * Namely, the upper 16 bits and lower should be the same.
+     */
+    REG_SET_BIT(LP_AON_STORE4_REG, RTC_DISABLE_ROM_LOG);
+}
+
+/**
+  * @brief Set CRC of Fast RTC memory 0-0x7ff into RTC STORE7.
+  *
+  * @param  None
+  *
+  * @return None
+  */
+void set_rtc_memory_crc(void);
+
+/**
+  * @brief Fetch entry from RTC memory and RTC STORE reg
+  *
+  * @param uint32_t * entry_addr : the address to save entry
+  *
+  * @param RESET_REASON reset_reason : reset reason this time
+  *
+  * @return None
+  */
+void rtc_boot_control(uint32_t *entry_addr, RESET_REASON reset_reason);
+
+/**
+  * @brief Software Reset digital core.
+  *
+  * It is not recommended to use this function in esp-idf, use
+  * esp_restart() instead.
+  *
+  * @param  None
+  *
+  * @return None
+  */
+void software_reset(void);
+
+/**
+  * @brief Software Reset digital core.
+  *
+  * It is not recommended to use this function in esp-idf, use
+  * esp_restart() instead.
+  *
+  * @param  int cpu_no : The CPU to reset, 0 for PRO CPU, 1 for APP CPU.
+  *
+  * @return None
+  */
+void software_reset_cpu(int cpu_no);
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* _ROM_RTC_H_ */
diff --git a/components/esp_rom/include/esp32c6/rom/secure_boot.h b/components/esp_rom/include/esp32c6/rom/secure_boot.h
new file mode 100644
index 0000000000..13d5b5c15c
--- /dev/null
+++ b/components/esp_rom/include/esp32c6/rom/secure_boot.h
@@ -0,0 +1,117 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#include <stdint.h>
+#include <stdbool.h>
+#include "ets_sys.h"
+#include "rsa_pss.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+typedef struct ets_secure_boot_sig_block ets_secure_boot_sig_block_t;
+typedef struct ets_secure_boot_signature ets_secure_boot_signature_t;
+typedef struct ets_secure_boot_key_digests ets_secure_boot_key_digests_t;
+
+/* Anti-FI measure: use full words for success/fail, instead of
+   0/non-zero
+*/
+typedef enum {
+    SB_SUCCESS = 0x3A5A5AA5,
+    SB_FAILED = 0x7533885E,
+} ets_secure_boot_status_t;
+
+
+/* Verify and stage-load the bootloader image
+   (reconfigures cache to map, loads trusted key digests from efuse,
+   copies the bootloader into the staging buffer.)
+
+   If allow_key_revoke is true and aggressive revoke efuse is set,
+   any failed signature has its associated key revoked in efuse.
+
+   If result is SB_SUCCESS, the "simple hash" of the bootloader
+   is copied into verified_hash.
+*/
+ets_secure_boot_status_t ets_secure_boot_verify_stage_bootloader(uint8_t *verified_hash, bool allow_key_revoke);
+
+/* Verify bootloader image (reconfigures cache to map),
+   with key digests provided as parameters.)
+
+   Can be used to verify secure boot status before enabling
+   secure boot permanently.
+
+   If stage_load parameter is true, bootloader is copied into staging
+   buffer in RAM at the same time.
+
+   If result is SB_SUCCESS, the "simple hash" of the bootloader is
+   copied into verified_hash.
+*/
+ets_secure_boot_status_t ets_secure_boot_verify_bootloader_with_keys(uint8_t *verified_hash, const ets_secure_boot_key_digests_t *trusted_keys, bool stage_load);
+
+/* Read key digests from efuse. Any revoked/missing digests will be
+   marked as NULL
+*/
+ETS_STATUS ets_secure_boot_read_key_digests(ets_secure_boot_key_digests_t *trusted_keys);
+
+/* Verify supplied signature against supplied digest, using
+   supplied trusted key digests.
+
+   Doesn't reconfigure cache or any other hardware access except for RSA peripheral.
+
+   If result is SB_SUCCESS, the image_digest value is copied into verified_digest.
+*/
+ets_secure_boot_status_t ets_secure_boot_verify_signature(const ets_secure_boot_signature_t *sig, const uint8_t *image_digest, const ets_secure_boot_key_digests_t *trusted_keys, uint8_t *verified_digest);
+
+/* Revoke a public key digest in efuse.
+   @param index Digest to revoke. Must be 0, 1 or 2.
+ */
+void ets_secure_boot_revoke_public_key_digest(int index);
+
+#define CRC_SIGN_BLOCK_LEN 1196
+#define SIG_BLOCK_PADDING 4096
+#define ETS_SECURE_BOOT_V2_SIGNATURE_MAGIC 0xE7
+
+/* Secure Boot V2 signature block
+
+   (Up to 3 in a signature sector are appended to the image)
+ */
+struct ets_secure_boot_sig_block {
+    uint8_t magic_byte;
+    uint8_t version;
+    uint8_t _reserved1;
+    uint8_t _reserved2;
+    uint8_t image_digest[32];
+    ets_rsa_pubkey_t key;
+    uint8_t signature[384];
+    uint32_t block_crc;
+    uint8_t _padding[16];
+};
+
+_Static_assert(sizeof(ets_secure_boot_sig_block_t) == 1216, "invalid sig block size");
+
+#define SECURE_BOOT_NUM_BLOCKS 3
+
+/* V2 Secure boot signature sector (up to 3 blocks) */
+struct ets_secure_boot_signature {
+    ets_secure_boot_sig_block_t block[SECURE_BOOT_NUM_BLOCKS];
+    uint8_t _padding[4096 - (sizeof(ets_secure_boot_sig_block_t) * SECURE_BOOT_NUM_BLOCKS)];
+};
+
+_Static_assert(sizeof(ets_secure_boot_signature_t) == 4096, "invalid sig sector size");
+
+#define MAX_KEY_DIGESTS 3
+
+struct ets_secure_boot_key_digests {
+    const void *key_digests[MAX_KEY_DIGESTS];
+    bool allow_key_revoke;
+};
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/esp_rom/include/esp32c6/rom/sha.h b/components/esp_rom/include/esp32c6/rom/sha.h
new file mode 100644
index 0000000000..c9eda2fd99
--- /dev/null
+++ b/components/esp_rom/include/esp32c6/rom/sha.h
@@ -0,0 +1,53 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#ifndef _ROM_SHA_H_
+#define _ROM_SHA_H_
+
+#include <stdint.h>
+#include <stdbool.h>
+#include "ets_sys.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+typedef enum {
+    SHA1 = 0,
+    SHA2_224,
+    SHA2_256,
+    SHA_TYPE_MAX
+} SHA_TYPE;
+
+typedef struct SHAContext {
+    bool start;
+    bool in_hardware;               // Is this context currently in peripheral? Needs to be manually cleared if multiple SHAs are interleaved
+    SHA_TYPE type;
+    uint32_t state[16];             // For SHA1/SHA224/SHA256, used 8, other used 16
+    unsigned char buffer[128];      // For SHA1/SHA224/SHA256, used 64, other used 128
+    uint32_t total_bits[4];
+} SHA_CTX;
+
+void ets_sha_enable(void);
+
+void ets_sha_disable(void);
+
+ets_status_t ets_sha_init(SHA_CTX *ctx, SHA_TYPE type);
+
+ets_status_t ets_sha_starts(SHA_CTX *ctx, uint16_t sha512_t);
+
+void ets_sha_get_state(SHA_CTX *ctx);
+
+void ets_sha_process(SHA_CTX *ctx, const unsigned char *input);
+
+void ets_sha_update(SHA_CTX *ctx, const unsigned char *input, uint32_t input_bytes, bool update_ctx);
+
+ets_status_t ets_sha_finish(SHA_CTX *ctx, unsigned char *output);
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* _ROM_SHA_H_ */
diff --git a/components/esp_rom/include/esp32c6/rom/spi_flash.h b/components/esp_rom/include/esp32c6/rom/spi_flash.h
new file mode 100644
index 0000000000..61de15fb52
--- /dev/null
+++ b/components/esp_rom/include/esp32c6/rom/spi_flash.h
@@ -0,0 +1,485 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#include <stdint.h>
+#include <stdbool.h>
+#include "esp_attr.h"
+#include "esp_rom_spiflash.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#define PERIPHS_SPI_FLASH_CMD                 SPI_MEM_CMD_REG(1)
+#define PERIPHS_SPI_FLASH_ADDR                SPI_MEM_ADDR_REG(1)
+#define PERIPHS_SPI_FLASH_CTRL                SPI_MEM_CTRL_REG(1)
+#define PERIPHS_SPI_FLASH_CTRL1               SPI_MEM_CTRL1_REG(1)
+#define PERIPHS_SPI_FLASH_STATUS              SPI_MEM_RD_STATUS_REG(1)
+#define PERIPHS_SPI_FLASH_USRREG              SPI_MEM_USER_REG(1)
+#define PERIPHS_SPI_FLASH_USRREG1             SPI_MEM_USER1_REG(1)
+#define PERIPHS_SPI_FLASH_USRREG2             SPI_MEM_USER2_REG(1)
+#define PERIPHS_SPI_FLASH_C0                  SPI_MEM_W0_REG(1)
+#define PERIPHS_SPI_FLASH_C1                  SPI_MEM_W1_REG(1)
+#define PERIPHS_SPI_FLASH_C2                  SPI_MEM_W2_REG(1)
+#define PERIPHS_SPI_FLASH_C3                  SPI_MEM_W3_REG(1)
+#define PERIPHS_SPI_FLASH_C4                  SPI_MEM_W4_REG(1)
+#define PERIPHS_SPI_FLASH_C5                  SPI_MEM_W5_REG(1)
+#define PERIPHS_SPI_FLASH_C6                  SPI_MEM_W6_REG(1)
+#define PERIPHS_SPI_FLASH_C7                  SPI_MEM_W7_REG(1)
+#define PERIPHS_SPI_FLASH_TX_CRC              SPI_MEM_TX_CRC_REG(1)
+
+#define SPI0_R_QIO_DUMMY_CYCLELEN             5
+#define SPI0_R_QIO_ADDR_BITSLEN               23
+#define SPI0_R_FAST_DUMMY_CYCLELEN            7
+#define SPI0_R_DIO_DUMMY_CYCLELEN             3
+#define SPI0_R_FAST_ADDR_BITSLEN              23
+#define SPI0_R_SIO_ADDR_BITSLEN               23
+
+#define SPI1_R_QIO_DUMMY_CYCLELEN             5
+#define SPI1_R_QIO_ADDR_BITSLEN               23
+#define SPI1_R_FAST_DUMMY_CYCLELEN            7
+#define SPI1_R_DIO_DUMMY_CYCLELEN             3
+#define SPI1_R_DIO_ADDR_BITSLEN               23
+#define SPI1_R_FAST_ADDR_BITSLEN              23
+#define SPI1_R_SIO_ADDR_BITSLEN               23
+
+#define ESP_ROM_SPIFLASH_W_SIO_ADDR_BITSLEN   23
+
+#define ESP_ROM_SPIFLASH_TWO_BYTE_STATUS_EN   SPI_MEM_WRSR_2B
+
+//SPI address register
+#define ESP_ROM_SPIFLASH_BYTES_LEN            24
+#define ESP_ROM_SPIFLASH_BUFF_BYTE_WRITE_NUM  32
+#define ESP_ROM_SPIFLASH_BUFF_BYTE_READ_NUM   16
+#define ESP_ROM_SPIFLASH_BUFF_BYTE_READ_BITS  0xf
+
+typedef void (* spi_flash_func_t)(void);
+typedef esp_rom_spiflash_result_t (* spi_flash_op_t)(void);
+typedef esp_rom_spiflash_result_t (* spi_flash_erase_t)(uint32_t);
+typedef esp_rom_spiflash_result_t (* spi_flash_rd_t)(uint32_t, uint32_t*, int);
+typedef esp_rom_spiflash_result_t (* spi_flash_wr_t)(uint32_t, const uint32_t*, int);
+typedef esp_rom_spiflash_result_t (* spi_flash_ewr_t)(uint32_t, const void*, uint32_t);
+typedef esp_rom_spiflash_result_t (* spi_flash_wren_t)(void*);
+typedef esp_rom_spiflash_result_t (* spi_flash_erase_area_t)(uint32_t, uint32_t);
+
+typedef struct {
+    uint8_t pp_addr_bit_len;
+    uint8_t se_addr_bit_len;
+    uint8_t be_addr_bit_len;
+    uint8_t rd_addr_bit_len;
+    uint32_t read_sub_len;
+    uint32_t write_sub_len;
+    spi_flash_op_t unlock;
+    spi_flash_erase_t erase_sector;
+    spi_flash_erase_t erase_block;
+    spi_flash_rd_t read;
+    spi_flash_wr_t write;
+    spi_flash_ewr_t encrypt_write;
+    spi_flash_func_t check_sus;
+    spi_flash_wren_t wren;
+    spi_flash_op_t wait_idle;
+    spi_flash_erase_area_t erase_area;
+} spiflash_legacy_funcs_t;
+
+typedef struct {
+    uint8_t  data_length;
+    uint8_t  read_cmd0;
+    uint8_t  read_cmd1;
+    uint8_t  write_cmd;
+    uint16_t data_mask;
+    uint16_t data;
+} esp_rom_spiflash_common_cmd_t;
+
+/**
+  * @brief SPI Flash init, clock divisor is 4, use 1 line Slow read mode.
+  *    Please do not call this function in SDK.
+  *
+  * @param  uint32_t ishspi: 0 for spi, 1 for hspi, flash pad decided by strapping
+  *              else, bit[5:0] spiclk, bit[11:6] spiq, bit[17:12] spid, bit[23:18] spics0, bit[29:24] spihd
+  *
+  * @param  uint8_t legacy: always keeping false.
+  *
+  * @return None
+  */
+void esp_rom_spiflash_attach(uint32_t ishspi, bool legacy);
+
+/**
+  * @brief SPI Read Flash status register. We use CMD 0x05 (RDSR).
+  *    Please do not call this function in SDK.
+  *
+  * @param  esp_rom_spiflash_chip_t *spi : The information for Flash, which is exported from ld file.
+  *
+  * @param  uint32_t *status : The pointer to which to return the Flash status value.
+  *
+  * @return ESP_ROM_SPIFLASH_RESULT_OK : read OK.
+  *         ESP_ROM_SPIFLASH_RESULT_ERR : read error.
+  *         ESP_ROM_SPIFLASH_RESULT_TIMEOUT : read timeout.
+  */
+esp_rom_spiflash_result_t esp_rom_spiflash_read_status(esp_rom_spiflash_chip_t *spi, uint32_t *status);
+
+/**
+  * @brief SPI Read Flash status register bits 8-15. We use CMD 0x35 (RDSR2).
+  *        Please do not call this function in SDK.
+  *
+  * @param  esp_rom_spiflash_chip_t *spi : The information for Flash, which is exported from ld file.
+  *
+  * @param  uint32_t *status : The pointer to which to return the Flash status value.
+  *
+  * @return ESP_ROM_SPIFLASH_RESULT_OK : read OK.
+  *         ESP_ROM_SPIFLASH_RESULT_ERR : read error.
+  *         ESP_ROM_SPIFLASH_RESULT_TIMEOUT : read timeout.
+  */
+esp_rom_spiflash_result_t esp_rom_spiflash_read_statushigh(esp_rom_spiflash_chip_t *spi, uint32_t *status);
+
+/**
+  * @brief Write status to Flash status register.
+  *        Please do not call this function in SDK.
+  *
+  * @param  esp_rom_spiflash_chip_t *spi : The information for Flash, which is exported from ld file.
+  *
+  * @param  uint32_t status_value : Value to .
+  *
+  * @return ESP_ROM_SPIFLASH_RESULT_OK : write OK.
+  *         ESP_ROM_SPIFLASH_RESULT_ERR : write error.
+  *         ESP_ROM_SPIFLASH_RESULT_TIMEOUT : write timeout.
+  */
+esp_rom_spiflash_result_t esp_rom_spiflash_write_status(esp_rom_spiflash_chip_t *spi, uint32_t status_value);
+
+/**
+  * @brief Use a command to Read Flash status register.
+  *        Please do not call this function in SDK.
+  *
+  * @param  esp_rom_spiflash_chip_t *spi : The information for Flash, which is exported from ld file.
+  *
+  * @param  uint32_t*status : The pointer to which to return the Flash status value.
+  *
+  * @return ESP_ROM_SPIFLASH_RESULT_OK : read OK.
+  *         ESP_ROM_SPIFLASH_RESULT_ERR : read error.
+  *         ESP_ROM_SPIFLASH_RESULT_TIMEOUT : read timeout.
+  */
+esp_rom_spiflash_result_t esp_rom_spiflash_read_user_cmd(uint32_t *status, uint8_t cmd);
+
+/**
+  * @brief Config SPI Flash read mode when init.
+  *        Please do not call this function in SDK.
+  *
+  * @param  esp_rom_spiflash_read_mode_t mode : QIO/QOUT/DIO/DOUT/FastRD/SlowRD.
+  *
+  * This function does not try to set the QIO Enable bit in the status register, caller is responsible for this.
+  *
+  * @return ESP_ROM_SPIFLASH_RESULT_OK : config OK.
+  *         ESP_ROM_SPIFLASH_RESULT_ERR : config error.
+  *         ESP_ROM_SPIFLASH_RESULT_TIMEOUT : config timeout.
+  */
+esp_rom_spiflash_result_t esp_rom_spiflash_config_readmode(esp_rom_spiflash_read_mode_t mode);
+
+/**
+  * @brief Config SPI Flash clock divisor.
+  *        Please do not call this function in SDK.
+  *
+  * @param  uint8_t freqdiv: clock divisor.
+  *
+  * @param  uint8_t spi: 0 for SPI0, 1 for SPI1.
+  *
+  * @return ESP_ROM_SPIFLASH_RESULT_OK : config OK.
+  *         ESP_ROM_SPIFLASH_RESULT_ERR : config error.
+  *         ESP_ROM_SPIFLASH_RESULT_TIMEOUT : config timeout.
+  */
+esp_rom_spiflash_result_t esp_rom_spiflash_config_clk(uint8_t freqdiv, uint8_t spi);
+
+/**
+  * @brief Clear all SR bits except QE bit.
+  *        Please do not call this function in SDK.
+  *
+  * @param  None.
+  *
+  * @return ESP_ROM_SPIFLASH_RESULT_OK : Unlock OK.
+  *         ESP_ROM_SPIFLASH_RESULT_ERR : Unlock error.
+  *         ESP_ROM_SPIFLASH_RESULT_TIMEOUT : Unlock timeout.
+  */
+esp_rom_spiflash_result_t esp_rom_spiflash_clear_bp(void);
+
+/**
+  * @brief Clear all SR bits except QE bit.
+  *        Please do not call this function in SDK.
+  *
+  * @param  None.
+  *
+  * @return ESP_ROM_SPIFLASH_RESULT_OK : Unlock OK.
+  *         ESP_ROM_SPIFLASH_RESULT_ERR : Unlock error.
+  *         ESP_ROM_SPIFLASH_RESULT_TIMEOUT : Unlock timeout.
+  */
+esp_rom_spiflash_result_t esp_rom_spiflash_unlock(void);
+
+/**
+  * @brief Update SPI Flash parameter.
+  *        Please do not call this function in SDK.
+  *
+  * @param  uint32_t deviceId : Device ID read from SPI, the low 32 bit.
+  *
+  * @param  uint32_t chip_size : The Flash size.
+  *
+  * @param  uint32_t block_size : The Flash block size.
+  *
+  * @param  uint32_t sector_size : The Flash sector size.
+  *
+  * @param  uint32_t page_size : The Flash page size.
+  *
+  * @param  uint32_t status_mask : The Mask used when read status from Flash(use single CMD).
+  *
+  * @return ESP_ROM_SPIFLASH_RESULT_OK : Update OK.
+  *         ESP_ROM_SPIFLASH_RESULT_ERR : Update error.
+  *         ESP_ROM_SPIFLASH_RESULT_TIMEOUT : Update timeout.
+  */
+esp_rom_spiflash_result_t esp_rom_spiflash_config_param(uint32_t deviceId, uint32_t chip_size, uint32_t block_size,
+                                                        uint32_t sector_size, uint32_t page_size, uint32_t status_mask);
+
+/**
+  * @brief Erase whole flash chip.
+  *        Please do not call this function in SDK.
+  *
+  * @param  None
+  *
+  * @return ESP_ROM_SPIFLASH_RESULT_OK : Erase OK.
+  *         ESP_ROM_SPIFLASH_RESULT_ERR : Erase error.
+  *         ESP_ROM_SPIFLASH_RESULT_TIMEOUT : Erase timeout.
+  */
+esp_rom_spiflash_result_t esp_rom_spiflash_erase_chip(void);
+
+/**
+  * @brief Erase a 64KB block of flash
+  *        Uses SPI flash command D8H.
+  *        Please do not call this function in SDK.
+  *
+  * @param  uint32_t block_num : Which block to erase.
+  *
+  * @return ESP_ROM_SPIFLASH_RESULT_OK : Erase OK.
+  *         ESP_ROM_SPIFLASH_RESULT_ERR : Erase error.
+  *         ESP_ROM_SPIFLASH_RESULT_TIMEOUT : Erase timeout.
+  */
+esp_rom_spiflash_result_t esp_rom_spiflash_erase_block(uint32_t block_num);
+
+/**
+  * @brief Erase a sector of flash.
+  *        Uses SPI flash command 20H.
+  *        Please do not call this function in SDK.
+  *
+  * @param  uint32_t sector_num : Which sector to erase.
+  *
+  * @return ESP_ROM_SPIFLASH_RESULT_OK : Erase OK.
+  *         ESP_ROM_SPIFLASH_RESULT_ERR : Erase error.
+  *         ESP_ROM_SPIFLASH_RESULT_TIMEOUT : Erase timeout.
+  */
+esp_rom_spiflash_result_t esp_rom_spiflash_erase_sector(uint32_t sector_num);
+
+/**
+  * @brief Erase some sectors.
+  *        Please do not call this function in SDK.
+  *
+  * @param  uint32_t start_addr : Start addr to erase, should be sector aligned.
+  *
+  * @param  uint32_t area_len : Length to erase, should be sector aligned.
+  *
+  * @return ESP_ROM_SPIFLASH_RESULT_OK : Erase OK.
+  *         ESP_ROM_SPIFLASH_RESULT_ERR : Erase error.
+  *         ESP_ROM_SPIFLASH_RESULT_TIMEOUT : Erase timeout.
+  */
+esp_rom_spiflash_result_t esp_rom_spiflash_erase_area(uint32_t start_addr, uint32_t area_len);
+
+/**
+  * @brief Write Data to Flash, you should Erase it yourself if need.
+  *        Please do not call this function in SDK.
+  *
+  * @param  uint32_t dest_addr : Address to write, should be 4 bytes aligned.
+  *
+  * @param  const uint32_t *src : The pointer to data which is to write.
+  *
+  * @param  uint32_t len : Length to write, should be 4 bytes aligned.
+  *
+  * @return ESP_ROM_SPIFLASH_RESULT_OK : Write OK.
+  *         ESP_ROM_SPIFLASH_RESULT_ERR : Write error.
+  *         ESP_ROM_SPIFLASH_RESULT_TIMEOUT : Write timeout.
+  */
+esp_rom_spiflash_result_t esp_rom_spiflash_write(uint32_t dest_addr, const uint32_t *src, int32_t len);
+
+/**
+  * @brief Read Data from Flash, you should Erase it yourself if need.
+  *        Please do not call this function in SDK.
+  *
+  * @param  uint32_t src_addr : Address to read, should be 4 bytes aligned.
+  *
+  * @param  uint32_t *dest : The buf to read the data.
+  *
+  * @param  uint32_t len : Length to read, should be 4 bytes aligned.
+  *
+  * @return ESP_ROM_SPIFLASH_RESULT_OK : Read OK.
+  *         ESP_ROM_SPIFLASH_RESULT_ERR : Read error.
+  *         ESP_ROM_SPIFLASH_RESULT_TIMEOUT : Read timeout.
+  */
+esp_rom_spiflash_result_t esp_rom_spiflash_read(uint32_t src_addr, uint32_t *dest, int32_t len);
+
+/**
+  * @brief SPI1 go into encrypto mode.
+  *        Please do not call this function in SDK.
+  *
+  * @param  None
+  *
+  * @return None
+  */
+void esp_rom_spiflash_write_encrypted_enable(void);
+
+/**
+  * @brief Prepare 32 Bytes data to encrpto writing, you should Erase it yourself if need.
+  *        Please do not call this function in SDK.
+  *
+  * @param  uint32_t flash_addr : Address to write, should be 32 bytes aligned.
+  *
+  * @param  uint32_t *data : The pointer to data which is to write.
+  *
+  * @return ESP_ROM_SPIFLASH_RESULT_OK : Prepare OK.
+  *         ESP_ROM_SPIFLASH_RESULT_ERR : Prepare error.
+  *         ESP_ROM_SPIFLASH_RESULT_TIMEOUT : Prepare timeout.
+  */
+esp_rom_spiflash_result_t esp_rom_spiflash_prepare_encrypted_data(uint32_t flash_addr, uint32_t *data);
+
+/**
+  * @brief SPI1 go out of encrypto mode.
+  *        Please do not call this function in SDK.
+  *
+  * @param  None
+  *
+  * @return None
+  */
+void esp_rom_spiflash_write_encrypted_disable(void);
+
+/**
+  * @brief Write data to flash with transparent encryption.
+  * @note Sectors to be written should already be erased.
+  *
+  * @note Please do not call this function in SDK.
+  *
+  * @param  uint32_t flash_addr : Address to write, should be 32 byte aligned.
+  *
+  * @param  uint32_t *data : The pointer to data to write. Note, this pointer must
+  *                          be 32 bit aligned and the content of the data will be
+  *                          modified by the encryption function.
+  *
+  * @param  uint32_t len : Length to write, should be 32 bytes aligned.
+  *
+  * @return ESP_ROM_SPIFLASH_RESULT_OK : Data written successfully.
+  *         ESP_ROM_SPIFLASH_RESULT_ERR : Encryption write error.
+  *         ESP_ROM_SPIFLASH_RESULT_TIMEOUT : Encrypto write timeout.
+  */
+esp_rom_spiflash_result_t esp_rom_spiflash_write_encrypted(uint32_t flash_addr, uint32_t *data, uint32_t len);
+
+
+/** @brief Wait until SPI flash write operation is complete
+ *
+ * @note Please do not call this function in SDK.
+ *
+ * Reads the Write In Progress bit of the SPI flash status register,
+ * repeats until this bit is zero (indicating write complete).
+ *
+ * @return ESP_ROM_SPIFLASH_RESULT_OK : Write is complete
+ *         ESP_ROM_SPIFLASH_RESULT_ERR : Error while reading status.
+ */
+esp_rom_spiflash_result_t esp_rom_spiflash_wait_idle(esp_rom_spiflash_chip_t *spi);
+
+
+/** @brief Enable Quad I/O pin functions
+ *
+ * @note Please do not call this function in SDK.
+ *
+ * Sets the HD & WP pin functions for Quad I/O modes, based on the
+ * efuse SPI pin configuration.
+ *
+ * @param wp_gpio_num - Number of the WP pin to reconfigure for quad I/O.
+ *
+ * @param spiconfig - Pin configuration, as returned from ets_efuse_get_spiconfig().
+ * - If this parameter is 0, default SPI pins are used and wp_gpio_num parameter is ignored.
+ * - If this parameter is 1, default HSPI pins are used and wp_gpio_num parameter is ignored.
+ * - For other values, this parameter encodes the HD pin number and also the CLK pin number. CLK pin selection is used
+ *   to determine if HSPI or SPI peripheral will be used (use HSPI if CLK pin is the HSPI clock pin, otherwise use SPI).
+ *   Both HD & WP pins are configured via GPIO matrix to map to the selected peripheral.
+ */
+void esp_rom_spiflash_select_qio_pins(uint8_t wp_gpio_num, uint32_t spiconfig);
+
+/**
+ * @brief Clear WEL bit unconditionally.
+ *
+ * @return always ESP_ROM_SPIFLASH_RESULT_OK
+ */
+esp_rom_spiflash_result_t esp_rom_spiflash_write_disable(void);
+
+/**
+ * @brief Set WREN bit.
+ *
+ * @param  esp_rom_spiflash_chip_t *spi : The information for Flash, which is exported from ld file.
+ *
+ * @return always ESP_ROM_SPIFLASH_RESULT_OK
+ */
+esp_rom_spiflash_result_t esp_rom_spiflash_write_enable(esp_rom_spiflash_chip_t *spi);
+
+/**
+  * @brief Fix the bug in SPI hardware communication with Flash/Ext-SRAM in High Speed.
+  *    Please do not call this function in SDK.
+  *
+  * @param  uint8_t spi: 0 for SPI0(Cache Access), 1 for SPI1(Flash read/write).
+  *
+  * @param  uint8_t freqdiv: Pll is 80M, 4 for 20M, 3 for 26.7M, 2 for 40M, 1 for 80M.
+  *
+  * @return None
+  */
+void esp_rom_spiflash_fix_dummylen(uint8_t spi, uint8_t freqdiv);
+
+/**
+  * @brief Set SPI Flash pad drivers.
+  *    Please do not call this function in SDK.
+  *
+  * @param  uint8_t wp_gpio_num: WP gpio number.
+  *
+  * @param  uint32_t ishspi: 0 for spi, 1 for hspi, flash pad decided by strapping
+  *              else, bit[5:0] spiclk, bit[11:6] spiq, bit[17:12] spid, bit[23:18] spics0, bit[29:24] spihd
+  *
+  * @param  uint8_t *drvs: drvs[0]-bit[3:0] for cpiclk, bit[7:4] for spiq, drvs[1]-bit[3:0] for spid, drvs[1]-bit[7:4] for spid
+  *            drvs[2]-bit[3:0] for spihd, drvs[2]-bit[7:4] for spiwp.
+  *                        Values usually read from falsh by rom code, function usually callde by rom code.
+  *                        if value with bit(3) set, the value is valid, bit[2:0] is the real value.
+  *
+  * @return None
+  */
+void esp_rom_spiflash_set_drvs(uint8_t wp_gpio_num, uint32_t ishspi, uint8_t *drvs);
+
+/**
+  * @brief Select SPI Flash function for pads.
+  *    Please do not call this function in SDK.
+  *
+  * @param  uint32_t ishspi: 0 for spi, 1 for hspi, flash pad decided by strapping
+  *              else, bit[5:0] spiclk, bit[11:6] spiq, bit[17:12] spid, bit[23:18] spics0, bit[29:24] spihd
+  *
+  * @return None
+  */
+void esp_rom_spiflash_select_padsfunc(uint32_t ishspi);
+
+/**
+  * @brief Send CommonCmd to Flash so that is can go into QIO mode, some Flash use different CMD.
+  *        Please do not call this function in SDK.
+  *
+  * @param  esp_rom_spiflash_common_cmd_t *cmd : A struct to show the action of a command.
+  *
+  * @return uint16_t  0 : do not send command any more.
+  *                   1 : go to the next command.
+  *                   n > 1 : skip (n - 1) commands.
+  */
+uint16_t esp_rom_spiflash_common_cmd(esp_rom_spiflash_common_cmd_t *cmd);
+
+extern const spiflash_legacy_funcs_t *rom_spiflash_legacy_funcs;
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/esp_rom/include/esp32c6/rom/tjpgd.h b/components/esp_rom/include/esp32c6/rom/tjpgd.h
new file mode 100644
index 0000000000..3050f865c9
--- /dev/null
+++ b/components/esp_rom/include/esp32c6/rom/tjpgd.h
@@ -0,0 +1,104 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+/*----------------------------------------------------------------------------/
+/ TJpgDec - Tiny JPEG Decompressor include file               (C)ChaN, 2012
+/----------------------------------------------------------------------------*/
+#ifndef _TJPGDEC
+#define _TJPGDEC
+/*---------------------------------------------------------------------------*/
+/* System Configurations */
+
+#define JD_SZBUF        512 /* Size of stream input buffer */
+#define JD_FORMAT       0   /* Output pixel format 0:RGB888 (3 BYTE/pix), 1:RGB565 (1 WORD/pix) */
+#define JD_USE_SCALE    1   /* Use descaling feature for output */
+#define JD_TBLCLIP      1   /* Use table for saturation (might be a bit faster but increases 1K bytes of code size) */
+
+/*---------------------------------------------------------------------------*/
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* These types must be 16-bit, 32-bit or larger integer */
+typedef int             INT;
+typedef unsigned int    UINT;
+
+/* These types must be 8-bit integer */
+typedef char            CHAR;
+typedef unsigned char   UCHAR;
+typedef unsigned char   BYTE;
+
+/* These types must be 16-bit integer */
+typedef short           SHORT;
+typedef unsigned short  USHORT;
+typedef unsigned short  WORD;
+typedef unsigned short  WCHAR;
+
+/* These types must be 32-bit integer */
+typedef long            LONG;
+typedef unsigned long   ULONG;
+typedef unsigned long   DWORD;
+
+
+/* Error code */
+typedef enum {
+    JDR_OK = 0, /* 0: Succeeded */
+    JDR_INTR,   /* 1: Interrupted by output function */
+    JDR_INP,    /* 2: Device error or wrong termination of input stream */
+    JDR_MEM1,   /* 3: Insufficient memory pool for the image */
+    JDR_MEM2,   /* 4: Insufficient stream input buffer */
+    JDR_PAR,    /* 5: Parameter error */
+    JDR_FMT1,   /* 6: Data format error (may be damaged data) */
+    JDR_FMT2,   /* 7: Right format but not supported */
+    JDR_FMT3    /* 8: Not supported JPEG standard */
+} JRESULT;
+
+
+
+/* Rectangular structure */
+typedef struct {
+    WORD left, right, top, bottom;
+} JRECT;
+
+
+
+/* Decompressor object structure */
+typedef struct JDEC JDEC;
+struct JDEC {
+    UINT dctr;              /* Number of bytes available in the input buffer */
+    BYTE *dptr;             /* Current data read ptr */
+    BYTE *inbuf;            /* Bit stream input buffer */
+    BYTE dmsk;              /* Current bit in the current read byte */
+    BYTE scale;             /* Output scaling ratio */
+    BYTE msx, msy;          /* MCU size in unit of block (width, height) */
+    BYTE qtid[3];           /* Quantization table ID of each component */
+    SHORT dcv[3];           /* Previous DC element of each component */
+    WORD nrst;              /* Restart inverval */
+    UINT width, height;     /* Size of the input image (pixel) */
+    BYTE *huffbits[2][2];   /* Huffman bit distribution tables [id][dcac] */
+    WORD *huffcode[2][2];   /* Huffman code word tables [id][dcac] */
+    BYTE *huffdata[2][2];   /* Huffman decoded data tables [id][dcac] */
+    LONG *qttbl[4];         /* Dequaitizer tables [id] */
+    void *workbuf;          /* Working buffer for IDCT and RGB output */
+    BYTE *mcubuf;           /* Working buffer for the MCU */
+    void *pool;             /* Pointer to available memory pool */
+    UINT sz_pool;           /* Size of momory pool (bytes available) */
+    UINT (*infunc)(JDEC *, BYTE *, UINT); /* Pointer to jpeg stream input function */
+    void *device;           /* Pointer to I/O device identifiler for the session */
+};
+
+
+
+/* TJpgDec API functions */
+JRESULT jd_prepare (JDEC *, UINT(*)(JDEC *, BYTE *, UINT), void *, UINT, void *);
+JRESULT jd_decomp (JDEC *, UINT(*)(JDEC *, void *, JRECT *), BYTE);
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* _TJPGDEC */
diff --git a/components/esp_rom/include/esp32c6/rom/uart.h b/components/esp_rom/include/esp32c6/rom/uart.h
new file mode 100644
index 0000000000..6b1a3a2c60
--- /dev/null
+++ b/components/esp_rom/include/esp32c6/rom/uart.h
@@ -0,0 +1,432 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#ifndef _ROM_UART_H_
+#define _ROM_UART_H_
+
+#include "esp_types.h"
+#include "esp_attr.h"
+#include "ets_sys.h"
+#include "soc/soc.h"
+#include "soc/uart_reg.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** \defgroup uart_apis, uart configuration and communication related apis
+  * @brief uart apis
+  */
+
+/** @addtogroup uart_apis
+  * @{
+  */
+
+#define RX_BUFF_SIZE                     0x400
+#define TX_BUFF_SIZE                     100
+
+//uart int enalbe register ctrl bits
+#define UART_RCV_INTEN                   BIT0
+#define UART_TRX_INTEN                   BIT1
+#define UART_LINE_STATUS_INTEN           BIT2
+
+//uart int identification ctrl bits
+#define UART_INT_FLAG_MASK               0x0E
+
+//uart fifo ctrl bits
+#define UART_CLR_RCV_FIFO                BIT1
+#define UART_CLR_TRX_FIFO                BIT2
+#define UART_RCVFIFO_TRG_LVL_BITS        BIT6
+
+//uart line control bits
+#define  UART_DIV_LATCH_ACCESS_BIT       BIT7
+
+//uart line status bits
+#define  UART_RCV_DATA_RDY_FLAG          BIT0
+#define  UART_RCV_OVER_FLOW_FLAG         BIT1
+#define  UART_RCV_PARITY_ERR_FLAG        BIT2
+#define  UART_RCV_FRAME_ERR_FLAG         BIT3
+#define  UART_BRK_INT_FLAG               BIT4
+#define  UART_TRX_FIFO_EMPTY_FLAG        BIT5
+#define  UART_TRX_ALL_EMPTY_FLAG         BIT6   // include fifo and shift reg
+#define  UART_RCV_ERR_FLAG               BIT7
+
+//send and receive message frame head
+#define FRAME_FLAG                       0x7E
+
+typedef enum {
+    UART_LINE_STATUS_INT_FLAG  = 0x06,
+    UART_RCV_FIFO_INT_FLAG     = 0x04,
+    UART_RCV_TMOUT_INT_FLAG    = 0x0C,
+    UART_TXBUFF_EMPTY_INT_FLAG = 0x02
+} UartIntType;   //consider bit0 for int_flag
+
+typedef enum {
+    RCV_ONE_BYTE      = 0x0,
+    RCV_FOUR_BYTE     = 0x1,
+    RCV_EIGHT_BYTE    = 0x2,
+    RCV_FOURTEEN_BYTE = 0x3
+} UartRcvFifoTrgLvl;
+
+typedef enum {
+    FIVE_BITS  = 0x0,
+    SIX_BITS   = 0x1,
+    SEVEN_BITS = 0x2,
+    EIGHT_BITS = 0x3
+} UartBitsNum4Char;
+
+typedef enum {
+    ONE_STOP_BIT      = 1,
+    ONE_HALF_STOP_BIT = 2,
+    TWO_STOP_BIT      = 3
+} UartStopBitsNum;
+
+typedef enum {
+    NONE_BITS = 0,
+    ODD_BITS  = 2,
+    EVEN_BITS = 3
+
+} UartParityMode;
+
+typedef enum {
+    STICK_PARITY_DIS = 0,
+    STICK_PARITY_EN  = 2
+} UartExistParity;
+
+typedef enum {
+    BIT_RATE_9600   = 9600,
+    BIT_RATE_19200  = 19200,
+    BIT_RATE_38400  = 38400,
+    BIT_RATE_57600  = 57600,
+    BIT_RATE_115200 = 115200,
+    BIT_RATE_230400 = 230400,
+    BIT_RATE_460800 = 460800,
+    BIT_RATE_921600 = 921600
+} UartBautRate;
+
+typedef enum {
+    NONE_CTRL,
+    HARDWARE_CTRL,
+    XON_XOFF_CTRL
+} UartFlowCtrl;
+
+typedef enum {
+    EMPTY,
+    UNDER_WRITE,
+    WRITE_OVER
+} RcvMsgBuffState;
+
+typedef struct {
+    uint8_t *pRcvMsgBuff;
+    uint8_t *pWritePos;
+    uint8_t *pReadPos;
+    uint8_t  TrigLvl;
+    RcvMsgBuffState BuffState;
+} RcvMsgBuff;
+
+typedef struct {
+    uint32_t  TrxBuffSize;
+    uint8_t  *pTrxBuff;
+} TrxMsgBuff;
+
+typedef enum {
+    BAUD_RATE_DET,
+    WAIT_SYNC_FRM,
+    SRCH_MSG_HEAD,
+    RCV_MSG_BODY,
+    RCV_ESC_CHAR,
+} RcvMsgState;
+
+typedef struct {
+    UartBautRate     baut_rate;
+    UartBitsNum4Char data_bits;
+    UartExistParity  exist_parity;
+    UartParityMode   parity;    // chip size in byte
+    UartStopBitsNum  stop_bits;
+    UartFlowCtrl     flow_ctrl;
+    uint8_t          buff_uart_no;  //indicate which uart use tx/rx buffer
+    RcvMsgBuff       rcv_buff;
+//    TrxMsgBuff       trx_buff;
+    RcvMsgState      rcv_state;
+    int              received;
+} UartDevice;
+
+/**
+  * @brief Init uart device struct value and reset uart0/uart1 rx.
+  *        Please do not call this function in SDK.
+  *
+  * @param  rxBuffer, must be a pointer to RX_BUFF_SIZE bytes or NULL
+  *
+  * @return None
+  */
+void uartAttach(void *rxBuffer);
+
+/**
+  * @brief Init uart0 or uart1 for UART download booting mode.
+  *        Please do not call this function in SDK.
+  *
+  * @param  uint8_t uart_no : 0 for UART0, else for UART1.
+  *
+  * @param  uint32_t clock : clock used by uart module, to adjust baudrate.
+  *
+  * @return None
+  */
+void Uart_Init(uint8_t uart_no, uint32_t clock);
+
+/**
+  * @brief Modify uart baudrate.
+  *        This function will reset RX/TX fifo for uart.
+  *
+  * @param  uint8_t uart_no : 0 for UART0, 1 for UART1.
+  *
+  * @param  uint32_t DivLatchValue : (clock << 4)/baudrate.
+  *
+  * @return None
+  */
+void uart_div_modify(uint8_t uart_no, uint32_t DivLatchValue);
+
+/**
+  * @brief Init uart0 or uart1 for UART download booting mode.
+  *        Please do not call this function in SDK.
+  *
+  * @param  uint8_t uart_no : 0 for UART0, 1 for UART1.
+  *
+  * @param  uint8_t is_sync : 0, only one UART module, easy to detect, wait until detected;
+  *                           1, two UART modules, hard to detect, detect and return.
+  *
+  * @return None
+  */
+int uart_baudrate_detect(uint8_t uart_no, uint8_t is_sync);
+
+/**
+  * @brief Switch printf channel of uart_tx_one_char.
+  *        Please do not call this function when printf.
+  *
+  * @param  uint8_t uart_no : 0 for UART0, 1 for UART1.
+  *
+  * @return None
+  */
+void uart_tx_switch(uint8_t uart_no);
+
+/**
+  * @brief Switch message exchange channel for UART download booting.
+  *        Please do not call this function in SDK.
+  *
+  * @param  uint8_t uart_no : 0 for UART0, 1 for UART1.
+  *
+  * @return None
+  */
+void uart_buff_switch(uint8_t uart_no);
+
+/**
+  * @brief Output a char to printf channel, wait until fifo not full.
+  *
+  * @param  None
+  *
+  * @return OK.
+  */
+STATUS uart_tx_one_char(uint8_t TxChar);
+
+/**
+  * @brief Output a char to message exchange channel, wait until fifo not full.
+  *        Please do not call this function in SDK.
+  *
+  * @param  None
+  *
+  * @return OK.
+  */
+STATUS uart_tx_one_char2(uint8_t TxChar);
+
+/**
+  * @brief Wait until uart tx full empty.
+  *
+  * @param  uint8_t uart_no : 0 for UART0, 1 for UART1.
+  *
+  * @return None.
+  */
+void uart_tx_flush(uint8_t uart_no);
+
+/**
+  * @brief Wait until uart tx full empty and the last char send ok.
+  *
+  * @param  uart_no : 0 for UART0, 1 for UART1
+  *
+  * The function defined in ROM code has a bug, so we define the correct version
+  * here for compatibility.
+  */
+void uart_tx_wait_idle(uint8_t uart_no);
+
+/**
+  * @brief Get an input char from message channel.
+  *        Please do not call this function in SDK.
+  *
+  * @param  uint8_t *pRxChar : the pointer to store the char.
+  *
+  * @return OK for successful.
+  *         FAIL for failed.
+  */
+STATUS uart_rx_one_char(uint8_t *pRxChar);
+
+/**
+  * @brief Get an input char from message channel, wait until successful.
+  *        Please do not call this function in SDK.
+  *
+  * @param  None
+  *
+  * @return char : input char value.
+  */
+char uart_rx_one_char_block(void);
+
+/**
+  * @brief Get an input string line from message channel.
+  *        Please do not call this function in SDK.
+  *
+  * @param  uint8_t *pString : the pointer to store the string.
+  *
+  * @param  uint8_t MaxStrlen : the max string length, incude '\0'.
+  *
+  * @return OK.
+  */
+STATUS UartRxString(uint8_t *pString, uint8_t MaxStrlen);
+
+/**
+  * @brief Process uart recevied information in the interrupt handler.
+  *        Please do not call this function in SDK.
+  *
+  * @param  void *para : the message receive buffer.
+  *
+  * @return None
+  */
+void uart_rx_intr_handler(void *para);
+
+/**
+  * @brief Get an char from receive buffer.
+  *        Please do not call this function in SDK.
+  *
+  * @param  RcvMsgBuff *pRxBuff : the pointer to the struct that include receive buffer.
+  *
+  * @param  uint8_t *pRxByte : the pointer to store the char.
+  *
+  * @return OK for successful.
+  *         FAIL for failed.
+  */
+STATUS uart_rx_readbuff( RcvMsgBuff *pRxBuff, uint8_t *pRxByte);
+
+/**
+  * @brief Get all chars from receive buffer.
+  *        Please do not call this function in SDK.
+  *
+  * @param  uint8_t *pCmdLn : the pointer to store the string.
+  *
+  * @return OK for successful.
+  *         FAIL for failed.
+  */
+STATUS UartGetCmdLn(uint8_t *pCmdLn);
+
+/**
+  * @brief Get uart configuration struct.
+  *        Please do not call this function in SDK.
+  *
+  * @param  None
+  *
+  * @return UartDevice * : uart configuration struct pointer.
+  */
+UartDevice *GetUartDevice(void);
+
+/**
+  * @brief Send an packet to download tool, with SLIP escaping.
+  *        Please do not call this function in SDK.
+  *
+  * @param  uint8_t *p : the pointer to output string.
+  *
+  * @param  int len : the string length.
+  *
+  * @return None.
+  */
+void send_packet(uint8_t *p, int len);
+
+/**
+  * @brief Receive an packet from download tool, with SLIP escaping.
+  *        Please do not call this function in SDK.
+  *
+  * @param  uint8_t *p : the pointer to input string.
+  *
+  * @param  int len : If string length > len, the string will be truncated.
+  *
+  * @param  uint8_t is_sync : 0, only one UART module;
+  *                           1, two UART modules.
+  *
+  * @return int : the length of the string.
+  */
+int recv_packet(uint8_t *p, int len, uint8_t is_sync);
+
+/**
+  * @brief Send an packet to download tool, with SLIP escaping.
+  *        Please do not call this function in SDK.
+  *
+  * @param  uint8_t *pData : the pointer to input string.
+  *
+  * @param  uint16_t DataLen : the string length.
+  *
+  * @return OK for successful.
+  *         FAIL for failed.
+  */
+STATUS SendMsg(uint8_t *pData, uint16_t DataLen);
+
+/**
+  * @brief Receive an packet from download tool, with SLIP escaping.
+  *        Please do not call this function in SDK.
+  *
+  * @param  uint8_t *pData : the pointer to input string.
+  *
+  * @param  uint16_t MaxDataLen : If string length > MaxDataLen, the string will be truncated.
+  *
+  * @param  uint8_t is_sync : 0, only one UART module;
+  *                           1, two UART modules.
+  *
+  * @return OK for successful.
+  *         FAIL for failed.
+  */
+STATUS RcvMsg(uint8_t *pData, uint16_t MaxDataLen, uint8_t is_sync);
+
+/**
+  * @brief Check if this UART is in download connection.
+  *        Please do not call this function in SDK.
+  *
+  * @param  uint8_t uart_no : 0 for UART0, 1 for UART1.
+  *
+  * @return ETS_NO_BOOT = 0 for no.
+  *         SEL_UART_BOOT = BIT(1) for yes.
+  */
+uint8_t UartConnCheck(uint8_t uart_no);
+
+/**
+  * @brief Initialize the USB ACM UART
+  * Needs to be fed a buffer of at least 128 bytes, plus any rx buffer you may want to have.
+  *
+  * @param cdc_acm_work_mem Pointer to work mem for CDC-ACM code
+  * @param cdc_acm_work_mem_len Length of work mem
+  */
+void Uart_Init_USB(void *cdc_acm_work_mem, int cdc_acm_work_mem_len);
+
+
+/**
+  * @brief Install handler to reset the chip when a RTS change has been detected on the CDC-ACM 'UART'.
+  */
+void uart_usb_enable_reset_on_rts(void);
+
+
+extern UartDevice UartDev;
+
+/**
+  * @}
+  */
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* _ROM_UART_H_ */
diff --git a/components/esp_rom/patches/esp_rom_regi2c.c b/components/esp_rom/patches/esp_rom_regi2c.c
index 73d7d842f0..90827ab287 100644
--- a/components/esp_rom/patches/esp_rom_regi2c.c
+++ b/components/esp_rom/patches/esp_rom_regi2c.c
@@ -6,11 +6,11 @@
 
 #include <stdlib.h>
 #include "esp_bit_defs.h"
-#include "soc/syscon_reg.h"
 #include "esp_rom_caps.h"
 #include "sdkconfig.h"
 
 #if CONFIG_IDF_TARGET_ESP32S2
+#include "soc/syscon_reg.h"
 
 #define I2C_RTC_WIFI_CLK_EN (SYSCON_WIFI_CLK_EN_REG)
 
diff --git a/components/esp_rom/test/test_libgcc.c b/components/esp_rom/test/test_libgcc.c
index 85c9398643..143b06a1aa 100644
--- a/components/esp_rom/test/test_libgcc.c
+++ b/components/esp_rom/test/test_libgcc.c
@@ -175,7 +175,7 @@ TEST_CASE("libgcc math functions", "[rom][libgcc]")
     TEST_ASSERT(__umoddi3(15, 2) == 1);
     extern unsigned __umodsi3(unsigned x, unsigned y);
     TEST_ASSERT(__umodsi3(15, 2) == 1);
-#if !(CONFIG_IDF_TARGET_ESP32C2 || CONFIG_IDF_TARGET_ESP32C3)
+#ifndef __riscv
     extern uint64_t __umulsidi3(unsigned x, unsigned y);
     TEST_ASSERT(__umulsidi3(0x10000000, 0x10000000) == 0x100000000000000ULL);
 #endif
diff --git a/tools/ci/check_public_headers_exceptions.txt b/tools/ci/check_public_headers_exceptions.txt
index 290a41af41..a76a5c9368 100644
--- a/tools/ci/check_public_headers_exceptions.txt
+++ b/tools/ci/check_public_headers_exceptions.txt
@@ -99,19 +99,21 @@ components/esp_hw_support/include/esp_private/esp_memprot_internal.h
 components/esp_wifi/include/esp_private/wifi_os_adapter.h
 ### To be fixed: headers that rely on implicit inclusion
 #
+components/esp_rom/include/esp32/rom/rtc.h
+components/esp_rom/include/esp32c3/rom/rtc.h
+components/esp_rom/include/esp32s2/rom/rtc.h
+components/esp_rom/include/esp32s3/rom/rtc.h
+components/esp_rom/include/esp32h2/rom/rtc.h
+components/esp_rom/include/esp32c2/rom/rtc.h
+components/esp_rom/include/esp32c6/rom/rtc.h
 components/esp_rom/include/esp32/rom/sha.h
 components/esp_rom/include/esp32/rom/secure_boot.h
 components/esp_rom/include/esp32c3/rom/spi_flash.h
-components/esp_rom/include/esp32c3/rom/rtc.h
 components/esp_rom/include/esp32s2/rom/spi_flash.h
 components/esp_rom/include/esp32s2/rom/cache.h
 components/esp_rom/include/esp32s2/rom/secure_boot.h
 components/esp_rom/include/esp32s2/rom/opi_flash.h
-components/esp_rom/include/esp32s2/rom/rtc.h
 components/esp_rom/include/esp32s2/rom/efuse.h
-components/esp_rom/include/esp32s3/rom/rtc.h
-components/esp_rom/include/esp32h2/rom/rtc.h
-components/esp_rom/include/esp32c2/rom/rtc.h
 components/esp_ringbuf/include/freertos/ringbuf.h
 components/esp_wifi/include/esp_wifi_crypto_types.h
 components/esp_wifi/include/esp_coexist_internal.h
@@ -139,7 +141,6 @@ components/usb/include/usb/usb_types_stack.h
 
 components/esp_psram/include/esp32/himem.h
 components/esp_rom/include/esp32/rom/ets_sys.h
-components/esp_rom/include/esp32/rom/rtc.h
 components/esp_rom/include/esp32/rom/uart.h
 
 

From b82d6ce9281f97f1dfb4c8e8aae30a11d5799437 Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Mon, 29 Aug 2022 10:54:03 +0800
Subject: [PATCH 263/665] md5_hash: fix copyright checker

---
 .../esp_rom/include/esp32/rom/md5_hash.h      |  5 ++++
 .../esp_rom/include/esp32c2/rom/md5_hash.h    |  5 ++++
 .../esp_rom/include/esp32c3/rom/md5_hash.h    |  5 ++++
 .../esp_rom/include/esp32c6/rom/md5_hash.h    |  5 ++++
 .../esp_rom/include/esp32h2/rom/md5_hash.h    |  5 ++++
 .../esp_rom/include/esp32s2/rom/md5_hash.h    |  5 ++++
 .../esp_rom/include/esp32s3/rom/md5_hash.h    |  5 ++++
 tools/ci/check_copyright_config.yaml          |  7 ++++++
 tools/ci/check_copyright_ignore.txt           | 25 -------------------
 9 files changed, 42 insertions(+), 25 deletions(-)

diff --git a/components/esp_rom/include/esp32/rom/md5_hash.h b/components/esp_rom/include/esp32/rom/md5_hash.h
index f116f1e670..6092546033 100644
--- a/components/esp_rom/include/esp32/rom/md5_hash.h
+++ b/components/esp_rom/include/esp32/rom/md5_hash.h
@@ -1,3 +1,8 @@
+/*
+ * SPDX-FileCopyrightText: 2003-2005, Jouni Malinen <j@w1.fi>
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
 /*
  * MD5 internal definitions
  * Copyright (c) 2003-2005, Jouni Malinen <j@w1.fi>
diff --git a/components/esp_rom/include/esp32c2/rom/md5_hash.h b/components/esp_rom/include/esp32c2/rom/md5_hash.h
index 63ce15857b..3c5e10d1bf 100644
--- a/components/esp_rom/include/esp32c2/rom/md5_hash.h
+++ b/components/esp_rom/include/esp32c2/rom/md5_hash.h
@@ -1,3 +1,8 @@
+/*
+ * SPDX-FileCopyrightText: 2003-2005, Jouni Malinen <j@w1.fi>
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
 /*
  * MD5 internal definitions
  * Copyright (c) 2003-2005, Jouni Malinen <j@w1.fi>
diff --git a/components/esp_rom/include/esp32c3/rom/md5_hash.h b/components/esp_rom/include/esp32c3/rom/md5_hash.h
index 63ce15857b..3c5e10d1bf 100644
--- a/components/esp_rom/include/esp32c3/rom/md5_hash.h
+++ b/components/esp_rom/include/esp32c3/rom/md5_hash.h
@@ -1,3 +1,8 @@
+/*
+ * SPDX-FileCopyrightText: 2003-2005, Jouni Malinen <j@w1.fi>
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
 /*
  * MD5 internal definitions
  * Copyright (c) 2003-2005, Jouni Malinen <j@w1.fi>
diff --git a/components/esp_rom/include/esp32c6/rom/md5_hash.h b/components/esp_rom/include/esp32c6/rom/md5_hash.h
index 63ce15857b..3c5e10d1bf 100644
--- a/components/esp_rom/include/esp32c6/rom/md5_hash.h
+++ b/components/esp_rom/include/esp32c6/rom/md5_hash.h
@@ -1,3 +1,8 @@
+/*
+ * SPDX-FileCopyrightText: 2003-2005, Jouni Malinen <j@w1.fi>
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
 /*
  * MD5 internal definitions
  * Copyright (c) 2003-2005, Jouni Malinen <j@w1.fi>
diff --git a/components/esp_rom/include/esp32h2/rom/md5_hash.h b/components/esp_rom/include/esp32h2/rom/md5_hash.h
index 63ce15857b..3c5e10d1bf 100644
--- a/components/esp_rom/include/esp32h2/rom/md5_hash.h
+++ b/components/esp_rom/include/esp32h2/rom/md5_hash.h
@@ -1,3 +1,8 @@
+/*
+ * SPDX-FileCopyrightText: 2003-2005, Jouni Malinen <j@w1.fi>
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
 /*
  * MD5 internal definitions
  * Copyright (c) 2003-2005, Jouni Malinen <j@w1.fi>
diff --git a/components/esp_rom/include/esp32s2/rom/md5_hash.h b/components/esp_rom/include/esp32s2/rom/md5_hash.h
index f116f1e670..6092546033 100644
--- a/components/esp_rom/include/esp32s2/rom/md5_hash.h
+++ b/components/esp_rom/include/esp32s2/rom/md5_hash.h
@@ -1,3 +1,8 @@
+/*
+ * SPDX-FileCopyrightText: 2003-2005, Jouni Malinen <j@w1.fi>
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
 /*
  * MD5 internal definitions
  * Copyright (c) 2003-2005, Jouni Malinen <j@w1.fi>
diff --git a/components/esp_rom/include/esp32s3/rom/md5_hash.h b/components/esp_rom/include/esp32s3/rom/md5_hash.h
index 8676ace2b1..5f97e8483f 100644
--- a/components/esp_rom/include/esp32s3/rom/md5_hash.h
+++ b/components/esp_rom/include/esp32s3/rom/md5_hash.h
@@ -1,3 +1,8 @@
+/*
+ * SPDX-FileCopyrightText: 2003-2005, Jouni Malinen <j@w1.fi>
+ *
+ * SPDX-License-Identifier: BSD-3-Clause
+ */
 /*
  * MD5 internal definitions
  * Copyright (c) 2003-2005, Jouni Malinen <j@w1.fi>
diff --git a/tools/ci/check_copyright_config.yaml b/tools/ci/check_copyright_config.yaml
index 2e626652d2..df7774885b 100644
--- a/tools/ci/check_copyright_config.yaml
+++ b/tools/ci/check_copyright_config.yaml
@@ -132,6 +132,13 @@ argtable3:
     - BSD-3-Clause
     - Apache-2.0
 
+md5_hash:
+  include:
+    - 'components/esp_rom/include/**/rom/md5_hash.h'
+  allowed_licenses:
+    - BSD-3-Clause
+    - Apache-2.0
+
 xtensa:
   include:
     - 'components/xtensa/**'
diff --git a/tools/ci/check_copyright_ignore.txt b/tools/ci/check_copyright_ignore.txt
index c4bf09f1e1..5072f14120 100644
--- a/tools/ci/check_copyright_ignore.txt
+++ b/tools/ci/check_copyright_ignore.txt
@@ -398,25 +398,6 @@ components/bt/host/bluedroid/stack/smp/smp_main.c
 components/bt/host/bluedroid/stack/smp/smp_utils.c
 components/console/linenoise/linenoise.c
 components/console/linenoise/linenoise.h
-components/esp32/include/rom/aes.h
-components/esp32/include/rom/bigint.h
-components/esp32/include/rom/cache.h
-components/esp32/include/rom/crc.h
-components/esp32/include/rom/efuse.h
-components/esp32/include/rom/ets_sys.h
-components/esp32/include/rom/gpio.h
-components/esp32/include/rom/libc_stubs.h
-components/esp32/include/rom/lldesc.h
-components/esp32/include/rom/md5_hash.h
-components/esp32/include/rom/miniz.h
-components/esp32/include/rom/queue.h
-components/esp32/include/rom/rtc.h
-components/esp32/include/rom/secure_boot.h
-components/esp32/include/rom/sha.h
-components/esp32/include/rom/spi_flash.h
-components/esp32/include/rom/tbconsole.h
-components/esp32/include/rom/tjpgd.h
-components/esp32/include/rom/uart.h
 components/esp_eth/src/dm9051.h
 components/esp_eth/src/ksz8851.h
 components/esp_eth/src/openeth.h
@@ -515,13 +496,11 @@ components/esp_rom/include/esp32/rom/bigint.h
 components/esp_rom/include/esp32/rom/crc.h
 components/esp_rom/include/esp32/rom/efuse.h
 components/esp_rom/include/esp32/rom/libc_stubs.h
-components/esp_rom/include/esp32/rom/md5_hash.h
 components/esp_rom/include/esp32/rom/miniz.h
 components/esp_rom/include/esp32/rom/rsa_pss.h
 components/esp_rom/include/esp32/rom/sha.h
 components/esp_rom/include/esp32/rom/tbconsole.h
 components/esp_rom/include/esp32/rom/tjpgd.h
-components/esp_rom/include/esp32c2/rom/md5_hash.h
 components/esp_rom/include/esp32c3/rom/aes.h
 components/esp_rom/include/esp32c3/rom/bigint.h
 components/esp_rom/include/esp32c3/rom/cache.h
@@ -532,7 +511,6 @@ components/esp_rom/include/esp32c3/rom/ets_sys.h
 components/esp_rom/include/esp32c3/rom/gpio.h
 components/esp_rom/include/esp32c3/rom/hmac.h
 components/esp_rom/include/esp32c3/rom/libc_stubs.h
-components/esp_rom/include/esp32c3/rom/md5_hash.h
 components/esp_rom/include/esp32c3/rom/miniz.h
 components/esp_rom/include/esp32c3/rom/rom_layout.h
 components/esp_rom/include/esp32c3/rom/rsa_pss.h
@@ -550,7 +528,6 @@ components/esp_rom/include/esp32h2/rom/esp_flash.h
 components/esp_rom/include/esp32h2/rom/ets_sys.h
 components/esp_rom/include/esp32h2/rom/hmac.h
 components/esp_rom/include/esp32h2/rom/libc_stubs.h
-components/esp_rom/include/esp32h2/rom/md5_hash.h
 components/esp_rom/include/esp32h2/rom/miniz.h
 components/esp_rom/include/esp32h2/rom/rsa_pss.h
 components/esp_rom/include/esp32h2/rom/sha.h
@@ -565,7 +542,6 @@ components/esp_rom/include/esp32s2/rom/ets_sys.h
 components/esp_rom/include/esp32s2/rom/gpio.h
 components/esp_rom/include/esp32s2/rom/hmac.h
 components/esp_rom/include/esp32s2/rom/libc_stubs.h
-components/esp_rom/include/esp32s2/rom/md5_hash.h
 components/esp_rom/include/esp32s2/rom/miniz.h
 components/esp_rom/include/esp32s2/rom/opi_flash.h
 components/esp_rom/include/esp32s2/rom/rsa_pss.h
@@ -591,7 +567,6 @@ components/esp_rom/include/esp32s3/rom/ets_sys.h
 components/esp_rom/include/esp32s3/rom/gpio.h
 components/esp_rom/include/esp32s3/rom/hmac.h
 components/esp_rom/include/esp32s3/rom/libc_stubs.h
-components/esp_rom/include/esp32s3/rom/md5_hash.h
 components/esp_rom/include/esp32s3/rom/miniz.h
 components/esp_rom/include/esp32s3/rom/opi_flash.h
 components/esp_rom/include/esp32s3/rom/rom_layout.h

From 3bcd9ceefe88f044e977254e9e6b8810e32932e1 Mon Sep 17 00:00:00 2001
From: Martin Valik <martin.valik@espressif.com>
Date: Thu, 21 Jul 2022 10:26:59 +0200
Subject: [PATCH 264/665] USB: Add usb uvc example

Closes https://github.com/espressif/esp-idf/issues/6493
---
 .../peripherals/usb/host/uvc/CMakeLists.txt   |   8 +
 examples/peripherals/usb/host/uvc/README.md   | 199 +++++++++++++++
 .../usb/host/uvc/main/CMakeLists.txt          |   3 +
 .../usb/host/uvc/main/Kconfig.projbuild       |   7 +
 .../usb/host/uvc/main/idf_component.yml       |   7 +
 examples/peripherals/usb/host/uvc/main/main.c | 236 ++++++++++++++++++
 .../usb/host/uvc/main/tcp_server.c            | 227 +++++++++++++++++
 .../usb/host/uvc/main/tcp_server.h            |  22 ++
 examples/peripherals/usb/host/uvc/player.py   |  37 +++
 .../usb/host/uvc/sdkconfig.defaults           |  26 ++
 10 files changed, 772 insertions(+)
 create mode 100644 examples/peripherals/usb/host/uvc/CMakeLists.txt
 create mode 100644 examples/peripherals/usb/host/uvc/README.md
 create mode 100644 examples/peripherals/usb/host/uvc/main/CMakeLists.txt
 create mode 100644 examples/peripherals/usb/host/uvc/main/Kconfig.projbuild
 create mode 100644 examples/peripherals/usb/host/uvc/main/idf_component.yml
 create mode 100644 examples/peripherals/usb/host/uvc/main/main.c
 create mode 100644 examples/peripherals/usb/host/uvc/main/tcp_server.c
 create mode 100644 examples/peripherals/usb/host/uvc/main/tcp_server.h
 create mode 100644 examples/peripherals/usb/host/uvc/player.py
 create mode 100644 examples/peripherals/usb/host/uvc/sdkconfig.defaults

diff --git a/examples/peripherals/usb/host/uvc/CMakeLists.txt b/examples/peripherals/usb/host/uvc/CMakeLists.txt
new file mode 100644
index 0000000000..e85e1a8712
--- /dev/null
+++ b/examples/peripherals/usb/host/uvc/CMakeLists.txt
@@ -0,0 +1,8 @@
+# The following lines of boilerplate have to be in your project's
+# CMakeLists in this exact order for cmake to work correctly
+cmake_minimum_required(VERSION 3.16)
+
+set(EXTRA_COMPONENT_DIRS $ENV{IDF_PATH}/examples/common_components/protocol_examples_common)
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+project(usb-uvc)
diff --git a/examples/peripherals/usb/host/uvc/README.md b/examples/peripherals/usb/host/uvc/README.md
new file mode 100644
index 0000000000..3fd8e0cfaa
--- /dev/null
+++ b/examples/peripherals/usb/host/uvc/README.md
@@ -0,0 +1,199 @@
+| Supported Targets | ESP32-S2 | ESP32-S3 |
+| ----------------- | -------- | -------- |
+
+# USB Camera Example
+
+## Overview
+
+This example demonstrates how to:
+
+- Capture video from a USB camera using the `libuvc` library.
+- Stream the video over WiFi by hosting a TCP server.
+
+The example enumerates connected camera, negotiates selected resolution together with `FPS` and starts capturing video.
+`frame_callback` function is then invoked after receiving each frame. User can process received frame according to his needs.
+
+Optionally, captured video can be visualized on computer with help of `player.py` script located in this example. 
+After setting `Enable streaming` menuconfig option, example will create TCP server upon start, and wait until `player.py` connects to server.
+Once connection is established, example streams each received frame to computer for visualization. 
+
+**Notice** that `libuvc` selects highest possible `dwMaxPayloadTransferSize` by default, so example has to manually overwrite this value to 512 bytes (maximum transfer size supported by ESP32-S2/S3).
+
+(See the README.md file in the upper level 'examples' directory for more information about examples.)
+
+## How to Use Example
+
+### Hardware Required
+
+This example requires any ESP32-S2 or ESP32-S3 with external PSRAM and exposed USB connector attached to USB camera.
+*ESP module without external PSRAM will fail to initialize*
+
+### Configure the project
+
+Following configuration is needed for streaming video:
+
+Open the project configuration menu (`idf.py menuconfig`). 
+
+In the `Example Connection Configuration` menu:
+
+* Set the Wi-Fi configuration.
+    * Set `WiFi SSID`.
+    * Set `WiFi Password`.
+
+In the `Example Configuration` menu:
+
+* Set the Example configuration
+    * `Enable streaming`
+
+Optional: If you need, change the other options according to your requirements.
+
+Additionally, `player.py` python script makes use of `opencv-python` and `numpy` packages,
+not included in `idf-env` environment. Run following commands to install:
+* `pip install opencv-python`
+* `pip install numpy`
+
+### Build and Flash
+
+Build the project and flash it to the board, then run the monitor tool to view the serial output:
+
+Run `idf.py set-target esp32s2` to set target chip. 
+
+Run `idf.py -p PORT flash monitor` to build, flash and monitor the project.
+
+(To exit the serial monitor, type ``Ctrl-]``.)
+
+See the Getting Started Guide for all the steps to configure and use the ESP-IDF to build projects.
+
+## Known limitations
+
+Having only Full Speed USB peripheral and hardware limited MPS (maximum packet size) to 512 bytes, ESP32-S2/S3 is capable of reading about 0.5 MB of data per second. When connected to Full Speed USB host, cameras normally provide resolution no larger than 640x480 pixels. 
+Following two supported formats are the most common (both encoded in MJPEG):
+ * 320x240  30 FPS
+ * 640x480  15 FPS
+
+## Tested cameras
+ * Logitech C980
+ * CANYON CNE-CWC2
+
+## Example Output
+
+```
+...
+Waiting for device
+Device found
+DEVICE CONFIGURATION (0c45:6340/        S) ---
+Status: idle
+VideoControl:
+        bcdUVC: 0x0100
+VideoStreaming(1):
+        bEndpointAddress: 129
+        Formats:
+        MJPEGFormat(1)
+                  bits per pixel: 0
+                  GUID: 4d4a5047000000000000000000000000 (MJPG)
+                  default frame: 1
+                  aspect ratio: 0x0
+                  interlace flags: 00
+                  copy protect: 00
+                        FrameDescriptor(1)
+                          capabilities: 00
+                          size: 640x480
+                          bit rate: 24576000-147456000
+                          max frame size: 614400
+                          default interval: 1/30
+                          interval[0]: 1/30
+                          interval[1]: 1/25
+                          interval[2]: 1/20
+                          interval[3]: 1/15
+                          interval[4]: 1/10
+                          interval[5]: 1/5
+                        FrameDescriptor(2)
+                          capabilities: 00
+                          size: 352x288
+                          bit rate: 8110080-48660480
+                          max frame size: 202752
+                          default interval: 1/30
+                          interval[0]: 1/30
+                          interval[1]: 1/25
+                          interval[2]: 1/20
+                          interval[3]: 1/15
+                          interval[4]: 1/10
+                          interval[5]: 1/5
+                        FrameDescriptor(3)
+                          capabilities: 00
+                          size: 320x240
+                          bit rate: 6144000-36864000
+                          max frame size: 153600
+                          default interval: 1/30
+                          interval[0]: 1/30
+                          interval[1]: 1/25
+                          interval[2]: 1/20
+                          interval[3]: 1/15
+                          interval[4]: 1/10
+                          interval[5]: 1/5
+                        FrameDescriptor(4)
+                          capabilities: 00
+                          size: 176x144
+                          bit rate: 2027520-12165120
+                          max frame size: 50688
+                          default interval: 1/30
+                          interval[0]: 1/30
+                          interval[1]: 1/25
+                          interval[2]: 1/20
+                          interval[3]: 1/15
+                          interval[4]: 1/10
+                          interval[5]: 1/5
+                        FrameDescriptor(5)
+                          capabilities: 00
+                          size: 160x120
+                          bit rate: 1536000-9216000
+                          max frame size: 38400
+                          default interval: 1/30
+                          interval[0]: 1/30
+                          interval[1]: 1/25
+                          interval[2]: 1/20
+                          interval[3]: 1/15
+                          interval[4]: 1/10
+                          interval[5]: 1/5
+                        StillFrameDescriptor
+                          bEndPointAddress: 00
+                          wWidth(1) = 640
+                          wHeight(1) = 480
+                          wWidth(2) = 352
+                          wHeight(2) = 288
+                          wWidth(3) = 320
+                          wHeight(3) = 240
+                          wWidth(4) = 176
+                          wHeight(4) = 144
+                          wWidth(5) = 160
+                          wHeight(5) = 120
+END DEVICE CONFIGURATION
+bmHint: 0001
+bFormatIndex: 1
+bFrameIndex: 3
+dwFrameInterval: 333333
+wKeyFrameRate: 0
+wPFrameRate: 0
+wCompQuality: 0
+wCompWindowSize: 0
+wDelay: 20905
+dwMaxVideoFrameSize: 153600
+dwMaxPayloadTransferSize: 512
+bInterfaceNumber: 1
+Streaming...
+I (4801) example: fps: 35, bytes per second: 170480
+I (5821) example: fps: 34, bytes per second: 172448
+I (6841) example: fps: 34, bytes per second: 172448
+I (7871) example: fps: 34, bytes per second: 172448
+I (8891) example: fps: 34, bytes per second: 172448
+I (9921) example: fps: 35, bytes per second: 177520
+I (10941) example: fps: 34, bytes per second: 172448
+I (11961) example: fps: 34, bytes per second: 172448
+I (12991) example: fps: 34, bytes per second: 172448
+I (14011) example: fps: 34, bytes per second: 172448
+I (15041) example: fps: 34, bytes per second: 172448
+I (16061) example: fps: 34, bytes per second: 172448
+I (17081) example: fps: 34, bytes per second: 172448
+Done streaming.
+UVC exited
+```
diff --git a/examples/peripherals/usb/host/uvc/main/CMakeLists.txt b/examples/peripherals/usb/host/uvc/main/CMakeLists.txt
new file mode 100644
index 0000000000..1ab9ce5ce5
--- /dev/null
+++ b/examples/peripherals/usb/host/uvc/main/CMakeLists.txt
@@ -0,0 +1,3 @@
+idf_component_register(SRCS "main.c" "tcp_server.c"
+                    INCLUDE_DIRS ""
+                    REQUIRES protocol_examples_common nvs_flash usb mdns esp_ringbuf esp_timer esp_wifi driver)
diff --git a/examples/peripherals/usb/host/uvc/main/Kconfig.projbuild b/examples/peripherals/usb/host/uvc/main/Kconfig.projbuild
new file mode 100644
index 0000000000..2dac27bf66
--- /dev/null
+++ b/examples/peripherals/usb/host/uvc/main/Kconfig.projbuild
@@ -0,0 +1,7 @@
+menu "Example Configuration"
+    config EXAMPLE_ENABLE_STREAMING
+        bool "Enable streaming"
+        default n
+        help
+            Enables streaming of captured video
+endmenu
diff --git a/examples/peripherals/usb/host/uvc/main/idf_component.yml b/examples/peripherals/usb/host/uvc/main/idf_component.yml
new file mode 100644
index 0000000000..8b906ef6cf
--- /dev/null
+++ b/examples/peripherals/usb/host/uvc/main/idf_component.yml
@@ -0,0 +1,7 @@
+## IDF Component Manager Manifest File
+dependencies:
+  idf: ">=4.4"
+  usb_host_uvc: "1.0.0"
+  mdns:
+    rules:
+      - if: "idf_version >= 5.0"
diff --git a/examples/peripherals/usb/host/uvc/main/main.c b/examples/peripherals/usb/host/uvc/main/main.c
new file mode 100644
index 0000000000..7cf4f476b6
--- /dev/null
+++ b/examples/peripherals/usb/host/uvc/main/main.c
@@ -0,0 +1,236 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#include <stdio.h>
+#include <unistd.h>
+#include "esp_log.h"
+#include "tcp_server.h"
+#include "libuvc/libuvc.h"
+#include "libuvc_helper.h"
+#include "libuvc_adapter.h"
+#include "freertos/FreeRTOS.h"
+#include "freertos/task.h"
+#include "freertos/semphr.h"
+#include "freertos/event_groups.h"
+#include "driver/gpio.h"
+#include "usb/usb_host.h"
+#include "esp_err.h"
+#include "esp_log.h"
+#include "esp_timer.h"
+
+static const char *TAG = "example";
+
+#define USB_DISCONNECT_PIN  GPIO_NUM_0
+
+#define FPS 30
+#define WIDTH 320
+#define HEIGHT 240
+#define FORMAT UVC_COLOR_FORMAT_MJPEG // UVC_COLOR_FORMAT_YUYV
+
+// Attached camera can be filtered out based on (non-zero value of) PID, VID, SERIAL_NUMBER
+#define PID 0
+#define VID 0
+#define SERIAL_NUMBER NULL
+
+#define UVC_CHECK(exp) do {                 \
+    uvc_error_t _err_ = (exp);              \
+    if(_err_ < 0) {                         \
+        ESP_LOGE(TAG, "UVC error: %s",      \
+                 uvc_error_string(_err_));  \
+        assert(0);                          \
+    }                                       \
+} while(0)
+
+static SemaphoreHandle_t ready_to_uninstall_usb;
+static EventGroupHandle_t app_flags;
+
+// Handles common USB host library events
+static void usb_lib_handler_task(void *args)
+{
+    while (1) {
+        uint32_t event_flags;
+        usb_host_lib_handle_events(portMAX_DELAY, &event_flags);
+        // Release devices once all clients has deregistered
+        if (event_flags & USB_HOST_LIB_EVENT_FLAGS_NO_CLIENTS) {
+            usb_host_device_free_all();
+        }
+        // Give ready_to_uninstall_usb semaphore to indicate that USB Host library
+        // can be deinitialized, and terminate this task.
+        if (event_flags & USB_HOST_LIB_EVENT_FLAGS_ALL_FREE) {
+            xSemaphoreGive(ready_to_uninstall_usb);
+        }
+    }
+
+    vTaskDelete(NULL);
+}
+
+static esp_err_t initialize_usb_host_lib(void)
+{
+    TaskHandle_t task_handle = NULL;
+
+    const usb_host_config_t host_config = {
+        .intr_flags = ESP_INTR_FLAG_LEVEL1
+    };
+
+    esp_err_t err = usb_host_install(&host_config);
+    if (err != ESP_OK) {
+        return err;
+    }
+
+    ready_to_uninstall_usb = xSemaphoreCreateBinary();
+    if (ready_to_uninstall_usb == NULL) {
+        usb_host_uninstall();
+        return ESP_ERR_NO_MEM;
+    }
+
+    if (xTaskCreate(usb_lib_handler_task, "usb_events", 4096, NULL, 2, &task_handle) != pdPASS) {
+        vSemaphoreDelete(ready_to_uninstall_usb);
+        usb_host_uninstall();
+        return ESP_ERR_NO_MEM;
+    }
+
+    return ESP_OK;
+}
+
+static void uninitialize_usb_host_lib(void)
+{
+    xSemaphoreTake(ready_to_uninstall_usb, portMAX_DELAY);
+    vSemaphoreDelete(ready_to_uninstall_usb);
+
+    if ( usb_host_uninstall() != ESP_OK) {
+        ESP_LOGE(TAG, "Failed to uninstall usb_host");
+    }
+}
+
+/* This callback function runs once per frame. Use it to perform any
+ * quick processing you need, or have it put the frame into your application's
+ * input queue. If this function takes too long, you'll start losing frames. */
+void frame_callback(uvc_frame_t *frame, void *ptr)
+{
+    static size_t fps;
+    static size_t bytes_per_second;
+    static int64_t start_time;
+
+    int64_t current_time = esp_timer_get_time();
+    bytes_per_second += frame->data_bytes;
+    fps++;
+
+    if (!start_time) {
+        start_time = current_time;
+    }
+
+    if (current_time > start_time + 1000000) {
+        ESP_LOGI(TAG, "fps: %u, bytes per second: %u", fps, bytes_per_second);
+        start_time = current_time;
+        bytes_per_second = 0;
+        fps = 0;
+    }
+
+    // Stream received frame to client, if enabled
+    tcp_server_send(frame->data, frame->data_bytes);
+}
+
+void button_callback(int button, int state, void *user_ptr)
+{
+    printf("button %d state %d\n", button, state);
+}
+
+static void libuvc_adapter_cb(libuvc_adapter_event_t event)
+{
+    xEventGroupSetBits(app_flags, event);
+}
+
+static EventBits_t wait_for_event(EventBits_t event)
+{
+    return xEventGroupWaitBits(app_flags, event, pdTRUE, pdFALSE, portMAX_DELAY) & event;
+}
+
+int app_main(int argc, char **argv)
+{
+    uvc_context_t *ctx;
+    uvc_device_t *dev;
+    uvc_device_handle_t *devh;
+    uvc_stream_ctrl_t ctrl;
+    uvc_error_t res;
+
+    app_flags = xEventGroupCreate();
+    assert(app_flags);
+
+    const gpio_config_t input_pin = {
+        .pin_bit_mask = BIT64(USB_DISCONNECT_PIN),
+        .mode = GPIO_MODE_INPUT,
+        .pull_up_en = GPIO_PULLUP_ENABLE,
+    };
+    ESP_ERROR_CHECK( gpio_config(&input_pin) );
+
+    ESP_ERROR_CHECK( initialize_usb_host_lib() );
+
+    libuvc_adapter_config_t config = {
+        .create_background_task = true,
+        .task_priority = 5,
+        .stack_size = 4096,
+        .callback = libuvc_adapter_cb
+    };
+
+    libuvc_adapter_set_config(&config);
+
+    UVC_CHECK( uvc_init(&ctx, NULL) );
+
+    // Streaming takes place only when enabled in menuconfig
+    ESP_ERROR_CHECK( tcp_server_wait_for_connection() );
+
+    do {
+
+        printf("Waiting for device\n");
+        wait_for_event(UVC_DEVICE_CONNECTED);
+
+        UVC_CHECK( uvc_find_device(ctx, &dev, PID, VID, SERIAL_NUMBER) );
+        puts("Device found");
+
+        UVC_CHECK( uvc_open(dev, &devh) );
+
+        // Uncomment to print configuration descriptor
+        // libuvc_adapter_print_descriptors(devh);
+
+        uvc_set_button_callback(devh, button_callback, NULL);
+
+        // Print known device information
+        uvc_print_diag(devh, stderr);
+
+        // Negotiate stream profile
+        res = uvc_get_stream_ctrl_format_size(devh, &ctrl, FORMAT, WIDTH, HEIGHT, FPS );
+        while (res != UVC_SUCCESS) {
+            printf("Negotiating streaming format failed, trying again...\n");
+            res = uvc_get_stream_ctrl_format_size(devh, &ctrl, FORMAT, WIDTH, HEIGHT, FPS );
+            sleep(1);
+        }
+
+        // dwMaxPayloadTransferSize has to be overwritten to MPS (maximum packet size)
+        // supported by ESP32-S2(S3), as libuvc selects the highest possible MPS by default.
+        ctrl.dwMaxPayloadTransferSize = 512;
+
+        uvc_print_stream_ctrl(&ctrl, stderr);
+
+        UVC_CHECK( uvc_start_streaming(devh, &ctrl, frame_callback, NULL, 0) );
+        puts("Streaming...");
+
+        wait_for_event(UVC_DEVICE_DISCONNECTED);
+
+        uvc_stop_streaming(devh);
+        puts("Done streaming.");
+
+        uvc_close(devh);
+
+    } while (gpio_get_level(USB_DISCONNECT_PIN) != 0);
+
+    tcp_server_close_when_done();
+
+    uvc_exit(ctx);
+    puts("UVC exited");
+
+    uninitialize_usb_host_lib();
+
+    return 0;
+}
diff --git a/examples/peripherals/usb/host/uvc/main/tcp_server.c b/examples/peripherals/usb/host/uvc/main/tcp_server.c
new file mode 100644
index 0000000000..d11c8b3a4e
--- /dev/null
+++ b/examples/peripherals/usb/host/uvc/main/tcp_server.c
@@ -0,0 +1,227 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+#include <string.h>
+#include <sys/param.h>
+#include "freertos/FreeRTOS.h"
+#include "freertos/task.h"
+#include "freertos/ringbuf.h"
+#include "freertos/event_groups.h"
+#include "esp_system.h"
+#include "esp_wifi.h"
+#include "esp_event.h"
+#include "esp_log.h"
+#include "nvs_flash.h"
+#include "esp_netif.h"
+#include "protocol_examples_common.h"
+#include "addr_from_stdin.h"
+#include "lwip/err.h"
+#include "lwip/sockets.h"
+#include "tcp_server.h"
+#include "mdns.h"
+
+#define TAG "tcp_server"
+#define PORT 2222
+
+typedef struct {
+    int sock;
+    int listen_sock;
+    RingbufHandle_t buffer;
+    volatile bool close_request;
+    bool is_active;
+} tcp_server_t;
+
+#ifdef CONFIG_EXAMPLE_ENABLE_STREAMING
+
+static tcp_server_t *s_server;
+
+void socket_close(tcp_server_t *server)
+{
+    ESP_LOGI(TAG, "Closing socket");
+    shutdown(server->sock, 0);
+    close(server->sock);
+    close(server->listen_sock);
+}
+
+static void sender_task(void *arg)
+{
+    tcp_server_t *server = (tcp_server_t *)arg;
+    server->is_active = true;
+
+    while (1) {
+        size_t bytes_received = 0;
+        char *payload = (char *)xRingbufferReceiveUpTo(
+            server->buffer, &bytes_received, pdMS_TO_TICKS(2500), 20000);
+
+        if (payload != NULL && server->is_active) {
+            int sent = send(server->sock, payload, bytes_received, 0);
+            if (sent < 0) {
+                ESP_LOGE(TAG, "Error occurred during sending: errno %d, \
+                               Shutting down tcp server...", errno);
+                server->is_active = false;
+            }
+            vRingbufferReturnItem(server->buffer, (void *)payload);
+        }
+
+        if (server->close_request) {
+            socket_close(server);
+            vRingbufferDelete(server->buffer);
+            vTaskDelete(NULL);
+            s_server = NULL;
+            free(server);
+            return;
+        }
+    }
+}
+
+esp_err_t tcp_server_send(uint8_t *payload, size_t size)
+{
+    if (!s_server || !s_server->is_active) {
+        return ESP_OK;
+    }
+
+    if ( xRingbufferSend(s_server->buffer, payload, size, pdMS_TO_TICKS(1)) != pdTRUE ) {
+        ESP_LOGW(TAG, "Failed to send frame to ring buffer.");
+        return ESP_FAIL;
+    }
+
+    return ESP_OK;
+}
+
+static esp_err_t start_mdns_service(void)
+{
+    esp_err_t err = mdns_init();
+    if (err) {
+        printf("MDNS Init failed: %d\n", err);
+        return ESP_FAIL;
+    }
+
+    mdns_hostname_set("esp-cam");
+
+    return ESP_OK;
+}
+
+static esp_err_t create_server(tcp_server_t *server)
+{
+    char addr_str[128];
+    int ip_protocol = 0;
+    int addr_family = AF_INET;
+    struct sockaddr_storage dest_addr;
+
+    struct sockaddr_in *dest_addr_ip4 = (struct sockaddr_in *)&dest_addr;
+    dest_addr_ip4->sin_addr.s_addr = htonl(INADDR_ANY);
+    dest_addr_ip4->sin_family = addr_family;
+    dest_addr_ip4->sin_port = htons(PORT);
+    ip_protocol = IPPROTO_IP;
+
+    server->listen_sock = socket(addr_family, SOCK_STREAM, ip_protocol);
+    if (server->listen_sock < 0) {
+        ESP_LOGE(TAG, "Unable to create socket: errno %d", errno);
+        return ESP_FAIL;
+    }
+    int opt = 1;
+    setsockopt(server->listen_sock, SOL_SOCKET, SO_REUSEADDR, &opt, sizeof(opt));
+
+    ESP_LOGI(TAG, "Socket created");
+
+    int err = bind(server->listen_sock, (struct sockaddr *)&dest_addr, sizeof(dest_addr));
+    if (err != 0) {
+        ESP_LOGE(TAG, "Socket unable to bind: errno %d", errno);
+        ESP_LOGE(TAG, "IPPROTO: %d", addr_family);
+        close(server->listen_sock);
+        return ESP_FAIL;
+    }
+    ESP_LOGI(TAG, "Socket bound, port %d", PORT);
+
+    err = listen(server->listen_sock, 1);
+    if (err != 0) {
+        ESP_LOGE(TAG, "Error occurred during listen: errno %d", errno);
+        close(server->listen_sock);
+        return ESP_FAIL;
+    }
+
+    ESP_LOGI(TAG, "Socket listening...");
+    ESP_LOGI(TAG, "Execute player.py script");
+
+    struct sockaddr_storage source_addr;
+    socklen_t addr_len = sizeof(source_addr);
+    server->sock = accept(server->listen_sock, (struct sockaddr *)&source_addr, &addr_len);
+    if (server->sock < 0) {
+        ESP_LOGE(TAG, "Unable to accept connection: errno %d", errno);
+        close(server->listen_sock);
+        return ESP_FAIL;
+    }
+
+    // Convert ip address to string
+    if (source_addr.ss_family == PF_INET) {
+        inet_ntoa_r(((struct sockaddr_in *)&source_addr)->sin_addr, addr_str, sizeof(addr_str) - 1);
+    }
+    ESP_LOGI(TAG, "Socket accepted ip address: %s", addr_str);
+
+    return ESP_OK;
+}
+
+esp_err_t tcp_server_wait_for_connection(void)
+{
+    TaskHandle_t task_handle = NULL;
+
+    ESP_ERROR_CHECK(nvs_flash_init());
+    ESP_ERROR_CHECK(esp_netif_init());
+    ESP_ERROR_CHECK(esp_event_loop_create_default());
+    ESP_ERROR_CHECK(start_mdns_service());
+    ESP_ERROR_CHECK(example_connect());
+
+    tcp_server_t *server = calloc(1, sizeof(tcp_server_t));
+    if (server == NULL) {
+        return ESP_ERR_NO_MEM;
+    }
+
+    server->buffer = xRingbufferCreate(100000, RINGBUF_TYPE_BYTEBUF);
+    if ( server->buffer == NULL) {
+        free(server);
+        return ESP_ERR_NO_MEM;;
+    }
+
+    if ( create_server(server) != ESP_OK) {
+        vRingbufferDelete(server->buffer);
+        free(server);
+        return ESP_FAIL;
+    }
+
+
+    BaseType_t task_created = xTaskCreate(sender_task, "sender_task", 4096, server, 10, &task_handle);
+    if (!task_created) {
+        socket_close(server);
+        vRingbufferDelete(server->buffer);
+        free(server);
+        return ESP_ERR_NO_MEM;
+    }
+
+    s_server = server;
+    return ESP_OK;
+}
+
+void tcp_server_close_when_done(void)
+{
+    if (s_server) {
+        s_server->close_request = true;
+    }
+}
+
+#else
+
+esp_err_t tcp_server_wait_for_connection(void)
+{
+    return ESP_OK;
+}
+
+esp_err_t tcp_server_send(uint8_t *payload, size_t size)
+{
+    return ESP_OK;
+}
+
+void tcp_server_close_when_done(void) { }
+
+#endif
diff --git a/examples/peripherals/usb/host/uvc/main/tcp_server.h b/examples/peripherals/usb/host/uvc/main/tcp_server.h
new file mode 100644
index 0000000000..b4562a3fb7
--- /dev/null
+++ b/examples/peripherals/usb/host/uvc/main/tcp_server.h
@@ -0,0 +1,22 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+#pragma once
+
+#include "esp_err.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+esp_err_t tcp_server_wait_for_connection(void);
+
+esp_err_t tcp_server_send(uint8_t *payload, size_t size);
+
+void tcp_server_close_when_done(void);
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/examples/peripherals/usb/host/uvc/player.py b/examples/peripherals/usb/host/uvc/player.py
new file mode 100644
index 0000000000..1340ce36f4
--- /dev/null
+++ b/examples/peripherals/usb/host/uvc/player.py
@@ -0,0 +1,37 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: Unlicense OR CC0-1.0
+import socket
+
+import cv2
+import numpy as np
+
+frame_count = 0
+stream = bytearray()
+
+print('Connecting to server...')
+
+with socket.socket(socket.AF_INET, socket.SOCK_STREAM) as sock:
+    sock.connect(('esp-cam.local', 2222))
+
+    print('Receiving data ')
+    while True:
+        data = sock.recv(4096)
+        if not data:
+            break
+        stream += data
+        print('.', end='', flush=True)
+
+        a = stream.find(b'\xff\xd8')
+        b = stream.find(b'\xff\xd9', a)
+
+        if a != -1 and b != -1:
+            jpg = stream[a:b + 2]
+            stream = stream[b + 2:]
+            buffer = np.frombuffer(jpg, dtype=np.uint8)
+            image = cv2.imdecode(buffer, cv2.IMREAD_COLOR)
+            cv2.imshow('Stream', image)
+            if cv2.waitKey(10) == 27:
+                exit(0)
+            frame_count += 1
+
+print('\nFrames received ', frame_count)
diff --git a/examples/peripherals/usb/host/uvc/sdkconfig.defaults b/examples/peripherals/usb/host/uvc/sdkconfig.defaults
new file mode 100644
index 0000000000..cb7325efc7
--- /dev/null
+++ b/examples/peripherals/usb/host/uvc/sdkconfig.defaults
@@ -0,0 +1,26 @@
+#
+# SPIRAM
+#
+CONFIG_SPIRAM=y
+CONFIG_SPIRAM_MALLOC_RESERVE_INTERNAL=150000
+CONFIG_SPIRAM_TRY_ALLOCATE_WIFI_LWIP=y
+
+#
+# USB
+#
+CONFIG_USB_HOST_CONTROL_TRANSFER_MAX_SIZE=1024
+CONFIG_USB_HOST_HW_BUFFER_BIAS_IN=y
+
+#
+# WIFI
+#
+CONFIG_ESP32_WIFI_STATIC_RX_BUFFER_NUM=8
+CONFIG_ESP32_WIFI_DYNAMIC_RX_BUFFER_NUM=8
+CONFIG_ESP32_WIFI_STATIC_TX_BUFFER_NUM=8
+CONFIG_ESP32_WIFI_CACHE_TX_BUFFER_NUM=16
+CONFIG_ESP32_WIFI_RX_BA_WIN=8
+
+#
+# LWIP
+#
+CONFIG_LWIP_TCP_SND_BUF_DEFAULT=15000

From 1267e826ca316d8698df55f890155869e25833d2 Mon Sep 17 00:00:00 2001
From: Fu Hanxi <fuhanxi@espressif.com>
Date: Fri, 26 Aug 2022 12:24:19 +0800
Subject: [PATCH 265/665] ci: upload elf map file to s3 server to reduce
 artifacts size

f
---
 .gitlab/ci/build.yml | 169 +++++++++++++++++++++++++++----------------
 1 file changed, 105 insertions(+), 64 deletions(-)

diff --git a/.gitlab/ci/build.yml b/.gitlab/ci/build.yml
index 80b3ae9fec..cf6918d28f 100644
--- a/.gitlab/ci/build.yml
+++ b/.gitlab/ci/build.yml
@@ -4,7 +4,6 @@
   tags:
     - build
   variables:
-    SIZE_INFO_LOCATION: "$CI_PROJECT_DIR/size_info.txt"
     # Enable ccache for all build jobs. See configure_ci_environment.sh for more ccache related settings.
     IDF_CCACHE_ENABLE: "1"
   after_script:
@@ -12,35 +11,101 @@
     - test "$CI_CCACHE_STATS" == 1 && test -n "$(which ccache)" && ccache --show-stats || true
   dependencies: []
 
-.build_pytest_template:
+.build_cmake_template:
   extends:
     - .build_template
     - .before_script_build_jobs
-  dependencies:  # set dependencies to null to avoid missing artifacts issue
+  dependencies: # set dependencies to null to avoid missing artifacts issue
   needs:
     - job: fast_template_app
       artifacts: false
+  variables:
+    LDGEN_CHECK_MAPPING: 1
   artifacts:
     paths:
       - "**/build*/size.json"
       - "**/build*/build_log.txt"
       - "**/build*/*.bin"
+      # upload to s3 server to save the artifacts size
+      # - "**/build*/*.map"
+      # ttfw tests require elf files
       - "**/build*/*.elf"
-      - "**/build*/*.map"
+      - "**/build*/flasher_args.json"
+      - "**/build*/flash_project_args"
+      - "**/build*/config/sdkconfig.json"
+      # ttfw tests require sdkconfig file
+      - "**/build*/sdkconfig"
+      - "**/build*/bootloader/*.bin"
+      - "**/build*/partition_table/*.bin"
+      - list_job_*.json
+      - size_info.txt
+      # unit test specific
+      - components/idf_test/unit_test/*.yml
+    when: always
+    expire_in: 4 days
+  after_script:
+    # Show ccache statistics if enabled globally
+    - test "$CI_CCACHE_STATS" == 1 && test -n "$(which ccache)" && ccache --show-stats || true
+    # upload the binary files to s3 server
+    - echo -e "\e[0Ksection_start:`date +%s`:upload_binaries_to_s3_server[collapsed=true]\r\e[0KUploading binaries to s3 Server"
+    - shopt -s globstar
+    # use || true to bypass the no-file error
+    - zip ${CI_JOB_ID}.zip **/build*/*.bin || true
+    - zip ${CI_JOB_ID}.zip **/build*/*.elf || true
+    - zip ${CI_JOB_ID}.zip **/build*/*.map || true
+    - zip ${CI_JOB_ID}.zip **/build*/flasher_args.json || true
+    - zip ${CI_JOB_ID}.zip **/build*/flash_project_args || true
+    - zip ${CI_JOB_ID}.zip **/build*/config/sdkconfig.json || true
+    - zip ${CI_JOB_ID}.zip **/build*/sdkconfig || true
+    - zip ${CI_JOB_ID}.zip **/build*/bootloader/*.bin || true
+    - zip ${CI_JOB_ID}.zip **/build*/partition_table/*.bin || true
+    - mc alias set shiny-s3 ${SHINY_S3_SERVER} ${SHINY_S3_ACCESS_KEY} ${SHINY_S3_SECRET_KEY}
+    - mc cp ${CI_JOB_ID}.zip shiny-s3/idf-artifacts/${CI_PIPELINE_ID}/${CI_JOB_ID}.zip
+    - echo -e "\e[0Ksection_end:`date +%s`:upload_binaries_to_s3_server\r\e[0K"
+    - echo "Please download the full binary files (including *.elf and *.map files) from the following share link"
+    # would be clean up after 4 days
+    - mc share download shiny-s3/idf-artifacts/${CI_PIPELINE_ID}/${CI_JOB_ID}.zip --expire=96h
+  script:
+    # CI specific options start from "--collect-size-info xxx". could ignore when running locally
+    - run_cmd python tools/ci/ci_build_apps.py $TEST_DIR -v
+      -t $IDF_TARGET
+      --copy-sdkconfig
+      --collect-size-info size_info.txt
+      --collect-app-info list_job_${CI_NODE_INDEX:-1}.json
+      --parallel-count ${CI_NODE_TOTAL:-1}
+      --parallel-index ${CI_NODE_INDEX:-1}
+      --extra-preserve-dirs
+        examples/bluetooth/esp_ble_mesh/ble_mesh_console
+        examples/bluetooth/hci/controller_hci_uart_esp32
+        examples/wifi/iperf
+
+.build_pytest_template:
+  extends:
+    - .build_cmake_template
+    - .before_script_build_jobs
+  artifacts:
+    paths:
+      - "**/build*/size.json"
+      - "**/build*/build_log.txt"
+      - "**/build*/*.bin"
+      # upload to s3 server to save the artifacts size
+      # - "**/build*/*.map"
+      # - "**/build*/*.elf"
       - "**/build*/flasher_args.json"
       - "**/build*/flash_project_args"
       - "**/build*/config/sdkconfig.json"
       - "**/build*/bootloader/*.bin"
       - "**/build*/partition_table/*.bin"
-      - $SIZE_INFO_LOCATION
+      - list_job_*.json
+      - size_info.txt
     when: always
-    expire_in: 3 days
+    expire_in: 4 days
   script:
     # CI specific options start from "--collect-size-info xxx". could ignore when running locally
     - run_cmd python tools/ci/ci_build_apps.py $TEST_DIR -v
       -t $IDF_TARGET
       --pytest-apps
-      --collect-size-info $SIZE_INFO_LOCATION
+      --collect-size-info size_info.txt
       --parallel-count ${CI_NODE_TOTAL:-1}
       --parallel-index ${CI_NODE_INDEX:-1}
 
@@ -138,14 +203,35 @@ build_non_test_components_apps:
     # CI specific options start from "--collect-size-info xxx". could ignore when running locally
     - run_cmd python tools/ci/ci_build_apps.py $COMPONENT_UT_DIRS -v
       -t all
-      --collect-size-info $SIZE_INFO_LOCATION
+      --collect-size-info size_info.txt
       --collect-app-info list_job_${CI_NODE_INDEX:-1}.json
       --parallel-count ${CI_NODE_TOTAL:-1}
       --parallel-index ${CI_NODE_INDEX:-1}
 
+.build_pytest_test_apps_template:
+  extends: .build_pytest_template
+  artifacts:
+    paths:
+      - "**/build*/size.json"
+      - "**/build*/build_log.txt"
+      - "**/build*/*.bin"
+      # upload to s3 server to save the artifacts size
+      # - "**/build*/*.map"
+      # pytest test apps requires elf files for coredump tests
+      - "**/build*/*.elf"
+      - "**/build*/flasher_args.json"
+      - "**/build*/flash_project_args"
+      - "**/build*/config/sdkconfig.json"
+      - "**/build*/bootloader/*.bin"
+      - "**/build*/partition_table/*.bin"
+      - list_job_*.json
+      - size_info.txt
+    when: always
+    expire_in: 4 days
+
 build_pytest_test_apps_esp32:
   extends:
-    - .build_pytest_template
+    - .build_pytest_test_apps_template
     - .rules:build:custom_test-esp32
   variables:
     IDF_TARGET: esp32
@@ -153,7 +239,7 @@ build_pytest_test_apps_esp32:
 
 build_pytest_test_apps_esp32s2:
   extends:
-    - .build_pytest_template
+    - .build_pytest_test_apps_template
     - .rules:build:custom_test-esp32s2
   variables:
     IDF_TARGET: esp32s2
@@ -161,7 +247,7 @@ build_pytest_test_apps_esp32s2:
 
 build_pytest_test_apps_esp32s3:
   extends:
-    - .build_pytest_template
+    - .build_pytest_test_apps_template
     - .rules:build:custom_test-esp32s3
   variables:
     IDF_TARGET: esp32s3
@@ -169,7 +255,7 @@ build_pytest_test_apps_esp32s3:
 
 build_pytest_test_apps_esp32c3:
   extends:
-    - .build_pytest_template
+    - .build_pytest_test_apps_template
     - .rules:build:custom_test-esp32c3
   variables:
     IDF_TARGET: esp32c3
@@ -177,7 +263,7 @@ build_pytest_test_apps_esp32c3:
 
 build_pytest_test_apps_esp32c2:
   extends:
-    - .build_pytest_template
+    - .build_pytest_test_apps_template
     - .rules:build:custom_test-esp32c2
   variables:
     IDF_TARGET: esp32c2
@@ -268,19 +354,17 @@ build_ssc_esp32s3:
 
 .build_esp_idf_tests_cmake_template:
   extends:
-    - .build_template
+    - .build_cmake_template
     - .before_script_build_jobs
-  dependencies:  # set dependencies to null to avoid missing artifacts issue
-  needs:
-    - job: fast_template_app
-      artifacts: false
   artifacts:
     paths:
       - "**/build*/size.json"
       - "**/build*/build_log.txt"
       - "**/build*/*.bin"
+      # upload to s3 server to save the artifacts size
+      # - "**/build*/*.map"
+      # ttfw tests require elf files
       - "**/build*/*.elf"
-      - "**/build*/*.map"
       - "**/build*/flasher_args.json"
       - "**/build*/flash_project_args"
       - "**/build*/config/sdkconfig.json"
@@ -288,12 +372,10 @@ build_ssc_esp32s3:
       - "**/build*/bootloader/*.bin"
       - "**/build*/partition_table/*.bin"
       - list_job_*.json
-      - $SIZE_INFO_LOCATION
+      - size_info.txt
       - components/idf_test/unit_test/*.yml
     when: always
     expire_in: 4 days
-  variables:
-    LDGEN_CHECK_MAPPING: 1
   script:
     # CI specific options start from "--collect-size-info xxx". could ignore when running locally
     - run_cmd python tools/ci/ci_build_apps.py tools/unit-test-app -v
@@ -301,7 +383,7 @@ build_ssc_esp32s3:
       --config "configs/*="
       --copy-sdkconfig
       --preserve-all
-      --collect-size-info $SIZE_INFO_LOCATION
+      --collect-size-info size_info.txt
       --collect-app-info list_job_${CI_NODE_INDEX:-1}.json
       --parallel-count ${CI_NODE_TOTAL:-1}
       --parallel-index ${CI_NODE_INDEX:-1}
@@ -344,47 +426,6 @@ build_esp_idf_tests_cmake_esp32c3:
   variables:
     IDF_TARGET: esp32c3
 
-.build_cmake_template:
-  extends:
-    - .build_template
-    - .before_script_build_jobs
-  dependencies: # set dependencies to null to avoid missing artifacts issue
-  needs:
-    - job: fast_template_app
-      artifacts: false
-  variables:
-    LDGEN_CHECK_MAPPING: 1
-  artifacts:
-    paths:
-      - "**/build*/size.json"
-      - "**/build*/build_log.txt"
-      - "**/build*/*.bin"
-      - "**/build*/*.elf"
-      - "**/build*/*.map"
-      - "**/build*/flasher_args.json"
-      - "**/build*/flash_project_args"
-      - "**/build*/config/sdkconfig.json"
-      - "**/build*/sdkconfig"
-      - "**/build*/bootloader/*.bin"
-      - "**/build*/partition_table/*.bin"
-      - list_job_*.json
-      - $SIZE_INFO_LOCATION
-    when: always
-    expire_in: 4 days
-  script:
-    # CI specific options start from "--collect-size-info xxx". could ignore when running locally
-    - run_cmd python tools/ci/ci_build_apps.py $TEST_DIR -v
-      -t $IDF_TARGET
-      --copy-sdkconfig
-      --collect-size-info $SIZE_INFO_LOCATION
-      --collect-app-info list_job_${CI_NODE_INDEX:-1}.json
-      --parallel-count ${CI_NODE_TOTAL:-1}
-      --parallel-index ${CI_NODE_INDEX:-1}
-      --extra-preserve-dirs
-        examples/bluetooth/esp_ble_mesh/ble_mesh_console
-        examples/bluetooth/hci/controller_hci_uart_esp32
-        examples/wifi/iperf
-
 build_examples_cmake_esp32:
   extends:
     - .build_cmake_template

From 2484e00a948c475e9dba3b0b10dc220679458762 Mon Sep 17 00:00:00 2001
From: Fu Hanxi <fuhanxi@espressif.com>
Date: Thu, 25 Aug 2022 10:00:50 +0800
Subject: [PATCH 266/665] ci: move LDGEN_CHECK_MAPPING to
 configure_ci_environment.sh

---
 .gitlab/ci/build.yml                 | 2 --
 tools/ci/configure_ci_environment.sh | 2 ++
 2 files changed, 2 insertions(+), 2 deletions(-)

diff --git a/.gitlab/ci/build.yml b/.gitlab/ci/build.yml
index cf6918d28f..01a0c2b63e 100644
--- a/.gitlab/ci/build.yml
+++ b/.gitlab/ci/build.yml
@@ -19,8 +19,6 @@
   needs:
     - job: fast_template_app
       artifacts: false
-  variables:
-    LDGEN_CHECK_MAPPING: 1
   artifacts:
     paths:
       - "**/build*/size.json"
diff --git a/tools/ci/configure_ci_environment.sh b/tools/ci/configure_ci_environment.sh
index 512f26e526..417663742f 100644
--- a/tools/ci/configure_ci_environment.sh
+++ b/tools/ci/configure_ci_environment.sh
@@ -44,3 +44,5 @@ if [ "${CI_CCACHE_DISABLE_SECONDARY}" != "1" ] && [ -n "${REDIS_CACHE}" ]; then
     export CCACHE_SECONDARY_STORAGE="redis://${REDIS_CACHE}"
     echo "INFO: Using CCACHE_SECONDARY_STORAGE=${CCACHE_SECONDARY_STORAGE}"
 fi
+
+export LDGEN_CHECK_MAPPING="1"

From 317f6bc02447472614d7e377317e45df03c7b712 Mon Sep 17 00:00:00 2001
From: Fu Hanxi <fuhanxi@espressif.com>
Date: Thu, 25 Aug 2022 10:42:15 +0800
Subject: [PATCH 267/665] esp_pm: fix esp32c2 no sleep_enable_memory_retention
 error

---
 components/esp_pm/linker.lf | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/components/esp_pm/linker.lf b/components/esp_pm/linker.lf
index 88489039eb..aa1fd12da9 100644
--- a/components/esp_pm/linker.lf
+++ b/components/esp_pm/linker.lf
@@ -21,8 +21,9 @@ entries:
         esp_clk:esp_rtc_get_time_us (noflash)
         if GPIO_ESP32_SUPPORT_SWITCH_SLP_PULL = y:
             sleep_gpio:gpio_sleep_mode_config_apply (noflash)
-        if IDF_TARGET_ESP32 = n && IDF_TARGET_ESP32S2 = n:
+        if SOC_PM_SUPPORT_CPU_PD = y || SOC_PM_SUPPORT_TAGMEM_PD = y:
             sleep_retention:sleep_enable_memory_retention (noflash)
+        if SOC_PM_SUPPORT_CPU_PD = y:
             sleep_retention:cpu_domain_pd_allowed (noflash)
 
 [mapping:esp_system_pm]

From 0d7f5b3d846dc4b9a8152b271de3a6fc49d78189 Mon Sep 17 00:00:00 2001
From: Fu Hanxi <fuhanxi@espressif.com>
Date: Mon, 29 Aug 2022 11:42:36 +0800
Subject: [PATCH 268/665] adc: skip linking static functions when not
 COMPILER_OPTIMIZATION_DEFAULT

---
 components/hal/linker.lf | 6 ++++--
 1 file changed, 4 insertions(+), 2 deletions(-)

diff --git a/components/hal/linker.lf b/components/hal/linker.lf
index 9b23d5a562..c8178e04eb 100644
--- a/components/hal/linker.lf
+++ b/components/hal/linker.lf
@@ -30,7 +30,8 @@ entries:
         lcd_hal: lcd_hal_cal_pclk_freq (noflash)
     if ADC_ONESHOT_CTRL_FUNC_IN_IRAM = y:
         adc_oneshot_hal (noflash)
-        adc_hal_common: get_controller (noflash)
+        if COMPILER_OPTIMIZATION_DEFAULT = y:
+            adc_hal_common: get_controller (noflash)
         adc_hal_common: adc_hal_set_controller (noflash)
         if SOC_ADC_ARBITER_SUPPORTED = y:
             adc_hal_common: adc_hal_arbiter_config (noflash)
@@ -40,7 +41,8 @@ entries:
     if ADC_CONTINUOUS_ISR_IRAM_SAFE = y:
         adc_hal: adc_hal_get_reading_result (noflash)
         adc_hal: adc_hal_digi_start (noflash)
-        adc_hal: adc_hal_digi_dma_link_descriptors (noflash)
+        if COMPILER_OPTIMIZATION_DEFAULT = y:
+            adc_hal: adc_hal_digi_dma_link_descriptors (noflash)
         adc_hal: adc_hal_digi_stop (noflash)
         if IDF_TARGET_ESP32 = y || IDF_TARGET_ESP32S2 = y:
             adc_hal: adc_hal_check_event (noflash)

From 62c6a1d8b79b30a90b4c6c35189fd7c4449a2aba Mon Sep 17 00:00:00 2001
From: Fu Hanxi <fuhanxi@espressif.com>
Date: Thu, 25 Aug 2022 10:34:12 +0800
Subject: [PATCH 269/665] ci: adjust build jobs parallel count

---
 .gitlab/ci/build.yml | 17 ++++++++++-------
 1 file changed, 10 insertions(+), 7 deletions(-)

diff --git a/.gitlab/ci/build.yml b/.gitlab/ci/build.yml
index 01a0c2b63e..12a6bffeb8 100644
--- a/.gitlab/ci/build.yml
+++ b/.gitlab/ci/build.yml
@@ -111,7 +111,7 @@ build_pytest_examples_esp32:
   extends:
     - .build_pytest_template
     - .rules:build:example_test-esp32
-  parallel: 3
+  parallel: 4
   variables:
     IDF_TARGET: esp32
     TEST_DIR: examples
@@ -129,7 +129,7 @@ build_pytest_examples_esp32s3:
   extends:
     - .build_pytest_template
     - .rules:build:example_test-esp32s3
-  parallel: 3
+  parallel: 4
   variables:
     IDF_TARGET: esp32s3
     TEST_DIR: examples
@@ -164,6 +164,7 @@ build_pytest_components_esp32s2:
   extends:
     - .build_pytest_template
     - .rules:build:component_ut-esp32s2
+  parallel: 2
   variables:
     IDF_TARGET: esp32s2
     TEST_DIR: components
@@ -172,6 +173,7 @@ build_pytest_components_esp32s3:
   extends:
     - .build_pytest_template
     - .rules:build:component_ut-esp32s3
+  parallel: 2
   variables:
     IDF_TARGET: esp32s3
     TEST_DIR: components
@@ -180,6 +182,7 @@ build_pytest_components_esp32c3:
   extends:
     - .build_pytest_template
     - .rules:build:component_ut-esp32c3
+  parallel: 2
   variables:
     IDF_TARGET: esp32c3
     TEST_DIR: components
@@ -428,7 +431,7 @@ build_examples_cmake_esp32:
   extends:
     - .build_cmake_template
     - .rules:build:example_test-esp32
-  parallel: 12
+  parallel: 9
   variables:
     IDF_TARGET: esp32
     TEST_DIR: examples
@@ -437,7 +440,7 @@ build_examples_cmake_esp32s2:
   extends:
     - .build_cmake_template
     - .rules:build:example_test-esp32s2
-  parallel: 8
+  parallel: 6
   variables:
     IDF_TARGET: esp32s2
     TEST_DIR: examples
@@ -446,7 +449,7 @@ build_examples_cmake_esp32s3:
   extends:
     - .build_cmake_template
     - .rules:build:example_test-esp32s3
-  parallel: 8
+  parallel: 7
   variables:
     IDF_TARGET: esp32s3
     TEST_DIR: examples
@@ -455,7 +458,7 @@ build_examples_cmake_esp32c2:
   extends:
     - .build_cmake_template
     - .rules:build:example_test-esp32c2
-  parallel: 8
+  parallel: 4
   variables:
     IDF_TARGET: esp32c2
     TEST_DIR: examples
@@ -464,7 +467,7 @@ build_examples_cmake_esp32c3:
   extends:
     - .build_cmake_template
     - .rules:build:example_test-esp32c3
-  parallel: 8
+  parallel: 6
   variables:
     IDF_TARGET: esp32c3
     TEST_DIR: examples

From 1ed5bf0bff8e2f4bd0d6cf632079daeb170cdda1 Mon Sep 17 00:00:00 2001
From: Fu Hanxi <fuhanxi@espressif.com>
Date: Fri, 26 Aug 2022 12:24:27 +0800
Subject: [PATCH 270/665] test: remove elf sha256 check from pytest_blink to
 qemu test

not upload elf file
---
 examples/get-started/blink/pytest_blink.py    | 20 -------------
 .../hello_world/pytest_hello_world.py         | 28 +++++++++++++++++--
 2 files changed, 26 insertions(+), 22 deletions(-)

diff --git a/examples/get-started/blink/pytest_blink.py b/examples/get-started/blink/pytest_blink.py
index 47d3aaccbd..b7ea802c3b 100644
--- a/examples/get-started/blink/pytest_blink.py
+++ b/examples/get-started/blink/pytest_blink.py
@@ -1,7 +1,6 @@
 # SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
 # SPDX-License-Identifier: CC0-1.0
 
-import hashlib
 import logging
 import os
 
@@ -9,21 +8,6 @@ import pytest
 from pytest_embedded_idf.dut import IdfDut
 
 
-def verify_elf_sha256_embedding(bin_path: str, sha256_reported: str) -> None:
-    elf_file = os.path.join(bin_path, 'blink.elf')
-    sha256 = hashlib.sha256()
-    with open(elf_file, 'rb') as f:
-        sha256.update(f.read())
-    sha256_expected = sha256.hexdigest()
-
-    logging.info(f'ELF file SHA256: {sha256_expected}')
-    logging.info(f'ELF file SHA256 (reported by the app): {sha256_reported}')
-
-    # the app reports only the first several hex characters of the SHA256, check that they match
-    if not sha256_expected.startswith(sha256_reported):
-        raise ValueError('ELF file SHA256 mismatch')
-
-
 @pytest.mark.supported_targets
 @pytest.mark.generic
 def test_blink(dut: IdfDut) -> None:
@@ -31,7 +15,3 @@ def test_blink(dut: IdfDut) -> None:
     binary_file = os.path.join(dut.app.binary_path, 'blink.bin')
     bin_size = os.path.getsize(binary_file)
     logging.info('blink_bin_size : {}KB'.format(bin_size // 1024))
-
-    sha256_reported = dut.expect(r'ELF file SHA256:\s+([a-f0-9]+)').group(1).decode('utf-8')
-
-    verify_elf_sha256_embedding(dut.app.binary_path, sha256_reported)
diff --git a/examples/get-started/hello_world/pytest_hello_world.py b/examples/get-started/hello_world/pytest_hello_world.py
index 3cb161c774..7a55984ab1 100644
--- a/examples/get-started/hello_world/pytest_hello_world.py
+++ b/examples/get-started/hello_world/pytest_hello_world.py
@@ -1,22 +1,46 @@
 # SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
 # SPDX-License-Identifier: CC0-1.0
 
+import hashlib
+import logging
 from typing import Callable
 
 import pytest
 from pytest_embedded_idf.dut import IdfDut
+from pytest_embedded_qemu.app import QemuApp
 from pytest_embedded_qemu.dut import QemuDut
 
 
 @pytest.mark.supported_targets
 @pytest.mark.generic
-def test_hello_world(dut: IdfDut, log_minimum_free_heap_size: Callable[..., None]) -> None:
+def test_hello_world(
+    dut: IdfDut, log_minimum_free_heap_size: Callable[..., None]
+) -> None:
     dut.expect('Hello world!')
     log_minimum_free_heap_size()
 
 
+def verify_elf_sha256_embedding(app: QemuApp, sha256_reported: str) -> None:
+    sha256 = hashlib.sha256()
+    with open(app.elf_file, 'rb') as f:
+        sha256.update(f.read())
+    sha256_expected = sha256.hexdigest()
+
+    logging.info(f'ELF file SHA256: {sha256_expected}')
+    logging.info(f'ELF file SHA256 (reported by the app): {sha256_reported}')
+
+    # the app reports only the first several hex characters of the SHA256, check that they match
+    if not sha256_expected.startswith(sha256_reported):
+        raise ValueError('ELF file SHA256 mismatch')
+
+
 @pytest.mark.esp32  # we only support qemu on esp32 for now
 @pytest.mark.host_test
 @pytest.mark.qemu
-def test_hello_world_host(dut: QemuDut) -> None:
+def test_hello_world_host(app: QemuApp, dut: QemuDut) -> None:
+    sha256_reported = (
+        dut.expect(r'ELF file SHA256:\s+([a-f0-9]+)').group(1).decode('utf-8')
+    )
+    verify_elf_sha256_embedding(app, sha256_reported)
+
     dut.expect('Hello world!')

From 1ffa222c239c9e4581eae21c130a6ab99c917a68 Mon Sep 17 00:00:00 2001
From: Fu Hanxi <fuhanxi@espressif.com>
Date: Thu, 25 Aug 2022 10:56:14 +0800
Subject: [PATCH 271/665] ci: fix check_test_scripts_build_test_rules not
 install pytest error

---
 .gitlab/ci/pre_check.yml | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/.gitlab/ci/pre_check.yml b/.gitlab/ci/pre_check.yml
index dd0180d60f..1c0cfa1c1d 100644
--- a/.gitlab/ci/pre_check.yml
+++ b/.gitlab/ci/pre_check.yml
@@ -163,4 +163,6 @@ check_test_scripts_build_test_rules:
     - .pre_check_template
     - .before_script_build_jobs
   script:
+    # required pytest related packages
+    - run_cmd bash install.sh --enable-pytest
     - python tools/ci/check_build_test_rules.py check-test-scripts examples/ tools/test_apps components

From d6c33705350c526feef7dd4aa0733c615aa3e4da Mon Sep 17 00:00:00 2001
From: Fu Hanxi <fuhanxi@espressif.com>
Date: Fri, 26 Aug 2022 17:04:59 +0800
Subject: [PATCH 272/665] ci: build apps only on shiny server

---
 .gitlab/ci/build.yml | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/.gitlab/ci/build.yml b/.gitlab/ci/build.yml
index 12a6bffeb8..990b1495f0 100644
--- a/.gitlab/ci/build.yml
+++ b/.gitlab/ci/build.yml
@@ -19,6 +19,10 @@
   needs:
     - job: fast_template_app
       artifacts: false
+  tags:
+    - build
+    # build only on shiny servers since shiny storage server is at the same location
+    - shiny
   artifacts:
     paths:
       - "**/build*/size.json"

From 41cffbb2f229bb4c1b2d03d0813e4be1f9931e92 Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Mon, 1 Aug 2022 20:18:28 +0200
Subject: [PATCH 273/665] cmake: enable CMAKE_COLOR_DIAGNOSTICS by default

Related to https://github.com/espressif/esp-idf/issues/4162

Setting this option informs CMake that it should pass
-fcolor-diagnostics flag to the compiler.

(Colorized build system output, like from GNU Make, is produced even
without this flag.)

Note that if the build is done using Ninja and the build output is
redirected (not a TTY), Ninja will still strip the escape codes from
the output. For the case of idf.py, this is handled in the next
commit.
---
 tools/cmake/project.cmake | 6 ++++++
 1 file changed, 6 insertions(+)

diff --git a/tools/cmake/project.cmake b/tools/cmake/project.cmake
index b098926bc0..99230900ee 100644
--- a/tools/cmake/project.cmake
+++ b/tools/cmake/project.cmake
@@ -344,6 +344,12 @@ macro(project project_name)
     # Generate compile_commands.json (needs to come after project call).
     set(CMAKE_EXPORT_COMPILE_COMMANDS ON)
 
+    # If CMAKE_COLOR_DIAGNOSTICS not set in project CMakeLists.txt or in the environment,
+    # enable it by default.
+    if(NOT DEFINED CMAKE_COLOR_DIAGNOSTICS AND NOT DEFINED ENV{CMAKE_COLOR_DIAGNOSTICS})
+        set(CMAKE_COLOR_DIAGNOSTICS ON)
+    endif()
+
     # Since components can import third-party libraries, the original definition of project() should be restored
     # before the call to add components to the build.
     function(project)

From 12abe1f3163f55cd41594469629a463a2abe580a Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Mon, 1 Aug 2022 20:24:02 +0200
Subject: [PATCH 274/665] tools: idf.py: enable CLICOLOR_FORCE for interactive
 builds

If stdout is a TTY (meaning that the output is not redirected), tell
the build tool (GNU Make or Ninja) to enable colorized output.

GNU Make and Ninja also check if their stdout is redirected and
strip color escape sequences in that case. CLICOLOR_FORCE environment
variable overrides this behavior.

With this change, if the compiler was launched with the
-fcolor-diagnostics flag and idf.py output is not redirected, the
final output in the terminal will be colorized.

(-fcolor-diagnostics is handled at CMake level by the previous commit)
---
 tools/idf_py_actions/constants.py | 6 +-----
 tools/idf_py_actions/tools.py     | 8 +++++++-
 2 files changed, 8 insertions(+), 6 deletions(-)

diff --git a/tools/idf_py_actions/constants.py b/tools/idf_py_actions/constants.py
index 18ebe3e7c2..19e9e99587 100644
--- a/tools/idf_py_actions/constants.py
+++ b/tools/idf_py_actions/constants.py
@@ -12,7 +12,6 @@ GENERATORS: Dict[str, Union[str, Dict, list]] = collections.OrderedDict([
     # - dry_run: command to run in dry run mode
     # - verbose_flag: verbose flag
     # - force_progression: one liner status of the progress
-    # - envvar: environment variables
     ('Ninja', {
         'command': ['ninja'],
         'version': ['ninja', '--version'],
@@ -20,7 +19,6 @@ GENERATORS: Dict[str, Union[str, Dict, list]] = collections.OrderedDict([
         'verbose_flag': '-v',
         # as opposed to printing the status updates each in a in new line
         'force_progression': True,
-        'envvar': {}
     }),
 ])
 
@@ -30,9 +28,7 @@ if os.name != 'nt':
                                     'version': [MAKE_CMD, '--version'],
                                     'dry_run': [MAKE_CMD, '-n'],
                                     'verbose_flag': 'VERBOSE=1',
-                                    'force_progression': False,
-                                    # CLICOLOR_FORCE if set forcing make to print ANSI escape sequence
-                                    'envvar': {'CLICOLOR_FORCE': '1'}}
+                                    'force_progression': False}
 
 URL_TO_DOC = 'https://docs.espressif.com/projects/esp-idf'
 
diff --git a/tools/idf_py_actions/tools.py b/tools/idf_py_actions/tools.py
index 14fddffeb9..f211d53839 100644
--- a/tools/idf_py_actions/tools.py
+++ b/tools/idf_py_actions/tools.py
@@ -300,11 +300,17 @@ def run_target(target_name: str, args: 'PropertyDict', env: Optional[Dict]=None,
         env = {}
 
     generator_cmd = GENERATORS[args.generator]['command']
-    env.update(GENERATORS[args.generator]['envvar'])
 
     if args.verbose:
         generator_cmd += [GENERATORS[args.generator]['verbose_flag']]
 
+    # By default, GNU Make and Ninja strip away color escape sequences when they see that their stdout is redirected.
+    # If idf.py's stdout is not redirected, the final output is a TTY, so we can tell Make/Ninja to disable stripping
+    # of color escape sequences. (Requires Ninja v1.9.0 or later.)
+    if sys.stdout.isatty():
+        if 'CLICOLOR_FORCE' not in env:
+            env['CLICOLOR_FORCE'] = '1'
+
     RunTool(generator_cmd[0], generator_cmd + [target_name], args.build_dir, env, custom_error_handler, hints=not args.no_hints,
             force_progression=force_progression, interactive=interactive)()
 

From 712743d777968c4a24a27490da633c74a5194c1b Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Mon, 1 Aug 2022 20:33:17 +0200
Subject: [PATCH 275/665] idf.py: ensure that build log is always sanitized
 from color sequences

The actual output from the build tool (CMake/Ninja) may or may not
contain color escape codes, depending on various factors. The output
written to the log file should never include color escape codes,
though. This is because color escape codes in files are usually not
rendered as "color" in editors, and complicate reading. Also escape
codes would break the regular expressions used to display hints for
compilation errors.
---
 tools/idf_py_actions/tools.py | 17 +++++++++--------
 1 file changed, 9 insertions(+), 8 deletions(-)

diff --git a/tools/idf_py_actions/tools.py b/tools/idf_py_actions/tools.py
index f211d53839..81b5b2706b 100644
--- a/tools/idf_py_actions/tools.py
+++ b/tools/idf_py_actions/tools.py
@@ -233,12 +233,6 @@ class RunTool:
             ansi_escape = re.compile(r'\x1B(?:[@-Z\\-_]|\[[0-?]*[ -/]*[@-~])')
             return ansi_escape.sub('', text)
 
-        def prepare_for_print(out: str) -> str:
-            if not output_stream.isatty():
-                # delete escape sequence if we printing in environments where ANSI coloring is disabled
-                return delete_ansi_escape(out)
-            return out
-
         def print_progression(output: str) -> None:
             # Print a new line on top of the previous line
             sys.stdout.write('\x1b[K')
@@ -275,8 +269,15 @@ class RunTool:
                         output = await read_stream()
                     if not output:
                         break
-                    output = prepare_for_print(output)
-                    output_file.write(output)
+                    output_noescape = delete_ansi_escape(output)
+                    # Always remove escape sequences when writing the build log.
+                    output_file.write(output_noescape)
+                    # If idf.py output is redirected and the output stream is not a TTY,
+                    # strip the escape sequences as well.
+                    # (There shouldn't be any, but just in case.)
+                    if not output_stream.isatty():
+                        output = output_noescape
+
                     if self.force_progression and output[0] == '[' and '-v' not in self.args and output_stream.isatty():
                         # print output in progression way but only the progression related (that started with '[') and if verbose flag is not set
                         print_progression(output)

From 990681764e799b9369cc54b4fcc3e2432ac30171 Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Tue, 9 Aug 2022 02:37:59 +0200
Subject: [PATCH 276/665] tools: cmake: upgrade from 3.23.1 to 3.24.0

---
 tools/tools.json | 49 ++++++++++++++++++++++--------------------------
 1 file changed, 22 insertions(+), 27 deletions(-)

diff --git a/tools/tools.json b/tools/tools.json
index d09e32b07b..1ef44362c3 100644
--- a/tools/tools.json
+++ b/tools/tools.json
@@ -689,47 +689,42 @@
       "version_regex": "cmake version ([0-9.]+)",
       "versions": [
         {
-          "linux-amd64": {
-            "sha256": "f3c654b2e226b9d43369e0bd8487c51618d4dbe5a1af929dd32af7e6ca432d60",
-            "size": 45998644,
-            "url": "https://github.com/Kitware/CMake/releases/download/v3.23.1/cmake-3.23.1-linux-x86_64.tar.gz"
-          },
           "linux-arm64": {
-            "sha256": "74062efddeb935bce3d33694a4db534cef9a650f77a9a153a9f217d9dc385c75",
-            "size": 47458032,
-            "url": "https://github.com/Kitware/CMake/releases/download/v3.23.1/cmake-3.23.1-linux-aarch64.tar.gz"
+            "sha256": "50c3b8e9d3a3cde850dd1ea143df9d1ae546cbc5e74dc6d223eefc1979189651",
+            "size": 48478082,
+            "url": "https://github.com/Kitware/CMake/releases/download/v3.24.0/cmake-3.24.0-linux-aarch64.tar.gz"
           },
           "linux-armel": {
-            "sha256": "aa6079237e16cc3b389479b2f7279d07e57f6aedad520e2b3014ef97fb906466",
-            "size": 19330381,
-            "url": "https://dl.espressif.com/dl/cmake/cmake-3.23.1-Linux-armv7l.tar.gz"
+            "sha256": "7dc787ef968dfef92491a4f191b8739ff70f8a649608b811c7a737b52481beb0",
+            "size": 19811327,
+            "url": "https://dl.espressif.com/dl/cmake/cmake-3.24.0-Linux-armv7l.tar.gz"
           },
           "linux-armhf": {
-            "sha256": "aa6079237e16cc3b389479b2f7279d07e57f6aedad520e2b3014ef97fb906466",
-            "size": 19330381,
-            "url": "https://dl.espressif.com/dl/cmake/cmake-3.23.1-Linux-armv7l.tar.gz"
+            "sha256": "7dc787ef968dfef92491a4f191b8739ff70f8a649608b811c7a737b52481beb0",
+            "size": 19811327,
+            "url": "https://dl.espressif.com/dl/cmake/cmake-3.24.0-Linux-armv7l.tar.gz"
           },
           "macos": {
-            "sha256": "f794ed92ccb4e9b6619a77328f313497d7decf8fb7e047ba35a348b838e0e1e2",
-            "size": 70988516,
-            "url": "https://github.com/Kitware/CMake/releases/download/v3.23.1/cmake-3.23.1-macos-universal.tar.gz"
+            "sha256": "3e0cca74a56d9027dabb845a5a26e42ef8e8b33beb1655d6a724187a345145e4",
+            "size": 72801419,
+            "url": "https://github.com/Kitware/CMake/releases/download/v3.24.0/cmake-3.24.0-macos-universal.tar.gz"
           },
           "macos-arm64": {
-            "sha256": "f794ed92ccb4e9b6619a77328f313497d7decf8fb7e047ba35a348b838e0e1e2",
-            "size": 70988516,
-            "url": "https://github.com/Kitware/CMake/releases/download/v3.23.1/cmake-3.23.1-macos-universal.tar.gz"
+            "sha256": "3e0cca74a56d9027dabb845a5a26e42ef8e8b33beb1655d6a724187a345145e4",
+            "size": 72801419,
+            "url": "https://github.com/Kitware/CMake/releases/download/v3.24.0/cmake-3.24.0-macos-universal.tar.gz"
           },
-          "name": "3.23.1",
+          "name": "3.24.0",
           "status": "recommended",
           "win32": {
-            "sha256": "9b509cc4eb7191dc128cfa3f2170036f9cbc7d9d5f93ff7fafc5b2d77b3b40dc",
-            "size": 39070972,
-            "url": "https://github.com/Kitware/CMake/releases/download/v3.23.1/cmake-3.23.1-windows-x86_64.zip"
+            "sha256": "b1ad8c2dbf0778e3efcc9fd61cd4a962e5c1af40aabdebee3d5074bcff2e103c",
+            "size": 40212531,
+            "url": "https://github.com/Kitware/CMake/releases/download/v3.24.0/cmake-3.24.0-windows-x86_64.zip"
           },
           "win64": {
-            "sha256": "9b509cc4eb7191dc128cfa3f2170036f9cbc7d9d5f93ff7fafc5b2d77b3b40dc",
-            "size": 39070972,
-            "url": "https://github.com/Kitware/CMake/releases/download/v3.23.1/cmake-3.23.1-windows-x86_64.zip"
+            "sha256": "b1ad8c2dbf0778e3efcc9fd61cd4a962e5c1af40aabdebee3d5074bcff2e103c",
+            "size": 40212531,
+            "url": "https://github.com/Kitware/CMake/releases/download/v3.24.0/cmake-3.24.0-windows-x86_64.zip"
           }
         },
         {

From 0de699532dcd9bc41b681fc1ce26602611ee6290 Mon Sep 17 00:00:00 2001
From: Cao Sen Miao <caosenmiao@espressif.com>
Date: Mon, 29 Aug 2022 17:23:51 +0800
Subject: [PATCH 277/665] bootloader_flash: Some bootloader flash functions are
 not put in IRAM

---
 .../bootloader_flash/src/flash_qio_mode.c     | 21 ++++++++++---------
 1 file changed, 11 insertions(+), 10 deletions(-)

diff --git a/components/bootloader_support/bootloader_flash/src/flash_qio_mode.c b/components/bootloader_support/bootloader_flash/src/flash_qio_mode.c
index 982bd2ddf1..59dfcfc0ef 100644
--- a/components/bootloader_support/bootloader_flash/src/flash_qio_mode.c
+++ b/components/bootloader_support/bootloader_flash/src/flash_qio_mode.c
@@ -11,6 +11,7 @@
 #include "bootloader_flash_priv.h"
 #include "esp_log.h"
 #include "esp_err.h"
+#include "esp_attr.h"
 #include "esp_rom_spiflash.h"
 #include "esp_rom_efuse.h"
 #include "flash_qio_mode.h"
@@ -159,47 +160,47 @@ static esp_err_t enable_qio_mode(bootloader_flash_read_status_fn_t read_status_f
     return ESP_OK;
 }
 
-unsigned bootloader_read_status_8b_rdsr(void)
+IRAM_ATTR unsigned bootloader_read_status_8b_rdsr(void)
 {
     return bootloader_execute_flash_command(CMD_RDSR, 0, 0, 8);
 }
 
-unsigned bootloader_read_status_8b_rdsr2(void)
+IRAM_ATTR unsigned bootloader_read_status_8b_rdsr2(void)
 {
     return bootloader_execute_flash_command(CMD_RDSR2, 0, 0, 8);
 }
 
-unsigned bootloader_read_status_8b_rdsr3(void)
+IRAM_ATTR unsigned bootloader_read_status_8b_rdsr3(void)
 {
     return bootloader_execute_flash_command(CMD_RDSR3, 0, 0, 8);
 }
 
-unsigned bootloader_read_status_16b_rdsr_rdsr2(void)
+IRAM_ATTR unsigned bootloader_read_status_16b_rdsr_rdsr2(void)
 {
     return bootloader_execute_flash_command(CMD_RDSR, 0, 0, 8) | (bootloader_execute_flash_command(CMD_RDSR2, 0, 0, 8) << 8);
 }
 
-void bootloader_write_status_8b_wrsr(unsigned new_status)
+IRAM_ATTR void bootloader_write_status_8b_wrsr(unsigned new_status)
 {
     bootloader_execute_flash_command(CMD_WRSR, new_status, 8, 0);
 }
 
-void bootloader_write_status_8b_wrsr2(unsigned new_status)
+IRAM_ATTR void bootloader_write_status_8b_wrsr2(unsigned new_status)
 {
     bootloader_execute_flash_command(CMD_WRSR2, new_status, 8, 0);
 }
 
-void bootloader_write_status_8b_wrsr3(unsigned new_status)
+IRAM_ATTR void bootloader_write_status_8b_wrsr3(unsigned new_status)
 {
     bootloader_execute_flash_command(CMD_WRSR3, new_status, 8, 0);
 }
 
-void bootloader_write_status_16b_wrsr(unsigned new_status)
+IRAM_ATTR void bootloader_write_status_16b_wrsr(unsigned new_status)
 {
     bootloader_execute_flash_command(CMD_WRSR, new_status, 16, 0);
 }
 
-unsigned bootloader_read_status_8b_xmc25qu64a(void)
+IRAM_ATTR unsigned bootloader_read_status_8b_xmc25qu64a(void)
 {
     bootloader_execute_flash_command(CMD_OTPEN, 0, 0, 0);  /* Enter OTP mode */
     esp_rom_spiflash_wait_idle(&g_rom_flashchip);
@@ -208,7 +209,7 @@ unsigned bootloader_read_status_8b_xmc25qu64a(void)
     return read_status;
 }
 
-void bootloader_write_status_8b_xmc25qu64a(unsigned new_status)
+IRAM_ATTR void bootloader_write_status_8b_xmc25qu64a(unsigned new_status)
 {
     bootloader_execute_flash_command(CMD_OTPEN, 0, 0, 0);  /* Enter OTP mode */
     esp_rom_spiflash_wait_idle(&g_rom_flashchip);

From b8fc63d6582d9306c794a7faa36f1b038471fcad Mon Sep 17 00:00:00 2001
From: Isha Pardikar <isha.pardikar@espressif.com>
Date: Mon, 29 Aug 2022 11:57:11 +0530
Subject: [PATCH 278/665] wifi_provisioning: Fixed prov_ctx_lock of deinit
 provisioning manager

---
 components/wifi_provisioning/src/manager.c | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/components/wifi_provisioning/src/manager.c b/components/wifi_provisioning/src/manager.c
index d75aa60325..aa8caab054 100644
--- a/components/wifi_provisioning/src/manager.c
+++ b/components/wifi_provisioning/src/manager.c
@@ -1349,6 +1349,7 @@ void wifi_prov_mgr_deinit(void)
         ESP_LOGD(TAG, "Manager already de-initialized");
         RELEASE_LOCK(prov_ctx_lock);
         vSemaphoreDelete(prov_ctx_lock);
+        prov_ctx_lock = NULL;
         return;
     }
 
@@ -1401,6 +1402,7 @@ void wifi_prov_mgr_deinit(void)
     }
 
     vSemaphoreDelete(prov_ctx_lock);
+    prov_ctx_lock = NULL;
 }
 
 esp_err_t wifi_prov_mgr_start_provisioning(wifi_prov_security_t security, const void *wifi_prov_sec_params,

From 46886286c4be133d23b7729f1f2c91a152758104 Mon Sep 17 00:00:00 2001
From: Song Ruo Jing <songruojing@espressif.com>
Date: Mon, 29 Aug 2022 19:38:13 +0800
Subject: [PATCH 279/665] gpio: add a test case to test the ability of
 disabling USB D+ pin pull-up

---
 .../driver/test_apps/gpio/main/test_gpio.c    | 29 ++++++++++++++++---
 1 file changed, 25 insertions(+), 4 deletions(-)

diff --git a/components/driver/test_apps/gpio/main/test_gpio.c b/components/driver/test_apps/gpio/main/test_gpio.c
index 4b0d6e150e..4fcb33db07 100644
--- a/components/driver/test_apps/gpio/main/test_gpio.c
+++ b/components/driver/test_apps/gpio/main/test_gpio.c
@@ -622,8 +622,10 @@ TEST_CASE("GPIO_mode_test", "[gpio]")
     // Outputs high level: w/ pull up, then must read high level; w/ pull down, then must read low level
     gpio_set_level(TEST_GPIO_EXT_OUT_IO, 1);
     gpio_set_pull_mode(TEST_GPIO_EXT_OUT_IO, GPIO_PULLUP_ONLY);
+    vTaskDelay(100 / portTICK_PERIOD_MS);
     TEST_ASSERT_EQUAL_INT_MESSAGE(1, gpio_get_level(TEST_GPIO_EXT_IN_IO), "direction GPIO_MODE_OUTPUT_OD with GPIO_PULLUP_ONLY set error, it outputs low level");
     gpio_set_pull_mode(TEST_GPIO_EXT_OUT_IO, GPIO_PULLDOWN_ONLY);
+    vTaskDelay(100 / portTICK_PERIOD_MS);
     TEST_ASSERT_EQUAL_INT_MESSAGE(0, gpio_get_level(TEST_GPIO_EXT_IN_IO), "direction GPIO_MODE_OUTPUT_OD with GPIO_PULLDOWN_ONLY set error, it outputs high level");
     // Outputs low level: must read low level
     gpio_set_level(TEST_GPIO_EXT_OUT_IO, 0);
@@ -638,10 +640,12 @@ TEST_CASE("GPIO_mode_test", "[gpio]")
 #endif
     // Outputs high level: w/ pull up, then must read high level; w/ pull down, then must read low level
     gpio_set_level(TEST_GPIO_EXT_OUT_IO, 1);
-    gpio_set_pull_mode(TEST_GPIO_EXT_OUT_IO, GPIO_PULLUP_ONLY);
-    TEST_ASSERT_EQUAL_INT_MESSAGE(1, gpio_get_level(TEST_GPIO_EXT_IN_IO), "direction GPIO_MODE_INPUT_OUTPUT_OD with GPIO_PULLUP_ONLY set error, it outputs low level");
     gpio_set_pull_mode(TEST_GPIO_EXT_OUT_IO, GPIO_PULLDOWN_ONLY);
+    vTaskDelay(100 / portTICK_PERIOD_MS);
     TEST_ASSERT_EQUAL_INT_MESSAGE(0, gpio_get_level(TEST_GPIO_EXT_IN_IO), "direction GPIO_MODE_INPUT_OUTPUT_OD with GPIO_PULLDOWN_ONLY set error, it outputs high level");
+    gpio_set_pull_mode(TEST_GPIO_EXT_OUT_IO, GPIO_PULLUP_ONLY);
+    vTaskDelay(100 / portTICK_PERIOD_MS);
+    TEST_ASSERT_EQUAL_INT_MESSAGE(1, gpio_get_level(TEST_GPIO_EXT_IN_IO), "direction GPIO_MODE_INPUT_OUTPUT_OD with GPIO_PULLUP_ONLY set error, it outputs low level");
     // Outputs low level: must read low level
     gpio_set_level(TEST_GPIO_EXT_OUT_IO, 0);
     gpio_set_pull_mode(TEST_GPIO_EXT_OUT_IO, GPIO_FLOATING);
@@ -790,7 +794,7 @@ TEST_CASE_CI_IGNORE("GPIO_drive_capability_test", "[gpio]")
 #if SOC_USB_SERIAL_JTAG_SUPPORTED
 TEST_CASE("GPIO_input_and_output_of_USB_pins_test", "[gpio]")
 {
-    const int test_pins[] = {USB_DM_GPIO_NUM, USB_DM_GPIO_NUM};
+    const int test_pins[] = {USB_DP_GPIO_NUM, USB_DM_GPIO_NUM};
     gpio_config_t io_conf = {
         .intr_type = GPIO_INTR_DISABLE,
         .mode = GPIO_MODE_INPUT_OUTPUT,
@@ -804,8 +808,8 @@ TEST_CASE("GPIO_input_and_output_of_USB_pins_test", "[gpio]")
         int pin = test_pins[i];
         // test pin
         gpio_set_level(pin, 0);
-        // tested voltage is around 0v
         esp_rom_delay_us(10);
+        // tested voltage is around 0v
         TEST_ASSERT_EQUAL_INT_MESSAGE(0, gpio_get_level(pin), "get level error! the level should be low!");
         gpio_set_level(pin, 1);
         esp_rom_delay_us(10);
@@ -821,6 +825,23 @@ TEST_CASE("GPIO_input_and_output_of_USB_pins_test", "[gpio]")
         TEST_ASSERT_EQUAL_INT_MESSAGE(1, gpio_get_level(pin), "get level error! the level should be high!");
     }
 }
+
+TEST_CASE("GPIO_USB_DP_pin_pullup_disable_test", "[gpio]")
+{
+    // This test ensures the USB D+ pin pull-up can be disabled
+    // The pull-up value of the D+ pin is controlled by the pin's pull-up value together with the USB pull-up value.
+    // If any one of the pull-up value is 1, the pin’s pull-up resistor will be enabled.
+    // USB D+ pull-up value is default to 1 (USB_SERIAL_JTAG_DP_PULLUP)
+    // Therefore, when D+ pin's pull-up value is set to 0, it will also clear USB D+ pull-up value to allow
+    // its full functionality as a normal gpio pin
+    gpio_config_t input_io = test_init_io(USB_DP_GPIO_NUM);
+    input_io.mode = GPIO_MODE_INPUT;
+    input_io.pull_up_en = 0;
+    input_io.pull_down_en = 1;
+    gpio_config(&input_io);
+
+    TEST_ASSERT_EQUAL_INT(0, gpio_get_level(USB_DP_GPIO_NUM));
+}
 #endif //SOC_USB_SERIAL_JTAG_SUPPORTED
 
 // Ignored in CI because it needs manually connect TEST_GPIO_INPUT_LEVEL_LOW_PIN to 3.3v to wake up from light sleep

From 8b8d525a6cf27af0389dc1e7d54bb00eb7a44e09 Mon Sep 17 00:00:00 2001
From: Mahavir Jain <mahavir@espressif.com>
Date: Mon, 29 Aug 2022 22:15:11 +0530
Subject: [PATCH 280/665] vfs: use recommended `esp_cpu_dbgr_is_attached` API

This fixes deprecation warning with earlier API
`cpu_hal_is_debugger_attached`.
---
 components/vfs/vfs_semihost.c | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)

diff --git a/components/vfs/vfs_semihost.c b/components/vfs/vfs_semihost.c
index de86e8a2f4..b61397ff6e 100644
--- a/components/vfs/vfs_semihost.c
+++ b/components/vfs/vfs_semihost.c
@@ -310,7 +310,7 @@ static int vfs_semihost_unlink(void* ctx, const char *restrict path)
 
 static DIR* vfs_semihost_opendir(void* ctx, const char *restrict path)
 {
-    if (!cpu_hal_is_debugger_attached()) {
+    if (!esp_cpu_dbgr_is_attached()) {
         return NULL;
     }
 
@@ -391,7 +391,7 @@ static int vfs_semihost_readdir_r(void* ctx, DIR* dirp, struct dirent* entry, st
 
 static struct dirent* vfs_semihost_readdir(void* ctx, DIR* dirp)
 {
-    if (!cpu_hal_is_debugger_attached()) {
+    if (!esp_cpu_dbgr_is_attached()) {
         return NULL;
     }
 
@@ -408,7 +408,7 @@ static struct dirent* vfs_semihost_readdir(void* ctx, DIR* dirp)
 
 static void vfs_semihost_seekdir(void* ctx, DIR* pdir, long offset)
 {
-    if (!cpu_hal_is_debugger_attached()) {
+    if (!esp_cpu_dbgr_is_attached()) {
         return;
     }
 

From 2c5b62f10e650d14061f08d54d9c108722cc14d3 Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Tue, 30 Aug 2022 01:01:32 +0200
Subject: [PATCH 281/665] tools: idf.py: use actual sys.stdout instead of the
 memoized one

This fixes the issue with build output not being colorized on Windows,
while the hints messages are colorized.

The issue occurred because sys.stdout and sys.stderr get overridden
by colorama.init() at runtime, but the default argument
output_stream=sys.stdout holds the reference to the"original"
sys.stdout.

colorama.init() (which, by the way, gets called via a curious chain
of imports, via idf_component_tools.manifest and tqdm package)
overrides standard streams, on Windows only. The overridden streams
contain logic to convert ANSI color codes into Windows Console API
calls to colorize the text.

Since read_and_write_stream function used the default value of
output_stream evaluated at module loading time, it was using the
original sys.stdout, not the one overridden by colorama.

One extra note is that while this does fix the coloring issue, the
solution is a bit fragile, as it relies on one of the following
(on Windows):
- colorama.init() is called (this can change if idf-component-manager
  stops importing tqdm)
- Sufficiently new version of Windows 10 is used, and ANSI color codes
  support is enabled in the Registry.
---
 tools/idf_py_actions/tools.py | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/tools/idf_py_actions/tools.py b/tools/idf_py_actions/tools.py
index 81b5b2706b..8822befae8 100644
--- a/tools/idf_py_actions/tools.py
+++ b/tools/idf_py_actions/tools.py
@@ -222,12 +222,12 @@ class RunTool:
         if p.stderr and p.stdout:  # it only to avoid None type in p.std
             await asyncio.gather(
                 self.read_and_write_stream(p.stderr, stderr_output_file, sys.stderr),
-                self.read_and_write_stream(p.stdout, stdout_output_file))
+                self.read_and_write_stream(p.stdout, stdout_output_file, sys.stdout))
         await p.wait()  # added for avoiding None returncode
         return p, stderr_output_file, stdout_output_file
 
     async def read_and_write_stream(self, input_stream: asyncio.StreamReader, output_filename: str,
-                                    output_stream: TextIO=sys.stdout) -> None:
+                                    output_stream: TextIO) -> None:
         """read the output of the `input_stream` and then write it into `output_filename` and `output_stream`"""
         def delete_ansi_escape(text: str) -> str:
             ansi_escape = re.compile(r'\x1B(?:[@-Z\\-_]|\[[0-?]*[ -/]*[@-~])')

From 1a73374f8277c4c4e8fd87cfbcab19a766101dd4 Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Sun, 28 Aug 2022 13:47:12 +0200
Subject: [PATCH 282/665] ulp: move the expected ULP-FSM toolchain version from
 .mk to CMake

toolchain_ulp_version.mk is a remnant of the time when we had two
build systems, and CMake had to read the expected version from a
makefile.
---
 components/ulp/cmake/CMakeLists.txt     | 18 +++++++-----------
 components/ulp/toolchain_ulp_version.mk |  1 -
 2 files changed, 7 insertions(+), 12 deletions(-)
 delete mode 100644 components/ulp/toolchain_ulp_version.mk

diff --git a/components/ulp/cmake/CMakeLists.txt b/components/ulp/cmake/CMakeLists.txt
index db665973fe..732ae8e4a3 100644
--- a/components/ulp/cmake/CMakeLists.txt
+++ b/components/ulp/cmake/CMakeLists.txt
@@ -19,25 +19,21 @@ set(as_version ${CMAKE_MATCH_1})
 
 message(STATUS "Building ULP app ${ULP_APP_NAME}")
 
-if(ULP_COCPU_IS_RISCV)
-    set(ULP_LD_TEMPLATE ${IDF_PATH}/components/ulp/ld/ulp_riscv.ld)
-else()
+# Check the supported assembler version
+if(NOT ULP_COCPU_IS_RISCV)
     message(STATUS "ULP assembler version: ${as_version}")
-
-    # Check the supported assembler version
-    file(STRINGS ${IDF_PATH}/components/ulp/toolchain_ulp_version.mk version_file_contents)
-    string(REGEX MATCH
-        "SUPPORTED_ULP_ASSEMBLER_VERSION = (${version_pattern})"
-        as_supported_version
-        ${version_file_contents})
-    set(as_supported_version ${CMAKE_MATCH_1})
+    set(as_supported_version 2.28.51-esp-20191205)
 
     if(NOT as_version STREQUAL as_supported_version)
         message(WARNING "WARNING: ULP assembler version ${as_version} is not supported. Expected to see version: \
                         ${as_supported_version}. Please check ESP-IDF ULP setup instructions and update \
                         the toolchain, or proceed at your own risk.")
     endif()
+endif()
 
+if(ULP_COCPU_IS_RISCV)
+    set(ULP_LD_TEMPLATE ${IDF_PATH}/components/ulp/ld/ulp_riscv.ld)
+else()
     set(ULP_LD_TEMPLATE ${IDF_PATH}/components/ulp/ld/ulp_fsm.ld)
 endif()
 
diff --git a/components/ulp/toolchain_ulp_version.mk b/components/ulp/toolchain_ulp_version.mk
deleted file mode 100644
index d835600e43..0000000000
--- a/components/ulp/toolchain_ulp_version.mk
+++ /dev/null
@@ -1 +0,0 @@
-SUPPORTED_ULP_ASSEMBLER_VERSION = 2.28.51-esp-20191205

From 67bd7a300ae42cea8fd0ef15013b16d22dad97c1 Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Sun, 28 Aug 2022 13:55:49 +0200
Subject: [PATCH 283/665] ulp: cmake: add the target early, use target_*
 commands everywhere

Instead of collecting options in various variables, use CMake
commands like target_sources and target_link_options.
---
 components/ulp/cmake/CMakeLists.txt | 20 +++++++++-----------
 1 file changed, 9 insertions(+), 11 deletions(-)

diff --git a/components/ulp/cmake/CMakeLists.txt b/components/ulp/cmake/CMakeLists.txt
index 732ae8e4a3..a7ef815a46 100644
--- a/components/ulp/cmake/CMakeLists.txt
+++ b/components/ulp/cmake/CMakeLists.txt
@@ -2,6 +2,7 @@ cmake_minimum_required(VERSION 3.16)
 
 include(${IDF_PATH}/tools/cmake/utilities.cmake)
 project(${ULP_APP_NAME} ASM C)
+add_executable(${ULP_APP_NAME})
 
 option(ULP_COCPU_IS_RISCV "Use RISC-V based ULP" OFF)
 
@@ -49,7 +50,7 @@ list(APPEND ULP_PREPROCESSOR_ARGS ${component_includes})
 list(APPEND ULP_PREPROCESSOR_ARGS -I${COMPONENT_DIR})
 list(APPEND ULP_PREPROCESSOR_ARGS -I${sdkconfig_dir})
 
-include_directories(${COMPONENT_INCLUDES})
+target_include_directories(${ULP_APP_NAME} PRIVATE ${COMPONENT_INCLUDES})
 
 list(APPEND ULP_PREPROCESSOR_ARGS -D__ASSEMBLER__)
 
@@ -89,17 +90,16 @@ if(ULP_COCPU_IS_RISCV)
         set_source_files_properties(${noop} PROPERTIES NOOP_PROPERTY ${ULP_LD_SCRIPT})
     endforeach()
 
-    #creates the executable:
-    add_executable(${ULP_APP_NAME} ${ULP_S_SOURCES})
     set(DUMP_SYMBOL_ARGS -g)
     set(MAP_GEN_EXTRA_ARGS --riscv)
-    set(EXTRA_LINKER_ARGS "-nostartfiles")
-    list(APPEND EXTRA_LINKER_ARGS "-Wl,--gc-sections")
-    list(APPEND EXTRA_LINKER_ARGS "-Wl,-Map=\"${CMAKE_CURRENT_BINARY_DIR}/${ULP_APP_NAME}.map\"")
+    target_link_options(${ULP_APP_NAME} PRIVATE "-nostartfiles")
+    target_link_options(${ULP_APP_NAME} PRIVATE -Wl,--gc-sections)
+    target_link_options(${ULP_APP_NAME} PRIVATE -Wl,-Map=${CMAKE_CURRENT_BINARY_DIR}/${ULP_APP_NAME}.map)
+    target_sources(${ULP_APP_NAME} PRIVATE ${ULP_S_SOURCES})
     #Makes the csr utillies for riscv visible:
     target_include_directories(${ULP_APP_NAME} PRIVATE "${IDF_PATH}/components/ulp/ulp_riscv/ulp_core/include"
                                                        "${IDF_PATH}/components/ulp/ulp_riscv/shared/include")
-    target_link_libraries(${ULP_APP_NAME} "-T \"${IDF_PATH}/components/ulp/ld/${IDF_TARGET}.periperals.ld\"")
+    target_link_options(${ULP_APP_NAME} PRIVATE -T ${IDF_PATH}/components/ulp/ld/${IDF_TARGET}.periperals.ld)
     target_compile_definitions(${ULP_APP_NAME} PRIVATE IS_ULP_COCPU)
 
 else()
@@ -121,11 +121,10 @@ else()
         list(APPEND ULP_PS_SOURCES ${ulp_ps_output})
     endforeach()
 
-    # Create an executable
-    add_executable(${ULP_APP_NAME} ${ULP_PS_SOURCES})
     set(DUMP_SYMBOL_ARGS -g -f posix)
     set(MAP_GEN_EXTRA_ARGS .)
-    set(EXTRA_LINKER_ARGS "-Map=\"${CMAKE_CURRENT_BINARY_DIR}/${ULP_APP_NAME}.map\"")
+    target_link_options(${ULP_APP_NAME} PRIVATE -Map=${CMAKE_CURRENT_BINARY_DIR}/${ULP_APP_NAME}.map)
+    target_sources(${ULP_APP_NAME} PRIVATE ${ULP_PS_SOURCES})
 
 endif()
 
@@ -155,5 +154,4 @@ add_custom_target(build
                 WORKING_DIRECTORY ${CMAKE_CURRENT_BINARY_DIR})
 
 target_link_libraries(${ULP_APP_NAME} "-T\"${CMAKE_CURRENT_BINARY_DIR}/${ULP_LD_SCRIPT}\"")
-target_link_libraries(${ULP_APP_NAME} ${EXTRA_LINKER_ARGS})
 set_target_properties(${ULP_APP_NAME} PROPERTIES LINK_DEPENDS ${ULP_LD_SCRIPT})

From 4b03e233d03c462360e175fea42db77f85b71cee Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Sun, 28 Aug 2022 14:00:20 +0200
Subject: [PATCH 284/665] ulp: cmake: simplify the dependency on the generated
 LD script

* "dummy loop to force pre-processed linker file generation" seems to
  be unnecessary. It looks like the idea was copied from the
  dependency of ULP-FSM preprocessed source files on the LD script.
* Can use add_dependencies instead of
  set_target_properties(...LINK_DEPENDS...) which is more readable
* Use target_link_options instead of target_link_libraries, which is
  supported starting from CMake 3.13. Unlike target_link_libraries,
  it doesn't require manually quoting the pats.
---
 components/ulp/cmake/CMakeLists.txt | 41 +++++++++--------------------
 1 file changed, 13 insertions(+), 28 deletions(-)

diff --git a/components/ulp/cmake/CMakeLists.txt b/components/ulp/cmake/CMakeLists.txt
index a7ef815a46..adc9ae011c 100644
--- a/components/ulp/cmake/CMakeLists.txt
+++ b/components/ulp/cmake/CMakeLists.txt
@@ -32,12 +32,6 @@ if(NOT ULP_COCPU_IS_RISCV)
     endif()
 endif()
 
-if(ULP_COCPU_IS_RISCV)
-    set(ULP_LD_TEMPLATE ${IDF_PATH}/components/ulp/ld/ulp_riscv.ld)
-else()
-    set(ULP_LD_TEMPLATE ${IDF_PATH}/components/ulp/ld/ulp_fsm.ld)
-endif()
-
 
 set(ULP_MAP_GEN ${PYTHON} ${IDF_PATH}/components/ulp/esp32ulp_mapgen.py)
 get_filename_component(sdkconfig_dir ${SDKCONFIG_HEADER} DIRECTORY)
@@ -54,16 +48,23 @@ target_include_directories(${ULP_APP_NAME} PRIVATE ${COMPONENT_INCLUDES})
 
 list(APPEND ULP_PREPROCESSOR_ARGS -D__ASSEMBLER__)
 
-# Preprocess linker script, pre-linking
+# Pre-process the linker script
+if(ULP_COCPU_IS_RISCV)
+    set(ULP_LD_TEMPLATE ${IDF_PATH}/components/ulp/ld/ulp_riscv.ld)
+else()
+    set(ULP_LD_TEMPLATE ${IDF_PATH}/components/ulp/ld/ulp_fsm.ld)
+endif()
 get_filename_component(ULP_LD_SCRIPT ${ULP_LD_TEMPLATE} NAME)
 add_custom_command(OUTPUT ${ULP_LD_SCRIPT}
                    COMMAND ${CMAKE_C_COMPILER} -E -P -xc -o ${ULP_LD_SCRIPT} ${ULP_PREPROCESSOR_ARGS} ${ULP_LD_TEMPLATE}
                    WORKING_DIRECTORY ${CMAKE_CURRENT_BINARY_DIR}
-                   DEPENDS ${ULP_LD_TEMPLATE} ${SDKCONFIG_HEADER}
+                   MAIN_DEPENDENCY ${ULP_LD_TEMPLATE}
+                   DEPENDS ${SDKCONFIG_HEADER}
+                   COMMENT "Generating ${ULP_LD_SCRIPT} linker script..."
                    VERBATIM)
-add_custom_target(${ULP_APP_NAME}_ld_script
-                  DEPENDS ${ULP_LD_SCRIPT}
-                  WORKING_DIRECTORY ${CMAKE_CURRENT_BINARY_DIR})
+add_custom_target(ld_script DEPENDS ${ULP_LD_SCRIPT})
+add_dependencies(${ULP_APP_NAME} ld_script)
+target_link_options(${ULP_APP_NAME} PRIVATE SHELL:-T ${CMAKE_CURRENT_BINARY_DIR}/${ULP_LD_SCRIPT})
 
 # To avoid warning "Manually-specified variables were not used by the project"
 set(bypassWarning "${IDF_TARGET}")
@@ -77,19 +78,6 @@ if(ULP_COCPU_IS_RISCV)
         "${IDF_PATH}/components/ulp/ulp_riscv/ulp_core/ulp_riscv_print.c"
         "${IDF_PATH}/components/ulp/ulp_riscv/ulp_core/ulp_riscv_utils.c")
 
-    #dummy loop to force pre-processed linker file generation:
-    foreach(ulp_s_source ${ULP_S_SOURCES})
-        set(noop ${ulp_s_source})
-
-        add_custom_command(OUTPUT ${noop}
-            WORKING_DIRECTORY ${CMAKE_CURRENT_BINARY_DIR}
-            COMMAND cmake -E echo
-            DEPENDS ${ULP_LD_SCRIPT}
-            )
-
-        set_source_files_properties(${noop} PROPERTIES NOOP_PROPERTY ${ULP_LD_SCRIPT})
-    endforeach()
-
     set(DUMP_SYMBOL_ARGS -g)
     set(MAP_GEN_EXTRA_ARGS --riscv)
     target_link_options(${ULP_APP_NAME} PRIVATE "-nostartfiles")
@@ -112,7 +100,7 @@ else()
                            WORKING_DIRECTORY ${CMAKE_CURRENT_BINARY_DIR}
                            COMMAND ${CMAKE_C_COMPILER} -E -P -xc ${ULP_PREPROCESSOR_ARGS}
                            -o ${ulp_ps_output} ${ulp_s_source}
-                           DEPENDS ${ulp_s_source} ${ULP_LD_SCRIPT}
+                           DEPENDS ${ulp_s_source}
                            VERBATIM)
         # During assembly file compilation, output listing files as well.
         set_source_files_properties(${ulp_ps_output}
@@ -152,6 +140,3 @@ add_custom_target(build
                         ${CMAKE_CURRENT_BINARY_DIR}/${ULP_APP_NAME}.ld
                         ${CMAKE_CURRENT_BINARY_DIR}/${ULP_APP_NAME}.h
                 WORKING_DIRECTORY ${CMAKE_CURRENT_BINARY_DIR})
-
-target_link_libraries(${ULP_APP_NAME} "-T\"${CMAKE_CURRENT_BINARY_DIR}/${ULP_LD_SCRIPT}\"")
-set_target_properties(${ULP_APP_NAME} PROPERTIES LINK_DEPENDS ${ULP_LD_SCRIPT})

From 2916bf9b6cd1ec1d26f054191af7ab2914e631fb Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Sun, 28 Aug 2022 14:11:46 +0200
Subject: [PATCH 285/665] ulp: esp32ulp_mapgen: remove the special case for
 RISC-V, cleanup

There are multiple changes in this commit:

1. Unify the RISC-V and ULP-FSM code paths in esp32ulp_mapgen.py.
   It seems that these were originally introduced because `nm` output
   for the RISC-V case contained symbol sizes, while for the ULP-FSM
   no symbol sizes were reported. This makes sense, because the
   ULP-FSM object files are produced from assembly source, symbol
   sizes have to be added manually using the .size directive.
   In the case of RISC-V, the object files are built from C sources
   and the sizes are automatically added by the compiler.

   Now 'posix' output format is used for both RISC-V and ULP-FSM.

2. Move BASE_ADDR out of esp32ulp_mapgen.py. This now has to be passed
   from CMake, which should make it easier to modify if a new chip
   with a different RTC RAM base address is added.

3. Add C++ guards to the generated header file.

4. Switch from optparse to argparse for similarity with other IDF
   tools.

5. Add type annotations.
---
 components/ulp/cmake/CMakeLists.txt |  12 ++--
 components/ulp/esp32ulp_mapgen.py   | 101 +++++++++++++---------------
 tools/ci/check_copyright_ignore.txt |   1 -
 tools/ci/mypy_ignore_list.txt       |   1 -
 4 files changed, 54 insertions(+), 61 deletions(-)

diff --git a/components/ulp/cmake/CMakeLists.txt b/components/ulp/cmake/CMakeLists.txt
index adc9ae011c..84696254b0 100644
--- a/components/ulp/cmake/CMakeLists.txt
+++ b/components/ulp/cmake/CMakeLists.txt
@@ -78,8 +78,6 @@ if(ULP_COCPU_IS_RISCV)
         "${IDF_PATH}/components/ulp/ulp_riscv/ulp_core/ulp_riscv_print.c"
         "${IDF_PATH}/components/ulp/ulp_riscv/ulp_core/ulp_riscv_utils.c")
 
-    set(DUMP_SYMBOL_ARGS -g)
-    set(MAP_GEN_EXTRA_ARGS --riscv)
     target_link_options(${ULP_APP_NAME} PRIVATE "-nostartfiles")
     target_link_options(${ULP_APP_NAME} PRIVATE -Wl,--gc-sections)
     target_link_options(${ULP_APP_NAME} PRIVATE -Wl,-Map=${CMAKE_CURRENT_BINARY_DIR}/${ULP_APP_NAME}.map)
@@ -109,16 +107,18 @@ else()
         list(APPEND ULP_PS_SOURCES ${ulp_ps_output})
     endforeach()
 
-    set(DUMP_SYMBOL_ARGS -g -f posix)
-    set(MAP_GEN_EXTRA_ARGS .)
     target_link_options(${ULP_APP_NAME} PRIVATE -Map=${CMAKE_CURRENT_BINARY_DIR}/${ULP_APP_NAME}.map)
     target_sources(${ULP_APP_NAME} PRIVATE ${ULP_PS_SOURCES})
 
 endif()
 
+# Currently all the supported targets have the same base address of the ULP memory in the CPU address space.
+# Modify this or pull this out of some SoC header file, if that becomes necessary.
+set(ULP_BASE_ADDR "0x50000000")
+
 # Dump the list of global symbols in a convenient format
 add_custom_command(OUTPUT ${ULP_APP_NAME}.sym
-                   COMMAND ${CMAKE_NM} ${DUMP_SYMBOL_ARGS} $<TARGET_FILE:${ULP_APP_NAME}> > ${ULP_APP_NAME}.sym
+                   COMMAND ${CMAKE_NM} -f posix -g $<TARGET_FILE:${ULP_APP_NAME}> > ${ULP_APP_NAME}.sym
                    DEPENDS ${ULP_APP_NAME}
                    WORKING_DIRECTORY ${CMAKE_CURRENT_BINARY_DIR})
 
@@ -129,7 +129,7 @@ add_custom_command(OUTPUT ${ULP_APP_NAME}.bin
                    WORKING_DIRECTORY ${CMAKE_CURRENT_BINARY_DIR})
 
 add_custom_command(OUTPUT ${ULP_APP_NAME}.ld ${ULP_APP_NAME}.h
-                   COMMAND ${ULP_MAP_GEN} ${MAP_GEN_EXTRA_ARGS} -s ${ULP_APP_NAME}.sym -o ${ULP_APP_NAME}
+                   COMMAND ${ULP_MAP_GEN} -s ${ULP_APP_NAME}.sym -o ${ULP_APP_NAME} --base ${ULP_BASE_ADDR}
                    DEPENDS ${ULP_APP_NAME}.sym
                    WORKING_DIRECTORY ${CMAKE_CURRENT_BINARY_DIR})
 
diff --git a/components/ulp/esp32ulp_mapgen.py b/components/ulp/esp32ulp_mapgen.py
index bc36737b63..382752269c 100755
--- a/components/ulp/esp32ulp_mapgen.py
+++ b/components/ulp/esp32ulp_mapgen.py
@@ -2,77 +2,72 @@
 # esp32ulp_mapgen utility converts a symbol list provided by nm into an export script
 # for the linker and a header file.
 #
-# Copyright (c) 2016-2017 Espressif Systems (Shanghai) PTE LTD.
-# Distributed under the terms of Apache License v2.0 found in the top-level LICENSE file.
+# SPDX-FileCopyrightText: 2016-2021 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: Apache-2.0
 
 from __future__ import print_function
 
-from optparse import OptionParser
+import argparse
+import os
+import textwrap
+import typing
 
-BASE_ADDR = 0x50000000
+UTIL = os.path.basename(__file__)
 
 
-def gen_ld_h_from_sym(f_sym, f_ld, f_h):
-    f_ld.write('/* Variable definitions for ESP32ULP linker\n')
-    f_ld.write(' * This file is generated automatically by esp32ulp_mapgen.py utility.\n')
-    f_ld.write(' */\n\n')
-    f_h.write('// Variable definitions for ESP32ULP\n')
-    f_h.write('// This file is generated automatically by esp32ulp_mapgen.py utility\n\n')
-    f_h.write('#pragma once\n\n')
+def gen_ld_h_from_sym(f_sym: typing.TextIO, f_ld: typing.TextIO, f_h: typing.TextIO, base_addr: int) -> None:
+    f_ld.write(textwrap.dedent(
+        f"""
+        /* ULP variable definitions for the linker.
+         * This file is generated automatically by {UTIL} utility.
+         */
+        """
+    ))
+    f_h.write(textwrap.dedent(
+        f"""
+        /* ULP variable definitions for the compiler.
+         * This file is generated automatically by {UTIL} utility.
+         */
+        #pragma once
+        #ifdef __cplusplus
+        extern "C" {{
+        #endif
+        """
+    ))
 
     for line in f_sym:
-        name, _, addr_str = line.split(' ', 2)
-        addr = int(addr_str, 16) + BASE_ADDR
+        # NM "posix" format output has the following structure:
+        # symbol_name symbol_type addr_hex [size_hex]
+        parts = line.split()
+        name = parts[0]
+        addr = int(parts[2], 16) + base_addr
         f_h.write('extern uint32_t ulp_{0};\n'.format(name))
         f_ld.write('PROVIDE ( ulp_{0} = 0x{1:08x} );\n'.format(name, addr))
 
-
-def gen_ld_h_from_sym_riscv(f_sym, f_ld, f_h):
-    f_ld.write('/* Variable definitions for ESP32ULP linker\n')
-    f_ld.write(' * This file is generated automatically by esp32ulp_mapgen.py utility.\n')
-    f_ld.write(' */\n\n')
-    f_h.write('// Variable definitions for ESP32ULP\n')
-    f_h.write('// This file is generated automatically by esp32ulp_mapgen.py utility\n\n')
-    f_h.write('#pragma once\n\n')
-
-    for line in f_sym:
-        addr_str, _, name = line.split()
-        addr = int(addr_str, 16) + BASE_ADDR
-        f_h.write('extern uint32_t ulp_{0};\n'.format(name))
-        f_ld.write('PROVIDE ( ulp_{0} = 0x{1:08x} );\n'.format(name, addr))
+    f_h.write(textwrap.dedent(
+        """
+        #ifdef __cplusplus
+        }
+        #endif
+        """
+    ))
 
 
-def main():
+def main() -> None:
     description = ('This application generates .h and .ld files for symbols defined in input file. '
                    'The input symbols file can be generated using nm utility like this: '
-                   'esp32-ulp-nm -g -f posix <elf_file> > <symbols_file>')
+                   '<PREFIX>nm -g -f posix <elf_file> > <symbols_file>')
 
-    parser = OptionParser(description=description)
-    parser.add_option('-s', '--symfile', dest='symfile',
-                      help='symbols file name', metavar='SYMFILE')
-    parser.add_option('-o', '--outputfile', dest='outputfile',
-                      help='destination .h and .ld files name prefix', metavar='OUTFILE')
+    parser = argparse.ArgumentParser(description=description)
+    parser.add_argument('-s', '--symfile', required=True, help='symbols file name', metavar='SYMFILE', type=argparse.FileType('r'))
+    parser.add_argument('-o', '--outputfile', required=True, help='destination .h and .ld files name prefix', metavar='OUTFILE')
+    parser.add_argument('--base-addr', required=True, help='base address of the ULP memory, to be added to each symbol')
 
-    parser.add_option('--riscv', action='store_true', help='use format for ulp riscv .sym file')
+    args = parser.parse_args()
 
-    (options, args) = parser.parse_args()
-    if options.symfile is None:
-        parser.print_help()
-        return 1
-
-    if options.outputfile is None:
-        parser.print_help()
-        return 1
-
-    if options.riscv:
-        with open(options.outputfile + '.h', 'w') as f_h, open(options.outputfile + '.ld', 'w') as f_ld, open(options.symfile) as f_sym:
-            gen_ld_h_from_sym_riscv(f_sym, f_ld, f_h)
-        return 0
-
-    with open(options.outputfile + '.h', 'w') as f_h, open(options.outputfile + '.ld', 'w') as f_ld, open(options.symfile) as f_sym:
-        gen_ld_h_from_sym(f_sym, f_ld, f_h)
-    return 0
+    with open(args.outputfile + '.h', 'w') as f_h, open(args.outputfile + '.ld', 'w') as f_ld:
+        gen_ld_h_from_sym(args.symfile, f_ld, f_h, int(args.base_addr, 0))
 
 
 if __name__ == '__main__':
-    exit(main())
+    main()
diff --git a/tools/ci/check_copyright_ignore.txt b/tools/ci/check_copyright_ignore.txt
index 5072f14120..5e05d89845 100644
--- a/tools/ci/check_copyright_ignore.txt
+++ b/tools/ci/check_copyright_ignore.txt
@@ -1286,7 +1286,6 @@ components/tcp_transport/test/test_transport_connect.c
 components/tcp_transport/test/test_transport_fixtures.c
 components/tcp_transport/transport_utils.c
 components/tinyusb/additions/include/tusb_config.h
-components/ulp/esp32ulp_mapgen.py
 components/ulp/test/esp32/test_ulp_as.c
 components/unity/include/priv/setjmp.h
 components/unity/include/unity_config.h
diff --git a/tools/ci/mypy_ignore_list.txt b/tools/ci/mypy_ignore_list.txt
index b0e37ec659..ec408f5a9c 100644
--- a/tools/ci/mypy_ignore_list.txt
+++ b/tools/ci/mypy_ignore_list.txt
@@ -18,7 +18,6 @@ components/protocomm/python/constants_pb2.py
 components/protocomm/python/sec0_pb2.py
 components/protocomm/python/sec1_pb2.py
 components/protocomm/python/session_pb2.py
-components/ulp/esp32ulp_mapgen.py
 components/wifi_provisioning/python/wifi_config_pb2.py
 components/wifi_provisioning/python/wifi_constants_pb2.py
 components/wifi_provisioning/python/wifi_scan_pb2.py

From 9aecfe2b9d0d4037d18dab109aac19dbf2d89be8 Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Sun, 28 Aug 2022 14:13:15 +0200
Subject: [PATCH 286/665] ulp: fix typo in peripherals ld file names

---
 components/ulp/cmake/CMakeLists.txt                             | 2 +-
 .../ulp/ld/{esp32s2.periperals.ld => esp32s2.peripherals.ld}    | 0
 .../ulp/ld/{esp32s3.periperals.ld => esp32s3.peripherals.ld}    | 0
 3 files changed, 1 insertion(+), 1 deletion(-)
 rename components/ulp/ld/{esp32s2.periperals.ld => esp32s2.peripherals.ld} (100%)
 rename components/ulp/ld/{esp32s3.periperals.ld => esp32s3.peripherals.ld} (100%)

diff --git a/components/ulp/cmake/CMakeLists.txt b/components/ulp/cmake/CMakeLists.txt
index 84696254b0..8b39a30126 100644
--- a/components/ulp/cmake/CMakeLists.txt
+++ b/components/ulp/cmake/CMakeLists.txt
@@ -85,7 +85,7 @@ if(ULP_COCPU_IS_RISCV)
     #Makes the csr utillies for riscv visible:
     target_include_directories(${ULP_APP_NAME} PRIVATE "${IDF_PATH}/components/ulp/ulp_riscv/ulp_core/include"
                                                        "${IDF_PATH}/components/ulp/ulp_riscv/shared/include")
-    target_link_options(${ULP_APP_NAME} PRIVATE -T ${IDF_PATH}/components/ulp/ld/${IDF_TARGET}.periperals.ld)
+    target_link_options(${ULP_APP_NAME} PRIVATE SHELL:-T ${IDF_PATH}/components/ulp/ld/${IDF_TARGET}.peripherals.ld)
     target_compile_definitions(${ULP_APP_NAME} PRIVATE IS_ULP_COCPU)
 
 else()
diff --git a/components/ulp/ld/esp32s2.periperals.ld b/components/ulp/ld/esp32s2.peripherals.ld
similarity index 100%
rename from components/ulp/ld/esp32s2.periperals.ld
rename to components/ulp/ld/esp32s2.peripherals.ld
diff --git a/components/ulp/ld/esp32s3.periperals.ld b/components/ulp/ld/esp32s3.peripherals.ld
similarity index 100%
rename from components/ulp/ld/esp32s3.periperals.ld
rename to components/ulp/ld/esp32s3.peripherals.ld

From 6c7fd1edc093def9ee52ff9819ae573f36d8c631 Mon Sep 17 00:00:00 2001
From: Aditya Patwardhan <aditya.patwardhan@espressif.com>
Date: Mon, 29 Aug 2022 18:11:05 +0530
Subject: [PATCH 287/665] mqtt/ssl_ds: Remove unwanted references to
 configure_ds.py, Also updated the DS documentation

---
 docs/en/api-reference/peripherals/ds.rst |  8 ++---
 examples/protocols/mqtt/ssl_ds/README.md | 46 ------------------------
 tools/ci/mypy_ignore_list.txt            |  1 -
 3 files changed, 2 insertions(+), 53 deletions(-)

diff --git a/docs/en/api-reference/peripherals/ds.rst b/docs/en/api-reference/peripherals/ds.rst
index 78308185e1..09b98070e4 100644
--- a/docs/en/api-reference/peripherals/ds.rst
+++ b/docs/en/api-reference/peripherals/ds.rst
@@ -63,13 +63,9 @@ The configuration involves the following steps -
 
 For more details, see *{IDF_TARGET_NAME} Technical Reference Manual* > *Digital Signature (DS)* [`PDF <{IDF_TARGET_TRM_EN_URL}#digsig>`__].
 
-To configure the DS peripheral for development purposes, you can use the python script :example_file:`configure_ds.py<protocols/mqtt/ssl_ds/configure_ds.py>`.
-More details about the `configure_ds.py` script can be found at :example_file:`mqtt example README <protocols/mqtt/ssl_ds/README.md>`.
+To configure the DS peripheral for development purposes, you can use the `esp-secure-cert-tool <https://pypi.org/project/esp-secure-cert-tool>`_.
 
-The encrypted private key parameters obtained after the DS peripheral configuration are then to be kept in flash. Furthermore, they are to be passed to the DS peripheral which makes use of those parameters for the Digital Signature operation.
-:doc:`Non Volatile Storage<../storage/nvs_flash>` can be used to store the encrypted private key parameters in flash.
-The script :example_file:`configure_ds.py<protocols/mqtt/ssl_ds/configure_ds.py>` creates an NVS partition for the encrypted private key parameters. Then the script flashes this partition onto the {IDF_TARGET_NAME}.
-The application then needs to read the DS data from NVS, which can be done with the function ``esp_read_ds_data_from_nvs()`` in file :example_file:`ssl_ds/main/app_main.c <protocols/mqtt/ssl_ds/main/app_main.c>`
+The encrypted private key parameters obtained after the DS peripheral configuration are then to be kept in flash. Furthermore, they are to be passed to the DS peripheral which makes use of those parameters for the Digital Signature operation. The application then needs to read the ds data from the flash which has been done through the API's provided by the `esp_secure_cert_mgr <https://github.com/espressif/esp_secure_cert_mgr>`_ component. Please refer the `component/README. <https://github.com/espressif/esp_secure_cert_mgr#readme>`_ for more details.
 
 The process of initializing the DS peripheral and then performing the Digital Signature operation is done internally with help of `ESP-TLS`. Please refer to `Digital Signature with ESP-TLS` in :doc:`ESP-TLS <../protocols/esp_tls>` for more details.
 As mentioned in the `ESP-TLS` documentation, the application only needs to provide the encrypted private key parameters to the esp_tls context (as `ds_data`), which internally performs
diff --git a/examples/protocols/mqtt/ssl_ds/README.md b/examples/protocols/mqtt/ssl_ds/README.md
index 168cfcb650..6a321bd483 100644
--- a/examples/protocols/mqtt/ssl_ds/README.md
+++ b/examples/protocols/mqtt/ssl_ds/README.md
@@ -102,49 +102,3 @@ I (5194) MQTTS_EXAMPLE: MQTT_EVENT_DATA
 TOPIC=/topic/qos0
 DATA=data
 ```
-
-
-### configure_ds.py
-The script [configure_ds.py](./configure_ds.py) is used for configuring the DS peripheral on the ESP32-S2/ESP32-S3/ESP32-C3 SoC. The steps in the script are based on technical details of certain operations in the Digital Signature calculation, which can be found at Digital Signature Section of [ESP32-S2 TRM](https://www.espressif.com/sites/default/files/documentation/esp32-s2_technical_reference_manual_en.pdf)
-
-The configuration script performs the following steps -
-
-1. Take the client private key ( RSA key ) as input.
-    (*required parameter for the script)
-can be provided with
-```
-    python configure_ds.py --private-key /* path to client (rsa) prv key */
-```
-
-2.  Randomly Calculate the `HMAC_KEY` and the `initialization vector`(IV). Then calculate the encrypted private key parameters from client private key (step i) and newly generated parameters. These encrypted private key parameters are required for the DS peripheral to perform the Digital Signature operation.
-
-3.  Store the `HMAC_KEY` in one of the efuse key blocks (in the hardware).
-    The ID of the efuse key block ( should be in range 1-5) can be provided with the following option. (default value of 1 is used if not provided),
-```
-    python configure_ds.py --efuse_key_id /* key id in range 1-5 */
-```
-
-Currently for development purposes, the `HMAC_KEY` is stored in the efuse key block  without read protection so that read operation can be performed on the same key block.
-> You can burn (write) a key on an efuse key block only once. Please use a different key block ID if you want to use a different `HMAC_KEY` for the DS operation.
-
-4. Create an NVS partition of the name `pre_prov.csv` (in `esp_ds_data` folder) which contains the required encrypted private key parameters. A bin file of the nvs partition (`pre_prov.bin`) is also created. As we have added a custom partition, the example is set to use the custom partition table by adding the required option in `sdkconfig.defaults`.
-
-5. (optional) The script can be made to print the summary of the efuse on the chip by providing the following option. When this option is enabled, no other operations in the script are performed.
-```
-    python configure_ds.py --summary
-```
-
-6. (optional) If the user wants to keep the encrypted private key data and the randomly generated `HMAC_KEY` on the host machine for testing purpose. The following option may be used.
-```
-    python configure_ds.py --keep_ds_data_on_host
-```
- The respective files will be stored in the `esp_ds_data` folder which is generated by the script in the same directory. The contents of the `esp_ds_data` folder may be overwritten when the `configure_ds.py` script is executed again.
-
-7. (optional) If the user wants to use the script for production usecase then this option can be used.
-Currently for development purpose, the script disables the read protection on the efuse key block by default.
-In case of a production usecase it is recommeneded to enable the read protection for the efuse key block. It can be done by providing following option along with other required options:
-```
-    python configure_ds.py --production
-```
-
-> A list of all the supported options in the script can be obtained by executing `python configure_ds.py --help`.
diff --git a/tools/ci/mypy_ignore_list.txt b/tools/ci/mypy_ignore_list.txt
index b0e37ec659..29c0bf8b7f 100644
--- a/tools/ci/mypy_ignore_list.txt
+++ b/tools/ci/mypy_ignore_list.txt
@@ -78,7 +78,6 @@ examples/protocols/icmp_echo/example_test.py
 examples/protocols/modbus/serial/example_test.py
 examples/protocols/modbus/tcp/example_test.py
 examples/protocols/mqtt/ssl/mqtt_ssl_example_test.py
-examples/protocols/mqtt/ssl_ds/configure_ds.py
 examples/protocols/mqtt/tcp/mqtt_tcp_example_test.py
 examples/protocols/mqtt/ws/mqtt_ws_example_test.py
 examples/protocols/mqtt/wss/mqtt_wss_example_test.py

From b548d9345e13ca72a47110458eb32cc37d7345d9 Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Tue, 30 Aug 2022 15:14:47 +0800
Subject: [PATCH 288/665] Revert "Merge branch 'feature/build_color_output'
 into 'master'"

This reverts merge request !19330
---
 tools/cmake/project.cmake         |  6 ----
 tools/idf_py_actions/constants.py |  6 +++-
 tools/idf_py_actions/tools.py     | 25 ++++++----------
 tools/tools.json                  | 49 +++++++++++++++++--------------
 4 files changed, 41 insertions(+), 45 deletions(-)

diff --git a/tools/cmake/project.cmake b/tools/cmake/project.cmake
index 99230900ee..b098926bc0 100644
--- a/tools/cmake/project.cmake
+++ b/tools/cmake/project.cmake
@@ -344,12 +344,6 @@ macro(project project_name)
     # Generate compile_commands.json (needs to come after project call).
     set(CMAKE_EXPORT_COMPILE_COMMANDS ON)
 
-    # If CMAKE_COLOR_DIAGNOSTICS not set in project CMakeLists.txt or in the environment,
-    # enable it by default.
-    if(NOT DEFINED CMAKE_COLOR_DIAGNOSTICS AND NOT DEFINED ENV{CMAKE_COLOR_DIAGNOSTICS})
-        set(CMAKE_COLOR_DIAGNOSTICS ON)
-    endif()
-
     # Since components can import third-party libraries, the original definition of project() should be restored
     # before the call to add components to the build.
     function(project)
diff --git a/tools/idf_py_actions/constants.py b/tools/idf_py_actions/constants.py
index 19e9e99587..18ebe3e7c2 100644
--- a/tools/idf_py_actions/constants.py
+++ b/tools/idf_py_actions/constants.py
@@ -12,6 +12,7 @@ GENERATORS: Dict[str, Union[str, Dict, list]] = collections.OrderedDict([
     # - dry_run: command to run in dry run mode
     # - verbose_flag: verbose flag
     # - force_progression: one liner status of the progress
+    # - envvar: environment variables
     ('Ninja', {
         'command': ['ninja'],
         'version': ['ninja', '--version'],
@@ -19,6 +20,7 @@ GENERATORS: Dict[str, Union[str, Dict, list]] = collections.OrderedDict([
         'verbose_flag': '-v',
         # as opposed to printing the status updates each in a in new line
         'force_progression': True,
+        'envvar': {}
     }),
 ])
 
@@ -28,7 +30,9 @@ if os.name != 'nt':
                                     'version': [MAKE_CMD, '--version'],
                                     'dry_run': [MAKE_CMD, '-n'],
                                     'verbose_flag': 'VERBOSE=1',
-                                    'force_progression': False}
+                                    'force_progression': False,
+                                    # CLICOLOR_FORCE if set forcing make to print ANSI escape sequence
+                                    'envvar': {'CLICOLOR_FORCE': '1'}}
 
 URL_TO_DOC = 'https://docs.espressif.com/projects/esp-idf'
 
diff --git a/tools/idf_py_actions/tools.py b/tools/idf_py_actions/tools.py
index 81b5b2706b..14fddffeb9 100644
--- a/tools/idf_py_actions/tools.py
+++ b/tools/idf_py_actions/tools.py
@@ -233,6 +233,12 @@ class RunTool:
             ansi_escape = re.compile(r'\x1B(?:[@-Z\\-_]|\[[0-?]*[ -/]*[@-~])')
             return ansi_escape.sub('', text)
 
+        def prepare_for_print(out: str) -> str:
+            if not output_stream.isatty():
+                # delete escape sequence if we printing in environments where ANSI coloring is disabled
+                return delete_ansi_escape(out)
+            return out
+
         def print_progression(output: str) -> None:
             # Print a new line on top of the previous line
             sys.stdout.write('\x1b[K')
@@ -269,15 +275,8 @@ class RunTool:
                         output = await read_stream()
                     if not output:
                         break
-                    output_noescape = delete_ansi_escape(output)
-                    # Always remove escape sequences when writing the build log.
-                    output_file.write(output_noescape)
-                    # If idf.py output is redirected and the output stream is not a TTY,
-                    # strip the escape sequences as well.
-                    # (There shouldn't be any, but just in case.)
-                    if not output_stream.isatty():
-                        output = output_noescape
-
+                    output = prepare_for_print(output)
+                    output_file.write(output)
                     if self.force_progression and output[0] == '[' and '-v' not in self.args and output_stream.isatty():
                         # print output in progression way but only the progression related (that started with '[') and if verbose flag is not set
                         print_progression(output)
@@ -301,17 +300,11 @@ def run_target(target_name: str, args: 'PropertyDict', env: Optional[Dict]=None,
         env = {}
 
     generator_cmd = GENERATORS[args.generator]['command']
+    env.update(GENERATORS[args.generator]['envvar'])
 
     if args.verbose:
         generator_cmd += [GENERATORS[args.generator]['verbose_flag']]
 
-    # By default, GNU Make and Ninja strip away color escape sequences when they see that their stdout is redirected.
-    # If idf.py's stdout is not redirected, the final output is a TTY, so we can tell Make/Ninja to disable stripping
-    # of color escape sequences. (Requires Ninja v1.9.0 or later.)
-    if sys.stdout.isatty():
-        if 'CLICOLOR_FORCE' not in env:
-            env['CLICOLOR_FORCE'] = '1'
-
     RunTool(generator_cmd[0], generator_cmd + [target_name], args.build_dir, env, custom_error_handler, hints=not args.no_hints,
             force_progression=force_progression, interactive=interactive)()
 
diff --git a/tools/tools.json b/tools/tools.json
index 82edbcc59f..a7936d3a3d 100644
--- a/tools/tools.json
+++ b/tools/tools.json
@@ -689,42 +689,47 @@
       "version_regex": "cmake version ([0-9.]+)",
       "versions": [
         {
+          "linux-amd64": {
+            "sha256": "f3c654b2e226b9d43369e0bd8487c51618d4dbe5a1af929dd32af7e6ca432d60",
+            "size": 45998644,
+            "url": "https://github.com/Kitware/CMake/releases/download/v3.23.1/cmake-3.23.1-linux-x86_64.tar.gz"
+          },
           "linux-arm64": {
-            "sha256": "50c3b8e9d3a3cde850dd1ea143df9d1ae546cbc5e74dc6d223eefc1979189651",
-            "size": 48478082,
-            "url": "https://github.com/Kitware/CMake/releases/download/v3.24.0/cmake-3.24.0-linux-aarch64.tar.gz"
+            "sha256": "74062efddeb935bce3d33694a4db534cef9a650f77a9a153a9f217d9dc385c75",
+            "size": 47458032,
+            "url": "https://github.com/Kitware/CMake/releases/download/v3.23.1/cmake-3.23.1-linux-aarch64.tar.gz"
           },
           "linux-armel": {
-            "sha256": "7dc787ef968dfef92491a4f191b8739ff70f8a649608b811c7a737b52481beb0",
-            "size": 19811327,
-            "url": "https://dl.espressif.com/dl/cmake/cmake-3.24.0-Linux-armv7l.tar.gz"
+            "sha256": "aa6079237e16cc3b389479b2f7279d07e57f6aedad520e2b3014ef97fb906466",
+            "size": 19330381,
+            "url": "https://dl.espressif.com/dl/cmake/cmake-3.23.1-Linux-armv7l.tar.gz"
           },
           "linux-armhf": {
-            "sha256": "7dc787ef968dfef92491a4f191b8739ff70f8a649608b811c7a737b52481beb0",
-            "size": 19811327,
-            "url": "https://dl.espressif.com/dl/cmake/cmake-3.24.0-Linux-armv7l.tar.gz"
+            "sha256": "aa6079237e16cc3b389479b2f7279d07e57f6aedad520e2b3014ef97fb906466",
+            "size": 19330381,
+            "url": "https://dl.espressif.com/dl/cmake/cmake-3.23.1-Linux-armv7l.tar.gz"
           },
           "macos": {
-            "sha256": "3e0cca74a56d9027dabb845a5a26e42ef8e8b33beb1655d6a724187a345145e4",
-            "size": 72801419,
-            "url": "https://github.com/Kitware/CMake/releases/download/v3.24.0/cmake-3.24.0-macos-universal.tar.gz"
+            "sha256": "f794ed92ccb4e9b6619a77328f313497d7decf8fb7e047ba35a348b838e0e1e2",
+            "size": 70988516,
+            "url": "https://github.com/Kitware/CMake/releases/download/v3.23.1/cmake-3.23.1-macos-universal.tar.gz"
           },
           "macos-arm64": {
-            "sha256": "3e0cca74a56d9027dabb845a5a26e42ef8e8b33beb1655d6a724187a345145e4",
-            "size": 72801419,
-            "url": "https://github.com/Kitware/CMake/releases/download/v3.24.0/cmake-3.24.0-macos-universal.tar.gz"
+            "sha256": "f794ed92ccb4e9b6619a77328f313497d7decf8fb7e047ba35a348b838e0e1e2",
+            "size": 70988516,
+            "url": "https://github.com/Kitware/CMake/releases/download/v3.23.1/cmake-3.23.1-macos-universal.tar.gz"
           },
-          "name": "3.24.0",
+          "name": "3.23.1",
           "status": "recommended",
           "win32": {
-            "sha256": "b1ad8c2dbf0778e3efcc9fd61cd4a962e5c1af40aabdebee3d5074bcff2e103c",
-            "size": 40212531,
-            "url": "https://github.com/Kitware/CMake/releases/download/v3.24.0/cmake-3.24.0-windows-x86_64.zip"
+            "sha256": "9b509cc4eb7191dc128cfa3f2170036f9cbc7d9d5f93ff7fafc5b2d77b3b40dc",
+            "size": 39070972,
+            "url": "https://github.com/Kitware/CMake/releases/download/v3.23.1/cmake-3.23.1-windows-x86_64.zip"
           },
           "win64": {
-            "sha256": "b1ad8c2dbf0778e3efcc9fd61cd4a962e5c1af40aabdebee3d5074bcff2e103c",
-            "size": 40212531,
-            "url": "https://github.com/Kitware/CMake/releases/download/v3.24.0/cmake-3.24.0-windows-x86_64.zip"
+            "sha256": "9b509cc4eb7191dc128cfa3f2170036f9cbc7d9d5f93ff7fafc5b2d77b3b40dc",
+            "size": 39070972,
+            "url": "https://github.com/Kitware/CMake/releases/download/v3.23.1/cmake-3.23.1-windows-x86_64.zip"
           }
         },
         {

From 56e626335061a64809b284287798bb9044c8fd1d Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Mon, 1 Aug 2022 20:18:28 +0200
Subject: [PATCH 289/665] cmake: enable CMAKE_COLOR_DIAGNOSTICS by default

Related to https://github.com/espressif/esp-idf/issues/4162

Setting this option informs CMake that it should pass
-fcolor-diagnostics flag to the compiler.

(Colorized build system output, like from GNU Make, is produced even
without this flag.)

Note that if the build is done using Ninja and the build output is
redirected (not a TTY), Ninja will still strip the escape codes from
the output. For the case of idf.py, this is handled in the next
commit.
---
 tools/cmake/project.cmake | 6 ++++++
 1 file changed, 6 insertions(+)

diff --git a/tools/cmake/project.cmake b/tools/cmake/project.cmake
index b098926bc0..99230900ee 100644
--- a/tools/cmake/project.cmake
+++ b/tools/cmake/project.cmake
@@ -344,6 +344,12 @@ macro(project project_name)
     # Generate compile_commands.json (needs to come after project call).
     set(CMAKE_EXPORT_COMPILE_COMMANDS ON)
 
+    # If CMAKE_COLOR_DIAGNOSTICS not set in project CMakeLists.txt or in the environment,
+    # enable it by default.
+    if(NOT DEFINED CMAKE_COLOR_DIAGNOSTICS AND NOT DEFINED ENV{CMAKE_COLOR_DIAGNOSTICS})
+        set(CMAKE_COLOR_DIAGNOSTICS ON)
+    endif()
+
     # Since components can import third-party libraries, the original definition of project() should be restored
     # before the call to add components to the build.
     function(project)

From d04b5540655d1b78f7690e2bd0c5c041814cec11 Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Mon, 1 Aug 2022 20:24:02 +0200
Subject: [PATCH 290/665] tools: idf.py: enable CLICOLOR_FORCE for interactive
 builds

If stdout is a TTY (meaning that the output is not redirected), tell
the build tool (GNU Make or Ninja) to enable colorized output.

GNU Make and Ninja also check if their stdout is redirected and
strip color escape sequences in that case. CLICOLOR_FORCE environment
variable overrides this behavior.

With this change, if the compiler was launched with the
-fcolor-diagnostics flag and idf.py output is not redirected, the
final output in the terminal will be colorized.

(-fcolor-diagnostics is handled at CMake level by the previous commit)
---
 tools/idf_py_actions/constants.py | 6 +-----
 tools/idf_py_actions/tools.py     | 8 +++++++-
 2 files changed, 8 insertions(+), 6 deletions(-)

diff --git a/tools/idf_py_actions/constants.py b/tools/idf_py_actions/constants.py
index 18ebe3e7c2..19e9e99587 100644
--- a/tools/idf_py_actions/constants.py
+++ b/tools/idf_py_actions/constants.py
@@ -12,7 +12,6 @@ GENERATORS: Dict[str, Union[str, Dict, list]] = collections.OrderedDict([
     # - dry_run: command to run in dry run mode
     # - verbose_flag: verbose flag
     # - force_progression: one liner status of the progress
-    # - envvar: environment variables
     ('Ninja', {
         'command': ['ninja'],
         'version': ['ninja', '--version'],
@@ -20,7 +19,6 @@ GENERATORS: Dict[str, Union[str, Dict, list]] = collections.OrderedDict([
         'verbose_flag': '-v',
         # as opposed to printing the status updates each in a in new line
         'force_progression': True,
-        'envvar': {}
     }),
 ])
 
@@ -30,9 +28,7 @@ if os.name != 'nt':
                                     'version': [MAKE_CMD, '--version'],
                                     'dry_run': [MAKE_CMD, '-n'],
                                     'verbose_flag': 'VERBOSE=1',
-                                    'force_progression': False,
-                                    # CLICOLOR_FORCE if set forcing make to print ANSI escape sequence
-                                    'envvar': {'CLICOLOR_FORCE': '1'}}
+                                    'force_progression': False}
 
 URL_TO_DOC = 'https://docs.espressif.com/projects/esp-idf'
 
diff --git a/tools/idf_py_actions/tools.py b/tools/idf_py_actions/tools.py
index 2eecd1d2b1..854ca48a10 100644
--- a/tools/idf_py_actions/tools.py
+++ b/tools/idf_py_actions/tools.py
@@ -300,11 +300,17 @@ def run_target(target_name: str, args: 'PropertyDict', env: Optional[Dict]=None,
         env = {}
 
     generator_cmd = GENERATORS[args.generator]['command']
-    env.update(GENERATORS[args.generator]['envvar'])
 
     if args.verbose:
         generator_cmd += [GENERATORS[args.generator]['verbose_flag']]
 
+    # By default, GNU Make and Ninja strip away color escape sequences when they see that their stdout is redirected.
+    # If idf.py's stdout is not redirected, the final output is a TTY, so we can tell Make/Ninja to disable stripping
+    # of color escape sequences. (Requires Ninja v1.9.0 or later.)
+    if sys.stdout.isatty():
+        if 'CLICOLOR_FORCE' not in env:
+            env['CLICOLOR_FORCE'] = '1'
+
     RunTool(generator_cmd[0], generator_cmd + [target_name], args.build_dir, env, custom_error_handler, hints=not args.no_hints,
             force_progression=force_progression, interactive=interactive)()
 

From 13881a3832af4d0321e7589eaf5f0432244e9f3a Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Mon, 1 Aug 2022 20:33:17 +0200
Subject: [PATCH 291/665] idf.py: ensure that build log is always sanitized
 from color sequences

The actual output from the build tool (CMake/Ninja) may or may not
contain color escape codes, depending on various factors. The output
written to the log file should never include color escape codes,
though. This is because color escape codes in files are usually not
rendered as "color" in editors, and complicate reading. Also escape
codes would break the regular expressions used to display hints for
compilation errors.
---
 tools/idf_py_actions/tools.py | 17 +++++++++--------
 1 file changed, 9 insertions(+), 8 deletions(-)

diff --git a/tools/idf_py_actions/tools.py b/tools/idf_py_actions/tools.py
index 854ca48a10..8822befae8 100644
--- a/tools/idf_py_actions/tools.py
+++ b/tools/idf_py_actions/tools.py
@@ -233,12 +233,6 @@ class RunTool:
             ansi_escape = re.compile(r'\x1B(?:[@-Z\\-_]|\[[0-?]*[ -/]*[@-~])')
             return ansi_escape.sub('', text)
 
-        def prepare_for_print(out: str) -> str:
-            if not output_stream.isatty():
-                # delete escape sequence if we printing in environments where ANSI coloring is disabled
-                return delete_ansi_escape(out)
-            return out
-
         def print_progression(output: str) -> None:
             # Print a new line on top of the previous line
             sys.stdout.write('\x1b[K')
@@ -275,8 +269,15 @@ class RunTool:
                         output = await read_stream()
                     if not output:
                         break
-                    output = prepare_for_print(output)
-                    output_file.write(output)
+                    output_noescape = delete_ansi_escape(output)
+                    # Always remove escape sequences when writing the build log.
+                    output_file.write(output_noescape)
+                    # If idf.py output is redirected and the output stream is not a TTY,
+                    # strip the escape sequences as well.
+                    # (There shouldn't be any, but just in case.)
+                    if not output_stream.isatty():
+                        output = output_noescape
+
                     if self.force_progression and output[0] == '[' and '-v' not in self.args and output_stream.isatty():
                         # print output in progression way but only the progression related (that started with '[') and if verbose flag is not set
                         print_progression(output)

From 1ba3d58b78a33af161fc3b97e72c44f6b6a07f5e Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Tue, 9 Aug 2022 02:37:59 +0200
Subject: [PATCH 292/665] tools: cmake: upgrade from 3.23.1 to 3.24.0

---
 tools/tools.json | 50 ++++++++++++++++++++++++------------------------
 1 file changed, 25 insertions(+), 25 deletions(-)

diff --git a/tools/tools.json b/tools/tools.json
index a7936d3a3d..0594cb59a0 100644
--- a/tools/tools.json
+++ b/tools/tools.json
@@ -690,46 +690,46 @@
       "versions": [
         {
           "linux-amd64": {
-            "sha256": "f3c654b2e226b9d43369e0bd8487c51618d4dbe5a1af929dd32af7e6ca432d60",
-            "size": 45998644,
-            "url": "https://github.com/Kitware/CMake/releases/download/v3.23.1/cmake-3.23.1-linux-x86_64.tar.gz"
+            "sha256": "726f88e6598523911e4bce9b059dc20b851aa77f97e4cc5573f4e42775a5c16f",
+            "size": 47042675,
+            "url": "https://github.com/Kitware/CMake/releases/download/v3.24.0/cmake-3.24.0-linux-x86_64.tar.gz"
           },
           "linux-arm64": {
-            "sha256": "74062efddeb935bce3d33694a4db534cef9a650f77a9a153a9f217d9dc385c75",
-            "size": 47458032,
-            "url": "https://github.com/Kitware/CMake/releases/download/v3.23.1/cmake-3.23.1-linux-aarch64.tar.gz"
+            "sha256": "50c3b8e9d3a3cde850dd1ea143df9d1ae546cbc5e74dc6d223eefc1979189651",
+            "size": 48478082,
+            "url": "https://github.com/Kitware/CMake/releases/download/v3.24.0/cmake-3.24.0-linux-aarch64.tar.gz"
           },
           "linux-armel": {
-            "sha256": "aa6079237e16cc3b389479b2f7279d07e57f6aedad520e2b3014ef97fb906466",
-            "size": 19330381,
-            "url": "https://dl.espressif.com/dl/cmake/cmake-3.23.1-Linux-armv7l.tar.gz"
+            "sha256": "7dc787ef968dfef92491a4f191b8739ff70f8a649608b811c7a737b52481beb0",
+            "size": 19811327,
+            "url": "https://dl.espressif.com/dl/cmake/cmake-3.24.0-Linux-armv7l.tar.gz"
           },
           "linux-armhf": {
-            "sha256": "aa6079237e16cc3b389479b2f7279d07e57f6aedad520e2b3014ef97fb906466",
-            "size": 19330381,
-            "url": "https://dl.espressif.com/dl/cmake/cmake-3.23.1-Linux-armv7l.tar.gz"
+            "sha256": "7dc787ef968dfef92491a4f191b8739ff70f8a649608b811c7a737b52481beb0",
+            "size": 19811327,
+            "url": "https://dl.espressif.com/dl/cmake/cmake-3.24.0-Linux-armv7l.tar.gz"
           },
           "macos": {
-            "sha256": "f794ed92ccb4e9b6619a77328f313497d7decf8fb7e047ba35a348b838e0e1e2",
-            "size": 70988516,
-            "url": "https://github.com/Kitware/CMake/releases/download/v3.23.1/cmake-3.23.1-macos-universal.tar.gz"
+            "sha256": "3e0cca74a56d9027dabb845a5a26e42ef8e8b33beb1655d6a724187a345145e4",
+            "size": 72801419,
+            "url": "https://github.com/Kitware/CMake/releases/download/v3.24.0/cmake-3.24.0-macos-universal.tar.gz"
           },
           "macos-arm64": {
-            "sha256": "f794ed92ccb4e9b6619a77328f313497d7decf8fb7e047ba35a348b838e0e1e2",
-            "size": 70988516,
-            "url": "https://github.com/Kitware/CMake/releases/download/v3.23.1/cmake-3.23.1-macos-universal.tar.gz"
+            "sha256": "3e0cca74a56d9027dabb845a5a26e42ef8e8b33beb1655d6a724187a345145e4",
+            "size": 72801419,
+            "url": "https://github.com/Kitware/CMake/releases/download/v3.24.0/cmake-3.24.0-macos-universal.tar.gz"
           },
-          "name": "3.23.1",
+          "name": "3.24.0",
           "status": "recommended",
           "win32": {
-            "sha256": "9b509cc4eb7191dc128cfa3f2170036f9cbc7d9d5f93ff7fafc5b2d77b3b40dc",
-            "size": 39070972,
-            "url": "https://github.com/Kitware/CMake/releases/download/v3.23.1/cmake-3.23.1-windows-x86_64.zip"
+            "sha256": "b1ad8c2dbf0778e3efcc9fd61cd4a962e5c1af40aabdebee3d5074bcff2e103c",
+            "size": 40212531,
+            "url": "https://github.com/Kitware/CMake/releases/download/v3.24.0/cmake-3.24.0-windows-x86_64.zip"
           },
           "win64": {
-            "sha256": "9b509cc4eb7191dc128cfa3f2170036f9cbc7d9d5f93ff7fafc5b2d77b3b40dc",
-            "size": 39070972,
-            "url": "https://github.com/Kitware/CMake/releases/download/v3.23.1/cmake-3.23.1-windows-x86_64.zip"
+            "sha256": "b1ad8c2dbf0778e3efcc9fd61cd4a962e5c1af40aabdebee3d5074bcff2e103c",
+            "size": 40212531,
+            "url": "https://github.com/Kitware/CMake/releases/download/v3.24.0/cmake-3.24.0-windows-x86_64.zip"
           }
         },
         {

From c1d5717013fe874d50084de806ecdf6ff5f60e9d Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Tue, 30 Aug 2022 18:45:16 +0200
Subject: [PATCH 293/665] console: fix a crash when initializing
 usb_serial_jtag console
MIME-Version: 1.0
Content-Type: text/plain; charset=UTF-8
Content-Transfer-Encoding: 8bit

The crash occurred when calling setvbuf(stdin,...) with stdin==NULL.
This happened because esp_console_repl_task started running before
its args->uart_channel was initialized; then esp_console_repl_task
went into the code path 'uart_channel != CONFIG_ESP_CONSOLE_UART_NUM',
and tried to 'fopen("/dev/uart/0");`
Since the UART VFS is not registered when ESP_CONSOLE_USB_SERIAL_JTAG
option is enabled, fopen failed and 'stdin' was NULL.
Fix by moving the initialization of repl task arguments before the
start of the task, same as it is done for the usb_cdcacm case.

The crash started happening after the commit 287ab7566b9. I haven’t
verified this, but I guess the reason why it wasn’t happening before
was that xTaskCreate was not correctly yielding to the newly created
higher-priority 'repl' task, therefore the code which was setting
the repl task arguments after xTaskCreate had time to execute.

It should be noted that the 'uart_channel' argument is a bit hacky,
in the first place. The code should be refactored to pass a callback
function to the repl task, and let this callback initialize stdin and
stdout based on the chosen console channel. Then esp_console_repl_task
does not require assumptions about the specific interface used.

Closes https://github.com/espressif/esp-idf/issues/9662
---
 components/console/esp_console_repl.c | 8 +++++---
 1 file changed, 5 insertions(+), 3 deletions(-)

diff --git a/components/console/esp_console_repl.c b/components/console/esp_console_repl.c
index c99e1c4b69..d1baaccfbb 100644
--- a/components/console/esp_console_repl.c
+++ b/components/console/esp_console_repl.c
@@ -174,6 +174,11 @@ esp_err_t esp_console_new_repl_usb_serial_jtag(const esp_console_dev_usb_serial_
     // setup prompt
     esp_console_setup_prompt(repl_config->prompt, &usb_serial_jtag_repl->repl_com);
 
+    /* Fill the structure here as it will be used directly by the created task. */
+    usb_serial_jtag_repl->uart_channel = CONFIG_ESP_CONSOLE_UART_NUM;
+    usb_serial_jtag_repl->repl_com.state = CONSOLE_REPL_STATE_INIT;
+    usb_serial_jtag_repl->repl_com.repl_core.del = esp_console_repl_usb_serial_jtag_delete;
+
     /* spawn a single thread to run REPL */
     if (xTaskCreate(esp_console_repl_task, "console_repl", repl_config->task_stack_size,
                     &usb_serial_jtag_repl->repl_com, repl_config->task_priority, &usb_serial_jtag_repl->repl_com.task_hdl) != pdTRUE) {
@@ -181,9 +186,6 @@ esp_err_t esp_console_new_repl_usb_serial_jtag(const esp_console_dev_usb_serial_
         goto _exit;
     }
 
-    usb_serial_jtag_repl->uart_channel = CONFIG_ESP_CONSOLE_UART_NUM;
-    usb_serial_jtag_repl->repl_com.state = CONSOLE_REPL_STATE_INIT;
-    usb_serial_jtag_repl->repl_com.repl_core.del = esp_console_repl_usb_serial_jtag_delete;
     *ret_repl = &usb_serial_jtag_repl->repl_com.repl_core;
     return ESP_OK;
 _exit:

From 5b88c6b14290924c75b412e38ecaeb0b76990486 Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Tue, 30 Aug 2022 19:37:15 +0200
Subject: [PATCH 294/665] console: pass esp_console_repl_universal_t pointer to
 the repl task

For usb_serial_jtag REPL only, xTaskCreate was passing a pointer to
esp_console_repl_com_t, while esp_console_repl_task was expecting
a pointer to esp_console_repl_universal_t.

The way the two structures are defined, this makes no difference, and
the pointer values are the same. Still, this could potentially break
in the future.

(I am not sure what is the distinction between repl_com (common?) and
repl_universal; it seems that `int uart_channel` could just as well
be part of esp_console_repl_com_t; alternatively, as suggested in the
previous commit, this structure could contain a callback function
pointer, which would allow `esp_console_new_repl_*` functions to
specify how stdin/stdout should be initialized by the REPL task.)
---
 components/console/esp_console_repl.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/console/esp_console_repl.c b/components/console/esp_console_repl.c
index d1baaccfbb..cb60df5452 100644
--- a/components/console/esp_console_repl.c
+++ b/components/console/esp_console_repl.c
@@ -181,7 +181,7 @@ esp_err_t esp_console_new_repl_usb_serial_jtag(const esp_console_dev_usb_serial_
 
     /* spawn a single thread to run REPL */
     if (xTaskCreate(esp_console_repl_task, "console_repl", repl_config->task_stack_size,
-                    &usb_serial_jtag_repl->repl_com, repl_config->task_priority, &usb_serial_jtag_repl->repl_com.task_hdl) != pdTRUE) {
+                    usb_serial_jtag_repl, repl_config->task_priority, &usb_serial_jtag_repl->repl_com.task_hdl) != pdTRUE) {
         ret = ESP_FAIL;
         goto _exit;
     }

From 84ec01c3301c33ec9a61ff03ab0703c653d39180 Mon Sep 17 00:00:00 2001
From: imcaizheng <imcaizheng@gmail.com>
Date: Wed, 31 Aug 2022 02:03:48 +0800
Subject: [PATCH 295/665] export.fish: set IDF_PATH without changing current
 working directory

---
 export.fish | 8 +++-----
 1 file changed, 3 insertions(+), 5 deletions(-)

diff --git a/export.fish b/export.fish
index b112b61e07..d0ce313dc4 100644
--- a/export.fish
+++ b/export.fish
@@ -6,15 +6,13 @@ function unset
 end
 
 function __main
+    set script_dir (dirname (readlink -m (status -f)))
+
     if not set -q IDF_PATH
-        set -gx IDF_PATH (cd (dirname (status -f)); and pwd)
+        set -gx IDF_PATH $script_dir
         echo "Setting IDF_PATH to '$IDF_PATH'"
     end
 
-    set script_dir (cd (dirname (status -f)); and pwd)
-    if test "$script_dir" = "."
-        set script_dir $pwd
-    end
     if test "$IDF_PATH" != "$script_dir"
         # Change IDF_PATH is important when there are 2 ESP-IDF versions in different directories.
         # Sourcing this script without change, would cause sourcing wrong export script.

From 88c123f805ecaa677642326801623234b57936ff Mon Sep 17 00:00:00 2001
From: wuzhenghui <wuzhenghui@espressif.com>
Date: Mon, 29 Aug 2022 11:52:59 +0800
Subject: [PATCH 296/665] esp_rom: add esp_rom_software_reset and
 esp_rom_software_reset_cpu interface

---
 components/esp_rom/esp32/ld/esp32.rom.api.ld   |  3 +++
 .../esp_rom/esp32c2/ld/esp32c2.rom.api.ld      |  3 +++
 .../esp_rom/esp32c3/ld/esp32c3.rom.api.ld      |  3 +++
 .../esp_rom/esp32c6/ld/esp32c6.rom.api.ld      |  3 +++
 .../esp_rom/esp32h2/ld/rev1/esp32h2.rom.api.ld |  3 +++
 .../esp_rom/esp32h2/ld/rev2/esp32h2.rom.api.ld |  3 +++
 .../esp_rom/esp32s2/ld/esp32s2.rom.api.ld      |  3 +++
 .../esp_rom/esp32s3/ld/esp32s3.rom.api.ld      |  3 +++
 components/esp_rom/include/esp_rom_sys.h       | 18 ++++++++++++++++++
 9 files changed, 42 insertions(+)

diff --git a/components/esp_rom/esp32/ld/esp32.rom.api.ld b/components/esp_rom/esp32/ld/esp32.rom.api.ld
index 911cc17292..749977e845 100644
--- a/components/esp_rom/esp32/ld/esp32.rom.api.ld
+++ b/components/esp_rom/esp32/ld/esp32.rom.api.ld
@@ -33,6 +33,9 @@ PROVIDE ( esp_rom_md5_init   = 0x4005da7c );
 PROVIDE ( esp_rom_md5_update = 0x4005da9c );
 PROVIDE ( esp_rom_md5_final  = 0x4005db1c );
 
+PROVIDE ( esp_rom_software_reset_system = software_reset );
+PROVIDE ( esp_rom_software_reset_cpu    = software_reset_cpu );
+
 PROVIDE ( esp_rom_printf   = ets_printf );
 PROVIDE ( esp_rom_delay_us = ets_delay_us );
 PROVIDE ( esp_rom_install_uart_printf = ets_install_uart_printf );
diff --git a/components/esp_rom/esp32c2/ld/esp32c2.rom.api.ld b/components/esp_rom/esp32c2/ld/esp32c2.rom.api.ld
index 4c39a51332..b214d50155 100644
--- a/components/esp_rom/esp32c2/ld/esp32c2.rom.api.ld
+++ b/components/esp_rom/esp32c2/ld/esp32c2.rom.api.ld
@@ -34,6 +34,9 @@ PROVIDE ( esp_rom_mbedtls_md5_starts_ret = mbedtls_md5_starts_ret );
 PROVIDE ( esp_rom_mbedtls_md5_update_ret = mbedtls_md5_update_ret );
 PROVIDE ( esp_rom_mbedtls_md5_finish_ret = mbedtls_md5_finish_ret );
 
+PROVIDE ( esp_rom_software_reset_system = software_reset );
+PROVIDE ( esp_rom_software_reset_cpu    = software_reset_cpu );
+
 PROVIDE ( esp_rom_printf   = ets_printf );
 PROVIDE ( esp_rom_delay_us = ets_delay_us );
 PROVIDE ( esp_rom_get_reset_reason = rtc_get_reset_reason );
diff --git a/components/esp_rom/esp32c3/ld/esp32c3.rom.api.ld b/components/esp_rom/esp32c3/ld/esp32c3.rom.api.ld
index d223ff6a95..98888d17a4 100644
--- a/components/esp_rom/esp32c3/ld/esp32c3.rom.api.ld
+++ b/components/esp_rom/esp32c3/ld/esp32c3.rom.api.ld
@@ -32,6 +32,9 @@ PROVIDE ( esp_rom_md5_init   = MD5Init );
 PROVIDE ( esp_rom_md5_update = MD5Update );
 PROVIDE ( esp_rom_md5_final  = MD5Final );
 
+PROVIDE ( esp_rom_software_reset_system = software_reset );
+PROVIDE ( esp_rom_software_reset_cpu    = software_reset_cpu );
+
 PROVIDE ( esp_rom_printf   = ets_printf );
 PROVIDE ( esp_rom_delay_us = ets_delay_us );
 PROVIDE ( esp_rom_get_reset_reason = rtc_get_reset_reason );
diff --git a/components/esp_rom/esp32c6/ld/esp32c6.rom.api.ld b/components/esp_rom/esp32c6/ld/esp32c6.rom.api.ld
index 27dde1adf2..4d26da2720 100644
--- a/components/esp_rom/esp32c6/ld/esp32c6.rom.api.ld
+++ b/components/esp_rom/esp32c6/ld/esp32c6.rom.api.ld
@@ -34,6 +34,9 @@ PROVIDE ( esp_rom_md5_init   = MD5Init );
 PROVIDE ( esp_rom_md5_update = MD5Update );
 PROVIDE ( esp_rom_md5_final  = MD5Final );
 
+PROVIDE ( esp_rom_software_reset_system = software_reset );
+PROVIDE ( esp_rom_software_reset_cpu    = software_reset_cpu );
+
 PROVIDE ( esp_rom_printf   = ets_printf );
 PROVIDE ( esp_rom_install_uart_printf = ets_install_uart_printf );
 PROVIDE ( esp_rom_delay_us = ets_delay_us );
diff --git a/components/esp_rom/esp32h2/ld/rev1/esp32h2.rom.api.ld b/components/esp_rom/esp32h2/ld/rev1/esp32h2.rom.api.ld
index 7945722adc..96c5a68190 100644
--- a/components/esp_rom/esp32h2/ld/rev1/esp32h2.rom.api.ld
+++ b/components/esp_rom/esp32h2/ld/rev1/esp32h2.rom.api.ld
@@ -37,6 +37,9 @@ PROVIDE ( esp_rom_md5_init   = MD5Init );
 PROVIDE ( esp_rom_md5_update = MD5Update );
 PROVIDE ( esp_rom_md5_final  = MD5Final );
 
+PROVIDE ( esp_rom_software_reset_system = software_reset );
+PROVIDE ( esp_rom_software_reset_cpu    = software_reset_cpu );
+
 PROVIDE ( esp_rom_printf   = ets_printf );
 PROVIDE ( esp_rom_delay_us = ets_delay_us );
 PROVIDE ( esp_rom_get_reset_reason = rtc_get_reset_reason );
diff --git a/components/esp_rom/esp32h2/ld/rev2/esp32h2.rom.api.ld b/components/esp_rom/esp32h2/ld/rev2/esp32h2.rom.api.ld
index 7945722adc..96c5a68190 100644
--- a/components/esp_rom/esp32h2/ld/rev2/esp32h2.rom.api.ld
+++ b/components/esp_rom/esp32h2/ld/rev2/esp32h2.rom.api.ld
@@ -37,6 +37,9 @@ PROVIDE ( esp_rom_md5_init   = MD5Init );
 PROVIDE ( esp_rom_md5_update = MD5Update );
 PROVIDE ( esp_rom_md5_final  = MD5Final );
 
+PROVIDE ( esp_rom_software_reset_system = software_reset );
+PROVIDE ( esp_rom_software_reset_cpu    = software_reset_cpu );
+
 PROVIDE ( esp_rom_printf   = ets_printf );
 PROVIDE ( esp_rom_delay_us = ets_delay_us );
 PROVIDE ( esp_rom_get_reset_reason = rtc_get_reset_reason );
diff --git a/components/esp_rom/esp32s2/ld/esp32s2.rom.api.ld b/components/esp_rom/esp32s2/ld/esp32s2.rom.api.ld
index 078a648338..ca3488174c 100644
--- a/components/esp_rom/esp32s2/ld/esp32s2.rom.api.ld
+++ b/components/esp_rom/esp32s2/ld/esp32s2.rom.api.ld
@@ -34,6 +34,9 @@ PROVIDE ( esp_rom_md5_init   = 0x4000526c );
 PROVIDE ( esp_rom_md5_update = 0x4000528c );
 PROVIDE ( esp_rom_md5_final  = 0x4000530c );
 
+PROVIDE ( esp_rom_software_reset_system = software_reset );
+PROVIDE ( esp_rom_software_reset_cpu    = software_reset_cpu );
+
 PROVIDE ( esp_rom_printf   = ets_printf );
 PROVIDE ( esp_rom_delay_us = ets_delay_us );
 PROVIDE ( esp_rom_install_uart_printf = ets_install_uart_printf );
diff --git a/components/esp_rom/esp32s3/ld/esp32s3.rom.api.ld b/components/esp_rom/esp32s3/ld/esp32s3.rom.api.ld
index 22425ce3bb..6355190a6c 100644
--- a/components/esp_rom/esp32s3/ld/esp32s3.rom.api.ld
+++ b/components/esp_rom/esp32s3/ld/esp32s3.rom.api.ld
@@ -33,6 +33,9 @@ PROVIDE ( esp_rom_md5_init   = MD5Init );
 PROVIDE ( esp_rom_md5_update = MD5Update );
 PROVIDE ( esp_rom_md5_final  = MD5Final );
 
+PROVIDE ( esp_rom_software_reset_system = software_reset );
+PROVIDE ( esp_rom_software_reset_cpu    = software_reset_cpu );
+
 PROVIDE ( esp_rom_printf   = ets_printf );
 PROVIDE ( esp_rom_delay_us = ets_delay_us );
 PROVIDE ( esp_rom_install_uart_printf = ets_install_uart_printf );
diff --git a/components/esp_rom/include/esp_rom_sys.h b/components/esp_rom/include/esp_rom_sys.h
index 54ef25fe47..6d119edda6 100644
--- a/components/esp_rom/include/esp_rom_sys.h
+++ b/components/esp_rom/include/esp_rom_sys.h
@@ -13,6 +13,24 @@
 extern "C" {
 #endif
 
+/**
+  * @brief Software Reset digital core include RTC.
+  *
+  * It is not recommended to use this function in esp-idf, use
+  * esp_restart() instead.
+  */
+void esp_rom_software_reset_system(void);
+
+/**
+  * @brief Software Reset cpu core.
+  *
+  * It is not recommended to use this function in esp-idf, use
+  * esp_restart() instead.
+  *
+  * @param  cpu_no : The CPU to reset, 0 for PRO CPU, 1 for APP CPU.
+  */
+void esp_rom_software_reset_cpu(int cpu_no);
+
 /**
  * @brief Print formated string to console device
  * @note float and long long data are not supported!

From 82ffe7e438d4d53360ff1a2f9f608c2ec34ab17c Mon Sep 17 00:00:00 2001
From: wuzhenghui <wuzhenghui@espressif.com>
Date: Mon, 29 Aug 2022 11:55:35 +0800
Subject: [PATCH 297/665] replacing reset by register operations with ROM
 interfaces to decouple the effects of register name changes

---
 components/bootloader_support/src/bootloader_utility.c | 2 +-
 components/esp_hw_support/include/esp_fault.h          | 7 +++----
 components/esp_system/esp_system.c                     | 3 ++-
 3 files changed, 6 insertions(+), 6 deletions(-)

diff --git a/components/bootloader_support/src/bootloader_utility.c b/components/bootloader_support/src/bootloader_utility.c
index b3c4ed1bf0..ba059f54b4 100644
--- a/components/bootloader_support/src/bootloader_utility.c
+++ b/components/bootloader_support/src/bootloader_utility.c
@@ -864,7 +864,7 @@ void bootloader_reset(void)
 #ifdef BOOTLOADER_BUILD
     bootloader_atexit();
     esp_rom_delay_us(1000); /* Allow last byte to leave FIFO */
-    REG_WRITE(RTC_CNTL_OPTIONS0_REG, RTC_CNTL_SW_SYS_RST);
+    esp_rom_software_reset_system();
     while (1) { }       /* This line will never be reached, used to keep gcc happy */
 #else
     abort();            /* This function should really not be called from application code */
diff --git a/components/esp_hw_support/include/esp_fault.h b/components/esp_hw_support/include/esp_fault.h
index 910ba59d06..19b0a9e0cf 100644
--- a/components/esp_hw_support/include/esp_fault.h
+++ b/components/esp_hw_support/include/esp_fault.h
@@ -4,7 +4,6 @@
  * SPDX-License-Identifier: Apache-2.0
  */
 #include "sdkconfig.h"
-#include "soc/rtc_cntl_reg.h"
 #include "esp_rom_sys.h"
 
 #pragma once
@@ -70,9 +69,9 @@ extern "C" {
 */
 #ifndef ESP_FAULT_ASSERT_DEBUG
 
-#define _ESP_FAULT_RESET()  do {                                \
-        REG_WRITE(RTC_CNTL_OPTIONS0_REG, RTC_CNTL_SW_SYS_RST);  \
-        _ESP_FAULT_ILLEGAL_INSTRUCTION;                         \
+#define _ESP_FAULT_RESET()  do {        \
+        esp_rom_software_reset_system();       \
+        _ESP_FAULT_ILLEGAL_INSTRUCTION; \
     } while(0)
 
 #else // ESP_FAULT_ASSERT_DEBUG
diff --git a/components/esp_system/esp_system.c b/components/esp_system/esp_system.c
index 0767a874fd..30f657871b 100644
--- a/components/esp_system/esp_system.c
+++ b/components/esp_system/esp_system.c
@@ -14,6 +14,7 @@
 #include "soc/rtc_cntl_reg.h"
 #include "esp_private/panic_internal.h"
 #include "esp_rom_uart.h"
+#include "esp_rom_sys.h"
 #if CONFIG_ESP_SYSTEM_MEMPROT_FEATURE
 #if CONFIG_IDF_TARGET_ESP32S2
 #include "esp32s2/memprot.h"
@@ -42,7 +43,7 @@ void IRAM_ATTR esp_restart_noos_dig(void)
     esp_cpu_unstall(PRO_CPU_NUM);
 #endif
     // reset the digital part
-    SET_PERI_REG_MASK(RTC_CNTL_OPTIONS0_REG, RTC_CNTL_SW_SYS_RST);
+    esp_rom_software_reset_system();
     while (true) {
         ;
     }

From c31aaeda2a412f4bc2ea5234cc5799bd844161dd Mon Sep 17 00:00:00 2001
From: wuzhenghui <wuzhenghui@espressif.com>
Date: Mon, 29 Aug 2022 20:14:23 +0800
Subject: [PATCH 298/665] ll: add reset interface to rtc_cntl_ll

---
 .../hal/esp32/include/hal/rtc_cntl_ll.h       | 11 ++++++++
 .../hal/esp32c2/include/hal/rtc_cntl_ll.h     | 10 +++++++
 .../hal/esp32c3/include/hal/rtc_cntl_ll.h     | 28 ++++++++++---------
 .../hal/esp32h2/include/hal/rtc_cntl_ll.h     | 28 ++++++++++---------
 .../hal/esp32s2/include/hal/rtc_cntl_ll.h     | 10 +++++++
 .../hal/esp32s3/include/hal/rtc_cntl_ll.h     | 11 ++++++++
 tools/ci/check_copyright_ignore.txt           |  2 --
 7 files changed, 72 insertions(+), 28 deletions(-)

diff --git a/components/hal/esp32/include/hal/rtc_cntl_ll.h b/components/hal/esp32/include/hal/rtc_cntl_ll.h
index 19c12f69af..a4f6b3f7d8 100644
--- a/components/hal/esp32/include/hal/rtc_cntl_ll.h
+++ b/components/hal/esp32/include/hal/rtc_cntl_ll.h
@@ -52,6 +52,17 @@ static inline void rtc_cntl_ll_timer2_set_touch_wait_cycle(uint32_t wait_cycle)
     REG_SET_FIELD(RTC_CNTL_TIMER2_REG, RTC_CNTL_ULPCP_TOUCH_START_WAIT, wait_cycle);
 }
 
+static inline void rtc_cntl_ll_reset_system(void)
+{
+    REG_WRITE(RTC_CNTL_OPTIONS0_REG, RTC_CNTL_SW_SYS_RST);
+}
+
+static inline void rtc_cntl_ll_reset_cpu(int cpu_no)
+{
+    uint32_t rtc_cntl_rst = (cpu_no == 0) ? RTC_CNTL_SW_PROCPU_RST : RTC_CNTL_SW_APPCPU_RST;
+    REG_WRITE(RTC_CNTL_OPTIONS0_REG, rtc_cntl_rst);
+}
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/hal/esp32c2/include/hal/rtc_cntl_ll.h b/components/hal/esp32c2/include/hal/rtc_cntl_ll.h
index f98d7994eb..e7ee245713 100644
--- a/components/hal/esp32c2/include/hal/rtc_cntl_ll.h
+++ b/components/hal/esp32c2/include/hal/rtc_cntl_ll.h
@@ -54,6 +54,16 @@ static inline void rtc_cntl_ll_disable_cpu_retention(void)
     REG_CLR_BIT(RTC_CNTL_RETENTION_CTRL_REG, RTC_CNTL_RETENTION_EN);
 }
 
+static inline void rtc_cntl_ll_reset_system(void)
+{
+    REG_WRITE(RTC_CNTL_OPTIONS0_REG, RTC_CNTL_SW_SYS_RST);
+}
+
+static inline void rtc_cntl_ll_reset_cpu(int cpu_no)
+{
+    REG_WRITE(RTC_CNTL_OPTIONS0_REG, RTC_CNTL_SW_PROCPU_RST);
+}
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/hal/esp32c3/include/hal/rtc_cntl_ll.h b/components/hal/esp32c3/include/hal/rtc_cntl_ll.h
index 9f298bbf09..7e1b553422 100644
--- a/components/hal/esp32c3/include/hal/rtc_cntl_ll.h
+++ b/components/hal/esp32c3/include/hal/rtc_cntl_ll.h
@@ -1,16 +1,8 @@
-// Copyright 2020 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2020-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 #pragma once
 
@@ -68,6 +60,16 @@ static inline void rtc_cntl_ll_disable_cpu_retention(void)
     REG_CLR_BIT(RTC_CNTL_RETENTION_CTRL_REG, RTC_CNTL_RETENTION_EN);
 }
 
+static inline void rtc_cntl_ll_reset_system(void)
+{
+    REG_WRITE(RTC_CNTL_OPTIONS0_REG, RTC_CNTL_SW_SYS_RST);
+}
+
+static inline void rtc_cntl_ll_reset_cpu(int cpu_no)
+{
+    REG_WRITE(RTC_CNTL_OPTIONS0_REG, RTC_CNTL_SW_PROCPU_RST);
+}
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/hal/esp32h2/include/hal/rtc_cntl_ll.h b/components/hal/esp32h2/include/hal/rtc_cntl_ll.h
index bff6c79390..750bc13333 100644
--- a/components/hal/esp32h2/include/hal/rtc_cntl_ll.h
+++ b/components/hal/esp32h2/include/hal/rtc_cntl_ll.h
@@ -1,16 +1,8 @@
-// Copyright 2020 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2020-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 #pragma once
 
@@ -57,6 +49,16 @@ static inline void rtc_cntl_ll_disable_cpu_retention(void)
     // ESP32H2-TODO: IDF-3383
 }
 
+static inline void rtc_cntl_ll_reset_system(void)
+{
+    REG_WRITE(RTC_CNTL_OPTIONS0_REG, RTC_CNTL_SW_SYS_RST);
+}
+
+static inline void rtc_cntl_ll_reset_cpu(int cpu_no)
+{
+    REG_WRITE(RTC_CNTL_OPTIONS0_REG, RTC_CNTL_SW_PROCPU_RST);
+}
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/hal/esp32s2/include/hal/rtc_cntl_ll.h b/components/hal/esp32s2/include/hal/rtc_cntl_ll.h
index d70b997482..9ce2461517 100644
--- a/components/hal/esp32s2/include/hal/rtc_cntl_ll.h
+++ b/components/hal/esp32s2/include/hal/rtc_cntl_ll.h
@@ -52,6 +52,16 @@ static inline void rtc_cntl_ll_timer2_set_touch_wait_cycle(uint32_t wait_cycle)
     REG_SET_FIELD(RTC_CNTL_TIMER2_REG, RTC_CNTL_ULPCP_TOUCH_START_WAIT, wait_cycle);
 }
 
+static inline void rtc_cntl_ll_reset_system(void)
+{
+    REG_WRITE(RTC_CNTL_OPTIONS0_REG, RTC_CNTL_SW_SYS_RST);
+}
+
+static inline void rtc_cntl_ll_reset_cpu(int cpu_no)
+{
+    REG_WRITE(RTC_CNTL_OPTIONS0_REG, RTC_CNTL_SW_PROCPU_RST);
+}
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/hal/esp32s3/include/hal/rtc_cntl_ll.h b/components/hal/esp32s3/include/hal/rtc_cntl_ll.h
index bdf20068cb..947f113668 100644
--- a/components/hal/esp32s3/include/hal/rtc_cntl_ll.h
+++ b/components/hal/esp32s3/include/hal/rtc_cntl_ll.h
@@ -132,6 +132,17 @@ static inline void rtc_cntl_ll_timer2_set_touch_wait_cycle(uint32_t wait_cycle)
     REG_SET_FIELD(RTC_CNTL_TIMER2_REG, RTC_CNTL_ULPCP_TOUCH_START_WAIT, wait_cycle);
 }
 
+static inline void rtc_cntl_ll_reset_system(void)
+{
+    REG_WRITE(RTC_CNTL_OPTIONS0_REG, RTC_CNTL_SW_SYS_RST);
+}
+
+static inline void rtc_cntl_ll_reset_cpu(int cpu_no)
+{
+    uint32_t rtc_cntl_rst = (cpu_no == 0) ? RTC_CNTL_SW_PROCPU_RST : RTC_CNTL_SW_APPCPU_RST;
+    REG_WRITE(RTC_CNTL_OPTIONS0_REG, rtc_cntl_rst);
+}
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/tools/ci/check_copyright_ignore.txt b/tools/ci/check_copyright_ignore.txt
index 5072f14120..0faa058673 100644
--- a/tools/ci/check_copyright_ignore.txt
+++ b/tools/ci/check_copyright_ignore.txt
@@ -708,7 +708,6 @@ components/hal/esp32c3/include/hal/ds_ll.h
 components/hal/esp32c3/include/hal/hmac_hal.h
 components/hal/esp32c3/include/hal/hmac_ll.h
 components/hal/esp32c3/include/hal/mpu_ll.h
-components/hal/esp32c3/include/hal/rtc_cntl_ll.h
 components/hal/esp32c3/include/hal/sha_ll.h
 components/hal/esp32c3/include/hal/spi_flash_encrypted_ll.h
 components/hal/esp32c3/include/hal/uhci_ll.h
@@ -720,7 +719,6 @@ components/hal/esp32h2/include/hal/ds_ll.h
 components/hal/esp32h2/include/hal/hmac_hal.h
 components/hal/esp32h2/include/hal/hmac_ll.h
 components/hal/esp32h2/include/hal/mpu_ll.h
-components/hal/esp32h2/include/hal/rtc_cntl_ll.h
 components/hal/esp32h2/include/hal/sha_ll.h
 components/hal/esp32h2/include/hal/spi_flash_encrypted_ll.h
 components/hal/esp32h2/include/hal/uhci_ll.h

From 26c4550e6d518844a61850d126a17615cfcd0fee Mon Sep 17 00:00:00 2001
From: Omar Chebib <omar.chebib@espressif.com>
Date: Fri, 26 Aug 2022 19:40:06 +0800
Subject: [PATCH 299/665] Bootloader: retained memory can now be kept after
 reboot when custom data enabled

User's custom data are not taken into account during the CRC calculation anymore.
Which means taht the retained mem structure is not systematically erased
on each reboot anymore.
---
 components/bootloader/Kconfig.projbuild       |  1 -
 .../bootloader_support/.build-test-rules.yml  |  7 +++++
 .../include/esp_image_format.h                |  6 ++++
 .../src/bootloader_common_loader.c            | 17 ++++++++--
 .../rtc_custom_section/CMakeLists.txt         |  6 ++++
 .../test_apps/rtc_custom_section/README.md    |  2 ++
 .../rtc_custom_section/main/CMakeLists.txt    |  2 ++
 .../rtc_custom_section/main/test_main.c       | 31 +++++++++++++++++++
 .../rtc_custom_section/pytest_rtc_mem.py      | 14 +++++++++
 .../rtc_custom_section/sdkconfig.defaults     |  3 ++
 10 files changed, 86 insertions(+), 3 deletions(-)
 create mode 100644 components/bootloader_support/.build-test-rules.yml
 create mode 100644 components/bootloader_support/test_apps/rtc_custom_section/CMakeLists.txt
 create mode 100644 components/bootloader_support/test_apps/rtc_custom_section/README.md
 create mode 100644 components/bootloader_support/test_apps/rtc_custom_section/main/CMakeLists.txt
 create mode 100644 components/bootloader_support/test_apps/rtc_custom_section/main/test_main.c
 create mode 100644 components/bootloader_support/test_apps/rtc_custom_section/pytest_rtc_mem.py
 create mode 100644 components/bootloader_support/test_apps/rtc_custom_section/sdkconfig.defaults

diff --git a/components/bootloader/Kconfig.projbuild b/components/bootloader/Kconfig.projbuild
index 0318ef1063..02f398c3d1 100644
--- a/components/bootloader/Kconfig.projbuild
+++ b/components/bootloader/Kconfig.projbuild
@@ -403,7 +403,6 @@ menu "Bootloader config"
 
     config BOOTLOADER_CUSTOM_RESERVE_RTC_SIZE
         hex "Size in bytes for custom purposes"
-        range 0 0x10
         default 0
         depends on BOOTLOADER_CUSTOM_RESERVE_RTC
         help
diff --git a/components/bootloader_support/.build-test-rules.yml b/components/bootloader_support/.build-test-rules.yml
new file mode 100644
index 0000000000..935c7d342e
--- /dev/null
+++ b/components/bootloader_support/.build-test-rules.yml
@@ -0,0 +1,7 @@
+# Documentation: .gitlab/ci/README.md#manifest-file-to-control-the-buildtest-apps
+
+components/bootloader_support/test_apps/rtc_custom_section:
+  disable:
+    - if: IDF_TARGET == "esp32c2"
+      temporary: false
+      reason: esp32c2 does not have RTC memory
diff --git a/components/bootloader_support/include/esp_image_format.h b/components/bootloader_support/include/esp_image_format.h
index 1db6244253..4c8413befe 100644
--- a/components/bootloader_support/include/esp_image_format.h
+++ b/components/bootloader_support/include/esp_image_format.h
@@ -53,8 +53,14 @@ typedef struct {
     uint32_t crc;                   /*!< Check sum crc32 */
 } rtc_retain_mem_t;
 
+
+_Static_assert(offsetof(rtc_retain_mem_t, crc) == sizeof(rtc_retain_mem_t) - sizeof(uint32_t), "CRC field must be the last field of rtc_retain_mem_t structure");
+
 #ifdef CONFIG_BOOTLOADER_CUSTOM_RESERVE_RTC
 _Static_assert(CONFIG_BOOTLOADER_CUSTOM_RESERVE_RTC_SIZE % 4 == 0, "CONFIG_BOOTLOADER_CUSTOM_RESERVE_RTC_SIZE must be a multiple of 4 bytes");
+/* The custom field must be the penultimate field */
+_Static_assert(offsetof(rtc_retain_mem_t, custom) == sizeof(rtc_retain_mem_t) - sizeof(uint32_t) - CONFIG_BOOTLOADER_CUSTOM_RESERVE_RTC_SIZE,
+               "custom field in rtc_retain_mem_t structure must be the field before the CRC one");
 #endif
 
 #if defined(CONFIG_BOOTLOADER_SKIP_VALIDATE_IN_DEEP_SLEEP) || defined(CONFIG_BOOTLOADER_CUSTOM_RESERVE_RTC)
diff --git a/components/bootloader_support/src/bootloader_common_loader.c b/components/bootloader_support/src/bootloader_common_loader.c
index 7bc3571127..12c643f4ba 100644
--- a/components/bootloader_support/src/bootloader_common_loader.c
+++ b/components/bootloader_support/src/bootloader_common_loader.c
@@ -116,6 +116,8 @@ int bootloader_common_select_otadata(const esp_ota_select_entry_t *two_otadata,
 
 #define RTC_RETAIN_MEM_ADDR (SOC_RTC_DRAM_HIGH - sizeof(rtc_retain_mem_t))
 
+_Static_assert(RTC_RETAIN_MEM_ADDR >= SOC_RTC_DRAM_LOW, "rtc_retain_mem_t structure size is bigger than the RTC memory size. Consider reducing RTC reserved memory size.");
+
 rtc_retain_mem_t *const rtc_retain_mem = (rtc_retain_mem_t *)RTC_RETAIN_MEM_ADDR;
 
 #ifndef BOOTLOADER_BUILD
@@ -128,14 +130,25 @@ rtc_retain_mem_t *const rtc_retain_mem = (rtc_retain_mem_t *)RTC_RETAIN_MEM_ADDR
 SOC_RESERVE_MEMORY_REGION(RTC_RETAIN_MEM_ADDR, RTC_RETAIN_MEM_ADDR + sizeof(rtc_retain_mem_t), rtc_retain_mem);
 #endif
 
+static uint32_t rtc_retain_mem_size(void) {
+#ifdef CONFIG_BOOTLOADER_CUSTOM_RESERVE_RTC
+    /* A custom memory has been reserved by the user, do not consider this memory into CRC calculation as it may change without
+     * the have the user updating the CRC. Return the offset of the custom field, which is equivalent to size of the structure
+     * minus the size of everything after (including) `custom` */
+    return offsetof(rtc_retain_mem_t, custom);
+#else
+    return sizeof(rtc_retain_mem_t) - sizeof(rtc_retain_mem->crc);
+#endif
+}
+
 static bool check_rtc_retain_mem(void)
 {
-    return esp_rom_crc32_le(UINT32_MAX, (uint8_t*)rtc_retain_mem, sizeof(rtc_retain_mem_t) - sizeof(rtc_retain_mem->crc)) == rtc_retain_mem->crc && rtc_retain_mem->crc != UINT32_MAX;
+    return esp_rom_crc32_le(UINT32_MAX, (uint8_t*)rtc_retain_mem, rtc_retain_mem_size()) == rtc_retain_mem->crc && rtc_retain_mem->crc != UINT32_MAX;
 }
 
 static void update_rtc_retain_mem_crc(void)
 {
-    rtc_retain_mem->crc = esp_rom_crc32_le(UINT32_MAX, (uint8_t*)rtc_retain_mem, sizeof(rtc_retain_mem_t) - sizeof(rtc_retain_mem->crc));
+    rtc_retain_mem->crc = esp_rom_crc32_le(UINT32_MAX, (uint8_t*)rtc_retain_mem, rtc_retain_mem_size());
 }
 
 void bootloader_common_reset_rtc_retain_mem(void)
diff --git a/components/bootloader_support/test_apps/rtc_custom_section/CMakeLists.txt b/components/bootloader_support/test_apps/rtc_custom_section/CMakeLists.txt
new file mode 100644
index 0000000000..1950e50346
--- /dev/null
+++ b/components/bootloader_support/test_apps/rtc_custom_section/CMakeLists.txt
@@ -0,0 +1,6 @@
+# The following lines of boilerplate have to be in your project's
+# CMakeLists in this exact order for cmake to work correctly
+cmake_minimum_required(VERSION 3.16)
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+project(test_rtc_custom_section)
diff --git a/components/bootloader_support/test_apps/rtc_custom_section/README.md b/components/bootloader_support/test_apps/rtc_custom_section/README.md
new file mode 100644
index 0000000000..497a93ba72
--- /dev/null
+++ b/components/bootloader_support/test_apps/rtc_custom_section/README.md
@@ -0,0 +1,2 @@
+| Supported Targets | ESP32 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- |
diff --git a/components/bootloader_support/test_apps/rtc_custom_section/main/CMakeLists.txt b/components/bootloader_support/test_apps/rtc_custom_section/main/CMakeLists.txt
new file mode 100644
index 0000000000..1df31fac80
--- /dev/null
+++ b/components/bootloader_support/test_apps/rtc_custom_section/main/CMakeLists.txt
@@ -0,0 +1,2 @@
+idf_component_register(SRCS "test_main.c"
+                       INCLUDE_DIRS ".")
diff --git a/components/bootloader_support/test_apps/rtc_custom_section/main/test_main.c b/components/bootloader_support/test_apps/rtc_custom_section/main/test_main.c
new file mode 100644
index 0000000000..116f226a00
--- /dev/null
+++ b/components/bootloader_support/test_apps/rtc_custom_section/main/test_main.c
@@ -0,0 +1,31 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "bootloader_common.h"
+#include <stdio.h>
+#include "sdkconfig.h"
+#include "freertos/FreeRTOS.h"
+#include "freertos/task.h"
+
+#define TEST_MAGIC_VALUE 0x42987561
+
+extern rtc_retain_mem_t* bootloader_common_get_rtc_retain_mem(void);
+
+void app_main(void) {
+    rtc_retain_mem_t* mem = bootloader_common_get_rtc_retain_mem();
+    uint32_t* _rtc_vars = (uint32_t*) mem->custom;
+
+    if (_rtc_vars[0] != TEST_MAGIC_VALUE) {
+        /* On the first boot, set the data inside the array */
+        _rtc_vars[0] = TEST_MAGIC_VALUE;
+    } else {
+        /* Second boot, the data was saved saved, success */
+        printf("SUCCESS: data were saved across reboot\n");
+        vTaskDelay(10000 / portTICK_PERIOD_MS);
+    }
+
+    esp_restart();
+}
diff --git a/components/bootloader_support/test_apps/rtc_custom_section/pytest_rtc_mem.py b/components/bootloader_support/test_apps/rtc_custom_section/pytest_rtc_mem.py
new file mode 100644
index 0000000000..e00fa596ff
--- /dev/null
+++ b/components/bootloader_support/test_apps/rtc_custom_section/pytest_rtc_mem.py
@@ -0,0 +1,14 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: CC0-1.0
+
+import pytest
+from pytest_embedded import Dut
+
+
+@pytest.mark.generic
+@pytest.mark.esp32
+@pytest.mark.esp32c3
+@pytest.mark.esp32s2
+@pytest.mark.esp32s3
+def test_rtc_reserved_memory(dut: Dut) -> None:
+    dut.expect_exact('SUCCESS: data were saved across reboot', timeout=10)
diff --git a/components/bootloader_support/test_apps/rtc_custom_section/sdkconfig.defaults b/components/bootloader_support/test_apps/rtc_custom_section/sdkconfig.defaults
new file mode 100644
index 0000000000..e10fa74582
--- /dev/null
+++ b/components/bootloader_support/test_apps/rtc_custom_section/sdkconfig.defaults
@@ -0,0 +1,3 @@
+CONFIG_BOOTLOADER_RESERVE_RTC_SIZE=0x10
+CONFIG_BOOTLOADER_CUSTOM_RESERVE_RTC=y
+CONFIG_BOOTLOADER_CUSTOM_RESERVE_RTC_SIZE=0x200

From acc8b8ee0ab9bf6bb1f73117e3d11c91df9df808 Mon Sep 17 00:00:00 2001
From: Marius Vikhammer <marius.vikhammer@espressif.com>
Date: Wed, 31 Aug 2022 11:35:59 +0800
Subject: [PATCH 300/665] esp-rom: fixed error in miniz header documention for
 tdefl_init

Closes https://github.com/espressif/esp-idf/issues/8435
---
 components/esp_rom/include/esp32/rom/miniz.h   | 2 +-
 components/esp_rom/include/esp32c2/rom/miniz.h | 2 +-
 components/esp_rom/include/esp32c3/rom/miniz.h | 2 +-
 components/esp_rom/include/esp32c6/rom/miniz.h | 2 +-
 components/esp_rom/include/esp32h2/rom/miniz.h | 2 +-
 components/esp_rom/include/esp32s2/rom/miniz.h | 2 +-
 components/esp_rom/include/esp32s3/rom/miniz.h | 2 +-
 7 files changed, 7 insertions(+), 7 deletions(-)

diff --git a/components/esp_rom/include/esp32/rom/miniz.h b/components/esp_rom/include/esp32/rom/miniz.h
index 7661f80446..5fefa84999 100644
--- a/components/esp_rom/include/esp32/rom/miniz.h
+++ b/components/esp_rom/include/esp32/rom/miniz.h
@@ -760,7 +760,7 @@ typedef struct
 
 // Initializes the compressor.
 // There is no corresponding deinit() function because the tdefl API's do not dynamically allocate memory.
-// pBut_buf_func: If NULL, output data will be supplied to the specified callback. In this case, the user should call the tdefl_compress_buffer() API for compression.
+// pBut_buf_func: If **not** NULL, output data will be supplied to the specified callback. In this case, the user should call the tdefl_compress_buffer() API for compression.
 // If pBut_buf_func is NULL the user should always call the tdefl_compress() API.
 // flags: See the above enums (TDEFL_HUFFMAN_ONLY, TDEFL_WRITE_ZLIB_HEADER, etc.)
 tdefl_status tdefl_init(tdefl_compressor *d, tdefl_put_buf_func_ptr pPut_buf_func, void *pPut_buf_user, int flags);
diff --git a/components/esp_rom/include/esp32c2/rom/miniz.h b/components/esp_rom/include/esp32c2/rom/miniz.h
index ded9570b2b..5671d84e34 100644
--- a/components/esp_rom/include/esp32c2/rom/miniz.h
+++ b/components/esp_rom/include/esp32c2/rom/miniz.h
@@ -734,7 +734,7 @@ typedef struct {
 
 // Initializes the compressor.
 // There is no corresponding deinit() function because the tdefl API's do not dynamically allocate memory.
-// pBut_buf_func: If NULL, output data will be supplied to the specified callback. In this case, the user should call the tdefl_compress_buffer() API for compression.
+// pBut_buf_func: If **not** NULL, output data will be supplied to the specified callback. In this case, the user should call the tdefl_compress_buffer() API for compression.
 // If pBut_buf_func is NULL the user should always call the tdefl_compress() API.
 // flags: See the above enums (TDEFL_HUFFMAN_ONLY, TDEFL_WRITE_ZLIB_HEADER, etc.)
 tdefl_status tdefl_init(tdefl_compressor *d, tdefl_put_buf_func_ptr pPut_buf_func, void *pPut_buf_user, int flags);
diff --git a/components/esp_rom/include/esp32c3/rom/miniz.h b/components/esp_rom/include/esp32c3/rom/miniz.h
index 4c8cb7a421..aaef48c14a 100644
--- a/components/esp_rom/include/esp32c3/rom/miniz.h
+++ b/components/esp_rom/include/esp32c3/rom/miniz.h
@@ -729,7 +729,7 @@ typedef struct {
 
 // Initializes the compressor.
 // There is no corresponding deinit() function because the tdefl API's do not dynamically allocate memory.
-// pBut_buf_func: If NULL, output data will be supplied to the specified callback. In this case, the user should call the tdefl_compress_buffer() API for compression.
+// pBut_buf_func: If **not** NULL, output data will be supplied to the specified callback. In this case, the user should call the tdefl_compress_buffer() API for compression.
 // If pBut_buf_func is NULL the user should always call the tdefl_compress() API.
 // flags: See the above enums (TDEFL_HUFFMAN_ONLY, TDEFL_WRITE_ZLIB_HEADER, etc.)
 tdefl_status tdefl_init(tdefl_compressor *d, tdefl_put_buf_func_ptr pPut_buf_func, void *pPut_buf_user, int flags);
diff --git a/components/esp_rom/include/esp32c6/rom/miniz.h b/components/esp_rom/include/esp32c6/rom/miniz.h
index 6b1253815b..902f64c13e 100644
--- a/components/esp_rom/include/esp32c6/rom/miniz.h
+++ b/components/esp_rom/include/esp32c6/rom/miniz.h
@@ -734,7 +734,7 @@ typedef struct {
 
 // Initializes the compressor.
 // There is no corresponding deinit() function because the tdefl API's do not dynamically allocate memory.
-// pBut_buf_func: If NULL, output data will be supplied to the specified callback. In this case, the user should call the tdefl_compress_buffer() API for compression.
+// pBut_buf_func: If **not** NULL, output data will be supplied to the specified callback. In this case, the user should call the tdefl_compress_buffer() API for compression.
 // If pBut_buf_func is NULL the user should always call the tdefl_compress() API.
 // flags: See the above enums (TDEFL_HUFFMAN_ONLY, TDEFL_WRITE_ZLIB_HEADER, etc.)
 tdefl_status tdefl_init(tdefl_compressor *d, tdefl_put_buf_func_ptr pPut_buf_func, void *pPut_buf_user, int flags);
diff --git a/components/esp_rom/include/esp32h2/rom/miniz.h b/components/esp_rom/include/esp32h2/rom/miniz.h
index 4c8cb7a421..aaef48c14a 100644
--- a/components/esp_rom/include/esp32h2/rom/miniz.h
+++ b/components/esp_rom/include/esp32h2/rom/miniz.h
@@ -729,7 +729,7 @@ typedef struct {
 
 // Initializes the compressor.
 // There is no corresponding deinit() function because the tdefl API's do not dynamically allocate memory.
-// pBut_buf_func: If NULL, output data will be supplied to the specified callback. In this case, the user should call the tdefl_compress_buffer() API for compression.
+// pBut_buf_func: If **not** NULL, output data will be supplied to the specified callback. In this case, the user should call the tdefl_compress_buffer() API for compression.
 // If pBut_buf_func is NULL the user should always call the tdefl_compress() API.
 // flags: See the above enums (TDEFL_HUFFMAN_ONLY, TDEFL_WRITE_ZLIB_HEADER, etc.)
 tdefl_status tdefl_init(tdefl_compressor *d, tdefl_put_buf_func_ptr pPut_buf_func, void *pPut_buf_user, int flags);
diff --git a/components/esp_rom/include/esp32s2/rom/miniz.h b/components/esp_rom/include/esp32s2/rom/miniz.h
index b9b9202aaa..fd2fe3c9a1 100644
--- a/components/esp_rom/include/esp32s2/rom/miniz.h
+++ b/components/esp_rom/include/esp32s2/rom/miniz.h
@@ -745,7 +745,7 @@ typedef struct
 
 // Initializes the compressor.
 // There is no corresponding deinit() function because the tdefl API's do not dynamically allocate memory.
-// pBut_buf_func: If NULL, output data will be supplied to the specified callback. In this case, the user should call the tdefl_compress_buffer() API for compression.
+// pBut_buf_func: If **not** NULL, output data will be supplied to the specified callback. In this case, the user should call the tdefl_compress_buffer() API for compression.
 // If pBut_buf_func is NULL the user should always call the tdefl_compress() API.
 // flags: See the above enums (TDEFL_HUFFMAN_ONLY, TDEFL_WRITE_ZLIB_HEADER, etc.)
 tdefl_status tdefl_init(tdefl_compressor *d, tdefl_put_buf_func_ptr pPut_buf_func, void *pPut_buf_user, int flags);
diff --git a/components/esp_rom/include/esp32s3/rom/miniz.h b/components/esp_rom/include/esp32s3/rom/miniz.h
index 7553511349..f095b539b9 100644
--- a/components/esp_rom/include/esp32s3/rom/miniz.h
+++ b/components/esp_rom/include/esp32s3/rom/miniz.h
@@ -728,7 +728,7 @@ typedef struct {
 
 // Initializes the compressor.
 // There is no corresponding deinit() function because the tdefl API's do not dynamically allocate memory.
-// pBut_buf_func: If NULL, output data will be supplied to the specified callback. In this case, the user should call the tdefl_compress_buffer() API for compression.
+// pBut_buf_func: If **not** NULL, output data will be supplied to the specified callback. In this case, the user should call the tdefl_compress_buffer() API for compression.
 // If pBut_buf_func is NULL the user should always call the tdefl_compress() API.
 // flags: See the above enums (TDEFL_HUFFMAN_ONLY, TDEFL_WRITE_ZLIB_HEADER, etc.)
 tdefl_status tdefl_init(tdefl_compressor *d, tdefl_put_buf_func_ptr pPut_buf_func, void *pPut_buf_user, int flags);

From 62e968589f1794491eb8d42eec392b0d05d143a3 Mon Sep 17 00:00:00 2001
From: Mo Fei Fei <mofeifei@espressif.com>
Date: Wed, 31 Aug 2022 12:43:25 +0800
Subject: [PATCH 301/665] Docs: update cn translation for
 establish-serial-connection.rst

---
 .../en/get-started/establish-serial-connection.rst |  8 ++++----
 .../get-started/establish-serial-connection.rst    | 14 +++++++++++---
 2 files changed, 15 insertions(+), 7 deletions(-)

diff --git a/docs/en/get-started/establish-serial-connection.rst b/docs/en/get-started/establish-serial-connection.rst
index 9ff8b6ad2f..d9dc659108 100644
--- a/docs/en/get-started/establish-serial-connection.rst
+++ b/docs/en/get-started/establish-serial-connection.rst
@@ -245,18 +245,18 @@ Now verify that the serial connection is operational. You can do this using a se
 
 .. only:: esp32c2
 
-    The default console baudrate on ESP32-C2 is 115200 when using a 40MHz XTAL, or 74880 when using a 26MHz XTAL.
+    The default console baud rate on ESP32-C2 is 115200 when a 40 MHz XTAL is used, or 74880 when a 26 MHz XTAL is used.
 
 .. only:: not esp32c2
 
-    The default console baudrate on {IDF_TARGET_NAME} is 115200.
+    The default console baud rate on {IDF_TARGET_NAME} is 115200.
 
 Windows and Linux
 ^^^^^^^^^^^^^^^^^
 
 In this example we will use `PuTTY SSH Client <https://www.putty.org/>`_ that is available for both Windows and Linux. You can use other serial programs and set communication parameters like below.
 
-Run terminal, set identified serial port, baud rate = 115200 (change this to the default baudrate your chip is using), data bits = 8, stop bits = 1, and parity = N. Below are example screen shots of setting the port and such transmission parameters (in short described as  115200-8-1-N) on Windows and Linux. Remember to select exactly the same serial port you have identified in steps above.
+Run terminal and set identified serial port. Baud rate = 115200 (if needed, change this to the default baud rate of the chip in use), data bits = 8, stop bits = 1, and parity = N. Below are example screenshots of setting the port and such transmission parameters (in short described as 115200-8-1-N) on Windows and Linux. Remember to select exactly the same serial port you have identified in steps above.
 
 .. figure:: ../../_static/putty-settings-windows.png
     :align: center
@@ -291,7 +291,7 @@ To spare you the trouble of installing a serial terminal program, macOS offers t
 
     /dev/cu.Bluetooth-Incoming-Port /dev/cu.SLAB_USBtoUART      /dev/cu.SLAB_USBtoUART7
 
-- The output will vary depending on the type and the number of boards connected to your PC. Then pick the device name of your board and run (change 115200 to the default baudrate your chip is using)::
+- The output will vary depending on the type and the number of boards connected to your PC. Then pick the device name of your board and run (if needed, change "115200" to the default baud rate of the chip in use)::
 
     screen /dev/cu.device_name 115200
 
diff --git a/docs/zh_CN/get-started/establish-serial-connection.rst b/docs/zh_CN/get-started/establish-serial-connection.rst
index 57e1f9a93b..8095ba205d 100644
--- a/docs/zh_CN/get-started/establish-serial-connection.rst
+++ b/docs/zh_CN/get-started/establish-serial-connection.rst
@@ -243,12 +243,20 @@ macOS::
 
 现在，请使用串口终端程序，查看重置 {IDF_TARGET_NAME} 后终端上是否有输出，从而验证串口连接是否可用。
 
+.. only:: esp32c2
+
+    使用 40 MHz 的 XTAL 时，ESP32-C2 的控制台波特率默认为 115200；使用 26 MHz 的 XTAL 时，其波特率默认为 74880。
+
+.. only:: not esp32c2
+
+    {IDF_TARGET_NAME} 的控制台波特率默认为 115200。
+
 Windows 和 Linux 操作系统
 ^^^^^^^^^^^^^^^^^^^^^^^^^^^^
 
-在本示例中，我们将使用 `PuTTY SSH Client <https://www.putty.org/>`_， `PuTTY SSH Client <https://www.putty.org/>`_ 既可用于 Windows 也可用于 Linux。你也可以使用其他串口程序并设置如下的通信参数。
+在本示例中，我们将使用 `PuTTY SSH Client <https://www.putty.org/>`_， `PuTTY SSH Client <https://www.putty.org/>`_ 既可用于 Windows 也可用于 Linux。您也可以使用其他串口程序并设置如下的通信参数。
 
-运行终端，配置在上述步骤中确认的串口：波特率 = 115200，数据位 = 8，停止位 = 1，奇偶校验 = N。以下截屏分别展示了如何在 Windows 和 Linux 中配置串口和上述通信参数（如 115200-8-1-N）。注意，这里一定要选择在上述步骤中确认的串口进行配置。
+运行终端，配置在上述步骤中确认的串口：波特率 = 115200（如有需要，请更改为使用芯片的默认波特率），数据位 = 8，停止位 = 1，奇偶校验 = N。以下截屏分别展示了如何在 Windows 和 Linux 中配置串口和上述通信参数（如 115200-8-1-N）。注意，这里一定要选择在上述步骤中确认的串口进行配置。
 
 .. figure:: ../../_static/putty-settings-windows.png
     :align: center
@@ -283,7 +291,7 @@ macOS 提供了 **屏幕** 命令，因此您不用安装串口终端程序。
 
     /dev/cu.Bluetooth-Incoming-Port /dev/cu.SLAB_USBtoUART      /dev/cu.SLAB_USBtoUART7
 
-- 根据您连接到电脑上的开发板类型和数量，输出结果会有所不同。请选择开发板的设备名称，并运行以下命令::
+- 根据您连接到电脑上的开发板类型和数量，输出结果会有所不同。请选择开发板的设备名称，并运行以下命令（如有需要，请将“115200”更改为使用芯片的默认波特率）::
 
     screen /dev/cu.device_name 115200
 

From 0b5ab940aee46f0d11ee292b746a867b553bc659 Mon Sep 17 00:00:00 2001
From: Omar Chebib <omar.chebib@espressif.com>
Date: Mon, 29 Aug 2022 19:46:49 +0800
Subject: [PATCH 302/665] TLSF: fix the patch for tlsf_check function in ROM

tlsf_check in the patch was not called because the the TLSF functions
table in ROM was still pointing to the ROM implementation.
---
 components/esp_rom/CMakeLists.txt            | 11 ++-
 components/esp_rom/patches/esp_rom_tlsf.c    | 97 +++++++++++++++++---
 components/heap/multi_heap.c                 |  4 +-
 components/heap/multi_heap_poisoning.c       |  4 +-
 components/heap/test/test_corruption_check.c | 10 +-
 5 files changed, 103 insertions(+), 23 deletions(-)

diff --git a/components/esp_rom/CMakeLists.txt b/components/esp_rom/CMakeLists.txt
index 5fe5dc2f50..de4858f7e1 100644
--- a/components/esp_rom/CMakeLists.txt
+++ b/components/esp_rom/CMakeLists.txt
@@ -21,7 +21,8 @@ else()
                         "patches/esp_rom_regi2c.c"
                         "patches/esp_rom_efuse.c")
 
-    if(CONFIG_ESP_ROM_HAS_HEAP_TLSF AND CONFIG_ESP_ROM_TLSF_CHECK_PATCH)
+    if(CONFIG_HEAP_TLSF_USE_ROM_IMPL AND CONFIG_ESP_ROM_TLSF_CHECK_PATCH)
+        # This file shall be included in the build if TLSF in ROM is activated
         list(APPEND sources "patches/esp_rom_tlsf.c")
     endif()
 
@@ -217,6 +218,14 @@ else() # Regular app build
         endif()
 
         if(CONFIG_HEAP_TLSF_USE_ROM_IMPL)
+            # After registering the component, set the tlsf_set_rom_patches symbol as undefined
+            # to force the linker to integrate the whole `esp_rom_tlsf.c` object file inside the
+            # final binary. This is necessary because tlsf_set_rom_patches is a constructor, thus,
+            # there as no explicit reference/call to it in IDF.
+            if(CONFIG_ESP_ROM_TLSF_CHECK_PATCH)
+                target_link_libraries(${COMPONENT_LIB} PRIVATE "-u tlsf_set_rom_patches")
+            endif()
+
             rom_linker_script("heap")
         endif()
     endif()
diff --git a/components/esp_rom/patches/esp_rom_tlsf.c b/components/esp_rom/patches/esp_rom_tlsf.c
index aaf9d2dc17..541b9a0b82 100644
--- a/components/esp_rom/patches/esp_rom_tlsf.c
+++ b/components/esp_rom/patches/esp_rom_tlsf.c
@@ -14,10 +14,18 @@
 
 #include <stddef.h>
 #include <stdbool.h>
+#include <string.h>
 
 #include "esp_rom_caps.h"
 #include "rom/tlsf.h"
 
+/*!
+ * @brief Opaque types for TLSF implementation
+ */
+typedef void* tlsf_t;
+typedef void* pool_t;
+typedef void* tlsf_walker;
+
 /* ----------------------------------------------------------------
  * Bring certain inline functions, macro and structures from the
  * tlsf ROM implementation to be able to compile the patch.
@@ -166,7 +174,7 @@ void tlsf_poison_check_pfunc_set(void *pfunc)
 
 #define tlsf_insist_no_assert(x) { if (!(x)) { status--; } }
 
-int tlsf_check(void* tlsf)
+int tlsf_check(tlsf_t tlsf)
 {
     int i, j;
 
@@ -211,25 +219,24 @@ int tlsf_check(void* tlsf)
 
                 mapping_insert(block_size(block), &fli, &sli);
                 tlsf_insist_no_assert(fli == i && sli == j && "block size indexed in wrong list");
-                block = block->next_free;
 
-                    /* block_size(block) returns the size of the usable memory when the block is allocated.
-                     * As the block under test is free, we need to subtract to the block size the next_free
-                     * and prev_free fields of the block header as they are not a part of the usable memory
-                     * when the block is free. In addition, we also need to subtract the size of prev_phys_block
-                     * as this field is in fact part of the current free block and not part of the next (allocated)
-                     * block. Check the comments in block_split function for more details.
-                     */
-                    const size_t actual_free_block_size = block_size(block)
-                                                            - offsetof(block_header_t, next_free)
-                                                            - block_header_overhead;
+                /* block_size(block) returns the size of the usable memory when the block is allocated.
+                 * As the block under test is free, we need to subtract to the block size the next_free
+                 * and prev_free fields of the block header as they are not a part of the usable memory
+                 * when the block is free. In addition, we also need to subtract the size of prev_phys_block
+                 * as this field is in fact part of the current free block and not part of the next (allocated)
+                 * block. Check the comments in block_split function for more details.
+                 */
+                const size_t actual_free_block_size = block_size(block)
+                                                        - offsetof(block_header_t, next_free)
+                                                        - block_header_overhead;
 
                 if (s_poison_check_region != NULL) {
-                   tlsf_insist_no_assert(s_poison_check_region((char *)block + sizeof(block_header_t),
-                                                    actual_free_block_size, is_block_free, true /* print errors */));
+                    tlsf_insist_no_assert(s_poison_check_region((char *)block + sizeof(block_header_t),
+                                          actual_free_block_size, is_block_free, true /* print errors */));
                 }
 
-
+                block = block->next_free;
             }
         }
     }
@@ -238,3 +245,63 @@ int tlsf_check(void* tlsf)
 }
 
 #undef tlsf_insist_no_assert
+
+/* Set up the TLSF ROM patches here */
+
+/*!
+ * @brief Structure to store all the functions of a TLSF implementation.
+ * The goal of this table is to change any of the address here in order
+ * to let the ROM code call another function implementation than the one
+ * in ROM.
+ */
+struct heap_tlsf_stub_table_t {
+    tlsf_t (*tlsf_create)(void* mem);
+    tlsf_t (*tlsf_create_with_pool)(void* mem, size_t bytes);
+    pool_t (*tlsf_get_pool)(tlsf_t tlsf);
+    pool_t (*tlsf_add_pool)(tlsf_t tlsf, void* mem, size_t bytes);
+    void (*tlsf_remove_pool)(tlsf_t tlsf, pool_t pool);
+
+    void* (*tlsf_malloc)(tlsf_t tlsf, size_t size);
+    void* (*tlsf_memalign)(tlsf_t tlsf, size_t align, size_t size);
+    void* (*tlsf_memalign_offs)(tlsf_t tlsf, size_t align, size_t size, size_t offset);
+    void* (*tlsf_realloc)(tlsf_t tlsf, void* ptr, size_t size);
+    void (*tlsf_free)(tlsf_t tlsf, void* ptr);
+
+    size_t (*tlsf_block_size)(void* ptr);
+    size_t (*tlsf_size)(void);
+    size_t (*tlsf_align_size)(void);
+    size_t (*tlsf_block_size_min)(void);
+    size_t (*tlsf_block_size_max)(void);
+    size_t (*tlsf_pool_overhead)(void);
+    size_t (*tlsf_alloc_overhead)(void);
+
+    void (*tlsf_walk_pool)(pool_t pool, tlsf_walker walker, void* user);
+
+    int (*tlsf_check)(tlsf_t tlsf);
+    int (*tlsf_check_pool)(pool_t pool);
+};
+
+/* We need the original table from the ROM */
+extern struct heap_tlsf_stub_table_t* heap_tlsf_table_ptr;
+
+/* We will copy the ROM table and modify the functions we patch */
+struct heap_tlsf_stub_table_t heap_tlsf_patch_table_ptr;
+
+/*!
+ * @brief Setup the TLSF ROM patches.
+ * This function must be called when setting up the heap. It will put in place the function patched
+ * from the ROM implementation.
+ * This function must not be defined as static, as it is marked as "undefined" in the linker flags
+ * (to force the linker to integrate the functions of this file inside the final binary)
+ */
+void __attribute__((constructor)) tlsf_set_rom_patches(void)
+{
+    /* Copy the ROM default table inside our table */
+    memcpy(&heap_tlsf_patch_table_ptr, heap_tlsf_table_ptr, sizeof(struct heap_tlsf_stub_table_t));
+
+    /* Set the patched function here */
+    heap_tlsf_patch_table_ptr.tlsf_check = tlsf_check;
+
+    /* Set our table as the one to use in the ROM code */
+    heap_tlsf_table_ptr = &heap_tlsf_patch_table_ptr;
+}
diff --git a/components/heap/multi_heap.c b/components/heap/multi_heap.c
index 9431a23771..8481268d55 100644
--- a/components/heap/multi_heap.c
+++ b/components/heap/multi_heap.c
@@ -81,7 +81,7 @@ typedef struct multi_heap_info {
     void* heap_data;
 } heap_t;
 
-#ifdef CONFIG_HEAP_TLSF_USE_ROM_IMPL
+#if CONFIG_HEAP_TLSF_USE_ROM_IMPL
 
 void _multi_heap_lock(void *lock)
 {
@@ -103,7 +103,7 @@ void multi_heap_in_rom_init(void)
     multi_heap_os_funcs_init(&multi_heap_os_funcs);
 }
 
-#else //#ifndef CONFIG_HEAP_TLSF_USE_ROM_IMPL
+#else // CONFIG_HEAP_TLSF_USE_ROM_IMPL
 
 /* Return true if this block is free. */
 static inline bool is_free(const block_header_t *block)
diff --git a/components/heap/multi_heap_poisoning.c b/components/heap/multi_heap_poisoning.c
index 399d5e30bf..9cb42b95d4 100644
--- a/components/heap/multi_heap_poisoning.c
+++ b/components/heap/multi_heap_poisoning.c
@@ -359,10 +359,10 @@ multi_heap_handle_t multi_heap_register(void *start, size_t size)
         memset(start, FREE_FILL_PATTERN, size);
     }
 #endif
-#ifdef CONFIG_HEAP_TLSF_USE_ROM_IMPL
+#if CONFIG_HEAP_TLSF_USE_ROM_IMPL
     tlsf_poison_fill_pfunc_set(multi_heap_internal_poison_fill_region);
     tlsf_poison_check_pfunc_set(multi_heap_internal_check_block_poisoning);
-#endif
+#endif // CONFIG_HEAP_TLSF_USE_ROM_IMPL
     return multi_heap_register_impl(start, size);
 }
 
diff --git a/components/heap/test/test_corruption_check.c b/components/heap/test/test_corruption_check.c
index 25ca70977d..9c4dd47eb2 100644
--- a/components/heap/test/test_corruption_check.c
+++ b/components/heap/test/test_corruption_check.c
@@ -47,15 +47,19 @@ TEST_CASE("multi_heap poisoning detection", "[heap]")
         ptr[i] = CORRUPTED_VALUE;
 
         bool is_heap_ok = heap_caps_check_integrity(MALLOC_CAP_8BIT, true);
-#ifdef CONFIG_HEAP_POISONING_COMPREHENSIVE
+
+        /* fix the corruption by restoring the original value at ptr + i.
+         * We need to do this before the ASSERT because they may print a message.
+         * Using print allocates memory on the heap, so the heap has to be fixed. */
+        ptr[i] = original_value;
+
+#if CONFIG_HEAP_POISONING_COMPREHENSIVE
         /* check that heap_caps_check_integrity() detects the corruption */
         TEST_ASSERT_FALSE(is_heap_ok);
 #else
         /* the comprehensive corruption is not checked in the heap_caps_check_integrity() */
         TEST_ASSERT_TRUE(is_heap_ok);
 #endif
-        /* fix the corruption by restoring the original value at ptr + i */
-        ptr[i] = original_value;
 
         /* check that heap_caps_check_integrity() stops reporting the corruption */
         is_heap_ok = heap_caps_check_integrity(MALLOC_CAP_8BIT, true);

From 5dcb6022eaaef2170f5f097a49f3bc8d05e0ad81 Mon Sep 17 00:00:00 2001
From: Mo Fei Fei <mofeifei@espressif.com>
Date: Wed, 31 Aug 2022 16:24:58 +0800
Subject: [PATCH 303/665] Docs: update figures for esp32-s3-devkitc-1 user
 guide

---
 .../ESP32-S3-DevKitC-1_v2-SystemBlock.png     | Bin 69690 -> 69521 bytes
 .../ESP32-S3-DevKitC-1_v2-annotated-photo.png | Bin 346991 -> 375317 bytes
 .../esp32s3/user-guide-devkitc-1.rst          |   4 ++--
 .../esp32s3/user-guide-devkitc-1.rst          |   4 ++--
 4 files changed, 4 insertions(+), 4 deletions(-)

diff --git a/docs/_static/ESP32-S3-DevKitC-1_v2-SystemBlock.png b/docs/_static/ESP32-S3-DevKitC-1_v2-SystemBlock.png
index 7fcd9c676648b3e01a2d9391552f895dbcea3353..58ab4f25a83ce4e0bfca943f7d69d9322f6cb896 100644
GIT binary patch
literal 69521
zcmeAS@N?(olHy`uVBq!ia0y~yU^>OXz<7^?je&vjtDWpI21fn}PZ!6Kinup(+3$ou
z{(U@uw}7vw$(l7mU$P?=je;bXx)^OTHdeZsn&J|cCh4m(+r>>tRjSL$b<z~yXaB42
z@7(|Y^PJ~%-dF5<Tywm1f86u0HRt!fKfiPS>zL=e)^B{b|Np;ilT`V}(#`fR-`pay
z*KSRj|7W+Daz%Z5{*kWlF&7-dYi{n$kG$Zpd3N;HEYq(Y%6%1=-oClxJmXFWE3b)n
z&G)<I(M7Q(7hTQOwm-?p61BPTbKm5<$-Z1K7Wdm#ZCSE-@lEbl+gJDN|L^TvvY+vn
z&`!3a(R~d*h1V-eYf`5PUr6Cm=$E(OSG-g9@9+2fXM0W6TH124N7DFA-tM>4f@TM;
zy0f$R`NyXX|9-t*?|Zn7_n~)k#EyQcPj-JkIA31kDO~(yqWdiMc@>AQ1x^sopIzj@
zY^3?3`{L~D8<US8*_+)f!SuA@-`DH$XYK$0NmlcllaX@zc9;GCKbvo6EbcvX+21}l
zZ^uKn-M5$f%uH(eHbZ;ejzjN?d_M|mu$x?c>YLfdE1mZ3PO*RR<}}~SyGpaUpWUl|
zpUY?e=fjP>=i8S(5zt`&(k7jk5pDPX&*zPDX=i7p)`zc;+sot0sic3BH@a#o!>?ce
z*X@b@`}h0(|2urvRkNvCe0nn3-%gGB?~*&NJ7wn<@n2d{`T3dXw5|L8|NHIv@eWgf
z>$0$Ay*3-R{9cj4F3C9SAnS&%a|=~&sj_~NtA6wGn|OT9#Rsd`?_0II;NhX%d9~ke
z@;#qZd~Sk|(v#`B^GmNqI=|ofeBR}Me?Fi8YGmmbQme{pGC6uz$xE@^TU!Lz<$29E
znBba{xy)~_RP^b(-*3~m-6`@mPCC-j^4i(r%LQltxeovR0<J9gpKmQ>rZa)dlkxAj
z+xhPWx6Ir9ZrAHu#^)>++o$r|{Yc<R`R-YFJ9oR}PyG$Pn)$c4t^N6W{r)rGZs*4@
zv(B*D@~cJIucG6$sMlWqxT=>+^Bj}Y4fUUXKig}5&m!c=mfA;WH5D(s-}Biodt&XM
zdut*$^Z$|cjI3t=(y2aALi^d|IsH;M?Cq}K&9AR6mw(@SV_)s>z)wQjKh9q;a`2yL
zQz`E`d2d5O6XRbVrk4}l<$lHo*i|<09C(v*NxuG1;xgaaY4%N@3}s8N1j_eIo9DTk
zn?L*aY<9lXKJAv4nJ+IdmuAUZV*P&4<$t!H&lpdR^O9WfH2(M3hlktc>z6Ls{eIu?
zl6-x3*^&$0ePwF5cmG}>Sd=jPiS~&zxo@{#|95-;y5sWocQ`7y+*}>LzE5;H(}wI2
zwhZ=^^Yd)oZN6R!Zug&MlDXgd-HyYT=7l(Z^S8SH{&<h%=I-*oyvY;P->=xRT;6N3
zYu`taa3f`z>NgwBPje?Wr@Z?0`h@q9`Jq$3FLd}FzB}vcs;o(2KR@rZ|9+?VH``P3
zjJTlqRrj{4ZjPM9W;Neo_s?gu&(5(d{_$nIe(cX3hRf$wt(wR$W9=K4;vpmW^qIGo
z#{z%*za`r8)A?n%znq$?eYW=d-E_m&_Vji|^YtEH?s<>p&!66wCiTL>?1DYx&i=pE
zT`xilq9SW=Zc3f~e$#2a&Ha|oW*pDo|M%Nw=37TLCG6azzxuTP{yPN|A3VHl8FhNv
z8MVv>j4JmYX@1tT3ycltJMm{-@bYulJ1wOBDy&LhrCf_GkNw?hnRtlh@WfejOlCLp
z+ui8kITllV*3?Y?fR@qxl;?A^_AY7kV>wjMJpJ~?Ki&1;Zl*6QdwZ+!x!5)P|EHGE
zExY9*#caem!SmgnNy3WL_w2TwHj~|c5}Vb%n7xzC!~4aBI%8F9DubGqE-+kB{Gan*
zbJy8c@wkk<T`!kKNV?~1hppjQ<GpP1>L1z@^wSsIR$?hG-v8}Z_Sw|wv1#`iWuo-s
z_T0$X^>W#=u(eTTu^Egfrf(7KJHz3gb}hcX_BZREpU-AXE4HS#c}TsecoTae@5{g2
zYRY>*>)Xt%{?7F0<?{JHQ?)|h%uHJ(q89$~*>6ui_X_(zADq{`&fouc+ZlrfAEuN^
z@+qGtvEBMMK|%4TSHMv*^~2?Am;K-0+j}~s`f;!Mq)ai-xjjsCJwhZ-a(zy@(8DxW
zJ^R$@OpOaq<-JeMfADm-#{9(&(~qlYTY56fss)@nwWe#s<sA;!*G7l;{n@ul`iQ!?
zqF7{XkmQ296Q|ak{rkw|s`<T&$MbiJr^VbjVt<W4`Nw8c@AuOaw;em-x<9qyTU|v#
z*$K%-^+Jg}`}fB!dna5gnU*yt=ew|%Rg=THZz)|n{|791toy5pTTkHT@3Z0sPI@at
z_w0(=#@4u`G4H~HgW`*fYfm+@%l-J2+;4l0c>$y3StXMhA{TyesPLNXDqpAF^5tE*
zp2I)?t7fXD(UyslRUeOv&wm<Qr)CoL_^@Q$ERzclW1s9xxwy#n_G!Z~`#}51#RftK
zts9e%&wI&kwIJ%;CN7~DzrMb%7vfL3ApHA7b#Ysg5VNSt1<y67YySWJZaR78^wn0b
z+*>$aWk2CMl5$MbV!_X<xA*@3KO5;{zpiJ?+1k6CDjrUHBAwIwcuLBF6KQjsn57J6
zndM4-pK`2TWU4R2<hQ#O8lNq(zE^m|&-!i3vvYH2>#$j_44>do9h%V`aLRnb%;bZN
zb32}?Y4KMX>^z}uv0yTz>lfW4KMzgJj?q`StiWE%#rMKpzBc5_#{Sxp3kw|o##KCQ
zZFW7nV2;u8eZSxRzI9rEzfRIj=J<1rZJxXnO)hNk<rdSq5!Um*y!Q3l?ceUC&CV5*
ztN-)yuq98z_dVZkW&iFv**K&8PNmxMIE_07%sT9TRxg*ZU)WfzZn`Mo^5kuzKh4=w
ze!acE{=UMx1)+=7XZR}^A8&E!-ZeENHa4Sl-L|`Bw^{$#zTfjXk2U1@=3O-#zgsXb
zV4PUR7a`ZOy82Gx@y_0h%EuG;Ia<rfm3CWhyeY)=)`9O<?LV7x{co+$nda;k|1Y1-
z&KSw1usP2s<l0&HXLc_ZiWJ2ix;tlmcQa3C+W$O>nNGj6udMhu_y2zF_-An&6qr{m
z{yXQ_6YT>wFPd0qp0rMI{Sj{;UzU5phD$0%>`7Vig-4%M*FSK)SNr|$XV%jfDn)Eg
zEYv=|n8`se{mA5Je>N?;HS5_NrQEnQ_3qhn%Ja`P3h(-UuX^p*mCLROYA|nlks9IO
zvnVxXZI402L}s7tRF(suZsr_mb#YQxTj{@eNAwiN%Kv}Ao5wt#U%xMQ>;G(lhP^*+
z8dim_7BhE}jEH^E&0p`<@crlW`O)=@c09Y8wR&xj$Kf-j*JIP`{(N*-4ht>p?=Ujh
zzUZZrz?19o^|JihW$N8Yop*2UI4Cmj%CkbY_Dub@2@)<@UHuLUCrl1juk*f;HAz{X
z!6&Fe*6HJarlNbBW0Y3>H}82ZSe>uD>;&h{01I`?*v^!-3#~2xZPtvQ)i=K@Weo#^
zMQrZ5rti8@f%2ji4VtY}uK39rrF2y6h<WUO<#n=2FoWWgkG}+6&2%)^f4O%lGCN4&
zcWuX`_$$^g`mEn&Y`dLj{hCD}UZOy0L*@2+Roc&+j!k`>;UYKbYv7Zo2j`x+^ix3A
zs^mrF5Am<N_WGnx4BYO^mGWMtxu(1B&&T82PU&vHleC}X>4Gcwm<>)&{XDzqc~47q
zVacY;*P`=tOV@pnKNTNnv*nz3QLfza8Iy$ex%^-K{IBr$)>#56iI-bs;{qqk{q3Gs
z|4}^ky6h9T;`pvNVRlJRI`-YExx-w*%J-m1RMj~tOm$9t!0wvU+M78#RTQ^Plm353
z<$83!ZQ<rW&#U5Y3)!nbV7;;5fb(L?-W3y$2%KOGKEOD|V)CbO-o5Hgei@0=xKnc7
zYz$}R@B4XdPVKjwhVvKh$aUWK*zU}vnQlBOAK(8JTjKEIRcCb0#-l-V(z;*Y|F%x}
zqu=i!BiW$i@3}U)_sg9$J3G7T$DYHU+9zKdi%id566|NG`f}$n2RG*vTb(w##&F#~
zy6)U_=2J_;BM)}fF-qRuaYDMIZnAHqiT=DG?||bccRl#HU9|D?|J^gbii=&WRXDM7
z-TD)E-XD1?5_Gifmn7p(CFbRq+1RhiEcnFaB;(y+TywebK?6%*$-6Vm{5BKL2}tHf
zPf)0iclnf<Vyn5!za-`1BCqJg3701xu9)95UHG)b38(4*d()pkoayl9exQ$-*@P`o
zbKcZyW}Xh&-v2o1kI{q$;$fR=!$bIl*Z*JQSf;fhac=05%WM90`#1QOFf7jMepYis
zVgfs#@DHEzMiHTptN;JL|NqRM%Fl1q>q0a$CkSsWdXuu9!|9o9!2w1ymv-SF?7A0D
zw+FvtpHUzC@b>K;+iEy|1TTvHeXsicO*K~CS5wYEI&b&$$>g_tyN~}|RUx+_Euph)
zmb}UPy^FJ5=6q1+tBJ4udNrcV=<x}5v4c`_-|BZ>>I_e5`0vjWm!y=)8aX>>Q|Djp
z_ycUS>c3tMzy0}Kzum7BRxh4e=*4+lTT;HMe&V}-m;LSUp8Nmv_1)OcvZ#ptC!aXm
zM=G2P@|5}X?fw1zcQkjuUhUk@cX(&huWwB6zyE!CO<_^njq5rxyeD6qTdj!ybcyXI
z^M?Sx4Z=%R;`=&xb-qn9ytc7aR-j_p+3i!zPUJbdesi33@%a?P3C32dm0tTe>iu{4
zx_Ot4+Ryomtu5KlYv`T$6u41QPgA(I<4M9iR$CXz2|r8NLc*Rr;ku)|XSzV%RFy?f
zxdK<Nl|6DMotf26Kt-qYlu>Wa8P&OVryJgstzni(;5;$o9K*{kXRjXiN$)$kg;zz~
z<5)(|!m23>>YE#!RtR%!n!TfD^Zyrh$;xN1#|qRQQ&qKd;7&Xkc*aogM4r>9l~r>&
zT-iJ{7VV$&pYxOo&%~Om`wBL^`}U(>PjiCnha^^}e-+mmeC*yyKH{Gow=$z-+E0fM
z+Ba1$SMQ2ic(O+@OkH!rVX5cYb*^$wX4iuzD0tgMN|);DJe3X)nxN3$ID7q1t|Gp9
zJ_j3hCh8}rcPhL0xkSW2Tl&KO!`JE087>z&i^!Z{5mN7**vptw|EQ%!<6Sd5f1fPx
z&(}|W?R(%*#<1|e%(Rw#_wANzES~>l<u+pEwOq*OectA?&z(;j%5I*}cbSlUV%Ond
zd4tYVn;Vnw*m3ivh^x1Twx0BvGso4=>z?@2Y5$M9DzLY*vKtu&ZRpCnv*V-Ank7vJ
zO^Y4Q35AHc#$8hAzWK&%NBx&gE^+_oEUMJgGxXbg{pQ?`iG32zcZ>FAJg)iuWU{}U
zqGM+6hLDSYDz`>&&s*#=t)Sjj>`hL@qm5}E+<%Lvb@fbLY3A9?bHL+)i?h2(*}Avq
zSw5WQj6c=H7@_p%AIk|o2AL`UzTM8B`u$e+dh^)0-DPjpyf)nWz2gz%)RnByob5Rs
z*#a7PnOOGEIcKikJu%=^=$%D3jyiJBu_#R1z2HyM*~br@YfIg}l(<g)ZsW14{)b-d
zt{&0L+t&T7+3Vlq;M6s72lv{ET1*D^ldetO5N7`4{>7XWrJtTRR_i^Qn&G*sc6w3m
z-7|tVwPr?#KV^M6#V6anP*GF+TR@3%IM4Q;t%v^G$SX6m^X)N7o;xkWeb-Fox(_W9
znHLuw-Lk<zUeJI2g0}N7(!`{X%Bq~5oNQ@nQuRk7Zs8+?kDh0~@>#uDAa3}$czw_*
ztMYd?^DfA=%M_jX{NilIX@SZ;pH6ABcdVau@x#P>MoiB-rX8rOxGHIy6=I%0^M=<x
zb+Ig6fvFvu_fOt4GCV&|?-uh}!QBEJH>0nu2weR0%>MlQ`<f@N=<;6bD{$7pf1}-R
zk=0g)lXnWP7k#v8%c>tee;YTQHNRgoQ^M`4<3lgL{B?);w&dO26(6|mX4-6Bae39P
z6GJ*KUNP+!*I&mj?=!Qa;>XwN@pU&j=0}|gU-MZd?6zOArn4ir;04+8I~U#m%)X<i
zH&3cNf7;C{8+Xqz*PDH$?#sdQdzH&gZMJRqu@REJzdC$<dttiMnZ$g_P1ZRf@iiZh
zHWy?*(v`Nat4UX?=tz32sL@?{dO}~v%4ga(+;%~GQ*F4PG}v&@o4&ng>(-o`pYHyC
zw|l+0kyF0p`KITsYXa|d@_e3lcE0_7!RpTRgYBEbecBl1=1slxx%hvf<jpfe8Nu`3
zF0(hVklj2{_C=n;fzSVDSF1BsB&IHQ@3)(EdTRCUlNYnf*DWwQ@R&=B*=F4WBg;u|
zPm6}Axs{3+vQFidFnEx)Zh?_YUW{Yv4?SUf_U#)dYJOkGU!Q#L`HcNMn!B(6pRrx`
zQ;_)i6ZiQZJzD$vFK;2IcJq#wshw)SmuxV)XO);Lv$<ueW6Yk^xI&d9N2Arw&2YK5
z_uT!QXWmbwo;0jG5pNTnZrLioIIS|_t=)gYg0MY>n#OSqa}F!VY<fH^_KuxYB6p8O
zr!>!jLSMD``))Zi*P4sIys=C7u(#;biW`UAWxl4JpXV!Kp}byowZ7t%11DCW<@lYr
zccaIYEq~no(r0YvICA&Qy~xMO{Q9grG}4syA~zk`#X8G4z3=XxoD`vB-w*x1(W|{)
zV)stNSIgz<>|2&@xX0^}lk%$T&ed;gJq1138+Xi>Ty^HzRQ_2rlv&I)It`dr9>$*P
z;b$$c{M0C{U0f-ovBjsh{<l$U)nbk%4GwqC`q*1Y9{MdbTjZWZ8H4(%fROiYb8IR%
zP2^|vPF%_Ft#oh2+mIMr@o$Ybx2jLS=~Z)8;AIiYOPixtDJ(tHMS@pGsq@*yz4z1S
z*XrzkIBB}mZX5Bq=4vyG>D&7wlK(E`2w`9}`~3BPtfp!Erd_>rf}H)I`g{qzxN-AE
zzbCh{eT;(M>`6S_wqyJ1fZH1ux-82+x_Idnp`d3$Ov-b&{@X6OJN$^i&;4eGm6cYX
z7wFc>@AS%bettIX-}wrwyU%9?RZ9xXAJRJP$GP>-+BxR4E$bC8%@pNglDvK9$SWuD
zhQ$eAq%UwzxYD-y``7F7|M~MHB`kidR(mC=_qKCy(9WXN-xFUr`4sMW#Pt1y;I66b
zDkg8YUAS`2k)vCWf8X{(;I>+)OVb>!LZ7a89KX1>6e_NXiM(NDVlTyFv~6bW4m~p?
z??mO#*RvnJICW^6mfXi&!AA}$cXBMuRPr|c)NL#HcED|l56AP=X61?J8GHX6mdLNZ
zSZW}Ydh|n~YGHFyt?I2KJ^Fd8%9E8B&wFWR^z(&N#p!^%Jkj18pLFY;lHD2MeSV&8
zzR1$GTY3bIw$0qj-S)rqd!k)|ipDFIi!Rw-wi^%3IS_ww(&n>wI2HHroqgW*m(u>o
z&1oBr#NTSK*n9nP*#)<0JB3!6=kAN#vd>L9UVod)tft0ihi1m9pVy3iepmF~nNJV?
zIlkpD^$7X7%zysA-2ta0b&O{AYh7HE{fza<Z+-zbkvB|*o*YaHQ6X+uY<gD|McE1{
zeVDM|$%zA;TN^J6X_W0zDL#9G@647A-FtJk>PR#mID6*xmxt~0?_7m_sypVtn6>y-
z=PC7jLQT7-I132c+gIfTMDD6|;ZqG_eHgu0P`e|^C1-}3?<|9O>z)@s)b5;kc}{))
z?QZ`&Us;!Dtvna#R~Wv_%xTTBpUHn5bUL(LYuF#X=8#VNn)jso(23dCI{b|7_)hV7
z^HkmX*_^h-YP-u<W^-eCtD>B{oUFOqCkA%7anA0QS${bvH|5wDw~W^KGS4YzllKQk
zDRnYc>Z}*3?|A>v{t53kt*cwv_k^C-xL*-zdi>DVyt`I;Kgv5V&3<K~6=Gjte0lPV
zu#oTHI-E?VpFTWy?Ve-5TLWKkopqDeWXe<!*fmr5Yv=8R=T<kO!|g7)ya>=07E!z?
za!F5IYf72?(R+;n_ZRMrP`=bta(v~7G{5qM+;|C&CEAH6o@$jEKj+B(E_kFpdvDd(
zq;^M-*b8SJQpNh0?r0NL4rP{qB_!{^$F*bn8@{F@lebM$YWn8I%UHkubco#}@Ayvn
zRI9z1a`5iV8z)rWyFI)2`=Y3d_V(UQ(@)hfq~*_;QpIN@exm!V&bnIu=q(w6wG+jy
z|Gin`)5`akf03PIK;k+5q@{B=3Y9%&c|CQ@*4@XqE?W}i__q0z-rg@k%6ze>0s>MV
z$Sm%5_pFxb&wU!5zc=;ug1c>g<{>kCy`p~=aB9md876;JwlibWG*0!qBz!Q9ze#b@
zo}T<?T{V9;7M*wFV{KwT%J$%4(#1;)9GRoVwZ(gwgM1hL{wV#=FhhOHX0?6Vd!%Rf
z&O7C{Ox{dcr**b={lwE&H?=R$pDTE{^7-6!KdYB2)jJNqOcdZ&R9{*anUhj4R4?T=
z=hv-GR;90IEcKrLYxR^Xwa3hhT`yR_*>HHC=d!s0L8~`k+?pL;Ep(z;?7w(w+~Jd7
z9<Oaa&;Blzd0jzYZ|u)=*6(f9<LcjCxuie4RHt>iSC{|9h;WIYla9!){o8%iDm<V_
zaC_{`?fzz)yd9+@*EETpvfo#G`p0t#6S2xX-$e%3cIMvR=D)k@oxJV~`Eyq%D%Vyk
zz4o7Trz=^ZT1z`nSyASnR^fX~2Iq}Ds#_{FAJ6{z`MiC8#MZ2<?;rEN($BuN<)zP_
zzZ3jT-0OGlF3;naS?~F$YTb&UP0~l~?N^u_+h-$V#vo=rXHKWgeJ$6Gi7p|j^7}Tg
zev-Is){_UTZ7lsScp7C39XD~Cb3MYl`s0oi`#8hN!s)hdGVdcEJ-VLt<Za6>#@Ug4
zkJp4fIWyC^*W%qV_5HE0v)AuUvpB0N|J3M);iV2i<uyf-i>7=$d&bRg>eYsLKa-0|
zTA)6~X&v{Nx~V(A2i*@@8L_RPsQA;l-d>+1<;i>g7sP#yaj)5vyYjr7+Qx~VIVqC_
zw%>4jW;e6fXKzn_n)Pgx$u)mi>((y2xz<d-h~-m}vAE^4U3+vC7tFTwJ|Gsjo%Qpy
zD`#U|cCWiKebMZlSIQj(*V?Z=+p{=lj??|x?{}9sch;<3H+7ZD;*Jehmb&yfyhuBy
z!j)PxC$T#Df?@o|7e6?hLr?7x58sl$qqM_tmCPB_A4-o(Uw%;SaCniHrrgYaW%^m4
z4*iSYqI^y;8(QQFwTXUwyF$OIe)R&OGB2@f`zCz4drQT|>C!Ig)-C&-W@o=hYfJs0
z$M#v%%*fEH<MG2&9huL2Q;$FUzRmlY%gPH5#h-PbZ54fF%z5`rV)x3}-QUdr^~!~X
ze->?wQJU~6&9AH|>1y>y)#))sw$lH1JnpM*Szv1sw$N6GBXGJ(uItX0X)7A9nuo;p
zndSSH@vL3WQ6YHZR+`!rJ@IBwlckS$+&NHpO3&}){>5u1n15Qg`<<0z$>iOq+Y4Xt
zIh!-8E{ajv7&mi5cj2eZo;A78YNAr~o+;UVbt^n7-OYcj<VTL7*gDmXKc+3e?7rux
zXw}TTXEJsN4Z>4T`Z=cjxZf4`VeQFl`dh1Z&E$U5*=@aL7OUCQIlkfM#pf2BJL9m(
zI7ZpnRy1CJ*UZg-d^**2_bswE>hUPPCOmoNjQe&UooyFJZ_g|Ine+e4ks#&L$-?#O
zu2t)2Tb|~hmhiQXo7;SehuJRmTW2~9_r5*aEpj&Z&*cAaJ{Bp<oiy^B`6AA|SS`S3
zQGc+%?NzD!lg?Q@?wR7OUCrzHahK+?ZJs?*QK2Qq&tFt-p7?Pt<J7etJq5QCFLbw7
zNi02oG3Zm7#N9KN6(;|hh4wRMFVg&R`}cd{t@=}o?w*OPyY%n!xsZ16?X{~Oi-H>c
zk#$vm`l)wz6uJw(Y3H~46Sa7|(m$mqEcP4qxN>KxN#9=m*-1q|pJ9oPzUuqk=YOQJ
z{rG&|{{F64j_YT(cf4K;noKiEeRTABja*m7=}OtX8HF-MCilJteknH${9xNI{Q2Bm
z>;CW8O8G9lynj1f;MA1M)Am2Q|2CC#_qBOdLSBz5K7I-oPk$M=%6;dO=}o`9)b;1Z
zc^OI1+_?AimsfjUxas{)G1@otrCitH_@4<sMYBq-1iJSY|D5vh^4qW1<MX>GJ6$xb
zc)Ibp-0OpG`~LlUt-nw%@y3k{@pV6+PP?~j-JRRwzpkEp`Sb1e`*mh+tmmFid!2ot
zfie8^>?@$Q`c0Wfa|#wzh~5H?UcF$Rdghp0S@Ns<cN8XkOKUsj`RkPLb#K>oJD<%u
zeX@Mj{B?atUd%q7|9r^>R_3JO%IUuQ*X6HwcFvdmvijx`z4N&#=KM|BU8)||;qT_&
zcazTj(p~S9fB)C+4FVq3#=Fn5O-(Kqx%R1aTWb#kd(fmej6#{Q3qxA>$j#lYv>{Dd
zoA08+gC)ZMF7DNtu;1tXVL^}CdpX`mc{d3Ngs<OwwD#?Wvu3w*EalhUvwEaaYa|`B
zCt=^SHIJHqUD)%9<As}Ezh_vnpZ(u2yBF@VIP)?1DZ5<71C@_|_V?S{uNKytbgoqS
z`47i`U$4i%R=Vw`(s3qs(Mh|5A}S{Dzx7I)&eA{Fp%?T`>1+EUY0J_xm+}h#d_2zo
z-0H~$=XvFy%3@}`WLsykW!FUQzSvv3s(TLZ%loWlJyCAXu8Efq>#x1ml3pwwv9d5K
z;92^N_Ak?xto0UTTzW##{_FC2Rj)qq+y5!J-myIJ!{OI%eLn;jeLODu(S)n+M^E09
z^!c^hnz^lhKAWBYZtL@T)%%`4Wn5?{^!w*Y@wkeI51RR`UbyDZJhJfh5$4)=JD>AC
z&Au0X>>-2Qf{k%yuNErs$9KBPvUB`c{`k+`+kSg~nz;9eH>uCNw7dNM?>(tPDYfRD
z)9hlCnCGdPm46Rg8T3@0^W$#ATC2br5tT7Fw&&kJ_+y*0m3FGox^ijG>$@3Z6FW;v
zm4B%TsT6UansYsvQ?K&u)$n**2Kma2&w*}V!uT8m)c1nM!52HIZv0!egeOjNts|#?
znYG=QvYV;XZ@Sbh?TKg?iu+L>l6>*j<ORLKprUzN-|{ryj!$w`FBS?1Oqq1x!`i*6
zLdpd!kL*nTsyuq#c+Y6wQDJ|Z!X-y;RX;o`9&d9Z`q<_Nm8CB)rRpSsx`IrtI`dkO
zym<Xex47N%(WlpSPac8vY{|SFRiJR>;Dqfx=?6bMrHY3ix8eR$9x=bg`8Uf>>+?*$
zUh`PbpZ<M+`o!KhCJ(JjUVK<Hdye#x>i(+b-|zj7Ues(S8`hQ<9U)nDE;04U4nA$?
z)+^E9F8kYu78bKv<j?#u@5Ys>o-6LP-ZQ%P?$jSS|H3aXPIat&o7=u>m9}!v#_c)Z
z-rU^1V-v60jfAb+b6#Cpxpoi#g=n+XQ&Y?mQ~m63Pp!V~7;)%UudMYp?+D3VPh%Ww
zyX5yy-r00YK_|vB^~L&P)~TK%H}=Kc`?)3iy5GO$YTLZ4m4#zNFFn6^?(24?3EC_-
zjtB&p6-B+u-_*I;HvQ}S3AruYd+H-@ZP6@hOkQwVUx>xYeA9=zXW#GFn;#Nhwk4!9
zIk#oKvCu2UyxmVvPnZ7rqw}iZY}?J>Ze<_OUEJE`Ai=aydS~|abvG_Xe)s+KHS37Z
z$rIwcc78r*og1GdoAX5ZV4TZz`-d&UIsc|b=VcxdpH(OwtitQ|WQm&!zuUfTy)_f1
zf6g#ml$~&_Uq1gfcYm_VI?o$2rtyLv9S(Qy9(J3yK3aK^;qI3nIS;;GkH7!r_4V@|
zhRX%nYurTQlcZ<*>O7KCUL+e`|MAh$jIx`)K1sr#&nrGMS58t@p18bc#zpCgQa6fx
zyBu5vI(AR|ej}Oxw)(pTE+uIz*PQTQ8?A1b+ds8)W_?c14Q4ZYap`HlxW#k|`hLEN
zpE!Tk=X2KQuU%Zik;2q?p_j+B?B&nr^ZWmbJ-@Q?zN7TSv+pKpi~n4es_LP~Kh0^+
zHfhTf9apc*cR9EUa@;*p5^<5=?tjW1wP_x!-IUfI>naugJ@L}-E+v6-<!bvMay1_u
zPqT-wkGtE!uAr=*#U{CFPQXlGvztdwTwE*o{Q9%2;qhDRpRTy_=hy4?X%7xGy7l$-
z&N(;p?Y7(JJ{{Vi^vFr!TD#2pu#$hb`~){}9JzZUq(Hu==vkhM(!{$*KJ47U5uLNK
zb>fLt-?q=GoqeoVTH5mV_J6fEFR0jYtkmxd>zT7vy7RPnvc8M|p>GR41wF(YTcmH+
zemMBN%c=eDl=?p(+yCx<+-H5O*GEXTf6DVmzdUv>Gz(y<0a<mAf8Rpq_FK!|CG$?4
zsnHq{ILF+cBk_9L(Js-{u2^};ToZpm57x#V(w1@V%5FU!;d4SF)qZ(oDXb0o!m(ju
zsHQq|f25zCyio9eUZV@4w_;CdzRbE97*~8{R#|@QMaNc6qtl05VuQ9GipVNU*9@8!
zS99i>vs2O%Y0Fl1#dhV;;1zLSLXT=G>0gu3H>ip8G2ou;(XDjaJ?7XAp{A+niM55h
zuN-(*_)v4jp)F=c-?C@?OG!GqX{FJ{-fw}6IF@XkXn5$1N~qq&^aZESF)(H3rpUZY
zP2juLsx-ljDKqy8xBi|FYUa#mwsdBg6hAw&>|SKzGQW~#3pQ;@pMQ|=$rQt5i<6o9
zXIiH{kEpYbKf0&Z<-beUwJDu_C;KJmG?h(d0~z_p)*`s_&p)9$ZhOH=?+S~BTo<>y
zRAwAruxUeOx8&ZdlcMwYeqFOu)cvMPxs%3!on@JqmnEL%eS37d%bGh|znc}*?zAz}
zoIP{DQJSiuz=R09`t{8}cNWVQTn!D6RcyDgjg5T4vPI!J$U6%o_MP20tz39_ucNG4
z$9A2IUK3At@v}$s`dWUxDUf~W;<q)Cn|Xf88?mo`@!tR5S^w%sHj__$&rhnq-6w19
zcOa2VdS~S3H2EDxNsPOU>ZSMgi#2XBGn#$bcRu_3_%3aJt<Tq=#@T#}$h9zAar?-+
zc@~d0NQ-4@AF7+JJFoVPr~2F!-<3yJdd>WH=vzehw2({e@--KFepNhqnE(IZ-=mrr
zw*LL-b;Q;$Wx=UGVvi#?&b^ysxxd@gli|X_MGDg<U-tTV>x#Op%;j4r=GXmNxk4iU
zd*%(6ma{v&R&1#K@J}UVQ`Zg`t>hKqo6~%i9hG}`+}-r+?24Lg85a+onQeal7Tc!C
zopWZ2s)an7rg?2^w*Ex_-kOeEH6@E=O`mPg3Hu+?v!ia7>f^VMrfYBRT={0jrtT|V
z^Ijxw7u+7C{M0vaXH2{6Bt^k2{S&PbU-qYq-gW!7d)lL)owfI;KDw^Gt@7xcm)jOR
z*XsJF9lP&^YW^uV*U5dpK8JW4i(M6@HCAvdKiY5f^WL|02Xd3%{e1g$?a@QOa~?Lf
z@7N`3Ib~t5#I1YM7LI4nNHS#xrpSEd6y36G=AuQBllMOo_~50tV&jTRz6tujLlajE
zW;%SWc>1sGU%#EkhIrE}_toyzZqK`$_k2-bi-_HN_kOwU$5y}B75*=K`}+F$|H9MN
zv+Yc8Zi~|Y%n_2ItZc6~&BSKWo`2aazTDH4de$!3_uo|RO1u5}-xu43CDsJpxZ`0S
z@J&2_n%j@a?5j>*Ujm=MwV&$iWBp$3+xg)4#r+O1+>W)bUK03E^WnBFZoN|XAI_0_
zKe_(j&*xSDtZwdkzPMlIT^O%O<iCY$OwGLh3C+IMp&ecPbZWR%VePE5nIft8mE`S%
zZ|pE{Nu4da%|Yf%OwGrm*OWNc{Iodk*gr=(V!rCRf0sPlHyAwn8NeT}{z&fnFPD>B
zI-?)Bx#b*l5}00TddK31LtoYRyXEu!EaTrT`u%Hqbjj6Kq5IpNl+$^cmFCvGcbEU0
z@VUKKVZowGHN#gr@wN#E8cNzUyS6D!^NHLW)^Ul=Y0tm=o}LUs5r>p-*FT*aeg-sL
zz{$aR+_q*8yQGkF#F5@LYt`-MO%`fo<B>JjE>PYrCR6qxT>KPItC~Ffg>%>S&Mn+q
zSKg`EZv3kFyzTdGI~Ip+xbXjC`)^$#`7V`CnJj%@w$tA(<WDxJaq0Tf{KNU4=bFd%
z%ls}JUvFW*UFp1R*^Pr8bM6WW2+1woBY*9l;gOS-GZhz}n(5alJ#)otqnqpnb-MGK
z|2bC1{RsHku6x?;!3nALZ}NgFB+q|g*}DIZqJqn-|EV(z+fs!m7xX`yR4=^yz3}?G
z%TG6JrCYJ)rD$xJZ=WW-d8Osq=C1-;Ka3}Tl<P{VD!MgaX@U+@qqOB3L-#G~dd}Vn
zJ0#a~^=gf)!gP)$TPE%m{+##9$0x$2%Gvm$zgF#ujTu^3x8}(y2R!UOGmGPc(-x)e
zb`_aCLE4+{m7Kq&ZM1A#Xa9kX$K|Rw3(T1FBI?L|&qtTGm~FB?>uu9>O~Zx7<=2(%
z0ng@MbGydB*QxT%QTy{-%r?D{KH-`B*YzlWaFzC#d3g_GJCjS2))q(|Yh>y>uX<w1
z&S$f-dstdbl=g40RPj6Evi#_@;;2ro)#2vWduNLJzuscDDWb4uVTk3<vk&~Xb0ii%
zo0)#gP3E#taqE$j;?k0~Ir$0;udR)iHWc10{j<mToW|pLtDO_Q7l%bjOCJ4vsX_B^
z=&sAUeurbeXa!!`zHhOm!T}G5Lp;(vOw)9u#iS<$dutdlcJ|qPI<ZFPecM{S7b*H{
z^7KA8i=4Z3>x7e|-uW*~PZaZ1*Wd3sdDO+dvh<3)?!C*p`5b2DQrDKBmzrC2@v$EJ
z@`%+pY?5|N2)g(}`+6j+QPIMP`KPu#nXkQ}DoT3h<IMa$PY(zNotffm6W~&KeAx}1
zEmqw8w@-YE`X3}0Qd~JzU%8@ku2tziH^Z)T0n?l~z1FC>aFxDUypTD=F-~E^H8-_S
zwQ6C4Q$vkD->-VT_UO!i>Cwdp9_M_G5dKu~Dd_Hz6(&Mmz5JHx91O1;QoAB%MPFW1
ze9rQC$DygbKimE)hD@t=+GhFHy?ym&cbC;Y7erV130*rIIsNi9qZ~;?M&YCLeQYK*
zy;fe^`{w@z<w<*k8GS`Lujk#b{XTc@X<_rGL&o9j!{op3V0PYqWdAXj*FwMTrPG(D
zo}OkF@NC`gcUif75A!<@Ht{Nb3~9M_oA(V9>p}VR^X=`oREtkAUeTm|c+sAa;3(-x
zy8xH%`@Wg;*{oR_T>D|m-Y1j1*G(_s-2YVNrQpxaZuXZyhjbXYJ_!|STY2xop$`l6
zTw0cU9-5!O=i{+^XT-aDthD+fRD2gHPLX=Mzh&+ZErCDmM+@~+kKVQyV!!x!+e7UY
z&T|}vL}sqo6cFNm@Ne?3l_qYiDjFuK5?904#oT05)w(+6np@lUH7AaJZGLOE(f)q*
zdnKQV>U-AcKJuO)t~q;$(zojB_j|ufe>uGD>H6D8wiSE&9X@}z`oGtf>;0}LYuJCf
z$9=j}eEw>2YEF{Sm21DhuiO33DCV9`-R92NqTD3OPt2<e>-X($e|upITO%m(CdJ6A
zPLR?1uu3g)u7K;QaPC)@#n1lu-<Xz}Af&R6>yX!%ljfqm$KF3Z`)l%^wLxm{<F0ex
z`}a33;NQl_f{Gi1HZe};P?ptSx^?2*&66saRf5^-dzALiDVi&@-fn&1!h0K(z9}?b
z-}qr$*~Ge4qU-1TO!3_FR#y8~f3oNw9cS0y+*#^s3GX{4Z_Q8II(d`t(j)Bp?yp=O
z&+r}YRF>}VkBU&KoGq#J_|r$vLmU!^6DC!w#TjcD_8TW{$#K3a_>ON{cgrL@qcWi!
z<;M^1Ij;Gbd*+yn=GtBzo7EfE#jj0_NnKKM$l%2FKb{)zlbgk-?Aa92BOhCI@Luz+
zC)x9=6KZ&><aHiSe7Kz7;sHZ-M$=;<yPCVtJig8k_2azm&&r&*w2ou(y>|}nmYXLg
zzP8xo$o06Q>{!z0j|*Q<{a$r;fr4F5%8f;QvQ|g-l|J|$E7Uo0>)|JhBmb>jBN@7A
z$~8AJ@$l#$>?=B?mQO$b?|t(5`?-O4H+w#O{qx6XyNEZumXp58&Dv0~-SQJ7%Mt^X
z@($%Zk)+E->^61f>2by@?v~%bd(D0R5mi5ny(g<VCZADTmK!B~b2sDZGcNf;N)Kue
z2i*Lf5SzSS;?jOgA-;el(Mz{Z9BS!iSa|OG%p*Qd4DnhaKY#mt)nu2-P6?g)D&Y4?
zZ<b59PAuBH)#P$Wq)V0el_(Yc?_P2KT5EgXe2tiYef5=-qPC#+V9fzhTc=$Inj93?
z_WFdVd)^j1;#E4ywbubuZp~Wcw)}{=xLR<Z&@_X;FSeK!Ewlf!h{fZ$UJl53zn^<H
zC|<ZJ&I~fh@8c9L@xx{se@vHbo#^`fVcVg0hwuO%P&@E%)e+H)n>E-3N_j7WiuE2_
z>0>i@%olxq|K6jL>TN8AIWm7Im9Q=CaA-9%dNnQg)|Qz~niGz^wV2)8v;9{POThIx
z@*FLBc0Bq!|455?`IxA$f48yj!_(u3b)H7D<fUx<QQLIZQzy+Z>(5!~J8n)boip#a
z?N2!GCcDOZ4?~b%)c^9%)b|#K!5iD={M3l>|Gu!Bv(CP=z+^+=<74knyf=IKZTZ{F
z&I$#}!p<z0>voAPubld`+gNzNJh$1#`BK%o6J3A)O8WRR;L0T4K&k(hd)*hTHEwix
z;3n4HV*f{aitn5IJ6I&Y`ya~g)H&8~Ui9;|$l<+v3fT%p4@Y$+@-|9a<|O9iEwZls
znWka(#yvv%Y&c6%ql1_9OwLN@DF^djsGU2Se92Hqal$9JZ)GpGF7Pv%Fio53ri;Sb
z-ZxJdAKf@_huM$4LNz9FR!4tbt-4=W^Yz2S!>zG)bvt&~e>$mtbo)s`|0?nC2ifIK
zCVz1>6JJv+t`3Tmk2=coZ>9geYH#yBQ@C}qsdvEJ<ANu5R^97A=FD&V#j@~2VaNZ+
zm+mjWr_J<Hz$05(*}qI$Akz38!$+|rZlcqDt#>!P0ng<JL>G4c5}RC@%W><RTA6T*
zm$qx)_Z?ewctC|q#gsi)OV2oR>@Vc#_^mzt{qimMstemoq^7T)&CCBIk^8*czm?19
z&FanDdR_%&%l)F$y3f@O-8@5fe!o|J-D^w0&$bmh_k~2oLc6$cl^>~2f9>*kN>XK%
zbmXEV-TbdBvz?AkSE|xn6Df0akAB44dFKlMzPY(My7NbI?Zl`5Cmy<>8fdz<S4Zxe
z^i&ov$q1F%7R+}aNavMW{pXoE!`bfJ#A|NfKJWjz<3P<!;o1I9$|2tAcDou6U-Zsa
z?tbkb*mV2H^AGQ~x(J@&1@*JELRbA+5@Ko2@8#av56TCY1%KXc4S~p}6o%AR<t<ye
zScB=KphvcHG1u|V*guL}LIh9Pfi%xFPB%OIPlUUg<%`c9t|KKmww9;<U%qSq@5kfg
zBHvzpO8=IboAUR9_a6mA>B%YDLOV~Wo-{w1lkz3(klVyMceTsz5x<j8`DZI9&v|9)
zqpOx+v{US6&eL7V%IdRQ5~i%ynzAn@PBVSU)`_Zpx8uF0PQGooNHoLG?q`ZLgKb>Q
z%MJHhjBf8JWl2+)nzC#YDEIBPI>wb#!*b)ulCGSjTb8TNsLit|O!{-sYlF$!UY$DG
zb2^S^l;Vqam%TmH%x@?0)8<nqDD7~{X*3$x#|S$b%nzHoyg2jHlFpwm7WZqJSZ@s5
zKGA`*(mN;JHx(2Fr=2qwHK_GFxSAU(cWkvfS2Rg}&5^8STPJ>X*57&eP<xb>=9;}8
zc4|v5=NoSI%~pQ=n5kX&D2vCk>yzHuSMPdjymwyBTm7}YGEbtk<Hc8f*2)7FF6#3t
z7S&lDzbSw2ZR6*c57*D?k>|gDJh5H&8;|_8bMYK`rzbrA{afei?=5DZnE7oAf>tt3
zf3s_@KmVZ+k6objW)*WOIOl?-aoU?{KK6OW!Pj5wtIXWCG)R4I@10Glr^{8h>WFU8
z+T{2A^5XdYb<H0hemo|f|3=qs$!;DQiw~Dl{#G1NFMo5R@R0F&o8lRt#TQMpOr7r*
zC0%)IOQ!B0{_joPdK;YlCYHu2ERWznsTs0c)q7e_>#67e|9#*8{fC3d<Zp2i(>r)?
ztNCdj`yJ>k=k+_>>sHO@v(tC(%G3F^3baVwH2YeNVbYO~dH*bTR3E!ne!n(8`LRjv
ztrE553*VnkkFVp^+o!kp%caJ3>!!bI{W?8sU%Bri?O%M?=T&IOoc!|q*9?P1r{gKF
zrf1FFVpeoPeCziczm`sq%i3S^@{%rtxW4nFFT4A18(fd8&aMCS^6{?M>vo^{&%nkb
zQBeB!*4F(C?_4b{jfp>UsP4_i<5dqt*rr}uy?$TSf$Q=0vF%llkN3aV$+X!YnD<EE
ztj)2w?C-1lhg=ob_R1{zyX~ymZ5@_A^ZPZ$`rAA2SHIu;-?HO|N6nTm@9+PQsyOoO
z?CkyiF+!(g<zJdf&z{Ho>eaqKpH8zMO5e4wqgD5xl3eMPb%BfBK3_bR9G8=1KlSUr
zK22$pi~##j=d50@S=joUqx2c5y&1Q&DD`X9)~wpst&?~U+0MTB`}S$34_@Vc+_AR*
zcKLF({{8d$y!57n)}T?()w^%!?LNEU{X*yVc}Jh#{jfTG{XK?4g_`BF`JevCulxOW
z`*(qQf%g;q73PE1#ZL=LdmpU*=YD2xido_NdwW%_Zr1MIJ6rvQc~0x;deA^L@2bb2
z3fd$>%-8gm2mgw_x=TVMc$v>e#_VbO@%v`JKK?u0yi7o=b@KFUZfP@flJ2BEv|C*;
zZLP7c8Ox=6Cm0T?mF>yg$hhS7Nq?3-YqX7H!i_!^FSF8iRp{o>iQ2Nl?hxye=+o15
zZ{OkFdQxrnpBvk9Z(rBn^<t6q_Z!Lm+c#UVzKs&(a8Xdc<C<`O)=G{if=nw`URfVs
zKe66x&g!lC_y4J$yJwL#!>;z%yE*nh&o8hzuFTW7fA2kQrkQRIokhz8um1bQ)d*U=
zR65%%ci9flg)xnXSiTpW$k<m9Wmx*^N|?*Bh3{@`Ox|4(<1X8>gJZU8+JVC{1()pq
zd^o(Ua;wK&pFqV0E<0DqE!R8N&)~lMUa<Zbp{OkxhG(PsYgzm1E~ZJF=iLd6S+~cr
znJxZ+<L}>Bt6deMIWz*#iEX--AE%@+afhF4$U_q~&IYdz8_vRub1YuJV9DKnw`{&q
zW#NWm`!<yo77klJ7dcw3T;%M~S#;4hC^o=`Wy9wMGNIqJ*X?+uRUeyj{7GVB+a~qK
z+P|e=;sj5qF?mhd+_~=C-0d6*laD-Av&g=-=Gcs^1yAQ~pM0%zDhrd>6z@lduayo9
z+(>BV4g3G`xcuwt(^o$!@#vmC&&uRArMPiZ-^A@43eLx5TW2e<S65m`&W-R?Sm3f#
zMQ*d65f9^&Q!(G~6rT@$r2nF8L)EPH98b6yRZs17iaLHWo8^f^euL1{J#{Xs#yj_@
zo_f*cB^7Su?<Bs8LxV}R`M`$6!+w^}=M=YD@CV;(ea;(rOpqt8_s)|k3e(U0yV9z~
zq}qN!bNL*jp6*sq-F@5p*O5j6%fPa0L2*qnMgAV*Ye437Hz=PFIv3}pG3SGT%TJ-5
zY_6>xGj_O{mZ%-~)h|m?OJ7v0$<*cGsKnr?w#V_woFd0X%O{7ih%mY;aB~RQE_8B<
z{BuT%vok?OMdG7<PsLdyAq{ozU=z1R8)t>C4x8Dnzwd@j?U#$+*1OE|%3cH76tm~U
zA@0W7HG99^a!Z=aGA(nN(gF?*rkidHoLpvl=59PH=C)>Gk42&3{hH6bg_&nS{jDPx
zyJy-|ZhCop`+7;!tSJ*WRJ+YNAkitDdE{re>Za}Y>vrD+Epul{F-p3YrIIk^=fB_Y
zeXp(x?TrYZ`Ssf7cbqx9UaeZ~v$yIi$JX?7HlKaGCn(N3^h%nOJJ;^l3+2y`y7i?B
zz4Cq^%(U0%{5U!L$a%*ExxZdLa>^eKdR-oFEl!Bx%vr^9lW~2$D5I-_5Q~=26zkGg
zDQ0&HoKG80K4Q6J;)7k^w!2(>>~hiLgy-jL(fKo9U0pr<e*OQu9r{tx$KneoXLKrh
zDka|DFA%HmsK(!<lc>xqqjOR)uJc~{d(~CNYkISHzg#wZ*8YFLPETWhI#FMcq4$T?
zhB@E={QTVe<H}Zj2H&m*r3D-=oer%Xn_3if&7a>bzi+E1)S%rKt?D=@wn<?36JBRk
zzGJy&iv;RFwXZJvp1<c~+uEv|ssH8wM;%&yY}W27$4bAF!aIe>BlY$r9&Y<~X$gl0
zQ<uXPj*t!wciWd6KB~5r?p(CMCOq@`-12RUL?Bi^;bzJdd>SM7Ba~%B?YEo9Pi;5V
zWa?^A3eezK;yNXA$^QfV8(Xb6IA<TK|6yMKE~Z+dBj)DG_Mh5n?a#K|&NF_!Zg<|B
zhQ697CxxtgBQl>gF!LFlon>lley<{V=C-7Yq^F11*&h)$PCH{z{Orue^NoM_?S33M
zwI^2g*O&8)1LS6%3l<Du=@M_;(z)sX0scjA_})y@i41!8fuEO$W0Sq(1W$oPj^*a1
zZ*N___io4IzGsuXH<W75Ryc7_MeTOlsVNa_e4?N5DaP*IQ2ArmwP;rd!2p(`E{7-=
z%NGau&$5>%h?o3mKgK#su;7SZCI9E9y2ZcTKAozM-MiqI%q`D5rqvUhUM-mVaK3wv
z(=TVi02YzP4grsDjqsFnFPL{fxxQwFN4;q7Wc|-8Ui{fQS7`x<h&q$N)7SrZ7wvNr
z4CaXa7yj4niA<$zfM5X2C(*_^#i!yFjx;>pT*K=2T$Gnd$oJR7@_Uuff5i0nt$2GS
z*#EEj^~cMs;$B}{EC255>g${<w_X0#+U&5zrSjpS*4rX{Ay$`T6cmc;vY-9j|Nrm#
zIW?b7?v&W1aBRW}jc0qm-+L^R(%dv-gWsk@94=l{jvo2R<|!Ut@$DAKdXYvYXN90e
zI=_yIKa~#5ySL}({`dR;*G;s2_UZJ*QmM%0r#_!{UToRrumr5vIOeKH`1)pTP-IU?
z2MM_@uk5|P$cEW<`C@R&2>}T<hdkQ%>(%OAkDhJ5Wc7N@=kjJY-hCcy5{6-xuRk2-
zuh+U-cJj;GQV~X12f-7nOcRBkf(quw`i)6Jw$G-9$5}emnEv;YZ25V&{C;la?y|S}
zJKWjMGA_&xU+yPcnE0_&wy^I@*`Bh0g<tFpnf^^z)Aw@mGrwDMxm7!C&5FwFvE?@f
z3~D}l+`1C|zf*mlMbMVpRh|1^A3k(TbzbAO02VL)Mvu-<%jehaid8zn4_ZSkt{W8+
zFY|D}cPz(;yXE(5ce$8J@+2zQln2PKyZdZ*{=S}~!X5hy4mPpgX1mIJ>hSqv$K~r~
zv|ruWxOnI1bJo6(kM*8CHC21<<-eT5Y9A&U%$WVy&_9mr+DH47mUf@M)qXx}KKt*t
z+vlx9y`~&Grk-?qYIt1cT$7W(-u_rp@tFOr>ct<9PajQBk>z;*@Av!vua0yI-wtGN
z^4_=Ff9LPFJk3qFSii2X>}pU-@LA&W^ANYb$g<bVxc~Ayah%hC;<;j_zN(go@{VWv
z`+h89tjxW&MKInu_?E*Q)hU-BJ_`7+e%)?G>@r<8&gj<TI~keTW~9%rz2>G@_;Sf)
zzfE?wDeI<X2&r`&gsB+%bX<MhK0N?5mz?(D!NFse@4jFEYNpa6c4Yo8m%@oJwwtMl
zcN)ef)y?z~dbxCAk2$l=PKAAQt;^-!tDfk2{$ZMUcxmNCUkRg>6PEwVX4a|Aj9LC|
zDThn1!xEQBj=*^PK(Tej{S^xwCTP0nD1Q9)uBcRaYxni^fSZ^7?Q@d_ghX3kXtvC4
zGS0icZm#N{!)?5q6W6HxTC?+CmCn`PQr)h@OEWJoyJ--iRHW(L!)elexz-}};ghqO
z%jc$5eS4GX9BBLfPVqJFdESYSt2=+T%hyG;?fC!cw0^3^*RHnhlcswq3re5;F63YM
z>C4U?No$Y&Q8?k)a&@-4;(;)(IN6o&^VJviy;AxVAsM~qpN0oZfPAT(40jRZKF`PR
z!X-Ku3ccU#Kjn4j6b=38Z8@Jq#Ou%7eveVT=4)tX5E>iJ$@q0%hw3cjbruKfqd3CP
z_nP1P@&9qiU-N};x8J|FCT{PodyX!hOMEAt|Movi;`09b`s#^$<UaS=e!Fp?Lv4pi
z=}Bqd=#EI8`+qs4@5f)i``h+g<?ElfcNn_N+1$OuNmkkA$N&3m|3#N|W$$D?a&m%x
z?_SqGU#4vD+QU#U{O;coi?dra_yrXb3OB0!+49`EYl_D1!@E-&J_sjYcYE|N@}2HY
zmHD?fntF#!^2@!w?XTmLjpyU5-)^;a5&2ZR>92^ht!2hs+q^qF=0==8F;V%v;LPu9
zKN&A)Q(a_g>=Vb6t}r`I?$e>IcebjzE(j4kVHxP=rXzFl>iyd9vAyB(wWaliEXs`=
zmcM@|$FP5*<1hJ+npg1$pPu*s`tKmSe2#Kb%l)9-=~;g(*z-UBI(21X%pSw0Q@hIF
z+qGz~(79asNl9kDub<83&sYD6fR=C>FS5zHvLf%eO!1k=pKjKDcyV#@S{(-y&S`f*
zo%n8v#7)s(?EnASTxQ02g4MC?^LP0_6ZtRx{e0ejZOpE;v$Nc;oH{c-zAp2e{r^8V
zHnGYp>+32T6@UJG-ah)L@%+vc+xab@2smGv^84NH^F6ZGX0rn_?{_)e;^?@%F+zS3
zW9Tw_r#-fxPAI#@U1BSg^?W1Jb3^*Z{i~}&jf>0zm+_i^dHMGA?Y5$GO%{L3lCQ50
zKQC})Q9#fo7fIU?#&?sSo}QlnOw2s(%#3xhyGlB}B`vm2|KRgkZ~vc9*?(BV54q;L
z#yhsVJuyyGjQ;zR|DR0Wy%pLrQyf-UI@tXEayeJ@$@M3l6$ei|-#ayP@uc!2g6=cq
zY^!ceh-ljT+V8&>Q>3GVOZ4*7ie+yMVrQ)If4XmVOZ@DaZyMetmM?4MdLHO5o2uqJ
zE5+iA+Jz&U%jYER{&ilw`{94ZiCHVR```L?d&kbo*Mg}Whh)n3O?p#R6sVuM=+3Ip
z)hpwg{>V#s2D5b-g}aJ>z2vRG)&9c)=J<6Pzhky@TmSf+$7QCe`DVkrh3#^iVm^Y_
zExz8k(IcZQL(7-t$%o3nA?E|Nx~2%6HOh0c>=8}M>fIIOdE{<N|NGtV_dUB7oo~wG
z-*!;pqie@2jakk&ed63SW<O3@^nOX_C(ue52a6pS<JNuKaG0<9*h*VN$sWtHTbavu
ze!BVZz=1|)eb-X0dn$)RR>w&H45^okO}WXFeMR9>X;?~XU%+X`n2BqBrcdT$`n3N;
zJBwW0R6qHX+e8Z==f<48#=ly<eaE(pXJ=-HrMOS2mf+jR<~ilGWA&Py;rIXTdcBVO
z&9$vd19HSqy?Ak0u{&{A?(<i3i_clI9#l1czNFJAsmo;%7h?_Uoh>!rWR7N9sclP=
z_&7&Av}2dcw2ZUymCo0`P5W8j{qLRPKbyVbEFz7E91r|X<@ngDFj*^nos5Ud-&J!R
zwZDFo40-oy(pvHL{TinxshwKs<M+hv@dWv9soR+nf+y5}NZn3;>0;M;t^Ce6vFMzQ
zA$&Wx`5XycZnW)MD5!nCV1nQYuE4T}4zAm_F?9_`iqgzEHgkNxf8M=G$LmS_kLNKh
z-+8+Ve0Qn1E_fh#LMxEZ`S?r4?p3EAZLoS`{W&JE_hcteuc5bV{k9o88y~$@)IF`o
z^fQTddS~dr^t8F1>n^=g7FzTst>^ppEotj}LG4;27O&RElconI3Ozlox7&v=eEn{n
z>)qErLTc`C7A4hFE6!>Lp1Zy_u;Me<<~Nh{jX+K3S$=b^BtNdt6@RuidV5}M_L&Dl
zeJeI_d8<DB%g^5^YgOX0bmp~CmQ#uXnt^e9Dhl@&8DHXYUC_kA5?Qvet@Y`Q&w;hq
zBGV-~<-^W#@zh?M9$$BJ)}HwVhd7_T*?is%G(fX;S;?x<D<4-!CbH>^t==Zf8EIP-
zmVb9anP|)+Gi^qY%YN+BVC*UF6jW+3o$0;EK7a9Xhbf+m^z$uK0?+EW=ak<}6>qK%
z?I`FL(>*ogg;g`lAN`Ksmn9sJE$4I-beF44+4)c6{Cz#Ah>{mJZVEw*daUMLjy#v#
zQ<BBn(r{gh=d@nu`;4_GWZJE(zrDGU6}3H2mYeH=5vPv=Tfh-n6PKBVEmMk)fBdyG
z^^c{8kJD||BXb_GCv{30t3Gpe__TfVOx8ICMf&Zvtb3a7`24lsFXy@YNbeMl{B1YW
zP8TzKS1msA{Dtx&y<(k*(?1zLoa5nt=ro(u2Rn7c6s_+!4(S~KaQK1mNr51Xg8D-f
zLyU6&zWov>*fB*z-DvZ<<;R&F&xPN;*HzJTm?us~X6@<gUH`jP<8IE*-?wx6o+WyR
zTIM}}oIm?z`Z2}WzrV6g)C*5+DR~*xtnD_b_@TskTNR`DLh0<iuM=;*_7!?^U{}D=
z?_0g=wokZMc*^A8`(uJNOfPq}RIuDMeYt#oosp2u!GHhWY(9VHT6Dhb>gV#Ow>q<(
zTexu9B^QODMKxzlE&5jPc)r8O&ZvW@(JprWC;xBf-)_HOx2>fh>hs%~Cl7vFpwBdK
z-}igf|DBoHip$?mc{KIy*6VTkNlP`4EbD4Hw9D-BM!~-quB-|@Ew@c@jo9_>+qv84
z_RjQhDddnZy07qk0?V3KhM@OPCi`!@>on!);aMxAwyyf>qgJ;k*KU9Ly~=cHS(*L&
z1YBzVPMY&WspB<hi};#~ClA}@`+hP{yD`xvMtxFu@70Rix!aFgq!nHh{VeKp|6b+g
zydxcgprcQ=wohVtI@dVeZ{~qLWlpoY<QhFXjRZX&2|kU9`t)=DmV%?^V%m;rYlWtN
zNH1Jd-<=_4qv9B4JyHG0gL{9!-Od+^`}Zd`uBIj84Ntqykx$HvLVs^O{ba9;k-5;?
zV?r97qNyA*3>!ty&YhtheC+e?_CGHc_v@6u@m+DG(4gHqB(i=DhozC8O01HCuHEXV
zOH&`4Sbeo{UvQUEK2M`{W5?FrpH6AN<!)99jCsQvSf=UG<1{my-Mu&3``AMH(DmJp
z;X(FFs;4ZJPl<0Sbe^@+*}Yyv<C=$@UCPgxXD$D3=kMRTYty3>_lxohqHE?IzA9L$
z7;1Ynq;SglUlO532iaS^t*6!%TzvKGGrL;B&zA|R?8)+{rOahaGA>-~l{TL@E8|_k
z_Bi&ZzO&6tAJuN~*{tw=g6}L7&EkOPi)s&lEqiz8rhwrbm4hXxPt-r0rpnN4`Qt(J
z=?=lB9jWG=JCZGxJ3F<St{q8Sp!~)r{@3Si%9qZ7TK=<**uQzMkK5a{>(U-2P!81b
z`W-K7xb5jQw-iAO`<mT+ayB<Q#BHT>kNiH*r+&gd&xR>rUGm8XDmEJS^FOzE*B`gH
ze|Y7zU}juOoQ=Vi4{G@{uiL8V?>3MT%x6(u?)3dea{tk;!@m|Z)x13V$}!~c$=hLZ
zf1W;TzHw-)vWY~vmggTf^Ox7x-`7x@l>Tc&c-)=YUK*R0y42jS|Nr;;is>pd=EVEG
z+wXtDCXDBD(+jPeB4Tb{1%|v*CLXJ1hrCj|n#ii{>NRC^t;ZBDwT{4bJ05kdZedu%
z`F^6;W0BXN`l}wcir=aaunX=yufCBhSHHkb>ACO5<A;ituq?l`ulD!Ez183M-P#`@
z7-*xH)ExHjPs#g<(#_j9zgTR~Cn%VFWksNJ;`hY=8xntVTCZ_n<>OT~dwlVe(R;Zo
zHqrXey7l+%m{Zj$Q*-=LR@L)I{8yj6dwS+r*JOheg-Ubx)&8CZI-|vEW%<R@fZ!+E
ztsgS>EJ#TDcCR|W+N|NvymXJ8Qx6Zf&%PdCZ)>*Ye!&StvlWXA!wz`Q*!c4F-U*c-
z4~cLpCwz{HJreEWnP@XTp!kWLph)qTX_YfqbQy&FOPACPoK`;}^&jWY_j8w9)YmP0
z|8&CA<u3Lw-oFn&!uh?Mr#Sa}<r{teUHn1YKRv6IpQC(io%|7rqw`!^bB@QX4^+yC
zXzDp<AY*dASzq)M=tPqP^-+9xD-w$qbWD|tF)>Q1tc<>CVzq0^&JA&Kj~-r~e(p-t
zM9b6NIa}VGOx{y_YWiW#BbO#OAMN>Pe^~SMuQ(CIVDpDB#D89&_{O_oz0(YVNpl<{
zB5i*Z`!y`%ymwP!*B+U>(_1$mD0w7z>l2e}c}!FM6vY$&Du2HJDgRie!O-K&$vI_r
z3f-$ey!P!mDA^poxV@;u;MtEOcfSawoSL!u{(%)f%Qf$%d{JCxVfJZ@)yG>;E|sch
zC7fBBetw>Ei}Xuf^$+zsb}n2llRqyiOoHQp<W6y=#*ByOI+n?N@#hwNHvihuzG6MC
zz-;A%zJ)hlOqySDM7T0VO4o9=#IdO_>slTDD)>0PF8ST6?B?CpuyPNJ;t2ugKNBZB
zNKkA!ab330&zMcrLr2eZkBa9NUa!Q&B^4WmSmzb9{Ce(sK$5j(%4W_Th2Q4{E>!tx
z8CTA~Tqfk%v&Z_}v(gvs@#x%iVpYq_9gkMIOg`hf^UvnL`<XKJ*sd5VIWi=@{8xD4
zf<o)x%U!?bJM!tgW5}^BnP@2DSjyXXbG5gOi;Yrb!ja}*@ow+_T@8=dH8$=vj&R%8
zr^bEqzFgDG^TlbO?(sG6^V2MkH!QgRujSMt^PRh%{5)Rr{Y~Qrqx%1%d;6zobZcFh
z`qOEOFyjgJFhk2Pep~J(X@3`D{qEmd#<qw%=z{%PiBnUW56YL`loTmUc>X_K_j-h}
zNTZ5C#}tjzCqI^Xo-zES^{Kynj!%=ee(=61sb{JYR+_E~=Rq~%>634oY>vAxUk)Cj
z@B;~T=lJjY@z3{Gb&%i0iwD8YnGS|VkIqdy-2W&xnZBL?9$I^%%QR6a^`hmPS=&#%
zI072tRAiEf$vCA05{_|r^h15K_oaIvadD26TWhSvi}hLzl~hk9?W=4Sdg^pT&B`4#
z!XXM$ZkT#UEu8ymA=oYr7ElA_QE*c4*(^ncrNtqj_MHMdXzV0ZRgc|2q8&7-)a0ZP
zwCIgew?|1k?~x~^y~<3D>k|*R&F|hksd-V4O;CV;p!#YK4JOxShjX2qe(>E`0h-xR
zeROP@(B_<VKQy=cc^_T>;TvD*`u1&$9HYb+f&DK88r$pEznQz-XXYihMM8Tt6bq)Q
z8}cpeyEawhNVh7_xvWCHIQj6IkC?-p7RDCYzEurKO});a)SL3_iWN9qM5LKC1)r`A
zUcOCe{qLtvKMwru>fRgQeBfYD6qAFU_QN~h57uw8c=hk()yW2C%`$=0JPv0cV*hP5
z@q(vwT;0#7%$>7h_Evp0jay|~dZhaHz3FjPFEt8xhr54OYo6!u@2TgTopp~+|M(!C
zw_~CAgwJ38%-(p;L-2$wlcr$mN7d?(3s;VK{`lFU#Nk_ikX8JS&c4*`3)XS(@+?VN
z7amvnlp(*Gle>7Gi?4;!3jgWt>N_hxKYOb%v17j5xj$Ee{pYH^Wn<s!X(r?p5PkNv
zEz_gbKe+#|0G)f4Q$O#XHq+7;2QQaMrxjmppH2yG^Q>7XS#bQ&)0)2@kITP*@ip<{
zQt#;-g;wqmidox|5DA_Fc*&r3k?B}>^2_=d`QvicZ_dX2vwOHtMc}zY{l0t8<(X_&
zgN_Z;FBGX?^JcD5y#4>9FK(;;Pg`po#8TAk;N>z?)APk=|2+?1HZO}@8MO4iYRtJd
zp--v8PY&PRRVr;-^yEau26s+|NLMBP8xJB(v#-S{PRw>be65PJ=t6{^KWC9m$*0vl
z=}XUR@1NIsPOV<RW2VM(qf(Ci3E6&~6SwYrt-iu$s^OM(;Bob%Ee>IwMG^r*TfbSW
z9!q?Yu}^6M#}p%`i2|wY7VNc?@;=)$9Fae<G<M(SKd&z?KAzlf|8EEH`o3#zEq3pZ
z=db6Q>#{HQ*VXX&t6#sp)Sb?;?XrqXh4=p%|9*pJppSOA*4q7^c(EFk@YO&=d!Nr)
zzrUuiNM>6Chf(<VcX!=?y*^NBeR#@L?eJ5U$&p_zkI#I+{eIo#V|}u>pPts=e@Dpn
z<+r!D_aCvXx+IX#6W(Y4@5e*XX=$%P({b8~7r%e*U-})K4pX>6?XX$Wj@*ae+?w6L
z@FZvoMAEM2$HzW}!>Ws=d*wE--hI(c`Y+SQRt4u7&A-ZAuDvc#-uw01Z{cQ%SGzan
z@B8_TTj7CYZN@xs*xUr=xIKsYtj};qNyNN;y?+0_Z-@Eq?}&<8uVIX}{WAaJy#pVP
zJoTM#S6gnVbhG#OGT+(fz6hs;Ka=e?R5<d&(f-2$X7xZf`*nQ3uF2Pa2^7wk{yW#2
z<zDrB+rvve1vN}T`TpacBU^KCe=F7d&usZ>#o}W>KVO*r?Rn+<*{0dw90M#bZrLli
z_3z(`xhkw%ukSgdT=40ny8Pj(dFR#VRXn=QZ};PY+{<s1{i=Uv-QJaVch~&Yw;M_V
zboOqWD3p4HcPabMbr!cdI$SfEf1b)LzL`4Rw(f4}^`*WKw5{R|Yoa`&P5-agXj*zx
zFKE%66C6uT<U7|{#j;qHz4>8TyXVU#@4M^wd^#0Zl=i`WSM9P}pjLg|y{#|r@BhE}
zdR+C}jVr$`{OT<X3U)hVmAgT+F1%i~x$(e7cX`{>x7S--h?<-27kb6gTtvT%eRpNY
z`Dt=RY(=|jB#+H0Oig}!E4@%bKr`@}fp2F~Va}48$fGYVE?&D{)bQi_WAPicVyC{|
z**Wj;`gg7hg16sKcyOS$$d+ApeF3PzX3umL(VJpb?7F~)so?C>VpDfP4tIs1MKa4o
z1?^&W16jDZ8C6fUe%<paaoa?prxjX-KN<SYISP7+Gpe3?sT5K5R$2Ab$z4x%_8woP
zttZBE#K}bL*_w!JOJ1MQ0~OCoQ&Y+-Z|znR&}BNM>E2zh*e9nMxbOG7-Tu={$`zTG
z7oX#2xwLWG>6YI&QjUqAK6Jq0085<$gG-&l%FQRlL9v=Xr|?*;*Obqx+9Ka<S`Mh~
zWl&t=dEIwglGbDS;xmSB9GhkuBs#gPo;s-%WA#-@_0$g?J=qndOLsasta;vZ<i9by
ze9eZ+hppm0GooiRGP6C&s<8H3AGf!s!qi0Q!oiMW-OZ=<q{<AI^Dk&%@1COZe%I@D
z@?r*MR$pyg9PaFqvRrMDbSoyUOwayyu-%^zhjqpOd^pU1`}9)K7Ksk`Lpl8G|B5q$
z{2JP+-6T6D-TOxR{92}Tm3<qTKO4`rtou`;ELQt;m#F={HlxCzkaa%BB8>W=99()m
z_Pc(qOqYY2V8zd;(|g}&D+gwrVUx~DQ1MtlF@eKP>2ylbj0^i7TvBz~9l0^dbxohk
zM#D#b2R?*PR+_*88f%|l|8Hm9BF?OxN)x!41X4J=1hSPL?mcy9`K55zS6%OFC7XQY
zABlK!7P%hKxo9>~=&AMlJ)eC%%cp64+x3P=X##I=SI9E)uRm6v34Q&{9OS6Y=d7|<
z2tECCPvNKCZl4!Y%Qqieaoj)s-7PbFP<rv7Yqd4B?$DymLEx%Y3KT=S(c5awXQjSg
zakQb~`mDTe-E9%za?H0Z_QeVFoEslL`<mbV(w=g=<?82i%^t7r*M5)Xef90d#m5^#
zM;^8<-UV8&x&Ozb?)(*DYojFppR<0q<MHw0=jZNfuE{^EZws<yl~8z<wBBWHw;F|6
zV$!BrS2FAZ&nR}i(O%>Fe)s!*_tx+Ic57etn~leB|J!rf&-(2=aH+N`OY-8>;-sE-
zxvCc}tJm#%#pN09IAJGfboA2N*;Ov-(+}@2SBd)m->A3!Tlf!9LxEe~F4oab!GR&J
zQ)aI!OXY_L2WyXJEWZBnxV-(G=9G?)ptUKJ?E9-0?Y7ap{8?P~>HYsdpU>ag&MRHk
z74b#(J;$d7j?KS1v+k{j9HZI4@~@~kC}>moJXL<AR@*;$dwY9*r;XX(BTm`H7aZC5
zYD^39pJ-nH?~hx2%|}<}>&tv+n+2~5St-=r3o0gaw6cQgL)OLY?0Ka1_QAG4$(8Tx
zf4y9;bv?fRuj-%2u~jdZG9UGNlOHa3ZN2vQbJ?%gZvW?_vqvlC9;;m5-!HcL_x8w&
z=|+XbpQ+q`yYBZ}`-vai?SEZYc&BXMU{L$_>-AEOgP~iquD<_Uy63wP=dR8r{g1Am
zY~S?q^78lZ7F`D~UzxLM_I1!^Hx-#p<^4ZDN2IG=d)T{xS@2ohC7xe$pfv+;q&qK~
zpXhC^`={J*Qxv0i?3!H{Xg<iO#px3B$As1gY=ZgfzZ#Sm?cKfq`@L#^*Z)8Jtlw=Y
zytwb@v)Q)<R=wZ<f8Q%V>$fJ?Ps+yD{_9F~Oyw}zw0B$X?S1=dettUpr}$RUY2E#M
zUa#AIZo-7G(*w&6^P0z;u{W)B{QK+n@8?gS@q{0hvHSgI^V*NIj;EV%^0V8${bt(i
z)~~OwM*GBe+Nv8m_RGEfQ1S2QbAHP&7o6uW{>x|m#=!rN_Lifft4=SkyS^^=_>R&`
z`hV9%ZCy3%^yl*vYo?30?A%{><$K=;*0YaKDEHSKn*aX%=_}pG<sFY(uV36}l{Kec
z?#|~kO`lBtLD^$|&8L&!)s;@!Eb^OcW&2i6w8i;MsI{|+iq{9n@c7!V3>&9pomF46
z+PLJ!h0Qze{Jpf)d;0?i_9h=YnaSG4N7(r$y}0%6-$i%%-qsfTZ#R<VpMI9;`+SI7
ze-CHV`S&L$tG^e%wtj!@g|Np9iqFh2jQuF`4b*(%5c~4FHql`I?fm_JbK*n<QhzC0
zIDjSxGp?_@>*DTll+(YS^HSwS#det_=iAN`R4dYp|BExS`+hmued6JP=`0evw^nx+
zU)W>nFBrhGsoi0Ti=@-^GneMo{d(zlud1M>hRMn0fsAJJgn|c$^S{iOUH;~lqr><6
z_5Z^yQx?ixWd5p{ci#5<orUK2Yd*8atg~ymVXZd*Pr*~?HXh68%Vy{8`Y<&-&XQr#
ziTexc{=VH?`%(JbSI|%d=R#MJO$i5^azX2T-mHn-ETt^Bu+JssUdv$(7v&_qJ^NlW
zzngKtBlFOXxKp#u^Z(hE`dd6?v8=Cp!Sd+>cm1oC%lV$WPR;1cv-t~ZvhM`Vy2fnJ
zySrXU_iADOy()o_`hC0GZ}YwimbvQFrm)*c{Ogn3`TN(3hTNau{^RiM@&k<QdmeG5
z2JHX$?O&zhw+D;v9cty?UiekoJkN$(Z(6lQ#Q#5gUO#Jn^iJJx&W&?lAFfrNsDG;B
z_`?s~r|s?E@0Gt@QM%PfFo4CVogv+MqEPB~5exJ3fayD*X8L!5))9!XG0kD!`|H)}
z--{p56L+~O_+(@9@v?~~+YAz}L~4O&eC3#azuWyjyZY_c>$B(d?)<!<^l7l^-ngw>
z!HuUbhhqXKxcw}XS6}QCX;cwBaH;QbLP^)%n+)yCUi5owEN=$|{p~-qv^~q#UKMHF
zA`q}>j#$mD9TNl|Y}gjMIxN`m3Fj<x_Bo)$`7Pscf#Z~kpA&^-L*hS+H0CHQaIutL
zku|@vogrN`;`&c@w>cg>mI2N#+-!IAmTznl;}Ki9(#rZ%|HAKG4q6-<fqtyIYojM{
zJSaZ2QgTxRs1+KvziUx_V!!RT2>#{Ad;QE8@%Hp9T==)EYCT7a5Toj;nJ&S<Pg%3<
zxz<_zZs+r8P~$KzZ&Jazh>CMFjnmUh&c43Bem{p(kB#K^*)gCKtG;YHt+%_+?8Vj9
zeC79SA1#_aLFnnC>Lt4r^qGDLPb~SKyZvt2y3ZHb9<~a9Q*J%;6Wo*xu9{>0kel`9
zC&S}1pDq4*T=~CU-f-`EHqhFl##P^DnsYobmz=NkdhPam^D`nnT3%oMcT#cE0-4SA
z=`T+<$}jr^-VE?!qE`DGci;D$TN{L)<|wZI`;3=KAV%%6>WPBA6_2=ss*BI9%-H<>
zUiJRQ$r^X|K0Dh~qU74!AoO%m-JV?*`b^*N*YCGbv-w%~r{#f5m(ic#`^D#NmoF^5
zxH0)SXNOgRPw83H>oI-L9iLqAnouhL6cj!?U80Y7i7+0KI2Wq3sB7)ETUnjuPCJ@P
z6PGC5)7sSWrEuz-2VPUWzg?XE?a*JAo84~j@9lkmSaF~IiOfvpWvkDNf>uDaZt0sG
z&XJJT8^(G|Opl3k(__#qY5JTa8jj~y9}f+h9JnYZs6Sf#wSdC3dE8mMa&B%q+qt;?
zKDSe+rdOB46b_BRKA~D!>mrs5?*G1A_TOGC9B5heq<_g1^#v|FpKNz{$>b2@qVLGo
zX;=HJ<MR$v$8v9R$=FJ`#vqoMl;Za)9n}&qmy~>%<nGW}bTYs35^KYO?f<UcFTY>A
z_its@dX6VBAD^;jnV?wy`dY3CW0rf5#Kq#zXU*fMl~2CHIaLI-;OkZ4>!fA@3A>sK
z{ZB`Eet%z3bT*i!sIx)nY0RRv$xl_87R`^D*{K<L?)35CqRByvVv71>z)P)u_Bh-V
zN|ia}vFq6ZX8xL=ppqwH`P{Nuzi+0`&-G>Dl$rimT3mkTpJzv8o*Qn>y825@@?q)q
z*z(B#|NgFjYTkD`b2F&IS>bJ0`?>n$B-QALIiS;n?*~l(!^q4Qb2k4>fuYKQ4Gp`V
z#Ft(T4gXMmbyX;68%SjB?A&dU9(TL-_x)&-&foJ<sV;nN)Ysp$OtaTTY)Ck`?TV`W
z|2=>HJ#3dZOO=z*44D4sU^Dyor{C3P=X_HB<P+l-G`(ie)Q{5TlOpE5-F7?ActyAM
zDbTKwkUCKF=D$hywKvT#FE4-Z7yHTI^68YsKg;I)0j<nDpa047#3S>kPe3*6|HtM(
ze^eK|Rr8;>$N%=W-1y~s)AE(w``)~}HL<_l^wp$(pKDu{>-YctHrplklY75h?UrnJ
zJHz)YydgDUnXsDAiyJG0moHy=d!ciC`uys5JDp>#KOOIvzdv)=dHer=6xro#K5(y-
z1+4@45e)K`=sMY-{&qi~2wqX$U;F!;{?4*~yI(Ih9+xe@qkLuRpXbZ{=H5EBRayS0
zQ7LGjk?nWTddOJoPyL`y=oQuaQ&Ti^W2`^P*Zp`HcSZGo{r}(ht1DJ4{sTI==JT4(
z=cG>MI|VH4Yu65ZHK|`pZomDn7mL+ECm{5@TfdrA|Ltb_{d4b+^-7<2YUO|Kc}2DU
z#016XAEe#?zL_s&npNX|*Rh%H>tS(|{n92GAC8{4|G(#Bm#B7D(Da&r?mzZsTwL_a
zC5`jf{gvVC?<F1M`hEZ5|71`rs>krx*VpDRe!X75zvceb)#34-t|||=N<40p&fD>0
zQMcZ%iTD4!2c24P3O*wDit2w*T{q$WpZ5m**F0iB{r>jWdIm_zzn{-}XPf0(P2TlG
z<6yYi{_BzHbN6pN_2)q||Exf;BmSPZ|G&nz_}Q6dj{mKvOqTz)zxnpH+HW`0jgl?o
z@BCRN`*Z#Ne^t?Sk7v*RFIX4sXBW2c&$s{YWvX5*Ja7B^&1Tt0dqqC=X$Uhi*>4k2
zQTzAlw7&d{c!uuMO2_@3A`ch2Zg~0V>e4e`4|+Fr+i;ZaDa%o~-sgMVwN_^7@oe^w
zrEhPP#9RTbtTgYu&Ufhbt%p~8x_{;Ds(4#=zxMmfb$3BS01p?{3FO_Y*)DnVu*yvB
znPqv#LFHFg1m4{-DYL!Z%v}BbGGCMPprb>|OXEOi7E5Z+{P;t?_~E=G!FLo-ZhL)m
z^K%ZpSNs2dyIrkv``sDi^Lr+D|Jsu<Ik)|uiTKy_v$L*R+$<CD)O%HZ^^efQmw)d^
zf+jIjjz3mC;94s&t>W#T|JDY&F<1P*>_2?^%-R2-(_@;u%g(Wz?Qgy&{%yZ-$o1Ro
zdC{@5agSmWlPf;U8av0`_|K=m6trU2RA2E`WpJEe>YU!q1r}QO?)^LYYA?8gJ=(w!
ze`!tgg1vk0{5(|n`V{w~Gs}$@F))RQF+bSF242NB$uZ&Ho=WQvrt`~PBr9*vFihU1
zwwYrsWNntA;(?vwk9gF*`{x8db8z7-GR!rM?N(aAv80RP5f7iEr9!L5|JhmWGuPZ-
z<~!S`Ox!h||MUWN7sCyGD>*cnjy5x}FX%8*dOoF_Jt(#l>?BclhN)IpLZ)hj%Q)wP
z6m>bc2_9hY7JAy_v}!J7QD7m9f!u0=KrwGw>s1?WyXjPE*)^*~cZE(9JZ-H!EzWZr
z$9lD{FK#+>oV0mlt*&&mhGy&((*QR(bXhihS|boB_LZ0U<0N5c<z?sGd=z>kR;8xS
z6R0!1Yns3B=Q7JT8xC){;h8Nn@uq~KIq#e1>Af?u*%7Nq6Q;+O&5TuCbmqvBlq=`_
z|Jcl6m#a81r~F=}o6g6c4foyt@JPJ8vnA)|r9Hpj?RN8N>UH5XOS&d?y87A7bf11X
z+cTZ&^D;QCOOLj<2<|Rb-lvyyKWTmbt7~hskK|m86S{Nh+3vc%`;YFqE>m!T(Jkj!
z?~H1xkK74OpK{nIeY=&d@BLzL?VFv?=RJG9et%i$m-XO)vvg&MHxX4k)gdCl+OeMF
z^I7xzGqgfiNd(rJJrX(EF<GX@Xa;Dd6KkhD_Z_9EMLOpkb(V8I6shN**3mU@(^_pl
zha{GnWdcQoT}ek(9vwN}@mc!z{MXli&)yU4Z+rF6r_=gwGTS8z|0KTt`8kJu(vd9}
z|A|`HUfz)C{JZ+J?)EM9kR_V}tV|Z#s|^Ch&S$lG%Wy<0@q}|bsyVhOc7(@OE){$q
z>bA!sQm_2mo11QPIwU?WNj)OjuDVTS`D&iyZ~T*Dk~SYvo+@}>!fnpgAFGeNJE}eN
zZ|(oT-=z!pB-gV)op`?6!Dg}K$FR1`%GTFCC#&5wn*|>K?qFgpnX2tG<!El=i#hU@
zPXv|o{`ho@>7M!b`+feAw@aUTfYwzR7d~>?lXCO0NuhVf(@T%;p0;@O`fbUv9?55u
zy!AG^1ji^u1-Ab<z9FVOV3Na(use(w?Vn6=UUTR6{Pq>Cprd?lPUr00|7hA}p)|<4
zRhL$Ws7KuYmmGbb)$>_Ye#JCvwS%=v%3}N1Y;-m$JedCM+}!NfhhvqGyRyCUfAso_
zoPt%Kl;zePCrmp0P89!KCtH;Cac3524oG{p8tc=YzfK$gweqd^{kZ>ue?4SO@`(sz
zO+k1^FyEyHf&B{_X9=!bx8spcu->_Ir*+I$_-pk@o3E46C^+c&^(bfE&Rzd()<0{t
zSiEhHwdb6)>Dj9#!ENy;LX3Y_g?DH?FPe0+Pj#ZlsZici#Z&uiK6zAcSm7xMnjENc
zO!)WbXKz=V2EUBO2AOq^mFq4E``ZMr+m{B;I|8aqqGItoJfGj%q#wFLAasHIT8Ks`
zhlU+(nT4lzZh5nsW5J7n-OT&Dwp=%Z+51R(nd_99YwmCIXG)#6@yzGwpSC|9G>4hK
zdp0}YOsMvn#|0PTvNsXNH9ratAC#UYz2elu-9441udl6LTWP9Qw&GGEYsWU0C^4CD
zck6z?4b!jOeAdiZDB+UFmx$t{qTx3zL)OLIytdFj<l%*D2P#^h%xC{~8JZ}B8n+x3
z_qmsUv;5!B=f`zE{|T#mH0_*Fvd+(Sd%r~~KfKcElKr*+s9?LPgQIlP*H>4cbtw03
zU{e?Rb@!F5cSMPIh~lOfrpcTd7pvCFea_$iH_dm=#Zu6rM7g#dn_3FDf1N4prq|5Q
zZ^m!?Wx~W0C!anOeA;|rqbO({Dnnz>3(eoUzhB&leD-tgAA@rZ8k2v0f1h8QGQr@<
z0gIN^esis+tyna_M^t`g;9|FL>%D~-&C+r%ZGAoKLfs2B=LO9|cZ^>iVCLVFd`Ol3
ztn!Mr&%njs1Z|cWixpdrb*JBa{#HVJ|HsG2qvwmW%a%-#G)!_?BXP*jNu;r!$0G5F
z+)S@J<;mL~-Qn=NYv1qFyZkRWA_D|jI2O#>=3{y9K%Msfu(eT<fy^$O%HQ9cX8dhg
z+}^60zUFtY2&Fwa*B5bIda+Wf()Ld4{;n@8bHO>yLmU*Sj$x(uZ1zu;m%H;p&RzD1
z_>4g3mXCpsPALy_>tC<kJ}q*w_TkmHO|Qo!pSDm?IheZp$*Y5f)vrx5FC8ghJ*#{z
zq8{uN0YN6ERdeTu`rX{GCv#$c*{#fFvAfH@ZRoupxTI#LyGZtRL(r<BdO?9>Uyjca
zN?q_EpkMpd6#dT~QtYzvpw-UoAlLldEHW2TeYEyBTn>(VoN0Ib^~2r+6MU48JHIY~
zq(oJw`}O~8ug>Y#ml5*n`CR1hVy9UdSuT9~Y~Ri~9WM^AKVPwk_lvvUao<v%kIr_E
z|MK0I-tv1b&c`Gal)w8#$0txHoq6h!%d<l*CcO07+}kkY%zDlvGu}3GZK$tIEDc{2
z)4;FSs+oS|j8*H$Qz4?8pPz{15S_bu+i6**7n8Do)w8rHXv?TJI4qe{v^njp9e6R3
zsLO*Vll|8voPLzE%w?y={MGfL6HiU~y5RhOi!X740W4m!jUGqEA62|~9aPV-s}5Wz
z@8NJ+wS3RhY0-5v^ZT9m+~%$Ra?!o|`RzTM4CO!S7j6C_{&IHjzODYQ4uUHrm?S?6
zg>PJV{Ri*TT)UOWI{lw#?O@vbVo|r&t~E^=?g@;Mui01)Bj+wr3UJ~`x$7NcqjS{o
zg8Ro);J&>`W012#(8r^@Ua$KdzLIg>Yw*G`1vw_rfQ$OXmt5y(7$%#mP4|D)U6GJE
z6I>JBbaRN2{4XFG7?w2W?eW!rwVApc7Agv?{E>8XQ|fHy8=%$CYc4cg{s|ca;AK&|
z8XUJN<z$#6Wc~Ss`1Nsnk3LdJ^L=u~VzoQZr7fA4XU?zxS9v((*3p+i-QZ-{!P4lV
z`|HpV@f9r|6)QGBJ3D(jbNznM8gbAu_LmG=W|`;z+t)H9%KB<q;@_!NcC(pcJ@xs7
zH2)-fT6@jVef?~zc;fSObC2uC?b#vs9kfwbsZjj?T%%Mk>Fe)6&D@9(?tB&dHL)v`
z*S-#C`NQGz>bKIo={t<i+kEy@(>DBdt~t8w|CPmVy|2_XpY0M@?j{uUN^bjx4Q2mY
zU)NeNg{}_!E4Sz1w$j(v-dhy^*nY1n`~2E%x4i5MrsZq}O#_slUjo{!r{*{3#=8b)
zz6#eQ`MfO;+ob<_y%$LC_yk&56&|qrgJedhQot?_7p;8)^4n6KBiU`(_usm6JAeP)
z_URhlbM|wB`z8OD{VV(TDdnAZ=&F>u|9`(ngenyXPuS|-FZb-@arx~(r^gg^N}6O$
z`0KmV`_N74haZx^zhh@iI&bxQP0>$B$;8LO+iQP+E6ba#?%!wnwJ&~eRjG24g0f8h
z%yq4gO^ctO<CW4&yf?4<-OsS8TA_7K2b?lun_sWr|4-=Pg7^sb#J7iDW$#l8IK|;|
zO4D2AwdBbr{Uhn~ANSkW{WvvMd$s-NGsf)~-*xNn%Xpy5=U97jUGD8|>w}+J>|RiH
z@|j>~^sye-J8c41i~ih~*tVKmZ^r?*o6{_(zue_N-_BF`X+?3>&!^LwyDKv%%&U0B
zS$wDP_{~bL<Jm2bO=o^EDtp)}ey`+Fr@Gya<8sw|&RTTnzuWu$Uhv%%6@|C@@4h!M
zGOsJ!|MzXozJH-CB8{6kT(pAyj(Oi%xqM#L`hscB-*2YRKPix?m{soa>afv+3F^MH
zw!~j>{<`fni(y$Zco&h~{j(<~D*JwacQ^USO>6d_E#`~e`^~1umPO87c`$Ku)z??4
za&<ovPe;x#JSO>U-|u(E>-T<}CFmr+WlB+{{@yQ>cK&*``YfmdnOF5nv-rou_UWrX
zKkm1enz(iPX@7NQ8O0Me?ciYx7tw-)e(QYh*L^%18XjBf8nC<M*}`1W#w0g|ppULL
z`h_Qy8UM{GJ}0T<*L04zies)-Y1J)#CeLND0r4xJ9IQR1I8BuIMD$vo#5U`{zu)ga
zdp*8B_b3Z!*Gp{ooNG4UZX}1jVRUSpaVSyw-;U4ctaTgrJ)dW~sPL6s?U#!SgM}vc
z{`?xQz0LIX`u+Q4&#SKII9zykq3qHKhZn`=FHVJ@11*~sH9UFB<u1$C-Cr(wv#Vt-
zf7<1ssU)y+UeS!{J1XX^eLSf$qOM71eXOh8yH{6NpEik3pIdrnL*ikcP4_^%wc-S>
zDLS`(__U!E)KdE`{-`^q{MD6}-{SbR-^Nc5TN{=7WNC<6{{7nTTfeW%yYOR*F~4QZ
z=F*3E6!-N>SUd5k*B=!Pmv|VGySGc_$)`>89%poyaW7I@&U*NL;p1bntraJ}>OPwF
z_^zUSWk&WN(6-9ow=KQTb)E6N{e+(>DSgA$4ngIvQ^nH_ELSi7HYZ}STkm_N%`d#&
zY6PE(i7+L*3aHO5nRGLM|KFYyersPic8Id+yTxg_Jz4hbcK-fe-{3oSx9->e{<f7R
z@Xd|Wx{fY-ZbulVP3RJ97ER>19tm>tnbbc&K7vMJw*2+_BBsnfKP={vuMCUR4DDGJ
z2R~lj2$~UI%&++G{{rrJZ{M$2+$Z&Xue<8S>i4&P-9DJgy?p=1HSeEyo%6r#+TS4X
z#Qh2D?tYu|FVrV5l>G2t+BEQ9)$6tP-8~x1U#t3U;Vu(n`kDUs*H?Sbr!)8bc+`Dd
zrsRTS_7(L<CN5^6)6JwUBTN?6XJ1&MaIlwadd9ul@3A|+M(|%=?%)46Zdb|5r%8W3
z`LxbXkFS$_-OjwzF!@-7(tCf$$IdN#|FfLfDs7sTGW(Rh#~SV(U$ocnxpeQdP@zoC
z8m9yNKe=`|>D~6Q`1AFk*@7syP2cWSzn}lYgD-Ku(9a5g)eDl1rqAbY5br*DR`-8*
z;Bt?n;-4h{{XcX;WnzOs_l<-#GG=c*geRWg=CdhtP1OH?f8`$w86M1fSmJN><3Y1L
z_iN`4wwA>)8w)z0ewy@9VuEw^)hnQ5Ws3e*82@?9-uv*A!i{@R)@sLOKd?|bzRzos
zJ3oic8OLRNzVLk)ej&rN+F66CvYR1(#>B!?@--hCmntPrtK~DbSNyg}Q;I{ndzoWo
z>K&DbVtVDxr}g*$3Do1*^2gTl<TBSl-ZyqXpG;on*qwQG)m3@NpEu9Uwk&=&Z*%&2
zzn`kJ&su^O_OBB>Af{lnXikTOwE^gae#@i<7eY-$A53VD+-EZ3v2kq5@#S(wClvd+
z0$)sV3unE$rReD?d+zBuy$;j#<Kx0V$bP=)E+1+9GN)VLCH8#Q^^RpHw=4O-zqiP>
zJ6yJc-{ymZ<HHq`Ls^VE9hN-e4wT;fioK}A%#-hQ*2icQ={ooKQ=3)aJ3ST1+;*aH
z?TMs=O{}{un0ONfr>-`tlbXcn;i6vO8Fg*tqOk7?Mqjmqj<234miAD6kuYdh<;X7k
zr&EG^Rxn8M{VbYkb~|VDdeDJ+t2NH9+;wIz&%c@Tx>qpDUD%X*x^w2c@ZZ5KT(XTG
zU#8^md^+uOtAOmE!~FI+Tn+PUzumkhq@Pz?XT6{MW5ZXWjF7F5uJUSC|Nr~_I@hW5
zZu5czxi^3KEc7I&Cw`*c(+h>3uD6z6a^o!0%E-JM<m7NAb@fx9n#N{nL06rajY+P)
zKbO~t^Z#BEyOepy{KbCD*XL~g8ujC3_lc61myY_(Hajad?||lFvG&BynnTgPJQhzu
zb7D4ME;y%wb`#FovS-Vh!p;|&(ihDR7Om^K-<@+d_BW`^zoVousUf%6ZAv-l)Jvtj
zAH0js+y|ZW89q(hYO6kIH`UgkybsUmvfPwCoB#0oj>2T)`hPXv6Jnbftox)wttMr(
zANjQ5mh#-XUoWq{XUkl_ca28GWTgq$IUY<oZTWQ)vyO7oCZo@y?8$S|rxc1dDC-Kj
z1@TImXl%Fp<s$P!lz*4mx=jZ4*Ayj^+rI{{du(&kBeLe>-SYcaD?r<`TMs0$On75e
zz}R_5B9N73X4yF=|1V|RzkCZ84BeUXeB$e>I&S;IBl%V(F9fW3mvg^e``~Vk-hIL6
z7y7n12%cbIk~uN2=F`dR9o2WZR{EB`y>(Tl@QC0wF0t5po!CT&3-8-+PH0XG-kulh
zozS{1LOVjxUuutL(nYPlH3e0vuXni2U%%&**UVz^>&LDNitjtt+dI!Ley&6%Yh~UU
z1|P|{PBXT-c@{7GVI`p3`uYw}%j?;#QPE0DTJvA%Cq#AMXK@i*xA*>~)BBB-CM4XQ
zw65du{d~Rmf5qy0-l}i<{eJ)cgVi!gyhp@y6nxfg{BqcU<svJmw(ZC09_Py47mv1B
zPWQgJ(MyC;anAJOjemswED{$8?AbJLo6v(p;&SZQ1-zbr+Lm~@ZJL9X8cVa*nq<Xe
zDz7H}SkyAR?SPusy58;cq@~R{3hsV#&C9yJP5x=+Y?q_ulb3WD%{%yH@~^1(UIjt+
z6(1h#OFC2Ne1pq%cEXH3SNRk|g3rz}4X=2uYP5MCXc@&XvA<WBS-;(K`OXHzPp0-K
z4)N<T&X?3vRDPzbU#Ha5QF>;PYqw5#qm1NF<FLkax93DCMO|e7={4c=*OlqzaXS*%
zu86BsOH<=Hyfo&EYTw3tiR;z87ClY*yR&20Qo;QGZM&u`9M+xuWV7wH(6v!pbsUd{
zuDkv)Y|qAw$CIvqZ9ILr-?HyO%j^E@zE4s;yY-JO*|AjEydqt9Rp#~LqtTpm^ge!j
zbhR^Ftv$B*i9n82U+$C1>d)PHKRy#%uXExTpI+pgBgbbsPVlst|9u(g%;N`(g0K8N
zQ+7L7T)Rl^>c?YOja(I?IXIr*jQ_L##`>qy`FlQoO*yvn*{p1x<vI`V_H@{uHhp-y
zUxm%v@c-k!6`<{w*OC|A-|oHBPer*yp!)Sm##vu2C%@Osw0&wI-up=6d8(qqc83kF
zFaN99w4a>){)qv9!AgclZ@uU2l8^9Uv7B1UcJ=7o<!Y`6`WZf5?0WI^_ixXqaW#|U
zFYYdXA90{5<W|u1W-~pL&X_~;J3edc#UEtLv(j)pb990B3XP>U`vM9zp51x8?25(l
zsSCGycIw~Snr$v9xv6{gahpJQ;j@jWIbu%jwfI>nxcu3XGtPGu5B*&KXs!ChA5L<|
z^v>J;&S?jo3$wH0Zw9DWlEU8T^ZHBvhJ$P!@jW|C42l{gtm6gO?LNbFXJ@y|rj1|!
zcGgTka_joPFY~Ti<f?`9_xG)sDCXppYoWQQhoi~kXuE9L4dV_YgHIEjSFY<**nPB%
z|NiO;ip~ctSA2GN{noVU^}5}468tKLJ9b#c?VJYM(O#!~Kyj{lWpbR7ciE?uR|_&7
zi&#u^Qvcbld~UnE@NLtp)~_@De|mQ7&oEJJP|3NtuT#w7N;2QG3CxGzp1NJQbvtk0
z`KK3NDSYJn<~Acj<)TE?I`Dc+LnVdhZl5PVni3pqlf)P3_|qw5cbs$gp_gjOVrLi5
zpR*=xsej?!8`FMNul%<DD|jqI!;OVw{xs1=J@1UXE)*OVNPNDyiP`b_b0!DlLWPJP
zez)tOZQ4sa9lRcOhbT^(d^!H<f(1Lb%d$xFN%0r<Rr_s?U%MV``9`G)TjmulV{ll@
z>nya<C!2k?-ouHjif_$W`Oo;m`K*n0e?0w~_n&r%ue{y5W~18#xzc-n5$el0rf@J>
zeieFd@brOx{M9>E-`?Exe>QVd{WGWA`T{AD*^#zOoT6LKg$rspu@t>hJ=Z^fMy#2l
zejGz+$j2rf&cC&(ujJwn32|)lU-s*Aok(MnTSLO$I@!lbart`JrWJo|Ee{ke44BUy
zP{QNtAn4K4P?IUEzE#gFW^+Ln=uXhoE9Hx4>^ySzj-B=`@sm1g6Q}P;`E>!b_*8(G
z=~w7X**l#lL?i?KQqtzmRn1-x88Ogjn%Jd(WcsUF2GT#f`_F;qx<wl2C`|~ped?m^
z`DBAeV6|>IXf@D+8v+O3@9EO-db@JkhpMKet&GPf``cw6=C5=v+_|eld@_f5VW9G_
z?(V4)Arl|4uqeK`vU0LuWcC^^#oiA+%RB`=#27nIeX2}xu>?6xeBoCS#&(B*HD(>_
zEG}(wOh0-$@eKFO)!m<ql{$nkKHc;AobjWwYk$7Y=2gyoeClFc%q6Lh4H?S&D(<=k
zu^)fA=tI8kRL?18zo!SpZBb@;xAl75><gb~+Bv!&0CmHi<eQZy@UraLcuQds%iWyY
z+t%)_`}K0Uk@K!ypH60|cr;gjILMyNBC^P<!B1v!_u}&AgS>`M{^TjO^ULQw)_8P6
zwr}PJ=Pir%J2TTe_qLcAFUp<L`!s95Yg>bh;x7v$zn|b~X&cL29iy01OF^Xv{a4la
zHtJmWidZ{Q*?rnf$s}Hj<T>kvLxlZ)cB;=aaF;EeBDh~S?fc#G{;Tir?X6BQNx3B~
z*upZg{Gk0#bq{rypWklh_X`Nh?wTNQz_lpFC9<<nF?Z^rnXB!?q?I^?65n>t)47<l
zW=12+#V1M%nvPkX?sAn&o=#JI@@KAf`8wWI6|cW$X^)<qoUD7@chQ^~-RBH<w-|J9
zT`c2dpL4^&IOBqXbnBhl=gJm%3Vr~Gk<zVesdlSc7ydSi=15@EX{_x%Qn5vF>cszg
zvA_P$no<2`qx;N-vWjIhPfSx4iISXYAUJdHMZ*l|BdHx$GG?6`PhFDRnBCtv*6gVJ
z`%83cPUMph{kFeeEIyv{`le{`{v^$c&pV&byKO$x)OFQzo&Pe?2A-;?PTFX#ovgzo
z;5l7kUcq*~{)|)RcM6;{!aIy(Vw<jec^E0@r6pH_#u|Bly!5?a`+crxyoHnR0)LBa
ziw~e}*x-@77fIeq?(yrhudj2fIVy7dlF=@?kG!82CrsVK)%Rw(l-53vM}i#T1{R_T
zlV2Du4*l?>?Pj){weEp)dt}zkwo__dAQJNZ!(o2?<7e-cUXOJ=n_MY$=}d?G^rBLM
z*o+{SAlC<*&)eO$GFqgge#v)cf#Qz?6V7kpe!%s~@MEW6(EGBVKT1mcx*W1VV-^$6
zAE^(XowsG{=dZ?V7p)Ukt@_~G%+CL=8gyQJ{f~$3)s+`{wI?6m^wq`xyLi5b{=CIY
z{!f>5`8}hg#C5>}!5QZH_xL6jp31Tjx_fV;|La>U+goRt<=v^6wxZN?$~v}qgT)o8
zMG<NxKhJ-?bLOZ*vVNeb_UiO$4^vM*k2&**Pur$5B-!1;{Kxe8I>Y_{eyuKC_<D87
z$|O*W*T~o*nrY_x{{j56&jJ^_&6KmPlHl}ByRA^<u;$^`Q_kNbu1xXil`>@tZ+mC_
zc-N8X+*T)L{#b5g+do|=GRf35CTd&GOh@}$D=$~xX60KlQ?;?-&2p`Yf=_Ec3$Y(}
zUl9J&{cYHCzq#wXE7=p`|KBM-FMCR=b9%)7y1%Y@dq199p&ZX+-euv=H>JOJ3+OJk
zmW-?C)xrc4)&C#m;`i-h=Ce2;cWB{0&`IqxmHR9Xg{%rW8TG*S-;c-J?0y{#T^(ln
zNi-q!9_U_e?>&aq)5IrEOwU>S_67Ib&hmSepncAUX_uCGran3KX_Hay?{B8&cT0kI
zrtbTCEjn%e-fvpL`zt>`Gfd(UJT|M~_uK8}>~a+ge*SpepIkeq=#*yLVHfumneK9J
zYBEBLnx3zX&nq~q;l-jP8vi6&<u&MJjr`|(`Iv00zPwo6njICE<3B&+@fy!F4eM3?
zlv=J9p89wyL-`iBxbPRTMLlf21y%K_!t&3Hna+KhmA!7GR-Ql*ht#U{C7=roJr=}e
z?_ms7TR53VoO`<Wq4%uUYG;IYTP>TY&pMkwu{GGOe<n+!TQpPCzi+qmr6ZT0{jSav
zxXgEUn40vX`dgXHZ`$w#K1qF^FIMsX*4^6gcMX}|UsdAFSu)eL(_u-~sgnhZ5B>ck
zH}#Dq(^(nLH?RKM=(f#OP&=UhZuk3r>p7R-_<zY;Ushwzv&oMFo-14vTYqM4ti?Gm
zr!(I~^uF%OdE8j{-dlffN~f+?=8J!m_S_QQ#J0L!NAVa>)e)5=Qhf@={NFo&NoD2#
zSn>hf_5z(hWA=KYyWGY$x!~n~rtLCC9bacU&a+Q^c)ayK&vdJ@HyQKl|5a93zh1lj
z)^rb}lUs{t$rZdk6CV6hal-ewM=q81y&Lq|&mZ&tqj)6wSkFtXuK!_M9qn|vUj-Nm
z#{7P}{l1E!;yk@i*J_V!zIpl4{ezpzlP2w%F+DI~=5~KWX}f5<+xO2LWt3-`?q8pB
z_{U5KGahyx_t!#4`28aJJb8AV_$Z__VPo>~X)Bx7+$ubBq8_v~HTvC?y??$%e`4)r
zWaRg*J10Jo^PiE&y)xaXEgSSD_VJiZm1CM%)tP;5%}w^7EIW7P|MB@3x!b~N&bd2#
z*n`%|Ki3k9=lOHFGWf#6V5`UKS=}p`CbAZ#S|;4`<&mjdaQ4T?$JXsrD}TSay!^bZ
zlgxcT6F;?6g7FRlM+3Xx^4-*1XJ-H7!T;_2M|!yz^G+9#Kfnk&UeAnsaepH-yOf}J
zWZtb#JB2=_Wt-aT^b)0bKejuUpUgiguKnXZyNuDN7aO+x|Mz?L>-GEZb;Wyp>Fqdr
zyKk>y;UgFA=4&CdK&8<M*6CAEC5tZF`7FYIs+(fz!()5qUk@o>r}XeyK~!_h<oZ(^
zoR?2nXFRR<@nq0dAzQXPe|O^2`piG)-05z8{)<&RSTA2rITGB_pSSO4nsw{7wb8Rh
zwZkMVCx7rid9QfF_s9MAQAu}p7C)b1dav-fY`X7U&mFhE6s^lBtO$O8Z|~cM((U;j
zE|WZe1eF!NT<~iTOAB|`*@K+{d){8Ska1;2;F_KF{H$MBR~~J3SQ7VW&PNYTOSPhP
zN)ycw={n0C;+y;DPDx>|ZL(bTn~k4$Mod4EmM^^S+aCia-icq;^fx{-I5&Gvl}zQK
zpVKvq&1D|33hoJyuQd(3Kh-?*l1jkmL!l*Kn>aR2uHU^2G@QQkXT@#Svnykm&uV0`
zT=9-^>A!wb>#?j=;g88VLO;Jp#+<x%etXrTlLdOy3p(X1_@95uo%hp1-jaXEuYbSa
z?~id&zk2li@l`(OChAKSo-lcKN_+hq)%JJ$RbSn%{kwC$!2jAs-|iK~ELzkzBd6$*
z<B^DaWv8d>>o4CecP(A3^lz<7m*3;{@@4WXe;l$@(R#|Ts*`W-A-OsB@jeII#U{<%
z`u#zO!4HosZ+3P3x}m<tTjrGb)rG76N2WfC<BQ6dFidih^miz7h`h(>&c-GzSst#p
z%j(5~W;t<nZ}qM@^`!yVcPJe=Xy3k0MX*2e=1%)4?||rfxkd9r_Q}ktm>>|7G%-s|
zKQ1R!;b@ZSvdG8shwJBi#pXxHIelDo`N#3ja`~0>HWlBUsqYeL=3njkzkZW2|4x(B
z9Vw12T`7EXFUe@>&pz#VSH_Uv-pgWE<<40NHy*CuEYM@lUt>}|_j&c}Wrt&rN*k}}
zF>T3Y>RkWqee<mpBmXOE{SOzN2lY&jhIHsw$Cf-=o5uat;*Oh%i`=e98D}3nnsPYu
zpLtBxvzh5@uBzsR2ilh?ZolyI8S4XIKbwwumPxwn_e)*0*u-XeB&bBn>P+UpKR>t0
zKYJv!s&7w##bgD+B@DgtJX0_HnyBA?BQeM5V&*9yql3I<%o8KOJe{o*xuZe+p!b=~
z{lar^B)jmwe#-LWsO~p8m7V7MPFp{pQ=If`Z71K{M|?pGT9vXo*KeQJT6)lPVYklt
zo8S7>*#4)SEJ(i6tYE=+!Fq33QMhQNlD>dqOg5+E?T}|*b_mRKj<H`9wtb_-!6~*I
z*PKw8XZBCLLEyBvOZQW@RVTbleFDDgUE)raIWegq{!}-wuhc*G12Q}9K9#)NDNx#>
zFP3e^U*794eoI)P!MGJPv~yzLMmFn3+amiEjQRBaIE<dX&A7Vbh~vlQ^XszCKA-#3
zI?2fAh2i}2;zf2^oibmnntbkomb&pzxOn2=j}xn9n-wQ}Ctl1<5}ov;@sMMRi>0J~
zVG_fJg*AODZ@W!8P1V;l*#{ptv}T&SVd8qH3-(n3a%T_m%?*+betq1%q24W~c-Mjz
z0#W%~kCt5c;-Jjr{#|8<$@0T*{`$_Gzqs3e_7|_#1%C`uP6%YH>AS30mNB(Q=+GqI
zk4N_}QY=>VyES>PVG{HAPlvY5WeNQ1{`FaaX#91FpA(*3xGr^P!ju2!{~dLabCx=O
zCgF<nC#g3#dj3!9wsO8-uxo|Yqz9+w+6$lgtoTNt{`vVMfAbHyDo_6Q>cH-OH_fN8
z{+0i|`0}6sJwg9PSN?En@YAq9qAdBQ=9Rbie%4*Plhzd2$QZNn%;J(~lwp{t!1C#5
zu8aTed+dclKQ1YFasHd6$Q5zB^6aX;`<pFx#q6w_I{g>d&nfYrubudyJjtRpJ1He~
zLA?8!sI6J4)xw3|l9P+#x=y4TwwK>BD_GcJ6rkSX{M7q+>-R2m)i^E|X%4T5^hNsb
zeEWi*X}?;zeBLH~(f$27J|ABS$E)sH5zE!(Cv1|psgm`f>bj_{S(3Jaee8TK66w~P
z4CnQR`=90#X0*`gF@Mr>`(Ly5JKc`Sj}CA&`8cIp#&JD*QRF)1@mcNoQx!Wc^Tc-=
za_-ctJZI10m^D}9yk(}4|0FXvrLPZ4I+>a^6m@nQPKd0&sxk5RZlgKg2R}MJiItnS
zNbjSO*kg_2W0L7N#0@*|?=dj&d&Cg5CHBlo_4zrcCw2M>zqaX=f2DekdD5PfSJexI
zW-pttT7kRd;et7fmH$^YS!k~L`(w+u`lj969A)P2zaO;Y`|F<K2KOe9U-rM}I&0|b
zIi|geyIc6`*YCo&hd<5r7p~uV{r7^`hp&oWoKPNR_{c}?Q%-(UfqIu;@G{4y*&av5
zrDp3NynOM|8ij^E0X~0De~~@nS(*IVQr%szZT{m8G3t&ov0-ZK=Ze`fO?;*Kyjv^g
zqJ3)Y0@nj`j}<R?GU@R=i>=>_gKG4CfBqo#{Cx49sq+^H-w<u=Qc$S=c>BZ_{ZD64
z)+#Y*OO<H`?teK=cw>{nH_&p31s?<tC`P2X>=a;Hw#&W8D`217<~9Z4v%5ZQU%bvi
zFaXrB>p10k>`LyYzZxIYroA=XQV*VOE(0ByGO_T~BcY48OrOn8ou9`I7GLDVaJ%P3
z$0ni2E97?ff!3h^>~dK0s9S&kpG#Gm=Z`b2`uXcXNgU`Dw>zK-YoCm2)l*0J9xN&C
zYEYUW#gw!uKKQ8k%EV<`!9x@$q?m-}E=x>tiDZh8+PtcUd%-NzEnAbpRtYHxto-5R
zr1W=cLS57v@Hm90;s?<Be+kLuI)QW2r;6O#72&#|LqMS2@AQ$yi%M<QYw9u0?)Vs)
z@MFz_utysU9-rtaS~xS3opD8Fm%~aW1-8)i;;FBGZQlA0G`(*8^}nradUoqA$XY7a
z7Er74QEPT2W8%_a$dvbMjuq2)tZ`n$3|_b}!3NY45`Ld%JZb)_YvA3s3w{W8gw%Yz
z9$$ac*{yT>*Z&(2bjugVE(FhsF9hih$k+l3XpzP{$_wHi74`4zTLJcq256k&ig(P5
z;)_hK4uTqiEJ{~{!}JSPcfBsT+0~#V(B*Kix^wc0gW0X;;<&-n-x@|NpN@Iox$JL$
z_vNB)y-f%0uSaFCt-oLQ`>k!(l@%XjCq7(zIuJBAp`gb!u~R?o?5wL5A08a64eW0I
zQTOSj`t4%F+gq>4MJKHi^9#7TgCiT_PE7@Y&gnb6_4k%M_<B9Qo-^)|R_LlPzs2Kg
zE<V`(e&6behxTk;1@@6^r^C6uM|h>p-b|6s+wt(xcF+X(*K5)5{R3KK#l;(r%az|L
z>@Vn-iA+7|y7PWXASl)u8o9dl=T*I0c{s4h4s;BVpMl$&8D`7pmff-iE%e<7nup(%
zb92+#*hJ9IPPxh_6a9DmJ~dVQ|FoR_QJ_5<B8^Fo3aPfKCEevW65A{H|M_&<tswxk
ziDy4(JI$jHzxpc{oS9*mY~Jy%ncuGBk=^e%#xr-t=@-t3Vi!zGIamMZ<MCf0C$Inb
z>$(v*eRVN5-rAa7KY7yR-)_B9Xa9e_9&cXK{r}(Z_p2X8WPE#bb9W2lCeT{hwNYDV
zRUH)#kGTrEjxBa?%A7mO@i&vYb*J%37(968t+(?@)qe>Yj#G^f1v={ru1$;1+gb4E
z$H&{hUcadQr+8sc<>&hIme1#KyQY|0{7+kM9K^E7c|qLXs_tN=Q*ljimf5DCn={w^
zUd7}2ho^nKoxeY{t>RwEWnb~4omGB$JzOyn(XTG-11%fK+yD35W_AC0d(K~r&i^~}
zOY!j?g^&HdZ<}2AkMp(r=g<6&iq36!j;I>{{$Aq=>I&xmH20o6QE5UnOORN6i*Nps
z4nbQ@&_vB_ekqd`_Zit`K5%_{yy4dq<!KM{Z7#AWO`2z0-RH2U@VIRG7eT{g@u1D3
zB9($$K70qwE9bMYKRbW@_a66zwb6MypN8piF8iH6S<UxC==tBCuUSMJa}+k5*4ur?
zuQS;0$pq(l(@Q$ajaF=zEj%LVKk4{=(0<%2phIGRe|cF9J__0A#*xW_@oS>CuDS(2
zux|5tyW5OkEq_Vb)l_)@tNVI2oL7I}k4GCnKRbJSZnb5_pNFmDaVw<F<~@7P&vbA4
z@;wFrg)Ux^Y?rV5QG4dYm0<s?;@SUfwB~yD2|mctRb9kW_y)B17_=PxT#P>G)T|bR
zdk^NCvscQzD1CRQ^3R!>#<Sa8*SdXGzF4(7boI8ZM@Kr}HodyKHu`&U;L>crnKBM}
zpxa7fWJCNvf8uAfNV*tqzcu-IAOF+)Z%W*{97;Hr=<IX&_xs1=e)+?q`M1>P6dZEy
z7S~^QeNE(M{(#!mk(-}!)z?nsls~E{_p0#UrjYlRPj-L1m0i8$mfvgl<^xw&2CseL
zH5s&f+I7L9s#7N!I=3CYv$MFo>BG7C_WJ`5xAEGSzx{T%{QmX0`oCYd-Ep3?*Xk7f
z;6n{JmVJM}-Hy`i)DL1!{PN<W`(e|?hJx3^_$tnYFOq5Ndj?vGqp8?%yK{|D>VcXU
z3)}r3d}8W8@n~-Oy-eSGGt=i)rfW8?%Z3zqJdJC*^bfH?mZ*Pd4g`&4JkHEG^4j?{
zqzE!&+3@>>)p8lOTcAT=b=LTN1{dTSt}F)Ax_dO#7cY<L;&;6cDzBGzH@x_;UtTis
z*fDF4U$W(Q0{__5?^&!Z9D9uubTZ{k@MeVbB{OpJHymVJeY9!4Q0X_&N_oNd9l!MV
zehI2x|J^FzQmZyX_R)IfjGX*?7Zy67pJZYZXbTyERS4!-vS#_5m5ndi^F3C6X%F9N
z|Nl?1t<q$l83qfLk4)PT_@&Wu+h-N_hhKju`-RAv@aqUo)nHd#3_1dFf-VbaJm~4f
z!c!}|^a~`ruCax+7Mzc%OW5#lb<omN{{Q|gsP6bKnLelRdhPeS*QMpp-<VVW@>1#>
z(2aKBh3FUA)|XAHV%>V(23(*R^*a3h^;O)}ZAv+45&23Tk2MFPYCjxgKYO9N%^>++
z?|t517B81fmJ_&qcmIWt++FY6ZyfIZdP;k}OvB+?8TE&JA{RMWq|BE{?EEl&SA?#X
zqu*1`%vjLSwm4`#*g5Yx#U@Y0l+`ZB>&5O0;bGh!;U(817TC_c;@27D^D=IBEms7e
zg0ECm-*+IsO<rRCk0zs<;st%r*Ix&1Z2<2`0UgY`PT)r6^SRGmj%f;CoYneER`}q~
zq)EK#J}ud=9^NYkZIvhiZPe_jGhXL3aj(S!w_d5My;dD^GRvj;T?+sIRB(~alNCG$
zS{1U?uJT^lWHsMOiQi|7tk>5K23J4990y|D+@}0Jazi)k_uK9NpDdqWx5~*N)I{&j
zLfKD`TDisZn%DDe(f;-QeZ6k(k*Uu=f)1Eh`;&KZ(NU8*533m$*=WoW`D^#_h_JiY
zl}YPll#1Set=L}l^wg`C{ij53-15)j=-@toMJglLbpeM!M@Y@al#`Rz9w=D7c3ae=
z<3j7i^RCU`4?5&~ih}6&iqG5cmfdFkS9Nk)b#2}O)#~R>5-J`dLisvS=gP7u8E;Oz
zq&KTnAkZ&8@Yc2sf;+z7t2P!YbKxu5?Zq<3FmRD#lub8iZ%9?(ImhFAIxL&ssp`qe
zBtGh{$lc;2=)uM)SUcDMLi38wO)gd2<C|xRG^Pli=$yV|!%1+xbZXMZb=<F=KZ`ah
zu;lH2yKQ#!r{bCFdD-Wa_LSeR-5z^-ny&h@q8!=P1)v6npngKuL#I{7=hazMepR}2
z`iGr6p&?$p2XqHzvdqO+dF5lCSBnjo^#%Um5RgzYddsczf=k{h)^VSr!oJ<VcUpRW
znJp;va9Nf}v54}rQi*Vr&Q-34`}!hha3ll^N(TB}J+sR|@ml0_DaMP%@-L44`T2al
z`Pr{Odej52o<7noQhIJNXy#3?Yv+p@t*xL2o`HU0E9=5@X7>draG1Z1-k$e2Nbk9(
zW6k@|edY-V8r-L7JpaTg@-AZHE6wGvRM!<GUYq$`h_Uc&R_LoE`nq{h#*5;nzxs2u
z`eECaoga@$zu)m<QTMMUx8hz;*JF~{wDQNIlKK1B*_`I+n7qb*vrS7`d<sXxcCbsm
zV<sl9Kds5gat*YL#4BOut|L530xN$Ua^>Uv<UR4AX;yfbLkfq+av8}ltkwmOkM*Xz
z9@7-wD*EKgru7Nm`~7SfnY^Y5Gb}m!RNz3JveBY7M|Rx#e4$4PbYAyF+Y2%}>A$|b
z-0ki*1$2Dtd{d!+D(u-;6-657C@*lad_F<^Ps7Aln)>nkYK&D+vF>j#VJs8~SR}(P
zqs!&uFel<_Ur%t@N7o0&7tbg;Idm2Y+MbcoP5t=j=vO7>Q;TlgpHtd3>HlxbsP%k{
zIi83xs-CiJ-L1ja9a0mxv*_vlE+*I57A1kEhF6;H42y3r<Tx|WwtD&ri_}Hi+RpiK
zi!>@ZI9NVas_3wcJM`-6YV(dBjn&h4$k@MCl6}`A>{rpz`zC(gi|T&`XAF<qygUEA
zu9?>?LRZhupF`_(O5D{|q2Vc;?BA~bA$Z`DrO~203mlvEyX2E%6U_u)TwQ(ru!}ao
zw6o2TQhse^``AO^lQQq_E|-_g@2N=D3##5@6%`i6;gXdWyE<%bzBhMXZ0<6_ACLR(
zuPyh#SZbboYm4Wq-<rY8BrZ-gcf3;?BwL~7JHudM@~Ye|`;-Lu8NUjN^ULaLORy-M
z=(m^CSgEm{O)xWJ(VUYicZx1OHhveC?fNLtWU}|QeVbZ9V_zZumfrrMyF*z-8k<}}
zD^T<I{|%FT5@Nb8;k$pFUrf^DnZ0JWPMBn0J9F-RGrygI(DyTI_I|r%IeR_JeiNY$
zSJy;rJS0<or!ehEhoGf&G`m&~i_%x2c00Kbn#W^q%+|P{roZc;8{dUfKHP<k_WIGE
z_dRTrKGVd?eP;Xpb(ThgH@Aw0Kgs%&v)23fSze|LHrHjf3y)Zs^Y5JEw)5||+h@h&
zYXb95dQa0a+<vcWwdMOgpHEFqwR$|S`kf(YaBWTWPj%x*)^|!?TsUa+`_1N=a(=(H
zjaW96^z~>YKjxh$<*@ZcS!m1Yo&W#+K6^8Lerz6Fbl%RT3w3V0`~)>W{cXR7?EI*B
z2DEKqXU*9F&;rz~v|e)+wIwb$|3`e;w}|6J99OQ?dYvtSU92b86&w0>UB2{+wT0oH
zvGU_7p*4XH)=M3hS>@a?C_cz4J_EFz^h}THqAfe$@B6)JUzan#?G>4t4+o#MipOb~
zU)y#&FIvyvScK7@>Br1|P|C9S|M<f162Tiu-MT$3lE%#Jd?wT5s#d;z_v`g~bK~@L
zCLIPv6YGAxRR4S}I)A3^_dCXBb0oZGrk<YmG^s*%@c~fTwQyAd>%QtwCBO9d{aECv
zx;FRrwy?(!*X@31G(D!s^IRIYW1I2)?DcyCzHcf1@ox8fo+!mxB8@JfzLE<^W~HOj
zhRc4|l6-d;d70m<Sp4wP5{@NZ4ON}qqK44fXfeT#E8cV1e9k_ath;fYd!J0^jzwO9
z{qk3LmEJj{EU<Fs*R<KW+iX62Uy}3YZ0wV@_7iB5xNe&+A-9EB+uO{3?#Icp&abD6
zF_pf$^3%%bEq7^AeAH}R>D6zqt-Y<WF6YZ!pZS6P^Uug^^-EM#h;oW|bDLtCkd>G#
zHg~Pk0*(}UP-VRT->=tgI)OG-e<%H2`icWGcWlq(JImy!hLK-niDx;J($+Vp|MxC3
z4q*{#yrZCSu<U<VkA}A4xwFoC*8;%}9n~$tI&4?G_4i)+cYv9{#`5M@K3S_TI-bsx
z*UE>Tx92asTe(r9|BlAIhgu&+HU7=LeoR*R`=djf*Z2p%40-&eRWW+jPvf*RH*}2_
z>F9|`Gwfyy&^>#0dS_@i^MYQpI|Ya1Uvf81=W2Wn8hf9qaH{9+e0G<a5!v<sem<{y
z6!Tv`>8InKyMKb_W~*(uWXHwa=y7(<QO*k8grG$+60=q3r&|_2I#L$8D&%LUW!L>D
zpO4%>stP*IA@j|Rjj<gCkI!2_>QJ7yMDOAT)vu?H-6{k1&4jEAx_$(_Yj_o-7V=?}
zq5oUs{Q?5=nzP-HX|DdEwBO8G@!Yc|ll`g~BxT}bJ2)c_|9n2bzWcGq(dRC_diC=x
z4%<gFt(BXs+4RPCjhsQkfvabdUtL+bRz)Oqv#_7VLq(3yN5$i7nDx7zjzm76W6h$X
za5!wDVCvQ2b9bBdu1%Dyc+fa`&W}Y=TeDXGdF|4&A?xa@tb2bJ*wpV1dH?rO_iE6o
z7)QkRXw0j8HuLZc{)w$ZPeUf^?)^2fOWzFC1@q=FiY-(VlrYT-+5Yu<{Qv&U%geU@
z0QCwleRpJ+{qiVt`P?%9^Yd)oZGJpxR(IOb{Aq=C=A|WnReVo9nG+NL<@An6kAI4A
z&bbw=8?m{u=;K$*>}zX|O)NYGKIWrSVXl3BopQOti&tHnKd|1;*?iXNV{|m@xy3<C
zz4mv%zti|g>SO+^0<QP3y5w)?m*39aE_tu;MewDXe7PcbyGq&XqGszK9&VRE-)a9p
zr(M3TV&)Ee$G=s-3qL2#6M9+ksp|FG@98%z5`XqEvV*p1*1mdmLBHK&(l>`bsVicO
zjxMiS9kzCv)0(DNJNC%e{YVUcHjSgZqV~z6p7f88`|a}%Md(ItnbGFabpKJpzXZ;h
zU2m7quiG_OIGN??+L)c2eoc?Bo4IXr>a&MOUp?-(zb7bL^W+Y<xZa&K&;{)aMKA5I
z|DP?Z*I`=JII%CVg5wY9GH*AxDU$``?^M6vyL=z$V(O}$l4`wu#_a0gJ6iq~^E<8U
zXxLNs_SSs|gNcftEEE=;`1a%Zl6fwz6^+hvp6(t6r`u$VE^W)ayv$h9?L=`vELYVO
zfnW})$6hi!Zd>mB|7!L6S8ZQkzdwAo`=@exi^7scx(@XZ4tD;NEx&WIy*g#)9vOvW
zU;OL$WX`<(<mBY<3;E`#T$}tT_(zr9YVfAqkH^+VZ+{oQ#&gb={ZHea?e2aq;+xH%
z`md;7?opq@ME8jKi9i1pT0AH&O_aM6_hno9{?@O{e=hBH0PX4M=+OY3`|{uU-?2(Q
z0d~&!#f{s!zCHA}|68KYk+R%x?!2}gn|{hyzu72v<@2@n*Ub)&6F}n(r4LM0jgBs@
z{ryc=hwsAq8zq;0>k9${n!b44-Eo3lzUsw7;T`P)yLLJLJtWJjd-7~HXq)es*Vpp}
z=IpubR9Nf0A=4T(5v$t!>^o?G?=H(-bw8aR82{aNJJ0(1)#v)J!sF}zmd>3XU-#3&
z!eyVx96SArkB=7hF1Z~O|EG0wS#tH~uiKRta6I7y<^1exYj!HlTzcr>C&?GD4%Nog
z{d{`eq368C<DT6=be^PGuhF*%-XVEhR*C6B%bfFPKs$|}i}$yDb>7z^9o2P_@y@o_
z`YY~N)b7{>+J0QjZZA;5>05tGzW&d~eU}rD-t?WW7kliJ5NN06ypM812mgZ3#4&WA
z@KTuR-q!5vhHIw(234ZTr+)f;KX;sU&DZmSUk&s^?|xEV{JqQJodBrRZ#jEY`0l0H
z^1ELTS9mX*_gz?k@8^|Z|GnZ&Opa}jk44+x`EalL{a?1)O3Sz>l{J%g8wxNUFg)z4
z)Rw?^g2A$4&#zaj*#r0`KZ8$q*{}JW^?{4R70XX2l;=B?Fg)abCGL0c{=KW8|GVDV
z@b}y8`ldNEjp7s{zQ$;B8nWE6QIa?nX|2!t>_B&GvyOfFdG2Oro#oxq-#Y)jSllo7
z`dQJNjmPa?&7Xb`)aiZ)s;6RJUt4>>u)X->G(Ewl`Nc*d;r!<WLl@7^+x5~(FJ-sR
zvGaSYe!JQnc>Ys&`<)^?@gqEoY$`rH*e4!W@zA$m!n+okz*cLPrU=kDSG6MFj%Ty7
z_1w$6_n(>T&zqF>^S5jLwcB<XwF1eXEGIPWaIV?uF5`4RJf`qy=o!IBryZxgUR?hE
z-uI7756C>6G0~9ytG`@4(~HMmRd=p}FL^mIF?&Lz!4;Eu!45vgBdaE!oT6w`Fu7pv
zN+*ViEjtuuFV$tQ@7yBkXY=t0yX<wHkGF3ri8+`YVw~~+0k__a8gqS%>>ULin@%@t
zc<JoeDd1BNI#}fELemEG6`*d7>cjX02Qv8!K2*Hjdi~pS-sQhKROi+I`{^7b|0D2$
zxy$V7+_|#h@8;_7f4D<&Ux(v?_EH1BSIH+X#n%1>4=y({B%M0ZVI)xU{$8z0Otg)~
zkC^A6B`FRe+wN7pJ};x#JlnNJaJ{^V_Jd_BnG+Y=J>ut>8qV@S{lb;!tcRZO+kP)~
zdTg2O5%U%IH&pKUcH*+?o7!OYU5?YQO;z;1monM6ZVCSpQFfVv1KI_99BV%XExhY4
zUwh@q)c2cC>unC~f7~+P@WF?ND`I~ZpSLYvA@oGS1a$O`9OJnLCDl`%9GiqqSscHD
zrk`Y|$h(BBd@h>5qioOANn1BPO6WappBAwHpVgiAv)x8JD)j1im%Y8^`(+z5f4%Jf
z6KqOvbD0DC&A08h-(vm;bXJ50(@l2<^+*i{7q2OiYIoGqR^5!>)VBaUTKrGx!MSrv
z>Zjs(+y1nAr!NBweiL}0b8_WoH@_)!bwrsbgp{;xX7B$78hYt+$P+BkW0o*2TJ&bx
zx_=BsyE#itTpa{E#290&Le|CnG(T6f=U?!rHVtcK_L3U=pHC*g4Xo}KGm?!3Zwo!6
z+#qcDM(sn9L<z_Kbt!3eA#Vdg5{#}2?*$b&j(mE0+Whc-zG-J~#47|HTgP}clIPWj
zi_Grxzjt5cgzWHQW%=Y*HL-PT=5%n|Xo?Nf9K|GKv!W*_-g&gf+H`a=HEY-0VNCqp
zo>=7i`(hbbl?W5lDGl*M!Ivx{hA=VhP&^!beoy7+GLMCkL7|0JXP)LPoU5D|vwY!=
zIU(v%kj<z}jt-JfnJNRUe8B@Tj}#l88}8Y9bn}7cmAN-JJ>C67UTukR-<`m<9G@5V
z>@>COC^YxHa56l;w)FqeZt?4%&oQ&Rz4*TKg6Hx%MW+m$bTU)kRQP*?M!XgT2n4w8
z445|sd{>MJqdb$uya$$(6l5LUG%Tu{E02Az*<1Bhtevr=&dA5mN5AgbMNhRyLTB_E
z8+Pt#G`f(gcH#u+u#K7A4R3$RndRKjjA3bTy}LMYvD@dv$FA0Z-TO(FF?Gu4znm}s
zfXCQ492wM1H420pUnM5(eP{Bb$-&)VBWQ6ed(RK2UAohIkIZE7Y;kop-<frF)&0fG
z&$vDXFU;AKtP`;zA^N&RxEuI@9q;LScNfL9&sqphER6~adWsrtH0DC?MXF=z;Pbli
z<oCPX>&+WK>g{;YG&?bE@7H%bpU=C@QPtkgUH?1fJ?9KiA5Sa>d??)(<vFIwLR0!*
zEN!W8`>9qZ6t@t3fW_?meLpv)9KTQnj=?9&Os6!SKMuZV3E8*G!~{Bhxc{`NWACFU
zll}MAgN7*EOE-T$XMO(Vg@uPVd(>VGJ(h1|b!J7Vz-)fc55M2<zYiLYuur+P#PfHh
z?T5?i^GtSRw0~5nI=^GGbCj&vGSHA_gHk{ShsNTV41b^Jppv4?fr(|A-`rcTPO8th
zITX!n+5@_MYt`oScE7)QP1X7<x1PIXa`yFge|f8p#j(kha$T_s*jn&5d~H-{?u!cx
z)3;_{&r>pFd;E2ED%c+)QlON0OZYN$!y*IYj4+<hZaoqgh4V#r6dk_Zn%$Pg@^ghB
zxWm5ToxzLOcXocR__ClJG;?NfZnC=nJ@%ExS#lKzKtoCXYa=&5>)K#v0@}YS(&*&o
zAo<j(uF9$$oB$pvT-cm`UNC0esps?S?+GyPiQJrK+ILwe?8{|;`_RfK6W#kBD}4s-
zPn6)7t~j>i>$T|f-plx*2QnxsFX$;!w6~qR8$3s&snBpxcKY^{pkr2&udj<ez9s+u
zzooj{?|eFazwY;1BP}t|_QhxAf6Y=)O)>LWWqu=}`Kl(*>QKl)ZUoDeK)oC8%Z0&<
zTop`N_-sBLn4Z`&A9Oeti^k3%Ax8H<dlMd%|NHs;zSBR@ikUZGUS2L={%+aqykE`x
z*MaK32Bm;Apx8O%AATKDRxvQe$)D&J(_O_c+{4bz1L{BSwJ*O@c)TBUYKX-AlgH(%
z-z<({yqhr%><ica2BTB1|2s+>!O=0rouS!==WEA?=ekEP^iR0z^2qw%kH_ucTCtLs
z@$~m4mSA-v`k-igzxnD^aPkxAVh~EPpZsRMkAZO0)IFb0X|w-04c=la(ir66Ao(<?
z;?yoTa2(Wd{CQvhzk0n}uawXR{kkJ|F=sU^z-CU-VmhTU{ng~_rJ!2fQ`w;+bJ6>`
zrPm^zIUC=yF9w~Z3p%{aHfnp`-@g4m?;+tR3JS-m>T6$v=LrwAGbpYGoteiqy$O7b
zMuSp-9AoN~)5(h<4xb{!WdH9+@>b9}?@yO_PF~fW|1?yUy+JPmRPHu1uuKW$V{qLJ
zE+7IxW2_D!amLgs#v9l>lD_`^em{I|$jVFa!CQ1etv=Z~zl5Kaf-ZeOCt&~o&*x+E
z^?yG0{c$q~kC7gF4;q8r3>r}V16uHD|3pLNyU!O-Ilg}{C*S|_`|0%fyp!+WZoB>N
z@~Y6)b?4vr+x=Q`5;OvJ;D6@jWxnZ?)GsaceRh8S{f_(Ky|=qcU)LRd&&n;9)4e{V
zE_k}xy^k*@@6+U$eh*p~JoQD)y^nQ29=7{}tD4N?5j`jKKWRMvp11q0S@PV{Yd>f2
zG)n)pDt!IEBG9QqC-ScyoAKvfV!Q0K(3L??)$5vBi&^d;>y<vQ#DC^M-~9y6Wq;Dn
zu9<s3;k@yOzV?roK=WaePZJ+MlzRPs|Nl7koIO=vU+J!k-Tlq{%R%F(H$O=~*7*1D
z*X#At;6u3TgwHGlUHSJxx_;~F>H7D3?pwd#^LY-h`JE5pb^Af1Gyng7zrWS&R>tCZ
z@KpGdwGkT^sXc7_>02!>lJxG*PV2v)PU}lglsCBt8f@58_xD$~#(&U#Z#BQ)Zr}Rj
zt?YT%=+Axbwy%Q4?_L2NiS*$6o12@<6ZJpesi=D*c&!3_z{>62)9pb=_{~j>n5^b&
zr&J}acY-6#F;?k-Dd@<@{nK@$xBZ-?>b>oe`T6;^2lAb?LH&lQhmNfVUBBtlzc}wg
zg^l?<`KO7Gb9cYp#=R<Zb(-oj<MeYmUFq!q-v9Wo-2XpSeDAs4(@!q$u{t};^moGD
z((8Y_w|#MxtG#5tAG~+^#s5#U|Hq53P`+5Prq}e+x!?OAAA9`2@BjXa$Bl;B%lmGh
zo~j-GFBfzGim%*xjyFHv-aXx;UVZw+=Ubq`oypfglhBo7dUs5#oAx^H2Gyv)pUuwC
z`Yb*FG-$`k`9IGhKc6{#EIEIZ`^wXDN%|jmSAKr>-dL`>*VaAmM#Z204dp8ze=~Y)
z%>U_!{NwuG`}g*q`LFVScHFKr|AqbsUwK+DW%J|gf4Tq7f7r~g9saNJfAy2rUiRF^
zV*%<JHt(wya%?hWwjAF*{qQ~Jdwbv9V}9fPjk}nmnm^_B-p954Dpl_*z8Br7KCpXw
z^F8K0rz@6kytd)HL&$sC_i=pH{1x9fRr7y{Ylz#tY{Pd4wR_f`_n15HStr``PS@ML
zSLT~sLz{zlM7GxZMwj=pzmjV&h-WB%Y2DMMmO3Ta;T`B$znh>dZ*rc1E1Yh<T`$~b
zIZGsRRjgccVQyF`BConS2%b=2;xPEJ!S%(17Nrt@0ad$2omR8DCT=o1rO4l|KhgT#
zj>YFY1eL3V=5igASpK`=eg2~*0($p7MfQB1;9$YIz<mCC4fVj%pB^ktuRdLvyXE9<
z_Dk0P=ltm6dUe=y&z`TrvgbYT?WtAx$RTy!^YGr%pDQ?4b(@^^<lg&rZpo3^?JS2p
z75D!1OPYDE!mnu7nF_zIr)y8Qhg|qIVVPy-`t5ZWuIpVgQNQ~2TB*?Ulw;0H50>1#
z_sg-^`H`T=sT-b(d*4p{!v3|<<gDlG*xDuKj-?Yhb_6rz-+y;x!J@~Coqnk{<xG!d
z`-7)0u)E{gy<Km)mSgEem)*fK`F}%>asRsS_-XE`3dd^6Um`AxCHz&k&N*_%Vb|$B
z6LZ*l+0TByZ2M}ru*v&bhmSqJaw59_zDHiLr2Yy$p=|Z7-@d(HQgY8m<+5X~LTA~f
z;&6GNrdP|1;%-zcWbE0ncTVSbhi&()6W=#3`0jTj&hM!$gRsaKAES?Q9^dy0Z<}uX
zQSQW%YITn78@@YSs8-L>U;at%LCDd$=c@keU#{hMm>vzf6VyMRjbHB0^vP1?TJDzW
zvoB=b3;p-&U7Td9yphbu!xo2lK71{FxpX=o53@gH(i2_|b1^fnkCHcbbLDz?AGBTm
zS_`MJ728@T$*2DV9QE`1ZNF7Wcb@0g-&0@^<hZY*+2Jx|#t>GTHy(0(u%MZ*>f+7L
zjY2u47NI3(2~RW^|G97ctmCHST+wgI*KdMv%L8`?8X#vaxh-~=DLgV6Jl6<bOR=Rr
z@SQ^V^$=_AX}>@xU1zT`VPu=TC@C_$aqVN@neS^^&C=&WPVWZSYa)V7po#O~x@Z%L
z)R>Pl;V!RzGBuNaX6#Urof_o4c8({@ziH>D1fEk_bZa`eQU+@a;b6RTKQW>TwD*3+
zDsj=K0BLYt3wN7{GE>FZ1F8o9?oAEUJEp!SI|wBYtT15OA^9Z8ZRa6@EN5`l3lD}Q
zSBCx!%j79Xzs{Ozl<H-vbF|ZXVMT9*gwUfMF_rt$JxuJ1FL|oZ3|#Cc$$42~_BxiU
z2G8e~&yzIC2zcT>;ee=Ea$)uKPch%_*VijAv|yeedunbbGqN3AEQ~gbp7sQm%>bWm
zR3kFI(c_Sl@WqohACCyT?eQ1ks5xeIOepq@hlq``qHwQES?AeUnef?ubFF5Y->W#h
z=kK@Mtee%|yZrw8I$h=8o}a&7ujelMXO)R;iB?y`2m8{Za~kZv*9^}IMO_dBodV~U
zR4C2Ko7HFaN<;bKlC?*|lvd5?6jqm7a@qWD$>g0c7Io+RyXY>TdwXm4^>d(cie<&m
z&piVzt*caa?=v|rQ{40S_S$H3&~k(spfx}q9&XBg%g!E`ug_6kTm63T_R6PI!`FNX
zk@1}k+C|_q&t~R?Rm-xkuS>hJA#t01ev{!egEej<`+R4c<({#8J}3FM;=#8!HZB$v
zSKj!_;Od$E>F4LA{rK>3<DY)JUne|5B#IC7n&0?3fkXNC>-GC@{d%<Oh|%Now%_Oc
z{PX$z+9|)LMdx|0oL7EMDD#5X&f~q(>3uezPDET>*e;i~F?v_Y%83^)i0yy9e*e8Q
zGYl8sY46=`|935@D*{Ttpjl``r4OKH#>`?jNwo{}x82IpKE347i$e<zsvJHOTXa%&
z<0@sh9s`47p|lI2d7YSwhpo>py33o2#}qWCP6>S7a8cSIp#gNrf^KuWR(s1rGtiRz
z)JYRR9a2%&RPAR`u6nog`K)hmZ_k#qt(pPqSUfvF-~PVB-)RNc{=J;GbG}vSs=eas
zSD!td9&e^Tr=Y3w_1f)czTdCU|E$07N7CtnWwR0vBtDAW^|;Skr}^&caDC-dPoG^0
z_TTDy@>=m<9vO=ZUY$QHBDUqsTp6}@RxIdNxcs=Pm#U{#^yBv2s9OLU@pOB1cezz5
zWa<Lu^MlF?S*zb4ea^Ib!x4q6-0uxmhppYTz4X-;O>?VBp+couS5_p-RlhO3yrVE#
zJF(TX_2=GKt5)kAF8}#-y7ZUq{Xd^cfBtZo|8`klrEC3-*%LBA?clIUZ-UzSWQB}Q
zddyTU>V7NlY3QTcv(ek&w?{#w_k6qBQ#~*9j)cc2)Lr<s{YDaZboe3NW4BbI&s%d`
z%KXTmq53}gSkK1n2h5KTF!P&ueElgQc)#)4lwd#3IkVHi-En9R4|v0IVrBj0ImV|t
z9a<fwt;^O-o#S=IrubT9`b_!yKNr2GC#Fs808MgllMdXptw%E`^-}fwz3KnsiqD!(
zd+F?Dm2yHLcy*ZWY<^?Vx|!QWSCn>@yiD5n>y@^4<2=jaWj~)x_Rp~ua%<}pa;q_z
zbzHuF&s%X%3!%6f_toduTrzsQqCcQ-7Mqq>zs;wP%!`X!Qy+nvysNzgr^HpiHQjAz
z$24I_zr6juFYoW)|Mot_Bx8Dx?R$yWYq!t4I{RMT@3(8Cj@SKuoBrI(X;M$f&wam5
z{<&W$zKB#PYw)tT<d(giV|Z!>?}F?%=1;hrZdIm7Y)EMQ`Qb2suCzpudf>Nhj#=G&
zhNTHgo-a7Nz4^6eb1yCNoT(UB^U?LR%3+bk@-h4CYEL&<ADaO>T>AKo*9(5`v{`O^
z_V1xq?zO*IckN$cd|<`l8&$$*EZPcJ*agUM?Vs##ck|rhyt}(nUj?=OGd<R@IqmGG
zUsqPl{t@apX(hXJ+{&P(Mt?tVY-EvZ`*|~c{?^pu=jTjyqqp^VJ~(Z1K^nOj^5SR&
zT`X`$a`Brb2Ub4tp6&8Bp`iKBskeJRpIhjBk<B(<ub%7m`S|nopp_C5>s&ZPI}h_&
zukqQs;Ae2+->=uVSKaOmT2$q+EY?Xhb$;!)jgv}*<V7TOCK(hwfn4zmOVBHo6=re$
zKP|a9=2gP-O?6*(O!ho^?en+L-DSDTijtFG#=QnFpoAr$O&lG$H-b{9cz^r&`j9B-
z+$?xidPqQE>y7nF$y2&bgW@G_%sl6>ek*R-^F@D=>zIHXjwh|JTqo?_;naI&`f1)K
z{Y=QwY;ap{Iy&r`S}QTr#q!>yJrjR{x*iuiDo?t6*!^zT>owmwdES2bv?1f7(&sbA
z=Of+=?#NWO@YrL>vC>ySMCHNS=<VCw3S53377&Py7cX4zHC1byzfHk|=aTxeFPINs
zcoaYL+hX_rZH{&yKKF$8l-#OPJ+)5$Q-_X6fvBCsyt-eR(ow%J``erHN||h!px*4h
zCw(zwQ~~O~DO^kwjZbwdeLZ+&(w~W+CUrh&*H4)7#QOc7%X12kNp4K<nx9<5`g?Lc
zPt4J~6_0zbEjRd@xT)}Mo3-UDp&y4?H4o}<;-2lh|3_Y0%pNZbei;_ogWc?J6Q{&_
zEni#C%Mw4+Br`~dyS&8U<&UMuw#xKWX;u9A2)<1N9?)K_jD>-FvY+%6O?c&cf%${`
zDQ~r=`=6ek&JCZPw<~j|Ug2^vk$@xiY;~=Lcik>b&|bIW&@YK)eEWJiHQ)Nq&e`NS
zvzn=A!k&qrW8!9Z6;1Yw&W~qN`>19v$79cFe{D(1M~%xf??F8brUINeT!aqoTJ+<W
z<n0utA75WzKkqZg;-XCTn~i20*c4}j`oGd)zxwU}X_$-tm+<Icd3~9$wDexSm)~|i
zpO^h^@AtUd(-Jg(sOU{`DG*lTQ0sPIxW@ZA_`FD1LR=;&P<ngUM9(Rcd#|)_G1Uo*
zGZOr>!kNYPib}$y>Mt)6tG>U>U3x^%!Q+NR%e-ZFLQgb<mql#l{IaN>Pd4kYKd5_U
zW>R|L564bliM;h+roE`XQX2HE<W|+<x2<0{-z~d+^W&bt|C0_XUzYa$4PNX7>4>{7
zxF8U*tK_BFM8i{^O7AQUCU;H|*KfN2^ZESzce`Heofhflxcf>>I4kOq&@50@#3!83
z!}Dc=+V9EcNpS%wwuM2tJN9r+<*$$ZZ~Jv}=Ih>V?z0!vb?kV4-k**Cf7I7FaDN|?
zzZ-*`7c2<T*ZNgpu;THhEo_WOoy(gLEi?_LPC<d?9KOnvHPq+Ly9SSPXgh0>qeDpa
z|Hi<1TGx9o`Y6r{1kGhz_1k<pQ8-CXu=e5l#WP#`UO7Ifbp_u_4b7g7HBJjWC#%UH
z)Y$*;{#5_s)30K*LRW>XO+4Io{>1%GqYJCn@GYCG4LWcWn#~t*h{!Ni3LdiJy0R*C
z^|n>s)Af=UOGF<B&4(Xybm&MiH~b|VX<_V_zijvWebxs%!<Jp|-d4uZ;eGC15|4?O
zU?7V~;~|%X)4JRLY*Hzm^3!R;hpU%WwjNlt(LjFwxhT-t?Y#{@yxz}vYq;hABiDw%
zi+hSb+Qr94epGI#%JVcjWpG?*ZQj~P^+$F&fjVC*Ogm<%6!fdPDsV8y^mQqyt?>9P
z!sxnyK~N*|DmUlT7}iXqpr=})tJZYBj%nZzSPmXahbFBCr3tbuvp{#NczR8Fes=cu
zW)_~AD^`i$ycuz8HFDUu_A%UIS3Rk*`ju-@botFqsnNYsrmyCJQg`!{sEoBW?hcEb
z*S)*8_V$Fc=J#tn_ni-Yz8uyra_Mw9$tDxIqu`+#=sF_@&*@$nuUiA{T59B~k8}ub
z?~ycqrs34`+d1+1=RKu)2RY8nFg&aivEjgnhs76N#lLc{Te=h6N(bjS1}0U(Lsl;W
z*T?MKw9B9&7BtirA^B9H<<zr-D%{CacPzSgBAX>|&que@8c415#v>dxU$2IjhJIBt
z^ov4H1dOf=jzE$*$b<4vg>Jvx6$43=kYp0%vLGc?-|S|}Wcly6^Y?rH@f9>)3qHXB
z9*hA@98=a9#xHj3eFhqS_&xoA@ikTC_Qe8@5QfIB*P>p>hwi-~a82}v)h!p~#Q(@G
z;d*TO-wi5~sW!14^$+q+R_wWv+;4kt9_Spm_hAv~b4&l_U085XJa$)!WcAI|>9N~C
z9+Un*=Umv$`u~69|GwRRU(47}@0fS`x?9`62>f_Hzy8`k(1}rMQ9s+H^M1Sr-7_K=
zKG&*r-?Mx7pPkm<f2Zi{tE<vi*2mXh1RaVuU0eKm>F$mH!E>Yg{{4Dwwg3OWYSsGa
zMHzXZdpGy~1g!uLpZM`l?Q6)PyIl=R58M}|I7fu9kE?wOy6EN>zsH{6@pV5_mEU*&
z2aQ=hf7GqNuW@?$@jh8~(B-{zA8qB=etmuY{RQ9e*YCGH)41Jl+cECh?a#EC5+T#-
z`+hv?X5U%#4tyZ~tE;QGN8Dk%_u><19rLQ-<$nI=xwlG|?O1rb>`)7*EWh=e4e1)<
z_s_mg7WoKjMpyoPI-UPZ-I7Pw_kf0D>_K-9t=;?W*8h^Xw@P_@K0i3v{5xz_$jkCu
z!m=+xi-phrm;5gcKF%I|u)S&4l^=RnKOVZa@+UmSi8q4A0YfJVJ@u*B>#*ufx6HCc
z(4;kZ<kh3<D0jhpyV`d%>}r3#tLxmd`ty}wf7!afU$4hEndo}_diGX(=EtIqdqF#`
zU7FHCGkgags?3@%=yt5*$c2t024U$J7rDA^FaV8XPwY)^F*FjAT^A$&X!C^*lZ`(6
z*4*uQxO5`_oT9JAa|17aH9jA@I!yB8!`zmIJh9#ver0OQr?@RyS+-N@p{deC-yJ14
zgWXhibG}wxrEu}jKa0<2jNg}hm08?Va((vuQ}%zqTz>l@@Ep6!Q_vdtX5Hv*HR76|
zz-MW@N#}m)-mWik4}9|qcvZ^#7(e^JUv}^PFP=WP^x6ec?XW9rLRVkg{`dFy{olS`
zkI(mxU)eJ~V=d$~4^UpPVA*yfse7sFNsV-)7E|{#3|c+`TSK;qxgT?vExob>bPoEJ
zw6n8nC*(xGuee|H+4t?o$H&XRZCe|)_0{*4UZ*F^&aMLO-A=vq=ggYdkEaCt8J@TK
z+%xg(%(dHYo#L3BB3Jc7@$$~%^x|`t&n0e_xY=p-7zAuP2a3rjJ8aEZC#p&P++grY
zFv(?B#^<Li?wy%sdfH=&!{&QcuO%lsM5S5B?fUs_cCSHpTSiG!{+?BuQ<v_lyKX7Z
zRTI;ZawYEb^YiAn^Y_>8+}M20zjop>sfo*O^-u7etTuCJ@$+N1xE^P@9Ljb%6s=~!
z!}HVdxJ+<fPfW@O!Oj#3w#a!OXQt1u{r0vd;MeiCnfG89o&2j8{uAE$V&<nk|DT9m
zRgp;QDF7eS2U@=W?ydICkAEH`vXelY!^u@~f4*Gy4-F`PutWT6r$K|z)5Y$Ur**f_
zIe%IvbCZYk_Np%z-TO=5T4;%JW~~LUN~qlPBvEd{BE?MMV?_~*3S)NG+w?8{4q9Em
z=dEn=#GLsz*Qj4|Hm><maQaH0wD~y&Nwuw6S5JW!Lrh!w*{J5;&JL4{3W8tNB;IGQ
z+j$H$9>CUSq|^C&e+0`eIoqm;lcr~udVeZR%-jFBOgS(9jfBVc^?ScXZ9c8HyQOqy
zn4Qprz2EQM?%36sIziejC*%D@zr#P+Rsa8Tot5PRM(cLH(o(*3CBpc)hH~LEW)*p%
z|J;B4b9TL4X8&f#<34%rd+GVx@0QJ15-t0@J4i@N#G-_M)@Ga6r{}szUgbWxE^vF^
zT{qu(HkI=&i=VxDV<(k4`%Hynat7pXvaSXtfi{MwGn1xhoS$u;&;Cclf413L)=N(f
z8ut8@_+Q9!mV37N@5lZ2bv(bO-Ok(nmg(Q3`6pY?ZOnGJ4bk6IIYqYa$3y>x>b3W4
zzklVEwx0PhLp$iC|Dj(UR`ESDpaqhNE{9^>c%3EGv}aCRT(<f5yWQ-5!Y^0sNZpuv
zzyAN;MoE#sp`bIFm5=o|=EkV`Y@DnCnm#e?{PgMRY2D4I_SpS+&^+T+yFuJC&&g_K
zdY`^ZY=7S+vZ-!HlFGw1FLyqlx7o)ssH~1%b>gyPGcv#_Pio>ash<~&lze%!CYe`$
zzf*iZbA_)=(Fw)#r+@LKCONnB*>Z=fRLa?c&d{@suX?%k+o2Ef2mdGBIIi`|EhaA!
zJp2#3sig5EXroj=_$HZClO)gI_P@ulR2aOe%0ci%Hp>QgZBI8#(W~4OJLLX@)=NE_
zr=lN|Sa2-)#Pk<04=Mcr^?H5kkwr?5cR4#hfu=sRSJYZPX8k(-rHzEG%92D+v#Gj8
zmy(wpSP@hqY;|shAn4e>FfXgpS0TzXrmSp^YKvdQvsmNI#HnhF*InF}d)p{Cq3LMH
z8lQRJ-In}i(=@N&`|F~?e9#z3=y!o-rxnhARm<PMa$UTi%o>xqPp-eN`}gzt+7_9Y
zyX+^vzxF=F)MZvy!YkKVvjp!Z|DW;l-e<v+oa{pJ-wHu1*ml@WR8dYm_F-Mo(^LB&
zdNNP#NwE)!wf9&Go)cUVR}j?vF=5fi30{XMJbtEr*EFjdQr9<La%6DK@H9FFJ_~L~
z>Ex1`2Kw`lRzLCRc|7&Fwln9Q_<fiCtj|9E^nCa4l4IPjjVJ%~C<e8Fl-)W&$8Kw0
zHmy3Mq-o;ObJ5k!UP5!Nfrr~3wTMmw&Qj)!=eJ$DEuFvTV#gEPm6}$^3ctO%8McXw
zd8XGQUe2@#i8T?yfkzENJ%3Y)H+Oe$7d*V_LSAsBy*!7(gS)%S&5M`<*MT-$U*VB3
zIIwC_!$k9s3m@8<oe<AlB?v=*6FRgWUgKSM!``m%rs0Oq&v#cd{auhP6ZY<t>(;dX
z4OTTPs$!3)Chgg<5j<mS)PEp%``vGAIJDn*PG0uM?ZJ)Y{=JcJ;(tB+uCv*C_axrL
zzo28?9JW6E^ZERKRl&t`?z#t5?7d%jTsAD%sb_PK$C=YQ4l1=~{Fxe=+wYbcH*Gz5
zfS+HY?wHtD<{5D_9O{Mg+5YJ`&#SpJCHcbX&?!96PSng`=J~*H|0iK)*%f`z^@TH{
z*mEZe9lpRPW3hp!Sn5jtrq}I1)A(MbD<9<Z@|cx<eO<0q$%}*!Wr3U1&MwH>Xk+IP
zA-qbwX2pheIckBkZ#ss=?keb9vTviuzw6VV|427GekSbxp@4F+(rFWOZ*8e`v@<%^
z)%U~r)5EXD+m2nX6J>N&kYFqn-D#*ghbL+IBF+B-4h^PhXC&@a<xQyHeEMzAhrjWY
zgr0_k=o@|YaIr5<|M=~K=rU)C39>K4ujof{ZMM)2PG<QEI=OYPy3m7Xi{k%QzrMCM
zUg+f08GFCodM%k~rJZv`V_zX}xDn^{Jio6BGk;0EN>wt=yJK;|nEhD63Y#U9Cq>%7
zyA$xaW4a6L!Hy{ZnOYyO^|x4_xb1Pl-D6MT-_$q0#|66GC(r%!^k|X3%l=6QXWEM^
zudB$*??3tfSoi<G`8KP0N;cXQ#<qhS=`R%>db%g2Ofi1wZpl-1yySq0b(_VSJiX6}
zLN3!c3r{bP32ctwW&S&VN^X<HuBlJ&6j^%8YO8Z}Ncr$j6q_^kRl=bw;o2dcn{IGL
zXodv{eQ%z6SR&)1f4r9bOiq8Pre9ZWpn2qw8>lJ#!L-NKuKsdui;zQ-aiZ0^FJ4`f
z-v;*_<A|00#pJ(je#xuO#Jg<ydp^3k>-`dRd%=HkW^Lq`ba~I^@wv12b94wkO)h$J
zvt6=F%PZD!l1<m&-w)g6w@qAAwCniK-ILCo^~pH6J*ne|NKk6v#mc*tCwKh+_gj8C
z|La^M^GV-8=X-&+;%abow6951)eJmVbZ_U{L+1^TIma<8erNdT*&}T!k;OB$Np8&w
zF&**8>$P|6dAjKG&eQeBZ+c8C=g6x5ez*MneC?~;|9^O}fo4erk2&md?-37eeE+vJ
zrMcwebJtpVk)3=~TSAn-KitM=Uik4#Q>T(gLq8j@l*`^XYkKwfP2Vq+d{{B&o}<c)
zv(pSN%<1Wvn5L~6?QIYjx<V**xu4)Mfpp%4x8R9xM%M)if(I)0sz|1;f7L3pJI~=q
z%%VF#=c^nPI->r*ZpYLjA+`Fs8>&CX8P3*jY23E!RAR32O#RRQxH&hj2<vf7Qp=8-
zdGcTJ-SB`XySiN79bVwSr(fb{1ZQkhg`44{*SCyL*M*lZ?Co0O(8IHT%8I(}g`$Ti
z{g9ZV;H;{ttKar~c{aGatiZ)`<X&djMWa)TChy+Y;%CPgzgFq)-LMdzYsGqNe`v2e
z^-qwkNbA7k%cd_FTRbN=zfzn1JaGZL%5Al|RY?Xntmc0EdFz_|&c4cD%HI=x+O5s+
z>^;fe)O)Nw+sY~9u`N@w)pV697RRQ#)u>51*$ZFv{}!<Gsr`=!&1O@~*1hl8;C{sB
z&Vh^5TN3-Os`q^NHNTs(_`jeHYk6M98;(!U0`mmUg53!od}ur&sBuf+n#(Jp?`q;F
zKUOg>ImmDG;eh8MgS}o480|lEa|l`HZh4WFC-zhLBBx5PgVDs_9Cb>KYHv!<Sw4?o
zyV=^)cF{GJS^gXgQ{&0H?{~|2<E%V>G^;6edGFYn>~qCH#ia6#sr172i5tG(NbY?d
z&$L2d0n7CAB!x5s7UhE~i(eU5eR;9t;r3+aSNxFV59$tfh%i3nohCBXC34MAex;;&
zKc3xfO_2ZLCAN6WbC<5~-Qt<+U$G_@KK=3ci-K%wNw7=S56er>J?2m0i{oo_nfN=w
zBUWigr^QbF>+F&(JKRbiUyIJ~H9Yxbd;a}<zv|`8a%SYVt3=wU-?(ri?*GxhzrX7%
zd$wgBdn$d#Bq+OH$|$A7=u}<67tqKF7Z+nr!3+cSC4s&&4_oYCt)9)z#Q%`>)Xz*c
ztv8j==cZdY{&~HA|0y5YS^jl@e|=5<`SF;-ifMDAqU(Qtob+0G9#{OH!WX+EH>Z6Q
znJf|_zL4K(j$Z68i4ZoyQyHgtn1qg&M}|qHI@x)D*`VCUCtD@<@P9yc!l_Rm>eP;`
zb*b9vyJ(58U+8=DoSR8&_iHN_wOVHSR>UN_ofG_juzx|a%#~yB-G6o{_f;6JnD<On
zjOpHq+IusFuPEzuZd|6@q^S0x-P>UIr-h=s%O7sKnEB0XR^VX)`|gb&uIL?-(~@LS
zFYLT<OX%qdfwm~nR#FY7)}985s`s^rdCl*<jBPfU@%ibKGMRO5+wa%?p3~aRpX4yV
z;t{9x->+xQ@0+YRII-hI*Qt9C+vW4#`rXN#AI<EzCBZCz=TouMKGne&Bv@89?R2wf
zI_s?#bipF=@2}TIO{b1C+WoNx9cfhe>*a=Jv*t4~Nrvxr_#W=`Rj&B!)o}hFPbT|s
z`+nZF#Law~Z?(kqoDI|0O?mRA<!|ZaoyQsc&Az_{FKKgneCpZ0P_y@E9TzU%``2^I
zHs7b-Ax$M)X9^wjIWAp)VS(e{53?Lo?C+cjT@~{3d&SqSI-faMUjAApwDbJgj*MD^
zT{WG;3(u>D82;!I-+$T6+io3CoWYSDYkh2;;)KI)tt{zS)gSu2LG#-;_4uXFR;^yQ
zDJTmvSS(`1<aGPg+)a8>TUJb*vnTf0)7aafz1s}WBG(mKzu9nDYGcMU@%K!Yrup~o
z^tDV^o{=KqA^3>3uaB2Id=X3YsZPb^(+rlLWV`QmC4bjbkE!hZayhC`=fo_^dck7;
z@>}ewx2n6|_w;y8IXc<d+AzaPxx@1tv#!;Gw}y*^k3BA&_@nl*KL76JXF&@*gzg`W
zbzQz?sZ4wRjTM25e=cgaa@ohW-(lAo(QET+p0$TWU)uTU>2J?HyBt%6LQ<q_Udw{E
z$p`Qy`_&&ZxjUWn{u#&Qtb0-{k6hP%PHthGZ=bVmb+g_^Z-b2<a*tFyl-+ZMe%&aj
zaW}CMS|u*@^FrH~vXy>wt=wW(AARiyUg~&4a6);@OuO2u@`)*B`k$5_i=8*;)4!%_
zH^Gz?)fu4^F0^p+N*El7DLg8*eyx(|mf{@HbjMDo?R(YhMGpP>rMzrj$t6$2S^ZDK
zDg?9>4t7+(yR$RxyzO_L%lWSPdmdN(2KBLfIYcMFn)aPP^XjTl&#TwHJ_=6Y@Be@A
z+sD_cv04YsR~4(?cGy?J_n<3W{;~D*wMuL5{rUM>dT!w{$^Y+*6xJ-#mw#q<a#i8#
zPL@J$&Ibj`uhg!`6rX*1$Y-zOajU1XYDeC>a(|X&>@eJQM&{+*ibtJcSv<|U`&Q)c
z`!AtC|N5fhU>1?aH_8V(r_6EbwfXsEa{tMH89QYY|NQu<-mUn#_Fmx8j!Lt-pM|bk
zPOE?JoHa3?wXqPi$;kh|$DAjnudbZj^~2?o*8AGv#csUO&!#GM&z&UN_M>$AN_9R)
zrr4H8ikzBTKiF>DUlM%7;^eo}QUS6LTY{IKJh@10zuc?Cl2bLjHJ+3|IsIxaXn%n9
z&sS0E_daY2+z&oh{oBjS&-s|DD_$>>Qv8=)y*PUh=vairrodu>^~~LW<Fp_33Wl}q
z-odTECty$c-I9e8$~qjY#i!}F#Xskq_@cign#r`M<)N6;MuT9h>xqxE>b7t!@M^p#
zJzWi4EPIK9riAusF5hL{eSE>rpB;?54y!ErrNSavq35LKJwbDZM~LAO_jRGC8yt_S
zu}aCOaJbJ5muON~jokn9-|zR6gRUp={j+;>MCIhgeZM86*qMtYit>y87G`xlaJv$>
zwmSG>W>TKtX_E`HxfCaS6u4%v>5=FICe9}Y;%eVP<7k)88ypttj(hQ??(Z*Np~oxJ
zn{B)nnBUo+fB#_84->9sB8we3RjW72EQTDmpgQZuC$6<W_PZ6S1p4mlus*yZe2IL|
ze;2O;`(vFm6YgjmvFAdU(=Fg|X>`z2J(l=d+OB5D&zH;RGpX*a*z2Im=kFThG5P4U
z6Th~qA2ji1P*UFJHf`gP*MdPAf|n$1w00hms59j`W#M^b@}v*?8+RqzANp1BHT&wS
zRH3UMs{%e<cQxNx{QTUt3I4&)1RMI#u5g*Dd20Ikeu=Av3)>7qM>nKCzUnO6c;RA9
zU3qSzx3F@9e&U{^rw??mFgp-)xM4E;WZuP6*RIWfpL*kOoc^Cu;k(_X?-#k0ZizvR
zYHn&~;K|#g($>82=!!Un(y~eE;exxxmYmU3l~OKY@OLz-J)omLd(un&oBOuJC9$}O
z@AW$-nfiXir_k+1>-T=^%2%CQF;8alo~Dm7uOz@X<w`Jg{kzV-sJqxM&iF}oc4>rp
zQfIXM-iL*t!}7h@eXOjG=<oS(=wMOJC8lMTYt}**)xwAFr>KF-^Al!06;lt`8wsU`
z7<O!H&o*mnTCncn6^l7mEQxC-W}N=$BWi9Q_~$-{nq-^g^rD;dHh)_W8_EWcKnGNC
zC@eX<%EeN8!T|~ICo^B~0AJdX_pE?j-Ro=U-^YS4SlT51pRGGDS)^mUUa76-pCP!y
zhR#)hhUb3>9Po5LXn5-0afZ#OMc-e1u#1=T3uuMSA)oG`|LZ{`bLF57X`s`KcXc*R
zKJq#mRGxvGMxbU$085uJ<Hx;!109V|owN~?NR&v`3zu(`+@2>PrgqtV<uyTOpX@Ci
z(lUC!M;jY#t_RHh_b6iFIwx4{c*r;Qv~TdM_uBcg@kOQ3`@bto+=Qna&Q1`~$jrB?
zU2-{m-!{?z7ixEYDy_592j?@W>o>I?2#e0$y5xoGDaQvNTNUaAj=pp~x;O4Y9^c)J
z{qtWe_-Fz?-2~#woDco|EbX;lmKgmnZ=Po-rSw5h+tbZ5*8bGb{d-H>V1uj<{}dIL
zPf0I+djCv`TbDy6i&xlJrmdaj_bT0$^0wD4kGQIK%0BNbbjSkQO7sw8<TSKftfG4A
z^YiohE?f4Ogy>IVjeLzftGa+gM2=~Pq@Jf+WT-w@{^nObq7a9HeRD#UX>;1yte8nX
zpFmf}g4V0#O)0quIzz!=`hwRHFz12BHZ_=j_B$MG-EdB1iFWw9HUFMW_LnO>sX9Go
zeNWM{fU9*PjIIj79B(!rmrFY}MRVa@)9h<!Koc2%{{4Or+8k)K*sa&-|DVtPYyPoG
z=OloxMKsR1u)wIc<?HTiQQ4A}iZgb<-*>yiZ(i=^s;^m>_t)1O7d`P%J~-27Yt~ht
z<9)Jczg~~;SKYBzIj;W9fkx)D9fHa|911-<?wNq@M_;R)H}zDHY}w>fQj=x|->{ek
zPP7iIICSFn?1=O9niBd|>FU}=pktI3xLE3bJ{4EK=)&CIX4sY}+MJ?XRg(60>-D~?
zlRcI!3tsN$_Gi!R?f2_;$NXMU7riwrwd{Uv`R60T{t^;doYzwLEFLgyPB|&Wtn8b0
zXUE2s!OQzV>u26pMCb3_nrmGCE(SE>debU>PGQ^1@b&X5U#(p3^ZeZ0)4gxcdZhA#
zMt%=jnr2*3cvlexIXOs+gX8YX*hxJ_YJW7AGi|vR3R+&JaGB%4igz0h^F6y;e&00r
z))vF(bBg;?bF#0k$y5ccXwCO>wrZ2nG^_>Pjqzhoui;7171W^hOTLHOczyr=`U)Pr
zd$;2;pSEL}j}h~sgvk^Bsd=qjqd3!2Rm%S~I5BvzHckrNJ3;wKsM1S`^Y=p-F7E<I
z{1YL@D_YlLx9_oee8%{^iATe7zqwh<KObb5pD{hY?&h3=L!8gnZog*)8UZ{Dy8C>s
zREvG?mWyuxbXIG9Jf*#UM%mk2H#eP{s(pLEQiOrO{ogG!jnn%Cx0*Ib9S5Dkez@k>
z%jLJN46cJVUWZ;?AmjNhuKI22=?N^Lbsqo9I7NFG_uJjNr?$JT^jf6)!#NW))TPc_
z^Fx*#IoPl)^Pj)3x{^y~z3ap&;I*<(B0hXjitN(^&2M#yG_uQ8D1>}Xy0Ibg*_O+G
z#{BkwHoUyKdAVc0<gpv7UnYajBU!E0xaH>TrV#x-Px<YBEReLV+OqTcyy`XYjKp7F
zkFPg1xY_gjQMZ27);?!G%Olfx<!o;J`F1<skaNpx{;Lyezu&!nyVi$k?kTBNAuA_c
zne(VOJWZ%dn3L)BG~L@?C9lqdhF#4%QkbkVHY$EtKd0vJy|vNX6&H1FQ@Pwdng9P)
z(45;V*Jax$eOu0<!F1DsLD}|-{2$IVflTAXhJO2h6`y}R?w|eny#4)ENehe=kDUTF
zca3J}Zkws=Z~Auo{kmswHlH^;JKNmcWBu;3w^??--xy~rbnN@YDjt*2#xI`-y3z);
z)oVtHMCTT7gLhlAu5Jo?@OJxsy8^D2YZx^v7g-v5?D@!~zHp|cs{@aH{<PZLt}J1O
zhcC|Yb70rjVmY$nXFn^q*qZb0(<_W$Pkwpy?WWUuo4qFmiY@wk^7DE7dX9Qy-c?}d
zcRB3hIMCw7a`8f5K)!=$;-e#-+xX<v1NKXp=gs-*SNNcjJ<61$e$oB;b-y%2yxzWA
ze2C%j+17I2D|!i4Kli>|Hv3lA3ysqom(+LM*n544!I~hgY=>Coi*pVgyZGmiGsAnW
zLpPq>KT_hx+S;(==U-Vj%jn5^HwCUay{H#po+7@9HAnMX_3hm4yx@DZra!u6y!Baf
zzwNhY#pi9e=YtL$=MraJlDkr+usCyv(9)3KpoJJ`?^VB-y`g)iL~XB+%I>y`Vy-zW
zAZw!n99fPupMNxI3TWP!wcKY;TG5+C-Fk~fp_+~|3z)i|bl;F$_&h4ze~(Z{LQ(UP
zb(}TDe%t0sRIF7FI?nb;@S%T)?}1Ab^THzc)$GjR$k`TC5>U^z3Vc)zxKefy;kdFc
z_V?^bDO0ZY7m3{VJ${Cr#YO!Kqu~{+z>)y<PVbGH>-YV7^$)!C)APMYL$_IC@fr_n
z%dr2^JbQk1Io`-jD!ArdlG<MVTU>rucDLVKn~Sz<yVjrDu+cOgR@rqhfin1mqc)YF
zp46)NitXM0eldf6{BaT6<7r7J_Z^?;F88w~;&lDo^`Ea)F70cOh>~TPd`30zh}@#~
z>~%Yz6&X(075nGmx0#m3X~CYxe{I9J$o{=kdObEhfxqCC=5ikEKOYXy7gF9b<I&m`
zGw*CGd3i~9UhTJ=d_{BqZLYuLv|~Cy&+B_VCrZ!N8+<;d%<`}GqH5gMtk5%SB~z1+
z_ia_z2dzWj`R!JAZbAPBjhd^g!?(}V`Lo=lV!p-KE5U08=bJ0ZuX}Q0|I=yFrz9Dd
z-C{E@{G^zAUG?J1HGW&{1$$V&azDGUJwLwqvak8i)kpTKFOomj_WAjFe$yYf>;L~<
zYtC!$mY7?9r_fzmptYmkkyHLMXkINgIN*ze`Mufs`(~D1Ik?~>`098rc1FXDy8SAu
zr{>rFdRg`(aGqIi6!((Tt)EY9vcIgq|4-3ryV_rO4nB1gUOcD%+nwU`+jo_`H2Ma*
z`bS+aVp?jwnw8Ts!3hZ>>pcXxq?3FXt(Vmlyz<WJE#p^iPPL0R9iGebTyI|tvr+k@
z9r(!V()Jw&(u)5|tS9U5tNY$!na<ZPSM{R!iD=R!eqQM(%<)IJ-><9A;WXF=I#y!h
zfA!+0Q^RLT=j~7oV=MM4=x1bRn-W<x;k4PJCnx{UY0PZisr>L0@Adq>)!+5RC;DG0
z2VGRE)6BQIXL?uHwn9elgfB0J`DOmG1kcP$m<(D0bf^4&tyzWVqATm;?H@DE4KSa&
zt@9V3R{7(TyALMK@Vjzw!9PgIa5IMRdQS>Gx8xP;rI&}Q-h52g4tpy7JG;O|kCElu
zGp?isu2yDlCBD~P)IXSC`@P4dL6})jO?_XE|HIXl4-Pa==UQx_aj!-DQr`90^1lHy
zoC^<K_<w7nvU{0${q)5uH;!a*MtuA^xBOmZ+MbV}_VTRMK9;wMPh0j_?re#zvm!UA
z-R!9Ju${Q+kj3>Cfrka6el6~|GcvzlQ*7Cpe<5n_bM8A^CVq(KncO4)c=!8#yJLi7
zPAYDk)*tm+k5B%%cGwz^oxY3RdUNhqtW&tb5odC1TW<F8QcgG7>4hHWZ*R|!&(lkk
z+_Cnt(#M4l|0fi@<!C(1&N0s{=E{MT+iktF`uDBnES5=^8r+MB0_}flZEU#k>6q$C
z4duXRH^MLNyq&xK?sCz}7?-cYoEO|`azmEXF5E82{k7EtbYH=F9z&1p&==WS-+n3|
zbUpj%)#~+f1wWrokAHma^ykOh4Q!*?69X=m-P`AK_JLK1&V^DpeW|J4JBy#c6ETTf
z`1IhLPO0e!HH6b7LpejVqqbxu{*}64{eCZ-r|Ln|723xX4L#SFuXVimNuzzD%OtN^
z=K1sfN<W)^L(HqF=N)J@@xI^htY=U6lD<B#%;U_&B;i*6w3((K4GaGN{T{t6#&1T>
zf4x*CBe^U=k4p#n>d)Ntb9}5STxxLp^QC{FIfEz`FS8cYpoA}KPd&bzDv@jSu&jIP
zwY<M3`}K9vyP!*~oRi*2JgS+!{+xOxiv_PhX@kD2Rz<%-eE9BZJG@;sbxXCJb~g1?
z>6|;kZ22X<dpQBSSAcfs3+293>G|U_{mbKuuiQ&{I*lf!hR9CPIPKoh8|3~d&dy6`
zvGyzVu-=9h<t%SMELXV7J@LTo<UY$|VXm{Zs_vOFbWGOTZE*SCzJwlEj)cFm%7Mqe
z7p%(tQw&-Zc;@x`{dw0tE3%XrFR7o=5h}{}GB=WYxWV=6X*MIlyJi1Fgzhc=bcmhx
z{K3`c@1!36m#odUi||MUd;MX`7SQ@D5fi4Q_Kl&QUQ>)$Rs~+LR!I0%)beZ6<z!xs
zKAqE&Hmrui_dHo8-982#dC>7VgJ;Eu!>@c-N?E$HIkB-FThON+816Uy##Qfav3u$Y
zH-Ek!U+?NveB{O3JI8vZ{ikYpzh7i7n?Fxf(>bUoQT|fOA=m2OBR7f-E*ebp$T~W~
z=%wNuFXn?T9unUZEjqSHm9hl38XlJ|pEGf?p|Vhw_S4#zOQ-uxR`cztFy8n|Ry0%C
z#8FW1M!}6A)?zYeFD!I!UbR$KlK<Ik%f-iICbmfN1Z4!i-N@GV<+yuu#QNLMH)mW_
z>Ym(PAz>1?DUe;;$R6DFZf$O8iMekxX?oZdftB)4Kd39{_uC)x=3ai}e1Nj)BUR0P
zRlH&EU&Kz*N|Fe*(0Jh^%OrH^XGmgL{#PZXp5H=-Zqn*Omo^$)d}(lDZPZqy6_y_^
zvI@WStyyvK2-iX0FPjAPqvUuNzn;D?vF~E3nvlF_kD)HJ$BT?TwxE0Mw%wVpb;<3{
zugJ_T-UhP`W>)O_uqtgqmt%|Fj29uoa#lxXT)whC{=OOO@@cx!QibX>HfYyJUuO^%
z{`cQ7=SVP{yrhfrl*@+I@248I_qJ>K?h0fV)^pGXtxvzF9I$DX_zQ9F%_fceEB{X^
zX_9ngNNasuFfn76qH|lsF{Wk8p@%i}n<q@{thAaaUae|)Z`HJybzAML_r#ssKJ&$;
zJk?3hKJVBg;rU^*zAW?HQ!lxAk|UZdxr3M&)Gf-W{P=6?&L}tIsZ(;Kmt6VhB9X0^
z?_}g{@u*AX*`cSG{H))m?3m>FZ`(h!Gu(5t)@=|mi(9ssudVm}+3EfB=epMa*H9|q
z%Ki0Ue@cqf^BsH#C%UjMU%cXkP58>7rHg{>&lpazikYXZaO}wLsY_fU<9xU;>_7AQ
z`Qpo`nV9@uwVu}IsqhdrEjo4R%a+p}f)n-{2y<?h*w8EZwUbq8t*!PW&6gis+ZtZ@
zzc(v<bYyWtm#bC$yX+;^-`_cZsy$hACBEpSYVw}XB5gm#FJ7;2`!CCx_N8gZb?&m1
zxlbMmt-QVPc%Pi*a=FB|4W4{cOH50i1#*6xAE9>Fv8l^(Rr5Md`CFhXExtND4mvx_
zwAaJtEVuri2@9TI>DqiX|AvmmN741(*SrOmrwZLa^lRbq*S-_hf8J2HY2ta!YEPq6
ztEwjUzMb;FR;Ym?Hjr~=j_%Ko|7We67_1hq`+vgzZpA6{ic*BG{QsrowP1Vn&xm=f
z&N|m6Cd!>Ve`vz3R8D1v+{T$gq5XGV?*Hcw+#R_%dJ>D;p&z-kPI<Zs#is4)I#VcI
zzuYO_yz1xE>AMRnPq%db4U~AnX>eiD@&A+d&%HO@U7<s8|AQv(HPUWZCUIN}*5Pav
z%?kYaYI97;%e3h#i*<q)`xk^By`OY5XJ!<8oSw?6Q0I%8fB4R`SL{)^v(e?xFYVyu
zC71af`R54sZI|z>+v~n<ot(bTn){szZKZa{@B9(nDt+4~^ze$3XX|noJ3H{4ztt_h
z+0>omqObC6<>yMX;%+EuDdnEt`a~<|-OO{xS97`@e&k#;O+vI!{MpA0!*x0OtKwg)
zOLa5&cfJw{+F79(squd5&QFe3{w*Srn;RXM%T2G_!_H^*LSgmo{w1R8O;+66`Tdxn
zyG-JTnY~}cm}BlSR!nzXdv0gE$o%(g{`xB(EV%XM?e_b(%<BLBOqYBi-0SJ$xnwa%
znu^p0(~_g5D(jRc`x=~;c-ALpd+XK>nX(&+jlTJNzlOcGmYu4?6LRtNbK8zv3+E)<
z_&SNBPGvdcvbeof*R=V}*dH9ObJd@3S}pvyfzh%50L$)q3tVhx#Ht)xBid;%lo*rT
zWgU0;Pm|E4CpF(9<2EU-DQpitaq&QtS@g2cM~;T@-l-_8{N2~pc<jMR)_9Jn)t6^~
zx!&x-aX6p%XH$@C&zz=T7x(;eTOcwcWnM$~r0Fj+s($`0`CMLhXwF|v_Y?hvmFb|X
zYeK}!tLL^lT1Lek`OUdmKsf5;@0Yu4uK(sudImbHGV{f^;!f!k=Z(LH9QnRW(PX!M
z?WdFfPw(V-!aSKLnC-Lsp{YtdQb7?)-j6=d{?Gqs?qa*fg*wMp?#OB3RO$J3YO1zw
zFsHLefP#d7{;llwdpoqUHcyfiey^qStL-6gl>1D^f4e`flXMeGo8~di;FiRKLoHRp
zJ~qWipRuXkPz{kxC|c?NKrzNTsBbTyP}X#V8r2Q_^|6NnBJ94bN#OL~wWW7@!lO#H
z8w`!Yo&79LLJu3&bONWHw>$l`IjQjHUGZ(Rlun&*dDR-RAfMy1#&O@NT^zGoygwRW
zs3|FVb>(HIWt?{Q!^s<#U(r%Aswmp48m*u4C8c*x)2*y|N)z-sLQH1GZ4z3UvLsjN
z>}9V_AGV)4zS?_FN##$at4dJ|?NujTV4bV>^S4Gz^}^ZOt$B7Qp3YrwkTrW@)71Cb
z4)T$HsjpA6znGMBKD5Pj<B6Vo8x#Ib_%cbwtm&`!jl%px3DRm3ZM`g$Prg*%B6t5;
zMa0Vs3!77!CT2}a$ngB<VD+Suw`j8L<g%WLI+K0=ZZItt>bkBbQI-Gb@C=bBmB-dL
zTk+}dzo-AI;{tE~BV{K)r!^|lZZo$f>M8DhYcNB7p?P0HcikhyQ&-NW&wskZRM*qZ
zQn+qP=Lz=7I?~&!3@gtUtP)TCm;B_I;Sm-&!Q`gtfd${MO<e!QeVOm<XZg!OH?j*b
zGOcvG>>Z}0%9i2jd0T7KlN6N_57utW&MC!}ifi~o_rw^SJehQmUGi1w4`cVNp7S*!
zS}I&CXId67n_4nyf}FCcXtJ}iR;!!J@32=sEFPEI<?Ay3&Uu_BsA;0b-;&j?=@!*n
z?Kpjs?BrjLjBQD>tbabNmiUw>Yn;|I_xRiG_v6;F9<2Ov|HakS)8~GUOrM)NGi1r}
z8jS>vb^%WL7alwN?S5q#SAWZS-9Fb;*-<?}&}Xf;1m~x~gRI4UT-^Jv{Jin?xY7dN
zEH%HcPKWHG&1bUM-73Fd`_|&|v0iQSe4|fy(<@J|iW8XWZ`MDD@6Fd`HJNqtKfZXG
z2)9LW9Oy7;+u@RUF;$z1wcSDM;+IKNJyf-GxtUMDo_;f4U6ga~{<ZhS<(WSI>E0Zr
z6thWw?(uHW@zF*n4UQTV|9IBs`Ne3Z#KD6M%8qR>TPvTauzIdsaY%w^pXZAB3*uI%
zJr+)M5I(`~si(!G6uAAXP_L)_i@(2OwQe0_Jh|TL#VUaWj%Anizowqc(>wS1XcH^9
z&gX6u*=M)3CE2-W<Xy3h5RWi4zv8*4_{+D`G8gjMvTq68y!2jso>h-`Mzvp$g|E^_
z!9(n<xff#F0>3Y>`5viv=Kq&TQ#9&9gGvwGBh7rcmz@5`9)9ZkqdEH{HP^>qU&kRL
z%ybeQ<*dmQd$#n7Tj`&1m#aMDCMdEu^mNCZ@_UsFKP*#P$o<xZyNj*SC9A|S&o+_8
z@KpEn_i~~fOHTf4QCwqwQQWa+M~u^?F2Onb<8I9OGO?@wqf7R;^OhZnOZ#2^9ysAO
zLA9E7>4Lh%6OY%buF)?!xbskuh~4SK&xEG*KXdRjIyEz3F9%ZyXq~!)V24m+$)cC4
z$`g}vPkP<9_;ie+^Ksr1Pl@okHJ?s~-BLdmC#JUliPppxJ+GY799IWH4O^CHXJ&3L
z_B1->G3BUJNX)ByMf+Ul|Jw3JZtptKf{QM}Mjw~U-fl`$*KFZ^thC=+dwqzON72-t
zkPQ;^=dSYv-L}r(IEgp0x6i0<3OkQPLFqr+X@}-al=!|j;n@q9!b~q&#)Ac=uhwp9
z1+T9Gj|QeNGa44GiJv5t8oKwypE9APe?RXqy1)4wc>EGFK-}f<PEer!((I`!i|26K
zpW0a;W3>oj0I2!3P5`tjpQ*J&{@}$wXGL#V^`Xi?R8Tl};;eVjBA)=>!WVbf7RXIK
z7Xll`01taBOy}^p@!`JLq`<JN-7$H_vffD2jfb2QKzm1nC-r>dvwmaX@3isV`TK{e
zbF3i8&w~fO16V{FbCd%%DXv)^vhvepmuEAl<Th-D9FY%KaLC0$iM=im>|2d9ysI~d
zfd*uu(+>*a99LF_zP=3^wpq7rMjw2>YKnWpu^!21$E5Rh;ulzUIdE~Duv<07>Fbo$
z)7HE?x+-+_s=c5CD?F-}Ms3Yn9pvUG4W3egj0T<J`10oFXQoc4T|fHm|J_h{dhC{i
z;0MJGxAS(-3|kwu7QDY8ry+P#-4t=1hz+`RQ<nSAzQ!c5iE-UGq#ZM<f;VbDpPlX@
za(!P{w^9HH2WY@@YUtNR0`sPvgC6+<^T~3^;iQvNraV7C|Ne_J#^?70Uz*t~Wjbqq
z@Rd>n<cSZF#y#$!)lYSQJ|6e|u=vdVJ@sBzj;Jc;C~v6v_^3)%GcatuxaIw9s|CpM
z%i4Ot{C-XFZWYPYuZv>>eut=oPkDhQo^zlr8{Mz2u3rD<($dor|DMT|$_60CF8H9L
zivNGV&z`=-r4n?cghkq!8S5(lx0E!2lPEkWCn^N&EP4t}Bp%;p^Q}Ufz;ZaKumN;Z
zji#rY<n#iUXTjGCST~24E<!fqi3liv>^-UW|N6bk2G79K%pHuZsvhSi8FMfxMLIMk
zIk5Z<72s@QnW`fB(S4D^0+xw;8k8IZ9R*xClUTwXRM}593AN3+e6PGLd;7K*^VV^m
zE%C4YYxB3{`q}S$uf{I-n_GP@cKPdTYj@xA`~B<d>y!MlR#RSsHU(VY$#rs)>h6hV
zxwke?)e4Q8trfb;`-$+cU&nf-PtHj#)nQUnfFXgOET5j9-hO_vRBHV)akY0fr>?FJ
zzn*h#%}t%>m(={{{i*u+=;-#^-*2~X-IR8=>dMUZ$$|omFx0rjRUvv?j=PPb#(djq
zv$s<;gX3mdm%l4!=a<{_`_9hd%u7qX%a{4hwbFj$UG??V)dm}ZX_K#g$~Hr|K!K@|
zL#6U^xA%0trBb$4CDQ{JyOnl#b)9N?dE~@I<=yvdzu#rA|M_%!*HrEBxMoSV294cW
zS68uDe|z(@Od-Kb9PS!M!4GVWT%uZkqyn0yPI9b^*;(|PUB2eRp6c)KlsSXXt~<JZ
z->+45H#eo$I~$*oWvb*jz0`a9y%RC(V|Pzea&F^Mue5&N*IV@K%S->n<!{bh-pJ9>
z07DL!lneg-`FTZAd<wt3-JIedA0F-%(~tY}V`cF2OPe$GT)RZBUwE}G=Vp=H?{9C_
zm-)>6ROIx)^~T?KyWeMR$-7&1Yo2X2*OL<yAHSD0PTNxR<)ZuaJ9WR`hOe>v)4Cze
zr<Gg$-cf7CV~fmO99ZB;Y5IX_y3t;3J^^kSt_gE(tIL8-_W1d@_sgB#m3X+VsP^|a
zS*x@&GtNyZomN=g^SyJfb-5VmqUtYOv#*CaeK>Yxk#jqraL{tU+Iu(8^~qXyfu=*>
z&%D0cwOj1&!!za8JrC@Yj&#UzJiWWCR62BD&CjoSudPlOGAG*Pg+%YG`MG~v{{6VJ
zS65b=&PgrNVNwz>XWCu%Rx4NL`24eTt-sIPv2{TdBr@Za1uh9(V`k%dVPE|0jM%{i
zn>MbC-CZ{MgH_-nm(H~ZPu>1}v!=bF$Dq%WmC16l(~o1{BrbE+zs<e9ZLLM!l<;*i
zk<!x({+-(4nLJscTpD!f-(t(+XC?<zW7bA(-RJ61|KT8e_`;=S+nOCfC#y(t966@8
z>*L4A$BQjaOXTj}a?4M{O02O$;K#q;@8#v~>;42(3xgJYM?F^il>GVM5t~{of&OQq
zq2S<E;1s&CyFCBjgv=@Cd3Pdi=^Af254sBA_rX)i+A?R#4W*v8@k;CQToe1ru_f=+
zPR+wRZW#QynLgh%Zex<`+~xD@s`eTF{BbX%U0b?w&&N(-^-Vi7+l|g#z7dvQ5*_!{
z#epSBt>ELMqt<g(&2n#rbZ)=-!TQv+^2eZq2v^4Kt&*2sZ}E9<DJV=8n3NvKGDX<8
z_yp8Fof>{jKW4{<M1zB3cPc+UvHWm5fB)32HUSad4Q&#QpfghBB^ozJJUcV9fB)xm
z*6U3(FQxd^Oyhi8e05c5z0vwr84DiYx^{B1x-pN8#fSTkkM+Kup&7hP<BYpi*&7SK
z+ZnTcznrnF{Z(SH?bgo=O47dHjNQ0v>wRiZiN^YrOi^cAsC*#*{EWO<ll}L-pLJfi
zdg1GmX|CWjd1$VKhp&D|&GypQ*M$6Szg}5B+dN-Sl!MJl->&cS63^muk<Yf>&f6We
zG3jXhzaNkLjl8Gp)h==E7BjBgpBXo!G-Q3;U-ooa^Wz+wK&uSeYc93Vw)%JK0VlKX
zkNyAuzHgin`@?wahF4F|%q*V&vREa*I{Mi9Vn>#Y&vnOUv`kSyAG2ot%-L<i|9*wc
z;^=UA!+EFhxUBe_t!Li<>ni-cS!gqNvfkDM6}v6veusrRL*iLem}95>)1;$ax$ep}
z4-d6kZ+xn1WAg4+&xHz!`z0BZ)=s!!*qBx<_e|u5Fla_p|NE<}*%sRla9m^&JUQF^
z{l6KntUq&!Xl!8rUU=@y4Y|dpYDw`quWz1~u6}a&*ze;7_daI2m%2KzFbNwh6Zza@
zd4)wd<3-AYpi_d7lBw~(azpfk2{Yp&?k41SKj&mgzV|Vb;nu<bhH}~;j2bV*tO!_W
zFKv>s;l*Ko`<jFE!*0Fe7Zx!4xUuj;&YQ}H5+`A)%^lmVN?)0TJ>&ZrDS1`2@q^j{
z-pq>rfW^XKD>%%VEM{`-Tp-isIs5nu@w0s2!hd~#Z@(aNbK2$)R*oK7XXMZLee*5T
z-MW=g;JwrhmD|UQpPZPOv$y)YT-$>`C)MZw@jg_f5$2uSg(&Zy2y*Ov>AGU#0zuFL
zN%DuXkG;COI$P;Yl6dX2Gc!v#PJH_(IOT6IyRWg{?K?SEU&7-vA>{ys^z3I?wo7nj
zV3{84>=#+r*X^CO-T1tfn?zc0!fdnLW$U81zq7l<8Gd)Md%vJ<^|u=9WxW-Rw?cNo
z%G(Bx4u?xB6I8vYC3`vrlx?<|5jsUT`rG#S`oCM7W`ELBhSgx8%oEEbm|rD$eW~%q
z4@Qsk&h44@Xtw3Lw=3qM8YU2Af9hdR&i8kBSwAlJ>Bu&3`qaqG{z>4^l7xdzb>-(k
zhdWtrXgoJv|GwSs_-D1hzdb#Crul^4&f@3)xYx`7$Sd3Q^Y!}uMYB&NmfyH+$g0S|
z-RLvt>D=T0UL`M{s~x`1Ij5#%+I5s#;|$A$w>HUDiS7qwopQ|H+kUy=9RL32=H(5+
zGq&E!xxMY}6W4Ar(;NHi>*H#iK{Me04QqdW3G=u6`K0OGT<d<v1XIDEuLRdlFsgX7
zq5VzWvzh63$CQtQD#qxhw@baJ2R&?-sz3iD``_pD_S}j&zoUcdzm~tf75ZcK`hBbV
zy>0%4eSX<f^J4wlgiO!@Z*ATCzP`RbT|a!?owkIhQ}q#{IMJg)LSdfB6hSG$ytAuw
zYna<C#Q(jyxjC~_sw2R<{@<VFYkiwQRq*Fy()m0|j};!w{c7><!otHWHLkZm3+!R%
zmHKk5-~L|&Z{v-4TkW%v|L>OHe`}R;V#4*`UtgP7+}e`4c6Zs^UwWzHIuRe9+}N0G
zEogS<Q=x6ehX-{#t|`yAys|Pl-4#@M3e`^7#PPa9+>v4Vna}6#{|nywI8{6RT3@Em
zDM*3`wLls@R31cL=Du_Mq4mu3EpZl$cD%W}+x-9L^LEzf^V$NJcubs|u`GIPmg(Pp
zzu!eaUmvf;6P5SYZ=TJ}hoDW78#ynwY+u*?;MMv*+uVnTT6uNlFZD25zX9#hJGkHE
z-?ER=z71l>c7STxX_6f4zMh(*`I-Ikp#s@PiOnMSGLBqqQ`WdVeQ6-*jMsV7-7If(
zX~cs|90wK`g&<A^@5-RXGSQd0Tf*<0W{t{V@&2Uq)-Wm|y+Al;j$q2`>+Ant-I#oQ
z)0)W5%ZiqIO}%#O_7R=KD+ApwfQ}q4+H&&qv$NG^7bHB6uiuioYocxSw|XhltS^>j
zm%|jMg2tXqw;Tnnyh+<WbzS7<XIV<JNxvEkd|njZGFGgA-Y;jn%iE_`%OB<<2bM`n
zjNfKd1_iifM{QK%x*V^iWWpXDvt=iXk)&D949+Llt7q)BDLZm{nr^j3ui>^6H{LCp
zxi)<LJ@XqJ(N0=Yku3hd>VCi7UM*);q7lBK?&Nls=f1Pe?h3D|nW`09SH^Ygn-#|q
z8UHyJ8*2}@@rp-PW?bWB?Bg{~cAuffpJ*L1{}iI7*0{vuz~*J*6}t``yViT0TdeNR
zjzU?(*)OiFynMs1_Sc?Ndr5;*1zzi<OQ)yn@0a^te8VBR>fs%e4p{@I{FOmV&8+=b
znPgs?^LcvP+>OBw<<p9bdjxuZx^|1{rrlB&|0LV{>B2(i-)!7_nAo44u@PM3Ki6vN
zJ>UCU%1oY(4L3tx&$cSf3YyXNOn`}Lj(k;T1BZ$%)4Z>XduE%T;ZNE;g;&ZX;>c}Z
z*_d4$C!Y6>JhdV4d~Rg@)1+Yg>}zY>r|U$1TCu-ujfvR@OV%3g^(8MaNi$de?^x;k
zw9`RF$iRH}^tX@uy1G7nyynevN5J6uc~$eLA#N-#3O1Yz4orF3%6+-}LyTRo7mJI+
z6_%)3(<^^{zWVI!?ANo;Zq;<Y8^7UO@9{Z@j-AO~Z}@bV)S8^2^Y=F<yEiU!?S993
zyi!SF_UE*jl{wbtGRK!2b~bSAP!8CXa#DAm$Q17>8XHCZ`D=DLFAY*sV2V?1*dWZu
z)X$kS<@g)@8`F(aPwh?H?-IOz9s6gqe^09=u21ouWtMwuan8+6_7yW*pXo6v30N`B
zGu?Z@HmX<3bRV~D)K+k3fzx|I`1-idzTGE#cAu!1RNPqj_SRN=?;CPTi%mD5SK9vZ
zt=*i9-(FmN9K1QxDtyCU(TRq}y+JH43U@d}Gy)R()lE-r{8}ZL$G!YxM*~MicLQhA
zmCG~gL$;*-eKtG)+={TZw}dutyjHCE%J;#t$TnxAh&dL8O0#da*qmIl_2V_kg*Uqz
zIPP#UMQ%#5eCFwBxvg$W{?Vir{Gfiw2lodL4mP*;JfEAvyXvb|{l6Nk$GqvE4m2{)
z{=Ir~$Yr09i)OE{tzDfufBr}R`@6!{Msb5qgFot7dT-Wrjt+-M0w31AY`wX49;f_q
zmj4HwT^~INUk|Fo1m-kwR`;Jg>Z|{F?=#lN>k8w(zPh@9kESuFn#BKiFMD&pRn!N+
zzP<gujIg80Y|b4e2jll$0=3)~^jK_OyWjk=OQ%IXm8s7opzrj`#a2oROxv3pKHj`@
zzM@=1dWC*+(T9bC0-L4vxi2a{oBZkYjM+Z?Pb!}rYUR!}JSkzAbR^hwX5%w8CZ&RG
zPJssBW#ZeX?W_V9f8i`=Ca=$#AsMnFAaUu+2|V|oU0)aLUHIn4#yM&cm+V=%l-@q>
zx34=|Q7`d!)kO~7FNgW<ZMG#IZj+KUPO~|5%vSj0msvA+|MaLkdm}UcLGk~8e_gMy
zi40y}^z_tymlr0cIf4R>2Fea0Y5rWNZg0=mzqT%Rx978~>moKL-9DTXYa#;<_nFIM
z-PL?%1YGZX^yTGc$=>bV8jt1HF6!*5JfuCtKtFP0lB?M78uvaK%eKew?(Q!C#>IX%
zn8oG6H6c)d@4RuRRX)`&U$^M18n_agAi!c^ZW!nktnLz>1#Y|j5xlXty4=w}Ys%BF
zhwi^zU;?tXLxzdt)UmXm-%dzwbkkx|63ArfleeFDb8^$BKN{}0R<8Qk)xgnl;J><p
zV`O>@M~A}-&WdYaltB6R_LfZJspkWn!+wLJSAmJs|3N)Vs=rpX(7a_)B8-9`+z)K7
zoAUYj`TgamrfBN_Y+eMmQK0dIx<YT!kM$GXG?*s(Da7t7Nw=vq*Sp;9VP9%mCn&(U
zUf3Y-QBUWloGE+j<TCy#33xFb?H0fP%+qma%E?L59A<~oH5gatf}AhVctK!-o25z2
z)m0!@3VvAg(sh<e=DEZLYbQH`3u^@<PLF`TGo_bTxGGHI5YdS!*sgAR%4l!LlFK2<
zqKtw9jk7sD0`|@9403T`5t`P}*;I80?0NM!olCBP(%*wH;Ry?BR(Gzp7yKZ{cz#x#
zjCGmL=|ipD(zC7~(uv$8^ZDMT>|>xX5V*;rqT&ASSLPQb0Zve&tvo-^mi5Epm}NdQ
z?Nv0~53O8f*yV6Z*`WO0o#(SmGL6*rjJ@aE)rQ2p3QRvY$I^FR^}C%r3)jw{@HJsW
z&dp8j`mwvFX!X5)mw9W;%be|{!AreLUp{P?j}z1TTyC8=RhUuGLxw5+{5)Un%iTv3
z*T=a!u-N!L=+@s?p=2m<A>V?dOE-Gk9K+&gXT-M8I@lv=9HlhJf4<$`t83py|Lttx
za1m=<8@+wnhb0Tn9Qir<8UJRNPN8V!?3*T0f&!pQC1ZN+=JefReY@NeOx9&gjGewe
zlvO`|-<(VL!uQqutO;Em#_Rdr{_mH``S<tL{=Z#jV{$`La=w%(qacSrsNi#$+9#iC
zcepsyL<<yKAH*12o&?;{aF{rob@zfdx|?RL<>+vT;Y?Wd+Ov1lp131lrv%yx3N#*3
zD){jsasI}aU)RR&z9udz`t<Y+!^P`^mU`KlT(m5H=CdYI)oZ`H|Gb`e=FV+AotO4o
ziGoHe80Xkm1O-f!PtBk6VAfI&7pq2T^SmFkOtZz-X1=|#aq;^4|Nr)_i{1V2{T6{4
z?0hmWq>a;h&fk!ApYA<PCvu7Z?`0qRrA$v<-(8*`|Lx7q#aj=jDVKe*G0(drVVj<(
z#Ktf8=JnOp*L_Q;f(LvGRUbrN?p_nQS+4fuQStxH=XV?mwgvf<L$&eo@&4bRo}HCm
zYv`8n?fa=Inv?UtytsJrec9VvKYgxT%n)Y&eE-?{iX%&NZ)`Z2t{1ZJ+uPf}*Tw97
zRQ~618*jJY`%6o^^<BF}_L*j1bGd%e8<dtGdBZalsP*@lJK!s*BdHL=a^~!w^)){~
z?OPeVeAla_OG`ZWy}iBtchuIbr_p;VHm<gM81v%G%gYy+sWP+ieAxT%*K5c2Q)ivl
z#q6vJT@~_C*0##zmWiuA$mt#YjU_KH&7Ju2=-==E(`yt~tphdsTbd5MySuyg>Z;K0
z(927`rhZx*wN)#u^w8D~g%8Eny5`;9w)VARkl5$$rQXxsW@o%m1r<Rb6$AEEe9Q$^
zq|<bE9<`ab`b>Ha1JuAShtJQ>*4F<1_I2;iXS4UoSQfFoeRg7^^1hRk)qk_`N{MXA
zQ4v`Yu+Zs?LHL>o!QA?{&$ib5{PZFzEY`dfRQWrwFoAM=>&C~{>2fdE^0K(S1ZBYq
zH(08^ym)9`_{e38<-sOa?izm^K?^(1Wn#S2W?xF*-?Oc{93504su6IY-ICMn*0Ybx
z-)}rF*IgKuv0#4XGfB`Ap68(DJUyvXH9@|}gO?efsvbW35+DgmpK1mrFD_*Gi{IT<
z`q?z=ipDM3sI#+7Yj18!{k+gIZg16A{_xD4C)V}<_MC6Y@Oz`Ep7DQ1kU_q1*{$n4
z3X?(i@;p0Sw%cQ((#5}TZf!lCuJq=oTc6BJ<9?6Dd*dHSI)kIagM(?Nak||*Pshl*
zDZ-Dw1WJSJJcdL1Q9<|OY91a;{`>3e#o+Yj`=_RA*K&*N_1Ni!teCJq{rtRriq35n
zg1yf`158PvjCi2&%OclqsTtQ7feI{c!*o+fS7ibN3+UXW`;-0cW-{om<OC%F4nI&b
z<Miy1Pdyaj9l%$&Xa%U?f58bl214=U6^GpuKX6_BGqZY$K}SpJB?;F9-YjQ=*X&NI
zdbm{ddW@?B%b_+0P>Fw=-Fbn)y@hp>!F}Ef-yQb--Dz5XOiYjGPC*bj6qOTdE{lI&
zvS1Hr{3Bz^+1E#fRK0S1_oxP(2RFA2l8^OF`}+F&|5JNj#qX=JOkH8AAT!Ii@O01W
ztveUKJMH^>d)2=l%{vl19xgFbQef(I2epDh#bLL6s+}<Z{wgs>!4Fo9E!PSJV}z4+
z_t^bElCaLs)q&-X@DEV`t}<w`&U*28{z6klz#V^3KZsFZsH3av)Dv*1@2%LCeGZhY
z!1-P2!MuiaU;Q5EU-fZyKc9a8S<>&V3eJK5SU{cnJL39rdk)_V>JrghCwV=6xpC?#
z5z+s0N~>AxZDurf9xFe_5@sosVV3qdd0*-4Yj?}Pytudq)EhqCvi9HAmS6v7f4aUt
z-oLMWu|w(FFIQFu&p$uY`1!+xr&IKqlpgqkTGVsQ^Y8tAe7wK@=<L($BD)(nRMZ%S
z(|#sDUbkjdr`q+ueb(=GoQTki-8Cia@v+{epslXYK)Vq|-#ildCsZ{D)MrgQ6w`0Q
zXme`1c6gq%({}mk-~N2uQTW(x6X-ymE>4|GA3!6``~Ls?&Auvp{Xgcnn+0#XJkC!2
zqpAPm&d$#g!jFDm0L>b_pBf$~xxfDZzde7pZ_m7(rZrn-?Z=qCRbRL1#qR2Pw*Nkh
zM&)g<^D_(|cY;pH>pQ(8)Sbme;ia%cqvGZ6-|zpQU$Xzotc4sM4m$*2fI7Y=v%VER
zJvsULfd!7u_kMglF27pQA*zyFOsAsg&5ez7LEWWIR~)OYKs{X0K%`pr-x;T_u8XZ+
z%K0;92I$n7KkgavzEgJJdU)vQ$;Vg2<7@jL1gII^zX;j~_3zv5{Opa4)z8k%)ZNiJ
z!@mCC<%~y?^-oVty}sw;G3jQ3rtLX5gM_XZbDX<&N5@f;cdM;!%(Hcc9Ss~U>W!cQ
zukTA1oH^Rc?RRmJYkAA_OBo?b3QV4J8E&0TIXUTW!aQ~Vd1o37rrT70dVPAj{`%<U
zese{a$Xgbv%;voOC;irz%=39SHY}Wz8nvP7>#JF*r>6XT4C+cBU+lR3sZQ@Fclp{c
zH9In<tSx<ad;9x<EiYx_cN9E42O5C}wf*MKGR<B$&p6#r_|n4-<?rwPIdAv-%^uL%
zA*({SdrVZa2Hj+{9@IgXRSVk%O5`pIb}Tm8RfW&zmd80nY}+FEv2n#NP+}GkXPUuj
zVS0+At@QP^*gmt$dwVL+pPOa6S~4ocPFHc}J^{JirLWDnKJzN|{QGd2|LWZ--KQ<`
zLuE}~it+pC7kugeZIQ=imVYni)FxH8*L^R$YGcCJ#q5+d=KT}2xb@iIbWjKU-l~nO
z<w4B|&jke!5AC*D8942F_mWDd>@X#Pmn=Gtg_oE4em4+jNwQP-n{#7d;^8*#wLj-t
z7OUNDm#_Q5^sP7}VD0RG2~RhC<qdZ`b8y`rjnGwBo`FVk;#pdMz1e(Ts+hSk*Yq=_
zQ?0PLG2Jd>5om?*&p+Gu|NVB`7BqpQ9rJu;A*i9l$N0?<+%|Z6!qU?;NYG;y%O%hV
ztEKs+HXg}ORqyZZZJ*d4&=Cpl^hTvgE%^-X^(w{e(rvF~y7=-GsPC-!`^w7TmvfUj
zmM8mYN$4*VKitOq`Yh-e%y~O=Z*QAyxYyxxj=a7<*Upm;C-|0EX6Ps>FirFX6-+yX
zlax86ILx|^l>UsXe!I2&UhVh0>khu!d@uzx`=Mc8`s#|AZPgcvM&Cu7<+SQ@*tNsf
z{OF!4zJ}jK>&*u_!z34ey_&GSs@~IVPU+>p`Q!2UP*+)3Q4Y(d?`Pi?neF)V@wj~I
zy4c;*nl|P1EzH@Pb+xXf&-g}R&U26Ijgt93e~%yO=GHEoo4@yKm^@3{j9Z=^HrYBk
zUQ*_HG4AQJSBI^w+ThsC)_vpZ{T+pm&kL~0)qc6CYEyUot*8@YsQ}LfIWe7xg73oq
zHXmCz%gPylUh(fhBXi}P%9ody+h1MoKYx4G*H@-@W<LKm<8#KD8HRJ;&SSrGEp+E>
z&JBU@pItei`N#d^Z;qHp`-|^P(T?5q#cg@^u7tO3R`zOgcUUZrcXQkR+n;Q#SMOAs
z^J?`Pj*bR%&WdaOMzbA1EbciVA@6w8Dwm1V>D=X2fs5VdZ`QuMNq5V0Wea76<nZ<Y
z*V*6xIMnh;7%ccd`<ZFwrzhJ$JDbYNN|kvYWo3PNaWS@FzKiva`HuwEy8V9s`}>>U
zK{|L_&dvJ*69ku3tnrL|^B2@0XD{~w9nlwLE}ogarf}xs+aIkekCnXX7ys<~qyEpw
z<Ko8dW#`TF@BL|>af{RS-lo*ka>urcG9B>N-)qu({OL92CriDj+Z{UF_0+8AUuDmo
zt=ZShv#+f9I5#%nnAqgrxaI!y_jUi=bkA@1Z_qV0PS%|pdKBIsdn)1dYfI+ksL!2$
zvo$1E_=2io0Y*WNa;6zOPkwnMwoYhP&aT@VlidTibbNDPFKLuw(OJ+Pa3sxn`(Y;m
zH|MOMiBBgg@4k7HC7JW&mZOiob7TaUtvNoG<HR1p0~KpBzjp4G&#n9Qa=HJ)wI$YK
zr;e8O)&Kun&bR$>?^%mKQ(c4m%J!$8o@V@R-|u(LHs{=u`!;x1&f`-EiQ89WxpeQo
z(qu=eTh%QdCLiAK{eExtx1wq8jDPk79kXl$4YxkfWP7{$@O<|-=Zx;mxM6zghI^#H
z{J!7sc1xXk2%4UeU9VfCq>{Y<ByZPd-9B~SSy%d`jn8T4@%@=vxa{K(sq4vMR_l(u
zvCEwM6h4{iIq|@@+}mB%K>_!6m1c9!IrI3=eD{eTV`Es<mS0H8zbxc)bLPK)zu)ga
z^Dgg>%+1qNbRvtm5AhvZYp-j5%eEzEHD8n2whEi3BWp$aKj=;m%J5oS#BcZGf!3e?
zsN)u|+ykCSIG)aY>~7UG{b@`6w>LL^*Y3)*OSX0|`?Onj{p^2tr#QZjTk17+zM##;
zX^TtG&bR*`m*aSGL6jQ*mexqFS*1Sm2FWvxQcro$@DaGeuyA|W+Nk?M?;ad%E>8}c
ztRKIxcE-FL$3GqwkGE;OHltK&?mz3YHx}pO)GmA%R`*MJ!p61M+T5gqVS&!A`j+@J
zxlEiV!)EVr?CI5Z$y-$s{Z)5*Y~!&NCD4T6(FH2W4=QKh;l25{;8=R&U)yK=SLD>>
z_q_eNqcmzy#mC1p>=&fEbazO$#yUI<+!MRwne`!4zi&TzuE;yho!UO3eSYAUW$pa(
z=Q8ihv@l%TRr)&9h2=1tz(djarQgabOZwl3r^mY-Q{q`WRqncFko~fcN<F(?-nX=?
zKc4Z`^Z1>opU>Opv+(yZ|4eA*&OXA+S(kUw=`eeuXfb=9&W@J{)*L!F)hw~OO_J9v
zZ>>N@Vd+sf9UrAXz4{SS-%d?&T-?(jAG{*|U5DV0my^}`IFB0KkbsYtPxN6Z_VCY|
zB46>K@%`NX>&|;8WYk}bOFuW~r$tk5>SV9|9D8SYeK<GI_P6~LWrJJha}*zZxM6?8
zLfvP^1x82F@1F7Xf4@3^`*h>*Ce7~IEGGL492yqK`q<y_IFYu=q4vT4EA!cIX~|Ew
zRBAYuw#V?Re8!z~C1(2)KRGTj$~m;wcfyQ@h_YMXtg^4KTif!p`RS_F4vkFJ5866e
z)g&^W-F$H@n03()i{HwRB%F+1hOQ3#%V{im>(C#j%N%Dk9=u;8e%bKp&W(vO{Pur7
z7&Qg{(C(Kt$=;QIejZct^K-R&H>7@LJHsY(9=I~aT({NK*nA_WF8ltzzb;#9rz!v5
zF^`2~tIa<C5P4puvUxZDeA*$$t1|nAz&wFn9Zs&&Gny1`B-9Cpuje__>A(uwtY~|N
zb65F$yGcJ4-z4gRC(<jD9XyU5VN$g8o~CpBLf2!q*6p=&8Po61;!L<Lb=y+u$1d4?
zg?;}n&D_6L4cy9XlS>q9oc>|kkEo*|O}lc6jvQfGYY<h_63>!hvXP|<JXW+rX+l)(
z!kOxS^qcfDZ`AMR?LGagc(K#`IpQ{s2UOS_Z{3eMq5k)JeEr%3GcKkX%lX*sXiVzW
zy`7pf$8!6H5@m_#*&lakt4TEP|27peETzDtRAAf)ni)1c&vj~=yx$qQJh#Vsto|(E
z3DARH(eu~}7~3wit<`EWG+Up+baPL8tzqD{OG~}WkKLPhwLLmfuJPn1&tuy}-x@jz
zAF|55dE0S;Q$ly<AHV2VGfqtszioLeZO_49YWMHYN=Ry6*<^n^f3@$Pnh$Oh(tNjp
zT6nwT>QunvN$c~^1Per*+`RkC=2L9Z)-1&=IVPvBJY3ehJN(YUn`bj`RGhGMUSf1C
z-QN90v$^!wh-{NbpefD08GSb=bh6!k=Xm(OP1Dkcw*)pXDB!M?$+-g?lW*K1aNvsY
zPR8Ph^IWGI9$&PapYy`$@GFs^=7X*h4`tWPF_u5bdzs_jIh*H&F~1kc`q(DjT64lP
z;pQ%@-@We(bDm{<70ua`cT7Y+ZcD!>v$R4b`)mHsGiUtq*)7RE&p#>auoQFDiy1i=
zFSZmvK5TtsNAm3cW47B$L*hW=1TGFNN>ds9cUQjZvySxVK6Q;LN&WYY<o?>un~la2
z?o0GG9n%GMZ9#28&~)EChP0hCOcov3B(hLw3a@=m!P~MOfq{X?Ow5C)RBzD&cY~p7
z1y-_rNNH8qJbmlHtag^v<6S~q`+cK#Oh^_MS8Px&y=a;TEwMmdsm9ry32_JG<i06C
z%wRmuWIp}VPZbU86%RC<e1pS`6gZ{Nq*?3{I#O0V+x~?YcqkUC*~5luu2rd2_wSHB
zu18I{I8PZ~G_0&hRrq3XD|L^sz|vl=9WM`=>oRJA_IXL27u`{Lc)G#Q9WjT$O5gwf
z{{DRN?<qCu&eKG9&B~~*IOs9g>T6|A(uw1b8EZez)yNN1;9SHRC1<r^aazo`e;@Ye
zuue*d$vBe9JUzFEw^9Ck(h|it(b8K!+}x9Ye_zd#%^Ugc&(|DpW?J{;#)dT3hYRYD
zIo2)scVj~Pbk^$noJm`3+z&9yo%{FTSPj!x_W<G3)f{F|XB@x4X4g~ry)B&M^mGG%
z#x))#EJBIjwNkr9G&f!T6z=mP?~i2k><1_8OJ9XlX$y4j-5<NVOjONDF7<|vyKHs+
z7SG#H*kAGci~M-UcSU|%fQ#l5-n=Une-4)~V%apYf1^>_B?InFhw_ZgwIjHC*7C00
zkkGTHb?ZXmv<-`U9sX{-wx)5f{W;F;%j%Bl9~^z9zy15L4K&Lj()jB!+m%mNN%qq_
zt6ZYzWX~zCSuXSR=eeCHEl-u#DgO!kk+;+E$@Y}oB9$5||CSTmzqhjsD@9Ivx8A-k
z`Omcz%lC=4*_!>`C^v1V*uAuZ&nI?82FjhEV>y|xy!p#PtLSa{f3E#JJK67xtCG^E
z`3LHmGk^TpR#SXf_TQ4@%j|9LKCo=9`u8jOuFn65jlUj$PqB@CTrZ%n{pa0}zZdoH
zMSOU4xct|qJ+CLEwI&?T=9*ozGP|<s;Mc^5hg!=6`Pb`Lym+{K|Gxz0#WQ|A{(k!X
z45P4mkk*M}EA0RA>#BBq-GAo4+W+}iHviZEY=8Q{{L3|(*{922*U#MgTt-3nLaBn;
z-<#{1|NSa1zPoW9bI-|NZ&`Nn72Hj_Gv#Z!?1Sw`^1J>xTxYDmF8jMw;X<kUjZ%ex
z`fH^J>h#!m@fGZg)HDAZ%l_m2)+wot>zKFy+Lav3{^ohng4YcH#lvzK>aR1dOO3f4
zu^-cj|C|2C@Ri7JI2~}p<b>3>*9_0a{;S4l|B!EDO`RaW!|vg+t<l@_7SH&<qwulS
eC&@Qo<0pl>R_P>MIl#ccz~JfX=d#Wzp$P!PkKii+

literal 69690
zcmeAS@N?(olHy`uVBq!ia0y~yU^>RY!1#-Uje&u&*nU?A1BecCcVbv~PUa;814Bz{
zglC$sFM}2X0|N&GE29ttGe`*oBLf4Y6ay=m&A{NrC=F)^F={~7FflN+XELxr)kHBs
zKsuBUp_vyjLRB*|Ff3q#sb)I1fEmVS`~}kZBh`YJfq{Xuz$3Dlfr0-z2s2(Yj<aWA
zV2sQRi71Ki^|4CM&(%vz$xlkvtH><?>0+>{u&T%{$W1LtRH(?!$t$+1uvG%9u*xg8
z0txFYDS(xfWZNo5_y#CA=NF|anCThl87SFtDJUq|6s4qD1-ZCEwHKwN*(zm}loVL$
z>z9|8>y;bp<rk&v8(Lag>Khp88yV>qrKIT=SLT%@R_NvxD?<!{nd6dLoLrPyP?DLS
zrvNfHF)6>a#8ycOWRU_4K-^i9nTD__uNdmB<osNHkc_^eo`F8xY>@FFQ7iwV%+$P+
zM3DJ*hBjc8C}L21Z1h2vBRK}*Q?O`|i<=#njXpR`K;dJ@B^mdSoq@rD!PCVtq=NBH
zEc>6Sm;c*micfX%p2F4|5~8wl&9BItl7BfBXDcZS-h7?z67;JzW%^7bW!F>{Mc&OJ
zCN3sdKG*L*|GiG``Mvjl@9lm6d{5l>d3*1j-#Nc}Ua{Tb88)T*dp;a8{Au)s>!(pb
z`kZ_3_y6B_cUS3aJB}rlA5L5Tl=2Z|V!39;5Ep&u)pEwh?f2_;S4+*hswT_w=jxj!
znE`?UEFz6HZVTqHPd~$Q>Y!@yeu-CkPyHrUOx2IS7gKW4)vWUBs?cT5?R?AX|NmQ7
z`T1Gefd<C3hlg6z_W%7>ygJiDiYeyg#vNsEZ&fz4^XrA0ME#z{&*Bug`^hBlJzb*O
zRi;^2KD6;lKdb%mu>Ib*+xhRWu8qDfwl-wtr0|7Ktovs*NiZ|nMJYB;_OsGdd3yha
zGr#Q<_oNp}50#$JDek-PzlZUf?~cbJ;cEn5_P?H)K2LM=?$77#_n)yj%i*T*qF>*_
zJ9(v(Lf(YuXJ>EUT~c?L*ZjzD?Qf^OrH?*1&b%pnZ`D`(^82;lD|2sc`DqgR;LWbr
z>+Wxe-M)9KcKEe|$3Nxz*q;<x9KJhC_}`z;=Wp*6p8kE};y$ZWzIvj0x3;XDxG7KV
z_EEnygUcTn>~9wymz}=z=TAAmlM8Eqe|vj&hGFuV)B5}0Ja#m2l+LL+H^(w<{oZdz
z-D0|0te^h;{9K-__~u~y#pBF5-u9RC-tYbHmtp?tr270N-+I44ne0DLd$RqH2hG#f
zy(g!in{(6o7Wdcrwcl=f8|`fU{9or0$B|zNN|U-JjnhhwJo&3`Q}^eGEo;yAdsVB~
zwZzKnYp1o#mKj`K6>41n=VN>9PVeb@rQJUg_iWn#(A|kieO|?*T1C%F>8~eQ@4c9&
z8^3SQJ8%8HC10lLMsI7ny(#G^*I|pa@+%kJ<^SsIb{O34l{TMtD)+(y$CX=Rd<Bfu
z|I5biDlr75C)L_^`MMpIZ?|55B)5y-h+$oOyjP{kzMXM<tM=<eZ(CD$XKm|Bg%V4j
zFh3RDxIH_*?kIfBb}Aud&m(WEzb*`EdliZt8)j-STwfKMZTh(NP1()V>H6z-zuWa+
z`-!F7oM^TGKa}`XPM%pXbxulj=Gwl=j-UU2zd!rs<>j-_&Ni3+lYZmhwtKho?w(x}
zx%mzI{(W2elqVjmoi)efsmb+^<)&}aFE8`mw)<GGbhLc^xn)I9Po*7h<87PHeP{LM
zwUL{T{rXr}Xf2gLx8UhVzYVE}S~#EH-4nw$bM~JOVf6zgTeH>A-!J<6_4@5?lm1Fs
zmAtTLuv{^7$^`B|!pEO5*+xHD<~R2itNmX;$Hkq7pT1o7m(E-JgUzz=(GiL4r<oh;
z{{HHHa=}^f7#FwirjHfNXP&g*w}IJDK`>?cljl!;%vMhQ^I~!TyvJLfvj4nReoAxs
z3}=4ZEB>diHvG=o^LE?qSzEKO-`aj9@9wUfiuOOBO#WBdy=TFN{oih7zg=2<>RGGX
z_63Ij&Un}MSw5Q~o?QFjBj1XEup*!O8itAWPJgBpF)HQ1%vtH<yMf~fOOeT%4VMnv
zHDrA4QngoA5NC?GQMEKh>V~>{Pv)5?3`>rd72QmoeplG)mF>41hv&J6uZ{Yu|Kz4w
z{ok+Gb0gN}-`}_R<>tE0X=lX@=6KFJ^Y7BrNw;EKB&W1rkFCB|`F`*BxW1a7i&FyM
zH}l(BG&CMq*P_zaW1KxxjqiBZ+yh+KVjdlRa(vIE(+sW$`cA*UySsdi^z@*oKeRQH
zbtL`$X4D<Aywvhf;-r>Xy1iwjjn>Ws3%{L{sB}_z`lM&G!HN|M^ULp5e!FVPovb}W
z&-tY5%K6WyXa-x{40>6pG~t8(!#l<2dpEDP(d?@i<UY0U_d9Fl>1}W38MjD_TLeCD
z^}fEvLZE}KNX9pHOGe17ITtUAWTbNyvB~A!Yq+!6z2Eb|WBFgoZao(I%r};->2CS|
zHQ204Li&;RToGQGU#z{hQTwi(ZJTed9eJR$Y!z2ry5=n7x)*kq>1<+o3c0tpZMDfv
zWjtG=_hZwi!&_%|ZdoutM$O7+5&!%cmRlUM)m#3k?7Ft9%Rx)vL1KMJjOUA0spe+9
z&o65i9Io-w`gPSzgwfSOFo2~?obmT^rfpZ>E9m@8eSU84%E`Jf&bL=C{NOPAfZChr
zomZ10qvet^rZ|4Q`+EKUdzbq~iXZfv-`lV#q2K1y2}^<Bxvn}2>4mG77@ynIutj8X
zs+EUtDRX#QzNUf>qfmG}s62<*B+~dsVL|l%FOTxR-@Z{FzWiF`iwhAm?!D{U@bz~7
z{@Mw~x!gO1uP3Y$*zur=Th1pm`j%e`ONpraG56wTfrf3<CN~M02pKay<U8vX+LqCD
zwLVbGSvbk9!CK+!d>P}IPVp}@qwm#zk1c+)@p#nV6IYZ?DnF&%)+$xM9C)4Ot53jw
zm*ai1xwGnA-5cC@7p_mydRtKH)i6<I%74YG^GCy)Y*HSr5dS$XI&Y!IjO)w&<@uvF
z*feBq)>L7>$QHGF;-hQ&W_upZ)ekSyH05&P`(@nRP@)_jSGiQ$_jR1<ip3VnADbqw
z`y^5JbI!k&!q;8Y=WD0%G|fNz$9|uS`r@xj${VV_zIw5%I;QsILap-0e^`GXU3mA&
z$`j7oC%<Z|2y`s{>oc`;*QAyDlE3PfJ@PN$+*aA{@cz7?M9d-k#|6TN=f5?b#J6<y
zW7QareRmJ38Vh>-uCD+8cYC8N`)UT!gsEA5Wu6(^mjo~OtCPFZ+j~4~n@^)joJHB2
z8^%sQ4I^f7-&ik_t`MGK)IRr({CxJ-OV5_iuiGS*w*BU@tk4e+cRcFSJ~Oxc-pk{v
z40na>PD~OzcV6X0XUF=Zi>z<vJv`*A7c<M6gHzo>D_8VV${f!9!t3Oh$yPjQ40F#|
z^j7^-fzZp<Yd#*I<9Af<``z;Us*F-H+u~jv2soj3lAGtB#?NAY-Dgi9$;YpBJT^f<
zY{~?eqL`iaHTOQBx38D^q8e<txBUCva{dQ_cc;hK-DG<%THkVoSNiCV9II`**VKPb
z*s?*i$YA1f7MtA*{cBG?l1P)9nt%N90_F9K;^*zjty4MXz{78yGchLW<jD#9Bocpx
z*MC~Me4f?0wJJTWc~OdO$v;1PrQP$)e>mx-&9q&AB##8?#mtPkb!exF<(-Jl^S<4y
ze*g3Kfy~Rxem-7!*I{1n`~Cm_ElWE)>)-SF_5VJee&VFCJltqY*4z36jO>59S2f>Q
z;MlxI?!x1K`+FzmubG_N{Bg~b1NBEvF3eRCa*sZ_uUh3&?xWH}|FVzGknms6VtFiW
zu^9K;>BllBsfh<x^NJK$%iC6ciOjRPw_!z;yj{(XgHN6ITs4l8OUbRhB)d!DvCpBy
z`);W<&OLS3>jl5gibf0Nk3KqcwP!x|s8ZcM`RC{J_Pk5n-!79i*T@SCJM{a_X8%s5
zKN8i;|2_Ho`nvR<w^BKoXCu?+roOteGCAAWKjv^7Z|{-(eLvG?*W5^K_bi(rfBt4`
zt*zVJpt?2OIxC(_C~w>*yDp|D_D0gnxRV=KC3Sr1pDCc(!QN7%cY3Of_KDPU#`D$&
z&FmE^U|X|y?`)G3txf)`zNoi9670@N&X{ZTc#-r?&4iO44&j?-nq*$8pJU@Zl{0V7
zL$_Y3zYd+@5=#GDJ{D{-yJm9jJnQy^gH6jcrP&>i?SFSZ<3iK#8_E4&kM?>x&svbI
z&QLw~$;J1#wyu`BwcBKFBES2Ru;oQ-8rrnm%Zd&q=7=i&UAVMpg5Ctf?cI#WV$8NA
ztosxG<jYM~$H!c}toqj~)-{~@=vFJq`NF@iG%rezrLjX_c|%q5+1CeN`Ev5-dOY=U
z**QtLbf!f7n%W)FI~L4OJ8*5~^B4YVfBCe8v(+`G3%u25xqH%rfBP{ZuSC_`s{<Fi
z&5hMEZWn&CPj7nLj+B#=+;*DGYm(tU5xZ4^yMxv8w2nX5cI&yDZCW0^uv=)q#K*b#
z$wc>kJkl%eCUca?KkY4AF{fU#P)@D9sLtd}x7(JQ{ds0gf$?se3|F}P+Vg7FYN3_W
zzF7&zyIs0hT_antw94R2>R*FU)!07<uA3%rsrmV7SEb`*#`F8PEMi%Gq0s&GdA>t0
zL~9hc-Z9^|hF7Jn&)Jc8t&pz$mYQRa9&F8?z46?nmmE2(*MIDpnSLchz2vIb<$Im#
z^M0&xxuUPc^66#&`VP5nKhr#x64m3pk$*&Y?C$uQ+EQ=!jsN)8N808WCq4fm)BBq}
zG;GFGu3L@qyRwdOHYI;56k9Mah3jpLnAqQwlhngQC)NG``#s*G{@<Uw2lxbzXt3Qr
zSKYELbVcDorAL20a4kK)P*70I+V}ulU>W1tKo)3)!zI|L=-hUvqw=Jg#R-4S>*<P3
z%ZpF(vM_bu2w4+RnEWD1?C-7nb-&;0?KHggN7nV6T<LTDC4%nn<n%TycqA{VclJyw
zOG@^{)5%vhYBF^>#3?r<Ki@cqAwSCH^^@iE>vm1A{(R`eot?$en`KPjw>&#L&vv)$
z=ZZfvv&@U1o%wcV@fNYq1;4T^B_;m7Sls_DRqp$&#yws=#y(Rec_zDBOh}(<V#t%)
z8$0v+<9>UygqSl-MrZgx*Zq7t{jFr1S@P<<%V(o^m1N2ud%1bd?Cn`sSIz2KAF**!
zT!!55M7iIoa>ox^9G(#_+V(VJ-sAF5T1Gn6S?6w_)IM$?GT$`aTE70zN4rVKEe;=<
zn)pa&miqDEHFgUtYx>q4e=apk{rsEP>-Xmg&Qd?$lbj^?EG<$}a-Lo7uFxYt?v~#-
z<$Ln;JWo}!j<C+u9ju>LZLV)q&3}7q>up2bRK2IX%W_g~1sEzYcwQ*CJilY=&E-;a
z4F0TN`OfLKb^*(Rr`b^v4-0hk^3TjL{Gs0QE^pUMHGX&RRIwxXoo7~_(J1ICt&((L
zIK9H_MyrnY`w7l`9~CBKiED-JRjE!;{BT%edHddZ$60Hy$Cg(H+<sj9^=kONr_<x#
zt&QG(?(n>8(^#LcV4u67&XzMJVcsp*M&$$F)$T@#{BYK5d-<`<<dxIEXS4Iq%&UHv
zS@-*`xpT6Az{^~{y<dWg|9-tLeaA;~Pc2&{Q$gcm*LCgkbvGQ&^WLwxt7AWBef5*#
zbC&Aaw--%Rc7NsCwZDmp@n`q>Y4TR{YC4M*(+{V9W}mY9eB1FN(N9yAo@uSHT6acy
zLg?JKn-^9yH81(U``fMT-)VALZw=>iOi)_BruNU-ThX&0_gTMVH9NI~qu;^#>w*h?
z3+&Aw|37o(=Ig#@^Uyyhau?rubGPDguk(yP#;~cgHwFCd-?g=1;+Z^&^DAT4D5YL>
z^K#zWzfr(vudKIxwAjU6Zv$6qUM@O&aht-5FWeO~|1u?iPN>-ar&T=e2ScQO^wuoX
zdIOob4Do=z-Ibr8br<FSv6?5uvf$GFxV`DD{6Q%mF_Ei!7z;LDo-)7p@(an!hjtdc
zv{{{2_5I!5+^PF&e^*(*+0e|p`>C_0(I=rYuZhBKdQU}zlR{Ny2LAneJ${>2*qnpw
zPu*Ia!jyZ@Kz9!Jbido2KJ~xfZqF6XIA{>ylze#MQ-AxvU;KC2vpakD7rb@%TKv-W
znyg{ck=%)=o)*h}IMw0()H-OkS+1RTR<`0bfs;$0*x5*YzQG~9xA?9}o8^yg{e3^q
zUih-<(T#Z$d*(<MG~HB^*bx7v-#*D`*Nf@X8FcQv^NlW$wJND_zLfNJx!>Gfy07Pz
z->clYa=G@kPLYV6M)BXWuCLoG6n>_>efIhn)A*;0`$y^MS7)3LYCqO1U7axX%N<?z
z9q)4FPM;7{mD0Sp*7b|JNY_Fe=1m$0d{&+<oA120>g%890b#Lws$0@3S1vg*Cseb`
z$I|G-rEB}1&#TsRe;@kcpw-G<e0G-2T9a~v4=uFw)0x-L7y3r^!aiM|d7;7k>;5j#
zWv>e`>rYMT7OFlS6(qp0ZFlMGYj4dvr$7CCf1=f?gU@rWt%*$Tw*7E`*)iJT*vl8*
z66#@T4-Pb%*~Z4F20bZ|{glylWk>DrZ^j?FA9uR^@XgtAD)Ca%!V?ioG)uiE9=7S2
zuw)98+`^3^!A~Y+W|)MraDBa^bm*3MW|)?^k!plju5ME8gs6A%EE)G^@`-D<^#qmt
z*lqm(@B8}P8-EYg-8Tx{nQ8LhNBx@C(dC{QyL@IftDSaIlZl`8_DRr((49q3?`)br
zx5+YfO{de+6OzmZM`bl#`{V=sS-c*v|CP@hAlPhP*L+!#d7IB{$7wfmtoAuCDfvI4
z>6n39cBYPyUd_$Zovm}4ezKV=PJVZF^>vr;RWiRf-SoS&Z_Otcw^PSoOh3H#;U<aG
zw~}Hu_}l$V2@v%-JtOt>w3&LbyCee2XJ21ASyYElYx%?%94S+O^B&&J&1u6M?<${_
zq^jmOr@|!bSGD1r)88i6&FpKnV@zGMqB6<$NLV-bHl23EDN~oeG*p_9+jWLDjPFzJ
z?&+p+JNF(w-LC5tAJ<S|5g%r1emDMz-=g_#t~EWA=b1as*!^o>{@;}qpQo28gzZ1Y
z>agMX-p1K7B6hFWY;JlawDZ}l>@$JxvZ@z@{%yOR7p>(hv?_dk-nQF%c2h-{oQS*~
z)gxzXWy58p{KGWsih}rD--Z2un-7-m@D+~ZT3&IHCBE|M)MGWT{g2MxzomJy`09pb
zIszM2jrr|<DBR@nd4BG{l%UFQhy8Vb|2#kPD?Gk-Yvs?U)0<~K`uzIl=H-mt4Zim?
zm)Gx<QrP%@`qQUkM_)cFT*RR^&uZc+wHimEEeCxaRW2z6PYv%_F81@+Cii(C=NK$t
zRa+dgRzG(+hv1FW>9JzZk2v`qjZYD@v!7eUz_{UknWw4*XTGizyQ6BYi0PsV!Ksfq
zXKP$`I-R8cX#XC={xwS{vEBc_a8aK2GjHj~$9k<pADJvTX(0P~>HbMmKHP8Jv6aLA
z@*{8Gn@;zV`)!*lX1e!Em6|<VGEqh6oPxB61-stEbLBH;@Y#O3aFWUXRCuC<)Z`}#
zcl(52PF?0RvuMJJm!3c6Y^!_@b)RPxYCr#J>9b|rHyt%jAKbCyev(A?%63`jxqGyo
z-r4g-i5KPB?ph<e|EU<y#{RTxYa(Tn^w+8yH!_rZymmUra_N?Plwih<4G;Y}byMEx
zpLVqQ7yUsd;85_l36A=)nX)_0)^S*HJoxeU`UY;x10Ijx?)iM~zV*}G3HrV}mM+|N
zL+k<5<J)%P8)A>#Ft-zm`Zv*CPV-?0=h+K8lqM*#6#Utie`DE#_($p~73+B74*12~
z_%z95x2TYqy{JzAr7*jnD<3qUSpM_b)riV3M;C9LrW-ve`Rwhg*K36*pFF=h^0@tt
z%YN3meBwsi6Fy$oTd8=)rt_NqvZ|GKb=qog7M%;#EDGreic)wZXSviiBe~0Amf#69
z`=VLPm!B2qW?CD){h!rC+n9|FBF}C19_F*w$(ed`^4qnQCVLj&?Q>f#zwNz~|B}LU
zPV<wOJwGmP!ym+Vt$e@1gpBSf$y-AgB%k{Q>bc!_>G^uo?V@GvP4B<T+qwDcOaC#o
zoYIhX3pdn%va9s<udkJ9{^H4hubkKLkGisd)fKxH2WDyC)o`tSu;}63oWGZ3#T~nX
zo+wqEuyS=(&|{I2d$nnsK<d)zuiBe-Uf`}RRycgEIj$$zOY{m$cZ1yir4@>I%J0{T
zv(EaG(cY4{sg_T|;K90zT~?1el;d)*ue+O*D%s0x`k~`|=h`LHf>??q8sqDJrdIF0
zdHNyy66bDS#uJh61fxB5mvV?`Gi~@8*k0ToIA=MN#Es1XbM!+~|Ge3JzD^`-);-QA
zKj&R}EVtRQna%rej|0Qk(~0_3o*BDRF1Pn~U!BC?Ywq6cU&ZoR$y2xT$)oDOU$0kt
z#r*x_qM&;`{~h<K&FAf^_iUcf%aP|d%jBhfK>OF-+|e1f=K3Z)=QiD(5|C&mR%SZq
zVqT;F#d=Fgf%&Uu_m!!vaGq_nYl639&>YT2){r@quScfKHikq>epYv~=DX1KW0^<G
zgge|P+k<vV@i@1;)P_}jzgxcBORkRNs-)Objmyh?U%z=0nj|r;U23zONMd=>CoLnN
zz42!jD_NgRo|C9mo>=ki&CRz?pIrjEkIT+d-?sAknVFm2Gvsb3&HnuS{C!;$f0Yyq
zwP%TW-_-ga_S^kB(e*gsr;oyVq1%Zwf)4OFD?T{aXtTPzIWg(z9{Kt|8yO!jYHv=g
zo8f*&QtX+ed4II&vDDMgp8fsz`~6nQ=h61J3qRlBfBa^8rQ-QDQlF>kL|*Esyuy6Q
z;_!^kwP|zIAJ5r7IlM7(<7?aGV?BM7j&I@-4sSbMkrsB6Pv>^uw5>-ry@EElq0}dF
z#&^8)>wdkww<-SY{h3d$omjk4<k_{1&*din0uyFvzA)xs?oxZo!BkPa{8#}0HiH`J
z^PiT<Ni5ncb86zlR|X=DA2@9O{dinkv8E#?a>Kg(3LnXR%a&;|?QCs0zITK55@COv
zkC8`|bB*sjlIm+{DB9)9pxzq!G+}1P9~C=Mz8Cv1|1IEhytd4!qv4KR+6M2pUV<LH
zOp8u#@t<#(9DI4vwnZE%a*Vs@W?Wlyv*}FvT3aoqt_GzA98(k+ZlAudDYnv8A$7TM
z%Ie>sVez609`4g~H?SRgux)GI+h-G}PWV{xW=>!P^Xg4<k&-v%Bc+$xC-RDvofEir
zph!o&bFQ&awnC)oP5DUkrS``p#mfBlZE1bB^Ua*s*Vf)XWL2W0zHOpxnP2w%{>l{B
zRLgU%h39-<aayatdMk3`apaa<<0*3|uh|F+W^QZso5s$cf2@h{TX$S?TGgR*nrkNJ
z&9m7&zwXyc#oH}b>-B>8lefQ_lWJppI!(HBZt#s9alM!uI&(@{zD?ht+@Eo1YWIdm
zk?C{41`7IFKMg+Cf5?8`m$fx&m$+BT%(0tdaiDpV)72aD>~X20OY5vpdS_WL<c>(_
zxqDnGPP#f%SCY4}`rXdwo46EC|Lf`tQ<VMr!}Vu9_sb0X>$i?5@d?d2yY=JK+ZB5I
z|9q;Ryy(bJvxhMf`KMZCixYz)<(yZ##_TLgWzG`(yuri6Joi>eT4l%E-<1ab&)U09
z8MMQ)yGq}^oK?Qk_0M_x|1+%L@45WI;$+UfJvVz~EH9a4UOK`fZFa_?z2)zfmC2>c
zZWun)x_aVK%O#sv^#;}Nb}qO4`{goky}-KeEjR8KwaTzHUT~fBh&?7taP!~K=k4zo
z6z1L7&^Yb&*#nKtXRY7wN#1eb^mP4vg|zql%<0Y3iuQjzCT*5`b5m;C>b2X9R)?=Q
z+jRHoqxwgk>VK?`%B+aoyiD&=h(5!<8%uBV%G>QZqZed5KPI1ly2#$5+MY`DeMaHo
zZAPE?HmI=wIVv7s;<<@)tz47Cjkhe@c}h%bS!**w?xjDzx+-*Yb*x6W*@fz~gy36S
zGA|!Huw_l=?QLssX0PAtbAFyJZ(Q7&mCNU4Ntxw%^cs{^Gdk;R>rML4)V8`ywmIay
z{j1))>ho)oe(!nIrOmTM_>EGVmPYZt%I7nW%T@QRT6U)NdTjau^F+NpADoywS?e!4
zzn%E-^u1}i(LM`xllEw<l<ccJE?a)%dyk8}O5B$2S24C~a~|C^t@(B{UCvMU(aNOL
zee(AAc7HmhefU~;<^;=#j&6&~dKcyW_zq3Kr0BZzNM8OOE0sr8-{0l_2wcvwgt>8T
z#oO5(zxV(Dy<c5urFfLO?Bq*k-Q0~E^vgCnG!)<e-@SCsv_O_iy$*-EcN9K8c7JJg
z!L5Bt0^Cf6Z#(a@?f?Jp_pv;ic^}T2-~V%|TYq0gh)rowpqRSuueAAG3dL)BTf_~Y
zC5p2gEsWZlwUwdzZtuH0D|~Byzug|c_4m8o=Zh~(vhlmRcD!j(TW)Gs^5TMSQOt~M
zeOo^EC{OrM#&p~}>>hXbm(vHB_^ixpUo33b+w*$eZoTI{Oj@&z>~?y{CjEK(llh7J
zls}!T>OIqIPxW4OuS`9tEMWOUDDFta4r!<7&D_1Ie+*>Brut2);oy7MQE)+N`ktJh
z693cwG}mbV7cmLlcG=HbcPX3qKLh5Ma(b2T*r(rfo1#DazDe}t3w63oocfOhUY%l%
z%KQ20>DM0*ozq_@AM3H49F?!&<F)ecoV)#p&fHKkcqVhgFnHE9JB@tS4O7m^+Ejcv
zd*`2lZ)~2@gbzw(8oJ`?7nqJZZ;$3(_W$qq`-X)#Ci6>PIrmBFe#vFuwi>BNyGk_A
z8Z&Rqon3o?kv(F5>B|?J|JnV1lU&=j*s`nPan_!i=jZ0y-zdACtGim|)=&1NAJzN5
z-O6s?94R=z|Jt-?>2i%N@o%EGWEjd<F_rmVozQRhE8~@>fp|<oW8;VUlID3a0heRu
z{BWG16}pOLsW;1%$!V)|M6O(!Q*z0(?T_3<nOj?;TjcA0EHpgb=)dcU_{aDCo9?Ji
zpCV!Q_R7l3CDQ_@S97TB>Dbs1y(GzM18cfj-klTs^JiV$>dWP9dpYL0-h;p2@83_G
z=)KOloo`Ea`mXZ#d6$p%$!2R7ZE=0GZEd1+-_e8vmpQz&`mKfIj?9R^Af|NjXW5${
z>)%ZcT<rGq><(^;-=X%gO#ZfCr||Al^3Rhs*D0O0Cg#$M70&&?CVq5rn9@GSBUaLR
z-S3%Jzn<7<uZlTT{b&<g!SA=*?X~!C>o&WFPJFpwhV7j%K5f!@*FP-R3|@A{XN!MF
zY_7%=);St_H`h%+qx3AkzvfS6gJ4~wd?C}O|1BRs@y~hE;ka)KXY;=331@zETFES2
z>sz9DXh+o#-pWPI7ppWK72dh-0X5d1=gMqjly8@2Tw?Q1BYUEOY+me+s)v_;G`X|)
zS=v|s?0U);er@R$E>Ll&zqs*{(}F8XpjgUpv$*uCz#w6v&Y|2e;~1Wr25}>)2hWbF
zmCl|$!S832deD_gq2=wn*tk5_OzB*5F@4sqFA4@#UoxtVj$GUS>y`F?VWBAj;=8Ut
z<u2b9yV8~C*_`ZaYa)YJJGFAnj;ngPbn%mB<z@Wryiz6V=e&0t_PXaxa+hcRs&KWY
zZWVjY3B`7a85g;-#8$bl?U_HDgVD!))k6`*1Fk27mG9);5-XgX`S&ot{hc@WR;kF`
z68(JS;}Z?(bMJ~5Dm)F}*W>u(bMdQ{sW<*6By{|nE!J^-OZuLNZPIb+PkpSu?6jPk
zAl6kO6u-@JMxTNiPkZs{Y5JQ_DkRD2HRt^J_xt^K1%o%@>2u`QG5;$0QkeXDdLi@5
z8nMLNhXTV-Hs&gbGsm|wE_w4RRD9!ai)8-g&d2(=%{Nq>p1QRoSw8WN>S4V-EW+No
z>NoiQ+5NNK;3`vn`PL4$xaQS&A}wMcaL;YuKRrli+M3mR`vo4HE_={AJH$jk_RMtI
zCyf)D3$n_Nu<cKoJZ1XjYmVAX4h%k)??sITS~sbe%}?Byr=GOz$h#EDW1$7%zg}^%
zHy+rg^j=M*%wOiTPQ?>3@1057&c{?DJd7-sElFrN=)I=(!7=H4lfS>ee}A~3OMlfb
zp|9I5=5Mb&aP|Ajz|K_%ueiD?Jak?2XY0WOLDM%|XlXuQdZ5qx-3$GsRi{cN=d5_t
z{bpIrhmx<au5SK!QholL-xp@36tLw#{<V~2iA<x@9pU9NOL$CYe3)n9{P^_NJez>)
z^B+p78X3&l9{u$3hSc<msow6bPeoWBlr>$6-X`C<Wq!`w<UY$|rw_h8U6D}awPdI2
z=8npBGtBmNdNiL)i~IZQ>+~c+brY6VCzejT5FTH9_1f{P4XH1dXL9D8*ASf-uzTgI
zBdj%lzg}OyYUh+K%%R+Yw>>KalMfxJ^Si>wwZ_46L$aEU>WuBYtGxHIysBI_S$x+5
zCaF$NP&u=qK{$A#q|us?`M#TMUot(sDY8F(Px$&cVO5=<3tCif9Z^-}wbRs@``esX
zuEpd_$R1y{Jsk&EhJ2bo<M54x4d)IAJW8^Bt>!o9Mz>dB%8ngtW^#G`=s$A#<^9_4
zck4dev@T$jFTA^})Oh{=f4f|+`ZF}PY!_w>{Km3ti@x!MzV|t*HW>>wWBK$0YN{vg
z-Th<R?)!DW*Yd5q_<dPMy_M{C&Oba71_#QVUk9xd=FBzsJ^WE|f`O`=`N@4(Hr82M
zzTubs_ULH$UzLCW`#-<m@Bf{?x-RKSLr-u`w3IsI?qtS#shz8yJ!57%sq?7iIlGpP
zZdB^4g#zwwIbNpCRZ=$^H!t!O`K<5OE??sQ?)Tlj^+pyR(HDLeuG!+8Jga1F^!8~>
zg6y^|n&y?v^t$Vl^u8U(Ui(=-6=9aGD-88c6a1|oQ22F5LSmHe(mt-j_`1yd*HxlS
z?CLJaPd?7rwsXDL(IvmXy{$ICZT;Z@b9~9|$1}}L6e77d`8>B*kX?Vd@{Ma^tdzXa
zbEy|4Q|}iju8-e;&tbzMvAtg|d9Pd&xN2rIpVbNTTPIysB}HsZYMn3dt?<y5r|waG
z>)NE3Cp9;}-}n1m!J<?)PKNbyFTcOMd_3SyYhqnS+nO1&KlJkakN!D0-_Rh&dP=@Z
z=-<cv_Br47e!rLfmsi?6Le=z%;Lm5X^K)*k3SG_fFZOR*#P=J?wTJSynqAx_CVO?V
z<J0x^bNya#Uf3tLY|~SZnUDV+_!s-;5rg3rpR4zCOa!<;-jXy=HdL5%Q%NGYbJ`pZ
z{v}_|D>x;ZbB9lHthYb0SwHLJuZMM=dG=CaEQ=H;d{CNaka)=OqSW;oR|R1Xl^VaE
zgGc|riageHsWvRyZTqYk1rC+X9l=bD_j`gbO)v}E!lANfE<=)}ZIbpa^(DgnT@Ht)
zSR4qK-pZ^y!JcD+wxQUy<9}ubin)8a$tGUg`Sn`#`ey-5nSobX9A2L}da;eqaG`M|
zTi2oTiFFdk9|o41pWCu2Mp16#RMYECzWkvZCY|c+x~VI(Kk}gIiMhS*zsr6zIU5{i
zs;%5oB64ZH?&m+B&v(DO9uzGnbLM)A?46Ka&}hmtujnsJ<(@qJ_v`8O_-*$~ugAX4
zw7X%Uu3)`FH}(kQlTUZJt5&R>)2)-V-1pm4N9QztbKWVN|CnBnDdz6E7BGE=z1&X0
zBh#L%FRuxhFw6e1Zqm!ek(<*NR!#f+?dAl%M+z37jh(!v9-DaEmAg2p^dkG#)7zK7
z|MHwy+AOC);jBM@#?vV~t}pYQeg2Nsk`0YJt}pSNe6-Q^O(Xw7qd#1#X*1d7Yd$bl
zT$)z+>XurGV6?;+?fU`?mIdtiC9_@c(VfaF&iQ@`TuXv13y*QPEzrFYwWL-jg_ZU5
zsY@v{<`+G`D1OdE$WFcO=k2FEnVb_Civ`o4IJf<ZnYp{~@QfC5!?X9b8oC_x6efI7
zY7=<&A!bHHpQE5hg<x=(MEzq?1@7&}GZtiPPU&*kCg71F_&Ds1Q;f-)Be#ETiY>eO
zw0hpvv}~qZ>y-q)E7d)j=zgxT@rbT=__{UB-LAR(wqGu22JkFe)?K3el#eN5j;Vo^
z-29*He~or|PFDNN{z%E3<<Zhl;<`~=CQmuLAwEmz<-7RvotJwH-n^Y|rEd4>gtEHj
z)n+mG^Yd&~U;lDY(Ab}Od0E<#4#B^Q8*fR^dcr^D(93Uyem!q1F9ck=yEOOzo#OLn
zJ?w9J&f)lw${V^v=}&0k?cD9LmY}}$#aUcedc)Q{_*|%Y$>64En%4u<n}yFpYgZ)w
z66oF{#m>85OIPFRRTd+Q2)zRlOG=b^J;e)EN+zAy{eItXy{wy?o`&;EnM5?DZJ2g>
zeW+3A!?d+p;t59G6Q<1hy0GO*;~L*Z5>{<y^S)#~(q<DV?E`mmRk|DgKboH792GC<
z!PdA#-+GDhikJF+Tc<EJ`~oXTk!_rvzi;Oemb7c`i<mXaSSC$udoa&p<}cRv+I~6P
zJGaj*`02=Sb^kk_Qx`lgaj5K3uY14u`!1Ec)r_VEHxk?Te!Q7J|LcL9l`H!_0^Dci
zJz!TbU;6Nm$5m5*K@T}bJtv)%IEJZ38Md!H{Wg7_Jm2x(wh0EReNPWQ(bqZI`)B=r
zFB9emS#}HC%5LYHNAv5f=e(-F&FiGjqol)H%YMd{-AoNzYR}!hvSEgnRqK(S1JBNe
zF;1Gi_+SAjV}D($$FnHuc2i`6J8!Vl<RDNt<j2Ey`FHbQ9Tf4Z7T_}oXiiPoYO+xC
zVou)MTU&c2vOQM_t`!kx3XBg+%3A8crTRN*TFzglM#IgQD;~CrUrB3cwp5AAxT1UK
z;*2GhOTF1AuZ`d3>Kn)+(zwXMVY{&F#~H=-lQ{R^c>3>(k@X=1tEs}04XQjFu35hQ
zb~|5Qh4;(*`~MR;SFh(-!pr#L{tTYxd&P73_B1lH-+Or^ne*50^cz9zdb!F1Un}+T
z#2%Vbab|{Lx=Y@!9Yy?hKOUGb+;Th0xBkt><G&6a_?{KfEw8~XeN4OhXorX84bOiI
z0vEg8xBdI&vik7|_iojWhIgI9EPkt>axnSZ{d}TnX(S@srnG=VgXw5@L!Nrq_nXhJ
zoDr_uczR{ziv;j!jfNKs6PrMH(L1Y`ha3;w6>jIQuKo2z^7PBNiifS=tuKFDz*MIA
z`1jlG_e;!e1(q#5;>y#0Em`VIY|aAtb890uE}FN6Q*vQe?C!GK_NN*3dI9(3pI=!S
zd{X`8aps?|M1`3`^j@5q-hHs{$ff7~_Wy1)bpP1(dfo1oNk_ZFE^_JA)N!d+PWRmV
z@$vEbDv8_U6m&}(e-`Ro(9#j!@b}Gf^SnDhc600Pc;L8FzuQ7U|LMn|g&~X7M0A<{
zIW0PyvZz6Nb*NLPq`0kUOvVH59Zi|*ieD?n-V&bgn!BU=`@4MbjI1zdxLH7~#L_Ut
z&#NbT-Mur-pHl?;Wv#z`nWVBmR{E-|jDxFfvc@Dm`A3bp4WXX93LYLx)3a0JRZ3m%
zKmXpzv(u}5q^(L`e9e=4U2xG$>e~}{?}~eSDz8~6iIuo6^Zd=TK6ZDR^{?r1RWJ8`
ziB-2}Gxt6Gv(@2}*|EgXlE^yWNcZRrj)nqNeIdQu4NlDN&nN%psQG@ky!W!vsqOcw
zR!g(U+}`x@=jZ3|kL@TqvO(kdzhAG{M;n~8)%`39nL7S)JAeOO)d}g_*?F9cD(atI
z{E@71e%~EK8H-E<`@dg;osYF{pPpD3!Jqk6k}slt(_hbfmzH|JHqeRYZ&U5pnaFec
z{<PW0w@Ezr*7*$?j<h|q+Ul^3@MnuU_4PuBKM7dmtFLD|%q^yqajMEV{alWIWsk8>
zjO4R24U_zLcXsN|WZz#pW6!lSvyIcw$t|qB5O<}m^5Hzm;|FXw4w$9eexG@Emg#Ed
z&lb}i;#7}G@_jzD%1h3~L-v5d#^jp?=X>5;oQd9=73#b4`uh0&6M0q#!zSs$sW1RL
z?~tNF#fJxpQ?<k6`fWblYWX{1^~Ka^j_ZBPG$8|aM>-iy9<Fl{o&RBy^rJrOcM?0Q
zzP^ge3*N(H_k2#VT;XXWpQTIkEP1t|${QUT9Ip#K)Ly^mli5nEq9-TnLRW_^{V6iv
z!Fva2N#}%Sms5wlPF<g*p7{!@N2P<|rcB^f^?fSG%<q<5F7=+Klj*X}*(+d9*{w|f
zU8yd0dI$Bk&H`t$E(Z&i1$^HXA3j|+Bc@l%w9egfzQgvMo1e5-mV*j?)tYycmhFQo
z<r3uJXpT@i^O&2XTc+lSp!=RCy_{JmB$sdS&h-)mhlqj@)9!b>UYpzWS^Ru5`MA5*
z@=9<Ct-<ut`GEZ*2l2Rur@FO!GfzWBmkQ1>%Z*B364m6hbjl+4#U-AgVhXe-&cm9?
zw)$Jlq;Gy(m|Yb-S&FXd@Rk`~%~(8n)-DV8xLqDI{(%-Wh+mdmw#=0C^73P*ny<5T
zlBI5Cs;0*BCin=SP2kxbbs@rk%VNVfS)$327tM|tY@HRDEPYr<Tk5*Ru{o<AC7W(E
zjNfw3&?h%{(aoMz%>@U(IPCRWk-l}eq3@POhG(o6J?u+8dFtpFhrLBdCMGWHTxQy4
z>2~qJv6_o!>Zz9QoV#z`o}tE7ELmoHV`J>aoZ}l-3-+b{)R}Rv;DxbpZsi&N&u7*o
z#b5J&GV|}(>+#W#D$|a59^?G8YRcC$D|XzdO<Ppi|JY@2*N-3PeYWs#x_cqL?O$2Z
zugAulqyEhh`*o&;xuv$n&iJCtiK>b7B(GbZ-oX27qn&a1WX0Dz&-d(i&+Ok9Gs#HC
zfZ^@;_VmQ9YMXj5+?O=9Fq-?-Y5vTNq!hdB>oPJ@Zca!K>-}LoH}&rQ$VKOS@+059
z*LgBCv|#?sjD;!pC#(D0u{^ez@o-OJis_>S*R`qlcw*RRedhRc|Nr0n%Ps9aWD_nb
z2xQeNq^t40{#sm|W?(g;$>qVG&*x@GO%T59`P7u@PVQ;xf-v<@uU4;@n|GBl<GE||
zfd)qAINez%U%7ndV+@U&THf!&K1YMe{7%8);LdATtGXPP2|PGx99iFWZECajt&`#>
zkE{+|?Y1$aw9Da~l0$I1<!RrEn^(L%@QJUnp|5L?^me`-6#@*84{b9PeEjL@|E)W;
zAHLuJ|6Y%r?X5+uVY07{a~~h;HRIVP{rZ0W|G#OUpPfxRJInOh{Q7@}=k5RR@twZj
zYwDV_UWa+BR)?+4Xb9PKLMpZ3bH=_upS<_W-3U38zyEKVTaQHIX-CDLnI@T&DnV-m
zYVPhTWqadaCX;-;@9XVL4j+{kSU-ML`|YRE=Vm^u45`k95cZd<{C}3nO)0&-srL7`
zudhuqE*xmvUH<-^Y0ixaO3UwEi_XuzyefSCyWH(}%f5X+CY@jL;PU6!o)0Gb+ii6G
zpcLh)d8fvETKSKM?bT;znSOrEaBcUWPpAJ{OzEh8@c3(7{om5}bIb32JYfCW@#2oN
z?=LKDj@JuPh?kqzXI#i~VEsM&kGG<N1y2YtP2`yRg!AAOi`q9Od#}e;pY{Ls^ZEST
z87~tyeZM@v`kke8+O1{2v;UNsf4CCtU#Y+M%cS{7$~GSUTKD52yLZpQn0JZab3c3b
znCIMh&?tTQ*hb;)sggI-X6NSI0(Xug_8GBkE}QJia-ihCb@$!u>s<~ZEE)@(GUfLk
z=;oR#b|RfcVQX2$@jhAg=bvRt-n8~IRQ4rX8H-6&#Qphl*<V_s)}*LRr*h_(c7FMJ
zC*N&ZZ{yBzJZ<&o8ZN6pOzsPcpP$<}SMv00yYqdGo$PrA{Etq{oo{@<>$To&-nkpE
z{r`O4{_Re^(-$9JI@fHm3bY8d`rR25IcuAbM}*~G*Zg?cE~j^Y#+$AA_wW4*3O~2(
zro8O=`7c3z((|^_ZI250tFm+D_LtpAWVe^m4R~-qVmUj@g3AkLGA-nIV#IW%G*Iy#
zW7CeGp$k|JKbUm(*h$mI)7HTYomidw*aU){#qNpeMo9$JHh)fHPM$FBG~@I-ww4>q
zHX23r=SVATyEa`vhT)dN?InljH-2^AZ?WvW{r@}99zVO2pe_>S^4PM8VU6+s-3>-2
zYBvrUzc6>+JM|qKThP?$drfp^JyKv$4fefUmDb~J?fhtlrn}g#ihlnO?F;Rv_}D6Z
zQ9klxqPyJ5g!MOHzPeL<eygmu;W@s4Kd)$;O}Tm~-!#~y+eavg&oa(w&Z5jLV{o~u
z(#r6yr9Sk;rE?S3uiB;T`|4w6s;h&bh6u}vThp%1EsS&sT^sfF{iaVQv7lnRG0B;s
zJY)7|r=I`+e!o8>t0I0o`07tBrY?tjiUkiE+4s#CO|mI@apCpmMzIjheSQ8WdE57#
zKQ3ebcyX5U=8Y$|_`51FvSb8lX&?FV>-GBmiYa^KZuGCS{`q9Gr-RK#Rk5IB{g38U
zbBplFf_rEYpe0l@4^`DM@@jypxe4wZ2htL|cl_)LHni8^xs`vv_B(IZD^ROTb3%dF
zWHsMA+;-+U-)`sce`%a{=E3|Eg}Jx4{k^g>eSu1bs>wE1V{P`Yiv*P#*49r=Jlqz`
zc<+5zf}!>EL)`i@``&K5y{_rM!l#OryLT>$@SJf>b)n??;|Cg<-yfQPUtrtE8_E51
z8TW+y&oo+U{p0XT{TVrvLIb9MXRNaHo^VBz$xw-5ZLaZVryj=+d#&uA<Fe&<J_oF}
zlv@`fs3Bq{d8zceT+N4rOFv~@TeFkRisM_}y*pChbf>Q8{IA5&v{P>5YzG@{yU%Bg
z)vf9?4qKPLGLaQuQ~fYT{-{^RtBuFyemfno`W73Ic#9=y>QluVn@yJ}xHkx_ca7HZ
z&^%q(Xkb&?)u1Gx&GcjK+S6Qy#~7N+c6a=?UMU_|@$kn4&L5Qm&EGV?d^|4ypXt=c
zWZ95{YhCRE^<S@sht+Soa{S%-H~V&P<v1TZf2x|z*DJxfW~Ca<7B>s#zI{Dom-UsY
zS)4zw9OSvWpf2`R-MaYw`=)xOC>?jYd(MeRQhfVqz1<Q5-qCKCj!ggPZ4)OyX`=Ur
z&$fGGcb9Em(IxU#cOt9exA_NW7$%>aQpV0Jb;PLrQSxc0TSXklZ250YW6)&18qOlp
z*ugPjtFHDD2^Y56M*r$IKmT?!UEZ0~v2a6BuIPiw3)V+$Jft?i^jc(C<G+jU^0`y*
zIJ++QRiDTsYu~AUr9<k)8w2$@1x<;+Rc3|s=s&u1Nj%Pz=Ss8Jl?gAJPed}+9+xeb
z=xQvsxzsM5rn<e}{EfLpGDE5P!WVf#GFHw~R{63{4M)=r&EFi${WU?+InPDO9yIf-
z;K#DbsmC#;;@Rv__lqwB+86W97r2~svRi*&#s+DA-Dk%=IbN=q-faC=FLu`q(A?aF
z1>74&lU`1ny20eg#t8|a;i!b|nkU<i{O`B_x1lh~bK&8q%WoE+x6O^%FT&`$z(C-D
z+Kanu1diU$-~TthYqF|Nrcsy6MES1V(|RIe-Z@fJ<sJr|E)e&2Pjw5D<9e4X_4-5c
zMOX2gKiK7K60UZG2E6NTt_)s2P0Raph|RPK-wuc-Ntx&6lwZ1}_ILAnyW4XLk4bK`
z>om1DzhAR?rgix`-|pwHugBNtGCcL&oOW)`P33u2ozqzFKgo*WyEiMNcJ1_9mT&i}
z^K}j%Dw-4gZKAGi)6>(_uj}5tHT9f#d6#Xn&yvZ7kB{*l%KrOy;;W>eAx&GaG8cS{
zOp?$Kkl3?*z4DF8yH7inJ$QVtY3|?d8==?Rcn`jN7xVhc%FR4xEU$NF&g5`@e6LM=
z-Hs%IbI1Oj{udG$pcdf2j$dfq&CTiR*FE~KKKrPsBc9s*Zfd97wR1g*NiQ?*+`8V*
zbuQ1yO5g_P4b5qHCMgPj`<B&M|07)B+JeO*cmCD)yB5v9!u?#hz-kKjsbhVg+C%m}
zI=xhCs_@%wv+Liy`u_c_`TZ$g$7ilt`0Ij?MZuDsst1kiUfaITd|}XL=V$ZLB`bIH
z5sS7*Q7(cSQY;Ru?YNanUe2=Q$P(StRnL;xrxv{}=Vq69n1%Y?Q=;8$|3932@!wsN
zxsT(TLQLSJM~C;t>d!grH>D!d&L{pl$A;LSu6;J2Jl^%(^uKg&Z^-TkP26YVs^6xb
z5M_*u@op)<m8ssW%y^rBr%ZuQ!inhKxqEH7+4{HG@;^Iz|Fr)89D}&ayGpaGV;Eb1
zd-nTFgZA_Nacuaa_x6ay`lI^~Wqnzu>OIZm*tzm#205>rrj_4rruz%+C{UB0oH-|g
z!|*nb>XA$SRy9QmHeW6{f0L28w(9Jr)YES&jekGdY4EQnXM4i&&HHAv)#S|jamRM|
zPqX0tB8@Vx4cVbG`Uesx+;B@=dv|~S!@Jxq8*_F=&ns6*@Z`NzDVO(lcj*m|djCAB
z_b~-JnYYhhUq55Zw#4P->T3I1B~Cm)rM<qV!pFg31NWSRRTfeitW1{~5*3e}G4q{e
z@>6aO^Y+u}zu#`xPn33$>ofS2lzoErAb*Q2k59nO%C|cn_g$N=Uli(LIU{W2NvDFD
zdSRXk`%XP8Y%CIA>nC_ZoW(=tXXA$nJAXXtJ{#yRn_A$Lc6o+gOT;tfrwjib;E^zJ
zn56tGsC}P>r?TR+e9il@A$eV(Rp-5)>}N&xY<SZ4q0{&<gK|fL^OMT>Ys}XfW|lRd
zVsqg3{rq@G$t#u81HBhi1MHUDL~?vd{C-|*Tm7Gp$KSr2!F+V)c3J&??Ik+myf?3A
z)O9^uRrT#nX2mw2<E|%*O#D@Mr_5d$-{l}Bcwm<I&D(}QUlsCX{(L&W=F`aqf$hrE
z{_O3MFjQI*v(fFuEwQhT51wsgKId*<e!hI;;p~fBGB2|-$;f5=bnBI><rlp9>W6p^
z$AiD!7MhQLseC9{e8<Gxhu1A5pY!qorKf44E;G14Uk#7f?b!K3<&!kyo#HJAo?hIq
zG;fCA+NiB{yT4wG{{7|sefw8WPMp*1v-#E|UvPlYjPn&IPo(w9S3h4apMPu1_xttt
zrzN(C-@nta<J{SFtJ_^uj`ez<o~G-)_3^fu{0~8km42@{V&PD-dbhCCEa|7(OsX1E
zhJxw)vkPZ#tvENwGWU*?!h^Gn|MqBwu3E#cxJ)B@=8*`FjnVOkyBd@xRI!-l+z8;@
z<^Heytm*YRo%c8TOInw_2<Vd5jCpTj_Qp!_h|lXA8yEjIIK!Q7Wqx0+rKa_Czp3t$
zm3z9Hth4)99I?13*|>cx8;9Zfz~f2bd;4u3#6DDT4Qrfrs9+t}$%peF=SH2@X6kb2
z5^S)Wc>ZF_{p|I7&5r737k^Z^u&?&FrKb8ZqXy7M$r8@?UpJMG802o6qjYZlo=;vc
zCUEKQ6D_lr=E@DSl6PGYAjqJ8YSk9O#~KShmTJ5RGVuC2CFSw`{rXammOqfa=fzdm
zXLaz4vI0}c%l9jHR4ZghZxi@%e%U5dhPUR{91cw9AFE$!{C({3$EklE^0&4dd-MNt
zv{~`~%Yw(Zmi>Qj|9|6Eg*}fO({Hye^ghxY^k>1dJG*wQ{-99$@?q{7{bp`$>9qQi
z<#Wqs-DmIU_icV=$Ny)e981}uV;`&XFaJFH@!^lN{oW4GX2~wudcDR;A^Xt<2F=I2
zAJtSD9JL60)vdN#{;uJ1ndDOM_@a}l&+ZhTH@&ie-A{IYY{8Qg6PHDApVZ4@`Ydp>
zTqKKTMe+B$<+I)8Yp;0REx%uT{mYAshrhhLdwai&)#o$DXK&~4&pog;S>a-4B&Vh>
zryi4YT)`&spjAOXl23B?**7h)IQrnAc76s+V^;80O{S9y4%fD&yi$)5S30N~bz3;k
zQTv%T)28StcNhQIarOJYf4{PSH;PPWKdHmt#+GAtWBrmDUlsShbX;_~xu7ThxbA~%
zslR6D?|Yec+u-(s$=i;mOR<!`sJyebIsQ(Y^WzCyw!Az&P5*O&;oIqj%tqI1YQwDF
zol$g%wYhm~VcOF(7R48`{9PFSEd1?UW9u<%5=&R*%nP^N7Bd8R9ew9>cULLz6_F@e
zr6=DO`U$*RuuPd>$K=n=yXNIb?<fYBYMpktIZ1c&3Gwo;B{xo{zb>D4VneR%A4}8L
zqqAoV<t^yYdgS}silcmL$8|M}_iN@#^2^)(`NML2&DBfY44kP^_BPq7j(*dd^D_B`
z7H#_p-kxf;@b5c?W!Z-ncGO9+h~`LWh5a>&$oRNm$H{(mp%c&N8g8gKbyRucPjP42
zge{E`s=qfcv3tCxAozjJyM-z2>%U%Za_}lI*uk=zoq5ygI}^*^-n#m(=kAt}w#qi0
zzUN0vOfpsdL_P<{%zgAy#BIR?rjX51+FCm7wdce3%*}iy(&(emV7~onq~fs|GW8QQ
z|2|Y_mdL+8dFA}hT`L1RdgpqvMwOSj-c<a_+}3!v`AA~0>HGkvIjhQ&bJ?vQ2f1!E
z{(jj-tA|s4?h|c+E#g(H<d3v_GD|ur%)TQcIU}wn_Q@vKW}^z*yY?pLXF7Km+Vf<d
zsQ<wKhf!}w)WnlAF&vLKSl94Az3kNUxSFYRdRvmF_6g=%t}sDi-Hgjq#2#N!DEswt
zd9)v|*7oO>hDU#%oY<JmVqEyh#rdW2hV3)!{{C7yY1t9^=4(DejVq#VPs-W9=2hfP
zQUBRyy-i=_^wORMhPy>JpPu~1Lt@&@_RTA+6pm<b^w#@+ulju{v!K_nJ=)?Qlpa1k
zI$NS(=_RR6+Z)wyUN~ib_{wT;r!%qd>;M0bufLI!_}F#syS7>nlL?6|o6;tT?5eL$
zsaWTD_o3Kc(Yh)3lhjR&G?e?5cD#Jo{jlizYhG!yH@gm8kTg$y!rCRlylunW4c_;h
zY%kX($+0i^f2%J}WHx)r;v2EOQI9Xe&H^ydT^;b#V(P!i>u2<(A3EfDado&pb8lpu
z)v~LaOgEhvq?=|%-jr<StPe6%>+PPE`C|HRx8IEg2P`{#n#;bVu&aG_ymQ9a{B8=X
zfW$J^46A)c!OUX1@)y<!`5G)e)HpYd=hnv05;hedHaN`gnQiom$+f5Psc4XD^fmu0
z4sHSm<~vz$xTAY+YBg6M^Ym4#7rgp(BZJ|=K1Gkv)C`-b+LP?@+w>ijGbh%3bDll<
zk52r?JNl<8*7$vCJ05jUw|%>Z`K)OMH?(i3wo2SDK5whK?cHUgwQo$lyx9ewZsp$Q
zIa#gknsvt6hD)&mw@u?~KDLG`a;SRUlwR^}jws6py>$m}{&(|Ws$;tNMlDj(MRIOZ
z^2WDMr^o+e;{4pqZx@kNq~;U(DfjY(CX0QcCziFCDeQc9eO+w!=HK7mW-rjY{wd%4
z=V3nUGa>8a?)J!9Upo-A!`JR%i!jewQ_viMncwY6Qw}_d+-LF4TbcLHi7R&(uFJpL
zocc0DGX447@@>B+dcJsRz+YXj@asZi^5td4d!ERPyFb!%>r(fbk<h<IrQfc9-Hx4$
z9^1O?k}=DQPj8*g#Q*PJiLaLUt)*+Ng%YLIpEmFL`E2&v4Lbrf-YmGrTl7#fwTx$n
z&R${LPm_c7rg*ChvIaY?u`m=0d#AEfxHV*H<c@-cchA1Nlp?Mja@fek^_X{f*UaEE
zbNlv-XM}Fq9si-?_LhkK6+TDJURq3By?);<p@^T0CzRcgKi-~f<+<s|+&6t|*f|4!
zyFW-*a&S}>O4K^>|MmL)ch*d4J6Snp>RiLLiT`TrC02ZRZ>)Y{dwcy0d-s01+OQc(
zfs=oH$gn$E`fl}^&*$y)%TJssznpphT<`9$rfWE!XfqY59RK)PX{z`l0oCo7AHLgp
zv9DL>qH3V>#l`pdt=?@)-F~vTRwHK9%ZK|Cwj8>aTATB%scS-j(Omf`v7Jw+MW5+4
zznAg&PG@&=y~+_C^*(pmJAXfwpETf!_L!!7`o7NBWd(62)2HdVe=dr=Dd|2_fb;AA
z3|GxL9%gdCx)o;Z{TN`T8WjIpgXw5T1IL*YcPihwxjRYjI$7{|OR2kfUb?1rax_DH
zo~<YM+we<EbvkzoRGfUQcfB-e@}$h5{zSRj4^Gqj>e=4OGrbFII(5q_^H-BZ-On7s
z$6JJMZ~AcP(arA400-eO?<2x0eZxVc>k7ggDZN{Jqd)oh1pJ1KF3SrX$lDtgR(5R1
z!#P|Hn>JbVeNU+9d^k_JReNzJc<5sZH{*-z?`BNpw&|FEZ_+x?%-vw&C(=y1(c5BX
zh$iub>6^OF&R^|%d^Lv#Q>Jr6Q$(cYGKT0IQ6CttdE7p;CDGME(1VLn%cnhJucTE;
zM$lUk=hP(DxyL+xMXQqdPH-8rDe|RV^39T(xsoSy{>}>w-@LA_3jLqf|3m$^WRTO|
z1^f%2O;B`hn_Km2rN7h0pUsRHQ}`EMbl&&(+wEr)w!LQ7&Ajbcd?Wcn?}o>}zP?_)
z!LCB;yF>Kr1MNRAJvlj<fA_0ZtMm4LI;GvbWd4lv+ZHmU`~Ls;S3YWIQL3*;{#%xf
z?_O?j`N+2>LZ-F(|AOt(SAKHWOkB5O!UnD?je3)kKV|Kc=6D;l6uq0Hpn5|t>knVq
z>!!c&Ene)E@CkExA#C{uv<_<iSBrlde!qHxd^Q)0Ha0x%3N9+G*=e#ah12jkQ{#p;
z7anC;q`4}n+*;tV!$Bncbo;3ah1e@RUoGPJg<KxbHQNJff_HBIIJ?kr2di4n8mD;;
z6FS9D`4+uc*zVW1<({lxt#nH5HeW_jAy@PHF5*hp@^@$Q7~86xeZ*Pk)n$6|)F=N-
z`>oZVH9mbWv0bmz@Qj-8)0hQylV)9edNV@4p5;&S$IDDnA8)iQF_d|7<QMBJu|1P_
zvN0|YbXAxxaA4hs_=g`ZF>8NrkJ**+EXZSr0<-+C#p;fl?|Yn%>Ft{=>asv3zGnLz
z>2IGm?q0|1Tg<I^ZYNu9)JCO_#=4HX-}UlXTmD)Zr=5A>@#u8;f^TncpPy2cKEL*x
z#=n^@GbhJSPxb6sn4GZXN^#BhIW6EJgb?E^igUs?d+&64n7Yo9A;U$GqnY7a?$wAm
z%flhQR-N|OHvQ_GGQH&ZEr&8eg~mr5Mu`(lb{m_j&F7tzCcQi9_55jeP3NSISr0TY
zGQT?)5`WA8n?S>v|Lb4OJ#xKn!PcBGi-|Yh^afOiu@o^guDBIDM>GjE<;H)8m!l|8
zr0n{P;>BJ`4gujmM9*Ez3|%VY6TMaZsDY=+%23h9CTE5tKib#ad2sO0SuKrsD`E>e
zUbQp{G%!tjyRv0zr18DtRlzJGjhh4-rtPlXyvdkN@!qyIj+wi_GdoAy7_L-@o#irQ
zyO0`t@1vy4DeZ0POFoCPh%_oWC}c<7-uL_6?qf&9b@Fx}{;Xe7aQPp{<*VTNtN<U5
zhOKLzj+Gq~SiNT+6Q{vKyFH$h)$W5Dqv8kOh31QY`1JI2e%WKGFi?(OAR*9jZQG5b
z3&Yn$1iqi-t+$hX+p@A{8xGDbzgNk-<h0kC|E><*O1llLe#k`3dbe=JTW5aT6a|j}
z(Og@B6=icn>VG_JS6u;_k8*8h;92!g;_^=&pIJ5*H9tOZJ56MK{BP%tr+Qqz_p?^7
zJ@v6npltEFrl(hTZg3Y>IVBxs7b9c+Lh$r7-PP>frw_C7N|o%6X8Svjd3X4Ct16MC
zS?#yo`r0Z}f;Eacxi@muZppoEmQ$ywTKDZ{dYP57d!NpW^eB(>I<t#AGbcKjGpb~q
zue&0v!SnU+;mz?Kx7WE<S<X;;UwSKZxh>=A<If+me_s-9X2P?${_{eU^y?Q&%=s?g
zH(n9aK1nkmYSWdokM;h3ILu$43ECaR^wRL`;aum#Hys(2Zar`G`0BOg`}h0x_53eR
zcbu;&STuKPAb--M-v^m~^cZbwp7e3Kv0&OGcNWzw7eNlk0}E3XEfW`6B&_@KX7hPD
z|5mfqP?woS3P+R^7JMj=NX!*kCh4hV@sMrij9)LE8D_n=yIK8y@5VDtUmBOJKWw0T
zSg6Rmk8w7i=>!2bd0#Ic#yqRbn-(AGUwSET_uFr*S8U&P$i9<#v&j76i$jO|%G%fO
z`*li-lj&d__fzw&1@G3hSZ;hC9<p_sUhJ;R6W!&0Hv7z4wn=4<=lqt4U#G80EUEu0
z+Sno(0h&ye3H;-+b&>`5KFx=1Taqp+JrFv)h}BU&u7Kl1h+_2QPvzn_r5e7?p3k9S
zc<%i3WsCcI9IkEIHn-@MroXG)tY_d|4*@nD4cc#?KbpDr+!h6a3v&w{ZQSO%NU#{G
zH9r65+bx<G1M0CZ;1Drp3edl;r+uX2;v!eyZpn(dyTQp_kI5wG%`s4&YQt3JGx2l3
z2m1_vj+Dv0%JU1fu5E0Z|0DIxTp9Dux=BraK}$TptexZJxiEgu)Xhacj&_e9wZ^2&
z@izL-HVaLe32NFr=(m36zojhs?0k#DM;C9tvA<TBweygpLiU<m+v;y~LM#kk`53i2
zbc^ZosF?d6ZsYZRdTQ#~U8S#$u5NwXek^3=gN)Z}x0~&)X3wlY`@&+&=0na4>i+&Z
zy*Y_F|I!lA|C%-yrEV{s5<WgU`fO(UJj45SzjFh`@0gaqzIJxc?{~W$U%u>cxW4V?
zp32RFzB!lJ>s+2qkFT4!;#Zf06UUo<zu(2DKAo}1cedGlHIt;ZAyYVd<n8apR6J~5
z`mFD<-sgwy^3%NhOPNBp&bpnqTQ_I3w0R!S>~)=84mKPQ{P+2Wb$on2zdr8Ashr1^
zLQ!T)OxNS8*X{%zh~cR|_sMk71|{FMQCoe~Iuv!T%$RAMKCAHYv7dj94=8tMUS7t!
zG}A@UgQan*cKE7^&s-WVTfKB$;NCB{C-_4_WBcTe8?vui>^yl5ZvRy`tynu}J4edX
zGZy(5FEyr%G@hKSE-mMpayoVQ|D3bYzjgIkrigFeF>m|1Fu?#8C4~v5*S5X8yL-QI
zV$7_i92!hr4uOgc>*k2MnkLT8d8fSLxLoy_qZ&`&TwlC$eT5tE<L%CmH077BvG1E@
zn!Rq~rqb8fV%s*HUHmZiR^5~xKTKw6KfM~xQY6;cCu?0dWpnf8##B*8p~vy{e@mtL
z9vu~rw-I9!t2gjry0NeJ_sk2wckL*Ceoo$i_Z)Nk(aTe{LT`OICY}G_-r6UR^cDPK
zgOqmW|F?L%ZudJWhHtxmA51G3+M)fADZlvog=N3LzyJSXvcFxWSH`YmqKz3GXJ#6w
z_h+PDn)+V<Q%UK9x6jm>^bDWzWZaonx3}tR%t@~IpoIbzpfi0=?P-{7s=9B9`s3fZ
zyr3>DXsOA;x7%*NGv9vj)z#JiH49abHMRWusC2;iamDM5N>_!o90lzk?p42+J#Zd0
zVLtt~WJP!NzW@Jz|K6Rs*uCG5TPw1Bl8MLRTzk+0FCqV9?EHo4+wG1Yv6%68)t$QE
zZ=2nErAn90_V0dSuqpbs@8u2PTm)`bX)px}eu)3SXxbIfJkA0R5eufs<lN?_5B^*-
z(R1g46&flx?C!W~D1NO8s)e<Up@eTwU_$Vvmyqcn1E$Z<&Sp<7c&eiPYG&aihOAQ1
zWR(m{(ZsF2E>>ThV>gBGdYQlfZ&|rrn_ca%p3=+PZ)L4MdnoG5m0<t5XKZFw6iI%W
zZJzJP`&4d<Wj&|;8tv8gV)qJ<%hoqNcfEM>&H05%N4umSPgUaPITgJz$#t*8jgps_
zp4zrAzxr>c<I=|~xy5uo=;ngP_8wcB{cPFP<{AAcxTxn%66}y3#{)u=ofiApYv-G)
z*p<J#GmU4mL^Fe}>PzqGdTX0ExbM4sT7UnaJkRtf1)Y74(raB89MDuhxZ$sC;Ss_0
z9*kf9TBvN2n^4j5{`=uC;Jr{bv&}#YMH)A_ck1<Qt!(8IHQOj7d;EwAi>~3Z)aP#+
zeylyqUsLJa#<O!`>JLfdv@?>827Bu7f=&e!sYp8ge|C_NQ`A+^5I(4~P1i8wb9H~*
z<xr?7;Id}U%IQ<ziC6x3*#2ADNp<^FkDl9Gv%hneZ~9a7=i~9;KUkZYb@EFM_x<^F
z+I>Ua0j3R+I|>qwkNsR3y!_nygI9YBe;0o~@g;tD+1sh9SNP5OUta#ETI*Ev&7|vn
z(DFkqoWfO>&tJx!o~FB>>&r_=mmT{q@6X+zeSO{g1iNb$X$x$ZcNk8Q;^uJKQTr=Z
zBW%r)8|}`_T@Kd-PRz0}`N}axQT3^8`JKY^yX6-hUfh;;c9yP$b=jMjXPhUgx-GO$
zb~JLRuoc>|ul9G}v`=4lN>4q1VWIQ-=~nCF!|E+&{pi^p;#KQte{h%aIg7{jdA8~~
z&kN5O9^Z3fu3k_2y7JEzHVzk~mfWml`P7o&b#Xy5*Nc>hD+?T(RsA9_uMS_&DI=`A
zoa3VHpAU!QcmMzQTYt&F7TfQ4K67X4%vpcLLPl%WGSF7Lh_xs6vZdeJrPkfLwHTa^
zyBs1|?tFf*fz>1sG-=A{s!+`FL4(PiC)DWr;%`g9CD1d02OC%3iBDa3UF56FH@$}k
zAKzTj^78zA`+D=T!yDeLQ=Km!C-m&-ybaq8-@abIKTq*1gHLIba%$x_twb$8@w2f$
zzrWqiFE4x*>a@2j=-cl1`?7Tsv&3fG)mEu%?ymUwXs+rRs~;f~H$9m%;lq`c!MhJ|
z6;^9XKRC4EbF$ReKVFgN91nd-KR@rT->Z|U^PdPyb2jg+Dd)T_{>{9N`Hn_iefITr
zcl}OH`t5S)%hN-RiHYh{YO?$$8yr_n{55gjP0(^Thf{5K#*b7!GuJtu@3HW-wKKl>
z=GYd4^J^we;jK+uqg~r#vzhCiv9k5TEeA`V+8Lj7ytUxHo$<NYR~O6Y&)i_>^>0<^
z>MXArcbtWmoljQ;tzS8|G-uKIp5yJ8*lNGeEVR31Ui*EfAp7@nu}^1KF*^S*cjGO;
zbbL+ZW~&Z2n`Iw&ddROhe1GQuGe2yW%FQpHk{%X%YS;Om+LLodKVSZMM&pQLZLuC`
z77uhn7rwPvSmhqM9(a}Av3=6CaF!xj#tqJ)tgnNsH&k8KkKgwvE#r0cjcvKN&llI;
zv9bf70QO0a@za8BSy!{<)Re014*hbMExqFXr1I=<&exy@t%KkRRThVc)d$*c<Vyrc
zJc<sp5>eed-~020jgX>kJ4cU{=_?-|yAF=>_xJwlPTVl5GqCIR&*$^){d%}}lxi4i
zJiP+$?K%i{2sbt|v)}8~vQy;Kxbr=lk#U{F#VA4T@5TZPeg$mTbA5Za2EHz=!{LBa
zSNO`HrMyLKXJkLv{eEN2?fb*!7BBmk=-YBk$2f9!9x!z8vCTFF`$MErfn}Ci?ydl#
z1#jwk4kdOLWLWXaY`FL8>gw!^TSO1T!gG>~LPEkd^&?x}yYnVpsXJzzD3#9};q~z}
z3(tAAo14R+PAw4J;Ib|8aGU+^&V>&fcDY1fyBpd*?eY$2Mrq<;(R-TncCw$<%S@I(
zu?B~?#A^7mpPQ<>Y9Ca^D!~OCBeqDobf|)AB7g7F`dg6NqRXLzMMrU&<ofCHbw6LY
z%T+#+QM>?}MD6+zY7z>~cuP4N_O5*dDi!#1zx;UIU$1B4`xsigWV$6hIWh6?2IYUN
z%iiA7KB|{6Yxk9BqM#*Z0W2{rF^zmnPXF8(?E+~dYB0TYYxt#kp<N*H_2pNEyMAB&
zCfevCcth)ASCqftiBuLo+b;n^j}<`c7V?{fOcsH%d4tk~Iu<4-g|hHF`|JO=U%tQi
z8)(5Q)B#}Xi4l|ipAU!M?X<Czovq}+^5sm#b;pCs8|wc4%3`(moSSe@dBWx+6^B|l
z_kz}XUT9+Fo+b1Yys~n}&(#wa&QDyX8@Hz-ozs85-CkjyfOq<-D??%qt!ef*)!YqQ
z>?t(Qsx)hQ<mR-}37Zym#C!@|zpG{czhAG#gqF!C%-@tOY!`NNd6paJ`Pt_A<(!xQ
zf4S`cebT=pr&^wXSAKGypJ|-V&v`jL=GDeIEid)s_w89XW$B_4&dc+y%k#W7cNaZ9
zB_*`%e4%&bIrl?fEaNr3WmJ6XFD`Pm_Phz&c6UGX^0LxtHMbT`Hh9HqYiuXJ@_72O
z{wYsCPceA)ac1bmO$*QGJUcV<?b4hr>20MO=TGVVa;BsAi}=f#2Tx?mX7=y<eWsx_
zJF|J;?=zs2l5XYM+Er^x|2p&R{QUj1r}Tb1vtq6vs3b~=@cX6UC)D@pjFw=%=4(6S
zf5(z))Be2mlKwMy=Xsq48&3W!vnX40ICqK8bG^i0o72zdsek7FJ2y~!{*<Ry(+z6B
zmrv_UcY7zZ-5yl-$b9bB-&djYHzLMQF!>KdRPOG#+g4kAIMyp&AHTEcsqaP~r_&lt
z69sN;$qat#@pIO4jwRfT7dE=){O;0Tx8v`v?DcysWB)E$6Z?mI`t$wvf4nraL!^UP
zm^c#5%eOQw<VcZb+_$%gXUkEEJRQr8#_Qtu|2uC`y?I;A&LZi<yg`>m8dC&r>?lm0
zn(`_;)>T22<I39Ta?9HfCr*)>y=2kdDO)~**3jww7t_oPkPc)yq+pPFX^HV6mF!7M
z6GB-)TOaLLGZ$FDzq0ajJE))IU?ouTa_RJQ-tN0^EmNAn!?cHID)*n1Tb{et-6>JK
zJHc!Lhl}Hbo9XlSs(1;W4P)8V#vmzvqcZGV4?Dk{4UhR9(amPnZ+EN^I54yD>Y`a2
z{LI!1G#K8ktTauKU86KXgDLq~&rZ9GyFi&igh}*(pPQ@J(N}3r&5M&a`t6H&wm0!G
z+g(ZV(}&Mpu1qTblN#2i`AI}ywrrkKLo%1>uM?Nk!*vd`86PfDJ$CfdmhOsqHzc(U
z^&UN+&mUa><)Zufz@$0+{$9sth%hM})A}+|q$$dhnWMr`@bTJhw@!Uv4mQ)27cL2u
zm~&ey;+^k`+&=9&%}rv=PmLaKGFf{<;K%d%^(E;sDd%nOFXKKMt$QeV(}bBZ1qWHv
zPEXT)Hql+qFg&(&>e<>i8;{o{vA=aS<DKMpt^RSZ`I`R++2tkbUd(W3dTA9AZ=fBv
z#$b>0pC^<3bHq%XBIRdYS;MazlJ?`nL(n2ZGd{OW<Gec-%)J3-=XT}oHfqbeyK83J
z*;zM@euduQcrmlE(EfkTjM}4JqSq%1xRoB4Den1x&iZ}D+uPf}A6W2a;i7idcXMk#
zos<jt7`fRjhh=xj?XX@c(>>Yib{>0XSbv~_aod?-e_PQj;v8#y^Y8B3YMy+IXEwX8
z`?dS!_iNY2uN2z)v+`b_^}CE(hSv}K4?dpZup+m1#p*A5JD&*6zQ40L{q_9vdzIJv
zKYcB<v(b=EF5*b|yLVCycT}{Xhc#22&ygQJ#^*jLY<qs$RO9Q%!|L-Y7P&K7WL?pC
z|91QRZwqSAGRH4xUn(JY`s3v-nZffDev1k=oJ+FrQWo%j;oSLgX8OF$(>`-7E;gTw
zxxFsL>ieDIzh#V5%U`eEe#@To&5orWCh?txx2{KgvpyjIb;_H5CwEY~Q;^!4^siMs
zP9kJY*40&VB3ae$GKDSdye{`PJw0u+>|!S<Dyq)gexK8>%){?4ZFjLmde^5@+Hcp*
z%#^h*+mf5KV_V0MJGsT`cNRD@+y6ap|NjeU^#%W_Ie*LAd8MDdKU2t;d-~XirAI7I
z{nBX3*`w;K+fw;LhD*E=bku84X8N0VU9ATm=3IN%r0TcGyM1%K=cj~^2b<mg2feIg
zWJz#60BQo--l@2q65;&eUd?CU_rKro-(L8x=Xk&T`{%{SK{>wi!jk;YOYQ$zf;vNH
zzOQb1JkeJ@*1CJ&-<fl3zuh$c)4?Xvc*jLyTXNTlFFJd7ipQ1&2C$!<ZO-52y(DUD
zmQc^}@T57jxs8`Dw)*?!vUgs4@U2y5%Q%*ZHO|<f8FV|fW^LkinGnX^Zx`%vxwbZ1
z-SMkvqXNs6*-9LIy-yUF5~_aKKJP5#d$i2?lrf7#PpEUkJloAl((kTC=l@NQIkF@D
z{Jdu`m(MrTjo!8-_1T&Sr8iTjr!I|uYf>-Ruq$lq+8O)%*K4@(8T;@)RyroK=*8XL
z+h^KTZmRrnkbUhFnWfKPtO{9~q~U9xaza3Qeem+WhwS2cX8X?D{l4)@*{#RmhxmrX
zv<-IKUa(DD!24sm@6S(9b3qFmB<C>SuGx0bD!%sX)R{(0Tf8}Ij;H;8yM6o1H4OVw
zZeL%w`(4)S*VC00I5Z5!RIZ#)WO=mvz+o31?VIze-(~8blvv)(nbprEQ?kcnvB9wy
z7Z>No+&I(nlvm8oMj%vwOYh%rx6e;gpU(EWd&2S9^1DwRz0N=5l`=VzeRb7T-s`JE
zPyZ5eS!n%ag7cdCL!9an_Q&-19ytB*>daLOWotehJRN*>+P1|UOPCoiY>U=Da@pWV
z?^$Mkn}AhZU!4=aCth}BdCMoRlV!#?&GhyAJ)h5A%fG&Et}gdWTj}ZgHxo~vi?}5D
zoX_G)qr`0$P5yhy(#tEh?z-c`5H#(%qr!`aIX&;@6rX$Ort}ze67S!Q7bPZs?Av;H
zj}t@A&hX=<K7rTXC_G4<Ws;fHucg46u27iXX~vnex9V%ts*ihS9v8pjcyVj?^#yxU
zl&s%uXtuqyB0zE7|LG~auIwsQVu<^)`0<)a-;WwTkE^ujoa>+_(D8nT(y{RR=$wAr
zZyy$zo_)2kV|m=7)YakZ^IW$*eqw$txywgqvx7WnvzW@efQRb8W_(_D?=Zjp8`fu0
zi%hkfEwaOZwjThs%$KF4%jCT(etypMf_LJ9FcCfLr<pd(G`5FYF8*^&vpq~Yghiy$
zMES#EetQ#7X~SnXp2nD;{rq9}`rXc)&)eoNfHb5&F*I(=y<ImgENKqA#0vp%^XddE
z%c;-<s?nT_3)<S6i&IvAl(jjX)u!w`Bip>IL21HmjxR4SKmXXXS<Yc`)M5r5ub$%S
z+7~ZG7+n>dIY6s;YmNMR4mSMHYkRi*E~NRa&oSlnkC`7qJ)IAe^*LTzfGzScXPOZ3
zPy4ZT@(0HC{@;&msRg%jKXEd?xF0#MFo`Et$oMm-itK7|WAmjOLwTmJkzddKs@H4t
z=0upC>jO<PuX&;F@x7Vny4{(;)G6L-cO*=F1p`=;+zy<!Fl_5O{b89^l3Z~SYx?<l
zb7Pn*17^SS0u6aP{8KO}d2vD7$ggMN@`_Gw!800fnR@d>7d}Wg=J;x!7Z;hRp(a&y
zr||gR12q~PQLJn8_D=~7y9{>siBgtz`~Uq~DEWNZ1H)FCP=N)>{kGqh7Ct^Ux9hy-
zg>Tygr0&-BvfSBI`MK=4>VsW(%kTd^EgoO<@djvBYwPS2r2+3Fqqe6nX*2N$wS*h*
zI4XQTF2XKba-n+R=XTAd(HnRFWq#>guzE+%$w{icQf4_nE}xpJo$Zjc-t~B&?BC6;
zda=8FT&rZK?0pShU3=l0>IR!bpC5EH6@FDxIAFh};O39!+3GKKls|&Ph(UsR#^#)x
zM%o)5?>oBVX@t3n-rJSyIW(A3l^IG~rW)@vK31@b)h^M!?3iSFkEC^3j(l3)y*)dn
zwn&<$MaYz$+wXbf>q4jCv(CF4TsS`WHpy4+PWUl3JkGLc``xnNv#u`qx6yvee|uHm
zlGoRAU+sRsulmHw<@0{2oOWVOtABFy^aW>r+mcV9u`;RCpU$#{MU_pidZo?O<&eVx
z8p(K@q&@Rc(8A*)7piT(UyrZ9>$c0{-;c-htAD@UzPq@+=ktT72Di6#B|iJCk@WS|
zRaG@RrXvoo4vPD6{<>HD{cd>Hbf3Jgq=LeNUXC=eW4YUIrs;NMa<hBiy1J_3QKz~c
zXsfF{`)bj}xsElB5&iWqmrn2FI%4~7p0r7ZK#9CU>e298&}dtigC<K;UH8%=<B1Q1
zlK*@-+4q#6OKr+4+uv_CAGdz|;q#p$`PwfR_f1JCJk`ppWvIv6-Mu`eid#%4LrZW5
z&#ZF>ordM-6i)PieRVZk>HN#3JpXM3`L0hB*|<;Wv4VxkA`TYC2_KWW-tA%9tzWNT
zp&!@Xaa`7*?4;=*9`y~NVS&QP^0||bC~!8EKbx7}_wV=n{gr<f>T$9xu*}kFDN2(q
zIKX&$$xQuyKNf9mNo@SR__$p4n>okj>;LG8=L@Avbp7p$(F+O#<)aSSM&*8+PfvR`
zZ+lp@E-|5F+WjA=_4nTiZu3cAwC-b|Oz?+_N0rasZ#u1Ke?a<J!GWJnyc^7PGYx<4
z5HSgO_;UK+kH_VG|Ni>ARxxzLt(oF+6$c;GTzRwQvfnlyy`^jXA1}Wl`|GO^Z^0gg
zxVqA9{hx1dD2&o;Ea^Kt`Cs9*ynR2_W^fmP2E>!TT+P?$W6<|*{F@oQEl2abz3Uw2
z`Ap86<>nonC~#q;uH)@jVm1F9Q&iU!?&myoN8r{nzvGpkryH2v$~-Ya(S~)GYJghb
zy{#*h0`72pIH&g5I@#-9s`IaNwO1azC|Er0!=ptPWNN=$WGg$(Q`Qc;G=a^!Fq+R@
zlTAFFt>yRxg{0|nA@c==4oAeU2w=M{-X6QG@Nxd0k8PH3w_MKozawI^TX<&Y?8lYQ
zW~TEzKlEYs`h8lyDo-9KmGE}#nS12Z)6=gPo-bTJzwXzKP4h&L{ZQ4p#kcF(tn55B
z#kA!H`)+RYnyOW=X2P&`35SR|)4yj%$p#O?_G#NozP|9%<6O_i$4~jrmCv;<e`dMz
z_*?~!x%2PsF3*>C6Rx}U^ZESuwx3QY*Ue$vbakViPW<hX7^f<eo~oZur?XF;%yBMS
zHKTTWZQJ`jpZ(sqN#|{-v{?PruqS?A@}Z+Mdk^nh!0sq%@6S{i^T6`O68jbD$6g+f
zs6G+RVst*8M``M2>*YT`Kfk@0%g#^0*0}CZ#s8B{s}D<AKNV!OUk6_By1=oSr(gb@
z-S3>>^>Mb*V(Dw1tz16OX!)F?uIN2yKAf3p%zLiy%z;Mcw|o*omfPNZd3l+aV^bq*
z<mYFz^Vxb=pE+jYEEvG@iLLS4+UWW~#mkFJSuKq2ZvP^lmDzPfw25a~;p1a>m~JO6
zcI(~568I=#<>r^dYCZ-Q`lc4iPqTOWPB!ZK@Zv$gy~h3|orgAWHXJ?^TYgtG#B9op
z+lPK6-89X<cB5|QwldxKroD=R@|HzQe*XP_pSMpqXI35PRNRLO4c(vi8u|6OitJjm
z`Gn7b+be_Bi;s$iOUSU_c$ao|Rw}1q=NJ3`f0EC)?mYbV`ug~l4?pD05O26&`#pB0
zjoO>7*W=iVmxNgre?Dt2?ZE?{I9Z|7C;rD`#@@4_X8L25BThF8rzC&7Utiz+n5$V?
z;CK4QyJfd;+B3y8NqK1e%FS>P^e|<L*qvM;Ug);!_Sv%Pfc+o#XRqJ8Eq~i_!Dau?
z$Okt>ux@5-kqq56xuV439p}4<m%qL*cbI7iI(_80h?78Nj)Gs=<q2OlTZedx%RfK&
z&u^DouT)vNPZQ__Y;VE)&s`U6Y5$!3`FebP;DV!ficag+NqX#+ESUA9kn=+kXi~vI
zAZy~188rp&F<<Zh|M%T3W9@2@;8qpxxdn$f<CEtcH_5!D^7_2>$(16hrFZ6rJexRE
zW~wL?$AzA4ZJ$pa-Fc_}|6lRcnslCTE9YF;@a?qz()K{m5ie_Em(H6i@H|M;k7=je
zk&_>rjyTsAxqo<U6~nYEP<mS3!iDF~?|we7`cJ{pE>Z7|JATgO`18L0zjRO8dUtEl
zcYD9bnQOmIESU4At^3US!kHf1j^umHQ1_iR<y+lWW>*Dy!5u#yb<3ZzF!Xyi<I!b*
zd)pPUyUX(3nP;z$NZ4s5y!-ql<_8&~Tn6$r-G4V+-Z!h|#@skF3tf*Hg(1dVd#*^|
z*_aU_7{F4)(p0~qu1Jdc<2=#xGmW1&tX{Y4RVGJ^3CEm=ZcmRtjuf}QGqth&hi69l
z@BK;2XDW`?i1bgC|NQB+{(R;`HTrQESEZg};^?&dvC{s?&Oa9|wncW<@kZXhv}4Pb
zOjm{Zf*RsmvQHiHak<DJ_nMzM+_Cao<jSC>y#a2Y_uRJUc(Hl?{(rwXQ(hLu?y<K1
z@MPXGehZ;%jS@S3Rb`f4U_a8B``7CBbwitb9HlmF4|i^PtzkNyi_>oV*@#1+VMvcD
zkJXd=T;{V#*xZzS9c&%M@=26Y>+UHF!(;qgbQzhqAIj+X6_zext^TQiRq*lbyj?F{
zo;ilQ)_(ZlcZ6>z^W#4gFZVxbNoYRtzjgNI?tY6$9T#=<Uru~=Y?8aDZCu`mPrY*_
zp3HloI_EX0o5`%|o;Rs6pyRx*;FN`et`344Su760ai=&8m)&>+nu4(82s7>aeTh>s
z&Ek@v(}P3nl}|rRTEk~4y2x@v^IYKyUvq^c7rWG_fVQVdub8u?wAHw24&T|?=H>#*
z+gfJL1Py+Pu5LT!xnI7h@Il&j9yyyE4`l9qQfvNwz-Ok>(RV7E1&jPZw=!@w7G+-d
zZ9KgtyYN}H_L5WYj_`dF;0XTmn0@!D2WwM!b~Fq87jrgz7xgwWQzune*ICtR$|+^V
zWqBM{T7M)B5*i-L^NI2W9z6fy;o-F=a#J?kHrg;P@v?@*Ap?^eGe4iRKL6_If&li&
zJ6AxZMWG^t<0j2a)ngN+Ubo-9?`y-q^V2Eq_lvmPJSONqXLqSGC_5AWv3c$r-k)r?
zrh5am`ro7{sC;ktuS+fjb)RO;?|tNR=huU;Ut1ko?(*0iV0)#lo47nhe(SN7!Jt9t
z8ILw)Pm>m^TOs5i!^8WdGGJ}i<elr5>eSv`;34}Av^z#<Yh8xCZq$|y`}s4Mr=6X}
zR_^Us`pJ;Vl)c@>cG-fa@67x*A7o=Zt}egI>(TR8J|I`J@LUKROK+00Lyg{H)=R5{
zZaiF85q^p5>i_fg|B?&Ra<?7|T+brwI`5=M{UuNJpH0$N9<h~9d2)PfP`${HfaM%d
zn3<leEbo84<L81ru~otol%3>sAHBWd*Dn5PvHNXpnYcU0O<cG0hbdevyWMyyy!y)Z
zt=ZRS+&X>HX=1<TiN##^F6e*Ix+}D3*H#6lJ=`VF^q3M?N@hA~T;Ji|FPHz|Yc-4B
zrY4u8C(?EH9D8_c$Cpdq|E()OJ#jwt^l6Zk_>4c+&eqX476yvU;_iG}QR(jPw7c$a
z)$DKoe!q`4OrN1+w28T)WzNdj-DNkvnFI=+U}ss-bXEO`jD9`y!WQve5<aVT%&xGh
zxacbWl-XqBF^QSyC2ST=Z<?K0y`43xf?@gLuNGAm=Y6MtSmfG0>ygrHwLQypj_MT{
z*|~el)n=Gw`^bOw&f70hDAQ*)E7{zZ^~me&DR;SBbWHzb_{pDSdwy=N^fpep$d2Z|
zcxe{#4wcCH+>?Xqbi5673My`tXiW@X&hbQ=>0PVUR`E-L)4A?`5<Ts^ch}b(38x4)
zrs!vL%kLSs%hy$CzEh4~(WCECbjz1}bE4<I5KXP~LQi9s8hut_%s;+aSuQxC{q=39
z;^!@!&z=5Jc-iUjirX!3q!zy1cx<P1{_SnLQ=PZ;ZuPU9^7zryR@r{FA5zC%SNRE^
z5M!$OeYCCpTC`BnJ3*%V44T*UwOCKopZ9IAo_1$%b@~4pOw$s1)^{(8m2_Oby<X&y
zW81xz6SO<uKHGd)y6|_$5ec2J$BD6z_FV96+P+P>qw}gfr|G1%1%~Fr$GN{h+Vf)9
zg-r_!H{_S5O7XqFzgYg&f<1rj=FFehd9d`r>fhoEf3^xNceALwqRDjAjbZ;|-x}+~
z#~x$~9KGxiV6JYhrm=V9w0wn0`75SQxFvX!%gg=Xa(20j195eiC-Iqz?(+LI({1av
z5)qkIF*`Sbd-@LQyYBOCm42kVdrDtnw8j2?O7g)E9=)r*W%by1{u%B&O!5yH&mD4}
zT>i;2fT5Tt&Ni+wcBiXBw8+G@JmQV>H|t*Eul~c}o0+U&R&Dr6_}}(v8&`q)F&h;b
zHplM$shD`I^|!^FypO^?I`OWLxr-`~$DJ@f|Cnjs{ZAZybDTq%PtP?{4O;n8VEX?u
zhn(5g$=3t@cRVqk+qL0F`wO9TsWVlQ5!*kWo+xT^%OX<$y6nwb<##=ni~^6G3;FK+
z+4+2)HCq#>FlYisq2!Zo^|u<?|8ajEJKP_AdRsk5cz@)zCyGjcvLh>f+TZSsocPHU
z)V;gZ%&=o=Si{pV{}ULJjLJ^>yS{F9@>_R!<0AQ|>!yiiAL-0uh>)AUB*?D+gVNL8
zqDi{Xubq5qaBqtH)Hz$+B~>{MB7)y7h!4A1eBQQPrBCY}v*Nr@m;LQcd34!Z-^nYT
zZFV?zdg2aEr`MS=f&na-+8KDnbU=f${L5xB{?U6qNnrVU^IS_NriuNUN+CS6Tdz;@
zF8p?7OW<NR`^S6A_2M+IEndKWT5M|K@m&3|MV?t4mU9knuyS<}JfX+5<M2v%!<y1a
zcLk&Qg-VAH@4P(GVwHtRO{?_EZl?LKzTDk*KyP`^7Ci;f!m!3gZVcOu{d=m?=5RPQ
z8b4l8oGcgI@Ocq$M8Lh)b8T)J<%vqU*|OkHJ{K>e#}m8BVo5T58ZyCe&VK>zbgnxz
z^`wi`&uUN)y+LV0GDk|>P8*d=Z$x!?Cf7-F@)Tt>q`tGCc<RV(@ov2*6}PW^0#DMY
zbUXb1_SXK~jdKxf(pqu4FBjTz6rR6e(hKTgrU@|gzh_(3w)BA;<IboH8+Is)KWBE_
z#V4tLtnb>km?JL7mvCq>IWXK}`+ex~@&z*Y`ie{KRz6?WVRktq>h_|m*Z&-HVR$pa
z&5m14XM@uEqJ8==A6zlqVt->-Y4+xnlS0mG%Prn*iu%AZ^}?<RYQ|d@DfJ1(mIOGZ
zUez=535<Qo+!j4EW$Mj<H(@1DgLd{xw^v0(_r<SS?I-9V)Oh8S<Z&a37jm(Z-j=$-
zF&qIa?IIN3E|E6N$v7;~yS;GMnq80ktk+cNe9mxWT@`z_jaT~2p;m5Qi&7rFj@-ys
zTT-ppc#HP-+yC3~^Zx&T>7Rcb-FB=;GI?IbBhKjQEpv}Z94pL~pQ5z*AG6l-g}sL_
z`&pm;_Wan&<-fMy_v$(45Ons>pU>y(eoF<g2stvuq~)sz=?9m(e0N>;>vG+t9)^-W
zpQaOg*yT^{X_9q$v$yW=ubceE3p!69_PfID_;tbM1I;Veu_r1<zwFXp_hEtZ(YB4o
z-yBZZzHr_!|H7^doevHwZD-eQFq3EUkh`+E>O%el$M0S3b2sO*&t_R4x;jiw<$}$d
zCAm`j6$Apc&VAvx|8rrsMd2d$ue~wLeYlDOHaum0_RDQn;?-xOjYkAJ9?x*<EKCx3
zp0n2Dh{W!I`7<2d8+j);H2prN{87|>kuUq)o%5zlw)r*b*e;8t4KARC?H?B89MflG
z=9KHRv3ard+kzLzmU+uhkolT$_t-y41Lm%O-bZKpC7s!2(HxRAXS256dbVkmRqTJ4
z-~K4f>@!n7hNt<GQm3*&r^MunQ|(9ktS`ye{b+RLcW1gbU0-AUCP&TvB`<?cZrT?u
zUbWSBjz0U-Vs+iVmg#=KCRmg|QMvKR>9K{<#{-fnn=ShSmRmnQa^2JL+8l#Kr}ZbS
zK5gpe>MYdj*Wdl(N#c8zWAp3(RrZ_Z-ii?IuC!>K(e9JHWrBt2jMphIUc3`5cGZp8
z!jUp(tFOs6&F<*L^_DR^c$c_-$T>G@dexpgi#@gDo=w${zxV3?(zA|+aW|KE3OC=~
zEUU&FeW^}*r^$-R)4MLNwBIfv8<N?_n5HUqw_C75;<-=V8wTlw9@A4g(<<}0R1c-v
z^)#Jo*gEZh`g@xLbF_Au+l9Ek+$+9PNu$X`P$WmgYzqI9h=7UyISN|ySw&n}T{kFp
zt%z{Y>1g1J$XKLsw<|=Dg+-7taLKd(`;yiE?^e8dR?pMy=AO?s<?r_vKll52_s!Xp
zGmW1cJp1)nMnr8>oI}oGWu;?BiVpDnytgsg{WeSdi5?Ee_U9(Kw>PKzFUXvAVy8*n
zpZ$6@l9d)Wybe$GoN6mp6T@A;eWlSIo&L$($rBbO_RH4mGN|+$-BFU*TXIa$p({+#
zr$^Q;HbrhT@8rDp^?SeFns80zpw;y?bCm!19az-#-G9E_-7x0Q#=FaRC9l!i{QM8|
z$zyVx<L^CLW3s1mrlnumTtlV0l(Ze1(bMKE`e<)a^yEaGpyl*_x8!wvXA-VIeRgiE
zKM&K7{72@+SIlNi{(EBL!_@MG6B88wMwmB+p5x%VdCusfSImQhKeF$!bl$P~aDe%q
z4)gjZwu3@B8+^p0c_$Y(8o73f7+%PgjtFA;RHDGNQKjL;E#=4mjF!!ETGbU{ckRfE
z>IVlJYnY!k-7~abd?dwveS&+=kEGI*t^W>+w;U92alCNbp`(1=yW-AWNo>bb?wF~9
z79RYl&TT%D$efxu?WWuGzRM0*edcf;uz!8KFz-{xGmD>Xbu6Enlg$qWhdr3}ogrxN
z_mJaC0>w-L-Mam|O<CVqb|0%rnVHeB`PiH_CywYA>T~%ACp(|L;j}e?L4U^Hg;pZ3
zZhgOB-yeEJz4ra7WW|<Rv533V%;I)wFWAe`;Sj@-P<UChuwGJqR#($A>p7-;*R+p4
z<#f5gQTJ{=S8~#m=D)8rLJEbqJ(zi8!u1ta5{5}frq}-ZQaQ=@`kKh%ub^S=4;C|p
zRpZ*4pU;!t*Wtvs+_|0a+Vhs(5v#*=n?LRje(S1W&3Pg_y6n>VtlI@q#YZ<J9)5SE
zr*^$w?5>{n*fqV24*j~cyUikc?t=ZYk8T}ZKV{O4CAXfQn_PNc;QgFEi~GtiEO0E7
z(2d$+5b-Ey@9xlMUBif*f0|giZ`sxa-1xiq`@L+?8jRO6C(>T@bENP${<tl9c*DQz
zZzQwNWr_;jbLnGy)hZj|R;lwQdH1f1OUrqKlwIAjPw?;O72osg)#?iS{ZI3JU;XWq
zwf0#Zw$|tUy}fI<oNkq!v!eO1;^!;D{x_$a#_u}VDR;*#?@mTau(Xfc^N%VF;%nuP
z-JQkM7ZFy_{oKJe_vZ&EE1tiv56|1P#J1(!c8e?8&A-0Atv=$lz2N$SMG}s)kF8$6
z@0aPGj`cpb4zicZXj}8HRiCk<uEE??`z@cG&5Uk8pP!$ezBR2#+kE{k=f4ADHx*7b
z-Q24EvR+|_V&?o776Iumi*~&3*<5XD@;1{jvs{1P^}SO>HX6O&4Vt>T`grj>asAs#
zpxZI>|J;dVxP9yP9fnK0j~QK%ywAv=S^xI#?(Y`m{+r(4?JhYp!?1DT4x6+;zp{VX
zAImtlOoi#DkHWvKt~Oq2z21Tg2PX#!-V=*7^zfSf@$)~gKXab4MEpJR&Z{SALK}OK
zYva8;e6cU*d$fKOuH~zHRdZ#1{C?$itlwvC+kauI-K#}WEb-TOa&$P<a6S;f#ab91
zTyRKZw_5KHremkKiyAy{x_y+ZK<sm6*o4C_I%jivSdZ)}5E2s?`S85JMEI(}3VreT
zBWuJbSEN63wV87K;Pn~LecAct&a{gg*2`*iHgKqbr$GGrf1kDxKKFES-;0d61NY8d
zSsi}9I!kZwmmtuLv9r6eY1S2krCw7vU6=IgSQb`d)vWs9o5ZU|lkcxowsJUZ{UY*L
z5_EF>`PA<xJ}!-&QhRXylJbT7P6wn)>a?)Tcek2%=HBs7clI3O`@daatLi1SwV}R8
zTAR7jmd#xdZCw1S`}b*!<$CRDGN!XaKOXfC@13)7eay~HH+L2<pZjq6%&Tp@(oDjh
zGb_EcX5V2+XtS84Z=2V#SNy_z^;0X-&dexeZQ3t);>A%JB+I_^9oy0R=l&!8Kp!V*
zmx9hMp3c&r&#1Ajbv>b9d^>l0q@&j6@9CRr{=DrG^jxU3-KWfCWmoz8dw1&!BqT1s
zmTnAe`B@a^rOUJ-rjp}ythm~*6|2M6?vi@vEPrJE&gPjfwUdOS>@R|*=J)naUcM!6
z;ot4tTD!~MMmg7C<k5K`v^1J+#!_Dk;j;oi{|9b+GjV<UzrVkwefG@$|L^<$wrR%q
zj=Z>ElX+;B#suDb*DhXeV&!J4v{^7&BflYvZNbyib33P*-8-`M%a_)(4vbqabf!w#
z)l|&qsh{PtoB4jt=d+#vtS--g)K_-6a83Uu!`kO+kzFraGAC{9$SU`qu6OqQuGmzj
z_XSTE+@3FUm91})(Y}UuKG`bEE7|uI=gpsKadFm$_O*h-$1~RzF65o7m-z0`ox<a?
zZE>F-G@e-{uwv2UW1<s7?ic!-$}*k3WtCBP!e#|OulTbqIX5ru`=YRBX=bx}&UAe@
zw~x=BiG9CQaG3Yo)3e!UXPItZ<uuFaQ~d<}((87w9TcLN!&jC)wiI5xaRW~?uY$y(
z{WJgV579LW^c8$PbykA8%{%?aF425%pUZ8PwU6O>{qLOhdkGJhXS1@`8Aik;zJ9J{
z_<no&6{%2HPiKbDoF%N+RRpbi#AWK2T|M=J_03!DFJ~Hq_Z@k$Y09q{Ipe^k4Xqww
zLEp~xTbvY1o7(uh^1-{uhVjQXY=8Pt@Z{FhyUyEwkBOevx+9}Ap2er5H$ydk-;B8>
zXaBpad7Y^I{ESyqCGgR)Tg=i82gJVpSy(0b@DPvMUfZ39mOcAtG39Yf7j>U3Fj^rJ
z&(f1pS;KZzY1bM4iMK15>nDAjBhSPVv$gbt>Ylp4zZ@)o`8WJCSoAB@gJn`9L%3eq
zyE`|%c1%%OIXhKu@ydXvQq3tTC&i89r`_2ga7GMtoZoKMC-Y9<)cm^3rL-kD`oq#w
zp)>A1iTgHX)=E3gs4XkLZ?b*XJ!A5RFNJS?r|f%ZbinJ$mC)lx52qizwZr?^1<t?w
zn{P(+>ABpk$awzX;f)#A6^8X)`Ik;_@KAC&`DOE+?YX~}{@ZJner}FO*UBCa6;;Nz
zEk(jHs$Nqz=<9PS)^G;7zY$vFo-@z-`M-tja+@lrM67(bV3u-Bk$&i_wx2;yyQgQ~
z+fx}Pu&Bi6?`Qq}f09=0E_<4|S7^ngSAsu^Hs*!Sm1fv?r~dA*)tbS(diJ*O^U{bg
zw0xfEcYMyw|Gym;3(8%%r2S6+F~=2=g|T_A7AriuKOXIwpSj;*;eXvyPcJ0}rkBDT
zb&@-atzLdtGgo|ecK7FV*1YEVi%y+ey{-D~*6VwwGap|!*MW_XjYmSjqIADYEZdzU
zQJJ^r7TeeVtEoP9(k=hfF=w7U^&fYt<G1vGe|x(;=Z^2~4?;O-b>|)o_$jiw*FLz+
zX}P!c^q2{kx*xj!@wTeHs46JHDA>W?*u%Sb@m=m2<%LYjyM^KpL~gP?vyN|dte`;S
z9RCH;+w&ejTDNRP?Cx*<mhx-eG?<hWm?jE0{8|#Nv`SM+zR|0zfuqCWoPt2TDXUN5
zrL5n@Y#zN%EG`Z#n|v51FX(-=Zdt>{-}}XGMZPO5$#*g7sEzq<SNiJ8i!hnJx3Ux!
zUQWNb+RqeJ97{EV4ld~XefmaZkW0cNG4Z&6D^A~id?`Xq`k_&%D#$(F3{J1!?bzQV
z{8V*LvHWT`H72DAEi8}r%T!%n<~wzVs-jM5B*^L{r-nky$9j^WyX)HOO{9~Jv_iE&
zF86d}IKBIQ@9)zQSzRi>r>xkmq`>r1VS@HM{p2-*+v{Ryo9F)vwQ*Zv26Dffg0|n5
zP1h#9Yudi6x3FIFu%cVtLUBexj~ph0<uctGkB+O9>2Ka&{$Pu~)HS~kF5xQg^dGNr
zOF5VKreHzsr0x74cv78R`X!B@S^Y@83mRW5+{3qjt@;D!9NP@#p40vXPrq;9%^$ab
z>w%50OVE?2?r|qhbnTeNzm7fsxYNw_4`bg6``cC)o)^5g?%{J$M$s&mIeV3^_&yc(
zvq<DVCD*WS-?iWG_t%4_hL4A?kE>;VU6kC!eb{;7w3WMG>%2a8I(g|F{{#7-W`1U$
zrJ$TLrChhY??d8))GxAP?J@7n{^#1=V9$%+k`b6ZC;IyQAIs+ScwCH)<YV*<KXCkY
zS@^c_^>O|?iYhK%J?i~u{XE-hySJbIJblCWFhNS8?%p@h@@?-u6W+V|Y&^TC;Edt%
zKg|}Yiys!3UZ0)6@8-#B|JT>n+JBy>eCmY7o(ZcJ4xLEZV!W&H@v-g)^<@tq9Bh7{
zZfUNzLvN2(`MW#qKU^Q}y<fan`p=1XjuEpI@4a5w_mKaa;Ex%$%2!OEb~bRds0xT*
zKbRR6zqhKiG%wR=@?#a=HL})aA_u!I1lDjndc;365GZ>VeZ*4xiR2`HJ?r%jE&cn>
zG#9@vEPj42_h8XF9;ZudN{;89|0P%Z<zn@npQ+Ph%{q@4+{jI4&%3*8E6*aSGlkc8
zw!80{zxR2?#CpHXnfg&4Hyh&}JI;Jqwm&Ap=f@(6pNF{h@4VP6f4uSap8Wv}oy=M|
z7g_E(tS@B2{Cqk$vnOBLjq-22AMb5TGQC*!j9tBD{mix>DRyrHW6$|5cI*B0^SG7m
zjOKH$3Nsjze)e*nyIfhpWcS1A-{D*xx08a_@>Ab;yhwb!_k(J;!K1w^_Bs6c>^dbO
zc4|S|erElR4Y!(pR;UKH%T>JGx#^BF7vuE4-=HBWhNnyq7sc$px5<X@yU{c5nO_S&
z@9C)QmKC1X^8PvZY)QwH#|sN=IOKjxH?6Td&VN>S`<+ibr#HrbFuTe+Q8cbN-sh#~
zu_{USi&s~2RB(9sK5U$LQE~3Y-My&`vsSdnuIrUH4|C^Pds4ps&&Qi*+-3IYRygL@
zJ)Ii9&P}ArVTPth|53qHsRE0nd6F$%>?&jyCj2|lea&<2w^q)nN7UlnMVP#9>|F5e
z1>4^Byy8b|wsD`_qY=t(Q_iV>#YDgKh=TKrbvEpOt5RNX`2S|}`DI$l0ez1f`>gGm
zR+Kf|OmxtH`|63sg5)^%Qukbs>b+_{GcLRYEr^_Y9dw<0@yA8`T90$6-0Z6c6%jgu
zACCS_?U{a%DKGL>9@AZu>h;Yrd9bqpzP*`t;h<j1bPLAz`R{}U>sK3{UugGZOYZG$
zmjzP_S<fdbeQ|hyZ*Q)Fp4Vg!?_#DVSw4pihbMI`sJ3}m9<;JH(MV1#l;`p?-`x|w
ze@>lcUtec^@_F2Wqut{7TQzntX3l)NfdAhl{R%nb!0EATqqcsvSmJlUErjQLF-Oo3
zx&16>qnSG&KVbX&l`pNxXrkik3ZB?+wH+_4rytLFF8*$+ivx?1{{idBc|Uh=u3%s4
z(62J%Xw;^sX4+d9rEWLhz%%pZxsOIs$KzTrNE+V`aBZA>{$*^X%$A2Hxr_dZT5gm1
z(y#wP>(-p7pPJO~RLl+9x!Z3m)8`fO$GHD*I32&EKv7+0CR6PL?|XYU{NF3G<DKQ-
z?-%UZ<e409i5pxMxiES9<Iw%GmalD<JbepUgi<>iR2v%BEY;{dYN|Tx`nDZ>c1NWj
zpRNF{9+Ni7NciA7adD>2|39DE#0=Sz=Qf_axXrR^gH((O$B}s7gHJC+3CZ@RPybO`
zkW}#E!ot5o`<K63$dO{*2<oZs+rqUyM}C);Krzz{i8I&N$J^gh`~4&7*m@<~?=ynK
znNNB&O#YQ8W}o->`ID*pH=3AjEPU;dWG)hPeb$ZGzBT2bc6|5J4`o7zo2)~;Sc2LQ
z2>aVyG=FzZBq(^vZ^q5nL^LKUf16?QCDHN3VHtik_Tuf?*U$MCE%SB|cU3UuJaRw#
zHfY86#L~@aXD8j;qibq!Jh6Y4euB>4zCUbJMH)p^4;)P?3=e*De}BAvXz&;2<%!)5
z94%@L^NoK$`e$^ksYBnX+<m8#0+Z5&Su7jG7UbM1J+{TTY}>Jwow19>7zG6yl{r{y
zlw=B3!z2r|HMP4U4u<YkQeg7*WXR)rlz)q@eB!J?|5N?lR=P}}^Wh3MR)^myJ?7`?
zC~RI~qRp6Y$!h6vX3uYdsY%Lb7bck|T-65EUz}bF|FXC$a=3jS9NhkH^|`M~dnf(<
z^?LnMMy&_`%^er6j0QPLAe8CDl?bi8Nrro?VyoY7O%~vNWWsT9=Yxr7%!{A-Xp0ty
zeAz91_2Nn+P!qsIi0MOVoSL5g<J{ZZrnbu8IoeURQM#`Fe(U_E=7NZQQh_Q}HJ{I#
ztE+SBmj*+t*NfFj|BTYsSghGLo4I~xy`od0^NSYdixW3mt=9PS{@<yKA6a?l?`Kak
z3W8L;oxTd6o?ck&-v6$#B0ctD#Gmz`jbH~@?ktz=<$cw`bauA+{Bs{1y{G9|w(2K|
z_iRZ!J1blA#HDEVb=Cf*Iv~GmIx;YJ#P?-fbYJc_S54v4kqj48J7M8GanN0y#u9yY
zwq6y2&+Wfn3EsbC`ZmxlWOX}>p4KJ*oL~QMr_uH=@8%jNAKQ8F#EFNe{{8#?zSY^q
zgfBeiCn&%sOkfev-(206#pShqLWFgtd%=$n5ASrmG-G14Sle~5y7zd`>uXCqC;tv#
z7Zb@{^-%hu%nHU+w~}^Te;50~uUhB}dt&3PZ}0Ed2h6o9UH9+FWdC!HSCXX{Og{R9
z>EHSKf5x1X>vO%PXe90`ef^DXlRJCp!plcg66$}giQj+EK*-I{4|JlkpWM7-Vzo??
zt2GnYWj?j?zU~N`FyZnFtq+%u?Y=$T?fQkS+2Q+iHcwFqyq<Y?*VmjgCT4B#c8bKE
zyZ@MV&iUw>^-KoKZ>TL#d@h^rXR)lgvX5DCWv<7fIR?vmjy*UwC(tt1KbNV;appsN
z`?z&K1(@pMKX`8g?Xmc{DaWIw!cg38&3aXfGg~t+FOzzi*t+VmNnHEk1xFvA+WYt0
zZSjYyc6@<T<@bEQSKa<db^ft8xhEzlmOB^8o$(Nw(lc=#SNQZ#!rceD_4iq@p4Y7p
zt7_%g6>9MMPjT40-e<NQr)qWnRsK7<!f#(k^_Lfgo^DS|Vp%@Cu6K435it5!BeLX6
z=5{7lu0O2GPbb}*UH<k~=$yc2!^H1P&F!_1^PJw2c)0D;#5=G5D7y!RrB0fCAanWL
zvV?nkDsTQOs{ZwI`TPck52ZzuL*7rG#h`M}i<yl_qJ{r)Zq3IwsWZoVrL`Tp>`HE?
zPWR<1om=_omRMiUCu5}xD*~0}uY}z;))GJc`VI5;h;0jZ1y6GLVjm3Jg}}M>P@>NV
zTgjd;&HQ#5?)~4szP|onE#j?UOxSa!2dV~TZ*Ke+e(3t*7en`gUHAUIj9}?&bJ#HR
z{lzO&pT+Gf`RTMwj%C-woBwkC?(M1Ex#I9Dt2Tc5d+KL>tppoOI81VGe3(!zcy7M^
z|E7|zV{e4c^vf00X58QRch(HkC0)Uj99+td%~S;)DOkIs?Cq_rudlBD=JQ^7I-zO3
ziOtRFi7g4?;)nEQANOq)Z|vcCaN71m<k2T@S4&RqKl(L&US(RtYVl&Jt9LhkQxafh
zx)>h3<htgKY5&Bp*G4eyWzFi+IlE$c`2KaB4mKPCR(<Z)S<0mx4{9rF?znfm^*<K-
z-gb2Xhf8Ne+_6BWm03(I`+mJzeVHk%*&(lo-|qLD&CC9&r5)X&8LAJ;n4XRcGA}Rd
zp0sH3t0f#NLX4irI=`3{`NcC$R{AI<r1mYVs5`tm%N<m52+ehvt`~dkXsj<IyO!wR
zgfMk0g|Ge~nMaNZe|~(7eRQ$!mO!J7t3y_o%vTHHG=swM;4?Fgmy2$1QC!g10qSdf
z6Yi)l$*_>*YKcAd@8fEAa0dR%^6J{!-_GB@JJ|{}swgX%x=ym)pz<>B&Q+05x2CDg
z=K+;m3iDVVtzWhxboI4U6@3A@ogmW|2}>9zwa6@2{pB3=U#P#~ib&^opCYIJM|tT!
zrmP3&7N4_>;+rdM=V&OwEbF!R|G(eU)3#-`SXvpBzPd8QoypO<K6P8ZmOhiDz=Y2$
zc^F<6eG_=VZtQ&<wBuNnEB0K_?Khk68z+kFTA&rw>u^Uk`G=XF%Za64Q-2v>O~~Fe
zQ@P;ZPoBLJkx~0<b~c{RVYa_{^VO`<OG`YbFFbzU{aW@^p~ia7nlBgKKl0B|$mXj3
zqok0a8oVQ_*J5k#?Q8d%#eaO^cy)e-N7?rIf&WWvp9^;EH*GCBYWY5RiC|{~hm2|C
zfBw|sE1|9t2fyF1kDnghax~P3MThanK{JlMDOp!mBz}5wGI`y;U$1sdmNdzjpc%Jk
z$I6(Un;MNj?AX4Ztyr%Sv_*OG4*g#@Hl=z?=2?obb`#5GIz3I-nBVTlg2r=))<kYT
zCSz4{VqZ`6_HAvJ7xVN|YLCm;?{Um=-<*7$ulYxL+MyQCXP3N<b3X`f%1iA!uqE^I
zqxHsOWr7_I4pMV<Pqkl>onLT>v++;Fs~&cKxi`%!G8w03K_f2Z4-PO^OFjLj?65@1
z5*&QK51wx64|sDtct^p*3B7kJpU+Kuy=|@HdRJr6R(Q~fhL(%GR{066{MAvD+TkF^
zaipGUy-TN1eagbcyHr~_|NQ-aU(x;lY5n~(gpPW*>=8SAW^c8#wbYSE{F|%4zsoRN
zx+`dkLo*xiw52aDn7(0ApWx;jxVNhG{=>uVbITMq9B+wxU~wv|$>eRaVkiH%(~aBi
zFsgm2;ZRKTUwo&o$zHBhUyNnRvJTeJtCFEibGDqGYrXyEzS`;q_q?WR%{<yI&VDYr
z(jfJeNbrgYv8zQgo_)VxZ+^Iq*Z4v-J7`A0-4Qf``s?fK)199JZ8nDN6@9e)<>lr5
zmCxsvpYc?mn{sV^e7^6UM@N&-&$DgYmF@AOElc>-gz~qyMAtvN>c^*UkacB6oMlai
zRNN#XkHu;QS&d)51%?Tyl>hepb>qt0#fl21M=xHu3~G%i3CJ>i3=ht*EGd~6qjlww
zX!*^Vn|A+wBeVNfpLOF8{q}#4`|Z1mx_<{;P4E%`l}^8JT3&dQXK#Ic-L}ns36G9+
zzTI3`F82P)qJEvG%ehJlOqMelo@-8VaRBA%pgsnhZF7(4K4n|S*bT~T5=^<bw*1t2
zH_`6F#<g4a+uv`0Ien9>1B;8oQjRloEI0dl@kTWJaxq;yCT{z6s!rsm?PtDJfUW{~
zpsl2JPV3dx)!%i0KiIbW-L7nn-%QtMhVR;wb#>L+RJou9bDrObyC5&<5y3R;fcFje
z$r`fUJ}EJv#*cfC#6{~%eRr$h@9jS`+x&fx$LZzaefr7b>o3Ni`+E8<==6iIeZSxB
z4zGB{8T0wc%K#Q7MS=h4&s|#T?f+2B^L>b#D(4M;)f#&dw+pv&IgFw}hm)&19xA^Y
z8ou|G?Ml!py5??C?QM%=cbCbFXapSCRoc8{*Sf^RZQd1sGlHx1A4})&`N+D4jc4hj
z?*H~zF7kzZS7&M5e9kI6%&Ej>t^gxHqkP;3d7}*)bC_k5uEbR2MmJBtzftFKeAry;
za=HG)2fEi+ets68cYE8~oGq%!_0l=V%Riqrx9{HTtH0;Nq24#bel?DhFE-l!?9NhW
z5)|h6`d04a*+|V3^=kK)PpybtI9=*H=!EUJcRbeb`E)84w0zh;g7-WB=T%{AcNIQA
zH#bv^cdBM^nzUM*rmefFqp#!3KmK7>MNd5TW#ntd@B6cCo^5s5fsYw=jv|^tE%)Ab
zCj<*ME>;xyuV3`<$(R3cY-aVnzBkAF!1pV`{&!FD9<;BQw<vhP{DaAUdCAL5(JSvQ
z@?yGosmnb3T25U%pX@!yHyb`T9;%xlU-e?)KhQM?#TOlf{d^~y=ig&4zhC=ZV8_=r
zf!p)$zW@F0t@WA9aew|VwCR0qP|3OH@3-5sleT|<RoSOvQ2p)Aw7ljgGmrBMH9B-V
zSiNoC^GEOf>-GEBJ>Q;J5SezciS;a#x_jY)U3<5Kb_j=<FFd|<HK=vKlDTKfcAnpF
zZLe?SP%&YQ3|9H_IPf`W*r&arE;N<Dd@Fds=%!DD+s}(eXU;!cxS|r&TJGR#ytvr?
zdxw|n%#|)#U1u%?MG6WuiYO|Wx^~%Q@PgaNmxLm=<wP>)WfqsJfhx$A-k?iUx*zX*
z!F)QVd#PSgZwx4V^r>t}IXTJA{h1cHZgf$2E_{I{?p*ybsf8RJ4$C-OzSvBC8D&)L
zytC-(j%o3pAU!Sz{2BT-rg5}!fa^jnp$W5;MCb21ro*H(fe|!k_5b5>dDoq(7Yt*;
zy^tx22C1i}bPJ_zn5V(_r)|S+Uh_K!ZL&HsJ3i=54`1li8b9N?f8!>L@3DnPMc?n@
z7S#^Bb7Bu0uar({rE%IBi|Kj-52e3<`111d?OlH!)b99ptY7~A%+gQ)A~&ba6|Ip!
z-+cVw1)GJZmQHsUpSVNr$FeWhVc&h{+58l`rEK*+;qUM7^(U@AKK0}MXV4iir|)hp
z`POK5NprC`sHm9eU}4G{pY)G|FSG6Ls?gOpJ6gYWoqpn7c42`d^PlGj^@Z<)+HM8`
zDzP$~c;+<b?|V8edfu_qTH=1WmHVZSJ*du|I&n+;Z|)tt-uTY5Klu0q`zD^7)1GfL
zX}>q!@Rk*yc&*;H+56wG+q3<igJfLG{rmerJT<u}`sJN<*_$6?=PK8Kuge#d?QY;W
zGTq_PAAPp{M`YT6eSKYDd`vRE=H0oUN-?|3a#R0T&SJdq(W3TjT**b(;MmG5zop`i
zov-=%boz33&+g23rB4rUJ#O}X$KyWr7|S=#_vEu=etv#_|M{WMGR0>Mdm;{2zx_L9
z6X-hH&aa<bPZxhT`u6+$*UH-0RVvBh?fIbI@t?$oh+f|nuWx{EXBRL${IvM|j-opS
z5=A`sHd%==3Z7WV@<Zr=_p+D|AASfq$30+uY`^WO*A$J7cVnGZ+5^o#-?z8>7xKL9
zUgh(PCMrLkK6>@}PSTkfhRN%=1I+@|=6>smfBR4xG>vkAcV2UVesUeBK@#ihQZ2Ss
zJ`#u61$Fb>=bnyWRlS*bxb17HesYTJ#rpH7XKcUm@zd!pMyr_<Pl}w;p1gha4vr27
z6Apt-z9z3uhREjc`<bS$u3DAP^Hu0`+;hXlwhH%duCJS`x4Fi-jc4cV+n{|1b0rUU
z1}Pu@zN2OzgW&d@<<`gV?fuYKVc42+zF3;|X2Yw)R})K*9egFWuf_h~kH?#vZ*kpu
zd_Mi|HvV_1XY}>hZtFyDdXm5AgvhJZJ8Pr2U;n$Ry`KB$|4&EHeQ>bYnp^q$qxi<R
zOLuyzD=9GDbW|w(Cw{q7^7GQ^>K%Qrcid)={r7$8vy&xHYyNp!oL{QU=e+Ivhr|5$
zukR>)+`7($DfwT^k8JT>#oPIf`y76+llh*%_iLE@yPvFwr!R|FGJltPCi~x$;z{`{
zrW@|N^J>wY?8Emyy;$6TFL-6p()qEhiQh8caR$5H1f}Mw45hmdCO`J>(YJ_l+41(}
z^7;FYt`u3(C1IL%#dpv2Nelk}o1icJ@6B`WcT1<o?UH-?{}9WAh-<-HGA`O%%zVD>
zf!zn2m})<+XHOEpzq=dnba6s%u}lSL-UEq0yYl3jBR1t7D>yw}|9;&&&4tdhYG?nf
zo4WygPfms0A0xNh#}#k8Pd@Nq`bKWW_@!P`zor~sFsIJ$PteH|f*~giH}HFbhPo9G
z#J|5Owq)k7%MTKRjF#-2SsuN!C{=daVQ<y@pds1)pU+v#f4-%$Jbj*7{l7oUa?<ba
zDh-WbU+SKJ_vKybb+*?I>$em>K34j)aK#hZ<88dsr`V?}mh3Z-d~m5+cZdDK=iTD^
zc^uwTiYw%Q9iP7W=C<7E$b3sbmTxaFr&lZqWZv_=>i42#L4n2}f(ux~|3q<L6pGU@
zF%1?14Vg?)bx_p4&3^vm%7o%IIq#=fDS%4PLZuIv{p~|@Z*6(mWMMkJ(D<Et`7zZ{
zCs1)%#KyQvLO4(5N^{X8y@yuI_`q#?9*%;%<!-%FtCIstOI9smWjwoaQSj_6L699s
zlnzWcSi4YYb$DWxGdD-vBPaI#{_M{2VqeS;*2on<;=ldTCQWXd=Jk@}CHFvwI?sJ}
z$|{?!T=wI4uHDH|Sv!*7%~hIv9JHb3>8l6x;zic!oV{?z@caF`-)~Q@d-Lw@Ztoq*
z?=mePp3;lm^+lxo%--l9hm!U5KHfVn+O=-Y{jNiOQ!CFMYB~Pz>7{Ah@1IxPt>qTi
z%dts6Hz#aeTv5^S2jx23YS!uK`rR>{-fJyv{VZ_()1CVA?@qrzwJvJwE0%Jf`;wrI
zN6${}QhmLrulkbBW>M|1D@ET~?TxovU5@pCKhv^XWLl~H?>n_MV(%<|%-s3(>7IF4
z)1R%WijlsTe(d~$)6eHUE{!?xsG|Igt^MtFIUkHa>)$Ax|NHT!>a?1?b@v3$zlpf+
zrZz89?%UP7&ui1peEv6o>Gv}q{ueG<-CX_N__O{={+hbYzs~&l|LT^<`~NzN)1S?$
z-?+|W{!P$w+=~C_o90C__I18Dwv!I;JH9Z;t!%}@cb$=PR)0mck9+?t$uZ1!7X`Nn
zZ8#FP8ifD9rGLu!yiIYQ&8-k=P=5{_@w8?bDlD)lF>F|+1#W>xu{=0sqQ57?ERi8`
z$0}P{z5LaO-{yU^t^OurQ}d(X-Ged#)w=wHO|0LiXou&W)?7Yk)1N!V=l_0Lv-#Yw
zHAPQP&2B#Z3S6&48ow?MEJD*5{$9RcaF{o_OI+VC{KUSDd|qj@7^A#9JJxY>JID%y
z5@e2wLT{njq43Kf?>aE?th=^3{rpAmX*!ux1SkIa`T4zm*qR&ip#CE7q0fCztz2(U
z&b9u&keQwDiF3lrBo2o#se`Ay6dnXW?0MxRGwE*mox<ZC>~a+e3F~5ZYP4vBazq2T
zwa~!P;qZr(N5UXMfaPv&hUJp99bQwlUccY}|KGvY;p^AUyL#`S$m1KD!OLQ*?o~cN
z+c5L!{fD<!g|EN2U2j%a*zHTTASc43W`ZWu<z>Fs^5!ifZMU~%etvmss`l%aRRy5K
z+SvGHelWD&0iD#<bge>q%f8(UOz-jPe(K{A)%tU3Md0G2cXyZ9|Lirt_hM7!=Vy}^
zzLGRda(Q2{OlpJwKjSO5r$9l&2x@N$fWl~oz=8(u&#i}7+$sO_@%Vd5P>FhwcklOm
z)zh!9kN+<{&2m=nq0heNcTKb+0@`l6-b_0?>uh=H^>wko-7|Ze=Qo`LMKQQf;^M&a
z$cbSY-_O0gxi>Z}+!G#gbn65s!?#`CV!FTFXBwr}>4I9jlT^L`xiMPDR8IHr1r<NF
z-P?WT7RyH!3-P!<M-GOY&Y&xIYZ!Iq6*-=to&DWmciCIJhTYqYmEKBjJ?z}Z^E3Wv
zm#BH$s>#p9rOor!2xQi3se_6&xFLng4r_D!<!s#+J8H`mJKnjqH9MQFyus{*b35PL
z@|&sC_xiv6l(~HFHjaH=>4#z-?L0YIJzi){>$ATmcNa9A-L*1tnR?HIs!}}^Q#t(;
z4z+NGU&>*UwRKu7qsQO$S%rmJbJB<AV0Prda8VFqDt&b&vav{z`^dr6`&F;k_D$Tf
z*a+@C5M#mxmJF$j`)YrGzu>7Yb6D)>PtaAi0W18@&oF#^$7`zA-!q#^PJVm2eEvM)
zRdYT;GC-fog3uH0MuB~x#HYf_$aUuQG+pbD7Zy4nKXB&J^ixx{^ZmN|R!;_508dl`
zyi9TOCsye9cDml(Rl0w9{iBR6i>)9ALP>>0&O0@q&z@gYoZ0g5!RJd$z4PzxtuF6u
zk!`U8H@7*x6v~^vdEW)qDU5;~jt`#CuU{vmWbJ!xe*M2lfu~-}PhRN+ISSN-24{^Y
zDomgPJrq=LN(4u&HB`ENciQA*Yc|4FfEW%DOs}u4U0rlqce~Bq1&+;2L5JD%_w;-R
z9r?sj-K+;v1U3)EaPU(vIB)yi=gz*`-G{87e_>zyv9p2W$ef0pp5(p=Ua*oJ&YItE
zxBCh_To;lP9rzX$5)(didKjGhc|Jl}gi-LsLzYj^&hGyI;9&FdXCD%?DnKd}m^vL8
z{JwnNRrluB*3}k$mvyRMUR-=Uqx|oh&F5ylT(>@A<07%of(uv8Ih}oN&CQx;hF{;^
zt!63Pwk|xr_N&zFPWz=^Q*RynBc$q;Q(pP_SnumoHhEjLOMZg3I*RMngQn7F@VEcx
zjk(7v9`ix)^Ne-7Uah*mVRI>H6iWPt&mYZz1qbe*Ss%6amA_v8kq*JVGmqzjn(Q%l
zwM%x@6r4Q%M}PmHPbJeqiPtwtF8Fw#?EPcst{G-uTeEq_bAPk-VQZtbV~;KFx2xjs
z%l$V&(fM83Pt&X`5oc>^KFSwV1~2p3d1dO`dwYL->;0coeD3Fwr}h8;elMMQzST=_
zec|I{+%u0~*`9wt@y5+>$9g1-=bk+x&*J%G>d&KHqPHJ@QuCQnp!#_SXfN)P)Ao;h
zjGyiLGr#WFO0CbC-(P+z_*?wUurfBMSKfZ#=lwg6{kZ+{;@)Ye4<A|?U66D8_5J<-
zo%Q}dne6}X*3;&{g=gY-6eK23FaLN{+&@t+`1!fH$CJ}ve{iz{x5S=>uaB$cJ#EM<
zYxPC%P0mfwaYu2pJMFh-U;lUU>Fzz2#m}}BRmxhGR2+X=y?E14d;Vkp>yux9t<TH(
z2pYs#u{!z7i;K1~vQJM>PcPt#pQz+ow##P!*)?mMFW!r>`*%KVqt15I>}yvN{((9|
zJN7&~JG=g*%`(t=N}6wSZkpe#SUmge5&8fBr>{>rIcfjSJ=f!^-)e=6{h#l@tERqo
zTOY5q*_8Bupdw}0rhosdqxVE_&s)Fy&&$ipw{M;K<MF@qt3p?AJNJ}V-fmC7_U{YM
z{9ns|I{r`p_Sd-l-5s%YYvym)eOJ%7E&t#1$E!A0{(GMB`Oo?5&wkI}efE33T+P4p
z?PovN=jBBHe}3}W_RP!AjAd^8nW`OrEpgfX{7q-GZ*6(W6fIEy>&r`H8SB~qPie1@
zdHw0{{Br4;=bt{jSyGt#v9J2r)9o1-ljfaf|9t99{MM|ioO<g+SBDkPI9_tu*W9*!
zZtnZD=J(&E7=K)zadA<-!TtaLb2rCVy<GZw=JB`Ztl!t%NqgkKx9aP@(w{$g<WK+k
z`T4ndY31~oqLV4l3`<{K$z&?q)_30S_nO|bN9NzzSuCGacXpO(_)eP-?~dE#RUH3&
z{^{@g&HG|@7Ri=XCfvU@^=S1M-Rb?`U;oyt2aO)g=(l@TUa3B}<Wl*W<VEYV-{e&L
z+kU<B)=aqm)HL1Qtv~D3%x=pY-I>OEIB=cLjdN*{d7!%VT+RRQJ!e1H|2Me(WB>G=
zegA)-dbaz&@&E6$&VH`He{<8n_l~pQ|F7Hf^WS^l$N%NFR^9_it~*=*e(!g^?V=C-
z|NZ&-J#qRo+3z=!`|qB#$>X>G^P%>}?I*lj`TEQr+<bF$bM&J{y46QT!}q+_&nmFF
z`1Jg2^Y=W@9?!GU>o5CvCRxg+;=|t?H?7)urLSF2d&K|m`*oxLGm`s$9)IdP+w5)4
zv%<r>AM;K>Z_2D!|MAgL-kI|Gk%#`D$-Vz)KI?7U|LI4bRUbYJa&r2aX-B`m=C#<6
z`mz4ojI&4PyY))xmi;`pHN_-_(?(c(`i`<K{YH%Y_Hc>o?ct8+%C~aVKIOZ@3RHVr
zWHJ44`YY9RsntDpq87L=S5f<LkX?SuV}6Z)4pF;GUTS*UOnLL(YOC)%@t*MRsef&Q
z`9TG}LM_t_%Se;rXJ@o8=`URkD)=T;v8=drWJT>A=fyecjY0iRV(vPkHDU)}nh6Rt
z=BP3lPu5R6GvlIZwDrPcpejzGk+UMzMkf05%z(RRWwne&KV{60ToJJF?v~pvcl{Lm
zB+cU3gA(6JE#~NOIH$yL`#~)`pUea`m2}&%UN;sOg)WvkJ>S1xkH5b7to8M<1GD`n
zYM3ot1#+ANi%=tj*iPT-?{~|0W&}e<W*%s8ESYjlV%6uzJG5@@p7c%Q#>+5J7<h0n
zeNj{FEp)QsDs^IUQRw7w(9>}^?^359yzRNBs>I=xMFufj@9<AoD5+ke0;<F<n;7oc
zU!3x2hK!*EFSwuc$c5pVX!T3B_q$%Nt7diDRN6a}n?3#L%D*|;pz&jUKKt26AEp=h
zZYxzXl)l%<f7HD5rs-EN78iverVovOq-xsp8uG(``G-R4#1krvzh1ccG-*xgOHciD
zZ;3V^`{R;l^Gp8rIk!uGXzF_nT8c1f219MxyZig&r5>x)wY}QK(c$n-$l=2LcN`hl
z?3emzZW7-aB@Swx-4JN#{b>LD+uO<ET{j+tu2oWC(sW2T(7@OXT9EADRLEtM!yCxr
zqL3~;;h06beSEJUi;KcHmISxJsSD4lN;H4Hx3`+tiCyZ5z4-?BKHI+<TN*UNduGeE
z&I)Pe=y2F1{NcCZG)>n{_8wp3SzHuubF7Koz3tZK^LEwQS6Cj~RDPPlt+(TV&kTcu
zdEf8X??0Gie)v!6>uagE9WG~ATw3DE^D1#e!cow`Y=YvVM*D!-*LRn{|B}~xYb$7{
z`L|`hv&9PMUXQQe`||$&{f*79I^G95LYAAwX?{C3Md`U+e6J7K$>%Je%dFdZTGaI5
zjM#O7i`zguN#B}Pd`M^(SgKb3?hc#K4%v%~`|Yy&Y`;YWZ^;M@UK3&1{L-FzHedDI
zJ)h4Rhpr0Qc>K@hmBH%T26Z0}vYWl%{eIu(=fdiKCJ`w~=j?vxFza?|hOe7**F5je
zjXz(n$8YoH+AWf^Gylqpzy;?XG^d`Pc2nnvnVG0oh=FeOHk0*xzs<V2HGBHY>+9$5
zExYV%J~Qj;s--)(R(^i=Y*Dw~rb^T7YbKyO*krk1Kb*1S|EtyO-+bLy`+F8>{lllH
zr)Mj<cFj1{%6;3YKzjNzzj+h*e}iU7*w@+qd@_04pEh3UoO?42lg~`i3_kPb=4R&9
z64085TPzt~isiX0|4LqX;p)KB*LPs~{JL9GraxAw_IfojyxA<eDJVzaL(SLM*T3^h
z8XdV-f4}zoPlXe|%HG|P%*a1K&vxJAKI?Pk$7RcJ)MVt=I=AzEJ($|ISKetGzvArN
zpJ8jGe%{)eo!%d*|M_^Itn>{jvz!;JLsw7B|MlhNw!evo+gNX%e39_(&Q3dy4R#!R
zw%Nb2-?Hi3HqZj&eXBxOFI%}Na&ubaz6Zw}*89#j%UlN<TH3}h!+!jj;k$c#tpnK9
z1orKz{QT=d(#h>rU$dgWE$+A5bp7`B{P(LvR!*|Lw<)zd_1h`!^*26?YKPtUy`w+q
zS9sO&25`QZ&LG0JJ!#wP#ZP1#tH7=9o8Av@=kK?bEP62g+RVZ&yO<WIem-M-zGY3{
ztYnU2wy53%rEC6euH566`%1arCP}X10b}-iZpMpy{{4Ertm5ONwy%0|du|*M-?(@B
zQ|+)d8S8dFo8=I@HT$}mz%J(J0*jcBKjc%0nf<um{@$7S_V=^8V=ZSjm%O`kGp6XI
zYFP8@x5lS)?(Q<}{cWDLVQ=T-q($GRcRv0$?cvwM?fkd157ytSesAln`{inQe6H#7
zySqw_ug6udeQ0|nqhHGO)RmRN>Oaipb~kV=F<{K-`Tj^&dA*3{AIS?Bz%k1(WnItf
z0;|?-D^#+26b~$m7H_eVKf_g1(fK<;INfxmfv89E`OM{W(@a;qzP^6@&+qrD*W0!q
zkkw$1wvzXe%(2_L@rqw?a*t~XV{f5KR4B)6yBRqVYjsR_7<~LtDD$E6O*7lEZQCn9
zr^(AaXTPNtyKBq)C6oQU78|y$Y?bBy&9uUf<E@>}v(4XwlVer{D9(28wLI>3_Q!{Z
zhu?lp=ruIn$Z+9W`1ZWm=(hT(Eg6CrlGu&<|2arKUi{ns(p{wq0xTQc7Dk_+XZu{$
zCH)E~xI}hh3N&A8Q6;HsnY}=h)rqt1tqp7P4Vm`6ay1Vh_uGGS^nTN<TO_r4@`Iv4
ztLX`ITK?~OwTXj8xMBJ%?Oo;X_i0$fLpy;J1rPk%^k~M`{We)rk2N^6G~>_SumAtH
z`K8+)3lD?7H~(Fix+pB<OxT!j{b#{HtA*Ap&w)DR4nhJQtHQffB=QfHPt1FqaBbp;
zzagN0nNT~!nJxbg^1rI-ysZ4y1vJJrsk^~=X~)b29_gglt9rSg?kJony~kXlVv>hm
zP~Zz)@t=i)b0>kiGe?>jSd#VjotE$36}lWGu!M>6`EiT1Ri0IWJAOW!eYs-g0Vm_v
zfe(+%*PHzRegFR&^N!;4w%4oTA8h55wTk!_QIRfjllL3Tvopr$xBQ#9m%sI%I%rdj
z^v~XV>JP4+`Q^IIoc$WFc|qGDjV1NXM~m3Ff8|UNyz%~4wvM~~5gt3I`^O8er$ueg
z%eDLer?}ew_LIL~)X&r<7|weuEq3l^-iDf|r>63rkvp>{ax>4Join%P-i}%?QLsDh
z!K|~_-v2S$|Km~jwR*$+xUE@Jb=~Km|ML0F#tZGmUte8icD5;bF(LJEMvd<*lZ|#0
z>i_+GZZgl9skIbT9DQPWAYZ3%a!jZv_}^p&1|<ciNL7aZ<WzwlYirNs^t`;=XjiEi
zaVz)9iHUYB4>!a~D-^KpalgQP<j2RyYt`GHo}M1fFSv*Q7Qg&nw*$GezKU#2ILMS;
z&b{y&dwJ@<x3{<7E_P|yTzY8lOxyjhR;_+hd3l*{?S|c-FE+EXgvjrWwYVL-qjK{+
zrHaGi@imF3oh7!VzKovP{q)7srrLBT5&P)2y3Uy|N}2MW)X1=dx<hYE{|Ia-T@$nO
zQeSgj*UT5Oi@c}neVb7?@#BRWW_G?U&pGZqY&N^gK0W8#oPSeZZe?=XYa72MV`6NF
zd%lFB$0oybuj(hf6K-TtVn{vI`Fwu;ziBM5ChbxJwH`cO56lcY;*;zn^~Lwhh6_H+
z=T)tGd3E)4+h_B8rOj_W2JN<V=-7I^{9fhqt7|SzU+*n2>+BrMVxBv*Z(cZiMJHI;
zM_2Fi0>|bx`;)`xRc93|da!Sj_%!qTWp$&b^oYxS_5XgV7tCen;7C$F6R7R;R`<8J
zu90w4_YGUqgFOkySsbrBJlJ}?r{(yEOL~XonR;)$sJjx=?sdgrcSrpj{+j2JZ_Q6%
zDmPyI&v28x@YcIul6~%<0*y}3RA!KW`rq}+8Sdg;W}@%sCky&+IZ=Gx*4(zZWzu$&
zGw$E6uMU5&yr+J?|GmH!pbXgQr0{H+h>V7_;$ilJUCGNnyb(I9t-)|<OT)tXnXeoa
z1#cxX*B^T}CD_lfLh#lD@%Q`x@8kXCxN!P1ag+K2&VMa;7tS=#pVxTodXI$Rp|;Mp
z`sD0q4#E6+ozwF6d~|EhXf&H*y5;^gwb_orUQ@NEX2gcpgR=91mQ1ciZgF!i%<V~f
zE|Dj<Iq$jq##1fpxs0>KA6v$Eyl?at+PC@D0*(#`Ct>hh;EugDmg38wCtnP{bv$Ud
zl%Ii{0iUzt)NOkX#z{QzK6mSek(JCL{b=9yua!*?UfC2>&8<6OYh;@A_Pb@XD?c1$
zU#m8&G&uXU5Nkr#%$2HnS5{2iJOA5WgP8_BGmh5<JSa0e^7`7^%}zTv3-Z0wKJ9ER
zEFsNQBr(G!LU(ia<ZmahWNpshQvK|a^S9sE<LgbW%ieHg%#N&kduuD(E&kOn<2I-D
zZf#CWv7eE0;~(grGlT!H*Drq8o2l5e_|NKf<+9h~Sc*6pv;6lqDKY)H@s+_cr9#u1
zN6TqXpr5o!h5_^DiMhdI9c+3`N&=!xCQBQxRivF^dA#C_k&EgDfr!gZ@^wEB#w{&4
zZE(r_Zb@**rIXW-veuehe&FQD^`v7~`i=u1o=%T9D|ssRROO(>DTmP5M*<BAHoQ%R
z4hc;RQ<LurcRE}Cv#tF1^Et1Hbz_^V1be^>(6Rw8mZYp?nbv=@fvjR5BJ%~^V@@ba
znlLY%*#RyQL4z!yQO_C<i{8RBe<Y5lOJuo%%2Y@r-UZZhaoAb(bX#1(LDtJF4Br)%
zguZ;IqV^$M=zDCeIAQ>Dg@DD&C6hB2S0~2l?5i@?GF2;3^|S4(mELdN$MSCNF7UV$
zsE?w+q$J?a<QL|{84TV9=jyVHduP9T%2riS)`Y5<@PlQ}ni(bC?>9AxHQJUv+?N@-
zGyFT$vETuuCplm<dJV5Wu9(BK`A@#a?m2&ROu>CBP%jG9?Di2T*p%dz(Gxqv{*7^?
zhbySd0~_KDYHXM+8ti0nZ(DBkP0$6ipplFFTCuxIyeg7@Je?lzSNZj7_<X0512ro@
zH2O6f{t}QaG(FV9zb<Cyr&}Tt>)XH^J(Luf3Y8zE9GxQ2v;XI_*~0nz|9(?{*!5Ui
zz>o7_#hDp~{eE+;zWQ(kg0fiWZFX<oqiqa_8<pQwaR0er$)<baXi|>B>M&59E6^yS
z3NdMJm5r#criO@d%C?{)VF`<Z2Z<cVG&ia#?3_QP3cR39X+jSufP~_=fM=6(KbGHV
zuZjSzfD`*^_kJ2^iNMp-)9+td?B0LTy6laH(5roCo|tA`$uRu=;oa`{aSwBk%Zls8
zRD^?8@qjwJht6DCy$Krl;Gsr$_X8)pG!-S@-`TnO1n8a?q3<sff4|*+pX+gzULHHY
z+?nl}mzQa6x!B6xKR10&;juek-ub?lYJDBLI_&B!+v>97@O9PS-|26b-TwC8-rXm<
z_4nQQJS%%$WvkQAHIbXo6{T)Pq#j1W4p~NZ?PV<qZ>~K4S9>HxQ1rut8yk~%m%qOD
zwzu;0v#npUtC_!F4v<#gxBY(IZf6DK7Z09JkAKJ4xSiefAZX~{_(jpI%g1`9^<(zc
z{PYw!_4!`a>$T^X>|7x%Xu-ua+dN;d^Y-O4T`gA6bxwXfF2A3h`|mgXhz$!O3nr(}
zExqP*ul)bt@BDoGrd?da@&5E&>+gydf$^JiZf;`RBhQ_5+<3q5Y_s{F?#%w+yh-(U
zBkSg9&;ram)xO7}fhOP!PLBs~{9JZ=mHgvPsi*T4|J<+tzt<&A?ht5n=^kj7qm4(h
zh~MPgXQiFuO((xGv2wln`}w>*_r^cc`Fk!tz348#_xSF>-?E;uTFOj)4EEs`d}jiF
z)a?7SCk%8`!Mz%e3!?viy<Xqc!*FFy<mR8C#RDBr&GPO<ECdbx=tON<!D(OL%+9}W
z{!cwuBkiV5JNe}8<~;AW|EE#*YUOgh*~aO9+7;a|53QIY&=eiaaBS<MHJiiN$0;ke
zoX@?#@2|=q2HoH#9usBP>Ar>L7KK~jl-B)TD|FSCr<+de%|26`=IGR5!M9Ar{K@(G
z_5W3;#~5)g6E*+;<+A_P2>vZ;eieIH<=@{Iwwq1&^TWi$ZFhTrf10KloOW;N^f;@Z
z_5Xk0pWtzOsT$u(29pfq_{yiE%nwr%L4(=f@5OISI_lGZxO#t|tAa99eC^lJ&CBOi
zah;3Fs~4L8SnkJt&BKzs9LIbUwdX%8JJ%Icez(-tV)da&!82=??0jc?u>bU-3p&pq
z_3sZ`8>RbfE4Tih0;zxTT%gO~+l5rU{_rtY{{DR4K7JCD@%qa5*EfP1fgKGTN17m|
zL0i}xcZWT1{(isjKV6mO;yeMiZ;m_8vhp*Cs{76=vE*AFz9Jy;a{2w*axc)zX=hgD
zSXGmy61G)edJVQ#>`gx2m${_T_`J>M%TBFae@|M)RKBl!dTMIvg==fi{C+;azVGms
z(#xQs#o8wm-TPi%Uw?nXLg)5-hqFOryNCBq;y5z<K<@UtW^DGKemO<QaQ<hv%j*C5
z*udA^Lc2+%D2(O5|Mi6i+Z~!7WPdpPZu-y9&$m0wt>4XU;}(7XPUZ8thd<PZN*($<
ziCb?+!mi!x_QJe3sbR8csu$xa&{%fQ$~$48TaCHiot-wn>{e#?``z#Nxqnz1&pf?2
zQ83Px<G6IQJja&g=*s&y)93%)_+4sC?(&7}TsJJvd3E-AA!yIiLtBA{|HrrOaMU(?
zy7&9N-AV87?LA(&>L%yWgWq4pusm{YF#A~f>B-Hr-xi$J<%oV@t|;Q)nt8Z-9se9r
z&{n}4krN-VF57W_W|2h3{QZaiUYo=GJLZa8u!h^N;-g)nTkHRPJZ=TLh<@Hu@9C#F
zw=+Y1;&6t;BDiacKu_ZN9W2awhif$!3Ha@Awtf6O&-(9|%lmc0*4#K3kh-_>%A${Q
z83)%eJX~j*d#l87--Gu}+}rNQ&bz&NP4@A(udlD)-&DHOXydK$l|e@xZg51`o}Q-5
z`z!I<nxEmGf4|?am(F<0!=f_#eD<A)<GtqhW-OEIQS_AzpH}^+!QiFu`sFJ*)Hf_Y
z7xMGLZ|Aw`WpD0T+5LPn`M?b||9Nlrru3`(&5_vgPS(8tB;PInX4k1{zrVdrJYD&I
zb=1~Zg1JYG7Y8r*6aH|=zNLN2#tUNMZukF5+1J&C>lppzPjk5S*mzIv>uYOMjb@2*
zUQeG9aAxUt@f#B6f4|+%_t%No@L>K7$CbXqsvO7t=TtoET>b6M&0vmMFHAR-#?>8{
zEw>R|r}wlQTt$KwqBxxVdG$~$_v|Gt2|kHaR`WKq-pFV;v$7Pl8a3hK!p39g-rV0m
zKkD#-Z-=<`B`R(ih_p2e-#N#6YG*ZQbm8CU`Tu9A&#y7sQE}pPyL{aZo4;Q!E3Q9k
zEqqUaXUmc;U$-&onJj0^`|DK3T(-@<XRge~1!o?(&;0qYUH(#xdbpa;{Us;k_t)(`
z+y7LaV>kP=b91YYMd$Cmdh<5l9j<u=mwnB9kLY-&&Txu(zt^o;@dk(ZLH@>X@--h0
zx=NnyIuKX4;Co%UP1cna(U#dw|BuJ6Sg*3>^7G5FiCeR-UfXT-Vm^Ohho9q-{l6}R
z>_30B{@tu^u=1FhsoJpmXRX%_iC|m4gB5C9kIgK-DaQQ4Gf>rZu7S(;Lw8Q9&(F!*
z_cKjf;n2BTF{M{S%T8w~h)g<oCqZy(W7vg~caz-MtRH>59$$YqL2<h15lxpvZ;t%=
zzW=}J57BgimZJ{dCp9aWdl&uu^Z7ilNe|mSyEh*Nr@Cq~Z)V@N40O@Rw{D*VJAn(U
z(y#RVUf6InjZMu;QndedX-3|Dj=T+FYolIIIIf%W>Hm&DGU7WW&-BOyo(q1~k$vVv
z^^6VQ+jSnCe3H}mJft1wBVnfbwcl<=P60JrzHuMkxuKu)%$z9AJ4H7a9=zQ!(<rs;
z>aV0%w*zh@H)&g~w%n%v&tBH5#DF6p>HG@ayPHzE@7|H*YV)41vvrx|jA`cf|Nm_M
zZg$u;*6+bG0bYL@Hb=i4NgW3hlh+Nr+bqA`NM`>2(P~fm487Q064xZx-AmBtYUDDq
z*zxPt>bLyN8KJrVE!)!PRUYe`{g}s$e__CRU5mtxGk-qn*1u$$%(>4U)ct@s{Ufx6
z^e}OeP0O;?iVl0jb{0K7`|<Fc2;GCc(-^rAulyBIw&p`(c54(@(TBY`pz{%pla6pO
zPmc{Vel5$J<9Jrs-zIT|qnt@bzyqOH*NVp+b9OUlaGsqS9+#Oht3k6uSZB?qc?Fzy
zb9tNmmI!u5PP-MY=CXR@?=P>;p1Bbzxu;hmYeS~IP4Y3G-8bDnv`dxT5-t8yaQXQr
zUSG|)s+UU-?6gj>Pb|+%FwcJQ?R;uBxS8eY&TwDx>c_l2@~>I?Ja?U29?>qSkSQ<X
z*R1$`jqk>V>6tqW6xXnXFEn4)lEAb3<gE{?e>9eD+RwChifGUA9?9ekset8vvc+$=
zUYFW2)A+;1oP_Kwxtb4-*{eR>NbZkhoYJJ<dgtEWYH5~41DoSpwu$CEJbJiC#`01^
z<Dy3I^(OKTx8&uE&-~x7|FG@c0p7V+jW+YDWi?#({*i75>dr_d%#z=*7c@k1VE#JM
z8ygi)b1j>5EL~oJ<!IRSxV<wat?l&L%C?17xWD-_A@*qZF{6V_TP9rJJJTR?LvrJG
zp~I|wAH6oT>b0kDw7;Tsq2jCJt+xqmi?r%o*7ld}UFFZ>qF}@{L$o^M)s>ZVfAT#k
zZwg8hI`FG!?+?M?1OJ(qc_)1{+E~Tf?_nxe^<v@g&uU@YlP*gym-8<T=Gu2e;A&6Z
zWZv8~%`KO7n97!ZyRq7JnPrPGS7s37{>^L;H?CEv{diP7+IQ3U%)p9gN}C_JEc~$b
zdfeuFl1=Mdt?zG4Zcm)OhTm!K!{WzIc3HFc|M}#dJ+0v1&*#PmypBlSIMXAm_nAkm
zU6Sj;Lm{y?$yrk`>}hhcu8+C!*>#1>XYN~GpWQpmKe98N4Y~AL<dLrYJBfRGS_zD|
zO*cH>Cv(S-QTuoO-EFzi&8>Oj5BAAC=9k#acY485{Z|ol3J!7FA7ZODvg1$QSkeFQ
z6lhfQkwe4#E9`O=3VgaNJJ$$+n&oy}$0B!{hrTb|l;p*6?29(f+ZPpW;mfqQhSa{u
zyR+poFW;31>soJJexrEfi{cI$@#C)A7fT~o{L1Ka{9fojSxM5`^wph9-W>gN+<woV
zr#6GBaK~%is4X7rXDY8d$g@n$?)2#m79UdzHpQj>P*w~TP7`}o&^&!gok?|JCzEmA
zjwjFfwd&?gf%erDY?(UV+<Nlqw0^z0Doe7?9j%T8*{eJK`MpfmDXuskX&}3Ui~I1c
z#EX%V8Oi&b&Axi<Pn(&;6aV4(p*0Em`G;5iUn{UB%|ZDG+b6rF*{glRmOt|JVu<=1
zYT&u?a?+0)(PNADX+KQgDg1BY?8H+#dnUh9k<C}Rdv31vce{-5;?Bi?`2MSBSZzu<
zDfIbH@p<3o|1Y8@URelTD6!I)!T8njgk!rZyf}^({5F;Dx8}cF@2c%6U23&#{rY25
ze!CVZi+$MW<<D#A#U8s?WQX9rUs-u)if0+!xc!f<@n>>|!12ZTL6a>LEKA;(cbiEa
zek|r8G9z)(Mb>9VvWe?H`af{uvpB$iQ2&A6`^TTpS?ABWUM6MF!}InwDEdHwq@c|r
zQNsIO)Tfg{{!4Pt!CyO$m+^^Zu5EkX+Iuki>#M8R52!7#QE}MF@FJb%zz<38L)#pZ
zr3Iptcba#n@+~cwXIZd6p>6|DU0wR2n3OW5tci;SW&69|zHql#Tyj)2{Dx*p)fSJf
zE{#7gdF$88ajQtaEiChsvbSlBVF|DFuWo%b$HcA|(!W-y=CFt~Jf7K;c<KVftxMb+
zcWwB#ul9FF#k=Oy8y_ovS$A}wzF2{18~<G`9#82WIkPppC&&v<o}}uXcj#~buk8+@
zJX5WUpPgC#K;u`@8m_<fi;p{Wu8|G6(3*CGy*$2pp=mTj?@bn$<k<}crx{Q7cfX7&
zv3$;`l)d)oH$A-{++{D_^d)=x+`kumX%W<Gjd~!yZp|lGSoavT=q18o|HA6;@7BAh
zu($;!mQ8E?o4arKyIrpZe`vj9dbm+1Cgd-(?>jS{Ex(Ru`Y8syb6>J0YlEVtT%-D@
zBdhjjlxx3|dv>2^dBx(X3Feumf4&Gf`m<Xq26`M@zeRb`W5XS6e>sdd$=U{9IB#eh
zUvN=D{MbZB;k&C2zF)u_-<v7G%+GtxxrKZC8;QGx$7RD_=*92blW5r@u}x0#g=CZB
z%$KQ6ar!$>6x`mHdrg>a>*X(rK5LDc%S+zgx*ED1*7EIe;8P0NoaXzhdY|4)*2nJh
zwO{1c{Myew>qycSuEV+4W=6c+&%(4ZcEz!Dx33m=3T{leAW+nm5c*$QWJ2?Nb=I^y
z>bLJC7zEn&t60s;{<NrDk4yT~Oh*e15o3XqpxX!XHdgNvTD0Nx5u+<EhwT@ZeoQm|
z*xqEoT)*Q;!R4NH=9QmPrl;20f@W9B{I{3sEC$bCDixHlyjVT&{p|-X{q~|-EYsey
z#BY0U|L@1*(1r_tHEb?KxUw}nR0^**oH5n><LkL~-y-*$cdgpqV_o+Bu*q4ixR|;R
zc6TgdEVnV=JhID+_Z`2j*i!L3r>-untpO#gRZWIW%5xe*AMn=y{d#@V4}-sr9x2=j
z=XcA=A1isAyxAzlMJ~JlfzWve4XytAC36domWi5F317S>_&+mZ?LLNov9A@+e6ZTG
zRbKGKsg`Wv@Bc;L&HA+1Sz*$Pigl`OoqW^h{59Bm;NVH^54!}e)jX^cj-OByxa-J?
zk}C@A>Sx>}@@jT!f`;)MIAm-Y*EAd4ul+uE=ks~hYwRnod3^7h!wWiHZ>_@5i|+EQ
zF(shQb7gH4o?0yS`2Q^=>_ExIf{WJa+z)qO=aDdIaLq~3)Jl{x$w+w6bo$xGx@n6)
zF~9Egd46tg?g!Os!x#L_!5{w>2>Ql;40v2{eMh=VWL^1=Uwi&0#wUEsto?jAdm89+
z@S-z08>TyMlCh5bxPmoVFRb~3fy|_DmI5~2GBy<k0qRXIGA;})d*9yP{$C{URMq3d
z8y{vc9+W<E@`pkH>nkgRWjPGle|>*%zr%mN-C@JGdnZr4b7%?k4nN^`<~l{&;6wT?
zuO@G}khl0gx5EszDYBZ49*Z9D+_k4^_37g3w&Z1%tnq3E(P@i698_+0oZ|fZQ0dcm
z`+nzrz80N76VxEySCDzyC)dc?>M-A3(ant>5^I{DN(k-Fy1FXu(h^U$%|c<xHCyba
zF!R2IWYGgc3le1ZJYx~m;}w;g!~3Lq`uhYq<pce-&#Nz9G|9WL!0}skLtxOxf5#I3
z`YzyLHg)vlnDe<|bNib4X;l}!79JB^^)BFV;?9N6?YG|RtqC^D-~YF4MRc<lPYvuW
zfT`luOkrU>92+Au`x}ivER^kzw^3J$ig@?HN<+nYbvVZ%*XkR$%-R}miXHmQFHmOm
zwp_eyeyZY+eO$U<Bv+Wrw><th!)`x&qNe%h`AU0RS_^dNYO<a>>$N^-MRvs9`>&UR
z7I{aVh@Bo=c5_MH-(R*uyo&ZA(Uz9_#uq>Sc=YPx;`W0|$4xvkKELi2IsT&N3RA+x
zrFSiKk7g8Y5k7Xtb%D-jiL?Dbb-Zt<WHm<Kb6vBTt*JC{$Fgfoo8`ki_{=VQTvnXh
z0qzT>%yd{Ex0lJd)MV{~%tM!!daqq3uIHJ%H^M&Ud))LMo!7D1hXt;JX1E*UKbzFf
zG)Qc!e82a5j@%j5x3dK2T{yckdiA7dZ94Nd{0+$b@!=sG_b#VcugUB?4{^Pj5Ps>&
zYn3{dIcq9Hnhckj?aIHkWu=qGLW>FwP?N>AA~>Rj|Lwzs=mifp9eln<e*e2qmboUT
zM}I7cKd3utm&Mh_qWVO8(@CEWzU`MZR+ASie%c-oDpj`DRxtIoTh<{%)la5x{NEpA
z+E{t;`-?vwObZv?l#P6KUxsV7U&7aE2l<uXue4njHgo@>ojZ?cR2nQPU;gc=%UZ*&
zEN|Gwl4f099WFiNm&A;xET=v;n5AyX4HIG%1RZRn%gD8zmHVG`b$1u1mWqLL&Uc<G
zhu<?+#BZAGut1Mle9AY8`v=>MYedRsW|SQixOzpWdcXRL)V8G4(+cZ%Sp5ES+21^3
zO8$+u@4F9AJ^5zdGRcFp-k-U0@OS3*nolRy)1R45?NwsbIKIN-Y-vc7A<qr-%eS4E
z{5{nESJ$VohV|^+z3fc+auOG>H#SsTvZizGyQ1;^&COyHmKzPyn>=3ghx17t5Q>;m
z9=1AcZJP6opSCeO3w~~hf7j+9xAtynM&I_tU4J8U&L5orDsTGw+DAeQt~Jbt3~C?P
z&+=h!H1}%@v4n%a)H|ds`F`{Neb!d!JVo7K&U*H9sV7Y7TG|?Gf@V7YPI#B;-@_2b
z*4Vu!;PfXyk7WU#XLFWxG8x`Z?V6S#lX-jLsf$;&endxSS0x9Xl4JVuFtqZ@iooqM
zQxkgP)A}#7-m-qb=Q5-ApYA2*A`-{@8-3I5Gd`8EOh3H-$nL~x7bV!fu1{i&U;F#r
z?)(pbzu*6Fu*}u1>hBk}`{FMx!=;jDJu<wZ#Q*ufQpcCDXuewe+Rx9<iawD3;W(qf
z$MM;H6Lv>=<IsLCSeJg0K!cGMznHps^ZWmOcW&s5dy3w_y5D)`7sJDAlryeuSu?{S
zt#l3#n`^Iu_!>o*^;ab>xBs1@8O)R3uruTAY>Ut4+1GTM|5a^%YZ#kb#O)VwD6)Lj
zjFWu(raZH`^Y@Ls_?ew7sxz&9HZN!A`NP2Zg!Q`nWrua?3u{Yum%U|rS|U)-G$DO;
zvhAH%cU6hU@~QSMx8x$;m^|5dTy8hFwypl(x7+V~SzhMSsrbztd?{GbpRdh(s_Daj
z8z-FKIe~S>Yn2*{buH&_swbTI$5F@lt&zPst|Q58YHq6N<lz3xZ6?~B%Y<!j9tU+g
z^FUKxN(xM!&J0YKdp~$AnDJm{jY^Mzl%C_w&?HcgWaq=(f6PB@U3f!r%`>iY|FlmV
zC)ni_u4DhmHFurD-y6=y3YNRSnY&ym?!k?WSre~{y!`vJ_wenqC0{GwUo5QQw21t;
zf+e}^rv96C2NV7OAIq8jgS-DS(?mbs1$u2^b<NUZHh0@YXO$n0J+=Gls?g~6qt$aW
z7r)7Wf1mBppQHB9brONw7u~k_qxDBDZwFV|n;RcvB|dF$*F4^2u)X!{vH+QHi=ZoB
zQ?wa5d=_71%=4P5u%YPbso(`~BH!gTu6!7l5xabT{lA}&Kh*wS`Te(;@%n3R;$7=j
z$5g&`RZtgf@boseim=E!Xb~2W;P=sh<<9Yh|6h#uMjd$fLR;c={mz1ihwfR#NqI%M
z{<KM-SNY862EQpk-_J8g%RP=CUA2EzICL&&QYXWkvi;4yxl+6axfQ8uGkp95YkS2Q
z*A;_@C4D0f&R}l+P|dJ=^@2)0uJ|qeiGnfVYs_LL_?S+$?>-W`zFNSmqVxvSF7V_4
zX#J9l!jvY>*0%KvyBwsL>iCn7Ub6b*9jsF5C$Xnl@6v<q6Aa}w|F+#(U}(p8ZeRN4
zsk63!|1yVh`OQ>;D+|||$HT_WA?7)_^DcPcozYvECNEs~H%K9m_wgU6j*QE*4jI&3
ztMmV!^`YaUxT9r|XL8QlMW9O{|3;WheA?PQvzARuUYe<*uP3zDCnqZ$w6Y2`<}l$F
zi@=hn=`8=N?A$qzy_@(ecF)DNv&`?Z{4crpS*Et<$Gg3P9I4hhYgK)oHmKL0(p)Z~
z({_`6_V0rce<m@zEm4Hj8XXRg1RBo%wfgdGnT)0cd-Ad>nLLZMr2EI-_bKo2NIU<M
zS#6JFaawk_W96Suk=<Flk1xmyo!QH>LBmu!I{Y%oB_H$|&m>8napQ7t5<2jCVvx?{
z^T)swE1<EQc!fXuH4WEq%<%Nn0xy#R>3E>taP!2!8NGLw-#l^TpGU?t!_Vj0H$8f8
za8P%)P?O<@9|Ey$W!oaZf16u*Y?m{OivqilMahf!?a%a<<m_pi5&O1HT0Ta4Dd$t^
z7`?@>4?ZoOC&OYQJyYiV$*)11d-_~le($-xEmwP<NSvmUl%G|rz?;WBEva`7)LI=a
z@nmsPILdiup6zYW#=NwjpPpuJn`>Pz#lpVnVa7xLyMKN>?%(p$?8Dl;&aD|250$*X
zclX}m3tKqy^Si|L^A>~}^GcZ*a2TZ6{rTX0c|)Re^8-$^DsiWGQgxYz@)I4;=5D_$
zHmR=aZQCmA9YSZOUHrP#F`~NqCFmYQkynEE>;ks<%rts-*8IN7y}}6xPfS$itvN9J
z`@QP(0T+%kr7@qkf7UKvXOQygf;0ck*A?5-D(3bUo_WLlzMQjh29L=Ev-!CipjM|t
znZSYSHI|1a{+}Qul`Q^@|M#1OwPvmkER#AI?%2r*uKj$`UEVbJ))qt1w(^>O&^~&(
zV2_ecCR3&MNX7LT7Z*MI@bGY3R2<g~o@DEa4+)zyFRNW%9j>pfur6}*v4n*iMCWO`
z9NxHRwbog?y=Bf<=RQlDb7f8B<(RskPoLeZes7w5tjDk)bolhk<@0%LzRlR0eO;>M
zkLlA>Q#Ut#+I-$FTjNLm%}qzY)gJGY{nqYubyeuuuh--A-_NwEELzYBIt{XBqJ)cv
zDbMxOR)=HLRYI15ZhPO9A}umWF!O9cMEm+*4tuRYGo6hU!k}qRj$=QBR&bT)mVbGB
zySxH4JbGMu+bv;6K@T~m%FoYCE8>^D{P2GN|GZXDuHGwoMuD$6<zKc<JT!w#TrWo}
zbX7|K{JLM6hkKho?0&y5J8%ErGSHc<l3bInoSRpEukzXAemkS@cZ&O8-rT%=rhWas
zwbM(3yk83`PYCSbz54FQ$H%#U50*ZbO*h@Mu1`?eO(IWZ!p-}BbFCzO+Gp4O{RM91
z76@Kly?)=TE@`fV;xPq{w)yw=>=aF@|M^rrc&V2tv-yn1qIV1zJ>JeR+V$>Ku(ogG
z>?V_%E71pk*#H08&yvjUQ4Lzhs@QOI>nrDWzP;+IEXf(Js~m-kw38E>zx~QlT;~Rg
z<R%8w?Ww1y`Ch&b8nTWlx#${pIC@ixr*rRzRiUfTY`q?r?aO^h<lCGBEvLCITv0nL
zI^pNf=kwPx{5Zs|ACWlqEocXI+2Us<Z*FYNWJwMaT^E~`sTsn4y_Z#`ZMJ!!z_M#I
z4w<wDsm&^!q91?noA#X?DbokNQl>`2>V8`e8T-1gc)F~?cXP+r*Vkvu*;dUE)eehz
zn_qQ(@85-N^O%fGul+GRPz4^gQLyHG@Ha+sbJq3er_TAQ6yD~1zfQOF=Bn4AWdi4I
zzuz&LA+@D+>P0#6bGPrV{O0NP;OF!C=BKCWa(|IKU&?kSnCZM_fg|LE4^}44jX&~0
zhXE}3dE;EIn8ZslP&?0qi>dzq-|Y)~OH6`HUU#|GhqQyHg^o;O5R2cg6SCsMyD0`s
z8_q7!2c0svvtKpjD(JwaYVe*H#`OZFT48H`oNg75`;oXk?`~YX<RS5m`If(<E1pgb
zUvt*z?d0YD^Yd(DcEnv=R{8AA%(Oc@3fsD0+^cxZoBeKM{(ZaXC(ZnJ1|4%U?kHK5
z%b!)MxG$OhXa8ln{MavE2ah&?V9w9m`Bdz6XY;m`CLa?lmtIk1n7k<b!NMoEu1Icl
zlj3JG_$<YJdEL8@8QOcz5~gjFS4-L*<YdrxS310BO4+)pmzWo4D=9FYbY$Q@q}3;9
zyGz|XzyB}OXZMILVMk`q7w&s0)F&-|qf*$HTVu(k%dEoU*8(~C^q%ikzf)KctK(k%
z$YXCt%j)o-C;bnwe%<loQ8(xk#R-3yFL7*|%AlnFu04FtpLfMm*Uoi(9Fg-!v}|h7
zp(#y?{|qAL*U!KE=ITBU6|2T2b0Zs%cQ6;&Zj-EQyq+{MCgXp4r{Dei`#mSC%>*6x
zmlv}}Os{aG!d?%Zhz$xcg0uberA+!4e7mly$F^jBs*n7wH3g*?uN#OzxY*5Nn|-01
zt!~1OtS#c8WeiKyLCXRzNX)Nz)S10tS$)gzCG|y84ICW|v9o0lELxo!9#eSKrDa9!
z+LD)-_6u>h?s4rFyUE-A{ztP#X7KNCZ+W-(2-Rv`KGJm0=#n>&j+1bAu)poqqDB0P
zRa+J`oc^%U=iw`_^WAP$xvyq{l7<R5WHO#-x~KHVgm;TitAY-Wd!okh`;o9ElRCry
z_x1n1-!Y~x{Qf2PjgV!FSIN<5Z@TZ6?h1P>rq{Z<`@P>@`@@03`#3rr{1iZL7wB0j
z*FOK;%p2Q3x|^NkJa3Sdd}BkR^VjR~^?(1lZ2a7L>%gN3L6aH36E0gy{7briY-6M;
zd^v~!D`aL};@rFEht{n#SSIzqk7>6|_|en)`~L{=Jg_$AXqX*zwy?S9VS|9>8~#5#
zG@kuWyr{Z&*#ocD49otxA96n6`om|M)0QoFK~1DN>ho(pO?!29bv{RVe%gEIpMN&6
z-{qQp>9K&#LZ&V4x0_$TyR`JQ1xw9~rjDHLidDCa4_+^ovuBF=aLl9N!-m8?-;S8@
zCeBE8TRht^+3kp|(-$>qAC_k-iSH9FvTt#-vomu-cRD%nsX=`IQKtW((&SkJJ@rR6
zwmdeF&*3^6l_|sKXLU0o^0zeW<C3l$-W>cfn*Q@_UQ3(j?a8>kEjKmc@ypwLtGEAr
zxBLAyM~#1#Pftx%zqT%R_WX+`n%dtNzWaN5neXc^*GPG#JMVt4`0&5B@FB}}y(3%o
zHdxP9Txh}jF30lb?(+2y(-RN1a4w77oc8RJxBk|@2`^qG_uF18_$V#x9Q^&|<>NZB
zyRNuBKb(HvZNg%P+Uv39k=wJsC>%Udvqk<{?U$s+=eh5fcbn(^P)sw+znAmx&u9PF
z-zyF@Fs7ZFqG`5D_HaOO2DnGrD59K@dUVPMua7s==bPHT-Ew(a!Tcot$iu!0Oc!qD
zS(dyANUY$uXm&E(Z3f!s^dNkj#CpY)52pg|o_$p-P-DOAVViW^uSebbQ4ZQQt5-|k
zdJ<#syF&EPWj_v2@!d6VH_tyX$Fg|M?5(l8%Vx66*IYR8eb>&9$E0(QzwmA1e#6Eu
zcSb&#?Q-3>TcF9J!&bqY|C}|yKjXap|2tgA_Pkub|KFzPc_}{_(`~(W6u*;PHEZF_
zm200d*`86k;aYXi2y}{oK;s-g$hw!`Z@Y?@PO3Fr{O9W0=<n4Pk1HhNt4xc3v0F(V
zV^92{ux<a2<+{R$g!`M?{yB0ux_*0qe}4YeRiRs*dzDvz->7$_c0c3g53e^m<Z7^d
zSaha2;LopbZ*P0=`}u5k_@Z~rXM(+Wm`u{8>}qz1hPn62NM87|sk~(BvED|j885PU
z_s!uA3yQ8kI=|*q=h@|_x2k$iyYaZGl}jpXv3cH;U&+Z55-Jv<D}#<+^X@fH<LCLU
zF#r9*DJ6PLN)s+~T0|PE`e;6wv5#$wK7WFA#|vN0hnsjO{ww<X;V^&c&P3Cnd*3nh
zI-Y3Pza(0~{M9Ze_IMIk{np*fYI8VkzTHSJ-}m{P_5ViS?_0mVzCOS8+K!9sa~1|I
z^?C~$raS&<i{$4$nybI>w6gp2;cyvf-_Q4oXYU;is$?!c+U2BCFDLc%L~mGZ>aF7~
z3~5`=JUZH)d-uX8=~)2*9LtVL%;%O)?K^H=_Qv3fTJo}k2f{boKJ%?u*2eU4PvvKy
znMSE^{v9~Tyv*mNk=g&%>-QN|e|xhr@M8qKFl%PbyECcNW7AH9&Xs6$DsuZb;qBR9
z%Ai$amObF*8_7LK-KPr3ZI%9hv7%2zFVNp9pX2?n$`u=nr0#N_7U&93oK+`m63}b$
zbd^Xn(+26k3~&4oZJv35b@=*;1-)0FY`q@0n`_%$`%lKKy>}nKVXXPQk9+@~Xi)#`
z|0kPEzaz{-ngaeX=LE{T$o#k_u)uCr<mP9u0vEg86<M|B)24QY!$yyHvPdnzc8&G!
zgLzD=y|*al-Q86>%O-BIuF+wu&GQ}|?T%hJ<0sFXgEd*xB=7AET3R39yyo+c$9>6y
z)%shH6ojXo{|Y|pB&ZkcBZIP6A2VhKIqXo`9@DwUvG~fR-wWFq_DKHoj&CWra_V-z
z&ViK$7hT15ABryv%Hb?Xl&xzJY2m-6B@$qG_pX4``S~ACR~y*}%UYGpI3dR)Ws-5=
zcK-gmj7*<W=DAnNpKkLuxGAxt;Nc;)ntvDM%=p6neuBCnpcTVi;AKC{L?SL+T9tcy
zTSU6aUfr1Fv%anD_ZGQwA8TLwAx}7b0cbsPS#jmZJBLdS=t(>}RlS^(JMaF~kI#yK
zN!$v)ye`)I^N+{<(pjhXbgq82e$OYb-IxA-czC$c`^qH84O;{cuJH6;!jgMW@5}SU
z1+|OX%&%<idB<JaZ@%7hvf4sr#|rM35iCU-jaOHP&*yqC6Mp#0lj(kQt!yVcw@ZH9
zka5T~=}1TTh6hD8tHahVOStwb;fVR_1sqQtz%@p1VIvdkw`sc3-@@M&KiJG;xg@3T
zWMD-b+ts`h=cBG}cP_Jv#yx2K`0dTj%Ln*3%w;?FXzKynJ=04MsLncQY+ho&RE0@t
zf)vYxZyOB74D6WqU$8gLx^m*V*`J2EU$0iL|CZ*k_=>{Be;Nx*PB7oU5e_;eT{!V^
z-GRcU)%#>Yx6AGp5Yjuo+r;~nv6kfr*_6ACZLf}kRvoPWY%AN}qFHqN-q-8#@{^z4
zsjz(ZpttPL`+dLj7Q~+6xMlRALEuF9HOA|zCi(YlqOPV!@TV#AUUv_;>6#j{HS6jc
z?GrrtJ{Oq$!p>Z3w{tu$vMsvK_a^6!cHPC?o!$*mkHh0CkIL9oTsRPR2Xw3XEw4T~
z+gk_R*EilgC^&cdv>EzxZ2Acr(K9q>u<=UC1o}yWnozzBb^E-X9z-@cSo12Lc)ED^
z&M!h@mh(In4fYzXEa1I-OtHN)az~QLjGY@9A|xxeMfM)uoxGrw|BO@H9?PS~&SyK~
zs^4z?R?T&*^78KT_cG2M#+%;n{XXxYmE`NBNzBcW3;yo0`Tb@y8~4pgd22vRKo8z%
z{dqV}apB~5i+}x>)eB!Y$2M_7bLs1AH<N!Q`09WBb!MjV*-uYTCu>O<KVZsfvtF!!
zXOflUW5%CKPoK6escTz#rBX-YPM`e#+`Y-iasqGm+yDEK_2+$gL;iC%kr{VOGj=@N
z^YvP^`p(ZGcQ4l}w>-Ar^LRN!PwU*^genU$xjFlaufO=$&(+B;UsJH>boaA=psr|v
zt{3B-19vVSC|&w>``HD-UnV)ZvWw42>TOwAHZ96)7Q2y@iumM9_U6Lr;{LW@LpB#b
z_q)6))jN1&lB;vR_7#b0VcXpYQqG>!`ozv;x^_+XvdRxqDZ9$vX6-!)+R#$=Q0w)B
z@BA?_x2pD*wpuTnz%%pkE>Od8!OJ_UU&5JV(r>+(7QH>sl;dBD_{mG+me&^D*j9O_
z<on(7=whd;xew21)(J#y?@4iXD}8mv^RlRsg7+`8<7*lg?*AOnInm6}IboJrZr1C>
z00pCGIy!rAvRr@tYQg#98b2l{!_Ox>x^&KcP)jZXPg+Op+45>(yPVX4S|dB1uaXbB
z{{Ne8SIHax-nlrD?>FCVjar_{>hreWBY2Ap)c-YqK6)%u?v~<lBh#E47h-BY9?gH$
ztz26gs$(s<beF1#JLi&BC(W25rhm|usz0-z^%vvrTSWpAr!J-!uTr0}>~E_)$5&_0
z0~eDH&$Qz5I@tMdd+a0YSx$z`H!qYf@cuI8h@|5>{e=xb&lsP-!C)@Jlc<**D`Ygq
zs<tHm?zXE{i3=4@Y*j0XJ@KAvx|;8-6utd_ipsNC1Acv<XLEC1{<fby1&2#@?o^BF
zMa-F}=Ha(sk^uX?k4iHp-`tei-5cgPdEZj+X;M2**gVp6+x6tT^zX;9{La&Ra&K+f
z$XI^P_Iu22^SbLF-CMlRxjx=k`#WY@>C2Avtmbcbs$Q>UGuCX(UdR`rF7_-saYmYg
zPs)Mklj4dR+aub}H-10xdeYpbyifIQ_wEvUI%~3M|DPjjUi^!1@c&tKr{$I0tNZ)w
zMY4V0tWvo1<Y4=sfJI+FwTj1WSeVuP`{~y1qEw9qA6ZYmlyZBvNL%yY<jZN@ol(ht
zpFdu=*vff5rnvViQ-HOP;;j8;4=0`bceyIw;$ZIU7#0@=Q;r9BH?k@}o%V_IK7Yt-
z)-8uNGC1A770|slGnuD%Ywo3=SJOC(^A{~w;feqq=Wn-fCF8S4ulLpdj`G#;P1CUH
zlmGwUD~GEq=e)MaX212jo#$O%Zl0UeEL?9;`1pI9H%G@4KI1#>()z!BpYoVqJ=htQ
z)o1#{`qa+QCC{ecN>R(YvbXb$z~%$9Q@1|gdCyl}^*gyq(0Jv`a~dDnS?`($dBkr_
zYK`6enB{4}_e)zQ{=58=f9|cce?LC_TfkB3zv#JTq@nIbm-nS&zumuD<bD15J#vle
z&b-4SSAzOxO8<NLEn(M-$<yPiURH6;zWHc+@BbMc$I|~dX1tc(b8zmQzt6u;dsrg5
zydq=ula`e4n;u*~(Bx%3_el1i($nIy@f<NrzW@9E{&sam{t9v9_u-IPj}viBJ=;7E
za_zgiR^iNs=U2qOzrKDxtLNoZj>NaTTNjC}Sb6Yih^?ripGKTPeWNVPS%noo3&UpK
z=e&|q^l@wW$3sn9x|eS7?A5xxXjALK!WDC$m5csu*ga)l!HZKnY^PdX$=ThjCMohJ
zGt9BLEg%!r8{Rzojq&wM0Y8ls4lr1U&8jGf<&C_sq>=j^=ya%TxldPu{cmba-SYM6
zBJ=4HefCN#WSYdqcC)qLU%#-W=$`ZK^uGC<=cPCXyJkJqT=Dt0Ma-je!<oJ_3=V=;
zd|pdww&&RqczAx#$&+203k}->EVvH^+tnNhz9h?Q_vZNH#`%YNyF-rc;MZY!w*SMS
z8U54U9sPbEF}k`sT>tQ^pXX;^b;&Jq>(1L0wf&tiWMXIzL#ua|)nQFljV(dJUhAEF
zwoF{w)a<0lBp=zU+dntplxwyKhv3o6daKel%-WcIJnCS@t1Bz7@icx7Xg*n`ap&Ob
zHqmQVWp6TAea|WEVldmHUH0_Z`T6<R7X)}bbIP5bP?zb;qp>1=ibdRV#_!XX>Ke3u
zu&MmSvMICafTZ7ci926go3wLh{#0)Gwp--I-dXusg)5gX-TS@#er-ByX5Y!*dp)f)
z#kaKcUSgXur;`7yf0L}hg)7Zm8d?+POq*lR^<#14`9`UVd-8u|GQSCCUED35vf<nP
zr|Q4vZBqI*LtB+4`46)UKXaMhfr!5PE&Gjr7OW`!d;NpjWOKEo!i?bZNArus>Q43@
z*7yCj&gKBC=#QzjE*g(q-t7McnY^EHgT*MQr64f2V3EL^G@<78ALkf1#Yv}xAIr9W
z^J&FW-gC>vOf5Fbm|j>YbXLE~*T89Na-7@aulJ76^vgTg`AlqK&V;>BGuHdQwb~w_
z8Sx=ilIzsMW9PDCbe@ZC{d{Nk4grIhMQ2NPSRKAQndhg$Yt1Hk>9awHrZDC0p7mh*
zZJT$KA3k(h+%M4Zzv01exn-tS57-&Q6$5shZ;k(WG=aOsa`Bo#jXt;NRnE}Se-{Uq
zNi!Mtc$*&SpZrpDp<&spLcho*UQM|dB4xB=-+;$V!PBH24IC}d(T2lj%f(EVyf2WK
z>s$vN4F@Y(qSTnb|L->!odbUqR9TWO4y|*T%=9k!V`BChXwwlqr2mjJ;bLN>&W9ZJ
z;I0onLGQT27=N?z$*h==KC|Z2gKz7TpZeTe{s^w4)A7K}AkZS!`y~<|eBOu(Ssi%}
z+RFX9Uv&TP2hv7s+rJ8=PAyeoT(_a^^z7OK7JCUfyFQ%-GN2JI@F-{tw6FcJ`MrP3
zujrGtPWDrCUd22;HTC+Um+x*~sp-p{mgoyx3FN>ssh^=H?0w6k*RQ7t^gR5WZzvZy
zw_xA@N$)?dM46kosKj7@>vTYP^OT4h_pcUgvx5{DF8=BmXbX2ctk1>r_}ACh{|$<s
zoS41y{7e3@$B^s<avh`K2^sL1il*yKqttCo=Zkx`u7e~daA+whFvWq}tOswbH8~O&
zr@3c7lPqk?uZ88s-VWF0esi<7bL0mb3UatB*z4~&AG*Wo<Ee6RC4SCa_S?rttII%Z
zoIsm?+yxt+%U0=6Vqg3}`@PM9#Twh~>=>C^7#Nurw#ij}zqHyzRDflQl17Xm<4=|l
zhro|qS{)iq8c&rx-YaOdbbRr6?;6FR>av8D!<DDy@4xhSdkQz@OuD<lbK9Tim1^(L
zRQ}E{GfzJ^$8x=U?A0&x&+M!HeW_kRqVbaG-b2TK{QCNOXV|)!n~p)#7rZ~%ydq@f
zB|#s5G0u%U+gn=ZOnMouGc9Lr)K;#u6BM22>|8T{{{6e*ah0jNrUXVO<^KBd!$v25
z-=Fof&GYkCoLUsS|K8r}^Jk{(-%mZEV_E!c&&_qQyRW97o1?kvl*g|0^YfzoZ9X2k
z_vYs2`=_R8UjF;&X!rct28o9fif1nA6W5KpBHADO&t)ddXPv-BM`q5oF281Y{b+2)
z<}Oifxv4uJp0fx$<ulW0>HeKPYac&&@ZkQ^zO^<JO*1YeNDFzpxVU6mma_$CvMFY-
z(}~=)Wb>ApH`=DESS#uuymNJ@!Q1=$|C>wn=O=xYotS@j*Vcb40vEd-J931@DyToz
zvw_8<fyLuM9Ftf0mhF3@rwf0!P@8aRg~+G#^JmXxnIcsE^wd<D&d|m~Qv?l{CO0)T
z>7CrT^UfU0;;Kh?lC~^PSG}6n$|c(8`BTz3?T@r~9eekp-VHU@7uWS?iFdt-)GYq=
z<YbZ3>nkfS7g?JB5}K%18Q}DOidLwWleo%9_OQwQ6LWulx$NH_Ev_BB?2PA0V-feY
z-qZEEpV*j~Y+0(+z44piOpP~QY1*YOhGlA(<Mvk7sz3IA<>sh)YzODhYgKQ!#r57O
zeSOMyz)D~Bxw2c&50_iq{QUV3JpShI`>D1i|NcI)t&e49?AU3|cqimoeDKa~JJ!9H
z`5Ci8hjRi0=MAL=C9dl?NN9iFG4a+T$4DumhNb3wUhz+!o}S*E;Az{_p~$?zLwt(j
zo*$38izoh&v8~#&$=3PQEYsJvn%_S>JlxaDCAv#OTztB)*lo5K&ifbM+>#kAe24Yf
zG#ls4tDud{X0^Y*>~o8+GT&ej-(vdRF()TyQ<$H|tM;WrVLN{_{GYMhQ$E0~Wc!lf
z<$hCLr};lWH`n#&wS>rj=ASlg&AV&mbFT2s|I7aNTPHkT<~uuY$`#4k#xvq}m+3z5
z64ka!TKi*p;@7=*_f~&z)s&RZtIG4XJrnxB_UGe%`%hZ0tIp0cEl+Mea5G@m*V&?n
zU#%@?{wcFk&1mOA&6ph@TCGZ7y=ho<H<WA7zhAF~C-0tlLHd!rkOCtJ6-;QjB)Zqh
z(5~!FgsV@*-X(lRNgqXoDjv3qPurS#Ij#4rULNbEC+qkB)4G0$o$J-==jY~X-&^S1
zzVy*IhME5=_W94Z`#-hl8SklVo^!%B`}P++bQ07kp1WYdKk-u!nctMFOtrSRIXC~)
zL3a5+&!3&0&A8};l-KHSuU4=3oBrw2w}Z{>tGlmS`p>g5->~NMywA_iw|B&>IiGy2
zr}Fq7|G8FM=RYZZeJ$5eXg+9-IL95sZwH%97nHobq^@xJxLTgftIcg2?;QO%{fe-+
z@sy96(c5w|Rh}R3m%pxiqv%bKuBy-3>zrL5gaW@URA6^n`L*$Wc<+;ArrFol)GzjF
z%4T}{mHlR6thVRhHeTs>d#b<ZnQeKguBTJ{{9G+(rD|dCtS(Ur8}S*x9q-CNbz{H2
zfFrNyl~Vkgcej>!PG)<!bbk7o)Jh*F6$cPHr?8;JHGRv|Pq`hFS{yG;RpMP25|qck
z>i5Rv<NJ71KR!ItDa@`p)3WySS@YwM?-&(5IT5I|eYvludET8J+Y=_<DSdKc;-{i@
zW{1}vR?-twYHpggvhwpY`;!Y#ELbotFg3Kx=-=<}@7HJD3*Ft=*chJJ*cX&~R`XTr
z*YDr=>w4|eXiEAhW0G;frC8F^EJomo@yh!e5zkNW)Oh8g6QI<6dgoWR)vqN#_D{2$
zdp6`){+$&O<*VnbKlMtCb&N^l645BQ7?t<KEjqzBUc2&CQqSzkPR}-#EIlClOw7Mw
zoyfC%_I}R>mN~8tFS~v{j!!pzwd$?LXN#b4*+s{Dxu+coU-;wI!rC*FLHpHsH5?vK
z*NeR+$@O@8fY0tuC7#o-7p@Lp&-P&BPwovo``U`G|Ni>goKrt`=4$oIJNs&X%iI6?
zaQOd&z(0MA%xq`cKUqq9<wvfmwG->wk^17o!ubb}I%-F3NLUgv@u^_#u^!3C3qFJ$
zJe?N0q;R9m<Kj=or|utosTeJL=+s}Xn)c}(k2(zfD&OsV9+t4@V)gfTf5l^*@9i&s
z-e>>p%g%_dz<1>Z6|!D=wnr}hle+eDaeVF9s|g<}84n)m_lV#2OF;71%i#TWf8Rbm
zHPxDt`+NBYv-6Ydw&mWw=ArX2V8-Xe=PM<C?POo8=<2g}{pEGByI-w|-o7rhq@=_z
zv9nG{dfwentlVOI8Y<U`vqp+k=<MG4|M&a-?^}NESG_LzPR*8yiRsbp=Jnen7Cbhe
z^IGit&(F`xk9%*a1kJ*~e{5U{PE0BeOnwRt|AS{==<)x<?d6woId%4g-3&ez%9o}b
zF`QO^DemA&N%0RC7CKKovfO;*woR$0%Rnb}C2?LguPoV^e7tX0z$dScOW}K~zA}Rb
z2AJ+gXMVo6HhSlR4{fWfJeLN%V%nB}{~kl0*uh7)yS{C6?A)tXy1?Pr!Kn}9JFm8H
z{ht4^*;nVjj(c?E!($hvrkyuh#3Qa7^~HQg-yepfzq@wMk&(A3SRf_x;nbr`jIMuI
z?5*{PeVP9C)m7aOO$jq^Z_j_;vi^&v#+ip3B>t=Yyf%BUPj0MwLDxZ33$9e_bGu?c
z@BE>hY!~{J)p5^;ihFaW-`E%<zQgUx<ZRxhKLlcQzAcy^5&G}V&CN#>boFlSD11D3
z!u{|fPyM((Gv0r{U$4(9Hf>kw>vu-aRm*hr?;i|ZHuY4y)4GFu-R2sV1~V08PI@2w
z=S5-c;R0ou`nivdE5M=3ClIh}QFug8B5O~Z(kAyHc8QG{TpS&jo_m-^M5wN6dDEHK
zx2^NF&c0LGIi?(~-fQ}Wp1s*<zC~64-`Xw96*XqF2l|z@n=hWPq8u?p+Lw3Pvu{r&
z-l;r#|5m{L@vfGr?Mu&jPt*Bn-IrRQVw`98DBt49ed&v?VJE#O_lqop)WQucGAav7
zj`HwbD?a_mH0z3mivC}ZSJQ+aEbwe#5fZ3)zxTVFv*tf$r^-di6MtNIG+9^iOGwLP
z7SRePP${G0z~l+`g~qW{3vYQ$K5$4!NP)3jrQrX++W3zj<?L#HL@YHp{kZf<&$S1u
z7AyA5xAyB!Rs$FI9?DE!;a|AIxoo2By6PwBd(U#Kx!L<$ctQS7=~(9-vm-WeJ^I)u
zYrSp?tCxVC{-ImPZ}cuZyl@f&=L81MC5DVkwX0f_a(<|v^GQDTrjNx#VJZiYwAq_r
zjf3~QnRH?w%(dz4UHe|X_Di7F*HdYbR)@{hhD)L^y&kR%pYd6VkzbABXvLnOF58M(
zbEH6~PH>PC{Gb)iB|4igQ|e)=Iix6sknfxvUUtPL8uoQ|avo7)id8M0&V8g1;+hE%
zH}NudPXGUQ`~7`yM7ut|ySsaJ$=h3{3zuXzPu~ks0U>vAGwSq(zI-}8e%?dTu8l_h
z(kq>>XFNF27;hQU*a~qdsD;$Pa;FPYA5K$k-8kn%n5XPsugU8Eb$2gX>G(r~ALO_P
zb}ZlC-;WO!>-yAHkQ>3N9bZvV;p}-;byv;LqQ<AEr`vOX@2c0F>9w)zTC@86nj+;p
z`eBl%Kd#bQ2GR~rj4BRHa&8J%R#yEwB2PDV89thoW?S(gVW+ZtUx=HON!gnl4`&qk
zE-`%?)hBJP7oU-lk^N&z$d-NE>gwvsjnmFZT;G&>y7a{E^ttDYK~*`VLRVlsuecya
z)5g!Rud9m-v_tpzbe+geuUomryHd{0u>{R`eP0*5TTDVkq(t)CgWpAx@-`I{UY?t4
z{cm2er=>8GQH@gsCRiK`=rgbC>EGCrByC^!XZF`uS8tmo9%?ywb94HB+tOE8{&DON
z%z1pQ*Y`oP%)Yw6zm_ks5T6*!V3K($rC8}hjl%S~(%^^&N7#ghcHsl3%BRmV&);Vk
zs&lL$`GaNkx10}4y{C8G*;{Syy|3oyIu>?z_h%<3KVP<a=b?NHc9DDA0&4Cbo3ufc
zOI%Op>p^z;o>#ZGzZZGQztDWi>FgWQVQZsI_x<*osx^0}Md73D#qRxe_Hh|934g?T
zz8Af_vom?k=L$dM$ctnFEhNxRyK*SAYoo?t_kKBD^Nb4%)-RZFZAazjv;&9R`5)_E
zdbB-ykxQrd-m0&&Y>S?pFsxXq`>k-oqWw9b<6fip*ZsW+Y70%Yum9%_D!MOBkE_a@
zrf~$cc)8~DDVx46E4gl_eW{mgP1&9;y!y-i`u}q+^Y85m4~#EAxnZ>u_e4mDfXN*?
zj7znTX|L-y4$@dT^U$F~QD!+e3asyl&D&M?w<>RQkWTLZuh-*mx-?Fm{y@q+@6Tk7
zZJIBIzt*IFc%jYX^{w1I@6HL<)S5?)%<Ngbl15Lwqr+Z;PP{y@Ds=TN?^%=VLg(^I
zo0;U?-SstV#_jXlv#;lU1-C41W`^#w)vTFY>^IwNZT{tDzUB|o9`e14sQU84@cO)6
zI?l)eSHt8LUeYDMc877v%S%tIHIDkem0Y!lLH(U*<ffEDjYrH=F7OnbJyG`h+FF@_
zEq{$tPkm8v?~~bH^z>Be-FbEL+j-U;tqb_Y>~eDYwiLO5Ba2suudjP>H9UUqwS~^@
zUpJ_9Z(7~Sv?u50rgh!o`tLR+AMdkT)%PSaKcMG%;_FP^=asvJHY_M#USof$R4ne!
zPxJdV!d)FEYxhVrhWqS|+M1Qf%*OMe^jp{Jv!0V2UI`a;X|u*~%N>%xp7&IQ>*M`T
zkD@0kxhh>1Nls4QJjbrqD&_aLw_lGu(n&ovO}Bbe?(J>a0*;S1>fG+|6Wo(<u<6|m
zu^GQZYH!b;XIZ?=WXhc?uai?d#J6T$z13Ux{IOrM`K_PPTSX-#B$^{mt~Q(=6Yym7
zWBHP=zrVl#y{cxJo_~Ya#?$eOmaun7UkiP?QsVJ%J^xc%=2#Z1*#_vJXqApyRd}HE
z-#u=DqAnE&rj<SpJA*9N&i?%Ty!fiX#mDSSG^TBHDgQHh2dDhwzzzRyh1eXq^b1tj
z@p!*6jc9o<t{?YD<`M7ql3Nb)ixms!HaP7M6nW@7+st(0#$`(^BV$<fR1areTeFip
z?0Lklpd~FzuO~EQ3m^E+SG_Udg6W@YsU>eGE_?UFZ?07+ZyWRJGc%3dm*x5A%mwup
zV|p0=F{ZR0yX!M8KJ4FSiAAc;Z9IjoT%ui|vkF^IoH%jl8&C9<<ATa=HA?z#fByb`
zzs>*M`G_@(_t=)MJ*{Bn_Rn*&8t;@VR_7-c|735!s~J}2{wp<7NP+RYl0o{pIpwaB
zQ$RO)M?Z;MT>dV@y7X1arG$?H`~NSUd)q2n8B}3C2UT>%QJXJviJUl-6et?bB$F<@
z^pe{~71tGynZI`hfx7Ok@7L|fcKQD1X7M(cc8^VqCTe~aJZ>Q$wzHaB>GUGk?p?Qn
z`%^)MyTVeIMeAHyAHR&86V#)6cWZX|>?zxxpZoe@(MJj6_UH4e-|etI-=3__DD)wQ
z>5*6C&CcV^uk!;6jB{^pS~_t@R!0-h|GTUI{{B9{DdOZ&A?d&8=32iFSsC<n!j9wx
zJ@0NQPJ11+)XVjN|BkYxuNvx%LJEz?6&bFtU`|U7==*r&b(U8TbH8!lmv!8)y*<zT
zU1-{Ua<Y2A|ND&_>xC2;g+6dF{Wv};^iS{WYioDMio^v@I_iGCYP!v4r=F9?f7^6t
zAN%m|@bLw@?T6M>vN-rPv3Mwia(2kC-Kw<Woc*5<hbvd!+SzTI_nOUd<AKQsr1Z>U
z_}W=K4xHxnn80#(!7D$R1svWL+YN5IZroe-HEUXrq_LgQMy97V+w$(-@^~cu|J&{S
zqi2h!e8|#`+A?87R{z!m9XoyHCNpqOXb|Aw;_5nd`siQ5<FR#ZHP6n?wdT-&?RV_`
z)czBT7B6PbIU4odq$;3h_4?S|W!#It<s7@C`(tk1kJI}5w>bUzx%EKOL9L}*4W9p<
zXO@2s<fvLshvjEVe|&hTWv1-B<NX$)KAHW;>mqvfRcvhb)WyWau<b~aY1mq6UpGUx
zYyO-Kq4Pk6WkW5?5vN`G_wD-s&E4AHvTS1O-X#&BW{54PO;WD!`GXd_^ED3ChpvnH
zS>WMuqO*~i-S5~Vg~$~m*0YUngHseJpcNRut1XDz_c`NeMC_tJKR^HPY;~%e5^{0|
za?4^ugFwJ8rA$ckVTll9p}fb^Wp~#_ZYtRAeT;E(L%7ffu5NHcB0Mg`Zx$%WfYKOf
zl*Np3srIdNUkz63m<Wl9U9(y0ZBZ@3=hx2Sq0q~5!Rr@)#-<<bto<GhEHV9{#zs<Q
zvJQt(v-gI3U-g*XU69J#3HMlB!d*-@pDkJH@m~AjKjenWrKt@&f)t7*ukY}<zWTs9
z&juEoSqyjC|Lxq9@{ylgZXyHc4n4;88zka)7A<|Sqww*)NmoksS>4@`jhAClQdZ{f
zmom*tsroYaS?wxwUdgFSXD@Dc7W$CIv}Mx2;-4oU$&1-2F$xvff{OmV6AN8H?Ux6N
zEGu~a6)VDJW0~R}dTlI!e@_b3Y0_KyI*zNa2Pse#Y&qWC+`K&O<D;YJD_wVNlQz#|
znPXA7XwH(CjI(PeF>vlMZ(JF?{M%u(qZcFJ+}`fL%I4au@)x`9f6aT9asQm2KF_r^
zk)OZ({r$Z*_{O(gVQZsWZ$)3fe*JshY_r^JyAIuXD{Fij<Y)cH-R1Ao_LjU1s{1~d
z(H&gvXSy5+c;Rx;_w(M=)6-sG%9zzz2I{t5eQ8+!^70GoiyIA_K~A0Hc|cp|*rR~E
zYa%!Iddyb3`^2Xqr<=v&z;6zR$g9`Zddt>sEq#4$<+U=e^&vSqIcddr|NQ)%eRWl+
zard0Enhy^gdBbM^__pSE-}wiOpeB#SL{RiP8S2ICC<s~ZH+P!%E0?yME|6V&ni!hy
zsTZ&dF1;~3k7v&#rQ%5{51z6-h?lv!IsN?3xP=na_2d7EtSf*1^z`)VpQ+Ekcs8(H
zYGRlsdiBtuLt8Ff2zYy_m3!9y{rkffI<c;;{{AlN;v(0}NgQv$Uhz1<$h6dZdY{8b
z@x4k~tzEw9OZXC!0zs*N!~6qpZf@S1b8}N>>ZvIglai9QoVWiUGg<nRW%09&4K5jv
zkN02ytR1#yg{!;!?fV;~r{399xjAfs1EX&7vold|Z*AS$$jqK~xQ+L+Rr$L$PtVQ{
zKkQw4>$Lv<HAjyg-Fb11MTn3Bqrdus5?BBE%kAtV@;Av^6fBsvB+f9=ZxV~gft4(4
z;`cT88`k*=<?%|JZE;ZCqVUW25RY{FWOe^*@sFA>{qfNI<@KRyzV@D)^z(l{x@}(?
zu+VARgb4zt&(1cNpE*6UVXDVhOTRf57j>@n#}@wc`)jb#P)LDsx=Mq*LM*t06VtfA
zTU5KuFKGH6DH##Y2@TQ04Nc2)Z*TK0pUuJHVW;&Zd;Q*Jvi5Z`)i0M$-_j>*z3c0p
zs}EjZUA>%@oju#S{9VW*m&*&C+h46y&Aq+t>e|-<ZNj>zc|alPq0F>v-3!rmBGP6#
z8B^5#=SfdmCKyxZ%%t+bmBnwa)zXLNZil(|m7U*J_4U=Qx3{-%J#oTg_v;;5pmY1P
zgnXUuxW2h7usA|HV#9)M6(5tTS8tF3C6^^q&<<8h#^=Np+d_WZY)k~@L;Za}7QHjJ
z$-if_+tO#YneXbTt*i1<x9*<QEhcjR;ei7Vx!>R2E$jc#Z~yNCXi3~!uc=yP*ApGV
zZq)_%_>Nj=X=zm)=@6XnF)Pa9rXJ^nhVMcXrk@ehi&+uv)6OF~NrfYjP1We=RPAt?
zAeG5ES6Ge0*Tt;dpJGw;<V1>l@yk!DwtSx^``fKlJ+6K8SOmB$JI4XkKU*kqc>4M;
zpoNTmOZ*a!tAUEa2ZBtoyUVVA_|!Jdwz|yLW_C+P_LUVA)vl!+3A`@A<>73T5c};g
zzkSB@b8{~%o7-HPFq`Ycr-g0eAGY*Lo4=Z<KCk{?W$yWTwjVc7)R2j<`?>U;onVla
z%WT8swl??aAAj0_Iy;SDR6ygp6+iuE9-p{Oz4)6ilga~D7Po%6wI|>8&YnMizL=cc
zI)6|-eXC1Ud&^Sq>94qoCn~vaNuO8gCT&x(!F<ufIi3wHF>@dp_1?y0_uL~FV)o_S
z+~imK`r6&6kFK{J23H*0)fL2w-Q$iG|K=<P6`^^)5Wg!=*rVU{_W6`6Yu8J$`!lIb
z&|`U^^f38dgp$FQyt}t_if$Put+QUMn{N8#?dNha_idnLvWsQPx)-~YpPT@N)d5$I
zE!o%eOxq?UJnY?KW&X=AT<D(N|B}}8phEr96bB}4k6GX5w9P$fRR2NtX2+J551l8q
z?cJ;m%4Q0niw*0tudS)HGBYzPjyl8ct#w@K+WT8|e}DP<cK@67`ta@N^JV0pO$HUQ
zj7zn5eb;#-^Y`WD<=$UkUVgrR(yhqWqaas+Bh;gTWlswzC{lLKQ3EAONc9II8`Pc^
zCTx(<>;!SZT^10-!3LaU`wj1{I9K)R%F0Knr>6YmW&HO3XfUJ*RB>e3FRl9i{{Hvr
zdXqGRm+gqzSrmJIzWsmI&3B^vat$Z$e12x;XSafaf+@OuKX|{z?yV|)Jz3p<+R0g_
z**P~irS@;nxcDgjkKAeQ-dj&kPv=fhJ>U>sdUg|+sMZ|Ux%<x;L0Txr92&6~wGVA&
zywQATXYu_BS0q2&VB?(7P%iM|#>U617Q6R{9h&qhc|%3(x(Ro8m+QZNc(`3V{ltWY
zzSDFf|Jjwi2vEIKGQZSJF!ESj*qb9wlDyI;86WnC8qc}w$#rY<QI|tIbMNoltCu8h
ze&mqczwGPlYNetzoX&@?4qtyypOKM~|6b+uxf^?>&F?YAh1&mqvpG>WdfT6s0SleP
z`(-SH^1i>j8~Xj--Dq!KcCQlaHM7EnS3lQX8?*D1plbbx2M4`m<U^nPfa>=HGg*w%
z&b*MVT4dCJdFr8=^77kUndbQ~2wLj3Xi8+l*)xf@w;7q)YIH%zTE1TWNiS~C4E}CT
z-PWgH$~7*PCrH|UJSLrA!*|rMQ84M+n#jFbS5|D~54$$|=clK;dzLQV?jYC`&ZDZY
zq2Zx(X<E|JuD@!}SM`7Ko1Dbt$C`TP>Z;Jo&4%CK-TfVHDQ}#1#`@Z0K3?A1UC!-%
z+Nlp!U+?+%_qYGVs?X2PzRsI_96ave!OP?o?$f*NCOFAdurMxV>3ZFAtG2c_+0c?(
z=UCzC>H76yz9JLz(>iKEV=kIAZDy^G-TlpPV)rC*Ny$iwu&cL01KQ{3SO$koZEoG7
z8^a>krL;CB$#7cL1_|>3qi_$=$#S+;XIdXw2Y<`EyGwUX<mP93J7(SyU-|<yM0h3Q
ze(m?W{hQOz*Lgov+I=Q|M$MOt?(ZA>_iLs5t(2IZ`C$gA)}7<yP`9L=NAgqa&*QgF
z#%{0_Qefm)Sun*RS}fUFbDM(Mud125H0qanPq)kMJ-8zKV9}S`uAVOYQop^qsUJCA
zm^Jv5S<a0MA)jJm4foakt<u}rBE4Jxj$+m{jX<XuFCFc$H7_)ZJ#xA`Iy89Y9~(T0
zesyK#=EJ*WM3b|XY}6TrJaU;n{d2j$uXcHw$J@S`g|!+-RMmZE7`Oz5OYk3eU{ZPT
zk7WVJ{b`XMlhiY>t_tNpX()HxbaL_5gY&<|TISu@@G#6-^2#!wnV0;ZdTV(-19k47
zpP2YK?D8_-?Xy0|e3kgOuW&<=y}`HNpib)MqNiSWb(1bGa*a*7^P%@%+YzNa;b)Z(
z*p!l9URruLMNs&T#S`P_AHjihsrkUq&(FJk=iB|g`sD?<Q8u9=S|C6ynJ28A*<kr2
zp@bj&=^>M6+EjkZ4#-PB^OQ?muO{*IG~M11$v;2DgkEpl*|Q_C<EX^7>pw!jmc6+V
zC|!4|eCeEv%d(VWgO47WCK|iuxKY~2xyPotv;F#dJ)S?{-zAIQ=Nfi5Hk|X>Y$_Sm
zlN-1Y+-jWT!jSKMeX@L-=iDnQvlT&oK~QZ5>Lm#<eX?U$dU59iXc+U;=Y#V+gZOvW
z&0#|-t{NtDJb3z$y+TOC|K$!)#{phmF>qF}GK$XbE9}|(sHk`ns3{8>ihCfyxK!IJ
z<YX-OeCzUcJC2A=y%PKUKq0921Jk^OkFitNzU0LP|KR1N+q^)P0FwSHmMN8U)`_eu
z&$Up3I#q#D$Ri(=HQpC4@%-Phc4lBwme(vb*-gkpY>e9#L3J3%^|sZMBpttYd%Q9W
z?_gF%^09|D$c)whF0GeOm0Pau`YV?C8*Iu+#er#^m&41hbyjwL-JleXD9R7qWKmL5
z^7{VjYWB1x=kjL1MGlA^=CG<@FSwNPOVB~;7{s|ayzH`zGfCgQyz0S$#;oOjbG0VN
zw0cd|l3g9K@sVNZJJ7T`=n~Gj<Nfmb<!^6o-E;8ZLGe`~D~nc?zrR;pTT>&qqG*!Z
zRrh~?e(Hy<jr!{G?#|Bq8LwybCnqH_3HDg+h}xR9{Ngv+;(1>U?``>FU-2QqW1^Dl
zxhJQmzn@mRZ}0QIGw1ItQ%*L$9(;UT#Lr*)4_+T&VBp>5>Eamj%Z`JSv-5zdMdQ!o
zt2V8i*|hlmBvtQuQ|;!}|NHs$h55N%_ES#oDS3G*eL|W>#D;{B#csWIpb6W_r>E<)
zZ_T>;>Ul#$L&j^X&bjmLYIlWHR8$<kySx1QzQV_D>w=bg&0QJ4|KGN2Yops$!;Z)8
zjF}u?|JRfySFU=_`IfzZH-g)0pvteITj0i?%3|mG`v12l-7;P>&$jxUo2B>5OH2I^
zvp(K^<Xh$EXQk7>P55?Vf?~6V=d`l7x7N<Ht^Ve1oPO>N@6$}rfPf3C6G7Jyd4+_8
zY?v}#ccYzE>8mY!oLadS<wU1U|F&dL4rt=L$z{5;qTPiho|AiTZcZ0>y*|k}{oHJI
z|9Lv<PgA0|<wP#`nQ3(Q_`;<=GmX@5Z_EAd{P0k#{)wIQ=iiU5j`WDuoH<`Pd8*x{
zTR9tFU0i&8&#uzfdEqsI_b)B;oh?5(>v`d4l_&GRC|ir%WqS5)0mpC0Oy21>JH>W<
z&RO;;``VhF-cN3C&tJbhrRc58wyLkMzImyw)L4^xdYY|b<)@iP(=$GTCN@vr+f(^@
z{*v62htFP~uNix?5Y*N4zJ2N3t*zP7%1>d*D-PUlVoW?g&vt9V-oLRy)oN=*HiC-u
z4a;qG@}>u#GfF=<XWq6``@dd`eyk!db~s?_{22K~E{C<WrUeAfyVZ3_<@llmXHIW{
ze$b6nKVm-dq<VMv^yuh3-{5!8;bx9S-~F<;x4!DniAd<(cDv~1i$5}w*?$g9vhe7e
z8dCdoYWOncjZaQZeQot@&I8XA8<US~^~l@*^No0y?p5{V#KcdltXn>6o0Pt~QpYW(
z^I}=bvydC!`y%plHIKbG9k00$R8jHnd#1J}baj}maqg`x`^5F*&a^M*Ono9T?G}f~
zCLRfc2ica#g}Wv#dhuwP>ze;!kB=!iTE9v;F+nljLo#{YKCgKpzmAH>^Gvk5W-a=7
z$qK`MaMnE#4Qj+hKYM+_W~!2!n1@EFsPOI3#h|Hh_T#%QDV_?Pt`{qIc81~O`|0QB
z=`K4Jv3ynkkty#lE_UC){+7tnle_9lN=h1bNbtznR5V4j9i7C{y1r{l^QLJpFD>={
zdGzbSUGsugB^2JvpF90VrPs6cJnfYmXPs6pn<Jwgx;|i`Q=rARj;(Pilhu5sG@dVV
zI3;uF(4krNKOVNrYpi~KT)zI#x+&F<I@P~<?d-Sv^}^ONe0D@wVNT$hGhK#vBAj@3
zy8h_?wDwix@>R7vrCXz2&TdRT&L^zBZ;P&e>#3a@XBO?~_F41rTCT<KJ&w(6x0mQ^
z9XqFX`Wv*!I&hRz;{P9En^S&SC%gok7ky<H=~%n1>_=bT#yn=OmGdKhxg2bK|1q#I
z(m^sdahm&e`+q-@r9<7nF8q|cG^x|aXQ!NL))kLTXU+7W|MoW~*lmj4S)|&&qxpdP
zH$@}efMxqbT8}*HJpSc>`rdBq4z0yO?$4IL@|blc;_b`$jb3lmoW3rN2{>|Sck=PR
zTN9!mgv)aNfA#9x?jmi$RMCGAET8`Bu;vlDx9F1Gv8kRSSsNd$lIGc*q~qEpu3xt<
z|Ng$qPa<A*rAEAp%1=8Q@$_cV(iNbV;fd`M{t_V<Q-Z4{qRgF+-k8O49@NNdVA(UX
z;o-ZClTUaB9&DCmTz#itiM#B~{Kv<7&7Ch^{o5hDT3kx%mx)fV@`p)x6E)^B2jp$s
zcsyLNJAY@<Q@_LKzq|jKXO??y%}uqboT>b=H{LO))virB`Cqd8so>vjxwoa9D{nQ{
z{ys5L*?py%im0kw)kpS#FJ=xeg|Ziz)%^Hi`1n|_G+#J}{12`F4BHtirm(oz{!HBy
zx8~ri*@ElDcNuAvUSU%WsQ1)Y{d{_&@^Rhj<6ZywRj=-s@-JGcap;5PwYA%3yq4<O
zz4OY>^7nCJ1{J4w*{xe!mps|B_?bn-&*TMH%JT2;`@1TAe(g8*DQme_|F5Zhn0s-N
z>)o8aES%fhg>KZ%wyWK>V_nao)05hl?u(fX>g6%oaThs1xxf}a+u&!?p`g2>r`~-y
za%;kJ#z)CIz0MQ$+1kwK9K5jb;3flTbzdRC_#*STOZb-snyU7ql}qN=tgMgg@jmCI
zncJBv*p<*DqxOv>Caz_2jYeX9cWKb8o7t>WH*M-%uPyX<<KC^=tr1#BlQeg4(YM=|
z^mdB-A5fQmmHC82_TVyeYkGv|Mj`EWdlsnWq=bK-TBv=!>*wd^`xD-|PsvDB7OOqX
zwI;oL|N1Qp*X(rL|1tEeSn})X@0Uy{{Hq(eDP^bnM2(Q6OLUH%p00m=am<QMpAM<@
zmC6@reAk^Cv$UvrNsMC~pX{%dldNZ5N_wMVI87Z~>wgGgx*)mf)Vr0RH(Tn@ESP6g
zx$dU$P6y4T43F?_Lf+Qp@Aib0s{LD&v~_D}nB3*>@9)=h9TWH;G~?A_xu?-z74;iD
zRoGtJxg2Z`G82FMT0aTg(Yuzq<~(mW)76qqD;Iy>T)yUHSr1c}D4+aJxgutU>67n1
z>)?N8b~I{@lEI2!kAf~Oa_u&Vj&C|ORa<^q(FV5phTD~opVT}S<TmH~RPNrYo0p~~
z=?MBhapMgAVtIC!>FViMru*jQ2~5h><&&Se{?4C{PdfUaUbY7RXzwcII=B%s)!X1M
z*q}E-(Esvz>0eXb&-PA6ZrCX>3Kg^*$X>tKEb@;0q%M^Q9@RSDNR6xqb}Ua$uC;NT
zcBR&BZkO^@_xIbB^p_+}&p{b`W#y>(^>Vp$Z>e}pf{C6POXW>3r`m^S>mntZQD!08
z1t)x1v*}vPV#PpPj>hERiLBDobRsX^+!&?fi)`sDmM5y^dorHCfAzTJ<j0ej_GqO{
z7vwsldi<m#a(hZeMPc>nQ%tc!OSw;Nh(8oF&$6|l<@1CMiI0jJTb=w?xCtJ6Q!4X1
zaqAiF^P#IkUUp1cyiQKqf9)}~PwDe2)23!QPn!^y8Y&Zaa`J^3C4Np$OV#I_4ywB~
z`M>_FDDd_6E`j<hLWduDtV@aTdEyy*ZOw!77Z)B@tKQ#PoGz=`Z<rQl6uH$uWs_vT
z%$I)~&Xmso?`gW$p^-_vaE<=<H7Qw~sS~{`tW=L{HO_Wb+uc$qTnTD%Op?^z*BK#g
zQSd-T)%>{pwBzzh$CFg2FP)Rq*1zN4I-TCX_A8fNT^XFt-dAcF_E%e@D6%N>WY26l
z!Q;o}rr8wVN$7OdF)F^X?c?L)`!$Vjo;~dj8np~poqnFPZ|jE-AK1LEtqflNRB1Br
z@zWDt<eo^Dow%^C<>Td44uiUwlueS}VXuomE2%E^n%d>CO-?*ozr%jhovkNQ-rw8%
zyGAwKyh6!bB7;qM@0x>N`gsOdo~He;Zr*ux2U}I-<6AFMd$X6F?#*6#x;J}`<n@^8
zlJi;juK6f=@#(R2_vzjob}|t?=V#~{+f`RZeoi)cym{5>-t!yMYL=DG{1|!tw!uE;
zU3Y%uy(oHYoou+zdDodAc`s9Y-_OxA-`D-it9=(keb4(fao2w6y^cIq9y49~e(la{
zpQ0C>?zzvgcg@G!3s3jn7m3Z&d9vvE)@!UknqAX(DP24*wQ>7boydj3C!aoxYdLmm
zW>uuJ%lr=0N=C^}z4#3Yj^?o)_7P{)qMkT9I!>Q*CL$?T|2L?!zV68;qvcbk#){1q
zw4An7e|?JYY_q?SDVrY7zs#djb#tnAc-e*4ACF(ZmewwMY`nJn=zIT^P4%Bnsw<Z$
z{*&0hdsocKZ8<kDd7L_#$2Y&TwJJ>G=e4!bue~cbOlMvDWz#XOnM&8(`sM!an^gbt
zsJL^9;=c#G>%*S7{cw%llXrJln9}4}r<7Mte;g$)n0o20&gqij))EaeDwfblej2#9
z*RuH8mnoYzJv}@7JJ%$Z`^I}jt~jS`;+HbXPztIwZhsr1*B~e;xOC#m=|{iUO%4n>
z{Ay0{)H{DdOcWFzw4LZRSX@=86Y-@>E4y#<IwwD`d0l_=3a<V(u6Ug*aousc^mX^?
ztIN**x9@$udb;Vl-Em=mk4etwk8OLOV|=yE@{FcfNz~dWyUX9N(`+qVyIE6G?7o$X
z(an4H|Nma}`0`JMWu@K`dCse<Mao;2>zVBnuZn#9d(r9872cZb!<L!u%dd)jT)kp?
z=*Evr*L>W2_35kXWnx)Eigl0w={`-V2Q9_x_A%ph?{b;G+F-8R1BTc(*2C9cvwmb>
z{jP5HsU+LRZ(g8Ad$iK@sR>hg_7@%wx%s4oQ(15Sz4=r1HU@1?yrim<vnKA^8t)Ta
zJG}a)ma#vKxSzrrDRbicn?A)$SF(;OnIGEvD)O1ZGSK2ZEvKJvC;s>SBx(BV!s$=^
p&}t0Soq+W-haY<hZ{vUVr^{Ea+LrcTfq{X6!PC{xWt~$(69DA#nnwTt

diff --git a/docs/_static/ESP32-S3-DevKitC-1_v2-annotated-photo.png b/docs/_static/ESP32-S3-DevKitC-1_v2-annotated-photo.png
index da3e27a714a0f13a2f6fda5c2d2dfd95658623b4..ce2b1ff61538d37d90332dcec6c6f4fcff9e18e9 100644
GIT binary patch
literal 375317
zcmeAS@N?(olHy`uVBq!ia0y~yV76soU_8&k#=yYHx2oj^1MAK^o-U3d6>)EB*%PLO
zUi)UOYpbXz;Pig4_{+V`tb(qtfesrI4|Xj|I=C*vkyTW{MewD^`@P@qReLZknP4^Z
zoBjFT&wnGuM9W=|p55I&v+}v__jz^aY`@FwKL6bL-^cH*4S(NTZ}~Hklj$eNui2L!
z?V3Ibelc%9aKEOaUX$HYhEJT|{o*3m^Pe<cwO{@D`8oGTi~rFZc0X*Bu6tB?I6pRg
zSIJ9Z8?X3xyWZa3e*NJ_TWf3U4)<?MuSe*J-3qk(+b*wLzsvRObR`WP9i3PPL8mX~
zYHDf|-FxIc>K>H7zLu-jpJ(;|Fu(nsbC25}9&WdPx<BvS9LwwMEG$n-UR+3=_<zp7
zb@BW66)tw`HS6FI(~UYZ-&)7Z!$U)<=|k1tFx%$i1+lZmE&pX(m%Z5$uz&A|L)`gC
zjvYH@|Leu#`Oj+q&HwmQ-!-79sA!6sCc~@s@|Jb)1XEw{k+=M%^W?>PhS%)xzFv>F
zcYm&DD`lRyC+_*9M~}LG)@uhX@o1W``2D}%`g_m!zi8zaFWd8FyZ!Iq@m&k-t2bSL
z^cxgR$8YUdd@(ILZ|1Sb)6U!dev>FS|L1Xi$@9t%&zqZ@H~;$f);er|?yW5^cO@O|
zIx4Ck_orvy>zZaZUNi5w>AKP1ZcJ2mKNZi#tXa0#{rv7P+qM7R+gbelr;XL?UmYDC
z-8M>Jc80HyyZ`Y;>C*Eb<Hd!9CRr9eIngLpKie#Knyh`@o-?)I?|%Q<t-tTbuKNKO
zwmv@IzrX$XkNdy>{QvT+-g&}=#qCdB`}X~AtbF<N^}5}8!S|;3%UW++zmH$WqTq=>
zuh+Hf_02N2*ZXB^zbU)V|1bRH#lACV&ItUyx-sYGCbNI%e`#}{`~Ua6OW(bp`5dRL
zH~cwYZ_DyY@XPhb55nCi^e>2KJs<x+*{<ndmCT=49ChYR?_Ss*FfaR}Zc+VAqHW(d
z#(gqh1?{TpImFi6_RU{b+rRr4ugmOdyoKlImM0uI?Ehfz_I5=T1BTjPwoRS)`wra-
z-E3HQs;Wo!tD;=x264W5XAUf?G`_I;z4MDJix_`>f88%0C)bv!Z_nR-z1guj{<ymQ
zzD`qZwZ~f%g*OzO%(40W#P-GpT}JI`=iK{mzjJzC=KJx(;^qr`eACxN?qi62xl+Qk
z&`NIqe*S4XGnkhj@6(I5O8hgu`QzCqb0hYAQ19C)yedSu`TTx~)}6)T3&YNOarAZ^
zc(=Fx!m5hEh*Q&@AG_&pth(ydQ}H~|XKuZS-M{nPx48f8?{$>d{~x(lOhi*?rd{f(
z{)hXyUjF}Z{C=;(_T#?YdeV#c%k>}HxN%EC!<1r4j*YidI2Q(_uxv8EyfOKA*p5AM
zH!NnJl{Qzr{q{-9n~05N_M0wEDl{}@ZQNsiBJb(vm=&Qbh0e|Cb>3zyt$TZ$b5;~v
z*!no;^;dbr{rI-M>pFhcW!LSuZU*y(Lk%wZSQ=PJEIl>V*{MdUORUearp9K|rnxuv
zR`XxFe5pf*yG-7uZ`<2V8<SsW?y!+lQD3?s<!6va;4T%joI4%m_y03ExAVD8oFUQk
zJB!EbQ}L~BYdLC*IL^)UJ#y`D<cWv1Vfune+XZ~Zl#a98Nr_2S$XWb2ebutgyvb?P
z9Elsx8TqcUr-$*$?XPAyw><Vqxqh3?4-LI#>B*-%C*Rmz#H=&Z&*oINu9&vdUAZqW
z>#R3b&Ye5C`pvt#6K4vQ4?K7MFSlLs^2yJ0el&b7S5%(N;^1JhCM+ebx-k8EUct`2
zAA~$ktMxduDVv5hy_^>I_J@tN+rF=yP0el!+J{@~Y~MYpHA}H9u81#h7Fa8_{#T(8
z=fUQH*`j~*_wh#Rnd`l=Zu<IU9)r`bw~Ee!C%%6yvbnOF|7P<=g=22NOJ6hcAHTG<
z&UVZ0&tVop=MEmOz8s{d)ZOx`n3=KB!0yIX3%zcIqsP{C-I?TcM6u+`8I`qRtKUyN
zp67B_?QUVk`!b(@i85?<|Mo2W_Wgdf?B4e~q_;|$IcIqZ#Z`Qh^qFThS>(Ob`Q3T$
z+xuh-U(41O{QAOa^X0_jACnsVPM<i^%x~8tGM(RSx2)X0!-q~rGv_GS6=_~`RGH{i
z+cLeM!Dspc!-*!+$CrHGdBRJrskWxA`TU2SKl{Hoo+uAy(Y)~dS?M;1?hN@%xqa<2
z@4r@RxV`<r8o~Q%v(JWE=dZ+{yP3Q3;Gy5SDjRl2e^2_=CjQZ3|L#J&cP3tLtqt3g
zel04k_<HqVgl&1(`pWCk|If#NQubzi&?TxZ7qvOf*Z5~o(VKdHCH?LN)ogZ?CKuXG
z*6~?V!OAi{G4-5ys8_V0Sg>pX%cA45-xUoX&Y5`9-`1AJZ@F;ca(|`C4fVfn9=x%;
zSo-**gQw5)s%_A**iml2@_g&|c-gMxc7CDCIGdVyc^-K~HZkE~0mUamtrkblir?Zf
z<H+c3-JdNZq#yQ5o$+G!!v!q<aZ9UJ%4+tUKlNMZS)J|l{||TDJgMRqeExM8@Ajw;
zhQH5L)th6IN^d({da_r^&8|5nUpc9^W<_hnzqVcF@0wIKVl8<5_TBf=n{8V!x9`;j
zmZzsfuXX=>dqR5deDnOc>4)3-!z<qJ{XS39H0uiU|FVy%elcQ>a^gps)b*xnaBZ3J
zh-ZeyL+M)~$0r^2o-lPL+wA5lb!G0duHKwiY>WmCQ(i9e6HKkH^b66Nc%b{iGLJV`
z*2${BKlo<8n1a?W1xq#V?_Xbbe!TDhn0rN&Wg!<Ii*SpXUEmxSn*)vsr{<skxQip$
zZu<RZ&FG$G&mxZ2GA)~a-<D<B-6VInvS|T_pFin4tzFYmeWX@u?bUXlSI0gb?NV$w
zuN9{wwQ=d{<jdD`Eou_@y+m|-tgG)d{3y{@^ZzC0$j3fO=-i@!921=*dwQ9r|9`xF
zrSp=v%8dIKB1^CD*LLlbE01Kk=~+8VVY&CU>1rZZcWLa-E|4%1T4BQJlPxCbxFj`r
z+vGDIsf=!p&jZ$UF8TUFMrpPa%i7r{&Bp@@&5GvO#oXVj9F}{-W9IvVKRSguZUiv<
zC~x|4=HcOZ*Q6Szwt538-r3g=-d?}I*ZI7C+e^dHkIG*=kId*1ReZJ2Zm&Vr6?2IX
z7n)<3Z*|-VQr%D^7p{=8&_aVziL2$|%j5E{5h)gIwm)r3Mb5LcJ^Hv@{@|0&`->es
zB!tc{Ule#zW6#&W6++F;$pRH?EJ~E*K0nh{O|QzFYUjp$qLpj=y$*$y8huk|7`^xO
z^7_sD<xjeOyqx0|MoT$ey-9C>#y>iA;dr=l`NKA~r4O7KnIp{WKUD0=xVJ&E?9FZO
z)h`!4G~!+v@#vWAO<h-Q*ST|D{TAQYQDG>Yz5R_-L4ttSr8%}GKMdy86ban>pCV#&
z(`D1WlfUOl{L!kp;;VOWf9~x-lkA&v`%J4db>5ti6+gfG=R28lvt#wff`0L4F)16J
zw&>XENgmF-aYsdm?;(@uuEUd>pKyx{JlLSDe%saU)RA3NUr%^fa`52KHqnj)EnC?w
z>a?TEU$iVeE%v}f_pouXxI#nN;x!k;)<z}$o_2RhxR+Sbro&=M7RP<B@k}|fm+N?{
z;F8YUYx(xgk~t(9mGP=;zErq&hh?_k;>g7YTQY7Oc+tJ}Nt4d3gJnUJOS&dM(uqjw
zOFH41H%UU!bY1Lz#<No9iV8{(m*nK%-lWHrTlU7jU_#PknIOF-N)|eY1X_BPE+6Hz
z|9*qvms#$FIg@%?jMWW){Jj1%huu+s^|d~Qd+$F!nb5J8V?$u)$7jcQr4%04*i75?
zvo&Dr=et5z&+q>w*W03SuKn>s7Y?3+gsZQ<YJ~4%;S%XQ@_K%4qsgnQ^F*~1EdOfX
z6_tx*FfY&R?F_DKYMzwxZ;_}*gaX^@GC9}NT812_N|OK0F|Bxcai7Kc%7kNYq9@Lh
zYpi}RvzTK?)4HyI{_|{hJ{OO#`KZvZe`|aG{u%DS_Xrm0DrGJGUi4$HPSYBZaJ}i1
zAE`|^u=L-A56}N!f448;OQXQ%qPuKca&FByQK+P&!Xo){<`NaHP(K}aj%luHr#rbK
z8H!j~B>!$Hc<EJ=dpkx<(Jbe#>qhs>l~=P^CT&tRbop(knZ8eBTZW;Fo13zcmQ<?O
zbm#BqvJHE`v)_<$Ss?t<<Y2RtQo!yi-kjU}SPPdw`tbL9y!3O!2961a*ZwbTys@cH
zHEdlRx3uNXpr2h2f|!mjme!5h>Uinr<&4Dg#A^XjbG^e4&Yj~Do93>-`Cy%#`NP#4
z?`OKSJ#cDry0F<<R@wB(%giZxzIoZ*tm%D=uf8p>>wjgs>__99{)X*&cdK@u<Fx#x
z{p3adJ&vFHitg8A#T?CoG=E-y!PjXX>3gUvv_pyG^5#uTlQ<coj98AHG+r(!BGVvJ
z^?{G+yt_;1!_xf%+UK+a6u6{c?%9@iQ)YJg8<)*(UoR|(lRXo?LqK=-mZS5SAG>UE
zyMI-=T<%6SL+~=6!#7)8l=TiP9}<{8tMi?C*<t_9&nHxLu=EAWY)L+EXSL*jRM*lx
z+dR{@qgy;D|Ipy~leyO|Yh6}&R^yDot(ljX_j=BMeCpt*r`|p1Zg08kDSyImqZ$9(
zTXFsq&#+(Mm|>VL_U0QyU3pOtZ$Wv#T*b4e<`doSs$c$ncRE|r!#g)4_E`(^+x`CZ
zKCW4asqXa-ou)Nk-sL*Aoe3)B(Up%{xU-B)P*hID#od7W_4aoPf7WvFakhM3vm%b^
zR8xl4isw!p8j0=CTh?fa$m-49UX#2xDzs;w5JRkql9yP&s=ytNO)Qsxe0ad{b>{J@
zy_3_=C%t|iKk@ep<`aT5zii)hZH<~bn}lB3MTv(OGSt$AF4!%(cu?16-S4_b=3k1J
zSm(aDvXl9lZe(BERc(dlYfu0ERqwg#`SAE}%d~s>%HMxkJm-sD*FIG}#je}?%kGKi
zMe?(+zdc~}uei|biSLt$VuKe?CyGqp({k<ZRV%%21!qSalgwG3EE`IMY}x14ZHiaU
zv3uY&@k0R9WI5BrnykuP3F?Qfg`!RQ<c{7oPJ8e(U4Hrc2TBv3@cc4J|7di?#a;1V
z4wJm*|JJ1DQ&w6!5*JxBw_W;Oexh<o()9hR@=yQ#6k%?tmRvP6WG$1@;X@N051laF
zG{KIqF=zRGp>rGeeEY;5u_bA3;Jr;-o+M})O_({aam9p!H}*AM6I3h%b=JmgWzn6r
zy=ksTzg~<8|DBt>`g^|`9_#-r^7noH9gh<I^}2zZcyvS5`DE;}1X7iCzGPXxHCx{t
zF!8d^;=lHB690Vn#ECg7$q4RmU$^P1`?u*66hlvHZV?EK^JiNXvht{ROvIKN*=g%z
zog26&9_ZVoT9EJ|_=(l5TOp4Qt!m8?c90C&l#<!CrnpV}XF(C$&K`m4msiaN-1G`B
z{o>->vQR;=?BSux&phV$FTFmI*P|7CreJm9r%s2$uSd^>=){|_|NUj((&%sF{D9BF
zFO2Qo&hK(;ZtjYz+PunceT!IUHolnQak#XIGwOoUnFaFVIs8X0yY__Nm-iHu>bQBo
zE@9oo8`D<qFFrmm#?~v@nQ!;TgeU1A`vpWDy3Z^B?^(Pj>UgT4hzG~Ai9Ir6=Ijnf
zCcI^>V?5^e@!40E;5k1z9wcambTa8{O<&!ie7x_Flu%BCeirW&727MGmN##jbl$yj
zhG9ve$VzLG;}cz7cedx5mmO<)pBB^;HNo%r_QKb*b}TJrw)uK#_7zdToSDYbHxJ)4
z^s2tK$Mu-Vxl@WpFZajP7yGxcv?rV@Pd0qETQXu_g52C^GJWUWj!!zq-ODJcEq-q4
ztV)gxUA$};`6n$5pXGS#_U-Kl*yHQE-+j01k6bNhwkZ7lj<?rd8<swcQF4{>G<2I`
zP<t_8{k+MCEl<oi+3OJ_D-tW_IIBS>;GlonrhY|%$fTrN{-=AIW*pDpl(nv%HtASX
zU+%4hueVCoVjeBb)ct?r$hDR*rDN_1krp!<?969>)`?qU;5WDT_}96&k`M3dT@kWP
z#x+{3wVFdPEA_;Q)~2K0i|X(1{&07Tq(=Bot>%RbUz8l~)ew;FJiqVPHHMWrt)FV9
zx9$rSVzc|obgTSbkNZ5yp8k84&4Hg7W_{NCW!JePdcE1SOD^jocT3Hy{lsZw@PV^P
z>!`9|S)0<&x6JGwI&oj#{a0A)FUa4^f3Eb~pVk`vue#4w`nFnhNF26XvO1>wSVuC;
z3;XcrJ9L^-g4hC2d$sS#oTc?nHT$?9Po-wrlh<<+CE_;yPx8{5wl2<B*0uLQ{mm~k
zbG{tWozwX!(T?eqlWN{(%?D0=D(O?TW2MrC&L^IJ_O{@2B<D#@4qm>;yG;rgP4(d7
z<aFhkds-oGz2T0Igrm>2+*+hIK0kfV<x%Hl4vuM-zO`;k&MkNvw$6+9&c)YqKEM7&
zvlPjmn)~wLJX`jjdEM4iJJjc;sWd*9<$0TOIpf61GX{ODoLsf1pK+e;XD*c;+9M?7
zz}+_~DlDfUK;hl%yRyn|{!g}wY!#{2x4$I4SpAICs?Yvng+jKLN%Blh9}|V2O~|=s
z@aBmSx9+@SyswOfP52^v1Wb0Vv%8ji!{wYt(~lOGUuJVG)*Acu`ndM}xS7baNaK{x
zE{CVlGG)hhpPHiIT>G2<(P{nti)MtFL}#6D+^Rk8L2=i?CX=($+cWwNh3k%#Zj}z0
zU*qY*E}?S!WMFI8@fi%urapgCW0rS~tzB}#-Tmq9op&d$*->}6L$1@iBm9lt>|}1m
ziy9f)ei~sbd8Aw{61p{7j=y{B|J0xPzze?u-j%wW+r>Udidn4O9Tar=gTwj0NvC@B
zZe(myf3$3y?}^T`BeK?2t0Ha|ss7Kf+oi)UxNeDnVk@KHu?I3D*X)j3_3TkCy`1R%
z_)$zqNa7B@xd*1{-u5^e*5>x;;;P8tqM6d#*Vh>PO>0_lut?|Ug;%DllAljodm`b*
zQD2s0BAo{(D!YF?nyy^v|KFW6Lz>Z!>91Uc$n{X|=Es^PZv5}vryo08@aT-6&fR&9
ziv4$+=P_>!*i!ZJsQTf;cW)%8?D+4=vL>p_Urfg#W*7VWy}#9VHeK;waBjXOYrp+>
zF19;2MY+Xwj~}`^+gHUoEJdMH(Mn0`B&(C*qs8BOa-_|2JfBSdyknk8@vWM!n9j;w
zvVY#*&g2#hwvf82HQjlqQ;+PWE?MJb&U^K5Ep_IY?sb`eeEu)-KPf3GEuT)Ds1CAx
z;B_Tj#qoa|uk^P`Mf>YHH%@n-@J6UhuJX!}$%dA$K}E$nW?JFlZ0u1pyxH74b?Tlw
ztPWq>!pzPuXqeq&RLa7p+`Q4!`u*C=8|=1CO76ON=H8j?@A5WI$IS#zhp%&T@esJS
zKCVxIEvnKm?QCSuB5vbp>y~Za#a~{c)gSwtU$I-^R`~~mY3Kh=nfOJA#a;BkX6LvA
z7t+}uetGeI$C<asoWI-lc(hG&lDuT-Eh_V&kvDnAn~k#Br;ZxTyWS%>;jT=a+O0bU
z>}i??r^?wTNLSzeYp`~2_lui*43(0*lHNR@uc)IXvUOGXvs2lkJ~M4NKd0CBA8ck{
z91|kY==5)iVaa#j+>O<z)!JGY{bxPKv~QC9XC;s4%lzlxyIa3-5$FCknb`75mXj6>
z_!iAfs8Mv?E_&?aN%w^}We=r3yQ+O%AkcE>6fc!$UFy<NX4y$so;RtUzPLoOc3Ez8
zL8GI)Wxc!KyhTNPPDi_@7R<S$rZxSagz2<}e>OC!71bqA-?l=iRODdmY{iwe>UZvJ
zm9?vTDq7LJXGMLi^Oqg}Gi%J=hOs=0@c1f!@x15KsWbc@FH}(L`z_ON_p!+^jY)G>
ztV__}zUF{xKc&1K57p)*+4!^dh`pSXsrkb6fuqd*&BBhFg(kZ<7q~Ch`q6Q*o1x3y
z{Og9+<k%fKrt_-Tadw{T{x)}Ay2`!gwy9nP@8+mH&sE<3Q{rquiqiXu=2Iq%D^CCY
zN8dc|)6-2Hmsm7Y5|_tq$h_;kdU6k+M<mw|#wAwS6&$V|i&$+mW}Ta3<yxD3IP01G
zj;H5Y*b|?>i@l;5HpjMHuCd2V#<J|zi$>qs=1P+mimw&FnR_rJXt7S2obN-e6}_w1
zo}ba`H2Zr)Wbw}*i~R#_R2Y`8cx|$VFSc4DJ-F{h?{<S-hpJPO-CEi&moNJ1zd%!K
z!HQO=o4FFZCYrtZf1zyF-7=+)#@Krsvu+9rO?8<o`u*NT*?lX53&b_Mrmelb(CO%>
z8Ma^D=OoY2ob#yWi2D5C_f{Y7aqA~sds8W6&MS9Mn`fuQ-GC{F9VKFVA8+E=#C}of
z^nyvDdM!$vmzFo0h^>gW`<o`7mo4aQ`R>@1t?2@9mI_NqdSq+ysGmz!JTtqsBwOR7
z=3Qso17GDgPf%O)`F~Yg=gX5{)RZo5Hu8OOysNv!Xl8^Hx8JX$?guizUh(7GH)C3+
zj&-BMyxn3?k6h%s86fv*^VHXdn$Idv$zPa}`p;VAlHjJ3_rk0WZ7PuwT51$mQ?$b~
zC*;HAWoM^Fw{6YdF4>%P_tev4FFJH2T932cX})gvV@lXsURAFtE*>r-zPal<CoX2=
ztG)Xm<;iSk%~k*Pi+{v__;No-Zuj?l)%$nqG^y46+u8AT)A7H}^S)hueTQGZ|A&li
z{+pI<bFD5-I(_VNbNmtZ{5@%6ht&M%c3mm%+_5@8e%7voXD+Axy82pwkwNY3n<Z9L
zpML%`;koag*9YC_ACptd@6g>6rrdW%bmh*|OigpvXhi013E?Qv6PdO8$?}tlPt<kA
zK234*i1J=kojXDOyOsH~<sKZ@`+n@+W1Rf&bCtEFulM~)JW)aB>Xov0gKl&_*z!eZ
z&&P+)d$zD=@(cg6`K9A^blRc3U$L^%A%|9&#~<9zeJvs4?5z%a;qUq%e)*gC|CC>J
zHv87~l1P?VF=PArJ*uYs^*?2U_6ZyFpE)#X=jk3t!GoN<)pZh^bEfQHpuzaz(gN{{
z>HMr3ZE?~{&aKZaD|OXvF1}BE?B62r!APL?%lspfU1}CDzjLsc6}2_Ux~>vaD&nyE
zne?eUWn+cv_oJOpq-Gw!G_z(x=ZPIB9?I1&xHo0tqJR(v&H42ji+=L_({uYKxbsl=
zp}9g+pZ)#x(}YD=+hfipsX5!LIOCQ$URqHTsWf9wmdi@!^Iu<crh9R{t9UT6Uh&oc
zlFu{bzunriY;N6tX-7+*r+a>$TOF|_K`%`=ru+K+ipJMpgE#c8UZQMQBP+khj^*Yz
zjXSl~{CmFrd%mMJan7-?*$;nCzjw^o-}VUWuD>&WUJg>T-q%-Iye#q6o!%LL-afDB
zU6xhUC7!?UAD5h*3Cs68cbUJwzH)@${@gL&vr>mV=bC+Zx$wuY&EE~bw!hzyce}2}
z{-3tZ$0N-r%32>j=D&A@eSTf1&>8WJ`|Cu1+5gc|>-i}ny)$4(%2Tr%n;MOK4>naU
ze6;jq!v5VKE*;oi@Il5P@sNa#*^9`K)j<bU%;oH+HVFA}b*7&wxOge`g@<$M!#}JH
zf?JaQ#;v(o6d^W6aG~APUlVt)>5(r>lDc`-0yJ{%)MR5Kn_GUT(!5Nr$2n(W#GTsn
zb2~Jmq*}Sf9eb-%H{_PHWnItquutYOHq&0@we?lVl7ks{mS|>OU3ZvsecFR9DpsYr
z{X0*a8CygNI4)dr%SV6i4WYER%j(`nX@qVP5i1tV{m@W-Fx1+mwS8gMRIQBr`wXw;
z*){~YZC@R_q<D@DgIaRJ<2GFhgIBgww1cN9ookw;+O@EvKl;Ph8z-;W^8Lyv{qQr~
z{=vjJ+Yk3<yyTI+duGlyh9mRs+u3K`KkajQRYkv2?w=d_Tkf*WuQ%g+zyC5{q2|m3
z9sLhElCC(-(T-L7di<&2>_vArMXkH^akt=?OAnSO?~q{mTmAVX`@tt>M{YD<nE%XB
z_{oLe&m8|8zi9L|>(q1kCw$hXvcdZwJnw$V@qDKIi@(i|7r8DzHAp{`QG9>*`Da#L
z9-fDf@ZUeVw}15(Z?)dkS6NvislK1?<X7m<y`y$@cJe**vp@Hk*!+F4dgt{|e<pb*
z7ul=FAK4^->~neBjEb~_-{U_Qv)wY!%l;?nS)s@obz@qo)%)4=-#?DoC;3mT#`C1x
zle05Ve2!TsabV}qOU84&ot^(3eR-z#=GDLN-@8p%nh<j7s_dox_H(tE>W^0cuT`o4
zH}ih)0{i-o|F`qcxL>$0^ZzHuDfbKOofkxIPRm{uvT{@Xkq*KBjPE=Czml`9@_Bku
zIse~`|J!GoX1{wB__=6*?5}NmuD>u=W<4`Gyyw>~i+@FYQM=1>gH!*-bLlC%KcA)_
ze=n*&f8Wn%k~VqQ(iPKBOi;}4lQe#2K9`?Wms?z~rq4a`?(FX`?(Y81()v5p&7t$H
zmSyov)B3O9_scj=@Ba0S)oXRw+OQY9<t_i+zgP45tYSEqjeU_`?e!K;;i}*BKbE`n
z9s4$2`Gr^GpZ!&_c1{1D%{cEK0HOtc%;wjh-wc|31kcg_l=)KbKEdeg=l=crET1f2
zyziDa-c-Z#RQW|dU*rCtA3j-X$UE-mZJcLY?N|3~X8Jwrf(H&ycfa5F`}SPx@@q*-
zo<W^Ls(!EYt_ok>zqk5(*yYkwmX|Lz)_o3Nxjts6QNI0$`mYfo7h*zfL%!UJR}L-R
zAZqaS{_IJUgjTNjk-dJenMwZA>c8t4R^QDlcXxAJ_U9YVx_hGan(QmPYGxXx&PcA?
z)5FF4ll#iGRiW9-yUu03bu(q#@=uv1<88*{W4*k88N@yW2M2Snxb*&DGrRUv*2!H9
zU(d_m|My$o-0$LsL098abDphDdb7Uf{r-4e?iPbk^{}sxl8^UIJ-d5d$=3@X-~0db
z7JRZ^Nq<4Sl?mg8c*T4FrOg`)=TAK;WA1*h>+^Iy)fH3rPgwr?$kcz;Ei$#|qDy~V
zvJ?Dw|48Mp<*)T?_x-O7|NTC`Yr%a}%g!w}Cw|6$k2@?LZ_Tl*t?|!&p1=16R4V`d
z{eJ(x=Co;b6YOS~W?%EI>Wt^B|M&Ab|HmIOUg5G%e?lL8K9woz5nft(cfD#>>QC?M
zf6SY|-miXkMpA6o`L!kQ>zD5jJ^OyG&HCR<PJhWc8(HP&{o&Na2Zm11|NeUQ^ZESx
z?&F{9kI1b1BKf~fAvEuMc>aEo1$CA>PhPP8`=<L(>qF(!EfW@Jr%a4}nXvAQm3>jk
z-v4v|**Wds{^`%szwLj13f4V&AzL^1OS-cA`+w#vv6>S;t^ZxD@S)#9pm-(szu@5J
z|AHL9iZgz$uk^NS`X{v`{$q5#dDE`%doF)J+_Le-?+1@7-W;r35xQFKm)!>oyWbyj
z-_7{^XyNgBhi>TG9lW;n^2d`mT<@fqiruaL_GnoW`#!m^lI3Ccjpgx`To*4IzNkFD
zcZOlDkT$z|!oNpfD>nR}JHz^IZq28!RXX$Rxy?&<izXf{>yb4VTl1|=*1G)1scCwx
ziSKLM6#eawboE(AY{`;+mvx(~czIoex%-*pr;ZjouAa2i=x)TG1UohVd7Wmtvo;A-
zndI$XYrf2Hc89Lc;%^$qcP8F7s`>kI_K(cBf@l5|%E(nMVBhwBS3~LR@P&bopY3Sg
z+W70vb$Ro91=@!q`!!mnx1Qm%f4kvv#g67lUU#~tYK#9n{ce|b+dt8mAG-xZW?a1+
z+H2S)of8^X#IIc~(xY{PH^@w9)@}jYyqA5&&(9}6+rztN{@gyFcjwX?eg4U{<y_md
z^XswKg=%{9ZgWQpEz`-~v2mKyotegW`c72kzs$U`$#^R7e<$Cglh)0>z3JN_#$dn5
z_OhV#BKw@vYP@Ipa^CjVzCT-jvCUMfPbS?~HtzYOvNJ0Tw6#LA&#e8JCu38`lj=Y1
z(9IvkD<U?tO_~(EvG#V^yH(Y5-g_T^_BZ|FKIiP<VABbz*<5a}8;(S2>Bz1>{xVqI
zB5zT{?EN+CN`h6qTrY&=_I*<}SNvRCmS?uB>-c-82~!HgVwC1d|1eRX)%0-vp3{G4
zS?c7zIb3V|{%N1pqNav<w$oe>?Obm>N4WCOz26V~N`)fRKb~o5pWw9Q=Z=HsQ)c%D
zU%vG5LG1TJ@%<|%?dDOhKmW_&*6~+|55$!#duv{Ka>~y9`+*XshcAE2DQ~D*W)N?&
z{j+uC$yE~Bl6!s}a8N0*&o(%IX?1b<wJD#If)7>Q+50IiufHTw+1sJ}R;cpA`<qhR
zBz_3quQ$4+@a06`-WlfKwBOY})eDU)kKTPw<G}N`Pu9Jcd&4g1u|#Bj9AEyuTK=L-
zLK9EPKD~M8z_Ljeao6_DwoKZw{<gAztf<~Dou(ZJugy8XbaKq6fUA|$K6<>ozMk9s
zyyeAxw{6$VoZDvJzPDj|T%~m4LqUn(S3TxfRkAeClRDL#DOvI6qWi~V%jK0UOjxob
zLsNvbt9=qKcXNxMdwB2P-;YP1A1<^n_gnpAmW%7J^S9rJ3Yx^`pT8U1<1^Lr$;2bK
zc$a<R{9hETH1TK<;~nq!&&rPSge~3li^)@GRpxTpdrv&_%&w&ePY;ktyxXc1_L@tv
zeU-$ddGDXBE4&uuG;1a2#NG9CexHsEjoT`<#eL@Y&yv#Ra&B{Nt0%hg>72`LlIz;#
z$$f3H>r4-pDeK#2e{wllthg-pNm<jS-0$DJ|N1kno9-I$-TK$gkQ0}Z8NPiktMCho
zzP10y7vFatKF1$6>qL7#`10;IgZ08W2Bo~Ww!A&yC3Cjm(+$O@<6YC^s~Dd@(%8qb
zaMIE42OE#iGf=wd+_3MckzVJTeG%(YEc)i2YPfyu(-e_vyH1{|!PkU;*a=JhjqJLy
zrF2fm=71|J;^v;3yE0=E7rWP;iiqdE{f4YsA?HJOImIk~K127{np{DbzF=0*P=6EA
zhM#igtEb)2w5wgypPu-aWi$WO-B(|-Nb_y}B+LJG|LG|c`&I>Tw11O-`Z;IE)@0>7
z|K9}o{CSf5*npd{?ukz1rX{geRl7pe-|cwZ=lSb(`KrGcx&Ck6|LyxGj!lzRg-mM=
zRwyXacFpYG^=gKk-46NJX1Nc4#ynVQ+_`Pr?-f&uxobCnU~Np&Iw0J5OD=v#K;jgw
zz!uT&%^NCzmzk`*-%zE*aoq3N!==@)7k+=O%`5QLEiCk;Di@Rc(NGqbt1~Z8Jp7&8
zQ!8oVst(6HZ2lIT(@cF_b%k~b25QZnc2??+R{zRZ>aQ*@&^ppI&*G$G)5oI6>n&cl
zUF+SL_g%0g#e1&s@<)PlvfZqopD%KJyK2q$xlO{y&o7F&`Dw@FbGtVr-cw20Y%rzE
z)$_`#V~36iz7L#V<h}p=^4zs|_ROx{l6^g|^MCO@mD;(x@8t3Q-#Y!@UY(|p<=PEX
z-h`YK7HW-+Rq>d6G`Xob`|gTq4B3^d{xx(>i?+yAbPe4T6768BZsRh;OMdmCBbsK5
zHR6|P)C;#(Z>;<*wk7-Sl=EqZi>5!Ho#d9p#~A%+ZD{+qH@}VhU6r|%9^P@?^Xt%J
zhv!Rwe0jTYjhOuvhP%FcfwrylwtqXYajo>mj|T*c92vrN<~#fCV?4OV>CG9XNk9Kh
z>wTr%ob>6)!`K|($*J2e*dLc#emJg1GH{Kxcn0^Och2d84?PZdvCg(kW9JgrJQw9;
zH^*Y;iCIN2UmV}(mL3uL`l|aorQ=pUN8Lor#UoetZNL4L>sir>|B5ey9R4rAuivfE
z$q?Ad<y#Ta=M&`aU_beR$?j#vH(Z>TYK7_ri-jdm3yeEH>CdZ+30qpVDnIPes!Z7=
zlcpUN%ROzq<6Et(JOQ^&GJ8Z{ZwuISH0h7F?uGZJ_q<n$w|iaHjo)%0XLi5$o{W3H
zU%j56B=Ne(D)L5*sHX};@oJWx2Gz%WST=+<ayeE<GGrQ`o-5f9*ty!O(<OoLe7bPt
zRITviZC|5Rvkl6h=>(S@JC^jS?}5){i6wbciy}6DRJecAC~b}K@^mYYQqDCI@$21E
zC%lYg2~e7HbaF;ON5GMjS_a-sqU?Vkg64Ajl<iI>g*BLnBrWfl(C}eHY{Myy@T9G)
z3dFYDIGE%)uP4W1=hC<t6Z?#o8lU9LdY9rNJW>0in50;zLs(l^>c#ysvu=Be>o02A
zY``a*!py^T<dl*As{X_75-QhM-DEhw$!t#V)d#Axuj$V2?%y{rZH=L5b71M8AlKxG
z6`j3{G(LrxMx1t4cJDQfS(BwAW_Q_5FLwVlrN~dc*BVTwcWH|1M+-)q<vK|yPB?h#
z=;S)7_LK6w#$rpkB4h9G+j?>HalaUYOUb|2)h=6fs{9@Ai<spqZ!-P<SY&J73e$0Q
z(q=sqeWdC3n#QTq<O&a;kzarP)rPPp(U0~eF9KX&swAGz*SNAizP@|cf<3?A?LKe!
z_siw?tCjvf-B2CLvhrUi*Uyzpx;4!`3m0wDa{T77*kbRh=0n*b3}H&1s%oB2RXbOH
zRXY~G)@-{7*L&;pvsgZQJ}-!^FrAaO_R=Yrg6m<r5dwczgf@rXomb<@H;FUhfd08B
z%P)PIT*U2OQP{U^m)0Y0OQF_PMHNQxWOkKgbRRj~F5qzZsm^aP*<?lsc}|_4(l=}N
zxE=l76!G2f>9MAcC1rDOC0_iq^oDDC=+l(CJ6puJo3H8g<c&YDC3JVj{1tC{#O-xs
z+V0urA9?uLe&UBEH*6|?d^@KS;3fV_UcJ5MaICphXHnaA_IovlS(3sJAM<B^XL_+t
z_TP$q|99UHxUnhKyLN8&?QL&^{^w8sT^-31xgsX?Y?!bpw|B{n2$efWH-#@#<vlGU
zt|fEy`NX|HTPDAeR1rVtr4?4GKQ(yTQ?;(J)w4f*V0v+3k7QpEXSSQ?$>$r(9*dcz
zm`)6EpQgEW<)P4HmJe;0o}O~#B=c^=x5rmr@mJ*FPFcG%S-odx_2*pM%75<3|273l
zi|HpCI@~Lt*dlz!X`^bl*zv+^OHVIK7IiqM6~B$+c=<fjfYiN_k+F5EmX;jqeliAW
zU!&je>Am;;PWx-A>(5I+nyB^sJsg%F*dwsUWPYgbYTMhAA<6!`)#umGd~~}jUG7ci
ziW!e8zP>%b;`=knlXa$jr<G2qP7YC4E_!0R`o?Oj=_h`d7d{fdte<rCRjFJ2jg<-A
z;@XWBRvVb!9lrc5G3C3T8~enQJts8eq)&cJy{V%X%_Dkx+N0#XD*~o{_4@vHvC_5$
zZcB@9ls{>4+|e_sc+JeUYCezEYVrl9pW9a^x9_&sI*+8sJc7MnIR5+B9@x*aV6L3~
zRkeM8^JHe3WT%&er@2}6$%*%G=6CUNR2Dop&wqL2;iR2={KF#lSIZk5*^znJEI9t^
zS<B3GH=q1d_!T;-cNN2)lAmlkQQM}?4?Qu*v~}N)dp6;%CF`FRMzUl+_+;oaQ=hkq
z**tbV#~Kc^bA=nlVj?nDtkhV#s=JWquE(?0dm?Tw4%xKt+^Ub$Z>zNlN1d2-!bmOa
z`l?3V+uI}!RV$b6TDUfUT}!O+wM`G?=O4FP820tuLY`vb&d88E6MH;vNFEP%*Wqte
zba`pJiEpX!BIUygiJCLr<@WIB*V~D$-*48FEb6#fO-9>_ZPUv3aNC{}KQHol`p&i#
z{wi&juIVH8U3q!^k!yLunF1k6)lEORZ~n-9r(+xCr}j0Kv#n#2uWo4Y^6tl6A*_0j
z-%Us;nfH13tmCPIM<z<xF6dmfX+c+|w0h7#LHp^N(bF0_7gR*1O?kiZ%jC96A#Za}
zJWxMryQfd(O>(}xwtCh>mz2<xbHpaywY-x3L||%`+?S78$ucLJl0UG#-}j5<p5#YU
z@33dnzR%xR#dvGm%NeV?Jp>M|o#Q3?d-f;h=5748$BN7L9IbY8ZoZMVxns+e!noe}
zWuG#(=;&?u>w9Qt%ASzTg0B~|1+nb%d3pLc`~H+At{cr%KV04v+~!adqWXrvZ>@E?
zG^fJe?Bvz{`n#7%@I5vtiL)|3AaMAqwO+r1-$VtIq$4dJ5%IpZ5=VY9`Ek@T6i!=Z
ze^QZmBin{Djb?oj#Z~`QR`=I61|EuQiwjvd|0Cb59k0(U330q}Y}Se_4vSYif4%sA
z%q_S(y3O@$Rj=l;dxuYy#~)0%wsiKdyW2ZveG?9n_+9;d>GBOVrxj=I$cvhoxMT16
zzddE_l3ns&UshL4sr_=S-g?@>uy347<sSYkKkd!5$>=&Bxk1P3kcOl+r{AvpBkb=J
z{`URdqt<=abkocFvnrEroN6fE@%~)&hok295|7<|%|ikL=BNY*ZFGJZ&w6M5v%;Ip
zPlp95#P-hh>2L|Xe)N=(_A}$yw4(L~on}Yo(0cPyy+CtUe%A%Z-cJ3h?A@2DA!-yf
z_u`Bd5_7DlH}uIyB`aDdyuDp}t|c|(WUPXZpUr78leqz_YEs1(opKC(waWVao4)?G
z`o2q3vk&a-JQcgENjE7ea?z!;8YKe9f8Da4FR}Fgl0w@ue@m@f3;3rooBLMjb1Kbb
zy%AsaFH>y#UdFYzN)~h^ug&HAvoSqRN%qwHWZhsX*GE>0F-y(W&(F$LX_+P=@!Lqr
zvf*7j$Ha>oz6RTWJP18<AyqKNw60}}wrxG%jAWCEOjo5!H+IZ5IP!AiiZz#~gntWo
z>7~6oW3}<@JBr+W9hcr*acK5BykL)CZ<NLXyCUytsv8f#uj-OwUv*8V^G#-ZFNZLb
ztWMoLr;kDh4Ema;UR<L(z4DVq&`kq_nU2>KLb;yJnDeA-%8$)E5Be0vPnsO7?P=qh
zq<taXG9hbn)|n}%o+Qa@-)?_&Sup-lvY0!6!c4!Te5ro^b3Ul%?cdA4Dtukb-`{+a
zDYslxrf_u~Txr_Jk^f>c|7N`krhW4aZYr#OpBpP6C)OeO*f((V>arLy$0BoARi~aW
zoeNf<SNiDCwf%C;{?3%US=(kLrzY@Qm1nfGdQYGD>Bi|^|25}VeaXIg+A(aNckK(2
zJxltmJU?$QefjK*cy7jxCsuC4W{*~uPct-gOL+B@<y<aH*z|L;21##JV(vdq6Z;a~
zF1-Blg)N@mJ@YJjYhT8wwJmFS@g~yP^GHw01@=uFbc%2HnJ2zHWT_$$S(3Bp^nS}r
z%SFOdES2Y7<qTrHn55eE_`$*2iq~JSe@Hlf?3e&2H}8>avTMwIzHPs_;YZDzj4wMj
z_dh(wdV1R8xS2^W>b<KM=Zh{2if;V3ecQnq{P(|nmH80SxnaWw<9d^2dff`r*0m9m
zZUKs+C-q&~WrEs_SUBcxTAHM3XQLq|?R<3grHNl$Bff6SogH=}VdCDSr^7aGjbvmx
zbX>#9>g$#s2Km!|VMkuJR3t056(96pIB7cDm7_0M#dkg^lT!7Xn)d&#wZZJYUfRWp
z2CE`;#Ma+wI;FZM<L2+UoLf8Oj-OjHJK^OPdG$@Y(NaZ5lLGhDl<GY=`tja9kEFnT
z8}IuWCKWs=KCgIYdYk#Z9}<7_*0#-=@asq3qjHxy+*3~)y7$XE-+t6;P*^TgH_J|N
z;rqR3-X)ZjsGia=t1dWtJ!J0k7q@r(Ww@4qvpegm*5h59T5qtcNF>+CwEVj2wK(VG
zrz;arZmeU`yzY1M`ziMC*3157Z2y<_)3NinR@J(UCNq{lLP`4F3RkCvMKf?U#>_pu
z`|hzzlk$_(&$m?sd)UnEvTl0q!1|)&nDK-i#lQ8AY)q(J-uHGx=IJ!0%UxbP$7L)^
zj+pG%h%%Yx`%`S@KYs2Tzb+}3ZFUX5csgnG;}4z5KMKDI=|pdw!z#2lW6CDZ-+UXI
zAG;oVx@u0VeyX<g*&rUnf*SAh_kJY4QSaHfH1UM7|0Ba=Z0+^mOy^z@xEy%eN%_I$
z@AusAOP`*>w5j_1(FHM@`pat0PdL}F6DKEi@Y3vwU$Wo45fnU`@s;6@*Sd^58w`I}
z=R0joGUVXh{^-F&i!JYOv6^qqX;^H1ZE?`tPZ66-roRlR^xt0QwyB`f>wUtKcmL(*
z*L*se{O{1Ff19Jy6of8sbz9O>tN7w(`uy7O<;o{!{1j0Xvb^LTbU&+NiPeHj-oN=|
zjKpUBd%ke~qyuW6jZ?0Mt`2>8C|2Tj=f#DKJ0|dXEbU(uz?aw-ED~z^>RO6&Nn6MY
z@g>E_e4{#ZIb#%;zU$=bc3K~8y*Tx$&y?H>_LY02%GCC<R-Y0S-m~}h#fb&S|F!7b
z{b9IY``c9f-U{^$37(n^hC>{0)OVL2>tNNc^s}48ufPAB)GgEe2Ki_AdjyU#T}}7k
zeVDzW;Afw3y6^IJJlBHWmWGF4PWfx$`|)gaxwLIb<3+yZ=9hFrx1>J#TeofdHlr)1
ztByVXvi?bv!8MPIZ<Z7){*{!CH8|7HQE#+le)XT{;p^k>+UN^?{dp-{@9*DDGE4Sx
z2feXeA{4kYDc{m4l(Rtm@5~iUtY<bki-~S$cv8@Es^}<J+4}Dn6DBmjNUrek2vtw6
z{1<eqT_fmAOr=j2ukQJO8~?>___3h9@wh9GX!^sC>GzfuJ^QU@ll+HYu+itQ>uvjk
z-T8HAmIYp^zS3O#i`V2L^Ti+uM*a9#GK<fx%GT?S`o8bqsnZfp#__zXuj$Nb4}J2&
z@bR&a)$fw#P2+ylv4r=2Ut(^KSR{YK#9LXWH@6gQKbhXKc<ajrJLFyEvzcapd>64(
z;AYN?cfmG&`DHins%=_ib?40X2?jq8_n%hkU^*9(BgQVim%~L-(INKt3U9ynv4`Ud
zmtWkP$e43uQiDj>YzD0?bzKei)t7fK$v@Gw%f9<GLs(?;I+GtvhdC{0uG)E;Yi7u;
zO%wVyd0x569d%%v;q(T^K&Ieti>Dp<dE8*rzf<ay%}OrK=1*JAP|mj2b2Hze43pA{
znXb;ocO^`J`NX@P(-F_?kzSxGuvLoVi>J`X@?8uwbNY5CeHAO(#I#3D#=i7gkMqL$
z?Q*ZWXKsF`^zM!2oRm)<T(`@^)&$Ex=X<yCy)w5UJHPFJDZ9E_js3-E<jPmbTmL`%
zY~!b=r{yCzCb??=f423s(u?JukLxblzAJluci+avc4nvcCx(Z;t}VB?SM%7G??&@)
zdAXMIc$prjrCvoF&z)3#x7^^<<L_tlndK{`_`mF8J!@V1Y?c?F<pW0^`EOd<*Y@Z9
z5#&Cry-LyfCl~k0PM&8!b97rze^&@dEjjV+Tv{`CYnIQECXUS?*Vh>T)wz7**!RwE
zl?hu9ELg^rrzfeg;@Q<rI}VxtiI<3FIQmJX@XFa;L3MNHTsiOF`&@GuyUIBYtE0{H
zB$EWfRdyNN3fJ~*;&#}4P4+^Uq)(vhsRB+_^;7)|{-=EgZ>7=}zq4PbE|TSEe96xJ
zfg+*)c0WYaCvyw5HqDd%!gIZkDWFC7+`ZcG!JGf+ZWKA^@G8OVbbyFb*Ofoa!fyNK
z8eDA&TXe!x-}d94kIP@&oRP3bBQB7M(dYDAE_P8Beano%v`dRZ_Ol)}wt2(vxb~R#
zmTyZ+bml3uTmQVn&=o8mUL>k+y!S=VUp>tO|37W^Nn6WsThmQ)r{PKYw9NT2>n%^-
z+&b%7NZUhA&JMFQ`LC}oa+YRpRa2d#uE<)rP+vlyZ$*xhYTmRwy~u56+MlV({XhH6
z@b3D%BL7l9-tS#d(iY&hvEoPal0VaUS1pd*JT1cW{=%@Ik9M3eoxkz^`Ge8x?V1JW
z*Ei0s?tAFH?&kTwi6&xs7G3$r>e_Z!@h7DIn5N@*kFU9%=WufWo%0?|qUn?7WE?G>
z`S<s?$IFjO|L9RSsQQs`CZcf4wObK)ZofCYb7!&buCl#?+rQT_#MgdQ{I>D(HS72F
zC)t|g6Yu@`De?Vpj?b@$+C4wNi2B4A_T+LedvNaF-wO+>B*Qk>v$a1Gn&99a$YEP!
zH1D;odGeL;_>I*!{CK3TB!u_>;b|8#ws^+>;mPCg8xuKxKi$}$J-g35>6gE@K{Lza
z)TNa_1LMk^!us{S9XO_)o&Rt5!x!$)^8fz5%fHR|oM`9<fvl@54!CX!DZ9Gr<Uf1+
zMatG+&2q0uJZwF+AZ4Y|nj8Q4-tAbuf2GR(b>6W$G4)MpxgymEEpM=|;4%(+J;Tmr
zZS;1tzYllasgQoRuheMey*~dJAK5R*<Xv5;_-tK&y6f*lZJ(xU2W*Kb{1wv}^GKs@
zQ|hS)lh3O!;IOXTnti|VwZq9bHS(Q&=4QvvY(35^o_hI%M(8@OVv(kg7p31nIBOoC
zwqd)Cv#<Gshx_&xJpO7fv{U;=*%qVId1i;%<8>bza}^vlop#snmC=-`eoRUK3szdc
z3NG9pIX(4XbL6}Qea|MIF51uf_Wy(L_j?z-x34mfy83W_>VEU$4Uc}S>)X!#JyWf;
z_*+Xe({h`-KYx<5KIDYxUS{3A?`6`eEB>lSXEpy!4R-HOVf~%+IbZI#!HdYH8OzSk
z{IGRpQ2c(ca-DfM?%vt{Ao_o;<_!CJ`?dERsrOc^O<r|s`a(|AH-&wj->+&_Gl%)@
zI@pu^?nmLy_sM$qj|j@oJip3nzk__l%za)yf;xW_n|7{Ge7kPOm(1`wzr!2U@15G)
zKkdz;_xpdI=34zfkL7Rh_R1$okKcd4f4_IZ{`(^TZYrMw&B*Tm37V1BcYd(FXv$}`
z*~S|U40LsM_xR7ZdmQ3jeP>5u?YB2Kga1yS&$o+Vr}eh_mr}WP*Z981|N8sB;Gh0e
zh5g3U#07uZ6h1n#`^)<H{dLJKDsS&x`&OmsabJ}2-&%#m>vqTRZJD=T$mEvhzsLRd
z_onqP&{jCS=fJmmF{eM<f7$<j{XFKNa{b3id)^DR|9#Y2KUw}?5Z|xa2Oi|x_SCTa
zU3+oymAQW&=kqp#Ig`&j))#+yqO2kBSYOTY=Pdh)y<4N)&)9!boWS4spM~kC+nsu*
zt$(UNDSj|!`6Q_^U*wbGhj<5t`Hla$A3VK3i@&jk?bPzd8je5W0zc-bE!eaAP1C|(
zYd>o&JI^hq^J2->GSMB^ze|~By$So(eCq9rqVBMh`MX{&i@eqR_0wtn{j0LCNZaLK
zo$ft<eRdna{6CTYhyRp*T7@t5n)>%v!SY9ce*KGXH}m_Dv1Ff;){OrLnE898tjluZ
zug(b9pJe@h&*$G(rLS_rXDa;PY$A4b`uS=<=|5W<A6<*ipS$P_U+m)7`qMoZl;_^x
zx3^DTu4=lMKx|e2EZ#3KE+)TvI`3oj=Urm;|L3PI@SgZ4T~2XR@Nz%yKSvh5-(CKG
z-9+(&|J*pN%u8NexUSd!2jsvbHos<Xmpu6I@9)(y@BYPGsXx1z|1VE?v0HDI!~eRM
zRde^>iMX=uR6PHu>FYk)U;eN6zud6@zg%fL7e9ZxnSay{mJ?6!ea%kZJ+1!t{ImtD
z+bldk{a>i&{%X$D?bX*pn_u7maPTM37jqY{e-qZpa{N(azPc{9x_z71s))8%#jCT^
zl9G~oCK+B|7kfM8Rg~HKH~+ogKHPKN-PKh!d`-m13BNd=ZJq!3mEHT#5o=U7SABg|
z{l)KUW5l+c$l1@%&R#$5=j1ta&bYg(W(#lmc9ZK$U3~KKKH06QkEd&gzk9LNcIBVs
z%U|oKc1|qsTa_HRE$3$Pr)m?kyg#Rd*n@iY*VjME@6e2RQ8#nazj>YYA~RpsHm$y=
zdZ*;=t<t=E>A$TP{JZsA@A><`x4!<La=&hJ;}etLv%^otrLmg53;FZ^<qNNL@y|b`
zQ=h4x+jE`Uu}*2)-#6tZe;dN9cK^S*{chRq{`)nb&+aX{^7PE>nY;XWRG#hJvZ3p~
z;kk3?_=1jK-E-pNkI<+)|9iAk<no^WKl)fa*xXOX{*%G!>v1|ixwrqbaSy$+ZNs+r
zlO&DP?!0N|oT*;&<iteg$^!Ej|Ly<8#+SN%|2@0=-y!XiTlU}LWu8BM_cdRC!iQDS
z+uv<7zgO{?^_^5)-OH_4SB2i*oqK!Ru0vD1STue--2W^{Eoh-MYkb}M{_>aB|Igj8
zpWOJVtnRCD#XZiS+ofY(rM#Nuz5cxSo+PW-$=~NlI6Ma>lk0)!tLOf5eqH|m;rqB1
zFQ%M(deyG-^{05n&o2b`cmMeFSR;1XpLF~BXJJoH%g<SS>T=VW%f9uW`%a#>nO<gn
z=C_J{j^6*0;&0{sw(o!ci86Tq`SYcQs*-rCcc*KwTShAUPkCloe1?0)pY!#)EdNgO
z3jL2d5w~~ybK?tFn{)q7{?D#3;k?6tW{-38A6;!e5SqSV$BxUrHzGBSFU-5w{?|<S
zZrtyU8#*GwW}mY?ClkM4=R)FEah+QWrrI-1m^V*KIN|(@SEn~d_|NyYKGRgyDj}^Q
zB`Ya(a-NOr9LsCM&(EoEuG)K7Na)EbDM6{ApGi^6%<pDO&z(C@G<$P3_wgfcsx546
ztncoWACh{&aYiFn$?UbyAJ+7b5!KAA^%wuX$?fQTW9`XW!@Dm#IlS}bgoR(<+Wx;H
z=HUz@YhfY%8;g~cWmJ=M^`Gs~4?B5^XU?wo1%K{cQcX&7YO?XQ+2<1;k&*cQ)79VK
zHZ?bHP2B6WJyPdjAfI>Dtxk*k8{6jG>c8KAD{5QG#1D^-Hgo;l!<XHs{%Y@!BToXV
zezbZYu{ve>M$`2Ca<_AHZObcPF6&)yEh8kead}C>A8WJli`|o#=l);mef-$W)z{ze
z%lNo+uk7t<RcW{0@OJ0y+c4+JmJ<K1t3n@Vg>b$Qk`xX8_hDhP<>lw^El-)vn&u}f
z?LI|cI?_bf^xoIUJ<KOL(}jg^Z_l2xv+M3QxmTBWIklZGPCGN>>Au-krkt~lvQu9?
zW{z&#)K_{S`mp$%*QL?o$FIyh-OMG*!@2MEH>n)gD2d<wOXbg;_+Y^Jm?g?gFJ$qp
zlRvoJPaUsXe%^9d>)RZ!E9(TMFK+S-+_v)blRdw#C5a_(-ta$G(fip=mu#c#22mY>
zh5wqS?bw{IYZ?(&dA@P6)|M07m@NOC{=eC0U-Q`vXJ=;J?|1GRuM52`tsQF{wBO2q
z-z%OkKQ8O9>+kJ6V(f3zC%L9Rc5?1TJGqaq_}AXv=C*fM=tIv`<H%`e=6pF=EazRJ
zdS<4%`1<`H=Dh5>w8*u1&)0wIJ9bu=$Jo^K>CU>EuDJK-hcuOh!*SpAQ)_pX->(on
zUM}ab>*&dEroyvRb{~%1znfv6%omR6%V$hjuRqs`I2W~)&&KYBqKazO#;ntfN8}^^
zTs?I5qzyk$WhRGEM9SUMY4Y#)*bBYgU2^oD?CpzRe@REM6j(|J&3zHNDT#TH#T(n6
zwAmMV%6@)gTb}f^YpL$y?(hSbmP%h-RH`lV$?EWT6}78E%)b9KYwtdvU(KW`8MY>B
zw^X6~b^hWg@8sisx;fb&<ow>-v_FuzZEO8~&Y>wQxubby|8NvFMQBufUzkxI_GoYV
zq=*g4znp5m9emwkT{&y(yG6TmB21-!_wO!j+B;b*T)Jm%@wCS=1rY~kUVgs1#a$$6
z<w>O*JN3CE)q`c0^XGNl++(hpc6HZViT`IcVmx-8xL+oIXUA88ur;^3X5Y+HJR8Z(
zd3*bYWAT?Cb%)El)^yG0U4JY2xT2BM2J!50{S~{uPguX|{Np3c{Cy57yCtqXzjMs)
zV~KEB$ML>e@e9jp^=0nuV027ujoedb{LB7|+~w)Dog$Z)wO`ddsjg*I_3BHNm|e=$
z$ZL`5hCZA8^VUZ7YsG&0{9)pKQB~$xS*`tD{(E2XOgX&Zlcd?LUoQ^#M`&E><^7z#
znK8LVDJSRsUV-oSKMcZjqI!CFpI6qlJ!i5#YFCows?fC^-|tmV*NvL{Bkhj)n(wci
zUruTb+#I9XGkZr<ty#o_38rbweg6t>zki9@c;7#%=fR;pUzCdamL#5EXR8rs!Bd>>
zd;F+~*q-P5!TV*~XYVR)`kW-RO)hD_+O?GOjW-IC{%GDQyFGW!1xvp6KDomaCn{fD
zP@<x9ch}<N?{XCnH?kY1pVVu)!KA5sIAC{~?3+aWRkqcBO6kW7h1$54-RiPlJv%3J
z<NAWvUshh8VO*`Y`if0^fmqI-|NkO$E|+(yhOE^H++(5@wx+4IIPKw;PT@C~ggZFz
z`yX5qxHvJj_Q(0^I~|;t!&hak$}|kzR9HM^Wt{N+O~Or4jCr@}IG&!G>V9+6Q-hoj
z!8i7PSMZ)8pVa)ErRPT#&!*Sc54S(w@5=RBsVz`rif;HpfzMs0uP02Mb~0~yn9p28
z{^ogdXR7wxykYXDQl=xloi(oX(TBJzYi<k7)T!T>^;FVGGTXiA^3zF2y$iJef7}1N
z?2Y2#6^zjmr(5M;UgG^Ntf%n&N!izi#Kk6I!nF@GQ#LPH`pa+M?}r&;j%u4XY+L_p
z(~6I0j?d>c{~H{p8{hWw^7IK>dpbJ%Hf{V9bhOl4Oh4=H*I!2A6QBLR;2vMf7G&zb
zVb=4Fn>E+GU41R!RsB>~l}(m2r<WGB^QKQsExr0pagOTc;+lgI`>L3yt-EzXYoAWn
znN(Tx?tou0W_y003}18Ed*!jLv#Vz49>~8}I^(YBy`-Nd+s-LCZ_u9p^2x88(}jOT
zF1@bFsQI<!gRf5J?!@aJ*M2PBn%HHr*~?({j5?zt8@r!5dm<eIg{AIp|CeEOZR4G_
zD{d@_m}K!I;>+Img2jGQ_n78|`hDHBBxiD1PC+u4<#WBmD|UQ-vs1^~I$ctG)~5xs
zTA6QBTrZc+&AW2KCz<tYOyKN`m(znUer%gPaiQgj3xT<b*W~xTd}i$<ty?<Xn7240
zEY{a}*0zMp=DqX3-}e2QrN8a1?YXMBTv4g;z=Ch{9<E|Iea|fO+Od#OQ`^HonlJLM
z`F3kdX0&lsaNtb&IW1pryiYs$@vgs4(%P`NJ<UAplb+=7`_6gq|A+27p=xn!-kEyd
zjI;UlWpmE*L$fX2Y?EKE@)dD9ezC#V$9r>o^8RmIeY5qqvIXbX@oV?!|4i&L;Fdpq
ztUM=**Y)&u#dk$b%WF*kBz%kz+p*7Q@>}~Uul^rsk2PfeTKga|J}8JyQ0>ym+<K*?
zKz#|*qzxN)?b!8T)#Nq1WM=NWu<HN$_3?Y}+!WbZ_wH?F#p9RLShnyo$3=BqTyJ`H
zX~m<htP&r+!o`+9yT$L#Se_Hr)a%#(Xjj|Po1)4G?tFh|?AuXi{jM^RabM+LOMB~r
z|JmLjetwP>IJ1v=viLif?R>q3Ip-aZOzU*;aM9fJ?VZXVlMRBWKeRpEH~m?{m2O|&
zM81k#$z%H}#aG{!JGl4owTJg+XD6QNnY(QE<X;>asR5#w-=^42x6&+{m&LJK>0Z>*
zP~i@SI)RB%9yWPpdxgArd*%oUSzY<*DYA5)X^LntOGMA=c^o_4c)6>)tFCH0>Pow=
zuyX9Vk^1<9^>40hm1W^`xO!Kg*)VHg*U6O=e2=?vzkgc5QT<SLd--<5sYhH`)>-kd
zezU)8+UnNjlKk_RZ+sna-&(!eEaJyG1?}5Ox2{w;UATJi<BKS-E&=V|8&AnRE<Vap
zHGA0$gNkRxC36#w-|w5_^I-qxW%k)QA0I6{wZ~YSeXo_tgBVqw8|+TEI&Qta_q=U}
zd2i)+(^-v)Q?@FGpK*xVarM#X!~FJtW=^V~y7$vTc6pnX&o!%^&SrT})hZ1teI{4`
z=VSlWtDmf|F`eB}_j*SX+bOe_h3`~@4qsB4^2lY!lIhcBAJ@J)ufTk2`MI7+H(1u}
zO67eO&R>1rE&2OD=M}}Vu|Bag8*|D!bFObuJ9aj;+LvidUh^&q^WQ4ozgIU;XHBlR
zI=b9yL-xB&FE#E{m*@P>I>)*#;k4uGWu=B$WnGR*d!w#?JbLD_lkr5!mcZa`-Et4_
zo_*$L(d(q@^>B0MtGy4LH~$K)h~M*a-K8(PX8m~7uDfh!@N273gR)~~M!T#mi|VeZ
zxjilrN|MuFdHA^7sw_EGHNjqX0XEAwZx0;*^x*xUb)Su%-mwo(%bV_V*>l={&&wyS
ziLWV<U3l#IN?FE(DO+YgII+7}`(bzD752vOE59~mh8=u;#V9=V!_lL!;<Xnpv8xh^
zcRRhRw&~ZFmz$@bwL7AmRh{rb@u1qWN9kWT7~DBgef64NL#*M^BbFx5zgVeP2Z(42
zdGCM8#HwUEui)fI_DMVD`fYoVmhzx&c7D?9g|Z#V$w^mDzY8sY#V>GRW6hUK$s61*
zswchQzt;Wn#rMy?y{Y%JDc~{N)?g6(>Bx^I%k}Tq9W`+Y3^&t{zH@R($gNI=-_h=I
zX#vN)?!DgnV|F>?kH`J?bus_zUeDbB{kwLW!q!7(cbl*1b#!dqbg*;w+=vt@&#2dP
zZvF3Y_;TSwf_acp{j?UADP3Eoccrw8&tLU&a>tr2omT>VS#B=~^R<({QT~JFH}5fN
z-KBP7V%xN*d#at(ob1G~?G@YJ$w9Z&U#{Kwaj&nm`GI3+tuJm#lr>t!z505-<83kB
z8~vwxQ?<h-m%Y2NP4$^>TxVbItPR><Bj?ziOZ!$HdYCc2(r1p(=hiceo=r|-P_A9d
zzC^)dp4|6)-iL}G?#|!0@cfm@>asJ8QiY<wSo+>xWb*C8-L1LZ2M=DF>V08BS?wL;
z2Z?`v+^tYP<0>AvZ9_ox{@3~Y&TgrmuuuB;QH?vdR;wp*>~#6XrkImo_~lDsPW)~;
z=k~oG&uetGLf7|Bl;=~wJ9+aFjwCs|;AM*}ybirlV~f6{a$)gtzr{kkjh<Xs6T2lr
z?!GgV_#Tx%mTX(Mhe|t{YU>?!`nyReZ*^2tZua4aoe#@aa2Nh4I++%t72Ku!OUUrc
z$My~H9!UN%N#=^rO})L;fz5B4)SmQ>&yx*iM%~(;{CxJtntwVrzu$SJ2;O&^d@FCq
zy8MH32j5(GowH*0yjjmYF04{qzGdZ>1s7)s9lNyUP4`ieg+2GZ&(t6N8h*w>$T!Y2
zR_TQM{9`l3Q{=X{vh`0~A!BE#@}%R(WXak|XZ<rIR;JI&5K5f1hiO&RU(cjfsgs)j
z&b*d$%V*h>_dWMIB3WZxv+k%wM82Q2$f$csVoArxD+O-vP1jz&dHLUii<3J#HP58w
ziVF(Kb)9;uopAWs**Cfq`owyrKmVLEF{R5dcXl9m(Vd!plgPqv(tf8j@{TRGk(O32
zQ}R+i_%r^jbCCH|-G`fR%IY`uay|QNGI#C-jj1;eI@U&Mh3of6TbUf6Smmp^QZ{09
zI<H-sNK(NQmv_NezQ(lpIh}qq=lKdzrH2Z|TFVL)-#oLpeB#1i`JMc(UDFn@rXRki
zJNt(Dvsk}r6A!1J=6QVbNvOH)R&n#YS(*E|+&;DT$=+(e%QKH<qKC1*+9RIo1(7%8
zeUihYbxYR@$jvs(ZQH6HF4cIbEoaA4FV8a;C32qP=RQ;(zZrh)oZsufH*BGd^0nnM
ztX@;vs_$p+i-?_WanGr>qpE7f6^X2yQ|GGszIEH`wRB_AzJ6Pi{Rba1R~P<!pym_1
zb@G`d-;N5o<=i^8lYP_TDYs;PA90v7!EW{1X;J*?7p^=`Z~7{K%;D85t<7CIE>08D
z6pUVOi74i+^h#!G;`lhJGG&+Mt4C?YSHJJS*|%JNrSsMIF1*{k?(8TPe|2q5-`m~g
z(w?jKT?l$^Bp+p_oFw`1<b)7zwTqjW7uGNuPHBD{dgXrPq!7L}J|cDpELL<K+xeqs
z@^Sw~-s)~QHU5g}L^r<9y6*J1>g$d3KDW;JX3lE4^rmJ<!pSU=)YnrItiD;QtZ}~|
zd*-9A;={=jKVuBn{85-$YWXTwcXQtzlk|f%m%HC?tN#7q!Me3m-W*JENiLefaYsGg
zf1#oMRSuq+UE()g!;4(=c6;xA$RS*sADj|&DCNoT^@_VP3e8Tx?q0G)<g(bC$rtZm
zTC(X;+wH2!6PN?P?@GI|sZLUA>&up<#c9uH&8le=G;&+~)M(P}=PC2Au!O9Rkkk_@
z&w5oU(x=<UQa0<7_1c*HLhDlg-T%yTyQX?izi4A-(^6tq5tN{&qah)z-fP&Td|R+*
zXKtHelUPT)eC@50?bBmbmz7Qyb2^!F(X~suX1?9*gc-$GmMdTB?d{DK4&0l@`(}B?
zH@(|OC)7KNaBw(B{V6=fG;{Ycwx!dapWtARPS7a2Gjj?j&y)a%&9S8n!kRy~)!Y7w
zeD$d|W#3%8+F8<B-gB;<i^}EO^QEeGy8f4^)8qLn{{4JjpV!T#p?H0M@QeCmPv7mG
zR2;sh(Ip^D<#nibs#l%-PM7<l@5B>aH8#E7JLywP*+h@5g(cR$dah@$RGVI(nRk0n
z=gu9v6L;jCjS7@f-7n61b7CF$>>1*^K`hH3KjKxKoiTgE$=_G)d}}jRn^ap%<N4m^
zZT)s8@VQ6d%DTH&78Oqfnk?K*x9Wyy%v#nv`B{LF*M_}mA7?mu?3;1wo$<{V0h^7^
z9h>WX?xV28-&4IeN=&%q`+tgM^89UUcfD|a;zzaF^E{?4S#l-(!2!?u_Ydwl@A$qh
zT2QT5W2Ii7p}~a7Zx1ff48BpYQ9$i{v{U+gsh)su8#Q<TQ84|xHE42m?97TsH^V*O
z<Or>qmeXZ2X(qev6=}gn#T#<dotCBD&h>iw(%wko)2-ianoCth4Gijf&R8fpeh8g>
zw|nJD4_`ks<v{<!)-%i^q7SWO-sERLx4BaGZfp3>_<kux6NM=Si#=zSw9P;1afQh?
zZzuP|H>I~1#;C~5{8HZH|FiJR%q34--UKf{Ct)0O&4J<gx|gd}=ei#hnYHz=d_~h4
z>E3Fq?FV>$vmYk?F+4YY*_<;RhYn1hn7U|^vG^KSiNsiqTYa~8-|v;(U3TE$h3&VW
zrkS6<Z#QM8eeJI=?@k@dzr5_MQLg3nva+`V9v&VVhm;e4etNpLG|oTx(B>HvW`5}Y
z8hic7ks~Uv%2hx83u61VzV}I&q=&dxghKtHtc42?PtXcXU!u^eDA_(?>SUFbPAc<#
zm#x)n?|2?_MMI7$##b^n<Tsz!ueH(Jy?rMZe36k)I%y$iXFTtcPukQuPXaPo?41Ag
z7z*~DP*Fa`FJR=!V|4P)6{eyKhn<>FXl(pZC-wVk(5kc1n{>8+wa~x2FMoTdPU<E7
z2aoKot-Igz=*?E?Bl8-(r)~1DK3R24ZhFhqB4OuKir*$N96ju&|8ef8pL10HF<)75
z{p$McgzV7pfIjD_khSl<MD<(Wr=K%_)|sY0JN_U8x8&?gS521I{9IZ-;RxHLmy(he
z$HN}Dc8NFl{%s82oV&xJLUo>ntHo~t&tk)OZ!!<Hxg7r)BtFTq=&wC%?5U}%Ta??s
zT_{fu_U%)i-J-R+;m?HIj#HUh0tGHJg&pKsIfp4GI;i57^JRUNEezY9SY%9NRW$x7
zV^x~h+x(k9;d!gh9ABGh+9DPG5@ET&pR8utxN}Q;(=oXfscdc^Q?7k3=YDu=Ypt@(
z^O{p4x}DO$H=LF&TygAbnW<*-1t+P?$G_iVYQB&z@X&b%YtZeK^wfo()q3xiEi>cR
z7pOeL@NLrLOJ-YMvESKS{r%-GpJ<&=aeB`#mS3&DU|)M}+Uz}z?Eg(y$rtX-6P&*1
z-=_HWGaB!(>{}EN_U*>ki95E|CC;fZ6j|EY?y=qINzRc;9drMSC{9XA(&JtK^iZ@5
z%eOaoyLVk(tvF@Uao^0zYgh0s4N{yHqSR#k@%fSPD@w2U+*KwYOp#|7&Ybiv?AG_P
zS^YO}x=7t$8lLHR#goZax}GsJC-2(anJmj+_}|#EZcFBCvpZK-$`*AjxXa$RxN2%q
z%<M>?|E^^_=Y(_1{t}z9)$ZsX^*JY|1iyX!TlHn{iKl_P^J-=8Y-f*KF3tY!-I2I$
zhJUgynHWW_3!50M^Joc&;_Zn~f7}tc^=oF%fwJ0uxf!O;wtB^fx0e~c%3i<c5VvQ;
z7s03VGbD{?J)iv3hW()y)9HuCN;^5Mlkag|S$ChqdfPjbV!jF2o>hx%k@yl(Z)2FT
zL9t}*bjuYFyQcP-r4`mBam_!tZwiZ0a*RoDY|dZp)eigQ<ImSyZ@(n6H0IQ^JF+d`
z-#Op^5ZPjUf1yJ^XNRCYQ|q&(H)c8{Df>BdtPXi}-n;nBmx^Vp=5DN5o47^xO^sdk
z!=N26^>6zyhx|MDGb7etv3MurtmU(9ol>=|HDs>q%+6Q*EKw1!eO%NyKwxRwvP2%Y
z3oZ|Xtn+T>rwA~%*NeUvFW?oFJp15KaII8x(<z3CTg|U-TJ-8M#a-7jNbs@uQdK<e
z`|OF5#aXGJ0dadQ-m!~#_?di=vH4-RSaA=R+lQHrTfT1g5P2oP_TwAdiiY~sxMyyq
zF)nKaHs_qJQkm<mBzm*(#Sg>eV=9}oA0ErCzL{slP;P75maq2lq~Ww>25O?s(kc=^
zW2&BCJlyW1;Bsf}gOZO-fm^=cO^Mjnl)~b7W<}ZqK|#fwNi#C50<4$z>PALvDrig$
znYleKi(UNrngi`p+k%c?oUYL%w6rVv|1RGzUtfIrZ2JA{+vfE*N<ZGt-%+6x+$U&c
zb?u6QpYjeC8*R>uhYGtSpFHQ7=XkKuqWYQ5e62(3Jr?ZqkNL>38hj8q_n_<g+&mv6
z?ycDylTtITsVViSr3o+_OytR&?``3|aK(lyh9C(+)o(vEdhgem6ePTo4fIc&Chy6Z
zcFLjSV`Z;lwk2n8(C5hp6FoIQy!3n~{&U}-!)AAEG|wJ87}pGn3%-?B(@QuwIHQF+
zx&<vv)y>Z+O3(X0dCA0I7ri#O3U!*K{E9rCIK5MGSwMXLQMox+l%jZf7X3QEWbfYR
z2kL|axu(?m=NNhl%JaNQK4XyQ(%d|4_PwdflbaS#>|Ane%cZ=$St6GtqE1X*dw*9Y
z_ajyI&okJkpE1}xVR@;rVvOCa72eC1G4UwR&ujktF!$q|&-&7vPo8phPUX}vS8adx
z`1bn!XXKtnZz#T9W!GG0_k6zB=8K+dy&v-wKR;)*;{Ann#%F!AHVS0%-)b}y*4wtQ
z?(eUNomE>ennlI%slBmLF>`&tr1rAWWl2ZtB%i%~v9}icyqshqGu=b`W~*Jl&A~l;
z-$rb&WUp>pUgWnk$}!uc?}9_ltxa>o7)%+M8RYg^Pq4ipx?y7Q`k$e@D+CvBn^oJE
zac{~ji`mH&+&C4?c0N;k`#Io#HD|FjpZc<-Z&zMc{Mq+<r<rh<s<eNCs&cVemZ|go
zCVj>EQ>S*a%k2<n?~^$!^KIr?)~U0u2(Mz<vS?+J(#+~4GfqX}6s6dVdu@_GEj>b%
z_I$V)^=7YFzjoRJ2cdeg)J;>?^9fH8*_^Sk?}5OACr>81^@xOrF&$M_ja0}@X|sCD
z{xLq&OrDR2BW=kU&!vexOus}_7Jcbn5wcQf+xt6yDVJ)LFKakWUu>`~Mw@Z|`p=jC
z2Y!xkO}kn$Z_Amlth1(1s*8DFAUXMb_xxw)&AFGxE&W)KqxVaX(PffPp!wEmPAj?M
zGFtCR2S|Jt(=+OsH}R?CjAr9UpKa#!D4*!7jTTF|zt331*M6zb&7doOSElXizZ7qG
z{z4kBpkMCwDJzZr`ojBm&y})nP<vacb}&k1p`~BzGF_va60yZ;>W^=qyq|dW)YBPO
zwc7**7**b!G_EsRY5Div`+TK_C?$zsr?fM!Zd={hI3vFMrjkcmW%8}2n<m*SZC_+B
zd6shN{1VTj+S=1}k4>3ne8XFQRq1KInB@=eUTF|FzAO^_AZBK%0)MZjt#tXDv<-*5
zJ7!E`n|G3vbA$0&x7W61to9Yo>ms!hyp@}y^cWpodRSKe@z>S4Z6o9t<aniOSIDGq
z>1h*NS0_veb4oGH;Q8VvSvmRZq4ZhS>-IkGl030~pRU?0w-kv3f*dSeFXhkgcbd~W
zVUmj=$J9s4w<GWF*!n?t^HYP#rl-Son!n{nB|Mxo)ooL2E6d{#A1`Ob>=)CTrq?c9
zxV-ntH2)-}`aN#h(tbjk@{Yl79#>A;Nw!_;-Dg=VweE57<rRy!ol?5-Vs$G^_ky`?
zD<!O#y!4zsn{WL!%aZ*QG`7@!zbv)pzVH0W=gJHY@0~Pb)_kSPn<A_4`^EQPo4f1L
zi+5)$ejYto6R#k*=YQQ1_2sim*CnpE>6h{mc>DFl;+V&Z&65sVm1ni>t9|F}ueW2{
z+p5`uENKTLeO%azE`+?g``+=f^EBPiCO?x_US_HJdp~PE6zt<Per_No-qPfw_xH);
z{vOFUi>C?BF+P!#<e~Xb&G*)<lsh`Jj(n09)tJCv^u!?ipDFuHhM*lTEzP&?xoSR9
zcIIAJ^rw5eX8)9yV2|_!mAu<|SJIDvwS3(l7@a0??a2Itt8O&>xGJIXh0De5;c`{)
zpEB%+oSj!VW+r{QDYU@o=#rynqeKPOqc(OsYD_p|nJL3%%*l`$+`6}N`Ny5>jy~>^
z)M#gU{@AKVDKzM%+${G=`^1EH`e+HRI1%`5ZTt1Y<?Ni(gtXM}>a5ecBITF4LgOA+
z+xl2ZF7NEWM_P4+J2oWr)-YtTZJls^)}-EN9bwD%UP-uQdMrjbyGZBMGtsD2wN8$y
zmJb3JI0p51yu7rMw^?lAkHS|WdULiNJsDhRQSzoEl2boufkN(or7!J$msyyt%vLsD
za0=a6@lxw?z2>j!zG<SxZH0Hre(}DZrsp($o$Q9v&sAx`(+}+3`~KkT!}d-h%*s8_
z6dryt<f+*pZ}+E0$8;U{_B%D)e)4zw70>e@Yn$tC8p38hBlO_I)aA>I=Y8sbvDjcy
zrB&Y<?Y3plWWKx!P_B9Md<RE!e}<jb#jv{BOy-O!|2(+n_!wpSZR55-J1du^@!8au
zXH0xjHwp77cYdkt*pRu;YUM=N7hEnL-lz3%ZOPjBv3<$M*8Zp6;-4ya+I2Qd-Bm8W
z^<e7xNB?WjI0U*FcJuYT5#(Iz;1)Y4s$VHwYJcG4r=O1;__V)>`QZ{#PPN`n3nAws
z*E1|(GCU@K9@i?&w9j<nSvu+XqLzw(Pye?>_}%}Zm!u)P^OA?!v}?*94WH^cUYJUo
zNy)1i&yAEiX7w<C%C4kYJzsoEcK)k6V%VB`|6jAqE{RqtcR{(<jGr+#Z!CM!mzXd!
z_Y_m|jxg>uGTqZEpFV%FeQmV);-sHlHTewZ=Jh%Ez6xFOwC|Gp<wt8<Z>t1JIxV$)
zwL$6c9m6!8`-ye4Hzi1()nQe8!Sr!^JG))umCuD11xE8;>u9R+>se}YvO0;1Y%e-!
zF5v$Ctt-Rg`o=3_LHm`C8Q+PYa?W%)!@0A^TLZbbMvKkY-|ujfyYbWQ3?|PHw?tef
zCI}^doU^E(v1N9%!T$UQi+8*~Czo-n>mT=Wy~f24dUaCPE@cT&-TgCi=F3m@Ec&yj
z@l`Z7ZxCIWrF+sh?egy&8Go~4uGC2{<#ao?XWzYG@OIzd_KT})wU>ODDVg%(v**i*
zT{)7HPDyTOoIbj$c`oH&VyRJ~;;Z}G>BFSnyKkSBiG-<3W^a1*IdDFAcH2T8;iBFX
z3iot0IvO{hP3H_hJh$cCx!l|LSBGwYxA{+zuT1!wMvv2Kr<@9p@-vzguW(FZn;;PL
z$H&azAM3+Rm421AI`!9P8vS;1d2#*fI?pEVN2f}a%=aEGD!k%3KV7|+Yi3s7x<36x
z7p-d^w>E4Dn4%fUrJnIAbY&!Kw0W-U<2K$6iI3G5USd(ui8*ui|GH$Oti}!x9i>ga
z+l)KcpDewu*xktKy8Kj_M)TCwVbYJbUb?sY#MbEr^TdtWjUR<=t4UM|W?q+aE^-N{
z{N#_FUpA$B727Jye7wi;Y`UzQSCkZA;Y9N}ER_d+g(uegPqgHpv$Nst>1hvmWXoKy
zB_(%VFpun%jlMR!r@8u<or0aH=4`_r*}sN|FUv4WhI&p>>zwQoxuhu9*`zbwU#WB7
z<&(+j6J#S8oa1X98<uq*+ZoukL)GQPlDAgnM-RQU|0HX7CF>TGwb@$Ziw2wTxdd;0
z-|%n7kEb{8tWZ;K^$AlrTxGDp-`?kEA(y$@GUH$2QldF|J~s=wwq{>F)bsVXfS+UF
zx*)?T{anX|qJ-r3o%dbFoqVjR`$zf5TK=#5M8B@fZeW*BoW|7tSm}=Fw0XZSCvARu
z#Cdh%m)-dijR}Xo%B){h7pMCC-yV+r?;~uODso#-r546cR=csglzT1jdE<+QhW8Dd
ztA1}i;23_!VUpscpsranGh`&)A3l*;E3Yv{lkf4u2_@?sPWmn`zi?;5|3$yKMS2!p
zIq6tw^+?^LLbdDItn?Eq*|%4T#wWPP+>sR8#(d`*?=%-9pWW5x?X>K)&2n$Aa+H`F
zzbiyCYg+J>WqK-0m&~j;l76~C>VI2ZIN#P;OFnE{yE|}0f}&6s-yD}E$JX?)EPbaD
z_2t8dt0K>`cUGQpW#clvXsEhtS!!Cs!8JQA4)r{~%y}kCA@JI&Kwj^YXABLGUfiD^
zD^y{k_Sb-Y>7woflUA}ia|ch$O1eJpZpE8*&qVa(e4Z@Z=RUtiEPCecZAD*$Y+M#q
zfBEPhxV)%PMcsPhtZA)Et%pAb&+J;UwZv?3u$YbQlU$>mO`R2|o}9XSNnz*Nf-Q!u
zwkytL#2yc4yRf|LptO9yt7qN@;g8o=U1hL-xn47Uy-VvRqg6{T^uCN;T9*tu?>xDJ
z<^A5TVoJ(~1$~Nlgza^+C@GMaySbS?_j}HfB|DyN_?DBpiJggKF~hG~8IHweCOa+W
z@$Zx4|2_S_)Y|0%^OPp{DO_UnJ?*ryb%trYyyha2tb3c)B?42HRjs|$%JVt%uD7OB
z=xGtdi(&p{YTMSvXZl?F@S!Q{@T1fJ{(e~gX@%I_taF)xC5Ku#_g4A@=vps*JIAVY
z)sp|`PEFO8zc7tW^v?JB+L4={XfA#KBsSpda<;#}rR#s65jCD*#FTRQ*|M^Xv+jJ_
zXIW+yhsdeb=tyeos@%Tq7P`J*rOLuL`PVoO&${}$LuXcY$*bZOj(x?xZnxZC#qLaq
zT71!pFIzM~+w#J?T<xr>Pd(HV+a`EMZ_R5~Jw5$%5x0=g%#CM1X5^}L_*L?$E@^I=
zFuThCe|L|ZoZzveXB<M-#Z2Ap_cCO1SKX}LEZ^^zN(bpLJMs2GvFwj3kK#4``rRwf
z9P?YQHsR!=fE|kp?&j@peQm&Lv8}ezaQhoYyOO-y66+cyM9P*(osDYT?S1>&swUnu
z92?l(7UVrG;+gwgVOxprk|pVnkIi1CI6-i2>Fcn|=_%)KT$f**kfL!`*YI~`8Y7F5
z$(&xP?q$!j3hX{#tlNHAOzdRNo9z{SRUz4`N%DOMPZoBrnEG1m#SVwhXO6GwT4YiA
zX@`<dO!+L=wGR)U=(m5WwLh$B#<Ih$PXr!4xUn%<Eh|bv=LUzV`CL2g&O2#KEnU<8
zFY!vPiQ779qt3er#)nqkoL{$wzf9KuP>-kZ+0F0X-Rzxq*p9`h;X$%W(Qm(Z|8%3p
zbfe9WFX6mD+o4<RWdCGIb9svnJ6mbv#eW#&*B{{jn{g=i!1fDEiZA~OOY<@_4q;lc
zZ0ffsWlvc?chy_}naOb`=fvH0N3@UF?D}xYhh;AKG#qdFNz)Jh+5a?knfLntYu|^T
zacI1AaO%0`kyDN(pFPWDu+W{k#&t`^<!+^?{Q{?MDKDN<nY>z9aN(A{v40%vCT;3!
zc3JR8vn5bpwMkC(^No`hU7I>Nr^s(>QHvB%jB4Oq;ME_$HHq~sOKZnl4XNm!Tdz!J
zb}!>Ue7aimqv*+v#=n+@G%2_9KXOtM7pZ*bbEmLnl7PsweV><|^YHdIUzoJn&DH5<
zwSw%$rAh)vN~a!q(#?^ukY%l=<;yqnR+Vy+HOFVX|L)1KIDdcJllu%kzmrtts{Rx%
zV@nNwBzEljW3>g5yRZ5D-I&ClEvBLWHYZKsxKxwp{r+PcuE!rTZk~U<`f%IBM#lb!
zJEzZc)^6LcJd;^tbMSdH>8~d~SoUn%`%SRC{?r>qAD4<>x-Xt@6}5aP6ttedR`UD3
z>(_rMPF;1)A>`tv812(;EN6}4Z&l7pPt}~_r}Wlo(#3ZzdP-bJ68_zpS@EwmT;rXN
z$CG*UMa{$)?cv<9w1}tX%8jTUvEFMpK2UgVcA-f_ES7`aZ>hk(olYiAQIAZFFDoB%
zE;t`sUX=aY@lJuadC&hx(#eWCGq&GxahrTz=IF)ECu623CA6I{6%Nb$<(8Jsy14C$
z?c?-a50(g|?Ngq+vOrBxT;o9KtL!H`lGuuZx}Ug(YOtRaRg-e#O<um_dyuVnw}y%2
znO%&QMSYTMH%^#&Pkt}wd7HS&n!j8hs3uxe`UxtiJJ0vJ8@Q`$PWt3e&g!P-{AYh0
zzoIo|YKm8?A^Q#GGqakNLW{ig<8~yRnbmaXXhp(zJ*5M=i-M!FKL&ND#(0?7`APWl
z{FJclDQRVAo1M_MOo?-y;&KB8gO3L!=Xl=oyR3U4!}sp=wSR?Dp7}?fKDg+D*!j+k
z{gU<<&)jxWlRaz2(IwIKOL^wrJqd5s7RxTxUNY0I_Mhti)AxU#yMDjo@()(IbFQmD
ztl#%>Tc?TEEw$q@zjJo%$X5!xRCDTZa+j3jtk>bYEZHV+J(uWN<vqjmb-i_+4QroR
z_}4JsPO$^8LbtGZoIJ$qn-;sAp@&KQlj|B8{_BCR+jbl{^K#qS*NLyrv__ng;ul-@
zy4CR2j}wQPKgew_&{qHOFg?z&N3rd4vc2?Q)9nc&j#+K9KUc^zCMy2;HCgaXx=!Pc
z;+HdaXE2_cs+%ZQcYbp~tFf|lq-2l4r#OAn$+6i5x1?Qcc8aWBDlknTfNQFWc(J1X
z>c)S4Hl;^-Onx<&OQ)n-H_x<?cygw&%}7<<MqS-{&g_#;F?!qowWg<~wk=OhW4(Bt
zgOi(^>!jCtjeuPf*1HCslKiscvE7;3c5;UEc&@yz5uc_zw|mjViz{MQ>!qFj$M^Qu
zSBJDqg(~xskIsyGyRr0a&Xm3)<y}$yJ~K_YdQZ13^qT!|hRsK9lU3oTbC_ow>do5A
zX4Bj4K0WdLMd6HV3;E5?|7J+_KBBZLN<VCiWS8Do<-k2x6U??%v3@Vh>2wl(o%Exl
zf2Z4L0VDtX1E&{@8^-<*Jd=8K0k3qqk<1xgE}rtIvzDkxC0)%4SNkY&Okq*2$w!-0
z?<ei_Vha%Q`Z{~cVl}4g$Ls}Xv-JI2o*^|iIrhkfDuZTeo&z7uADaf<sL+`DG+awf
zwe9lnEskfGn@U?c)=arpR^qoX*<9RwtA}UZf&+;a^Phjwu|4`^-Nc}&+gGHY3>Uq6
zI^pu6rAkF<*;citxo0ozUUn`jY2ETO#@EvdeP7LeIDhuf%#TsUCbOD~1tx3x>%Tix
zdH6)5$P7I$w!I(U{JfmDrs~*5;q)E<o;e1peXslYx2V{+dzEX#^;rtFbKSDHFIJR%
zTX8jNMzOy?i}uluCcV~+K9~Gk7>}wRkG~k<vv2AwF`c+QJNEA1c&kfPJ8Grdk7>Hm
zui_1vMKuI=wpRA;|6TFmWP0sMPR$=_r=kwc)<_XKZe40yWHhH^$&+0Lg(8cbxDu|-
zdFx_k+Q$`gLrl8<w6Eq<jtJ-8#8fTbiQnI*MRv@vtXDQ=>g=d2_BONeGBVsP@$qQ6
zG;dSwx>}Vfp(;M|*YfPSe}^+?@K#2gO|wz8@=f#lY8TxuaIs6{)`wrW=g+#Z{Zf?(
zqoGur&!cH+0R=AqWZ!cxc=>GF;p3l;B7Mb}@27W6b5YxNGBii2;3Ic$O!B;m8(1^X
z9bOqCm6;*9=F1eh16QjzPdhf7=ktuoJcnM`s<_#PH%|MXoE0bUuvS@qg4dk$2?>su
z=H8!rG;e9hb;XtE5+!Gui57}5DmR=t=F-~`|K#|ruadFHxjjFpc<hT;%rctUeCuFN
zsrky7M`!PRXFD}VWwF=gOvl(~d(IU1hTXgwHNASr+tOn#`#g$!UH|lao7}5ck^AJ@
zALhBUl@&~wRGSyQn5<?0eo<mUdRbYbaie$N{zV&aEZrA+uj;MTJyGKeODFHV^j^`V
z;c`Zui&)2lZ?AsMuq`%xWuDiRwDfe+r}F!YieI~}2-#+$<~#dfZ`OBZBPA|&^E1vz
zrM_-RdYU!Is$8&jhi!trazyW|>uDbjwTj&Ovb#@hhUnWQSEs_{<=ZTd)H<9FyVQ~-
zH+#jhw5gvm0=BD7Gvp}jNlaUK?Xb_Qd*%0AW?fzVc%%3|g^Pw(9>$AeFW-7mnjgRJ
z{hZ^M_4nk>IPO>c<!^bMbMLCqLjLVV^KFk$tu(5*_#vU^$D`mS%TpKpKkPrDly`Z;
zkJrwD8xxbcnj(Ls9Jw*yT=tj2^u#n)m0kBQ35%~xdZY5suVfp$A=me_Egxqb%H=ou
zJ%!P@<b=Y8&n#7U>&!0~c}!4A63v}yU2XJt@8%uzvxB;lR{pxMdc94r8?SWIqa&RX
z-`|#OcF+wjxW)hY<!lj$?X&YzHww&b4-3(g>+HAt&onvx{IT-neaYKcnAt^y9=r8B
zXegKV+kLZmK0RxO*YD<g72i{*XoYdrzOO&=V+og0$l5Tm_)G79Kk7bjnD~ij)}=dJ
zPaW{MIjQx-nPTS;BCr3&dK4z!{N!5kvGw`IR>_YOW4bK-?|*wTvpB6*tBd>g$t@Rm
zm+!ylqJH#%XL?^TV=cR>aQU%&mtW8PEG~3kJAB=v4cbfB@Bg)H^*M*eM#p_yT2fA5
zcrL&6@cgrjy5@d-b^Ea7-OdAh%kLbxx7ajrMTVivWY2Sx5A9QGimUj?x$Is3q1x}?
z58v^WPq_WkWu4`fLwEPSJMfRWeMhP_V<cmH;KZ#LXPK^HmA@V@RW!TkWYZm$ux+aQ
ze$}wN+p}1`&&cxY$@KZhKJf2<l6SV^%ii7Ams?*w{Bcsa;?==>KmM$ipXnMP;(NRF
z(7m(KfzuRUJ^PxpF{f6>YpPC0lkDWW8E4)y`9Jvhye-IxeZw)wdKvqoDZk6+yr_=O
z?fH?X?X)sgC~`-^>l+(2j?bNu6js^Ff2UOV(c{M(%de-|T<Cx7S@ihD#KSM{@7FIY
zUiiK3_3lSCfBcr6zti?!-S>g@>4cyD#UK8$zfZg|TYgdA=4Bj9mv3rWX=V3|?Qed5
z!_wWG3VJ?wJ(+Ysrf+S~QZAlN5t37%Z0j`p8oB-*L(q=zE2F>X{h0Ug6&vsCMf$IG
zb>cS){jIv&S|=0U?6x*wtCu93!=?>2*Mja;exLi}LGZODi>GDY-Y8nWIW6(}LDd~A
zV~c&}?&i99aiYYhJC}d_T5WjeWHiUy+0$JwPTE@d@JivG+WXECrum9e=K1}nO0$|=
z1tYqX)Wg=^p1t~^@2$R)@O3}co8*lvwf>*h5!TGhDiOb0EYa*%&cEaN-wr0$d;eF@
zeDr<K|5e5pqV?^<PXrlgY1-QEjI8=~^irgx=EV1VeqAazS-InP<FS_Ok>_Vll?vTn
zc6RNSBq6IUIV!>S+X@a&xOL{2?!Dg+w;%udtVbkk$rrs)11+0N?>IbO6|UBeyr;gn
zc#W>K#fjIuC2sBgF3fKbZMDPmEk8F4`;K>-(Ypc}r{9+R`p?>VzK^#z@8SvROH67r
z=AH=BF%vf28r6I2qia&P+=pGoht`;Oefz$nnCpA}kDcG&Ri8M-qqyBx>&~YSy|GeJ
z%}!izey4qLKW!Oj?Q2!N^3lYzlY=%r)}Hcu_twPMyI027c5F<!AGO`pG)?BG&ij3)
zDY}_X-{$Tvn6kP2b=X#$<&T24vmaOA@j5K;=+`6MS65x{(tY$fbwTNFxy=$y{8E3;
zC@*wPu6f$MWxb@Yy8Z8WyLYYS;^I27@Y|;_z3>8s=kF~m_T1R9FLZCu#gb1`bcF6K
zeRTHg>jICH=WRa!(3o}Xo6L0m1%Y#$&hJ{a)$aY~*1Wah>tC_0<Bps&(=(Ab>nP8T
ziaP%%2Zdkq^PTtTKXvjXmu{?0Lcq?rxe)>Chog3Uc#wGKhs2X_RZg?6Xn$-w9(p0%
zZsoNNX>V`MNhmY-_DlJ?V`1>uMOQldlvLl<O>X4dy*^6R`{0IR;k-A2a|NeO_#0h5
zH<^*W=JTTo?!QjSKTeEsWb2)hu~0R1X8snQwIydG1S9q>YL%QEGPi8@roZd<K3-)!
zVTOAGCwF($;`-@~7Z07DV=W~S{OU#Ox%ZqrT>qzEK6o(kOHA_nQ`JT-Cui8qJ5}9x
z{pbF&@AVx$XR2KnI{qr_oIQOvf5UU_Dg7s_KVEwD|ND+RmvelJP6$o2zP_u}`{~|m
zXVzCa{#!lqd&#@!+j6u2|Mr~s^2)}bd!O&W@_v}~zv!jQ|LxawS3miixaGh1!x>za
z=ld^AXS?|S6HhDW*^7%V?4R@B=f2X;b2Fd+IQM_%#ZP;Vr~IF8w)W@A=hFB8#n=5y
zuiyEK=gWDv_<wKyT~`Ec<asSJ!T$e$E~cM6U*a3}|3CX*%JIbbg1if3UHp6gs+fPt
z>jXLe_!|p&>pi_wcwBb!v3~jb{trvn#O5hKpQR<9_DQC4b18V=olV}S|1#3jr#(t*
z*6f?E8T{<W+wJ%N9kzbI$2j8t-?tC{Mjo;M^WpH@s{2dNpZ~q?{_n{5A;C`%wQ|pY
z{IQ;Uf>iPAYip;kkJ-6t>9Zw$xBjKe+tuu7>RN03T<7aye)}4yr*lEa;s>?!$%>g~
zUP`$uZ@KTj_5AF&zy4>ko$?NGk`b5PIphEOGmAf0o`0Gu_xD-4T<y8rvN8An9zFXv
z@<@{2-^=;+S02`<$345aS>K%hzqNMAih>`P*1gi-`(;w(o<CcE|65`BfAYM~_Gcab
ztGGNn|8#w$gB|l<(}MH$ukBetLB#Kv^3UX-6ex(|nZN(p{?8e_8%n_Cng3&A6fd|H
z^?$<3C;rOvO!ay!pSGT#&;9<-_P@;v6VBWGS4es0|MYyTgWcypJ3pMOzirRK^z+PT
zey6m5A^&1Ho*0v-_=Ejvo0&6bDlS~OQ1aHSIdkU7996FT_U5Mfrx|b8`+hiMe16aI
z$CCfc&0eH_^nISXd(lhFRr(XAn|V#uDxKuMQc&5==1{WBz59A=n-|<K+5bwn=Fi9D
z{rplUFBaclw0X*uDIUGi@8kAXm44O=UG?Vwr_=iEHvj*8&VLzK8X3HJMNbcppQ(xS
zbG^4Q3vO}Sy!&weV*GW*{95+fu+3U#_Q^;8)Z4Ro%gy|y`u=(S{!jBupVd#RoLBvB
z=XUpAsjm$eG?{p~xxM#Sd`xQD2fF=p#x16<!apy<UUL~<2A!n)1$6R6`S*8sO+y4y
zK0P^U>l$-;x&Qlni{1NIIyySujEsz2mfkDjUN2w!<)VLRNAuCU@3Zdj`<wLN_-}po
zwKY4vTh_g=x+d&z^YP(SgZ_2jjn~fbYqguE6M4z+%;xOtdSdg>)y~^r*7!f>-uLdp
zKe4P|-i22@`Fr>O&Y-1U?EP}KQF;~@GcKRzI(IrINv8Jt*5KuSZwpWBZui-J$M|37
z^MC0xmq%<&D&)8Ma6rTJY4!WP-)D!e4%_<U%VmH0(65qz&w9%^?V5i;r8e|SGU#yM
z&>4s0Bc7a@X?(Oac5l_!ZNEBQ&R^JiNg#H2+1%OTMfx#2HY{Fs=f$n<_v?OJ{+(-{
zA2(e*uHqqY@5%o?r~ihQF4%sr>h;g%^Qy9T+}jAcku>Y+#|O>)b%L_8wT|CA6it`;
z&9%}MxcJ#(Rk3mUxi{PD{{A|4DdeA}S<a1u#p^yBKRT_y|Ie$X@24KHD179S`TtMI
z-RHaC?|Xgp@oxG0KOfCv*K@gCT^)YE_~qXJSKj~Md`9`~;`+KHVmc89p0|$vzpKCY
z>)m)o_xVdF{<*Fbzi-dh|C_gT|NFWBb^g8dHIbW_Mc%vbQu3?r@7L?+Kh8g2U3)KE
z|L>gbMi-WTzf<*kZSbG#&vU1|wqHIe>euvHvwqd9?*06Y|Es<J`(l0be$W}lU+sg{
zGXMYkyMNNjikA`pPu~BZKJ)qfo-6j%d7PY_|D*i=otHZh|7Bmzv!C4z|CjIkw)p(K
zV+-2Xue@hjuT}H!@bss~=j%CkWWO>i6+CDEuK<*_<oPb`f5>brx2@u|{l5&b2=B%H
zk3a9p`a8S+&qaYBq0cTJnt5MR2DC+3lt27N>8&l9+eLJvzU0Kj#2D7s#0$>MySvL!
z$ZGR!ww0v<|G$cAhuJJCcs5bl{nYF2wZFfGhIVW(dU}fe&-eK9yQQ;5l&&ewJ2bcY
z`@6Nv(pSycdH7*LYI-{RPv_NJv#+OZ{~)_ecJ{TTE&mpsmwN2XZ~JBEx~rc>b5BVZ
zowK%!{hux;bzJ}KM$qBhBEP=5@BPEQV%KuVX13W|w=D_Sel0@e*tf%Px{m*sp5^}d
z)}G4ZW^d*4s(tkzL#}_=@viIsPy2$0>y7%K=^qN;TDx}I>V_R%^SLXR`_I=?Y~g;u
zRr@N+u#Y3GW%l=~zh<DjbL%R?R)_V<CNr)T{_^^IK2LvLlAa;|Zm;#<l?zW#)BS2|
zuUrS(f&S-x<>OxSxDWQH&s+Suw>|&<#$V6>pZy=6tz{$jO!ofL>whHg>zljp4d>o6
zy=~{;$AW)$m%KFczrVF=ez-);#~GcI<9CO>_HO5sT{YwTto8f<{j!sbe;qU1EO*-5
z`}_BIv8>$xx#`+sl^b8G<Cc9k-sbe#ceYvV@9g(`uhswdeJ0qLJ<03+3GJ^(6ry5;
z8?GifU(et@vR^>s?3C}n_ArPkPtlA0)iPnx=OnpWd8?8a*-;EvHZO4nEfH5-3ED`%
zrD&aKP3AOj#`R@NHphOS|9yY?SCRir3HLt6R@KjY|Nm0klS!}ZHb$K~`Pf}<dxUH{
zx10DKAt|Y{Cq?J~SN0vgVfMtPe!Iq1cTIcH9`!rB%isT(uD)0O_rv%3!M`p%omYGE
z$N$nf`xjQ0tdE-Tq;{PS&;N4WLtdYM7^}1K%l+y5P`|VAMU>&RXH`4z|Mz@eH?{JU
z9^bF<z51bVCk50sJc)Juzw~wK+ORKQum9Kie;;(;asIxa&jkKHyRK08a#?Zu`FXml
z_D{F|WYkyp-9A{;@YnL<{ZnR_p8Q-l(NXVv-2a_Hsi*4yWbc1IGg+(iyw15vg`56<
z_nBd^aQpww`)fVpB7WP)-(q`e^#0HHkN?}wKdz6zm#$guc>k}-gzG7vxp#PHI$mF0
zeqky1q3M#3?H^rPZ*<;1sqN?F0R10-GH!=1XwGh~%-feNm*(@TNc7qN{U1-*XU%=S
zx4-SdOvn6x`3!Hjr&s10oIfLP#XPyL+U)ud(S1vvG=(qae<i=PGU)O@eff7%>|f=L
z{$w{-{+qD!AHV$*^O||uZD)>l|2#99J>ut?;-gcFdE<YyXU?m6cG8>m=b2*O&qqZ0
z@4o(dwRE0#o!`D^Kg9!{8lM*pK4)6<P=0Bp-oO904%ZD#{%u(J-1xja+o}B@oBwId
zS67{1`6=n=E5rV8Ta2q8oOwC9^sQO6pGUy8xqS@}jx4zFX#NlO36tgoTzzD1eJ)A+
zuKps2EB|xvm!=*0y7?wk&By1L_^mf@K0H-my2SqfogXe-a7sTXv-;gPmvvtcC2I!l
zaEJ(4ur)a=Yti+G9QUQ>&)8?b$)V!m;^TZrO;$v|ZMpuM`$qYToUoZeM~nTAs;0QR
zvs%esJHx1czDhkrCs;}QU(F_U?c2G!;YKg4+!Iz<+g{$J^X`jfzFXO}#Sv?sPIF>C
zY@MFId>5bGw>`6;p3)3inX_@m3Xbx#TfUS$Z)|?Kds9)&w@s;BQQk*xu|0XRWVi99
z%|d%SY<TA%F8fomXK&Qe2bZ=T@HoA2@$(=raeec&o2PhNbHe;frhl9IdUvtWV)gU4
z3e^-g99Y;TswJZnx2D1L+N_@*URedVK8aR8k9fQ7%Yy?Cwk+dKj&^fv+xjc%OViBW
zS!VP1B;UT~cinW=+@O^?2a@Hsvs;%RkB`_|cYdd|mHDP4VqB|41Tr=rQCEqR`Tlm-
z66sxAEVh3?z#0F%Svs3VW?sqR6&Ix+y-_@vSeiABd-nE(&<ot>%Q#9|j<M8OJX(I4
zvGLo7jtw6sNLx=WX=!ymn8f|%?Y-(kw}b!zAz{4*h0O=@j`qDTxB2+tfb7|*Ya8F(
z+iGrRtE!jtA=vz>%JQ^b_x==g>hE$8*>q0zrV$fUP0Q4$2Npioh%>rY^vtDcsn1R!
zi<&1(jy^4ntdY~N5!-$A+!^Q9ce}boyQ1Uj{~q43f8&pxZ!WBp`~0EwwRv96<Hi2_
zWsE*F*6mp5D7)<ajt^%hf3KZ0<B>y+6I0!vI-MqF?T2?-xp)7z|73ERso{3s%NFTf
zC5^X}4=$Q-ceu$^-DkqBr<{KeJmqzsI74g4^G3(JZ#FD+*%`6t;M;G4fq@n~iaj4M
zeDBkwZOy&doxhzs@WhEz2eQ}i@AXkn_`1^|_f>zvja-l7d09o?>l-<?Sbli-d;KB7
zFtNrmcDMR(FCK54x;ybqy7Gs|Px1xDBs-TpKK|idyMB#;tZeIo1bMd_8=-}Pb~09f
za!;>6cDDVhR70XZe;QvxZM8#2*v7c>uR7BvX1Y%A%e}bgsX~Nq*pw1=5s3@+4_2Sw
zXTh@VjY^A)X&Y-;%WZM7Uxnws-MSh1c|*lRnF@UsMGGaHH?KL@fBU|(c17G~qr9D8
zlb6~qEIhm;&)@cc)%I(;w;wHheJe<BB7<#Sjs4Q_E!Tx*YyT&|PyGAps13hN|9#28
zT~2OCvh!<VpEd5=8?ekrHbrc&;S$fk%}3+@B?$JZTYUV~eK=rCMd2KqQm)zC-fP|6
z{k?gHK^+g9?N_0Nxd(UTAA5A9^GNjR@O4djbMqZjN)(+P-v9aFy!P7dvP0>clTUqr
z9I(M7r@+cD`TM?n0g(be);)1cCMx#H+VYw|ulRC>^~Q`7#U}4;u4mP9Y>0S}#584Y
zz2=<-Yj!{8Tv_pV)03ay?J7fO9?#mmbFG<nQ#13%x|c#z)&;RTI<{V16q|cyrm1k}
zb0NdpYcgB%?{c{&B?m0`vkh4p!CL6vf9RynuPsx$Gj1<qH7Mlqn{U}{%+9ZLIji;P
z>z3PsU58q`6--q*H>deJS4BxhZOv_F<$nJ87K_ZiZOp9R)19w}ZT;|g&svSBB@FxI
z%=to-xs}xoWUj6bJN9nw?t@B_Cr+L^a&9ksfP#jME0>tVwCl~f)@27L&g$79q#Cdx
zfKlegetv(xDv`^}&O3Niah>}-Yo2ZX@ijAxCrq5#*u1;^(Seu7E8><Zn7!H4F!y(P
z^VN!ilE+aNN!^E?Pa4$Uv$<1QUH<0oUhZ`MH;0dgaIXqm*^(Q*ZNq^RVK@5Z56;UG
z&oS$+{I=1#`oNpQ6gk_TyW&9w=kM+{c-byr@Fv24j#UZ6N>5J>xd#U??R5{-Fp?=u
ze>9=Uj88j!?Xg9v*%P0hQj3{XIIY;mCfVqlOsbrE>+zF^e@~n{v5ixBzw=2ZM~z60
z8MAB!RTnD>)K4q8x10Uk8JRh~{f9THb{9PR5jSIwrkwqk{qkQg8yEa}!FgkiSk9d-
ztm4A{iz^pby{I_s`{T*g>km~Y8#qo`v)D)R@8*NAmaR=FJ^1!<`ux^e?J`H|y>v^v
zcdtA6c$HEA;l%F;p1NLKWZ1DXmU(r!-qD+n-2*q}i0+u1Csfb#?rkaivq>v##Mr}h
z<9m}@oi6Tj)qZn#yYzFRpbLL?-LVorv)?HqLqbe{2EX~z+5If_&z@**D3H9h?QO&N
z`}OSZesK*)A2W7WE(kd4bz@&C^R=8C&0L{b3Z@@fZf(u%ElNF=@Z$r2z`7t+5&d}4
zyy@IaPfvBem~_-2U25rvZFgPPu|GXM&Fy27?}pspWk*D`x{?>Bdu(Yh{QsB#;L|f{
zZa-LL?i30<)ebj%pKK~;p`^4iW0mkm)$YS{&;AJ$a=*(LyCLOcP@2o~!0M`=Z)<~=
zYH5Y7>)X11joae1wVoTq54d<mEap;DHavJH@#m+h8dB1oUN!srlkfh0TOrb=%evf{
zJ#N)>x3#w(I0bQuo%_ibIMMLRj!X`2{^dJEnVwpFf53bD!h%ZSiY6w(;2i=+Qri!l
zoa$3lW*NA{h4)Fo=DU^0-=@6S`C*gP?RT}+KXc4w8V_=4g$b>+{=PVI^0I<}A2(Ml
z)SqL2e1F*+StE(x{c}`4TW(B0Z?`4){=6t-(cj<R9liIrJyG<rf#eC_vl&aDzFYci
zX`kZe3tjDZ4f?k5{txgDG7o$lZ+G;|`}4lxQ!8!q*8l5&dB3L3K<L5F9mP}H#B?Hd
z&6%({@zZzv3rjQ_d9%YG)~uR+gw<!Zk?6fSIZFg0-Tl=Q-(OF@&{+_(CxJ05Y<0tr
z;*Tyi3;n0ocbze=e<vd}TRKx*?}f-)W6f0?cRc=f+p|G?!YtM!@9*a?d9uw{TA(~Z
zz3<J9w#g^`jMhkheCoX*>S>qCnMD!1vW(9ytrSS%K6cO7JMiB(#*S|5-nr4+4@{ce
z{Ipvv`NQV(irS|e@6NuScz&hHq{Dez@}sz)o|@(=DD?6mi_ms$LAhB`4-*qP3M@7x
zee^d;%(<~CPx#JD&L0&=GG^(>$=FToNR@U!;HK8C^!S3Si>{rry8C|F!yl9N)cV;b
za_HXJnrOOBZpNwaksFe3GJV<oK5^fAgR(hAO4`3wnAY&QxVbH4@IAZ!TAjz{PaHxk
zTbY{Pyog_9b5=!~^@QiWw+B8pSD&~Z$HHP!@Zmt6jLp=eOKvioFxPtc`#L`55;ahM
znB6nmO8Ogv_3;|M%qxq!%H^LI>!(%y5aHgoCbqk+S1S3}_sJ8y(l$ldRxFIyZ<(&!
zd6}JGd1h1b#Y>?dcARkFI~BN`o8Rt+xb7_T=Jp=r<X<H^5nF^D`x15(6|I`*?Xzam
zq$0yzQN3C5fB#0dd;Q7cy)=EEVA{<sl?4G|d}g^;jz{LXA3Mqu5o6af(b7nhG5l<7
z*Vi)nO`Iv^RZ>bCJI~8@9p51sudJfNV`ntW_VFUgM~`N9Z>aibR8e%NW5MB>zJ-}*
zH$K`Ocwb=#ho9G3wTszKW^e9n;chQ~tK9VFLrS{Rl#XqYxic&irI?y^RLu09POLn`
zb?l<^@{fNGs3)jTOi#BIbSl2+r)l|Yv%F!N$X?y`vSmi;j8S57%UR90zjAPTY&<8<
z<-?q*0y6(@74%d*w)MKn&@$m<kD$}r8;k$)awtqp3AobcdFs=2=i7XXql<s(nAjJu
zNIY~xLTumXW!K&cp8Xi}AxhxLPu5q8UzX=(UKN}pr<b-v;NR!8PWk<_ns(klyNEy0
zF=86~!YS|M?o}sW-uCBpYxjI_7M4JcK<<Fe>y|vI{C~mj$&Lo5E32kRR&08Ic*7-|
zB_+(}oCm!kqE80!-!GMC`tgd#sNCRw`q`4lNB&)|*x;^T@#1uZ<`=F4xv*~8?#}(G
z_7}4hv|B&kYI^7xu{%}yT}}iytIX92ljpSjs?Ae7SM=hr(D}%h9H(shO(*YXUd*cD
zC2{xmGEUP;?A^zE?%aO$j`3^vR1L$wSr?zk|Gl&Nn9Z~c6L`E+8n^T?+}fdXY|ELP
zl)y!8!IP>uYWi(O!e)txb4K)^<!pN_5UJ56bjv+hi#;;vH=_!d(B!@|3GA0vM%kEY
z)w8$1Ee-hl`-ODnL{FtpE$uVDPtfmKIl=cx#fgNz2Lf@6k0goTKb1bQ^6ons3#X=)
zl{zk~q+hzM=|A&8x!Ld(tKFou*6DqEGyTgf&x&oo%Pl&)^y8kXo~Pp2&!1+Q`14@#
zozJIUue7o>TVKiWzeuk~>)<nm+ZA7}kGnN(onZNdtHRTv$9(4VB^P>5DH*4}`diaB
z_57m^6a3sZOny<@Sk`yiU3Y1E<%Cn&m7=xwRbp3Gg>flNd%I+%#|+5{KYNy4n80%Q
zb6%XYaL**i8sBvfWGwPJ6f5S3tBKVsu<$V7dds-8Sow@a=@XWd*B<@;sZ*u1=e}3K
zrz+`>ni2sH7RE*oeSMbA-y)*A$I?Xa$Q-*JKm3ZP$JH3lH7Ms4ZVA;$eB$snEq6oh
zPnk2nKAhEE8okAF@-^9_iR-fe9Xl>+%zsuOl4oc8nZ@3Gb3gsh**Ixcr3(xDl$Vzm
z+s)dxzk8X7m|fL-Q69NZW@p<UOZ<NuVe|FR?JIVd1w!|*yfV-044+pmlE44oM8y^9
z^W-|p@5wiA5D+`xGox$e<YSM2Ogt=M_(^!r?{~+4yqWyH@UX7!OYtL%%HLNTyxV+U
zAb1JKuG05?g~|Jz_)PuQ*VTTMT%62VvLyZN%;xa;N>P1-M_(@-?r*qib#eXuy&j6`
zFYA>QE>1fhFs-BUNXoM%3oPn|_X<aa3HEpRnC;29dM4^z;k(3l&-0lYEtjuP^84HG
zk|*){`S~QN{zKc^PF2q1N!&O&@#oDSj4F1nSMRia_+pnO<TS0OA;HeJ`=79`>OAGf
zPs}$@XBgTw+&_3iOw#xJi;q(J^HU#Mo0cuVeewq5{iPeNS8U?7f70ikwq#D7G~=UX
z$G%AHZ@vFhhW~kL;-My%1<gE<RTI{*^z=*l?)vHy!*s01e)hhc@+rE(a>rkAKTY`=
zpcdnEc4EOAxxT`e&-Pl(pV#O9;&I+5wZ>zbGOUYx`G0x4-&^}tOLoq7orY~IvX`%Y
zclBD~Rr%{|`}*yEWdz)NzH&;@y{6v%U)E_`)*n4n{P}KeEYmC%-PCClyTs}yo)Qhx
z=;$#i61d>!+#q)Aq1_R;8y7Zs8RY&qP&(55#`tpKy8^Dfoe!;+$jxkAdV2bUo9)q$
z|GeY8QL52seQ(*N?;Dl=)$qlrFL#=@O^iYBjU;z=k=d`Z)lF0WCQqDNArdIrJ)z7(
z;GB&9p5^=9?`U#wI>{r+er%H99gTx0B0X-oP1!Qny}gR@gvCaVtx3fK6RqUe^&C1D
zs3#-XBDOXv@!FeKH)GFD*|JSc2QoMWr?<L1eYU>r?DWrJo4ONu3|mbWzL@v@;!VRq
zwOHk(FC7I(T}(=KRGgeR`2_dpi79^G-5wS8Y^m;qS)I?1sw6$hiOW}<&Js{8c%jX)
zq}|8YFyE}GqFnFwt);Fm#g|lm9sX#w<gSI8;GWPQ55o;N6h1rp<%&*N+~V_1&DS5B
zNQIpjYL`-b_*sVM$%%Z?g#qk^IZwjuynW6roi%^!mVU1A`Id57=M-l51|FP$VUKU|
zoBQPr&lYpb#z}P8zBd05cJIXZE%`Cr<@-KrHU)Ql?z}VU|Ho*P%c7Id%x#`|V!h1t
zX{<X+7B4n?lIgv}?Bm`akGj|Y-oEMi+8@8P`}Z%Jzivk58<!a$965v<Std1TI0+hb
z1k9cM#blxZlS5GGw(r`_R!T?1?$2<qWeaiE(&t`z;I+oeNu4Kmvl*E9W^wTpJ@{+>
zTDf^!m00fMhxz79HO1V5^}~f!D_$QEb5(l$`rOC8=HK@5eN-w7x^w$*R^vmaefQeG
z-_Pn(>7CkKn-t(Z$D=&(&@{IS&2^?KzXP`3d}}e$x4v2E-A?uS2fW|cwRjzMNm7YY
zx_`RT)9CUpVbM<}`@0W$$ZYceGW(3Qaqgt`CY=*k)a?Jq#dB$QOJAZ$e?sb$EoY49
zExjW8@M45f0XIj;7SDSE{;xJpdBU{0#w2jrjqtRI^D@8eOz;i%Wn|!gu8{cbY0}CW
zUWd;dW$m1q|J945z$eMZSoWXZ(d7c0jw!tN;d${XW%l#ROuxun#y!V+j?Fl_EAG}A
zpNZ!u<}dZ+I=-dkr<`;vqkRG2tlj-gpB9(L9edeQF-0p<tn+&4p`(-2H<aJ4N*0q=
zpZLCH^6lkz*Z9l#e-oQ@D(s2P8IKd;`+X+;o4fi}RQ*e{deN8Rb9v;He=-%nsJeRo
z8sF1B&;QK-e|!Ian@isFbV5%*e8Sh&AndSoRqvbNHxn7Fxi_xqKgObHv}Q~BUY9fP
zVxtSb-C^C)k@8b+XNx+gnx__v_7=^Yps&KKnHCGAE{&Y%JO4$fUD2^Ok!+c6NvHQL
z=w1I+AZ(7}uZnrkds3eM?|G{9O8s!xKT)}<KEW(K+5S5x%@7JY6SUkb@{R4WB@A(T
zm)$z1hD|ltAhl?5nSkKO$WPHdk}hkXEZuQ!cg~y*oF}DTy!fk<b5Gk=IZ15uYdPD~
z291@A98{Fuqxzm}-u#&%v~Y$(d5oRWMh-6~N3NsC*eh3jVzS8NTqZLsr>(D7-X-b!
z1>WM<ckK>Kq@2EE$dzrxXlmFy@jQd+Z2xI3{fedM6x#z?s-jzFODnP-nlO2yp7x|;
zEd{!4kKga<_u|_6>Z;RJFHs5IxlV3s%!MCbzRNL)Js6>|(sN~pbqUAp>3Ysfja&r<
zgz_YUxQ`hzFLhkXc)9tlgm182Lq(YfM`6XGNBXjL&pzg_zFu0nz3I24dj8J_@9k?>
z7o63%{r`R5{-kGtJ@?!hq=S7=C>gleOzKtQSl_<soRW0RrP~t<)}4KGO5p(0N?)VQ
z^OwFXT)dW}pFy)l;-TNNO%okjB@)kgpV-yuVtsh_m-Mp>t5dFdTw?2xY+;#Y&G<?1
zgh<}K>w5xgb8hZpZ%yVhyb~o?ET-c!-A`8Xspny#b&7XSoN0Z#yG+?wSJ+qT>cK}-
zW5T;i7UZ>V(g<84<yLQg(<A$n4QHG2WVMSn9((dwwNJ1#CdKrH^KHLowB?!5fsbA9
zpRAsmVDZhw`G8%~2ATZ7la2L--P<Q8Z!cVQiQ}7tSLI)S`;V55d(>x3T&(Kyal58y
z<dZ+q*G-Ezf#K-sokl183?}}xNS9VFI@B`tmdAOK2B(#0i&9t(j54?I*k{KHnaz^!
zE|PTO<?VK94>O%`w)N)TYQ7@Hohp3ut=gXXzEV_H=AOMx&SkmZ+s<tMWqz~I9etqV
z^W#~u&EF^79yY~Y+-F5M*8dlDnX1uOz}9jpNI&2-`y#iyY#&mW9Xk0@R4+terODE}
zOPHk(xAC=I;bh!5KTUlt?`+!>7bdo>m@&P6-OR^bGu@wc%Xle9*YzI1aee1EJ6X$h
zt(WepH+nLk$jggetuQUe`-$zsXS-FFEHn`6co*Vw*3JE@@7bXBb+()97XDv<cf(DC
zN%Q79>!zA##T_|joD?Cb%jt1ZS8$TxvYPbEY`jI{cYauID{wp$x#NV5e)mm=>hH1(
zEmICV&08J3S*q*G3a6%%i{>Agcp>p-y#-(D>TAzTWoG9D|DDWX%AvaX!{Td`c75L?
zeDh37#O^fKw?DVtICrLD#}4BiFQ4Vjuqb3QZQ>8!mT&fWZPaqcr7Nc@eoqjdX>2ty
zd8;5_u64PS$n}gjHSPwIFJ4?!))0{EYS@xvvGbI^r%kC<t$p45tGm_bv|R03X{@<6
zH7=+ia5Y;8!`X5p)5w$)-1>>vzv*g3?^Bv|KHkCTdTN(w_tEgh?$W-?1y5{Gw3D=#
zbZv3-je2n4plnP+>BD)iS1Fqsu;iX{OI8%`+RVg!aZReRfxCcneC6REehYj0?p>}|
z;Bpspu_~S?q%X6K=i{QBlb2T9-oWVA|Kmi<!T0-~+b!8;bkZSiOMZ~t*Q_gw7OCs9
z4u*<(>&4_=3HhYIw(Rdx4}}|hAH4&u3w}1S|FiKaj~!D~R8nTLDsjyeU!tdEZaz!J
zeS3MoSj7H(y_fxLE$x?Fk9Y(-Uy8aE(YM9${fd=lxp!KaVjg>XdYhK*HSy`25&DeZ
zw2v=Se80Sd`0sS~h)L6K^?5|@&lC<n5qrh%df+U}3)@_|b>eq+J>Ik^>g+3zxV^K~
z6vQ1o*GQY?CTj)o8utr7pR1ANdGyT0<c<o(sZTUYj~jN~FXrq`<9%M$#Jy%C>){D=
zru2N{U9J4?N#va5u0V_HOVoU2`oApxEcxnW>b&RgUUqz5$27wvSIyVxSJtItMk{SB
zSKMBpXIJw)ck#_dTrLl$MekDn_a*bpOyk*#iAJ*@95!TWzghU>KwQY`pqo#goD?pc
zd?;nwDd8#ps?G*IiT~DKk?H@kmwWyG|B_`!SJNN<k^J$ao3l+q)L_B~!Oxnj7k_Wq
zr}oveE+(^DDyey;=W3JVTMC7Lm}qAiFhAl5u1GsKqqEdoT&d~g!j&fbTX%0gEpB}O
zUD=TWN3&%Kp=<8#l6-xA{h?o_r%!%iJa%MjVWm>n!#_NFVXVStmzuoZOuPDELfF${
zACo|>@MkKS$1_}h&K5DbeyZ^3ndCoQMorOWo8Htq9a_79ap_tgamK?ltoQibT6v#4
zn3KmVcczRAOJ;YB^t=ueGZRx$akZ0vd#3l*T=j}Lozau?J;!$1E|1rYk1S=&lw5+m
zE}HDN=sADxs>{xvnDt??8(ygf?dVf*ySuGe-D+!QXRD9r%D|mW;ajDZ+P|}1T(T-^
zX_F^cXv*4<hYlfYf`rY@UN<an?^jxsYI90|qWuKvwU_3IC|OsV&3oo!aY*^l#}^M0
zGwv+eDH(6p>Lg?=e`vAyL!UdI#@jY&A6NK0WsSA#iW8GQ<+?<e80)7Q7B{r$REYNL
zww#<?x1{0YgQMwek9dmDnZ32jD!TQiWj2%a=4a<j6I0J#cYG9dz)5Y<7J){OpAV0H
z+G)J=l093ZqvD=x2d~V!7PC`*VNt`bODvT?_Fd+=ef~!xmsZ&NLt9oRb?|OT$lb)=
ze$0P~7>~(o>)riw$M5=PEp)k>m2rKI<vckXk%fvTuAa>NHU<|`%u-U*ldX#%q_lWm
z=(MzHY1UO>NZu#aT3Wm;>Fl}M712vg^wNaGjiNcD^|!8=apTiwwoOHAjJR{7J}<KS
zDkc5xmc_aml_I7>#uBQ|izZz$OPX1Kl;@XTu*34+BW8Auw_8^4o$}*T_9n@$Eyjx-
z8kv8Z*$GYJSZ(*0f90pN-dRaUcZH^X^yi+_=3bXJPiB_b8u2!Tbs=1Vez!g^n=F4;
zU}krqpx}!u`*bgRT*_qgxO92V!=#McVP`ky+~iVgth%tUws=j%{+le4w@mYolnO1o
z@FCXFB>$WN&pc(f<pBoEq~^bkpB`AC)Ufc$=jTByGJ|-O*(Y(9Pl~LSdGaUHeq+=s
zj^^aDn$(ViEZ0)n|JX2k#&U9QKNH($A1pQXeZeyeOF8xBiAQH2wohf5WEbmT;CT9@
zu-j7asSf>lcMaaG^|vrNck{+dn;(65o|<G9%Uj*MA*-7`_3-!0&mLZw__*TnRL2{2
zA2ibZ<|aMRNReEoY_m8yX+!$)JQ2+xiFXeeEan(7<rWC+`=l7FCv7xy_VlSwmYg)>
z5qv0UA~j>yxyKJ4CbwNwRd9W0W;9<csaG}8Cr5soUR=}NGxfz6nG|RJP*(Jcc<$wN
zPub1*@pOkLXN^obwAbcq+SIL;2|r`wb$3G8ge{l9q&UrNwcfefh`S{xOX=9Go?lbD
zrq|w0e<Af{=V!Gn2_yIBTWXgR<crVhOj&X!-AL`an@|adF=N)HJwg|E&sdPb<m5K{
zDN}I$kp?9Obxw~St+vPO1U6qY^5<ME6TUo5xA4u8!Y!E>1-Ql5yFA~v_UBGcNeg!4
z=emxo+pZ^GUAC5E$x3B5yOUr3teKydC@1W}JR?`v@U4<ks+=ZIHcQ(~)BEnHxR)5m
zHJw}<XcB$NNPm{c<moI^=2bNEI0{cqo?aQYEXFk_@!#wWuV-NliHeEI%MZ_)HnTJT
zcuk+qz5Nw0jpkU0<})cNrkqGH@-wJ)TzjK>M{m;ecZ*H3w@W{|lC@VrE#j5H;hP-X
zKNlTLTv#zT@w?j@Y45aapKr_eACTSt&16!{55ZR==gJCle51D;ICk!seEi{KshQ5t
zmvX+m?mNTamd)?itIj8Voptq2o1n{l?b8pe+beX#6xfb>9l4NxCM~RjYm)wjE6Z*w
zIx0slJ97Qm+1Zb*W}QFf;%`?g(&|0U>DNvRBjL?HbNsSgX8wMnnWZTIcdo~?&#^uU
zk2ELBg?^a+J7s0tb}!-8S!*PpsJ1I*+W7sJmi+xXXZ4j$UV6{>-l^~XKW9-{l=!YM
zGxvY{+cncY%ii2z?TcA0YK^W;-?e_J$+t+kPV#t|E&q4M_IYnQ6c39FRtBB4YY~V%
zA|Wi!y}*!h_TjIyeP?f<aiQ$5Rp~+Be3QTov7pBupLQ=<TG8LcWVI$mVEG*H<mL<J
zij9_=XZUyp2hCcQef{;uf{RKycXsjS^n1L_b<fEWOes2>@pG3hM>mJ7xm#b*%9(ku
z?lkty_D$P<p=`V2vWirj`zx5^<n1nH%n7*l<6w<>>Y~KBnGe(crQC7wI;rII`2EGb
z%3UJ5=RD%rw)!%3iE4VOSv202o>pwbcjkUojQPcoCth}c*W3}<=d&(mfA)dH%)OkE
z%St2{`!+Q(JxH53Yr5oZ@tfgM51+`K+ne|Ik%xExfuG#g#gguUW-|*!(zpUVKA&oz
zWA`unbLG=XQ<;n}S*-ggd`u{=iI4x&>@yCW&B^Tjvt7?-<efiZRnFutvFiM@-A$4^
zKg%B!(W_b~=CM>$Ws8XT<$uc^&+{z2VBp}G(O9s=VE1kH$vsUzYB%rxl@}BLxZNXb
zEt82V|KjZ1Z6DO;J9E6>Y}EVw%E}b3>2ovU7Rzu=ker;k>e`y9K1VjTDnHeGK2y&K
ztTpanxS~~|Ah+v%@H9=k<sUmQ+}@hK{mHi5dA|eK8eaVvU3zx%q)A+MKc7sN|8rmE
zha>B!$Ws+f_STB;^Vjd4c6(0b8I5C-b~P5<OP_^#ovpsBU%M~q*~DGt0u#9EyhNmz
zhw&Uy*JfI#F|}ak?!4rqCzCy=97th_Q}{a9bF!L+!i67(Mx{)?d^3Cw-r3qAyZift
zT~?(&EIxIOGXlPU6e`x(c%h}}L{!v?l22B)$ItzaHR0bZ%B7wtsvpKUdwZVgrS(GF
zMOoU}F5l1WDG*vEp*T}hv8=A|L8ZRrm7|Phc`+@Ssyg+j4O0u-q6|!mAO3gAxmB&i
zySgPHQ=8v3kL$ajtJeMQn1%QK<9y7H#O!smeRuZe83iYW`bDDW_xkM2HmzaXpY1rs
z_U24G7hW&k5<8QbpOf4eO%F_HXH%GZDbY$e!T;#or<v9dD>$0vswK_~*eQ7^FR1%B
z|H~dv=1G!AiZ5xk1zVgKP;KK<|8w-%`=-s;D))$_-1q;%#@c=C(X-k4Dm{01EX)ZM
z$+*K6-}{^IZuJ+pwNY0CY_weu3kkTaId*4qz@F{zo9Ar4cX+$8#)1QF*ESs4s8+G$
zt8(4nH@yoj_N22PKT~O>Gq<d9Cd-~<&XdCv%gcFc<BWW{wpJuP47kB1=3XP=dm<~e
z!EA2&lcc}#|5vk}`giGo_jJA7)r&sATD$7mky8pEuDi`QN<FpqpY_$qJ?ZD?O}=_2
zf|n`8Jz7@r%A1HYkMqyf?EL=s+D`2>x%p>=l@zxNbSK#!OL%PW>2PrJqTUPB-unD)
z47|MUnU`yv`s6Sz%VzF;b-&{awPY(=Tek)*Ka((1$8>e5@yqXSUYBh)8$X=zyYywd
z$G^`HHfJu8sJ1>J<)KtIQzgK9;tHR)sjI^lYJZ=0CT<Uhu9WGcrmo3-wGz*CquQqF
z&PseY>FKc+Z9(Z?-r3(5)UIB3Y>t=r`Lrb&_I5LO2`$|6wl?N;z_(^0m7^AQ>V7_}
z7@ABn#mx7It_+h_^`2^U$oWVrpX<~gXEyiDiM>;FBtyhJQ*{E*;ycEwp;^5*T-^fC
zH44Q{JrK3GOxAe5;Ns&4!<Gn~Gn}PfVVrRyJ^I75+3!EyoMWD-eBVLIn|odDulwzW
zi}x>4+cY6E^V_vmtyZPklDUO{E(pGPGV9vR;B?-@Gg%YvDX;zU=5zCg_Xil?UGzLO
z@vr&@i<dI*7AL&Ax4`O-q^3pfJCSS4mK}0`yLRWz6BmTK@|2=JPu0IY?b>0XtS=6%
zP9mwMmfm^KHl_xjZhw4W-deRFt;T8DS5BLxG;~Zqxk}?q_N}d}{N<<hs4UxNaQR;D
z_s|tlzmLWw{QF)1`P!9l`hCxITh^zs+}&M1f1RJ~uG{+~R@rRd;~#um?7wN{`Tufj
z7yn*2r&1-yV@=#YcSgoc2JYh-n=jman!ZuERf_-Sg-M%K1X$UYEUWZ;=FMOp75em;
zUKo>mx0-K9i5}OfYs=*e+kU5Q*`dj!y=cjXO$rG@vXw9P$Ndudb=OtprbKGczgb(R
zPq@9ZmfdHj<zbzcb8$N+bQhYu-cjfyxYhM^_>8NcEWM{m*1Op?_!!)Leo0_u$AJmz
zatBwxuk-Re_xw`(#A%lvEjM(t{C=l3@m%-&<n0V|Y)-TspHh5`f6~oo3!Uel%N1pe
z*=^yp+^Snp?dA-l(mgSvq5o!gc)Vn~opI}K@%z0TNtd!sghTWTVvl*RywhQw8+(U&
z%A{FsFYW!FRrO70Y>rT~`gZj6dj97MMaOjyt~c!c^Ch@%zUHDU8J0Yk*T?Set2?E&
z&-KkD?%fRzoQ#GGzj+5TU%W5z^J4okp50&9?GDgTle#K7%kKD&@@2-{r_J9zyYbH9
z)v~i3H_ERt#61?fedFi993^`l1(Da=-a1Zv!J(qIRM|nQ<NN77lV4ulkjY%Kce8%<
z@`ATsp39H0R(5<ix2%lc!AjESM~T6%=ZoXT4{*%)Ig%@FzFe$Rx9aSa&wG=e2})LW
zur5B7dRs{Fk=oi%r+ZGR@+nTeXu=eAOJhRIizWVxoa@f8&N6e~Q5)W)TphPC%C-E>
z6^qC%&2wX}e*3s5=<C$l1uV|2vLzfJZ$&Ko?#;d9<cv*!MPnw&Zz=q&R`UAR#ND3$
z3tbQYir8Gpp7-uj<Gv8Sut@?|TQUy@{7?&dKJU+o6&{y1uun{UxTbhQ=b}W(oju1s
zu2N|Ic3rwl_~ZwF22+=(SzBjRRNeZKdeFz*vfvGi?}41WjU0|v<%Mj<E;0`LRVP<x
z^v(5u=66v@BYKsA@m}SRe~+BJ6L)Zl_aWVOwKH~k|L>g+*y0nkHeND#`We~78R1Pe
zQhpwi!jta!oITv~KK)<LzW@VG*S707R#q`(u$_LMb7g^+S<dZriSU*8g;Jt=rdrON
zecR3H=~g+T_A_aR53AhQy#KF3aQ@!*soLQQZ;rg&(|tX-;BJBPYm1)W*Ls|9OK$P~
zm7XEtHg!W67r%+cN#ByCVNWYW6m<eL+U(Mk&m`^b2u?qjWVpS#J7m$$yDEK}QQHgt
z`~5EaQn}ah#=dHOHNSbR*2;COr|WDo$+>ms!LKOGbu%h6UUF|awr+Z@E_<Am$Fiw9
zOq;JAE)KGrRNb}wN5*}vn%TZv*F1UfqJxR!Nz?sHq1hK!=6XNom*hQAzcn*Y<Ift7
zdEND@8$}9F{j_w^dNT3U3P%-NPX(b=DPheEp2iBh1hR!c<XbE*(>ir=VX5$$MJL4$
zy6)<G8})Gc&Cfftw~9DPTFfx}tp4TAy{W4|WOi`zx^xCjoj4`WnWI)hywl-Z?T$%7
zJG=DMt{0y#=vAM3M*npQziIbB&5OYgg)?I&=N}K)u47RfW?^sMIq8<u5iQPtn_sHL
z`$oBH+IzKp2|Vp}E5*|I=iIa&77o_-2eC_oM7hMRzscAn6g@MMYh_5`(Vb(=YhL=g
z(KPz|<ta;dp84n^&S7XB7@2uu#?8(<@yW_HZ?Alk-}hf_US*ob@r54?18SZhXzUO6
z3t*U(c}6U=Z+GqOb80KY_pNE|nY_A`BlqD<o?PWQmoDuL(cRzPqY`|}sV4K>YDvi$
z$6~+440gdaJw=&QKX*PqYrR}Iy7^^y*i$#f%KpmjMn1gW(w}yw^=YTcz2vj}_{m{Q
z+(XrX9%db<2jz#lCS27ritKinl9_mU7dxj`%c`i==i675>Me;eDEmF{Z@Y#lXMvJJ
z!zDXg-R7tUK@X-oj@A(uEjA{dIIq_~r&9dB{)?<$2fqzG*4&!mos&|%r#`W@)Q}L(
zyA;>7LbfVq{hn<;M#*e>JN7Zx-1KX{aC>)rzStKg$+oQ%8jhWhY;XH2EwTL8(a#4>
zlsE0DkKWgB(%<Ld#(7z90>hHj%2*3uq1+<xod;Ya`{H+&seN@RP}=xPAm>m<Sn9=o
zjz^W1L1MZFlW%PKp}FZy;;}}dkgXHeoJ|$7RjY1(=c{&ncj8yBlJ{lGO3jBSPII(x
zVYqNDi@&}*%~g8w#FH~_O}(`s%yrpW1KqaAcEz7;x>rsy%?{oqb>^1P%=;BSEi32V
z&f6;X{9)Ye1s4?FJ@I{BYh+k_fBhe)r(b?DCM-K5oyx||-Dr|KH-`Vyk4+Vw&-^1k
z#?3afo%r!+$0OFC7HKo5efKt>d4P3&@Ud+!YgE?X%T&|Ltl*UmKVnmKP9;`Vvsm1N
zlg-FAZ`WQCrbf4f3xCxMG(B6Dk}TUl{QlH?E~45)XjUYP=;_U2j)^&U_e~YrYU6it
z<Fxz5PhNPo<#<oB*z{s`K+|La873`8+c%f*@O<9BqwV9D;Qr2IJfA(Muz!xrTqM(%
z&3E|9&dN*`pL^0L1lE3fUSo1JWtE1lThGC&f-40o5kh_nEA=c-cfD9pQggWWhvc1h
z`86>nN^!q4n=1R~sdmOUoGI#Qk=OV=XNt<RZ(5>F?SI%+qi=bBtXZrml5F%b-8?tA
z^tfS;ey+>2P{E1%`+wZ2;eYboNK|X4mU-s!e(ANUY~`D)d>fi|j$8KqdBkmGwA1ta
zlRw5k^HMcZE*v+?w6EFn=|$N)E1x}2gx2;J-`@3F;o<5F><iDA@04s2NM^m@bMEf;
zBfnR4GG}sC9aidb<4zF?l6-P1sKehTT_ehU-RqMaZ0e$CSd$}V6@B(E%rVkB%;Qt6
zDtqF)An%XhqBG7Fg7rp%_O;UmCL|brf5s*K`D2vTx{gW{#hd4f`aEy_@#b`Tsn@yK
zCtI@UW=mUxez5Dawm$-v&$>J{eh7NhC+Pka%H5%LB1v5Rh5ZZz1AWcNMH<-xDi4pG
z6t0=}MCE3{_F2D+`%8OgcmFwKoA#fF)8}!ZRJ}rHh_!&r1}^5)J{c!mj_O8lyDWdw
zNHkXErH>Yeq^BvDPfU+bU{mVSUH31_mq#_v`21DEc(&-IW$ztYydo-GBj!wQUKp?Y
zCTm;TVR_jv3bU44%Dkv<=X-QAYw8XG?c(lRZJbkHu4zxWmdwH~6w1fVnR%njU{k}Q
znNt!(j&wPs`^lK@^M5~koqJAi*N?(qPHu<!W=*hlZ;r0M)1<0xHetqjDXp>zh9YY$
zXCH7<7GYw2VeGPL*M#=nrAJRhUG;x<tGoHko}{NvpVuj^+NB)yG-k;|qn+!*G;Fw>
z+iV#9tJLD2FUtD)Y3haT{{Hu><>uGgT|02U<)~%B#sz|nEwPoeCh6_dZZEK%zh`#$
zkx6_<L=#otbb6WCu|8m`xTWeR{CvX3r~X;rzNGz(w~e2ly3HdrHu_KT(KE`@(Sjyo
z@)uk@w-}u~qOo(;4TG*uzo&ZlIC(DFX@_49(=U>}WW4F+jcbSZHMa-sQ0NwsQ#vRx
zgE8cP)ZM=RZgbJ7ri}a5Av>DRBq}?#@zkAi*|+6TuIfe2GpkqWYb9w+)PA|H#^mPZ
zPan^w*<`H?x-%(u#=@5~Kkvv6skm&RS*jYi)=TrE<*oNqK6*TrYB?Y1aCy=F11WA3
zCD*^M{?8Di7s(M{Yue_saz>KgXR$|oS1Yas2G=$f-oCc@%F)jeg5^AKtz*uYPc}Gd
zVU(Hr?WW{vGd0~rMP8RU^PBghm?!PbR5s3BCzsXgT(ZITOzG|!WrovxEX2zM+&}*^
z&0NJQz3|C`E6*pK?67OQaozaC8Kq{Et1^;zejT*Ry%oB8k8|rmR__0XHUH&wp0SyB
z)*2QwES`GvOiJIgX^lQ^j`?pcG>KN9OBBuKys|2&d*(|)kA!P2hG&1;8~Tc!eWlQs
z{JG6{$J%Q48uMJnREdW(clZ6>ymMCeq)aBUS>KEv_r@RDSh2%TEjQ(xmf$%roogJ$
z*>*Et#s-5{e0=o&b2)AK@inG%85r9FCV!dsWkQMB#+;w3Q_dLWHtqO!VO6T{np@6p
zk4qb;+$-HNPnoTI;of~UXRDNMx3+3eTkN_yZH<!Daa-j*Vb#GJSD$Q=`tT`|$>{Vq
zuJ1>>-Y6RNSscjVY8R|YV_zXLsip443C<J?W1fpy)3d~Cc?>smRa9i;X|7s!-!E=Q
zhikWZ($8hdYjz$eRTFAgs_e@6YciX23UgJl=^vBTU1DdxKDO9i?5UEsPrp5qtM-Mq
zZmgO7=F=f&=k`cM@a=3+nyfWhD1Kp%XTepGfM2y{m(%Nhe9Lajm5tb(rm9vTALth(
zRrdB)v#QQEjb6Q6&H0%Jn)xqTrkez)tyQc!<oLVv$GVd~A3|pNYKSK_YX*dzIP&=1
zl1MkERHfB(KWE?D#r$qr!mn)^f*~>6FV1M4wS9)u&!)d}6^EAm$ap;Oo0e$*s;=Jb
zXCHp<)U=FxAbQ62`ofmp-e()S|IfCmZH)A}re^EvD|)Y>c;CMT9W~OOI=OevU#Cq`
z;4;gcdoz_~?z|tHpFK48wC8#9^3K-c7{Sjco*TZ_Rf#%u(Bh__<q4J<1q)sMlCMb$
zO)q&EANS6LZR0u3PcFqx_x+C_SDvXBWz^}q^~w(ktH%?y&UW9rnw{`|;o%q;;msML
zF)v>;sddhaa!-uf>r`le)1j^Z#pQrd$<+!DcJ0QobBiP$wL4SZ?Y+5oewqDD$63y=
z+=4<b1>9tnVbD%%J0vLA&Hg^S@4MYUnKeGCM$KD4tnhqud*7s}$%!RdoAY9=3fEn!
zyP~Eiv~r^OpYL+!50?fiZ&|W(((Xs=S^d_ok1(u18DuO!Gb$~8Rpa#ABAhy>O4ka`
zuWRjSddQZSx5|TAI4)T=*)yu%yig{tBG16|ht-XYc_-tGC%;J5(!T4qbB*gMv9Q^d
zF2TyD-k(-ld~<7f*KA?a?)=CJfhSkFODbNOv9)0J0(XJ4r`>oZo~ry4IzJ~xGV$4(
z!ms<KUT=GAvrR2LLSurX%&GU2SL(<IH?3tiz1q)xU4l{Z;DV>DS6vMDWa<d)>)1b2
zV(lLTMz0f#FHAi)^}^>9U!JF{ZZnEm-`(;i``HeqXM#*U`<*{~2ud|uFm@ct*v6<`
zl_cSwqPM=)LHG^FNz-WI3}Is-HS78Ot0MN9bS~mqpQQWhXg9B-Y37v)7q>HC;q#fE
z*mADIH;9Mr#+qa|_V8#4nJEE&X$%ta4IJSi$Gu-&{2lV&qW$|V*B^h@nEX>aV<Hgz
z{9TSJb7z5xlhD#{e>9G)GToEs+ofo$%E5Z_NL0ksnTnb>mwK1K^M2J4IC*RM(Z2c5
z^bg#2o_~0^e0|%KDJ4scE-&C%-Ma7R35GK<oB6EE-Y)s(<CHToW6y^phtJ&lmUQZk
z<*_FpFFc%XHjSsNL#rYDUd{XuPojhmf6rWbrvGuv?JX<%XaBy_-ESw^dDi+{;n%s@
z2|gmV?|wcP5Q>_R?dfyri{b9bBWGSOmWcF8F?oB0bJpBXk88v|>y$3tc`>`jcst94
zL%&*>1KsR91dXO$nY4CkHJ5m&W3FC|e|nLQrP$tgFY}97d>aKWTF9%PUE<Mevgyw)
zoz$7DJ(OD~WbM>E@9QXivC-$_9i8et^@mr})DNA1qY$G}pcL=Hz0Rnmcq*@CfXDu0
zecDNKXFVfx-MliQB^EAZ>A3UvbCN34^cKYj9-$ulq%SutpMACa;HFrkwJSt5W|kGF
z?uvUm>llB)%%uuh!u*#%Z9OHkkZbm--%5er-W@-Erg#Jz9SWPhDuml-rPi~Dd(O4A
zXD*r{U=%<5peb|fMs5Ss^vhLV*+MR2rvqjhZBVhh>SB=1|L5I;mBQ2Kw2DT5D|(w~
zE*Z(l?-!Ps!aJem*3)J0?(m2m^m)!OMK`wRcS6>piq52zE00r5)VCY4FVx6Rnx2@F
z^|32-&g8=e)iYO_PM9+1(9t6S@9rxeEI#8^&Y4*1bJjiTsN&{!yLnfaw)n^|>OOMm
z3h(1Rt|ci|LfIzI3!RV0MQl&C_cPqEU{T*KX4UrU`wN5rWcx5GZ}w$q|9|>woKdI9
z8-ci@#f6!YxAv}H67*;iM@iAd?{_{1|43suKDAS?WXkX2xZ20Dn`;$pnr@5Mr1$!#
z_M{(jofxq6-xQ6w85e!mEi}{&5%f~M%+{fx;&YVwk=4DGU5-M#E@^fhc-rNhsni)Y
z^T99u)`E4F3%S>=eB3poy+HYorTOF;o(l>tEt}OR<9M_1kM9E`2ZiR7{6c}V4~e8m
zr1I~MRQK6d*?jA&Vfss>J2!R~=N&WI+AbFOSXel4&dIK*!xs-}$ER_`X#QFCE=j3)
zQfSu;0l{TKJnu`5UoFj5d6)A`T4(a>1)iE}eo0;3CZQ8wH2sMaI6kv-!CLOOvrNrg
zwxu0rQ-161)~<9ooa4OB7lC{K-)N^41YUcyT3yj4cvs!w-q^d<-xg&)KIH8jXTno`
z_-pKjq?1KDk-H~~R>_(E?$HXY5`UysrKJ7ue(m|W$L@sO3Y=P$x-s#)qO*UOkk*Dr
zN|&c<L>|krJH2e@(L0He6C$=H**?p=(fE4z{ieBh@|BG}8Jj=loPVg|*u8mgkA=sq
z?&GO{Hzcz^oZQ;Tf4_g7k8fAn6<^oKSH)6}orz4-pS(?U$IgF3CwOx=Nr)Vp9<TX7
z<?A(BAFl+hV5`NGL}HHf$r<uI*f7tiz+|FtoO=Bw-8)?$RL@A1Y|OsTzuq)3jMH~k
z+D@I-3qS3iF>A-9`D>Ikon}T_JWHQ>KJ8|6`ct8T%BJ=Em5Tn{Hn=gh_gaRaYvB>K
zQ|ihLs$D!xoI;r_ic@-&9&l<TnX?KmiJdd$N!N<GHlpsEpUEt>xLh_vWtAxhW69A|
zp*rvGiDX|}XPD@_^y?DirFK1+0!q)W>3YFo`M-bfc7_R?cm4W*eph~(`MY=ToJ1x)
zcz5p+Yt#~v=}ysiG~c~bIr!+^yLWopk>x+@_oW-vem`r!XQ|1T@LMxCyg7H~^PT7S
ziu-SuCS76MC|OW(*3(y4g)vz)bc&U7Cabtihhn_4t|ZID8Qgy19Zvhj)#G<(PM$95
zeZKGU&zS}HFSna4m9xM9e5FNSP(X^ejl1)Y9ZxFs1^Yw!Bt5p}pZB}e)}rCSRO&JD
zk8O(G@kLHYC$0(>o9BMB#M;jy;`LVVELNGNzeJyDG{>uJ_5A$9eP$Df^@MgVt`#DB
zqUGzH&Ytc)vF&?&E$`koCQ}Ws)U4n%{nF4&rIEQzT1$595eVMaw&ZoO{=Pi@{r}`H
z3G~khDpV*sT9S2T)yuk?t(+5!9hsDbj{9;thHX?n=rT#Ir_yMJ@N}jVsabmJ(!n3Z
zdbTb-qv$2csKoWox%x7PiAp1b%ZWAqmA#*`vg8j>C~7?C#8~S4;}NfrWR%$kt2L+c
zx&!{a3^01WpEvbSN9P}lN0u%UehQD=-fZD{%vGi&W){&kS0PXD_95ldi#Qm#xvChW
zd!%d@uw8vFF)>QSPWMU8^oT`I7TH%`NNHFXwbyRKx+0Gr_k~HGt&<L}<b802b)KVj
z?6EJ$6uP1tDkpgqoz!Am`2UVyQ^#}RU?J=9Ro$;%%>6L)_P>%}>gD~ZHXWVS!jGpc
z7xjF`eDjh*ufX|eox=O6;jyXD=bD`Hv;G`o&$YNgqh_+$S{*-At-{YM0vEBhTbkwG
zJ7xC%J}>{mz53qM1LJo)3a`GgQSz|t%5Gh8PNr!JR~Mb=(L4Auz%~ALgbM!)&O=^T
z7e#Ws%3k@#@}|h8V?WB@sqS}*)!q2<e(&Me)85X!>GfRD$$RVNT2>2zC6XL(xUAT7
ztdar*dd*WxzJ{Oa+5dD;!ugOA4b5N6-QR7T>anxmUcOmY$-HQ)?_9%+=WL!Qojy2k
zk$;Xt*x}7f@}?S3o42H1L&PS&ga6~k|3M$~_IxthB`o{p%OY8suSSWt-ZYdv)LWZT
z@cx@wQG)of&I6)#6Z%~5Z{jyN(ZR9w$=^kB_I(vwbQ!K@n?4Y7Tt9J@bf}B!k$~ux
zTvsd$7ci7_E-tJ#I`F{Q%%aWV)|SYMf+bIzzTEepr?-|xW$l)GCFdje)wGtrxp2{J
z(&42k?s7-&u`zK3vP5`4oU)G1plOqAh_F7VGXDZ8zmQei8JTz0bFQ;nkS^~RKO<j#
zj?Wv`&QG#Sxh83pUd|G<i9J&^<!D2#)2vf1JEPa?vP@t~N?%=Zc4p0tw|BQ(y!U_0
z0lg*CXSm)p-Rb$et>Uzs`imVqT-19Oy=k6fwc*&e&c$6De%ABJmWI8**<7x3Pqk+g
z<C6RC3;EP0a7~`-?#0is{AbvzG)@gof1ODx*K3wc?eNkTfBe5^v1{Jnzr7;gu5Nzh
zyHl@r@uWw0c0bGF|J-vxc#+oSAR+syPZy+hgnH=hT<@*uG5v$bqy>MKA5FTx=DOkE
z!p;7UsoD#F)|9XAo+9P@?q+rVo=jV-ZJQ#Cr&}~;?!DNf*gscg);9L4vh}Ma<|I7r
zVQwq<a3Ih7`obiByEi*NaD4aLRhe-hoU5_PJ?n;k?eFW??=skRw6;7wuasg?@WbO{
zL;R7~?t=UW#5^qoYJVmruDQ-USz*H|kty>Y$BC(%bjoJ^^ORq?is#Dl)$KO~xUO7U
zshH{E=BT!DlBq~V=%L=FSt`rbqL{N@UtbsJDx-X?YRl^^Z;J(9v%FZ#e1*02zF*qo
z6esH`XZoKzMT6s7koMH+3WvgY11xJ#gxxB1X15MsQgVIg(vnvTo7rxf^}UbaGd$tC
zJMXmP>iE@H_RY88)RT5@YqZ#6Qp8bnh-H;xwt^>D?hV7{+*gafzMIuM@kodN=i<g^
zdhItnt8`Q+ZYlkpcWr^^!o9XxMtLtpn)b2iFP_Y_E@FdD*UqO;0(S9k^7&b}W%vEB
zm$;@pZ|6RL$g<I|)Vh{U*55IjCvI&;_2aAI7FwzfIiHNDJE)in1qfbEi#Rpu8TX&1
zZk+{BF7>nct%{oZ-Zl07)0+7`pB44RnI`8RnkQ<w-{aT~_e-x2<mKkdMsgkx=m}FU
zo}c@~<A}<P`;L4UxUxj=%@De(KlyQt-QO3oyPtKv-dN65aNV>>?M%#`OKjg?X3Jj=
z-m`<_{rua@Pn`*nHgpW_Y7AjHDB-q3V#WuzGQkh;uWi5IcVx*Ewf!uweg+<StkcrV
zKjrbJij~|&6+7SQPgY;RmccwXmqB`^@t6J<ZMF$J>+Sixk`BMR_{&4`Xy%TLy{kkH
zm}Xv?Q8J}hX7R-Luckclj`CXchtaI)NMXTo$!n}Dx76M)+g|Kqap`pG_b<<CBorSW
z`dR$<X59V5@yx%zI$It2$k=!)Ddym*(&Wq6iaIV&Tf2MZ2bKN?h4jZ&8)ZI~teo4c
z{_3E5{5IwlZiyaNx;xF<ZESx|uikL<+3ka0{)UtWxtRa4sBUqSop-SI#EU-V&h>LX
zTO8^zcU7La=uxoZIo1Y7mDUf+0glNjn;E7r^PP38`TPAwt{KuN_6GMUu*B`>6rHl?
z(#mWt^{-D)w!hzeJ8%E}Ns6l```PrJ>EYq)7cwq%y>@zk_k^fVmpy&=y#B}jwsCj<
z;jeR_wdad!cQdrRCMC&mZa<MM7Sd52n-%F3!<3~Sz|`k^B31g($KGt^?3<g;p8l|_
z@Y{t(ChP6t(bXwmOqQrg$|rcP=@6V6uxd8bMdRashq^gGD&I}H_(HWh!}#rvZ8`F(
z+vDo=Di-lDd#Z9c&uUrsBuH?g#Pw@;UzX{xR!lY6Y9nK3TJdexRB!3;k_JbP|1Pip
ztMMpsf(Vbp{jfa_tr-lgey`l-r}QpqX69gVYT3MfUB7n5%GXa~G*}{E35n<=EH=OJ
zXLsFVwK$#7mRXA!o-k+$KVK!?+f(NjyDw|*T$3V}58Rs@nSbpx_ggh*N0u$$qM$cP
z$L}$3Yk9EBCNZ%{tD|}2B7;u}SN^I>9j-9*6=_%c7_>6x%o3|jm8-AKnRD$@+Sxh2
z@;QZnw4%3_G5bEu)~tKJ^xDUQx~KC!d4uA&owxgUVb}K;d>3;UPkm!&Rdj5^p-V@y
zE-olgZan^GuH?7d_hYh;vQLYwS*!Q$nYzf+Lbc5Ka&vQUo!MztdrnE|+lo#FU%fkf
zLr;g9oU>@StTNs5f&g<0-@Zle_1U7!=eMM9YFi!s+j6;yr6#Z2X67TVsX{d?3pLck
zf{hK2&8vRsS^a9`a*H^l+j9R-@7<Pp)5LFCHtUtF8<W@XJzJc*_)@lm`)-Y64Jlq7
z{@>VSrOk5%kKJbPF04>l{<(Zf?U#Sic2m{!|IJ<fJn#4?kC$?%#3sCs^nDrsZ^q|X
zTj7=&LibNfD)GnZeAGGm@ZYbK+ryf7X?`{ISo&at@84MhW<nn)_)cS8Jjb>8=r!I+
zC+&5fY0MC@=?@I!-u|C|?-d4?t%goduV=9sWnEce{B`l99GiJdUxj~ovAF*p=VFFb
z$2RBnD^_UmJzd@L;>ya)TCtz6@BjDJ?QZ$QR`I$Xk*5(${_p(OKCgDk`FfF$KYBHG
zrV4cIn73p9m$dNNF;BWad-PvU=W=2Da@)w_<CdM)I_u2t>6#Th{dM-8Y1YL}t!Eb*
z_+Ii+))LnhdR#4VG+=Yu*#!-KPdq2&+(|hqlocViYF<g&di{qpO>!Rm3}Vn)E1zl0
zK7s4?R8IwK4rR-UyxQv9f@GW@N|kxa<-KNFWj}SJLE)#A3H<KNk2O2Czjm0II`RD0
zjM~222J04S1f8o2y8P+}_j#M+2lr*BIOvof+nBD;!O!>Z{`SjmU!=3PPO{uTC1#KQ
z{+T(mU;MebcX?lEPTKG9!F3ZGU(Y#QYI5~;{cr2Oyqt{w|1bT`dSrIw@B4M5Na5F-
zH%#1*MfSXQ>)G;rR>6i3ADwO0N?*?{uM7w&u6q90|Bl@REgkiqm@{2ZuXuQG?717A
zlQBPS&g0<B`E_<D=Q4VmuWkCE^p+{+jr290??$Z^K}#nIW!(^x(R?0XqWFCJyYHJg
zmhxAwWce-O%;x-IEB|k8xtDL!KX}9@pPh8<)-A0Ss%QMqJdwMXeg3O`egNme_=0~c
zJ!S+&?@Zflnj0~n`N+0Q=PY^`R~98OaoJyZ*B!P$e2&?b)G#NZtGgdKN$>`2x%dCI
zsLfLadwcu9Uh8>vzg|YiSG`>Ny1(T7zrVj1Zr=5~)W2WOcG?Qhj&;I~FYhf`vSiPE
zFAJ&X?t=XZ!Wq{TCD<n1jpqG%e^WV=A+zA*=cNY~kEVV+n4oR4dFSi1Wfz`#{JmB6
z{T-|MyocY;|6%RUNQ!Wi@@GuGAUnCn#8NzDkLirEz{?Z)T2*XTNvv^8;%!@+&)9Jw
z@LgWD)`RU+57%GrxZ$2$vv^;zy%vM+#7jZe8|Q~!YkOpUGlcU7M@r7Fb88uP&tOoW
zS3IkD&(+L3cYl5N-zpwz+bN|qH70cRMHz?N`_4OLm3<3lotgM|_qPW>4%EEv;+na$
zTsStltWjmlx}-bB=ijE^zMjN*MD=!8?`_?cW*y}P)*Y+siVeS=Dn1`&*b&OCws5oO
zX^%%&Vv+)Cy9?XCyuN&O8?Q`8?viPX@-$yZI>vnO`WUZZu%?pTAmXKcWJub&Xp>u)
zURYT%FWT|!RPmdQ$NzchH&63Wl2r;#-2eaX*0Qs``?s6luQ<7G??*9}@Ev=<Jkq{4
zOK3vW)}RBWf{g1jrz#fAIPID;qnqD6bzR^M1$CKnogl??cK`oqtE8yx{kp4I<Z;+(
z_ouoE?-x}ZoB2H6!6<i1Z9}p1@s^VO+xN=WL?+34uJZNl-oE9-GB<g~g2xkX-^<>5
zK=N8>V+v3IL-wimljb;QYT18Tb<fuQ($lNq@q53m-F|P^qi?tK>tl{A5f*Ifz1w`r
zeZT3wso`-ym({(V1v>I3<nHP;1^X{+<UjxHSCZp>a&=-Hzf%9KGw&NF>Y1-F3+KJJ
z_on>px5o<}RCZ2sDJpB-=l!Z@6MNXDlfmWZ<F~YYydrWa=k>X}U#6UU`r+2Md3@_{
z^yIL6ZhG+Xac<{aohSo-{veZ<DNkI=CM5sf6mWFch5D+g^R1;ObQvA_mXZ=}yT_f|
zqIXvyb5qZX?xjZ})Xqg@sL!`JVjH<`d83K*uB+;KjZut7mFHv`9RkxOU(1^9*#7qB
zh68NdUL|cTwGxnsP4v#lH*N5FK8tsE)WvnVHhJbQM<;5!s${B7;C7RAxqhyB4JW&K
zs>s^yGhMSKjW4Zxs&QD~uJX9tj>r6Zcb`1Fsu-=wQsi%MDjKaR*L3hNZ&7Uh%}TRZ
zzgJH4<bK3)C4kkaP{jIU#b$>+b5>fYT79!({+cZ-xBuq1Bf-)ygF?JAk26+fyg%-C
zEAR3$KbNMXH%0gF5?j|Ndg{_S+y6Qt$AqGfcHZeMoO*47*r7_3SK$}uX+(7{@6C3(
z>GjOG@AA>?%g-I&m9)xAUCD0P8|t{ft)}X_;Nx4f^Wy8jsjiY{jL5m*bhE(Y>kBL1
zHFZIntD-06o{tmd*i^Mn*30sKbq1rGkXt=_WvuGlyJ=;*&rYm=6{PgzyXo~9=K!4#
zTteq2uCx9lwRe5p`-$^^)Yt!7+~Gbsuq1NA)&EETe+eq^a}TjF7b*BDs>#oPe`>H1
z!`z#HUS{j;$t&OI{N3%3xT5ExsjO$8X~*+aL?#P~XJ37p^m*!6ZdI?Bv#m;3^~$*I
zf8IRv-fLgWbcgHxmFK64^G|ixa^g+0m>h6)kw~$iVN=A?qR7Ld;+J+WC|_@PBWmkQ
zrOnKH?N}dIuh{M8`sde8cjoSXyMNc7tx>i2X_DCLelWK5V-IuXlC0F+{=}Glhg9$E
zF1Md;nJ?-xJ3BqLfVKTy-qw$g#R_A!-j;s6Z{_Y9wCvipgUjb+MVIY+;j6FovM`{(
zh<R=9iwlo+ns)@$7`1;d^4j(%H1o*}&YvZAeM#|!XOyS)^lYekq+U>Sv`%DBi0HEP
zIn6ba6^E*LWb!h<&WcQ$e6Qfoud?@h`)@=ppWneU_2axm@j0b?VoOene!F&i{SDji
zwk^*3$K7gw+RB}ey0l)Gdzsmu%-HBT@|m~4rB(&r?|9g}Cg*a|5}U}EXY`mk)uRJ=
zUdQIl71N!yut_xNQSWlT**O+*$MtNhZm#gRdl)lsZ`td&{1%(f9!rzCxtzUoS+As<
zXAEQR(N5Oz_B$_5`Ekr)Zeeljs${<yf8w>fV1Gulz|!01r&b1SUC^K?FroG7rK6vh
zewmx(=p<+;R`*r<(mk<U$C$%UL={A~hn`%Q{XSs2K&h$jB(I4KpBgm3E!-lh`0b0O
zv4Pj)LbE3o(+YVw0$aL*+tq|mn4Nw+!?m>L<>lq`b))uNd2GBZ{>1bK@s-kU|D^h?
z@4M_#oA%vBv-a30qt0sWqaJHl7zN6{+x=Ln`qRts2xS*eWsej+spNl~OkafczS+8c
z-}cSt-g^8j?di4o$0EaV_sv~@_r>dvKj!Lts&Tx(BY5jaHwj<qZ3%Ir-ySZHkBnLC
zw(eA1!9`U+o~bXUIlIrxxvXCEoF!|eY3!jYGq!|KWA~kF<BvZ0Cd|@Mspuy<*W}>}
z_J<yyRttT3q`hw2^!vXgT0MCcPv<_oV|i^yC3p0uH04b1rR$9B{vOi4R{o*Ttm=))
z>-+fzxsCgqZi_$Ia&kjotkteBKXQ(;S?|vFe$82|d3a^O#?)3_@AF%ios~+qKNh96
zVTMuhOm~GR7pwm_pTFa{VBM;<ic79$U!Np7|Cpptb?j5SXEWkTZg6hDdt=qxD3foK
zcbWc9dJ|ac_;uek4~<muj?1UCU-ogNA7ecB$9utic~={W=Qm#Ic*#hg(_b7rHCC@(
zqvZR(3kMvZ?p_zv!13!juigps;M1C=WrBer0uR@yD6K0tnA*DT+tyRpd?$Emgm!Iw
zvUGBlhQq55vF0&P*DzerQoQH$blK|WGwy6%eZK-G&dyP?4PMt!DsnfoYL(8^xl0yg
zEHGWq5&Q14!w3IYr{C*IWf+I&eU0$o>74B~S#aXI_>Fh2t&Mou!gKG&beZDy_APge
zm-|n>+?~DJLUZ=wH>Z_yttvB>sulk@Ny%G9ZE(BUB){h<=lvz0EV2`OlKbtib~^O&
zf3*x))z1-D=4H23Bx?G09kGqsa}R`{(4Op&7ccqg{hn{jtg~&jj{asycmK61ZR(ur
zE}rvYmW|b?O|01h@AjSJzO^H3Z|VLIA=w_eR~Ol`7o15sRC{8JTkTqR=czwc&bWyl
zxoy_Or;)tG`{=F7{(rBA`mKz;b-qSrLdq$Ps-)`*;s(=|4sQ0dKF#+gD!Xv@wrF7)
zw%rqcDQSuFd)ZF>rMdNpw05ICm&obOD`ecl<LeaH%e&e*IaOXbv?WUPV53e~-s|JD
z#a7t_#Y}w75|Cf;?uoGH&kts+udkAJ)9q+Blsv|H;_1g6*4eLjrc_KhGPPxmlZ2`|
z7pKU@v=#dqgJVl<wsYylx2#fDnt0u<bLG=Ji)A)?6<Vk*ydqVf88yl6hG3(T!86wD
zlV2&XRPMjBYHwuO>BaLe%nO^%Hc3c$V$^fhdrlsT2Fb6YQ#F4p?on7{$C)zKm|gRY
z&w=$t5t{FH98y*txY}7+wQLjnq=<aE!Z{ordO?p3%Jg1M{LxlbZmj$Mk>>Fp1_e*K
z2^LGfJ47^XTsLvXp)33cW?NRx+q#79eyEmlbG7ZiML(HX4n|aHUX7d-V7MdcTkfIn
z!gE)Ae`lZZam(aWiUqf3{J1vfr}rJ<@XoF^#*?;)Pik1@<a?B@=()g;3DY~X*psjB
zn{smUG=a?degC?IRli*@H9y^UvBc%b$~y6<DJxH}UUhD<(LNUYzbE*Lqh~!oardux
z<zJ0Qf^$zSe;=#3)T~3gNye%>D67jXL{t1;nYhY9&!^w|zP#J`+5Gm(Y0o*#QX_YL
z&6alGqk87r`x9=mhm~DUdD+aC;B!oy?&y(~aw1IIOwc=NnpNQLI32yNYLiKynkLOi
z;gEdSeOyb2XZL~cN(wJsHU()OzM(QzZH3Q{E0?>j%xNi9yrE>YXYz-x(2p^qpKL$e
zzWnB2`igl^PTsS0FH}~yxpu5y;HL53qrWPrU0XBhRfK_8>g`v#3cmy^J)^i3TR0w_
z_d63XNyxbM$j>wOY)R8}CbL|sXiSzU&3CBc$V+mVu&4Ujo+GjMG$f{9<Gkw3&=hpQ
zE_j1gRJLfbpqf$HQYpbz4CkM}GkFr^-Dps0vDdEKQta`hbJ{0AvV@7=bp2S(w{7_h
zzXu#%@zdN2SN>L1KYaJ=@%<CHXLzq~^RWJY=<?gk>-Q<vcI}YT3_8`d|IMWCHI9d^
zSoU)3rr#HvZSFVoZU&o@1?%?4>tDaK%EX?xuUP-wcGqSHO}}%J|K5j}m6dsAWxaB|
z`6z4a?RBxcOF_p&UM;^{dR=*!@r@&~Z_BT`hRpx^_IA15`hDv2Yd)3l@!R*HiQDdB
zspAI8n$q_%7aj`y$vNI9J4gObihDs=m-))-m;Fj|OaVvN+x~uGSa8In$@k-yv%b&X
zKbf@XQN@>UECSYz%HJn(ed>P9?e!`7Bg@g{7nxVNZf3h(zJ6}`)rN`FEtGDp*q-}h
zg0YUh`CTq!^N82))Njr?c|Y>(jF@cm7fHXL{54<W|9o25e%+U{^7~G1{P29T-sE&{
ziyf=pADEo`|5jl|)~Yp$(>LdwsrJ8hK=13Cyz{3|YSbO_dvonb6pzLIdo`accRzSj
z{Bhn>q3WO0oLk;+nEUzO!HWSobKCx0v#b0TmenH_J=gBK;LHDWuV&xqbY3xOsmFqI
z0dk6mCY}-5&T6%;>eJkm-sQm@oPnk-)9zhw{JzQ3#{RTs2mhb*4IzS#CvNDu=Lbb@
ziTU$sO6Q4YU+*oPUbP?B8GGGz;K+_Sx_b!|cVQ`eevMt%=M@{)A6eP7bCS~1)h;rp
zY$t~_+*LRjqy1>6fJKk;g1S|A4!mTjYWWd3^JuNe+l%R^4h86(vt6#RncZuv&e_?8
zdP=Itmx{kW)yQD4q@csAAhf7>7h9Y8-NN_<YTcZsYx>nEpZ}d4?5ZrNnt62kzi&x=
znOi4$sOfG$xLm%U-E{M>?e;&m3&fmQyKSekTaQAG`A-YM{=OO4eI1Wnzkl%jDt@&?
zk-JJVzdzVo|D<$D`$^k%ayR*Hzu5aeY|gE(7x|cR!D?&vdCN-=>fdi}|M%%s=-TQz
z4`!ZP9kx7r{yx{R<#oZkKQ%6Y^HTj+<aWE}x6^LF+twb%zkQkS?Hlu$Hq8lq7`FD7
z-{p@UMs1JZe*Jzda(dkH$eh1+Wsh^e-#mSuf1#(+a;ZIkC;nYpswZo2$*VZ;o3G2w
z=V#;2Rhm6lPMnl;=KE<6p1ZkIHTS-qcK?2Qa@D_ER^P0T|NHW-`dh|v8>aHN9szR`
zh1DDxj83$^5NMp>{Po8qj!D)+i*J2#VB5Y$L~*si<ZQt}C$?D4ymdUB`qpCU*YzuX
zOV;kt+yC_JCnh_U=3n93t??1dmxOu-bDH0reuD3xV{482k}KXUO9U1@napvkv+cI)
z`ga#D-e0lKsm9iRmb7a~T>F6ojWauDFg+DKC2(=i-T>e87o7?&uYTj~nkA(?DW{3)
zo3q+_^%+6-DleCvip`V`y6hbp%~L$(vip%Rjo(3M8rF!+JwC--Awu=1VTy5x25U>H
z-Jc7!-`*biS;qD*+cQ%3r%~pY>(^=pYLC@FSgO<HE?4<P@9Pw?!Uq#&)iR6jmR{c*
zv^mXpxs_>2xbXMK{q}W#rs+mUeYmyg{IMR%;$M3zKmYO!V&z=zKi`hKBzA&;e8q!C
zcK-S;9PaZwD^{7ehHw5M?`zY}|7-F6&6@l7KUOpgYb$EK>lfoCt+@5oH|u{dOyyNo
ztnW2TgnO2@o@z@yz2N`-lG}e36y}IpKfGow_n`Vx@rN6CtDZCetC*S;U;lY-W6nFx
z%`!W$I=@?XJAgG|dXeD$FTZy?6v^63q>IN_nI^B;J?G}r>vuHX`U!u$qO{Y#CGJo)
zOY6P_odE7@YlV28->%{p;+lT-?J?UPh5qj@4|cw5dMeeccxvLdr-oMhgm<oVar=CE
zVbmw9Pv?Fg+WGGNbjN}}ioYH1-21I4Gi&m?sVg6-a^BJ8R9X4N_-WP6dp<|`KZc%;
zv47S2JiMb~r{AmD&z9B}%x=E=s-^g>f6A)&Un7~;ZYbLHSt58-_p}og?8yx~`69kW
zX@$6~z36>wtJ_=ta<8*tuY3)wCAb^!R6O(y+mOG%Ja%nH*!BLji6Pw$5n2KElQmZV
zI9q8DD&wg>zjmMR&#En=>C1%q4ru>k)}IyiPnT6`MHH*P?ejUs`#ApTW|sUANLl*+
za=%|FN8NG7^hd7$xcb6t@4TvKH<oU?zB=;Hc`uvLne5qWPAreIin6s#W9O~=piw4z
z<ojdCj3tWG9a-CUZDLdAcyaLXo!266G6xKs&W0bJm|<pe>ni7|PE}2ZCtQ7A1@F#1
z>%4s0>{E%5S;U+jb9{w%oxC^E-P_E0riJdh6veIH%nx}dtZ>K=x9zDq?O7hql%;uM
zg-ZBBt8lK?*uBBa{rx{ae=pM3<+e01s@F?sPw2GIC6=rSd`b}$Ea&;RBxtcuV11(A
zZM<x{T1LsdmG^rda7eK|TE*ahWPR}KC+DvHanadzIg`EROO3hUj!TngxQo7Y+O%2a
z>XKuX*X8tdukERDXxO33n=0+eTVg-QZHv|}&Z{DK?zE-qow@3NH%;!7lT|OHKq*tG
z+q@+Um&9$DoN-_7?V8%>dSUa0-a6T=wPN@5aX5K+)s9fksu?zGc$ThnnzTcB|AD)F
z!f&tCpO|#7mi@cPl6ubd^QTs9k^lM1ob3{y<+|llgH)zE8l|&edV4+pR+{Nz?zP-o
z{}qd!*?xBS=eKi;&ut2iue<3dV|XEJ;`Xms#TRevwz$fx<GH-9-eUgyC3C7CUHO?K
zb%#IY_1TTjdtY6DxL}RzmX1^3ZpnFe2m4!{<9fktp7zM3>)H(Fj*>&1wJT*`rE)(z
zxBdL_^G<&csI+se+xslYn%lbbv8KTb*8tILTXTi)Y&!pV-(B~>JMT5lADh8;a^2of
zLC*^J*cRO1yDjanTz-=rvr+G?4{PU7D|;3B{LshbwE}$AKYykt*u=X{J6yB-bANwT
z@GlXI-^u-V-Y;*sUw7Qr>q>b`&izfDcdO68RfyaX`+4^LhcAPc>^t@E*OU1cH9MBu
zetF<*R(GrBc&y-|o|X3>GTlp^9#<ymqWD$gj-J(HiQV6}Z@>NJ<>nWzA5_ZbIk7+d
z_9<Imq4M$D@FT6CPVfaZWklKV`flKiuY7D;{eH2&Ld+X!fuASc-+w;y{&}X8QSP~<
z8BBcADmSy&|DT!_v*f$$^hiM$apvF^_YKbG?S0Mn`@!Guxtw{qo<36(w&Y(wd0YPd
zy-k<Hg61!+((*hhC1ZSlhR;N?x3`1O2WMHE<!-ww;}X-SV)gcn@w-KCEALL}yxi3%
zYxt%8==uGEp?~)rIqY=wYu=B$SFf#fuD-pcaPHop2gS`k{^p$Ke(R(&|D8P3lX4SG
zyyQRcto?Iw`L&(N!PZ}|OwPUjP4-%&@ME#SetB=Jb62O&%hsK3_T{m)+m{vj_w}tE
z8jNnS@yliC&N5S!O`V^6bL!hUKh9kC-*(wgGIQsX;MC``3TxA6uNJ;r^;Lc5re#+Z
z7w`5nYRzvAeRAXL#<(l<-z-;r(5Wt)Kfm7k>Y+@fPph@pFH5mHZ+5|XL3DKAsTG&+
zKJ%NK^VYhgh(*rojm7QhzirEI{=BBNren&CT!n&`xt5D|w_d+6v8(%~tNDz7g|qkS
zEsHx_;eB3Db+78t(}q_jKalvP=`)wN=~1oK*C~@dD}1+neSJN$|C{HvC9gBh-ksLp
z8Gch#^;+jW{>#sGT!qALuGh2b{o%E4ey`PrboJT$O1hVy<&mh`w0hgcFDt!$*KE0e
z|8M&5NxNo8E&1=^!7Jl3Pi}72tP3CHo(d+N-yU|wQ}(jf(W?0soxMxXEO66WF8Ste
zw(PBKN8MtxmmdyEJ3qIN+xocB1c&4OGHLNW^OCmT`K29w&hy6GsO{U@cxOj>-ISZX
z!|J%0USzVd=c3S=jYY0YVp+B_2u|>hNS&YIbcvzkJ16J)9S`o5&oa&5*grr1<2Uh-
zzixKAUu}E1<U{@<|H#eTa^GC)KDT-A3by(6zjm(H*Z#RD`1v}s>T43&7Z*ssojtAc
zmEY!Rx^E?df}*y)bkVyh6n_8O`Y6|?`=T8`)89Usc-P`|N!wMmHiPtUGP{4>%Fc~H
zcG*Pb%%dB};<m9b@jZC?^1@v8)mK-{?rlDODf!Sf{phT{Ro^$3F1ea>cUSujH=)@P
zo>mu9E~TGnWY$d1TqWm!>-?LO!8%M&a_{fb)BF+q;$863#%;GV7wv1F)b(rIe5Fm{
zag|rsS^SgmR=HSYesb|w3z;9S<!%pCS8*#{+razzS;XFNb9E;^x%Mx8ZW8;pbzkK!
zL|<F?q^0??W@X&7^p>($cW##D-)))|{H%8Oa=-a~voxm{&8YqN>$TYR4T74cXIE^A
z<$e6{k6h2|s5fzQ-FS6tR5@3u3J4#uF1;0U`stVUX=g9LS$6;5y<1yWWLuUf<X&1b
z^DeX3x3~6Jeogzf;Edw2d)4oaSNE2zzP(_d?bkEhVf~W?Z+7n9RQBk~O5gi!231-6
z6A!n2`MBY*P2aTqyW32^pIh>rnK#<vYOWC9^gdmwTW@T?a!!0Y(a?@*r3GKE;sPP|
zNkvb-IJhoRpCf<cwO+ZU^_0v8rJfQN@w&1Yn_D73H~U8{T)5{AuUW-|neWc6jqmR;
z^_-o4QG9{k&zQHjw-zqmUHN-mPFU>iZLK9=ckyn_JR`NCF*sd+(Whc-Qv+R((=Xqa
zc^kbtwEX>fmAlIAHmj#yTUIJ9pfdk+u|_RhqmhNpw)+1E^O#Ft1{{9(|MK*CT$lGo
zr*|*zb6s`D>fDKwnhM^#D}@X@kColq`TVxtspXae*Zh6FU6uMQo{D@o=sg*A@=o}{
zy~&<hvhTD!^wMW<Tcnq9ecRp=SJ|Aew@Wu{lT{9g=X!BdfV1&U^1iKWzMWkD+h&vI
zH!16?EnA;|Sgtqc!L_~7;j>NuT2GfVPV?FRdi|~&R^MMe<=irLsdw(FJ<QX5=PYr(
z{OsDJU-uszI=gNEz8_}n-;YKA_LJS)6*|r9Obfq;VgIK|pR5jSE`1%A7w$9v(_GW_
z@!aMGwf3`3fBcet^`Kqa>?Zel`_}T!nw*=D8f=r0wlAJ-9+=7IXrgdEK=lK^{XY|)
zX15PFv~r`jZVfZvw&|+&w8B4Ln|x)gn|<Dj{}tKcwCT}fp=*KjgEKEL_npM5!hG(n
z-OcWz)aoelh6!_*@0g)uJ+-4nSY*oO#@fF(3qOjx+sN<vxM_=wK+*fmoRFxqvwX$o
znQZtdXA?8yq^K-^+FO4`M}wDFChPr}CgJ$gQ@L&0bdjguPM$rTcWp`GWY6t?zpb*l
zx$%Jg#ywj$2wq>tD^c=v)57C!Zb6Nbp>cbj&wKP~(w0+QC!WgJ{5TaI5}|e>!Eo)4
zgy%<>JXm6yQ+8&Fc)X-Rce=XR)3>|UZdqW|nC^bJ?6$7FX~u;D+rLlBri;AayLHi;
z8D=S+kLBy1+{@i?qT^H7qA7poG*5pd(DCBZ<0a4U*ZytM$XS14)1%tMr%$cAG*KY3
z{BG4>HuDF?pI=WCdH0H0_`$5G&2m3KzilZ#q*c7xEM~<YSs^R!_4|Jni5evS3vCfi
zTQAFYE#iCJ+_HOr+qJ`;V=wM5U(?yuzvlW>Q`PBVTYtX0wR(5a0;h<d2YW*IFP$Q@
zz9{18-tzeWYAe0#?uB^%o3{Jo3Rjiung35D*S`}eGqBdz($6lAmwNwgHJAUL>U*u?
z^$}rRzZ<0a<szzMi{5RMDm;1imRapP|L1q&0_SZgeSNEq_mxXbNZ_=5PR+Y=yTAAI
zx*8PjoSFUZcy;q7@vxsilKErZwmB)SySrk|-_`52_0M<bTu><eQv3bho{c+JXc(Di
z-%K`4?7ZXgM}O6M*6(*NH&3pfU|}=)Yw^FCNwE)Gww_uo^hkJ>MWFvb!Kn9|@-4PY
z<!t6TIe59PlDe{f|Kkkh@8@mro%ed1n7J}CG?M-DmX0kSBF?EUcbvH=i*bH$jJdY1
z&Ab3x`=#^tDTJ%k=+%Te#oW?bQ-0L6>77eu^7bQ<XT-{{o>1>*?wt6(ggeS!=CotH
zOzFV|>l7a{+IrZ<Y`0r1)XA*!@0xwH;kBGc^{jEKoG#0rS}&TduDj~r^Qk)`jyVN+
zZSA+X8~a#wvxuBnMW{<!gllhP)#crxy;<V7ZOkWB$X?$Y_w~H}7xRjjeXs2n{CaM;
z{qb*;b^mUDKWKiuH2<Id{P3F<dtYAtbiv*C@AnlCSedP_{F$G9_Sl1&7qmam;Jdr*
z-`j4ZYSU{$Jx-z7Gp}j<_&A-<J8p0EpSNCrKW?wQ!fE3@-}j65j=F;52e#h&d?5b+
z&;S1;JKZ1r&SzM5<Ar|e-2GE3{|R}#PgkE8&m`bf%;WfAxr2g>jXi7D!fGc01}4Qv
zoC_T}nCu0a6d(QUY~a2t*5uGp;bbAubilvGp`)Ts>4DSsRs{j2c>;Vb3Lk_O1(fE^
z=h*RT``@G_b^DEL-vlyTtbZc#f9nzBj0+29YR#HuTm8-OR%EEuC#l6k(N|ZP=ijT*
zUZ15{%e1h4mp@zgl5=*y-{@D)UHiNFYUir8&!<YQ>AhaQxBC0Cq@+OoyY9DdAL^5}
zUKh8cAn|=Y+u|>KetmuY{_f^<f96n+PqV)F_kBO5y*{9&@~-y(7qtstGYkA!uPQh7
zahQA4Y5o0wVoj$BJbY0c$~WnRm+s7{T9!Dcx=>}d`{C<dLUxDO{(Ck%KTh(G-H+-w
zH#VwwX}sV4exH5dW+%N%{{?P8y#7!5efis4S2GSavDUuZ|NmdRT+N4r>})&|2I?L+
z4!7}sHj$aC#Xi6M_1f)rdlL`0nVq-!d`5R|)Ye-|&L33?xwhtav+D85YQ9qEx*vVH
z@cMt#fqLDKE6Qr`>?l-cX;eNG*juyVO1MWwh2{ERvh}}SE`R=dUccS17fM^pdCQUm
zr;A;^&ThR!hOeae`*QogFYN?1*Ps6S=kWTU?)N9l#;vrfxqE$o{r{a;-}4Lke%PF_
zcmK6DTiNWNOH5m|di}m%rGow+j6JWsdV1>ri#`9M*Zp6wI`37B@SQiWOg}w()voMV
zy0Yk^t9b2__g9Z;RK%7Z3f$cB;Q7Hk?JE647vC$}+E@JT|0z4gU{~3p7Ea}_yMLv(
z_ZybHxRCj4=i@$WIqo|3sk$q+u`cb~$1Qm7;RWkYzyC))vNW=An%}1I;V~#-$n&qh
zFjbM`k3L6BhkA>EBF7&Wj+Tz+>P&hi(Hx+p_RxX!q;?@!5o{bYdBz=Bcr+_muBuf*
zpvi%QNs*&P;lui72an?4*AH5KSt7vVB*5XQz|!a}z`;3RK&u6&?9XXM0U^8pMHAZP
zBw!i^gzOY$z^XyoeoS{(P^tO%RDs{tfTa;6!r`c(QUl65FpKot9Xx*gIqfJ{l>o6?
zpvl4GM@xYMO#Op+zQze3eok-x^ZzY#sn+98^?4R%=H})<SFhh^wffi1qqAoACDy)J
z*#6G`<&w$!KuIQ__gt8|&%W>Xs;9fUxlLoYw|=|jvc<-)uP-;f|NrN?{r%OO+rREB
zeSJ-Oe$}g$_y5mXeRoe~@#)!lyIxwJ^;{nN?d|RIfA_2BJ*)V9*4%#fj2ScPmsGOb
zU*5IFZtwdG3lB@pogA~=Z!U9v{vY{Y|3FjwbFRNV_`bAc?YW3+2VYiyf46r1;)2o_
zKfhj&|9{E!dd%l2foWC(d&Aeqb(i>k;qU$X-R}SXd26fxudlsw@ck_B$H#ih*&YV|
zt-Si({zvWES*FIN|F)c)XjhY`?B4gJ;lcsVg}?MF4*Yp|z4hMz=io5?{QXD$+JGbL
z7Pp-~b!t&kQj!;+J%5aon|(7I@2s84$NSXwlw~k*E`8PW$ipZ3-k!?8_bQ*yjc4sQ
z=Zjl>-#Go8Ov%Ti;`J7lpPoFf`};b6zisldo`XViLP0_uzuwGDpSSbryy|y9PlJZ8
zcq9xG`eu~I#l;1Ad3kM<C@p1^k=gxg<Eew^Crz64spReJ_516-9+$7LSvaFyfMZs2
zVPRoT>BHh5dz!D;eLicxJj~wdr$_d`jW3LAe|=HBy8fzh>7Feu{>^N>-*h53Eph+;
z?(X!k`RM}FlK!>NKWvwKYs*5b%Qe^5L^8|Qez|B}8uq*JxUBilKcCP4-?C@VpZbem
z|9{On=w+~O-?qaK6(e5GTCm`!q6N#trO(}6U8k}pmjC$2D`!)2j8lD%fuDs$%=!<x
zCnhLfHqX6v#q0US*Y~9Jc04?KxbWfeL)ImC_uI2L9eRGhzQ6Ak&-eHD<ELN$_v(z|
zkA|+Uu8u{E7Fih1z8+Woc2;!W&Zjf=_y76y=E3(Qj*AyBF1-|2{_f7rAMbsAu6tjw
z{qx~)IlqiW!8D2PHF}&%XCEGDWG?-(Cw+eHw`U(8AD7ox`+CV+KURO)nvL)Gd_L#?
zb$9adzSaEK|5%s5+hb&FyVq>}mj^aVN=jN^%BSnahI!n6e|h<NCc}HL4n2Q=_GkM(
zac9xXe;2<0fA6_&^tL;DYJY!QwrAVxTVG#a-+r~~Yk6H=-J+KEf73z(WS{+dbFcdS
z-_7%MU%#8|Z@1H7er&-(*7+U<Tl4SNt<|}tu$W&<`0D!K3)4aClHPC6zMdER|KH!|
z-(FwOk1HxNVk^wsbc}yr8?Ut4*KYlN7SH7)ck2X3?mch&U8e1&?|IpM^|$IZ<*Sa#
zSH9fdvcm5AeIdJFwJI?eo-e#!&jt!j`(*k0FIq>wEWO!vl0|ab9or-uA*)SoNB%rH
zWHpELm7=7i<W@d8n;ExO1TKzkxBv3<`TYN}QBhH0U(YXn*e79_^k_xk;&U=qB`>yk
zPFCZ+{{8dw^Y5b<yY<ewapOi(=Aok2m&Io@-`?8#_A5`M{VyM}hPv?jwGkT^b>GXs
zy>0Ex8Rg6U=7zDF{(JCsZ}s;$jbq_|?al^@&8_=V30iq2^Dpwl=cC=?->0}<S{1t5
zx9R-Dut)!AUASMVd^&LYiBFRYrYP{;Q#z>Z?RM?x%H{KZ^|tIb`S-x)_Lj`eiaWxE
ztPcKO<}<Ts4a=;3(Oa`Zm#<l~X3GPa)$!#^(qGTp{eIu?M9%dODuUQpzQ6iyQTpmi
zViEVddwX{)uD`o0tibY8QS%2OzLUO^dzStBxA)Jd)B7hHOxdI;!`-*^=ZpNf?&j~Z
zoZ@|7?p#RU@59m3a$djq{=b!x-lx~vHQcc~_<d8ylXE{8vUhO4e(rI9d&b42(-ZBc
zyB0m0nclbRU+m_zv)fqjdozUmUuWff<$2Lr+02;Qu-Z8fOb@<3dZk&+^}}xEvmZU?
zzx;Lh`B&%SAMSS3v)_1J_cjRs|EK*~$lqD73MPKAy|m-1{px=?kw)!@EhR1o%~}4d
z_Ur5G_oM%UuHb05TW{yjDc4&Hx;ydu`&ZvtSp5Soy!w6kc|@(;!u|C(LG?uZw|{@X
zpNZ4c-}3nXJl6Iwsip(<X5gezUGKd5cYf0WWBq>z^L9S${J%`K{o1e7tqvYP{uF)J
zGx;pQ^3R+_OIyiFfz$E9bS6;gzw}K=#ymxiKeikpVQv5SdOO{3SNQNAELDE9Q~8Xu
zWI#LnqW*%L|9@qCdvo*nhgpBWuj8)$FVE4~b!u_m&lP3vk`@28GBmY6eRwjZ{_1Au
z^FOaUJ(w?Kw|q{~sqI(0xtfFRzuib)4r<IyXW6`B3frojIj@dpuKF7g_2O!H{NG=n
zo}S*VwKrs|>Z*@Bo=oz#`|)n~d%v*2MOi#ks-pLvd)$63yh~&KbJPCA+z+SRTJ@^%
zYT$}%E}BcdEZ5b&efXW_e);QbxihoGLRgl+{{HrMxc^tdn>TN2w%-@lIdS><Dz0$0
zK!dp^dV1?T3<3*Nzvj-fD15{r8pw9J{p;LIlfUlFk_)j|u|{vH=<D4dJ`^~7w~xyE
zY8g{{H8lUsT<h)s|FiCYb^f3KpWh#BIroLX`o_#}^C7|DvX`m<A?CNKU#t1{#~WA)
zt&@Lg6&wAxc<Dy%!`@$g?5)@Q=RE!V!&lbp3!)Sr{%jSG`?2xT;;F0jtJdtBcKCg0
zm-YI4yPoma|2Qn{Z};;_?xKZDy{DIj=T0;FIYn-Lc1ZKmDMeT9HFf8OyQl7+I%Ud{
z6>X~*EKqQaHJ-w$UbkRT;=_HfjxEXHydUcGXY*mRFAa<N8tc7&{JD@5QZMkwkLl^H
z?De&#Gwd`|!USirG)@S)?)hPbn{%n^s;sb&a|L{T!oIRTpHqBJT!}4K`^fKwADf%h
zHA0T;X#UDqwJ*!tr0tcYiog`7RVD#f!&#oMt`1ulbF=dGwY6uPi?97&@Ze%;mgnTj
zlY^aER2;?jgzpc%vm(jz>beYHA+7nf-)>e$^=s`q+QBz}I*adD!!O%A{P(L?@cmy`
zrIq#deTcnK3Qzmt_a6-ZUA`}$DL-8|`kJmrMN4o~W5K(EidE~>B6@zGKje9;%}VRf
z=Er|l{MHou7kK^e0oUuX<#)A%CN#yWmqc!O5YFUO>ayursDsv?e~pR%zI|+$udCR|
z(r+j5CUs)>HEwS1$F9GB3BFOSXsQ-iQhc?Zm3>mfrSDp2c(r1+%C3F?FSPLAcQL77
z|I{5H%onq}s(r?kS+R4Av|(B3nbmnIUtU~HXG#D5@Av!osvkZ}uda^pJCp`$xv%<V
zdE$-h9;4r@jXUI};#(GW<@D-zd-d$L`aJExigi=@<n3xEZCU?nZCKOyj-Tx7uUfgx
zSikSrtF2PM*K9ubOUq)uVe+v#>zcedJw+qB9Gc#ymaL7sTJrW*>CP_W=GS&LagI%w
z^97f4gr4!g?)^A;;o^UM=iFWEo2EV!ND(=>zx3|J2jP3!!wcm8pWNTSr9Y`Eh;LrS
zqfYybw^_0wvg@0EE2wGm{xA3ua{TMznM>D&+S^3V`4yeKa-XN@zpL{Lf6Q?I`qw`3
zXNKJRJ)cgMUM>7Sf9`CN1?KlE9&24(%H`iYt&622!;i_Wb=|8b#fr{wmiarguj`%A
z3OKPQuK8C?GRyvOcb31p>rdKSpTF?;f4;&8f6n=@YPYWPk9Vo6sMoCh@9ZK`qRx7J
z!qpGX*I&(&mx}*5@&D_6ho2YhP*_v9USRL9YQbf7eD~D^dpMqcIR7=y$!Y&;;S&$_
zwjX|8^25S?mD=>Dp?BXdt9IFQu#cslzpmZ>vHjb>|F`zP5)a>dFumYyJ%4^*%WM0R
z^Zd2{HXr^uzvHJ&X6>x?EZge53tnu`c=N&H$;0n#v3a}VWQD$1|CnTO$^Yy5FW(;;
z1e>=Ww&y<Qc%5B$)8XTsd;dRm02NmI=cKl!fl5+FmVch7pJzC)(6Uxn)miHH?V_By
z$vsHjoAEAr1=s%!r_cXiMkLLdbwIzX^55*MKU?;GIJLIyzU(_A?!8U|7BWnV4~s2a
zoZdSN2(bJ+yQV{atLD_u|8b>uJ1b4=uIzCZ{~PWEYP@T2x83sMzX!*k$v5-dWz}|C
zDn2Z}()eq>ae~K>KhNK!W~lyuE3jhCkMEmmHWfP`dcI#){eS=0_LlSi8RuLGSLFD!
zNZ~_%`cF_j##R6C=wx2b`Speeocp;QAEY-Q*dKkSeb=t}xoa0T)_)ZEk;*lH$CD)O
zbD#Mb{+F$Ho-6V1?X$1*4Hnib=G1RwXW#o_iMZ4M+k5&h%?o`huF|G@<agj>aGRrU
z<{|f{_E-P5W{3a%xikFU4t4A8CmuZzi`}(#%jt90_fB<j>lj(}wJa4nePe!}|GrPX
zQ^Vb&LL-)bY<Dflji_+Fy14#lZA8uz2Z!&IHw4YzpRldgCTrT%>FtrJuBxrGMfOMT
zY`uKr`9b!)O;Vf}#m=RRK2;5i49zpY`+d(;arbDJdEc~FZ}7LTIe%{d3#IB0@9sx<
z1+8h7WWD*&Ff1S@bNk)DD_mVwi)H`Ma1KqK`gF?Eo15$R-Ojq^w`oHcm)-Kk9FOyF
znp~e(Q8{mFVXsOK>waymQ#nTpkKc$~E}Lw4F)%DLC?Sxu^zBXY`J1k07q8i|WzN@+
z7SEz0gVK6uUE8+b;Q6ObOx)cG_jvyN43EEg<K*i`@13q6?0TN8Fgn)T#kV;;zUIK8
zQ<BDdH?>ZA<$nJ5_S^LK``f&_dCn;79MW2)rE710+^zm=+f>naTUX3*Npp9f{vqP`
z;knyy&ik7vw($98H|_P0_7&}Z-6y@K__x(Q@mUE;UdFq>eCl4iqs6pX(tPv2B5At~
zYv-2!`za<H$~Z?!S4ruVlG5ZiE0@b}d#Y{x=Jxx2X@Au>sXq)0ipyF)r(#X)&()jP
z%Ir9LOpV)XTj}w*>K6~w*J_yaSA=eKx2o@xU8A*8-@fkXDlIQv8>3l&wYR^u-hS)s
zcH6wdjfH2F&m3AD>ArJWY}$F-&ofLtJyLiQ!dK6GeCX)(*fYN?wDmPN8XW6jx%RZD
z_Id99&FgHfB2pt2EmFl~=jMF3t?15;i%(f9+O)aA`M*B1z4h(+|0?8vgr+=Q$|@!u
zd^k*3Hh=s5|7x$3_C9>rw>b68^18Jy)t`H(ui0TB{G(xekC52RjP&`{ovyA1=@T}u
z;=1$n*Q7^EzpKuqi+%rnTlf7$dxQRr?tcHRo6p(xW(#GqU%jyH{f)$nJ@Jf9cZ!e8
zuPI)>%!XTM#i|WK*S`E~Uw`Y!O6j$mb}&UWNS|5WboR~d#jEeu9@h;En#F&tB|0T#
zhp2eUt)J8HWIcQks`@)dGAwaopy4zT`PBKfA6Fh#yT&k|@!7)bl7D~SIJko4!SkaR
zzNobr9oX%Ezy7q+;qD#gjiyhc(%hEq{dTQ*TaK??h5QWd83`XBlpXoF{K<1Sw~jZA
ztOk$5ryOH%zv^e|^X1ep2fNjeYC~1U88#QxRr4v#4(9B8;orD<l4Xl=n2EGzv!U7?
z{^UbzonMDlp11iuM?mY#ubGM;PK(&JH%yuwA2V~_#K$fZL-Y^!$yV(Vown5BN~V~g
zF!!U-Tl@AnNnhDHtv7nh{iMVU*VLou3jSAIkNvPu%HXZn>2oJH&f1z4`8cii&6GOn
z-0;BQ=$&<oFMhpntk(M0x}8q4jg!`FF}hZkcRL~X_V*3G(${Wt+TOacX|8J6jQFJH
zc79XmA9G5NNluHFNHxv6vduQyJj&5kaF6B1bG9!fem}Zx$<b6Hk+9_H)0Eqthub5v
z&bk@Q^*DWJ-?>kTGoA_@T9o>8nvi%N`z7wR9BknMbJCgFzb?J%C;x0h*2Pr8ZRVS=
zOj4Mq=KDJ$<z|d_X9idC>m=`K`5W%e7Qf9Z9+R{Cn`rb~DbqEJcAWa8_~4oDuiJ$?
zt=Gi8-mGJ)dhy%4lN-wKRo{KL`>kH|rmFp4v##Iz#FujGSL|<HyOn*hb$;Tv=iNSY
zZB10(?(+AWC!I3-eOUK;WT2<Xp~cfw6(hL4y>+e4@BiA8oz^X^q+@7xr|2_R&i8vI
zzpws$9@!oCR!4dFiG=HGtWOyg8R!1kcs$B6a7ym2Qif#$nT3KAw<&X5Ogj>lS!uCb
zDEDV%>$LE~3$wN^*&OgvXY>0r=WPGSoIb6)C3Lme!Itw|XB?@THh*Sjt0af?j83jU
z=Vh-Qv75Ey?z+9dvZ`M++D8>Rt+D<3<ngq*`C;3`YER!hZ`Dv(lN9{>?)qOhqvz*u
zOK#`iaNhp+saK{M3E%G*E!~=N@6;*dO**qG6}fW1?wVS5QuFYeyX&7t1Qtp*3AXVX
zTYqeMcx|=6{Jr*QOQs!rR$M51cPsO6_57r#t?{?Jz8*DuF{93I{aNYo8-Ksw<CW|D
z>-zD(#c7Kf$-g%(dizE3>)Y8cf4}`Dy?)E``PJMHqciJM-id1X6ms&eS+nGV(f9Z4
zaoKNPeYU>2d~(s6)W0Fwm-h7bN`78@x9aiwtK1iYlq5G#`L}ec=(KrT@B7JH9udnw
zyO~dS*6j%kn{)mwi8R|1ZoT@v)#3#cCp{9H7nmmbn=c}$sQUFayUX8}xkueUc>LB1
z{rwxnwhFy@6708a#tjvgP#&kh3!bJuy>a7Z_uEUww{EWBym@Vrukr0IeZl9nz23Yj
zKDV*ssQ3Tr4+K}%?W<_zWh`HP;C)9yOODP4>%1AR3sSE5WGDV?<uH3OCDrLP@7lCK
zRi{s`-4fK&(~`PI#Q2>q<Nc*K6q^2&OCAb7wXnqN$WrbFT=!g*3cMydByt=rIJV-^
z`-TS-Q=C>5`by+}F!9<rMdV>$OKj$j+?)HtgS5Z=5_fnYu3K|qftI%835gj|m98SU
z;`Y3~v+?w_HBpIgqqc5Z)+-&68Q7?MJ18Ubq^XXzK7Z27jMdY0U2d;ja4@4yRbBPQ
zwz;>jx*ch~Fss*cTgq!6@2>8xocC)UN0kI6EqZ%%^YvF(SLVJpf4AlD%$?H&W+y~%
zf4{x=_4mk-oHe!I4!V~aN^h%u&Sz@xx><MQ%FE9WJjsqaYn8bz^L3r~%E;SQ-vo@c
zw!S~sxB1T^A*+=4+fQ_GoId>G=FW6+m#~zZ?3)GWUCcPZT6X3E<F?|@VyB(7eZ0Jq
z`hIR(zv9Hb+V8cy-(2#(@JKu7_chzFrfsvrV{+Kb-fk*5HX(I$?(;bB`|^pa&GWa)
z$y!H+l`VUFBP?U{w7NXbOw%>q$Ng-idF8wvq@JDPjo!eLq-&+t_jCHKU%tO{ubt`@
zJO1mu-FKPl=e^;%cX#oM%?)7A-FfBL_qWOQ|2`*wdwp7O6A#O~dAiXGZ#blj-YB$W
zGfum}X!6+W_QvY|t+`k4xE<7(ZIa8fxM#`5Cqbvr=x=`9XMOJ3x%jlRuicpU8boi;
zTwR)X{nWOD0^#do(@&o4oHkkb!lLbOZ{%i{X5Bm}Gee<z>a<zM_K8OPy7xD)^~kZK
z8?N1*#x>`d|IDQ8@%4*qzrNgUAf7yTqFL%Ko!1u@&i(s!Y53bY#{QdqZ*#42lX|SI
zlfV15UiHhF%Nw7XaUZUVv`yc)HRI9+E#XHwZ;zc76BbP7l``9Qw))cBL)_;#ZoJ>O
z_0pZaTLNyi8wF=pm%Ur^HrQAC_u2Am8&bWkXT&D_?UPK=wc4^Z^G)ewwXXsXs&x%D
zFY=|OD*1f7^=4=Hn&jzy+ul1gs$O52eZPNhQu^HLHsASQWVw9yxyo21a8F;e;oIA&
zh+p4gr}YO!?lclto16VKu~gSaZ&GDzWS-+bQ8Cfmjvw08n#K4J|E;+4eVT-H=FtcF
zqPu_Jx-Gw`X3MrFA)9MUV`fk8R<*hHt0X5s+dPM%E>S~yrrD=0@wd-J8Vg?8I#HeD
z_}=Q=v%5+orf=NFY<2L<(b)|Q=PfwqrQKL&+InCqW5vwG(_w2i_^sLgt}l1m$Jx<q
zEx&xbxS??xV;?W`@ojmxvzrB*-tYN1PxR^YTibM_H!fLp=h4mf_N1$yQl~|1Ue=o5
zzkRd5-Q6^w`Mst*_iVeaGc*b+PIh}{R4x0?NhW*3d@h}N9&5DjDO4~YQV}}e68+%a
zzJixWWCg>d;vQ~k{KD9lDAu|l>Gv9*R;3vAt;#aa>+5-0>MkBq*D{)PCrCih`<U0~
zoO5d;%d}=io!84vXxeC&`l#Y}%@vK+f{|J5T#p>Tc--Dq*?iPxVX1RL$&$8<Zqavl
zeZ4bjrdg&|%hcqrudW@BJvt*oWogFd;N`xXyU$G)yMHR{`pV?&>uVYUeKyH-tWTVM
z%`D}C!)@N;4eRaHM5d;%jWXHVCu<%3UCuW5?k!QX%10@;_ZQE9dsbt^#^n9Yii=M=
zs#IT`#GjTH@t=|T&exFbe!jD9i_MB}W?8l_Rg#@;nQZoMgOJXWkkelF3AMlZH|*IH
zv-|OP^P77jgL98vS!vMeVRCKmwPmH=w|6d;_~r6oO<ZRBoXWQBmbbS`H>{PucC+Q<
z<HpdPsf!BTT^_bIIJkC1o3GtIQQ0l3$ZOTrHIb)3N!CAlvU1wK_Y0;z6OT-);bD?H
z&3Zi~ic8Pl<f5=!-;uXMiRbOV?l>F2<HEQ1HxGL}3@b3Wd#wK-+l*@)S9HaQG(|{T
zRVch$k+J*Zuh%(eZ<%hZe4BN+VZ)v`F)<a3V|PqfQH!=Hw))vJk>fpA_N6sDOJ7~O
zd9UKF>5P~K2RB}mYHjdrZVW#dkW@JH;=KE_Ofyf}hMHAfk!Z=?wl<P~a?Ivq)6UH}
z`gKP?SNEE-+g4>lzjf2T+*n+{@hiu+y&TPVt&4Ns@4IVOc}YcNipc8QJ9d`7ymRu`
z*38#=yEj}B$-Z8?zgPP2#@zdx&w3Sgzug-iSNhs?dEzG1BV8U|er^-WQ}(Y~leqYp
zS>2uO5guv9%Qu_vu-$&BC;R#vj$-Ha`4=uonJy7cc)rf8;6$MrTlu5D+DeWWC8s?)
z9A6|aeKswEliB3;tus+uvv~KM*4-T#Jln2z*VBZTOP4FxY%bQZe!W1nVR@@TK&0_U
zjfmRcU&|XWRy)Mc{%|vT+QhiT_}o8C<|SKF-`!4~{YdN0mm?~RCvW-t@Y?L0=jUR#
zNz44H`=X(pa&G<ppVM4VoaKJ)mtw~&ZMx~*-D;&7WzxRxy4J?0kDZ&5-TJ^SCP`+~
ziVN4)Mdxn}+*tNzf?L>nyDiLh<^R8VuelP_{qv3R={X;k>fUILY@RSdNtAP$%Y&qU
zS!W`4f0-2W`p(Ygr3nl5<91y!GSk^Kr^)H}o5TDy{__uKt?fSJ>Fc>MM8s*OqR@g(
zUsS%V-jJY_^6LTLln0#dKPN^UYDioEkWXXg#s{H`e|^<i>87)8f6zSH#F-r5?{Y-%
zELT0S#r&yIfl<?qa`C8z*Uxh`#;^IX@|4w#u$ePuh5NrU{94F(`9Sfhl+|}^t`{B7
zj^>rP{LEBaSMu4+Xvy@CM@kMA7`G%QX|q|qJFK7cEj<1a(*av{Wlft7Gfk!Cfz>a!
z@ytk*dB@KZoU~`{?9C_cH7?*!lUGq|Jk9xb{f0G%x^|d-I-vGD@9(nxim$tNcIUpI
zlp3}=(ROvH@!4;0Ze+g9nBVFuI<3P%yZxcFp;+^>ZTWxss^8xf&-r4VAFafrV{Xg+
zJwmaNRipi&aN@h5OD^0`**Cqt>OODV`O9&tZXxV#b23xUDDP1c(%pIF(t`a<CofYd
z={)oxYQ~?Z64AZi?ytzp<<RZ7++3IBxRW(?T1-@8>+SN}Ark&3E@tm88*Y<3c5m;0
zL$e<<7&C5nZ#bitpgAqdh9$14^xM(w^%1!pKX?19McrmA)_L{7?zQm)i`f>5b9{fk
zi*Biwd^|nctAb_YJg(F1al!j<XL~O@S1KM<JL3jpjJy25udKJXnjh}^)KwsTs6Rm>
z^wN#Si+}g;6wH1X)KXq7;j^&z>qYf#vae0l)i0c}@Vx%0O#6`Q=Lf#qZx-&*tuB3?
zy3*jNzWx6LVe2BYce*A{J2h+740j7P|A@k!wl%-^{`fTeW@>oML#Kj6*OPM|esV2S
z*nCMyM4LhG<BtD4G8GRGs^`R<ZYw+AyZ^A4r`v_+H;c>fWkp}+*4ee-#$%pMn+_%Z
zdM&<oW452|;dhlU`mgQEm0q(kruvh9{ia-wNkSGouWe_0yO)ip@Nd)8Z|$o4HwqVg
zjQz5DwXV3@zgOJnZ%(uQz0t{Q&9sWxz@2ZS_FofiI{v=qK$Mwt!n_)(c_$@iH=AxL
zyDN5DZ`GDxJFK-E3ZE_WeGsyv_VY7!v-h73zeRXXeLLUgXqxZbB=2Wuw=o}G!TcbS
zX<CJg=fqIPZrRhH-dsDqZWH%8tE;=p-X;`_>23UZS)Kh(42Pji&bb1SYA*W-#yR<0
z`_4*7dQVxoi}%&7J)Dno)qjU8+%b<i6{EjYd5*=k72oZ)s@|{7pB`J=>dLVF`n>9U
zW_dR<EYD~++6LBWNPSeCo$_zX(g)=;mTq5}Z2i%%=kFWl=*?BVZ{03-1o5!l=}%wJ
zCUg1lBEh818}DUb%S));{XO-M_rl~UiWxUKk94x^Vmeo)xlEn4ZQ1^Rp{&#9%_;3V
z*;?4!GK<N6V&D<O)2D5|g|;qd$~|@J)amReDQO``7fd-f+c@9p{=sJbCo?*A<So8f
ztpW`r$uH{bE6U8QWHnTfII-kAYieM|KbCviWgi87S|xmUw(#0tN}8%Gz}z&|i6!tz
z%O-~a?SO<`EG}-ZpXBar+H~W?RE4}5R}}8}?-a<pcaAwDYQ~$3m-ec>bGQ+4tkom+
zYW0@+;jT4{a+`OQy*ayORjgzq!^%G=dsKVZPjXntG$)j$*p)dlwP(Bibg>&d+y%NW
z-BJ2b96l*T;G}7h&<WWEE2kyNzCC?r`zId>#qVK)*$Q7?xr813wQ9!hM=@Lr!Z)33
z-nn#}Rl0dWLZ4huYOKwcrj3UcFKE@gduVXq<6Zoe$dvAVlIi(1#*KzY{g$lgO1Q`&
zsV`)|chR228ngQP&a?HOi&s~?6;7YhwVh+nCY?a(pR?u5JWldUwu*jRZT<fFO`)y>
z?w2o^o{2rl%vIqX@Fc5x)uJ~i%k2w~ty&^*W4<vzzsl!RSF3(1IUQn+|En&Xe$!oe
z15ah#Qn`YR^`>zm_0x-bO(M<~s=d23)1ZWt@9z3=OW`TE-On=$NgdR^^jEt4X61g>
z1?RR}9`KlN=`)q%;CrJ<LR;Ezoo_aH^ZMQIVut%B;qN9g3G}J0`#aS;be(%SZ{gea
z$<J=4Z=NpP?kt(`cT>gTzzna-Dv|5qr`D<*Jh}ep?aR3zz4KWM!XIbF->`O6TcdT0
z`E}x&zz-)~rPdrx{c%8E{^L##wj$k5PvgM)%<!%LT(|ZcWUXoK|7T|qUZ6eawTybI
ztHF7%V@HIK$|UF9TjvwKp>|cYuwc#Ftu6v9#8o-+-u(%ZX+1JGR72;x-QQj6vpK?9
z>d)%?R2=`|72V--VfyCjmTSJwD?es%OhS!S$0UD}rON+BJM_DcOj=SkN9WRxm0$C3
z^;8Nk*0N2wZ}WS_RL=;H8yx48B>bIP47a$Iu{(QwP**xqtXwj86VDXMC9z^12fK{!
z+~2o;k>y&(UDLDI$NXTQr+Q4S=g#dVfoUR5D+;@>F)rb3F#7U;F+*egvJaM93LcpS
zJ~hZsz3}DDy=zh1a~S!YT@1ofKkWJaGra82fjXA+lOOK>BpiP8PGvX80=JtR9BUQk
zF(}{KSU7v_{cVSDZOd)UUTb<YWn#+TDL20FIDKT!IVC%VHc`IG=M?ldXWXn>eSgQc
ztuD^}EQO05UTJPl`@M#Z|5a|`M^AyE)~O3G)|wZxz3a}9zOr9mDrZW1(b|X&SGFxp
zzwuz7Z6T|Qv6)M=+TX7&E5+CqdF3s8c0THFoB96cu9Io{vFUGbo0$4FmwtDUJjoni
z|6g{U<L1ZxvI!@5tP$CK%K7s=qw2=3c~{T;`ue)tTjlnu4HvGhiOGGv{hiu{dY&e=
zSuH&U+O0o*=b6f@3AYAtS4gE8T5fJQbEIIkfRE6uheB;!7Y?17Q?}Em$7zdBnp&Fp
zQx_dY6}2bREhk^TFVr)ylFj+U>&6<Dremzz*Ig*Bnzw@~$01x}ntFLh-h~}intsa-
zk6ig{Y$(Y2%$diy!2G>xMagQGsWawnRxym{)HC$Im)-Q|?3%xojBPCnSHBzhY08Se
z>7F9UDS6g+<3_I*Pmwdi|IT>7zLbBkzej)5`6uf>S-y^}TBW1?&o#^LOr(=hPetU^
zn4=l@p4xc-UjLI*{_xR@rt?^KDIB$(c);nr&^&Jo&B@-YCtZ%ro^YVNTaHco%m?nt
z&QX^-TdST;pSOO$sZH{ZO9ys)<Z@W7v3*qk>r(54DMG!X>q3m)UACFBPOWCbCRK^-
zutUs8uPkD*Sf{?_S(AE98rw;ppq*X^=5x%`bX(u~B68OHV;`qB)IYo<ajbNo*fZ^g
zg3L{O|Nb=h+dV5%(&X+2zg4kaUp2B_9VQEKCil(qpZV<d>xVOMu|E{~TwqbOU&L5%
z^Uv93Lix9Hd1qbS`e~1m(f4y(MIN;;+Ih<~_{~jsxy{?=-j3k;d~0*!(pJ@F5sRO#
zW!P`heBpJ5<AW94^QH55t<2JAtW-2wbILqKT8~ZPO25?+o>NEn$cQp`X!%~6D4|r=
z8(wlWu3Km8)1;J37EhNI>IyE&yJvEA*Q8_8@{wucy#Cv6RK4X`@_5rt<KuA^saxjS
zFPSQ9-*RUAt-}ZI@SMJFcC;+NcZ>G9S2=}Wt0IEdhE3aEKC9P1J}=QX`Ayg4SJ7|J
zrSA$0-IA{Ka#LrS&-r6Ja)Q=|t)3V*W3#aNDX~lOliyxnZn9l!t$s;(Z0Nfr?K|@y
zRTsJCKfCy*g2lb{ZS>F9r%SGHH*VXy^@tm@?ovPRb<sJ7Gf%JOJt?5h*Rj!R?s?&v
z5f`VO*Zu5Zn|;&d?5{7G>0eKL(o(N2|GGrn(q;9+xfk|Ny!y6)sqU|e_Kn?Ba@M4V
zH5o`>R6QhBVtqH(SaS9LhMU_q%#(c;-7L0sP2g%_&(3@4pM}aMpPZ7=Ty<qz+F$*`
zWfQm7ZP~gmJXLmA`PTkpI$H$~S1B}Xe!KU(-4W6DgbQK}-#HAK{)sIYSS<Qqpz-*D
zJ5!Rh)g&)`W8S}2Z0UxsXpPG!wolrB^u$r8n)9*Fsr7Sjew@es#s52}yh+=-%cmtD
zD9)PB5ty)Z((A=4C%*VssCZ9eto8Z7e@51WINO7|T<No-90b&vcc`kVCmya(*$^5j
zbI8)bD}im+?idT9sEHY$qJ$P^v2jLt&Dt3E(BN0lj1rcxt=HCkdBeca`kztvj;_<O
zE|t@ZBP!0@Mzt=}+4Jp7=Cc5$lP8XEDx5M|wQf~6i+pNsrB~U5jd>@#_9^hy&#^nk
z#-MiU{-p}XjvX_eFV!&$I`s2evT9CAW`w2YaTWCk`+8NaH!ykoCWjrm5-afWcBUZX
z!slKMS$cZ?b3zU>w>Vl}pS0q*w@>{1?D!{Hm)9^II<`M~(L;r)$4cbeF3p|Utg>Ip
zK#$|=%raq%FhvuQ`x6DXv)}u4WBKD4Ng0cbhPOA08?NNrFxu>9S*kOs^M1+OquZ*#
zYN;KNV^d?QeerXR=xfbZqn;H@M6~bLUbrXyz4vCiymiXAEjigwAG=3R7CWo6(QQ`f
zgd2-17k6#QOZ&yoHDBK9-M<^j{c}GZWS5Uw)NJ(iPUz~eh2dpUOFuTJON9Qvt$zIV
zhsURyufGU+F+INSr+Mz}ZL$0F?(QnvWmfTI$FZxPXUgvs9!~}>mz;ZW<3HIt`O=5M
zEB4f9u}(Rsab%j4O3jpS8fQW+oKLjAJ5heA&0un<Izu4WY*!1$BhPiOdkP2jxG<gk
ze?HY{@lk_qdFO=q9bTW`yt4S(q*61^W1NnQ4MP|FU2|tz^5bWD&-Zx>Ofac9(K!G1
z{CRz4X2QPQU-*_d{oG;xdFNC?bD@);V?_?05S8AfaBQi-@#Fj0GV3n>*;n{9PRyuP
z+qJ?Vd&2LsYn6YS=T8>;)p^uu!_ye)V-lOi^VBmRNFQrHa8d4Xr~AsX<VSbTUbs=Q
zzW&25kxggB^lqlTuitdSmaAz0)L{FClR70gpWLyjbDD!yaT?zf`L$jgn>8n!MeLom
z*+c0>y4u5vhsiltyUrf5OY10^TR2@yT3~JMr6;9lGJ6g?P0&5&8}v)_8h=adoV_Qb
zw!Rg)Fz;zy;Xn0H{27aaRF3p5ec82u`3(Out=#C}r&COpWv`7<KBoNoNUVI!!q=wq
z=?!}(ZWR)6Wb@e&xAlD$)Ax-3M@#P19x`87`dR4l+6VdmOH=E&@P)r>br%wdS-UYb
zUisOo^Qtqpoaf>U*mu-)5Bq~#WvLrhepAml#JT9)fy%ad8on{BCqF1uTX}z$9e-*0
z^p-B;=Lcrp+50k>mu3CaUlX^jKR?w-M)eL$_^Ac`5_gWeMl79pCz`MB^(+mYyy@2&
ztRE~=ojYTr($9c`>8z_vvxOGPI=b|)zEYQDl=*Jc4pHNa+oN2kioKigET6Obna)Qk
zfjf**$(-{{CA-}fcn&J-E}ru9$O)rjZjK$y;kMo%MBZ$<{%&6h@8sv6E4uE@+%xal
zyV$!2Z_Emx`QoIgfR58W?v!8qSvKg1Urb$TbWXy*t998a&kcDOJEnSQ2JA6u((h_)
z&AO`QJ3DP{l$kQ4>MWIov##6`6}DEbY}GmV;f92^t3tTql_#gfwz(b>e{w7L;+A=)
zxlWn~51;?7)3ly#_Vw9YUnOk+yWao*H#hCS`{SR-+nutje7@#^YrA}#_@A0nQ#6mW
z{jYnw_4>M<-)?2c+y1#FZ*}VLhsEbg6_&C1eE9e7?r#03SNHy!__$Zv{NB&^Y86}l
zE!L~)(hQjLKm3eZOrF$)(0%C>n*{uQt_w!I;5Xvh_=Rcj&;2)MbKLMe{QhEWk^BRO
z!b8`-CMNa$3I6!>?DX#&C;he7U3xil$?kWB!uLe83?&q;>ym%Y3GLB1rdHnkOv8mI
zfPtm&zgHo@VUS=K$GMsI{<>2iTwXhC`ZKMj$NgHzF3-3WrhH+;sUvIm|3Btu_tS!f
z%ZXuoSBI&?w<tyJ#)KzQ3oaexymkEH-eXgPmcBPx&Y&#rJK3YrS}*3hQ%jNkj&Eyo
zEbno<U0S7G@VMph4wVF#BaCj$&hE2Cg9U^yxUoM_Fbc_aX*oKPbKCSQA8NXnt7V8s
zMsC*8vzoSZ_xt1XHJ80^a<;ee7ju=&U&7^aQoQ(U>|}$&PgnG~-E6{d?P+^BUra6H
zWY$HGs*`7z*vBgDa7g}`bS)<CoyCJ11A}`D3tP;KW^1~JRj78~2<PeB;oT+w^DVRg
z12whyMm80bo@*ca;%z2>o&M<ab%UfuiC*s#&Q-0Nr^vRNv!ytBL79rdwj{ySn&q{h
zD@28Sr@vZS+P!faW4Fe$2h*l4JK40zB>&yTd#8%lD{#EePP2*ZC^8OH>JiDG;JxY$
zv%3)kQ&?Y2zLcM2q~8{)DCxzO8S`cM4ry{4D^5`pX<6OEeEs7GhJ7!qFHYT3#dtK-
zCZ=~y%ty6nDz2V87B?>9_!HjPE|SL1(yn&se(DZM)BPGcJ3kp+Z2vH^l4){LOO+0j
z^MxrwYTYYB*14VSJijDEqfF$ioYzh5WWJ_IiQ?}&6h5zS;8W%>I-1yPTlPJ6Tk&Hr
z?-jAPjYEt*a?fij`0dQwJlAy1?&*<l7JO+`ey=-uQqzeS72OAl6?{r1tnEA%nY?<W
zPyYV?Zr8=a#fMLA-L|{3c6HVQo$xj4BGwnPbU3Xt*WQjaVR}1b;c@q-{e2JZzm+a|
z{H`>=s;cVkudlD)r>+yU;;aNO{5j4O6>eWL<@ZDPx!|Ro-(O$PzsGBS=R=Z{lapgz
zUEQK%tLmQY@Qbp0yXEq}XQj9L=l<URXxC!B8j<7`PP+vZIX=4ZI%yfs^4cPw>F&oM
z;L{@D>!Ql^bo(8Kc@hseI1YW<&U9qflI4zGhlO7mt&y1bZ^a6&ZGCs8Z{}^8<29jL
z|0|Q1@6>C$D#C}SvS}?;IW#SDy@cyd2}_>cEjc?4Ol(rKJguiHOzh-aYEi7)wDGvs
zf|I+Z1V#JYT6e<rkgvAL<B~0D`>Ni0`yYR=t0eUJN=@Qkfq<n<CU?YEteKX^?vjur
z_~Yo&RF@g2mJ~-g97#GNwOPbBgvs4pyEW8sagou(CvHidjEyH}DS2)W6U<QcaahOh
zd%V)p$Hh?dsKKEf;mPg?S`Iy&)M|NDBunk*EukGdg5O`;Rv12UZPebYhgOEIe^9(u
ztI2k9!Ns@@3U-%Oe){*wJ!<X$UHWU!j8e~iM>IC~b87i5QP^7?6uVGS!n=5K!^EdA
znda|b`Y}tPo@f8jAIv>d`Azs)T&CWcvq#r?u_!n9=O0Zo#H(cua(8?ZSp3lHV?q5d
z#ndG|zq3_VEsATpm8&WqafnmbrQq^BH-q;EGgcQ|GEKWwsvN6!S}17Gk^GYD5i=gI
zedk)7et@IPx%Fod%aW8G**p@V8_ZSjc$l2bJn%8f;sB3n@=N!=n^AhdwQKLT^4mXs
zvv%F&Ng-;E50brJypY>ioEYUWp-RJp`?+_m7w4S!3-^`(Dtg=Y-eDV;mH(Z;zwh4+
z2zvW|?_a-Y$6F>Tk1LiuioCdVUir_b&u@zE|20)NdefbERSy`A_`Gd29d;}1DfvF*
z!9rW+FhLbQhQ#^q!mk>(JpB6Vs+w4I8tVloA<fV1EC1Z}zP9u@%gmRRQ;e^y2<B(y
zILM-F^Z&%*0~)uw7F^8E-+Ns2{3nAKE+$+XxRypZ9yb)NEIW5neb=VNOB9dm?wYg1
z_04YnH(wP^mPssl-#w$FfceSoTbnn#DqW~~KUGmZd*W*km7}cv`U|x@f49c`J>GJD
zV&CrTF<IBw&Fx$C<NxEm?a}sjAG6jU?$_q8GtIxZr>;Fd`tOO4`_11y{QhtCz5o9i
zKAg9UaCt6z<WCtJlaYl#!}G7(GY-WT_%-}-Qs`W9M{QyQBd=}mrwL|aC$@1#c*|*s
z6<L;^ay`CPVXBLRW1Ja3XUZnl8Acqsizc+`t-355v-(DJ{kaHLfhGYfo?Q1Pmoo=>
zP1WL7O_THb-V<sq#@XSey}-av(nfUY9ri@6n+}H##ro&v$yOO|`}6G5yd}>)IlLw>
z+0(Ew(XH=J5`&!W17pEXmL(iJPR%mOO31u&`^aYN?rCd}IdyLCdmB}x%gM3C-8}zZ
zPt$(cZI!3Zq-_@L=U%w>c6o$$R-cwf(G17NCk>6w3R}ExZ>ybsb>TOaiIw?xx3{;j
zWtqRa_Nlr&=!E1!o7XDGZ)h&Rv{h02Uf;{`+1E^!-%d=AbF(<U>-0(%MU`hdPW{sq
zE+6~2^Io>N)`PNnx@?N<ywaRbv5#*C#JrPWlu<Q#>K4?_a9yclXX(j#Ti#vZ)Hb;j
zwKea}ea|0vKVLdMZO-2F>t|agPqO`S`}W!uZb~~?&wcpA%<=o`>hJ>=M>JCT4^Loq
zmwPT5@n>PA*N&r`ziC~Xd34oMhYN`(KVH0>@n)ut-$MfvuDiCn7D|hH&QIYzUUxZE
zDJ-(d;A#+O(YKJ?f)v%)k%32)pB4m(#jCuYm=JJkr?z6$?tqT$y`sE7Ug;KBq&a-p
z*>$K?Xn9ZT>a85FW4dO>_<B`cbbAtfUr6}myaRVc?+dI+ZrvWU`1y&y&yR7%bL?Tf
zm0(w8#v;Mt{<G!F{JG^PQ@54<WcvMTb^crBNySSnzUACJ;#QWCcr-}pWt2dhk|-<h
zll1p0ssHS5@2u@tJ+NT%>!Z={>zd!*&fmAJY^C1JsZ%%>%;2^Em@@mv-|c;qZ?Q-2
z-v9e;>9>RK@)y~%WP9dcv)^%K(WFPVeZ@CZpWkwy-?vDlp-Q96@AOK`?q2UrmE2;x
zCVa_pIJWEK_Ukte_WYgpzV(5$qm-9Mz@a5QR~EXhi13tIbMmke$4sp?b(*$8I<XDh
z!lv`q=(CmVxsWe@#Kz(C)B0K4J8m5{<8qbs%1GT|^s++uhHG7GoI5j<d+d*l_sR-v
znGu3=3#MpuhorxLQuCol=IwT$oJgsC%QH6rC>HrY(Ny8rMT<T@g*KncM0Zw}?{{pS
zR~+i!vR*xJ^ZSlwjbM+r-X`1b=v}f=4N-b&9ojQtLg%}KUJ^|;nNvk_cCC-gH&yd-
zZuCek+o}+)*R8bA=GIY<f{uo#=3%?mNUWF;k?i@v#d*rq9bdF2tVt4*+jF(MT1y};
zYSRzzmNi;iwg|nOd|;}XzS@%bUoM$Dl4|B9b#Hsh)Or4rriSi;wHKEA=WjgcFhO#D
znR3^UC(k<E3_MmG4dj^Ne7#v|)Af*tant!2guWR+KUbI}WBEhk{2y-RS8`{am%g2D
z(C5#5XzJ4NlQq%XRwS0ry1seu(yuGmJ6ujXs1&JtCwO*b@|qT{&pibXl~WZrq`%q3
zzN~cTF>S@f$44&vZRSkgw=Lt+MQ?#u8;@9M9b`B3z51a=`2MRa`!?s^+HvrEL|D-8
zZ?YNpH=Wj7-0UE7S5|A=`b|&TnVZxZVm7nKRooFf`|IALAgP<TQnhp9^OB?YXD$8A
zpSmoQPpeMU?Zl%A2@{uTD;6Hzx_{&Id9_T-L_K0AetlBCp7-f7r5Q6Nc3sMO%BFR=
z$-Qa!)deQgomj4$?*Bb^ukXXvk5YuZY%>pTY2TM=TV1v(c6V9y-eqrdF8z2Pd$Wjp
zru@P<qrLz5o*ni`Rr?gQYhzqe(U0OgMa40x@7;TB4vL+b<<j2rZ`$OEZ}(ohwD|?c
zhRVgfFS@%sZU6uK{juy@>;6st_v)pqCb8<yy7*}6F%I6PFFn34Gz^hy-86T1@OfiR
zg?lZ3V&+es+NhwrG3~6>O|eT`*tf1q=hY~Y+nv`xx9H)|Fz34xE8M+QPNrIyI@e~2
z-FQ~|^V&jR?_I%9E{16y&s?jXJD08Gb>8{CKbJjS6?d++?^?e?D&O`yCDToFFJ8!6
zdi9ZU2I~*E%a%&Xhs&y8e%&5;rX#zk_VKsez#U3&o44QJc>nJ|v+8$+myW5r?5MkN
zfH92AR^&4O#+O?Pr_Bkwyi7kLZKlZIZCRSBtfqa2cOEY+&F+o(<yEk%hf&(4c#+|{
ziIcil9)44y?8G2($k9;tIcL+Pf_dKyj~ra`VNt>%Hm2(5(&ANrFAG?_I;6h9Wy8;a
zjmuwmaqpg~Bi40|vGIizr{wjoKknTX%h+Qi$Hd37U!j3PVEF_~rlipBDYNBgpWQm+
zeA26;w+1yLJrT)XpS6`;qoOu!x$MDdZdmEbC~mRTpzMxyKvu)YQ?^QK+RxgjZm1M4
z=Gk1gx9Zj%R&JYRj~nATS$5iTh@CbnoGjC})<<*amm>~OK40^`neWvx;k7r5YWV!H
zsJ;b3x~<1LC-JuxZn>r*aBH@ylE%}wmko4hn{G^s;Vs^--;!D0swn>8a^FVY=(3>R
z{r8!Vt-ZB%>1L<=*;cJ}$vgaxnDD18>Hd`?;j?<djtgRXQO72~Ty?DK=!|da%c4Wu
zA`jcyHn941RYxp%`Yim$oJz?sp=o*geU(=yDfpDzpQ!pRZJ1TBawKwnN5q-whN+=d
z)1=N{{TKGpQK2p{Rn~gTw(Rvg5AFN&sCc$jb!T+o_W$psxTK$7WPZ!Q_}1Z4%kG4m
z;*LS<<U&8n-`IUO>v;O@DKCZB9QS@7{pM2Yw*M1<=SIhD%#AcStMzEsrM(J$tNtiO
zEk3bz_3pdJ3J%71wJMsYNfu0>yI6nEf*H2K`DW#ly@C_p^-5n|T6;;a+kc^?&LKxG
zHy)|?f4~1fc#HA$o;fyCdWv>89=e<nboua;eU3AxO*B&z&p0plHuLM`B-7xm8(VI6
z-<4h3W3u4Ix(BB;?o8y+yE-G(!^`9Mr5YCNqdiL+U(0`Rd3XC*Y4(a=?~@`$o?i1z
zJ@b=0f;-IiR^8`iygI6i_pVLSwXA*Qa@=uk%&uK^)pM?zme(0it6C{~p>=_u);hPN
z#y40V)|nLcibYsPo3Gh8Z|kGA;X&Tg-oFZ6H~Vcf&tAOu&n0VzNu@^5f9zoSApV+P
z>gCmSbGNSYb}UKFt^Rqs^GNB6OAGCCzFfbb{86ym(n9<WyO|K1L!4c!yWH;M_iEoO
ze-KV=<zAn5HpRQAdqZ2V^sUhS`_9V!`8@eT@XXXps>=N-b0+)SiFVhj|85aFxUZ|`
z|F1*R5#~QNYNvAijJ@X{u&(5&|MoopuWqY?IF1yXq(5At-n3waWh+zu_k;uPGJXcq
zOCM<~Ds$Of_<l=dy=hZjYGIe()q{#{+aliBKa{kLbY8!hwQ;dtjgq5S>71``BnlZd
zlP}pFnW5nIQZmn~<LzsyOo@NCM;1j)%$ENpc94O|dvc*}*gBrt$2QIf10uNvgzw8Q
z=yq@ok$t3Q<2s}3!iuJat1kp_XfBz|aQVc<EbYU#t4hjRCO<u7e>OUg$*?8oRq6~O
zpU^X*hRRdVE54~%_o`6Dy~yp%jV{@ftm0=5g-n~e<%ZE6kEse(EFuAI(O$*VyAL#<
zG%z}vcZ%afmaS_9v*DSQ5^k#5X_tCtax885|I1p!XGaUed5IhQ=WliOo@<uBFFWgE
zV4+xZz$y3NlV`vG@$mSrW125i-PLatI`=zn6c(PquzrKx-Q6rb+Of<w-I4K1@ynM^
zY7O6T`r5PWTebD9j?cQ1pHg4>OjW<`$}Ld`zAI50?-u8%WM2LA{PBTjN1imqn&?gS
z5`Fb>dzVw}o2%&!zDxGUhPo(i4gS*8+_>(GT)FRxuzW|h`#K3voj-E9&-PV)Te7qE
z!_N#OwbMH7e7B}1dareAJ+iktK*aJ~)^)FsVfKj=+1Kd3n`R)fSYpbZh)q6QPgiB0
z35p5d)Faw3y=lSG(@m?B1gGfkJgQ#4dP&lPf0}&}twDVoGrWs){x_DqKJr(TV?&9R
znTACCqA$_!LN9r-{Fv^z`Rt;zJGXW2%h6ov$x@ZgAl$-t=JfodJt_;Ic1=qZTX{pk
zLU2z19lKPaJvHio3Rqj&-z;#yJuUZ@COh-8?$XMYYmO!T&by;>dqb)EyYmK83(d-&
zdaP4Dnz2OK!p>@$_lJ$|&)BkQ8%sYdf2S&bJN<o4LinA6#e2Ws>gH1yzjDD_@Uz#N
zyGND<{uXWACVzIHyX#8MyoSo@r;`t;JYRP|x%YBXU{}&cH@4eLG=tx4@;<lN*sXr|
zr&;%JYA&CjcKLYS*)p!jKiTW<mfv5@_)B=5!O5mKHn)#SxipvG|118Y{cciz*0pun
zD_OpaK8`Y}pLgE(X7QokuhQ2q^XuKVo^`rfsWapm*P2=D*``QbT$m6Mxr`|!VV$YL
z7WZ!v?kWWVT)U>Iy>(D6S@F&4mvvCV^SDCE%Dg+?hyI=X>&5Mv*tvP#h1V}YQzr6n
z%M{cYA~O~XS`}$l&Sjsy(tnDnviR(dqmoS~_WO$0_D<*ecH~ECe8Ys6V@Vo}D!dWi
z3uIe<9=YAU@~_4*^*fi}i*61PFqb+O-#Tq(`!k_NZ+{D&W9uXOVu~)!`tz~te}z_&
z<g5hk)$!~3&ac~YY{&Mp2X2DRn$yknKQ?B2n{uW8n7;Ukz|r$9GrIU$cI?~jt8%bq
zN6_9?8w{4TYB~FgEr^!xQJp@aYDuStiwEm0`DD**X|L|tK|9~=Fk(xLWD`EQjC)(O
zM8;I#j)yJ>w{&UfyuG~Gm}ldaZ>cFa*lw*|;ift7F~cii<1SZ&wGms7eaiSc$yeTV
z?T)~`RoC_=OD8N`v$IH><yz~^&>h`bw;uGFe7Q62b+6e}qu3)66VGg(v-k56-fJ30
zAw?}L6ZBnQr=5MJBKVY%eO;pG{eI_+P4(;E7UxTf#ap_2`^>dye0R06HgxKqcj7uJ
zA8Wpx+ikaR){bLIqEip>d=W5w)gWy?M=rT~&xvcI!nX0%4C^Wa7q3f|)0%T7YN_bw
zYq|kT)4ij^9=?nJS0tZX{3)|OWb)U%&HC=Ot`7^>h+bH-B~2>IwuyCHw*JM#Zy$!=
z`!J(>v-a7^XVwetYVl_HD3E=39e3=J@SBTTi*vucSf6vR>#JGiAC)On9AY#l*@}j!
zC~WP2ckZf9;*J%@PW9y%cN!h7=Is9_d+YYW+UPfTHs>!4d}%HgyLg@Yu?cqB%5D6c
z8(AyA{c~UZ_C{j!+sWtm7pVGQn=DkZB+zxDLNMFE7pmr~o1QI==!mcRGS~Lg9pP;y
z7rDfjELvRiE$Vniinz=c79qn)npNi(F5a$lD?{gqk=3^PA3t~d)i-_LnI3<ns=@H%
z`jwN9FB15={po7+8+&$od&K9tcrVTW60*H0cH@+#tY1W4gzw*15z}z!`(G0VJBP4Y
zHWH~Nv-&x@x1G2Db75~n-0Q=(K_a#%IrdadTWngCkuz)JT-WqZu~Yb49&cKDQeSuF
zu9B?YqJTFx&i|LFxH-))GWVVt?BmnbY1JmuZFlfz##Dm`MdFTD>H_kYj%7Hrct<X;
zQML;2`n7OI|KTsk_xuCx?cbenu*q(hnW^d51^2X{{ycu?ck+5pJ7>wFy;WbMO77Qw
z|NHXzz2EN(?gon6B|W>;7J5-9Y0}O04kZf?NgoloRBhGA_3OpTWj$K`wk%u1Bwh2&
znirhQd7Az-|E7;qTBO9&7?r;p_JpW7nx|h1nxgr1t<RAPg*|;cmQKpZvdll}btj_t
zr}ez5*{<i7w3H;>+vS&gH&$77f_9pwc?4t2JojYx)We+mM_XKdeyx)!@9APWo!C(2
z$=S^ixp$qX{=c$^8a8Fur|fh8VANouz4PiLgZtj4Y7><ATC;wc{<&~x+>=Y1?U84W
ze+^gOs+QMpp{}y^r^nI%_xA(}R~4q-++ykdc8B8eAI2iW9cp4>r~YVZeX^|9Xne=X
zc}+@uUQDlW`q{0U{cP_wpSs9WW4ljnh0*qkzI=&W+c(NCvA>rl<>Iz5cGt0UJF?a)
zTZQBb2Y<GmQ1&jexG0>#yVKLZHmz4^UDwVZT@##UMKhg$eKlL+@3~7W1J*aM=Be;{
zv1s9{+<hhIQ@Vb2MHZVd{&o81x+Addbx1)+&{?)qjTNu2RC=$eY+tu6?`l$d$GW~x
z7a9_#B`F^~U$<yy)n<>ktuqvhgMHkm<pxVlJf(DDPu7L2HL8Y-BaOu?oNxTy@kfPs
z3a`fLEnEi|UkzbcU&Qp`7Pq6{DG!sQUDez353cgwHre0af6=+y_gxIa`|X>!8;?zI
z<T2mbxMT@O+^X=v+!=ccE(N#f$1OSeNBrEpu1kW)3&rP06xB4ny}6@v-80EB@z#t_
zPi{_|T7Th{$%^#*JwK1NcE>CT`ohAW8>JbxIAvq{XHB!tFLTX{*&<UeetW+A{dTRE
z$xr?n_uHrL-CcfIb;kK}4TmEINuGKquH0i<FB7vpc^{8Rg4K+lKR=!B&pCcekK>`n
z>eCmczdg;{c60J~W-c}HOtnJ_sq<GVAGz?j?ba&O*E-2pS2bK`+M!XsK|<W~|Gl}n
zug+N7XzMG~xN0v-+_`Vbj0~HE&$lEwY`@(MuJ|JPd41CVNy0&IZi^pxI{v`KM7QqZ
z{&H*WlU50ZZ{{YsdClTTe*bi0VC~f9R~OGYHu1}YPqRKg4xYUCvy1BY6T3ni&0j9A
z5dE}<k+-!l^q=#dAju5S0R`(bj?GfMp{l0#?6SInXOokCeBIBdH?{ae8#52L@s?}1
zR(*VQ)b^!q#IG-x{qI-(Fx~a;&F1s}ia@6}+}@tQKP)+{zK!Lga=%TH_<HvRnM%BR
zwyx_NHf!~;?TMaO{ch*%7d`XEWtKa)^JS-<n`7z0x^l9*zumgf)nT*0>}|P$I8&l!
z*0G<KasLGz>d&w|u@7C=KVwsN%^{J@>LO+f=g0Xw_uMEIU9xL8*Aw0=ZX6LcYHVuH
zPRO4sD?G?-r2Y2i)ZhMU2GOaT)8B9JU%uwRk+9v99j?vz^Lx{RMG8GfPlrdyGR^s#
zwRGa8nQxDan6xKcwO%E(Y+HXr-I`rb7IB_**S|hJ>f7-{F_V5|-rps<_SyBv%a^4&
z98vA<{ORqir(~?|qg(OAC-ZdDk*LXWN#_o>G#OkuuA$?2zDlUD>8Vmx=$X^uOBXq&
z_P@Mfv2<beY}s{^-rWBT9z|bz!Zzt_m<M}Y;-y=>vvbasC2>tiXfJ#FcFE(m0@+!T
zv0lHwy-3^q?9dF4cv-_8{MTG()_y%3Vg38cWKD;&B@6$YeDQuwWV4$|`kN=!3ukp0
z?QB;#!7Kgk#_Y-4Z@yHYn<f4IS%rnmS&ylPVvYS;YHITg1@=U#e-523{c?Gd=ca@d
z&7DhEeSIB#VCmn2wZhA$>o*?${Hut^Id{$JSu8zwbsjEF;n!3Zk~w%wXs7=Zt&m%L
zTAsMe?@9NSzV`e_BhP9tzXIM!gV0;Le2SMAgl=AJnJH&b^iZnYE5K`qrn8};rQCL3
zN%q6BnHvpeDs4JmBIBkU)UY_ia!dJpxqjuH0jXC65BG1rws&{6`~fMJyYs6)Rk8#%
z%Ds_Td1lWwmiyBesF>tmK4pA<kwu=9o>k<fqSLQJnG979eBeI0xlCO6hpuw`>gjJL
zNG;ww?Lk<MX0x*RlYmRw+B)1bxWWtA<!v~81ioGH4RJ}3+hnCIctunvYFhs_eeFx#
zNnaJ_$)5aor{?(H9dEmI9y^FNtzKsP@wk0q-GyGW<V!54&pyrI6bkw#7@Tu)>1=t^
zpr|!Jytd4(zP9w+^ho11XB*#cTM}7aot#lGeQTxSCEHVSwcoAF!(Rmo8r^Sbe?N^Q
zLLkXbOSfXqW8+sB7q4YFD5ki&hi&bv$r_CR@BC>M<CJx~aN;^^BZtd8{%dbeD%}d+
zx!|Xt*^&o`H0JG8n_gDr)pT@0#?u7G)~UkTN;8)RC+R$ozIx%+-B$I~gKKjvA8gnX
zmhZj&Wbtvw?-NZF`ZhWKwTk-IRC{e*F#GF^za^q~SM1BRkI2%scw#v3>(hye?cAT$
zKc7lG+~)iDQMdlNi3&4JGB16&|L2*xKKKZn7w+>fF0^*rYX5%U?{`nHXp73doVC!o
z-S2X_<H5%#0^gRt-~0VvWU}WEnSXQdo&I&{^Ox<%ZtknCzT7Tf_v2k7GyAz)TQY;S
zt^V|1E#6)7aufKzn?0Zdj$bUYdm^q{^F%A~+jNc7v*QnmoLXow^JCJQqP?D1KfGg0
zirMr1RO&^}hQO`cvNzRKpO7nHnv^NSdwBoPi=1|CM|zJ<E_-?PUd^(4FYalteZvCu
zUS5y9>9mK#yJ4lrYt4rpElv|wvgGg`U%IUDb0PE9LwAGtA8u(2`y<4rbf;?0#!K5m
zy>C0X-wiQ&;&jKba>?XZGp%O$9bM_8D8N5){)}+LCSA5gQ!iZ6SS2GKJk>rbbC1^+
z4gonIA+{w4c1TRr(d0Bqefc7ygD0p%JTTbs)$RN{sf#~8@$y(;m-OSpLYcb(J*<w;
zU%NED%6PH(SpC^T7WD%m%spB*n=YKQd0DaP-m{5UryTV;^k$84pYx52GdR*#E$Iz9
z%X@C4{q8fz)}PrVm!ey1^(y;(!X?d_nop|4vt<P~9P!~XoLl5?9jZ5V4dVh8xs&<5
zi)BN%?whgBolBuaHM4-dXWkMH31_DCw>kGVo$Puc@J?1HAaUtj?KZWej%Om*sT=b2
zvmVL`y|7xD<<QHXwRKgqzXjT8yq)vfTSMe4kLSCG5mD<Si+qyoyfUxdPxV@uerHF-
zoJ^s4Hk&1msa~IW{NaYGt<Qq4iC4aG3EG+6_U&cr)<#dYGZxwJ^NwfsDst<$?F<i_
zdaG^{Q;@}s^*Z{Og*qJ9KJl65u;1(f<GdBeyd>vJ=|`=Lx~6(jtxaod+((uC6I$m^
zuiC5DegDysuBof^JP#e+yyMBSHoGaS*7P_%ocAFv&m+8P$N7gRjteai3fh#A!aMzO
z(3EIHF^S$^KZLKzeGs{_{CAaR*MTcfSHIa(##<S;?&#L+q}bixA05~$()6cw+sjqn
zIc!(|2eOw%#y(0g-j)*hS&Y4-m9?n%)LHe|rc%$&q`q6loN~IxYI^rB1^!#IC8q3E
z=C*A0YeLyG?ebf-jW@9^<ymR$+2Fol#U_rs>tC-jsaKpG!LE0I_Bxx}{D(dZv402_
z+x8;jl-9{FDRo{3lco6oRkmkel($$SG2zamT<K+z$3Oc&**Pou!Ox4nvo7q?I(SVt
z*6*)?yMe%Ut%Ih~V(vO#^Ey5mEj|AC#r4nU?f>uIvc*Jjp6^_%(ivQS<?rv^E%@=_
z;be=$S(~`*{4E}~6dp_p;B5GQuloHaHQ!lpF4(&7a+@otVp5TN-L&dhpRDz)7w)ox
zDGy&1N7}CX{PNn`+eVSWzkK!|@00EBu`FD3Y+|cv(vgnN#csV;!A-tR?$=L7U4DOW
zZ?*oL8yg>I{ry|Kw{DZk|Am}O1^#Gj9B_To(ahbz`)%DOgY=yRKW<DsQSEGLTxR#M
z$=xSR^Wr_dBNsgzY?k<HtIqD0^-R>-w83VwXYxn?kHR}&@5$x=Uh?+9Pfdl-mqfMK
z3Z}16QL>q)8|``dyv6IQo2Q?R-ZDe|L&$_ckJ*h5w~p^r`<ih+URkx*v>@YlW9_tq
zGqg5ovv!91EKh5nm#51s@=Q3;Q*`?sb-U<SdKWlS13Nk`9%k(PAf#&BakAnsNAj+K
zOWO@j2Q@r0IB-{mxBPYATLaFjjk1@Im%V?m!D`d&X?oFVvM+2yr%TOkwv-WL_gTCm
z`e)vsl=YJ*uFlqHpR%;T?A(>eVvAk77H2=rwV1BPcQ$BJ-ls2>JMJucTTzwtlex0a
zrtTlhrl;#H*3Lc~9iHT0Xm?&N$$k5umw^kqt~Oi^T6fucBTrXkbG7(V8IBJ<56?8&
zH@hB)3t08H?d8d(OV%upxVGx=m1Fs_+pn?p+T6=3)M=Ub{=|a)631C*6o>H2{;;Vy
zJ8A1{TV@0P>l5B}x+ZY)PuUaL$$dQ8&qjUDgE$k$UyF=3J(#g3XqM>eRSb5X1|Nka
zBDb7++i9;^vN+@xZ;EA?rR&FX&EFIGll@cm-&H^1JUxx`MCqngdOII!d0(HnV$bv@
z)ul<NpS?Bs!4<tfQU2X_3-6BgiWeIXB<Q5>I=L!YGw)<W_R<4>N`Y7Zo8K>N=Z>2z
zb!$Oga`dK@jdM%>7%1*N8@b_zp56PL-+$+Rzo9O_H#uDJ%>M^-ufOSfows57{Q6sV
zzg`r7GvcaQn;D<{Fs}M)s#xXI{I%il^CB`$b(%$9KGhDZ{Iz7pk7R$FM|#Isa4dcC
zx}&SWenEidugxbetoBwqp0TS^opJf(+h&_5r5b0ns?JLG*ZAdg=%}spa<=C8>>CeU
zvJBv}J+@Z#;l@k9YmX<~iL*JAE;NtN`r4e1+tHjKR%T{ul*+6=cSC#on+LNBP9M26
z`H`Z;?yovA4mVazcDsCQrCHGh1-{#>kIoEC+3C1AbL;EGsm_x%<cw5K-`HHRvp%x>
zil^z$Ue$HdvxV|4WnPK<zA?6J+?#&>sKJ*U+r=!e{Z2Y`mMqdg$U5hEA>YI~Rx+-d
zP5b1l4zeCM&Apb>HSKHvz9-LC)%9CRvD`oHWcl~Y<>Mj$_tpRZSG;<^{Uy`2(c70D
zcv&CUZol|f`Kt*FzS~xPi4gh|)8t+sF8}<D@p+lhzxy7PznZpS{;T`4Z}<1_`fze-
za6^YT&y2Zg!maf=RvZt1Z5HrudBLJna;2K3VS>N>r>QJcI?RGt>yk<g!nZ5`iL29`
zaDKuDQSrcsMNbz#_0XO)+oM0OXXX8wTQ2y$y}dI!$8@=2)iOz6j?X^=*Y@mobcyMS
z-t6X^9btb~Y<*1g>R#n37rU~B@>e=r^UF3Y+tJ?_dM^Ad&-pb4*W0U_HJyEVEEv4}
z?Zqw&DyNpd3kx<}-SJ9bVc3TlR-^8fo5bA%0(J$>T76ijDQdBd-MOv1=H4=Pj}iGX
z_q^5Tl5?vg6E81YU&wGZHEwSvSJj~t56|qs<W}5wib+RR@Ns4OoOkPv>04NS*>l-H
zp)T>;Kk>zHFKzaF7Pm8{#qG<dLsC-?Oz!uoee=qEoj1euUrIAlWIisH;WJ&mBtNdi
zg(;6Ovg?kTHb(`!iQBbf?weTdratjeKa=%pgGp?2LO{ay%EMM1%va;5-f;Z$Qd{h-
zvZj*Ubv`E9HbMWk$=_n5iVO?-6z^WUoBL*V&@<8C;NMeXrMKUxNHYFv@hqw_IWqsy
zOb^bowT#c=yOQGrHN*qnbk3M*q%ig0?>E8yMt)na&(o+j;PMXp>T_#$MT~h<z2O-v
zU&)e(tpDybNK3YzdOpAY!?efqCpk=!I`h`-(U*tYN>0lBuDX(LmUxH7FJNvWx8{T|
zerIpxi)fwSmfUZ<k?onfg%|Vx%gy|O%*Bh>M(k@_yu$p4>HMGqO*g&HuhW;$Q`g;T
z_HN_-<gLeV9Sx6r?(~0Eb{@}x_{|fUj_-G$S8?$kW8LXYQRRo?8EH~Wtf%f-ppy9V
zw6Wq-cgf^rixd8*V*0~;EpF<c&Q6-P@XZs)>6|4^`t6G9YF86%KMVGyENW!lbm02C
z17A6XTn|2&s-m*kC9-^-g+czqeb?(g&U~{msl_>K)2nx<-Y!1xw)5zs{HcObTzRKt
z*FNFi`SMUj+nPMivlTJd*3L5Bl3RW9$Q;AD%%YbCc+y^H<*0sJmVD!TB=fGo<&#?k
zyw4Q8U#6>KvP9{}W8H~mB9*hf*NXj?>Mc*Op4qgrM%@3*7OwZMoSD;ZYRp)bcxzW_
zyXmo|s}J2uI=1K6wrDn^<A?tI*|UxN`I%ec5fOXpPkeY7>uS32`o-o0f#P<TjHb?d
zafW?*_Y`&4>Xw{$eh+p#+%C2YHFj~2ntAh-$3!t@Z_iCy7jmy(6mOHv*m(ZX!F<K_
zLCS|MlHJ;?LJwI8Cq&%L*rvrbb;8TbtJzru@;-O|-Llj>_kCV$?&D==BkVfo%$o5;
zGIG{z9TUS2r#`i~T~^IcT9&=)PH~;HOha)ir}#vc78Av=r<wbdj8sKWoC?ZuW8ZYr
zcF}b1fG`>Mjp71}Cvm&+#51{xew_E=z<sYx0SzW|-tXPq6m;OJTte>NU8QQ=n&<80
z|E`_et)RJd-@+MN9#1<f9erAjH|Nlm$P$YMx;DohG@Siv&x(j!JijtI;hE|k^IN-u
z)Qg^ZD!=Jozwe+?P)_IOlocuYM>rQN_e(b!sP3I+>K6EB`t<O;@P8kTr5oN?pZc<t
zL%V6?j_+53y`LXDacDvbM~Z5eWl&|{li0VZ{}ZBCvGun^Zh3u)HT;TQc8A*CHJRS~
zg73I7N!_^O`$-~7tkk$^;UmMOBU*0P@-=mYQW(X#x!MaHPjYjxf7eh^x&3na+y|YU
zwI>UNilcY(yp>ydb!&P3?>~$AV+&r+$ndW^z%<!Q`ACuKiA2^u!~Fh!2II&8)rhjC
z2hL88xlt`EIIl&!ud_fuJH7Uh@6MS|R*78JO}oPp6LEQ&z<lPl?EMxuzw5CsTU)q9
zN3%8lqsvy)AgwJrQnK!Eul~>oS-HhvmRad0Za+!RixJ*Gk1S*Q>d2Vw^i^Zho2Kbu
zj~mzvl^a%{Vwl3BELC*f^l|l^qaUMU@6Wzbw&~OzQ(c=Us*bB~DIE1>$yeq3a&S{b
zYwFJS#pX+Fau+=?x$w8~qeSdi-I;S{&Ek?}mD-WE^LD_7()_j;4(nVs`+WSLGqBD(
znqw;dVA+iTi!L|CsE(MXc@r4#o@`vVue71_>xak!fjdp9Z%&{2x!TgsuI<@Q)3-a~
zN+vd@pHbPI7ypcL%9flp$}1OKm=YjzP=?KyC28HKwhpPI+E*T_pS@+8oi@cYQtre3
zJ$0;+bAN8jV_&{@5eHYjts&R1eNX$ppA}p%Df>#qtp$mT{h3yC{{5ff{9pyQ{LCNk
zCQW$9+^G3&(W|1=dm61bi{D+GR?^nvbnu0J-P|O>tnP*1zTdNQ_3;er{O7nmP@&DJ
z@5(G!y=g^f-f)DtuqsWp59wII(X6TE>|6P3_jkDsWhFWiH};EjvQ530^FcvfDJ|&m
zWiF*j(k@aPtQ1yHb6j$l-8+f%Xb<!6uiLKH#T4$!ekW*fwdj?~sf(wMY&gQ<awo~f
zOK8IV=#@*VLRUzLUXM0(3e4l%x^TLhR^yT@X|YSAg!FG+7H{I8rMR=~LZ6O}ANSFz
z*SeH9`r8-o$c@^6(R9l^jwL0#zUsy8yyR#1FG3<`sqaj~%g-kr`gr~LmlrM3UCFBp
zrBxC_*F^6>cdanw$IbLPPkPdM+K(I!%AVYD+t+ZCN{e5^#p#P>kKKxVUbZQfJ^R*T
ze*2W2TV7SpjhbEZ$jH;+j}J?t&G)YFng6_40%E6ZVY!}P`*PEd3q2c`T<Om{d`x!B
z-kTabUpKi+y65qF9N<za65X_4=tx(mM%;pk*_#CRDz~!m^_a6wU--yX&uxb~Pnz<b
z59g|4`op}^;%!{FTShEyJklgldQG69RXfQ+sLzAnH&|i1K&XtyvEWIjL9OXcQxmp&
z7rao~9wE9ug>Tia>!n^7r(azwB`^CjkWct^{U?s!J;4^Dw?hQ%7@xWwpZNT-oX8wg
z8Rm`i8fFLFRh=;@+P|7(lK8Z|Z_hP_H%$umnz|<V(4MEN3E69<oyxAyD>=TpN+nC>
zfs@w57tK5$b|`ioS@reyjq-VK3#Jw@?h;}-kR|)^G|Q!TSIhYtSoX0`Iu!Be_?!n?
z59RXK@B3@FVOq&m2C2h8cRb$qA@<s&B&*fe*YL05{IT*zm}IWqv^CZ%W83FFeEh+F
zd90YWs#5<M%T)PS?M2cBZYDxUWY<0YoU!vri_anPpE(OteYN|8i?~01zq!mdUZL7!
z(!(hK<7xIH`KuP(pB)`J%X-6P(PzCaOJkW_)+U;Jn%w@bn_T}?wxH!}Wqabo$44GW
z{q+xd#c+X(FIHrS$(R3&`9YJ-k3RB?H?%mhA1w&Ev+~NTRRtU_6<kUka;`i=K}l|x
z{A5D^R&&bzo3Kb@O3|}(&#U;0^@^3mCViCsVY(@wdH0u|bK4A+PhB!j{9)tIe#&&Q
zeN>!dpKi>aI~;ogYv-lC*4kcKwKmB@$fk7%<Dv^2Y&aPXZeZ_?o%LkP&d-T%6J;(<
z6LCmN6X>juWsETl$aHUI$$$E6Wvf`-ZEpSlx#{z&Ua3~U-BX+!{P-86Qrkz*%Bzn=
zjXx=96o=0@unk^$eq+XMt}EUb#U@K$sb;u7Wui`CL;db$S5>6F?P?+;ZFhhFVy4fv
z<eR#Joa9O!MJ}Vx_7gu&oj$)sF1C6D-?2xQl0RO4m6kUs5Z-fG;7H^)>%R+(!y;o-
zFBG)ry<HQSx#?}|!dD!HJB<!yPFN|WW>~}e{O(k)n&gDEB3{kCQGW6lS6xbY`Z)Ym
z;a#<}Ir>{QvNToF9=~l?nG$$X`mjTH!QPWaI>**7Hcpw7_`pqY--_;yzt(e#KT*2;
zPu#HWOIiMY{y9f7u8O%APn_U&s7YY*<llicVKE+tTMHzD52Q+OxO8s+2O}XfCMV^2
z5(#pVaWho5rN{5u`uf7TYlS_<GESBDu_~`NsBhYpWwPr0$NM{$Y={WjI3s#uYQ^!`
zau%a?4W6&Vbl;qr+<tqd$d9xIp7x*qycXec-+2BC??b0GQw}K|ZF#w>GS#rucvH!d
z$0?#}8{XykRZnGI_gLwO1S|Ve>1{ayx3jl|Y`(lDvNrtKCH^Ok%d6M=zJ9i?=BnEi
zi*@Deq&=7>-k7viHG8QDw}Dvs(w4m<3$>1#3tC-bTcjHD<Ki^62T_w%H5iq|%QT%l
z^^6{NzX<%X?naM&d&NYdj*#uo=5Cv7^|UP6|3}pK6H}L)FS>l7rlRA$^y9)xS4|V0
zMs7a#4(I#c4W0#D^EWsxF(_C&-Je1KX!_y<^7f(Avrql>Vci{f^pwof6BW{W8~N(k
zohE${nfKWC-WS{NnSND$5k1o$M=!kpYkr1_!i+C!prg48rnLHpMlfbhagy_wnXqhC
zeZs`|YV)}rMSVgTHRN9GS8QC;oy7Jl?#SZro8~<^^f`IC<Np5_>zEroGq=pOHaWuU
z%n;fWz{GVZV1xbSH?yj~zP|ZEvH1?K^7XqX5}7X^Qqaphb0p{pL#fkpqqMFIRoxmp
zly4uAniQ(K<ZOfH+Pf|Ka!!-IU2e_TQnhp9qC~w<+wcFml>L9d?yhH>&%fOkUHAHo
zHjlZZ1W(M(x>@0d@ANXapYr;2FZqmj==G$4qWhX0av5)x_ZmHD3QA`v)IJ-mvbOB2
z(2Q4K6gpLTgL!P6dW{oLbWJ`X6<`))5a?7`JeO5Kue@yrzkEmH;Ygc~f8S<^P7{z#
zi}#J{V(K?2xe@Ff8t1c?Q}o*%W$j>=_{J;KrM={Y3>9R5FR=Zp_t0Rii(k>zuU)G<
zBw5zF?ri20FbHE@D>2i2UP`#F!`fdeLKaIxc2rM$|4CF>X~h~bw{=YxQ5)*i7KM4w
zt2<<I^UI&8Jt-@hq}SciU{j9~>^mvNwLtj$0*SpJPrZJ#c)|pA<L^cV#;rRX^2&BS
zRTg2*oaeHuP;vSGysbeZ6CxfgN}txGoE}#ocxd|G14W((E>-^dxIf~p)mF>Mvaa=>
z?@sBg39{5q4eaFiW)`n`BGmiHjx%uOcU?<MbDlrltZAGawy7IddS)jD$;`~G+?HM6
zHiz+CgL(c<?sroJXHOCmNz2|?apfSxq@sVd%Evpe=$+c^@*s?957&W4D;4Dz4=iGr
zi-oj4yrNmy-1kmE&iiCXuiql$gFDS8r-)q5NnM`4*k)SP=3}`9$DawDk4miH^D=5p
zTW#H>^(~jzM0T%9yq#zEbax=1_Rd>(mx)I-_D1Z9i71-7nty>1ds50m4~CC3&us~6
z|6p)Ti!E*40+zBHn}v2>WG&EKXUi$2sXuX1@Sn<Gw?#wV+VxLqdic)QF7Qv_wOK9m
zKX@^Du5S>1lQqfyKC4Rcq<@dr*<W0=&GWNp&~GoN_4B2f+(UnOtQI_cG2c+|rL)}R
z3tA3B-*<jqzD4M&18Ymqz161OOgD@6avW^p(Jt7#UF~6&Va~+0H=36}?ON@SGco1E
zkwuPLs-Z4A<sElwoB~S2K75JD^cSkyB|Uxmt&J_Kx3VRBF$ZyF@x9YMnm1+Atxc)k
zYx+X6XT<m0rR?5gV8nMla6#lMiH$Y?1<T&+n%^|cHoLL1<kQvcsQZlH{vL?)D{;zL
zxa(L5vq0)+jc2NkkGD#m@hsp9Z;SDqxZb@dENsGVMa2mX%6=_ulYQ1@dUh739LU|S
z!Id#vNy9w%rq3Cr15ZwEsGBj#_`1?F?bBY#r*;WnIQn@@o@jyAImKI3k}k-cUKPo7
z)-$_oQ}()-o@*AYyj%GHa9p_R^`4GUyXvp3+FF5|*tQ1o+}s{sKhNDTNi5f2poi1I
z_=rFc$BiAUy$bgqu<PtRvSFEp$;Y5ciZ$vIDt$Ujo}8)qUGOfXeSTa}q@R+q-^T4Z
zkAmJs9SJ&l_Vm{yJZoKdZJ1GHv0QkS)jr{Ar{!L4S+&6=WP;X?Rd(*x3N2r5ONe`H
zywAbFDZH-t!-SZrYZV`?f6^|MX{yuxYzF6!<LA^O7pwL<^DlePs((1=+nuFLUOu-H
zp1jzMzp?Uc@Ag~E^Y`aXKHkgd-nCM3mz1{kyjwGy@0|#h+O?$l6pP5}l;53<Cv77=
zo4jj<qF&v)(HZRd(T!u}Mhye)C42pa-UYMX=P&X|usJ$GQ^fJz-N~L0_V?v#-RKLQ
z*O3~Z6Z@j(<DpBf?F#8K0TyRBB?-NqGH>rop?i&b46_SPPi#_@VvgISpvtmm;i`XZ
z=C7{jW=xN(XncB6dcu^1>ijF__j<N)R82U#zv69FcCh};3DRLA9+T%y&0DE*@I{?q
z|25SVt|ejC-P4O@6<=^XJG4@Wzp?6+Z2|vD;hL}`w%_glESWE_D($^;;+sjw&tCa?
zN7Mbw+4@D*U+qg~O>aG$Z_me6b8U0!&Y1K?7Mw}-YxbA>H9m0qaCo}Q<ar{^41HpE
zH+QRUnp4uR$7dk-P`dw`jMMu0!k~<hu_$h~W4*q8)pXve>-4_&u=uDlo!GqZN}RiN
z@3Y0f3R$I|&U-w$!9J{mXVH$OD&G!@FG}3m^Cx+xYR$VBT#xk@@AYGhT75^NHD!~A
zro&n8rJk$e-0n7IU(R#m<-EG;o~it?KpmG3?S~4#1TSgryTE<@+7!vl2@z`=H*Vo`
zU4H1opQIguTV0g8G)yuJZlslEWL~~~|41=&*px3N$1@D2(``5`-+i9Z&fzS^IDhr}
zDYqVKv<dhb`!7x2eNRK}ps~p0fP_e~u179e&X=b8U10wGec|nbWp5WfI~0BPgMQS}
zHFqA@K3NjT6wcY5@ZR!!@#50e-&}3aKPl4+$rhEUQ9H9P|M)YJMMrO*`TBdU;mnf8
z&j~M%^{DBKPw)sV2%ostSnAo;z4`IgUt802zdX<1{rml#&-z>HoZW8itKBVV)U)0$
zBWnHs1DZGXC?ypO#e_a^XF9LPcCUVccFEW2WwF=%^~8L6oc#5+?AhaFH1$N2_QMQD
zlj77`&Fj7~egYZ`8iEX&_AaUL@SONyI@hCTjP_QG95-k!)tz|V`eUf(HJ3=&rpLJ=
zV#|`+ce(d`dHpds=e@)&mQ4R2f{*u2e0M6yN~B-OCuO(!+RefK)>r4%Kh4$Y4cYzS
zk@wrl{B{L%g5OSPdYf1>At0S+XZX_kaHT6x54~|e{z>SO<f2BQZwuI*+$to!%dR>0
zb?05$G4JY;s*{VVTMGiaj_#|CoZ~*lWjZqp^Q|LAT~Rxaepmmoi=$lU+1|MZH9Pk1
zDBP?dbim`lQde!?`0pAImrU@J+kU62efPpt!D>g-`~9-2tJ`{;^1QkEZmi3l-EsTH
zZ>>w4gma$taPC|GkR|oVgR70o(^B}^&6BhJw@BCR(iDG{5~3+sU7oY~PKlA_$qkdQ
zD*Ct76f8=8E_=Y%OS0gdZsLEHH8Us2ys695`M$!uV-NeGz=@Ntsb8OC#JP8We89=8
z&rcn@Y$K_DA=8zMBThU)^L<a&q$A-hQWw|UN^gz(FU28K`cQeT(9OsDB7Y_`yUYGQ
zxB2CdzmD^~6!%LQ{%=|0B&E1u#`-gf8?7QeFEy6-+33vO&&=d=tN%>SPM<@G|D0?>
zk86iU)ZRXFXDY{roTpls)>uChTKRldF58(Z<(URg4dS*+cQ$Y2E{>hCQgNA(M9Y&u
z!MR;YfkIN3(v~(>`fEgn6wFD`H(Yvp7i-G}&Gycz2YwvApmKt*Fy`LlM+r7Ny+STO
zEN(sdvTEnt5dKA$Qy=dN`g16nTT{%%eo>J`hrFcTLEdDI#)m!gZO#gDW-MR4)GYrR
zQ(gB}mgLDIJSH)s6IZ`(e!$=2I^~b<v7pv%vaV0ppNI;Zw7l84KY}H?-OO{_euYLc
zJ<~NjjB*D9Ig*%GaWp>N?6+~sfjPDl&S~iH|D<EUwfVh$edAtk^?fB5o}HbM^wzp`
zE6<%-Mg1B3kCt5V_EBHbwT=0=uhyDd&ke4#-`cj#AZya3hUH1Etr?HGbapRgV*dV4
zJi*m*9n<SW(r>LdB;GvE_rm?#WvAJ;&70U-mYBp_K2f>xHHOnGa%R=a=8Y}))8+Sj
zvp=1CZAOd8!@Hl3dcU2z-TuRt&qi-q3%b+yt~%Oz;H}2awY3wqeeW)ijTL;-C2N*(
z_vF2be;*qTJg%I$Wc~6htI}t3JdpUXTxQvth&e2?<}<VSs2o|6#v^BP<nCelx?eM+
zAEbm&RNCJym+keAqvVUmqBK9-KbHjEoXSlv+RT`Gyn^wdf_K4%2@m~@KS^Ys{PS|-
z;a#Oc%<FROrd(bBUXcIDg^uMXPcdz~XCW-UOy0YXb>;8alg;lUj5JuDlukay)RDUL
zEyuZ&r5Z<lH%!pz4sB;*<hmoyt9jUmlf&!%w;wv!R|LLY{l4yK?X1--9M=|nxb{%{
zmzZgH#f|!PAAc_hp1VlPQDfI6AyuC%%}sG)zAlG6tyXqbww6n|r|;+Vd&IeDVbMYP
z>6`q6Rvffn|MTHw2j*K1yZdh__KWwm#@Va0^sW2Ac>7NWV@LSEn9Rbb346q6PLh5s
z);?pA4&TBREfdyFZapA+>0QkC=WcC`rYQ?gL|v%86vV{wcx~(sH^!Rf3>@AsSMLhj
zS6M3e;@VPipFKCybYoaQhTq)S{9CxY<6vp?)}tj?PKGnS(%|r{-6xXq&b@n<Z*)Os
zp(Brvi|(h}K_bhynJxM2EPRIfnM(PzmbM=A^EVzD%f1)jF8?qkYJt|lM|phrv@d(^
zeUWmT^TE+e-xP$_-rQUrQLbVjm@}nTUE94bBT{Qsx!@O<h%D91+r#Czf0}hMW{X(V
z$7{OL4|bkXNjCX6`9esIyVEV^T}8U9B&NTg>Z!J9@`6vwJrk#V`mes(TzmTaE&k#<
z+Y_DHZmrAV)E8k+5Oy!mF=burwBh)pSChTHWxQ?%UXS}5UHx~xf7Jek&mX6q+PLAn
z`ppZ8$_WeDE!S@B`}*SE1i9+99?x0zI4r+@2&(OG*|yte<C7~lqMf$ao_=;sAlq|I
zI_tCx`@Z<>)7ZT3Zq+R|sqnVROP9B>r7o2<-Y|c=_o;)m+h=@vU}YM-*8BXwZ*Q+J
zj>voPXPMC?$s>1;9Jw3I-E$?<T2=LC-jBDuNBmpTZ%yXd9-&p>tfsn}A$YFgjbw{O
zes|X>czYk+8mJ|GVAHK_iQMludfoIiJbR?#-E*Ef?(%z%uRW8Uzw2(+goV?WE}LqQ
zVd#_j(W^-??y%=vz9bjnH;w0Ze0;1ckmaScvMH`*eU+$k$(4lA<Iye_3tn*e9&+M|
zj8pZB7cUkQ+8Dk_RJK68#PxMxVahJm$Is3zao!#@Woqb)92t`d(PnK=W*_@175RIc
z@0&xP&u{gyVYV)Rze(4mZ0nC%+a@PH-kNO|UFSH*H2>1gDD~w@t+FZg({6e$pO^Kx
z^Cv^Z_e##*ugWr0F044TWrC^F)61<bYs9|&U9;Ig$@gJg@n@CeW-LKRce*n=va~E-
zerZSPe2-|RNk6mZHbsB<!JE1_i6#5$Ic}yaOCnUf7$373<*D9S(#0}KeacR))5pF>
zH9WYvIq1TU`@5ICuzuDv-6=(+>hBo=i(QA@cc{BC7%o})B0f}9%FKG@qN4BH<$n2H
zYreGRsL9f$-Pg4;G~3>-z4$Zkh;EATagoX8mtz<NQ$H@9{p8OPp$C3ijUK6yAGRj3
za&tPY_FSa3dg(>IrL`U+Tcx+YE@0z%*QPWfYG$F2V0Ob6|4r-C&PKmD$?}`;&G#}J
zP1B%U$=10KFHK93yHwZh5jUZLV@|ZbY*^;z2>Ds7W4PD2M};himzGi})^LufC}QXq
z**tw}m{Zk?OH)gEw#aWkYh^p{h=iA?xXhBXr))KK13MXuf{!YxT+fMk?X=l&W<+3@
z>IM$ey*(*0jox;3g-nq}dJ}fqdc6}nD7Q@gp_cY$ueT`;H`l#!n*H@-lJ(OkjNdM*
z&wns~dYI(fmj}GAUHHf^xFq?tjl{w57H!q!hktHf+k1ZFHwzz?*~g~a{+3Jr$suxd
zvROdz*5(^mEY*3BR&hmaE&6zNN$UPz7cCc03~CfwP}(cwu|{+4y81AWKe>0FMDAF(
z!E0LXmn&5-B~D$CGTfqnHuP~Jdr<S0CHwaNIcB}%@ua<9Cu~2>IL|5TeayLtQ&J(D
zJl5#=2$`O`@Id?IqHdSP>lEUiyp7zV{wBCgZ=LnGz;*L89+(sr<a;mP8^q*fE~99Z
zeUHhWDXK!*C)j>d`n-xsn=_N%teX8U;r<=ZoY~uR8UM8Ru`{Mm$yg*;^=i+<l|Pe~
ze7NPUxA&Oefz;=&mut4A`?nQGhCX#qEEJjWAmBh8+qtEWm|CW+$>2X#JonX-B}X(C
zJk@-(iNPh@MwwBu_Vd|ttIbo7DwVJP9y(e3!-T1d$GW4O-d<T55f-_v>&hRAhaA@u
zs}ysm-?+>)t8ZTAvrHMY?WcF~zBq3v{5$ujTT-^l9goHj%C8QFiVFxdPLVrmHg&5;
zSLomVmU1J5oNKFg`Yv?y&3u}8g!lCYUze{gky9L4SXRD}zcWc8X-|>rwi9K71xFNA
zYJNQ3>h))>#Uf!Y{Tl8l#X^M#hrWL5JFzNo+T7^EL#D@s{XhNZ)68y~E~Iot)X|_c
z`)$B%DS3-8ziuiNTxsoJaq4XT@}$4h@|1Kv^h_Rh&Dox`de6jX2TSj<N-ZfqcI@~)
z#ao&o9!!fmEnir#`zX;iVeZ1@i(-F!rY0%o=c?y~o_Kxi-`-tCl~Z(MwzbqHtkqbz
zr2gugpK&4P4KvQY*}3`eADN}Xr)w7-KJe=5+S5A~rE`94Je+fCO6Io8-(jzvHa;r~
zDsX*%sB~^}Q`H-vNFn!qwO1#-&`~@ZA#z1Lj=TQqONC3D3pv&tR`A-`6q2w!B3!1)
z&23Wp+RlW+`<lk5{dc$oh&=A@SI~`cI(v}g@%e+lW*FwS33p#gbFa0&C%KmE-<^8B
zZl^687as1?TByA~#x(BjI+MbLxh|`68E5UjqgnXM^w{RvSG_kypL?JE(~~*($w~3s
z`*Nk<CI+>IK575w-@|%+&NmO|-J;rxryI+1t#66T@6VUN^et7@;MeQV`cZSMcxSlJ
zj4imAd96{Up)L28@{!9me#z>78wH(zO_&>zRXlB7VfXg1wJE!w{Q11XXMLvZP4R=d
zN8jx=YiYXv)nwNler3M&yFu3P{y&z_k@RwT-{`z!-KB3AIKF(Fy?!faa6$%?T5<4t
zlf7G_WaZSkeZ86=#Y}y(d3SZgWSt!rI>EBM6Fqm&u-f|S!Uq%9Mi&{Dh~t}X#!oyr
zP1yGG%t<-jGj6Et;=Pk#e5}7%F`iX<|BqGoZyf2rzoAfgpDN>m3+Jr=2YIh`tulN2
zU$sFi&?u>Ks}QG%zu>y;dG}((9E1Fr+`aECx2j(?#YOyKsFGN>kwxgA8QwAL)WVwT
zt{*5me_FkE))T3n)sD_q#R2WErz*5QZulz_drd9wxuNWYw40}%CSBB!WnifZzVCQ6
z=Z@~_-%RrY4;8*Lzh5<d`J~m2Yd@UY?Y-cRhv5Ya^Z)<quEl5S@BJ`~yJRk#%-)i%
zk0)onX!%^XYi-2t$4W~Uy02O<pP4(cWNwGcjU~lA+l;<VS)$|}Rq@2B#V}U#VWibB
zr;_ucw_L=RJ+=DN-_A1c!MXVR!4KDQ^WRmUk;V4MpKJOHr;^8d@hl6IF0@B*%{R6(
zc`{F8-NbY!uX$-I;d6!fei(y?Jwsai3tTx=c~uU)x{)9#6V176!%eL{EshN`jN!9g
zCgfY%C+Rbub+*=bnasmgW+pJHBW`c+ImPS#g1!pgnMx6n6OZs-nZMxeQAd}qg=?0H
zdh73!`tttraY1j}dm<{=eyY66f2L=xsLtdxGx+Atn`IN+mT=`Qe{bKA>at<>CI78Y
z1H-1iSj=-Ma9i(;cE6Kf7*+_(Fs-U>TJO@sD&dgewKZ(7tHdD}JsHLQEa|Kaf$nkQ
zaa&$!PM*+o!?h-9Rgt&rN~Jm9KcyZ|xZCkp=zf~*-#cqpGzH2oG${MyVx9NFL4TXh
zl5;Kx!$MbgUtGbsbjDA^TI<EW&ns$sC#f#txaZ9<je~90>i3>38(C&~U2|w&vbSeO
zh~y1HKOOg3`&ed#sqb~V)|pfkU;jz--EofHpLV_8JG($jx9i!tIaznBzkN+xrYrF4
z^fcXVzmD8p(ln>wPr~W*dfPTmR@=>>A85o{a<Avq=PD7OyqgZ(D*sHg?{QR2yEV(#
z+O~C@jK#Cb-&Tj*-+a#Q@HL%yCVk%LTTaW~YmF+kvr0dnow`BbZm#N_=82w<b&u4F
zIxoBSTYitX!2Dn9ZK9rit|`y`6s&A@cJuj?lr8Eh9}Fif-nVLAxpYBH+PX_O?mrYT
ziwt$;=rdZ=v}f<^w};|mv)AwY+<E+dUG3Ga->yaHpZfBsCA9A0vCFf*1lhUF6e^U6
zFZ7VrwtM%RGp}<M>jZ^0Rx92;c-ua|CQ*D|xmY?&@79t>?x~3z%kGL!znPuC=jEB8
znaN2LZ!bMt9C2UntK^d9cNs5j4n3gzzELNB`>vE<O~zfdiOY8wEpJ<sx6)9O^O%x|
zMd0EYTX!Em=vygPlGVAUxU*!t$qujc;(t;eYU~bBIXL&-%>u{c{qxUtFJ1YMIWFs9
z%+*Loy<$toJ=|6s0%q;~KUv|SQt9If5*MrA=jblbcz4=nkIljP`WKfxU$~}l?tCd7
zhHTpy{U2H<9n4R!`eI=ye`=~v=lb2ZT)M43=+CGTeBrMCDl{xf;eM2JTb#W-OW&#w
z7frldrhIa@J}k6p^T{9gwJ-iSD!gcEWMhF7$HrR!**0I|W-XYokE!Y65tV5%=bzar
zPTnH3gw5lW^uI4}#Qxpbm$}{5EbHCDBu;+OqovPm<_pa@x98~THQCesuC4Qxp1nUq
zGr8-;(%QyH26s4OyjN}RY*;vDlBsy7wwCVNZT;&_InIjee{}LVHnnx}Gz%p`tHYOm
zIy6?_i82sk%@XzIQsMPD?Y2OH<<Lb2QH^k`o!kcQHOsSl&v_{9z2kHy*4_BH!w#h_
zMq;{6({2Yi`P_8z{Nfl~)D&ak7sE5nKWxUieJfr6>za0le4ED=w0A3SLBHeVyf9_e
z2~QYA`{!EBeKvW^BKOT<yqA~NR+il^p1rnsweF6Pdn!-&oY}3?5$H1U(rgxG-6hgH
zeszaF*mh~plf0LPA0(nJrq7H1a$HNNb7_U?b*nA!70<m|Cl-4B_%W3qmM%#JOARKz
zonsZv+_<oh{h~_ZisY?-{%^W<<!{7S>&o3mp1OX84=WAKCuFT<Tkb1u&M1B8;=f{#
zZoLJI%Z+B$>CR?pPM4m0GE09^sQ2SFCI>DEM`YU_vgG=ndGBD;{#2V!TUVbFP2IV!
z(b_mo=B=;Dp%qNi!}mQ3Ey~U8myF5re0gBgCgp;ce)9}?_slz0w=jmo|42;bzU}Qv
z{!fCY{r31MG4)%xP<s!%KG({3{3RRMrtg>*uwR?4nlI&+dVC$Po!iau#m5e9So&dt
z(Yd&NpB3lE{fK#f(c|aDO^f_QEgw{_<mS<-kUE;R_L9((dECi|iuUe|_BJ>qB^GGa
z%=Z4N*yY-wx+`HG$2Byr-rs$;c>Z;hM&(T_SZ`bG;dOnplx4Dr&T;34#hc4jY+Urc
z^ux8v7qGS4CcJGp^M3mI#XSkVWyd?CtxG%DIlldSWVN^E+^ppyF4tt5H%!<RbZF12
z0^aG~2ZPmC8aE&C{k3%G3(G~N`X8Ro<LJ5*x_=s%uGQ6z%WUeNv`t&|)ZP4ocTlln
z^rh6u7hgX+J$S(-pQ(E*$4n&TaeI=7d)<WI^UUq*8mA;o5pVNk7JMz5XeIqjbrGX?
ztU;qk63eBWC!rswy{%CT4|x!@bJeOfk+0iAo*Az*so><1xY2j_H%Hm_EfbIPJvHv=
zmTv#N{nFI#0(H%&QP-L|A~QD>ara4B-C2D|l_mJ3&7@`5CS4XUUDscAa^=64o-}c{
zNwPvr9o7<oOO|J-AGS#itgxM|roWw4ST~&CdPR7Xr>VuJ2R5<ctyBLL$MP@K@^<fx
zl!~6Uqvp#;(Ib<8#5}(cVz^an%Sk4QA}(Ih>B9X%e>7%UE#uwtP&3i@>@1UQtCnVE
zXt|vzjwpBJ<C(r@acRusk6M|xPMI(-+jwSk>0*`NUkmyspUBH$ZeNz@sd7U+zJGIS
zw)ujcm!HneKJv#_dZOXp`%<$Hob1_FlGtMV|Bmsur{VFpwlChdd6ta#L~mJ-5}W6T
z-`vXM{qXwv<IB_2<~J<x^X=JWbLn1ah4w?IAldVaCmV3N%Ne#g^{IIzzgf%9cZel&
z^Av`E;cn002I=f}(z(LMD-{uF#cRO7>~c=&{;MuKI1G>MULv^Kw*Ma&fB1B!b3#JK
z-@bFyOQf4Ph@G3dd1hA|$HyZ)wt5Hdv45DbrD)#Tf0?Ok!lm{~Ec_N6yXNUL9o4Tt
z{vDU!Vx7PHW^CuK{cMgu+e&BO`gS*3QrLzuyd=g=XGdV4sV?g>4px^}`(u2p9{A`)
zzdY>qx_sfuI_24ohOE2qEH7@i+151Mr_?-jjiYW_OY+VukB+z=SAO%-mz`nL$&e`l
zla?y*+WRyGq;bFBJ9o+irixv^Sl&$utiQalR@?ghmdR^oyt~xD@880!3mVgTdaUMe
zEcuXFS2=O(q7S>OyN_L4n4dq}pt9@i+`V_EO1ICP;`$;cY${97HHGY(4^J#f2|eMv
zLWqM?M)Y^q{wGagG2UGr$1eSuqOm|?)t$bghjYt+dE_me`EpyV*`FDWGS))g>L1VU
z<JaU|x#Lp$!)a@dCKh<kd$2f&Inu;NM7zNL?|r@rIak;#rUai4nXdF)C)?w{+tVxO
zW*J?+wIwU-zEHeP-Vcv(F|jkTI_5RHItMf^J$(G!fBr|sEz_$Gtz2Gqwa97xV)n+x
zS~UtaNqs^}msAp@k~ji#RHa(i@EYnEa_FyXaaeNp<WfbKE7j{;zHjBs{VAxlFsU-;
z$%HVK`mH+}eExP=+*;-wlO*$L`Dc&+x=iPn>`OoO@2<(?oMVM2x8^9?-oEqosA*Eb
zul-T?v^mx{uXOoP{r%nY#OGzZET22@Oue=&*ZTI}eEnpv-$#E5xHlwxE{xtO?GUwY
zMW^ZUN5O#x5eF-mZe`nLbb?86@wAugmw)PaKm6PFoQn9ON!%(8SIpXt%`=YOoTIlp
zI+nq6!f($x2i)!6a&;*0pWuA)!)NUUvs)T;l$|rb&6zpP?e~JY5u&%ZzdLek!s>q0
zgHN`wpPr^$9zHiF^j%xx-G`wpJ)Y0Y%+)4m1<Y5TBE2-Ku%@{C;HjG@1s`qgJe=ZP
zut2e`^6j)TR^3V8rLwO~pRXX`{q_!b{adGau_roxVec+2-ky7R$5gH#@0s@=Z3tGJ
z)+OYyXoJr5^>Nv)2aG!p?+?+inD%)2{a;VKy;I~iF>!BM9^tvJZqxKlRmqP#w%;ie
zFKA{|=FqpDZXDa-&R952^7Hf?CxU11I{Ng-(U>_Oi{d2@MTw;|g?Y&tPM!U~Ks;|d
z&$mf$j8X%PDi{wr_5_}dSt|45%UunwsM4|^xeuSV2(fjmXZ(9;{r<OO?NSXBtJ_8L
zh0~TS38{Ylwf*7;?KfTb?>+NWOv<}x5PRJ0ftt<A15qE9yq+zdoaoA~RW$X`(k*4F
znVn8w{HK+8x=ws57Fe#L%EWvBw)DX@rxo;$CSQ>WseSM$h0|c&x<Ib|AMW@6O^C_Y
zJbb6M+^fvdW=FY$#nsK_`5#i-xf=~1t5toAz8`lt$Ki0wa(C4YFH!<Z4a3vhj@~Z2
zeQ5i&Vy28qTXU`+Fv`3;W$~f-$lp57ol-^3nrbWei>CW5if%r4K&bZX>zmBpX6-$D
zZI-``U|G58omuX!gKIW?xtODLQ+Vg=E&PY>&b|FTqPcDB8pGp@bX40yz2tWnzgWJ!
zYIBm&d#gF+M&(KyUO3J;zN2%E;`GCEi-jh=h?sQvqlRf_<`nN;Rv&d{Ju!Q3(H8X0
zr=(OTa<b@yUrSA%taW^|QDgUsTk{Pssnr^%WvBWrTWXfMG4)2L`t~c|+T+~inLxA8
zdxI{-{@w24mZ&hfPJ7?Nh_>`YAN->_PXyhxvg%S``oDRLGOO-hHitt;Lvth;#k)E^
zWKKSMc)MZ3q%V%8<==(oRYnSL5)dlQkeS<hduv`+>ydJi=~Hf}D@e^|3tBz#V{m%J
z{(H4KtiD!DRlJRRr*~`k#de?0`LRLKEb~>!n&o$|t*woo-5)UFf6R5WmG>`5m92L^
zcC+gAu|*fS`W3k~rgyzhEx9nwdKowS1XWd++dVhAnf_&P%Ck5vzm}WBd{*u^pG;D5
zy02x*!_Y|X_18NeyqRmpF)`$})1u}XTcRGHcr`iX>){s{o;<FQKPU4&{dwj8U7@SP
zZ)vK}JtNhTs_A#6bbkF;Q^{-x)-(~eo}|(khQ{2huS7JTHD@1fwd8R)?vit7X6F35
z<^qo!iJQY}I~ORth~r`I3EC|=&-+u;9rIUgYj-Icwz~03N57BT`%+}zxo*v)Z%$dr
zr(U0TcU#U$rf()^($+3875p%<O_tZ$@1XBCwzZ`J{~53CiFMaL)O2|l-;@B6nC&}x
z7hA5HB5t=ebahyQ?VF8OXZET;*ALw=k@wZr?HA+glc&ekEPQ)(?~0tXuMPYDbgk}e
z-NSeJ>Q6hNcS%V?QV%#jXSJu*Uw)tWq0&TsUx>?VsmMa6Tn7F~`R^=23z^SYy*uw8
z=~}c&^iILldbt<=;hD>2?3-p>F1o!pyZ!IiuiM}LRF~UqwQ^<I+x-0Rr)mxB4!XGR
zPuejlrm0l$otfdDjD5%3R6Lj6sp6G#OX6ggzI0pH(z0zw%)aBYk1g(em}Bh!?WF9H
zrDnf2>&Ixz^V~Ce^ub*A=f0YwQqlXfIKBA8_)lssn$N<*%DwE3gQ;^NM{sJS)-l0E
z@%W;Ny^CA@gt(#u6Z=vNEau(fRGnaH(XuW0bilb;4#A}!=JPj{t>5}UW<_$lO!{jJ
zKbNg}GCgT~Uv1y?F52wYr7t`&VTBQ*KlkZdbveq4JQ93yPpDnl`N`6N39EhPTC02!
z=z6@|XM1%1&V#p1^1E7R<cP<VuzK-sQ~x5#n=i2LMA0W-#^Wjro)_G4Ihw@LZ@8+2
zPq5@-_m{slBAm~4KS*8eTKKK$+ym?1wI|viZP{6SyX=|bX|9Dle>K8XMZ+&!H!RgP
zTf}>7`o4CPKT;8!wY(eN1r%_Z<z^T@>|V2K$E?z|sjvI)N||Ks`14}(ga7vg`!{_M
z>~mn?5Y4Pe=r;EIe_yfNHDA>yrT+9*F-NU!Z{{~7G<|SPS<ihTJ)xsOIck<{vW!t(
zjL^y6X(tv&sum?45J+|P+_I8wdHnJ|lY~3xO+>ydH*-C%%5B)XM&N(t^7%QREq}Wi
z&Q{vGq%m`<@cYP}Nn5u*wRoZ$!FA86ZDZKFxVN1=atof#e7Pkmv(<XN{<Kq<Ojqj^
z*Ds6KKPfQTO6!ZPNz0jSTG1YVJAWS$EW7k*Rl!%&756#VqK<R=MMkWfX_RKB8?DqB
zYH|L~_WFL~n(e15)?Z0H=*AP8Vp{v~ki#y6TQ4RwGS5ukadw8;W#$W~rgXI#YAXBd
zeiLO5Y=5rC`}&sLIn9aE{vTHe)%;$Sqn~<DFv6}k>v;6*w!&>Ym&}W;{W~)y>+SN7
z8M}Iy372U_<=LHaSC3y6WgpS36n=8a%gb-q``dW@ddqlidVYP~AJ+7e*o>g4HtC|n
z*L1&Kn7jS<j*s`FS1;3j^Em(b&5p_Ewwzrpb}M%K{c{rqqIKrZnsn5ATEy~mZ{Pl2
zzkhT1zh5)nE;03u$=p?%FO$Y;D*ce{(52>$wLgwZtoGJkAoa!k_2ul2t6oPxF~`T%
z{$t(!Wm5cY^Tqbt?l@^$7WH}+v-dZ=|Ho{3@2B<b#WH-$-Y?nBY<vDjzNUF<#=f{7
zttC&EUwdjEb*9I&{xQeL`l<t5_i9da`AMC;E@<|Cw!iL9$=dS?AFNv5nDEui{_<7a
zEc1=Tnhi|WU)OwITX?x_Te<pHPY-j|*&dl(Up6{VFkT<j^6&lo{nzcPzw=f<UHbf>
zu#v#d@<-e6-<-4c_L~|1{=T^z9=FB(Ud_x~v%gLYyE?yZhXz+?Y0k$>z1LcgZIs=;
zeK}9UyrUZTT3G`-nI@=jm&x|<>-oqsrDBunUj~P7KNtJkZ)!VxJ7V!NUQ4zlV?CS5
z=NjDx{}wUt&P|XNY4-8cJ$q!)s>t)x)<q?+zMjA7-4?%H>6d2gKlr%KQT@h&$GaaE
zc5JuTjpKG^SN}0Fd#{HW_mdSZY+HpVJzZxO5Smgj<;11*<argZT*Z&Qx}*5omCI?#
z6ypjv&RZ=7ceCpRk`DRW|M6$N9+2;%vd%m5?h$=y)4V6S6NF~&KgC;?<65!cL+GM{
zr>PD7Ya&0&Jlvz>cAT?iI@j^-Z%!YJ-EOi$E#k`7=lqX-mTtY)V_a)he%xyD^2g_N
ze%V}8X)gF)m+kF4cgLms4Ih;MSv;K*yzl9h+q-s^TwLV3SIuvZh12pG|2m@oPI`8B
z_G5;dxAy${`eFVmMrO7%k-JJV%Wc#He_39t(BJ>ZNWJv`v#0V>&pp2X+5h9s3NHDl
z$E&ls1vi^T8?~Pey%^yjJu%xSQfrbp<MlZ@Qngy<eVdLvkzUrpkaESGao&O`g`KN*
zw(>ujG(mddA>$n>8#ykf%v`Z@X^n`qS>6)!Xzts`cB=T!S}Itj^-(U->a^T`UYCGO
zUJGBt_H$>e*3DZlth2lP?Gvf;)7NBm+O}M{tFX{dvp3LcYl`OemB(*yS$R3u_*K8O
z;wEOxj7t@Q6V&GxD21IiyS-+z;ZyU+qGx|_ZFwEhrYn7&-AYZNX3C=2w&+DX@wL@D
z^C~|-uX?y@J~xYDRkpl_8{2{o_fAHx8T<!B70&t;t_ou5IA<?quxI`9xvzZ|<!C(=
z*9q3~m|1p-L)&tGs<m<Z#YfX7eBc#{Ulpl!n}74Ag;l;$+cq8xEZmlH*=)7z-&0p4
zi<!k(USFxr{CIMky8Y~5f}aj75qa?=oh8WdR`Khw+!xl{F89ZTO<MhHLh9n9r@2C3
zRnOMDtFuvO{_~<I3}+lZ$L*Z4&6KO+f|$D8vz_8?7pJqd*%vltG0k0ceR5E(!F0n(
z-zGjZpYd07o3NkdQ8B$J534^>F;P3WweNhtSh&)nC-S4<SF2#R=}~vL=G~Jqf0b80
zQ&aiV>x=P1-W^+i@k&>;=c`&hdE9sM*sn_qOC}25h`tm4^SXWXW4-^g-BbAGU;O>h
zRVbetqIP?dWN}C6!*!1<tIP8iKKN9!%XSZA&f+(h;$t(D_e(zCp;hXcA+REo`Fuk(
z=OhnPm!PyO!uhv%9X0u^;>qHz(Y5H-o;l4ae{(l6>6~qsubs71JeuiviT1m|fEn+$
zhHp+gw>3?67h~qDqX)be1wSZL4b$~!@jv~-O7Y<8!xvNDYCU}ZiCcfu_j|t&Y+Gzl
z`tFjXMBX9g1AlHzZdU19GO@`%|1V#*f2O0=yR95kBqH0cvi5)Yd35Guo$RYdE&VqQ
zBmTWxn{Zt<W6IKJrU6~7KljxAIUVZ$&}#K0>)Y8|8Yauj>oGpBKb?7~eE-f^xytNA
z!h2@wafKNl?UitrRb%o}w{g<T-}(QE>_fYwM<QnMKH2;_Am+)*jtQk^$vb;lo)?GZ
zZMrn|_8L>JaP4mgTUFlOn`M1jcVpRJ?iV+&vLBd~>-evN#qp8GUo{4a!WWx8?5q=y
zlphRLS5te&{-1ANNY^4p%hNY?E^)73^fY|&=X2KYjb*FXCa*i*D_wr5_`GeoFzX}t
zCugOEU+?;}>-D;7*JOd?ExBw#rY7?$K1k>9DGUwx!E)U4&(2+aTmF>DK3}_&_5I(E
z*5A&@R~}*gcO~&?UTaBL(uuul@tZ`vwo854o)aU;e4QhcS#!5g$S3W?2|t6^S*V9`
z%5;SK1V_9nYPVmybXU&f{PP)(hx^^Q4>vdoAAQ>P+EetKkjBFZ1~0}w)lv)ACozp?
z*Ef5!2UTo;{J33GJKJ64m^N3_UDw)9qfgr&n7zEURl8@^#I=g9(bJf`nVwI%x>(Oz
zCCDM=a{BqgZf~h+!qPXi*6%V(_u_n_RqdU(groM{*WD|;H5bh=oj8lfz2?}Y|MuO=
zdwyS1?=6ox&REf15dG1Q$^SbS+dWaqHv8INIWc0Ma^6}`ZZu`g_<2S1@(Uk>DL$M2
zrtC{}Jy@YqBVx6FNuTF(-&dl1%%O_Q;tId`T%2j<Wg5C*N1B(#(Pd9Vc5mOTu}k^5
zLdqxQD~%4e&n%qXt~*S*=g1^}%r7SCIInct{F<+Gmlv$I+8^7l_v2~!!%cIZPm9Qp
znSI}XmSc_<EAO5=Y>(1@{W#3OMs4ruu1n#9`T>jD3yW6V>`}E|WBRU_=g#!%#GX}l
z{tqf&{V>SA7Lq38W~k)uc;W8?zuuy3iLK3FH76Y^6uNn&_gMV{!|mbo>yO#}dm{b%
z@_zO6zMI+K?Vo&RQ^D`7GcMYSaUV_y^Y8p{?WX&ol_Ci<8@cr-fB7XfM=Gl8K;4u6
z@*8h5i{C!8{@;+0%WAG3-2YePUhUVn5>|2PJB?JjYyaJ;G~1rF?(vF8vO;IN98Y*%
zQ+qxAL&)s4Ql^^9hn|(k*O^V&Flqa(ZEIrRI(|2qRhjqf%pAFhcT-t@uHXBs==Pqx
zy?g)NJAQ3rvAlGVPjcIuEt!|ogjXx46@GeYmU%~G_sh2Ig8tkM?~nU^v)%XiyZH?(
zsik$F&sMy)t!U9*ocX%?eSO+n%cvz~dv|?VeA`XPS+Vx1)*Y)$n(Old4ca9h#k_lz
z`fjDBXW7A{*CVQ98lBDZx9Uf4+cft<=xwXcYs*7zs~>f1_Q_YROcl$ykQv3v%%~p4
zz;|j}a9K=NQP<Kd$~RkHbG=9{XXy4`yW~LFb53UWz6~>lkA0SN4Qa4`VjKADYcT&k
zPn|TGl1qoBCjHpZ$-=U;>iN0&to^&b_;_=i-)zYt`1Q?X*Z5U&^;*dep2EDEY1+LH
z^1rss+Omz6Pr{=sDZb$UYt?R3qdiMq7o9O%5*p$fyD9#)nOx}NN@KHM$M@U)|MR&x
z`|7Hx5BsfDB$}F(EV#A^hi^_h>$CTG^`z*S7@5`kRb~3VEcy8OxcvI_`g^}z`W|2N
z@u>8pM~@<2@b7PWEc5Tq1KD=@`+pBB%l^#=%^7^zQ@pt>^x0+!(L)C}M=IPoaPfwh
z6UUL<DG3YABzL(+YAJc8pNNrG<mO_T!Yb&~d^L~7FW^d=&;}Jbg|xNK`$K*&e&m+A
z;^h84b${8iuWwTgy%ou#lsMO5j@%Xh9Ea6+T)7302BpNFNM-zYSfOL@0^QS}Uhz#l
zH^cJqrGlkfb8jEJmVfJo*n~JMmu!#odP_u~7e?HU>Q`LpI-zBmL~~1^Y|z$fx!W`6
zC3id2RUOt8J80F$C(E_?NrTy)*5Kv7ya$+*&Z#zQ`)TeqV92cW(>dU9R+!oLLxW^y
zqM*&|9f{3~zN;P_E!>&+u}SsX8dq-#%Z<#N4oXe#o71WG)`!7qjqkQdnM2Ok{B4@N
zj;Qx(B#GY<4Guo_>DJZPxs_q7zP`IW=N-%KwfX1$%(xF-W30K=Y~lCw@~=CKnpP}c
zIXiN5<?gRp_jz8cOx>LR>fyiHiMg}QKfGfUs!g2A%CRsa+B0WS=;UW+x&M@2Uz@DQ
z@%ws0>67BDbfz5*qT*ux-kTazA4=_c_NiNUVO{QQ>z~ojqVv}7;@iyXJ^fPc!;tDX
zGpDbu`+V&{iyqejC(ZpEy;=goU$48H^Kw%w%XaUalb?Q?J-NXcW^F3y-N9qB=JE6S
zl{`Dt6BQ4<IJHC~;6&$yP{$;rX|6F&)#dZs1jQ|$zcGG0CD<=DzMFGZdO=5Ytp8<Q
z<-E@q<lk?-qbt3E?ep7K{ry{QzighY9XxH1N%2vgyQikFzR@c9z-<CoTTt8=|GXVb
zrc_M}-gmyx>$l?fh3EXb9DnG>Z8-37PuA6}?bo;qc=aRO9Q1E>D@|}w%vss{KW&Zi
zwTMgG(*+M-F=WkLqdZsdM)0v-^=FfHt{%R&t|9)=lKR@8tlvH^Uz{te_w?M{-J74A
z#!61Pt}tC9-dRUJvhz@UzD@T89fyeH#a%B}ZDP6IV5Amapt6)<W6WxmnY-RZY8Lx3
znCtI(U{n2g?)Jjf^U~+<`95v^$>yRpkGs0hrRRqQvdqqNJ+OAhq8nSHK0XLpbGPL7
zR1x*Z*N&`O<9Yas(mYN5wmTP#IJwFSc}id3t$*ln*kd+R&MAkOiy@YJ*PdLd`2G6w
z?>FDg=f2k~fA6UAeg5wMq3+@rKBb%tU8rLDzd`THlj~DslFq$I|L3E5a8uaQ{<fU~
zA<9?gPV@S$vhHtt#nbKg>#DsHikbiOb2YwlQvI=g4S#H_t6jAHuV}HrufM;Rf33b>
z|NpP|*PGy59X{-O@LfgkD^H!6%yW<PPdE51$$IeB`H<d^zvn;xmS=i#e|Ce3r@c`4
z|0nEe#fL2>-Ru{i(4=yx<>yI;LqAy$A6Gqe-zz}i;;Bm$wRAr5rku)jF*sN&p_DiC
z(*l+g>fVbS+8bRp%z{ogpFJfoDQRU~R2J_f$5~4!aVlM4TUwfTM0WX^IT2e-QvYcv
z=r7c`KK;^`RL?2G%mI6x(qD^cx`v;TVhReiF>bW*R{UVIn%(Kx@vj?pawm#(Jv1=i
zDP!e$qcnSYp~Fqarc)_DH%u#tN%qY6c>841?R~}4oNT(Dmdni8$|qdfDq53!Wa9D4
z9roV}CrCbdWDs&OMKn*}^m)j#*->Zxk3F64VwG=b*wom}eqcvtLubEz>zVCs%u>Z{
z7w!6D8#*F`{rvX%I(g^a-L%rQ?PvSM;@4~aRc<_0JIJbj{Yc;1ncK2r<qBs;eLJ+d
z`$F2si@`CgDkk^Id~cg^PC#URL&i;S*?7Ii+Dn|rZ#RDV8`ht*Fk{o^uHvxDGhWy7
z-<s_>oe^nV@7pA6|A%F^-E%+bTl=^B&Yqa6d~WG}sZx_93GMK;TmJ5p&iVW8?zdmR
z=SRu$Y~;A%dN|^A+JkdRdpwQBqO<N+h4ueZj$D!+Q?_%tLbbKrr9HP*OdmYC^7Px2
z$Nsl_uit;bRQ2ck<Ch^04)gwA>0I$L!lE?D^R!!Fhf07vzp$3xskG`wLpkBp-A|XU
zwrL1<etqees!{9fg3Oib5(XCqZ_IxAOlEe>?Xm!F)j5|=?%wqIW>V1dgQ|5l$$S-+
zcR15DUWdP}K2`ci<BY%4yH(li7An3J4qN`T^V;@<4BwP5ZM(31ed_O^{EA)kmG1J}
z{kapn?qtL}-stV>OXnpoeXjRGu72<DuV1Uy*jk(2-c-7yyTE%Di^Ilgp|iK`GFqnh
zI(FBW%{z~5u>0}FyI_swwG<`xi(89kXm>8^sqo?3IHBWLW?9zpHZwu)S3Q&cw_Hp<
zR<udWaEXm(riu@PaO5T4S64Qfar6bX)F^%pYt`A2{9EtL{wqlWcZ!$y@n6~8nEa)o
z{oLudcfap%;8$3;V7rQt%$3-h^Nls9-4cI2KCE9MXgcNT%<j@Gvklzqc3g<7{N?JP
zYOchoVe|W;{r&c(VLos44t~pb{bBsP*<@Di?%dV9?=B11IG$|&H~0I8=%%C6@0_;0
z=sq&Hqy3eFr-<v$j8w&`vR+T8H)tJwD{1jIOhkL3irvwRVpb~z<{Y0C-dp~nR79~L
zq_sc9_Ua~$vk`N-r)*yTr)sO@%1<G&6PyG+lN7u@e@&jmsbc-})RAe&_?s8U-8GMS
z6UQreRow4{imF@P?FS#Z--S+_z0M}wPm%wf*1aWPf;g2woLQ7;b?My|yI3Z+{}YUL
z+=EwmU7Ohv`K~J}<dJuB$n!@Bo7r~?-00T!^K0Qc7Iq-^^Nl^JlmBnYyxyq1wtYAE
zS$>Vj+q1aUd}lfBH=Hp?!uIp?|L-PQR~TGo<C93~etvFiQf7Ek%$?x%ezDT_WliZ^
zd=eHjd{)KEX<Yl8b$)Sbo2DHzBkz)HiTduEA{QI0gr~K$Bu!>xahW;2>cr7g&(Ho^
za&zf~JgY}L9BtSwl4MuypTlFZ(|IqekiDV7f@i*2w=12aA_{M9EXy%t?=yTQyndhO
z{`EH6+8ST|Sc*zdpH&f$nb|ix?R|*Au4akw*?c=XPh@3X-fMo6`PuRX?{02AerbAb
z`rFypw%_Rys{V8Gd1SMZU}5VsS(S*I3Cb)%im$v@&ld8Y>t<A}xB2-0qW!6xzIDd$
z&EhoJuw~g?o!Lge4>tF2ZU6VlWaVv6mE0@GHpRX@ZuaCt!jvSz?ltP+X-oh9+jjfS
zPVxEMKcBZaZ1?w5ag6Os4ZhHC%kAyDw(h#`XY-K7`tOy=jnjiBEk5~e)myLrDNCnZ
zxfN9XBf3*kLnmU<rene-i*z@HU+)l$WxMff>*_UpE2g-xCAUq{TsLvU$F>;<T*Y=9
zJz13UaYK2~yep;7x+Omj*)mE-Ft!@lM85RoG>tuRWqEy^%yF$R>c+)Vk+qYT)pV-{
zWPHE-*M0Tf9;?}Wx^H%-&)@2;_iyUf-0OU8rvq>9uw3pV^YpWg7~^^8H+Q$kZ)Sb)
zKwRc{9D9W4!53E-ul~Bo+D%qOcBgu%aIn*_LPq!U`IRp<&H7R%h!nh-^UO1BQ|`*8
zLCZ}`o_xGEPt225BQ^WP51#W&9-A31=gi&~_4%4^26Ic2Q`BdrT}|g_?{2vfD{*EQ
ztMSE>4L%!1riK*!v|K*<tz`0j{~1d1do+FgmaukjS$MbR@6&I0mq>m&8||ZXL}Yz>
z_0yx_FQf`L_WpWO{356;sCDb2<8fk=ZKf+fc4;u`cP1~r`ouHBozry1^~wLmZ1mG}
zi)L%Gg}VB9pX&YQnA>}m&HJAC&KscttNp?@?YZbXM{h~aPl-P+p3Z4LvI-hfzTQWV
zaP95W0xghF%rbhq)OFSGhF^v&)f|s37iKD*r5?!k{exDggNK%5V4p$J>UJL%{!NEV
zR8qf`w=l`~D6Wm)7rFj)qKy4^=BBF?8A7kD(I^dLtTa4gz;xl2iL7VT%1i67CMqy3
zRQENRWierklzr;djjE4IQp_%ISb8Lisn@<xJ0nL<cbO3HWX>yYENd7!-4#Ezm9EY`
z8#Q6h))QV6PfYbz2)oO;Bho$Xv^w8jD`CN;^YcvEmo4Agc`}gaRLt|q2bU#m{d0cv
zv$F>$DfubS@LXWnXTuqo)KOwFV|Rg|k@Gv-gON_gr_}uBy*cB4YbVP#qj^(S>H0U>
zaT>Up?s~E_X7M)-FP8xER)%txXA`#^i###$@e=>(tIqPR+sqO(>8Q}NH{J6WdGf60
z;@vKE)|6+)+k=y;|I7@J=w`ZoOMG2w@hMLYj`o`w@|!mmtbZzg(OoA%<L9;2>no4H
zdY!+^TwuCTT+78!nXg}tF#eaXe$JQ>9{BhF=DpifE?2KtQCY~w#ONf<u~#E#ic-^x
z1sqIfPuxQpU3Y!C$IQafsG_pu`@QP>liu$AYk$A^^PlzE2VBHdEAk`mRewJ>w<zt|
z7t3^upo=-(uE+OnUN%>k^<;Yf(SK$O_V4`_w!mwa<zM63hP^u(r#%W_Y|hxMdd!Dy
zq3dnm{eM~yzy5f9-UgE;()!N-!`4L}mstEJGe`dX{!g>c&s<%)mF=mW-pa;Gv2zno
z=hpG%?Kp6qf9|CYj;Sh2PcrOvcmyiKFP>mjJmTWhIbrIx<)^w|WY{TXhd(RubV%Y7
zv3j|2|DUV5o#OHTlEY`7Jf>!zSh-JkmZ|uB=|$!JHV2pL^1E)WnCbgN;aJ`8-_;2Q
z0gLzj;L4t|^}L*9<)MuE^-n`C#muSwcQon#i(nB)Kl2|}vk&iz+>+7AUi)<`(?lQD
zD7VT~yFwoO;>>dC--_nj@ASQxk+S$#*@hLlr$1KAmTxg&GT3Rr?_DnP)A2m-jow|8
zPg$oG_sN!jIViB5Irq|(l`Sb=+sn<@ChmX8*7!v0$lvYh@gI%jnE7Qol3h);9tkZG
zIpoZEIsV_TI5G2e!e2}|^^Ymmw%u}gCDp#ytKDboU(uVt)$Mm5Wo9y8U^LZtGtYZF
z%b*jx%RKh$mA!0TzG3=7?xZyVyEA!@9Qe|uSol5Dm;cV{FyB(q3yE>B74ChS(tT(`
zG~>CT7-q|(8Va4?k{hC%N)P>Mo5cSi_uT5p&i*fLw<djx5OfcGuhczZjatC3D+(gD
zd%c~NEGAVxv0*B_n8g@*vS4M#d7<(p^?W|lJs51JxzD^^-_Vd_%@q^j$*|Ti`Qpd<
zUvkY1?kH>N=Y~}-J;@uXIq$BkM5p_umiG4#<9J+7Of-twcxWLDyYs{*5vMj+-LIWy
zEB!XPJG+PoI+V%U>zt}knW<Sh`$col|01Ug<zefmi(V2|@?_$zPzyFw{@v|7)uE$I
z^ncK$X&nhYB`@9t<@RX2k>K1T&Mp3O;<~H+J97AAxO!S-T5ra5Yc6@RTG66ME7^&`
zjid2?*u6z6Au24IOMP$dSn{o8)?sU_$w94Is_R$WTKDg;dfCYr3(Nl3eviJVSJ-ML
z*0XQ!#_OtGoC$pj4qk_*I_#V2WwyVgS1M%otuF@~la8_Sn0j}8+#cL{p=sTZbjDQ<
zmaP_-6&noB7k)iu(WUrzv*tM#5$D#{JuPQG7jeIt>>0d*KO#f6^7+<j8Xl6B<(-~_
zN?{iAOZmd@cCEO;5c729iWkDG{8t61ZVSy*jeVz}#MbV7fhj_Al84f&g=;NDmK>Wb
z82-4`cG{8{-MvyDiq$&Z8s{C3xcsm_<m4O6PvPez|4uXRxs<fJ-)KSg2j5?EmTzPp
zAMtw_8zLsbRO~)!k3O5OD&tqN_ZjamY_az~S{k{L@#$J|jTOvlzIvylw4$ar2F?|)
zS$k>8s|!6J=6##U*Qh0a?UU;1%GHdTA5(TeXv!BhTy&w&{;$j<rMwT73Cfw?N?)aa
zubMiy@K)!yzpMQ>TN*FBo&Wx5YE^Jww)8#e@V3o|m)D&ref+KW#={F~2H`=iFHbau
z%wxLL^)%b&eSg#Hum`VVBO_a)CiARYBfGNLda;;I-W5Zi>Ylm(_vYW0f4}4Q`Td!1
z-IQ0By}NKpSfMN6^iQ|+@*AhhE*xy0<Ix#$LfS8i@1U*LwlmL_Iesf=#?IoH%gy9=
zAWBnhiEO68!@|S-1&{WvmzQAPD#<IXy<6B~X=LG2{R96$uC8P}#TFc6RJcdUL2j)S
z)5AOJvlTj+m-e1ayR_;X?_%GB^3qIowhwN&%z47XV7C7IXG<p$C7Vaj92km{7T6W8
zsjn?uw|ZOHlm6}UF?F3=-`*)UpOloi@r2C}MVB-D>$|i?wbia1W%|r<xMsR>(|@+b
zuVrJEf}A>jO{wx)B_ZgXt5oW7C-=#Rh5KJe$4A+U2Dk;jWlI#Q4d_4BaqHAdhqtTr
zAN5?F7VZ&gw&o2-Q|pB8YUWGw{ZH1uzjN98(Y(J7OZJNwJj+r4E+Zs3IWMk{#V_N>
z^h0}#I2N6Iz%lzp&SVKD)<bt({pPS{PmBJobEj-(d&G_?L62{XcV}HT*qQQT_j%WZ
z{VP69;r$XDa{Tr}Upv#wyPiHSbI6>*c!<Bq{N>JTEbFUm%*-tB&&_D`I(pQqaq0;*
zi3@v<M+>Vxzw}d(-)!Z5C8jNkqKh8{9B()s_?L6bMwJ-hg(^!JTG*d3u9@^;&*^}<
zmNKUDRo%ZQg)OZwWamlfmF%4A9ecyXrph8UwOWAn;+NBbu0P8|`a4=y>wle7sKvTR
zODr?w+L;8ervi;jcot1@&)Kl6sdD<NFrO*LNlgs`%O9wIH5UDun0<D&gxW9dKKl-Z
zL;C3rJ3OtG5|TFjG5;$Vc%?BclcVIu^_e=?8uTS!dAnQ=(B1KIzQhFgc@@{>e%>x#
zw`$Vgpi9vccqV;Rlspnx=oh!p_V1b1-_C4apS7ZI1v6K+jM>@m>ys=>CIojo99kH(
zzPr-u`<}}M|1vW3YkwFXS=^%M7O7S_A?Q}wrq}Cso;p@%aPHXSSdH~3WmP;~{2WDZ
zGj*~*<9M=OSY-dsug}F=oqbK;<lb9W8rFLF?5aDl)BN8p4QmNsrS_?vFTR@VUBZHW
zaYsIE>S5YyTI=~F=Yneej`)TTuh*W|-+Wf~_9rg^InP;PvU|Q&P8C`5m7_6L_VB_t
zf4_Fe|9K?0F5czdkH7Eh|F53^_f2}ekDs5OdT8bD(|Wt#<lo+wn_d6)YPfyL)2ZQh
zWxwBUzi*X&ZH@C2(eew9>}P*oU0?V0_ul-s^4@iUx3w&*zGT$MFsZZu?c1{UePm=L
z>o4CIYtCw2-@@N}zuV^do|Lbm;V~b7bgIv@SeN-z|JU6$N7{R(ruLk5tO`25%PC>g
z=MIhyOM{QPZc?xbn{JWH<sq-#yo>AitZQY$MwhxS9^ux^VE$y{u*Y%lr-D@nWkdP+
zA~g-ab$9<h6!LDv7c=HHDX)EYe_R)Sp?mu#Z$GJwm9l*w9H!h3Kf5hj{{NMKpH5G9
zs4=`_e@3h9+{WK>e@~Q6yK>{MxlC?gX7fZ3gRXb8(!>9}irxL~(ZXxny_X$LUD&5}
zGr@Sd?zVKhs7(I*R$Nm<R;6xxkyz^L{q~oAjn9!rpWUx~LbwZE3fE~jPrj46zoKB9
z?dN)R!B@<-rB319t73Bf_w71THpT45`*lYGq9%7)t=+16ZQbVg_f3zw$=^NeXSrmp
z>5^|7x|+@&Nxq%uzkmOodB5Iru5c+@vu2^`$~~Xo{1cxp7^HG<o!w&dtR5rxJG?jC
z-c^>ajI9idKdolvSm|pNpudqTJF&hlcbe_j*MZxTE{3h{TK#qM+xnVn)=LV8*B<!%
z{*s%2Ic>cHTTGX5*?eBvmamx%l1f~syaN*hTeOb)R;-ioR8}ym{i-l^&%@78rQ<n@
z&Dq!O)p2U`J=D2aSgb?#>&c6T6WeMGH(g}rbid(qBK*#(f~tlys<sv%AKg81>w`<e
zmbE`>oEo_fDqa6;!t>SZ{Tdnl)H&usZwyMk7|mN9_MTUW=NHjB^g7Gz!c^sglV(bG
zQrx+XC!cOyw{+EamnTcIE=Rb25Ov^k)Q-3>rGEbLM>me5(*|X8r0!hy%3by4omoo%
z#N$iYo<4uP<=x7dOWt$7b-QhueZgY$;m<C=R&=~liqTToIx9<bk?2OQe~bD5Owv0k
zDg4a)%;X|BPgku7ZKH-?%8yjp<y|!cLKr(E&u#1QOnKwj^(tXc62noEB-<}`-n%Z}
zSgPsa(DkvU;uUZ5fi<sru5;`6eLOt3oyYos(C*T2GrFc;owIt;+|}#%N<Q(6TrzX(
z>w*&pwS#Xc6zE-wYEWG0ZGQh#bhxXwy8nYf@7V!M1CPrkwyt2>Eo;oc)cjo~#DCrE
zQjb+$w;N)lb#!D3T>eN4%gx$o+$pqg`t{-|m+y<m?~Yw!|M$z~#nR$)43m!~TD&{b
z{X<}O!R<YjpWFB(jZ*5C^vnY(n10GM`o#Zp*6;tQUY|Sh`D8U;smgCR)AxV8nLb~(
z@_KCf-IlkT-|TqY_xs78&*$rxzMQ#0KTG=fa-nr5f|i-9Lh2uH`x>3z8KUNtAvHbM
zW?A|D+V5LDWcNRf+Eek7(f<F>^Zyro3SQ<TS@^J3eBXzY>hoo;Z%#jNI&<dCR;7LZ
zwqLJ&FX?-^<+5M(_Q+2DwqK{z<#wEB|1y79UG@7~-n-VN8{_Z%<~zChSEMtSRqE@!
z?SDRKRev~o{mu9ObDN^`BwJsckDPoa%DU2{@$ZwqkKcaB|34I!TDI}W7QeEa{Oq^#
z-|dlRGP*ji;){|1FQc?@)XndD9oyOCYEIWx+*CE&B)@J)?(drqXSUzmZCsZ;{obE-
zdq0bHUcVu5aqaKhq0`H@?0#2&<=&e+_t)*X68lkint{sS-T4dOSbzJox&H8vxq3c{
z>F&N;XJ5Sg|C8V)^Z!p7claOOVRgsPa@V<gM?Gp@oZ!w8aH~<g`D#t7*#Cq1Z+>sz
zlkIQ!wdLy}xrH;L-E%4r#VyM(o>sOs@Ohlys)lphimqn8w)q*i`~S<AQ);hNO}eyT
z%7Mw+({#7qN>{(lE!_R~*8D%`ETj+2Tu@qe;@I;XF3vA}$BVV59;tM`#it;3@c6nu
z0k#hr!X-{F>Ktph^n^DG9unG=lFh!)QAseyX2KjT&G0oFPK%zaSYdS~_Rx*p=Vd$#
zCZ#NN^x7Kf_aW5M%A=|1(9s)9w_RS&r@DH@gqass|GzJor;y+E;%MN)Imx!+JWosN
zJlSJZ&#EM9uRd~Z;k=H;{pGti*?f2K6;f(Rxa!`bdiVOYFLlNf7Dxulo(kAE&)Avq
zvVLb|!3Ry=B~^8=W0&eo=MBi+xtY7UK(|4_x_;7TmwXqIrW2BkYo_jVxYWOTuA)KE
zy<MkzHePuxqkKMPzC-1k+Cu#xMvqwx2LlttOSY&joZwerBG>DC>H53(OskgUpV#x6
zue#Jy@%g@A>*K1J%(rg-Eo*yO<;Wo)ue+*R9NLdQYaLp=PjgY*Gxzobp>gjXE8QyO
zGGz&zwK%}?fSVt~$rblSQk4bOx!-qh*WYou{@3Gq&0ieO2~O%0&G*;TI&vUmPE$1V
zq@SxwZ|9n}Cmq+1e0?zXaYnw!|8>(mc5&aFZQH33m!H(MW!nEAtK*}7=USRo+=`if
zcm4Xck7cf3Sh%;dCa@#eW8YWVf{xsKdu08clD?hH<5a%<eS_k)ZL#08txI2iQt*9$
z_3C2x{;ksHd2bGF4b)!~vvX6wz=nOrXB0w@IN!Jb^<uH`y^6=Zo2A36Ua#GLPme|K
z(dSR6_2U<$i^mikJgpS-_t)3xe{VLQkCSoyHSx1`@9EmO+g8$7w&&j$wYpt=BeDJL
zg`G<4z8uSyFFs=^9AE$UYw?x3$G`u-+TGEA>cxaNvgLOQKTmX*`+0MgX?E4TnolR?
zYyNyZzL<?iVnfKKJGb-q*S2x=pEA?__%mGgkJh~Wo15ld{%~YI)5R@{iV>`he0Sf@
zN?6p{xpLlaSHZ@qUb~WaZ!_bp_LC`_u>F43<-QZPO$Qd+zPW0CKP7&ldt3A`<&C=*
zJq%j<NaJ~rw^C)uGQZi0+8)!E-AMQ<6E`_yUX%FM#oz58tgM;(Zh@oWWdlC_*e!SD
zs(&QjKN2J<y1>2vc)<S)&HROOZ6|h5l6zn?IVGBj)9&w;`x((}f3t2MJb2dPRA24$
z+}Xx|gP)(9%Am{V>0|xwt9U$1OVB}+h=+QMtPAYYUz*)%j;}uYTKLf9S)R|!?Ebw_
zmX`l2I9qng8MZEWt{K}iw%UGv^7!0Buc@20_cv@7(KPGb>~yc;L-#M<JxA{DUZt6E
zbnatu!wae=T1rYc9n7qCm8QG2><Mw;m|UNCow3hwk=u*F=G|J{il3rZxTh{D4v$?C
zqGG+XtJr)~7=KIN91V`kzw>`7wy-jZ+`M3Xlj&<nF2_VKHla-uZ|5$xNI0gn<mo2K
zOVg_qSfmtUb6HOEPMLhYeMQ%VIW|T=UpYKHzgO-mv(}|*ryX|Z1-jTy?GonJRe5dq
zxQOE<<FSQ{K1Y9Xzq9+@YQ0};KUl=sPk*3#?6_t1FYTn){VU=pUbdAr?}*KE*si^j
zKT5gBdH-J@8JCDj9V=#ES>m^cMepi+fgt{!&nIO&l$dVcq}-`d#cArbmyzeM=z9O=
zP={z&1<sg>Ki63bZgjZ2F67%K4UesB6;&SPK08*Ubz$C=#a+K1urHYC5t)`Zd-AOq
zp9<3rfmbS6tJfy(Jy9AJcynpmx`4S-!lpI_$G=W%X6~F*$8tUD&63hD-YeZjHf(n>
z6c4<q$++lRvyAJ~U19Pj`O;QfHmL_}b@i5RRCY^edUZ^2hKcSn<Kz{k)rFcDgC8m8
zWoAn1eKlStB6a)q>!afFfBLw(Kg*kBTu@ScbmFv<&7>5SSPsGY1&280AEw=}y}ZnK
z?pODo<Dr6&loknB<{xU|Jl?h7<;_W|-fWYMSG%_SFwxt-eB0M^XU*@|w0DFr**9m-
zoNKJCtdaHqKF_cBd9yEemwn-*Bgsp|?(8bfW?#2<*YzKF0-oGGzq|gDr+RJ0pO44;
z>tC<keon@+=!uG;+|;Qd;+5_bWn89wt9~?j(P!R*psvKS-@e;BU6bq&G#1u5-dXrY
zVSC*F*A307iQxrJcC0M>>rS%W_R!!}<WRJj+bM8+Z`wgC_hnN{E0%Ax4q7}p=k_Mv
zZN0rpDv!1aS?nnh`*+9Ed&l$L_upzuZV7i?vwfz@7on#DLY>OW(M3K}*Us455f$op
zM@ewf&+cQsrN53}o-6PoWZR71l2`Gj=_}U;Wad_#QVm#tZt|HQDYKLX?}`=qE&r!`
z`ua_=bCnv*sSOG*+4cQuUMqj?X_8WW-XjsJd+h(m_dZKzBq;aA@CjZycI^8dy}k)8
z3KGkumdDOr&ak=Bpd^AxA;3@Cs-Shcm->s@;m*Y(U-|yoYHhU$$y>?4%71bH#h+ZK
zICgSIp7c{onxMsZPyR)x!7`4p58HO!w@{2ZIJKHFUTlsBf128l{UN)Q=EYgRoBFEn
z!n#jyU&yBJ>-}8O^eWgv;Hd6tO_ySc*0m?j&ta5TSDkWQhI^q`?APxnUOT<f`}Lu3
z*NR^)FI-cWiWN^?c&tfq&Zf+DMqH1kt1_40Y&Wr&i}zjpBzPNZY0q-M1);gT+c;!%
zzI}GS@_s{T^dEl~pGls&sj9u5D=He|=2h}(U7MBBdSK-?7SYg!e5>=Drh13=Tn%0m
zd{6XA(fj591$Qr+u>Xx)R{W$+VWG2%*?u1PvYU4vUfZzmkjKf)HnY{DPp9rv+2l7>
zFZ!GupHBQL#+tj&#C+T?<kxl2d+EB;Sv%vyoX_XCg~_;|Q0_gZckX?z!j~Z1!e6Tt
zO`>><0xrx6{}BDkr_bT{3|rUMYuvtGi+T$AUC;SmJP>)fo#pk!ZCRbF5sqB_85;37
zul1fWwp_-r=t@=YuCGxur(IpOt919a^((@ES9zLlTVCEWL;C*vdwYNHvYnb;vp#%%
z+-l|h?0hmip2Sbhzq3tc=CKy{_uKOBTDi~P^x0(H>e$_7x26BfS(UulW4rZh<#*9j
zpcCn9R)4ha{jGOsar$r5kC`_@FDQw%w;AyzWu44q?r@xZ(PT5L_k`An69=~#DVcCb
zY9%=cx@hrU_btqR^sZW1O=WJe%xsJ4n^K?ai7hwd=r&iAd@rlQH(~vRwF0GKX?s$W
zIi^nB*RUhz(=4aX?uBv3a?J$)TkhBX%^|p{x>R+kiFCnhzC{ehVy-fK%l2Q`cxV6O
z2Vb^YCQVwj);4qB(VNpA%!-Lv#9Tb-+L5cP-48Bj&wjdly67dxxf{68uc=VkTGcw^
zar{mJCh3dCTpK&9zP{kvq~M^G-dtoMqdiM$$<sQ)1cP>N^U&h$eYrNV&f-j(`-~G8
z9qr7Xn!Z55;PLfi)7~~IM|+qQew+LG+=iz|Hbxti3z~YJRc)QnVfkR{#ORLD6EpXH
zd3mqZSUorQ)|s1q655T^`B)EISzMYXBG~Qa{oK6I=BWf<^R|s2=liKR<TUQyf1Uf7
zLZqS{uhN8k3zqIF*EjPg#&63}+ZQ9};u2Re%Xzy`<=)0*&qZ4q^J+V8Z%_R!wMaI<
z>9W{jCZ(nIhI6)wGlkEaBk^n6kv|82?u;#b+cvjupXWANK|96NiDEmMPV4U5vZkY=
z;qKiP`x4}Q*z{f{Rhh&xZN5-v87ssz{Y^yw>XP5nX5P>$(wWb&)bvaEp5|)1rXP&_
z8w8KF{5-gKr}y=;ZOtmhw~M-Co@%Li)D~trB?_*sI2PGtT_2y&xOxBDh`mgnb2fOq
z+p5ZJwffx3{tl7F4A$j2?h~T-FqXeNQ>t(1dTW}j+ZRTkH?5{&Y3;U?GHgBlH%($*
z)3tB~$MYY>EYpR#uWhsPn?Kod#?98coJTQ!dMAHdggI}?7PRnP*fB$*JHcM-SGoGN
zXzxQybZ^agJgHr5!iy<<0seDs?yZx(aM4QeXY8v7MiSdL7cO6~D3@p>#lG?lOZeQy
zmu^iFpL1u)R<<V|DhizsIw~g!Pf!Uo6j%Beb$!>JkM3tA&fn2Hw%e*<Z`ILTbFSrX
zI-h@a+1W#Pm3i%F2{QdQ{U|6CQC{cf@H1<XhxXqGvHO+Jcq~)CdUQ$jzluL8G40(7
zI-eFfYAKw%ablu!r-^m%<U8s@yH~TnTCJk3yz4;CBJK5&`&)hI9e4CxbgL}OchA~s
z+se)+Nn1T&kgh$J@x4qbYHhAc>t~xo^Vg_3M$61pTdfcjb>v0r+Zn=cHwu;cx2No>
z6-dnGxo30AU}xIjtlK9nxdiu0J<Uv<E?@P;af)r1ft`%hk=yBl>2>#hX4tfQbaw_G
zKj!#XiEqz5U&}`;7PkD8Olp@a>zKMg=*+@*+dEidLuch@n~7R(T$z6P#h=TJ&A$s5
zd@Ts!%GGH+JR|x<aERyZ{5`H7Gv-dYYJW^=-Ok+AI@V94k4uXM1VxpzA3T0bQ(d_I
z?N-ATufl#b?(ws&YK)1VkdxhYx8k+$j=kGdnKQku`!{(x+Rbj>eBS<l)6;3DH$E!&
ze+^+MPWRcidSAKXbH`s2G1G;WT_xl{zuT?ysp|f%65EbqU*kqiA(0c0e^0NOov|-=
z&3{2<8P1yDhd$@N-lpra>)&M2(8CE09sEb_zA7f4^XNUa`=gPxMMA@E0g<9KWtJDc
z*W)&1e!kY=VQJmcvf489{;t;8|Ci;X<e3(5ozyTowC1Mq+pp&LHk`d(<e0$4&a#R5
ztXk2&ms=+HZ@tW!w5r&5(!8e~AC5)m-*$h$w{>wxWcV8vtE=|U-d=z6=A!zo?fXh6
zl`3}5pAcutQgLR+_MAIA$~{6Gf3ZK&by@ZLLSpmVTiNRvZkCBHXSk@f`S-iu-EVL0
zIV1MG;Mwy#+#QcDoSIklC340btMYogcRK?6EJEu}O<8I7vH5$>sXa@>ltjf&)ZKX4
ze*4tV%WwB^yWO@-pX=<>rK5iC^oGy2pWkfWHmjw%^+lWZ12e1bZ!?a{FxWktao8ib
zVD5bLRR`2|G#IVl|8?Ed+=!&tpCV@qOiy&@+b&uxZZy69cBuW2c~2)>yLU<$UpC5p
zw&v!ykF(F;e)DyWvOwAKbFmTevu|i;etRq*<27T|yKCKF6pykjsZBp)y^Ue_Bc?YK
z!(&RP?lmuyVc)*J>fFjaf$zn77W11gyYJYQWBJnYU&(vt8+o5}`*+kA-MD^rv+p$C
zH#2=}4(eni?Wz6q%3I*OjrOgb=l+@H8Mm-qmF`f8a}iFsz9Id|ktKf>I``IAZILZb
z(f9VxPCvQUdS_MD^=m%`$~OI~+jdAScS85#8LEb@AHRM2%)d4FqLOL(fd!1K1QU1f
zV?B~Hy<Bb2EMBJHwjU2_uV}QDS3UV?CHs4Io3ngLbEXRL=S-BZvHpJh`OQDA-fwFs
zrE*sC*?mZeZZ$u1(p~lx+e=O%?~V3%|8JOE|4-7a;)cNl^SF|y(z@-N^*USby}z@R
z-7?E8+I*3n_RJe=RvLF0&EcE$F6*emo-e;*W^Y|~OmFX(Ag5OwGPkW|G~BKnk-G5g
z;~o3Agf4dL-E#A@*zLx>#)Ybxxw@8~_or`5y)J1|(NV4Y_QsZrani=u`fR^x#3=f2
ze5);ft9t(0Emb*|=CR+CfB(&|&vuusU8DT+t;=gYh0<-4ifUg^5ze{RBe_j6e`ht{
zzaPKm-;#g-uX!s|=hmkt6^0vb?5tV)wD|?!<0pR%kN0fwJTk}n{TlAK6VvByHgY;w
z^7^9SMeErLy~et;4Q%CWj4s|1{JOh-e`DB`{nviUS9JA0F8P&p$-CtBony}L&ZOqJ
z%hh$9jouoTv|Dxg_6-l6H|L(b7P900Iu>tT^`fsPHlK_*nuFXHoSv${#`<Uu^TM~R
zO7Akfw@+*0C|Rb|QNO+Oj`mECY4dB%W`1zi{PuB5W*N(ov=<BBeR~xB*`j4elBw%%
zg@4g+w>&<-ZQ9yf50?F&`1L`-qjZ)_GIdWbUfY`<pY(3+#?^WMcrRTjn{D;gSjo2F
z9(!iF*z;hk$rFq3-LahJRX2<K++VZj!Sft%Nhe(OIRE#-f%_Gob^HC|j#b@qRJgI|
zt)-ZM!=*%a`4m-4?wn_zimc0y6x`m?SMp#-zV&5hqu*~fue7Kr*;x2kU9mL%=7PK@
zZHljsZTGVkJQCF{`$4ei<Cdh}H!6O&g__zYU7H(GeoARqAH%xU+jNywu9Rh84Jtbo
zE3-``cuF4kNz0`<n^XmUY~6BmTeSV_ZMC|`zMtF1@GSlIFH?biIo31gxTkv91*_Gk
z-MzJC^QZgw6YW`M+Fi80Y$l>|cutOjc7F6DsZ)iHox<C9+XhTJYa=m_neEF)Q&Y<@
zk<iSi9@?i9)SmE6@SZn&?URgKyK>c;WMA56<V$mk-JUpaVeU<?R~_3wpO?<{xBH|r
z@%-e!bLKF8scW0N#rosFZTYty9WFBms7;w5k+(NhMR>!szs4)7y%$+-*}(VK(q~W3
z#?^<G7c*FQ7gw#FWVGhCqcX4ZF6CWwR+N?9R(@Z-|7gd{`6&TA9jkxkcl3nFSqaFt
zwurihC7;YLa#)$vll^&d&es`7J?g#ZFmk;~-85HmV&MLey`?LX76*2#DKrY+Jj8m1
zV;V1~|K^Lc>sMs#SGSW165j3f>#N1=y$Nb7H?s?`w3vHfg6toISrNyALh|3<I=k`D
zrK(S#b-w*bcm7rOrG!Va;QjW$|HA7g#pLa@3J=&+yw6l+yR*}chc|VCJDm&~GHyH)
z5&dT0n^M}fBH(z^*$jo1F*&Pj{~q!-`}0A0Lfix^Hr}Geb@@fist>OQ_tZr_st<LX
zyVt&SqPy$4R&RYZSI6q6ux%={HYzdJ|NlMRO6mTd%GFn&>z5qPF^!A*e*d$(Kl_5q
z-~Rso?tb^!O}1_BPDxzP^^4v*O!)jIv!F;|tN6USV_h8gEEd$;t4!AMetUy)3A>KO
zYQH)8w>He;I8gfSL%du`zSdiZmGi15o8%jKEaI8|C9&W|p@$@|z>%=r=o<^!<xlMt
zm(jI&vbW@6NO-VZ;g!H0o5CW+KdqX=y#2|Qkk^-XcbD3~@Cfo+<78xU;P>o9F<;)@
z<hFLwUA1^^*_9K53O8el?xjS>ytX?No}cY|W*fW3$NOw4SLf|Z6YgHuP~((7$L`kN
zSwWLF&UH+<we8#y(djkj%5H|ojAVQ^DT=7?m~!R&ieww+w{2fNUG|;dRQ-Nu`;FwO
zFSbTUwTH#7Eq;D(UfSXbGcw&}t933V7~N~kUQ@fg?AyN`lIsj-_3bKgn4hQju_WVu
z(-d|AremW1CeMV<%_w<2t@G3x`IEoyZ5Q^lICogI^xY*<^Q2ojQ{S3RILyx;c0k#5
z-SS$mtnTTN;-((XUD{#XN-pR9Qr`7??3-G4VT0l}!SmY62`}C}iQwO|Gxf39vqk1l
zg%!2t-Zd`#eXKX^cm==2h1+7f(Ty#R9P=LgZH>EY9sT;;+r)}(J6slgdCo3mv-R``
z=l}aozJGAL?c(!W?bB<ff4#waeERW|t(T8p|KM{e_{zg&_vbh4%3-nCF;#5t%oN+I
z@9Mi;oA!FwEqv%M^G;~pp(jf=OuOr?wtDMYw=)rr*Y14wRNOds&Gxs}Th)C85^MOR
zy13Syvnt7XevWx=_18~l7PYo!=lr{qdTnX6`zI|?gL+f5Pd}6|xTGw|TD?VS3vcZ%
zf!PxdFaI0${PukLnj?PJpG}k}%dwOiUFr>(>e0{LSaEn^(c^9<i4*e{pPp;Fq&ub7
zxoOL;pG#LLYs^|&{DgI{^7fkT+`-5E;~qvWZ$5TNtZvPMxZ_!eU$1UEP{;q|-re2L
zrmT;jK5N>n8FMz*x_`OY&d<mxvTJ^ts9Cp!#l0^_oKELmZspy;wAHz@*D6mX@xT41
z;&ZZR7lq`_N!pXoQF_?2vF>iro0Z}hb*JZl6uun#)WcZe-j*j(6PWK!e6wQ3t(Yq&
zfn^EzOR7IS%q_EfHPN|^hvnk3n~yKsKaO!?yyW=%u8inGq0Pa%yN@dTKFNE&S|o1g
zcd^0?!RuE1+?l;5|9$cb{;WgKCf4m@x9qT!h<?NVSfnZ5tt@xiOk?%i22N8R%y>Sp
z{L`mbcUCg9f7-TddYI%vi>XuAs7n938XmV*U9MiHDJtvb9QH{cP5Ey7@3)KW;r}fh
zQ>`TtF1GflM_a5yke2rW-P3NVlHL{b#3Z+t{cpC;{nRu2F0-fE=Aw>bFD=XJDTj71
zyJOT->}7ShY1Lz)mB+oNIXv+&`Tj8_M0=%&>C$V<RE4;;W^ehTm*@Wa^5)sLKi`B@
zr@zTwp<tRc>6qh_@I-s7&ppPDA3jcNiSj>T+r@E<JMHnyR@)@jbcdAnldQi+#T;C>
z_gPed;z8Gk6+h>1RW!T*!Fl)X`}5qFa&Gc^`eC8X^fdhlzILBK<_TAnq*Y$KvA(Ij
zYbpM<Ub<smZ!W*Z6#>O$-E9kY&2o}k9+`HU=aNo}Mf)7ypnc!(mAY&^Cfd^M`S{qr
z!zxFjwV6t{wL5Ijo%`@_M*Asmvu)3()v#=A+w*x{PO9dOo@+w7d#bPNU2EJ_=f-i{
zDf~)s_p`>H_&*}0cdg%D(tE$&S7rC^hs)xdPMn_j%qpt3pD%Cni!196##R0EZR)h+
zdz2!2u18HRcGcf6xBR~BJQ!7YYk%DZN3p#beUJH;zS$9#WqoDstDYF$sMN`~8Y=DH
ztvGyF_x4=Q0Q20p5efQ#KX@uhcz7`=CV!9Yoc3VO=JQ8g4qx<_d?OkE+wbn0+Oo#I
zKYktmc3{3-f}g{)D;s&uFO*y<nzUkzT}j}bZMpN>kH4^*uJ)O$`0t-fX+hWS7oRWa
z@0#HGEo5iHb@MNqnfdg$&h~Ja;qvRP|FQZctEDSf2p6$`58&<zOtWvTnRHw>y0eg7
z%;Bd`7f)ubh2o)Q&-;`Yx$k*?PABBCpR!WSm&489vg%(J*kngcd@zyiaDbIvb^P0{
z^}_PkE~~1~v3T@o&6)q}`(0~)^NYKz$o|Io?J_stkM`Ts=T*!Rw7dEKVSuDf^J}FY
z`)w;upY_$c`8SxI|KCHe&FSy{KDNJO`EMb6(|wE6FO_oV#5|V?{PT7D|A=qz_5TI$
z{aE%lb^o9Cs{j8E%kH`G^yD-xo~}Pa^0f>0x;;BxzsusR>>H(1i3^UNO1QhJ{Z@9p
z>@R;;=?&ei-;$?Z4$XWyEjQnOS9{gh9ZO=K6nz)1m}~q0z~TD+pZViYNH0E;elLG#
zZs7N)>Hj9|S3Anx?O`6pvu44)y37ev%dV|>|1177ce}8=+5i7qO0P=orGGz3_U$&R
z%Uh_HTeG#}Woo|N-zWCdug)!E|8QUb>;IMZc3YlrQf+zvvt3=a?Bk2oKY#x>fBH)6
z2=APOIkU|F7ETP$2-v=O@v*%HB@Qm-`yV~m2?%HVEH0_aVzzXBZ~fPq`@{F_j$7fi
zVcOPNyvMxuFN)fBqW{#{Y|C%&mrB=auIf0$VQ%_d^qT5xjo%-hF8;T2%Y!wq|9@Z9
zr8EEV+h+0h_Z#2XpX-eLZSvsHcH1+Ym*m;+lzmrja4)KvW&3lv+v^oiZ~v69{c$ZX
z;jeSCm8xcvgyawVuc~`Ker-EY=UcNVD(z{qgX3c9xce*|E*m^Ty4U<a?^7epc1+@1
zTJJmGnadvh2!H?P`-UkK)6P#{@pIn%mh$i19B-~4N#Ea4aO0!^lOl@~M~lD@b&i%J
z&*wV`-Q!Rca8hV-;AmVg#iaQ0=PE^+Yw{2Q0jB>fjT3(S5%xGF4bjD+_#xC;LB%fK
zwB_(GXO0#Dkmd*T6$FIl*E4xmD1(dv*|0AQWcup1f{1#KMv#CL#~)!9r$?Xt6*%+%
zY**NDf4=9>d`7(-^Ogg39E}rxylI~-R`zo?XJh8&WxUU4UCUYg`w#Oh7M`=Yt{Tfk
zn4aWiZ2NYo%ZcL+GmF!s&HM*`EfY~ap~fj}Uixp(#|c4=TRv>vXXasV__9-d-j0~c
z8(*U%C8w_bdrUfiPjqJC?Jb#`H}BbFQ+a1cp}JOc;u610ep@1U6g*5w&8&H|@%Xxs
zf4}7azHsM%^;6vT^5<qgtBk%&Z_D1?DD18i4xO>$+bMaenC0`TUR6)5`98nAzhSED
z>aex1Y9Do~_XVH(vAEyvSMXHTSC!FAh4gfE&h+g0J^x>bheYeqz};S!Yc^_@8eLzz
zIqj^~lU=XZ?e^dQe&_Rf@plRi^L{sb7yr1tG`@59j-*wqRtZII&6=v+w8*NBSK93R
zDed(&Z$2KE-|y6U+$3GA{>8%fb8~E~za9L3xBPzT6OC27UaeX!7bso-<FI^P-GfGU
zy&3lP{{&RUFYn=%v#D5kNq&Cmwa9!e*)2hiled1K-{kmr`9tw--_JHUc+~8Z{Jg_|
zafVODEG6Sml|_Z`c0S+tZSMP;=dOxxIUZiz?Ak5H`|8Td%g=Vd+x2?cvG+ovdnS3G
z)cGqED8wWz7~J<Od)>}w?;RiQdolCgT;ud}juUr%zp~#$I{u61l3fW0o0wZmlv~`N
z-rknGd+~}D8jrj0{q?um{bEt~JmHD^f4y2QZ}sCrbNXuEgI<sKKAjf*&%gfHy(vFx
z;_kEjKVdAGFSz~r{Q7^pm886;+SLB~a(L>gpO3or>&l*;nc1#&cH@i&@wkeIPJ(iK
zwJT%`j|c`|T^}A-`LyQl<){nGFKKlrbRVdVlRxxZk>wjJlj6sl;u*Ehr~KwxeeF>0
zxA|nu`}`og{GY(fiJiAYqwdfD|L1vq#O|`({$=O4=iIzh_~pgL_c=E<EL<(HWFBZL
z(>^20PfPacoas*%?Ro38M9E{)gjsgkzw%TP(vmxu7tTE9VW8yd@=kN_`z4-}-Igs~
zI@Lo<K(XtKe@xAin#*SYC-0wM{cdOXtj)G(JzawKyxn%YZtX753u5X&yqTUvEiGKW
ze7U$cQ>dh8yLep1L+(jAtooi#QPRDMtG_O^obY5<-QQn%iXSu2MgG3OPFuz9fAeSk
zci-X_AMAd=@3-6Ex12V;_x~=ca+xEwzyAH+@Am|L-u-fOf7bGkpFtNZUs?9_dx?I~
zvx)9<JH6_C@BhsI`_E=Z?U#%0>L%|l&pTzhSN+kda*v;Tx4twMobORPG5zS#qc44r
z+kz&Fr0!3))%X;hW&PK*R{f8x(}UAapv*7U^zb*VJlJqvfTQ!gU9(P&B0Tf!fO2}O
zqQpLUIr5tal*f%v91;hWJ>WuPBp5YKB{+Ut--o}D5)f2cZn!SMv2@;Ew$KOzSa8i^
zW>S2Z$*0j)3Q_<nix0#(E2!91^RC*E04qIB*jbzoU6u*pc?}9YaB;o2&B3GMn^Z{R
zL74Fwd>kz;%Pkj3ToZ&9;MKg16F$5#U2&)h7GW1;1UNYTiyaKtz)S0IQcQ{uZ)OLy
zvcih=1(pf|Li3(ABt^KxT=2$}#p%%I>kGKJ+rXv1LW@JOgMy09S;nIq`d}`&k<HQ4
zlD^(iRE!5!t2}FP@Ti!@+?6N`a{(v}IM2s5Yw1Y9oOzb9al!`^c9FwYu=J6zUQs}Z
z=zz+1J18Ds^U-?y-Ll*3_kUfRzxV%g`@b)L9b2r#TXp56`usnRg@uK`X6Ns#47<H8
zx7=mk{Q7@C*B8u{|5<y#_Is>((UTLN&TTw1<#(D_eR)y-#n#Sl->)w1brpY(2>Z)?
z4|RGgzW>KjTTuR5IX$lG<>g=d%yU=v$1Ikf-uuP6=>4zP>;GR)pI=+{WKHB|K2IN?
zH8u}hgza|y`E+{zjoH8K*PoG0pYze|y5z*?%jehql2~{7>+g&1@_!HR{eG|7dA?n3
z*sHjloSfVx{<_iI&iwznzP>hkd*0n^^>KIqzxpS>_3yjg@8^9x$SyzU&jn}xSlN}!
z4Q=?WUM#T8iqB3vH^-9QH1GA!=ks=JC@U}a_@1}_@3&~y^($7aVB7n7b^PB~-+g~i
zoiiuq+*FyJ{~xx?&)brCxNTi{Z0S{H-_vdT_umxY;5=_$UH3n+1T<Z2|NG|oe>-Y_
ze=B=FxBT8}C##tEZd{!SBBG+H9F81~9RjZN_WpXc`njo^jnlc_`K#x=>b~>(;^O1C
zI)&BcF7GUU?z>C9W%8s+LEFq9+}o7u?Y>U8_w=->Q$POtUmyQ>woT=y!0&g8&+A`X
z7khhgX8rcu+t=o0M_>MS<+$zLY^!PZe;)GN*Z+FCT>tF3bLWJca-!-lTm8HGe%TSd
zPro;v*86?CkzH;_!r57-wx;%lg@vZCyjiAg-MV$-#OmJLJDyDPp7(H<N>RSQLATBC
zJ=?z8IHgDl&pY<{$B)PT@r7S5y4Rm7-Et~>FNdB|NAGXr<YPUDl|JnHe9pRFGwE!p
z(~_QN>kThnjF8^H{=KTIYG#aT@B8|TJ7(>Z|97t*lq>$GuiIDRzj@OpE|-#!iFWM#
za(gxuE;ThZE&R3CU-8zl^DPZ^|9{^<eB$4$@2kVtzcbCcvZ8<g3TN@yl8ePkVcp{T
zb`C6$K}*$Kf+h=OzP`4$ct_Og-u-``>R<o&!ri_qAZFjZm-nRe_Y`j1@l4fw8qb@X
zo1aU4{oN`ax1-?4hliK1EEBk**e+v~eWXJ$_)E0QyH~5%*Jb?t^z?6^&8HLRuiX3l
z{r>;Uo6p<*?p?<6wENee%JY6!FPHG=@B8`8`d-!RwZ=Q|{n}IX|J+|O-KaM~d#}e;
zzl}FJxA*P)DVo7<E)whqefIZTJnC3Ezvk1)!ls+|zPJ|He7WG9UiZHGe)X$P^?42}
zey6YW<LO#5ckfF5pk?dU={=i~+&6Q@eb9Qji9avT68zZN*SBuEi{{H;58LJcEj;yd
z-jeIZ=WV~6de+Z6zbxC)=fJ)%$~wQlwmNuJ?AurTdFodkQ`4;`wzhkBtPEMmR{!U*
z{Qt-!4zK1PlNAUOQWAJ5ct~7**K$6uuglVZ{`{%?`t|F@(%xK79#!h*=G&**wQAI#
zR%KCHWR`hp$;9Jw)o)mAFV`x{7ybq{)YhK&sOA>au?T2cUih0`zUD)Yr<zkj(ES&i
zKYp(N`nQ3ZFG5CBIqBw>KMNe2#dKqLl{gd&%PB^F-JO4bpLW=~n49iehr!kD*7{SL
z%X>r(dp+`k8uRY#*w~$*m7@1D8MGGT-@Eetzk4~>-J2fe%VHmt_uxRI_pCnEPtor?
z7(7k|%<bjuuUkFmnpaEY&plO2-}QGqXqv8S>RtLBv<_;`Z{O$npyuhn`~Uym*G*FT
z_ig+B*s$1G+4Ud2i>Cex&$2yxciy$8V_(<*60o~(4^D~6^JXob?(|1gRMd0n(xoe%
zG9Kxv#=2<T-&veK8?>g;{@Q$j^Ham)envcQb1nGv>C>jK>YS<mb7$Gt|C?ZY_xfHA
zqun14amUXv&%YO-=%aW&I&bIG|8aFcpK{y%`|&t%Q?bjHdZ(7Rx3=ECH{-<$xv$Re
zJ009^RXv&LzD`JJ-{U^(ynEq`7F&ID$&u=J?g+f(^0@l<r@bpxE-!R$Ut1Mltkjux
zv`e)1YqUX^z`Tvg$LB4o-gMOV!vSV{%hzi*-xK-ReIW3B%MRraot>R4CtuMh&0I2v
z<NWijdowOBat!KRDd(vcC9Y)hOSaNI*Y(}Yf8w#T4tIns`mXYIRn6m{tJkdY=~*-P
zgaxSW?6M&w%*?blOUC#5A@QxUcDMI~gD897zL5OZ3AeUnZVq;PAphq9dw&<h3a6EK
zcCdB7-uLmC^!tA{&fk7~eBAHv<+ZBf|KIQXw{Dl6*xZ;SD7baTz2A@J|Nk(y)Z^IM
zd3gF3<t3`2XFeX6w~q^Im?P{WVZUBhG5e;Ri^~6B*Z0RMe_fChJU@Kj$G;p-;*FEG
zEKQ$S{Yy{cWpGTnlatfbU+Pb^pWN9oulDD?z181KgRXa0WXyT=>Fd6bE+r?a&2#vr
zlrs-Te_K5}Z`Vt`mFCu^ueL-6wceYY<#Vj=;KM7y{<Z$wtUV3-ZNJ@^+IxECn|Zgc
z$#g7;Ex%j(edU=xS?gO|^NOFJlU;UyqW7fb*Svx`cNES%QGU?-9NVkg&kuU}v?gdS
zbE}`V|Ag(?)|~cP=WW-vKAUFt-K6cqy?Qn##fLx7ANZMlvFi=zrH!X==&aw`vFh#0
z<@0{cv(ji@-*Y7BrODGtUt>HXPUO9~u<-LYlLgB>yi;2eQddv><-5xKu5eQSl&P=$
z%33^XwHE(d>7Vuf^BYmYt=$v0PDpC0o_0leWw!s{%o=?qNmE_*C7LY}5fL+1?s8e7
zT>5YKd?kfd{vUd;tlp)f$o2BHTk%=b>wmsZ-~Z?7++Ff7Ctt~#lr?Lc_9B(3)82U}
z37lDSY!cVH%$v4bbvYM*wCNI@AiKWs_OE}l@BevLKFLqH)a%o&VCmk6s-jUYURgHs
zmzVq7#~9q-Q(3HjFvLvFGjiARt;>IJQg>alY+3fgmpcyK|E&*d+WbFvcmLJm!Yf9*
z%<Fa<GFiRZa5$|d@aTN^k}v0;+uoi$S1~B;Z|0vE7MFF$Cfb>7+xuo^{H9EkefM|#
znfGh+_V3@WT${dEy-AI8X{N2yFW;rRZNF}QSuL39tF^6OmDeP<+W)KjJJZ^0KejJf
zzU=RX_vd%tudq`(r}L>}a?0xON~=t3y{yDO=B#;^y+`cZmAs1l|1F>f-uX)IYFVcT
z(yWcPo;U8VU~Fst$<EQzq8=jvYfpWUZ*}mf__z20pY-o?g$o;2FKE5joi%am>-&}V
zHR_;d=6Z1!r$e8=&g$P_uE_GwmSax&MTzRKJ1_s=JN@u>CyqbqiULCO{_E^He9eiY
z##P|QaS!46K;^`(iY&8OnG_#piW#&`Z4vmP@0?J+r15`|{-I~i9B)KHffk;?#oa3K
zW0rG*yfaJfS$E;G_tJcg6F$@&R=1G3_n(8ssq=Y#%A);}hj}>9n<vX14*av;SwZWU
z{G!hP>zkEj{$G~{CB3Ti{x^0DFjccR20XfHZPB`PpO^p#=lSbNQvY@e2QT+i%|0L)
z{Qu`k@%w=b+)~;8J_>qxIbVil(c*8KyhrZ!)!*8ZnPR~4N#X5V>;HL{OHT(J+OaNn
zcixZk*Btk6+beun%F+KQOLJFV$_lOz%YOuRaW6f(SYxNxyCnq@T?<xk_|4_F;^?2r
z^Zz_yRDB)vB$l-@gu(l0LC^;WR;3V?_`T~T{7&t^Br&IYRs8v@@~;0w8O|(IwD_{7
zkVoUGqF_?^I>DpOK}DN9{)>nNGIEL51b)?GShVPeR`g;fW3Bleix^+eR8rEOwb@S8
z!T3_!vDF5@yqpDIRzJ3LdACw_@9K)!Q_8|S*LxgZ<sH~9deAaxy-<0ftd!>RFAQFj
z)MjWL`ts}R>)kIucRvuX{671~&5F6EbKO&KhFr2dyZGADN$WLR%b&;|bS_@OFvnN;
zuIXIsy^9x2n^^F#s{GrVo9yndf_~Jqx`$e|O6To(cyGPTwfLY%7k{`UY^mF#uJk%L
zKgh?VwKwUwYmxrj(>p{ZOnqAS>I>YiKV7GJNcd)sZ~OWWzXg*Pp4c(*%rvK4y`M`v
zK4|>PQ{i1Fw&7Kf9$%r|FS(u9cl6p`-JgAZofwzFia$zRy#F6G^EV~eeMz{y@8x!*
zu&xOmCp39>Z&J|W%76TCrH@MOrjC?kr)4L0SNVIM|I&Bp<mxzANioI_7kROVJzLgW
zxtPrQ_I&I0IO}kaRhrY6i?C{~-g4r<RzTX4bKw5Ez@?BAzxA8qFWc2zuB*RiqxGx!
zaiz!{rR4rS%FmozR%$-HDco};;*F+u+T(9i)gFLG56mWICHj9gIlcFVetn;N(6(QT
z=D2OYU-x@$%=Ye?SL`m<U3_1wxFqQgXcT7k))nAUnDCVXBCOGkiOQA}w&=TTIm)7;
zwDXrj(%LVNqyBe2Sle;q)@?2mtAqm$OOp(Cm%Q8*c=G+MXW3a|6>U>%mJ0m1)biZ=
z{?BvW6Xo{(c+`FWV!2|HAdl-E(ZbAK1|o8{pZbjAv{?4pDOcWCzSQz*&wI}^_k;i5
zx)C+QNh<1z5>v0Dy3@ir+ON9Ju5RD|_wDpAF_j5%RWFz3zy5t~ZM1d9W}kUBKUb8#
zzE&z8C?a0=a_MxtyF2t$Uj_9^dWs1yTKs%cl#7URsw;=-I*+2Q$1F3IQm63kD!lt^
zUCh@>C0}fXj&9GKY5O-!$@K33@DH~y@4mmJx_Xwo;)-Q~JCzGA-B7-`aOtX$760}&
zwok}V*|q7~e1Y`K-<5nO6#X)(y|!onew&AZ^(u|4&rjSUJh9}-DIV=bYiswabLvfc
zwd>=IDK||fT~bsMeL3${Am2RG>}y{_Dh2bmYR42^33T@r`&j??>-F=2mWC6W=1w}^
z`9rg+Dw)$eyDoo5%d^(fh}+X!4@_6H5lp(gL;2R8Uvno<z8t05tUTvwXn5?`4x!Gk
zudZg7CZ7woy#M>_>+OF&9Oj?@@38#84~cuLLEAx=996%1TzmbVqB<4EY4>gi|DCub
zEoign-z9%kCQf)2b!FB1`v3n<w`d&6wEg*H^8Ik@-cVJg2rtgHyaF%hZ&JuoHj$fu
z$;zASXLuIJ$_G<agC)(jMo#T^{pzyB;%m0Q&|DSq)b^Y^X^-Dm>0jEm<fMmeFK2Y}
zkJ>of`&WKf&vN(NFtKuq%c?iaqM`-YMNe8Tu%Khwl4~7P{<#_mHQk$h<nj;MmA{o<
z?%BU$o&H~)wEID|?^oKU@`yHx>rC<5Qz-fNtnFUmo#voX7^VA5vo3!>mTmmW=N4<~
zUQx%%zV1idHP?TQITBy2lB6^>IwjV9#(9rZe3`*l+J612)V#5O#rlVv|J$+bGkKV4
z#nO3ndQ8ztW2ZTrX50Mza(TMjBu7o#!ppr<596esH&*`p`Fy{2i^7owzf?tCRGQDP
zj{oZMb)ibgrhE_83o~|jUg|7}SQRYPDl}nbObXAb%tik^_q@Ne^RwEzb3v;;OO@u9
zrZ{`*F5fkEZE*6`FN>{Ic4{v7NS@I#L5scnmu{Zld8zNK3vZtIuJ3iY=4R^jzi&a?
zc$Rj|JmtMrt+cP`j{A}&%Rbx=mi}F#pCx~K^^g5e??uPO-7?o#e_m1Xde(~-FD9+f
z=zc$8(!cM2Y^pE!yM5j<q4Lg}N*2$nC)csF&tpi`Y+7kq{yio$r~bdP^b0e^qkA)-
z$4|XzlU?f?6#0Mkr|OD(BJbw&U)Ilj9C-V@?e{yb)h`ZD-z6IPI!R2`HS>MOeUDf*
zHZPv#IlF?IPrXxXQop_WoqqJTHTz8jZrz?3^6*tpN6?YBC0p-Doc^%XN_yWP`Q`)D
z?<MqFmKEv+rJsxw+^L`E&*JEI-L}_jPSBDymt<G_sDxL$%*yInks5w8_-~azi+ic3
z)D7X|RVNhN&j=ZYM851gdeb$8tM|8>raN1`pwHL%S4=M_ALTvG=`?57DQ|H-O}$I?
zFXt+2_9}n%to`AtIdkdvzLbg(+gm-W)IZfN$*c96s_}KM*|INhwS+6fg+f~v|5y59
zD)-#3=6_AgcK)evd@nwEaz*s5wc0vCb7@WaPQSh8@6GiN+pJ^wmU`x~;VgGWZO_|5
zi&xE&U=6W9T9bP~?BQ#ta2KQAKYcZB&zxR+`<ZNtH_;Q0Tt4x)*Mem^>wI6|Y`<U4
z|2<8?=J$p5d$qJORhW!#c1_6*<5?in6}C3&>g?>P31(?$W?T;SOWksP%l@UiuGrqJ
zNny^tvw$N+g)t%7efHj0ArUXK85{LoEA0A<r_Wmb^2L^jS@$mI@BC-BcKOTq%ih0T
zSvNKFjp(&6vVZe-c}Q=+yro_{Y|RVlmCm!Des-zyEc}&yEAH{HDS1)nQ?0Y2)@9yG
zwVke|6qM(`p+llk`uf!f*&WNvXKnjk`tR<H7jLrd_h-nt8a#P(Y0J4~?@emg-LK}p
zymw``|JVAL)q(%#wMb@u|9ninI{ERww<}{VR|{sk1bJOf@0C1sVzaH_^JA;5x5_7e
z`x1MObE3)Jc&WTZ*8id$HJXP$$G<GRkpUVX`_I#85O&-Cu*#m#TS0BHecOVC%XC@}
z*f~7NUXgXX{a(B4|Kp(U$p4L;{O!MeTOB^{2sW24DJr@h@jA?U_S$_L7UheuI32p|
zbNOaK)U$N^MM1${vsa$lFiU``n!j=V>?6f@_2svS&$B3h&n__SPka+-P%V4g$77tU
zJ~ePZ+`8X+f$#I!ZN<Uef72x5&87W=oSxP(@7}QZe<4Rp%X53aPa6*YWn!|Nz4=>r
zotxFq(#aK%9@~ELt!NdvAq;BBsjq1H?!@sXU*N~2cUR8Z-8mBQD6?!vU9%Rb-Iif=
zc;O#@=LfIVKEC1m_S4=*`Qe5A44{S^(}R|NCyqDf0zY=$ta#L{arrmzpF@5B+`$b>
zjU9)NK^m01JZ%=PdaFI_MZVis#fLxB&LmrO{V(NkaeZGKv;9BI8X>3WP5)VDe7|ny
zbZGPbb1^sG3o!L6ekh$>;k15RL2Vr)sQt=%fK$Fz;6}c}htka-Rn%IaSA3g&^z;1p
z86Fk?J{#~y^C({UBfz0L?^%0h#N%)_P%AWb0k1Zn;s^Pb1J~cm_)F}3U~lpBcYLto
z!<+w~>AWfAXsmB@(D?Yr*yoUSd^E?K@|NWb*VsILEzz+#v+vRRw>|IMWq+?f`0aJu
zng3Vs-2J(G{@>L~zn^|SvPEmP#=mx*CBL6q9P;}w%k*3Jp<&Sm^C$1KB(ExEi)R*H
zE-Kpgy|1%#WoKX4y8ga(uf)V-OMPl$k{o?}Vj^p&gqpjg?(wjC8e2W<^V?{#d&2VJ
z^(k9SkAz-5axUj;-U0t9dEqm)W=~tMarfWc88_N~XmoFU@j^mdd-dAW`a036Vbj9`
z<K|6@3chTlwo1`-Yw_+MGiJ2Sn4#gFmC@n1a+Qvsw#G`W&OWbGn(J3|ty;gj^V09N
zQE4v6kGWlr`6>CaP;<#Ey}T8x@-h^nGo6!)z6t+iJz97*bm~h_&Q8xx&yOd6?zFyq
zYL!-*tkIJLpKjecHG{3Y>t<+xz<%B3n^g4FR@vz(u3Hy;+ia_KarxDd(Cb&kr%#(E
zdt-m?_eYQRD0+5YWY4)1V{txd^Rca27Z)jNYVNB0eJ=KZ_RfV%mh4!!Y0-xJ4Rvp$
zjvQ0HCS9PTr?qzFYVU|3dC}RyK|w;nv5~^DvC-nP;?lBrH>C#MK60b0_|m1|YLhG1
zmtG4IUpjr-tv#PkU723=>C>a^*V2>LEY#Z>z1%GGsOr<qxz<O&tIsYEbxkeI4GHn`
zy|?bx+u7Tnh+VyU-Sz6VYi_*Km(+J{+qEM)%<XVsXXnh1qEmP4+<K+8a(B+hO><du
zZ<pzKty|O4)#=~4&dYDbeDiwOlIMME7w;<ZdwnG!Tu4@Wx|FE!Y?-Y&M_;Ybi{-0P
z)icYg&23ion{TJDs%K`l)BE|hPF2^+NOqo#+Zz||TO%8(|1$a0u9ut5r$2itzHHi*
zDbLE^-Px(IyY%#*FIT?I+0oK6=gg8l(!0L=3p?NR)|mTe?B`#%Cr>xIay0+MIluLp
zSFLte9bM%c`tsz;P@UFS+jL)5e|dQ~FQg_ZXZNQ~yXL6R|67seQxbECQ(eY7^W-Mc
zxn)nEZuj!=(6X)hG2zf#>#%ZJvlW+Ta(1pXJf^WdKRSQS`AgsJ=fnnt#KlU<CkNi$
zy`}fn<>k>KTc(!0xVE;~OXTUP)1Rchyt}ohuh-I_Z&jOV+PzvuTYGWIiN?KIj~`Ed
zvsse+?Tdc9cXytCoUiI0nJfD9a`(LY?6^c%&sd+@y+^;lyr;J>`S`Vu!FJIy`&aMK
zSQg*EWy<9Jr3uWLp^uXuUrxSPTVHnd)6|`}`6aCsmewv`vm<@Jyts8q!TlXKxy6pn
zGym1GqptR{)S|^nx@u-~|GC{>_vl5J?Coy#rOTFtJbUtX(~TJ^vyJOletmye@mYuS
z<o%+d!m@KKf3G%FO_z=P|7_c>Nvfx}>q=eN?w*yERr5<-c=^)UPj??bj<3&kI+Qw{
zZ|k?Wx39WJ#>VExI{#fh|LuzZKPK<wy~<K~-phM)UhM80n?zSHnpg2^=bQKOWtn-d
zzP?u$#Kp4gTEY8zdvt27b4Xd(CQ<Pz5s8_pA^+p%uGz8UPTABcuAx(fwe+~AEnR4~
zYSq4Ti(cKh7?{A)o!ZG9`cGW?{JH!DclYb=8|S@UkjT8~oc;Sx$(Jt~r<vXT|M2~@
z)&u|CE2Mh=PgMUGWs`f4t9xDchFPbAs{fqdziHK{q}5$|rX3AO)tBA)%YXO(^it`r
zwbOWouLk6A)Y)?DSC;kfGn3!EP;M{czZAGUG_vx7?)E=VX6612Wy{^5vD%!Y<Lb35
zHw6#3-`u&l{}Ze9)e8xwTd$g>KC7tyw|1)7dA){!$e>hK(W}wh7w&!2)$N~b=pJ3$
zyuPgZZSO|2;)7P*i}@8ox?H16eP?dXzJDt3|JDAr%eJ*_x)L3p%ek?%?DqS7`F*DS
zZ=e6|eO9^EwBY}{+xZ(F9g_XBo=0VZlXU5~+t%+l?s&nnn5inqZTi|h%P!^pz8V@9
zxUT4<*yIbBZf)s&UHFtg-_G31@batGulJlc$-H_swCpPXKIhwOe`;^qaU;dst83%z
zy2{N@r>aDjy7F!{W9W`py?*T$VL!>#`*wdlUeud@f23=+aPHKndNx0vZ~yo5L59Ib
zfu+ChI@BjUUi9YX@^^+WR7=we^xN#F-Du{w&-{4tW0-hozP`=;3{KCq=e>4E++@n7
zbQw3l*x_Ojo3wo0OWpckm;Y~edDif1jZ$A>P`Rh;&fePBmd}=Pd~l0S^3s;Ba8R#)
ze70P_{_EEAwb||8w&k4;J0_PMYI^nC<JJ59_v-4Htz`au+-k+@^Yg48=Wk2NG^|*8
z?$P74K>G{L(J$^S+<LeE|NNS%S6#QC=;_W*y{VfnTm0WSnP(Ye4BKNyC-08M|4l=`
z9gEhF%8cANHGKNaqsO<~{r*#YZqKJruXFw^k-RU|vvS@~!|JEK+uu$Nk7L~TbxY`L
zkBzm<<;uRAPG9!!%xeF&&%$(`WH8-bv2yK3b-Dkm4SntIz4+0yVp{IyNoM|a7MW(R
zZC5Q^7i;^s;=l3-<ta})l=(I>x65QLUHSLN$z8p^S*9!M_uj3(e_3kv+L+CEKNS_N
zo%d1o^33S^uNJS@PnqeJz&qu3ptAL`eLrsXSD%}|y=`mc@j1tCzbf5%V9l*xauusm
zQ&l2UOD&%!>nK{@y;t-6`pW#hn}1!|m37Q%WyXz-83MmN@Bf;+blr)KUxMAO|4fRj
zQ2(`CH#&W;)q{q`;<{1KKKpNf8(zLAMP06ZOX@Z|xf!a~Z&qiQMV|g*6TPd<dPDDK
zU*5`X6))A|t9M;ndvh9Z>!!ETMK@1xh|QY*b#q;;%mS8-3sc@&wtktgzUOk*%=A+p
zQDQq2Z&&Zs(0VxWz4qGwKc2XBuUoq*cDF(V>r%6<D>pj@<noR8?6cx{bG;?~ZJW*N
z^*I~3%>GI)pO=ujHS*e~(r~dE`sUi2dfNmK|GF`0YOwCivmr;-baXYg`4#vcZj)t8
zWRl$IarCQ#?aiI(HK+4_e=eRTH9gHBI4mkCt@CAJ*(uNEkx5Zv9?Hio?G#@tHVeJ|
zX)d6YWVD8DO~mQ8_3N}Ya__J0R839Wtm)$6Af@x~wEoUBVQcqX^g8``&)SMtnmX&Y
zb?fgCSaS2=BgY4~KA2veI&HV|@u>7Gx0mHUy7a2&VdE9AH`AooZ(nnUZ`zDmFHg9o
zq}^`oEqk}(+_zuu){dV(hH-z)?daTm*`0U0-dy&`tT6BU6{P|Pv^wrS6`z~JZ}YR$
zRZ)l|HD$}0ZDx^~W<^gp{UTf<goTCHtlD&GU-?JZveU8tHzd<z6K?8mdVAOWUc-dY
z+nVZgawOMUIev+-3W;;Rx#*B-&%$fFzP|9!=G~U`(@T5x$_?A+*B%Qp-lVI$c((A-
zwpmgW9M<vLuTY(Bb6ZR&I%9ck&Ah$8zDy3gc!6op-BUqPW$Xv9UuxIVUVmn*_c`g5
zoj>2^9y%_pE7lUo+V=0|)$j<B7IW>*YlZJfol<vEjaWU!tDBKe`+D9M>wgv7ZT~z_
z4vU|f-Y#3VL^X9uw3E^;DaA656B)-g=A1NsH0$k@;`3|^b2r~Kw%^(=UmLQf<^7In
zYj<s)wrFkb@q^cveT}%iV=31%$tOo;l=j|Yf4}!3i>aYuZ{<??HQk$<Ouzl*Zo74R
za&dxC*PG|&vH9Qc)wTb9uu5CU+WK~4SbX&BGZm?>t#gac2vnEeiIO&1us?O{nJq_G
zUyn|z?fv><-L|dwj=Z=MRT#Lj^yP)=rlwcjWNH`r{w^`%*l};u<={7M@plqBzuP2m
z-n5Ny=M4)9N%(0H@OPK$tvg3q!*<l|?X`HuGW+9Amfw%>)^B<;Mdx$}d)b*#)`GYV
zCA(sO-gVA7_{+!o*$csK84rc3lh52P`}jh5jqmNUHJvKn%lE4uRo#|)I_>qvmCDJn
zsrLVW`s*s19+s<plYdRg_8y<4Sx;qW@eS8?SN_O!dneqV+VybN)*V&XBAvGMTIDU-
zntT7MP(=Q#=A%n*P5OE{=Ss)9ZzqrVib<c3YvdG+DOGHW-h1vuSHY1h(J{_*LO<B>
zEmG}WaVqov^^O}K_Rgzxt=OLNOiLm7%CWyJTX+k2!frRP9G`LORKhuzj;vQ}_w1W-
z|LMUe=5j7S_TE(75HCE>OCXZDThQ`uP_V#G?(&1NO+k@MqAr+THJuioF^wZ=&D!4b
zl;}2-3+w&$)0cGJT(DJOj);ZKm8h@~ruOS<SFQLhPK9lX40cQki%+>-{$|6D3bCx%
zscY|Vx?A=A74LS-gH_vnHoiODw@uVLJZk-$Yc=N@U!N*mG(k)}`LUf`Iy;Ya-tBGq
z+ncLWZn$%IP0V=oFypnZaEoHgPVP`wDVM^ln=GeIx_T{a&FzHRYMF%1Vt&Qzc1-gX
zI(tqdAt!p<n+@ycK3>CjH!Lxfmt)xs-)RZ8zrQt~&gU&UyRH0Qoov&kTi4b^Cdcj$
ziIll?X<97nG=cd^u1mL;UAWL#_T}R7<|B*W-V~49+BY})<}%;eGJ<KF)TghFO^yA{
zw`r?1_uB@!w{I73On$pW*pHFXE%N@n6-HiOIY+xfuWgLYR$1<~x@B(6?u`fhBrcw{
zo4cR)P|2jy_cw3fTP82P{hf=^s;yp24!TTeJ*5}9>&~w7GaH^pd%d}K|6ZE;{gUp|
zH#hFx+V++yaOIZRf-M^h{ygoeW`5k;mQiQ%Om|-SmSFvV>uP`8i&)L})0^qi4{hz!
zYuJ<mw7F(qxyQ!;Ds`jg&2Mjv&+kYnIWZwIEGCL+qSw~k?CTLRF>6AdUp$^<b*rK7
zrdd8?X8E?9jZLw;1L~JWJJ#*<&edJ9Zq1Gh+wyMbNncyH`7!^ir2h5sk39I~8ovwY
zK0h~C;7!J{j*t$M2(E=U&(thaKNhL!@oP)4-$wR#Kb3ntZF9e}|D0wqM|y^^q3Z1I
zdD}x*Z;Q;H@NM0pnCPulOLG$s&a1s-=+v+#a*5ZHZCual?zWX~OS&2+ZL($e**S)1
z&)NJAnQc_NZ|RlkHx?cBev@Do8WfN))#J|zCO?5+Uruas?)$s#>DxPbnVD;Iu1)FB
zz5A>5+S+LG)oWHYWom5a`X$nz5)~Jamp$$M7T)Y@(SCW2lkcqw(+x~kbWL%+ZN|aZ
zuuax_g4eXCk!C?p_tyU~K4Lk0uUP&}fp2SXZ;w1~yI=*Q?X4SUen#tvmBxy6?2kX6
zx29RtEaim2j2%+9Pu*CgwR&y&`#7`Gw<YTrHdcy%RzI}R+p2@D!*i_#`-6Dl(APn`
zJ0!D=)5VtfK49mOo}?Dgk=~ne{<BoB^7>4B$19Z=x5|Hr58=6(6sx4J^pAOGh8D;A
z^)gJqO&?}9Jnl|pRCO+iI&_y?TJ+tSt=sK>TsUX>n@6SF;`Y4wzLd%5)UuMB`D8Nk
z_kEd_x@38DV&KHo^d+~ZcurpX|AFJQi8B*fRTcJZ@-ka=b3<M2o5`M&*F-<xrsFdq
z&2{G5s2w-1IYvZn$w<tc=^@NJwcz7dvkmp~x3|@Z_K38s-Et@^dc(|Zxm%a6-X87z
zM`=PbZ@q$hSe3}G4O`BX+}@hpz4cVyQML11XPohg-dfha^^9Jc^0iy%WV6?Lub0!y
zJTt>oR@IH?{k7Y>N?)&WetpfX`dG;A$c1Iqx3|R>)W6wam~6jA>`HK4REnvBsA7L!
zto5y;5Si0vx!V%i<#VFT#cr>9>Ya1^n$7JUmE5~`-?Q50wsqQ^C(_mL=FAL>3r){G
zb=tA#Vp!y+)9e0S+&ZmCHu2P&%rMsS2p*@{y=ik*<!z3b=|<;S9#GR%J-Kb2)~3mQ
z(y5oz&pi04rE)&!lvt$Q<JXs0FF!lq=AxOifpy8NzAl|xY)*6T)jrq#ebaya=I8UO
zm=;B({Zu%2=ugb*HjbQo8_y;gHJs<`Q2#uG`Q!h?cgv&0%DnHbZ@jr;qw48tk+-j;
z+}>5WIkn_X&d%Lk67QL^FK^wyHUIXlZOu2dwY*x6=DgZ6b6Vq)NXNgfoSJ?Or%tbW
z^CW+6#`?Wqw{7+C-F(eJR@y9Yo75}&p0(Q_{4HNA&=SVCPCHd6J^n|o^sV{^-Nbdr
zduxRkHFol+Y%Bch*1cY%<m%aTT04GE;>y0f%9JHrIctYeNR6SuRMl&%e5Io|rK~(E
z`czSK>CIDjWI7^xa&PStbdh8JJSB;9ch_1b(YV4$&7hPudw;*XJ*{`vYNjLe;sa7t
z1(roj_<mY{Z`Ub}V{KpG9h#;6@$1&AuTrb;ZJTMe+VKo$*oMVd?#=(UOZ4gcEmywy
zd~+1~tNGE+cfRTIDu&aW-p<Yyes$%K&;%ocqh?2ALT*T}-=DTq;G)qrr@DiB)vwR;
zzd14QW|-XMl&>3CPTQZnuGiv~#P6I>%ROeY1z(bSG&f(fzUIKDx^I*BE3eztlA^uJ
zFQs?s?biEy4}>W$y)Kr^{;#m@?}epPzRos_ip`t%wuNKu>CR1o>hrUtudhv*pAz+a
zo$Z-4pMoal_f0PRu?c5iPHOXARpe>S8|1mE?e)=#0V>nZTip|KyrgT`d@1Ib*Y)Qt
z?O7F)r#E;^d+)6|b*tW?*Q?tP)bXZXd8DIoQ*J}=hLv46RXjdU;|{#Z^yvK!HEETg
z*IELFU!@}-Tyj-cQ@j_v&B*d*RB4vKq*+zs!lzH4MhKqBc+|rA;7NwIYtRWlZ<a&_
z(S|!!vIZB5(#|wpzT1{q(f(Fv#kSDL#~#iSNYxb3UA1(b*YBKLB`Op8R!n}-vAF86
ztLcrtLtfV3=M+0Eh}P9JJa{j5JKNq*dIB1g!j<kA1w{$XDSr1&c3W~a=Lx-g)0|ZF
zcK)dTb|sm=amuB&?&syEu@~Koib{>ODs7So`?&i;*t**pxwp4$ZsxZ=a%|5>p^lxm
z3St_Z<GOz>ZPk@AzsP4%Ah1ekig4*h5B7~^Pd2*WzH%~n4U?&#q(}Y1L#`{zt8Q#_
z{Tx_%RJxBR=Y~b~qnFPW8+13aZD@RWX?v2j=jjt0QaX}YJB+L~C3ie+Dv`>`{b#eJ
zN9*;~^bK#BZgMJ?yt#Ap>WsVXaw);{s>M<+oho}KcI%Jm&n>aZwd`WMb5-S36uw63
zwLLm_;N4Hd<hR!Mf0`Xxd+%0|yIN4@aYyIePc4N8Y#zO5vUxmI<XWPFw%@#^s=Dx7
z59`4+2|4y_*$*6|w~4s$7){=!s=c~(Y4QfW1!oVf-8t>1(%i!ED7oT-pHuA}Y<HY1
z+NQHbi6dLOW7)b%TYPSBN}Rkk=X&2yw^@BFH%NXKyY*|Ubd2l{?i=dPTc)pzNLKE*
zy27Q%!?~i|{AsvCYUqc!J$FB>j=#xVem~KA!km_r;7gZv)|O6N8@rY9xA3d0GhDV$
zP1M-v+$Nv+I=+(A)9;BM*UBYADH7R*b9YCdyOz7=aM`xpze(8_ckPueda`g^)l;iC
zk~daNc(=6X?op|Ccec*fjo))-(Z<=LVxbq;Cr{`IOMdRXp?CGPA5tBRFTW@0=DKyQ
zY`J)A+GO^PYn;Aby~V}t{pRfUd)s|NHhlFEkT%cTaxQk4($$ONSGu^xb=kiOFdj3S
z`StS3Wa}k-9q+H{Zj*~xI^Xuzwy!U;=Dx2#v90uV&S$sYEw47dzfrh+UWV{;pN)t4
zY|l)~jc?TwVC&pDK`Xdy@v5+kW{=l?U!!~}B1<UQ&wKlmEj%;Y*V>7HnzUm1SqV?|
zNlglJGkRXIzn&z&Dfbkcil^_kP`QP(x+mVe`kPDssg}iFt*e_mwhJ5meHPighks9=
zy7$AcqRt8X)oeIDj*1poi53)`p1yX==X3U#ZO^^?^LD+idAfSg0qbpLN4atYj+TAd
zc-+EC_V+`J=%yz{CbMHE1%-9%Oh}QNbbxC@`oz=?JF{O2DcbO^Yu0blK5Tu8&$?!Z
z@CM~J`MlTH*14sMac>XFpB`7HIVWkZuG{l@`*W3leQ>e<*djbP_|M1wbsJfWpEs?z
zmbiY!X2Ta}pK2`l^l?QNSKwKh(kFs9I3}%O&FY<7@FM$q?!mf%?AFxEFUv2?bCc>|
zTiE5DJ8^2}NrkGHcfB3_gw<-Bx;BU%x^SwE&-z4Y&!&6NKE&O3oOx|`y8iZ?cZ#1Y
z%s#YCUtjlF*wm!O`%5>~8vIKRufC$#y40z`-|AyUx=Qu;cb<1$r_Gzy)N6k(Z^x&o
z-JkE-FKEkZ%(K09RsS%b&4r0SHXfI4|Fz<Z-H#8+;h|326K#yw#{X~pc2Gh<ghgHY
zr2(hY?B>GXP5JfWyH6!OJ8hugev{YyUXK0FZ|y6xZ|y#{B>MWgYwPpldCp$_w%q>j
zMYUQhPTsKAwb6SIuKW2=wCwx+c^f7w_iy%^*L~Pl#3|Z+c{F3c5=W6`@zgGrs13#K
zd;dSXeNEic%$6-Qt4QnH)UauNS1v4e=ePJNvt;*AfnF1fZ<^Pt4=`l6tL!XH<*j{@
z(|N%8`o-h2`LnO(I~<B^tkS=>tp1Op%gU`&6%rlRuT@PBzB|4Czf$<l&VVz^?`g@U
zDLHm8$hq5*qIryExBR{79xItQXu2%yd((a^dv9*k#tWxry#MUhyJ@X;*`lPwk$skH
z*fh6iUOjcrw%BCD?Mzwg(v61i_b~@wOgP+cDUzA5+LFAwG;e<9OOFphy7Hx00$22R
z>xe4<K2%v8=zRQ^b$;(wK7lFT`u{ineYK4B#_C(YrQY7&-v98dd;RlUtL9pUovSV_
z)O^SA@%HV!&DQVsURT}GC{S=m|82YdpLyOf%!?l7-a1lf;a0Nk-(S8BFE86|7Sp{Q
zl~mKa`c%}G6B|}6bUt&h@~lx|-pSgZqTV?xHf_w`pX&Ls^V_9WU)8SOUdN>3|7LCO
zt!-PCZ!)i*rnC7V^Y2@4I^`F&&ft4^dQ<6|POp%@y0_b|?pW2^=c%mLE^|`*0$)bk
z5`~GfoW=rDf+F7v8XlzFpSYztM17Z%)01jeC$@(|ODDd)y7%siQ`(&C*NcD}mJ=B_
z@~tz}v^&`Kd7H(?lT3+CC+Ak{ozUK}OY6&3oeeXMpKn<7q*sK!eV_1?IJQe38>dVO
z2?@Tcur}#-mzS2M_HD~g5;-PO6P@0i4qxNa%c|7r?IP0eCc2IJT^=vng_1iS;!*$i
zG3!W&-rMGzt;?@eR&gzH-M3W?nd{u{$M?Ae#x?EYJMu(l>K*HslS_U%2mJSRpV!b4
z9~hKk?RX*d#cuDeEQKi*Z+1j2WL!TlwCqcV@}Ip$R}7ZAzW5uyc7v3~8`*+;^J_jW
zoLhJ+^W5F(jV-B%JsU2FIWM?myea3{7R|5&Y5Ll^8;;A>o;bJjK}|?Vw(hcRhqmS1
z&-#0*%38^nLGvw3pY*l0ZO!YqNY_^?v;4K0ZBy8FbooP(iQAc-;$CDq?Rpdxop-NH
zdzDk_mcriKS63;zT@8IYZQ`_7F6z9dVNqFHF~zJhU)Vw{pL&$0mdR#qoAN}*hkfc9
zWg#);sZqLYnZ9x%8x>w1QVI!G_^STzo5<UvH|Izi>)QS_C>Ie>3Rhn;>6X*n+uPR^
zwdhDkF>x4)`|V2?7pTjbqWt{8Wd6JMuU(I9UBh$U@rw)pzo+`wgf!R5y<av>;Kr6K
zCHG4>r@X$l*g7a;q3D#WQJh(;HkDR1UtDHl_V)Hx*RzuR#tjt*qdxv?*xAMHs<ZvT
zf;C&#91*^wsmxlM!geXLC+51zVuiCuj#OOZ&K6{<z5f4h>V3Q4KC7AQLT@a)G*Qh}
z;fRi^dbxA$&bF%00qS8l;{X4eAX|4r(ZVm}_PISu?fF8lcQC&6ezoi8XK{y;R~zno
z_)7NbX3oCbYU_K%aCa#8`^_^nzwUHBJ?)EQ_PRsUHq8?X?7jQ(_wBp4wO5B)r&pQS
zoh_cOH#d<@EjsjI*zJvyC-WYgT{HF(>baZf{Cg)?iRHH0%<X)i>+&P^U%R$8qD6Ld
zOVOA1O1}ePyHe8|mmb#XbwB&}ueV-_)1IosQNK$*g}k2A`DEAPp3+lNx8B+)RFvkn
ze`ET{dYZrNmQ?vdza{xaG93S!S9DZ(v`qZh+aIxWbKt(zuwA7YH@P@h2#KaI5`D6W
zDQ)i*k;ghsTXaL`xGa&dx%=VOG&j9H`;tJTknT$Rj^s#+cn4<N{{AspukQPs9<QWo
zzBrHD1_q0s_j;FqZBROX{8Zcq+w1?n9TEQVR=#E9KIL_bU*`z!`W|I=QR<3#(%;1j
z0gqNZIr;hJl1>3to8~@=#Lwbq3vFvF-|^iJ5=>?77QbzDCFG=s^VFxJ+mbl%7wYHs
z?n-<9ZEoHi-J=D27V~Un$~*t)(2?aQH)oly+VcIr_puXJCqipiPt)HXYiYeEWL?gb
ziTif-`A%U7-zMh2vHX6Ww9<8c<(i$jcX!?VR8$_wKZEbx4z49X4|T71D7f)Kdi(7o
zo{ulSeI6~QZaqyTNjX7g!^LX>vc0D?4#w5~RJFJ%actjBv9oiVqbr(aODv}GPFN*S
zVwW{TsUuH^<B4yMLg4```|Y>ZS*$&EjX~ei<V5BIiKe;C2XBTl>94ZoUKG8zYU}G$
z;cFwZnAv3>lzK_6cC($<Z?egD{k5z4ADaxnOFwvI|2w5=Zh=zX3x(rs+gl$VWLtP^
zUO1-{r_ISHnh{*$w&~AetiSK!E|54;;^tJ!*_eNK$GmL?ANz#68!yiP?H#_r>F`eH
zRURuJymE-zC@}lHUFF?v;$hYc{oEc+=~WS|SQEYd9vi>ho7?9&InRIIc>L-6B)1o{
zuh>r7G-*ZlpB?>ctc67UPAOE)TRiXSm8rS67E~TgVo;U+|FHeu^zeYlc?Pdiyq&MA
zJ$WG|`)s?wA;ptQdYbp{{eGdG?v!>uI_b7qo|9C*q{O+c`xK`{Pwe|t*zj=91YK9B
z3F^s_i8I$WHojEVYgjGyd)|`fwX3JydKO#yu2%h!_IX1~x1Rd%wbE4&44zp``<|>Q
z_j>KRMOU^xee_cGy@NoZ$oW?h+WPxG?2)ZJlDH;VM$O^gC7qN*J|a&ZUtv7Fye@m`
zF~y5#XYRif)mM48jmP>@XP-(}srK|})jr;xOK&`h2%hBrq$99XcH=ga>sH%k6Hh0I
zSe3p>C{91S^-Y^m^tO$sUiUPu^zroFlCAf*@8+5FZ!UT3Z+lX5<>ig050AD@St9cL
zaJ+nSAJZdcpN131WKJ_Gie1e$y|?ab*^dj%Z|}UH_jXc+O-qbVny8;>@_p&%E1|ic
z#q>%}h8WLf*c=%jZN6jCqD32;nqTd_y*;+c>f<Txbvvu}ADg_-U|-txf9wGTK_Q8W
z)5O%58}}aWJ=eJIU|K=OeXj|=i>Bt>O8h9$6edw)F1qlU!(An&rE4XRYwnf05?874
zi8K3Jl+m0DMUS1^_FOvEVjj3KgVC)~<dN{BH9Y>)b94GMmUK+@@C|yIu{$)(BtmVr
zrkL!`89F!9C;i-;bj?ZI)%LQOb?YnLgT?DsZMZTi<w%M#N2k-nI~yW5=p7dm@!fKD
zh4mfL?Q=f67wq|ZbnCQZZIgr?d}i<Q@ZKhVLubN`Q<0k|C<)zc*cs;^$tooO{(=6N
z@1HrZ7BsJ3etzSlsjmx*eGiF+_H5iW$M<-p@(#bRiu3FhYi>3zt2el3A(-Lmkv20o
z>h@%QyC+sZD&B~2+FZY>9-e>USZsaO$#eD}6K?nEF5I!<z`d4+r)%ye1u7gVIrYH&
z!G><eynLIli%c(kyO}<pJ81Rh%oV@Y_W$KeZw_z`OttM$ba>0VE%B+^?!ULP-^_Vm
zBYsuBY;vl%Bj0-k)@zZ|dMa0}x48NGb3~`s%Wtpi)5POG<YqT^e=6Iv@?O<TNo|K&
z-mM1@{N;SIZkD9_-~apL|6Dp}{hG)6(~IO>!E@}F?fxD3WS0C|W960*#hfc9?+TAr
z@89=Kz3j8D`Oad;*f_h|c^UaOe_GaW*5OzbVyd*E@IcC~8~tmfcEncSJzwKz=W6=n
zi*kR2XK3@%(^Kc|O5Na}q<6aL^qc4R_g>K3^CZdo)r`Pz|D@L!Z+kAfWCh!4hKJlj
z9GU`;q-=~Wvp-*c{q~EnThw{xwuFrM^x%S$8<7#IHy52ysPg<}Xd!sTamv4{-*=}?
zoRP!n%)h~Aj*;5F@AIB2yuH5JY?Ddp0lzZ0n{LniW@VbM-+Sbo#rGH$-<+@>{r=hj
zF5#)HUquSVccdQfPvXnp^~g)wEM>*k!;y<;?3`noz3S=aZ^0#UT|cLFY3~wya=vQT
zzk4j&$Nybztlcd3eh2@(mL1{?A`|{Ta(GuJ;i+tOd`rbWt#0kQqw9A4GP-S3+$?%#
zZfa#vqLStEQ<)rTudh68zwyW4e(UFow@<g<`(Ro1;v##Z*NyoC_X8LEKjfT#eYL(+
z&V#F~;xA6Qyg2I3x}f-18ZGjL9p{ei{VVk*&OldS5!<_$N6KZ7tXs9{)j>9i-FtF_
zCLWv5cyVV`X>0grr-c2=Hi5dEKg~^iQsg-+-|DphtGQKas3iLnt%A2x#AosBk&tz;
zdFOQUkZ`<mXjqt=_m0X5>>b;8Y!Yx$`v2czj&Oml>)s%?BEPd<F05M*=gL}HZ>kWT
z=RPOz8OPq$B3rtTeEeB%;iYK(a^mZN#GG^biHFyw7#52)y2kP~PFSMsylTS2bHW*u
z6>4srtLYGGyBiTw!6L)J=rMOeSBgluv4Gc_1y<@I(K5dKKTlYpGT-H5e9vW>w%%oS
zb6<8e?dV*4C9+K@<ndF{%5AFQQxwDw9lI&<YteU?ijo7ND`t8yx5c-dowfJOGo6Tc
z9{$fKnWW7vT=i7;W|_>B1DaB$*R|*CYztTW({h%7(W0|O6IQ#iS?KaTiB#uw4`wc^
zN<PE>?b+@3)<R<CQM`LfR&0`MSy>runP}Of7`?Bq{ch=V`75z{A^k->3mSZ$zuH-R
zqwmb?!1if3YUf<;WY#NMx&Bd1+nwC2=Na}Xr2SgH?SbZ-qv6MHTt2_AiC6wP7Y~C~
z#z}@f{0nLll=#(uwW<_<xBY%I`pW~GD-(I-t%VD&O$ppSgTX-DAZ?w3i}5qPt(M}o
z=g&8JNUcivcg6oEx0J%RP1+0gJuK&u>v;OD{kQx!cMFH;qsE2*HmSO8HgjBhP$N}m
zd5vlJ<F6Yh>%402+-H}qST^Z#l7_zux4^PG=Y*HLZ3I$p)IZ&39iuh*NzieLtD)vw
zvhQZj>8r@jeY-4X_w#-2nc<V4{^{=bJrls2d%8R5Qk^Y>=9-?3{)tJCUhL<{o6BeN
z`DNVkE4t~jTa|ys9^E|C+x%7xpS<_03r|j6_c6Gf=zmr6@RL&$<a@8|P52x3`{DV#
zvX`sHLR*)(3G%%SJ-EhH=<TGZr{8S1|GV*P=Iu*v^XuBq{wZlvRl4d`WP0wb=cXww
zalKVRzcyv~-JO;goRtv3`=;9d%9+3>E{Owd-y(P(uSnf^RPk>}a(n3wk4udcju*Xg
zy0m0YM%JXD&*%31S!LMdQ(<b)^3D2?vVcZRpPhDqw}|>F>(;Z}pRyP>W(JFhOy6`O
zGDSd8GIQ~RoF}XGV~d#P<t=^3*UY~{faU!)VNnORlR-IJoPVwc=}FG5VS2Z|^+s^X
zv_+G8mj-Qov?5~9ql)a6%NV!zRo^T)xh}{nGPm-ow}imH&vGqJ7p;_jr7H?rI)-dE
z?2t*ms8h9aVaX0%t;Sx@|5w82Zc)qO-95ecfVI@}m`#g69tw^w6}Y;BEyR0E5c8!A
z=TdKTIECr4tjYHf<(*Smu*f|<>v4!*`=2ABT7UYLlmmh~Tq35~A9Tvn6f9flESn<Y
z#L)Eb_RD1gaxIfq*oPfHHnn}iBBm*?Wkge5C$yYsx$$?3g|Ej|<wH77ic9n@cA5*G
zpQ~2vp0!58e#+t6!fkxt9d2nYT>p+qyNOYU!;ZztMYp9ZgsCqk)wSgD50OMc#*h@w
zm0MeU9wgNADZTCf!D-mZuv$@aM(YP9#>v~7Z`Z8&;(YhAjknN>MY*wsd*UCyXL0dP
z_m?U;5pg2eV99=_X;*v<4@79`99(zeAa7$sM{)<lBEir_&n9kCy0k`CSNrS9=Z#iJ
z7&y*~8;BXQepNV`@k{8al}7rRpHcP#AK2`qXFOMM>iHhi{K4*IwVzAahVb02XIgh@
z-d@;|YRYo4bA`g<Or{M@llmjFCl>LUuaqs^5fJ~?=XH03yq>JElBe#*^(s#T)*t3h
zI^|n+=Jzc7wcdtdC*yW6sx--%o4H0W&-JG9<73Ipzxd)-t@yU#WZkce5w9=q>dlSa
zJ#ClfA*)WIivho-<Vrg-lYZP=?y$?TIAHpFgO$_G<<7g>Bqtb^_UTEvZIWa2>k)K#
zZhJFyXMF5D+xk1!yt=!-Po4cWzxvy&zt)WkduFjS{Z@V0$rF30Ye#J&tD+KXiqNA=
zYo#jfJX@Q19kMsEeT;KGa!@_#!*uiM(qffrqVBvd3WCa6Cf%Ey)xX@-af|)9BH+Tg
zNS<9q_e=K3=Q!nxCr1Bj&~pB|vR3lg(zg?TFW0Ykzwu|W?i2m%{>PhZj&`a&?o`o>
zRZ;SkmU*=3aGRmPe1@M3rJu(t&a3$Haaa4aqZ4O_*eTTo*{|dkln>v|S-6Qib&uGi
z0A5ao6<R%iCs_n>SSu@qtFy2>i3(oXA=Bq1^(FWN$B%49=7SL|0e3b{Se~#f!0yZR
zWvl0I2$)yi%EXfFscNVDCER35*b!Hcz^|Xrf45*&UGTEr={47UXXYMthbM;j<p1kG
z@Vd$_s3U0Tp7MuLLc#6sD(4fY+8<Sfbp&Vxni;KcsbXeXk$zxK`I0c9IWA{XBEndI
zE!Pm*)w1JA#ud(ayMHg;r5OLtbm_j+H`e}Yne$bB@@$UfuR>y*T05F0cm<tXt2@Pv
zpPZOl`Q_)NSt3{U<{SF`S$SVjv-C&9mFEdHQMF1RLf&#je`j{xbn1QFY^QI(o<HVp
zICPys%yGSjOi%RF1{Qlw@9If8H9mI1S>7Hq&l#9Mx_)JwaLByQhU@RcGTpj43f2qp
zsl*j8IVt|a)b|hnho3iRMRW)%a{gsh{Sji{Z1?NP#`-0nCi%oSNc}$FZ*#Qq`nhXs
zz1deEuM3+R#Z&lP_Lo2_i}DPvV^QaCc|PJfVpE~Q+|l(eG(fM*bp6Cri%n)#ZK+UA
zJ$+MI&FpZStTof@D^hPZ-d?*dVYfowY%%>Uzj{oToW9}1(O)GUcb28`@2n3yq)wb?
zGP%L}eD1sM=t+LIGN-GPk8fnK<fyn1aDD%2hP~66%WfBWzdgWcYr*Z9V-#Y^7619+
z56-;P5`|v`D;iRjwoQMexV3qL-s;Yv3rEkNIq|~Rz)#w|PRZNo9-mdl1o=5r%mYM&
zE>3#c{o%{0BcI<G@Lb(mk$v>$l+NIf9a@``-DF;+mnS*?>YD%IT=o19d5dI=uY6z#
z-0XR+;8%?(pI|fpi{!ZlbFXH8vRJYy{GJ5!xxTH!{q|h9h2u&qoYuPjHK;up^!ljc
zWk;E~P>YFKHV>B-9b2(z!J%_@@1y1Jsf#=3c;Bgwm;0=jcR;tW_btCpkV0ALk%Lir
z)@6#4pVocoJ15-P@M5>#L$-xBg6z2wimHkNx)P$3S9yLY)7`bi)2_8-@m{+LIwAgB
zT)wX8*s~_-$TBM@;YpYNGB{docBu4B$cz6_?jrD2HNe<XaN(ZCRf@&`*DX83<8Y@!
zZ|k%jHHt?XRzKe^Fz3{2eLtR-2IeE0R$>qSH)Myqt8PvB6ZBr@<26Gu!PIiD!19(4
zGRao6zGzD%H!$24Q`O*{{>ir^YRCQdBmZrl^tDS1HM#nFg)_0p2v|Kg+EcCcjju91
z^kwb)`PZccD%2%n4&C16qBobJ*wo|dv2Lb?A@hDIrHcw$TIOhlOjsh!ulbloOTlK-
z%^f8^zm-0{n(y7{CzFx5Jw);CreA8A{z2=NYxk*tY<j|WFm`Y7e3uO-dV(A)CtvLP
zRk3INfyJ|aJ-!%srDN9Td2R}wyV-t(eEK95vq4-ZwznlVd;8x%T<@M&vR>jiQm{i(
zN5I1;$!X8|Ek~_N?kIfp4c=AFdwnDS@tPl+tF~3_`LgTQ0lB$rpFg;FBkA)-@nsP=
z^)|cS&}o;mIIzm%xcH9f-CYWMW(hK#^{RMam(Vv?|LbY<mO2+Z=~A1b-}3WVU%z|5
zRB8Rj7tL39R0prTx9irgEvL`P@oieU{b%v>V!h`E**DuhD-@V$i`AsDI#=)d{gU<h
z{BG+kt-PyCzg_&De@m(7n!23r9X8pTmgAXPr*7wDbA&6OdwFHDUxUJu#wE9JT>1FE
zD5GHMT#HWy(soHxsuOY_xBQ$I+MWCH*V(dzmdlINT%KD5<vjhwDv>e$Cg*Y4T=znc
zkYCTOO3qtr#_wKp<=i73H#awK`+DW=FZ%8ONrc8V&8>U(^4dyg^;dV3=BF&Vam)Pv
z#>)mXzP-68yne?uxvb}h3zOF})&7%QKHu}kjBW4M?PV){*puqrapb~%w}O2uOxb0Y
znnms`l05b*$!~uDrgO5^55M_vi1VG@*E2D$<=v!iy^p-^AsOD)pDnB3KYqzlKV|#e
zo^MY7Jd*k(RG)GfX8dEiV9k`y@4ca0G)VZ_!Zj`Y^W~1OtNFF;xow<S<HW$*hU@iN
z1Y8?J|4w^VqIp6vw;`p}A;86F(zI8?N<2BtyRVupD(fp{`lA!0v2}^Q)v49z56x6^
z+O;&OR7B_!chrMv+huJgx4hIZ2+pz=j9{H~MRbeE6(Nn1BR^N?ADp0)$d+$qSH_}#
z^E4;(`6n}9b42%N1h{U|Eb*SS?0`zk`U`rKTE1-KYuUB7&uEdOozB<Jwk1wN7q41;
zy%Rd2rkt(ky<dvPdP|WRHGAUn9UgEdo!hnM=>xq<#tUbQID~xNahCt~^e!(g{;X?J
z0k<c;V7fZfYRS*3Pm~r39+*<P_}|+&W2=bOC#SFSTb2Bl*>f^ipt7Y`Pt!3aHFxdR
zZH7mkI!jgr3(eoM&(LR?%0#J`n_jl$gk>p9T|KP*-e2L`eMh;|zR$0h33B&&ys_X3
zeXKDh>E(*Ek3W965+$}G=9bVM0mY@)rY=ubwQ{_<DeX*b%3<T=oQH4aBQH+4cWtG&
z|LY4Ix%tdwb;RaeY$yyk!oT9jmA9u$L1#ieu`>B|PILJjqi>)CA`Fa;HwV<m?k>A~
zVP)|0v)}_u)-<jN_P70N>twJs@TX<*GZ~Y*KR+J3_ey;&d~7z6N4kw)-Y)m=udjEv
z<=<cD@w(?j_xg7Ex*zQ^{Pl$^|Npt1rfO51e*Vwhz5Mots~5><|Li<H#mYG+xK~+H
zOmu^g`Ku20lP)^x3z|4XOdqivwSBo$$%lR4S0|;MRIvp-pQ?0~EsyOg&pP~Q)wX25
zjLz>@a<sjzx)v;)bLgH;cgG&-H_N<#ZJeR~;fv;h&)I71EaFAa+MOp{^e&wIj=xc3
zbK4&OA8R&k_LuaD*<5oaUN`slu9w@AkE&$PoSCpUXqxgxo{hU&Lb~;SOtG7KTXONQ
zi}#XN`&@|R+H=j!|G^vwwvD&V9_Ma5`e>5zny%nKD@(24G~Cl&TXJ^xwO<|Ch4uFm
zx6Zz=BI9puol{_a&iTPIZpDt3w^L6ZEq-&s@vZLa6sf|kZ3R_(JDiO!=Vsg&o3qtp
z^Pj1Y3*_z2Cnu%4>27<>|1OigeC4(yx0rtQe+k=pmG8}*GdCyA3)|Xdpt<sX`PZ1R
zt2)-NZ`AE+k6Pa({5$v8Mo;ZE^=W;wwYRUD{ky!==Jd9TbL;l}`V_$*t*jUES!IdV
z)#MaAnZ``HR-4rQkAhG5f1Y{3c<S`--4kZoKi}Tb^ej$TtGrCGOTo(E>CHckMH~VP
ztXUWAx>#%<>esu<mE+#TX<AEqZuiWIV08)l)ak9a>*)V2??R@p-nl|C&-}Q&Wq?Mf
zdq;qa<6Tk1i4&uO!XI!ho$XlLx4qRTFr005z~Yeg8!oawY5jIZexejdA9Jt$o3cO!
z|Euq}3EjG&%($S>Fe~NN=H_m<EAFOCSI;t%+I*#VU086n-qOY;%~5|`5Blk=TI{@f
z=Yy~WJBy}5Tz&Y|D%q^=&w+YdKh9SAv^;qC1?&3lQp;RC99;r+ch&mKipNwcNxl8P
zH#(@0)u-td$B)Ae3Yq_04CY)g=*v*M+Nm%*{P{+isE}orMP5rP%NabG9;wI8liC$>
zQK_hCUZ8r|#`WRr?!CEa*(Y1twD$R$32usM{%72^jy!+D{QJWC6D}Nnzqqd~TDg&P
z$NA$6^Zd6xU+%v>?6Q66;xzf*?aSZqX77Jv;hlJI$<dBuFWnveUuSPwHS2v+e!5P?
zh6fH;ca*)oCD)Qs)cLBJ-_ByD!=_3lhsEywb;~s$2F_d=yj*VKdFyvO9zVOCzyI&G
z*Xwq_+h>-0>y64>uTMJ)AN$$-`|<dAdTOfZ9MD}Zg*pij*KWU8^}E0R&trS{TNif6
zx37-m^jAF<S*go9i|a_%eF+_zM5bxm#WsI={-}Cu#@4c@QJ!X!^A26z5K$wWweaQ4
z2vM=gCuY1pwAJorfss#`fN=KBS#v7{r`~?LxP4QhcSrD7#?nJK54f$p9h32tH!{uo
z*yah70#^%utW2L8x^ZF<=Y`0#f7xsfy?Qk%_ox`(<cB{+!jEcx@?E`R;k7am_reA1
zCU{)VUGcqk$B~Tkv#~pNT_`>Bk@vQaR=tssv*N0qY_s=e?4Da)6yJSHmU&`UwqfYc
zZHCi#WLvU++q?N!#LrpjlG<gm=X!i*>^{o&Jv-a;sqvbW$6Pzk1m$=YnkAo$+WqUy
zzpyQzL=UKy-z-|h{XFt}p6R!>&WbCtk8e6yW^~O;+P-x0+!7D<Zrz!@*KVYSx~|qy
z-+$?uK<dv=lXpixea0UkoVdLypl|M`V}5pPc3;h_zklk{>NO>&m-i{uR~&Y(c<UN%
z^w{e6lY<3QCh)5{WO1#WaYV6cnaoa(pB#)Y=1=H(BeqL_%Tk7(M>|yiWpr~{c0O3a
zn|ZIL;7H8zm3dPytGsRtV~uaEG2QOO=X6X-MeujGcv7rK(4@x=bIz!;a(=xW^MQv)
zH9E-V#A>&;L`CO$tBVwEb(OZNt&5SVxxl_wd+o}*^I~q?%}SlK*k{iC`+|nS&%Z1x
zalUeRb3#GI^Mi@6Cv4<sIi_H9ynS`0RwnZVwiD52j$2nB<x30Qp*FYClku9U%stUV
z(>KPlYiq9zE}Ez#Y_!F7v%ZV(ksDT*t}X9a%OU=?)1Y(1iAt3Pr(U%uEZO*bgXZg$
z6Te@4cwp<vXxA^b?t#bMpt;AqW<8djTgv@F?WAuXk3#%4AwAPSLRU&w+Ixs!?E1v`
zX!;EAr&-5jc^aB$@EGcS{i2`r`IBYAjDS8Py}*?{4-TK+B!86oOx2fdUfrRGn*vly
zRwiCur=nVE>a|w7J$a&xcS`fxX&QV_JssDsJG?Py^X^{(!N-(JmNU9VpYGk<Z`*VK
z$&sqpqVk?ktX}Rk&-qjC9$l7Z<Y(z&wP`DtM`PYM`BQZ><=y3Lzbu~=ch2_vo$K%R
z|Nl2%X#2U+-M`kJ_nfTOtD@xb>iJg1vzL<lZOfjnUcawOj(u_W#=XCqLg!9uN=i=7
zcAday{bqw?{+^G=Zh}ri`Bqu_cl$eY?S~Jqn0#^8j_wY4?Ql9||IC_PCfy?4uXpcs
zi?vN#W!7h<^yQJI@fOFL!;J=W0$67s4`tGksr>VzS|(@egu_p_?|ZSz;HHz%6F;s?
zR~V1Q-}&6=Zgg!{U)ttVd&4}QUz&Y<!%EjDADR}=-_&mN<4t<W?BzKzxl-H3H{8(Q
z^^tc+elE{6-M^g&zZoT;E1PYSE$lt>U$g1cl~a#>j=%GFqG-lp&Ok296Nh{M#eMo*
z_$Bz8#xF&^8NIdtHycaDZ%w`M-l@sN?etz@*>9=#_0oP(-5%D#bK-i=#?MO+zqe;9
z@4=Ze=h%+As8-$2-}yiIirm&GhBI?4=S<7*@Mikxb~AK;-F@?EIShd-<W>cy))>_`
z*M7R`WoCS_Uh!M0(H^G9LP}xJlP7P|xFTBQkYJ}0yQAgh295>mZ?&}4G+NI-C$8vZ
zwp%$aH{jT-6L$pXy}EGhdHV#T)Ru-VKac+9?yR=Fs+^?o<Zynx`KqYg*XAAW+hjND
zR)xoGs@`U(ek)hccO|3Um(ces&g(rbFy>;BbCJJRbxC7}{Ij^nS7I{eL@5@jc!Zb~
z-70rl9aZbox9BB%>R;QPkDVe+wofS)oo@clb?$^tol}x_aStx-I69GebI6=<3-w1b
z+mjx$UgBB$vLe^^&Q`A1x%tLQnq5WNK5K&issB9x(93e`!y=)luE+oGOL+XdV_9Q!
zo5HFUmc{wbo(8WbU+KSR8$N62W_J;}S-0YEMTg3`gev%7jeM$iy783vL6g+#MW0PP
zBIgucsbA^w`oo3ECC>$2pX~CHpW3vzt#jIxr?nGjm3_ZAt>tm{mH#XCn`HhUSp3M+
zbxYQZ<yWe0KK(l#9MTf&bEf6w<P8@~+B+V%-csZ|xaHD0nc7vk4+1hwgnV;NH*(%}
zV`pTntJ~IXx#rVeeX}3(>n+YLjV<}B>zn`j`_$e4zkPZ0|9<wOUqX!!F0Bx)n5M_h
z?cL(~y{M=tieJhk<D&fkAIImv{GPpjZ`nGPd26G$mrbzB^A9@ZDjxe~4oCMXxtb3L
zH(zyI!rbC}h*@igONr9`{eAP#dR27%=$XF4B5|Vh!d8Yz_NuhprUYk;>&uRwZW9y|
zJSJeSedJw?F88_T9D1kHdy5ROXin`b>+bn;>Efi!%kOr*lgPfka`sfWub&EZ8yyWJ
z5}ceKEnw<%=MF#NQ@X+N$i?iPn>(&{3Cx$_-SXk7+UhfXp(`GgtaIOZc#GkdgDwIo
z6T%aYDX3WA5tZKDW?=j&XZ3lX<To(_4l6mgJSuJQ|2MBF;DXue)R;m6&$*0UV%a(t
z75BGD-e@_u^pmH&Y~&lc?Q=L}c)g}D)H$8&vnW?~XP^0Qg^ldASW|`t@0w#;AAIF|
zuf1z?h`+J8&c^M>_V{Z|6jNyB-TnI7vgQ7}ud3|f`BUj%yCmr$qhd_><cy9l;b{{i
z=4IRT+0>}md^U2@_*HE3l107a)PeE@wS4PX$MUUwGE-lthR;0tHNw2+O^CWgSN+tB
z(U+!qSqFad->S}}8Y)`euv<CopUl-A6-&1s_|dSReO^glREKAfmw{jYJlnS~Za#N&
zQGd~F?wA<vS>*rs!cx1}{!e`8?5tjwDflVgXikOdrAnJ)xvXiSz85#0_1JrSz1BId
zpPDs_uBW&)-8EmeT_|VRkf8e^u0?@sX4TXBc=p}DxfTkB++h}uu*h1j&9wR4_7005
zm9p2S8}m5$`PA+$iLtBmR2B$(C4Q-|>1NTQ*F6&s9RDZgtPpW&{{c-`7vJpZ(HvPH
zXKCb{H1u+8dLLhUOK|_Qpfl~?nzzUv2s+d9%+IyNubnTu&iL}AH`C4kTxtF)Cd8Q{
z%^1F!BR9nH#NwNupWTi;{&lP9XR{qsHurfbacx~Pqa(`x)k2ko%KM!^FAKB^UpZgI
zbWKe-RHbNd`A^ns4TmQPnPt6oDHhmq-OxQM((~+Oce&y>srC9h#N+jLzuC0^Zsqg2
z`}cqkg*}?O`Q(Wc8nf){|4s1L+xcWB=vdlAeX~D*x$GZrm3XKnSvveC=%}$9iQhYB
zgHKttTVFYY^^nMW`Rj7*-`|(r-RoI$u7!)qWijunqbshiXjM~@%t^R^KC9!Xws}(c
z*$o`3@2U^j@5|nw`So{N%F-QNjwwza%~lgzEK|hXW7haiJG`>~Y4OE0;X~67hH?Z}
zJHN8eRZ(wvQ<+|~<nnS!$)w~7eJYkOZMrQ=cZR7uw`gq)efjsn9mewyN@80TS`MGK
zihj(|Vt4HFzG;=3X3~oB_R`MsM<m%hoE#?B)tgV3a+K&Zk+E7A-~U}_wg9Wyf_X2F
z?0+xxK#5;kFzqkTg|!@=KQa~nHbi7QuMU4Vcd2v9Ef)oz!v0G;U+-MZy>fDcqvgYr
zk{$V<QWmLyxWl=?e?gUK!TwpyioDbRWW;=y@R|4EK+J}T%%xnW-cL752cBk)lv&>~
zcl&bps&EcZ`xW8wt}%0hp9SxoTsJRER;@A7Dk7MVZJs9EbdCiA%hWDscHVl@C)Rsx
zRr<l&+IRDeUlnJ1KHbyugng}spxRcq-Cs-{Uf6v2s&!>m*3~!#)fcN((%SpO)m-~H
zcE9@=z|!uyGLf&Pz%%}w;x#V*Nh>Gl-V$#7qPWOm^`7UGI?~my&SK#^w<Pm!araJf
zqY`$OgC5mQ^-5Bo;)>h(vM$xFT$*buY~#vtrRknviuA<zV;=G={0*)Pq`35l&7Q;1
zcX7F}?=gMO)>DfXy_9AMy;62n&CNL|Oy+#ag3ymIVp`p5x$Ir`m6hJPzLCT5R8jcu
zSCh;f3#MLqI3Yc^qW-74((690H`2ZCS_h=-KL($U-g_>o!yzCvI4|&N>on(%HNCe#
zb?ysryPx6SBT{W9<+NOo(~M8=*vgOD{kzVr*_iS8^M{-9e=cn5Jbj}{VdZT;Nr&@~
z=2T9~3faA4)?Z}{#nueYH<wGnw}~GSboZIs>#Bclwt4;vyOWM4@qMg<FQ4B??w|Vs
zbltG}^QN%1QGe%hott6ke9-vc)2)ez+ty9oC0G09qP$71Ba6YJrtDvD_W#@+$=R<m
zQ$cs_4)I7YlY_I$bCq;!C+sPklq{O7x7KcL`rTy5?1csKs;+DH%n+Dr##z2qv9)Gv
z;*!_T#m*<K@!f55d*7;C%wAlTVah96q=Ty2Jv~{PPL()0u5i@#&?;LOaDwr0;oK0m
z9GSPhE;eapjuv;G&$rvbF7#WE(@XvDo(|8oyOX>>C4K%7q;xD`<!7zQ%@h7wC8(>!
zzwZv0j*;1UicR{oxvaFG`Z7~K-Gau(1yOxdmdq-c+WJeYsgbuK_JzU6-A)t!2yZHh
z;oCU*mjC&?mCd~?s-F72%5pxi^uf$myPxYd3aDSM6Rb=V>a2+Eo*w+4F*f(#o2U2c
zSoW+6xXV@YCB(BlR%lVt%JeJqyxsRaFq1#_wBz)`*VC+T@vC_1mV`fM^l!BnJal=^
z>!A6iZA;S31BEXYY|lJ(ozdR#+^SH``L0HDehNIi^dnSXpW|Os$G<;3tMsleH2WbE
zlp|0SK81O${aSNFt5tWz*-{&;r|t>gu|=#!;Oe63pTCtWo9xTp=TgD?yyMDa^)IZ-
z?^Z{-%1u|9$8a(5L->1b)+=)+ERk5^kQMy-OJL9BYZg;qvCLY%*tO&f+y9l~ll-<6
zie6OsFiTh@WTEqvkFU;W%4@mnGM%0ItW!FQ`%h;^hr7p=EsFf+&$h7bUg`Z(D$_-)
zkcF>t+5dS46BlfGD%#`x)#!hr=L%lWW6N#j)J@H=s5TdIU6StIbyhW}>)69%^`ANy
z+w5(+vOvE7zYFt+(q(*JYu9!#S#dcEXnBVQ>8J(zNl#Yy-6+g&edCqq{0)^))3jCd
zl2{Gyv|OIBY3HuV9c-G<+N^BS`>%D*@Ne`DZi$NCAR6=c!`269o;=&0mw5DT^sjrJ
z*Ay*Jd0)B`6_D90`0{Y|&h_C(1Q)!le!u7Qxfjd6Ke>DDOWfuAYgl#X*YDU>@^aJ0
zmw)fvxf3?gDLlURtMjkyU-#;Nmv0uDr*L(%!0g4|?p*7NlAm%e<mmiu$vr>fS<n{e
z{a^cyeu;gU(zJeuzwU_y<(Ca}<v(4ndOj~EV4=89h^J+aOV6C5r&l=B75NK`Zn-#}
zbCUVg6<8b8z0&@ohuAu$!wc3NXfisW@h^A^&q9T_QA=c9Z71A#xA|<E{~@-3xY$$1
zzt;C2Y6`cM<@mbK_?^}gZO{C!6>C1*MBRC`>s9AdHJ7K#!k2`Z0%lj8f9Pa+>(a4a
zc1G<bUHLwa6N{XZR;kb0mfc#g@;d*im3xjk&D2t#vPHMAw|sT0fyVMXruWSLmTbGM
z?sUXp!_F;!?xs!c@#%-2ulI=3^<JAXM_BAA(`QMcJF+}ZK6f4~EAaGj&HZ7K#P8sI
z*HQj%b=Rg<u9K!5d#~l7mlRZ7U>1<h8P_Nk(#pK<7XOK?Lwj`vnG}yO)V)jdy?f4Q
z#T+a42{reAuKmdN+`nZ{YhDF^%481_?&)e<*)rU9J2?xgyH9<TT;9R7%J1uo3*5OU
zwmsH65Vib3IAdz5zjoL*=I=*7f7Nqxe;mj6n`7lc;U@tNXI+l?X_*KLw$ER}+1_z2
z^+LPG%56KAHcy*XFPJf%d&T9&#T`u<`4_@h=CvwZoij&pOZXjMchP|TPA;7p+4dYy
z{?ETC%<QhaX8Xg#{9EJid@zpQpSCsj^X2#ejRcM@cCKq(Y>xc3|Gxb=$CjC?_9`Ve
zZ}CRU-b+%ND(uB>cX!_D<=?zDCmws8m}7D+<iT98ln;Kgw<6Cy>s66DGVSQ*#KRsd
zwwFlvSysBtJeJv5miO=LS{d;hsk#<hetuB)k9xRHM*jcqWc3@jlkLBn>TOrPS$H}@
zuav=LW^wLyqdd<AU2(CxNsk4DY+U<Zw3sNI31=$SW^=DyE4uLFoQ?Y)CwsPN@HKzz
z@aSCe>(;Y4o`tnDKBpa>92Nclb@*ncEkP$jXFGipF6`YG$SiQ0`S?zuzt@}+H+M0(
zS|q)dEp(6i!Kie(+9~Q%A@}VCT}ca7K4_Ls-{GZeFqeZr#&BhK`bLSfqAPE9GHYwM
z@xJ8fZH+wM6#gnx^}#Bqr;6{ch^y{Ty*_cF$-Lghyei=lD_`B|d+4!n-j2MEuTt%1
zr2<X|O21$AJF}%jHI`$&_f@u}NfG{gom!OG1pRE1HU~aQm+kUiaJI^B^^vuK{<>NH
z$?h_)JX^G8|GMd8{ix%ii(i}fpORU;whtI4%}8A!H9JYxgZ=LAeEy_0x?j#LJw8#i
z<mRf<dFvwYr0O-=Ek8dqcezY?kNk=1`aj3b{%knh@k_crv5YM)r{JN$sr!FEM4VIE
zy6O5coekXj`z{>Y_nDDB_p^k%L1hpt=ggy)Z%oxE?hIjJQLHGu#yDM1Wkscc)3oE$
zCd_*_d&Pdnhb;-*A6LssE?Md&7#W~rWhf^2ceio*AN5<+CeJ5^Y1dCQT51$ONup*i
z$NN{Zf*j9+R=KoJTA1m6Ehyfzid$x$ONq%nuXyEI+Gi&pH=4}i5*y_o)!Y@j%$sM+
z61lT$t#>zkU<x)o$Nk0GW0l{Dnc~Tjr?p-$oVDcL#oBqt)sIxXvG0_w(hFUDCI8nI
ziPU(mkdyn0f1EWoG*Yrscw2QeWpUk2`K@88U-;il+p@IulySN2bg7X2u0C7W&D5_{
z-F1ETZqw|BP0Lxb9M9idT^z0O>iE0=lb=qodtAX6pdYiTrS53tEGM^(+diLknswLe
z@VvS=>vw3SSDyO(ulCoiGdsI;FHC6mJh?!F;f#DxtlCM&`L(|^`Mk30yDBp`Ebfy_
zWS_MC`PA*lCrn#>;^FKg4`2P-lCt}w`u(lyp8NOZX7g?6-}YOs;)<Vg;+#v<)EE8}
zb8&Hd_xG@@*@pP|^QIv?iZ{QF*w17w`TXm(oJ~P{&Od2*R>+X)-!o(NQ`0(KTf@wn
z&ejHx)dITHqt$#WTsS|fWLi$-oo1E0DXh}{`OGcXV$#IjCF0I<HKwWB>{ys}Z-z&%
z*gg;WGfvml(pi5VD_gXAcCg5_(jzKoma-mb>wP{?pf$p%Fyqq8)7@u7-L5F|1-kg`
z@fYd#pUt~kLt4&X|CR_-@!Xwdd(8}ITnt=v>(R7y+Yob?jupCMhg6alN`yX|vouZc
z+~iAcGFw&ZR+_YkNIAS)$5wc5#=eVzKWv{bSfW(m$(Jv+_xZ;gTmDCW(PMnI`@n;a
zUWs@C>%s#{W>TSBPc_E`O<ZME7_ed*SIfst;g>y4ex=_PgB-acC8x^xdg#dI`FC!z
z+Lp(CoFmBTZnz(h)=C>K&W07At?pWFDQAfZ3QEZJe56($H#blqaow89b#r#)sRTrC
z<~+A0H~mUJOM1@brUy%Z?i0WJ?D6a%4}}ROTLSOKu`M`~x$9JS)gO7;Vrv0rG2xpH
zCa<c>B)ZsawwwH4<-H@2&$4N2Nd8Be8?P_y6XrZ`B{bKnu`ncpZPm)?_q&~Ye}_)G
zcq?!JGk3W+f(JT(-M-?l*6`qo0@KIjIeIG_)tJ&b&Tdc%o1i-{#p<^rzguPX$uiw{
zmKHbl@@7swI$ufeLS}xy^Qm_eMbGRjvh<wmky~*4)4HHDW`gOKiXK;jbxaqoI^egm
zN~WMO*YDDbV`qOe%53FN`9FD8xX+AhD)kDvD_vs6-EL1cFfF<z*0}CS+suhmUY!W@
zRr~SlQGL|K0}-~pf8w`qSts((L;C#lfD>UY9qENjL|<IlIeYo_8%Kn$%sO{s#m4S-
z{%;}Ai&6qD7VY>Ux329T&-Lw{Ti#2XO<b{I62p$bCD!+MUcKfU`RwOBmj`V;QcoU#
z_Tc~GE;RkhRna%RH+@q-h~M;H@;NC^Y~qrQ(vt4mbAz<rs7T*h-@Z0#*NLi$SxKzy
zdt;N9-hMxkA>UHdxyYkt`JKR{EPvK~{qms8CqDmqznz3)Y!5F>Ywd$=X6hDaT06Rr
z^{$GVwEs<gp0aSWQpHJ0w<w0KE<YdKne-}2?uPQda_KB)!3YK3^=XX`n}y`&c6=9p
zUSR!6iaW-PIq<Hz#biB~XL0$Df+AZAb>>(JFkXJo;eF!1?Mw?6mAR`|>uvG4Vc}GJ
z`1jJAuX0s<v^mXYTl}oZKFcJ&Xv(QYr_5*OJ6v7*^{CU8d_{|w6OSfp?M^$B$FkV>
zy11TR@00LdPfn^S1)XJ^c~sFjH9_R*ge9tbmaJy#^gMa{&bfp6FJIbb=?l#|H_4&$
zMfnEKJJ!9`N(HZC_FAOB*N)NMen+q={cAz5?1@7+r8?bo!bDs=7S>If<Lj||Z;<ff
zt{K})W<C~O7^=8@%^M!~A6{!jnQdAwsrk-yt9tzI+U9Ka-xY^gyz^(~I{*5f^k?cD
z&s;n9?$zIfCf1aRzEQZL{_EYOpyPL>CKtc>!rSq)W@oO)f0=bXw>vwQcwMRNxtlB6
zvo-kqy%rIvS1z6hBh>f&x8por)UmH%nz7W=Jy&P#(K~PRT}DflgOR1?$%*6>`Nr46
z*2cWa&Dxf(6LH}A|NWP`igJVkCA>1t`81cFf53R|q&s(@v7Ea+j}M3YhqY6;_}mm(
z67w`kvi6|lyh%|LJ6Fmra*h;uBz8&L|9=kG!nSjV;sQHUSoT{dZ<^bYohR#Py7ZRd
zAw88#N0<29@!727_+R|<skmihh@a9@%@YoyQ{B5huaqyo=e0nvrXe)JSU523eoA(T
zJ9DR}b_`F~CC?KFKPoNqo^rrI#Oa6diI!R3=a!bt=xyecO}eaB`z$hKYVq>)_j%u*
z2-kn!;4iiMTHS$%-cMCMy?TVVX6G^Vn6yQ$v`c*@V<4WGJMpg2)Ub)^kA2f>tZZHe
zDLtHd%F=y`<EgJ2$EF{w+<J9Mg!sfWX|>OuhDPu{tuB9^asB^~<7U%VNJnoF|K+yS
zUFnF@GWp*5KHF|{UYYFq{{_qMy)#sDTvHCmZun#yKJ)lP#aXT^R-IpVZp*=T-pv!;
z<x)SN6w+~8^VO)EgZXsloH&l)rKRdN%Cmd+IJ;(KHMTD|ZTPrC$!P1fZ5*5CAHU?5
z_-{$%h49#_byaga1wJ2`v!Z9-Z%h69`14FnKF(*m)XU2s*Z*1^$*5K5D6H3{yh&-H
z`<=zozCYilvzmO|C)wQlp2g#ik@Rez*Lw3#C!Y~qd@3OBg!BDfr9K<I&#UiN)a>5>
z|Md2zqk-XxJ9BtmPLrM3TygZKmTLi17T?MZF{Q_xy4$pi_{~=uX}qq{-R-<ppM9o$
z(G5ql*)1VO#?#bi$W^@K7b~^l2$^Rb^~NdtqfUq??=QV3jVU_sJo8pL)diWK)O%XG
zVTLMWmW>mKqmjkR_bHbJjSAN87oLAMdfNk)z@98umL>Q6tm;JGhU_@&@%VH?vz+~-
zg5Mt|pX5vKO}%?;t=+SUD@@HMIOIrkzBsaR=VZoIHz8rY&OOebpXqMXn`^yeR)86+
zr<+_epJwiriILxKNPE9IBVT_z?P1c}6O;aFG%sCqWtO9-?m@xt4D(9v9oN#-^V14?
zlYEM)^2x;Z8<YEO+BWVwb*t&dl5+oJy%l%b-*1|^I4As}p7rZD+yUX4MXIHX`jo`G
zFR|?T_2}}FA9;zd)AprwE<bmT=kMXKC+1#{EZWYvWc#`8?(-{o{Wq!<$h5a>s#ffX
z3YA&=&vK8XcKyv3QK{b#-BS*qDO~jUOve(DUvDppPFOIn`km@D?Rl*Q$M-Keal`z6
zXy^g2IrVeqRx-ZZR>Pmvu-HiH_VdU6|Ig~}`yeBbId$)+Lz~V1+_<=fJ!WP6hUvxK
zDt;&VgRbrrUwW-eZ0^4u>Naclcm(7xkxX#-^>T8bbytSSlE*V_54+7P*|qlmma}5|
zGjiQ~EKYqYGJD+Iq}*$=$7$U=OOMcfcS_=PXULzdiVC^E_e)Uqzmx8c+Y0_`od`X=
zZ>3w)tDBD*qQiIJI@K9b_@;4hj<nv9Xa$SqLc3PZ=-Ha2^4UXGXlvq5*{jPZpN-ky
zs<UjZ?*0nl>^c8*<9+2;a(U;?%v`$SjE&wL=7=EH$0=`@ELIAA7JM_o<etk~%VW`-
zN<{ZBt!m9kPm46Fmp%FF7t_mo?30*kSx>$(@i+hX#_BZ}^U}lDyVLxf?ryvLcKv+4
zsMK5!O}X<wHSU-9xu+zj#T&6JDK!3yvvB)+i&tI3ZQ0T5i%hf|v-hYqcYl5J{Q8Uq
zS9(IuPTAw@+^OE+xB2h>NY4HV3tZw~epqUCS@e&6z|5T!=eDZ&Ik$OkU$}r<{Lm#!
z?WdxJ*LA}qGCp#3e&}6awW&1Q@ad(K9W!2QR;^z3VOgSc`qG(elRjHAP0V%u>TK~x
zhFN;K+`4O)4h9o9>2<BhbpCadY3J%f=i1q}<#OG691$y6R~Iw($z;U8vUgXx@-nc{
zRqKXB)E-VHH3i<6J4+LMU$GS?WVv%}m^VG}srA9Y69Ov*k_-~8JElY_IK2MCpR9Xl
z-8m&q$I!CXVSn_VTDC<!SYX1>mB04yB$jZ!^QMa1*52MWG0O62XQ(bm2&1^Sw}<3e
zHIai8t|utI?7i+Z#i}H)f6D?zc9~6=vf~S%M|gLy-V%4W`ZnwReJ7Gie$77TDJ3*Z
zgz55?9l7k90sHU%?kdziu-NXe$liCx$GDmrIbYWM?Aa~aEp~J5{{6>Qk5oJ;d$}_`
zLMU_D_BR@7eiD+|Zl_fxIZZhG9hRPW_FztK?EZUZ|6azuF8a&M@bZ7W>QV39pEf}u
zj~}YI_jBFJR?Xd+zNG4a&99owvl(wY4mN1}9d-*jXE{sal-JxK=4oP#6PXVmaQvIA
zaWms}AnVd1iNcGYOn>Y@w}9{Fp8$!M3_KlK->$smW1fC5Q%zRWv251ob5_EhOIm9k
z%KXzEWH^m>p4qx2`sVg6?`$NpQr5j(yL-{*c$4>!&Mlqh<#$k4zU|5H`@1_<2(8>!
z@X&~jDV^W2hq2E5Vbq_OPfi~B@cT;QS}WPB-8Vd30{)(RlEHsugP%}AZr^6<yj>Tc
z8ylP6d{_S<@sp`&r2K^Hf6sKM9edCxf8%agg7BN-FWYmjF2C$~w6@&AUShYz`hS0`
zqSG&Be|IdJ=C!-+NX6>%HAe*%Zm#?Nvo~dz@3uLYvbJyR?7Xrs(Cq5tKKn~<GNnuI
z{-55S$W+L&pxcyVN~XtLf17U$Vypl5>K)XL*~4*CkN0GnS&PbDt}@-PhMv8DuS`B)
zwQkL$ML~QIk5#-mlx4!ubh&LsZrQ`1?mNO<UO9e`QI7Yw*}wGI6!)cXwk|p&ICWNs
z@IuZ8>1==FN7aeu%r7(Ca~3FG6^-yuPkNR5iF18gi^FE2dAF>7uH*C->T+{&O;4SX
zV)#$!x2sPCA7l6twrP2Cn-<TU7Ccj!O_0CbM}X;K^`V3+;mq)pxAgXY^%Y=TH`}R9
zXYPxL6?~fcOS^>9wfth)Z~sxTI##XtF@nFLW8XY`MWw6Hi@1LuR#jCLHa+&4rKxV4
z(xlJN&dz?=Wca69AXU7}HTJPvRNSS1(;A~!nfwi1d{21U<i7{_uLYhv+^`~SRp^#x
zsh8F}S`MUglr^1l^AvdWwC({zV0vx!_hx6GZIRt#RtHx#Gf%VA6Jz;saYyG0RfVEE
z_JvnGnih!NULsj6voSQeLe~Ccuyx)OkMQNb^UY3&Y8DE-uu>8V(UxbPv*1dio&1(n
zXO}wfxNrH1A$zK1{`>P$tc#Wy3d|~4eLJm1$5b@v_6ylWOV7-E>4l%~EVc6tFTJ9F
z^1@D^2U{eUOgo?Xp<}N9=Uts9mr8GMXP7LOcUWll!c$rbW|I`WH=1kS-La_Me&4hX
z-u(TEx%s=!cK!aowP|<$=3kQM1C~wEVD9Xh{LS%&)#FPIUO^l#M`C>#Elz5O*<U>#
z6w{Dua(&K`3;ySCI{#$3cET@*{rtpzHk^+_4s$vi>hC(X=ku<1Poa&n{uNWV+s}K+
z;;QAoGE!V8>Q(le$DP7!x9sRCd0@My=DOJQ2Um)84LYvcO=x**%I4vh9epfc(D-Kl
z6Pv|f7djsmK3;o7N~!7R?EKru&PMMPPvuVYWtYo+5ihjz(*1{TLK$a<JP*E~7de}=
zYmH*zi@fV8la`uI+N;s7v$Egz$FDp$k4dJVyQQ`_mIg82>3etMl-G>yHP4>R-EO~u
z>C%SNUo_G*MbjLz(`5x0nLADKm%VWD`++a5+BNx8rcV4Mn-vrsf9{qd)9!Dkxmj<o
zD7K1EeUl`+=6IX)mM=!%gl|oVc;h^E&2pt2)8%uFP95u!On-Z#rux7G#c4g+^;K!R
z_I~-&-RI7vB-kr_*5LI8tCQ0v>eZ<~&wI3rIZ5fuLfbWm*MF7R%W^H^!AjGWFW7E9
zzSTdgL18WXEUp;}agXFSANg}aX90&q)Kxj9_UT)?p7d(0H|ti?&8jffW|=kh!;yo9
z+N&2XKYVrD4PTQlig(vYzqzTh?sxj7Ru-FeV$#u<*SS7=q(9x8{mx}Ev6UBM-M{r&
zI2H*AWJ<mg^_h_VF=vSd6GNE0rxzpRrkkN|>rQNX%_67sNiR6QMPP{|ljV-UpuYm`
zORS#uy2NkMxcTMLi&nEgZ(0ks|MKa7;rif)LTu9x@7{1XuTvG%oW-_CuQsii$K4p}
zcwkCn;ECw(<@Qdpiq9E6T{m%>3i!DS`A-#fo%-W@RLP^Fsdi5;EOdFSyQMVyI%fc%
zeE#IFl+9KpF9H%)+g-WwL7A`2f1cD8%|Z{a%o~M$HlGY8v`$*MP*3Q>i|#oJZZfwH
zbv@b@vAkyU=kwBCQu$rF7aDCX-3+ETcCRXVbf$fEP=(}-mlKkoOnS93>XP<@>w7$Y
z{k}Z^f0ktC%oTw~cQ$J)oATbi9OEAHe10*bjO7Lgqp4cgLaRcedwW~wd>1$)vHMBW
z``?n2@AwB?G(4vAOj%xHsmhf|tI2`g!JS5K*B)@Ki~D(oL+s0Cai0IhSNZK#T|IXN
zN609q#8*$5aAbDd?>x>`c1w?F9Qv%qrLrdb&J6Pj%YxVVwy)b(DLyZAjl^2zxvQ?P
znq!lx^jh!Qy!wBp(_aLAyr!i+ow@6l=ypGKm7Awr=U>~hP2{+ah4Yc(rXEl01y|pP
znf^Pie0SR$`^jl%H@;nQJ*0J#@HD5M)b^im-+ouL-FUB6U}fmSMIw^Ta~~#8^}U>1
z!N)DQ#VdM$<!tvy6aE_H-wu1-v8(j!s;eH`o|NedO<9!lu+OGD`|8CqM;?~h7E4x#
zsK`|2sA*r}KjY0@w$|60E3h)%D8BF->u*2Li+a^R9`3(&enJ(SjKz^-`@c7?&sYCn
z5ZNuhe#_U_+Y-D_xiBrVJ?j2s&xDQxrq}PMteseQR6$ef;J3B6W!NHb=B~Lup>bQ*
zznJ;wPwVZ!!p1MvVY~LsGrx0fFGMC?N}lc;z46|y1nVMR=GTWND;m}HMw=;|4-Rp^
zmHl+@qlrth_eZ#kEL!Psdm*3qq_4KBF$+o$_gpCoS-eiHd&&G|yz8HVDh;`_>*iZs
zn^tyivhU%v6>0|-oR{f#%s%X&_j$SR3n78qZf%bJjK}mBeoR=lb;1p{Nz-oZ30lay
zO=#CyrHgFW4sP?m7nhbf_t(z9ZiyLB9!@%vnN_*4GqYS;=;_jFmzIX5#*407op$l%
zgylAKT_QzFwk+c+?GN#MCI3EHB(mF1!7_8QN9+n-!JBuYmc3eT;mc~b=E6+gdAr!B
z9`lZz`~BjttK}C%bgL_$bbc&4cYEm~w&<=bEv~B_^A9&l&viFiRgoavoBcL%X7gH}
zmIW!rS99)J?AdQ3wQy_6m;0F#Z(R2XJ@m=8JRt6@6|We`A9~(m@=~*j;!M;3bc?jb
zJ=b02`0o9l&oj3wsMP4KJ6-7VqqJ%NYzF7!mHrb&Ri0+*?cwTmnEdj7?1_tPX*QSD
zd^ZK}E9J`6I`Pe`cJ{WM?W;a9W#9eIVEy4iv!Vj0!VTFlO%}(yn|wWr-rU+e{qAq|
zJ7pKYPEUNks`9s7IR8tVX>$ZNMQ=&C)DU{bZ$eV*+=4$Vzg_ay{}GeXw`G#e)h#ZZ
zzf>Qsy2v$gi9ngEeCVWeb9b1y+@7`FC1gsGX82DF*-KB?WnD7Oc%isL&3b3a-m<Sz
zvw3Aw#RUu1_sF$<UAL|DIN!6~Q>wB9GgG5(f4iG|eA?GNx^As?7v~>1r|`1Qy!mK@
z>xUKv<#Z-y{&gDJcNcEXjpPm#xPEq4h{|)Zo4KW1y0}k<UNUj$^L7?G$abY+iO7z>
zY>%&7i62(Jy5>B8b^3)3ie}lbOsoZtr7*7h^^^4|1FNRw)Tt8uo&`^3TvnabZtQq?
z=1`*l+5Ix+L6PC2OV}r5ZEyN!R@ks5+gYtTeA4{NZTAnwRtnrTv0t>nR>Q(e>e??o
zx2MrAGkpcb&Q5&Hkjs^@`0&=C*`B)d?k-w8*KyTEHjc`R=VHITv(9IU;=H%(cmH?e
z=}Wk#o2$P+>JjVve~UYJ^tK|u<C2=Z;YXZ<cFl+sbhssullnWf-gXwJYm;$YlIG5n
zGCwV?)>b~(`>K2Gdz+S{x00MHbYsJ$k6gk`MJtb$nm*E05!~?A@l4Qu);s&Iq=;NO
zcG>N@y}MoClU9=}y0SY&!j`dcJD)fl$ja?}sY9T`QmesA?6>D~zD=3ksW04nmdCn^
zuVDMA<*-6UQF5Z~Im!1S2XmDj+5e{W?zEFixwA66{M^wkrR+?B&EI4LH81>I9;|L{
zD9AMZmLJEeS*`PzIM4nP&*G_fXU`D^g{m#ew_6|WV7*iBut#LiWlr8q$yZOpPVFeM
zIB(9FAMRWt6zIN1UEO1QU#`qo)eCJqo~U|<-<meJV6DRJ9YMKlQO&Q{I$KHb8Aa~N
z66ND`H7ooi@=AD9$983RnWp7YntZIAYi;HQ&Dtklc*0=1-W@qM!z+KIcI?vDv$_=b
zw_xVhOw$Xi#82)#P#N}+^L~%lOC6>cd#t~9>@H*SOK+JWIj7%w&%<YHZ$C^ZZ#q!$
zJxqmd-tvWZG3P25FXe7AQgKu&WvcGCI8fu~<~w8F)l*#$J5FC)Q|k0Y@MPoCa}k-k
zxre5P|D2ZMvhHEX?kf>n6)q?+ZOZz3^>If;OLTV2D%rTg6-TBtv+=l8PvTc;G~%Bm
zR<=56+oV7K?>+}Lyxi4ucv4ie=K=3Y;r;WNJ3Qi^yf&EFIIr;B&9d)r>lNl65uOux
zGu8ZV&F)fJ3x?<?QLk7Wjm%aS-I?WZ{Lhkp0hQY6OVqz^{`a$WO9bme%MS;bb56IJ
zmOU=D-^dh_(r@#96Ym@Q8%DRbZsNaJcUkV|XWKK;t#`kF*c>Jo-K5gOdm*&)kMO0Z
z#!*2_zAdaXGR?R9-7~l3(#CBwV*=jZ+P1N>g8SOWdrxX#Dz0rPWxCX_QIx}TT<FWJ
zR}X3rhRHQ<%@Diutz(+krRW$ho=oRkH+Fr^esfAb=D8rxFMhc<XJ&=u-rAh><Ho``
z_XSmKJGoo4<5X)`)XRLkBz5Za-86pN9}}uYeqChp%)O%8KKIlmrrp2V!=wG;=DoeK
z@8qZA;yIF2rFIG|@32^OUb}0nwLs^@7OtJg7bUFSnfkWMLjK#Fpg$bnS+e_o3g`(I
zKYk_lP~jeTOyWUht1sFXJ3d-Mb4EaP<K!(nTh=z&E?fFMhFSWC?b?X6OIxx(vmJ4n
z9h}8Dq4i41nL2@mQLC7zUb0F(=oDaM!<ql`$legfz|xK1_Quy|)SgtT_;HZk>d?d|
zDt_||9u{2PZSgRMt(|95QnBaPX%07}cZO-b=~h|f@TYHEuf)C71?SJ5*&^fTlYcCD
z4a3%UzRE1-$}=Wko3FlEWnQ=1ZtnUCy^YIOhO>mlUXfU`NjNc)XVJz#svQgs6PBF5
zzLU*WC&%Hr`XcSElg~Z;k;Z;9bkeu*XVbi{_~qW-x-lil^2*773=7|$iJYGG#y`+y
zrJv$j$Nh1(y7l39wIYHmTYvkw=?3!6;l1s^eVfT?sr#2$Go8xDME+)r(-FGr9i8*v
zZpr(bAXO25uP)R|`LJ|R!3B${mZlwz?B`N!<Rl$^nlsEij?FCWJ!rmipVNb%Ld{R6
zH-xB}hH#oqbLq&_&HMDJW^v};N2#fkFYgh5bEvxO_skXhM1Jk#TB7LkKvTk@B}zXj
z^2t;6N6r%yaxD)n&~Ms2Vebslsb6O^8Y@*#P&whPXDMG%s-76vTKfLd-Mk-1zaCKN
zOKDVy<7ZV~BFpl#*SS~y_N*CPf>++{t-g7TS2||Zy2E_IG3z=mnF^fIdEIJVr`XA!
z96R-R#)iX+^}C-uT4n!B>4t^-x@x}?3GuJ57Ob83dR~rSQh-r(+RY=Jk9F0}#jmGD
zHJ+R>H-*)#Z>90GoqLzhSyJ!RX?6Nd`f`)BYke`_TR&`NJDTw2#ogn}YOId7$rtaD
zwJzGB8@KJy?Q1`^`?vJA2&bmb(+PMUw`#-Lj>@h_5AOV&@4Gor`*~*D+q2AkTmAWD
zPsn`KGl<)qH<eemWJ74eV;v>OhuQ1*JuAGu#BACW+4B~ne`AH$HgAdj{iU#NJ>Rkk
zHYTqaYg57`w_j_zopoeKrtn6-rG_io1NZ#<^?D6=TxadBEt_+tCl?-n*D(91U-bUH
z7ufh;oY|MKNA7O)&)P(@)Z3y58Lye%+PtFnX~M&qnT^RJ=UqLwEEjEzZeJW*`~C-;
zMpo_RI-{75V<+YAr5{>cW5s8(4s@aYx%KsbU*A^RKl`=uCAZVlbU%mIZ_m4X%{=^W
ze5vhOuL>=Z`JOF~++Fovyb3dq@02Mtyj7o*wln(o%i4#mfBjScuH~@2#GD(Gt7X<8
z)*>eGbjh?!O>5oWOnYZGt2fShu9fnFzi%Jji8NsT{cW4&XR*dFS#KilbT0Rq{px*H
zY(e0o-BY(Id}vv0pD<0ed-|_sZ||+0%_~vSu=f6jdu0y{mz9Z1I<Q5*<y2I6wRg~d
zP`jS>Bu8d<_NQVyg-ux@Rz)lq{EFL|ZiO}kY+NYn^h|2IMD|;ktDbkAf~3vYsqVa*
zbt`G{w->2*Zwot$-*$8>%C4?I#A5yBLGv2ZNk>=&Jo!UxV|SHo@#*kPOPkK{a<|or
zQ}?9JPqxWgoTzeM@~OCN=kLr`C56@cfBY}??eJ6lT%NXOlh~4<a;0}P%O1;q-{3iM
zOF-hT>oY@2zr=FL);MK8IJSIKfYrTpIp*7QJ=_i4xlX)#{CI8@$BWAQJC9tOu+Wst
zG*l`wTD5jsGs6>+g$5c{cf|Rd){8hF*gUr-tdliR)r~c=_exWaNzg+c>ADVI33EM%
zXC@ENbl(<9RcO=bT3BGSu#@ANmt%rydy)~~i~IMZww~Bz;dj8h{{M6P|2N<5e1Cph
z5qsV>CB7sBm%lrNk{<qZY%8+vXMGv|V4Hq)EYtE|OTAV-y3=LzMepywsVf?_HZJ_)
zpw)7qvte~^q4L2mR?SN9lsBjr1s`!gU$#EGo@bB9W1ZEZ(!2k3$se3*e9zI@ri<YO
z>-O(1)xWNmJ9coIRh(#?w%s^f|E=1$HTt_``8Td`6@H-D;L@{VyKdmz-CwPuZ8y1p
z(0hGz`F!2k{fk+?&0aLA$ew+2k9VzPuD6)Tqib<Khu4WHS~VSy>`uS+<DadhkdV-s
z6W?U5a|=Bu8i&iVb$v7_xtEfAVULrNss@VykNbYc+JNmv?UsHif91?S8Sr(k`}Stx
z)QS_9j8|hW^*syGX=8fZRT<IjVqfvV;hy(~FqtY{x2?-BSiSDt5ZIo4@!6g%@65|{
zTPj@CPWEhks~u+L*xkqxejr6vgNdc|=cE)nQ+}m0AA^jQm`<MFCfmNbylCEPMmPW4
zAyR#_+PvOmX(nAUnftqB@9%fJmv1!xv-h}s{U5HU4<1@Y?Jt$LP75k3+SIq@=hXT0
z&x>q7)Bh(g%1v<XPQ6Z>>*-5)T{ngK&G)G8J?*kj`?hBI@?&3D>=8O~uwc4rUHa{9
zxo>wG?5Hgb-z+58c|GdottS)hb!8rgcdq%Rw?x%bA&!0j0|(|5v4WgO2aYW9I&|^U
z<b81|J}1^X%FGBUjqBf_?!ozFed?-`ZCQaaD=jLnFS*RGdqqf~X}Q;eyp^>H1x@=_
z@RXj+Q}i>M%X)2XI)BfHlPW#8^FBX2zd7ifx<*Ui>$Q$iR@%zP8P_IU7x9?O6ci+5
zA#dezy3*G|=kD~i>V7f?xh#Tn6)Sq;=XqtBb4~3|P<pZ;<EB*c^>?-bTeoh1c{%;&
zwcgjAS_dRmE%q0gz5TejuW`As;R4%(liXZAt}ni(wP+5Hj?=lROH<44-CTa)<wfzL
zDJP0`g@2zvd7Q7fQ$tRjr}EcH)?GqPzaFejUtG6l>+k<&SL;e2pYQ1X%J^!N>=VvI
zeoH<YnXSCO<k*#n*iQlrpI7(ZdEjXC@j&=Kw!G^Of1kz`7%ejhU%6%L3>nSzxg|WG
z`+0es>rNjDIW=hoAE(K=!!i%^ct2kB;d^)U+$nFvXUzF?^E)SL8}Yc<wcB@3d~!$9
zWv)<|_$M)*)=f2gJ=ho-SKB*%`Ez-O@XQUH9&w#AiRccySrH<tq`OQxFd@V}-&0R>
zf{%=45LfNn7eR}*wN&w3?obVV(vjIIqWd*evvxxEkJsyaH?EW2ec5lV=y5UYz?nb(
zS+8-vw)~Cpt9kl7Uz>LpnH-TSm0I$A*Kyx}OD<ipuzN72?zrFFHC%>ns~*OLcydqE
zDczc?bx}5|@Yu>J#x~vo(bGP^EHjl7iV@wqo9&s?^i^LE@BH)o#bW;izn~Z8nn$$n
zeR@`Kj=SRQJhQXAwoH%OE_HtM+Bu6eUFCnU-eJA|P}+=5Ht);-)oEw8g}KPQ=;K`{
z(Qo!Pa_;0wPnLbvc<E?6!F~QUC$m?t<CYY~TV&hKYwg;>XqT{Gll6D%VZLp$OV)+`
zkX?E}Y|5&I$AZqD{HB$%V5d&aN7?Ext>%03wyG}*J6q+cc(pdtX;Q6Gy6G(DgOheH
zJG<DUy8p3Ra^iLa|BY7p?Z3Aub6lHbtaPy@K55_7S_{q{*Ali&{_GX=`&`%@X2wVJ
zB`gH5cAetN{Z;?l>iwS2aeLoxyIr@IYu(Ogv-Yox-o9>kP{jS>^S1jhlrKH`?{xgX
zqP0pP-4Z6c!9hWj%u-KH5mYjXdH-*9-wHWa+1l4@x1ZC|)AI{g2o#i9WdEi6%I9CN
z*UwjOD!x;Ayte4y&*%G<9;qH$UhU;q{_SS^{*SILZ{oi`jJM5CJJj6rDk-bs$I{!^
zW2}o9IIjvRhQ%yse=)t{jfagxjFXU6iTd3lmB^`P?gIJVq6^xZtAF10_usZr{_Ivu
z?QYqx8Of}1E>8b`xfV~-cu>Z7fHnMBaO)`vqaO_6&KeoXnlZOteU-jzy^`^r-=!Jn
z5<T|lGp$V7BoJM6%+c+%W{%&>{ZB&_Ok2bj+1!cPch0s_Nhdd1F~)4)vDKTMjhd<|
zIeI21bu^XSmpeH9V>f&GN^VZ?MYYUU<&x)GW0oYZ7P{^eeRR$Tv8G8?-k&;oHf~zK
z#YJ^S>-HIkCUCqxmF<(cdg{uJtmhbwthzb0%4VoYuM}tcD*sJyyWvIsgL8b>bQ~-W
zd$i!fI(AFHF3zQwj>cB1+H%eF5|()qFL>O~{AKrY&j<P&mj4j>?ZSQ4bE;Yzf4r^x
zv7NgML>S&#$;_BC@7Z(rBR)$Wn2N5r!PW8ks!&pJPOd}9(-y{{0AI5?Z*Ohm^WPU6
z)_&PNt#YsKy&11L^fJ2t88Fy8yB;qon8bH+*^``*+M4MiDxoV>rl|B(o8SK>JuOJr
z@JQb#emj}x=QQu`E-O^7$dvqi>b(@ty<IHj<#%qMy?DM=a^hRR>Ce8m1p94@d1KIe
zv~}9t8<+eq_FFuQsDAtN`Il{Jci+1Eg?#b<yC9#@c$xnzM!t1gi}y7IBq`tCaZ$59
z$7SaZKljaMDjUTb-YoqUtmEW4lk-OCswW8t%C{bDT6kW`<qso&{~@3I`|EFhf4kCM
ze*5SB<vaI&Kh`a?EH~eJ`}+-t`)#k8C7i!pG5Lykpx3u`ITMOp>)4w<&Skw^vuEP#
znSt)N7S>wdlvp%leboM|&!Y|aC!NbYvpbw=`_VPL4o<tiK8t?ad;c$A8e7wG3(;}|
zW!sZUZZav^W;vU}e+qvTpQ9{S&t)&NTHvwY1eYr*(MzhObU&<E<-0*{#r>>^@1KIs
z9(e5k%2w82BX{Dvdvk&+tv+kjuo#N&3BEbm-}a}Os8Ro)@;{EXe|&<tSXNb^&#Oob
zySYu$cuo0yxv<@n8J4*OpSTs;x83_}21E087Hy}UMOi<B7uelh?fQJZ&I0=%_u{1w
zbJaXK;Nk15dv{-LwRLU%i-qm$!omV-!>0v$+D327d8ttv$8ynJckw2#^u6kfice`S
z?-6zUsl=K3<iy0uSN!(Z{hj9iYT_)tOK~dAnmo08FX_Ap&aImYsts3KA4%-;*zxhE
zrQzL)B@27c80Wf8XmYpw*1C*WGp&WSY4<XHW80#Wp5YA4x;OG-qoQ`dVflSBboq^?
z_Q}Q8-D|6u{kBV`tTs!Lo?%xl$A0O<C!wt5#8V9K%A^E}8NUgvtZ>O#bR>1Lmhx-)
z?B&O-w&imhc^}D$&iTx-VWx)ch91sKmWv+=+$!vsy*o)R`pyn(UjvR+%V+do?VM0@
z<-h^n**teID;w~|U5RsD%9u1^Yp{psa;u*)+j2HmN1hCu(EB!lLu;x;NV`?B;j_OV
zZ#@&3lwtk##>Ae<m#^knNS?hdyyxRxe)StC9`|o{xh47gp}JXuL;dSpE1Rpe-nyv&
z`*owR?A(jVH#1Uu8VfJ5zvq8<b@wL^<#Q{)p1WIhdrzu%>$XN!TcL%Ir(Zh9-F8On
z{fQU;^I83RLv7n1ab>z}iJ5f7=Avv?-<BQ`#v|uX@+iy;Pm9|1`f{tw(kSnj6MSp~
zr=5&ovEONP+SZy^H0ie3%rA-;<7yuoW?yD<3EqD8`4L&BjGf2C{dJDj9gI6r?k4$Y
zxhd<!D^`ovC?|!?51M&unZeJ?kuC>3%47Fk5?iwLaaVt@yUVVyiy1rD?fs^8Zu%Bg
zwYVPN9~DZgZma6KYP9&t_JpuKmiT<i+w7N4fzacM{4=|+EljVUU%!^Mc9$~G|0gO7
zr@p^5^GICj)Teq)Dwzi#zT959Ky{%}ji9pP(#;Rvz2wsn;hw;Hdex~<3fZsnk~9K-
z#0fC`2wYoWwPtE=^tPK@&13v;bACIVy>4rIe9gh@IofxQhc`?(+QIW~LaujrvW5QT
z?#)KtvC@jm*Uj#?J^XIQhi&f<#n1bgD}6)r^wO;&OCqLU+oGhp^ux-%Ya&0+G1I9q
zEGrh*+irZ`>i(vHe6Lm0)uU29=UOM<`PR;Ux6|cba@DhB-d*op+zKYMIfsO@xUYRM
zrM=pG?MF#@?#7lMVxodcD;7<$I~KKk+mgHqrv#RTMW4Pe=;h^Dlq&GmV_Wo}8}0MV
zBc$?f8$Unm{C8HKq-<i(E<r18?W1O)lb3UergQU&i;IR$<FojAq<o9ox2IhSWr7NV
z^H1y+WNJDqnEzvkRPDYmm%Q(X?L1-Kd%7lYcJlE)Ti5gdzbv<p{eOU&|4+;7Mh{u*
z@^?ASx&ns(yVr9xhOGS0axu^v)ai>n5+&yp^2kWlv*FfU<-iiA^GlUej>Q%>&#G~?
zDhOS1YIkx|$5gSN4$c$Z_iG9dZOKY*^qsNkn6d;*Oz8sVYYtl$ww_s1=KZkb+eDX=
zb%!pmKGxZ{&6xYb#Ly|CDXF(UiJmUJJLO_bsY|px&-|-PLS`7}FYJD;yUFOyjEU|y
zm-yR1uI1=>HI2*Z@k7fseaRMz(Spk~CNwTDyOvh6r13A4lZK0yjRNzo6dCga&3l&o
z>lSoB{^Q8kUFr&2v#-7Q&fk#WGsi?S)NSQk6@%odHJO?5yFQ+iwHA)pDEvy`An%e!
zy+s=~@cgZ5om+S6W5Ld%c`Hiv)n1<1e&A-<<uaQinO6$ie?Pn=GKb%$r+bNEDP#1h
znd)VZuRJ%zMw?yY7g*9^!f`FssfJC5wf1^VM%s?|E^ZqpJZ@8PPMx>DtzIc8uqcyV
zY?8&@#r(7Hn4Oz=C3VUItJ`b6uUl6+dpmT5|NXdA+^6Eu-UyX-Sv&q5$mp-;@^O9=
zGvkd2*Jk}i!fSL(U21t|2x=O%nmlz>i{RdTG+CRIX+w}#-Zqg7jvi}QMugO?@(-8!
zuvX{P){^YTS9~s~tyTmdGFd5EYc^B-L513pJ;}fO%${EMU&$`I@Ykcqj#kU$R9{}+
zx$eMCmm<CC>ouod{Lkd1zVZ^M;BU8;x3^Z<7&Vs5R&Z>595RVRMtfq=Q^v5?wdW=p
zPk-?)&#diU;M#^$GwdY3&+Dyxt(&vx(;Oe?yUQv~PM<yfbn=Q9C1%npb3$ShbfZhQ
z3cB}f@Dx^C#TM<g>#Onkog(b5=cYZ)R=@YDJHXQTIitnOj_<A#U*^y7?Y+?1_T6pW
znU7&77RK{yoDTRqS^s1aQ^0k`7UMNFyN)dTd#ct@e%_ow;S=w*_Wk+wOMB+xqD$IS
z4tnhBp1WO9=@Ns^mta5prq$|m9&dl<EhT38A;fu&^%kGdOS)PvQAai|(o<wEFS7YI
z;neNT+n3e+*tqrmty#5Qyf;k^CQbeK_x1J|`yU7SPh9@?f?p-m=F<t~@VNztIOV^-
zy<L9vwEq5@#vJ?dyQSBCm7KDcW=aZ964Q-(Gs`%gua1lTY~~%|RI{Uji;w%7-z~ZR
z>gww1mowj;^ix(^vaQ7b<rdctrLS`;9(6uWF_tn+Ix?lcKIQ+v*=M~fVx}%wnf7tV
z5oYyeOP~LAys==PQR@|rMVD_y&0;LP#K7dD>^z@|y-Q3}W4Y6;kk_*RPD;PI>VIuR
z#!?T?9EYf^TX*8jr(0ap$}twUpZg?c#kpfg4!=w*G+Q$3>?+sD6DM=N_Fs9bAlq|L
z;o~%ymU$b~TB{!3Szz<XYvWXn(oMT0eI@$5O7^|ebg@4&(egUWv+EUqwpiDGufDQy
ztxAi+-~H|<me%lg<vi#48k2hTrQ?}@dUp%^OLlw_Jh9>0=^HA=7oS@H2$7FTi@p;2
zPRnQUytN`NJ955iwO4M}n=8@JXZh%#)_YlwJ9mC^%a{aZdrq3bKE3^EqXfsXBJIDY
zy^Ys~mQ9*lcTKg7`<(el7cQ|$-tMXDzo#X<SAV;+$$5#>vY@4w0x9Pb*4_9aQh45R
zg4fz-*VWY?ya@GcSJ-@e+vlB=@4B*_2@Ymn9<?LyypXqQl(SOJtiYYyxz9d-HZ9_P
zU#CUXge`t8^QNvYjtqLP#Wug)Wf6bhij{{sr)L$UweJfwo4Hwy;qKlym&%@>IO#Jr
z+NOBXzEgUKi_5E@y=wY$U9LJ>vfb-)V%QUo1s&{i9YP^fm?w%I{&0v}f1z5-!l%Eh
z7HOYO)5tfh<UOW1)q1_(-5tvx7&t~RvM`x=MDuS~mr(n}L;p1RgCB@Egs$<ll<IyW
zEXZQ@^qo}WbMe%z8mmOFI%WG$y{Nxdb8W0*Vfa@k8IxRhKKaIG$L#FuJ6G#QTAWYw
zng7bCXU4*PE2fAEzEb1X{PDp|H}~YRtJgNA%l|%lzP`uW?ws(PdaWbLxu5q~UQ<&(
zb#M00Q@g&rN^|x4`at=z`vx<Yk|c@cCILw&nhLuYe31Vu)mC!R$W~N;U)1k}S2^*|
z{X$!>xkmh4w|C2I6YYPU!kU%YS#BZoC64*M^r&8AxOCBn4(6m^KbB|xxxw~SXof<j
zagFFkJDZJ4wF1mVR<E3%uKcu4SyR?@f%ql;K9wmmJ#H+XmTMea8-4O&#L8!h3g0FD
z&&{<ipJ9IB>+Jh~o|RAJS(1FL$1--6p{1~k%H+%b_O(54%qP`^)cL2n_}Kk;&^%eW
z^p)|YwktUk%S+|mryl_w@4#|C^;D<h_po&_H{HK0f35lPuw7j@a#Koz%h}~d!fHMi
zVe@xMeYY=KZ)yKsazXr^irf$zEsp0#5C1W<oJqQLNJRa}A|Y|HimjZc9;)g`mKdwu
zs#CC7D?ImXLgS8dq4Qf6N>na$PO`{Zs8qFX!Qw`5U5&O+R`VA{rB+K8o;YY$c&lV@
zLOYLT%h$KOKR%zmU3TM@>Fc=>D{6N}oR8l#$5^jDSzGh))on7J>fOf7I}|r>2oAnf
z5U#gCUP0j4gS@+6BDJ~{ET^j&PY|n}uzRCLaqeU(zNeXQZdu%#m3RN<+DD(6>++7I
z&dxmismtPos6?Lj4*OqECdX)1{XhIs@9R<K1;TxD58qu;y7o~bl-sk^Aoo~|{d$$#
z6FTn9;+=hQY5vyaK8vQhD>pLL`-@W6T+m4lI9mJqNZ>twS-&YPT9SDg@680BmHdA2
zReXl=qoa*3#vL6oEJ0HQUhxSy@q7t>T(Ib*{X~v_n}ui3{xD7d<TOQoyM^CPjhJ7_
zkF}XxxC+*^J@|TP#hPDCp=aNTs<IpkzgxW0Yrksf$I!Si{rx|5g7_UxHZDJrY9IAW
zQ(%uCf2B*Lr|Q)+-A$Wz%{JN~+N{{JBw>xH0iV+euV0~E)}=}()aL()k8D{id7;d}
znPJ@u`_$|$n!<06&92MUTygVO$%`aQi#aYw3n$4hdYsZ}G}&(ME5j>k3$IQ6y=%$5
zud}aPeH6$^t-ti^(+AVW&<W*^O#+=4S!C9(*4lQ|``S&mPp37`^v!5|FI4d5<??yk
z^FRN5wK`wG`5i;_?j+@H%QaqKS-1GC%A$iur^h7d+x%Y@TlVyONBOs&xm`=5|K7>I
zF=G=`=7iD*7mb%(O5M}is(Np~-rcHA`9cAX%NIxKerVVdIjK%#d)8+@ZC56XHPP0q
zPsQeE7i{eB_1^d=>r&2wP1*B>ve%!9aIk;;agU06AK${P^@etWWpWkK@4D7>Udg${
z-tVZsa*9!<LCssmJPtp(LdTZNANO-iUazzF=)Z-2f_nZp*d_|)ep<mk>CF%SRoRyB
zj~Ixl=B_DBW3E`OcWX-e!Z`v3ZQpGbd7Hf*7ajVtk<W8m*pAk%Lf!6btYX?WcZPXc
zW`{n%nsuX@*-gfJdG-8*^9y~R$iBa07vtQ{H~0FEipTdiZ8fQzHe*Ia<-48F_g(uD
zciE__?9)m0`VW<*X8ZI@X9i`xj&r$sZFTtis}qeTR<ZHP>{#-#nq8*gz@roIm;KF;
zS!cP=T>D`rYxs(jSC*CYMQU|3%)Ss_SmR;rv&n90U4i3`i8IYI7N~#oxZ?Dtj<fNF
z=KGBSEk8o%%6Z>i^i|Jv=KQG-gS)jIniOQkmhQF;jx(Elb@g?D=2ZvyWX-PdPd!y1
z|B6d7v@niK)Tr{8$?GfonpeAC%f0h}(cF~b>9&c-r%GRmT%Y$s#4Y50#0#FIf)lQk
zS(#68h!iw6FA8?!xNw#KUS(Cs54q>FeP=63OjsgOc*OHYan-k1Pupr$&slwFaI|pB
zQK*Yl{JS<y$0J}%WaIIfd>yOe6nAL#taM%SFHB~&QHY?UhQgc3pQ;{#k=taiN4MHf
zjCGjEZ}U@DG5U#O*^do*(<WU#yzR}byzh5wH`abQ$TGVnFqC7<B<8s%=gbo?;yh=0
zVID_Q1=BCRzDwpN^>Rul44n<8U;QKY@xmRhiz25c>+qWAP6&Lw+EB1)(c!BzG+z3h
zUpJR|5ucOi10HYYf(a^5v@8@A6eE8<`o_95uOVj3zawW}{ME9!{p5&=u75hul*%wZ
z?pdo{yTy|IAHNZJzT`=61oNDdmkSC?J)1?>MkUX!{=WV4If-0<`!C@(KO^=tEJ$6=
zx8rvH7KtksR?1sMCCXo3JH4%dA?)1)(L4RZOh->BoOn~l%<zo2r+tIzYwfkM$EV5o
z*k0p&#QuH{_e0Bmjhp&6Zl=%c>n+sdIdRg=G;`HcvCU=eJW5huf~^0o5d5}%`Mj;k
z?tL4kPuO<O{=3X<m!$pcDpsUEE?c|n*{5~JTxU*CQk^vG^^v1WUr+J%m2_^=x$U*P
z?B<ihH<Ki9BwQ1jl6W|CL&+(X39ccP>jJ#0)-8X!X6v-Iw~7m*UMhN7gkL^3t>Z_=
ztDovoYhzzWhBmKld?>HZq2jIEuOlH@X~~yr8y;A3_?u0C)q)*0ToadwD!vT7;#}=G
zJBH_K`T0L$uebBc6+V^WzTxNNxF}+ARd2Y3yv?Pc6`T9^1eHD&5Ps$>xW+r;G1ujg
z!+SNZOq`TBIdK2=hdY;<h=1znPWPQI*bsh_(eycIl1!!@pLK+9;y%~qsUb3@hdSAR
zJ8`T}YX>c0Z90^cvo%QE!{gdgQ4XgG`u3OQ+eME2aZ-s$>nl)Ho0TgzBWVVwXQzgv
zQ_Vw9^>s;)BACszA}%`V>UlO?m@1>UL6)^Ubl1Zuu|4O0%J}(72&#166xG?JpxP+F
z|03vK%B7W`XW87})p)}yW&1YY+uL_~+!Nj!YIJf_+S$49tI|A8g5GlMJ-WH#zud>D
z^A1Vt&Lv*nc~5fgHszFDkItV#I}6>jEPCDV*@dcDexAb8bMbP_XP1XRtjiQ6qh5!7
zyV%mX#KB|h;WoK9LOy&QZy%qW92<I|;Lg>{xye%Y4??6KbGrCnTQ~j4_mj)#KPu}^
z=TBWy#KU*4i6zr`p2h*c85Vx)MMStZSma%b@jiKCTdBfXA%VsT4u%^y&JlLM6!6!H
zZ&UrtJ*~f9w-x_8BB3D}#jLIvyXlF&`8#f=p2&`Me(W9}`R3SXPb)pZ8z$G4lxo|=
zTwAo8D^-<I>tpQFz7yS7m%iV4L^673Qgi8B){j~m-wm{t>VnMGnlxhS`<DbMzl&JS
znyELfVZkIGQ*NWE_3_*9)fGJDe{)2*FR`|uhKVn#rz>W+wXj&aYNp|?FK;@<6DKZL
z-k`0w?R0&?RPP5|Q&mc%6)!4l6?jf_=DeJ?*x&k~+>g`q-#&fLocU&2bpF<6e(NJ;
zIrkE#7CiE-II+`v-Gha#YDsVZcW<(Ozi09U$24Y3`%Ptcqkf$@7%8#+@_CE%#qVPN
z?A6{=zyIgm*d9@*<3GgC#lOn_@!Nh^-;Q$0Z+G9v@iAs@@Yes`C>tM=nH~9ATXB-o
z){9p4M}ItS$ewe&^s$9@?1epCa+5k#e!e+#_W0gCt)(h`am;Q%Wo@+6{?@fv|95>p
zC)GIZ+(rvN{dA>7ez{wBixk(jzUFLh{(Gf-l?uNE&(@WD)mJ({f3oQ1?nmriQi*Cc
zvUz{&-~45rGw<o#5B+hE=Xt8Vd*>$9!EkVE#LA%UcgwVI=cT@Ww`J+wpoLR{yjV3t
zE<6(OP&oMboz=#|vp#CifB(H}ynD}_cfa@jwtqOs-(KBc;@QmSJKw+F_vE?P*&XjM
zrEZz=H-tO<#D>WkX6lB@+tfZ>S|##1-Phk=FUrU6_KS`Ov)$}h?)!UeX|cYI_P2u$
z{U3Ti1t`0<UR_f@?V703@)_YXHaG6)SR^PW!u4}^$JdNwXIW&G!+2*OFF9T*+W39O
z4DYhsn_spnE<P61ynv<M_M_E2>w*|be-GQlzE{_rRI-ftLz(8*%j~ODXbcv;;gdXf
z_9r>d78d76VsG3Qu_bt2dBe0qMb=6vdDfSg{XDu7BHwSw2F>@f$o{#v=q}qQ#f}$F
zM(dPywzDp=Vk^kIw@dVqoy8er9_dDYp{IsV{A?QES|_*7V9k1UDQ1bWpd;taO`6L*
zJnpQ?(|$jt`&3L$VeY2geigojYSvyRv58^ZyGmEEHT8JS$yJzL{U9WErsS<f>t5CJ
zs_m5$dZOoeX=;f*C-cnGOJ_=6y<EO*|DT`wflDrB-OS(fXlr6yz^+;;-?s-I-uj?9
z$1b0-r8Zz!cg=*t#cs<ZFE3wGEgvVcaNl~%?>z?lOJ>$^D;qx2{F7tJ`*P0Z<;#}G
z-I{yMf2LpTTIPdaQVSBf5{0>%7G`=sXDvR-v5O_t>tN+3wbqVLcC{0~8EOlQrZk?3
za}k!jr|Um);?u?}Teq?+?T&r8u*JjiG*9NHkm``j!MtZS-;<GAetzX5t&NOgLe{FR
z)>oe;95b;$xx)JV!Jkhj@uysw;?&xra_l2R>a{r!*XR8*<;(ENv6yl@!S2v>sjX5u
zniG58ve<|e%%Am;J>uE>x>8})U)-6B7rK_L@9$@cxUHR_eadvvB;KGG8@1oeXl%Z0
zwkkFzrt{drpAojvn={@_seaPElf&%cTE!KKI#JD>iz{t5?~&NypmhEsqu#-mAMUry
zt|@PD{i%@Pe%3F3`D{7fw<fDCMOhi@J{fpxosqCmYS0X6wK`<S*%YZ46E^kF&*$?N
zzRtEU%Ftn)I$vx(qq&Cc(rY1C>kD@MKbhXBU-iyrx6NFe+LEmMd-&WO@9vs=RZ*jB
z@ys%&H7Um%8kCB(J+w+1Hr_qYcUelX?`KxStbII<>E<aro(Z;kPWrB>HKXF3TnLkS
z?Zrp8F6QuEySDJ`^`!@Ew=eBIJ>9U3@#?yj+YbCGn|R!8){-03X1%)NqyETfMxmw8
z)_(!E`)&t)*k<~5d3yk7;H0;2+(Q|4WnM`;cgr~Jeka!A@Hg@7lg>bo?<;41epbhF
z>;`M_pM%2u_A&PP4-XxDvOOfdz2edT<H_uO+K)BYYaEYN{Cr|gt<YD45)TcBy5gEM
zdSSBWMMqcdeKa*gv-b0Lze7EZC+F;OOIv(7q#<n9*$*C?TI<3mnfSNrf01|jB65DF
zL0(AJubrZXk327{E&uE`SJ1_${?zBw;YG&Z(uFh*1@azQ{ql_cPmx9IzA1e*6L#ya
z%D=Hu&30e^0VDSZg;qbSwNkAkm+B~IEh+r=>SFw3o8CD_Pa>C`W>riL&K2-JTyJ=e
zW#NS<X_b;QmoM8Mb>)xUUIXC(-iY8tJD-bU*WVhPf5;+sWADbcf{;>;S_iLxvmU72
z`l~20)#LP6lc?1XzE4<qWu9?`qZ5y!afeb?!a)bG)7~rOk6EmF`%<+1@)kpDgVZ;i
zxBtg^y~)rrsc?M0ZKt!~PPXM?-4j=w_|O!zBjj2F=TEjM<{Ba0hu7@?w3$wu)E?|U
z!L4@J_j|uDDKv3iTYpbLbmr=813{yGiI2i&g&ACoUsm?u#<P+q!F4CH7{ivWNWGKn
zvgqoCR}~tu5$r*18KRz3-&b9}ZMZNnbXHn%{qEQKKOSmC9{%edv3TL}tXQM6)k!HA
zl-9Ov_&mqSM9!OulRu1ugWb+2;D#~Jz3J*{)~uX6r52^lRGYDI>UmMFZ*OnTO*=DV
zuHDCz=i6EAe^0rb$?KcPy&;ul$%gg$Ck^uc`Z2ySs7}1u&}R0h^V{!@Vt2Q!T<rPi
zPCrB7e9nw}XQNX7MKT74E6kDD!}M`lLU)wSY15X@S(RDWdTlI1Ou097g|Bl~<PLcF
zX7|hpwzCJy>VDnS-F_jeDmUuyNq_gc^L1QRzqXud>1sP|S@Y-eeE+|{zApEEarxz|
z_i>XCTD|VbGCE_t!C4`!QrvyFWT)rxy&VF*muzCvqKjw03k{j};Pc5Xj?AGvIu9lq
z$O^hQ8c&}lufOzqe3jkP(y|K{A51e1X6-ujowe$_kHYa6>E?gfW@K|c+f^m*>alY@
zL!+zkYr$15+Ye89?k6{2?2NT0@9X>Bt0bpBJg%jDVo8~4?)K`h-uw4{)sqnZ!P$3f
zN%E5=A6JWqh3Tb>K06m<&=};Q9(TMRlqV*BU_a0#mDF>|&*H3W&DGxy7GD||Ht`gP
z^skK;`#OKhrCp41`+HgJR~yaFv}2r^B%nWg>P&+)&c2_^=kW=i-gKw*$?b+!B8P(d
zKJVysXgn3SSK0Wt!cJ!6<$m6iGdTB(Nbk^PQaZ_#aR21@-!HdheDRmJyYFo|fg{`1
z>++SfDbqQUX2&gF^ks6(Tcu|lo63a~rT6U2@O91NeOBX9GNtGCgD9ifXA;^^dMh!M
zUSXTtJ>SX8vh2(ZlcF0JzC2jmzx1BLf}iT=n;f>WoSntUY};`1x$7;a`;O;2_C&;l
zd%a^0nrD~pcdK#lKgm-k_y1jGzNB`|OTJTG5lbHk9Qn4*`aR=BeZJg{V!vxrT{C$K
zo(pGR7CwD#$-XJqf1ZB6zsY&8%BTD(^NuEW<~(^<k+#OY_xR=s8`|3>v%?p?>pIZG
zwy5!(?PndkiyL#knLlS?+?Hi#J;UtrW~EBT%Su13?__UHkDej#n!Cj?VcA2c0L%Er
z*Y50pn0!1<@xmd2?>&oE>aEY7k*j+$am#}*tpeW-UX-MtDUQq9FW_40nf_Yl%8|Lt
z)AQzawL0&%IBl?Sm)cC-TNeaP<m25~XVqj}aQTtrVIq=trE03fyZR4}A5LzSI>sG(
zzFlx_{AQbLs~l8>b+xXsoVdrh?OfpGent&7Iq6OD{ZDdd{C{=TI*9q!Jl-=`Sg!ib
zNe`Rpu(ow7N8U!gR^vr~4UD_o!@{qhQC08y`=sYoX5`&D*Tp(_T(mm;b;I;`ZZo#d
z6=n{bVEuJ+_PWN2>s33qu`;%1Tii$pTR3g?&u2^Z>z-;qIl<Fu6cRh*(&vs(B_XCF
zOqZC&ME8g=Za$@Kn7VOh{!jbQMRR$3_lVoSx|n0@?fcPh?#}2Jizc+rs2BE?I=K7x
zznXk0yBd#M8?r)IExj|T<dNZ-{PI69<+kWQdw5xL_S!_5XMR_|`Muia`bUG=-rMh1
zS<5M{n(pTU1<E}7_5Ugj`l<?dX9v|vJ8E*YiaAbwzOc|e<!0yg)w`LGPyMLyRB;1?
zPmsz2gBpE?X_GkIxivUCXUQEATxxdMZsIY;196L4o|pgAH}+rgQDaZ4(4vWYv;3N-
zG}I*OF;`Br`<r6*e#_08uJbHO3*Wo6C+a&bnL6w0p%g2xCra&Edv;phx}fU1>i*x4
z?|qbfLZmlTST()*dzk&(a?$K?WA<lfH-GVcSy6V+>*S7Kom-rDZ8e+LGr908m&&C|
zueS;<o;BC(x=+Z9t!Q*SG{sPhv)jATLh=PeptTQ6(7BC!U-kt1FFlZ^xwm}Va={<7
z5Ab+>kZ)NjwtRDD?cW!RmNzlTDQi7%Dn6$mJ;yeA?Y2^b_%znHtLMJY*59jO>$#xe
znUeC&obWl5qi3DvoxI@evwx32tNai&`@MGlovC%77QYv8EUUidU{)zz=~8Jn>2=x~
zAptSTpv|BA`lbtXab#}wlb7GN(Y|fN{qGMJ3mEkF%B?C`@I+2Uqa(dep!(kDt;<wu
zndbS5J)H5>_vDov-4(&Ny!aJ)tOE{AnW}I>PB7)$+uOoN&b@s3{p6>0HtQKC>pW;+
zf4TG(&*gP%=574gC>SWx$oT84NRfontBpUo*7{s(J9g>VFRsKBpO$wBv8c5Lo4=W2
z`8mRT*4mya0T1t5uexm1RefyNjAZdi`|9++AKT~VI7PDV)e%mYC4X)9KIF~s+MDCZ
z-J#*|t*Q6agI?~h<$MxX>=V{;1_xMf*uuX5%mYS|Ge;crkFv2UmEZCRI=uJjQcmIH
z%O}p5RsWy;%x1d-Qw`gyr4AZC=&ab7dHC3tQej4a4xiST<&WdL9pAJhYpOA(|L&-|
zecJz8tOVPw-o*>0i~7^m&;44$(|Omy?)il*LwSA$uPe3bi4Wv?cACt8;j4VY;2`7g
z;{oTnGIzdZNR(rBJCgf7*<5$)+9is~oOdp5d-3_e#s_(40@d_4Phw15;!>U{YowIn
zs4MmD;jCj@3V+WnjGtj8xqt4@8#@e)U+hYIFMiX1PuyEsi*-HiJ|zoWABg?g@{>7(
zY41VSLlZboEQ~((WX43h8r=<D8n;S|J>2b%ZIycUBz9IQlSm3b&w~~JR)j~Isc_8N
z!p{`N((vkw=*b+3)Mx*1EOegGm#8A3aoF?rj^lsCIF~-tUwn5FulWJXyfYbRI8G<^
z1gD+%`X0P&KZ{a4L&7(ekF8I*7EaHZxj$LfOkE&%+sR+=IrfWMn%sJ5di{gU^*{6d
z@+H+h-d4CPhFH#soO0mK@=HQFe{Ou{d%yl!y8OjJahJ1Od1qf+esIm<w3ykQTV`99
zW_jG4b@$t3h8tZk9sWD3o8G)NYhz||nbyL?&&zz;*gU2@Tr6RiQ*diXX0^*Vk;nCc
zyRNKP-MYc;*2H7ZFDLT0yzZMlCu?O}&Al^{nJ>FfFRq&z`C#sYB+lZq8FrIa&(i(<
z)-YS@?aM4Fk*T&pi@rZm%9&js`8A%eck{)SvXVa(>eAMoZs}b7N7g0S=)eI-lOMSu
z5znN*JYnTh=rBxat2F2;TNN8z#d2A44X53c7^R(t2`&;M8JkoB?-lMo#I^j$&xlLg
zW;%2Q&FD`}wi20jNbTv}b!Y871=O~*C7tOL+bojSZ4jO1W-9pA&uWR8psu7}$+hqQ
z`fF`;t7B%Avm5z3e-JHF{qo7(ck*oW9FNQCXBIzxGozvXfOvwkmrkepov6^ziETmm
z(o7GXPwBeHw_;UF&*GJv^i>ltT=AP_H*ea-*^wn|*&cd5^97$h)nDV`Z}UyXN4P%P
z;9$>7@6fj$tMW|`P5XI}>2&*}rohHWODkUKzL}bS>aW|3R!-Sm)pPyzhj#Bzby`?h
z7^`Nps?lPFO-S4N`jERPK6!KG&e?j5_iR?6Z%cS)oo9xH?V;s7L3b{&h)1a#$Ss}q
zs7g-FQ{nd%C)2y@-<+|TFJbe7?>py`j6ZChE|H5KME0C6Pb%VY``2r*c!5L1LC#~B
zH!ofP=>6kU6{mD;`I;xpNDs(ZDH>Yc*)7%E!M;)Kvx1y$BhxI=DKW-=PfR5RewK%r
zF?2AO{}312>~Ngjs;B=#qJfI&MAZ(yg$p7Sw!Od8c{8(L?JGxj=%*<fxeFd`IcldG
z)2H}Y_`%e?<>yay>`GJEU75uf=|3gFrOfbq1z*Q|TdPl3XQY%ox7n{YcVALzlyzdv
zuFr3New>-O?^^GrWAO|D>`e_UxkjGfR(5AGu3P5Kb-1GKp43@mA<ZhLv?XC$@~=zw
zJuww;Vcs=U;F|G@Gda^kx95L*^U`qMtVzEg$B9iW4(j;(>(S=(JdYHFx<i81ef@&f
z{h3x8scbiy5Uq2uvxfiM@@0IVg;=Ei8b3`~bVdBiot$}sETW6#JlDOm{Qlxd{}W$H
zpYM^?PF_DNvy41WL`F)^JFc?n(5jis3~~f=kCw|XQi~3~RlZ?bwb2uOb(d=ioTe_W
z+_fyv@*+;&l2MSKH*-Nk2}4hd-!i>oYo85=HZ(47KIy_2YH@#V;IgMHa=G(m4bqh#
zh-6M_x30)v7s>q0v06g1VN(BP-?pcxmt}`Vga=r0HQP6NE}OA=s^!Ys???N$aW_?-
zx83h?IAc-yt(WP?_bl4qZSeMI)u}&%w|4b33Z$N|{r89UrTxFhvr2wu$FrY4sigln
zE^$(Q>W?#Oz0!iq9yR_r&SUv*(UK7BTTjldz51i2ZTa5ntVfpb7Vs=!aLege|D1WO
zZ`q-vEu1gU*Y7l+QDgCQrmtR|@9TYE=WzO;d(d9k^>M%C1;J;*$3)yyvLuBkJWTgF
z@>84V1V_t4i)uCfwa-^axID-@<NN1)3nTach>teUPM2FgbLss4AmfT!O23Z=-{n%7
zv}Jo|<h-+N*?E2Mllc$dl*ydca59tsexQ0&)1IF5^Nk9-m#;cGGvrjt#t;pi)XBWZ
zgtsV5o9o<Hk6ZtXPbU1B@{*NHJGRY>pAyZOkfNpLQ+3TY)?w<7Lk*YSZtmO=E$F;q
zQrQYg4wE{eqzMixO-B_NAExcT|K+ZBAy@d)^l(#GlbI|*z9}OAy4G5kJ1}%#p847D
z;QNhAN;8*Tc)Ce6=`T~_rC0%7Mu8druO~PZD@wF;t~X`U`NLSSwjj*8p~;48^%>XT
zxo3jbzUsFB9jbM>^Ii78V)n~-o=;nL{_pSoM`ulak-J@Ilk3s=Yw4Ze3@qE?z2!SN
zPV92zIy_IeCo*5IuXJ0&v^`H#{U#h$)ST$NWyZ5<WiwiD%~&g8_4Z7L9rxr*OBQd5
zWD$JHA*^7W{`=F#Cn|4#o^jVbmNzlXrp$Bc-u5Nt^Da)w`|){~N%pNJUzXp_<F{PE
zFZqbK?9CIcTIn{9-(BBs-FcCzE!&=U`p(oG+v{-|>1DsZ>|7|xIz2d8qvM3i;!RSK
zGt_izW9sf7yK^OP(UJ+DzgjPvd4)^%gs^x-Zx@$v><1GLEf>@2%k)(()|RfnDWtsX
zh>;uPhUuo0gJ;`Kv-`U9{8F(+i>+>Ge~->p_gQFgZEE)RC63Hh!gnrq+}vt@u5tOL
zsng?x(k?D^Zg;)iY~+*4Z}-FFmgm)i#D#2=r_W8!URkhLx;WI5H6Ys4C-hV}!wZE9
zhoWb4?Kiv3A8t-G6`McTuF!3kPo7_0p02n@Nu#-B%>mc+C&_DLb~hLKDRUfh&~Pxl
z*=lB!QSg4td<7Qm@b6d5UnlKXIr6SM?YilV3)5`3&k^JMadAd})PlNcW#80%_GkU}
zS<#?j+nl45Eh73j(d2B16F(#W!UNwVl(rbWs(f^-bI~lN;uFkCyXJ4+#?j0F<8xg2
zJkGv@9Sz(w*WcPS<H5cz_j6}IfBWa-QFw%hP3gGbvh&P$#CKMSY=3%2*=E-J+Nc@N
zu893TF}LS@qom!o(A`b5LKRz-Bz<a*y-!%<r2E~n#YrS8Tjn~fz06Qyx$2OYoY%a6
z!P|N|L_3ul#8q5wuiq!KWIxC5DKotH{0O_fJJ8wopLnD9*PHpe7PI)LX#9+L=X|?b
zuJ4?3?pBxnjUwwsa~M^8GtFFrn>LHoXx?&2UhG#BQpPdMEU#HON_VAlU>kGKV*c|b
zbG~>Lowb;;{p~GLR#$F=|0{QPHio&sVA|+>=y9a2&+_Lp<~$dWnQFcJY+aVzv|AHj
zY!hr-{U}+lM>W9Ypet+Qw=+Ij!Uo?j#}>-JopP7EbIMe{LowoKBJOj2zA#6%>hs>;
z;b*L*bGi@gdtniFc=D}EKBZubPr8el7rAN*uhUjxaIWuETh(9xcUsA-Gam)EzWUNv
z|BGQ(*t7WDMeiggcKwh)b8Wgz#JV_L1?2@sLFKM%k7ONtx7Q{3PN;Xs>!udR0t@Nr
z{Ou*`->)vdSZQbEqn^#@x^Uqsu~$3+AMWHn&TSD&^R(oTXSq4et3v#<d2&y}_AO<9
z-6R%^9QkBapujonutA$s)9r0PCN5uLw4vqvSAMUe7V9uZXIb+)p_4uBhw8t6+3deu
zzu^7f`sxXLb-S`|S{?{C{QUlYxr0D;_`Ye&a^C$vZujq{fP_!hp2z(A`PWK^PI;V=
zbVjv9COwV2Q)w%I#EX~Q&z9-eek^`D|Nj5=8=d`B=4apGt`*=?$u@s~#3ZU=W=Z;-
z#aqH>tiP8p=p#P;?ERyyV(*r1&@=tY>XP9%&&=@epI@^RAN|O`FpoD>KT$R-B}(*J
zkXQQaYhPX1lvq}DdQ1>J=GH4aZ(Cs7%SETxDF~Kk9+=9keMCcmZ<dwX-VbLs_edL`
zFSz`^(Y@Sui_Npg;+M)2xAAN))!PuGV4TdaG-tAFM77_;!<DNgEA{S)pE+#$TXw(l
z4~2VO)phTu{Ft+`R@z|MN}l+Mj;ilEmqo;Hnl4Z$bN=JcbI)6*O}4#te6#+ART{6#
zAAQYwf8b-P4TF=~`NlVu0t^f;nk-SQ8^3M%%bd_qnepVpHEBjBM)esX3-nrNC|9Wn
zE)8+iQc&E&bjG4_wt>QG%j|DTGlRXm_>G=Bwq5Qj$@=}ea&x+pYE<O{-Lta{ZEqyl
z_W6CTGHL8|*?D75zrgYJ`;V_{YjgXqbZfP+!ZpvkTo?72G@Y4~eN;a$ny_lK$DaM=
z4wWWxr;jSi?Ddi`cbZt*vDrGy`XPU+tx|o<u}}WOe(fy1=XtEBUTl#+d?9wChq~!+
zwaG=!e^SM-aVWOGys`hDjR<GD;`b_{XQv`WOcpU$*0GfANUK}(WUcWxiPzSdpA5KG
zJBjc;zi8CNQy*=-z)*8(dup82BmL)W!rSimT`F$b=QL&3iRCBM83VZrTGq{xFil)>
zX7+ofE7$dZ<oX(RPJeiR-l|INhv^0UGVJri48oq>7xS4^yFk6~{7Lp1CyLKHT|Ftq
z_uTA*@ZFebj`K_Xdn;`nJ8ncvR*7s+?EUsT({x2s%~S@pW1V5*XPnh+3;(cev995H
zry76mfXPfTeI=Rcc5Wfo8m%|Xx0ktT)EMqmnAo1gGOJGhn|_Ul)ym$y;(FWizoHzB
z?`9`EonQPeLBMZc{kK-}%c1%8=4x9faa=ZAf421W2G+vEeQysgX`AT0^-WyJ53@7z
z#`8Omy*;q&ZrR=I8$~Q?`Ty-#O!;x&@v^!3JJ(<GwmaXfH0bVf<;vc+>s;rAjXu&A
zZ?{yw{IE|p^H|el<yD_oY~|UR$1lp0qVzPQ;&H}K+xK5CcZ4k|>EoIEHE+!^o--e{
zj%es)N*0{^XP?Y`Al-aVMX%HBeJ8}~7WK0IiHH%iYwT!PEns78aB_><_a@`;1rr-3
zB!u0c-(REur@3Z9n6|9I`ZfF#3qL0ErEi$Qo36UYXuDpMxYPTIA1nDb8rLn}@M`L=
z_Lg13>%*(TgLEF=5jwXrmZ~iEKOYgIR4=8(ZTx8sv&;`3rDbpCc`g^|P;e5`))QPe
z#Y3btbYt^^KjH;i^|PnSUO0Z-Yl_<ci(53KSZ&+`4<|X7G;?Hx8BFR;+5f5NnM8zO
zR9_?Gt)t6*XSneBNY)E`?M;`LW#n&td;eFwo72-Y(>KnqGa4^Q#%1#zyI=iwfor2e
zzC?jPch1&bJ({c6ZgiXIZ!8#m(PfdQvy!Ipq{K$I1ku-Qmagv%W_~m-{`92d$f~6s
zFMq9_o%F{c@0nKV<td8iQujLsX}H|D@$-y_{nA9vW!G=G23>w`eSbqk+2zHTob~hk
z@BciQ`tn`%|7mrfPTx1u-y+bF<k4hxdduSiyMW#^YhK=SZt;G3D06<*@#zo39ZY7Q
zY`nDnx#h;M0=i2oIQ%Vr_D+1EBf0aZqWhcL!@KTpO3$}ixz4V({?Cdn;_VfxJy#}a
z^d<CeGdj0L#3I8rIcvILX4mC6Ow6V+6->T=<{dke=@@3}si?=SGVgTV=?N)(Rx@wU
z3}7!%dc#sNF=SU2??Lev1?d$RbYCr*U-N$UmLfghtGBlW%qfcA_4VEFihXtZoaKJA
z?6UdJK7Dmbr0Sf><;R))XFosFv9Z7FvSn7aoXDB~8|}^>YkkJ)%2Ag$%hCOuf8DRk
zFS+Oc4$4}j_2olj=#zNUrHp@nEp=wkJ`{56ipy+1iIaLPlFcqzE40mvUK~)Ez$I~e
z`y0>v+vNte1)pCr9QG{zefjscN8&bLd8*`mJ()8r%FUx@AB=ytpX2Z{X_uc178%`>
zUm6~?*7QISufhFe&;2iNc<XR?+KulPS<y?4@7uN1`5*DwJL|}sZ)>Y(G8bscIKSzC
z_(VMX@OdpB?$wQ7vl1tiU-M%>(@=Q)EdN*2%TjB%Tv#;ike%eh<!OsHERMf=*plr|
z%A)RcRg=_4)x=AWe<yf7Vz@l@W92nFTP8CJ6BhaXEsm1M&K_-yuiB<$zv}md9-a{6
zXFrS92(J&X1f}zX%awCZsPAfY4PdA+DR)qr^2KQvM@~z@5Ao+c4C3ZDqg9L9e$72_
zsPxZtR_T;aozFPVnh9EQ22?ht8ZI#JVV+>c$no{h&d(Fp6h8SadEPK*Q{+pL1{;sn
zjU7FcK7OeAz_R(IRfi5|?~}qW@+Jyr=U5sWU7cV1j#X1sYR)AQ7MWA3KINLS&41$m
zJz9Qg`TD(@Q_W@k+&8q>KR*2bh)hC=K#gEnm%J|9u9>S|#j1!lh2NSh`*_CI2U{Ly
zGZ`+NYML$g@u$%_p>>mI_{}xaU3+(fTBs9G^pCt_Ju@>^udZII<NhRNhU%IlYwI<3
z=@`vR-l-avYp_Mew)baBkZJ1!<F)L?*KPale3hOp`0`|u>Ma|G{H=k9TFzcd7npvj
z?feNt)ueZS-0eQ)XP$iI-g#lN!-ablpF&JTC8SxxI3{#zWuI#BGF<%dZttTxMzzIj
zO}<KYd^qsv_{xm6w`N_+{awC<|D3I<?3-9V#lt4)>Ot28{^_1I(mS!dIR3;ct1C|z
zNv=2|*H$Jo;n~u8vjua${VbfXQfajK4bLY_Ze63Oh)p`x9;qv?mMF9edObM%SjsA`
z#^AFDTiXQBA7|#R&&_b$Ja1~6V9%%Z|G#x=7-fII>~SSUPxAHBh-8;@iOW)yO+V(T
zo_HF@HQy^n^@Lk&)R8OqXNCV>c<^dq^?L(NhPh9cMa=hWd-q-Fnh=w|$`V^2b+t3A
z@0{?Rw`;b*=UD49w-2q)=d+3^yf7^D46GDLJD#!V)Rvb#iVGU__Zp}^%e&iorX#^Y
zpr>xbq(951bZ-dVTkC5T<X_5AJm2UF^BUuY8`#A+N2atzng;o%oYH<Bw#MhNdXL}x
zO74e`ZQirn|94%r?Dp!l4k=5bq_$|R_{jBnU(E9Ump?mW6cR2ykUjhEhW(-U&%KvD
zZ=JVG@x!d>J?AU6SiZb4oOx_Y@7ga@BNI0nI!V7xbG>_b-jA<ZZx0lv+6Wb?F5uB(
zUEp(wW7@(c3tuwN=<+cC$G6+$y8GAEt>S`GyYp2(cP<cO&I@$D_)d0j+z+24=a)#X
zf2p8YXx}okj7cH%#__2wj%%iBhqtk9N%*Jf@nY@Eqf@gtT%T;Z{$b>&#ee5+R6V7B
zc1GJz)_Bg;$g(#|N_n@<=B$|(zHz~d6$|-<+8Q<1tz4qY8zTMV8~c6P*G5r(MbdT*
zs?lL@f)4qd{ax_Es9g4m*E6q}M7@>?uhlPxs5F<vd=8%?k$hJnit+V5|De}zUS3|w
zbb<d+!4#eEyH0#6->bB^QEHZ$Zb(*yURTT-!zGL+=B68hoEsIlu?nT1Z%ltKAX)Kk
z&%~F7S`ugGRYz6*+xfhC!t}`rl1sxAgwCDxIxNU?Xx`U%clFoa-8S{z+~&(nMSW$t
z_x&!fKby((Q#mZN<8z|<9{;d|Nk910-rh6z)BbwF%dougW4+N_If?zV!uZ}x8MW9)
zG88<Jvz`?;!Aa7nC0clHee~qjO#A1AF5Uc`GuJNU+GI{^p*1f$l>>{M<}3{?H(L6}
zXX?7A_uojfUa5+5(23pGRyr-1G0EfBrm9#MNv#`4EKglgoE2tY@nYg}jldHBS$0(#
ze<!t-wD(tUJJXuZ;XLgR=g+Qw?u#kjhQ580rj2H-(vq9I7qnS@JLMp<?qN+?m^_!w
zrIx7Z+Y$vUH3Rn5s?7QQWXVqZ`sb>*L^tL?PV@2Wx7nqU;B3LOy0PHVl^y4^cxyGi
z7f&nS@y#IdR_)~#ZL_ursZBpFW9mIs*<eE9WUt==X<e0KjKZ?BN^TzSC`mbU;(D@H
zVBE>{!g!G>tZt@xrA+#VeC4Cs*DD+pYw+dGD8DFVH)Hadi40;hRn8aG%}eTkxA0}8
z*`?xjIsRw%cWhi-<hjSm{juex{=ByH#xpauIAb1h=|7mulwzRt@7vxBqE{as?c{Mt
zIwHJ2JRejpJ05y`!uX{{3cG5Q{l%BZrHVA}tZ171G^pcsjZ_F{LZgDG@R?`kT{=p)
zeki;-!6X%+{D4EHP`%!zShu0{%nQerRi^hnmpC-ksJvU8^1ENcPh!<Sc7_eSoslbd
zcM04$tTI_@r?BJ;0n^VFaZ8*wPD+>j*Q@B<o^<R+QyKH61{<q=PrKQ~GFDxfp0bsp
z`sI_4I?l6tmk7U5&SHDAdG$(;B_EcqKe31V`tr_WDgkp%%;a7t)STs7_0zS*tGd^7
z>o)Ndj?My>%?p(#`W;@fxGm$7dcVi%6I&-rL@ET!PnakCTuYQAn5E@31K;T*8j;$a
zrze<n&OCmJjV+t2Hd9zuLtWtI_8*-kmwev*jo#K;->11;YgSsORB%=4>!~_(7f1ei
z#xH9f<X>{_$rd@`9+%6)L9;ig6?iQCxaqX|dDq7}jU2DFR~`_&@Asj}<@MC{vRf4M
z+cnGz-Ja=W_PsvzGSu^1Wvz1L%XPj^hx2DTNM9Aabw%Xn;uY%0@3pP;R$3=;=!oiK
zHmxnuoHtKx;<D>mSa$JTRLX<0O+0H?SXaG2|J_F5OxTR6j$#wO+>oAp`Ce@FVV2!#
zXJ37}wmq&j|3iY7=6bKgoXhL8K5o`wKgQSm{=gNT#pe@w!#p&K&Z^zmwed}@Wc9>s
zmZims^}hoZZ*@ugriR3-tv_A)GJnllZLhy84fHm@<u1PAaxl1D%s=YanJ+tEz6!N7
zu70b%nk8)IOn1I%&!1|Un*Z$izlMiNCRpCA_WkbrtahI-@2`Dx-<g9mt+7A!pzFME
z?X&Bgch3G)a_wa8rQ-AU-P?Skzs9v@{`}+{n5bwH_3hTJvaEx)znTKu6J<G$Oyx_^
zYxVptd%?W)N<bUe=7$INg=V^+ZoCk6BkF_K`t?4C11-!go0}#YXge3^)-02^&{5~g
zIr#PmC)*6e@Wlzui%b67@3K%n^XvA{tX@v3r}K80bFtsua%@@21<rr<;BFzPh_*T_
z5y&-vW-z}wgPqI?BLxPvMczC7c1%*}Y!G72+|r{}?2tWgVn#*pt%>(nFXb?q$-BMW
z{?>x)^3Q}D+I{}4TX(F%d}*ckTJfnNOa4s}dAaJ+{iOf14w>-UH~2pN@^{VRhzyry
zjy7)%*H6imoKvQC{ZvB95vv8o+r{QoGRzh5U%EEw-!zMz^JJRX4=p*cb<w;C5z{L%
z4B4fefz#Mu+I<pEh+1p4?COgjaWBJt)&19UJrP`Z#qUV1q^rrnW{DT+ml$_Xe09-H
ztyju)lGr7W!@UCBTRDz(zjidzR<kIdczV@&BX8%ze#e5v#w%DPj|Ho+I|}`OyZ8K(
zK;~1IuFTwgX}QMC;6BauEq;^VZGEOHeL^<WIF%=}v$|l(VnyBRM-RVTyB<3yY<&&m
z=5yD!l$~8>QgUTQ$%hY)FM6Nr6kaJ?f3wqeqGEDh(cE5@pI#zY-_#i=x>bEYHnniy
zK0CA8tXEApPcGs8J?+AcV-Gx-A2O};w3zJhk)v5(CoyH?#Wh9d&lM&ItbUYZps?{?
zUeuwQd*AnMe|&j|#?=d)rAoOwZeQ%!|8?&BLoONOjE+~{AD{I2Y23*Tn;AG*m{-}z
z+mv)vu6*khqxhlr_cy*9nN15<UY*m@`EBP?{{tCkq8^qVoAA)8nXP;Cr`wzF`ueYs
z&fjAx8er^yXT__l>In{KziaGU%VuKP`EJ_V-#3b-gyq)s+j9G=JbP;PY}xY4e><1Y
zpL}oMdxxk?+l_LMELk2_HsSU5_i70atA)kA7k@qcF+)IjM$()^ehJRTDvwtO9^cha
zem3%z<<2+l9xH+#N@T72fAU0yx?cN&)Sc?rPu>65efOE8-D#Vx2?1+9p8GB5dik5N
zD`V~CQ>nk?dyUR)asInQP+`%pCoxHP8lK%)-m&L%^}N@c@0^)uS()orxl2;_u{h@%
zL;1`J?^AO)`qz2ZJT^XmWOJ8kRNn6+uS4%QK0Z}(!EQrW<r=vHwY3}~lkWGlzi=^G
zz;J*eVbNoS_Ve|QOHx99x;=EzsBUmE_<26SW1=s^qkCeXau2l&GOW3ILjBYJh6OT{
zM9SODE^$AK=~(tv<mugL#|%@MZ2y_5eXrYoJCq1mioZ0GKXl2{uftM5OTt}2W!0xw
znUOb)zZFV!EaR(nd61~E*{ph^<4SK`kFOd<Gk(mye%9d2Zi{7=s;NDSjogzLMjwp`
zvo^~=YUg-uK~emzBYYjvUuGrV^SA%&BOt?_weJ3&sWD3rz7$BCp=4^z*44E9U7$y~
z&;*{DE{`@;8@nkOU4QYS{Ts{0KL?lVEy;`U-1Y7G_vQMvkCIDtYwhm-{4gm&By{g@
zxAlu^J}q2w-|wcduA<1T7YEvIoy{yg%cgYt)l2>oi;K~A$9n8s*BJUptaHvgUVF~d
z=~`#K5{oFu{r4JazoNC;?7#hJez~StuSZ!VPw7=(y`zb07lWtEUPk7=i~CoFd#wNY
z<!9xi&f`BL-Zsil%PLwC)qX3<WuL6F%B<ht-rBpgwqM&a`x@)sm5=VOUZhh~XjFfG
zk+Mk%W01ikX1<%Br$1!uv^eQLp?iydLe7~NfiJJ`-)DOD>YLMCeMaZM|2uuW>0+yX
z`&p}|{xb>^*%w*wY-W_@P`!5T_e=eCOWz*ce(B(!zlsu9Cp%x+uK&~iO}PG+&uS(w
zA0B3Vz<<lxnxn>6;A7Y#w$v7*`-|JUPu=+O^J|BrjGDT#pW*j?%vzVD&)3)fI#?ew
zJyfe8{HDqIeH(fX@SZslk(#-`&+YxeLxN{wgJ+whpW%Mn6}8GUBH~e<VRUhF#-CpX
zqU#>*EqEH-D}8nycb?$+5RI<&H;(s2cC235e(HqCIe}>wyA1ZbM|AjfY(0^3R5(6z
zOZqX5LoT{DA9?=fe>?R_w1mM=do5@2UV|t9HoUj=5Y9@yS(^3MN%+FiN{xgJw>Ou1
z?vy$`?)0si8h?E1#}%9$cbev<87TT~o^ar~qqo7CkZUndHdcR_$#P^VLxM{Nr)eKU
zjOPZGXGK$ef<Ngkjqx#e5q~*9(AvS}%$s)#j|Dk;EsdECJ>M+8RAlNZ(cUlPxZ&WN
zEg2_+jwSnf6*4S)HdTjN{t5F-w@cHXURZco(6)r@sAc$M=_En-Ww&)Be`*8>JSpLM
zYW6&Ur*ZNJZClPgv0mR9Z`_O%`4s1<<->O7;w9}cJAqKuBaA;53U+u4F#Iu!IRAq$
zjmdG!k0{#%W>@|ie3i*nKJ+q!`RVK5!BWeulqyS7W=qyz*=1;y-YIjwxAu731EHqQ
zlOJ|oQ`j2Tr;!pmDJVQwdC}?|hNHppi_Tqlk=m}$`DESUgX=<G%G_4X5=!WB;@&BL
zxV_(n>-f9;6*ep@W_)9qweE_=Im_2MCrbtN&reZII<KTM@41!zehzi}g2nq)4py9t
zsmS_XF1hjY^hGaE><#|BdBNh(m#%MU7D##?9zJ`rU+e~fhe??REZ?1#rnkQGe%fMR
z+btmPv*DRnY{}2pmtxEBw{pI$RJyFww~~$7#^FZwme((GIRCgEQGD*M>NLYASKy)E
zqSr;7PxZBQJ^p_@n!kMKXYnPi%je6U(VDc#()qhfaNp8td)%EggQpl?XHJ&?cY!^4
zeqHlV1$p75;0Fx`nTM^+EKh7vTYI6P;_G7XHP3eRx@>mcvi!)@zmqSvE;>{C&^dWu
zyXTa>-_ozQRvKRR@d+2Wf55lEUE;@)^#8WC|6jdd`hCw^-HTBNRtZ}^TOgaU#QFWN
zFKoM(*zJ8%cy5aZuY9r5^UR6oqkerl;}dPLb{F4#UB5Pm6ER;8wk0V1F}5w0+CO>w
z+_G1inE{+mGEJ8*@kU?XmiuMjqheD&{j$1W#ZEf}m%VgOda;Xtf?=rz-}J7-h5hF*
zw!e)0tnc5;_hZ7kBk4VbBEKfce^EF7o?d+FfxmYbvsL{rTbAP2FEUP>-TvsmCvGcf
zxd!`hs}j$Zs+0M)zJB)f!s$CNy{D+kd971QU=U=vo*d47aU&O_@NwpqOf!zyzhk!h
zr2OK*@2OdjUkg;3#7k;PvP%4Hitkw(xk5Sj22W8zBB$qsy>GvsvsIh-N%wnei7-p3
zgZ=9>#+RO*oqg%c%FCT?*`BB8)f?*CeBH7o=ce()Gkrb3A~?=4EYWpy%2l(zfA8(0
z#(k{o1G6u?C?yvroDFu{(HWt*wbhbUbI!zDsYwdcSS(eto+Wx@ieK8LxL;Ku{I6o%
z>h+mYfw`eAdfBUrwb~UIESh^FIiq~W|A_w1zGteXCkqUob>DHcIU1)LFv0N6tt9=H
zt7|?ypI_g1>EqwaQ%(jqRh|~>{%p9zAig5WVDE&byT9Knxbt$ezu%VS{>6SXC(BhO
z1X}H!VIy-c`H6v$z(?WUMIKK@W|glry(Y-<QK{8Cx9D2Kec%1le_!<}nWua9W%HwF
z%Vq|vEv=TXFqwKGE3&uH;@`Gcdqv!jzPa2Z{O1bm<_m{@wQR1{j*2(@TYKiVp^r7+
zB+FOj9Yt<4=34Y|gl|uqnJY1`_E)9J>Z5^`vvT`i95HMu*lo6UZrGc3i?7t}iRgY>
zeCww2Z>`8R+m^`ac7N7ZQv80Pac|B_sRHk+ypxk(UI`X=(d(&<|8<MyaYIUI@;Q6q
zc}@S_`_7c^|C9RblK4J3mtErZ<&REpigMJhp5%XN(vC}R0&Xrpm}GSK+~;iWcy&d_
z#lP5Y{zChZKbP*TzL(hDQ@;1H@5}1@yUmy)W9A=jdB8aRlE|9;R~%XYS)b3JJ?jl~
z=w9>OB}G488N5&IG8N+A@!CEo>6Y)*=R#74WY@WRZ;ew-w&a(rnsFjB$42$pvzQjq
zi4)U5>6}mI{>pTGZn0NJz3P<BUDYxT)1`K*6&5Ol9cSLc#KJpa;Zf5|Z0DL1W#i`e
zY*<`x($jFRbAN355=Dcy0(rF~J;zycKSmw@x{pI8(ckB(0Y{TVdybRgYT@<a+29VO
zv*Ux0cZ`@4a%xt5S5j!#eklIaWlF$wMn*>8_D6=QrH$?<7z36lR^E}=#C>2+WD={+
zyU*3fSvQ>dao@l5tCDj~tsKXF)<A8B%yYBs=ie7#>r^{$|9p+{;e)ptGM`l*p3rR0
zkz*mc@uKwJZC`diSIRp3?FLhZg{|q~471?H$#L7xZN0kHv-jCwjvaotg}#J&ZjkBx
zn6d8SvE1Gp-_FkLoOa6V;3`WY!)Mo|LKiDm88F`#&hF~oRVL(LmoDgBbAFv}{Li2#
zT3=h-`WNU-nEgsd)<1aO!%f@bFUY(M{1MIT;<jX^%Uh)v3p&>A?0?_&@%f(5j~ZXL
z-8Ns|6?yr@l>6>NEB7_M={fStV6JD7iEfqFn^^V4E3?aGe5S`)>V<xbo?Uh&huip~
zx5(BjPp<A>q0JjNLvYr;8PoE9Kb{-HqNXylQtHmbx|_R_m{_BZ_eu&H<ekX<nqU4n
zMSppWe{xmT&2E#=s}l5!E+lDR-jTRo(8s`4F~{Kl^sse(`->AV2?_dY?>p3TI)CQ6
zsP6Q&2A7&@HQSAi3y%DemCTvF&zd7g)?O>bcFA*h`yY9;e1-SbR+lOM)c3aE`OjQM
zt@zlRg=zQxX3YNeZr_ist1s?)wPH^L=hseE7v^bh_ZRA!M4O&At1;f`)|I-d_{{Ya
z>-ryG(N~+{8l1!{I)&9`^DkwA1Dlywl)bkVu?%?Ruf4QykGar%NvAuVN4(cv)(t&i
zI;*!e^R#>H-@WtQ3nTkDe>|64clwWZQx4z7hE&NtMYYURRibtlFz{$A>D`rV(LBxh
z*6zx*Z(E)(DNaA*AI)dO^=9&vo@r`&ZOfEx45k}!Zmu*s)3GIGQ=R^2qaSGud#CtJ
z(tG;bQDyhK=<Biv4)02ScOX}t`+Cn?$rRBIvNwz;Mq0=<y4xKt4yyj#>v6Jn-}GlY
z_C9L8HTTd8o}0asZ~mBT|BJWRr#I_G&O+-|H)R(ZF)JLm_*iwd?7<HsxvBj9;R#bL
zEAH(SvXOLUbLjF4RBC^GRYxE&yYBo_BWXq-CprCN9G6{BSS2mmKV?}@)T5|l*K@4*
z)U)=52x&+jmziYN@qTiK*3?wdE4GV^3|$s%S->LCZ>bs3BxdxCSIb~NkFTxFcYoW>
zJ)7ht=FM>7z8Kd0B4WoH>oqsT*pDhKxYhpcZB2J(Q_95Ui@zQE{%Ox2KJCQC4_{nx
zpVTL3cu+v)XVQM2>!zO!|6hKY6Ed%nC(Bvz?efg_`$s*d3e{bgbk*AV?~}LQ;q99x
zebeiu3@Z%29^hDYW7E`9Wqmf$Qxc)peQ#^7>DYfVo~%<EGutN9B(9xhx}}$c@3+4P
zuD|yScK_<{T9Uix7yI=~uXZYBZ7$sqw{^Zyr+9Ji<VTiDxzgwU7bd$cJ?j6~Xa3JW
z)194XoBdRgYpCQ<%lg_Z*0JUHn##-*3mQdO@A_{)$CdLgQnBhc%htt$dAIkO{xR6s
z_fYxv-p>qDjh@Ra4qVj9N<6nz=1ShIDXCu%OgPplU|muW?{d<WQ>j(l?6ku~r>#lH
z%KmwsHe%_{VLSLx;?|AxLT7bmWquYEvJhz%ja+@5WzI*dJ?ZXM3zrI>o%X9@%Gd8V
zXLWtOoN;X8OPPgUZU5Fe3B@S4$T7VzzI~y_>q6Jr8~TUhi&frD4JekM6K`>2^Y4UN
zHjA}7wjS|MTX0N|xwJjS?rvUZPOVbM>y*4mJ?Z=%ZcOu4PdJrGMm&q$``_S9s61!A
zwt?ZkqefpJdn~xRh<BEzYwd=@J9;J)lry5fIas+>?5)_t{&v+A5$4^`=Gi=da%KA}
zt+Vq?G;{A(&oJajD!jBY++d%=525_xqdZBCmYdy|d0A|Cyt3cgWA?<|8?_{4)1|*~
z`E1VW|26xHnMry2!?RghGYcN8t&n85ei^raiAvoO_3KCWw*6o~&aqO9LvWwIo$=18
zJ5!$h^I6^Hv2B6xJomQAmN`*2&ZTc*UCB4oB%|8@7ybym5V(@1A#hVjP?(f(!j+~c
zcKi4zw!K$5!MLS~p}r;Zz<XAUxc^_TZDg78gGI@|BW-)sU9OFSrsr*+ulaIeaktZL
z%lC6WclK@SDs9t<{>c00#$Ns=|E23c)IV8r+0Rn7sxIXH{rP%!|MzTZ%~pH#y5iT$
zr7p&jc0H3NJa3wvH8Ps0*D%X8sxZnS{B@U$6(<MJx?Uq~Bf<2{O)F~a&xD_vlsVDs
zrxOcr=G5MToLXKjw`qS0bClPZ+?HHZ@V@r@<o|&@j@rGqQqr_D9-n(`%^e?g$)(rb
zY5n{YN~@G6d$vqdFZ^GeSTwJ#CF*&uxZ2#wYW#kCe@|N`xOmyp=i#{ztG&ewr~L_j
zT=X{bP>T7aPnCkYYs&==Y|Q-Y<>N9#X64&U+ZXxIvPdoZQM$}uQu^eY#mD@4maRD!
z9u?%U{BmOE+i!a}*1H?X^2%E(Y!zB!kn!Y(#pA-@v`x#BSMrCd%=)lBBP%p`#i9Ly
z-hC$v&bhpd?3gf<|LuKtrwWc|9(T=Ga&8dvX{_xj$i9|UsbCsx|N6q2BWJg*4PZ7B
z@|!1q$=XG`e}8WOgVp+>3xD%TOlULwK2?8hOTgoHhw9J|8)FZBFiZ~4t##h@;Z3Dr
z(Em%_*_T>FX777eZLeTtuzF8`z{77@&kr?K6^O+MC;n_$d}|NWgaWy}D_az=3EY}E
zYqgWi>nSU^mK&)_uHgw;=yK!b!G5`g$BZw(l$&ao62dl@;YeR{LI0VZ4bOGzG77CS
zuiYs*>|Zx^7N_U><)S5apUobhnAP#s<%8&#RbJcg6o$8*e-I(b6R)ege6{Y@P3g1t
z&hc<5+12;L{y?=PpFkEv_ZdgV#~#(f=cn&XVKj<cY=7o$7z1yv=sd;4Ch}451ekI-
zHfQPUP5aui;NW42<F*gO|71+Maz;y*^G8DdR(0(cX`6DEeU=D$xI!@IA;-D)^p&1W
zoB2u~ebssonw5##Z?tc+VGjcb!|{S-Tl*w$1GNPTU7lQW4D%e6E~H-4IiOrDw61|;
zKd+~41K(%Y4y_ws-imn2>MwM2+4^MXPy1grJv`QK5hYhbifinmx90`lYUTYs=koaj
z{!Pu(Haw~6*j##;XRof>`$YYl_kuY$#%@f@y;Ytdf3i9BphrraYU>pz;Y7xi=c`wq
z$YM4-U*zkxqOC`6sZM9moJ&=V5~+SI*ClKc1e~T^{8;%z#>yk@?U5rI>xH6C(j{%L
zw~FL#JnzAzd*RP9R*!Y9DU;k|EsL9K=D7raW{CgZ!dq_97JWwM&g!IjskY{4C#BA~
za>mNM*v4I2;PbZgr;guic)a8KhLY=(XJ0z6adrQTPW4N7zuTXa%bHch_v__@w13Yh
z8YZ62aX%PSEm!+(^L*d^`yPg`?0oIJB4<(A9n0r>N7OG)`}NR#(t#5^%Y5feI2Tvo
z6}9=L|C`mb9OJ6)Ti>5Hulix-FOIL=0s5^Qe5LGd&RYL`QgS<%f1~`G9_9TX9u*(n
z7$167e@j$ivL2&CG8>=o^*cX)_uSZUedbEDG;P_QowIyyI*2Uc@qU)QuKiZF=FbqZ
z=C$g7>IC+woL@2b6tnJG$+thhpRcnmJvm46`iX6y&+XQDdvC98$2L3j>zR!=H@0k>
zUv@0=<?Z`QPQ9xxUefa|JQph;Ke6|TK_J&<!Lvs{M2e({PhIv>lJ)RKnX6Y^!Xva|
z%rA0okx;wqR2VWdCNfh}S8LWH-ouPho!`}y-d=d<Hf#0QM>Q9AG?q`EuKO<QHqYPm
zLq(=cjTNc-3w44nJ#Q92Ft2m_>#+4cKSP{1Sg-E6@^0hAjML?9x9z<*w0-~n!%@`b
z&Xt6gtPUmBY~Hsm>uvn?J5KCsnC!Eeqg=fpzjkZH?jP$T{WPBKTC-5$@y4)+BE?P$
zHE#Aba*r$I=WE1dsBREkaK_J2%fxfvd8QdA)1_`sySPB-uhZq&V+RhGoGqVt;GF$d
zpKLd->s(E`Yu`F%`t6Ck3+iGXcRBN++u}LHoC%@3wld@%l5B7j@hf{XQ{?c%)sicZ
zYs_6Svn7*jV!%qj1)rBPTo!g!7Up;<+i>ozcJqP96H;3Yu6~@q>VM0|#R_X$%!_?_
zC$0P^xPQvb7wHD+9>TL8uWK}nE&RFEqK7}YEiH8w%Su%XtIlrC*2g_-pXAt!Z#B!F
zk(uvy@I;5kgIkR$H!nK=l<t_QW?rjzR6y4I-0O6~MX5qY_uRauzIecP-DrsbW2FCX
z9%oI7&vSjEAHCf7a`J?WKZ^D!9Xr>q;g!_xIAO{>)6TcIck9=9&05EE;)0FQT&<(-
z2J%@=SKfSTI=Sgxk;iNSsbjw{?>)a%@bU7cuWEmk8?3juDdgkwu({~mo0&&igt?UB
zoAQrsRP&oD&|#hXDkUm-O~13&(TD3RSI*n;G%D+!r>M#Kx%Kxfe;DzxKe8@<`+Byf
z?B}-Y`)9s7_jP5{@hg`@-k#ZfZXxeayOz#8Ua3Pt&RZU4>+NJ&bmv4(_6&K|st>$V
z7p0aS+|#;Qr;Fc0XdYABjq(Q$$G81!kE{J9WMgP~b@MW=KL)vXu5+_ZaSw3wjb(mZ
zFz=4^)7lDN2_v4%YbI3){w+)J5lC;H&DXKV_dy%ai}|bgO_$yNUlLyRV4*wbyoibS
zj7s@lO|gvbQT^l8z1zSttiVj|$S(f8<+?g4TK%?vGFXneEYk1Z@xF2YGH<=w*j+!5
z#V=W3_w@G5N#1&1&MS+*O`ab+|K8tu<;%<ef8M{$w|u?F<z?sn%yp|Y_P)LQf6l&t
zPtPw?pI@VO_uuvE#X;@=WU7sK3jUmt6TR}5;3uiyiL;p(>shaS73UBVXI+rdvY=_o
z=b-FOp)MgSAIz7}==ydi)#9hX*9%)_6h~<9ZF#<;@#wM7MXgcFhwh(FU*<0Hbk$4U
z>EE8u3pTm7Sg2Bf!Kb!G`@~MAIeR&FnBKX!Kv4N+%P*d_S4)f>gC$<Eoldae5>C`j
z)LH1w-FWPBhh3;rpMPt2&r6rksSCm`NxmzTDm2&_s2;ce6KEB-^Ok7}90dh?6sm5V
zWwqf8aXi)>Zr#}-%oo!nzihjKqqM-u_dYDA-aU+CbiI6AF!y?o__ip$9vj~K#xD$g
za$RT4U-Ny*{X^4EeC<8kvg#Y}{F9Bd*o0W4A62$%uAAv>v5jGk^UmXq^$Gvym0Z97
zZBlZu&`-(TWeNA|U$UzBSDk**-57b}zS{i+CdW7iR_0VcBa#0mGUki!|F}IXF7kHn
zzqDIM-5M)2#9eP+cqkhr(S4rzq)G3I9nM@&YQ=gKm7mM;{=GAeo$361Yx#PoNRg^F
z%^vG-Z)o-6ZVt9R_tq=t8FM<XSNC)~=EB5y$$S~l&F2Gte0*c<@BRJm?}Dg`caj-A
z87(&PE9aVT*{<g!KF3lu*FI*#FMb&bHTO>U&2Kp*+|T;jJDfjlY{F7`(fRwb#=lid
zf6LeCNUgj&>8CwwaP&&uMT#2^D_(2om*r?mp7GVgYLVH)jBqRcmK%}sTjE3ScL>~Z
ze!s-i=D~-?tUuv@Gt>9#e+z6{V86EEb+zE!h}_xP@3!x4O}r?)M)#PW<eY`UF>0@V
zR`3bUTa%%p=4aBe`~AP*v`<HlTt9O&vrgBkcv^;M&sCWzHPHqif4*|bKDTjEQCxM@
z{$~owW#J1R+!Q-f+vv1Ke$nF<R}Ej??7vwoKIwGG^vvy37Fo6(TX_HYK40D+oh4t&
zKfN(HevE(jnO{8~Pehb7j^3(v%ez<e`TZrmYgK>s^Iei%vz;X(wv}iqehJMy*c2Sh
z`ZQf{|0ge>6+d4tmj72_@zh(l!8`MlK;8sCpP+3g<2f38G9@<a&woEJbDEZm?8aR8
z3yJ^Kf1M0DyZEFQ+lo%^=Z{uQ(BorXdQSepHl-31*$}C~fXB5l{AYGdUl^&tQu*_u
zK%0fA(?z9)Gc9L`NPWG|Q1CInceU)FEf;4yy8GDr6n@<6)AI2vZ`L_p-uCmYS0joq
zaBo#SHcfBG(La5s1RnAKH%^J3KcOj?qh!{UssHXMzdIT=QP(J}>e1IM@Jf>zONtK7
zZw`?-5~;xOA+&b$ravBK4jmo}6SzYX92L?%mhZc+!SjG4i1ElC%cfWQFIL{oaC^nF
zP$ri1rN$9O^ZiO4TaVn;uX1dte)y*L$wybksr>KmPd{&1+gPD1ki#9a>eA~cq6=N@
zHs3d%%c9Fze7tU5V0M<Hl8(uX21~I?2gHLmO7R?+KT|5jL*iCR!X~b*GRnJSoV6=C
zW-;`JY(6<HY6AD=Cku4%e?NZV&Y$SXZZXRbhv|g=O?Tn+@|V?~y~s3~Ptq&y(!9BA
zGdRyKOg%ZFomaZUZL)Lo#?&|L8Ct=~a&4{io$eh?_Sf-!9$Qeh<@>dHYl|(t&O78>
ze{VI(jYrex`<-9EOK#4-?{)OitT#Rq;cZEIZEH70KM)a`>9?eG<}%aWR#pXToJ9`D
zADm%y&dn~I;lgtf7Irtq=IbR(j;*jiC;VN6_e_EQtk<_}0+slr6;|zCS=rXMP|<Z=
zZUOtb49<nRhi}i4R<hh7#CvQS6I+-^M9-2-YgW&9Ta>+H-TAF9zB`|3F)8s_O_;b<
z*+t~=np+(4=R`cyTo{_9JOvEnzVh-i`oCDO=;FFw{@*q82T7kf&G)}kx94_JzZ*8^
zQb?Ahys&L<$#OG==J&1)PRdcsU%yb{v41e9QKw_(^3ECdxhwx3T^}#&^Ka$zaE5y-
z2R^wfMm25tdc9h{=fQ*vlkSF}i~b)Hu6Op%4kusNqII1&Ux~Uayt~LCAaPPP(eKXW
zC&#*fr}7>0H<<fF;c}eP_4Z2d6^v(f9;m*%%#-(I?wVPpg}yFZKMFt7Tk5TU`Txzm
z?O8Hm*S_r%Ncv#9RjI`#*?i*d-Y1rBjJy0J&ziI_wHVIqotS=*L3YOHQ0rGLY%M=M
z9G=gA7V@9<OtqNLVK1I}`_nHe|4FNKt9$k@)#nmx*Ky0coy%K-=O@@S9bWy%YF*E9
z;j1-^mncs7CA>_g)70Z#xmWM4lCQcc$1L=&xv(E_IkX}`*?_e|<LQt8JYp<4H@F?%
z+-F*}tmV#@l$W!n#G8tChPtIZ_is2K!y(aj!npU)tgpW3U4Fk<C^A1M|8UG<Q&+3H
z!)F*jyfp9V{Cp-ML&324>Y9Wt{dRJzV_&yVS|RrMdxm?^mdQz+N6t?O6_#avvB5U`
zar*>~vrm&RefV7VP0{I0<m@F{+D|yWIxWs9Pu}rExA$|Ez{OSPmHfC}o?h9xc|~E^
zv{(G{4o&(;7~`j!mA_5;=YILz+|tY=Gak-3&e70tLF@9W(%vN*srg0q=PYvb-kd%1
z@$n_^*ViVQ2MH=Zxplg}>a=iXL1<i5!LvhO-pa?ZZ`N#I)wDq%;Ce!X%a6_(yPi+V
zEVX>8qVi|&?dwa8oZBO>KS*4>!y&0uhxee*)&2huY?+vKYp+)Ia<>^b?M$XLo{5)l
z`BvX~k>O0}Q;{=QGT*Nj*_>!RtLgW=xtnX+5Ac}uYs_sHxYXx%o3(hhO=;FGkKIi^
z#XY&H{7aLClzF`mNW9*>VZ}a~t&v;9IoBSsZBgl*ZXj*WUio;<pZ)bl9M9KEh;C|l
zaIn8GmoqM8A;YnhEq$6bPOl?{?Idapw-xI-H(cz`Xx`0qZ*}Et_QegC<~8qcP2Z+C
zNAyAV%N9fT2MiC^p0vDG_(A4o=Rr0uCoVOky3TJ5TaGffXD6-mJA3r?|4k{uj6Yq&
z))+KemvFNvFIKm;{(eM3<ht6QSJokq!#sF;=RN1@KD5BavMaqPEo}9+jf-xrPD@I>
zRm*Yg?4Ls}eQe1r@zb&of9J@4wtMP#CyvB(M$^x{)bC+maJb^(!3W*h1#h|d%#IjT
zT~JzQ_UdzGTj~nYN{_Z_vv(!@*jezT^XU78wt0Ie2d#cM^Fe#)t8U$@(>9-H)EoO)
z*POJ`@0&ThMR^UM*G@=#BmP*k-|E(@uPzHJy}HP5z;I09SC2x&BPRFlB~K1Ue>!?#
z15W_cX66N@yH>qSQBdjO@?(k=D^O5<b7*G$sXG^6{wx)8lUdmKf<aZPpVd)y22(k!
zP`)<HA`kZJ?qY*_=98W;eS}#Kyo{M`$a<48<af=+j%A!YM=meR6@8iXE}LEP*2G7w
zWs)8HgcT!h@8UT={h6|A0Ov$GrNfiXE@ZsLe1P}#H@S;z*$b~sGLrPob-h2e`b1sP
z+Qenv)9vPJB`CQ|Zl83&-Qcyw|F_oVODCtzpE57<n@(-!vE^T9n<?D&YTtF~TduW7
z&)r#R6J|uZRs7ubb+*ERALbWqa?U@nsrxh2`^IkNm*U&)X4e&+y_)&*(eg{V-|x-W
zG8HdmdwAg5^CNb<@+VffXR_XQ=UH*WQ~u8b_REvh#h0_o#|l~cS$bTYb@|na>9dR~
zqqfgn6Rvfna6RYQSrwIvf5lqaHq6wzUi<q?U#;=3HyOdPuUhpVt#D~QFT#|QncMkq
z-`_TYw%hIJHf(*Fp?lQw<?qR@mc?fTY-DdoI&d7~O?-TD4e$DmJ!_a99n+*7WoizH
zFzqst_OxlP_?Vb>=;57&6_r1vUmO<eQSh;d3AwQNp5d{h>+79oT(R-H?eqHo&j0uJ
zbN%4Si`e?NpKDV~-1mv4lJDXeVs@HsGcH(qSD=2r^6@8eXOD(yO+Tp>^D}0#^wo9T
ziaXl2zqc=$Q2n*P!2bJ+gTHD_1!nGVF*WW#dLZ#p>6|k%ZO@KG_NxB+FgyNdkky&G
zx>uLyyIWr|f4Z;Y+AGsX#o@bN?wY?eQMrAo@0asGPwf9&eJtaO#>{m;bZVY05RA&a
zRcFoSzvEEG*>erE4#c!udKx)0=iR#SBP6M-ky-ld$rM`-(~VB&4$90aUddsY|L@I}
zuKa+v7cH+o>eqJZ_+f0PTf1~!cwlJZ0`=+cG1vBo@$HMR_@$Y7=EFaZ+@)9SMBcyH
z>6%feo7(ZN>WAkaPnNj~7gnflYHvE&d42UB&>0FcTbUO>*K%zA)EU9FuKxF@Gs=R2
z_Z~fWVv~?gE&XAjV*Ri6zDh^a2i=cnuT*koTHM(g#w4p6sNl6|df}fyD>t<Rr+53!
zGuECgBboo~%gLE%B_3_=UKZ|m?1f71O{M=Thw6TRf7_fAHqk8ShDhXHZiZi~{`N<&
z7{yQZ$ou_(BXnA0%b%k)hgep$NJYGL56L~ZsEkLhyWD`|JBuFs!V?_(uDdlfo_K9_
zm+hIBpz-c#mUm_soja^9@7S1p=|Us(B?qOQQW*~0zO;%*)T@gw`Mvb&>F}i=GmLj<
zTz@NPx!vYd@0*y)XOhbUO)EKnyD{r;Y1grlVmkHawyAVb-E)Uov(n}^G4J`8VAXkz
zt^Ce+hh>(UUK75|obRn7qPYFywaBJpOZpc)%e}v)(_{0hEfpt)J#M?aV!e9kPFT2b
zV9oFHw+||3-QX~3s1OM*RXBJ3kLFD6?zOAdbQpiTy02be@(X*AUeuCjvz=5zWY6)6
zwB+8~Yc9&OqU%7{s&&h@^j-KKCgCl@F3M%&5f|2WVN2wM_4oUK7W<U>Ud<5|oD|1=
zaqIp5G?#}OtMWeEJlw8c8M{nJ^ibU!PPX6x4}PU{;>pMQ{k2yx?#Q}o^q}vK_Me{o
zy6eA#v~5ckP4WJ|nP)rySydB>1W)<-k2Co$J>qhlR<J96t$`}{rfC}-*<5CDFX4An
z2z+p&mGO3FnDp!&N^e~5I?QDFJ!|gXP14C;$L|UxPO{bH()HiG&}r^1spq{r%TC^Z
zr~GHPhOdliPs@Y7iDr6z&kty9G_vlG&j0IdHM#6==#)2|xn(~8KKC2!IqGJ}e{SFL
zFB&$x_1`tmuk`Oo^|{5j>Y`oC@3ncdQ6}Pt<~2RsF7(D=Lcq^PX0OZJ*3P~>kD2}A
zkLQp4vky*>nC|xd)%<7Y=S{vg@w!>bkqaS#agx7pc)hTaW}PFxG<{x$)!9W4<3!JX
zi881bj%)VZZrMB6Qul3jVd<H-k3NeFu@sy1N;xt+MeR3U9yBRmdx0`5`>OBp|E?V7
z|NCoee*NzWmo8n(T3+|4w5IIA4kNi!T^>%1-_E?0U*mp~e+h@C_m@ZSbxyHd;&2Q;
z)m>3_&*RJy5&Q31GsWb>1zeA*DxIv_veQ`QM7Frs!l*?GTDOA^y02oj`Ez5jfS0qy
z*4^5SUCNS$UBB`b=J6a{Q-7N=T=3|(BbWW#=f6m?@}5`xEV4%XsF9=}i}*)p`_A+>
zH>SeiS(`--Kc$)JuQTsDB^4;~Cdt-n-P(i&W+|RClVkF|-_&fBQVINGCZu<0>({>@
z%I&Uu9=^*oJ-;u&aN#lOZEp{y+-TUps5$3nl+4f68Ry+5r(c@n)+;BOTEZt=_J87!
ziFLhxQQzKt=BS(@8+rRfAoJyCyti*Cb1L&E#I_x@`+sH9mFyEgu5AB*A*6fpelGWY
zSLbr-_rBtnbxG5l>AtS#H@~}0@jn@>MSY(3d*3ZHNj&w&WCqi$?Ca~(b0s`3tl$e3
zPE2nM?1*Cb`<mqA%r>p%=)ByL`D=cbO{lgqXzok6!>bY+#wRiBR`iF*6@T8DTSs>6
z+$0&XV*3@Yw4G(&7H?QmF6F=yrMFFrb(YVr^z(_ggyKx)m*%t^tcm^Uen`BIYv$(k
zr((ye9~y0IPEX4=Ij{a{{*LPmjJ$<AyM73SAHU~%e_3O5+p_$+zq4O%I<2Rg^`1#$
z*}j81`reaQ*J=F?P%ZhiW?|WaBZ0=#uO&S+y!Jw<vh7yyk?<y+C9KVCd?s(XoDZ%3
zu=3=IFnO+Mt~jHKN(mc%-5AqbwzBlx^41jU{Hl7?*{FD$o!8mT;(I>&zFe9vzPvPJ
z;jG%$`Eds#)_?l*<<hF&m%{n=vA-T4=3map{CjC*NPotGJzw7__b)rGZ`FQi>F!Hy
zU!!l7Guj;SD2VY%`FAFK&nKRw{+}CrCg&de8u_fK?_!-}8mID<NVmqj8@jd}R5@{(
z=~^4VoSV_de<lSl7|tBhbxGdma_-8~m$L6G^JS)7^((p%w`*5)y^Qj7UG+tdhp!2}
z=56<95r~-I*Pn7C_U+52&vC-Dw)7Zv-SV=2G;fdbjui(*ZFi@fe0Y8D=efx*epENT
z++ckCb7_nuzv4`eR)#Qze6^n%y{&6!G@In<o{>1%T@q3(+o1Ttt8YrnmYu)3o-Z(x
z{U8uDm#5p%xmu`c$DM*KMgb0{8=W4HwCxx;yPFlixLZlvX7TuaG^^@Z!}VlC-mK6C
z#%vr1)!#ct|Jbar<Nx`jY~{C~;+MKa^^+!PAGa}W{b(TCBI&>xbu9gA7Nc2r8>exH
zpq1AdAF~Uyf6myQQ2jeOkw5%)<DAYJ0xYLzrqm|?=(By%et)H?X5O6^&dk5Bwi=4P
z(TMJ^7U7XpI$Zl$GvyWA_mx@-EIahxuD5ile%yZPWXZujuh;!{>MFf#6sBW%)|36)
zTmDJODmNM5aVjz#TA+XW^_tAGqcfc^^_JUD)!X%A(Uzx6#SfckFm6$8n##Cl`tr@r
z_2&bxMLS)6pI`fU^~NyHC6{unpUvOC_wCw={+qtMT)J{f<un0}ggA~Mr&kAblmeek
zl#A@yoqD%h<@L2?>@RDoB;)_S*cHzbc-1Adpy{IbuOzvuH=PDgw@%(&`tIfO<%Pn>
zg_Q2kc$e^2RP+g#V-1g``5ntG8RpYWPuINN@^W5}jGbC+(aoPRTr$UgmI|e&yZf2&
zc4V=C?ynV^AZ9!3-uHLqAH&^F@G@y6$L`<v@j7Gwy!89`LaGns+}yv)NH_XV%B<2$
zUov(o=9}?*Z(AI;h$WF_smo1ENf&1O1IHJOvEJc0eTdCIZ}S(SRME|X1+2zG0w$)r
zD%mb>S-_aO&&jQ%pEIQ6fy9jdH{oj1`$AeR=OqeC%>9@pHZ$vxaf02iDQAA)+*umV
zVa{vtu}+1}Urn<7RMX3qdGGs5?p@hf`0TB$Z|2A3?n@8doGza3yu=)rYV7+f-=MlR
zK(d-|&0z<ow95QN8$QGZM*6+ock+OanlVRh$nS)O>?<E`FTelL;B05|Owr)Bsvfz>
z?8~9ybIzw_oI1T&w#qT;<Do|(*CM&~AD-z@dsAT7%)U&lXrtGPJ%RDN+gYwRa@0L>
zoyZXF^yPk_)7P`{+FEN_-t|A2oZZ=y#vi0;(Nx!9`rG?u|7M05;Y`u@KaMOvwz0#i
z|H+ZpKi+|6ogO~neKJYEA)upF$ny27)+IUyUJLdvi0(G@wrt|s)2sg{Rz_&POO(mk
zGxAK^W;J*S#Ij57_GLO{kt@6Rr{AK7f2Z`R7k<>~m@E<F>@@$@NmucC(jI?*O!mGs
z;h?fcfBl5+QhVcRX+m%I&vH;pPBUU(YG3R3?INqutaMFLL*eYzzKdQ)>ZUDOd%N67
zc|!DT)AwHvyZqyw^yB5{=WIsr59UniwvBt~xmNGE#^QHTc@tBf&r%3z|0bZsb1|a(
z@_osd{|oM{cyzYPS&aGTHlas*<(ZcB-Z6OTwuQxX*7dj=zLu3ny>fOMxr+oIOPz_o
zc#Sd1oM*`#v!^{Fz4yJ6?mN6r@$Gykx<dSF_y4c2zb}92yrQOu^Sy8Q-d+Y)r=E)j
zT8d(2mbxY9r+%reR6A(#VwNXUs_L@MLg!u!F!HOmeAbKIrL*_nr_;gA>35q<s@6!>
zvmIIManhvy$+1U&N}h^_yRn}u<2bZXnRVp?Bm2Ft-@f;p(&;gM-#6ch9-0p?#;1tP
zKYNo;cvWl@^FEg7NM*a(rO_8_I%KSWJ_%MZ`<i+2vHy`hF*Eir+9~&6#9&q<`}wlV
z%f7z6(;Dx(NT0tm{<5Ms_vQ$;hC7n~Kkl!u3$HpoJ6?R&6z%O-E`{&^b(TZo!_$4?
z@9)m-TO?cef0k`aS@3q=wVzgshox3JY}5JB^0fItBy)Ob#$W4ZUyIj#3`$$%S;c3X
z^KT4LRlRU%%W|=0VQPZnOH-yDJriv2FSsGmI<q;{<fq#tt%8f44Xh2Ud#Yy#&Jmn)
zz(Vzju59Mo_5;!j`nTn#vOb*u_vQWB=XSsOyl*eN$A`Ix_60ah`FZuGeaFwRK=Jim
z3#JDCd9zT&KYvv^kE{(x@B0ER*BOG=I!7d5=x*lrjXD#Q9lqgA>&`ceA7n=VI{1Bm
z?}q8~w<Re3er3Kct>&-RCWWmRd}1!8+$iR&-}C#SN%E^7CJlYtQ&np-qyuM$t&KQ3
zBl1GK|NA?8MJJ~&33&Y4=y<NablVKAUdt2JahI0z`Rsipq%obd#pcMa+9-CXHE*4Q
z`C`tWa<;9#zxV27F`XOdr|XA)ef#^C#ET=Zcf0{*mKmK_+#gMFz1FiKtw%#eUsWl=
zX!4(43!_PAeu#2z2(tLl*0RJodfnnr$_Z_2BrZ+a&V6O(Pn}DDKAn_w<h`!`$hg~K
zPvvL-v^g#}zutA($lIha)m=16`EZq@D6dlZQwFo-)qLJ-U4G3pUcUVK$C*6~dAbDc
zzT585n7jGImKot|SQ@q{FOfC;-6P5V_-5l4Zlj=AOZC%srLTR>X87vR`@lStx&Ia)
zke@K$x6x%u<!3*&_i4_n6!x#++uXhN@fn5vZ!URD=4%(rPMa6;C&lBXQC4_L(ZV!_
z?<GcO(j+9m&7GTTaOIdu{yUjX|H6;iZQEwDao*w<iSV|t46}WTN2dJ~Tx%A1`E22$
z3Cc&@<J(22&yMb2TIhW0@&danX~}v*23v!+_P%OvKU~MpR$Ml-K%vl};KAzqyVdTN
zoz72se`~}1{v}NZ-#K5M82$N!GQV=*vt{@GvNxX*5K#$T`sngG3v=5q4{Ti)pH=DE
zsd!cJRE!Vr-n}BX?;Pu2zhd{Xnf5<UI4ho=zcIlvMEiuUf)`KQ<@UZAVL>O9kL*Z_
zU@e$9z3g37i&{8y>-ia#Eys;=w~8;`Q1^ZJ>tNx9XC8Z4eEsb9Cz-M1%|@vz#)ZcY
z#r#nGu{*=Cw!dQQV~_VTPPduj4;)mt|N8zVv-}G6$MvDVzUJq<MXAq`(e-?kyJEMU
z{?_Q3ovm?SH8bZ4^BtOU<VWtA#dGE?del`X;w~%LvVk?xVeQR7tEPvo^_d=5R4HXW
z>2HhRn_GKl+pJlBSmgJ#?R!*xCLf*iT6h27T9f_R*IQIpK6!JRi&N6PQRG2?k>?pz
zrAsr~b<di=zaew}-p*q6-~OsBN?f0JU&y%7QnmP?kCdsxTi1YyZC?|rzT59LmtC}N
zR_=E0)7>kkU!UYQO;Ewf;!D&Y6)xsqM>oCOd2`?CfLlE)lJ8#)*rJ>@uP-i)!?F6p
zp5lZ%zmnu@UQE1TlCxpP)BTc?D^nFM?2~_NZ!~qk%zgU$@$z3y_X{rG%;f0##POTc
zi*1if6)U^8aNiB{#UiP3UQrwYZ0-^h^<qw+=nqsoRV#kHsPU<viQCo-OyAskBQNh_
zI^O8~yQ?V7&U}%m^n1(cd(@hnh5y^@fscY#P+;#_*m+WOcXy#s-q~EYISX$6o-WS1
z!GWcDW6FN#Saya*Jv&b`GyJudS<2AKqw(*trO?!5p%fqe3-ukPY=3GEs(;+tbn?h4
z#fek*&Q5C2GOX3Cw6A?7^6O@Ja+CDTZHpaWY$?A~{r!Wa<fCi_tyxRF49zuWdae8-
z`*%5~VCJT&FLWfM)6Tu_Rq=Z%^Dgt)6qUlu@mu--yFJ+z!OypQx6hZE&*M67g|=T*
z()v(sk*uvSLpvo>M4N@bP18$a$~_*->+zy~$=8<Le6ym1_foXX=GIdTPpAFk=M+5F
z@$#YT635pQr!F|yImLLHpSS+n13eb`da42Q{GZP&t*V;jb=vBM@=DRD-~YCs^V-{X
z*1z2Thtsb=%g_6>znon3c>X`H5b3hoXDQsBF&uqCB?8&=N;xLaH4Ru_^LDDi*4#`B
zM}B_We-%<LwVS0Txve%VK4Y6H=Ax>vrC_t~h3B8Zk}FF>E~?$?n!aJZQCw%c-@onq
z|L!f!^S?CN{c}pEXG_h_!o#;X#4LPRE<NA(h4oBzJik)T0yl2E-lB6Euioqo{CDh#
zKj*$%Cj%Fs<VjbTKXT%T;}6YiYhx#-T}a(}^@Ul-l1*zFuKEe@?udAN@89%2rcc+`
z89uwzerU$o3`<@43Ui({qRTE$DPypHclSf0a%6q%srOg=xwvYZ6?1OwFr8a{aq7$C
z*W<cN-f?=lDE1hvJ#(?Io^5U9{hOY_%a$FN+pRBpa!$i^u@<Sty!Ze9<6ovOU#)Ss
z^7#8k&09hR(_9VGnIqQiez;3OqRUXycaEWLZrolgmew*;wYphr-4Z5g`M6)XY@cN^
z^TQ37xx0@YzB=Rk3~`s37_G%tUxWK|yq@>UckJAt@;39dcYofU#+_fzn(WvuDWN-=
z`N4#I9>xvkEdS43-20Jv>XPSWi)<O#)hfFlC*-YiouTpg=Pibq%~6~Fg-%U9Jj0z&
zaz<VG;q}fRq&<Y~R%buiXgH}uKqK{XA8XEv&Rdgw*&b{UtC}#;EOO!R2+7aSty_$y
zb6)S?qrjYOS-G>uT=r8>BYUgbyi{Y?skhhO=3kn2&f%MJ{u_s)Rb2;4nF?oI-V(X_
za`N{(oj<pkTzzwIep{dX<i2flUR-=^CV&2VVVcb+mKiM!%nXvY!gE;|mvDqX={}(-
zaFUVpv$|EHonVN-8Mn#K0o(JIP4zTooMxoh+2z1m5t>l8v2B)A_W^O!D?jRfTzHtW
zU*2o+1)d_schcM5ESPpJU|zrNtbmtXbC%b3#2BBsR-}7q<-cijt+xj=ua;jLzii3X
z?CV`jFFRGmIIh0*pKE%!n(^)48+GcB<1La8t~8leZ8c9b@fxGfXGz;4kx7-(|M<AG
zPo>44+jwPte5h6ByOlaijcxaS(eyfeC0$6urNCbD)vbe9J@|qSTFPuln0H3+RF8|o
z0Yj&S*OT>baV^a8Q_eKhHD2df74N!!imY|nCjME4UYlHE1njxbn$Fjd|Lh@I(y{lc
z{rA<pPN}@cnTz*^zpG-H?=!zHLe_BOK^K$9TZFdVVqadQJIhn$kd=D1rg1~*t2G}@
zYi<}s+3I^fcH{Na4qNA$eQlk0@XC|hN>8u*a_xGY$iL+$g^w-2X}oM{l*Hom|F7!T
zu^66MZuNOvNx}7dUuH+=AD<E?9$otC&dkhPCk!*MdiS#x+kgFIzSRDHZMjwT!<Ld6
z`)pDL_QwBvb4wxPuv?GE>i8<n*y_LQE#-aO1(q7T{bG<MC)Oq`G4rQpuSs<G-;@O9
zYkiE9g>tS7TUx(y=fB)}@`KjzSK`5+_wSkQ(DtdM;_<92C*w*2oQ{iKFTYc0uKJJr
zl4SZGJ+4!AKfU8U*$?|@2w(m(+0aa0KvcUWR$?jVrmas*?-o7&I<b38{{4GfvR`le
z@_zpBA_GNji9cV`|4+QOaofL)3f*4o3o0KX`Q}ZzmV3u9=))_IuFx%;Wp{gSyrRI{
z-4rT&#YUtm#e<8BD>K`CjrZn{iPtV1&tSc^GqC=b%30yp;fdiFr~LbN=$1+DIi6eL
zcleZ^U(#M_`}g7Z{YUT5nkhb;+w1c5du5?krI!+F%-U`-Cv(|)1V3_Q?YX?-QrV2o
zrP(=Y8G13-a(_thKKr)Z_G-q(LuzIx^!_H~bl>Vtyna#rMD3@icV<kfXRJD)_0x0C
zUAHEwbN1gul>S;oUwd`aEQm>S`rm>W$!cAv_<0LITvEtS>pR}V;lh2M@%{X`op#Sw
z{@g9TRp9o8X9XXYSkAbS#mAG@bEss+LQ$)QnIaF*u<ZT+ko)bc8!MO3`}M_Jf3FGm
z9la0F|Ce>VUbnlCr<FhM`={6Xd%s+&{{H^H{e|=M>i_+mEMNEI;pg+#@AtU>yEkL8
zd;h&-*<bEUKYt(l|9|)SKJCYxjQRnwn#$fT%>ONZtSMODF!`yN#~ucoeOv51g4X-h
ztKRk5_I_H)k!by=<^DzKDZ!tWmBhThFkVy8Uv(id$$&+KmqoLhz4Y`lU%7rRKVhw+
z$gU2ZOD4q<(eFDH4V2IN89Djz1~2zj4qBsF#Ns!*KC9~2%;$#`U;l9RD0JJ`!D_wo
zgiYBS3yxSpjsiach7UHrGfZZl*l}t_)`paqn|-2gn{jYDWlxeYPc*vpXR%`K{MvUn
zU*4;JUphS@%r$fFT3!kJCe<1Jb?Y^@G8s=zbn~^~XxyKEcGiJ=ViV6_QlD}CTI}x2
zHwu#vy}8DesP7WI`>}sLr_%FpnMJ$*JnH_~ymhH|-0A$&M?UoUv9dgy>sl=9E8H%+
z{O?=V8K2me=ANG3yk*Ln_o1`+vNj!l`RbPH(z$LE0z+Mt<W<8b?AU!F<?6mAO3aD(
zUSC_AmTQnaqg2vo9~XPRGUt?~2JEN*=iJ^mH$!z-`=s`w8D6Yy0?{T{!$p7EBxfAE
z9<kl3XrW2(JhsXCjSs#j=B%!<|MY=5WNDk{ti#PWFPfSLvzW|ae{H6)P+jSqZ9uY~
zJF`vYJEl&KbOymkm;5+ZKaWj4&79!E_T_urtjUW)D_uqZHXK_jE+`{c^I{{%B8_EA
z2lsyetGl-5qw1%XWy?F&&+@;0A#rPN@2!Rl7sPr#^sq$C3qJQ#Y~jL{zEQ7M?5gs=
z)g+K|C7E67kD!e0?Tn-y{7!c(Ll$}6u$ZWIbSbZ(qIyj0g48Wy2EvsI9~U1G6Vpr3
zJIsCk$&UARze8VMzaBrI?Thq;xbwfQ|Nn3o(%gAZ`iEtQ=9(!D6U~?%e#AWgeTSL-
z-{hA&^i!`W`dITXO%`Tbw6^5275`}$$8WJ`^=8bQxa#0pV>O;RyM-GMU*LGXKJ_jC
z4!MQCY*_~ynWBEA&RA~|&#*XP^+d;?BE=iN$*%E?|MBg-5>v^WC!SB7Q+@XGC<<@r
zQ$IW3j%h{)Ut{=5BYEQtmZKk3R=aR~HuHUB#dW$^cGl6#H1Rna{eQP!t&m?e*Mxa`
z<V?NjbAQjr``dmM*;aM2srO}F?F(o5Upsji9a9hg`ubYk)ZBbJuZ%^3{j+PA*yU?J
z9Qu6T{{KV%`X7hwf4^|IuX?LJ^XlL4_v;Jy*Zt)?*`T-o&!^p~HsNuVPva|NE5F|@
zkH2@}!iCq>_kZ78zCHiGUDu(#_rKPjw^(1Z?()Hs>ec7J{Cs_F?d(7H@eluhw(iq@
z{P4p8Mh3==J{B`ovBTCAEqvH`w+J}e9Aoe~z<Iz>%5(E<4=DllHy>-Cq<RSaxqJ3f
zkMJj{rB0{C-1%5sBHNS;@(;9cN;vrE!^tmg4`dbBlrx|ECMmM<&Sr6U<p{$`T?b|@
z?C~+KaA1mR;!m<YSNpL*=wfQpVpaDp9($*#OL_Sw)0g$O%h#%$RZ1-8DBb)+Va~?d
z6Rw%Zu5AAC^6198+&gz9TdsL5>GhbC6}{?@zL2B%Pn$KDmHI+M_g=2cIx0FN(*H>B
zww%R{TOzZ$xt}rL>X9*1lDW?MGem!bn#AMV+-@w)QjQCnz9_h=Up1-SC%UR!`LF9;
z<A2N6<{MbGhWH9Jo_X_kUGo%CsXN+tYi~CTHbw7!FR+h$&P~;sVOi@Y)+zqJG{gN-
z<W!}|w#70|#<{m-ULBdbIW<<Xc3xBGtBuF!9sHB}M0V|QL;H75L0fzF-F*I3wdK0p
zYVXaRGgckEzAg3jK9iJ$`wfpoS8rRoJU(Lnwl(qMF2APiWC>VuDa3F^y_Vz(Lsj*&
z_MJ98f2}Xwdg{#_#<OI@Cl~f3YVwB?W%nC?;hJ>t>4J$mm0uK<Hhl_~Kll37_5FHh
zX8ZQGJ7-)lFM4qy@7o6r%b35xzh|6WnelqpjPCVq{&iMf%$}BUQM>J?E~s7S{(6nN
z&z_0f#KmJO1Q`WNGg{p*{S=RtY1!7H!1SH_u9iu7qHo2g|G&=U=wxK~iqEfCyBeDB
z`?PZD56$ewr@sDs^>^itJt}t#F3Yk^@bT!4I9ryx-k+IM_g?6Bb=fudcrUuXP%_t2
za`~ETweQvo!*k1`9~|g7{d026$z7*z%yt*I6`h;g+NyYMd$VDyzP`_jInvMXcCUIn
z>&TgUEtlAry=i|>U9Y~j&L=s{e!gDHn)=P3S`7~D^g0t;C|7LA5)<~Z{`V)ZQt8Dy
z%;z8Nt#fs6$!zAnS-mdU_|ay*%2Q$I#FsU7iC1tdJTP|pQMoW&Wr-V;&Ky-8{e9C{
ze*EtAVTnM5!SUA`y*$eEC!}xDsWKC_*=`rxw|`6SS+{SWBBTm7*o8il^0WS4KOviE
ze(ME=+NaNFhMujqJN>=9?)k><bGzR^^?7!PTfe5@<)x+EcK<&1|3C5a?aj^UFS<mv
z(~R=^e4ZrB|Gv>*|LgMnI+kC`D>>MnmTyiwTlKP4JZ{G0bp86hAA9rn9NsUk8&wh(
z94ySiF8u!55}CvEr)r0vld!A#vF?4{_ucbDwTtHL|9(gQ|BvJHyWeiRz3x+``Q4Js
z)p>h99{c`r*GJL*nyde8*7daaPM-Ji(mLLW4;Q$yn9k}c`DEdnIg5emz?HHeybr3g
zS^Pd)`#By{*(@0G$X`|LN*Uvv*P9YpWj9aRdfaU8?BkXU3ArAR9zCw}3H$4@CL~tA
z%hE%-X7bfZg-PBsOm14-TrrdF!pzkEESV$0#|ppAOg~cYJ+ETY7Gs&eKF5DW{fhl!
zyGGHbn$;t`r!6rhLitu(Ux=xOs%@?D+l(N=o6r9$)LZ&EwXfoF^bEb<b}{Smibb(u
zY#Wo-{yw>4+t*DwHwt+hr;6{EpY|@?dlPGk;L>y}hd<L4_#!=Jm0wm(KGP|yE@XN5
zq%QO2D@W#hHvPZB(yJmXf{Xp#|Eu*CM!cHmy_f4)SjLwBl@AjC$0^LQmcfzFc}{0_
zXj90_2L)%IxV>9@FMPV)$B*X~Zf@?Mv+`N*VHRJTUFDL0<BKjicTW?lik>=c{f!BE
z`yT7ROqTz7eL`FI>g&#PZUxEin_4sD!o<aAUoMNkKjq$0FDXmu6>Mi3GaMc@Y~>64
zrrN>q_DP@py*8J76TiK!VB_uH>-P9XhONlapttSD85aspDf=#6^f~*I{`&uwR+aaf
zw){Ez{8GGp1=ER>p0z9gm)#T%-!PTS;jZ7?8kIkbmojC{u$JHb?RMr%@qLs1maqEu
zB>JH9qU|O7!oR%g=G@Nr`PTf1^}kQZ+`Mmp=aY3?QoX{5EZJG^&YOc*2(>64c{(Ro
zI53%U#-DWF?aDv8Pig=DEcf3fHS^W&(4#gdW<Gl2&U^TO<9@fx1*gBYZTYaL`|=~#
z?#5_unLvB~w`=8}c8JZXb&J}T5y&EPqQ*9C@s?Y&ZY}<PvD*H}!Y@Dl>)4WNROYt1
z{n>R|zj^1hCG-D&SibOLRbHUr-9L)YvS!XrYMIZZwQBW4TgR>4^-<p{9>kx2-Thg7
z+3IJ9SZ4PvvzCh#vsfOft8K{~w|MRiE^8LGg!!*}Gj53Gf1T5*G=;H4Udj50%DU{h
z;N={N9e+2qExMS>CYDhZB2o2vw!Zos+w5l%ZYRDUJ8Ny|xJ@85(lequzh$TBoRfwu
zeG@Y!4hqb*IJ_oxdaIZ8n*~2-@jiNC?7Y8eRjI;F=JT!7bKiUwcP-J%pIiLTGF{N9
zZcF8zozMU3FI)fr*2Mo+(|bR~*RS^dG5yxrbi2<pSIbww*;st<+qUh051!ZC_v6uT
z`~N@B*UwH*W$8QL)z!7>)t37F0=wOh`>gM+IHs)p^6u{PyV|CU{y#HoIq?7c^QyJW
z9O|=Y{jTnLw_o~wMNQovNq%;9M`sR(9Vs^M3JnK)83JV6gmh;5{oy(jGHaT^>NM{M
zM#6y^%LUju*ZLfH77aMWc}6~RQ<U5}pGlt;4q5XlG&rPaU$FV6>?&_nBVp|Sz9UVM
z%j8ga?sjXgm6wEUzuSH&V5qPYn(tX&cJR*b^zttgUi!<=+n8aS{b8=lUX!a|-kG{C
z;eEE{#apJ2dF?;8Z{xh-v3->R!?tBI1*%-xT5rV~FR&MQy>ENy@<XGnD`<(Ha+Oa|
z$@yQGKZfvr6cEa<>rpmV{NC`|>P44obH&3-pNc!delKU2O?vuEVPRHZ)ZQ%LS%&F;
zr;djQ6mRJBzN7DJeX~xqX#IIkYpeMyeUDbn@Rk<-d(i!yoAsN?`+iKeU!Gt0GWenX
zudi?Gd*?{2mQ7ZVo&M~?3saWX-A})pFMDb1-&HvK0*9Bu+OYNN8yGdMx!DvG9y<st
z-dws;%I&9{*XcX8=WQKlbWK<`yYJfaW6mYtbWZkj>@|=7`fZBbU+HD~Cg!Hz-2F-}
zYoa&Lb6vx2{3bNN-u>6>`Ty5U>Rjg1BJz3VgMVxirRqMbWZFMWXmob^Az@vowZ;Fk
z==0~Z6s>9vZnIt%Z(~|kv}nPb&HZ;~s?Beb)LYKuHgo#4@X#gczo##GZD`$gdg9+J
zGSOVjC%Yan@z3apPHK*rw8Xh0e0E?;LeA=X?hQu2+IB7DQ0A{Y?k4x}P1ySAscAhY
zJa_Z2chEjR=fhl^WX_%x9npR1KJ%xf`OTgpx9k5z4aY6T&!>Ias$XNY)=6mpQ~&Zy
zTk?Z$IbM18A(8n~$3y21m6$nYxwq&0+1KV(U2eZWW8Lqc`j?^>eag95$HMkOe3h`y
zf|t>}q6%4j@6Vg476u>eke?jY&hvWqx9ft5?bAYeE=6p5p8LM4zUr^k7XJqy!oFSO
zdL3oB##pH@%P=Ffx@qFe;xp>($L3C*`J(tz$kO$mzJ(f}Rdg(CHa|LiFiI<OMXp0N
zx5fKQaZgv~{kJ=|^$=5($nSMqpFEkoeEB|?H(M{>OT4mRpUcE=tjiOhg>*#tT2DTG
zUTU`5S9|5RD_1VN>l$g*qoB0Ur8-X{fR9ImYgUx5Ok3I|jSkHKhSeA3O_iSA@Z1v3
zcdGj!uUVSOExj{80%hL+|C#;n&d&4yUi#NpHA`JkxBJ*BpY`n$&-3S}r|a9VOix+0
zNa5z+`SH%}e0Q4-B)3TOnjO-+8c}7Uv~|Yx{!Ix7o0hJxdH4UP=K6P{$ESbP@IK+q
zkfIs7dRvK)A(Pp>%)Wp}(>*OCQ`H!+b;zi?g?>Gw_HGidLWAF_O--4ps<-y4t;n?C
zWj<-R)PsjxvCnQd?^$Q|#kKFQ=J>=|JFPqM%T)WK%B#yiGmN@3yVts`|0S2|tq}0p
zf9CXS0**_Q%g$+TUh!;?impYfU)8C9h5_=|6H}i=x@1jF_KN)SMCgp5l{;g=1g|ue
zQ!Dqy7hIe9kRx_eMWKaOzrpm&VtPJaYcFm5e9qe5_TP=g3QK<%iNyOl3+Q{Fb1`kp
zdnR?UzVGF)na>RtHKxroF)lkPGezoCINzh^fz}z>Nqb!?&mKGTHN@mYkoB1d`Wy^r
z{A9jw_ITGUa62_9I8t$1bFS&q8E4XjS8UMpl{98M)ai0Q%ILXHU)Hs_6Z=-}pSeEB
zx9{>1&R``e{q?OI;y#7=DCaz?&i(e(<KD9eGK-%j>0gh$GL>(VwQAs`kF%F6>zpX*
zXJB6X<9^NA`L?>DhRe5YJM6K=*Cqd~f3rsVrp(J}95eXx54Ucv?NmuHGkGl&IcZyN
z#QbY(B4k_cPqMc9bo%CbGo@o08|F;YtJd0bYC=Jy=+RkvGFK-1*(tv|$=d9AVTSSh
zC0nKkd}3o_s5&@7c{{U2Wz*+30nA6QhppLfd5O_R{@QUXlbgpPE7NM$YKC0c-dhot
zDEW-#^0rgkr)n&!EuGV=bNa~DIa~TO4oGI0^nNwHID5s+rfs})*8Y3T#_@H=#ly*c
ztuDeLlgh8w?NHu3Z{6~;rF;J!yRXn9n01ba@48&q37xZ3rIyEipXGfyzrNI&Md{Dw
z{eQUs$=y5bvnC>UN=l+()SqRtD;N2PiY&Og<kqbodHw@?lFzhQTvqyaR>POMWzEjA
zXO`)gFYT(gI<Rw9qW=s-Ra+nCgLkdBxrOp)%j{Yg{QPX1t#9C}Rec#Ai_fU_$xdqP
zmzZ`-<L2hl)886icE^8~njv>cY}VKH`9FA{-C46P_U*x2CZEp=Z?KrM`Ke{5Zf(bd
z+9!M8cGWCe>>hO>H%M4OFWaE{*v&;2)qZO2&okxJ&YxGw_~?^(s6n=M{R*D*mQOeA
z-#J6;>8@WZ=eYBkyQDU+2?#py{Qr}y$z|4Ww_Kk0>+buy?|koV3mzO`u-DhtK3s4y
zWZkvP#dp76kN?lO{^FCT>FZMz{{H@Mf8+C?)YH?>ez*Nu*}Nz0awPxbAmvN!Up^Ja
z{k-%4q*YvRcE9#x!+*}1ib`Ql4<>hH&1$@(Aj+y3a_Ncn+*-jm90o11Qb+ilv^Q|c
z{`qFb%$cHbPx_zozOGMJ0_zLzF~@jq*mjXaQcRQ8I?HORRrcAny&f#OiDom5DwR57
zXUN5US>oTD9(nebTg1iVt|E;){10vX%VReqZ>Mg@*7>vBCmjFlXt1!Xt*K43;bdy*
z?Fp-NX7`7PhCbgBcPQCtu3hWhE0Wf~o460hZ<xMlo>;XG$D!9!GtBGd52vTH?R~ZH
zna4~g1NCd`lS?*)awlvmRf&sAUMqQdVcP6ZaZ`DcOZYfj?1T>`JW60?6=GlT^zGs8
zOP?KEvC?@FqgJHv?eJ{lmX^vjY6=N&ZhTzH*}0w3I5q!F^wzI4+7%{68Y-N>{4;G?
zhkxzE&o7r>kDGkX?yX7HrzuOt{x}}~6?`adf$sx@#)tNjW+@I;c}Gu~Oz{%jy*+P9
z`PuzTv-kav{Wfn+5l8dFH*L?V<iaYynF@675N-?Y&|KG@mKJvL9)t5m|7)xN8+>z7
z;$u#-o#o$kQH5uPz`bKWGy5!a;(s03|1bNN>%uF4+h1uod~o>n&3xaKV@XYhSFD{L
zCY~}<IDaw7O-y^M>XwuHoZF`^GvBu}{>;%;r=}i~PJg?r{>$Iho^eZ7u^!nh_wx5@
z``^0H7uPdZeA-}~(D^k&*MVW$m#VfylPiO{H0<_oX)*5pB{CyLZ~~8*z_Yb#`(CL&
z{H}6lTKh_K3;VlG-&QvN>2&4rnUVc<zK#3t?rX}YFE#B9z9hc?PwFw%mlJ(&w3K~P
z_^hkU^}c-nztSIBeF_uas3~0#@_iR9n9LE9^*$@|h7j{S(YYq|w=XT^U<+<pkjSsm
z8}zSio~@IA#)J&H?MYRCt{k^>S@COE$?^Aj-pR|)dhEV%Zr07`T0*7Wr@c83SsMR+
zC#Lk&LVqpK)E`#7LWZXb7-cixvc;S#@0P1+xnn&;tXQMr=a$!R*yFZeT=tK7{vWMk
zx0-~xI}KDM(>g1?^w;?pFN@=gd-YlLTk>sZW8DK^qysn2`fIg7T+oyKUNzqvPHD+o
z^*<_>m~Tr`C}2OrH^)Lr@AQnSQ!6<{{!d>YZqz&Pc9n$N`TNT5eRn>d%D&q1r}F1w
z4!2!j-rGj0eLi(Q-YyP2zVrPHi~XF^Ymwc5DxX@ce|G=))Q=i<TsM@0uiY|NzI32i
z;Jig<gF;HjgjZkRrz{gFX1Y?Pa%h`dz$B9zb7|kE<MoU#)6Cq@KDVn+u{q+Ke#Awo
zZ-ugu{pT~A83fgs4|Vuf+}W{GROR)y*QZz1h<!FK^0|D2YgU!-9FtBv^V^*_oU)yo
z?s$D#%Hp*(dfv*tJNgQ){QIkM&2rW}3zsR9fh8)>8Z8-*=pFhuXL7L5vHyDE+>aAq
z-ihv-_T|ka*M+R-9J7ty9|<zba+}3=Y?AX4rKXOZ{dVS3DTT%CJ^pT+s=i7cn&$4d
zm7&(@o9L}gYq_8QX#9}=b=j>$WzW|9$tgH`nBU$pB&xXTvh=zG8+-IQk|g$~N(3*<
zpSgCESMIN;FSn+PESJCcMIhEL-e0w~cIC_<mF9v2aw&VS-B7x$D6!v8XX5>&m9-bj
z;{NZ_?v#k>-@IFoSMOHmlv~}!iSuWDy2R4N{%cwim-3dH`*M@i1z8$;LT=?pNlmxz
z*?Zc5Yx}n)A5HFAx468?)>tcg?NZer2Y1$4A>LJj(f^(VE?)fC$?~AmUyk?hObgtk
zCL3F@v>l$pBX!}o0B4_p*1XF{X07}C@4H6#q{(`_Uod?Wdd3@TxaaRp)&6BO)z9<K
zPf}bf-?zoIRW0dVCsRY(#pH~TpDg(zPCtr1owzgo=Vuwt3;$}ZFTb;`4i>Fzbvs<y
z7$4a!Rm)P$;!}L1=GI^Bjs>2F%x+)a`99{9xAvtOoRfn%ZyjB6amM-uGjcP;r_O%w
zzkF_S*ss6u>yOWSr<79_dcav-sFv|xulTjZB9{+_4U48dU|YP0?@&znn+1jQdzvlZ
zsdyIaOLc6$Fy+#s33@wH*Ik;v?^mnA%D<0x#j7s%RlU}lk?VF`FzmpeTZw<BzGQfQ
zzRXp?g@Mz@RBP$sBX7>DtXnnXy^=_r@T`jqj4zbQ#c$Fv33z%e=vnpyw`^b88s5gd
zKM@j_{&n17N$w0#sVcgj<&#$}X(OL@-6xwPNcPva<=d}JFey5;<I9h`--~kj>^dI4
zTrB@5eUXG`u!6&~X$+k5o4!9#Y_gdp7^T&)%Gt?wN8Z)q89j}bM#?v57&4x*JikXz
zLhOaqHLi!ZE(e|9ju+amyd=8uTK*1$tc!Cq_{4Wq+JMfr(>U7@9=M2Ewy|F7Oo9fJ
z{e2fMjT4%$Idjz>yE!h{y2$H@bCjbI=aHxNRzLSxzd3op!7iwiW2xBV>bGBhvZlt&
z{#nuEm#y~Tz?rP2JHzJeh~!uB>V0r#OZ^_ne}bjUe)b$cac`O5?0I49V;Wzs5b<26
zCCgUn?lWI3@@o;l@oZJQ>W_<i6du=Hy21HU;o-8kS9S{p<d!YBtv=XvdB*FDTbetx
z1n*rk5?cPRWn<pGJ)E5Tn_TwPdBkO9dCbqq2<G^y*AnnX%{x}TP%lknW@sbpZVBes
zPAxma4&;Odoz7+BD>0pK`$YR?#a!FjyP`~WU6%1SC<eaya#B6nxAu4V#5Enu8m?4|
zw3ITtRxQ0|BXEBI=M2G*t=a#M{n6PvY5u<7kLSDpW^r{ty!oN=jB5tbnO-S!vOVgJ
zTQ_a#F@Ak>v97G<7Vbw{4<B;=THkkZ!Fu_`^T{g`F5K8M<L`w`pL-`3Tzs<RLJ#k=
z3-ZRd4qUw*tS@t9U)_((uY=j`7RDSi{%e^3^;n6#X!}&J{RXqI-L#l;+-J_*zTQJ6
zhiYE!{C1vy;`Bq`qd8~(pU(f^Tfp{qa?Izw@?KvzAK<I8Y`4shcS>bUJFDkZq$~1r
zr__>*S>*wTKfbhx3c14npMPny4kz=PjC<LuEN8F@rbT=A9cP?TyH9uW=ezt{*<1L_
z@BTj{E|_-HfR*3+nAu^Mx5mLKt9dzPT+Z{Yul+FlNpS7qX;+t~?(Mv$<+54Ub&Bdg
z^9MURP8_%_Hg9&E64N@@3(sZdT)q+bI9R?(Kx%b)QeQS_?y-*JN?RKJww&d1dU*V-
zjjHYE7mEZQ@LgtkFMa=i;I9Yl3J(OTwnk{{a@ZSnFwHn;XmZ)k;QPKA;=1iA*=<5w
z*qj%OhUKIhw7zhvewDH4-j<oWnjSnAFuA=~C0eUT#_6`;z2bxHXN$AS<Nu%I?@jHj
z-O#t;)PuI(+a7GWp1b9(Wt=9+R6g_E+<5cUmM4XWuIBG&f2(JFU2v*HMkQ}y)r=I*
zSsB?YANp|oKi;psSwm_0c?Qm-tDLr^m?lZOiF-bs*UGe_Kj5)Z#PS;tBzE?z)m@w3
ze10wW^v*+4=EqAPb=FxPPk%XStMK~AJ3xC-76_hTcRF=RN4SUe0FQEn%U=yuF6Nu|
zdJi^Cb=c8%*_Les$A($wjhT*p^_pC>E=TB-YQqDLiO~luq>AGswy8Z0@#RWdIr%~s
zYufJ9F>BVQ+BHOV&*hiYV+cHH!ewq`pZme;Lg;SpM4M&})gb464GbCEN_3jvAJRXv
zL;6~tkMT0!V`p6IIG-lv9FJ)exg-62MdGT{)7QUb`_i*gvSP!u4-Y)QEHnIF`!RUN
zZ-cipvUOkI*;(m+%k{?R1&+*)an1?JO?P`NlCLPOKG~-0dtR{Pf_?7Y9TWYgt+ip_
zEc`8ZXT<-y=7}fD53RmYE%AnhN#)q*WXai!HaI%`aJAT1{QfZKxgE7t6E`2WGt>C`
z@JFsH(+1}DHAjsO`=3l~`Ih?D^nBw-?F$kn=Wond=TOh}efl(kUEL?o`o3co-aKpD
zr8TWl^7TCby?R<Bd%HNC+j=;f^aanI-aWPJu4LYPvvRj6ho6hiYR~TwvYhN^see`Y
zUR6tm**mp%4ejcXp3nC+w$$#9Z%DYD{nEqvz}fu#ovLqd$ITU+SInmP-uP0t{yvF1
zYsph{ex^I-e6(hjdFHsG>fnV$yBYS{hT%@dkIyhW-MpT3CUjO>%SNFsyX&0YmvMbt
z`|aNTB?oJN6}$X7I4?7g_fdPM-n-BT0m|vCd3*B=-^@7AEhuv<RW0M_&oh+|CDWI1
zPF`N^{$qw*O@?6VWRG)4c*;*MUA~<E;{Ro$ZojW+{fW+yzh3kF^nuL6Umy0@&H1gi
z%<h2q$r*_+x#$1oiF&l^OY{6cN@uMr{dT=N)qQFH`zjOOc?M={YtlG9*So)Tvew=^
z?fm{vH`g!iuleEpa{K<jr4L+}h=fcMc3pSjX>i+;`}d0Le;o?9J0CO8<Mqmy>H3R<
z)=8VE)=0%g&e4kgw!GB(Rgm4p<g;6Oe_Z6cWWN9J;)cUY-+l_%X$d>^7fEDQxF>4N
z%~+g#tiS2S;U@`Y#}E8G_+#TYnI*q0&zy3Qt&LZHvB<jU$_EpMx3M#JKiu`YsV(R3
zPX6MT+nJZQG_5!yTTrF)^|(m&!KR6dS7cfXt9pOt85#BQ&X}5}aHdc~)<(N)JJ<6=
z_J`(IOrCkF^1M{b$p!HN$G)8i<+gvpd8}AwW}mZc_%Y`nYfJ8I=I3>jRX36QXSV2+
zh8BO!@>QQEoUHj(-^8V5>-G3&XMxWaVaZ9MX+O<O6gwMRqOxW_eQ3bfVNrbU#FirC
znJ3)xGT%Lj4+(8sG3Al7!F2bNYwoxNsJMCGef?mIQ(ndsgUO3ytmhYG%}@Tc()R7y
z<(#)3@i?-Wnx8dM)86;t(WerwgX}-2lu7oom9(T7tABg5>A9h?;878&)^87WbV@!w
zIeFzrl<>_vn*sz6uGlZsEwU-B*znavqvgJ{W?h?L^TO?*_{9q<-!jAu4yc_8wCzYV
zxs_tII!beaIM4ZY)80PW_~mejAW!@;?Zk_Bgscw*JIY_@Dev2RCbh?`uKrQ%=b*x;
zGrmlBjlRTwzn<;n+})S1+W#%R@nve8r_^%;TTcn&nfKiL7VusayLD*N>T7HIJd9L-
ztXrggX`Srt4!%3H%N|_5wdsAJ(x*?CnJwmQcb?#9{XE8mMe=Qx%yZKN%*&LT%zsS@
zT*Se9{CYM=>%EN=%{VQt_AhAE$aX6aI{od0fnwfl14~o$>&(n=REsx+O_w^R;8T<;
za7e%IWA{t%`9FOGb_$uaW!HZaUh>3GqWJxnx9@8f&)(@V<p%Qu752C7y{WttOpi0^
z-E}&DXX4tbJDeA@8XB(2=XmU0`MkW~yxy{wm11n#_E-CrRNC|WL+1JH?P=&#GvT#2
z{dJ+kv)TPtwAAH5iIvNAYo*fu<lo$;%Ik1IOUcXsP?pl$l0T~7?^LQkTN^Yf=k}$S
z+~=2RmDv7f*j$ijvq5y383+6Cq6dL*la77SEHPOs^nJs@m6A^P@4f5kyJ(dx!uPMO
z<ZJo9Y18&^F;Y5qZO!cozxdzG4Ga9_al>kDeq`16m6I<Wp7Q$SYtx1g-@m(Dw$#qf
zsm;sOVwW?&6uFhJw@9Utckl1_i~n49l$iWaQL-TXl`G>tDW6HR)-OJ4vwHtWe)A=(
z>;D87P2o!vGu~;<-xk<pUtkb*?#Gwcv;WI*F5Ld_;k5*p#W(KX4EZJY?CzDxEBF3b
zw|y^Th3Ujyx~6gqzVM$YT(L~^>Xsrom-4(^$Kp$KG!Khs9xeP9m}t7{NVb+)SO1sU
zeh-{<O_>}ylsI_OjYa33N$%>J%%Z&GyxX>|W)s&JJ}QkVf3U-79+%2a4Hm8~nygxh
zzul*-V877(gVWn>_6e6CHrihw@+uf^nw0AE$jVgVe`|`+VF!m)YcG9;vJ5kx)A`Oy
zrmrK7oD-N|Def{d`m8(Q$f14bBp8YW&pCJ2F)Vy+q|eNIE#Uj9ou%6jP6*kUD&^t(
zt6S-QtA208C6P2m7jA1I`Ti|#YL=IFsd1aK`pTZW+Iw|b&S(9_ZQF8h_en0S|KZ*?
zS#y80RiWD*vq%0?F(x{5%YME5(aQHY<F3Z}4$GCoFFV2yTO5)p3pmW1u2Q!mHss}7
z=kklWYZf;jS}d*nyiL>HXqC`*)y$fi7gl`BTv0BTI&-E@?}DV(#u-`d{W^E&rU_1p
zb+((lPk46WPOi_bG2uHoXZ^6(;SK33`F~jcpTOp8?Ll83ig_(eC`$Z$K5%2A>BZ(>
zhdwD7ysx+|d1n5%+rrD18(X%^|9zqUa#MHw<ZW_nANk+(FtjV3%ek`U@}keH*USHV
z^6Lt>@hOW{E!!U@Tekf_moAZbZQgzB*utBlFI|6eO1^r%=k25@mdmD0=ltfcuReY|
z`0m47Uncg~H-)kKU(A1IS;K8IEqQP5o5i`?{!T3Tt?bzqW5}o*_paN3E0KNO6_+o9
zVhN{y-8{d4lG(+Jp-j?@jEAO%F0+(26-u<5q0A87GXG$lTVhdj#p>Mj(o@EJZp81^
zU3<ewvvkcpE@z|nY%A+e+$gbS`Q`K{?Yqq<ou_Sb%=1oN5@1sHQ@8wDJpXsqD#mwW
za|-QlF+V@{IqO4V&CBfY;1`=3PVp>Xo_;;YJK8{ayIht}vDmym$xaT72S2n~6kgoe
z_<F^Ml?lcZI<`E$ZN5zK2V3^VHUF+%n4~w$z{2<S;eSuIE#K=c@Af&B_e99wiQ#2}
z6`Qs`^th69dqZNe)#Ed*FV9*3pS17eRQ)Bn(Pm42%T;Re&NeW#-JLI9tzI<g)B(Af
zdt#1R?dp5iF4@KZv}W4R5UY!8J`1|N5&v>)bsT?O;yq>FhyB~{2~Di$^03xWFS(st
z?sCA(^7-A1E=|V2_X#I1n>3}fGMMc^iN=SOkx{&S#Zm1iS`(Zlcr6?%6(6Yb$GmCc
zc9oZVaHIIN#DwcB|7r**X=u%8lw@0<(ll?*%OkHVz`JF({k(eMS%1s=ZiNPeU98V9
zeA3?I{o-oG9=`=&q#Ik#Gw?Jjo{^1t6RVh6+<%l~>qO}_vrTiG1U(i$j;l{m;XC$~
z@x-r&4a+~voOS=jadk(}^X*KH-)Azc_?Fyj>TJ(ztE+Wd<#k7rGuNhjvs#YdY`b=>
zCWR}v$fx0sOsh>uo#dqR+u3IPbXmBzmA$jH;J#dq^Ti9?P67*O*DMQ~a=K=Ff|+s5
zjX9EsZMYMK&e>~OrG!lQn0xc?q-_t&Ioo7kEsWcod}aTk`ww<qnN?sV?(#)8J47YT
z=Cn}i-ME{X+fGdS7inxVQNZ2WRb8ED*{j39OkdvFd`?Y8^0MmnlR1m0^BvB(6%bwY
zRw(4`Wb;eb$Dg<B&aZE~ajR(okNxa3&%-8ZpS_sje7dK`QRUNdxoVNi59appCl{Z)
zv;6V)o(J9EH;0SIS9rd;`95!-<(4b=nB9)di%fgkzx|&Y$3&j6-a|1`{RcU;o6Wxo
z?frgreT}7$otwd`lTlmeJnkscyXJ2FyU9DUy^-bD6A2GS=0&k-Z|$G0tBdRE+%R(i
z&+byGv!cc66U1tGHzjw@`sd^PP;`Nk)MQJKxjHkatd?h2dU?}zcGmYkQ!e(4=X#58
zcPIY~zy6PB@|3H4U#>q~7iD(M$hki0t=peSJ9p!dbILsVPWl(qcAnWhqcEj}ZHtDF
z$By1TJ#DRWVwVklA3i)TpE|E9dh=!$4Ngz7WjnemXMGQGOE~%M?o}0b@t_^W4pHuY
zSI*SAY!0+r&dqx=VV(?=Zr??lTy-1o$%}VJZ);^goRJtb;aAjK+5h2n>!MaOE!{E0
z@PU}grS1D4|IL(XR9kEyd+nn0OO5PowePw5TYrVEixdC6_0-WvuHBa;xzBf*-ct9z
zy!+YDSI(w$#O=(A_JrKNE1kW5>p_v~P!q=f-o$4%Y&;#WzbPBtaIzP<E#PzRS+ScG
z6I<c2Sx*DP4obH;vuNF3v-m#C8_8YkD#LWmxx}O&7DMX`Ij=JZl1+|h$T6MZESxrj
zi$Q4Cyj|XfJF@hYIFE$Zx<21?Xpuw4gN8|M&)-(0MR=#|J$#@w!{(UwF0H07JFOlv
zZm7|y+?ZvbeA1_{t&Qp7X=m+=mU4#=#O%;hnz6&&s`-;;31fqBgk(go=UT=`i&XS4
znti$TB}*`x_jpd3s*$Q%<{qhjmh*eqr<eLTJS%22H@@t-z=h+QL)=M2!SH9N7cExd
z{Tz5yeB~jQCp8l8*Q9PQVmW7XX8MG}*}IeDCSF}<%6?<FT20uwcKMmzb{!WoE8NaB
z7T&RXp2eD8e`o))S?f&F3M4JrtS>9wV(ph~+u3KB(qQEA-TGFwa9p;<1|GxNyN@6J
zX?UMWV&OdvZIg^w!9`oPbRTN!{-|Rby|qfMMZdafquENO=_k(A*nW8Mw?*)}d&C~;
zpWA=GKR;v5a~{LM*JoR2p7aqES29<=UEuauD!XT<`jP{Ijw~_CruX^`*ty->ggM-F
z9!@>jF6@>&^Y04vuJz`#CNOGlHJDo`s`64Rq#*6um#p_Whvum*6wfnSd$Bq2cjrD&
zp1XWgwOcPrywY2F%DrfMqBMVUTAf{S*A_;`xrUz%UOp@K&$BE}66TUTa>wMlcwoer
z3!O4L4>=W9FG+Y2*dnv})77M}**p68)$C*B<BDUniJ9oiD7|8_=5<T08y|TXP8aWb
zYrbDKGo<+Xmn-bPw*6YKUw0_QxQ2GT&A52@<4&2yxhL24?ha<XZJK<|b7J!5$t=kq
z-DEV6Z~477|6fCTu;ilq4u@{?pNKjflpwh@?OXi0{pHrr!V{vue0md+cwn)vjL4#>
ziwe?$GI{&oPTO&P&-T>Q^ZFdxCVyC7_kj7mcdkqQHItC#ZZ*@k8f?(ry~59FX<yN*
z<Ry!%m0J%knBHUaLFb#!r-GL9I`<%bkC(q=W-NL3)z4S)QPck$>gU5Eu8OaCrXR9j
zNq%$nasNNR{-=P>`)<7Oavk?qxk_CQ+ky+cUv6wk6llBE7ILhgVbSGqC#gwW_nYPy
zd{A8Ky+y+1h~cNBbL17x1w6}AGgSERI2?)!{OGbIejTf&q|qO1%NCc<J6e+buS_tD
zUgDke)NAEY0anf|!_-NAoE0_GO1aK<tVz7N)8njA!P1E0vM=rztLJ_<kmcOnp&$6n
z`c^K}jav&66}-0XF~6=cgXvPF;<n#qTa5&C+65lRs4dexx8d`IEYYJo%=wdYf4@%a
zuKZNXc_e808Xn;yPUTj{&F&A6C-Mafxi1rP2~X-WdCvBMYuV!WuAb*k&&)S4;Am4{
zu<bJUqwh0c%lmIWHhuYN{rcKppSG`SmI(MGv@*WB+JDE!wQEX+o*&qvtR0(s+EF5Q
znoyAGbJb$Qo2EW1?ItTvDfB9MWKeN5=<(eD-*t@J-l?-2PWHT`>NWGefA8T!)6CSz
zo>x*&9h#oZelX!=mg4aMMWvII1z#EN-?`oG(M>-G#)Cp$hV#_!N`%in8)#){ezn~F
zrRang5%QZa7e9BJvQJbk<xNh2z}++RPsC|FG;Uj(Y*YVNU9EN7qwj_mZcqK@Jy@fZ
zbKS7!XqCt*qi0F?CB8eqJyXVcZcTM}QoQvRjT0K28HL9ewaH)Kb>1-I%@UWn#z~${
zOC2q3nk+v^I~qJV#^0cQ(VI6>QElhXDdNALP2caNeos^}L_;9wu>W-S!-s;W=q<f-
zE_!{H_m3m@e&74P+<B|Pqb)s~?573>c}-ZoHqv`Z6m#|@MWIeNmlbb4KHX$?(Eqy3
zwDtUC$1ST^7jNvi&SjMQWB0yKPxTG*Kd?kp7rgxZFn-JbtDi!(FMZ!vT>4}CsTDp+
z{BzTuNie#tGw)AY$l)2O9;3kOdwuUk_Vi4J#(-VQb=oW|CT6bcd9-lNS=r*}N0f`}
zjSi*C^&1H7mU>X}sPs=6=p2Wo+?}(7+&$v%p181buC|wu=Gt_Q)xAe9NiUie@69tM
zeeFXPrRvfZujMS0TVGGR&*XIMtiqxLC;Id1`pPaiUpn&AfMroR%Ys84QyxccxZ9Sd
zls08O<ARm#M~ZpAAFVl-V5Rca(o><jiG9kHD{(4HiF(Zorb=E^OLlbK{=8QBjLL`U
z?|be9&ah*8ctK^d=gO=)74@v;Z5~e<UIfau2n1><W?%a_(@>amx$*Q(x8@&l{pP0h
zmL*VS#;j*clpNP@;LpgKY<b%<IBfk&%|jPm71q66Vzg-@XI8<dtcZd)yMy+B4&>5L
z`FzGc%cW?`r4rYh559cV|EF*$^XUhpS;{K?(>CRCx+<s_Pv$&T5mSA^^W4!`uDzj5
zXUe(mWZCaiVL0gaL;uvYf@PAmQ*V?BJ584fPrmeMbDzOggS>AIH^kXH_V1qmavrA&
zm;A-wt)`-aUfH^P&ur0VelqjSUM6Ed<`!RhpR`q<8;uf}nQNv6<*Gfnk*q1de`dDe
z0TF?o7sYcD;tp>4xZY#V%;w~(u7$Z4>U@V7nzj{0ZT6qneo1hDs{g?qyS|_2SN->H
zxzFwIStt55FBjf#Ih_%4EW^mJbdiR`DfVBMwM$y;YJ`n!<s`(8?3lJWT~74L@f%Oh
zKlgr->c_>aR%jk9`fz>y-q~~3yI&4w(QvV_FGv*duzOXa?kMmxg6Epeej8iYx7(gi
zvlV}<>y(|Wzh^#A&AgM5OgS^tj@JH2@cL4|$?Udgv_kmhZ-$@RO!URX4%l?e$X<Rv
zsL%7rgNNn&KFX%8iQlHZw|URpss46+dlU~Gd}C72D`RJIO1X5yH8-hOTPOXw+wybc
zk}rQUxbt<7{{OOh;|~Frtvfmvzghh=<X!if`;V3_RQTjle?*vHd-Jjtfsgq03McQh
zH`?pJr|&uFe9OhgVV7G3*8g<eYRbo#Hif;B=duKQ6;G#?{DXH5KSem!GPK)qDX_nE
z-My}5R`fxui~dU{uas?``NK27%q#kY%eA*zKGNTFye2=N=We`dp@+__j4SO^bQtvn
zC0lrwJe&D2K;-0ZN57YP_nMEi`F&e)%gcVB72}^ZwoMOCCd+ESdur>Vb!y)c9Z7l4
zv(vvHnIO<};g*8(#Up2{cdBg>-~V{C&XPz?Z{=?DqkO3gAKh71e{w?j<oK!A_J(hc
zT=BnW;@<MyJ?XrPrl0M$$UaLenW#HC`UFSGzOW9n2M=e&2HorqW#9g3%N&yhN=vWD
zZ!)m`bL3Qq+N&dq(VlYMEO%pMO)o2i{ki-<q=Wx_daHt<_7|Q?ljO8#8gn;adT4QC
zM)s6loK1R<($in>{Qe^S-Q3;pQr!=mJc(fRGh7#P%~n{h$%I|d@JF+`!BIbn)P2v-
z-w^A#^8V48sEc=Uk`pa*T>`Dvt$sFVk!~CRv&|Z3&!7I8F?HjazJe#6?zZbAZ2v#^
zSuEvvrk`8#z~c)pZ@%W9Q%}<@{=DXg-8t>*yt3vqhZYyrTz})bsOgN$L+>5Ww;P<<
z8z)_7b9`bXllM8bZ->7Yt^fVD_-pM?pP7L(Lytr*|Cw}lN+j25#vPi4(|KQ-*L+)g
zwMS9zgY4sD_G~TX4BV1>Zx`mA?XPn&vb`V8V6iG$<LwUx*1a>L)dUJX-?T>uG)*YG
ztG~|E{DN`j;cc-lA6Aw=SzdIBUn@ZU{^y6<m#**ozj??1zw%Y}Axi>o-`-c+K3lLL
z-u32c|JpCgF88hmh;J|qy}V|lpkva{b<CMOvDItS9`2KH5%8H={pI$`Z<fDxEa#qN
z5PtvXqkd2&?>?nC*&mnJ{Xdm1uxZP&6t$ec+ZH-1r^+nc)3&>2OKifg`FrDj-@1P9
z<m;`r<*|iFMaw_#I<#N6_w(QP_5bhd%DqZ&$u5t2bnN}FZ*QxAoR0tZ>ALQnpZ3*{
z>SO=zul{EH{Z8@BsT=G6eV$*x;(6b^^xxl4s?Yzk=lt`pslWg2so|UUcjcNjYrb#J
zulqbZzUJG_^yk0o{`~kjd)>}wv;6n{x%L0@@5iSrEDS@d7DtGj7r8gJ!N_y6JEO;?
zhaawL%C;_<r|2jU`gU)^jJ`ncCAagJGb?ErrFaFWEe_L~v@C<o@Z_hi%j`?{>i<)H
zYci?Le|t{8-}&5J1?hSThpPfCi&{Kp?VkRQbL&2d-CG~7pOw<nl&$n}<Md0slm2gT
zY}xkiU<JbiFPBpt?^X)GQ+TEJ%XQP-Nuu&!&)ZM>wuR|NPvXB>^R-=DMSOUt>T%@p
zEe$Q&pziKjc1`L`|5q8?Fz$fq=|@^K?3CXsB{(d37P)QvJ1wQgiNAA%V;jyZ@+T$K
z_01JAwrYLCwP?j(j~`PT?j{#6Osc<GtsT7DB8uNPb6t;y&C;KG^Oj4x&Tn&MtkpEL
zT=(8&SI0V@B=twPuI;?Rz|~~9#Bk#5Lp^hsA32`RYW(15U~&KRHa0<*@FLkSbGGmK
ze8Tb%pIP6^)aP&PEaZ~E?1^zd(EGUk!=m}E_l1m)cL&NUp2!ohkX+&Flx&xg)fyJw
zXK&0VU+1(W@BGQ>_gc@mC`(UFH1e3^>t>+5sQ2|9arp_Ic6W}OE<C&YxZ{V9uM0ZW
zLVYca3^}*nHBxPP*X+Ih<*Zwqqn16FuDNv6*scBfxqTI1B<FpYSEy{&_q+9w#;;R{
zlm6dfng71+*sp`e>C(R++wc3f=8@60E3yZd?le>~-ko^#YghYGgC#uEEV%Er^u1x3
z5#Ik{#m;pHEO+>4alf1Tn)x30?(aJ1db4BP&nNCYS6RH`lB1_GvyPJJLdlpnOH~{8
zZdBom^(!?kYkY5h=fmm`!B%~B4w9?ZYZ$tSEdOn@r|aAMWVN7|3sg<*f112~`MhzK
z?*mIqs|;VZ;%{5J_-C?LY?Pc^5Yo7EUHeOmJjO#eB)Zn+%`)M8*j1bGSCQdEGE0(p
zclV}HMuq>Ir~fUCt8+hp|C+z`%O#Vi<=@*=8IzlvE3XvC>1Q)d+4;lvqxRKy)j$8f
zue!cF@7dRN^Uiyi$sf!9et-7W`tLdG-zFOAr`y<`|MputZ^y&==WRZpQLmW$^8WPL
zvYWR1f1b_1r|VqvbF<FD$Irt~Zxd~vy0tp%=uW=h+>!n7o_@bkopEW2=j-yfw@m-+
zFp}$QFMh<JIALz0*J+gneG}qXH74Hh&^ag8Cg{K?bkI%V%B|L`Jxt9<S5DArW@6x&
z<>4XU`Oo&ET(r~jpDbL(pH4o`RhUuLZ_}MLwKVgAvH!BAv*&w>&$AU>pzS-=IemHC
ztLK+5nbtekp7WmnbGh-!;2C^d9>=V?J>}oiX#OSrdvh6mmfK9_v9{kDVn6xauFosC
zq@3ON<?s3UrpYt=mQG!qac+~^-_z#r{l(|mY3)t>_hQQZ^0HT1Hymfb^?ey#U!fTL
z`(?4yEv;9ks<PQ}^Y+yq?#^`hzwl-4`ng9WY9lzRFNIFG`|@}BrSJAtnp@W_n9M4C
zY2!5AmlIWIU%o%@{@l8MJBue?;C(6Ar(7BQ>q))M<a=c|PrkhJGBqSmZ1o4%D_fV#
z-`%KH`_J~X@Y^E>uctH`e0}-NU1Pda#oKg^6%p>PPxK@{9=NCaa`pa5*Y&>&Gjmv%
zP5pJ|;;zR5b-SJ)eH(dW<q^RrbvZA)3^rD{&Fg&LFi&LGDjg*gv2#J6)|RY}RMVJu
z=D5H@1rf=^oN0$l9oMKHoU?gZ=-ii*n?Gcq^`5uue(H|7trM$X_;gJVP?F$KKQwvP
z92dPGaxMXDjkfq{t}Fkzk9VPxR+e#ENZdE;XBU&7UHYPZ`Ge?@TdF(Ku1VKfv~}P7
zu(QtK?0om;jVC{(Zpw1$d3fN@!VQ8wN1m@X{al#wVO{6JDYrJaH5-1Gu;1dOF8Kds
zPfAKw{hy=xre5D27J4`3i|zZo?UUP-gAZ>DurzU2_?o3{nbkKn^>LAh;DjV&r_al3
zmYq?O5H5bx;OS;MaYp_&{&Q!aO1)gE_CW4a#kZLIxngrQl1?qSx+SJ<>qQfH_bsxM
zPbLSa?CIC7WJ^rTlrqkXnB^TQdzshgmENM9KWt9>?LYs_cWI2c9+YsKZ^m}h%T3mw
zKl!}sSXX`g_Wi>w2^(wle59Q2&({*V+EV)e^Zq@Sb4!lRyf{mx-{aQSE4xmcns=L8
zdR-}eypKz3`~FX+)i=3cnr^@I>s0^$*YEY~Pk)~kc<0mqx7-K$3&LIgy^jwK4K+2(
z`+dFs@Adg#US3`vru6rI{NMQdI&pg{7V<c`G1$m_&hPHG`}Jb+^FC?wywCs7O7!;j
zihh1}w)&av`^xja`+r?s|F84<`nbybv+sRbc6)!{w$G=||1YmUKf^FtRV{YuKb7Vw
z59d_B+u6VG=h^&!i+iq!@vZwhdH$a#rba5W&&h@#D?Yk3{Lkl^+~<Gs``CqSyWV!e
zRpGqht$lKuD$aWatSb#Qf?Xs^6m_#dZ#*dWz+BU%%Vf=Rfne4LGlFkixpc_XotuM0
zVb<2w3};!AYs8zBj~1Tt;$CSJdu92mRmB0R?>4-;JA2t1`<OXxy>nfhZqJxvtT6q=
z^u90iR%=~4XDhq%{*6wTCto~67spT5tKX|QvwfxE)v3qkrHKdb&J$Z!zK^%wD=*rr
zCM85F)aB%ajpEB07k^*w?e2GAp{Mkwjh{LAH2UklKA*c)pLeOivxB#Uyq@>?ENxa>
z&ctP~@8hOckIcQn#RsRDB>c#zxYe;Gfp2e|gZ=9`-ueHJX><qee%bit*JnR3mQ%}S
z^$C{Tj%o0J^(AEMGwYX!K0jM<t$c~y<NG3k&bhy}FJ&$d*f9CdoNdeYnEbr+-F3;?
zS?u*bZNH9~OffQ_>-zZem6gwz_Z_>NdG%WS(!iz6!TDXy=PK{^HwolLep+pknq#_l
z`)^^Z*^|@ue`9_qQUB<g{<4Y6860g41<ww#Ug49TTvVOw@88_P7WzfNH}{R#6(PZ`
z6AUVqc6uq)I0)G8XT5I}+x~sl-#y$+A}T_UR%jY(`4;rIc)j8Iz5CW=mp`d5rVBdG
zWNT?Y->k9md*emN5?PgG2SJU4u3l%)DPQJO*ft~9t7k*=p{%wk5$(;9Y0q~U3AiS`
zpZLru<w<4BlE*bhzPCkxJTP#zl)TQO+$dwsy=?N?%RgU#=d3&X{B1yrq)C65_FQpm
zhZ9>aZU61~N$-BT@0BY`M!ffm^fyG!nEL(XojLqZ<UViNqqt_rx|_8HIdzAYtgO8H
z{%5D9!PLbY_us4$VK`JLTm3w9S6sT3n1)^Gf)g2O2KRoP+WV2;Wc`dy*Eo+oSgbMa
zbwJEh<+U6aoFbP6F;($+UEH%S{eob3!|}P+-!E<FWt>~B<19RJLWbnh3^Sv(AO8OI
zxmGV?9L~sdu{6uAwCB$wu6^k)^RzD-E!oS*eUz_BX5ZK5`)Lzf=6G8-iof4cqIYr?
zyYpwxWh-9t&bVinwxj!3eBAc^k9#+WR;4af6&G~6*HO84#@X!T;I>|AZ`QZ}wrFL(
zvig3>+o<&CROUTz-rv~t|FF04ZDxL(f{ByteYMr=eqEmb@7~q$_`j0*yPr(*em7Zz
zU(zULef{mgDK+~i8cA_(_i4X#uz26Mt?O%_e!1))|LE_mt9kqXel!0XW1f3!%hmsP
zMfS8`e<>;|+S~WD=-A`?_rl}i?p?W@^>DxR^5>s7pR>xIcx&cb*?k{c^;z2gz0I%x
zeNHaz*5wE1vd!}DSRA~+ZfeS}(&JM<8WcGHulqag-+Z;2J^PkBy;t9EHsybUwBmwL
z=~b7lPyXC+#x>Wu`jzjdhuhch@Aa4|skwif*{Sd04d2Y~@8-$W){ou%fcN6w&EFMf
zoPIR@l6+qDoPD2;`ad++;&U=hzxVUyY76WC4jFIX=kKvNwMj&@$A58qj_>vV-~3<3
zzOM_G;ugMe-lXW*(U;4t_j~W0wts2$|6j*5PG2b5qSZUUD(ly!tM<!;4$k;8m-S1z
z{&M3-7cRdP-J)0fvzmX|{C{6|FFcjqX8H6^dEnlklV6^6UHbCb?EjWlA=^y)mo+?l
zQ}R|n-)sJl8^14~P|!<xalSJ8)~9y=<^48alYU8=y}D;nu3g>laajGV|NZ^nc9lH1
z5`0PhnM@Dgn!W0=j7sbM_wRoE^UK!t^{rMpsg6su)MF-IyYp#o#_v77Vf(MPzh1oG
zTXESAg&z|pGu4SZK2V)w#36fs(%<A+Q!HFw=FEs!dGsf^xHIdK<C7^zWRFf?;vB1*
z>?d?uq44ez-&arP)O;1l+^Rh@nqwcII%BENzn^CkLi+ke@|_9=V&WtZeu=#C;;aA6
z%ZKA-Cr;I4?re0LRL*g>#4&nr__3xfZ=;gt_9f*>o`1@BP5blLe>tYMIj8uI)^e>?
zX>(ZJ@?lrS_Cr@+UB2>vLH|+JNTZWJGdB1Z_V1dI9}uu3evxkRl)y*(H{9K!<RfOy
z_pofeahj~1>9ZxKCw8WOtdVR!Tc((7rnkG=Xk)u!`n=RHvz|Zm_EoJ}ux@?z{i{#5
z=(SvXy{|g+Ple$5f9IQ@*nWE-7R1WM`DEj!hNkuc;c6b4m7&#nb6Kioj7?&DSvnon
zG}*7_+_260bGK=k+Trr^eJgT};tWo|Sr`%e(?_k#ASGMWw?uTWz_E&Nf<9MUZ?*F(
z6t?!AkNkIh`o0NilV(IWraoK$Ieocg$nFfr`YZtt_aKF@XRgQ3%lmg!f3Zy9=fo^S
zz7=0KNW7^3R<%?unP1j@f<%1DMOXeC-)`+!{bAeleBbYP-7032Hrpr8Zoa<vU1@#f
z=Crd{<d!`s&k_?Vxc|7?HShhI_3PKKf3wr?*ysDU(UWhmipPAI@O@S5jcJZ<kMG-l
z|FLG?`9FW^zejD!xEML>*1z4^adz+LS$>bHj*&cHZ{8UGx>)S;pBsm}54^r(^5)A-
zlRK+gFNiGR6joohc*<RiveR<|!{Ti&Z#T-j<-_;u{KO^KUH+~YGZ82*bmNuh%&?!E
zm6f$PK>e}Xm+8xvD7ox)Q!0Pse)*)oe#cIZs~#t3SP2QumXcDAyr4H()nH*&)jtzc
zGq${M2QBk!%{jM*_D(%FTl)2))yp5=ar+%16=&ZgXz@%=@=;|&TEr}!{#nM%C#EaC
zeQCcj<H<s2cHb&TrY#+5c~TyK4gMyZT{HT=WWfTJS+gV6?jM@o&M()qEOM)F?#6Y@
zCIQY2KD7x=V*hgvpZoVBxw~0GJ8_rU%=VVqXStXjXeS%oOuza2O-QqV_nI3Adn7-^
zEnB#RYvP5_iGqPk!j>kiEA?IIyitwWr^=~s^Yav!kSLL!)0Rg}j?{K$$B43=^f=LT
z;}hrOZ!ViRPTJA7d(okyC$1-Tl2_T>to|7t9J%It>F2oiO)^KaeK`%9&MxseTPc+L
zImaYavO*#8+$8tZSzd1>ZI^6Qf34DDC#+Dpt!4J_iVDU3z5h15Md(R>$;$N8l92su
zp6!xgYIQpMubR}ikG^8H&rc=z^{iyem@})#kxjYqdyFkJ_qkoMpFVM1=&U`{clknE
zd?c^cyQ%g?!7MTbdvCSbsjuhiZGHd6H?yc`mC8HqA8D7eei&q)%}&}jRdUnkw0ea<
zZqC~zB^F<tW@~)a@!0zsovTZ>z226_!lB!q*zNmB)t^&S@#~^lhXf0B*rn(1nElr9
zvx!%Ty})zBq8A1lhX0~`xXy0*V4%1|Vsn&o>WrMa6_v(XcTdkKI3$%itGoVX^b@(Q
zlXdQVyd>52?b&kO2Ul7go0-(J54;SFF#2}=%H(L5r#%;nQ;z=Me0_#t^0r&q?#~ME
zRX(>}H0?2m)%#SZEIT&&J#!Rpuc|sdO*h&8_s#Ql<(HTFKF&?7y&4*R_gU?%V<q2C
zZ_(TP<x;h2^vZ*OK26_W^Z)ev&$sq}&zbw*Xv;jaJKsKDoc{ULxyA8Mzc%vMH2i2^
zV}9X(&Q;BuZ~Wq~9BSnj|G&37_wk1M|Nk2QU+7^!@XBP;xjFN>I%-M;S#D?P7Ii*T
z{*<#&>A;oD;KC`wRh=RF6K$9dZdW<J``*WOUp_E@58j={>k#eWyRkjc^kumcGef4;
z8&~HeJ#YKEPaHeXD8PScj?0x$5vIHBla1n?gF|X#jn!H|l^lOt&-O9!=giZBvtm3e
z_++=Gev);On7D*};Z47n(sCy@%P$c~ot7(WCwR=X;^DmA|D<?M*t9c$NeN`GZcLhf
z+bp-|LQr?qwnmF-uYU?ZKJ`H**y6p?mMUpM$MXMQ^%Z0ynsd|SmwrkW`+m37T#Emg
zoO#<N2czv5q?V|zadc94KH-#iSXs2?-2WwOBx9dFOVE-O4w_fCLvHh|OR4)F?ceUm
zp;9o>WtEBa;#9Rw95dTLxae9Qe?RS6?Y0)%-DcHw0*;;H=cj!6x!>;?uh1-C<!7=X
z=JTfh6u%R+^h0vTSFg8`+t0qMJYw7<*KAQ3HZ#&)wmtpWpTFnWPtW;trSf3hR+Ez}
zb}i4Dv}Nxy9u0##cgpT&<zFiIO*m*Esb>}Iw8MCQZ_kEwU0auXA8Xe|%{?OXwl%x!
zgz@Ww8dJV`+Lucl!X-{W7n9sQYwGz6GO5<-`#UD4uBdyt;*OMH=Ek!9lY%7;9^SwC
z&y7#)`l^R4ixdA%n^0)ex!0dRH+;uK&O^%{ZNIhhjP>l$FxFisL|6(|h|Uo6-jot^
zJYC0kY1ZYoS;u3!inl0lEK|Jm!N4-~-Ol2Ib77)}7alEH`Iu8`mN28a*rrf{6RwjD
zBX54PoBL$-wh7)#4lMS(VY5g1P3J-8unPT+b@B)0EDio$xM2DFviKa&Jb|8-*B!Kc
zMS@GKtEFrf=%1Otx9Ov6)balxRGAmPjLo0>;orNRf0s^=o27a&eow{6L;T<~MeaPe
zOXsP4mB=vbX4M~6{rV+7Co@d!FL&lMG_KuhdT?)1R{i^%99!Mf&d>Xsbbf0y8}BN!
z2@js0|MoY0->0eT10%}I&X;Dz)xVd#9#{R={cHH%PdANjTwNXRZ~TMtMn~^un;XS*
zpE+iTyPo{l81K=!_rQ?}ZSQvHd+vIEPo24K@eSqILZ0;>XWvegTNA&MPh~>Jjlz<n
zr_R2dZ}&@5B}&EjlgOWYJ{fawx@)Se5LtQlo<he`{k5;v*6?sCo?kxa__Vw1m(Kld
zce*s~hu2b_&d+bSS10{hA+Ijvd`CLb;r!kWQnzMFMy;tzxN_stbA#hvvRnTtPkow@
z{m$W5^^cR&ovOGm3w%DMT$FV6m9N6y>z^z;bQbC#i23{@_<Z{kok?CiYkEU{*RI=d
z`y_6M<fJJ*C;z-XnR+m!>B+~Pm3D!WbKYKjC#T}L>PXX~JssB_Sk8!YE#JjrvBL6l
z!vgJ2ukfn^Uk?A^vJaRbHc$A7zwqSk7Kh)cI(Dr5$kVxqWvBbHHz@~nT%xm1SO{hN
zE6=&wC%-FVjm0YG<JI;PWxN_<XW#!h^SboMX@*|B5kW5^mcL?n|5eoGis|>NxO3Vy
zjz;3o9^Kg3Tq71G+y8OzPGhU2JN!4d{<loYu;^Kyx7baIx$u!K&mr@^?5oSxe3`hX
z_qkR6v%>}tor~hHv|PRPL^<-LM*7QpsXx84tk+$(J$Y@0XxmiFwj|--=Va~fq<@(B
zMrqND6q!5EH&zzqHTIaDJ6nISM51Z_i-pYf0k1nd%v9O<d;a&#37-8~P|);-EMq3W
z+~IGIdXpCITwcAW=9~}P>s?B_jQl25O9uDaEV8R?d%T-vsmlD^har;wmQ9!Em1gg3
zzvsZw*}h`JTa8(tQqHi7%r4apo6~o0@w}zg9Ddx~Z)Y&Y8<#6xee&B)cArJ!q^;?5
z_9(ovUbpn%y&0?G9xAU{{HiH+PfyF=`cIeUEN%OAs#^7zZSJb-ebtu16;Hp~*2mX;
zJo^22obc_b;c-8&|9@v?U;lLT|9d}d=kNWrd;0&i-@bgG_xXP9yRGZL82iq*s|`Ib
z(H8gnpZu(kPquA)Iz4J0OPYWs3qwxY>8Sw;%5Ix4h9qgu%8+6=m^FWr`;U@+56?Hu
z6|9I2*|RmppY6*6#p}1Cm)r?EFCcXHP*<m<)`D-!nWdB5UBc7jl=i!LF>wX8E?cTR
zSEeo5H9_1bKqt8-C6Ht1r0w-Zwt^P3+;eyX4zxe;^_Xheqw9D+Bg~D%#qWK$c>E9l
ztmU8QPcum5oAg4GcdDS5<RTWwy{?})KYi)g^+!}g|7fY6z*j$CT|QpM6DA_t9E*iR
z)-Y(A>}a{Fq`F3t(LJ~8Len9S^(t@cjy0T`B&p1E=zQ_k{o1~(S%2h2wjHs&>^EbU
z$o%m43AY5a+D@j{PifB$T({<J<;*40M{d7PmVYGvxIi_3NxS6c58KNfD-`V3S#04~
zn{&KQ`l)JZ*?FtC-<20X-<#U^$aqC8UsSrqo!#HfXBbXXI9#>1=b_A|uW31^k4$IA
z3w*DbFIfD&)nisfH_Hu?XB_%zd**e$HTrMhdGy~-5uf!vp<Wv=UJLX7utREJLG8Qk
z*FXG8IAi$yjq&RXk*S9>xwp^D%*eZUs{i-9&6`qBdYC-#w7yv`xbK`ATkwOV?I+_x
zp5^?!*Qm62;qSdp?YANda?a_^Sa@~k&tP5E`STmf>vu%U_bz{x)s?(A=Ea?u>Cca(
z8)dT^p3nJk!|-L-Y5g8Ap|4Lq%3MuxV~@Cg&&Ra<Y;s@r*`q5iGVVKhCHLk-CK0>b
z=Za^%xKmV~b(mhemhxFO<8X21pLP2cws0<%YuVs(@UG(F*{4ta%6)IY<I(@@y6o~F
z|K;QUU+76cwkLSqxysMG8>6N%I!?E7?PhM2N!j4EiA85Zz@z*kExX<oZLjAisb2Tg
zV2NtnKUu|kT}O3)(m5+PJ>PjhEroXGJWxmwa`dbcn5V#L*YeR>YD-O*e6hcIqQDFv
zK~s6Az@FbOIT6g?U;Mtnr~7zfM~BKx8I8oV6Kv+}Q*15veNZ_;ahi(h6oGbW3*|j^
z54Xp?x8J&cL35DI{FPJA+>!KfT2dR|mat`Z;@gQHnuTfgCU;q{9yloLDn4_;_pC!3
z9OusRljeB0N9J_u?<EPGcjp8-J$tjJJbkZ@wlGU$(Z)a5cpfX)teoq`<E+)5(V8Mt
zJ^SwRumuxU&V-$bS9+zT`$BS=^18_n+nyb?k8FB-(DQv~aM!W8h1-rScJ3<Y=9TaN
zx+A<N^-`XJ&iNy*D=WE}|GW#h9C%?uz7@~p0{z3B=Put}?jiThnw7K8o!4IO)xDkR
zVde&3?&)@|*m7gF&+DT29=S8>dn`K4>)d{NHONcr7M^h{-TP+dp{C!8A)EGpo3}}z
z=X~j>Lm6*4i{IDz)TDRwZRKYb&$+g7d10T8y--auL&vW39edAxP;e`={8J`f{qM>-
z0Y<Kxw`;SW?BiZLy<E|yVsDz|j)m#-RKHZ+yZgSft-0#2Lqg8OBNsy?)MaM>bM6iC
zGk2`{ais9aI|+WZlug@mjk$i>RIsHx#yGNAoLJL;bM1^;8!qPa>Iusa@AHevE@+>+
zYq6bjb+gQY`??{~Csu8=p0929<KezD%GydV_W1AVyUq8<*;uZ8A?JU$Jqkk8V$5xJ
zNN@$UO5I~gxOO$LQtY<7dc(497r72h=gLtiGrW^{?8m~ER5{=36&I=-J{h($#EEFK
zeyUpBcm0a&qhCP+A2XzkvH}d+olBh8s5dCEd#-9>OS%}(s&h(6j4^4Rb;G;)%xqsg
zO@EYsduz?(w&UuQ<NQr3lP`X6INAHV>igTNzXCp=()q+3GuwN=aA&kziE5l=mv-i@
z)-Cz_?N+YbX?Ru0>z3Z+W-gXa*43q1?3W+croKO9lA`finSar&Lf4wD6B8_YL|LS}
zmc^W(cA+alCDx~Xx%dg5^{X>gEEEs#EI8x5=H{k|{huWavNEiGuQ9&#SLAEX%5~1d
zftSKq&v5kn_$e(biSwNKck*&Sf9dUcDoe`jr%pIMV|$LY(}S9wdPOZ2p*-*W-LFn|
z(%Sny?$f%CL)pjd#S@Qu9S-<?!9eld+#6qxJGZp)$<2|gedJj*f77#qjfs6HTT%<o
zzDe~=m0Y;-Fz3{#Yd%)WE>oM6wqU^=#}eLTGp(MjMSnje{#_9s?pSavkt=ADu;>!I
zFUu~l#4MNECbjU^mluVHHT5sMUfvWNxaOMesb6-Ef9{yC+y48R;4_<|4-Ru4<Ys=p
zH>-qYev@iv)t2MQMm7m5^6L`XuLLTyxn{SNzBX5k5A<Z}jpfqT?%b7oW?{ry<{8?`
zG8Io&1ZIAorW=xd&go}!hjz@#*c7=#oS!$Yx|Fcaw#9faZ-gC_@>{3S2@^M$Zag1$
zY1&cC{)dO#ghYZpemBdW@cp*SN&1=9`l%;RyPCYujGa;cD&|j5^kJTBEv}0^is!8H
zS9?=ksLJA)AaeiBlE&Igalgdgu3X1?dA=A^>;8i!%CUaCCrNVqdqrOh?w@EIY4N?s
z<n5E258I~(YFT6~3KkC1=<NFX=iHgHIbj^;ZOe_-*q7&Po;ezGnOQx|#$nfy^{48L
z`u3d{`<DN<OZ5F*o7!Xf2|L!#`_Xy*<L$=!iet=n?N6p~AGleb^5n$9%!irF19;1$
zqqY_?w{li5KYXQm*ORm1t}T-jeq6WzZ_4}1SHk2jpF5wNS6Zp(s`&xar|ta^bZggQ
ztG!?EzHiT%zT9n+!Q0BsziuAQyw?<&`Q*jM8FPy|6|84W3$iRf|F5m&X12cX>hKr)
z7Y0fn<i1*Mc6n}z)R6*)XH&MBRK0j`#cH3X?dBZOo`99YPXwYJ9VD+#(G(88Z#Omb
zou<O|XSyOTF}~GrYYmLvTo#D(Z4kO+=JHKb<>5`I>T@TJFV`)4axMQJo8pZ*uli5q
zq-Y3;1YFbD9{8AT`Arj6Y3nkT*JfNVB7Xgy|K2zHyIkKK9?yld6+Krhnf=67eExJc
ze))OltbgwbxgIdP?$hJ{9_MxA+kNMBN6fySrFQCI{kMDH_bJaUy>?UO1Fy&Wogemm
zxv{u^Y5c!m<!iii9j(s&cgTz8iYa=xr{vmC@yQMr^Y*m-+LCnj)R)cK_2&v$JS|Ex
zssuhO2x#8@Gh2E$=ZTA7?tR~*y!XAcyo#r|@-)v0XH0$UV!}O+UH9F;Px0&0)H2S}
z19l(IzxRs&earmPGTGmYPArLv&Ren7vSs7+<=gka{rd8Z@wpBm7wHVgf467X`CB*C
z`YC+#J!{g$e&cxg{?EOc@9zBk;{S?0XUfv~|K6l$UVQ8=^odh^Rj%WSlsg7<i~a0P
z|6cxmZ)zK_v>em%#aC>0|C%L#NSfo$gcqm%uYQmy=P>xVI{u$d$D_JM+}{r~)E9g$
zznoX~T%uj}r&~`XSI<<DlBMteJ+O9(@Kso~QRQla)UR{q`(}pa-V&W_K6kl~)7$e0
zW}dHm)SP)QbNTXnE@pa5*)J~cmh<-(w{O0DxA?P<&Wg<Zd3Q?gt^9l`eczv>8O0wj
z9PVGDJ}+icT-C>!A+Ku^v$!;}_Gj%rT)3(JRq=d<i02-gW<Ct|x1G9fv2jMO@ENH&
z#`WqJd`=;TVNL$^j}E{5^Z6YAkE%B()h~VBa_)xv=RFzhhqlhr<K{e}xnSKrmV(Et
zzVDfR;!NY0qN=`Gh4p@0-?+|hl=Atd(DP!?^}TAjb_E8!4h^%6tNmWx-<}`!`BHbu
zYuPzj<@x^EmigJdS<V@ulb`I|wnJchRKgawsq=~-?mYNMR4=M$%j1Aqv!gR3wokw3
z%Pt`HV%Dirwp5-M_rE{bxqjyd<1KX((J^6PW=_@D{r~gC#l`2|2VZ?Yk>P^y`p27?
z|9|K?ej$i+=dw-L_rCk|WmfUIMO%&h+;@raz1Xi~ySFA+>J01l33Fo-_4t>*@4h(c
znE#x%6kAcY#Ph%JY{`4-)$xTzOWtIesQx;K%PaYEQx7ySzPua0SM6%4=<=7w%UnA)
zC!SA!y=>8uHQx0*|MoxR-@vdkt<RD>ZMm_(t!1yAA=Ap0nzsDLx1Bz3xVc$v*-;kF
zjvHR7xh~7jF1hoY<y7gM>T@$Q9rin}jQ`(gVv^nae*0T1mPt};*&a41_)1wb9W%Fz
z<y@?tDl2Q;`C#Y!{0zG<y*D?rzua~FkINM~p;wmabG^CWugb8y?lbSuwz<&>TFaN(
z-z((bDfWYBOQZ3QS?8NBKU@CLWB=uhwQFylSh8<&+S#U^Z+*7DE#b5cn0@chx9!XK
z-zn1$?Rma*;o<hm<TICTmIxYrs0=>7bm{9dck@%-`nz@hzFlAM`}o**U*Yt#{)ZDX
z+RDE-Pq-acb8U-f=Iwh`xi2!0dh54nYI3dklyxL8-qB)*(R!Azi{*c)?`r#J5c};~
z`I5aJ7lW7ic$@$GB>r;o|9>A1WM95jSGMl>vt{Pxpy0O$x2*R&`#$4J`sSsd?o=9I
zmK1oZwdEAsx1=v01YNBBmN^|sJd`%^)#3YYti{(%3f~+sDgEV{v3sgOwoo7E()~~V
za9`S&D}AZWw&jM<sejY9@7KOt`#g5dR_(L1%Zp5;LVg7%g{|Jj;`IH5uy;`UW|sM`
zAMI!N*S->#Z+u{SY0Y|hpNxWAdor_EHC37mB-wx7(|t*VWB0=!+yA{<_T`#+%sjS5
zwbO3f%`wc0GnZSt@!f}aTMDP!NtAJ9-Ri!^KYe~>*r|3$J_&;fweLJOTkPg7*(iH+
zzfJDF>pszi*TU{kOS^1XZZA0X{m%!#4=3tvmN(5}IjE6*=^Sr%P;$2HTESC6shO-&
zthMzY+H3z6|DV>jIevHf+a<Dp7HWL6tUq_>%Omdd0jkZlZ8!R7ni$I7*k;HpXV_!L
zTD$mfsl0?seU#Xo(rYtczGQ#ro4jJFhIrhz7n$98%T5ZjeM(Q2vaRxw;_z8=Q`V*4
zY{}DZc^~QT3lrP2d}s3{{Ly`1!)x2fbvaS$jOit%eVa3*tv0OFv;FjD)t0R3X@R|!
zVO!l5I4phdiu9WJEZzC?!L!s%gSYZrzj}RYX9nM$xAuVt^TYhDFVpK|`^_|N2T8R^
z`pInn+GW1?pIT95(XX%X|GO5f=YO{Q)?=q!f1XeCtv~Reub6V9^+ICvujQNl=koU{
zU%gPXYU)3|&>2fsWlY}SoYeO7RKU~bEw60bb|&B36FFllo4fZTwW7>Z6X&phQ|GBp
zxj%(}vtj#UF_#thHd|knX)Fj7_L{ky_1NMgRy8jaOy<O9s_%8=TDc?Iaz%WWMa0}T
z#l4Ih1Z@^fiS~OMEB%Cb*^I=Ot4dp@J<>VWuVVO;KUu;yNu=d3Llno^GX}eRmNy-c
z;>ZzQTKj6Tfw;I3(=7H)=jNFT3rD3z1$e3dmRy_eKFeZPe$>u=d@W`UO6p&w@94K&
zs1q=CU-9a?{@b<p`ZZOT2B-6R_1kUk4@|tlv#4<;Pw~S8jLjS&FT8$#zx<x%(ef6X
zL>^f!e$i#z&*sc~_wRK4#Rq+dT-cU7GPAoLnJ?vIyHo62jHFRniPY6)Wf!gQRy<z6
zLc&h#>^wtZxA-g(zaKucI^G!vBtF?u_~!7fEqRY;eYtwRUhVI@YxWoa-I}>9<g86@
z`h%IX%&%UlQ8_!~g85x9+4cOjPY%E2Eb6OTyzuL!pGEWZ_kE~Y)pX)y0^2wFY0LZ;
zB^{kSLsZcr?9w~tL_0~RJAA^cm7jZkJ|lOo<i~`AnWv|n+VbDvncgB<)8?rG-T6FB
z%@>1QQyy$D?Dsuiwy@D}0q@squhfGQ=R3aSuis(oJKx5R_nmI#=hWN0S?wG7w|&WT
zkdU~w-5@vb)q@v(E^%jHEUaBD`C!6A=L<?N1&{3b`zv&*VDj;$pVs}&Jp1YD8%NJw
zZ~4oY6fSN%sN>Z<^X2>O#j>ute5JE5_ex(i@10?#Ik)!N%ZKfIp1qR4_;07?T>ojc
z-o?Rl%GdT4Z`pisj$`rlc_BwD=N3JinR&ST{PKNEl?{yLmc^E=KU2f?c-^b$slWOq
zx|TT@@abMiKRb8&w>NiZhOOUnv?AH6V8XeD1`ot8iI_O@rtuoT_P+G``F``Ys<(;`
zOsIR=$h`ZqPs@r^_x3J|D$Njoa?0}pJI|Y`XSQ!Xa&`K?Kb<9~-<Aim?zQ2SF>9N%
z_0^Sjv-{7cyuGncv@N11;rf}Ism~r9W~r<BeVw1FpXES{WFKo;_9ixg3Z|@cSzTIZ
zAGx|b&+K{{Jv;E;wi0%8!?Nd-R$R#|w$Uyq4|EP(d+vp`Zhh7!m(8uV48;mX?tFsx
z)o1uM{3xvZd)RoMhECU$yZH(KueklMl<hq|&35*)IY!dOms_rsADB>bTDJV5{mr?{
zeCEt?OWw8P{kdqSh}+S#FW;J~eQDL!*_T+K&z<Tf=y>_w7R|e#k1R4s-Sc|>z4`x2
zPUi<_rtaU8dHPyNpJ$$Z=d4tPvjG#{A9&}bqA}^(j~czRTmF@tzZ)VYF?rSZckaL5
zOkcPA;j)sCtm#WEi~ZRy+zwiAxA)SDgUOdYFE3wio%h=~@>+<ILc>CR)8+FH=>+<{
z|6w;}+f0Kxr&|ZV^8Sv#+#0^m?Cm147}j-b_8ClS7HG8Uk~O<>t$mt#>aQzXs{d|Y
zDG-0+_5B~W6fDZ`6lN>QE4*DM?`7#x_J5K3WmfUn2}L{hr=911d3Va3`)w!FE(-TA
zY@8^<Eg03e^TQis|D)m|yp4GsUi^E1A29j0WeMZnl^pFMdY>;WyXQ0eiP)sl*Au%|
zPi#7?Y^0R^|J>TlccSaP)93yCS)%)Fi}DlOo04D7?SAjKe14VG!^h_xKeV?!iEdH$
zV*g{l|NGw#FPVx<QyAWgUl365lWyKyA78@sw)N$To;dgXy{}f4eAcb^;7&X1`Ru~9
z$qc_=EK+?rXQ%Pyyj!jBm-+nbn7BCT?YVm|OY<#sYy1{pe3bX=>DQI=EmsA;*jjIY
z{8({)mnDBny_>?x>*hfXoBTtq#1GY+exKJG`1RS$y_X&x_4YWStC&+4uOwsgC#7sj
zOu?xsCY|3H_V0MtW|DDFMQSDQLYXspLV_1J&Aee(;}opst9m@!_t%O2wF;&VYvL>F
zO0!npWK7ObZ_f@_;pShm{>)l~4V4@wud}W#iF8(9uvOMOzxsIS%ayME3o4&Q8>!ls
z+-H7yg|%2v=i1VZ!fwlDR~sk>-}rQI|6g4nH|Iw2=HNd!H&hy{EuT`B^vmY?H|xu%
zI3HgU<9Jh4bS`X7%v3iX>1l1>)k_%^ERWbkCp1J~%ROMT)3*0uPtA@6in?`m#%ixZ
zFS2e~wW(aiVs+wrRr$P63s!AuS1YLXypv-eFmK)8mtS9=x$NIO@oMTm^K-?wx6L(J
z`^sd-J!@YMwPz>4Eaf_|BxcJVN9Iet=Jy2!8*|;YF5NI(?3_>`xOV%$1Bo^DM_2Zx
zyv!8VzU(diZRt$o<BK20&-?e*`@V}d>-kixSyrWTr=}$87|k<?UER2N?P*h<r+vH1
z4fY3g-Bh>jidZkW`OB}BoPsZpm0uK?Wd3&6)}4JdYZ7dXWb5Zw?6m?{d0UF5ld5NI
zviRz8<>!_cvSuj)Y6}i&{5ML=v6tE6eA!^h{yKpfPqpK&Jn<87^lUjgP4VWwf4$+4
zo~${c#VPY@x}Rlgf>e8C_Qzy?_iy_-+d|TP->PgCbxhDmKezR5=3}WlpICI})L%PP
z^1b$ZYw}eMm8-vEBu*VERKC1&xt>q-g@jds@B5WZ=e3#a6y}UFp0sS{zYO=i6F2<M
zjB9H2oo8eER+azxfo<ZKD#c@Gn616ZvPobU&!x;~E41`ISHGBDB=Y;umzlwZ6U3MO
zveh>Hc-F(ZEcCJZEf@J;rxb2f3atP2%J$`yo0lWw*H386owzAEy|n7d!rhmx?|u6A
zrTun(t0d3jNzTPq9p@7t@A{f)(Xzi|R_WQlzb?J6OTE>SeEW{7H?QjptB&mI*W%%8
zlJ390{O9NL11H`-yD>HI$65J9-vhifcDXnSmOgA^%{+Xo^oPl+%Qr4AZVJ3UsU!Qw
zdcRkR%Ew$(X0G4(*zNFvvdIVUwXDpH$a+?;%JcjDoBS)Si<ev!<k)fRq2}f^g}YLD
zce=h^;E#_CeH9!!DQw;C$>)yE|9s~2`Gm5iD`n5W_RUl{TYEcP$3Hbj`*I}rV|~4~
z&Jq$+*8P6jEAWi*%mU+8n%~`}GaZdLEY7H`lw7vh?u}#Itwy)7W96-LoQ2Qy-D-Sk
zdCUBExoD~S)+v^0th4eGe_fti@0~ukFl&|NmieD_=gxSqbwT6%@}hHZc0QlRm~QO!
zdc_fyvh%k7E}}h*Zz?TqXRlF?NSMIXQh8Cie{m+Cll04}d;;(H7T+)HDDgbd@As?b
z+Y^n0QeRn)Pq|y>zU#-X`A6dVs?!RsI+eEOOW6wcO5T@Hdn7i;&PVl6puf$(lvN5(
z6ExH=@FgtWx=iEh!d~%$vjIjw&#JCIV6(DeNoL;TWwI;f?c_gSJ(cLC`PQ>rOn;eX
zlGAF*DQ^8TCuj05y5z2%w(;*u{bw8NLO3(B?{EgM^ZS~S^uFS_^rf@rcZCl5$)71Y
zI%RFtrze+8W<+Hs8~hdxtW5qq%{24b$<LRHy8iM>b$mO1&+W{Ds7^<Li+Pi#e_(wl
zoyqaKRs5y9QO`jIPE)n!B%}X{Vh1x58twGmk8EHIzV<!&vuCqC&%BBLsm=3${9nBj
z)UQ)lnrmQay6p<9!FRVwGJHnU13zBl$#{GAv3vMZ>wn*5_S&7<tC+;GD73XI-{ow>
z&*sB!>u24&7}?IbKqvRc4z0agvV3Q?zs$S8Z?3>Pr!$PTL4s;K9tzk`yr(hqp);pK
zMOAQB&d13rm6u*{wP-hGd_5!=A91z4D)0S~90tZlPo6_-!abB;_}+Mbyhon<@xm?a
zNA5*se%m;|>XT-O-GcMBJ*RbM1g)$6G|}D3*m(EvFPGEVCug<%^qp(VeS2SvNw<=;
z%@U)#mG6TyylaD{Zw0XD%Im1zT3??j)#w>;c2UdEtBaO?c{+>zUDTvgA2{z6K99ec
z<X~C1%y+JkT1TD7sv}APGFuHf4$r>#h3#1hkM9EiT`!;AcXzoZz+}XAF~TqT{wsxF
zUe9Y2`NU(3A~RgCt*_=tihTV`!a2<}_12Ut^%}F-4R4*A(rm~c_ibAJqO)HUmprL8
z*vrfK{OR7R<qOsMPaN7c(QW(tmX8Z6|GZ|mpD-`MzRgi!e&U}Zj(-74Yj+t;=5gM9
zk!49|`h^Fpwmj@hzufI_FB(<A+Q>RhYLnjmge|(VUsY?K-Q#@`&tQ0$=kPsA&-wG*
z?QfZjJDpJXn>Q(IRr&IZHrn%#+?&?s9I`2cS1oGsHc!q)`@Yn_I?`h$W_&&2Tj;TS
zT#E7j2ihGupQc>AUv^qvxggOduxQ?4i6wuGW}KYy&^g#t$~V`S*=L<e?Ze{vUgzyU
z+q6`BR3%+JY_Kx!$F8d7o*BBaGrEd1r{41{dAcG|w1mf2ck1HYu)?tOHlJfMO0qI9
zFZ<&8ch^im{)-aD1^&NY)W<YWDmGagv)Sq^yS>)Oc+Tm|&&;0us{D=DPJ<(A*EY*>
zAGmt|50~2d+)VM(-`jHU&uKdlutv>Re1^8Wa-hS_R<VdX%T@mVes1S^e%7@ulmAwy
zz1*C6>Bz^#Yo<#V`oGUKnCPTcdu8dIZ?P-GL#wU27tEK=-=W&;T)g>J8za-R=P^}B
zTQiNnix;__7f89#=(+CQfp1^hwDo*XPkY3C<j=Lm4Kqw~rsf_#{8UIV<zUj^xc^IJ
zjyf%4E6^5^>PlkRSFq@B<gvy6{{I%4iIje@nBK%86<9rK_S}lSx4^a0mAIVDX#b4D
zXm8uAi>6*-FlZEbpxr1a^4wJEW7x9ou@!>8>!&SVxrTLzw1MIm{(9e*aHhPlg1i;7
z6Hb`9RloG9-}(7n$tBO_OV(|(+QRYXf&fqB)c-4f+|=%s?Vn<vY4mU6L4oymGxgQD
z8)IKaFW>!mR<=R<xj9?1pP#zo5D_9b>oDIL!Dnn=^_JI(w_Ny@FO<)@f4$-2_GQb(
zvxQEa;riLq@&4{s@#x=;CL)hsmh3f}b68-*vSvvk*+qKMQ_i%1^yn$^c^z-K-Enrc
zB+K@y=L~;jUq{Sew(d+ypvQ`}f>{qIJ^lRQ|A+kR)0|(<z8=T#ZWc22pNGMZg@=C|
zmd!UP4RLtGR=l>OCgc6AlFRS&ym?y^X4^zYMv6{!3guunQaUc%G;QHcW&P!<wtp_%
zzjR8v-dic2Is1I0VCb=1$CKZMaCN*Xt?TitF3ZfT`f%;G;dj$Z*_qb+R-Fs!b6Z}|
zC#vx*nscJ|vHtDTH@ODQ|HKtl{<wIfM~3qLy~n;*&o4G#mHFw0(jR@VODyIBm+xM>
z)sSYW^KA|P=XI-QoeTLPGx^GeMwf?Ar!0|Pzuz$S>ooIL`?Y^PxS#F4C{VaG_j_M)
z!Y%9aytMp}k#BAukML>VYaMWXg5RO%sVvC_anFo<YH#nz3%+&jrupA@-?uLk4L4?U
zVrsgmz{HxeZgbk%XLFj*EV9h^XHM($*}w0-rO#Y;XXefMS3W#koD_TLli`-NGKYT0
z|NC|LY`sIkD=%d?e$VBCuWWdX7k{v1aD1kbcCgB1?bqyi-n?&FUrv**cTYIIj^o11
zRs|CdH;p|vPlhaPdh~uyIcHCP?XGvv?3q9RK9mxAV9s)%nR3+z0yeKSe?@h9ZYe7d
zyye|+R^G5wOsVDV@iX5y^4Bx$kz~+G^xRN%z%qTg)R~#f&(^Em{c~LRO?>gL?9*mt
zoQ7xSsNY|?vf=%+Q?3!V1(S|iNh!|yD_h%h;<n)jC2b?^WfJ?=3I=KNc|4HXT)wH!
z{?Xj~25J+!CzLdO{G)&2^Q%7}`OjCd@ks~VzIrY0(v3OMcXm%Q(tCR~&{W|7Z;$4|
zv_BUfh2FT%effQTeessb>s$^;xCPzHh)R>U4U(5~)$^FzowD^u=kv?om{~KeCoQ<j
zGAl~@@+DF0!~ZXK?u~PqARr<Zx@4+;?g5jasmFR`m>SnEDEfNf%X0g>Zl{}Os%$j<
zRI|y6LviV5=6?%J4NeqwsT=7#rGNHbeQ9yOzW@6raWU*?AN2`}mh&81S$1K4c<`;l
z1{d>ZtA1a3mMmTV#y51YVY|t77Q^0G#}!T~L@C?c?ki*exR~Ab$@VRROnbARtEoJY
zG>GU}FZn}Y=ecjozC5osG(Gfyt8h)$v<=EfkM+J*C|K?gGb_0^OjSc;jYs|7?|~ex
z3QB>kjfH>be!nyQoaJvPnNKqmc1DSXI!ww9G>rWAW2VlR8*UZbJty(o?X&nRExJ8A
zn$O*6h1t19m+oaMUCd+8zA@WIi(~SO<!QTSUlZD=<ix3@zVK|TC%<%%*Nb0fTB4sh
zvjg_&F1!?Mdh0|4*Fm>9ZvE%!D}KxW|KlWJt{U@mN1DaiIjpUp4~r~5uXv4p@y(sP
zjsKL!$_mVp5pMr{X@1`B))RXtU#$Ci+bT!E+&90LJs_PwIMmQluKa$rf677ok54|o
z)Q&&&<@!AV9<3HxyZOf1DZl=iT3?v5k|l4gzFVFe%dNZx$Kp#jofo{8=<?tMW6bZM
zTkah*8V%W$BrGd;RH+Mw%}}^_Y4ayD%Nb1VOYZ+qV^`bBHbbHJ*Nq@;`874~GNYpB
zbe*5{D^)st*`>tA$^JF9*~j+WxS#YbU0!uzovZo<ZT<aBZ+U;TL{=^PdqR1((aQQ=
zU;FlKDSvOLHEHs4W*fPTwGYdsqiQ^#?2%o%$j#1Yd46c(uWQ?<3rR5S+0drcD)BAP
zaM|wG=W`@$LN^<?_dPv$tm~`G?yp|$GqxK9drx_ipSQ1dS3>-uH|}R09el1Cr95aT
z5t_Kn{LUvC*<jmD-*lr10ta`Pb<6Z@@-dixuHZ03edC*14~*U(H+2=-#K;vU9j@@;
z<i*b(HB%Tr*0vv-l7Ew3n!QT))?U92!t28;+5bJ1JbyL*XIAKWxxkur<<Z`UYYug4
zuiy%BF^VW$wf^MKC&%}f>}GxKU^40A*?p5e5;!y8N_blo3La(l)|l-q74Uqb`JShX
z`=hx%JJ<w1h6^$H+Q0jz>|5MdHf`GW?c2iy?P90JU$|59FZF-X`VYD{tl5vTvEIvg
z+W#-slJ$(@_6e0D+qYg9>6u;i@zm`69g{Rx>T#KuPfSXhdvD#HU$>g`wY03vX5N{7
zsZY86r01Elny-yNuQtDL(0^*)$_bZjSu=cH1<bTol<4T3$d|udx@D<^iq6q>@jQVq
zYwk+_d-{5M%(Z(L>z2&rxU|^SW`D!E$;nc$%J=&oVW~W*%XR39*p}KC&GLUmFKK&)
zt<O4>w)Lp%(RN<;_3Ll{-u7otva^ENHz%#!{MDA<rfskJaXdV>)TIC8j4-{sf-6;d
zALeD+eR#Lneb(uwJi{#a>e_P`1egDLwfp`&S3%}ki7O9nu=DZWxw|}HCNMP8N-XVW
z$peR6=Q`)&>cEQ)Yp?%%VZAnM*(#2#i9M~q%C2wL<+a}L$e~kXWWRp%R@?m>f8Ka?
zzV2Ic`^0zs7q89AwUUwy*l8(ySo*cud`9ELDf~+hK8^_pi7Ec58lJar0{@LWbNDza
zTr2gT-JN$oX!l2+TUG_@r4~-|e7EsovVY~1`}TGd6OOO5S$9_6rXs*G{q_Iuy_*>}
zthTuSZ}&U7^6xDy<>l>MK})7=yK=X+u5@~R>olu?H4cU4-cBAJyKkr6{kyK_{CnH#
zmz(akw3w+JxO4XG-tTiPmCv8qV`qH!rSI10&8~acv=&%<|7KWLdbLz_dnr%dqs{aG
zIIQ-WA=|YqsV3lT->Xko+qac(ky+QOWfym(K-hTGul-+kp0CfD=(A&ou*lAJ$rq<w
zyd>&<NxfJ5m(MJv7X_``w|n^bzb!v68XmLLW%hBkmvg2Z={l8FnJY9&DtdNsl$2SG
z+xc=6)9u@qq>EkQSpDlH`<x#azBK!1z6&_A_>9vBS4Dx>YgR_o$F130Ii*Q2NP5-v
zW!v*3;x9~?^!s<PNOp0~8dLAr89}$KlUL^Eu3f1bEgnB<?&Qc5Y&$k?W0T)|GShYS
z`aPeD_}*R0l!)~-tX-CE-SG5uy8m30ycbj78hRRQonfyEy0wYF{>Lo&Rg;6BXbbgw
z_+7ej`CIcz%h0FU>n^O^@3l<z#;f|=(^qU>Ke$|HTKdbgvq%2!0&byMv$Kz12|x2&
z%*HYCr_}t7F5fo2^O5<rG{5%q<)>LOPF2}Dv*+HAE;bUG!B-x*&g#EHG<WrD=~uCj
z7hC^bV7p^?-9zJKbLOwCHh%gqH~)HKzWZ!;4VUTjkTczSTcTU0t@G1e7<%B~hQ!5Y
z6^;+Lh6`4lHlDX`)vItx{%VOOk*92K9#Oh*VO^zZw&AJ$@skR_yt;64?zBA<EX4oq
z{gt%(UfF%EpQc*dd5TuwsB|b3{r@36JNo-J&i{3H_HW%9u6cS@#-<6C<&06@3w?Im
zF1~0ybLHQEZ-U!)3g}OiGJCk+P?RA)*svyISB_du+5Sa8lcR3E=YCPN<fzNbKmXkJ
z&i_;X=*8?9)Ah9*4_%12tgrUHx2pNir}ec*qi?6(zv5R?81+DmN7LH6TKCi2?yqvw
zjDK7;VP&o5o;FjKb^ot&w@;H-%s80b{p-|k)!03k^Ic3%nwwj`JfQsB>-1LXs{1nx
zW5O%mzhZq?CBEWSFkAm??Wc#=%W8Tl+4$MM_;7uR>x+j?9e3{vetp({@6gj7lI*{1
z(>qr2vuynR@V3X|8*ML^u0HNtUAp79>8H1T_4bEVl=lBR<9}?$@)xJ~yn461y6(?p
zE3Iu2+<jBKE`7C2O4@HX>6YxN&;R$P^=Vv9eB6HY^xMB@>~&KwWUu25NcrIxx9Rb#
ztI5lr@?OoqSEU+qU8L;k^Kf+$(Ga)rMgJd1RL!bSzH03GW8Zw`57W|YVtIS5#I|hB
zf3$x-v;3;>=bRptax5{HT6!}%AWr?h?YaDN`3mDxZ?#UW_tMar!0`Rn_1S@C?~M+>
z|F6rGpLuNZgsC?*ls8@Z@S$qA!Uge#mAkjRJ)7emlgd@GZ{~{jO=aSZ+f5$dyzACh
z!r0j0;Gm$e;lF}_#QA@h#TTl9MIOjDIwaV<@5tlp<>6pqVPg8t&(!$wjeV_PmXH7k
z2MfzRK@OH<pZi`syKrLY8E~oAE1f|}K|r9QT3JBi{O#TK&adw+<Y-}jaBrdPf3eK6
z1e^SceOy;-s+9}=|NTCH@%6v?VcPHa{eH*&W!LYsTKZFj1zvQ50_ecU3G?RNE4tvw
zuDjsn_Ip*YRh8X(ZV0tEetz@StK+|(hQ<m#O-;!u)23ZJwe|l0f8XV=zW%<R{WfSV
zvV3g)->=t2#KgixMMXo;%{G63;fL|=UFBb|hW~$hr}+Hd_j^8{+dciu*|TRQ54ZE*
zj|vRDn4ezy#OkZvrxVKQ`Y}5S!o0k^)+}45Ha~m+zpv}<zur7w_ig%<pC1nM&;JNI
z4&n9u|9_s>|Ev0XKl=N5yWelvy}Z5Imn~bi?d&|;-zWU*e_j6neRcfbSH_;6p0ex1
z)z1I>`@X)uet+FxEsyFGitT&WTvuHGJtqFU{+<tq>c75uzVA{?He=)7R)++eYVMnV
zE$%n-+g1GI*56Z55+B;4n0tF$?u@wGJL03GXN#v>{rUIfxc$G~{<W`y_xBx5(v<&w
z<M_H}LEkwRg<n^Nu2%bcCjZ0)#iLiRUS*AGW_<H*@BTke^~2TG)wjQXn*6!P_*_NB
zyE{AEzt_~I-v=#=UA!YaCdNj^*myJNGS<ZRo(Y>bZ<e<EzVrOwMdfqLraiy6gO9n#
znEw^y<DFkFdFMAq#uc4Z-EQ~m#p30>G8P+3o}QXIxqSN{(5a{Pe?ei@I@35^uj%Ks
z>C?Z<8>gLVYin!EnIT-eFZJ{^LD205Hl?qwJpEV`9UXo7*Z24F_io&n(OTf}fB*a1
z_q!z<mu%i_{PD%&{yN4O`yU7S|NR67XnWaqJH=Rsgm4a)W1F>0?zMflva*__;8J+#
z^!p=6j-0Cqo?rXz=3@n)*=D&?U!UsN|2$rPuk!is>O%(E*VeRhi|JTo{QmaVSzJG^
zhQUSFiL3GY>&qXv7%boa_icXo$I82<*K60L%kAFfZZ(71rN1h0e&OR|Yj00p*YI-d
zmMu$y&wt<l|8M>KpKto>|2)>eUvQW={M){L>OcRlzjSV<@$-&~xZK>_l{Nd{Zo93=
z7QCUEb1~yL9e!Vd+|KO6w0<^M`;T|>>wn+&ulc_F{$I7f-4__z3U$Sn38x?W`0xD5
zlPmkD%lem}*4-ZCWo5D{xzF-hWy=)l{5>DL{)g^%wqtBOP;oCYnPD<tklxw4Pbby=
ztv;VImalp;(cQ2A@Pw&TukNV){A}W%e<%IxJ}sR)GkIRstChkNdpz62K5boJ`<8w0
z!ac86t^Q|L`RU12cbUQ?bM8Ic8GG0H(7qRoy7Sz*cYM2*z5lZH{kwmA)z|{x&D^(X
z)257HUtW5boA>XX_)b~==LvZuBcoZz`{nm<Gv7CZTeJAfi;L2UbM~Iz|NUO|`PZ3Q
zkN*k#+Y}l#In9|l;W+5RU<tM3J3P0R+kL#Bv2O3y{XdMKeD2M!d0c&G`TF%c9(75V
zPxId)CvZcUh3WB4;Vt*rGAAZIKR>_TAd3B&M2*GX*`=S)n(u$#ZvW?D_~W{1_rCw+
zH9nZqx|7$f@WsORbFXLW>DkKH{dibhZNGnY^%B>|PEGA6jxGIouky{S?^DC$Dw+GL
zOw_j+ZrQbi|7rC7U)Q!*3;&LNy4C#MU(hwG9&;-H=zp?*wPJBx%fa;#8<V)4SbrqR
zEuCvHZAaUd&6^%o*nB=?e0;K6UX<(V+BX}I`yKsanR#hRsCBhn3_r&kO;EY5nUw$W
zi^s<6F~w)U&NybU`O4L+Pru~}&0;&kT^#<tdPd!&p2cg{<S^X7IO&7x7oXo>F8j|v
zV7smsbk(cy{EyFn?Yh2uj(+V+Z~K?I&tA_|n`gdEMZ(*rUV<n0@SJ0&65?uV9U6^%
z2Dk5}?!8*yFJ+n~Y`4(j@WC?@@0SbvSv<^a^1R@2F~_r6O(fs=-yVx;_kW%%UuXO8
z$K&~(_ob~$UX;xcJCl8DOXlf&uPj=By|)Ktp8sEt&JLTr)O)&L{oX@m%S0DE{P65&
ztmR+DguS0T{=a)2_x{&|?uU1OTkWrYzI$_aO#2C^nBS+;<728HG_s$2xBAYqWy^fl
z9cNZKutHt<LEQWFYPT&1&s0DA{oMZl&*nYV)2~Wf&+vYq{n6^f8|jM{)zc;G*jcKS
z1tk3QT@Jkm*J=U+H&%n368?~PCOZog6R2*?XJLB$ve)B>EVv$IVyYHxJW%mXYmee*
zsFoMK4hc4U1v&RKgVj4EtXC3{I3L$)o+1a;vR9C!XSuo3!*T}&1pxsLjyIv8w6*#}
z+Zm{q1?EhRAHTS%{NV#vzKo4~yFewb=)DP*P%U5F6b$Cw>u9+TauTQl4;SR<Nnd|R
z+K3;j<sJvivCGmEKUjmUU}5>D1xg8_70%C~S}sU89;m2N7OI2#>_D8Wg2BAKT=^$#
zpjt))1Akzsl$Vyiy~^YS3sF#9f*MQU08WTk5?GV_Tj*~<88pt|QVI$it_yN_osVm`
z5JAxcO%C2HO_w(7U*u1P#*71!0oAgN3%<N5?QmuU+XB%6HTl3k7X=O5Q7Z>Qz#f?0
zc>r|nwO?Rh;M0lja+bT-7o9$R`uF}1hq&F(&oa$^xFT?|+1IIRG2EcmbQ}lE(&ull
z&R=NC*mzyx!_@UPPu=bReeB;qXa4;7;zyn8c3U$pE}AKAmLpLNYM0sM-`nF{&U#(C
z^4qJ`>;IjO|NrYc|DEFVw$JC6->dxo?cDyIJ1vtzjVn;g?)LV4`B~GZUAtw?yC2*P
zl&kr0a5JCXj|V?ju3VWLb9+bO;}^2lWjxP*FSq~u^8fFv>+8PG+&Ay;{q=u;UElvt
z<i@sb+m`vxGReH!!YO<$=k~VT8<&=PFE4(ZZvXqHxZVGs=l}nyzu0Hd$5HY3*VolI
zBIkW9F-|)ZA#{9q`K|Xg&#kY|D?BF2|NY(UUAuPO`TF{L|I+;8;^No)KKAC<yyuSp
zap=5|kkGEG=Nq@z%a`3q)ZhE()9Ln-vNE-Aq1PhQ=YD<Q%x_zgR$5xhSlncCdYbO+
zvM(3i_g}bhVS;V$tu3kSvLzRqHf`F(sK58irNjqi4_n3my<WHbU6pud_4d7M*Xox3
z{PZ+9v%09L==WiM`<i2*BfnhYQ;)Cz`|tby|1bROK26p)oL4?I&;Q-tiDkz>+dt}1
zes*TA_4k50XL&x02MtH}o_=>X@7?jFjUvZ#yuH1xlArB-KF@kum4SKs`FXV|HvOjA
z*L)IszQ{%Q+kU&Tl9iS9>iY0&(g$bQEHv!w?3}yzbN~Oi4G9Mwzv%w`II+Lx3BR?s
z_&QJq&zEOuy7c+m%hMMoH5|wm(9qSD?PvnEE9aHHTDja#Z2!;W_WwQ}23OvoMxgz|
z>-oQ%-uBx4p1%Lj(^p5k#pOS&E8qKio$qY3UMaJj8{6jnR5rPO?b<U%j<-G!U(S?M
z+_Zhezh?PA53)h&WdHe6mN&<a9a{r#2k-rOOnUtT>qBN;NAl}F&-R~JbV{?|+|)F6
z(ziLq=XU=8b~}H+#=QSGHYQ)szqu)urRm<4mBG`C|AKCNP7RMOy?X!Mp3mpX7jIeE
z5^(J6_4s<<+S*z^Cy_(9L46N?C7I7WO}A&J&-)orU0wZ2w*1b=dGBlASKt3}>-xTL
z&HD=GS{6T3`cV07W_q9fyB&|`y`8&k$&!={I|?6Ps|7bfn=Eq|zT3jw_y<&NKi}E6
z=}RMj&4cw@c9+ZjKl@&Ne$A&P_bT4&?BDlm*^V6*C!U;~93EHwcI*9x|JnIuB6e+l
z{(buE`M<6#uRA-#g)@EMmo?!rGo24y*B0A<efQfl(;b`HrW)v#Fa2Ur7O-j8u3bVW
z_@91rxBqo9JT9N-z3v);Z-EtIYa$Gvg8EbUL2>*1#o;w;)*Rb+>doDE6;jVGJ#3e^
z6X*H={{O%Cmu=^#-n0F1fH~d%>y=>jN0l$N@9$gpRWCbT;(gA)*s7OHw?BC5crta~
z{^z#ucQQNk7iXQCqN#27Wg-9HmE}95x97>8E7r(8Q+lg~>HoX({lCw}|NAt3e(&Ye
zcNcQ+{mch$Qq=Z41XO*im2Z(^Vfn_z#4(4XB<0`s{eR!C+Wmgt@22JR>wdAY%mO9<
zWcj}@-0SymZu&nv9o*|^<CEPb``R*Y>5i>mK_}z&?`*#+bFeNw_5B;GYt?JsYve9*
zoalT)$}s7OSc|aE*N^FfGj{m@7Ca>278oaREU+LT>BG7YGS?qXtGQIj+sdw({o}*K
z=uGZuuPW|obXP3+P*d}H_WeJ4V*jG^c0RpiS^P}qV(`jWclmTqYuIp1uhq0!;$Cpf
zxV@nCFt2%xXH?6U+j+a+Cb1a4a<}>=yma}74I8-LN4?*4@5Oum`X7huef<6NU;edu
z%(!s<_pkT%2THw|->tvzhgpGB<?Fd=^}l<=KY=>R{dLRowunCb|Ko9g{j)!x&+lh%
z+*dwVaKXpC2dxX@13N&Q<^O&9dTV#e$w`uh{z6P<Ki|ERco*CL|C_lS-!sO)t&4vB
zc-%kVsN%x|*)7ufk?}u+!&&OyEqr3ECb|4fvB-{lUdi#5Z{BUad$c0`bN{}DeXp;r
zl{T;Y^JA-oT7cQ(r;G1=S#$c<*6icSItQh1T)a5(h^^hnmWljN3v$a}9(uRUcnP?e
zw*lq!XNj_2TpVwVSw6(Y)ct&Fes;e7{|EWCucPn(yK&sEOx8*6(7o58S^o1~S5|#I
zD&Bv{xbUK@_}#wm%&pxM<V1L!yyDiM`BAHLQBqR!>>sxm61G)e+&(GW^k<vjExG(u
z!})#n{oi@-W~$4n+IY6yDUdzSed;_YedI56SYY!&^<Z<;gm$AQQHkykd%xeSmOF3r
z@rbZ`^26iF7sFRvQ|`AZvhw236if-6R&{OR_wSv;>g(JXT{2$Pu7Cdi)TvWSb^VgY
zY0iJF#Ijq~|Hv<RQ0?pMTX#PF|Lyl22X?=Hc{4I{{hm*!8t*v2yc;=dZ>8+PX@(cW
zGlc(o-n9Kad4i2izU^z53h7f98rkK3aQ$s%-|$=_ndjRP&eVnvfqS|&E^GK{9MGt@
z{rpz@4IlrBcRdg1J{8YDJ#UM2Dyvk(be8vW`L8-ZG503id--+Zy}w6f81>f)-}(m1
zp073dZKrnLJHO}R{oT!lHt%E4+V==9aenzSQhds)=={B3C;ix3v1{I!PJx~0Yu^>`
z-|=LUcV6%E+rqm(xZReU2a2L^d`ylnZ(8qYi(zK^EyK8npChY+g~Qr8)4{-<QDL5(
z_WN^F=KX&bDb;8G^x5qEu#fL|{{(ma0=Imax1i(=rvXRYZlObuyBN4QoMLS9r|9Wi
zYL}~eVY5zALP)CYsA%||8Ivam_lI*FWpCwLZFfo{PGy4<OK*Cg)vFcaKV1Y={;1D0
z|EZ+#HAZ2t^}?!~H*fM*>^|`Ll=k{Pja&UWLO<60Jkrb@wtQ~ct;JVXKi~WJuXU6D
zJk3KqoSBPw^ULObtWuoOTzE%YY&~<6?LD5BFMIaviCPC5ED}2<c~53uclAy-9*Kaq
z>)iTETqa(H`A2u9-!@P%xW;i?#pKgt`TsxO2mGk~-s<SDnpl4P!@5tmCzmY_S-e2-
z(b1|U_r4y!d}5Zdh@HWU%KuH=dONJ`<X7^yiCkl_{r~6lae-~(;T=`afA0TrSNzz=
znsU?sGxjf0?&+`Vw0Axcd%miXegDln3|0dB+Y^_j@3LLUZ9AX)KB&usUZj<`%s%40
z<WXw^qx!tP%T>kKvva=)Z2M66=HzDU)i#w1I*U>sZar{&^X4u2U#t>~Dv|^aR7Ji2
zXtwamSCLx+7dS3D-E{cbRXriV$j|EK67@i?`j6f5HF|O4WhIBQ>Tjk_|GPN-9!CVn
zm5PpUTkfrKU-Sml0@yEUS@a~$hUKFTN2v1o>$gi1{7<XY{{Q#)bhZ6)i;nh>N8W#(
zs#nMFZ8_Wf%T%$aybq`U66Weiy19Fg`D63Hy-Me28SN>soyzSr=Y!M6=<q#yHR*pA
zm@Js`?MSn!`Ei-zGoNd7PhAxE<2cN5P3PJD&}dEWhqDb^iz@EdexJL0cXCDg&v$vd
z4>BKSpI@k-@!lrzOeXv5e;*bcxxVhJ-|_rC)7P{wdLO6~s1vy2m)Gv)*Z)cPR8Mo&
z&~g*BvHn=;bN|@hEiDHp&MUbxe`E8<#%ztlEpIpKY0P_mZvl68m#>Gs00+k&Lr@WP
ztbp5}mF1ogheC@|z}~pj`d^pl*G()xU$Xo6n{}U#Wu2)G&-}IP`faY;;j@02PHF$~
zE_k=s@x2u<LeH0QWLk5dKe+3R)r#1s-IF%0{=N6TV!>BYt1H&Af6C*3UN*O0U3|W#
zO#Jv=U-x^}lgiR_Z_U0QDc-s~zx=er4!4gt=6?C#z3uVDH!r6yxnnDN*n0KzcUz<v
z&fltSeOkG0@Ak%|@VCb}He_90<!OC-^4i7aW$V|!-mSHI{g>La{FgR1dfM2=9iR95
z)1&K;yZrx{-%Hq2y(UoU3xEFyPW3q-Ouj#!Uvpn}m%w@B8aBwdwd2d1^}m#^s6acl
zpk91!3&T90L$`0VG+%Ic`uX9@m$=zm`&Wr~@p7=R{PPBdP&|`_9IPkZ;NbA!Z6ibW
zo^MyxWb*l0oVA&le(QtEiTdAaS9Cz*$lQt-mh$om<?Z^rYTar5U(tvB_+o3hP1Qq8
z;kM>$gUsFb>fD7H4Gs<o^A#`Ln35{L>(lqLhnD}hEco(fb6&-1@jr*>$7ctt>2Cgf
z?$+D2ckh47<>Lj7w=*&2Gch^7tQ2<ObA|Ty92^q13q<UAp>X;{#;vtm6a%5X#5ZOj
zr{%72Is_e%;NW<Z$|59Wy>_*6q5gECO%Q**w*a}P@Aan(51{I9<O^Qdc4=90$+z3T
zTDw@m;~m>IK(=<5#jJq!V)yWZx~{i31UpX#1?68xP=AzvufQvKPnJ=D!^>ZS9o#=n
zSg#;3W!_$<>=P!4kYH#$vc&K88?NlCdkiHHCxWft01BSX+9ikfg1I2W_RQo^iHNxT
zIqi|`DK1bi$&llX@zUqj_kZ6re|C0u`HOWE{@r<Q_r3dZzx}_N6|+D+n0@c}{XPe(
z*3L(7PCMK3=FOY7h0g7H_V4$6e)snPyWNNDPo6v}yYy{pc~(}|?GqD~&F5FWTG>Ch
z>{e#~H=XU?-ER4Nzh3js+w<|5wps2ilT{lwY<LA4PyfACzxJhiGaIkg%bDLA+2t&L
z|9ZWCf7;()Uz0&S8E|JR{_m^sdJo&Ot77lo=Kb~DtzP;n@|~-AY)Q43m)9F`i+S(s
z;-62a-@kI@%9Nky>;HY;3+kWQzK<_HYkGb9v}t^M9`{+_`wS|EPuG6+b#!$63Tk=B
zmtGC6m$s|<aqZsE&(bjm(vNnD2Ak#FFi1Pp!kOJ?^XbIR<Fe&<Hn+=`-SGb3o&M-A
z_cze-Cgs0QecpCEZ}*RB(Rn*dK;6OmABW}bE``s!cYT^}wAowh`#;ZZ{rU5!Y5kwa
z^7eOr+wFfj{a`cudy9uH!t>J39J&1FRpc?j$6x1Fzq8!G-e&*ryYK6Y|NZ&NJ~=)u
z?b+(+tKUMe)f@l&rDYv+`@i6e?s<W)@6PPMuo*nn5xcYK>66me*LtN5la5RS_2BL)
zw#$6_bTfVaUk9dzA$Ql`ds@IBWs!Df2JiIPvYYm9{c?Lhe!bB3{NSBtyYEx?m0Q*>
zed+nTdbz*9fBr(h$H#i3%iryMe$PDNK*OeepDIqr-EM!FyLTho;n<IUFRos6m;ZYx
zx!<<zRekgK*S)j#YaVjjH_!j`I{yEz5BoLK{pZz!#-Z&W_ZZ8i{i}JREdTTHJR9jt
z;BrEp>9^0znbzg+9`f7$co6yY>C?ZzzrGItSoI;M_UqO9pReQp|7rwvpXOJAhIM<E
zuV1%LZw9FI((>*3{Q7?q93ReoirbWOvWHu5$Afpdx3}>|?=E{=!NM@FJu`@%<=c)6
zKkt3t_kBLcc8$pAbBfRX1&zc1{rz44`Q#Fg%U2$DX|LN+cw<B2ZMnK14~_lo|9){V
zyVhsB^8dSQE7xxdFtGbP^ZcJz2blS5SPv@BdltU`*VXh#T^GO&JH<Q4-~R<o-Pk+*
z`+u3cH8cGOXfoh_$z|W^&9^rmm-~HZ^Le}K7@Pj*^QzxPh)7RaI6Hse&szJRC;j({
z>}QXg9#{2JS0e~?wy)jKPXC%m+wW8>pZ^fEr|$dx`u~=$uC7x-$+uoyzx#YExA?hT
zpqA59>qCL(t7~i1eHw3q1_I*s;`aP#xOVN@mVK8BAwvTJeD&a}<^Jx^Iu_tg{Tm(s
zTZd<)<$MjPs+#uoe&7DNQ)Sn^|Ie{!;?EzKy!B<vjtIJ+Y4kIcH%vJa4Vv<Lzhtss
zl~C(LaQE+V$)fc|w{G8_EcyD(;$T0^rys8i=RK};&@Nl{<xA+fbyW-3f01C3tNn8E
za-Ze18P5$h{(PFg|Bp^_MflG>sqfx8FI}#`=HOcWdnZeKGHM@s{ZDw({rTj+OJDYU
zt9r~P_3M=OdYK#Hc2l<2{{FU5<Av?Z^z&Ol^KVz!>n2X09)3IAE@t)0l_%BhdAO{-
z4}ZO@Il1J_)}Ef8XP_QoMctH(7cWk9i7g9t+aWH%!SUz4;Ei;z^YhGDn~oWm->?17
zs$sS{?QGPE{Eo}d&dzp!=T`?BC288uyih)${hIQ;{-a5nw)3Bxvj}-VXJnVzFrzwR
zcUE@x=c?(#>aXU`-E9}1=>KZ}?$TGW;&q^a{b#Qe9RK^)^}2>qF0}@RL-~6W1#Z2s
z|NlGw|CQx-U$aGQU-9x)Y$<zY+Bv<sRWw!LDZ^^%7Wtl6uU{7jRBTXC&iT4d{GQ^v
z#dB&tO`iXUmr1<q(L6h2(B#X<JuAU;8up7E4CNmEZ7FIf01vBhw@Rhm*loABzL_<D
zo&CQbkC(skdD&RlB$&J4-;(=x)2pZdtlIxu>-B!g`t{*)JN{pDPDuYO`0MDL8Ahq6
zxNIiujXt)=edqhy+VuT`7k0Fl7pG_5d-M8&Y>&_C@b&Y4d|hAv_xA-Ao1YR}@4eae
z=lp5!E0(tF5BvXnp1RMkt@fjz+{>3Q8@D^uKa9VSYEu~h@6+`9o_4{-{PTWZ*G%ir
zJM6!1_q$#FhJ4^YbtY)or~doy`?Y&EZZyn(e5`k|<ns%!?*IF?ef|UC^}JoefBHT8
zmd~qtb)=$E;$vLJ!`8(gEd*nk<PUJ%*zL4CSZyMc4Lje5m>+k4e0+TUkZ}jc&u8ZQ
zf5!5xmGD}rpZr~X|Bs{3tEP*B$I$;*vwYimiMjaL?hCs!D|o7^N;a5%I`-6OhtM>6
z3AythZCW0K2NtT@vK{t3s(gI+;HyKmGgO-D-Wv%fd{lEZ`S>ZoFJ{Nvxnkzlit-w^
z8nG4juU@?>s@6)FVhS4Ovia@y>U^>F>dWg+IlZ*}ctm)9)58am3-@Z+MO1IJDD3_A
z_~Flk{B<9;g1Tw9E(=?qI=1=h?z<8B`+pqO|M%td{QrN>KYl5$8)Y)NM8kIP<?nxd
zJ$U!OJZ!;yXL5R#mhF?~Ph5)^tv!15sPm;um!j@}T~~hBb^iUj-*3eWZR7r}`*16C
zZuPz9NJWOGoA2yCyItNJ7g^i8-#jX;;@#TD1MkkcJKg+n;ft8j!upD)>TT03d(yWo
zZ~gPATYq2g&X&OBtE)mM3n(lswqD$tFS7UU(!cAc+cQ~a3RK+}^Ez+$<;#(c_k!=8
zEba`tCgI)^@@Z~%OG9!?Q~Y<i{@SnFTs&;Y?tSN&{;u-v%=CGda;@xA{f7?kT^YPw
z&pq(x3wQfpzx!+7BwtUw(Q;kzYD2g{zrvnI%MVW``_D5;KPO}9+&|;6?IM>2uUl44
z7SEjE*m0p_`tIGSL2k~@&SiUS=D9CB@VHr~iSfgl&F88<K>Bnis<vs@fSOC+^q79f
zymZXCJNJWGi!V!gN78!(BPYFx<;}Ned{wdSyz=^~?>-J@4dxcDkIyPu*maf)9NGPD
z*X!7iHiB*&*#xDUHZdr6-#;wG|G4-6yOm#7%z5(em;I_=`_p_UzN+^+|LeWqT#oSD
zk&zK8_y4{tzt8Dd`~Ua-|K)2u;(wkBuM;`Wq;|kccujmwyXIF_oiBX0D)Ail*~L|D
z>jaXFYJYuMYJR8S@YD*YUqa^&u&7Sj>e8ZgNap*OnHKA8?Kvm9I3C^H?AmLppEMzO
z>%MMNZ<!Cz^S}D;`%rcD)!n=1r+=ULd^Nr5-r>*g8WTSJns&=?1=Gu2zbgLO>pgs_
zw1vM_BD>^0i^ls1hR0$~Q%#rjZ~C+G-N)~xz59Qg{<A4rWWE1KV%zS}<@ZWC_J6Nu
zDJ!>I#3ECAB~X9S599rYCoWh$vu}#nvy`J7bm@Y<#P=sh)^C<uXMVS(P2f~?XlQ7M
z`Oo^sYws@oi=En9<gTIn*;3AI_v$bCoz<Pc{}lwisCjR=!TQF-yPeuLOZwMuzB@PF
zv)OUY`Xa*_UwQHu-}kgHe01b$%lz+W<Xu}oHcS_ma}ME%o7%|CK5f!E(5$AH{~yU8
zM)#|)Z{03fP=2cCxo1VCf3n^u)=!+@XCC*r`FP~y73ov~{t$oWe4G9ck^+#D`?(iC
z*XeUfIf_9M?HepUb-FWhb51+a%x9Isn616xTEf}J0~-$1`71gF&NRuqq@`o5qv8J3
z!NB2#ivFE@HBK88HY`b3W^M7EQMSkC&efKP!0q=+U#$CodUy2yyDNpmR_r^~HNE$?
zOe*gkg&h^HkG_BSbYb6)r@Y;f@2$Rn{rz(Je7nXPg-b2dzJ?e)ew}fE@yv!TjoQ<6
zKY&gj{-P+s*p+l=)gQNcFJtwcY7!K-upVnnQtiLc^{zyN;h$Jsbjx(^`n~ZQDjzQx
zR<;z0ET6aVL)&D}cBbRA3@f+SH3cm)IQV{YyiI@H`Da3p{W4t6rwdAKd?)yb;hV-8
zg9r(^<i3xMMY88NuisQ=^sleWURb_<?`^TV|KB-G%*<r2TnQ-m)VVfq?&R6K_blGL
z`S32GX=No_o-bRrEJe#@i-xM|+fE*1{)4rf<95&Lk634@w;;v1?&Fyx&h)(shZK&<
zUb{87=F>@kgZ8Rxl8xqmlRcd+TSSfjowxu0r@Cx;ZSBR<mc$JAKR@?fI`aN#W_|ou
zCy!KKj?X<CG+*$3sZM`wS+;y%zJc$Z3m2|G&cE|xgM3BRudEAp`@TsfPdTQWed(S0
zD#tH%qKPRVq<%~`YuOnw??ZXwoXay_pE`Lm^MZ`;A&GC`S$_R}KNel~{lPy^Zc2aP
zVz=C1*S7Ebn!AY8;8CJa^YMv%zs{%^v);NJ`|MO)YFyLzz50(8&nGoB#6NCL;*~Ap
z`JDOf%}w{D0Ohm)esyi%zy8<PFrMFD!s}RBzNxc(n|X=(^4py=_UQ*an)beegDum`
z%Zp90i1Be-q;Rryx##iE9nWRs-7kmV`<T7NQ9yyO?qCxu`^K==h!~ED^96iUwAQ#<
zpZ0FqT9^L)+m?U3qnFQ}dc3qH;SkS<Bt?fWJdz9SG!j}`E?&F0+vqKqy#(_a2B))C
zGk>frttjA7@3`K%Nt5}s{HehB-3#|lOg}OI*Vh<_Zl*n;<t;4&3o?$r{s5jrxc7SN
zuR}bH`gu=Z@3j{A>m{dgxP|-My|3@S&Rc48O<vLFlkC&hLbrJl=LFrVuVtpE{xyHR
ze!W?H_U?X%u&{4T_tt-R3D1sx_<Cuj^7s2EYEt@)pFjHC_wy8AV~e!lH0k)m*EZYL
zUQ9W3%cK9oHtW*&+WkL@3;7SMyL9C8u}u5@zrD`Kq~soZcO_GQS>@xdv+J~`&e(AN
z+{>F+BVMmQB_aDbuKwDIFJTKlUT}C{w(WMh&H3xv;j;^4Zux$WKN@pvOYvjH8Adg8
zTN+=1mahEXTKr)3?yOVYGdt2*pEd;)U;NIkA*?L^`qm6_7cPNAosNB$O^UD27@x1{
z*t)9a>QURJHtme--Dj$oPp=f+Eqd(sC2_ttt4>L`%BFUkdr4+5_;skXewUcY?7u6`
zonrq*gW`3w_3o^%S1njh+`H}Z-S4~GC$|+Tg~{*tJlg+p+JluhZvMTycc1mw{^wt-
zN~`u7DPFVXEIa>Y_p0NsAF@w=uy^&RjdMQU3!QcEd)fDy`(9la4?ep2((aypb&n6e
zeqD7wJE!4d_^i8?+nyJ56t_J5I#vAoi_iN`{fh71KX<D1y7&7zzL?&tzE)QLOgXcv
zo$+hl$JbLYTi3?#FIVrs>v`Guy{+&4@V)nfu76v&Jl%g|U%mqKzLrT}k5!hxy!LwP
z>5J@pKR+{Pvb;C*-fP?HWv+$~Bf95ZHwZhr*y7Rkn;i?k7mC$>{BvD<v%buu)CD4s
zVqdM+eHaB=Wbhr_p1qeJrJ;!E%^R|OTX^ZSn6p-hIau(GAZYwSd56;@cu)R~D`-Yr
z{2*^6I|~!j`xMZ~gWtQq7rsGN+}JPRaiQ#d>~6d7x&K#vm>n~_`~H7@>n{tYzbT&o
z=i}^{A`LyzFiW?xz?6C0E7<qRuD%}{8apE(B;sahWayNDh!4x&b$l&5V!TBYq>fur
zz{Ym>JDs_TscUmHcl(LF1NHG38~=mm$NzVF?tm;}WMZmS5a1E2ZTPf*pU9MXvC6aN
z-OAEkTer=x0y6qx>!_e%Tiq1qAq`!*!PvOB(;=X$tT%7gxv5#%yz}P8E`}Ihs~|9C
zo}B~dbkLv(*jpR?1#YxI|MF(?w|AKfTeiR4GuyUSX9=h^0UF8SOh!!I|K?^oczN^d
zc^=-`8;>1Z6syiv4jL70I8d)7FlFBVBPubR&_x{$2lj!SwELK??wXf3O&uQQfuhA2
z6uQPKhrWXC1rMFv<X~Bve!Zjp?(MQ({~aLbzYzfq)QHR~PzJ{mXb>sih^f<a?zM~a
zzNk(AbxpJH!?tVBHY|I-_Hy#VWsHq~*+3f1V+FNfq4mCkrD=Kkb!UZ&D*UE8zPxGr
zVBa$JH}|$>PdIe9!NFmHK1<W3%i>z#bOdrC3(GfFP&zSvC3jEk+{>G$9$>#*5NC3H
z`I38TfiB#YznK~f{LZfn^nX5Q-n9+O(ywc@?gou5$#bwQUCtly?by<F$Cj;0n0w1N
zB|D4TW~trovd<GI=qPMBFIb`8bGzJ0`ukUhpci3I-rjEEp`{P^tvmHEqRuH==jbdc
z<L}lrTdrv+YHu#AKcaI5lz2J>IK0l!HW1pSwYppAmuT3HUA&KXbA4KUuSKbRb;r7O
z>spQ-J9ek1r)SBLBP~bP>3P4%$j|rp@ml5Y<&|}Rt<SeYrCSTilcJ-ecg0noDY$ZH
z%aJ8V=CF7h{C)k&fAhL$&(geoe6~dBEQ`N3b>hs8w`Ww$_32kvDS4AyVP$PSIqJ@<
zn^Wh_nG<nAF8j2v_xYIVQ>MgxcRQtKA6(HJP|>?@ro)M|^&f-&FX4Rs<;#{SYqmvX
z$3;i$_@^%ASi-33Id`UP>`HB6;mPKicTATE?%Omu+<Y5n?A*Ch>tk;{T(#PvG9t+-
zXwA~CYgcbw8+!G7-J3<{X3m`XYu1G|*|}L0%k}h2SL$gl{NFL_+C{<B`8jK5-?@3w
z%t&?VYlgcoU%c7y>&lcXvz9&Ewku-IW<yimrHY!CTNO=Bw<_wIt~FFNj4XYd6&^S@
zZQ~z}-RtUNW9MpyG#?7(Nxq_Z_0OrSoGh6OS8q;SQ^Xj0wPeHBdZp5ZeV#8RXD-dm
zoO#-m?SHXcQ2f)ID+}*mefjdFV&D(8?Z>SqUA`1_DI{pwvAk`kPG7K{I`PKTDRZ{j
zT3Rku(zMhJo{+l2&#-rHneSh|*kEZPtEuap=kNKyc>n9yS!rg|bLLtGuwDzBK35?t
zaAirZXQ$`JB}<M>yRzj=Qs{n0mzT_;-W~4AE7$)y&^7(l%v%>P&bxY1PWtMd7<*IQ
zwZ&o8(YGfYnX+g0<x899ix$3Gu-_z3A$ab}%uKuUSO2N>em8lgJ7>l2dx3Wk?%umt
zdGFetnJH_wzFX0<q;GLcZdg)LR`4R#E2^sM)46xAy7g<?swq#V%<4I_X4R7^SFC#X
zKYN!|x!xt9+$~{+>)N$zTYGzXnS+F^kE<_L@wsZV+TY7(UHH!4w{JJjy7lYXu_G-{
zmR-3r<=2!eU)*>XM0f>x&Hm7-s;0g*bIvwZ6}6HJYRA>>&ay<LhqK>3wZbPqH&b(!
zzP_DjX;$FvsL7Kj&%XL?+L0$Ib=f-A`<*v`y*6hn3!8t?^inlV_W!yuldY_*gse@?
zc3D|Xik>y=m%6I@rS-Gy=4Q&yeS0!C_U*~JbJZ*r6b%hEmuji2mwOilc}*5ts-mj4
zq@=8DsX<t>RP<Tjvny96cNusEi=F(+%d7co;+^&Jj#*w_Tsy1kw{J0tUZb0K_UtUF
zE0e@tPMtV0I5OZy{?b)33%mWKuclY|Sy=NOauDt_)SdO_#`bMyeJj>#&Rr+p<Wm~{
ztLImjW+m^})}zs3acgGYpE`AJ_?%gjb~-LKSIIV5wsh&Tl9E!T+e@})=a`zCF3o(f
zL~V8ATiM)~U%&Rg)b%~9`BL(v?8}!k-)8N&=eOEgc#@E*{G=;_Qr@rRzc#ND3FLmI
zJxyVON%fagCr)fS*XNg=leej5)vP;>?(%=nZ+d$AeAm<GS6=NpmfikhlIoL`^xr8L
z?p%(@zr1smFX!90vdipzFT}7a@yZLXeD;jx;?WG36-zC5&fK-UOEY)Uhuo|zp>?@}
z7rQdLj`dW9S2WJwSImFQ<Eu=ts_<LJq-AaVFIjqP>#8kZC3l(k3h%pM@hK>FvTw~1
zu20?Do;-W1`))E{rRGCXfr@NJfhqIM7w><xX{yM)mP1V8Rj*#H;*Z){baMJLy^5zd
z9!>hhlKsAEardU;?W?sT_k90j%zsAGZbSUKj7{r~xJ<b8m-pbSocyA7fw4Dl?8!*I
z`{v7;f7+9Uk3M$!9rbnpi@5Yn64^mci?%dwx%NavJnNS0f!jgB)|1&qx9zjmSATh8
z$`hBhoJ)NSb)R~qxcZi^UK<m=cgs@Mw^LhEQdWNJi_lS2Q@Xj(#@g7}$m(de)e#fb
za+QwLYTLU`ZV$U2BKA%DjYZ0(7jKj&1uykjc{eFmFxlHj_~Y9*S=np7D-yq5I=9n%
z)vMdLCtC#x2~8^cY&0j)+|*26Of*g9S!tPSt<Tn<$Ncy0waUJ-p`}xqTZo<S+=jx%
zZQUN~v!57uY_`n2UY``Tt>mfH?)Mv2PpKW2nssZ<+O5vpU2aTtt&E-|5i&hBb;+#>
zjz5zuI;YK?n8Pk_bH+{k{*@^*5-nS|UVZ()Y(`^g>5G})%u0RFTwAkpOSN3gy?uGv
zq2cW<zAc?9hV3GT55M%7oYp^4+7=rf{k&&`XHUVE89BQ@*{a`M@Q=B~zsO6SOXQ4a
zm1|L(==7<#*8lskU~2d=9bX?cMbGP{_R89K-FT!ER(5*Ep7rJ3ws(hH-=VNZ&KASh
z_7|+y?R#?MNZ?_1wQlpnCP&u>g<cm)oSble&yHJl|F5@SeevepoHsJ3Px~5sstc{$
zy~|5mYOSu?JiVJu?4}A|3Z`3aw%r)NaB0oA;O8s$Sx%d?Voy-9ji8V4&o#StUHkXp
z`0cfOb(PKPF5TF6Y11@5&q~hFsiuc!x6Hk!^sIB!jhh$eP0-qCuWzotu)v|{mFRSt
zxmWb{Pv5#_d^PdpwTa6N&nmbEb#CPl-u&p&+iy1(XXpMrCA2y-W1C8f)6!Itz`Cw|
ze3BRLU;5IjHFet5+Yj4$ws+sFp2L;DN#)4iD^phN6H>6Y5;hepdi%^;Zfm<-Ov*{k
zNGbE!L#8)BefqR!&8|~ipEtjaeLg?g-|p)QUa1M`%jek~RqK(@_1&n_eer+n*=e^_
z-vpa_PO@GzvuoS-=xFavw*SsBMQ>Yk>6a+aHIMA=%hn$K7JT(J`~Ket?;Kmglbw~j
zvGnz}pFhr@I=5-fnUdGxQ_`l#7wr)hT{3goqE}bWA8%7lU9~rJ+Kro8(PdX|1ncih
zI?Ud;)m^^&gwf?-U2W~lK|#hjM`!Vd-CwbBN#5zOd57D0woKcmc6&qSY}vvG9>0II
z`)>^Ss#(<E;{8Oj)^Wy_)^9q|o04|lt$N<Qt?)9R_vsT8o-O&<+_hq3`+~`nwf{z5
zmy(Va_#kk+C3(%~Et8k2&a1xmaoUuy#ocMVv8VrEk@UV=JagKt3HiOey5CmI-%IG8
zHf@Fo$JfxVr%zLEbR68dtuT7#)bQ;U`&CxkO^Rz>`|7gb=B7O*zrUoP+Z?ED;@*<&
zl(gEEyZTq`sxvD$i@({h`(5p^YwPc>`}HKkEoxHg67{m9R%_SpTxxqZHSI{S)T(;P
znJZ^q_q=xDR?d5?-xAhOkIWQ0pFC}b%B`1Y1;q}nTO2B>;hS5#^X$z1chk<tC8mm+
zUX$zow6Hg5wh8|v9qZuFyA7^?`dsYm)ht{8M#nnknM8KxdS~5h(Z#zaf0WtWC-SUf
z*3@fTZ|j!Z<W8O1xh?f^S#O`&*S1gZytW<Ll5+Z-SLo+b-=E5-&99Y51ba_DJIC^p
zU3_3BE7NM#!izIw7unmfN1H4+**_`x^BeK~wHKb9jmw*9dGp_zFEXdko!%;QvA3nq
zEIaVN>9%8Q_OVv2+qHFT<g$XFAKK4taORWAc`JL?Zs{&7fzFrwR~^4R?i3Hd`L({*
zV~dh^vF1@DQ@Kwja#11er(RVRwu_vVy~vt)LF)3H3-Xon)n`O@Kbn+$<@qA*QwD~C
zkDbn|r5Uq@Iu!N&+IB6k?t^M|<~z2F{brLdI;5&agvK_{o7^yWR?6DkO$J*yieKhv
zYU%D*IKJ-Zg-Wxklx<7T$K|lz|Fv5+|JIYo{ntAp-T$t8xuE&&?_~Dd#<#O|b#-HN
z4ZW||I4Z7Oz4EF|PO;rg#ixrl7#v=;`qkQn+m6~5JdG^-_Hwe$GCP;&$vJ9eEBRmg
zhwj{~d^vC5-^}U{ol7tMGkUo#V_re9$$?DXEi$(Ldz6BczcWt#ypX^C&%r89jSI{9
zdJMhhFFDDT|Kh?Pq0%iP4|_ct_8t<|GE)z~rSkOosrdz-U1!WL9g5j`efg`UmBK5N
zdIEpRPCao|YU)#eqx2Hqb>8s}b|yS-Ytl8?b{!~vHF3@o!y9?BcHfu!bj4j(6S?u_
zO^Wmd`}4<mr0@N@=e=%U!Gi;i{FQ8=+6&xutG&{=`g&f)bz6SBpZDJ0_FC)us$~ji
zx95+SIeD88Ey@x6y;@h@ecF;9CQkK8p|r_!UzTp`-slzKkZ|U_P`Ib=`HaYl=bqo~
zY@RPEliZ$g$#as9$L)0{Cl|HIZjv+gV3_<UIemWFrn!a3GLx({lT22seV#6y+hLxT
z+p^fPvNP#Z>E-#g&;GsqZfkQrEA_XJzfbXJ-8+uc?5{e{mlgVwB;*$?{N@C6`pw^Z
zmGhS_TYAcA%Bo+7&M3aMd0caZGiwsdwV9i{-aI{OF1A)bPiW!UEt5V)slQorGcGE5
zrmm38m#DofZ8T%ej+e*(u#>jQ*dP(Iddg%GP6LCL9TOcM2v+o2y<?eeQriCa>H7Vf
zu1ae!aY<47<S7@pFJf!Ra~8p$ZOf{ncW=CLX;bjqyU*vQ3#-jlb9Caddc-+xg5Pfy
zy+a{iCOr-4(M(gdmYZ%AF)JqieCZYTr|k+WH@$v!d+in%r^Xp-UDtYM2EUnny~ZM`
zXO&A*+Z1-4>KUAZPAUppx0l~)Xq^0Z)pxZU_WvsTMHD{tL`JiB1$R%Ke&xW75SCpn
zON6&7>f4{T`*+g+)<Jf;NmrB_d3!eAI%%}>Ptv)Ft1;GpW-QJ*v*WSw`(2;?JI|lj
zo|Z6OE76Zh;8>!e`^#1Lrmtw_*zu}%_lMZ$w|=kRap<^jaq?o-tQwUjQw62#E7x<g
zm)s2BSGMGA-Me#B_TT#x;1$}uX38YH=p!E{-@T;0XG+-BqCc}j=A2pgZDM)-9k<@O
z8rtcrjZ-vxLYylPFL1oMc52cdRUw`0-VW=oe>cg_$P1k()FQa#OP}W7Tfbyqx!V-z
zep~4ulPn(dA#eM<OLcAPr44_L)n+JjILQBdpd%gf#d`PCbK*;`EIVB#v-woS%>MIT
zr`Uea71^nxx$X6}={N3JuFiRM#qiro|Jrk(K6ja16N=&J=vRGpI)e3cx4z}+X*xAG
z@^*jCljM{-^LA&|*~kqCZv`!BG3vWg|8}nKH67KOYmMx;cHb{u*ehXp=ylH{Kf8~X
zt&be#{a)&)ZcJE{8@K;Xna9GM=?A(CbkAOini}ucC*uAvTEDSy>XgG}nyJs{)%4Up
z+8qDsqr&1{=QF40?DebZ|5cOqscd)9j5}qwnYX3oE`E2aYt7Fq7nf{(D784$R4Q1A
zNpRA~e355qH?QyecJ|23&3xasX)ZZo-`;0;e~Dq${SU7KqV4~#R4hBcw|+DGyqLtd
zYh%MM-$;q}TD9n3_xJ8or%s*P+V+a8`u}geZL8P+TVQ{lJ7%T&W96nzr`viuZWbQj
zb6QNV=GMP2-=lL*PZN8p-CW~UB$d`b<Ji_Wm-Lv^mU({7&DoZ7@l5>xKk8;#S7wBN
z{x+}h*D}jhMFKXrRSWigd2~3aK`b(}vh`To83`%lPp5wTnEFpI_2?R}^C9LT(T9!+
z{eE)XJ|%sAv7p!9cjb@Qn1syTb=qdh&Slk4Q_DV`%q=^;_WSQY9$sEk6_-Ssghy;W
z(V)=U^3sE|IaTDO{G5#Y{~vzO`7j~z+RwA^Bc_Y|S`+yG>#l99bw1_gW?rpWyXkw}
zgiPUMX*b@M>utSrr|w$JeT}NXRMA((ZIhQZJzJbH<&T|B`O(nnH;;<PD=l^UVr+Z%
z_if%kyL9ts^dG&n$w=C;s-gDvX3K9kHlM%E{rS`ySLKDF!3M5vi}Wnjtfy}CEb)(X
z^jOd<Z*^ner{49QZGK@hA9<eQ|K)znV$qY-E7r@3Zs&YHcD3vVWAfXb%f+KBr~X>I
z`Qjv#G^5W&OYSebU8bpg=AqBkwVqyo-0jP@?tNc7-Suzz5ze&Y`JMZ||FSPWSo8ZI
z)7hQM{M*i(9CG)So0#^sIM#fB(e$b7wnonFVGTaUyPZG2dMmHAp_h4(PWUmFO1|12
zqqf^u9)w-ICdw@y?dLYJ_Lp<}P2c}fN;OGAM|QoOT5v6-@F=5%A$wVZ&=qgrX;t0F
z{r>XYy_8xZ(4yy7_3+ZVE&tScRX8^%Sc^zloe54^v1L{F7jgOP1%ZOquP+rR?XL6P
z<~INN3ja9HbqifiHr`16aQ;Qqq+j#*O|xp>fBy9h9bIm&n|iGmj<4b2F|v+aE$6AW
z{)kxj)sn0=SEF4ki*KJ?e$~YD<;V2H+6o`S+(BDdR<NgjeYqxcLg+eQr`YWqF2~$Y
zX=ZzVbECVg>O$8h_qc^w>euv`IyyrVh5S4O4HPf&^7d}a{LCkPYyE*f>jf9)MTV>_
zIqAnC7^^Ug<M!6l(rG&0*C)2iCT-@kaOi5*NqqUzk4Myffzg!x64o)=rlx0|g|noh
za!*W{SawVC=(jtQxK5vw&ngwFkUA0|^8eYi^UHR*tzMt8$#YYW|16WETG^}C*6;r}
zO=;n-%ToneX7WWoFq*J7_Ql<ewe7juc^fYGTi=wDue!8q_EC>1@$GkfBc5z3DqiC;
zk29|FrexWxo#~x|TW@a5y`Az?TR^z=Wl(C%<dpAGTR0EDJ$m$7Kzwey-~7B>Q`2v!
zstiN7vd-DC{oo2gqiEHNB^=$8`)$L-jtFjw*tYwqHK&{Mv0kOgN{x!HmDjI#zgXQH
zy*+Q+uT5&RjTW6Kn=(CObBnUV;Y)0v7xfx=ZLF|<wZd6-iEQfZ?KxW;KY2ZQ_GEX#
zltsG&*qZ#Zl9pXv{r*~BRQ~MpEjMQ#_t|zlE+RRyIqjCD`urtkWw$o#@5%6<rnlAe
za@x&ZQ@M3FF1~lK_}xmqh$*2V5s8lbw%^z7kX@S<zv|Z1G~ZL(x2(BQ_GZP_kBg6K
z`mMkCY)#ITP>b-e+c{rdyIPi;MgBCpduw0eUnA>B9nHC~rf62BwR1B>Zo0BKU|~z?
z0gu=W@8U*2e#hY8ZLxI^6~8^V7Q1nA`TXq3$9g9on3<QlbZVI1!_4Z;&a?3!CiTkR
zyRSDTsk7*^3ZsR#_Gwm~LpCqOTf8lQiLhN(=|901y*q6x??m=z2Uh-FyR3G>-0EkU
zyY6c$hMiyeP&<6>*80D%<An@ny<K%$e{1IDW!W(~6J3iMepv(+Nfh6^&XFUlyRGhU
z+U>xgHAbJ`EGp*T@bmPpHzyAFi#EUCU{(3_*YmHFLyeC<I~%Xl_=a<~YU|f2!TyE%
zf?PKFHs!KXyEzJT^)7olWMp5Qp}p}Em!`~eKe1`vx@$Mj@4w9-_c`#kM)u!7mc_Zh
zzvY&_ILPk#(`#EvulAa~yu4q7v^MRXS9mZW(NwR%Sbg>C)v6q6H?KXCExWn1{bus!
z?%c<_e9h9%NLc^g`+l3R^tH%szcSCA=FYkL>1o-ci|n@(kIzfFT|VX1;wg&fTdwF|
z6;u>m@3pB%TI!G9g@?Lco)SsvvetpquW_#t+?ICL$olJ=%WrQ8_ibN0dwZ77_S>=L
z|4&;*XT6;)WVhUB?z5kU{RUkQhIc+REznNvtdU;mDkZ)6H~*%~{P`Q&=iPi$d*;aV
z$QHenbu;S3r%$`JGkwk@u7vJicCKH8XGEp^cp%AU`E}}s9)rD=-Wzl8-b)dmZ+ZG(
z;e8=#lcct@b8T<)*?kGv{ov5&+H>pfZ#eqz({cN(Im>UA@Bdy~S=|0(^WBLacJJ;8
zsIV@&oawP?k9O}ho&MNKHeu?rhKIs(UThFN?0&0bqI2$-8G&J;p~=zPrrp@1+MWBl
zt+(uD^||fJeRghf8`zf5m#|ZaI+NKdTe<b*{#~n1U0V~EEPZ|2?P|Z7S>~p?TkHO+
z-|mr|{Iu0;<JHw+w<jGvy>?UBsl8KP^)1WV{byD7l>E&Ze!VB<UxwA&uxjk~bN_0e
z)39NE>gw&$QPHzvD_%uZe`qbTezW56)cT3ihDMi+a{nAzS@t^j{}$2iXE$4)&(UhW
zC~$k*-iUjT747Uq#WkDRxO$ImdDZ=)r|OQ@9<lW~+mzFLx9*yzB5m|3VD*LKcG=1u
zYh(6aytXz{cb>tOxX4Wh*f^d)?zfJ)w^Gbi_sWUa5|yWBp6{6`(KY{5p1|LmODuof
z;V#zIUwNd@s%DCA#MFexZv7jt{j!p_OkDHAt(E1&jNDtBB2#s)|FJ%p<}-hxz$vZM
zb3boVedF@*<FS(ceKTzD^X>T}Q=OXJdu*ml)ped7l2_T6CcjxBSazsWJ)+Qa=9GDY
zVIdI@jx~1pA7qluKl7PS+OlW~PpkWl;P3w~_sumt^sX|kcTdy{Pb002o?S|h^ZzpM
z$!k5ddU3X_mVD4b?)}|u^ZJGFon!ZS?0GQmRCoH)|92u9<&^E#pO@g*TCXBG-C%+P
z`_Ep+Zo^0Z7vuK5lswk){Qs*`{n+ag&R3f6SCoHc;D0&yfW^1nHvUeMQ%hVOD;7=s
z$|XECOe~JEaXTkycA;E$rG`4E8i(*AP0mGLFS-03D$WGn;5xI*?ToRrq9Lc!k=xty
zHj2kZYG{86kydSbV-m}=(XZ>$EZ?tO+ZDe!9PwiE_GyZ0Yng9ixXrJX=gPIton9}r
zq%Qb#1<#r~Ws28~$w8{!`O6=*gs+XypI!3yNOFJq>1~H@&S4C{w&mn*rPZOyTXXYY
zY$!fwA3twqi1>!^wbA*-@iq5acgnOz^2piT$XcDHdShwS>`!OUp4qbLZFJ7RuFxbo
zL+j61E-N)UOgqKP#q5=LE9LLy=rv1L-R-mbX%hM1nD%;}+dE<xs`1-C+B<2f&90PN
zx5A>-oP2n;9BP?T-aKWNskSPE{ntG#n>fv~zC>{PX&&*4zPjzK*#-wLhe<lMhddsJ
z-g?n~w$9~PYq<8cBPB<}R`<^2c(|!9?_Nme-{0CfUM>4e?s7%%NNUZUu=MK-<^H1A
zkH2lwTCKA(;I`4%oJFQ)4|9XdPBqsRFZAoNQ;t5>!!on$lh<qmz58LFJ7$`s?%_Qp
zk@GY=Ji<A(Rrj{y>FvLMJZMhaIo)@)dCuK!VbX>r6Rwu1-14vg#eH?{(PJz6^)0^3
za574-*|sTYp<m@D3GT^nY-XG1@0*d|BwKaDr;=^<+R*Q}XG!Ir{1zl_P|~tyx~1Iz
z*sCh7!P-`AyjoK>RWHfCwc}t{xrlY}+T3*$KipL~UHn9|>31UMJw@))#JYK+T)(?`
zv)69icJNy0m8hvLvy=NRgDkdbwD>Zubjnccmq@7$nlNv+u{&3Kb8Nx6%557{cI(FP
zy>$2)*Avx@DUUiXZ74bFr5$Q7SM`ALQ$Sk8RF*knoVMCm@3S_y-)>-RHu-ibC);x|
zuk4Jp(x;u@z7+f4Ua~P+wWH*Q?EhV-kM+nte;k}0s}t=NGxwNA(2+-~-fP1a>P%K~
zxH>Iwqu<l$xWL?}S<g=dK3=<PS)5$YjHO<MGMe1)H|w9DD8BpvUr6k=ygOOi^3ku7
zbC<B(WBH!3%<IA068-y&T)lHn98l79j||gQUDCTp)ghfnVp-kFX_rECCFfoZTN1Et
zYPZ?X9e?khuTPA+k{G<)ck5?;i}P`F{x-E7GKoB*zC)p-=<bq#x3pa68BSTf^F~zY
z!kr7OvSnEw&paso`pgF3*UvRmR$e}5@!e;(QtLhg`}i+OEA|@vPJJT6nHM>2-Gyau
z=E#V@nJs0dt8RQa%jDWD)9Y4IPa3COT;TJ#=s=4mS8DDiv#lF9xg|R%uZa8dF!p`b
z_NU@cZ}ac_&Ad8jHs8Eb1xEX6i?gq6j(F?#DzPp#v#00EciGorT2r`>?zlTmV~d{J
zny855irWkJ?@^Hqo0N0lL!wz&?#Zh*-qXy}-v094mUGl-Yol#!)YbgcIj5eSG>Qq?
zy&z_B<y_w#xw)+>AJQ(Gah~B?dFHM9EhS~2@bqR;tzYX_E<9=X{pb1YciV2Cum58F
zwYIl+ww33{J<ANIE31~zev#IueZA#FNLSxB(`%YyJDi$Qc5l^4oOvvJ^OCD&lGSBX
zLZZvE))rj5lQ(gr%ioPfSGCN;7Cbp-^6}1R)rSI0<sN%({iPMWWoOuqbr&n-?Q14%
z)r#5bSdlwj=)#qmd8VHj%)@gxG0v)=z0@Y>#)ex-tJ=jvBN~%Jes|vs&Dtj_D(Z1@
zYWc23CqDaJiFrL`d+Ew4&zR0meX@<M`{a!f{Wq^g(@i7frs)RN+=?o{u|To;irnQt
zJEH&UEDhVyFKO+Xyie`Zs}8yACnT=uHSY8JniVcTbz10+ZN0N|Uad&HrpPZQ_pfUf
zTkEu~k$H*s+S3#jJ-uSqzPQ)OE}yYpCnBd^u55|#9E*F;_L+pwdysZISVO~P%bG1Q
zY%`d`4Hl|zetu3|KWmfn^1g8Uu&A{*I;v8_FO^(Wm&%4sSuYT{)O(^}{;P@YtMpXA
z9r}E}s{ZMT*G6S$JS4j|z4@pvzx}hz|6P1@Gj}$-M?LC0Yq!1ZTa@8zgYMKPCofD%
z6J2zbnVomT;iYSqE?;sxNiukw2d8YnjO5qmd0S3O6@Tbf(@g2f-t+GEw%qMSA6GAY
zH23VQ!&#MAU#*r-kvSRQk+HE?+U(4%rG0t#w>UmL`Zq<zB3Le>^<}60+L(Q(uI>9W
zDV(=X&wksnRUsT_6Gg)JSZHXzaJ!Q~`5^0Jl`5e?4h{Dn&2T&0kjq!)zi&BpYiWs1
zr_-U(8#CUWmJr#_U%;QN@wek5OR@4P{x;_A7Zs8}C{!-K@*=V})K=M<<^1IEDfM4s
zuL>GWS-*mJt?j2KQ0K<X0o1u!Bb*wqI4`_}HBl~n=bPlH&kH_mI_SJq!9~$N^V6#r
zlh*35-f~v;>9p(XeLg;zxydBWqWR3U1$P%-=*%_Uq@;dASY`6X360E095y}mU9nX$
zDd(z?*=-d8QO_Ai=Q*EnTy|}t%IVo5I@#ab&Z-LS&{8Qmu}Lj4NLsQ&!*?&s?MYmf
zPDNZPjq*9?Z9leL?M%#^xOGi?bIeA~m20PcxTx5wdUvK=*g2=lc}YUQUa7jQxxYvD
z^5on}+f|gEd1Tj5<H%1<?cSrY)@*@C*a_a*B8%;!xjbk4%9)@1_54}YdJ~N&%VNG>
zdQ`}HwN!}j(-Hx`i-#78XlJh2Typf*Veurc_7yAhrZ_C$pt{!m)r5vAI;^R0j$~$~
zw+a6}#Mqj|)>-yEw!GSQ;qw-zb(0TW*K$+{cT#3LJ?oKHbac$)d(F4BTIEhH^0$yE
zRJQig5{;Ug)h=7SW6Bi8pcO?=Wi>^EV^WVM&CnJ4@Nv!4=i)2RNlu%spXkuV)s#E+
zkc-(Blhc<sc)jjOTe;6Ph;7$~C7v3Wi?2@I=5i=%m(E9yW!cyBH|X9j(=gc>spA<I
zJX13I=#pra3MB<0p&K`DtlDr`WOYEyp}t#Y)&G_rEj#j1=p5Ur?!fr$+2-0U-c8|G
zw?$PKT&~qyvc>C#_rc5RtcxSL`!*X-RyFamm^dM1L8+(o(?ZQ@;aOKY9&RgiUwUod
zljz8^RjtcCe_r@pF=>@b$2M<|Ra)yeg}>Wzchl2Srswtd3TL-SYfcinBYd<pS}<z6
z$A<7ojTy7ebGN>ntmY-LD)>g&+|0zSQ|3smeSdOe4(DpaO8!?;Pj?1&JpZ-STW9@-
zfO$Pvxymm~T>cTeJ#Fqf(F1dzO5S>r9Tn8ZQ@C{7vUOqEi&tHdzj|nW=-d2_zPGn~
zy*z!@LM)Bz{L0Br2EV6HU$Z7CTQjAg;?qU;qnAzFm#Azz^?TCtk0uK|vJaW$2i(}^
zt(YA;+gp3pomWvo%Uh55zTKAfSnTxb+^tQEoX##+Y30v~4cgljr8M(MtFLbEHq+PU
zyDm6$1Ww*i=FfbOJ1Kd~y!6f2)O+Nu-I|Kmnx0r3q4rc~=2wGR%26usKC8Gs-m!1n
zjd#DE$Cka;E!VIyaeSTkDJH|I`s~!{s{(7=OLzGmD$3rxr{(;<7fp{Z9AsXzXOEj#
zz^*+K(K!#7y$#AR`PLHL%9gVE*!ebH?cAfET6Y|GX%Es}zTm<%&j;zbfn{m-t0#Th
z;m6ijayC|F`AwlCoF35|y|TMi_8e82vwZb`&ij}7xQv9-BaUv<lGac()Xi=<Wapjx
zWup6S-~T&~a=Apa@k;0Uh8~@@I5cS4w%ZODwf4mDN@;V8>up`g+_fgK_NHE{U3gbo
zCl3eLsY6E>R$j{Do%Q(jHQkM^pP#Qjn`X(i@$@vNjae^?%n$HLUpqfdcjo%7!OS9j
zt2S!8rkuT1I!U&5w@4X}v1CxoCGJmKrt!SqDYe+jeAR#N)~lOJkA6FG`F!N64-(c@
zTV73DRysNLnm<!<@3WBRYd1t!+P^lrK9hfQeAP|YD>HhuO0B(8ws>t!ySTjS>_f5M
zo12naAA8<hG1W+3_~OMh>1pa#ZLIsFj&YR<dQ4AhRy=j7C^un$U6j1gXS?2&jis}^
zRbQJ$XGJe&`KojKLd5!l%{kh^7P&rOQhq=4x~-5piS+}=@fM4>8n+)FV{rO$=?K5n
z(gzP$9%+u(Qcc~>BOje|#q;`(8w>ZnQ)iA`))O}M>8B^!F`E{KEnL|fly*If_uOgy
z-?tXu)ZeG@e(|2Gc@;wQCpN^ct(>#|S4J{l{F(a;3QijydeeD){#IY34Wa8|^;=Ev
z?_H|<sju|JjDVm^3dwORuYEhS(Os@4pm_1o%6RA4CezauW*GtXn(f)T-Ztq^PfazF
zJDKtEQSh|i&!yLVIDWsF+2MS+&hit_Y9A$k+jGn-=V;Mvo7zcheQv&R>s~&u>Rjvp
z$Nn~MHff8+c6)VZdTo|Hni{5@UwNvb@liLIX;}Ru)s=$Rco!Y7Sg<g&H|W=bhc3)d
zR`D9E`D|uyiJ!`&qi^$hk8bc^Kl|T0y*mT9W#ujTBGA`;oF(q?AC)~imn1?2zjpfg
z#C)rs$Fjaht5fN5vf-}FYnLpr@Z_w#`rEmV>!EX^;N#B$=0U&gZP%B4so#C+!P~~`
zllNbDeHnZ5VyK9WYhIP)2mkobhi&)kb-9U_#&$PMWngA|T??vozJV*974lEj`o+vT
z);auM;D6+on#Mj!{_{SO3j=GiRCy9gB@MH-^v*VLJY(VMl)lu7>q)IfcHoYSWs(M~
z*Z56~6+0|ncw*tc48haV++U<$aVAc1j_%pAX-~|dUk17_bV{<8AE=PFtlE>b^SIWU
zMNwg~ty&#7h1P9y&g?GF*<8h$<ZD!Z&GTWFxN`b>NvEmPbmP<>ie2<8oe~hW?#tyT
zt&0>RS|+Rbe3Q5FD7-n{<AcU@gI&I7jLwR$J~k^=bWL_xhWG5Nrym<QF>N*5z0o)7
z#5@&OEywO}l}jH?4!_;~OY~%w<*mb;uI1i&bH;l8iv4p7YV6a$ar6qjkKz<J6*_hM
z$PVER0i84T;x+vzJGpT*DjxB+7O;4^ewDyyp>vOq^-ldX>3PorKL>s>G3F<!3o|a6
zY&&&&Ywld9->2?&-Mu(b>F6r2ho;3ge|iHptem_&qEY0aY^jh`3uoAykgfG|Y=m`g
z<W5;Idv(Be&s#^^1ypq!LPJx9#I|_E)n3!8$$sKF+n{citi@-B><OD@Hl_Pb`=%~e
zdnN4D=a%%7w$euYVo#oX?2yoORla?lQ-n`0!!xMmy!Ce;&bO|c9))*KOw9MW@{4_{
zuIjHdi~EJugf6J^2yivC{{9x7Kg~gTp|h8OVtr0r!3jln&%}_P?bj~*gw<y$s~G-^
ziSOuFnxpqDUg7k+X-2yDbYJ8@m#bd0$52^yj@QO%0iGIX|3+QdoAc5s`M=TIjcI?`
zc_s*%`ef_4W$J9zJnJC6%I?0-d(}9{J(dwagH=n^m!?O4oW>gzvHbQ)bs1$>C+>sW
zPZh0iy&t;O_gh!X(zF)wtNybMcOF*@fB!G&kg#fp?@UAIh|*hZy~3tPY=bj}5(2kn
zKYcsXD78&?;{EvKxW5YP(|0;CdQYh@%4$42UtiI)e$7<np7z$iE$YioNKaE<suSOo
zIP+TFmeX3k`_sGxGuE7(7<6P;hn{A~tnjMZ=hoM6O*(t~$;YT<<)v40rd`<UmT0}w
zh)3Yx;a{6lG&|en3ztNf7q_Ta_AA8%mLA{jbVF@+rit11=y^`Z`ee;xUtjB+dOe{-
zcgFus&l0*1>6PDDw)M15@Iu$lSH?VI5nuXkziIH_Jo3o8?orCoXQzuN&C*@$zK`2&
ztB^zVErU9h-*@J#?J7FddE7H%-KOaLy?5LAWLNewhh@#<wC=rG_o->om1~}c61G)y
zwtqBO>OX}kO5I;!-nM0ra;GV$?u`7pcJ13OUYZQc=hv>_QTW>$x~ca4|61Qu$K7_n
z+;&@+HMh0bG^NCmQGd#(8FTOED5rAFSn<=sp-Z6a&9>a5*L2p0th0%{Eut2o`s;|A
zs=HkAp1HN}Zhm_a?4Nyh;<fEP(&^@Z|FZFyo;mY!`Mzlj53}0snbW*>{;LJDd+&Tc
z>!Lrop#Hlp|EXfbsM<Lxua~YdH97S`vF2RWbyvAxX3uwuzuh6+KXucswC{I*`k!T=
zs@uOae}Phzk;h|S)f<NH@(;Pvm+koy`sv@Ap!wnnA1=r|sLMVY#yMHH?1AC&9p&Z!
z?u1{Nmm{rl{#|eopO(n9X!R=2bIfet%3ZBIleP8L{S_mW_ws*IX}IojVcz#kOcx(Z
zX-lchQskL!;^vl7le#P=VxLpEd!J<X?bMEpD{8#6udUlQNq1}5;`foC%C?*;n5=u)
z`I$!ReqV|8KQ{(iOu0FunQxNN&U4%JqtqUX9d=m!ENt!z=jF0xM;1<-KUe?h>d?5;
zFO81mgj&3D(^Td9D#Ux;O<PZP@s<Z~&z}^Vd*M#Tl%yS@j~CjmcIaBg6ZF;SO6Rdt
zI_av9B7c5T^POF|AmhD6>pHh={XoBWwGR|4Pj2rPdwM%z>wbm(7Y?7;<T`tnUDejy
z{ZC@$W_5(iIbTiNx-i5`H!;5S)4f$e+e$7b@gJX4c1}_*Y_^Kjhf~_#OP3_MOc3<?
zvfS_QjTQfNg8o1Fcri&@^JJ@8#)FOP&g9+P<H@%CZP2GDoL8)Z4%tl4U$yCLwAYiJ
zwujsLW%Q2jIeE_ZdrY+6tv?5v%eA+JCf|x@xwfe0!f&aDyZ3({mHy>hp}0NJW>Kk=
zRPe5M{T`l4Z>m;E`R`Ub%*L_7>F@ITC7(YO?tf;cu>W}e94CqR9erBO-`P}q#P7*w
zIqs7?vrK=TKw#VS_QL)b!Xm1#oHc5TrawE8ZR&eocMlU&zAsDDrOo}ncvo|ATMAy=
zI7{_})0K4}Sal|yeyXQG<!Jt=B_B6!JGEN*VV42#N5%WOs<CG{Tb~>a7dw4x%PFBR
zF>X#i*|t`1KOUbS5M#c3&%>Vw`BeT-6wBPq*CDWYrg3_e1yiDvfwlzmmI-t7IXboS
z?&UoF#FKk(kE^0n>NPFL-P)SR)p}>9JPu?_VY{?0cije^il?Ht_oXhL((5Mfl_0ZN
z#O})a74xIlNl7bf3+~QMJ-w<Uwfgn7wd=MVO?l`&wW*zHOU_Rr>sK!xzd7K{w=I2s
z-KAA#`QPFWF1mVx&nD?evx-K)jGdE@M{c0(jo6M-(b-$|(z=~Yw`K79?mQ%QOVweE
zrp(f?Y2Pb9$A9{z<RSDtR{1FF>L{!1_#=1Bx_9zUJ-%%I6bF_&I-I+iRTr3NZf@3!
zOx&ooDQ~4C&$=}+^Hh&oT=zb4d*N1X4ZnylTm9$h#%}Xqvs+s&cuY6wm6xcoonJPS
z(WT!%r8HUGY|7Rq-Mi&^{<_c<vHWeS-D0OsZwtLAr7I)4JZf9g#L$rGnQyNqUW@mN
zZN8TDFgIbsmh6w3r*x-%PE>Bo+T2lc-=OKN#)GETPbYk&?Bf<{-d5ePZ;h#Gkku{e
z+GNH<weR*m_p^5CzUc1l;na|ReaQ@wCZD&nrY!gvu6g=-0B48mryxa+XQ#WTDj#ev
zJXqE3Re6U)IBOD9bX=Sc>yE2h-m6uf+|7#Sw{&^k)VC$<*0Kxxqn^Iq&31BklWEQF
zV_J`8-#>UU@o`9grR3Fm;p6@v4D47Y6-|xT;V#{3XB;fLPwna3>(~F@Q`20Mw)&8w
z^pl&vPqf=7X{#JLV&cxlb>k@ivN<X>TQ|@AaQ1?F_8g7k6B7=8`rtEJv}Unx)QZ+u
ztIB=4UvvL@dee9l!}Rcbx$a&Gcb9CueCbYt`rNW<`8)}+K^&%LA5Sf~V<@-9b^Y_x
zeW8b!@SL5J)cR?2#Yd;_Dgu0mEmll3I`dk5|DUzF!Lx5{NnRngEIcdMW7jXvW~b?U
zlzXIY7O$Dz#ci0kG1Ok^&1246+fsKPDp9e>@-s7CrV;Wfb@um9HkJ8pyS}HcxTelC
z%{(vTw1Kpx&ujjaQu!5z&FOl<^O#@BaK<j%TJTfuTKo4EYhn~5q{4NLSe9fqR<*Kx
z-Mz){RqM_3S<kH{W1d7>K4e*2Jt2MC-SupIQdx&n_9War`{Lr_HNMvh<8DohG;y2Z
zeZuz51?QZUpB`tA>KgH-M0NjCRa^Lf+U$Q1OBfuxzbz~fEV`x{6LhJ#<}T0cJrU(5
z3+nBqEAALhe6U>I$ar$f7D>gWX5kN=Pe1*5<z4=X6e)B4eIMqmjoo|bTu{fwEt0{i
zTk^N{a!o&TQjB-<M>Xy6<esgWISh*{dEYjl`{*PgYoZY<tr7EV;XLkV`U1AAuFc53
z8nwkLp4+%sjq919S>hp;=sh`G^Gzl%%oXlZ*^#`KJ=(14<dlPp9qtwLM~2K7Jalx&
z@gJMYzFOT@v$}RqYw^TGKH~QOrf@$wE?2$9cfMWd-<{{YOt){%TyEw$q22GxlKp#5
zYrOe+NF}hu-j_{_-&ZKF<#OotP5S~$BIP#i`XoC|BW{9@zhC#Y9k!}b*EMh1#~j;O
ztZ#9>EaPtY><q!U+9}<C?$pHJKDvYXi6qzFoc#H3Om+r*+2!*3UR=nGS819Ke=lvd
z?7cN}?N9sacc-P;uYUU>d|s=jWDoC!JyDw-XJ>3kZrXE+*~GrfBz*IdEe|iI{gwY~
zmiQ;)V!w?1XZ<sEC!gs@rEL7vd#iPwr?mcw=#^(J<o3N+jNV^2S31(bCiPUo;Y0r%
zSzXP_)*NeFB*A4;#%bGXCnoysy3BO*z+|rT>vt@C7BQ(Tt>(lnt@4QFJ+Yym6wY6(
zIw2lE=WXr5ywp7l{%`$iSUExDkcR&|nXTDpZ}FNH9&*uayka{2q9T9(I@2t<{LK4W
zhtFzNwwm33q15^-EaR}0<m9~RfedGzqHDF61lz>iPraS^?N@i{Bv~Vi#ELHkhSxoo
zWVq~Veec8m{wbq{{==Lz0xX8h8U2L5sQ<a>euC*%=R%&fY^`iZkA+J1_GVPMcAhx@
z{KV>)q3bHPZj+uW=wBMP)5iaW);ymS7B6L$bLAzA-KwtD27C2i3^3|c(tT>jx4z-P
zZ5Gh>lEr-@g_CR?e0F;Dtogyg@>0kwJNuMwVMd$n|0~K-Z+3ayW*6^F)C_Umc$-(~
zMR~@>^obmwxsD!I-k_@SM>F`i*^!j3S0Boq(zq&at@c1lfc3D%aiuC7Sze*2_xr!c
zn|U94e?>Dml~I+)J6mFk-1&gjdqi3)H+<L~(tT_8QXkXT5e<#bY!O@Q?k}v!E4$y+
zpgbe<de+g2-U-tkHiUG)lU}M2;-@ja!Ss&v<QryNV$ST`w(e5v$EVuYZ-!~ApB36+
z75aYJ5}VnjH+ZB~-MAKBU#V#Jxj}MT_wg4GtJiv+^6QeQS$FHU&cTp%Dx8i#H$`+Z
zUOgEctmzmgw%e`s#@3FV+dU#PCyB0)b9{HJ@#bN+M5aAAdDRa&cXdh>FJ`&Z%cYnc
zd&NSNDLFM!Pvmpj?`t!h0%oah5zD`)p?}(I>q4LFQj31n<tDEQR+%F>QGU%L@AE1f
zghFLnC#>U*l9;z9;?2e&Cyw(D0<D`j?o0hW&6n$~_GaEqN3MlT^IEaixODC(wGRt}
z9~#_R^nKm#Ii89hTUPROIOk0IzB;V?@pVlZ*Yxlc$|k3$T23zDT-<fCG<aQIw8?u_
z&Y06O-7dNN@9Jq6Oxm`^^<ve#o9Up9*&pwo54i9_Wdo<n&TG;+(fhBJ+c_POT_~{R
zPaVf^16M;I&OVNkid&$A%U4ybo+_d(6V#{vP4m!agYtJV{_|JcrBBz~rgKk`_3et6
zT*a4W^&Ycoec}-zv#7x2)1%f)zP~>lGs(^|_ui4ULUS`0r|Z?|xPZO4bKiDdUC+gO
z{r^8J@mafX%@+N)E#~zUzCv!B+eM36+-55)gt$nvD0nPPNIaO6yC!r++T6WcK4scA
z3o2ZFw*OC;{o-{KP5=9e2i!1Nkn>5ca_O<kAMwjts<umHuXB^;KjH2CgFA7lP?>c0
zYLTpvRMl0+Oxo*j-IC(eza{Ha{OaBAcV9|HW=3Xi3;A5R$EMbqjlbCOFl%AkQo9>d
zm?9T@NnFXS3pt^@z3?hinbzjBw{#BbZu8n5`#C`UT}IE^&0n*xz1nqc=840FH=j<=
zkm<iR$NAwz2j^u~hTCgDGhP&H`O3BS`GJ6oGs99uPpx+AGLcRQxwc_)bTfCm`M<aR
zcJk~RCYhVBHOiJeaGaOUHP1qG+MZ3OX2MVYURDU*y|p90G=1^}Red|PqcZP}W{bO6
zFLW&p?BfYJHs{j*O$m*2YoA5VI{%4*gMH1{3t|Qf?DuRmI<)!O8jrY3s@?I^9QHZi
z3w@E=ZlJ%_{_j`)cd4Gi_m`~9_2tT(^ZgT-?j(8bTLB9<EEZh%#bsNbT22f5(~ZtD
z^ZNB7|Gi%NMI>DFkMC#k#Ikd5cHX-B*46v?=VLM9_1CYJ-dL1+dh7060kfBxDppif
zKD1S}7kzxnyz6_}+N)ZZW7bT%zR1s7P%K<%(kfYntp|_Wmfuyr^sOQJ;AV-vr>?3;
zo9Ax(5`5WZ^6#Is<ZtyGJuq=A%?*5^^q7yCE4w6V&B@E1&bPN{M@@bvaNBONOzy<;
zH@o6vpEnuq-g|!Hp~4+K8kwIqU8>(x`?llNopqH{wE54PRa%9wk9+!h>Wz7O{Vp=z
z)=J*?X`;L81z{!jv)%>FhpJll3u$a!yyc?VsSK0KRc1#n$hU3#bj#@CQ!DSwb52g4
zbks)0rF`|V$aOq+qB;Kp*BY3;jVXUW_j}dt8QZ`3FFwX6$n@p3T5Hm?)6MLqH&<M+
z4ZX%^k+AFivEvaz+YW6Hn#i~G+l9a1quxF<T~ylTw<4w7<EOzCw=}(r{1U4-CF*vw
z{L{Vdt)m~>)msrf)8P1uz!e7W8B$-goKK0q7Mz|LryI4)XSPMoCP7JEsq<VXCr_WK
z*l9jTU-l5|UDe>n#lMaemTkDU{^lR?x5?A9kK49ROY%50d5)H9@4w{fj@KqXIvT6*
ze7#Ba^xf``cOLufUIf~Ne1CUfi$+7}^}qX0C2bX$p}KnhL+h4nTIJz9?w%Ltn53?0
zcVDz)srSPxiavhw9MQR#Zr!ia%)M$PcU7Y*x!LBT_K|+WOB)|@&i?RY-O_b+g1m|^
zzRb_?UH-yt_OYH#mm_)W_Jw?Tl<r;pIivDiU(kw=IUiS-eyo0ItgvCf(g6<s^|cKR
zDNKuE?kr+%Jh+r+Vov6}38(kmS=KkPJ+XS`-W^^WFK-H1>b>#Aqy=s(LMA_YVZ1S}
zEAy#J#=*?VEm540^Cq@kn7H%bou|5%JxABR?b^A1TEgXv+ispZ(lM{@m1MlOam2#F
zN}+_Z6Nk=STlBWVbBT|M*0X(~hl)0<eERfi>ZYRYl|SaJnAfq_X`w)XipR?XwvoGT
zr$~m)Xk$50Djl|SQe$fMu`ijoR%W*ATozj6a(DGnfynBG!YXS6y*#6xHtSwn^yg^S
z?&I>#cU`YU>eTKuco{V7tMvArLCw<>R<D_EaFS7|>Bhgx*(~yFa$2<4T;0ViGEa>2
zztNgWy~z#h4ln<|GR`XP#QLcxqVBD!_`=m{zBX>}t?g^y>8H(DuN%@?U4C?VsGJ<9
zmO=84;9TQr6`GP-w|`E!9?qq#BlggvqIll9U8T`aHfl^iu<y(~@z3rKQff#0jvf^a
z%DU-P)4nIDbd$!R1FyEI7OrI}oY8;btNjLrD@sj~a>A|3YeOqseJ8hk|Fm{n)TxMN
zQ|=f#i=0z_w<UHS`&`u**>YLh*}lvtqqc@EbaYDEEfIZZ5r<wxN~FHPRm+Q~O!eaC
zSo>$|bmbnpqPfl2>C^$n=A{i;5BFU27MOJOM#TQYwTGm{Pu$vbS4G^jLb2ue#Ddcc
zx%EH!G%!cczn1;?wC?vk3GV)~Nyhxa%U}GNa;Yn5ZKc)+$>ZA&tSL;G+^70E?e;2B
z@1<)p!<}-EDNb%!aJ3@L?v2+|>)9(;WISJM61^?X`pVyL=4Cfi-(S9VAU#9FZ3z#f
zd@6IlLQ~S_YmRH9b~!wp%B9|uxtKq(k>TNSi>y04w}<Yx)o^7sIkBSh`hK}jTYcZ}
z{*)DeTQqm~YTazklb0&e?_LYztl^HIw^nx77RT1I|Enf$jmvUy@eJ5<b-jet2Z@Eg
zMR`|Ng-XADZ+<7?eXza!0^NHzQ*~q6I9UQVTwd6@sb>Aw_9s(UUpbWf_TIbON1N@X
znHL0A)>UofV{^E%dZOL`+xP#aNncyL?eqQGjZW8={K=TNL0gGQFLCwOpk>=~?<u_g
zmAlRL^^I30aY0jA7JBp@$~v=)?W@cTj}3=EMK3P=*na>2-DhWJrpNz$6`r$VN@947
zM*RFgANdz%&3^Vw{@?rQVS4K`Cb!%QySTCBqVb`k8&{b6Tlcq^M{`{FaQyize1F<<
zx%!^iPY3zEB&S`t@%NL^6#IMDHq!t1JXMQczhPtA*Z95H6o3B8IyR%=YjMUNsi1RL
z<9_{5%T@e$=JWZRs^YOJ>hsIm-cR|Sb?@%i^^+RvkIR~S`_0WQ<ziety|6u+qi&z@
zqF*gFf_gg{`)+T2cu;ox-PF^f=gKD@DqDU!``o!HQ_gM93D}r-R;v2RzTG*kdx}DD
z6)f~Q;_-Z9<g7zqB&;QRK7?#|)@1)*cf!2NtiE5VlWRY``hNSO)b2T7gpOO?3X^j7
zUAuP1_dQcj?T)>zrSn8Ig|Y2&ZN`LSGRmDrGEQGp7a#go_vh|>jVYfLc88SCTN8UR
zLta<;jo{(Pl^G=)pOtx^bh~&d>}upZk<#gYmkRwmlLYq6U+k>^k;j8^nwx3<x{StK
z)vr8{N7wy7c#FYlcS)Advy<6IrMFBjUMtePw&=d~wi~ymdan)ovcT_lsj%77;L_0c
zj60uuc?~NJ#m(NY*dQBPoU`V|ryGIEYds#Xi<swd?fQnWtzpM@n;QMI`TBr4Y?Z+o
zw%+Yrl{0Reh%Z<$@vWnTvDdCj?%GcCcT1nne(I{f-C3<m{$z!+^}IvN*<IK)CFe{#
zr5w61clA-1<)2bwqT(0tas8gTIe(+u{uO;ErOGdFjXa#lF1z3^>-HN#xzi4;4q}`C
zvRzIqDt@iix{2RwX8492VOw~?@>7E7De3O^y{<NV$x_LThj|nitof*-V`ap~$$wV*
zoW2rEf9len+(TIpCExtx{GG_|`0PGI?zX0n?Qees-kI!Te8KO+PXnHc74r<z4og1c
zN^E`;@am~ne%V9i{9UcGuNKHkY&6-%b;;OhUQXu33kPH8{@z}5@zb2t&(EH&j@$U>
z-`{8a^47nuy(tvVmTmaJ#qs7j=!EpMFBWVuS!;1V(^o@lO^<ka$G#7I>*p#L++O_s
z?Vq$ApO+~)1YEA(b-z01!{w?++yDRQKd#b#qv756!vBTk=K6O^-)9RQdLsC;B3avR
z)9<~rcmB1$IoW^a-%nQmdpRV3n*Xb<p0@APyVqYI<k;?Bef{kAZ<Xf$;r;LGzR!H{
zRnP8c&&~h84`v578rpH*bN*uY<?E*xum9ydt&VMB{rOQyx7ych!;j0^>)t%;U*39k
z`@X%GkL*5Fxt#xK{++t(ev^5w&OQI;%e&WiDn12nzW?W$z0gVagy3EG{}&dQ>v=G2
zzb$GfTL1TN)ql5r$-D1A-(OYCzh9%~;+EA3=f$(qVy@O)mrMIT>j}T>?%Z$Zn0ojx
z{JwL~{NL&O|4q*>_;Y;zpZ+L=Yv=y;uim}mz@8U|FK&xg{d{v;|K{n};in&%hg!e>
z8h#^Y)|6QynkvqV1suNH2?pI+`u6VDw3EGh7p)A}NOc;ycri~=bzGgkwX-v%>U+*M
z&qT+_ms8l~mumY?6ndfHY1Fc9`<2M#l}e0WqPxO_pS!V|i7Mthoi-GDu<^~5MXigD
zSeDCty1T0AMrMC$>5}z%I$QN5*Det~9lic+Mo3<h$fj@8#7@MkW$&A{G{b!B@l*Hy
zHfr;qICU;kXgT|C2hBTN9B;xw5$*e;uVsyoEJxt-gje<Z<KlMw(7t}R;4*)9>eWMc
z+Lul@_Eb>X@ksghQagja2??J>CQdz5Yq2Qq-KlngU76nZzeu?7erGr&zx(@^Q;*`c
zv&&bBbv)N#i=KX`^6ioHo7>lvO;>z9b$<53=a!RMPaCH*FHKk(X4k27<jA-5leOo!
zE&W=xd0kV$8a~|x$9DO|O1s2t{FA)$sMKqAHK$EaA01!gBD&J>n)&)>E$20cal(H$
z%N$*G|Jw&!tLcwzvL|hw5zKUBpRuI#<adY7Lvo)A9@W}?H6XL2e|c`pe}xrEuHAeo
zlg-(l9h$GRrcX+8!pu|0F14y!MKTB-yQmklu|TLuc<ynB%_}x8mianSXV#6-PGv<O
zp3@dT6MDP9ot*f+*-Gob-kMLp{5*tTPqC4$c(Ez^UE`hCZ!N9#Vm{ihTKQk2cgvN_
zwkB1@SFPuYy=>m)e$VzAL*;t6pOuwUPV@Pj^!yS~Yc!qx+*Vy)SkTSpMz8qG(yen(
z1!b@2w{ZKODJ-#3kTv=A-uSA?$M~I>KKu10>5qNfs@dCPk0$heN!##NYwH5Gz?uIZ
zK6TIBpj6J4eNB48C3m44D{aL1-AmayZmr#tu;6{5pva>34C|Yf+hQ(oiwEtg+vWG~
zBI_@nGoGC9vK0QV-1W(3`4Ve6n>FWiI63*xSKc~j@rPw~@ciJ@C+cLsGH<?g-0H@p
z<*S-L&X_W9{i%fGD(lr|yzH))-tj<B@^A3(yUsk*sy^FneVS=s?!EJ3UewEEwIcQ3
z<>#*lYj1yNC_4A$!|6{<yKebf@pm3(KC0Tzvubii<t8cn1$Vccv;O9?TF~~xSMEbh
zis!N$3tU@w|JGYI`&9CY(({%dn3MTGe*RT%9+aExb1C81wdb01-L1d4&pxQ5<-h-=
z{}**B{ZDC^>yDe8x}NxW)~4fKXC;niA1^yOC;ZSZfkRb`cDc+j(C19;S<&Kk^|0I{
zx7d^Cx_b<I(tNMjKRCTh?-27srxrcySzhNi-wP<ZP@BcGZsK?CRr9O=>|9<F{z_)?
z##<{M{m*O`ka}~$E#&sb1&$To65rp|c8Wha8!D;taev01M(g^J=1Ys&OI#oPVygV>
ze)Hd)Po=*e-~2GQWLCTg^WFe?OSUf@i7Z#5Uq1SLo<H~9vGziT+qON?U%!8DoZ+0c
z_<DQNi-1>a?(bQ!_+t3O7oyADU6Moj_CCG(<{kg35~&A2Cw#kKsqkX5_|uJ%45f+b
zMwdQ_PxZWQ`De#&e;f5@6<=~n7*^;VoPW?$&eZ1cTd)4>-@hE@-{u%4yvsu_>(JiM
zPakScxKwcCV*4$F%4I^6Zams^XWJ?3`)j@?*Ga7SRLB!5x}h-cVF_2&QJKYD7jJxA
zCu;Y>m$k@)vuhD&&34PBrB-Jwn#CCwKjXSS)9K6Vd7rj9D9_;!REyABFR}YfslI^H
z9HA$F9P*Zav<sL2xli8fzMjF{e;;)o9`*EOzNRyy{BOs}%W|hroD*C9(kFCEQ{K{h
zQ)kZHc_5KzeZzseF3<`3fyX<-%a=KAQ84gS+H-f$>CXOrpOvQctUprZEHO9Zpyr&|
z7nXwiHGYXDiE#=F3SX%Gn|;~r_?uTD6DBQx?#emUaK1pnlY-|>rwjs*=m$9nuz4(Q
z{<EY)K>eH)<Dtre^3AdKO@d$jt{h|8z~!gb9=I*bmhWBhsmFFL(~J#vxvYK6a+lM<
zwDrL5L)Ub#Xv#;ioPBzFb<djJzAgE#dnTBD=x?#nIi%OhFQRmmS0uxlr?Ei1VDh6y
zRXZLme4fCecZq``++u|=lV|y~i3W<^k}UIW5?)R5KlsGA>el*f8IzYzn&mI-O{G{T
zHtS|OFM4$>_?FCxh2P48r~JPr9-E@d|2;@R>?=?9o;e3UEm2?i#-qYvYIb<NBKt0<
z<E49d&wf_>y#3M3c}%lqvXA*M+m@6UEWgQGL2A0f$LZPuzkH@7o$hwsVc?s-!oaFU
zkWGfSq|tT0)|sc=`u0K|4XsCaa@6n`%V%pvXxsjYDtF%T@cizEcBVJwC-e{9*xjdh
zv6e+;d&8=LWBj=(b``N-GE^S8FU;Q}=-9RGLK%y~dZW+o6+0Y`vx+|W>yqXre|4UJ
z>}R7&Jt2o(o4@RPT&I%Y+GJ+na!6jZ%wzGdj}zkfBs;&zd#w{c>z{9bigo)Ek5%jH
zp0)iG2s$ujgJet2uMVr9L5BY>vxc9V+Wvj#zZ<i}mU1oByY;klSB1fX<sY_ji1;P+
z3p~{N+G%H-&?n&Zp|t6MZy1+G`L)6o5g(qsT{|J<YM0Q`@Wt1fwsz$G2u^r#evwQ8
zFYC5w&rYL{y89Pjbd#2;o2We1`#%@=e0`>%)zkO%pSZld<CUxQ-n&<rqgo!EG5%;L
zuGeSz_QSvMwJ(yR*4h{{lw>+38>TO`js7Fd<g%KBx$BjD;;B8I$J+E(%O$*RV>-sp
zud(s5x3UJ)nicc6`(3YWI~5>*l~G3^r?S!dZClvS9~Z2<W_10U`upE`U8Y~h7c}@)
z?G&8b!F_U~W8>+&f7_0{*5B$}>-G15`l_T5_htLjeRfvue%NBT)Jx!>)cpJFFNNQ7
zv#xNcT*y+v$MEoLPl4y9n~oP9I!-Nnzi{n^`5Dgy+B_Hj@~oCwnIYryv-<SjxDQGO
zi(@5%|0pD%60%LoRjT|kOK0lcMSE`eirhMqzx-boOY#KEV>`;4PUq?M@N!+8Z4~+X
z(2mIr{(P_4Pc8NRwe+>DLE_iLt4(@e8TOs%+okpI{ln++pVppH&%E6F@$w>Hxm8<a
zYnGN>xV>z#)Pg|C97B7b=;YIjAI;`kQP(5r)}}4HDx}Hj`J|g7?HgixIDQ@O^IU&%
zudJ0cpR!BSF}+h#Ut8NY&f6rrSotd>^SLhzyKDZq*LEvj&E$Ej?Baia=J`h*E;-e^
zPJ9s6To>E<^5RV=*_?^<)>UPnU0Pu+t*P2Mqmlb_#@#vT{Oe<O{`kO?>pMScfk47Z
z?pubYZ$BjW^Lp|B6^#3>3*KK4%Y3>(NosqKV$5cXTYD{(3^?8jmBwsLIIhK^c&52j
z;H;3;=aK}u!Z-VN2v5?@>TqxS6S3m#I#-VrE7q%>YS!)xJ2vcAyOuUZZC;|f$+<Ow
z56|T&bmb)SRHkMJu>4%(G<V^I*$ZVKZ3%2x6Dg3AR5y96tXAOt%9WOZZw&r;oiBRk
zHS5}(2f42T9E#d!h#hLsKXzqy>tc?%aqNOsW>O7;?&?nE<y||Rb*`yM={0GW*I4_+
zRH%9-Fz(jikvS-2)-X%q*z)&te)S!Az3{C;7UOgkMy7wyo7yia-1#xnv1XNA!W;IU
zO|#-Nf4++e(AQ}@_hYW$$F{o~_4)l09Uqq1?b*R}xwKLAsF(G=gEItIWZFM3-jQ&m
z_Ugs8orkoz90S<0(zU)%VSmHFT23rX^5>mZecoqUL-)@0)iiF2kGFRUZY|w(tzJ=L
z(-fJ5%R-}*cPlVVzJ6P`i=#22OW?$f3-bE^`fdCsPH?Z^G2wCUqI!W-p2}Ae9wa!|
z9t^v_J0{?=>93YEd(QkQ4pjQ^?Jjd^^Sqvx(6tXQFvrP#myO={v9I9UpB2s1<==O&
zkht~kn$LRqL;MXd&r0ciS`g(USibi{oD`SX-O?|oF3X>4F1h<Q@Z!8{<%*L9j!3Y6
zW-0gmb-1sYJM_uQ@GbA$au-+VP167Vb6wT01ur!PZ64KjZV>D2)RXw=K6jV)qk>n~
zN0o$&XP$}e2&=8}O(>6j<R<*;dH?F1DT$vHY<F9^{q>zWk)cPRW0O?4MCF9KPg)bC
z8YFiFS^a7K;IiDg`pex`pMubPdfPN>w^T355Hs=muAJ6fwP4Gx2d}1H*I(p(=i|{U
z8ktpXR-4Z0I(e6d)|c%#&8R54Ucl1raf{Z@SLZA~d|V@b$go5&uAb{%UiFoK9t<qY
ze^@NFyCNS`bI>AA;C=PelQWv;y^!raxgzb#l>31TwVMAet?h9SJ@Gz}{g;3Kg#|L}
zs#^E*R%!qC*x0-7^7_91cN-a|6pDT1x;S;ksd?+4U&%e$F~#uK`nrI*%7QaRz66@<
z?eYqD>JB(ndGY(a<;y?Hy+0TIUBblf*h+TOuk2suci(>HoqEi6(#xGHJ?gvet%?=6
zDWl}Q+py~P|GzDplvTHQ_o{6?RZ!&npMkT@qL-U*k8kpEvtu46bFYf#+*|Zj-){fn
zjYrO<*gSI+<JB`yYMB11_u7u4$^RB>zvPy`8&~#ZX~_D;A}hpnUVkrJrMFJvr*Yui
z53d%N9NfGkZsA><_?pz6w&wLSlbhTpem;EZio`hvsgNnzi`hjj_`7FoWbVGrx2Ntx
zgUJ0w^Zu-0-g`|ij@Q08dHKGLd#yj8<qchBpIx)4?)^LMhl061ErAZ^lItbzewkZf
zc5cb4i)n&CncK5IE6Q$Ly<zvFLyUEM4spn;PguKk`Oc_f6Nl&8g2&uu9=-KI&0hWP
z^+k3c&fnJcWoJtl$#8ek+{t-rby#*u@Ye3^R}C(?^WP;axIXsZV3>7STVVtE<hR-@
z`bv9d{@r>sYaid`!>hOwH7`H<-hKafp7oathvz;h(vav8&Tng9>A|q#f}e5y&*Q$^
z+@kHpU+rnqul;rTR;$MC*6=Bc_7NfVE0reo+kfk@{dZ>bBl(=;bJFJjzp^~%#D#_L
z7P-w(I6vc%t-}A}d6nn#_I|f(J-k)hNB8KuU9bL{IX{;@5F)^FV{d2cv?B2vuToFH
zd2fDyk%5_DR%U?wj!#CpkE<Jm3-}f(=b!tP$o<ZD_4Ql!?{)-RzrM0-LB%`E<+ooh
zpC`33Y^i^G;Mxw`Fg?HB`+oNA&i%dW>pg9E`PwOSfA0HUannFJPA4V*5*zc@TS33J
zMgPxSuXDLl=~ViY6AQn+?63EEc}Zzm^C8uv`pZ~<ghm-uJ(n%NX{>*)_-WRHq?P-B
z?DWqL-x_m2S2OhGttowXcUdHSVO{%t$K#3WM<cf6uHK^}|Nn!jS>`8|^l$Gz3I!)j
zUznBqV?*XsuHUEEmcQJisJnRTp^}%b?>7qf+27N>BFOyyURy+W`1O|u&hEco*v_}}
zic(17+Va;4yFZ_^I(`0-<Ic=r`Ash!rW>rgQueTZ???Gta%HoPFDLg|U9tPMF?&yK
zf@7=&$F#erEh0X@tA4jVy(A!Mxyt^9n{?uezg|6*vSh<j=Bv3}_D_y{Gh6Gv_jTj%
zw>QO~D_`9yAX7R0$eGOf#&I)NOKkcf@zzDJaJ}H3xY9yJ#x&n!QqmE^6Xh0tmbGE7
zZI5(Uny-Gj{7I<9?#-D`AD^187ofNDagz*}{3h=y)4p7E<9R3gAd^LMY5%F0>x5f(
z_%u5#t}%_hW3}p2M(~t{c3+tL&fNaWduydUhX`ke%d6t;6BaL-<YB3_!2R~6SCQ+@
z&-U%B_S@C4PTbkx^6A@)_E-EBhzqa?^kei@T@|Fotn>BR`Sq`R3y#jV+WpB#w6gE~
zi|}&!pUM-LJMg*(EI(s0Z{G5_cV8FWpK@#S!-Xp<#CbfAZI1aO$ISC<%KKgNm31dQ
zwYt&;o_425&E&gM_VoNQHIC$a`M(~o(+-&OJhi&t^^4E-6Q^H`getBIztX6n{ztig
zYWVWqJ}uee5~cRbq9(I1ZZB_{Xmr_LhUp9YJmp^#iWcwdnc~)x%~JP5Btd9iH;3HS
zyR+XX-{CdbQ_=9#=U`PSzqEMAUYlR1UrXA)-umiY_@sb3_QyW=ADuqU>75i)*lT8G
z#-lTJs!r8}8!NKw=JS-u>f62&nmj?OB>Zgg2QJs<wokj}cOBcStuVuW%Rc84`SYB+
zi-J}d*K@gPE|+*V_0<D6^JC@Ze)sgcmiXS2lajv3UZ?oDX=?h?UoKgz_84@DcsyOB
z_g%sI%Dns#o%60td!(%vwNGvE^odVcBKYiIjnDOra+A7@-H*@4e6tIzs#Q-95BMwk
z)ih#9)#ELVmhu<ptSIdHx#F|cRY^ll%@3RB?D4sHI-}-7SbNxf4Vw>|HXG~q@oy2_
z#<Ndq{hrxJnzOeUuh7=f>OUM8eYsnw{EkDm;CU~R^^EEF=P<SQZSdatK*(}Q=%0C;
zR&XCPH(QZ$W#Jv!FVhV=cpQT|7$*Pu`to+z<xP1tTTi%OKj^eq!CO+|YIpj%*nM%<
z$)~C(Z@P9}LN$B$uSuJtGMD+5T?;h+8}Otm*JFzAyc3pnIVn@--#@SBb8XrO?duVH
z`-E>S@YVQLzVt>*;9uJ-vD19tKGUevSKSgj@BS2%w0rmJYhQZD|2jF#G+XTs=q|(W
zp|{HS|Gt}lZod8h2hsU^zY4Y9&YT$Z<<`dJ;}3qn+x`Ad_4~cwZRTC)o5Jhd&Ud%&
zUgh(<zrokT-FkV^H|hTGd*AmN=HJ^BKHYxN5zfh4b2n~(xaqXs@8d5nE;j!bns+{X
z@8<{eew59w`1CB;-}dXq%YN3r+{}lw;}tf<YumoQwr=NxpW^B9E1Iv0=;>xH;Cy#Y
z+&6Q(nuB@kERR_{=6~b`UDNOQy-^5@*r4$2LgpI*LC5k%e1hu2>N5oRI?7#koD{Ko
zxh3AEZ_nLZZbp$Qj}-&wu^(YSHgg8g+pGCp-5oklEdqmf%IsV5IVwqV=E-EEpjrL4
zA3r1pu|(~;^UZ9o&OE!DZTvzH*F@yJ{JZSMowme%dTmD1tGC};^jz-3OoP`s&vrOj
z|7)l#yTN$arAKUbpUw4`k6FVWh^;8gUK^R5Djm1&$~E4yO9v0fPOyBofKyC+c0O;=
z7B(I^O`Cu!7mMgE){!TLvi0M$j?1t3Y_VjEkEHF9U+J&jbe$5)-8nP)FFW6-wbh)Q
zD>WmRPF^K`Ly-N;^zE8yhue9!T$DU2w))(b#>M<aGB;kX?cVJ7$~>azG1uFBp&47>
z?ksw^{8r=Qk_j;<y<XctVwfwwI9o_<!yMD=F9NKzx1KyaIVbJEVVeI;SyM}I>l?aT
z6DRk76MiUNdXD2^?8{qG=F5sjmi75<HgsN|Z7wsH*Dz_qqh;dJj}CagS^oM=zrmI=
z*$DB~k(tb!UcK3}_}Gp^$7d~RNt-J>**fs{r*FmC;%E3&6>Qh~J%6y|Ca1gKhvKkH
zCeFW7PaQg1o_n0<NX3R5TUTmmAN0DmFM<8M!~>s(vL4x4>)x)@&iQgga^0DNZ-VU;
z)V730{(hih?N!Srn#O%O@$cldDYuJGpOjB>ZtwqQczWB)8H~53yK^sn$dNWHS=6!g
z*BXc2xw-LctxgqL#N9s9wXyISn^&aH){}1hzFX%^PWy4gdB&-eV#Yyr8t4Ar=!))A
ze!QdPF_U##P@AtzZI>vo+`7%(t4f*vG8txn4AqQo34frZyl1Uf`nDZS%+9VW1UILp
z?X*9%-cUT@m(*hp;WNT{2K_Ude?2#n(!D%I;YepT$4!Im7LHe|qIWH-;<jf=KlR8e
zd}cYvb-R8A#$A05lHzHSx1TugOF8l*IhU2c>WCOqgVAE1RkED>CvFf9SDW$MZvRQ=
zpRP}oXC3xq{i1Z<L-O$L!=Js}|L$1%=;Hym?8X&sMOTW~3ti_}_rk99>3n;Mt<npn
zwRH~(-`lToXx^_Qtw&E(JN-K#G;unI{`yT>jawc@o_h55`(E3?`4gLxDsLP%m7QO)
zdrCn3T(J*g9P|2LP1IuKVv_Jos^I$}wcg_Gdp-C0>l`i==~eaadadQmp6FF^;?C~p
z{(&}KjOX2xTZ@EEBP7h_UM)9iX|Fn-c=USd@|z#?0;P^eY6|{7F+W`7oCog?0nT}M
zjz99<r{P!U!w_+)|J3xmCqHEGE?Bca{BZYF=PCBv>TAQR{s+h2o$>Z-zZQ3X$1#@u
zU&EsKi<1L1b??avlrL>93%Hqapi<b@c#m||?(*xW`zG!9e&+PTvL3-&H{m1QOddu3
z$BJ7xGi#@;;`<_b@{YI0E@zF|*XP@;=w|b;`78b9#`z$p1>Zj%?79{B+hc3mfgQ76
z$a>gkCE7ebclt|I`DKp3NpGt6H_ps^`E>W2%GIWqY~Km4XIomClyAYMdi@3WywCGQ
z?mw-bV)V+{$$sYad({s(?G?R`X?;GvnOXl*^@l~*CtUg|_gzPQ^@5NoEO%2j)@|2%
zyG7Z^$K|TGkni$dJMk+P`o>ykGM6el$nKqYYi974|Ns9!n11iy6P3CCYKsm``*~cZ
zcuB_IZ7uirMgH>Hl578XY3%KYX5NJ-GVkW?P&B$UxAsw@)$EmrwBN_&><Q{&zqe(6
z-M6ZR9!>JwcgkPfGox(#?RCZ57kKx$DhY5cnN#cEb>pDF?aE`W>-oN(O_FW@aLV%d
z>ln+AN>9)J(bYM#o#!pvDqYE=)u|6AAG)U5EG_#cPQ6#L#%6um7V-Tyzu#;=4!I;|
z4TtRff*+tOgO>5kTv@pE`78J>w|~Gl(tdw*J}f+3{KcC?uHcJNLFdLBy35yo;kNnz
zpqYQ(Qs(Qwv$-o9`z~&<{Rz6%Ry?rA&+_S%<MP#SHU^i6*<JsAs`<6|G@Y4+2U*4M
z?9IKsEiwE0I$8UqBOSUQYp%p|T20Siu`Ou*wV$a*)o=cU1_oaA_vWAFS^jit_`MHT
zg8k>NFcxTk|EIG+z3)KX+AlBmbj{R1KfgY*lkZ-)pxn}#G86MpOg;az<Ap=N>CDBN
z;)X`*`@9@(^e=Z+xU4#n<!?vyj3X=Vwy-8Dyw_l0xWu~u)6?&}<hTEDJRs<IM`+!l
zn%wqz#fR2ZpPLcVwAuc}dJfs8!qblCJE<<JQGEC-`0gXazsg-kZ-l4IEh@2!(O-Bi
zNTt<GB)saFZt3hPm1|iZX3gHe>&~gH=r<jb&2Nt!F1b~CNz6O{>a#_h%_>{AMMNJ?
zOAJar`D<T6WM}S*jO~GkH@|tZxGnR4-PYB)jeJFy!%kW)+`G1JF-Q1Dzsc9aRv$f8
zUEBP0Y5A=yAFZAktaf4Au<gjXd6_45Z?D<5C+5(fD({P1yJV++yI~`{YUR{li`kw>
zIQp$E-KMwkS`p{l%AhM-uBHe7RPxTfzSHt+=(j6PzG2$@$2{A4wm4QQ?diPrVnOnR
z4Zc&;UDG#*=xjXlO!nF`BQag=ZNIwGelI9E?X`Bof|&HL(OZwE9~3!#;?%@X8v>Wl
z(cjFM>%TYSVN`VVI)SD`A=b|vax-UXs%mRq=Gq$U7wwZ+q1wGRGIMj1mHmn(F}q)x
z+*rUkv+N+J)tdFiD^;^%u1<Nm;lvuJx8IgBOKU%m3|e#N)%G>pS-ZDa$<Hsi;qf~C
zmRM=<&ZWK<p?jAd7BB7d`uQt0=+(8zs^XRB)?fH361BMMK#P+0i>TbW*4LscSMeQs
zZ5}4=k?}V8Fk7}pY(nhUrMGVFK4TVE`a<Dkigay6?^BPLXZ-D)-pVX+7G;m9U3%{O
zjbC$8w}eGS$8KJGXVu0D^AgzSE}HyOIxRZrpbKY4@|=%P(lVl7=YEO{UB78dpHcL#
zO?NgeiI6jKy*=Uj`DxpI)6IOWd=-_>e)?n*9sM;bTf5ScD}JW!|2-nJN;K#Hy_EaO
zLpChx?gHZ!w;NwH7jK<gzBzZL$Cl&s>KwTXOCRmDn8j^BtKRO}O!t3ja;~o@S=q{X
zCePV^-uqeSJMT+fI%_%XE`H|F<XBTEsI{+7eO8Cy{UcrSktTw7cO35NWYJdJbzVO9
zd-@;lL&l%y$ZJJU>3yO7Y}xhB*EZLE`73(T1*h%SbXmfF!Oulwx#>TTEpo1JKYm`n
zKz!H33X8W60peQ=Qx#5iE~;^?-k$Kj<@jai>L2Y3-p0%LUtxU_u*Br(?W21=M7~@w
zIUgJGY9^mm!}L=Q8xmtBHZA6!9&t4@xV$=c$MxcgUt^s_uYdKi*<h>`d8%E)w?)${
zNa|4F>{6+{^Dj0{Z!U;t*&cDk=tG57@72?(@&6Va^m7+o#j*CvUXiO)H^^Np|M^Qa
zfBU+XJg;8sKB<gluKah$d(j$8dG<fC8$#?1Igdvy4d~&#t7?5qGTco-M{{zRLdUOJ
zoPRxDik-L}pq6qcfwxP0<EkC{-#?TE$Fn5wTV3<?sT|MM<L0Uh?DwW#{HnrvL1R~o
ze`SUQ*Y4+!`rQp)HK$LiIm6+8jKjH+|CamfhpsUpzbDzah5VJ4Uwlu(sQZKBOndq5
zDnHJzI2-f*9|Lo335RvR-4*`(4F~d9>WIGcnw{+R(?Rs9<F_k<t8LjPq?9U!Iw*=I
ztt(M`C1Ww~AoH0gp8^d3stTR<jGD^W^06TM*MY--uJGORjIW%b_f}!8-;Xb?Ke(QE
zO;P)?VqdW2tHV1Id;-glG1ogRs#!7n`*ihZl3TgcncrR(4WCrYbK%{JdJW}w3l9f4
zNUeHzPw>Co$C6!Vo}0=ZT7GHAMz{MP1uieY=*GT^{rrlf8pR)X`n-3$>ub`?SFub^
zYc_up*JV*HKDE+0%b%SM{Cj1eiRAYKW|7R36IbRLtP~4dQ9Mnm^h4I}bAgL?u4>cX
zGUxR1H)(qX>=#P5v@Kead}6WP%3rmoCK{LC$m!#iwe|~?w>0~(y?)ce?RS^#USC_d
z?PBBlGvB{A@y8~YDj)l4S?2olr`7EhN1l637cu_eb>)`DwND%FEuZ@DMTo)5yce$8
z-&c#zlhP{rez!cnA;~!V+M3osZU=Adsr-E6?#ea4j@m}5&nY-`dH3Xf>rIT)&O{V}
z?(O^XHoyLN^#4E4?eG6?)vtM&uAyswui~*N_@d?dmrJML`vkhg>>KEQS#b@A)nRLA
zndIHsQTk-+{Q2>R)k}{VmtOKzx9v=7-=y|9>lx^Vc)m<^|9N{ht>1KbD@Wts=$Dx}
zek+u(g{Es%Wbm+@*NpvQt29R`DM(F$sgPS!>~NmZ3m<MRNkbWq^=i64XV!YpI&?8t
zP-uCL)eAl|(X}>(ii>9da{9MxrB3VX%8odf8wzG`?m1mu&==wM$A9MGD~S{QR?fMx
zI3O^7ZvNs4>N+MZj3zI18rbLG&e+N2-0hTTrg>IrX{e-<&XmZwsMT|CD7^FBmJmBN
z_s89sw<nf4UkwUd5pha9`%<LXT&v4VBU8goHmy^QT)v_FMt)volBHzlrfVFhk4*n_
zrYWPAO}*+hPnXx*-o;hd&DC$M{l0!vBI~V{x~w+OG7Pt`iJo!RbxHKpvS826s}@_t
z&CUP#A!ly!=9RaKjwS|Ml~(O6n5uYsrb;4%^{U$?@4Bk|z9gMoWtDwlroEMvL&Ux(
ziXJVqUAsNE-d%R?#>z?Dwt?qASN(XoHK@cTVyTCUs_mPHg&Y?@>}=~3ncF#GP1%b*
z%u_$U*!()z$8pxJZ%upjiaX*bK9G+5J6j}agJ*Qrwa$p^`PmzHc9&d8i>*)G8c=v9
zyTl>BFVy?R`gK_)+Rtz4>c0DV;sVp9K&ze&OI)mPn!cE@*Yy8_M@b1vzc|!hP4->t
zYvmC1{PKz0Th?wlcx~;}M=RLErrul69Ch@7$gF^6ujf8mQ`-ABDB`K^WkqvOF5!sX
z%MP}EKYiuz^wL#3rx^5huhP<tw~E;s8+MRu?#ICB+gXdbyGy$MC>-s7t#G4j?Y7dN
zU(e;3ypo93+mm}+Zu6yAX`DJ+%`Ef}Yq|4GG0)sQHGgN^V|N~rv=!<J*P^wpa&tX<
z`A%Q{aYLXrP2q{1ZTei<@)uTf|4vSS>dS09MWF4>?beK`&ypA>`~DYDj!|%*z`)1C
zsJdA8oa~iA4lbLQ*$HzDf9ZS-Pnp}(BG4lEY$CU+l(Qa-!kZ5!*B8g^smbp=?^`s@
zKxqE`UwsQ4<pbMa%)WGyVSfE7)m2qf+AmFNy&hd@BtIwKyRg8KC-LG`(NzMPIadz<
z{}Z{KOUrwIXk`m;+?{m8?ZLA%ZvFVYskf?e3-^~3)BoHxcCFTQ|LHV2hVjzun3%Xr
z@sn7bU$yRf=+(2%n$bN$#WM8zY@S7SMH7AZ?`Cxpchzj!78od^yZ7r>-&W;_PYnL9
znu}|cyv<8ro;!cK<cJJ&{i5CaC+xWFdtSLm3s_i(v}dg4)pbm8y1=S_jH@!>zlTL{
zOL*3~8yz;;SG0w?zP1)052+WwmpQR~S9r{S<&@PvjE)jntDYG@H!HLYp4DP}C_nmW
zFo!EseSAXy%2^vdYikxJ?6%n_6cV}o!P>rCC)jiwc*-Ug9sdz#_h4C@+wSI<s~K3+
zf87*~y~b*3SD4yA@uBWFyYh#(^0oE#45saRU%mWQxXJuIjsIk(2kuxQztr`H%lSjE
zC+)iJ;ua?!+dYMSini@iH<$AZWL&>GR(x+V{dd><sm-L4m?xGSvcJZ@58ApqP31*4
z&x*Gi%yLrhw?p;kd)pkhc&W$Fc*j}jBwvokna%IygzM%Sdd~dC<uT9YE2H5>4JZG=
zUlZ9g_FY!pAaHK|x%l(eTFo{#M}qakPaK$)J#XW!<y+P)USv@3R(o_t>48lC(%>rd
zZ!h@$=S+9zTg1P{^GodS9r~$ii~I!dE(m$W@pkFOw--cDGH7tFE@jACr6jbVbf0I#
zttqST-d~kEA?I3^<TI{&o6}l-<&BExJUv~pP4*#s|K3yS>n?oGv3kNLv6ZnVvn&74
zW8Euflyplkr!VGHi(OmXA(ZlD&o2Jf_GjN~dM}4P;qRAw(KUtN`@Cqzl+DM&rPDWc
z_N%2`j}G!}R#M(%yn9tPSEyX*@Aq+Btd}1i=lvh6_P<U_pZC4HT;-E5_J1Do%O8wh
z^7*IQB&Ule8_(B$+r0nJ#s0c4Q|EErJ}Mqx6FsX>`l5}e!_ON#3Lj_4u8Reo&Xc=4
zdOhf>S;<f8w)bRhOs0JN3c9UO!^Z!lbMv8Qp^~>-uh*&1dmouT_p8FZIsP?|g!eB!
z_p!>%#3V&{miYO}uQeR4ly#oYDL%KezWnu9Kfmqq+O`pXF)!K!43BPPaI}x<e4+M3
zKzn)Et|!5~N1518i?m9W30KdU9(?It_L;cIKX-(5UPiAhX}poHe{!Y!7VZhZb4x^p
zoE`=`$~6fu6<Pd7jLpVBeDfZO`bjkvabFdV#h9F%%KgG=SIc9)w;RkX`~|ZPcb9N&
z6`8RnM%wP3L#zMN?j3GE$0ZkjIxx9p(LFthOE>bA`WXD8Uf8!-oLgbzYu>yhSKtWW
z^aV;hi{5)R3Ah}c!nj+qak>4=pKd<)AFAo!o#}Xcuh+x}PDvfx53k<k^kOIPL%Fr;
zeb;8Q?`Yf581$lv>H166^b=3=%{;FMm#moYH*Ygza^J?V*8E1}+6ON+A~KD>-Z5OP
zIbr@4Z}!8ACNKDp9`)Co{(IinfUpahllk6m;beG_I(zNK#&s*Uai;#N-~GwgAyF&o
zwBcz9+Z%pTa+<BD%U9SHz0T&G#(iDn$=<a&ftFUmpWiMx%vNomoLaxs<`BcPdmH_@
z7EIZDrKKrv*`3V8>S8xLG=!tWQnzh!`YM>Paq3sO;B!r(B3D^jg_eo)ZGO44IcDL$
zhZlACxt)wRY3BbWzwz{Or-i<AC%tD%*qV3GV)q@%P5o@|b$$t@c}9y)x6Nys_r&00
z+FXV8ACCCxT7_weY<{@7{nmq)x@`p~x$f`Ocl5G6q<G%y(5d-`cRMdUn5-`(5p#h}
zzMXTa`7H0imtL;w?xNvJcZ(%<HY7B-s|q#MGQ6r*xiZ0h%ChQdm3wOqw0%Pq&U3pb
z1h`EsZ?0U%ea5r4;Jm2))3eF{!o<!UX|3#eyGQm$M&E9RgL6JC+AaLb`b*ROiMu?d
zzbuRS`*Rjg{YOboj=1F&wWU{IFSz}#ahcv-CP7!1>r;-knzV?%U^mK0`TF)jWIp#H
zqt8Jv_pEqV)jU&g!&9sKN(XILb$;($w>V|Ta+imO8l{HyVU?WbVj7dRzn1DZK7SU!
zXy5nevJETx?tblg#gO_T?X`NPOYz0M)xUUkzw=$~{+}sc+I1;7{;Txai!zU<f8Y7)
z*)i3uL**|*zFYXQ3IE->e7Uv#9@d`HZ72K#W3t#^f4OnQIoJ8-!Y5*U32e@`t9^}Y
zc^1zwa*c5aWjFpG(c%|>QGDO;+0(r}U*%s6aPf(cS<n7*ZN`Pm>35T(uE$0$@Za-J
zaNU`OJDmJJKi)FowV;)R;t4<1vi+4pyUzS!k`+n19~W_5*1Vzoj%3cR<<a-VA7!7@
zJ{c*#$NcM@_X5jS?M@O7y*QP#ZGC%2W$oAI`>U91`u}BJ-X(Nv;>4vJ)Ds!@cKw>N
z&8YnA8WG|9m!kKt)Gh5c+tZQ7J&8|w>!$*@|KGCYs}?34{90jmrTMwXtJ>u%8uI^K
zp9Zqkdbn5I-FfCtPsOD6qc0EcF!GH~TBZHjc9KxYKDnZ!bBgBNH<Dk$-5j+4rT@Pc
z{@snsG>+VKem2D@FW^z7+4+;#*qlFn7s>r}xJvd#d8qT+@1?t*HS+!5!X~?8?v*PG
zoVT;Tn(!)0*5+R7^!eo-d}8yGOqT}LyvmN%bL?BGwR(fA{+Vl43Kg5978TyqoFmyB
zr`~)0gvcR|fZi!>Wk0PF-mRAGY45nV$Vc_or^o)AR-U(6x!SsZ?FFl#=R4PXb=uuJ
z;kolv@+#TqO35>x$$UOL^Ygv>URmoh+w8m#7dE&pEAP}WUURjx+HFVwbhq}<<@4))
zz3l(+?kCT}tTh`~u3UL?|G!_a*LU9E{dU`Jy}tJCN7w&-B)<R09ntWZ!sO7<(1)PG
zn*Xn3%iiBVZ}a)g$Gx9l%w+TD-CwO`_~%-c-oz|VMy}PbXZ{0SguJx;*1goW`@7u|
z_J>u8FzZcgF+Juv@qek1{hOY1CwIjOPW-a|Zp$psbKN2wJT1qLE!XPN780AePf1XK
zg=34c#tUhGM-!Kbgf+k3?qO8onix1MBklFiaA(gG!AAt;K4jVSzFKqS$ziM67KY!P
zZ0x6MJHB4U&A&mJ|AJwjQp($tf7k3#jE`$7s+83dNm_8tx#Q_OwHl^{46k=zKgg=k
zxiz7=$fG)Ssmrt^aSd^6moJJXN1mB$%XC#8*17qxo0oruhYT}I`l0fO;0Ku;M?Z^P
zk#KGLp!!g?iHmue-<u0;Q7>QK;&G5$-sYyM{pomcxK`7G$Js7Z)>pfQNM3uk<b;>U
z-(;N&A?sFJ*>@B-T15sgI&UVs;n?auIg__`?EG-()ziO=cl}sq`$e*s*<DLZP2%mU
z#qU?u&wX`L^Zvd2cYPF+(&o+O4%bsTpz>9hm9?*G)xLxWv&{_7X*iX-%J{JPZ$0^V
zQDpjp=Ss4ZHcjn*w4`>9BKJ%4$0qF;X05o^$5`QdXo^?+%9o7%>4|GLG<f`MHmSd8
ze{8n|*V~0_TNFDpcM2_PUu--#L*P)zlhhvWvj%Y=y7tWBa5&X|fwOgO!J?|wAEw8j
z<g@!JF?%_$V%Ykq?9@=*ZHciPXY9JBsK~QBVYL+#%g&z<E=PR*cF8Q^Ran>y;kw_#
zXZZgupUby-{mX=^A7&TknI)Z@7o#7sqkWaK$Ej$~dvVMD^{=^dMtv*ig_wn%UY~e5
zOWM^fPIt1$I=Ei=W~O1U<-k>N$y~(d*SYI2Gh}uqcwK(9^?JFvT!36|SkkM<w$2~x
z)K5+R`1JF|YV%Dkk4`T27qDKm(?42JVX@JUw@zzsHBFFE>}*<fJVa2$?U_pI551&c
z-5FCpUCBRYpIdD8^y{)R8}0Lj->Z_uKY1+M6=<fr=#${QHL`(;zYdCKxxZaGKVC&Y
zqkEsynxCrwd)@_>$JsoVoAsmi*rp8br@NAtZQ46`-X`hTzu%0me%o>BQS!aj&O21(
z1kcB9?Q*eh37NGZbn<$xuQ~Hi&nREqe#-aa9^Y#+Swg)}YBq)3^*((i(rHoo*-w5h
zYkO`z*b?1aoD&kJR4mQtf1Shf*v8&8fvvW$tfwT1FPj>i;;Zi4GNYf*AW(YFGvj9q
znd>wUweKsNA;W$5{k9XIHOgaBN@_F}y_~bc%Otp$DBI8Xx49U*Y_W^f(yOYg-raMb
zw^(88)!B!mXD$%=U;XUjv<#Kq;m-A2W)|LH^ktDgHqqgep5hUnrT(Sq(>-=cOFf*&
z_wI7%T^oU?Qp$5eRIfH$E-PB%`}^D^o8>lw*H?<~JX{qxF>}fFs~;~IGc2y};SBfL
zD|h$%*W2eCE*Za*eH+*P<P?{_t^VHwmCM(sS8wf|rG86A@zz(NTkB0$i7%Ys*FIx<
z;L#H*muhY7KN@`0-mr}2+|({J!;I~#_4nU6XY(|q`|7n9KJ%(x2kkmD$LBuhRJn}l
zlRBJU{|P_;R^wix{^`$${FW`3E1s}5LpJ^7Gv2UGD<ftLbUYTAcWg$;ue_p16;|&*
z|7)$weD-3N_G+f7vX%!gyq>;d<NH&VSC{#`U{g@P@y57+^V4>}?T_DAU13}EzuZK`
z_g>M9#BY~&E{{@XpOeIr5SMAY>HGe9?V`)Gc(%M|*n4h{jihMt)|nHY)g)EvEL7O<
zRr)1y`}Q~uxt4}rdHXuudy|UK+kUq*Q#??8SdDGbb<TdfUoSF0e)?Ja;UN3@_$?V1
zeQY!;3izyEEMQ%_bSd-mGc${i<kx+k?Z3z)ru1rP{p-kdk!gEujy`_9weIh)jsEt3
zzi_r3U+6Qp{@>5<fAnv)GqoN1dN#lA^X`g?dOM#?ivGwE=>F;d&GU8NTCZ!jU)T$}
z^F8Tv+rz`{`LY%T2`^vUe)ik9KVI85SEu88k844}B97)FMX4fTL;3A`zr8=7>0EYi
zRzsb~tTcloGbCRuWD_uc&K2M(=eXlRaG3ukYvs;MN-sXh8mblvI$M^w%G=yJyHGi8
zk&ji(p<vE{867F^E>8Uc`FcBfgZC@m$#WFW)zCSkWFEb>YVy+O+oM)<g!Yzw_nP?N
zz)nqps`WePWoC>1UNF<|ZAiSnQP8<tOAQXJsgY$kbE}o%RG@~$ZK2n3n?B_TGnO{a
z{ZaPm;#V_+&|e|n^%jbF8id)^@o}_-e9fMEiKWo3G3WiHrbVxxxb9oawX!JZ%X#OO
zB4NkgrQB28b>jcJHqG;9t+P~BGI~2-J=v?Fc57iT=N+xJdlLF)@@<$m@u=Cvsq>$7
zr}}^AuveUA7i9LrOR(mWHm}nnZiio<_iVgxzI|ilJb!hpLEQRK^T$i?8YI-z$ZUD#
z6MyF9@g}21wJUesYiqc1_QT5qGj6%p{$%mLuX`q2!m;s@vuvz@W5R-e25EQOC%Qfs
zYP`N$?`EgbhLF|ocO93UnHX7qaGiDXt^W3NS7Uy)87SU;Y!>~^s#$ou8_UA?8@4M4
zC>;>&dAO+3`k`Z0*wZDawRR?7u6jLvdam@*ClM*T%bZv4-ITSkegD(vVp)sXb=R?m
z-&(j${in<q$(8)QwNhOS&z)GgS`8Re*1IloFgkyvPWJqZUH`sUt#&ggSb99_=EAQm
z3q1C5EKZQB)bSMm%IUvT=E;G?oo*3ND{rm(_Hn^K*V9X97JoVupp#kBzp27PDC<Dr
z^@Xf=Qy3jP{uSP83ea9tlVh}E*Ylq3ceD9@yAJ(Wbg%!|yyt7pxewcJYqZ(9r0cSE
zpoi?+o>#tgd78@~U0fV@yh3uzWShMee|LVLz3oMn%k2=B?@AR@nSZ*Nb{)#!RqZTU
zFm=vjF1{U(5e-LK<IW#(ymZ^OqQ2>@)vlBk4@K9WyeQEmw))=0<r-4L0X=@l#FJaN
zUe}fIiSD1eeY^H4+fPZaw|{8&*~K1lK0y7Ld(4co{+@ZoPp5DNR4y%5jhptaq&L=v
z|E#Xz{MVAV{xC}k3!hzLaKGlz<z`_fh1$h)UX&lx?+94;>N)pO(|JE1I|R>9kJGqu
zvHXeZ!k<^|I^KP>pIXf7dX_;mU)VB`CHGRT{OdabH_vb`_r3Goyrgf6-KIsGSXll(
ziYv(ra^D*{|7nTC`M_n#Y}=+Rw26%rKl|D0qWcnoypus)ol*(xyZiX&_AIG-Fte@v
zN0jkZhEx_+-d#ujw45*Kb$qtR@5_a$rPs6$=4bHdUY*@5q4aCno<BBAG$JNR9TNYt
z|CPtzBhD!miG545#Wx=jdAiutZi09|do4r673cX1lbQO99`Sp4dDyNrO!gJO`@p#_
z^48wq?95v(yA94MnlH(G?!76wSn^QK!i#?V65eq=MoZ^@v1GMa8=#?b{opjVU5fs>
z3%LAp7G}pzTb;Y=c#m9e_p?1OYG==zp5NT|{N}YyS<%~bCW<W7YMqw-SL4{hZDP^;
zH{LLts=Xvinx{wJ?nGQ)=&eR~U(sV(OMgt|xAt0^@k`L|`3%R`4kEieJ_g?1B_Z*}
zde6*{3+<n<OY!8byYqUtc4bW9v8%3@W#`-VF6oP?e--}TYW>*CGIAonjL*6&J*KZ5
zJ+H8`c9+Jl-4ti|zosv1j)>UPObz2h-`{yJyr-(6IHjpP?O+otyWqW6_Gh2x|NnEo
zdipxE(uE=gdzUOp5m=aYdYbO+WxWkicK<&1|9`hS{_iXPYP-W}?Dv13D_{4vlDD;G
z?(Mw&f4_BCJ->hbeTCe|tuD1oJL8pWc>S-OnyRh7xzQ;wFi_P?Ix*XJzOqQ4)%SC+
zKOUF2Z}k<twl>;)UH$)mU8bDtV--PbQTC-S?U3X-^7w(`D!)5lj;bqPnRs%|d;!nx
zK8_+Yu5qXo9^*?)yX3TI=60W?iCXGPf`RTk3mz$CIoHVuaWEEabUY$z<YZf6S@^VD
z*ehePL_=LtW}&L<`AO_9otsv~skj8zzfw_~pmj0!=jLMX@buNavQzVOIjz{2M=p%K
z^<=;6nO%;z)wdTWNY0sc=!g6w)kXe3HbR@ZyUzU()LY!zEnwd<W!j~R>SO^m+t+fe
z5^ID4;y-<LU3IEm;(gjw$=uZ53+I`uv@I_jX1KJ}Wy5QU=-f?n)qWl_2wwU`p{BZm
zpC#~pNnbJOAkc@ie=Xed^HD_TVg8t-Oe;5?WUo=&RuZ!On$^cufpZFq+se8oem!;G
zZ-HIk_RlfLMf+LrDW-R<lIN1<na~_^@MvrLFUQs(eHN({S))(PucpYQ^_#}dZrgRB
z&(v}ghns`h!W$a-^5z_jTD^N}bw15$a8r1jkR2NN;)LC~8N!+CuW22<?(%Tu!h1cs
z4XH639B$j@Fr2*+I#2IN0KaOVe9No*SKCAq+x<B$tRnP}RxGg(DWA`M>h$q>w|rv%
zB)CmIY{fApY<>FXL(gxlicVg+Z)2qT3^zrGU2jTj|1V8HB{m^_s_EKqADH_s)%Lv5
zbW6Ik%iG@N7{@d2WZ6cy(%|pLY>NYQW_jt(G#8xh)}T5~&h3rQteqa`_$+rAJQDo&
zMY_%ZcIjk6|G0VG+{@1VJ`w!9C$e~=S+VuIw}IDY9r{srVs_U{N!4!;kHjp}KM{QW
zz}b(=%zx!8Wp=p#Zq*NC*S8gFi2ZlT;*-vd$#=eP`z0<Ow$k5a^OXH;UDFSS=Ihxj
z@iT>fp5U-dGyhZIw27CV`+nN<^H{lf*4Hk+g)W`1mwCr6dZ)?1XYZD_SjkB46IJe0
z5^k}_?eTb9-1P0U;=&(S{{={0NV^ggH*5NOS)SCNZzr+N{%RC^WdDVdV|o@Z*yjaL
z+BLx~_DXnPWBA$VM<yCt0hPgwwm!0+=WCukW!fHpv2?>l`Pmu^?mRld%>T^hw!vmS
zC12^vf~K0yEwScdfph-dQCMVusrsB2ch*ZcxxKY_nYIYtsPJ==J!bse-o&fY`r9h?
z*9!v9E%>#r#U=D>-2?T?23;E!p&Ls@F4v{<>nTM}bm+fuRwiBMheUX+z!O=u4I%Zf
zcDDzu=Gm^>F#EB9<GX^Uz0JIJPnK?Hle}-sd~A)~p4eS4>a+O0LN{GgulvFrerrc_
zdQ@E5yvsamB{xXt?Qu<9e_J<rUfH><&pR1y7xH=VzH?1|=c+tI>&TYGQ^)N-CeAi0
zZEF`@mU;aAtW#OlpFXPRT)uX8Tk2=C<;5-G2h(3p<mvU!nBKlfYs-zjr|%Y@E!Vzc
zYrjBZpN#05vX1`+^JZ<E@7U=j8knuD<n(xfgLUY$4PkD%{^37D>-@Hvv0pg1h)Y>p
zdu@QMS(n-KNY~J%PSr=#1MW@9zw?;=>kE;+XC@U*U9!#mB}co+*SixEo0r^3iOzIw
z6@8t-`h83Jch1M_B5&LNf8f4<!$)Vf4C@yq@7I_K_NRUP-sbl4qnqTn7W2ouUAq*#
zn0L=q)4o#ic3M)d%#yQNLdy-E<{q!u&za4?QIzeYxXql%dk?=a{&-vU@rHi(rO6Tw
z_a#@$rL8dRbCOc+KW1ez`~IF9KaJi+uUj%_@yjifd%ol6Pj4O>d2_Alzdp?Ubz+t4
zj}`pP3msXvY_p2m<hn8c68Cy;?qB8GEkxAr?e;p)m%Dq{e(UewO!yDoT;@A_ThI4%
zpXS@u{<<{x?%~%*tJA+9{#vgLDm33z`sb7$SvDiqKzC!j+CF1v-}+~&lYP#}Jd=}b
zRBAouZx$XE?|p!~TX*L{RhODMZ?f8|E7-nIZ9gCWuX)$!8FtEny1)GR@;I9oRLCkh
z2^317m=(0brXxM(ftu_z(M^+^kG;Of7wi{$drrVa@fMC_5}FwTK^#3NX1)7w?LVvO
zgWrp3`B$~C^)6>T_BPx4%lW;=yI7U|odq2-FPEnOs9O9+Vb88FOP?oo@q0{KJ%4lQ
zpB!%Wl&sE6R{4dGH2eGV-^vKOOh3c%J>aO|9AVdtz(*FVmpEILsV<A0cI~l=nQ0ft
z>bzI(Q?x}QRo<Ju>Yu>zTwvas#LVmYYqs6p`=Be7>*Lo?NsY2yLO#Z~E=}FYAbe3a
z_3*Sag$ETq&zzrn{hi$ca|yMIT?Z`Jbu2qEiFM*~y)`cwY;O50-)%mW-#b}?ssGY}
zhM=qK6r0(+S9)#xbSug}y7REO;E^_7=`71l20~(+Dqoiw`p7=gYF)m6o3Osrf?nZ}
ztFlW~!=i&#YmP)LE$NZ4JT%pmrQ1~c+U|zgN-xWQOi(<ee|grH6<e1q@ws7cxo_uA
zOS6m<3hDEfT6?VxiuSu4Z}3j>R+NqJskFsn`=`AQDR`Ut@RQ#}v#b+}ERGh7Jj@n`
zFzsb2$UX3U{hv80yI;xVKGbzoRdjwhVPnYFg-7Bp9;{yb_UyWtva-xz&ZF}U)hxud
zB7N?zee|WVAvMqCR8okZq7p~-9wqMm`wm#{73NqTvbXj@^PYLv_Ey}V++*h)a9QBH
zcvwK&9_=`rHk$({5-PN|R*Qc5wDR;F6~p^8i_d5;?VKXe>;BdF5JR+RFpF|eDHG4v
z7lvo;wH)?J#Qzctoby8Z=da8URXe4+KX^&3j$2z5@aO(ZJ|^w1$^NG6C1x6JEAhQ?
zBvY*StAX6J`FWF!6Rl_2{Nh_GyiYG7$nl?h$i>e**TX;e-?|-Jcz1%)3f(lpx<#@(
zr%eAoeba@QFY8|Db?<xpwrlmRhg^Fv&+X{j`Q0b;_6M04M}LO<M)gZ1F4}TICG`#W
znNa%`Wn0b(cu8<3R|GGvOS*Td=x@=1ujil3eoZ`cg84z4)T;&Q2aj^jQ2$z09#GH2
zvFpqq@5erRr6rU7CaBMC-(>YReNV&wQ(^bsDK1`G!m-68|AorFj*Ph-%4@_Gop!C2
zKlw%VUiRO*(j1NOruCJduGUDZUx@pgc&D&`?Wukn4XKBV8sD)h$xHDc`?WyIZ}OMJ
z+3dD&^3tE2ea^NeSiWjT-6EqetEGQ^sku`AWa+PF<)4?zcZuhguPxhAw&eL@&WARh
z@A!AWznT7a%C@T07yBwaqtdz7TBcod*}Z*}58K45i)UZd$XBqxUiRmXMTeyAl8;k#
zW*z=DvE<@v)oyY3?5HWr;=}ftzUJ9zXyuo%`OvnYg%=;JPyaAS-SdI})Cd02fv37l
z?060vTTR#X-LmOSdH<I(Ey3Ljl5QQ8cwpl;f9<WQpH_A2Z_2j&6d1idulH{0bNk$x
z=a#IT)O7gP%%Z1`9Tks?M4qb5&77{4?7wO5LW3>d_scitMs2@V_vLbYrt<74{q4?N
zEls*E)7@VlIA>$+aZ2I*{e{L4Cw1L=v-kbZ3v#>v2S#rznRw`T(9!u@S~s^Z+<J3j
zyL_tp+?q{FYL{|;U(3CAA!K<k$E(oeGeWgf_Ik_7iM&=@svo-d(w7?Mc^X?2JNQ`N
zUV3J>amJ+;8(F*zZZ}%0RlW7HJf{6C^s~mI=@%<LdN3ETidV5pvj~d!7(O%p?B~KE
z!x`*uS77wOL@+goEyA`X=;Vu}dj?E%w^{Wsm)X1fc)G~aNedRs8~u%x7e5od*7kx$
zSg40=9Ao2O;l{sFF9YAKej=t;oU*g*65qw^rq4DDGu0}IIh?UwyU#GzmeEC4@92@X
z<jka9uNa#b+LvhGk_+}f(D21NkF(p4(|tma(OVHQLE%HqI~X2+keOrQ@MrE*>*-Hq
z*RCyK6f1k>T7KQ1r7Ok8b4Ku%eH>gaJnNk<ZfOuydfgKhd6>cQ%;JAL6x5HkUf|s5
zl`xk#F;~E3I?I<Sw@#lc*|Xup_E&atA|B#BYMT~l@kUfsG;ldeicI}#HnF_i`i|G?
zZ7wYVJ%@FRDpVCtZ3(P(sLWDea$YUfAb#lN8l4!^q<M3NBo+y@b{M{%CY-<RVh@Y3
zp^<6F)~LLj*J|V0mx#}AvDkIMQM!fSD`(3!u7?ft*vkvL4lRlaa1sfOJvh;e$vk}T
z_lNVc<bUxi8XM>cDFhT0mF`}@|5CEo;e7k`OsZa-31Wx0cHiolczEqTzxM5-yxY|x
zKg@b9tsBgKi&xexW@_H#R>7mkbDpjWJ>`9B0w1Stz>kRTHS<p%S`}w_|41pngw+N9
zrskguMW($LxGJ0UY39#Xv#Ki}@)YA`l~zAc(+p^l_L;L}?QT(T|2JiAPO7U!%^D5X
zM8wTDNLz9=s>E(m!Rm`Md3tYss+w?4ah6r?s#_AAb7l*7<$gB%%6*7yx1nc6t}vUW
zP|PyE^H(DR<;DEAwyy5JT7UN2T={<&*j@<S*=jZ6+p*j4HneJo|DL6@ji=8=qdmCd
zq9xz<e&zXWQvc<S9gav@W4wRH?jCK`_LYYw{Jm2BY)74{)|Ydlb@P*VImP)He!8|b
zV{Z4SYoE{M)Yg423Y?bWwL1N3euUP+lT+hEc_uwbw7bB&H&)|H=oFE8pDlHCYU^Iv
zvv{fLp9-CQYEfL_CLvyB*%EF4<KgCc+myAoSLs&Re!TSAZ2SL$-|LPY=BspG5PT*+
ze8&{?g=U2^8S<xWlFuFXu+e>ar+>jOttCBH&GPxGOZl!?-&!{7y^YL8;akUTP6fy(
zhGbl=$e4O)-omOSuM`~1R6gg{?0zYGqw2;|kzBLJvYyPA4TW1>wj3;vc)a$shQuC;
z;~a;3Z09xZYvOcca%#J@<#veC=desp{Z_v~_g`|#%%Kb71s*T()iCtb5?)>P#59z9
zYJadsY(v{3pN~^EbsU?Xe@tO<@3YF?Ws^#jg}=Bxp84}^L?>U%Qr#@xEvMW$^^c`4
zsrV`O>H^n+j=WdOzaBjf`_eUcXGxrlhr9o&0LI?T>8<m94Q`y}@!$Ub2<tm3@r$Nc
zeYaeg>dSfiOY{~qjV$J^3wkGp+AazbdEi#IcLi(mlHJqiUfUJ4#6;rAj^^z`%^oI3
zCk+4by#07_VY!R*Lf(o5Kg-uOv+c|KUbwWLV>rG2`SU%CTrO^V6B+rbXoc=^*`f(N
z`jJ6#Lb~oISy$WEhAlgr$T!>U<T9UYKQmT6Nz>#l7T4L<c$oe6kAr`&@<*vhtXlh1
z^x9Tu=_M*!SqmM%Ok}uVxR`C#TTY=bXP2Fu^RVR8Qp@6{D_#X;ByOp@thQcX$o}w~
zMc#TFceROCzqq%1@x~SdzPSO?Rxal+i5$9d)NiKgRkP^C)Ya40ZJDZl-I8xz$tmS2
zYm1+~axD+OsxI;H(iL`%Kj&@MCo`6m99kggT*~lVVzzbl!p~Dvdbdto+<wz@`Md>&
z>ns<4Imxy6_Y3#+6Q?h~^Y26bbx*^K6S)sDXLH55{yXvgNwEKx$jxc594<ylTjn&B
zd0!6XK3lr2^sm(Idoiycw+6h7ivO*ZAMCj`HRBDhl*I)j)4GVqx6a*ZVBlmB(R`kG
zsO6i`;@66OS&FBGKl478so%#q@zukHYcg!RR4$$=)!~@=Z6eDGsqhmFb!lSF9Jdxn
z?>iP+;i_-+Z1%tAeMZ~=`kGzPn7Z`*vu9zgTxQV=jiz#T7X)=GUeVga#PnOA>G#%4
zj}IC3oU&|aVQ3Lhn^U)2;qdIrm&PJ#FLe}l9gb<epxxNM=RiT}aq$`2^EJxmSfr{M
zrl>qJIyYz6=fXvcbZ+uVEj#X~^W<G>fas|U^>?={uojCr()D~pL&4!z$8A1STfLmp
zx?a6s>$oD&vS#@omTj%edM~J6)%Sd=sIZ~UIep$H`-ayhlMesgwf<ya)y8}8tQ@W!
z@OoRUs3r75p)HpyvBT;76!!Km#~mRPjLU94KN7+doqJsCMCXHdqA%SfZIluNn*zCZ
zOC{zXp4Q#!f8N<3RIX>c>lwM%{rP`a-CuCD^Ujo+EXtRdbL3y2nr@u`(5qHpTZs5C
z4b@j%SAF9X82)@V@#<!Jv|?r5gUh-SyAu>-B$YIbP71w?NO*OM|NE5uDQyMz$GDg*
zorDevFik2_&5td2^uC_Syx+ZFD)BH|cDtFT=gBVN<xY}TD@6Fk!Ysx2NSg2RlioOm
z?_GS#;r4k6y0^A2cm1IkxAE5N==Px1B@>tW?(u9&Y}aWp<mA4*%x430n$PsB#%H(X
z-Fz12_bOniai_$`D}|@0olQ#0k-eAp_t)3$!F~2&KeB2#-%Yi$-0eEe`H)qg-7k-=
z%dZ|*e#z2ebzfuA?p}`Xx6U4$s$b&s-N~aPW=Bf5S^osru-E2oe3F^xZN5&Ch~C?K
z#Zpl7*4EB{OX630w`8?Uul5s=ni1cl{PZMK#{DFjKc&12&7!y;#XkM1vS}XQlRdvB
z_V+M8^AX`{F+Z}~fBu}(he_(6BkMW3*1S(LF$k%#X;}NtHO`6i=iTHE^~K8t1Qr>3
zs-8H`$}xZWr%N83HjZHrl=*E>Ow)^7RU}v?^mOj(Zv}j&m;6JQ&zo-db&l+(Q#k@Z
z`>#KI8vWLBZ~V-{8FvdVZQQgVJ8%Qnhsbr79IBG0b!%*zEz2(7|CiM(^rxmfC-K;f
z&jF^l{LcOAf2O#3L5+*DuF$lXW(U0*I?wZ$=_a4r;-RoG-6F&yG`-THe%4n0->cL2
zOz2GSJ?>Pw>(R<j8*~^Z)Fr!p*r0ZIx!O9P#HMTA6GB{6Y?jPQ&GP*&WxF)_VexDm
z7F`~%+UHj)`5CX==)NYODYHVKoku>4{hZZ>q7;D-AC=GZW(zOW*4%U{d1~Lu;9Uv-
zYB>8=Uw!-Ola-pFUPZf7|CCRcOIzwcB(aoaDDyZtGk!MN#V4KE^Rwd9zUPw@g)fTv
zAHAW_`^<aG>%{5Nf78#*dAX<U?)_O?cBl05S@=yo5Ua)S*eud0qgi>oOhmh7)fGPL
zKLYxbcg|4#vw2hT-G<8%>q{bU?%PoN`&;fd2QT()9i>zK2J%<kx0c;|SbS*p5&pl)
z9bEpVrmHqja$oylTE*WA*S|}jFDTq4q1l}x_w=NaSf7A~#+&7zmd;6Ca`VF+!ELS&
zb2xtTu2O&4z1lo)>&)g)IUe5xGXLh5y)ej4zHjRB#qIWI{rT@p`29b6UOwh#<MGzD
z_s*uw#oP9TM@;{<$@N}=*i-fFKjvNcHYm(9Znz;-^SMoTnzHMY1DV2aYNy9PD_$Q`
zx?;t;jr;%qbvwRd!GDJEYad@NOgQdrn^|sc6PlcQ?=*Mr(ObN?Sl8ZqJ^y@_)W!7v
zj)1?vG>@FMJ$q>J0)y+BC$DYN`u%(E_m_LN{M)CU)-}bL-#IMf`LC_fZ_M}qncJYk
z5aj0kG}I(vf?RWWhVMkaJ!Q>`kG=lBx)*bH=K7kqQSX(XY3!MKuhDc%md?(g_1YR=
zDo$FZaC9uPF!^?^d)fA@H=jfv-u+v6U(-dmHdWgxE6gkxFa5vk_l@7vf~L&R7g+r1
z$2;qKE#6}>=7)^f1*A;wbLOT#RNulr>)`f`37YE9_SF5VD1OLxb7l21%d)sVm$|+R
ztg@SHbj*?eW`Jhk9_Ri|YqreZ<nr?Hf5yhYyr2g0#0PU58rT<?y<QQ$+Vr5{jhRt;
zD_ou&Ro53erf%#bq3A6fEIdVlMSRbUcLwEwOdXulV($MFZem>cA(Ef_c-JG=ib|ha
zu@}nxE<U@XTV8FuFv)nDAOBSa)6$@uD{syF`|0ztn~9f86P8PyKBgP`ZTaoEZIh%P
zowd!LI#o;2@Z_m&`P-MSp0)P>5#=eYM_3$t_PCU}D(uZ#C6xKI_rif)lKho|j7usx
zHY^al%3QX<b++uSt_U9GR<_r2hZbB`-SE1uy6WlUtO=)d0xYf-v}QGOb2qM5Em1F&
zSimAXuk4Wan%SlAd_!B47S9$vw$vt|Cg>x>3Z4tj4jnCCiEFA?watiYQDmAKownEh
zgz+K1hja42h<{zYYRjp$p@$rJkM5ebMj@r&TU^7hWg^RzIrn<1EP@`%SR4<Wuk=qt
zTF(6a-zD!oo||wec2tM7RaMRuD1NWDbv~nTWnF+);-grur6*6GE<Lzu{uG%toe_$b
z@=InqKabkVTIpsMHKS<4b+0q?d>L)-@VmYEs`SErevpxnXmIbQJF7m6e0Xr6DEbRe
zW^Hxi)zaA_ifc}8QTOMWV^-1?Xne{#RdUVR)sq|625>GtD($@ZhN*_!KX&6IvpT*v
zt@ZnxBl&QmLzU*OcKKz^vBt-4h|N8^rRHqe?9v+-uX%NJPuV<U-eT3h?fsIqT-H<K
z_DDWx4`^C$cuP~0>AX01^N#<^zu26z=smA~x4&%GXT6>{2LEph{O4!u#D1z<Yb#-Y
zE^emz`A<ckVgqxIZC<)-x@JsD^O|$KT+5H_p1I)PEQ`WLyl>1enBVd6y*?vF+$Pbk
z>PW`i8Me2lt&e&b=kn<}gP)4nG4(_b?XWc)+vO@<y0Yt~S0Da)sWk7>hK<R&tNjA}
zrwT4wu_|#nm;WBl8o3=$RIA^8m>G6Ge@nj3r5hI(?DN^iHMiy8BktmyYl`hV&6@<Y
zjzy|0&xl)`lOW<C(HU?-U^(v@uU}C!j3TBkZ(s7#Q7p@xb8_IS=fBtQ2<rN*b~`X=
z)dV?B(Jg@|XYQZ4HAapra$2mbh^$Yzhw{CHmil{MJhV(!^SzL`f2Len=Rv0{CtA14
z^hgGM>9hUEl0Ess`IbZ3vz3mrwYC<7{E~3Yxw9pcD?fMB{ePdr{oF5o;4yr5(l`0t
z-uJfW!*t?vx8EyiZ!tAfN(i0n6#w;@(zzK{Ki7QDxin?vw!*_%=O-^b{&fZ$zhbwY
z#}xHzdB-NauV9URv5a@Y@zbK#$K)ekahn`{X`35d$FcZMv)Crpjqfk4;7h(Yx8Rdz
z*gAttzu)aOwt5o2W9g%_S1nFnIXBg&_}k5N?K|rCxwzR*Y_>iox9@x1>eVYl>R<d3
zYCZC6UBa2<zp~|b3e7Svr9}U@RFk&j+5{IH9@W$3TB$+-h4anrm|vv*KQ>=j^_KtF
zxf4Hx?FcMutZ1;=u60@0a@FpBO}44eTf(QlpY{Jz*ayFqlx44LX5>_QhOP8{vr4l_
z_1~nc7ju^TOXM|kx$F;#Yv(Dux>mNXEMoe#6HoZ3guBc2hvn8xT2OacOG@^QPX8j2
zgPqR5BIog4s!6L}dbRVO>hdj>C!*(NsCwnBHQT(<Y~ze`{<pUr?b@DSDphsl%*$&!
zbF#IvYSaTWVpe4&tv*!B*?a7=*VkHQuCM%WpN9qquHWkXHSbB&w%pq~QY$y?RO$7c
z;JotSWdGXh>tf%tEoSMxtWsH|m2##ae#0>#Bi86V|2Z}{+kEGw@Zb5UFKwJQWp3%e
zpWnJ{690-Q)m#W{zkSyHj@Hq<*8D%r7n{u!RsI}$ZkOrI#{b3g!io(~#AGj>otY;Q
zd0OOJOkmi$%1LYHMy`H(FlfgnCx1`wwet*&?!P{KDrm);_cPRcZk%wlefxN4^)n0k
z#}bSy>W=gW{#v}Rjqisc?<<cNhWf9b|LHGXc|pV~a(#!KOLG7Fc`^L1oBUbU1;5Mq
z@YCS)^NE%r^7kFwzCVcH_tR-j?CkVcU8f};iVEDY7re24s@(mcP+{+FRf1N&ddt82
z)T+r(zLUQ2nMw>(7pwMVmLp1ww=5|+w8HcJ6PJ@O)p+eH{}x_)ZQa7!=T)`lv>u1|
zi4S}KoeaG`!G6Yv0-<!fC$dxjWL37DdC}MI(kn45-&mb5VD3%V6?c!F-dq3RiQu;z
zdrXa#96bYAvRwZNuPq3ux6blt%v~q)IMd<ChgmCq_Gq`nE_|_}lc7sqkYUwy3Hjaa
z2boujU7wTuN^*+ottUNBuBs=ZdM`YBD7A(2W&Dx;I{|?m|9gwxZMrl`X!ZK_lQ&FJ
zO^erbTmOOQUkJZ?9}|<~t@sEz#SKq%qmJ`=$vk?_<9$eWYew)~!CkcrRsSxq-x}m(
z(z@FH3g5Mt0pTnfImbWl+3CMGcE3x)J2AhFM=rfKa0oY8%E4gsIxNF{lY@$b^OL_}
zTl9{J%1elb8H${KvEY!(!)7KS{<+24yXBTlH_QB}eP)tSqFu%7h}#AZ-O1^GvvUkN
z%Q)mYWY(O2xYMV#Rl#P9)|AE%dow4iXZmc(WX#>Fd+n!r#g#3-%g*gNvB@v7_kxAL
zSngXl<%26Pr1{N%=p@s0vg>Mg?&LM|GF}-3+}DeFs(!MGf1R%GRxRb5$NHtSg^wpj
z=4_t+Y=6?xu59^LU+smD^?p0LZw<3|@XQts%c?Bp$5Ra^o@(Q(evla%SA1DVegEaQ
z9?A6^CVI{O|0&1%?U&-UF<zCE4~5L&-WPTC<I~``0kRve81ELaSbX%vnUxuG$0RHG
z_1>J{ZE#dQd0Hdu;n06M1rGOe80B*P7Hu*q%Xr<be{Qq;`~Bf>Ws;}ImTf$gIZM|&
z?Az1T*Ipbc(A_glVcyc#BODWSxoqc@Y?;DU85r?8aPcqu&wseBIJP-F?6B;Sn|pQ9
zrWy7<`n}wIRd0_=t*LX3+rKf{{ieFzufX@)|3#_9ZYymy&8az4)b6wC#$;oi)T@&+
z*1UW2UySp>WxtD&GNN0jnWeOSl{Yz*RX*kBtgq5J?;eRxTUhroR&=+>_I?g!oev_x
z+b-|Q5ctiICiDAH+TR3m4V}9^k;j8>Y&<REl|GF}XKLxzZ|m9Rw(a^P`|5Ru%<o;|
z+h>%ww;D~WNy~WGeQnw4MRvu%d`?eYDx*62<Ls3N^L!re^hho{+*UeGUUmEPd6oBG
z?cTrHdr@_WMrT#_z3my|TMuu0zaf%c?v2y*{5^|AG=tn~lSR!FUh+&@CG~KA(s8-!
zDSzLn-*P$m*=NJ+^}Emg`!ZcxWqGFWe4E3StDGm_I(_GG^oz@}$>+9zxf+pZr{3|c
zV2WsB>KgXYq~+y3x;;S`{#E=?h|AobvO4OVw8Gq9cb8Qy<azdTk4b&l&#>$|C4;PA
zr#4qL)jqGjUzD#^^6mTn-;4i#E5DxkHnw|8o6gr(9_d3n*6s7U_pt6;`|I}`oLXmm
zn)UmV&F@3$_Ur4OCS<+nJJk|)`Qbgjtw)aA1q<iTFIKI0?ohaSuKSCc%M5Wh1DmAC
z%F42Pt?wT(xK#hy*j_u`_!#@cV;8LyEVE76IsRsc-48oGJ7`(KttBmHy|3%cK0o??
z<IZ&Ph}Mj|lEUscCj61nOxD~M!)~_z>aPRA{`Sttc57}+IH<kt!&KL8Id9X>>PsHJ
zaWVK*nPc6)UctGZI;S@KE}F`!Df#VQ^0M2n-Y(r%aGCG)^zEznzfjG#c^K+%`>~}x
zZc|zIkrM}vu63N(m_O^7n{0w^{>>iFZ(DkpJUKttoE4~T-o!7E<0ka>l-}dX1*gxR
zoyx8rUwc78`8dPz{h_n97*rlF;@q|7=f#T?)7s^10!tQMGt1ZNJhaDUwscE(`^1av
ztD++-JAG%_U0k>KTlcomY~%O)o~E7sUnFf-vSZKY#aG{1xlL-%Oe#q+_dZs)FXNQP
z+XrF#hl96W3*2U4@7is?J~H*H^|tE$TMOCd@=Wx#TI{|%D%<AQn(c;vpE6$AX}9s4
z+m@=Q%QkA}?7HO=YS?f|qGIu@Zg%c`$$g^JGXfrkvOn`$HRXocLn%q0#fD2${5~%|
z|5Eg%VUHt^;<?OLU!}J7JElEZYPfL0)4N+FW}UCOV7f^A!@B}8xnoRcOkI|pSUpdP
z)mm!C6KT+Jw*a_xzdEc~FX@cHsUIg#=1pw8ka5VcGWJCJyRJh&_k`Wj$h%c<saRaf
z(YA`Sdpn!n^M^8XFBYXZJ=oCUc&0|T(ffJagl9W1S@~YcFH(}{YBaFi{x$#Kn)X$i
z^(=o%qhG!KY+rLptyk+po`L4JjXTb19eK0Gdj+>P$E|5Ajy9a!bVR6a$t$HPTe?pw
zAK7GY|IoK3HK4LTe0o{aQ`61S9Sij2*17!@(2U$H=rG5?af6G+$>|q_wtxC4!!7oe
z=bkZ3$OlH}eVgC0tG3O3{Avq_=&kAVrYSyr%3#=#yDiiwG{-N~rN*_wcF6><4&}oE
zFGZ4me3W`1dBFL}?p2)2JzjS0(SBP{5US()kdMRnqLoT(?!&c<&fN*ETf3H{Rp`Tq
zcLAkadq2I1OmA7GpIB+YpBpXN%Y8mNpRL0nLFa;b#qJkX>)TJ%N|(Oc$H&|_)5ZE;
z#nnCM1GljA%Po8B;r^n0xv5uY<gTQd+$w8U9>{i{ds!r`<-rNFCqE8ny`Htk@tWPS
z=xI7{=iYK);Ero!SuE^l<9O|Kn&zS0ZD~)VyhAJ^=dyhI)#hd^Z@9IJ^HuKIO(I;U
z8M)R<EH<_FOfqU&u;$V`uN)nR*#QqWsV;aq!C0SL=GInTEw6-Gk9OVOy}hN?QL$i}
z*N?VH;gGfsyvi;Cxz}cO96fEuxwY)=qbUij`ubC+8{C{XYxk9RyS{sVUA)B8Fj=Hv
zNs+jafJ(xFQ{B2<vZY^rmmgDLRu8)CdHZa}*G>ig_bDE~AAMh8y?4J-ete7N<^H!#
zmM+GgxtZOb9upMaehz%fJ89|8`u#DLS5hpmKCHFgmOJhH60aGXyTwm+OKc3gn!ZXa
zTHCAU;Fk-IMovC+HQuL8^%I_cp+WFSt9xk2!$oSUnQuZv!*?(=Civ{&c{nR)W%r`M
zz}3Y|tk|NbHT?d(-7YVE--a`8f8Lp|x||)~bAH$Px|7r9*xj9^buB7Z=X#k=bbjmX
z(_4k7lvP~X#d%EslwG#dhZm}=nO2@*7f(9CR`A7B-cU|*>lyuwz6~C&ZVl|2rV$_C
zR{iL7$h|%zrB?hD_iO$;1`9tPywm9vepUajo4_YY#b)k%-OG+iY3to<s(D)b=yk^n
zZCi7<?8{bLrN!4b{{39DmwjQ>C83(^2WQsUOjYeU)wMVG_O_g@hL6>E9hj+5)o^Lm
z9F|SLE@#fl@XlH$a=lFU>%`R6;d&RVwzG+cd{#NJNpD54`Z?uWrYAl)-H@>`aIe+Q
z>@DqMX=Ho+)@z#R+@A;h^7egRev3VB%HyuJ_j)|#S6n&L*;w~$Pp3%9i}W^my-owo
zTZ=4PnvU_6N^Ux%yihM*>2b@HwzAyPiVIghmR;gJo*6eavw5<j-};+2ZLIHPp8Y)4
z^wTWh^|u=;ZN>Y}UD(xMdP_k?y}lvKfn(jNv^AHme=+{doXqm!MYRdbiskD*&#rR!
z{Msp~xu~{9>R@mipIkySJ5NWC`Kx9TO`(FLZWpI%X{H6v>om*!6mhYzGOsLWv)9Eb
zhi-Aro_I0yrm=d(|23DRdQ)d_zcumryaeav=~?W@-QPT`&oJCyJ#(t^=h&~QJ%;H4
z6Skj>VB<d<G&9m@p2$^|n<|q0Zu~L{szG_bpK5H$b=Y=yOU~9G-rdsL3)E+Ct^K^s
zcj>n~#oRSA?%A=f3kCk&T-m!%;KMnwE9E?MXB@M)SkTiaYwjb>v*-A=wUOEWc7J<*
z?Y~>T<V?T|nb%vRT%v=EjJK@w{o;2|?nOzTSxe>npUXSHExR>my7<jM;nQ}o$C}sP
zc{nj%O<(2lvlYU9)7iDJt}-$EUv=4jjrTDTv%ZfLa#t-m$+UI%w_EZ*r9yt`NB*dg
zI-4sZ<WrfqFZIo--_4gEsf3*0e9$>AYPM{_4VU@mKMIl->D!&pRB?FyboT2P<|Umw
z&#<wriEO#|GvL~s{LJY=OFur5E00aFsWxdmpe!=uYo-L(N4A6Zi+Ixlsvg|`l5Jw?
zAQL<1*N-aSXPu{dE!5bYb7v?g$8U=|db9MMV(xp7$&Jbyw)dhRZr!g0S~jw;!v6@f
zcbi?!p-z=9!QHjalP4bDSMb+u;gSd$g<U&Zl#ek??rBkZw106#dWV@$z~rf(@7cX3
z-MiVjY=fHpF)krX;iiZ{x$TdqnX~Y&do5`qBqv&0a_Pzcg$bJef~q%f<=mXs_QI<2
z(2CfI#%ZpFAMyg<=*f5Y)Q8UQJm25h;nu_#H9hMgi_e)E21ZMpSGZ><CDbXk2$(MY
z_(63&*CGMy)WC!%oQ&2!OWzngZEDDKyrCi9*!}wo=h5Ch7W3O<E^T;aS?HqCZSeVm
zz|!t*>zCPWidp!?Aw^K-i{}m5Q(;`9Wjq2sj{HYC(|lcD#>WQBzRa$FX_XzfNBfG|
zq9YpOuI&Ow*B?&dc-G+1W8-IE(PMgM@}DVejAD!Wg_s|fJq@g%xL~2-QX}O<eheJn
zR|*`7;|a)p9Uk%EF+;W~6W5Q+ssHEi{m-!3c=fxQhigxT2CbY@9OgZ@_+8tw%nSpG
z<jImea_$>=)p)+e+`b{4^SDr=|NV^{J%(+H$whs0i~X`nS5GbW3tf6j_2s|1|FvA-
zKQtWwUTs(3Uu8EpXyv)e^S|G1_;yQs{Z`)2OOLXxpZRQIoNpjB@BU8dL?%TWg9q+2
zv?SK3^(X)OlJ~Sr=0hgu6}u_3b^OE_S~*icZ*-UUjei^Qf8CBRNiCkM{_*fnxp}$z
zRGruItg}-bW!o*e`lX~A|GTAiOuBXNM5n>`1)_;}8T%E!bUc42{9F3jtb6jpo#FcP
zqwanDHC<VP;mJ42CxTn2?EiH_{FMLRN9w0sIo2I!|2B2~y-NMA-*P$!OnJ_$W*xio
zeAirs`)3!4*KoW!qP;Le`|pl6u4hhn<@XowyQyh6LGb76dM;t%dmS9FjbeOuS3SJ*
zQi?4~z>QZnM^)#Q!n7BWpT(!`+|4&dPfPad-la$DgDR!;Z%%uAd*c<kqra~m-StLy
zea+9+Ck{(^+<&*WN3nWBXi}m`$1(=<&-42PyNtPN+5}3>HqJY8e~RVZ+EgI}A^&av
z-(;UUVO?)}zH<ea@i~o$EnNFvzfU{gGwr8sO#bY^FunN5J{gMxM%xSIu0L$a+`6TF
zYTBB!TW54V7GytbzNR`!Cc!J0DV#OMk-hg+Skae56Zr$R)D}7jmRT{yl}zY1Xc1bP
zsK~|NeOa=5eN$KE*EgZpd&1S5=6U@(Cu`mGI{1X?EXH|!36=IGOZKlbG<fB(^2^s{
z=KHp73BHmn=CpQUH2e4W`o`(!wfF9=P5r%V`RVEV>a&XkzeHWTBh%trIN5MlJdftD
z1NZ;+x3rv_X>QE)dHue>wl|MUsfy{&jMm%#=TOn_@_pS3oq>vn$`n2@R|QU$eHd8i
z@<*^risjM8wrNMTC6n9lJ8jN!mQw2ZY1pEBG%6x{e>V4{SGk`pxgC3^>(~F|c6?U&
z<Lt!6f1mRI`>}s|Z^hn_fZWY9FX)R-IPPyF5%uFo^1Hjsj8><*{XB8pZlYHAqmP9w
z3Eq~@6Hf(KoZIq<qdwg1$9dbx)Z-6UCzh;sTj?b~r+(@A8vcpt+DCqr%(yf2e9f!N
zEfcpsUb#FdVuEvOSE-xi6t%>kt4tzhvG|5L+8(M<^UrHP=BuqN5@DE9Ap7u4v}Wl3
zFMGOAB|qVOcWc|~XVzZoS8W>nrGNXaKU{b$L1X5;t9{eXX-v?nbMFh-*<-LHQQ+;N
z%GlJCiz1h83)<-;cd^Ai#qeSM@l%0HoV!kl&N(wL`}-PI8<ScM@#YZg9bZnZUYI=j
zbo2JRLci{J6`tVWJsht4Xpxb<$IVP<D{GGa+50mBXKpV@yy@$)+@z3Yk7VjUIe}AJ
z7u%j&`X-*0^!S`mDRb+?tMI=(3)9<A3HPsYyx5q&F^`?^o%a1dx6HFVYZF=D*nCdA
z*Yxu#@A~T6pSP~>k7VO}+u5`>NpZ!~?)|^z??vk=eLua=)M;jL<&2-Q3N`r*&ZijU
z7Abza(V$rOMp@KmZ;e>}j!$=74HrrNOW!D{HL=0_!B!L2>aZWo7O}R=c<WkS-=$10
zUU@2?r73{rrQ^}h2|IVl$K5}my?X1Z=TEyI{5_I=Xu*rA60uIFZ?1l)eqy#s%A=@5
zZx4tTv)kI-{+L+8(5h|w({b_g`*Ye3XtFg1N4>o0JmJ%&JO|0rh$zupN>(Q?{CI4(
zn(JcAro(KmGft$XEWSP?tu?W7`m?DWT*7QqPPzQh`=0qO^i<G=1~&~Ct=Ql9?mcGw
zw3o&Em`AkWrNb$&UTJNx{k=KY_ky%!-oDNCYvv~k3An2@JWnqY>5XXkS>u$=@1nV-
zXJcgUnE*{)=V!7q?JpcE1rI4MxL_wasclw-rtI<!f)-yM_UygJvw6es140rrZDcmD
zJJ4vbO>xD~+7|B4oW=ad6)tu^SkyXEo^!F+a<Q}94!Ahnn9d|GKBJ{+PS=bsr!MI$
zjEb`h*C#(M)-_33-gipgIsR3Zh5z|ofh#t2G<M~sIq%=~Kls~p!&40{sb?!E99@`V
zs5|{iVd~!<53E*Lb(<g7P;9H^6rXC=e&>qB;-*RSCI&t@yfE=VoXw(o@0W%pq6e9u
zq}Kf1eZT*LI^PbTljj+Zg~ygvX2u<@W_fR0%|BiJnw{iRZ`Wf1W|IGZRLFnd+*kEb
zVuI5au^oC&_tx$FvngVmuHA)Yt&=KOm(1!fc`7QdsGu<=x`RRS{#L<PkC;BsI^<Zn
z`h$;d^ri*RZWo;W@$E6k6s?QvCRIGy;XdgDZ(gRugWc-a@^t&(Kfm`(v!y5|VA_K~
z%c_+6neIQH)*K2p6Mm;yzRhG~apAdjGr~NsNBrQv)1|Gq@%Pq4ZjH8KN&Bu>%y=*5
zW8}t>_<ZXf_P*Ug2W%b&YO!<VipN(t+EmRAwmNlu{}11DB}sPI_NDpuCtNg*ymN?e
zZOa?oxI(v^r726c_|FWU<`>;Fspa^mN7<*6x{Pc(FTDEa`Sa(SnK{#Yt{mp(7ha?^
zXI{+jke{>n|8h8$9j%&^k|1&P!dIo2yR)-yetGdsE5snJ@WKbjz06Xo(;i9Qyk;LU
zt8Mq`nJqnMT{hU9k=nBOiA>ynLGLdqEy^D_&%0FbQ4o#a9B!<<ed+GZq@2>(eoy$)
z7PoD<VtIt?fc?iDtA%E5AHT}o=)LqTGQ4e*m-EMcMf=|`@s<&t;}w3`BTTmCsHV!w
zm{}!to2LK%!ewOU9siv<-sOAGW?7l{%>RF%v<>DwJ8OZ4r}%uQpCa4TPkcRbGyY91
zFYm_-8_v5)Za-CYNaEn$!eixIw%dCp3Gb{@U-7!0W$71=t2-Q4KGFA4`4E1m=-9cN
zJG)ie?7|FE3iOs_XRVtpck#f>`7GP!2n*Y+DG7Y~d<WNpfQNCj*Salc*<w@|*3i9j
z(}{*J|7JC->vEU<4wstzx1l^>v6w~0oS*XQAO9W@v|+v=l;*f!*lER=@Ws>J3^Md~
zELFd^@Y>g0j%`A#J}7;k^7>i+-C`-5RTuke<o1-<e?DeDEm`Ax{I4_1PtUG<=lka4
zxlcd+>x2&bgje2;uA3Hg`o2!|iRx^{`R)=jM{gU6raJDr-LAf(cdNvb{#f@D2WOgf
z-<cf8#r@`ac7ceD=S}%{xkpcEtXuJ*)n0SX=KedY#quXCJNCn^I=cKV`+vhbb9P!}
zr&vsB+Z#FMy1cCFlh+zw1Rmczoxf+^A~EsBI<lJc|6jU(%DI0nWBqcYaN9G7eEuDr
zb<#iMxCfhPN@4NaSzn)q-~aaR!UDOjq#f#K4z8W2)MI<#%nQ!F2GZs^XQeWi+^BvK
zu=DM=-%jR-?T^S7{8y>C++=wAyd}HeKF+xHQKey)$wwb;DmnS*(~*6#7Z!J3RhTmE
zUzzZ>T{V&N$JQ}x{C6+rn=sX?f58R$W4CLBTr(<4Hhh`9xTM92zqx1m*2<!peV1-p
zo9LeEURa}L{q;da;h~QW;@^(OAAYj=*MkLd%D!2Twks}GT>40%x|emup9$WEFHS|z
zi8DB%)-dtU&FY`$R$I<?Z{y_IlpYaWK0RBGdEx&btIJQ8{%@3V__3gx?ax!gvzp7}
zmn#;$a(XZ&tg0tGtYYfh**{+81-W%jcbxaOywtv3^N3Q|`d{iiJMu#A`|C9MEZ)TX
z)AL>NW$%znZd>=<Tz%HHBil1wfa!5UXhz67twPV;JZgu`SPq*#VryHmq&CBAO`fFo
zBR39-B`xu~JDv$kmYFs%)O|Q0*m8U3$G#^4X6h?d=Do}Q=cn^iAVb%`GkCh9QBdo#
zst4*lRy=XXo_(<_W<9u*+0jR6+9D2{h0Bi|64<qJuhN{*hBMA3e{$6tjdD8gT3p-S
zE>~&6)bLZjDdmv$l0!)xX9fO7O5NrvJ<h3b@XTtO_p#~4vMti<!`N9LuUCy~^|ZZX
zlFqIWqq3#(^1{!LZid|oz8JD$lWePJc18N#%VB3vek?AM%5kqa80$WB^`U9g(ptUK
zPE`MTw##CH-Smp8f3BR4#XQUlWknmh7^BYYE@tb$p1LoJWo~)Vge{8>C-6MIy{(cv
zF_<~hUT~eP_o{_FQCE4)yW=>Qv~%tah|D}#U988sS?!wCzRi56lMA>dzD)jbuQ%OE
z|E9v#yFO2Pr?a&sYe(_g`s4{Qc_i%!y)|Pt&r1IO31J1!(Jkv)MUJumn5Q19AoIH8
zb>Skhix-U5-{?l(GTyxPjP<?V2bUX64PGDFY{Dh8x=FJxU@rH=n+DwF-348u2ER{!
zEtZNCKJ`v>eQ17vwE|C&w$0}fd(9`B25uZ;`?C+&nTI~SQz`BCwSWH4J+mkLUck+z
z88O4%qix%-1eVHY3!O6e&B@;Ibf)jA#b1_Q64}Pr7jn=uN+|XE#vRjY%4$V2%HQ9N
zUUz)=SLydv{KX;5zJ54(u!u!5p4BP!gr(Y+p7**E7f(hlT_sn&kW2FHlO|a&xtki(
zt{$)A+<5R%%_f<1a<hGQet!K-XW^?WZBOPKtUYklcKHIqsz*0urWc<MUsxfS*0TAE
zp{4GlY~?jxn+w9tEu&N>eNWsde=uXg(rad$&GvoH{kF`>b}C2o3GK&G=kg!zV*2t$
z(pIEZLdE~kA?XKa80-SrB=Y6f`v>gXll`#f(4Dm76E-DrKD{J)+<3P6X7*nzY<5gP
zEb~#Wp<8TDN7KQ7p#jXS&F$|ij^92#`L)^f+xfdq<CcC7Td(nZK_ge~T#l>#cHcsF
zzIe3ybdM$XsqOo}iGK4Aopnd~ps94ypQxL`R@Mhr@8tZL<DyyEE0WbH_V9>Yij36a
z4aZNv>^Lr`yTE)#?y0DT-On68?fuzl{_l(S%Vk?@9vaKL|IF6=|4ugFJ7|~U&c{!3
zYQA;fcY65xV0Ss&yd!s?p5Z>Hd;iz1>lJa#?%p%4kAE=RD?Itszs0qwf=^%QD_wti
zZT5-m#QF0D(wBTLnddc&Z*F{LkeJ=-D-LY`JJjP&`tmLo<hnBNZS*Nt@j2mj|HA8b
z`Yhww`h54EZ@%kUw|x+KcE5kS(Zb1V4htMjzojtc_cwX1+|TJ(<Yv5P;OeWayfnkH
zAl7k5=ie)xk5qhDawXsOo_ah)DsG~9zQ2vg8|{h%98UXp81wK>?mOCWY=^1D*_SgT
z+xqyX_%=(QZfY$)b>}DdDU($vJJ+8SE}C?K@n`44SyCBGc$*IY)w1REOE;D}*8b?k
z4BgA|EBkCuW{1AfmUz05Px1F<@$-Hf2R?qe+%9^~>ZJT^?mT}+cF`ZU=d)S*ZwU9>
zJNZ3)`znF+wD5f<&0E1Ae}8bdi~9G9`9JeF7Y*h6n*X9@m=u<!RR2m^^J(eh4+2kF
ze_mFynfv!|@q)s+7t+3OUJ>2PGEZOCpLxQ~*-b|ucHcBykSUN*Gtux!`LWc%DRVfd
z?!C3(;FqN~Pqi0_wq4@;+3>lHUsCa|g44vM6?Z=Dc%$=vdAEb#mdD}!Mg8G2;%`52
zpIm=qW}n}FKj#M`EeAB$ec7;B#7BCz-^ScSQg8TNTGHcJIdDWS75G;e8}!6dW#a@7
zRmFFo+ULAF!*<mv_$k}FC&lyprN8!aIkZ^LpIYIn+mUg+|48faPjf}C+t;ngZ4L7f
z$p}BDeesLt{Qjh)o409Slsb0mU!%WmOkCAfuB5}_4v!_(gTi!bk1duyG^H==e4p(#
zhhxI7ht^%>7dp1Eq|NfyZeB%6^)pAmD_2ZR`Sf_#S;3wl4hF>wTBb&ZQ+ajGG!2dk
zA4}J_PYzvkM9@rBN$^y=Xu}sFmwD|!Km0LtivK3arSQ?@&Iy^uDT~_#q{ET|8|Q3!
zSE6<-_h$aB+-ILv_9$$8QoKG}Y<1!T<vlOjH}Wttv(`@Cyhf47V4I$ro{mV_W*J^b
zfpv}3o2n(#`JAR+)RbG5k@>pMVBLe~J0emaBzgpebrh;T;n#OQrz5cRMKNEZP4~wl
z9;r6B^hZ-qO+PH-IN`;scb%;7GQNj6P3t?va8O?NJKv30B?ruQ2CY;69BL`6{O-`@
z6SJ)wS(zT199r2YH>dN!UTgJ=`<|B3Gv`Vlu<YC1C#x~%dQ7F{)oBS!9NrvgY<_yL
zU7nYRcVpom&ecU(2SQ}xPAM*bK6mdfE}m`AqYnOIN)jk!U|ZX?pnXMWz%Etpm3Ovp
z*vn&nUi<#8=aQ59#iv-#xw5ZU=vLK|Bi`jL^VAcSl|vH*<TsuBW0f1ZG+Cs1vBI-B
z*0R>=4AzRmR}DO7_bJ}ronLwW^S!Xv`a)SA#=LbCU%#K1bM(-Q&W~E3#J+I&20REz
z_z>VXwPLG8D%<WSz4IQ2B(Q`n<gGiYd-L<5Uj1$PH$&_inP%@1bYJ+fQGas8x$oy9
z4;pGQ$Nyg45S*)A)9`Ich*|uO;>9aWSOg01@-f#{_a{7z5p~egJ(a%u>HaNm_fC~q
z>bo-dkj>Al8V{qi-egp6k7$%jYJH(~e4<US$>Il#w%(Er_D)n@P?XR2%vE9gkAn+-
z8gE%TX;1C*eGguy@D*?QvLX5Mfdx$Ov)Ns__=Md=^j8Nz`z^xp(d<~ooDCbi*Y8}y
zwM*+tmB-EKb0<UGcq7Fu%u3!`xHUN1Wc>g3|Cj5OwKE&v%Wl8#r}@ZqX{l5-SH$CX
zA3ontADM)|Pu}0>{$79nk@*L%mVQ(-Xx)G5a*J}h?CMF6EhhaINuISqu;T&e520Ug
zWp>2R=n{9<5YS|3a?h4uSX0H!{?Y4=@|)oPmN-%Or5~0X<yVKjsCvk~PV@QvYQ8TE
zw!TTszh8QtSwzCJ<+|9K0^0zsM~Y8hK1u6XDan=n;!4f@4%Wiya!hrF-VW>&Hg<c?
z$p3e3`|0w1KXcUszcakHZZ=N%5+$Q@#E&&ZbrE-R<L{N{Z|GN@yL035S`k*uMx~_N
z&+4`;PAT(!`DBmYDwRhwJxr~S-)!hqHk3bYu(DO6`doV5<&RtBj$Hm@&~Ettii4`0
z(FYff4bOZvMAT;=KV3WLeDTMn)2D8q^ZS|1ftu5E`KMXGtK8u;+e$T5eEq&(QX=0M
zKRsvt?u68FiyIuJejY12Rvl7TGnn^*>AG*lNAt?H?|O3%dvUjJw0N;@PDSVXz@s_m
z)<^zPe6S_+aoW1flEV%s%7s~tFX_F#*|sy<PT60I(eC{2Z<{_{+y1v`rWarOp%s;7
zuczszUVpaSa>*=%NSj@k>iZRL)FueL=bM-Lp^opUd{~j$gsz2M-#HV+cDn3&zPUQ4
zPH2|u|7E<-rO)?!EqX0Di$%{^;q)%+@JwIZ4Ke#piS8@EV|qo1CqeI&@+I}ekiBoe
z-r{F?BK=S^XXkpidleyUJ6EarlsU+^G*&zbcxjwq_t%QIF<6vo`Ibw~OEV{h$$9p)
z*f}l!fBHg-hf$!}J{~8v6|TnuxHRWl`(K)-E`6xG<w!S|Z{8n+X<H&@b{=Y(9epgR
z&d0_+)3s~GfzbKfh7WIY6mL^<{J7pp@colXecGje7cRS(ePhn~mw^TcF9obuQ~4Zt
z?AzDs?bG$|ZB%V}f7QOy`Oe!v;*Q%`kLi9iyBT??<k_jKsb<p-CvrR!KGMpcy|cx?
zOn8|=aUMVC$KxHH@6<yYD?Jom?!H^VEYdE+bZV-Is6&Hj-!Vb+gSvl?eV8jOaJ_f7
zS<qS^#^pPG=3YBIQzUp}m0-E=r>&eHxn}(4m(}^r|Gxi%%EhgTic3?y(t}!jj;%G&
z47rfc;?tqC#pcg17N?a4rE!OR7s)MKH{~JsvYAV=k6EkPB(fP9+U7-Fo$Jjabx&Gs
z!3MS9u7sIeFKy~xx-szSs;I9u_kL#m4L?}OV`M&a;isn0jCL``TO9Q7Z1bJ%rLXE9
z%G0hhZNYNR8|w~98+043Sv;@PY4+;#F_Gu?KagQLaWeI7uzz9R@p)Tz=6qcA>5_Du
zgT2g^_M;!ZS-<N`Ewa4!F>{LJ+#YpTw_3}O4|J!;28nVd9^G?X@J;bE;rG3X_AYDw
z+~r@Js2hEXi*J9;)6@AZHep|_<KERjIN0)r(|2trQ~1^Goi)8_Q$?o6-I^50rvCWv
z<>;$tc8W4T&8`2E`%Y4E<({Q;oF#Wua)(W`|NGe9w{%(9tquI2owJ@E(5hM1v!~g7
zPSZ}mHA}<(zuA7w^!mZSk_#gje2`|m`ElpAn&lH7&NKSI=5FbkUM)wiMei)HoB4(%
z&iekCLz+`tnPo%zvzSS<!rdZE_-9(IGf22pqi@O7mJw+dnLq!k0PoX~lZAYjW{TK9
z*cJAX<7V9B$nzpI-St9k+79S($-i~yEYa!ly&95Va&Bc(+`M8VujqBr?#HKWdUkU8
zsVeS-6%romM&+#?Z12*)Gq~9;XYjP+n(nn&WYJsSgD#4?Ub8OcWypqb{n*X#zVrO4
zI@vRYU9PM%PPhO29bdrl&csIliSdR1hDFDgEm*NTjQz&(*YoPSP9^a-t!Fnj`+VZe
zb%WzhQj%wR4jkVc!2WDi!Mrfh8H<*zobai1Pr#lPje%m54%k(HTN83w+9Hj^XQ{p7
z^e=Z=<9z2j*#&c7y}9h0LPnm>?(%zK&-7zlBrdUONy;7i<)bIS>ur4J`NEA~l%+xr
zPkMd4`WBBZ|C>EK4|y9rdvGN|`0>)-kmHZ9|2A#=kvm0YUg_IA!c*TUc%0I?aQzo&
z@D=XDF9G@w=j}~p_WZn9gF8H?N^@alzlh3#qC=lkcG!NIaKCa+;pMAWWB(n$UoUbr
zX~N#ig8Bbscm(e)KD2(F-WlP4$D?GApO)q4*XLd<bNs@UgZD0X1gy6zJRWb~TF+T;
z_wSDWAECDHZ=WXe*REJ|==PUO^J^k2Wu7|uUwR$)`Bu^8?|E9;a=Y{^^`rvC&b-t6
zz5R9Ua#7otU#{OXT^h5mCi7-F$HG1JOTNr+nV#_=u}A8x$Tr@Mrt&^Ve?7mpMpHlb
zx5KgDZ?2y=wX1nFDf_hSWrJN7DL19+b>lWpZuZXK`7_PVu;60Ef!%(8j(wQ=(^0>n
z+s#Dumf){ECc!(_i!az@ZhQUw;cQ{g|6gNN_N=Qoa658xS%JUnVs6(nGK=E&Y^^e9
z`&d%xH*-hq&F!^DR=Z031yg5E-(p(Geo*nHv#!kqnc$3BJM@>nQgC@Y>v?Q%k|)RA
zb6;;xekOU+{JhO~p`wF)M~h#5%RI_#R($efk@i%Lc8%;>zM}@uoKIU@RcpykVQ<ua
zd&&R&i^J8guNkLbxxS;Q|KpQO^6RSkCUgZDxA9LknVNA>ywy$S(dMg8OT{l4C>w9`
zuk=ZcIh^uiu1V{2A-5X`^rhCVP@9kw>~dQA{Nlwz3ap7ds(G_o?AJzVOWxRjulv%6
z`#+wU@BcY@dTiNEXP3n)w>vM~x@MYvZO-|sp!{XIU;3=y?Ra-ed;OmO@%bYEYfj7m
zdB9%(_WZv$=l}hkrW-x&{|@W=3b`i@Ti3?!{uWcT&+6d!kNNe#Z|hfo?2fOw++Y3g
zc<lec+W#xE?ce?UU%#WyOWW4yg_+s98FQaRZwpTKnjo@Nen)uBvz&nPDDIXMrys`W
ze3O|Wn#XbQQ~0stY325-AMB`2wGxW_S)li!EA`}eA*Q<Qrb5vjhh%o{pXZ!3dunEw
zl;XoR(;QVNhj?={uHT>d^Gp4lf@u}nDoYZdl(~5e=$sdx=r|){b!#TWy44e2{SbB9
zwOqjOsO+I*1`NegDO{&59P-(kZW=g!HRj+6TfdUM@>KoIxsMw@gf`y)sd;1ab;lpB
zA_}b8GuIypIOwyn>))4*l0?lnP8JtK?Op1RCy3RCluJ8v2MBCD<i}?+Rp8Odg%S17
z66T#yajK5lJY{v-EX|qRXQB?dY+*1v_Wai;0h5`oj;A<kb_A~$w{PR!dSJn-tV5Sx
z_;PJt&M4Ive#UI`IS!kwrW$=^^T?>9S1j4Zw@A!#$ol<=-}lLb(>3pnSFoJX_F5Ic
zD8TgKfnAx;S-4W~8}Lk?eB*n8*%_uoM#r{HFx!(67Hw@(Vet8_W8xKKqsh!4j%YdG
zYWwhLMn$zy<H;i*BU{*e7rIz(7L+KoPE?uapzm%}<IBBRF!y+%1)Jw8`6G*7S)FFE
zy%PBIol3S5Tg?}>m%5Wb>PDW>ygx;Mu3>4_w<fPiJr`S77KAB=ZVdO>cIIQ}r(4+{
zJ~YPrW~|t(@%Pt}b#)0YjI1+C)X(>Aig?>|a>l<x?w%jY#%HaJ{H7o3y?o$jOV5sP
z_a2(2O^s2w?#}7q?7;kA`9ib*s>HD0LQH~Lf&p38+YZ^*JXBmhb$?ZOXh?d1(f9j%
z-tkVkQ8z<iiuI1|QOdSDUn`2NU)=q<o4q1FRAYVf`Wml;yx*q;B-%c@c(LJ-#8SaW
zv%DrgE?py-b94Hv03-I}cLZiln!R+x!-UM=hfc5Oo7X-2(Ui|8rj<|sIH%a~&AIb^
z2hv5}6sezg$teF*bIoI+($nP^_|{E!oU-Y|V~?!IJ)7s+`Wo;$1z7)H*&5(EMds5H
zzW%SvHr?WQn0~j#hBvUYz%I4oyxngZ9@*KG-If2zJugW(T+a4$U(*^cN8#kMC+j??
z1SKrH8v9qfWS!!Stq;#xmT=??{>a(a-?W)4ceTseTDCp&4|rGpbDch=HNTqu{Pt<-
zW<g?eKd&v5jhJ0L<KDk__gw;W^|R$`c?=$J6l-rd&SJZC_XmbX!Kyc_ZrS_|5%lW_
zWevKgn6lLIRY9D;sDGT@^L^hZ?_W1rTe~aj+s}pV@*3uQo*XNBmcK{%NB`v2g=@}4
z@0#@fnBgCuX{_Gi?EioFP1w@6aPi|$-ltF3KU#WV!%TsV!cYHnuTOa=;(G9N(u)vr
zuP=3bTrWvii*7#3_<iM<Ll=)Luo}Kmd7>%y|IEps){hES_iU|duV{O}|JPLgsoCpy
zF5B~X?*6c{g&{SQoCMuJx}8-vDgW3dy7d1CN0Ex_4=a9}u!@;zL~e1Om#7gV%+~Mu
zgzH|>>%FN`scY8WSg|NuV%t^w&{HDcOeH!#>)+n<*j>v;GUoBuY3}dz*g0Zt_Q^<f
zu-6JzpKi#~e(b57d)f44+;d6MJ8L)=bR6>kpQp?lux@3Cn)mm*UfIJf@o{ArTc5sd
zk+IwO?4(G;P5+M#d#k@s-*|80rRo_|Q$DKJ>y`7n@~Zi(ZGV>${`2nrpSn{%&3tNo
z|3}zQp;qo+D|W0bO8sA&`sX!&O@rB_>xX`K+NdS2`>3(n@$2dSx*wBMPfl_*6e*jq
zJf&{opL1RXmJ+ipzZ9{}W;>8p@!F8bOzF+_{HhH#-><bdnuk9AkjC|x@0wi^d)qA0
z)zhYJwvgCX|6T9b<LYN?)9*eq<&=GPUCHsFGH<6;bhC4i*1Kf=?1F;hQdb4$9j`g^
zIi!-+<>d23|80WHc0ana`4j`I=Qp8MmK^K-ckKO<zW>iM)q>C-nN<CrMLS9l$**kb
zHokNB>-zsenlntZuN{<sm-+P6)Y<EHy;}9V?Cq_s1qYj0cW*XPR(`wxd-eYB?)Bfx
z>%VXN_wQfchi6Av#bZ7kX}ACLFn-^cOWyL|=B=;$y4wEl^ZI|!_m{rk`#tXLomtcL
z<M%yv)vvmEw*L3_`roflI0$<DQ+<2m-DH2eO1T||C!gQ@eee6fqx1iqod4$=e}D0#
z&-~|;@9(QEetvfL_V2attMC7wzxGSQ4~e>)r{li8)vy0~di|`5Z`tv`Z)wMWo^`$E
z<6`;0FZB2PJe&XTN&l<g(f5B{J6&I4v;Y6^{r}tde~sS%^|}22AIIzaoJ=P#T&^Cz
zK5p;7_5XjZuYY_@I{(i<m*0o3pMO5L{NCjHkK*+o<37DzHox>*<m);RPucGO<7XwS
z;_a7Cm20`@xzbZUiT~hKbH>1%PB)^Sgs%S)-nNY4Kzi#e4#9iJ`>shHDc5qWyZcJB
zQJ^8vNm6Nvqs$fmRjE~rN~LoI?zM>;Z_228Aa{#jc#=V->YXiik1cXtZxz*)G!$JG
zsMz&RIxtc33r~}><)_fYxiuljT4&2Fn!YjVq-SJ8Th^lGLBY21u8s3PuyWkwN;=$M
zB-d_U8hP*P=K_U1xmnj38?T;TA{xLL#UOcpU4Zh(Rh&-_gsrw`4r`lyTKeCHs;8ff
zrn7uIFhzdyPtjHF0(HkZ<R=}_TQccvjFY;VqK@pcn%9Lh`h8p<X&DQ79WwFiJmdH}
zF!>UnXIRp|&eYWGO#cqcWCJPBA1r2f^dpW}7%b#{)Z{eJ@X{8^^L*!LxJb9QhJRX>
zvZCkU#@$|A^VP0dDN61Yv+~{XPw?2CTLM!=wk4J<@X<-zve=+fO?3O0LrXvL8UE<E
z-8Jp7*2i6M?gsDsw{`8tNujO&ZLEI;#peCrb9&>KbE^zea;moK>|LAixLQ<C(nIUZ
zK@na5zfUgD)>ywszAZh~%AIN3%el!mRW(z@*B=osF-v!q;7Zi%oaW&y5bEK;Ei(Uc
z>c>BoPr15ec^3XqJI|f{v+&U;Q4t1qpMa&x-Lq|%PTjJ6`Qkkfc1>McDdKi_;~E)@
zDj~%R-^%~;|CV1mXmLB@yZ+r8_nkAj^0aOqo|k*j=18UJGc^_)?i`JlpIw{83LTc|
zw53f?*}vmhRnY8+>hE_ruN^CVAsM=%<IdswQ}XXx*Gv{)obht8@bW43IVa40MGP&%
zt_7AHcy07ze#OPlr+=oe>q|V)_T@rEUDc;2=Xw+?PM%Hb-LdrR<w~B}r;pk^nptvp
zPk1Ba`QC-aT4l^3#m4Vl{9DuYdzG%N*4X;cQrh`t|8({nZ*G?FsQI?~zSBY#`6jP*
zp`F5S&K>%<nWZPbzxln?>v@@+v$^ECH)+gKX$hXe^!V47<SB<3y%QeJ%Vvr=_NBW0
zP?$Dz+smc?t!H08@zvS)VA7_#zn4>ApWFNN;#U9ZyiX=o8f03xif;L{OP}}pmQ9PE
zT(sHeS7f^8OjzcUYoXth%EEipS1O$>(9vDbVA}S*_{Jjssy0U-@8#)V8=S?P?i31q
znCTmR+OwtV`Ev6Nj^rjc3ENO+nW~$|swbw;PAuV-ndHXFesby$r}vS?;YLm`j?|uu
zm~e{whu@E`=6frJUaqbZj)`Aq&X9Hc+)Z0u-^}DS*4uJ)<^SI154+_gy)xyf^1I_Q
zLaPH^g5DO}eBSu~=f*bm<D2_=_RBaQczb$R<%iW>`;)isianRGdgD<Z#mxb0&Yt^d
zcVgM(6VJ~qH)KzrEMup)>WFs7{KJyo)|_*HUkl$K`AjD+Y}vUv!bi7?r{?_qmA)WV
z!+cGq_Nfo6xX&HWE}in1&o=$-qchG2v)vnV&8|-_jBGjdY6|n&<DcRdM|3^h(RbmZ
z^R$is#rI4LR!MxQEK|4YW3T0&qT6y>OJq;};N>ihx+%PlQU1@G8}HJ4{q&}<wqRsl
zZ|?YiiKP_#bED;v|3ChHTFLRkd&QL(QnRYX`8S>a96oJ+6RXL)t%Zm5)Bk;1pDLIi
zQ240Eq&U!6EVI8h#X>Kuc3EB7T<PRY3Hd$ql&tR6pReux_}T9I9FhC(nXBJc*oH<u
z4QvZruAjO1lxy<8ecNq+21ot4Ug_GH<a;+<Wv}JLtTllLQ}@pL^2ovYseRiD|E6Q1
zE4<_+b@nU}b=CZIddV~HTh>;Z;WuCHWHd^w>%AEsA++NBt~8%=jyp%T9=orz<@|=K
z_<v_kHwKm+;NKsT72>pqZ*JDk=ku!9{k(D9?pwZj{=Gd;uE|ah13M%3RDA4f<raVU
z>h<f{Ru|8)+kI#(f1&%U+5SiK{{=;#jqN`h$NzkL|KD5tov+vJo@ZXz?{)C)_WS>s
zruNr+T5AdW+k8C2sud(*`s~e(jmaPR`+v9F?|)ai{`a1Hnzpw5_J2Ms)k=L|dA|DJ
zC;tB*`0M}Q{QhgN+}iZ`!yCL=zE^bD@BO#<SJ=a<Zxt=l&!fJsl#sJ7%Q@vztrf3d
zdD45|_jBd@KCl1xyZ-<C_n&s1x{z-F`=&Wp^i+fOD-%|JIWxoX@dy3Cm-PQ0-hBLX
zOl7^7w(X>*s=hWcMO_J_Zmm;ZOR~?+3E31SyQEJjg*Pp#;BQPhPc?_%(t-sF#(77z
z*6yg8&yv$>cJFudk3~F}0@`wJm*wy$={KLQof`C<Q^G}vWv6?Q>cdU`GygY9zI|%D
z|BG?zIh}&;WqfjyI`jYhVNQK}&ABLaUao=eO6eokoU_AzHVR1J6418l)%3Y>ok478
zsY?3%;%_rsS_8hOR(bOUO$m?;mw7Gj@?y^Bu!T#m6x+;6KQvPzN^ZlBy3@}%mT`q%
zb?P+`>5f(taD1N0H$A%D=&{9~RXa+A8vRckZ)SS4)#g`ki~gbIa+1eSSKq#nsvJ0d
z$8M__7mrnjN2A(ozbh?Wle#0&LCc3XGGpbfRHw~3-p?}fcRft~R^_%wU>U=lzZ286
zr6TM~S=i<ZU0u`q@hjKHm3xluZL8OG=u&^nVN$hI>4gRR%$WvH%qz9F-1l48?8<8v
z@b$RN(!&PsIq`ntPnT?s`MoDwkjG-~TuYAgVYf2g=IGtt{$BHTAlubwUFo+GG3_%e
zRO0F$cN<qs?G=6!edW)hXGJeX#iyJWdD3vSncsF+(KX-6w@&?hJ~vcM@KOfrB1bK;
zwaPztPYp0%JLRrip4RD<zptd^)I)lI{QWJbxA`FN`9m|dCzutRnXpPIo;kvN!s0k@
zHb-)qF{3!kg00!#r~FNjF;efk(6g!XZg8qq=M(=msz>-0qZ9)oWX)^*7&L$Enzv{D
z(tFANE$LUYuiiKybtQDw$5)4LZe_Ng@}y;d_KVYdm2-}!er<>nIJ~uV4VSXP(_^=!
zy^{Fmoa#CBxWs8CpWIyue-C@F0QRO5ZmttesotlA&RMRiUHD{yiq?tro-(i5jqC;U
zH_S=*<MQQV{kiX4aLpDCHXd_}qAxEVUh;l%D&g>|-MNP^w;tBwh*VJ#@xPt&p|D|(
zzJcNI8+%u6KX$#P{77?N?q!+vWqUh&PK62{NcwXmUX<Ipc#7$sIA*T9f@_u+Pvm>1
z|M=|vNzLN+2Y+fkR=1nIcg52C2Cg433YaB6I=^Wt_lj$!GoA-DSYB3Py0PSBMHa_N
zs|u5;w~tJ2vsIe*nsE<vnCfHu4iV#&`)XHOCq_PSKKjb(^xACKHWi;Ys~u0rUB2*D
zza~-As%%Tmui*Jz>L-ld&MY@pQFr5t)35reed43V@*MY!^84NC=WhHz${rqYxK(jt
zRp72btzQ~a3(Xfi)7!a6>!;`or_EIr4S}q=%%AUkH`6wGCFT0jkmsgcsKJrK`R7j*
z8K2KExb%bJ&CTStYramB8(v*Eut@S-Dz=pG(48fdFD1UrWH&ify1i&_SIa%i-bl&d
zs50G~ylwG6Zx(*M{lln2WNB}`)Ve=uPrFi=${+l@($s&7_PSkrwgkj}kT=g;m~r4r
z(KSo)DX~w!-k5G4-&CF=T$#-tD6}NMSwrpJ-pM_sik51xx8-SbPhWfDSGkawncI&^
zNxK8N&bilB=s)bPFL~>II{$vP@G0*Nzw0Y|6<q$`E7jM!E3Tt`m^(eJBT?gr-|yg5
z-^Mmad*<9{6AL|8n}(fw9P4mQ^SFSTpY6lmf4qD@?%nrvu`ijrS^PY2&9CQ9>Y0aZ
zmrp<RN1m1GXG`0Ro5q^o&&%{Zx;p3hOt-xv(=Kq|yKZf~bi-5b$m9>6G2x89|0X1h
zT-#UbI!Djk!+F-t3rR^2j`L43De#b6xutif>Bei1v=4LCnupZb9b4(h)l%}kWNFns
z&oz#D%UiThU6$Nl9kclA?6^|pR(U?PIeWxDth708X`NR8^rhiGBe&~ba(DRlh!;3~
z`kudkf6f1Ezb74@*5usd`}n?3!uR6!^`19dpBKtM{~#G@+}fNc9{hK6`-X4E=k_i5
zlKiIT)j#Xg50>y1{8G8MCNfpXZI|GOq+@%2rW(#$m|S~d$K<vCu{BSp+TXo=dGq7?
zqb>i>+Zi^?|E_w_$i6P1;yau3?R)?Kec%7yH^1ug@`YFbpH4QvTXMNORBT(`-CaJ4
z|JtShfJ%O0E$x2WZ#P`Eq)#|a_$utHrKF`&|8si%Pr3O&r*Hdw`0fAqcJ=>0&#%9`
z*)~i|)%;GuVcn`&i;N1vwx_lKcbomYUsHctcl(_Of9k%a*MAE>U+1SUG|@%5jm_@&
zFVpKW#pkbv$Jf3;VrrYP@43L&%>VhnY^T1nT{?AMi<2f#cI||UmT4hswuv?qxYVBA
z&sWe}*`c<1g5odfho`eAE!N7>RCMonxOwBxd(s<cRo_lNHo4%3&2RTdkH25?`_;kl
zL|JI6z|3P?kCi9Rkz6`Yw&V2yiT0zKClq`FSl2Y`i%bZ%J&~?#eM$cDN%`9kxmgo8
zl}_qUn9aq=l|60m)mNKl3(wQ-%~BTJA=&K|BBZA*s&(M1O7ZOp8c~90DtCN;{YJKd
zN0!@Gcjbi{(-Z10teUDVaL2;p!Uj#2I~DFTwx2w&<@s#-n;ZLh{m)M`_*W>g-qIuS
zpTU7syLFy&Dl;C_j5u&+jY{gHor&4Io_%$BGN<><;$xn#r*iPH?(h;Wz7(X-V_?#n
zaD9R<i{L!o%ju_{MM=DRbD8UBS1XhM7SEUdGy9oD=YKW3B6R)1G_JJ<&*fr&wlS}0
z;40U>Hd~NS=L$pn>afTJ+jDzv3FfT5CCcB>)8e?|zua-Ix+y_RcYiNj#{0S^>Ai*G
z{|eR@(rp3fr#EDt2<fzOFH~H!aB8zkrQgG@cY%5yLaOc#`Ue;N+}tQ_e%Nq#hpc_i
z(Yq6ts<9lMIp>>QS8I#}r(TRu;1j-p*i)a@b0@6XtZ5!=JE?8I>6;T;6QVvboa5MF
zwT|iDoyc{2vMejCm)5*r=bL)_VXa2hXJM_KDgR84xz({Y<*_RoaJ_JT=Ea%)Pkh<b
zhr858ghgLPc7B+-i(Pi!j&(c>bsqf-+3~^b`T{Q7ZHIYp);pf(V7L=@`?G#==#PxY
z0-k&OxcZ+>()9Tg+*v()HcRk4;is<{xtz~9dz$#DbHDb;SkC#d=Fx{J_GuFgt^96C
z*5CEI+I?e&@Ojk|T`z&_759(kTf23b746L1{d1X7Zj^iGW0x}B+t=gj3UB(_1-c)<
z@?hD+^hWmo{s#_xxa=o%Z0`(P4d3E+uE_`dPJ~8C)CKd}#}ynEEz`=;Nm!7umOX&q
zUpuYDTWa?G3%+&EQ(VHl`mb<^GS1yyE7LEeUc0tB*}i@6uT>^YGAFAVrrZqv`t@^u
zRcz(M*YWMoGuW6u8?H+G>ZsioFyY&D_LI85f0e&qWZP2pa$7Rny08ac2dD0OFeU80
zM)h}|r4mPtK6(86#r%J*k9(l`l5gDef9L!>{QbY7T#A$9^2Kh6J0z0MTyk6ZXuXMz
z{_``Xhm~TrzlVlJSWQ$vGJn^-pKXOM6;so=?C-fJKH1x}O8ieqx4*~k)d#fJa{3CT
zS1x;|anVZtOn%_XEi-(cii(~$;q%#~!Sy|X^ZAdduYO7$yS!lHqHbHgZs|^Saf!nD
zFJ8|26<sW%zU<|iS2cIFPiiLree}{%;@`XN`-9WY%!xdww7uZ5vH#PX+3WULv}(!i
zc;0uZKEwXHL6amGXYBmrKa+oNTlAwKV!f9qKP%g;wqK`Pjc?rl(31WkWxdtwHAM%#
z*D2r6vR=CIy1*}vIxgnJR}QRpH!#`rYkAypi4*@_GG`obyUD#a`(e#8%@!N|SBqwx
z(kVLZk|eU@jktECOZB?n3R_ODpIhC`$B|qa6>ER3b!(~g4!3_lK6S}`y!UV6Ck6JN
zRdTcPBgCgT9*Q{{al2P>^2V>qb52+7z3v<+tedp|j`;iTT9=36rQ)Hl;=XWy&+K|&
za!mJqk;}7pmeVg-CmxnxZmp&jxb*GO^ZQr*xgGy!r;$&_ZH1%tHVRkI-e;Q=vpDh4
zt1k>$JQ50jc2=D}dfMx@8^=$Ztb+>6(@t~*d!H9w#-zV+{-gPK&KaJ*KJ&eXTYv8C
zYnRR6E(%QTnP@sg+hWP_s)m}a$`$uo9*1OTF-~o)?Na@i-SM20kMsSk9wmED*Lk1s
z%~~kF_5{=9-OHa?wD?H%Gyl2o_-FP0xUZ|iYb%{1D-KKF`_P|Xc{<vz@L{XCUETA!
z<#zWA)^WDJxRt$r@9l$gYQNp|xBq%2__+^{kN(7kIb2`0q_kY`|GxJ<F3Ilf5!<$+
zxrN6hrK_u}tN*FKwW+>jzozD|H{&ArS6$lcDiZ$w`nr1mhgSVP-$3_f-v6N^_j#dh
z^|v$iW!C>c@c;kdZNKWS{MGMAwsNw%rM|yj|M&X;vPVC6zu)&eDlzH4{i?J7C$F1(
z$*aFb-KkwKt|R4#;C$7DoA-niMCE46&i^}A#K%CVbMX<yCqaqF&dxE@dVR(2l1k&_
z*)77EZ6B{H?Ai91VbPNhdmpkT-VowtTjVe;{MO=bwvDGH6gw`oefqaw(M70DOk3CI
zk&2k@Var7&7afv{q?>#=Y*@6#?4_rhS+Z~}>G4WD_Px!hL}<~2nk`u~y)Sf5$dPDO
z)lrU6DBwAK!{<=mQ_17k&)08^(R^T)Bg+47c8ZhI+Z8G2l;WS**l@S)UK6?9EK$$s
zi;A;Wgs~j!RacJ7+7_D~H2-T(s%q_K72KlJ+vgMz*z?M<x8g>O`t#Se2eyg6)Ia6g
zVZz0dt+8IHOSs2nLzHd?gWIYD@w)FqHwK>gc5zL*jrkgtGYixTwPFl(IQGnw4Udlx
z{`Fl_|KyW7+<#e}Ba)BqtthXs7wQjT?*CC`dbQ=;fvzf<hlvcVkLUfC(@H+`o?+Vd
z{JQVEGf#h1{eEiNixUP6(e~%0Vu~LAoKtA5%q~2uzHzo}#Wj|vg`XPNNTlvKf4JY~
z+{vfy#RgAI!(*JLnz4jF+E-kl<TQVtX0i0TeUA?LJdwD%FmK;Wvl*fF&r&wBU(aNl
z`aQ4W;OC~>e*RCF%{<KVR(t6V#(B?qSMo^DGnL%)N?u}V&8K~v1lB)UlY05o>2>=T
z<tQwFu5dkF`2PJar=K4di=-J`@w&mdT#ILO`;<#F>TP8vn=Xk>*I%*PAhOjz#is3K
z{lCeE-7WVH_fKCvA@X6|_mEH*(G;O?Z4yjcZXFkubduSgG!|<W?&P1j+QMp;Qdawc
z$1f%xJ~FpoA*FnJAj_98$1Cn$KICgPVdIYNixWa)&Z>U5EU#$3mfN~5?D;Iq9qpnm
zJNRqF{J$=d5PB)8qx)vBUKjfozMbnceHNZS!F%1=Q2P<%=LPK{=397Kwd*`t3pExj
zW11Qf(`v^mdYjAUi1EJ3-m4uf^8)vUZ8m1Jwbt6Q<bTB1Qx@k%ydSJDS;nlmr`G79
zcGbH}QFps9Efn#+(4c60<@2KBB{TRcbf3+cy8Hc(wLXWt72ZYfD-*o_%X0Fv@+mUT
zMIPT4F~~k%;OVlK!);@Nw{<L|@HfqKmr^7%J0i??<Xzpv`$q7v`t!@zPCZRey}zr?
z`O<|0cPe+eIa)qbyvS<SQ+lS^*O^(eI$7`BWb0SW_s&NriZ7k^eOsc%TrST9nW)g`
zE0oWupULJ9GX3TA)n0nqvfX(M_ZP_XI`^FyU3+Nh<14`p-=&lrk98=n`DQm=rRHIq
z_tj;a<#cxJP_g~I)JWvt1B<;24PW+5Y}Zi>5cICQJm=3`IWI^38M_zAJo>XF-E7Tq
zt^G^xR2=?#Qt{{U^L4v;a&EKL1Ul`ge}B+fu&R2QK+*ODzne{)Zud^GnVp@U922=S
ztEe);dS{%<|M>?Oo;v^kYW$%^_rvEY^^~Yv8aqFcU}O8kHTh<7TC4h;qjna%YO`lv
zWt*>LlXv~$zfH^sZ#_JJbhTmE^1y_!<fdb)*VjMVt~%RUy~y2}aY^mNh?PamYWI|D
zV(JpvH|%kLoE93-UD?~Bve<y9>cjfAh4Jk3J~oRi?r3bNT=io2`=w!a&ri8uWIXmQ
z+}%n2;l;1Nk9}J3X2a(lVHaCW7y4c|T5)Kf?a8?L?xMS&dOw@0{(jHYjbB*xpO*iT
z-#4*?Q~k8dk%uSL`<UlsHK|vGG_qN_U%GJIIbU~|z%SSCh0#4XFI;=zR&Y72h4=fX
zXHCXpQ@YQ^%=$cWS72H6g7&b}HaG7CR%ztd?fet_=wjWboFy+#>3rJIC+8%n6qR^&
z=kue@yT4uheR@%(#*x?$iaN#YWpDH*bJ)&3x6^fUkNg_Lg^b7lua6J;Q|<QD<tY2%
zr1xjd@BdM<RXaUR_x7seN9IgVude!%C9$dW@7L@1mo54@zvAW1$}*0bJ9X~=|Mxw=
zMDPEkGPP$pH>RKJ`uq2a|KBUu&+h$M_+f@^^|wa(e}1g5_x*mi`_;{(5_Vr#`u~07
zGW(u=<)<f&_WvH+|BLOm@@e^5`PcpH-^15KK7@$O=jFd`{QTwG{My&;brm-Mm)F`Y
zohnxpaO2#u71CjWl1<zSf(7f_6FfVVY)&)Wc_P5QB519Wig2^SCt+80nU#*W5-fz5
z?^}JOWkPGj#U7T|?Ap2$CmCGs|Nf!ZMTI5IX|kW{4I!<Lh+_gp!BaQ4FqK@;@Hw|n
z{nrP}%+QLeR0c`y;#HiBYt*k#?YJ0bz475UqaL-ZCW`}jpJ}k~f7|ud%juS<Mz7}-
z<K?C4Z~DR;PxGlB+V!ztN#^)bzR#jb(~kM9kbbW^(a10PW%WjzvkOYz7>V>T%RG2y
zX|!txYnAy!tJocTpHDcDe~~Hq*i`Q*j!=Um84+$L;$0*i)-oJ?!Pq6{rkmNO^itKc
zGOjhU)#sYK)4LsKJTtE~ojhH$PO3dOLm*q|q+gq$0(;%YbB5}+o?78+TV{Eb_6w^`
z4!&BcZ<A#E_+!L|4D+=XcI(vLqT3$#3gjP_oHXNo|HI(ixh-423ddP=e6ozu+xaBs
z*{z8-lhRjQO7lorlT$Kr>*9sR8)D8YE!@iLx?Nbmp*ZjH%nI|2&9ZY0{-knLNbh?-
zQ>)!Z;POx9FWVGUw0c$+NCg(P1l^c7H$`>%<R=Ugd?u{<hn`N4bJ=&m@YeO}6H!L;
z^Y1!)CTbs9sSz!C`sMOl0tIra=AN&2vvRj^Zz`P9zW&~3!P5@{W?uT3Fw=JR@)+-o
zQ^74a?>cX_V0~WJYJRJ%#+ak=qk@xQg+Qu-go;vzBhRf%8ns7^1s&V=M;d)RE8ohs
zt}uVi0h`$|v){=6Tg9<EL60+g)uzdNAK4Y_7v0^qXWb_Cf4^2d&0qUQL{(O8ozS@j
zr|-Bvx%y$d<oh{49)32Pzn8ZsOS1U7VROIG!Z#C|SbMa^QuLO|*YPBu(Gbzw!5^u(
z;o^mx?bGvb{S;Y|aDK&$sHfd=o5Yh`9<D#-qx0q9Yq!;pWbbbl+_dlNjRZy3mu(l4
za{Btizd115?epi1=8}A|)hJ{ge`=-3juk5`&%BCUnmLteo=IZlAE{*qZI!8OjhDMd
zMm2n>evvSrKPC6ef{ck54m>%vb?yP>)bkt{r54@t;F|9^^P#5g<;P!bj?8&}erDXe
z-S6ezFBADa<-ttR3o+ZRUUfZ||9!%~L1}Ho&gkHO|F+kE|DN1AeVf<$v>>0y6WQOh
zFO!gOY-|k?veG^)EPuoOBy+K(#AVMzJx+ILes)<Xxlu)wt<th?@`v;@@gaE?54kn^
zZMNEc{lfNZhxjh57i%)Ei$#=wh!81z%QL;S=h>5!#x^CF_-wsBcGWd8sh+E4xFv9O
z{&j<D-}Rf0a-X?*`LuaXhrw)T|7j*ylNrt|G-AK7$Hn{6YKN|`t2S%ZOD&o+d$w21
z_3FTv;h{oI{)IE@;{WI0lQ{jy{r_|KQ>WwqO@5lHUoD;<UAyhi%lUseOPcF?#1`a>
zu4w+v_hGmFyk+lB%53}jqwT>*#~!`MEp2O67Cm@$^z-ShYo2mm%imF6e)H3bM4MU0
zr(^a-?<?V)$Pnfx?B=|5`iB*Dt18Xj-u2q|c!|;c32o}z<Ta$r<u&FWsI&^zdg?08
z|7Du;fx`yT_TJia7L?rF_UieW8K>WUZTod9YK2Fb|GZO;_oV9`*?$&%bG<v+^2O9|
zY3Jw0)xG20&t&)Bz2Uw0l%swkJI+r?4`0pOWl?Is)O=t6CZ%&vHa$LZbeH>E`{p$j
zZ@60KGu7K}*=n=phkLZiTE}-9?0e)as+N@atyes^Fy!1-JFU|kYYSr^E3$_gKW4M{
zoPFp11cOg8OJsG`?xa1nb=T1k6`Zd2>(b<vpPofMpHTc^5vTL*x-LbT1I_7oTK8;~
z;$3pSQfJ4La%+vMM0x3|`3r<z&bn~zLR3cgyu-p0fi^xnX4)JOev?>y;KAZ%iINny
z|5@wvYaUCl|54bx`ox;(?eEse|BGAt>{@hw?L+?f`fty{Gs&X$|965K_&@f@O-Zi~
ztP7d_|Bg-FmA}tqe*Qjue`fRNH`(^9-piNzE`8O0``5$s?0hma{vN)*&fSxx{;tIN
zo7XkhemOJ8j5XY19@C`XYaghs_&USoM`FIVyhlk==DB5S4>@))nukB%=CtO#*OiKC
zucPdDHt(Nm@iV0(uz5!7ZPSjfYeoDkJ_m7d)*p`A`Rr79)WQEf?cO^l9RKW_yLr+M
zt@ROhH<tx3GI8oG|9E&u%Jw#$BVFsXt#lPmT>daa%<0+QS;i%4i8DQ4UU+O>)V_XZ
z%gl_@d)-^l9m$z=g=40{no}QE?9_~`uBi#Etop0=Vo#IILeHqShPmu>rIgg2x5&Jl
z>~HHE5i0%njMnLCI{7U-Cmx<q>FdQhE7rPvTAhe~EC1SQLaw%|CmF==2}E)3ZxP;U
z|31}o*X`my-p_tQ8}5JJa3;1WSE<<B`DJ30f%Kka4r4=;&x_stnDl*km4($)8lr5K
z`5zv<P_*L1#g+}mrxqydFl4WNsjKGBo!pu;lj*(g6ag8bS%>1XcfXcstexX5Bro!1
zqX+l@ry3?<XM+=N?CadXBBIo4_)yDMfTjDH?vdo=r>d<Yzk+_Ya%x#^Q(=r?EMH*r
z<AXED^3pSHha{cl|4izP+|anqEa%=4$LZET?u5h@oc(+%=URP<k0S4B)l&u2J3ke8
z^J|5^5ZqRN|F=PEI{&mtjrHeuzY=1Zm)<JW6#Xdc!IA3E^V3Sqrf%Q&t~J$7+^hU}
z&Wz;zpHH6ei;Mg8YrgjSilf@66<cQAez$ACP2be*-Nv3i_sZv-7Sq+W-uQ!8>Bor#
z-q0y4S99!Qwa{CYlyM;Xd!Ww0O@%Y}b9FbdGl(A(^_Gwp4)^Hwy<z(OrOuMISH5<Z
z#vggK$!pr$sA*PD8$#s-rM?%Id5EX))lu76ttra)fB#pZ>DsI-9&e64ZaLH0HvP<o
zNrLw{KbHvf^z**aeEaN<qs<qqYn`ti8hqiIVd(dn_iSPCgTRQ+g!A)442*h0TV3v~
zaa?rHGAa1jgeFx+vmb}<h+avbb>7AJ-OP|9N%89cRlaZLKf8KkzRnKio?>oGnKrkx
zv$kzGV^i(O;;HSi_2Rs)&uT@C)qx&qUrN|p>OW4G*I<6LRI7<KS$U6S+p~XjEb9|@
zep!`$`rBXk4+kRlo|<FlrhRYcyfdjbQ)PAc8F5y%3b6j$-u$0yg7Nb6o-cE3rG#R)
zFBj#Rn<niw>&x{Gx25_txH{Yy3Dy?Oo}sjNTI7{dA<w>Gx9Ysg-`4kI_jxScY@PqF
z?&s3&d)LO?D~kPj?D{^DT{^shoaQyfb83Iq|9w_{>ioW+>8I;|_5a^l^KEmymiU9M
ze=oG#1zfY=yl>BI+x?yr+4(;|+t=4u9{jvs|9#c<e6dM&r@QlO5`Rwq|LNbSo%Mfe
zerjv2`1$L}{rU!(KGvt<bx+rZNLH`f^RINh-uvqN@2B|xIqyGx|Igd|7e5Lw|M}^-
z{amf7@l}t{Pj~99;WrOcES2I~dudV2>6H?K&gq=bUu`Y^+CMqvk70Uj+?PYIgP%OR
z*e>_z@8{G0`yMU*c&GmT?fc8B<hwZUnHD>RDzUTmIX$-yFl+s}<%wACZL6?to6@Z3
z-3(h7XSILLjGM7hC;MmC2>E~9czCII&h37~Ws4Lu+(j+eEPGEa=DPbk;F;X5J)7Sg
z*GM_B@Zse4z-6}#W^4`Kp|s0h+0SdHNkic2@W&b-nDx`oF1^5}fAkA`{pBB;#uryh
z^;^9+mFk_P?Yf)u<|f^`>o!{(W%f62O1UYSdNApm(3hV&*S?y4k~Po0&v^a-$D!Jj
z*1VrW_RaYaWc}R!<$7h#znzcHN8Q*bYr(hf?6R(BUKNLOGS=E0-g`l<_i0?OL9l^9
z$_)vZsE_}&{CoO3-)~v}a9ZrmmVYvb<xCvTCmi~D=DuNxPsPUNCJfL2INrNit6Q8G
zvD0Rn?ZMircdE-*{&`j*>7unRa>0=c>6No5xH|eXDu3T`G;U8nZ%#+5SF^cy<<rn>
zTn{$e%rsPwpJwpQJHO&%y8g~Tr|S82?Hh{hKIN=u<eyVFx9xx?cVlqW%f^e+rb6BO
zrEQl4IVmbmI#B5K&6DrS<)SE8mAr`_Mb1vf3X`Tz3(fZEy<1wp`K|C3*?s42r|O1%
zdtq$!JV5h>ujm%%IXmSN)q6kLJ#%Y)>}Jgs_hs&8d7jV(yq>d6j+Iw6`c##EP<(W5
zmE%*{#^NHIg%bo6Y~`OFuqZujCbNIzZ7zYk5dmj+N~+yIBqNgiZMl!?ewIZ$6A!!D
zFz?;c>dNm}!IoZB;(zo~%43ecNl!Ume7W8=!H83HVe|f|nP<g~jwGC$BANPY%}Yyn
zXYIbn<|hLcb3Z+~$?+vN)wX4`Jilw&@fqoU^JZ<<srvo<Q_nQL$S7OpcFU)B9ClpI
zEs<6CZ-o@M2+ce2LFGuS=G@kT=Ig0b{spP_9G@+?PsaV6O5n%Fn@=ZrJXjYxm2W2Z
zYgUEXQiWfta<evav6yrxro4?&7hOB+O6JZx5w9|$XBhs~X)MTM`j=j`<AG5N$9{u}
zU-GoRe0ltEQ_{We_zGvCHCvBI)g)X$_x4DUzt;WTZ_TC%>MS&vWw=Lu9&dA>*qoK8
z8!j{ytSay{Z;@KjB7Mzc(u0j3Kkbdq<8_|o$}6nbTHUeHWP0_x{qhGFiZu%Cdeq^x
z-ZG4f>2SnC--a*;kz;L}d6geTMV=Kk@NqnNpwy#7wrl30j%2B$uebdD&{>qQWV_Ag
z+;q$T$L1gDHac}vto?M!9xv}{x?25#Hxf7`WRzo$7MyB!zs8dGcAC3cNM~t)!iK%a
z@>aSrd{_QF<-r`2nhEJib4q{Rd*4*t|0Ah7u;9+)b)j{i40AOFjwT<!r7qHWU+h`V
zLQY;*qrA_%*BF?$Z76&2p>b1#bJ*G>(?jWn8gXvl7uoJUe^g%FmU)x8-f#8KAGG%x
zzws=X<z@9iW$M}uMXy$dT-fe4=j5x;%g^dqo3GRVeT#3x<I8b!i+b`h=QbJG&s@i|
zb4zOBrb7o@H@;eAy#3AY64h$i7!Qds6&)K^o7+nm)_i&}<uZ>z*oV(d;Ub$^W*-%e
zvW)n&OFSmL?ES5ij*E74Ryr+oTw&|7qpLK=NM9^d=8nKFu7kHf@X0OVaF`zFxo7t8
zk2X9XYrFq$@?Y*V*KMnQ>%t&0o%ldEkvXk9EP4z~`FzsO%nP1Zf7P^tCE#A<{Fdz(
z`zvJp<qFF9U-eeKUcaw*bK|$E`t|>cpPspTdPPNr^3pa-e(pJTY;yMtpW8lN)UB^K
zJ-#^h=Lh!xYR6<UXB?A>*Zg>X>jCE{0wFrf4__>rn<~=wukhTR`i>;M`p?trqr&Fb
z=2c!k|2O7l_x3&g23N&n%1gNvUvOTIu4Xy^!;$a*-k;OnPpf{vbM~s<iVA%@{)+h;
z`~UB|f7UK;XHDcy|Bf5!c7OYyYRCUsl&SZ0QMaC+by<%7`(M4~7p`&cdEae3&;IXZ
zdu96qkw1%fDYZ2%pI^6Z&u`iH$2QvqhzZLrdHB$N&wG29PRr)bEsfmW({)nzSA|V-
z6Ht%%dGp%a-KQqrQ#N(!yZgZ0@WjiXP8;^UK4*REZu#ArJJpR<&pYw&X}|xtV$PZO
zGO`yAxV=#BindSZ=Uph#_|T9ivf~h^ZOihscblFrm3`_l@1jo6jU8v_Sey7=aoi?<
zz5RywWr2V0RqUtt7@yY_KN}e#SNrAUlo!(_Dgs`s?3t(RT+O-s(H|vIQSK~<>q3T!
z&X3sa4FfhU`1v~BP5;m?`RvRhJ0sOvAqK_Yc9zLK*+y|or+QDH=J#Tbt47}LpVL0@
zf4;63+!*lm<C&|gPv3mLrjN&fq0av7&w#yW>?<DI73sWL-EywezfAw($@re;8g({5
z*5mm*eqD00e6xh(z&_<EC!g)pJ9ee_d$G~IQ)ZchVz))ZW5gb}rJI%>>^{E3q9wh)
z;RFZw28RtNdtayD>wA!raHXv&<D%fi=(ve8KD@0NS)b(CZJ7FIYMa0L-m_MAp5ZZD
z<tIHWp9Gul^qFg=d~AX81=jDYYra^R94*M<+jj8A$;2xU64eD|7HgO;zHp-O(2m;%
z%OZFB%Gq<)l=NB|EPBK!5xXPf<M!LPZ<U2CnDg(y3Clcd0gI(m=OupfOgS0)W@5qS
ziO!uY8(jX(Z&@1iWfxb!&mrFRPnI^gOPj_Yct16Eb!gqAlEnA(E8;?rFfjjKGik>C
zP$!vG#->Nb8)ulcY|(Hjiha55i;>K>zU4xNqFeVg2Y%jvC*sjHflVnF+IFiP=`z&*
z;T>}}_+r!3DPMy$Y&1m994N~Dar&u2M5`(5?^(sgi{997S}(IuDQI%x?K*W6rN*R<
zsVq_TbMsF5e+qk~T`c!dPB(wDrN_sn&FB4QTwZo|wqRDKc1Zj~KSp<bFJrj{N1vYR
z*3+owtgr4WZsfUsqd(xK&Rpd$Gk<5zJIzsix{}98D<R)nYtzapN6V8{rvI4Z6g(qg
zYUZK?a}PXHk>0>{p5f$Vu5X_TSks<QlHt&M5!lJjnizJ&O@c4y)$hj|F2@S07wzJ5
z+<bD&o}w`R>&gB{KgqZ<GR#!)Z{8Sm%v*VL;+x|EFO~_ISumf@5npI4mL<{p^Y;A`
zk&bu9E9bED?ea?u(Td_R6W#S=tH+TwH;pH0UyWIIkmaT1!8Dfc2aJadd@`;jFA!SV
z@b=fa7RGZ=*T^5Ybg-Dz`OMko{pN1*bN;QH6eX_mu~@AACi|pZH+mbx>OVX!3`Jf%
zyM@XR3ZI^4%~$MyE8s*^Q;pd3kX?N;cY?q1l`X#Er)zDNs~wv@Kk(W4S+kvlrpcAb
zirQqoP%2o$SW~=)adk_>x=oV=%yi#GX@5REDJ9;3t5>LI-T&_Ir(8l8Ts$Pzbi~zm
z=en(jdgfWkcP(sIcXymHi+_PY_~C{xt0tDT9$zV^wDQy4@-^lKwvG}H_4w}CwtW&#
zb@y!BuVolk^vZ4F<+j(8(*N%cpSfJw{Qc4C$=9qOe%Cs2?!U&oEfp(ej4Cdu_?(n9
zs9z@Rn8?#ufBM|tIjxr)9ZFoLPP1OBzqR(d%b9$3`;h&98V?+JY#uwWUnF;9N@@A+
zi}Sk<sn{;;`uOGfyh58t-S&MayCU{-ysrNl|KH^K!HlDF?0VJPHj1CDEL1%6w3xYa
z(Vm4-3*#B?UGThK{@-ui#iGqk>r0p)H@gaadFPwi(j|Li?^>CqOvwz)50)tBY$%#j
zaQ=7xUe&kiDw1;y^cON8-F4_(V0ivD#e^ari^vVm>kofkw|kyfSa5N{v&H>3A>U*z
z0{99f-apR1uIA%&N4702()8lrRTs=2-7B|RGt**WxVO#qAh~1?1@kkeUDHb%-+!C9
zV}G~dxjDwm_xzf=Ug!S5Z)|%a+&|ZRD$ekq;pHB}SHqg$yj=bCx?1*P-~2_tpWQG!
z)Ds(hrzn!W$KyBO_g42Mk0id!rJUE=;(hjuUPNc{_q^K|10LTJZ1QOo`W@qtvFPEd
z=<PYrC6Aq%E^0n^`4)~>5B4mo|J0_xm2X?N!s5c;8~x||&T})XTzc}*y+dNv-`*^h
zIQLDXtXurtvw-`mAAR~SZLcur;M1;nuPF0oTj}h8rUR-iKbNJg`K$5w?V9xEUiR6A
zEwAc!m)i&{9}X#Mbh8jBJvAjWmCw~htZ?5MhV)rq7yp?Ne*N|x_ZPZ~C2q%>vTqjZ
zBvfp1xx2L_Y9Hghb4M;#Z%pdzf6^tqhK>0egHYS{=IWd4t+&1Rv0MH7is-~<^*0ta
zyApE>`hV+g`1pdk`e*#AU#<2>Z4Q~=u|Aj{A<xZHBG6cL_Nn-@HQRJ&mj(PSNOa=h
z-*`@4!{>6>q2iqPiCm>$rp4F1_Mdio-Lp08E*_NdezILXP-wQ8fL>qV#hu>U-9v1a
zeMz~OtR-uZ!fh-W^h|}Noy{dNF{4B)VAC;EmLRzk|1LO)J>}9;Jb!gYrkwhhb+Zk7
zj~vear}am`HO;89?;*F#q!aEw+y%9|K?~AXaz9qfeUV_JG-K+@X*$tWpZea{{&&uP
zzx#Lcnx7x%&HOAEUHZ;aK6*pS$My-lFCKh(ZNlOg%Q5GY7r&En`ees~loZ9HdBuym
z!w;Q1H{CGv?Z?}D&RfSt98FcJnZ)Sfvifw?>7DJxKO@zaO}(=%rQ@DT>O{j|bCZ^T
z37w=_Ic4P~Idd<)U|ny`GudCBY8;A6=`r$``*$$&e&wP*#fKGlR&ZN?JXvHMmw2l%
zG5e@vhwA}@x;vR$l_nOv3Fr7wcZlVee3gnEpD5$Zwf8zg4mxpv*sxQzdz$7#*M!M4
z-Y?L3Y1|@HQPxpV;Kub^OZJ@e>rC!uBX$)g7AHSzMW41*&5BhaC#Q%m5UCMeB<j<j
zAo^{Auk$CX57T-W`GrsH_MNp|G47;c;|DGV-M?A_hXR*6v3eX_s3&wt@ZQ2B8rBYR
z>Ls^7?@<n$Zm1UfVCS}Vlg~spYKi_xY5BQ4qUU+@H{Rufbydq}2`H`MN{@^+e!F#o
zHcv;qn1(_9Dbr#-O|J(Z6#unJuc`cFm~>D6Y`HdP{_Y=tijyR>m)*MgcKiJ{^@ki!
z7e6ns`hB!<;VDn?{jW7XB-k~#*FSTxaNFJ!@#FK#jueZ9J${Y{PijuN``O@XZQrMv
zifL~vmM}l7c$yksa6yCflZF*LhyP8t6|-GA&MggjQJEgFY}%*QT1H%*%o+)om!H!L
zkE>(7X7$N4!~LPz$wL*+Iuo<wxpaMNrW=PeR0>b4IbQXUwfj`-+Smv2<&_n0?`_KZ
z8fma|YU=f8y-R~n&e++rDgRNa@c)CCb2O&Pd?-+IUlWx%lVf$DY<VcB(7`*}T+=2#
z*^!#$UlLK%#L7MS`7XA<tlr|&ukZbMU!}%y;X<vGYpyF)vd@!Us$#J4ft>Q3XA)jJ
znwB+foPS-RWxG(E(d<Lg^A0}td~-6h`JlAfw5%o{=P#WbnI5_&Myl}Kec;~Qlw6d*
zefDHA=2pd7HOrIEy?u0J%gN2BW~pDFaD2n+oMlz>;%r*eGmkHF{d_v$f8x2Cn?eth
zG}Skh`^{tev$8GyBmcMF_J4gF=d(?|?K)2&Tc2fd3ZoXQ{sc`qK32EAk>~F3%kGHQ
zEnUCphG)i%wpK%@pq8x#p9_+8rRN<NdMduYxvgQ1y#DEe*S&@FSKI6q|N5-ADTgai
zOI<fCLO@T$rfSB~^&AmjmKNx(YhCu~-iAAUd3-lg{~Z7FZd1Q)!DZQ16VtVp-sung
zwoQKh!s@59<Nrsk+FttIXR*}v#Vw7tz2#3YZJKo9Nc;O;+*MVJd>GYEx<1-_dMVe<
zck`0t+JrnGzW%gw&xW`QTC6tT3nSb_!dI%vWw%_>ygQepf@7jsK!RN{=hIoPa;Fsz
z{eNf6esez8$wzvVr=|T?-w`C5r@y*|!}+DVNbzAF;~iYu4=4VX`tLot>4Aw+=bghE
z(RUQqS#J7r@c)drP4--~zFl9n>D=i#rtbqHd$%86_CsH>;9hhz|Gi%)=VyIk4v$s8
z_U2)=d<xU1`WJQ#JLYY;xpYd|{jJH|ay^=<%v{&)YyQZeWNtm@Y5n4I;dR4X^O7fp
zg+ES?wh5}ZCw5NT{&QFOl+A|!3Z8N7w7IOYuzts%?fd^o+jud5Ogko_B)^rnJo3TA
z6-&jwCb!DJZ%lr`s&{O|jP1R(N0l#C8NRakQ)ToxZ+paq4e9f=bZvugvS+#6S@}Hh
z-qg+iGv41waGrS}p?Tkwou1oyde=WaC%Jfs&WFPfq(47f|2*XFz2c6_bsD)}tR0RV
z?K>;8&f3i7-`l35d#ux^d0x2n^89<f_HViR@_$~l-()^qv2fbcKU>`ARcy(*wQI7i
z$3nRub9Qd3ePjQ!LcF@1;m_>Dfy~7p0<!14RO+crSg~H~oxqyhiu}-s^G9}=wqN+V
z^z<~rnT|I;8_bI;*eI-jMdN&Hnc;QU;^|W(pCoQ8c=7(0x}2W$&3xMvT%Qko|841<
zsm*mua?3^IVz(mqr~c;!xb|m0zV_+#{twgm_x(JZ|D%^-et7!zDW5Lq*DU_Mt9$e7
zu;Twq4?8>mefR%~!#waP3J+)$Wuk=k^R`!xEB;J0d6~=EIqAj5gThK|3s+CgTP5B$
z>tjr_;%lL{NDYOMvPowI-kH|8h&neOe5R10CB{+G$=!Y-GS}VOU+1ELK&lCA(fVce
z$DVFAQ1};qqHIl~&6dR7Ute1ly$^9P%s;BB`b}op!w;e5=PaHd5||>$vMbH^u26oI
z#N?BiTbbmh&#R9+#L*@&O};WGSI3S^;PiAIh040rJ9j!++Z??crewOk^f|ahKKq&S
zk;&ID$UT{V%O=%BR{T-Z=hS)pw*M?D9k@@sKDU<BdGY0b`|H?8Hm#fXM4j(XV60_(
zT^V1muYCO1J&q;e5mE_{))xHlFmF50DSe%9sm|xJeGz*mndBYnce1yCmcAsR<@+Zi
zA5Hyt-OoGXoj)i|F-s8s!R0)&vMMQeNB$Ml{z>7I^)|UZE2l|^-TYYhZ<Ph3^xD+Q
zIbS=E2DT~Q5jY~Q_sk{7Nhzl0@OHVHFCW+JV7h8L=W_DB=3LDjDZ5gpgC$Q-rMB!}
z)3c#q$M*eqzF%nW*}pUA-Zt6QMe!}ldj$n=yzuMZZ7IBNW7u15i>tN&=IrD=Z&mWa
zp|a@gvjgXt6XQP{uRkNx9+36U)j}kuw&iy3gz(E<?5{Om|GE4AzLRAji$%+cr*n2*
z;8VJhZmr03=+uWTexGO0Xn!c!t{M07{r~sxk9X}XsH)C%kBHdwXwIjT_y3<?^HHG5
zvP<~$mD$TatYAM|GePVWZ}>t#)du}Pml#dI1$-0yn>v5joSJWaZxqy@oZkBIyv5U4
z-(9(e|2yh_2`W6B)Ss5Rp}+QBFvn|-1eX1`<HVWvoVh9c<}g>O+HC*jF<(-r$IW>E
zZ2^OB<R+fT(x98A4WCPFYEJzAu_nNHCF`EqCR}>_84TzCC>{B{_oqpfo=kKX%Z0Q1
zn16qm6WBFtqvn;<Po_Ha=3g|bzqBOxkW=`a(!Az4lf^3Y9d}5orhk8@v?oU^U45?j
z>(>HI)1OyML|OXGe89@ltsQ7^T(BvB_e(LIkJid}qBq4T_n&G{UU84@;qnP<PlPAF
zn0L`x^2Toa1M#A>o}3NUNVi|HWz~$ThK-NQ<<snUip6ZNwar%6xN$CaeRq8C#^=Xx
z?3dNrS9&qPBqDsud_`9Cs?Le*KS~AMOgeYe-<Ei2{oQAICGVQc9G?s1O&AZm%U3Rm
zsr?%I^#0!Ov1i^|IDHb3+jwx(X9xM}JkQGW*7uz=V#9a-?Tc2CnEBblV@@SkdHVUU
zISO@O6H;aG-mW|UYvqRyg=t*==M;ZOvu@<Bxpyk=&z0qN%yuu*i>t3YX+2unzEo;m
zrBf^ap~s64Il6jvEQ?xDVp+3Lsy|8N@o$OaITQBp^O5Lh?0(-e?~n7U5aF{s75+K>
zUlQ6Wm#{bVUeTu}-B91I{Q;g+tk+jhP&?A}LG_q$U2=cv(&Q7X@;A$>Px=#C6}7hd
zY_;yz{EF8hr@ZI;uA8*Os{ZAt2lpOseSP94WB3C1ONB|DFZVBGvCv<BtY(c{X199C
zvV*GLujbc2Y+b34URlTe-sZ!NaHqw$Zy$|Z9z50NV+eC{kDO9DbKK+yhhIq?{C=!r
z>Do_;$CXNiSKXCpE6!qFzKdh;r0cJD3SK|5d4WxtO7T=TO$$S}#fx_9o|N94-=cs0
z$=P)i|3oZapwAt(gk@**#JmsgQcE}HyfvPE`kAivsmk<uf#>4)Zn{&zo4!pjt)^kZ
z@rirc7wi|={=)u|mz&{C&)c;vLho*FT>a+o>GCNx%GXbszB1LhY5MRmLy6yqRX1{u
zHYm-TJ^Pi_Y4zGp=PHBww{|Ul)3)v9!$>2W^=Ibao&43V(^13H_Q0+CvDVk7=DyZw
zVv#u`JJ+rA&)(bDr@z0qW$PRJmc*756ZY;t@qJNpx8HSvLf(06es_Lcx66X*;rzH0
z;>|9$HpiwOU$Px^p5%v^h69>wzew!1Rr@&6!ZEjKfn1AnyMmL#ohzJy*#^H=TwmKh
z2+~P068v}Vg5m6mI~-FgofKmpt-PSJnNRuDv~@h%PQ6nKnyR1d;#syW_IF9bB=vp4
z9b5}r4B9-N>FWP}P=EZ`jja#*i_84AAIe1K9Og03)3Iq$^*q2X_;1Un$eSnZWM?F@
z%*$J68q})Qd5=R;SHqnvb*|dx(_WI_tN6t39zHnDD1NniY|EmQn9bK79yvPuH`B)u
z8G~tOHq4E9Cn&^YXq<AU<tXE-Ce4WcNxO?D7_=|ucz@Sm+Ps&SgC!m&@$IOdbz$3H
zm2T_EqmeUvms)&w`(Pk<aKUzu?v2ypX7+N;<XYnLO~uPyL_}`~pWUm|1`M1VPW7D*
zuyv`b&-yJWRdQeX&Fue++%@})VjZ>l)RxGfm(2L4lIgr5VPDjb*xM~4oThty7fCX?
zXeall${t(zV6FO+*>g0ex=F^{7rw7;(fxU^*>ShPDL0OllN4o-uX<N#H^-0b4hLi6
z+As5Zie4-VGd=v*r{<p9pK_s+)~QU~_t<RXCZA*!+`l|9H&-j&LPnV_`rsFi+IP!b
z*1VstFva4!;*@i9)*dJiQ<8FQxY&LDh>UyVZ9SHM(+<0zT>0X$z`n=`W!~ffj;8{a
z*X~5*eh*8Z64G62GClize8{qk??XiLZ6|yW+Vv&lzN2_Yyp8TOmb80Su{wKo^0bd>
zcI+tKBrN?~?Q_-}_3Jmjo=Dn#PcMF6-kyrdOrmSDz3(`MY!6!Tc<pu3wA%;ICweKe
z$4|Uh#TzZWy&^18amV~Zji(<w-`{yDCA@0Ufm_;w-Qqi=8GGJ~#MI6g{5hAoc)|m@
zw;CIMT->nemiS+1eIC{=v5#yoP4`Mz>MQzHJ11vyVBvh_i8dMv?h}GHFx(I2x^sN*
znsj@wn_41jy+UQrF1PivO&3j>BYU2^zoJWU-zs$}1%~M8GXI{%JsPW9*sNAF>~e~h
z5}337lidC73p94k<=I~HpEWFIyX?zJS4E;teJ<?VAlP0zli$oLW-99&rkl@&j+YfR
zF4-QouK1mp<BLbTRF~(PJE?vSHmLs7seXF0f56`fc03D>pG*r~ZaB4*XZ^zSFC0^R
z^yZhCeZR3>J3UXPOZsvCgw|iv-+w)k8gWPN=$w6~JQ_<t=i$V2nXg%_aB%*gll7@D
zv<~R1+~Ie4&GyLh(v2s(+WmH>t!wyl@aJZ`P{yQBO)gKnt&7Sy4X#R<_9U&gOY57z
zcpGni>lB0Z=M6^E6{}A;e7qZUP&Dz0)=O8;Plk4T1P{dZAKH37&h@M1xpOx+ZLE2^
z`u;lh<8B*QWy}8gw6o{N!kZh;7WCR_>)c@M<6W9!d+);h+RM?Cnl&#@Ip=05dj7@b
zQjT{MnJ1T-%2`g|rTD76<ekh{zCDlM{y*2tz3$3ayLD_)%a45)^=C5Czg%|c!rW4;
zMfSo|e(14jXGT4{D6zZtlFPP?S)z3}uZbL%Sk-FIutE3LSsCkRaZP2t(Q&&!Dc)Wi
zC{WcgL;UaZ4km6{XT{>OvvViPhE`mwlZ{%$z2o2?+3y$s_OI71xBr&%t3)AqxAli@
z-z^&NWUqL&Zg0C&`Ax1b;-$7%gV$<kp5NGiBX6$E2JT~?!8`72YIC;uGTJYHyLFfN
z%0HcnZ}zEQpUQ5K@oR~}yGDP1^^hym*?f70|7s+B3_AULq3p@2Y-ZC8wlBWG`Y`q+
z|KrEi8N%(`ylR;CUtWJ%pkkf#gDGKE3Q|`aR67eUE7oYX{ZZIC^Q?~Y(}tUW=H8ex
z^``R{#gvo3Ij07ESfy9R+4ZWG#Y-_-Np2C}M()7r5+@upj7#p8<uvdMzkglI+4K0*
zz8;<P$F;5~2u01?bG+`5Sc*#2jh*RAFL#H%T6Bv?F(h4ou58+@&lM8yC0aK1a?Y^I
zoaejdoF98rg{9cm3gr#A{0<#9cI!B1aHv%=z4LjlMxs!K@MP_VfSQDN+j1X0-?23E
z<eW+Azy02`vR59RyRVVud~$`rvvac!X5K$Nb6H$VoKR``w6`)os|s?htF%R2T6-6=
z2nGnxb9d6?@nCyeqoh-Op5yz8=UbNfH+8@84V=(ja4;$>;k&AHm+zI}Tfx3<=g)Yn
zt$Q#bMp8uTy4JM)$Fv`sX6_f9*Df&WvwViWqI(fPtG4vSouBti{nsNod&wduyB+hs
zCLC-^*tX2(-w!D{N#&jd)~U1Rxoi09huJzY%T+8W;B(M2o?HHJ=gMVfW=0O1o<IC#
zvC!|(lT+UMy4Pb%BNJ9e{Jo&uU)blCUl7b#CBs<%?~LWsU$57t=5iJ~Tre%kHd0?D
z-LD&`c}I?2ul#<s|BSl|PWK{Jg7$w=)qnD4=077&?_YPn+Xk5BFAb8&zHw-dPTz!}
z!wk+LGg_uEnY@Shx;py}CDpFx#SC>~V)w)ERT%E{n)CmPVZW0^ZfgGj@2B<uJX$X_
zYwM0T)xSE6j{ohSqJOU>UF3tD@GRebt{kU#WecX-#^fKKrL^Pc{@XeqzqX}D8Z>SV
zJ27Eqy8DmmM}s5+6i*zoG+TF!wd*_2j}Ga!?Uk4I$_adrvDx}=YXaL3;j*}o2|*&!
z+a>R7+uZ1WTfF>N)VuRm+Iucmwn)F^SiH>lzV@YVaX#hjgxeJpdMBLGD_Qfd`q-;G
zf8(Co<=&`X7WjR?Wa**X@{aOH-S#ZzyzZ=;$Z#}WMo~-QLH1#RTzmG*R&2#)2gE-{
zwQkj_ovOw<;gI7lrn=}m2Z~;H)E=xB-BVGVJNr3rtEhU>GJ*5Y-tcDjov+H9a#-9<
zis40!z{-BV1J^%lpGiCSr%Y(xW2x$ZbziQt)Ck}CI;S@(#HGWsoy}IJDQ@pS-u3$0
zACA<%|82hXM`!dU<FX~{YahHcsANlDXSexG)Q&ARkL3R~{#<a!U|!U*?WYnYlMg($
z+Wp|bY%`|lV-Mvn-w=$P{Wn?T;k32Ur+5FqTYY*@W${P53CE9oZHZx=&|vspw<zeP
ze}QH8$?~kQhrCU%Rp!0lW;EaEe%MJHmlq!cg&r-H_x^C_tb+Qot-G?5d~TJOY{<E}
zZMn~3hpiPKow^icj!0LE)Ck>XFnB!UL(0j`eop$6AH3fo@qfo>C&}uj&zH;IFSWXL
zuUYU*tK+E%Zl(sEIdj`3-ll(acfE2mg2%Zv(&E^SW3}sC&+S&$x%n>Vz#{8)8w~;_
zxA?9Now_}&-`m0O{zsk<j?Gav-8PGr^zY=Hdwyi?u5jizUh8*0TYbqqkF#mV|0dl?
z;p=PP*<QPN?9KX(&;L#qeI)mCCM)l(Td8te@803(-O|xhkzM`KqriLr^ZA_Rh5PQE
z`2MW#&~^i>ZIKD-OnC=Rf8~q~2s;tibnarchD7d@fXM3;t}E=UWR_U6#8`MDxB5fv
zk5a6CJ#I2dK1HTiQ?+~9PHcN?#T{+7aJwt}ll2oN8+m(Gq>dJT_9>X2{_iA%tDo4O
zoC%*ERJn%oeLZgKy!(m$&EA}}tLp8_3E6(j{~F6#o%VU*bC_q7OX?lbwSS(0hF<4w
z2F-`b9rCewJdybhQ`}M|QJI~FEKPsqRxfX1R+46VpZibU_TppZ%abEsN(LPW^qjTh
z@?YJ9502liy|66Q;uGf~rRH__D-YIbKl~c?=60gg)D>4|RLy^KTOcrgYR1iNO$&o3
zY;<QRN!b~ymT13i=~dPw?ulkSDO^oY7bGg)JAL+<${qjC$CjJZix<dn?mu>A^`3;e
zm!qnBHduI1=36au^<k2vO`B^$_Pg&-UQ|qzQH=?0daXE1);FYV@(0F-WnZjkuJUDm
zYH)9EppBT&m!B$sXGQExX6HOpVWsknYlD}&TB=usC|m8lJCWxfcN!_3dBeXf#WF`U
zkagu_t@<ats`^K^K6GEVR&LRQ=iX7Pol-J`o@??5YaRNlc5V9#j+J*bnT`3TuAK7z
ziCk-Il!jwP_R+N!NgAguoFaq^FCVHDdfQ|C!A7}wvAk}=s>4yazAW=>tMekaCZ%3W
zF!EfrxJ7=;<Qv(gi@EhIcCU$A`kmFW_uGXEruD2EUB>YRb0sDSC^G+8HsSC>j-P*?
z$Imsem}>U$QKi<i%{=@EG$Kz+?PI_EX!EoktliH9Zr8?MSjBqOk<qJSX2lzu+n#Nq
zf?MW%eLDT&OyfHoYAb>kEWN9hD)zo$V$W~$l4PUAZqFR|6B**y8UMeySo_qvJV$f4
z-x;O&*AY`>5C4;^`@m?^7JS-r^?5z%?=l+w>mRqgZ<Nx$*C{a3IZ@hcUBnv;<xe~I
zSKRMY4P1J=qV(vg9R6p#ude?+T6ImUO*A~__XB2gnI$Fp>dmvgR@@8Z63nPvclG9~
zf+>7W<u(Uv4a0U!|FQU!_0+Gkj%`*uvO1<q_;R|B=ZP43Hzrku<5O&pIp<2KY<Uo+
zbZgSVwsM}nP4m@Uq_!LG*J9-gxXdYR=~gl4R9!}=N#lE7XU@_SG6!9sJ4<_RdA^yQ
zWw*TF0*kCOFK1qiEqiyX?URlD!qACjA}*Oed-&IBeb`v`_K@@(c|*yY@27m+Gyi9r
z+=B_(>p$f3EneIiKIiwG>4%ofg<p5fko;lYbm^+oZ!sB#bEbbiG?kX5@?BlMl;PRw
zy^^UDq;DPYJijQg@tZ-)%TEFu{5lpCr}y+7F-+ZgXZDw^lMUvFu0F3_t;tic=DWjB
zQ@;H&i8WkNzxm&2ncpp`w)B|v$A2%^jE3XP%mqyBDra-n?9SHPD>&V0bE~U>PKs*0
zg?Qq;<`hXzcBX0O6DD6cTeoG_?dkhJ9lfwmUgId&OS_8_tFJ_|T2{QhG4r$ypY%4R
zc}K0kTv{8wUGW%mci)+LwzjX+JU%S2SeD?+=OKLL?VYRLi=WK$Hfvt;Rk>msPpn9$
z(ix@%?F}=PLv6MF91|rEN!*ziGEG0CY5Q}pL;v1sy}q7*L_@$!PCtT8Ql{kC9*N0J
zYgK!Bvo~3Ib^Y1!uWG&R=hFh-&Oblp%u14}(pd8L(7DR%b5Gm;oE87;!OtqQ-uuq+
zu^l#gyx)3HDPP~@_GodJarr0hv&xCnmoIpJp{eKk(yg`kf7BF2{VB0Ma`cq?VeQQp
z-<~@Edu)HZB>Bb4k4DV~A)%=$Q?gQH--H(?{+Q9m@Y`^UZvW@#seMx#ukASH+AExO
z>Jq!{8PlE%g^a=1Pp$uXb?vNxO%GI^)7KT|bv8Vbf4r_E-`(c=jOlx=)W1*so+48+
zr@%gH-Oq_ig^Ts4cgQ~#`OTYqLT~D>8}4^cYt1|4S`r|*YT=zrwNLx1;=2rg?(Lo(
zp6vhe=ECP$zYg=5n=MnDxe`3ISu6`W+BUgool}Q?d5oX#^WNK=qSh-iB)V})2r+7I
za}u3xC$942P0U*NdxB1p`}+^vyYZ#7a@vI*TZ`q(og;k8rkpqum3(}U(}&CK-#^4L
zDPH}w@6My*-uEgq1V3F~bHwYDO5l@Sj~^`GT-u|R@%fbHY4Iul9-f-AH#~d))TK4|
zY$SF6O?znb|Iy}+$NarR7w&#nKcP@)QA>f{Y%fdhA6qxwW?PjPx%b$Fi7P`MM(zF7
z6Ov}-H8Z%?BYErE8Oq6%W1^U>P5&fD9X4o}wJw{|suCAp`7>2;Luwq?8s-*}wF_!8
z*SPhhb_57IZ>_Sd@pY0-I$N<-Ws$eR{i+Q~B3&HXT&s-I6Hm-i+_F;U?ETsmdwy!)
z*9#V`nfLcs^Zs87T%OrKUunn1y?eYQzw&5DkA%YY;!2*$hANKy3tZyP3*Wzd-z77j
zwWw7ie(jNH>ECO8k_8)u3-(k=%*}psYJ*bM?=3u^<DMSo3bdW_YVNV0D#uqgO|?-u
zrnt;?N6NX&)hFT|J{V-$I4N$};_^bIMVgx>Lg-72oP~F#vW7(by?bV+k4=0Q9Z#P#
z`=RPH1%;#AwwDxNH2aumkT*5q=Ay)gw|(a=rG!rOcg<5Q%A2G)w`Ex=gZQ=Ue@t3~
zS2KjAb={p`xXauoC(Qeqr<U0gEy<<;<5LHD_4n<Ok<8PM<`WibJYbf8Zx6>N_fCC#
zo_}vtE5pQW=2p}`?Y29YBX#oO=9c(HDjEeE8NP3}8$_}nGqvr$y6A*xB1esSOZdgZ
zXP?#_sb`gUKKARRr0}|{(!qy=L%c4jRo_=vn|C=`{Gdwp1jE8^_5iuXG4D+LljN<u
z&M}^n%eLZFy*!8i;rnBu4jbZc2WjMfYEZnjt=2A8tV_J~{cFPu{3(3mS4H<~B|cbx
z&*I_Ygy8SBM{SQ!Z7JPV@T0Pg|6Jjm+UxEwUWBw1IBPEVl|AEoV$s4_(<3MLE?(%g
zXH8;wF4xB`srydxuR43NJ$RPe(Y>nL(--(GE^y{H5h{7~bip+CV3)!a8^_eVYnRqP
zN{dL9e%O24JkMKIi#7GUk)(s8y!*`g#?@(=O8g7&)Mi_L{?mPm<Kd2HJ#UXkC)P!%
zTk_PZtyVTE^H=`fUzpWUDb@enut(!uw8ioAB}*mm+}m8uf0dv8bmjATormfa*&i=D
zu(?yN?#;(fXY=p$Je?=``eQ&wd4Bixh4TMAs*ai@$j;*TIcV=3<lkT{oBM`!-pYm3
z?x_Cx>Gy*t!1s*JcE=Cb|4Qj6W{6bx{Ek_#^<R0zYJr_1MjZFDb7t5kXK5UpP`pIs
zYZBk5IcG`@kC@6TPdt*OD=U)v;ln*y>+;1V$sU<AI~D3S$uRX<pZNVj;Br*sCPQWC
z64QAdzK=xy$1H!t$(AyEfi9Pk;-)v*dqsj6=Q4AebN}m(-gdmS*Ud)%Tt>phju*4C
z6s+Faam;7l-Xi>Wr3s(1%xvBC)_|Wgf7`S_(-JT?|L7iPb8MIA^N?jR&2Jb4=fr=X
z@%lpMNA9T8_X^+son>ywBr)sl1lg63zgw^W9G-G=mQ`u}k-~=$_i>c$Id?>2{)3Z=
z2R|}}MWpQaRF_<RY(*JQb(s7cmz|qCPA>>O^JdPsRYiWzr&um2u-|%Ny*DMPG-liU
z4Muq@1=XcOGnJhK3)#XO>svd1L?$ZD{~(vz9CoiGaH<hQ%=0wybB+5CMaYFtEt7ln
zyTF#=iSa%002U)V%{8ko2CAOB_C~*L!LHj){H2G(_pFHXoxkqcj1JGt-A(q<2k)P7
znL6d^-Iv!hIc$zA7M#+u<zSKVOyp?Yy+P;<=j%|N*+PwP0?cb}1b2k4OMP4&YZ&O*
z+{?FdrT@m0idvo7>r_;>oKH{Xn(=rC-^TMRyS4?bt&!WLCi-D#$%JDn$F4Rl{i-i!
zI&We^=G;jd)#-29lQb_soBTAg{ezH+;)8u(dBdl2pMT?b;#}vnm#N1E_ekw~ep4nY
z<7C#e>CCoI%f2x)8@n%`TxRp*JoDeQ$zSpsn-l%a=Jz~EGS!$mv+z^loaU!Gx(^g2
zzIa6}acqoQl=h=tZd$~phH~k*rIQxewQN}ND79kZ)QU47H*QhA+;PbuWvlwFzOQ#T
zDvG!mruO*iOk#=8zS?q~^>)P+L0kT&%U*f<yMOL0I$K*FTJf*rzvi^axX)MDPg^a%
zUZei^v~bpA!iKNPG6Oq8eix~Hc|T{S&F2fj$)$R~(k**e_br|C`rhLi$}S&cPMun%
zaN(3dPjG+74zXj0>!nx5Y^(i!jf36N$8XPr+EWX(5)3Cy5h{(9i07T|5Ye~1<J%5%
z#fAgNHrRW|bDKYWP<5ri#wL$TAVQ>bVW08kZ-;g;O!MlqWHXA9yl2rg#cO&`n17hW
z5`)yKq5WqTX1GTd)o>N6-9BBgmO(v-XX6#7_0vDFI6Y-BI?$Z`Z5pd_^y!>Kua*_x
z7vERJ-F41zPmK15E*b6q;L0}-CLZRvsD7gMMY5l-hVb3MdwmN9`Y(jDD;kORzuI%;
z$r~H?xj$1T%>3U{5O`7Qj_{W}$9=2U{|fJ!)#Z?@$WSbGXIb0p7rH0o{HpCjr{*L+
z@O#O!&&q0zl<7+Le&G*a<-A|al3xD&lA*iH#^j8K*LEy@xAW4MH<@K0lRJIjRhnPN
zg3E^Y(>5)PIP+7Y)s^RIkxZ9zrQ#j6s`xo4LZ@n%wKFfXbY=>5(z%lmu_XP`j{P<X
z=BFlSuYJy66R>gn&5BKTmNWV;)p_LcKqqJCvNL~XUEi~7P2}cncS>*ja;BHsJ(Imv
zIwhvA_=55I$i04w?iF(w(yGdj3U)JWNsyf$7ch6_n)vG>X&xFCwtJs#ymUO~sJnKN
zYWjr28PYSfCO+^tZ)>_=@qM@E<LVVMHyuQ6e_g-5&^%iB_pkJM$1XdzZc*gh_+)4F
z{_<?6Q%j254PR|}(0Xmbr@iZIWcxWQ&F&<-TCa|={1y`WSe;d*iFpr0&z2o4*J{tp
zJw82NR4z}7SFUgBT$y9LBx7DJS+ZL(Ur=gu*e9-o5#d4B^(}E>mr6rsY`gR2n6LHe
zJ(k8^)@?iOoX&iceWf~a-eGge-Cb>6Zv@hpMiiuRP2Iv%8eDBrv15PE@e{&lyUTQi
z1xi+GJY<>Cy?Ii*fqiO{*jm;YFAt@Tl9pr^waKe1r+jX`<9^fI?D>qj^DUO83)ozk
z@JOoKFI;_L?kC38UrxriMJ)H$-?t>D@~P^UQjw>VZF`t<Iu>^=I<}~A(*Ls?FUoE1
zpRo4q?QKr+mI<@Msx2mG{X8Z5bj|1UZTuJ2I-VGRlfC!UZqf3xBGI#{H9sDz7llnb
z_%tXk@y)$;_f#InHcrq?k>?b*Z@9fqUcT7>-}-{0LZNwQ;`bXazv`rV>1|8vO<{xL
z`JL=inoAysX_wAT{_*f+Vg80tYeDu3v)T*!28zFr+Z|DMd%nwLN^qvHsr}EI!?TtA
z+;(1MR*8MMOlRly8c*&F^R}BhaZ6{HCOb>Nir`s3*)Kif-Tz}dWIWvti_c2Ynvt_v
z%l*=9jRkw8F0A^ae?I(ZOa$wx%ovS|;xfl)Zy&eaP%YAvRxStcIw+Q6TE6Cza>&L*
zeq4=d>FpnOa4Is*bCW$e+jm8`joMBdh0kgAZAq;*SJVGYPFJ<#QkbA29DeuoJ^yGf
z)`#}@GzuqHtWf!|cOi$Q^A1IQO@EGFS#O0^GoGb(&d*D(<+s!CJh}gia<6jE$<NU{
zmY=Lh{v4^a=%eaFJ+7CEHh1Poq|VrLX!S#9F0rU(Ur+cPE2@2WGhJ<AZ1;VUtPkp8
z@|^XSOWo5a+b3mA@_d<WAkV)*=9%T%SffK6Z;!<umYlQer{pEGwXv_S*#^&3=s(K*
z$!6_MgZY{*=DJH3-4;1@W|jB}hc6Ful((nbFP*gZPO?(YnhzB-V%S$tSh+yuOxyXx
zT8TaJ$~#Y9%+(0_Kj%<zW9<L<4avop$$zhX`qJfk=JJLGD>m!2iutfTkush*r&>8D
zl4tE-<(l-Jx7KJU<cZyD`&KdcrQCDLn*kR(s<*t_eM+cSH#t)Bm-IQsLax~y&5^~o
zCf#H@|19hpSE3Tr%C7ld+_|s+7M6wv@%m1w%q$FV+_+`^)mJ(R4|j4rx_qLer{C12
zK<K}cgT@W*4-(n$ekHkvJBrQUvgB61Yu=PZRpGd|92Q~1pY2$;^@tz6YIi%dA~M~X
zZR@eD$7!0Ld*rnL|2XSDH^j1B^mUKIJ?EV_-`}q({&`1ypWri%{%<m>-A*kNjoRu8
zyq{ir6%%+(V!PLb;>*e!5~;8L&3HfQL*PGG#bsx!p7nEnPCh6e{Y^(qR54K}CTm~g
zQQkS6%?0{~8&7>`oH_YR+P_x&W`<{bzC5tp7<=5LB|ZDxp2(lK-6i9$hp&(3QGOJV
z5O=bxI5a`|)&9IvvEZ2Q@|oZI7tUdE|6%Kw=TI=Q@|rWRZGGo&$;I;?P2j0_+#ogU
zrQdaiM`yCCEd%EXJ6Hd1I~6YQ;jOY__ZI0pJx0OOo8Gp#R=Gxe{@k3E*yk>FaM$uV
zrazK1V{<JyGau!8gx^}bUc+mh_WkbxM_(tcs+c)H?dO}vbF`Im+5?1Qt6T3~JG^)4
zonmVzrHXd;4R`Oz&J#WNF(j#=U|t}f$E5lXjqVyJ3R#NTi=BS-I<{|H%Kol3_jb8U
z#Jx?a>6KHmrtGbl6Os|Nuv*Kbiv9cB+mjD&WBd2`f!e|a@7i@{B$hilM=)PutLu#B
zEPuS&#5}QG;aB0Ox96;0pZaur|L@y|(`*hT?)SI(Sn{=ou|w@ebF1$cC+T<UzMfaa
z4y`fK|ByE8OI%sNr6`#vx_e*SDy3XX|7rN$N5*{3mgxrD>v{s)L<+ONB|9y4P37$W
zF{icg>EFlqcg6cjESvRj>DA-G3aJm9T%WEwt<PRR`&6RH0>f1@zY@N2_ny*cGpwp~
zyA(3T$Tsv-zhUv?7l*^eAFkd1`QG;_{q;YDpFWoV>2YqVq~pdb3l<!@l=Ou~-oz!M
z=c$TG?Xe!qr>y69FS}FuI``=$Z~cdFW@evyZuj@*rn<MuAGqFKPmq|C(wphN>%qfo
zhg(#?1zvgBHhq87x7nwC@Bhhq5tOX4&{Zkjw(rp27t<fqe%l&cemC~wuTRB%CSR5R
zZamEVT14VO-3g@~97h8;KHpfg{@_vD=d*S&H+E(}Txhh&|65y$7i%Tci~~leAK9AZ
zsCZtR;AZ0Gai?ZoWz&q*zYG39l-;_yYgUhU>;8)~;(srQJJs@O=eEdcr_|^6`0g@)
zD&IJHN79SMpBT^2+Wg#Nj=#;E#^9wZpZ&X1tMGP8erU|<6QR$u_T}uES(h$t6XgBI
z{J}ZV+oo$S)!evK@~c#e=|8&zXuc+;Yt!=z!6k}+j&$)EuJCeEH4=(sWr+X!y2DOU
zCGYBmp0))6x{IO`LUmNc1RP%W$$rqUmSz%Vl1VyXYx2Z@&C8qrzwW%V>WId{htH~_
zw!}2)|A=Xwm1S6%Q}?j4t}a(&n(8Ly^9OWRdG_1K$cL_I`l)rtqWy_sYK!{DExF1^
zdNzpaYzW?95$$+pz37{{i#re4+Fm~Gv!)>GhiKi}JDYAFe!&swHK%xXSlpV;THNRS
znK*2EzMH!wUFABZ8@$;*)moPS%;x(wibXZsCT__;nYGr%IgE!{Y~@-1;6ry7aUXKk
z@8p`M8|`O2^-PTSSvQ--M%8n&XNS*;49lrgyYTaQT=J6(ISNno3{P!ae^t0IMpF7}
zdd+*GPw{RHf8NG>&#P2F=Nb{EaNxJijJFo|CVbFyUspPz-0rn$p})TG)@c{zUawJ@
zRJ3}_<Ih@tMxGzN)l`H%bvn*W+v$38+4>f1B@v}l?gfQ8ny=TIJie6GIla-<Aar8U
z($KmW#vE%OrRZ;Q{V%z4$LpA#>baj<t`$9(-^03b%ML56>&~e+m$h_y&G3BK=KJd9
z%k*`d)6Qtr|8~#UGu~}+zH`EM+rPO_56}NmRe4!D{=DNBZKWsosy?rM`n&wD^9>>1
zlN^<ip6lAR9GN**-{e2nY`Ili)tKFO{kv|hHOvR!EX|qupwVD!goDKT2gy2uRy+I`
zn*H=Xqp28cBO)m%<6X41_>mK@wD<c5i<_FwO@n(D+W$VuD(fb6Yg@MddF?$GeEbiM
z)!lAAif9$KXm*(Ay4X_q<x;_SfvbOpKK2fcTcfkWNNb%%UZ#iBnM?bQa()q<;k?i&
zhE?aILgBAF0nSMxNjJFP_#fW;=iSxywZ7-p?R>lLc0{y~`WgLgRSyD16|6+k^p+KG
zHWr+f-FDVZ;YpNjcT4HBNLKay_4Dlb6jh$Am}?{B{d-r>p)$6_hFA&ncZ&m#8Sc&W
z(=xQa<eqSOMvD2g`uP0ct@HKMgV*hC54bIn8n7*75?`Qc!Q;!XPfy?XckZUT)7y+H
ze~Fy?H={E#B|cQHB5eIs^;6MPmZbANpAqoa@P(2LC%3W7*$w)BL5r4r5^4FPDl_BM
z&5(~yCLc~&TJGDCTzRfE>%xNy%^ATW-V+S7UwD12G@5sE_l(D%^D8oKBD|lSTYd8V
zn{eCBTF>5A>^$nc*K}8>?yF0dtwJwa7MCjCIsdrep<+S$bH1*&1#i~JZC&!_X~3yw
z_r5~6TXST%c4y1W1s*e~es<?V<J{=)Q+INwxhP(puyuZM;F=|(dzg>Czq51up1jvq
z%Re<=k1f9&#JAO7_y5B;#iylue3do@GW7?2efRG7d(Qq#8<gubD!P|TG3!{qn^&;8
z;>O0r(q}4?ud){kuD+XjM(XK$c6a@lJuCLSo}2Ie+j+_+`J9R`OZ(jei>}-JExEZP
zH~pESUi$Ke)mky^n&<yal3u5|zUr#~^uzAIA03_JzT&<Kk6Pa1*cN@et!2JDzi!)o
zn&IcNX$s|iQ_XjkYppM3-nm@3@ZmR6qce_rQRV95GZyUqyfwb<T&sRJ(;I%#SDr0G
z+NLi`doR8Bb<)Uv_3**uV_pxhEm*1G`5^6Z6>oN{!+WuL|DIcfx|mG5Q7N~+;%Gd#
zrG@<a@^k77cQ@UC{$%^UkH5Qi_CzeYSn+b{snWoi=N3uaTvl?~H2Kd=<NN70nODwl
z-S1VC^?TjM=chy0N4)i)HR<4|FGn^v+UBz4T~fYXY;!JtUt`hJnR$MS|E~t$d3|6{
z8K|T@p9o$rFQ(<oD=2VhV&1=i^*K=-i>@^F>MdL;;^?$s(F3(<zY64|LpMo2(%ReM
zvDD&F=&fts!E57pO}y;e;q1Z2qv$oQi|hW;qO-?CPF*Y#&g3}Q^IqlJ)k(peU5DIR
zw*0Bse|@P3m-o5Oe-|5gWCJQzU(deZ){*h{den=X%I92P&*pqy6~gyj=w1V>|H9CP
z*O;&ODB4%$$Q&y+xppt}$Svz<a-U41HeS+wQgCeL6y3TvC%1AIN~xEtb20S<yx#A$
zFW4-y{`)-JFBhj*yeV@Ev=U&l`BEZz_0Tk<_-<|ufvR=Kp6SlsP>?h?bq`n4w&XjN
zYmJr*WR#lgHgHTaP@Ql3XDQcu-KX#4KTm$Tb^CdZ>2?M0`|rB#=E(gmzrIrPd5go8
ztqGgI@m^KCc72QYe9IpOO$~<(4sp+q)#lHX-fF@0U8--&<hL`e)2Fa4-|}O39T(%F
zGk+TA6fUYeBy}x--+6k@qD>DgrZ<FlsT|lClH{NCZ?(^*Ri$U29_rTD<4!xTRXb;Y
z@sACziXV0q9{PG`=H?ggD<ZvD-gtYvoOSusdJ&W4pTg56W-C^nTf9?I#`Q&6!=vrr
zT{jroa53&yDt{)r@rdbzpM_FI$0h32>rPK-KC-9(-XSNA7C*NFTe~~a^J2EI?eVkS
z%wsg~b^NDOB2F*f+PYMnJF}_e>8DF2*Z)4q&RN>noov-MVM)=#H*@zYhAk4PsK}9i
zt!p>yiO!!*#y{`4dE8(XkDcZG^~l>hk86y~9v1A$Is9vX;q5jK^Lh0bdH;3YZ}a$N
zq<O3Q@R7#I8Rq-L)*CNz^?xpMsKI2`m!g2orINl8J1q?+f86nI@sqlq-XA%d;fhoK
zzPsgqDrL&g^!;u(+w05jxjtPM`6OAvv~;8VFV4(Y3m(n9w<+R?=+*<ww(Fwi{Qhtt
zYx&jPjg$4O_pFk?B==1H%@Ikp=Z)JYZ{5-?e^^FuhCqPe$*p24f1dAsr~f?NVy0KD
z&ZD@;`?RKW@Yyj}Pn{r>*3}?ds`)|j_z|yu4Qc0<Tr0jW;fh++bkAe*<)!vq$!|qM
zUd%C?`SpEo)B9grqxQ|YUbm{<x9W}Jp{`jL)>&mY|C|wi^8Jje&6HQ6EnJZ~sh5}e
zKB*Phv|RB(`pj<5H(X1n$?X5fs;}`pt|0N}qvv+)k9wy5|Mc&_1oKgiElZhyedCw^
z?Na%sGyRlzeof%dXX5)}_$J6Nxt;9PIa4G4tz7BfRYtFWJ$7Z=zv=nr^eJ9}ayyS7
z(zE~gNPNou>ih3M1qin<TBl#{`)+}o^k>QC1?PIY4qh-kw5uUsy4lVC@PlF%Mc-w2
zIv2I`%l&ISRF!aF@tc@j;kSi*+?G16f0eju>)bi#8V_Ac`L=t<<%9q7nd`qjHl2Os
zUrzGn8s7ZNBK(to3a+22T>CU%Zuj<@)Q_(|-JhoKoB45b*m{lpim$6b_T}ov|2h>O
z^yc7Ep8Vp;o7Fh?p8a+~py9i|LsQtMzIV)pK2dAkKQoA0_7@)b_=lCdu(qK(IVA1L
zH^IWwk2#;|XeiI#HrblX-e`;PQRAJBJ$H)_+C0xXd`vg>v71d=Ptv<%k{?yh&a+-_
zQoLXB*6)C}<!5L4UzF*c(RQ<u)iM6s@{iXw81HvaznFX1@L;9-qx~&WsyV&Z%xgKT
zGLoNZ>&`Qtyz}wPY3~D1=3Z?2`NXnl4)bsSUzgg=Pk;JfrD`2yk`ZLNA>aOCd0x<M
z7SF{op|gU@<*frm(tNb+-^G9L_IQ5(S4i{!cDvhdvrdX_JGm!@sqTo-{NBKc(k2Jg
zHXW#yIu%tNx^Cj7)@_*~%o=$wTizB1^T-@ff0%z@-J#$phmNIxKWX=Gw|`%HKO?<(
z{tj`c@I^+yiw;axlQfIzR{Sw1FDZI;`O|CQbwzy6pmyq(l&31W=I@Uz3l5m@q}5>M
zhaa97<;y15axQ%^t0_iRAuso^ZHjvx_gABv6TS<5&3d|m%YToUkq1Z9LRX;`0{nU=
z&Y7!LJWtnia!9HBB%#}-Cfsi39rEYgy`Kvb)+R3Jx-fOc@;Pgi(*!ympIel3)4lG9
zi9{1u|B)$`Rp%O0lcs(QikE-*c24nmCAS)*se9QbWecoc;bil8-o49_Y2Ok&4=bs1
z+P1M;wuc?M!B(Esx^&4Z&%@u+A62fdG(X_=zR{_Q$yj1PPxiw@JEv@Hbv!H~Gx^Y7
zr!|~EYgHcdU3eb&**YXaX^R#wgZ_iKcoUTwuZmiB{*3f*R@7drw%6Ey>NNemFJ66m
zDsHcz?lx!Rdxw{eoqQ2dVyj;oaLs(3FsG7N{uEc+h1+p!ce&ZGo5`eMe{6kwrt*=D
zouN|Zf0V9v2pss)wKZ_!nmCuIjBA@B>sw0LL>n#NEZ->h(aYc+=fZn?xKEd?p7P37
z^7s)oH>pdBXLc>mvw!NiVGie}^7r#L)x5lP>8#`I+9z&b`M<c{uywoPev4H;)z+x=
zxu%l8hQ+qbD-(94Hf{NQd6M<RjRMno)sr|Luvf4j4wnpHVab=i<x{X0_oaTXkh(X*
zGb+qFRcGYhK4rIV;X<C>8&=JK^FlLL<tjgK80)Q=#hpzeO(BX-2M>QwKB+I1_efMB
z+u&tX<eAxP->JJTTE+A^&q?+Ek7ee{H8MK$|NluBD3MhEefsKVy;$|P8XEECe|w*9
zx*7iDK&<_99(l7RXYM<v-c4UO_i?$xzrvHZG&ebx=6y=Jb(*oL-;FbKRifh6eKsB*
zvzA?5=4ZZu>G;V{enmEQX|FGfme#-cZ}#k8wZBcsy4m{|{kixv-H30B^tnd`_dCwN
z3_CxWiGyLq&b)Op)do{J8h5g^Pmj}QkF+(tz&LMXz0CYQ2V}0TUn*JA7O`?iM4{G-
zdGC)-?0gllv1>QmI@SFvbzbMHz1(5&ps_-<ndfch!Kt4*4@>!|c$s#}-YBYO|Glr@
z#*XpT-?I<gXD{^KGVxT~o#X>)aW?h;Qm0R!X`KF8GV^&tsB>=nsdsmGKV~%K$>w>g
z{y9-6&yf9jeBs5rNftK@Pciow*<Jj&F<B%wLqB~@)YJ=ma%Fbyn0YEi%aJSNnZv3-
zZXD|r&cv`z4!*j2(MR`RwrstpoEMp!A3veO$o7AE(9BQMqTg%9|9)1wa+_KHw>d`Q
zths+$xE(Yr&Xr!gt-j=Ld9sah2dl!ur9JnQ40eC`VKK2||Ah;+Ar09Ii7me+3=|w5
z{r~6ezImUR<Bg5K3+8R+@D?e^xKLW*UN`5E@(H!L^>;Sz`*U5jn^QSg+kbuSvOT}o
z-Cs1fOk~qHi8(FV3w)j%8f-ZBY|fR<Z2=r#GJe%Et37($Gt>47+gFDF4~_C49{O-b
z?UwzqhsTo7Tt8LPd|~y^Czt2$P4cv~F^OB2e5CMA@X6LJ<&w3!Tt^Fg;$NTM8a^+U
z@9mA_zYa0~D9?BvR?y_6vgY|2xhVnvR{ej~I%QI-#Ur)+C2LQ*C+a%Sf5ex_6Zm4U
z=$x{*duN$GtrNFrWB(ZX_`1c<>9-gB7Y(2Opm5iu=B~3hgBZgm+I4;ZzIgr*o#!`X
zne<o7Oei~&EoGi^<JG*k50dWsmcH*X?t37c%)e&gTG8%StI0yg|K2N1J5cjrR>b1A
zN3jQwnj~_YP1?P%@=egh8`ZDOf7*AQI#RstJ)4jHgB53&+1plYInQFOJXW}?><>%w
zPW8u6%{O`FZv50!WBhS#ekK3ei~y5c?el$&>bpaeK9u%+s{}V*A)7rdIVbfC9DDU@
zo&x72rtKxFU0&CYRlA>jSnI-UzOO~a#p|i7xP9-%mdW4jbdQQ@Tv(NoRB|M-)%_hm
z@22>9`C$gLB9do6nW@HNY1yGv(II?Yw94s#s$t9q+1o2#p51VQbGpd%R5x8MGYwI<
z?Q5f&Tzd-o=DG{oDBiPt-emdo4$tj!27zBKpDHg%)z6RlUNS{q_uag@+KZLXgMF9t
zo_DIRoFu%J*Yh%Wf~m^sKWg{co~@pGBCEhiT(~{EqowC~rNlI2PBk}H3kg@-8(TXC
zmZx&OnWNSlpu9NrMd-#8oDcuxE|2ApUv0@`AdrwUf1?v;*uB*bM;}R~PTMfwV3L&c
z+Nb{9-<BQaW_sCDdecD6b?Uk^$~<#_r#v`dV5#3|^!=p3!dFqB**Fs?Hy+nImd>g#
z9+!B!JM7-4$m7*Q3%6=rsPYMzCUL)T$`OvPKTp=M6*`=ou~no+?ew(?ax>R`zuCG*
zO+oB_z&y3ZbNr4wFMFPN^3cyz0q;8VlV5UW?>=eenPzN}@x}1mR}YDK&%Has&5p!~
zJkm)}ymYMT>;>MHfd@Ues^>4)e{Q(ufcBikOwP*06^DEj5A6|fI9}DgytFUs<4RWs
zwu|!<E10;BSyrBUQ*_Vr@lzkZU|HGs8uI^t-F>?J{vYoreX#-C@(w;W+9qi^=jWyM
z7B^2;`K8@Sj(TqD=dxMcPAf`pVw~B>a5mjPGukVXEtBo|Cw40^*T3x5*Lz=ey;{gk
zg=gRAx%pH3{~bOaxNO6Z?ZpcEuNOU9*OcGbYgiC|;fn9W3yl-2{Y?`5o>_KY{@e1Z
z<dLIcXYGv(;&n$PwAo($G)lBzCH;8!qz|kA-+g_m_V(${;_zgi<4HcZpY{8?HcC5X
ztckO{&hb#|c|j+8Mb(OVX^Aa~y-X!Xo<5jt;(UG{yGT@t3*)lxPq(=KaJ`%<e1H3n
z_}aF=3pbcBx{C)d-2KS3e8==1<%ediesDRH)hywXTCec@y|w~LGk?VK1PH7WndFtW
z_nB1I-L3M@0Vfp?b{|w*pMCt7Rb9OK{X+kryY*|8vy(SJO0Smw(&ATiLs2oN?V|4?
zjR*6tRzH%tTD#O(>&f1BzA2I+HoO0v(iYhB`@@@>u2oUafd%R3XT+_m{`WQYaNpn5
zb8~Kf43J&Sd)Tm<o6kw2>o=$G;SY!Y1?)_#JP=&aZoA<6Dbuh?##_Rg5A&Me3HbNs
z{Qo6igy(Iodwcn5v;02|cAfXW9$8wm7^jQ1)br+5y-M?ce{P;t&4-8r|K<q~d#zWV
z*jB^&rR!hFf^GTtJJV~cW?JW`-P}^BKCeh5`Pv%c)FA(fzpu}B5AoVmxAy6_d6KE`
zpS(<!d;0SK&g<%7^Q31zay-3yny%LVPwxBu9b0OjZvOwnQtR;B)I85SUD*qs^?7zT
z@LmsIaJ;mv{zEwHV~Kg^`D-4mKRwa8wrA(&n(xx_sq-i7XSAQFKZDCmGHz1yvV$ix
zLs(<?Pjt5EzvDEq<JqSh$^BD!&)YcnT`Bmme{JRp8QUG4RvSC(8mfO!k?}5=v#K^$
z!gPsnwp?}71^fPlhHqWmJZ|Tr_R4&cEAL^G_~_yysPrlLdX!c)Z`?WOsK@(y84s+#
z>z!m)@$}!McWWQzSiU~i`zSNmO+xae`W?QAiw$jt^=hg;rwuRk{gIH^UbRfNM*Yj=
zZNZ#D1{e0!oSCq>Vt!3wY|@)~oA@*5`9;N>hVVvIO)h>Uczl&mPDz7*<$B#pUHi&w
z{|;R>vKL)bapcFEjeV<Yo=b!XnTl-u{^P1f+LL*fd6%Y1ah%(1#FdyndyDG3(52Bo
z!YdDy8JYb~yIbQDCoXk0g41puXg_AL9MkeGmy`up6@DtczVrse?!fGoTCOh)Z*Or-
zj^HsfaC&T?8}G3~EJH=5HNVqA_hm%qWEYo*n}kH7MP!87PkO0t(oEJWU3y=@O|!wJ
zV?v|X8Wq2(F&Yzmf*hL+ZZ2EzCB52U&iON*uf)^dRI_sB1;v^CyY9WUXRVmJ(1t)8
zHD#Vt4XRJ(+NI|hw!A!gJ!a}721)k+nlW1+6kga=`tqoF!BtDmD~4(hHq?J#w@K{v
z%CIQi!$uN^Uu-$EI>U6LkM32QCWUpPL9M5g*rx58dwi$yvE%RWxXu>%dy#=@*|8Zu
z9CFEWCzB0w7#R;Z+X;VLTykp9ocV^2j?LJ9@W+;jsLs>OBBCJ`EKKL4R>bUB7Zb41
zD8=#U(yDth@;&#zc0O+}YwZ5sn#oee5xI8N`p}yncUnAW6%ebkwe7Q97;-Ol@*h$D
zqCR%>(?1TC>^NE@{JA`9(=IRfRG~)=V)d(UYreSYA6hrJ!z)d@GSqgBFy{fwpS8+~
z4xcq%Td)3->>1k}v@7}gI*nqF7EhyX3Qaq5^(Id9<_=jQ!WFE(R@^sD<(T@!P_`NS
zD%{xCGOU>Hzm!e!wt($ad*`D;CI`3G%=>+mTlkphrz6d_EoFa?$=9|`ke)J6wAiAi
zL^;t*_G#_=-~CTs^E`bcab4|aw8^7)8)UsZgg;EG&C(0HtIr|CkgxPaFOK)asaS0p
zQ&AsPlQpb0ZxxT#3toHN{%)rv>y^J1i|&;DwoNtnI&sPPoR?hF?ehgwq>RiA%cr*O
zT2~d^+`Wh|`^CbYf*)RnHTqcW;N#pW!rQR(i^H97f7C?}{r9?eB;KY(o&WET>+|Q8
zdroP6qJMFlf!tem^@i0ij-Hq_#ePMQc&?Mbz~-;I1}mB-ZfSnFtCq?9SYoB)z3)K@
zj@;GUd8^XC&6(}C&^u<@xlV1aq`5uO>sKFT&eHy)KlhXC<8?<ZqSjVtCH#n}yjQBP
zXTI+PYpT}HaOH~7ma`@WmkV~uT9;4#{cgYc!fD*%=QU@Wy<cKu_0#OZL4&vD$!GoV
ziHm-)*<!HMZckfd_G&p(JMECG0@5rtYT3CPCO`RC@$7sN-@`jDb;oZ!d!;MbE_%WA
zSB}c`_s#M@yr=A4*V3|e!uI9tB|VouL~qOOcVbmIwadOet@msDG>KDLo`sV?fA#V5
zK5{&f+slFd*1^D+CqjOOoRnDV(0yu)yEsp9(*EX2@5(1lFT3|s+<n0twduK%a#O@~
zejnd?ovVIxdeGFfww}A)`@dXvkKR)*#wW2v>2{ortue=Mp=(lEWp8iwyO;FXOq1I)
zL!`>keA2@Ho914>OwJWaDY#r<l6@CmFH&{%{9~QJuRqR+?N0c2@9X&~kup_(-dsPt
zS$z8cO+}G64@)?04pcMGy%$>dGrWHBmJ4O#mUE{~<J+I8dq&^z&H24g{#X=gdL;;K
z`?$QVG&oPLHLU-_LFMG9pX2viJ`U8J`(cO6#DcwlrGIrToUrM45dV4kPuKTcncMP0
zZ&ssWI_Ew4XUBKyz1gj7lA`MA{2;*g20wF)`m#mRxkrQj+byjaXU+TIGnHL$^@k&?
z5B&SM{`#HQA3uBuaV`BOEWPjCDy~m~K1bX?^0WRq*Dj~~{oa3rCCjC3bh9Qm?>xA0
zh31{?sV4WOLMP6NIhK~O;`gcA*S1Z1_dMH=sD5w!>yfnQyxJRMw$2_+haRUOQNF;V
z+d>tVIBv~#&zkL}eCSH~wkPWU%l~~-U+c@mJpD{GcaPNXyM{|ldJDeDJwN2UExY^K
ziyi4pmCeGQ3LTSkdvs&z;?g<aUM{@$$;&-Se4X{qezT*?!9DzU;2!>yCs&m(3uN8B
zmXo(Fqj`pjh{CoMo#}6WaO}@XTKh!NFeia?TGMq-r-~p!)k%5H9jyXC;ubBjIHvvG
zYl8N}pcyMooRXgL_Er}jR8O?&chFf?65P3fCF{}733|7S=LiV4bn3OtlDVR`F=$6G
zLvr;_<MUoez6wc1J*#m`c(eU(b^W=|4;EUn?+CFiUK|x;d*6NaZm~~-+`I<LqRf)r
ztQ<mIuJM|09>~1yG~7}!uP02uSVU;YIg2cgo(%~Ps-i_IDi75(=q2quenBC1lUic`
z<!3JpdN|ycD_w1Qp#IZbXTdRL<(S8k3nFqYW*iDvKh%-P9yL2eB->Q#+1VRB;ywSA
zV`BAgq(3|KyhTQ9r=eb|_jRA6XN}H8-HA?}_vQ53Eu8{yYNKR-^2J3we|+PK(v~%g
zofDlLS8?SVm?h-h7yR_qtJC;UU!91><T?7m-z`P0Sxj1)_A>BAte^IL+MUw(wOg!L
z#`tbs`dhwA<GH$S%#IavYOlSD2r8dspBmxD!csWFOy{h0&DOP(TR2a?c#v{PIZiMA
z%>~*0lS3{r%j-D$oi!_1dFaCWuLV-q)Y*;Wz2AvH^;vr5@5DB(X6xdQCTniRehgTs
zHPzF-y&*nl>4|xB@0|U&@s#|jI9u76KZUY8!ef$ZxLDS?ieAp$xv6CPa-}^P*>*R6
z|9^D8<GuRyR@2wEyO!E~ezGkj-S}Wt&KH5Mqa5w}_x$=?-76nQ*KI6m*1j#cL#^D$
zuT@u6^txq}>rsY(R)W`O*SS3O@jbfk(S-Y}*F?=cBcswQUHVV`v~sZebn&|%CKX9O
zbjv@`RDbTF?ZzT|+vK>PLJRH7&%NqgBsAyIN(qe$eVH!~T*p?JIv)EK-uQ_{G0Dl{
zLihT<lRkS|_H9x#KDqaENriLh^E0!;z6Itu>SyqZhdx~GWvv_5Dm2SDgELp^(}G)3
z8~u;okCAcl`Szak+k4LsYR{DvfA}x=IB3*0*<&SN?)@M>8JmXhDOO#lBO-gQKkC~4
zKdSQ2ME6s%{B|=cXS}}Hm%2|{zgLt&_xM^v1$L=p|4#3b-0j9^#?fz}|8k9m@QiT9
zn|F5J{rzD9tNX>bA1f^MKi-u&Qhd&K`<^FL*Xzaqdy{@*^^L<fvNPtgdu>|~;8~t_
zc2->6?_cIq{cHYAmPy*x{O#s(3C2n1J$9e-U*EGcdh!lCg`A4Kjyt`cZ<JS`UfIF-
zAT%U1urhL6M%>R6?fYbw7JQy|_Gxqdcg15p6B{h8?*DDEbM<gFym(^c+zGnJSGOP8
zbZ=hxHE+=aW<1if&EBl3I3Dq9<-Y5;ce6Y9?pUx?CSUB~(P}<9pSrX^5)Xq#)78Jt
z%X#c4vaEXD4yA%C++vH4i`R*>9uWUw((<U_-_F&iZr}U$ujsxl{}lbYztSRaBz)qQ
z-S<8ny5p$6^QNtjGw+tqwK<<VrMWCvbiz)RJ5x7yMC-+zSood2J$wGV|2YTwjtgo=
z#E5(Takm%qH`Gex`h7gr&d;N8)mM`q(Y}-Ixq9y29@;fCW-tAIQ=jRyE$i8>MO)<W
zCfonGWhS%y^MpP_{lw|7(r;#+V~ldJ@BA`B?vwG6svj|?(~72Vxy?6sMeOfA=P#|1
zo76JZ{FvHbVZC>8y#95{F<Q4pFKheUIQdff!{g(}nymkLB$^8RvfO+qSuEOP-^zj>
zalSpqZ>|?O748Z;&-F~=zQdI#S)9xtmCxSfzk6$|e5~^GQwx@sSM}S9L@!l0*kJj8
zwetBrN1mTx=rt2zo18tvweU{e`h`3mjCVd90vDNm;3Bi<`88hKs!0{u=4waQ3t9i4
zuHjc8zE(%kIVZq8x3pHhrNLLmNa<t1l;#gD>po`3teN&CV%ra2j>+E-{}8ECUh?yD
z0>iq}7yD{kBSMtcZBTzY!7$`gQvas~UKVd7J5O$OxGm9oWO0>pO4G^yhR8WOQ+R9*
zEt{o}3q@%k4n1g+n80x<eWH(D^|37xGq?6=-q3ha8P_{4aOx^sl`Olxb+K9kl6@(k
zvXYj)40F_LGQBkGAw!$9<=&7y=NYDAUa$A3{9~E4nCXka$*a~Hx~t2xw9@@f1PJ9l
z?mvHVL*d`33o_FUF3p-}9PmJ-ZMv`0nd4f?fn7PX|0mmC6=pPvS>5R**r>W8G_qi0
z%{hzgsj}B&*c3KSkJoT+@%i0ziu3hK^%MWK)?ZnrF2|r;mntFX5E>JcZRf7gUwXbc
zT0;M=b^9D)*WHg6$QURx+uUjUkl?x`u+@8BkU`MHg4(lzldNYke|~YepXFYx%7fX5
zQ=aaqJEs!){fyNqrt{}JKPYoNILsl>DSRc=QF>kCp4xrvJ8wNW;d@}ST1#_c)Sp=6
z#0B4*e*cv@+GiGJ(XX8Ty<>6R@juPy8}}!=Nijw&F7ObVHS;&qqu=$veqBxVvVJJN
zS^wdl6_cN4$N#UYJS`m;zs%^bD)+N#?elAP)x5L5@4g|}Vr{kH8?JK^ClnQzs$ERu
zPYc{!w{DTwifPX)ZtO6Sl=u~PzOCctNyq7j)<|ymt!BwdP`DHM-jU_Fowwv-m8W-9
zucjpATP94?nD%xG|91UbW<AQg+qS6|NVam%{a&RV<M&>`{Y%`#og#fT_2Qk^%abDK
z?<(>9d9Jy9>is7&lj`;su89>jh>4GSl2#ZYQ>?GOVwK2`<n}-J1y)r|_C9cD>x0Pe
z2SRkdY<}+NfA7x8y}vii;#b-u=X}sX#<SH?+Ktm>;*EU~t6#|$UB8twcX8K>9dE-f
zdS&0=c(3SSX=uRA*6G)TE}YAM_-eEF^G3<kgH1<Mudd3Q^x*p>`^{_b)V^mHyd?T3
zlxKHnO{6maM;+$}{6FN*@4o!>>N&+li$$yr&v@Jke#zHc%J}E_rYP22#`fEJS+#1#
zW-2;UF6!^}>^~oPh^76c?Ux7l%lE&Qt+@Xot9i28^!iuD^VR2+$#-3De6adZ&bb?x
zZu>3|3OE^m%J8#~^^ROq(_+)$Gc8MMWVOPkoMAlQb9K{;XEL=PoaObd$JVlT-E)>S
zFTHq#?FIXelXsp6->doGc=*9Rf#MmQHR^$zerMPOc?XE_O5fgCTF$lS%q-K^-xgP9
z7Fx|)U{a9NK5w1E^z+Vj+uu6O<bC^l`BdRN&dHC;ogS3sr}6GAK6F}f&*a62uZr0O
zT5}%#z4!kA!$mCbCqB-ayrFylx@L2Bb_sS9J1!Nkj#GCS5-+Y?$C>-JXM4Bdku|ZK
z*U2!kJNY*xe)aKqzCd`3^4qCS-mcHi$GfoZa(%kdUGB->Jx1C0nm&CA&i3Zcm6ug1
zfBu8#8dE>t8c*ps<C4>pejMNZaSHETjm_!jb-6X#_X++|*X=HEfB!aSW}NAP>B)ut
zs}7iKR`_IBsP-^vQU9Lq^uzb>cJEsv{*UwBZ4P$R$BrdWv<^$%>(Q8Sug5W1=$*7w
z*!S9snjgGxjSICGrt-J7?c8p<JM`9@*tVyVa<-oQb3T;S?wR}llGil{y{PNwJX86X
z+s21J^jM)j{mJ5m*Xxc(EZV~~@q*!e(d9p0SuDJ|u63?uX=Yr{@;%#&X8&>9b??%u
ziL2aFd`{@woovqZh|-zl)3ClQCUcr`fvyZM<I8u2vsP?4dBK0bpYsDtp2pztmyOaB
zYEFeE3vagfy%rpP;qSaIlRpwcPtr`69Dh6KjpVmw^O!x`OmyTFzH9Fns_qQcu@~}*
zZWIi2YM!7ec(_#2(LnOjZdH$|5>I`bJv_uj_;TEtVmRmWEH;vh4pViQux!4}9Jl$V
z(Q5vert{4HCQzncxnMENicVuusd-GCa}s@@*`Mf;Jub55j?t5t_Mi8^zfe}Z)90V~
zZO`X(y2a1WXkAX5(2^%(DO$P3<n)0x3~BQPy;Qa^&TW~yUsNV0`G~;%t1@moU-cMk
z={$6sw#UxR>D85$mshlHRw%qvm3b!qhC}Nz<s+-D)pbAQ9tfWCd`d;@xwi5Q30C)o
zN00o!Q2VZ1;V^qE-(J<QuHuD3d%K>8Dujr{+;2%bS<$l8d)4#9z0c=VEI*KQqx*j5
z*<#;YTjw$EQOW+iCr+pJoIt_9V~e!*h_WnlP*S+K{NvBQ#k{UYJMC*WUFuss=d*l<
zf8wUOg_2IjiW5Q$k6Cs~>pneGe7-MrxAZe>QSUFU&*w`&v|XnvX;Azv@^FKQ#^DWX
zyIKyU#B7sz@}}w68fW%6@%XA)HIl~`7^&nfWnj|3e(-`rVshW)or+aGI`uiuC)EYh
ze}24ii|?BA(z8;GZ?<eIbg!>`&}Tg(KltU$tqWu<wk)4B$8x{TuH5{YPM3Zaew?`R
z7`Mm%&R+I1XO4N>E}v-$d83;rc(5&OYQ`hoFShl!PX4U8yZ@*8Qx3(_`#+C~ADFF~
z`cd+^>kBEzgEx1+FZ{4)Z_MYW*QcJWH1?P_Kdfrmw<$)Gmwc`)-pqbxx#5>p%^R!_
z^91MiZxzcAQK_!hmAKgdy!X<JmfTl~#U`ArCh8n68(r2VrmUUuEYxVXX8IlDweL3O
zIZq6zs(U-VejiW6^)Q3my$bIV4_xI?ew*R8aPFMuB<Jpo`=zBdTJ~-AzRwRNXrGrn
zlv*(>-6%7}!tG!~v-^q92eJ(u9J!r2bYp8Dd*|sSbDWI-e{H*#jp&!7jK|hqkSj2|
zW>y^@ll`E0&5cVQA5NQQI8U78lyP;r{ok3NUY@VJHT$%Tlg|3RpFVwJum8}VdV5|i
z$I%BOxwC{Va*th+U-O>v)a7n{t_3$Uqu#xYlX~R6e&t=S&b#poLcW!*l{+?%dEev%
ze`TXR)7qE4aJ_otk+GI~lh<O8g6QiUJCaY_jZ9zH$9PDqcKe;m^qXBxmwdPGH8WSA
zRB|pUQQ@1qm^IV)fQ;#J9tDASzN^}9yZ=Cr|Ac7FGEEJw^?z2*_fg$c9Jp&<WtQ{2
z>Gv}JzCY&tTEfj@<Mj^#+({V@Mt>^jWYxF#f14g@ygdDo+>e!}ceAE*=9g`aFy`gi
zteKm8BS-q!ZcUK@35M;)7V{=gQ|Zt$cw(P^xV>e1>h%iU%_r*C+E21xwK%Zi;m_-F
zp>od~ZkS3a^#x}7RXyID+5i7Z)}!h_MPI~coakP{dnb9ucT4ek;oEZV_7#Pn%HQ|=
z?bB1)>z1r-eDK7OU;Amo>qIWeFI6E2|J6R7xYhbp)6&l$xu(gq?VYtqSbAPmc-4&O
zQ&yh#{=Vg?hVzA*Q#s|UY!*j&&gYl8#c%U{TIA;RX)jxTxiu#4ICs=A)GnsiU31@|
zrv)ViN|w63w>0V`Up_4MeDyrPXVw<Q-iNQ(Y~6F^RE75m{=X-u$NB%z?cm<)(a2nM
z_}_E!eNppjl58v5r6!kYtvPyh&+`734U1!1w_jT3F3ht3r{AyVxw+5QeZ1+!8>xQ%
z%<rFzi=wx8@n21yu6AYfk{IcG);Y^x9@yLabJa5s6=A!#4H+)2<|bF<THKT8t;<@Z
za%rMmVu6f|&$~c3X0Z=9^XEntH2Cek|L?DkJ+J+PWpAe6dA#?|<B}bn%v%#@dj)4c
z1n+*oEMQSORqnv518>+u|E(xF$h*qbWzpk&(HX0^x(6Ky%Z=fGJE7u4$DJ#6PsGg2
zh1Mxsg)E!LtMBZmU-x|4^qpakj1||nnt82M$*Gf1o0X;*#HB7EDaF0e@AlL$N0`p|
zny%b$DE7kLM(i7_asDx;l>&<m(q9K25K$6*;-0W0dB<w@#20NLD{Um2YmQxNHO;#l
zV06s%=8{AfwUdj*u6?_v{POULEPgB5L$mJiI|qL}t=Jg#N8ne8-z9e8H;xJsjpi%Y
zzxSwo(y6||fq(Lv-7<+Op^^I&Yj5sJu6~v@@8VJMIHz^z*A)G@@Q`Eb$884e!bhJ9
zw6(W9*u=K>$!d*=6CPiuRNUR^60yWK@kQo?s`xXWN)?=p!lzXZZRNSMhyDDH30t=)
zx%jmd@66ItG*Vf6U{V@u#0e9_KgxkEN0i?OI%Zs3y(mCP<M5dZdDSMiEq%vtAMs~V
zxaAYbu-70$FIZIl1OrR$v9HPJ9(%>wEq|j{_d)y4b(@b7tNbOazT8O8&I;9^YOM3%
zdQ7QmulBSLTym_7AAJnu4-RLs=?UcL_gb)>BUscVaLT_>rdS@`nMVHSZ9V_jd|NtQ
zpWjOP+O78z(|VH*7T1ZEZM<N-ZkjN2>d849jY`iQ+LZUc;O4%k4v|&YW-gt7I9+_v
z2N{P>gL;PjVP*Z#=V)BW{P-pR>x5Ma*Y<RCCeB%RdHbpvM{SPCAJ&{Ix@?=jp7pnH
z)3et{`#fxnV_BBDH2IgD+y*8&R;FWoQ}3>c)_1zmXm`$uQ9t%cB*%+s%=LFy$4N?9
z9M=*FsLi{7uju*R?^9eOmhE2SU@`TObc3S>-=ywMiI3;KVegh)6S0q_b<1p9*Gaz@
zHa{_b$arvf@ujYqJ=4z2552W9tN!in`})5FtEL5+Nt|t170$7-WohnBmmLy6>{(l1
z-YMpYoMSX~g73$5GYvK=r!w$A{T%me(S@F>7pb8vza@{y|NGj$c*@N6Q);xo@0oD*
z)Vga*ZXHp7LOaC1&sllzc!jd7(6guMg`0VIbY!as2v|v+7m#Z#6tU*^TOpDiurcZ0
z^nD*|bxvytRKzdd@HvP3wfTzMJTV40YmD54`LC47Z<+Z1lKYAPr_j(FmA<M!|GxTs
zUMqcmrCRl@Q}rpI9;ACFw!gh?Hr3SMHnvPa>{|Cj*I8+Gi%Q&Qr2B2zn)`T}k=-9t
ztrl6whcETaYu{HtJ$E~QJsZ#G))%J@w$}goqVBxI`u46H&Mifa-t$V0IquA<c8YBD
zS+&TO<LK=(>HNhZD|+1(7Kdfn#GN}Z*}VMRoEA$ti<&K3MSY%ej`M$i+x+e3^D|Rx
zx78i)lj>5Hb)F&bkZ9XBX;nkzg9Cx@?4zb`zm@$f@W!39Umva4y%_T;*jfB;x0a<=
zMvravrXaaq<9o9Wbk{x4Xnqs_z5no`D*m;1_mpz)bZy^s^(p&4k(8rT#kho4JotI>
zTZqw{!+#%Y3v#?^UAS-GoAlo5?e|O5Er0LXoXjHSbaG<<i^3}n7rK`Jl6Zc2F3WW5
z4<B~^_mk*a6?AxW?uA>C8cEXM0xXvA-R+aM_jrJYx^S3f`nx8heYMq@wKc}){TlOq
zlI26}<{eD=B+6#$vbQg|>e-H`2ek|z-aZh*9NJRy(y~7J^~%{z)qDNz9?udl3htl!
zRz{)vA?uU}?bEh&T$k|D+yCOvrZiqxi9_5kZm05bn6BEX_DxZLdE)*jyJ~#v9{#^n
zX{dGY$T5*4`#J67o*fonH~+~E!=uJW_gePceElvmucO>Fx8v~Ce%Eg&>K67Mt6SZ6
z)k?o|`s2QsgS86+ziqs7@co-$*HfqFGPX1qF6it2KY97o@^AX{B-iQ0Nrhf$U_Y-Z
zW5r%@{^73+FF{*GpM$rE=6RY&&2YNs-JxKVSTOab`o`cSrPxntn!+wcJ?ll^?UBhA
z((i0=s{59=qmyZkn7)KVOXsb1*40gxS7PKj#qa;}SiF|=QJ`ej+vq0IrEW@sPKv?a
z*SGj|^Z34=b>`gZw#OP*ZW%Dz&WYJ4sC~<)<#=Yq5|y5gX#rmhyM<RgNmyv)awKR&
z?h*fJ$6U>M^8EQc%_cwP(vp`?E1hec?KiX6>CwZ9YA3B%*dDq5UHI_2t=9tdTkF>@
z4)V42J0{P+K*ILNiN&d3C0AQy<Z~|6kFLxszqu>hy4YY#w{dKMm)_nNLL!U)ZIbl&
z-^1f`>f5V7TE?dwD-8S+l_wj;EZ|<f^3cXsiDQC&p}&NL)J`5-mF37fRiIe1Xdheh
zYztrOFv~jK28G4fy_S|GbSz@2>nMC;Qt|B7!|q?48-rRWnoiKL^r-5M@oGI5@z2ux
z$hR~76V}d@PI<^7IseS}luwga6|4-<+;{TPk)vWQr^G(Z-s9+9bC&avuv7JAOXEij
zs@b;Uo^2}w%-mL-R5&$9&Zt##D*x)&M}NG%A${gfOMR>5Va1%_g@OJKT*eQky>xjY
zoGn_WzK3UWKuqe1S5|L(+|_jW*wy}M<)l8UncPzOY<-iS47<a*-s)MC!;NyYvLkIL
zyFAFZi3wZyWlp7<oHom!zb!9T=zRZD;@+^m;i$mFh|rlr^Vim-h^~C4>%F4gdPb_y
zI@2%B{{p7n>8`rMC!|&Wzqx<PXTf>vcYUkW{88{Zcl&fk9>!_xd9DF7t!lLnotm<#
zE;hd9t`-mfw3{*#H+>u@Do#3me8=@a=FfK(9hDR`*>{d{W?O&ePZJ-v*DI4vO*AV*
zda}4X{}|Qs|H?gXTy#@aykKkF)B@*gJ{K3X+m>J7`@P8E$*nie+Kn#*h24dJ9Z~F)
z-u^b>-J{;uD~=a0+4F6AT$o$`*YIqEAMgE*f0l)IDA%X_U)VCy)0k&s$^Kc<;jDdH
ze^QQ0EPk<Wm7FsF{Kq@D+HSmPnI*!x?BQLd7@w!{s`s^Ws`xgiM=V~`&T`WC;C_kh
zAGw*20{p&x-=H{sF|*`l6&*k4!_#)I|Gk^-<kX_GN1soTTr<;TBm4PliKnigKh$N<
z_UY?4KmGJM8z&W~lpR}P;34O^s`qo;o@sIhJEnx(J9=<QRbZQY)akwa_A_fFd!r0<
zG#fVE=L^V+f4JwYfUQ|q-2XE6BYT`@OExD)zv{g9_;WyD=7J9^zVW>5t>EC1JkjPG
zecFHDuilV9IlAHZKQM(&XXl-HY1jKDOT8X=w+g-wb$YAb?Kb;@-t{F~MO*7dtr}N4
zP28aS%YRel;hy<ThG%T&w3+s8cx7c3{_N#trPj+v`4{9eRKK@AXKlahyzc#yPZtjN
zPhBjNw3^xc`Mn$KznoZJ6L)Fm^W3mMD{9h}&RqWVV6#R1%5$kZ?o>SP=8T=^b@E-^
zw;1=#)cZV}#gy5P8MsaGzP@1dr9xW<El#OZZI<pU7MG?~a>|{meqX84)+(C5Zb{Lt
zE+h8Cv*pgFo8|G}fAQi-!l5d&;1$ZJwoO=ecXHq_M%KsI7O%Uc__ti1)4lRY3#02&
z)7L8X6J~I0zUwrXpK<mWbNY*?Oo!TMuY9zj@UU^J`O?k0>lEHzc#z`pfqUI<wkj*G
zdWnMq8>YXi+PjWn_kqHzwWbd*uC!3=UuYiKYOQwYe#?887wcZ1*Lw25Q!D%9osIjh
z#;~9Ju{Qf@{61m(z0>ykCZFOtV`k#{hiR>Ged1T<nlrz5&07>Ox%$-aBY|~a^rEU9
zc1`%2cVOEkwrK9I6nifBcy&_=hs#UtKV{B88)dAJaJuZ&F^j)eyp7LoSo|WF9+zDv
zpee{>IeCJ%Ps;nFX)<jSchr5$y?Z<F>aK-%U%t6%&?Dehr^2k5VRS`ju8LB9QS7{F
z1%i^kkMq9@xt{I1FhO0>NJ!%LgcJ`B)pJJEy%Kk9|G4Lh&7qZN&h9J9t~Hw{!0CJ0
zW9O5mNP&6hHoc!Q?bMba-MRvO;diP*Va!!kmwy>`pK?5&;1?AbdLzY7=v3wB^ydcK
z%4SRptNWd!`X@<1@tMMN_ngOnL@lSeRGdj->*H?g`y=>JJe{rBX~E=^m%`^O^7Z&1
z$`W1l`JA0~qHJ3&Z^BBusuKb8S2<{UWR;elRXOoWGU|}c+PzUL51(3PYNnXJVfu_c
z68$ank9s{dX%S}4T3I{AYr*sl4mu09`1@2t=T@9c_v!n3z}c3gi%;>T$?EhoJO0nH
zT^RIyR&uDn>tddBg+~6rm-@0sybqsg^6##*RCZ?i+vQ2Kb(162OimRXG)sE@RfSdF
z;easL!7sB5oR68cC|&hS-Bi4iYukhg2U_Ae^H*J$e70$J%FnqW8rF`7DlW9gvpR{M
z2r=UlFG=7Nz2jt1aO0U@=W;C`&XW(#SUE&5$(%d2`E88#!bRSPbwlz37~dQ(%3jyv
zv-X=>a_ZcugTm(&Esr>Emj89?ZsL*8&&sBYD~as+(wnbY|9@itbjE$NTMjH}S-MHp
zxy*i+#d?KlU2*St|7jg4a5Xt^A$<7V_j9fiN;CPA_uB7BkKXxdlJ;q(Pf=+BnWqc3
z<ln2|5BqZO(=zitmT?N&S-DCd@72n+M)4$_6SSJeX@6+Z{l*2?Ou1E^Y__sDEcsp}
zwX`9WWlOEw34<>a3wOjlYMK^gTax(a=JhwqpVs<>yq{$=)im|Yo?TVTrY~FfF67H*
zrFiZATK!>ff*YiiwyeD*|2%VE$l9bEce*ZE+=*ecP+lSH{Zph@jMt#YakG^GU-1Wn
zpIw0|HGD@;2OQMvkvwE2vRKgS@slHYj+%LC>w1(EH~-ldoxvnwEzT`dvED+;>e)XA
zd(%Z8YbLQvG@Z0dVzga+`g~Q*lETo6tS{<&V$9_iUY@e#xoO{qT{TC&K23U-ZvXD)
zPT9uFhE+AeO}}@q@R@Ni?b5lH`56i=#gC45mQVP*@l})esa@_CAH?*VZ0Cj)y8rMN
zb+~psYpQr$p=J7Io3oa2&7qDA{q2=;`m2uhIr2EaOJ_AXAGl@7Z<iB(=hg)&ZAt#u
zIpxwqzk=5+lYWQn5v*-F&+7Iru(0)Z@FDYR%Le}UAGs4B&YL3kqg75eT6|8?QqH=C
zY}20C-eGHOO#UeOJ-g5LL2c2(j9|vgF+1L*Gv-w5ZQ4+fTl3yxN4@;j$1PiB=dYNy
z#Y;c;y1UHs&p!X(iN9R?_tDv<f~!A9rW~?a@@?8WBj&?S;$1KA>E1pqzW>+KO}V$v
z$u#7qT4|SA1&OYC$vwT`+U-Dh??BlPQa`?*i3+*4=61xrkA2(O*`IEVouc)g<-YEM
zMc3n!dv->yUVi>;%_~EWsrPr~nI7?pSRD~wrM8b{UB%itlfSslc=7e4Lu`0pvRfCs
z;jtCnmvXM%?`S(4Z5H%t9z&d-_L1Y<N7g=y__s5>#r*wdy+h}+zXaP_PSv}yoK-RA
zdyb?i&%d;SEs~pK^`0o_o@m!vYjtji%*^}lMu7?s*O!Oao{QY@eTTl>@*eNV<3GLT
zAC*3K@4(HRr4EP1UR6lQ)SkM(=ek*o@Y=9~kN4bU>yJhp*W{6z`Df>;kVm~W?X|IM
zS$1k~X(*3bFZ=5QxWx%Mlq6_^Tnnr7LW{@NyVr5?3b2~3cDd6lna$>up&B7{_SB9q
zd>J>VTCI#xdE?$Bc<RxrkCxXD9jhx?S*5i~)qR)PB4x)#`=$E5qZ3zg9scThn(?^o
z`FK_~)|Ouy_p5c~UsbPdTiY_<BigUv!}Rq#zNVHQ+hKgn%!d7N%F66O<1@ZZOWhA$
zeyi{F@x`Mzf`_%`s{V9JO*<BI-um~NO|v#^VQjgbSXX?@>}~1R35y+8oEGug`s!!p
zn~%pYFS~j`$8gQ^lo^JzK4`ViFx$F1rtsv_i17XcKYlqcx9xa$>a?Efos0&d1^m+v
zw@COpN9=fT=d-uC+(OgW^SVl}?v#2K^0{D3p67(Q3s3dEZYmWx-)|DK^mvSH;wqhK
z%-?>*d2nb+Zj+mHA;EtZ%e}W8H;rbl+7j02SW(@uh}m~xivh=!_BG5t7u<e^Zn<!2
z`Gxm8CDj9M+C(>0T=}eD(`#(z-+aFF-hpF_*yLU<f3B{y_3njs?WD?r#K&7Uu0Ggt
zyEtrOrRKMMx$6_}DL)DQI&JF#cNqg4f5+R+LABQ^I~E<3|2)&@PwJhfo|jGPS6_*V
z`QJX|X7k=9L&kCC$AsvabAFnh+?cTElPCX=9s`{@k`EZd>Th3>ezCB=VV8;W3=Nwf
ztxmuHM8-aSyZ$fdCrOPQhY9x|1f>7GW1gp(|Nm<IdCxb_9FG1rn^)ecJO8(*wamT2
zydvdg;>;JGEGsL-WEv)?%B|~t+kHPW*lu}~+`@^);_G$%ZT|ZFytaK`kJE*ibFrmj
zKmBSs!rKLBY5Mz$ZasY>I^+2r;iaN`o87DUr`P{J7Ct?D{a!1%gL8M6O?TA}-z*;>
z^d{)e0{QdbH!?lEw3Pc)Yx;Vv>6_BuRek9!dd{4^$i!-e%nGia<$-J8nb-YYo2q^C
z55LWygqb$Uevzf;Dxb0_X73AIXSLZR@X(IO?|ySWoEf8MlO7tmGbi%rxwYksHH7}L
z*3L?qwEs)v@7Sr~`~Ik(3i`ykuW|WGR>u!}y!HAS0^=`n*vRZIn<Q?yIHvUG(K#2l
zPWkpu=ey0Xl$XnAC7N5t3Eo=#A*7(|Sf6#A>9?Rg3wri*S&D8mRcYVKV8*rmpRc2U
z_?(ZDGiES}ubI!)92fBYILCM1=IwK1=AZm&!MtX#oNc+Q4U12X()9FY$GGCk?^M?R
zR5K{-kJjDP?X0zXp*PnT-zOT+9>jiIpL$TTL%X?sby&=0>s--Io6lJ<-}9qQ`qaF)
zvrlbg-hKN0zi-v254mzLUhw+r&u`oJ1@HU0cJ|7$9cywHPx%&i?T8cWw3U7rMZPWY
z@^Al{x@G-w59Y@8PyT7jY(5?`X{qg_Otr)7e=IgvX^s3Nliw_7=Ww*Pjel7HZ?@=r
z=8n*Q=K}f7dR)gZa6Vl8Q2k+3RdI&N&-Mokeq`vy3O)WBb7@EI)@3f1zuPTUp7+(h
zyy5mkN63=-_NmC&H!nLb^e&v;KIziyb0>Ei`PoKE<u8f;7nPExq;E7&<h?lGgB~_f
z+m~^_ckllf?NvTM{@yp~_j<bxlGa9VU%AHS{idR8tkaj-{0aQF=hR-gAB$TK*>3%I
zvgo(&{qCfV6E~b&+p>0TOsU(>PhIo5d@USjmV9q~5|Vnc=2+Sk@5&!@rfQ#_EOYJ8
z1KaOM1=3x;G~1s((>0hN;QIVT|Am!Oy;VFWympFrd+dc)_k7vlbn>Tko9edYBMbf~
zKgsZIlVf0eu;7>CL&mxs`-d8GJB~f%Zro*ata+K`c5S!DgidMgV>>wI;{O-zU8vys
zBYDoF`z=OKCmXI|$QHf(V9wu_6(+|LF9$W<;we67cI<&h-_u=lx~6^FV6x?q`_f}h
zTno3&6gn30qWMGDhd}F7&ux<Xw?w|&m>jezz;X58_CO1>|BG{<s{MOvIeXQW9`l~L
zT^oc03V(plrk~SxKy&q%6K6EjdlI)taf+7JdM0dHx+US^gaYl7Q*(rcrJEi<n;NBA
zlgfR4f6Szt%a7>#EZX)=Z@sSfnq<+ZL3Nq#^QN!L4Dy`KX*x3_SSfa8%iFdZuO&_f
zMhgEX_h_p8*pRILNtVgl&P&Fm=fIDfE&nwR6dd-PskmJ_?b&25U0DMeTMbKpjdwMz
zB|7h-)Dz=0WxGvttu}s<TV=`l?AMiDyiYmiDXdKs+VXncJ}blD$NRr?w-_8{XpmkN
zdOhfB8~a1whr5+!V$8W8K0jkTjqzBRjR&{Tsc#1sXD6h{{ka(;R=k$^Vd?d}Ps##j
zI<Z+d+H$k+2JbAqCnhuD&au_1ZzR{NnkMfImtc6;rt!;b9dGW{J&Y{DoTe?enHjfs
zsk`*Cez!b6H!J0gvigMGe%r#Ub#vFr=bl!{aZXg8-}utvCnqPn%d1e0u1lQXH~!g@
zD0=7?SBCH79RBOUsZMh~{XOz)S6IlM&F94qrG&J#{p{U3BRczp-0Rcqslp$_er(B@
znj&+`oG&iz@xfi{se39mO_FAN#A!NLZRMNmFM{n<*?5@wXNJZ)MOJEFwzMe_3;k<T
z{ZxaMNlYgyKumX5Gm}k}+;Oja>2*`?NyQm*L`-PhxP6wlTlCwWwOcE<$lR!0AoJF0
zd(K_+0I~U%o-@1C&zt7wzB+i=V(OAVS{B<Q7#amDek|CTkT<Pk+ZlVWS<R1Cg{NJt
z>SkkI+pQ(@OjUx*m@_7#?AW7E_v-(@&q~!jq-p>4V*eEOjB=Co?L6u|et+*6%qw$R
z$!3|KYUV1&CTOC2(XR5+lv|O%l;b%U{_r}tVb<P6DK8n(QyczNB`h=Wb>#ZkRk%z2
zmS#%<PwKxl#piTCf1GqJX4bK|?Y7@-*1LL7o8qm%mt}_Dk;AvbxmyKhrEl8UwEy$e
zG@m*Dm#{zdU0<K<bnVaE1Kq-}i;{bu3C5N_Y}I^hbL@~*-tq}|Pt|#5)>=QU68)fb
z>qC%>@IEd#(dA83n)WN2L>>(I(brfqRc;o4nuNA_V|iw{zuM<Zr&VQ(^1mb>e7`hg
zb61n<f?$~@_Za2#t5;^1E|L+=uatec^pcF+Qp0Oke!FotS{JdLH@5BIzkc__qfgou
z88#Lr)>Bn@8GTD#*;aqQ+HBo_;klmHb-^Vbk9Jxr1)tjVbhXj+#WEZAl-;#@R<KAX
zX4eXz>Z~ful7#RNIaellWh{GsC1R&;a<Y#U=Y->%k3TLgi=C6l{6g5EN9f!&xy2d>
z#qGaaPKn^!9^i10*>ATdQ*q0jX^JiX{<8B;yPCdM>E!>|r-E9Bb#H{{_fG#^{%`$#
zpPN7Jf1Ixmm{;*=<)>HI|CapRo?ln|^PR8x)cwx`Vo#gz|33G9=qtVY^Np)to9Af$
z|7U)`wWuI+=hth|r|;MPNDes{9eMAc_I{4PcVg|n_Q&h&)(rjEcmK!KqHnLRKGlx@
zm$kF?aJ+bcR_(7XnSm!(l}F8Tm}>D!OVu}U)1ld4J}vstpszfqe@R0$Ytc(>wwV=d
zE8~{?yw_834D|W*uQYqU(*G>q7a>39d+}vQI8VE~d+PF)TW;n_zZP3>quaCajs4-z
zujj3ClNFtNBk;iXiajhlD$=C)d|!NO|9M{#oegKUtgqs+TrA}8JaLcwoBpQo)hWL$
z_isD9yHHJ^|Jv>Rm1UpfdE3t}yey*sk;n8YLvMQ3TAQ97cNeKDypg!?zH*ECuY$aH
zOILXItd#P9d;H%_-T2oZC$g!Z@o|}a!Tj5zp8aiWukO4xjZNqK%=BBVX1q~KcB>v~
z)GVE}s;0m4#;o%@p6eDZ<}g-Vd1GF*{;Q2&raTXM7JQ>IyK2)L<&x|1d6S;q3SWA(
zYU`e77P-E4XKMG<+^dt>Uwf;&HK$K`{f_M)Ef(6F&M2vU^5y?>#Se2@L4`0wV7dKz
zuLG)^qHbhYa9bOO1hzUlIz3_u&J_^Lo$^c4>A~jBKf9kXy+5~i(m5%AUBMOCA16)k
zc(&4OO-j!(-fTvna>aseoPylOE4-#8cTHNtaQDT*h3P2*G56b7W&{?VsR@htY%p<S
zpw=&$_Z<$4CJBYxoWEKls%w2`^@K;Ex9r<Qx3Ih2aN_yJ9bb{VH~!GE+Iy)@UlbA*
zz8>&tDVHk!l3Tb{nN6Xhq~Pr4vYwgZjFUt(3)?(39Bj^18p(1b-+dCeA|mI`o=ySF
z)d`9%i+FsNcg+s-ES7N-aNzCtv}0m0E^%9U%k1jfGrbqH%oG1knrZbv!eQcr+s<1W
zJO93BeH8U*TkIOPJ&R{3em!M8$6x1ol&SDJ*3SVa65sOjPFm0|da-X^73*0kDb~p@
zCnqxYB^9krU)>RHdeSOUM{ACa#-24NRF6(Sn6h_9yGGKvt~XxU?<Ab!jVE7;TK?5I
zEbT+!(Id}AQq~rf2<_n0n)BH3wtvx2L7i)>!{-I2>CfQhdGCL9*Xs3qgx*JPXFur5
z!RvSVxyY*ew+9wg-FNO!jT6k1Y!BU8WoZz!^ovcGkHn&liI=w(otv5NVp0F);_*}E
z`^&>Ei@&ZadTSa!efPUP%Xt>=*^*r8E9ccxf1AntK<r$`$qla^i;T_kV%-fJT~}JM
zh5PDFOf->e(J+X)oyZlV(J<?GLdUWum(&SPtGm<%KmGm6HGQ@FWn1TY91AB$9Z!9#
zJx%xNmT&Hs&zH!jF50_h--D)40y}Nn!e_m|#Fq2b$B$M1Ytk&?B|+Qe_QdRemwAf&
zyniFl%SNWHO@}KhQqHl8{nk|8Q~my&MzU5uSNl7UkL4|<GwX`7Zn`gQ+xdjS=Ks&@
z$}iq23eMlN{V)4zu48*EKet^fS;Ee`f9;)$!`&<Hly=z6`TKE6SWR=3250Iz(f95F
z2By>2Jjt1(_ldh~LWy0I(DT*I@3+Ra-L<xu&auOHxmE0^&>x`_3>Vryw{N^JHeKM}
zdA{Y_^`E-*vMyR<{^F~J<3Fb!z8J%Ye>S$i)7P*3seS76y!uj`8C=t)R6<T!pVZtW
z^4XD#<Hk~hyydaq+j757I{dI{sfqPxuboeFSXgwgt=RLr@zb>UA4`pTuKQReul&t%
zQRC{VrrZl0w$4%KW?SmNQ1Cj!$txQZULwWl7k25>f!nE{)2Gc{eO_frk>Ahx^M5)0
zeBf?>_}=Fp!E>CCdX_xbwYSbLn_#+W&5sZs-FF46)#fp<FEyVhtUULUg_1`|+?o_q
zzxg-a|2R2*GMAfuA@RYI?X%6cPg?T+yBv$GU(nJc94E#6BOLo~OwPVG>Glr$rSq%<
zx2Xm9o^|5wOSW&DzxRo^-M=4`Isd;>Ig)>L)#he?_LE<Oe%RIg2(Ub|Z~yCezmsNs
zD7c<?$jX1gmp4jZPIqN0pIJUztExRv!~I0?ZU2j%b8nZqPV{?WQY>`!%v^5^k>Wgd
zv$&G{-Xq-0AFN7xa4&7|4Q(y!DqhhFUe>a8Qc4XDFBV);6BJ#uQ_g<>W$lz7Yrfw|
z+vCBYtC7VW!zcG??VjWD^Zk#set71zl;vyvbsv!~NA<^_%c}V9FBRXqoo#Kws<`QW
zYAIp6wB!yQ&N<t$Z`C@JTMw;!efk{bo+WPTQx$#N68wy7ja4Vd#Y(O?jXV9Pr~h$_
zdNJc|cXclNg-g?aXuVl&B>3Xf{4GmP@rM=`_&lng+jU`W!0CG%WB+fD-M2wK{*dFm
zP+o~`@wa>0+kY=%+}Z!y%eXi7LFH|su)gSj$3;`wkL$@*u-|`bJolAkaA)VIC-(b7
zW_~=UmGE<o*Yr&y{=Z|=7K^C*PFL&skRn^oRtnzZn#eI{mlwZuSw%(4C617?kcB>n
zt|@Sw{8=FFw6i4mbdl(dSz9k`$V@#~sQGzrw5g(kq2p7-e=fCL7yTAx9OhPZ{P1zY
zCz}_4g?%pf3!eWO_9%{X!~CtrUKVeo7rH3AdM{37pXzvH!u72iZq@yJ{QuM(r9vt5
zoU4jU*mNs){V&$zZ0cch;*)y1aryQ2`u<6bS6|I7ZdIvh^FAoSW?37nJ<ITRV^^{B
zfnBf9?Y7v%KYc&Tl=PGqwSTKpX3S48+ShV-qvi)~n;!l-8h=})Igj}{JziIT&vef7
z0s}?QHoFxOCp)4AZ+ty7N2SH9>1CDaMmsHjqi0iAm9D$9I4R?+nrfd$YJmc)^7&N3
zIIVeVPrX01Zkl?=sUfuIiNqP#3p4Kv=l2VUJUig=r=xCaX`x<Q8|Ql|v-CyFzFYTA
zD+}Y<u~qR8@8eiQ5iM6{iRC_r{Y0Er3+et7nB+SDka1<Kk?i%!&(G)zOxrZIXJWn9
zuCOyz|30tRF!uN*zx9YY*ZFC^vrp^joH{*Ccj2qcjh`Mk^KbT=Dp}_H&gWhz|Fma}
zhaOp-RGw*=Z6^9)p2lkqRnB`B_Qy}gAC`W4$0(^gdQSbj$W+aFT&+^q-!^fd)79oI
zpX2lYc6kwlR>9i@zf&HEIh`Lmo@rRz(qB=r`lrBKjm^*JnC_nwS+!!H$@ZFW+~&m%
zPgqke@6BUwne?`(x8m3xhR;EdN|O)8^6JN*OP=KE)=_XkblJ`JKXT!kPm8pFzm1On
zA9YJmUQYeZ({I(DO>E*K=XQPUDp3x}ySGDdVZQak+39LMIV>{yM)9mIpWe)?4C%4z
zm}JE47#JfqP5I3Id*ykt{YPv2tfDR38df$H%e*{)LF;>a?~K=`UjI(YJji+2FC4L1
z_u$?33HREHo@VptU+{c*Oz-`HXv5Zmt*uWs<|tWK=UfVOTD_`4e!WU<zv(LBbBa^0
zbmhI9?0D_)UI+H2|4%e(<yo+OSR$@^s_2faR$1C3>jYMT^n<^it(WeY&J=Vs_`c>7
zj_`c}oh}O(FLPcMyi@&J{*8cnfA;_9`Mpo{_=Y0p`4#nhY)gD6_U)gl5UM!s^~AMH
z=a;=W`$tRtn&{k+G=ui}&p$7>``3ACz0l)cNtWODN|)QVu3uBboNjBrWbOy^!>eMF
zzfW_U)H~a3iv2JD_uRaS;ZibNm{dN8tZ*;9*qyxN)%ShB*T!VC+BvV8zr~e5mHT9N
z+a<o>i)TOF;QRGqjzRs>wfB_w920CYuDjk5zc=`tc639pg8js2M=qb4VR}O1P@2Y*
zW|5mao?Oz7<ep+OMRIEA_J6N#zYKmKt3LIel|hV6%)1@W9iy1-Io58v^dLL_cU6XD
zvZ~0|?$0~y{+&EOy}$NT@w%vaw>#6Hi`V~rD>;AO46}j<hvol<{QTf<cl1|a?fE$p
z&-8gVzw4X%cWR}_=cDrLJU>4Yf3mOTizVZ{{7sXdPhgkc{4D0wu3z)@ubn7UVUk+Y
zvh%9>-ng4-wQdSKH*GsR?QBul<GJrw7v%n!d$*b|(&>Qg{PQOky*1`H{SdO|>0W~=
zli7|hsx_29CU#!s*d9(*d)>~2yqv#MqJ=;ADc;}~dbwe*kvOk@@UA77zdbg#)3-nB
z%=1pAUG;N=n`uwR)&s16i%#?&oAE(?xl6q8o+Ytyp86m6Ury;}V`+akZ>j0WQ}2=z
zxR1Qbx4FZpaQ|}L-K|rnS6UutH%VBx^UzXbd!x%=MRyp6-JWb>!r{oX<=ml{Hz!O^
zO)&M?<XGIg`S*nP!H;Y=i^auF5c|wn5u&VP@uGBh;=<&T&t?z3?ny_>8D=t7zPjM|
zzg~*zd?=_S?f-3|;<$@L)G4updsmQ`+2%uQqHl87y%*A$5UQ%uBIu;S$sze+^XwVh
zg<08E7!=t8_&aChwQZ<=*Bfmw7ILGRY4_U8@f{-am%=pq4o$xP=geiHe7*KIj|5Y1
zSI*6Uf5ob%?YW+mQs1H@bLViStonvI=T7tpUfLk$oV!LNt*%2cH`m}o@rk=Hn;N8p
z%HBWDel&4IfAPj?>ms(zxP0XMba%P<Zq-?@`S=f&zYPsvI;T`$wNd`CRHmx*@yVOR
zDvl~0jS#)7`s=Ylg|M{kVdrI&Dhedp#ja}1^g6SVEBkHRM<pLkgCj;~<82k^sfIY$
zUMXyt9TxuVz2d5QetGlPEkD)o6MoP+LuI@Bw*z~%B;?p6`k8ChB95B+zOns#`VZ$-
zgEL;*8|KM}pE`UiCX%&zg@4tlkSUd?iaSEIczZW=&3c$3XQAcI;hdavc-n*3g_#yp
zBQ<R_8$y~FSA<;Dy=E-@JCa}b3D?D_U83)FiV9xqnonKLse8rx;&&f?(cWoO)#q2W
z73;~V?|I5|s$qWUyZSGIQ>vXAXPSSIadr59M~&O*%XfKQW6h|GMw#AD3vAx_pW(iD
zu|Hc``S#B8@|$j@wyoaItl6TL3o`0NANx%;Eu5*<c<je^Et$l*;%r>fZBn`SZb#QW
z{l5Retm&JQF1|6!zP0O;wMkgr^YXg(f=z-VF6WOa{_%fy>hrUXnZildTdn40%g9Hb
z`xkg))1>SCEKO~WhfGD|H}!wX+Q8nnp&(i={9*o#-#oo<+*fX{IONj##Ozbdu|Okt
z4$oPKB^9~)HV1_L;(O1!?|9vU2WsbH-^)4%|5d5}UbyU3&$)L+C0_jV+P<~ybV;~)
zVc~)!&m}cVqvAq)%HH2=O>#cR*slA_%Ire4pVFPzYhTQ>vOP4n%azZMRcuk{9=$_y
zOFe2nemJu;WZfp);wgRwJJ!!@6;`|Bz2Zi=^PKucOaJ+Ndn+*YqfXeOi^nExewF!v
z@mp+<dfem}7y5sw*60@7HXV^Zy({BHz1?bdcZu2Fi`@@1Nj!U(xzc=#`g6aX^A|@L
z)*U~6gLiSrhP5IW_x)7YeVi-)I&Z5z>z!v&x6O}9{N8xLx#*?So1EKj65U&lzwK(j
zJHe7y=Fn2kr^gJ;S<SRV%C`7&_RVTmnlNYCq0ciG&Z{wa7=NSl{ky=-*6&USQ#dtb
z*9O|ys-H4C{b=&SmbR}wOD=Fk`0sDy<ZnJ-Wwu0kp83?~S*`hpU#RkA9b}(UC_djz
zr}%!`rpN5hCGR+Xd^@M5-1D{bv8Pfygp0#(WxM~p_<M=c9OuP1ZyyTVz)`OL$Z_SP
zJ~^q#n03YOMNK=N?TUC?<j~48gG)O6Y>iIleG9pW@AKLhtol;bHsj093&FR83c?*H
zIq&K_sBNFJ$41}(D1*{j?xiBrW9<HQ9e;Q6@rP*=Uv|XtcCpRAIw7{uuX&C~<mwKq
zovVJl$_?GvrLHNoO?lOhH&R!(ic0NS#o~9LH&5^GgUX+qE9QU5GpTBuRXXvM@uCBl
zHill7C{}EL?xK9<#)a6ITYtOG;C+18y!~=Ok{qv1j)LOlL-#E&|GRJ_!IZ&KyM}Xl
z;;+8z&Nk0(X;|0_eoL2rH~Go3PkYz`Y%hPZ|Gs_Cn+hAhp5w+hTK1n#sMyMV%KrC;
zj(}_Pzd1cM&U4d?y14Jk?e0q*J-a_X4%VzVu+PTtNrypM|B3ck<Kr{63jTHR*F3+X
zyyU~|6{Zi*%(^jOana+Jf0h1wuN$t~_jDzA+toSe2UkL??(Dc(KEaQpOYdFh1-Y_}
z4yRM0*Y}=IKk1N~RF$_xFY%NR&&=6Vn&LbCIOaV$_+5z8GlL^f)k|pplrvk7ayH2@
zu_k7GS>9?;>tUiGwoU!!2ebdHRg_dT{(5#4O+Wuz+(~+M__14Y&-CZ^G+YncCNn9}
zY0r#gE&h+f;+vg3mA`nNpWw8OX;1N)9SLtXg|c3r(|q_ZSFBc;*L%+?=_fXx`Ph>@
z)kWLFBSo}juiUe@3W9!TK6}n<Y+B?a)?lgh+xUy)(}O=Pqt7#RetLdAX1eW(8A89B
z4=nyP<FNbAL>cb-6I#XLAEteLAv)R7GN1L?2A>4&%PZOo!<=M}`A+6?(>g3v<2-dy
z$w`^7Y>F#<dJ1itRM!5KU2B!JI^yJu9hwzO1Ev+2&SdDl{yR6iahsNbX4wJbXZ$Ne
zG(Q~CdgGC7TJmV7&1*O51GS2Z5!0^EvrIR$40P6v-&^ytXd3@h=7X%723<2Z?0i12
zda;Y2;+hS;pM&{?_!d9P`p9<vkEP|B4^Mt&JWPGTHBo~p`9SQ$OsjUku9QOoj49W8
zBvUz;AH01`_{g37<xz7MHd>l<#7Hjq6|~`sC6oK|@`tN#rdF{#$t|62?fGH8)vds7
z?_O%3tq2WL<#ax5aA>NwH7DEcR-rYmF>|b}4%GGpAN|A9wd$1P6wjG@2H^~XjOr_=
z7`%`FF?G9;TG@`8x5e{yrpH#rRlf9&n-g^M(bLPX=V`|O`(@5~dAH2d#6pq(Y6&@l
zEK@zF2AnU6a*MdrC3;};R`Vq%ZPPfe3-bM))ARkghGN#)Diz-Di>p;^3!05)gkAGo
zd7!y$?X0l9OjFkEdnEOZOG&}irY5%F=GIh>2R`rSxn(?B*J4~|^}IrOl|j;Exqq+!
zeOx0ge9!j&5rb{1r^DPh{3SDfZBi+)-#>j$Y28i%{-agrif-*+Z(e<@jAims#YxF8
z`lAh*y7y`__&utT)cLVRx9*kb=Bh|7izai?^&9VStABH2NqOgeX^-=gwKA*LEbxy%
zyQbFbP;r0wDzEeG@jKb<E|%>T|8vS}*CgIqr*6&OEZFLKr{w>~Df4DlcuAXBiGJU4
zeVTH@=eZ@<Hyu>)E&6sWSf(ZR)UK9QDd*Z!R(crh7wZ(wb>~QV6XubuD{5dZ-L%gn
zUqbbgdgzqee-_mVGdA57oHtkb@ru3SJ6<JR_U?V<dqU=vxnfDxQ6&{F2KTp49{&~Q
z%S~Ce>3!S^E~ga^x6X4_S-%#4Z^|5+w&g&#=;cF#QfGOEK4mODYxY4i&U)TT*J7#9
z-*U`Eew7_lzH_JiQuRZPK8|-9te2eFyb=!{@LBq9iCko&Nb_9#(zl=0I@*r+ni}Sm
z|9r*zbb0*8OA>u;flJot?c{&@zi;<@&N!D$;k1X-FJ;Z1;J>25?9hT4hdHVr9V$Mr
zxxV&p_Niu>IeT+n8hvs)ufS7~{<FQmR_S4F7MobZ3O46T<>X|)q~5i=w`tA$_~1ff
zf=9bptYG{ijRM^TV$XjRdL>=esIC$4Uwuqi^cWx4ofRTozc<-d&T02wK7;+f_x`z)
zdpW~1{Y^VeZ~4pjoL~CfdbgPDq9+ZLOSjf8>-@Y&Y)a+lw5M~dU;0?L30E$%|8#co
zlat>jGQaroyJCOuhGS7C?OQkHXA1NFs-5be6)$YD+AQj4@`)O?`340a`!@O<)81Ke
z&q*uMPxrD~@(IQC3pUZmt<PA@I(S{}UsUd<>3=uO7S7zBb9-{pw?}cz9b0Fx756#%
zr-(Dosr&o&FL)ima>asITDI?uI$FKDr7wJzdm<K<l3K*IzRlM2)1(U;8w;|X7<4vA
za_%lm?_6~#{O(pG+t$f@lAbo)IB{Z6k7`J&TdUH&n8SrjT!hk2w4Z%m`S0olBfSrE
zpYRK6{XH&y)U<kq-dnbbU##_xr6md95pGiZ*s`$y@lDOM(|*o5BcfxR^JCUSr+deB
z1e7MtSN_=6_=>ga;pg>T=?;o(Cl@H#O37+yOc%JN@_CA4>8G1Q`;3m&O+F|3Ei<?=
z#4&`ixuL;IeW$&?@Go)QsGjKy)fH9eZA}Q;_%M8)QT|qS!RK>|&n=2NXE@_l-vJZP
z4T%ayG554vitlRWCTnFK2)Py{TpX+Z>{!bg?}-PbW|_KabQQij6#jI@D%(RF7%kov
zp82Teu;*}<NJ8fIrA0F9?zgZ;yE?XBoVoNwubA1)xOF@DzJ9kz4iP-7`7y>__aS#g
zS4<$=nfWbK8lt6kAMFVH#W<xg_t1+M$2X@6={0+7%(%EnBlvK|jWt(ND}4Cp&CWDl
zzVy_+vU8<@H^UNReVYEf3e`Tv$nteLhhj{dLA_jitWm|PF59SWyzkEKjp9$O>a0v(
z_i7?Dv&vNAq8&LW9~H52UXs(;-MqnoTOwk{q1t52g5tw{iWio|?AUSE$M?NCXT{G=
zkx#dpuX}XhkZtO(Rnn*L{aySt&Z)ZYwfX(t@b;`YmG}8~HtekV@;Tn|U}L57U#X}i
zj~3if=+hK9DlFo?rP|}i1@jNV94lQtMZz|okuGWzTA;eOUuKf`3JHyxZ^fT}U-q}1
zdRRELj7>nqx^jKEpZAiTE}Wu|Q(3pX@hLnLe~*7+a+%OW?#*?X)@3vH_9mRFusXrs
zHDld_^9^4^cChbO+dloK?d3`B4|l!4vsalZPW|=fp7YZ4sus;rF!^HfVXo7^yLv6G
z+<hy)^ff(yo0qoX?giV4DLFMA_XC}7FLQ~raARGg+`ihw{M3!(f~RK9_<qg(U0QCS
zLO<Wq8BOgo-40AH^O&DAZTb&UnPi_wyEd<B6Z_izvFOZC195KFCwrC&$b}zKb@Oyx
z`Cv*f$5*|ODPq@_MNRvwlbiD9i>6%rzNPWulfMi8(|#zmw0C0Xwx52kK~k@FT0Tno
zBxB?xB05$6<5cg%HkX;^uD&$q`-b-ikG59W)juoE*WkZX9PVT_ciTLz<IfLnKesLY
zR?nwN)Awzu`DQ#{cea_W>{0v6PttDpDYg~P>{nj9@yt&NF3Tuy8(S^6ZBJ+2*gP*q
zyG{1^ie`&Br9LxE?%({z$s@$s+$1+6ebR)~f?c1OmuK4r9(65@JGB0j@=k*{no1Uz
zwy<q6>#94EWU?t^fzkDqauuHQZKgZVschAM5tw*Kxbtt)j^hkZ4upy>>Uw!_<*8ng
zzJsC_*IYE~_jfi<C}dGzr6%=9Fk<8Vi<8>qzIQc*oUr4ljq>Ms+r7TNZs&(Z-lzA)
zTA#B0em8Vp)w9eO7cV|IxWQ{*g@SLniB$QU`&)VbU6$GK@^}4>YJLXW^{X9z`@OGq
zTO9a))2vXPa_fzAZ*;!>;xtE&!<LgXMe)t0e-{!P=Wh~lnl_1rX{FzzxJP=oH?2uq
z{XH(-WN-hH|CQ(FdiEF|{Gi``^QyVj+3$Pr|GroBZs+rPbp`BOH+;>_uP&bDv#Fh{
z<x`c=nk_!ZL`AbRImG7)o^zh{ph6<_!QPTnmLGyOdMB;vKGkS-&vpM7eV@aZnEWz1
zLw0aqx5`v{t-ZIe?1^~9VIvXCZT3wH96PyKJG)jsOuV&7o;9b?vqxN~@%_inZl5!S
z$D}^ImhgV@T4u*1kMI~1^Vq7BT|55sm=vjbt<{{?%U~|Dz^btH4fDS0!d$!H5~ZzM
ze3x3hb4uEO>+-wU>dU))qaVr4Gux`WM<FKI@N(^oqLo`t=asxOKi0&MVP^YSo_|u(
zo{lSjyEV31&z-SD^YTk^$MyRbPE6W=^}$ht=T7z&v4?hEp3+tL|H{#-+n>)bkGztx
ztL!S5(4;TR+)tjkb=P>#vh%ZiFWw9L^>~k(p{KsddzHeRr>Uv790ANc&*$&4XntK?
zU3HJ6=J#u9sl4awxl13GGBT}?;MlXMRc@1j<Ml5Q=h`iH+f8Qb>}xL)us<rFxyz-~
zJWlwIz!x9CO8KbRWm>|=Lid+vKT9gP6cQwG{N<Vs6~=Qa`kVfHd}*5by^ddma~peK
z@}!_=husgoUMPEJy-Wj3SGCe=F59%V%UPx!4m|YAXUPF!7E_Jg*M#?VmK6TlvAT6(
z{E8&TGpqA5Uz_E4<gQ)IQW}1#qiI6Rq{FfYU4*MMQWgL0nsj2%*U1~tzWRLpq{|i8
zhBeOJn_GUS-Fj!iD$Xu`>kHQ%qjh^yOt0SfeQDa;+mHXfT6M}qeD%RoqS}c8y9+Kh
z&1^equ&^mlJ8{jY3k&aB*jA*T4OP2)$St7qNb9!iTOTcIJhD;3pnut(Y3vrO`8R%d
zuCV>ll_)c3@)_?d0s?k(s@Sf(x0$f=NEQE0taeI{KXx!-LqSi=cR`U=25($a-yJi(
zUiY?Bvp8=Od#hA%Nc+(f?TIoz*>kqeitOM?i)8DYp4WeCi;YU`eMA1}V=Ia~HP>zz
zPT61bQK{?mTYuwa{@gYeZaF@mpLo7}$S(iL=4qFY#QDmO+TZJ{J5SG?mREC@_oYDN
zyMCKr5xaV}c2o)bHQFhM=^BVl7kd;K^LeKTlS$ighJyENkEx~!MlKgSGhbBdS=lQ~
z$=M1rv40ZQ{7{$cns2oG-R6n^F28&+ao?7_|7}+c9cs8OO1=mbddSS!rQ(-2d(OID
zIiXb(&IBp3`FV0wKJH;N_`E^nUsll3)Po`l<wx{({BC1BvF3}SL;r^Dr&dW_+7|o!
z^7Q>*rh2%2SiAeZ$On#0mNm@+${D-Q&s)A=0S}MQwws&%<gA5W$3?~X{W<$G;gHYF
zn!cS;ABtESUDbs3ET#&tR`#y$bDFs;PSjX0_>i}7TZy?etDTD4gq!!amS(R~x4siH
zV_H`Cw@<H{8Eu*#EIm-i$F^?8qQ(m4YqBwc-RqN-Vj^S26SOCrHyzlTe!AGeY%a%^
zBl9jS-*Lx7siW`Qw~|edMcz%mx>Aa<Lg3iyb#e=PDmlej|4w51mB_EXYWJnM{vQ^{
z1(+E1x>kJstMlyDBrV&S0X!Y*$JT1JNas(Bjh0z`$Xa(3-=&!`ix1aoH@~>{VAlCg
zxdUEhm%b;>+5av-vt56(MaIXH8pp*u4Oxsj70zqDX`gVqHt0o+zVDU?QpKFhrm|(9
znde^h$@w?m67&5}r-gL3MJ4WP_9@DqALpIB(K++mq@{_8Q#*N&c3Oy@w^o`Ntf2ZM
zRK!yHL%`EejnXB5&$YLIy8DMUjy39XrCGt`jcmCAW?OSViqxFVJ3mk9@$b2>mvV$&
zviLq}qq7{3R%Xk2joe><ehQtJJeGAx<X7n9ck`}tJ<Yqor2cpA2^Ec3700Gb+`F!&
zRp9y3-H)bkT{tJ1Beuu0d}GkvzPJ6h2~p2x%>Uj0JLFr-gU2y3*^Li&-R_dL%zl@z
zEd4NMjluVg_n$rLs?2yl?~A?J`hFJc=N=x)-umxCLZ-Pbny7h2>hTZ7oxHzuWbCd*
zbA3;HR{Y|_#Vy6B(_&27FFRk@*8Xl6JFC#fg<m2Le!ny+Q$=QGkLjZajkQN?OVb;J
zWKJ<8%ve{*WAdwjG1mC_oA|u~Npg=Sghxg{6xgEn!FT#G#h9JiD<7+7KF?eCb@E&P
zn$X(|yXPoO{C0ENi6;}MJ`Vcq)&00k-ukflAwliVQ^x{=J}rKf^7B$_rexR3WR3V)
z0V$H_%a7kJKWeu|z0p&n{utNgOG~>ieew=dawv0|&((45(kz>uq7MtQj@0lzI=8ZP
z8`mHG;Ef%k5l0;~WIZ3ow_UyDqWt$-*dw3SCfs*luUF<)%v-(V(a!fJzeV`70xyX$
zHyd^-PcNDmy?w=+O?qq2tPNJX?5_KJiHeB7Z|?KUHdCgjR!B@~t~V@iSe0Zfbj9G>
zvT4)I=h@XJWoH(8+Kat-G;iL$rmy~Xk^8c5pR0U&rts99m+g8xAFZ-qwQ}vz%Udki
zow;svujdx1V0C&hRr||^n_4$J0tI80PNaot3%i_P?(voDS=nQt|5aJ;og9zQQUk~0
z_3X2!^9FtUcHw-1BDdnt&EHucel~ep{of<3nc+k0o}HRz$InzH-LG2~U0r4|>vyig
z8sCE-KK6e+`h8#diEZyEo?+#8=U=v}AokO)C#LdYMlV!bcjy|%ZSDCd7Hz|qyZf`b
z!p|!&g)?@pEqA`nC2eGD^L$V5--!>oANd?tOsITu^z0#r;vJ8ZYIsilvSBM_`>ebF
zkmI^-)q?Dgc3!m1{Jc%}rO3?ITPwTbTxJJfxEI?O7B{_nv&=c!C^?05Qw{VFGGzXJ
zurEPPV&T6p&2s;CJ?=4<i+ZcWq#0AX(!hIW<Fa+#E_N&tl3Y=pOmnzwtX^_EOLFj6
zTLpN(E?;(Fn&h^EI}+{R4C1q%3faqS)(=<KV&UXCe!Rw6d&M$;b3483LSOE8IaDUx
z-*;h=|7^47q?uW}{f;@cOS3g?G;J5D*u>pEO|kK`cUtrIs8c>t8@L*m@<_xN-c&s!
z9?rZk+l9Hj>rs>W-gj<YJo6L`kMtF+57OSAbaIkO?z5gP+2`MFNq_#%r1)FTMCF2)
zdy<dr3hk0UTsh;bKuE?0iQw~zF@fLSrk*KKeKfhJO>bgiZ%T=gdjnG%_Z<eaqjED2
zFu!<e%B*;Y`KajE6sN^+^VX==nCISe&Ahra+~C~gmlj*w+;&x8(!BHJRO4(zWiG*8
zp_(z9Sw4!_X7xmNH=S8*%N~5{=!S;I|6B&;cgw|JRz6>ztsmJZx=btAUE|~K(ADcW
z9QU>FD|u_}V|XufZTJPTFu@twI}fffXYT7cBr#)ASor$94@Yl`987VMVQrdUeela!
zqq$c(T)Eavw41i^<g!&4?a$XP;LFQv-f?N`(sT3HZRwqIVCoSOU-q=)It)J3bem_E
zh8upqSa|1?$f~J39ls^yFn@0r6Loob;zY!;;|CY!ZRE3YRnT!>p(wYc>XlEHaG=kW
z9h0;kUHv6E>DI|#p=+ckADS{Pmb3f!m9k2CFRp7L*Da5B7ihaEO}7jaxU|>xS85P<
zW;bh=vw*_y8B#xT4nOpK_Hdu{)5<HHi5pd~C>+y$7sc<nJutnfue#}MN}SQ}ou_Kn
z={{>-v1G@|=MB6S32R~%eX0zj@&a@u-gSIl6nm86|IgR^OwJvs*qfYjX!k<>chT9>
zd*3~q&76Pz!MmR~7WcC~7T>`+XH$Y`lJAAU<6>K`?qAcI7x7o4e#!c&4?+yPBoh^K
z`}ZxKdP(7dqDzgdjOgVLKO@waKY5#VWoP`JQkzF16|xrL*N%%xNPQ7KZ7TUHM_+t4
z>!pX+rW{}Pz$j_1&b!TX_pH&As@)OUn0(~u2J^NvACB`*;|oYIdFJ-Ic*nZJTAr5f
zBDS8hrR9ExVbV{R>Nz(^EPq%%Gh5X8=3<4%yPr3D&DV?&%jztieT%KPIWI&|+1x94
zsg^`R;@vwj@~38ZojSE4$7kg!lU?mh=ac`&uDqpU&GKLS3?Jj}UCS1gTs<4!_WK5d
zq2k^LmFyo&)cxjkefGQ+66|{B&PCfc$7NhPYnXQ^PD_|+Q09Mh&W&d^P8H9mK7Tt!
zrh1=Pwd0@X)rJTEiN1?Hx8X|z^Rbz&t{v$i$!>ErKA8MoA>w6acj{1!Q;_4S-#PQY
z2HfE7&R(;p;%Ifp%v`qnj5UA5Zr$e2y^wo#iHJ^BmcqtUT}!=##n+vj9GJ5<rZ)4|
z{`Uz|3a6j(#LN*7>OZ~t&JiiKgNC{$lY}a~*J@-4&*IPEc${D-cJiDB2Oq;_<K@=Q
zFN!)3^NRdCz_VI)&Fl{WorcT2b<dw_cG<)qqkg`5^{#F64@*_@sixYW+WKkR%!#@N
z4aaIutq48(k?FqR6w{XV`_ARvVv)O`EaW_Gj$KX3L5@Sgyphhgt#@5sbhNvF?_=io
z`$alzq`Scl>;Ik#AG$=V6kJ$sYnxe}jjAuSX&6{J?qOIbr8x7BK!gHomW^sVm!{*I
zm<9_8n<>V@;xlhOs@BU^ob>zQ)5-UAs+VmudiOzlCL_NMzv#Tr0uww~E+1K76S7GC
zxcL8%_D2l9OV8c^A(ulpZnB}o<0V&f*M>Mrwa;P-DErK1ZpOX(V)+r}$Qyo5e2SM%
z*KFKq>D##C+V!h!%@UgGim${(?$&>BSe2<H*PN4R^oG5E!Y7m8$*GK;iLGsCoNfCg
zB-67P4+d}r^PhI!;r8}!af46NRmBRvi+xdE+>c*+ZGE`2S5br4k)?N`LEnjx(?$x4
z8J~`QJG&z7nq{)>q5Ji7It6Y8KIs3cDZ;5K8O|=i9wL)-ZuZxNdq#R<9HmE&74|Ca
zshr>B8Ir%;@o|65&X@~=PG|obO`Z6X<JotaZc+AqQZX#5l11E|r!u(16EC=LJbCZl
z-i!U|=M7tgSfzu1?V6Oef75D#*E~MXzh5z)xn%A3Jh^_C0H3hQUlYx}XGNAt_hi=k
zC*@{mW_j^u{3s9B`E0T-$S%2Uy;V>!KkxT|?@8M20lvF97+*Z;e4P3I-NY>nj8~$J
zn3r7?^E-5dPxMVe_sq6z=j38#9<}TT5h4{^f<9jV(X1!&LzW}(=F|($lMhdnZuMrV
zES^#Jy>}@y$E8rw-j(Z?>P@{SzHEK{&*GOaJ_Z{&^vZNRzwEc^yKIj8k5oHm1I_0b
zo}9`*QDeYc$<!`Z?ec?F{^34}^afETuZuFLHL|u^S3c5UdN!{@KUt;D;@FurJN{)^
zc^+`oxgwO5aOz?l-=pS#<@fjL7aS{Fbghkj+xgA&m=CDONWY9s5V^d}RdJ>5jI?vn
z0w-lxonC!OBm3;8X71;g@7Mgitr${$WBS5{rH<Oa+Aq(3`PkY&-?LdUz(DTZ!kstz
zdCvx~)ZZd;Y+{5>!SPyQ$-M_eley;IuAe3N;#`ZjboFY+gPETj%Zz%SN|`1r8yGU2
zxG}Lv;`CAN^?u#cVyC4A{3v;S?YUEcsosGfX4Y3vDX#6jCI9EiU!|*w?~T)^Y%^qw
zUABc~#-1d-Yx}}ui+!u^X0Pupx&Kalvi}58;k3(3RJWYB`lh6D;#l~i#A~axo7ZnW
z_qBVk_P73cYj(aRq1u=8|DDobnrOu5#^&)%pwMwkW)tVk^F|N;Tqu|G-(LTD_Q8Oi
zagRD<_U%Zz)SlRK*tg$KuHIWCN9*mr-{*EGoL~!LK67<ax7afGdG{u4TT?BS9Z-Gb
zR;!T5t)qJn&N(L6bM@FEw;Hj}=93=ElpOCqC7M{6#2~1D$i~Lp$?>WF>shUqw?k*R
zB_zH(wqfV~S~aQXqD_3fmf|nxTr+<^{hQIt0!D6aDT@a&nyTVV%m2=A|IzYW@w(H_
zV>fd1k5n1$NXXJPN}jE`nB8}iLhiFWT339#{4Z&VmLBX$?zHR{yC2<^5nR63@jAn;
zWlWye<2fgBIzP%;tp74*UbFLw3KhN`^2&29n*z8$Dm-$Nf46L|!MmwzQY9JoR7kDc
zsd`oAjHVawt@6-4E-`)gIJW3A`^|2h<2x@^^g*@xwHtkt_paoge$MgMwimg@msRep
zIp(2vX|7-Yw`Gja1Xwq<vXuC&E<F>#!l}`1vG2LLjdq1P$5GdN?w=%D)O2gkh3vZA
zWStW0t9mF}wDxN9+&tdv4+9D~+0AOh)A=<|Y`?Ij#xc>VV#b*%OW5R@rbP+}&EI+5
zROI}d`Jo+57ql#y-Ur>P{vhELYu&ng`m$}A#&>mAb{YSX+2h5Y*XVEiOXBskAZ|&^
z@|+4W?<)K3B>_t3E@(Y2J1@1~Vxhp5U&|LPOY%@{S|9izGiQ<<pWy2wTN@biZSrH1
z9xiHlZTC&{edrHeC&Qo@ds+l6UhG`ccFOSAslQFZHCxg}C3bGm_Y%D&_Wx*RZrQw3
zmxArheP&+ls($r#Ybo#D2ivV#_MWM{`@nCrxzQ$9e(^YQg%78i4rqtHC{%Y>-1w1M
zN!VrEI%%0jhxaQ)RF-=#Si)HIa^aK2qtEBuRK34`S^#f_SXWKhqNIeqzw%DDG;WtG
z*>dREG#{4K&Ay%SG8T7E+Foq0zwx?HK_V`0qTH1I+a~@!vi~@b)jf~QGuemyZAzwb
z=^7NP^SxWhaBri@|5>w@!;Y4Hv0m3AX%KvygZ<%~$jg^XR-Nge*cI}>SaSB_A9toL
zXkDw=uxa7KS%;rKN(i{J#`oCPbV*n7>vo@WRy{SC;XH9aZ%WN;m+p5vAJwSrNjn|H
zQDAm$ZRDmLPnn?FAHTCaS8j^yuY0}6Z^75?NxL-bq!X@uPY}Jiv)aGs>R~M%KQDhH
zr7wo{&*qqPc72oMSa(4!$l&{-f>{gCSP4B;Kg$@kwCtSdlL@8|qBB-I>T|n2u?cJJ
zE_j{ICHyauZ}#7IzGE|*Ih~BN1lIDLm$+Ho60iKZ^}c^B%XzT{v72W+@MOBko@uSq
zF7&0rkX`NXi)qVtI~v!%$TMKev9_GUf8o5q`{G5cTUXdTKN4|DVq=eQM(XkFF=`XP
zJ1v;G<!HCK-kH*#hK*-DuY7FS8R_%q+^^@`mfWrWw#at1_v-L<UT--VryiNs^Qiga
zEi+Buc~?YuE^pJd<~a9WEsuMxTu%>AA?u+PM?=>d7s<G7k<?AD%(Z+ue>=-(*&gY~
zUwlez=9OBibv6o~f3WB4r!LD6-%qUE_r-d?dVyqPQBken8Ryhp@3!Xq*8e=ZzUBUQ
z4rQKG2`kQi3v1aRaLrME8GrYdEXRVHg**ZeD?3AzYIjUxQ;wg#ZpWip8@_zy`O@+r
z&QHx^ty|P@oe4MZ)frt~m|53%OJlj<AGxX@)(0=N<~EtlI<c+nWokJ4VZCDMYTh*G
zwJE$m1U8DTIUqS>cIoVE2Xnp{vVAv?cskGMtkvP}3iV75gKf`_R<c%KxbkROuM+$E
z#T@&b&zZkyU3sYbaINkg$%h$PtFk{f=PPdO>q*%X>(*v|vA(A#_c#B$cDEiEt*2V=
zgw=ic*LhEn`kj>YqwV6H=?@M?x(PJ}tM|7mEoAZC{Z8jmMn)au2A|nmPA9zCR1_QR
z<G6N#eEj2iL2_rNiev;_?loyJl(F8_Ul=dFu9?d{%}`~v{^xIUo9Ydh-{QK}CbmlT
z`>e*V!jYd-3LZVZ6}7p?%4^@Uhib)rO*?*CrytXO{9Vh2<GPo`E6w1A;cJ5VEtV*x
zI&A%Hq`NOK=Jxhn&esLGwX&sE`{wm!OHR<UsN1!T<MXz;OJ1a(*UC9wsBl}4H!bvN
zzGU$A=!A^gPqSu-N8VX5H|lqm;Il`zC08D;OtfUkmub%s2y^(h;zz33v4E5d&My7C
z%6G&@<<_*!y!k6oWrulan#d+M=Ljy_DKY#n<2k4G1*m1RKB}4%YVt_RZJV{4&>E%U
z{^G`MBHzw!X4mTYyV35B#OoDpaak|^O;{PaKvIFT^JHq5_QKv{IT!19+%-CO``+(+
zUmi5~J1sAK&Y}`|l6}n^@g1%U{T^KE{JL<D<LVy~S$gYzjhFi#<Ly$BzEF04-=~L<
zOtx+_ioJ7<Cr*4x-Y@%m7w7i{m1p#nW+>(E-a1uFutDju`r|k0_VW)n1#r&0dVRCI
z<>bD(FB~E-$>vrwU2illF8KQPwe^Hs=gZp@<Zn70KhMP7-tGG^>O~auX^ZJiT^_{;
z>ZkIY`C7A5_)69c)-YlJIW~2ZczU>&Z(+3iccJ~>{JfgC*@set76zH`{w-f)VEgHY
z@I*%a7mS}d;~ak-FkaNJV#jc5_KNtU66!IBO5MM``5wo*>-Y79Hx)U#90$3!l<rvJ
z+g!Js|4Olxu;qc@jOT3ij@gJf9a?qDnw7iIF=`z<<7Afq3-8CAzsGWn-)i5T<rX5s
z>}p~<=kp$IX$c5BGgBe=GPl!)z8f1pr^KikX<YF&nHQGv=&t4Kri((K#owtNyLjn!
zROi`1Go@!)(h*;hnT6QPzIa?zj{kM(y_sL;@4H!(UW8m-uti$R@`73Nwb@bX+wJ^=
z!DV|_%K`0(7mRTpT3jMC?|42?Xkm0S+rX|fySQm**X|u=juJ||#Q}P=6CZDiw3R7d
zS8uj&w)wu#3X>M3u8sY%<+j-TtMfc+_L~2i+Vz1;NoQ|DfzS+rq6!z?OBN@4cB?2q
zKDAe2!u{%0-z~>dI4AW)pZ;?4W$6wxS$T)zp6ZE=x8>4=+}2upPt)@*z4l<i!G{m)
zxL$2lW;nYf$vmo(W9LSZS#Q7If2&YEwO;wPs8smO)?nGUEY18&L$#+J_DM>8Fwf%J
zOXnG$9L|SNuU{8YyW?lhvwizEIGF@!rv|DRTQr-l<T&=7hv}eK%i^p*&84-SI*ts7
zn_V<szSqC_?jY-etxIPfQ#^K*EB(sC#GIH1l7H?Ru6)h5EcMik-h1~Nx6Iq2x_NHq
zr|Vn^8+TUmc{^$ZzB~5m$fQ=$16MyW1TxD>nXKWz_E)0KP$D$=obk~EA9%#N4r*-T
ze9XJXr!MigWyVf}*t(;snH>y&&vGb5HM{N1*Lvr7J*LvM=jJsT6aB|0rP{yt#@{P4
zG0?ByGVkZ~#*+b8GuA5Vmg*n1Tl@XtLhZ-vK3MwboQq46Saw+8-Q)L`Ys8OvY<=k0
zzTf0bw(kzdo=0*;pPqd5a7u7=x!rq&>p)bRuS0cS=;4?*jul0<qG_oOEt7i|=K1S#
z_#gkMK7FNj>rQ>)bq_ZAtm?G7!+beP`?C7I-C9>e4gM+3*mdyKm!0}G*0o=b+sW`$
zX!hLd+sl5*{C%y$hoyT0zKhH-*|O(QK&E51YW${cNx|E$S)S<m8C8BkE!lL}pHteG
zp4)woWLoz9ky`sTiHNX(%V{5UcvP!8giL0$ws!@Ur-x@){Ir^NW$lUmvPX{CRNOZg
zEL-b&xZ>iJz6qzSWTGEW2<KSQaC0Z?!?lXM${{{^v)!VN?xZ_kUZZr-_Vv7(Ckmd;
zi{ANbQwU%49=)XQEeenHTI<`p*OrA{pQKUsde4FT6A$j&l3$;{<HX8XS=*u+Zs!B%
z6ggJ?Z?D&|{dhu|<DU9X@tVh$n<ubd=C?U{L15*s<L4CDFrVJ}`PpN8d(E}czg;*q
z_yp!DKbz937rR<Qc$(x)!^ccpW@tU}cTV{KWqG~fdiKxxD%J6-Vk);KTK8qJa*79k
z&ot26roEZx%tpJp>A6a`MP6I3vYuv8E*klIQL=i_UG+Le(e;%U@lXCA>(<!EnQZ^#
z<b2=1^1m;B6ct}^=uE?(;+NZQ-<w+Z!@Z7$?N7w31E(wx&C5{_JQ`o~k9!Bp*QV_|
zg3ryF<u}iY@!#Yy*(hTRr>gw2N$kNY=?~w3d1;)G=HEIYnr9!I@p^+p5<l%f#LUuN
z=GiYAw&eMv-D2m9T3m#6y)XFM*Bw5)eVN*eX9}ffmw1<QEQ#e{Oc(s2bt2}*{nK_%
zj)}bUoR|AATYLV!m-zaKgT_-c&tKDJbe4<?UOPK)*W4YO4&`OadvTaPdXO2J$++d*
zm1ijzljiD7iR@O&{I<vS<-~S5hl7bpLaeoqikB#_3Ea_Pv~ppG<3sCT;?GMILk;E^
zRIbim(V4w&b<YYe-tMPX^}5^V|M{VQsV-@u)@qLljSUN)H%vRYcE_c<=liM!a@sby
zi7wr#agp!s5oLxQ*TWM&`i8FTGJg9?^K%fVnEc(H-@o-QEw%1jz`4RBJia!v>U#9F
z&2evE-b^=Jn!dt+$?fT#5pII-d~4S_EoZuQ_12k~+pjM3JhMyB@_yxJVcnQrQ0ZKJ
zt5Z9#Iy{}DXP)@6(<@jQ0vzv$7^JOc%jU}2RIp%!K!$vY!JXp=n>)(8i`^&o{XUpm
z=rH~016B*|?Y2A3=3Vq&IR9_;|K$GTJJ-1eM6Fw}+<RFZ3)f%A(+$h+DVr<~(|&Az
z{z=IDn8&p{j&#;PzM;P^i`T9-JDdG^ucz3aR3olAo~FjhIqMdFw@f?FoqwTC=ts{1
zp_B1P5;HPY<~*FbSKVg$QGPd-f5nqajy#tXJ@3v^bmsDumxW?S?bx?Hwws-L;k4Gd
z_}C@3@l4O=Oc&hWHZ}ZUsQ50oZ_c`5JDF4NUY?w6)hSe#Tg6vZGwE-j<Oabw)<55P
zzAszVbnJ@jr>=eT4i>KsUY@>8+pP{f{b>W9{ycfeWuY}cFTas_OiCH&q381E+tSzG
zwh=y^FlmSWo$EVJ#%dJu2(c=LRIZYqQpjs`De|(~&5gRz5B1k`GHTs0`~7k1Zf<k-
z^(l#7%UtI6vRHnuH4+il=U-}b=+3frvdiXuZ8)>h{PB?<%ehYz!i}XG@AtT<<%&5j
z=d#(Q8hK?CXOqcnrs+l#AJ!dfEN}5iD9t!~cFN_fUttpc2}v^+%#t>i`1*jk_`w6g
z867hh?k(Sw6)IbzB2h4>rmpPn<{djjKFa+#{O7yC`OhknaV6S;+-p|fjJZ?LCvd;8
zMZs_V@1l2Ee|vH_)J<sFvG{YytUI@5ZdR+Tx~6(j_mxD?l$E=#zHSxmWWJWp!)5+7
zU6XymJB!eabKyGb@0guzd!9x4e$bQ<l&rqn7Gpe<_xg!7VOeKN*(H)?bW42`_ev^y
z#9lY5T`9^{vQt>kXp)>0SM=?||Faw!ey<WeeSzono|Ks2-*!#kjI?G~J8*mR%Svzt
zr&?btaQ;%qH<Lr;`M$<~_qJ4?zUJ|-KumG@3aR+KXO&M*a6U?#RhT?$qFH{G-3)cs
zLgN{lJ(1jQ+~MXk8&bHQ39(eql31`<{r2MgV7qSbi4*&57X}zi{%Ugj+&0_YLAj~U
zyK=s+`l2Iw-)aM&X3Du)rtFDRTf`o;h&6lMJR5I(W#&GsO$QkNZ(>UFzLhxP)v~3w
z?fuJ_hR1mSio0_<W4YMdZ%i$3T8q<`eT|sx#d+lV-=!=u?-o8gqp(A5c_Pm|pKJ}`
zJCz%6R=j7_S<K|eYs`LEas8e@m%b$1|5{vFQC?cU++F?`pCspcuc-!y_kYsfKXcWU
zX~uSI=USf4(R*{Fd$tGXhMyDp_q3ND?0t37{j$xbyQYu7S)Pix7Vzck%(b^KeX$I-
z+#`Ky`u-o45^r98nH3%{eQmqkFDZx5Z=y6`%+M?pVEcKGUH*`1&t8UkTjsyvnDehU
z{@2ehyfc=lC2fq#es!sM_VtZywGYiS7&TUB`W8Ra_1(?M@;;SU>|Er8YinZrgBGfr
zKKK_J*7jSe;`gucyB>3w-8?h<%cU=>#Y%t9B}YmtPJ8t4w|vK6BVqHI&&}5?juTwD
zt@+-`H=VIF=e6t>E%@rbx;Vn?pzGQww*S{3Z_kfi{g<6@Y4CBrNxj*Tt5#-mwR!#t
z{9*R6rAuV(rem(XJRZ_VbN_Gm|1C6MkmLU=@0I^9|Mx%e=;(T;O*2COU0c7b%l@bQ
z%QLr*Uy7Vj^}FNEtSz+}*FR?-FFwCaPAE_(YKzX>J3F=4On6^+efQ;byWcw(WNyFr
zsjWo+<;mUFd`tg-^WHD8QT0(9&;9B9|7`v8BUt+K>b#2Fs$UnE2kcTP&^TbA=ec_V
zr?&2y=pCzijhh^|$I3igJY~hFYysAQ*j(>lPyB0DYzzJ$e!23v+!BHJe*`4@n%J8!
zaNM=c4h-vITwM0;w%&}-uG;#(`PIj*gOhVzcfJ00yYTy+`FXz^x3@2?dcDkdhorgk
z8o@dJq3fkqPuUo^%wxsj&^41Dd{l1lTRQWKzj4^JlgqC!@1CaHC-UuhzkCYoLe8kK
zlC!&7J6MAx(rz4^v%~Dtw3y{R*@`nJT@+Yoe%<qw*RsGnM_M{Lh5VYCzu)`Z{_@60
z<sFBWzBDddBF&H*5pB0af9Y#3&%h0mQbMJX0$ypspVu%LCon$uG4J`DTy1qJ^Vcln
za=%$t$zfJ}x_>60ujwm{N<Oj6KXoEgrJ~P2>uoun-u-X+TaRkw=FQk?@b@f}ktb8T
z_H(o4X)FiYq*!>5T{w7i6C>+nua3{NQe;%P74MyV;62$}z%R7IYw_8C;*r0W1Zz2_
zyk97}k$cB`8G|jnQ*#co7wkVYG5t^c|GVLr;}^X!4BH~|Cu7ap-de5r1yhd)-`*k+
zDC|)qRiD4k{`<UjAFq8Wvgg=+LtaT<e{I)0H`Z)B*1P??f;g)79a2*M+kDN;FU#-m
zwKtns_nABLNp(wXpW}T_@5GCn(-mAFG{(K`GUj?_s8}s*_wkyY`VP5!yVhLbUu=5!
zO<D`DzsRvPqp8g9)|Y3c&r_<qu!&*YO4Z(tm(KUDe%>N};#w^GLqWDchtMUOJ1k}&
zEIoFIb<Tg;mlB<&J%?W%5e;3qn^V8PEQV?8EWde{bN34C^;?`gG4=27y>)-D*Z&ot
zU-@k2X|<{gQ~6lW&$KLl_NMy&?|a|3Z%#jd@BjPjzfWiXv_C8nf6wRN`8}^iwZC}y
zEb*Qs`c~;x%#{b83QEV0IrBY|h_W@?S)crP_rq9iIX>IYmg8nkktckzW4>{Iw>#8&
zJLGh4Zkwb;l7Qq)r`3lxA6%2FX1RT0WV4Rx1-0|@O;^mgZT#|?;q1pd7x;fmUcTp#
zHH&aekJ|DnA+rRRtZNWyKKJh?+ooA@5?!K^5h*dg+BIBnC$2L|yQI~0gMaeJRP~MK
z*P3UVC1;t)iD|4zvX9zoCy{^GRHrWD(88>q^BiZ2ZeKZ>QT|irnnEnI&Wbj(OPmfZ
zuRTNeO8Dl9wpZ-%l+57TSku@1mgUgl${9_*v(4F)7kl@d78K)W-6_D+z;wO4;@oGS
zwhauAq}S<X+zU(E8nr8fb6WFWmfA8`>BZMxCpe}Y@(l|(xwZ21vt?Bhz78T%%OC&n
ze}8Dv!`fe~tJx|dstTqZh>_a<`1PmL>yBKyJbl}wmPCnTYvjDI9u?Q;&b~M~dtR5w
zosB{3_|J<MYFs<`=E{P<UmG+Rtrg^RGu;xlnWMgD>)SJq+5tPZR_r<O!F{2tn0`d?
zv$#_Wmv(P%-_9xU?al3O)|K+U66>1Q8MI$Kd3kx$L(|`rGjp!qdZ+$7&^frc>f6iZ
z%5mCE89yZ-2^f8JT-h%7W5wj@8wA*PC9axlwy@=0N3O{0HLf478eM7A-z|0TWJb(H
zc|obd`v)g2TI#?$zu4k@qD-Mylc3tMhH&QIemRx5MTxN~*_#<&ELnE#iuZv^)@-BV
zcYC&orUf*f{&M{}`%L54q1^%kTa#jb-)QD~<1q8}sjKf)b(d#tbM8MSQzC5q?eNx&
ze06T=D;|wMG&C<%YjSb93rDi7z8Dc-d{t`_Ps!#xsxKRl&wCg*L-d*-cbnsf<rnAl
zCwZ=5jemA-{(Q6dx2A7>AsP|%VmFuL-%qFYdJiqD{{BXB^Sx~g<Xv}g%rto@$+GmH
zp2@*l=an0$Mp#}uI{l1C`Ss3{r>~@)jc*yPRQx*s)xvtC(~Q*>A2_16Jv(*m?d?m4
zT)BhQ^`?He->GP%==L$T<$L53{e0$mY1f^r_`V+%+m!awt5js|pU%bZmp|`5`nK?T
z*gWCcz5J6)G$npnUOwQXry~8xWy#&I)z>cP)TTbTma=Aw^MMOert4hGY%hz7_^zGi
z^ICi(n^BP#<Cb?>ma`IG9I850el`Bb?}o$Qt3@YB?Rlhq-=kUn=R|>HzS6Q%x!+21
zbAxBKl*Ko$n<vqIn58zqu1<PO_m^KO-LrUn0~GG=`|D%X((qxO{0`k+uhg!7|8U{H
zGt)xFH!Hca`Xhondj*O`^WF)*T=peidw$0n>6nfVM(Kh8#cA8$`A$`gHOPH;+_2^D
z_r1T_FLh0w-r|s}G%;???bn)OH3|3YlDbY^Hk_ipRArZhjLNa6e+sOcMR&dSi8r_q
zobKbt{(ahmRXc^gUtXIL<aN+6Lt<L?Uhdn=&K*d)A@D9!%k0^?c@wYM?A6qt^Lxg|
zKBIptOjY(K)Vw>LFlBDn>`Uis0s_n|yMEuiVU=IFPpwhVa!bGoAO444-_QI?zx=!I
z1$(pEeCLXlAs>$I&APkn?aMf$?yu65*?mNKLR$<ab<RdG9lvo}<22XCW3x||oSk?0
zrOK(sO77=NxmqskF0nK#UM`lqx%KAO$G_g}EnlW~?SHF2>-^K-^Ly_z_Xc08ul`#4
za#!oxl^gp~I3JiF%=sD9vaHp-EnC(1gtr(|m4>AX$0Z@Tj{*S>y;5b%Hhq!&=TY3^
zxFby4!QuRs{V!S<a{AtSCn<7t!$hUNMBBb8-`8}0D082g6(c1o-Sb*)!iiH?&g578
z{@#+aChJ&N(L$c5P8D7krXE@>`S^^GxR~;F_kWB6_nTke{>#7iAk(pVX+p=^^x}6m
z&9dsv)GzT`cx|z_`I*Fm;HdmP6Vq39szgagUlJ9c{7kBGTY&Ji<^9QvW_PYB?F&&f
zYH|BkqcPK_V8-@46NRTt^HI61pu=;^-}^zlqG#w4<}LObrVG#inYypL<yxh&TwvpJ
z4(&Mq^9mK$dzCiKf4(t8>avIVO{24YJxZPb>((!yU-zqP_q$!M!=~)l)!1<BE$7pW
zkM;lG|NomVT9dcu<1zMk`~Ux&9cROo5qa?9V)x}j{<l5%h}X6K|MFG;?&pL2bss+S
z+kUygJLScUfBy6T-J4qfT4I0vZ2ha>y<=x*JdU4rn)~;sdykLzZ=bmE<BjjqhyQEd
z-<#Ab$CrHP{MO|gPMYpN=BPHYy!!R62{Rcy%4K*SE<3WSMM#a0v2#Vw4nBdpPtlQV
z^Pk^T*z(3-Gb|wB_O`~F1wYK$ci!Uj&)oZ9;Tq3R-kp9uUGnb&bdz`glfN=WIz{I#
z>#HSgUaR}sqgFOCwM6Civ}z<96fzVrD87lPR+n&_b@6VBxlfd6A!G6Lb8egS<_Kr%
zBwF|<evQ~tz}SB{plHI^iD?z@{~ccV_G<5nSq*-j7X|j4%49@M_lwwY@!{(rhBsab
zN{6=3ES!5al=IYGw}qyEkIk?7<$0`mHnZeLy<<s*ACI06{vYhWEbk6u$!DXCTaVhZ
z-r2f5p3}%^7UmT0boaB5U{pb!My`u?mfCFA?t+JnhWd?<^qiV!JWFL%?AUng`J{~{
zn(R%pbc|av&stUWG}I-v`)tg-uy<AkzoY3@IlH5(hvMC&zKgG6&gy(Eps;SwuTvXl
zz0_Jzn$=*zQTz71=qt8k3y;?xieP)ib8C%rilcS@tk9VcXY}7PkPyBntS|jC=I!<y
z4jdc1n<E`H?##6aiJ87(9V7eeb!X<9%CptvNxjKCp47x9`Q2)!_FWyBVArotzFfI{
zA(u~mX3@SQLT2`BI2QLY-uU)_JuW(aGFM;YahYvdUZQG8-3w3Ow>8KtHTb>GU0>?;
z+1cA$4b(Q*G&O%x(d%rE5Z-dD^6Xv###crG3vyK$3+6`b_72nc(C&V1@grJ!-ttwy
z=4PI3s(dN4a+>G{`KlaV_RX_0W4@j!Gk;N2GB;^%R$=W5hWWk16JCZgh@V$d-EiBP
z%|s%{c;>@dN4F}n%wM)lti|3)!f^YowrN+)Yl7nDZ9H}^iAOX;%Rgc7jp=%En_~E;
zW$$8Ld4u7*MEUKW%pIvAN;Z>sX16rYw%lod`lSowQIY4;X6t-|XJ>EFn&Y{3&BDSM
z)~Hxd=Il2fsuef;PY2)q`D}s2zFYk7{lnwyOvTO`8ypCI$rCn_k>$|lC9~L^FTZSF
z9`yahWR|<@JyuVjx?GmS&V57At4k|bgO>UA{xIILW~<2_v8Aref7oZmwESPZ+l+Pd
z?dH-2%x$|5^hE4h+4tVR`RG!&Lzkvbd)6w%wByx0C1$D2n#R>_%RPF}#?RbyGGp5E
zEwSv)ZW}Cq$CrB~ZxE?y3*eY@T-MWZL4ONx6u-u1#(CKbPu5N|c;+?Z+rRSt##jG7
zThFfZZ|C)&n^s-<{%p1Y*T#9q{}Mk$>&)KvX3~}?U9T4(cqXM|y7j^HJ)Wg6JKg2E
z)wWFjrFvZO$Fqqm4%hyj+kSn??sqi`1@YYT3bV}j{`;!(GNY5BdV0&t_C-#qfecz1
zdCPViooMo6jnp$Z^RHFU<9*j-eJAG~zaL#X{_D-ny~5mTPD+NUwHK^|_idLd=)d&*
zrTYBNy?4_8D*U=AmHaU&ahv$j?yt>JQE3jZZ#);*b>x`EwpXI-2t%?)qQ^h~ZAM!j
z%I?in(|l^(*=p0CV3<;7S#VKB=#q_pf6cn5i#@E@eV)>`<J`f3&6%N6D;ETJl>SL9
z?TCN(e3?{?(Rrtw^}D}?zWiMO^ZLshifi=NZ0A}kc*kBpZl6Uh$LSaU|9n0#xcJ8L
zd(7c8^4|nX8R{LYEuCf+tj_Rt;^m0)Kp|0OmeTUC$Nx=i{{F}Kn@i$b*=oLj!i~?5
zS{S`Pv+>KZxz!tkdLKON*{xbq$mwded!b~Z&}Owu?EV#7l>~)XF)*@}8j49oZQT@V
zJpXKZt91IB3#X@LzvDF&ut`{Z#!6$}i^2!zE*9l^tF1Y~w0Q}~cE|Gxx3;hM5Ma<b
zRH`R@(uXmog`r67l#9X3HCtQ{hQ3qMV6ACWIrs0(stC3_Jtu|im)`8l3^;hLwe>~b
zojuA|9qhGtyqD>cc^-0Z-fG7aoljUe@~>59WnDAfsr}Zj&g!h{zE!g2>D@uMzn2T!
zw_FXYQ(EB?5gXEWbNcIQF)4%At$XsW2CXqNRtjt@F5nlqC#q_&CCxW>gU+k$w@a@a
zl4#l&X0vo7Yxi`<^OLq@o}CpEzOGxRhN~;Oa;jsDVXQl=&oKsR#Sj0!@3-g{{dno?
z_4xlExU0hrejF0t_n~qAkIwl&&Q#y~JWqdZ?Cx)$=Kq{I|0gr+0$J;_7?!s;KNr2L
zd@|8}UG<-j$JZZSy8Ba~^}CA2=XImDWc=QrwoKpDt>tU+_B%zV@0Q=Id@ikaYuDdz
zx9|Vjwteqg>H5#+^`8}we+#Nz9FSYP^5dR4J8$?02M4pi+rN~nQU31>_y6sme_mN`
z_tm=k+nbr&^X~5Q4qqSl_s#yay#F)b)gI-tWiph=tXGYa`xY~qGib)gX0b^Y1~upF
z_whEiIXe_B+Z}x51xw-Ng4Bh|+f>yPQ-U5Y)aYiu*y(WOMew8PoDq35|FSeEKB(An
z=3>6sqE8DStMZ3!HSN13|9-{>kCT~heMZNoUe2nHSGzDNh_z$VCpA8kM|L(0M%NGD
z$mu;VBcOYEx%;cw<7o@sviGmqz@gdGRy)^@Gx_w_)*};nlmtpoRUDMyEiT}0W|TSR
zFFfV0gW@sc9ojD+=bC37v{hWBe*B;-v;Nf}eMQbg3TGOm4!U(LJNS1s$By?+k%E_Y
z8Ob_o-*=3kI8DSWhU0Lw!+fESCzhzyWL|eQlKo(O<=%vhYYXn?&b~4&%ZFWu(QStH
zX~i|%?&9lWkMV6iJZDv_*^j8+DegBUj@)Ts*tKnDq4%@9%zn?Vi-sj!EInysw(B&f
z!Pc<nZI<&Yp52l7_h!|JIW-2J8LJy6Pg9twx%o=w-;U>JjvSWCah-g-*VLh0x%GO2
z+m3LPpc`iMG-G}_O*q58urOurkwD&WK1zCBYm%1txqS51%?~aVo?L0`Su0^$pY?FI
zy06phw$l-&$w}v24f+erSMHi8@>FH@g?fATTUx7_vL!;kH?gnkiD1uOwC%E?=7Cuz
z3hd8|>_41pyuIP2PV1}y|MdSH#^298oc#CY^Sbwq1<Pj`ZMC}-=yl=3|C96ocrKY{
zsvXX;<&ki5*zL#&3!y@O!EmSfiXMIM-6gHA$1QaUi#QSSL8fV?<5#ZSr^k#h{MXcp
zk8<+LtB}oW+_Cq=oYwr?CvRQjom|1<9d5ogM$2o}rK+0K+6L=ia9OlCXf%hkTi@Yb
zzjrFr^t+j#cd1`ie3W&jD1xhaLfa;5AJ#nU%h8?d4_vxv#QR!Yc>9SI#^rUYg_+C-
z8q054U(Sp%(=LdudM%yj`|@P_rQ-HoK`&K|jT*h1=kBnP?U(X;C;B|9dG)zNr>2>3
zEe<&Mi>vvVr?KEBK?#jJ*&j+&uie^t<VT2MTip!ScxC65a^;uDBo4Wo_dML9IXTE*
z{t*91uc)ll=_Tzk`-)0;{aK}ba>KRrwR?BO>mB<PI;(8M|Mx$hZQtNi%FcYPx9!Jc
z`@fqVneU2oy=L1TUwL%t%l&n)o*#%VV3;GBlrORQ@geCe>skF$-FKwUvXk)Lbf}Jh
zods9UV*4+BTar)yx$<kJ|MEx`*NTUyr4;wd|BQI`>ji(hxs;A!TDg|nh6xXU9sU2S
zJM*$zj74JFS+8Z?D^`9#%FO(reWOeLv;Kb;F%r%WB|L9#3p}f+d;jjP;X8M^nuc!$
zlFDVeI{%DT@EoyKx1D3bti*O`ujboA{)XDT&llcYUKTbf?2gFNokukqt$tT+_%zq^
zE<4{LnWRdSlblV@1xyl7J!!jgBSd`KzRM4mHyxM0U!u+FYULRpH)-D8J?1e-_-uBV
zJxZ(kRh^_Sb-8Gs$dN;(5;0;2`{&){a*m$4Zr8tKCUcn%Nt@>!xtm`YRdsUJmG0Sv
zvYkn%0>yIf@8tdNrc-huas^lMX)fEx_fBbdE9(Vzuj6_4K;Y&#fek&5cbsZvWA825
zxHsbc{jdM{m;HWME%5!AGh?@>ip-8bpR_N%On!So?9s23D8UH=&5wDu*!6wrb&+TA
zNo{%8|1`x?N6T@d<D_n;Nqj37Z2quaZ||W$A72Jvwod51bNK(AY!<09_I1IRm-%@u
zz5J>vOz!oeY=+dvyls{@y}~3`#(d)GeLQ2MM!<{5OL-p5^4_Lyw9!q8F_Z86teF=r
zH91$PZ1!n9v+tu{;B}36NpW1+d$gZczg)7R@UTR7`wf8|LSMS;7H^wc{&DU!!}C@?
z#b5e`dZT-0Yc|MpoZgn}%Kt#7`n-kvPsXE0(xH+MDh};Bx8CH?PP5JDcpsE>=3U<;
z(R04^BGYQ=&6b?6t$L=u^uD~yfB7oe2hS>^ilw>>ckn5y9PLYxIdp2{kL!jX%xx@c
ze#%{cGNI3Ab<(;!PvX~c`adk5__ktZ+4;G9t!4jz{qJ{e-;{OVcWo9jyCdHzeBkV^
z-GygM-y|nb*3#1YKZW_~;UKmL)%&9wQjVNCvG8Q>BkT1?_ddRUuB%o_S!?InZ2hKf
zz5I4*AMRey-G28Q|D4;0xgxpre}8{Jf9=wyrU&k7d6%>nANc&zzy4Qv-OuUuKf~46
z-LHDRwtS*UMnKyC=XLL%*L{!Q_55D-``W*y*JHnTFfr*pQq8Y<EdBn+@x_%d{q@s(
z^#4Aw-}fu1R=Z$tg^hmtzH>*fiEiuoDPvLa;DFBk>b2XpZFBd&xwzl%*DG$P^QR+c
z*3YlLu{lT0Y{rpu&U#z+2iW&B^GkY8zP~%s_6*Of$v;}Y9&%QWlCbBw`$eeK+$7hN
z^%MX1!u>3t_FVCjI<Q^nfX7V^)xaxUj~*lo39sxl|ES0{`{(uZg}PQ;<#PA6m-ITi
zR`f8tngzti-U=-~{(Z5)-o4i4K^ALf9$sb`6Y@ad&|lB9-I47gCbObWcpUr6EF)36
zBk80FqsTGeTmh4X!3CK?3R;aDU#NUrKJA~c`JL`*|6gwPPZo`m__yo)`uk$+eZjpx
zCI)}^shm2O{dV*DmIaS%e6qE8`edzy*t^~pE_^vr!&r=8SC_xfb%)sEk6I0z&FWmZ
zY$m$uI2^L_z2ajqdvfEeL%wVW)BoE2*&{2wUn)fD@a*pf;{4Iqqh1Fx1n*~$S+Hk+
z%vUq<*v+!mWgmH7XZB2JiQzS$T*!K*O8js^>#^Q%T!{%HVLjbewNFx-I9hhcb8LSw
zt!Z9U-@i}kUxhbEhlT7sVff;lKziHz$KJ<I2iV+bdzt*d@$e5ff6w4&{(f)IY;SL2
z`n{s=onqG3Hz!uObyt_YSHAI^XV!b=m8@rH_x$L)yW68G;SZM>!@GVL$u)sj?k2uD
z<k6@eWAt|VPS?9#76;}we|~o7*{;0iiCrNlS_D>}x2gYm&-mi!`XFUPR|B(&p8d?V
z9W$6r->If#1!u2G5Z3TrY;={aQ2fHSo~}HPw0T_)DS3kJd$0fCNnD>6uXyRp2`$5W
zU#@LmQa8!wPU&^!ho>^5n=@uUzHsdOqMje!d26g=IZn;%W;w~0<9@)H`HT3usA=yi
zN|>K(A7Vdq;{E@7^MmJv@V<}KnXCJ<?fQPjw}(ofOk{uGyVbf$;Yw{$xYSEaM;qzV
zL<P<bVns(-3Kzd~k+@d-j_0KEF@Y7c)=oU)-5ncJn%-Zsuu#^~BIrQ4#z*_j8rKBX
z15WLmB=>Ul{r08F@9xZe$h7O{&gaSeZ|?6k)y<RkP>;MX`1wZHX@*k?ucCA|y?v{)
zeZiq$)7I{8G=I0`&DN)@!<Lrsd+YmB{QvFchk4&jw*TGv<>~(aT&~&je)c~%_Ag((
zZim+0((~I7DBj6Q(ql`0T*my5&nZ|;CvIL|?cv!G|If5!-jr!pe0(lpT8y%;d~?dH
zSIS~p_lu>2N|S}Trde_@yiqOip7SbyrGI^c>hlxl{x008e%A5VmGiYmXVul*-cERX
zv~H4HbMVupp^8g%kM>@j@_c#0XB|!F2kG;9BiuXWTLm%~tec^?%e0_m`xo~%bEX@6
z(;nYbQaaB4OX2gWS#CzNZq(E~+nbki?BCaH&F^83hvaW>IG-1jS^xZco${u4q7K$>
z*8EMvcQbz%@3?*P!mj0&i)3uF6lQj;>)u`V#@9B*eb3Lc`F{QOpJZch&f|``khN;-
zUXhqWonvqIe71ehIj8!~#p(v`n=cP+P<r9L?&8sy$j{$v9@M5xnln=>dRE8O7oOkm
ze17YZme|B*8PD@lv7$AXDeARd-(Kc9XXaJ#b$2^065A^O`=!5tw1xUxmh&QFOF7Hy
ze&@a0ZJf1Z%EYN>t#pqIUizPQy6hX<A-x@eOug4W1@ugaZcJK`VPm>U^W$k7`HP`b
z8IGqtaz5R;JeX5eq19g_Bx1gi&f>if{`|iG`QaC3j>7A2ZwRb5{wVaXTxX|E?K~EX
zMQy(?DTi|h&Y3>Xbkp`8n~b`7jMtq*ICj04>wZvY#UFmfLgkb3!dIIa?KdA#eo!{Y
zeTykqq2A?GZ>e^5=f<!)od?JEORdi|Vs2$`-4m4PYdxv@yUPc*FUwgiTEttW-H(^E
z?g|UChzQ|Pi$5LGBU54IdAFec3;X@KVrOU0=2Q024ly;qw#==?x%IE&n%#RNrmn3v
z<C6W!=Q?k`df6G}gr}dnJ$4nS`7X04&17`VvK9NWXnxZp*9Vv4)+|*!#}MJT+csrM
z;;uD2)fBgE=uet$z^UJ<uXW|n;)Bm34qIG%<o!(JOQjyyzaq;!la$}ezCYOcaoMA~
z{o*&?9S)GHV*9vrQpG`5?P*>g1Rwmqoqm4y|Bo{_r`gJG|Np<{=70O|zuN16wBJ^{
zb6f4*&u04{&GUaAV7L3wYMg$~r0&mS`Txqgl6A*_uAKR4xBd^tFQ=ABAJl#K^v>t=
zy$|De{VO__A<dPipX054ZvT~U-nIYN&+Wc8m$UKsw;T3}8UO76iq_oH{wkUmEnsav
zz2)rRSAAPPEVRCK%SdQ;aR&3&S1IKZrV@9!83S&=|10G5y|Un(0N3qFw~OCTYY|fs
z?$i(yXE`EgJK>_>Ps2JDmYFBglnm_TIvUQpeO|QgO5!5@eUmvVKe%0};c+~uJNXo+
zeYIqNWwEq`@zs;RMIY>#A3uB2Lp{|Qe?%mktWH)G%OzQIT+BPl>YKZ{al@}_^T~?3
zCLRZz)RN`jC9GW{y7r1FliSB<v-1|&IfhqFJCl)qc+c8zd2?o5?w>jF(AI{HXVnT1
z@ffMSy|bG+yG1JVPU@{&9@2XiS`;tat**Sh^(8~0W&6fcQ-qYCd{j74Qhy>LV8w$8
zPiJymc^V+=a#~-3Y2G@=ISNKr0#_8a8GJHOU3RDEP157!)rYpOn3}?2RFKtU{qg5_
zh2o`)#2R}tBGz+VcD?f5K>4EGoqZW<EVq`5>+{;&=yQuZ?anf}IIHEqDM#st1OE!R
z_jEYlIyn1Fg3}F)(oZfbtOZA1`T0Zpd7fLw8Q4BcoGY|7zKD01$cxE!7Z-J3nispf
zgZ0G{KiA@@uGyVpJGuCtDjOVN?_1RSv>@8?Xr8gx+@_stRUglYIyduj)X5)LB+lFl
z_P3R_`(k8vs{B*6oOjpHg|;l^k^5>m+BAIIO!?gzPkiUfUo1D{i)d@;WA}rXCQnGX
z@~rF2y6bUgjCb7f-K!$|UdxC7LHoaM`}$}re&Kq##s?AU@xM;(<zK37(D=}-c|q<)
zKhvgl@iHq8#J}CK<DJ7|y_Q=+*Co@|&Tiq||5JMYF{U8bsh_S|%32kAb205o5!sj^
zp|at_7q-t_9mahI>DRsfTsB(4x<H!EN%2G}ug#&<fa#MSCac}Bn8jx0f7pgw+4$PT
zlUy<~?-=D1OL*RyKAyj3s$q=l-d&7ymo7WL<;yGWbspdA-)6rQ_IbE+Yxbqg$IC7(
zh(4S)W9#LjK&{?JO|#~^!P)a19$cK%6ef9HsP(g~Na)^Qv%;4@H_tuR+s4UQo%mSp
zVpe9>j}GB4)^S=QDc?>nI>uE!Peq=+?2V7~HQUK`-zLlZ-aeu5Lqn`TwOee-=`daI
zzYm_z`&+%BcE|Zfp3n#hCe4WK%p~34{~pYfeR*&9I}dNMIwh9%H%hsT{uHik3QY1z
z`y<tK%{O|B)+0BY=2Rc!W^Oq}mNOX(ow#R8oPY2x^q|y>*Y+)<J7lIGd#{!|aiZwo
zncbfaroCqg6Pj5v^Vo*IOYwRE)_E7%l+x~V=WNM;Ch%rjZlQ0R<^BUN6*eSo`~SRh
z*BiU%Eg}16EDY@KU$t~arpmt$kK^Q$=SyE#J}1GSrW2xCy=~SG+0AQ@Ha_S}T646<
z>}B(*ZE{JKWp?|Ouf<1wddR;|fA8;Y<wF0<W<24!eL1<`e(t>cn<notPm<jr7bf`s
zL*wl{@9_9GRrWh|(<)}|ez!~fsHmiBX0YPP?`owQ%59HA*Y8x?E1#HAbo<H{PR2+6
z|KDt0Qe`LlxzK<AM_%*gx9|PcOS1A?zWe<?^IVq+cBQ+x(?nY(l=&DBEc`sHyZX)S
z`ya2BNF@e~dx`QHr=NG6S)^3^R6G7??|Sod_ESZlzqoJs<zZe~-+|K0^H#6W7IV|E
zY3s;dll)I>i_2P$8^^CkHm(p@88ZD^(x$q<PesF*?N8A^?I8YYo7a57`Ayav55*su
zz9TY%`+Rdzi$LoF$vMW|(~`m$oZrxJY2TqJ!)dCbv)8>YYuVadUC!<+rrh+(Qfy{f
zCr|Cp=WPqV@4c`%E#tY$odY4Kcn#lq+&Wab{8LiT))_6;sez8ERxXF8$+cMC%|3k~
z{rtX;%a8wg-O0?~^K{ymBadHS>Qv^^FFRawQ2e~PXus*2ji<b9)ec28Hk7Eku6VuR
zwX|HVj-%n_MXKV<^&aK%3#f;+2KlCToZ70GVAPdh)T_d;HE)i8c5Ub^+ocmNHtgDx
z`*>kVjCf#8SofNh&f9N&y}O>P?%4M%gNsp%Z<jJo?dU$oZ2Uspk?~-Ai^7tl9!r~k
zGf3&^mdfv1`Q;eL`Gy7OAMfe;P}<Lxy{_|hVbG4f5!*Lxt31nS*rp^RY3vd9aHsj2
z)0KWn27R59^8fe#s|O9htzNzQ^|rrztG}PC{qeAU{dL_Q<2|o+^D9rA@BR1d`u>0S
zuJ3(U`u*=E{lAyiXR=m(-+lk@_c=Q+Z#nSe@B6>^-v6C0svVZ|Yx=vHGnzSt&GPQ-
z_;fRUeynZnuP=v1jO;Bx-u3=lYndFgE$8NEewz;mdXH(YjoDfBIR5|F`2P>q|9iFm
z-=?<<TmI?k#IJfU9$#(wxprmYzx!oxMYX?d_<LoASW0hM+M?9FlKhUt{b$VuyC<Eu
z>G#cCEN!#7<PzsbwV=D7*6OrNTl6_@z4MsILC0#gl}Y!%st%UMX>li1DvEafeQRc1
zQP}ajC)Z#OC!<>4R(+1%<C|xuG$~HG@I(Aj)*CMa^{n88dr4dDJQT7xs=j1$B|l$2
z`{ss~9f@0{FYY-z*IfP1fo+pHGyiUuR%TnWZk^H9#i_5<BI@+nUDSO(rL18M=9seX
zk$^>O+RKOT^1WOyj{RdPPW<mT+f%AMuuHl*^30Wg=VsYz&sFMuQ<x=ZaZQuORbS!r
zmCQR^%>qI$dwo}n-XS60tI3iced63!L$d?%{O;WovjPo{K22(w5cK@i!%K{h_i%5Y
z8uQh*!L^!8XXebpN}Z-xR+8-twym1Bi+$Ppxy@|4cOFRmZu>gBk$<D1QHR0itX|QM
zRi3{toS3uLA~w!x6T_WDrxLP!_S#NY__NsEbAESg<J1Q}Kj%$Yt$HL%G2MM5Q$fH~
zqrA(t?caKsuN|82*c4H`^_1Xmhp&#e1^r9j7W;Nvq?~(|e{h!G(Z2!wt3_8&3vLjc
z?))f;%~Opr;ey$uO8&R;ob3^UdSQJ_`y*D?Nq7dAOfQ_^zKMb5Dsy#5x=}~;Lf1KE
zclcO8OfB|^d~?l0>tT}Ds|j69>^t4lq}ll$<o~Xc*dVmyyj82km59woUHn$FpKn_@
zQ{6j^-={-z#km6+yaw~n86VCJ%jRCWH+;GAcUzXaq8EnOIbJR0%?_Emqiu)#$%JZ$
zwgaoTO*AY^_PoFq!pyh-<=cFJ>4bN3l|K#!Sp9gzQN4H$W2kazrmw)XUo*8^POs~4
znmy5>skVr#E$8ek_ZQ6CtlzUtwU_wc?(~UU!@5=J((8L4`o3t?ehG5ix8}~9uy@9-
znF|l=7o1QEG~60+;BG^IMSJx^mWJ!1Yhuk`*D&|o{cNB=SDnA%@)yR4_C$|q>-H(m
zxN-brdHx~S!jqGZX4)5)@*m>ppE1W-l`$_w@V@r+Wj&r<SqdVrg}tPoEqUF0(y}N0
z<d)`*N*z2K%=iD`k3Y6|y>{%^Rj-3JZ~o;m(bH@>sl0Vlo=1W88h68wMcf6_&IcGg
zyEZh4HOKdsvPc>4E8cN&r(Dz%rRYUZ)D|enY}lZbDW?2KG)eao>noW&o5+_Ae?*y*
zg@5nK74w>M>e!W=bt2~4S^W>b-Dr%?<(53Nrc>C9=h~sai$d#+uJxSOi#+!E$j%M&
z*&A0(bv9pe++VQ#T5i@0g-wgrm^2?WxGynv%OrcQ|CcoD?{**Z2{&G!vg`HPncKXo
zYvOwXq+fe;J4QFWY^d;>t<2%7cD}>-u}-zu!uj7X$#?EMpP{+=zDE9nt*m=ySoh~l
zJ@Us@)^O9u(m8g5jE}oJpRZK%zWs~$_M$dF-K~>)rmj%dTOrTA+jX*j?5-&-^35;T
z{}Wrt?7c`QN43CA@AS#-lVTQMH#vU1-*Uy5Yv%j(YJa}If9%(F&3s8O9ns3qCu=H|
z)809=e|I{5>$2yh`8^HMyHxr!^H|lc$5*FTJ?mV4>6ZF@o`wDje4FFNCTaavxBEEp
z%g*zELSH#HhBao#2$n2kT9~?{!oaBY<ukFFGJ;1!R(wr}T;U$sH06Yiz^R=lqoR(9
zicUHft6d!7*06rjs-jXx3qkE;rn(kSOw;FzG##Iu!Vq0}nCW(LVPfp|I_*=d^WL@p
zGH~Dg;-#v=p~{P0(f9cGe0QG0Gs9`&dH0OzA6aXayOk@R+<a{r$s~J;tLmaF_a)nM
z+XkhV40`L-oA^5Pt+;oYsYWdCnVfUrXrcUv-DO`-l^jjgzTDiuMo}!kd`HBqXKJ}?
z7W|zZU+rsETI0vz_f0YO-J!GJUZ!7X)L(OsOJ^SIoBK)MZXf2i6`b~SCP(q&3+H8T
zmv1ze3fLpEd~S;6)lIp-UO28&{r)9rTGPfA85j5d`|<IX$=qAvN_kUO1uRtKd#%W}
zkLCH|2drl~ZAD)v7%|1Zk7+l&cKB~~Tt)U-)_+keo>m>2baWrjFZabAL3iFur9O?A
z!}QL)&ba+)<lCKx;>x@|{cl`$)OGc^HPP+muR4LJuMR!+{&7$JtH>3%-|xTwdTjsi
z@%&#`<NscbuS?|TGD*w({b~CCKkLN5ud$xK(d72_{P-mai8`lizu*0C6?<6iU9IK!
ziuH$1zPr2ox%Br-mo63kI$G;n^Y403;pb;(PmAWwt9rFkyY%w!BkFb^+mFdu-izFv
zCOaeJ^U_~+E3@^>^>!U{+^pDezdE++<<i&J*2mX(GTpT|-~L~C-TtIjxkhW7s%;M8
z%Q_Q|ukey{YQG)wNT;_T`S?T$7vtaSS1k<@fB*f@`d5c|^_w}j3w<rUb3s6szbl7x
z(#}a76(?@a@poVSPu#`hnVavHDRw>wjkF6lROIuh-8!>QBJOj-ve*^DDb7t5m0xvk
zy+|<0Nai`afSp;~NU+OnrfhquqMo>zcF5wi+3NlCJ04|c?dDaQ@6EO_DyDXe-U{D!
zO&@n~WcU2LyZrndx68Z4&puR}@x9RP#AjPRr3%Ae7i2vTdTH5nZPs6$#XIw`3f~N8
zsZ*LFUt|`(m?zfDeB_;sO-%>$-5f7fk-Kx`SGJTV9sQts{{3e;zFp5=Fg*&)*efxA
zy(`D%)@3ti8M0rTFzc^sOvoJb?<*oNrJf3%AQ)<KrtVIPLGzATX}g`aoA4buS9a$}
z3GZXM#1&zI2OSk1b6-DBamdciR8`9~<ZhDoy7JX>{<VV~UnCZ*1iQ`O=w$O=F~&Ey
zNmDmCfveH}q;yrqGI2)VV}9SAf}d(xKUc^q?A*w7D&a_}`9|Fj{%j6EKB;Y5x7C1e
zbH>z39gB8$C{4>cIb&($)HSw?-1c%U%xRdx)4ExV@0ZcDOZ^P16;cKMlw5L|?{s*b
z!t|dK{3=WjHkRdDmvOzmnGwb1yd~jXkA|G|)ceW)20SzL$^tpE<f7JXzb3b}^x^k+
zGj4LT@m8Nd6e+s0HT_#@$dbz}2H#D3mKpypTYB_})E0RwnLO!T+pat`(`3Hcf4g-9
z58II`+hzV0Mli{=Dn3+rXEw?4e8cac;P~_VHEjPKxwWO{;+`+T@;^Ow5_Ah6$l2{_
zw^;9HvN_{@nPQCix7LQa{&D|ye0-VCv2g!_Et+T5bo10#&U(M=zvHBAo+Yd)zh_(R
z)U@^5wnY7UuJ32DGai$d?^XZ%G~M3$?P4_{oe4_2YNA#ttvh=r{P~4Xe1QRlB5IDh
z`OJq(xvyF5WAc-%`{B2o>Cw4Uf=i?ey|px!P2)ak)*?U8Xh*K#{)7I^FVC%4czCd+
zg}M8|DVuY1tj%?oOuPC{S6cAM>xJp2D>qb`amow0T$$1wz<h+0_h87>>2uw=?>gl!
zoPBxk_q((Cggf@Vn&jPabcc=Ymj}%pCzeJmR6BgeZq~JRwPv+1ob6{!OWtc!cK)Bh
z8ZLpBx)06o8yBuFy?R*6s$<!{l?xT`n6~Riux<_x^!#(l!F)$gz~OtBkA}4^UAM6F
zy|M4%Yty-A&oW|T%wK!r`rcPs-@M9Lt?KI}-?c@UuIRneav=F)%=Pnc>ILoD|IPgN
z(^;hLje^=k22SR4izF=B<3ya-mlWLI@mZlTgTr<YzZCbp6$O*FPRcGScVk=UkR*83
zevRbgzy~E}_m`eMclf5`Y<JO^#=Wdr=O-V$<f4`r@|bD4&&-K-Uy|*o?E7^!f4MOG
ziF@H;ldC+g-*LVp-q*8by+KziQ-mnbsU_kMy39m-|33P%c72_&_?e3VEH=CIoPQlN
zf5)?H&C<0p2OZfyYsdfh>e)TbsdxMRy7F7@w?51fVYNxL&GMM?aW1<&*RKVSoU+R}
zBSp7QUh$0Yk<u2Xmr1d$Os9F~o;&sJdO-TKkM8#*c~&zmEzFF1{%-f@bsd!<oloxt
z7*sy$RKI*Szs9)2URM11W5&&F*RGwJ5Iyg9UlI?iXxJLXDPr#;jpe0on>LuPUQ#F|
z<~zyo!K09sM+If<-K}zBkFfmEc(?prw#uaUyCi0_hU_x5nPJ@T6#3KddU*H|W8?Xj
zrYFjcUR-)_bS#@!>28FmkDEoYQ~~qvhw?S?tJIG@wb;0P`~5=o!nw^8zi!HB=n-U1
z`S8=QFIc<#)U0Bo+ZW`8cU-x0we|P5b#1$zeoH=hX_xjHx6ai%3d)N!ci-A@EJT^b
z<eK?X>AW2iYt5(bO01vE7v$!6dY)I~^7%DQ7B??X?28vqS+4uGv&t@Q$Kw4fc-7;o
zj_rOf(B(JB%K7fP!}n&f8r^wPq8VyXc=zbX1({r?54K;^sI`1uSh)9x(j@-Sjnf`P
z?kFv`bKe;7Vxw(`vDspQ_(R{hEUT(+th=ZGaFyCy{<zk?OH3nsp6q=$(aXEgt<v9P
zwVm*8yJzCnToFfi3jFcfcC0G)^qf;O3nospf4GcEgf;m=A5-3gWz#zApHI1(mXU1n
zf7SGNIo{Lt?ml{N|NX(~oyXIkpP#?~_Wk;Gvg`k6A79aZ^J;kf-e;}3>!P-19q#^J
zv2tJht6QgMc8e_&-<}_~d-|*IN5B6~|NrNdXw?lDp?gMVzci%OI#-_A`B8ggWMj=6
zee)Gg9J50{s@F6nf8UjQ@xL=iiij!qZ{t(O=?_<Z`JDco&H3H3t%{sm+zaeN{w@$}
zwcnyDEPQZdR{Kw#g%cQVE_YG-^z$}zee>LB>-B&4INXxho_j#^qL{mQvhlrxzf(S0
zGIXtae8D_*=}8_PrOZ_?4ULu@dC2*(bVZcsl|N-CJ#MgnU*&2(yX$f2YGuL6is7e2
z*&f%6u^q5HQ8fLQc=3rn8<`gH6v}M8;MBGCpwIf~dab51UbE{ga;#b#53FeYbdT9!
zzo|jLQLS8yUtq+l)X>lG7<Fn||1WeFIn^v^@OQQQPp=tUb)&bp`PXE$KUQ$~-QwLe
z-<Ma0^;L}WJ^lENQfuSAGZyfEvMqSyVet1{tl-HhC)qClo|&*`3lHxjxntXluU~7}
zdaXmMsa1dXCoiMfxgO~WM|vg}E|ut8?K*dH?T;vVHQUciOgh&De%&$k;3|ReB9>k&
zr^!)14_5x)+`f)!=Du%7Bj(xgZ%uOD6A)0Zz_RY$(z5o<gTFiCH!Wj!VcpIl5kGG;
z-$cDiv8l2y4{q+rWS*?J_2ZkLic?Cz&*3Z=bNOvj|M8GTLh4x`M%~RtT-y)(&fdO!
z--ay#x_>_y9xJeQW$Y9^V0xyN?|W;5{twl@OZg(bsrL?@J-Pa!ZenaZn_%8A9VTn#
zt3|buwVuB=|F4wq)W0|D)NJ+T%qc%#rRVLwsP{UoV%pcWZVj3(j<1_CH6QO@!6~>y
z!*5gFm)wB8zn!!foqw_EqWKN!@4OH9J+s>3c0T{6h}4g`r0Z6KZ&FLDZj~qh?2Hw?
z?K#ce#o9UQrKR^e|MqXW&+BvoIAnGgrU%c^)?A-n_Rg<GsAaL%43UooJbUKY6c@fa
z=DX(Ffx=6w{F~N27bwy3i{N!O7ruT-t!1;9kdOw)uV0((f5%8QY?NlS;}ServiVwK
z<dIV)`#x+u^W#v$ov&}-Z}2-K`)qkj>9hqWHgHV1rn&jj9ntAajWzU?l;y={pF795
z<$UkKGh4sOD^)A7mLw**3+&Qe_e(~SKYjAg*N5f*YHakp-*|DKZ25s%UmE%U8)$9`
zU#kD_tazboQ_EoqPl+vA(=u!m_FiAun|I{#+S0F~jgJM*)!Ps6SSxSrGtJ8Mo1^;9
zb@%sw-zj#9x$x%Sm0yq8uKti86E3W`Y+YmKm#s!GwY26*u3vf}+5X!@Im@Q*`-(Al
zx>g_1NV>8lvo#`McY>N|&k{CPqib)bE?9Btwu5(PXH!Ye{{^~zCr>|G|NV$?jeOqO
zzWK9b|9h?7y{pJ5ZZ=mN-;Ze<+V)1c-YMtZ8oIK%_0YWuQOjdJ&9<`LYCGn5S}9rD
zqJr&CMuXTCWsU7;XLNg(Dod`eYUH+V{~OC|dznkT%PdMNnSVy@X~$P-DMsw9f0Vv$
zDU5CkvzZdO{a*xQf$;I3dly3kR(Buj&Q^(incjaf@XSG}h^T2>^H`Qn>twS_KCoxS
z3ZaOZGS1@hI$Rt9(e=-_JFiTdcp;+tL+OlfZUF%^e)_V-RK1?{JAAvXXm0JDU@qI0
z>2t*&XKgJL7u$PnnMwXNpJTC8`kcAl58u_AADt#`x_VyvjCXURyi#`fK9$p(^DdWV
z#mXzCna-ZiwPU7B?oQwE`q9jFp}9XVslL4At?wOb@ZWUz_a#DiGThH^irca{$$w{d
zPj&43q>eBR*~~a|y|w4&|Gd24qyC?Iz1;Iu?u~0jQ%>t-9*yOdQaD^ESKO8UP$TNf
z^KGkkX!`Tp?o+G%{O<Px*0f89os^n1J3jRM`1@=2eUX!aTnj&bVhO$QD(~Ep=LM;E
z_SdJc(>{LdMO;SHG*%7Ef2Y;$`7VhG{x9dcVcNt#NAbvYxx0PoOp%}69OBm2&yC#?
zKRNQU)9uLu9^tw(#lKwPSs0jbW%IqiiZve+yLUuh(~YT#4JkO`bn;+!!TLjX!W>rX
z512dt4n6deaba{##axN!NA5idyB27X7I&~|*Q0gUY}Q_I(l(oC?W?__U1omhC$~?^
zk69w`7roeQ!2OT0n=3t7ZO+D9;L`(6HG@uuY22wHAt%+iY~#TjYj&+;xh!UIMvBA!
z__iMB%duzHw=cS0!?RuFd+w1R1@Djei&-p@HoBP;!5=d3q@museDk6>9ahE3-A5A7
zSnM#p)zx3~L4vEC+v-e?MgOM>hdRIiFnT<r_6GM8(_dWO4R=>8ef-mwog+>6xO<%V
zY6Y_|r`Pwman3rz$miBse#FgUa^bT3meK*5_k$Z-8D2{q;c1fKVSHD}!LsX`<ZXd>
z6(v%cGbDQtP0ie)x?!<_-b7BG2WMv*^E+lM<Q|;$=*lY#2C;{W%9?hGvah%(#KhMA
z!DP#=<(;91I~&7hCv12bt)w&Y8vCuErIQn1{d_*Jn<rCEaD|HNo2%h*-Tq%Cbv)dI
zt=pS&-M*<!aZS@(t@{6e$sLv+RjIa{5=WKNeA{Aom%Gg6z3#xl?cUv@CC|B9F{!Oj
zKxS8jHvi*`rUAOEH&_?`v6%H-Z(X{Y%R|SCS8PjER|;Mi>2{S$y6gI9%2(l%`<K7}
z=5bo~L-_fYV%9u1mfv<qVk9~C^;;SkZEd{1_g9xk;+_7`Y&OZ;VrS+zJKPk{EBW2i
zYE@*y65M+6`rdbHF`9k>>r>QkJ(Xl>d@OWW=Jo5@my6E}iZ^{&V(_GK#epDx=d!P%
zrW`?{6X%{(xO+H7?)4GbbuC-P;$!(us~1J7q<6e!lsmD2ZSw0~hV}2PubR%V`@6H<
zVOQW9rKc-f%eYTW`^JC&hZc{77t^o42ouSef>VVrj3N$1O}*qMbLBzHi<Q@+=YJMp
zIAZw0+2(@yK8fw~vRb%;H}o@#Cp-E0+EsoMX=%)BYgsnYY_-LU-*?kDiXM#OyYZ%u
zi@CWVM$dU>)&lOkH&hD>ZDOZAJ2S6)wZJr^N3C13I@;&FoOsrAsZ;LdHDCI^?>Xhz
z$RClNqSMgWb5U}}%v$yTJ}R451n#)}GsyaWYiYr&FDF;BJ^Y}e=fPFr{NT=s$SwOG
z6nEZSE3y4uYHP&qHI`fFw}@WiJ0SYed~(#SOMfcGg-Z^u_u14V@guw`X}R>VS0%^a
z9()rPe*I|Ol!epHYX54-7b_<()I9FwQf7ba_qFN&75}~!|F0J#E&6Irt&orXflFD7
zA3a=leV^UjBa5_}qfh-}>*e0`sNUd*LF@BV1<^_SS%jtI(;gnI=twvc`FVkVP4Xu8
zwc8K+d`xCLy1{D27l!#tooyzw<kv1!O<o#!`*h(}-`Nw**4A5v3NsrtxjL@ibTn1@
zbx4@D`)s?{_XTDI#{Rb3H?6LF{~5=H3OZk6PT!eYEior$ebj%K>l!cT-EX}X_1#Ru
zq`OUQY8bm;K$O-UNBxBs@2=eBzWk=udv4X4_#9)lOnI*EeH*Jc9Fk!*S6}Y`_tE*~
z>;L_|ere+0+m~N?>!qzf{N(cV^!`Gr=y~^NuB-XVn`wVCVB5NCCEfTv3{q@z2Onfr
z8k9Y$d=y;wX|cTH!_D&>zIt-#w!XZ#{{Fl)=J`|Ke9!w3uQ6lmhnZhzA1X>v_-lRd
z&#^DRqVu|}oc5XJ-<vc~Vd=N8`4!4}g|;uxt*?*d-*Vt(c3f?2)$Qnev&?MvPo45(
z$yv7p@2yH@W<|Ts2?+mn?fQPcJq3=&{|<kBbbVLh-y;U|XNPzj32bBdU7A?xsTFTx
zYrCniTI$t1|Lyl`k_`@TuYX<lLNV{?fom1AnbWUjoS(;d%d$IK<%*gJcW|L$?y+5$
zLRyNNmsbbQ*)czL8~X>h9rE4FJf)9pZkMlBvHf+TJc%_cYvVU2&bul5{~gu;!0?)P
z&7X&|x*zwa&+;<LT=e6tXUvhP6)BcAFIbo^buLggoumBD`FrEnslN``ubr?mJdyQR
zd%-G$g+@V)-fJ!&-7UBDNG-q3ndK8pG*4~1dqwxw{#<ddrCAv|8zWVI6-Ychbb5x5
z+NS#Z55L6Qebf{Y=g>P4;I~A|Vn(e$_w*8F8@rGvtL99dR=js^i&*Fbujt!8uP#q*
z_TTZ{a50nag_6Zir51Pg+a8u(eOY|MJO7V1-0stI115;@X|aYXrD@yrGVEWV{YLR|
zx${8{@db*pPgRaLN@}^6Zd{(9>38P*zu2h(e9z17G^=f$sMnLE*}I8lT~%skVsi0i
z)`iD?s~&#sY6Vpeh0cyEEX3~~sQHla*nh@++s_tXxNfd|=zpe;XMgBSoA0Y<M|!VL
z>1CdDKtcM08pnd$m)lBuH~m;rCDplNw)OpF?jl*C2L<uXSyBcwbiKbQN(O9J`pKKk
zw*7<WF{NW{p+#rProMmbXXowyDM9gGPkD&rNso$q`jG+rjH~?EZz<-UiOlVaa_20`
zxFFLea_;A;o`Qu_*m4gm&eAHANP5|8v_kOzk@ED)xMzO7laF}vt~tEnuaU&T4O_H*
zJTJ?b_q<d%)5YV*%H9?^!>cqjd6F2H?om_sMVY>n3noumy;xUrU4WQtit2=vcgG(0
zNS-*=ug83TUF__r!kN)7*OnV@nLO1XNc`;F*0VDrShyEDbtp?qZVrAdTIe2Q9DP8H
z@1x(=yr`BbXKGrn`b1Rx$PhddK96}BZ`-4lrv9yx^_+#Kv$xquYQ~isb~BW<^9W9F
zi)M{AZ!lwN4>URAALI~F5?GKi(`4ooUT){hH@asx&vKf%_CR;R{FEA_FK1%cTnhDj
zX0@T~<M&B_63(5unQ0igreyvmJ9pc6hL6r|dV2b@&Z8ys>ON`CnEh!>`;NI)GmeJG
z*E?rqx(jIZ$=FP>TCv)sdCL0belq<fTe7Z8lx5iR{`&gCvQv64$8(7{>MY5ueh=iC
zcB~V5C-|LhvhaQ<kHXXl`<uVFEj#t4lRs`=R^p+*%T~Y6`L#L!&is2{w{2fyxjAhq
zBa8iAx%Yei2j022<w`<l>qB!}KYONz^+GfJ1Wz^Jbv!mNrN4@Uzae<n#I1@SGBU4B
zTCR}HP-N-!eA80#<(H34Tv@ng!GfnNm2Y2KbW;1mji~;%+C#tG*09B%ZBCSKyg1(^
zQ*nc)-|iLvOJ2L4zFfn!O*4w!xoNf0_t$QZ_g((_#K!S%YDTrFL-t0iDUXzvh^#O@
zv7>=8$YlC%$pfVyosTxIpZ{kg|MJ+k$DK4@Thu7Lz4N2wg1~#hc(t=}bC#WpcX{=#
zdBT)MC5KDbD+fQ?Rq~*3_YQs=ws7y8F;hi*ihq|G8JMvvr!f4S`EBw`7Ef`ub6b{c
zy%XkB<uKp&cv;wvy;5$!zM98*8~iCwnf}^;^3C$=$+4H$zI@mo(S2Fgr}@j#EAwA1
zn_JZCd~J%tZ5K7wZ~RVkISrT`Q{!utKeJ4o^3dh9Y?w&G!#M78g93NuM*TwF6W4ZZ
zP=3qlYgBD-eD+P_hB^^fTh;Honx<@dF)4h%TI{*MuRHf&o|+L?Tx+!{J6}mfOGM|G
z=n0$M^)Kxnq{<|Si*ZhsTX=WczK?Txl9ny+<Fw+Fb16(|m3o$uB=mCio|)G!D79o?
zK5t!~#&I^KzwgUrw>{!fFZZSTdZ^Y-Gqq_Ca#<F;I$QqQg4zi0zPAh8`k7>XR&;t>
z-8{YP)0YJc^AGZVTl<EaHTC=BXQtVO%J&*)Yi9RaPxj;z6FTy5Vt>8T<)UX_ZtwpZ
zEht^YrCrRc7ZdwtA=kAc3GIJdUS7V`UjM^+o!6T4;`aZyKRl$d_LPZqx$TEXSM0L#
zWNqi|y0x46`0ql)J5Hxw1wY8+wK%I1*sx{U@oVe+{cZn+RQ+ea@9EUs_hqg1JLSN0
zXSTFRoLQl&CYjvp|Hw`4@ZGl4A9=6Gx;@(&`|`%d=9RowCd^ef+j9)g?ke)Tb>Di{
zz7NyuJ6TiHel>2tJLlQsTQw4U?jDUQTlIyh?cGPs;AP8R2Cw{i==a~~`QEN`)q{Am
zpG0oYynpfvtIX>amdj4h&^v7T*4RRG?FNH9H_IuSQT;K+Q#JQoT*Mk<q*tWYBv7R=
zWn*3K1((Si_dM-27rq_k`**hQ!jzXscFC=auUVduCRMaOG&t9FmRY4%Yx?e&YYlYc
zOw6}FzFE+4rqed1l;@}{$4?&9S6foD*6#cL?e@V+oy#2O*!xS4?p##l@i4~eg}~O1
zZQJ}jukU}g$s^SN0Cyx`r|RKZwmNl_F4Y_oJ!^dXZ?aXjt&)$3;y>}?b1$bwovK-!
zu`8YT{H?jkp(~%UzqgEDb=2VT?xP8!2~KA|#XQcN9LSNpUUZkdLhiyfE*#(QeC9C-
z-Z)J;xkb5nwaLNHhc+M9W8GnL_~owlobKN$hvvziQ}=S;VcvN3=fjOkzfM%W{J3?`
zhv!TzahU=YN4abZFL=GTnQ$|G7w^*?Q={TM&ut3Q21e6PKG|$}JS6-?!Dda{7Uv%i
z&wWnmn`qGLHZOjw`aY)xkB--sJnVYE)b8J>HBGIv_E?lY-c`TjcyrV*=7SR&Uixb<
z>||P5qT>9bHD}|=BTB}nABQpUJuvFnb92=eof9QJJ$x-EcP!X2^>tdK(T*w&j%^Ga
z-}h!%M6}E(PMKUd?N0KwX;Lgg$wf`ipY9JzNapFBd23U2AB%5OH}_no?$2p_fzlc?
z>K7Kx)5(`LNZX-O(6G&yjZNTsaK^gTg|g8e8+~JKQl8oDX)EN_+Rn7QpjCLvg*H~7
zhb@Mp^QVSf-uHKrqjm4Kj~Db};tG;yxLiDVY?+(HA+MH6{{(h4U2vYWTcF@p;-g=k
zH#>N249hEmSWR`}6-5mHZg_O!$Obke$6X#%nQl*IS?T5`mr(pt^m<$Nq&y$?jT>Ba
z<!)VaQq5^kIAOhEf{&8i5uN;Nu8$tBn48?@V0^iSdtSR>a<N9&sfCgKix1q6EWeff
z#pduYhVDF*McoCy)|GRlY$Hyml%$I2w(R_P^Xm=^0r7*+izC?5k}|bi6J!pz?_2JE
zT_&cZL$&Z-?X?FB{zeop<kWL>ym-J{(zVd;zm`$g1HsMDvUaUI;P_BIskWv~zr<ZL
zK{nSt@ovfL*7Qz&Ne$2C++xd1k0kE-%U*Y)#p_Q0F`<L`Y-b`<OCwh)ZS!DsnIrX1
zdf_GuR##6k0oTlpZ8L73ZT>uG<~)II%DMWllYV`zn{i6N_G5lw_iE3tM_6lLzAk4J
zUsJeaX+^wg{po|@#yNsFX7<V2Fy-|dZ{>+$yV8)-Jnj6v>KU~h!3!FiW`{2^NV`8p
zi6Lgst509f>`E^@zuMb7d`*+!ORxWLFYgzxkot8;;Koh)D2*4ZrP}t&cpq8Ry;A&$
zg_l!claoYZzTLEjM5Y<DXWhD#no_2%;}p;|Q?4OWWBu$tZ$IW)w-3KurM>>)dyiMk
zukq>lrU=dU<GOY2nWso;ZQJu}Y?JTsJ1<jOc;W{`hJ$Nlu2u^FnI-ex-~H#SEoGg&
z?ad?6m%ZEX%&2=?UN5g(;`r;u@j9cHpVo4F__J9`yE51vHj8cXO!)Ht|Ni-m?L|F-
z@=kHivB|#<^6xdj`(;-6WYI2Lw>@oPn>=dy)*QN}qdWBgmvDhw`0+hgk1X8tyv2Fj
zl;gRM&MI7&{0oCl&yAnK;PmHPs#0J4k0<rMvwf$oDeCyGJ#+KA6<Tan2Nc)FT#^ke
zYC5*6bY1Ft4{v2@W&4L>$91*RmZ<ivmf&vUi8&`FdRzHf$e~i!nTag=%a7%#Jk?k$
zvVr~bV}ARl)q0UPJnnqDA)KxBd%<3f9W&P)x#93KmD8e<DQc-|QNfDYJ2wCF2v9g_
z+xz;`<9=JA57Gy7E56T*U9<4!|F)q1n->bU|2p>ezS6$cx~2*NHGfx^2e2gw?_Cjg
zT(oPe=yB0wZs&NH>ev1}{c@%Hyk|9&j|D_|O%L6d{<``1HS^b;*Eg$O3g+K+-#=2D
zqo(!V`TZG!GoQ}u-h68DquUXEuawtmFFpV7;d~ZZv)K>gbk3b$AAkH`;(CV9Q9>~x
zud=wE@7Q0N`t8kKNhXWK{?gy%eP1^oWoo&?x^`=3T4>>{twnmtTHfi~>?iO0YO*dp
z<A-Izf|s}UxD|vRX?>@X7hi2|V1BJ}y{fEr-+WK^751!&eC8XO3iee7g+_(mo|DyC
z9@E`$?Q-d?7AEaWI$09FheEH~+F!dpZ`&LDY187r&MILlKVka){^XfOVxdv#4z>HQ
zMb&9_q-Q&18nd3hbnWeq+mj01WlnCK72&twzE<_CR~izh=1rNm;>(ww*qu3=8&>$w
zo_BxVzPjIY=QN&SR_G{HebCgkwDJhoImMm*oJCeEWw-y_*_&y;MN?#!iRzm~mP<7(
zr?2mSS2}S^YKK$^mshXv+Lr?B3f><0zUMh#f#jn(_KipXU-(#dZ?fdns(|k26H7Q6
zb3~rbsdnP@o#*1(;BzZ7Chl&Zo%}~rjaN!_esWIt8V+CB?3B8`n18$XHQUM6-_&ZO
z_JnmV*O<cerk-tm&?QTY_)5m#=RO|)(^_|XzU*oHnLj+2I<1)hbM>L?28@r-yWNa`
zQy9Hh;meVCyFXMdb$TGG{bfhtYLBaH^xs7W302=%@v$_yZGjN`f`7{=gqf?|{<i0x
zn^Clk+b5k}rz#egYhL<sUH{RUZ;DKsrHY0d4mO9XoohDQVta{w-(}NdbI<>Oe0Rg|
z<7-)hxJ~;Gez?@nvwWJ`Iyd>Wu9LPud)a3t^Q=1hox_AHa~tbNK40#hh$|Bc>NwPl
z6n0HKF{eH3q+{=Q^M{M|KTf(>_U_m^kN!jLk!>=I!sY7j8t|PtTA_Yf<MfxKDKpl8
zZC+3lc)<6NX7a_tS1MEI`yYF#Fki-H?)3ATCnA3Y>dq)siwa-l#@6D`?X#q<)HG#{
z&6GLD$tP!iDmlz-mBLrVkbdD*w98eqGcl<jmd%`(!t*tp?|$*IXr~7&&-51e={Ox~
z`?vK{rftXc2MhgMrDIh~KF{3HGgHv}*|7x)tr5rHMTswbIjh6{7FY0w($%d0wSL+~
zE0j%0^^5tiS;qBB=cLUI2d3}3R~V(y!=-4NE@yIQ^=qc@GIow$uMYn%wwbALeQEoC
zuJWvDNBQ{UKE8P9F30C~{^<#)z3f6~KSv%r8hXu0D6fU9EsN=>WL?kcP77lehnd?i
z%t+@mwBT=L+-U!;KS@e<wc~t`m#eRtvy`<Qm9_R?8f$w#Xouiwp6q~D?RkYN$r+Zv
zH<-O-dXy+Pjqh2e>X*j4%|07ny;-Yx>B_X^xt*oY8Fb6eawzrjcr4r0Y`JN{+8s$Y
zjW2I8%Vz2)NUo|nU-OLhv&13m*YTZGH}Y>kmQb-H)%@#}2MZ5G8(p6%;j)8+S*plK
zS#5j5oTpLkGvbxSrdd5QVA1%>vq@THvc}O{t4oh2JYIZd(XB?)XKm8?UilTbt%Itb
z?E7-!@$4Xb#s|l$rxd(ryra!8Yr|kZ_p!0h?$>{x_8MPW>~Guu#?{b6NM}#>yGvg#
z)Rr$l8$CbWO68QpiitPN)pxQvw5)ztdTq-8tx~;4@mqhVX{<Ran|Xa(?#upvANVi3
z8sG9be|P%64?Fj_s6G1T*%Qj^)x7w5zl)pe<ZT_s??N~K@%(n=vfP@e@Av-;Y)n*7
z<a!;+pRK<#k}do=YskvQ8;gz!T%C~PIDJdeHP1Ol5qFYibD61W8%#TGa%@+Qr+Q?{
zHSX;(X$4|WdnNhLvZ=kjR$8H+eT6?}sq?W^zQ<~v`)u^LeYqy9pvT4PY1;81t~9!J
zllL**Z(E~}>^-)R`Q5w9$<ud)*VrYwCu~{j{k(DU?+dosI=$EO9-EguG|GE?bGb$z
zPmR9Y&WjiCy-wp+OzHSIYXXDA@gJf)+&nW1K3rJ0MXbuG{NJB~_T8Ueoh~^0%71pb
zOiE7W`cQLUzv=s{gff>{2U#Avt8Vvia%RVlUHSLE3f#Pt6=Z(qnf1M&>q0sW%G;{H
zP0YH}Gb=o%)V0cb<@)oAHr-dgtzNzE)I!neaa_F$dhCv;c|Tpb)$3^PqjS08^xII5
z%eE=Z)pdtAD{8FV`#qy@->#FDc|4OdAOD$9?R4YmXHSi4yDuB2vu$wuVm$rTsj4LY
z!j(;h+s_5&#@ey-7r#|FTA@F)^V8~S!cMaqi?XaVCvo>|b#^Qk+i~iTc-Bt?!$w1A
zff>de;=iqaDc?M<@H(h__nh=p{Zq{aGmkVqt6ZMsXBEpePxtWAe#hmHR_3nEUST))
z_Wgram)Xy+eqkl=b*M+6@YTmK7K`IM_~mWpv7MigBt4^7aZX02%+bjXF&gd5ypu)#
zX{k+JA~}UgLnFKYR!04g<44|X{KvF$&gRn=QI%awPfuU!9TqRP<Hw1^{);&7_~g92
zRPx{a{n16&#ft+bNTpsrX+34ai)Vo>*V*N3dfqR2tmW&f|8eGKwjC$3JB}$-YGj2Z
zNZu^lw9;(TUf<lcO=?OXnya6eI8IAzPTnRg!}8W8My~#8s?t{rd0Xy7pB-+!%-WE6
zY)#_xXAgc!6oxXI7xL_ql2dr7_uOLZuIGQB&J-xUC$WTe(Ov0n`U?&Ror?eHRUSEY
zYrvKbVU^oh{G0Q4E$>)e1U_~$gkw)qtDITf!I|&=G4V%mZdLnyq4GpYk>@dWv-}9_
zKYm6hYK#1HPIW|gZke^`IUnznZNk!54o^x~p4XnPth=pR#x1bXnUBZH%{V4yv$w(H
z6A$t^R4yvdz9YBP!$?wKLBYqa*}Zo^Zc<C{oWQ=_y~^b2)Pxsn1@sJ0IZaz!-jVft
z?e)gew)ZLyX|FiF{by|4$$Cim@#YCL@^i#3ZuDu|D*x4be>LK_(QAQ4EG;I&XKk3b
z+Rl2)YxVWP#&4V~XUgWxJ|rO|bJk`4wf6;j%dVT~9j~masG3lbakTu<#E&5tHvGFW
zk!^Bz)*|2YYh8~$2><<6@?lb;>E?@>z7sAMw)*%8-pY7*ieZiaV~L!2b6d%%#{n$M
z@|fnSB%VyT%QMZq<A(C#`dwiY6f}j4`Gj@b4%w_RF%aBWGS^Wq@l4uIsb}H5VrR^X
z&8GQqdmdSQVo&OQhG$E+p8q=SV6f0r`RgucBGR89{hZ!yvBr5vSGUZ!10BEFHd<+(
zJf3*$#??Q+yPiI|Zg+I!9IKh!mC^=fi7VIyJTC4l)^yt`=C~^B-;54_G2`h6EcuNd
z9*O_%V_^TMi&<{fuQqLs3{&A{r}bC)cz3-H3OsuBWoK#hrGIY^zcgK6>nwFFD5-Xi
z+8VLr1v51@O6w(;D+|B+b42l0ijR?u)jrJ!We=D_dY`)f+0>9{>eD&xsD!=6qHne)
zlY5RP^<Dd4km)XRVUC&n7A}#)3tAWGwiTScC7rf5d8^XY9F7Bz!rPJ_tbQkcS3~^E
zN_)4psy}?5y|z2MLGsAgBO70*S@O-QxEH0-@_M=a!}7<|zOM9->0v$d!Q|~`1HFWJ
zIhAA2*Z=>uKEhyq$0VoHIdY0uS{e9j*d<o~_A)y@JwmAZ{_dSmVh-<ZseW^MhSc>}
zEh`@fI{nakSoil+vfY7mkB&ZE{(i@&jzzwl^L8v>eS<G%TA6@^p04mYL!)1vezM%P
zM}K_|I5GQ9_{s?<<=!h6Ph;xuc>G3-x1#*4KwZj{nEL@zJKZy!IXZJL+SJcoTYdk%
z_s$o8gTx&rL+}2bsM+&e=6J<j!90oLn7;n(b<+*x8`nu@i@sU%ndSOvtrdbz7gk?A
zzL3M?cb|&hJ4YRZsIzPrr?_*a?lTX5*p_a7+#)7lKKRA?-_9!z{9*rC$j1>7VWAVX
zC;$JyhVVCvGr|@Mos|C3xkJg(F}mOWPr-qFhoih=6O%XsmiTY0f3Q&Xlx@ZTz27gg
z?%nyV?}+KA^~KHSJnUOD1Ey5yzw0uud%Jwk`p?SqlxwE_+p*?f7st=cXJ&rv8R4#%
z7{Xo%t`UslIurNi7N3@e1BXae?Dm-{IWi4?yw^jPZjS1gC}%(OlQD_^wLpP>>{gSh
zg55>WeDo!auP^U=C)f0I<FyGJQg2<7T*+a+Cr;;^T5;y_sLQE)^{*`z`hITGDIuNZ
zx+`VOk7-R&)1Icwbt}l<>o?OSh4(R=+X_>n4yrXRTM+W_L*lQ8fdZ^iGw04@O|z(e
zanaN#^hbf=j*9CXGOX_$=QDWx<J{`MCcL79AzU|YVaSvDI~4cjD)to_YrZ-fXe+qv
z{2W21f9!Q{_D*TFm?Ky9V4ubGC+arL=aufpZYl8lb>n!QjHBpw>pM5OEY_cm+fn@7
zEM|%JqK4;^cNn#QXxkl$3&>=D7anqfkEtb2q|fo~<49ZXi1SX#jR&4uq!}?B`{<JM
z+2{NYt-b&6?R#dMEt{AAXjwVizJBGEFOH?_?%%{MY;k16j(4$1Nykoh@UzZ4x+Rt8
z(grT!@7=1*7W#)p^Z&$sn-?2f5!-M;Ta0Oa#KLr@Bsr}qT4|q?78ck$GKgd>@ctNi
zP?3+>pRfP0g~g2)A@>;vH>~^M`(tHQfQN#`g*zYa+sdX~d-Cg%!biEjXsHhqy7Yef
z@W#u1Sn#-^H@*13T**gKf2)=^M&|!=_UZCHv=I0i7kIMp`4cV!S0RTJ-~S~iuiSZ#
zIa{PHc5`i|%$&tCZpph`FaCRBd08z*O~EgtWB*3Ub2|le)A-ITV?WMV{7B~a$pcI7
z?|zrT$YE+L<mhje$1}q#f^l<;sr=GI9d!v3hmw?~8_I09tTm9ATk$P%o6=VAT@9_N
zo!N(MV{RsVJF`dqPU-=kI`iCRtm^0c6Zbw$YqjQoa3RQ;r|)sXx0DFmiqfmaLKE|X
zH}Nhs4Y+yOo1bCk0}U@NzaO?N5q+lx*%u2~C?=~Fpa1({g6JvTb1${;97?J+K3uQ2
zrDmq0K8IJnHHX)k!|_|MA5xex=fD()r3Ej87`}*>dWl#_Y<|FJySBamnv|pvKmUif
zI`ds+S~n-ih~7$>V_Ul8{I$|@?qwZjT%DpEZpTbN6bOg6<{CU%xBbJH1d}$G9T%4O
zsHsOaG~WL>mBr<!WTn#W>yL`Qg!un@YF}luMxFb)S<#8@%dg$^zO*;~Pu8#B`L<%2
zTb4hxGZJ+>v1RQ+8HLqi7b~uqFZ!z}p|U(_O`D-_)JCaSvzmT}o!H2+;9W|iJkxpA
zNB$Z5&9xHo)^_Y)k{+z<J@K-(kf;CuC%rW;XQF3(40^HY?HxUyEloBX0uFw-`|O6c
zWv;eGKSQirywL|E`-5k=;%)^6KJZT4#j;(({@6XXci)~(SSl=N|Fr7D^gkYACbBs?
z%E_wJbpAb`S8;D<>a(+^Ja;}g{#$wD<6eVMK?UVJ`?_yzq72Gs&Rb}F+}Ed*@=maI
zz5~;{VvTFO7f&q<HA{YK5u7B=r}J%p?ynB!(hQ@vGjj|jjxYCK`Z464nW*xv%aW@X
zN%yzPEneooWm@5`6DO56_`O&k%U++nZj0o6<|AjOTY9rEPL57|V>l<G*~kAd?{x2D
z**ntjR3H5)W5Be1Yt@XCf#C+57kF0ZC{MZjC{TxS$HK3(({r>R&ooHmJ^oz&O!S@1
z{}0wBKXmuf?`uowTHYAn_IlIn6nVuT&&)piiEop%k4=7j#788!VSadoe&l+OW6Xbr
z+>>++!x9foUN`gl+v{~rJDz;sDE;S+&K~`97RNnrH<n!D{9Qh!QoNG)1Z&RUuhQ=)
z=*>9!<;lj$OWN#CTHIM3b&kzL(cb>*giCuSZH#iM`akjT%ZusTJHjOA_cA8>y>owg
zcdoy!^v!)qcW-oQb@t7Dr=nWpn{{KG`03M<+cc(yC4`=7DiNHV#*_U%K>yuoch5Bi
zR(qcvyS`*)@IA4Ly{X>?b*{EEy-(MV^xbx}E-ANcd2hCS`rb(Q#qSpS?=qWJv!rc?
zT=#>hMTtz)Hgf4qKU%l6eO;i)i=Mq&tY^e#d{jQ*D?Wkqw9@-0x=R-7o?V;Crk5KP
zKlh%1-U;iOmxZ&<mIN=^rsueD)di6))9kten64IvU7x_a>6*@5ji4_{2Cp-UFNdb&
z+BgaI+ijBHmgM^0^}!qOc1?rT<;T`Y247OSoU5$!^;?1^E5F+k?gJ_X-HcCsvMWn{
z{SJ6aRG+vctTxH<ui&+;%Eo}2CWAvtHja0y&z<vaG_~i-a5i>cDOuxxO!njQ3F)?v
zn~ooR8$Lbn{9}vY$A2D0UKCI~|K(NU#_u}p`~mYgUL3drz6W%v(*sf6F9+TnvM=Is
zc(Wir$4GKwO^^4H&x&S_7k-{eJ3D7#dwWUL>6ZJuSEef1sMH8CX&ts+csAG}LEYK^
zv1I4`DaN<#wFL`)ep(o~V8es&|IUBg=FOQE^YB}NWY_#cD;bl9y5@$1*KVhOS#s=S
zP1T2ov6-iC>m9zEWX5A({Cc(1ZZ~J6H8O8_S$6joHq5$mz(O!~P1^_A@Y8aVB`HxA
zXEw4GpFdta<JMp8iL2ZSJ}v0}csqyZjH7af#tnsx6B*SL+FX@66lOh3VA<>YY*x11
zCzFKz$znl*6AaEjPdsL8_UJ^wiHDUFPx*K$PC1guw4SBMc7f7i@wc8WPq~@{x3bQ<
zyk@<3`(y6jX?l#0XFY4kHxT^N&+x4H+JeA_&X8LM51)5y83i9QW($8+q`JrX^vV81
z^IxVoAA4ZA*1S;X($2>r9-kQ`rggGhOa1a(QUAdi2GPvLqMItzbV|?Y&oG|HdEMwP
z&lZ!+zaOk#3!PDUD^|4Qqenz~$`Vl)mr0)sg^S&l*M#Y>`)F>m;m|qLWSw<^|L#@3
zmJ;i3Zri5CyJ%wnqiHhlntT-<+?Hy*OZGdU#%H^$=<nLdMJ39`7u{nfI<8;3Lx1kE
zA0c5?dS{KK!#!)O${y#vk_tT2FC}%$t6%s}^`xA@U0ElrGLC9EI%oPSf1kF_V$tHv
zEZMm`veeA=Ez4d{un6DJ-DdHv_lM%)w+D8})!*s8Cwh8f;kEuf&*vMT?3u%RT=cre
zdF=w*Tct-+w^iEj+ZQFi=e$G4`$F4hn;X-6)b>9#d$IM8>jRy6R)+f%%yO;goj-qb
z3CB}a`NFqNiM*>fK0d!iL&4}@Ob7Sl?AiODS}s4Z*~ohFoA(}q>o+mU|5wN^llUFh
zHskrr8%~|OF0K&lpJn)t@m+xHqx&;vJ?`6h^ueA3rT<QeShCfn^tHO~*zS@(bK9(%
zL*WJ=_e?hoiIBP$<k)z0!jELRLy~vS_os2a+WY18w~4#Fw3|4~Qw}Uix%2f#;jf#v
zPct?Nv3<D6pCNy3;f6)-<;OH%oy%~ozV2zk@?$3757FGq^Rmy)=A52-(>~r&xt7_F
zi|?b_gGW^#l;=%hnl2!<(>?N5c6usH^1{z^in1lw#eFufKRZvna);yfjLZqLmA$%R
zp9Ru__V;iF-HNz*L%C6T&*!~)o_(HDZ=)m&^rBexj{n#(-BzFH3s-=Etb%n^!T}4r
zUom-ii#6xhZnMpL{zd3(dPAsjYe@YUcl$YEYa%*-t888K<7V&c>$mRz|C@1smiw+5
zN4XrW4%ObWThO{L|DJY4Mc_G8|4h&Admq0IJpW=<_WFZMx2W0v|1<52^!`t)Evsjr
zW4{n|ew82Brn;x^_X}m~^p?F&)1J3OGs?hkX4%1G=2em&C)aALyp_E$b@DHVhnffO
z8E!3lCK%z~!gu~0+oh$i!(RUrV(y>+!o@?$)W$Gh%fN?0L|tO;i$ki5I@OP{_D<Mp
z_{i9{T;z+y_ov}8^OoJIO8#}}`F}nuKOSitPZiT7yVu+EyzRd{lz(1x=#uaMd8~&Y
z&Q+Yi<o$@}LykmX=8^cxFScyky5uVN@@1^zcR9`;;T66kCR}r7>MQ}XBl87{_Ofm3
z)?fF$;K)Y<{=FPK7Ok#OVPQ&G_~nzI6c0}lpXBsRcN?kWs>dbrF5i*%Qj1RNU3&bT
zKI@zX7cW|Vcl_O2&X^u)H@#)9wuD3>xE~$Cv8SkY-i;-B4kzZeobY|)_GQD9_3YEb
z_oz$o{hN1n`nA=CJ9e9I4m0a>;P>$4m~B(0Ds7=9wz=`}-k#UnG&WA1^y1UR+J%c%
z*QGCXJ@ml0P`W->``o_=6@M0l9nJexJ7KHD{(U<QA6dx0ZKxMIb@%Sem-lxFCyVj0
zxqRPNzPI(uQf^Nn1BYK;F_9@zwht61+<c{~I>mCK?u<K|ckTGO$#zH7%Skyt4*mPK
z9IEK3wv}J@v!U;YAV>I;eLT6nJO?ZuA4=!uOnW`!ZK{R4J(rbXW%OgoyS_WjPw3C}
zi1;fLr7-V{LATS2kEIM9&v*9k)aGCn_G`{sQetlW+sEMGI?bLKMjkWsV+R+VGu!<+
z<zZ0MT8BidYeBCHW=uG+Wo4i4oxO)PJ(k+6woczEU_$9J;dk~245E*SC?u;k9}G5>
zj>?xzxR)*Y@%j<rg)e2qYnVRWdp%iZ&pEx_Ay1e+AF5w#-pMZ0vQhp>&~4fOmwsAZ
zJ7CT)TvrnOv7v`A<xzwGlDDDW&o?h}Ez$T>p~SHAf_B~Pc~if3PusE~!SwJ}oja!z
z#JuKkpReqgzwp}Sv{!#~YO0)%Og*Ednr&F{=hNFOFBHp`u-yMW@1Wf=);vqI#FcIn
z%h*=NUcR2b(eIka&9fVOAGaI2F6yXOWRvum{5|eoy`-2?fzdp}paR49uWUB%X=O?9
zF)C1%xcE`+^L$Q=-uH#artg1VZxyurW%|N-4^@u}u-E8qpZzgt#*at~t4kTG$8^h9
zGxkl-I5_`}*ChRiowM0f>&rxnr-q%p(h(fDIrq4t?#8b>GMs-}yFdN@=aiL;nGp+j
zuwgW}`{|jv5*Bl~e{MQuk|WQ&ga4&nSfUQ!XZe5?Wh|FCo(tbiZ#?mnwO54kPWrj-
zbY`<VudG;V3->%ev#+P$EG>WQd8cEGy*Jdl_sD&Boh$Z1DWmQCg*z;{eX?htEaGl|
zY@-^uk2UUG_%6X}=Rb?yZ!WPqC6Vjwb|X}_vGa@JeQW2tb$6E6y^i`-^M=)W0^3T>
z$CGtZ5^j_qpP;^asmZg4Z~5F5EZS~NzcshAufJ~o)g-<f-#-018uCMCR^jjMyy<zy
zWe2rcobGw|7wPvLdH=U>{-2)v*8JgW`}r$=%3MG6_PQdg?Wuw*j}-;FXDhK5GhA7|
zc|uL!*8o?Eu2~Y^^Ol?Fx6~?FDxQ#4Rlc*l?&0NyI-NWGszML1Z&LT-->{z9?xOkY
zMV}^ay&$X2J*Td9L1RHl(~PC|KQ5nV)7AFaFIcS8qN#t#HQ?yX4YLj~emuGFkZZt?
z4wEkrOFv#)?7L7W=G(FQmg|+-tfC8JxLz2j9ov-h(lzturlXnqkp}*gIhM?~@=Z(I
zk{0>V;h6Ysy>>SLS@(`f&2p+X*!%01xAM+|+ul}R^4sKaEK#p8)u+lOLsyC=%If~K
z;=SVjtx`!xPBr`$C>BXo>YM!0%YXg8N0+`dzu&EUHF>Axp}%YQ?w#9o?)N2!a`%)Q
z!Id|=Q&(N@nRp@6n<pfC-a^S#`5h8Ws>NR{thDbxmV40j?xfiHuYU~f%;(>Z={C0i
z>@jcUF&42EH$KboR&^-}a=(4G+-&L2+ht2$8LM9|NcFYaP~lniZI$;WNs%b7l81}b
z`jzFlQ+|nWd;Vcs=lMPTrG*7+x-C`;g_%2lG}u(g*683}11{eZK;@fU*)$jPGauy^
z1u)KhVbS=g;PTe9%?EqgG@o5ReDSa{pOX2CBSvP6+UK!Mdf(*b%$38oNGb5_@o1X^
zK_AVx>HeSj;y|+J+G#G+d*u%C)|c{gGaWEb7UDkk$X2MUM$9s7X5XC@yE{u%cIuiM
zW~G_*O<%B5_sRD^I}er|-~Miaz{A5V&5!S|K4!-;VOGHIryU1u*8V!WrZCedcWQC(
z#fv3*(QaPhT#NXevxQx}gSTyd_)lTA(3?U&BPN}n3un%l-?N)%XHTos35kCnZcfRM
z%B=qM;q2d4SA(p@J{m?nVNzM+x~84w%I?-6y9ct~0`BW(|6FmxQ0vCWB~6pcxi&YX
zeK~r1X{Y_KFPF`GEv{+I5_?-{&a>0lWbOu@te)oeADuXIGda%s&CZWmJx8bE{oD3q
zHV>4p9jz?vf4=_sHiHig-#2GJmGIpo;P~>vvg@WFUw6wor7Tcq@;h@l@bbRLA2*cq
zJhoq#DR%B>-#%q#zl_tL4+?+i-Fb1}+z*#pHJ+_H@T@hWyj8p<jL$~9R@(hR=gU2&
zlQIn@*v{R&_4M09d%3O~YR7E50@g4HJBj9&Pb_(G_4D#2<@>&~U%K_x`ts!0^BzwK
zdp!TS@Vbrz4%4+JOGWf+B(3#0sdIUW^iqM6|E&RrhJNDrc3SW!o-IFk<%6Y8>X*6S
zi;hiwGs$>g+&$;uLw)PiCMaGruL{`k(RP2<)yKz8OBWUHpZ`<X+}Ld0Oug&PQL~iR
zb^Q-~@BIC`!z!MVc3G+F*`4oOcUCBFRy;i|K5nvQv4CW@ai68RWLkN%iPzDV^>>yi
zKV2H|w)jxuAM5HZe+^mYH+?>`SU`NyhP9?QN}jH(J=31}i$`0AY5&9DS+9>rEMDP!
ztbASNwt%M>yDm>Mzx(XagQR#z`8(l^PkZ!h-fL^Oe5wtc-0W(@-t;t9Oj%A`;-LS7
zXB(VOK2UjSea%SC#xAdF!m|p^44*pT;zIkj)q)M;-}-`&`R;l$X@`2V+AXOHk=HLf
zD)a9@w9;JlQF>kb7LAy@k2jV-a{PDn-lxiY9-n0<GnB4){9XG&H*cR!g2?-y_v;UZ
z*nEpVuOaC(ODM(l!Q#&!>R9K^S#ad!%}Ko-|NRbae7bFm(~%uZWDLVz9<uoRFl&zH
zq0~Khb(~XW%A}&2Wa}iS89Ypg-7at@x#j1djw@edxK)|&PA}LuHDRT>pYxydo`o@+
zY|b^TJ}frx@n7u=lWtGojyk#bUBpY(Z>-q|ek(k`*v4a6-_pI9qvphC4IW{qedpDS
z*>}n+K3>|ncgotri;;QL%bXIA`f6Q?ijul~`+k+S*yL>|)|E9R-Du@Vh*HtskRe@j
z-_`AmmPqo$tk@i>@-kIUHLsth&iA+6yu4y+xxz6G*469R`>hU(J0oyo`@CG9Rs4ys
zG`6n)_k8}k?tkhZd}pl{t>#?0=l=hD<*pAuI9r#wO0scp-8R7`RUp6R+hq5{cR%U;
z-YfroTWvev;xiWQOV^rh6*?W#lwi@bRqxT1M?H<kA7g?UPhRPjJ({V1I`tjvOF`}_
zv6o_WS4^7e#+VbvwB*Y&{rhv%^6sj*?EkGL{lb@feyvsAZ>i|Z;&rds8#xVU9GY4e
zyM*&hp>6L%u8^d8n|K}uo&Dq6qjZi%s5|+&r{&b`XY60SuYcNpT7Q4d+g+uv^;n-J
zowu*N3p&X0ZteHG+XEu@F5I_o-)ZS>IX5?bnU%e+a?$$r>u3EckJj7yWYX8=esgDS
zDSLbCv}WOjPvCQi<NyD<e*fLx{EEZU@AkZ2w>vL(Z`Ie$DKbY_*aYn=eSJ-}xw%<%
z$D{tc#pi9!_kY{EzV^fXl0Qw{^M9U6uX|Kp|Gm6E@BhEQoA=+Z{XgsdKi$vsGX9^^
zUSIR-<?{La4xOKEmK(LP=I5ug`tN=p{rs)kiPLLd{lA~78k0}A9!>7I{ib#N<H!E`
zKmGG+KAl{xc1z*vU#2X{YjHInkDjl*f8^`$_xt}ZYinyeH~sST4OVr3DrSGb^-uoa
zL;1Q#N6-I_w%dOt3N!;GvEYH=oe#SVR{rE##m9P%XS>T4<BNymH=X=yvFFYLgT_1a
zg5A9HRC#93c-oUA%sy|H&bLiHe7Pb86OJEz-o`iW?&X#|-J(;PiThdQgycNlSUxsP
zxwFY~#(PWFO>Nwt4zs@!W-pYOzWIgH@u(F?PclhAc1V+G{9v|KWZC@x6QdQ+$aU<R
z^RcGU@k7ttgttY0lX}m~_{7&FaQD3A5S<f!*?-Sx(=+#Se4^6M^i2J&pWMUFSF&XP
zk5_FalfKLhzHsk;(M=I9o=bW@r&ruucVU<3iE|IPuV(vtZ>#&|hwB76N<DY|+vJ%U
zrMoNkncYkutEr`HQ$AXHID8f4h%3CcW4r!a%NuiNNv*!@UjN4QhxU74cmH{v6}=M`
zP1h9NIUw-=?PJ;G%-;*=S)@EapXak#O0jPT>y?SWesp<HU!MG<*M9p~gQ$~5U5t|+
zeL10^8R9Nk92#|D*=?qR2b*2pmFFF`+;nZR%)9DyB8#p{`{viZ-Lz%LQiZkkdHnnC
z9ZH_T;5}3GooMcby16fOkC<j_=+3aUyjyek&6d>5e0LmIENozX^5%fYgXtTcmwmRe
zjhe<c-*CO3SMY7Eplr+BiEmeI+}ai;e);mh*!IiQ_AY;5(37jUVh{VYM$UUhPir>i
z1%9l)Ew@RTx5G`QNG9aaO{QroT`!~+4ohBNm3=BGc4_u~dAqMhh7aY;?b4FBw4Ix_
zh*xH5K)RsmqyvEo0<B*xJRJE8jJbboH8|3H_H5?q#&aF|Q8v5veAE7#<=TtIgoj3^
zb)54(;#Rpsi|13#eorQc6A3F4*G<=rb$InIDri%l*W_ioeyY*@8(FQKHKZ3^-VpOb
z>~Y)#!Ka&jR!`&nKB33MpybTs-A+DdPTG3Rzw^*P;&u+V${8NP&xN}y^JNyzdu4Xg
z;its3V1Y~TljT3nDL*=QQER*hcTWFzquxl5v-AI&NmzU<70cOcq&MR<%cTiT3wFl^
zCO&crb=Wld!m>|lQ#Agp+FRCl@KJxgeDg_-S?$6bCP<$A{^9KpZ?@U#OD+HO?vmYh
zaBq5M_%iJuA1mV0LZ<sIPOacSml=8a=;?DJF`I0e_jIHS)C&|HHcFix!|8ET{_W9u
z5ArpXcZe~5>(h@jaY!~yJudcrcmLA4TB<(|oxf*kr+QsAY1tbMu|w6LZvFVSyJ`LO
zr3(v{x3jPP5*B^BphKT2F7o2kR<ZrhB>l8>y@Z=`G(_%j-}A1QyuKx%px;YkU3TN?
zrtq{|i){aYj4^m!VjIYD>u>t`jr)%X>t!gOOyoLuZ=+ZD=b4W~j`B`T`zR#;Q^r_a
z&d|J_udlJ<o#^>_6^!i1MYH|7n-mn1gKd^L$TFWbcb{E1t04Z|kAtF#Pvah!#rkgk
zI_INs!TZx|s_Ir=cx(JFRPLn4s;$?*x*8Pt{k)f<rQP}F^0#EqWY-@LnZ@T!kJ)ji
z`E9F`VVkr68QT`)<z27W9gAmF?G;pGOt<c-<&t4Yd80b}+0KaR0c@MZ=4D@O{H<`_
zJi2W&lUKt^gQB_be|@u6(YEaUx~#wH(APJDn+{*y`On1HdKW|Av0nm{+obcvPl{)q
zSa#hhSD&@}unM<klUug0e%b`vBlm57-Ix_2E*P(PZL<fXPR7h^ep!>#Gw(4iUE*+m
zYj*rEro8;sVfu?d7)^L`CL?2oqxs37=|vsCPEN_bAv=>jJ8G7OaKi%U>g%!PvSBJO
z)gw;t(pZvds`a#I+C0ha;t!t4Xe{10LoAeg9=py<H%AYH?1SAcc3gUU=AW;K)A>+v
z+rBFE=gv15OEWKvYJ1*$xa89<5sAgZ8Ygx<@Q=A1Al0#b9cS#7B-JbvP1bi;qiVX@
zJ<4y~3@zWcX3xi?fB!_=iJO?s`MKTZ`=j)_SIg^O^=mT3mVbG1ab@r_pN9c|?q$Ef
zx3^d{BjrP7rcCejL%zku#lMd{pRDe`EojM)Bl>?1>Hj(QUAQXckLac+@wx9O&;Rq}
z{r_+I|G%C8{{4IS-#6#~y{Z2XI(MJ(e)IF^;yMu<Ui<%h;%`^>xYyk7!(PF^>ubM*
zPEV;{cVKhw?QKWpe_d$*_bhaM)z#$VeX_HILPM|q53=1`aZmXBnYq^G??uC7K5jAi
zv)KOE;{N>~Zkq4=*js+5^7-8SiWdvp^D?rsURA6ti+^>?`|H=)`+v^<?<>LmJO0nn
z_&=rdt9Nb)KCtWQwCHzkH^cv2U0?Tg?qoGzr){>TFOOz_>=LcAcyZou-kp-1qT<~A
zboE`5W>QTIKY6;i*b1)npUDo<du-5n?$HXhtxv3`HC))w_Hk;!>Vs+hRXf^d#{4>!
zHtmOGfm|npg5<$<3%^a-;d0w#`2?Ym+s(0R^Qvw4bi_PZ_C`*?Noc+@x1deck>e|J
zpKPklsJm7al+s!lE2Qwj^y<==le*JcjI*`UOrNMeZ%=rjIVZxN+gx|Xqm|koinpbn
zCC5fv`M>d)diHMS#XrwX7{qPM{ghc`*>=re<CQyo$*WzNXU_f<TXyi=-z86C=BJ%m
z;ahs7;#}TJrL+vTS!*AL1nsxEdNxKbN_DH%UiIzE?=3#RJh#0nc$J;EL0VuGXY&0Z
z<^@{MmS6k1p3iMTso<@@^OQ4ReEIytdHwPRg~*CkD{f!7K2=O-#=K{`anqun-I?IU
z*%B&!r8+BK>eY=IW_h<}-}?Q%ovrMqEAPu)qPYTpyRK|{u`J}Wh3(m+tPelUKELFh
za=)@q!1)Em`T@!lN~3bCj{6o1PGAf2{JeB!<*!#Bu{Kw(&)d~!H_@v9t>^sxwcMIz
z-IvO`p6pHg`s&NJncWwg{QYvf^HqIyTmPTnx>EY4vt--vgkOKIZ(qU}v(c)+*uwnI
zoO>U4bz9t-9d!CobdYFiT1~0UtvPOfb~EKFQqrxyTv1Gjn4=ecXI5M>r-8hV4{ve4
zCvWhx<*y@ezWY|Y^8JCoUuqTpe%;%?p<u$2#0A!S|DC$|^3%~Ja%-b!NTtQJ-j3xp
zG<OfaAIRk?Wb?;<AJZOBW$Tsu3~Ha`dI!5I-ki81HN^V;vXJ{G+F!rQupc|W^x?VW
zm&NyQ%)9npe$kAy!e1xL<9!m(3vQBlxc`2cYu21yGk!95|78*8m-pshYdK@y{od1@
zKgxc7(tNq=sOigXua`}nmYJ6|t9quyY^#2|>0E4O%2P_0*zZpkxA66qF<tcFfySZ!
zcP$!!64oqVmVfWBf}V0nvAe>RtOv(VRyS>5lX@hiQla_(LdR|F+nwsfe=E+&n#Y}{
zCXr~e+Cbu<&GCC5>RA=eXB?S$WBE^ONhkgyNu}>|&*Vka>^%Q_^XrHL!;R;gxIZ!{
zfBt>qp2a=?yi0#|d^x5WzG&zP={dDm>dT>vDa*>53}#(DZ<qYuJ^o@VbJ+sJ{Q^>p
z^pC%ns5v(6_{^m{)-g<cC=j!*w$-V*&?=7o;CDY|?rC>~cuK{x4w+8$-<hEwmHn;h
z&>pF0PE*7LXPp0R$n$I3%u`?5|4a5arKK%Ry}uw<K;ycy^MQ*M@$c?0Ov&Jq_{XV}
zczo8WCAXb+TtD{VM}OnZ@GmEnEtM6n@5r;hnWVjW$){8MKK=Qeu=U5sHMO4#B3|d3
z-CAh>O!WMR`z}JA3CI2}%%7S3TvWGeadB(jX*RzdmhGZ#?-yUt<c$tLYsb8YQRMiu
zh_e+hWn}p4W5p+2b>UR(@P5qvG-X@y@=vcn%7&$Hu0PdMJ^8ilp}ij#<>r@9Fx>so
z?oUqqIW_JB+p_<^o7-cpc;TbRfdd;0@;9E@7%<1+;D?hIeAQnj{Z?VfxZP75Q#<{*
zX2+xK^n>@`_k|zylPR5_9J)ofP~+Wa#{Zd5d*^L#NM|+?^S|_t<)79T4*u}ti<VmM
z7Jr+m_~CeU?u5cw&#dm<Vu(KyB{jRbAu#Av)q}Y7kC!*Z9H}^Z@6V}IQ$N47;AHNb
zsCss%#jJP#k~Nf!)ikfXs*-d%FJQvQRQ^Sv{$_@|=aUb|>wk#zG)rDwQR3<7{UOpg
zCuxn}<yplWztsd>;7slJjBId~Y$|&r8?$l#%`Y|^Cqy%q|1Esz^z!MK7ni?YVOp&a
z<Gt`&=4ADy`~QF1zDO?Cw9|8y=h^&^fx)%>+k=_=3;h?@UCg-@C4XmU^JlrZ(8f}k
zxT*tBo(T20`%3(s6>;FhgS}TmrB$z%bDrAt{=1byeb|Lb0S2cRf9U$va?vcWuP5@v
zv7*n$S$h?yB*dl%Nb$*eU)AM(Q!2W(W2)u92fs_d@Bh0yzwYzw{L0I-?|pf@GI+V%
z)?zO6`BQ%Gf4A$kT;=KLd!KwIe~I(In)|-ydAPcc?d$97_qRNHVru{Qvi;xx|8A}S
zdrN=sk9*>Eb?<gQ*PFLNMb@sSV%L35jeuJZCO9=;Th{qI^;iC`m&<;Oo{H1)sM&89
z_pUt3((d=o^Z#yu>zEgdT)Vf~e>lKwzHRGP+46f)r{h-19`B0ISTZTJ;=-cOKhM|y
zYySQ1?d-)2-;)-8Tzc!r_L$2>%b%Xz_-jwW$M^f$%Ay|a`?6Gj@AH+*=k5A*I{x3M
z-8KJ?W<T5-zTrZ!&97Cf*Z+^KmwloATvVj`kE&$F%IV*G>cx+o<e%i-uOG?yRpq73
z?3erPe*940f73%@<;<h+svjj(z1!TsBszbe=HAb-Uj-Lv?!4H#VoO<=R;G-Hd5oQ<
ztYw|mUFV~3*Z(>E_~jy3?#t)@ACf*~BWs$Lp!GT{eA%K^FJG?Ocx_AJ-(z1a!g`OJ
z%lJ*cc;?TU<$0Y`&M)P#brslk%dBhjR$Xs<lmFAcFl1W1-~IpK7xwy{V!9!&ziz0<
z&5csr@N@^qiIgxUmapOdp4ac}GTD0W*0gu^UnYKe`}_NX$anth_dYFs`RU~1l~TP^
zZ(X~k)|DH!eVO;HUqP<7uYGxI{mv(Qp4Gg0H96_KexA+u57#~L>Ei9?Y{q{VP0y~(
zI+h(=e6i`vzLT*p_x+YzV#mgG=ziX!utQ5<ZrUb!FvBaSTjNQD>C;~(F(rY&8o$TS
zzGm|?<(BWki|6a#?lh@Bw&lw$^H|O6a_n`UuCh(XeP5pVC;QTLyPn_W6}vZgay{!`
z``XL;JKs|8_0e;)9z=C@EWdOs=$e5!@4VGs-tk*4rk=H!RrYQ{LVSAQuJ0=kZh7$N
z>dI*k>N>)9Ob-p7o?7stbmgXU?_URY>-nC~zb`rS`Mb(h+Gpq48lRoHO=KaHA}?>P
z>tP)sc9UesTT|kygT1XPXEm+ns6KCVfBG!#^UG)LJRMwnRYylRb>*%~#%x<<**lx(
zo^jiJY0l!~LHAE2SQSj_dLyDT$1p!MD`oGwYK`FcE94m8pSd_U^ViYpOV-iWEA;Mh
z9}b!LO-9#m>f~w5TTicZJMh%u@r1dTY}Du4>`?ZVygRe**W&PH{{&e(oVvQrmY&RA
zdvM2$o!Je)^xjv$-(taHZN2NV;j8NziW6^syzg?RtwT5Ngi6ZqmOJZxX8XvW;oKkj
zpwKd9nuyzz(mPyvf;aObCF70CjjkBE=S<i!XX}%j_v6_#zXjb{en7OTY4M|7Ium)O
z_-xysXDT`A{l0`8k(`>7UtShHxv@vTuViM(+RX<$PHuP_e(r$QWM$@=GcPBw8MBK$
zo?vfa7vScyO>YfPK|p${-Hv5bEgDi*e>C4d|EBx#)os)F-xE*%eBh+da-YQ$&O1+^
zm>l+CzGe-#?>ffj%nRGzwH<O^yZx<|eRjdggi`@lZpWq0?D#A^<(%e&<9||L?9jW@
zI$v2v-f+U%g4qqN@ht}=vez6qrgdpri>`!<g!;_-$_*a<vOQbZ7@qGreEr7!1#Mr{
z`gJ~?v`FLTFfMCol#bZ>;K^a5C+WX>B7Bd_>+X9X`nYHvSK}io6NeX{%vt8nkj%ZY
zaRZY^oFMNT&xn=<M`k?UT>P*_MB8~EN8o{K*&XG{Hyfh$TrvyACfBx2ws>u2!FTN{
zqmf#np-p|oxowAhCw*s3y?$cf-<-<_G>pD+3eW!>_ipoDhdlyEYUV|Ma!3|R>`Z)P
zsJ)LPr2Dz?zZBNkdDnkrY?{6L{_&a_?|;nLWbv-__#<P+4+o^*pAjxzQ>nL6u4aBK
zBTM^?ZDFCUD{T5B*4(K1)4B79eiiSogxg6KF{vM}Ew^5O)R~_%i&;~rrFGKAA9J=J
z+sx%*qq_P1q3K1-W-P0bxNex-<i4@yYjk~Atx?PG8C&l$#eFl+le}_km4eVBp~+p}
z9-FWK-f|%Lz>FAv?vt|w4%v1KnO(D+6wy&$nZzjbaPfpEzh19f$8@o^SWfMXrSrr~
zaoyWL{WZuu;$QadnTqVOr><wB3UBTDT(IlQqsUCTnfLqTtvZUP1}dev1Szl<9xKp0
z6LCSIAX#L`{Nt<Y`Ig@O|Kn%>^4ag}Ok!KKZ+FMv)z<Sr|M!i1kn%_OwP_Ps!?tey
zn%VG)<*hou0r#fMp(aaSaz9%h?C!tB_I&;mpQDfb7cC9HTi|QuId`>gzum-V=GTtS
zv+&Nnv~kv~i~mE#W{LNgKQi9YahW|Sd&z>o$Mtp1;x0}y`skaRn|ofl-=^p;_xmeM
z3k<eoU0uZ+Rrn9oDXM*6`@Z^r-Xl3(R{bqsPSo5lILynRIn%P}$q5ryb;;Ma^LD?L
zkGt{Cd*|Iu#*e?aZ-1XTJAdELd7CzEdU(7*`txV|>-Ubt{4@O=7V-1s{68n{FaP=o
zs?JRR-D*E{e)D;|-BH{E>*ebo-l+Y5#`t`U+Mb&A*|+om9LxW62z=w&&F|gs|Nj4d
z(=gzF?-$QEf-KW+ZccwM{%(3))yrL-+v4@!sJ#n65xC<|U2^qNF5CP07yfU&zjw~o
z`h&KGuY3b8RPdjauNM{JeRs3kq;yWD-5r%PPl7_4%4CmyRWMatla_CgV#(B1sC-o<
zJZDi-sdCdn<LL6ltuKy0J>g?*?I>juDR9y26=TS&%lyoCQ$r3}8?64Un#Yrz$?)t6
zOIpp{3%gc+$}QV!FjbkQSKvcrXT#!S1rpCT&e$)z+%GwHW5jaFrc+KcHZF+GSYElU
zUF$>a5>39f)`vPan}oiOWYOPjJ2P&VwESzqO+GUtU-)bfeZ%?W$fT#n&KdXGcAmG=
zKD>lws;9;A+PN|;>ef}4<zhakB_^(NV7R<@ZOfFqa{B_sk2^%)y59c#!Nzl2<d<bF
zS)zEiV}XUkHQC#yvSnAend*A%=2}!~y|pjU;(IKd>-+L+$mwfF%Z~X)%y{d|9Vq&H
z!{;B%wj_SuX0aqYOY71i?|g=Bp&QlY-qh}}pAyu$Z)I-Tt3&m_Z+?yDc+<Z2(Ssio
ze@@>pEv3Mj`~Hn9B3m>5#Dv@PcHf)0CG+sDl21P7>_=~w+`gUX+x<LFrXY01YF&jJ
zqTjcl($cAX=@PX+Q+r*@@yEAj->dT8mH1P2;l<UatL49ce-srEWUPDDY`%ZL%~o66
z&57APiB_2b^-rhYmprtVm7V#c4cn>Lmv>&8_T|lF|0VC&M0(pu-e>gt=<22^k<@Sf
z?1kgHhUd4cTUhE%|Gk#3<heQJ&7Z@LJeL*Z*qM(?sKo@;sNIQ33H&3F``Ok)py~LJ
zbV=Ud0S9=^11;KWiazpg_sx+>E_fup?q}_e6F=jQRsE6Z*(c$C<nj}@NAn6QH`mrL
z%9cFwX97=E*}+rArDc!bMBUME{u$e*CZQ+wEGec~=9O`ZLUaCP+29$SoX0Kp3K?%d
zU!$mIa8Recuk_C@o`@s54CnVKN&1ECVKiG4dZzcb@9m!A49y*JoV+JWPiAzUJSAiy
zw)Nh+c!OzYOlOoe9;`UbYrw#L*=bGltiLD1jxxwD-do=<*q4`VvvJ=UUE{|_6H1<>
z|JTSmapU7!Uw1d}eH}A=*0q0ac%FKRsr`rDgNHL@r~4b_Uv|H}|D?2!$HLI|gDy?X
zGreD??qRw%v#|V#qTtRY-vmEz6n*?=&yoK;t3;LsOqV%6=i&V0BAhNYJ=LOdi@ohP
z@+ZA9w0a=&Iyt`PQdhs5O@j7?y>snS7l`g@nd;=D!SLcvA;)r_`+NQ+xp7Q<RI9=J
zX_d8k;=B5XTE46Qbr)*<xfm}du=nWKCG9$jMeND!j4aLmE>%hY(smyHSgHGdr@$MT
z^aneVn~!mSFO0CbcH{h)wF;6>0{YLN+lf9^-?ZA3Jt=Ra-p`$9=4r8P=!z+E-SjoM
z(4lZr_n}Gb>MWlZ2*$`euFzE2z0`2>QUxEs9Rd*&$wqx=ZJ%ni6<(Kn<JOqEM&pNW
z+p)P@db@*HCG@9EkNQ<qWVqoCm-M0fY2L|o!Uo^ox9oXo_0wNQAm7PDJnY_q2$3($
z^OM#_>M}l1e#CO0+iC5DC}-`1lCLLuIw~m&Xg+Fv&ygngdgs*0$Gs0{o^C&sa>d5V
zx%$h&qcJO{PRp6F?U2!nnxu6x>6_D+x;gIpf7X0y{+(Y^Fa9p`cr)RpQ{3T4_CHsb
zd^Qz#_iR~w{C2QudZF#9i!X!KmjAjHHD&%&j%3@+%ePD?u30{x>9D9sZ~c#Z>_MWu
zThGp$^8C$BL2Y)Sf7bi#{ygOWzqIFP{@-i)f5Y!Ch`TYhXYVzhnO}D8+LgEe_Kw2G
zUXLrcJo_Qzb<Lpq<*zTG0jT<gtZomJKR-KrI$meWo(;KcU8cvD-84S7zUFOqeD!g6
zyH6ACYp?IV_cgUXK5Li0h)~bUkMpYE@BRLjOG)_q`pC`Cves&Cd%gAj^?Uo%?#ar^
z`f_D-i|gM@v$@oL{JZu3&(`yQ{ha^*=l!q;!fg6~{;kcgef?JW(7eZ$|9{{A@0#2o
zSO4c@cIoZe0v&O8p6!3S+37kr>*?uPkDngOdlcDvLVWw@q{g>R7d|I({LTN<^K;An
zMN^)(s&GuOaNgV|=yYqDpC50?)UeMn&F9yc8f|&-!YaMDPv}y^v;c$L5|!6e)wgb0
zq7_`ci1ARrNyjesa~dDDLL<z$1lqRnWK>?0x^m+V%f~N~d_3=Z52Y{e6`5=EPLxCE
zh|Ho)smE+tdN-cU_*TR>$4bks|B+B=WVCRP-^5a>iX}{MqeSkyOqiIsnKzc})-oT@
z8Eu>0&NBDPl`J;WJNPJXo>7|oq?<V@a$E_^KJ`2({Ou~Bd3<X6jLOq%r5?PT8N|)A
zB4&20)YfC$xEVTkH2+x5X(yljQ6j@}$I7P+E8V)6wpkhrWy}!my0Sxa!AjRBM>e%F
z-V)U62tVF9dFG3z5Z7b#{_V@VrYWCraLr|R<#!yr8`j64SWxw2igLxQRiWD!JifB>
zg3r9<SZxc3s780iLi4QEqFml5moPV`#jcEZX}^1S?w0P*-mN*Ta!1v;8Ul@j=NoKT
z@a%wteDc9X&byTl37kz;j`EqgXwHfQ|5E0y=<zGt7PDj8$C*DGE0&9G;<(yiFE^nt
zGIweFUL{A1(t_JBS`-eLJl^nZS7}NLTN7u`;n~$kO&e5{A5ZE${3ujxUW(D)+o2zx
z{;E#c&0-_K(|G+#8<*2ej$e%1?oF=@lkS^XRGoMHzwznEpYK>-+!!ufV>ADKr+L|v
z9Xs?taIr<1ht7P@@#(o5Yu^oDBd>MWfBboCY<$*iVsz+fxiiNqE*r^mnI9}}h`YFS
z@zjN7oBF)<rtkl_|HG4KGyeVflPuDw`fOJGOwVPi--WODp1Y8ww4wOBfmA{0KaDp$
zlCM+izexK;>8#pufc^QZ2cGPPO7FUFs2vkL<a*#j-4zezJ-^M5sXd;3UHOsZp8l_V
z5<B_~1*|_;)k*gx<aO=*vF2l^k?WSDKT>x!IX<3WP@=nt_xP*$-vvw`56!*t^Vs!s
zN83Mtt~^udy@zT2AL%dt5uauslzYtW$h|A=e&FF&GiQa(wRSTu>h(Kyv}H&fF3O!V
z>*ki4!|!-^3FcbyN`yUpVyhR(wte$CpOrgw9g^lBW#Vq<iT}@5EWhErQ^FUvSkWzy
z78Xy?v*tU#IN;Ik73^mJ?wLQ5TG+$*o2Pt6<^5va%`b$_xuq3kv&D6f?AUU{wN}E;
z{fE3Tr%Xrb^UWVbe)Qe^ClUQ%(_^vgwj4DtUx{ze{`k4_x!mQ&i)GBEudObWDRAQ|
zNPT+czGFvu=Uwi1dmC02l!eqNF8w~|^3l_qmDU8TV^0p65zrZI#y5R|dfCZcvrCpT
zExT*`K<=Z&iOmb|79Q#Rdv<>yi|c&dq(7;11Rw2aYKhM}d;L-tlU!7H;jK>Jo@4)n
z<(RxpQrYfAheyx7_vhGaL8VuoCJAf-hf~fi^jUq}Rnpb``-%$5!-wn)COr08YpfD;
zs?dM++I9YaZRcig*nYY7R5kmb*#c$GfeW&i1{B#VMntinFYQV?cBH@Tu~mG>q78FC
z+snwcPJi9Ww3IJ3PBq=>dBbPd4La*M<{gf-xF0o1=W1A?TVb2%YbM|O)3#|SSI1Wz
zwyaA&oWU>0s{4BXeQ&kc@U7eT|9u<(e`)-$rSa8@&erw+{@j%|%Zb=p^z>A(u<{4n
z*4A`QlaTQ6?+Xq7tP4mxb9U?XxZgX(=9};TdG>zQ!xhm{QGWX?#KPlize+t$=6P2C
zv0VR8PCS?Eg|nZJ?XLNK`+nWz<baM3w~p*RcJ)Qwx1@uQm)@$|`B_XZ%Ic4GqGMHI
z_55E~me(Dx{BxuK?~U}WJwJXws#depkJ(YM{9^!@9oHnTX<Q-y@BID0dj0v?=KX(^
z{+Hd@dnGDHpz2@v`b+y4*_!l<?pk>y@U<e7;Yy9QUf=J3&#3x!vNSPq;>Hf0Jb~=<
z9SLGP()NnzGzC6*JH7sId9ZRzXzoPyl#CA+sXnGvvldNWY;<<ZRrd$~^8fsLUnqae
z?e2pOEGr+rKkRSOHS?!V(?qrZiu3+9+yD8z;F+8)+fVk1DQhOOO)XE})h1|=RW#fF
z_viEN4+K`u|5_-QK8K~<<fg+9BaR(uKlAT?Rd|>8{kY=WH)jt#-g0Pb+wA55Wu9qH
zA@bFKUVeF@%reF5?Th=$@eAF=xE^&s^J_ePi~aXEc`y4<kLCNFEyNX$7Ky3rx~tA<
zh&sg8BFSH_om~HE@_q)5&9{61OlbY0b7-ZRkJt_Y##23+wM*>(F8%*}dz0s>HN57h
zj~HrP_ltigln^5`=l9Pq?)6`u_e?LmwY6Qi_W0bM{Q?g+w;Y}xVj$zw`ttq1f2&`1
z*Z=-r=uqkLs&8Sa{*0gp0f!{CGUCg-O#N-9%GJFHTz2^2vxR2oF0lOi5Zz-CdT#Hd
z)1AW0FR|DEIPPq4cIKvr&c_p#A5{m>o|eQq<srAYsifGfE3T*HE9+*)%5z?8eBX6+
zVnWy>zUgMy9Oo40)@bb3mkf5Yzc}rCtH#^A7yZ&sG#x$Rv+Mev`P_^8H%w5xWTYsw
zNd5WquH&_j_2M5@e34$zQMT87*~|3(n|Rk3#-9mRy#Lx}wtK>Dhk57Yu5(Fz-r&E#
zYx!LH|Hms$_x0KNK8`zSuEp|0lizK_ib(#47Voyc{gZR&@ax?@8C%ZYP=BEH*r?9z
zm<BVOk%o=<=Z*5L5{Wi;Z53w5B`v1M{`kIlRCV)w`NIbixyMS+<TGziI+t}NS6;%E
z(dD|lP4|~;HsWWt{Ovg(%@z_?6C<`DvV2KY{>P5=#m#$;w{E;&oB#Ijk<H(1`?7bc
z`SK|2<6fq>YZ_~6Szoe@f6w`ooqR7$AH3t9t|1pLXw10(Mq3mEbDL4mwud)9N%4Qa
zcz0&w!T2~w`ybM)MD#h6pP#L9nvuNclGFb047v?z&vt24*6|rWcs;ABSaC<o%&F%Y
zXYbkn){?vaP35hkYwxTzW8PR6hRsQ=Gx{#vloAmx;>YB-ZtjLpiqFM`JAU3|(Tp-$
zXPvuGT$*XxI>qlR**P6&JU7bfu$-ybcja2md!saMr?gMWCv)t}Ma_E}^sh0U%B%jl
zrr>;f;(f8X)pF_Y)ZOGh_wGF>TU)_-V|nTIlwY6s$g1Bzex#^<@v@Y(#Lyd_&g~7$
z1z!ZlcRm-fso80)#5TdME28~?dc$f4wMkZdo9Co?FDc*=D0*ikHP4XEv)qKWRPlM0
zV&id}ImKevGLKh&tW}&Qz3_EFcdz#&xzbi|y{HLN3!dJ!-d4o7YVoP>{TdUkRE{lE
zcUx%s!eTo2k9{G3Qr^!!&bw=NRMs_Su7$Q`X8cDZX4-oha_`SNDYe9y)$R3p%ed>`
zYz$=O-uQ-YDZhJa=Sr5N(V?tjGB&J-F0sDzn|rUTbh%w@T#%sYlR3@vl+&%OgZVkT
z*6m14oOQ)a*Y-<q{*tcE%bV4Dl-7J**bsccrh9sup`)wnyrnym|5)$$(O59`$<wmM
z42vIpEP7|I@c-$Z?|<K2ob}nMyYKtCIhLOvxUg+~|NYJP-|wEDiC&oX{oUQq`{S+a
z%74GzzW;0M_nQ5c*|s+~CLeeGA2YlBPT_Is|2yBuz54b2_3NeY>UVB17QWv-zkcP`
z9SUFeNO=91woevxbZf9V`jBbsr<S%Ayn;V1N|w!kEnx9-(S1jU;<sWaR<rOYtuZ~;
zaE8(7Xiv|#)>hZt4aX;@yqD1nY>o&_nPY1bdg?{fV*L$1CqMQv-rCs5|NSsSdv;L9
zq~<lB!dFjxv%#mO%I4FN0~4Zko$Y^LxZ)WndP<<gra@)fLdj>F@3;PDX`keCaK-nF
z8y;T{zj;`B)$J1s73;suu{>Vc#jx~~@s<t0VyjQE)c8z&<#;6GWS&`9)@7dfhtD1^
z^uK02bN!l?=`}Jjn}qwcFIBjg$9&h`^h9Lt^;nM&Ngp3xkdTo~;IKPvDlygKe#QB-
zkJ)$i7pczbyUDg)L0O31c)#4ASB$dz^>2#>{VUD7rp~qFD9g_N!~TiKt(F@4KX@Ur
zSNv(zm*9@miAQ_|;-4zYE#}xGAoX$L)`zq1aKFxudhBFU#uzO>K~d7)pjY-A<K?An
zdcGzPLfe*zndms|Th6~+^cvs$QlH9e_l~5qGvB)y&tbNX`?HYS!$ql&|7`B%`PU$K
zUBrB^Y|WPj`Qu9yEOwd~bbJ$C*Bp70f#=w<=W~{A(0^8U|F-A9!mpn#iUW4WUfk!)
zF*!o}_@wK8Hw_<ERH*%958EazzUP=si}OE?GnMZnn3vp}Z(n`(LB(<TTj{@wYHRb9
zc1QL&GSq)Jy_a=n?)w=Yb;o-jDyti7z56ja(Mply#VL_mc4ZYkL;Z`5{*e~NYii8@
z{Vh)vvMpF#d}(gTjn7lwwzJKd|DyBxAGb8yDhBnXn&0&Q+!5DOKlIA+xMIVHJ%>Cp
zKE7qOxhyqNx15i)hGWjD?AL3K6o0f{aPDgZ-+$J7J^iNzEkyr*$gq2$|M$cps}EB*
zii)k#?G$^w*J4$Hpvcv&2W?la(YY^P=pVzqNAOBv{|+scpQS~Om6FqLCQX+N%`f9=
zGSyM8S#g|8M>$W%b4k&&-y2Tf@R=8Q;BcX5bL~vsvzC_m|N9&2>Pme#$Fo1)bM}&`
zVTr+1u0<Q?)X6fRt&pvl@9A|$-AZU$-^H>D`Tokgz7~At|JmBAsxM63bIk7fjy;ny
zXLL>EG5%eY^k@gq-U1Wp48^09PKTT`aBF|`gVFzh!a0k&O;<f;bv@m~<<I(J!A&#S
zEze!<9KBV2>_%bhN%nwKFVAV`xjl@?<B*)QTxR~v(;-@-g%=Hf8odlS&{!9vTo_^#
z+`t*`d&@Agsrd9iK8MEiLtPS|&v1!-FJEz_#r}NStTTHb?RFBbnDkOwbKS?98MmxD
zZ=A83;;&J;!R_ef1B>_ZwW{cyd$i2ZuTpZ;?xi1H*Yy@pw~G$2y4G`kSxcCnmgdqq
ztO=WzG+NBnwZ5cUz@gvVplDEF{>oLLQ`zEs=qJ}VBHu+fN`6(>eDu$-YxB1UTH?Rw
z@qLrMEuXpbeAdFr--@q!ik}a3I=u7$*ZllvaelRdQw;m~9_A{Y>71+U-uOJ?birb~
z_Hw!8uBZDy>|$sP*J9D*u>J3-UA(V;LDtJxr|aKuK3x0XQF+IOx2zm74F~qKH0ImZ
zoZnw^y7j%j!viLkfBLNlG`M!I|MO9PdDf;4yun?L55JofZWcTA?!}vqBj&umrYX@X
zcI9`zMkSu#5VCZ;P>U<8KP#85+#(NC`-Lu#)w_Boop5^^prI3ZrS&UUqKbBNhR1eW
z70p&h(U_>4+=Zext8c3wn)UL`RJG00%b8^5fBIV|Y6ysK6PV^Uq2k<P4(-Raj9hJp
zCce@77i%8=ehL5O#&EN(d~vm(*UB#qIdqp}UrD@0o5GFWNnctYegD5SqA>B+`V<aO
zdvS4CJHxg^5BDva|Fd(x-|>?(rcMos$_m*%v1*34*3%*>uS_u(_S_Iom#|G1Jb|)K
z#l_cj^fNMej?Cw{bLG3u9qR>a!m{<BNIp*bBfV1ND$}aW5akxNjXb&jiI#bRTT+#n
z*YY0Ddatk~tH$Ydi;&KvOpdZ^p=&2}&AfK|W8BsWY%~2>Y}&oqiZzr}H%XQ@)!f#T
z+SFmX(bcp}C~xbBFN@hcd#|^s-S&TR>4JW0?21);FRUtDzs_TsU76kDGldtJR@N-n
z4vz>`n&xP__|+;K`K$9DP7!ZsZ)X&qwZSRl=%;`UMim)f8{2o8C5jvk&pf{IrJ0zR
z<<#_zey@)H<g1u9YmW5JcW)(+J-qk$$IsQL8}p>)D&%^y81_b%>%Kqlcq(iD+wSx0
zY|pob&G~(2g|JkFF4H!h9GzoXHPgbR`IlRmEI!*~eNTPQm4ss#Y;VNWZ~3$E?X}}`
zUmw!n{V!#8UsTE8L#2-meK+a#|1uPNARfo@?xp|wWA@klZWy<5hR-dyy6Ch=+X3ms
zWm_*eUNlW+HJ34;-@CSBD`R-e^dEvN+gqJ@qB+tlszYPWtX5o7dCl^;>_-ogs4GX0
zPTdf(+O?Q>jrioY!)s4e-dcJqd#&h>DF$}WAI?oQT(~mo+KX@P?|k0x_{h7Ge~Cfv
zb}?_$tyz9o58NudQp)*yc~va?8M%eAiIanKthe<j3oDCnm)TyiSi0Zfgj9m*kq3&^
zHw$0sNx3*kSd||?8*jR|j*q*+;{5~`i}M}qb>fWYeFAPwaWF6W|7F?%#pij+eLgV{
z^LOm};4iMawsl=^g=AI5yQ@WpiK3^bZSL6~Da@C*;^$VzhvKKF7g~h1pH6grw3|b$
zfA3STQ%^pgGi7t{wJbh&GwVpzioM6G6!=`!)^A{V@|-DrPCvs&=7UqxpS11}sh$}>
z|3g~r*`z(^*sT_P)mr1YMfRBNJK?fjH&Y`xh12+KuFQM>^-M0CEuS<~GIyHzcjY{N
zLGuILGehpm-gUnu-mO0WsMg%$FQT4(e{{s<n8Ww8-@onTl$PlE*pwF_XHr|ZX6_G%
z-Hxx5ZYED!l-gr!R`un``yWv|?i>pB_T1C3^tX;q)yA?rCu|(&|LF)=Tq}64SoOhN
zMaeTex2WBjyEA^yDNhHPp5I5dZTh`*T6+iQlY1MAEED4SPAIzVmRz<^a9!fvr{yZ|
zRQ)D@+?m#V_=?EmnI2OFxU-pWK1#A;(EYsa>CYFZZD%Zh&-U@I#TnUU#m)P6rYXO1
z+@5PVQ{s^A`4)k^4|jYnnC?|Ll=SZV0q2@Hhro;b|2+%8^o;lXvdy7OGY{U0Tv>T)
z%atp4I!^y^nB~bdZ{oAYD^`_NvkcSu4tWHwQqbL+xr6;T+so-mhf*S}-HYaHO?q1L
zu&9==e9MB!s5pt_PNwc1Z3)I66EnW=(YxWw;G{iq+E%6W)z7u}eduB8$$Q;;M3z@j
z*@Uew>_L>>n$wmR`uYo0wRCb-{&xCI-jaN0ava~`IV&&iDvCMN-fDSP?BP4L6MynI
z<Tp&>%ss!&ckZun#uxR!q~f2{|2o>LEw1oEp0|<P>3sbME{&FeS`7(R{<_JF+yo3;
zjx&2+=YMSCRhYd>RpDZD_JkXAnEqsVe>|S6%srFk&xg))bDoJgg?mmjmux8#5<Igq
zzf1Yajfu%DPGznC_r6QWT^pMD?8?fSg$^H9uFdC3E9p?EoH^~Vx_{uCw<_z34HPrV
zdR!xGE^fMFwbE2J(|+DEznQbd&d;3t?Va_Ec@>`uUp@a~bZ=2eaO4cVS>}`Xtq!)-
z<GIS>=QU^duBww>*C$)u@^?RTCPDt*vpLU=pP%)={OpW(_WUZI%{#wJ*obdt)5_i_
zp}&0p^{893Ue5n=P2jKBCDYk!^^BHGtXMF8#}eiC{w0f#`#nxOl&BZ{IFRA+^LWYI
zXH-snDY_ech`H(e)*Wg-v#vO7YC08?9iZ;XXyu`Cq5J%%m<G{px6hZbHfJR@p6GeZ
zd0_J<JGm!D!rz`OTzz_h)6`pgSB7w|U%5)juCrp{t5q6WmJX}(<{M{h-MhH?myhil
z<8>D<&SO5kJlF7V%5(w#+T-(uZBES4n`N(ic9yB`jER~%LQN)={d#h;Oej8NY4e(|
zzs^Q`XjZiyNRup^nJ`mnrg@NP2lGYY_<{hb7MZV}40W-kl~H>#;<6Ur$n;Hio@HI{
z7`3$~G^OD7mZv+vY+YY(n|pJQsN2~!UR*9l%|_ddl#I?intsM*!?%M6R#b)vWX^Ru
zyLfio>~;H}%`z#ywdF?T+}OD<KP+U<ynO8J%Zu*UmpJ$Aozc^1v|lhlKiIk2NK(<~
z<d=&Z-Yo0MR%|bhjg6dTTAmlRvB)wxcGfJ<m_)8y&LI)^x4#dl`ti~I^1iv%9(;j*
z(P<hXTN#WO=E(4vzis%k$dyB2OYa})_1$9UyyXA<IPT$Wr>?N<L;AG6&hC8%_l{rQ
z{(g`3T*cjitf6;B({y!o4u>3)Xr8&9d;9hbrCTRCHp}ZoRa|}@H#@HO>}rpwpu=^E
z>o?@{2QK}4a`}88{@UjgOFldZWZIk<Bcp$wvpYemIdi+M^f?{_8_AMIlU}`hDl$D+
z&Ge<yt8`tS?X&y(f>jPk__6cLd+px#)~8z2M5c@Bnb2z%zSMaEHOU7q%`I#To|CX+
z&BvQtI#zw%EPlpsa&+`cS)*nhKNg$f_mN2%^HTr5+x<Om#@>e>2}-)1720h&N*b>;
z9yI92F!&uf_V?}d^piWbCY^lr<=6H5M|OCM_q*-kIkraJ>f;ru<X>|Bw>4g^XwW)5
zTh!5pTZXB<`Df|dlq<#d59?f3Jz^8;y7T4M^(CU((_DijS|8PAmG(Xq+LC&G-j@r>
z{Yx(&b6>Qhb4`I#E|1g<b|;4TgoRD6bGQ#Owe92L{kwF!j)%8i+*C3BNU7gPEjliz
z>{()^c$8P(=l6Hn16RG=gjVs%27Z`-Lga<jv#-G=NpV^CTyqjGUJ9AMZs)(NOJ46+
zdEu^^{957m<6~!EU%vd>e7UW4SwlA8WuA#UcdT$V6^;62`RMixj|1u-W`3VqvZ>(U
zoG+`w<7ex|?NqvIYP#HZ*~jhM&iqQh(H*Pe@v{GijFZotDlvzO$Mg6mDt;?n7JT&3
z>^66gpYgG=GxZ|3>YSZxt$ucfm9lR9zMhYw%W`j*En%1c;dkrPAF-se0FMuAjyf%!
ze8`IXU66CD{_lW{HpX_%ehZm*bM9T6RQEtOKY9Nh5!0i5a&|NLWNc=bIX?E-@BPNp
z{IQEbpkZ^y(_bvIsRie5|7=${A2p?Ao0C=0gjrcPwa=EW+}Zkx?|R&1w(~OnvdgV6
zxfQ%+*|KH+j;RM7?;KRiXih)%<6p3abmH2YsS{L|H~*L($L0IJvMTn%SFNW1qIu^^
z_?EbG>w9YJ?KOGua!&Hy<}@yQ&fbdW;(cK!ew06Y>ilRSPt$$Yi&Y1|?+LAZdGmo=
zZ{_VdKeFX7ef4S2@l0+1Z7?O`V{DxB$LJeRx5eMsAN$lyByFpdr~Wnj&u_NYf48@<
zUbk@P(~3~v!_%&9+h(11cIH>sO^d(&d3-STM+qa-dL3}H^6+(MZQkYy?|!ncohLSR
zvrLAs$lqPxK26R1+9jHK>x$;bzb`MV3mWXY{8736@~_hK!JfZ(c&hwo*)NrAY^`GL
zUAt0$lJJ*hY%|{GZEC-|)nu9ZzD_Hf?{}SVoj$jv<ldZ+$k>UiPDq)FvZWon@^a<Q
zT%lRZj91PNIpdzO+o!Sh3CG=(|5mP>T4r{O9dyxcVyraS`)bzeM4j1}?*Bb}{nG3F
zy4+pQKCQl#oGs_KJ+9i2JuLB+;=&uBo{ASQFmW|%OXPFi+*_(-@#cQLfvjbv($~TR
zWnX!gEO!64^r^VMr~Su=@=CXF1!R<jMutw<SA2U~?8}SC<vfd@8SGm&?Mg`e+_dv^
z=e;^>ckGVeJUh`@YYz8(=Q;D)=aR{J)urDTCc9t$_c;9$Lr>fBc`f!PGyhB$oMahl
ze1jz>?cBV+rK?qZ6_ewFi=Af~XP2#V_#nt;x4HcOzJxj5r!O`<JYDl9#k{?(&{?KI
zCPwkqiJFV<5seboY-}^0S{fV@%?x^-a>?D_*(1k!!3ws2ch3|n%vA`!mv?JhMV{=T
zoa*#&5#6bVzurxJw(!NmmaAuqgB%x3Gp)WFI(<o%#M3mBu3yK(L$9+ej%a^ieC&^x
z#Op7alP}FmH(RoG_V&XwrnR<NpL0&`$Ou<FvCVhi@&_pf?^9P#J8;I&`|OqG37xBx
z_7o?6yQ)*Q;@m7d)4va@@6DXowz2Zl%jFHO)qVC&o|EE>pFGmDdM~iy)CISBuAAn%
zeEn#Cr%E{YJWp@Mu`hc*`gBL_e6Yx*_|}&#IX54DxiZ;*>DKIPOWqxPWa1D~#nN$k
zd(RDt58I-uEMJCREipd(<=1OH-^uBE92WjbXO@WdN|-(F%1Us%t>(XsEil+1_V&En
zQ~2a;&;B{<wjz}$TWs3Y6CtY3XQQ%810OE9cI~=<?HlzV+sD@?y-Jj4V%jjv&))vS
zHuL4P^Y-Z39<12^XX^T8ioceqSyr^`+gT)LU61?VsGB8ueuf4^h<ASF@wG2cd50g?
zxOU)y*`%O3DWVTHSD5TvYPt8H>3YxWv9+bYp2==szSZAu?ycPk`x5qu%y8dufGhiW
z@T%3^XT&2F1g~lSu->T{>o@UU_PSlOzGibJ#(5u&`0<zju*G~&>1FHub#>1#m)*T>
z!~b8Lb<1=!de5x*t=z(KOzPm(2eX}ynLOB@b<>HZeQIZpm4=Z(*^G|TBWFT1_NV2p
zx_WxrlJ_=07`7fv_;YFt-;{+74Hr}Y9*NZzPY>jnvY;}s!eLI+HeLVx+SAgSOKezE
zol{pa%CGWZeJ?SKV_n(&^K&dsWpC}*Uwe0lUGB|ovuoX-xeHI;mA7VL7x!-twf@qO
zhr!;_@;@H1Uw-8sw#h$=>6)MKvZ%ME>P{|+rLv(<qc6S7oqaj(Rg&y`wHMVq=JG5`
ztY4E@{wi&1?43AmKgXVF50}3#x%;&H(yFWBOS;2j+3I{H%Pmjs-ZpQ|Y~%ExVAj-g
z$9P{~Hs%OzzoEW(%|xCOkryS#$3JYXOZin&mZRaDxzano?zHu#Es@-pQl@xc*3^4>
zt1I94!M2krRVPna@-F=LrStL22k&e%8DiubZeE>x>b>*Nrk1tK;vX)Y<TIOB!)cn%
zTwkv{<-tp;SpPC}Xew9l-%(I!aP;h#+CMKmkL{V5bZU8!e&*!eo;qn!?>p8?Z~r#K
z_p;2X*2JUf{FjcMuYI)qvh=-zY^$pm=lKPFxLh5g6Y)Rw;-Q}lLuMLn)qT6@ocHgK
zi(f|MPdoo<<MBTS6YuVIQwV&-_G@nkzizHeLhaSimsaOy-`dsI5Gl*}!+X_=oo$zL
zi%u^wVV_m9X|HW=-0r?7cIh{oRafrZI<aS=v&OBCV%h0TrOMjtH+(8meD2|zm7U@9
zn{Te)^w`?kT~qdIyz`w|CA(Dg*X7kSn$u4+^V`nZwyv6O@68CSo9uNfcM7ye*zM)2
z+I>>vRQAI!o-bEbh6{C9+ch5BVmKo$Fknk&QS>U7_A~Q#{#&{HQsI=2jbGk8+`RYr
zC5PvYUyeMxocUezQF*47`VI!U#7L7Ov&*TKjNOfkHZc}Neq1WB<f^}RymzeYuBxYN
zOo~4~GRgjT=mb~zqIC9x>sfDBGyDlXu<^>F&d2IO$2T5cS+a%Q=B3AXo1OZ$`?qV`
z$b7l+q0{5Xp;^{9cYaP=|M#kY{VQJKm#s(dU!5L5Eo|Ms6fu*RW>W;-J4@{CEv;{G
z*XOWh{K&l?I%0EBJ2>x}{?;s+#)*O+k60d8NuD`feeY|TM1z(@&!QOZ){R+-k}??w
ziWnX@rfr|KXvSL({@Ay35Aw)aR&_L6XP2<;&@;Z^{%xA_mA@|)OTRqoPAiUB&y^Oi
z?8Ku5R}IeX{abtGkR)$!v2nX6XM0p>XsuPCU!%X@w!`e@N(<(AG-qtj+yD8t0i(<e
znG^T_+%j*PIMaMJtG17{X~L?@tHl>3u3NwK{h0;4#R1;0bL;;tVqGcM_J-r;(N%r#
zRb7kge|?KBXMe2pbo#;2{o<0X7kIY$W_o?r=u5lXV7A7Fm-nl|<flJGgZ&q*vzvRY
zDCMqP_V1kATkU7eKFX0%dUf~ZHd}Rzco7c^6N?HPj}(T#xeFBD?D@I*WJ37-XJ_V3
zeWuL8C4BqUQ6XdT@|Mj8!c#Lo@W#B|s-c<3zxvtKWxBsFi1h!CbN`^@%)i~nw8^N!
zc;)Qi=;_mRBAXP<Y)ubw%=Efy<^Jt?*7mKwzE2I5S2FC7(>`DoHv3$`4Y?fm>WmND
zWjNWl<nb6SSiD1HO8C^Jr}ZLvd{$g#*{pLohVAj{1sanBPers>y9b|Vh@4=dv7V`Y
znZfzT$N84sZLeM&5ueeJDkRx@)c9({E51#C9<gS8eD1#M-L`EfGo_q3EPozeb@B4u
z)&kd8CGU*4ma+D{b29mq+q?VnJmJ4DA6>n^WchU)W@o!;cHe^S=S3xk&9C`$@=I_2
z9lyN`PnA5q8ong5_(VdBb;sA%lEl|b&vGRgIW)XiuzNi>BYW$u&imep^Z4a%@GTCU
zuAy}N#<Zp7dw<IwoG@kD^(FTIH`{w3@0a)4zUSH1m8on#7EBe&J1#aoSlr&8nRxX}
z*YtB+1lg8zrXE;h`8n7-Iq;Qiwomu8wF&w<Uhat=^J~k3tMXod&Sddk5w?qUbNZ6)
z`(E;D)_ybQ*ux&IeeE)v&N42k#uEnumhG3edAVp(RcdAEuClK}udH(2Uu1f`UmEbf
zCL!|JA3quE#tk-I48`SEC$09pYs(h&SnmFJ$+Kg}5`Od*_TQX*CU1p7*20Uy1_iyo
zxep$`G1>at<5pRP0q?;FeDjy<iA8<TT9bH*t35c_S+%_2@vGD8Jys_^*rK)Tz+Qv+
zT^*g)%m(lNKG@I{WPGSL`hAJSro(rPr}+h6SBc5mBC_Fs%BwR5D+)|Kk1{lU*wZS$
zG5%R<6^l*D!=lqs{oZQj6ApDP<|x<A4Zd{gsrRLmhj(9Ex$u$6^3t?hd(-QGo$#;M
z;oW$BYs-v+#}C`(JXTLT=Q(-V*#k^>X5MmBUwWxZXkCUUx3+v2=ZD~h`{wCPzJ2jS
zxWI+lo0qn2DgOVm#A`K=-nK}OX3t`S13|eZx*K-9e3rd(&poEg?F<YyzLVcK<X$gb
zlO8|es%GxttV@n>Cx*QUbv3-X$}9S^^}Szx0u5Ua-2eM_cd&A)_qmCk-!IIQ&HQ;O
z^W~zY;>+7SgBz=3ug!4YE_&$h@+)^6?D*5HnEP+>*hsxPznpjXEy0v!OJ{`z{okaw
z^nsi5=UMGc53Rr3GT2J{7B_y@)L}jyZklv-?nK>Wt%E5glH0qMdEex&{`S`0z<T;J
zpJPdV4Mo$Ou9)Bb^DE@=96tGM|M<VJ%rA?2iz(D>UAp_-p6OS<e|0ooW0<z<ch*b3
z&(eo}E%&}*lM$~Q=BDfQHbTcw#$tZd`O;<0>Ax-=S{k0XG-B?#E#({9XPtax%6Yon
zf7kPO>=CDhGu6Uoq_KQmtWo$y$Kdg^4*}-CfAZ{~n;0v7VCrhlUE3>Oc5OL2<>zF!
zOL`giO4rwl=EYvU!0~EsVyThsC)xYEl($~aW1Y6xGNO5X+s<_ld@lL!o*OaK?VAs0
z(;U6+N8dDCy;x&<F73?0-3niq3t!m(?OWayq2NoZ5w)R{cCwefyE%Q^yBl*?b-P~@
zT`m6jrh%$&e8+~yr~8)e5)<EYO+aHyMzq&Mi!Bk~-<)dO7BctO2Nnt6+26jVbc?^1
z)vJ(-tEheZPyO<R!`YWobk0qF<+W(f!G*QPg~p3@9Ok^_xcqnSO1{biw$)tv?aa#s
zPyITWsB61OujTa|F~_y(mufdNHT+-IVI%leQQ;`x|JOg>g-0?jK7Nq%!}rzxZ#=eU
zZ(sCfbrMg7@`MG;w=lNOJ0((A5-b1C&d-Q>&Hp)@WA7$sK7Y8bWYu)b<cV4<U3Ppw
z!T34!-q9;6>^-e2=O@j4AR73qAf)|d=N~6m_6^_unZ2){ow^S+UGQH-V28q&KkWLG
zZ$0~*u~0=>RmQ>Dpw4{%yIo(tZQrMQXM2^7(y52lQqMk^uy^W(UAtv?bm`V2z1@$D
zYUZ|Ip0)M$MU~P6<=+!`&YUxCeZ<sr4_0lM&%8<YSl*9240-uWGmkFXnUR{_Dynp6
z+l7piK79u?W=&k08RY%rkJ$DDHxvqb6?T|}lpLJ#ZE54AQzc)MBr-3B_c^%m%ULlM
zS2Y}duQ6@HDwBqp^<wSW<~+If?W?0cdbO-_{4@La2ia@tv1xmzIfv)wDMnq>N@}S}
zY${O<aNga;{O#3gec#{wa-Q+OZ`m(NyYueZ`B{928JxQx6n%P<$@k(`!h<soi|uR0
zO?grZz66?GTiMoJvSr$q3kDU<89K)q*0H|LvM`XIaaob&@XO#R3xn(g8MSt^FIQH6
zGhs;%J-hJk-P^Kf8r*w&&ge)?{%p`_UH;zt^K9)EvuvmIl^xPJWOFmGwAT2okC*$3
zX?O2mpL)vTkN*BoT0zZWEukk9u1WQ+D(-P_s~2$#47XpaSN!~J(%FdrpZ~5*Tw?y#
z>Jn?P+gaIP>zY=sO26m4_pgDhdLrMNS#yI#ALq3tUe3C7IO4Zpn(myaV+WVc_H%Xh
z<;YexkeJ%*o0;YqZdH>e5I%pJNl)sVBP;t3RI#2u@rGq{M6bVPj^eD;wN|Vg=i4u<
zNL<X4m?ZbhzN_qm$&O2%TOEE}e|SCCB4*~S0~?!<`#oC5dU$V9=&w`e`=-iOf7w_d
zcxCRA-ZQRGcVt|>7RuPjbVvF;i?Vj}MZf6Sh!<DxWhGt-UAJqRlqZM#WcCXo*G!gb
zuiGW_`u3SE$<Nnq$$b7UBrw9yG3*=5>x-9K3^H{!btYY#XjSy%gN1YZF`;KapS=9G
zrQdY6PBPo#`<H{~YjtY{Io2oMs(xT_ZRYxeJv<EOS8b`f>J`Ilefiqk=pbgFbzggH
zB)gX;T&~+S`E^h4uF$(8{AE1piF<l<0|EoW!~3RfXKIYNYs(}!^(z1T8+?<mwWx06
z-eb#Tw`irC!_4OF2wkS%!v1#5Z_Y1Y`uX`XzL>I-|2Ml;Lwdh_k=$IMJbQ|tZ1c(0
z?>v9|@h)w9wo>IcGk@Zh_6wV?o0v?#Cw7!g$J27!)SDdHM*q2Vn6LbiaLfp|kZjQm
zc_De=mQ~Bu(1oj6Y;Nw&7C0#8xMZ{K*VYS73mOfsx$W-~K6*iv^@Q4tmnS)<a;Y5K
zpP~8k<-s8CzbjJq&tMH?yxdZBx^VWYaKpe$Q@`0%s>J@E6@4i*<MR1Ms`odxe`R!^
zAN5({U7YidLt^Z9evOW$dqYm~G=z(3UyCY#bfmLD^wznWtqf<6aNVxoBh1}&#?tge
zmiEotE2c$qPgR@vP=IYSuiAc@JJw}?LJZFAa(Ver>vOha{KHEJquw)`-`cPsB&JX^
ztfTbIW{un%<`d@K-Y4r=;T%<Y@z9sU_P-WxDZBfu<b3S+i8HxhGk+ASeG`9IGPJK}
zAxqJE-plJYNXoqFF8Oi0{Ef?o_rAp&lFH;?`cBT;eR&G2@qvkET_X3+|LNFl(?9!(
z-3#H?>CqdPg(_FX*4<qCP_OF21;rOBzH8=ByWw~1%dK^HcQ1Mu8EouS^zhD=+AaFB
zhaY`-@Rwhy#Qyx>)|YM4>$tg}T;E@2{W`i+dnMEEjc%?xasn^R+Pox4P26oaztviY
zk2ZRhm#)9uu^_B@#oYGoOI3SAGjHF!n|XIv@5`&#W1AN}jJWmj>s$_vUX25NOQpU!
zU0(9*!2Wsj@^m`iNS-s)?b>v5YDA#*M;{C3c@o`LmB+4JDJ(H6`IvI6b`iJLN0(in
zy0in>N|rBf@7tVib*ZzteL?k9gLmt`Us-VS=mQ7+F9%ECg+v~jC(owuuiSBS`k^S{
zu3d{B_Jy3RDU+3TbXa}#S9E*OiiYAv>MVh=hRci1$`YTxekZj^FD5&xOV#UryJ5ku
zOSf|7MPAsWwWi@%ui2xvTXi)Gu_jx^ViY%LF>W-EO+U1&e4oFlx7YNTI!h+IiZ1Q@
z6YWF<pBH}ByCJlwizT`;#!+?6#6O|$m+(6Ys`5RW@^JIVhPdx`OILcB`+nxJ+|Oe4
zUF*r~E~&Sk`+rJreO__hnCqXM%p%>S`X7rlN}s&1ys~`r=~aK9mmRyaVb1Ymg|2&K
z>yH=ImX{c{ZOiSoND|YWEB;cYw)KGVzki43a|`_NX9rJ&e3>+HF2h;Q5<~WzQ89V{
zFD_mg&BnTRmz4Wt#-4(J-UP#oQXzqX6VlE!MP7?#JM`vqx?+O#$FpW}PdK7hJ?^*b
zQQK&_HmcM!s$=!J+VcC%f%jy1elkeeb<T;pQ@q&p;0O5^mW+oZC%?L=R^{-kR+!1f
z&?n43kIDVQ1v#s0Q?KRUYKy)sxkfUg=faC=PE*fsN!EKl&uYuV<bdq8Hd}X`m$fZW
z$$j);{X>S?PJw=ZH(%wten@0)`%bIK3p3lePX%2KkSt!+nz>Knb9MQz+2`vS=YI}$
zoFHBJFi5!k#fiW*{JH<*tDiGUq)uJ`*Vy=^Pt|${CdDZi0vSa`1O#{My^Fj3H)ijy
zUElm;?f1Uh^?K{~qPLG$Jy^A7Z-ats0OL|`eqFUG0YZ}|I8>#5vOO<(OnP%Ci)`v1
zyUo^<W>((+Jnwt?t^f7^p0-N+Z1X+7vp9O<%)Yx@7drPhEHGtpk|~?|u;175<kOZ<
zOiR_}-U%k3lSwYxv}@+kcwN)j;@weCKdn9a{?WYCzH#^MZah4_!O5j+(tpk?Pmfx^
zarT(5l&30uZRx%aQx6}{=7y;mQ-yUZ)p&1Ke0y|o`PKj%cG>DRCl9=@UN~jP;i?&?
z+55Ngn?3zo<i2yy77?)xDw~&AEZ1y(5X7iB+bL71<%8db6%h{^_~+l=S-M&CbLi|l
z`%VT-dbME3vYCR1+h_ZypFOx)^nr97*Y|B!N7f%`U0a;4F*oAN$_b_IPCM9hx(e@e
zi>)!An;0q8H$zfyLC@S<(Tq#Q_&2`2vUT;zSF_T$<?9(JyZ5^s$lbNFaf1o3^=j1>
z)wXL2Dm(5c{<-S*V+()tqnkbd!Z;2V@QYk~TEH(|By#7~hXz}=ug3#4KDa)%3@p%%
z+;d{hvC8-Res1GE<LlG%;lNVC@5dDC@A0o?nEF(81KZWc@J*Tw&$Y6jW^TGRZ=S%P
zm1iD*+*6><W&BdpFzu#zhk1j-^VXM_mbtr~O57!ONmE0HiCOgi6CaxbbE8{pPTtSB
zTPLNca@DzG@zWyJH4C<EGhEoneyv}EBXi#diOqb6zW>sFopWYRyEI2Y!E}ccPx*>i
zgtZpDa~0V4L#yFaEWh`e2aUD9c8|hVI9y;|Cv@s?;ETl~UK$(J9TXo;K9ha@jgj!b
zf8_-&heSmCeqC|aY~IbuVmyEQxu~c^3nMPcPP}$ZWsdvyt-7zxqrR(X2@77Fs~D3U
zlQ7+EYVww4B8Q}#-+g=#qw$5`zC`|xOZS=&Zwijhu6-fn=@}XJb5Vn<V%hP&xi8{h
zF5}6Y#T%eg-ptNs|4Vg^&yF&64Z9hkXO8iDKWLi5e%h(;CHwb75fSon^9%$xO5PPn
z-^z5|<&4aoDVr9y1n#)Q8-AVXNaL3iXU+09tY{O6iipaScbdb?t*(85-RF|4iP^Da
zyCa)zS4m1A-{oAm$eT}o%M6C^SG6?GXa?lGZJzP*x6qE{OP8jxwQk^HGK)>_{@61q
zBBv&x(ooZ5ThLRx1rNS92yuCvuAP6lZRS(&X*08WI#s#F57cg9JXEJt_B?oP_w`k#
zug~1t`t#WfW%ikB8cH|#8lok1>Lk8v2FN8D?mw2;cW~Z>m1p%0xSyTd%Afg%YhCN<
z>3W;RIMjoW9*$ivX6W7Xa<%Jk;|+D9r((C(EVV2uun!Ij=-4+mAxq**uid4^<$aO6
zrLM8=$Wc{wpSAwkd2{YUf1aTAnrqFh4d1Ih*mWV?*K*2+5|)FDwaSc@nXbogE}L8H
z*3I8kGrxTKtjTs&$9s~W=X}&U_bTgMOKSDoYj*?G79G6ay>HKvoQUmwVa!J&lFnQ>
zdb2fs!<2(n5&mW!#Zfy7R&Hf5Ta+XJ>|NCisZ|&FUw)c1X<Ay=H<5$4nu<SfzZr6D
zb9!Byui>#Ms|}HXjIQT<KZdvd<8l?{a<wtb*x|TI>T!W~((%4G^V7fOHO@9U=izF9
zzmIok!IS&TpDL(Io_YK#!FT1hQ&G&Xj_jOvZCON)!wnYG8PzY!e7^fcg(z?6{PcBG
z=rvny(Z?2CUTG$G_Dde#AzUoKS8UbBg#wM03m0y<wC3)Ne6w7w4aq&TrE;9r{5ub~
zamS`Eeh_3Mux{$a4W}+hMFecQx+ZSxEgrcE>EDuNS3Wo<{!3}T>-5HrmtL$fmz;Yy
z?ThB~8SZj*jMCY1#{aHN?)~{j__gSR#;vKM&pgs17MC3;`=Wk(fe~}K=Z56dAFcQO
z=(k^L_wN9EU$mCf6@{J8*iEFR+r2{DuZjOTTU5E>zhvPzkD7KDjcXJ8=RfGm5LFRl
zea|M7{rJv;$ctSrw>NN$#m;-_ANNRqyX41%UzjouS%#GC*<kfC(&Jk1?XW4EE%nb%
zb=4RA@l<HSrQ#X4&&kg@y;k^`=7ar-g3DM8^?STM(}b9;C6#<t%C1kIv4r6e3v=hn
z4+Tw67Tx10u2E@OQlTNmS@85^m;bgx<r2>s#<i<vo=yJ1*Z$!6^Enq-4<2Jq2>i$$
z&autqLsgWO&(AQ9C!ZN!1hHNh|B<=7Hc-t}QEH>p#&5gNN?)6udLqKPe7(jFp9+Dk
zz0WP2AKqgBU%!L1AnJ(COs3b~s$$0^UO(q+ZT^3F&0hIK=jv2EGBnx+8W&7jb#-@-
z^3C+L^Ya)V&MsupGk*X1{DcDwIISmhOlsw3UK=HN<7kQ#yS!S)F5fw3c_J}+pVpj~
zUK`pYnWPiIBUWE-JHL0s<vrieuiS8G$$|3U5|@R=)@@yVeb%d8S|{owR08j_NIMHW
zEmz-ss76HWnwADftU$8S39h9jl?yIxHB2(DY1_8YG0W%vzDf=bJHD`WT*iMV`z!89
z-ahmH;iQAH4qQ)q_&*(t3U9AY3Tlwj;NNoZ=%GVXubN6vs407X^`Xvo#;v_q1&&;s
zI^&}Hyp*cs={uReS~E8OzZ0t4l-l%8lgH=y<RuGjjO1D+>o&Xyv}jmhS@FSPa?iev
z{7oK4Q?5%yT)tEhE1Y{uI<xc;bByAV=lLhLzcV_s!_A$Ie@5!E@;0FdE<MaK`wMu#
z^>c6>=i4#C;ga!jnPQeH;X67P))%VJ7E_Hc*`|48+wmvg{LGjiXgym}&3)<#bMnsD
zd&<6Y2{-PtdKe}l{g(fldVhtD!g+32^))hGb}VzH^xq`B(0}-1I?oo~c7|t-OcSSE
zO6ilcJhAIYVf$s?gZ0Pzgg6$*A37Dp%T~hNV#Ly@VQb6!R*v(b_A!w|$M^HR-!dg)
z$E&3eE!fU2e*e%{adK_?0|l0t?{CunKF@3{dGOPZRl57kC)dvhL{6zTo&0&q&Bouj
zY@THBHu;mbWs7-jPn?=^dp-X#r8QGuod23|v*n1?m;2B4zCOJk+vg&?Va|fPk1y_j
zq4u@E-p5V&>I|(NW=9|V;kc8%{*K(g3W05mcTX$$m$W@yAm%0a+fX;5RXQy3y3||7
zrTGjkWm-Qc$IVRHRdUwI{Ls`7vTvT{J2IF)-n=s9^3;C*Z(DDQ7+za>WucOqT$3zQ
zyH9z9?#{|h+)V{D*rla6Oj{exq*~y-@aLD$JFlIJ4rNsoYf@cX_r|#-J>?AZ`~&mm
zaT;<oEoD!g9+=shdYG+wx$5n*=X<8Gm8%E$e`IB=-|?twhupG5rYl9Jt<X6VA2Q2R
ze{a*8z~70oeT_lW^I~&m`W*VlEw;6zy1U_nho-h{p1&T)<t=p=WR18#)<#d*a`a)R
z+2iB$Q$>F>MKJ82wVmO5W3--G@Qrz`uCskjVpdt4lURIo<GhX{tpzaw79|HxO`0Uq
z|JrKphI=c8r<`uny3>4_N7hcrsf6i~(rN*I=l!zckF4#sX4crg$i7=#wBaT5cU6P8
zoby5hv<@Gfw{Dqf$JyeCySCU|_T3@HwLd$*Q}d9`#8%!e$7Z&}vyOf{^i1?vq^%j_
zzPKGc*Ph7CnVhE^Rbsd_wD)8579ZLAum4R0cN@On^6?c9_d}LF@xR`-rrE~$U3{~m
z+t7Ab`fSVMXOHa?JK3C%Bu9MTqVdJ{+~K7j3xxPzXInly<I_{T%ffJ)zL_brm*%fL
zDIJ-qOTRH*licB6CE?;M;dlH`0Q=J-Ng<9UiG3$s*7%7%%6bvz;~mcS=(|jS*b0q8
z-hu~quRaz$KX>Cn;bQ$TXUFoL+iyxt&QaO3&{SKdG011j<HhR@&L3<#F0tU>je=M0
z<&v*X^>)h?EdRN9)tW07iK&@~B0epA*Rya@>4n|(*1slj&$nGx6h2eZWQqL@<!9`V
zr-^;jf7o<-t0v#Zg*RiX7x=~I%)iaPw3nZA`P8Dnlb)(EMqX7)-1(m6y34Mv_svVM
za~|DV5#1Tt(Vlw$XT160tjLbKsJv(uIj^5<Qj2qCcz)}cvK&(i3g5uh{`XC|=L+i!
zn-1?hvEJ@M_!QsSy#1T?XMN6m_VDMo>S?X-3zL-3Z9ZPO{iv4rmy`z|LvmJle5@8b
zS)8zR<MH3Rzrr3KO0VDMu)>pFL^E1pfid5tOw$`Yi4_v7_SzLkFXmWX{Zf_bKR1WR
zOUpC89XxIymMq%HF1bZu^5X+e#~<AMbt_4D{@mtPV@_+op2Efrj0X?ct(YXNrfy}e
zdB~M<_l}huF0z;G<?>Q5rhV8j@q|s=n~WQg-bdDD3K}`-wskwXzU14?*|?;(U#6+m
z^d=X($cxE|D<3F%o2&cH__6<P<gNYdkG<Pxsig4ZxZ13Tf8A%qyr~jh$g?ZYP;7;a
z_43PhGy7sMRdL9CSbqGgM#V104)f(E&K9rJM7geAPWy4_$@^n@Rh~YqNjg>slY%pg
zs*cU-*4uUDos?ee&U5bqtT%A%{q-v)Vt1Agr`WT`4%S5qY0Nr?JC`52m1umSz|mpm
z7LTuonNG!Cx-{wRvQtwN%C|`zICaMA@`L7oAE&&$@w90w0~1&4<{rNQ4uu_s(`SD_
z#Hwbq*tllz?^($K>9a3MZ?>&`)4br4>^o;U78!9x=R1>3r4uY~XRNi4F?i!_eDF47
z>Jq^w9%1themoi53Zs75N_OjrTdy<Jne3&<dislrihTdQ_V>ZQhyN%U|DG(F_Up<@
zvt=E=PRl#g-c34`t0kOQDOljU<da}yoe*ES^tO0^mE9Y-HBT+QbYj!@B=LJkeKJ1q
z>z}%x(&Zg?p&~8T_eOaH`>&SIcHgfb@MUp|iR+KiK2uou<Xw%;x@7L72k*Rm?&Z6%
zM{>%Y!U_f>iQo;drcTa&SN%kAb%V9ypR|PM^EZaaBy3I)T@oGO79_Pk<9B3@(mB`2
z9P4RkS!bRq6D(^FP7rLE#-}K-uIj~N;rObXT1sa(2+gbdv@*;>=iWY6e|>gCnb~c>
z41^Wqb(AIRlerISz0l(*PT4OzZ5t2AGeNd%W-0Hb%(7I<K8DX+dScs?Hf#R=#YZ_l
z`0%#uva9`d^V5tA3PO6GKH+m1673AW<;ZZyMBVtaTXBl1qen;E?AVZ;UQJy+!{B@M
z=eO0{u90z9D89VWxqar(&(9;gwb$BgX{*|3oO_$=`?QvX>ga8)zF!31ZCEYKn5v~}
z%%}PE?z6?3^0WJw*XF2B=oR>~+;?tX^WT|YdsiNjEEi)8*Iu^sEf+V#L9>fh2R7zD
z=h?B|;pLjP-4pVU^G%-IS-qmoTD|Po${&{=g|-@1+~ayvb^KtEu=Ly{R<m#FTpc-=
zO?HG8{V8coH3-m4Rbnf6@6xdMV^U6f@Xro|^EMy%oNS)@=FH~v2CCKB2@7wrO<%(G
z#aZii;Db5oYa3tg_%D3CZ{u6{*QUQY^Mv>RTw4?UaMzB)%WN^$f?{$<R-JLVtsC98
zk2g`qOLDEc$di|8;k~>KJ$jZN&l=iY53QQmvP8ae?}CIycQz=xN4U;>ddYOEw1M<P
zE6#j<;pvw+b2p#<^7`&!pNem)IX4sp<jw@m2zb^aJb|&mR^)Dl^}Ni=ggvUsKASGs
zziHO)x4yPbu{A2{<^F?vqM6IDGsY$h@(X3Ml}M&|B~JbOsrzR@pYodSXO_?Zi*<4*
ztku2G{@Qk}O+dxLo4ve!KjwA(Jb33_p8La%vQH0WKRI{zS?P|xOT9Cs6PM4kI+pjv
z=XXMvW#ygDfLAkCsGf|fw0LsP?zf5c^h-tuKc1hl&gsbdw=Jy`JVjqj+n#&TF2cC@
zfX!{6IUhC^9?Ck>!lvxjXK?)RtUXm<y)N%|*WWR7*{vJ4yB4WBJe0m5pUj?o`&_An
ze`&y`?1Ra_x5)-fQA$WXW7@ZK_Zipc^Rm;<{W+vFkH0)3M=W8MS+bwa!CkVKqHZ#a
zP0`qrTM^NA_eJ8FrL_WjYg1obHruRFvGM+Ur@gDaW76LDx$XFzI{Wf@msOQHac5_l
z%6oZh&YL<p;h0kNBd&;ddKUj&Dnxm<&J^6~c=X4r9W(4++|Sd9dU09eN{HKbg|^ai
z-DfLiz4hRmloOVtWzsFC>-K2UPc!ZWonx0mAJ{V*wq4CIp27TfPM5B8!J<&9VzFID
zznkMLAI>?w-{RQ97Z2pW6;=z~YFfqrP58i>y2Sp+ZR*#pZ}n$nE`DtoYxPp>yz+`=
z7fv1C6wxOv-L%c;6no?9hvwT%g_SpCSZ!c6+8rsLt|oTSbBbex)N{_+v*hb9wDJ|3
z2)$I?<gPFHBi_Nm>wIFK%NxF=;A!i$|2=r|B;tsY!si=ROKzM!`HC?<`Q3)3=VFuh
z@LoIG?KEeuiDE^;r$xKHoYpYkTzSgJCum*e@4MeOIxJDF&D}I}&jZsp@4lId&#Rp_
zlS_Piu1E9k^}Bd(J`i}|`EZ(&DQg1P)Ej<}M1RaY6k)@%`JQ0x*{;-|1y+ZW_!B=E
z+H~kH=MIW}yu&Fa#Ompn%V#(^N;W?~cfh5yg*C!pcI}xLDck$s9CCMU_Y%oID=t23
zj-F;(zUQ3E^jC6|Z{=>7`Sqp^$L35me(QPK52eqxuC-?QP;(@LN7{(Nx|2EAGKR-u
zrZD4L*?+sNavfIxx0~^C*^wHn^lr`632K|4FW45Qd9dm2VJ(;YdB;|+iJh9?CsiX-
z_TXV1v-i~a$OB9VTwAq!*Baj2!LB9gm%s96(1na^Vu!4f#r5?>{yDD+Hx>J#wnj^P
z;f`LpN)xfdA3K`0@AkczmwI#4-GC*f(FdA@SQU3fhpDG@Xqk$Jel&{~%F)=S$M+^G
zNFy;JlVy>Qw)TVd^Y$~9$}u%+zhhv(B0P12Zo2m4^uAR$DklA_-F#L(dcT?V%#$45
zR#s9X_A%1R^UwcWxSEgkp_0lj33IXYIZpAL&L4cR_aoPyT8539yZHA+tdnNCu<Vc0
zjtOtwRz=U>`G2E(Zq`?iIp<yXasB(-<9d7VZZ_*{sn?RyrmCG5(O<nGNFhOb)46}=
z_g1^kRN1l5rz+QSlW>yx)<nS;ha*i3&wsc#O(*h@sLb*9$i&h=KR$;2_%i)q`lW)*
z=M#I1KW-N?5tBBMdwDbe+H>()Nh;klOg{2vPxWqDEqnX6zDmM;;p>`hP6xK^sxgdg
zV?JbkyxpF6>wJA-!3(cWUEko?te|72RQomP$obG&-|c@eL@zBkn&hhxu(qMVL$W0=
zzFHvNr7pxJM|v}Z*|Emy^*N8l6kCiWk6k?c>tJlAoK8t~f@jC3uM4ER*!ktZ9N?W`
zeZ^Pc9oIsUfCK5fFIPD}ZOpUYBkz5%&z@`Hzcu-qC*vjyOijF3m%sJyp9i1kR^)!O
zea*(K;nQ+Ka#2wJ66Wo1+wN=H6rNk~^e87=qqyk(0*&}(mcm`CYuw_0Y_8w=*v5k`
zFhj2LgJDnnF4ZP!5gj$tpUXBdMDDosFzHozL~i`yy|uR+bYyPsxFNq;@XEWQ&}i)=
zpQdhjbmT%1?`eg1ldlD<A74H7@*K0-;%`(sE=%RCPXBFarON93J4PX{Bh05}nRb@&
z<rC_mv(G=%-|}+x{HkZHSA=VsnQXRaOX!=iOABt1*d_b*+5L0Y$MdHi`Z;I0%!Bmf
zCT6N{1dg0;-ZzgW`{IPg6JG4%tG><-o6)6eZ20})U-4<;^A4E&TEG9}wyhT~uBy8C
z<Fa5r>vgx=ax2u&?qL2U{od4E>bi0NZ|=Ou`%7PB*SlF8Z<y~Hd?NeiqtG-#kt&N)
z#j9VvjPveD%<gH<Jy6mr$A70Z(yqGo?f+xDnu=mI?(O1nJ81R!;2O2feAE2TiErHC
zRp_@sU{AqAr_(b(W(IyZ>;35Ohk1s6`)VKF%X#Kn*MH^0#}gXIe!rO$)3$FTNAen(
z+DD1I`wBKU)K1}gHs@yX#r+>`q<1K(C;WY6@p!hrHS56@Z~rs1C*QciB4e@d(B7*h
zFE5_lW1DOmGiSdcx1IAHiTT;>hHly~^LDK8JE+Y2OJVi0tuve_KArPWe$l@-Q{IT*
z$ysppRCDjrdpCNtkIT&CG~e+wd)onCiO!G>o=@ADo;mz>yVO24bW!)t(2xT2EjvD}
z`*^YY>y*qZf5jB)xcfQej?F)K{#@;~Q-`Y$?G>2z_wxbyZ~8ee64yO=laa2H-TRRH
z^$gkeH}3y#&idqNY$hxdQd7Y4nb*LQ)BNlX8TNBq`UMVbWZZhH`?2Ml8~HzcboB2&
zD$owu@@Dh@HJ3i;`t<MJ6{qyUTUBA{bA#=7Ov7W$R&jmy%KiH9$E{npGJKjk1;QQ)
z$jlZJe0iX2d$xyjFaJH2YtMRlRnDxMv(eycu~L%(v!&V@cJT(M6I)xiPPLZVyGgL{
zWp>H6kaq=gSGVux{&`BK__=@avExcpvqQW-AN#XDd9$&yweew17X3Bx0*h;S1=2UX
zzx?K?=$j?oDn@zl@9j0ceLY9#W~Z!a{>N*k_YN}eE}r|zX~EaDC43*IzQ1{D>DtN{
z6aVgMJ-WMQ=iTm4NsF~NKQQmTd9A&2Pv<YTrPh95?*udzYVTRMaaq}0ac*<b@{{kL
zemS(ZMRN7FkhcXnM*~F~GN+yQDYUlgmC54TR`*!rhK2r8_x`w(Hym9hCMwHti=A4<
z%FMpzOG1PG&f9mdTnI6&KKH!(+f~<Dfyenv6i!dHuM^%@eI!ZYwZ=52`My`)e7JVq
zGJM^f*#)O=Jic^z*6NSUVum|XBf?p@j0FTX79~BOye?$xvJDA`uT^??egE?E`rU`E
z_I=XfM{0MydX;rJ;i;q3?zB6r&3SfD?3-D<tTn!_uwv2it7o6C);!k4nxC~Rsns|_
z>}b``DY?6f6&qU?b8VWt`{3)+eEF&~3!>hwax^JCWZUuXmd17QW7RFyvp&DRDlPl5
zGymuutFjW4;@=l^JNRcj4SLD7I9o}?g5wz9v3&}1i??jqk>~oak8Q{8iVc@}4^LUo
zxh}-_!|l97#Z#q}7At>$+&-(e`t&QYGxOu8&zyEgRm*6Nx=-#4?mLoC7Wo`);Wl8c
zOSy5V@7c7buUFsu%nYA7Z`Lah@9&lpBHdoM`<z#ESXfMmXlm2{{B6q24R0zAxyxEB
zHST_G$98{l%&u^w4|nvAdAt%}TR1N-J9xR@-QA_trNQ6hB>6bLo>;<_@IrXP`-^Vh
z4sPjVyK`G^hu^>Nlld+4cKq6O;z)~u`TM!0%l>#P2t0ZCP_VIU@oI<JJzo}F&eh5F
zIoenL+^=TCig<;zn>ixK&izynF<ZpH=j%b~dCH2y*TX~?yj@}On{`gZB;V8RzL9-L
zxOSK2=U4nW87@78Q`cCTu`jq}d9wlg!+nAuxk9e3TyoJh?ct^Mv;G^tyx8&o$KU<C
zUtfGLXwhnZ>KJDj&%+y!H|iZT`|-fdYJKIS*YnMmFFoAFS$1vh#cR`JML9JLJTL4z
zyhOm?u5$a&*YWF0Qj9KgB>CNt|MS#IlOcY+`1RsP2U{#GRd-&r`FkfR-!pQmzOrnm
zy_BI@fqzD>!m@Pxl`S)4pIXb7+ZN2<`C!iD+4bLd-?w<7cKX|L{od={Wh@!mHVe=3
ziO(w*4NTv6W5dbc2e0VYo;>-{r=}zCm{{L|wHH;zpC_L<wqXC8l{fDHx$kfD<j3o`
z=9MvgJ?tBv$8C;(a`^rn!#8g1Hx--Xa@JP9xG3pc%Ig;|GLQXPQxU`JfMVq}96mt@
zJ|{FXoz?h!%R1O%Tg>zSw<RC?dI&sf_FnZ?VvgP4Tl}wjco%P|;CRCOZ2n~X{2ALb
zChKc*9_A8Bdf4Q7-(77j2Y>eggTu{gj5VLX34MN0``zMy$>pc#dd^g&Y+mDPxo!8)
z<Ls|qax_2X+*7>iZrXC|Yj<jHd&fnz&APP6a1P^<#+U8uTm&W5-)*osz2RJV`n&ok
ziN$B1K5w0ClecB_zB>6+$=U~g6`xl<_I<v%#QDkVXKvWOOyc=8r^`I5E8o3Xd}i~@
z%&puqc}=BmNqq|za9vkxnfSp?+0ftAI&5v+!-^00tYf#|E7BE-(NgC9cJJgY@%%LT
zBizw!9(@9tMY~jIxt`v3Ep$q_`Er$`L2_=jhWm@+4({R9<=-yTwzt9H_!D#W<dUhD
z{i&O{RCYhCIi_BF%hzPu$<U*&-YR!Y7q2=q`?A>2dllu0rD5q20(*U@oV@71hi}Jq
z$NmG%77KYU>#o_f=}6)6x%FkS<!?h1&%C(7A;-J5S|>R=ljFIE9p5>*80Ik7@9UmD
zzdtYjvE!Mz@9Q@9Ngav4syL4?cuRAWwQ#J#x`N;DWS<@7JYRL`@tkva_QdoE7qtD>
z{VnGv?sZ(k!T#Yf-l!8jlJk=7=4?9l`(OKM=}DI!sGRcN9RKLP%lz3>Is1Eg^Gm80
zHB1&3xy8NK(Y2Xdes*IP`{ddSzYhPfy_NAs=4|@rNRNMU{^Cwz9@`6}g|izE&T16x
z5vxsO`;zUJ;59vJTJn9F`mn7BcRq~Rwc+K#?BqK#FQ#tW7jaY9T&wd+Rz>FSo9+E6
z{YnoXb@tT7gj>wJ=sx@6waB?vZ@c^Zmp6Lo3;sAN44Pb+ZJ=mZ$GgdC>i-*A3VGMR
zyfW@O8qu%%-|0`Xx2YQ2)3{m1Z~FCDgmP~5Joe|`q{miKdg*2RHEuT=pW9#H!QS`l
zonnXrb3O-egj|kL)*8JVlMicncJ!=~YvgfLc9So<cz@o5@F2yIM^PC|4(#^}Z&|Hr
zcJXe(sh7$VtEOe$WIXu(z^`}lbN=K?W!&DiYZnK{kGjt%8nqu7KP}+;mr<v)OD{e6
z{=eod`Pv6tn!}_@yP6gVF`BRElBszx>EGoDx%>A&HGa95UyyfsZ?nIB#!g-ShOY-j
zkI5eXZzxdn+xYbJ_7@uEheNO5tMqtU_T@o^OvUG3W$TiP;!4*^mA|HLTJb~fWM6a7
z`8zw}p3Pi-yky0l1C9lUTXg3B)PEkZg{P+TOssGEoVn@eEPfxWw_LYZ|Ad5QxpItL
z_H5?h|9Trl3;Di?ed&GnV@BQ9?f31TS--s#H&b_i{!MX%1g6Nj6^0=)xe{X64C?+Y
zIQH=||JrjWTArDUfA|+!=vDAWXj}LK`^CRimp+^7TTxcQ{`$<}2?YzbnQgi`b%Kbn
zdum&9vwu+1%5RIAJHuBAC*7&e+xu3rID5hE;P?mYb>r4P4=&(4?&cnzvd85{7q_Q!
zZQLE^vZaR--jo{L;?Z0`C(h>ks%L9YF1EHQ|2XN+pRA&5#~Vzyd`(kt`YM}Ps5kxl
zKF5dms^v<|r%qqK+t~Vi=Z^=EpV%+V|F<$U_V#a%>1RYDcqOhhC+R+BcKZH*j^k3E
zrpl|G$?XqnBdc9&pI1+Lx@!G;xr950A1@T<gdbK(yM6K1jIy{QvtKfqt>UqNu21UL
zdl#_ro5F^Um21{?=RDhdaZc=;J884eofFrPxg{~>#j$le_nwlgU-S6$#d~|J`_`_@
zKJl$8*-*9eC9`)i?{kYRmKz?;>sqYbTU6`o-m#jmKm0phEBATF_j{VNf1Env<6e|>
zbHB`mXX5M&9&Eo>yXx%WuS+>P90E8!UUF)kbJjTX_+WE*(rek1p0aavtmC%Dp8IO0
z!qjNH+1cu)0RJ=7AHVvRU0T(1z)*L8-pzT9`=c!;$t3CCvfH!vHCx{k)1UwLCEwEf
zy8Hg8ef!_vvkp3TzSO7Tv%jHTCI6R8KQ-f?oR+Duzp5QkyD;@{#PgQ<D-KOudn(t~
zeA{)twf)(#d#}~be5$h5?ge{Y+T7^tvt75wt>NFAzs+X<-rtXFx0b$rzgu*g=$oG!
z1$)0m)Wp|XeTsH+=d(ItI8E_d!Hn~NmThX5dH-KB{pbJt3m2D8;OKBD;M_9Ly*YZ9
zSN8M<Wh<_J=k>o<Uh67bzgphKfrZbnVfPLZt=Xqf@n^lXtjM%-Vrg=Bs5P$8X$}mk
z=1MU*6(*^qz;sYmVX68Ko6uPt9Sumxp+j)OCE+CAMXykV8#q{|H%yuL;8RGZk^&Pl
zQgn0h^6xP1Sfz|2tRxV_6jar8I(TU(vhfWZEfS2Hwu;vjR`ns-+5q;H$4gE<|EX$d
z<|MH!`O*^6yuu3E)}iVFMF$15wD~hlpNkx>|0={NC;&#_LilrczSCV$Ky2W&ICNP0
z><!^Gi>BBOr-U2jy%h`>9(r@<>d6oBdtDq@TpU=ed>p*|+XG)ZKuxgN!y?1yzWJob
zea+TCAGS5G(_>Qla9UYm>GSE=(^hTdkTGi9{chLmeDCRcvX`!Pp11veCv>iLxnADu
z?cDl%KJc!;{<`Y#*X#dnb#&IOT$?Oc|L3Fh^K)~n56vyVS9x5}UFKtH^l_HYyPrKv
zJO1S4Wc`Y-SHtV$Lqe|TYHF_hGb6b#vf{MvcAF^^CvIH5H~a5}&rJs(%&UI4v-abo
zqlfQRJnrRAPD=W=J^c8A!p8f`N=mPGmB0Vz+b?HpHox>*r2NvQOQ&ur&2w~gd<SyQ
z@zU4VzW#kSJAc>rS68zie|UI!zl>?tmFMpAwO<x(JNI*I&GlKD?{B{?GcS32tMv4a
z!pCXzYCfGbj@s1G)wRm<-Hyl4&d;$dzSEyrvcYWs&u6pc6QlQjzgPYI&y3eHr*_V-
z`E*iq`Mj!EC4E1&*YElC)7diocvk~Q#{vDh4O8aDS8=cUr*wgl>HVJ1=iY04Ss%Bz
z%7LBl|F;R!`FlQoOg!ACyKddOzIj%quO!!=uYJ4q`oHtO=6AnHu<rOKGOt^IU&W<4
zmc_?%Zg10F{q^UX;KIVf=SPkl>3Z?v#j9)kxBrU?44mk3&|XzFm7leiYlY3TJH_W~
zwT+F7LH;YbHZy&mrE0|UjdKzVB6bu!G?cIZ^YLYAX{q4-<zHC(v~_iTpW1%<m12^7
ztY>n+{l6cT(&l+@Tvb1}N#|8G?XUfKR9t!Gjg-{X+{H=1E;#ew71~k$Y2hKa)YqU3
z2j1PvUSDhV;r9BM_qWaX^e=pElxe}AA0OZ6-`}_Q^fKSsRcYzz`A@%_nwkdYeoVA}
zb7!aV=HTUi*0+A`{aVhR{rSB8|C%eGo}TW{sg<*5KgKHh%RxTBHYPVWSLOBOIdfvf
z<mKaU{`!94`QGa9Y8!0&Hh$}S`NFjF&OF=dASGqx?C8GmxaQf)YfgWUb>0su84f&D
zQCRxC;L`Q2t`E|c9J)`On5eve#hNue^X+PXt^ED{eZS?a6^o~BUA}^4m1)U~3#$72
zemr_wvA5#;-SYpU>vuEn4-DAzVo~=$!?HIwZt~mz`S3scb(r1nH=8ehes<P+Uel8)
zn!)Fm99`r;-|lBfOUBBbuU4&|w>V*6#>GX8SK0(JM(wYwmFv%5ZNrt<+uQq4xBhWD
zSAEHENt28VrxNBJ-&Cj5yzN!7#{G}`{4AeN@i)u4apAXq{m;{TLk?vuRVdf83Gq6)
zzI5i!ojY0o`~zLw_iWeeb=9wq2>bt;@+MmTd-h+Of(Hje-|XKKu<z@&=;uL&>fO_(
z$#H$;<>k%$X06rxX8QJfRj-?8o9DmVm~wK`LgzM~NGYGXoYm>`Yrkb}Ge3Uk*4FIb
zwx7=!UoW`4aKi?J_AZ0lpI$DXzi-<AOIglGU*4;J|Cf91+&eKGSK1%f{`>Ru_{B#i
zRbO75PdhuS^iuu9tGo8e?o4xXIutk0oey*h_~|#^w$<P6Tv_Tp{p}W^;<yKCEYHQR
zO|Sj3@wnXXm0!1hi3AlfeCmvvw(XPmt<z<)XJ*ur*<1bn-hsJ^TplHpe|@>^@4qBq
zYtGG0i}})6e;k(o_u>0g?Qp(dx9|Te6KBoY#cXP7+IsQRf!KU5tG9RATGuu#654Pe
zz+mwq=fugWZ0BtMez|P_jL)dmd)LD);b{+kzh1xp-^uCmbw7i+TDE+$`Tys0co4^L
z&2zsEdHBNSJO7;9WYxdiKxPBWM&Etwd9-r>%=M{1>&5>&$wD~ff$M8NU9k|2l^$#&
z^RCIv^;_QWC1B3`!@Rz~yL+|O%O#W3E(To|T-wgXbN6M`bl>nJ)9x2GH*lSwVVL}^
zAm`Key1&2HE?so!Y~$+n`+h}grOT`@319lPf13S0;aEw_W&3}<TAlpySJ(c+%@6ne
ze)s!x?)JN7_NN~iZsCY4yP2xby6*PH>`zj6G&p1WpBLXL+%rjaYIfg!&>e_oS}D5k
zz3aO{<@ySN373SmbQe~29PoE(aFQ-x8ZG9}+Tx^eH%ZNJPQ}TCG4nMt0zW>iv@Uz|
zqU5CNbe|;`JQ6qTjhO!}uig6jA6<n8w!Y$>F>zcALss0fo~~!IM=v%TRPeq2`E29Q
zpFeAVeS5pR@6f&7@Av(_eeL=G3!kH=3Hz|EeSLl6`6o`_O^uSO3%}PMXkc8e?mMf*
zaO&|ZSFT*zc50!K$F}-EkLBYtUVo22T`uy0x$DuwJH~6R8C%<*%VyOt-*od@>B^pM
zCHdT6s`CQ2lwDl1=ulbw<}}~>ZI-%Q?&Ns*``<rnHFe6AC4nzF?}*>kxV>t%Z_|ZG
zS0`q(@!5Ymp*(%N%x0P9lI+LtOODU6t^O8qZT2Yz-GIx>e680$-TGxas3jni$Mlv<
zynT1lu6>}!0LPW<*Q;NAb7gJyI@BSkEEeEU^{7)lZ^8Qi%=|VV=F9FBx|_Ts*vDLK
zp8LYp%F{%Tsn-1cdfnY%BGdWj=gil-mUJ#$`l5+jZ^oIsk3gl?{58ix2lf|Ne_dD|
z7Z-Q0>Ydf)yM0d!zW==FF8^2f{6cU3|EYJlr|#qwR*O04@UL&)^?Rkv_x}g5HGY<q
zxo`EaiOIC}$h7Or8qPh|*kfeYa((HeQ@<bYWq)LIV(On8YJYmKF?>=y4=R9icButL
z=xS?w=joe0N%+3ze!U!1N%#`cX`XBu6BkQM-kvBHsP-=55c9XxZ_{twxKV32|Ga1R
z#kbq<*PU--<#yXJ?G68yF9APaTw5D`QMUX}q5A1Xq0<ag!($4MvdA6(c)H%Y$oH7-
zR@Vn-&F|avCr=C0*tP7^C1=+^r}g*C_?2JYcJ5+1sIgRF!RhhRa?Y31T)`ib92GY6
zs*auf5G3OEqU+Gyq<2Q_HD9fRc&8nXVB078`oNA!eRJF!=YF)e(NE}o@Xma#{+0^?
z63LZYF3ITJn8hVBS<;}deO=|5x}(J!0^33koU?wv$6WILA)T}}$?oT^Z~Xlez!qZm
za?+KspSo)~a%GQ82p!AWQmUtGQBukE$L(m@(Js;E%()3>=32G6bH8W*(mODvc7gJD
zU-69&n>cqR88ye9{+zKe@&00_|FutL-|X_SxoDNiBpRxvBC~$WoPs@jKAqD3e{fBG
zV|L-43!9vtE~@|kFPrJ+{S`MZOPx0KEB8Of5P0)x8uR4HIc2vpFMoS`Tin}KbHbL!
z)UqeDatj|wJf7WUIaPPx$|<ZmJMSNNgH}HZpz0^!x~b~}1HlCbUuNI`^Q>9Es`8le
zg`$EL&y8Qqd_V1ZV8ZeX$G$I|=58*{mbblJPS+zh^`_O0%C}RmfBG$ds3CK?bx@gm
zfA)Hvcke#mz4w0qvG@E_Gf$^Tl&EH(?a7Okm1Jh$o#&vKA8QwTA!F{(eLu9doI%BV
zyYBg=sRjuzd1}s|ZMmko^Y*IW2iM&cYd>JRLgdn}E5Ga@MX^(F!<2ae*@9QyK?O6U
z1qdP)R<JDj!XmnyOBmdYgfu1v7zH^@nS!dE*1CqsLz{<CnZ^Y|6D|pd%+c~eGv^A2
z$4kzwVu7_FQ^5^P2&2i%!OK6OaFqd?IRVNFOVzJLxqKBwvsjB!)7J6m%0m$CaB|cG
hqcK2n5<2joeT&m(Nlm$;ISdR844$rjF6*2UngE7HnkE1M

literal 346991
zcmeAS@N?(olHy`uVBq!ia0y~yV0y>Ez&MM8je&tt-SL|k0|NtNage(c!@6@aFBupZ
zT2doC(|mmyv=|r|I2c$Ng&3GYN*EX!7#O7(Six)t1}{cwI6H_@1FD9JfuTK<fd#52
ziU9)Bp?nC<ynqp^nvsEF0TWC$)4K)CFgD{Xkj9lyj8qsH7&r?&B8wRq_^*R7<2B<r
zdj<x^$jp$4k_cZPtK|G#y~LFKq*T3%+yam;2Ac}2irj+S)RIJnirk#MVyg;UC9n#s
zykaYmu)dN4SV>8?tx|+<fP!;=QL2KOo`If$k{y?Vf`Uy^N}5%WiyKsXQA(PvQbtKh
zft9{~d3m{Bxv^e;QM$gNrKP35fswwEk#12+nr?ArUP)qwZeFo6#1NP{E~&-IMVSR9
znfZANAafIw@=Hr>m6SjhDZl{4oh6xR2%GYXq25Z)&(#OX=o{)8=)=th84nV*@-NCv
z%_~U+nQv!k16GM52DQgVA7nX_V<0{Siw3#4*>TzEgTn+AK6YG^aSz!U7#tWpT^vIy
z7~jlgZIHcs^WXgH_q$YQ_wEJ(c23U*m52f^k&JHfaxcY$%#KYi3hy`z+jrb{E8G08
z`u(5!_c@>ca(gOn$(-Gv&u+H6Jnh{X%lDOk=X~B1^f1t)(TPhW=)rdX#wAOZEb4pQ
zV*BGkv;UQ~(cjy@y}hkJ-?BKZ{@l-dwcqa+mgW8V@iF+(<Hz16d3P#4?{}K`>FH_t
zt?&J3nY<LOPQSS+wckABLc;C+pUxb5FBbIR)A9!6{ChY4muc_)|CTN0)c4~@kE)iu
zy;YhR5)u-%HS6lPo13e@zq4Il{QO+E{?qDzkIx&`X6x5}I;k$d;ePOPzrC+sE}#ET
z_LtEmyZ?VLu8G{tTT}M$-<|!xw!eH49#@$<N$|$J(1lK|%G%-Ua{ga_er-iya(}F}
zZPk}6r>1Jl|9ScKbmQatTg(0n&(~)^6mJw-Y+3SbdCcQKADmaupSL^4F5c)+yq@f@
zK<lESMRi|(8vXikTdk(7>PxE2YkAYB+kJnWx%0W_Uw_sA_&)+A8{e08$kczk7plFe
z{^Pv)wFmY;d^D*wRsY7a(A9Mt*UmFaJ@-dC>dSfCP5(b+&w0{Pk^W-E>N!_eU$;>2
zlP_Gi|1;zB3yrbo)UWdw&#QVDng00J`#A@l*OyG1Bs`b>-M({@7AZS6m%rzGzIOk<
z*Kh89Z2tW6O8K1CZvG|v;&)%!`S958xpQ}yTX|2@D|`3<@#Ay<_EyjNEnjsda%<Mq
z%@zM-(vO}h^(*q)^!Z*kza_u@uNlQpJ~%$#X8pdj=<}yJs`0k3OWs^LeDd_kl7D}$
zeD<rVTJ`zr^UHI>WOo(m9e;T*eM9ktZ*T5xKK}E`Wyy0Jm5<L6bZ)o2ysYkpMel6u
zx6$8=iZ&U~75`^&?d9G5^NasHkX!Eh`J3NoG1)nMzPByT{@m^Qxy)~K+S@tD{`@Hx
z`F;HUuh3O$65DOGw45Y0GoyaqEqeQ>Zg!C0{D7sWOiTZStP&FH)7CWgd@1?zQ_=f_
zdp~-4drlReu<ZOC#rgUk@#kkPJ=|Wly6ke<t!=fN`{XQ^O#b-s)~~x(p{s&ISBI?)
ziE^8z6}EDj^}C;Ql@2+ZR$sJoWno`gGILYZ*1WAv%{9OB&g!M6E<GhKvrK>Ayp<a^
zaJ;pzj5@`C;$ub0lNXMzANTG3{rzRD_`J}UMN3OQl`IOne5v%s=gd>*{4YK{++I?0
zUo&;-6AcrqY3rYP+ZY?&QSQIKnBhDp_o)ZRzxQkY@Q?fWXV&|#k`=Aa@l$5cUK<cU
z<I~@tT>X6EUP+6htopXGxL;TpQ_0M@w7CEJzr`O<eLgL(bIzM_UEyk`zIZ#UC)^cJ
z(kFaUoN+h1{&G6o>4}f|JJuIeSR7B^$Km;e<)gm%ADh$99~*zKwA5ce{rAs(v5(ud
zcl?t)zvVxZ&H0X#v+w?Y`cvAFxsLTs<(~VGKduU2U$#pA-C|k0rw0w=<aLhx{If@<
zch_&nqb}lG+y9(C&RSY?UoqU8QJ(kA$%Py3SXry5Or5`8`?q=6@3gN|CWSi*E?oKR
z%ir&!Vlo$a_4lj&pS0CWr_M?K?9C;Nv9DIuOg7}=?Y;2Y|1N{$A(NNy+?PI3y0!J0
zH|tT6tG@fIc^_3xVOHEza*th+Nx*zYaiy6?$=SlE7Xt-Y&VDzJDzQ92fB6HMbxtnr
zzyHqpUUc$&xz84h(+q|Wc!DIZ_dYPQ__pHC9UC_5j&$~ecXtZRa^J<Az9r>E<@s=9
z@s}Q(msyqC#2vOWe_Eo)EWPB+8XevE4IdV9<O%-kleK;o*>e8l64xIt7v=x|ovv?D
zWy{{%!uqlywshy29V!d1%V(@)jXr$m*rB|<<A)_?Jn8WXwJnNa_nI2Q7nHztkzMgm
zN8UQ;^v}&x=eDa99JDyW{QXSyU)$>swlIAwyE>8m(9fRTJ(qXhJbnM0+`V(3nI^C~
zNp7s<+jOY<lj4@bog#dW#h)L>v6m*MEPHES^py9W;1kZIhEFe>;^TJQK7QcG!d<*=
zD^+)2H}rhc|6P7(xK?P`>*+O%@7UaG=(zvkWzJsvycu4hYnIwMw@ZcodwTd@?LEPU
z8^?UzIQUz*D;}^(Nk8EZ47wCKx6gj*k(SL?Wp9@79iJcQl+-lI$f(3j+xO+nn_eDX
zmoB!j%(b1pDy=tqwbxdy7f%ID^CF^8zFc|g%(;t8q>t~|bt``nU-&GpPevVkdJW4%
zboCc(p84}sgLm)WTnp!kHp&$f0=v#LN=r<S>AO^9bk~tDNg-B~gENfdylHgu_ny5U
z*{-e+j@>VR&G+i6DP^5+T~F<sW$4>0ZCb#tsG{OjTJ`n%l<)TwANcy-3V5D<>P91%
z!be5Lnm?_JLskZ<pPyqH{OnHd3il~*ejaD#%%5vKH&f=3#X_}KgTQ@z4*tol5;-Kn
zo}TjTfauK^_B*8ePMtj&%6I2YbHl|gn>;VGdHGm1@_HQIF!$P}sjsITK2T9(XZ!!x
z?oZA!lbMc1TzsmnExr4~QfGG4%xg~0@87I$HNF=bZuk3P)o#t%&%;-S$Tj`=@=aP_
zOGhQ9{BC8pb%G<0Q^0}c*JQ0$`t6n4RsKe!^}p}__Txuhyy#qfYiD)4+WI>ypG{q*
zc(8KamZz!d+5h*&a&hw)s;&t?-x#$isrR<J{M#pL!c|uU>f77q`X8J>$FlTQ$V(wr
zuOsuV-+rukFz0hWx6r-D%f){KZkMRangx~#+{{+DTfgRv5686iHXQLfRz86b6F*Ge
z$}@Sw+*TpCtp*k^OEgSuVzR^Y+L|vuvDuuv`q-fa4OynXH`k9=+%~;Xru+7XBWwGQ
zElEGM-rm_3cz&;y|6#Y-<yW(>@9;^`se14rPW5r=jqk_qR;>P1w0X*`S?9EiFC5+@
z#kV$Y`8uObo3;w`AJ2_EuzJgr5Lf3L&t$7src7M4EB$0qto_5ZdvliyE?yVvRn)g>
z)883eN_;CHM{doIk?uSG@5!Q53N}ZA4}^%;{&IKE%F4Q9zpHHFXK@vqC&v~P?v_-I
zxWw{%uX_8*@I{6)bJw4Hd+U$^BhTFM$`^%?IX-($$SGO6_{<fabC$EL(-;2YeWBl;
zy;l0_<x^W{D+rxZxxW5W>gnBV+AZZX=9!1yUf}4xHg>m9c9{OfW2M?9Zzs%q@w}la
z(d_cy&{bE0LLyXhKfTKF5^DLJ@$1V>E~nm^R$R;OzTfw8m!FK?LjCkJ!7ArXW>4r0
zQCleG+$=NK_w1DmURO<1Kh1tosrm3qV5@7}f8SlQypqLx&E8n8`<}M;$cfnt&xOa7
z%$d|D8`#(T&fX#^DM{$<rA}e>uG{&)<P-P*zgU=f$T?>U1Iu^km>oh%eYFp`&;68~
zpzzkNK;-Wm*Q+U7%F4%U%LLrCMdn+vmj}HF-@h|`;lWwED;VqQRNppA?A=xRNU}if
z(ZwaD-lDx-k8TRgEw5Y{Q}E*c936J8BL9gqlJp$+*eP+S^!?vj`CD)4;{4Oob)NHi
ze7b48<<y&r?#jnw7Kdt2f6>gZo_+Dp&8*O^T;VcPJG7SxsN}xyla;!=U`~;d-^U6b
zT`iq;DUxSreVn<M&-7K`dA?lJM2~Ra7gys1cbr*dzua$bU`7n<S9yyju|Izf+N`q<
zZ<vzu@6KHD67}4K<_n9>ZavGNZT;N6UpjqO*UI3<oBY(~grs=vn{_>Z(NyXEhl3wT
z$#QaX9d17#6q2#x)>b9$(--P&%lCOr(|X&LYv*Eo{bSqgcLjUJ_3w4;Y;b*?v^D>_
z*<RD1>$$$MX-gj7Q+Ao{>YA|Gj@A!eRanbA-%+rzk>47&Bw|k0w|7hZ?S8sET^$l4
z)qG)Vwf_~T#wq_q_0^{w(3-m-@8X}MUAkgxmp@;3>CF1&nFkiEE;LRw_+?&lp&)!$
z?<&(%;g^2P`v;3P&-aeb-&wUmt^Utav;3Psx?TQTI{p80i&g&G;{OK6o3)>sKVs)-
zxxg&uQuFIoZq?7fm07n|EZmlNyDPeV`K1NhuC2Sj#Oru}mjBB~>s(SEevS&byfQVo
z(z!|G5ocLxTF2|DEH59gPk-spZ@(&0dA*`sM_FwF|1a5v4~sRJldQD)W&0dk4=}1v
z=P-4eyQ?J7=VC<avgNBiLVE1x+WD@Yt{*o0TkJ$0n}xSROI|z>oZ73qNF?UY_MbB)
zgx8iV3bkQ27C!Z8_rZrA5e#2l_J6wg_~@ggDLy87dTAZzE!!5~4s1MORm8zt;J!U4
zqS7(y@011NzkfE#yl;HasL-S0-}rCGL=&cReci^ZqA$)ArD`8&Z7*TlZlq;&#k9!$
zz0Hc>+F?g-pKNQ0vwD7c(bd&Yk7tCg4t1{n_NLK7Leu4XyZ-)!i#3)jCfMwFby0o(
zC3X3|>tlCsbFSoQxqHI+v0wPv6O~O$cYcfM#;m!d+Wp{^+DhN(C7oq;A8(55F`i|t
z{PeKB<nWQ(Q>V>b{b57GRUha5>5(a2ryPRh|K64T^=-Fq*7YSK$9^kU@32vP_FP$U
zkG6#AD?@Ri`*+Xh%lD+ZH&#FVS9$WE;jMY)A?vSxc-XKr`kDKooqRC~^Nv5r+qyNg
ze3e<=y(Ky}tfzC|+}u7tJ5G01oZ#NRg-3%=7@7+{N_)t<;8m%Z{e5ot*%7nf=gQvM
zk=tKXsH-a<WcH}%+WQ;FtD8FY{zlE4vq&@X;kt$2o~J()b(E>I`<219l54+N?#-2t
zU8YSli`Y|R86<S>0gJYgj!X2mcO|zI&0gu+)P0|8&|6w^v3#{?{htYsoPxIe4v_kL
zxHI8{(Pm@A8_PZvOs!ldcsFEUrLmo~;JNuWg-<4a=J={VXUBrVtuM}h*(tfDp;P18
zg}ys;6wa|;S?<sOQ*nvDN{H(JG=^TTIG%Op7Bftk%oq!K`MHiR<(byb60T>rKUHzh
zv6CB~&sgm)@bs7A1V^pFU3z(0>*m$H(0lrT>)o!rEuVhOoi=URBEx0-oMO-I&-zkP
zyS<KG=*8s;`}W2r%lDj~e7@n?lV=%k&+Xl@Nuaxo#V7RAZiP>dY8&0IsLNM6+-2*%
zpsZhe&ay^f#sQgjxw}@*Ik!%xb3Zy`z3IP8OhR7+@2RDBdMmOr)aNiwpX~WjYU_iH
zZ1;iywS9Sf`>J;sUEU<>ylhj|UpBAE?m}1d^d-w4ZJKD)oV#gLCu@Q1VJByiBMLoj
zGlK0G9^UaQQD9lh#-t40KPnw&HE&9*-rnUGkrY1tfK^jTE2!{j*Nc_*`&a$lU8c3I
zhWBp$_t>h3Tc>j#*fgc$+nPsR;@7|2+&p#GoOLfEI#{2-i`(sYe$OAKckwg2#PvPv
zG{X<K^|zHgX?Stq{r?|JykGphY`@%|Rc{S@Tjc)4&8G##W?0T~&x`$jHD6AgIgzJg
zC8(m_)W`Sgz}F2$fu<)k`55N+E_RLy6_OKNa-kzYH*#BuU`NHNnJTT1`G4Eih|iUb
z-qTTZdGiOJqLQmO45M~0bGUzfePHzOewhm^k8FPNFo459<;3rzVy0DbyZf|7pG{x9
zGGtYX=hC+~mgswEF8)~ZI=5VFO4*Y`LU~8J``%q!E1i|i%_jMkq5OXB_rHJUI$K#r
z?OZWI;MVEzPT5aab|!P{M(>LAo^~$Web0P_w!<M=`wXYuWmdK+Ij{28z9JxhzkRHr
z;l!$sox4lkA3ne9y8cspahX$cf7>5<Iyqe8sZ-~ErqJ5p{qs7z_3OVk)judjWj~(9
zn>T57U^83P?nKk?izXCxgh{d}r<tufRK&};V`=zzJ*(muJIwxVVAfZie5caF>e~jR
zO@YaA`?apESiabLyVkmzP}#ftqu&bb4CQgl2vB(>A8=l=*);uG_^j_wO*m37s$6To
z&)nXtR?uv%xFc1Jc}IWR1l>|W?^z1A+J{3m4?anl6ck(_>a7@<xT@D{W_^YHs!a+7
zw>Ffu&N5TiXt}LDRd?~f+*igG%jR`V{JSD#k0CctHNVu7S-i7iCZz2z3*c(|rGDSY
z@56%6J&&6oXkBjQ)0@X%E9L36z2c+A(kCf9k~VOeCMVrl9-ZF1@0S*b?$*q^Q4jCD
zt}@^7Y}e7#p}PZh+YYWj=Ii0nTG;zQ>wNyYMT?`4@deGb3N_i4pZ)je!r7r~vqXb<
zxl7J&P2T!vc4pMpg2qKBCr7OMbz@<y*2VG_){H^xVlvqlIMheqdp>u1T;TpXXVanp
z>Cm+f^SI0}BsK_5o~)QS@6x4@I}~bSK1tr?nmBuLSCmnZaCB)%w#yn@pCG+|EoOE5
z0yML?t$MUkc$HXvOx>d?$9788?a_)p_UW>`a{S3js{VJ2&)c4Vb9eXlS-Ly4Vt1A7
zS(`N5zP@hz{0Z0pRvf(e`euE{WA~E31(PL9yLD@K#7_QyBUb)gXZY;0xm!z4##oro
zn&PNeC3cr@dYj`Mogl8CH+P;9n|kr(<>e>Bo@Eq#|7KP2Wy!X;H(TSr7tRkaeSPin
zZTXtFUS4V^EsP&1MjYmB&enX<;D5Z^Ab3ik+uPMkUoG|ju3=;2alhv8!bkja7uFqi
zzq&6sT4m*OrzEe#3Sv9GzQ^7UIA8apIcafnf&FIFye|&5pMEAit#T@PazZXtCw%4t
zeWt_ny`>b7f2~v7|F3D?o;IJA`Y}tjL$1C!7(2yFVcMjcYrI^tr_U+<+?U|qd#hAo
z+KW=hS+N~E?91OZ$-K7^^KDCDIl1?+WLm`E7ggR<pE=zKJuNozwUX0W2VTWV6MZVa
zyua>$x9Yp;+tc531U9h#m~`-u-|_am`&+fo_4rSlz0tFa-~Q*7uU0y|dkU_JSACqv
z_e-L@@X-7FA=6%FGtEAhJ8R|Z5BFD>-Tn0<Yl*<kF2$(a%WFE7l$1(uFNqE?HGACp
z_h175o_ChKQiguKuT6srFR@(j+3o85`)klux38j&?WXG@Q$Gus>~T$9I_dREAOGO}
zd4EMEqwn<YvM$eED;{6%zTRi{JGEaPGXz*K*XGPw87Fe<{KZe<vAZ9<_$ph|n*6Yy
zfvLqwr`|45#j5<&;k%~UuA7W5sQ-(x;?X>l%fqGE(jIX0rbYaZn__PtifLHOu0L_d
zvLvM;!>r-frWXcNikCkw&-|ZxsK`csGyn5v3~RpXO0L+tW8<-t-}Xz|7F+Ai&6$7p
zyI%M{lbffSSID0@Xsi>S9Fy|u%#~PypGs<bKmI?<syE?I*w$0ommfZ^dhvb#<x5wi
zw-o&>`nkDCLBCevsqBd_ujgv&zdpP@E_`WM>PzLf&v$P>7quq5?OUVZtrfxj`^1;b
zTzlQ+?3FFw!dHd7ybztg*K}d{`Z#VK`}~zj*7DNQ)zkhm9DVbi+iuD62imgwjRAH?
zg6*W_lV&X!7L{2y{htNLyU#CnUSFndsn1h7X`zy<vgq7h&L0mx^}L*>DWiAZJZvN5
zp%s<NNwH1UiV14RtgZ;Jx)|Pf;R?Tfaj0<9lT}=k#XcXN?exRc&9x(wcT1z8vpCE3
z+dfkSuc>+W+^9?9TmQ1My6yLT*Ev3K71_)j%nnZKzqmDI-p-8{+dcHyq&&|)y_J=7
z^2hAFi|1sk6*q-%zi%05yK8aK{K~e63LlzQ%5bZ3UYNBld-*wAwwMWNHvht9_rFqX
zZtpL&t9WjjHcjZI&%Sp%KG*I2a%VD&2aDm0GwlCAq{r+qvHf{t{)v?d4Ij7X?|sbp
z_5F>I+Vv8w)59(;?zdmWJG(q_O`y8ife*VIj!h7AVspHzR#L+JZcVC=u0_#J8Kp{&
zj6DlYBumqS7+%KizjN^OM}w+oNxPcQu4nqE|KWbI!b09IP3_MYC3i8ce3HMuQuoaJ
z31UHiZ<%&<?O)F8sPZ^qes1>4jE#@(<g!`0zpdU9e0<&i#6#BA->yiO|37TKNpXYa
zH@?2Tk_pNS&L+<afA~#0@c5%$TblaTt+>@*!|~Ly_UXaaXYDhtaU45-&gDw%p@nTd
zDs>h+MK5g<<vZPWqip-rKe_KN_t*PP=ubb?kZ8{&QSbddZKC|6jRkhj89`3Bb(FSN
zn&{6DoTBn-&y&lN0@5n~9+$PcO=8{@X>u;ICNKT{{@OiCesjZuR1UlJY0RqbnyR~g
zN{expeZ`ISNg;AS`T3K#bz3i5ENt{K>fX;Exl`9iPu`Lhe)so-Sgr8&JLCSn_Fi>$
z#j;NyYu@d79+ukbo^|Q(_LWi2L5u=#{^~E&5}#Xp{W1T`uENDr8tvx(diwm+6rI(t
z^LIP;+kR~c3Q)eUGiz-lbJXg%zqhI~KdoMMZ%X?9ud9B2&0F+hQeoBm#r;#b3h!4u
z*X@-sc2Zp(el@&!{}go_H-Ed|Q;yv+aAWLww<q;;0#AS5p66<JKek(!ex5IP<;~Lj
ztKxSXMK$JDJzu<i>YVo%Kd-l2ueZd$>)|xLxV=u6J9hN%|Jf+_uV&l48NYhx&G<C4
z?*FZjyA}V1r%!p|_Muzd#=N@e!fcf#@Ahq7o~9eMSWGu6`^18GKfW$CNy=bvbv?Q&
z^fsSQN6U)f_H(l;4sYdBjOgm<2{f53cUIc`vg!4nqdThZp1=9h^Bqgc=`h`h$^%AR
zJB(+vx-JwHToto)SK0p$%~{u0t=z}VzB6k@%}=8p8xmJJh;2##e(%O~<1=!u7xdP@
zy1ssKpt9Re;m>KzN{hV(q^|^SUl;r3S+Txi>_Vx!%O1QdW5TAc4h!}1Y00|2ZuPQW
zX)P5cncGv|OgfzZiiiDxN>fRnw(K*`*jJAixwh~7@c;i@=0h<ixpl@NJ7vr*W3nFo
z(+VwK8UL^TXJu>4fBoJ%#fRLS|Kk@qJj~|S{1Cs;!ON>_wvE;IPs;9nQ&e|8{rRw6
z{?*wThRF|he*XU^|MuIz-|x>gPWOxdea2cR<M003H~07NZxggJG&FoBqx$Xb?eN-*
zi(F&R*XsR=h0KU7n84I3qOrt5kyWpri$~7pN4D6H<t1-!6wciGZH{^KY4LOCRqx8#
z7d|?&KklE1X3oR^vRr?z1s~qOQ{|@Rk9B2lZ>>#9y}mU5OGRhJ|3w_<MQ-s`%fEJc
zHj8iD{%#S?q~g?HpHAzy$5p@G`u@iK7m4$ABddQtou0qFe}3JsmnVw9-~Q@dIAh=T
z=W~=l_|MO@UX^PZ>*nTmWRj})u0LO@9zKs>;IMGjPgbVC=6e6d*q$y5Ia}YnWB=E3
zF`<9^O%8!VN$}sI@K-Scw_o4C`C|TIi{Cr5r!VlG&MP-lP}Y3ii%p`Z=U!g!Z_(@)
z_x6aq^|L#be?`xA*H_;3^ztZh>y>^lb7%YMnRY)N(~pEI&)vIwo8{f=FXh+P#y<Y@
zwRid4xV^uvmme^gy*pu}arr%&=dWkRTRXS+6#B_nzWE|&ap&fq%FUb8&Souly?yT7
z!&>XP>{i>#?p1!zWl!N<9{r!uFU@UJ@$t9Hb582py-PVe>*bc*+b54I{(fCtU$m?2
z?dz0ORcqboErpXNPnz>Kdb@S(Z=TX`@9w?b^W#<gTv6>Xi)`_8#a1N}FIawkEB{sg
z{^gy*+i(32y}azV`dRKAoeyW$?aDH_|NezZ{<UkF7Y}_nVP)<6<L;VB_T{dx^QPAr
zUSA(*dTyKU?JWiGWUfV2hHj}?)0bLNTJT?SZQN$3udhs4;+HesV7)zc;+(T~D*HD@
z-nzS@P+2#2N0V*fOr6Qzmml}ruKM)!)T<*OlXH4K13An3o-{<KRT%KS{*bGk8Z(ni
zhl4Ln>xRYB%CxK+A@429C66R_yPVswzH@G4WaLhr)5))ESH-WCJh{N}=!S}^xeIk1
z?$$pLIPViSHS4O$+uVR95#P4|zEOC=RcPvuf7Uu%&Zb>YRMDPwQ{lMM&HU&3p>dZ2
z#m;OBv$OC08>cfrRXDa~x4C(5>4pc!F^?WEn!fVjM?>bexXFjUSzcSZIcUb#Cy_bt
zPMta%z>}>UnfFd_^10O5y}G^UlNU3+ExTxyQ{1#Ral7c@ZF_ES`*PEGkB(01$0HFP
zvyT5$yX_a;F!6DqcNkaxmaT8LZJ1U4cGlbIuN!}CRegT#Bj4>639G06wJ{eFP`=G8
z$8zz{wu(vLZg?f%{*WNgwP15jqWRk`-*0USyq0w<ZCk@z<^<Kx-SxZTIqh>o(-bC`
zPJZKYCQY2<^wHvo=6D^mFz5W;=l9il_I;K!`Eg2nZq2t9x0KS$7aNvuxH0qSpPN<R
zH{PBy=S#EQ{H?L!J#SXLFp4e7co`hE$=uy`R!HE>w!@+_VoO_O=fC`H8D0AHLu1$4
zJ5eW(n`ggU<f<j+5ww0|f7ZLE%BrXO?|1)RonyQEVDQcgPMy7F;fIUYnbxmu|FG@!
zt))u3p9~z#D%MK2n)3AUE|^}Oo4ny*O6AQ73H}?F-q~h;MC{<LYyQ#}hpm&>Gcli7
z;9P9Ko42-S$!_7+vjX4b&38>;NIe~PB~(^=)7s0c`P0^g9#2!fvcfAjw)DO8^NX+F
zyB}2gGuOKO+E$MGudlA=9@wCGK!4I1m%5Al_n-e~_ula@TW`^t;&*in*)}pyl8?`S
zdtgWHqtKjptm<qfeAYRyd*41g$7px7tR{WqXC)&U6}u~4@_px%fBPC(@7^4#pTB$c
z=Nkb6OyBim_X_T5Wa=~5VZPmTVD_E#OV!sdZkA<tTC1B7)4|rOI3riX;E~Dm&z3zU
zkH2w*`02e+I(F49<@VfM|1BF0n~J!SKIhI0{9r!k3|p2oL$rIob$V@*HlL8y*SXV0
z_ouh=z4J^BwLQN`*1X2bUB3U#>eccUUu>%WuD!Vbm-zaB9}{<*@GzYCX1<emc_Q1g
z#M^O32bx(p+&?}rm$NODdNIY=YVw2?!ks6rGIyjT2*^DD)fvp`l~5d>YgQ|%7ukHv
zG|;wE=XzgIw;J!)=Y?NyoC{{~P72XgunI{M$Z7Y`+RY}P&U_^D!|6M+iUL=JyB;mz
zy{2(nQ10BNtiz5DOO0h#*p_`NG``dSFa6|p#;_f`oqBfhRC$`MwJmThziYi_uU7b~
zGnU`VKJJkyYrJ1_*5cZ)`|l4i=G^_TcXz8D_nR{b9eJ-_&CR}1$5L}ZU-sd{hi@Ep
zEfN||yuH2sy5;wu%lDsGw$WWQHzTZ0CgS|Im|HtF0!*E5n&nIAv9V2&KarSTW-;F|
z<Ao=4xAEDTj5?lt3HjR?bAMlZ|IlduwEE*wRc4YVD<Ur*{Z;klW#yYs4yq0!$qQ>d
z{$F6;{(4zw`0m+fmhJuBc5VaXqg@xn6%=zK+L~XR<~Hv7ym^|fOMk;5LGf^zH7p){
zjKw!@ym?oiWN`oA>0+(;U0Zg?pPFFd6nQ@XQibc~S-&doI@WG_xZ;-SiZ<C(Y3)|l
z=Wlum2?`&xmQY*r?CSRWh31aGofdCU%wbE~+;qI>XY0bFbuRu7lK!P{YV*AyDN=Xy
z=VIx9?+#bi*)VnKr7TvQYr^~@Z+nZ$%gDY>MW3cl>U;Qb7e8MPQ`Ox~Pfy46eJws~
z_OSY)Mf?nQpG`cbS(j$?rsd2%sBmtUwfM%5E8?ebtNOKa;;aup$_r$6UAH>3!1nK#
zc&=^VF6`*se&^tRo*l96#W!C*&I_`xRf*dwedS8?d7IT|CW+pt5m<f4q)hmctz=>C
zjfUDcuZ%D3*wA6H;e>+Tt9QFRx3B83kNs&q?d7&BEORxl23_x!UH{$w&xN~XKmWwv
zOPsB+Te$M|R$J>8AwN%96;+78Z8qFs9cOm?=DTn8B@*S*3(v>i-&<Y&Hfn3uTdVIs
zo%Wx9Tp_N{xmQkR18dj}&A7Z-Ml9<UWgND?UMIQspY3kNM|EqXc8m3yuQZ)x%_G*E
z{C}dLRY$DI{rtO&UA4`V3J#kj9SPW)b0(~`qw)`np45*7w%UxlhKIA(J<~pKw~jY^
zTIS(fPyehbDBZ2t=nytlOKkO|16Ph66>U}C9BAt3<@B`GpnxyySZHs-Q(=GG#X1a4
zml(GgIA{6Z+E&?JmLGNeGgH+{k2#+<UH*EmddJik-;9oWCp0&tC3g2|uHAnwYL#bw
z0>7T@=H5&CwKl>M_muVQB+dUUR%Upzkb7p`g9D9T2lyG%pS64xKGHw?*uR(J=O6zl
zm=IiiGbvO0&;r5PN8gxhsfc&z#;nVn->9CzrmNy5yQ}=FxpBItw(e!wju}aTUVbOo
zb~axv>IpwvwKXRBH}8UiiEkFYzP54ipB1e|sy8p3mJ111R#W`>;)%gwonvhulBCnW
z&vjhE#nQ<<VUdeX<cf%mRko?kozoZ?Ci355xt%L<<bb;B+#r{WL9?ts8_QZrtv6cw
zsO0XC=$M?xpAO``wVAT2u+&?-;p6|Z%XPnwmPywMO`H+1ZDLfqbAjyo{Y)MbX2H*&
z&ffJU>(PpTIn(&A@34Nqy5#NM`aha~@0>5FZrpxw`Kr*>a{o^H=JD4RotwH&e(q_f
z<&Qmf{atRVH!;^c)}=xuomne<RgczG?Zu|Auf2ZLsjSz~ymGD$$3#AnM1ga==l90O
z<s9srTYY7xul04lE4sm9@0*vIRC(C@)})CBC9RP9A@}3N!Z)hD4&~=(ZFgwzlexO`
zvO+b(*`S3<sR!m}XPrIu^wz#g-e32%1GZglI%rk-sfCS4a)qVwzJs5+!g6G)XP-L8
zIN9h~elGt34G+=UA4%7EeE&aT?%h>1$4f+i70U!Sr->qm^|%`yWq6h+#-%ZwT(m%A
z@5hVjH!RlInb)bXa9!(`uUW=fez*RKd&@6z`vcMTcE9)~pQg;1osnW_c&z)wV>PL!
zm%fkPGhScIWiYQc$O*bGx7RfJ*!6eo@-J@`TsUz@r)CLPGkbvlc0Pr-8#n8}e3R+A
zdEuE22M-<4SRJV2ytv+8)HK17zpSxb@_~Oyib{iH&fFuj6?`7=Z+I25cG=tNZ(2sH
zI*#>9uRi<wdPc#-4BJx&o;O$uoO$;2$&}6S!fKOeo|@{lnrB9ebU<;0X6myP#kr2#
zOvU<7erPeA!851&#<P?imQ%!1lsZc!s)G~CdGap)N{N$;zwm6U_W8wE`!&D6w)=QR
zUjCZF6|Ie)2j6W^IC8O9;Nn!VWBoE_K7W6IV-VB~KhDqC?2#NFw{70snuN)zOHaG=
z=RTj)?tAETgW7lILk8Jwbsxmzn~s_L$Jc!A<$HU#Npb7*HZh4UAB7DbeY3Obw$3a&
zps+3Ha3NpWfkij-?pnWIDn9S>v)<VveGmEF-nO=grHWf_h!Fc})NnOBB*f@|qcz{$
zYtwVu`6C*RK1daExB2#>IdAu_Em@1WSe(-)|H*l+&8Ft-l2hXN#Y_I|63ImicCKZ8
z#UY?%CKLba@t!~#lP^-oFEOOujM<`edEu645lMUA?fz+%oAP|K_~DFK%VpZ$9XUC<
z<Y2GxM80OPgS!_TZYz^&uqb_f<<d9#ed^06aelLLaH>$?w)^cRI(wUwuImmBFGiO=
z8XPO$<>jth&$N68?`>ntMk%8+2K%kbUM*>?wR&~$_rD|O-q*Zk`=KbSB!2vXnqY8B
z(=|cP4*_<}d9MzB@s)EFe(+~qe*VU_M;Vo^r(ay&-M{;tkzT{x(%i0_f+bsTr+>c5
z94Qel!)kpd^zMedpOssR^#4u%Kj-+zpK5h)ek`9VAQXT5!_kbmo0FDK;S~S+@}?*A
zu2R-VD*nqml6>bB7d&lt{Kdh#;c`cwM%|5!^5@^y{jHwB#J)plhfpD3>uJ7s(XXoP
zu08HsyK7a%(N9wM)~fEDuX9BrATrcTF|e}gn}7Lg#eda7MYEEUl1rZ7<=<FqAJJ^J
z&GhTp-Hu+YoB|J6v)7&GvE$h$cy|u-c3uHt7M8vL52kG3IV2jqcY9VyCWoP?`vC{u
zoAS|&4qWCJTdsUGeLAV(bmE0G!CC<o)2BRp7cf`fc?AP=!-or!_g)=Z6w%;p9g`BG
z-&Sz$j;kJ{j|{Jbl9rN){QU`YI5rh18|TcndHy-T-PO^{>&&U(xwA?+-X7k<yXA6f
z@v<G~&2#PxyYnwF`xLsc(A!rlJkDJ)<?XAjU+xsI*IX5$8LsX>_t(68)#Y5)2j+))
zMXgFId&{uuX@lS7t2&`uCtW%}$Hi87Z`!h#bIs%3pD$mXbo7#x<*O<cHJS4o@xtqN
zvxW*Y-1?TAoEM&7J>gYtJD*}}&#brp314y!@3qx#nIEIVT`zF`dyUb~E5F76S-$VA
z2zlbgvqsLRtS4TqVSZYIj?ej~1<%a+Wv=)er`N5Xr26Q?N&m;`$vKWDybd)Eyas!g
zMLO<1;G1)O(@e33=xHoom+l!Ws2<FG`f$UWHG4y%IRbrdUOHtxWv$j!?H4IUN)7+d
zN+c`_Jz_J%@f_pb#4|0NUB^meHrF+;=DX$8^LR_<lO3<OR(&<Pu3LJU#isgAOY{V_
z;&$C!xA+7l`3m;+|DU?{?tSOxR4>A#bz#X-UV+3d0X)@KKbOuv7Ps>5?(Nx+mpOYK
zuHE;!P0&jvtm6CSpZ}RU_5WP`oU+2+)95uz)iH^AZIkUBu1ksY$X@8(u%AmaIADGF
z`tZ+fr6%bYxwf+HNdJ57?5jSmS(ep&O0r%vcyFlfIGlXE=j!hFzJYcHTD`MPE*@KZ
zd+YlfE17bnU3O>Wcv@)1i+WGJ-q!otU=oY-gP67nnP0>d?VHxVur8S)c5dEE$@zP^
zuN$3Mz3=jg@@21dv`+LaNv&q8h;sAszQwq$`S=mh;@*!R*Q(F8-WHVVpmEOOi%iV*
zO782A90b11bZU&$aWI*1{Qi9duanFDl9)SYyfoG?kv!dey6QA@y-k0dxY}#|`L_L!
z@21G!FIN1YQ2qFsf>dG!W1X5*(1SYy4N^gZKP$V#4>&4Db$8#~pU%JN%GXt~o7sc~
z-KXZ-*=D6bo#a|_c6r@l_QkjPcUin$|9{=myoxGWVUdXp2N}J&54{R?-nG+m@}4P^
zcfH#+`@oN`%lmA9e|g%p^jF%k=~13qKd)@OD_|C~^#7kd`(n05*s{lPhWSnLJ32q)
z{zK<0yMv9@(!K?GJeY9rZvyA4_xYmI7v65wKJs!i>+6plHnS?<YzR6SZE%DsxRX)k
zNOzHW>8>wp{SCepX2mInDT=iH?6E6b^1xx|B-I$3P23Z=JX_+)AGSIy_y1Y*`+u%C
zGPBp6wUvtwVGT)n(HeB<ThC{=4gWW2&y_jkdN{>gpTS@3<FQT2TiD8S*ZpV-)(YRX
zCOYw0P3+?}My`uXIqu%sP#Dah>Xq^FlIyClb(6Nexv?&L-99OY1uMI>gIG=+c41v;
zbgX3UBL8sJ%%kPfp_6%@@&9<nv`D3;aaUnV?prGs!;1LTw=N0i=Y}l3^>qvLk0X)u
z{g36PFtWT-|6jzO*{oE;`1eg!!llx`t2Nf8=`YcAwtwS&aZ+Xc!IOd#|4U-+t2*|@
z{%iJVUs=D|sOsrv(^dUP=JnVwG+(}FnR9#J%eb!fdwxA)-f{AGNy2qO^ZUt~y)kYo
zY^K$Blh4m_*H?aIUwosuzU0cv+b<r*Z0i5P`e#P=3EgE`7gm3L9d>Xg{|k{L`iu(8
zRWF=*-)}$pMbf0)w5$tV%jc+u&M6R!h~5{yD59rN#(LSeSgRKg9wx6d%nMlD7Wemq
zbcb$$#jjP>&i!qC`<bR+VBc`z@U7~C{imjCEMCWaEcjW6q@GaRd%rr)mt79L6CddY
z%PlfpxalC5`T6|GlGpuqI9|V7&~H@e+dP3webbCO1^dau2VSrrUy;)}X;s+LO%3aV
zxGLuavlK6P_^%-)-m5idnF-r#jkht|a!fl-_j`#OX1FXiwwH*Mf0cc$>%H7h!Hxe~
z`M*7pm)+amTjcR^Mpp6PQg5-waQ8;hmu=bZLAuX2Tsj#bRc<A*)+WY>UHk&u>5?3~
z;<YE%*6e7WmbJB5@x`SagXZP})6bsD{MnJdpTDbQp1ZX5P8Mg%J@$`0sha(KZp@jJ
zPFm~4_q8cMIubH_-_yC%%vMAlRtP<@<C2?q;B4*8zAnbo6aN;zoh%uqU3%p3-75|}
zZ8qJG8=Dw)Z*RHqOjf<*!vV9W%$*r$Qfoh6=)b*Aeo=wM*=Hhu3?|;}>2mLXS+P=R
z)|V&U&o6dg-*J3J;9@(*_BYSg#qK_Le@9_*@oMwB`?cR~_okknR<+!J{<;Zs=Exki
zoj?Duy7hZU<{7_EpVlx~b4{}Ozj2}2hd<@=`-6UeJNo*3@UxXgCljvfNiTZO&tCFG
z$0B7Si~mo>9}jOfSiE1pAXGJ6$$_`!^^DU8s}(+T8P;kEv3VG2MxRcZ^*zN?&z_}a
zuA;Qu@%uczQ?)l)-V|7Lxn^Fr@WX3H%qxop>Lmm_4>uS&*vxzXS?6B*t>epteT8(^
zX5UB_d@}h>WnIu7xzl?L8!BV8#iB#{|G(s)RdRnXi|<aCoB6?J$@};H&Ek|{4!&^g
zPmR99zqq?UmaCs%ES~>+d0+h31$(Q@t+wC&-4R#urS2%>k@-`mtU5lgLc-@^jqT?r
z^06P%W?Srh|IdD9^=q|Pcb1Dg*aZsciR2vbtore-bJhK2YuD}hwW~>EYQX)eX)E4$
znNE5*jmPMa<YOb@XNS^m9w<Jy<j{dfJP*$Dalg@N&e$9_Epy9jHlta`56p~hO7jr;
zKHH<<tgq*UazjqjmUjYd%|B&=n18%J_SM76W<k)>u9d}KxjZ6PEK{7i`1e-!KEnmp
za(_RsUv&L^?+I7?6W6Zw?0eaFd0GkAGT|+=WXvu#yno}xI<L|3%&v=iM;68_L>-QN
zrgh_gn!3WW!kM9}#!l^vt#T$QPrY!RYnQ>oB{J(;74EUM=3RIi#(%1HYwOaxo`n|t
zvJ8g0%Z|vpD8;y_a%5Sgrfs?N$<4-`hdDR%aZSf7RS)CLjjyNOHy3!(^eEaxmN|J_
z)|(4;tAh6~IycX+F#Sf-=}?EL2S3j6OkEwUJ~48`BYXEV@x^Z!apv>KZY>hMS2}NA
zW%4Y!egD&HKYnbtYWX<ZAaBXMio&kAs$Yt}zn>`U#%%QrzF!miIDen_{@s7sPTBlf
zz#6j1aOIBwjmIDSn7Hm>&8wT&zrH<_x$EOI&Rx%^Rf~oyxgC#i4&GKWM{WNnlc!2f
zn&u_D)$V+&-uv&&;;Qmj)wi}iU0_%7-ZZxQvTfC?iN8&X&++IU@QvB{BD?gxvD5c^
zmCDVt*Gs5u;?1u5_4VaizSvu<LpnDt*e`m~cm2L4w^vQSbdG0!9J}L(Td(u4FS)($
zYEz~6mhT4=AKdh`Oz8K?kK{-*JI3~Ack1VQ(Y1A%0u^tL%7<pRu6DisZP&9^6IX?<
z-u8<xYh8vI+t#e>ex=eTDoSgYM63Ije9ejMiI5QH$-P~EX-8rBV!h_88v>IJP92(2
zpS#GhnO#%Ms>`NIrp?^>q^0Jn$i>^{RlTabx-K+$;?c<SO}ADBFJEW<GG=>SEbp7p
z*~OAt!P|6RRQl)!86`*j7nE?g{9NVPjL22dyQf)|zgr;w|A)k@!`|O6`72CceKC36
zwJrSj!td=0omEgRzC<NLbaj|>Y~ZAfBOX(;FG#FByxsj$j@6~6<qAwTURn=S{%9G+
zia6?5iTHZQT@kKlHg}xTz3g=Ug59mL8ldS4F3kY=490#}u0OYo=Gwb6N86q4n|y5B
z!<k1T<rH>k-TEtSmb1X@%m0hXPftyKtLXOR{^JRAm0KT9ocnwChjK+$WK*E?AY7Us
z<QFjnzwu2wKkx4QJFnGzXMH*K>FMd)Ge74&U&FO9HoZ9G>`deIZ}#Q!58vOnV4Y=_
zyKAFsx7h0lwr%Hk{W>Zh&$IFV^MdVC=6QQg+VM*oJvqHDcDLT9{cksHm9ee*@?*Z}
z)T3RZ-di^8NIN@g_v-NV`=)moEP8P6P(3%uQ~xbk1rB_^cH-Z0=|agpA1<Ar6VEpH
zSGoB^`&MW3x<5ZO+4<$x<XmI(-hA`dRnTscXMH#Br`4+Y%=j=()O*```|30E>%X3l
z)87-}(OB=&*qvChIxFe^e7o9T2B-f;i@q;De|vMff9URW{&$O?|GT?if7#jp@62NO
z&hK9$^-qRvUFn-S{5kdED}$ak{Ix5W$U67p;^O7Ep0~?Yz4#cmHfrt0$O*gO?Rx#Q
z`1_6gb3cE)`&X=b?|<9O)rp7Oe9hx;n%p(L9`pI2|NQ^o&;Q8(8@oPkul%FP3@J&;
zndkob9&g}XqieSMaM@QGg@B?PZpork^<Nq2h+TeHR{Z?j-02d3wL(@D>?nGAie3K|
zW2?Dn(1ZC)5Bzt_{kebR+5c~T{JHa8Z)My6o#L@?w%-4AAm-FQ%joT8J0fO@-TVGu
zv*4!Tpa1z$5995<8}GzyFy-ox_il7*`@dCWcg(x<XG$8+>rH?5CqL6&@$mnA$(8fB
zeSTk{TVJ*E!)N<t2UPEdr{0d|eLnAv*TsY3{oY=_R?AMFzsp|Z(DCly<Jnu3IDX7j
z@U47od4YGcNnh;LMw#0gZ?8tLx8+>put)9wuO-`B7VWvA_WRCb;ZT;E1+Vk!@7(=5
z<9Oe3{(Dto1`{SnZOK_?H{bD7yYGYb`)llfw|_4AytkhzlX;)!?bzjizA9c2>wdM-
z-hPd3wb9+)yZ-i-+gF9JUhp#hEX(Png}ZP5d3gL?=<I1{r%o$zYIgT6I_PP&C3msm
z;@gehfpOvS$rXz)ZT7#nut>Cv`Oc%u(%0`V-P-o_u-ez{_iKb$z69<1-FUpT;=f^8
z^0U{UzsIxp8u~c9`2?uE*xkmkGehxxv_*Wbe0@uA_e2IJmY26J;~6(r27SN(&;6}!
z-K5^OKCyH2mv8nw{`G5m{)@fmukWs2w!EG%Y~EzXy0~S>VyruLcPjoWIwM;2t0eei
zQ0mo{wdQ6gewIl6xs=MCwwq(mU$&l-?*Z+M-;M1RkGk%8dFq(gg1<2jZblm0vou*c
zJF~@}otChH{ZQ?%4{OC4Lpodd_AX4f+{dqZbMBkO-G&xvrx-F1Z0!B^#nz&K?a>_j
zt-X`Vv}|@s?4Dt~rR3w%yPdCu{tNy4{C-w#anoPBz2E+5SC#)V>6J6|@#DK7Xt)2}
zzJF{J<TjVu{M*6ur8pzTvRA^4Az{j*Tl;=jA7y2nem?Axl;~+qYk}pg@p|EVi{e68
zUw7Y}R=3c1cKPPytBdE(KBu6tU~=QP>Mt(y_RX;KHeG%F>Y}C5Av(8~AN4L{*f(SC
zsnDp5r?(=xk|)2Kxuiz+Nlirw>(a&!G1=gl-{0lJKC7+WT6ES={NH}Ry~kc%l%BG+
z<J5zi^?_^#o@Z}u4|l6$d8@TlJg(MJ@Xen0?E5^P1_j>Q`CsQn)<>=swH4<-Bt8gy
znst5Q<X>E8R%K1~UQzOMS67kW%jSN&z{@SdyH=&grn+yvcxz|y*4*2CqDx~OnwRx%
zNvz+~<=z%hrVu*6&Mfw4<VKGCZCX=w*^RApPR1?H`89bCS6yiDqyyq}gZ|w68}<2}
z$<@po4Qs!;hO7*lV>j0>S~hBXNX86ijTzyx)+U#~X}f2BE}CGq|Bu7+b4ym{{0!={
z_x#EHZO8RBvFvBoT$Qq1pxa^NI+dr-bGhE)Ev3)vzP`HUJb%xBzNXv_at!<%?%$p8
z-}gfCM_#5kHrryiE83{*{_NSqcDr(>{PdW^(e=f9?#<YE-T#(&@3Xus0xnP9Z-3>H
z#^S;}gMmv_U#`{7_u@$&11`sZXV~-Bhpbf6yO%rDC7@PmQB1-8Ut6^_*b^SueoXgy
zxVwSfR7<L;xb4y8q62A+N)zO!^zycMDwn>g(Be3^WZS~(n>z|xUE7-zrW{LP5IeJ5
zdn(8E;`8>4XXovA=Ul)&bIb9z)Yp^!(;8mcL>;eOc31q#$!p>B>lfaBzbBNvPt8b?
z;eyi&_KbJeziQoJ*qOcmx*Oa5eg98!`)9mbK0o8<tG5Pfx4#Ik5uac0<o-?m!shk+
z-agW5TP(SM?%$m?-r*~*bL($>Y9qf#yni0+pG}4v9x=D~He5W&ko@}RiF<QRUS8X6
z^5N7(hV7EKR`Tae*Vy~(kM}HtGN$Nz%m)%HOk})`{>;_f^}a89tNacT=d&CBr`7!2
zmnUDp_M7S^Rap*K0r!%}KMH?6`|Q8PUi0=+@f|s<f_HYT3R|(VQrmn-!z?!6(&wQE
z(%#-*9+|x@>2K3Pi`7dnt1~86OY3ajoGuz8-Qd@tec-vnWoGN#4Ki%(jCoxBN1Ph{
z=S*IxZ$EFI>8oAY`lq+LOrP@b<>qP!kyq_86EE!u<Xw8;#%?~DCPr^9O;f=G=?1q9
zml_7DhHeZKmA$#wJw0f0=-Q}K)wy1wkME?sWeV4MSRz!gLv`w;NsKj~yOI_!o;r`y
zxvBXXtC_ZuR)p)Kq!@<zix#M>s;Dg9DDzI6%PGVtk1gUGTLOzzLP3YSr{sf)je1E|
zC)lp@H^ffJ)IPKI;lmH7OBvTNw^==6Pdy@F6H}f0LOEvp;p6hU5?@SfuD0EKaL9-G
z_66x@jpyH3Ur#juKIh;ziC~F+b=n&Qu6@3#YjL2M=VHt47`9ET_`Ze4o!Z%yFCDix
zQM00;l;`IKgP&^`DlFT{^IvlQ+c}|y1qtsO?jBa&(^izkTXw$q(2OeyfflK`W_GM<
z9CPF)M33=p`@Qq}y{LUE6DBY3*E}WuOw9g->+Jt|0sb>)u4ZF<YIoVdnbF~?<(y05
z_iNXGcoTBB;{D%WWxv$30v9iOlw}h1KJoC{_UTs(19@MWmWV7kRdU01t(L=_Pm+zi
z7Y?y?9A-OzAtPpC`vHf<hpU<LUh!>v*xN9Zv-xR*G#3+pn4p{CvP}=SHMX8SW1qvS
z^iZn7c1@Ur$`v2h)#@jr4HREKIUw@VeQNxcJ=||zG1qDy*gI8u(^mbp9ZHO!4%`Tu
z!EWq*M?gq!*^ECWs>_~hNlF;;G@e@~ab&|r9^Pm5)AcLz^*CNGQ@y*$#-J}#Cs{sw
zKIcrvW0w-LD;W>pHnpq%vF>!rvX?)mO}Bd*oysq9*kqn4>!+K$bZ2a1y?$1^T=MqP
znYF@=%FhZ4J2QMV7`D1Sta&k)wWn5NLpGb$QzylXEOPIY)MEK_@3Vz>ddF<Pwx}?3
ze`cw0#_BUq*gd+IUv}Te@>bIB`-b-lGh>(wPU%JRzmdt^5;yyN-hytP<=l@ab2Ba7
zyHNL9hP1*n;r6ekiPcPOtY>#Ka6ifx2|f7MFlT>&!X2g6*RL(mUZ<15x9|6Pnde!z
zZ<OagyQg*J*8R{`A(jWE7O(oYUDmAFKH)&a&EVyJvatov<o{=f{hZEkmEX+Gx2IL(
z$`Qk9rWHGEIQqUd1+X#yGGDdRAb0)WeZAM-^j)3!_~U|&#vcxpv?bg+`_$lo7JKe%
z!}<KH*pkb019*O~c=nQo)nUdN=2^!NhOjZOo<DD1+iC^@D}!RegQl8~pOy=1eg055
zcTdhf`Gvb~CcKplF8Xn?tL?v(!V0Ezx6})H2Ujefs}RuE^lS3r-JcT0m>+KqlYTrq
zY|BSB)hnWL`U=|__oeUWU4GSM!9z#Mu9+J<xFe1i^GxCX_e|ufmw?^nDmAgT`?K=j
z9{9WA@UI+J3m@lOyL*Cpi%v|q`zeqquT*4)TKg^jV{v8v2G@NUdbMlYCNbN_s6C02
z=+!$=VP>QAVOhnDWI;9E>R&J2zqH%iaE6Jl<I8=2Y3p3Ip8b*G@upJC+znoAXD^Yn
za%Rx}Dt#w><Iz(un$7LqI#XBI_8+`eS1?`Z`+Jjb>IqXXH9V2Nvr~g%inD}tjBd6y
zLsH!xuVVB3`Ih1B41#fYR<gc5AFO%G=+A2Q)B2lo3-3HRIaz&Pa#{7WMrL-YGjpxC
z=RZ9)_50OzvA+dQo6fqrA~5;?(LL)Moa-L?=|?;{Cd&G3!v2Rm@{w%`9pWsPt6pvt
zJQi@{-mm2Fyw=FhKg<T1RtyP}D<3Et{RmrfIAFFcN1D{(4{2*3d7DXHG13m3a`@DO
zRKph?!agSxX4iAvTeSL7K%nKZ4xWP5X}wo@Z!FcDYrU)fcu@2T=iOpi_jVZiOjoaV
zUS5`aWgd^uYPZr0i*{C(Br)&(b?o()^AG;7F+a9r4|AGHq8nStF0WD}rysjGeCpif
zc660yEMC0JH!9=e9?4rR4SOA{<tu;4t&P|ga5id7+2ct~U8WqYe>1LcwVs;sY0AXO
zY*$3CF<+kUeV@nU>?W^N?eImm5oV8P8Ej?}xxmD1WPSOaW5j~(oQrPm@0^^+_}bP@
zH+n1Ej-7kFMEe&{aanRGv$$cAZkurq`<cYM7k+q}zgq3T@5+p@Qqx`a^{*=Gmv}um
zc)#?tO6b~%uJ=zeuM|vT$w&^?s9W-N^~?LOu1=q~d``4c34cT1+p9As9*#}@_VW4r
z*In~+uk5M|4fvBJ81R^RRxj(uF7Agayo<VBvOdi?7<FkW?~>MSDJzPM?=E%DyZ!HG
z{f#4+uFRPIbo*u4Spa{R-+wMES^MkDPciNd?fZ-Mr`>#ODZcWd?pKyg8jW3^>oc_`
zXI-{<wp~hNd8UE#(H3{l{U7J^FM4`#2Ag)q)^A3<q5MfLi-L4+nY+BcaKXSb#N+hB
zkbr_f6DFU;XE(aEcb#wEQF(>0XGzd3L#y~lu^CnY|Hbs<-`(R@Sss;`mCRZ9oLMb)
zOU9gE-xtl`I$!dmkN-dgbBo!h`F<Q3x7S6k`(|Q(@YS;&f6i^KnV0;|$uDZszdx6}
zt2pXQ4y`p`t)i+ouQE+NvOl0#rgCfFXCLN&`QB<ryM$7#_pqPsS)`K?^y@{dWK&Pv
z5`OJ)UH;3@8#3oFSpBO!`1hr!UtaDxs?l3>b@lCl>TmB-1r|tb`Ly_Crr3O$O<os7
zyv=_0YIbQyyQ~h=U;N%cv+0p*_Uy;Z8aBMk`6YT7E=9@ANL+1naZkjKZCX*)+uvR}
z#y*dwURU<RC62F|cLUbT{S}*#tML5iwnPD|E174SpDkP{7$JYGRbIiNG(~>KS&ccX
z-34ueEp%C?f5_6(N=u%}+>>h6B<ppN_4*{kV|Fv{-^!~=d~ki<2PVfQGpAn-OvtZa
z==rxjCh@AJ!E2V@j8x-gX@0)UGu1Y&dz!4&d~uE1U%AWI1YWmobl&>3U3OLI;x4bC
zzv&+*UCrPu+84pbzAW$Zrm5F*ZZ3KAh3B37uLAQ`ves+wHiWRp+@D^YF(Jkz%P#6t
zSLm}(eA@gLEAr(}^{zR(K4(diYWGWtj?D}28Hj58hAQvNe(L${&5y>crJ{Eh&i#6}
z#<u9X$JTeO8s)88Vv{7M?<nlJEp4(sQn&c(nZx<lmhGK(_P-Rb*uzJ)X#zICHD0Bq
z`ZX1X7iBbyIvMk1hj0CKTEvlI<;x38r?1;vwBX!4%Z2tfA8pPr4wF1sCA{Uk+KjC^
zH@QLrY*!qYt9JX%|MqHhzMtNOIc_#Ar`V3h2+FbVRoa*&TOi-WdBE8r)Bi%b_w?6-
zI*0ylxi91EoGO2#zG2_(4byfuG|#%Rd99hsbFHU2ZPIJbJ&`Tbd40oY{<<4E@AjO&
zQ4?Cf>#dmW_h%yao?kp%es|?=`TAR-DQbV_sJx!ER-?ss@^@Ev(NMvdGh(6MyGo36
z^Ln=)xN~O}*Hx|8KPDdD(O4%WR2s6k>TTh-d)<~cd#m>5TOV7u``xbcxZ1B*qo?ac
zUaEX^W25{u&ERK8_EdhZ+BoUk(M_qR=XG>-c_m+cll%4c_5c6wRll#jR<<aRNvGz_
z3`6<2E7f|>mc=={Sskn_k-KJ?o8W3K$+)H2(85mh*3nn7Ms_uaWETJI<yVU_j)~r$
zA6WWIPGzE3Pp{@8`EPF;-Rw+Pg~mpIe^b<Ka@sb!U>c`W%Hk(JZ}r1(={lt3e@V3b
zbn!xg;rj<W>yqc!l;+-!;tpH4WP;8+k)B(7owXl09p2hh)UkH<rZY0Djg!CC@V>cz
z`RmmEGj=+ZKH6kj{aNzU=ay|dA{HtfjJ~Q~tgN%3n0><c8P!4jG4HJN_lVud^15{6
zz$LzQAEc!e)~NaD?=kIt|1i7wZbRqUtH#?GIbUBFwJ%|xsiUaiI$`zxh?5+?jvQgi
zD%=k9?du*%6!tE@9`|>1-v7Jr3vX9g^>42@VC0w>aY*M@(z>a~bu@2mU8nM4JLloz
zKl@}mIgWeHQr+?R-R})~4{w!!XjnA!G{@cD(J!yg%KUq)_tmAvb8Xnmv#&PRMr|!L
zuT^Ml(4N(qWOOI$^Wo%~yB7rYS?7td?}**H&#1oWv1x7Wor3)jA4c6dmMVVyS_{+k
zGh0GAgu~88ZN0j3Ns8><U7@10OoQL=V}5z@X=%(9@5jznpLw?4F%gJ5%6l)tCRyP1
zMA6g6O3!9xGOOP%+WJA|nfT@Q_^4@)`ff+3T$MIAGIZul;F#m4XEpuQo_!ol7bX~R
zxj)nrm=V}Mk#n+&DB}_f=4D?F2JD=<^2eQnr+iMAd23hX2(je7y1aUQkg$K|)wbTK
z-Ko2?Le{QYyu9z^_RuK~)+?(P{EyDF=HGw2>Bg_CNui4z{r7%i`&qcA?Rb;Zn*xr!
zhVBnJcMr%eY`kJ{cFBeZ<yps!n=I0IX3uu_P;Z@eZtK<8`@+|;PQGyLRnIK_Sca!>
zGhQxY-H~V^yXW(Vjm~110<w;;FSnb!a;lhUaPh4N(P!`8+L5~1>xjr@NwtS-`sQCW
z?0Dn8|Df}ivv1ZbnulFskt;v%?~@|&=Gi}&g7sJ3PdR^<n)jRg!KbLHGn1|)pE~6g
zB(=12*Ovu8F<(#Fr1y#G{%SL_-zpFlE-vsRx=MJK@ruMFEYsMNB{VKgY7JF5+uEef
zzpY?t)>P96r?LgD9&xWyo-x(*`^li~jyq;W_5{{dZQ3(Y<m{=_A&axN&bb?1R#Ej;
zGN8#luI#w0q0OHI4Z;f+J^b6TUDUE<;(AGI_V5F#G9BVBxf+*GFm7pQUGS!AL7sV?
z{nG}e58v-x$~0({KReY?waI9ycR+!8<H7H*a-_abFg8Cc*wpE#I9u4yOLel;hQN!4
zA=U@BHVWRAQjLk<Rnf`DBllw7=1nC}y+p5<&o;|S==Tc=UUur>$H!W}SDX3m|9d67
z@u+ny-4b|LZO1v$7;O=mo^F>kWoexx_O~gEvMpzCI1%vEqkf)EO~B-zmG3X>$EcaO
zX>uI9c!XzH=s6vyf@!V=QR`j3bK|!2z4dTu6y5a7YUeW93%9OK&w0nY*rY8{HM$_b
zG-Itmf!XFA>;3EeH@bEo?nqNS8y6(NXkW`5aeSxP*-PfD-2ykKiDt}Qo>X{r29Ncc
z55i%$I?HD)h_sV+<X9GaGQxYcfN!an?%%wfvyYp%#xC<Qm1{0N@a5Ue35U1neJ<8x
zaWsoc5#-<Dbw<Z*=H|toFRiwHtmc)nI@L4%_O7N%_AiptPTY|bDqH8B{Qi5x!TqIY
zz1B_G`tz~#x7VAjGv4XTUtM**@`g>>u@fQ!YEz_ir}?+vn8swH`^t!CU1Q|})sF|`
zcdp+mwAuTWN#-%BtE(6Pm3>v%sxfhsV&xgJv>+i<V`a~^(WMHdl_3u^R;P=v4-Dpt
z&|7opLDVWfHZCXbXOotmd~Urk&Cc+C*w+&>uVr_*wD-?fc>Q>J%8ASv@%3fzY(3Vl
zn`|&|y3(xQ0oPbo{W0tP@^H=7DNHw)8;59f9lOL5IH5O0h*A8Y>D<i+*90unF)dk{
z)D<v2;nw{wz2b>+ADNXeME*-!vXSqOOP5~1(Y@by_LOtvwfkP-d2u~{ci~+F`6-fX
z7HQlIp6j{IU{#FF1M8(TT23#hnm7BY(SPxW1usvVe%91EvH$J7+gr<?N_n4L%p%jp
zm#Q(*;*rY1_vu^qbLCcXt0w&Xo$yTAX{N@h_R6y&t-+mF7agDQA%j=8bgJ3mABsMO
z*K;n+`xL4kvvBi~*_tZCdjwty7%a)i(^0>6{a5O`zQ51j{AbxLwmH(F>(u77U5Ap3
z)!A<5t12`L%o29zw?8yp@Al!T$Ktc*P8X6ho0w-@XEr&5N3JDutJPtRoI6qHZt_Pp
z_*)hK+H&#a+JfAfb4sOGY-%yPv#VBonXv3L#Y^t5BlT(yAA7&zTl&(5Jyi{vU)gtU
zZ7blrH7_W3hf7{t>%q^n86x!L7H&RqP)e?0CNoFO-KbL2B9D5V&a2^vxfWV}E=*oC
zH;nh1@7;&b>;Ey8URop}VX`8!RUoESq0T(}e&p+L9Y^kINo&0(y>^>v>zx|OEWbwk
zmEX0aZ|CjQ=dsl0jp5DoxxCN0I-}vW>**L?KI2=v*FH(H+Iae;ar)NG%lzx41&<f8
zUtSc(x!Uh;)T*GpZCz6}p4wf0)fn~eE{nd%bS3`Rl7cTo-|h+(^%c|Zd*t`*@^|H3
z`KbrD7^-|};ECXmkxRCdvfPm#ez)MS#3T;OU!R)4o0LTeZ(R}T^LyWYkN6D^DIsf&
z!va<3a9Zgz{@82Ye<<~#;}?GYOIu}@ndGqDXyVSE+-YTVc0a4~gS1N-{l2Fnclu7=
ze){hYjp@h4*d-rpIm|Vm|MbMi*ppH>SlX68@mX(Oa?51l=|67zVK!=WY!5R$_#U)S
ztM%$cv(P-#_A`H61>Tw~rpvXs#dK>=>aL$LHCxJNe$^S4$vjOPBP`Ykbe^7g{K1n+
zeB4ci%u9Y6B}8e<yl}K$mbNtG>8{D^3|f^+!&r~KYM<3`D`gsQ$JB#2>l4;%g|1zD
z_BLNpf9N%X#wN?kZ=H|Z1tO-YEfAf3@W8~0f>9o3Di1>zoeI%d`*2#6%kTF$whQ~p
zFY*%ATA`SFKFD+RvH3Qymp#4EZ(x;LQ<3g@%5{n1`-Fo%tlPF-(CXhebDEy(tc$m5
z|6Gyut*+m6?0$vxePxFhy<?{DuGpWEaSnYTQ1f5J>*&oRv1W7L-U^!LHDjx(<2F@+
zIGq@V@=M8eZ09rYuT{^UU{r8j>B_$B>a1_At3qD7S<Tw)`tdm5<?^n3pK4ZbO);JC
zGa>o0*M*>##=_DW0h=PuZkcJgYv)WgR=G=;!~$k}r-|LYv(-j~QTCaPiCcu;cV@1?
zpC-C5czP|oNr6$~?Bn!Xv-+Zz`!cd9v^~A;Yq-N+!0^B?aqZhLH)fW0h#XWXU3f>}
zq4+IbiT_q!(c5w_UfQ}^!b7{{kP91+c(cL`{cKf_vr9KN=x{vSkl4B4RAh&=x<PGk
zeLm~XLmOn={bj=cOsu%0#N?Qfw@Lh1@ta+l4wru%O?aU6kkM3KG|QB6v!H=@{;Z=P
z7d-v_MfTWknYXrk{I7nTu70;nda~}-i}M(HUtEs;n!jrzmy4s0i+5w@<r(1~7iG&g
zl~~vdKjghE>~FWcU9MJQ-v<pbH`|#Lj+LL(m>9UywfC@@u2j;jOQk2$^dAZaOT}gE
z$ap6czN2@d?%s5hrH`W;`R6+xm_O&0`-^izd^e1EFF!jX7v|ODcWaI-PwUIiMZOFx
z#HKX6Caw9SbKBxr)`?9|lebiTu9_Pl$-3yY#={$iFJxSPO%pNlI?84*ugKHOaV`1$
z{zleLCr1P8#%<etCiE_|EdKL&SLC#!v&M`Mx;S0soZhg#=2#`VNoU8Qqo;ou{QGls
z@%IO-XUx}_QG3R9>x~lYJukBu+H<<6d#WvNnyu~5bmsi*KN<eIH=h-U-(R@w3isNd
zU$=8d9ODvx&>!t~@c0$mki*wil$}4!=)W-IwvbosSB4hzrrRtNMa}u#KL0S-f0HLm
zZkF7x-7Vig?0NA)L)N<J%HO=VR;Dw~Sn?!4Suit!>rcJDQ{rUJ+2wDO3qvxG&QEg_
ze8}<qujEUX8jf6x#xk~@Mf|6;(*0+z`mxx3OX_dAzfYU_OU*+k&zjeF{bH1<$<w#`
zTYf(f3=6JX@OZcR=Qm2fCM-QE?eSkVSaa&8gJ*g+-4b>yy1X?d_{^)BtT|n!w>fGH
z_!7(Qy;aXd8uc@tW>=o=og8-H#=RI}@BUc{2l6sR*GNlUoznjEZRCYh5tmw&?|9FX
zsk)gmkFzm!^Rs$B8HpK}lJqWLh`SRI{Xb=DLhjaOhMT4y;M(SOXW7x8_oo#~Y@U7l
zX<EyU&Obcy?oTg>Z{~U)v~!!u;r66WM_QfJG-u5Jnl1Km%IWU~ncuw6ZWeleQ{ecP
zJ*>TEyR)ucpS#R4HQhKO?(!djD_vVtH@`UfN~YRI(8v0?A*0axNN(|kk-56Px|Oc8
zKR$Dj$cfl5ccmw$^%{Tjgv}dRI9hn+tme8eTI-?t=&>~O6C;UrFU`7>n4PRQc{FTK
z;Vhbbtn`M+Cb7g*N39-IKfBrSdrEiInWu9Fed_lYrb{2)w#RvUoPD5r#rCx`coKvb
zMfBZSo$hbsIkD<>@AR#&f4`3vU*R-Uh-b_6s98&=R8M&z!8&W|(I|P7&v9yJJ_#PX
zQW3*qR`O&a;~6HA#mj2B-nDS%aTI#=E#>`r{%Y5Sz7!3;R>O_%fv(-F+?Sh0ZOvOf
z$z$;@L&Fx+wOKoBXMZ>N*swT;ar>D7yPotj?T<qaY_QSdH$OJxcE%LfU0d_M8fnQ!
z`}Cf6)9!f_m65X~Oupy(yu%-@iq#JCdc2kGSftJH(B{0(w)sC4Z_K!RY`WRB^#MJm
zzXW%^eYZPgVTojAhqRFYvDGCvxz0>hnZS{BR=9Sn*ULS#ZY|6_qyEHFFwiw*Rm{=T
zlRoNqJ-lmrfoEOiv9cMf)3jgdWPE&R-Zpca!M`F?(RJ)C9|c~hZFXE7x%t;AueEDp
ztG}-<+#9uoul&*KNn9yT%F|K~eKLK0(aT1Fsr=oQu-B4*<laVSpIo&yD`>ag*B9G%
zI8M7S7P_$2d#cXjV_#oqpZw%1aO2ZWr4`w4mfdOE>Na;*`Spp)$G2phOxl`p&qMlp
zemOV4)bS%zRxLWp{p^)a=I(%7Z>H%u2Txmhx8df4E*-^+xT)IV%cjj;y!qquEt%iz
zVm-Zzzul=^B{1JZo^OTgTCc3@+nT<qq`dfjHhb#KsjGG*iQde(7#1m6cV`RluQ!Lw
zJ&$kN)4lC!%90&t5+ZwE^xmFwY0b*CGrwm2{-!anyyWe*z-+U3g~n>jzBY4u9PgRG
z;`#i#2*r5;+m${X4~{Eb>vFS5b)$@9$a<CTmTlWDS&9vr`Ivf_o;>Z7e(L_>=yeNs
z{5ZDON=oK!)V`Kj^$;O#t97x(wx+e~vZd~F>gsIW>E`)Tb4PVZulhAEr&mRiw-fHn
zd(1gg<fiWx$7%L!{*~?fZ8y6@<@bwa%P(eqX#8^Uy0*!lTHjTdH#hW`^~jbleO70E
z_~qSlfpGoxj~7W@DgQ7v<=>eUqox^QFIr9~{+rF(k)eNPNuc0ShCrPeg){E;1tq0a
zySg7+5p}fdje%F%(GC7Hb<}?69n~`FZWhzh)35t^^0NBfM=$EODBAQsJGkQW90r!H
zI=#ow=sh!HJ{`C;$n-$Zw$F7&Ivk;5nTMD8O0CRV>h<eOx4y?u(Qqd(rKq`$jVpBp
zwu;PQz4yCcMt$w{mNfpfMv>P~9-hdN*cUv1->lD1OTzM#rfm#!_m>F`EOQP`IaVIA
zJi<hBwVn9HbImLF&-%ACFH!N@u3qUYy9Hmr;q;0B_oDi1no!QYLzYK$6Egxbzn$@q
zurIz5^l`-lliJeP&AV17v8L|(H0jqD`FG1cHEpa|cXUgPzDdsYZ9Au}jqu&wY?4_b
zn;Tmlkj*EyqbyVN<&2Q&A6}UxbeOG+=~D7^bf}OwJbBN#+T_ow>@5}VnC_OH6*wEm
z$fmO{hDYr3B$jOj?{7b5zj7qT`ONE`Tm8Rf@#pnBGab<CzqN^rdylRb-vX7ms$c$D
zclR;pJ<2mXzh{Nr+u5(5OjJIi_9O4c0)^ji(^txc9Wq%c{;SpT`mflkRk7`Q;z#43
zyBs>OEP`#%<ol6(tG>><zbW;!DZ^zsrWa-Xy4ouuHa?mN+M%1|c(bLAS32+azu)g)
z-wtXKkE?k2uK4_qrT4|JF8J5HzVOqh%?U<53PR`PC0uH(W>-4Y|D4Fc9kce%s_CU_
z+X}KzCEIREh_(Co$#YBQ1fx#IPdoG_=Ii&1wk%9!S)%ijH*J$9f8wdr=L1i>o!#=Y
z{q30po5b2ml}lHJCU3kRcXef8taaJjLz_P9-MhZr-Tds_?H-vvPa?z?mYjSfa(T^4
z-|XwgjG=DsezKuTlhvfna>J*eTgz2+mFLNiM$wfA=dI0uu3KK4wtBLh<E#yyyZv6>
zUAJ)C`q@i21!k<>&~=Kp`|>W`_K@u+GX*X!w)|uJ*u^IJx!K0aD_`gDbbl))dUakb
z`&NNtI)RJ#_{m!>oBaFR>v#9>E;7sb^hM;3eAC&@JCXuZW+~0Q$fJDkhuA?6-*Xq)
z=lke;JXicvHh=9}^Z%8H&YG`Sq93|4r^E8tqP6+^W*pnY+SR6Tr+q?%>;sKwDwj5f
zJoGX98EHE6e9!~0(5zPn9@<J>UcY-^?4BsajfHuA_A=t<-LhN`U#cqp_+6_0ZfMo>
zz2^hPB3h1Iu6ndH{bt$B72EIsWBB#U^xLiM(EX0FcPoFtFZo|<zB(&rPFeoVu2!8z
zkKOwpDnDAXaE{C|8<Q4K>)9PC`xNBsHvH_-2wGygyCm@Vy1#l|`|CPA^`Cz2&I&lc
zP{jREr@7ks<L8&nms!Ftsd8F<cK-asXEF?$6O0$~)jhf0UwVDjUPG%>F8&5rcYW^U
zxqIuF&pDUK30{4-*%aADCA`><Uu#Kuv~5QHYgg^m$;V29Cp>xcvH#BR<bU$j?-|uY
zr@qZy|8CtmL8%uGc}0Gc7C%u~#KgtcGedZBU!P^du{DdE`y`pw1eleYCKaEvEMexI
zTU;Jmy7zqj_k#U9-&@}o-FuGb+<N|y@T)6}zul~UJN5dlY~g*^)GjcYU0}1EBlaqU
zO?3_Hk(nP(u&nggk@=YDv$EdqMubW@?_06tr>4JdIQQH4YG2OYntjbsKa=T}-`;S4
zri6CB2T3+*frS%y$X?E2@65lv%=YN5>k`qwAD#a8XxUjY@9OBtZ{|NAbw})NmFsSa
z+EudEw&wp_G4`Z8HE(@gW;N$<dc0k9_!a-9Q*Uqch=*!9y>C2hux#mph8GGQ*E+ra
zu5?KfOfS|uF8=RKQ`VlC?RQF6->v(;S0Hxf?Wi3yet&;!-=or9Jn=?=*lWM^pYeK;
zOBs&4Iz(UbE-X7QaBat_@<o5<gdRT`-sQL9skHg+uhaXId*5!Cc)9c2hsED-7N6hy
zCZ@+a(QIo_(A#gj-)&EyUpJ}lffDPI<CiW+UXV*%TwT8LiCga+ZOIQ86L-#Td6E`<
z;=mQd)$Z)wZ013;mPX#*CaYhp?*G;Q`MLS!QbteIPfcH+7{1Q$&7rHIsb_9ZU9I_4
zbY;rFn-Qj8pUuvX<4do9ow9j~=^ZDhn`^JfRli;R<e2&I-$#|y*IWLq^Ww07^oN`I
zpAg$|7R^2S`Hf;VCz=<P@2_TGx%Ixybk@gx+M4IKtt`Kvblm7$(#^-EiB+c~TV#aJ
zJxcoYcrl~GH{LwADBcN^54L1Bc5vT2VdhrK)!AWI&)A{A-)1F4oQ;;=9%bf8;m(Cm
z_pryTHn5S@KUeYPLY%AW`5==i*;B-Wcm&to+0nbfYLQgmjPQ<oQsIXSs~8&-Evg+F
z1QkyuO+5IDMQZ+TCz0%<zCYE!`aUkRbiHIWqwtlB(SHT~{Z)!Co^qAR7gpZ+dTMRp
zt31t>XFoMt>rXwPI@S9~mzARZwsY27nV#@Zs(bftxw{g}6*<-&Q|cNX9o*~UIgvwD
zU~0_XNgKF0TNh7X{a)|%6uy;Chc<p`4zpgWn6>;_&$A2mm79J>n#~NcKbkc;eSV!v
zw-#6Bjg*IGX@4xlj@2JgdiT;y{QAqw=l3T0`|mtr<Z*k#_hmBf4jMa6>R9(kG~b!q
z6sc<F!J>ItmTi-K`G3XbE%6L5;>-S|$sYQ!#(P$px0uzI$=$h+H&vc5eQ!Kx&dj3d
zPj7jo&E84f_6%*xv3Mc5_X6kkoDI`tcQ1H-Zqu^Dxa>>GTXf@WrnmAn>n6XAsd<;y
zTkW$UKdm-l@wwe6%GUillqC3hUX}8j!~XZTzB@ZRO8DFRxL=2NU&}v}`|Vy&`r72V
z8re6?*XTz7>z!+y*QNWXWYyKq-tEU~^|z<T&q<peU)1{cUj2n-eskF-a;2&)|IwYN
z(^AeZ<ie(A@uJ7%=A$lylEdF3j;8Et6`mt}Nuxey#*1leT%9XUDg2FoDVD@`#$H^@
zOV{pz_${%2zaD-G@{eg->HJ_-yY}_iti~MfP|g)xzY4aiu#`Nzl2Xfdu%h@~qJ76|
ziPlY;u~jX0pLw=_xnw*4dEwreNl`(XMOS4Nzc@}35^^%o=;p9)H~VuVzH3%iLsj3g
zb?uqGPFY1p<!rYPnDs7Ds(WrXe+JjO)TKVlRjwZU{A{as-mXbHXRlt%zi{F{&;A$p
z@{9glwko;DI-PA#N3M9A+j9P<!#^)LA1+`Oo4_Q{uYKX?^20LAKFmDnP^BQ}U}iDp
zabHcCn`*@K-?v#ZRz{~9)Wt73?D;)XLdMroSuy^qRIsnaXNPJ#0jGC$uJ%*2gBdS1
zuGG7<;^frzckZ6rYqvvZq4uvc_Jz@klIKI$d4#Lg@Xq7@s}<^Ute{n()7`UIm}wRJ
zAsN@{SN}7dzjjlLuY-kgXKU0Xo=;n||Kx3CxuJ7p)udTAj!CZfOXtpFFpKl#zoJ=N
zdgWxZ=<x|zOFnuCtvEl4VNPpC>!}{jB_fQLCl8ob>6Nr*EiHTzwl4htOJ~)B6pMEZ
zyAFuYIJhTo|640-x06D;P2U|aEEMoon6h9|m2bQ)Xz}}}FBY$Dem`lQuCp|+sZ`4F
z)UNNAmrK9r`_2=~S3mxJcB$LZ8CPZmm~|bMHjgXc`1SprNiuI0cE4-OHZ?DMC%`4^
zE7N#>&w;!hm0i(m4AWBNcR$<oS%>4%i@R&LM{mBh)|*}W*80h&3cjJ{ZHu%@)#lXy
zyXm|pa<SDR)#qW^H<iw=+h4P2sY+0br^JaP@r5^cemio-Iw#`1-vjo`?7F7wWK-q$
zS>Ki0`8~}1rO3u@Pi}2=vEIL7`~Ocmr>`lf)!f?nu<m!&H}-GO;^&tO-ZcnelB_!|
zc6MpSrR8&!4f?qRPwjla|JR*;b3Y5_Ip(nLC{wZgng7tO=Ic}S0Nn=*6lQb0``G?J
z<^K8KGRngKHgmQxx$OKtPjg$<$?rPeIp-o4WNG}~$o~GJ<>xn-x{o!i3yN-96W(qT
zy|HB9Udz9#ZEh9vrR@(^=+64THMZ)m$|WfUo(ZN>N1`{^H2!_af8FY;?@q5omnHLS
zKN?p5{hH4C!O>tvuiS&rXM*`}FJirKq^}gk|FPd7`+(II*88=YzF8CJa!vG|XK*gA
z;-#dtUCNZJt0t%2)?nZC*um_lPvW+x0o!5^-QnH$MQC<~t)I}Z|9=)=esgep+<Nne
zebx3oT`L2B%vQXbe?vg+r2TV;U$;%e<I^tse0#e6PS)4@n4WyAd&hWQ_T-u0xun4m
z5;*N;&&d-l98C7gj9IzXH60llm(#Y@efC;a?|bBWT+-HSI$OD;=O$jBSJAb1>ak4~
zk2aLPxFGufYuW7`iS52K432Sa-u(6+yZiy`ja^qBzSrGZ7i`4rf1|}yJi0K$H+#~Q
z6x}GZBUiT{yH%Fw@5;iI7Eye-y?@ir&1un^l9S(FHh5PSax1soZ{u8v6`K^@zT{@z
z*SVGN`|9}PPrq+{x=>kNz9#?kHQ6oOdZlhGJ3Bk~_q40uP9>Y)IQBU4o9x&4Pn(K!
z{%<>5cG%bacGaX~X8AGx_13q(Z{EL2ecr4zew)8cm3lAEl?K0gy0ZV~goB6Q%$`4Q
zYg*~#4+o~)Uc+zau-vbxGry2iXYKA+R<nP8<Y7uKoHj?O^|lH7l6_bC<ZKdJB_&n%
zx=!5wWV6ev9@#^w5|bw9e~-Cwa@pSP7pEn!zG1rk#`Ntz+YBY<ZWa$*vC1vidqwEs
zdzHT=wPwcV$WL58KVo;=-TL!$zumLWk1UERmbTfbUfA~5Ecw}94~wRZ9f_YR!#gs=
z^ZHINmN$J^)c%4)bjfrT@g4;Y4d$L*ALciQE>B#oZu#frx`pg)p8M^8#=ft&{{CM;
z`g!)>zoq|Q6xW@*CcE?ab)g$PDs%qqUGd<<oIPuF*^B(woVKo9x8%i*<CZg5|2f{j
z&gt`y|KH5D&fVXu^8CfEIg_ui)UP~#U0(ady}$9#zeIZm9(%lFnL^_#=cVhox%qs~
zpTGZi={w7xr_RO{D!o5)YO#)y<fE_C_%yUn%g-y$X|z`_Zrs1)!vXI`hf3}E%7-@&
zz3J^P>eJWL)U!FV(;+r)BWtAeWp4j9d{5@x2s-lJB`$DZ*B$ZVzI8lLQrGHVGu;zZ
zwE5fp8l~F81s3({@pntNR{Gl=EN#6RUF!F@bIl5kmvLbm%qNtl>^yh%iD-0S;FXOA
z<;4!)*-xF0F6PTs6PUWM+EGFKZ?)YtvtPG&PWbcq^qrk&zO>FM`o7w~DlF*d#l^W5
z>%VUQT)4;mbJrtRt`LQuaE<l<)BXGpt^f76oUQTxrft99=e+nIc=zww(jWgdUWD*J
zv*%;F%JE;`eCbu@U-K0LdO!RZE?HIoyT94N^w9s~zL{Se{;6|>DF6A-GWXT}Rf++;
zjaeKa&JW7@8qeGR|6{}JI5q3*yeU&kc;;`qlo7IW+roSPa;L8B{{Qc{{Ihb=tEKMq
z?P|qd9-bawR~dG7X8rm5lck;2RaBm2O-`S>F4+Ip*6i(`$vJm+e6*`opI-A=w*1b=
zC*R)Qo_&2)=<Akqq4HM+R<t>ovcPR#AjL#b=ubJviTCSt6Cxho58OZJ%Wh%i1kX0f
z)qkaHe!tzW{56t2l)>t=w0Hcf{{I;qYa%u-I{x9|;r(~_*VikvPBn@6_T|s|P)jTS
z4;de?t&NV>&bYj@`1w{@>#~@7A&u2xYhV5P&L|c8|9j)|$=CmC-(TJA^WQ7uf8RXQ
z{Cj&G!(&UYzIN}ES*hw0c70`H(dm<l8&vc{k6hSWU0x<{Fzr$4je<$sK~J+fC+zi}
zu9y8K`t!51<(pg|>1_?&oaXy&$$C3vzy8<ZQ0QHCeInDHS6lAKcO>pVZMypNv)C`(
z?LXx!D@`}eZ@auo$Gg<qt+1}H?(E|F)%S}Z_nPl3`Tcggz3Z~4GxonPi;0P`+jd;K
zYW+6xe{x3u{}!8W`d?l#N9=yckIiLoZym3ktDyUR<G;VZ^#hN`)%|=r`_bda+=mYz
zzL|B<$L(taBeR%@h{%!GyRW}qTc*e*aP@dTb7OE|@`Z_u9S<Ct?0=;6rrZ3|xc9&I
zWnW)sQu{AlX8EP(^{)2+9?!eDIsJTUl*NKZ#iIFn7Z)AnQ@hD(;`guY)9yQUi`{yE
zb-m9EWQozvKQ%@3yx$y)kIp~$3JVKw4*3?5JNHZa{%^OkufO_zGWqVVQdz%k<)7}@
zfBqXH;NCdr#fuk<b{0S9yS}Ki>gy|6wHcS+q%<tA`}?asWY*8=UyPNN7w@b2H>Lhx
zNWqlTpEn+t+dX?5-@h2^<(Hn%&wgzG@caEcUhJBi9S)ph;(I^$(&fvq1D(!Z<+A;G
z`{esK{~qptHY+>Mp3_5dt&5?4zg>E2s%qidS7lQ3v-f{ICLQjeuzv2Ixc41JX5IFC
z`#ztyuRq5s9wX4)A16E8`|ihON>RtA@J%v%ddDGTVvxYsDb{t*W~QH8AH4ir;avyL
zgBpfRW}Kgc*zX^FK1F)fz70}L%eflwD^LGp`|W4Q^T*R;!gCk=6UqpU|Gm5IKxXTk
z|0iW$Y?q0C&}+Wz-@1+O?qB(Nnd|0%UxOciZOzUse*0rpe>_KHR?7cY25VhC{%;xF
z8(uvYcUmBIvtIFlU-xNe=hYMchWogfZu-x);P37Hj}@o>zpectTLx0mKKYp4w5xOe
zhM$Rs$#Zh9Gz+LdsuH67dp*Og{eQ*$x0*k@e&%5QEWHo)`6l1Gt+$jEzWKkaH~!Cs
z_=>~p-#%Wy_q}{+{@Ga_@hr=idjG#(!0YAt^RBpaDQDDwj(Pi^%~5l3*!kFhJ3F7;
zsV&>%YR`0i?z{2D{QlOh)}M9f#AYqGt=z4;bji(H{+RUJEA^$_vW|cD_uo20W54Xr
z54FD^^IPA%aqZ2k)8{tztqsn-e$c7<r@rw`-&^Uip4vOVPRrIcf87vk{?v8*<r1H>
z9Mzwn9>4kP&JD9qYG%(;y$>hs-~0EGZCF@Tp836>OxD)nQG(H0=YIXjyp(V@Z^zq6
zZ5@pS_Qd&nKR>G#6BNr=KJK?^$BbQh%J(GmZ4XZCJ8G8p=Bily=6Or6u1)N>tK5G(
z@84bN_nRUkRo^5^<=j8>vw^o&JNMxtR<rVRLbo?nZ@0C6o0xrbQRmwmdr#%<-I`^8
zO>=vEZgb7SZHwz-cmI24ziIZi$k%*p-+W}REDKrFD^s~H^aoSUq1T)B_y3rqtD>B9
z;)39pskLiv&iLMa{@#_m<7U6^oW7xWJNfO)@6N{eH*VPBVO@QNRqU|X<e#mqX4C)1
zb)WWndx+b8qi?$GI^K=`_SMI;`0dX#ZMkf2GE3L*@3(`$-$$q%T3D84{QBnZ>8vkq
zd+XaJ`_3|B+a_6daH)B;#qX8BJiWO#{MWjiSePRf<1#T>&i~i4-;cM=Q=fX-Y3DTC
z1#1hVVynOJ{azP5=a*^4kN@T8^H1IMw@Z2cPe)r{YfDeE>a>W>8<(2CO_DDElX1Me
zSl48gnRW8?n;#N|*It{(b9-N|bf>S~?d|FFMddV7xxathR{ObZ_2f%ew7hRF6?R>H
zDEd^}?uTVppGfCCzttNiA(M9RQ&IBk%I)c|E;ipR)7gLG*0zkS%(YgLXC=z+>vbi}
zzbLYLqD-3j{PN!1`x~!%bt}Kk$Xn+tb^j<|+L2q^=6b(%DVt)NF(YU1E%nINde3ie
zx7XQl$-$;YB(;7=W>aW|)NSkhz4`YpaeUt7Te|s*OSc~HwqIYRHkD^+++G>JVSoOV
z&^Gs-vD^PD9QoM%GR%0PWraWv@9ZsG?%AH-vOu+4_wxxsZT;^X|JEE>cJIGJbr0L^
zeQ&LG)fDgay*az-rTm|xxjK8e7iESRpZfNE%FUmTj~^0vB<a7cSAO;pwWG{BMR$X`
z`_`wbE@d^#%!obB`98zg?$438%+kW)w{Mk8Cl~LVlWlsF+f+s8kgvC2$(E_2p;3F=
zRvxoEEG9NFV|Mx5mU}l-X4I{_z3Xb!w%k<q?{b@eoJi2t66?z5t}csUTUfiN<)xjW
zaG5~6_72$tTdjANy}h>V$Zx(SyQ}@K+y56y;ooq%sOBuo>C>mS)>fBCSGkD^2WBSb
zh|0-ICR=~c+1~Rdd0Wm+rPJrnY>WN<{YIPU>NV~zEww*iriaCZBs#Ny+b~nUE;ZMB
z%XaPcGje9mJf8EsFIHi0WYx2>>>ImUdEeYRJ!#V8x5t;BUYmJ(+P130ZrwfJn_ARX
zetYcCy|#Gzy|R+`oYgNnkH1~>usQebw7b`qM9#{M*nV=_yKj+MQ?5VLi%5w!U%&as
zi(B6wp1CO&t;}}lMq;Jq&N8LPJ8Et67hX-B{^G24`K^tQ-Pg3KpYqb$^!CERzt7fc
zZ2eo!zu|7p0kfQ#?A)krn}7VU=<euUD0kYbyQ_Pv@J?2<{C`Z|5xcK_YtFb^^?jqQ
z_4nJ$d}pu8oSe2T`FftVrq0Ipd2`clMyjt_u;D`5p3jYMEz9n(@mTXO;n{lj_O@uA
z-Fm;f9_2p&7kiESi0zqY2ReMC_s^ZX%2+&F<w)6=8=R+YHk`lo%5+0?-ky8=e*6)R
z-dVD=H0k*}$@g^`-;T;~bMtMynr(h#lj>@nrXoXgpPe@gU!AG_t@FHMoAbL(PV;5Y
z+VJH}J`lZaO1sV34`pFa3~vnNn2vv+bVBOTyL(d^T~u8HI4`j$I4%GD(cdsY(k#nq
zqiIga^>Z>NN6hkK65j;zHGfd*{d;XiUGg@Qc;+_(mvffhQ`jjNeeiyU_4jv)ufIoR
zUtG1c)xG7ma<KeH+1uN0tX{u2ZGO$Cna)4X+3s%aaNU;uSFJkt*Xn{rf6a=%L~g75
zskHps6-LAI{QFtT?sJo^9UgJqnrZMa=JWH^+mf-jqP>DPrOH_3DYNlyxUivM_s?A?
zzdfHGS0o%8HYGoCYTWDI4EyvmH@6i(Ph7p?LuBU6>ug`%W(%L2pAhM8{BVNmwCIQw
z!;PHRmep2UZ>e8Db(+ZSZ?Vx4UgGJd!r76Nk7Z6PRyw`O=-Z8kf3>*|`|p{Ry>W@&
z`osOS)u#JW6YfQ?ud~g*zEU{)ID5|RU%hV%YA@_6f1T-X``045bHfrT&TZMx<zC-g
zyxa9k$L7-PZxMC(IHPyHUJ$tLuu|4FqyFs&iZ=B(6|4~Km5zFRO*ZEwfBdc6`FoSa
zMAFjv<a(@xa@rNIH2lo9KmX#!wqDzRKa|5(JNj1ty!rgCzW)9c$(b+n+TZEk{vM@z
zM$2%g*yrH1dyi_$*uHPh-LtKK`AG!}%MQ7d(>^ykENq=3zA?6@L7aP*Wx197{*`s2
zH@2>xdh}SD?~aet9)}5T__y|uuEn~Ex-q-1)iBtZTuC-`OfA?mtL)Da!+po2Bu~UE
zOF3-XTEV>I<gE`DYDabC9LitbygO}86q`D4dv#cZPl0NdSFrVt{Pj;46iH7O;+$Z;
zH9zrp`P+?$Jy@=UaA@DywJq-mOWMta$v^KzXU@Bzu={P>>NRWjoQbPQZhIVh(C5<M
z?eU4~Tz}2}t~XvYWnadlwDUFRy>`Bvq`hwQp-)`g$!|}#K6Z0rcz&ZhJT}=rbirw*
zUB~B|Gj$qX%G>>y&pNK-1fz7;@v1ky*Z*gk-zn%#O_|!L;&_Aa=C(Hr+uwY<X`K6Y
zT8YEs?J6A~x-B=qx%d0shNIbK3x5CB(K0!cR{yK<ZrNqtZMJ_cZm+98!+gBv*~RL&
zZ^PrapJne$^!~9%u<C?w|DELD<?lCLzyJ5jseq+6IeY6~PZic#RyN7@&l6)YCV{0%
zM_MZ0o|?UG`%C@*ts4)tz3@-r*mkOC`<q+c>$l{5`I^Ap#98@vy}o^Vu>6n7Z_lsV
zQ06NY5m7Uxvb!n4>^x&m$n+ytdw$RH6+L3>BlY*2waWKtQz9Zt)=U*iS)6qBpYO-6
z_J3-}?Ux2GR*#d}kklaDRrvUG)Xwd9ngr)F1$3xi(VBT<(IO@uqkdNxw`kTFLzOeh
zv4$Gqu8WfwiT#+dVgc97-aQ$o#6vQl+Raa_&Jr{1xFA`nzjUp@y6KAIT}wU~G0Iu=
z^DjwF%k;X$64)ImDkIY%T{%I`#BsBeiv4#sgF5YpUQT?rr_b*X_;qUD#}^mYNnYoz
zm|5zY9{aG%XhrP~N&PJm;maANFFReVuVw7$t7p{k-_M@0M4e;b9J9y+j`uU<D_B?r
zf2}NydDQt!*G5Sw`A&aT!#W@PmJe^Pp0l`8{_C*qN}G=w<}Y@OHL_+JOjs{&>ijyz
z$wIw}>!D=Ru8)yY9dG1U$~C1L)N*h=V|mPf=)jkcdjyuZzpgsmz#EaZI7Rx({@F)m
z&$sp+_Hq4G({=YyfYwg;4=Y&YW<5@rCodD0dS+hbLDg$JGPR|w_VOM4vE7~};z`u;
zKHaskuaAkn(cb8#uf+dOI7d~CFW_`n(JBio|Nbt%%^qK5;uoCxv($CjR!=$k7{eVh
zD&H=N-4VTTw3SWAtS3BVf~%{+Tc0GJ>qp#MB6g@9h(D4uB{HUD$<<W{z3kN#%?>pm
z6iq%TH=*e!U)bY>r2;-jf*F^8I{dZOK+$K8{7XhY$yux-jO^_d7QB~?Chqa>dChe9
zy!pEHLyl>6i*oP%lw%TnHRsAsg>_S3J!@v>>inZnF2TWm^Rk}Hv10AHf-8PI8zg9F
z%&xO=d8GJdYt!$$#-?tH;@4ODGj`0@|0D9qVogbA@4`vxRWF<cIAj)Ft}?S-7XM0}
zr7?tSRSQpv{@<|wE>rB*vqfDk|2T8+@68h{;%D-EK594oSs?V|$KBHp{vO!ZQ}#^f
ze$v)k-?uEWV_qA&-ZAXJX6`<@1y?V>w@_s+y|PpMfXfV<9rG=`IqU2~av5S?T8K<w
zZD72@S~$ULcS1_|>w7oyO`~Iz^liSc*!%I;=V#X24umBre3Pz}&O7)!_txJ2sF1f&
z-|kiG-<&#GejDrhd%16QkLB(CRp;_9WOv=E%VkN&mnWobR4tj2@!sZpgYT}Nf~W8O
zSSNex+;%zTcN@az%}koSzP2IKDsBGRUkA=f*Dv4u??kUzg-g75?$zsQ^*{E+nmrZ0
z{r$4Z?5&!Iq)alh^8Y>MHRpb{+#=c{@1&R7=1Kd)9exGnE~)DBE^0J5sMsZ7Afdv0
zU~6j*Ux8E69)Y9@PJdRJwbpDo9BXs%ltI$rL#ueUdreT5$a`NN6Fp&xtxB*#$NTAa
zJfGSfa_aWje44@XM=?yW<-1#pYrV=<mD*FTTuMswlv%EwKlnno(aV-Sl!xj2RPR}i
zL6a10{O8GAu?Sx3tC?RTuE^r3QJ}o;>Fz)6hsxirp7MO@q8P7kTiegp*4bw&w-w&a
z(mtcT%~QFma3Y8L86*EEx2~)_AMw4<_sy}_`Nu4dPiEcxb1mQ6?Ydf8T{rhs7FVy$
zoM)VV?uD#%*_KO}&Q0E*_@?~A_xaV!9(>t+e8c8*?AIUG2sQG|V_oF4<A|z*%lRpO
zYdSwMS@7R6(y}}DM|Ee6Jl|L2nKANAO$E)L&#nrWQ?q1n*!$FnkK+MrN&1xOH=cd)
zs5v)_``m%J=7$OkeVi8BOX$VDV#u+S6q_?4NA<+j7KR{Yk-77}MY~VGz3o!P=jZ84
znupdl6errfyi|AkquZ@YW$RmO)|*+#OxyL?#YSTB#uoxitwtB)j^AA^;P}eNa<6a|
zyFyFefkajVfg+BxM`k+zc*CseJm-Jpkw)wDTRWa47|grC@%r5R)lWCG{rn^JJHgnC
zFZa~W@S~lg$`e8a<i*a1{y&n!;os15p!0R+p{ycby;{Ltp36Cc>RV65M4LYU(x2_+
zeOkxH$4dIYr2dbW>n1LIHDS)jOQnUn&nI7RtxFK}nr$Pua_RH1N56EpPni;;t$${t
z{oTsFvUj%4uIv0!$a}fILBaW?A%o{8<6mDl`R#3Aef|II<S#ES#s^I<&Zw-cJaV9s
z`T6>ootxYX3k!Rs{{6o1_tbIum4$+fk7s4@tti@TIq}?rCdN%{>Ic{iFaBFl^d(JA
z$@+3!{bSbKE$s`LGy}XAD9b$F;?vQq_d;7c{n8G(q=|M~A766vZ~gU~@7BRzo<0s1
zJbQ1f<d9o;SgK`)M4yYs9kyFdnTq#*3Y^K8+vxhFfOSsr8PAMG`wxDJ;t=6tl)W)O
zQP8n<TT=PF%a*36m7)|k%;H-hchK!8-*;B+I~y$Y-*L`cQMs;Jp>pl=T7C5=jSV-8
zI7~CARWm1jo>Sh!P{`iQA@oyeQfQN6xYu_6Mnjfjzm&j}wTHwNvnK4&;^!}$zq+K<
zGbE$c@U_wv%YP!5`hLmsy!je*|H#Uxf)fqbmmNuP(K)y&Ut;|)39tV(G0U@^U&O0E
z{{HDhz^#DWF=uxF%Ki4|w11R|kLF{SWpAzLByKbiw11bJ!d82+*jX~VHTLt%?dLZ9
zKmGHt4$rgewGSM!FE3pmWxbY9y|;dyd!3DDTRF>9v4f$U;!pVsH4P5>3N##65$b=K
zztr_Xs-~{q=Ev@ZrxIkWm>AohvP`xqFp>A@O25V!%ed^v3ysgBk7l<Er#=&9dR?=l
zb9StGrBTM;4ciqg7FlE(2stM0lR0|naJlQx8XI+y$L8}Bgjc_NDW}DCx5T4kRZw79
z67S_lx;6QXCyqs`-8{Y|t7&HO%I`LdnNlXWDqa#Zvdq1uxJyqYeCoW{0>UbXW)-x}
z<8Z3|<Qdg)!>GzRF!s<6c9Sv>^-^aczfUSYE(iV^X*FN))$)8jDe&cj6Bb7T=FaC|
zC&`fLT(KaB`Q?{KD_+$*%zY+jD7{kcj?S6wT*v;uTCIQ6^!nWwZ$t$DZNFcW>3rVy
zdXx9Ze(sYmSxe4dKD;LIG26A3#n#$~Jq_~TF-e=0%qV?*@9;9aPYdoAO<uHjLC1cP
z9lzdgoA~#Pxcae0&rkKV8(uhf#%}K0L$2AnHb$o;e{*g58+LrMzg=Z|W@cu}>1n#<
zHJ?tZKeqe(<+68%b-|w>A1h9+P5Jk+zrN<t%H{KRy$+f8{K2ncai*w*l`D<4nRhr{
z@%m!Jcqmx%9fN+LPN)itingXU(~CVj;?`;AyRx2$XHhzMeMX7>eeVa)m}*#LVlM{h
zb8udZ@-$RaPBLaW9k)WOMA*^Q?bLbhg%4J86yz@Vn>+WHalwUz?B;koHM@JWmYQxd
zt}fp`<%yMo$I`Fw?wysow)(VfsNTt6nrGjh>OS7Y@@d8a)0eYD#97_u*zs)t^eOVr
z_DlM6!`ozB7&nGqh|7#@-Rl)ysmd6_vR+hN?0@g!&JU$~Lxd*GT6dc5g0Vv61E&A&
z)!w$9PV;$N4Nhf-$1MutaL(GypCVSsDJaYO$vPrc@!<-86OEY<z9t`N&YrO$BhAS|
zuw#i_?gyR1AJ=lDZWjMIr_TE}sk~n@<#OKsJMVVB)>|zsmibt3=ZuY2Z=_;oTbz;!
z&z~_Z<@59ZDb{6qn^j`EWp8cY_Cum1uWr6|xme4mmA+Qh9i`cKuQbin-Wl^!k42g*
zn7i0#`4Y#jy|yoN&T$3Lh!1?9U-IVO-rbr{!{P#qy{GHFU0WWq$w;xTtgK8%)$7~K
zJ1b=lt(b3X<70K$Wj*uDmNjSmSY!-XKE80Dwpgh7$3d~y-ye?d{(a&<+w`?U^Obmy
zmp$-eRef=%AV<<EH+p+g(T4+5KF&S)+<tMwA%{*bmv;Wx@IRpyN}=wJa}^}Rwn%rq
zR#mdP)5c?Ux#kAjS7}p)O;LUmmMwG@Qu4PiJ5yEmF5~D82H#mGtvB{;iA>X-?Ix($
zD;!+T^2A2WCT!8Y!rTxBd9CT|+^0D-*l|COO!Vm4XS?ghuGIUM5pUDp9`Wbizp4Cw
zo$sER+KxfI3ns}3UNQAxVPc!8n6$qnN+ABkTK4a<Rvq7%%U+63k0{BRGPnF-E05>*
zt{+Rina$scALntrKW(*{)XDO1E!>vUnJY^t8Ok}9)LkzPlD}Q@VjX9L+263J0ItO=
zHyktM47;?Y`R%FiHxFzP@%CHkX<t+J`|I@NexvD&RR8I)T=akP?8djZ)g9b2Tkp=?
zS$6*~zh!Lw<{(S2Ze1I_Lz{~IBMd%^wdksZ@F{JQW@+>~TC{5RGcWdH)t8^6Wv_6}
zn&Y(ZY73{ZomJVJ2(FGk!8EtKr^8pw4Q5dEvA>$mdDQRa3YSbC*Iv!`ELEx1F_}^#
zC-nMGEctcXrtI>SqkNX8qDNU({hp`#?Kty(M<ag<KU1Q4{*8pQ96$5#?`p0Nbj;Yy
zqw?9^IJ2g|&u7D>MM)o&6P^liWpJEh2vF0K$Un?~zb=37tu4j>KK9<%-?%RJ_Ra9m
z&krxGy|%PioV&N9$v}JUjwzcu6584eegy~L-&8x*aED3jA}5JB1<99+>$>-S^6KvC
z-F7d1%hsc(&2R1~Y|g#5hV@<D&xPeV_fjs(?@xYxechG`GyS78ON7(Uc&T1waX;#Q
z=;P^^_S-nErd%*%;(YqO^~T%DdK;S0-o9CUInH6zgF2U!yIy~b&SAe8!|>|L)&P#^
z2t751Z(Q}RufJVkF26au<yU;gBf08tQ?CcyT-9@3VV)-2g<YY_pE|>=9viheT(CSl
zIXBp~Y3<C9k}RzU<6{yYTbplAxBtO0-(tt3&Nh!m#uL%zEA=kEbNUr>{MD6}i6=P?
z%bv^UZ+4fjz9P3Te^ubI{?|^O0+au=t&f#cWqpyt|1*Kj=w0e#7R$`eoJ%+SE^lcJ
zb}9?p@Z~d?KrB-zBj3qdMNflznO5%ii64cM<y0JEoRki#=vT$enEGV;frSEf45}=C
z58Qb<9~NumHi-)`D#`u5-RWw`QL}5Q>W|wGv;1URC!G3t=EMS~TVXBp`j_RsF3;V5
zBH&8XiGtOU+L9`_lWIG59Xsw4ZRxgQM}X=s4gSa5in6aQp5L2w`O>|L=iEJ!9qfxP
zE%6pFd&S&Q`ImQlLc;Ti=EthjrreSeO;J3Oy)E%?+U~NqX=*pTgTnaow!L2K>Lm1v
z!A*+efNI}rw!=3~{SG>E1_>&7*vR~O@o{n3q@dYT+IhNrx;B~L`(YfUe8qEPK%s{~
zgopCu_^z%4nlIJz3ZG7~uJG%~jo#e2=9thDwL4S)ojx#?G0^RQd#_Z!ea-rqMSauS
zYqwS%l?qZ-stmJmT*V>2B)iW<)^^4GsTY=SkE><2Ue+VC^s#|phgv|6Yh|U`;s@N_
z&4C`etAm#-?zFhAt7>%bk?^Ysi_d``XIvaP^e6dz;7vW(D*fqzX0Nh@;LO?lXZ#O8
zo-$#t(8o8en@=W{2f7N_wK#IRG97fX@eDMGUnC-`ZnLZ}HU0Ta_N{L1M(>*xrf@YZ
z+39j?()yyt+7BnI3nFc#x5%>`n$Ga&)Q*fDa;q9j;x_F|S#Z)IRIWQiha=X|rfE)p
z+}^b-wp^Ju@x_t_-8^g5R<7Jua8qlwq+Fu<r=kfA7tPk>^Q(VaYFC;alJxp}s(?>W
z(BvLZj;VIqll>b-f8L#6{jYKYr$29P{nM$_6%5unF5+ODq*uc7TjAur>i@>>Uy8nS
z+Ri=gFT~RFwXx^-x7@>jC38P!@~&k#e`)z=vGT1~cf!sBxbbOy{RXusm)_jmbyQF3
z?SnRN^&4Nl+ix%b|4HkPtVWYVS1613rwj7($^E@uTl{*ZqI0~GSBI-loAP9)!n*5`
z0YMX+K6IS<`GC3GXT`%kanjdvHW^2mZpbJqS@Q2``t)1V+rQr`3z~Lc{k7rhBiY4i
z=Z|R$<Q@+!7xA1LCvb9x_Qy3Ma^BmG6pbG5N&2K(_PTfajdM@C-*n4gk1}jqz9(U7
zPjKJ^4)+%a`tFH5dA7T*ong7u)~t+M^&b~Dt(S@Zf3f%f<^2CIe$|(}yD~wx<lB!!
zj0_HG1|K5XRs>kEFl^$g6cxJO;@MstaWeGa3XWK-@=Z@y-(1JhtmP9J^yNmvpL6%m
z%}-DNCY@8f|2N~i{_QLWPT$wFz0%$rpm?4`#)I?4(G})_3=whDlCDh2usi?1uybqX
z^?PlPY&CRGZZDPI7NKsWa=YwJkIKnL1*M#8*FWp-bMuXvH;HHJwRb&=W?y%?b5>n(
zai2bA!e2$+=$Z%)?Rd`8i;I)rxP+-$-c?*;Dq_js95UZ4=9*k#bjRATy<*cQR~`}U
zu-N&9_l48qZB8Zkw=e&HGwAiz?Z@X=95gcOv*=U^k1cX)dduS1IdS5*bGMBj{MpoY
zg<VCCL#0zy;>6bD?9%4{YUaJ)Dk)!|5gu1Ml~>N}g4mxeKlZ;{czQ)nLH?(&*^^Q$
zzf`ofZd=3qXM^)8?}hVMHH58hKEB5C?YpYiy4iXyt=ld&JpVd9F5`XOC)L*EWL-AS
zot5QQ2FFWJ&Ukj`FGow?6|S{gjHOLC)^cBu>b((>Jz3`U6|n^mZM^$9Stmbhyt;ay
z+nR{n{Yx}LE^J7A&tcilD{VG?`>z)-!+9kP9voj8y!_thH=EDj^E&&pW}p6_N8S4C
z?7rVAPCvQdui#})&nJOBhW)mGzg#YV^>4m4!`1Whi_gi)Ycx(~4*D0`8Kbz}hS7<y
z(^OLPVWOhM3gtJqe(&4%`~A*aVs-mDYONETe}CE16l8PwUc&SnuEGkERrRitKSdHd
zZhA4uCh{8h-MZ$o=fs%>N;8)-SxuH}<9ed{)<j8>X-TVe;eH$0+LHo3J)E1@@BeY?
zoV0n{9P$2Io8oDuSy#_UEiv5|dH>wzgSEeJEL!TV`@VutvTN<z2c2BeyK*{P8*>tU
zwq1zP-}yl#G9<2R!kXujZ{IErk1N|{VZ2^jLWBR=-!{+3ZxbdS?_0KfvEo5iQ3mHJ
z+V!zV-d%55+~wKp?Yl0q@@U*^(I;EKe}B6{s&J*BS8Uly(QhB;^uPU6DE#*A_4^Al
zcS@$-Ii&v5o55-FyY=e38e}f?d3S6-^v9``@v3JQkC(&-$qV@lo_?%6eQN%i(A6fd
z&lz7&`Ss>NBeTSrBk@|@IWgbWzCBuV^j(~}*fUp^F#WCjo{DU`FWC|pq*dxxa3R>x
zft7zoqqw?LP?qf#IU|`uxgObDl6rkdT0{5!e_EvN%=A5Bq3`~C>9@=#U2WripI6J)
zXQ_JUk>mfj7mjhCJbAL!{@;&eet{az9SyTj`y5TQ{I){GVx0$n<5G?ZwmQ1Hy3N@!
zdw>1EcESEfk=LBqB)gzyHpkWu(H+l~9`HE!Y-5^ma;e7RRXsTeR?E+L+M^qA?9>b`
z{;cCcJr{R9aSLBi)>3Kk=tGFhMA?WKnGGgEvHddkX_YT3du5*<a9nyiS)jdfkD_8?
z!Cxb8CHZ9`2Q{utjBqIsXxYTG<Z5wSzf3~v3NClQl+CZwCj@dy`0YRW^I`VYRh)t@
zQ57XidgTl+i0Q@UuMTeyeR<qx+p?=aYhUc2bV^CFA*eIkpzh$Fe4U+Xyhp4*tC>3A
z5t22X{_Uw_quQK%{P%WbJ7qer3#|;8BRy^7{1Zy??EP0C%!_?{D1F`*PVxBWxeqrk
z`L)$Ez2f}6x_Yzohh8*iWXQ#NE}0QCPiT*mlAitBm9>H?d3kaLZ3_}uUd`uYZGCp`
z|0$)wwKiW2w>mPPwkx`Esr>zR`@6;SeQQ5uN?%*IbFIacSk;36>ul|AE$nF)>t)nh
zzC4FvXW!8sGCm4_xNglU64ag_pgK44%;$+uFEDN7;dpnd`1hsqyW!l6zAW}i(w}(v
ze>Q(*+`qE-{q^_T1Y+;sjC~UR-X(%{<No}w@-@>QUp%dF^yF0E<t2KBVXV~?-uS(p
zaNWhzE72#)fsJ2j_8K+mE6dsMtT^)Rou!9dwX+)Me5>!3r<u(*#MfKbXxxqbaY|co
z-D+pWifp9|yG#AvZ85mSsMXQrv7e{4c-o|7+ngf?mzq2K7F}l({?gUJa4r9C+Rm9z
zsyACKjGcYWtniJ;?Y-suon^jdZ~XFh_1eNHseRdJas)g!GFF|kKX&X$`$U<ie8+;0
z6|?inrmj8zA~kpSw+-9wRz=U2vt1ke-R{~7N3D*-cVm>#t#X)rT0O8$^?!^5mjug;
z?B&K*8yJ*NrTyJ<XWib1eAe$5c`EdtpI28jt5?$aoZal7iYMeBRy~?n!cciwI4haq
zkk16Zsa>84r#r4);bRiJ(Gu+wGw0~BqdR_bOqjONgx9{(;&$1)ZMip(mgW66IX&b1
z&e(g+uDZL+CI!tsy;o}OE!J2^pM1?#O6m9N|MNZ%xzJzq{a2%Q&QU!%<5PMz)e`IC
zW^jMj63^i%7L=3Yeyns|_E~t;tIc<ec*6W=$||O7n(scr*1OlG-|}r=@S`_8_Y2K3
zx19UM7T6@Y;!~;!57*)A(moSBWj4%-6f9ru@_gF#G}+THthVQ7YF}HwHR?&!Z_h9;
z-oqM)Zhv~bi1pgiQ0?f=$;&VBZtRab!onU9%5`C?@}djonf~*pdf2Fn{#bsPV^c+e
z_qwHf6Pwv1>H=rh{ynVp`sUijs@GTLdSA=mu+Mh)O~EfOQ&(TVeN_1Pr#HSgxEGdf
zF_F>>Ym<w6*5P?fMYeQ~&m?JnMGtp9+p3jJvC?6>shJ6(a@>bYv!?gF>H5=<Dz0>S
zhpop-K7n-0dEz(q6(w?mo_BS3YBn@Te|XT*%(nRat67%wYgvlgZylYimz<eY|NHfB
z`I~q0pE;c{5U^5g)%^WJu_Nl3UW|!Z-ygZ8tpZyuYAlYe7f-(LoZg)ozf&`cIqH>a
z2K&M{_cxw5;(xdC(?90OWU1_*?wfLMudDUYU9WoNTG8X+s-_TSe-=5zE5|#<{mX=y
zvsn~b94}noWf-{a`HMQC{akNvJ)eKz^|8-0W(zEtwI}rA9dR)~GtD#l%QdE}HhlFs
zet=m_Msmg71%(eDoeZB}#!>He;@uvD9a8>nyPZ=y7(^0Y_XOA<R9!lo>*i7EseY?f
zGlO1P&A)hY-_N{8-nX~sm(G7V>9Sbc?7|Nd7V<Hs*W2=ky58ZEwVK0`5@{$iJ=)Rb
z18*tgxjyZS?hP6WvO@2~50<uHbdSE4pHf<|_GIbyl9OI~d>gxu^>0`8o_6~n^Y6Py
zp3OPI?&&G$wlrc($;P*qK?j&pYu-xaO$ssTPbo4<4UegwTWiD2ADFuG>9dsE{9A%2
zZ=J`eD4l#NWvjnUjQP&UV(*iB8&bYJ))8Cy#=e53jKTj%#dOEFhi@!fy@l^P%VlPP
z7L|o*@$alzm^daSUyiSre{9tBo9Wu7TH%_fyXSIEnIw=s^CzpA9IH@vEJLnGX~D`p
z9{j0BTIUwlN{M)iUS_PfOmMJCKX+&S+fS?4r7yiIw>-%1&kf~oXN=G9W_{sRJZ)Xy
zXKso12osLza}|d#c<=S__Z0bgp_tR}>$|J+`rdtiHzai08omupP|)PM=s4-)kN5hL
z_rx`2bE?bpx6R)sn|jZ7Tg}U+;7ejxZr6V;^g6LFMeF4Xp?t4^pc8Vrq6v$c7Tn|b
zIJY`t6_4=p6cycA?Z)8n4OK7pY)sC%Ha$M-yx&_{qbbFIXMKHrvRwU1fA{(JAH0l`
z8{f>xu@K+2pGoeaz*O~?B?e!L?VnFk*6Vj=3_K`!*zI-`>;35GezI%p-^+db`kgz+
z<9(gPCf9BDe>coEPg_#^<D$;#<jfe6D^r}AZmtcF&pfK$_4efcec3-<ic@1w_3Ja0
zbOy&PFJ0<%CTPOj%{N_qD(BUFe4(YcPQiZnXDLU8_P%A&DvTmeKe{Mb{t4(!STuua
zce_Q?+9Q)yR03w)ZT3FT?>wR2UQO#(+P?1_dF3o8@%_m8z08(xn%z2U7p1w^UW<uO
zjA%dgh<)0`f=hj}vu+=Hx@2MNByX4Fwnr?yPIE`jpLJl*iGK+OUtVwWUay+y{gK-y
zdd>{1ubj)5om?u}5c%Rlysp5>!-Wf4r5+0I;Qp)_bWFTu?vX9GjP>`vTPON0%t-%>
z%%Mfw54f0J^PXShZoR@lpdqZ-a{vC_kH7pW_Bx?wd#-tx5<>`s&d<a-iiZ!xiu7;f
zta!j7=(|Jwk?7K9S7DcX7uJiPkLud>SoJ{Ta@HpSRv&H@3V$%q-^RkEQ~Bb9tIn+n
z{gE@o&u9JqW1~~g;dnARuESwbsN__+30?>EwN7nnWd42dA;+S_viS|#@-`I*m~1}(
zxp>&oY<_IfMT_T#5qnd+KXZydm2t^2Z?XvFZ+Q`vEYTaWwxjfD7i-UQt(}?*^@fY~
zh|J$p^i_28m*gF%W@xuYl+OOVaq%XWjY9D;u`>P>uW7H_E%$^|-6J?5JAAF`@+Ft7
zlBcMfW_V;dCs%)c8eUNMBj?|B<G06t%Zr=D*7*odJZIsR-E!L1JK8Imqj6)&+e>}_
zCO-2y<#PJj*PQ$RWQ>d+Z1R{L&=dRBwXEq83*!UD*!g*uni^As3>yL-{EPSTG+Fq$
zA=-~&rP5IY&IsWSy?4Ae86j5t9%;r&u2WKb7tFJS>9ci%3GX4jkB{f`r`0iS30}Ex
z&avZ~U;U2F5jS=F8onhgL_>40K1ceJ6|o@-F4KQBmoB_4do)?ddnM;)snXXsB_HLy
z_;T^Zq1FoDLl<{1_pd)2G&yVYgB{JfN7ChF#ZtqCb7o%Napu|e$<=))wDt6Le@^nZ
z?+Ul9)p%OB@SeZ+HLJbB$7ZuBntEJ3s>O26W$|n6>2uP%4NA|<`MEdumj66kMlH4=
z*NQE2YAO%s^Cb5APuEsFvpB#$&w1gbAIm1}^tsgTKZ)f>Nz5e4Wi8wfESja5s{U?$
zS&(n!F`-Da^uy=y1(Ob#PG1-Ad^^S2Xxn+apC{7JRPd*$P8M;|YxZb)VN|mJZ`QnC
zsY1P$W`Fi4w>RX<pJ&{5%JtFr(kDMp+&64_vhMf$YJvEF!FhZ~S{@~5Ma4zhF>@T$
z?GAA``>EBLcan$1Ux&7x0Suk}9tr*3rUmLe?vEb}&I!NHI#J8L<-`qs^9#E-c^j%F
zFoa&$yxX*Qqs(&diFOrI@}UtQie*zi$hET=DT_W#-sM=Zc2(mtN1fJtj7kTJUv9Mv
z5fZTH5!{pXRI7Xa+>GDGeK$B6^b56@bfm4#d~UqUQc3WqhP@m6BssqhK@SCwR}L&M
z*%&SSXD(`8VRXipBc5wRZQjQcf$yfi**SlI&3`x{I9R3hG<#5+BJUQBXv4;UD;pfs
z`$6kY&wEAeV&A5;^i<5YhkN;LGWhL(iM$fGt9M&*)32jv>l+y^YeiF)U#7jLLW^RK
zC8^X3Ib|@q$?P=wlo9g5W{TxS0hX@ULZvQM)qZ8`o*w?Wd*PwG_1DjasT&@9dHb<?
zTuSi&FYc?^jRWc|pCp@R9a+5X0b9x%M%CSobBsKg3%*ZT5;ZMC`Pw<zyZ#A9?bjYW
zOG{@AKHwX#A~Ci6=N)DKTQ34{xKtd`n`?7(ovi(-LmKZDMZG<=*Gs<C<$D=CIXilC
z)k&8aN%l+UPRnRHX?3xe9LnaHP??&;_$+!=|0ch=Dvb(Fh9`DLDXa5F9x3@Hx4i9*
z&*Dq0EFn*iop}GQ#q9pkyG_nYvPoPGj+ZzY8`5Ie9m<;<bvyiiO}4MJ$wt-F*AHHG
zU=ujZZXL6$X64^485<Rzs(pR-Zf=fel<*Ayj-xK#Str;8u3uBi6`1kfPR&A&Irz20
z)&Pf3^$z##$~w4GHi<uJ|K22X%BjR{@rFs&rR7NvgSsEYRobP@X{}OnIFWFtp+Blw
zWC`C>dzUqJN4A}Ad9t1B>5U0-b587J(&BJASSu-Wc=E!R%j-@HK5U&`@OSET=Z%aj
z#UH(M@-XajU18ksJ3DXY4pvcPR`a(@&F^o!VfD39exA5r%IXxR<QqFuS3lmuwV?8Z
z-kNUzd1(eWnsdKh_g<48(!;B`vA6rJhZ~#01f>ww(qhj$w@&|+opsgSRA-B9wE2x&
zTUYDKJrdkLO=aQqGl~X}BCWr@-CU^L9_9Islij{@=>z6<zKR>eOcI-o;u5s;`0to(
z|G_um+pBdRGBOEvP7%&ER`Sc298<V)mq9!5gz3fxt^)@i&&-+r-nWvc)7jJP7@vS+
zFe7iv@3e#cKKtZd;-AHI$nl)#P+MiRqG^$nZ0^%trFyUZIK2-R__(r}Zv5GrdQPJ_
z&`BU*-xr}PQ#dAYl$6PY9aMiBk)HN6QiPlRfV+T9RPi0pou-#eEj^o0ovN-pre*!_
zVBK@6DSTRsrdmy#H6!8u{$DIIA}U7%ro9UBQSjD^l>GI&OXmtx-@O%StfEgE8d$xW
zgoREonC2qfq;l13i_DV7CLMkIzXsW{E4+(O-~Gbb>c2?7C16&Gs!J57v&I58pU201
z8KsWsO;pQttxr0sDl}W{;*^I?XEiPrxg2B7y=;B4S-M}MAnLHm@wI_#RzF}8ud6(E
ze9OuHKleA6@Bg~&*3EBU?#^*u>$p|;k=NbD>RY5z_-+4NdGx${mnW#0{UY>L=a)*~
zEY%~rJKu?A7CUm}icIPk@h#=3J+|V}M1ez@H4S0*^&BcunjufU)vYfEn#VLTo^sWw
z->~A|%dI|J0t0V$Yv`-%emNs&`(Y(};EUz#ftNkZ*;Q9)+_frW4Lmf*--gXaTp;=6
z!D+Kpet4}H{~wSx@0PAs;EWiL!<7fa9!Z2UMxT3>wIJ>Q<JKa3iIl1G(d&+0*uPRW
z>fiG0+h1(2xADjwb8%XyutiN=<jC&e6xnK?4H;KDwyll2rNVRD?(VJ)7nBYqooL><
zwLU)j&USUZ(;hYdSxN$8&q<mda^sUvDvZkSe(tKdZ)Qc^5uPKj?PmP#y<6~D_P|n^
zMG8~c{)jMM>r&GV4axgoe!qs<=v`5=USNqt%0%g)n9IzC?TT8;$&comi0prPWtZ#J
zM9z+<MK0f!d6nH)neW>B>~Qi)iG%w4EP5x^JAYh#eanxOtWY=Ai_dQvun9;l7JI|e
zxU{XSlJ)i$_WYv<T=t5zFM99w?UTY^mrzDU%Yy4UJN~HGm9LVU?lw6?eVtnU)MGvu
z9zLJ=@_q%Y@~@xH_qdPqPDo#rmn!+I#ehqOF(Gk7^hUmKFXCNdM1)=BxOd*&n!R*U
zdY^(t^ZjX0<2FSx|0`-zh?~8?V4vv2N1qvg2ra5iO=aa{O#YD4;mx7h{NaSgfuPPj
zIcaIe<%dl>W-V%%;LXV<Y5yZ(ne3hEecz6J{j!!Je6E^T#&TAvGi-l(HhpB4x_xx9
z`_7%~Hd((gKQh_%%K9m-g6(|ro4!t2>g~JcA(L5U<<Dupes#WI?oN5;%lUV4y|~ED
zKow7YE@NKV8|?yhj7LP@eF|%t(8SJjYg)j^HFNB;H*TGAbVc0Uw-2kAMclnrD)2My
z^S(cGK9wyFj9qb(>C(y>ldiFxaF|zgJ2s<e$CrSwrxGMCv|XNWo^z9RQP@gBt)Ggm
zznqI2L*~2X`99s$GD%ycQ(Mi_vbBVF{oSI&Dbh7(ML0NrDqUYuaOohM>}<6u=YBIA
zcJb*(D_f>?8_u0{My39wUhr3z%omfILc3#Hj070}Z!w5X4!hsDWO9sszwiHj+E+f$
zw|x>l-BGDF@>1Zgc}~J|E*n3kw1hYu^<DI%T5xr=(@K}8iLJhJ7q^~&R^!{rdZ*$^
zb;X7H#SRy?t~S51Ag)%XDC6yl9y?br?GNqZhtI0o?PW<nv{E6UAzY1be@Q0i5!Q5}
z>w4nlDT!>CnGdlA&z`V=EyiP>_*M51y`5Lsp3c(dSY{_@zwKt%-iqQBV*|G3%|<`9
z-hEELRC$=A`@ZedDrwViOqVjVBiW1YZ(U)fXLxOvS-#_=NbPop=3ig8)G43a#-}4>
zSuId$d4y5TXGcfZj#`B(Th6ot#v$s<Q*WDH+u&$B+p>J!-J-juWeT>krdmBg72>xZ
zm)}YFn!WtN;&2CDCg#8*H-Ra;lx8#Ec*VWu_D(L>{a(A6*|_9R{tgW5*ur4xdLhYG
zF?H&;-ZMv&>P3D!xo*pOn)W;KUy*e6zt+5k-7fu$_84VM-51jnwK?Ui8&h(-LzD#1
zXN|jNEW16=r<^bRt|#qLd%2!<n#ku1P10BAPb_vibm;Gj?U%n?*irZGLw7QBfc_O-
zmvBoCpQ079-S1W%nO~9+`BCV3Vu80oPyCZ#+}n#!tp8E<&Plrb+|F%9H;V+!rhF)}
znNvIQ^5w$}Dq@ly?>4to#7tAzILG*6fvl*Z*Mq%FT;_D<cf9wCnQ$pR`NK-?mrq+g
z)`hm$%uo|C>)n2S|DQJ1CPA|W&m~vb+ePoLYz{p%@p`&SRP%wjUrRk%x?k?+2^Tzn
zMl%2Q((wCEv4;z8@5pS9HG1hZZMiK|`IqSPaeH&mx1GJV$hSIrYn{GJc+Tx@c}`6t
z(J5yuvTy8Icy;Ae7Wa7fc&)cT#p9f`0y%jjL?>L=zn+$Ko6oFo`jrLl@AqEMD!%W_
zZ};|<*Rw}OQ>_HOt6T*CmAkH*YVZ6&yj-!tAxI-BYJXz#>ch3|d@`wtZO6YkT9n8x
zI=Z_l_6hSxJ~^8MQdh(!W^J%PVfXh#t=(yrr&a<%XS~dO4F2jo-p3)~EU76tQDVa+
z550;Nm1%uXr<aFbIr1>oIpf|{Hjej7hdyn!j_5j|X!qsc<)0Qy@0~oWUKJiTmuI?y
zc)}#<?gak-4J$88F$qmBkZtdI<g`NP_(|^gt!Zn$m2U0M*H>M=Ql8_|vxzfG5B_|d
z!&j;J=}SgvjZ(+DrIkXn0~Lxo4dfcKGw1G6^E%Djq@cyHr{?xVmfBMeJC^yrik7*v
zk+afF<>&6~r@0Y(a&+qod15)%$t*57Sw27T-7Ygz&d6zOMVjl~<z&{*+g0*utC;t;
z#K&rx&$KnRB)^ngp=Qc)Zb8yQFPA6jf+AUOj!B+=^lpuE`y9r3#Y*gpO|Ji|I6rsY
zrx{H_+kJP6n(`%yCpBy-I=F3Nuj&1o*rjd`9rcxOLstvR=S3^(tYlg9f_10kK8Ynl
zp$s97j>n2CXF98U^qqKh@Nd}<h62%N&%C}0HYFbMstVj3*qhBdxhY3gN$N`h|ElFP
z`uKIO--<VnubGxIxl8=a`%_OR&N_5m>niuN#gfaTZ?OG1ps<LcY=YAAA_Ieuf7JT)
z(wVYWDs!DXon_zK9~_h{lg@DP%lVguvs@JP?gp>ZQh33z;E2B7!)gmH?#`GcSKEv?
z{{8iBbMbk})UQD+c)GI#rmlOmQs(Q|JC!<q5~pQ;e%yULR5avLkbc~$Gu`T&&ofJ%
zm>R*yv}2CIJVh4{_7_jrybC`xjsNd{iTgh{E$xmyneqHo@+UUFckc3q@|V6Fe3|&&
zeqO5oooe-;*KhEw2<c)v#rIiAwf4!s-MZXKqD(4k*UP()hfY=KTXm>&>*R?pnqo~=
z&)S=h1x~Ztn5TU0&a}w7Iz7FUNmtfLtezUd-k=f5r#$(7&7M<=KbYPK>AJ3Y5b77d
zWkvN5%jc1&x2Ty_elk5E@RR9K$J=R&oiQ6#3k7ZoWgJet?=btbf}V@k<Cr}mR+A6B
zf6yfNaF6Ylj}P157tCL>q2N;f{Tl1rm!eEmncmK@J>$9IN!6^6?UN0=rgXIJT;b^x
z5jCaj`Et2`tY#ng6u+6&?H(<1{!^gb(Ur3VPBi4{zHv6oo$>vsd)etHoC55&smYy}
ze_E)XTc^<eYT6371u>12lD(WJO;rEBSbTlMGq<8kqTdhNN_bxJV_Y7(Lu{*4?CJ+o
zkFE&)?kI5Jf${H23TEfc)-Lt4_?IW;tm-J^{pWGgm!uo5Oa=T4%b41pJ)Ns!dwk-|
z+U4uD{x4>`w7|F9Y)aFOl&#q&X8D{(9Hw5W3-%{}Y&&$rNb0orskb-N=WWcB{je(G
zi&$ezUev>|e*fB@)RtDUQ%O$_SC{R+P${CfRYPD$M=R&ecD~30v6*$cvzrPQmc1$1
zC3|n%UA}bL;~9P8eo;Ey+C|>Qx?E2Lzg9QQe8aAK@njxH(}F!Z6FAf_X$!2H^6jy|
z&sJ~!**tv<|0><(;+S?+p>#`e$AOg{TP8&RD>J;pb*n|R;M`BU2TK$d2u$zZsuwY{
zH}`hgM(g~!N#XGxCk3u`vl-jZKVQN9lI>3BX;<r+`YUE-x&#^T3(7j@&82;{arvj5
zYg3B!o}UQZ{db-9#|qb5p_BENUh83ssW=*-y7=*p7Y%kND-C|_DKvZXrns?wlC0$p
z?F&0n*-QU#vG!XTeAs>7;YE^az8w4wPm=i=9h(bQuVk2{aV+wA!5o2gCr_Q;QXaqO
z^u9T}&$aPMp18F8{aXL;>$asljVdcS!R#=lIaxJ8P|Jhq>FWBJT}P@)-zIs7uWyd*
zZ2x(p-*eNR7^QVDo~aud%T5nJ*FNc(m!sU&rDbetwUXv#YjW>zxOdgM-)-y6&fER-
z4xNm+&c(PYBhxi(;ng*gDW|v1J>a1h+wk*Q`a0v)zH?`CbvU|6o}6`lR_95TCed5>
zns?vjS`~CH_gf#=jjUDLCxltG0^(+AF;yha(P|W_YTUYd``?HB0$CeZ&;57h@b|-O
zwL3Ij4l_8U+sHlLyK7SZzWaImf7_|>);heIzWJ1A*#w^sE|sRN2XF3fzF(R4B<hKJ
zi>k+oVr9?oUlp!$P2>suba3&N>-m>1T;fmPVYzaJ!_w^gH-$7)FYWi+@^)jzl7yLC
zn~Li<m9<BU$26+@{4wwO9XkJbv(%TvhjxZV%y75d`O!~UFsNn0E{*r~XHFap>$Y1Z
z-o+o{AhPNE)1M`Cox_VQ8ecJUJ6TMPetj)A_rZ)}KhEtLPvgrRX4}^<*_!cv!J@7Y
ztnF8-j<Y`a5^J8OrWv9%y^~?{j2#Kq<u2uF-#AJymroG8AeZmmW11OozwG_(*FlU?
z+jG)Shv~L=Z(PcmbwIG|&-T3AJ+)J;Zp(>DZ^^ybG*_>$P<JKkkFDMvai><unAS*e
zNO<mg%Xxg|5vJX93)`Ni%vCtKYT?mDjdhXx`~I~=CMD@+U)v)1o8{@l_4->5E<Ug3
znPYOaEW*a8DN-QDer4P$+rF&JyS=q<Z%MVjb0;~S_jUfw73vQqCg(<(Zu_OVvP>>|
z!x2-jt=#H!PG>Dsu&#Ne(Hb;)f=W&p1LL}=ttYKEs(stI^84+8un(sb#2^0V^gFp;
zu1@9dpI)iQdaN!UN9^|gzV&qSxvi|+(=A2aPV})Ia++?VtvENbQEDfbw8=W|_UCmR
zch|mO6FPm?%Su1lOG#Zq*H{mH$Q1c;+2M0rW?9->gWumAHp<#fYhAtN$TyLR71#By
zicL&bHZ_rY`S6mpi^rDV@8a*LEc|&|%z2JuS<|y{KTi2c8MpgvudQ^QW$abiGTCfX
z`;z~ji*(}mpRQZ7uf`<rMcUfvq=eJUR&Vg%|LfVp`N!APzZG4+<k$+P2Km5MXPnn=
znQpgYs*c>wBPxp?zG&Lcu%w{6fya%%V~N0z0}Gv3&Uv1yyn$zRur=RbiNiw886P*v
z-{fR&y0K5Pzv-LWr|76G<{$0%e|-sk$`H!Nyu;_$gn!JrM|YV%nVGWq*O~Si7YY@1
zeo8#)Kd*hlb*|@z=4!rZKe@;@pB6ETBb#<awk$C!pRj<J>EO2fq>olgHZ4c`J+5d<
zE_k}b`f3=D*2R5$t9Q14yYcl<^sM}oEBw2^$!#<!TeRb4-|dL0@&`}NDY{+$Wr1&f
z*{r+&KP+}>+%B-qK4qpm|4kLGzN?v6PIMV&^lyCYZNehlr>@c1di~yayKSFd>PIz*
z+?)GkrTxz{Cf!~tq6|p|_xLCHbUVMg>bv>*ynXDo|I9wsGv#oY-Sg^Szq#iRNA%8r
z0&KP?I$FL?coi*opg6R1%EM}>-m0*OmbC)zp-r<mr`20bPLN*rV2{!6if?SYXISoH
zQ~I*nN_xhsjEyn9>#kX?Uaw{NZ)rc1Uc~Mt^DZ1tmQJhhw+-TEwwtr&e1W&Oo2c>&
z)h5Xv6`sWX%XdXC3`;h?{m`K@&~io6{n~O(^ZAzwiw>5$xw-ufT^&{$xv!>@KlEAb
zo{GYFQNy!m&iKr-tNnGg-}c*$`EoTM4zkZO&)*k)eNFuSeV@PIuebj)MedO6@|HJt
zUwl<lH5I)q1&oe4Pe_iMv06s-&K(&mPdW2@4Mi@?Kb`k}$n#WUI;(<zjZcei^u8!F
z(eELh7j3P}cWTA`{wDA6UO!d$snhl|JZ+6v!giPNb8dQYyfx3!MMnF<=Dr}y26nBE
zM~R1)?41_mW~rlgtuKA~?OVCk8^s@3Y3%&{?QQX$&{b?R66<%p_lw@%EhJrFtXnv_
ze)9~5D@!`BN3Cs>I4?0lRf1#vo-Z>?tv1iznlmNCRM~rF`y|g<4hPmLSxlZGk-yk|
zUh?iTnJqVs<raD|ct3Mk(5*i=#r@&E>vwB*$JX3jYPQEc+r~&I+SyjB{_fdr6IE6&
z*0(wO=)=x$5BXQWSlpf<`gHEZ98rk{tBx=<NUopZx$<uPV~gyITi9J)x!-KvUz3u1
zt87zg&h^Wye=9^!-74^sVS>`0YYW0=$y#oiKljVA+v)PP2Nr!Y+0rfaYKKbHhl$DO
z;^jo8Q@Bs=vpKhEXJ|!WNd57j$1A^oh<$fgq3kKg^jS?NMYF9OY=RWyt6%VCdkEd$
z@p1Cn)V(a%R7$oqzxn+{m1~_sSixL{*B3W2o@rMK>R2xDV9KORC;XH)7(5Q?H$HDu
z{I6SoUxjx~O^u>^&h2fv+XJ><|Ml(d?iY*u?X2eS>aS1feYNq#i4#V#pS=ZQYYQ@d
z70)eP-DXe{@OXxR0DFT){Dv>3JC^j9FY`KcpwhS|qR;UZS1^mnM78y&cAdQ)(SM7d
znJ;$g%QNk}OWxlSELVQ|f<vzL(vF6;y(}TCb{SXm?sRg{So`ow{L7~EdsrscTwB3t
zHsS1nm|XE&O)C{kJ47G-Ugw(j;Dhn*!=)ZV&8tFEu7vJn-8ps2wKci^vujSait(@)
zPhxx&Qae-P)y64JUs7Le-XyW;k+$x84(r>A23_(Zf@iE6{@qi#*Dt<E*k#MXoBBbr
zUJ4nknfreID30EfwRH9W9kbRJig;fTa=yCfjpN%-{dxN)CH}s-CtFocJj|bSr((of
z!>cMg0``1isamkK;P0=J^u-(3UfHL!**w1X+KoNu<#zrq%f4lDHE(`Vuj#7kKCK(n
zb&dZn`26L}&o9BRFYMLdz`bpX+u1cDEj=m%>eG`fIrF%0Z`rtWuC?%m#eTLI6C}5+
znti#~bW^9tMzgiAgbTDco?f@B>Bx@bFQm)_FKx?f*V~r+Qt8UUDzma53a5`>jaqrs
zbVpT4t?yNiRW^MKB_3M@%$%%n(`Emo8(Xu(yB{8IKfm|+ylT0n>yqWCE)O%dy1%pd
zdG8d{&bcO;m#Wp*|6JNHP*VRbqwCze6-}H$VsoZ2nY3!@Gn`maVEAUzW}bPUQ+M1t
zCx2N!aDHxenf!uRR|J=9zq_}YUBxxC^|Q7{$&^_=?R{DKs_&lud*(Yk;OF%BD@=W*
z&6E9?9R6|bq)*F~Sti+OyUX7waLw|K^AtR$y^{4ow~fHe3NNATYfJ3TW}UW};TL_-
ztX-<@?T6jnpS4?8@*I)9Xxnzn&^h<uC(*plS=)AYs);`64UgOK@9w1)?T@x9)>=n0
zY4Wk;a*AxMVlR~C=-PB<>*}}5AGezQUcLTC&YKxa&2l_;_TJl}I63Dg+a?jou>E<q
zZ&s?m+io{^R+P^3y$b#*K6AEaT$}V(U3vp+itp=VreCF(-LeXi59Jd$r)}xu<8n|}
zMC8x4xLbD2|N2U-3eG&!jmkRyO?HF)be+w<(&o{>E-Fv!F8qJ<cszr5jrxI_8yyd~
zl^py&?b;s2rAu$lGTzq~Jxe20S>k>0^IL(>JiStH&$y=(9mBiv;atX>%#BIA|9tZH
zoOz;k$Bml>_Z7u5-kZyF`=8pg^V&95>tAal+RSy%O?osj#P!FGig_tn7J>2GRVI{)
zum?8D{b}Cv+~aq}x0lN|Uw%8^UP~fY;EuP<J#VRoKU<{MFdcii!dy#vtpSVA5!Ig1
zNAo7H-z}4;=^a~oIW*_^((_F<ic>B($S&MmuJqNsS4Lp!*06)WMWhWfcJNBsOsSs2
z7wQ_}wLErX(bnii%Un;d?EJCEktg8D%R6feIZv78-QP5I?#0eMWfLlnO!(JP{B^Rk
z$I;bm_O#i4_z<!~E`#NH(5yy_$zIVe6EvnyS>q7UIM=d3V-EkiGfW+~-`AdsGR;5p
z=$)cjVuAYZDP64PcRw#MT@!r$n9m%a{hcfeev63-wW@qJl2^&Rvq}0q--hD2N#4%u
zqW3pm^;&m+MzgNz(sfHGom`PHElBW1gLJzYZ$MY0(&UFLBE;`jte<OICF52g{JZL!
z&ugQE4Yh`^oqr#`TYhtI$Wz_))QgY(ZJ$`I5m*;_{F}@C;1e!7+t(i0``|;K*UwmX
zLD$={<^K*EO%RKJytL}+`TQLmTNBimGha?x|MzR{t5*RcUY73<lwMiT*fYQN&cn`c
zN0QGkDqEXgf1}kS;L}}2p|uK=rB>Qhr*7Ld>CuYyavxe2B~6>Xe5dtazIJZ=>uVbq
z9}D7>`QTyP*cDhNt3Jtav5u|f<0r!F8t!`A>!nOQX1)IJ#b>%Vyad=}<sB*v3qD#g
zCmfMGww%58ns#YZS?D~)md<m|qMa>|*<Ba8KWgnfk{%nwaqz(0Lnqg2E_fB%{EPRk
z#qL*{S<9VwJGCh0N|~gJ@3q~XA+K`mg~+$n%cGu)9J9K1Nci~Lz}aGD*G_Cc;r2&Z
zY4+zYj+UCbv$k(_%I}lCvy;DB@6@CfO%vu#Jol}W-%|AH;_qn@317W#H&o~ayfT!V
ze_@l%Yp0tzJ5{ge-#N0)qJBf{p8s2ZsEcWR->805aJIWOOIZi2VY`s^j)X%lr!8i=
zo`2AC$Ry-IK~9fX$z84xr`C_}D<9;UiRN`R#(A~I>PqNuoqJ_h{_PF(*52A6d-CG6
zLvF1Vp$SqJZ{_#=_V<XI!y$1?_d|!uh4U&|tISu$3L7(oE4OSp&mR-WUS0Ms;r!%F
z(PzHdTAh<Ny|XWV*O^<}SLENX+ka)&Hl?(UqS34Tlr|Wz_Wt!*F2o{>^VZZU>%LtG
zU&}C=+avmkMqtjV>)bKXn|GHM#Mm3|TlQ7f;)hZBC-Fa)E1w5f+s?Eyw7z)y^S!Fq
zYqi<=<!t`{&wI9N^}0m`H>AV;=Gpu#&Dz%Q?dxl6RQTvf|GT~4@42%D*uFU~UoW$w
z`rW?Yd2enVe|PP9u+z8A=XPp5XieGr$@S{OEt_LFtab{-?3&;8qq+Z3t%kfZ|Mmyf
z^?Rr4D)I|Ds{G*(2$4A1owxQVPn5$0$GIPat5v#WKGy6pU$uPQ+7ro|w#yGp?)to-
z_dw>v?mO=fD-?D2crMaX{rvICEpJBIG=8VWi<MLNRMeU1+~iSG;|+Mppl);{>|bxD
z$SwIi&Xt+#*08qm-RY|H{N!LzH)&qT3y*~**V*c~o}X0q_%)m1I+v?L3$?Yh`THNA
zlroPExe>d1)s(X<V+wEb{&Ec6o8&n$<JJ<xeSeH@@9wuU6R^A1(>z@+v@dqCx>nW7
zFOjSdL{3cJzPf8kCbtqtYE2aLnpviPtc??QRGAiJOt)~?&MHrNFSl*NEz4Eei&NIS
z@xG4MKUe$X<MnGi)7M`)+Ml*BpEoGjqub(<4BMt%A^mQRdov^)43gY$Ka8<0R5J6M
zcQ$_i-KvG#wKpu4{iAZXc8A;4Ytk+X@2CCje%pGnS+aQPRbSt&AFtohy6}J1<JtN9
zBqz?B7uVn9(fZ<j@WdbP^DCdt)a2ykbOoJ!{5$*lI@{(+SM|@%FnqkI@bR%)FV>A`
z+~q2t?Avd<ChOA=C(%x)o_noYQ<vZOTj_k*vCRIWYwovK2Y-Y(O)Pd$y7Xjnsnzll
z_gR;<R6@BtR*5<~Byp_ajh5#==57(c`c>#mvsp54neMbI>O2at>t&ywrpckd*S6_Z
z?9-g!cdFIry9GsrgPW_p)^Ip+Xw06pV%eW-h5=1iRu^$N-uti66UDk)fVoejY0Hep
zlYLIl-D__2*;c=`IJi#uY3Rk!P`v<K*HnI^{Bvv%S5J<~i(SUUB;fF>?M7&M&0X!v
zWfwZTB{Hvi&s!?sDJXD}J>ikVkE9@pl!8;!0`n|1It5ppO4;FgvNHUs;az#2M_xjm
z4|ZG-Wa}^5tfVyEd%M@kl~vP@iMtq_(*6B-dx0f;Oa26owI9PjJJwGBle{A~cp^{N
zEVfA9Pq((ti2l4xTamYyDPMe*Y(f5|9h$2bzPhnWRC?l((7^cK%l-y0KeoSf`dZyG
zNzv8p=^aOwgBIuaR;{Y}7AiE&tZ}+mZ3joz5w)97%kLC=?RYxtm-t^x)$7Runj5<M
zD<4?g(%|-F`_xrvC|BroZ^^V1hI*l@b2{!`iEdk5rE(*6``*;`ck21Bu9mvJc>S3z
zLS5piVJ(3=@}=q;On$2C*cM%oGhqsPe9q-Pk1DT4OFApZ1`*+PVGgcU+cq)A9+Pv6
zNJ)xSjkmh^vO?j9rha>usAp&3R;KM6TK)+5-N+5+*`&Tqf8C>9fAq>F`PT<kPf)qE
zdFsAZS&?3|r;2b*zjgFSOrQB=C2NN}As#I29$jQetc;WRuI;*wC-l%w=09pK{O-Ei
z%zBY5dqa91TF&}!S$ID)qD5&n-=a&C%q#n+ywaW`qR6#z%hV+~e3b|8Oq;xE{v4~7
z)hvZGSQ&Yu((Rhora9TlBwo4hSjDzu8^_lRe_4#$R`JezYSz%a(<JxOiJ}g%>uWkT
zez&i<s}@_yY!JTX@ad@Lm>FS{YI~%Xn=(7Hu8424pR`lRb2Y2756=gdw5}aS^<KZ%
z%?|q>-?DH28$*ZR_4Njt7e$ujJ<|QQO;<<nO+m{0KF#~Jrq*BjgO}f&Bl&)VZ*uhO
zTRT_l#{Ss5_4TE*-`?L%W-rs(=$Iax=f2V^bbXz1^pCgCuPw@3qq=pm*V{k&YqOWf
z?f8F9N$K+1u-zZOJ?(jUZRL4`Pq#k@B=<#lT~_?|^LhPNv(oIS&FB8+UYoQ1?VHW(
zxBLJ9wT1W1&0A9C*0=3`evy^_U4NsRpJDB)?Dy5SxmAsfX)pGA3BL3a6&2m+-m5$9
zhHsDIMTy17iWWap%X+gn;eCgfZ~)6okN2r7m@ik?zWV<AePYeo+T?wATK0(VJb&@w
zoaa+&zr|I5-TKYyc}#ZnzKVl~Wc!pob!6>-#OlSXo@g;&H03b=^P7!ZWCA^+PQJ)~
za_@mMhY{1Eh(^O@4SiS4r>|l-^xD4N;!W$4cZZM6c`jyFp>aZew@dCT)xe02Kep^<
zJS1}NRI<tw@m*O@r~Xo8Tfd{t#(US?|92y2zPU7cYRU6=O$+W=%$Y5k$#AJvAxwAL
zw8swjBn1B-+`eJD%!G&Q%s+Jh+gXwz(RXKa(7}+44ozou1s?jXY?ig!cDPsP_vtrB
z7-jF&CN5!6Zi_frH0{sNPCM<0sgtMXrpH&#-BlBj+pGLfe0NJ-)Z`bQG2MM%!e-Ag
z+aI|x@p_-??Cwb0Ey66a$&xxndRkf=+UM6yoNB4s@;lgbme=M<kA!x=z4m`Y?e9-(
zinlL*qrSiH2;ZBtk8iKYpS+?qYVxI{?`pqF&(k%$mBJb_>*u9gw`KYF_*d@qdVOnO
zf2sX5mF<@@PN_#fyb^f&Wlc||Rc~rw)A@V95(*b*Z$50X`}cSL+h@)1Gk?#O*|h1O
z$w#i&-NDV$KIZ>9107Wq8-rD!BtNxl7ugjavGV?%<>{?!qJBR1`oHjy<yStR>Ed3e
zZ$5cjc%p^tIhX27$qSJ$mcMpNeEE#)g2rBl9c$}WBz_HjKQTBwKlI)%E)&f_pIw%l
zPTsUy_3na4w8CoVl)^kFn|1T=_{+E4@w!@?$$o<AubStKFvlE=Jz-6mOTz>HK3Mbl
zio((@T0Y61N47@=g|t+iJY}@#@+7agrh@w)9JiUL>u%m!T^=c2^!EF7!?K)(hYNpi
z54i8GzklQ7$1gYUI^{80ed)XpRZd(=qDLl5lvZgiiWTk&N%_Q*ut)I4t~xP64OPd7
z1%>vhk2Fo*9!&c%d9z+}_(48f?K1&Y2EMyYSTyzf9>0=`2^8g=vUKGv^C0gdi7#6p
z&q<i(U3ry>d)}kJHp)vJRJd2R9C%cJ>Yd1Y8Ac`j>9fziylAzYSLMmy-WQJblIug1
zf6jTSaCf<EgwFO0O}lTuys_tm;-&zBV`r*m`j_RtV-!0z>B*#Q_v=p>1WpxuRxw5B
zZ}pLxIe$*@+R8@n<bYVottTBS^&cNvt2O%o|Dw~vZi{1{pRJm)Ejf#SN$CGWdmLU(
ze7%~Py-Yak$yfEhBRd^tnSOs9S&%hh(FVh_+<X0%-fMPcDaV>P%*yvlS{7UMI{(V;
z!&$%EOTN`_Ic}Jh{rX<{a=-2+p5<(vt0LRI>XxV`g{(T$=H;uQYs&P=^~0Nr4?ZfB
zR%*O^xNmvSK8+ctUWL0RNJd_gkA1};*}6&2<aMBp*`rmbSj9uWuK$v$IA8q#4ws!3
z)1&3ob(#z&xzzXsvD5~?^DNw^VzIy_-}L#BNLQ{$i#-c2SgA$G@Eq@(Xyt0QaMQmJ
z_Zl>ezKJxJuzEl3dTh1UTGW%{ed~dkQoVPXN@=<r<@pSecPlcSwI&wbIU2ik^6sw-
z{bn&J-&^arOVr`cbFqjAazaJgrxeytD3bWvn5Ae`zT3X{j`x(ww`Gba%vyZLzx|GZ
zQ0+zKg9o|N9Pc+;Y*3ib(Lehe=a$#X%hT^XnD;K0nVt6mbJCQb4IQ;>n7=8Qem!}f
z=hclBH`dJm%Kocwt(|^|qt)>i?e#(7e7k*JYCO#Ozi$1jyE#j$AX)Xndb{UMo)TS-
zyFdJrE_A<}!F)pU=TF`1k3Z+7Prvhp+j{PviJR5?wrbax?cDluR_^oo>So@V1{YJ6
z|2>)2oqOZO!6)0)KglY1v_~0*$5wZKwOgicd4r|a<H;(P6Y6t{H}%@4wuC;8=Tln}
z&Fl6sH9R({-}Zk;=)+Y!LAg37K3~6AGuL<K$CW>SO!2j4wapg1z5mbM^=}{Fyu3D&
zFMhgm?oPS*AO3p#PsIIvkehvZBk%dbzVbQM=U$qXe)F+@cP3cp#HwFbP5RD#@~*un
zCCfhNnn&8cz1}b*`Mkx^WoMr3UTi-rWvj&7t1Jml3I~JN+oY~fc5XS5%s=UJ9OuD0
zo5#u3kCvw2-5E7uZ=0EY{FkM+f4<CLYuCxY;h^Q=A1BoJe_yrt<3;N=k31gl)k$+a
zwD;4!*Wdm<mk<8a;gun<@WIDN+2?QU4!*Z}+m)Fs-TSXq$5mEuvi<$byX;cG-}bDY
z<5uxqs%aZfR9&q3{dfMmjakRURQLoF=Dt1bZ<l+#SN{C&Nb57FmMhJ1+5h+Q<!$p;
zWr(Jlnq|K$s{a4?=eCZl9P97XBfIZ0>&*6dd#8J1`*FF-oA>Jedt1Nkny=O#(*MWc
z4xeUvzEpgYlhjEq$La_FtnXyajS87i9$$O*N7+2vg6Hcw#aQ3`NIo9qzWJD4-Fw^J
z-&S>dB)rO>x-|6L6YukrFJC;9x93&O>#O?~uZ`H&7V2AfT7T_U<8wBLcL`OU&$)W)
z&(hsFKkXhHo867LSI*eYRyNsdLiTF2@F??3N$fl_&n|JCQ+j1t`%WtR?kd^)KV&)z
z=VT`z=iBmjx0Hu!od4S+cH44amlf?)7n~M<s%SS;&kMyTFP7Z=D17X8@cF%of7xYx
zBfETV?=9ax*D7sI?Z2DTD{N-n?ANzwKk-h;BF0$E{lOy@3A3~(g$5ToO3&oEx=dbQ
zb-n5>kCv1M)86#!c03o@ywAQ%+PnGVr3b2-3SS@Guv?q^@E4PH@*$2e)2Y$jW;e?&
zzR(MsR<~ts?9MAwc|-1gWBh9s{P?f9&WatE*QWX^y)cuSo$=}Q`snR>u|H${*%tmX
zd0p)je|ul~y1ONxzg~O0NB;J!@HnMMvy&IED7di8S6xdu*fa6IT)3WrVA7wDKPTtB
z?pu3pZE&{9#E!W(OO~FEh)g*hp11w+u{ljG4yQi-)8g=&zx%$&x6F#meAV3ds}?Kv
z|7v@3V|(%LfCY*I0eklz&bNLtC)U}=)APyf9fsdichvOE(q6yg*17#Zf<7;1O4*=L
zWodeweZrIw=eqW;*0l7k4cTWHPqIbse>eA}icdkSuX)amjO};6d0(5Zb~96aPWIxT
z9r?D|;r#~}Usk=HzLw)~`P&i^hkL1+HHnL}zt@>nyvWG*Ol@FV#p|&_UH!BEr#-v&
z$xM{nc(=MNg74?c+uQOIG^3P6cYVtJHfQIxU9y3fYk$WyESHG?F*|>+=K<}rQ+tDJ
zJ)hm0c4nS)pKbhf=kva2y;4*8T-@t-mA!E~cQ(NK;}y;+Cr)o!8}dZT_MMA#@t=*;
zt}a{rb(xnVFGo;N*qe|=m;G$zwrXD$)A@5tOY{82UCi?x?8{U(tT?{Bc7E;Wt2U=!
zUOZ$s+l<$A;k9jfw~{uW%*gRmd+b|&$MMjd`K9ZhzWZ##+|IY*neMI4>&(u6d-86}
z_xpb@uuW2Ysa%>UK7aBRvAeUol_V6eZMeFu{+njtr988*lh3c&)sb_hC&hh@tktsv
z0a`zG(&V%6tzyp-eZ|+kPQYP>(E?6}3004;D9)YYrD3j8))=BYbzRszyRut}C$F-$
z*K?=0?`|<N7Ftu?AEy_kwYcch?e#a$*A-4KzMOe?rP*5lsq5qJHF@jpxbX6J=v0w#
zCeb!t*+Yvs4}Dr;z^>)JCgWF(^j+oKZF1F3#=DxH91mG@y4m_!#QnzU41Z>9%@tpE
z<zCV23rnZUnrBU^E-$=j<n6lF^RUCa8#_0bzP!}B>*?x`KYY}0NpEXh^G4F*fyAUU
zVUI7ZQJ=3mch|(lFYanY@5<S^b%BKT!|ZUr#g94FEf#-RXm9^grC}e}^>0@?_10EC
z{&jU*Rb?~pvI!SCA0N9UZ>PR9L(??v#~1D+*ZEgo5?}mh^2=byf-u&NYUOWkT-1xt
zIIhf{`?M?d%0kJM`l=Uk%NNVvxP5C<-0dvuvUi&s4cZoKGThGjws~8H=i1gt)2lOG
zwwzwS@6^4&4|w-PzqoWmT=@sb;Q+hdl_?w3bQ=G#oWC}==gA6A_2~RJOV#JqbR~IO
z>iEiJB~Msmw7~vP&NAP+r?S8Q+U|E#DqFBDg}eH3?`?;?JJW1lw<n)Y;T6aZJk&mi
zFT(qVw!|le?KuLeGhWT!++KY$tF8FOHZ|t2yLFpRcs^OxpKo<MUxx9W|52{}cP);)
z%dYbO@$JY#=DWY|7GFJ@?d8p{bKRz9cj%Pdn7F7NUah(N?{@L8=@NOSf6(&q8ksv<
zTHE|}wd3}$eYyRc=+W7qPH~5ePdZf)bouA4TTSuphed@ezeUSOy}eRyw@&N+&$8Ou
zkLRzd|GgUa_OEy3!$p5SJ(_ykdE>5&TMCl`AGV2mf8O6U<yn1WwcWL88~e5N@7Bj=
zKAg1Y(I3`@zkdCCHz)sOyjSGGPZ6OftN605KloeKd#18_Cog56RwUv5RKNRowa8Q5
zj;Z2n`>uvOwLiEs?9bDXX?bgNSKJg`t#>!-WWIfUZrA7Vt4EYrHy*N$|7_g$So@lp
zS%JrzlK+b$0`Jw#4c`CrN7&0HkN$qP{J!*@pm_JsRjWSz513|d9=78<_uSJ@*0a{X
zT7K{Pu7?L2_p#TTC(l1P|JU?0^X;B2Enmt1U+mdU6aD|M{;d~y8K0{Y7BVGoZPZ`U
zOMh4A9-D9PqYw}><zeR4uB+ERzU^o~P@g{Y=0g^q!f%IH+W((i`*XX*ivN?DyY^f2
zHNJ0lkh!^^-{|9KcNvyPC+d#)X4W{|XK%FFR4<?M=y|^d$B~JDJ7!<{(Xfx7sW9cg
z-H9XT<qHKmlz$7FFa5|^E6?)i#J}1Jo%8J<DG0cKQ_k~x%>2s^r0KVUu)Tb{gA7w4
z#}P#V2;+}|!iL=2+w$tyFJH30ZnoB)68Yy-p3SWmu4iCyVDNNt40&bb&OiOjwX3Vc
z<v-s{pFj876?d(4Tf6#ye<sG)|J^$2OE1?B<C5CT%Y1F^e?FP)>HGcY_y61q4rkv-
z?=F44E!O$$$&)9q|9iXr{=Nr)KA*1-KRzX)_<oVUzyJT$S5g&!?S8+ndf&U9?Y_Sc
zCuZN@_xIlWZ_X#y-Tz|#a#r@b%4xGYDu3PGU;lsWt>fD*SXyNA6rEgMUB!-{thupZ
z@_|jYzrVfnt)83DBznBPB-bH$_s3ck|G_;<Aw$Md;KqhT=lH*w9@b@VUVMyicXLY0
zy1eu6@9*1lto}v+-m_;9U;XQvKQSQdWgG=GG&D|RUSD^2-}LyppIyrmHIK$;e)#qG
z#p3>ZcS_>ogRg%KbeG+_F#rC(*VW(O?OpluR(*Q?wa9c|N%Oor;>pK)W`5s3Z}+QJ
ztK+UzrUskuUEOi&h1Ijy?^3P)MW2^F`FzWkqzeli?;Gf!&-~f+V8O?GWw&$rGuNkz
z$y$}%SZuGGF0iH{cy_<tuNQMpojN5p=YH+ar_=W@sxI}vT&i2>;p4N${y;gy)+LYM
z?S8+{|ND{c7A%hhel$8S@RZJpn!dICecbodZ}V)c^D?DoUCT2y6rL-bJi|QyUWRPH
zynS8Yx8?KeeyIxy+~SuoNI2WfZ};Q&v$M0Oe|vd3eet<$&z^Uezdh>Kk6Zb7j%Bf5
z%(k4H0kZsZHWjVkZtXjLXSPX@;jd-Mb~00LS3LheuYUjP+{HV~@9Zp2Pw(Bwxvt4y
z*ksl@)65^Uv<)j_<M-A4G~g_e)sNhi((=u>cwP3E&-J=)S8YG)@->1S-Qlc&oAKbi
zlY@NqpM`ZFKECJEsrxv;$zjj2_x7yYemMV^<&e?zdA_?b{V1DN`MW*EFD@)ReXr*8
z*>2J9fCW1>>n^g)fB)<B>~op+1rH8Py%k^k_3HWT|96Vd$2!|Q(vsbtb90l&+rN**
z_gDDjs;Q`$WUS8yxv5@+X&u`g`>NtU`z%=gnL8hN{ITY@<;NvUmh6h$oHp0%L#4H(
zy6N5B<@fy>cHMt+a<cwxi^3!;(X{=4p3Tm03keTjzKTIzv+M1qO`E(pINr;c<=il0
zI+fX^dhi?%s}X0+|CxK+_lN84{c<Ui-~P{s^=>^98)rPo47Xjr?Z5e9JG*b7P_f`q
zELf89u3a(X|0?f7i~ph)|E~YH$hm9eb@}rAOZzUQ{gJQvaB%0WwQHldmtFn2Y^Juh
zcJ{TBn5d{(H%r$1EuVk+{r*DRhYxD?ruO`veC1oY@5`0J%jYdD<Gc5KrcvstNULkt
zrX(HvD)Miiulr@wxz;=Kvu^8}L~hTEm7n`R`sc0xTkCh}@B1syVKVhB`?f~&dliqB
zwmgvC<>mD(=HPsL_Q%WTRlQ=Ho4+gmcu{f2`n4}3^7@Y%x4*l8<;s<;t@o#>t(sQ<
zWwHF;`(N6;^>#k#UH15g9baR;ItyR)GrN=%6Q2I6IQ4q{{(qC7&#(XIWfn6}KmMT7
z41deIl`o@3(&yKHn_~TL$74pumyPUlKjwa_5Z8~h*|TB8hOg!GFPDB=8SZIe66^2n
zt$p^~IlUKGS6_d%xZkeIbbE!G&kO_Z|IeZfxoWE)pD{lFho#u&&yD2%zcFc+?|(<^
z3taa*BYncHz5oCHuD7lJ_U7@dTUU1;m#_bm^)}H&Z@o0r{5AJ=WNxnbD;{4{xa!-F
zy!Z=ovwz*M5c&W8y<<Zq$JUICi&`vy%>H3r{OnBdzk8p3uX}lU?K`_a-|GANch+TZ
zcBDT()?53uP0}>$3e#41d)ufzSFe2A`F!5*g?%&MTNm7XbG?e8R$;}<sv7zB1A@Ga
zwZC2Kqf!(fW&COiyS%7-*+KJK*VQlUILsEmyj4E`^3G+g()V}%%RSRrJ@?x3^pe<a
z*Ddp{%isN2R{YC0`B=~7t@*cRiA^c!-^?`YoVW3OyV_mJ53H7lHuzo-TNClH#p!bX
z+u6VV-z|1ORd^@%!*%18u1PFO)Bk<FS^qa&=G=cPp8h3bkK|8UO-lQ0Aa(j$@9Nb`
z7Yk-p)@=N;^z`Akx61diZGLg}@QUvCHQF3yYu||I)?T0V!|cbYpYN^1<QM&VzWZR*
z-+$?5hUK=;Eq|t@tNt_2Ju=_2Na4fUXH`#lUS8-`*;ezkGwZBz$%N>%`WI1lpQ2w?
zUOAATeZXRw@Nd2P-{1TG|Npw@;0)#eCpwZYFOTnx&ud)n+@AaY#NUtAj|6^%D+r{&
ztLLv;>bmaQsr$QC>)sl)9C&Dz&&oP?<(;jP9Y<&WPV6vqkD9(O+f6Prxw~JTukkQ9
zlU@7;rHMxluMYlrPiCb+hw*pi(zM5qt^O!H_};zqf9Qk1A6}>Iad+opd35Hl$IO#I
zEcog<RMgnkE>tY|QEqbYurec4;j=oGGf6c(_B<RD=I37wh$;S`c;*`azUhU}{x#1(
z^n;<!K!Ahg!kxo~^MCWF9jdz_+iUz?{@b6U)&HHF9Gsjk9D2Cp*+1u5o8=4QAD{Wl
zZd3Vj-Twm$3mUR4WWMkGe_+|$_FH!km$hd3oc_9cRa8_})yMCQ+ZSn-r#U%&YHQFh
zbU!n_Lg9hu-)(ir>nqi^E-5*BF5<{xBd2`N?y%!K9>xBDD!17|K~ZR(R8pOojN6~M
z^Lr|j_t^dCleYX7>+Rve)#{Yn%zJh3VzF}{j~!aOS1eb)>q^O*m22KintAo-%MD>#
zZHw<k=sf!RyY}S72<O!v&Nq)<4A^@#;`yV`OQMq8cHcj`XkIKY@7BA2_c_e=*s?9R
z^5wt2vqrc5{Jp-aM_idM)6+URJ4@*(XQP9!g5pX=RmH7lBCFPS&)k0P@%FB^Rkh#S
zno^s!wY;-8Me*)EH~#^zn)*_f!v`}oo^`wGyz0$~`F&Kry5zmcw;z8K*PAchw`NgY
z*zs?*YO61F{;c`e=Am-(aW_kr7yln4ku$rs9(aGaq|VJIt)sc}?4qt)AI@}bI#u@U
z^S1Xl%vL-5mR6?wFVRp|wY|A$VuXgoxiy-rJKo;dT<)(RvF7vF_m@x3pCFMn`$7NG
z>sPKsWJOJi)X0b~e-e3K$l>+ph_@4xbsqR{+4<RSds%K&<obEJx<czVw>-(w*1VHl
zTH3g2UTypSqZ~og^kOe8TefUfuAkrPFip>UJ=-iBuXt=}`)#`|;p4YWzR_i7>sPE<
zZC&={#I0#(i?4lsZJ!VsbRa%DXv?E{VbNMTV!XGncY1z%I{oyw(!Be7K3%!29(Hcd
z&JBBlfA@(VOsI9;f6r5V+0yhS>T2mXxb=P4-r8Q<9$R<z>*w;fr+d%*Eje~VCu>!F
z?cJ%>hqqeyd!Ih#^|f*mW9$XKC)00y65ajg?)kJRC95Bvi`j0TNN$hbe1_%piIBUy
zG#+a_{k`n#x7WMlw;LFI{jvDlmHF>Bu8IAf`$;?a&E!A4-`+{{GtV<x-F7{`{B69$
zdY0GsH#f(Yer5gkVgCKCvFx9IIQ%S~HZ?Lo?%vz4>9>2$|F(a9ck{B|-XA8rKTfm1
zS$O=*HvRD2ZSC(ZP8Z!;617`>deoK2TPH=I+juKLAu2X5YGd|s#@9EtPXGJvpSrF1
zJo{7Tbt$(?*6ZK2+1T**#+3B(KdD|NcMO~N?ESrctNXl~%kyfVOfP$0tABGce|%2n
zN>8!gYmtSnop<Y=3$5n79`QO&^4j9;>e+iMb}n6JwmHBet5dV{+U{WO+xv2NFRh$>
zX8xQs)`MEBk9(Z-<i7Fmuj{juCz5`yyUxUU!fgGu8de=K&e_LbH=FGdW7KWlGJoC_
zzIQBZD${oP&N8^9_v@r@yKeul{XdQ;mOa|QIw$!Z!|BV*d?zNb`Dc~gylOrzH1uke
zuXF3)KdV;f9P(736e)Jib@kfSTY0tjZ*h;Gnbx_XKq)*dE+lXJ-)G`wZ#ot#Y;Ih0
zGAuSWz4}|;*7$or8&Xx4MNPRCeD&#5vy_nf-Jhr3Z(5`Hxw#-PtmnG#-xF~^GP>4&
zNu6=Qkms<+r)#&8>noX#_$8jSP>-~^7Z97t|L6JoobUfw-hH0YU#uwbgTMU$y{eM;
zNt~UXVmT`|pIVg_{pqOiw<p=sXQX=_Ed*C{UcI6Ien0o5;~D3V-%Czin)>aUH~)<}
zN7>ix*)*x&JmugOr?TsB&2JhuyF~;U9XZ)>>eQ*VoAw-7xBI2}GtP_Y{#R-|Ij<=h
zU!7O?snGjMZO`HNpKo6~JNwPG+4`H${q^6>t+(gEzt0QXby)xXelcHu)0;PDchW!9
ztbcp%?AEQTm)%@^{(N)gK@G321RKWL#>ri(&RcFJO`H)LE^<5n-M^J@@6OE#HQ4a*
zc<<(`-Oq29n#bg&&;OgueeEjqZH<$PrD4B6rbKVZ>bKoqyWO?Xv3A3`d6ka>Utj&M
z;qBqoB6wWJIBs`Zr|pju%3&LppL<vP#NVv?R!Q~>oo(@VYBq1py?;!IiF4iFx3|r1
zFPGn&G5`GSOy)M8&3pb<PTO7Cy7o_6Z{=Qz#q;am{fe~8>G=E2Jp9%z->F|LUmcq<
zX;Rkw^K-K5>L35w%keyWwO7vBN9Aw!sqfnobnN#ZZv7i)?f0L2xAS|Mw0)V4Ko3)W
zidxX~r_1MWXw{y6YewL5=KsvwO5TQ9XMQQ*I`B8dNcf=m#$Ro0(R(T;{{4B7{mqZy
za~mb+*Rs8H$=RTu!5>@Qs~TIPSj^wo(ri|GD&+Ou#h2FYf9TuIY7??XCS$hQ+KugU
zKlb)Yn9VU`z9Y`2?)7$W`nyg1VsAFI%m3LdI(7QZ*zb4K?RP&?+WlnHY2Cyl66VjA
z)vKAE-=w{M_eHCcw@Kx93iq4(f4^n@eovZReM7nX*TUSZo|~pTG5sdbe~$g%0rtB`
z+K*KId1!y@!9wQ7>DNzH_=lEmJzMwRuKL^C-UmUG4hLS0;fZ<bIK$XN>}!++<GeFJ
zLUR^2em`RI?a+?JPI?Ivy%mkt?J@ix)qj0lDLe0bfxPvLYiHKqzmQPXcK_MAS&!$1
zaesWfpS@B364%v;)Y_@a_tvD%G&sd&y&-+O?kw}WyS~V#$lfa7lA8T_jceAb(l>Xm
zvdLSYnOF12(3>st`@37IsXMK6q6=5{+SW~ZdpkNI*E42D#lfEjcPH#MtlZ>l^|R#m
zrqsz(pS|DwY6APRJ6BhI`n1-6^M<X~FH5)`ZoIGku(I^!mD``VKCQKEO1db{y+-EQ
z)VX(W?OL+@#<aF9?j@-aSzKo<LSC56`fD&xXvW2NpMtWl8QnF@S<`x;=GsbU@!NY+
zd$*oBvmvrLE$aO{+cgEZ&AQF96Ek0CPP?{g`P`DA@^xp+UBtV?q9a3_Yk%G3u`c@%
zxb4Ab{oeHs5uSw;Q@3+PT-Q6CbFhh3ta&A$jO~%KC-1gRi<I1!cQq?|duF?=?TY<#
z?F#2?ePwychNJ7u92sx^>9@AY?#?;>E#`CRG~w6XQBK`C(OWW>^2*-fUwG+|-M=5k
z+1K{8u8rKv=Qby4;wz=-tvQ{gvPP%+<PFaqS}bwAPxsok*!0^!e3_)ujAxsd%Qaoj
zHf?1Md*l8%cIR2M{5uWHW-%zb>*^|>-S+-os%*o@U8SqfhDRlRU3sP2c}GP;%G%r8
zx82cwo%{M&Y1uv3^rV2Fxex!iifL+ZTJ*>%`}%i@+f&0c54Z7d)xB*V9a-2KTX#++
zdPhZL>HAxUoubVnT@&}ocC_aHnV@&=<qAEsydN6Tn-eGN{?6LAHfrmotX0`MF=06y
zyRugM_;1?#J4@HtFhzad=j7j(K8A+6jE-`y1#h-D?XeBpnbgW!^?g&wGxhS@Vcf^}
zZD5heudJJxnzCf^+;{2sf^&XPTN}2qx_j-7$^(9uTl;nYJ(FIuFe|$uaGu4NjMMD$
zP7$12mmUq<Sh;xWqA4|>UIlq)PJ8#P=yn>5Jx}rXb$9vP>q>vWe{<}zKb!ufv)5l`
z6fADo_im%WA;r$`>tlAG^Rw7+UntFYGjIO>%)8Yk+w~9Le!#x|=JVq8+rQkeHRmU0
zUt6^I?aj@?jH%ytN59{!ttOkTsd;l-n(r)L>7q5gHhD90&)m&kc`+$^Z`#z-H&?C&
z9eB#i{XAOMCN(-S+xq#MduCrRXI@*Lo^Sp3j`3Uj{~sEXPd&PqD6vU+0SD*T`Lc%?
zxo0GEGG)FEd?4A@XT!l%&c~*=v@`N}P+ug+oezs16zmR;TeZ5xbl>020zVWD%LSOu
zGVw0hu;9$Ge(Cm=@3(u3$EBKPOf<HepBa5Ef5V-oBx%dE9l7_m+&gqop~o=irsdi-
z#oP0)E!=Qq+d|Q`(c5o+3%`2%c(DD}T~PuYYqPXnN{_uvk9u$C9$6YXHMhCpw71t=
zhsq<no^9E-YL`{^#LGgtsvU0K+dSi|cw`)WzXwHctXV2Lr6sYiWaF}H-=<HERG2ug
z&1u@*eY!pC=PrGJW~;Bj=X18KVd9w^N~Nz!<*}F?TCp|%_Q_kNuQ(FFZF=;FDSC6=
z*4(?>F7t_m-#oe8rzybc+tW2KGfJe_+TY5{`aG@dn!nygp<}-eojxC3>8q62_-xv|
zYnN8N=Gu^R=-MjRWuObe3Kt){^+51=<hygSVexObiqy}#TlxO|8t3EZ!k7iOx*X2F
zylZRf){KX1=C{V{Z+Y~|z-Nb0@jmuLA5>=C<ns3M-5j^K>efHzmt{`J-)+k{nWUYr
zqdLz@+Tw>r^}m_Nb!D@cNj^JZa7Se8*R5hN>=_z&9xhw7&@3P)`1$oU@%d{vMMq{;
zt-2Z#cH6MI-KsH`ck^81?7pw>%cuCx-g&1i$60|_E-iA#KUIT=2c6j>xqP-PT-Nt9
z`nX++cKO;Z#d^C=tU9fg^L*Xeva;Xjrk$+V)3cVhR^RvhlJ`^1Qt$mXd)vG+BE$6B
zK4<OK2c)EoYG$z7FfPx%ekJs#x4%vDRgPb#(d9R02>WeJ^-hm=^%W2go%Hp^<?~H<
zcg?nMV7UKL>Y8)YT!Xqjx%c*USL&y)+ji^5#bh1H)eEZM-`ghh$8uY&c(lc1UXwqM
z-%OR=d2NrYvGs%gn=`hQaGPc4NxpnJ?aH2=wO_yeo)#aL`jlhE6PEtFW#8YH{lEJ?
z+ELMhrOv1Br{x`o(`)<ex+j`H_*C_xzyHSB?SF-24hQkH>GCYkpV}5=TsWz6!=`O|
zzmIKVUTIeIqab=;$;PK!-sK!Uuy)U)V{ANc^6TsVC>AIm_4@Sf=Ir&hxz*ZA+iGqm
z{n&8-S4mdh+w8?*VG&tpH%Hw(arxYq_2M<T(cAM`%}>uMh+zGEe^08hkIe3XS=%>v
zro8UzbpH_^(zWK9MpxPU8Mfa&S^JeZj+{xYJSEC}bjM!nBd?m?M!RU){8xV%)}8;~
zhNaHqjIG$QmcFZxC$L)HtNbT;duDvP`h1&1c7H1P)-ms|%=)ZjYIxahmXY)mNA9o7
zZ)of9&8TJL*>Ks<`leU6SMJwSTetCvyWW`HP!^tXkHJr-<;WKQ^c(-?{?7UG<6>A_
z=DgXv?>cdG9Qw7wxBic(kL!F^Wk+o%;h$OWVyvIN*q5MqPJTvZp`)T*&>F5k9lT$8
z&*kK<;J?LfuxI1(`3Zl2ec7t}`r55I=bu{`i<>ViZZz@OyOR56d;Y#u^*L3WO5a|%
zckS>EalN=C)r^YNg8Pw|?NZBJP135(a?^a$UUtfLU%7Te%jBXhM~}zc`*!mUdF``p
zAAh^CEA{l-(|&Jrjx0EMt^9$4ww~5DQG>@n@8@jif4(^P<Ne0D)jFcDRTrx9>+U+|
zcJRUXce)$z?k?8tn4RgLX!!4w?=!|{=X|+RmpyQLd3W>ltA{#vm%PaEul=&`?cMmp
zyPsQs-o0wgwQc!v$%~KmwOw4kD7NjwrO9gr7DkDGyLn0VwBWXkrBA1R`_!#}^YeN8
z_6EL$SHE-oPwGW~xmpsv%}!i?>-}f-KTVSjqyK%4scx+{o}F&B_S|ftjdyQfk5-k+
z=jC}F8lzFS;4$xY>$aJ*rtpM&FeVvF-`L*&_v5>}D;jsal@j>k8K=E=#TJ%)rHV<f
zW-L#L4i(+>XRh?xC0ovMd57QV<BfY}m1J!H_lBR<Pmwz%O?6U-R-F2_E<W*Ii%RvI
zlj;}W2*>^p*ZF&_uIw=Hj<u5#Kb$nndt<Tt;qvLXzU{3Hi`jN6sBt#Sh3DK{Z+T|a
zt=3@?$ZadQzoa-fv`+MH$AX8m?^gf5o44=x*Efl0cj!w#oOD;|^t76<Q(e2tBP&A%
zV!qr+=Knlb(Be^;&h#r=Qlj_g_43-JO*s2Mt1<NbS=M=5znz)vuQ*|nM7Ug&^2xGi
zc^ivF`XBpS9Nd<3BZ1%U%Yx8pSEF5KnHMi8ID74{Xv887g$MbOffLup?LM`v#^C5J
zSMFT-Q(fYW6J|_I3ZGLt>+3uF3*X+}etIYW?4JiAse4l&#Z~^D+s_dxI6<J!eNv(J
z)fx7Tr*%TQ?CtLQ+5NNleN#Wb;U~L}p<%=A<)`dseiAJ3J^b{i$mhP@CNXcHaVG5G
zReV(cRlmP=-H)edCkcLhE8lP+k#~jK{@uqeKKPmzQ}nm@_FB1XEtTpg^@9!Ad6(#2
zVMumncIW0xEU$8`6Lc`$_uvRiXOo7M))}@}n(NnW6!<PQ{jg2XqPZs9?^b`BV}I|p
zfKAriTidqPvUlYOobj~#a#dg>>jm=*AxZ|z4SZ|`b#+XaT5eppAoNhmtHdTx8~GN8
zLrz&{^0gjEzK9gIUEJ_(`c$U_E50X*ZBagJ=(8X+%G*fFFH6gZ{p|K7N*PzbUft55
ze|fL5n}Sfh=40Lq^BeS&>h8#G>^Q$F`>;TIi+xkDz_gZt86UeEm#aE#sB`gCNJyQ!
zb=`XpqYkcFi@EKX&cty#*1VS5Jv}3r_g1!vNSR&WbN-|KT1rn1k3SKbsMnNl(2+mW
zey{ic?!PbPGm9DTy$qEXT;O=`qWtx#HUCdv(PooQ?W_4>>L74&(brz7dHRi(OB53p
zZsc&Yi_?00__*N%^?i#X3@_^>cbhGm^PNff43GK!x?{7?^g5Tw%0xD>NwJ-~B#^vg
zQPKg&18O0B$$kxmS#=+@!_6fa(>`#`FnTWc$Urc2&KL8>jUiXUB0ewSx%K6;T*0*b
z=KrNKk7cr0YfG0`*mY!UC49B$|GUS!(e9w|%cKjp7`HF9v6gKVW6*bU&|mbERee#6
z@EehwF9!UA&kn5r$5gKWf#cD(gjuP3UR`}RH&Bu9@%O_0{1xgAvO+7qCVqI55O2y>
zyU2kl<nPz)bIdIIrps*<7cQ#ozOXO;{D=9^)VTT<2OIZ)nfm|LMzgCkS>F9TYAP-)
zGCw^sQnw)f=o|Cx_fn<9)*N!5mnyouNcV!?ajjEc4eEbnUQc(JFjX+Y*ReBe#VTbr
zQ8kOxzXcc)q}DEeyjpt4(;18jj-MPAX5Mf$WKut9lkp+_{~vP(^?iTK6+SdGN=&j&
zzSOV3vg4YW!<!@*xjWK{GjyKtZ*5N&SUQ98#0rJgGd6577q4MSeU<n{&b7=!f4{t>
z_OyvDr<X>@NAG8y*(mMUbAh?}qpFZZ^LZZi;uao>=uS7c=5s2dhsBn29_Cq4Kf}!B
zQRo$Up#^6pt~c+w->vp|>HJL!E-`ZNCO>`nFmgV}tTWtE3mD@>9@wq>sc>Mzuig(I
z4fXi1$cP@gyqu#}t+@SP2V<5@k7VN0_M2KSmK{(icixZ{-Q#d;-?`3{1%2*Ec=nW7
zF<fmuD%03s_j*s$0VaOl%S=v9=}rb7Gw<5<cGtEnST8XlS*s-0$1PdS{=~ty;76Yi
z`0Wec8?fQytpdi$_fP*24lcWM<g9<P^gG!q^W>*)exLT-dN}u0@8kP2E04!Xtk0g6
zd@v?oWOHk%K^Q0NGu|DYzAtKpgkJTxbR{g_?(Okf+OMkXirN9s*|)mGvsnK0U1Z<j
zvtQ+E2dl}s&MEE3s=s78PS0itZ!Fll+?UbmA*07({;Eaa3)ktUyA{1-jtY|w^wdgt
zv+gn<Z=sypn#*VA7u?`nf2=d{PS)gJS^vvIkC)VLT~?>@V0PE-<?FWf&C4h=J?7SS
zQp9o(d+^Nq502ppSAMVx_B`<CQRJ@kypi$dkhpyERILWShXsZ_F@JbYwySu1aov#k
z^JUJVMcfhAEz75rM#gfTV=C-!dM#KGzJo#1qTKuOoX$BS3)t!#ygLjz?l0n~u-`J_
zL3Xli`?n2Ki}yP?Cdy4Zc;b=QYqM__+FCp}Bd5oe2naB_)%>>O@G$(fFz4a+d4G*x
zM!$Y@zW>kiyPpqS{?U8;_P^TdH-E3kZL7SWqjL65<n#J73JKqD$KOx-&CPeiI)Cr^
zAB(o-f6x2<W$X3af4{bt{g?m8a@l{wxw%%iuaw{0vbTEMP2rTxFE1`i$EP!{YpDEo
z!&v`@|4A*y=yOSrkKIzgy!_UgmzzC<tFPR8==}WlS{8%-o7Csk9Gdy$aC>jb^Kik6
z-%r=>-<lU|b$f34z0{dYj=#OP^>W_7t81?{O#Aicuz%$H#eGU0JI~gA>yFm3G`;)o
ze}DCw(lYPc+iEA@{rS6kZTbFxWoM^O7dUX_jKAO3*?E5?MV@X~pI^abY<JV^<4e2m
zIyaT#&u*D1?{m0lg;Mp>W7pP3q)op6`^G_qh62t`O=S%w1B+axEJImN#+|G#N0baQ
zUwrCyN`J&Au(%^SMfVxsMNV&n(jyG6OOxDw`Op5dc!T-!#M7HDm>%iP?w?+`bYq~Q
zaH`r%Lr$B$;m1!&E%MHZX<n$A?ZFc|Yt89n0+S#Al{>!uD8rq(Us`|1{+Ir}WM5aH
z^3y94=P!3%iCO+`ReKfZ+ru+dVwO&~iZ>_-keASCnDFe~F4y@5vo9=@s9|!l@{w<f
z5n)!}ELiZt&P{4^Lb&)3QRM(VMPBi%2YxtreCoM>Jl|)jLTtyviQ1`09DNT7KX6Os
z-H}{%(net`YvpQZMNehZ3Cr)!Png>fx}dV)uTwI=W_P>cE4kEVSFVH<&8;io*}}qk
zKue-~rM2E$3EdZrG65Dl{JRAA-!MNE@>#up=RTP^GbZG0-MVATi|O)hHE%W~=e|7k
zH0<zBP2>GJB6E6*|B1^BKhJD;4Nni$*%ceTU0}l5E!*zyy79W-#-YkyfL$*rKq+E(
zppLqa2{+T3@@4vEr+hq1SH@O;3b-A(;b;+e_#~B!cTbf)yH%%h_QATfx|~rw6LL!}
za(wR>`gwY;e0gW*=Y61AOdq?YKNs3P_B>T$H2+n}{Wn+5=gl_Hk6UN=TKZ&UWTdF?
zU-y+C&27JLUuS;z`}udS+uBpC|GJA$_;Y8)#*VNSA0;`#6))WWcWm@HJ?YrP8;mCw
zy_eyb-x}kq8R%rAxy5Uzu(Hr)i?3@w8{{9>d+}xZ?GtgD^Rj-bdR}mBuH8H7%LeOn
z8+PUDUkF<zIx%w6?C^x=^KFlO3cJH!`?&e5$&GO7>rrJzdsV0IYnObt@olwG?yu$D
z4hbCl9>m_>!hhY%Y1P}<J(p$)e(+u!nP^%nDRyh)=_<7=H>-bGH{XumW-6`ishgcG
zD{R=xx#?^6wri)ZHGa4qbas_x`{ZBS!@q1@)vF(|!qxw?c)sgT?i+jU<r6p76wQ$S
zHDh_wcI88LmZf4Rs!vafj?Z2D>e;M)1rvodHg35z^IGPSr`vKLdS5dZ)mBx$y6U=Z
zvTl1!#@A^3EsC<QbFx>bg>8Ej_}chm-tE1QbhBUHRdI;+HWF*+eUZ@k#m_ADT6o64
zGwipPH|rNOu9R2tI;Q(;`ZJa}&g?UbMV^TZo45ME+H{B8YI$ao*PVOIcQ$5v9-eZ3
zS>e2dwk@iz#$5&hX+7(@(@(H2`zfwx;p_LEL)}83WkGq~`PCLhRr7btzn?A=)%WxA
z#$Si-COt`N5R_PW@4bY|nMggZ_VQOc-@RE|>kqC-{pm6J$gPP_k88+u+uUIPYTp)r
z&z;9@T8r7;h1)kYG;F(YC(&om2~%ywN5_;!ryCzi?svZB_EPzomZzYA;e|<G(tFLX
z8kVu$^iYYJWbnxMPuQ>c#nrxRu70?>oVl7)=ohb!s>X>5_1bOccK%MfqtCduaAzFH
zJrDbf-jBaK&yeSr^y#tfX<H{#!CpOM<Gbk$Q@Xpn`{GO=O6}Uru|qEH-IS!73D1>R
zCvB@Znsn=c>Z#(+BI%34JD>T@Dp>dW{)#~5-0Sc5ie)N@hW+eQh|t|QL;9Rd_SXhA
zjqjT0kExVg<(JxD@yO#EbHZDvcE%WsX5)=blRI0dghX^-(=F&+I!j#Jw5wo(_m_ej
zUwWTU(~TAbtu)Yo_T<Tv`&F;k)<2RyFIl7g{rbz7FGFh{@4UOO_P3SHpJShsYW2TA
zFrO!X?(A9B{flqs?fY2ccDXn_uJWli`~HtLO7j!X*oq`yk&&O2d#KXBt-k5Oj9Clx
zI`o|-of1CHnJ>ij#QJi~#CD-cjS)*ae?<BS8W{yViE6m;zyGI>lGr=rhf03yRDT}&
z_NIAygw9)y(-}7}E;an+AmVzpIfIQ;VA-dGtqa%j@A2Gu&GSj!Zv)5Ijv@9tFP*ZR
zSiiH6XNK1$<=IcS6!@%QyWVrh)bwj<#vRFN+bT8|m$Mx2-I7wTW%rEDy(F-yT<He~
z%Sk1z=kmFJY%Q0JpQ=q<7}GxAa_WL4fyOBcNfSO?s(zU-pf<@z%{w&Ivi9;LiOl#z
zl|DfnZr7~#pI}<GLB%M*WkO!gx%GUT7uo)NP<h5lVfW|QV*d#Yb3biVpIf_dYsS2!
z>2s}*$<=)`Uf|Gt$*ZyJmzsTjgL3Awrpf#hEZ^Q?lwn)@{qP*+bNBh07o5)u|M^L=
zkm;=U3}y51#qn}&OdG9o1E247Ueu6hWq#S<M(eK)J)hq#`t|r1)4BzFJrCv;#b$gE
z{G}e=Jg;0&giq?fu<?c6iKmk)=7i?BT0ZH$waQImtKd7ieqB~O!($8nd5H6Vod0^}
z3>o)JGEbQ%E-2#ZdETOKa{8FX(HDt9anFu$DtfMMmf9w4c)<JbrDfkc9Cz=@JGb(E
zQ7eOp@6znelJEZtzTJ1CLAB=!x2F9&yL)T*oqQ^B`29N8@>?>CpYGk*EY|x#O-gvp
z)L?yY7biz1PbUB3MTRGt7CGP1^|x`Fki7H6ozFs7vgDQo|K^#HTsq_PEPivfv(_d;
zEolb=<==~}ZEZ4r)9Ki#68PfhyZe7H`OPyp>1X{{gz3iLx9Z_>d7t-1Wu5)|Tj%a%
z=Wk)Eo@@{1&SO3Ch%fNNoNF(c8B%zhtoH_W9VnGQU-a2D_l&^psdr^go3`%ki}Z@U
zvCFw#HMO+t(vr<mjf<cEYd5R?9I@Wd$7fCR#P{>fa&H~+oUG=1*?gXL$%_fsujtl3
zp859mvfmdUasS*=y>y*%`n+Y&zeL}!NQ++d*m<L@(b>I%6JK6(bP_4*7E3a+JgDNk
ze8$8HQBo})eh2M63!XEJ6g4-@ip(oMp=s==F7<a#+U|0(h#l`5-s<M39@V~fbKakt
z^j9a3zhytE{KVt>#OJzdnk^kget$d77EDdz$`Vc3%QUM*#pm|QHEV>Yg<NmDa6`)a
zO;PDrnYr&>%Y0dMGjFd_?VGs!ijI$;&BqcUr$_r;Qk^EmK1yFW$=FuWOK^vYdTLC^
z%Abx&nOi>Hcdq@?tFAa_!xo97Tqh(1a#SLYykM0*=*r`I&@%Ez(^8Y|8a#0aEd&?b
z;r^t4I#hAuq2vjh&R1>E%!}ss%DLHfHNz@n?hm8ATeN*cqr#LIFV1gT-}Wjau7&qy
zq0ZU!f7xS9i~Ih)-28~AS5L;)q1{rw&~f=rem7OlqiV}8NPHG3E==F|cKwbF7cTjl
zYX_MZmB(@4yLsY7=EOqJii|UUi__Q33uOgysVoq25o_i?x%7a+kq=k7_g>ss(C+Q<
z>48n_NuHwQM|S3H<|X%@D!tz0@V4var97pIrl$S?v*L$w%dA`8OI$bM@mMdc@=`f!
zWi#h~k;fk{%kxI?MEL~&6@Sgu5y-5~YPfWT$8E6~(bWRE8hnb3>wG6l7zVA)5UX1`
zk*#UVCeswnil1k>(w@yW?rXd(ee6N$G|9ioyF`>ZJp~1pyx5TZz)9$r(uOaG-)?U#
zWsi9_>s|k?o8s{amF!$Ss$Sa)?$x+&59$$0wJqr1FfT*=lwi-?Z=&~qd~U8cu+O&E
zia1<&@nw2+wvo7f)j!GT?YnQ}?Mm75G*8Fiu<NThE?+Bii4Ri~7-mb9E61ozYVE#W
z|Hm>v>yF>-{fl0H`2Xhq{C9oH%<Tr%|KFRPe<j*G`SaZHN7r~t-`*-McXV{*D?Tw@
zC7t#Ao12%zdSdmY#ZJ0beSNhxvM1K3=JB!K&Y08ZPn;;|iS>PHS$28WEZZqPvAJ?a
z&(?`%y;y3}>BhA1#9O77>Bkf&PYOPxIhjjoVseA!i5*LHHyoW&;rcSQsjEQczG%n9
zFlAq*L#OsKaCZk8N3aM_{pK@!i9(2QWq6odM~TyibAp{=pLc%$P<QP{^MshBtSfOX
z;w}d7k0eYw;hgUvEZ%nAd_&B=>4z#gWcII|k)sjezv0>%u|)w3%$oiOOHFjnxi^u?
zdELt6U)DG;cHP`PfvNMHuYk~^=VpZ`LoVHDS~8_m(8IlGme_Ii`9)lk5~ff1^*0$l
z?prJ`7`?4vrL1|5K_q9!4jmz>gQrfb#5k|s7n%CEx^yFJci4pV`My!9`m;@w`Ly}1
zZ(Uq+x^`>H&aDTwTQ)3x!7Z*|%+wcnYx8!Vt$%K%=~S#-Xl!@8wNv|`g3$4Or8gBA
zpE<A2JL+;J-H^$!oHJB#PFmot1eRq=E`<kE?w+0V;5lQ@nTg3e&Pd*g=sCpy@D!_p
zZs3{lo-G$!nVM7NSe)c%C0#geWAy)>JtupC>klS@o$|V~>t5zv-2dkv*E`h-*JYW)
z&TVZFeJG)<Kb7I*B3G`tQ+6+^Triu1+c2<`T~kPEhMVVqS-(R$GI~w?9LkyhKCyf6
zyy|t=>V}S~*bC)HPCHIj>c0;=);nYUhKPgi$5R9kFv#uSD8eIQ&oTXlzf<zm^|R9X
z`+`4+{3$*6bN<W8F)|Al`&nrR8kDW+Z}d*QsKz+&Nphy$p;G3j{I|BgJ{R%AnP<-D
zWtS#fW#3$-yKydW*m<YzX1UhNPlP*;y1boYtaf9=!R8Ae_I^|4DSr6pd@l3LRi$4u
z4r`cywx54UYGUTMJD1lpR<{^sF1)*I>-PD7zj*zAD*OH6W&TIz?^Bo0sa&<!BP;d4
zqI2%qO{sig&K7ys*35i+{&udjd*6mxi)>yCwD2!^TYPH58ttQ+DPKLkukYB>;BPS1
zC)8|;`zhYXApyUadiy_>5o+=jSm))*q$$&<!hG89@$rqvmL5}^^VNR+&iTdXEVW9F
zUYxUjzi0km)9-hR&+pYq$v$299JDFivn{IP)D%tg2h)DeDE6ElTXu7`b@{tDOpDJS
ztS$aI!!Y^T!h_=bKOU2wzVPq$`0BS?&llfUyvrw9JpI4lrSJ}^)(<m%IlN|x9cejx
z-lph`t-z#9KSRQuX0=P$Z{`(#V8>}RV{t~XkCV&Hi4!wYcX%!-JeF{6AH!<%kIG^T
zSE@`r6n-{IMbj;A<_(+a4gQ<urgwZgcvM1wJ*(&Y<_F46`{%Z*HUE}(E#o=;Xy<y%
zmod@hZ?;WhW}joWf@k`M34Q6^p0h*L9BfaocP$e9({zbvsc-kj%gM)1%b(ERK5<il
zhhV|uRs54CwRx^TBXZmzGhA<)UF@y`{e8c0MTyxi<Yt`BU?5TXCSW#qv-n5z?0Y;a
z?#}McudnXhTk9*g^<K=B_>B7(rW;3WoZ(;pyl(G}bMs0ziB9Z)<9I`Ju5XkbgX;F3
z_sk|X+g07sxW0XlzuofsOBF|_%#iyRc*F0Ok@a(_iJ9*uCbFHcxGK(iQ)<S16+?q#
zk5u297+MPYP7`A3*{xc6H;P4tO~azc{;kgMq-)0yM1L0DEcz*2{tj1WITMe`Gov1l
z{3ooB`|J-sJ2&%bOYiLZg5#OHPd#YZ@N~J~!KrHDk)@%$e?^)M{UkD{Y&pv!^|5%(
zCc$;*IREk()$=keVrublns7y7kFmx{0p}UNJA~q@o{C=ET<-r|Y%-sWhtIb5cYA~l
zPADBdzHWi~`&6&Fs}&R^4EJfA@qeMRHfkN~!MC$s=WqBXdplBXbyv3Fuh1!*ex%$I
zFMD=G_~7vgQ#Uegv%Eg9?w29=#6GR2$<eJV3vxXrIQ}0!uCnIG(>p$K67!fArq8Ku
z)Q#EFP#93$vs2=-V%qa>@7<gjiWxR<pHlKcXh*}F;84AJuJM{D>#mtixqU;p{Z`ZZ
zw418p^OD2=Kk?e#bil^fQf)R5fA59;7u9_?y;+lXZE1FSxR}zdplK72uiO8(JVNhO
z%*W={rr-V~_umXPzniq)=J%q-$(*|;M<l2()UH`nHA%H$eW@vj%dd;u-)cNFyu9?G
z+lSvr1J*6Nux875hOR)R2?Bbb*fKc0+84SrG(Ed_d{1?%nx(+OJB`jgS5B<B<ipQp
zQ~t63!~CnO!}(_!r=R<%KCj}D>8oRp`|azD4_>ONc{ycXM2$>s-`5uxliSxBt}p!~
zqvm_}Y@yCKzr;jE)$W*ruZ4G&xf^(cpI^v5wAFdj$rxVYou3sdw@NtGMD?~SxMeVY
z-Wk|jTo;*Xx64u3^`Xknyd}Brj$CuEv3OT|D^CCIpRr)tg;ROI4u{lSP^ejQ?rL&o
z!-njW`rj8ex)<cLB<}gN+`QxEA%!Vw8on(0Hpe%(3G#8(U5R&pxN@mYv;Lf(nM;<~
zn9Ruvmv%lfiSuH|%tURAhbrOy?I-FS&Unv~^mz3&^0`xjPvVTZTXc68C#3(_pUC&)
zifTsCTxkw-!AtIk+*~#ld@N$|S){sQQNf)L2X!QrCcN{$(vkb8<KYjD)w#S+nI@em
zzrQP&y*qE!8<tI_&vav29I^_!3%tBJUu;^D{^Y~rw|h0`-~2G~@QQ;$zVQMamzoj^
z_SZg@etlE(@~6+)id+&)FCUYZ<ZhcFyh=`DZp9Qc{^aFhQsNTJPe?Z^&t2(z{#{wZ
zW2x%LQ<uN#4UgYE^Ru}1!IHb7({Igq?7wOHy^3zv*m#E$4p$+CD1jfcr*_m;-AonJ
zxtCK~Uv+a*x0EnT*1I25eUDn*++DC~>N4Jzo5$YRauv9CNNWgqwHiyvGR^TjDX#Au
zTi8<7@wcUO`OQZ^<9FTfy|qI?=Va7owTEr5*Cm=33jPSl*WdGN)6W_2Q)c+7tutE5
zaq36L<z-vn-rp@B)2*a(>g_q}cL)9&+}7LsBuUz;Y?1JRQ)+_p;=#QMJ6GCwesO%a
zn4u?h+ENj=1xI5-lzv1SayS3_8~c6Jt)IN7l_&gocSiEs+G_vmS2vgEe&Y6@lsh%k
z{@+Dav80c&y0w!IU7j)9-#F>TgU<GfV5P8oGoSyLP&$8j@<hMd1tQg7r<w}}gc`id
zvQB&w@i|01!YuE=-kCQ=;$A1^?|1c85;%Lf>*bmrp40Dcocv|#zu{;#ccemSs`0Y=
zB+J~*Z?4_0&s{#p<k-CWcdo~dGgPcRT)=XF`TPC3*YEu(&f*Z=bV<^CnrPXgS>ke)
zSMv6JHTN^rSRY!u_}Vumrd6qK+1gr@(-qUo@BPyLo%Yl!EH;00?UZvT^w(|>5t+fE
z`nvem*6p=xmh~!qP;HKxr*dB91^atnR{vEIB4W$_e|pN^sLaZ6(9%q^eUbSC)!)8N
zVT^UG6*HR-r!{Y^zj<ZmLg)5f6DHM_zrR;oefj6Iy%N96`%?X0zrX!9z_`q`=ERKM
z+&l-5gjo7pu9>IN&Huxn(f;Rw*lR4+tp2U>3F2owtePgsI!oy)IXSH@I(9T>N@gIl
zV@&P)@H>ZVJ_jg8xlE~E63AgWRd_Y4kC0r~o%Rbyo~i{*2s)lr_Elhl1b-V753fsd
zX=hQkv4Q&TvbQ;}Bfn}sRHzYZUg^jjwys8&$BOgNy7cu7;z{l4g$ErTKA7dak7Yt2
z_u^G2_WB=cS1xxE68-b%l|YZ<Ob)J^YgbokEr~3a_;zEn`i(38b{nrrp8ar{``~Kb
z-KEB}O^c<ZCf=_qdzW>%|6Tg#mC?e1dQ$muJBya~${I4s*EO%bzhNG0xF(04Sc`zb
zyW8vApC;6@a6apjc;b}F5qg_@zf7*=-*ele-&Y^fv;JDK`~S@8b1yWni{X`=d8TRV
zjPAu6hS%IqCE2;`I?$4oVk#0f`RGQ|^4+qfXD(imzv;TNDeT+1_V>3h>+f?@c*|p+
zcQSM5<y8U+uD`!UiLPAq^-51<`S+{SW?en6`z-K)&CKr^A0ta6_myT{7G*mp#k5A3
z(PN!(=7OT-M+8h}*(-Ll)U#?9XkDGKBuDsNsMeyEuYq@O-)8>)|KPD6nY_>98(QXN
zKc8D<bE{~X=(ks%D;u?{Ume|^C?k}@azF9QWxM&Q${VKm*%T_R=iTg7QIxF7F{6ER
z%8UfBm?rfHx)Tbzt4x+ZXfOy9^JnXxHD&E5#zVgER=&>PbMxE#dynskW{1}}Z?7%m
zyj7&?Sh%w*rI6#uBCapYw~l;zP|IavCKkbctNXm2Gbg9fIu_;UVn<dzsG9!n?po3A
z2A1tN*R<%}oZz36X<4hder`zA&dRI<-xs}F@YX_Lt9N_()>CnNbDdpvnF<%)ExY|y
z#JT#k-u`b|)jw}OpL<pHnP$}r<x<1RtaVx{*OmtJRZM;M%k<+N`I{@3&&ip+?b#-!
zolQsGKPc%un75<C>-m$NA7zbeCX^n@(p)2v)Vf4M`rtLuot0sJvr;y1k<spWyUmMb
z^DlKNv70-lM7QLNiuJOrO;|Ofd5z?8bCnM!-yd}8sP8-x!^wP><?V^2?)?7}EPRs1
z`6V9CGZdDcDV{%}{UwXM>wE#hBL^FMYUg%uNIL(~V`BH`=|$_6vj2pY-2eINqrJ9)
zxPsOBAa-v*@8*fhEDHNvBzA;}E(&wxw%hVP%IB(zPsknJ86WE2T})CFoLJQJ^su+L
z=SHcT7dI^<!~D1I?!A)r^2R<}sc^Y8)muA0u(?dWAGhxXo5bErQni;(T`Z`LU~;@Q
zE!xe;V^*c}lD0GAKHkfdPS`f=?yQ!M@KE|5!sWAQUR~BfFM)$0d(xNp9=D&#vG7XJ
z?i9&V=Sc;&y=|4}52wFt&-4!Hm9CUgW#C%TyGi(ZNSm&z#jTym(b5%P99~TbiImLa
z&wT92#dz9C@O9t<-f%OYNgK45z0cOSO%`^O&)pp<scpag&kZH9NXc6!{$82F&R6Oe
zsXg~&EZbmyj8pjBZRQx8E5?;VH_Q%v5qfiAUy}RErr$j;jV;|WE-zb_fA-bWFNITl
z>pmyn-kPngZ5ru%XBDgW%h{2#JWf9XolH-=+!sqQZ@*>p^xUS28`w;DtkcZ+va$Q8
z=4G#0HA+lwQ%x67;py8LcVKDurPI1QtJmm;otYl5-}L<g15@IyJ?k4wFNiJJd+fxq
zt_0a-!K=c;!c$jV%iH@ltooDw|IGFKel)F(+Ss<!J-GHA>%HDZ43EEgd#o}(q}XR!
zbZe=zKwWmJ_CDtJ`;Yys?>?*hxAO0sRj1dk`q5BplD@I@{mtw9{$<UJt-mT-_TYeD
z_19kh05yRps#AO4eh{0!_t3oX47G$EU)PmgjNN|!VN5_#q1~So&0&-LYZw1X%0A(>
zan&<Ru@$<9S0!v!?`of3x8o;^TT`^q=RodzS08@+w5(!n?CEVg<X+EguMz3U`QVi~
zF=^T!L8XunKlX6zHOfh<?=OFEd4Tnq;L~Nv$Jbpro_0d;48uRYV75Pz7Ui?DoezEA
zQ><5zxBS}L%@y|Vk5#SHTYtby)vV~@#&bn{0*+;QdP%8$<_2*)C9Wp2ZgymEkI!RV
z$n<fKvRi?-PfWxMA)X4iiQ5923$}+bbm#wP0A+&dJGGKTCVw~>vtj4O0+T`?l{p&?
zzlR-9(s45MNiYe{{MEOi^@WV9LH)xw22YwBjnnK~*2iS_WEy;5{Xco(-Qwd8cjP%(
z&s1fuTHMCFIXBw;wq4eYIbGANa(~4bNq>0L?eQ{V!WGv_nWi14N1l9t{#LzF<>0SJ
z<)IhW2!;C@oe4<gJhJ3ZMv`XCb+t6z`XXlUE0Zr>{^@JR+H;9peepc2cWNfW^Ck*>
z5b{~&bouOpYwefJVrNDu$Q+pR?csF6;;5}vw*Q>xr!Lz0{ne#=eX^D!ZqpNs#m;V?
z*vz)^m08y5uyq>`9_QI0Cu<e;+$^^t^vteOvsYaqx73aIZ@TO!m0DTNf8$x~ZiQ!T
zryg$GX3}BnawN#pzUl2${<E7C-AgxE=GV0pI3DdyNWBoQZyGmef7C4fp191GUZx2v
z6Zx3WOyw@?+%QA<X@K?u_SRiFi|60{mHk4VSLWfA+2sc^s}eb`FD(z+uQH*@)b(4S
zl+&ux)jnCB6ZpF7&3dc!r-mN=qUa^KVd1xf*6$B2aDC>(Q_Ry*$^T#BMXDpG`jdEH
zmgz#7<^TUVt?AJE{o=5=tZ?rAjopXWYp>sXku(0P-1>D1b8JqE98{PRcI(o^`zxQ%
zPn2$4$?rCq=W*wuC(1p~_jDIDztP`t|K4wRbr%tr=Ue?eJQt^@%~euNWr@3Y!#|UO
zqn7hK2X}$drJw@Vwzuiq?<5KPTOEyT-ufV0Yvq>pd;c$!O_<m6xyaF!W8WA5inw;x
znO)HVD-V@iitIk#FO|H1-`B9;N8fG_=FXUyyvcS~@R!vZ_g5v}IOJF&BhsMqL9AS!
zslkW&mceg>@N5~ryx{LQnF^kqy?HrDXKQNNp3e)HGJT&aaz>g@(L*y}j#gv2cXj^U
zxyg5}wid74!+A&kpwpcVwfxB<d?suTb34^74orzXFh|=wws2$WLno~zM;cn(Rj)-E
zHdUW%a=lhqzV>b8_KQ&ob1wyk$Ga=^B-Lgv-JF!XsQ%(kvC7785nf8QUPT4-Z5X8@
znp(KuvwB@K+$>qR+(_B<>8567+a=cLPpbRpWqr6?e&6<g6SrOke|+VGv*!10@(;Ce
z#-Hfd`+m}0zShO&>zw`{GY>6V+V^Sh<imBZLA&<4=hZ)-TV8kO+d0rKxr4Re@0Oc$
z&oVo;yzXA*^S$N2-)^_RvdnijGc!Bi9j{l(|C9S|%T|h61@f%dcf8i>``%vUxAU<(
zOP_w6%N4*lfAbQfTj4^>HZ*z3-I200(a3C=bU{&~E4qr8G4ttc@w8R_>?gKdH%hta
zAF|45^6v7-GOurCuVLj7*_rwz=JK<Hvd!9(cfuHST(+HX$aZgBlO-ng_0`40Wp8gL
z>)u+Wl4rM0u#L0v>ftAwFKv#vdF$HDyScZvmFu+x`^mVk?fJPt`-BS5lKWS8*c>?`
zHB)*8>*p!?7L(72EM4Y0#ZuACYx&$Xrww|7;>|i!SadiHS1TL|Y@Y4(xNp*;m+c38
zZR=K?ont2b#BWpO=`bs`iJh6YJL=`P3vFUK>;93k)_doI4PCb$rl_4*vpo7{h@eg8
zl>nWY3{8DULzh&{GfdREZ|qt0PWH*<%g35C8qeP=TXZ%iCL#U)-(c+<)3f{S%q92d
zOYC32siDA9CBd<C!G#?K5hwB*J(D&%WO&`4QukDN@$#58-H8{NS<RPkU^27SJkl<r
z7SaEPC%gLtr;tQjvJ%VR9g14IbDnLSa<0~6;^}SI-bO|1ig~b33u@XwyY}N(q1n4F
zr(cu(B6HE|)zujXW%ZMrGi3g_T-vm6%CqYWL%mNsE7-Xuyzk*uzx8DM{lj~WW`EjT
zJ9oWp&-xv%W!~C~JJuXn)#A+a*486h`-H}%-_G0_n=X7hUFi7d>B;G9H&oc?%`%bD
z-Iw^xKhMNg{k!1*=GhOJqgIPKFzOypjG4E0i`VfVi@sf3{bOU|oXpI~Z>FsmWe!gg
zNVQ?C`L~tjz+{f9Fu^Z83L3&smL<e!6}Vl$^JA*$BWKA#AxATwH=9?^kGl9SCjDsW
z1EG^Db2s#bp1A4p&h*O8z_MvxV%{3ZSL_XHEvt*1zwg_TX}*3A^%j{jqUy#uhMQlw
zU)s6G_|`OsqL)Wyy8V(P7Ww~qs{id#_xT$(kE|Wvz2(ZCl8`v3?whAs{!=l#0~?$F
z8I_saM^y2pU)Uh|cvASiR0ap14GA$>_6&N<g7@S<?3v0@!lGFy5P2opDu8Wvn#?@I
zxX5dXx29y5UhYf!opduOyRG$>wRN{r)$+)H@77-1dp}_LmeiEx(KAACo{Y7M3f*1y
zEw(D6`V;Id0JSp$|JO=ykzVw!_T-+*&u*IY|E}Bp?w4fGU%eThl#F7o+5ULYy#3If
z*AZLieUG=^RPgZ7#K*_`rw6<+Dt>mR(X08*{r&%=mU<uhVgKhrGryk7;%94KUS7U@
z(tkg}dCt3KQ>Ol}TD*LIIp;}^E9r{Aoh1$Q-ueecbnq#5J2ph}1uj|NIpKj=Ux%`j
zz_qm1HzwcVev`0Drr`AF?|(ZUKP$WXKCVFfiVN@efA7RIB(Ivu*C#PNu~-&wKg}-P
zqSyDT;#7M*-TL$Yn7^Gh*NzQn_gA*`4ed!*$!uGC<?=OleyfrNQy4;Jujk%us#a~D
zw2H;zVw?(pRd8A8tY7o|a!<A{53BBBko_yvsJ%Vz?_+L{b$Yx)jh{s-oNk<G5&g9I
z&LwdTiAUiE9`DrnMP;Qgd{~;vzx>&rX<5~Q-22-uZeMWkw_z=(iPD-Wyn(T?-mRyS
zqIaiCPyKStV)}*a-r)`v=|S?fi*+M6irvpY&}W}1<2sY++dp;V3w3{Hd}M#qDD57R
zwS02!sV(c*X74upb|Luu$FluXC*M@^y%Cz6!r;?btnZNC<8WkoV&})Mi>6ucW12cU
zPX1oQFF!fs>Y4sllg6B>Y(D>W*x3c`w{K3~CYk?uQn}y4NuHmBmYwv@_c=C8qT#~N
zV`jMro;;6>{d_=Y>i)IccZSX{2+J(5Yw5WaRQ2iyr*Q7Iboqx-78({$Cq4f8jfJN>
zqF-Q9{v$b~+w%6cN~PyNDj)vf#l?T){r^8xw!Xe~mg~D?{ekCyy7iuUd+6WP31Z0K
z_08(Fb;_FB4-a>r5nLVK*wkWSeo4lM!%aix+hu#TX?BKUR&P(qdq^;df0a(yIis;@
z@hKKzmY)ezn^%gRY4wc$QYG{@QDjzpp|$+$B86a^6(_&15&pU(l<DLb#?9Mvf6HXw
z-l_fBPt;H6VBLcsVQV%AWSRMt^A~c&L|tgE`F1usb@9aZoPshfFNWF$E}xUvYwORc
zyX<e6p#I4r;i%{rYn~p{?Y)I;Qv|1MV5nI2r+A;rF_{hJ*G>OR?JwT4Ya{3NsXyco
z?bSN{M?1l?{+N4Muh{%)*XEchb6gZ!t*Z9)psZ%LL!QEQwYOfi9gO0sXZ9L5ueZ6X
znDFwl|M~eD-YdFpZO#vWeP_|`t5Za0ZCZ0n;li)Y8&+=Gb<fZ4uT81-zQ6w+9E!^`
z%sS3CYw4b4S2vivZ0Z67tEm1*lU?(hDiU6O`fb?R_akvq(lf4k8Z*>#-6yX*Fulor
z*1^^9e_eRHP}Zd2(kBN2jl-unudyaPSyi_@t5G{_?bb=3vZSqFS!~%}lYMvD*0BDC
zQ%xtFbJerHwNyU%?(yGSty0hb`@3!at(P@^XK$6h%b0!fi*m-EbwvvAyADhd{<!vZ
z&zc3XGyA?~>^&JWGlb2Z!&hIKS!G%5(>V3Z;uAN`*e@??<r8qyu;k_}g<_6HzMkhd
z=*8|{^foQHbkl)nXOElnd^%lkHLp(nW9CMyEnXkHw!SXE`R&fyFZ##TdL(=EXPwCo
z<DO^nuR?qAd)eFD7hg(MD?R^x*P@hvJRDIA+6|XZs4V=hz4}7g_SxoJMZcyk6X-~J
zqnXhz;u+Ww#1x)4^O#IZX3-he1K}Hu&Ni8(@v==Y4xc4Izgw0iWBD?@4uiALm<1w&
zecE-DIsI9uo0^{zpT66B<$_-kUB6Tn_vAm%v)=Yz;gO)gp5OhAM&gey3pGSBYH#CE
z7gTvz`bF^ALI2y{Q~mmxZWK*E_(k{vmv&*W>eABfvfg2nYF++T%?M66a(kv5nH9UT
zzy8wE={IiiPI+}SDezhwQ|YEaySo3SujVbexukQsa)$G^)a!K;0*73B`uC}QlC=8j
z-sENQu~V>l@_F0eb82mJm!17rqE)QhE@b|Bj>P<Z+d})R^B-w0&OLU<@<`x`;`K*z
z54*=qIkZwFf%ToRhV>eez#Z}hnIdsLa@-fv)qN~lZydDQ{bbSn8>{vAIxM?fmp%2e
zn0d&;w;o<wud<g#n?JI4-hJc;gQxc+y}3HOo!PZ-@4YS5G<AyEhg<F5W>Hd%myS6V
zom+WGhExCO1=G!Yrq{JEs9EbPc$%Midr4T6UGe|B+vXm45g+$|!oDO!#tO^jE_)4+
z8f$zKZat_yH_+s^z_MHF-(3pV?)!M=@VV#bPjIZ7yz}Uv>@!BHBBuqC!*6Lds9a-O
zs^QmsAZXRo{$u=QpI^Rub>Uk?)7?|^R<6_CP_^k{(FP;s2R@RiJd=W=Iby);yA_k)
zMXeN{Dt1W4YD&_imOpuiX85Fv9bl4a%I-UQXX(@IqYF(Aad4<D5q>y{k#nQxWasAQ
zx&_STYo_d2_UC#EN9;`Y(iywwT9<E<lJGW-)cjewJNNOnnCPu_&B-%P3QRW<-YLgq
zkii-kow991UhJ)#4U4NDp3^wabfDp>tmKllrVEUwcFrtT^4Pz0>(U9QWBb!4_L+&a
z?X>tTyJXFJ)&0`PTB;>4s$OR~o?+~Dyk)k+gM?2z{E}8wclHD>Ew|p5onM@G{z2XT
zxrL`#s(&x`*JzJQe*bXQ$s_q|uI|VaUDm<C)cv7yt7h>ttKwTzB{@E)%5%6~o4CsL
zm!Lyu#?iffue##H^>{o4#ZT(m%cV~Btj&Er?`_%h^=vnr{XYfvUn=_L-5|v#c;$0X
z;6A?_>sSA|-l2a+&_I0gREO5`jSuGuvbQ;U1-K^OlD@uX)5OJYjN1j|*9XkM7^*rY
z^2$_~W9|KRKQ6r6mUF8~AuD_3&9`fWxpTc5wrBNNPo85L_^Kl;q{@LS^W3G5&?d*#
z)r_sptugK=9~^&M{_kE_clR1qd8LVYv8M_}{?}d4v;FY@ef!GPD7IQ({TtqITAZ@i
z?@7KZaOeBqkB-&Pr=ILf^h}5;KK%7t`|tXE?)|?eF?^7^-T9#6=hN^5vCp^;s>?hR
z*wfP4c>I$wbC_N55AE00KJ{Lnr;myp`0HlVXt%6MUUjJ}$NRKnMMZZsbl0|p&bIsc
z_@L)ShY4Hmwx~=I{5AE-pD!VrqOVyFM9EBNxR8E!*1_Gc-#!&zk;&)tq%OE-Nn^u?
z`Kp`cwmf-tMQ3&H)q9t+G@S2jTzWM>{_ydzT@0^zR;L^j5;Bhxd^|CAW$3LNGBMdD
z%XeI2+Y|aGcIT4>ZvO`7kTso?IKO?4zngZP$6}Vy)w3%P#&ft8>;IkbqWp^HF}}Fp
zh4%A2=B#eK(Ny!uwyI>~xx2rGTi!Y?VrDFFsra08ZI_VuD`!up+?~720=#xFUVGrI
z#f)_AQ_`n@PTQonfOnnP)wSVeA<VDsKXHAFY&UybnYO<4<-M6droT|Knj-qFKKbUV
zY`cHw?>8J!On!H%C}q<syUkoWo`<J>d%A+<k;u}n4M%ER44kx6vkutJ5otFsnEQLD
zTHB%j210_fBJ83>J;YiIcZt^inYK+aes_EE`h7p={a&{6%x&GB)<13TR-A6Wu|H{I
zzg@?~hJMQ)Q^D5EEh@#y_x4z(<b?>|3FiGO;`3W<T6|0%YsR0mMw?|ePqAJ$EnVov
z<X6`?c0Qfu$++=#f=yD&x;_rOvVE<-&v&vPThFlmjy%^6BZKFY*Q>o)Y4zfh_4!%W
zx6jQeQHy%RH{0%Yv32gDkLT1ai?2=Jb2!Ig{ka`>zaBU}Xy!anWLWu;%YIJrwV66w
zPHkWR!S~;nOWZ%ty|jvMIQ_C|vp@3@E*n*^)@Aiq)Y*4=-g8>5lD;d)zI)p**~c-l
zpZ03SM+by=EqkQsC0MeK-&|Sf*crhd-**$O-|sxX^qJ{{_pv+EWbJ;lMQ^NHD*Eo;
zBRkU>JqB7&7t5WUy*)*czo&0Y;MAH4Y%#s-EoU|?Z272XR9E)yPHO9pnfI!{rP`Gk
z-Pl$7wyiWcUDm3+?5lfG`SYk)$;O;Nn@x`dt2o4VrhGFrIb*85f8*5@F->ciusG&3
z>oz{ybwKB=$Xa=AFKxrA^YspHnQ;E4q0Dlb4r_M-Gseg%4}81lm|g2Xv-sNDsM}Mo
z-{I)fc;L$>&a;d){+^bGmcxgmI=qe{{%yV;TkdWuXyui-Fnzt4?($9P>bEx=^JjNW
ziTyX}qQ=sfY7@O~I9SI??2qYPVR}aUzSz-C0_&;+C8S;jur%zCzQF8v>iPNu%f$Bt
zxpgL)YMoU4oppHC*Z=a>`HXSTE8kY@87|h1-lTHd$k_O}fHhxobFRc}v&;ntw;gQT
z=*!G!#^aZyzESr0nKLTUVv?z+H_cf3^Y8V(=U?un&wDvD=KS2^XCL`IZvDP}|NEh;
z|J~P}l2>i6++4rmynW62v>Nl%Vfi<nRll%aseF0Ija#Xyx03s9Gv@C8y7BkT?L|3v
zt>R7zh!uy`*lIuAvZ(mP<pn{L`aaB4-=Z*W{)x3mmZS*%D(diA^j$AOx~*;5W)0&I
zgXfXo0|k{-KVLQ8_jUF5$&A(~FHJJiO@Gd}DECwD-CLnwloiBV?G6+e`*{7R)KK@S
zuYB`9BjC;369;Q`6sML=$?;>&zPkT!!fUfV>(9Er`1$I!<b@dRGe&Q7Z_d))R&p<A
z;_H>y^&=W5Z!1WTEs*?MU@2qaHk-lq+r0a%okdHWBm_Eh`mGY`EEvxSZ_C`yShPcg
zO?A@by?ze;0ngbT8uXSgk;yh{-1FgzeCFzH^Uv&^%HYw`yD&BC+dP?Dho|1k$nvQ-
zuhy$kyz*;u=Pp*$;Ia<^N~$r&2hJEJ9%7keJJBrtVU2YAmr9m~DA$}#IcHw&S{%eA
zcx1_UJ;%K%ezy}jf{K4~$cbt^3hiF3-IIRUe-3A>@TUmXQjrG}&c^pDH%(Zgy7RQB
zWJ{$|pU=_6y;V2f{N(P`?c45HvZ>R*gO#IFPWHaIUc{r1`!`juZk@GciP_3r4a*BR
zzX|FVNd#ZHP*=O>kAtM3mX6|Up`^v_Uk(aROPpV4eR}D=#qIq!y6b;#&Al@t+kemB
ztyiZpWqDrt!C*3F;mQrBGow=2CLej*K5ssg+f9!Yv*4e%Zok`e+ODo%Do{%F++x+I
zo?XJLg*P0?zqsK>vY6YRo`WBF46RKpzD30cnM{#+^G@S?dSQP0l{co@D}CZ_=C$`r
zC$FBS_e3p8=MMjdY2W=ON=`~}o*<JI8GiRNcj`fp=ESt56}QaauAR5qR*L0srr+tC
zn>EfzZaq>|y*RTWbXKE;qt5F(nX1AxhQ$-omTG43b#0!Ww$ifeBxk`>=b!IR`@g-s
ze*f0>cE9Ij8r3h!%52e@-n>l0v*X*Wd@eiISHD(s7DpNIl~|s--)grmZO$d0t7~Q*
zT`U@J|GV&D(Y5B^1$#5*vS+JC*dKfNe(`I;my3VBy?UW_i!7_si+^0%Qv{y$a4SqL
zSa|Vt=NiKm>Fdrp+kX2OVCZx&_=WQJ)K1SkhhscE!=G`S-BcH4ee>f{mZ{MSdJ7FR
zBQCvSTFQ7QqWNd*EMtZ;oxaS({rhfn9Oi0P)Mmc6fBDx7mJ=ldZgpj}?4QVNP<rjs
zuZc(0|6Pok`atENb2GQIMa0Gz>bgfD=~!*2_oA!=+m@ed-z2~4UE8GTOUkm!S#EJP
z7dMF86eOrTY!#Tsy0>ad`@d<Hhv#M~`QIydYS}g0aCZx{kJ6V(LOC<;XtRk1m_4gJ
zJ$<6n+@ws4@6&XYTj#TTE!8`rT@W0oq9$X%MrKcn%9)=HRY@s2iEWx5=QmHRF__74
zj7cHXXUPJ_-eoIwnKqoxQQQzb+pN`PRehG`0)gh1l`QJ6mL|!~)8EE?p7PgT!fnx`
zjI3V^`#iUVCe8U1F6?NLy2tm3<*MdY>%4hWZm}i5?(fX=EZuuq(){BdmunhK?t%JA
zW~C-<;d{UPwfK3>+WlZraY9iNN6A7Z&*MwO81>JG%!p^P-+p;U<-2P}yZ`g^M<j_n
zZHupIEu7A1^y*D`cWqcgGs8;D(`*N|FRY#Ctp2v^>v^?vkyDM2W=#F{);>~xZN8FX
zL28P^F(KK&gHbOHPHn%aVA_11wXJ9x>)|(3zecaiP+Z4&NruIRzvvPh^SQMgGj)#a
zXLxC$aPo{wTl~o=E}Nawuhn-<l9f?6yA>vS{@XH*JAr2ZtFC#6SEX<~zB;R=OYCRg
zw?nmzK5^T=#>bYeto?HSd+xFA^Dlq-6D*bXe7B|ltf>yZUydK1qjq%15eJo<(=Qy~
zk{p)aFgH>_OIuT(xo@5qpX(CdSIq_+Yp17+FAv(2TW%I)P%`b}s=ZS$ie}}<$q89T
zUE>r;?F&rNo?m;ea$CYhul`Shd$M~|PK&MRDqShKEnuo@X|8KuTF0c<CVuz6GcS3a
zsQF{>m%j!3^w)+qg(xSBUlv>a)BbFt(1ICDtlK0fdr7NoI}mxca?PPDODEmfCzf&I
zmUG^^{NnU$V#n4pa9*7dlx@@Mze;=BE4NNJ390m0J82WwbQ6oLg}kYsPnC-vstl2>
zd7GgjwR}cj)^8I|eu-`t{`$_1bE^J661B*DpjW+gLcpIp=I+vKV$--?YfgQflI%Xw
zFlcA!5Bm;@w3KK^%^>zA?C#SeorUIl^Z&E{&axq8lBVX({P}x}W{Q6PnP|1iBRHTf
zx&9Ex_xJjnoIM^aKGx&H6!+kOb;^x|=zTt%x&nNWvz3Cb_Rh3O<B6QM^4mx8`AR?C
z6)h*vP+7$G_E4fv;FMRbx7L~~MzwoPzISxaqU06%i`q^$xH)S~<hSs;%4{@Y&CxlM
zyH$2%FodhkHMr(<QbqC1cFto9kMv|kJ^yR*Tb=)W@I@`zeHlykbE&M(NSbcDSZuAM
zpomb@EXygS3>(++&S=<TCM9K-=b5~w)2QJvW3uI*Cr5bLD{VJ5PB?!*zIvhU?_;;W
zz4l(Oz&7Wn@qvs*)hu3$H+D?DvUrw5Ua(kj;ykZKSq+&lOV?~U;j1nB$+07l`|3??
z*)JUPmgfXo#x35Udi~Nn|3@=bthX}q1b&&^z{9K3G^fQYs5Q0k^Ox#xQTtdewO9k(
zJ7ZqiCrl6(neg+3G0ThuL6bwzeIj1wr3*RRRlkd2VA;?4aH)^bjRchkb5s)6PJT6y
z{b0<JUX#;2$8TLXY!fgPFqwV$H{Xew3GxE_EYhBMXy2Nhz1RBdCjEUgct2;fcwS|=
z^yvx9wGEtXI+Le1c-}fvdt-^Z|J;@m?iYv7OttLX?=SsSZMBk#_RI%a3D4X+w<IN8
z+bmr6Y^@7h;e6vATU1Z0uSwy)P<AC`@3d!z{tU~Q0<ZN|cfEY|#AWlkt12t!niV$j
zN?j3WJMu$vw#kvZGg{0p%u&@cx%aN}L*Dw`?<R5F4@tTaoxkt!uMO#I<}OJQ3kx`<
zzoz#eix2C*y#DsE*8jXSic0>yiahO+Wyo3Q`cy~j|4BzLry1{-TQ79I?$CVc#*(vL
z+va@!#9LQ5>yh}kIhBRnb2&4G{+vAihO>HghOAjvs{r>jg#*PB(^({XFB!U;TYmlJ
zs$FpDK&;TZTcuaCHj88)WMjS6?>S4nbYo-1an-Zcb0s}RCOx<raOSFvNN@Zc8Kwri
zFS3Gtla;P_DF~#@Rcvvru;FbGxO(MwoRQD&w5^XBcv?Q3&i!&>p$GE~56`#y%O2Nm
z$?53v{cn0bJlJ5>lnDp2R34UXOZVqvpYduUk7ZvAx4Kco!<Vl1zw^5KZr-fsdV5Xr
zug3{Nk5Hl3=4STjr8#$fLsoYOoiR#WV71|^$HuPj*FG=J%9_(9G(k+^0jJU#U5WN=
zVY3QL=1|rkx35~0f>^w|+%gjwnRq4zap=S@R`HW{al8JY;e?~(uCEc<o4#!c$lI25
z_l_jz;f(1rInvWFy;$t69u@JZI6?Jwg2P#hwxzr)I-6fTH8J8}`BiG=JN<Y^i%E-?
zJetJpzSi{I^G`;vj(nb}zVhcXliL%6PAP8AoOCYMG5yS}{SFKKp2{=2WQK>XY4=jh
z&U<JR{%7H|=5^;&uRYk7p|;Dq<d9v3khIY3Ym9e0O`i!L6MiA0%G+ex?71qej#*<y
zqg(L|o)}Z-@MW7{Jo|P(CNp+-$;Jhp!nqI6%=~u1SU*5l@G?h~Sg>mTqV~1-HyjLm
zus`8Ii{Lib)s{&c4XU0dWcXc@si}=gPFQ;};#$t_)R%XytWLB#pH58tvgc@LR9mOt
z!yVb4Q-V%*SuC2j>d1}AuXA@+=U(YJ`0dUgR~zjQQN7Mp63>)YuGtzB9u?x@mdUfs
zxr$lguGZy<rTi20T|V5{Xnw0<pKQ*X7l~y(7jC?-n~{2Zd+y_#A59$O4}J@eR*Feu
z=sUI7V9oA#73VG)?GE%#7f<GRv&KQ%>r>^+c~({d>)ROkmD-s%`)I1U@YtU_vFe6T
zXtt>ERntkE?xr7eTtA&bG2y!H*7FAbcjLd+UYs=h>leXnjok39Q%lrJrp3-qR$(f$
zYis<>^TOl4u%XA}H13^iw=m1qy!zT5{$NSt?r)NF1VlTce$0Qffr(F0fIVJh5&vB4
z;))x=YqE3HI}SKr>pSJCDYT+V;!2C7wA?Yb=D&Y@MOa;KC^S4Xz8dK7;I)qBBm1|v
z{udV)IUVO?d~!n6#!D*p;>6|~`&3y2Y&Y%d>ih1Yp=fw*pLe*nZBUQ0>0zTwmo=8J
zo@Kvc<0PXAEwdRX-*)HUczNgjFeBd6opK!xi}IL09Af+y<q*l~e5$TjrDaXjQhtVt
z_n-J4uRQQrKYHCUolMt_m#$hx+}X{?X>Qi#COdV8hlrZziKVYHzrVeHU(Ih;%Ff-J
z-zs?8b8kG&ewy>B)QUvYz&UmHsju5M^3{oz6dd4Sk7NkqRkms2T{by<MsoG3%WFzk
zi@f=f+F-|e(SUJh$mt!k7+zMb$|(xpcRk_pai1-$-1RP1t5v*|u3U;vuVC>NeI}pp
zp|_ST(|1x%_mhfU2~#Z&3zn@=apYZ~y)ydfe3luL{!J|w;J+aHGU}WCv=0Z2Cgle#
zsoC4edhN)CMNx-x7I1oU%wXISAE(k)=oQ32$?CjS6>H$Pu-D6VyxFB4c>f&TBAn{(
zJ@w$tjQMr;m;X7WuRgqc+s&{U<s}(wuD@IF@@Q)3viSc8zXktO{5@@g$IK=Femp;Z
z@k@plV{rI2wZlno3|un8)09mG*1Kv4Y2NwKVIlM8jsD}XrjWN2i>@`c%)6R$z{qXu
z{M9)ML2gU)E8|O3ujSuLb3U0Mcf2=J>9?mE@5DVG^S?VCetgsAn?&`_GoFI08Z-{1
zB;|cRen#A##m`Xk#_r-zYiteQzCN;I!nehdm;LSjo@p!h-oE&Ed6e;9)=AOFlG8#?
z@@2GdZTwT?zh#|}P*a6ind)`D*&C)_O<32xG~gz4`MosVOzz6_%>GqpC1*aLvr}lo
zf?`GX%{4X?=C0qnMbh(L)=iG=XF9)|=cK9DS1%2i7jxdKDrrvABSEb#hd(8+SmQ3s
zz4Fw`cR!xSbid3v^XJ&DIaPnxuW5MjW67RnF$I=ix2njWde^1tm?K##$~yaZa^+-~
z<I`9*XF7i~wGH)m|HS8{TYTH*!NSS68mwgXf=``ik3Ddor*Zld*$po*>urB^qR}HZ
z`laQp$6B8+FxE1#@(D|>NRUyG^IiNv<G|k)xe=Qg+4;3pVyA^fAD)~Q@HlzGv+A$!
za-%19t(v&%HLKf=WtCHm6=v#aZCL8g6fj9ixk-5~m)oL8sZTxLPnvKwdb3~qgq=pL
zX<UMz|8g7)>MdC{BS+THvv^X~R<SO*4kfjygOj;_uVFI@VOeAUU|#PpyPtP9zkR)a
zS@5j|It4K$bqaN@30lvh71RYv(`RlFXbE5m(q(s@6=ZQfxO;Q$(o(Z6;j7l(m~ys`
zVPD9f%hNQ<=1=DQuR3M2p_X*;oBT(S={NXZotR&JEMQX8sobB-VtjlA%VsQ@66GcD
zZ5*I6_tDg;(F>l)+8Rq`hM%*&Y7p7QQvK+w$(g)m-=^;Fo|t{Ov>~=Bg)b_@P^xvd
z*YTJ4^BZz+Y?)d*X(wN_$t=&_5XO0m2c&J&WWJtwe%s%^rrVPtm!s{|H|xteCm%fx
zi>Nqo^}oi9L`$j2dWTujx1|`R?@zUvI8Sr4598~$u%pte{sy~uB!<XTb2RrR^E2iC
zNT~~87H?s^&Ns`jHsIULOM*=A`E08$9WQVHdRU}l#*^*IYy5d!Uj!X>@zk=ad9kDP
z<*kdKK7U>y&2=&HQ}E)9d@iQg4oj;NLkIItMZv3PGVN_g*doLiRi<Q4uXMVerTb?N
z$HJTXe{~PK_UQQpt(Oq+d#$bZeM8a~70*BRYfe0i*myo?$AO!h>nwwlrko4evEFCt
zor&+Y3mA=M<y(sCvNggayjFX;Xf}j>Z(EgW_f*QYuQQRw;qLxd&qIH|7A!d9uQ;c%
zf#aK8+grXwHHNPrY#n5sCOF@%H&S=aziQ}bn05AkEB{4{VxFeL_0jt#uv&cmrK<hl
z_iyigKkVz>`z%)`2W2}eUJ;gDx$5G=TTf2(H1G!*9?@i)YNGvaouAblN4|w-VP7~T
z3-k-iJx<@;!51xYM6|g?u}}Z~o>v=>Gd<{<AKqIQ!2g-U(<#?j@svPALg(6;&7CC~
zjr@vP77kN=mj2RG^x&R)!<G9Jm*s<&wT>YlMW#(kdHwZ{rAtugW6zR{pATIWJ9L62
z^fQaA&52B{>QsYmC4Z;94RO%hc=+)W$qoNHk4;>m)nZyO$L*L7XAFbVX*W}?4R!o8
z^rURG^*1M5SN}iEzvlk}#-8Tr&-1r1b4GP#hL^ZlXf-SGO_`$XyNGYu!a{T5Ql<2{
z?jniDYd?PbSN1Y=|F-S%)u-k5{}n5gap<wgl$dh-y|MUAsfrf)8}px?DfHYrYttrC
zQTDeC=U$xR`l96!AiJW(!_@u3(NjC?d7rVk=AG~fjf#EM{y#obsZ;ytmpc`GwNd*R
zr?Os1nR4*uPu??Ybt7l+9GNz`;>v*^3VeTGU$ty~dx=R>%Q$UK&0meBndbR7d2U?0
zwRHb33C($X(;aW8E-9*CCzxTRJpGlc#h-PLk^>o9z06PFDYbk(X~vwM<iFX~|G$Q>
z%}v{tTK4YAGv$7Xr1~JC&Iw5|iH~mW;{N^TR`&W^J1!nxp)cR|Ai(L1(8gOlVOyU#
z8*C4qvUuu3%e41rKcA4Bni?jVYFRk@qqD{1Paj#o#cj(ro$%4Dr0449u-eD0w=(#j
zgm(O!q_JIlq08^5KNUO9UCi*9=u)%w>?^Mc4&28YHUzX694ZYJ{c14V?9StKrAL20
zGD-<&AHK67X1VT6hbKFx&W*RNQ=RE<vdGjRzBO&v7G1T&w@#NIDRX}3@x;owM$h;4
zbJezQ2|sL{53HYbxn|MQ>wX`6-gZa`e-{mYSo!Z!Ws$_|E!q5u-~Y57S$F<s$-@IH
zuj|J*PG0fT;eddLhV+_E`xJdwv~DQz<mRgX;=H<0DVD7;L7I`ngX_Q(D~>a>b$36!
zyOKYNVMRr}h^q9)H~ptt9{<15vT>(!pm*;&=cJGwj~bh7PV3oZJZ|gXBCzC(l*;`j
zKg7bEY^qrfTx$u8W#8xheBBf|4W<G`wSDWSRsOB|zV)m}@1ZwUt<OGYDa=&id1)x5
z>#($Jwa2y&<~P}*YMhHdc*tLr`^+7f#P#h*mJgHHj)0$63$}MIF4J1os^inz5vI8G
zxWkXD8D^WZwRr-9w(~7fIWy<3rA5Cai&^E${Ygza)4lz<#6_6br0%P5jud0uJfoX$
zMMy%!jGsGSdR$7V+_?7dyX@O#8_xL28{gX;5xU4C;#+pvipF=LUPo3=&unM5+;CmM
zJ6AR@wwizQuerB%HNRT$rMxN@j#YVn>w?|g+&424?e4Y9)$_5xU{Kk>#<eha`<%VI
z-#(Mh-*9}wGJTg@Q=Ri}Zj-&n?7Oo1ecrd5%i|-0lDc{i-`rdKy6pE`-Rsq@o}S(1
zwm($<W(nuAe7t!&OovfthWY7N6S{VuU}WZ;k#=OpvZlA6wAZ)R74&4!XJ|Cb4Kh4`
zR7k6egI)jOiW|SLYON~{b3d&*G2_jNiDv2Vl(buCcCU0TSij!x|D0-*pvC`mg^oYU
ziD%?AdpWZy>P3i9+JvKmtD@W_*;yGgVh>0BUonH@#hMF@t9G=!YR@PxTC)1wg>z>u
zJ@&jYPA*^DW%%U1^&y)&HuDS%4$im-;%DTFz1i(!Z?~*Gn;W`jGsD_O(+Tevu^p2%
zaA%7y@>*l-Q~Q-`Qunt-D{HK3r&)jhEwC^+{_ZiZ50X6#<qs@ibY7!UF-uhLL5*mj
zg1>|2+Q9SeE4?ZvPInR7#3E3;X2#b5mKO8-HIj$&H$0E8J-O|T&KJ{3`wtiUL`ct!
zh*UJ^=4zSxQToldBHz~HlTw@uuHJ~_aq)|0mH9Ax{lXR{R>h9c)9sInQx#L5Ic8mw
zm6YEtu;Fk~ubsu$UrV(MgbvCUG$t$%ep5VYLSS<0G{zDZjjkUI%?y?sxL*e9-b=|B
zZ{R$!^ww!fHO@|Z**i^)2KFZ!R&Tp`c_yRh#Ku$K%?dqOy1F&pR6V2FGe4dZE&FR~
zuGCqo9+bwot-|!h(|-+XeH^SeeZMimZf}k;!?n%V4PNKoeLGt|Ex3Pi>ugO6PCeP;
zmF>1#wy_H{&T<Mi$Of&+nd{@yYdmX(sc_$yD-vB-STaHq*7F?~UogRbs^yB~=ic|J
z&rB4tJGNJfQ*+7_y+z{ZgH?L3`Fwn{e7@bxNh^<<B|rP_VZZ0(tQ7|)9dP5c)e>Lu
zmGjwztDc|I*DU(qVd2o5F+<^uS5WTji$?D%i<i&!6JK_Ax7n>zrPj=4F?YN3Cni3=
z|Mf!1KM`fiii-8VHjk^g9l3h)BNMO3++~h__xs-8l|7Soi2LQ{OTOJK;k{yR`MI6n
zu9lopUeg-#e%o8?oBp50Z@c^vF<d$6i07-MoY~jjZ<%}3vO#?A<`aE?-|e=1WBB>`
z<rNiH93MBY`J|C%_^U)IvYly~`MoOUXA4+_%IuatbneQH*vt3ZP_b%_qe^v*`{I;L
z^$re$+*F3^oArf6QogJ6h_sbnyK(T^Zg>4`_Tc^wpAB2LXsux}++wz9_L07~ZxxnJ
zeQ8`*)M;U;##k&T#rnA?saN}h{0h7NYe#4AQK&qnUU0Z{|K`TzV{8l^-~BGEoGrlO
zl_Tl=d9Tpq3G1B>Est4kbp51G;USZyCk$K_UOKqAs(0=B$)zlkz_el28m)z{k!KHD
zY@NU3U0C(6tKw@rR(1UTE*@3mRqd49tZTQk_3zuG<};;J*PlH7Bk`k_RQi+Xq^j`$
zdiN@XCSBmWkhNuB*Ak&%F<I@ly<(g;lPcR)O>WDU+crcT>)z=0=tJu*0f&zD>Ap{%
z@IQZJxOcwtJp*~g8ySL9iBskUzEe}!cXaEf>#JKDGNPpf>|>aNzXS_+21H4m-*nB&
z>(BGBcOjx43P&>bGV<>$ef8Bl`~d5c_+L-!|HdtUSNm_#S%J&E#m}W=q<$|uG@Ip^
zmYa%1c&u>$JjNvoj2%t-A9g1k_caP=mT2J67PzJ+y05Xy(6wg$H9gDK=B#~D!NPkE
zMW6M2YF&JZrQdO#qnBOn7mwdhPOs0c{${3f_M=F|t)q&JEQ$)QQD0tNo&3RWQd(Qz
zmiK9AH{SUZBkji-b#+$YTdAvj<u6+dD`m{hQax|1+8@V$K+B0O=-Gn>wjbWOz4;?&
z+svyN)P8k-v&r#9p}9`G?9y*;V|}&gF`FzGqwap|+|Ra0bJr{XF8;jjZOhTmHhMhM
zbE99iD6?%?v-Ps=j^z!CE&BaSxPwLcf?4mL@RQbbR}ggOkG+1m>s9oP%I9$oZVC3$
z+a^8oDVZ}#IaE+GDslb%^M6y6JpE2?kxxInA$$E!p4lEN_gdvjJ(JYR{Per{yq%AW
z=Pq6un=4Vw_jpxUj~-v;rS|qu$7cTpv+l3gvzl%4rO#|lsFd0|mFT)B8+fH|9Oet!
zvzBr4q%&N#6OGpIe5NIB{;<TmapuxxOQVf0Z8#;G;qtSxI@4#9<gz^{v@+-Kc<-S1
zTk*Kbv)S8nbB~{k4PbrErQy2qAJhF$mxPW5JPQ?Gy<xj~qTVXaJL%ombGDoh%iZGI
zJ^iMs`MsRueDa%;Rge0yFLv+Wo}8jw@9KGPcHXXgbu<1dpNmuZ`Y0*u(1Z)jJ5DWI
z9}vBETl=)E{WtFYxg)#e`SQrw+g9HA_4)0>_IFDgZf8~h+o^scCN_Kff~h)@`|jlJ
zc$0Mc;Jbg{!{e5{eZaK)@iyrb2P3@LS5)Un+8^(cVl8$_aM--Yt$V7Nu=kc}v(h;P
zmaYv76jNMzY*pdEdh>F*Mz$HB8E&sw!SZ6l9j=Vz%fC#YR3Ay2)pMXQ)-B**;Q5^v
zaWxWar)+&B_3wOS(Yr(IiiKw;%vgLqziH)4)}?QrRBiAvG`ym~bzxiG0TIdW8I#Yg
zUXnNcL24FL!@-Q@t{1l-Ds;V-C-t~?ZkFdKu1OcX(*xdX8pl45W@@MtetF7fiHDV2
zGwa0X4!?N~dYxN;_P^M@JnsMb@CIEA%k{?kJ9q7rEbiEJ>4xMsk9Ma6dQ1tIE90Mu
z*E?z??3ItPtogES3G;hC{>DmMeh#jO$CjEfE`9Rn*R03i{%sbIPR%gC9UH(Uu%__j
zqPU5|G16|HAvYf_UM$?f@8;Cvwq)9>xpArtD*_dhmCp)Fope6VBbmc((ZMy*W+Brm
z{pCx#6+&vZ8eF!$D!0C~S>vTf-;0@5uUc0~wq(s)u_jyD$2DznRp;+n(n2%%9Cbp~
zybYh5JPiL3w~8S~S*qpO5|NUrp3jcW$Y^@oby{C>g2J7Bzh6lQoit{6Tv~Sd?Dd<+
zL|5zVjjjGY$7n-WGyl`yL2K*(uI}C=aqHk7rdzjLZ!9yN{jq#P39H=IMCSd^Z|R9m
zH8@~5XMQ^K%fr9EynY|}p<7Lj$y>rf;EdM-)vqyHW}?q+m&Nk#Q@$W|%JWJVYd~=J
ztS#TzXZRcIei4drK4l>O>`{iU=~SN^lcN`C-sauE^UAV$m2Ir&XCA+Qc3bl#zEG3w
zy7!ayPsr$%uT4MlfwAm-Y<ZPrtHHB%S3b+mHoy68PE3R1wJ_cIwp_a#c{`u`-R23<
zi!+GtU&>j`)X@5qm*LYppIe^aj@63U%+dTQkrh#YbP2z()u;PXhDi(_4T}Z#Cp?Sw
zls?QMG3SNzr5BvHg73<eJ`d`QYuxRVf3I8oKxoiRYx|22o-FQkYxX#MW=qpvOQq83
zSCTsmR<`{M%#m53U@E`6*@XE*rNzX^)huRH>p0ffzV=<Q=32nnV3B|7OMTDieGtms
zyy%Skb?b^xjkCMH2s~T%(_8q$LZJs-E{X-_@|;trnkuf1YU);7GjB6jDR1hAPxUH6
z4C~t}JNG3EC1x3%;5z51J8RXmwHpE&x4-#+XIeF@Q|Q+m_9A)l@9oPZTKko!yx;jb
z<`VaJR@NGyKHgh$oYfcBG6^j?+woE(F7DwKqxr9VHXYoScGN%WWbpd<4NOi8Cx6Ov
zS@gjogX6?bL-xRRK`&Z1xp-L!P3+WAw2`gv2o>d+`bej^nalQN?aG2TTi1PPRz7*K
zbE<#n<JMK0egVfP-dN(is^)FW#lyLF2NV+a{dm;<BK>ExyVjiIcQe18HNRh!ksv1%
z^jB%+0d2WYbG$SHg*G(An#H)9dr0v;TfntKIkZ1Yh~Mza#D*+hPoJl&J{)HdJr;Vl
z<(0u+5BYqh$9fmO2S+aF%H&?8_s#H~CzA+Y{LNQWcdot~xYSea=s~3@hO1GfAIjgK
zIeczzhHb}#i7r~_zG(W2dG#sfCS89PllUocj@{$rIo4(Gk99_QtFZs$Zd-6dC^U18
z;<o)O^)AWPr7culzIJ=l;e}><djfpd2`hIk-c}KKQn7ohg?Z-AZAS_=8H7H~yOXef
z@6SbV?@o5#JMTP$)uCS+XQs`YmL@6r_Ku@YW~|x&Tc3PyT#P=DqcZbxw!^Q!gL^J+
zs;w^Tium?z=C;baS>J>>Co=0CU!qcK>C2udZRg>7PKPURs=Q4~_w?LNM@%I2PMCK5
zTkU_Re*fM2^R-w0uiUisw79UDRK`g$?!#+Y9c&WW?Au<=4LBDw<<SCR&uxq6Jip{(
zBiWJ8CAnyUC8wB_H;-rjrM5?$&)2vK2&_6K6XZT=c2(6Yw@s&4_q0Uq&)ic~RXs)E
zvl#E{>v`|)*<M)45U%8WK;<Rxf}h@H6|U1bE-04Ve=T*USxaZx*RT>V(Tf&=Ef-f!
z>u1p8dKt+XZghG@W>3Ze;U^1>Cq7s@eQtK4Zq)7N@_!~5D!U}yDw#hmjXyw(Yjt14
z?dS8V8l%3?kI-YiU2<hsp!uEr#TPkTA}6!W=s3n&&3xfvfT&szgUT))y=7ZWp9h*%
z>ARm{%$soIT(wpEyvj54t3L8dn@;NLTf^0Ap7XfvZ5fa65$&y3d<BBfeIG7cRQtBI
zNN$14X&?Vhn?2Qfp8VZ$&2wAH*(#&6=DSvUI5Pj^ux#?*TlbM`j!8kd$2<;)b0)cq
z=G0E&5j_=qTCwoA&h>`MJ^CwUJR9!s)eyX``<2(~xvi(1j6kjUq5zYgM=7x<j+WiN
z5z;zW;3@B-(6iIj9EwlAx@uPUMkD91jLeKPOE@1}P7$!q{B311CzL%%&fC=^X;oo@
z>%zL#N-46*(uOrF)*jDU=rOB6%4vo9%7lpah>b_&M42;MT9m&Uxa&sovd2yRlU4Z1
zOG#LH#W8b*1rv-z`R+)(IiXe1dZBYm$7i8K)4JXW8n2n8)Dx28wcy%P_w?w45>pQD
zEc|RXZ4&e0AM5r%jLNxc%=y?l#c_tytkNLK;Py3sQ{*hpNJKIVZ53G>;<ZtYf5l>v
z*YfKm)4VrDC(X*rmCVe2!|f9=+bn-6TgA%NUpGacj#*l1#yDe@%FG!P^Zx$gG1zrf
z!0Xl}{!J2P2jAt~-jp*lbxTI#!;lmmy+yuq3zsw+cr-9AyU4cuMa`qr?n3FY=jTj+
ze=komGB(CrVVRp=OjfP<?L9L$=lcI*dp%`dma&2V8|B}onwE{GN8As_m1bSPr&s%1
z)=4ls=WcZVj>Eyf7bqp(^8S92Bj+aj%+(^MDu*WK#yqoLx}kmJx_NJP8ks&!m?o;B
z-m`b!&$x=KqT57xlU@D#LglSfgw^Jr-5ec|{9*&MYI))2o=vZxv|OFHdghK|!HZ@*
z(XwkpejPF{XLNFH<@}RUCi0?F(ZrcM&Pj4XcTZ39ni<szO{ERRJhzt4XnM7%yY9ou
zt{*p}mGUK)&RgoCxkUUN<E#tkWWW7Avs{<)v-fwq=A1)Ev;#vei)wUvmVcP7zc1@~
z|NMmA+jBS7$=*)5#=YJ4<`?#7VUvC^C#U<kl$_ine&$w1ChNPiv)>g@2wN`J|DxVN
zy<tYB_lHi0L(`wccmC9#_HlL2_nE?Nw>Q2jn)9;tn%-tz&QQ)P$y{5%DRxd#^jpZ3
zxl~p?OWn+GpT^=GXY1}IJ8OCWt-Nw=W{I!%7RJYJx2|)<2eW<Iy5Q^UT&7uf4YLmL
z%lrM0-*RNF^!1zB`gXBSLJ3Fztl#IkXjaA<-|u%XPY=3hl4JYzSGo29v3YZ@Un$me
z)R?%d{Y$Ti&enJ{@0&AKTe-H_&gtGSdVO7vOXxms4^06<2EFC0=G08eV*Ow>qw3^o
zJ<S&uf(n=8cO6-!yz9oJr#s6YBq)Agq|H0&?h?-A9TVOc|E+m5`Qeg@*9$rh6`Z;z
zXscAcYx&pY)2kQFu1?X|R`O=rru(lnS6x<WTYUWbF6QY@D`H+x;(ENowTajLQcyAP
z(H*NhrgphxR!y2EwPCM$5yzv{WsS`%@2_~YIeS7%6Jw?A?cA<2u7-zS6{(2EeHIre
zJ<fPzYjn64?>p5i`Rd=*AGN)6N_<#&j%QcdTR+LiXZ3!*=<ZyyY_;lw8b-k%tl#97
zjF?TsRXMXJe3Rc-yW{OG|GP7%DX-C1YgwJY|MphCwb=#}-K1tOl47#8NWH}LEbwA#
z(4{#`GA~rJNxu_3WhK)PnRqbuU6%WbJq)7NT*_DcJyQ+egr8jaSEQ<IOJI*H@3HBJ
zVh&3#pHmkp^QP#UX?Izk>6)ttom*R`xkV+N7HfE2`1-=m)n60d=?gAp{Jp8@h5K2r
z2#q<nJs$T&PV}B0Q#kc*lYhc}yKi$V)6;`Jg>+ZOR!M&^JdraYen$G!`*rLd3ELJw
z^9(bW>e%kLz5ISHzW{5C<nbrQ%O0e}<@($GaR2sv#oeDDf~UE?Snx?{iKbH*!|E9Z
zzh9VTYPj?W6n8oCZ7nM*Xr8^#{F0Yw*oyhT+&i7RTqYfkm%ROOL(E?F<;xBPf8oh&
zJnQi~rkV2&_syw_AtzMdJv?Z0|ExiVz+R2B0dDnSUwI}NTu{<FvFzKMSBE&*gwDzQ
zlY8`~e`;W9iF2c>uw#h7>ghXskNkK3es;~yMR9+4iuzJ^WhUf`MlQ`*8{ts-<;6y`
zswW)jQ&Lk+x265{ir!UWS|TxFp6Zg9B1Yb6vMJ{ArE+Sg!nRc&FS9DXXt3N_eYJwg
zmTh9X-iP?Ib&FTd*z{trWZGh;rml4pBMm!@!`N$A@N9qcUu(^E2YDyg7R@KYXPsVg
zv;?SSvphZ{b>qI8kLCL%4@D>c`2Y9y65VMBVy`~hlg3e?S-pEnkz#8|lE3=12PU19
z6f54}J^7O3*cPRi4ooc$Vh<blONw2ZzE3Bp$e}6XmBK&%dA96VZBD1@-f^5hE$Q{;
zd;#`jIj`5vopwuTGsDuDtA}z#v+f;yq+BL-l}&uoFIl%eJ112yTAcjyb45>Cc2_{g
z5yR-b#ccdaYV$%$<}J*sKkUx4RF3oIv)R{@PIWADdH-{pz5a1Az2%(73YWPR{Je8B
zKa1(KC2X8oRIsX`t2E>Ky>D-q|F-`2f+g$HiH}#BGTLHZMY{(I7O6-bnsn5gf$duJ
zOU>CLo6>R?UfHd<DfKGXYmcHc`~Do>wtT~dyqzD_tPBG;%RCD2`g_RL`)|OjnUgjx
zx#aD9@xET-#->fl(*l#9?{u$oK9;ss)HEeRqwHC=e6`%yd8N;){EL^bYn*fOl0ei}
zzs8*tB(}}4`h1Cp<7RN!imZ<-v;zea);*EG$<A?Uqe<%eMXfQ_hp%qS`Iuy;Hznd@
z*%j-P8|PgKkL;ha)BBv`j1`-5HdZDY=P%Go+rukueljemD3UwCi?g}J$CO<ne}3HF
zTz1K&!N>hK*!?NbxX<|e+2-?WM1(J0pI^(;aXrdh;*O!rYpwe_CnFNprak2~>V0`s
zKr~QvZ^>3>udf>>+AN<Lv`v#Q>h-lX+os3Y+$`dsx+!Rl?C%BJx_C>D2Nh3CSdzc>
zWbn(_n_FDV6D{sHUtn7uxjX#dH>t-9rzU6ep4C-hbiWyV-X=YKajfg+d6w0m4Vllm
z%viCR=acTH3oTY<Z~WL-%6|xyIWkLC!L8e25<mMJEkTZuRR>NRCj^CD+<N@~7mnB|
zhYHV`-&)*nmv;QLSK&YYjm78YB)DgOxU{Eua_-uU4M9%5@Av=D+x@q^Jo#N`>S-mN
z)xNWMGh~x)mp_f*^eOzPb;{&$!4%Ci*D7zUkhv3J`TEGcq+1tPPHtMD(7s%5$93rz
zpZG02ipu?!0-nsy!rL!fx=bqiZL!~iIjiO3iy2*J@Am(^Zo**y=%1FV@wL?^22E2J
z-JIepbE>9=^ODU~f#rNU0V1=`)O0Oj{<c%w$<=kE>BQX=4prKQ_^5>VZY+Iui*aGo
zw^~j^F|qkM!RPh`OrKZvceW@;$Fcv<7X3eSTz2=DU*5*E&s?(%sGenPtsi&Z^NGSq
z1xC9M{W8h_5^D7hIQ|u$ryc0}X@XS9X|tD#q5mc`@HIF+D7knfFU;NQXXD@06y<Bt
zR=t(RmxC;y9Q4SZIz#44z~YmetkR=iPs`j^^iyhyK?iU2R-q7<CF#DiSQc*I(tCwT
zP-4o1FIN~?-fU`~CMMssV3(rcwq+|nh<P7;BH-2W_+PWD*@pOdhE2z&t-p6*%Y-{e
z4@j(+YS3^o(zWf4cx-oL?e|5D40~Q2ovhaT)#8<i%Br=u%Z%+z*p9vSb3EY5qq|)}
zzB+ZSsE~VXYpgxbNt>OnU1t~do%r|nch2p;yY})TSIQVFue=ZxS)p`^>Gs=%MTuP*
zK5IHu9>{hsKXhwr#+IYjuXQXfCmwFMIn(ss=~8c6o!6_tYis4!9A0MedBqWn->>J(
zJ&4=;M(5GZ>1%I2cq%Km=Xd$GrWKQy|Eu9YcXe^uu_J~Vt{ZQBf83d%wPkkx4o2fJ
z$<n*rI_B2*Z!Kixc{M9_;#{Mgod0su<}I*k;=8wHq4V)=F0-~I>TA8>-1YCzt3AbU
z`mF2y-&B}Qs@(J4WUkFund-k&!#jUyZtd3Jdn!ynI`8?sYQE~5T%RwLU3&ZYuGyLn
z*{d^F9?#QDm?XP*!Gng<UuS*AHWqZc>Mfl1pEW&EqHn{aLp9Mx>AR+em@!HmfBWaN
zp4z3X{l5R-*jhhtS{c&zr*ErU_km}8`x7D?>?i8JR$du&p!lQc{%!sDE6&Q*eXx6d
zbMfTd+q;h5t9~ylZB-`}x!E}P$OgM<GbbioJiGLa{YAAN*|)u(+tTy5JyzMca_9Cr
zyN&Li@KP%1o{${+IQ>n)o`P#hQ7Xwr&fP24Y`46Bo~?9t;=Yw)k<mF9k9)oSYig~_
zCx4>u(cSd3v)GN@yHjLYR{ZW*6*)OJA^+{Y<jLIpw|X;L@)c$07j&&UwEWHeSJAHm
z6VC+CyzeNoHMr!_9#`$$tH*NJI7?<XxN#V`JAId09T4M}$!TsB{qncgTR}OYx9RCe
zcj>+n<@>fc!{>G)Pt4}Bmuyab<r~utr?uR4d${+M-nSIZV+xZ)EzZy1TeMm?e*ayw
zwC9oE`Cfjp*V~f3#=HE*vaU;VN4IhXsx~z4?P=z__y56S_kYGSzU(jJy?Ih}u66mo
zrg_W7pFDe3_o2R2|EuHOjmgKK+t*+7QGV0ysq;HIGV-Rk`nvGuH>})ZI#mxE+2_S<
zN;$bl`2GL)KTb}YHz%CsVenQ98P%nyziH06`2K)dyUV1e%M2z;4vs}vpB4EgGqYKS
zoOXLN`&E_xA#owj8>!0SqV6YzZ)=+s@p%XfF}!eb5|~#LvRljPYv1%qWqo&d)~4;!
zjoH<6VgJD;LGHH-ue`}niQI4hJ@ksRN$)iKpMQkkNx1C46nF2A^Q-k|gy*?(p9sHh
zcI$g_9TUUZbvyrLX)|Uh1*o%sdzt%sL$vncP(e|xd#Wo}ORZeLa^H+gyIQ^|_U5Y2
zxw!jn!u@wwmI^cc73Niliu}08S%J+g(NIT1G)eGMumb0@TCZ&D@4vWn`OHp~-Muv_
zare3GjXkpW*pFwZM|%sm-1+0g-lD*FwP;a>$a}rEt%;}0*vlH5x2Oi?z1bB#f3sYz
z(cAg|mrU1~<uZFs9)m`^@YlHuq}UD4I%cSSo>{d@uHBJG(&o;zv$NYDZ@bB7{C>aP
zSCwj)3RQMPrA{|Bk3*cAKU51^wjFBxee`;Mlu@=M*W`fsTXK7k->8$CzvcC{^VjsE
z&N!ZTzwEip=c9&_QPUfa`MgW69J*G@?Qz#W<MZ?L1!-~moB8Xy%<t7ScPy%~{(mU`
zX7KsTyLgLl%I^QG8yLuImJ*P^`~AW8HS<b!Rpl4VNm*Z@H1Uw3K>GsCBSP}>JzFXt
ziFV5F`qE#1b94S)-^=Z-*Q_?%{tn5H-ku_yw)1>jpG5N({m=YD%ICu$3mMG4xxrj7
zL?O_ry|YJA%(|F$*8S=7`x3W2Jm3=X(AG!%Tx>!z<EQKQ{;?_aY&x_j$4jy$@`;#h
z;?+qnZ%L*321#sLx$Dc*hD}RuMqM-CSIXVpdaPe&ty{O{iF-nhE~aOHzuU#n`*g?B
z^etP3jM_rmeUBYpcC6_B?HL)H(xtoBh957>sQ5W;+BC<q9MicgyVi8SQUCvGmc!0|
zE)xUJh{Q<;X3m;(R4}7<*2)<Xi)EHgTD4Gq*=wfh;*rh@SyRG}L=~(QuM561N&HLF
zol{QXMsxXAU0bu$)jCVq^uoQ3qPLQ^mO2+-)XcXENtV3ID%P?xB*^OYTOYonEBR%`
z?Pg+k?0DBQDDo`3ChzFU6lb}>-r<@1;fK*)wR0zBbzAZo&oO>({_EMvy1&_vbDi?J
zx8>izH@TrpHY?8eN<`7?Yis!vweoBV9ynO}ZtT9kF1DNfpMBizZMm;YuZD)#URdfa
z{wu@&kA!IY>TP*<t%AdIZf;t7eg8f7s&0$AKNXkc|9xnG9$)dWb@#u=dg|}D|DP!I
zPyAi=vC92fc`X?%x<!{(o}Or=`1IrPG=>)pmu9ep1o{cB53hg1Wtk=L<ZhX!($S5~
zu(JT3FWu4bj`8S+{&lVkCh|6ivz8tA|5rElYHRrhR_$*W+C@Z#m0sLVSKyQQ)jw&L
zoT&F=(+~^G#bs}9c>OUJ+L!Z4AX@iv_u|QaS_*}8k9{}JxpN{=E_rVFhVx|;uPkvs
z&iRS?L7&w#0WXauyFRoqDBRn@5FmD;)mZ*&_H<8|v}JC73zo>cE<MqCi$ysw$|tHS
zTKdX<eNQKL8`YX?{l&};>mHxl6T)uS)4bH@f?L(L*utw*&C<VpPmvId+&^#b+SvBI
z7ACiwi&$5jx-sjh%)?y0m8;&Y_c1PVYucH2c>1aODX-=B6gEtC`?_K6ZtpeKRoc7%
zPMlt;#6Bgx&Hd=cb$^atI65cfadhiGF0WHMeZSoce0iQR8QQE&G|~^9pb--0r|NO+
zhLLKo$!`Pe<dE{y9m%nVhDRoOeEqX!X<79Ax^1cF^`ej3s{Y*g@dDEs{*y*bxl6O(
zH*U*%8dUx0n_&i%M@Nt1`+~K#+b#Nk*_qxrc3<^fjow}l|Ly$tKc|RwcsyLQIcr(Z
z!OVZ{)_I$h*}3L8J-MZK_{kN92S<|ZDqr8UzkThF)$TXHv~$nAxHyAJW45$t{^}QL
zUtS3N?|!i0iA3w2&O;9_?aPyUrd}cRiLpS4{gLpbj_&2lMbFHuXLRIb@Gbi;TKnch
z;MH4(zyB<cZQ)zCGxOoQ-Fe%ev_$x5)~l}KOfxH8b2PZ%-Nol|8wHu&ZZBkZe{;!O
zeP{oJtNZtJ8n4`*KCkkK-LDVD=8I3f3%neWDSXn~qI)B|vf=%*zq~zKT`v~>Guz|6
zEb#O7eRnq9-jrdqPoG_$ecL+;CyT2r%eGAENjewK-1ovxvhbSi=GML6-f~^P6f$vR
zpq*Uf$}>4{mUBmDY|+xbE66+5f`div&4UY!yW6G(zq4n3aQ)vqvDx2l&6ZPCn?G&S
zg{>jU$M`pwWz?FcyzZN0bgZc8(+PpRMGSX^cE4D2aoVBCJJTljpN%n{q9M)Oyhb^~
ze#+h?hdJu+j@{TIZS<e@)t=XTy7!reoyq42=$gyf{O;V|mu0iwKd7*MEED$s%Io`U
z8@_#9vggo*s5_P?+%%Z|T!df5oqu>C(dp197Bxk#BdQHT1sqS7K4YCUm!Zs)#ls@5
z-Sr5^ffIr%&sS8npYn@|4^CT~ai&n><;Hpc=2~yhbB>Zv;N3VwyyNCttGW|mYwkaK
znije(v~Q!pAr96(f+1hMvu0)lpPSKj<;P@iE#-{u)0!(;vY3x-EO%<zYrTE*okPwo
zZKA@Q3eR;W$*#(>RqS7@JlVjsWNW2%<{6nT-q}(wOHDNPJ-DNNL8UAA-I|>m+*>rA
zH)~jyommy|ee$Fehj`qdCHob<J9Y1!FJA-)Yp>s|5-Y!J2__Sgq-_ceVw;{Vp2oMq
zH#?l^RlCmO*j)vaO1X}ST)lLxe}2aN+8_RYQn#3c5-iG+O=CC`-%d4>cQJc(NHu%y
zj!Cl~{N`TKX>`Rb_jYqh+#$O}=jV}K9|CVgS9E8*zE(WLSLzz??Q;FoIkTUd1bQ!Z
zakUgpEXtgG?dm&a#&n1Gc2C%H6jmFF&DJ?Hby~*pzNv>}LjO&R`gmh)`}en*k#DVU
zOx$z!nvr1o?Hk%TXP<qY*5(o(B%hZZrk6PXu||8fz-*J=c`LncY`>r2b$i{G_51#u
z>N@TH=8w1jM(?^(P9Nn{_vU}wWv(8$q)j5nV(lA|T^d&1!ItUw#4Ya@{g2<N&zZ=u
zuZTazZqhH))Ke;Rma^*zAILcn`1?X|ee=5%`)M4F42&}>Z0r1*GeZ3wGCSX~JTJbw
zc<1AD)^ES=-|KQnP_aY7-`KB6HDYOMO47aC8T)^~eSd;QG}kT4=TBhuPx+e{@>rsT
z&Yd(py*Kr7wY=<?Z7s}I-#0x?Icrz)o!Mo^gNF5u>zo*4A8aX2;okl5*X)c}Lg^b*
z7RuRAdLFbU>&Efm-c4+pbJiZ7*5{yTZL4-DO5d8d;q!KhLZQCgr)@lk?r%wXnDqO}
z-RmcR{B2O#X<OE!RB(01#i&5bPa3c5_<VP6e}AX5tm?|kMZCN@mx3m}dFU>;@%a3j
zdt!<8>semd_R0MU?!PRsspg~4jYX=fb%YAzI}7hGFx0-OFT%N;O}FN1mxa+Z_Tpoj
z7kw<2a@S;ZF_mS0yCm`R`o;rW>mGGot&!eRa7@@ICCZrfOjCgI!Ys2@_v-$n?b`bO
z_SwwOSN{L|3mP~7&LNr0%d-9nYioYxwOL*Q8_d`J+T`o7!n^2JL~D{}U(7dK{a5;$
z@?Y;+ntd1eUZ&Z+T{JGD>ug9?iUC86OM1mj*FV}G4Bdvo6-FFNtyj`j*<2TY-+9<=
zQN!%O6>%MNtA2^cSEU}4ySqzJZ=1A1gXG5>0;+xta!c|R1lc0{_3pmWaM;XvQlClF
z^X{YDsU@4%&E53EbSL{hWpB;CxP~R#m#%o_^aZ{;VO+5wSFx*MbB65hl1*YB=L8>i
z9Se-9Z@B3q6sqLCTBt2c`cUrUSzEt6QmHXglX|XFmZ|cKBP59N>yOKBkp~Yhc3G(K
zQdu%rNzPVBh*M5Yg6o6ApB*YIXH@Byu`raK-rT*`J8hAuoaWZ4Pp@2PG=A|};=m-$
zLopHFd`ojSXn9>Tl51Fgt}^gr;OX=Cl2~t6U-bKQBXG(6C*QW&rL^)YrsyheYn46b
zeo-zhFH!gHq4@h}54Bd_`F`{1$uRfS(^vm&*R*awV#w8Hc#Qw~-_94}r@n0R3y-Ol
z71BNP@{e`Sqo4a;eETUr|FM8Q%VXZ{^3VRYv{XxaMp>+>k2)gPy)4D*_?NOD3$|uV
zKDW1EjbLtYaB0s^p_R;sS0x5bin^@fGOdT%w8t-4aYl>?@7BDNLf*@>lH>k4W~=Z!
zcz$8Z$uzpx*)`uuYNqa-e+T5&_7=&xESBK3^-|p&+tzFSU*BNAPs4`BTkni>&Np&d
zcX2M=)Ka%_N>g4J@20xN>NnPH?Ow|x+;l3RM=f|)_W5_;Y|Z`&o$2TfTjzM8V;kpl
zpJn^sg!yQ@iuvAi)SSPxJR|q;a=(r7@fG`QzZ`d;yKi>kop<(L_3<-49%a6D%k2=4
zb>g#|-IsStZT6JdHdm=-g1|Qw?&D=eJc$P~qOw1jn<@(SFXVAuKaZKIHZ)Q{Rc-o&
zv#YkwwX8NXE022naCer!aiMAX{T;^l{btwLz1CZiyCwN|=aEJJ1v+UvmmR*a@QC5H
zWz!N`Zh4$?+K{*Z_uJfUwZFx_ne{R>?KLaAB(ZOM|5WD%hqB+!y--nRe5s;i&K1)O
z$~|kN1Py1rZeY+n5OVB5W4D56!Y+?*mxL4=)O=z*w=5Fjom=(ydDw#`jn<!d{aun=
zPVpT(*RJ+XYi--XZ;k<vZcNe<={)OKlo0xBvtUWsllFD_Z7;6KSja5-$|2q1?Qmr7
zj_E2f>sYs34L7#oDqS0L-dXuUm1WXWt+q+$*1h0qy%hSG`NH+9`dfGI6Wr{?`ryJL
zH$K_6UpF1RYPG!&*2UCqnUle;5_7>~j)3RN2bDi}Gk&O&w#~8;s<fWLB>SGz+lJ%7
zi5vlLiB-%K=6LP0)85;=)?z}wsC!?cGi!;3L6Xr#4<lpGRas3d+WF;Mm#}RS2<n*D
zIqS3)!;Qq2lx?S9dB{$?J8i<8p4wXOY}ez8LR;B1zfJ$Gxh%$0TW|*3C59c&tnCwa
zMM_=^jcntR7H#HY_gOsi{r&p;2c>S$J#W(&VU+!`-F;rmYN2Bt!d5N~o!=CUMdBSd
zuW({q(DF|D|At0o_gg;#lXa9f_S$}WZt1b1CB^M6t4(1-P>aq+V^wCMpa};iEYju+
zw8&}Q>gBVw`S&M{HDWJ(Oc@k*zc}Tc^YP4g-7cma_Ek!2|95oe^=Yq5`+xKMpFMMr
zynDZS+S(x9>gRGfXU~@Pthr(AX>)sXdH>qDy<Iz7s$V{L|M#co?Q)TWM^;XLyGvWI
zIlw@+fz8lR_h$X8qZ4*7xZpgsEALQz(V~#NEneRasVuLzKfUkglWgn1cLFUI9j~mI
zJNq|79%H-pHrMVoZC1I8{GWOLHD!DK2(XXk6q<VEgSg0(U_)c}+19OxPj&5yapds%
zeeVAKq}<ynH@)@uF`T$Abn=tJtxF!ezjUo$D;pJVn|5&j{%@<)_uj2LF2CkS##Gya
z_p%p4r}oaR*w}i+tB8N&AKU6R$w@}bmOC3vd8{JtDk$y0Nw{qC&1$|VuBI~!beK32
zF3qp~xHz`(<<uD$7VWuN62e=_=XiD7rv%ZG`zf{`1#_JYBrP%&zP^|^ci~Zuec^F_
z|JbEm3j&tRt-B>K<Fuo;`){p9^ZeYI1TP5{ZaU7p>BbX{IcGP&Ili;lqLRyZ&5=D{
z8*D%Rc>Hd1=E=xe79UMcd-!h4FnY=M&_I9HilrxQBJWI{V(69>?lifI^UC#0XV`qX
zPo6pSBan9^Tl3``MX|TD9{8v%Ed2ZIwtVS>+~TlVx-TvtpSyEagQTDAayN--O>%yF
z{}pQ&Tnc;D!@Y6m;%ThPD}!H3_enDpsw%wP(0JQvQNxqoS9%A^9G(|1HPHSRx@vw^
zdlk3E3C$VI$A3PaVCci}MdHZ!r?0~&<jqga-ahqK;H=Cm2}v2prk!)O36g!osNdnS
zFj%!jcGC9vjV~uny1F}Pk-#BiXF&~R*~PoAD}B^#4q{p6F{Nt8<fI9qQQPMkUNO`^
zXI6MDao#jt_lEBduEr}IZXJ{HKOv^TA$V<pB1cKHM7P?FBR@DY7swd;S#$)4D&MU<
zzV}tdJfry49c2Z<BCns6+C<Ei>WK5XU@C6H=GZ@@<C;&l(5dgN&t~XFO1J73{V>Tt
zu=2?V!QC&LLaZ;{I9w+B@QUi@j|->&XM1t{a;Kcynf+Z+6VAq|X&lvS?CuH9OOrX>
z<LtWr)q^#w()GhVL=CTObg|hW^M>b)NU?*)B*S{8jE~lzlWv)@xGhduJ9UlnhR&JY
zrD+q6ckcD~Q)=wdknLpjInx-Nz0xOk{r$d^&c7wj)ww5K3%aP)`F7Rec;}XhZ|-+3
z<o{tQ!OA~9e+h3;j^xKrr575nZDwpxuW|Wf>JV<@+?mOB`D*zOvG=DpELiH$kkIec
zaU@`KdTORtZ=8wtvDLdQ5-mJbWnSp6t(DCDc}kaKa%Ed2cfLxTLCM6GWxeqy5{}i$
zwsyMkIxS#%cG6UaC3Rnxgx4OSw-$?^bGcq-;cKn?lp_{5F|L_&p{+|ra?xrR38U--
z7HugTriHBIId<>vkz3ad|1H^)61^j9x2U}K=Y3meW=!^euD@ma{Q9O@uF-F&irX){
zr7C4mz4Gt$;P~%cs(E%Z0#1FpRCLD9Vg+MznB-g5g<PGQE$0s#PW<!i*z32=<#r7Z
zwLe?kxE=NF&5etEZ*I5tGdMi2JI;BX=a7Ht!zG2+CSSP9HDi+2T&;)NGmKX*u`uGF
zsn*T9ccYGt=j)jK@_#!l9NKRw#l`chMb9?e!O0utq3}XMt~h6X+~0NIxc}Y%bH9P{
za&u77so!5;Z?AiNtd}`&$HO-B<9)KbC$u?amftPC?tLNQ@$2>b>pmZ7WWIiWwt2oy
zXT5)>Mc1Z>zxFM5?~m)U*Zp&2W3uj-f7b8!6rbICJ?{6qy8Zuty<T3}pI&f5&h2&1
z*DJyPcRyc?&cC}O?d&YYW;Wia^LwRtxYy6y>v;Wh(nTE&Tie?E_y2v{et+M`W76hd
zUtUfZw$DFz>eQ*D2X8N1v7)1^_W$G8OFZ9A+QB)e$$?o~d`U@7N5t}z-i=;+nIua%
zM53O(e0VFvujkDYuIrZq1C4s;3-LK>v|nzVQO*3-g+C?Xn8&v#9815HzrMjZRc5wX
zR*cTKIMX`;cMD|gmOedRv|$#bx@!FtryW)q3+#i06xv-@39UFQki<PJ*xAuVX2GhY
z%RS3N3Ro2*imZ+WZS<eHCW%X`zQEvK)jM5<;1X7qw`LbO9zARoTc{G!y6DiVW4<DM
z+pOxiEUxZ|>XbF|)=X4xD&>59!DDZ~+ubw`2IlhC8KK@P(<ZoD&S84_c9wng(Z5fh
zlq5K4WgR*5Xjab*dBzuk8LnM-!!jS;j=Px_?#H{$H2U+~%{4~c$x%DPmT0tOTq*B8
zzEj}!TS4ol7)A5XU(Q+0(*8dEr<;_sPt2s*?ka*__wtXtIanZb#>sLElXBn!^~D?S
zB?)cvto~!sFz1TWRPQ4;N2DtF#JNw0Y<GEox@LjhCNGQ0ZQ&>5xCD+GtnNq=v^jM|
zZNdkWs<#aPvrL}|T=zbg8qijq*q`>th*iVgp<$)v&X&f0XU(5yx(aL?ycyaQE;+1~
z7uP!SXR8^{xrg&DPrTHfr?G6&g9$GprWz#J+_~hOSh?nW=$vqw>D3%l7HO_mU_0FQ
z%jzR%y|wn&-_^6N3?(JHCO!R9!ya>N>A%B_`yDpq-rjN4?m*tXjm}~Z7yN$PCB1&L
z@9xikB3G@^IBPn^WA?l!Tzib)>b}0dZg1=I(hX~G?tH_3RVV*vZNokVJE5k?ZUL3_
zEncCWDSW0DmhC<Va*DU~TsWh3yFYWC5PL3%BU4h0ZwdeIuj^hf{2U-%cI~Cv`_KB3
z{b}C5d6~zba(j5SPAn|byeQMewp!;#pmSB!)52D!;&(TV<E2^{Z2jvNC+zT2p6GZ=
zSHO?u@YA?MoOjRsV{t5>!xt&RY;jPj?a}_Mi&}?oeS4MUD6GE!e9*uAO5Zsag>qXq
zuiLO;L&m2kC%M~rrMEq~nLdASd;4;sXFm*BpS_Z+da>}hAJ4Mz^>NWV=Y@2-#q?PH
zY@FV(*R@;B{p-CgnU|v&-}ry1`fyA-zvkBw(`I)5xV?3Mf9?CT_vMl5|G$d=|NATH
z^1x^1iWMEc9v&LkjgPQAdi?nRV()YNYaG9n1;qvH@9W80$H;K~W@yw_BQw?B*9*FX
zS4#&o$V^$V_Pb@0jFYGFq<0G}Ii|h;P`zOPvTJTa+p<n2=(BCf+F+>V{Ka1-X2)HB
zGYh@oV+-07iuPR*THD97_m`BExPqXEQgBPRikBfns*qNZo6tgryT&hn_<T!0f9LR;
z#fR4y?O#=`7Z4CDea`HN`~@o!?#1^eZW1=KNZ0D?ol_y3@OCxds`SUNr1%ydQz%&f
z?B=Nh!XGr&_-wUfsVdUwTvRJ*!5efrQegi&z5^Vh%&G6X4u|>F$|^{(83<l~me>*%
z+d6CI-)NQg=gUsF-`d36p7VE`(>ig69X>A)1i!z<<8b`e%6t2aly}+|Uz9jvGGQ4@
zRL%KHlkYqXGo3ff2Q_ZKHczua{%wZAq}`h)HRr1G1jz5o;VzzVZQ=CI47u9fFL|w5
zX6$*rbfGJEO}ODdquHL1SmSJh+>R`?+oB#ftMfw?zqoVYo_#MIbHt}f{ODP^f@97E
z*IV-$BA;oTw-Q}Yuy@f`7yhC*+5hM8nR?CTu?tS=eWsWozV;N~+D)eu%nvNR-+Hgd
z@ynWzpLjf<aFt)(>ngo#=KbmEzk5wp?oHG7c)h6f$+RdT{^dH$omPbPE9h<ssB?4{
zIedM3$=YwO$(Ot@?PF0j)G^;w$UoEMs#3sTPf5QAYJbl8%;nUSclxqo$5-ujJC8g&
z^J5~Dpx28-4^Qsfs(Q}OQ0rvWcF%>Kf3|ZlZ!Ej-{C)A<YeJ3NPN(_(zcqI~?-cop
zNAq^CF^xKMP4~gYk3zSbeC^sDT7KtQA2-vx-R&S)(BUN4<2*~qfp;>;8(W5Rkr(F(
zoSwlh?yz{(>m^<bUM#-xdSUrD&6dp)^Debztd=t?J0$7z05pbnz%zOYcU`e9M@PC0
zlc3_F-ejYLdVVIJlb5LSRmjRjF3fOTks0@znbX^SwrrWf$EbG#jk6Ocq%7ezVRl-?
zed2oV=Zk{9-|oZ)uT8yvQRQCAmN!r3Z{O8Fw`KZ!%kCS`7n>D)%AL0Nm-p`XKl9%_
zT6s6egI&gTasI|RQ{`{WpZELZrOC~2&Pl69-deCa=lm=GH|zE5I<=${`|p|^x%Fk=
zA-*R%+w<-JotySdc3b*8iTs(h>$m@zTfA1Ke7Ei2qi)sDw*Spgxzn{`j>ziu8XMZ<
zB9qqNvF=D0-s<Sw)z+o^?ZWGu->zJZUAbQ<SumHQUi-(rcNMvl|Nh)ocP&UzYwh_X
zhF|CY{r2>1+1m*sug}-FduLpoR&Xb;wrb_qH?y<M=g!Mp%9}Y&pytj$t6bx+yOrN=
zf1V=vadwmJuLW=QxHjt7-OB3!Q^mj@6Dpj&c8Auzc@_0$Wu;#17w#lFy!W|Xx1dk$
zK{bP51;d$b)0*{9u9V!p)j>ldO-SS7seK$9zX&P3kW%rRuJYCFI@jtWJTgC6y&AZf
z7GG#teDeMu_02sFd8#K^>k6hYM!hwhqGsQuQouN;!N14jTuJ}g@7q;dU+ugTe4dfV
z*0Ixmt}f@<ohzC3OxQeMZsUu%!?Bs+eP#ob^|9s8Uve!`-OpeDL1&$#tcZ#>D^pIQ
zOU&u|B-Ke-g1;HX_Ps8?wx=QLn$r!L2bb?O*Qe|fJbbMt^^_nphoe}4ub8>(DSjr|
z&l}IXS1;H)f!}MX#+JBOQp;47%#|5;{qo_Nnp)s?@xTp3uAR>q>^@IY^stX`ezs`0
zL8x!AJZsz~rXw+xZ7jSqBevKZX=_~xT)4jIi1u_AeVv}I*VOu@+9cPA`R<(fVukaS
zkLwSb^*i4QZ`-SILqWvtWl!(&482obVM2@Yl+~^_I9%xIeR=Zu`^~eMtvMq19Pz4%
zyV=Mz+rC)saq_zu<z0dEnO(~@HN9Bxrtn?m>yTW**|kJr?aE0@w=6%K@^stVOXq|(
z-@5%`<7Cs@!RzZcGyPvH_VTIt|GJFebMLOHy7a}AoD_L|dF^)Z;)gB{cm94UE<5=1
zdDM2fyDLoP(!aJ=e!EdU|Dk|v!v5V~zlXU=eQ#TO`t8^Hx}4|pP46w6S1!mRnzg$;
zXY+oW-%1}3IezO8k8hR?ESz}Z)baV12S0Ha<sRH4e>ZRav8&(zzbx!9o-<*GxX#RN
zHLaDEW#8xjJMwwb+kAcd_m{#&(`MS+|4?6)v+C{F>v2Wx5r#r%-7nj1VO<?|^SJz8
z?>kjW4^x+#ecv7VZF}bXTjKNUyL{()Fz}r@{QaJ{_?(#PC-YwG?)|Oc?d!WWJg(x{
zzWMumdQSBhGAw7fH+5Tg5%>1HW&Nei58~?|^Zv+Mn|piD#dmcd^gZ6TBqp89=v=J5
zKf%7;U4dIe;n>P&+f-CN%kLFPF<rdRq!xRFLulm+k>_XPnQT4RFoniGy2YX%{eE|3
z<K(sbS;Df;nn?(^@x9_=l#9Pm8=H0g@0S=x3H~SH^(}S$Uv9I$DCt!eH8>r?(iOLa
zn=?{jvDJ@BFHG{zdR|)F5O--yp2miUM#m&3EK%iLHEZ#lPkNQyDnCLJmISVzHc_Hs
z+42*5cipdZt~nYaBD3H%>$Y2W9KMJr=&G$SePqQr_19u81Ba+AgMU+xC0PDseeAKY
z$5P^K@KrhH<kY)AR#~(f%O6w8ZLODFer!Q?k^b3}TNzY}18g@uvNyJjw>@^!f8$Js
z6Tbu!!=&~vNxU$z^wOOpetT}Mx;E?e*Y#&=qw*G9jaGFFzTp$Jwd5Mdx1he1^e&y1
zzd0qE|JZj)tWG?4k3n{USghui2&pwQT4#9dzLv|7ZfN>NW6NchQ*2+BKU(?6HZW#&
zm5b23BR!!?e*#<=>qhUobh>ShVd8?>^P<YVw%&`a5_tE!^{aHN!tu@Q6ZC~VC+=Lh
zSly^OczykLP-4xzwT0j8?7ZCz`j;#fpI;}jTS4=#fK*!X@4vPE5yyK%em`#ht}r*`
zw%MzN`%P>4*jM(fIbCO#`beajiS2^R^aZ=B7O`^t43a8i`u6_Tf(#$ksYi~BS2wOI
zU@(x8E;UG-y{N{rJ42(fS>H->x2f5uON-k#sy=RU)$%%-^M0$5m&mM@%ojpjf8H`{
zF`YH_Q=IC;>95Yu@>s6Er>x8(zyElEyOP<qmltLV3ufNjy)EDl=WdIsAA&mMI8~WH
zepnc@>cho3QtXA@Q&NQ5tu9R1*^m>XRA@0(xAQ^9#CyG_8rv4Te_wcbanRz7^e?ZT
zt1(PF!oSaZLfw+7J}L)<G(JT9TYhOLQ?dObnOkmW(k4wQ*<jhs$1q2;ex6F4VgQGI
zWZk{T4zG3pi3wOIe3+wnBb-%Yb;mwIhpHOm_FK148s^Q^ZHcZq63Udun88rv^dpv8
z_ygDDud*{g?^!H({=#P#Pv4%)3tv8${%Ou)@}_;sEeF}cX|vyR=&;V3wOwwFr8cjf
zg6?UZ!#5lp`~xmeFXg?@X`sJFigAt4@*4kHeQhT;{E=j2J0LMLe8FL%`H9nn1$N(6
zGw?k2>vQ?cnKNd-`D~=@_4?wShdcK5?b`V7TGc1L?H9hj;ZCz&%lf~(bN24TPkzXM
z56&%(_uMa@-srJHZAS06>%Z6j@}EB~JL6a1yOpKaOO~G8Y1#h%^hIr7=fLb<7x|T!
zR)2F`@b>N%gK{&$Yb#7Abb6aSJjizE^GWyjTbQ%2JFb6`bs>P`%MFFb*3CCAXsnd)
z?JJ$KGHgqHXTL}6vKb9e1uyNYQB9np;^Hf5cj1_yVp7*8`MbNyH^pd8c=jeDnKNU?
zD#0oDR?qIWOPzM{+5g+qC!g5A_tpQy+_U)Qd@Miy;NL%MU)H%lPb2RMxF{T081!bF
z*NU)*YdF~g4l$-QHg~m{YK90dXxr7o<sljr7+9p3!Oq_i!n*Rxy0h6UHcRP!eeuC@
zj+IOwXH2`pk%t#9KClbeE)`_%&GfKYO~rJ2M(GdNBUKXnt6dn<x~%LQ1dLtI@2-m|
z`Qhg=nTd^YF5k+yN$W$hqYoVN_`9L~pv05z3B930O7RcX7c~6P()3>@DqG@u+e1s3
zfo-LmUC^9&FFrr0+sEeNd)7B1W~2CT;UDwnX$p5OQjfWnyot%sG*p1Oz~tG@Up)&g
zZ@k#2H`Q3*volGUId$6ONn354vlsE%uTp(<^udm}_gd9IpK}`My;~cY@ydy}?)vHL
zC*L1=zN@_<y5X>dD&y-_!jrZwDegUe_fE{|F2<f;a^i;Dv+i9spBfm`em5d=PgPUK
z0ppsVk_?7tBcq%gv;|+R=8feMS|N4PLYbk%l<n>G1J_k!?p?H6^{3dR?`u?O_+_QS
z-eu2A@Bh^Fj9sgKv2aeC3-2x2vu>$fp=k~#%VH;9docfn^*`QkZRIZQjmxvQ{_J%>
zxlw<XK=Y)VDw>v@iVIqvXgD>AE<7}6Nn*#zlkb~$ovyB#Sp8Ejv;K!KPw=+<O!q&p
zvXypSQokkND?X`s*V_q`vVzaco!`0m&B4aQ*EZ&ATl=~6uku)RHhJ-qvTqJ+`LCJ<
zys?;4tR}sC8=LZUZmwJ5Q?E>W>Ft^MYo+PMJh#?^HU)X@#m8RHtXO~XaaZP~pgVih
z&#$XHx$^(t`|BEBJl+51HOmI}rAuWmD%k&f^7)jP%G)$66OBKDiVh|joVrT7i$krY
zeB>KuC<xsP*L~|Ym3Kl{SM2*U##2KIJNW#5>r4+R@O)I{WO_XCb!)bE!4<8G8gnvc
z<ay=Yn(SWt<?%fQ>p46j`rlN!+9g7NZR>2i(fmt5&|%_wUF$L?8?8*OuaO517B5U#
z`IzhftE-Ed(`Gy_d1uLV;rGN6&VK8iHxJI_Pr182U0i#)!z`)X=aUMAJ;j#Dr*K5`
ztru{ym3=v-r6BwE%5L-7dWwwR4J*H=9v3U%(s^<scdk%+bK95YC&DMy8vU)FRW)JW
z(Ztn{KkV|ImVffynyQ!jdq1?Cjo*1{-|r;0=Uo&0tweu%bD#0v>v`33Rs8#T*V@kc
z#n;(1Zz-QOAwfAb#hLlFPD9XR!Nz-6HZQv+Iz2Y;`n@XQuWnL%ZRbd|NX+tHvP*Np
zq9xOc&)Z)X(~WnuNH%SsY5Mp#lXvXu<K`3i9r`x;&ayhG<<)hf;4X*7OW}hm=T&(G
zESRS4nD@R%#;oPV3Z+B;KRGHbaTeInwzY7wKyO6Lj;$`;Arq!nzS}wdhPegr<BMyq
zbopI$%bWJF?x2Oy$G24#3GHV}PT$*ev}sas;kw6hMNtWMZ+4sTx$a^KXAN}Lxc2Fr
ztlBiYW2z<TeFlLuSBQwM(esN_G`8#Uxv*}Var)->p;PC)a>`q|@Jv+DW|cn*hf*$Q
z8pX}<zL}b_zs>FbK8;;%KUdXf^1kl#an|fDxIH&M;b6*yYl63KIQX?*bBVci*x+X!
zQ((kg>oTRddi|3bPiOcFaJhuXEc?pI)nu8N9JnG^OLeZkl<|#wGYn@N7B_x#xzfhG
zf5WpGQzK@UzA!wniF5DXhpVzBnRiO41iuu$wJMb1MCX*C1<ji>ls}liOt-kzx}~w`
zliwtbDPi5rk%`-rOcv_w$Pg-f-eZ{XPw8gXukx~6Q#4z)&aL{J9`0cME&khA`{v(Y
zUK(Gk`*m?T^UKK&zWoW+|0eE_Qjwh7wd|%t+w<qf`?u?*T+}_1ru#hb_`AKiw_jcT
z*1kLM+b@-@Lor1=ZfwiB?OAQ^#jaAm>`_wR@!;hFlNQu(*Rg(lX7k3st`TzIzR2$0
zq$#rP;y2MCX4aPrIjc7@yzDVve&dB;^PZ@bbMx+gQ$4q+B<G?1+Bp8uM;2<A7Ee5s
z_V{@Jf*V&Iq}?t}(b8HM*|YiEa(TnW1@@cxm|vAM^DbA9zFjtR$;tVNl{+oV4D8SE
zTjG;*^I*+lE8Xu?ZZ=KuJy!8jRXif>wpm1lQ?9?C*(KkWy?@^=4|B=ctmJh-eMabn
zxwc<Tq|Ni@e0_EK`dPl&=Igh8Uy&RX5t5VYuJ!ieak(w-@>MtVeqVK+Hg9Iy-rc3&
zo7L3J%a8d~|Gq5Q;HqP|^E%@n{hL!hGG}HPUak86>f}N0Wj2Qbe}A}Jf9n>nw9evU
z`(VqvX@{=9lf7}gs`PD&WO%%@35Vi}l>T?t1qbBnzv!ENJ+)eQ_N!^Dg#W)?E`RH8
z`M<s+>k?IF2OgJUv&sKg6K#;)mU~iHt!&@5rG8Ua&#m~CvHRO6?OOg*87y|??{sDx
z=l6*QNrsf3V*TvM@NvgQ<u~TxaXBAT4!3Rie?0MA{+^%9-rm{T&2~4m?78jt+q?7k
z`!7pgeAju3`}ujc2__FiI&2c+{pRO=ex|pf`S?W!Q|CM_#{YZG<J6LO*d7o$xleYh
zcwEIzzBe)1l84oAuSh%`(Oy*jw^jV@ByP1^rq}Pk@wGb=xBt&G?P!bF(ziGCN_}jI
zw0+j~WQoc;>Ga9V=eYXcC_A^OEdBkq>;L|hdr9PMo3p5Sp1?Gh=z|swmA9(b8((vH
zy<c_p^vOKtx3}d-rMbUa?BV0>!jZ9|`24Jt>6hKjmu07mD@^&hEAepJ@62EJxuM?@
zcUiPW-*;S`^L*LUlxxdw*Y5wnHnsExhcVaY_4{V!ZMOS&Xj{PMXZNb#9d-YrcFT80
z>A5V&oiDA|Xn*fnvd5V(`H%6%x>YWb+@FI_pD2(xboa_BPB(9b#A}OI^4&E0xMJ#q
z!@qv>%v!MFyXhZsw$IZqM?|e&Ql@G;vEJk9MZUQ2>g!AsXV+}guijVs`pz}E+H~ch
zeKSfLD)ndme_Nl~^Glz59#2o|zxSUPEsgUv(27^x_*Q=J_lZy6supi5(BJmlN7|}r
z%hr=8wrsciBec?F#*t}d*9^5U-*OGVJZJHo6B7f!Jy)N<;k5pa3&-Y`NtNxFn!Pv0
zdfBUj-S1|-e)D?0z1t~SXWn;a-~RoUkIHhh5~>M*wM<62@!5jV#cD1SDl2-lY9(`{
zb}sq%Gd+G)(2Ti$6IUyB&DiSYza_ERf3w-jJCA!audVYA@0$JAeV6{$^!fjG$5uV9
zG}BC(H1$nXqJ5t3X6gL>XYc(!9vx!rv*?(Ydi2JOM(=yB42ynETo=Fb#;kAGZ-s`(
zWmsoE*qHP*iEF;<u2a!Fl+Sw$`OGmn=*IIltv%a=|G58$$KUTqde3lRW3RZntM}T<
z<n-#VTkCJUe5`)6L(%rl{P@2a!RKeBe7|39KZ|SYdCjk@S>{h$8-45h{qx6e&Q4Lh
z68ruZSEjbs&0k+$bZiQ87XEZ{TW&eukxMx{EqChO{3?6pew5mko8rZqb9+j9F67<b
zwD}}&$JV*U&!gmxRO%J>?lu3KVHCXRZFBveY}J-|eUfH3qLwZTNZY>j>>ShkyWC7~
zm#OS4i;T^^F+uOzwrm}tM1H6E$8WM{9GE%TZ@c9En&iW70rKgG-ApE3Gq_%8&})0e
zrN8-MY*KyY2Y<87GZ|+Jt}yB^@-+E)Yt_3-D~DaBkJDaX+^haIf6+-E+XUUmmkJon
z0*$`ATh~5fnQi;s{TI`hZB4e_xk3HjYrNOXeS2nqZ=;}c)ggz^xy%Qw%bp}uf1i6k
z;l^TJ`=2XxZ}vU8ZFc%o;)b<B$(q#@Qg?rU7NOa@!`jK*a(A)rQr~iK+buV{BKPn5
z6|}{5)6$LFs~fKIn%~Q*|NB|l<ZN8hTkDjY_x|jic5BKrL8rhO{ZYr-AC+6Cq%J%j
z^Eql;&c?5=ZeQKCRBpTfK6{U2**pKv+wn=;{`V1|{~u4;J?GJ0@TI^{&&0jeKQ-|E
zxpN!yrW9+O>DweY<>-mq<r8K(Yv%}j*V4F?o_ua@R<->f_2QUx&J2BCl@G3mWwck?
zPd<C+(WB%yE04=DK6(6h*XF7l<<ci6<%*}5->F)Cx9V-~9Nw>srtai?$bMFZYi;nd
z`B|28F4{>6S_CBDIdZwfev#a=1&@;C&z$}C{tBC7ilTvL!U-|i!(r#&8%ZY47h<;j
z`s=Cohx=T29zPPwQt@>aO8Rl__vJgDvu56EJth&-<RawheSU-XdFk~2{Z%JEX=rVm
zFY>O_dAHKa5=W)ZE$;umD5P>K*)Cj}Anw|!VY;Aazw_}ffy=LSJ9!RBUAgjEZ`Xy!
zrA;Pp7f)FlyDMugtD<J>vDH&DSubVl=Wi<D4w|riyLH_eE=`_oB@bg}+ZKx*Sl;7h
z8Q0CQdSTD>tVaJAH)j|sykYbd-Iny-s`~%d>w!lDk1MbC49w@Za2F2tS*Cvf{Jp*G
zXBV8Dwoc{M^MCH0%L1#n@?G1R?LNKe_Ok6;|D}Y5UHB1wGIq1wtjFKERA0H<hOvK@
zJ)jtDc~fckpG~JHSas{{O!byFO;eGbzw3tcUimHR^M9>Ap3E<6c<V&b=F4h5o11U=
z^UL1Nm$coSFkx}d<*-$$ZR$4yl_s(A%QuC{_$~=BS;~~vv1!G|ZL+s+#{VmtxcVCR
zMW3YYYq#iF>8mmvDKhAnFk}k$U0ka8>mi3*)3Ui&l-aKoe<}-5HD+bIb=25pw_;=X
zB#W{q2bgC6yI6kh$J6akBtvdaIXPKINALI7srS~XHmYeqoN-=i+TRSz_Tr5G9n;iK
zWxsqr>p{uHKI7=0?1lyp{?52xc9CI8=eImZmAtoSZ}SK9FQ4;a>6KLr+xVX?ef;L`
z2|;Ds{)Of9&wYDgtREGVq}}b=w@vx?Bn=O98Ou$LF59?%-;LdV<Ct&sTL1rkV!m@F
zMR{IZR|x#gFOTp#tukwC%1ya5eA;P$6Q0KvY&$#8aIO)n`<q4F`U_`7tf@7uZA-l%
z>UDF*_xt7RYyZ6bZI*CCVMYk2+M?!fSAz9-h5R|hz5d3Ajgvp9AHCtG^3eA7_Q>^X
z`qo6xa^1eH#jU?M^1R-+Z?E&Cb$Q-NWv!6k{jsWhropMGiJDUPmvvmJ%jhpFJKXN;
zBzz}bd%<4M$$rJlGgpV{`ji&c-S7W4X?9rT=`SU>x7AMHdcft9Y@1Gfkh#guzrXn|
z1Z})=Zl1}#uy>Y8k$;ufewZ!$MRVWfy3%){Q;ZfQ%>JErp>)Ff(0dJ!pLFK0GG0Gz
zV&jLj2KlL*P9BVU(CgW$&+%q<;ig@kyy_c-HoofIH1WHepmo-@x>sLMhd<aax}*Hn
zoXGB*d?!tgy79^<M!ucAS2|es(t<nTr>0c@UaZey&of1+!@GC;(${6TzM9`Z$GH52
z;8ydH6Iz``>qMV6I{BQci`kzdSC(NVq^fQ8h~sPYhWku9n>5Q$du`xMpPM^5^V#n5
z_(tFVPmHy#_Dq$!rM&U*<sK={rMzdI`eg5<h&o;o>30rj3|K6bob$2CwM;f>`)qHO
z7M80w56oLx_IK`kg)1KK-FGM&C4SuW)nwg{j#)Axp)RdcdAFCp|KGg#bHn9TJO2Hv
zeD!VLX+7`v3ZV{fI&LgpvGF=fvbmJ0tFUnI-s3K=8{K^0#D?f>^cG-zxp({0H=Fjp
zw|n~c-?N7&z5hHpYoD)@_OyPz-gmq2=jK`$Kbv#kviR8<AAhzZZZ~#cHe*QZWW2xi
z_30ZCJFNA%uWe;lDB7^8n~QtHfg520*`0e;BjwwlRx&E39pC-(->o@O?&fA(m5<-v
zY$>br<9HUoq2Q(*|MYW<R4>0d!YRB)(wyPyHoMyD!0kHL-xrzZoSS2QV^?plv&QpZ
zn~b(4-9End+>A++vTdu4y0_P@{rljMdBJL*!sb$`^c(GK8LOvk;?Xni5cM_6IKa?y
z{mtX=mm<xdYKupj%$4g>E0{V(#QOiX*&+uO3cR8iyVtKhq<V0d>B_Y_OQ)V<S;JcP
z;FRE$)%?vzXHJ`SF05Q*>)&s$^7?JvqBpZR>GZUo*wzvyeD_iF8sP)$8o$Um`E?f+
zEWL9&Wt*yZuBn3N(cka1*WdX5|BnXuwvB8;``#&ClbCe;`+5J(=DGXrrt~V>9(X=E
zGyaC|mv2c=*52H>MeO(6cge!%cl8!Zzv${t{I(|YN5{;A-9dh-ot=y>6<?0-UC{cl
zDyCx1-tYf>s;6#keUf(Kl;6`xP3CzyQ+)rb&#PZ&U9SD_Qk>qK%<VDtt9imIO!B_p
ztL~p`{E>Z4cyNL)`&(B23H4rPr<pfLUsnAd=(Z;MR*i7p<l@3?(K)rt0;U>m`W(Wj
zx9!eHvyV;HZ%*3pe>d%J$Ax<<*K|bPT6*Kxsaemg1Jw?G)yv%!*BWWofAsvV)7v&o
zIgqyd%bv{>H~LKxm$y20PHx8|w`*p%QX^i^diwXk-pM-RPp@~Su8Z8G)ceft!A_r^
z-3+IqcKA1MoOOSZmuAeR^EW)X&I|C{^#?M~$adSo-OJh;B{|(A-Nu)BS1t?7lA!eW
zH+(e}=2u^Ozi)O};r7+j%z}RS=PuiDTQFNZRKqT5i-~``h0V;j0%sp^U0kU9J!Oi|
zamDH3Lj6o~tp6lgZD#&Wzw)zeex}4>Ya6Z#kq;UV0u#&^H?Y6k9obxU^`pjvzypgL
zG#)hWKF%)33Q}={SMx#R@4Oo;;--SQAHZ_V)Rqf8u=s%9Qik0ztY5c#8-F$Wy<DUt
zJoM?G%PjYtK~9HS4RV}2BS_$%vq;3AijN6@HGf}S9sd3Iuk;tPsVeU`iv730Teoh_
znl;fzYs<fBJP3SHFUUGgFZNdb^H=-+d^)Y;l>hBvyL=zJOGNGM8z&Yf>^^6lcIHNV
z^~+t?K7KgNA760EQ+@B0AE{-hG?(u&sQmP#d-DFvmoD9C>D~Hm^X9FI3f64LE>Ak}
z<q)_2oJG}4>sz_S`A(fYx$@$B?e%*;$<6(5E*}{gS*q;b_vcj;w_e4JTu$?6&z^;K
z%Z105UVUrTU3Pa@>Fovkz4iBg*=PIhMslI6tLyXd_}Z^6yLRnjdbfVQMd2f1uhk|e
zpF6kn#U9x8UpG3!@AuB<^Q^z_dcAIUVCJ5~iyPb<?@nM^KELkQ=2c-r9i_2RQBmJE
z&;R=-FZQ*Dp58sJ3+ywTkIUEp$?n{pCSUX6;6Wylzt1999dMuaWLxg-uF08h{c^V2
zm4EvW)P8$&Q~7@7^SSR;MHv!G>y7^YzxMguHM3Lef8W}gUEL+Nb?erjR^5G8uRZR0
zNBx*z^XX(GQ-$qp)9h<AQldQ!U*9{{E4^D~{>1)o86WvTQG*dzgHfPy|6+#KW@#C*
z<>yxZY5n)^VV}Hq*qRq>y>);7?w|L*#{cKrKeu;-63_uqX#Zzoos@kKv@YrV6Qg}o
zr%t_Tz5bwm#)So{TDKz8=YHLCZhq~zoBtYiM4vL>X}15~Oyl%(AMF2q?0-IG`t<1;
zk_nfVWbRCud%ybq-oszkm4h<g2I&BY1rzSDI9*Mg`|bMV>{YM7A82Hr{;KAT;qg5y
zH}mB(E$p=}W1D_t^8cUl4k~w61~1Qz(%$z<{>|^oe?OnwZwl7?c(9pW|C0RoN6c(I
z5oKR4y6@k6`SX9#=}h1Ee!o}UW@hBM?)p04kaKpw-z=ZRk|6s}E%(I2ZPg!-iu+Gu
zUB6A#);#A%fK}?LDaki>JobDcFSO(J`;Eutto>i_J3rsPzT?`*=aFpndCAjK_TBrr
z+n4cw`R*TaFZXk@-m7}O_VGE3$2{8u+du7m)TLeb{e*IVOveQ4)%*hY*8E-_w)WNP
z&3(Jy?RuTH=D?xf@Av=zq!+s@N9e^QyVCaThSL=uyZ>Y~_o-;S-Ti*w<*$0X8P6Wh
z(n&M!*VE_|4H9CPDLC+alh)TiuiMR-W}4;RV%)XA=I5uz>9J)u|DW=;0p;Y{4I7Fl
zf4NzF-gbXeS?J08w$<Naj<d<!?YI4Q!`yjcz>*Cc3SR&C_}KnXmObZ%`);#;%$_xC
zOZBwdJ8X=NH_zKvaP8lRhlj-(|M*|j_HfMX@qYGlt}R!E$Pd0?hXuRR&d!qa)Q;Ny
zpJUGCbqwn+fB61x<L7k_=64DX=RZF;*V^gozVG*{^{@ZD7M;KM*@nY>)$!5qVvA0y
z^53cXe0KlDrz`9kJ1@Ps5SHJ$`p7xIzrVl7ue<-|P)W<V`0aN}^N$N&w|tr8aqrLl
zf-q^7*C)3I@0wG4^6vC6Iydc3?hRSWQ5yetRdr6HMNhfYt;Wt`wrRCu=|4Xl_Bw7k
z;m%Ue{d>V>z<UeUPoF-mnsjaFw}(fVVs;-E`hQz)WynRw>`klA+yDQQdGdAK-m10N
ztbf_&-PzG!B4?Cx!f7sO5uTIS?{g3MI$BcJW}miWJY&yPe)o2v{l3pzKP6iqcs^x2
zIE8}i0!VR7I1B%qEYk76`NO6EPrmQj0}4k_)$$;EfkVxa7yG6E{1dZ#S-Xfi_&|5@
z`vbk3cZ-~5o_lwx>fWlF=^76jf0wV^x@XhBa7}}xBOR7n4UayWw#Ex@on%~PTD;wV
zzTN5>6{Q)QCaBM=c%*&u_1yEb6leXZy;u3%cH84yk#|o;Z!QvDwrWqw-R=4Jr_QpT
zP;=b6TI5GK$l(1>s`|a|jq3v+{QZ7kzW!F`a@+ZHe7?Mn|NqPE8N(dI>Tho@o?P;N
z-|u&V+TrWo1P29eQnk0=Z&dmJb-M1;11*d1Jo&`rBO~qf&t0zQgyQ@cvra}Y|MSdz
z|IVMU-&gLp<@#gHwd3W9|2mD|&wvUF7FH=~Y2(tPA%AlY?3&fOYu?c!d-;a?*2rz9
z)o-_6_gV8j-Mv?;ROt0q6JzBP>jiVSm%hGsZkFk;yt}&&uiN=-*6kX*`%6@OgM))-
z^IN@GaQ^n~+s+RQcJ!*UEXxRc`Q+qeb&dTgR`1_{tHMS;_r|+Npa1(j|NozL6P4ZT
zN}o)0-?#Ya&L?dbbD{-fx))|{)8j7st8tSdD%$;8MPOi{<?Fp6D(_#fnYnA%`s_9T
zqD%HYXyTT;RmsV=_R)&pQG!9w|G&Hu`{IxN)yviI0uL;9U|-n4Zgt<!xuWD>*^581
zKf9h6|6jLdO1R(UWum{lCpmGasfPFZ*j-kNIQjgfug;h1<<DR4x^~O#WXZjopb*LL
zWa3zHyH-u}#4Qhp*Fmp8?{W{{UcE`fGtqC}<nN{Te%j9ae^<|J%@lKw%oF+ib4^z)
z-81?A6<gkEwI7d)SHF&G4|5Kg(z34HZ~N!1^H%<`dYuq?cX8>nxL@Z|V|JJ2`rq}J
zv$prXcRTjn?o*4dXiZ+!8KbbqqcXBc^hme<z8{WxyE7)w4WH+;?7FqJe#Nvs^9&LX
ziP+u_Z4bNb<F-rX^Pczne%DRfv+r@A^*X<}|LW&<cb)s+xv8?UN~A!<L(g)xyl3N%
zdCvP)XD}@6-+KIi0jOng;K1dhfBdd4V?J4WcxvAB?-g<(SDgCgY_GkX$#-o-ozwFt
zt2(UBmK87@Tqcn3JKwI>UU%v$6DFQ8+dmQ4qm;_se?B@nx6sJQNa~Bvac6$p5<&Ip
z{dK4Fwdz+-JAT#b`L5;4oHjiB&R%=JetP`(vgyg;jecHUUf$Q&#hPb*7RdEe{KX?}
zmSb1*L1}v7-P=2RC!2&>{oFqJy~@E@>Gl^l*I6AA&w70S|G)3y9nVFqD({wFzq{h~
zLg#k93&%8erSX2P{IqlR^My+%)&IIY|6gACl*I6hmElv4o<6+zfc=t&7MG?OB5sXk
zK^a?lbiQBb=J{F_78W-59EY!i*xUo=nYr)(+`H^=U)%P{+iv~3b>~8_&-s4o22Y~N
z?yEA(b6DhlU0yKr)76EIn^J5x*S+s3@5`=?&dptBr26@4@uS)C*JesQb1%L2@jugd
z&&g_kBhF8Ldj0FWvNu{6Je#&o`@i@3yy|s#HipI&v~PVUk~QhuqC}&;>n1nM+aq>D
zO?36Uw_VDaQzn#0Y<vT9{kgE+_e(DOUe~H$TV4OS*F0`{wxn9lijR$_b`)EFeRJQo
zOmy!5yYH*tSBm_Q*PI|Cr0T=8L`TV0<BiS|aGUJatkbEB^M0L^eE&!8<1u%xBQN*)
z-?Qvh>v~cC>C94Qj@(2wR>w1+JZz_5RdrP1pI^nWe&4TGoL=5vj?9fZUUU4{W3N|z
zDhDQ<pFiol%9CAw-!w!NHx{QHy?%OrO@6t>d#wwed0rFWFuv5;zw3w7Zr8ValBc|w
zwntsgGwyQR%Uxm&@3U@o<saoXV)-KbvGZ1J&EZ?$vqj#o%a)Xk;*Ou4u5st$<~!x3
z-W5MfBe)b8GCdPR6w}YnGF5w-KK+6U_q;ov9^cFS=GW}|T>WX|WIfZLKIwZG7aP5Q
zl7Go^{?2or*LyCV)YtEhziz#hSH;o&d#TDn^^e*g-=AZy2ol(3UHa<E;z^nR0)I|E
zzwh<)Sk`y<ORZM?d9?EH_xts?9=6N>ySHv#zx(r8-#~qPQ2XwmCacYbpUa=zOy#$=
zdT$i;PE4}WIHbHg?M=kg6}RH*PH$T)z1~pyl9^opjho^nYna|0x|GoQ`-I=a>GAy9
z|86g^IzQ?9$<OChI}DS*%HO?j*<1b=QkwO-GoD}cr|i~|#h<r3KYxEJd|zH}P57z5
zYo{33{cDY{(U$*Yx5-=cLg4MSi>GBz7rK9X&EbFp%-`#;iEQ3?>-l`!Z}Un6xJs^+
zy<YM3)q=AxL|@MiJiz=t-_8DgF39CJTqPb{6%Xzy&OWL=1yZr?lVr6i_@DOW^Sy82
zzK=uuk_Ps7vYR6JI8}msM-PUs5f1Hl)AZv4C#Ft3aX&ZX@7mxG9~SHEOZC3E{omcY
zZ=3I%$?kvq{_pCyU+3#x4;23Q`;QdQwjW(xul|Qls(AUYSmecq2YIfprQ1@ym;X<{
z`uE?PU&l%(2OW;|PX2e`Sb{>Wvx3;4H}Xr@XW#fx5&d}^=f{dGo4Va)rwj4_JuEwI
zk(gxe!HN?}j#Vas^UaQxwBLWf-9bTLDEr;bYnLoez3*n%y>;uXyw}@nA>r4wXGDEk
zv+Y8P@tFpFIsPL`ff?_vyTHx@h}V#Lb30)7uO$UueOpb#qcluUpP3#sdtPWwRI&5z
zhKe;?vlRsNR_5Qkw|3<|t-aab>*S9sy-l2dfBvmISEfkuF3I8f5gctCd^!4ze11-L
zZoc9C{nzBz-(S5l@38CJiOcrnimsji<&EjHhdpb)eDk<-UoJDVe}=u-+O>DLxod<}
zr$reoy({jKo1fVo{^aTR-NsKouQk59bg%6lDV{dwi`Vp`&Cb?o+bYj_Xg=T6Bs|(i
zDC+~O_xjcAR%_?xWxcty*t>B1v~Sb$-s;Y-dh+yX<dVI1a@}d$j@PzkKi7@EC6U?L
zaw+&WGc)^_vwiN`yW5ynJ_$~hd?_iGoxgSI>C<lwI(8&p?)kKXHTUBp*J+c)wp@Co
z<n5hn5^r$y(xtAPo0C$n<sUfFzuAaOEIce+wEn}z-Afm{zln?r+oqR(=0)Sqi{G^B
zRj#G!o^AYf{NJB212O*PX=y1}`t5%l`1EMfzW61})6cHaoBwn5B)_FgS!>p>t4sa)
z#NIAAa{u0a-@X|4uaDhSlj|FsoE;nIS5_Lfrfj|9;$J*`EY4z?-8X!<+XUUdcTcY3
z$HnL8_kHRrmizY8dE#Y%yVTgk<#+BB?5OI$@+D_uvu^yJGhJTQw@kPDY-&5kcKVdh
z_SJPY+ggJTh0U0sCMkLI+O??k+uPS~e;yy3Qa{(Q|I@Zx#`RSvw&g}<{|;RDUbZ~r
z=Unr->6Mm@*{fD>)~^4&#WhLsb;y;I=l(xToHjQ)B|N@*{?)LnH@wfsCSLSl`Bkz_
zeopz~tL9s8>FZe@56jir{M~L&X6){#x8kb5Y<1>;nKW~@)S4-Ow%7b}sr0>Ww=L`9
zon48GzxU@w?mw5e_pj&fcjn^1E(O0X+Vr{U&5c=kALjd3eKG!>bIeKFa@F*$=CeaX
zO>g{6mrt_)`8N04!PDChmkGXEJwrD-we0qibPwT;YkFi(pX0dotW7LCFJr@;IWebs
zUDw<{FmGF8>|Wd7|8|%CNMw%+bzaSSt7+SRJLcTe+j6(nWiNJpY{>nyR?Kx*hL^Xe
zVRkluM92T6jb)!(CoG!Mkh*mFt%iMj-?Y8X+oh<j{=90{Q`!G)tXp>Gx7*w>jIiea
zzqTfS|Ib^$)Z?l)@79;vnxK=_Z&$L}G%Ro1HHQmL6UDM~dT!<C&Ck)zO_X3!%W7_R
zvXi!2(f;?(^6*18xg15Cb>pqhzpMLDncaCH^2y`=!yykhEd6o&?MC+Z+h*P3itv39
zkXL(t&$Yg{SMUE}^kP<HJ9w^Xk<Rb4`sdAESQ5A*l7rXA7X8fERb71LL9~NIwbNuf
z?VSF9@7zxN_;1umUAJ=OhPAJs-(Fi^aXo60;b-^9dG1d;w%*je9-rI%>-(0sPqlSy
zV=~^?Ssk5MpDX8Zkxj5>+4=2e+i%=pZohTDuBh|s_5AI77Tq)ZeY*V3_U*R)k2q%7
zPf`fee!pai>)VCD^ENfC?|kjFdWF{ZZvDSoS%bMWy=68n=m;o@_40o6F1kK*VZ!dE
z=}#T{HthX%Or`qO&YjPke<b};zp#GQsx9UB>h48FZ`<*AU2xFnH{W*GrGFOB+iFp|
znL(s`BmcLP?6(q+&&gZpFt@ciF}wRm?yoQWZ+Fa|x8>tc%O$GY8}8p)BxwEpitw8s
z!u%VbJuCC(Opho{UcA?~bk*LU$J(#$FRzc@RK&WZ=N9Adx9RpfKlq$Jamt`%dFa)!
z+lTw@QtIdKJ5p2N5f!y+>(;GKU(BjsuiYMKr#sE`ok#b%d5P`vd&PI{Ix<T-T8D4`
zf;%yR@)aNAUf){UZMyx6<CX^9*gq@pRz04-W*_fg&v}>X>*}xM?Rm&1z4Lhi!#Ylb
zp2N|MyFVPdymprn-`^>Eew@tT{=Sz_6rXE7@taVCtFHR?8|N$@huq$_mb0znBj*cd
z|C*@q<WTv&oU%${Por0AG-ubB_MMHs!*Rp$b$~!!Pw=${+pkw1PZP>9tv8rz#JFVb
z%CciKmq#cFZIh_U-K5VHIQz@*-MJZg>stM6=H{#RP5yLy%^uzR3E_6$zkfJ~#qYkC
zc0Mv8R8(45#A&4~liAOU^Kb2bKjonM2aN--+wC+THrRgppmO>gPlQ|A!m0UDnW?Y$
zZ<v4ok5tja<vAwhXWE^d_B0iCPuQy>diX>W<NVr>M@?>L&u=~voGVoJNkBB?bAQlB
z#csAt_PFj1`aAk-l-|h8eNj9<#ZgFp8BfT)e}9f2*L#0)?d@9YRZr*sv)5!`sx$9<
zwQE^KcJl76TedK#Ic8^^-LmD7VpxdHjZeFJwoF+g^m^*_<bweR4*d~teLX8`_FI=3
z`)ubiok)$=SbL-D+wJ4~%<~u+ST6iv=J2=?HEY(JSMh(iHk{kOr>Sn*MEe6)rSg*%
zdM+gv9%FcNwp8?6v%K$?JBJ#lO}c#g(xzR}j&=3BUq6!;jF1q1?e|=4-|xed{TX_U
ze!8t&nly9SvhudV>WJXty{=KWH$J<)X5BVENA9SwvTdf@mqxk03+QG#pnCMMj`fzS
z+rqBw*z$Jbg3@=_PWsu_F53EgldgKbf|KZ`N$Y;!vRwW)owro?+Lc4`!Lv=bnB3g^
z-Ok}=RYcmsdDA9dzP;<aM6$Y!;Wfrfrq|=rm(Mj76zI8eW8?2AjlBn)ByAZd`dw=g
zy}JCiM)#HlUz!}JIBhj$baMBzxUuPT*V+v!J4&@=lQU<=zB!@H=XhXyv^CeJX#R|e
z6H`A=n-aKxM(VRK%WbQo6qcU&_0|7E;s3>b%MM@Y`+7Z1neEH=!~Js;GA-|JX!-r=
zZ_VqAd)H6RjdR*7@ULLi-H*F>pR~?ve`9>?QZd&`f5nnBo7b#SvVPYwkuN}s;cch*
z|0B05pRbDlJL&n$X*1`(zoqN2JJ#f5P{H!Mvow>dt7l(zzx8I>?EGzYf7up@Tw1HJ
z{)$nM(VFO!3fzli7dQOsTs}81cGox8g`qe1{eG97`Eus8dGp-oe$v%_vR!^&<%-yX
zi#w;yoSD>b_lM!srn~1X-il077R#wKKYjLfmTBnLvO|H%IcM%I*0B{`D$*UezASv*
znVy)_=U?{}z3bc5aq|IVd$ebs*|Bzh)z(S68e13h-<<#F^4c9+`ky|Xe&L?&+sXd_
zvYOf2-h5hJpILsV(7a}LQr(M?pc^Nf*6;aO?o{*sgy5CyZx$Yx+b}zS@70#6`TMM{
z1|8N6yR~$E>hmd!ZYYVZZg$s*uU;Z~w`VHfjyQ{tJX3<_iI%@(=3f$_uzd60zaPV_
zT6~|Jv=+SOzQ^y@HnVk>$5+PlEa*F>@_d3)&*9Ay|4zuA_q;EcTkIukn_ySxUeP{V
z%xz&p)`Wa(0r|~g?_OJ%ehGS&{rdmzyqo(Mzbb$4e!TQ_P4Bb@D>Z>@!NH5a-rYPu
zcm0i=yBqiYiD2ZtdN!iuY{a&|xo2l{Z{&LMDe3K(S2wxc&TY|n*Qm8?LSenYv4giV
z@-_$_Zohpf_4J!3!hV~?=lxT@n-lq;S1fbQb~T5nFqXN6-k$BA(Pz%>eNgjTS!_N_
z!QWq7+Y*yMPd~S5AM^LErmwdv94KvIKBX$NY1^_Y?faXK-tvsT9Fw>8>g?Rh&%C1d
zRZV^C|NZOc%Ga9a_XH*WtugjL+VwfQ)_3dD;`MS%uiSaJU77FZ?Op4<whJ!)wk31^
z`K5eM!y*HFS?}k#Mn*olo%5B~H)6->H|@{=9H=VMTo@Cbd+N3R%`VZ?y4Kd`yDt6J
z*rB$^@#nO=E89!o#-xA0TgiUvc)H;(=A%D<HW*%0Jau;Z<m9iVyk@Ugw{k?TEq!Zx
zX;b&7+{10YW>rV*!r}t^oHE#XF0Ea)@7}caYqrc@xAW4!FSklWQoBMIaeTX3ozHzq
zZgwGSO7Jn?)Y&;_+e){wm;Cwh_4=D5ll>SicHh?4w|~vR6fbmY@j<DT$Ge_JzxfcT
zympn|VYWAhXU^GtPI-NIbHD55pfwx!9h|lC#>IWtm;%DDUYyGBp8ICS-#7Q7^Edwa
zWApm%RuQ`u%l2Lhe4F<9+1X>SbhckQ<g|MA&7Sbycl;GWp^=%sy;sC11V(Ca54&;d
z>g}BM7mt3smp(i9*Yf#6^EBKJc3x=yb0~Ah+zZ^Td$PV(MVn{Os@<t{_?X<5`E%>e
z9o-?R^yGSz_A;jJK5Uh2Yxixu7PfY^^G1_si=+AKbE}rwetojJZ}ID_Y+Zf*`&rqm
z8GPn1eI|Bm)+XMvhexMJWqGZ#{ki=4n&S2MuI%L79(E)sD0oFShq#aW?~5yi-)#B3
zeoOrSZ&EssXOw>4e(PCo^xDg<;t?NiipTu>^?V^)RsNTfbAK<giXA$1-brxny&d<w
zc9)lCYH6D%rvA>ov9J2}@%VFxN<K1gv#aWLoNbmquh+h7quPOe6X&^ozE*Vm|AUR&
z{y$i7_t$~td?%D6UNEMxNQAc^xwUa`>XhRz-oEI#+&wu|Zi3{w$gf9oU!0Ozx_r$)
zg}HL)P8e@`>8xkiE#to;UENju!FK=F?|t>NneIzIx>()EHsQpZJ2J1YEoEOfsX=#!
z;qkb?KZ<w%xMQr#pZ$2RC@)9!thu!ZZ+<&CyMAL?{oLH!d+u75_ubx;86TDT|K7Cb
zgwQKXZZu8pe$(O1zwK+P^hfEmgriSy94mdD^YKvYwc-N~r_UdCKPTuuQ^xe+?;ozW
z)`&T*UAwCM{3)}L8{YY6w-jD2T)paEU+VkfFn2AVn`{|Vzr0929j3Qkac}kQFXz*u
z{0jA$M2>EX%RlVayKScNewKtkX4S`dS}Z^Z{BEo4eimWFy}vAaa_)M*+t0dk%^o*;
zhQ-`D>t(gn(%}8AwVQS48lFD2>eZSR(VE|DzP*bM&hd7g`jesA=G0u}`xVhwrmc<W
zKPs`=Z|>h~w{CT1uQ;{t$IbI=Wa{5F^Z&VLwnl&RwhJ-0s}t&fC%pQ-ZRb+K2CV~0
zXErJylg%l=S1f;+pF{E4wLd$#bNdf6znMJ!f6m&<h{=_%+Y-*z%&zz~^V_%hd)p_S
zTN)M{d(!+>PWH{T&!$(R1*UtddWE;gXzAPhS27UTxYv!Z*tY#>xA;Pb<i2;Rf7x#>
z@)b3!|0bh-Nb2vwo5H#8_C!Y9+?#uH)6{F4=7+Z}I&tmls@?KO-D6XBvi`i*)s&Nw
zwc+dQYtfNE%cL*upD+4p@AtUcyIxga9e0M_-fAA3o!guH?MblzjagS$uU%kpJMHY8
z-0BkDL-F(Sq_>Ae7lvusE)LFlHKjZt?rK9)Im3=~*YaYL4tD8YtN)P^y+2X)?ewhM
zv$JzwRo8EvsN8n*)l}~d9=F$S+H`DQ^|Q*`n~N9f>gsRzy)C_V<1(4%g%{`5eDZw$
zNkH}r+v>3OTfgzHUZ^d$M!zY@fAep-nlqOQ<6E3GzggNC*8Qo7-d)Gcm9=;2;sxnz
zZe}>|Hod{AE}JfyIdfX<gzUGWuh;HccJ10Cm-X^n`v2}pzi{gKoAj^pdpI8@v3z}%
z`1)E-f!ODG`~OFdC1~WVypbor_un?&S9hltHq~gqnUbF>y)806CQ&prdd&ib^Gq5V
zlC10Z{A!!Jj5SA_?f7x|bw-Q7SKsChzj^4X_S>E5^EX#yAK4kYL{l=mNKgD~;D+~q
z%;%&`?d~j4yC|IPxN-@@zaXXqmK^+NxSz%rtuc>T*ZKRck)4%jZMqHjsv>vmea1%)
z`!-yUiFMeYyME<%%gxUszc=n(W7#w{X5Z1jp;xy*G~&3K%x}X~>?ZNUkwL&FZezvr
zlGWKP6%swG*5@9|kIj9*_kUyU&x`6|8<(=JW_+)C_u5~+8^;Z^EX5}F{d(nAoqS59
zy5Q5{9i@+V_)EQQ4Ucp6IJMD5DI)sE>yL@g5)|i^zFPV1@8rIPw>!lJ3*O$_s;$S!
zVzyr3x~J?K>CLNh1%Ln8-2di>u$sY(8C|V&Q<>SmZ9dw=dM0MeDK@2)vpd4Ybfe#`
z`7cm+bCa(03pewH4!0OrEMF@)|Mi)r+H>spZCZA7)%NR`i&t(=R+Bj{z9=Fgb6dj4
zqT8<z6kgjap3Jr~arKRTcVE5O8}nuJ>Hw?PA7&q8JiPYWwM#vwKKx6g%U_#kY`A)<
zdgYxvIs5A$Bw9b1Q21jdb68|--d={YYiFO%eWRIvd)L?5Yo^UR_J`H`P5S<SyziEZ
zt$8V>t#@Wo`jx!9FAPhit**SQ{iFFhZdIb)=AcjdFG7;o<%@Q(ZfJQeoh5T&=@aoN
zW#-vub=O|&X^p$H@<!U^{O|Xe=R6I+e<dk)S4mr6q4(Qs+^ySX#X}~CUN?Jmetu&4
z-LKVbPj3|@PQ5H9`E9!Yvfb~eUN=wD&8kt%*?#}$g0oSZE?iq5n?98%=h<S3Pu#mB
zs-DM93%zu>i(!kZwAS01;`cTby2~ZswYr>_oBQJmv&J<)vD4=_ZMXk@MocdvP50l1
zT<!Hmd-o(&DgJC&6Vs6SGBLWZY3BaQ)vN{bq6r395`X><zVxR0xP1P~9Tp`gyyBWS
zojPcGCHI2{_m<?PixSSw|Dk+pc2eYp#Twfg!a3iqT~i{x_kZKHK5k9@^#@Lw<!-D!
zE|b7-_h*CXL$yyoCHLeVXjrMUJ;q8Rw_T=n<Ay`8q9w08TwEWq^O%;__CWs4U!_mK
z%w1cUteD(yc`EAip>3(3#ki9L)5S%iwUhmPzp%|JsGT-lQQ7ybS;7wi>sM#wZ*c4T
z6`uOt)m@h|J?0np>zF&u^K}1}uPKmK+&bltE>lGx!?YcGe<OZ0eYbdSQTe-|(JghN
z^K}lfU7z<9%YIhAuEP6~@0?-Pfu5NYOMOe5PoMw&{Qlwt<!pD1gM$|(&QLp~QFHa1
z*P55gy4{USZm<8#yYHF_L&d7lHL;8nmfkMBZ!PsfbGzt{*k9k?W$v8$(`?K8fameC
zo!LtS|Ch++b!C_|2plenSgyHJ(LpS}`nuc?%grBWU$f}STJZc<d|dMKhiWGd?aI!~
z*(N`?mM<(ZfA^!~;!#hxz1>#zHfqf^EjGvaP2w-*xJAUy#3$^$xic&x!o}pUqFK$4
zx@~D!tyX8NN-;Rh|8z?v#%7b%?GNkIZYR3S=TDEX<NTSsZEdu9av^)}ogar|?;eQD
zPI<6VH2&XCVf9=4e#>T*->cEhYmVwpddVYiddTYG_Pi;Rh3BVoUwhPfT<&B->S9qb
z@u>H5wv5d-I%gM_-MhIw^6odIV~-z&wg0a^bHY|~yT-BoHphN_ecLQJt?BChH1)Y9
zo6gR)y*>3}|Av#NUfV9%9(uv~M)CTI92@TUS^v^_eSNp|x{k6V(M@l+Pr9UcO;S9t
zE^(i&!OOUYg58TBe@gXUqyIjCeWFa`l9w)*dE~8R<O{;BpIkVs(_YwaAvCYkI{nE6
z#cc)uVorr-X@1F@@>$Ng?beEki{Jd<bT>X1n2|Uk;lu*QZ?|XXIW>MMI&g1$e!lg$
z8Oe9PpR>tcw3Knp*Bw5qPMP1DeSUw7>#U@&4Q>*z3lD8<za1bF@c&<}M0vuB4W?=0
z^Zz?nKf2iduv6n&9*6hlyRI91Bx)PxmR^fA`!=C@t(17o{d={V`GV{As4?tmJow%1
zmeu`thxY&d8+?Al-|zRQAABt`rF>hjU4s4UW$70i{3G2JOs}fVsc0%)>TaHVFerLo
zjiK#2F}8sD8@%;)cF6H^F{J9KURWHRKgF%hH1X%UxXs7RriS01yMK50!RukxUsinN
zIdeSM;s3#F)8o!F_y0Y}^_yqInR7jY7ou;c|1T_i(D*yL(34Ydg2*wGT@lkKIXRf*
z&GqhH>;GSI8>4f&tlmPgo_V^nuSIRycXeB?R<r&r!<Z(svipB?4!)@@<FUQ7C}Zl~
z+Vgka47%?YzCQbb^__@L8SfeQAKfRV$^}^^KExyo?}%HxrYe2q?y@8M*BxW|`B&rh
z0&o51+~f0KI8R`zI{eY8Dr;5yyQEq5pMRX&k-Et627C96kM6HsBqBv)@0YB3rnAUk
z)wa+`$#o5nYUb<4Z9f=ycgNA6|BEg=Md*cI+Z?@2wDeU=Yinz}{vJm8%?!pJtZN#5
zdEe={3yLrvS*gLE{xT=xy~iy#x$eU2HD4a8pEF;RSJp3gckPzq^j&YKPMbYB?d<2*
zYxlCgR&6-VaB$L5CGn$WYfiqit$yU1!7gHcyX+Jb7t?_o`blNKl%_^3s%vSkaLrzk
ze<=O^_R`bSqeZqKyPfa9v3bKCySuxt{)~S*&Fd)p>pwqt#NDg<@B4Y{m0NGtrzJY3
z2~KiT7jL}Dpj-9jMcQ00?mG<+w!FNYd-m8>v;1pO-1_mU%Z<(%%+Hu~@$jz*-mXns
zmWV_N+}l>l&9wj0rXsF4Q=iXkb+gk>b<nrhp8T;ntYMMF|1!qrwwq5(Z!fDiIz4U8
zVJqG>s$2B=PZzD-e9HK;r+>cMl-W+^HV0>BzKr~Kbj!;v-RF0eYB8`gg>|s5J!rl&
zEPBI**-{@u7uSTZjp;4<ow->?@O0JU5~d}~fBl%}U8uPC<uO0IpGj@qR*|vst`bjE
z^>qC0@?~p(e?9zbsqK%r8BPNJPj0#X`&rV{=o2GtCH2HkY1YzBig}aOZ8O?siWaPW
z^82cb#L~9Qg$JMRELoSX9xbf8CGVkCwo=nF^MAj~YCa|^6&e{Ce|VkT`|H!43a_Kb
zN?YplHoAJpZL*W#UHc`YL_}0nm`Ow1?ylD^ksD|9h1YR)o8LM-Sv^|N%Vhq>zAB}B
ztEFPeeaF{?pTB4J_3z3SxosDOSuGA;{QWNJ&+@JJq<%`f2pqVy^z_`Is}J_<&s=?W
z);7NBqRvy6Y>!a3Ra%t3<J_?cCyu|0-&!;^_s$NU38^w&j>Sm_HTIwXv?=MER`dGl
ze}BYe&F;6(>-$^!%;)rH^Pp!I6LmCftJWk&-Z|mhVitU%U;^XU1uX5&5#INfZu~J{
zWsyzhm*)Q)9~gJE7#=f~T727JhS7(&hnXMxR5%(b3I>{p@4d51DrwuE$M=^yI0^l`
zyM6!J?~7O*PTh69d_I1|jK+=28JrsI?63bk{P?WtwzS=6<aGQ?#W!ZG)_OI^)uir^
z#cQ4&>yJ#`nD^Ez`&d%`iggW~oScUzbtGHX{<zrw<Fa<ne8b<j=iH3H#Z>d&s-XFn
zxBvf}hN%q)_g>YWc4JETyrcbhZ?5|Ae7f<2D;FZpE)Wt^6!R2$ZR~LH)U|cn%J0=m
zn;)roH1l=tyE*G)VhTj{G9p(L&1Yel>N|V;P2(L=BA?XbKYa?-Uc>f3SNQ4o#Ts`1
z{}@+^)g4%NF|Ee%Y>+eKlvy_??KIY9e!WkqJDB0X>Tj=JuUB5AvBT1M?GlB<Zjb7(
zPHbY`%^L2bJ*}4e-E8;y6?cA`nb&`9Wxi?K##<`L_4Vu4YXO0cr&o!to@%r5{I^|i
zIesWf?|LpV-K;57lD$IuwN|dTrD9vdW}O{bi@dK1Uc1@yiThy`=L7e!mQ&MwU&lx)
zF{v^rHYDBlGdbBVzqjAiW+LNhkwZa?cPtdU)x^45Hh@EA>4{aVU%x&4{a&)cZzZL<
zBKwvv+`;g``hM2y3Dt{qQxe-4-ha)$e*3{e=eyg#^c(y;c>lg*hIU=zf$%_E#Z$lj
zTt0s*bpMWD`45DTs4j^MOig7zrH~bWE<uOo)_KkQZM#=WX>SinZjxaL@H#OqcTKUv
z3@Pt}zQ(hEP5#!s|JI6&i)CbkHlBI@_h~X)q4wHo9aA*+J=UFl?J~3Ag2VnAwz3X$
zbC2}~?=NHxGYHgpqMUG>>2G|+D_85xL!4I}OZyn^e4ZJ0F{k_b7N!N4rb)1Gapan)
zmnwbz!n8Y1ovsoG*hM9uD@b+UV~@PV$8+a$n)LOxo6avkyTH9{((f|a#~gtb;!KnL
z6lX--x{z^ok&$#Y&tv<~;upJ5ZO!dbf4cC*v``^6uCHIOFIKpG&hj(Q>z2R`a*Gvx
z8DCA=x>i(ej%BaN7EY7tqW79UIX6d0y=_a|@b8O?THH5f>CM+UVxoOpc09W=Yw77X
z&Hi@V#OKZRI^R~P`NY+0$<nn;TW0M{zWl3n{{6DYvg|e=exyu1XZ??rt0cmSv$%ZT
zkuR5~td!qt@N})BroncHe-|FIZd+!PmYB3B^`q;@!_%%V{Mh+&>J)>E9j|`tu*WBv
z3F}^w%~kE$)TozH%FW{|$GGOf1{RJ7Cw-2pHYBhy&OWxx>iPG&Hn{_xvAeA67tDwk
z>x@yh_5QrJdb?cbL1#AG)vIUgG@aHE6l)9k_*WoGdA-8fqGIc0$*Y%3*B}3tm%d=j
z%ngq>yxtb%tR8Z6hlEwB=2n|s4`y%AJCv1u{Ch8hw$6k-B900Z{kV^>&0c;k;$<dJ
z*EOa|S9b_(sOmK9JYjT5YtoOU0<1+3;+)^4EDHX_aBKemPg<+jWHN4<-Ra=)VoqsG
zuB*ZCgUa4--+0%*{<Q!7zx&3Ctm47F3^H>ZG*r(d##jjV+1#iz`4|&pd-mJQc>C??
z^XfS5trbfyxGYdH;QM?xMs3HRck}EY2zhR`<bHlrUcUa$ywn9HHg(B@Mr=P=6w=u8
zHq6fdv32USvdurc#cv#*tQP4zdA^~@(QlLGAE;I>_J5lYBmI1Cz2avEtv5&0<+e+H
z4l@q)O4c;o*ByI;JMj<e{#~z%)Xu(1Z*=b8#9v>!)ArBt^fh~Ctq}c`#V(NQxJ+1F
zqQmUwm6h);KVGmn!(U&Zx3FASFUe)vI{BwO&lbAWmK`<?zrDh+`t#eO-ETH^ui3-6
zwMQr*PvpW<<r7EvZsxblEkBsLjdB0KCA;5k;N|&qsvzJ`IY;+4S%$wda(@}!4$79_
z?Gnn_@Vfq|_v+R%-XA+}2gIzqd{BbXBG+=J<L=MjZhxF>e$#vXo}AAwHA77<O4$TI
z=Gfuf7Z7MYA>vQ%_uKck<)+KLe0x1d`l8Vbmgo0Ae2g`na7X>O!M5U8{O8qXX(##r
z|CkuPaVb-)zBR`$N9C(tlb3ZdJX~F0I<NI})y>W2cav5dnr(aR*TOsZkma`vf7h}x
z#O+I*Ec*1J)ZV9IYD+H0^)OzLeO#T}=Qc}4%`WJH!y^v~#k3EKlkb{zt*T^XOo>XI
z@am#bW6z^kI=h4S_Gu(L+}2sVVMTaU)U92zl9kKr8<~=(@>SN<{%jOqw&(9b?R-C3
zwX{%+sce~tjyx9=+#1-Qda=Xc=#d2l!CHqxdPQe7{tug$)03BCcTr4AruRUGC_}Q<
zG{=q%KG&un2@Bk2Ty0Mc>)IbH_oS@luWHTx;|9eB9jT9)1t(UYG=6#e<Hu!;8k$F@
znM+?bVVu#jA)6t5TDKA-)1C>=8F5nUrbRLAmReZs!Qsp<n8a)38MrjzX$#{dnO)y>
zBNkt6SoUX{%k}p^6dH7XIxKQ#ka~D_f&Aq188@z+I52bmjHE?<a|Mp7___!!RWevO
z#bWYii8U@OO%~pGa?9b_RsS;K#UipRI@MqK9p||D*|nzR^Fn1?Hch$b!J)M$Z9ODS
z%^lj7ueqvr$Kx%NBqPtvUx5Kt?URy@EWGm~@yHB~#rgFu=YKA^VzT_ilY0V}TLo%%
zu4kH6!EI$GsJxal%<#~QCz~$qXcd_iEVbi&(gjzGR!6U&KLn<BI3}N1=&~+P^NI5O
z53i?Q{bqYC*~EIvlPTg>tK}}-p3yMJ=@(BGlja4_bzNCiT8HFIIv4K_(VS~-{?hYl
zM&=5IYkOKO#Wdu?pSK95>P(puBss-->ZC=@jt4TGI9-jeHkd76>$>{9A<wbJF`?zW
zTJ8^&ebp9~tn;hO(AmyvJSQ{#<DB9Ei|ulZp?;A8CHs!vm@HzsKzFh0<V#Ks3q3A&
zeO<@EG}YZTDB3Y&ovf<PTqW0n=FDyRA;yyewk5?bS3k1-lyKEg&W~4GR%v9$Ixx*#
z{ro6Tmi3IrYgUU2wN_`p+2}5}k-ziWq)F4f4GvU<g{~339)4q1$BR$t%XV(Q)$~tp
zZ?BJ1-z{AZU1fs=E=T^{3#wl4RbBkU6lbmVnf~?S20b28x%kM~?CJMwmalp&`(IvU
zLe-lI$NRo&zM9-x{cPv-+q0Y(%sSA>XgJgI?LPy%%VG?TSq%F&tc<yLt%;@OBd@u#
z03(YVPjuMv;+hqKyH@NwBV&G3{VwNZ{?k&=)Z8R<Hv9TK;7q*xQ^4WZ)N6be+m#p!
zEGO~{F}ci~S+48hEZtmsqIGt_B1QwHkFnP$vv3F$`y1X}<tcnHR+1$`bf0Flh0D&5
zY|1=Sq!aR{rMjy4Ri-XxHm(id9N(CoH6_4~Z~6pRmzy;$4_s!>QEqJ#pHkq)GX4AC
zhS_QzC+@GDs1YyB`bqnkM}pS`wS*HlS~tuuVN(6{{Pv{Z-`vt9xMnc)F-+U_X@OKt
zd;N|HmlCG!?3S3cDA?b1a&U;cWn;3{#3}r0ml~FJEfcU=X~%md{(7K8{I#;hckF6z
zJx^v+D+v;5eIfW*@;`U6$Jwo13nwVI*y)LjJW$f^Z<YJfCOu{HYCo|B@~jK&YuCp_
zIefYLdx~M#B?n!nYK95hRxA6<=c;s@x!s%4mLKeHvOGrdPf1tv`ACJ$M_w^(Gn*Wi
zYrKq8B`upPPh*WpPnG1aDSs|#75n6B95R~mQutEQ{fmv;#B&!*ooK&yPR-%r1LL5y
zJBN!}w?|K5-?Q%KrW@P*1hwi@r(Vdd2{*3Wc~L28;S*C~vsGmab&Q;j$m`|JnRQxJ
zWA%<eu8^lqGp{}_d@A-el>d^poh{qmD{e+rA#&HP7w4E5zMu6~*7QzXU9lFIQO^23
ze|M!G(qH|ou5r#5#kQLGQxf+&g7_r`j5JJEhq{H?aHV(6)Lh-aqr$%VV&IGQ6H~sv
z+VOZwmI;Hsk#qQ`d6NaV?ceu5ZIAnW$7@^t;{)$P+5`pvt8UIcEPGAJ*n5rX+Nd)M
zjR8MmIi@qr%?z&5`Qxd=$Q)}hJ$`}0g{GCve=<|-eN3FVKg`lnJLi*r$iw(R|59(e
z!WPfT?o-<N(vN<yJ-elwDI&3EMib{xk5Imy314JoKecm<-kLFEVq3L){ipxGKlUDf
zlE<(i)QxlcfuOp#2F>1Fs*_Kg49a4SNJ%{1H1TU+hvwGR=KqyqYZzL(l3yNSRJV_P
zk;Af;*I?q4-Rn$$o>+BxVY$kbu0H~MPR(DtN>h62)CXQGSf#GSZIk}rnKozPY@JZw
z2tkfaw#5O??^nHB)S%+qykt^%EO*M))t?H>xH8!lof{Ts=+~Dmx_hN<kK??~m4Bu*
z*4#0*{Al^<)<n(R*O%QhrE8t9E!NYRrM>;s((@b#<{ByS+Q;mi;+Lz^9sX@~T+wM~
z2Ay4#7qq?7jB+ksljh2_^9BEb%aNBtj`Tm9_H%*#*6I5e8)bc4*>&=H`5)y|Z!At6
z4|OzY$yYEp5wNY)yY*^`*N*vK+E2NA7fjV!VRV$W;g7o4Zu1I%<`0YPCO&=<`ifzH
z!=t`^p2=>l7hOy*Mt5oRy--U%<hoqLe(LOWrV34suPR$v8nb5Quz$T5qjXDwsn$8;
zBm4ZSM$hEf-0aYqxd%%lJrtZHY{M!}_w$@kRXHcT^-A!w;4c$2v`?wJ>6>*KK4?By
zIK|3aF);mJuxy37?bHhq2W+NG-qn8QyIqg<gK2K$z680qKj$`T3qIIi*I~b3m_330
znukcTSxtn!wBeTix0Xo?&*w!v+*)!l`^Bd17p5}DC~tLPO^MKc*N`Fe)<4{^WvMjl
zgGH~l89m+NzW?2kF!KlP>)fAxIJ#NKL1KS(Tp3f=XKs;|j1>xd>Re+J)~=Gie<LE%
z_l(?`vuV0Kocujf9jAMn{B3V}T;YBvyFyC+y~mP+QQ6r#s;4woRSDOu?3J9!y7T2V
zQ}e5wbMNS6M&#c7GTk^Lz&m>@OVimOu9f}k3VSvj5j*uJ{ff@)6HR(Qej9J-G2u24
zKHd2t%kEm%+)qZb9Y<R)$(-9YIppQ?!~89iz1i0s@;Nz&Wx74%)IaO^f*6=N_cH`u
z@pIrh@5uOlJ_7^e^rVXq4|qISX#d@^fy2@F&_uh1&IjHtTe`Yk_16c7%q1KxSA&c;
zEt(qhKxpD=*HXo~?{;c^5bS#XYT5hDn4_BVwJq5PCmqhIolt)A+Qnej$)}yS1lmqr
z_)5Gzuj^63l}WFb{r<ItVW#%a89Pq%GtOtuS{^rbwUEVyiMJ2G)DZF%>}WgXp*f}h
zwd6<VcjmI2I__F<Y1Rlh2`c?+_|$2&){}1?!xmeUj>~g>nl@xJGX!o}Y1C<^wOsmj
zAxGb)w)#8yOBL5vO*mQReNe+=k7NIFO$kwtwLJ$Hnh6AYDq2onxbXfX!Rv7~7tYsy
z<%?Q*`qS2)vsYZ-oD9Fem21(Sh&}!9lVTWe3EsNje%eTF^?VzXXA9@eowriQu7@=+
zXiMg4kL}^hYg6TQBNOv$?arGi$nUKxO}r$pxOk2ImK<Ggd4bMg?=#ihpWev+w_@FA
zysE(A{X6Y<`yNiJjj#J`YW@C>ys-8;7S%(awaoIj_1~*J|E~U<<eJWTC98uOzPhDJ
z&-1JK6>65Y|L>ia*>8G$tmoaV{k<XV<WGC6`(3*?Zey?e_E~+Nvx~#hy`LVPZdo9D
z>(tTix6`caPqXyr_I2_5?h}7)m1DpAlb3Y^r;7TVx=qQSB=*heUjM^zU#i%}T~E{g
zJZ(`D6WOrh##J5xz0JGT@1|Gt+-ep$t=jU=cWe5xJ=y#=750X2SNa@$pSXYjW4_xz
z9;%zY+*f^fm(JEBYw8W2idO&H%m4PM`u`_~G`zj5Z!DMpfArn1_lm#oU2MPk^ZA_q
zH$P{_{#+Vc{kgY7`_|i!p8Uc(&JwDZ@2}ta(5z-%M{i3VyW5HSZn2_6Itn5OIN7gA
zU&v={-}R4gLyM%12*b+qNAs*FJeFmU|5MVWcfJ47|EbgWiMmAG4h-7#?@Q*-Bdlu+
z^Hdsw4os|AW?;87WX=WU7hN2mk}qm5TyUIG{OQE0x)1wT*<^8kQstg|$J`{-EkVO|
zK}BZd0X~+m{O!zwT*}(_d0#wa_OHsE(x?;ieANTn+W2=O7mqal>g#_|y{bUMe&+#?
z4?2y7?<d~+n)76K8H4_WCG-BQ+_Y$gNc*2ZyY%IE_o+?Uw`lqo*_|hsoLL$c8qTZp
zOL2lz@l$JlLrLBjepl|Air5CeQoi+B={~!I;bhn7+9RT~yAzyl7fcq)X0tC1nfq0j
zachPW>$_7As@iK>KfUyuP}8ii@j%=}kEnw4ycKGj9{irtnC})Swf0NF*NeyJ{hT3c
zykBMahO5G+TT>siy*8boD$<d0YfDvc?azbK5npyRuE@83`?jh-s=BRhZQ`fdRh(0K
zYVy^VRNmP3_1n!Wp+5Uwr~d7;y%=P*@gM)=EJ3yl8!u=)tpD$zXEaSG@=~y>q)o+#
zN8j&Nzu(~4%%=P9-rnEOj&_Ult0k@4=Re<0`pcXxJkmcUxP0c6>Q}z`BX>UXIv;n5
zxZG}*JNi4n9RJv>Q`BnDbgX4#Veo-#c^|xaj{Vp#oc6Q&D31j928HhlD-1dm=WknM
zvi5?6!|m*(zN$<^w(m+M>9;d(+$^?BZFSwx`)*F^)A+v!v#REtWtpt=`$_A4#v1mh
zg1_C{7QM7!vzqyBZ`P__$)F6@xATS0nRWOJrSJRVzwQ5qAnU&Yi+npu*QuXMz5Ho9
z!vmY$UvD^X;Mo>f#&&Jn{(R<L&u*;Ow>b5t>$nDg_THSNi_6v>*?j%%Hjm2@*WM~H
zEz9fem7MW1EIDW8O%Il|{O&2bTjxZ~l(k>io;&Y%*VorKyO;7u^sFhJC~Lj0f9>BV
zg4Pdu?q8_R*wkEoUC{92%~#X*CED)$9=yn%$!w4R+^cVHpI#NdFZX9HfAPCzd!`*N
zQ~Ay(J?Y@4jj2awm2W%qZ2g-l&TLUq&%(>ftc<fGdrs}YTleYk$7jkm>lRI9J^e!0
zXa2sXuf<{(2Gg&qGKPCB(9zi$dqp5>?j&grnJ~HUBBvxntXKB#DAVKBSaEc@QpChp
zUaO`1dv=w%{E~ganINPmxA*wzKkExQN)MK*G`Ne|>Q4$g&vGCrY*R%n(|6$r_2RqD
z4|UHhmPk-}@zpb!p+Rd`T<KnJhGm=$R}*3$Npms;1o75zUz|Hhz{99Q^Ln#(f5rmt
z7mA@vvZw3Ya*M|8<*9YKAG*hal_}(_v<BOfIaht-iZ;LC{W5j&(tWB|mt4PVdrAAq
zg@sx#FFCpJehips7uDcha>4O(fZtAy39NBfj1Dn28uh2va_6#sS+#lJ^D4hPlZ!%o
zO+T!*@_x8OnyKQzw6LfCZzmL}uZ+>!9c=mJ^}XeJbv+Cx7x3?TF*EC7`CFye(eDG;
ztLy`-j@P*A9Coa_75-G#C`o6Hz{Y!fzcn0>IL^8B!a1EnSJ%H^PI2cv{qk~3?=7zl
zKil>#a(tAecK@n@b)<3J;hz0#6rY$ke_Z_NUFo)xn_gQI_nK}<alYZY>mu_zhU4A(
z`zpSyTt4sDqOPLjvgI+gM+DvP6xy=euaDnR@GxNB-h!i|;eQf8KRY{DzUsw7{|ArN
z#dIPrOmBT5_w!M={<q)1s%`dHUR@P>xBAPAj}L!+eO>+P=Q@ir&K;-c-e}r?tN+7^
znn|V)_iQhi%~m3kwZc)+uxCbmVu#d}5RVY;ChygkdBwYhjvb%>XItOL%nvJ;r3+jA
z_+@RJ*k-o-`IU>)W}a?YGVA-AZJh_twWZD8y5`h58>RbAzUyc2S3SXV#bnv@>$f70
z8!8uG73TCdj7o^tTf5O%%^<e=r1Cp&mfg4Cw1$3bp1g6ws{0#{6|v0SRJU=(B|n+j
zGZx;8`DT|q$@JUNNmA0=!?$hCskk~T_?PkOg63Mg{imwLmqe|2Si45#+NU&$&AWCT
zeU^VK<?(Tm+n3hIC2Z&{O`oA)TzxUj`sJsIVH=+@*R4-^dRS++UHZnkR@<&+UH993
z%PZ~NHKDX0SHoU4WiNjd%vNW;c~0TlzoqBWte;DSnZ{VNzD{jP{XOHsm!DDASw1&b
ziP<N|w$07BeSKdtzm4H-Ujt1Ap(icx<uexQus#3bZ#1jLAg6-;kWhhqT}tHrprcZg
z1!iO^bzAQ^robNZW&f?_ZIhR3dOjCWv0V6kr-R}{d3LuG;fL0@uDJ4QR~h?H%MXt>
z{<-309JwNj;WXpY10BxXVG~UrZV!K1dS6qz;mB3zm_@$}guidCS@Y*q)osS(eeZYP
zVNt7^|6kI0`I#%z&)mJV^-q{o<VLCa3Q6}Fd+vl4eV?$D`L#i^l$7+zl8J#`KLX@F
zEM<H4@a>aNC(k`A+T+8O$@$OZ!JAJLlkNuUwf|UU_cY+W%lA~{*Y=Sg0;hDpnz?1&
zRHcTmZ>vO4vELN<(&n6*_rSc(=Y&ERyFt$t=7~xH^Dcxp&+00=6ggwP(u;lB=?-Rk
z3sloJv!6c~pZisB`^B&88m~^id{=;N_Pxndb+aAAY$LTze@)&tMf7}iRQlS^ovfN)
z#J2W0aOb%$?SA`U^%ChbnwiJAMf&Ui2`0~+I@_xyO8Mhk9ebbHw*FhU#m>&kuC3ZQ
z#jMm%waYi}WM5Iq>ub5qr;5H_4KHWkvfTdT5#gnO_WT2Fm47I{|Ho0;{JmeVT|C^*
zAOGc?_4_NaH6M>oUU)aCVfXP_rrA|Fx3{frDSzj&PyOhJFPHt_`@RqC*>sxE^ryL<
z-i|MqDkQUuPrM4aZCy6u!hxHejuwU5^_%Quo+s`67#!<p*u%%zzQZfFrfJCz{?(s*
z?s4%)OK!O`>++9%C+&OA-;qD_$TIlT#;#kpHt2LRPS2X);Q8U`*{Juo`hTkkoKa9}
zHP(D!$yTi5!O>H*wnp7+W|QGGGo_LM#T=mp4A+i^T$^q=X=bh0>pvYlUCRzFG5p!9
zxjZRV<j~a4c|rxA4l@oNULc&^+wxLRc(dGD9W^JFsax}2F;*!#FYs%58f<J-Jo8CX
zSku+aiCL@Fy_BDv-XQgAl6OzBS$DAM#u^9jD81J`>}%cKls}&4*{2k8Vry>px9IPG
zO0pATCt7%ab^Cbv`tNQArD@NU&b(Q4x&2np)52(z`kjm0r90Znn4T=DpBuGe)s?>L
zKPOoiIUiEt_A^lO5LvKtx~r}y|J;S*N^j>0?P2?HIhk1@Kzz&kOPuSzD4IIoNi#gK
zNBwS5dgbSsmvg+ERivy1?p{foRkHqp>(@6&Jl=8d(LXOFb%e3+hpOR<b-Px`O0eBa
z6tprI-15JxT3IwpGfl<#`98(94tHFi1o$r(I8uG*@<X<2N5#F$OBJnM_cF#kljRYq
zV)UAs5dUiWo773|1*g9ju}n(Q+{O7tQzN`j$fo~x%quG?yJ?#)#RhscKVK2}&mtu5
zqQ8Q6)#tuD;XzSBQ@VBpbtJGXU2~sn<rMw+=2eB37cD0r*;+Wk>Quk}(@7mw6QzAk
zCY<(t`h-z6KxW^e@Yuu!a~bYGe{uME?8GUJPei^?ws76VXusVpdgbD(n_M?lTc*YB
z_L_O<k`!y?%@(J$8?#JL$Ns)w^Dk0odhc&mXWgbZDrwTI#gBh~pnf&Z%YDzXZK3&*
zU%ZZ-6uxyPqVd}9_m(*`dVk;J^!gER8&~nLHF(mr-<8kjet(hNZ(H_HtSl$FtmMOC
zetVl2TQ2)m$Fc5twQ6<V@uvN=U#$L+y?$@mqo>p3>*_Z>u-<Q8|L;#=#Q*tmMJH9i
z`^>ZX`6y*pe$_qI7OU5biXU&iUC@5vd{gV3hSQZIB@6vIczD&a=WIJH#JZ=sQzGgX
zzhB69zP6^7D(Rdj1elrn3YM`1O;nD0Y^l5H%)f%)q1RUa?>x6xfrsO8Mv}qVpq%!L
zPv85dGxds1|5WVHbgS#DLbrpHa<*Y>LdII|MH9A{v1Jx<cT7!Rd0*!m(?uTdT(yZ!
zN5d+97>51)7i}Q3^-${KwMimhFPzx4*3Ru)aKs8P>rW{Ll3v{LON+|_MK}T^HsodH
zCdinbi+Zp#Z=vQ<^=zRKE^ir^7x#8q8Q)m#D^=q&XX1hO1+BYoylwenYGA3|y}`F}
zM%o)zO?TtVmx4Pb!{@THF=e}Ybci`k`yR>jcAEA7gzGUCD{TKyzq+mPY*mX?0!v1c
zU&fL+7A?JNhZ?6EO^lE7^7~TWr21N<yC=<|gi*55=xIU2D~FEqD{+f>|DR;nzP~1D
z_ofNQT+e-Yy!x8hZSKi_?@!q-DVv_{ocr_+#~%IL(N8bgus)pSaOrQM?k<&(_Mkua
zohu$xcx*3y>-S|+z#*nU&6vj7a~PNemWp<8_?3F3bEG|89M<nrQtobKe_#R=<BX!s
z3`rV$zR9lR`8es7($R&^?>MhCYHwk<oBPXg;g{O)iCU)Y`=ogHo(Nr9_(h0USa)Oc
zoyPo^7bF@k?U3ub)pzK!iiTXM=&fDf)a8A0-lnLWzIXA$MMuH#69T1QPcA4D4bS_t
zYzO1j_CHH=ME^+($XjN;Nd5D-#$GgT>TABvN0xs!Kc1_0EzC>3Y%bUB9~*y1rl+m`
z_e6aEw%UmN7mX*spEk~(9$z-o_Tz!|x&Or1e08x@={CB5ReKThiJaJrfo~^u@Cn~N
zTAut|XNzKX#1<XptMh)}b9C8Y_@DXb)YBTRTkE<aeM|lb9`9K6|0?rOkLbNsrQ)KC
z^6&3kopyGXshYigeYX6cH#Xkw$G3QMZ=R>UIXgT1bJf>Zp^jCN-}LsLvns3OFF&_H
z(YbBS)7YPT%T6jTek(06*^tRQQ7JLAhLOQ{=}V(aUzn_a@~D0&G!Ia2^EQ~6aKKQp
zF2+^xm9M%s6XUv6TQ3RIkFIrlPi~LRRc-FuUOqE6;`}cIULGf|D^sgE)YK*OWR|)X
zbhPF(g(T^4uFhM1z(xD*N*kt_MxmPL5<5hnO?<l4(<(|omf3FB%J0Uf{`^ShR}wOi
z?@Ueh(2&vaWMj1Bbm(Hc6JYmhX^ZCO6wlZB9hIT!weAZOm}=g#EnRu*?3&ESi+@Y<
z2~@8y@VvD0`=WQdSfcjj_Eh}g%sn&fYERgU11<tw?JbKVzDRTXHHVz5?>oTJZJvM2
zL;rYsvG^KCPQinR>xEnz*YlP7m=t;jN)=7X>~UG;ctPdCgjT(Rr7w&w?byhyz}j%9
zJk0#(X{{;T?vFKo?USCOs;|k`*b%I9s;#DELQ9P&|18aF-HB_&mYcFzc7888EgSQK
z^~D39z@-<CYj)oety+?|ugv69@mH0Y^@33<Mb9ne#R^W9PWrLH%e8ey`4l$6IhuM}
z2Q$4^7&++LIbY+vC(wIB`0?G3OJ^%P+)Wmkm{h=j?r~E4ywdrBt)?HnHh$(z3%mB{
zCyU~j_1VeiJ{|2=J6H8wdeOQ`E5%;vyBcb+)I5?mb#pQN^I=n2r_c?n?}7(jAL4oV
zvn6WkClUV-r=NPR`>^Yf%g&`~u6!YR`xfO}uUfI(=kCh&70#(exrZ!OdKY~P;EVhd
zxh6#O=L*#s51%;mZ#LMxKE3wKs=NQ&cdwoJ)Gnyw!LPUL>--ilo|^i8<#FYk7jLxR
z*|@@h{Zmfh%RAePZg%7+>u_i!T%UOK&IIOtQAwAN^BjG#a9+vhtv$}GQ<gK!Y+25=
zNh@;7-fy?E(>~2g=ezNB_kslr`X>J?`J-F=X!*@^?>Bbbz4YX7Z0SAK2lt$kw|ENt
z40hi3S)5@_%xk8YBrV=W9$LbMkC!-JxH9*!L6L&s!iTCXCvTR&ns?GwsZI2T#=6~m
z_Z|#8Un}NzCiPW4ug@tfsfg{4@lxKa4i)@(^MyC^x?%6S;;?y+4qN27W3R1`*gEs1
zfn!?8siesZPOZvL{17I#;c;EfbiM~3t810-@`UtioU%H9=1J|@1(T;9OVEDZ!fmp}
zv%SSFyWL_to5MXHeT72{g2aN~M;9=*nmXu|@IK&k3SfStakZyZe<9nciScSOj8&Wr
z%s&Kz&W2oh=c<*et*7>LdFYui7N5Ic%|s@*__pwTdMhG!<W<<MnWh0+H*RJ$cT49n
zyO?l`W;}@w3FL4xRQX-hd4g+7>v4T?O~Ip~Dgx6EWd97)V_;&Kv*{$ec0tf-72QI{
z^$j8Kcg&o$q%=ZJ<)VE1l%DzdEg8a%QjrJbI2V-FOw^D{IQ;O_bL%VKT{lE$SHH8b
z>z@Be!))u?LlIB^37=ikJ?Vb%&C(NRA659J3Ki}CFTABRu_=Y0^G^1nZU+C)VkUkn
zPnViq_3oU<`Te0K<DyeaRat)=mP}q0p!cfxWLMe0GKNT7rN-@5Dpn;zOP@L|atMhn
zy<nVieA149dy>3%Zj+dIM7BJi^<Z&n)RU~hXf4YK_b5pL55b?-y)IKdo$md(chO_r
z^scK*{(8>UnG_n3uye5;r}?V$Y`r&x!@b066qHZq&#(O!=~VJ_LWR$ioTbYpm%eq$
zj{LOp!>wzon{|p`c--EVsQWlJTVns$n^XGtZ8@jobM5_}WSR3FQAvD9Pi#JDkn32h
znKCExuF<g%6NA$BrzUm0t$DKf&*#eX{&#;)+uheMp_^1&eSH4EiV68QHk>c}w?OBU
z?18gfn$cZeUS6x>E1yn%9I^fRR8j4)FKPFDZ^>1^*~s><<d%n^NmcwrQ|srS=kL3x
z`amwtz$LglRrf?v(!8bu{_osOx{M1xKKikzmS<5{ph`#{qe_dX?owXWBl9`;g;^D9
z{AX7CVAphdk|@KpHTMk8NU0PzbxW+td?2Nep3Hcxpx}7RopVl1a}^99uho$Cy>sEx
zdaEh%$<?;q5=(>q9Ne0d_S|R6;QsN@e*2Gb<<n9t*cU8z71QTAp`;ffs3CAj{b?H4
zhBRN}YgG)NJ+uY2o=mu9e0lOh>&SAZ+(@m62;B(FM}==YUo~(lOybt$ojKXtt=Y>?
zrzEkz`|GkxLRw!7X7InPS+mK{`H$Fy6=wv0ZQZo5#DlY?kTY{-Tw^eoH|LL=?>|@U
z+7|rZXu9sx8BdmcS=YiKaO7%5yOguR+bKHsS6P^N*snZUxoH(6i;LItvH*W?uE<v%
z^WR0SU6IYc!MY*(x`|3^uv*oLnV)uTdsZ9yEvuQKM$y}<^WmjcpTZBDHV7%K)UKWI
zf9aOL3=7!yPM!Wre?e&c{NwMW?RpbGL~w^|8o8}`^5?Zm@NdoduA}^u0+$J7hFm!!
zRv5I5(}7>0Y`LRTqrPg%{fUf=KAq?)-RypKvxsbHCF9oB>@z=KY>_@(+gAT$UB|0^
z+I5ElS>~RIUE0<zq^-N^x%&0##q9y<Q$xS(c)Tk+SKzeO{_pRiza3!iS7#8H%1AVv
z=vGjBTG#xM(#fseb)STPSOz*W?iA@Q*?;SnrgLrh^$@H6$eW=oDm<@mU;kJw{Mph;
zW6PGDGX2HrYvPvoY?%M&&GI#+SDaQ9cHaGQ`?aBlfs4j<U40+J`<ve<pV`XzYenR#
zb7^mUzGf;gFgP%Hx;TcI<?w6Dd}O(1Ry3t!(&D!(`!d#t3Ew#V^|IUH*Oj`>OV<{a
zzMHVSyw66!YK4DiPuF|HNmV@(sqHegF-;kLMfVTc|M<DTZqLVK(&|O;Iq&ZOb}Kud
zdC&I%5uR(`n;!Su+d0g5l2G%i|KksvrHog^3qOg9i|1cWcr`^cxX<$2jpX~YjML8*
z{N49<+wFCZ3+0w<+5PE;>Vr7{H|u6y;^*kPX>ve~Tjt{fyZ?p3O)s6E2#7vso?>#i
zursoR!@PG@L_$&H!mF+=oCzk4TqTK_x86q7HYZpx3izm}9jcnFur+Dv>Cd;PoXVdS
zcV>~JQsm;O%0M19hTa7pmp522MM%67J)!<``I@LtrhFf~ypqqv^%^U1zT2V9+LoQE
z;xb7ldgpwu0HtGjjJn}*kxm@D4=m`7)qgVC_u#Fw37yfpe5&;|+P@vu80_ANsY@F!
z*<Wk+Svx~$+r7J8xd%6u<}og7tp2j`yxrV$WfieEEf&wO{qfSoI^#?n&xCEamdDqn
z9v5659~hT8|9@$lZ2g^wIt5}!PyIT=CvQLPx9PToi#1c`-`|z${^p7Dw=F9#Yvm^2
zta^R5++aZmQ)AkqWx_@b2AQ_2?38qN^*g^++8E-j6vC8o%YWmOb8DFn6dnwYoU=sC
z!Ygo9Vn%T1VwPww_XMTZg@-luK3&{axM=Y=?a+Nik}qyMUV0tPl->36g?>SJ<dtnq
zetLILwHL`29R4^<DrT?L&I2(GbLZ@OS3TwaM+y57H-=EVA3LhF?o4W8yT~H@qvWCR
zPlFk{I(Ap=_DFp$n5ZP;wqwqQbxTc7wAaMuySgs=YwECm=FDC5y+V4^cAnB*eA23L
zov@zZ#T$R$zf#YRmM(iOu(l*)Lx{<A?sKhjLB=O92J7$5XkNZIf3jTlrBB|w7oWH+
z`~UgH<h2Kx!mcOZJY-q+?rV9Jmh`eOuZ$+h<!<f0{a;|3@44htb^P0}U66mb`~1g+
zB3sNd_kUgYI``?Jqu<iaG*>3uP7gU1b3*9W_1NFqzfaH3znMP&d{MIZ_y7L{ukDjh
zk`JHaxqMRyU-jxsX~yX_jg3cc1e`6K{c*ba%g(f0m#%t8?Aj%l?BvyzI<@o7q|SBo
z+F!ry>|e2ZQH6{1BZUd>nkRSI7T>zKr8#QS^&|c#CRIfTS-djr{%`fju<+3lb;cjJ
zwAb(X)V2HlzTeNgmLy)7`ZP=U!8)VIO+SU|?zJ4<FOeXBW?Bz#^6|c2a}$#k-x&rE
zkN@widMi}GpM7NxhuB)~Mc1xNUHl}!T3YX*ch5d<0hKTz9f|qdCLd@^FuIw(pnb=k
zmCXWSX)+Aga-6TvF=&Yv=v<fB<2vI@+W{vZr3wD6mQfqjE+sUXnRm9!roOmlc|mn5
zTXHi;pOfiRxxjEUzwl57QROpd&U4gBuan{|jxH8v&~)%C5te3DGF<rT@;UR4n<Y=D
zIj;I`IE5|QmT&J80Tb5f-&=mYNIg-j{6Oef#sQN<zt`GawwvFTk@+~T%qnrl6x}02
zOo>`c51#**v+uz)ZG}B1)4%RF7cQOPwx>XZ^~w>8=9qx54K=cPa}*M$6|8+A#azMs
z#cfN(%~zJIIV9hvpSSrq!?*5*;q5c0>V%|NLjzb&xkzR*2i}M*U&X{)$~;G*=+LdF
zGj}Ci5&hl&y)rOO;r`SPFUuV|8HaaNnKMjYlejkaUYqN@zWA?}Uu!ImUHn|x9LmhB
zb5E>$<@Q+%7RQ7Iv7HLnI_g{fe0x#Y?bp&lGF{X27UphAn0?D@U%}MScj7kJ`4m{?
z>Vwr{w4+-;EZyW*B>h-aWb)H_k~QoGb8jErs_n4uAnRZK{|4`m6t=Ip#F(D=B51E@
z55td`65$ga|6K%kKD<@2Y^my&$y2hlSwk;}<XUQ;k$Sc-%rb;!s`Za$pB;lOG^MX|
zKX~k?+4XOacKD<N@t^g)c7NOE$6ERAWBBPe8y>4ggc)4sdvkQwucfwY%T7y4wS7CV
zAwh2oucYaeO8%T}emjescba7%oPK6c-U8j3zP!CgGk9;cEnHwWb+#V!E&a&-ZE-5i
ze=aO(=sn^6X;aRt*Y9thnArUGvVXcm&w|+Rr{^EI&NzE}&Cb1_pNXU;UKVzJW+J90
z9&NlOHhA0JZTT~kPn%zh`2J3H3$IDCjNcq(x8l7fjmBOEdy+5Od}&&(?z(vH!da7L
zZ}on871`l;h-YVGRL8kY_GGI=g*Ou0_v){%K5zRy=GV*R^X<OwzW?`~cxh>=WsA+W
zFE1~re+3<Q=|9Wl<?-opRWI*%oqq80-milTUOLS+ta-5INMn)s>i3_Lr#I~0wPFkN
zp$QL6Bku_D)Ex@R$m!B+J7iaM$T@gbnTcFx#j<r(Groq`=r}BK<_`Bf@zlHT$d=mz
zAJ?9kUDNq;Cac(uwh15SZxgy)+c<fR{M$M2>L&Lta6H34WhbZNED6;Q_lnQ&y_vI<
z?R9(W76!?m_owT{F<$G~*Kw`y(~lV;OPW_*D4p_~?R6agRMk@7gT2B_k1HHqvNdaq
zyJo9^N`U-<wUUj`qTb1di#7b+k*ppeJ9+7rFB=#vTl2Oa`T1M8FLD3nqu(x0-#k}f
ztI~?7MXy#I=HI;jpVeg93bWld_o{!(PWzy{rJ4WM@q6{(jbGo~uI|0}-ODvM&BEsL
zWG?ks^KjcVt?2XbmOQ*9U@dhvIcaj0v<Sb{iS*esa%U}A|Cu#de`|9wb3xmW&NAnh
zTaJqQ-%WWb8Iirlzi;#HLoY4Y$Z;OH{FsyR9-j!~;y;su%pPeZp1-{Qz<-n9ruU_E
z&K@h|udH1Yk#i?N&`jvMPP^Y5hN*|=?eLziv$ST4_aUFiBi~jeRj_SX_Mm9{)Nq4s
zlLU*h&#rcVQ1j}?;iv7_!rHgyh|f5-t+n^drUH)5E&69&A}?QxxV~R#^^_CbYcF}W
z&akZ!_f`|$)xF6-y?z(_`}&Tz-%rV$KWV<4GeoJ`iSMfQ<?ktu*2*q6P1bICx|43|
zZol7izf`*V`lfG{zRkL`wx9SWXM9IW;><a1y-l-nr{)+0ohdr9U!eM+;HSjJ3Mb<4
zD7C)2GvSJ}p6SH{tO^sZ@o!kxZoFngap%*GwegnqvE1G|rqj~TN?&`-mniMAXn7aY
zPO+p-{&UK%y;}VDLAUCM65Gc?<#*~9=SFNfBv<*-wMu0bx1_aQ@9jwYT@Cr}IdA?w
zzOijX-%hREFy9|<5AFQ?X0yLtk__j}miqjCZ~eC2k<R+P(Y_(<*pdrp)IZ+7S1teK
zh#T{+kkd&zyRP>*MeR(RJh$df+!ryYu--{mn@YIuPWh9)#-XLyWGWNeo4N7xO^Q5M
zwZCW5d~xw4^MnP0f;LjZmv_XnTWmOU`oQemp5Li`(&q1q*Dc@s_uFlE`QkH%E6-TH
zb&CAW^od{n;9O3xza6UzRpYm0T)gn|^78k`CvGizddlwaudkbr%h&(0i80%~Cv7*|
z9Y;1-W)&8Z)i)xGJ_zuvW;9H@x2wAI?!~J!8WydIHQkcnGL4^C*G;@=+vN+NF2~pX
zGmt)#c6PG-ygXxb^TgOCH%-d^pL}<eO@ik@f{(@Nb+V0D8I~WgV|mQ>;k4NUEw9uz
zxjs(@F>{7g5n<ifL&t=ff8U;7JY8Y$j_5DC5?%@G*DY|k<X-tActwF;&n8(-uU74?
zTN)qLz6>yq&^quudXN4FKb<%1yb=Z738frIQZkoq_*`SXuR!Sbt*hB<i#cc4Y}o$n
zqk5K^uC;6Ktpj|%x7T_vpBFK6O`~1D;%?*6jsLU6uRrBYXU(mco@h4ztnjUbA61Jg
zqarVUnDO`qyRdM~W9i;Co_eiH6Q-JKW?0qK@ZXkDK3}l$Z|S?3Q@ptsL!u@JTy))}
zx3pkskB~c4jPSyaSB0t!-<r73Z*%`&F#q*Wi*B*L%wP6z_Lk3>_H^!szq9YP-|IG6
zx|oUU1~=2RlI*U`+1otLcE3ESHhY)n9SL*8vqHk&IfmcbIFz(pyEHuHe=#ug82G&Z
zJn#9}6CW%0-2W{*`}%~(KmI*1OG%seeBb)tTKnT(+RuJ-C*-ZPZDCN(9gf0hjEkqw
zdZF@V_v|{k<@4&&p42=z)p57_zLfomRdc2Oe>yyWQR9a5Z%&@i+asAClbZCy^U~*~
z2YU9e{#dYMhIIpb&i-P(`LgSEqFNMA{##VL^ZQ(ZwxC0S(Gy;DSxOs6>mGh{#(U+I
zo2!_m-T(C0f7<-xtA1V=o7V-gVCxtAHGdZTIKe2v^pEq{tK0bk?^Ehkw#*R@_Goe2
zVNqr&tFP)Mxk>s8E5p6o^UWIz?`8}5o%PK%6m8o6>8$R@L&E%lzh9Wlnzz0$+y2u>
zmn}i3wtYA$ar~Pl@2T`G7GbryqOY&(c@}6*4!mbkvP0|FS4-gv38~u;BZ80fDR-_@
zco(@xvF`tC>BOq`47tw<Jxj_zWMr+*Uvj5Vw&hld_HN(5Z<d=M6Su3g-8$iv#cQ6)
z(|dQb-Fff%xb|b~^p&j6PnFLt**Vj8(X{Rjix@)VZb{Ery>#B?B`ebZcis5xw&iNf
zx9``Y>)I_hiqE`k{rKt5{^fJ}r(fIW>FvJD(eP*51HmuF(KC6gPj2=Sl%1p5&XJg|
zFL=NE*Ef~<6BY=~Sbs}jf^(14i=VM>Hx9NRo$~#J;hJav)x`@IO`2vT`*W`7vCDqG
zhu)vx9^dA@?{7ZGZ=wHf8}h%Zx76;p@BdyJ)3JN&$*(QjnFXwt^(_2WF!`=Pr~B*_
zaWgZ{E(Yb<=fiG2-|Zqg>BzC|tB%K1eVja}<;c9lH{Qw~T~Va_;MhTn;$J%|lGBBc
zZqDHIc|N`8RQE}j9u`NPtR+7eF%-9REXtYVe9d3Fqg_>&?Sj~9g(;Q-O*sr!f^pAs
z?+3m;=qhl>N-8yFxzHMq7Yadg`=v!My6wq}OSJr)T$8asXxYQeSq59S&w6p?Soum5
z-G<u-f4=rU+kUbn=upYwW4#;G{#tFxSj5{>JYmU_Jrh10t=(d-z3}|g3lW}=^P_KG
z4Uz8%kFQofXI1T{r90=%d4r8POKLX@-JTG#dV+-c+gsAl{pUN`*j(fbP`LeJ?fto;
z^Z$P|{@A#h>+w4K`z!~wy`L>Q^58<p1`(Cr`Bv=L4-`+>vSf<N$(hC<=3JTbsz4#W
z{O;7kdtX+5T)O_B^^r~5dUK79mnojyyQ@r?BV53GTi61l^j~ZEmMkpcb-i(Kft&x^
zH;RQ9<&BQ)oy@!Y)8zSmT~GawY<s(V@%INO4|p-3wOn!H<mPh<&B_YfSp<sR)h!vg
zZnOTd+)^3sc=^%^jX(~Ts7JdW3I9)#?AkXcIQ-AUZ`Dc9=bdt~D4JOv$C)E>`TDnB
z(UlXoeEayUZSjn=zmE9Ve|bEk>eb4^hpf}pcJEZpoLnp-Ard_M=6$AF%TH`sV3;TR
zzUAe|_Lj)wt9$mY*q~!qa@X|Z#r_%tyN@%^FZ;Z)?*Gx}=N(r4kBq5(I<;^@U(kmc
zB})suj!h`o9B{AIpYd2o+slk&KPNwaWSM@PQQ}|s`n7#~XE>_)%yRHP^0creZtry;
zY4P2j5!S_KwJF!%b>`Rp{=KGKAmv&_&8sCdERr1FEH1uwB9Xaav+kbF#>aT2g!=8i
z7L+UxeY8#X#+k;_W%F5P{eHjGIBw>5r#ru&JT{5c?5;6cyzomx?5-r~t+Tz7%Ae-7
zESa_A$E5B@>&x%UJ&!TqUX~-F$|G)5{i*Zk7p^#V8@WE-Z1W<!2c>dP_4&3RcyW;V
z!tT|AzO2u3c5IlrZzZqNhxyu<-6Sp_i*w)YRBUl%e#)lQ&DMoI((AG>I4kamjc@LB
zKUM$e*X;5KI|ROman-I4TJ=rJNbUL6D@l`?Y(fOeCW@DKpPzI}+c3Rr)%;1-ot0fR
z6D}~A+`6|x??~_VJyT>_y#5>&$auoRp=rdxu&_BOJze>d_Swf5ju?7oEMsISVl+C;
zF8Y>N>CKYQevCndW_y*aIpof_6~uhJcRFL$UzP@T#fS53l1@&YH!FirVG?&voDn~x
zl`s>#aAU=6%hkLaRnIn7y=q%!xNMs7)&F8D|J^u(8RtL!u)WN0Yujo4*}~RZT93|h
zO=!P2=c~!pu+tI28%2})mBn3V+WqBu^I_@7H$`(pV>gy){tYyYozu51aN}f&vaCzr
z8-92%dF8RpsAxsUjYo687_piLxLGX{e-tE~`(c`1<<wh`vlM3N&4^j`jl(f;uc=m>
z@I&pB-5mOtpZcG3b6V?b#qD{L=Z@Z-+^N-N7b6%i_w;2Ng@*0j$Ha2&o8wJZ6Xp4K
zMLX2^oLXK@_;Bpfggv{iFR1vF?o!1g?dHAfdNNP->~`5-2NI<W-bA0YnV_0EBk525
zs>nn0RwZVf&}#a)ttigxl&`_-v^kf)X-{QcI)~xf#rE2tpKZUVTx%**og#YT$<B9w
zF0Z|qenCOXX1|nocz)YLuZjg1B25Y$FGOrl^ObQ}{o?L^{VTI-AJk{cN9?ciHuUqB
zEHmQ%U~V!ox}ngXdEJ(++BPz_QM}HwZO*?F=GaseyjgM2H9nRrW1~6u2LJ!h`S(fx
zFMRyIQGENXz0-DBt-36d(C}7o#e%2uRv#|^d3Ak1qnb+Ati3Cm`#B3GmYv{M|F&S6
zO|EF;{r|sS)~nxd{2Kk{(-l9)jiDwf({JwieP(6PO!kd>K2Baor_D8xv3qr7yW^(?
zsrFai_9aY<+MMZnr$g-W`y~fAZr-JJ>$~~U331DhIoADuw7+h8+l~E+f9}jE`Sr5!
z+?LIY=M~qdUi9|dELb(K@|9<SPgC#V$#T2qO&3gb<p|TX;)uAypPn*DEol4v>7V%>
zPsTndk6c-r8e~?P)bPeGs>mxL<?@<f)yDGg*7uiremvOuy8cGvW2Zaa76+;pTwNx-
z>hH=j3)cphOFWE<-)8SWaHV9M)xIFffClT!*@2x>2ZX;fgiSnEEy;E0{N7`~m42Rj
zYCZA6)BBb(yQWHpzGg`a^;%n{#cb7;<?7VlU?Dj*X-0x}a^&T^EE0#O|Bam;-{pC1
z%|z#C>4vYq26A-H>X<IHzca}4*wNi;OAD^l7Dij|aou5MJ^Q7yXOqxl^N(_kl8Ted
zH`Fm)jwtCYu#Ix&yQ=BC)7)nB%<rWK8MqxEnVs=*J+r%dyO5UWI&VSoS*%xVrubBU
z__>5rSV(Y%eN_Ju5BJ{>m6cX!)o<Dwof+^basQdPyU~xl_y34F6MtLodVNODA34so
zzZ4P|uQ_ZPIrF@)PhXP1i_Yhq8T*&GbB1Rf`6eVgMLc@jJ4dFyYUgHrN_%r-Z~KNF
zzbamu{%W73QFf7ax<il6j)Zql-_$Dh_P*V{YnIFEwiosV8CLT@E}uK`+*;1vIqxq$
zlQ2oJ2(nIJ9@4$}Oow#h(Z%6w*1At_nxd8&SEc(oL_5%7!|I9GPY60E^NLy&EB4v`
z{@TSXa6>ZPw?E=XP)PXOp61`*jy>+TlXdo&n}6Wsa;^yftN-?XG@0tcFSlW*`SZ(6
zj7ev?Bu{$sIiG(tr#0-ma%%W*rw5|-R_RRAjTbmqi_X4w{HXYR(f9jbIiHy-xmjHF
z3yZA#mdoaKA0~g<(-V7RYP*I=%C(bm&PV>9Z;IZ!wd7ybi@-ViT~E%u-@N9f+akYH
znJx3WH8rIfpYoqS*Ij6==OMH~%U3c@oS92!UE1C6F<r;53UWA{unIEqnaot0KCjx5
z$8u%-o$~XGFD_<RJ2;EkGy8R8!NwUGGxY0!XMg+>?C%=sryphUttak4ROQcKH~d4d
znALd6elgkma=H1EztWbEL>8*PohWs2ecrx_CuYpL;Zgr!(;K%ly`>wu*5;&a|Chm-
zagM{MD?E0_eiK(s1C6ew9+G8lzP^sDd}EwFg!Q>UoZX@Bc_X3z%8Hy{iOX`-cho%k
zbsJpjtL$V<(0nFy<g#Fj%;rr~`ZPHE8uX1aW<3mV5aN_wv}SF@OXsiqgwuPzS8mXp
z<WT7OlI_stoMoDm{!N%zoD{6emp)++tLKF4ObiVI@84c|$0H%b>S>y+qR6+zblOf{
zrML-63`bkm+}NFNe#EodCgJdJt~t!f5!Yic$62d-?)_9SNA93pgv;LPeslK4-t_pd
zu;bfRrbd400>Rf4PG)SsYO<))*>CBSy!1-p@*>5S&xIXjg1@JpzQJ$vOJbSYN%!zG
zHsAN$*qdMe=0;@am1Gvt)eRigbFGWjd^n7Gs#m;AN?e;Fl`!8c@aga1<9p-MrG8J`
z<n1VS``X>Y_opY`E>|(lIkl*KdtBiYhQjYWnpKiTD`uXoGPrYA@}uPZ-@E@$=92un
zSj{Z;&=HH$J4Y&#ABT1LM!#{aw)p&JreWo(mCyG+y7}|-q>~4Owwl@4bsa0ZZ_967
zmUl(Q^3XlI*(w)*SxI>xR<Qql^Ze&KJ0y(WJXsO9i);UpjVC0-PoK8UPd^;<_w3#)
zIe{H!*SId*Ub`MDQ7NpeA)MHl74PkBes1%#fMYc~C+~7t-X|&l`{!=?_mdu8H?)`B
z94`EM%QY`|>2&r5OTIfMw^+~YlIK|eZsrk-yA4xj8S4HrZ)vMFDqlRytl-qN9NXs%
zhl4U4l8-hWk#wG;@@UTTTWhtw)V7td9g;IRQSbKX%&srChD++t@A$iY`>`XO%Z0^$
z%bZcsUsc#swutx4t}k~#K3jI`j7+PhM5r8J{_EEaN*SBaZY&FTp5x!&Y?gF)wql!g
z<LAuuIj5uwmubfvnm04HtZ)4+etZw>dXBXxO~N<!nR0(KSY-X~M{(5tObb@qU#|Nd
z_decaIsKUK{#}xeJ+>)#yTx=5ihPrv^FPDY<$TBT+y`&A{mC`_y{h<t_lG{;fDK+d
z4&HiO`Q}>c!#loC2czGAyV1KSak@<J$KD!e<HpEkN~s*Bny;sx5YnqW11r<L9p@Yl
zshHxi>eyDMoa2+sZfSmFT~m-EWb`lo(CPaJB!$Esct4)?ICmw2(bBQCWW%}WMal8L
zf~QtZJp0A<?#4>RD|^h%%A6De@A6+<rtNzDfX<sp&+wfo{8I`U4okkb``&rxQ5L^U
zooda-ok`3st;ZOg+1yjVDq1Ogj9a9fqIc<Pm}|A(S#MPjMIpi6pFO_#<au(soY^kf
zdHa_69w~=ojV>OG{lX=Cv%{ngUOM8SYnb)s#*6!_bx!U6?)Izu#)jPLoO^o&cUKpR
z$Slect4`niezL!u;N8rey(Kq4MQnR>HAFMG{=mt_ZAN*^O|^rhe(d}E<(rGF8^>Zh
zzw;S)x2TGy7%zNv>a||a^l+J;Ael_fu-H?F?|B`XsbGIIlv8lNdgi2lV?kffX)Sh%
zvzQY1|Le_P*ec+4;!o|hU1t6F>+N?OciU`tIP$2;|C<pt63aR#-?%*0JHFRwsh?67
z8?WRP6Ya{cpU*q{{J7~5)Rpp<VIS-3$)`8SxO)1%jNIQlsf2ym%6GP06IA%s(sJ}#
zFGkipeYhmOnES#Ej^mrz0(@<KdS0j7|71P0gg4%0{tT0u^LCjChC9h!*zW&i`nR6%
zXXXh$pI07O^Y!%qzUK8Be6lxsc`Y7K2s87~{dpt%yVuFtoT)5qDpkrEZ@5%!&g@7j
zn^dv?|5p7Y%2(dV8$3zrNZfv7d!_Rn^HQr&_xRpyyFVv?yq^EQY2qHyQ|VhcK7Z%=
z;w$-Ug~65m^_&HBMdSZH6YnUxb%>Y4)cxR^ZMROmx;Ovp!xR-q-R**l^bDW=&<RWs
zE0k;5xAWo=tL~SniQg8xm`VkHZG5%k?>T$nogVd(PD(4wrfhlQbC2Q2s;bv<MWsqt
zJCw5;gdz{ye~zqvJ#p2I!jk$w-+z6znY**)`*MTRDTzX-US|s0H}RaYTKdhW|KGKE
z_uz>h%*HyMe}hjji7yb`>BiV_eWfDzhso!?cYlA;{rLyOm&V_m&F`M<{h&W%$#y1n
z_WmOVLaSvu>m{FjSucG3|8qVW@ki%4o8Qa`EookL%lXcx2_8W#Ea{2wT{?I11)uAi
z%(%ueLs-#-mE)ykw8{l8gA+4UuXv@;u`SmQPCGiiZl~2b>zx{Eu|MM6RJ~f2!?+A3
zkG;9<^M(EVhcz8*I329BjfLuh-tH{Fw1YFS_D903<my1}OP}_cEVs#h?6to~l~ac;
zat}+<VfNyV4+VX<et$l(=jfJ>$JZXk|9N8hwux!w8Hde2%6(x6qmPBQ?7DO5jzIeP
z8G=`Te?Rh%IrQS>8IR+h-ktP!*S`SUiwvqR45m#BGWe!g=q2*D^~xU6J8xz%v8>}?
zz`V76qAUJd&B}GUyFEU6j#K27ySvK`1!Z;!*yYY(<-NTq>28~ZeWp=1d!(ex{f5_<
zIaW_w)Tt<%_E^V<^Z5)5V@WOj6y8}!{$$qdzvyCQB;EYvu}rQq^R?>4c$t|jH}}5k
za^)6NIrKtLi_yH)RLIwPp($Tn+3{<IyFKPD)DU_S;`Z&v{X37puPo!OUVYQ2x?271
zH9omp&5{o^iraP=mc86@@l5xchgP}g*RX%Q%Hz4d=G&b`g=brqJS(2IGFNW?^-C9*
z%P*Xx?B3h|@Nl~z=Ou~1Y&?q&9tnG<d-=hc7=DqHUsc_dK6sS;&=<a~t7C2XP4eY^
zwcA@g-tX2b7pSij(qC9<V)oX*t|D#Ehfg(HEmD4~r#E*WzhmSZ6<K$zPU>=A(#8Dz
zoyMCI{N&Z`e!YDDY$cbww5adtjRh$O8>BLs;+y6lJa$<wS@8b#Yl)APrGGc_y43G2
zy=$FY^2)$0{o9-ueiqA8&9utjc0GS~_UT*!-#N2qS??04y2X>*;<=1NjIFhlfqRZ@
zw*SnheJB59Y(4nrqK4)2n%qeq4*$R2x9^jCa8|ikzO(MYzlqA#N%vMqKYnv^@#LFc
z40&qTmE|QSo!qXhAo253=YjAJhm6~&%KlhBy5eY}^L@_sC4bLs`7^nXncv{Y!M|1N
zHjkL!{Wu=~eoM-M|119-u&>+p|GBx0_@g-gzf)BXGRiQuGBEu~<KX3(uM$z{cyc<k
zkEayVj)rr8kA2WynjK|$P-SAVt1+WMr(1hkCTE|Q66>^gFS<HADqSu1L}g??->v2=
zC7Zu4(tl0i_7_*T>px7%o-}2;zv>~iq%GV6j7wy_c(teLE2oJ~_6iL2vHNP`HD%f{
zC#N@iq9*R)-EQ=8sq?vmN4G=>Phzn@+hOWs)LM`@TXTV#&vd@nl}ZP6ADxzPnUf>r
zY~|?TGda`e^|d?2&to}H@;1)tn|x~i^w^R>oA0MiYdWPJlf3-Mb(4R3e2w5G@8~_#
ze|%ru;`_|VgKyS>KdPrE&f$K%X!G);MLtqOijv`O?h`z;Jl%6v_x(7PoBgQk^SRFV
zf4@ApFr2vO;q08$q5#e9-bZX0{<1{=FrKuw^J`RC*yU-{`TSqjL`lE5{Ql>2lF{5X
zr#^bitX!M!bB^cGdY5}1i$C3~E%>Flcec^y{MTlWUMq4~FccTgC@bW<_Fhv>E93XH
zw;MU5x3Xxx)qgQ-i@9o4hpn;qrH$=rDji!N?pENL9%Ev>@8?$i;|Fc6lRk6=7GD2b
z-?{Vrx#j1~r9=*j%xW|FUb*vrR!CR<az7bqe$I(E7FK`N>OXYp&5ytD>m>jGyIbor
zd&^OWq+ZoczZ%ytFTQL)`NGl9YtH_iv`^dhS7Wi+M<2zdLYFT;zQ2FE+PT)kufNy#
zI5T*epR(kiRT=o_f%t#fySpE65Z!juV*_)At3iT~_OexXUu75A?CV+o@Am#9`<mGw
z9khP0!uI#qj?dT4m06w~mwtWySnJ;1>el}*iMlM^FyBn`x=)(f+ua2X`~J?_Q|7&g
zP3L{}qm3(?GF5(?>d$2Cnf3Z%-0w><ECSpwedpIzU5YWCuVEP;lE=RN%M8ZvK4-p6
zPSKkBa3^1A;4#_Yo#tilZwOugA~8kix)pboYv}QBI~Kiv@Z!c6WiPYb{veYFn?zid
zeHpg3h_|YIu$j5nBA3<Fd1b21N-M4R2D8{&9_dW^!5P=U$@_A*@uQv3?QVU&Q@pD8
z`1e_+uj4-0Fx&L_%$?D0mUF`(@4<n_>Wp26Cw{#-ve91m;__qln-hDApP!q1*!26N
zZoOIc@ArO>Gfz0s&^$%H;#0&=Mw12lMrp#LivIh)UW>N>xzfM()wh?Im+$X-cK5cP
z&*rqVv(A?*m%q7TnDXq*Oz!^oO${3#8!m`_XDY5y>#;(Rr(p4i;5!TvIv-bNGMw<6
zF0}iklvU6X@!YRM@wtzso=7MOs&wZSDhEk;aH|Hy-s!%qBh4SAeksOU&R%ebK*IH7
zu^wq@nn%`ipFE@?etCy!&9;yCLcVZuE)_jiaBIrR6)RIJA2C#A{`_Rpo+Ol@VkYZy
zU`FGN<vWgE<q6%QxovBqkf`&bu-fzKIh;*Fy@`dhY8}E`b*-2W79|LrJNYOr_pO1V
znCYJ<f`&OSCPaKV<X!k_W$@##OS>0GM{ch;UwuzFbw=#B@OLFU1$;QzTQ+Ri<L<?C
z=~?!U8#|xRpZn(d*OuL;0;{g?|NUS_=|jtte7VaOeEj3}xp{Z$@wfK>((V+Uw%u6$
z+|P&AS)<)yu^`8;)(umhsML9_nssQ><u2PG=B&of7tDcKUl}GB&n}&j8spddF8+Rn
zuxWLIMFyW+>6V4RZeLi${OGn%tn6vq69<C(n58_dA1)S~`AVtf^0tmhm8h@sW?GAT
zH|$^Mdu-)SZ{0@E10e?CA7(~&XZg;$UzJ?_>Xibs$e|*J_FU=T?|v3@%!oU2D#wOL
z_r;P-u9xp(CM_*faqhf)ueL@#z%k<6+k<-=R=(8eyJLQRecwA3R$HFQ4SQ77-fcG8
zdc+{L=1jn&c{|jCQ$$`U`J8WNlJi&mnexTmZq|b(=RFT6-4s4Q;g0dlzpunL>(`re
zg-7Sq2rt)H(FxWJmPouRpx3##$$3@4sfhji9*P?#JYW!dFzeAr_Ww;6E=U&7ud_MT
z5tNme+wohzLZ_`qf>F^m*=5HGrMnVWy02zv%J((<*~YSG{+f4C=iULSn*RTP&Ys?^
zyEte4*4Tajd)FWNp1(`-nU97+Aj49H^~<K6um7|6<81r8(?4|R9^1oFr~Ea0w>baR
zAN&0NHL$M?(Ob3krSzjSa?u-9I0J5-(~bIeFY@`3dAZS&;bk0l#r;BiN*F#JIBLhy
zK4))d@6jW#ugk1#J20JTwL$E^Y{q-h4XS!af7bulntR)<s)7Gr?XAq^d#~-S{$6@{
zneXh(w=?wXK6bNb9{U(S|KFG8`|VOsO?hAb`r6uM<?rvE_q@^X`zqom<GY<x&xgg-
ze!cqr^Y2_EmZV#^*FN?8`^}$M-mXUa|F-=f4sna$-tjnM`m*H5fA-q<a~Ga>W(vJ3
zeq(B1FfT{LsffpXGKxZ_%2HFhdP}EveEP4@*>F(E;YN%T<5>@%a}jwNe&0@hdvR@(
zUEec*pP-c)*Q8B12WPFdU`%<U+_>7xe}0)(P_Ctm;OzMAo1QqVzO$E`MdLx3(enhU
zX`VZ3p8cGW8j`)zh|_S#mrao$zg#}AnqczMV``{dXg}v6?VAm)F+Pm9Zgo2{bc#Ro
zZs0xhC@!V4?!f~W?hA?K4=u%y914$1IA^jkA<t@~O59`j{_fn{W`{DY9-Xh>A*!<U
zlCs~u)B5xLwg|QeI6X+eyG!_M!46Hix;LKBm^Qk8ow_i_@N?6O#to96ruk;1bN;^P
zu%(H`)Ku=E=hDS%SfW2KN}u0rG--a`@3+-S4<Cgm-~430LtKsd^2x(_dBt487laE_
zE9IQUeRQUms?>|#&h|{)EEVj`@$T-f#YS%rZr}eazh|;MGpDjn!WuJ<-GZ)HO+DVq
z^ltsMyY#hp(Y1dPrZpKkcU^Mq)0ay>UKah{Z=&!X6+w>g7L%_WzFEvKea_|5MKz_M
z6`YJoSw}9W{kmvZ@O}QHSN!!FdNV)2bK&6T-kAU1ataGm_kK(HJ&$<KOG>tJ3$C<k
znmpC?SKZ{qzAFa~ywtHvyYtc@QK_lp<vB~G<cWVW%?_+PzbEL8>2H;ZL7UE`TrisQ
zK;d)qN1MMt4s)8N)_s01ef5&4b=g~=g>!hrG*g`ybZ6FEd~->-TO2<@CA>~_p3Iln
z@L1{S?Kyp`Y(oqGwLU+V%x@?2_`J3Dx3$syF<Xx^N?g_yKDKnH<h&@SoiD_mMKSu=
zwbVb>+RCx0?N!^??y0Xk-=4QHG7|nacb)dz+%O)k_mb(0HUFg??TX-foNIDzp7EQ@
zyV+-5U1zc5&((_HV-G4nWE6FM2!1JTcC>y%<{$o8moC+-%!+QjtLy(On(TC2%piXH
zrFf3W?VZbedt*&jZ*-Vb_+}Q1sLCX^Gc)Rcy|yvgmABI1-pu8_eb4q@HOxB{(A5$v
z*#Gxq;|t>&2brU5LacIJdS=@GUOz{7*Gv0vQie%K%v8TGTD0iwpX^tcm!G%m__cX@
zeBICB&(F^87J0b#?s<hf=l{MpwhXIlc&<<<Se8)r+xAW4Da{WV-ZRb|eSf@FOkVo@
z{Nt$(lS@hr%A8h&ES}=IOCilu>50SSuaYXBflPZss%=vGr>BS5shX+Ed@%4_mk`AC
zAinOsbBSeEpZmLb$@6P&bN4vbIIyTX%4T>8mbxUSB&uno^px$WHkL49d%28bUHzvI
zlauc)YGv4ZK5-Vq3%UBbK&G=y40ksiyMBFb>N|lviJoPOyKj5=SW9YecAV9EL!-~p
zzOhrBqeWn+kF3z^ed3M=C2Bu=5~p*=$22_d_VJW)_{2K#@GTjCyU$C09F;3QDmpz@
z?suUA?~9wZa<zGmTdoUkkDn$ler|@(7jNZ1>$KPH`tvBF=jYPSy|YY;D%Mmpw~I*~
zy;1mBVhQu)0}C^%bDiguUQ5{`wnRondvU*t$?NUGxl3LY^vGCqvK`-Zv;MS`L*Pw*
z&Z)a!u9sv9+x(zDKi1=$j>XCctKJ2<=IQAw8#R9~Q@{4^%;$66_xAoSw12#5ztA2Y
z(S$$$-_EjnD<jqPUxTaS`i@|~KIJpUp0DT3S8O`A_PJ8)s@jUMU->>Y53_5e&jwyv
zE0X5Y;+>prV_KhSv%SETN3KTbmIvqgEk`;6n;&U>J+Qj4N8EAA9=^nLtE@{D+V~`;
zm%b@CVmGRho_Tcp{cq8mv<xM`yl6hW$xzL2rjy78y_2Hf7g{D}X}i7N5Y~Ts(uC#n
z=QR5TtWW-WGnMJk>d(^(G*?s<bMNG>%xHe=@o-vFUbAJT{+h{uFWIa#RI)uYZ&50P
zgk{UbK4q)Slar<|ZhfM$_2j$Ss$*e~?ngK7HTIWxJ(04E&xd*8MBM|sq~i2$U5Hg#
zb+=fE<@Xai!;VDWi78&0de3HQn5^8pW4X}vzf*TVnrK^nVOiAT@b~l1ur4>5_37VV
zcLV9tW3NJ`h0Ywh_0#R-tWsk>ZeJHG%c(z)o$76Bm(58%UpeF0sbA&&vDPQc6|NsT
z^YEB6N3dO1qB5VH0fXAzY?+m{{)ZTQe)g%Tnyx=}O7@~~<Juh`o@l6S%sTR<bH;oR
z7FUDQp+yJgKKlQ6@%o>ipP!dA$(Zo8|9qHM{I(oPv8gZbFW7ylVWP78ziU2M!sBa8
zwS@kfW*9}51bC%37;Zmf6;{WfcIDmY<YPTEZ*0$x*LM2WtT`uX=Yy%*;ePY1N?&=d
z4qN-`e7WPv2j4Fx{NADWdWXRGG=J|Vj)&f+vsu|1R=1v?x}b#3%R*?vhq>QQDe;+I
zEfX_bFs<`O!3VKKAtu{n@_)ZI?s#}Q{8(G<)&nh@n#!D(mL5_|RBCGw6&F6qbRjbJ
z!i&C`23zjm>5`Kgl4rcQ!gg76!M|>otW!%qwy;k-W;JKh<KsPSVbPAurYdZiXzjKu
zV4KKf|5dZkeqOYBX8EjwDHC=lY|!MDN?NRI$$r*Febv`zw-YnWL{6};j!LkzN;sS4
zGk3`a7L&#;FH;u%^W;5p{MX&m(vqG>bAMKxWqV-q%DzBj<B6*RmxSJ2zjM8$rQ+GU
zi_MP$W7p(IvtBZ0IqMV}`KCNKnfJW2!42cw4?gCK_e;ZlJEmU~KXxux`b3>>U(tj$
z`{q596_7t{IN3zY$t(5XZL@QZoR-FXugiSr@n#3Sy{5VP{o)M`*Xs6^KRp#{xWGD4
z=pJ*^?>PSxg;T3%dRD1TG`SbpeKU(it^HhI@5Rk~!rwfx%&g2>rsU}MI3TNRfyk<t
z>v?!rEV;1zQPNq~84n`1pSfCAaH!>Jk@mK?-UgRDS1!_TU7wVHL_TkqVypbUwv(*W
zWm}qeR@xaQBs@~L|EpQr=GSexS-<zx-`|Rfw+={3JFQN;(z9XVl6Ns{jvhXIz^%=I
zx%Gg-=`fFp8pZQf?1P^QDV=|t<#zLcgQ91;Z^l9{6|arQ7oE5iXUSo`bUoWn^LM|#
z>I?6CBJ8^<?P2kh^~)ZrJeyS3{c!8WklKj<H=N$zt-E}#$6daDO7pe<&I$}cwT6PR
zdr$3lm;d!FtLtQnZ#Cb{@{Bm|Q1#3EEXzwZ7o|4*RL+RW^8H}KvdQP*-Yc>_%WaRd
zh|5fiTJs}eg(J7c^5EN>^N!7|dEflq<?6PtKPK^-=k_kUJkz@MpVSBLH+S|(K06?N
zB=LEoK+7SyS&3&4?ww&#TJd@3tZd=UT50zy!-C(msjf~EP!->GahHERPmA!?H}dt4
zH_CrcOMWKC@!RNsSk(9B;w`mH?H3lliCLz3{C`|s!>Ru6y~kg_O=VMfv;OBym;3Vt
z$`*Y45qG?G$85(Ntk>C(O_Z~g2w)9xnB2UfFyqv_IdUCJD`qk^P2t;~9{xijNjK}@
z%(E_A&u!gS!T9RJ!Z$y@l*=6p<FVpQ<-BC@wn4><??B`!mb-hFGTm#kmtS(>;wt7+
z>ysivDW{pAB<;&^cfD5j&RSeJZpD-zhqS#{yu37BZs}Rh13prdPAq3~+hbqs=rZL=
z!1vxA8!{cs_&&6n+<8|lP;pjM=yuL3xmC-A_~wTwweApmv*)eA*PLVXihn*W%y|E<
zqE(1lUpI2nA_l2WNxfs?0Vm>k<t}vp_-%Vpn29y!cvE;>-)X&>t&#0nlRQ4BT6DDY
zyp!dg7e9w1-F%i(gv*+a6SMF9{aw*kn^wE_hEI6Dg;cazo;u^Q>KtX4OA;Bv{wWqh
zhLTLyb34Rl9J}c-@zT$RmN)jt*^E_whpufC{`_PMqx9oD%)UznG%p*3-4Oq-b+d@w
z{;z)Ht^*HtewGQ*&&ocrLX~x2@AtG|shj6jw<%SMpE<NKO7OgKpj6N7bJ3Xs&kpU0
zF8rXWYUU*HiIY8K%6a#q{DWe-s;5}edjeOL9SZF#-aGHZ$vZiJ3^Fp>CS}FFy0_e#
zXOT*uko7%>Y3~m>9xm8$>$cbqRySVBob-2+8q+eI-z>ayEc)~fsSUrmE*g0r?40cT
z+IQ>YpUavzGYJT<c{OM2K`*=W+aB&Nyc*OP^7B$|;i5M)IV(F<3t#?DKiY8caDtsc
zAjh}4<$vs^Hod#K*JR#tmExZPK8ZKKT)G=AX@2*^<{y9G|99v}=Z#$Rwea5-&A_Pb
z#$vj+dwwP<w1l!e=AEaycy;9R5ANshmVes$Q_3<+WRA0$(?rkO`F|fRf4uGXyK@4G
z+b&ry-+X}oQT#g(?GxFZX@w^~zrH4Hd_lW-apQq5COh-)-NDZqMdqLX{bu&6vgt|>
zSab?{5`V~f9oRd6?<b)m`vvkDTHl!EtP*qPl>K^Ak^8dyqIjEI33K*6X=lIX#=&B&
z%lu;MFN21Y<3f7Q>dD$YKhT(Fbyzu2-EO@Plfg&-CH^gQ?;B5QQE8mu)+oS~Db$x(
zbMMBX{WbeGhxwWXIT>kk#5v49a)e_-PDs3}(qf-^vwp{Hs_d7yHS1f{_ucX8n&yr-
zabJvtWH{Pd7T+rWbmQa3+~e17#K$_fILG-|<O*$jw3z2s-;o*>uZgc_pFE?jH2KPD
zo1<Z}j%lwCCVCZVTAsF;)xIWMmr1fN!b_#CERnNAP)_KU%btX|y)PD4J^3K`=s<MR
z?|saL?|L#nUV5Zzk(=4YYi#p>jidqR0$EO7{`L>ce5DPf7u!zA&B&ddwn^MP=a!hV
zdw*A+YwE{)+G)aOk>ahXdlwhoz9wOpq{6XEjd|0?zN|~X<?B<Ed0yYQo)^7A;Ld^?
z=GP~~qtdEXH6F<PcldQAMRC(hl?C1&;hI4#Dmn-5Og*Id^PI9!#E*#`e>Ws5pE!0j
zrOEhw^^{kW#17mr>bKg$B3Ymr6gBDOLV=?xA<I^9sQN9n;Mn;5Wy+LCTV}pi@s;XG
zab0zYd-jBFuO}p>?%EccJX?6ORYbi7U-;X$kInBhT-p}tEtllxKXz~J?MGew@$%+(
zYSZ7`*{E&oel6u>2Uk|#|3}Ms--u6Ae%7FLC}8TPyR7=jyT97MXqkR8OS%64)LTE#
z_ph)0nZ1%bqDbk}IWv<<B8f*zx;yx^)U7XnIF)vu@8rE85wo6+pTpYI&!|oej%uH^
z%=p7vufMic!P3jJ{B<I?SbPh4>mj+q|8h{#r4tKNR!ut|t9|YGR+lzjy``K#nsyqN
zo??+&BHz=tw|Y^ubEwVEFTE$0T?m&x_lWPBLh)0Ro7r{g`ZIMaI9xWb{imy;(eUy_
z&4+{4$v+=0z0zp^BdjAQ?Y*)3yT5n3<2~#rotMl=*ds8*AxxVsY*A#9WpL{}y~8P$
z2X48n+`IU|vB>mKp_OblLjNz@BwUhp$)0$`Ym(x!z+?BfRJrC<=2l)=e0Jw{)mhAm
zPh#g7pZl%y(x_GV`u`2g$6I%NS6ubTK>yXETZ?6)JhducPCW8<i;~anDu1VAE1PuX
z_8eelQe@4TZ@xuaQC#M}fnh<c7xTpveU8oTN9LW1wV5_iXmUW)m4wGJYZqB-X$NbB
zOEP@9^7*sElb?nu4)!^lj*2*Fss3`<?8kQC{qFbY4gV|=EIf9_xRZB%539ib#U*L)
z&(*4WOuKb;_vCkTgTBmk;+oB7ak@%ma+&`g(_-B#DF=5=Nitq0sajH_p0Lu?T}8?&
zXs?NPB(q!7_dkCsEo!}!e<WPvG0x6r6r3?#s)6seo`9R_ZgWnb*VFXU<3Fv4WeRQx
zc*oG#-YYS2!s>1pL1(4!!c5y|{dhLnPs*b*T+7sH!WZ2yXR<rb@2{`XiKsF7SM&S*
zqcoL0TaWB9zxaNW!D@+vLF_uxYpxvoH%oTrt3L+<9=e|Kyej>2%KNRos~&l)Y>}Nk
zrL^P8%0tH7p4sx#uKoD`XMRc-<2|KGFN^Jjwjb}4civlj_~D)1J|X>ElX@-$%)0(3
z(ULR!&ySso)yF#mc<ZKW-k7&NpTW<fTs1I6kt40R=GEi*oy-<O(T451(SFCYqZ+RB
z?*E<q=la`vHO93%Z9TTCR&f<pKLtI)Cu}d=XvZ?qMyYU@vgCEACwG58iNElypCQl1
zyXcqUey3G>=XSoa^_a5Um3v>G&L4C8e-Fzat=s*+W3^p@ug!-GhYR`6ou7K<;hoRt
z4=&q3J?(^Y($m%2n!<(}Y~Q3LSijp#T#qkKwfXcS_@v2|zGK<f*8E<}SHhp%Yt6d+
z;f~+}5AnqR_k@#A25V^NbSv&{Khn2I)^K}Lbxh@}882=`Kh$H%OloOrvdmC!kF4VN
z;=8i&>57w4hr)R!ywj4-L>>EDsu{5L(1*_kp;>%a=j`HBOf*{B<sPu=p_!Lx#IkVT
z(3%f9HkWl&GA46we04P4uENxjeTK--H1%06JR9azeK5UpOOxT4bcRKI-?GKCFI=0b
zJH!6${T10cUTT*Qx717%dYbaYN9@^2C!e}D(eC(P;aAFv1lhQL?CFbXUH|vX^GL^t
z_noiv?>9bny3=dtdHnpr*DhOoL^7BhlPfs(Jxby#EskTDl_vE*VAG2Sa!Y+XmzK><
zne|XwHCeUd@~`h<?>sp&g+jD$umnj>ZC*FWPXFl12nP0--o9@qv+?zrW?yp)y}EFQ
z!7gbJ|6@v%wwQYMaO$bQ+hP9pgw)E|OZ{hdF^bQT*Vn626t40VOJ@GM@vZX8vxc#I
zHcz#B_KW{bZ<dnVHZ>LI7K6hXlTH=S`{Ql6i(ygglrvXynGL2!gtV6y?R($#{n*6j
z-${x$XJ3!|+<2qwWyZ^{RKxOzO4qtWj!cT(tl0a);7y>r4gcrNM!_dSvYRtbK3bxx
zaA8TUW`lv^iKZ1d4jEc!*lk+rF5Rgs%3ke$@WH2uEk9J94BU@(UCm#%H_yph<4UA{
zD|2J&3b&~<xb#+EiCO&l4BK5F>9j+&b9(KkxD`KGGtDk;cUEYRj3v`m8K<7l!Jc<s
zP1<Rcenw4bf^M{#o4HZ?)fk_QwQKHmZ)<+l%d+Ap_kt4^x1Rho_!)A&)%J4Xv{Rl2
z;t_GTzQ24vPrA0yBG%&VmK*18nkDu*e(2?uHe0xhzqd<wcG9oN^obXmkA3}PtU1-5
zyZ2Mb3@>p<&T}WK4BS$9<*S1By#B=fXp^^o@A;Z<-W_+QsI6FRrOKmU%9GsO`~RBY
zS+R}&b3Z<}e%JHQV!~O8w@ni@EdIQ(uXk|q_`ZXc{cYlm!+o*4g+JfiSIS)-;qcJx
z%$7M<pPh}~5V-yLQh}Yn<$rMhJ~~f0{``S8ew)taH$?O8TX<IVw$ce^24SHd^D9>_
z_f*w~<lUKhQDCLv6`srb(gqWDDx?<s?Ny&6W_{wbglSPo$h&)UPtIbyCo(VP-ku5H
zKZqqx{GMs2ZNSw1S<BJ*O5vZy@Bb*ct|?JoSC_DVo{GDv;MbHZ6KBZ;FwN2Ie{T3a
zTYtAjTzzurlgAPBi=OS6VV`ea`nbNYjWt=(XWO=AmTf`n7NpysaXzr5_a*<k+n(Vo
z{s~ll7j<)Bia+`+*HA_xDe4U4w&n@RF5%MeH_uH=J$i0N#j`0l_LK(K{ItHGJl!wm
zzq$1XG1lMvE1&$Y&6m3rsBm_{Ql?31i<#C4oG6(fGv}M<(swO?WafN)F0@W0YFZuB
z8-+~;8app;IT#=y^Y)Mje@$Yz`omx~g@7`LC1<9Yl<pN-{wnfv+6TEg=F#Oz#z((#
zH3ldNX$d+^IKkla+-1{Q?ImBQE47+AnE1=vPh8QabcRE6`J|Sk>-2vH1+4qRlgv?|
z_Gik2lj~D^{0=GXUZ|C|+ho@=xyjyvdY3GU{X+zwrBp14ojGg5bd#$R%dR`Dcs8f|
zoPSW|{kp%8|H|($o42S+;j~kbTF<9HpBG&`!MNnk^>AU$X32#NNmksMA5=SB&0f#2
zd+c-RN4$s7^PA~Dj$9@xy~l(NER$EvR=6h}7cH}s`S^q%Ms{VBuPkjj;;X54zxNBv
zn_o}lG-oc&dAKF%U;p1rXOgsPRyCdY&br6h-Qu?2kz;`pDg6PzHti`=RFnU!AmrpN
zv|X;X;2=l0!E2MNSB}aF&HEOdw%}(5^UO&C6}wnJa`g)<o$B2DBk9!>lS2}J?`$cb
zTWVx2x<ILhcmG0<Q0p^KSGK?NkDB=LPg=Ox1D(9YKQ-JN56(#a5qJJfwbsGAlleI^
zV>NS3N>4N$`1a~{^OqVghXC$*&dF~JvN-zmIR5gS)3yw1^i)srSW+Kf_H*gRs;}9B
zD$dVsZ@!(Od~usq#l9J9!snODWR%R>FB2HwlfGK`($z>7{pkkx%sAHj#HXzkOFjHv
zriJb81-Gp!N+lgxmRs~^R+qiMcZTDqfdJRxukup0pQRRm%W&tBF|^6s_c8op-4?U5
zK>y_uoA2Iyes00BKVg~GR`-(?=lpqEWc2)qwb8}w4Am$45>DC6a!sGJHl?*}{IVxW
zqMCP)fo6f(i(Ol!->z5C`X1z2B>Lg-%;%5QEn-|1%@T5Mc)A>zaHj0V0l^<>X0o$h
zc)1=paIkhNhtm{wHJ+_W@uHV19p9|E;bi>#){0~HW<_5zPVt0HTJ7X*JLAg>PG#P|
zZ(oH)-1sVg|KIg>hU&f@{B_Uf+sqTbejnU8+8&@9;9#~}cV@(wD-ArJQB0M=hj>_w
zuKRd!xD;(Wz_R5S^L5UQDXZ2#SNu55BgI2|zk;h&x!%P|0v(k<XUOqHZ&|io>*=5A
zVv43Ir;hL)X)#WHR3RY#`}L{oie75!TLY&{1@||Y7kOM+b6Bl&@6k_toZI;N%+1$0
zKRWWPy>|oaTx0&*apEpFPV4!kJ&9a@*vZHB$@$errxv{7JAC}4U4F*wPRXB<9@{-?
zuAS|03vb-Q!MGv%xpRH3hN$%J4|7gVS+!UHl){ANz4HAonP0e{mPCfztIS%w=5pN{
zx15GF7p?@orVI^B(SXX05t&_IvwvwFvPn)`#&W2B)up2XyH1~fFaO<kua;Wfhr@3U
z&$@Ew$XAQ^PkQ_|DIV`BZ9E7&3!pG(v!YYnsfj`>6`k9TFW>j!e5YhY`@aCwZ@I6k
zJGSuK|H_E@wyr#oQ#jr^vfN8#`UdtC=F3Ob*?Er`v42}}R=xSUz!9~OkMlw-_k7&v
zexr5Wj}xlXk15yh)YscrVOD)vMD)g4{%|4Fg<{8drJOh!!=UqmVVi$Cd&`{oo$`my
z$LLC_uQ3gdUNNI%3R{gx<uBVOPh!O8UW#8Nd|ybktnbwFf=KIvf*I4A|NmNA-<f^C
zoY(Nj?PM;~grc&<w8xQKeY>Me4d(Uux2auN`o`1CTYRD7wB*I|HY>t&Zn``XiV_ov
z)t>lf(r@G69ji{nKWJv)3k(r%<|$g=neykYC4;`#*_wyPKCk`%(@ab&^;x&`RriY~
zzmE9s-(mTS_ocA>o^Qe*Pn}-BL2oAGj*S7E)9Y&feV*UXIoZFzt7~ncvTs0*jq7g%
zv&BofcQ$-|>0Xe>BJU96-Y4andV1{)eM57l8VTQ!V0N8@EH95YUY^?daow3YGTQon
zvuoV;d^`3!<Iv5I^UC+Cm-XD0yZ`&$_vBkU(~sAFw`-8xB08DZ$+Jw*^yB9wo0$*t
z*F?$wUd4Y@bo06H?*~=p?|I*sq1U|d`u5{j<#*Uk(~b4|z9O~ocXPLaZ?BK2t@+zq
z^0Tk+d*!yI`}2v`9rC|FA36U&k-d+*aQX~S<sf-qhH&?!tUZZKSlyH7`x~EE`L->s
zIgI&6gI!1dv?WK}(w8)=<Qmzo*K}AResE%e!oO>R`ATzb`D<<D(^Is!MVvKRt~mEr
z!(#rjo0Hr4S{{@idofX&^Q2Nr{@fPn-9{a;Oh#+gujueTXKP>f=C<hJUxCM~zW0f^
zrR@)1BgtU0jCaWdwk3k=-?iR-TyU9@gZ-TXN3Gd?!70tBy7o#uQ#hDwQ6q6%=^4kf
zMKf1AFXC@(a%tE&W6~XYj;pNczK&L^mM>q5XM89~-Sk!7GD7%z+;_$aJ2dAVn^W*#
zxqq{tk8n%%sTpe+@4KWNzf-Aygnj*Py>D-B%l6yvZYWpO6jU`V|F@{(d+O$!?T19H
zmfLRGwOC<a<?X0Phq)i$;;$82cIwy0)afgwPR_V8??!Pi)4TO2=C545{v}hpLH652
zoPSrx|L1!YId?{xm|3vwEOlO~9{v=TsRI0$6f+e1-p{!a94q^Ct3lwgS6z$e_y?|8
z%6xIcL*<ff7erKNujsckO#QS{)1^fFq=)e`Usb79T`6mw4LQ^HaCWX+B{Z4o$fXH^
z!Vi?9C-<jtTzK&R%;E_bP8@03X;vc__H9k};@4t4%Q`z2*_iOGSIIDl_qNH{rEyRu
z#UqJt+h@t=KFc|7Yj9+i)%=!@U(WPszEEK6yn{DxPo5iBJiG6_+>smdRy`)%I{Wry
zaNY{yzjk5DIgy#tnsX|R<e8LiMqNLzci>~H)}gJJD!IB-R?FI3W-Wbgv-nv`#iA(j
zFZO$zHJ5K~Qkc`YWD3WWNs}y+k4b(!RQx$8GHdo8i*4%aQzYNVU0cuo@zvhU1s_#r
zspPcOvQN1z*<C(srpeBgZcChUd)`-W>TO~Pv`tZ%yfvy@ax=%|l+8a*SicF?4)*w4
zd$sLi-~WQ^@sAeESNYEgwov8EyW_@I6&+J>?`DgLes}Ed?@PZQdV0f%Wy!5`HzGri
zRxY?$cwhMZnf4duM>kv)HVh1Ny?0^LjV+&CKdjdISMl7oM0)YbZ?}5yaLc^tuDZ>d
zob=o;rv5c(wCEn&LeH5i6%rO5ZxY!bao9$jL-@<q<y<YxwpA~E6vxmd6!l7grGe4U
zM%gpu)<-qQpgWAI0&6eNP|3e>XTix0+A6WC|MrFaI(^h~$=^+)o$scmYA3yI>ov?g
zquF!6RhZqFds2|>vuOuy*_U2$&))cc%^lZij~7&YKI<!))SjZRx^j71Z*t{JlT(Rr
zj#MkCSgu&Cd*t0TA@BFHz5<_=a{g+r7EH-`D4Tm@^8H7=3hb98eO9t$=0BOix$)W8
zP|YtJ{ns<zaSriS?o^&?(GnRf`R$Xk%dsa9QcRZ0hcP-gHYjpt3kfZJ-MLFM#m?7b
z!L3uX9ZFWeaojy=Z$wfU)1|tPpXGbs|9|G_<Iyg;T7=VH_+Ycp<cV&H6;_qTSG5(L
zdfqZ-EDn8jR#9gyhv$xu0*NyUl4ovw{`laUo0}}J<=#DInX&k}GN-WgbR+(szPnB5
z8OqGbzO-*cSIRVlbCDA_8LzU4>X7^YlHsjV;&H_(8o@W&5?xNXXp~iGEBp#xr1x}k
zM&>C)eaGeN)$A9qGGR?!&|%48%^{>K<fKyT?AIH7zO}=);Qit^j6x<KEb9M#_Kdzz
zw?6*JimA<0swODhGTPYa)qU>u{C_VOe_ZKbr?YOyALc!)jj!e2Ia_?DTT}9!_LSwe
zPre78+bFqtt}552t5y>WN)4C%O}_if?2BgRt6y)9ukSuSuhy#U{i1WbW;56ssJw2r
z*mO*%AmjElUBlmtZr1ph8NSX+&F^UltloS}`nZ7o&x_|fpCrvab93)0gZF3lq?pC6
z+$LNswqEA8O(XMf{`3#rzJ>SyIUBgoShh^*-f8j7b4D7HojaLUdM#o3H*bHMNz@14
zotmvnyR7A!Q}5a=_Ib&?&w0m%g|md_R{U-DKbPE_vG9$#`+>xh2NeJPVg7P)!%qQ;
z4EJc;!o8nmA87ph=gpLMI6XUhd5^RI%=2F+MXS49ZgO&-_i=xI?92<s`@YX(xiW3`
zDTZz4>5DRdIC-#gn4IP4shpt^HSxfdnA}enI$Lf!?D{#SF!`~HmB`G*RV=y}uiM2m
z?2GA|b=S){XX%=W>ipfItM7GiCj0k=b$sn!uhSO6RJO<Kcad|~l?8?@E|<JRt~{Hy
zih(Jo)MCdZ{f5ffez`Z|xJ^T)Is-gXIcKcDJDnv?IWfw?Z1U<eEB1cwFMrq(CA?XG
zr^dVb4+m#_zjH{!;?<NH`wKkZ+}Oy>{=wtX%Y~N|rcPCPer8X{k;PJH+y&B18tm_W
zeIBtrGdkw;zj9$A&S?#fmM)T!7tZYZ5^Es1xMtIj-vMX!eyupyx4Z8D>>n>uHy<$R
z;QYKj#34%O^XAxi=1`7OGvmngo=V21BR6l_9DS6a`=)c*te%?lZ4F;Mjg$AM9Pw&=
z7keqOh4J6XIjVR1reD1NqqAa$O1OivV8K}joA@q%=S4Y7c+5ZNwK54vud!FtSR!=#
z%%Oc-UZ$S$tY}JG^7EIR=W@TqwD%jAZf39$D&G2}wTD&8$@!(5(9x<yK7;ZFe9vx3
z96sigB9kzqP&6n-b(X%&cERAu-~R7@zo%QKS@ERgik}8YHybAw8*SS9^5dHajI}2M
zHM;iAxa~LJK<OC&>)G$-dwl6Wqhjn`$JEZH^(?jK^>O<}u}V*cXIOS8%kWy%`0uGP
zRBX5wGm&v|fNI*3mG5*X&1F&EDmi=gjgKoji_gr^+u8gx`$-{xFW02DDl^S?$9E5(
zpZS>~tQIP0FgLq;%4Fk2`%vqaj|{iF9G)GKJYnDZI;6kjtU2SUO^mHmes7qcD|SZf
z_%hR%XZN&JYR0H8n;UjQ^3WZf#>C<u3JME_@0?!R(^T5>X2P<_z-2QeHgeQFsyc4X
zu<g&^>79C9p`R*$$EziHe@*$x;&P(-g>=AN70HvT97|Z1mrP_d;}ePTcVH1p;bCK%
z6L6GOK<fXhEz{>YzY1F=!aK`w@0x~$X&=k^94Zq&r=2lqd7XIwwA<BuCF3gvu0>&&
zWBMk1ynZPCtcRBM_V)=kor{;rG03wg*qJ?DViaxDcKY`whkH(Mwk`9Ve&It@`+Bp8
z=!J%!66}*K8*a92S@zP+VXI67pM$SVu7KX}`gz3%TSG#Y)M%+qH(u`Nap_KD*V#hW
zrIE#n4y_>*WeieWvQCFb1o2&7aq`Sk1?_b^o;W4F^mbG`!++NO@ui!ajXh4<SP61(
zj!d?@#d2l#-giCwZQ=xPURkHFweTl<cF5ruDt#8EERQ5#PBe=?d{M<D$58w~JL|MF
z63gx8Y}z4R_@Y#!tn11e?U|ky+l#t_O$B0~)Lk*__~DWCW}(Z@*v<SbhXbw#%~@;q
zb(+Nqo?D7mGNo-6pQ|OGP01B~oqXuW<qGpP42upOZ@I15TJ&t5laiN`?eEw_`^+}F
z&2%*WtmQa4tL5ZugT>bt_PlIW<l;04er?nGMU}0$?XXOB(D!GvxBrRunPH)L@9)0v
zm!sC@hm`G``M@_<&2fRkseK!>p52i<+|Jt_9v>_9zUuq$A3a+gUrusa!_WEu&<w-F
z2_dQ{Pu?h2DJ|uwx9zz3a7*Xo4PPJoKin^pbKv8S@T_%i6W7H3i>mp3`+m#I{E}|T
zo0}clj&|O;kuYhFl=u$EX<PQOFTQx`Xx*-Bep{NBT>P;8V${6VpN~~dO>~i&yZS@@
z%lXT>;}mCY@U)z=|Alb%w>OV-3>hv?)#5*1CiZ;R79BRv$eRZD`L4Y@X_%8#({_B*
z1e0ld{d%Vvak+Qiw~lpZ_t7-0?Qj<QXEa~wNu#&H%9v*pyLT@0y_1%+Rc3R*+!YHq
zygl>&$k%h_psmL5Oe)tsSrC*NHX&NSrmNgPfz{*l+>h@Lu(!O|jqGD)l`|4=n73Tx
z*#8jmsrP~=v3D#>TPCt}U-*o8`SSaJdMir5{!=LwJ@ECjr<PT--skgrHHLncl_`6E
zU$QKG@7yoo=q&T?z&#7b?@J0<?P|l-c_oDovwcy&_`KlEo*zuVW?Vadx_f$q?a!89
zfj_uH<96rop8WKa>{pegSD1U2o>|NNd*ip4F%#Cy@z=|*;=1-}v)IX)lNUVLmtL%z
zbLL#^6M>gUmInP{>D}}AL1XPnw|R%Hi%xz!<N7PFol#El%)0dVae)p>R~On=2a9DG
zE@huJaa(o3i<RsCWo$7Q*x01GoTIvm`$YVS-D{#R`x*J_O8FRaT<`w0;k{*cfQ;6h
zgj2?%Kg*h}Eb30)%WaX2>T+~i9~+gn#%1n`-5%%fb>CRqvi0Wdt=w&?&-60Rw2JU2
z>MJe2oZh`+@;c{$-qX*EOBN`tEqyq}n?wI|TR^4itRw$bADw<~#L4KuzUHcZb&0-v
zQFDNzXS%Tb+HK34MYX(^1XafvJm-=KkM42Yee&e<xKnm(qPJVB3BB5p^zzgT`xX3&
z6;Ff{R&^hj>%6@3kLA?5Em=idr&R2C+!tNBY;w__BMHK9i#Mz?vU2ZNa!+vClKrhv
zI3?~+K-2Ze?5KJ>#T9Y-6M4SR^si~^2{4hBn0{em(#Oc%xBSY#l^tKFRiwdI943<1
zJX4-&+p2H!3SUGr#hlbHzewuM+GLfrd&BGc7pJ}pZaw-tV)-%^_H*rtD-)+O>wo>m
z^vtMa3+J=2bMv+@m|3Zi$t^6J?s9J9zKwRNG4f02)fnB}b96=ODxtFe$l3Oj9e15G
zh<tr+cihtNK{5-j@fkI5om#$v{ipp||CNulziUn?G~rx+R?Y9p^lF9oo*BaLMVZ!w
z&aWwaFej?zA7`0mZ>qUrE6@DU`4c}#_rI?`8XTWBXYa!+>g&q)fo6)fZ>!K)peqw6
zUG?af%oK)af?QrFzO8unr`aQ2xG+g;=Ob6`2}%56q3MSeOaC!i3%EX<cwbSj!KGx;
zp?e?amb<>)cU`ficE$8d!jE=!Yj8HOt=ulbxxAs`>DuV+OPRuJUj~G9Rl2y}R^$@T
zEEdn`Qjob?8oF_NR(?+0p4Rgdd$vSB+O4U*IJ5L}V9vswhB8bKmKG$*pEg@k;48<q
zQOz^*_??y|hubs%EZlNj{OJ*e>yNH{o|$Cq?HN$m{94L-l5U~iwyS9zBB!!9Wj`03
zo#&j$Im0E)Wz&P;ZOe3)NdN0%dwXAD@ywZOb6=>K8M(-ub-%QIW7D=|Q>l$dRTel~
zB((eOwUgWRa@vnC`)iC>8NA&RRHD6|CEZ|Fvznf{rKs>@!=E$yj5}v%%t|^J87#=M
zs=4_@s-IejXQc|)Ud@ou^c#xrueBuqm^W#TRF}}~|ArjtCo5{=nH*O&|6H;3X(8VQ
zBb9*8;IcRNoBI7iT2wZ%tYUh&#Eg5=+6QXMZ?1ll+1>E{{QTcOIyH%mE&LT;LP=#h
z3x6$Jrn)2b(h09lkzf94yHb8Wy0M{<_x{#n;`=}BWO2XgaiRCk_ieJG2EW!=IB3j|
zU3+c){W&vyqu7fr#8xhzeCua)=oXG(r^63xudG|>!eS|O=UACHgKGB9FVkEPC*HkX
z{;qvNIJ0}M;iRq^Q>Vn_Id|*2-<DyR@HM5szalQg?Cp`nnp+{4-guT=x~AW#zqt6C
zpv=>y2i%kcL$a*y|9-b!b9#Y<?p97W)@JwFHB-)9)qD1F=lR-+dNEH|UTKT!W%+Kt
ze{b(HwTuOGRz6m{Glju;-#+QBd}n)-T6q16xCPG`ybRPb<_nR1R{TlrhX3i%)pI${
z8_71Pd=8Fy=ygya<M^yzm0x@-);px-@Rr4~=1F?J+?^tNM?q&Pqv#K#SyIc-q|dB<
zer2Zd;}7${F7}IgUjrJ!Sg(3FQqw2Y|Mx71B^*n7n&N#m9%NtDIU}af?Gp2Qr^x~3
zeBs%9XIKB#y}D0eBcsyW-IIP#6YH>FCM4O+vFB!2vDF`gjaw$>mdjmaQDykKF1I@Q
z&5A(7k`D)N?9Aq0`KWY;3roNSfy^fd_uDZv95$2q|K+2}95xHzhRmhkdKe<Pn&xcZ
zsFarL{OI|v!iSrF{P}V@Nb`zShlj9Y<uZTi&GS1Z2%I@G^~kFNz0xH0GmmQTbw9LU
z`Kr|-V`^RK;ncFP0*<>)Z=O2eV<Vm$>LWRO|7&B9S}jRy`9*nGz033kpE{j2+OwSb
z>(#vAYjx9COgS*YB`tSJsQawP$@71geNmkE=hbUFwo8t62K-w$zwcY_EAr>ynJyhy
zmgY(OpD(u5ntoyHGqz_31z*{SIoRA}(U9Zw-zI$W0@uTrjco-IydG&P%I51G<z{iP
zSKmBy=S$~}8H&<NrgeH=pJY4x{^rClWnVYi&e>X~bDTlbORAscn%j*(`g8aDXddL`
zah>2*r22X9k2}Rl?>?WO-7b=RZib-s_IF%wcuxAoHM<=>rf%;l_nTKl?d_?*KOXw$
zr|iG?Y54-%h;okCF+x5@dsAcC(+}ErKF-~KUubjs*)Hw%JK2JRIVESP{n+4tCcG)L
z_yv#X7Qx9D0)dV4N3(h=D{RDzp2dB>$fSQL?Cy+?nHR0@AN=|E{DD_-fgS6DN{>7V
ze#Eq6TKxY9?)Q7=|Nn8^Q=%bHXo17EBJbLm(x;^*X{$P|KeEbLIOObDDm|m#?sv^w
z`~T54CEslgYR^rp^}BiLPf5Pzhb;z@olK!w0nG}D(O$FP-PmwX%HCHdq{ygxfgIE9
zME{V#KJ&UKm7bCipLB;!?`-v~)JZ41w*RzW*^oGU58tA<b+3;;5<GS(M@#ku2TNv$
zNr>32kYj(AI}|>uT5kQ}+QvPXkKeE2JCrz+LDpX_DTTR#spXpaRhz(z8}uih`X7|2
zXV`vTb%IxkXVj$~94;P<O9U#rCvqNJ{@l^Vn9n%pj(}L`WtJ^HH@jRWFaP;O;po;M
zna(|Y4W+S1m$95Sl1kn__wXBT{hs3G{+*GV(~f6nn;rXh)+5(I<@K!yyB&N_tlVzg
zkCOHCTNDwrP_x5moA_qW;sleW0!Jq$oz*g6mDxLMagm{~#?|Qwr_HjraW2_5achh4
z9o5LCyel~_Grr$^uA1+)N3r)ebqUGW@0QeTuvT=M!IXbYt7Oi{&U**b8Q9e18#~f8
zG`?7QzW-&ea^i5c*m2(Zw#{8-PYv_m1si_;vw36TBb%kM6N{D!^0NxqE-k(K)@QoH
z5(~dI@#ps`=*>Uqz%?<<mic@bOX!1eCu^5UqL&x`e>t(``?;wr)t=-g)?Q*d?;~p6
zYVwQm$kqV06SZECW7lkN-kYP~Co3l)9#auF$%vJ4zrUyP9^;?(6>i5~#OS=e;G|o;
z^p}vt-6rvQ?U{-5*PrhSUB7Ob&(X4Xd~=?ieza0uu5+b}&(!aF{!9&04N+m5w%Mw4
zSOtt8ZVmt6sJYr|rf}_y-wE!WolA}y>|bC1`u4@wOBNoGyE&~rJLpoVT~vbp8As(6
z=5bB?lTRG5JG0sL+$_7sS$|wK6gj`YzOB3NW5d0&+9RzS`rp)@vH1Mv#@1|cg9GU`
zi>}@Fc~j5LS=A;y`%a0-@4t)t?PRv!{WE*V$F}!JUkDz)TzT6<=9A3!yH&-1KAD?u
zzUTf}S$_At6vIV(Z^%D%SDMM9qFQ>s|N4n1vEjes+I4%@&g~Vy{zblG*2+s7GO=#z
z_o@#3GO00{nepdj&0nj<A1nFK8?IPARq@o3-gn<OZ`r<Y!hTVKFZ-8%o6YlLrh5Eb
zelK+qp4#O~e>z{wzHiv^tvp_A_au+gTUB3P>-=~{^?OmCpv`6D(3L#GZS3cxrzQ#K
zcw9(enwOr$A!Cs+Z>M{v*hJR`kqIgZYwyfg^7yep<g@$weS0}87f&o&zsN_>py8i}
z<iyL%{Fat+e*ECzFX-oUnn|aw)beb*`I3mI-HKJl=jI-pZ8USX&`TR3>v;>sPTbZP
zwmP+|^suGpTApdw+)_POuI)73s`5gkS7IYm++@>}avLU?<-9xA6K!{6*)gV7vvmW5
znle?}t}l`7p1AWG_c;r8x4<cLR^L()Zl26xv~6MQNv~7?B<7``*<YI#%&ud0&rSW<
zCG{NFDD5Maw&f4ky|7Iw(V6i-rf0Dor?cv_j8u13ebu+Ojw!!c{aoaS_OWC2|6UyX
z@x{Jg^WS54`<{QyZp(@{Rd#x4tvsD9*E&ajjf{Inq0^%vC!1VzjmIAuyiZC@HSC^q
zw>ls>ZZ`jWgG8TFTT5YE@6NvOllR59ZM)DUe147p#QnUwYQA0jOG=(kzL@caga0$v
zIgXRz|K0RjJkwLdHl;iNiHw%pmcPFJe^vaN+NmBZF69{*c37m@vi4S;sWCohrT_2i
zWBLB`wT})PSaNNjTU^F<@#@W4QVTac&q@oM<g<ip`pN72zg>;k{9~$wU5&-YcT?uG
zrsZ6V^`0~_vGePVuiryMmm7qZo@M)&=YBfpNcl&d>M!43$DQ}O#d>)6d;RZ|TughH
zGXB5uxVO)+#n^PM<J;1AKi6c+Z~LvBQX2O5ZvTRX%DYuWZBHLk-;i|lRD|LGl@)K!
zMJFjA>iRu*=Z*AdFK?di`Rls5_ivi%@}If+lOFAwywZBgt8V6M(PFl5{CX-o`#9u3
zPFeWHUSj+EpI$fS?moXtbJugBG|8Q7Zima?c77POK_Fa$(Mf+zb=#}PcR~ec3Rn#y
ziuEV$m1leW<|>o*2?jgR5Lv<W|L;~yGO1svm~?!SS%3gz9iNv%n}F(~V+(~gPweQq
z<f1K<wJP;caf1ib4jDf4t6v!=m{`Bq@mXsMhtk<EQlIagu;0P;QoP0L)OWWN0ht?F
zLMvzUtxaUk2&<VO#1#AS)~Tm0n`TZ)+!^=w>Dr6yqvu<cG70jym|c0`b1P`$T+7Ek
ztqISYON3T0e`&CV%d>{-+!}HA@9HN{)~)^Oap77<`;CO|ZEDqWs|xrWBKvLQ)K|IK
z^$VPh;qWl?+sc=;%GBG`aYC@Us*iWqO}CpO4I5-{EcD*6c=pDK&{)^KGqXMS+d0Ho
zo^$C~rP$zAV)^2D+pDcfLSCki6gQMPJ?e8=VXZLb-fUN|MD-(%&EEo5UOfE4)m5O7
zX09sY?c;j#y5W%pMpCmpI?n3Nt^0QK<K6svP1n0y1oeKb^sm)4dw+B4jD~aTo-BCW
z<MV9OrFh+MaZ7(xJ^Ez2w#2~xubkV{jyp<Qn!=aWYge+(Sh3~gX4NwjO%107Emd4T
z%djM<OyJQiO~q*(A7Z(lH($8D;C4y5YOOCT7so5dcZ<`kw#gO?-4cAZQ-(t?%WKc;
zz2QgaZoluy=aTQ_tg6M;I*0c|Nyhn!7O&5oH2EnZb^2Of2k(J~L#*ptA86c6n#Ulf
zb2-{g_T#Qyhd;iK|EpK`arS-JdWkUZ4{`0^0va|)PYyZSclQkEWyQ}g4_(<(b9A=k
zjC39E6EhrZ?4H-CR{vM9nDDLPYo~Gi|5w`+SY~{f5k09wH0+@C*|Kx$>`n2t3H4o_
z>u>B<?}|8ad|hSv8`iY8z~J=T=gwY~eKzB2poneNw__LmkE=<rHY;~9wD&9)S+B;l
zTtG5Xd&$f~QH2-$v!ZO{OcINFq%2ITf;K<n{{Qdpipslek{K>@ip{qKbM6dy@^49J
z=k1yIFWuR?xO(0{b>)dGHH1nE6XwoXRx{m}`O2I%xA_E$_VsmUo^y<>@0$70VDhzt
zF~w&x><jlkmOU}&s&$>s=Y*i078Y~WSB9%P%zT}x_R?r^+07+~eyOs0Fk9BF6FFX)
z*3kQ0D218j<i<x6nKeF@?Vk|wV()YVxjSDxf)v*#F52uV+*<bJd3=ma^tRmOJ#!*<
zm6%GdUcdDFQ|AM-Bu`Iyp`-GlHs!SK$2*^0PUv($kFQYt)@Y!{JasXngXW@%ToY$m
z^<6k#7<d2O$&`yNxtm4LE@-&%xn_&NTpy)H(;Z^koHuYL-SQ}#FVy$-cJwQUlF-~G
zr^0rBQpoKpP;wCL@i-pDC}_J@O|h}(cUf4H)dDWw-$|UwHZc#9j?G-2b&oUo#F6R3
z;r(t4*cPw8xy#7&Et|8|y)3uf?#-{$_`A1$p5JkDxqt60=UYdcZ&WO@Fc97Omh<C;
z9cz~^W?6cy<mQ~nDYda8%P(DUDaue5nc3knV}=P&P<0iXxg={#*?ZqA!9>noJu@vD
zY)!XrR=dU<`s|N^f2LJ(eD_3?+U?9z3yP*V1+R6v{^Wqh<lKAWn&&o_N!E9*Oym2d
zvWEBFvDs5n?(EnbI-BFLN&Uf1$Anl<n^l~hQCD}T@caCvhu->v3z_b0{6Fj9Cxb=&
z)~O+P>YnfY_*1{m^xE2+eiDx*I+R}fd`_!TNuPUe*54>Wjw><G&g`_PD}P+SP_rz#
zZpPz;A6)v)?ce>HTGMtWJ)3-dUY~twNRO<w)y#c8*UdhiR@wSnKq*S{^m&G@Tl^op
z@pN^k$IZBwv#zPeoKf6fbxQotYu7I>VmtQfC%579n>vfag(T+Hf7!TX?iHC;Y3qI`
zz5my><NwF%#~&uXs`&Hp_@$XEB$*3rocGvPA2u{fKgVyA(>~GbMeOWl`zEhgv}$tI
zyG6?{ZogUmE#5Ae<8k@zou-@_bt_J~`o_pj3OhKx?)}txU&}kUWIvo>E6!?maUpBp
z`n~a<c9vB$yVdsiC^Sy8;{UkU<miVN!q=_uH$GO{scoxV?YN|4-Gc+JQH-2fa~cjb
zZ`!uiVztRT|3<~7Go7EXFxfpTdurHWbwD}6nx(CK$)cx=u02mq>il*|<)P^#hO1?{
zx?kNUJo+^AdE&DJ7uf~pl)TdPFizD}F1wkX9T?wf;Gp-R_Sg>Vb3D6l+I;(QFGOnr
zH&crb--6lS;+ZCH{b{x>S!`kKwNESB3d|(0_jVqTTj=(C!4anuhBH3Y%`GnLe%aKS
zv0uMof|o>uRR@ow+F}!SC6yx2EhQ>jA0OCsCP(_!^Cz9j8^wb=I3L9CDoUM{;%c@y
zW!H`CW;qYcwoK4ik(jaEd|I@yzuD~TjcgN@L=0YrT-kQa|K0kd;Q?adi+OK+xWTc&
zjPF?5(=hp*)O~H*uVPeNq~5maxjmKr_+ozE;(I^)EI#vm6Y_O+Ph-9qu=1SUr75{=
zlR15#utvMq-R9mm{qt|Hua5k-``me_ZRYrxqsX+lvG&T$li$)g`g&y8)L#mHPo0uu
zzl?p(N&~5fZgcb!dXH_co_u5>Yv!Lxmd20W@Bim_^3R@B`$PG9Jbz>Pf2)ZXb_Xko
zJ568sHX~_DU_#wmmla<QY|N?T&c1Y@^wGQB`H3<2+AX!!cdO2;d7!wg#cXNWfx0M{
zbqzmi`m{0w8lukB<~iE<UW(Lwrr|4ixLtsA^LneJH{TyR62@`3?Z5iwo^87iPf@&f
zX2PmDN@vxNTW0%h%Xw$a<>P$RN@~@W{2P<b_*l7^nyW5sur0dnHFJ5|(ffCQD^xcx
zIn9>2YBT@(G)>u`mb2JqzPYh+v4uO^1G%$tTtZpeTTQp}%=&ly+@|{q3nuN6cosMN
z$(PCTe;ccBrl0X_b(s|@b>q~sj)apnFaGkd?)lBL;q;A_em3vZU${(Q%slr>H&?dt
z<Ri{U+tlW$tXcT=mHP!2X3KUy2l*e*jqe<*Gi2D26lQJguV&e9SGaexY{Qv<f5W?3
z7hB})Q4vsnGf!YbNJeL~dpMhir4L^~!sZT%3n$+fq&3J3O=h_0qFC>r7-i6L<m*rS
z2N7KS0WZFMjJ(M)Y4aol7vJ_fudd(kVPCOwV@us)?rD1@^4HxK^0%|Mf427rS7LJM
z$zu^y!siG%v1q(Kx-Xh@jYPCf!4#FWPEY2Z1<Xw$e!LTHmYmV^k=eHObaTgzd;Ui>
zkGMtptSQ%Kab$WBbxOj%)auc^B9%(n33GcUYbwrm4dJg1RAdt3pSxz?l_e`f)L9Qj
zZ>;v;^Xby*E3x-yJbK9brA0<y3Ew<XZf=9bl&p0bRt$m@Cmocs3SD|JK_rL&cTLLw
zdlB~adcJlqHg|e1`n%THL-VQE5|2$r5oz;OLLPs~-}{(PBFSuP*}a75*^lS_ez&w=
z<K|)kSHTOXjWgX|d)?q+>Y8YpQfanmZcVGkgzfRWeyKQ}JU)p-GX1o&2~!#O<$X6*
zob21v`h2e}Ek7{j0h?gP!<lhYxWk;j)GpgFebaX7YkMVUU)$$4cRK4w`S|}vX<LH!
znU&rXu>02>P${}G|JIq$4YRXM#3i>nu|Kjl{9wF@eddz8T?q^_4?^XCD)<;Xr|7s`
z_xBXPVN`r`g~au{%)-|%O@DScLNQ`bzID$INw<BKr~R(EHtKJx<mJp;5b|!<*V~J`
zl(OCKcW?{2^0k%!*8j`zHtl0-&8N%qeVoeeYLkVR&%U>G8J8AgxQ*K9%RNkwi~n)i
zO{*-B`F<+reh$~&$f?G67c5hJ^C3rT^VzkzED9$?)?Cs0w`2OOpDGJy9!hB0eagV%
zxszAsj)zuP=WY(Zetgo0iIu5e?A}i({4n|ZlC6y4oq-=B`F^jv<}e|z%1(T(Pp?0Z
zzkikT??sWPv?kp<vgwDWbCcSS?ZvLz;F;nA@Bi;sTXQU{n$E}BFyX)xRq37VS^__V
z6T%w2H9A~E818;Z_$eTG^ocm*`Sh(PnI_ltwVb~GK)7D{CzFEgt(S^#racl>+R`}R
zFf%8n=GYgNzw@k<**+e)Rl%9>+@I@~v@JqXMORgwb4i$PjNj_LF<KT`>bg%@t=@f7
zn78Vz*`XH>L3z%lSC?fm>Z>ZtwR&8BK5>O`XnF7!-Gkc325)zBO7A+dds_O`s;-kp
zxyrko+!wyRt&-w4?}NzW&OKL_Hg4E{ORKMb+NE4J&)W(bO50eEtXa2W&63UMeL^CX
zSb~<gZ4%5B5Er&>evu`#>EH1qjHw@g?6E%<X{_Jbe`cS?y88d2S7Z|JdF;O=u52YF
zD7te-$7`c~d)Usp6o(7`-&7!W<&cHx|BeE$tX~3KTGNY!Dmu1S>)ra8|NQ6n_$N_I
zjW~?hj~lo<q;FtQe{B43*B*CsqrA-Sh!C+*cD{mdvwXjpZYetV)@A98DMt*A9kq+B
z@}qaBicde@Dt^A}Ye<R9{zakp7_yE{X3`gYlD|Ie!HUk`rRQd~&VKXdkKS~h$M56s
zec_(9+@{<3bI*-#PalgZ3r=}|kzR7?=$_!slgnO5{c1T?&?@@&*xrIwTD5&PnF770
zr#5;kUtGK~BQ9uy<{_5Q5SHYr;-AV_l``iR-~E-SQYLi#{=IMRucqdoZ;>@xwEXRl
zvYt(Rmw!&5!!G5Z5jk!5TbU~pmd`it{=*=%n~Ov0k!s7mBlmdZtwf6Fs`A|6eOLZJ
zX13(wTgP^vS@cXNs6PJLF_z1c%8QcY4o^A8%$0P`FjMHwEFQ0y(Z>=^`Xk;R-S*MC
zxqJ1?{Cg+Ex%_WV3rY*W)w6K=g5sZbo_l<nE?zQTr!!f9;!SZowp9}z{QM8D{(C&W
zoty9Pf9vJl=0`q1rcXSzwcXoe%X&@4Upo)X5|UFWu{z1KmARgQt;5PH)2l_`#t!NI
zDNa6zx7buH;Pt%z%lPPum1h+!7uK5a>gj2;pGZ3@w90;3!r^@>&wL*6tQ2!O&%R=d
zy7a4zviYis>vzA(ayrU)^xxsD2F)K=uD#jT6+46N2G_NRb0*(pe3UEH9VoU{glluR
zzzh902MY;lr#!*shdtKRDg?Qm%lPfbx-X(h?4y{<?xcC<Cs#DgUwMwFBXcv8@SKuk
zhxjHKbZ=Pwt>1I9+QW#oeZFUW?=2O+wY6e@p!Tf?rC!U9NxhRiai=Y9p^3Wi6Xthk
zZ|n%a;9P2c>1jmL&*;K`Rhjei+bn0sESaK~ShjDe>r%ttUEUXYq*k!j)!A%)(EH=e
z^ZgD?0vrGT5cFw$-=7@x{6(W}=*HDq;tQX!PhPor<3EnGvcHaNXIQ1Wu+H6@oo`e0
z@yrYNV+EUC?=48l)xEi9|AY?*K1rC?i1gVXVo_`}b$|VFa!&77Q|U*0iqChe8r-=u
zWA;w317}#SNv8YGWI7i2<&n~?>1TS26P|pIkL>bf>74rW`lJWRbGD_i?wI#-jzH++
zhc`vcHXXj;`JG)!lTl~Ul{LDe(I@xiDy%L(;qm5q&tgm8tmJGP&uLGVAMA;|cA?|j
z<2k|Kl@b>2-E4Vq_1t}C2W3uOz42q8n0(iftP2z3-o$hNHxMnH7O=ZVMVGnANWg39
z%lJD5&NiP;G;gf<sKv3=;&AlLWuZD(In)F6zPGY=KiU@m-ze4g`h>fC{+%_gI9z?X
zE#K<j($tIprxY(*n5Fn$MsD}_cO8vWIM%6n`X8Oi>lswI>Dqyvo0eW{(fTaKv5(`F
zSL1yDnm4m%7-W^0G(_M3`Eb2Z^TeB4{j+nXcG#S^Uar)l-7dCT_42HFF_TZ1By65l
zoM1I~O6!N>tzSg~7G_-cyfVu#e<sg{e5Kj@IZtca$^9wc-?R92fT%5~hvxD8W8eI`
z*N$@)m6{G{H3l|3aJMS)RcBhWAR%ghV!+Bu{R8LzE4T^dGB#Pam~ISs-fguuG5pr^
zkm}$)x?0839a-8tLozs`HwiL+W7k#i{;I*tE!8LEcV4pT`JOKC2{{wo);!8E+-M#j
zKUZcI>&~MeuW*0PtlF&o^~e;*r6w5%PA%j6B)l|1I(WK3=f#_OGsC$o9c_MHI<RX(
zpK02K%=CP>AoFdurkT&?whBaa_RgIVC2+SV?d6dTYi2HJ6=L*yz}ga1#<)i)>iUw!
z-+zk7EsJ4#`9MIev%AOB)7?m!X~x|wn@!tdLchwmlr1&h?j60a)P2e$ZpUMHR*8GQ
zTz>oPvQmpR2K5`R&*}}zEfFvgZ=2zhpfFu1G5(aspQkgQCx4y&I{Ag>;>AV3-`&_$
z8vRDKD*bG>cJh-8b%wJFc5*E;{^YS--bv)*fq%70)<^d6dY)tBS-M%jbK&oA$8St-
z4^;ae&|_Wc<1^1@V#cK0m0#~{SjaqiWvW$ew!eL<ir>3qH+Jq7;uKe3-7|mZk_*RL
zew^#7Wxjbe;0<Thl+77ymQPY{*}$3>#b6jJpm8YdUbk6?&`OuqA0=8xciDZN=znBJ
z;Nc|so)g9!9xa@8?^USwqnXR+cihg~IrGUv*^iI*Jg?9f<*bZb^fYc+QqiA@9{dfJ
z*Cf-0tZq$6IO?DMG5g5_g;-ZkmJ0pI!&eOQla5``oqu!7T%8wx-3?A3JR{rw(bp#U
z%GAW-Eu9Z+za9~8S*`a)af_RW=I7v3W>!m^jc@I)W#7F(%yq6}k%83(m*f63CrPy4
z+{zU?+bqBT)4{_^>%-^&I8>gekT?Ha_`KChTUMw$DJ3vioUC73rm)fU6UXlWqmO&{
zq~u;Xe21q~H11A0v&t7s&1)($&y2tOH|m;RPn7u>m3i-bMcbj(9c%J+Icr|V$ofk>
zlkahOG&h6w{>%Lz9=aG;tT$2U?}^(w_sYATeE*pDIqVJF_W##9^fGvEs;%G^TfcKJ
zI9B$UnI33rZsll<5%V_c>C0zi@QdgWWBD;LAd=zX{6DvzojjSxFW~h?mn}`VUtC<b
z%Q1PqTdrzOA4kufL-R84SU!*Mk?FGPzhL^dXQfBGZPNE|wi|2CzV?_?_R{gx)89@U
zO^Mmv)ASurobE1O=AV9M`cJ>Nhtu|4`>gP)b=He%S-F>7m=<vE*l}i3iJtIDw^>{5
z+yw1kR}_1SZ;hMqEQLcN%)@Tt3?;?SIbG@P3!-!1&$w%+TJtpB$1Kt!hd)_fzsd2c
zko^4qmN(X0ySFK1O2^&oF<Eu;m{X*c>11EKnQbaj7G*!r{jz-*AHIE|;oD2z$?rF7
zCx5aOpQN%`Uf#)alKk(ZozDdf7teG#d9F0ls{HuAT92pgkAi-+)IGJf?|E%+s>Sy0
zo$&fSI~3Z2!WN3WT_o7~Ci!~3#lAni@+wLy-f|Wd1tIU&JD$EJsv4g1YJ<r1C&&8c
zT2Bg7`}BQr-aqAj`?(#@dM>|C`t>sThlqN{{(XVX#Ua7ohIjXrNNi(twwjllo6#(E
zUvZ*V%L$c6E6>KXI3{n8Z$DckPR*FzAHk=1(Px4BqetB5mp(jU;A3B$bat6+4|DC|
zIa9xhI&IH+YV~iMqPN-WRq8)^-57f`ZN2Br=Cm#~HnsFD2wy09Zbo6;7ikj}tIl~|
z6E)U23eOgdTYJbVUCk*|y}eh3=`8n55i6F*8K3<w85ul!Z}hGC%L!e@Yw__DTF$CH
zRBL+4@%3h)dcOzX^UlZWN2ir$FOpC^loxmFa_@zcZ4=MWthDS&$&V?z$old9|6gl0
zq;JgMX)KrKIr-Tnw*!{l$yV2e7q+j^sywa2&MV`RB(8YC-%j$g#!ADyKN(t~VG9Kr
zZ*rEWvaf0UStQXJsoHctO7*N5(`DN=$4+<eWqp(@GUHjmy(X<kyG5T#G;H-c^V3<h
zH8m@5s+!89{`}MLbNup_T<d&2_x*uF#dp0+7MFkE51Mx6rO4JrB^(ZnpXba^V_<YF
zoqpNp$o%~e-_>a?Xj&d4w<l)4`j5=2U1cePlRx`^dpq-g_ulV(n>X$GRe$}<y_x4O
zROeq}$qZtxUcW+Ov1V4%l^I7?1PYr<^&WFcK71oUAS8g1ajDnDdy;KNJgHnh@1NG}
z%RXHF)attB&q|@s{|fcY9`RJ$|E_$u>0Ri))xEO0yZaYMUKChlGbbrh<k7F1k3s#>
z?CcvK9&TH(aaqOILsw^CXB0h>9CdwB<e?QW4T4?DD|blG$k-8Ep~*90iNIIy-iHO@
ziyN;uzVwa`oDsctOJ!a7-OPutuO@7qXfQSEn7aGSW075E%XeP=nB(f=@*t=8K|rYR
zZ@uF)W+}7?x8Grz9Cl-|(3D39+eIrE>w9euS3MG)X|X12;?CXWHy=%1EyEQMv(HO<
zGe^dqtYr=?Tt4nxtEx(jm~>~YpMTh~$M;UPb=2dY>bOnS@BZ(+TYZ21#Tw<kA<b4o
zrk{MKCWTGr$V|I*;#EemSye&(Y?D`}(c7|`_x{^%p8I>=UW1%(0%!Gl3YTup<d(VC
zv)N+eb1rFdmZ!l5JA8R33a{v16fW~xpMB|!Qj7EJ1h1WK>{Z{S#&l40`iwJjEW(TT
z-e~PL+2VHX*&oi}HOg~0iRs0-)nE4fcIR`w%j*7O^)wFGGe=BSrm#%xoLS+n*0tR8
zr|{a9zo$CO^(0={@NmiVa0Qc93wWKZ=FZ$;|EWIVWoy9KO+vpWeVuf5*;Y~crSo>N
zaDNXoG|^N`x}`IPdwRe%`zbw_GoH1ovn@Lx_esXksQ(v(T1cR2dP0rw86Ta%uI_)&
z1LS>dd#Ybam5Be(dpGa!hk}b04Vqq=jG4?EF5H~xJ*kG%EAq-bjqU04Dz241m3Lau
za?{lQ-$Li=EH2};GaRqIPrUX%zb7G5<#y|XKU23JK6KdrCi|AuovyCy&%UW<`Espc
z(ox}wj932m^BpzZBfXSymVlvhNXlM=o&z_V*F9;z7<tXwYI4$vRY#S(1DJxhybxHi
z@2G9b+AW1|d#^bJ+8)vVxnytT-n19r1-z&0^GW!Iv2=BBYC9?})tO`c``7pI2i1x1
zW?l&l|L-z0>d^F18xLD+SDUk1Ur*osCXt)F>=@TYFYQa~xZDaRODY9#n!LqdaC$*W
z?4tWqQ$&PTF+~~#d`T)~Y1PuY>0<F^!oud9qo=-ROq4XpGKp?+a|yAMdStmR^|>Dh
z&+{l=CPv={#oO;q+n+OYuKh2Y-wD@b`lqg&q!uRr^v5m<`H)jzvn193vP^QZo-&hL
z#&fUwrK`fqf)W|eZR~m8MsC}|*D4XmVUesnW7(|a6>L4i+h+)U?&w-Jk0*H5vkj*#
zC7h--&#%?1dcC)NWo`4xRmT@IYO<Vtef~#PQAa|XQRmZ&vYxrwqAwSeu433f{cz|Z
zN1v71SrcN7_VNp=%HP!1w@Z)LiS2s1pXrCkQtl6`2JD7<hH5kaC$@ZC8@d1Dv-AHi
z_=(DGe{#fUcFE1BV(n8W_#8N6z>;=dZf_*_CzcBzc9&!&KX&KY8h&r#ckMZ=qPO>%
z6(q>tVq2D3zV>~?LJJAyHSX7SZfn)E^_lkm-6m;1A*1ZbFRi}$?eoijY~X!;_x8Up
z-?ztd^Dip)uL`S{wp@1Z((SZgrhQ)zsY-RO2t2jR>Cd4bn)*(b)fYBri*L_3VwDxq
z{^?SZ*p4e|e)HIhmv8hG3OE{TU!Jx&FJ|ixueRP9Nw&MycM5;Gds9C8zoT>RyY|f&
zOD>u$6t%q0TCW*?c=4(&;&0M}Md$9{lH3y;Hdo8GYr)pOq`<BZ({;p>r@QfYoG=Z_
zEn&PiNn+Xz*~vo9;>=T-<+z?pnS{=Wl66r_e>ZdA;q&%ixBPv`?|)nD)TeuO|NoXP
zS<rA|fzs~>cfVU$JDOGeNZ9@1k$0fg6*c~90q;-Dtz}G&hZgPBJ}<_1NI`jni0kaH
zbNE~Tu3EIJ#@;HUDOhRajtM`0wOyX*)WqBu$f<mN@5GB26zg|vj92e)OY-58zS4bk
z(fm7#1r<LV6E5>s`t#U*aOGs$8xj~Y%PQq$>AH={g*zgiR0__SzIlCpJ?lR4XK~ST
z4JJ&|9py5=BV8Ls5*G<AxO8dBQLla3yO~1Sf1denm7urlmEJM7iN6}fBAq5=#fIGu
z$^3ZmV}^3pkr=-@X6}(Jj0;~TELpHp!*5q<8sEYm*KKodB&Kkg9@<?Hp_uY+<-G|r
zXU+^O_#ogqt)>2TV%lBnk`1CRsV;@R*7XVVF3l5~Jn7<>l^+|gN%EDgYdf~d;FVOu
z1ji*ejLllD%z`Ssx1RM3e)yrtd&Y7Fk&C;1vZv->eb_Gk<KRc5O$LHfPp=J|nP3;7
z(%!K<kjW=@af3rhuv>f3p`-lr-KsB+E>;y#YAU^QV@LdZy>C}{`5LJ7ah|_8>rvU#
zTT1)dc8F-Ju3RdpxH!je*)#UtlF!b)saz)^(8RyPZR3^4Zhf0>*A;BG{d1uC%FBZ@
zZ*g6o&n6<f`}?D;w|X~h0=)E%YPvh-=1u!`@`mW+yKBA6z3zxbrLPliesg7~vY7Xp
z?3r3D?DM~TU%%^5QF_LsZErW-;Ae@{mD(I~V13w{P5S%e&Ycm+eY5;SmTl-ov9D`d
z<<ut$?pw>Tmh0Guv#(6=y@&~r*6w_hG-*wBm0KTc`X!H96<-ccX_@!`V6_JO59Nr>
z1~Xz<Dh0&j%2@kumZqd$674=37%OUe;ld<s?Hx1Iv+8&lfAXGT$O+^5cDFvE{uFQi
zcZuKL`a3U}<=#lSyeuxEzV4&z?6Qlk-(D#9-#Rlh|Hfi|`^5EoKN_(fUv}%V|G#r`
zKb|iB)_?t9()a)0IA6O=3O40ET>QBx@dV?-OHR#S1Jc*2lwQnR$Li`>{r|PQT-wep
z$v2n^yp}!JpWDAxJA87*Hm+xDYOl|nI3Zz=l=1)IXY1>x-(R&eOgwS!hWA_+8PldJ
z?BWdcOqwDwr8(i-qQ2Hup9?eYGch?;ufNaS6CI%G{9qsBi?3fk->@_+(q!DFci@Yq
z`MR5%*Q|M+Dfn>9^3A6eAI@B3{dk({%JZdiAI|MG5})z%=KufJ+8_QJly7rNi#%{;
za%WE(FXO`PUV6?s8K##u{hZEYkh{M<s&gS%d2^%IR++13mhQHBe&<Lc-%+R4I{CJK
z?&ar-?rR-7a_YjOECs(--BX^{9By)s>c3mUa&<GF*BLxxS-s3AOM>Mx!`9=MuDZpR
zfAVKoyCC%3O!NCflO7+?FWh!0W9i#=VcFo`W5Uig)kihEoCQxw9R5D#uZLpkjMY!3
z__&>zWT<`6Lu0c~$kOA+uFII#FgFWs773nobkV8mhb@s_Cpvz1T&$iSvOtm3s`V%D
z@lz376IH{UmXyA}d$y~iWM{%H6{|bK<^9v_pI<&7sa;TA@WOBH?Sp%~*OXs>*TVd6
zV_D|QFrG63=VOEtJGyx9Z`s|T=kKg>F~GC-y9%Fyb>p`eft+`o?RX-64kcez3b4?4
zbU3Pcf7#2s?9X~l1-x$Uob!O=uyQ+pfZX&YvP#*<{AVO&UtgPUedT9ohvGG_Q1#O+
zrXO!@EM6U3bMol6vcuc+mT+#KW*mIcs%yrrO^Lci+EdcRT&GRDdyF-#`k9EO*)6vo
z$==l9bWN8lcS^6@o|zjs(cj?7oI10&O&@LgO;fG?7B+I*1s9h&s%$mj$lTv`VZ(8`
z?eVr>I>f&VeGU{B{;Aj0(89tkdil-oeZTK*x&P;z=O3n!?PuInHkv(pwd$2-_KDpc
ziUmvNcym5bE;MSC-u7&Ee#GW9>B@H=w|A$@pV@HH?sv{gRi^)MZtXjLYs<@?q6t|a
zFNCMEKAl;(r2kORkri7OE_PE&Sd{yD+uAqkk2q#cWsd!tvSh7sjEDT|$@gs|J8PRh
zZ?ezWvW}<op!bUp`@T)E_cECLbkX$r>MtheTTEv6eN_DK?7u9jTdDmq4{g(z?9puB
zVN(9}Z0OU_lUJ;+1v9b*8Q6$SZp@sknrP}4IpdS%$@32m3;iu<J2Fr9z4-KU?!fcU
z@9o;JcA#|D_H~ydL}XPThl}+b>4;0>d>HdOmFv&k&HsOwhk@EBz8=-rPbCT&ojr1-
zsltEOZW-->wZYE9?EZa0Z|!aL7esF8TvfVgZJ5UF>5rdQ7x{Pvi+#R$I+OK~z#?JJ
zzS~-MS65{mi*Za`<}Y5$*(hYn+`LkGb&#s}?1Rg+S3eP1dO)<#*f(U>rgzIF9&J>1
zyRpf1^_q=A8&7iZoBZbb_lvV>m*}@J@64;8f>bxV1lTX@d$OFv`^d*|-QKyDZU!2e
zK|%sr_G=7`Qybfu{tKK)yE<bb&rM02Dg9!s_fAWcdRVv_aP955EN{ecJZE#P$ycFC
z>$2W_))&8cV5f24h30EMu^*U!{*<v<Ysk*r7<BmHoT7gg+L~5rb2W>$)t*n3khNjx
zUC#8@&QR~jI+^Ro%;fpEU0b`kBSSO6SHif*t8~}YrBUZ?QzGZ|Wo|e+|I9`{S?e1=
zR!)y%YI>pJ=@{<6zw=|eu;=BjH|Lp-N#v^cJzZ>heZw}dZ%vYha+zm8YB{)Stcue$
zxHRR4gp~V|+s8J@?kiuKQoC*GswCB|UNU_P-X_|bJ}mzJE~!|$L8|ZebnktiqP{4r
z`)=7?|Bd^d%6wN_#VMTMj$H0fUU_mO52HcZ#-zxfi_|Mvojgvl`ZRvsH|hMmA9oMe
z%>Fy!!P9i5$mvgAp3hO?*;ey*`nihM&&MA-{HZxt{Z2XH@#Lxp@_Eehk8T^7MTRZP
zcirTnt+&)*j$Xj0E6>hG+sK%^d^tAnRrT+aQK^UDF1O!3+mQ9P|GQncjV>9#UF5y~
z;Gr`cK6m(wFAh#s2tAfln8?J&mmK1Ks$fc|+gFwcX^Ui^a#TE5IyYg)=9aGMQewqy
zQJGWx*>`vv^h@mX>z;E!u2uC`a){UC>wirg9zOMYA++xO#f%=-Ne`G_NV2+mMHufC
zKDBs-x_*;rL)gh?2BTHt2lS45UsLN|SER%>t-;`LOy!BiEF#IGKANwDmghbB(D_Vs
z|9W=zMI}2l%fAa9eDG6lZ!^PWG5I9{zIAS{%U&$nyuQ8|)I?b~BhzxRiwze)caDn7
z(Zr04ox&F#dm6JE8^1qoEjO0nnpSq&_5a}uvmZEhSrk->CVpz)?U3{ITHb?_+nWnI
zjf0LVyEAk0Yzc8|Wnge%@N{tud42ovv^7!rnKN%b*pr+4@6gh`Yu^{Uo!Yha_1v4&
zgarjT?;Pwc>=NAOes_vTrkFq>_ql+~b#vlh`1V;V1veNix!HEu^y?Ri8QULB;^N!?
zhs(=umCM@CW;c2KQri=!XY77(Pv(Z&jAnxhN83a8vRRH9CWjMLSPpG)W7-hBIhXOh
zoNZ#yTpc^Fh}(|Yu1ox<%CxSLPh+^b!DZ5iSV!ro%a4!u-TEyr`(@{e!k4OTjgm?U
zC94E>J}qd~-I2d-E3>qHghRO|-`Yz*XCDj^{dB#FA>h-b9SenmRa#WnXo<2O5z_b^
z>X(-48kXEy^7h6>zIQj<npYp|4xTD+(Nb)3QfOsyP*>_gxBIJ9cIcPyKWrp=<yOB-
zv|q!*F3FC!N0V4xA8lEup1h-tV`kc#nPF=$=_-q^<~;53R4^rUO~lqiVh5j0zL+N+
zb6Z)nN5J8GqQaEq4LM8BdMkh5QU9&!cCe&L=e07?p81svd#l$<&G6CaS=`AKvNfXe
z)H5E|cL5d|Jra`@B;st^Y7ad;ch7C%&DAch60d`f?_xRJ!y>8CbbR*254Qh4C&dRD
zsXUm&S|ofh@RCRB(N(J!i{BP{cxpdWY~`2fE24OMwoaYUHRY<uVM%=+cH`6qYi6>k
z9%Vc$wn!v7Y_pJysKC+$o_UOmbD9d>PV9PcUx?+8_=Sd>-UkhKE&m)ockks>lRhyW
zIc=I*S>|-&S6;$9A&ycFAtAA*+bowg8vSEWEK>QhVcvy<k=~J9JhEzWr=1e=4R~1?
z(!;JLa36~E%xX$}`sDlhnf?o&*-v4Zec{j4<b{792cB`)Vk=SNW;-2L9owxGc3DBN
z?%UV*>l_+({lA+(|KB_#uA?0a-1i)_6E2rLTA*pZafvSbrTvxty<s`4Klo&_U#gjF
zu`?oS|6x;^Kuf-*r5!Jhl(gRVw7$9hVd>t}2OlbYkT7KrR9m#=kA{Skszs%YkA>6^
zg|^?X|GH^-)rKs6<oR0jV5iCw*HDht9a)WMB-+=xUh8yZ%GOYeJ?SbGlc%(}*Hhx8
z@6vNFrA_fOrW?gfeIk5r^VRlEj5{1o8W?Sz{mLXQL3Kul$vU=3wi<WUmaD?S1|4%U
zI@bnyn7v9CEG(RMdEwr#OIdORKR!JjzGmxE@9<mKa;+t`i=R1Yd#T&m9X$8){`p^D
zUt|Rz>v0M&2%9UE*<_<WZ^q{}E+5i`HfL3a<%TkcaZ2{Dab;b~c7;Fq^`h8G!ZsZr
zeP>tg+?sv;R^9*I?R)loWSzWnU+1$(_alC+AHwDrpWABJ+#Xr=`r4J)&P^#T$qOz|
zIpn&si}SOb>93mQ9g525+a<YfSt+i*w^q&abPD6vw;pePpD1kE{Oy?F?aN_xTQ4ap
zi^fUYR*6_t%`820a+CY~iZhBbUzdxrEV$re$}i4baH~n|NW{^rF8u00=RM#~{qjnc
zZH3&NqPQy6Lkzc{m&cy{vvGk7_b=^Kk%rFuH|wqiin@iWyII&AIb57zwM%n*U&FRk
z*{-RF(&t`0&9371^m>MgO?17pz?mT49ojxIC$0aSs{J}`Qz@%!$Fie5U-vz5y10MN
zU8(7ZY^T;-X$jc-;nK=7OU?={TZP`+yXU<uGw|lzvitqMc9mt@%)U?NzdK1#<R;Hq
z4(aPRzkG<26RL~i^4NG`HRt?^51d0|r%vE~6ytg0^sY;%js+?BCSP1&YZw3c@$R5!
z@Aeh9-F2FBeTk>@+Th(X&zfvkap<4xx?!a9?0M(<52epe)Gm4HzW68q>-#6=emwLo
zJKh_9lQ&rH0#Cb!{62+)L7YBIp0^67mVNvBe*J;(i*|NbTAw}f#)<27jpZMunkmdm
zPS?Fz7W;NTn1A-h`Q90qno@pj6Yk+#;<VMGU&bPH$}i5&kNfyiCHmy2`ma?`iwXUA
zWsCBxHqO8!zvtO!v9L@^bMJq0^GBy}hKp?0&x{?q0#UNJ+<7K68OgSO^qpaF$}av3
zt6GggfcF|_BOA6R(cPh4mQh<xbPbdF_R3UewX3hOi78H;Cus0o%eBCu?4XTrgwDE;
zN*PPqPaKqV`;lr}!1r9DH}00yE%Vn4%Q6FYhF@KMcuQFRm8YloE!mT!b90{Nwtutp
z4W~Bmje5{!`g(2ra=mRlbHW2ncnhW&32o)u;ODjGXU#*UyIhRz2`!OF43D3SOq+hU
zX!2Vv&uuR|CATGi4y*oqc&Coq4g2q313bhci^DV)EHaj|xZ-v5{oU2(kCSA7?CJWs
zT|uI&i#zc{Xv)fEKldzJp}zP`?6Q-yS{B@V%=}=M*1h)!yJT-|zum+U$lJU*Vaeg1
zgd`1y%$1oXyjF>htv`}a`A7a+IQ5#H?Zwu)TcW<s^*x#xedv!|<)_FWjSB2<Ew>yv
zxLz#fkpI>E?>}ljBpyBLeOUDI)S?GVizJ(C<oKo*@Y{Vl&y=&_sNVcK?TfLj({^X~
zs|s3K)Lmlz_Qkm0^8ZSfqD#f9H=eeHKijlv6>D<F+AY@v8=f~EP|0xJeb(TF!w<Ra
zlh1!??+Sly6&ro{`|4Gl`yTZlTa>R^?i{gg#r@UIhay~OU)tvUa`|nR$su<Y7tZQj
z8~pZ==i{Gwi_gw8zP-C&Guv#6^YTl3FEu|sJ@f0i*D9Yr%9v!9O=tH^yu@!N^-wcT
z+flOb(4zn?duM@|q-(#VrMd4KJ6QHfpH`I+5a7_|^hv)yC-mx<o&}e0#K+a047wbY
z^YG8lX|nTtcck^&etFIQ_T=&U^mfkMI?1xxr#=2OJ2JCODmuMutA>c#jka%Z^Td5-
zo~g{($ar(@-tMa(X9c_HZ{2j0TTC#ujlci1(DDWC^;L#$UW|gpwcozZ1vj<}WIC9e
zL{lAZDz@x98Mxv{u4l!=vPJr~K1Y^qn%^*E4|}8Y0i}%Ac?Z>9CjHC*F(do$pVOx4
zCkxa=_X&&2yY4cz+R_ok!_T`}=#N>~;RxSP-Zrz=Tv{=`ezW0$3k|A|f`l}3qu#2r
zPt%FZne5)bF)3^3n_JuEm7W<LTP-)`mD^)6mb7K}iY+?RJr)Pe4Bt96SU5ZJxK+$V
zqsOBB{3kVS_=Fp0Pn_v>J}C8K+lQUnx-xdA?*m*K_>u&&)p*@YlbSk>&t=YTzOd-M
zD*Gyy8%{9^pQp*n1>IOtk{jNfplV}mt$dg5%iEK)t}0z=yDc8S?o*}L?)*vL4jbFW
z&&yVq7S4TPInjkP)xhu2n~G@*`Xx4%Nqcx)iaW`u9%CMJ^a97y+nZ{;MYUhKzCLA_
z>F+0NoAvbP&#=pDjX$s2YGkHqXUDnh_(Jy+Qw4K3r++p(B(;09cSQIX{k6Ux+cOr;
zNLiKLc(f#3FDk{IbE%AJg#i2i6}mCo?-q5;7xxkE5vw!MzaIDF^5!c7`CGmpIQTth
zHPcd#jFUOqAK$K#{ys5v$*MU;&*mmBxs>vB1$VODiUkIV-}s(AJ?U_vhvW3)YmwI%
ztg4#*{on5&f_;&GWzwfJZZoQ#+Pl*&YGYj?x5Fup@1Yq>SUMyM1ypOFDo<dzaO_mj
zq^m*fpQo{^>qdkvz5ej{q}8hVPUqf;eT&}um36m9=4nNqcaogBVGqqO-TcUt`OQ6X
z-#mjO5qb{Bc{Y`2*6l1<b$ze@xs%)C@7C)FgsxS0SlV*@#_!K|TWoim-#+svrrY_)
zan*olQrtm(KO9bIe@@VA)G*z~tm<(7(#@60{8vwhypHtV`6QraTg|0;s^>o6WpWHK
z)Hr7<7_sJTX?SefYLC3=O=W9SH=j=wEKKp=eq;Xp>c(kPe_mVfFMfMd_WIKI*BR}3
zzlh4DvlnycW=v19Zg{_R&fYsa^V`3^w7(>#6VVkaoE5w4>&C0A_iwbWFA<)Y_dz&e
zg@~7R$<NouzdwKaloVdK&F1Y%bveOG!<n1czu&}kpSw8R|D>?nVMf0R+MHGy8LD2t
zuY3E=F<!QO#<UN){mJR`r2<r^oLD@4#wwP^^rM9V3oY+X{GO2(<6{{qo3~|wL5Gj0
z-^3#?xvC=eC23k{^7(JbyrQ`Ju1nae8EUf}ZOgI+4lVl-G12&i&X(T>29Hu#Ukg0F
zbb72wrqD#=`3;@IZx1aDof&mRxY=d$!Ie@S?$af?&UKXu^}dX$T6ITR?v-fRu^*Pt
zs@BYY|LSPuK}Nqv3aekbZrEbQS8m#_%flOKJc&`?C$8OFG+@(Zqc<)G15bM#W87J|
zH+|u<M?G&kR_^{7eMsi^CtJQmf%}3wfgv@Qo}K+aXRBLvGP`J><P`x%k=AJ|zdpXT
zrbR9La-u-b-mPnI{LuWz+PWghP278l+YF<}p)*-qXKho+@RzyQ?fgB+x@^gbW%qw6
zpSme`UE^W0f%!4nKKTVZVsd|7xOVXEUd!z><kLDgNpIe4^p@q&X5snnOHzv+B=x^v
z>ku(jof~>T`~JSQvbL3{`b4G$X7A(w?am}Dd2ZFqwUvMWq<@d(o{_CO&B>;E(zHn#
zt*T4klsXiwDsi<Co0HSTCb4r%W@Pz?NE4SC6Z-{bCG#5W?QlDI{*cU)#;oN_cFL{P
z+@!sJ-zmAu7t_t2{W<CKtHMW|$zv6Zm_YJMC3T0(!8#R_KcwkO>=OyUYij;aGiJ8@
zn(al4f6B5+aH@oP7mH-xRk*QcZjEYysog}a2M%i+t@%|$7A7WMeH6Z_F4QpCDW;Ki
zt3kp`u9=c+a}QpRkKBInu&$ZnDXY|!n-|x<UZb4Kq;#rphr!OYKMCEgH|8YRmrq_f
zYwlbR%kCg;XU_nQO<VFbouagPBNF)+HYsi`d!ckn`opUUcNY8cJq|c_ur%xOi>(Vx
zoGx}|h;ctok=$A%pciYkW%EIYQu%#*JC@zyS3Z(a+F81^&Dt<xf$5fIAxHg7k5B4f
zx^gMk*}2=Mtnt+GD>B{lvg=TTQU3Cd9ai-s0?N<5^C}bHPb@qcHYNVTLgs?YQ>M>T
z{qG%h?&kIK*v9v*JEs@CP^_-E6fCrOwS@I!pTvB>d3|&LGdoSX#JqK(s^gUm0j>2~
zpTqKMr^u?;U9}Tz)l3e(m6ntybta(Q>v;bzrHm6+5}YZk%nBOT@BZcWYKqJjUF))g
z6PQvN4mIRty)M{vaK+-pD+e=*<8@-6E&IW_$k;6ZUXFJ7IwcXI-tL1dFD0vNXp<_o
zaDLXXde3_I{{iAQ5zBiIYM1Vj<h{l{>!)LTW=5PrcK)NYpQS?f2C;iiPM!COvBPot
z!~;vXdd?gvOmsc7Lb~tSuFT(jQOtZ>oll2H_#Sk$t|{OTwD#OKx#~V&rYG~YO$I#`
ztqnyCB8nwbENTy0bS>-`ndV;<5<Saf&Ash+etq3__|dJcsWL)VQw^kT1?$+IuSlH^
z>g?>@@HTq8l84!^UtK3pysWtSH2kLFrC<5KF7A~%Qj{N}r0ZY$CA3AiqbFn!uUY=N
zn(F_1`FHv^y-ks^-}BzEyR~y=diL#aZ*?Xg%Hm4@n{d&~Iy9)`WbfAIsu>e+obnS|
zTk`hl^hKRQx4I10tX#S{*toijVO9D(*X10(toPr$%$;>Re|BHkjl0|O?!Qx<{aH+Z
z(`UAz&#c|*LhX67Vn<G0)jqqT)^3BldiUWX59b$aqJH*rbLh@d@(HT=*YS`!S27?%
zq$l=_i^XOg!?){MTy%OPU#+~wd2!)JD~*TQi(4!>(=S>xaG5l)9+XdAuJvdsqp)&Q
z#4mw4i%*q=E}A^&)z%+ri!NUJx|ubKOEus5%aZqpf8I%&uuZRiipY|HIxe*}jd3P&
zH#X1J(%Wd0rN_H;Zc6AqzW?i@KCE0EZu~ss`ZnJ(76}8{KUPvVHuF>o-hE*wHQ!BV
zwPQ<U_h%EP^mQ4VL?tiFw(~4}aj(*$E_GXDz*S{;uH4hh=DM9V7x#1Ic;L3c^WvvF
z{nKvghWj(eNoIJ9>228dHtOaj{(GXF)xmQW))<^!+g5p6Yx3vNMd8_sr#;p^j5_C`
z{2^GSq#;hplBZ><|BU@>xb_M4OyaO`{ouqAcA#N%&)m>I|36*o`+t1>>-@cImrD5h
zEZcC#qVm|)Aa1WuXSuA;x|DFl7&pF{#bCH}=b^`jflF08UOMw6oV--EBwbU;r7y(L
zsZllG#_nv`p8bcKcK5q<>#*+E-BkA0+Cn(@veoSLMAnAit7av(&+(H}|Nqau*w)7H
zRpYL*x%Qb&kDtF>E7W;@*%BR=A0MB8{`*6tNm1^sW2w!Or)z(fakD$P=<X4z30Jdn
zsXVx)JLms9+i$uXPpu4b(OGWjELu^hW116k+s5T#pFvbljKMD}?{nw2EY5g#X~j~8
zQ%0QZR+F3sQfH+fxn*JyTFT|+>%G<eq=$^zg5{;}ZrqgJ>dq&(Vg3G_4Pu>nrx*jc
z_pOt?eS3TK_KkH>#+iv$M=Y2PoB8J|_-x#F$SCMh&Skq(+8^9MPjHT4y|Lw9m;du@
zD=!X~Q%{?;mu}BX*NjM9y>hoOD>MHOn=|KR&2D*}>N?=Ivgd@<)5#oRep{X2_IH(;
z7C4A5Tyg7Vv}fsi&d(ffsv#ZojEZOfFqm@dLy<sRTY#T<Z;Zf15toNoi#S&I`G_p#
zt^4`8+TzK>Z@1OwZ;{$ieqNxJElJ>k{m+kY&8~E(but=@n`E}?|MOpCx_g=Z+GR0G
zuH4TynAwOw`#yQM{D$V={EG_=>JDaHeI#5I7xtm1Q2!@u3hRTyz&i^v{N8uIcRF3j
zVPttV`|6&S_t%wNmI$^pUo_ct{$R~L4wL0V=K@Tsd#-WncFYSBdaS_~?zY?ZL-jZJ
zT81YLVrv$sn<RuD+4$_&-#+;}Y4!h3dmETNFu1m@Gs;yw-u7_Wy68^(&VL7<NPck+
zNLwm2tE=?GwMD6AM^(im1r&E%KD3eac-FnPTGwo)Xr-Ltwkd0JH+uIQPTwFP%dpWP
z`Pt&)XU8Yb*PS+JQj)iL?W;Wx_Iy^G_%-HOl}0?P8}Hf`A9uMQ$(S1<e>V8v`ffG<
zEk;Q{cW+~=bFnyiiFML<IcBbe?>B1SopN6@b6zLI<w>7?EZ5$ZUvR@?d2)+}%gSR~
z@5~$ASCs5{Vb%W2x^vFy;x_)-E_tV&<X_zU|M#?LL(Tus(@m0AOg+o};#Hq~QFO(G
z><**ZU#~AtzVIdL!KPaol^>^mcpR!~`2ML$=#7~QvWD8N$tO*&C@5bnh)S5Fyj~(p
z{nhT9oCS9S=HyCRls-CnBuBA$3!AT@w(e=ZF!^n)8L3%k#T}Em9^`Wi_i-53e!g0y
zt>F51SN6J%KNH?BG??b`s=B%S!3jmq<*m(XZOn(eS-8c&SydkTsj~XbcH7_l0+B*)
zw|6OvO`h;*R-Nd=2BDyh558W#l9KPw<ehgfZp+yWr`K6)!}rhImUx@*_4U2W-`?8I
z-=wyPL3b(Jo*2LIgY0`XI|C+6XKxYkn{uX5+O%ec^@Ay~m47}kdLKHe@oY`hr;BT5
zugcC-aSl4^rM0Y0r^HS6+^>^Q-e1!@_wM)0wPw}t%*!6HEx&c?srK8~>-TN!n#CpN
z^!ogs1hretSJ`*|?X!OKbo#uF$?e~6I$pDOl-z#DJvlghPU-7?NpF|Ba;9;r3h&rk
z`o`?WuP?7$WoInqxKTDQ;My)<^~GkoQJN>cWNs)ZHHHW+^U9L^E@@MuvNR*}gU`(<
z)iYbX{I)g!WSz40ZBje`o9%J2*0-O}*WYmNZ(GD}Gs`lbK7$SE=DQztd9SJc{f(o$
zK-=C^#*(X{hSkthFz%G23G>4PCKYiq)hE51>}I4as5)eI|L1Y(u!0W?*G{HYziQnd
znQBqMX~*7rENl^vhWMeyX$gJ5PM-PMDZuuOqbY3m%?+p5@4b2H<h8R4wiF6(2onA`
zIlnw_`xcjbhvzFh7hgLre{<oUnt69JYB|sMD#mQdou2pYTXwyAx8yH}mjNHQJy}tq
z6~mU`^Yu-rwA<A573@Mk&pPivJhMCXKxM^?gTH5%PpjQ4psKcd_Sdr~6W65a>;9U?
zvR?kyPu_>y3NM#&E1T`J+1u-DTff5BIrv`1mYxk)n&0Ug&N+9=bYcSM<9%AZO4+>+
z+14=IPk*CzsP?Bg_uJdOvk%_WzS}R-xM*?Z%9f7oy9RN8qYo)uII!zz+WFr+PdkHz
zulu-cbewT$$JAIY?XYPR7FEt!>Fj??O|Gv<nNj&^Q}@DdwVJf5tu0qBKY5~36)}TX
zrf!|AV*lbsA)$HBhi<vIY=3ZLy@m9jcdNhF|GWSF&>dw~%PkZ7&P`+OtSmH|@<++T
zNopa76Q60TZktvSQ%<y$vO4>+gTDouKG^eby>$CuZRXTF?Uo&CBA>J#hqP2ZD3D`c
zc<)wu#(Lq7CF>c3?cFSI@@PN0a3t{PhV<|)7q(n8XyKS`oj>pRxm6#gOY}XO{QTU{
zmf2<j%_)0y881(n>{;Mkc~rAqK;*N|9rM<Rw*oU<IB!*2{HT*EEqS%d>Fw%JZ`t?a
zUna1~1omaFiFi?SjP3nL%fh}j$<yPuG@O34Q@3%A%a&^e=`|^Doo;Y>-sv@d^T+UU
z$E$@u!ir|Cjof|EDDlOqJ-v?H-3^8X*JPVpQ<KV;KWesc`|-#mdQ%B!g*nsP3yu;w
z%3l*A)-IbICVj0_?QUh5>zgXJ)=jTY2zpFBcKl)B{(wxsIH{&W(}ib`Hq5sFvif)K
zxivS<3JzF)lPfKsb#czFE&1p7nclc?kU8<!Ns9w^n+21P-<JRXM}1NCqBXI*Lw;R&
zR`j7IH{JSZtlP!)1`<iGKMRxYir%}~KI2D7b@jEF?74H>9*bo=?y%zf;FxK<A#77(
zSEb&Q?-y@od=!u0tS_v)jJZiXJynP&^xU;FDegd(MO>o1s~<f$eeo{C;|an>K~iQ-
z{Reoq3$eJL=->2UZg@_8q3H+dsA5-EzJroaoK=|JRc`CcS50AA{5toU{k@idOg`=<
z>WZ3d>;E*|dZiG(JFRzZ>|UAlDxMNY-8!Ag57!*_c+j(d?++16u8ikB>WX?74<+2F
z{5^x8NoRF*_3<6EUve&3rk}Mb&S~MciYbi!o1A{M2-&G|ux~jbSN|qaVv&QBNiHwL
zuL++nS<mB1FL-@@pKXG(+x+Ze`@byloZ*Tdshn?a&d>hM_w?2jy_MJWwdD?OZeO+1
z!HFaM?lRU}Q&U+poxHjJO%-?HZhh3ctR};M-QN%5`?tu)R!_cn#It7-^BI<j27Hkh
z9v$8^<H(zx?DZl)k6u(=*|&$o_Q*`jQ!`m~rK-9ovF&v8^!>!Yl4Jfe;g&Le_w70&
zqSe0(UPi48o!=t1`|l#fZMN?v4%ID>tvKsz_WiE8u8HBbPuFrcT=8CRIL9sQ<(t>L
z*El$&)J@m^f7R3@!O-`M<A2TGpp~Bv8W@&8da*laQG)o+nJx-S3LEoXFKcAE&401r
z)W=o!FTT}v*w)R{H+g(wVzK*?X#(tR-1F|O%&lG&%QsVLS&>yqTczN^MlqFK1-pGy
zlXpx_*tyU_^wo*Q_ZDwFGHL$#hcnnd3mC_Jcsl(Yhs_<qXA-^{cdVS)C!g3MW0xXu
zt6sU&%H_m^2O)F&-dzb*tm8R!Y{@l~6}GY5=PZBz`RG#Ya#J-tuJc$wbEmLEaLCqM
zk2A!l&za}7R&-9WQpVZ#^<9pxi4#3u=tS<j^Q?Z~k$ZKoWv}U;@Dt?w_HoZn5%b>@
zzU8eh(BQi5`dX>V<!Lgj@YKY{fc#5^->lY%eD_?iP*d>rRdKoGx`$$u=Oozv`f_ZK
z8W;QWP#Zyxc@GvnecrH8Z=>FWI~hk`s)%yd=PNvXuCnoM@UgxvYo@6D5%nyq_|F*h
z+C1o#!pzFU0v%$r3P0;!TmPRy+O)(%afSPxO&2CzF`0Jz#KgmeX5rBXAHKcT74>>2
zdxBY#h{65Y>-V3_n_ahf@9$UI2MqQfs8aeS*|C_bJ;!F&_ov}L%E40?#n1R!z`&o_
zdyGY3?Fs!wM^`7+boo4779-qZ7Mm5SJuUi~>-7wdX%>IO(z6;h7D&AI_iR71#fK$m
zk?TPnE$`K9zBf2JXovis(vTdZlhE+*$M$!cC%l&`YE50)Q&9i<>-1dag)8qLdQo3`
zzh7gAnCH%99l?3Fg|94je-|&mr7FDZ7OV2Dn_r~$Hmwvs7MWC}w7peRXzh{@L9X$h
zl`BJMsP+dQD`GZjIhR!b=kokF>HL2#{rj*yy<o@j9g{9FHLqpZKRtLmlaGF%$HvJA
zCZ_(-3Q=+h5co6ccTjR%*uh_S%PucJool(UgFi{MdVi1|_W{|UmKDaFQ=az4iD>y)
ztVtI7z2f=$OE=b^ue`riv+dc3NgWXeJp2xZ*@~y7<r!?^Cwj**%X^#kXsk|;uR9x8
zmAfq0uH;IZZbY83{lBJ3lHETnuiq+v_e#jEj=BH5_}fChriQmH#V2<K=_k3&X<e)_
zb<;iHtG8~mdHZ^*3-6vHBoq-YbZx@!Z{PR-oMoDQZK`ecw>y5>M<@S(Wy#9QYWYjX
zJ~^ac&bBNiHC1$uMWNE)`TLElzr8vA?EL)tgZBHs@BjMy`=XtzqkH+9_*$~s547D~
zB0e?4nE8rQg=^rG48}udNAKQ9nOVVgG3%g6v7<uQcjnW_1*U!oe>kbBM26*Rvcivo
zq{4FMVxNWDe+y52Yin4(>S&g$>(Z^6x6gfhdna{e<VzcN9)Zuh9cO5qe|cf2?nTqn
zYuTl?o(UH0-4qzw75X(W>*6)n3q>oQ1+>Q;J(*IOlDg<6qq4@Vw5PZ7Ef-`s`8b*u
zN?j}vmA6ehlp(Xj!TOTdj0KC>pVjY^SiAF>@Vp~;Bs9K<IU3Gm4OF&{35YTHSYzEN
zyn4|a3$^OKvdT^>ti81-rg+XX*_{17&)%nLAItiZ_jfL4?@AH!ELhX<(_8t`&Z2Kw
zw)wk$*!+I;nyLHk&C6oCzh?cM_+pBH=Zw^y=KTI_x9y88=BFFmUu*pTQ%aj}pH$-t
zfn6Cb8D+D}$`U?0y}qz*`_iVzdAD}*_ihyAR%Si;xvjtO?yIXOIufj-YVN!&`}D)}
zTKWNp*VZK(*95AA?k3q5`pMfgxgPwr=HajEce^gX+MxC7WLjwLuPmDnzl)1KldMwN
z`{h2>cBJ$!^P8g2#JwV0Ut4XX_rDocYg8k{Obt9N53n9hQLwpvr*gf0{C{p+#+t)3
zR?Wzt9~hkb^HOR=X!RPV=c)f59{%>c|K8%q7v3j6Q!LZt;r}NVU=<PXBEIF2oYUI8
zyC3>Y?*47(k39B{=MQV>wmRuUT$-|dPgk<+IP^H>Y0=y{pSK!ZZ4!20!5@-Xc))v=
z#>yb}SE^bUoVL6_&ie3O@8-%1fmvUB!{c)6E54LpaGUT~^z;jN`(3w>FEv)>v6_D<
z{^W&(o0<uF#}+TyoguN+r2K8APV3io3w(~uynfXtgL6XHn~4fK%#PVXNg)k>OmWPG
z6;pn{E_W6A$QK~f6FO~6i)?ag6wi#;KTTRbKYBjPcvb%u2KS30rkXeN1dlwC+mv`A
zHzrCue3MWn>x~Uny<3k-P5i2t9d|K{@yuM)#NzhDXI6J)tX`|P@mT(~h}(;bvM00r
z&A*+x`~IH;zrL$~XOa`xU)bIHRGcqAa)&{{k&fr}`Rh4_?>W9Gl44%3zyD9sncwgC
z*WbNceqZ+1s?gPsU4EDx+F@KF>nzb4U;TFL`?!jSt%rA1P1t9ce{WCb&Ye4B`Q`2I
zl>PehvcBT;S@Zn5zhAHC*F9)tmt(2R+V_6nZ?}ElZe<&vyVJfdJDN|<=0;yaL(2i-
z{r~^h>z|RWJNj?)RRb2$vP<5_HjDp%Xv<k=8NcD;4zG=mla>ffI%E28MM@*z+75Tu
zUrPf{Tz;{zzA2}|fjh#T`})h@1(qNEwJm4)Uvg8opPJRAcx=wxiJi-KPswV?HPl@^
zC7AUN<6$=csh@pbUhitXKXv<bjb<t9PPSE6kG~4+<tq@L<zpgnSp31qix!XdcE8H9
zF3`AcRk;7EcKD5Xdk)`WzC6EqiONhiiE;tIbGp*u)j`2R7XlQvMeI?%a%_(IDKX)z
ziV=%GL@4saJ8|{SV^(8iuz1_<f6nr!)TM%b*ODJCFHE@gd`YESBJ=z9Pdu6LR;|3}
zbL9{pSJ=rw-Qz3Lor?5Tl~?8*p4XgOcJXO><aWouZ!bQNUvkjJ%xSts*|U|r&sRKt
zp!=ZeS$Ag)+q*kAR$Mx0YL@uOb=#9}R+%>n)i0;+FD}TOYu+*G)Re*<KX<KO>uk1@
zg(Ju@B-c76;@+{f(>V2Hc$8P`YCeCLrfvRi<J#)-oA&oA?&~g_|M!ty)_Ikv_4k-_
z|NhE<)5NL#W-tFeg^Qh6$`%MdbzYgWR%!Mkq0KpWW&|3%Gm74v#kzFP{%u!Rcg$X|
zd-UcHaVO>A8O5^I5s!Ve)a*{2>gLihvODT$IA6u&knwsqoe3IimY!a}<I36{U#^s_
zTFid)kbj!66_*KvZI<=DU$5gEKQV26p{k<#Wobo+X4j^}4VPSI`<kk5t2~<SCvSUe
z+3l{ol_r*!No#k1+4$%2)@}Cs;s+x#63=L^S=nNn-22Np|LK><s#@w=D)$}*E4>W$
zmSaiozI^!R^iM^r<`o@bO>a>&k@gd1Diz$t?JRaSj7ik2HSMD5D}nFlN)ngn#A>QU
zt}R~k;)S4>{)I0rjo<6*fAT~`yUu$Ncj`yj1t*PZWy+h}c1>rI7B_IVOWybI5p(C3
z1MYv~<0@Xg>ptq;ou6pu_(NsN@`tIS65T>O4{g*7v2#c@2$^Nd=N;gYxL^t6{ikeA
ztN&~<tiSl@$wcRxm{-<oG8UDsy)}U?IDNkUk2_VRFP~h?vN$C_i~D}Mz<+LitrKDk
zC+`1pOgjJ0hP=DG5@oH+?tDLI{XXWncJcXnws&`xz1{Wui@&_@^K*0kOI}`5egEtA
z`g&=$cRnAcMdwvMzL`GXSLN}}SKn^u*Qfsf_jmnEJC~PV^KWl^yTV<r^2zq|w%_m6
z=bGK;F6MVCz8Zg?qs1dcOq0piDbQGnO>k|FrM}S-H)r;DI-<$q=ck)#x9J}eQh8Vt
zcSgo7o`2#>Gn@O5yiLo#pO@b#x&Oy%cV!t3d!}nq>8HciY{|T=cKcGk+06~bzoM)B
zs$XB;J$>)zhwUyx4Xw_16fN49EM0Sd$HhsLgF13L7y8CXZ+Mh&TJ@K+(2FhS+<dub
zh;Q%~mHJzqzyIxoV{IQwGh_wqlX;y_2P}2}p}Wjbx!IBJDzn$b#&BPqV&j*WwdBMK
z#Jstc`ljDovB0^HpF90~i*%Y!jD@1DY+7_m;YmXQyBo>1oQ3<B>xk<{MxCyb(5R8t
zp32<5ZJ9;JM+3`ccZ3=YnfaJ?54<oeRZgC~=61(t%L>zJSGQ@a*}c9m<Cn3hhEFEq
z*{XAHMH5zidQkZ2^!GQ`N#QYN+&)36;u_}M%=wCce5aa=>-@XrH}z^jl-P6Goh*;f
z%X79kMWm`uh_Kiou3fIQ;>^CAo2(sH<h<Ir*kw`1{h7(SJ~nM%!&V>Gl{UXAExOZe
zi+XALjF6b(nQP;`!&O>dtq5Gaa>owYgBMvu*gmIC61}6u!Z`olK5HLm)%na`(M%If
zT~*Z+ml^0hYnie2q(j)|8R63ViobN;x40rCIQc<wTUWvX*L5$CxdeX`e;XJgdSI*S
zlOtyq*m8Pj7<5+7JG4o_e3J2|8GpN%9DkE8zn9lVI7L{!Z^ND3>b2?1^Hg34OyfwN
zd|~gCRoXcRk8`itvFyy+{mQOCzgf>&vj6{OVTbI{E%G6Mr8RZlF#mO#t>yhjod5r+
zxVlf@zn!bzJcrSLuFcVZU+&Cjx+byZ(!N@@&ugCjc2KZLe!WPe$i1gRLUL()zf4)T
zc5BL_OVfmQo9v!kTVQkkWtIt#;M{qdEa#@JVKF`M@$>PRr9IW(HCkeHvt^WCOK7`1
zce&QIPs{gSrr(xhr{7B2g{Pd``~A;_U1e{1Y*+pZNVg6v>AJVOJTmc~oX%sjDaT)A
zvtPWD{ixyB1Cz4{{JD(z+Fn+d>7CC_yK8%$NobmaQ0_L4Ws{U=*K5Z}88%*Z{&3_$
z@tRek&)z-x_BQ>~wfe8Di|<XIFkwPqSlG0gvu0IsyuF+7=FhCCig!Do8%24~HA+2I
zQ@1E~*1<dG%a<=d{`b#w`}rnSUtX-Q`ufT=<M+3>d*|1DI{EwJqx@a3*X^DsZ<KOk
z>n{KOb$^3A+y1Q2d?VE#cb~gB|A3Cj=D-t^<}B*Uy6AZETZh}8GM@i=VG>i0?_YUb
zW0$QDXX4p5tErY7J7+9#T{m??z*Cor!YphTJ3sFKaOd!}@UG^~6AlGSp4^uE+pk~6
zvS!TzHlA1PErH4Gd~zGiBsH(ZN@jE0{qJev&D<ii%;cMd#hGh)G0u)_#FPwwO)iYe
zV*mCuiepy2aLaN7vw82DJU5=dlpey<6My24@)Q0<!S>G^<<_m6@q}d)W2nEHuIa?K
zE3MboNAoL5Z2S4=bmA97mw7%jOayuNU!11@|CHp^MGY-`yJj_4Jo7BLUAo*aqO7V~
z#Bxi?ywyLRNiT~(K0`|5;O)z4=Pw=PPngRk+WlmKl}_X4kiwUjwrst&s&($nknHjp
z`;%gMnHyho&b__Q`g)pvOq%WwwwA-MoecdP(>{d!E;+Y5tkd+8%d}Ld2%P}8)}u{V
zyE$7X7%WkWnON8~&o9b3k=OJ}_`<tI(zzn$7bbD8vzoq4Q-$w_d$AqECM6-RG!^xm
z+V$0~p*bw`?c1|ilQRr!J#7~`9rC-eEo+O<Tnj!md#)MnQBPNg7fZHFYet1dbo_4?
z5-@sg@pZwIyv`M`!!?>So1O`E9^5U}_~}^o`VX>O+}Clt{q9woy=~JomP1p61T7?Y
zGMljdQ2N~eUd!c*szHzI<gmC_p=(PHRL@n}u(WEE$7?O^oErxmIh2kbF~7jt^CA3?
z_ST5{)#19E_4h}l>@JseGLYZA{r(T>hu`E4*NbT@zju;6=x_7edRAh6R=nPyTh+XO
zzAU%jbl>LB3|X6sBZ>#b7O}nib@c8vHS4Qkx{=D0E*~ngKNYfERcM{ZN}gkD{ysMm
zIJ0t-;2HtNg$Dxzw9@@2&dK++I{z&1R`OR4<Gr))XoYI%cyV0km>2S5`8TJt_lz|e
z!uuA_I{dixOUP4`DSt(n*G+VCWM7rGs^XQ)tKW+Io?p-~xXGR!ChRmjbvd8djXvg`
zWvsu;*Q~g)toL=sZL_%_HfmLeHog%`%QMwza^K>9WJcHOm0|loB~Mx0$b4XD5ckJF
zK}%d#YqbkXPd>Bjuxt}Y`fvUH>vp|b#b43#&nW&Fv-0)-Ul#e4Mm;b$HYrSh6QewN
z<>q_u@9*DVr=leCWwOo-Vadtr{@2!X|E!)~cagioSNzW7|3CEq`j`BZ-=E}htD$uB
zR{?Q$XLkRywXNZ&-b^oJ@OAJ>$Pt)4y*)uVwd|K;d-ltUg(W`^w$7Rp=op)Ew~_Z7
zQ@DYYtkYH9@Z-x)Jqmh#Z!h~STgjO#Z@MI<9Dd=s*X?uOlX>0y{@t28`&3Bib*aSf
ziX7sVug<?UKOm+Tl@q-^=c^E-l!Nl)kT+j8G&)~AqgE^-5G2#U#;1O5SzD@Y_4kb%
zlhto-;nsg388jm^m~GvRsaM+`wngQ=W84xFA^o}kk@42&+RW~0Ecb5tJ51S7aZu;s
zmED3m%71F_w49uF*Xrc1vMlaCnWk;m1S?WD%AU8+$!;iBD2;b^j4nE|$Rh9n_j8TM
zlTNN;5xD9*-AYPQEIs=BN%ad!mB+i+Dn~9%lo3!Bs@%5Wfx)v^6BSyXvo_yeHreoo
zl`-=fi^dJM3HoP}4SiB2j|a-DxE3FIIc>67|6{AmlDoI)_{r}#Hsf_U=NI?<%j-Px
zeu;$1Y-zX8PVd>|`MB+ttnoVKo2u??Lem{JGdefD3Gt7;d9=yEE_%})yZ<HoY(0#-
zm(Tlc94u-k{pRD{Ckqa1l**oOP&>kNL#O*;b(fxCmcf&z!f6+^7=5H>aNgkNd-i*I
z$_6co;)@$=wm2E&UsS5!!MXVQ`#(?Xtxhzlxol5bz$a_qXBi#((`ZISt>B6|mv;#j
zm7NY^J=Q0CQhlS=>B?Xu(~_>vi}PI+w}`FTKQA`Adg=K?f8BEezOS?UUzHKkddR7<
zGW2E8hhtx_$7kx>|8KG_IDh_aIRE{2hQJ$IVau<HW_yUuR4{QZ(|qnIuwqk>YQ$*^
z?uQZlx9U0FB3mqFcMCiFyJ=(x7Jb?gTYTBKXO_5Bs0EX^X}#T?pHdc9pB;ak@H&_0
zs-gLMQJc!DVEv3|7mwE``~Um*eTsO+vFB@#I{jQ`|2|;N4$m_44be)1PE7$?k=pMU
z`gClZRd-@m_@%_jMwfobMLWgT$}?3T{$*^g`k->LK+A;dbH)1)EI-CyzQc*hMOn7J
zjN^DlhQN#ZZ(n7@9Nv7fuM=E)`eEC{112J$S6LLw3aK-h`OmUWx~{sB+0;O?l<g63
z`V8NU4^1us@BTPw?Tf0|Wb(^RP-kI9(G)XA!590^y0m>r^-qZ0==Cr&bIKy$4ao_&
z3T38bP7(Q$a&NgnrNit{=AIy#DIZ%rmKA(p<CA(JD3ny<{6cnD($7x~-xLy^EMi4&
zeLKc`<RY^e*QG$uYgw6kJRb#iWPR7mwS2r_drf?4s8NT4<+S<!Eay}nmH6LSc2-(3
zNkZbf_*@OAX!p+nnc*$-l4i07w=Vd)`r}rMZHpRaUAVC6*0Tu$!uh-He&71VCwW3L
zdjs$NJhdhTfp*<L)|z&=`UKMF_SrA+VrOT($q~$dXs5czLdoNE=cLNs4nCfISMK)K
z)`&N8wK_{nt&%m{0vS&#_?XzKPEeVYT6K?g`psoa<8R2z{WNtw<MsAVvHS0T9f{%7
z#2+Oa{QmX&s!FfycAH0kfAh=cpSS%jaZSpi)<dZ?>Oert#8rh|am~NJs;B*9_;_mJ
zHLunKulz2|TF<WgEi9s+vG$A?|Adyd2TM3B&7PIr=9699p|a!Q;kH|kTH^y&|BKOH
zptnoOaoyg3ZqlYn9J~g%7%CYVH$J;noz@j9!oN0<)!4Rur}^#D>9L8|W9p_(-DEfM
z%C!EzzH;uTE7Rv~^H{K4D{JTeZ3Ro8ii>=xowM-F{mbueGC$Q?&{U8u!Tscv&?3)O
z5_5L-utwir<7c6_@@I2M>00@PlbVkGz8T|`wQ#d^-matHo;`c`<E`hSkO{V5E?l+<
z60})!H)>V2R?_RA`}cQ!U6`h~a9X=i!SNpXD36q;+CLAY&waSQF4B`DC;Rq}+_kbx
z?zF9l;W6XUb_@&B`BCb@8P=e5W<f98xhNTfs8mTogCiTly<e{tt`E1BX;D98#ASc_
zjpciWg?F4;LM%;AA2IQNv1DGr(MOYnHJCZ3{|b87=o;g7M5wyx;TFMdsoDj?%@t3~
z_m`^jE}8W8NaLxAF6$nCsBMU5y}f>3Mbr04Z?)O;TAsRZp6Z!wz4O7UXMb88|1Sz$
z-`n4M;mp=m5i4ie9(oiS;J-I`BI`N+3vn~_ZCsdmye)(FIM}ol2EY5cf8EZ{3;xIN
z*(d%?Z->)GBcsovwF{aTPFKm@yv2%diIm^znKuu)Rkc@V#xGw#@!0CcOQWPO1>E%B
zr{3VEW|@|MSkvjoqXe}SiDOHD?|t&~I~#k#*{csO%l~_9yTo>f`uC8v{Z<mOBHvRZ
z9vsuU<x*-V@nX`^_(f0WEDHA1X*al2_TKtIfGbCnveelXtZFl>HSV92G@IjWC_Y($
zm#=O8E#s`(<y}>VA2YulUDVnm{H!A~jz9F<qFIkVg~mrRRqW$izoEFa=U3TfD{s|@
zo(6n>j&Ch8JR9KksB2~hb4asFfBL*zo?)8z-y1KOUc397^o)Wn+4frvw5PRh<z2@0
zB#F!Is*vtw#$_`eUvupC$+~7M;~O54s@%GL(X4NgsR#Xb7an_iBt~B0%lbQ$IGc4?
z^Dfj??Ami}{(Dhz*@NtY+{|3;ukBKc)BfGeI`z#`C5->uy`Aq_!{*F)_fS~*$Y&AT
z3-76_{?po`f@CTgcsE)sRqa^Ho_zjX&1|*1S8CM1TzIzj@w}(szFEJ&8SsapaEgqC
zO_|Q?sASF~8@T&kUVPYc)_#kSy3}jOrzb_V!*BLpu21;AVU?Dam+Y@!Zzg|l*sk}j
z;#-GD2BZ4UM_X-c<=KM#9al|OKfTtJX;bLxkQppJ%vKGvbei_Y?#=GzmA908zH3c#
zoPnkO#WQv%g#=g@%5eR3I`ZP`nx%Ztj&nH*i`-xeUzeYmZ#j2Y#N(A&)^2R+=l6MT
zD}P?M&(A}9n*V&plVRL*!V0;(o1~1-T8TSMJnNwTaK_R&yIJ+C?bpv(tgu$>mYY^j
z#Q$^FB{#GZ{*~V;ntb-p<@idYI@xo*Jpu=nHA}8?sj1lsu`ZYv@iT2wZ<j!Y*VpOi
z7fCLhB%z$mpe^WL#Hz~nL?&)~UhiA=MXP+{uT-6L=I99uj9b`Z=O=4_GH=)4_Ohc#
zr%x`8$yN6gi#)i{=J(g;^8wy$9(~0YRd+;gZ!2!UTlSdu+wte~OI=;2eNpbW%edO=
zE_mbljZc>O%$mn;Ej$$TLZ`7*yk>E+f0KyII)}KaPbO@5%>2D}MP1LPTGpqpbgmWp
zUEN{ZW4da(QR}I9o>jNB|Cw-E<z!f#zT;|r|KZoY2IZEjf@=lz)0RkBNpsX%KF+w<
z*w}08rJU3(Vty_%#aWQ;&(|N(ty>&;Hcj8VUcEi+e!72Rp1_s}1sAE-;B~XE<sVcO
zQEy60;w)VAz+mOZjV#R8?{6(R^F$-_t_No%Z()Y-Sr=6eP8D0tsnypmhx{;_ZC=iI
zZetQ3qiT!gncgGQw6m7C7;IxRQr6%7BWw2en=!|=rmj69l5=80qDq8@Wyd8}nF!NU
z0fDQzT(u8~u<=V~%|G}1#PNAvH*R%&c4Mx0m@((VS?g`aWqC^0tfn5fwuMZMn3G~%
z{QXAD$7Eg6(~lP4{H&v_ec5Ouhe+Rz-S-u$pDx{B@w3_Q?yks~!bV<MvkQI=&ee7d
z+*<8h3Ya*r?GZY#XZiF<=}qPGf6gA>$G>UPmAi4%Ca+ORe7Gy(w<!CXFhBJb8Ff{Q
zcrzUim2G8L{4`lW@=E`&kH7h3H#YrIir~AS>VJN2f#lZcj{Y{zH8FdeT2`6*6<syx
zHEUtG#yH)i=s|SwW7p%GdxUrkU7Dwaw%u5J{rm?FZqb(0+J9seMKfQAuTk>Ux%qDY
z_dFw0dG`&$@5CKfetmU2Ti|?SBGYHr1(9ZpZ)&PJzUA`voAx2!OMildikiX+$I{j>
zU9A`AXjyR`yLsx{+vD4tuCB1=D#&0do7|=N_KK;8gh~y&Jab=)#O?&~%==p%!r$H!
zI_h$8m-o88cRP1CFvaHYHNSo=P_N>hb$-;nd(C1}!g<@z?Kpg|`hD(;j$dvrsdxWt
zYgt@t5i<KFR<gN$WAl{H<&Rz%s_dJ(d+E*pcLKj1cb9jL<lNk?x37(3_Pw&uGWP24
z`Rk2}|1s<~bud?K;dyr}D8V>y=e1`wTN=I|W@45XtXb0YSVU*)LCcdG#-h{C?0SE5
zqxY=7yA_Xf<1%tC>R9;|&OIe~;{D<2Ym?72Zp(Nob=o?r=M&SvUIEJzpVuv_$Bdu8
zj@p*9)OSzHqQ4(+E>Czfr&!F>=GVX9av#k4_W%6)ciZ|Uw<dXfTiq~EXyc<NdvYJ8
zOZ*N!zcb)QTC%e8(|HRoo#?#HpLe9meU0m3^DK+mK~+i;v$<|}{wUGibXNI@$O8p=
zt_#TuYdW9Lul@U4lw(EI|6jBIKVJS-MPlU*eszBK{xjDa!t~VimYo&*X)D7ep!{e)
z@4F*HCzPa`-+G_=9Ly<t=;qNIPfNaVi0)hPn_Kw(gqzp5x~bZARCb(PeSG<?c`HRF
z;-vl+*}AC3M6qv|TBf#qu}tFLcAjs7nsYXa)x_@D+8>s-=+*fJtXB=^i+WFw^8A?i
z`u^hGzOyWju}#`z!ge<J;Y{i4>)jV{+?leh@j-&#5!cA`d3)bXwv_)E(DWkV#Z=L)
zE>BW!w#(P1+}3Q=I=-MpV&?i@i-@D~p<5?$26oMGSsZ2X>F(~A^0Pb+1+s?9T1TdZ
z_38eb(tO4=YX6fIrNmudm&|{uX%IPQeS}by^$(%%$!{ZWm(48vcB6lNDvyv28}q>|
z#a&7=+%Bw#L$YJ8f0XXjpIWl4>r<3b;Q{-u=sr(A^+?T2L6;7%@S2gq%6=`<(Q#vJ
z$;qi}!e#CsV(b#OR5qTwCUnxA18;&kN_)Dw4X#Az@3>WG@HcCBhDWsYZRNvxdw&@{
z+FsB5#)wBv&P&BrUB_TU!nd~ypL^5yy}Pa8r6ikZ__uHO+o$1iC5d64fm@^&<yI|{
z?b5VR-Iy0Rr9Ggk-onY!So?NSQPgD->%+2>1%L3mq!g+w30?fqZ|5Vn)#{DfD$_IM
z@)VXUFG*|VD4V!KDg4W2N$c#zRz|lb7i@V@)zZG@N|M3bd3Sd?H=o*&w`Fg%S@8bW
z8O3W>{Q0xktY1y?^S$2<hTW2;H}Blsob#`#|72a<<1XjS!q(hdI~Y$FPPEQ3&%c*4
zeXjYPQynk$>>@foIeI*p;<>Hprcv~llU~`a_noJ$+O+?w`wlC!tG6C=@7h?uZLjHP
z-`|IY`JF$vI5*vP4}OyK=f~$Y<<h&7U9aAbn{%(dFzXZ-XIk&=t?xMsJB%NhKj^<c
zsr_fxe}6G?=i9M`i>60qT5hcouy}c;Fmr+2ex=BijeK%f4o|wU=Df7+p-IBRmYW;x
z)mNUJKWS!Wef{g$Xt(`$c7C3I<IvI5xrV%HSMm=o)Vt;-Rl)t7f9jmYod?_xI<Nc0
zGi$@<ZyAr@nG4E#ugF@X*Aj51<#zVw5b6EXn49aL=@hqz?LY19b*BCgm+}^!7b+DM
z3{#pj4AypdPFJ^|v%zue(rmG3Wmbm+`sTP5#+n7&io||)D86zscuA8%oUBRa_rA)-
z4_BFOKg7-bt)6f4sRwU9NuHnl>9$h3fR8he-?RBD%^hyMyt7ug3m#=Jx)I{wbE-k+
z&ieKc)7_uCx-(xCGWpD{n<r4DY|h>O+SDV#As}8SGV!|5?bxuIGe)<|j-1Kc&^llD
zlSG}VPC|=KjFYm&oT?eB%=_Ognh~+tq;$r1373NxomHm02!0HB(kb!kfQZvdTh|31
zGp<|`X*?LTJB>f{!`_^mmvVbHPyDpsKyA&WXK7NUhYvgn;oj19*=mvR<BsH?6?Qyw
zz5$N~ntM`WA89U`JmpGCEqnj=*ZD6Wx^9lEDOF>ac&-^AIBgMMg$k#6;n~7%>95PQ
zZ7L7lt0-PJaY^F!_}aB|?Nhm~YJDyg*{-@y)`OSl&(ZyhCoU5G{>J*oB#)-3Z7GdQ
zgC99c#iynU{<YV1KKOc1pz@p5`r;FLbsjcu?yr0i>MW7KJ9~HPX|Xj+oV*p@?P=^-
z<a}jzpzUPF=Bk^I)=$5cDju7*{f-qgqX^rQ4UF|}h993)=U&_WUZJCMqxmYv#q~!P
ztljmpUnICPlGDdjv)^B7a#&v!%OTgv%bRT7liu<urpYF9?4Mw)-`f-8XxJq)X_|(q
z3-6{@@6`t)eAjaI2CB2S$;<gZQ~7#7e0@~sH?JTmp6!h4xlyxqlAcR{@SSpa&-G$k
z&oq|=)x?D>{`qpTzIs&1*Tx*JS$uo-WT*J;_sr&QYcE_A-*t3pQZG|+?XQb6uV#JU
zy7BO?n_{21rfiGn`y<Q}e5XBid*R_U>8X>G%;#J_ylri))85}-Egq@gQhTMtD(kzc
z!YO|G8?6m9rkL!m{I&I4KYs>;@a2T+m0Gtp=T6!xX>jn_`F|54wK98_*d-jke(ztm
z?f2>C0XiD~y{UID9lGPR=<PoF{|Dl#9>=yDZO^&)?BOx{z0c!rZ>U<Y?ND@Y-<N+f
zMP6c6m9IJGt<{U)z{uS@waxE8gZ(9o=a$U}UG{4ncV@jT;(eU+!J5S~oMldylY&Y=
z|2Zn=94WZ>U(H909URZ6{eF<M_=ZddPqg36PKJp;L(~6%Umxc1=AnJv-J;K5rY+7;
zJ9NeQiffy&n%bgX;m6z$H)zz}GOd_V!oeqcbI+|k0hWFq5l%ZkPd<^Yd2c!YdYgZ@
z0+%lL7Tfdb_DMO;f(3he-?F>g1v>qVc&B?H=%Vq%2g|w?1Y(3vm0LzzBuH?_1Z*|1
z`7=R7N>podntaRU-VZgE4_5AzcsbD~YYMM>LHgvD_Jl=7v#eDfRIE{+sMfXPW!EY$
zp~#k*-GM^$j=#V9VBrS_30+mTifIK=YHwKXE_8Oky)SwD^+kcUGd+$;8ssJlENAW7
zq7o?(=znrH1N1C_j}8)C=ch~v)Y;n+*VJR}nYPfE)9XRP1~tVsvxPkN*h&UW{=~SX
z)vYbG`Da?xdq?I1tET36_6hlWOuLzV=N5f<Zt>`-a>6Aowxu4jk*1-4Z1WEkOq<Q3
zsAO4|bMK_ilpLYNnYlrkB5{vnCrJquu)6o(`mm7s?W^o{%KxJN`f8dS<4B(z{^7Xm
z{OI@xvR8NZE3YvYQrqxzg3OGG-zMMA-{@~Y(^YWmy>(BuqfKpXPfuHTmrG0f!s_L7
z-LIZYc{OW^VoIIC->_%;Yosdre(yE^{Qiez)Mj<Yxh_&AmosDLswNgPRj>SdL3>VZ
z=95{U&&@s%Gh<eUl0)m8{TY+=H!NGH@nNUTn?qewr!0Hb7Fe^tucVr@|H&7Z>K}q$
zlE&s8e7{y~jNEL$jZgOAkIO|HPAy<<@fQ6p>=pYr%wTaA*Kt=y*>k^3=Jm>0H@=!A
z7{(^NR*U(Nhu4#XUy57}%nuxptN*}gQa43t-rBzcfv-jG{(3Bbd(HN^ZE<gJ2{s0w
zvYq|r(Y;&&i#f_C7V)VbdVG22r)^D6x8wWtnNuC^_BbsL-k2x#R*Q+}oA9=Xi!!<L
zdw;qm+?%se`G+gt)AyUBm*3Aj-neZ^i)*oh!@;++mv*n!7EH~W{^RoeKS$<Oy;?7J
z{>SX*tBV^-A0JrNo^9mFCD@`Rt7~(nBp_^tv)IBp{rAcz=iV;3@!h?83D*j%_gzIn
z*LJMQU1G?^wdKrPA%Pj&Yj)16WRGKC$-aMSZuU2qDgB>qW>}Q#*k!rOzP+;Zb94H-
z-}!%eW?2+2GxC|*u_XP>48zBvo5GF@K96&`_Ud!L{l6d07ks%TSLSM@xpf3SSUQR2
z=FOWw)Bn{zQ{VVj+A~h7;CAlzy`R4C|Noa=fB&CP{0%c^mBuIC@4j^D64&v5`SZ&A
zWVYwuw>$LA`u**V$?p2sw7Y^hr2AwnFU|UJ%Ek8c8QZVHOL>?1&E552{(bAupmj^v
z52QTN;hOsG1lwxA7QR^-3=?~exsGf2T>5`9&-3uKwxv8*-S`%132V(cCp_cG35$w9
z&pSnCb<Qcj&?>xfm-1Yl)egZ+dZpP9&g~RZxMSNiVQ+v*dlZM~QkGW*3yh3rtm0d%
z^sMzD_y1-O!|kEVZMl?IyA}uR6_YJH&UG<EBv-NKyGX^J1oo?YIT$~$WjHpW*yoS)
zt({^459b+nel#c%TxaC}QTsrO=)r|+Z%m&3T=eIc-P(ULdcEX=SR5>(cE4I{l05Z<
zVyxnF$$As9*83;7OkH-1hv%x&!Hxrh`}EjU!bG)X8m6xk4O#j`<!G7zOW_pmFujG}
zpKaatDq-JmA*G8^(M>bCSFN5?Au6i+Lw8cf0)fme54QP6U$Yi_&%^h6ai7mAgDt-g
z8!)nYL?$2lP!Xovw>^LVU61E;wyt5Gr6oCS;*zDWtE)K8*FM{Dt!d`<g9k1>jY;`z
zKil}U<l|{`t$&(lpOs=W4ZJHfE5LnuzS-L6@3(K^YSA=qSCH6Ub+d{?<;?GCx8FGw
zcpsj2;PLM_3;*Z_o^pOrx7O$cliLT6ADVqpug`w^WqZYM-9)7_F6XaHjK8@jwpCr7
zxcnlMGoM>__}+z9oVM3uEO{SBEM0Xg!o%def8CE{9l8Hq*$a3M>-x5eUAyqZT1b7_
z@4y?krDp6;kp0OkBDpP%_vl86{u9v(6KbqKY`whyx7hBjFFNCUV%Nl;J0s#+adb(f
zV<P7vqhmrsFNM!YcH1ReZsP0xk<;>Vx})>jAdQ?h(TiKF)3w`Y^1r)zO?GbQn$TQL
zJ5}EKJ2hiAmd-Xa`*Wvo+N6nWHR379`@|nTR&WuQdUZEn<GB#eoWFlxbL-y<ogSa$
z7_oo;nJV$svoE(C@LvA+{>NnY4L%Fy7tA@#@i9uLsqg07g=!+4Gq%gee07=X#Jp`?
zVUudnwubmE|JSrjeF!NG`}Z@nci9r-1B)Y+o761Y6I&#NcNA8!|NHss|J?iD-rmB~
zb)(JNB)%3ImP>q;NV*}uQokk6{@=&`_yEtQ>i2ugR|?H|x99V@{U6`=|DW&n{XsLo
zU1N~uoNrgV_4oaF93Ed=%Eq(D=PAdI`c8@8Gv9ywolv)a*^z^;nwpyH=V>N39Juji
z^ZdU$QA>H}RlQotelDi|+4Jv*?l>P@$SSDuG@_t8d&3;2rT4c7oV$FODY0sy$9)Gg
z?f&cHe%W)i&T3DM-Fnrv<lcdq=Wj%NwEWMsKPqdnwsh)|7fuqKEelN-E?u#V+wo4E
zT1aG@qE!N4Is>og;ZN@uEiL4}dVShqkFBSc#%gcd5q7gkrYN(+Ytlrut1Rvu>Md)Y
zg{Zc3FXL?#m$l7%x$@*4=O)ItZfA~HIy*E6>1>(N`Ajt>V(Q+|OINZpl~b;?L<L{)
zUitoFq2U2hu0EB2bJEQ}&nx&<Fk|Yg`Kv!j{ckjWRd=UdC%AQr=jDk4B~SaFdwO^@
zhqAbIu(0|pT(j!vrfS~}+(!Nf@2ubCz5J2(gN6+IC`QI9)00vS{~ej)!y>F$`pd44
z&-6>clcwY!e|iqeE3P#YX;k1oo~l#5ByN4z+GopV+*o6rt(sQ*?1rk!ffqm9S+;yL
z;99=n+Ob;cGta*m9o+L|#$&6N-gXNwkI#vsuSLZUR{Y#E>;6;i>%2^y)=^2<m`_dJ
zz}J+iS?K+>H>=+)($9^riH*^%r2EtB&;4>vCz#zkYZ^Ac+Q4^MAg5|xjYX1zZiM?m
zjx^5SQW@T7#0yu8Hm|%;;;Q_->Z{BIx3k|q*Ru5d%Q(Q1@bF&C%b(S^Ua;t>=|`Tm
z(oAxVJUVOb1Basvy&JmaHhlb3W8yvA^}&jZJLlY-Wz@eZeSXC)-3w=0IJ%W;woE&3
z|0m6U{^Fbk8#GS2N0bTmz3@0za`|ldj>kVXvvTL2QVqXh<mJc`n!A~;C56q7>F41P
zYr8o+cR4Ze1Vsip?aaF7T5@8?5{IoD4ixQK{d3QccYj#tZ<1T%Y2f#oV}WqRXaBtY
zcVBUzl-IcZ-t?(|P+gL^?D=1pVm;^XvdQFn8&|1kBk{}WLE*J4mA<{lw)Wi$=lrOa
zQ7nI}>bbCL*x~)+JTLl++7ER&a42ok>M@?}Gr`%zBP91i$3)|;HvivVx6eM=^7Go7
z*xh9jyUX78xwyE5l)k#68LrBec5cp3nVG8!C#(5JeS6fc&llv`WSD$RXCb4%St_>|
z8=p)?!iNV3UkkACsUO_)_~J3=M~@#L{>eGxf>6<6UUQdK4{lso=&boyMC0Md^Tod(
zb?dvW$T_GwJ;td2$V%CCFNrPr_v>W7=Ie!LHrMa_cjo<~YyW?ge&tWwGDXJS>$QVp
z0ax;sgI5{@EUy`K#QQj<t$#2fVa8I4YVIi8UD~tMcJq9nuqFH?W29Won#BjIV@~~V
z_1yRG%G7DM3TNoX|KgRc@;h|dGDAsb#u_f6)&R>jg1U}Bh3+v6_t;M}`DC<6_K1S1
zp6JRhmZZ!Bp34uf-Pp2#)71MY^X=xdl@c@Ww;x`$T>D92X|z`71kUE2tIgQ*8~2{N
z*_PJvZ1s&I*Ebr!{qI(^oT~UP%{S@Z=dS4io3l<-Ea5t{L~!l3*X_xts-D{NHL&zX
zi=T;ay&$#n-|~vo)~}hSSNen1@|cA}oF-4)9JWR>TSG#NC9Q~|W6ho~JMLQj6{>!A
zUjBocD(i+6DT#KOri(772fVk0a&WeAWQ#W(5LkC9ZD#kJ!nlQ#t2eWp`;yxAGV<4U
zGq)PwGbdTqeY`jRUfnra-sjKG{Soo4Ol+ICcjcx@{nJT5_p9f9wydl6!l>{aGqWCd
z@Ws5?_>8gbq+P+nmev}@3GDHcb_gjaz1g#H)l9E<oe8xS?UkP-f2;e%MlPGRJ#WG8
z*Xr_{mt9ax4szy8WwJhVm_2UOwCZBd2mdyG^SiueRio9;Pcz?ZR?D4o>pa;Vqr!1S
zWTsg+v$OE$Pqsq7?8i=dZJg)RXx~`%$EV}G%ALI?W?fBF_+2{GeDa*v*nYku?4t8^
zYoT~d&eDvJc^5zG+zq~Ug<Jp6O{;AuKh^DQ{>7J^Kebq31H+yv4Ck{Z38dC-$ez@v
zv7TXx*tt8b=Xsa11&RKs^K@M-Yq_J_O)KbJLx(`y{=Z-KIX54P>{Iw5t2pbR@04i?
zYgwDG1^+bW(%2N2-o7_De8tDf?zgsz^K5_0ZEj%4nWHJNM!jUgqlQg0W?4GlGXH6>
zvcN{%t@_FND{PzhcU3&D$}~D?al1XnB9!a=LPce_EsvZ2PZgh4w2`Y`(^zyxO1_`p
zxkSTnQ?<kUSnRl4JJUnM!v6J77C$!Iy7t$XnFdcf`E9>kP!?AAi&@jS=&b$Tl9!h@
zHpO$eb^Lg>di}9ie=ja}*MC}9dFjr|YmvQ2#dXil{lpTtecs>DXEM8j1Xwrq7~BtY
z{pD%d6Jp2x*fRO2_0ylv=l`GoCcJi?xXQQr``67kT)cF}jIin?hg%99p10P$+UDH)
z?uLlS1Fyc0p6n^6t9U0L4*6d;@6bbm_X5*{t}CA}`J5qiaR;B%2HCj%7vg>%zwNSU
zinXF=#EP9|%$)jXRZ3eH9o5*WCXtlQkQ_Eq^S`;&MsBf=pjm|-?WZ3uQR#BID6AME
zYA9k8)EO5q(%Q68S7g!?LB-{K=lQ2POPq~cI5|lrN$<|w500v=tTX&f)ogawpNXBN
zb8Ch{uFm9y4Owe@B-Vr<PwsiRPhpn*YqsMVO_u|vHf~G^G{}G1_Mj-jo`ZeMX|a|z
zV{sPd{sbOf8|j$Y>eq~3C`goY3i6ybf4|xBt#EFvoa>qy&02Y0yKMu5QZifE+6?`B
z*Z1vhlz$!8qr0H=liB0qvLm~5TIU;|?Pa$peq?1B@%Q1+S(9gIDnI>yBqV&=O%9(g
zZsIISIeXSW@96IS_)>1qYadVk2epRY4<9~sP(HPzCH|LbQ`nR#VTX6^{&u=cLFmY*
zADXu=en0wP$;%|i0~|>kw3d9-JmoZ1=&5o>(?ks~k2)?_@vR%=?_Hi==&^g+;?05@
zeuoav<lj8$LAa`0x`UMZb+$thvHj0CGCD5&nJrQC=Jnx>8o#RW>^0Sgzb)K*`MviB
z13!<O*JHW(SsXm_EfZ&dESaO^#6H7Ao~v1$M^(P}u+N3|Pdr-^;>uU96!PHWojKd}
z(1XvPiZv4*zZG<3ZDbc=UpxKSGTX9)XR10myT6t28%AC=3%Y&k$dib33}NB|H^nAB
zpR)FD&r!*vRx28}9h00t!HemZ;To4uGJW#PTOS6^{(SKGx0mUgU*7bJZ#`7>`pU}Q
zzYn)>zp=?bY~!;Pp>LZ1h+WNiu*lhQ$EKhs0ihzjEwiSpISORw9${(Pup)ZN*6w#3
zmL)B0zL$L5XzB-L=X0_%7pvO;{&ih@LGdT~{RbLun9LBKy>QlTzi$F-3%;?*tXULq
z$eg*ImqopOwf6eH^;>lIsj~^QEY4q)FeO7=wx{{D`Gjw~#Ld4yQMBB-i)Vh$|BC;{
zyC0vEeD~$kwZc8`d72L|$?-RRc~yJHrJZLDekx=-8Q59&yfSz!o$>Wr%+bw$*A}}z
zHVfIrnWvKYe4g&9gDaTVWhkixeZ1Uj5M{aZ$OMbe22z>NE*Vv}Z4sTP`8HI{qv2-Z
z28-aj4FUb4@(Q~C0o^_!*FP+H81+t*w~s&e!;2%U^Vt0#tY0Iu@38R^4d%$*HP3F?
z_{jS15%bmJv-z#k=_w<=R)mMK@swk~2hX<oe_v=-|I7beqx(8B?q<U3Ra_d{?mg{|
zKZ{M>9r=>xUJ{W_O4NB*^6b8yORwkt*AHGE$ZYx}z;aZWd0Kn?%F5SE^M6|M8i=O1
z{h9rK)wR8k|J{nMa~G*v5}LfXM&ONIT5EIx#}zG^JBB9H*Dbj`EyFc=TC2#a-v>)X
zzAk2eHS^Lxua`fy)`l-=I+RtZaJcPj_70aE6G0u_gJ*94dAhS^!QYR)3Ar`wl8YBe
z%G-;->c2P9-!-`0QR&$cDX%pgQkQrCTHI*x=D_cNZy4r!2(>bmax`6f8dLcz@=x>s
zEA|fSqgp1iEd1u#6T7r<q1n9C&78t5cOtUuSE;Z4$oZZ1l%vMBb1xnwPhe8?2w3he
ze0A1oK7qf#?)`kf=rLRMr<d+;j_%**wc6&_bs;B7CPi(l=X2K0eRF$HGYgN&E&aN$
z+}CvP6a@vndAD2cf!!J*?{B}d*WZ}s+U?PFJ3pL9K4q!J>+8?O9vHkoHE}A#<Ognw
zNv1aI;@&6ra&Ed@V!``|N2l$Z%Ry$Pil=%lJLdb;G~_Stxcbl|?0`dR=-ek)ZeA~s
z0G;sBZE<y%Z|T|8G*4^cvenKq$ExLIm_t{21Xw6e>U!B)b+d#+R7pfT+o5W5jI4$;
zm*eUQiF;)d?l3QqHV&8KsWn;Nzg14QGoMfY*u_xCyRTWdO-=fjZ&Pc2OUg7R;Z(fd
z-3<Aft>=Gj>D=zMNlbfoL+Xhvo1jYxcQ-v=^W{XIjKkVBMmqC$z1(V+8lW9r&A=NM
zRlQ>suUNIsPSd1q)81@-HRYZK@9K+6l7<u5f*9HYx&1h|#qF8QCK3ChMEH68Qq?V;
zdG0@3VlGMXFH~{6dBi5bB|`pLWFU*$oTb8C$tJI_Y~3t-;&kiJ6Bmz%xPD0zSTj*V
zX!&jKEKWNPXJ&C>;mNC&Z|k%0{t@Z1m3r+^$CbH>*Tiyy^BU*h=S=P&a95Z-{jda2
z+ubJB$8S#Gf9z)Cu_oFg=fQzY<)gL|+K<yt9zFl}w~X`i`aP`Sk2Z82ELym)-S^3v
z$2^7y&&3Eo*FMMaRrKy@-+aEBhMk4(EHmfnGJWt#d*OC6PH>Zs#hXQfu`%8ps~^4p
zI?3S5rWfn4>pW6?Xb^ShET46S+s1x-hvr$`N2XniPQI?|8k96aXvwNnCD%ie^WUxA
z`si8TOYT_{E*`5%o%vDGr_c7QL*=^5&+lxNeCl>FkZb?f!jJQgU2EazdgXpCt5<c$
zPS)xZPyE(fhRt1X9Kb16qA@L<`BcZXkZEj(zid{Tb4z(&%FTrp8ob^GlMhQu31@30
zF7NbQIN_;!o1VAx(VvG7UHtJeHsju=h9}V%p6;)HvwhmEiJmQDUn{guSh-c4^k?09
zi?{q<=I^?{9dnmVJG=S(z6ZAaO*0qI*qk6|I<ND{sgC7^e|;CfJ9292D~+3*s^|Uh
zj<x*DrhR9B?*}iVoTn^Le}ycX&!u_xj3O@!|Ayp!GgCs?Pd|EgXN9z=nVMhGrh_wg
zI~$$x6^m3^I%%~ivp&z;H?OVN9+>(0$6URC^}98!m+L+aEN7m*Sho213ANM(iqjXS
zWr}8Lt)1Y(U(eEWWHQ6lgDWgTCLP=0Wv{YsnuW7VQ87pAB{OG*g@+zWC2WzIro7YI
zGv!s5rmP+-v;NkykMXzsHhuP=nzMDyyYN>k(f8l|7q5QKn2=hy_wVMt-w%nMx-`2)
zz-2>%W3p?n+O#9{B9gr?Mog0E4HWV=kve)$T8cYNL{zis%RSa<sW(%r@9(YNf8Y4@
z*V_U~XYC_T?kV`5YyA0~jdAg_Gc%2!Pr0S7V>S2pVZ~|YA5>hVH-_za7W?~ZZt&Zt
zVD^ZE8fGUHjzyaO&fNWR9sipdoys{fF*Wm<{kQXemfLn(tv<m#&g{}5X(8SE3m3z7
zyb#=-@X2R(NkZRS>m93?mRX<E;+nr*JAdx;Ju<NcpAxdYWV0`ta=-mG`+l0T-@MrR
zlNs84JsWN;yK2UN_knp>&emvssjS=4zoVI=&%IvN_4Zo2*v-(%H#WuXx0h8uQ?_7l
z(R=OeH|M(D6i>JO&+**yX_40MuS;FOUHIxAef3;!*j17I&NmnK{#nQR?RD|4h`O3^
zv8fYJKl1-_==QyoMhPcp_H(B?Hmb+{<JhJ7PAE+->uAIiHlE5Y6Ro0eGcCM#>HLd^
zMe(n`P7rdhIkGTIORq`m<IH8BZ!KQXpk$`>$Lln&Maar-f1ydYvkPOIyR=l=Smso%
zdGygGo2$lQeFt+oXJC$Ucg;kX?1{IJ9n@6nEjsu`@p+6>p{t#uQ;&b2gJ!-IL+n9|
ziQ3<picWF!T?=+uyEOjoiQR5Kr}UKGTcmu_5bQD8<g#VT`vtca%=^f%c4O&E-h#w}
zza0y1cj!HoW#^95YG$+Q^y6@h>o~vswugv?w!fCem94qk8Y()BGTqetqV{pAESn&6
zJNE^%`t<GFWESsbUiL-k;L3w7l`1beY|ch#>e;L9GjN*Ke4+e>`NRx!&#9q{RA=5@
z;Gvf@TTJ|;=IgKfcS|PqAO60W-zBEKUF#dun)^E@76^X3+`X>h!r_F2I$Iz0L^p3f
zvC8D&mH3%*w~yNYX8r1AEo#nGtfsd|_|D%a*?HTf-|vw$^v^%uyZ`5zV2edJ*>tkJ
zr#L()HrZ_PY|oNR0gr|?#>K(0ucK#e^|0>MxRkrRD^X;r?DA!g`q#G{*x$P2e#zIX
zA;-5{KbUjm#HOtR_1wC;kp+1(|7_ZM?qH$mvPs2xzcOwayS{w+)9h)h`kP}9(>G33
zyJ~doP5yDdRU3{LZ%dl7`Piq=#kyPne}BVoE|>E0><!oTj<1`2MJHw|zj<RUJm=*V
z*;LblXK%WE<no@+pPI~RX}eZW_NGbEw;g{t%T9eP%$f2kJz8-`<qqra_hnn={;^#n
z`_B5tG@axAPgm5qcr3sD(S6h7&Fh5LEuZ{V(s0ts<ap`w2Ye>#NxANYds6$4gg873
zh~D-~ZuWr#0pT-~?z+o*JkQ*Cs4_VB5To<jRfgw+e#@mtuGqP?=2MfbjoeH-KX;*D
z^NzJi$XJ-~&uN!2xbV_Eo!9PsRZ7auOa1bjANRFR?th))+Nkr|G)ZLdhBJLX@A1v4
z5V`4V{*O~R?DX3?ai!l*zgD;Ii|p<)c=u}BpE5yt3rAg>?irrfbk_NWoX9-mU@Dt_
zR@hxcv_E~9*u&zze24U^jg(xJ=3O|rtvOq;YUOq<*B9-x5AOIX`pDzR1F=b!t7o=y
z>{f2ry~sO1`q%HG#_JsJ+I{gZ!CI4N{k1%#evvmyze;(w{W(kPDGtpYIkPmD_dQd#
z&q)4uV!O6|{gl4n%L|_Pv$XGc^l!0ed^Nwxst#o_!&2@8Nih>1@0RR4rJi)gnwP_1
z%Yy}fUd}uuFn@;cspQ))lo@17uQn{K@m%fmBV$LAcj%I*XSgTVALV=M|6&K@m4|CC
z<US3Scp4kgcBK5!ma}3R(i5k1<|VGS;TF$TDr$+??DVhm*s0IgOzu3|St|JSs_LC(
z7H?YS9%}nlz<pQg-4^jqf0bn=FJ8_TNZR>_JKbcRL+B6VBb&uzN@UrN1iV%~+xfW4
z`|atKky`e7ALA}_xaeD@2rXjGQLcD)i#coS%$XC<tO_(tE73jd9p0b#J3@&sv`j3t
z;?cW+-=FNWVr3sKIBfP=`|0*+f>mOx+}A%in8L;OxqklS$<>@Qb9T&Uowa*j4e#o@
zuWx?b$<+A0`6lan-K~P(ZnRe%Jh<+g*0#;{R^{vd{yb)XqxJgT-hYM7#g}x}f7ZAC
z-4$DXdU1(>WOCNFEo*G99NTtNGW^b&EfaWs&m5c_{CVRVq0IF7f9bC;*BiL(n&GQ?
z<5J)0E#38B#iflOR%~J_Zwy?2<A+c6ueYw#j3>!X5cslXOHNK{&$i`p@hPic84Fxj
zN%YXUT*Yh8)Ev+K=9l~O<PAL23vTpx>Ph5ZzBe=5e)m(}W!pVpTvCs6dw=+CbLRY8
z@yqgxSr(`F-<x*jsX+Dj!>Zq|hnq($v2A=Z-!%U~;I>5PwSV9Ia$j?Mf#I~Nw`a~>
ze6wJW<~F8Bb)Phs-`1V{{_%HnEAAt+&OP5U&E>}nf4|;-KkbPP$vK+*>&pc5t>ov%
z8P&*HKVmE`NR(9!wGcFSk2<n;)#fe^rGJd!vWxipP6*xi{k${(vRUA)N9q*^>o+~)
zJHA(o*(>x2*T(jDPu6OQ=}Ijxb-9!mP~Z~I+_ED_Zqkx#JacT~G#w(A{(A4B^8QI#
zz)qowVR9<#+vPszcCO}7J+wSUK{D@y;+)x)8y@H%(p?j?Q?N8sF-A4q$}4`BuZn|&
z-I1HM9h1{sawP)8=AEu-uvU1Xwbx9cv!nBXkc<Y$V(wFy%_=nOon{>L`egG-$5$m>
zDA7$)bPl(kXY^v$%uWgGjY2MSALzyMt~u3xu2*RHfxg$bXF0$0S!yZFUFBD@JY>N^
z&$gpmmOVVQGm?j~bA8sOT~p5_X2^O!GUn9_Y!Q_UG7Xbk;<I4e(w-}eW*%b_`yaS#
z!b(Oq$L;rySxtCz)~5a2ZQ=a7l;F6znNxY5y}q_aZGU3fCw~89pKpp?>lezo`=@`-
z{g^HDrmV8x$HbJCeSfO5Mmp!#8(fK}n?plFoF**ZaKxPF>QR^KmutU2xF8%+)4jc}
z_V>*u)d-OzyC?1n6;xv@`uurqcHFwPH?~}jT$G(?7_{kb#gn#IIZ-N8Ut6Yclh~W{
zEA;j<S*aq+qT_Gw)C3(mq8nv(iA(7F#ihmbgtezmeYfD@#s}{1-Y)yYU7UJ4_h?Q{
zxZ|yNZpm$J%QvT{YU}8lGOv};H94rLSj4p<cHah$@T>x>OB?-<#_gKp`{ux-d0XmU
z*!$hzy+MFEV&;u6Zu*u|T~nsbb(YJX+u6*e6T58rl8NpXZekNodmAi!YPH+KoHOdh
zkAm4s3XlF(IP6m}2;eMrTe-&5M!`urNpaD0CQGMFWxhJ@Dk(F3?`-MlKc(<<{pCEN
z=f@ZBpA;zE@?puz@~u<juEf{|FX5;<8rdSG<Tua7<<1JFLyNuL-#lC<sJX&=a&g?`
zX`hbn?Rrq;x^L<>X`crghh1VS6gMq--)-`GR%(e*LHxytqt**Am~khjw^XaMU-R10
zyGAHHHT>5a>CC7_Ri#Vjaa~-X_*_X!MP<Es?vyO;kh4#HBeeQ|O}lh?!Q$$tCtmJv
z?soCdDu1+otLEy7HkP_F`&Pa`@ICmymQH5IoCi_AC2ytK=Dy6FkStTgUM$jnS?|S(
z=~qf7Zok~d+O}a@n-^D)hpL#e<hm8oJ*yMdPwIXOR_iQiS;}ViP~)SozgW2Wy6E@U
zL=R0^=*=oAY^b5Ez_Li@R)&~^x6Y)Q?;9GK*X-GF;^%YTfcHUrd9IYY`LNVAEGb(i
z`$(|hr(uo=&!#@r-Z>p?EfG2YavkJmA2_yFrR*Em^@+)CNhfmJQxo?1ZCfJYaYf|M
zM^S+VzxGM9i_W!qd8JtEa73+pRgU@JcWl=$K7Em>yJ%ATyvl>`_NE(k=U>fX&fmoT
zuWEg+)^Yb&+qQnYQhfeK<?}i1k+*Wh!lNg~=9jX~R9a~8ag&K>^X(mJl4Z8PBF}zX
zD>ivv>utj=%s1@zmpr!Gb3o-_>+(c<>3#?6?T@`T&*>9y)r{}ZbX)aGvLK`MTFV(5
zsmnVzdLGG7V$jk)x+d2qc1mAQzyHR^(q=khq6Zeb+w3!Ezw|NSPVDY0f_)KJOpB|&
z9JJ36K0ocUqU)JiYu`UGJn?jP&e5*cFGar1&1M+~47TlJ&pmyrRVn(0x#PLG3-j}r
z3;L!whTcAwX&IX&D8Fmp4{Jg8i-r?Jmg_PlUNnAwdD`=dLY4t?E3J0jJOA}L%e06|
z+r4{~-d*_HSYVN>cxgT_+vCX}W<9p^ulXxJF`#cjN#ACc{La{09P=MEFm&Hmne*7F
zyfxHildBBJ#(l0fi7&;tzV^BAQPDqTucY?ysPeb7mP#6n)|rT2O`W>=lCofUUgoPU
z8?Gx&I<rfXqjB!M{o3dC3_0JrzHF9oS?|l~@KnI0@3fl#si`g&MxnQL7M=4>cXCb@
zIymjX?DShJl)p0acJv+Kte+a1&>8IZ=V8a*9SLU*G!`GZpttMOIsfd4-1bv<%_^)c
zZLd2xN?hHTHLcmkb9v0S$SuVocHwuW_lYict!Vjqc2)YOH8v~zTDBH%Ic#hzn811B
z(d(P}3r$Q_vZgI@T;y31d@Mp|Yuu;5&4E@2A|&^2j*POsG5vbaGRNyv^tqVy9&DZO
zc*}?J+MPQ+JW2mPoniHxxuCPAuKp6s?~|3{x0io@zWK4m&A0<OZd%>jJ$dHrJ>KX3
zMKWj3hrNey%doHL`S)WwM@!VH{X7=};~ee;*B2bKe9BuOcB%im&9#?WmrtZjcinYH
zu;6V_efN>rNM4rkd3^~cbJj%4<sT~i-1?^dT#KyO4x7?|^wq43*8WqSxqM!x)Y~te
zij#6zRla%<bzHnMW%`;!1?rNfin7za<ny@~ikjccex<itM^_@LNH%UR>!NoZ-AosF
zugr{TZjUatRyBPq`k*DZRrWH|%+GH<*+b`FYZE`Iy7ZVv<*Eva!W(_s&+paFXbs*T
z;T0q3^wlGmAvmJ&^a6)_E<95gEb8zmIJ<LdpW4oi%kC)cdGu)RM^lc5=r78j^G^A0
z*>-o$q)puklQ&#qW)b|pk*8{wXou2nA*U1<8_S&~u2V#oz72?p^%QXN+YwsT^-j#(
z)0xH9Wl66AH}^yhhHxbTEnTixzg-IN2k$fWE?Oid6r{I>K{Gl3oQK5E66seQ>YMi$
ztzA*(yz=CHG51QpN$)P0SE%&~cO6r%jjUXtcVhdY&L38fD<(->Zx-M>YX3BN=CWR^
ziIZG{mMr{~IX&N2D&m0e%@x60+)OqX%vXJ%yGZWR)5gg&xtaH^GqRGls0lXqD10Z>
zz9Qz`-c!d~*L@A|o^fjR8CCYXIv&isKe&dlAMClZ!dEIQePYYyi%em9_n*Ye_oz(1
zWwKO;L;hOU%-kTePnv6@69V*X)9Q2dO_L>b8M~M5NPZH_vYG9vHk+H;i8l+U^42`M
zu~c{Y-IYd<SGNW)*YT0>NoN!2+u8Q&QP%H+=j)Qb-!Gb6nkW|CyjQvB+Kms&{D<}Y
zi(el}?ib_v_d|%qYD<J#L{L+Bo0z$m`LroZjwm$qE@w7<ENQ!L<=V@qRxR1#UwEL%
zN{%&jQeb^pM#cr7zc2bP_8D|2T!~&IrB!^PppN&(&Ivvdb5?O|Em^<#2%{6z#6<;a
zn=XaUe>PWY^Ov&JYtD16><(-R(u#d0vdE2PirNG=*>oM>G7}DovwPY2N_pO%ob;D(
z`&}6&UnUu)NsG4Rwgk;xF)?%95=Ny%7r%rpH{zNY5VmBhi`WZ;n#unct$w6+Rq=2{
z!z1myS#Ng~KRYZXAhS?a|J8xOg4{`yyYf1NFF)+ClMPE1pR8KU@<?WDaafEQtN2^B
z*-BT=*m$@vk`(kUOwjV$aYRU9j!WGmo2j0e?^dJ~`7Y0&924#7nozN>=mkesK*&oK
z_G^)EwrelB7j(SJ^{3Lw^%j|;F|*gI6lE;r3p|^r+;oWTUBIV`squDUu6yn<99f`W
z-mJ9C>rQQFcH%-4+3%}rCgv@gC&=$<nADw-793M3@60GN$vY_Fz$5Eb`d16RqHNR}
z6mReeJ09J>qI`RuqsGggY<~8Q7c`Q8hOM$#RrSd0jN&}jj+i=?UzdDbesi#>-dwil
z)Z|z3Q~CIw1in4fIpf6k2a8lE>lrg|jW&~d`P$3GBYH|^x7y2#!A!hvoH{99TZ57$
zzA9&`yj;F3$z{Pi6KTc3h0anz2TRs=mziWfQk=0w??6F}<h|J&K8FN4edbTv&*rP%
z^Wo^_<tddxX95Ej8GSXrDtKd6U-FKL+ckJseOkDx=Jd`Q7m-@FW6zehzdNd5xa{iX
z>x(_jH<!P^_Tt2mO@+tb&0i|>^YLlH7Z;Amo)-<}IJ4RL=maUzQxi>0EEuG`xm&_w
zyUQNtY+sS=v1LJ+UY~m3vCA&&7tFt4;Cd_bT8Twzs%b|0WZB0NjS*I|F)ce3Zq5>G
z3^oruUMLiJ>EZ<ir3Ye79o>1nyWW~a*{L@zJ-1G>rR?@f=aWwwUd!xquXbpOy)%(b
zVAta6<IcZiB}-R!hZL+$pJRH$LHv&O()afY)tR)*tCf6(mTKwkl{}=$bikXV;gEab
zw6c~RDuw=1DNbfDj<%jW*CTv5<HG`Fua<?GWwNrKmI9)I?P77eO3(l3OWC+fc>5i*
z4o&tYzHE0C4n+&9Z8~vzTV%tIu(K6&-dTP8s=Jn1BeydmMc=*h$^_M<#~reTE=!i&
zzrX73-@X}*nw3uvuRGKCpzu9gNx<}3^R7HK+0-epT5ai7rONGJUTh7XalZ4AMsdRV
z1qXh+iTy6wAle%e5~S;}T1!Lx;nPrW2~+EwDRPku9xZ*l=xA`^O|8&gv&lQV1k_e>
zNAcdDaB6W!szvu=ujt#qm{06EI&Z^zuh3(`ybig|WwXPC?mwG<Yj;S5X@I9_=&Pf%
z9-feI+ORn4tLmj7sVeqqa~3~vFu8s4p0N22fpyc^gx4Bf^h>&87GvqrUNtqtXJ>GP
zAnVn=Vxh4LqDM^&-f6yGqRe+h&UfR~>28lSSZ^CycjbI(DeNnh{QLOx+qvxTn6)i$
zsMXjUp7~9LDTT@Cr`pzfw&evTsgnX`>m24yHIq9kwYtE*<BdJvx&4BI0S}*jy;gt2
zBf2qgoyDs!ALQq+Rr>WfTj9dSPHR@q!xsIgn4ez_In5;U+c$Rc%E>E(Q%YuKeSdfR
zrr7#8&gYLk^v>Tr!!EANr#|U!?pa;avPXu(xz8?{ZtG;dS|wGkk~sHR9@n>;8v-ig
zr5~)#l5Q0IS&+9~_Q#zyD;@1;xGqrJ9_7Z~dZNQwEO3hBM!DKuQI^YsuCLWsYo4Ir
zG1aO^Wp#=$pXI4ZmxOfGm3v!Pxkc|y5;pqi(jgNZZ1!^3G5_O2?P|xlZFiL>v&Su6
z8?#$bsr4IQr-QJBh=P}r$Ey_`e!qBc9Y0mLYj0w$qI{#bDsQHEhv1bwpOwqD9^jI*
zNvwZ;Z|ecI``^RM9G-1By0>qir{&8VD&99wXnqX(bm{GO^LrW7<I5(xF1m4nVfj@L
zNzKCB<vS<Lk^ht|9$VCC`|ru*usyQ%%Qo%Vx%$6%*t;@`MWL5gx;M@(zZbbJ>8e!q
ztCQ)niC6pL*K%bo2$k*f=6i6+|Msc=*(N9Ds-74=4-2^bb6ca&*E0<~to{B@sv_mp
z&*#^hoeTJvr@C~i#P3Ty-bc!>E37#<p{D%Y=?!vwf8BcIdV0>jJsi8d{Y#w>2mB4F
z(bm>KW*x{My|qTyZTqH^y+0z^7)7O=+%`TaarKYV(YC$!=;E7*#YV}KTVEyrbUD)f
zT|k%D!B4uwx8&}{f~d~qX)At|unDK}O7(7i<T<BcnTx^Y73ackJQU_T^zXOPEj91G
z0<pa7gPu=mw8$`T?!3iX$91D&%It}GOK+F&id}SW8BZmT^O_Z0LDGwUU94ES{ZX#8
z?tbrlbK}*^&oXqb&bHhs;5gOw;;LOm(pDKW*53Ld`PV^BTBG?@)B=V4iwx_x9DX>%
z-{ObDwK-w8ZuO?JJXGGY-+*n|8oS!ui_+P-%4rt6o~9a09|*qAxqSC~sUv?cY(7`o
zysAKal~JwE<x8LBSI6$V_`{H6!p;MFOWDry%$_N^GWOKZz8Q-SUTlA~gtguD_Z#Q>
zzAd@zvPF?`+w;l;6#xC`;#kpNexv!B%B^RgI12seeR*75aGLq!qU9_rKHRwzV*PoF
zaPH?-qTg;s%is9-`^$zCfBu=J{0NwBnm=*x-+R^9Vs@Q%TQuLU>O+7Kcl!gK?N2TA
zGu$42Tr+<j@5KX$R91ic{`aY!^fv!SUU}O~kr^@DtETG4>^gI5gRODZn}cf}U4A&@
z)VaSIY<l;<B_5C66q;Bbo0h2ja!>KI^~E*wx3C{7m@d}mxK!|WZ^^ck$9v@RvZv{8
z{GMK)bo;`c&Ll=Jn^`)aO`SBWM4m*L-Lgq;`?}f9Vqw3y?zW?+r#rW7=;kXdm}9tg
z%FMZ)&hHz|Hk9j|zj$-x<Wc7Hd-FtRM0d0bhcBP-#*S0TsO<klvxE}@bIRn;o;#rQ
z`|8!}5rLYs+;Thut1kGOpZ$MvrTUFTVfCie^bH5Z-+tD=HTk@st8pX4EY=DB-=5rZ
zkjaZLx@vk&)4bhr{V}^g50tAPEIcj~{`Sj3&F&bjx`3#xP~&?C3yZt<JhR|kQmnt*
z>60Lb<j>~a*KVj!-c`T1cvI=?OGjsl-w66L^KQZ4-fgoEhVL_(E3UwH)g;7y{my4z
z(pCi<LKDr?FFsoO?Z;#PTW%)pTRK)9nUf>Uc#OY*wfsQiW8JwgYouI$yvnXi&Nf?f
zsZRQo&cs=5r^Q}XZip>?>c1xZ{Jy>!=jWPUUia&4zQp5JQ(nF#<#iFW-!I$yZBlUN
z-F<scO#ONCxcsI^S}viJEI*&WX_kIq|F>}at;~FOOmA1Se9+q%Eumu{yUOgLkP7pI
z!;jv&rq4?|KDR<BwQuXw)7KwpJTAMvZL5g=X4AYdiG*B^^Gp_!@ALNW&NND^oBZZ+
zr2Orkm-4r^l*cD4PP5d=>|C+^68n;!pZ;+7FOJ-Lc$Y}Y#;L2rZ^v%Gmnq#{wyQBt
z+x61+>8JN_>sejzI~2Fi#$)f#cO`S?+)sRJQBdg9A|bcRMygm$xw>TgyTiXN?GKqo
zRPA~E&U)>lC2cdCZ;3Z4x!5dr=iOK;eeFTxE7Okr7T@~PSzl$2upNAN_iehpMf+ai
zClkLe`&D#yo77tO>*v<(pK{4OZ{DBiebKKhzF%?@kuX@fH|5-Nv!eeS%bxqzA9M4a
z8@gc2g{{T=?tXkQ#lYurUoNjnolX8ZC+YGF74G~jtL^tmFn;ZOe@3voW8uVB_1uab
z9}XFRTwx;PD^`}XY1V#D@5<BN+G`4a&i;03cD|zal>AE-(nT*4%RU@T*6rJo7tC|6
zb9VDai*<2H-|zf2Kf>5+R`-Xo?BCAz$imFkU*EP*uMYdMR6Ne5eRb^SJ85-a6kDd9
zJ5v6e_ic8&k3_!hONOO0G!IzGWVJ87#y*+j^n(JE(EKBPrAl*E%+(L~**)@*33}qR
z#OUqjv$xlByUh|?r?JF2kgsFmpVeh=uU$Q7`8(&yWWhIE?&f88Z;PD2YuyU>u$@P>
zmd|BcUhzb*{Q-yK^-rHSM4vNnKEvZ@@l2rl+fVbCB|NPHK7UWYp7y?GC!eI%3_d<S
z9TRzre-5)h{<97{Yvm&KZJRrvREGQ>`@2>AH`tTdk~tNhwMb>=zn(icPdnm@)wdVP
zGftV`Ud3wsX2D{=gyV@;iUnWW_t`%4TkBoMbZ#?$Tfm;v24@OXEjis~%kEE3UBI(0
zc>iRzzT=aFbXVnd3bZCl%&NM`R&u^rN#x{&LZ=6hO5fkR>1E&+$|l%3EtrQ*E8T~C
zb#vAVA&Do?(hg>-CySO?&#`0{Sv<u>!*cGWweJu7o7O08QR$zRP^%{Y`yKDq+c__P
z8A+FaV0pD>z3s;vBDc$rFwF5;9M3X+73ah!2Y&OtNZc%*UnJ&q*Ds{&)8ozl&QG@;
z(XHFm+2<L=qc*vC?X7LM{m<>ZwCU$F+wJ$$AG?W0Sjnw?@+$C+hm!QAA}%hSva?=$
zvKERmnOD8KnZDrXM{|p+TiOq|uw7VO-uU(X{qu{;>JpY7y%BwURo4A`doTJh{`OSg
zWO1@c_~+?&Q!-D^JUOlLRh}nrw(FHEiSF{*^85eJn_GBkVn&Ut^`33{iQ*c}$@Z6Y
zT|~_eJgQQ;rr4|@eI%*PlH1)t`oWEMKJV>~wZCuN*qEI2@%a1OtoHk_{rmULdYed_
zhm^zXmCf(_ZH~L~NVZ+OW_7##{>N>fCcoUaP@>fR<@(8KMH{Z<?Rdpg{qm!`hJ2pX
z;jTB2pT}=!dX;(a+F70*2CM~-&IPH+{5O*6bl><-P);nn|86O>+C;;EX>Er;Hl5p6
z_wMzyj>^XP*uOow+NmEd%o5>UylBIrt=w;`3$MO^_h<h4t^?&=JG|#<ikE$<eSLfJ
z^2aYvEAnhgyu3QSF;`>G;~k$Rmh~l?EUB{C`}g}{Rhe7Tm+JNP+)M?(7fihEwI({O
zh1dFx%It5KR`1~YeS+`)dnaj|CE9ZYgUdM5V`^Gd7n|D~*x!4W@5(N@o6Gk^K(b)=
zl1EN!xr$eAS|Z+^k)i$ao9mZNr?dpq54=9~wEX?V{?a{mVJzuN?Fv3SauxPz+5aoC
zD+*d!tTe0Pv(Wk*+soy3LLV)$))aP{ljY3De^5GjqiL?Ad)(;=i!&FtRHUm0XU$Ph
zwmE6EY4c3hHw_+FBKGS|+?J(X6!A&Uq2!D0j?F$XH%yhZ#oV_SJuOQAz1V%a#O#er
zuI_6Wet%rPhC#e4^2ZS$x3d1K4A)js<)l^4j}=#X_bpY*@AT@~`21b<t#j5-Eo=gp
zS|mxdyE%)hO-X(Jr=hSp_u8bdVF#|%T=HCgBmUj2H@EI?%RPGIZldGtPgAE(-E7Df
zUgvF}ptf;-Y~{&NfgcAux<4t-@~l`9)g&V!^O1GdoLMJ}%M{lw3iiGxn9*?h-Se2s
zxwp2Q{Iu(dW&8%_-`~>t51Ot1w?^#vDPA%Dg&am}kDoJ}eR_jqlU9yo)(XxXrPsIB
zk4GgL&CPhRGkxBcb#KC^W%z!|xw&Sd>_V?^dPmfkM453fveu4#Q6eQ<uyV!btVMyr
z$9vc>c78MENjCq`m#Key{=bUZZ;ewpcHI()dGoLQ)G5bimg?6}7BAT%@%4a(^yU4V
zd9A*PyqW!dtGj&dv2(vJYF^vCd<J`3)Po2{vyT}iM<=`eKUjOWu4i$d&7HWPzl(pY
z(Jg9@V@jR8LZe&u>d(E^QC}~8Eqn2>{pPBr-ft#O(|Y~+#bUQdVde|wzuobQ>&bmp
zGokpcr>~vcCO@})uC3Km&MOMpYof2q-11>l5_FL<;4hsLd*^?LU1r(g{C_QPm!|FJ
znRxs5dYjz9pr>n-)g0|lA1L$j{8*-9RCq%@DYj*0$B{|KV$*N^_Lf_|KhxIvv$cS0
zN`;iJLrZLMUWH<WM4Cl{2CuyCQ?`|tpFhicdRyTCwcfDy9|75FlXOq+n{+ucDK+wS
z?2NC!SCyP;zs=0_f%X1O<r_>_r+jNOWASuewr$lVyIHo}%uyT75-t>2KRLiGqaNP&
z{kyULP8R0ajVG4f?zyjj=>C&ay00S^pIvzPdr1_(zU}WdTMgd6y|{Y6?v0QZj%Bmj
zZe-o=F5j?Ya>8A%T@NcHm!F=Yu;b06&kBeBK4|#9{p#wl%a+1#uAARYzWb|ud*WgD
zLz1j(vggZ{9Z7UQ;49C3Tq;lW#M|n{*87W&7DY3%Pr18QT4{2M_u)YIlDxLRuWrRh
z>e`x12Oig9n^C@T!*-!O{m$>PyS{B<iP^aH@YcW2%&$8?pQX!Oc=+4frPCM#YyLb`
z&$YOJHbpsDrsd;z^ZO}R3(j3E@cjBiSy$^8-*K@GQ*)lJTCRM2lcoyuqpkl}JpA@U
z+5ZCb;g4@Sd#i5T-@e>;D;Jyg9BzeQE1YUYEHguUWeu`g?*6&G`sR+%#K@U5zn$59
z{^Q@I>PH`!7wnvV@W6y79aElm3D>gcbL-14S8rW*-tKmfhw`0g=YF#s3Oe57Id4)_
z&a*rIZ(c0sJDi^@$f9uR-i&{ZPZtWuZ%^Huo20(T#UyIO-rwu&Z$1r=NlQM~cXZ}9
z7j?!z>-4r<TIBTm!QS$<;>`~i9Ne4xq~qbY%i8*`Yp!0-wEg<>=HYwIvwPFswxr!v
zlQt|;VX?~i{9Jd-Vs*Kk$Q!Qf+ZOjfUvqb7^tQZ%v5&P*#Wl}Tc*i>P>fd+U&2Ox)
zE0+CvTv@O#c)N1itluAfI-*zCe);F#alR<>Hs|Kg0x#!&J1jh7tLRS2$=5RKiqDqz
zZK$;=?n^be@%+2zcFFbobM0;3%FMQWuKfGKVg9909^HDfN%eGQ`t1qM$-N@aA6<QF
zEpRsE(X70APd5bWHY9f!nZ3%5*nUndKwsKy-DaC3A`f+<_L#qA*8Y{lz1e!1-tN9V
zqN{bdLk~;+YAH+p{`&f4#uxr&w=&f)O*71FtVsR+P3U%)MK)({($P<%Jn!bNWxDz6
zqq+>kblGHn+n;-S<?cyu-uGtOvbB4^9lQUw^oXt$i_q>Tw<iks8{{VaI;^{Y>*V?p
zJ_`eeAce5)KOCo-etmplYfO4pV^sIeDC4eY*Smb;waqu(&|DZMd%rJbuH&ldLeZW}
zR&HJGHe<fqz2gdpJ{~uBf3Vx-&P=hxFE8y#o_Q}n{nd`-+hKc-EI)8{gRcCetCsrr
zqaM6@zvClY_1~T1calP**zVnmJd@p~Y+Z2w?@NWbYooX8O`9g1z5nmqtrnB{Ze7#O
z4tU)3dR3;%T_<Ud=XciE%fIH@`0~!?&3_+t&A)kHZcY<3GY5mq0{%s_Ps!fSeRIN2
z=RjZ6jzt&GeLp?1xa{4m^w-yNH|Fg4&G`41_0D2pr~B&!z7-}Pf81bo@sZHuH&Y((
z%P+rEX>N2?BBi@>+x;7V=XCG!is5+ntUP)0B?s@6v<cHD=ZnWyEnT`nK>K1qVdTuS
zbFI(&{lCcn;eBNHTPe1M^H!GKU7x?jF4pRz=LWCHsKk>xhpswpD4#OzfGFP~)u??-
z75!#fr<=)$-LlJ2H91^++-S8#{Q<>3f%7xBGfd=OB<>O)b?4X3(CfF}mM5h2_C-d;
zWhFn1vY+{L<5%e$)BU;_IFz>Movm6vbJFFd44PiEubrGA==}C_WbvAc!&PE)wk{UG
zy5HqZ`+|2r9;$y{TmD_n&pY+Ug4zK0)cuBwS`7BBoZ0*2>FI0vsS~0fpJ);5OAS`h
zHorgZY<!0Dx4YNdcqGr9QQ`mj$<6!F?MrRF(QBFhZ!7w0_HYAp&c`OzFz33>7mr<V
zD&cB=xW4{>^y^LM4b)gRPMbbA|GiKB@n;+I0yfntC(WsNePyfmH=j#yjdT?6S^o6<
z(COH`_)g)B*Vpp5h0E3VNJ@*j9<;YpV+y=ceB#UcV(y7W_vZ0BzOygsu<cX+lq1nr
zvZw56(E0gJE~yi;f2>%zqy0!zx|hx}twp()cU}E<^O3)-p||gu1AO*L+W($@J+*zV
zz$2?YnO8S1`0;U$zYdeqeck<=zrMS9doAmh2bDSBo!x%e%`l#CD)n|x-^M@ZJg-c=
z`Q&7|;o^)<_iC#QE6O&nV`U9HqNBkWdWPl5w7a{G-IQLxFJC;iq%XGWV}F2Q_vSNS
z{5sYq<$miqI*qgO9pmK7oR_6szwkCU?{C{WF_%Y3Xtt-c$7Tih>kluKZn?Yl=5=vy
z{pHfS6Zf>Vy`J!hak2Or_TU(cioaVfy!}zLg(>BmLzv#z^YZs)8sATeaNDPsdTFcb
zE?=?RruO`c1fDH>`!aDw=)s>y7MGRXw&l0lxhLh#--mNdW9^=-P`){}>$pVNi>FHK
zyrb6Kt+wZGDmin7C+v@5#gtYJ=P2!>HEUL;MMZ5@b$xcr`TTy4a3MCq)bAQuQJo(P
z?*BY-lKo5j>E3O28R<DL!pj(wejd6qU4d(ASoFl4mCMs3;{4_<mG62P+u@@*+xpXI
ztDA3rzJ7bteZIpr?b~-Jb|~Kn^^#-fkx7ZHw9H{jWY_7F*p{#7v?e%9cWP)@=hZ!d
zi`|lUi5jwm=`FsfF!5NYRZLu!_?Cce(VRtLE7XommSi{jDB&XAE?+n!H00_Iu}M?3
z`t8hbzVW{y=&{ef?!PbFT)h)MhAX)y%G(vO%&9izKI3Tp{LbfxIp&dddE&FbUM!I|
zNSGk4v+1*8D$m2{9R;ja=WHKrV84{U_<-)oyx*VCp4hVL;fu?;cNEzzDzkN^L`_3)
zueI*3{n}_`!=UKxzU&r9;mf<L*=y(QdU3DY{o%J`()mUW<~Q!v@9Le~QChHnN%2jA
zGp0)v<?r?L>P+omTNL^FMrZs5u_Mw`zddJvSJ<*Zf3yC{jmd_t6B&=qttvep8_(=w
zc#F@zq-pP`XF57vd0Ql&JnY=ke6YFAsJZL;ZPqhu!lFGNdadx=ksH7J)~+7Orxpph
z^WWdvySntG`{flO_j@*feSQ5h+o`ulg6kfY9bfyK=d9Wm`=AH=CQqKUw*LFOu)7N!
z6|Y%+mrf9mGdZ%&p!>v`vs=zQiP+%ia>6Q5>Ran9VPzfu^y`=7cN|~$^Xb!$IkN<8
zFWTA7IJ+iAC3D%$6%(Cv6^$8nr>%?H)3$YDRrQaD?gIHNZ+fEtCzR*vx+!a)&63-3
z-S5yvH`(sH-D0}imS%6iEua5?ajIh3ZmF5SR`ITm+>v9vweXLox*@}nTZjC`qqqNP
zG&3#hJo`IkrEc^#i9Y-3H?N+&;=W{V**TTfcSACmtx|8_|MzQyu%&3pyA)?O*^J=$
zf7Y9IEV4Paid{<FJ;!RP)U1+)E~{O?HBM1@ba|<c)_d<qpA?@NC>Aj=-9L~MV`Un3
z!8N|uPVw^n#1%ePrShsT`tw^reHrx&3fUK&Y#ff7GeFM*=xh?6Qu``nN4JJW<??3l
z&mLXfTmHPW&3$vQ{YGv1o#f<ivgu22q`$nh)H?C0ARDjflTCkrf7vK$9F%kVneVmz
z`SR8Rg?>!m9tsPzpO7q@{a5Hq(d6WuYDHrf7n$jQzbI8_oDz{Pc=d5wvrN#tZxM@2
zqlACIHE(;i<IJIZ5$U=oszu{jqM}rLD|SzRx0NG9>f2-C#nBtso7L4#%Re2?(~91h
zv-7QWR=k*EaOMTaBkGc27j(t9?)E6Dnf&0-qk=aJdBf9w-rcqPi-z9)eg`}I3wgDl
zE0<>qc1pNO2QW3tPHSJ`-nMQ^9M`5dA(!F=Z{$pm`R9FU;jNz~{c<~bdLqIW9xi1w
zm%U^jZ=roiuJ(tbwlkkRH@kh-7lSm;Gj=m(y$*1fwN^WLZB1+fzx^kPZMkJuGwY0_
zM67O!@f4nRJK?9JcJ11_t-JqkYl@y@t*n-v`fS3ly@%)a#IzM|b>yBl;pov?fsboa
zYE!JgHptA|Rq=G|_L-4B3u+!t>&ozWw8O|n;jF86tmP7I{o3l4HC>mz8xQbF?$d8}
z(~c6Ks<TQiw|s8V>d<NVhrbjw=BCu92+XNBDeG*wP<ZG!j|@lQ{}~4tNhTNC&RrAD
zC*CfsC%P{F=Vht3l#`-QL#N%`$u4DmeuG0tmEz`Y$?83+&m{8QmGrMGt-aPFrW@O1
zvHIA&st=;up9LK{@MXDmUTd5qo95{kf4?Wku9(Vtoh{qaguPwDeBq~=KGlc5xLgc7
z{eD(=<4(Um%NN}<ySyxZuR3Hp&1rAkk#99GmmJ>|5nKF9(<Zra)>iqq${r~U@6Ysn
zzHHr<du#UeD4V!jizEZi&n=l$`u?8m>1itpg5(76|I=|W-&7YA`)%IYi7z_$#8x~E
zH89m_ySy)WcJSJnk$r4`iv3<DO_q<zv^HP6eeL{Qhd<BD<^(Lyy|c9}e?|Y!=2tGe
z&iU)I9`gSkwBlJu1zS?4Zl=8lkN*lrwv@NWFUa+Bw0ur#y7fjt^X0Q`U;f+&Wdu*1
z%Tj#qGd<EL7p{AgBNhI)Z1uW3JO^(ad6X$A6WRRsa(aX9*8|McCMni_V*7p6^tw{<
z5k9xOWjh?7Txj&lUUf5L_4UJ3jdSmvYI=Uib^a~x%V`HUvI(5c*?26gr#mz!tx7iW
zyMJur{(axlP5!9ue)Y=x?bYyjb-6S?snd!Ts(rtweP7ltS9kv8smF#bBF$zk+n)2k
zIGH53>9X4)Gm`|q#$&g4Zr`F8k&s##q193(Hu3nPT<z|1-csw^cm5pYR6TNKv7d+J
zg7ZP9-N_H%cDl=#$V{CxWsB14tH<U|J7yHUzc-tsQfE_WXS?03jpqcv9ZS1%T|y*^
z`NvKlj?Jsr{npNAyp^C*tuQ0Rb&Klb?6tZp)@;mJaa2!ome;wrN0^cp_cpF@KftN)
zJnuH|A-Rl$oTas_?^iw03eLHBs{h7`AV$SB#@T#YNo$(Dt(J-Ds@f&^DsB~iwA|##
z$~_O3^E%EpTWolwl%?g~+q%YEDN9XnEavwuo@>kWHR$KllHC@{8@mrlxy?RkHb>`p
zNVL<jf(;6~X>k+h#MeE}-O_tuy4&=qKA$DZ^JdLUv;Xn%{L?*LKa0d~@5*JqrRBLT
z^|0GLbA!dn=9>3AQXbqbw<+@uxZdOLGMVA<1fJ)sdZQjCFu$0<{(+@6L9S3*I>#)h
z+{H6_`L@gTAMQmzSeLIYV_o*6SH|elGQa3|9R<8e%b!dsiEfC{Y@O-M@NW0ic;;;9
z%#$C@lD>S8WcMg7s<WJ_ukpguO2F=#rb_kn{6{*sKL2Rux*^LO&%JSqa;~J%<cn5<
zuYOo;Ik-r1${JCZ1?MNv>e|L<Y?C>UC86bC&Go;1k{6uTm95I+ceBd2dd&AnvogWW
zJNioA<M}ZqmTxus>=u7(iL(oxcK%H2n<JiK#}7P~$q2}ok~@;$-IINxICI;@N)F2%
zg8s}CjFT6fjp;~pIrlYY_J<^i3CWr5AD{TQeN|d%{rrF9o$NK!Pw2-OGuPK7vs}@$
zdb2RkpY4CD+|0Juvc3m}CafxVf1UJkzn0JL4LAI`e*f1F-0gZpw6E;O6=NM8w%4)u
z|0GOY7oU1|R=MIVj!ie`35ji0w#|-^{(W07a^KA0*lph`PdHn-XbOMkd|6m%>949%
z{<m;<Ldm|ixTi-~hb=a_e(Y=TzYjC6^k2U8+fOCN_UWywd$+7ynwF9Lw=cTcmv`=s
z$1?;aC+<)*+<Tqz?d8j*#l>d@w?2I>A6B09U8n7L5SQ@fDxRCRGWXv_hVOm+Jn*7n
zx2{cLUP#Cvv3<|YW^Cn`ma#I5_<oSP-1+Wg=Ch4Qu60~%nKI>`x&WKjSAO@T%9DS3
zXQex276ypOcJ!R8QnfRC?|Eu@T<^@XZ_Ms(uG2)$)hVf|b!GOlacg8%q@>n->M-;<
zBoW4Z^2~!`!SJUn&82&1OKqEf;nuANdq?N{20Au|wKp`_7@vf04BG4PSXTJYRoCTP
zO>*|$e>*|+<FSUYq@w%tU5+mIxmsN}NsjyUwN-Pqx3MybX8x#BcGeY}fA9U37cZVn
zuUu|(?BN>=JsX<|F`@fvq@<#LUdrp5^l`@zks7CT-o(%6_zta{JE@RcTmSZlj0Ks`
zA97|qH!)b9o$7G*gyc1O-p^b2l;=uT`iD6mKDS$H)v3M<3j$(;AGrj0YVK82S9u!i
zYf)=Gua+fK@crJ}ykh5*`qFOi5BE66SZ?dT(KBnZwO(d;)vs-b+^4^f*{c|^-&Xb|
zd#>lv>}_ZM94?!`w|#0(?Pe_-8NGuOGpC48XiR_Ze?r;m_9CxnyQvMA_`W*oy<YH>
z^R|c0Y-w4p&E7)q-I(sa4sdOIl-+V+;pTa*hh9idPWajS>3Cc_!`3_d7Jc9K>1{8o
zP~m;)(^msei`2YcEC2d>;HT%mbKF;UZVTN0_(|IKIV{1GZ>$QtYj*wq+qwI{a#XNb
zDKM?{{F*3wHLBoayZZs<4d#juEWiKH$t^QE_t!qU>i<@KCkG?D`U(~sCOO9b195E)
z>hG!}TYo)*h$uej+?~%Z$JpQCo}lk?K=}LK4MDXN!D<`S-|gcCt7_aU!03PH`ysEd
zuAewSBJ+0qHhUoWfun-un-hyo;eBrHtKuh>!6J{|-EMF{p!`7a2DjjcBenW#LgH2W
z!6Kcz^O*;WMIiqkQ2ua~gXQ$8pnVoC^}pY{C`j<Qz54#%=koHWV6Q;}0qhr$PcgZT
zds!J%UT~hCt}lPWa$5YAd8f9fot-6D6&DmVY4`H)Z|7_7{r3IeE#(J-Kjd8(<Xm6$
z;@8*LyXz!bLPJ9(-yWVaefsjYcejP-=|*pR@_J`S*o(dE%=7L<2<%$FW{uB$+v;yG
zF8uxf>gUb$`L>a%@mn%3ZV=dKUH;A|Zf8;Id;zt;zrV*Xe0|y9{x9cT`#&EJ|5bb>
zxU24AtGM5l$U-rl2!kgJ+vTjXkN3%19zA+=E{CxCoYK12Yq#?STY!^8wI-9Ilb}{y
zTwL73b(=SD?k=5YmV0X=x451Rmm^2Ezkpl6oUQx&^H#6dw3qCAwQ6<V<(>KW_pL4w
z6BKk*ihFZusW<y;N%swJQ^bDd`T6->TobwZSlb~U34?@6jWhorMIMR0v24kb5Q78X
z#Mmw`_n%*IOfua@>X5RY-nw<()AeRgo;+E5e)YSZlT9XYo&S8!`u)GNv(2CH{d7v(
zeSYP$nf(p5Q#y9n1uyflEI-yG`B+>(ZV&&*?8@m2taz8cJYOx&6nDP%{i^f%A+!AE
zTIKQ=Hh3i*YT<nU`p>7+`u>+HFD!8MZsV2Swjz9eT(-L3oFC^vd*RJ(=UbP*n^E`o
z*V;KInU_ND`p>iZ`J7$0<ic<Dc@>Lxw_8jt{CmmpxXkB0mjY(k%7(`j9-UwJefRxX
zajxL-aPj@i3;uhbZ_#aj{Cu;*hyNzZ%8PYc9334Gs--!{_S=5D5x#iQq9`L{<L$xu
z?+<RB&vH?}Eu;PYp^Ga$)zs9&j5DnA>Q78iJgxAj-$=V7@q&fMlx6nSEH+Hll1$t0
zRlN=sI+!6PuXXFhMCIqL>ztKDIZnCR?*4Fy`~5{rUEQ;Sv*+1XubW)K`smZTdFm=E
zS6-}n{Nr(dedU!EfyKAq-ML@?=+4x>BZi-!pO;@Jpr~|T@7(_@sx6j!Aqnf|u5gvv
zmgcnZd24HHY{}l-+uMBRhOdvi>!03v<%`c|g-0$c-&v?1xT#(^jmJLfp@sXIna1fo
z>;66z{J`;MDM!Z&Z?)U|Di*TtzOb2B+N|VqX$M35yzE))UzfhV_VrTbvokXvm+;9d
zDJeEBO6OWWpG|n~?fU5joQfBHH1>hL2+sYWvH^R3f@Df?DFP|2z{Lh}d2v|jtqB*X
z_;xeh-_OHig``EngH8ALR<HN;_0`?~>6Etm`snTJ!l&!Sn$=G&(&+v7_xJh?`EOq?
z``15u)UCg7_213wt80%4y6^dT!I^*V*V4y7KgcomI~;da*z`E<?DI3A;%L9yf<1d=
z?3A}!>FDTeSf0<?e2`@xd&T_=|7txwJ@aa7Ya_0&i{0KjFFZ6fH6$$T*r7EdZS&Sf
zZeHeITwFZoU2<~r>gsQAeomE`8Stn6c;(|`y{w>egD-hY&;42JXQdSu7OJ<ty|Oa6
zP=l|cWo^X9B!?GvC2|G{4E?v~wYRsMe}8>FUwMXU`@P?v@AWeLP5Auj>FMu*n&InW
zZl*suF_F9O$6<N9rQa5%YieqW-rZID+b1{k-JP9_<0~Gv3iH|j`S7wz+={8u!6h&-
zFzkigGTUkUGQA!jVCJ6_7#=Qu|JE%jIZ@H8HtFZ){Oz}VHe>qB_}UpdYi3&(Kl`_3
zzvGvKJDT~dUO4+QZOgqq&A$5E8$b2=HJ^&t@A-7<qW#~O{{PK#ZftM`-MX{l_xt_-
z|7_W^Wp4W1(rb%*dwUI!%h&%oy?)=XSBA4Hrc9l>^!Sk@CKJyaF5L5DGg58w-<1V)
z^~i0B3-d$8-tGN<kNelRx4T!>mffrUe%Cp1)AfTUF5N%dA~TX4{5e}29sT>eyH|@&
zUX<R_?d#{aE@oHB%Lf4xa}zVB+kZY|Y=2>^#Dq>^^?j8$Q>WkE_}cE@+U@tOc%CI~
zx%aU<YD>mNgT0p-9~%UnFX0U~X?V@j`uoFS{_ofOUvun@-jHxmVBO;MGcye1zAt=i
zF7vBS<388s`*pw1TD{-%`Q39Xze;@_oj2gK<!*fA3D($mXm0hpoxx7ut+eBApY+YJ
ztKa&&_?_^Vwf6sio}XSXcOw4HR1S}*xPX8Sfp7iozw(Nf{QdQHuXXvmJ+9X$9m<}x
zCi~X^x8RbqMAmAb$D@D0@BjZ7HRFwu;p2t(r)UPB3%eb%U)DVDj=K-Xwr<P$28oBh
zSij%%c~ZcxcG<EUw<qn;-uJ6mW8bZ1pS0X;MW&gYmo?40qJHXipu6l>say-QFX!gl
zg4#2X65<5|hr--ydri%iuV!Vh+ga&<Q*iRcxpQM{4luHxNl@s|lXv53lt{L<{`F#U
z{N8`RUe{m$w|Cvweg5<9R=fAh*|K~7Nl!`<1Jy4+$C)R2Xz{#sD|vsf_Hgle+j1eE
z!>=c+`|k_lS$~B`Z`X@OyO;aUE?e^G_1;U9x5V2UDh4n2vsE-S-1uwV?svOFGPl|r
z85?^~@cGw#CE(+P4tA5s2_hjp+a7f^CT=P!`28dP$d1)Ar{>q~o-wCB>4oV{fo*Ru
zf4N>Q&s3eXEA-S|$?q3fKD{=2=jF|_^VW+Aiq2x4FR!U6C@U`xx&Dg%RkX*0_=_$f
z*OlFRW~{ecx^H#eD!V1G|9-z;pH^4*@0xggP2nVo?~cuEx`DsGG+TVVywJH_FJRWJ
zjyHF98b`kW11ifwEjUnHuwIf;qOrXGV|V<WML8Rm%+r*OUD@{L#ztj#pT;FMQU{!G
zUSZg;9vi8<aj}>IzvtaM0XM#-8{Sgvtp5G{`TY8Swd(UK9(7kO<7}MKJ3X%IWrg9T
zNpf9<53IPpHu+8x=~BE{{j~YH-(Lrxy=sg}cSN_<{@N8LsWOqr(}7cXc}-lwLDuhH
zu?{_68hsLT&F@ttC%uS!uAg+r^R(fgg&(|TXZz)zUuw2wPnRcm>&J9RBU11KM@=-#
z9flvd!XH1{GRZZ*mt&f=VxgXqg}#2icfXviT`;Fv{=GTvD!UrvC4Dlk?5X_R=H}*R
z#w%}E^KqV+#|#dY?z>BO_xY7yewVl{=jNpTl3jDkOLy;A&U><aex22f)S8$3*7NQa
zU)*b#?~<37*QqAR%gY<Mi*IlI-l|gjPa+&gBX^hO`Y)OI+WCFCeYTNN{l7nn9@^6t
zb4ylnYe@@Fn{#3Bsk2WOuGy=%|5Ibjy_L2tm!8aaonmfYB5(Em)z$939j~ii##z1d
zux@oX_;L?9B~!IxtPvOF*!T5Xf3x$(wo^ZM&#0dd3d9Hh`5Hg`-@T;v6u3HmVBgFz
z+xKykb$QvvpZ1?!|BJ!{`p<L05A%Zmf1dGMzlz0%>3<%}y}I8izn`v`-)MiYM9tIw
z*L%Nv%fEjWm~d2S&8H=;YeY4-o#}n_b91OzQ%c~Ax7+XA?bx-;s`7sA_qnp44&1(X
zd7Tb>;-=5WYd&A8-@E?3<(KJCJvXN0a_}#yHAvny>;1MDGe5;fMa^27ExRZB{BAZK
zKGnpHE3$82{{P?H*0$EYTHE9Q|K9zOJ_y+LpvHv3`lt&Vr5bboou29cJErx`qyHcK
z>;I%y%QJo|kS=1`vioj*CHv8P|GD2@zPQyV|Jjo#A}2M)&ushrLDPT7Cpj&*>hB+R
z{a<9$dgyfVi;c(SewSPR;j-m^YF*NwyteV;#f!b4>IJIUHt*ZK_xk+{pYyA}z5O{`
z>G|VImTz?|dsdyf7k_+T3)nRa4l8^(9sloBfBL-2XUa+UKn+~^x*rdXK?io8mko_A
zI;mQo7+i1sk9FHg?Uyf?&;Q4Arm|(v-B;%2@9s?8G+SO+__D_BKNh>YrZaE6apQ*C
zjCa@L>V7_b%*H3P!^e)nsqn~^dP#<&7gyKE?+-Qje_YY<e%;5T;{R1e+<#8k9`h+g
z<Nea@cZyE0-=W95_d6)MK_LW9RgLRA8m0%-xi0wUeDFzyww~U)vV%>m&R;ww-e*)E
znQNGQtYXOvewpGkhU;541%-r6VHMW9I{D6B)pzChYrnfrTGM`LoBiq4?=CI%{@v|3
z{req(;=1Q^%j1kHK0K%|lKAFYS@rAXa{q%nuk8x>^~Bug=he@5Ro@kzQSGeOSaUA!
z(LFid`nSl<xd+?=A9{X^H++t-VP%&2`EK`nIh|*_YR!&FJf2#9|9V{YTMe6wb?emi
zo<(ID{5q+;?$P%C>;GnzUwnJm!!_;Nn#knJc^B;Nyu0pI{M|;A-{yaN?^!SR^G8=~
z5AP1Fs?wAF9&qc@+3;Npf9F?!d;9aY(u>E{EZ^c-{^ho$y>C4+9n=;Ah0Q)rrrl;0
z`}SAI%ww<ocJkf%z=@i7{@&cbOTAa^-dg^>?oM%Mw${a0ywUXcxNZJkuCrjP&E@y=
z`|cjz+*x+mp7j$yxN~^mKO<Az@xT8WLgp`VKcM_!e{Vy{qNU}!vDtr(jEuaF_ey_X
zxMb5Gr6t?frVFe2%+M3%UD@HW>a?|IZS$^ho0lPn&(v-E-R8aY{{H&^qPrKbso;|T
zweH*`z4m#p=ggcLx#;YI6*GD6+19!5V((_jW#Rp+(tAJnpUT<$dn$|Xy?d{sd0%$>
z-NQesp*i?Qx8RLhgKG;aE_tfk_Iqxa)6~?|tL)x4M}0NRt%9#lCi~A*({N&5b|`B>
z+GpWaGqitaI9xn1d;a|WrlzJ_W5oDH<o=$SpP6v=*qVoj+v}sk!lo^H{<dHLm)z`S
zbqn9WP(RJVQ}^-h<5yBIFT4u)SN5`%?Q87b$tO)pf?t>E#{Xw#KG?Ql>+10J@0J&s
z->>;>ddmFF33sjbQ}RhHW;r)5_&ybLE&^529^T&CyWea&{Vu@9P}fSf@Q7gk3%in-
z^1G$xMY2a+?kFxye|x^mJxadilVnx-dE4(X71tuuZI}GMd)T8qtlv4Y^q%nH%XYnY
zKjzC{k1vm5v6_{2@ZDRVGfRJMDcN&XKY#z<Z>Mi9Ub$`6J`d@#p4}n(F3QV5mH4ks
zSG;bu-?#mH!TRg&{eR!)KiA%S!T<f2KQq(k{dCljx!)PK|Bi4iXY0@W`Q`e_9@}HS
zxUMppqUgATLwn^Jjr}&=HUIy9=NFQ_$QI-~q0F}b2dLFG-#Go8#LG+X7x8k*|9>_+
zUrumQ_W!p=?fdRuyj83b|L=|92aZ4A1wX7Zir>tau!URoAeU?M;}Bh+4<AKEMOQ{B
z?vTEms(<K6-oZ-;pYwdr-G2AmY56}7*w1U6`|<H{{6A0;vswP{3-|uT_bX*)&+@AK
z`#S!9OXTLsl6T^N9hUz$q5Eut;T*Qj|IK`!E{*A0`S(vkz^o0+-y3oqopes^(Q}=+
zJrx3HK5p^1{~OZt&3;De<e#R7_iXAvUGmo7`}<z?`@J99r1O68elL%!e!F%1oWf(0
z{fYHETdJLJZCyXD$J6@F1ZTd==Npg9SvQ|eox7n_##!!C+POI^6QmfDXKr}&<H=-y
zzQ%*|4<DGZd}+2C!@Js$kSp^2R<BlE-(l&;Kf&$VDV;ewJ`;}Z*nHmZcZ!-wcFcpj
z|0a})^e;NNYRzBmQ#<&5ep}`=NPk>^Xbb=T<*&bGzNk%1d}#k*|8k3eGu<DoRuJG|
zQBrYT{=X%WGqq(#x!PvwsHi9<WhJGksckcgzl#34y0G8w*Nd57wok0Ox4ZoPqu5na
z`4{Au8!i-)wTOMc?~RA2=gMD3){hL{Y%DD;{rJRHxb>92_vigz>n<<zW!+@3_<gaT
zq;=VwHSg~3e&5iyueTvtT`Z;VdW!V28k>?Isw~Ra*G6q!Wq*Sebau1%jV)1&Ik~rd
zvC6pSuvB@q!SXppr;4A?udg$I;coKfr&Nn#=7X?}g^!QrU6{$&-Tvu4e}9AfgL-Mk
z^E>L#{z^Z<`^HW~NmM&M;of@C7|XgnpH7`%m#cV?WBAddqsXu_&7=62*QH|z0&H_`
zY<T?D)2E-;B`LP&%4#moOKW-5yc6x3dDMdA>i>RCty%oyAiMmZjWUxvPJ${2|A0N*
zdOIH2u}wQ<Tg%@Wo6ojRlqaf4W|KhX<&q`&_NxDuef#Kd`}K;Z$AfiKr~IB<e$P|s
zZ1u)D20efNO#HBX;(M7|Z+7N%u`}*6&2eTyYwecLExUEuK>Fs7z?-pWwR|2PK75$@
zPt?ig-Pes}MRa4DGjGqm$*sSqfJ=DJSC2FI>_44Qj#v8Y=<(kE!tcAMz4vI^<fR3P
za2!?No5A)WTrz|GMev_l-vy4<`cJajQ0`-YUDHT;c}bbS^Z9QL`{jNgR{pS6P+)CF
zy3vQTpaVwRcG@KW`}1@0j1_(h<=-#yT`y3~6&rD5U;Tj{`bkQ+SADap{q=>x<lzeS
zc?E|apa1N*CojsD+jfRY=A|p)@wHbMI8Ltocl$!I#O>3SY2aSUmzc@_-q*gbmY%8d
zX7b#*du>J5DbHIdID0`h^Az)6**dj#Pi4#Rd=$Q`{HKEFSnTw76H;d_Tc+mw$#k7*
z@rx*vl}q>Sv-A5KyM4*S7A=bkp}AYutXZQJCIudL68o~l?>xNWUCqc8wQFjpG4Hg6
z@<C6oZ~b!0VYk~V#TRS#X&WaQG<;uqVz+)^d%}gFb<<WY<y)*;GSefuVV;6<a#4)X
zFW;F)Pu~R0x$v`lAG@%P?<%tuZ_Z4WH1(X~{PEWO<$iNlbvgu?P5e5?v3JqYt4fUj
zonP#G`|<zw3k6q0!|$GY@NL<>`&F;khI@v(o&FcJFz{v~%N>U9E4#YSY&;n=JI7Re
z&ZBo;=1JkZ1P$)8^2|G{xK%ds*ZPoDk?_6<mDtOsJ{R5u+$)v0y48NscxEy4eJ9^l
zDeaM3-n*|fe4EksVY#1JOWnefzdMtaAB1vSmHn-me5X^bRp-nLnV|f@s6~x?%Cj0`
z)VFT`rDSy^f5DZ1Ut)f}U!xVLAY1AC$aS;Rxk(<%UL{Lv|Kv})USBSAf8PJQ9lySS
zt5#?~&w!)CZTaC4*Y-0UJXJGhlp6k#HEQ0SdTRUgy9^(<gZebjIVwVDo?rMuT&{6_
zd&3OIq&Mq~zJv-FTAhm*+p+i8k?E~p--Eghw#pk;%j@3x9R2?ac-*?C9MlvkU%sx!
z&su_M_l(B#U*B0reEW9mO~#=w{=!mnZ?>|2WBtrg!Se4l#~Yz58uCKdI_}j7p8Z*4
zKV7Nj<i_P2{s(RN?7!u`x6t?X-|bjz9`E~pb*279_k{Is3H{9Ci(kdXX2e^7a{c};
z2kTvrTTTC8o%KQf|FYA6<aYiqWZA>_?0*IGhok@dl^*=QeZASb;{RWB_Vzv=w(#|G
zU%w{(x&UcoCM!RX{N5L9Z&wcHA5i{KD%jDJGr23t`~PdVuMfffVh4A(1IF)Ucb3)M
zgNEOO*UAE7*N*LY?D_Sz`!_?dsKaqrkgDx@HRr(m2KNWE6&jQ+#B~KeB;PSVc>efD
z&=i9X)4Ua>H&%U=1bN?vNv<)!#i65+->kaxw>i@VcTjWON{eY;;rkV)k3T<!Ht_EA
zG<I~D6<7Ht*7f{O<M<T;8iZnZJs`Z5FUrs^8s>Ih!5=Y??mbd{cVECs{;cu?!51?)
zDvs?<zSezyDs(WVCYVJ@IXdP_!iDImKbJ}TssNeP?gDc8rl^`_FqcOwTv(=c`PM7R
z@A-_2`d<lt;3%<Sv3Y#&<EtajPk`gNf@L2slb~R3SZY+1&EtQ$1z!q5NrA7uA^nbZ
z%+wz|m5^b_1KXVxwpeaGy82X&woGkGe}nsi!-@|izw?Ew+Bw4<zE*&PKmT%}`FqQ+
z(GOoJgGO*=`54ddDBq#=Q4$m+;DG8ppm%;{T<EjtM=utGmGFR+Y~cEM6BM!#B@QVm
zx1U{^wm|;zKGi99yW9^bU)U({!DVgo)%NqfurP>baav{6*s%Tazub*qz#U({R*<tp
zN`IWGfH~Vu!Dx+dsM>?lJNr$i*@1>c7dV3*9x7{R40pI7$L*zB!e3Sy-Iwy756V~<
z77B2@4%qpVFGVdPXj01FYLRHy(mUk}yY0GRnqr+5tWWE#pM7)N`7>oxYOWXke}6VV
zD`@Z9yB9Qdv{(PSKYN4!S>+FRT@Dz(i{E^&$<;M-+U(tjySg?VE-L=+5hyJsRkb!^
zU&6WI^*(1cZpLJtJ-b#+Rx<Trpstwo^{nUr3wlyh(xO5l7Pq>#M7OAZ(7VQTkZtod
zx7E2F8^q&&ELa)-exm$wRh6q(%uTLc+a47gkx~(x<&;(F<rL%@<CIhB<W*D}qOitF
zXO-!moa5}@Q<kZH@9YYgy6BqZu_UkT15vZim`%H4K7AU?w(F)>uTRg_UzyqIv!biB
zbA2ao|BACGPp;vO$d<jiqPNFa!@JL4Yh~VwlXL!`w4Oe<!e#%S9Y0bY&$U+4Ii{m^
z@Ktu#nnzRlb530Deq+A#=C?%e3%j1AMyzICvvS|fpy0zgx`u~OWv|k`aVtms&y)7B
zh#mLXcu#D)aYE%(Ot#}A7L7`lv}xK|v)=4$pTF&`^`y1S3=<|M3SJY**!Y1#anWHN
z2|2&cMLKqhr-B|G(y`V)yeK*A&5_6a8>T!d>F)B|c<YqVCElor4Hu)D1FzkP$$XGj
zY=1N5yl-^s*@I!+W~{nG<vN9e6U79j^9nB(Ub_&JEt-0Dnt*(IukX{cW17EjEM%8U
zWZ9O`@asWFF0YXNt!Mf_&%CQFXk)DuW89aRsFgnFY5D1GyI#4iUcY9`Tv6W#2evC6
zKCt%CFR?ARp4!{qKBUwv=6AKF^{9aTomJUVZ{|vNzkR=cz0%(T?~d-RHzF4EwnQg8
zH-EgpD8qP3%30lng*`1-BcrlfefPao>hA2>*m5N1L+(bgZ4b8wT`v}2v*G^TlJ&BC
z?t8qxq<Z~YZq8QI*ViXrxA>6r?0VK&6=7$)MHxzkAJbk+`j#Em_uG8qg-Ul%&vpeV
zwzVzXY|UHdTCHBQe#6iCYc{N0zh>hqtF4+(ou_?MIvKoUYa6SsqSmcLhnvIPm+gLX
z^oHkgzHN!hznT)26Bl!M?`ZhYvuS4cw42`RbvNnGKEZj4$06gRVWF6qY+k#c%^58(
z?%Z={W|rMC{C!)I{p<EGUv#?t&#2{Z*?mkYd(CaPs3qS2zT{VXs(#&c`O)+D8#arr
z+hSe)?ADoQR^8qn3URwa!^|&)dh0aR3A!#^y!g<Y3!KbvRw%PwJQt;r&+}HDnTPq>
zof|%z7^~~A33+?G%6lD_yJ4mN{uEp8T~WEAbKfqgn>^`qPg<s@=gDakXXQK%O%)TC
zO;z`o%4Y99w@7Z4hF&UPw@UezmTMZ>dA*yjX1{uSG~9mM($nD+r+d88@5*1v+o+kl
zcHzRCNhjhXrg(|E#hKl{YHxp>?d|2$hoZA|%icwu-uGBmd*>gHY$@9_W+J&8*q7Dh
z%;wVeR6lbm__D65Sw^(?sWqNXX&-JrZ92iU)_0nSbmsHFPb_YyCv0>5Xr&aBJA2>J
zc;;qF`TQ-{<L0JXmtC27Um-DreGhMcN8^-$`X%DW%0uFNc|)&+U-)G8^j7P0xxCt{
zv<Q~BhE_`Vloltg*|%*{9V^e3O4sBmwtsHS-d1ulD?2l=(slNsHAiPHs83wC*4*ss
z?YiH++vX-z-s|t%!f1Q>M5OIo*T0Q5EU$Gg9O8W%wKZ|E?Y}=p(c5-hc=R|~S4;1h
z(!m`Q_poM&e=NLs?aq}9Wsl$Ax}tVZDl5Gs@3&R%OJH`c!rZ7!-0Evyt+=SPxcKdv
z&F?oYTNZYSYrDp)WlKYQZ7xN<)>OX{QDPF&q1VX$_3DL?#O?R0)|GlO?_F?<XNSXa
znQ0}Tq~BMZytYO$_t38Vi~3QT{v|$ZwzgcpcS7Gl>h8S7t>3O^iO;E?!24=)s^sPH
z$Ya6tC(OIIRo3xT(67gZ-;SSUoc-1CeUg&So}DLW6>v!lPfyV8ExnS?lGz?z5@8Zz
zb>@_G*{#^^e~*0H^fLNN>V~N{mlUE7ZeD5Gw(G?9&w4xhyp--A>3%A$nR#<tZS+Fd
zV@-;=3OutUh56;avMuBNb|tue!-->89~|3}bTNT(t?*w({evHLcE1pxympz^(WlBy
zj><QDq?hz$Jrb0fToUj>jcsW`oXdivPpS-Ou>Np$_<Z<KwC<c=nNNCe<tvqbymn`1
z*^hm{qeXKqf^ui?%4l?Jbqud?nq%<Q<kOWirnzfcx40Dl5I+`iNlHQY#lAP(D|uJP
zMM+G*!Z)>PHTSy19Lx8xX>Px_k}pbW(E{ln=_l&5Uf<ZE;qBGA`5x=bvZv?&fAC03
z`V_e?=3l@21N)AKTWjq1u`$IT+j02A61#6tgu9pR|L(V4iX%?omCmD3X5rhNjsLcr
z-%BuEnmX-{=Gje~tQ=hqDJ(ggw;{9XVMohm9}k~x<@f4NEweF_?P6cp{>sJe;29@{
zh06t&F)-Vnk?nEMuI;^Beg5t=9XD0Qi-v-IGn`snelNUf5Po)B)yt&azb_tNyJXS9
zM~feOvL6y*OKfh;%ghqg+)~w1eEpBl?x)}D8#b<K@jRo@D0Zo*tR?<_UssF5r@z-;
z=0~3D-G2M3!Nt=@Y@9!SvF$qSILqLysqa<;^T@IXKLpEOX)ZtLaA1yshRdNB2Y2pf
zG-~3wIMF96YS!Du{r9%qmajUd#5_eZNvG|qERWSOhC6p|Ff0zqeQBv#_I~a5osMSn
zin>>3h?=WDV|w&vMwZd-I}ypo_jcZwt0?4sIobRkJEwYEu!|+fX0aBH^wLw?;$yxV
zd$(2gFWA%RndG9>dHK|lMUrYQCmANM?>Z%GR(-Ad+Z%1}9r<jAAA~imj6+^<H2F&S
zJbK_*`)1ecb(<ZGc_yv4pAmiP)}4U!)ohWQqJv{!UaJ1r`h3kU!DTadE%1`CnQ`Sq
zF7KOFu4j){eSeiF9{)#J`^BZZt6r~)nd{P=?83vt(P?UG7OBfzQBtw_Y(@R5yZ?Xi
zsP&xUzabERcp01Kaoy%xm5<-<mbb+If1SN{*S<;l1_wT#b-NWIl4~%@rmOOL<?Cfr
zza0@Szx`+FR-Rov>z+*fxG^^&`9atzt=r%IXQrh8ePJ?VVaBPu$5eI*ec(Hi`T7ZS
z%=X;q9Dch$Q}%v8$i<d9VQ~W^+vzage#TpZJvl6uK7PGhC;QnQ<g@<bVZQL<lVwvI
zZJNwh9CHh~72Bd4^I@Xyp67bIQ({|VCr-)OoN2u(`>Kb;%ZVEf8|o_G?6dh~VEt}K
z@{E{eJJSQ#>0XL6wOn+^@zv%<i_TorpPzi*?*FE<(VIHIdH!C`Xv(azIm3LRmrqBr
zPbyQZ)l{2*AKq*}==I}}!-0^N_TsfhA6KtkxB2U9u^V6bm*1MR^L5U1zC#V0lhZ2v
zgBvC`&g^gG?QA<}_nK#R#gmECCQVwTcK2Asp1<2#|G$djzW1q`dv?W+si7e^)3fhw
zo}E{Jt83fTU3Lo3&akRYO18>){p$JG(x+wj<KJ&%KGrLq!{_X`r9bVJ^UWoDFNT*-
znRe^U&hxjk*Pq#be%lp`HuV@2rk-ez<!kw(b;XW-{C(g4o}bOj-#&jP@O-x2cVhbt
zj>gGq6CWlm@Tj>q`}^(p|G&(6yQa}`X`N|i;ymXm95c#p7^`VNH0U>dYW?P2^}7ul
zA0NAzc2!J+>#f>`)$!)5`6vB6w6-;2`?b8CpEGZ7*>&U4OO>@j>C1UrjWr7*gvx7z
zn(hW|IlD@K_lZaT_J@}`7qv8M=Hx8toAt6jG%PSKQ9A7Gw%PgnMH7l%xN}4%TsX8c
z++#&DS96k(pu&-h3*>6PBzpV$ExdbaTJqzBS22k)y!i{?9KGG0^Eh34ZSbM6-JjZ)
zuU#khkVhstw|4K*W5y>J#CF74{+qn%xtiPUyWj7n&;9gC$Kt7D_pjT{t7h5CsiymE
z`JAq^QTM2|Zj)z#aD};nXJCEzqPs_oC9kCX@3a1&!OYIbB=oAKO+ev)(vsOyvt)X&
zOKi^k>lSVKn|Jrm_5On9o$niEW(vKtG7&5&b@>1Ow(jY=y02HKO`Dd;dEqvT?+lII
zGZHu@v$9v`{A+48d%xHG?S}WFH>O_Se}-lDmlvz^7P0wuB`_`dwWM*vJH1B>kF9Xe
zTK{h93*O0Ex0bw^pW)2(F#XK@Tz3BZ=T}|b|3W{jJy$sHm+n(#)9d$|r83I5x~5o&
zEqJTN`}gwlEA~x$F0@3+t7xh*?RgMj<)t#IY-Qe(e2xFJcr?#uyoyT>nk;wOY?ILA
zx6kh1FZsD4@$kD0?}Pupa{PHNut5FC<NLi1#Rhw}t~0zeOHyV*wcjLh#zNaC8$Jqr
zJ$r5Of&+%`yaJzp{HS1S=U8IM!*tQGuQ76a-eTA7$8LXDFWb8Oo)Z&OVB2fgV}hKU
z<r-FORd~2|>zj3!W%rg&KeT1J0;@+!b5nBGgp!uS1)mNmO=x)QvPed7e!^rv$&BFp
zZnI|0N&Xu8G)(`Tp5m=Zn}l*c@8X>{b7tOgnc5!R=&hHkN?&sw%u<t;@Z*T#b}=yX
z;;FyDD|XvV^rk?=X+Htx3r{3gOUzinpd4k(vc9@5{q~N^y`o=EEWRT=@rh`3QIJrx
zyKSY@ug(;m9>?vL4JIqsojG-?EGoxk&fK;sUsq<Ho;$_+PT~v+Q^Scp%%-Kh({5{C
z_OpMQ!ghp#TVB#Y(Bt;23FjO$7Vi-I91<LwI=j0|^2YRAyQbdOHQsg2OKR&PM#r*d
zVb({x7~RaRZIA0&ytlc%p^Q1`mCfs$d)d!q9}tq9ko@Sjn)gPZlC12koSU!CdU!p4
zyTp0-jW<tu%Z|-VKm5VuR<-<DC#D^Ts=mET=eGZQU|0FcO`YtrDc#d`Hr6r!jt+`h
z6dE3))FJBJBO=Q)dxpx}J3ECrBWLisTrx|KU2Ga^7FjC#P{QFz!BVx9=(^{AVd3Ff
z%<X(mi+B$o%$Pi7N|!(Yk8?vP>ynA9+?VW`n7Gm7mznWOj}4doC9*EtX>BV$Z!!Dh
z3f8nO$4-@pMI>fU^i6MgJ7r=@yNtoPZAyu!PoHg`*_Fbu&bf)b*zx93o3}dJ+n1i6
zcI({R)e|onzx3+aDy%*?B{uR{|I^=-)bjN1<kau|&iMM^k)$gf54UB0R(qv-UTCJv
zE8E9&q&Gy%IL9R4-X?x))l~1?fd4+P=a@I1bemWD?p|k^;DTD$18-b!?0)aN{V2Cs
z#QM7CHO1TQ3Iqe!<ft6>Ie5kR;Oh0)S<H_;%5YXyHCX$w&}@r8zwwO6Q*Llrztm7U
z-Q0d-6RUU5v3B_=&yQxWuUX!&`ugrzmakQ=+BshZr4YYgQ`MLQqdqo0%*k?5^1dmp
zbF<I3tm*5^-53Aa<tkqKAR%3QpyKq2lO@`Y-qY7@sQmmaLVw@o@*4%KSFI`HSusP{
z^R3Cv-oCz4AJ-h8o>EPTlw|E~w`Q?w>+W1&?IW<7<3d~E7U8cqOQp?kx4-w<9v3UT
zCV&4t0}r1k8O%v5W}WnxDD~YGV|;RXZ^+c?x4J4@zjYV$ZTvm&*NL!ox44v@cC)1$
zZc2(dqT+s`J@4P=w`MsX5`Jm+7`<ICSXi;-7QcJ2ZE)GG<k;Nq+?!EZhFcTEHZH!>
zXYoj5wsHPO*M^gs>2tjHzsStr|GTmF&%<i7v@aRf9~zn`=BYPC-hL95Yp@`6Zdwb&
z6T_LF$J4d1Z%Ue+w|`H{qP^daS!u85-h8jNI%2&Xs~GR&@VKzl^ZWj+3Vo-uadzE*
z>(`g-6>fOH;`;0o^+?rpC&vVPUp6g)iZipncU~3I-`cc9ihIejTQ?5#ZO^;=`M-Si
zbJ?}mLuG&b{dM_r^{c(7Urp2b-k00ct7*1SO`?FqwoyQ6lIb}WA0zF=AP(b{6?|tM
zIF24P^V`5{_AYdrj`uc|)!)@$e!chlPu*`j#?5L!lfyiwUGG_U>U-_?dDZ9ae$Uzb
z`=+{F&4b1pKM$RI5$@rds3Do5|I55Z$*QTK`@ozo28&fGHm5$G`s!rva&unt-H)B$
z_Z$BEHaj}$-67V(dpn;Wc~e<DX`N2=KD~d(|Nrpmd6fF&!|^)fZ8>#zdi%cw**IQa
zx&Ol>o&{&7DqYF^`!?ro%fBzjAM?w0{{MD-eP{l^$9W%OC8f>Q^iS*CSMjUU{c-8_
zc=_-Dp122k&b_|>pRWX4TcDc3iZiok8~o4yzqcYGe9xBb?3mB9q!)|LGO2wR@+(wy
zuEwn2-(;OLEkxx1Jg9DD`mWhFJxY{^HRPGoBhja6Ub(Usp%3Ic)4y*$62AY#!W}>T
z>u2l;Xk0A)#fx>;&tp|<oRVxm@A;g3dYbrS-u<7dZ01z>%<VjLGA?81sV=q&qUk#Q
zeHX7EiLd>1x$x<&m4){|_g+x8;STFKH7zV>W#a||`^(jj%bzX&zvWl>2Y*(pbSnpI
z{tMHDWzVqP(rhW2-ui!u-qae&wz$642}a+lHeCI>N%NHWwa<q*7H&AVw#Gj{h|kVz
zrNh!Q?~9ikf5_M=F1e?3hJR+o)T^h`+g2>uy<Plqr2M-Xm#=5?{5hWdV9SGlr;q>q
zapQqN8=shUO9}_mlSlgNrFzBV@5pseU+47VU7sDt;WfK1-q`w?RpR~q<Hzg2r@ios
z<kGL5@oM`U3yI)_J(C68j&sOMKH6L)w1)BZD-EHHuUlqCY{>8vdVbiQ@A#LQmy^9p
zT}#Tp9pT;`e`M-Cq5NI%zH;o2&77I%&S71(!E{-&qUFta`TWC7cKPSdWMt%a|9)4`
z;$2~Bv?px8)S9Op?0>SI5@L3hWWKrmt0w2xM(wPPMlq#Nr$+p?TD)>=LXWoKFZmqV
zo?h`iMs;6zWiMh^{MYC{zwf!3t#l~I9j=)6Z}NTX8t++Tzx9&v3*}LA$-BSJcwgQ1
zzlDdh*Y#C)iz(Fbxqj|kY<SNvf_cZJUs7zw4lgbw>|Ylev+cn~u18i(ZrK7#*4EaG
z7@wwp{Ijz#<8<)HOaGb!@86RapHpA=<?Huj2Zeb9Z7a*x*e6@a)ox_>mR%RpX<08a
zFIB5KLhAkRld*+2Q^Su6^z7NVQSsUNnbN)NWycuAcCO1hq<d?Y;4ATD(^VbY>?FeO
zS7^o5f1N)6*<ZU`^TpTi{C9QZ>(*F9&hG0yk(Zkl7G~sUxFu%xdF$_FC@;(J*|t5g
z_HEz4Su+jA88<B7&CYIhD5Es?%$!@Y-C^_ESuG#^%)K2Tmk`>*VPY!h8gN|rzzlz<
z2RS(zJvWQfT=U(tOXO^uCR~s_9#x$j&wS|G>p02Uh#$Wb>n3|?KR#m|cI<J_;n?!~
zqVoUe-tS(V>&x+$|Jj^bcI8DS3;*yYto;A5zh0)4!}$67c+uuFljT@e`aO$O-!Y3>
z@0OI{re6hi(@T!le!nN}Eq12gR6Fb#|GOQwUV;ZMNw<h@-nx12`=^C36u9_4mm1xh
z8Yj}KIAznXZQCT4&EMKGi-$Md<?RyB!e^^?e!P74?8e6nWedOk>fI>bT6%f%`6G*d
zZWfHYuJk8TjFqYJ?ZV^pJRW{sWPIJF{Bfbv;;1D5<mfkcw_2KlrKKgs*B7>Iso(ea
z+>W=_+YOhyCH-6Ey0Pr;u8dqe$#%iM@HG*lZ#k@@uJ^xF{<D0q?K2;Bljfg4|8Pgo
zT&}z^>#$qPyHz)K)#m5i-DbP4`t8<2!9!W@(e8Ju|NH-V<K6uxXHS~+xmf-=mmeKD
z**3!{wJ2ocy4@V%D`j5yCyFe*sO3}>VB|JYApXu(8ReE)ywkrd&hS^xN%gh)bHV@d
z&E;mtr-sKjZZMSjoPJhKWbO11^V(jd*Zi7c9<?`J)>@4FMf~Z5%!Swg$p*$5i=MPu
z^zq2U7l(iKRY<=!pC|hI`kK_YQx^Hy@yuCkSo}-GMkZojb(nGf?!dCH!u5%=r45sf
zT7E8Db}b|69uH5Sd$Rtio7v}+V&-+1->nEfGjq4Wz907g&H7|4g}TG%2r{?qm$-EO
z>UF`lbAyvF1^8|;F<;2=<!FNQ-ZF-SK8wbHIP3hlEnCWu9!#I_rujnsPh!y=^T#qz
zc5q!&|FTqewO#R=MXN;CAG|2>B1*nm^7hR$mQDhX6!%nde|X`0T)|+$qM{!h4`YoV
z?M(iAW`C<88=ri|qmwWGE}yI!aWx@zz0*l)hm5_i)_fK0w{^GvYuKRfX#DEl-`~mq
z-n<MvwaaZ*pI(Na&s@RN)8`Aa&#M-6++wX~mz{j4w>){vdUMg$OTDiJZJGSN{n638
z){iG~>-FzjI4{Hb#oV5aPu|;oU%KPr)%9JL6^bEN>;WpFmzJMZ3K4ky`<wW;Bkpz2
zzd!yr|Bk$Pe1T`o*ZKc7=H1`gJ5i_i=Y<cCeR(zJ`(F5aO5(`v4WI36ZNh5b|2ACz
zZ^>oL^<q3+{}0I6-73?$w*I!j+Y0r2ANu0^izfVy|NrE?Kw10aKgA((tCMbjKCifj
z&;72?A@<(^1%h?`GPYv(|9vxm<hy={#kq)$Oz&UM%TS1Uey8|+|M~id>=!FGX{uda
z)bZgS@Adl)lQt^OyX$Ci$@u)So6qM6u9a|n_DJ^H<eR*4Usi27WG+|#Vd9R2lZQ;~
z_8i%hbC@I8JU^4CujJ?@%g+x5KTN#1?#EyMKZ$2%83|XMeta{1`%(V?59Js1Ef7)m
zuj-80mCAAKaH>YG*PWeHHZEH%AhJ(9Ct%8T=bRf8#6B8bo1C;KtaMAqlet+MT;IE{
z*RAlW)PK!T_B!~bN9>^_t&TdSAJZ9rTm1Lh7<5v6%Kc2u)0dyLG_5M{V9#Pxo@$tS
z%w*|5a9z_5u4~>m6p8(M!QkRiUMRZikHr6ywedACRXts*5?&N<l;Ib8y?yyY&1rgZ
z;=jMY?XKj|DJXGDeU)^s$vEhN?`yW6T+yZ=VU~StjZWgf?>X-ltXrk16Qm)fVz<4h
zDt69|&H7cdHmW3_eD5}4mRWL?(4l|#7QT3;-*2Xqy;{($uHbh0rB_R*zMHf8e7ErL
za(8p5rzM9f)6UHiJhVbJ_L!B?%D!#U9Ey=r`fu+#|2W+<qs`&L)h5x3cT-p|_7;3K
zpZ{0p(8r89TLlx_>`dmoIk2eOXxhAsYzvjOgl-sC3Lm!<Q5T%C%x|qy*$(AhR$2iD
zRf{)sXQzu_b4Y4h{?e+=>AY%A>eo}D7p`^vc=vr@=haG%Wp<Wv6%UVYv0C3MC~Hw;
zP$r+rc0M@itX9Iy428UX%&9F^w>uWTm+0B7zenKvM=KU>3F~Q#_Wyq;+aj>#U_a*t
zhZ}KwvwXKG%E(w&nWXv77nD8BVSoPJA+Kw~;c<nYGL|(Gat2)rcO`Pw`;X3Rjy3ds
zcID3Go{t~Q_p$Cd%pta=)8XEAzZDnH%+%ZvYUsB(;$NRx=}~Wv+rPitGo3R(qSAD0
zw$!b~8|T$+?>W9s_;y0cvCF47?5Ic=Ie1m#w6MD1riSAC3;!10{+{12onPZ^^XZXZ
zLBnyDnmIf3EDvRRZ%NS2eXU}%e7)(sidO<YD|FKQ)^%Iw|CYPMr+?vs#=O}b+ZN{@
zIc?WF!PI5`tVae5W6~2o-rk<BA66il=wcq%$n}l!i$K4<6~jt~?`O}pKR$6V_Tvp<
zf6+4=H%m*fFJ7Hy6!y6JicO!B#r*S|EJ`F8cQ2N0u5^84cd;$tzVPX3;lgGHK06BQ
zZN5GE`|-kM_l-*YN2e{H=TzvlvFYG80j*%8E53XF<UEk=Dq~rns=+-ufNPdum$bB1
z@{W3yZTm}D-uoTdq?+y${+IDq%B+(ioHJKAampV3bgL<R@k(Ar?$>`_nHDGC+jDb4
zDa(5&ex}nWw|ww*oRMpNv+wG9wPk14_&uv%@z3MR;y+~@${+UKu9vv~``z2jtIk!9
zJ6Abf(CVKVVWWK@U%mFtVddh4c>i}(3;u2~-L^QU<e1;JuNHsrSBM#Y<@i{-b@QT$
zA9~cyZKe3_zXepCXPaT}Z}Uwh%>LNEdQGPC@Hdtp3eJRPIz5cs(;?7z?3u`&*Me->
z0dCLqqM97;9huklZpFMH!Pn2`%{NJVcIIc{^SAZ~j7{f9eEzn=Q6k%7kN&*sb!KA8
zqPnu#-Tr^CrYHZsxjO0Sq1KD{FUfU>=^W-Zw4JrvzhSx{%epw7ZOk9b=l^AzmcRI{
zV9F^i&ft~(FE!LRFZT~hIkj=+s&!tf9`6H<OW)or*O;b|bNyU{nBXcSqb1AJ+_sdw
z?>u+!-H%t{`_Ilfvg_0yt)o#fhg0TQeEGH%b{0VM#f99>PPK<QMOrI2R)3!t^Z0W5
z+1|Yxjlr7t@7|O8Eq!ZIQkMNa$tgeAowDdDxOtIb&6$Zs$Cip5cCtV9M`hW8irCz9
z?4ohYiss~Gc04}Lw{d;z&(bFqC34mtCr+=qaqSDwhI2=quQ$i;(3w~F=cB~2&C74J
z-BtZ2Z+T>&46B2aZx!3eHMz-a*B)iQDO@di``f#PH_pp-*-Ciu?3;Du&#lHo;YV-f
z$-M2bvQdx!bx3^SLDdUC_G*5Xycc##>b;+Tg!t>#(>0@o^xxi-4ZX1IzfraCp4X4-
z1$fWrcg_5qeng;n%@j-fE3xvm%6Bh(fB56d@_*7@V)NYQNzUGz{5<T%$t5>-mP&K6
za)}nd+taPr)mL|A>8+@YIA0kTf6JdAk_~zLZ+uy0B{KEmjGYCZF#)!g&varW&wt4I
z-*~t1zrVby$+Pdtr;TSXTC-lgZPjvD?wVDb7q@P;(cG)h#xV8jm7~J?dtG8p16#ju
z?lL%|wWr(twtLdiU8;dM8UEVuQJ4F5@vg=J>qXo({~o@towHBL<?+fXVFr>j*iY=|
zxSCq^LSW9;N!dpx9nes(4%E56EwSyAngnNl^6cg3RHoUOKXE&_D`v4|s*#E&Yw=#b
zDZY;Lsw#rly9lN=uS$42#XoM=)<q0I=Ka4ZasKXRlXa={qZ>L81xRu~)3wmuVJ)(J
z{r>`<IbwJI%Lc@S1~wkOYZ|*F*Ii+PtZk0Sk-0yo@umx=1&FF|j5wog^7PMU{SN84
za%M%o-G$-b6JD-6KI@`%uCB_uOskoOAJ$iYU7dV<U#y|1_LWapPd~b_E?L6ejiWZ>
z_*Q#~&(F`cKRoNiA=$lo!=gD`KkmuM%RX`A)-tx1h*PqSnO_en+}a?+D|5?zj@-L|
zmT!(NTigqbU$0uLcILr@#=jBadflx8-zOW~i<4L-cC~!p<6}2Az5SVyY164HXk8eb
zSUCNn{3{Ew%?cHVnRDt?R{Xp1QB3F9ku8T7WZgJpoO^1^jQ$5#535~KY_U;!6R|5R
zbWZurr5_)0w<IMzH4RzZ?3;Vo;AzmE&FT3T=5qCKR`y8V-JhI(reWdZH)+jD^>6HV
z=$oyHlYV_|jibdpK~-MSjepK;77~w|J!|8Z?_YY{{!Vl@<nWt4n?3p7mx({V-LIFI
zDM{d*C$hfgsJ38^e6wDE(#%6mEe$5qBfei<9lqQ>`PP}pkKf{JwVB*9bE+S<_Eej#
zSw81OJL8m&rP|@gpH7dRIa~DW=5Hn2k5Bfu5n~U?anm%{+1nm@;NRtB1IhOXH+_{(
z`q%ZeLdfj6WcPHp<ZNz#&g!JgZy3JD6<#%sxN_}Mf1}8wKAH9DlRv%P@r`r0!oPjo
z-uEuKdOzON`+U>HoT`}W*wQl&Cna1C<Q?3Uf8!8C*tU7!vRZyL?wD0stoV6#k6n*}
zT<r`ed9{)!N5$v&y^`F@aq)E0-CLzEkL4%XO%vK*bxn2priYs~*Pfp~w_NZc&)Xem
zZickG*72l$o%K3i{Pc8PcL52vgDcMp%&~s|gHbF($nJp4>t#NT2m4%^=QT-QUUp1t
zj}CLhM*jI3ZWnCYf^N)oDvkG!pL2Ld?DsbQr)@VGMOL&4e>I$1CudQjQMTttjZZT3
z3!Z<zv+btZW$l&jn<Z(SB<J-~agR^7*_xBQleE?~-+s6(W^uur)$8_|t*icem7}k>
zaFe9I@U`=Eqqjero8jttLATGT_d&(KR`JvbAL)4$SdZ*kKf6ls+T&+D?ve*L)qHW#
z{hSyY^S`Y->Ek5P9IiEoifTk$5AAqSd$Hh;!nNOJcRq`5<T*d(<Bf0iB8|>V*YYNo
z3C?5QYbv|tV&~HG9^Z+1Zu>t?oql|2MH^4&uXo?yGwENRX>I+XM4`fGU0-)tY!B15
zV``Bs3zd&QGF^S{#6R80?RN8yE0;IywB4E}^>(^T`tO98ZH2Bn34XrM?%v=3Gx^NV
ze?M+*e<f&eBfCi<>bTS#^K!k{Yqauy^_CyInZCZimHXL}4SS#N)LrxS@fl5)H;>gn
z9{IBPLhq64y3fjiVd1iq10|L-9bX&&H%cb`FTX&GjZ4p01*T%&<XCr)W3#@#PJV1D
z{kU!WwFMitAF==Y!hI)W{joEZ7fTu<QXegv{_w4Z{NtmY&K3OAI@eFE_^|KyW#&io
zWRth@YFquD^SPppzj0$!;jy4+zRoh$%QVemD)`<C?K>V2{!O;~CCAC@dtS!&urt}p
z9d6}*eti2r*BHy>qNV`0^`2|y3fhF4woH%hX8)wo^?A|O)r*+c-<Vte&tTfQ_?Az0
zCuStq>aOlKzCNe3$Xq{cZPc{5W50fdP1$g`MXc=j8`sm9Zbfwl*yKNpIhNzM=Evfx
z8`J;qv)Hp<zwe=>?Y`9XGt1t&iS$0!JuB%~ba{6j^DQgQw6ilMXMa3ZY9`$D?a}5y
z&b?-LoM&CXdQ~`m&Or%fiGSbP?@Qj_`PlkmYtW|0)!$uY7iNaX76yiF_T0T~jcU~*
zExQj7XLD?yHE&_lzR#`aYgymBC4brc{^XCpk)NMGzca_n<Ge)0pRe)%MOmsvE_3U5
zy31ACy!!r*^`Ga(nEIZrHxKO6?EnAexVf;N<>a52nh)Kc^ks|WESnpq2mWR5*|+As
z=9yN{HG$64*VP<ddf|AN#kt?N<L|T`&*aKx%)cLzZu9Fz@|yEobEf?_wh>D%d~EIY
z*rMdA_xzvHdoFyDPK>y<qGhh(J7K4-i*_B_7*_Os<&N)1y|XLZB%Q)VuWfDnZLii~
z5|irDy~)mGgGp;$OL>Kt=Khs^)q75ezkUCBi|^?@xu3Zn|2h5s(wk0po2_#T9|Un;
zm}H+;V{`s)RE}-S?*&|Q_xUA1u$N<A&icKceUAUCmB+YW95d*d5@FL;cz8OG;4>yc
ztHM2s=Pb*Uk8L>Duv0sa=g~4dX6`8EX$Rfqs|6ej{kNE!9_`6${XB8U-*eUi-?pxs
zeqaN?pTL#_OqW_&mxwU+h0fh}#w)OkwI|77)2W_?_xfIckqFzR+}@vfH&1=rKCNqW
zD$8OD58jOUu5fH|vt(ScydpzwPRZTf{~dJZY*#p^mRD};)y8!BhmD!B(+&N7AMRMx
z{ZI+pa5u2o;Z11c&xKOYGIV}zUB6Q;dA9tn_v!-w#isD-B<`5d`&3=d;9Sh^c|V@~
zyR*Q`YL5uBo>SWMCX1R61u{o?@3kG>A+m6*_>On`ez!~cO@2AWNmn{h>D10Z=Z>SC
zPIBks%G07|AK&=oyt~3o-#10_PTAGo+J`Q3NM_9vJR~qhMC0J^;`6ymW|At2cO_eX
z+JE@apLi%aVzHWV(Pi1*h|=`)sm6LIw2$u!;x3kQP>_?=>TTV8a$7*X#kQoU`Drm)
z9_0b|OBA9uy!(5KcYhOWQJBeMk+*f3;eE#$7TV^vtkZFvU~s#=@MYe-xrU`)Ts*~r
zT-);R%l-cLu6yt9Z%p!!tSjn%Y-Il+wk4t0p8d4?4sUOfhhc4c4=28GQkcn|d~`>L
z=~i}coxH3m2NYTPMP?-%JgjB^e$3P8M@d5O-R(dB-S~Is+K!LQW;ZAbJc~N<tVvXE
z-P8S(ciahWdUkfE@N2;h%LUCAu$FQ%Jve4;o-)JVxtRH(vwD(5;>9<z`ZnKfioXc5
z%rV`_{rb;R@%X++&OXLWiN36nWdd8o7safJ+|0GGlgDaHw%dgAeV=nL_IUqm&DA%m
zFFVSRXnlFvnKb3Mk3UZS{l1%9Z%@P4hO4~Kthut^FwCF3SC)gDnd6;zu;WSI!w*gg
zY$-l(*=~8wJ)YB@Vfv%Pt9y3-c+CE;|M>ihSv!rrGCX|G%-!Fz^KR!>(SuzQzo&8>
zJZ2rPP!Rr5(QsbO`AJN*cc0v{sQBQ()y!4vtRc&P=fA<d=Jm=KCLV3yX*~b0ylRVC
z%->h9ADuPd)AzHBy*GVo)O<m%AP<IVPfv5|Cf+Mo{32<8-}i-Adix=nh0*+W68!(3
z$cYI^b5*84-kG0rSb^!&7fX&Cp9P(6=5H)=)k<A0@Iq^TrPgnAQN^EEr^n5!X5C_Q
z{rx*-o@|A@-|xN)7Ioc74CtHCJayVn<30uZ`in^|CL%GvGSsHMj;mFD+;rjathrW8
z&GcBls|()oUu4nSA0+QJFOhTmolie2-v7QY?tOi|t0!Yw%frwkleJqmPh{HT>n7-M
zBh7agzw1hO%WTHapOoc)8q7W`@9ycMneq1EY%`hTv$myk91;!R+ce=|>c>m-oG-}V
zpUAZ-bE@xwDA&+O+5zWOvJM|M&Dpg+x#pB0Lv_;W&C!o<G&&ou-Nmka_+rJgnfgbf
z@BiBt(baU}OqG1mT!G?!|0{wYWwYe>Nt=ZmiaBdYJ>Q_tD3ENYXv4fCyHCbe;yAzD
zk=>>emrwjq)%|<&?|+g1HP;1BeR{IvXMbLw{-3wkKi@Sp+r9r|_&pX*P30%qQuB{E
z825|m#EA52UvuRz`Nt6Uqq_c+gNeMo$Wr5#`C4Hwmzy1(=<NRDwE)}1){m>Q*SAfx
zk&ZoQ&r)T+OfPzyji};py}xz;^Y`d~?<$#``TQWeeD7TS-2TR2vTLHhX*O)G+9MzT
z|I_tI=C+RyW**rP=qU4lSEzR~Yw6DYNvy{v`c-t<Jlu48y+>m7k}roQuRCH?_u71)
z)aNWt#Y3;RaW@}U|NrQ`;Vc8T7N1^)4@R64<quZM^}IArJL=4DGw1a_k>oR~Eq`|y
zUN60J(`g0o@A>npe(k)m^Ka{pq_2l8IzFae|2DVqbN#QyOLi|#<v1g;S>(EC_0%@O
z+K)CDZq70Pvq;Z5-b5pj`=jQ68QpaDX=QfaGZP}4gV}6O2)k9<n=iEbDX{LYhi~C4
z#}Ch^Ro85J@cf_tp%Xk?4?drm$~Hs(4a?@F<<i+Lrbn!o9(%r7FZar)KfbEBOH(Z$
zT33AFc&Y9ezufSHd_QB@)0eNO_clIsl=-HUcgF34;G>O+49O9*w2$9@yz%$@-eivZ
z+2QNECm-iidg0?Q{)t1{i=89fV#D)-FA94?r%hH|vdHYR*tAEp)DKVH=hPu^#HWgB
zqH*$>x%NAB<G!wXU2uQi%rlWnVT=zY+bsAM&g|&iD*M_~edGJb5jWG%N6VBR_&Rm}
z?<g+qyg!#dg)#+y%u>_)eN#6&xWkTp^&OLzYncZk`j@WSx>@l0$9on94+?y2>nu*2
zJMN16*!DX4=%Y#w)1`*JH$Jm^Pd{3EJ+4{x<L#3hveeJ299b%T{n4GC=xGznE*=*?
zE_keQ<!<-H*}m;NF1c@f!}CesIPXH{-2)5Qk~j;GHQ8GnIOcaMSGC(w-zQgh+CJlH
z>s=ZZSlT|w88=;dZ|yMW>$?{$^OqX@w%c@NiCAkwn%8!p`)qt$kMRg?yV$wm|DnnL
zuJW^^^!I;BV%fsF@<E9})8(Fq%11{oW;h&>y|Syzz@Fn>s?*yeZ1u0N<*QuOcYd+L
z=r>2wa|I?p_K*A8zX^XTKDTq{#Lbfm)Qvw$ypHkT^I=_Xv>@Aep?O!lvdo=aHYD*0
zP5=MovA=-XN0yuXB3vb(FN>Y>lrB8Q&i^j)j(d`((_NVsYh%|FUs4uq-LaN8xJWrU
zUVV0<;1st5cMDtI{r`9W<P63$Msu`S7MCarJJmn^m0HMf`iIw{4YzKDnAiV%bi_Eu
z==lt#EuYuU7g*J}kMGVG(TnSkv!-pI`6JvVL}%G|fz@7jzbsrm^@8xP^cOy=JuzvS
zo1YqdG<sB@EtsS>*~?ePw2bdq+Bb_WkHX3;%ohu295`giovoc1Wql)ON7m7<h<#sr
zbb|T*l@#_TaRpnhcHUv_wQiT*p|x5sc88biTP!|gx2CPELcno(vAkj+#~tox=lTQ>
z$sU^-zN~wVgJZI0%8Dta*2nu6Ds0<gdi>tq+mDutZ*#H!YFeIf{qfC@kB>impQ>SW
zCj8coPhX5T3hQ6#&9CMzZace7E2=Nz9RD-jilBy7D~?=lF)h2<byefu@kckF<yOq&
zY1jH-)^MOu-S8)uSoxiQdw0yR74)8_yLkDM!>d;=onLBr&R&1&LRD|^Cv&phHC{_9
zZeh1s-q$|+xI_Z0@&Vt8%f%Po3z&CO!+`7W)RsLKVuxn73W#K99hCH%{;;68o$uJh
z$FVK{5_Y;U{5rOFd((NP+ikbmW^?FUH9WY}Wcc7%`Gc3rbJRD#>?nCH(tBq2x_5po
zw^$3$$Ceu%%TZxn7j*5H*_8Xa74~YI!;DgzHfaUuFRYon|D%uDx_OPIw_4iToD>uU
z?}f@vPC6W!F64Bj?dTtg)Z33E%^sU=|NgwL544de&^x2+y+=i?Id4l(<;%NkR<3qd
zJa8aE(jjD4w$!l(hdF(T<*`SOh#OwksQv!0W8+e_Q{TVv9hv|4q<XQgL|5^Bf4QF1
z0kc*Gyx3y0e3F~x<)~{y@%d`&)aR>QN$V+Dvedb7M`nkui}I0;?;QhL78&lBHoQ~w
zJ^H?*go)#mh&9KQFLSQr;WsQ<$Jkh-rZ~B@W&4c}g-Lh&ohGXbrd>U3VN&wws?5v8
zd3R>MpHX${LND95XBs@_SL8d}l0OIhd3G%K{%+lCYolGitvDULF=(fftiip>CqMo?
zUuX8KUuaizQqG%S7Kh$yO#5T#q<6aEsNq!eIVyi%=C0qTV6}0U`J9~ItEbzO9{)0a
zsJYg#-7??na?}(jVJVrL`|Zun>2-_qU3We#X}g@cX~W-w!>g-Jvu0L>#}uaSc_lji
zabeEUO|49=<;%PNd6~a@Fm-8)r1axIYu?xVufEv#{g}7%t`FY*BAY%3r#dLkt~Z&O
zeW_%dS&o|7@jxlhO=|b_`}z0$pW8Bp@0iXWfyo~?Om!4adwBMR+ePbNm+G7>b_f1q
zi~Mi<@x^2R$(31Re_ZtEdi4lLA8o1)<NCEm+3Yxf!dmz8({94&;{WugZ>|U{c_1!7
z=U<%^^M5z+U{5c{AMrT#uGSYhCe`J;PS+YFIA&-iUoJlW_|xX}qbKM3AD`@R+qiVn
zpHsmK83H@Y%-q5}ZfvReVm3KzjoLS5(diR2TcZj>mDV_zoD#T~+P5n%`b45_$I`Fz
z`+w)Md|G<KZ*C#m##=_e?(WDJeNiQNBf3LY*0JHGWXOb9j)g0ZTlI5GK3u+G)&|CD
zGZV}@gpVxw?(D-aZ++m{vE_;nTI3v3%HLFK{z^O$aCOT!-$S>aUv+=J?cbAq6<U(I
zOw2C9-ydJoJ->9q<tqn{?fjR%XnkeimL%D!56>PrlpQw7&Fn#F=;53wtD6=bu3U?5
zGCr2Lev9$o+#6w2#3Wd)W=6|@Jh}UutkZ+s=X0GuUU~NXMnq?*VB+rH9iR5S<8xv!
z2v&ZP<y!0<BYue6ri0r@sW9_uuy0_3fv{t6aP%I7A4(66csHgWH;eG8j7p8>%+GK=
zXt4Oq#pK?djQ(oZ-7<PNUfHB9xqSLcE75ilo#+$tcdaWLBtE|L;WZakEPVJz^NIHH
zwLQ`I&o&>M#xHz1p3TPDU{&IpF9qjPT#UXJCf#0pOQd}7m&*4WA0JtLC_-RSsqgtC
zzWYAz*_{0GkSa$m$6t<4-?b4J%HMZ9HrTzdZmn;`^2U_{Pm68|<T>p%Sa8_g|H#_=
zyOi%$T-{}{>G4L3@2|`i-+W8*Rh`Y5FHyd``ue#W-ydBIk@&Ss%VD{}t7m%6jW73w
zJ=Fg6j{nibouB8q2O6j!|9$Vb-Lsiu@fUkP@Z?o(u=<`<YghF~gXw4Ym*%sLEylg8
z477fH4(~2JcJ{;FfN6`rsz187`~S?|-K7y*);mY2Z{c3Oa_*%5UzXL^WLiF!J^I4^
zZw0sg=D;Tv>Jxf)UE4Rw;^Gal|6d-@pYXX_C2y9ku=l?$DR0s?7i5)u`?9exKiy{c
z%ZEMgdGE}6<wX}Nu3i$cw23KnDMQ4$YU{H7F7t|>#gs?Kd^{B{sOPYZ|JgSVJ-*NG
z{0mZ~qW@m7-F{qbkGy(EYhb`au78Z;zO%c64<6Z-eWT{*z3;UK`@U^me{AdZIB(6s
zyx;cweN2CTcx&Iae4DNBn;!~_rf*ye9RyB%eG{PlrERZLpD5EATl=4xGPgbk{dxAj
z&g9%ahVyKv+!-0(8`z~@dA_Ia%ku9>J&jJ!*i|^8e6IPUqoKA(=3HTVc}wzu^0x=g
z{!6w$zx!TszGb51x8)JZM^~AyzOek?8~?>WFVrQdWLxjhSlGP$m4ohyU2~^aE#Z^5
zl)Jx=^|YCyad>QTtdDAP4_9-;t$h!j?*IF(@BX*%ZQ-J&+E#%rHvbo_;z^wImq&Tc
z^dOr=*Ix&XM0PaU?fvj)+Km&x<~D8j{xvbwDDSR>$qcrSS8U4{U*SFS@m%6Hl`ZY*
zRq;7nd0y)#RVv+EdGl=5-^;WAtJr-tuWwA)BXL2aebKEB@x05=bPcngZRuGk?^uzi
zw%O-3L+M3Ux9OJ6*U!8w_$XDd=#0{b`=6HT9~UyRxw`+YZ_75G<5zB8UZ8ro@aWU<
zjchmfoO||p<(}PNmp*^&!F`Ok*Zh;%UhNAWnXC)amTF16b549!^MrHHjNOkHg~xc?
zv!7U1GU;z{w}!BW@A;#(-~R|#7t9KnSG{Oz@3+NEIo@1JFB5+mF8RA5q`@b9^`WnS
z<?{~(1W3QH`@DXmeR}yD`%}y6MfOUzl>hzmuR6)Bn$_=Jh268D;|nJrzUX#i;s()$
zP3K~qmU5*2TKoN;h;BvMyQ&ZSD$-6r`*HdIuj7R`Mc1pG*<dbL^<tq$a_;tW^W?kp
zn~Dsz>-e*4MUTy>IGg?0{{O-Dq+hS5O6(8N(ORBx<IwHqMaCv(9y`tp9@-~%T%%-z
z&^<%`)<C%n{#oY(dCXN?ym}w;PE7yS$77VfB=&;3&&zfFlca>CVs^Kz?0Y`h(ttDd
zck}+Ab}#NS%r1K!ko3E8zt-X7SpnbF9xgQQ$$oZbX8gN18GnoTA5K5KX7}&+d+m2U
zunyJeUK_jia7+E#WuKR`mQN`7_3LSpLsj*!U;7UncsV)vzy5^MT`w|u<{Uc!CH_bo
z82DLS?^KuTe-*jes5!`f_J8jWQfERW4_iF_snDD|SEAw8$B+;Kxhrlbl1iU#)pz}1
zcIA>z$kGb0V*ypKZfLjtZvNn6_G<Buo{g4!`wLF?O%vPHRM^JRRB3uD<hY?()92cA
zla3Zve7|RNXZ6VmzI#&Vwp{R4m2^?Q*J_z^M^an5Bf0(6<GuA?IKP}NJhxe^u>JGP
z*CuTLVhswS3jV7up6Y7-)cXGJzYE|0d*S|k`lcO*S;+?vs2C+G9`xt^sBwsS%aJ)n
ztFr}lbi(8kj1u1-Vp~ue!o4lcjz?jp+3MC0y?#3U-OJDVcJEY^xpyjk+UF3b&re?2
zUEj2r*Y9<2*iNpbN5>1rrzMK&9NuKWn!T*>P*mls0!`^nL7k#b))T{GbPMNMtek!G
z?6PHPCi@=bT)Og?Ra)wQ#<MdOa^2>Ck9}Znuw49u?L^e<Eo?L6PCIL#s_@sAYLoqS
z!uC|xETw$QjsLc+{i^RTb0w*hKSX=xhu3WWr#G_6Xr1$Qog$do7AFvW$W~|aEIrL^
zH>tHAnKKV%sc1x57{3$uo_mpLrt^&5$3n8ybsnkg<X>}Wh3gp(F5|r~#LizyF3Vap
z+j7m9v;H6F)ozVDB@*WE#B*fnd5v(Upf{U0aC$!z*lwhqkkj>UhIRaom;AM#9fa04
zRDO)+mbl%;EwSSAu1k|<e5-4CHq-E$+@qAaVfiO|#0<K`e>_)<d)8^SwJE9g(M*e@
zY<|2iZ}`bXw9b>Wnp)bKF2BTd%I$www&V$#Px`3%t#R3gEk6(3KeU4NmeBGy$1T6J
zUYP#3MCWg&?zhH$spog<zuS@O`=EVy&34s~3#a}~`d7=yf7*TK<?|w}!pDx3hq=ez
zn=dh2W_}JgcXFN4`3(0hOQh$O%~{M--PatDF2R*+JwMlu|Ng1+mC-Ck;j1_8-MG$0
zAvY~U?E9Ygmvv@;?_PNQ(Ywv_zuq<59G6^p^hrdF$KLsg^(Wq62|22kc;e&fNSEmc
zc>h|pn#-$-oMAlgb>gQ(HJ5?elGJMgQwpy|uakQvHl44q?98{wphtIV{`Cc$am<kv
zI~wiuwCj)L9MN_5hqM<ciyl$ydE_dS^u90K;CU01&<UHV`=xn4&MrSNJKH;E=R4s8
zoCaJqfk9OqZ_X*I71f<Dno=I$G*2S&jN#MR-#a>1)p@))8ZSJrczJC(Z=_<eK`_@d
zoAR{`&fjL+eNtWf_Gr^Gzk4SO4_NWV3Z>1N^z)?i{wGr{mVA;Ceps^3%Khi;r#slC
z8TcRg%2?h1neEY^z08Gw@q6z1{5y_x)+p3>hsOpUUCcS-$Aj|Df{&U!=e`E-JYy`=
zSG~025YPI>w;x2=oN~8e;i__fn~=t|UXS<n2DKk77ov{+^Oo-}-0pqHA>iE0cjc#^
zW<5A2@x55jYj;shBky{d$+~*6`<uQ@PCx#)-&V{tV&C$~Q`gKr`z^ofH1C{SUc2YW
zSzq#6)S$e(aifmyW@e5PpLjMG&AdPN+y(wyDRGK3)%EUfh--9+Gm8*XQSp5kBO!X~
z?e>K>H{-=BEwc~yZWP_3ez!naUt-g8PV?4<+n>$3F8soFmw&|a%2!J#R*6qm+`zcK
z%kXd^ThWT<A~juuo@c+l*Z-Iox%qj0i@N9>$AHu7o%^-SKUe;;>TQgdVq4<2e0{tT
zo5HTenrobsy;enBZQFUFZTXg7e#b8gCN<tp2{{Yz=>K={NtsgQdsIC+?X*IJ@*lGl
zr(-7PPR>hPGlR`h%Ad{ou93v64<QyaeOWi2P!`bD?CROf@+gw;<67l42P}&C9~jJ8
zFlC#Y=V|l1Yh+s-XDr_%AHHa2+MPRDe-ABi$ekrpY;k*{lgETN)i=#W1tlzxOnlbh
z*mO>P?}`I&v-ZU~>wI#M>xkCeKUqB}>{x0V!^|m*8t!yla(nXOU&{q;;TCPJhK}P?
zWJTRXB?PY>x3s$LoYM2v^m7l3U296ba@n12EC)-vxEN<@9=Lxco2QoZ)ESLwGoCy!
z($+h`P<x>D$*j8znIxP3%nv;IOIG>+&2`cXr(6u~E0tN9ATc9F<dL(Y$-?FL3{_q2
zG>_KCUa8xB{-=QFY@>BPuRLPZeaf8FqB$Owt<d?M6MMkX_G!=lxm(#S|I|I+-n7Uf
z;Df{7#YKn0GwxQ@7iug%)%Wq>+?sherF3S^T`r|1pngbMIDEnOQz>8WBuD+rsj+GC
zW_xE5eZeaA*v#!W<L`X)dOFE}vyG1la}C2op9i+jcW>6N4{rBXmfrgAjmnMhuCE?n
z`(Gxyy){7b@^fL<9|bmD)%VK31+o9<Vw9F)-2TJM@%}5#`R;3j+XV`h4PRPE@~2L^
z=+Cg|f~(-XAkL#l88n!~kCy-DKlSO9rH^8I`}T;nXDkaH65p-X`L(2;>0jU@-L5-V
zZNfAbCb`SZRQZ@$UnKi;U-OaB2eYdpPFtq0toNA3<go7J9~bAZ2{IqEers)fbeONJ
zJ@EN@2CHj_lwz)^&)K<5ra#c>QpEFP7oy$UnmKs&wF-Xj+o4~O+`m$J;v<Ph<5zkg
zykmu@_XnRm_pQ?T<&A?I>koJrhjHm0V0`dINI)&|X%SbNm|!5+oyZV|jEku=PT9`?
z=6Qy5>K5fjmRUk9@vDpWH@$skQFQo~jQnrrCx0Fn@ibii&@H2vAauX4Fp}w%^r7>m
zTG3rz=~`hwH)UU}=eX7OH^6gV!mD3P&I(zp8yrY1-KITfXV9kH+eLTo#Aw+%Fqr3b
zuTV6X4qvclXJAdkuZ|K==SKD%)!Ic-$ro7fT)e=MboM6yFAd8{^EBs7TUwAkKXM_b
z(9<QW52&W8Uf8BS?a1^~Z=T6kC%u2j{Bhd#{dUI;zw{WcQ04e_`$kU8$$#9vD%xU`
zljq;~Xvp$e@j=m{440S6NBX!l<6U)Zs`I=a%)es!!s?>Hvso*Sl(6#ZI~Jb#)~c({
zf3v@VvBc@~gS}tQU3XKtb|q3E`ZwGCDd8UjtRBzX6vPvD$*+Xrhq~KR&v_|1r=rZt
ziv8N8&!25kxh$=i;=cI8;rO4sUoSsDyKc#}zdFe+zf0$zc#~~b0xb{xxZmwJ3Hi52
zDT6`sp~^3pqD_gxg_<+j_p1h^=EQJaI;5&NrOP29WtQv?hF;tChYv0Ac#vkx`JW+g
zkCxfn9UFa~G0kjvk)hd;cA}v3{Tt=S2Q|*58s!}@N_t~cxNd{YB@vfZZ8I)9ekz#$
zC~A(0B=?C^p&L`xrS&r7+cX&`C0-4?uJpxmPvic+ihXq~zfXp4oq5%T(RA(ef?knt
z8TTbB{oe;$ZqW0n6S^RBXGK0s6Z?S_Z3VtiH?~lni<cNRy&dQ2yG`tKP&lpFu(;s9
zU{F|?(+&3oBd!CP!V`lXk4$D_isr45n)dR;-u_=FDmdPC$sFdot{m~_%&f$Hxvjne
z?6q6>@NhLoJ(P&>J}|lC%B{B#J>PjxXkD(_|9#2dec3v@4Cg<(`yj$Rag~AQizjX2
zUA;+)pG5X^t*Oxx%23X94YAayQQ{EMuwR_BL3VKtYnaqb?LF<44})|h{?6bLlbPYl
z>Y}na)WP_j39ItV2rl_OOl}N~-{<CY>1;VY^$^1c&UTBW_2N&TylZ$b^JIRghQkkc
z&jUBocQ1c1_3z`Ehvx4P{TsD1rRGt<mKEzx9@%7j(MeKrD^om|i>AdPjm@zWbTY*J
zGreZ~JZPPy{{M%Mgid~<RMA}x9jzZr1zh5})_1+<4i5|XkZ^C)KM{GgUq^EmdwpDL
za8#dR%i5Y=wJk@~*ecK8T-u=&x5D(aZ^J~3&A$v=L*xBoM4s-M&$Q#~XLUgnLq3xS
zm)ERcvH3uC)ZMw$WAdJD@jY#6zIL}jQspv+!)qVy?3dWR=yavNsF3`pd5glLw!c(f
z`QI@*aQ)xXoZth`s*?`beOT+1y)O4xbj1Y*ksV*lrUtKH8hkKGhU-s&^oM75Jn=IR
z%zvCK`zW|-xz&==o4eGbmdM@vEdRYobLS2&1GR*w?G+E=%Q!3U<UgttV$*-UxnkSY
z0@2SZ<|<58id%N~ad~UUZ_;~M{-%E26T`_ud>?#8g_SbQVto==!{fL9-{vv<&{6&W
z&n5)T|0}#L<}>H^)y?KHI&qfaEpsQH<hyP7FN*z#OnaKt<ovr_`;MJ9_PO9ZHN<>j
zpBw*d_t!UOyy{*y(|0lZ{(=P?)mj8+ac;P@{7%X#>$pod<-X-yx!PDOF{!I_=IWTJ
zseiULH@&&Oq`Bt0mA|K)<>VKhj2V~CzuB)}Q5k>B`~MfO%#;2#g||=lF3p>=eo6o0
zGp>on2X1=H+~4!~_>@%J3;V4;9iQCORU6$SQBwX*TCdydn_kKryZ5^*Z~ly!)h7Bt
zK0Q9b-gwS2x7^vkt2&-~8#tW`j+x%^L1b3WMaNr{)2k#FwHanwpJ9Ds*`{$+;J;={
zYgFa6n;T1xc75^lpKCYS_kHYx8jH&s`f<DF*z%~^p3@YqJ~?g6uQj}dr^WXlSlG7r
zV!Wl?)D(r+p9|JMn>1sWOq8Ee^A{17Fu(uhQq22pcs!o^#qW3F*>LT2^=<30Daw+3
zn;I`W_hhO0Cr*y`uK9HS-yD$&8Ry;xj!w_S6TCLc5xc*?zbE|v^XvG>f0oYrQ5-bk
zsb5(~&qJ-J%RC?VN|{;K{rfyW-MlWJ>&*L#*I$?9+;KSNy5{kf#R^wgH-1|%tNzEY
z^2eNJQRg0Xykg}}Ka#)q|KbY{t*#oX*EK%u6@7hV^K7%Dx&LeU|JmeTRsJYm|L=ao
z>K5O{2RI79F6aroba!ro@nhZpA8O6mC%u<F`e^&TKdS|0E`0hYeP7Bv_E*=Ew8aK(
z&DGzIOwapk)@0Zs!Tn$U-k(4-^+|p`!p63n;=0cZ?EW#^GVpWv{NKAXk{+MuNfHOG
ziJpADPEUIBvdI%$dU!R2^7yPOuf#knFPLyPaL?k@jcH#eRs8pTuk6gJ`Dcn~!h*wF
zZhM{k-7NFzW3G`s&q0CZek(iI|Nrj4P$n@mNTL0p)|GFQoQjt$x3v5C^1Q2kTuWq1
z{Ex}A>-+y4%_&l8@hq>^SLD1aD_fZH{@o9$<r3c>8%BD}dAxrA<M7P-RIa<rro2fk
zo_^Cq>cobRm7Bh7ndo1Au4m<(EtR2r-j(Jrkk^QhSS}KFD{9u_sXctNElz%U$1dOW
za>~(3uEvjQ_kU#k^e(?;<AUsshW>4j3cvMFVE;M4{+EE6(hk+fS$QQtm)R^&*dp9B
zy)Kh6JRtn!M}N*|N~{d^+GjP?mwRYV4qeuec+xxA<H_a?J4AUR&Mk3zQWIRTIq)M-
z)TEOqOV)-fu5oId%*1u&QRKqj>znsGxG*0u2vpKtZR0&7=#hiKLOln6M#c#Zlf{25
z3in*!@!+!0z3uP0BDTz9n#KRN`R&q8sgCPJDmE>t)te`p`#UD$AWM9Af%ra#?e#+J
zkJ_t#ocPD=8`$pfOx0)4<o!n*O^ufCd_Lbv{-IjKQ)vZX3H7+G1^bu}a7frKh$*|{
zzGW^$^kiin9*5Jm`<H(@x!nJZ|5~F61qYjy*OqSo)cZaeKILXvW$|Qoh)T+~W9p$j
z3=7^rKNiR+AjhKkJL$(<ru!PDS~{YNa(k9v(fGI0bM<OBcCPgMMa2eAlPwH;9BsOf
z=S<6AuJh+m-u{{g#);qj4^7(I<bO-F&B=4Fgf)BnZzla|-8&=pte@>Ap?NSmvii{e
zoTG~@yx#rza_Z)?=}$F`)=ixzzR7I2>tD%zkDN|3HimuLVxhwEL%`u>)Ew8YGk2@M
zEq@U4utq@gj{o7d_&=)?&Mhx?XpKJb=WWIf_I*K?*}dPnC2}sWdc)`?dhZt3B&iv*
zV^SmfmvKd0EEd)N`1H<J-Fv5ZhV04Kx}0U2ck86ds*1?7uNF5=cs*sSSr_A>seYPz
zSx--E#7#E5<-sZ-rDW6BENp0d?9izdJH*%*hW^dDGT%5~tK{yMV?SQLSW~<;Xih-Z
zgw4v!gu3%0H=DeOm0|NcZ}Xvsv0D57q&ibGK4#<PxwBijltu4!X?=L4F){q|KZ%DL
z5!;OSDj!(2qGxHrdZyOEQ~O?qvR;>5_rk%^`^=kVO$*<dG-;dLGM|fl_S2$xC+p)&
z{`Fr1j@-3B`(<O*N$=Cy$>P#~?-$+t8R+!tOsd4LEYIesql)pnEn8mqq`qFnB6rhk
z);ZlAhB$*{$2D>L=P)0&U=-(F+B0EW-XystO@8|Rpt;%8M-H6!D#*{ss94M$wW)DN
zs{QfU165mhyj6d4QhnM7IhCnv|L?!S`Lem~RIqr@44sar6IML>G%?CxebKyAM`}+6
zOt0D<e(CZbCGqEvYCY8FZ=1b=p)vl;BB$AF=hp{meR}=w=LyM_*T2ukTZ=QXJzkos
zd-8c~iLZ&gwba()^&Ll_IBm<CnW?PF_<q;p*Bs5xANyXP?=vqv;Cp$Y_@eDqk!w`n
z|Ll=m5~LDe`g-Epi#1<%TI4fN`}|Jo(yP#;uU4-8cxN;JvFQ8X?it9hZGZ2h_qgTC
zwY?h?(&G30yOjFo$9x&__%obUZ`)U>KYFAcKT|BxIpNj!$>BS{JH*tU3|jLcwD4h@
z@!~!IHI~1e%erxH*VefvWq)HYM%AmZNyqm{$8EIPb#U&-d28Lvk0t%Go;@WpG<^=E
zUHi>Dhac*E)_Odvd-{`$-}a_xzFd1>Zt}A=eM?V^O^j@rGNoWfVvzEq?N1)8{Ctwp
zU&_=>tn^*AirCp&=9cQbkjJqf3MMMXOpI0kcC?H2YT?6U+6S)%yjg93F45xi;#<5f
zGqSBthF!XTTXeGavg1>BeYRv=A=7q&E%>frX@%sn1v_TA-&-T3<-k0p_Q|^RN4vsv
zTng0fCha?;cKs_4-?x>@>^pBJM$M8wDSa-pK{Z7>VtdD(2TyLf&CJNQ^_jI(>eI%{
zV(nLTBDcvf_5>&Nzwe(~e6nCeO4Kt(dFP!I_nr(%Uo^#J!qr5n$_Xo#qUv|)>sjR+
zHXTWPpxJpkt}s>3A=rGaUYbta6Okn5YZq6%nJ@f&?*D~nS~lfA=esodZQ4Df@12c-
zWsWY6Clww~h?%}~%H;n4sST%OY7RW$Vm!5T*@L6?pH9xH-Zw!}$wTO#Ui;0c^-TV4
z4+1*(i@xKX?%CMvze+2`TI<52WvMrgU2x`F$X?JDz-(7Jg^4RSs`yaK(mk`MmBc>{
zFFUBTCg*iHho;^>4UGeZTaCoycsLsM5BB7$J6pA+Cf$4{HBZ1uSln)NqTSosxttwu
zm*gC@{Wztm|9)kf<b916k9`^@h4-_J-p#nLC05DVoU7iHF}F+f-Oj_`|D68J`9r3;
zW}5$IpM?QIVvLJLzVA-$wrUWMku=YlG07=3P}9JGKgg3Iqj19G!-tn>a_IK$pV`(D
ztr#FPRa58Unyy~0Un{>G9dTTEsk(1@euqq})IRa#_#fRNYu+?n*L+?2aq)*M9hOs9
z9Qu7gSYX+O*Yf>a%6ohgXA5_1iqrg3ynhFmqETyJt5IIoTHB|Z7Z$A(jn3i9*J?bV
zr6;q!g?Em|lce^uTD8X~XROu!_-gl~$-gz9G}}K++VJ!FoN_*f+56Rx?U?lbu%wcs
ztb|I>+4~27a=-k$$>&?<B71x3_-ia~Lf?&-KJYKSS#sz&|AVu8dH3Z1o_Vr$<HtI!
zqa0Hn&rz7GXZvuW|D|(JtV5<QY~@({Xw`?hs5W*5XYM_}Q|4^8^XGS6mwv0Hh=U`n
z@bGP+=}OFdrk(PiDSId(m21Cc)}tBr%SE;eKG@h&di83kQ@!C*<(PD}#hgbEX~k~8
z%CX_tD)GG{Zoe|@gDbaBi}`xsq+^Oi?3ZKH!YA2PuCUKqkgt8cSV7L9l(+0){0WQ0
zk;3y>jeNGv2<%b%rR1~NiYK=I_Sf)<|H7Gj|IFO#QtX%O@Mux%kz~fx2FbB(ft~>d
zDyCbKE*$g??F#I9taU+L%7CLcF=Uo!+k&`r^A&DO>{z=_vs*IaIlG6m^$qJedlpn(
z{PKc*rpz7*=U8VR(T=6Dw(Ae?SLo(A`v3g(-0gS2Wxub!|2r>sTh7gg!4(nP^X{(G
zuYKvgzxbl7xUFsWwKZbbKK__zTYc?L(P>@z%ImxDeVuE3-lkYxeb@D(9pUDm9`3oh
zIo<sKhj#lK<v+VVPhDU0^l*jivM=Ah`TaYSZuj~3mA}2`>%MK?|NEqW-KYH<)+fwp
zzT#*1;Q;gcO>b6y`;(KEHS7EOt>3TL|GjQr|LgMneK(7=!`I!}pLuy%IHT~S%coyg
zMf$GZ|MSZ7cdMRHn3fkdTao9mf!+(xOUmL+DO#CbN@gvJsSNLx6tqt`6c;Y^6-f2$
zKBDYeCbr`I&v2`_)?@q+HBIlG-E-l}>24$T*dt~JkF2jOW_bK;ev#CrpeIV(FY(wf
zSZDN(|Ims(Z`BO;ha8wG@Mv<vX(5}{Puhypk8k?f|Kwz;sPk-%TIR4f_cCtO>x(^b
zYk7KaM|rybOQvYSD*g%PdsV}9to79r_v%XK^jxzoKWq@SSSIP~;_B^gmQ(jV4HrB9
zM04+)6+5i@-dAa)=|`SkSyp>7?0?CW3A1ZHe^Xv^tt-NAdd=PGXZnANE;jtW$NYEz
zx4Qkef~55Kc0p;T$GXqU_Z*IG-dK`Z8dLwXrtHl2f*mKdShCk#TcT-magXJxD$A=|
ze|p^cSrhEzdf@+)YQ4@(_gSuNE|b0_$DTd%t~luR#rEVGm;cGtrrDoaVxzY^A?wUa
z>q(gc-*dBBj~Rbtm@?u0_qZVMvZMX)t1NyA?z_Hzj?nvkb(K^4-#j?5s8llg#>EZ#
zRsHs2sj<gT=<c<iSNo7*dDpq_?{VAJ%Iv?yKR%;vcZRdcbjda4Z5tNbwMA_|GEdk2
z(ec?*A33HR`F*b}u4Mm@tsSNLXKx%iH*cH7I}15mce#$6lXoTm-nUo7D7o-kQc#-Q
zF6FA*;jTZ=@GkkZN;#(EO1`>zq0TS9O@b4S3AE;Z?aC~?_hy<zMx{wue1Y-ihDxIo
zj1KMddshCnzEK<?^mXqNkJ+K3`8PZy&M&;Zxa{gz4cqp`S#$P0ORc?F`(oaXs;_%0
zGOE3E?rg9U^ONp+JbS;8>SeQnf~%1cZ)SgBGjV%<@b}{0(hZgOBi2N0w$R)C;>?V5
zE4R&kvUdNkPrXZaN%!Wuvu$|v{YcuSM6q9~2XpS0%=oP|<8o$fvX;2hvPZ(&4#zZ^
zA5Xs)vMgWmL&5qvJLA`g%ojUfbTuGm^^DJVU7xil#?5+kSt>nK!mvDMiKf90v6L^{
zW`+gcvsYF5aDwgA{w+^F`6@<s-_T^#5oKzb6~wBc6?`%vC7E@(!jgi;Q!QSfEL+n*
zX<hQ}<yq&85Bj{WW%OM4Gv|KY2c3mQH<xd4j-0*O&b~6M{?CbdADpUWYFt#gVz?Hy
zmNz)v+ZJc{^MO1Q%K-_)DgH;r?~5p`iC=h*@x=WH=WDsRqLy;y?n&UwYOQoU`6HP#
z;99oxl+Akoz8lOGN!n@4B{a2@%Ufsahr6~$T$>O1g@4}dQB-%KV%ubg;D{Sb>)+LD
zx*B+KZ+fhtxGd>+qGoIA$tBA@tJY7dG|#9Hk>Oz0acW%9dT0^LR8w)L_{NZj8Z8=g
z`H%VpYHoJFRV~Z>e6^FVR}07Dg>&R<S{(!0{&~-SyDXMbqgtaT>DXz@yZ5e5OszN&
z(J8H(t9Spg|0-^-2lr-4RR7l1Dd`BAQ8#x6$0zZ3X*pGO&wR8K9(4XF_MN)mB%g3v
z#=d`299@a}JMU#&5e!~%X5+b^hxlzOoaX;sqIov(od55ssw+b*&Mr{864zGT&7T(>
z_Ils@-$%r`_x!MRJ|eP4GFbE(PitblK>p`N8-Le)I<slp#Mh@PIX4Ayo_+PBzpQ2%
z<LL`xr^Ocr^)>I`niAOeYm?VIi~py$<Q3oCE+c*HvVqj)<gWDhR@X8`7Qd@&DLc$>
z{Xn;LbCzfRZNb<Fn?zh!^#AyN$?NcUwe+mpj;AD}uAKdST7Rd-tNHg1RWy2vJ(H*{
zi4T65De0}xU>Cr+@P2B~S%qU$KF;vg`yc;*>-8hQ?SB=1D-*2mXA0KvIIvVlDItda
z+xvd`JHJwca>|bG)Yk9WDt-M(Tk(Ihf4_vyk8eu#=A8Ue<%`eaMVw+8hjwZPTG#&N
zVdfUsv*|Oa{kl?`<NDtFKhKrlyK?cO;oHUXe_x2-`*m&my^T3HHzjjC3HG1rIN{%6
z>HIw(fB)O}s7w2u(yIsM_y4{tumAmS_xrGh{C`K(?LLbC|Iz>dNA}ydZ|(oA-v4X$
zPhDNz&APkm{{H&C|Ho1Nx}Np(zkFZ$`rq&O^;h>_k^8)PRu$jpe|yB^Dju%6zVF-C
z?|C;jrRu)7t$%fQ`swGVy$aqRTxED*W$vbQ^Jy<uO*cs2ldJdskdlJ@g&%Q;9yQ-}
z^cPsB$dVWG#bDu<KGncSa*B$_?j(x2b7+{QZ*-S^mXw#I`)ER%xK%yZY1ShwZJLuW
z-3n22Y`)Orpt@OvTlltUZnxE%^I7lyeB3?TIn_w$g5Q=ew|05%_@HIEwSV!#jhD0n
zcrWc2wx0i_PXAD`=!bKP@un<thjb_Yf4qOMvY4+_$JW!^lPe#zoSC=qMV|Zv7577V
zYUfpSmWd?=iP_gaaM>cC_4vlm*f}9P^|sl4mni6;e16x=J?E4!cC5;O_wCv|F27IJ
zde_!R_8h1)@9DO=`(<VQ0^>gUOs+YV4;ac5xtAx&NpxKOY`LlK{^c)IS++bmCim<_
zcCo?!D?a}h?yt2yTzGr2^`p`+#eAuKcK;LJ*nf->i0hkh`!u83UB_9^OS<Lk{N&r!
z-SsoKsf7ohUwF)-FT1MaaQUxaH&Q}+TWA0Ix>i@<>dDg_%25)J-&$X)isyX1YUci?
z;Mm5}9%omJJ1I5!)qkGtHh<zd>u$At|G|y_w!HG0wMQW<eJ%U*<0qHrRs?zKJl!zY
zi{s0MlV>YeT$WIG>J!vIRjAnFeC~+uZdFOo_XVy#v$xKe>^^((?*sM+d<34njApI;
z^4sEV+5b+yWloi6RQZ3uaouupi#^|+|K?W?&Ph0Ps&lJ+BHxzg%ZFvA8QI(sdwhM3
z&$DZL-|usBd)N|Te7R@S&Q+4zj~DOeD|X=Kx@y_t%UgOZ;`QW+r}I<p9Wv3--fnlY
z(ZjwbCA`Oe$5bn>g?`~54ldR$Jga*8@d-VDmpO;6H$**KKPTweiUq+OXEp@h3J99G
zRO^JQ@FVNhN~gsywQY_n%i7G^99pnt&qAF$XZLeSI_rpCZ?lP3+|_V;rqb)D_4iI{
zC4}8Oxn1-3=U<{c8q=Kw^8@C;{Z(`;aP5)pFAi&FugcdrCYn9Ps!{X)%!tjIjN6%{
zKfg`cbdB+d@Yfr>Vaw)BnX0|_#Cnmij-pjg>=D<wDl3`ibS`e0eawiZahJ|~-k-Mf
zKR;AsfA^g2@t$}Q!R@UNINwe*`^cWD6u<p`luIj@B;zNi`lXgi{xep{ZJPdf%Ct`I
z!q-!|xG#t{?K-cc9=oM3>Y>}S!|qagx3<1v>D`?7Qv9vP5mk#QkI$injZ33;h#Wew
z*kDOQM)}g_n7+BSQ=eIhe`*Pv$1lkC&?0o>%G!pSJ2{_D{t}A&pq;b$QhM31%12s~
z<}%Ortbg>7KY8irv~Tl|?cJm5^k(UY+v|QTk#ALap%JL||GDLd=q|C(Mc<y+Y@Q%q
z;iJ#{_GXiT#);(#@2nQ(AH5?ieePGM*<Sz3_s@Q8n8$m!IKTgg#<8Q7XIST))7(2N
zv}JXV6jM9niCtR`Nwck7u4lfnDgF5Zr%km>IlTD8sy-%W-<ftlQ&DWWmU?HO&hs^=
z<PJqwOn<&|LE-g{-u#`PWh;u_MR!!4ZYYm<+Vic;qEuv^jO|a&d#nta>2V#|t8`lY
z?;F4A50HA!5^Po&y6T$i)=yrq#nP{(7PWER`Z%xH@4dzCy%O9nMgKZ2Hg;|Pac<|i
zIl_lO`F~u#-1Fgg4fe3mVl@ZJpU-+L!#O1uoh{mu_;PCTf!=S)%5x39o^2^|vb*av
z?R-Z51ew2W8Mo>WoAd4#l#hC8YvLdDq>|xjOUu8%|9_Nl{mojE6c%;J;PB&x*$SuE
z7#YvJZ__0^=jf*5?`jVoirk9~{@n5|C}CZT`S#?$=E=SD4A*{JzJ7i(Lu*FKzdt`)
zujW7cw)gwJ+yBlOpO4v<c6Qd?`VZ{&0spS9ulrid^>Oapxu5m-ez|mk>Hi7k{uoCQ
zhwnR|&-<+w|NHIze{a8DUgn#9#Q1*chX)7uTmF8tdAqUrG5aqI`D@?KtA2OWQCfZf
zzpv~6ADg7=?f2(t{J*F2_Y059=6~GFU;pE9efx&`Kk-@l*Vo0azP2v*x6tR?tQ)^B
zo1Iq$zCtJe<6q}}zl(OwDAS++T3P=8j~@>o_wHC3p&<}_bJsP_Yijoscyz2diyT$d
zSIk-6QGerk<P<KMqx$A$S+h5+StGwudA|1yt)Ll!Puc?%l3uRc+O}nX@Z62{uBUXO
zCwB&GhCehD6I=X;>-D6}%{kk7l5{?s+66s|J?3O??OI>%eMSDh_~+GLNk0!=HLO4R
zNn$~77N^AQVy_Ly_@-WQ@W^caX=HVUdveQ;1>#?l6ZJ1YVq;u+=<D;1_m@U72uQUH
zp4!`{AaLwUr9_X|`l5MLgU+pC+WC{8Y3l5j1BYL5I4MSk^+aBsyOw#*x<djy`xo#(
zsF9HAU+i$g(Cel1N}j_T1vY+*N#b`iD=>OG-^AqD{PS}qqqEhX+M4@&mKX=~c?m@c
zFK+)j^E=PS3tG`>GFkrw=lAe__59PbzdU)t{qQvrg8FZ7&3~*gS!&@O&FQtQA9yai
zb&8pH{1Zr<ZIrC^vUf&#@ubI5e6H&nlzA?l5AJb077)>uk`;31cjnWUNQ*SC1Mfno
zI))iDT$?g8eaCuLy{G(flehDHbbdW~CVNq^<a^2N^{q#RgHo$!{^N^C<vX@J>*XmP
zhes!8`ux_Ma$?Kd-5T3^oMst(Jb$C?xRLoQrq6d~PJSGFeZFLJXz-(tXM1-PY&Z5}
zNQt$1e)dS~q4vM$dfV=tZBDItrxu!LEN4{t@R9s{S0}4|KPGT%tTCE7XQ8O%VZOLE
zm)VsyZ6hXFK8$&|I$QgHmk*<$T;hY*M=md_Vs(Bckayt6%~_>>zh?b?s(rr8{PLs|
zfB&R9*L=3UEnIf|Q_a0StcfoU8$3?W+`Pf)R@ukntB&+D{8*P?eRJObH`ny#Bp%!N
zH!?@et#313I`QJAYm*HM`oGuQudZ9R;dDjSebHz0oeWCm8EcEoS?T}qW;qx0z9no7
z3=RyQE{-7@E)ux`>Joky-R9l@ug=hayjOqIKKmZVN0I5-`%d3BGb#MJ?#0Qar_vc`
z>(0?So?e$)$CRV^!MpqoFMq^*9@QV^t-IRh9B&mh-KcTLM`EE-%sQv1qEQngGbB!P
zu|)E!=Q){Mb43Wun&Z7~!G|Z`<^{G$vK~7UaP4^bx<%TDR!oRrBYp7H$E1Cpibc0B
zmS=DK$8+;zyLjqnM)_H<<(kau8voVIjawn{&*tjl_f}RxwUrI`=N{kl#GK9WyWEpM
zn|Z`vZ(1NE{P?kP@YEj@)<05jeHOF-&nL^=>1j7w7AtL;(&(-ca!$cGg8gMl`@!kC
zR{BdeUYgStBR*{zU&hfDZR*~Q9ZhZwTfa=*y)KybBGdJro@W2V=QI9#uHLD?+3)U!
zm$ro(x~mQ-EHqNJEzJ$_JD?!7)_Kozq2>iSJ34o0rQfN&|2}SA;tuzJpH#9qc(=$%
zakxkc9{GI7^|Qsq-G<MPuFSE@EO;OpGWqA??F?<lpG-FSCb&NC?Cz&2meNf1!Iq(4
zx31r-H?K-2|M{hrA2;^@RV=Aev68+$(_6yJqUYs@ZfnlhPjsSQykC%gdV}#xo^G?B
zvY#W?hvq%mn*Yi2P^?Rb?Zmc|=0fH@b1h0!vI2HJD@!VIQp`BaocA;4@t52Cc1PZ*
zd{QCp6?~4-FIl2CZ0_cH6Xs2P@lw89`ra?ID4SYIt<Uqm?|ClWEv~=LzO^@Wb=ceg
z&&>D#Y&@;E`%Pev!BX$(dbWFtpP%E+uX!x}{@1DSeV?M+PW^c~|KCe>|HwQ3d)u%6
znYDfY-?#P=`)YnFI%PZq6`}i|%f7ET{ypyduIqnql>1E$X8du0-LByE%KLR@=H}=B
zU%&PEZ?$>;y&A=@ayDgeZcGBTsjq6VTGxI2JN@wY=~r8Rosj=`@W)2x<AVEA1iFst
z)Q84dE^G04J>his(U*azguKM}Yzh88qdV5@q0^L%Db-9e-Qj2JT@Fq-s_CrXA~w&t
zOLfJwq_2x7z0q*aEAn)jmLjawm)gX7Dm&xBhOkpvyc2hxyu!uuD>f~d!*J3sEsihG
z|2<**b;-Fl^`i05B(o^Fqf+M{3LfZa)Y?^5ofOpD)mfnUL^%8TGqKk5LM%?4O<|W5
zbs|DJRJNHOIal?D)xg7mF-P>tSEqE3#_4{{+G{Vzul;{GLgJG~{x4lY?}ZlwxIVso
z?;^saIzQ^bs#jS_hi`pOdhRWA(vPES<&n0V3DK64=NWmb1b&>+j^phSPqwuFZoU2Z
zwemfxeCuQ6PK&SaI5th~(aGvX-Iv|070PVqv}CC@d#&-QGQKk-s#VB{>9F~>aJ3~z
zL!9(IcD<ARzNO_t_-Sdq1=4j6M?0zyKRBfS^vmtSARp0riHCY6G#@P6n`L*D^U$<L
zwwZg|Cy5&D_Da(Gt$1wHEUz_Bndi7g9b72goMOCU!Jfx+)>YmvTaqFFMb%M$SzZO_
z<AtK#JDGXTEpS>{n8wA+<E_TNZ`1xq6E-OKggy|SZmAdld@0ZEpR1du%|3pjY4L_x
zdKFS7a)(We|6TQ+C$%|jO;_~3GtW}}6!yIN)4K6n&(x0xo+)ok|1S7ovyCm2{Gl_~
zQ@$A~rf+nbup`*UGxgk0?z#}EJ^7MTBkg9y^SS7?|2dmnDOx=L-^V`bM{}ktS59ua
zBb@i|Swz-dojnYP{9+GH{hz+|X4p0Vx#ucH%_S4LQm6cmeEjHGyq_QA>Gwx}X=OdC
ze|_SX_amhT`&$2U$|w5FFSh-8rk->C(-%ukTB;l@OSK~|<X!XUzS;O_=YQ=DPkw!{
zE){nY&cB?$G1K;D!~B?SQ?H-jUtzv*^9D8+?n?DQ-{yax)|<}TB~$-#;fXm;!TSUY
zIp5zu#GtXm{&4Vt(_a@UytwUJ(R^Qhiq8Iv>WaS3?YZ9bE7oUR{Kwe6;iCFf`L>{f
zBA=j*Pxozzn)vhJXUWnKqki^<wrPQ@7W^$rs@`hw{7RwX{H)9Cefo~fKV|=Y@0Md}
ztL#o0F~8yXKO^2G;YG`5&CN|W78qExtIgxAzjmnijrn=e>|Ezt>6Y?73-7saXt>9;
z_h(dN!0dSq6U&dXzgKxzdH!7H3W0SzGoQFUYV%ZJIrq9{s^#22jk_0LNV+g7`_+_B
zTA${apUi$Ut^UUs+2e~nUa!91F6ef!oH_rQ)bs5(0xTP>1J*SJK5kjbS-eK0P-}G$
zbMlO?4^n-Hl=q2$nY7;W+O~(P`<oM0V^8n<aYwvD-~7=h@48pZLVmAV<l)`vFQ~Q7
zWDf7=8m&KB6D*4K19=y0IeSCvNSF3=uJ?V?s~-J&e%HwCR3Gn#`5om;7it|czx!j_
zj!%!gla1V_e|vXrhIKh($sVOw(*4J-yjmIP8zwHj!Y!fh-A~z#wa?F0e7zceG~@Wf
z6?1|lqvfj<S6R;RJoS+6bz;ktIh<#X_k3)(>p!siXm#GYwr72>pL!;-zPlixburG?
z^OoK2g<%Jy@BF;4db{k{&fopNUf1t-Tk*er{XU~v%O?r;?9y6b{wT!8lJDw=t$|HX
z!sCnbwv-fQS&03RzE=}f@c;gVieJa~OEQ1jF#W9Qfx>rH_li^<CwOhVk#%$8&v{83
zvYs4^_mYV;^n4d%QpR#~xxg_+m7T?PizZkm+N#-fPRKLl2wtXp`gs?Rj_ob!Ysa4{
zO>0nH{4w28CfMN8-j_<Q2A6qfabL5VROwNc+q7#TOZ#i-h!c-5-i?sY|M4~Y5j+1K
zY2CN7UslRIWiaA6vo&H>D%;^BUa#Bc_|!$S?kc)0btx=u&c>iqJdQ0QUseS~t<uU~
z)N5h=_~Wme5++OgzD#`J@^Dwv;+ea5{SLaZ*73)5flSrl8K*3~-)RJ_>hUpp%@Fjg
z;SPI6n}t#pyHj<jsG`jj$z}P+cJ?V&_^nes(pL1TfpJUUujJ#8V_w<S?6K=>=zr|q
zfAEfA+ewSde(Qc%JxF-2{m{u&!1ab;)BI^6GmA}gXK%XnXHS}y!a|iU<}k6cH`O6~
z0;U&toK`p@cPe6uVRB4Jkk^@M3q<ArXn4%hyO_K_v?L{@ufJ!4W14^C50zt6jMuR%
zzDc`pSllDFEX!QKak7`uzlw}ADoNoYe?)WI1I)H;Fp>`1U?z6?cVBl?wx?yTvAfE*
zNxyv9r+*Id?q6hGyWp&$8JBgucgIPSqe=2!?waear4;y?Nb3Lpm6&E^^;mgsv`O36
z&feT}jJqz~y)C3ZFSFP6^Ro>X*J<|2XLsq|=5y!fo1%H(zIz$lvh~8|&qdcikt%v~
zSxNIu$Qi9u&!eKhdRWZgvg9`V)kRJxw&q^<GQ6g_=E8qL7SpZM1q)`cR9~q*zp!85
za-HNPhuJU1o-g}hDXMLwD9xz+{^Gh*OD#eVE~zXycC@~40ndJcIgzyo^z63CX!&T=
z?7Ej@a`|0g;lswwOme<|)|Z~WxbeA3s_@S<*Y~m?+d0`jV@j1S%R7J0l1G<?))l^N
z{+_#y!&yjg-evLY%u&9IIlu32*KlvG5e|Fq{4tN~k=?dMf421fnPsu{zE<MPQ08g7
zX5D&`%$E}3*>&~W`!`zu%$J-zR`ez}wMlHI<Vn>9N;%O@k3%0E*e)v2ZJ97*&h-D{
z`wS8n@qG91P3PKi#h7zf!mq=Q*V;?36<96(_<<|=X8i9(`#6hg^jbq0MU$R)<t|Y&
z+n5&=P+qgy_M?;M$772MA1}^NjXyg5y`RnZISiR=il@k>?fqul`tFG3+b(Xs^xC>&
zy<hD`RgF3BHA@=i%<nU?*b?>X>#13~+?#?Lmc2h`+WJC9{n{Q|5jJOklVursD`zcH
zbjWf#{XqF8bF!+>i}z(Ah7!BNE~M_xpSx~_;o2Vxfghe4e(HR~HGi7Hn!{TY<{PPS
zM#VT+C%5qKij)=D+%L5uw*8td$6d(-lV5i(Ty{NWQObLn^w%5buhU*(ynp8UFW%D<
zBm!JTOXB^NCiBRyxDm`!Yq9i8Wbm<#>8@9J&D`#Oef6Wm|DGV9@uMEb;}#{M$>&Vh
zSEatWwMCUbIV(56cU8Dgx47IbmrKou4O?y9u3mWMSaC1zkhb(g?|085_cyKKFP&?+
zw5-(1`b>{n?b*FHSKcoy<qNyS`e8<*%^jzb^E(#@slL6mSn0KN!-nPMGd?otykj=n
zG5_+VkNRA1ZB$*-b=KY6W4bLbVrsFX^^D2KK0Y&wVmN=9=SQ4n;>5n|KWe}KZR`Ix
zf3M!&FYhL421os$|Mvdr4aw`aOh22-_wnM!b4?GmH*R=hpe<t3aCCXVeCa1OO0Efl
zRsM^VCr_BOlzUCZWhc*?m~gwxzt-KJrL}OGz|EK|6Qaa-`Z|7boAf|KFzxj|R^f;3
zEy9Zo@-9WrKWUO-J=5{yjc1FvR`1=pOM69qPp^IOvva-e@BV+zSoG;+iu%i=Mt81W
zbH7(=cKgDLc16d!Nk4j>7HFNAJI`>Hkf79rxjcb|^Q^r7It#2m<#ngo=5myh@$0vW
z?5aoEJ3oKeu;k>ihg+NZTV5m@&FNvCR+O~;?fz?b8CgQL9CoNjbA`#XrkMYn!syL<
zCUQ|u{cj7^tz||B9a^@}Q7F4tv#V`4Pm<?+Py0Ppo!U9M*(YV*8O3~_Bt8E|pTA7O
zV(}!~(xTWo8M%o%DK1aGr*7H8BzY}))jB&fWlfiG-mnSI;*4?&W#23fSidyG!P|Vt
zrNa(K0;i<!FYtUMs$nc>u;b8zNs0CjaU6kD%zrcJAFF6j=D1UnrOEE{N%^wf4~b*D
z73Yb3Io7sufx-v=%l$sFoOZ`V=RJ*B)Us<XcT~lkd`oqik^<8O4Q|oR7y0L$^Df|h
z^XzQ+%*%31HU#K-JeqFwlJTQ<{i(nd9`Q$_65Gy5OB@k2-ah>e>)N%l6+&5y#AW1O
zHhhfTVzz3TUPrrmZoi({g;`(K9$%XK*onPZD1BZSSIZgSR*M-c{=abMQn+(|c4Xi7
zhWK}rnG_6e#otwGHJ$$cz_T4o-ZS4=(P{R@DRRETZFReq=l^O}Du`DsFz1|o*X&F;
zn?^`S$)6MZx2c`!y1n7|pEJMyq!zyRYrMdAr2kOE>RF~QZ)ma>-84IDEYcGCSa#lS
zuiR<=`);%y3TqSmaQEL*hvVhT816EOb1^<}&Z*Me5k1|Mb9Kd%r0yjG@6~)1PbBrM
z)#a#o<m%Yn#;AMyq?6sVyEap}ZcT7vU!42)=^EJ;Atm2RmxpT^H;N=Y`K(m4I)Z=s
zhxsi5H(I?_xgG8#q}$J(zCh2}fG721q~d|1&mwsm6N;r|ICsx;JN%_(<F2G4tv&PB
zt(g#Vw$U;zUh2Vo*^m{Y@~szm7lh1?(|%QQcGKE+%d@u*#j462&M`0vIkt6)<FSur
zy`Iz0<|K))Q7+~B?fchqy^MO@s*0|AIhUm)+jE=BPj#_$SKN#fJ6H7Q_>CvWA|Dj;
zu8??jSHr2HX7az^LZUn5j9U7w)`lhb7suVG&^)cu^h0aw@3q_aYxeP!9eMgZ&ZX*R
z<;TiPPvtBsIK1_Z^=?1SjfveB+4N+^qDQXVH+fBc`R?7e9bcvIcSP_1w$@_uWVic2
zw{1U?Zui;#ai{uxFDs6(ol=v8zf4ZMXspGhcC1SKD#w!@s}wG<rBzMkejX?)=jnfD
zU5X8F_R5sH)E9HtUeeDz%<(6S;os(hi!w%86DNruKK*K|_TsM*#Ww$*2(K|cqx~r+
zqx#v8be*TsD>;^2@R=>}aG{A=g3rSE#X0}hJe~L1D^-JkRkMAj$<G_d?ZoQ;H1Z!S
zX1{T{C4Bqm<##u3|5x#*@?+(P!;#7y?`+Q{f73o2Y0_Qmd->71+wc3z?^p2Myc{9^
zrQP<zfy1{pNne>?(><-X_`I=GLbK(4*?8M+eTubaYs4;{i~XSY_QB=9Qk4^gr^?PZ
zRGqc#>ajU}a`XPozdldYyP|R9V!H{xs_V-2u1zYiobKa4vwgzTnm_ihfBgS=ZteDa
zzwVu{eOJ7HbMEbJpZ&i6Z<hb_Abf%J(jyE1Pp{X#d|E$knxurp3N`IBGDfHOJiV2@
zzV<<g?G;1LS=ZcePTvzAAHV;_p3moQfBJBkKmPDvnR&sf|Cjok?TY(<CD=bU&*snm
zFMpnvy-!u$VZME<+Tv!Zjd~HH29m6{k{isp+}MH`m7BV<Wec2FHEoT`Keq1URbgk*
z3Zs1y3t1mcb-5q<>`-XI<c&^$S9X3}u*T=U>j~AsBFSk7L@y~Z%AAZ@)3Qw@M)h5s
z5vRkWom&t5__6lsjX#f<9#MV8rTfTLRYJ(NbD5Loe$M|do<Crl*}PCiE<~kJ`h~2|
zL+9x$c%m~>(wIF;p7H3r&z|lWwO%Z0{&G>CXYbQg?!Q#muTjlAu2{D7cT8mFgiobA
zw0>8Fu^yCX^n1Ln-6D1C5xc`v+AHc=l(Z(=m)g{3MuzG{?@}p~zr+2JIemuO8|f>W
zg%1{r<=rchSYi4*)Xz*xQe=wFTCcOrYgZafIkZMAL8Ez(_CnM4O=1$fdv<oq$4qnf
zIDW8IV)6~GKR45zQ*3gQTP7?#DCgAmBE&v9nN9w1)v*&xf?Ev&niys$D>*K`zci{_
zLR>fI>Kn}ycMgBKdL>r*OZ%#s{2R;*EMxjAdT+b=A6NL<89GVr>ZaGzyls}X&ajMh
zlW*A|V`KTrGPHE|>&tAqTq097TMml^bh!yIrJhPP5P9A|=T^u<2Y<i3V?8?qy#9M_
zyd-@ogzX&fTPBlds!f-koLcefc+h#aTPM}c1m&$~`fgg9b0Ai*dznwC=jl_AUR-2T
zbZnXsZMb~p@yqV4egAg~Op!GzI2iw|>;C8cED;Yqy{B#uvD(sqYBtZ^2|F$2zMb7A
z5xM%Yb+Mzj^7rGHf1L={TF{zQwSiA}{^}`?g)urYQy%Q@{rG;$*1+3anC$n=Dx3R%
zN?~uh<uQ&ObMEgnoOo)FuJ5<KXLcohoHNTPIVv&Edz0{Uhe_TM2Y&jk|M6sZ@<DUm
zE>Eu?x(m2$l8>qTUzu<4+v`z(`p?)N>+K<@D_9&{S1{Pi<Ufm$OkN<anS4vQ%qwVJ
zg{;;w<BvfR?;8WT&CKUWUy^<O<ZaIMsLHq-uB;0J7+M9ZICB>)cAEI%w~VPurqe}J
zsfXPaS}oQs+!L93Jzj5YUfc9=kH~qY`OjB{@0EF%_J5THXVHwUH<w>JXI!Yn6V<xZ
zy|qB?%>nJEAKET$D=wB6G~75L6P$70F!gUb2WM)?s+`L^Ggn^=Tr$68pOt*;{ufcI
z^R^UzSQeyE|6!lS*7=n;*LJR7=R4o?b*sfxi3G!%bJlU^v>Uu5Lge<mK6dfTx`4f(
zZ$9fbdn0eZ*7#$3<;#Bse?A+ZKX!DrxSQ;}j$NLmOTO<_+V|UEx$wi0zzh*(ueq)4
zYb2Hj`7xZWWb9q78Xa!G<^P<|=bbgBI=<ie^30<6?f<0rwhO-OS>^oJc5jB;-tT&=
zBc|<k%-fNW6O(!H;EWq0j~NuFFfbPF+%iMJ!^cCxq2O==lbOWhuI`+hH>TyDoR)g>
zRjgE|o0RYSr*`N6Ejh4v=gIx=>VIB;zh-Iql9}(TPgkD5nLhvSce~?Drx!dqF>6I5
z-`6tDvg8*EDHHR=e!W!xt&?-WSycP^;R2hT&3mspPn5Pb<hfodUUGJ?uH5glwvJ8l
zId?ZH@B4Lif8W}cHlBoltUJeJrj;E3Cfl;~gK_n>DLRKM{?4zL(D#;HsI7mb{NKml
zAFRLKYG~tI{NzLCa-F4TKAw><TsF;UpY6xT^8Z!tmHkZJk?MAY|NqD63RmmR`7^T*
zFR}Um=hctX-{g;N{491f_`FWPnTS~U#TO5qja`a4Y*w`viY-)lv(zR(GBuQEbrWCM
z-bTleB~IL2OA_)9<x8hF-u3a3S{<asrqb4Q`RIk9=du3XteSJy3muX@YPolZ#VX-h
zPtQ2>@6h_Y|Mi~huBz3GWVYw}_vB~w=Jh1rUf$FH_OjaH|6D(`?|RKs_|R(dSF=4_
zSY065&(e@jHmBMA^EPh19aqg|Z2u*5{BfTe*JtDSbcS?C^?vTg8n#3KzQ<KOY@NL0
z+lh&<-Tw*6*K;*hS$|oY@#)FQ-S77Oes@~nQ?teQddr_rCeN?`cvQT<{(SYl;?vjn
z|NDA=!kb$r$;Wzf?S6mkuitaa%Xt2;E6cm~mMz(P{nh>JQy$FQm?0p>%9wm!V5z{8
zmrC4=6GR&wH#q!Reqi;|bcVNgTu*H}a`r@1%EDKD+jkvMXxS+6sY$_2n#;+EVY-PD
z(|&HAa3KqiQ@amEOFlH($!EFTDB#qhX*a|?6l70tSKM>LB68)@nK_=;I%!W>?xpYG
z2rK_}gPpOB>DkV{Z_aC832Ch_Nu2xcVC_jJb5HJv2hM8si0dx=FVrkjlVSfl^RlFS
zcxQw9W~ZQ5j*Z0{wYir?)r}wUB|oT6_@!m~?dpz--wF%g9xU?nJ=D_3<Kq~fy<5@c
z#P=hW%YQXrIAg6E$FW=JTalB^mIZ5W@0nKDsl}0*a!u>WlB-?DQEnnDv<0km8)kpJ
zcPA@osb|KqMbnjLSn0O8N7$;H>jbVi{$^poxe`SIg&E23)--$w6Pk2s<%R>+dyf}-
z>ujx%WD5vvU8J@(v?+xr@0Ov*rL~_kG<s@7SG;R=oVrM7%464xzn<w)`=|aZJ^opL
zZS%#bWw{<P1qXK)Ht<eq3rPPvk-gqI{`88yc4pIb=J?kpy}H2MEvg;<sZViZ%0;IZ
z!+Whx7dszq{`GYFN)KZzKiii-UMQEG-0`nedYilSLjS|=J$;k=?BycLk11;Ltc}^q
z)won+ng4vD<Cn|KivzZo*RN69xkbn|{nVM4hPB5k5-v#h-q~OGSIl>b<fkibqU-yA
z&N<oUD_?)S{Xw+w;)*kmc6?uW|H#z$mE}5V%*%h*7nc9|Gw=7}g)@IhN}4)N__3~P
zLAo2`#m^r~4GwS_CWsoa?)>@QGt#D*``^#I@=NtvZO$9k*62M@m;d~shRb`7e`9|c
zcav%Er8u=2&FuS>!})$JO`W>hM>@NY-)7e5SGNMMoxYM}_xn&!XsWFCokI2Hb=U9P
zq%zBB-8lS-_0H29FQ=TE_2bz?OaAM%`=*?~)W@^;gH*5PpXYb&4)54$_<K&%j(+aR
zhx?7Uq}=#+@@mwM+v*JpA6BV6(VhC?UD>&b;RmHIE{glWRnRYdSk!x&SL>g`vsHel
z_cmYu5KuRx%;L=*Po~_97aUtz<<7}jt54fw9C$@d<XfoA-_!G#aMt+TP}O}>*=pWp
ztx`L2pH=%e<F$uO7GF3uyU5Aw%N53W(XKr6<jv(b-K%;X-c}36Y*DCN?sV>XlYsuU
z3uaB18NAjm@LkVWJnQjPKkYS_3(rTCT^Fzuoo9C~k2U+^&X)<kA)CH8TReJZTlH_(
z3bCa5A^~@8ckSnIX8-#rll`>mz5@I0pW|*ly<4Ub$i3@f`OEG0b^$Yl<(^npuT5I}
zbgw|s%grXwjpG*E)`v{-i}>~H#_sKM56hEv<{4{$o7D1iZT&C4ohHsncWxB6Y?>N0
z>)YGF_79egzK`GSdaw9wiPE|~KYTyV>#vbmy2nV*{`a4Zmzmw&=WVr@^{wdI+HWJq
zJ$;_s{9iZHABg5&^mvgdy6#xwWcQ6}-pRM;Ie+Xc-)DS_&-B<T)78T9-{tSf|E*9v
z&10Lqw*H6n^`rgoe^i>72budsH0(cDFCBM6>zA5h#nY$a$+yl(eq6ZPP9Rv!kBzNI
zQbpcu+qAtpAH<Y({O4J;Rle_8_HEgZ&;4~e_x|^7Ke{6GaiVkRMZW(VC(Uk~x3YM-
zyZo`qN_VuE9-Sgqce(YW$(G!+U7`=xR0K9GJr%&4I6b@KJL9R6Z>6S3L*MUY(*C3H
zyDO*9R{EObH@1bxpUggJf9;)>M76-YZUc{)PusjT7Weol2tJ+=7X9Ub)u*<?Z^BX5
z7qn{`*B|JfQ}bhH#{%{fG3JxgL?5whuFn=#=1n>J;StaKN4pMHC$VHN*k9zb$09A{
z(Agz-?#r^e2>2h_tbFo}=$2R}{>?jDzg+mB`A^oC&$*%0*yC)eu<*aP8~Ao_y}9zs
zr}<&i91rGL#q=(Fcr7}A??><WUzg%9p1A&R?ZU(Iay1_gUY4)_^Rdr&w%OZ<Gir{C
zhVM}KQEvLTa&y|*TTgOr_Vcg)zkgocua~O+HXo1d<oM7V(*Kho?0ffrZH~8n55I4`
z`2PQXIhQPVX>QN&OF9=H6=2vJ&$&kR`xIN1Sw_1Lz01?_&?uf1ukn836A8(dlC26n
z8sD5|M5da|WmzLJeWCp2y~k>o_#Ha2;!#oux70s|JD2Y|YgcX$^$?L%sfi4p^*v+i
z^pyoW9aLTfAJkf@<9Yf{_nK2pZVR5T-m;iU$wP+YV@J-c%klm-<>q?+=Q3T*p2fVj
z;qelm|4{qbYHe-lvOuQ5pa*LebX*)S+<kcK!kb>#>#1`)7fUjqzrE3o$DmK^-tr5#
zJufYtrm3r*<21cz56|_?`5%QicHZ6L-p#OPAww0jLcKuJu?_`Yo|gS{cD8(&I*(6<
z{aD`rHLD&i{F=UCT11S_m8h#*w7w=wDrvBJ^RoyYy87DXLY?Zn>x^rZUWzvUIQ6BP
z<EiFS`<HFccYpj=8<pNLv#aHy{nIKAfs(ENwkz69;Vw^jv*g>Q?_60Qmt9~vy#3Cc
z-LI!E*fO``P@!Snn;TzhB)-SH*|W{8W)|9X&M5iz=Iru=!i6g=&s9IJ)DVnVU;h4?
zE%U{`t$(iaPDy$4PiqSE4`G)WZoAG4J)d=_?{9q)YF3fCV3%mcWv<{%CClwSh1t4q
z++Sw8a;$H88B_RjDTi`y&wSs-v#cbQKR9_-{+8d{x@q?BhDyhiZ(c2$GDFdS*PMg9
z?X*=JnAJXiE8Acx()c#pEU)j=#w&mISNHPfuxw7_J$a<3nq#()>Eb0bEnd{f#Ysji
z<!ajT`hcaBOGnTFvnL9z(c<j$4_bt?Cin_k&fIY*D~uuWOkDB@&6-Yit}CtO1+6<b
z<?_G(GQEF>#A=;Fm1lSAG?l9Bk4eezocQ_9tk>3u#VQI7r(OMge!s%Bc{N6}L$)@n
z8>DKAWxJiO$vxay@%XI$l7Ii-?|5wgDDYE6@7Da=Czq=*f34R4z-W0;apv~yO%sX>
z65?xZ{$81^5%Ze=d;3<Ngd+ZS8U4>5`$d?(tYEw$6W?_B^`CHqpvn~qy*qOEWMAPu
zxoU%e)S)YVteXU8zqxxyo9AGr8_&K)8JomJxaP_?E^|nfXu7vXWOHB<m$ay7u!(uW
z>|1*0rH`deO4+`!@{*!d(3EZdH{)-W#6{oud&92Osoch7MRd@5`599teTeZ~(Q2LB
z#HPuz^ts{lwFdF~y#0HW#pcHdEBIduJ?s(^(eqKvjz^*JMCCNSv^9IVntwb>J^rfu
zN8F04meQ?DHLvfU_Arj+s8NQO<d#i)d7rj#ED4yqc&4mYwui?WwS#+RcSV<StX8v|
zmS|vbe5uf`h{JMxRUwnFedbD@E<C$Ze!X7FdB+s{p9%6uY}b1|mULeyYxUwprRm?V
zuNZb3O_i{`aq{vx?U&B#;%6fTN_W3bzO-WE##z0W?iD|+espsA{66P5b$i5{9i*+D
z-|zW9vEup4&q)@?7V^h_Xln@$%&)%l`+NM^4O>^Av*&#;v6(H8Y2A(J{rYm%PZq97
z-~P5P>8bZ>jf<!Mt_}I5wSGlcpmNrX{Ic8kwpsqNih8uFJXZ2@+S$J6^J}cm?SHc9
z$L;lhWp^asbSbJAn05KUQ;7q-t<QWWv>MoNdh=1D;>AM^=~&U<QY$VTk`Q&-D#GmQ
z#9N*G`B<!Bq0H<X2fg{^Y((OJJmUSh%Y4tgvk%3N7i)((P5-?@qFAG@f%Trua-}`f
z?*7qrwVasH#Vl1Xa^vjX54$ZbukU$Zb<I=0Sk1hB+vhxwnlBPvuWAxHCjNW9w@qe|
z2G0@u`uEd*bZ4LMo3&B6f&HOg)RTpWm!7G${2tYGap(KVGcT_SUK1Xgzs}N|`GeEv
zIUzM)MV>f5ma+_a@@B2Z8pAWn*Ha#GB{N#d#rR1WO4+UaqxP(UpEXAELKFZ0&H7SP
zxNa)gRess=Y*u#O&nN2kJ3l;|op0yxb%tz6?o6kX$ESwOu6!=O??daFFHHrpHScyl
zPfML?zmTcd$@HOq)RFy`<?rt3Cr!{<F7o6BXdUn3h>QPa16J<+Ct{SO*!TUzRqJ;<
z9{2m(e!a3>@XGaK8Rr?-dcCLVRBmj`a?N}5BzH>hokoHBYwq^H0>2gfy5{~r_VD_R
z!i%0}KdX2xA8&c1*L&miqai$kQxnpKGP#5dOj@nP>NKOawX}-P;JMf$xNh0&@FZ>J
z$!|_c*{<K+o9bH4RjLzlZBEtBFf-knsH3qv+Je6*UpTd8Ys}}y>P%;ijf=Pqch57L
zC-HCsuTtLcWAQH8-x;$eZa-T8{~EKVME2P?iVvUl?XOpFSz~fce}~4r_^q0JZ|=6w
z-eg~9_NG^lqbjW1F~RuHk$W0*PI;)z6O!(X@~&q8d+ceh1#1|~%=s*lLP5tYvpdBV
zmt--@KiFr~5`A}D5yRmoxBl4zpErEk77$(b<b&Wzk#?TN$1DxjIy=bPm)bZzO1Sbi
zyW@Gd&3x;-s&}rMDY&^EouRP&TFAQ8+2-Yr1<&8y7MHI`ExuE8=+6zSDj%*5N|Ux`
zi|$F8Ase+d)G6pzP{om#2TZ-=rMPGCOggV6b?lW@S?u?y*K1}*^Cg?uhn_Czw>WrP
zcJT%eMu*q7=S7@*f-e>d&GcjaE@<%2_`H?&%-&6LqMhqqIo`fq+n#ju@_B_fqQ_e}
zlOKQCJbly6i|?A4n0(UC&ys(gcwlwd=GAMM6pJsi>$D}!jW@_IYrFSio38q~?L2K4
z`wr}{y?*b;<$!jBb2~B@$Gb7^`4acTI4dMqCvF4Bj?zgMcV<rem9*xKaKr66FCQ;%
zi;bw>ctPXO7lF151rGw&+}#k#*LdXQj>be=r&C`Hmwt2?Kihq5Ti1^Io4+KiYaOoy
zg{^DbXJTfgH)-!Ho#m@S-1f8Xm?nRBE0^54>?rQ1j(3#wem>6rF}e7(I^T79b&JRO
zt?!lFYq#Xi7Qb`(*}2aCx<APe%3>dFcAAyFnlJUqN%eVMYopB#_y09a{`SV=>(}+m
z!|a_nzW=zt%1-%)-=CA|(~jrQPkd}p$0Zg~#Vr>)vBLWOjH5X@MH*)L5wkypY%sdH
zcFNXD^+QKgEZ^1_#567PcA2;~?dFv-o#IE{qM?&)qEEj&@L2t9LioexFZJb*mM4q(
zZw`I<_(tpPhw|$=-2Ye4->~V`#8Z7Ok94%+V}3j{FEr=8SmDXzy+QZk%1!nMj^#@}
z*ZG>ryC(8`)}JreZYTY?ak21V<@3jHB{}yTQI7q=I!D7XV)pJ@?>YZI&p)0VVIwW3
z=a;=$wxHbW_4(BY_zo`my}kZ(?~Q$_!D^GD!UQI^SG;Q6@yz!6vGw((<`4OEI*$Di
zzV_!`T79#k>DI!Zx9`jP+kQ-WbAK=MoWhz_X?^<}nEMnH6*es}`C=sJ#xrx`C8NiS
zIto7W&);kAy}n5Cq{j25*=scPq~7!0Gu)S*uy6IXyq>B1WBa~tZT?Z&QjpQuRU>(F
zXa3GNT^2Vkobo&B9Bdf*^G%n9$J2>oB6XF{l79n#+JBug`O%lpdL6g(cXjSni+btr
zY19AVi}1BW_ftRYdA~jRLgBB%il)!~wNsl@UQE2poRhgFfv>3N&b&B=OkMj!Zi?|s
zQ(ji)cjdl5P}t-9_&8s0t@XEwAL9JhR+;fN?c-ao*Lzz0ylSMpK99}OBS-u8P0Cm+
zcZ~1q<BY``+j4FRZfz0na|}HBhb?QVe9rqW_V{~!PR$1y^V4#57wT&?-p#G`bdIY(
zcB$g))T<Sr`Ia7hdg`>E>c!1AWpDF3eowO(tuK0OTKM~|edn`g-UGohV!@KteNzKf
zIDQ<R>FD+P)!&KHVv^f5bG%Oou-3IHRh4Ys-y&D&8+Yu8_Mg|Xf+95?_Pf3@f9#%}
z-}UU?wI4Us{~O(UeLKm>y2bv-kIf%1<;ye8J7e>D2~*UwS+lrpZ)~j%-t*Nrzpp)D
zPWalmO#g`GN8be86;bAp)l#2%t(VumFRbvTf=hu<&5u);liocFPJXJapCGv2EA9g4
zT)C7ytrx2+l<$fj|MKpD6_@a-cAosADW6uzuz%+MXHa!aSx18F)chTbV*>d0dHkN_
z*JXU6^m7u+vU^9KxUUnfyYg=Bj5OoB7nZiB&uM66+sF3b>VMbvOA8kt59IjsP$3{<
zYW<FH|JFxoskdzs=I*{GbcFYs+_ZS{J|0H4#6_M9rP^HBw(ByPuh!K4nDr$}o9od+
zzF-!oR-4$Bm2r<;qXjmuIekX<F2|3j5npq!Z`+b5oviD4NkwIG;nCC}>GPtGj74Rt
zZrs|Zl=tI_D@Rkd;Iz}p6~6g<KCelBlz#g9hMr3H&J~6SzMT|U6s!MV=+Q2VtaiS|
z7rczuTnXTF3jC2T`;E~#?Lpp7Pkx_`bG}EfT<G59QlDZW#Bx7Br)ndU2~&4i!S6K&
zclZ_8E@N`Ao@P3;+iCA?-#0heJ}$R;ymHFDs=}vT83%7I43*kkDfFUiYfhwZrOVn6
zQOaA~qLi=4W^YZ%ym{?t$6wpl^qKCK@3$UmX*axSdxxK+(fEUN(t3txu}2QgsyU^g
z7*{f{Oe>K~EmYJvP50%r>uVm#9Q52_QCh3LhNE8BtY_*6`AusAq(t5v<XodN&40B+
z;h_zTY#(Iazxp1j)324LrNSJOuWtA8UbQ?!_Y3B(IM(7$9#PZ7S;;Ruk0)0i%5shU
z&0M;B5%=mJCkh`g-nde8TVBmn-?dqf7jd6w-qsSau*T-o?BfYsQw_zgZ&&18`-E=`
z!{$)`wN8>!lHL8$0-t|9ce6h9`Sfe^hVZu64V%v_z9+(U>w^EwI>~pRSM7Mw^m)eo
zO%^RjGkyx6cVV43{ju0Nl}_=8EKd0x4vaf^?&t21)LzAKCdDIU^X8n)()>B~e!ez4
zl5+Qac{T0FH~Tvh-|rXuM?DRmlj3)PZ(;LA?t^?5tIwp$TX?TNqZS?+trhWT$NLM+
zhwQB$1POL?ADSAb>!1BZRwvc>W3r{kVI8Xjlb>?b?EmqxpHu!-SKqW|!$b?tyyWAL
zx4!ULy_xf=Zi}XE(f_>*n2UWpeROM{<?i|U$orD@6lo#B_*o}YzIA?UUofFZDR9mF
zvc6awd%e9s{>-qcRQq_~YGK0XO)q{u{VS;d*T1^*!s$a7jZ1_6Jl?*4qE~z|w{%5r
zoakI%4r$ZL5-qd4O^>V!zh><2{9)b#iK}nZ=87NFzteNnmytIjg@fblstc<RJa6;i
zlx+zToczB{ne%JdjBn@bf4+|Rc%|sz3?KVU!HV47OySSgI|MAyt75iF{=RLlit4>n
zPn#B*vdo#VOVp<FXrb2I`RBgRzh7ByQ-9qyW`X`W!3{=F(*GSwe*EOJUwZG<Wfw9Y
zZDs1X_Fe1L+-+MQaUQyL>gA8!`G0g%<Da`+y>RQt<=5-_uddJYc-qXd<xTQAQ(oyu
z6W%ZMe^gwhC}^X5cYA-$k~|wurM|9RCf0|=UoKYueEfoV;ktrj`{%G8T${IOsoB~M
zYqY=ntZ>Qrd+L4-C;#c47bI=wulZ~L`-J<9<#%7mIS2aONQ(P)VAkKu{Cmvxs!u;P
zTvEod<D&5UUB6!4h`law`<uLrXKGi4e*U*s)|j#je~K+$P8BHmc6z_p%L@^|`N}=^
z81MY3`@TZ_^;(m6e~<Q`D1Yh1*c`rtZ-L>;9fjMQZ#TH--Jch0So}++Y>(STo9wil
z+q<UDnS8g<(89WKh3E67f&B~qb+gw?*Z)eF@A}+PANTP~@y0hN)sv4u^JQ44v$wg}
z-;Q^6ad=MLZY?)KsV{y)7pCw3q&52`?~#lb*EURCyr|L8Ecr}kMvAfZv6#SKr2|#7
z$`1*Z#lGusZh6@&6Dqo2sbt;WrK-+8MhEA;Gx`y;U8?Jjg~4&Yn7+ftk=$<$?e<9X
z$4h%T8@J8Nb1M0D@akm08KSGh@)VYA5Hy(d`>++`O9puh|J{d{W_ftlyyBj}tSBn`
z&kOeZ$Aj((Z+?EJ^JFoHeoC#S^dVoXkd{Ngj)(74PCGkO{BDcD-0GLAhFNb`RJ?3W
zPrBQ6e1`p>w~s_?o-XCx{W0l~V#WC;OXH+xhTPnL=DprjfBVebvtLVQo`2GmkhjT#
zp*Uv2@^kr&^`eJN4{X%gboNZ?fy3(_-R0Lik-pTnX3_ai0k;J9AMH13IPiK0r`MsN
zrM?39yYkv<W@R5ckbG~^<OlI>2ZA2m6qmK_b9%tf(|CQ#gFZzi&Q)QBt<5nr^<>1Q
z?S+c-CrFC&W~4ro>OOw;S!rbYwdrggu3UXW>MRA7cN8|xS{eP>)qgo>YTKENm6IgI
zU&~FOmCg99uHQ*$>c>T`p?=xxlIoKWzU%a_`MK}Mm*4jUHmCXa{?7X!sI%VLqSfJh
zvTuGG<Me=ShPu35Q*~ac31!6mk*r^*D$2Ad`>sRP%o$f*v;?+!Zaq`@X;Y1O3G-_1
zLk4G@6K~YLDBd7@NNDjCi<68jC;4JZs#HT5*0kR5eY9Ze&Yepw<?7xfGR|~5^(VP+
zVca{rH5WPd@GN6$yepKyuYJLpEglljE_%+te3$+4HQT#wTW?f^>bAwUI}6Q`wp`To
zv_V==aYcDR=`jIm?QI;@znzx9RQ770BB-?d!K$lH-}70gg}1t`7W<&@tn?;AE8nKO
zaL$uRiMFlR67{wvewA5!MRW(t969ZqA2c2>m2Z<*_;8I!TJrI6p2t;!XG)}<ViMoA
z@yL1#6&N!m@OCLZ^ftKToEzdGVJW2Ad?`8NV!PnsNaK=<FQ(>4-^{!`DImWhvD7EJ
zfalPUgq#TH3|5~Lb*}|8vTm^R=+2H5<zBYaJ2yS&&JIqtmZ_cdrYcOC7OwbW+oTCR
zle3rB{aIN1rcTR7V!r95_N3gauZ?mJ{fO9JsQsg%iJdR|prp%>dsPec*Zn<|oB37B
ze3qAms_917?EgFS_eiYgtzdj7u}Y;cvMTta>jnN*e+o2WB&~Igh1x}qow+(;W~D|>
zXBF356F#4V_F^+LCK|3fU?*HVvG2~*?K3K0zc`@1a!bpH#ZI4&6`$*H=KcEd54Zj#
z?+w!o1V!E)e!t_vmd!~I=VTr^|8B8-YQ${w6xN07!X`bvVH)-{bZOMV8!=O_Jv(L*
z;-4f{yK>dq-i2q<RS%`>a+by}_V3_LH#`2Wdv($=@2`e!ds>CAIX`cz-1z@a@giBr
z1zhi4O+|aV_+-1@?RvH%dzHh&J8hx6&9vJ26(6oO;WJU>NYr_8MEX#+@cvD|T-P0B
zis_3;N_}uwVYcVx)B};M_S!s+tF_FhYHYqV;hI@e`N|awRquS(TEZnVNnCNhrBXx1
zn;C)}^RE`3OwDIKzHFJooJ8I|yC=_?p;z!J{QF(`=(4<SAtCXpj9itReqoL#Q>9+*
zjM|)4>NDSRy5WKo&f#8Po)p@Bj+k)5`hfQJ^IKL52ZTr)E5<GSE-e4srRJq}JTtpb
z!gMh&&&<jHX7%_f|7myglv%R$&y}kWV;@#mrAkcRab)$US=v47pJrvKzH#__WOZF!
z(2-r{`&~}(slRdcN@J?vy}E@@_J;g<+s`2;!c}3Bal*#S{kre2IjZzxpId*{)GD>i
zyT85`Ub=VJu>M|5%b9OKZcFczn*aOHbpeyJnv2>wpC7W8ot}IlI7R;RYVL!6MRrq-
zpSQIasYk5YHZ3vbL*bb{D-A#Gy{;m&OQ1>JZ{CzWkMFt5^?rS_-J@Br>hkPIOQ-5j
z-hD-2^D>|QP0gi&-K{@*438VIAHB$wTbETD8}sp;@#E55*N>BLzweoy_e;?GSb~P_
zgacwb)>o!7tHxd5820P3wyEgR&1?sMzIoiYbX7>Y&F;)#AH{n$FQyniaE@J5Qy0p0
z@Gryl59j>r{(Qb*c}Q<A>+whY&AL378~^9^9rK+b!Txc^Jf|I}r|<vN`eU|!eeaH+
zv698>9IDPV&D>ZU&1|rqDgD;s-CH^R6Y6`U4OQ+Pk-G2IaZA|WcJ>ypUHbCBj)mtv
zNVW5Qq1Lsct=aj=f%UPwrEW0!x0HWpx*)aA=)>LjcVyaU@lW`{(_eH*#mFZ6s|j-|
zuXK@3W=M0L^`a_~_RW5h?6LDEvDv)r+9UaiBTghk#zph`%*5?gi|@`k-*os{?ha=|
zZnH$iwStN|m$N6bJwLFBx9Z3ymnHcj51GSjwzqEyt`TB?yKc{B`MSg#iQ=Ez{8?uO
z$gB?2>A$RJA@9aE-Hp$pN~ZOIycE-V&4YVo%%x6S%#6=-Ipn0LR2OJ<r+<OMLgU3T
z*CvR@2n0-$^qL#t#nr7=u6adh#koV5tR9(4ur^h0JDlXZRwilDwsp5-lODCnt8L&B
zNSoOEY3|k;@}g5!g<5wV+hi)fU+n&*AD{N?Jl}hI@`F<kPIcYhu;G#91F4d(X8#>;
zGG()s!}4a#KePAp2jO1}HcT(!Zd&xffQ7qDxx`tMvwJpk<f4Gr&8#~L&NzP&T_Lh(
zi8IHBx2)wmj|84>xT?T=(r}xUK;lJbg@dPpdJe?&rPjWha#E#nmWKDs&`$pE9KVA&
z*87+W@7<ALv(#lLSLUqCKljg>tu3I@ud-b0fu@d>+>^vm*;y<i5ziV!@-FsH4dr(f
z7rU8dmOoJ>>hpr>Wv6E-3zuFLTd|=j=<-1srxmR;y*jQIu3>1HHTCiNitHHzenB=&
zySy41t<Ub7yk?qgDoc5Ttl!Hc#pmmpuNkmpwH){T8-0NBk4c5muMGiP7q^%wCiu;>
zQ?`|xo5S?!_VW0%&o}=+5O?|%OVSf@-Kd7Ce+9l?(N4C^%P{W|$``TcGc!AKnBQ)e
zfsAdMOwZdt7Dsk|diCu^hLr5rh=;d780}E45oPKy_!?mGW)bh>`PrSiVHaLIK78pA
zXmR3L%p)27PPvb)ucM#;yEenH(4*$#-h7WAx%X=|>MEXpx)FZgXO1@0O%JbnKH1m<
zzBAgJx*i8SDB`uSmSlQ3r{Lh(XptK`LoCi$)H<+U;y=0N&x_|aOU+rbXZG+cnBKn7
z-A>`iLGwGmpQ_aGE}k-Hq2<wt0MS)7GpDAz@NcimKYV(_JT0+#`Nwyqd(2XG>E)cN
zy~?NJgw*PdXQa+ux>TdV+HQBvM?CkP#RmOf{JHKQUv>GiM=g4{B>8bm`F`y})3s;T
zOif~0d`6UEpW3&uX=M*48pVmF_H4`k_$6ZQk{vzSS0m0CsW9wucGODPv^U|bbzR%b
zq|ck>rt2I$u`{G#he{kL_wlt8;?CKmOEeZgC|KfsX1hs?<E=&Bv$qB?&I>#0d;kCQ
zkV!@>MH8Kqn>u$MI#O!frRDVA;`N!1czcQazaFJ0KbZ5GW4V<_PGM|L-N)7)!sjo|
z3NL@Ous}Ucg!|Zf28+^HB2GW}1k<icmH&OSPQt88VxhYD5%Yf!=RbOoZa?4aZd2>$
zz>x39`~N+ywzSJsnCm~M(1(r1f}^-|Nv4pt@QKT{tyd3x_i&G`JeBS@KhDaQYiID9
zElwX6e%L*EqnqT*?$1}+F4er|uPe9_WhrsH?CR0;?|-GfQCl+MLEgKkbyA@R{U35v
z1w8ztW5uR_`Tp^LbE^+Fo?4-NawF@*GIlOM^Xy}XZwgK4y0P-p$v1`@&n-Qr9vtvO
zyLig$CPS%Ri&?{L_J4mDfAnX*oxU8)GhdFkKGok2^8S*UUU=!y;(5N$wRmk;N%-#n
ze&o%fcM_+nrupYCfBWyC;Km0_JU?EZf3I2Tlv*Lzi~|`0vzC3|Bz|Y3)r_W8)`Im4
z`A3bmms)?D@aLv9ukGQahb>(e&zC%&6!5)JZ*OqVMJDD)J&Ce6Vy75d&e2~Ncy{UX
z?*UcTq6Tx7KVF%;fqlab@yDEY|5{ut_Pt8}=&9~vEB0;KvuiJs_U`%c>DLws`5e6u
zR}L~3ab^5`)UDsgt#|CS&;PQVo1(YN-aXR!o4%IcIiYNO(a$D1;g{#PUXK;_x813?
zEx$tU$7Z#;)&++rOw+IXdD$@kUJZ}KlqMHTZRNt3^WyIbrwiQM@o%a4<Bh4OEBy66
z{~fM4%n+xdm3h_FZ7LVTW7!2_Df_d<WY$O=ifUxPwU5mx`Cjq6nTx0F6*fp<C@5GS
zQJ%83YL=6kl*6HWo|-CqFR?AwYBl@vEogUmP1#+oAKvpnX&Ed@Or0RK=T3&ff$7D2
z*3a3njO)krR{p469P`Br`{djeKd`qQ$o48QpXbZFGyb&BkGxHjC7(sPZrOC&q$E+(
z#8EsVkV|gYyRAn~N2jjRahb90I`77b8L2Bed#?YEJ^8P-pfFi4&b01!xw4$!lS^kr
zPw#%)%zZ7^!uVv@_MIDg4^Ev}JS&~6X|tKg?CYf`^o6)PMN4cP=Tx0}@H37@X5J~Y
zZcg)qL3SL1sT-c?q)Bw1oEbT-Yl-q<`!(zJbi+0nY>V@rv7o@XTWHnwDS?fyiF-Hf
z3<}Kp$942*$(dNcr+%str|<SfWruT4TXRb4-tKUxE+GZS<>#Yxe<fI5yKq%vA-BO)
zrb!_aRbLb<`gAT_#*kL~$!5lEMme*d<B?uwyv+jhqK=$i@pk#uogA;1Mdy?&n@oRJ
zy|ZtD)<jkVhfN9{)A=udT7Th^vy#5Fk>&LR8+=xC*Y9rFom}dES!b?Bw%%iF&ut9C
zN%zE^kM}8Bt}&b!@y{gnP?Uh!Z9%3N_V3?oz3Nh*S8H}(*KF<WEt3mWy;2TI+}rWx
z>%|t<6|2%*Y`(o%-11Rjo)S;!0+ua7hRf>wZ5JDT?D)7MhN0(HqVl67N4pugMDG-a
zzE@hdn~6I~^-RUHFDDK2|LM%ocG5f45SlJ>to>lmk%gMUYK+`Y>^D>kEOsvrJHW8D
z>6>DQ#*Y~)F<d!!7kHiySm|VQX3_4Xv^`P#75$>B9QVBKf4;zRTM*x7W4W4dM{jJZ
z^?&3YCYR_Yl3XLMkmjpk#H2T~;vf6DM`c<|4(MGM;aBl8mcRGD)@Igo9tYw5b2F3Y
z|8DrnFgu6$aB`qgfb9MsPm>G3>&u_zJ<5~3Lg~KK>z&ogJPMIEzb-ufXpt+brFihg
zi;%Y;Iv=Q1^cuXlHEriFKLc~?+({dxP0g;n?aaMhess;|=SLJgUH3jHNIyQq;`5G9
z!<s85$DT*&8H8;QIB)lx+otl*)xHdsorOjgw>{4ka6Xi*js0ElTHfWMNN$Dvb%y*t
zU2DcaqIN9vn&x`-W&87Y&)wW#DW4tQ-#4}Gmmy!r=c_G=p%>jn4X^i>9Qt0Me!gM#
zpU@k(`kz{tD?I&K_b+@Bw_#IJ#qS$?)=KDmTGzf~$v@sJ-|Q59VtdrT8_79`t{y0U
zAXjni=&f11pS0ZQFNjN@$GTo4z2-~DD%WaBf5Xqsn@;?`D_eYX@&2=4LmMZBducq}
z_ctQgID|hY{oI$ZrH3B47)#FbJupoqCMP(@V9)ulypxKi1{$WHQuk#36!wDuLt&k9
z`O%#r2bDiw*kCOjkXs~R6&aV3wCm*7*4|}N3l3JzxWvS_=c~uk<x@Y-EBz$&p*mXT
z0QctH*Lr4EhpR*RYZK;uF^f!O(VF)8^`DGh(S9zAqZTs4>N4%cGf(AyYp>pMe`6=J
z+I>BX*CE$lO0b;z^y7xRy^z1%f3KV+JV{q~1b*z>zDKpL@b&qC6M+&R)_i?bE93Pe
z%zR6b|DyLAhc9n`b<#92?({tA9Xz)=65lLOnpx?-Z*@;Z-ClPwnHPt&v{g>eIL#;I
zq{wu!hkb>R^6_Q1yeeD!IwFJH4c8q!b9dz$S;6$!iYT4k?-eI%?fWs)|LB^T#X@cK
zf4-@AU%0yed)<e-8p+#*cZHsB;663ELZimVDD=eNcjb8x|F4~+DxPJ+%GQv6h*fb9
z@A(AYpBlNku^ZoPUwv@pq#aMU%|F7QzhC($^Lo~(EgXN?HXOUXrG!y!(wDfTp!*jj
z@-3c!E&QzZ=;BksHU4Q_&dv7%4;g(72vt(xKR)|W;loPtqldr$?>S|7cVoh(jD*{Q
ztIMvWdStLm8=jqGHf`a8oW&ocn1i`$4gY&B^;5l7Y4&g5hWicokJ=l|_^@zOUGd2U
zhCR_5Aq>@(Oc4|A{|)76T=>66PUW2a$HPAydeSdhtLYuLd@+k{{$?TGY{%rFgVFs=
ztZN0f-~PCQujz7G*H5-JW(8j?xEk$wSmJ`4cJFTb=E&l6=E|hS4%&jgfs#$>ccUNs
zOx+n=5peo!tK!GDHq8u$+lw0DX8}lfHcag0?&fLJa{j(Sso8wjzk;g6F#<mn-*M@=
zbL<q$U1E@za8S*0f~LcS0Iie<nU)h6F1kxLupBO!t9;vE`-9ek?5PG9PfVCJ|9+MK
zoYJcsrPgs3F1+x~@zFl(&h#x--qTEj4Hlnu;<Q~;sPeWndEvD*6At6n)6252bm@IN
z{ay5@PVHu;#?DE9_iPtpTq4SyZ`rilY2Bn*dbjOn99Q7n`d6jl?)L}I5v$ysVm1UF
zUdbT%xX3;1LgTk?fi=CH;TF2;R}So9KHRC|WP7AqN@=0O3q@m{oM(!G%VcBPS-vm4
zu)xA0Mfc)Mzd5lXE-w#iW%J}s>w2;)uRi-j*~6f%^YdO@V)r?<qWRAGJLOEyx?WuC
zm}mTX8>fG0QCLN}XlUX^$3+<-hh2Zj6~6x4k~Lw%(dyS_??SG7ch75Dzd_Gg@{(5O
zoaIi9r+n=nAH6aE$j(XZQGzeNICxw->ztwX?e2uOqC*K)-<r&)K4RqY-q9SzWwTfI
zK>zFJEuo>EN}+ttjPKfZPYH}==~Zeoo~Fl=GjoQ9<~~0Ob51?|<c5ohj-f9?IIbGa
zRQ-5hp`yx;(k(ND9XCBac&y^Z$Iy#0W_>fRFD(2JP}|dRQ0|qxqS73%nI0_Vq7ir5
zKBqmZ-Z$Z=v7E8_yQDou8dFo3%}k%d7?FRd?YKzV-;-OLO<q);o|JLG=h<uKYYus?
z9zXtl-`9PhiG$t8H$j_`ZQ5n$?#1@cW_-{oj_Oj~#o`eC_Jj@Jcgq_G{PwO3U3)Qd
z^6k8f=WAFkjAl)k_V~P|?eh(rHtCeTNnX$1VqwmkovYc`_cl7SzBtS~)A?nSmx_*W
z(b)jLV;5Up*DTNXdXuo0=b%tnn6c37Ej!shCm+8TyOAgHhDFWs7gFD!USfWJAXHDS
zp>dA5TaV^M`5hlEMcIzM{rmJmt$FPWg)ht7FPNH#Gaun}*N}euG3U@U^@YJpA4Ewe
zW*y~VzuJ@gB%n-onN;V~?=#Gv9VnmFU|p%j+1YwF;a<VJpN_FFay|>(n<GBmUef;W
zPyLS^TaV4jyqtXdm+2F!8R|zWmc)O#JE!5Z-ku2;*7jE1za^Nn;sSGL@Wi!>6F1E?
zt-iQaT;TX0uQ%&&zvZ~RIl;B>(5`To$zsid75;nHZM|grj7j@~pH1P8Un0NmmPXc`
z<DIB+J0qhd`{-BAZ$EA`+p4dtxNe>N^wjjEzidwa2lmdKeC+tO(iU4s_w2U*B;TvY
zET8Y`G_9Rb_;4cAdaH%eZLd!%ziDc@TC<GRd)l#OrTUAfNE$KcE}1VWsHn3;cWTJ<
z2$|#F)7zxqX>x4&)?s>l&hCz7KC>E<N;ST{u@|_#(Z%{*?ONW#lQ+YU%#*DSym0HX
zk-sVHHOI;v*NHPM#2(5<1@P(Rx;=<3xszn0oV&3<#k+NfU`Xwy*Gs|=&kbF=o>|Ly
zO|*vnhRNZ9nXFbpTxZSw?wr!Jj;cy7dOty;DJY?0>1VS&i`opEWw&gvdtA2W`sS5p
z%^PlCVT#*yjQ3%}+ep1&o1&hojZ0@<`gkXuc}M5n8Iu>So5$cQJteJWN0^uDa<zr5
z8l1jI7?SU`TW}i$IfiWfUf0z9sJXtZwnx>)<LL4=X%RWf`H$|g%lF)W^IP<-SN7Uj
zOBEe=8Ayc3e|OB-5uv*1v%tee&1X9QY?<K}^Z3)Yd3q}+1oP-Bbl%!<Ebph#mVo?L
z#g0Wwbj1_DFj(ERFPt>_3wzzcw$OFU@0d=#9QVj{5Br^|=NkEUb;sP6n;Wr8EA+sD
z<e$^!oIiV*aPc*rfB7}_?CH%Sk1kJ`@qY5XVmZhCTTVP;y&$(oT83%rbQ$o-Gc)6c
zKU<5Z1exElI9xKj`E}IxAc=Ir@8Zc*9SpV}Nr*a;nx&I7y`{;)ODE%k-Z8s(<&sg#
zw%Mk;Kkc3P+qWiU+m&B)re-T}yX*WAYFB!+h4<nKE+act<^x>|tm9{?Zk{;dqxyc4
ztR1(^@>`@lYAQW@B#jm8e&@u_DSI@b;`{G=QoKjEUUXUeUNJ)Q)s!iUEFF;oF1Myv
z+~`+%5i#e*;>RA|!jD60rXSFHaM)YX$x^}E$+)NeAD@GV$OI8TZGj-}lcgNHIku$l
z$<y>%ub(C0v~}9nhhnBn7N)*(xg~0}LrhR^UgSp|7WSmWKYUn11LRV!`*m(_ntx`8
z`%7lW6PJqQSQY0y{BTqD=bfWl7qOg{{qDU&bjR);+nXv)7f#hYm98xiva8ZvziCaF
zQ2BT5Gt7G%Il7o{ef^TN!?Z$Gta`0#Xvm2Z2P7pXiA{E#(NKC%Q@$rUVk57FVZUjM
z!kqett{0mG=Iy@xs7l_pN+d5*Xk9{rsY>$6f~{+$`S0~J1$H$UH<YSrZ#;11%aKzo
zr(eW#-s`&=;wj-+I!j6?u5`x?^PGDw8a~c{US0owxtyg`$Kg`$<15GerM;JSKYr-R
zyfO3fw2G%!&(^Tn2U_*)y|VhjofR2;N3E*0PNs%Nxa}_d`8`cyYN~nRQsaMRGs^i-
zd5b@mu}d<z_w`$=VZ?5OU8~eKi)k&|+nI9n+H~PM7J2pLEq9i9tu<D*FY^hTJ#pbq
z#XhF4Lz_P5z4Ut5aPzaf&GY{Ib3;BFP3QY=VL$WofzY4zk66D;EIN|^;HVX2{$6$G
z#TD%w(Tq8@>z&%%G(PU-zBBb@qsE?~V|r`2>w^WB9R0TKS;e1)?8!Hs_j^W7=$v)u
z`E3yg5g8GVP?tB$<V@FVMid_lzF999c<qF#>S4VDN6TW4$32jo7uvb8*CuB20d}6n
z_3Lt9@;$Gaw^KXh+6Gp>cdH#04Q>{5bmb-AZk(gfx@8Tk-|R<|R!78ybP1fA%CT#u
z4)g9bomXe2w;9P5_*Q6%XiO}4{%U$$*Ro&DAH(+5KKMMp|M~w<pEdtnTpXj!S9a-)
z<&lk>(}HX+{9xc+T&#80_Q)xIStFY$zAeXAzYagj8~<0U($cunKhPwhcJIg8_xl7V
zs~vlA?CZtt@_Q1`{kpO1?y??Pv9z5+2h?A#R1Q25%=u-HgTxZu@4g<hcsPX5^-U_Q
zP+4<OarUK-OxtgcUCa{u!fkm{yGjesyt!%k{?F&fyS~TFz8bLaYqPx4irx-0mJ^9j
z>U);Xd2=pTx+w4eoAdYhW#xO!_5>e3*4OdA{=0fkgo*mL{21A}52o#Sa;r2hG|6ki
zgQMShsvGXDeBh<)F#pK(IpynrGv9f?=dD^m_|bj#a=)%y3yB}Q)}tg?E&0VwMXXq0
z$IJaw_kZb-Gg;DohwG<<==Gk<WrwYMMVl+$-O})UU8Ut7u>IT4t`>>xlgFisEO?{?
zXWFjcr*}>@C6DP|yX}RB;~oplTHOByv@Kt`e!J$kH+SZ9?k%0tx94a3b|Le6_WPVi
z5C1U!Kg0Fq+n4W`{?SQJXxSrL^FcUx8XJG{)QrpLFEPKLWd18$zU<bEnHr+<dQWy;
z2u>(o^TA}-3IU77mma_WbGY}6x{2JrRpy?%rax&v&M0T=u)w|eGw-8{=*#yi9xQB6
zmN-<Q`B3%UnX1Fn_X)`Fc((WBm&^VS9;)<A{;j>bEzpF4we+i+SAgCT<rMA@ifoG~
zY8QJ%1n2ErGU09anxA?90ws$lc|NXM{!rXf<d@>Vlh*we=ikWsGjl&|nCMv9TzP$g
z`nOd+9l|~gxr;d%TMn;oNMFJ_%Sh&SV!q*zi<gQTOdGd{^>0!*-TLS_cp=AqXN8Tg
z{_mS<@56o9BmQKOs)9~lY_!^z6C1pFn;m}?T-E&YBF&U9#7Sgkz#(HDleLdCxu4s4
zPg{DlXTP4^%ngQhTwKTecTL-}>r_nfQTez&cbzXYr)VuaZN0NU-Dloq)91>r0(-V}
z6`q^aRx*#ZPnGvj4%6ec{dqmJ<u!AHzP$9;c~<&`S7}|q>ci(=^leE}s5v*klE)}K
zJ!k2z7VGn+juj_jE?G?UIb5ba$-^LTjfq+S?;(q=c~X}yxob3C%kw_NdqP0)MTnBs
z?ca|#9+&H$bZU`B<;9Z+dY2ezE%cbzp7ikchPvW6cQ!9qm~mm>wOZl#Dh*K%cQsD@
zdMy;cvW(YhMwfr8=HsUtPC)?|G_G{CX*!yye(4A?D2iDWA+kCluWd0$^}=-@x_C|;
zKF6)Y)HL(4r`w|C4BBG3T+-&jTI(Giu!>Je%$)CH-4b0aw&t#m<J8&<C0t6j6-Hh&
zWhVQC@BiU-W{&3~4Mi<Ah0?E+zOe0a6IgYrEp)T!>ARx&_1-*^R$7l2Z{N4e%u2HU
z_Q7WruTxcOl2o&l?$uo0W!j?c<083YNz&mDJcU}CvckpB17<eAa%x~MQ0fVa-Zf=|
zgsmIbI_nJueY1@8o}II8dwzV=>IV^Pj;t-b|Chh9ldJH+q3S@7u8p%!KQP`o;gy%s
ziM$#6PAzpx*3A1H`zGVZ!vEh2wrtWoJ<0NN^2wFYk8HYcBRV<VPc5vjVN+!<=kK_g
zLXRz)u0D!Zo5@sC7~L<rK>TOIHm(oz#P9Vy`B2F)`^QxEgbw!^Q?nKOYrYwLX8y7A
z!GYTc&dsrQo*A)n4fCW;C)Fh!B3CNe9N_ZNQi#mp_!Cl5BrB$Kw?Q!GTJsYd@n`ev
zp73YSwBucT=DEwN-yG(J!TFADVHYN4tA3Y%U^jtFb*6yoM~+s<^}gK|3>S7DnX@tN
zp!svhE6<X@x$L;1{M>}~#h#9af**0~tK%9knEeUND4u@T@x#emR}NkI^*DWQY1N;f
z^J@*%{AUU|ZxpGT((rzF+53+7HQ(naJ?&mCG~Hc!irM59*P9x2?N(lYu6MMLIYKrk
zr|;y>gc-d1()lB~CEupkN3wH^o#_wE5nF6DxwvFUeaC||F2>>(aiN`|OWOJ6#XhH<
zSF+r0Q|B6#sN6OG_Fn#Pv+J7}7D=D}XvBAN$)^eLLoCD%MZe9cTc^FHaPD%O{EF%M
z+i%;cuh}!@srXN&vm)n@7`}|Zl=2`gR7CUZm6O5Af1aEye6Rmr>CAGz_aZ+{51)Ad
z;GouvD(i>RTE53+%Vkb}{VjOQ^FgX|tNObg-4!47uBpzG`#t}Q`pMi!K5g1Y@2dh@
zvJFEwb{*XOhNEVYLYP*=MfdBB$un)M>*l!oe9yK2!<Xoh`*G#@I=y38q;B01UcctP
z==b}7*SBPedSz}CIDNI>e8KIX`R_XH%mT9xG8@%><6-%p^lGQMn|olfRy5aa-JZo_
z{r;L_ky8_2mIycfGGRHB|L&I8{<?CX#rLmYF?YT5+vQIEJ<W?eb02K0_;d33rv1(z
z9$kDnhkdf8?~K~g!%{X9*^&G`?K`~~Ls?H*vVIFy(Jr4PzWAxd+OrO4kDOHuJ)C^w
zN8pqrb6fK`<&%4_2CG#Zf2JFvTr8gVy!W~1tM^TM%S59ZC1oa;bco!|6Jz4raV+R$
z^Yf?s6dp|aaP{_!wn+QEpVK#{zwfK4`yBQ|>S6QaV@H23pD*`1%wD{G#jQ}c#D+fS
zh(DR{k8aJG;Vuy*vfbHPJV5iU!k4w(r5)wWC9f9ReilAr+H0sM*qWI*u}j;>-(PJP
z*Tar4;w-u?LQTy=iNCI}?=9TyAQ)crcCko=W!D8knd`S_ur*!z!euhKvFJn3{)7H;
zvrD$MevJxqJE~j|d|0Oa(|(Tc@&6V)`(?du@3&jCm-)}%clY3%+uQU1{Q3F$y6w*=
zlb;*x4_NpAJNs;{zvfxn*4N&?eXs2L`|Xb`ZMt0Ycyr&rdbKJ=`RK+sZNH{{K4;DU
z^3{F$oF!kLEuUXk^)mkd*ZBIf_xJWLUcdX@uGw{eU&qJ)djI~<`s!z<sylYy*s{%Q
zPOrIl(|e^9PYL%~>-4TM)EJ9TbYjwxTkVi2A*AUonzi%9j<OE_UE4Ff4c)YxIz4Ni
z3cJK~E4ZAWAS2l+CMiBY|BIZYL*m(!M-o2XQQ!S-7W;CAiY+gL|6D#~lz3%^#RZ?5
zDlLiD-%%^eCWuA0tj|kQTD$1ZjYb1zLxa4HlO$dx8noJpG@hKIdS_E|`IUsZ^Q_C+
zp1xlubh*kPE@I~-i;9@KFM`Kecw`wnzZG0jb-rS!_IQmO$D1|{{wdmb9v^8@khH&b
z-Ogjqv(0;EPU@KI{OCw<e|uwpm!%4a?+gpYc}u+-eOx@ElyC32uE;SVvPtmSssqcp
z_jm26VqGHUl=rD2W7*O9>057zlv%5CPPK@4Zq(6S*&67k(0%35I@L{GKT5sBqU3y3
z*Y@sLQ{ap-FE;uYKhyJcjkcJ%cPZ}ynd-*vVOGcIdDfg+7}hWKE?;@eiSysmCmdNc
zxAb=M^Lx3Pe|R3XzIgOAYt=s;+pkMh9);Q8*gxOm!Q1Lb4%x{$_jk4ju&z3rz&PJY
zwKb__Z}X88`FD2dN^P7bTmNR`8DlTW8<$xp_hqETMED9e2*pK2&z9ylh-cq$#C(#@
zb%DL>*PNDkD%>9{(YyQmgacvI&#V^WZ{}KQF#X}S;HS$gW?ZxK3RgOi9>G6Z^<1Rk
z@k$Nl@WfMFG8<O(|9UJe;hp*>JF7eQ{5rP&BS$y&%=BH>q8*vIxnYS>!L1~|FQ+nC
zbz2fE=3YJOdOc2U$*Hdn)vZwzXQ}^WI`eZ`(3`4Dryto!zDiNrcxsK)%$}RyGXsrT
zUiKKDcT0G))b2;oA;trx?~3`}OrK_XJE-uS4coDmMQLv`qRt$=t5k5>>a=FXf{L4*
zv45(+zw<hHq3-taI*}tTVj0bbYvuY{zxW<IXvN5$etzcst5)0c?s3c$J9aqs=bn0F
zm$O^XRu@01Jo$c~*uK*f`UBW+>(@Lp-{SSY?aj`PRk~_N=ItxdoIN+NZeqKrL|M))
zCO?Vod57MvxTEp<7k|Bk|5@9Q2blX6W^De+o9**HGQN%N#nT{$Wx@xRvqS~(+^Ol@
z?P?`{&bxP~R!{MrA0Iy&neGjhGuioFNIv#y)Tys0Y7E%hrA}OQP@HR#>v-qG*8I;g
z>P?=a3q2M;-Z9z#sPghj9vyu<+IkdQwm4b4a|+bG%nb>g^r}maXRiJnk-Af@HItl{
zDYi)Sl%IINMftDKiqG3W9R6%`n@x76QL@>V43|44xBFLm`!%V2e4zVP_e+1Jw5{AM
zi@pgP(w-HVrHXxj^6p6ch7-Gf&Nh6sHTl?)=<{~st$Wlmy(KLIP826RtC(+T;kp0i
zeUGH`))no0pK<M7+TPQA`$wF_>f(Q|ZkdK;TbbMae0hEu``Mtmy&Bx&F-3_!^KH#5
zI}-(Wo8|Szmi`XBvC#U-r4zFqZv0qW9xr?U$MN?`smps*7V6)9cctw@{*O}v30m)N
zwV&}_#N1TKdGFN!HxZlCf_-Y9?A&o_cFp;T%rZab_x+j0w76MIX8-@~vNj(rYEJL3
z&2#>E|IL5j%2)NjyT3khYpV2E5XfC$UZ8vbaOHowm(wa{9#6b^)&6?ThYvgdKexXw
zzccmmw+{Kc;>ADzwJAT3TU{?-{j1#e_oM69?9=Cb+5LX~SATwcgDn|nX55+aqW*fQ
znf9%nWpAT|b~DvgX8btR%6)xf<;B<Uc0Qk%DF5dH`~LDjACK?<a;NzG+&_Qc*Z*hE
z*<|uHJO1~r<^GmWr##>J{EYnnAIIN2eXL7;d1>kC=VxYa?&O{LZ13N<`TL76E^=L8
z^KJ9|y>j<%A8Yem8Xi~qbpOA9yY0X4Jb$;~X6p32TdTjnlYC$Q|M&jmek;^J_B~s@
zZr7_aCx+*h?>p7!{b0KOul4LKyK7gjnEVNz|0~2WcmBSttE(P+uKD+M`~JUg`!{f2
z4mM6ZbK};93kKI@qXR9@*?hlKEPr!T>S-Obid#FXzP@^#^LTaq-&fD;{{LOS_56Cx
zgR#$6ewA3omaNI~YUNUA{!NpbwLT}FZe)pcTD>e=bI+Bw#&y;zuk@y*$(%kWzJA^9
zm;!m{J64>6hJ2ApYgLjbrS#9*6)z~zbMwlrNvD|KW^W8&xY)IvLwV`vn?7ER29Zva
zE<6>9;yM5EUv0=vgBIt9C)GvXxc5oV)w`P2QI_9&&04~MX=Ud^iRp_w?*3clal!E4
zo^89DdmGhKoKlOu(|x8_9<F$^ylHx8z_G)-EWOQp!qV1HRm@(x{LCSV4ZEUE(-`!k
z8yD2R;#5ykTX>)2?A$3mTi)Cj_P1-E;3&X1f9tz&<ul^STO`8oU+tSJzR>gO%4q@(
zX=SD%0_?X=R{Rpk=v}HW^M!xmrcFs4)1039b?<)`k}#q4wID}I%d|OHn$nymscK!`
z+Sici=@&bD*Zi+iCCn3=R70}$46j6F^G-K99IxM9VEV?{(ofZg@yc)hO)t6DFKa&|
z-LrAinpwRC=ad(2;ah!i-;FJ)+@Y}ncQ^d8-}r~~*MYMSTACKTogx&q`O6j6%$K^#
z-xspqm>#(3oTZ81mD{UR4#-X^ObMRMd}LByMWQ>`%%ZyTN5ZDT4XnS91@=B$<b7`8
z7rB!YVx}(?Pm~MN3|MINufpajZ@+ctt~XoqPb?|@c~@u6;$r(#l1wT;mM&Pk;HGcR
zQxz@!J?~|^H%z&9Y~iGnD$8wUm+RT6+5Hi(mzy0QDZTywt9du}q^ifw{gmNa5VFEM
zpY65t!jo0+iZ08nKeRjIEyK~&f9Vm26D6eNCSB%Wu{iqQ$v!5%Rm&%eTeLPN^AT6_
zmfjfWsA~ak0^36Bx;K8&i!;%W+yBJn!*Zq8!+Fo{+3+2{Q?*;e(tT}N>+!^#<8dq1
zk9IjeFo@!<V4nA3+Ny=hKhEv;cy`(P0h@c<>{KO{58)AOSFCbrczfVi=TrV8w|DK<
z3)|D8-uhidiHVstY3*LkwHMcM2c7;SsQUMV<~zYOt>0^c|25Z6>OEq}x>otn0+Ul4
zr{7e|e$biff9%y%{RKPbOgpqiZXRc_`tqgs_KL|xezREm|J|`$_m1rdsGCu<_Uv1Y
zc3+JNds}K=s(N(WmzM-oT@zX_SLOb~%P)ePX+`p@8@p7W=~yVHot@*!`(gTwdSN+9
zeP^$TN0z_NI`8k3^YZeVdgo@)+iDT%`rLcFxKbG(3e5`YRX<}o&sfjSXdTmC?T#IN
z;dcTV)4hs)Q&jo)-BwpzacOD7dcma)(Ke?|ry6AXYOUV#c9yJlS<0Vh@8S*OKDiy(
z9`az)x((9;6si|EpSSr~VYX(%{|C$wjwdGvTr@A-+gzE)BKOSiPT}#l4|X>^jICmu
zVZL@l&7%CID#yYM+myRTRi`ZLRCU8|UiY4MkKx1B-;r$`_x>L^$9XLHx8HFC3I03P
z^4YKbY#1)h>(Gtfw&`2-<4xZBUF~ue4E?fGJsxQH->uBfS#ad>jn2m#HKe&*BKW`X
z@76V7Sf>%uEa84iviur9`_=bSmR4y7%Pw;lUgUdvzwfND+p*8f=R0+rNci*MUFuHn
z;<j5H6^w89+|aYg`0czv^&RUWfxrz5=JOo*_;up{DV$eY{>0Y*HQku<ang@(=Kt;5
z`j(tgIe9<!!p(`HE!BxShJm-{hW-9^vb*8p+gtl=_kCM>{`k7R)yYqb^^bCAUo$Lg
zEh?N;+V@HK{D**(pPxz^y|iMAs5-gH#h`@qGWUlqug~?KUv1Ew`>FoJ)+uaH#FLjL
zELb7cxasO7w&l$i?hCe9X2q;hJhE!Ct%c0`jql#?es}4{mL%5uM_qm$j{m8ztCp+Q
zGf(fL`n&Uo#3ODTwf=XpT&U>e?94@b6)R@wF3kBVxpK+xqBD^dF+Fo^^tz%>uFbsT
zS`ktx^Ly9PjjxtYU)&{d<B^oj`ZMW<ZqDZ6bLwwt=BzO{d-YoSk?-_4J0_{d+fVkN
zXjJ+$Ushta*OnCHWs5|$!{)5`V3&Pu&Dw5p{W#;ICnt`rjoyAv!nW#5<NEr)uje0f
z`oArGUgfhbPft&u-<h~>@8ZRaf8Bjw_x)_h>eUV$^LgxZ>K`<+>xD?ze?DV8eSX=k
z%=7=&JMFHOw5zEQE}A&I%;Zkh>$T=dbN{a{K4<y-;{EsPUsiU=MsBZtBs~9zTG;pQ
z%KzyBGHP>6E_rJItmAxN$CCIj|E}!S=K@#W?|j%M{qNFwj#u-;Id}a3_gg<j{JMV8
ztKxa}Yvn-o3)8D*rb3~IWw-46IyvB_nswgCw?;up#eYw(>FzGjmez9ov#Fc^Be&F{
zMJ*W_SEKh<)e3Fia_97s4&^BuQ@9QEJxp4hwo8itRR6ryC-ULya6!4!?Vb}RSsuKy
zWy$FumchXx^6~%wu)i>V%69#IfBiqn&O{CYA%h>BF3o+Pws+oe|DDRw!P#9P#p347
z<q^|TF!RK<OIKzXb}PI0Hzo+3a@yf*J+0S|WrNn8w)NIOk4T)|c8h%thr{Dfsoth}
zciWN{O<<4lD&WjIIn6+tef<Nq%k}T3ni{rSUCb3wJ?$@5W;{Kp@T|Z=EuFBp26Eor
zJF8zQT)S7a=H{U_b9da9yA^Wb3a`%Qw~h{G>n1p=`>AhESrB`q&70-wB(0Euith@C
zg3WVJzdAkBS+a*m!p!Nu=Iqo=ml>-K?+TT2W=THZRUI9$>4S#=w?Ru$esjy;86RH1
ztFYB7nd1KD*xdY{Eu1B4<vWEJo7T^De!hLztg{6L(U&#7goW-g3;LzFH#F~1NnRiF
zFj-FRk!ogg^7MySk1z(GRiB)(wdm5df|l2t&s&Iox7s~9==1HfRXQ`xYOZuxbpANw
zc1YiB&3zWT0%N9nUY44Ni+)adp&}`M(tNK+gxSlusOuAw1i5aMaIxL=^w;*hWm4mq
zZS{|XB`)E}-oFpF8f>nsHGdqmVSC?)zF+qu*e=VM&$UcrzZ3a5>(Re<xn*p{(P!q^
zT5o&1AVeuF{_jzv!i}-qm7H9YUU=xg^xkwLCjFa#+q?TdXOjE&&Qs!_>z8=C_>aYZ
ztuCc+f`=xCM>wzPYWl?EH+xDfOYoaVHRh$ix*MCH3h*+oJkV`idFxHYh78Wqo9(W`
zA6IXBCwL%|G2*Gee{c3W9>sG3(x*Q!ozC|3RCUNUk#ALV@*nK1JwEM5_;%$}7WY{{
zuf6XcTlOJj;ch|I)uQ}23bys0uZT!I@Z*Pi)(3f4hCi3R)#r742eBQ0`Ss9`gO+x?
zXZ&CLZm;mExu?`GNxckUJrRCT!a5>+>zbQa_4iA?|9iPVWyQ=7uUsE8d~8tO%#@RM
zcFwu7Pm7afxz3rDoi~Y5OlSLHS@!zq>^b(Cr;e<+7k@nL2uJLm!iGY_m3t!QFqq$X
zT6A{R^Q4Q1SUKhQO4N8*J#DkIZ7GT=|NHghgWB@r=k8j6I3&n@_CMdNv)2_K?0j~=
z^sDK{Pp!|BPe0?${CmEJY1T<WBadD|t=SAMA3upVc(Cr}%M|9QjJu&W_nFs2`R@hi
zKB%+$?hRGF$#%`khPS7o?h@C3(E~Gh&fTp4XDGkYreJ?=$itZ-E57kH@V;$Z=JC8?
zV(p2uKLdW5sBoAU-l&{hw%lov$;t-Jzsue-u`brV&no+^d7f0U;kq4fF0GKX)qJ<_
zv3ucPcYC4NADiqxt=>Ij^1&T19&JC;mCC<3q5R0v@E9rH2j{pxHM70&w?7nZJvA{V
zI5*<La=zK3SDjZM)W4>!%JG!3`A_Ihvz#-f?B6cLUz6YS?(`eOz@Db84tL3l{y7rI
z&&x<3_mSqjvup99X|LN@5}$bV_cRx*`<X1Hy0}<tM)86p?Jb%cO5dJ-tu-TmwQZ$N
zb&2Iqqwr($v8AClUuNGg;CGX0`OADEzFX(YWRAKGZvxKDGV7YO&^NGrgWMlEDebsD
z{YP#;PC9yP>&^OmbKcHAoE-mTV}nIM&vHu}ah`V5qpTTwe>~mg@9c1B?$)C|nG>{?
zE=D}P<TIi9w{-FepPncm|LY82=KOq}Bz~1E;qI|re(!DCw%*F}I=-kN<A+DSQtgEm
zYX1e_dwr>J2!7(fsPIyRO{XZwOIH<#{~xZg8~)p|o^8h=*Nq3a{_iuNe{5N}@5L=|
z1TU%_^Ph2|Z^Ppo8&+8@^PeHZ|NpdZ;Q1)o_VkQjJ%$Hnl%6cUDq?KWaUm|~LIM|q
ze#4XffAXi?`PV6|E@xpgfn9K0c(P~x_G@44e@?dF>FWLK+uPgA>z``J|GZQC{cicq
z!~FI&c40rnw_eJ>x2IC9>3j7#i^o07x2%)5C`kAs8Xoh}`%tc#Qo;LQv-kg;?SH@Q
zb}sw6eZOAG|Fv7NVNt!X<L~YhHc#b$U1)c^U-7tC-uCB{$?>18ul+Lpr<$|;So#N!
zHwSjrPh<M^<m6=g%QtUEwl1yxsk{Bor*oUnS-n1~>OE}_d-orXJ%3+s{Ph2;<?}hk
zdNoH?zr;VY*s~{2`tROXx4!e6nF}eOU~>D#@L#a#$4l3UFb!RSpH4U0I7`E{0}f1l
zuwzxqjyfHKv}yC=e=4sHh|%HrU{EKv{MyGY3XXz0b6+GDMJ+U0Qg}HgT~E|!>w*9O
z*31$}-}5fM_Q@Ry^E0NM3XICJ{|>b6czrZC!aSqDny0$m>~O^CN5=IZ8`oUC%la^4
zf1Prup~TX^3vyfU)Jd$lawMoSG@|OVRC~kwQggADi+(w?i&;7|dI_?yZ-_V)|3Tq{
z&7pZ;lYa|D@o-)YGG}>or>%6Ki1sYgJLzZUxbY<G#<mt75K);C#i8919<#H`wCTLv
zns+Ua624w(db)1fw3IDHCj`tUWjS_i|CgtKs_CiV^MfV#w^up;x!e@Fv9o235=(*Z
zqbLg>r>niXlTQ~gF3W2u3yqNRmyfwt6n#{{S2tkq9`A)GZ++90FjkMUit!SiI_2MC
z?hE}N!qYw(Ir*|P1(@>eYTJ>R?EG72VVjf6<ae$arIXbpHzZGC%*a1CLAW4GV}tc%
z-=<q1m3U+g+q5H|RjmK`X8*4L*T2Mji#iz_HA=raqhykLu4m<$m5MehKOZ(~xbA#$
zs5<$Fm$^Ze=)v04-|niY^!IJPzrkczz!edzZSU`#JlA#ma%=rN>2t@bFUajK&*>Gv
z@hDa?=;vwKEO*5xvgY$8QoS~5-nqI_`O)e1c|L!xp1SSN^FdL^LHJnMu~2cH4%ywa
z9=G<c-8lcl@}=voS+g^FO<#l`JMr=A#~aH2LYr9s2*wESZ!}-e^sc?taXM>(7Ke+0
zr(N@-ogN~GMGE-lI|MvVKG&?6vvbQQndN-z&7YqTUG-s#M*ks}L&k-&A%a%#Zm4Q5
zSW}xCs$=`IV$u@-rFs8Ko=tkCFgG`3p+x(EL(P73PN@|iRllYz8@9kL^W>3$HCwsT
z6+HV+ZcTFKdmLBYSRXboY2DXFJWab#PqTIV`|0n-ii1p(X0CqxP<?)1+B<pIj2qhe
z`=<PO7I9SnzxIu%6JB(C)wDg(aA1&`ZY0m$e%GeP?%|Piw?6U4e@@*!$@9-WOJnDk
zSyJ|Om&iS#Ee{qIe&AxN67hbqxFl8L<eJ4NXWqDe!6C<HTGTOnj<p&O<2a|EoOeuN
ze&Mm#k1ijdFYtK(&$SYNZiOFOWmNg$-~9hSmhJePzQ0TN$+162)BhX2OFDi=HhQ}#
zi^{JhMz#!g``<gu_bivI7HQqDzVFA;{YmpX8fTbQ7Ogq(`P*LkKMk{<PCq``U$0+R
z`Z{y)vzG6x7vHS^otrnYX-cZ?+DnSOJ_{-*7d*0Cz+ltJ<8am@DLt6s)7_a*gXQjJ
zpFR}yKq~A-TcD3d{6WWCi>q7MoT3}&GA-}2HovJmuf?ufe(i<e3=TI2mPFnAKlRjw
zV=5=S&;Id4{F|or?Ddc3TI$aIp2xG&#wg&|%7<=O6Kt-|yI1m2UeN7@-g=Jeiqj!W
zj-H)fp4aoczJ&ei2CK&{ll^+R*H;wZseV3pBis3NOV!VHcRCAjc)H~}N&G*0`E}C8
zNsp61a&|vnnI3l_I-LKlxu@tXUdDh6Q^GtaPd?gs{^$jZ!^e33ONU(*SNE4c&Cx3S
zymR-zf9K^6TIF<fZ8%%s{{N6b(VAb!xjvk&Oq_ErP%Gvft3${F^LFjx<02WXJ6^lD
zPB6?8&^(kqtwh)%`uP3nPv(65ej+Dp$)Q~bN=5G-)_AygP3Gf!o8>R;2+@d$W_DdQ
zZ$frmNZDPZQ(b<~Hj6ShH1Gaq_+IwnRj=A|+Y6yb4QE}NutzEDV0&ZGtHr?^)2A$4
zx~=izX@RTTW2+Ruem4AbA#IgDPvpPki)^nXFPJCf#-HVHKE|Bp(CWzPAI$#a>*shU
zWsTL^^PWT;@jmwdVR@`j_O*QF_6`BBf*cE0zO-}mnm!pTo!j@NX~*B!@%@#{b$ge`
zM>x+rxkTbXL(^{UzQppFF2;o%TaV9PU-8@|<D_3(EqG}p2a5^I-n2fYyLYB6+SD@H
zC!#9rZoIC^zb_j%s4^NcbC%f~Hb*sX@O@IcJ}cc*v4J%^awm^>gTqvf2hKl=%}vEj
zr%e2ocvC>QzbUm>T<e6k$Bqk?Y+j)XVFpYu=U+MbI%=K$=dabt6W;uoc=X7WYiGLH
zlIE_xI8UT!wzrYQ-5rH3^=mT>-aJX>YpnaGl;OQ2%d^kseUtgJ*4^UYE0w>_?Pk+1
zWEIm{=lVwLCi}tc<E>H7D|L0hgr#KUX7%f~G=&J%U0%F&b^xO@|D6@fSh<@&K74xQ
zpr6vr^SAcuzl&1-A|SWHbzz`{{HhQ83jX<=n%{e@XeYnpjNDC(dk)2#_8b;q66JRG
z+){8lAY}q;*xUf7bsf_)SGIgl+IZ0_-!?fr<okhw(`$J96XwniaS*8PTwmHZF-%~K
zz?7M$lJ1s?B5NboKae=GQJSTZsqsRd<Yu0O4iY?GhQHPnzG0W<H`;FyrK@#7I*xhH
zmYj{vnlAs|7@tdNKfoq*V^`Asb-ywc8rKT9K78mt?P!2g{jcBG(ob%dD(g0#Xl84d
z;jG+v^O5TDB~x=WzFwWp(f#t+VuL9Y+WB-o#lCrQv+MgK(K3Hi!ODYkZgMz24mjg6
zFMIJlGmGZGI%@s0vY(%w>$1IFe&9;H+Pl3w12$W-Zf}(6FMqn_vG~%jJG>6I7G}1t
ze)jii2A|sUZ%xfnn>R}d^&Ii-d!{QR75uzM@%=*0ZMpX(7SFuT?Pskf7wao&%fi1l
zZ0`ZrAD1;guv{0_OZ-1`&s>icF9H%iEO1~v-l$w|ywYdi^9th$XSc2pJ$+p0L>&7)
zwFg~{TFE-ja)*<S&*@5z+I=^{?d_#nNfDu}4NjKlcfMYiJ!=Eg^=;9QU*#s2irnkI
z8r1f_>e}H{3EkEDt*&ct*G*&J&F{$ieuMZaF0P$iV&4=Kk6TGPyeK+;ziv-4bLfNK
zrq0*VOis&NyZ(wE3!A6GGx7WH#{VYMpMMIk+t%NHblM+}`^M}JtyBCQ!nF?UU82ar
zcW08}w?|?6m)z|*bBy-%e%JQUW|@81_`sc~ECNaw&d<8^O3T42&?&B}&UH^`{`o)O
z1W#G5>;0)dM`G^T+$RZNj{oSqTzGQvnYBkAw+BsrnDOPPfi~;SM@4%C9<1s5_^-Bl
zao+cHGrU=+HMiKzslE2{<7DgiY9<W=Lf2)!Y>>#G_WAW=zpeXqK4(_++*1-=s>6C>
zr^@^@iHeMqOwaj8HC5j8{8-HO*k^|C&zsKv?MpL+TU*q>XtQd6JXqb}tM<ak@+IS=
zI^nIY@pg~@TwEY`jAvuBU&UIk$Ij}nW0+fRtlk<bv26O3{(X0UeiN9#d3N8_@>v!+
zv)c-<O#J=ny!{Wg`5e2Yog^c8<ys6b?v}8sG+ENkdwfF;f6%Y53)|%vTk&svxM#I^
z)FSm2ZPR;_e8TtFCI0!cQ+&gLX~#W}pY2^~d|$?X@7H)?es4jqr;KwSWT%>nFyCD}
zt5&g%Z+&O7xQy`KC(nD-k6hfiCi$~s`E*%--+IxxTeL1;|02gQn`xfdhofKLO#E`@
zVAq*Bn<w%A+z@y2=O(Y|TpQ(Lgy*g;c$yZVb&czmf!;0F^n>qt7AJpDD@Y4fOLUKZ
zcHcvJl3n+InM;*Fo!1?2(L7&qu<keGza%HUIaB-fQg$XD`TD-T+-Iev-=x2NOFB2j
zPc5Dr^IoH=zk^$9`I-&Orr(qi_733_IHt1ii}&lAso#~ERa{CA7X|rm{&QErT6kBi
z{3WHA4_+=m)Af8_RHL{^T-Ws9Gj0Ya+p5}WyZ86LoAmdhcVYYS>vqE8^XkOf7Isx6
z{_OtP_xhe_{h#UeqUCpg<YrX*@+>;Rd%SsD?c;M_xJ0H0EuY`zpmK4tV-2{>m0>yZ
z`udrLte1c7HEMif+1|;Vq<^Jhf@nv})daSnj<y*ZHQ6)M4Nn(T6-qBpjdN1H{A5p4
zOjM3V>ZC9(mVlhQkE5=r+%P(;_fD2e<;x03zlbv$Tm}{OTqzwB#5g>5o<H?tA?vXd
z{C%^edIe^@+5UIB!KG;re;j-G>+<tzfn6dJQ8y$!8kgOUI>jX`F!$THXFs0Se$Q6%
zYRcIvA<C8fwnuW!p+isCbqL*TJ|b79bYQpdZw8kA?far{-@V~4{GTW3f|O-Psw4B2
z6rCeSIkb6ye+$^kB5ujFP&ztA)0NY1+N5S(j$gj)8#t0#r*mAspEadV&SFU-mu-lS
zW|Gd*h^4AmxSBFslUGc;vnoj@Z{@s?k9=bEnRevGN-cV3RM3_aIrEs|*P{87-}AmL
zaosK67{PjQgZ#s=vzE_q_(rV~=-R#Ojk3?AkC}~|S?($%%I9qhT4BYqX6E6z*oy*b
zt0y*yRY++i{kf9aDlngKo1D7IQW>|WGrA5g{mag0kRCCuB3;}^qPG1xN9;noPgial
zcfMV&Rw#H+ezo|8I8&Zff&1EvPglHD>nKT1&+b_(CoR0pUwPhdf!cKLa*-*ox}rL^
zUKQoYRY*zubVjme!<)Wey|ab$LtM6GO=Aq6IbAHQ@aElbcb;zDy0O#Fa68A|&RPzg
zJc+UmYmNTBV%OgIYcuPg4OwMDb3Ol<MIR|&mm;TidG|y%V~J_^CM$hlWJ!)Ouwj+3
zGu~Pww(LN6xplwMOPljGn&;AIu)J2V4Y+f-*Dv*<hJt3r0j-A%h31`KlJ`L4)$*gW
z_P<;5TJPYtyR4J*99M4q_l>1Uu}zrkLdlAG7O^d^6Q`Jo#O)UR(0%mc;d%3uT3T#4
zW@@Lu6MYxDr#iErJt)y*VPiV`%KEk2)sG+EBi5|%oaKJ}!>xxLzOOkyDwS}mt-YZ6
zKdk3U(QCe=l9$(9c*F2wdvV5!=GSMxuHSGnw>@#fg-1H~cdD<ByExtM!J_$n?iusH
zOK<L;9dm1OK+65M!sQHt_j*3vdNhw?j`{ZE=7xq(^cTDlxD~V}^-}qz>q&>Yp9Krs
zOtY5`PSfiWRG0U+V9Vb2*`Y@=vU|bRd5NXLo<VmvR@Tad7<{ZPiK;1md$0ER+mfb#
zN;_-+7|%a<cJ>_yZ|{2h4|n&KGF!06Tz+&q>hax~_9YQNwv}1@54zFlV$Ai6+fP%X
zdi`$EZeh#ho@VLD%REaj|B>iYmJ|EIWq5(pmgU$Xn<p~2IPQlYSn~YYMg`N)PdV%h
zF0H84_ifwvGBiYD`<JXoYLBPpZxP<7B*R)Y|HzDDuJWoKMoT(bAMIK4NTK0n{j|;}
zKb@WnKTbOLW@q8UrPGgX&;N6L$FEiPoez`UjujP&*X{n(nQ?z>do+9UmlJ_&-t!f#
zkanytJ2ThJ^4cTK)r$`th<kKfe3J8qj7K+iygI_VhJBBZ%G&(J`=1L`g|{lE=>60T
zPCs*Cg>wWi+w7_5*QUfbn;No(=-l3}+9oum_Wt7Yix_+QA1a?TRPsqZdoL|x#*Nhn
zbWTWc+o<eMxz7DK;Yy|HcNd1+!vAMXwmY`^*TRZypFQ<6>k=BS&N(mI^6T&4>G=m%
zZ#OM_<T}SM!^3*ZquclQ^G2<hbaL;RelFjCldpeTpKvt&lZB?f-_fRPp&fhQed!YZ
zm$*oSef0%hTdOr12J!#@?4AASmABvdpnXX}mr~}LvUv0_S2Q`7swUmsvTdn*k-)=w
zw=HIf77E<i(9rbIW2dkMQ=M4%2buDd%DWs*dTq<%WoFxz`S|R7l=MO)cgMP)mc=h$
zFIv6P&TpQ5o64U{7U};?x|AK3^KBD&Wv;pJ`&sE=Ms3A8n?>rLl&QSsy?uGZ6}LIn
ztXErgQh9V0ga5oJ6k)2j;Be@Qw|1ADePYVyj$KPtJbSpN+-X@8Q&Be6HL_*eJj3%k
zamg{gYn}c4vl&z5{vA;&XH0fHoh2xg$1#ojZnjY05_O%J*7B%s#XZ+=ZHPPf>!ePc
zMu^aoCwm0KCG*s|<GR;7+SnW_ohh!u?|6pSDeGp#V*S`2Bj4N8Lw;Cws9no2|1wcP
z^4mgI@1jhLlR+IW@;+a7US02^e$qk6RM@Kj@Y!3w9j=yA^_sUclABu}D12CbMB&K4
zvZKWUMN&$0lxAu&?Oysrp`C-hdE?Z(cA{nR+rPY#=zO|DuzQ!&CehR?!;dor+|`r6
zpOa;6YMZ)ZN`P=@g8oCXrv~2T%2)p+1uZyP&m(=TQleDhm~P9b3`yUlvoWELrqu#M
zTkgE*T9f)%(0h62-jh2Q&DBa`xoa5Mc-B`-i_^YPuS#%=ub#Gl>oKlxe*;h6DHU24
z)N|pYyKn9D5WXNz<9F>B)WRDU?5doUd*Z}x4~bnr<MX@}{k?xaogOd5Tg_k8J2!a#
zFI|m*gd0L-forE#S~5oTD~4V4^(oq{kdUdlIV<VO*R-6w8%@J(ekXC2O2)4(ZQmC;
z_t=jo&H`U@Uzcr~$;l+TR6f4^QK!MoymjTrLuUM(vwc!JgUm0_1>ctH9;v_o_kpnC
zB$d^wpTz?|CW+`Jd3gzSrASQWJQSr<Y$o}+=cDtZ_4z-nisd&JzrOb4B7a_T`C+Xj
zfBwXSP7aG~W<536wS1KpwpW9{wk0t1@vidAYeKRT4W`9}Y!eJ%?VfvQ^#}XohkuGR
z#7fV3R$Akq!#3UGVbrI{b<9k9R`U*vU5%;Ua;z#K(lm$tLCT~p3k_^FY%Ztybk8h)
z_H0jT9E<Ot_3e8F&)Zb^D#{!)ed!qgCRom^YMpDrouYcK)u-pxnZ5e<rmI;aWbT@|
zj6(m8#4??gSigwH{(!x3`cm~Zf$a$yQ_sIPH8#1rX@%CtYjOH}TJ0L2@9W>4ad_Gb
zneQuF(maE03iE1G@4pnf{z6<{BuF;!of3~<rC(H_=cEPiUpRiea4XZM&h*ga?_U?b
z5J^0kn~~L>U;BUB59_EO$IAE1pRea<W;#_PIJ+~mbjztr3Y~kRzrXW-7~Qk+I9IUh
zI?f|HldoFJCcE{jeft%VX#44&)}iNb(#0R9MHwFDJgmAUCrl_Tt*?I`i}n!<^_2{l
zCOl63F()`-+9w4a!*@mZieKKoCwkuIa|uuK*)ub?E6l4+l6>g=wbhQX`H;@EBlb1F
z-zS}%l>GRVeVzHd#j-~p?l-^pYuff>>~;mRUGL8A`1MNr@vQP#(d+xZSCyT;E118`
z=JEWv@AnoIx#m3j_gMT)zx4l?@{bO2>-$vjr8{qm&flkcujb#=K(3lMyHDO$l{Rw@
zuewpwJ?kOI;g_~d;dA&Cml!T?w+vG}WB951_`6*{KI)bq`+cukH?;cL#=PB+4w>&W
z)Z6)HQbpm_RTVGp#ZMI8Vt>qUmc;K5ORm1Z<tXR6FeI<-&6JR%vzUE1Hg0NK?k^!7
z>^9}tg+AvH(QJ>hMeHx0_O4Ev>Xj*3d^F}nyV_52hTQC&-sjujwk<c{mtf_YAM^Rq
zYRS!O#m}WiDD8V5#j<?v_QPKe8EP!b@(H@|RUkO_B+vBwT832%7CzOGJ=SSmpS0HR
z?Azb3H8poizV~sy^Z&)-!kbUUH|RZxx6w57G;T@cdc4hNzAKxeSNSBn)fyg)Lzi(`
zn(SeowP3@V>7MhJEb2YWbeM0;e8cN1Z=Ea`uTGlsyD1`V=cGftt{N$|7qWC;UsAZA
z9N6Xf;<mz;+k#Ven8_Ny<!kuP_5PV(WyYOL#W6g3;y3Icx28pZ3QFc%BUhE6r1hhR
zY4+RAa!;>EYK8tg_IaJC^UEooI?mevR~=a})l2_;pURd`pSH(VO3zym&DmegSodZA
zbgonPWdD|mF#S&#u+XXfJKy%p|EqT=AM-sRw0)v$yQ)Z9!l6VicAY~T^en}EX3kb|
zJM_R`&GFOSQ_2BsCpehYq$-U3ExG@za@kB|abtTD8x^xdW2$G?;;#qKUn-vMr7d$_
z>jAGuVsXVjrZmm#j~2&ti~VT57Ql3P)saQlQs0<8SD7&Li0AC6pCxyzCE^k!4;vl3
z!u;_{MZ~dZPF&^Nmb#wXw)IzNQfhd^rX}~d&#zb3lV}ug3+Xkj{N%Fv?Zq!Ydr~I$
zR4?E)w{(%r>n-h%yHI{Od&1|(o$7M^frqmmKT%bG?00;Xch5Jm8Hu%b<2uq6HT{#G
zoZH%)b0z6Fi_ro#1(gKH@Ehw*8Yi8TWJ}CzY(HrqWpIhh|9xq+bYDQ9=w9LOR|Yz3
zc1`VFf9BVRQxyS!l3KzaGUq-kcoLN$GEd<hi|>|655oJTZCK?VM712yWi-`T#gUq@
zVEL3KQRdeiJ~lRF`ySSr{NAwVSjFRHG5wB>A>Jz-GE6^)iGMk8V1mW_HJ=MS`JFRX
zbw=my;w?9wS|Tuo!^~-8W~$!b+kKN564g{zwwG_Y^1f$!*v69+ZEcOVJ1n0l@mo}X
zZRh`k_o|P-tenQa>-(1cUp;Pn%TG?rjoef?F}L98u^S~qr`VjBPPT2>urNh@a?1hF
zhvJva6cxE6%{XT#C@}J{Nt@p(*q-V=?dnp=sT18U^(^~dweEG@(>XbHCx1SF!}x!p
zzubBA```DS|84WV`1`jx&E@qiul)mjQa{f3`g}3@xJF*CQfSMuiCfyQY+e_*z2@hp
zFDv>Pv_FP0r!}0@dR)cN+QhZ~ct>;AyHd{P)$PxDCcWG6edYVh&HMD^>OQs3C_i`X
z$7KIKhTryV;q8AN@y4n`<K3?B|GqrqpZqJ~#*Q986RuT8g1oviS{`$}UNNS*-jL?k
zzpl|BTA}q)i=}Fg@%`wh5xn#MpPE?U#$z%;=DNW)xowLaHXq2hOO@4Hd8tw0uta+9
za{sw3{|_ee&5CM%6t~IZ=l`dwvU~m*$-bT+zeoRH5>xuU#P}xZquGBqg&N+y%+I&w
z$)7jVLOLHt_cw-=3O(g|8uirq-lAjg?4+k|Fo^q=?#WU6Vp^@>+7N{ZUn!e^YbS&=
zGD;n2;jhRp{Kil!T$L3aa3$)t)MBP)KmTPvVmbSycm?PAKG`<CA-(*+g2knYvMDxG
z(o3B7xn=RYpTB+F>+8}z=~E_G?@snxsJgT{spZhSLY_mCdp?OBjH|x<I{DzD){7qL
zE0WpEoINiHv~8W2Id!qxl&@P)hacN_w|cR0v_D_c2f<tEhLaz^;oDL5^y+mt?PI??
zmECt<w>4YZF!9IRg*l!bF9Q-cet4jC_UH+PdZzfDnV&))Z0|Yr_ImBFZ9eTccIVgc
z*|As8?!#&M{^E0Y9p+VN{(H54pU9WUzQgVO3srcZC8oCX$vkM-a&zP3qst$^%GT>`
z-2E$w(^O#X@9&p>rZ~%3-xAxr@cv!vZO2ugbkBeBrZ@WDuVWTFUN8OeCBIhd--rEw
zUC$glymx-b;r#k{`;R@ZfA4RUx{`nC_pR6CM9XbI1gv?&u=TXwei_%jR$&g!wjwcd
zIoaL2-|cEIUA1QC@)IK8<^EZ?seI{<|6}|k%!{8#Sk&bO`<#zfp>G*^-U=#B%MRQ8
z{>kw-_is*{8=YqQAa^d?F^zfsvbK`bH@w&O5M8Z!wPUT{70+~z^GVY?#G0iK3FZHi
z<7vFCv65R{uXl$3E%88$k3q*-3%8mG{92g4bi$We1>*e+!|z8cL@sIYQoXc%{|>8<
zbH8r9zj;>rQGu7Pk2be+n_U#!GXGYOpw0jLKYrg%zA7YR{oz4)?53F_bEidYFS51i
zDsem)DB%z$Yj@$)uNLMl3eHy|QfpGP54F92qUq)w`boWTgU+*i(fNw1Q<C0n-}`#5
zNq0t9e%;&m6Phh-CpfG7e>v{;AR@XkxLsqt-@HN@-b)$Y#uog}bL1BLuHVzivHFW)
zgYp8QpC<hq{lAwmDR+f<n#Sz^xyNF|*P9l$OnsaEvc)`_I-f<JnzT#eQKa%>kqyrF
z>lVv5SH6=;diUUmz{LZeAFe!l`AUd=bzpoMM_k_SM?1Hut(7_!u-JLB<I}0q=Q@Mi
z`HxLv&DQ96-#x$nKl|ylx{u)}<Vqf;$EPcP_|MOx@-qC)>*@AC4$kZo7Lj(E-0IK!
z-iYN%;l*H~Y$L9ls`HlpY2VZurlPoik3g`_nvUzL3%}>EozG`wH<1)E$<diTr_F*_
z{MF7-58qd^evE6{xwbVwT=4(GBhmGtHxC%jVPJ4z@N{tu(W=}o_vT5{o#}G!hqLOA
z*h?<q;@@BN&S<sMjD;o(Hq`!_yg%vu<umJV@7+H2k;k508VkyJRyrl__<8mE#DABX
z)#o|aMRC-x&NaTn(v;gF(!?%b%fZTYp5?rO{Wl}7zgD;U7p>X4FlB*^!E?h0!KWjd
zHO@@c*qc$%5;6O8$hpE>LhrKj`_0y^KkOadbn%+-p}1WYnPMwTi}!plKA*>$Q}O!C
z4pn#dGLCtLJiOP}eG2SMzo>Nes(b%&{k<g$`)dBps^IM3_VeIpfj#d1i#rq?Z2sN7
z|18YE;FfG3H;avz23y~~i=4NlABCT>thQRk?ykARXZyy88%bB#el7A>N^$#`lk)nk
zW&z`k*AwR)@Yq=0*RI67qGRLpyoJ+NxUN5?am#zDQF{3NT$!@V+?#WqIQLbZo?0Q{
zseeGA>dVIEi>{>H)2s7LSo9#c;I;0m1Uata-^sT{4~H=Bovu~oW~22cVc~)&GsTJ-
ze;x90negJKX>CGV?Z*K1!nIxJzeY&a8t@*JiM*cK-sG)!?8J=y9nXD*|GwyOpLc6k
zT+nB8-n=gbU#fzgUH3e0JNxm;ymK0+`UyTZHcw8TpJ}VTd!<c((zhGQ{!N#c*k4?$
zIyL=SdM)e!>#cKktV#EGjC<0z$?e$2<GV8TuJwG-wGZk#@T7h3^$4-^ll6Wc+Iwoc
z$;0Pyhi@H;oWJ_e_K9Ekir;Ow`!4eOw#4<A(#mCKXC51@3e^r{_H;X3angCx9h<4@
zrUiF@T!{NvBiJs<oPYaws^Oge#DA=HA9LoJ`>iwJ_p{mie4hNVh0N?L?^?*;xEwU0
zc}GZ>uFbnwmgiE_Mds9~b+Jn?4^o!9HA~Q73H!JCi&OOiZ?U<DZo0H1Y40J2kcsCj
zCQpCy@b-?6hju)>8ty9IRU^&i$NT-P8)xW2*(JeK+FqZy;Be;H<R7cTV`cnpKATkT
zReyZv>+>UjTD=dPo@i3?>!ILe2`h#0In}R1_B`IG{wO<o+Yvh%nXMX)Vx`*`e#j~a
zZ;odFChu@^c`&zyN`HcO;Hi#%472Cg|JOg-%>TC|syqGB=lQ>7MK*Z{CZ#pkPyRTu
zzkbTSC(=pZ-`%~)`Zw!Fw$HQ~>t73<`xU&j*E7NV;Gf)Ztvj{T-dsCdwEn1cp~Kdq
zDSPi0-1~Xql|sRCPS*L|>4&0J`~OQw@41|ODyG$5Mtp`-bH!=a4P8ZX`Z-7S?M|*!
zty!*q{rQy#8%<}ujFhy}_F38B^f>wqf2f`vlb`PcMuS|H(7cZw3r!B3D&X>YaJJOn
zm%S*+?)=W3I~yjdFL-l^*)(9OwA$INYea8ud>ZvCqpu{;=AP{AlZo%!``10Vu>E=b
z4axO;f6aPfbxV@_y8iNWPZM<JZ8x}eJL>VfcDeq<Iehc~=*#zS7fM{Ay6NLI^L?$?
z=CCJ!4dM${-v4iwbiDZbeLr{Y_<gQAVAE_%VJ26}KFjV!XVmA_%B9|mG&C1`l>bnL
zch}29Cv`7oOxyO?%v|&1yzd9XEmq$-Jzc8vLvP}NlZ*Gp{nB+7=sGX9^w;)YcCEYh
z1&;c=__Wq}S+0x>_WM`4?7rwWr-Ql@*4gX}^mm)amY+OU@$IJV#uQiX>T6TlADnf!
zi``JjT$5lluVRnsz8_QV+k6ehf9w*>;NLP^>SaHdlCx)d#%Z}LFK(*m1wE41E{R`q
zz0m61jIhX><7Z~9|NY|ryu}H&UHXOUf|IHpWD*$vd);AS7h06W_1){e(`Ca7)h&D3
zIbLN5mYWtmeY<bpm*w?Nb$?D>4&U>xclz}!S7grcpa1t>hvgr?vx83U(LE_FVh5)@
z_gs-K!E?r4Z}t4x#`J2<;!CP7FHh#NaFzZKTj7-;dF`n5(~6&#K4JdvPV=0VetU0G
z(W)j#p$a3NlZK*sGZ%heQlM7DWgJ}cb5j2E%|BCToN@o*^V31=b4B{80HIAC$0ZL~
z@F-UMbDrO&D;dh=UE!Zl{zBa#aLRY<cRSnHiJujjQnX3^Z?SFTMzQk&uM2GwG)`SL
z*rj;MevTV+&ojwiSFcTOe|zT4o`4l$ijKVBPQ3}~dn>uG;+zcM-^~8KzxkC)y7#?1
zT#>FFQ0LykwB=FaYh{u3O>u2XmX7agY)`%Ah)v9z@!f>;mDWNzxko*s6RIM*VnXMg
zzV$lbT<RP5epz3Q&_|({PRw%oacy&(5nppq!0HyC!UH|0W>#KH=~w1ykngc7Zk@UJ
zZ^_sESEieu&R_n;cTvxj!xGsU%$AOJmo3<RrrIP<`cqh4`*}+U!)KQ;C1&A@6($Gj
zD!$wLOqf$FvfO<C*S8{{%PwA9V=q_nVBwVy*^QS=!}Awjc&}tr{rhEUt^G<hUQYM!
zw6kB$?$p2a4WB$Kp!b8#9LvwT73FLvXV(Aed>-_nb8@K0N8bv=^_5?<lcb!pdDdUK
zeBMU%u*S2^ffMp}JuCXwe<=A<rkvW|lfm)N6K2GeKNXc+>p4eg=K*(C*GF2{S1eJO
z+sZSwBK1i-|B>_izTH_7xmC67U1opp`lOg|ZvwKT*Er9xbDiZOc=uvLXaRHFw^&)8
zEqZZWWyj9!mkc|2I_YMx-QzAN#ia8;Bi2`bOS)DtG3>_iHI9mB_9dOoy0o#;*7Dlp
zFCyC)L_7?4_xmOl#BuKS2E}cAPjL2C%|7|@t!t#|S?@@zgy*u?EYHM6$}fBr$tWAL
zY5tAbE?vI_zi}k2%UZb4fzi^*YR2!Ejb7XSU7r2+CwJrn&3nSBpGu<mwWK$_;E#Fx
zT<&wXy5O_2IHSKDzinSe*s6<`)vfMnY-y60Xb8T-({Srf_s7&0-Wxv{SDcaxjC!bl
zZQT>sPs;lfZ2#>|e%`&MsfKY!^YNJAqcwl>c-}8)OBZY|$h`b<t@ZxHpI^N9PszG{
z?d{BI%Ik&9L*qi%JgJVB_$7Pi(~WCuH%jj^o0R6C(`$5l$u9NJ&vh3aO_RN7a%<lt
zw&fG!<NBCdqVEJ(s%vgAx$CfRW6e>m?MD9|SKn(tbVKZVY`JmQe?ukqcJ6;EUBWxk
z4<=<@wTZs>!nW+mET*u3iFI2mp2S7jXnk2>>Ua3zvDx_wwX4nM)qRTmF>z1q6sLy^
zou{_BYFQr$J$%E8!Tsa>qmx{<7Cko9vq&yE7x(1d#<h7fd8$)IHuu~~x^!CNxGfV;
zjSEY|PL=cQWjmKYTEFw{t^|`S74zELQ}<WYZx(z0O#J1C#7&<x=8Bz*lKMV#=h2w7
zb(=Lq`~SZXEI8tAFt6aqoh?t3W-*@WlfJ)SP|i;9e(qiQ`@atHcg}j$@Kh>#>n+Zc
zB0cy2?md4zz3w^x&j>sB62UpvPTU90W6NuEY|;y-eBjtWE$-pf&)1LH?*FXPo)Ori
z-@7sG`O7IW>4^@E=Jt<QGnpNY^X;DQbG!PK!6T#j^LZ!dYyY>If8g4JvzxOXDl0EJ
z)pI;a#(kbd?EN#GD_xk5N@jDpt>_GRuY2jq1F1Fb6Im?!8MfKnzoPqa_2IK7j;YJV
zf)>}v9L_npYpKPuS&O=vpYJMEo4f34lBL&=PG|KO=i@}>YyY#q=(OWz_%3*GUBCPM
zN+Ul3*4Ty^iABO!bw2$){X*A1`{y1B%X|IJi)J6@>D+Tj`>FC-)kjAzpV0qM^mJ0{
zMURvlpQH75Op+2@G-GwRUjJ4To{U2`FD7qh;0jzF`CL?5uY2yC#*crv&pTXS)?&3>
zx#HXDM+Y7*=D5o>%k|7b4tKYv{=3%Sk9B@?{`lu2v(umY>fGwO+i^i>`DB!SZO*v4
z>a#}J{lEKT3%>Pl7Wna>qcMESqjgEkRJD~o`nR8vR9o<9cID0q9Xd)|jU-(Ux(6Og
z^t$tubJdDz2LGC7p70Rq({lRP{P#fGiMPsMUG=9X@167e-Cx&R4fi^n7Jgr#Ix|GH
zr_X)qgO65~mWL0`k(vMdQ`%ncnAdYY#QZQ3t+vh+xmTl8EYYr5cw6)v|E=Y-)fd*>
z@cveMeV<tW@0B;UeNLETRiJTrr<T<9oSjNjkEro2v-Ex56m^MvnWwa*+`Mza{`)`n
z=0BLZRNT6&OqYMV{Dun#`qfPtF27%{yHWG6wNR4l#iFO#kC#r5d+_8WpG0Y~&J6SZ
zIoDga%v&NM^sq8TTAkt1T2oc`ryBfjMz<QDoc<zFx4I$pV1{tm0Vdr!3@ULYEH%ox
zoVxGMp0izXf0^V`qh3LyWBsR^<Af9K3@scR#WI}_3C~Qc>SVa4p?!R{ecOdBr<+ns
z{CCx_Ho0Nx{(f^@{Sv10s}t{i^WJ`=SSf0iRKS$L6+h0cGjkK2HgWzfhyVW)MO<wS
z&z{}7@mtf?JMn$$t6Tr=50#1AqCG1*tuWzSXyJ<oiMvjeB!?J?Pw72&EY0au%i(HX
zVRP53Z@O|yD_==4wLemCn7r`IG_h*^W_=f-5QerD{2O*3SK8$na(U8)m^A(wGq){W
zeoXeYo??Ro2g{>?D&EaIrvJR1nP?W+Q^z$iG^E!oa)V``W5sV->!d_ycayXCMeXn1
z7o1vtS6aU2zWyZU8iRS&jz|0VI_;SL;YH=7Rb5lP+S?koGPf=|CHI3rVwro_d*8nv
zt#?cv%KsJ5(_(!#<=V#Q+#K__Z<FhsdOGY_^u4cr3+(fGw(MisWBGx7eU`4<a<9to
zCH%Q}`;KkP)n8^*|M6M($35$wCvpT{yH)om<xJMXf+<$rGqd{Y*{{DcY+IsUyN&mW
zQuTxo-nH*vW$eDyc_?Yu)b*`bxH42$W^505a*K)Y_a~NnaY6Dn)d??^&S^v#p9p-R
z(iiBx>0?vx1Kte@|G&Rqd*Vw+>S=)o+1HodDopslFXP~Wy)%SMt#|)=<T~Z?<1_b7
zggtG7J1W}bQZJ{SY1iAdaA|Qw!zsan&-{AN+if2&4oUlA{rp|IL~{?5P49sf5i1>>
z4EB6CQ1t)3#w~IC<BI}s?L&Q*Z`cuH_I!~KE9+IQg|!k5JO`e?nfc?;y_x?m-u906
zoT426?mEkPMxQ^=9JKaK56`Xijd59ZXD`34*#9qUcN?G0eYYv}<FT{R0bMt<za9H|
zc-y4@F4diNJf)wvZO*WGzV?#3o}lFc3BxWm{^mC&&zk<;VYk2e?@L%!oPKk8@aaR#
ztGcJ_s~zQ+D_il`qW!MON|#5=TQ8XQB+Hk)7q?^e+vN5_&6s~jUXVWP>$4ov7Xx}(
zQd>VvQ$O8ps&h&B)Yf(CPhA%l7HJnTD;TlNf9&ueeCI{k%Kk0K?rUwS)8pM?&eJ`K
zZ}Ov`Q3oQQH~g_M=6E^#gTc3LkH2*8m{jw-S3E}G_qR9Q$LCeF+<Po#6eQiByuZ{W
z#PR;l?>+gCH*P9YT4@t(wSM*Lj?e4&@bv%oja>8gU`72;@py&Sjnls^<aLcRJ%4WI
zq1SU)t_Z&(=dt@hf2l|juT0{sbt@V8X1uieJ9+00IawL)>+98>u5!(r(R0W#P@?wP
z-{}+Tr9ydoUDX$6{x~o3xI6gXbMC%r$uq51-YH$$!=oqe7FzhuQ#Dhk`6H7-<>%LV
zha%)Vf0hL8p0{P@?|1(LbyOD>{5?9|VgKB~)<ZQr7TeantKBbH|9z?c(RTZ9*&prq
zeJYJ$ceAZt=wtS(xJNH>S?e?p&nS;qvCGPPnUAmf`6fN}in92xWghX&n%OH<S026?
zaM8v4#?P}KvIR=#y!iIT;fex3o7=A!ng91%6ig|Rn49?FZK}v>zLGs6<@OupE6?q1
z7X7gB;GIu}d;U$8h-|hf{<rq}vu^YGpYv<$zHQzt@WY;!@#jhHXI~rt|CyiWCuhsM
zIfU`*@s33v58LN0PO&r43C)*GH`1ALWXhQ)C8r$%F)nJ092yTA9oyn%&Eu9fm5F0p
z3b*H+1sacyboU(UiM0q4*?w}>PwDeg_m?|1OpB{93NR|xkz4B2zvP6lO6akQEr$*V
z?8wyE=B#6G&)+!xb5d3Phu`x%0&R}ZeWLaL=KZ$myX{4pK69VFxbM@WvoFuuU8w6x
z+L9+>U^!7kvwNDZpX-;Sxw`}XUfkt79J@D%vwf3}V^q)aVEs1^oy!l1_(gS=?-4qB
zOL%Rzpuh+7DaJE&&xAXwuFrLfoMT*FHb=>1eRv(q((Mzc%zV7u>cg`jmKFvn<&gC|
zlV7=1eQ6M!?3<csBl*c^&2oiLhj;TI4S(_Y-nI(Pb3EU@e<VsUvcG?=?(`ro;z6e1
z3frfzKd#|hq>z!*BkZLw;{8qh;XAv~#Z!7W^siK5oSoQp$nAp4mjl-iYUFZe^`&)|
zZd~1S-uUN5W&5MXrwmScRn>gBu=n4y>+brlh0Pil{cSf-t=nsov7q?0>GfFmpdv=&
zy*pGzJ_ugQkTOiu39xpJIu-Wm+E=#Mj+Z)4PB&mle<MBD%OI?!JvH|8EA5ZVzHN5v
zN|JnU$o2Wzxp~t0RfnaM8on%Vu1KGE`(F}QLHb+m-8LJ-tgB5DQerFK&9eCZ=j$I^
zG5vQpL~obLyA&>2Zr?VqEjvG7zF2#)^tqQAjuY0!ZPd6nXS?OTZ@u|RDhom;wx!Hv
z<@Rr!vpnF_9FZ$Fm$t2#`RXX2r<|6h>%U!-1p|Lb&k0_$dc)I~2b9d}e+T<#Z+^D(
z>=s!Y(bHnOebM#b=6+n<F5j^(Id@}8ocEtk?Djr=S>|pJ14S4vP58j^nsIhQt(;0&
z?Ad!sH7o9{Ot}`YI`R3Oyr`;I2lHl`YWMCBe8sDil*{HX{XuTEMTN)YdH;=g1Yh2B
zUYQda)$VBKRC1W3`z4!Jaj?dWZ^z6`?)NxdaEbfP!rGMVqCDY?%j8)}Vr`De!duxd
zoV2yyV?D3F&blkkRVQwv)-#<5nYGp5U5;N={yEcY$-G>}<R=dART_@mc#`%(@3L^i
z1i6sPX%~!~9xja1e{U*pxShq|{S)Du^@UI5R`fIk-<z)gVb7!&v(!0Pf0))dyX@W0
zN&5eplz)XU^#9c}LHYdWhUTxTl}yH4RC03KR~%ZG?9|>EqsuEWZ*k%UC#%~Et@kd?
z<G;F?|3=N>J)v1M<!#h@E#@lxG2W~CkWX09{LPfbPC2m?Ru;@`dSrD#IrHMWP-l&e
z&)39zCo1l|;*zZM!8CT_`p;6qF)61WZR^^`I_ci)A3jZAjm2NwaAR!Z<MG=gdMxHd
zb^3xwC(cOBo||6ZIJHTM_wmdh){Ej)q>i%hxF+H?^>Ga6dBeGzTpCxLU$K5})4lH#
zmYK*uUf6egr`OMiF*}qyofm1&o0Pp_VZ$cZ_4~H6$XRSl`+Dlf)$jZD>*n9PXI;Q{
zqjZ^z%F&-E>|`e{WwgG=wI`(NviI5P>oztzx46Afomc96#Ye{Sire(*QJ<EFGpVP@
z{_hguKO24Q^z+H*9-sa5aNkb5H#zr|=YLu>$2OjMhVgyx?^3RD)_nE13+}OAyjNxM
zv!Qs(^U7VO@&(+l(`4Fw%pNY7_sCk+c4N9!uhpg_`5W|lg|3@$@-%XN-(=pVav(T0
zW!c4pH8TE>ABz_<ToDqLS}^axthKw}?X$PKl+ns}!~c8qpKTXiE-Jdqq)hAUpE@Jr
zfy_?5QkHp>_)Py@i}87UzSO|IccRy#pI7gcYieel7Mq-R;?ApwtkLCp{S)T}Z}8{i
zUt*RTUv1teR_JHBzH`Aw)qNj}{(X3-m=#j?w&L8<Ikj_J5BQ5P?P`cKTpzf1YS4^R
zCFfQpNVUCGP?Qjw?^NQtPWt-Eohd7-3=&#S{(U0qxk12oXP;Ji+W}rdzr|Nxbt+ae
zKU?yksdd?dM`|bePx&++*kH7lNBxvY<<B$!pI=a0|Cnn<gj(vlbxnMo^J0x<!Vjis
z1ggc}c9_xMBo^%6_OM7xO>C+a`{xzfnhh%tD%*9iC&(VvQ<tlrv1P)s2#4>znYQd2
zxnlaaf;RFjvufKI)GfY%UsW({itENQsel`&^;T;xzh13k^I&b^>DPG&C+}%KG)uLj
z-NJX%dlRRxSt7yKI~0CsIvK5f=5n1=B+75C%Lz%Y?GoPpv9|M`8BQrUeDmeoWs_Dt
z>oHo*WaYq@)OmmL8u9z`O<6Xtgcj^!y?2Vo`pFEfWc@_jA6mJg20^>CZ<OEF6PSAE
z{le&~NOwaww;RS=RQD~<=KjvRctg6JZt>;dHSC)?Y?TdK?0hP7T9jOD_O~s5|Lfmg
zo8}P7DKn$<Dr3bK_a<@Jd_OX|M!q6a`sCNWHhuET;y*n~t(eR|sczHkJHLMIcz5fx
zVa|!AM^^vd`@T;8ia`CD<ElseWe>G|eQmL9UV(1qiNCe#$$S&L?f5Q9N-3tY?3n-V
z<ui$Iw=aHNwn#GnllA?NX;YS7d~xXUzc-Wpldn`<5S{0xwyxo!+NUj=PR#CUXEP6c
zxK!Qy;Go3}*Nb;o2FF&OdM01<Xqm-b$JN`CFMniVmyYefSa4h2UUv7qdb58Y*}orK
zJm*0~|Ma{GO_s{?QmSrJXClKY*&A$p|9Gr9b~vP4a6{9g1GYPpZ>F7pAKEu1WX<g@
zvkWsnKj93r{gKgiMY;Eq-laY^HuvP)AFutmvA$j_)1^u~gz4D#x`btmCg}dVu=A7R
zpS1_RTfH>fJ2$3FM^8j1VPTUp@2Z^2V6lGh|NAa&KAtalI{uvJ!*`!|#1!gD7YfWz
zj?4bUb5yT>^`9G#ZZek+ukH&v`rpmNa#oJkr@51v9hYlq{#(t|=jLRjb!hXyoz_#&
zr_@Q+JQL}judgk!Gwk`n)iYLpe$3n(AzJ${Ga*#CbCUXohii_m5ZU7yl{`7b=}X$O
zg$FFwX$QaG5$>Go(>nM0wA(YAUvI9rEnqrQ<FC?F>SZqf^Fe#k-Cw+XryrkOcwAwY
zb4a>O&1*LG=mRtL@BZU2OnLrpjpnH@J3_Xed$at*(|b=k&pBJ{Dtk8nUe)u*#*xSM
z{~fA+G`;TO-i-+d|NJ;K|G(zZ`TPkDk7JK7NJx9Y{HOn-N<J^o&+We_n>@QwlXAE5
z&z5;Byo<e=FN$+<eZ25ppmdIPJ)enTcgW^x6=lCa8?v0wP}`e-ZVqeV4}p2fziW5z
zKiB^JM(UBj*M4lD=h1Azy}Yt%t=Io&-tnD_+iyKOUH|u~#f58(cf~6n?c3$I@!VEJ
z?MvA|y1zeam(b}y^KIpWM+ckPA5Gr>_4b<Oa~@p}eK7ZWqwOc{Yp=d)#{W<jbqa2f
znfBf!>eqwC_m)h`TXn_qdEA6Qhp#P?3f)n$V~X{s{g28Y1{L@nx}0t(XKyu?LH;#M
z_|csqHb2jNKX9n<hSk2uCeN7Heh3QYvfV0mc;?m&n~v&FjLNg+4jeynL;tvfYj?;h
z$tNo-tXq_i9m-IibE)gRfgejLBUb`jU3bMhMtMeW4HNY!!TR65`Ojm5>WsZrm+>jf
z+PURucXU~(i5yPZ89D2@<;<j$#YOdz9f2FYp1rvtwpFThMOa^9tsK*dt!1B$b{QYD
zk*oUjb56CJedMG+$L4O!bJR5JY`<q)Bx^HKUN6CJ(Vm*FcuTqc=k}d*dZ5k+8c4Vo
za#@D?>6Q(_4T61IpFY|=lT%}2ocVf1dRSV*Y-7$_V!>KoTuZq2e6G6k)vG$8ZQh=g
zkW&onzP32C&SY9H!=HNb|J98OPV032*-ozz*m>sgBAwRGOF?n#riV{czj><slf#5P
z;`0ufYDqrUSbom6jbrwSoip!q>U;KYknFl@&|bLW{=_dDbL?uhzHOK7``YsExaO2y
zea><^|1>vu7?yK1s{16wXf-W=$!=5qEzQr`wsVt>UtW##mx2>#e(+STuc()~dHaji
z_6H|(Y`55#y|tDpW$!mUW}>Nh{a9zPdeZGa*_Mxy60g@C6u9tu=_1|YH3vdXUFFtK
z><lb=RQpoZe1FKn)#``C4>fK`G<|!@&ExF~v111k3MBHaKFmsxH!+e4UVmF9Q{AZc
z^Yy#aY)aUkE^PX%QMG3BuSXLfR+y}s`QOCLowxS%+pOd$N5udGvmN2n`uvW?XjC0t
zy!ya;mU-VEmFhM>aq;6nRPeIVW?|8R{hBRjCaHEO|2`-C=3>Q`t#6lqJ|pwsy5w)Z
zcTD@1>=W1@=Dz0gjRO-_I`1}Hb+F`;b6o%Q+Ig}ZClc2xwq{PqW14&X_Tqi1ejx=K
zeLL;NbSjJ1GKB;%MutnDmAO&$&Qki3XVFF8pItiKVkXCQ_T=`Sd2I4K=+K1KM;=@#
zH9J;ZZQ!I8IOX(*V{hvV-EF?axci)omE8Jy+OcJy&-K5r<z8Q%9<SrP^J24!$-|W^
z=UGL!vtQfymm~ID;PEL=?kkmfJGkdrRlhh<xNKoT$jZ-5dWpLZc`uz6-Pm3)`a5^J
z3h!#2N2wcxYI}C7v?j%!ZjCu~uSnnGfycJ+If?Ny$}i8C`&=rUP`51Ly7QU?eu}5s
z#ZIMt=`M`(3lA>zn3JriW#Y=N*tK|OzP?+CVeP!vANtNz%sh3d_NLslt=S$=78*V1
z3fyU!aDm~y;oWSun%qR&w*q_qES6%PsyJi%Kd0quk{EQKHA~FDe`&AW4yUQXQzv}u
zwBcmFroeqMp+xT6`)@g%)nBr2Tu(^ZB>1O&lj5QZb7|AV-?cWMyq)%@<)A{(O2@U|
zZ`>(X_Ho;Gs>4ij=8R=w?uSqBH462yQ<IVESRtzr|9zsne6MqE?#qT5hjz?UJMSWQ
z)FtU{Tkpo2hmT%l+qj)_GM~M~=xq7B?)^Uss}7yBEnZf)+-~u8yZ8g1{C{lA>-69K
ze^~n<nprk6<M@eZJ_#1P3U{i1&|o_meS`B@y6+;+&)?oh@kvHEe&5YgSN!6_MT@dM
z#?Oimy|KBpDDCW`&FpP&1S;Py-_>`#jr-a$h0L6F#rF<bdQQJxe(9f}a)kW;RqHNq
zUOe@A{R#Ug4^u7Vy(~CRJz$*w|ITyGGk0CZC5tu{vhA@kcYHi2gzcxncbnTho84}&
z?$WlDDp-*g&#S(3Ut!lr;S4>&1)btkAL(|y<x0=62$GoY<D)F%Tybb?@m@dS+rJ+z
zNXv_3jqUR2JD7gWC9*1e?<Dp0QmVy1@t0WZKgg%C@&rA#`0gjg;P6g;`e)nnA8n~;
zCq$($-;`K!b%W9Iy$oSj4|J_mi7_=;d%h@ED$n@A?H)h2c}pMNj&YX~FD_UY!`OFd
z@=ibI$eB;eB^Rch&kbF}7`i0tV-1hIa>%7U(n}X6ESb$Wvvc;PS%N0t!{hYto)q3Q
zXa9r0FE2Si4C~vR*Tbd9Dt6}RQRn;XLfJW#8m2F6G`@QC_^FCA)$1#M{Ej?Tx3AoE
zo$|@P-CT<&ZJeb3QTOzw)t7HxkL37cqA(%rq5tE9|F0QKf3b0lF*e}f^vulB+uF5N
z$8ml9GiRlOpJ7=|S45VG6>2{Dy2+u0!<;iTHCkv&XXF&M%M(2h=uUbe(qqIp)q(qG
z%IcL0#r^%^$rA&A=dfwjIX{^ku;u>gNtZS&&OE(>OK+yutTlH2vnLlS%=Xp@T)b?-
z1J<=ingcyoxmnJO_E%mzvv*M&gS}Vvv08Tii;Rn3)UP`rarE|@MN7of4mC##=$u{B
zW8?g9gVTMb6Ym&rNZbp#?3bdW<*?2>%%r8MRMEBR`MS7?XU;X(TUl#<JJMZ#+Sh#H
zhGH#+o)R9#FDIP)7Ztobm|S}xt}$!f8;zG7&%(QP<|$>Y>SBNM<I;hR+y^w+4_$f0
zD7}qAkTaOm=J&^6W<dohyY(OSAGIrb%OPj){D(_Q@~z3SrgnvyyOOi~jr`40n<m)Z
zom%O<Q14W`wS)A$JCDDtX^^OjeDM0r)cbFCI$bxNwo3c)FX?stfuH8RKG8TwP3of0
zy8=#sFWJhs-qZKbiz(%rSrI2bvF+Hhn}vt7^OxM;ayQyzaYC(@hUuR@FQ-KZOnQ-*
zY|^y#<b%)^%L49%UU;?R-n>&>^L`f3ezZ1!pJ<KKfgpvKn%mu+HziCf4NKUvCi=3B
z^m%)B86(jQi`VR54EV|llk_^$s!w^cXx(yrcI1_7=s7J9AL}TC{JfqE`_@h@5jr|S
z_pI6nH@>eyJU()7L^{?p-SO@^wBoM%hbYZeF_V8NzMIwcAX}(4zle*OT{YtL@z(*8
zjg?JC>z{fTxU;sL-?^4sV(*7P!5b65uDa3nX$jM;m8LeA_Xb;jTKb`EGWX$#s6-z-
zp(d^h+lO*|OPsnR5ALbdm-xAy=~ZLmsoLnTH<N8{pMUyfCfjw-_i_woc74lbq&$~4
zJzr)%_r4T|PNya}|BA+sbJLey-zaCDwxT4AdGbNUt~(a2JH-y4I=tq<gE`ah<v&mR
z+oPMcxmW4+XOmdB^E-EGxINliz2y4blS_kCbq<8D``!}UEvFuOVW+|RXHviIuP^?x
za?O*41qV*&=?QB*oc!R3N?TEtz|O<r^HwwD{W!w)qoGvd-Rg@53s*ef)D$({C;Fjf
z)t2Ly>4}=TZ~SE6CB&<L;Hp>3+w+gD=Um&55AF6YQrGoF&TD1Np7$yJ+qtcl@n%!h
z8x4Bq$Gv`H_<?oZ*63-^9efU3b0vMNyet#*<=Bs#^DCqCek8k0FMEIgCEt@jrawZP
zj-*!Zb~}HXYhLx1nwL!x4i6Vt<VZdIRUCdWT*`8Kqivh}mDyb!=hrMbeL~}W-rYip
zn3+9CFWjAYcyZyH$0p~K{(h=-cqU}><Eic^p33056E}`#p1km*B!AEMyZQa>FTPzW
z`?ACP+|8_rVs)>jcjkyTtmgeN>0#nGfqknd#w<E<|BKGzR93q=m1^fVW$daf<Ib$8
z?Kx@pF<HmVG~n5jdmgt<HRhMu2z~B-^5Utfl7j!22OE7{g{mGDEsSXDU-vQojcC1U
z-|6Nl%%`|j9fZ2LllI0<KDy@2+4UwLy!OaHe6W{`>wb4lMb*b*{hW!_bB%4-f0~+}
zxht^g!xm<rc{666PdN8xb_s7t1<x6Y!$&k+-s$rft>1ij+TA-l!WJ9!#!l>-Z**Dz
z;;Pp9pI92Fe;0|XoX7swy8O6tmWG>G@V4%AwSxU$M0WTcOZd6dthY$A>tcHFI-P`T
zHy7lXT$}i^{E)!0CwE$x&;L2`$}}5Usi)lk66Rf)<v-<phDGQsw$g8<Vodg|94B<+
z9Q8Ta{S<$mtl84`d43Da#+QtfD+GTEEIzVY=y>%$?@5o0JENHN`ZB{FoMuTZ7Km<R
zc&H?{XV!yB{*Q`hPASit@LJLM?ct4I-x;>5R7@4Ho238bbJw5p87w}wd#7tHh*@)J
znNfqW`o1qWw_o1S#ysKF>qWDFyZuTP;EIxr5saJe_@Z@wyHJ?Yor<127xq1F*0?ft
z&ZHey)#8ii9uK}9-_W^uMc|RNg|XaIKTNII6#Ys%qtd)7;qc|t7NuX_PJ0-&z_`yS
z_sWBX?C%dV`<ZioYG@Bxkm&TaLNs1sx|Q>_GtvGtvoBvZZh5}6#VOv@(?43oTl-sf
zK$&U7FU?7_mdQ>(x@_N>|C{e`eXHR9p<wppwc;V`6MeVtoFwIA;CgKOL(P^f!Ju;o
zuP9nyi1-l2EvzzIwnA&Jh>=Ff)&=TkE-g9~WpjJ7i}JFPqX#nF17~RmWcl0`yf<%>
zxyzM<rXS?1O$6C3TvA>>QjO#>^=oWO3@?uGpQoVO@j85c<XqQ=!)wy@KFDv*W{Nu@
zIpy`SWl~X(OFzl@l`Y+odF4_3vlkCNY~NgzxOc9#g4OophV9iVduN3{c&D(E`|+1w
z*Jqq$t_--A?O8pGB`)$#E2BZPk!_@Bqu5%R>KAJg<|npB8f$v))zEOa%4PPrC7RsH
z{*Q-gvf;H26+bscY}ugBCvPqD-M-F-&qSv){_lhJM;L=vMj8Ha<H+<+`f)9h<-B93
z`Tdy>*cDtO6dOgaX{ksZ)7n+jY_vS+k@W|0nMb)?nZ2!NCVsbGrz=wUZR*xg;i(eF
zUwlqYc6-cIy->jP%9{4j^IIzTTqOBlJ$Wx?Tdb9vv+?n(i^ZGW3__M12<#P2KM;`A
zz`9)Y*-|IPXQ#AR1b2Af_qp*!RIY`o?b4C^H}9QG7v-36-*dlI<i0PbG(QyI%~H{m
z`g7$+-htOQF0Yql%bjtIP5)s1+*9+;du(lq|NACf>-f5^L|fUg;^i%k%P*DOEj2%K
zHh;&|caE_VLA99?uU%#s=lfNa^v}0Ecw_3j+t-ghv@1?BJ=$3Q|3e(#qg97js8qFn
z|9{{h^UQyWIf@%@6wJCcKX&)yG_DoPI~#H>>Y3lhNH3b6(SK^L*YQ6;iywQ}|DF2c
zl}h;ay$_BveU1`&6WJp>_3@SyG43Ml%6}jJ_T-i7_`dh~-X$mgs#+dvJ{cdn=&equ
z+s6dSqi?kmwXQJOiJrQWICD39XJ$*qis^gYoE;6SUvB@fqyGEt`~DSwF16RsELr2m
zlQf4lXHCTtA^vZIt`Ft@rM+lUFD^d+((coe(@75}waPG+NVp#e(228}ert}DU+3J(
zn$m|QvfduIiu^6WK6~qtO{v_;{}+CHq4+4>Zj0CMQ|sB<Ss!1k^GUv`V)w~lgGT0N
zmY9;7oV(RJ^XeXE@9clH{>Jeq!uN9yTD#>2s_yq~f2C^LbJWe2b(^t_&+_1-S1q#S
zUpg$1IM*li__1l5|Lt#=Z!vugHaYdq>WsUcM*WH-0W!^Q$3OfDKU8hx)pN+6^V}3c
z&pA!(2ik=BzuI_D=G<^cc=@TSpFZru)6~9;e0e;7<&{nIlk(lp6~$g+H#eARl2#er
zyg}-iX4v7H9Y%>9pPuJm-kRXX_iPjQttn{|hii-9zB>L%JawDc{_M*i7atJOJF1v)
zLQH9f@Cl>mi|2fEU#ww$fuWYydACa;_x-19itior;}D<U*sk@{h;!a!qraMAnzn}v
zBchl6G*JK9>C7l9KE-Wg`)$=bbEH2AsaG29=U(i-Z^A_O`rRcDS#5;kc+~6-tC*Xg
zo!-2Dv%rs&&I~;@PxsjU>g+%JCR=rGv%xZ_1Rtg+?w6(*s!VoxkmeElsIlAgN(QfI
zP29|BHb+*3-<f=oYtoZhDoO247M`akob>gN=4dZESgIu?=J)FC$JCC#?x1bIZ%;pD
z$h|4S;H7OMkM-e*FX`KvX8w3Nd9Gpl$wf0>*$e)E?SGG3*m2?Wd;d21ZdoVQbGgLR
zvS^8JmH*`?LEXspLNRLV7JP0C{c~5O?CrgJg~Jbu#m+1?$mEj^JeCo<Rra8>3sY+5
z%RQ`x2UnZ9i?=rIE_?rQr;KKQ_@1^2t5_#ltO(qaI^&BByV<vwu?F>qvSH7T#_Y0+
z(7AR((STW_QjDkS!Rfu<?>9fX;bd1EK2f<hT-EyYgiTA7=2`yKIA_0ox2ajN(u4gq
zw(UWmzGsK27;k<${id1L&dMV;ay9<4TVH$ddi|9UzQSyCuEtyI*_pe_Yu+xOBNy`R
za&skH=4I2~<GZ>J`EvjLvL;M;o$SKYna6Ii{7!wB)M>D}r^>~dsVz<-;SIZUwZIgv
zR<Df{MSRpswBIq`+cs^p0DsDZ_H8Xy+XHTB34D;e^vtgHpu~@5;c@5pomzK2W6F;I
z#T@s`FDz77Wj=I0?t|8>RceoV_TFvXU%6F^RZFi*Q}o!&w+CMco<CE5j>#j)(<Rt{
zolfBS1?`rfV*>+z2WGTM{AYRlsO7z@_B40%_K7l!FEbuq_+jFv!*zVj;c_RXxEoU)
zHzestzx*lp@Ks}+7Oz**_po0<A5%OZ7``sy`}3oB)%F|nUAr&LaXQ_+`rQ33mQfy&
z7Mt?bD-X5{eK+Oe`6?c$@s9nN*1M`FB6ErjRb;mFw;J|_KX_3w)BnBB5`Fns_ngG5
zj;lA;n^q);D_@`HI^Som{>(LBbooR+%Y=VS+-5iZ_>-u+ho|5Ey;ErFt|Oe+Ip(~b
zmh{$DD)LI3L}Sr5IkRMmdofXgN4|(GD{s61f#>73qZZ=vXRhzv{q$LMqigD&ug&rX
z>1Iw3KDx%8-nGZ=X_Mm5v(q(%rC<IsX>5w|Hd#H<`MTA@gN>K>Uc7jhdv3*on;8q%
z9iQHKc74%#;RjLA8oD|B{PK;8e_m*>Gu`)j?fZghPS$hh``k6CI^=sGz||$~+9A(1
zWpPGADd%=}$t5hl)->5o(%JRs6o=PJY#!R585HFX)$2@2H~xA=c>1}sZ*;#XuI;ed
zbL4OQ?;q};-f+xiir)UdBmdvy?Ta5j@tk-37i)*Zgnvc)A%}iU=`WqOWYV#H*#*B8
zeqXR&m9j=y!8|N(^{1o1?kxUd^Lg$|=hqP*#T^#yv^+Q`sG{WQ`oqC-2QJJwc*5ZG
zk@Q^>a+3M=hk5U?#y)sa(a>k@{6X%zvQNmhHyLTST1^sm$1PR}x!j;F;>i5`?DSYk
zf13{lJbr}>`1h<0QN7Q2p2hORRK1WY-~Nz?^WEov4`%0YEPnd&+Wgw^J3rsncU{){
z@nL63)lNTG>z5o>W<gJE^6DN(KmPao-N6gyykAl+b_wn~qWj>;an46ACdCZbnw)n0
zj-F-oX+g7!Xc$9w$bl=Xau%Mfn|&;lyVf_UV#QQ%=R0R>O13GSUgFFn7jKqRFyFZ7
z(GENQMFDbRTpK@62|wKYx6k&J<mw+*`f93wf3xh!+PJ@G_H)w@ndfG{-xI#r$G=jF
z^FZ+8u=qV~TMqx6b#QgQZ{r7{@SStCYr+iW^}QuNx;>w_$z`TuUTRj<q1!hta#Oj_
zEt|7?K8N)Zj_eJ|)75k2Z~ShGht1#=9SuKo+N@P_T~nmC%E$H;j);RQk%y-#m~i%J
zE<SQXCgd8I<hh^(r<Erb`(#g?eL`V!kY&ilAdYO!%XfOrtM;dg2-yBtIVCtltbU$i
z6bqA7fRG8xyq>;=Hb$0`TEbtZI2Si@%Xa)caO0Woy!MBNo^{4NT*s7xJ=qTZv3+-U
z@{P0rzU)wsxyqGOt6F}YIB$Bs&@5AY_O*wc%SxX-TKd_u{KevqHHvYyn#(yKy`6dZ
zq4sjiRKDA6Pj}B0T~PAKaq`M4h0|-?cDeNwy^@cME&gyU;nTC3(_d6wFuovqT{l{4
zvB#9)Ty{=#;YG)_Z}==1-Miaa#69#;<+a(d-R`Epvmd`T{a)Wv@cX^(?<AAO7yiG#
zt~z&lvgqgk`PXm7w(jwtx4LM>^&M?@zJK)bRFrk&o&0x3)5qv5Pc>JEX2v`$O_Y7N
zxa*ioyYkry#;IMNs@rEAn>?@dfoEO76bFW>eB7^nUIqw;a~9+WIXYc5W#8SlHDZpb
zjlqF?3NthuL}YCQRz|6cExm6kb#JYXde(t+>8rONX>j^`twM0!vwydbCO5>SR(rm_
zXmiyuU20ym@2Sb^k+0?!*&P0}%zny?0^__2i$d`VfteRpx0LuZYRMQMZN9?xdwT!F
zgDYJQ%v_ZGaY0n;ioA9E|F*Gn?p(jZPVn=A_SWL46K|ge2rUv#uDH$KuwR{HnxX%Z
zIg|Jgyf~Q5@NB`NnWoZG><T&wnk?eif7zr;cRx3OKXY-igjINB(87&}oiDx<oRfOr
z@A9RK&H-)i0gDV~@qG0b4-$7d5wIuNz^d;<ijr-~tin4cVm~x`HJ7aTF!9xwQ`(0V
zS1wsCDI#f?QhTMPVEzJao;){JGbt9&=MNmTY_!;FrU`^AG^_6vy3U$kVL8`*;k)u>
zsV@_csieH`Fma6Es_T*(vASJhr=0xDJ4gJ}kFPy9;s3|O+r<oSyL$33`Tg#n^qy7g
znC{)tu@`2WdHk$w=!07#ujf2Cee_9=w576|5WnpomTD&x=Bn9j{%#-3rmvFnl%44>
z<?KAA`Fz_RzOs28e7v#G3=VEB)wt1np^*3Dt~#5oRXw4H=4{^iCH2h7{p}t*CqJu-
zSX}X9&W<UZoAkbUvYwjCx$2D<v#w|#*Y3&>Q>#^MD%UG6VVb=AD6dvrQTqAW6YT%L
zl>eJ4V}G-6qJe#0)!)|@az7aPrafR4yR4>jklp_T-;_IP{vTB?rO0-llIt-HZrUW=
zwYe$YY=V-p$%ST{0|sUKH|rPIo{LPGr<PT!TmAER*0lexTur_Hn7V%3&z)Oy{(Z$Z
z@9&nMX1~ApvH6Iq@-ng5^i>MUl|f%5Y!4l8*sYuP`homnjWsjd4%?{zsF`w3DLlT^
zGpGKK<|2RPk2lZPaUDN%@kW1=-urUj;HsGmS1)$&KXP*3!W%W`EI)qO*mtAi;j$Z7
z%XpegbnL##-;<PHcSA_u&h@;)C8o16vw7q1?R&j6!Z<zi&cC<s8JAb>>Rj9R`0Z~;
z*2|s^yFHHOfAn9I@a@n30Gpe>;-~o~xO+^d9ZmTj$gzS)`sy?>n-yoC@%Cx!^}IfF
z=s<9p<vpI(|8Bb-yG_0<kYSv0G3lO)&(XO)g-<O#?j6xDWDn&1`>FHEncU2VkMm|O
zu{mclJxSnQdY;|k*TIMNu08O4>@!teYyD2~if5)ZYJ0;kdR6i4OciEM*YVe`u&j4n
z?WV2PnKi@g@w&%CiSuVFyCmf8v6wT5i>16?@>=Ng8#^;Pk8VA&zM^c|B}aGg4ywxy
z4JIGDDzDDqx44;ou}W)yfT&B%gn)yS9`Fn7b6s6EBTd2WkK&Vn)lZZc{k(K&dghdU
zMmt=}QWXyFk#XJh;b_s^8rgRX6--|%wN?vdAADqF9-!o=d8WogRrH?0`-u;K`X4>C
zf3rpCzo*>CRys}K5mbxhoot@ImFeNi^aFNB+P?k%ZE>^rzFg6jtG?|lw>I-We0#Tk
z1FyeC9FK_V-fN;2G27oSPT*R4Qjf#$Fw??^>DvWwt?6i8?kE29nL+Jm9n-ug6SUq|
zt;}f&Yu#iwz3%4we>=Y)ySCQ<k?FiM!ar;tPPtK;Q~l2MT2m3f`MPHlW_ZrnzVqK?
zkv)F?7wYF+SoTuCYHQZZcMqig-xa^F+3;re+;b8(Uqvg{9D5P&zsqv(jljGUlfR4H
zQA|Acop;H<8EwXvwjJ(!IrOK0+#BmXg?sBe{Yi`4_LKyNz4G?e*udduvq5x?YW20x
zwKJRiScS`C7Q0I~Cjb8<+49Wb_nPNEuA1C`0zSPpGjOyDV6NP?Y{QMlWs|<%Hm~R5
zPv_?PFB%@>n0=mYUi`_-$+tOgzfY7;xOE^xCd6ikCfEGHOX|x^<!)r#zFgEE8za(R
z7CXc1G0R4V!{JlUt`n=``nml0al89fk9jr2S2zlF8meE}u&eg#QbyZ@tFN8yEZ_6-
z*$kN@7b3Qpty>xCl=$}17qhR6u9RPF{<H1=ADx$0%k&(%FI-gV@^jV|X5%%!F5DQ#
zs<-R?yj!a-DbHQn)af+k=bkl=tz|x*-YpBKaZG)k!t(FqBdgEnS0C7%)ypRm%PVxW
z^ifAs0O$E%t)W_<Yg+rf>wiU7dYa!$iLZ-4Z2ad!6c@v!CbRdc>r{g{L!O;kmN<)3
zKXC87ze3W!%QyD#@RxLUoMNu=$MQ?d%T?Pxm&~*7DV*%K@0RPi&RVCF*D53q25jND
zT77M8B)8r)_w(2Crg6?^v=3D<y%%yY)FIe1usdP@44u`_tfzD9#P(}iitV2Ma^=(N
zW&M{P{hz@d94h(A_~p{ZJD-x@s(;?oxKpJ4)l1vbUB;E|kNX??=Wq#x=k3yX5h+ps
z<6{4@;L@iOezF_$p6<Hw?N47u)D{J~%0HP(#mxtrV-F~2?3%<qf1<cS|M&V2%1?Ij
zANl_NkK>;2;rGPX?`&dDFMHoR^>p}=<NrRZFRpypwWH|t)Q=C8zq^%R*L)E1W~re6
zTdVRo8Np{_{;zbu*>vf=m>R#zpm6O<x&1#^-hRZp{obs<8|3RA{QL1Kd|%i0nZG^E
zFTZ$m;A4Py->!QvZ|Z(-3{14?elH%gq0eN-<C}gV51+{SOrF$aDKuMuk$qJ*duAiE
z$PE1@-XglChVQPgiJEt@%PY$2l>Ps^)BkkWo;GaUe`;Odyz~D#+t@UH?*CnGo#Y=a
zeZI)}<)^00E^(_8)$*@D_+-kcZ)CfAUfGhX7uZ(!X$4iDa%*J&QT=hX-or0vOt&bu
zZtvTy{^5i0+`WZc{#yKD+0z`J@u62BR`#I7<;H;hC5o=^{#Hs%cvfXx`S0q1&uy#Y
zoTKh+d~+=IRxj&Mzw;|5`K>I8`)J*p@NCAfrC->OcFlaWc=NW@rLUIVH(0YI;DXf$
zX?FXRTlF7)+IQ{Uz0$p*@6{{rx;ur7=5i>m4VoFRe(}-G6TR*7wI<)*-C&n%P=4T<
zC?K6F!d@|L%fsRyYZtz%zWljpokte0l%wX9&|BP6qW4V}MRIRX=f1>rr|*c@fy}(5
zTRg{2>rPdbdT4A`54fdh`ojHigz{n6BGC=k6c4X6+$R`d#}<E7m;XtTOdI3<p9~2n
zzn_YozWvGSiu1X57<gK3KWi<nY}k9}JZRo~IU{J^JI`@myV%Ott2kaddvHy<`P5o8
zVokb4W?5N)=X2@LtM_^ye3aQ1b)oHo4C8;fmNS0^c6W8h1zc5UU83V$^_BJfiBt8J
zM^CS`SlQwIqNc-d_GhCnFN-&^N}OMjvQOyul9=Y~Cy_?td(B=>ZQgM@p-*g8ku=Xn
zxi-&-YMS!Pa=%P=YI<*O7QaVR^h8nBM*pfD<CSXjJUX?-`d6RVn3&}7+kJ}n-V9+4
z|FRlOmsw5B{1Xq`x$31cd+ph<$~DmK>;Z3Unfkv+_n%r6KUMhamS1hNBK8!i-kZ((
zWRhMdW0b94+@?8;ug`yEvLpFZl1+QnE6rnv8fLWpjMDzFGdy0%esgtwOx2vnr~e;)
z{n7RFqkF#67BPOV%}pU9_Y$v7RgZpE%66{oMBvI*hhC@7T)9u`p^cwc6Vt^zIl=8b
zp0{rvd}kV|(IRm1f#lWGY{q(rD=tocSKYnzjlkyFmZ8kkrFeK}8YwR~dU>*S*~%U9
zncN#J%f26|bJ+Qi-G9ctrA9GJmfg*<`Tpp}=4$Coq2$8zwcnL&KKxR?vg(EYo`RP`
zHm{dj)Vv5d)IQgJL88lwFGlO`_Fjk-`j%R;)l}uoZt(~6a%PqabY6b2qT<}vt3B~2
z|4Hdy{QdNvM40@h-L71HN%!OoQu(qilfQlUJO21~-?3NR&ljGV*C&3u?7`Mt&-MQq
zs&(}w()4#3uGo=0BVmuxVJ34)^WSxgw|INI%|0UDDt16Qzdmr!&$Id6xAzxT_gqZg
zEA>>X+j(ZbY+y@kxA<|@>2c>0{r!s%2nMQToQ=-Sj!<QAscs9-*Xc5RnWc1Yci4lJ
z7dy94UuV81e3h79@{^O-1saX6mvx-zW4c+Q@>?&P@5R~m%<J1@<-aFNGnpqeKZ<aj
z*Dfe|d6SWDW4n34{)H2#C3}89ByO?WZUUpl=a~8DYD@~U47+r?HhXNFXPF|miTj~x
zr{I%0mk;yAoc1~=9o5EmGjd&ktCQt}%1=u1HWRZAxUMX!NS&Ym@kqVI94)O+9J{@*
zR(=p+y>hwYM|)t8mSf2B%!OO;c?l}+?Rl_GpL=?`ZmguQ#NKTUI@hCZJHjP)EWEX0
z_8Gq9!yYZ)rKiqVrrrA?)4ocGd8r8Rhx1a4T(;k-;Z{C(<kZ#G$s$XaEq*Prhqd{>
zt<Q~wkmh2$_&r}#-^}v-zG1=LL(hEl6YhUaT2;u|+y8(1?MKt?KQ!+6vB<aZ=hWy2
zzE^S*PJ}uC7Q3e(yRFA5p>N}J%e%JA4~9-VY22gNbI{&qWw8|Z@=3kh>W;m*-Q?OG
z*kqcvJn7;eF(n?YD^hvE8=H;!_3l;p*>KiZtIKBo>)Eo!mFeS|)!Y()thSo$zWLba
zd|-8Q?J178Pqy!Qool$dj?c|S`Ex@5jr8~D7KPO<-;>bu#PUK<<$F~>_O#On>ld6W
zubT3E!Ev#3CuX?6^;&Lf==<5@`(k<PyQ`KN90*;feqi~oS;u^QqjzK^@-S@s_RT8l
zh~4pdJ;yDzrzy32sK0){;BIR0n_JuTs~$vZEi%5a$ke1$o=Ye0)P^HQ|E@?b-4Jw*
zV|LLDAFY#T*2`pHEcNwluVfZDZosZ&=vlaG*6a24Pm~|rHA(NQVO!4ryYF%4y;r6e
zZPLqXzHGa%#uch@(n@m6vzF653~Sot`-K(FgchAi30isQmyI;*3WNPNp5JFqH7Hg;
zXuUq&@m;sgh0-)F{^==)IiKZnh0nWI{md@4Jn+w{trt22^}cUjp!I;!x7hQL(~At_
z^jCsLA-f9XTjyQR$S~yCAXHr0C~f*+dqtL2*rL4#skxo(8!Tk?XI33sc>vlnWytt(
zs?yWuf{081bjf3D512gZd&ay|yk&7&NJ*9E9)oR6Te^FW%zeY~XuiY336Dg!39T_%
zvwe$1`*#k#?u1~4k8{tTX||SNjI}y$B%^jdQLIN*`O4;mZ;fl%(-agxZ?7yWV(je=
zIajfdHSpPinL&moH)QAkee(QqaJ}n<Y1P4<%^%c%Su7QJX0G`7!O_CUiy5G20i;ch
z{hZq`V<)$}?5*<C#91AgwK4U7O%2<gKYy`u^38u6`)w*kAI;&>3zhZxc46+yhXu=m
zlFxBpFEf&vIz7_hs&w9-iDB^?wO<_Gy?x*5?B0LO?-tjsqsjLh&8DOkS$UsN)CoD-
zv{QHHyvfG|`7R{3<Vnh{mzu(|*?eE|L)MS|(l4}}Z}rd7_y3||71(>gJYj;Ih|~8S
zeG^x`ng1~5*Ov22vy4_Q;=aQme&*VqK%0{qUd>{EGG!RT_vUl`kUTVNsg}*7)RNeP
zi=*0(m$ZE=QWfE=KD}8xPvqXI#aon@$f|hlZ}ksuiD$^>N@1N*Ik`;8Am+VeIM)p?
z$%;oj=ac7YeU;m_vHE`Bjz^bHKk96M*KfY(ar&bd3&UD;)_!C7BvAau!gIwuQw<#v
z`<usj90OWPezr{5_dDt0ybT+V@7epybi*dKCe7K?g5%EGYJETBeYii?W#J@|z;_!2
zUPt!FIoi5D3Rv4E!4+-Wb>_{lhZUE3y%(=H(cV}5-nsCm>-FPLr^gAo^Iz`ms6LwN
z_RMly=HUm93jL3^ii*DpJvaS<t_6>d*G|4?XBL08yMD>9NHmwRdh_~vO}iiR_9Edq
zH=Bg|(mQ|F{O)^y<a_;(fGq(z5ogn<YA7m8WTYOL$30_n_38&t6we*n*`d6~H}OvY
z$7P#R{I;ITuR62igcWx%=P`qOJ7!kzoM<_-sx9*Hy(a!M*KN0_&M#SgK-Sf9^M><V
zr!`DGrgQuBc8<b_>#Ju^kBz$XxKPBN;o$aHni?!IeBBRkwth<VzEm`2lTp<|t6q~k
zu4><|bTn13t2$twr>`H@z3I#O_fIWrUPa}ohVtp1K78uJg4lc`uBqB;FEh5eY&Bab
zv^e$H6`4Q$S_W<JFS@rnUE0WY(V%O=`t$|2FVD%TG;I54nSCwr#xApeZ_fV{T6`~9
z*7q#a{exe#=1SU4b+kEp>72>7)-_CG@jq|he%${3p78DR_g&KKo|s(izIHIa%JAOw
zqYt;$zRdg<ciGuUmRaukt<@cT99s;7i+;ojoH(rZ^Y*RYsEnIC@0Z;^{`lGKyk)hI
z|5P-7+10#u&ZJWtzY1$SWp>$R^G3(I<-*C7r(LcW3e??ha>yqB%KYBp++1&^FikI3
zYFqObw&w~pS$d|bR<>6Dj_ntYn!N0=+dgUU{cX#2r>;LNp_#vuZQqkwDyP}^7p+VG
zHn(+&;`3wO%5JLmpHKQ9Tjo3c_}uclvi)|SlJzFm{S|Dy8CVxC@N=eEeNHu-E~h+O
zn%oH<y^jYrBnR){X}G!hyxr;Vmo+|cTWE?k&v(8ti;eHn+$`@uhp*RpbX{R8aQbO>
zu(9B*$ZG#1C(k`Dyt?%Hh57r`%<^{46Rz2P;Q7oO1!uDt&-^ND^OgO>c|oPFs>;f3
zE9%@7!+w_OznQftWXj}%)hqaxebmh^)x0!Mv*oHqsn>%k*L^v}C%DKIhXybN-aLG<
z^pS;nS^v=-KIYpuubql&6)l;g!s1go?e0vGNmgkN2D=IiAL$3OJYRlrfzZ4@!DAt}
ztU5!kEMz@l`Ozrz=+8sS#zIG@26-e+-?HG%+0uEE&F(wrp9{U?{Y$IE^nSL-uDnWy
ze&0DW4jfn?QlVPR5Z04@wtr>iOBIIYMn}z#&vVLbza~@{w0le32cyLz9@m~+47EB|
zvSu!L!8;?<rFYuTR5LwGFLQ{e){6-(%6akea(rt@^S6LkKjrpIr)Y4lW)a#p$@_VH
z#Xp7ZnxZNlKI@%YQ-2ynvu=@Uj9U`&N;Q8*=ih?MkJ>p`3f!ocI?l&6@4EOrhPftY
zSDTN0<T>zVW`dP)3ZH@LdY!rt3ZK#>(%!6|R?>66_Tl&Bj>6-K9CDv?z1{s=wua{!
zML#pXbHBSluKTHW_=1cD3kufW>u<a~&#o(}zx_Fb>(XsitDnU2i&~X7^_ecwyb)B;
zG~qRi)Wo%WMD92!a4+;*_~QR%+56{&-+nQ<zAz-d_-*MEPr2UdWfQxa-B0V88b$t&
zET5E>9MyF}=i$;>rs;li!TDK7L^f<+zw^|BxGe4)XXdX@%d1jU3tiXB`g7IFDTe}b
zzuxePI()%FJ~k;sk^QrI$~^VhqW==C>$O-^KW)}^*!tl3w3$^Y?I(Ad_up#XDfME9
zQA&TwlnVZwSqy5=-mIEZ^=RJjEUQVU`d#DNjJR7TmQ6WxykurnSEBE02F(Dwj<^Lo
zW}Qp%-W&DIV*N}JrGi|!Lt*FtubR3#_@PDR2Gd)8GTnAO%vUp~epvKW)n`un(n!ub
zxt7mQE|=n1Rlp@<-PLhM?#tp&AxdXCE6>X8<c?v_=`yrg)K)apd`E6$x@g|^K%14p
z934^DF1hdc`{c-)h+Y5A8kXPPSz<2Pp`5Fp^m_95W3Th}%nFv8{pfhV-NC3E)gSy1
z+Is!IkhP1^^n&N{YtvnSbqNL6ggZFd$Gza+5}H*1D&73kwyw#gyC1ig*V(T-GGXKN
zfA^eoH`X5a+tYN0KT29zep}PMp9^@4S@}P(Y*O6$?oRc!H`BG=G`k5jESEdzwOH#;
zKG(#=^t~T1El^+kYm(mAGyCVSIKF%3{tL>lx^=tOH-4^XUMD#<c*pBr^Xst@j~i0=
z8{Vrprg46?i{!@@WmA6{?rBu!ykGCTn)U3g*}C~Jq+c#H_AoDT?h=s>Ug7*nc^<>x
zRZMABt>@F?{{7vgw7w}laP!KTnahqm`XckW@X^AWmWc<XS?r`5<|R!p+wqm7E!+OQ
z$|8sD61-h+&OHA7#q5{JgD*$6O@G83^Z!xf;g4VbITs$6{jSbpq7=KiYvRh1%MvYG
zn<Wb$GD>ACl-qp%vG`-#?EF5{Y{Op#QXb2n=kBu!TOTL2I(%(sEIa@4*!z2x{bcPG
zwG6^##n<$0oV$5XK1bBm87KQ>&#V;Nm)N&OlRfysVU9ri?uGI-KNNYoyOTJ(%8zUQ
zIusmX+qyk$)<!=i+tnHe#rBoS*!tZ)cc;TI%fCY-%SJ|h>5-C+nJ;$E>+}0J?`)-r
z_H^COy=!XU?GgJh*<|J<LH!@AUbCzFY-teOSeDUmJ9%Hs@``75OL-oYTmHP2sdD=C
zMBeLh)!u7t(?kC}OSd~atNT!)`|7J1{>d}Ab@i@aIC>!TWV3T4H)~wYyUqW_f1g=-
zq2$M}7su_6`Xz8=&FJ2uHTRv(Y!0&}Ykr)z|F2w;aisaXeT0R`gSEf;<$ATv&p({<
zwE5$uYs*(SPZIkwWAZkqe`V3x*>7$XUr_D%y3_q=q?#VzVv$|)$5#fh^PbKZd2>na
zN}XF|+P(ve7$2XqUE^Z+Z2FQ}lColLJ~N%KR$WT4x_L|Pb@=-3cKJ$+eLtrDm$U!<
zE<R<wpOKk?#^J@xeG-AixxpWbH&zS$T*~vkc;)e#r@T$7{>rVJJijX7o(S6n!Lv<$
zJC3Io+?V(<zi8Tbt4f*sm7lfa|4r(jaY&8-tmTI1R+eilwdb()Jh$0tpSsoL=&aBy
ztkYsv6}<3#_=@9#{eekcEID=0Zyl&loVxmq<_G)Z0^8@TU$_!HGq363@T>0Wo^u9K
zQ~mkHJr7O$kvL`Y6PM`=7o28DX)sdV+o6^ev4kc5X!e4p_Yb`d#O$=!)OrX%jaA>u
zRrx8<BT%W-gmqI-SpVKTj_k7)&1X7HvS4!DF1qE_RRgKNVsYGzziTojwZa@uOPJ+Y
z*?)U`!#i7-Q_fBGV6+K`vw|YCV`8_(p`{uQlPeauiC);S``5Hqne%-cp0}lPtQU$q
zJMrG-imDG@)1O`P`xJ7g<nh-E8xJGLA6w<}y1n)GXuSJ-(fR0~WwwfwC;r&ixUKqw
z(iG+yMxSLbb2$o5^z1v3@>boxd!3Q8M)S7~VViFLbZw1rjY<m*zut1l^*evp`Y$Uu
zgC1IS&pQ>`W8PJ;rF`SUf1IC=q$fOkmi)T#lgT+on+7B2sjj>Yg(AsYta*5EU&>_I
zc&*S+($rqE`_P6r7R4)_HgIHrK6qAoEAL`A5BuUsm+5meucbT;sdBy1D&#d``G#wk
z_3LJt&MJ?*e?+re!uaWf30(o5HNL;&`IAaaghDrbFz&9b>}wZUnRD{V?S6T6(Uib1
zi(c&gap>F`?by9#xjJ#1jruOWT)ZpX=HP0LIf7HJ1&2)d9pBv`n;IwVWAm}WcFX(i
zQqyHMba>VsdzxJ}!QkR#&1bLnKAxnr#w+H@zCU?V5?2%}BEp3~1Xx~`u&CRme(&4D
z``y!y1<l!>nCX@h)&KRF@Af^c6%S{p*~&c&a+hlDYC2(eE^cZdL&m|SaWxyG6m=P&
z{(Dl|YV%5M`>%iRYt_XbYR2rWNWAmo*6PKZceD4`bGG(roc;DzBh9qp-ha+Niy9_>
z=?UD^pk=Zx>&gUEmH8!yHrG5q{i3TWa@Wiw-dYo4)^ABpSAIF=|0K5B|E8C?r)f+6
zKkCi;ulB*AuNThkj=ZnpHsuG;Caw5Jd#&dF;+$g}VwdOs`NE_1eebpPqIc}P=P5ni
znJ)JKl=voF%~LB{Pe|H6c53stSjkY`-nF}J_W3F09@>%7ha;lImp%DeY1;Mt_Wcs?
zJ#TgMef*30(^);bv(N7q@c+^zvzd8@-S<0}KicpAWZK2NR9acLwb0mOV)?VTR(8c~
z(p@)=-Q*b0$7|)uNlYsaIQe*$RK|wmhCgB*e@Tcl+<0m6{Lkmbox<*`Io|6>bO`xP
z@!fp*&|~4b%uAHc_Hlo-ntkY!`!6oB+(QeRwyu!5Ie%a0o)Uk%Z4+XbUfolg&7Kx;
z=(B>RjKa0&Z|>fd+P?1{?}1dCZF_!gy=bw1=2yX7$H06A{Td19s)w6gFZNE~-)h3M
zxLodn3G4rNO1URy&936Pc35Ir*+QXmtG>(g=kAoKlsLBW!i|Xb=W>tbZiVu_s3}~#
zY~98+OSHe=+|fKQ$V}H>eAbSW2W`Lm?U}*1c$Qqn_O!dd9@Qme@$HZ8x#UsE^DJbZ
zsbc5O&i7g$R@C0?)SByk=W()(@O|e;TlrZZPi5J2bmgJ=ZM&zupLHlb)|a(q^<>9=
zRy=d&%s)TXZ{e*qM<@AQ&OWlvl6k6k{L%luyAS<zZ1IhFV!!^m_x<1VkEO4Z)qHZl
z;FrufJ@d*N^2NgIUv>7>y}CUAvE-^l{6=n-F{P%}FIj%v6A`_9qsQcRfRJvm=C{ZP
zJ)h4#FWmbwtl+^C`}ukkS6*8E=Tvph#gz}A=5$GMCOlYF;dyx9jx9HK8$V86XZKx$
zy(UxR#WCS$p06$3h0HE=DwK<g9x(M6oW{wJJ-7Ir_wt#OjkVrb&E3A)^T|iv*Hd^;
zo^08v=@YE5IJ@wlsi<yTEqLK)A;+FYBHxRa6wCShbTK|*6K?TPNr;)^>Ha5vQ=_xW
z#h2md=9J%9xc9nm?};faBAor4(;FrydSn#U&**K@e*O7H*6!$(L=hi<H^tc1HD_j+
zAHLr<Z*Tni6r)U*MPjwj9{#lbUo+EOo%!*y8_wbks;xciHZ}DLio{vnf79gnBJh2M
zEmvl}{z{{mW|k+vKmEAKTz=fw{7%OsOXu^S(pa=ymuXC`>a+RrbYHvt;pCXPJ3pFg
zq)#@Of2yn5Ks`d|^J=F;*@MaRdW4S_6ihHR_|J81?W9R@JLcq13`_X9L|x=mgJ?kV
z7BL-lp6EP1-I^Sh_q~4?o)&0(s<BsBcgck>k0vfLSi|=8_TEol4(Mp4+}$=$XX2@a
z*Eh_6z3M}O^|d22-f~IGFJ_plVY^=I<l-fVLKa_`KI6B@som9vi`?f<w>+i!qG4mx
zg@2#7{n?z|5L<KOY183(A3H4eD>}VZ+U#}A;@)kWuOe->ekw_6A{A33f1Hl`Y1cpd
zd1c-Ylj@+O=~6aQ7U%81%gCKM`NF1l(pt^_=Js1gz9;tF>H74}qS3ubruXQd?8BS#
zc5C`AOO#Lz*eIO-^~bMhnJ-cs&za3w7U&zSXq&o^W5<#&XAVygne%4lp*s&gd&nQ^
z*?OycztsClhf*Rhm;AX_eNFj-@~vC!j}I(dxZ~}0d&lbwcN+THzn8c9l2G$i`hJqX
z?{mhc3y#8UvyRRCZP{$J(lJn^(^B)}t^?_b6A$(7_b-{(bCi3Q=S3?4|GWEVui$#g
z8QZ)@(p5VDTS#Pmj>Y#o5f=G{dm4non^&K!d0^BdX&SZgkik*8pU2WSyle7_*?i%{
z(WzRYYkY$Ybe;dKO^^G3Z}qwNGLxQbhAs{Gc>nwn?Ls@%vPQ?FF+YyfdOA1#Zmc=C
zRBCZH=h2zVOt#8qrO(kS>YabKy2nX$tFfJ9)OWpkjIS!KK5MY8TUd3uCgjr-lTW>G
zL|jEOWRCt8DX`(&XENF8LGQM$CdVtU&zoy`OQH5SyU)zS8|2yRebcqmc^Bk-lIUf%
z_FDExVNQj<pVUNy)p!2-va<Y3bj)&IwnC7zIWKl~#mjlK_8H|LoK*4U;Pc0=x&9NU
z8O>nVm^o_&W3J)-H8(#$dgQ(SP(;~eMztNw7dyvIKRQQbO@G7VXHu&*Boja1W2<Om
zefde_@-&l*H+7$^_x~>6So72CQcBcg>+(C14@{$z&wal2HM=uGcBx>aX8xb%<31kj
zf1-C5Rc?8g-(AP$KYe|S)52F97lkppytKN=%rHY=v*}YJe`B&$1M7nXh2@vJgu<3=
z*r>e5F~>vS(j<lD`t+~Cp3B$GkN*Gr|Bs}Y@3U4vwtfGfb<f{eC$smLJHDLhmwe?C
zB9Z<e_+5!UyS;Ao)&}OwYzus&Z}0MSnA4tm#r?)gjn}phjZ?c<PQSMAhEiCKXQhJt
zVdb?(cU+_{i(I_f<(M_+iTWLOjpAA!ueSnUyrVQ29<WEKp8F^k+5GGD@k<RBaeF3-
z{CIt)Yi9HN5Ql@w>mI*aA}y;Bx%|L$pWQ#^rK@ahxbGxTkSb#SdUr*cWwwB}WXHk=
z)z{h?E&fYVmmm5g<9fW)zwGZdm8Wqc+pS7JaL+u&%2{0C(0r<LSwza4Ckqd3lCw*j
zUl&|c^rS^G*?3yA!ogN9X3yp4X1(7LZxPY_%v)I@)!ZWE`ev&qD@t|y9{!PJlIS*1
zpVM~l%<0`n#mja+2>x@<>_}-{5x5+z1eb$qdn%QuifBLD*>rAkQ&yS3z?2sYUx*l-
ztXa4vWXDNQ-&Kc;JNui@b2Xhkpm%DzkF)>g9#6GNmGAyctKjw*)e$%vI@gZVPSWF}
zS$CwQ>C6c{>}v6i&qGqZYP;8eQcd=3<z-V~)>QXDHl@Q;BwDibjNab)=`7K@_iSu$
zF0K$g{c+omoV~i?v2~$e3JXrL%)6|-oKJ1Lg<st7WxlgNEDJd{J7e{?2mSKC{u`N2
ztrL9eB6KXk>XhevN#!#!o7N_m*)-%D>hC?}!*n#;#{bJ4_Z^k*_th4jxBWiB`=*n4
z=jsf-%MNv^{x*N_1iy4#e{A;2DaNA9W;@5HUA%pF&xw8e?injqNXUA9QCXO8`<9m@
zb8k-7<(%BiME)ec9gjk<IkT=2ITg8pd%0Y4o!E?*k@FWYh-EB#vg*R34TT<OSS~W$
zb_+Wha?^B^;ScF@d$|zxYewvip6B+TI-wyK|1K?V&Go;I7Xx~3zD#OLznz#S!k@hK
zcbogQZ+Tq(iBt5R&Uq;{ll{D%iIAtnEBQmk)?(gaI;uIft~I}3Z%?){ozP~~ZujGJ
z@^fzeO_3_w4A#9qoyYcas`9SG>C1j}6i?-d`skLp@>2@m4!0F|xpKTuKKl?;FsXLy
zhjUE&tk*3TrioTx=0B3bdRwD-&0&qtq1_YouLdp&j}l#5!eVJsr&RZ0@$cjrB`ZX=
zrv<7zs&gHacRV>M?#OS(%Pl$vZYL-8`4k(PyeZbP`=)BwJWq3v*ByIy{TENZaJVUb
zek8Q_dPn)SwNA~32j8p;2&#T@{N0SrQL`S!+J7#7a3Dc!!mLjz$9c``S?*k1;kCHc
z_A5(NWAdpfu1}bqB}yw^seN73Rq^1I`OL%8@AjKdo3CK<Uq3E)j`#=u>2WgGC&%Bv
zaAiuxlZ6(Cu9VH#b}VPhjmeggZ*opaJaN<#XXDWnPtZHoUin7!V&x|8r5j`qFKc|K
zQnHCjy!2XJ*-g<0ahmg<9r16q`kx##mHWXom-PYW^QBYgh-Yx;c|ZRk&cGQlx$Jc1
zxmj0VCvzX2Iq#c>?Jd1ahbMkHksV<7;lbj<S#@u<Bu-Cz)cEcto1BZni?2~jUN$b~
zvEbE<E_u&4Q*80`NM5DasR3R$a_{sVU}!e&eiQQIqNdG8WA2)p{XzyAbAsK~SH1eN
z_WqxUn6i^c-=w?#IT~N1C|C6*QzYVgd73VRZufs7d+vW}C(Ykq>A!s7lEj&#&(rs?
zFZZ?m{PdvX{GV^q7p1*h^W%qmo$l0HefAFzl-2({y6eYp_WNSt8f7!kWohhvg$!Z&
zUji0nFS!t+G&P}n`{|8wU+xuEe!5@ka?oamCU<n`p-``d)`_X+nzFi|nxA~Px!!#J
z%cfoKhb}l3{cQNM(Cquw{kv`L{_nK+vk05@NNL%Vc}|;`luDdwwBepnTx;Cdx^HrA
z=AYh#BY%(O-xaI>ZGQhifVEtH{cGKe{Ym$))wLwu7M<gD>$p_^5mjmP<NuV|lg@h|
ze>83TUd?yApTCRP|L{&v!<&0wnKmt*^)6{iS*Yn{@qb2LN1iiXD$1JIcWiV2Uk-I|
z@0^|QObdIOm-D@==1lL%TkT@!IN$yyN71aBIhsKSj;h}N7GSArmA<}iouJsvcs`CP
z>Ms)*jwOG2_y25volafJ`R|%rav9IBwy0lXKF{{XxtA+l;*RFOxW8B6`qWC-Xs=_}
zA{eVOMGV_>bTxgITht6M9s6i;<M+Mv<+Zx}C35$UM%2Y=#%aI*xwcTP{(7Og&y($3
z|Jaj0`MjU_yt+S{IX=iTy~pWQ5r49Gab3`xy`Na-&7B|6;^(+aT4VpV><M!h8$F-<
zoU1(Z%9VxFpD%mtxI^r`z`PGXmq^%I|F+_8oNvIw<@Z~-?#2G^J3Mt$VtB=ts<tkW
zS#a5*qV2n)0aw3Kx<zPGar}=<1+!haj4w*FUVVCh(#ocj=LOAA?g)8N^K$LyD;JHN
zeq^al+8*xt;?$9sU!HuLZFuFwlKPwdu6-}xK2mZ%_Wz8@4xO3uJVE^jO_I~<j4y9I
zy68`6ztQxg3Wsj%iEC9=g-NvCe{%iMgNvNWzrU^B!r|<oye72A+Q0N*#IcVR=UpWp
zR~po|=rNyL$8;_!F!gDOZ`H&%TETv|JT2um6wO<GA#Qt_tXwvaQde8q+nch}V~QkC
zJ@7a)*VJ6D?$t+~9k)sjR^IG8w|Gx(YkAk5M|FO6IS;=a;Y?VvY5Dgoj`jSTQ?oyu
zTBu`c8f4Nge(rG7F^#0P%N?>OT;}n9QdQN<)^jxEv4(3YZ%I=k&t<_kLdk-w*Iv6K
z`}M@_!@GFca?LxnY!;Sn&0Ms(Z>5W}MvBw<D_0urtU^{yF_>PZB=l@aT7BZTX-_zd
z{+!G__Biw3)}2SVGX2x%CdjKx?4Rj$@1V{a(`5FI4Nix*Y&uc&_Lb?!Ro!}BZZ=EA
z+V=kb`@UPa;?I{kTjlPYx6_!?uwF=@=fu4a5~7dVHA7l2r2DY+ooaFNYYo+Z#Z$^D
zrTnaExq_hPk^4uu?A!xATjPJTC@x%ZK<;s*#;GSW!ll~S-2LZCbnKS<@3$pb{Hl-n
zOzvx!z9xQKRPpL%?#8;acWREAxE6hz|2%C<nTTHNEH)hj^P|U|B6^kgE)MEr3Qpa|
z_&D{l>+}bAwT^za{}*U-Sv2|LBGo`o{<qUJ{(t+kO}XUbOxgAOzfP<8_3`+lnqL#<
zKS<CQz4QCsZhn1{w~DV%ztrw?JiG5&l1SCAwR8LV<m}ExS$-5x^>bdst$KCOzkT=K
znH<SF5xae{@98}^EBdk@9c?|m_~jk$M~g1*tN0##{^<5~i;kOmeOtNivPQk|me9A$
zYF`N)i?HnqvGt16EPH#ycb=VW!!+HqQT;cs=-il?-uBbu_2=j3)m+!QSRdk>ax0Nb
zL3*KeG*?){oU^W;R+9|O4<)jzh_XjcRQ$nnbo275S>N|O;5vHkqj#$yZ~x!*Cxgq@
zE*7}IzyA4L8M`lA-|)xx1s~F#&-iZHwaN`wl>F{Zo%h?LQA+aIj^;Rz^uA+1dk?Uz
zw_6$Xjz29!YmE;FM^|-)+CuRSEqkAo_*N|beXD!nTg8HJUe~iT3aho8b&^<;r|Ks1
zX`Oz%k@s-$`xm9*vCaoSHU}OTihAX{RWY{lb!pCtYTFn;ri+npBlNdlUwxE8!gzUP
zbN5#9<xi{Lmdtr&FFJqM+ig1@ebW7SWU>FI``?b}Pg%)Y{QSX775O_!<(HPFnT7}V
z>^JXqj_`kTf3LJbW4A<It;m+Nxm`6fyH3=k_AGODzZI<ZV{YI)u00=~ZQ7jiV^gNu
zH4o9^vb_@o%uhcLl&Ea`t#yCv;V!m=lUj8@_Lc9`oLBwpX3oUQStW|0ZjNUsbTZ5R
zP`jy}y`((8PoqvID_`Gc!-sX1pT&=ahOg_H>OI}v{r5wO=J?V>{_>S?HdcH;zu&m-
zxB0#a$5f(ctPS*@v&zQw<jE5sE{47~cRPMhcH`%txfk~?QI#r8xe{`&D>eK2@pHnr
zA0&sql(?Aru}H-&^5yR-@$dLQ8!q3^6t`HXbkirDO236CcCm#WuR4;bTzvV1TH*N<
z4xz5KcRoM(>ta3au)<CDIgYE%V<q%u{%Fl@k1-Z5Z?AZ7y=2{lM>{___ed<>t#$X*
zn<<YUFgI!SZr6G;wPK00_su!K0}cGYu`DohyQWpp{W!&hBT{QlXZ^?X?wk3JB^d6R
zTK+L+-ci+_-i1g1RnL!3sg4u!-P!iORxA10HNy$cPhyVB7S2uot#Vz-=g0q<hI>Nq
zHdHs<JbkQHP<_)j@Npr_nLx{?-gQoDv)o!2I`8tW)&_-g4(?N)Z3*YBQ;yHS$;Nfa
z-(P&n)7oddSIc<KxS8tIG}&{7qSFD-OB!dYR@<)I{lGZABZ?`!%3;O6OU;VLQ{F9o
zTEn(qVos(Ow?fK|>GCH|*37NcF4l6MaQ%X5!mcXED`i0mUJnDD&qjPHsh%dU7`sPJ
z>+x0*fhw6Ta<{q9+uBP7=7nVGu!TO<4_)L?%y2&Y<BpQ@vP;Jb3){Yhij}{)H+f-{
z=x)y<<<x-695XMi(#0~@t_Yqs&+W;aVzd74wqo(W6U>kG&#y6(478OyWvQX-TX9Xk
z_RYkW`x;$~;@oXFX<ZG~m@lfaqwNp7CCkw}Kh#>f?#=!rY4i7~hN={MNX$*eWUlpF
z&#V_*zv5olULEB%mz@ImXRK7x(YY*hC_C-os-1f#i}}yuJ}1<&mfgd**yZ;RiJ#k_
z9Or+u^stk|!$Zm|9TM%fP5QE7M&Y-keeA!MeigW$;IYDBx%sq>%TDB)I|cVO7^!b#
z@j0z!QNq4-n}tl<^UpW;ZTmYXYIpxvF(#G0AqFL%3$E+Lvz@tpBYvjE?(U=|iWZ#4
z=1Uh$+xT_PE#VmUxlQ-}y<YZE<L=RuoryiVTpYHWqW$};=O~uen7>?`B0D+#m5JI;
zHWm+6#l7`f?hI)U|4jVx^ZNPpv)oDb{=PQN=|7mheP6r2GSp_zW7UF5Cs<D{aJsiu
zYf1aZ9_fo40(zz{XI!QCf75}Yx!>Mi<2a>sc~hH3*(&RQAMYK1+_%2IIr*NZ-ki+7
z_4n%3V+}0siu3P($z;34<*nrw{y**~HqH~e_ht6_ol1H8eyT0v&<N#9>R7&bv$o%&
zg2j0*uQxhNY?f-4vXHu<aaQBarLb`Ol^#np)<*0z35(rg5?A`L&7%MCUZ$ge|7=~I
z{PCG@q5Qlb)8ndStW>)g>`EQ^-!?_?OJ&O)K79Z4CA|U{=K`y1Ya=DY@BaE_F+J|S
z)()W;l_E-Jm)th4{TuS<@Adtj<_rHGI98%%$y?0kb<OZZ8biXQeg8LqH`{$`R!C)w
ziu|Wf1_u1+jFb}ne=$yZqSsYz+Qj{gG3`@EVoDUpjLDCAl6?F(>VMjkxF~d{aL*;n
zV=GV1oOO`pi$|ESW|a5;-wFHbKdk&OWtzXoG>ZSt>6njycYix_@7muB@2-W^>An-*
z{>Ib3^`myo*K>8RzpW2m-5_}O^8O#;@xFCwElQuO1J|6{`2UxA{`roU-znxQ*JrqK
zyQrpbjGknBQv2X~#a|L)nL-uXKf?{24<2>WwD=Xvrz9n-*ImB%x&4xlOTJ$fTOnp!
zUirz$WQkJB#($D!vrE=DzP?|zHh1Q1&G?@A1?^X@mMi^g*r+SJo6#l1_Wi+kj*`6-
zt}p-ewC+<(!h_8rU*3c*TbTMgZh2I9@#6Lqcjy1VIsIlhk8wr7$u<tXPI><IllpgT
zU-pxOU3K!G*qy<A@-yAH&lco*aXOHRovpgi=gN_Z-;^!vs~)y~5M$f*=972wapT*U
zI|C1`kW0R=UNB{f>8vJ0x$u}8!=ePm%BJOy3tq3g@%K^Vj|2LDgi3-$clVViFFAi~
zBeT3JtGATDYS0&E^`(W&Cfi%N+~Kd@_?lrx;KWk-R`%->8$TK-hu&J$=WG`IVYBA7
zwKl)~=ZF?edEwyxd*ck&^ZM#*-%si`EB3fie5O5nX7#eOD?*%u-}Snlk^3=~&B@8*
zGq;3#=Z~6aCv5KO-wv5|s;hJAmM5-<q8>*{<}F|UfA-$*e3yUgysvrxGS+ypWTuI6
z*5bU#O(~MMcW^vz;@*+4p^(Xf+tb4$v2n}fT{oZ1vGo@6*u<%_VS<B@7st`UqpapR
zJ5O$lQHk8!@3z=VIkU=s{`tSBWX|1;`I)>vrt^DD)zZxOzkl2AUw-F&ZT<US9Uo+;
zdx_6EBxuN0S3c+8G^ZI`zt|qM&J{V-7$IK4FWvjyaMq6Smy7Q)%s)8)XSt$Iz%C7q
z13TwO{{Qmk!k+UpQ*4b@rq*dp=3>>9VBUZF_i3-}H)n2MzbW~{d_LpP3(?O)9~CYr
zxXhEBD11_hTmOwuL&ReyZ;tK&14iEo{5d7%Wlc5u?Scn(usl(lzU%gtKUW{+hF=fQ
z%PUvZm)v1^H0xsB#=nUb2FiBd$|D$N$FRlT_;Bq0sj3X!)(u6`ZHnd^S7e_@{XScN
zTC9)v%cO=Z`93C-X~yd&9(uXtNXK-axjkGn7WK|`yO2H6@ZUzU?5*vrlFHU>25Xgh
z7BZdwY;h=c%0DUP+dGQ+-+oDdlqRVV>XyoJQH5vQr4P~u@sdoO_he%mmNEC+N%2P9
z=h)c#u;)lyc>F@yq}>}``jcN;);uxTdZGNujLGs+O)Un20+QcX2R(XdcKGld2d_Ck
zk&@YrkBt_d+0?e{Y3e1>5c`L@3>z2pav4sUual;`LfCnSyYA;x8v{5#Bt5I>D2$Li
zz-9KS>|u{+$`>Pv@b%^grSzC04({kWZ16gs+hMcJ+>=F{J_WHYJ+xRfrXgr?s{GN!
zDFR}WYqJeozpkA1>f;G(5sReWTE6cR_t#C`$Ccp1YUv~`mh^S5sI+-rkMrI39rCa3
zzn{rl)xT}q%qx@fI-Bph8}lFjAf6pO+rw9Qjjk7`S4X1M0}GG!2OhYK1aPeSqW59<
zsR<4-H&Zy=Ex-4D+U|7pgW&OXSFZ@CZsl0@Wl9ilde>zA?G5F1FZ<&<tr{*j{anuY
zta-|%*S*gd%;j>bQd^*{y+<R0C;yYAvIe)@y3`YnVVa74RYuN=T(vdAXErsc=<o${
z<>k-W{cBIg+lbCkP(S@{_2ZQDf*BIrhKep{eT`=ZUu)g_ymMoih1bHKO~!jSYGnmj
zZPlyx;5T1t_xof2-x`zcXS&`O9q5gl`6x>KP;E(C?Hv{mFUNe&`TUOp7g<i)Vj06F
z^(pn!V$n*!MLWK}y2_Z4S@}gl-g(}ZsXO&=R=m8ZS$hA{zkPpW*F1j~am%p(XR80E
zXQ3)_(-T+Le|-8})3{^NGa2XgOmhl7<u@E=c)aNJx(@I4`?SpV?XbIdV~_4NhJAYR
z)rB_go4y=Lw(qGsbex4(jnymr6W8i$38BYQ*H`?x^o*fo(w^h4WyPN^r(bm_SNkXA
zGbKUQzc%GuPVj`;Z5(yqp9dv<WPNA7J-5@DLFQm__Gy_z`nzW2Uz=MvJLT=Yg0#Ey
zwffF^s-ArGZnfhSFOGwOYG+TKUv}el)c;U{O<dgPgC80S9RA)AvB$q&qJL@pSG9=E
z_h*zH>~(N2Si&?Z_rsoRH#gs`e{%D|)da^%wQ9zD6SP_0rpTE5=H>FVnsEJA@WCY|
z6Fa+nCfoY@tG&05|5SY4<SFy@%euGPr_I>RS$FAej{A#Q8~=XMp8xRH56-_+&vR6L
zowLGYXBc~#{Hc#WrxbeUpS+x@pL_Dl_Qrw(byGM(jOAJbJNh@*DE(P6rSipLg9MM5
z^PSFx_qsmMU}sRRt`s=B=5t256c<mpP4Cy*o`5OM8naJr?tNlqBA<VBgF%yeiK(1W
z*J~Mjx%WF?s@Y_AFXD;YHuKZ`;*UJJEy1C}&ts3t6+XB$`*kS8<ff2g&%anY`?1(_
z=Wi&}nezUoKDWh_5UzWb=WFD8HF#BiZ`*e6*@v~lA5YK!H6{2|@r~y_GvzJ6f0{f=
zNxOq_3*)h{#S{HbC0x*Aan*3G`tFl4t!U2Qm`J<Nwb%UwbY*u;lCsay_Ag0||FN!m
zeZh+)yLsOi_<q|d+Lv?K?Cti@1#5a9Tl+BG&lP++`@D$Lu^X42mo=n+@RvI{<*Dtp
zI=v6J-=|$kS{?C4Q6Rtkz)s&vwSK?KKab5Goc^Z2*Jn%hx6(4Uf3|52Ykyp;<egj+
zk}$26_r2Y;om_2qEtD*DFTB%bobGclKyqf`ztXnA?6ca=7E0B{&fLpxysX)|_vVT_
z%MwI?Wr|FmoGBW}cfw;*;Le2)Ik}W$3-U64PM<Hyl~~R-`%c=+_-|9=gzhukcW7X8
z*tq7ztuL`vRoa)PePb+~Rkh*D9HWJkzRBLr-M&x%+q-+>x65+eUo1SE+-P3*;ahb6
z;w4e$=atqhNY_|qdhI~@u?=td0`qd?YW~k-UttvN%jxxMt})x|L&+1)S#Iu$7Ik>h
zrhSd+OZ#K@*KrO86C+Hs<4PWInO-@x;}#o>^WiTucXV0CiZ+@h)J8e{<yd!3bFIRb
z%s0Dy;#TK~E;zp9{<2?cEynkl?_Iaev~TltySmWcjIn@4pmBZ0e5<<*$BJ%ABnGyv
z<WS0xkh=2d%o4TtOO<%uhd;LZw&j{2%feKfUe9?>FMh5{k?m$=xb{u%;m<Jt!d#wg
zgPpHMnl5pPX9zPWuK5=;zwpk569U(#3$z<#GAaC>8M4qwtl>24!gcq>)=ZDy_SUJx
z*v*DRROR>A@86DZi~aqmS9bShujx)K+SA1%i#d)gkNT_qqn5*ai$d5fts^^`Jrn*#
zeGc}xDF6JVW!c%<dJe{nqWK^1B`?0?eZRYd(}*ut{DZ~3g_pi8afqIL_~QM|-8&+m
zEm&qhO(*W;#Fs}JnQyVX1|IR%o*w#yCCcvh28PyY*TS8fMS}K)SOixX<~8>GUM!@V
zaqUbR!|{_ZZtWKBVK-oFFnOT2eQltPt1#~cNv6#*8)huMu_H9KK*;rj#KYKKf1*3K
zuV1)n;<TNLQ@R-+1+Tq&zM~`5c3$=JRe4s`i~>&OcY<{in+~nX*Oy%!Go>iN_v;p?
zr){TZ?V54VMmoU%ld(FVxoLK6sZ2wf&cw(>)`kghKkf^y&<cqA?J-R+E#~s=+ktDc
zZmvGV@OtT?=*V89lWA9#jZa!=pUz&ivukqfLw3<AEjd|p<oN9??8R>W+wo`DYK@gU
z?CO3za4x(Vn*F)tOliM;85@Jq@h|t8ck$epc)n9^%C+~E%zgcSp_}G^so>f8e~I_x
zL)sFP7upIRar3^KBca!pe?o4D{@S~L0uRs2P&$6-dXsB+^3}EP-EV44nQ~`mt#zVD
z_2lVOH?wO!w0y(Fpy_$|OZ&q~J8UGj|37p7Q2ee0SLed7SM&S-?k;l^O<23L(5>ce
zc6~onjO_HipMO<6>Xbj$IdAckX$R^zh@F12>J>+};_{<f5hYhVm)Cn*{5j<x_sR45
zwNi;=lU3$=Kh@H4&G;6%Oyr(>`6ur_-4|2j_i>s$-M=ljyKY{p?92l;cl`3%&re%t
ztRl4NV)v@)e)rZF>C2uBzq45D@TtBvGKbhDKOL@??DyqgBcLR(Wqy^-o^bB`e~Xz<
zzGq!r@y_pCW!092Qd%q(>OVHH%u6rYE4S+X-?!hBrBZ98JI?Qay!U--d@+}C=l`p|
zZLEe`x3<pmF}-*F)2p_Me=CnmC{!wk+_S3x%KAiYPT&3iZ^RdWzY(Za9(Mft{!;$m
zt2_2ANlUuL|Co2Foz>^~m|GIJBj0;!t>K&^EcJS3@wylBerxVW%zk74c)pX|%=M~@
z4rOatf6sfJ=&`b5rApt%bob8N-!~cdc<VVB{yn$B;n{u5(;t-1q%wu^CVt}It5LPI
z@oDAS&&yfkTpj$A-kF*=y!MIzaU?J0cUXjxjs9N6Pl5mZqLOSPMGoydeR)&uJb(Mm
zCM!S9G`wK-cIW-2M!%8|ud}r`5}fz<sqowF{AUEr=btS-*ZU{@)I-fXuVt2fRyuk6
zJI~ZF%d1T@Pe=b;J}G<hxwAK>%=^4~{bu72`S#5Dnh)Z9=e+jhyW=UWcU6DOZ;qBT
zN!PC~jqy`_J1zNpWaF`_?N1px3(f4J4OY~&JLvz>Qx8fG6WF9Hd_bZ<dXk=rnNmX3
zzC|t<v=WV$UX$amJ@Gol!k{doYqyx&$+oB7r`Mj;&P&n##_FiFShFwm^f|^SZ+)Hx
zA4=2{e*D+KqCwZ_=8dUYF*n@%<QoNpvjoN0e|&teepd3a=(Mv7@+=m-4A}n5Luc+~
z!M%Id$3DDRDxIJd@hEZ4^YszU2SiQ!8Rlg_X4$wvvYa<KiQ{7ZB;k<6BW=64nEChb
zt=|1e^pJ*)z%se%zqP!=*3}m>J7v$Q-YO+_bf@>UgHu+>IL`l)A(A+A%Fe6I=c*Z_
zwd|7{`mB=uJJaVMXqwKsZ3dfnNA@)rV;_&!JzK=ft4ehnx_-`lu#YjTFT3ztg6e7C
zTj7soPrq1Sc<^w9ithrM!>eLqGL0lc^*A;gvK;(%?Jz^s-K*;+%dtnU%jJHTyIQ7U
z(bCCrA|h&5iAw3L4aGB}&O1jHFa~))*H>yQm1dgn;!-e)iFXg%+{A@!IXBuh53JXV
z(ft<IB{(N~(z&2arqIUD&KfQo$7x%4h3eUy3{Lu7;(qrP>j54Oku3)1cI!C|R;7l_
z^5i^L<>fqW)s;;e2hLrW+;w(SOH{dv{U`BrGb4ree|{KknX_8+*1d1VACEldKW=(`
zuf6}pH%sHbeXDJM6n+1<`Yk8R6uwQD*k8~1`00$Xyo#)K;3=2qfd?Kv-}h$PLuvKC
z;ENsEdJ%<wf1Zl}pLAi}JqyQmN5%ht>fR{Ne=c*q;>m!c-i^DneqP$~^6vGcoRe&x
zpN*F&UKqXI=V5fP&z7F!l`VVc94fkh@m|}dU>W^@yyE!h4-aj=>#SkyJ?%{Y_V^OU
zT9?EF*}>NXx<hv!ZR4^R*YWAU;?vh0Uw!dah)Q`vpnYPh7{gSLIMpRgum5blzQ<T^
zPeSM(m#GVi&&3LMPuJ7$v5nUL@`h=WQn$u_^ZliMdwMQydv|pDO=bauu5Sig{ykv6
z-=4>y{bA|ueLu?$SC^*6RD4`@!)G=--@A6RjcS|gv_5G?&ht;mboNe_ntHnHnT)mE
z<Ey52Aq)0Yo#%L6l<+^!tNPl}JvX@*PmlO5EYsH(H%pc2_`>y488<3E*L}NM{=Qyi
z-Gg)Y|4z2=7ytJ~UqRl1-Q?xOPi<>LC-1&^$;h~}_2e7QMKi*u8c)^G-5Gr5_iAY~
zm+0)sKX1<eaXNG4kW~ZYgL}W_8LpI1Uhq$7r(DI=1&O!UDe>L?tl0L8_t{bxooUsN
zpMR~%dhkJ2zKnU{^^Z-=&X>1Vn6(8MX=ksx(X943*th$_bT6BpW)0)umXON*h41%%
zkl$<2`}OjT>d9+V7Y6p6{3DvVV*US;rkhqh+>gJcPN-q1oTHdtwVdq%<GYJiA_oJ#
zV&*knuZW1@G%R1*^5N^`534R&WnYsy6)qNd?F)yTp@_h<at?=k7p|PBIddfG{2aq)
zca(dM6!lI%vwxw>yVArtMoO8Jze~SPFPO$uBXG2;;6n&c{#}=yH~(eK-LJCtf9>Ao
zNxM3Kzj>-zk-9Q9#jwRk<m=Ku1?zV{m#=#AFGTOm(V15-oG9k0G_g2x<XxlA?bj|>
z4*Qqq+&*H<TKVwTEb%8YsUAGMS`+u2pZ>7r-`nCzrwz)UPH3OW%e>>I-?{B!X@{?d
zD7CpuO%j)iQ%;!b|8zp;NdcLu#y{8I6D{5l!f0ci?Dc)Z7QgyWOR|1?o>OJhs93C8
zRqNd~QNK^A{Ob`bw);;OPig#gD1`aW>6#~ri7)qhMV@wz;n;mvkn2fpTGgJH%NI_l
z3g(@<w7qiT+2u(LzG-jE`=&RY{lK$t<&F)<zQsgs-^~~HPq9Bdvw_#a+C+8#^JM8#
zzBAjCCyPuuSo8nQc2HSt&3x%?^s~@&X%j1@uOGj*EdEx|od*qO3<CEP8#Zy9>CErn
zaNCC|v_iqW`0%s9hdIYL8uN&29%KuhEhaOkaOuZ;5-+S*r&K7HTM0(~<9YYsp!?35
z6WxUG%n?(Z(NJA|=j>VC6YH2BPdum~z^i&u>BFx+-7gn!ct){&@J(7c?c-@3w?r;p
z-ph<`>Wf6P?{ThL%;EO7-u~UCC>;xJ4-wlUmeUf+W|<-0%hda-zF1lM1oED^-P8Sb
z+wA+|v+v(HQ+VS_toVnE`l}~a?3!<Scq@;O@7Lq!WFxrs_gma6{hBHneW%}{^2tSc
zMUjHPmjZP^trpYoR9aJNbhzl3^|?RUb3+p^{(6<@AJz~!Q{tG_%gn7)OBozzyw|vP
z;v=KZj4ylZq?R-6l9SmHw1QzlfU;)aPbpW;4RPC?nvN#C<ILRXqFlRfA<wOjx1TEI
zAH*(PYwDS1)pJ4kj~~ODZX*UcZvm%mQ@(zlp!K9oi}haqi?b$=A2PB#-!bl48lI^7
zIFuvz{&w-kK8Dshw;9EcZ;OhC?g{tFsdFsoeo^{XOsDZcyyk?u&z2@r-(^}o^IUey
zw{ib9<$ypgbKUpNM;=dCJkyhU^bO~M3Cosw^vw}`KDXG9>q(SQ0lOb#n$)XciEncD
zV$yN<U7ExC7!@Y|2;aan`31*~_s<iTY8WyztA2d6?D58rzxPXaPt$!|a%^YepA_>%
zy_UZQVTW^h_>D`{pT=KGS6n*r>6z&bu}Wt9f)5^Jh-^z*b<*VMRfc<e+4(<PGI9AI
zxp%I)qN2_7++DsGPMi&Pccwo*BOiQ7=F#7Wf72Mgef#@6c~!CffsV5e@1^R^Fu0}H
zRXk0n^<P_OzTLE~hqE`>`T58urM=~zu6(m!NUV6q`TNz6t2eIm_h0Dq{!{Yqm5VB$
z&n*x7`IPC~iGw$eE_4)acycP~nbuDxlf%WwU!32!w|Y_Xzd1Xe?%jT5QENB%Uzf}+
zY&$y(uSVQ{etw?#@3Myvlm2>bm^8cnL85)|nx$fAj~$!2hyOxaURPkk^tro@rs+lq
zu&;O%7*sZ8-p5HEj>5<4PtQLv$+Nv_lATRfiRD2j`_z!$g{!vg;{6iscw#!|5%-Tt
zUjn4ccowL{W}US?`&nk|)Os#9CXpb!&#LDq=dl`0Fx``^bS<vb*XH}9&l|JP*ZtC6
z@L*w0*vceES)Kx+cZYuFR#>+!&aRgAs)+sb@cBQE{<DuF`W7CnweLu}am;i%yPuIe
z%gT)#&s;Z%S$%5Lx<9$9;<_s@2b!_nSYGAIa(D3?)}IR>az@!5=RI0<{_=GBJEi_=
zC#A$J{6Yl}Mi~CSof%zu@YIh3Z{K(G>hBTg|Mz01Mf%4>KaL!)H;lXap{i!~hE>_?
z;-u}r2A8Yc`2Y6)zh;ZVHwAyrJ^weudDgAR`~Q5LukzvF>is|RcZTi%_j>=)dn-Ek
z|G6aY`QTlje(lrui;Cah+wuM0?iu$de~kaX{{JZn^}w*Sr++xCxkW2hxSro-5iiBO
zB-B4lF7e(MA+9SkQtVpxCvybKW!$hhCn+7Kbjr}!{gX=Zj4x|WD6^cXlxNmm_^N^P
zOY)ZGjVtE}NbovcS|gVIKl1k74Sd>DGCRL5HCI?2_pxI4#JHs2Nz>ox=ca#u@m++g
zWx?folh@x5P5+*neM#h$YD+N3Tu;3Q^Ti1hg4`;(HY8Sc#R*$$Tk<=nhRnOx5OlG6
zkGNgji=NNv@=p|>y?LQ&Qgcy;Yw8Q3l;sOuFY$`sJiLVS_~Wf5U;lso<ezz{F8!ZC
ztwGDN>b-`0-`#nwv1e7!{j<tOh1T<zvxJ)&AN$jvqaBv;lqK^@BJYjci_?EhtYKn1
zQr)`qn<3}<mmTvnTc6wKT>AGxu6V-x;;9RF_?Q<NS{Hx24H=YO@ptWKqnT6wKJGiq
z`^xQGNA~@zxod7;ZMNT{B2}G}v>?GdLATg&?y7*)Bi~aJ+bS#eDs4@ub+RksH<<N1
zw_e6AM(e_Z+HFSP71~*+dAJ(iHFmrAJ=0(Ojm0#!*zK9M4VKj}THaksvALrzAhoRa
zXJc1`)^4BKC(>^%_N`-YTQ+s)oF8{Iy%#e^RBuRl<ty+b?#s8+7MaB@7Ec9rW~(QE
zFMCwb`ChmEw3PKNj}C9%1Ig#!h-ua4Ea7suROFm9XO*dxo2lv|rj{8gu9cEPf!CMb
zuHi6v!MSkr?I=N;kk1EBU1E=@s;mg!#ddl|chQ~ia(Rhs9*EQ$@SJEiifI?RCGET*
z@?^4*!`uBqI=@931a3=N@(N66H2P+^HtWx%ujgjkXD9V1y)?_*G;PKM$F;A0{58LG
zT~aq`ZKzV?oG!WYNriyWou0FDPnUaz2&SGq6*__Kg?NPv!+{5vx|T6)e)gB;t+vLN
z9cdg#Bp+scnmTQUmsstD`@NUfUwGyG!beW(sKpw$#TQnnzDYT{(|hBx!bRG1ZW=5S
zUfvg+SLkT-{fpHkv;N~g4DWWY+smb3a^&Tr?;mq?EPHmp-E%au_36gr^B5uwt<OYO
zw%KTgoL&*;d{x#)cm4j2wrR|dc$Zh!{w<!vbyGyPTkL33Lq&PGc<mznES5D-Tf$r!
z7F?@){A%^A<wvt#v2WjczW>s*N==Q|AFqTg`XRe)RY%Y<0nLuy_?zyh46m)~(Xy6g
zW2@bCc9P$gdrN~3M`cgkWO9G{{x45OTE14;@ND__v%mI^0$-iH>dhSsO6-1JsLi~)
zwv}(y#wYSNTl$-4`5keud$ySKU0Fh{&*`n(H_B-VUpjcGukX$MLY*IvFSIW|H|@jB
zo!sxPu?e|FuQ*jGrJZA15_-}$_AYxe-`f(|H$B1mIftwrU+`_*XT5FisS8@)XNOrH
zPusKA>DrxcEv>U96DDN+IOX_ms+>;$jCZvRGk*Vi@la2wfA-1PjBe(;#}{ZeNItdn
z?*6dr!i78Ard1pd4R6}+{rI1|oKvKQ(~A)PM77%+TQ>L4^*FF%X?%CUsx@6-J~V&#
zn3H4wjg5`r;I!H~ZaX}uO?~qIQ;`F!gMss#Im#JJd;ZOw&LsKty2`0$hFe`h>w+b#
z8_gF<?Yh1wPkM6C<qhjf{p}oXPyYC3@e_d%q5b`v9{ziq{(sl<wGaQl*?j(}>Ge2i
z`9B}r7xFtTO4C=&Nmtobt^VlP_rD=`+8+Iq+Vg}r!#8zJOo-F|nNPm(W%yp5l-sId
zTQl!Xwq0xc&b^!xk{;{Uixr!jTk!n~w$x#Ge6q*CF?f?7kG+`F;nm^my29tzPW(Bm
z<F|Z;O5Xmr%pc3||6)72SN&w?4()y4uCCv--($j&ghHOB>zLjjTyFpOq|bzP>G}J<
zZ;M_rt2Mm6-tIHAd_}y^>bYWDd2?HWO^>gYX$W<?ae2$EstWm!H_xo!mT~wW%Z)WL
ziRV9fT9zz4c-$*$pATF3v5197j|A8TOL-cxxMUuz-nnnhOO0a9xv%GHpWwOHzRlS3
zQm4QYXZ1FP$SDV0#kh)0?{5sbyv@kHd6NFi1AqHD7Kv6E^a~$&rv4`Ph|9P3cTZ>R
znA?AY`;V^HvXy&m4w~lw%sC!?LVmMvb$ipnt(g&zHXeJJ?R(yTV(MY3@*mYr6OPIW
zbsaysu&DoLTM_?TzH^@OZ+PB{o-+Al<~EIU3jewV|7+$YyCgR2E?wSndg|eMoCk82
zDNV^f_+!c+sVh1D``&6#-cwn2PUP{Y=NjkBPe{H#Z_Op^&6oTwIraz3t<ri;|4CN&
zFT>6P2v)n4r})3;{0w#PUsi2`cFWWMB-?GueQNslmf6`Z>zL+4!E^5%DpkApI@aR1
zl{NE!Ib(*Y`&;93ZWNkJNgoQ<{5*k6Qb786#m6lbN-M7H?tU1s;lLsLvT34ePqK}a
z9lLk?vc2NdVJNVl$XLX09sEzDUc)_sW6v7Z*o4PMwh~$i2P`7j24;3X*cr($evEZ>
za`9!hhS=-d778cTdw)+ow*O4;`iqHLnH(N(nRD9YBW_qUZa(or;E~$Qzk$bYd(`~g
z`CRAe-i;M+F1jc0;8%1woElMZtZ;I2_p|w29PhG{l74SkAZy2R;BeM*(b>z5+}2!B
z(3$MZdh@GFbDu&>$yDyLHR5@!tgl()t6rvF+*$3vM%}ZND|}n&<kK0eIWkw7p8WYO
z)#IWH!*z>4p0{Qk$yyg6e#5$c-n2}fm7U9uP0Px>>Sc2<N>VI2qyH3#vya-#g+5Ce
zP6#@r2{vT0WS?W%_*1ITO<-Eo7A?kI$KLY=YMq-=F1dSosaRhZdjj(-(G`_NT8H+`
zC@t(&<IGL0no-Xp@U?BZK;P4?)BYSe#W|t;&f$nh+L4zzO&#_;oe>}OW2atN=|=mt
zDhta>bh_8hHe<T>Tu3~Y*<eNA+h}uUhTW6+K0lEDmA&Kerqu4mvsfN+CN1QXw-f2#
z`>~?w0n7b0ySk<=<heHM{^tGN0ZTe}{A+uiblCX(#K#UNPu{j~5V|bCyIij0EjynA
z&jNc#{_h3qdesdo3odAhsJov^cKf|Eu*J2;{CNNVKc~!+QuMoS=I=L<VpM0>{J3&U
z$j+cn-Nm20RL_fwIUnWxwWi#HV?uea=(o(kMY*i2vNdD<3;tU~&idP6#Lpg7Q)Tp8
z;kBN@G&wH?v+(qm+G|FO=N9ze<oJ~+6uHrbiGk&nm&0Dqb?+HeKZZE@1j(hyZPsPg
z$>s22wYa1!p1Ss9X2YgLC)R?G1-yro*0l%lZPnQ|PxiBTu;j9d20ek_u6UL){9VSY
zd)Jh=bfbvsip9x-OC^45Xy0g7@@dkjR{5?W>fpj>%CN_VRW$1JlDnRVtWTZVQWx};
z-L?35U+l)@?|#P^eHXKwon6ZLpv$6cQiE>zt95=W&siMzJW`S$cFiZ*mhs<*mRm2k
zuC(|vGonx2p@06K(*Zi}@0d8|KdDsB{F|(IBce#+`O-<2Y|omVXNZgUOh4eG8vc4u
zoI>Nw<?PujO;eiKitSI=*Kj^K-TC(Z#!Bv|MwT*q&u=Y#c=OM?ucp~y%p2}p=3M$D
zHlkhKxQ54H=<_o3<5|H1>ZjInu6+~vV}7FlwYS@4Qa^>>VoZK|uZZWF(#@AK@yA{;
z`Y(?7E_=4N-$t(7_JhE5L+%)})un!ap1uE5CnfpnWUj=+%BKu@dmY>C&n@Zu|Nigt
z`{!-r8XqS0q=$x?7`SQ95ud$(?Ox@l?PAG$`*<&;X^HXVoj4WpGv%9dvj4t=HZLB2
zUc=<Q$*X(XE}3Tms^43>`mIkGGtRMgtZs|t@Q_Sr^8Ya>v~>=%@ROZ7*Du(<u~_Q6
z*XCUJ=LC+n>~}HKH<nde>2yV^DerE1!`y3gZ_d=qPdH;@r~W-M<I%oFu}^1tzblQ}
z6l?$d<h~D{-~8+HP6QvDP(0nS<ddh>?1tF<#OP|{wmEefVy~V!r_Mhn@$y1f>`T!H
zjcqMUKOOQvt=MO%&}+e4dfB4?0n2R{%ar{;j%hF5EW5<M>{3hNyOx%U{<_``dB5y4
zO^+{Wx#D2RS9>C#OI1o%*!KqC_vaCnc9-XWy7FA*tP=YU&RuSH1v9O4yE?C}p7>zy
zd7+NY)4m;Awj{gw;U(`gb5cYt?}h(c?IZ4Ya@vzj@u;G>om2OTi_Gx!N}pFdcWz^S
zzhs3s<M&`&nHNltXB;V7b(L-3%me1hZy#_>`;;WT*>dCh13wy8FnFyys5N_IZH|li
zLg~nNEZxb!Kdrvxw`{hL%Z0!Mv0aZumMC+SvM!jl^SJ+WHCF}6;+!L=EvDsp>!j5`
z@yyG!yWXYFytL5F`hKR0wo<`;4u!NX!x=u`chCQ`_s8M<dviaYjWVc^Ue=y)ASukr
z^U%F}_bgO0lrLs=?VDQo#gf0jHRR)rt5t>{+m}E7$-DmGlY~}-Wo&#bQj#`|9xILu
zxofnQN&gCA*N|F!C8)Q+<;Bb$=@va-w{BIDd}P$cntT7=xfSjlSzos;GZ#;EU1)#C
zdFjbG2J`0*55iB`M)|K5TJ$J{@4$Bjt<PLtKWdH$$IWaBoN2o5L{-wewcqnR-72hY
z^$rLWgg4c#a##D&pq<32oan!-_e0i_OYUKuP9G(b-`Q;8?3wT&RphnKMJdf0L0U;i
zzXpiLUY)jA`pRU7*1kEx*V&FmwH&=x*ng>yDN$zDB_r({GRzyI-S7WwOZm}rX$r@k
zZOdjF=6|$ds0cq3Yc;=A?)YQ}A1xEpR#vZvv0aBA7K;>xy|TDzEpYmregBWQcK77_
z=2m~Zpr+`;DbgFL<~gbEg7%{==|WttD|i^bG;Lq+_+rv+2cPwaN~4%d^ZUZmp7uwv
zti9^CWs2AFHZIMT-%9w8wb%d5ju7!?oG7Eix?|7p-}jYu9<0yYC!@+2l@O!$dK&Yq
z5UJX-g=IE{$EqBA=6{{VlYYT;y~ft^Gt4Y;-X14TeGV7g_d(>dk(lX@pI@h~xUnlN
zm0?+=vGs;H<rOotzc;AApSJjp$@z@Fd&0*bmog;DmN>9;Mk_o#XQ0E#*cHM0dj+re
zi+Qj7rU_NKb4dR?Cc@xyIy0H=spsqk_c^one0OK9{a||NaGxOazWVq3wwzgggD)WV
z*plq;D-%_BUjJ!%u9)S`aYo_Zmi)OXd(HBzdZj-0R_<CcwV}&nohf7KwKH0LGag<E
z`eeky(Zq9jam?hO-d2zPc<U{!dD1k)ZO4psqZh27SgstOUoq()^Ch94V)?EE6Hci=
zbk)*5Iw#rSoWzzY=}C!me{Q*Abo|HW9d>iSTfX!8@%iEc&YuF88xNhlQ;=Jv_03%=
zdi}!pB@^~49C)4|rg~Fq|86<XrX3B@H{WY$?O856Nwdj5WTC)p^~IY`*L;jK<k~Cz
z{Q0}Jijz)jpN_DWPOs-NF4qc<TD`R>>qo#!vn?xp&Wp{jUNOs!?|pfWl!c1c+RK;r
zPo22t?)`vxdE>P0ZsL3L3g&E(-r0Oa{eH;F=L?So@lUvr!#;<9huvc>jg(8=&d<BG
zYv;_JGT%r&F5PKea+${DJ?nK&Bz}x-J#Rnl%xrP?6PH&sZ=B!aCbNw5O{D7cGgc@4
zdnS8SPUP@c;F<BPeAj_3FC-tv|KolC-0nAraO&J(p{G)--iRJHo|~Y1c;4v;R;vt_
zOtro~y}*@6m{UYn_HX(9P{;g}JNHbpEV^fFac(2m4da*Bc3zg|dYjrA^=m=Ui!&DT
zlJn2Uw>j=SKBe^1l<a&bJs$htmulaLRG+Ugbk}^Jz<)qHv0kz+vs=phll*6`4O8={
zY|49Fk>U5b`W)-u#Mz%KZnu>!jb>SVsyb{|qui$l+VdV|MemyY-p0k>(ERh%oosnb
zKfL4~vGZ@d-=-w#<??=KPuar!-k?i8_wuhh^Dn=?vwY8`tLMFZOHOT!$l5-|Y|^qN
z{BpXyw=%!`iq^`umOU-qbF%%6@O+EVDz%G`Cfu}{d|bSz(WC&pa6mTA!R6z$%Bupw
z*WEjsJ_Wl?+j{%vlxaefKkkVB=yTX5A<xKHV%fBE;fTA3cFwN6|8|=6E!pSynj)p%
zJ@cHkDRiy-rwb_@28xmm-&$EJPWq&1aarqVL|$yR+fljqblrt@3hlK#hacTdsW1?*
z`+k$@+$tll@`V$x`>*b_|NHuUiqcaNF>lGPzXohYF(29!t{=L1<e)KgM0&a)bNz=C
zg$G0z%5qFsT=Tj_?cijlvl5q!gmk?HmbCNBJ}TDvex&1c1uJLN16^))?>S11%jT%8
z)46?g314wltmWL-Rz(_oGPnAluIZ}CnQSX~rbS-hsNize_Yo&gZ|s>q;ZA61q>s@n
zg+r|6h9|cr8^rrd+8!!=H&t}UkIH-z@1@svzS>pQ!adbQAgAr=i8s878~!Y)+4-eM
zG^{QE(-jUTSH?xG-Res2Yn1ymWx97f<!0T+r9FKk%LT@ygufeq_$s%woo0!OdNr4S
z?T@I&EnJeTOj<Xk&dpkz_rg#^ibHwL%45A;X<9EP%$p?W5GQzG3rk|<lI63F>T54v
zu~Xh<^*!zCL|0kaNWTIR?M(~HIwsAq4Ke+BFZR1DyV%cdt#6N9w432n`?2Zg#-gJ;
z=lJcOeYkzYt*@f5K7=ndG7<az?d@Wlhjq_dKTWCG8dUYEsawDEaKwW0oZGyyqQRa?
zYRQU$JOU45s&8en7Ki$-{m<I)mA@{DH<|qkpWv+xe*^ZsJ~qEk`~JssH@@7`{`kjx
z{W1HR_thG<r@S8pEwp{=yWdN4X_)rv$jld4H||bm`S$W#TD=5cK(A}QVVCRY5+T-w
zOUs;G>)uYUXT4zR5pnWj#gmEh$F|wd-T3Iw(~n;s_a9N=3Nz$7YZ2P<i(~!^yDOr_
z3~t<FWeaXFy!kSRVa;#Oz=?AF?{A9!F3;&U6xqjh$Wka}$p;s;MHOcg_<fq&`U0Hq
zJ$dr$*|8PZx({UM{eH6|W}D3`&WA75ucYy;E)z}2FXCdoI{CE7y))CJuVmRWfALNI
zV)60p=4T~G?o@Uc-PK`VDY`jEpC`NO(}RN=R<1kPKieLZ;Z2fVuh7Evsk85=?8W*o
z88y#l-+yGe^X<&rD<gKK7;>)fPQHHaZHWA%C5iKLCoOL{HvMWug1qPZ$Vb6(smJeR
zHgq>NHr$WZcxTAMuQsV9gRk+xsf8yN=0q<DJgexI!*|R_j=d&P=*t7uHqK?N*XE~x
zo7Ls?@J=_Ati-F9bAqe&c1g?&6+PY|s=s`Ze<gGAorw90o?#CvU#%>)S=r&dvTu_7
zq0gTf-z6Tpv&G``Cmr_hJJR(}e4pc9zW&tS-+@wQ_Qy``i%Q>GbZgn;H<njV%UPfL
zp_};n_nsH4`!y}%zx-MFg<;+$i^D3XR&M@vW@h$Y|F(qOkDhs_HW<u{?ReeJ7a+^S
zy6M@z>I05FmhE4*GTpja_<*72qD#_J*7vtfzfHG^&MuYWudqLCza##r^MyH~N>f!C
zPC6}8dvE;7X@)?qVsP3-<$}|_*N;vOk9D1K^-aZ(h3t=K|NpVqrucA*Po~z(2HT9O
zqRB63npOy?{}Z~EIwSu6g_S=RpRX~ySA5v?jWrMNo4tZItmSoI9$ze;5@7KzS!K&&
zp`-JATA#h>UU2uKSc9qbylFpYZ(RLnY5Ljn1*RUV*AIWJe(~^%##4{us{+?N=)N<5
zp;jjkm)w3CP5#RYCJs(jVJ{YPu5PsySC(ktI%fJg`-_FaOoN*$iSL5>9t1g+2t7My
z_y2}_y;@(=h8552VkSIM;l1EqVfks>u62!{j<`SIH$8J+La}1+#~+tNoRjzazhq5V
zxFkR72*Z+|NnvMRCO$bKyNtQ&VPwVG5U!ArIbWw8yS3w47q_9(f{Mqk>x{qjls+%(
z@ws|(`4m>Ek8P2w?J5o(?qBbmC!V40AKvPoBFG^UUp#BsosjhS^z;Y!6WNNY|5@97
zpI^J=<MLxqrJ8lruYY2=loYJ~+fLagaS;dO&Z+h{JPr8YHAiv?JzTIalEJo!St3+$
z<E{<rXUjC7?Brr|{{3gl-j__5*QqOCS+&T!zn`)C&e7_ox|#B_i(~7j+a8*cGkg15
z!`H|2l6AR_E(*51xnb~h5kqdJITHgX?|O|syJN1i<S&V6tNmTSYR)2-+nPxWUMHQr
zwDjU7v+k(pEeZvT;_YX7Su#A%T|G^(yo*&v(TZnAIOEK#*Q8QsZ#UwIG+8LXP@y|j
zIl^J$@-MvFI@b<z>s3|z1Tr2B)@J9lzo7K(O!4{TwZ}J|FP^ixDrqYFvR|9N%s3FA
zy}R&)I^$=qjJtpShO}MKs@l~rtgSgUW7AcUQx4N2oH-(|%b1<A*!pjm979$^$F*%*
zNg1pvMqz3*%sT&<sj*g^S!}rOD8r;Gzn3<tXHyPL4ckzpeR#o!DUR$@L*_}acCacc
z2haHz#glNjueIRtrIqY0JN45YOY$%4e4n0_xOTz*TEi}*2@hQivc=jjCkGa7G5hpg
z;vT2yQrB+rV~cJUf9RQVWT*G^hfd3D6vAeitvO)*{T*w?oJIFTJ}qpyC*+h8r?fKf
z|2*a^74v;hoN+o3y-?2n$qD0(SzFBwL)W&xWAL-QH7`3neuLGwcejMs7dbte*L?qE
zid&{z{I9|(DwA_e*;PLz>}#7TeZ7gRaE<P??JHedycrj1+^zT&QEv0~MYHFg&@=h>
z4$Hh)C#TZm^0fEm*-O*sU5IvTTK`m9^jlr<#Neu>2FvaXH?a7(qy}<GuIP5{7GwO<
zccfc?Z%cZ|<yyh4T^Eo4oYZ#Le&&(mR=e-EZA{{0h++Sr#jz};OP#SQSjB4Ig1WB~
z)obUloV_IF=*@V+>U-4LmswGd)5~=dY&~WinPlB&dM^BX<6pxDr$FA?`4(qhu6)xe
zc&%DO;o-ikN8c^`%ENLt`%>c6_s0E;TbBE7GGE1cS;FpQ=k5rp<}79R&Y5<(oPGzI
zPA#fl!4a@>{kj&n<D6@y4hZEpZS}mv^y0MsZjE)jKCP;F`11K9hm(2FW<2UXv;FhT
zXUvUq^(y@jZAEJu+dgiIl=SA-nqR$Ysm+OM+le<zH*ed1AkIL;wxD&k#m_k>H~mbS
z^GVnFQp8%B&0%Q=1LvJPleBw#kFKA#T5fjCkE8KFIF_>TAM@6?W$ssqoB6YB)u*Fd
zMKwN}->E3x<8kh&L1<OTw@R+~KQ^D88%ntJ+dZFrVs2c=zGdfn1*vZexlXK2rRVEU
zY-K-SIqeO1Np1vh?4-<PtX9Vly`Sf@wrH-RW=)K0eWIP$lG<yR_rBee=`-<yTEXX=
z=R_8SGoP5v;OD<UHRtrs_@}iYRcVHEo+tiTw0=u~a(dCZyT*H#FFdxE;bGzY33C)b
z&ikBqBScENqOWtZl<1n4r!_y;H`y9`#vM_R+s-aup^%pNp<>PZ3Lo|faR$pR`QE*M
zq_uMH^AEbh&s3v+%uU$5gyq0F$KrLRyjKhN{X4t<==J>{(my_r|1Eu}c~)T3>xW;@
zR(!28Xxbs?rOmigSF7{K-1y+m0{I{Fx80i(`R(#_g{#k_J>4$w{ZyTMdby=zpJl_g
zH{!*MpEsOj2=8~-HFA*)VfWvVVjRsTpm+XSy=JXt`z4*t$D}@G9P^N$$h_0?XUM&}
z<Gt5EJa>_Kd9Stc!Ji+S_y2IZQ}~<x@wVu7-OK0K_nr!!lX2!?+`N6YNk1~KgkB4l
zeRXS1(AO7}PiR*h>X{kBpCn^?V)d%1Ox|1SCAzK#*S;LPbu7lZ*L=Or#zuo(dWSft
zU-<rM#^qab?pEclk=4;W)pAD|?uG1iSFJ5Pc<b~>9#@;6hf51rte%`c^(g!O@>&@y
zTY>X-Kb>N#@9s`cyUml)x%JqCExG0Cd%hVhO#gqT`{#=KKlj-A^6qZh_)Wa-?e*}7
zqW6BBk16}McC+yZdt1;Fu{;~2IXrEg$%-+`7pF7%C$buAFm=rAIm*6)`*5^?A5*QR
zP|sl&-HJe?$t9YneRf<IN{usgk`8lv;LbHKNW$iuZVJcj>%5%`mrkz^4f1Z|(Z9Rz
zrrP}-VT!8U*Roz84&wMZ@%krcof{pYufBX>V3_cM*THGmr-X>8*4mQ^uQ}u`JYQ~-
zGO0fteodI`@k6;?H+wH`<J;JK`@Kke#EGtrQ5l(6qQZC>Hopx#AhBqff=kEDbF;oi
z$Q)B|JZi9M)1*}vy{Z4Eny)B3eCJjkC)3Bb(+{j*P(J3n@7pOhq1foh3Fi%UA}1T1
z;p({^A=i0xZo@`VL;Y#HOfCkg<+o1ZbhKuQKYFCPYr~CI1{Dz}GqckDKa}$(%e<0&
zx;%>Ial%WtSmWbIrMS<1u{iN<^BIZUstKOD*CI|omNd3G^!!@3d)c%1`En^CEl)Sh
zO0TwBVdR#OaAy6r|C|msK`Oc~*JiF)Wh>?qo;_`|$f-V7g$Ih7ax>Q%DIK`Iv$nj1
z>4@#l^{HvjUncK}_TThmRp{!KH#YLma*+5G%HLq}X6e$MtZDI**?O_f0*m)qEI)OP
zvB57f^;^jWpBX8CW8zi4_ZogL$$fn-_snaLIlGH0=N#CbbkmvN*vjj~m51w;S56T%
zWRH4kW8(QBcgJ+mO24@lQu=Qd_AksUyJBK`@tBrSnXl11*OxQJ#MfEq$KBs$I@LEb
z_SUptrv>LU%`R#5j$(Cc5nCwRu&t|KY*o;U?4OTR1Ai~<Kf3bX;*Sse|G6KtwEe97
zN-F)>q|a%|6PIT3Pjd+4-PC@q;+W=?SzCOH{u?}1y6n|;=?H_sq&Y07Bu;%)%d~&*
zDk0@Gt-*PLBmc`bH=RRaRg0?sCW^@NeOOfFe!K5(`lR69N&2s|b3TiduI24r*{;W0
zv2?FS)th+7X(b7N_J-v*{`3^tD|n%+^Q7;Tf2&jb{CIsAv?Lsy{l!7?nP}>n4>NT%
zkI&P5bYX$en#S|CpL5p5PW(N|*7Vr<<8qZ6^P;|sWHWK3vWRNTI`l>Gm~#5XTl&2c
z^R*WkuF;yv^0;_itbe;sf8&A~;{Ou#mk2SR_hgu~=g0@%=(KW!_L!;q{uZ)MGoMVV
zS(g}Dpm%M;bB`E5mDf5wmzq4?g;u<?ywbbRdyf6@@6+vm?mxaef0tC$+D>b`KNESB
zXNCE1m7L(sxTn(o_hiEx<|~&b1h)RWY0UlXOuwAS7P)WjQ!9A<6_y$we?04y*c|UV
zgY6Z&-st2$`M24&Eib&cu&nRPAC5mf&PH>*_~)Gb)^~K$iZ%tYE28Vm^(5wg=CL=5
zIU}R8{NkqrT9evL`xehxogi`RS&C%6p5UqNmv>Bhdqe$J%XW$TdOx<xOQm?RypK7<
zm0DlZ5SP%nGVCVPh4N|3A1TlOclF1$@PBGqhH-m7%Vs~`;Q8aj8sQ3MYrP1G_t{zg
z`gbnY?q0mKR?J3VUXS9_^Z$MrXHK}W<7e-WZ}xY4ld4tp_Wmha^L6dT${!wkw$#<0
znQg4TH!@p)kHNbgPrrra?ECrs{-Nw!XJa(Bzi_<Nw1s7*VcQ#1d+z-k+0Ha?nOS@|
zpY>P58V%m2-1A2?CVzK|Ue~=-Nm;7oNB*7f3VVFjs=FRBYkJl$D>-)BSh>q&$I6(E
z*D~gx(d@FG_C@Q*zUwa=XQtS;&v+bs-2dpCX}===|KV<_@q3=I`TCDr9jfyBw;W<?
zUgrO^n3{69lc#nP%lbY4Ui~=gU#C;KBHyEXoo?^t_-}mYxBqZ>CRZT8_mT07kKvoU
zzjT+T7v%^mJ*|7u`g_@jW!VSKQ^H*DJ4@^D`oVQ8c}k4-)imq<{QiyhB5J!1e4ex7
zi_Vel+`<$4wL16zdXxT$zwWR3qgmhYeE6ka|GYf>^VIos{+5-o{WDE}pv!uv{f0qP
z$hJ_U$n7^Rd`uX3bx0)&Fa(te>|tMa_S~!kObH&1C*9txyVFv@XC`-D-T85rofLbZ
z^!|C$VU91?`FKygbMk*)Ui36m#fqCdl05<$RpmcFimf|&Sbc}rvvi)_?k>{Yk*Bu4
zOJMc3Um(sm`)^o8`WiU}XYH-m?1i7K(T(e~E)ZZ`+`8k6opQ<+kNyv5DjPOQ%Iw-S
zcShX7HxdlH<^=O~uT%&wnEa`xWcHaQ?lTMQSOUVdRxZ4<XkDCt(p9b;*S7x!&;5@d
zwy$YYKF-+Ia46ht&y02FQn{xcQ=J~$W}2tnIl&<6n0=1ZQbkq+^V3x)?_?D`{gzy5
zlDI*n@ui~I(+FF)jmyFocvM)ed}yzHXSO19kNd-rz+M5>BTIWO$6sb(UNM&`XSR(c
zn?UHxQ!I+HlfK-1vgdNcTcKNDB$-NEw=GmYp~-e;)@6793!!4WGklLMi?2RAwebJm
z?@BSJAI*7sdc~iO><YD7k{djiSFx|+S$X1W>e3m>!V7*L+#F$jEb_F({qO&xlWrd~
z-%xP&aI>Sv#mt5$?`#Wy-qvR;$nSjIaL#s$;+?(4{0rtuUC4d=@j$KpiMka5bFDnJ
z46i*Ynj+8Ivhhh-l~BWp6UqDw)wpJD`QWr!Ze^WQKSQ?7ng=2|y~1KGMWKHCHw7^_
z895pnel<?Jc>HF_#F>B17;4lX8ulOmo%h3G&ZArE+j6^kZ=1W@K2-A!@wPmpxqijo
zmQ@S3IDB}#W%8kOdN<XN=_v&An$5`+I$Cgg-rS9kyX*ZrUEiF$v)JJN-e5=08I9B2
zuS+W13Kd637n)C=)AnGU`%h_?i&8Hvo%S#E-m0_iy>;D;pXqTcmpz`z6lHL?_?TF9
zzO}HH=${J>*KThtyeDnxyW@h+n!fwJ>~eJ)dai=IB)V^z%T=1pbBPQ{T(hC}*4h)o
z&Y`a=)E-X}dm>-=%_33$yZx5}EndFc0qvpB*Y@1b-(~nJP+`?g^;zrq1-U*mDDqmD
zziqRdy@0RCg5`qGxzOt|!q@k|wz}!{Y`H|;<6TnomZg>+KE3`3%kgX0Zj(12T@uye
z%d-E$r1B$A!{ZM9nYg8kNnc;;S(DbMfPxLFXMZcch~A*Jcl8Tdm(0%sItn3Yo`zhp
zdsZ^Tpyk>$NyGH#-#Xmo`lQ$IG17~x%ahYMmi#i@wDZMOm4NW0;rsrG7I8%|JM=El
zTPw?8&@15k_3~og^N0BS8rCXb$+`Y5Rzte^<4^m)F@L_yl~3Zi;&lA*BBmu=>X|=m
zf2zLbD>cwN#5{BR<A}Q7fh|w7wI0SyEq?HZd3%5uW5quI*+pNfY;@!frPgd{6X}?5
zJ%d}s`sadEOY_Bd><<WHx|(s&`i<iMHAgrm$jRKg@apYX;SW-kQ{-BM)-`Ki*eAzx
zzFuLWY@AVFy5H+!%X_ZLUvjVinW5AxeQu({g!7?UXH6e8^ZXZRmfED8oA$>-_)*R7
zee?7eZh9zFx!|^E#j8oJ-5+O_9evzyH@Dcb+HU!TNh@m4O;WwGO5IS}s^a|A>4Kk9
zcFgZQe);jv`X5o}%qN(yi@YZ1diplwp$j)YIu~}?%syLj^Bvm-@uf;x71yh79qR7>
zBXGfQ{yl+eKAB~@+Ia`_X9#D8S03m86+L0@N`t3bAI-ODt~EJ7YhKs&OsB&Y!g0Yu
zo1@b=TrW5F|H40Ms+!DxMeCzy<|=j`J|X;h&aqUvj9YC1hS_U`Eq(J$o=uNmls2nq
z*8XD=!UyU(+4>H%?^@LR;lN&Y>yKLJJExvDjCo@(@ODb>+<R9V!{2X>*#GX~mzJta
zMY^iV{O@jcopC%i<@%&>XVb;c)LdRmi0%kGa_?>agNaXFa+WRG5_L0Nc=NN;4f$2c
zZl~W=ygYfFGjeUmF3HV1_AB+hTT~@g`*F$bXETc@tM$FT@7@_^bFnryFz9?~#g5t2
z&UEi<Zr^k!^YR_bjr^~x4BL*pEKYMgo^04GU_ABYVF}h*vtM6kxcc+hvMF2N*L>f)
zJbcZb4gdZp#6SJ9eA%i9cBake_MJO-VE;Xy6V>;O*7N_nbKZZh+D(7&g%72<%3_Zf
zDdni2jL^Nx;oi3JKuh4N$$=-Ph}^0%Y27W>H>byT^1dsZem0a}-n(XNMBw5LU*l%Z
zI-~hM(CNUMJz*c#A4+hZdE-gpxj(^cD(B~ZNHqFfGXLNO?rDk)nt!cbd%ykuf1CY5
zXG6)I*+;*2ca*;Aci!={f6jt6G7J|CwG7xcJeae;#PiIun!5%~*Cxwc{q8SdRMZqK
znqGe9{NokY{BL@H=5BsG@Avy|)#r1>tG~ZLJ6W^aH1v|P_P!|s-Rq*|X3nbJx@Pv(
z$guShg2pRme7bVkUwE;V6u0=<=NFbfW$>PHW6if8yZ8T>az2{c=bGDLz>@qc#A=O{
z0q^PUxz~bMM<3iL+`Tb4EjHzFOxi(-ej_z?XYpN!3?z3=%a_<K+Ni})E<R^J6Zg-E
zH#fH_`z^lHqx9#pRp%k2bHAe=Z2e|&G%7{=#51j9Z(|P3cBoBdU3@C|JHwuDC%<zj
zJW>#gebnTA@51GSJ9zd_lv&fbR$y}5l!`KK=~hp1#ucn8YKK=X;uKl2g<Uo=Q(31~
z{m7}Q&yRij9LB7+e`aU&=EAM_O74ahKDiM1tVAyCu5iTf044^d*!C(5iI;{;<@}rd
zX2|oGZ;Cp{qqA>%Y>}i_%eClhGyY8#<hs&tAlKw~@5YhBZ+GvmtnqAS($M}s!{@Gl
z?jO4~v)jMrbl+R-E)cNx;yok%J|4fIx6c^P8*SV&^Iu^AugUAoo@3qIT}I!cReQeO
z@b%m|)8cuQ;)zR5N0)>=e*3ch+b@P-UX|&qLOx{fn*6&|+gNO>zjS79ZvX4`d$p!+
z<#BYHQT-}2D|pN6lS|Gmk7M#K7qerUlP#IXE1~z<Xo{S?l|(WF)4>VLU-L2N&G^eA
z;k!P+XKQ(_zFfuk-H$IEQvJaEV$M(D8LQ^JQZ>H0O=!Wg(ydGl30o&mj%aSbc{ucf
zlPG`wysIwpE1J(II$fSERl)ahSIg&!_}JF#5w&Yi%Dwvf<FWs-XS&gw_%9_-n<s3b
zv?ja5adjHsmUsM{{Ug#cBAO<NFX(W5{VwygPu+)aw;$~_kL^yC*me2C0jU#7cZ#>o
zPWLO|_dQVer^n9Vc-SsO9hZXFr*~?#Ejv~J{(sNL^M4$VTn&Fd&+N*v%ek@ltKaQ5
z|M&5C`SHL{%ohqXZ|`k3IxDqIb?V2N3|c32oh)B9tI1w}urk?j?M~g~?zimQT=#iv
zx7O|aR~9YhxzBTVTQJ9jwN;PPq>|;U=g(7J{cg!}o?F}YEU<}*nsGqd{Fu#io5HRC
zeG<$+-pNvl3uon!PQCx!^RUg?A1TXSo!f0c$DMccV4Yz2D))nM{JKVlLW$Px0kUly
zjTKI3%(|m1+xM7t?V45X*B)@_%wf2Hx#T$K><!1t8=V(e7+&+N_#wd7w#&$`^V!eV
zU;j)_q*r+geYtFz{L=o@NB?8T&g#3JKbUtY>O;~dwJPhX8=JM%mVSBtOO!i_&1?4g
z4*|RCrp#8%Xu9iI{f1kF!MjaLX$Jd_jlO&`uRHfTCl~IS&cyJg{@on2Ya1;3<SeCj
ze=iZ`Vff;@x=gmlF16iZR^`Xgh>gZ_%s-RfrM+zW+fkm{bIS5r^$TmOzDo<ghwdzY
zExY~r+U@ra*c=vK^<hEKysKFW^M4$T_vRPV;=gBmF0x@;$TBWfN!ji#hl20k-?CWT
zU-h)<lzD4jxrjNg*<0YN!?<Pp*%_U4Y-E>9rmJ#(cRrKL{n@<Z;K9OItXu2V?yTmR
z=KOqBdROh?RILfsd3y!tss7zi8d1FV537D{SYxB#66sziR!z>gmu4?9+|XEaGAm4K
zlFZ{P8`>-^#l86MPc7fDw8k#~qwvf}vp&w0NU}(^sC6l;`YW>M;ot4|<SwUe@hN<F
z@XCh=4<c^QvE2HBE$qvi*Kc_Kygt*g<<GRrm;d~ZX;@z?I`A!kW7&n~pC`ZTs;Vv)
zI)8fpra98m_mm$$T-VTZXj-#$k!=r)c2dB@gDs-1KD!<`Y~^yjebH!Q#N^{ALOx&o
za`?&m8u@_byRYwK`1o?({hLd29v#}v+K{Hvuj9CVNl(=C=qX%vYDxbpuLqoTEpU}l
z`FQK9Ona<}o2AQMh8@BAmG@1rsM^iSdsH;z_Uhf+kInjgu0QdR(yR?OSAyT~<$w0J
z@JnsO&-wo@)OY09e2y-(Yba7%{?GQ?lm1B`twZ_5kJq(L%P`E$oj=*L-kRa``eehn
zT^*OzH#S@qF#7O7`H0(N(+?(BOizm+*N!fK_Rz8I@ChYWv0bgd6a2KNtv?Wz5%b$4
z=J&kvqm%oS&mK4x+!bJ5IH|&qZ_2JuUFAu=_awc~#R}g4*`9BFoxxmU=I5)|ZndeF
zx|PVkQ@NAmy64NI?w!}7l6t?38c0W_{CzzubF0iOWBqOWH!82<+`IEp*Xl?6s`qyv
zZ~P$7a$y6{oDXc`3#T<Z-m5+Qb&9mjGPx;X2eh1$=hgh-v|%~&>d>6k8PPjc)7G%g
z;oHcjd1Z!yHrvva#<;8v7We8t_fDz1!@{tpgY8+hK;y4l+!g9CJ}>I~W^v?X_py38
zdq3SGmLuDIr7O}rWnSEApSqm&*Mj;Zbzba$8zy|xn$%M`yPs)F$St}0KPxll-WFS5
zd}C63O~sZUE4akZhg(EuT{`#5*GO#plqU&~pX^;WO<>JZ?J&g)4A&xd8@@e$@vghE
zUf2xPvyo*RxVXQoaD~f79j#`Xza;Wo=Z}pIER{T4=3eS^KbJLM*8YF-`~^wAo?1%Z
zjyBiz37j%+X-I#4gh8&S_qN&bylX!q{LBBmHQzV!b>ogjT|Tio(KUYGE=&9na+rDQ
ze2L$yxoin5kFMI9fB#@b)!oYs`L8BU7Kv<ivJii0+p7LjLRES#TOv=1y`{|Y-Tez3
z`i`(a-+nA=SI*OZ;R?PrTNjpAJzi#>bo`rc#hp9f1)tB~ZFFtT&W4C@oEc58RL^p6
zp7V5Zzn$Q1hKJc<YrB?upI1EMlP|cXS$i*!>cbTO`g4x54G%XSms_lK?)6E2R-SDA
z{W?+U+m7+eRjF9*-evS9Td>67<Sn_Io4FS>A3ABX_xY~u$7$bOBwydTW1?(ps-->c
zr%B6+S8_H1)228$FL>MaqyP3tuR;l7vFg|7voCJ7NwzG0{Lhf(c+7mGB9<+Qd@tr&
zmQ88P==q%+ZdG~zcm8s>-{(J+yYTO1(YO6?qwvq8=KsClABA2zGJG;<Ki0+HRHd~c
z?OIdGEa^0X*|lyPx5h6jaTK;c=<Inuva{v+j4LZQcceb5{miv6+D1pY;q=Fgc1|)D
z_Zzv@7!9@lf689Fc&fl$hjYwxyuJoKQq)wPe|Y}B_jVD*4_&9k&prCwHKLZ2)jE0O
z-5n1_r)b-zv+~s(eR}=loURvkRT3Xg?BtO7x9#QD>x>Iqk}tl`WH>80N!91elq<e(
zO4ey{x^^3$QgXW77SfaG6L@jcrs+!+e2cE$e)xRanvk9U*2e!V`SVkJKOcvBI)}pz
zr%S&$h17GS9kN=NBtGfNHnlVm<TluIVsZ4zz^YFhmoMJBP4U^*P#0^tKEr35i&q)V
zt1IP}>(8u6UU#bb{Va>=jvJqMo_?xPVf&`}Yroy;DE{EUHL6hy+pl*v%ImM}jXQM0
z;kC>YGwpBhm&>1!^uH#WP~9;9u}^Bi!K3dN_e}0Cdbh;F``)j*wv<DgSq^B;dUyZX
zOXHv2=S?gU8YFBwQ)OK%j=izGc+JT6T1*LN+-%9nrmF(`j4Cd2+zX3pNxQNAlUV0W
z(+OH@cTGFSXy={GW#g-Q`@{O>^XpZwt*!5sekuCffd9>-b&<Wg9~a(Ux5S(wH^cv_
z*<s#Vx&50bG1T8mzti-rXG8eIWxkm~ZUz>fd~ClDZf)h7A?=(YA-U)-kB;3TYreA^
zx3fIFcDCH!h*x9!nf7YGM`?RaVlK|y6Mwkxn867a)dPk~!E>yCX%?TE5cMmtFa6I<
z`8%>(doOpNlA8U(E%4};%**$Vhu+`X4xXTlPiDJQo<DOsL!{oaV>%sTyAF%~u>H>e
z{%{A&)f~6)-Jv3PPBEqFhP*K|Gr6C*;?@2;T-$<eZp{n-WG*HdeYz#c?z)oo!Ds%<
zRN23V-}+T}HtJpZ<ITo9TlT3;ZsNSS;O$SLk~AKT{n@>jb}4-36zb#oYPsPl`;nzd
zGgTw6y6ibw==C@7cx?8M*5{F46SRzYaxYJlm04L=7t<9Q_Wi-1o1ZsZpI=k2`RrVN
zziaU`hI<<{5*+t;MR>7l?mu>QdYlly?LQTUyeOuNCkus`U(RtiE`MAUTYd9Z#I6Lt
zKZncrN$0=0G0*wps^reYYC03e*B(smym~n5-BTvlX^9dBxvYIzEi*0I+xz7EwWq~-
zT%B*H^X>7)I~K-#-{np}zrwUb{QP@`iBo?ZwcMQi`B-?d9ZQ{FNOH31wZA`ARArgw
zgdbb2zh}w=@9%k%3+<z>uYF_0=W&fWspm`B<Mf}kEd`D3@BXSg%=Nh*)ZQ8(bA3M-
zYYJoDwPbg`<HahsqYMw+`o+}oIc%P|zy036>K#J7{`oBn3M33NeoX!*eq5h<n%NeY
zRqIMh-!5PB@TG<4)#l>tbB9;GD12jjac8}_;lU$|rq5k+B!M~XwwO+Qd-A_WsRs2f
zOo}Z2e_z~O68QLJq~9734c!af>i3nJ7)pINR(x!#NV~h4;q<eJ7U{pOrLQd~tWvqv
zS*xq8l5+jsUCk+5_RQLlzJk|4;*eDL%&&hxK72i$N#s`YxmmYYekrp07GzyFA?kmx
z27`X_qbGO$Z8}9|x}}o0s;vBati9vqw+}iS6!%UjlQjIlHAs_z`|I|VzZzeEUng%P
zf85&qX#T%f>o<j^78)*}vhUL=?ZQdT%hOD^9y{4MxiIDbL7NrX|JKahIJ2TkcbBcY
z+oOul4|lw~l`Z_>-JQMd`zGJ0{E=X@xiI_8l3Qm?!(&C4S5Hq#`tl&r%a$px+RFMS
zKTG?D=e@0F)2?XA7e6nZz_H8h)V%t(nLQP6W-d==P7d06{m^sAj6A;Nz^!}oZ*8*N
z_U6u^sT?_WpM4sSdW#=_8Xhw<uKW2ldujbWyX;ukPK^%vVLWqk<%POsYxcdEw6*Z6
z>Gfm3#OL{1Z8`V5Fzd+v&!@_d7_EA{qQE3r{Le!6_x;PJu8zF@sAAfLId(5X^BYy&
zckkwR+OIOJc*d18)54<6N?K|a);G-){USN(;QS^x3--LKLzXZ2=k&f_=y@%rLSVzI
zUC!)PCMHHdgbF_B9)Gu;v!Q?5+hF!;i-L@>oSSYLjGUXVZF-+j&mm;JoA3D7Id0b3
z|NiXwzpi?5`=uG`Rs5;@dQwf(&&+YQIJaoW$78cCLVp?_%H=zB`@vx&%eWch3nZ((
z-oKdiQ&WdgztS*`iDCJ3*&WTd#O8WiIQoBiW6kTYwx-i`>m1#^$E3P`o%kiG^~^D6
zdfYd@Z&|Ttq7BUDcK)89^mz68?%y2R52c<p>8LS8AM6g~jF(c)d9m^MyTeJbAJ`5F
zURv}oxcr`Ezug}f8T(r^JCDdogkMhxvQ|vecy{S3$2_se-?cfkg^o!5T3GXOfr<al
zXNH>6T@TA=>K|Y$J9dBPw@DTMewOy=J}P*Aa7JHXB8&3{kNLkj<hYsFEp7@?-IM-(
zpYz42NRi_ollCP0$+l0<oY;4xG5pQOuj`L@rD{Lk#(!7P*4;w&XY1FGhuP(qC^#yA
z@iWq3>#5trpWJhI)1G7B&S%dQ<6g;Cb};5p#)~um9v`^Yb!^A{+IgM_znt12rhDwt
zBJGr)&ip2?-Rm~gT4vrZO<WdX(70i7*#_Y^kxQRgyneoN@8dT+lfErf_;FeOug9IQ
zbL+c4hp*|8KUlqf$Iq}y@52i?ge!GUB=p9&$=}Kg()AVdSo+{-L2OM=b+GfK>pm~u
zKAfKrkuT~v|4Xao6YjP*>KZfDHyjt&`QG*|($s_7E@S@vmuATZ_nm)TH#v5^#p|Ng
zZ?A>ZM6ah5ZPUIm?RfEi8^0F`=_YGZ-Z9NruQ?!a?pka7wPTyEK7U#%JoQ5H{{s;|
z&nN7$xF~8oZC<xg+~IjIPquu&sU3Da{{PG8kCW&BbCIzwv5>3(@%x0w=jm#nro3J}
z*FBjl@}gnA)Xu0UH+p&mDoVgh3%{m4Sj&3HbJ`r6MpmEoLJsGS1oL0g$T*XeYqmo=
z>~!PT#m16TeP_34ZfLywsj_I*XJ+N#ZPgW>)%Tm-dXmpor0whxQ@tmC?e}?u2B)Ic
zdgcr5)<1EpIdwm3+S_)XG^f6a-;3<+h5r=v=1%|Y#_4n8)=thxfl55nJ-UtN9QrW9
zQ^&&eNX)vpt!&$MKdxoy)YN$&`lD=Xh0MMCo@e56-`w12dTrfalY5mfkDe^~t+71p
z)X5I^@9)l9JTqc=^1bdu#-A&??-{2gUTv&ote227?4R+x#J@k`>92G4e{6eRltkJ0
zCu*)!+*u@XY)R@PldbFI>)uE{6F8{lzod5`W6ZrX^RKb1%@Gr1v#FLYynC5(<1y}S
z0dEt8KIHE>XrSunwsF}Ui!JtU8y?JLnDH(y@49c@Mc3&^H@>UAc*RQJEdREXJhxcX
z<kGb(^_WfHEWObZ^-tqy)7O*z|BqW7_)+>ZdEeO?Ny2=*%!OCC7-iMo*;1&i`bogb
z=DyK<VS{gzm-8{I^ebE`y??p>!20%pgR3h~o)8u3;CZ*2;lr=p4NmzdCZAuMzE*IN
zhDI#Et(<XGdho2bZ5CH{%4`4rx8>TtuGaTE)93d~9+@F#xKB~nzv0xcmtQ^8!(1=;
zW|wk*=2@c8xKb&#;j4!EKQWe+mwu-WrUjl{!uG(}C1`y~`lmT!a<SV|Bd)P-ifZ|?
zV9q<{1^aJFGQZw`q{=L)GQ+I&{OrfP2MQmb*=A9HmG$EvZheR3DQBNp&NH!0QI!*1
zd_K7@v}mi5WPXmu^v^HDHRmlTYG@bro^^7)#KBY5_if9Mnmsaq|K~&dqRqc6_WZiE
z`i-dLm4uSOuniLrFJI<A|J=i%IlK)^>l34cZQ2*zJX@n1xydBWT<-|eO*!_D60(Pa
zbRNtL3qN~ubNI2d@AoM_PH$gucHZOTi^Lr+AODkcZ`0I@hjnYZ*cXdx?_Mvhx7Q%-
z%=-tsls}fSyt!r`_t@m>+zNY*_!Cj4=X3g(YTp<8%`dlf&8n*jZGln#$JU+AFVOmE
zIO*KABfjQ)+Gm6ag$N#s5<bn4Iq%QT>fhfgKCts|EPEm;;P%XtY58yeMJK+v9Dnok
zg0tqw{l$!P7(BnVsuy!r@V;M_;&=LC=u(Y^T0U*xd;`Kuc^=qWIn~-a_T28UY`qY{
ze1J{t|Ch22*B97ayDIo>`<^4gy~aFk{Hr#6*?#YPKuF&0r>=qjP8>EYJ@`uE_@kAj
z(XDHy{j}+Q{`BbA^N)j8^-30t6>z<hzL2b}=ycYwcgOd0wNFw7;v63_E}!@>^-TPh
z24jw@q;qq2ew;Y}Z$-&`3o&bc*&|Z?`c41-xNkogGE4Et$$NqoH<Rrjv;Tis`bP0^
z2urV2?fv4ryB{@Hzw47;w_EL6T%loNiE)xy*zI-Azby)SCP+O?kP-O%wf;}pC->y@
zscV}4hprYszP{$w^+%;eKDW{Yp0z%Fz|nQ#hy)w|j{_QPvr|u>KdyX5{`|f#MLKi0
zYsgjqdbuJ)MJ6CyZ?8wT&hMrDr!2xQT6t=?875TBVdVJ3GDj_@>cI4pMF)>EPyeD5
z^-4I~wW&h)L;b(-`Tp}vj{RT@d=i=R&3NOzb;iYu9G!0_u*y%hFP@k6;hT^8yuDK{
zySY#F_0O@Fa%a4F`eWZUpX@GqyN}8h-u9;$+nr5KQk?b+{%6)W(#IHhaL?kB&HJ|r
zMeUqgxxd8IIfglQU-kWmD_l?Rmc030c3pMH`Id8a=T~K|>nNJox_Y_KN;iSMO()$S
zxVK#h*^t+^Wo_JMqqu6>{;LMbZVp)oCJ9!*H8sDR)~ET~aj|3JpO5kN&2<}pebBic
zvvI;vR)sW!(o<b){v3WTDelj~opNsLALoe=+&`tReI(}-wvy59*7uzs%06ESk=XM+
z_Ij*rd)fPrT6TVe=ZEJ^>vrmL&+7P>T$)(_Z4>9K2hX1{B(@k|IR4eLb9qu)GI#c3
z^F0^bzejNXxm&bMDsPfmz$=!IGi`dAGN!I|JoUt;kMZgL`u~d8CjIrczsnpWW*)oG
zWLogf*EiGSm(99vv1gm1*txvkZ9hLRTE1Jm?#J8Rix;ldin~{+5~erLc}2MVwX##j
z*5^;@>HZ21{=c8$UC-jQ)6;Z6&zx5C(9^;){hZ8<Q~S?#f9uYu|2cc@!Nu(>v$ply
zJ`0*t`}YXXo}~@dObQvbN{_FUyk*>%_$upCO**r}iiCN=IT5iLVYVNN58M8j$HVbs
zB9rff#i^%1FtYX<c0KT^3<;B6$)dySFJQ#zSs?i!vViY%XvRs~n-%+vo=ve|BJ=)g
z(t-_NrB)w4pf2EG!1beRTlC|cP=RF(EZ1I6b<B7vDDjHZV;Mg)Yggc^4ML}_&#)(2
z`zYP7yb}3N@nR<T$^LBpc;U^@&UG^i3H2wx&CAN{u6|#wGVA%4<E|}RAI$9K^|xh>
zXwp3Rg>}c`BRta=F;p-uIdjVDmT~&lBeL)J&XqXB+p=X&UvXGc=j#mRi|IOYwT~{c
zoSVkJ#V4NCM|z!?g_G$+W78JF0;Q#A<eyo)D&2l9Z7x`LS?qnp?{6zu@0>qgWmhZ8
zZmH<QCh$XejqiVko@x8^)Y>*SPY_s}zuaH8|JXLmk57zW2W40`H-~%`c+sakVGTp#
znWcxG$A-sxMg+vyeDt@U-n6*m;}$dXqwRJj={1jE*H12vVA`C%aKop<M~b4}e#tA%
zkKL5GW#|yBoXBwW$noz7*N9p~eO()&qHt9^k;9pD`E|d_IX16fUcBnOW7R<o$xp>!
ztvM#Xh>)6HaJhWqo|HYC5_ycH_<{nTmP}bZV@~})tpg_>?s)oldl8fRYxW;^emy#U
z@pw#b4e!$<&mEn$a*j>OV!URxEyTdv<E+TWug8-2w+m$|uQ{r5?bf=F&Mkotm-+j%
zI!)TAc_xB|lfUugub%mfRFcX~&Q+#|2+b>bcw6s~P=$ikh8yy)?o40kv9(2jWhdkE
z6^$`RWI{N!BBfi`Ik;XbyM3YJ9iMeq1@o1jq^(Pg_!b;f*`8%1{`td#H@A29W?Aok
zoO*2O)VNtQ+Lu4xRURv8uOjkvnsk1T{m(!3><m{EI9(c()@21~Wv%&q#_na)vb82x
zHYRwMgqArKM~E#{Ki&6j-kaXF5uM9t%)fkQE$7zQi0|H>U*=xDBooRm$*u4I*2L!c
zD|M4Iv!*5f{j$aLn_9!g5BmN>a!>nbp2_E%VEQg%i;bH(&ym1Yt8#Ad>3q%eovFb1
ze7BfhPi2d_3FC)Vmd78cbfzy}+~Tk??W~5g_4c<3@3bEOTD^YZUe5!6|Ari{u*=)^
zRBcNCt{(^get$lvs!7j!-Uaz@yju!5TsO);Sf4awTXKV=<ihZ2w`5Z9`0eeycTL*7
z$Ak6!j5u+(2O++HYx(=5zW$!ytu<xo{F>0*8zQ0a{|E5gt8t$5Z)yM2sw%BDOJjd~
z2*g~llb4DXbnn={E={(-?E9li$$ss1HR&?V=jJVOtLAOExLHa{V|`Xdgyo+TTjiIw
z{jgv+s4QBi|1;fjqqVd7CGMKzc87jR7}vJR9dO$7rQ}QS^1bYT!rO#4@|}MubtwKp
z;uHNX6WBK=9}k{+qw2|l#G<6CMNIq$S@y)RF8TjO<J3{Jq5`?Tyh9Gl;)@LbJdb#D
zzx$J2rIxe)v6BYpHY~ctc5Ut{^)-_dGfi7;ROe4?-+g_C$97-)nuE3;;jwn#tlxib
z_Yz!q{LiE38mA?!p1f~5sk4}qAyhCkFQ+^HzyE&G_&<NdITkYQ2%h(4vHbstGjZEY
z?7qkU6X56RT%sj+u64_~9o`1}A|_qhGp&wC+x^#fm*0!}<~)|G__Olf<S%o7RKNSY
zKz;3l4QoSIovy5_N-55t^x&M_n)c=YpQoE&)?a7&*{Xkj-QVzi?^^QrGtNzQ6<v4n
z)4H5F_YM1R{D}MUp5Zflt>TM<TT9P4eL1rEb-bVCk_VSoBrIfpUHr;%<D$u8d7Py}
zGoQ+EzT*9F+!=HBfa>)5D~^bNlAp5qlZIV#U2w!DH%*0o%lekoimKW9uebXC>Z?ip
z@v@Mrr|wk~-v9WZp1C-|(0qH2-4~mq^WL`Wo0|D9{>4+Xa*ux6p~>Bb3NvRj1*d2(
zKe|cs^5Z8H=RH~b%zI_Yk4rP2ufKMwJa3Z5gZ5AR1NR)i+7h>LtLpjF7uMeC_Q<%l
zOia!wk4e91FW0<TY?3{`$@|(ryg%k$uxiGIV7UvmbA+b#oSd-V>({#Dk<7}LCLC-2
ze~rKY_g(q@&+L1)<=vh2V3xswmkqBc=HA|>8@VCj;6G*ezAbCw_y0R|v|IeW#q&AE
zWqT}>*2Qlsetu3>Jig|mx2~?Pd)eDtTVH%StsnpW=lS}7legcm`_0TytY#cP_4&N&
zcWK|YSu(0Hy6MF4`_sGsQR(g6?RQ%*#oW7h@7~Mb>-T=U_47~Nk3Q>nKaQ;mU2RtP
zDtP{{KhyVpS=zt<!y)eJHD6c9|Bd{$;rIO4=U1=ax2x*iot@S5>i_-R$}O&U=jY_V
zTkif3jSF}m{oIsE*gVhoY{W4g0SmtE>9Df^-1I*1nZ+OE=26xSFNsW3oROqnwD$G6
ztz05A*%n`NRZrHmxL0sWv)~U$cC$_9l<Gg0C)tDzel0Yeo~mjWee%gaQ@`_NIrsNZ
zX8w@=up-^euGVPEL5ZLnyoIkqLKduN&UvFW<Fm+Y^Vd3?KYE`&-tqa!E0z=6!hTM+
zuTqP>d2QKT<9f$kFXL`*G1c3Zz&q_jV}wUf^7TUhYfG$I9{kPU|D}6l`T4k4=YuBi
z-KeG)xz#4FuC|!zS_o^w&s*$9U2|OLnVv}$Q-5^zdYsafC#)^j%4uu<{(XMr%*)b?
z-A)0G(;t`IHxP?Ipc@+AwX$@*_U{n=jq`p)&Ha|-@YX_2a#`Pu=go!R?|whlDjv(B
z5j8<Ql`G6m;07<l$4{Ta8qRa%-Fqgo=<DU@NBD%at_z+D;=3Tuv*Jd`!Vm$Qxjk_U
zCN1<{^Sn(wUMc0_rXAmIWfwdYGHTfBqkn8y`n)p{A^u)l>#KBQntv9HANzN1Z%rBp
z&++NTWx`jslw`}A{w(RRye<@c=!f4VlbF`ul@jOMzbJi{W7;x<!D@FcU*Vh2L5#Py
z{w-Y-cbH+{x*Hqb1&TFvSu&^`_IW0xbm^AQ)V`Z<Ip!oLJu07EuzT)~^Q&$+#r*4c
zG<4c1)TzyzdDpg)srbF^cSrsU{e}B4P5;Z_Qu#}1Zo@tXPqPE*T&F~4G)ycyl)*Bm
zx7YXMH}BaIo0F%kSTe03)|NB2^vH_yJ#%B-H`bIZTLf}xE!)s?ee*TvhQMR&bFVQ7
zv0LOkWjVQlY5S>FTq};UF6-AYEd66!|L)C=olhrRnfG8zZW()}NO985Q>G1zUsZ5=
zudCf0f1>2hfe4eCheNm}y8o_U;;(w7x;iM6pCLpsmbZ6Dy_cl)?VfELlD@s`pL`{B
z-r--@6I`WNB=>Fz;r|}EX<|g6?jhbIOMX|e{i>aqnYn=HxikO&j-tM(MAir`*&WLF
zDlEI??>nveD01rY%8Z2Cu=pR_BwQM29jVQ;Z)>k!$ycKH(8@M)UH+2)E_?RmS$BoY
zsy8o+xH{p4=lvsraz19ANgF2yt&EPZw>`{nqZrox%>Hh1KH~xh?x}BPzx*0HXHAxU
zX7g_=E2~ZM|K_FZIlR`oy12q1W1gk*b=C`Jrmm4bEcPe3njSRh?@>;@dU?U^PZ<{1
ze%m*c<^BD*`cJF);y=OjJzm$w*T-);6E9(|A3OKF<-xd^vU@vQ=H;9_C2>spz4Z?J
zbN2bZd)^Aqcd=A*lxuZ3f4T4O-H-D1Q<ogJ)3P_5f49QVXIh&}q-VwIY+l>Q#d8lH
z)^AO((`cXA_g5`{g8d?f4e4qUuO<Ez|6g}jLS@&A*XQk??|t@iv&W%jP8^JaZJ&KM
zrMv6M-gd~4|9C?6Xz9lffBlaxuYY>^<K6l{e1=brEq5<e{g(H-S9^Vo^z5=X9gF`?
z{&=ta^Y3qKKmIB{|8yqPamn)n^JZn~JY2k{|L+Bc<Q*-w!UBFq*F1mp-3$3&8Fome
ztKsSnu8-%Ms&=X`s9Rw_D{I-&>ioL$Klk$grZe1lnc)^V`P}=Rzu)~>eEx6ZmVm8K
zUOc>85gTws;l(B{25Y(5oH{R?Tl{*B_KANFY7#!&{UEf#CV_QPl1Sh)!@axTaN9P9
zy$N#QEqu|>HK$~<=@ZW#`%~tuO0azB_v`<UUlO);?XzC{?^Aj3*8Z5U{m0HarntI!
z>y7L8|5Sgp<-@O&-_P&iJkNS}-p@a0=coVsb5h<uZ?^gUKXVKJ`tSet?q7YL>YLB;
zHG4nk*ZtD3`_XOx^QAxEe5rT){vGzO`}gd9{Li#M_h#?^f7*V(!PZ~7@js^PS8~_>
zdf|MzEA7mKgvS3Lx8~p9_cP)q{|`?4*ZO<ETzdYX+@19Xzs-jO^Z(vC|MyNf<4f*^
zFaMpLZNC1&)}5O+6&*cme*e#b>HGgYjc1rq&!zo~OXQaz!}qjrcV;j6dz^pq-Q1c)
zZJ9O4obT5E{d(R0*VOejPsPjL-`m^JZTG5mdQ8#D%@S3s?LRc~&v|gm@7IR@Z{Jsh
zaNPR8^Iu6>*|x<AHkH?7%lH02CY}H1;N0?iKfmw)D82vU-<#*_zHP7j^Wnd1ouKBP
z)VOJ{t$CG$6n4B8m3isLEGBZwVjknNn1q`)r)5@6^-q#JkyG~Wl90-Wi$y^#2QFpJ
zoGKz<ko76bLL|UVQF}?ScKgNC54KvZ(k$>~ymC`4_moBVTDwIxUv2lPUAVVZPvp&v
zh`c>+50A<Q+k{)%9en6=Ic=`|)yv{X_RZB-|L|qP5<3=W%N4m3wAjPrN?8vSPMDN*
zJo$a2UsBioX$Ka`ihtwOxu>i9_Q(af#rdvRmL6;E6S(CRQ>eOh{jm)ybM_ahiWNR<
zJhyU5#Ho!lx~xCl^wOCe%F!d)vUN?|Ua9K^@n_U>7V;G=P<_x=9@~9&H=}@ckAl6-
z@5+5*+b(m+PJYT}v1Hkt?BI6>@xm2<dj9LE)*ODaUHr<b8QTT#MenKbJfk)1<n!7&
zr*54*x!54GWs=jSaMgwOhdD|QiY1xeeNxM@)#_O?%j+vU3Lo_e9ev~>u4ukx=chZN
z5zqSEo;R+G;XizJ>zS-X!2)UTIM$3^D@u8<g{^9rIK<#!e=z3S<SoBmDElwyN%VA2
z)MQHab23&F$%_1}pku1^J6&hRf=kXBY1_{Cp4(gfc;)dGj~IC)J(n-9x7o%2=FHd4
z>uSuWy$RdHWvgMRtFqYCC%dPzdz#Umphw$Q8#i7yQ0BLhVr%g8$me)z^ebVe<I^TN
ziRbG=zN~Ip%q&@S^gP$M#;JZLBEC!brCTSIS{5v_vHRF6zIayM+05(F#v*t9_wgNY
zEiiVw9&+@AzW-xgriy8t0WRSe-b;ME!1PS))Xa}xnC523rr7bQze-y7_H56pHVNfB
z&zHWvZRGd;ZT{{lAJ#T6c=zZ`qD8?62F{l1$E$zup5(Xh&-QqApXC$n`i~0x|JOK`
zCABcyuYb-(A%i;=Z5!H-YKIGQ+w^W`T(x0JpP>FN&KY?f->$iCeADFZ;k4`(H`giG
z*xiqJ-~TIjZ|3wzQ>VxE1UhZ3Db<OSt6s>dt@n|cb<T|#hXvK~PpjudJiff+boFnJ
zyGmD<F8Q7C=0NnOs;6BUP8(l7SGllOI=*ve>EexF=4^jhY1RMR>+#d&a-DN$&pT{m
z?N;-Pqf(mrjC{%IwzzZmcFp@ROKb|OH-ns8=j!8CFMhnMeK7CFjzs1?3pC!T#=L!3
zE%(f>f+gFQxBQpr^jM+oOn=fAIYb<f(?85|&s^Kz@@J)$*2n9MbJiKInbE7k|BTCL
z+M<R{$Lqg+w-XL8zFVKD`+xs>&x{{0^8ZKq2-s)Ge^sje`~IKeyM6Byom{GnP5k|P
zLv6ig%6tCpWS8%g|M%cwh|Hbz1J1|d7f2qCy(HZHsJm^RSI)x8Hj<YTCq2zNX}?rj
zGO?<DK|I@`8F%`psq|zV=O~=;%2WRTk>fX{O)q+V`uOke?n@IEvR`;|@9*w!sgs_G
zs6Ak_(Qu78lfUn)*rWhW=F?#}c22kYXPWyV-|3>q<(lKx`K|7OOa&iXPu}16Ggox^
z%Z+aqxwiP^9$R%^j9X0a(C;s1dy+0+F23yY=EuRi){AE!`T6YGH<lYmB{Zcz1Wa4p
zU{>UJxZmPRI;Xn4xl^@q<YUESA8!8tV%=!3H}$`M%}?)-$Ll|-tN1Y=;VhSwXT7lf
z{6UN6z$Zr*ZV6f(^#A^wz3emQmCpQ7?Vo=#<x;iL%ef4UPU<3>S{zzQjv*V?WdF3O
zTfHvz>ejWQq8qz+ELx=0B;r`5?x5hn^>U`?`^hOrdu#XK|C_ew&gNfp_pa+Nmc4VB
zd1mGF%K6XZ-~YeMo&2zJpSzV>pPM7Y4;PMg2ma<BV0diqaXiwPC+f0`S@N}6maD#+
zH%~V?(qqId$k5H65ZUyx+<*0oDR;K)R?pL2-+R;aZJ|`t$^U<=CYAqhpCl?JYCN~W
z&_##iU6O=d(e;phlBb#fT|8_%(Q@{yYn6FM|1B$+RUYuh8NKH|C3KH1v+?{v%?kpV
z3A^?hn29x6Ub6ar`L14}P40)=UAtsCWSZG|{pN(O*(S&B(!|yK;#+#W=9>?d&$n%T
zVE8J{VezRA-=Z{YE+0FqF-5D8dCrMnQ;x1wU#PNby}!1bd`Z&fXSESw(Gm7*#O8dz
z7<^2TVf&Fvby-2_dGT_4nG0hc#TYVAQ9BdAR4UnYf=_n4)3P5DDwB+iZ!_nm<Z$>$
zo|$NFTr9Z1ShdvnOZB<DK&^ioyI3z8xVg#XGqtQ)#@(pJJYVj>ExTDIlQ;X#>(BNt
z_nBkxH2&Dt>-7h1f9~E<kpDY6ytcO1dH*q4*7T=KJSWHfxVC-YSGf$n(r>peZDN?K
zK8N+I_VoRKZ-4vITfRblPl4isO`QLKHXWRIvYPWlx0vp)yX|&g7UnNlSTAy(`E-Lo
z@uwe$F8f*c^6JKvJPvz)bjGH$`_1I`F?V^U6kG}P|6Tp!!ouGd9y$O0|8L#?T?PN+
zeIKuVzjICgeLW5?o-lI`<?E6zOJ0WdE@4cSlwp2USg&F~A*ZfM!lERL|8v73i4}?d
z!g|$9>lXO1us27Cw7AXDy?)lU?PzmWShLChrVTdd|9oPsJHaBF*O9UFWJJOq2OA|9
z!2m9%2S$ZzXH_06GnXyMO#kz0)oI5f-3v~C0#6@1`Ycv<W0q)?)UoaS<rDZM)}MT=
zp0sJc%eT&D6;f}1E(-Q*>wLx5DBHF6_ICHbPfkYuyKD2soAcKkyPb9u&)sS}=5ySv
z_*hBP(|4PyStP@l*v<w{S@<x&?c+8Fw{?q;T;KTk(W3sX`{uA;d{g3Na%Q)UNbokF
zT<%-ecY98~;D5v0crd9!GkAZ%=k4W(bGpy%N^x+ww{AX%z&b<YPKgN-e2yCvCMWeQ
zy?#5Ptox+QrFL$A>$<L^Z<fFF<6?LHQ=IwryIFA;Pm@@W*qKXmo26#F4BJw=?EUN1
zJ-^hpA6SwZbWUU{Gkdbr+C#o6<}Si+9*dHq+b@V5Jo371QT}rE+j~Dn>|Xw>a<=te
zi3E*9zDvbjbOcSU19_c}=`;!Mm8<=*@XKS7!0FCYsu=`0v-OjuEK5RUD*tRORQCx~
zj|vHolf3Yc(d3(*XKL1*R>`$SAM`v^dUqOxE<RY8b$3p-rpsQT>pVw%J49IemzwTf
zzK$pQ#`}$r+mG-6bNTn;nj1$VHkZ}byk`$r`f<fwpLKWNEK^IlW9g-wQuUJBwUbwC
z{7CUSqxWr1&)&EFkpUcGXI{5l4BKED93+}&y?N&6qxm~#oUwkh{q>Q5W}N(MCVM5C
z9?ia%+j0MXkuXba8lTfKnKN;QO)-!2t1r(E<_NV24$yX<oUu@3=1kiiZg<Mx-!+Ij
z-7xi>#q%%9kALh`?zo<j5`SgRX6F(s2Jsn3&*%0YpLbivIQ?ulcfzjwyMBE9@#4b5
zjZ$hi<~;M=&39zp-QSxyrrh$>XZ^mWe8B`Ik4^uU&n?TkCSLLBqpHFAvxSc?CO@7t
zdHEydT7%Bqc^Mt=8&1uO*!3{L=F69JE&go1hAULhS=0(9ukDe}+oLKrx7I2<R&@KF
zqU<@P_jVeleK@e={l02peg;R*;BT7qX4wAksQ9}2obrx*wsi&^uh{Mex?c8{5Dbji
z;*qe@ZHL)EW`l&=0y8}QH73-(x4!Rm*=K_E=}r6x|1F*#FXnz=hS=n#?tfH%8Aj}u
z+HP?EkbYgM^Bs?K@0&BKbIrL$7|;LQ@cYT~KY<d>J5CjHmkW44a5U#Eo3j6Ic%j=d
zCkAa!|2;Z$wk$}Trun(}QN|1@R>oKz5s6aPFSW%B_J7tr?wWg(v1v!+LcViy&jrIe
zzv}hAeizd};pxquiqo_2iS!Gt$vhRZ*0}uf@%ufOl8*IMo_w+Q+t&5{&*#T`o;j>l
zvt@U3>f^Mg-R!}kB`S5F-xgk+9WQKsZR?SZ>iQj5cbMNTzWz4Qe8Ys|n&;<Y4LeL$
za;Zh?PJ0>gWSw;P-HGn9g3;33Hm9jD9p`;ChdW-r{O`Xukxef7IeL3^9*c!PNV~#(
zKJis#@Po3iS(c{#m60`1jO9Do-(7gSLG_$fSzJl(t(Mk>%G2H*cjZ2oYq0P7)DZi-
zmo{*6OH1=MhqEq@V_vge>4v$o3O~boN$#sBE7u-)e`{)%r2|*kgPlx?$#SmU%aT=f
z+Y|pjOy+pKM0d)g)F8HJD!!L3Z}0Uf_v2XbEv<a_l#kuvOTCR29crvj-KPA}BtEdf
zOKo4*p_=2#Qx97;ZO!@KXKPq?=tabKzWQR81-iF6GuQ%F$JlqQ)-&98w6j}s&C|B2
zs~fC!Vjji(GuB<gloci3Fnvqj;egqi>y|Cj*!OGwe<z#MpAGvO-UlvbKf0?oI_coW
z;|kFw&Fa?@=U&{qRpRw2w<d?#N&f<aA78ob*SR-Z%>DVnu87?=u?j(f+g)xod}`kt
z^iX-Ow-oc-myF*d_dB`GdCHpC8hTv4X0b<N%{=B-z2j>HvaV@-RXrKZaQu;DqIn0q
z#-X_@I9NOOc<g(o|G<SSm}}CT<~GNrCyp5_E|az7?oQA4nQ8La+u+^&l$rn5=@&SO
zM!nzoce2Ckx`Zz;F7E#Q|JiS;8LxisSg_{0>azd)^tAVwv+DjV{>x)|e%fOrW4X80
z%HM<RK2_e$_;vqroqBHWtN+!%zr8(do_EKhw``u{XZx&6OFVhE1RvSU+04e9)g)-2
z5pS3OzdqN-Ci;Bp{Muc=e(1cPwC?5m*G#$lO4iv;nBx(o#AfTOlJZJ(W-&AW<hBDY
zQYS9Ccj>U2ZDn|x!70>S&~Qe3wOH(ytH%$9G%u)(OG#s6n<yS{kjb}czeSPF$@hm2
ze(gJQ*gHl4<m0bbcFf*(s@!%n--YK-CiA+yY|Y#fDY$Q~tW)!HwbkNnD@2qoGCm4o
z5Ih;${9$%R2wSQ3J1t?g9`&^kW|jEf?A4D~eR<+okDNSvp{gW9a+GyS#+@I#?+2dU
zBHETJ{*GC+@Z9RSsdlC2cWbm+)++_GZu?xb-~O+nME&N~FVgK<=06X7?0$Sz>FdRt
z_t>iSuU>xO!igJ=zYk=cIluXWSieHY+k3m^87fa7Fp8IOn`!^!^_&Sm7o06i{_44!
z>EE~T{ST~7crp~e-hJ=5+q&#bg;srD+m8o943}5!UmhvW71g)T;?<1Sm8nvVW{<Yn
z-<!m;X%dssvm&$Jg}0{u{G7gE>$(p0X?m`+9iP9szGda*lLw4=|6l(dkx+A+lSB9L
zEv3uLrk#7E_jJdi48aK>S4?0$@Yd<#!rq_XH~f3&nJ4o*Y?WBlGd`xQQ-|&;wQ}7F
z_~2<PcDm)AU+-+QW18J!5Bu%9_PTfXZ!6^v>%7`~JILBZj5n5<=g2c&>7;8ScS^72
z_w3~E>yT<Hf4}?pKOT{338zZDWgJ8dHoV!9eM%x_#p#4AvB^$F!pD9`oG)8rk|XuK
zHFm+}vkB)kSBPw#)cSPg3g;O&Hx<VE%&K8I<jv1I!R=yv`k7<zYksb}y5(WcOJ;G6
z*pjLzpA;O78s7?tF}I(-a?D8W|7+&DHGMm>j-L8)_58YS^Zjqv2DbmNG0aYCTwwIf
zKdt3OW97z8sq*i<vu=GU|E_VvPx9s8ZHEKO9lo?5xH9cyo@MT|NsWtJig)I`G~OYy
z)}w9V^aHkA`?6N1NM60R%UtM((6=Sxt1>6fN<3m_^7z}stuJP<{<wPm_@(3T`n^ov
znx=eznS1oVwE6O~86Aunq09T^#Fsw`Dm-%M=S!(;P2Y;N|6Q4v(^(}L)_KM>e?F&x
z$r_hODlc~P`!1}1aVstK;?aH^Kf#U8OC;WOrgp!7F8b${=DMvv64w}VxSDcUXt8kB
zJy>Uvzxmqhu(e&s*+YeISP6X>pBk`%&4B0FixUdJm&|lt^J{mtxt<qu2k!yZMI9f-
z1ZCDZly_`tW;^hXao=2j!*%JuZ|+W1TI>?DNp8oag`K+3=j7kp();~~pIY<J6|7;_
zCls~bOidPM*zsrOE$5HA(;NSBZ8&x!=g|9~YoE=}&*0Zcj61rfSl903F+&HD$%&fF
z{2e3?3VgSbIL<d=`@Wk|7k(U>CuZ_*@2bZ;_4%g%46eTGBjx$MPW$J%?{99kE~}}J
zDSLU;kX`Z0mW9=`1@0aE7`1ZODhuY&rH0kd*8Dimzqgy=$H9-crStlpW^+p2_g{6z
zQ6=DwjYHs;M2>q?S-!|i=kNX_n{mxOaQmzN!l&lz&dvF2nsI2k-|GJDab=Mu!dGgp
zEAt<}bvF9I+FTY<K9`%#8~E3mEq$5UEp{|AeV%0eukGtygSDMxvu(@%?3iI!m}9fO
zGQVWv{XNP7XLjVD$+e$Vxpw-KZHJC{q&|;Y#gd=d!xeK}tBd_3Px`!wd3ze>hOvlm
zz4hq8nUa)m>gQ(FJ&;lVAo8yAf!o#_zd4t@Ju-KVvwilhb<WEFUww{0DJeORaeL*Y
z&c7?e652k#XZ>zh^1b<^ieA^QAB=Z6#ShJU9$0=QC`Np%67RxIuYYjvFq;&TC>f@?
zdEW$Q23Ak@rVE>9*k&hb6?%Dk-zhARuI7$$SpD&}m)f1LR{wrHPWqj<N4ucZI3S)e
z-FjpA(Y-9Ulr;Dc+Q+VL`QoW|E2-9Z37g&PCB~7?dNbZW6h8I%;O_kHxJ{G4ZqjRC
zuzi7N%QjQPI<MNC1AmvVNG<o7ZPD;$dPLUC?ffU-3s^Wfh9-vO&iz)>8W8MT#j+)D
z+M*p3)Ly1()|qaI@ZFP_ax6k5&~+<+Z_TBg2fo`Qb;C?%SFCgpZggeXv4eek_<5uA
z9`Cn4`0luR*TMTb)$``(J$fEfAS&}gw$)+ooge$}%U>|4op<f;TFDQ4Z*iWP{{N%Z
znIr#aPW&D{Z|dfV|MK&D8Ycdq{Z?K~=of1%+x?}o23{t=ZobxMZQE})&(q-dPX+sb
za+2TvZEW_9w+gqswKd5kc@^sy|7ix53}^L}KL&Uo(BJoLfn%oEggRFqwlgwjJv%4g
zd8{Z9?{!&D?)$W8O+oJ)o9;3le75n*f|5tVZ+FYN&E(?W9rbfbOwBvB_v?Gim+x^f
z|Ea}kaNfd<Uvou6VQ`3xVsmtC#+7c9%|C6c{_}0Qdw0ggT^A0eYI%2R`&<zIQ98e&
z`%J+d>uY(r9quP{j4EG=#7MOr`SkQOhlPqn;ROb+dviRe+rG5=)P4WXjGlPa+>4fy
zo(204@;WZN8FVq&Gk8a$Ze#3`yHmn=JC{$hJ3mPzoi8D{cWu;Wv&~IY1pn+@m#EuP
zZ2r1q8~ehAD}+O>eU`4=yvsH1&ooPU^D3Q{;@g|9oKQV$qoaGjE!tNsJLynwZ?@v2
z3`W6q8+II?aeB*c(T+HSzNrRhlrH&7hb^h@`F-J})XdX+WSICf9Z$Qo?)vr6P~5yV
zeYzcYqEzFvQn7Vfvy1Gb94@VM+~x7H?P?l(QnK0BH2qsszm<J9y1a=+!tMABj;&9g
z3TPis5?J3e@#kafh~H8z4bHU^$3G^D8-0_#BYW6ju6*sG&W&?-<|W%NFy?S)uHcW)
zov=ku^U#$qH-j&PhzdJgZ#aGN!iuA;s#{CeOb@@NkRbDP%~^+MFK$UV+-54Cm&eni
zd0GBbt)_J9tAJL{tq<l3NNVqn`s127?FhHQn^Km%cYUwl?`3<o$12uhna@nG`A-X9
zzukVk(|GyOMXqc;_jKp>g&m7<I@83Iu`A#3dXhxV0=-1VwZS%v+iD&>cxd=MMa#Nq
zlHIqH{s*p@I9il0*HGnsn(*nre~+$#MQ8+zR^p+S(&lMb^(Afg)&4hYYG0oi_eRz6
zI@|Vbi+MwD=O?_8OrJ0OeDAMG6(1U_A0K$PcE+wkTL-N-lQ<__yeRd|Dq-%b21Y?c
z&4!sPk7eIJmwT~e+T}ezem&xs50Pxv%zC_2&bUx-s>JeRpS7nSYb$*%$anETAzPX7
ziffL$nQzSQd&}~2WBtpfBi2UECC4oq{p_|FoeN7aX?B@8n=yC!+-)2WH<-TL^ZA^`
z)1J+b*XHllVT(T9Q2O&~e!VQeO+h_Z<NDnn7FC!YT=b~<;gSi)0$VwAHD7IyQ8zug
zrK5nWm~ZiHCjQzi?wrH&_uqIun(erznA5TEX~b^3FE91o%U{<W%U;X$n7Ql2-S;Ph
zzAqD6yCkA7)Q9&`=!xHNp4-Xs^769O3r+9|n`Lz=a9zbO%T0w_j=w+2y)XBAyvEdq
zqe>rSCopC)^(#&JelX-zh~|~d!p}i`0^4_-Sh=6IzcTHpa@LxwE3yn<n6R<&oqk|H
zUxQVD$^*Y}7f<i=D|I<8Z+pDH=y!{uoR3e3dg{3+o-9oI?Sbxxt@DCp`X`iqd>z*>
zx=GdUckB8iRv&K6%MIDYGEH31W?sm`%NN70A4|9UICIA%+y4UH?{{gxQupmw^|x^n
z-16|G&2@j}e{DQb?6aejj2!<RpWym*rTX-uebGr8jh7!E_vzTkt(g>NuWR@5rvK4-
zzSWO+y309NM>jA^?zwoleG>csb4QfbWDV{)ao;;SeZTUze-D0TG<-DQzq|3pI?e^>
ztvtDGc3;slm=Kk%YJN70N$b&HzAdjGSk3ri^leLv)-}~sme=wuP76e9vz`bCKKz__
zG;^tv#COGGx(h?sIe4sI!c}S;nKiGfDm3TDkLo+!zcf0`W-;ZR4mu#`kv5z2YjD!T
zlglrfnQ$+3d3d$QN|r6(Is8n;<tEjPiz|-@7`*sec=oHgk=y*{L{_^yGd6O#i*oc=
zcPdJ>aR(i}_iV=Y2P<Y67Mqp4WQ{R1f3ingfaA1<|8BDdHJj|8&1-5YkvQu3Q(@Dy
zh~VbE<yJv0X%hd>*ZofC*uOt1hTTXk^Zvgy5d)Rn17|yzIyOAWdGzb1cg^)_Z+Bn3
zbokACNlse}Wv}Q)=UYX0t3!(}ET1NjXr{<JM<qu+>*4m#k2W;tb7rLTm#7<A%e=5W
zzb9AmWs~;LrO`SSQ9r_ds`y<$8t_oz^Rwo~yi@#+$_fWPeB|L(xvgXKf`+g&JHJ#;
zwQFE^<k64UUw@!`JJY4()6bML@Ge|-xQLIlMBIr_=rN18R!V_|)yXB*D{SXxz4#ON
z-)`n?9;4R82`e8+G`bv|A!B7(*gVzdC7agC6Djk`3_4i?duL`YKJ!2NSmX0EYM=Av
zB31LxZ#jSRhT3Ik=}fKDb{D5DTfy&q(pXA4+ad0^Q1j*W5iRw*_Ajw!YjIo@$|d&x
zNyF(YTRv8Pe59(-#q>$uEg^*UM4G)*kLpwJ1QwSp^ZRAL6CZW73G1%ZlQZ(-GEZ7?
zj^~t%Kw`N0nt0cQsDoRN6kX1*yu9?H%e1zzON({u-U!}v{_QQFRo_3)+`8=jE$*Zc
zYhAM|n?;hGszo!dSD$Ej7-jSQPw|hi(|g``1fRDsmfP_@ZVfY=h12|qLgrFyhb?m>
z_FXv;rs%O^ub5(=jH%Sxe={r^($=oZ)A+6uz{0tBqJito#>vkP$6epSn3j-WvdB`-
z>B6IXd#z7eHO;KKYo!(@c3448H$wPLaNA;u-gkxS3SR^acIBJ@JgS&g{`Vta&Ha@V
zI=cPzXZ<w#wp!$K9)GguYld41-M1PxpR71&d+gx113bn3HyZb5Tw0@GHMK|Os=!3s
zXmfSPDHpFCN_L!KySuBSV*YH_qGe|ntPoXwx_7@QTkx`dN}LkGDg9Drxt-6iD_2~2
ze8VvLQR#Y1e*0g%89zT%vTa=bcj8{ppM77i&x!83cC#Vqp>J=wBu|d9&+!FDTm^GY
z6?eV%JL39k;h6`U^L}nFJlT2t$ov0a3T$?k<wnI{Id$`$;<wukPOVBapX3NeoZP1p
zrIWIpbsERHBiiDO8>XI75q|X9{*RtP)6RL{&GRGu4e~<Y+}R@c`WUyt<t=Ls82?OR
zcwlr-Hex&56~7h%{*J9nWMgjbP+j$URr0STRYnYJmK9umR>7*Lva4UGdfJrCQsty8
zTQ(>E+E_Z%G}B<6!CGJT4|D7JrcY^J!Yt$W_4411PY>vodCt)5t*<!$TSIG$xW&!(
z-KWoqDCnr(Z@v(0vO&wucdiWgv7Y0(8FKqxe;17Dx?qr`^jNq5m=X7rGku)KVvme_
z?pwZ7e;Rf81k2|1*KQ`a&mTXK7_vL(UGLTG@Z)@28Wk8HT=Frzy0QB8vL6S__xbKR
znOk^i<?@YvbG)apJ(|<J<KPLl&1cROM?aEg?URz&p7&wqnLN!rj$I5d9N#>hxz_Qr
z9m5Xs=!-nlEqvS>>jVS3vQ9GhZ({h+(_B64q+{RLp66TZBz<!4wC(V@-g0+GOHSN&
z#k?g=uXKX0`noJwEo0uc#)BoV`TmjqS^uu?`hIZB@=SS)3$<r9Psvl^<p1-OH^D;v
zh`vd9rG8}X_vmb{e~*?$zWMU!Mby!smM#K6s_%V|t2zGOk;8GqJ6R#`_zJfDpEI8v
zv=@80*EUQqer8vPr1A2G^#y+$82^8tAK!m%N<#9p&%NvGxf@v&r)`|NNh8-_c5iGi
z4@YCu=jx|Z?R^$5NZ?IfDJx$bwYy4HLts~9t4sO8*Y&^KfBgIR+TsSsbdQaX4@AE;
z2z~UE-Q(}~3(o#GR16&AIow0vd|vhR{PKo_IhiJpcD=5bmH&A}{qdX6=afE#PS-Eg
z*=o4W?D)3c)y4XuN|DhHss2&y1^u4iUB1<t{P35~&dp`@;$}J~xW&jLa(@2DCCj75
ztpz5$D+=4>EA_n3Sbghfqg{JN`lNXNh%5S(O#FI$&NnS1z6qVnceCCJ%iek}eB!$=
zCCB1@3iriNUc8_A;Ot<2!_yTk$0GU;MEgz?(VZIgD=PB#`I=wdWddh+uT!agX7Pfn
zN4KKj%n!pI-*OI@UQ&4VXoksRv86}lR@w9SfB$#5dc~SwRuVx9OvRgjd``Fj$+>RY
zfgN-7H|QzfY2LKDOyWlsKT{0X#ysVcnMboMuZWc2t*X|E{G?$Rm~weh9NXOk_1hm-
zRj?bH?NFNZcTMyC+%pSXw#xK4*b9lvnXjAekns6jw(pmk)K{??dz==RM9Dd5Pwa|a
zYga3FXVUrwe_5oCv0L+<ZJ(LGzWc!TWxGQjKKS>V>&Z!h<0m^VXI#p<o1-%+ZGPC<
zw@?0L9`$GC*}u6!vTJeHw{uo(IUKLA{55)fZq~k<y%pLYCMDfrKj2d~MRF#;k&~}t
zwyNP1or4*jmt1lbtZR5}Q=VO6onLA8X~N6R&l7!A&R>33_;rI+%h6y3wi$|cl?JL2
zHLVQ{pO?7!%Fp6|d5eFG`(nG7wRbf$PH(Ib44!sAs&zw5yrf*HwXRdZ?Yv0Q+Pqw@
zD+j7GE=go)wk+q9zh<XeY{G5Rb6e(b^Omp5+ZRP!*G;-B@NDf2gIvd?Yn-1h)h_EU
zeCfSv#U=K`O3l|<g92|S1}r<X!|v%!ak;e#Y&w^&?b%uUNPPdF%5}cFYJYzHdbzRC
z+j-fd*A0!4`yR2H-1&TXktMU@lJ*SgdF;<*5B04KQ*2$9EWJ)?apCb5ZJHA`ZQk~5
ze)Lk+U$AFM8|$;VhC8N-{*qa=H`7r%zVGzG!X-L$Y}VRsTN^EEy2Hfg%kta7#)~f`
zv^p(O-4r#!jqga!vqi=VhgK)#e^{#0v4(r{W4$I{{XHMH7QU}74}K*j!Eo72qq4=x
z;poP~w_cw@g=5;x_N^&W=sBcuN1&iOA-?4C1_nRz6I&+aOR?}YP7Kz+bX{KKb!Iz5
z;@-^nS*dm*o~dW2e4ZD#ZHk%Zs)JSi^KH21$LMJ6RAX^^cXP61d9z}QL$FTWAF&u0
zx8p7|el%vx@zqWXJug-h_<b{<=Tr%A>&BC_x8=A^?z7y<)xv+~<POgKL(^v#orzo<
zzceawYkAi3FLUp-t^eS^KC@@1x_-*q{QmTl<$pWR*E6~;=UG+~)FWr5=zE6k_op;A
z_301d7VO`+A@{=S?6nP-PTHE8CB`~k={&ZovthST5SNrr<%0lY%kFkHW5XsU+qt>F
zA0LQI&{j+Oq&ClCf8f2>469P^WVa{e%{Q|*Q%>QPx7F&CHDt0_sal&Xdvv1I3wLvA
z7PVh@wiTOan%>^*^!nS}*#Z)pHm*`9@^l2RZe3jP`c+@x?%OMzES1<8y5qdV*Y>Wy
z|EsJjd1=Ps&GD`u<lEaHn9bmRaBpwm0)t~s!X6iwa~5(<^}jmr`$VmxS94kolkWJ;
zSl4#tQfAhD|7*f03k<KV3o@Qpu#YE3nxlEoqn)CKzh<T%ZMXj=DRJ((;5oJ<OQ*+4
z{r<3j-*f-+gFT7oigG3AZ!~}QKi|3f#;q;dr#>8AZ?Iu@v67s@za@K`9DI&t`*0ri
zo}+ZDApeHMmc#4<dZ|_sfzLbIN;Mp-Mc+JJuyBX`L7S|v#>WmFs7_>IIQegO!W~f~
zy(6vXDi-YBp(?S$k|oi9yHW7%o85mqZ?^cxPJI(~ddceJ`T}BM&QlrtoIWhjt<pTx
zn9io$W3u_)+^BtfY%~r`o)vqUFYIw&ia@-yMK(jvgO^`}FLy0iw2)oAdGdK1OS1{Q
zFITGW@D07<#=qfq_xb94Zi{KAIy;0d)fH!KWcofeW9eF>yWU%$EIj;r(~b!h*0ueT
zb4C5v-s>uvr`L5@pz4g=VXns2lG54x@*cZAbMOAsZ_(c^oac9l^Yiti*B1N}x+B#6
z(LCJ2@SIoH$D{i7GaFKj<O<uqD~iYze+gW&HAY<Z0oUD$DZeC?dg@b`soZsp2^9QM
zz;J8wzSsyac9GzXzgl(DO0Hb|{CKD8`D2dXj%_TNJn<Bdg<eUzVdL+f`3D)C`vkJs
z4_k?R-<!EOtMhMytAjx85@(r)?6Y}6x3U<YoZa#0?eycU>nnY=yy^<yo)4%?EPZoR
zKDmwOfKytQS9v&xaM;223&w?y9voDD)H^-K%YWykh_hx1yo}eCEo5WbnOI*(b?en$
zSoix~?4hWlviFrbdHeq}6>yeJEoDu-SQHrL6j%Fi_2b#`f6Mm#SAL&5*ZcAD@OpDI
z)0|efq}JxTmvNUlna^)pt=f4kcedt)GPPo6`O9sldU^Z4{Vx0%$-OXJV+&uI%Db4o
z#ri+*Xl9lE3QYN~SRpU5xz0ndnE94aTK86mjn9_N&~4<r-n9Jw?i8nko5QWn&iT3~
z;K5bbW5rXtRKFea+Gq53UVGfq0R3}iyLvv&)6OW=+3hV~b!)?n#WQC2Ci2eR)c9;|
z$Q`*pBNoQS&B2R~?%n=9^_Z>rm#6aj*SPj9k@y}YsdlbWO{YMth4l%~rc2>LZ!1|@
zJf6k2?Q~I_(>zI2=Bi3%oukUi$mg1pH9w-36ipEA*>}JC#hy=*TT;WUf{T}GZjQga
z^vfFwuDW*$ZhTc68)waE%RNxi@KXJJ{yVjW7t@1-XWeo)Es#r7K4*IWZQISgUpDz4
zm6!XO8uGyF;>K1VnH0G|rRfFRlr;q=oZVqK+nC>tE3k1#hrmIlte7w7i|5UX=B_nR
z)7ap#lznn+|1I|W$q$siuM0b!F8t?6)hxRW8xxi54)*XKNt=43(*3N8`=1#VZ~nCl
zDjAeFx0JnISirmNkJl9DUtv<w2@_I9=a-rrp1sA$_0#6thr@>X-(s3N-8Se6_{P-8
zq&$Ac=5se=mF6*(;MBzFjv@JT3=)l^gqg0GnYsx&ovtlk%)9(-*}cZMjRq46o40i<
z3e_5X?6><PA?n6{?5Dvip`*St{?Aru+kUSwd!4R#^Gr$mAd|nYKh|gOdgrpD;z#3d
zMT5|bCw@Qv_*~wqB4AzOvM`sa$r~oMTwplMvnuI+>aDlIN7j8^wy7rIOw-3WKIfQT
z{?CCNHohV(xBdOzwH;f_kjALjwwPD0ad%Ve47bO(Hh-A1So1~D<XbCwGxi8qWX7_&
zrDc6v6Um}bzEo^$w`um#oE%2AyFx#Nk9jGslU<P*e{-{lmgMB$`mxh@wi|bCThYDr
z_phX{f3*$EAB&$}C%^N7heT%L3YBjUg1PRWuh~#zpfAZ>X2@!3x?Pr|_|Vdp%>e;D
zTN(1&50ogJJ)m+R=djJ2J11=KaO#9y;hcPJM`kQfYeX3Di*B`V8^zx4Hpt%Ad1l`M
z$%WU<S$Jo(HEc87-==H5f-Sm>v!3a3Vsn9_cH=>#``a$dI&GUc*{@pFZs)J>SqHTa
zY~Ns<c2;Xk;{lUf)te7jDCVbp__8{#GEc@h*)8Yh1}U2hV!JO~%2y89I`zQDS+5Qj
zo~wNRU{i>*+(-2!b=H_W;h$Z_4a?gt>kcjXlWxyy|5l0R(%L0{F}#BB8xxP8zq$F)
z{xpfL_J1BetMU83LW;#Gc;Pm~dj~n{52?>?ZfMCkz9i~ohhx^J4EGt?&fM?CW*xVS
z{XT~!JGN!R#rA?LXDf7mxIBI{F~`x|@x_j?4?Dvpp6+`W_sN2(QL?Y=KzW$lH=Yd{
zJJ&n6@jT~QP{|s<XT!UnGc3~`-^A_L`&FPD!Fbpr=a@-QtWs06xX6LjJ1^H<SRbZ;
z&R&aEB4UPAtH7@<|K)UC|1kC?^Y|>8^!$q1dq;r}r!17kwlG~+TwU;LQMzUYYtW>1
zM~;<dCw<v*`tcKC|F(w*nU4Q9y1gst%#2!w>)o9jt3LDTIK>vK6>{4Dzi7IodrjZ=
z{f{?E9KC52vA^%Z<@2@g?mudAO&6NK*>GO%m&S^_Kc5E)yq%h<8M!~LwC3UJ@MEm&
z_ZrNrNsEm+P`>@{cLx)j-##^O=G!$rxXdZDuK!@^;YXk2e@H!F*j+I}>yF2<W7hXS
zew$&p*lu3T9~0KIVaICu@5xW!`}S?&-L3WxflO}<ryHNM(>`bU`pu6&;`;^X|NGMZ
z_#=CKNB#bPw?CfMUawN|<M_oM|9z!OZ9J~gJq0&<TQ>`*TsbMHDIT7D(XzJ2-((wa
zXZyTLvsGeYN80Vb@fZFrt?%-UHg8lvXm3zI<uB9opiI%4b=3<`DJN$f>z5Q;9PxVH
zw6i_w28RA;4@?$oS$AV=CBLQ@_dBoqzt4StwEO<QdF=Lyu8v!$EV%i)u823C#o|$p
z=kyy3ZPw3Yp6Rd9QEt)mVC%sLulRI&a|}xuZn(zXbN}}zZ_A&k*0oI0ox20rO*|6)
zvezA&81=`GrD*dfn{QW)3qRhDUoYd%bGi28GIPNfer-$T|365-aByu?@Vw-;_MsfS
z|Ns2^&-piTFT;tTTUYe=^RRL+nD^trgP&r*zFT`#+$lS4yYaz~n@6m9k4m){asJ_Y
z#vrzEHb>Mk-p=znho<YTSMq<(?=$^G@B{~y)vK!tUM}{{cCYI%I=q=pdA;k__Ma6y
zWY^a;PGf$3;6w9QCNq&6H<|wlxf-)={dgqeL)<5!vpeFZ1#O(R(W9Gl*75dFPhUS3
zt@s$$5d8bnPM1GMPkv24EtakjFUP%=RjbV4w3Eb?&DFx0D?KNretofGX_JBHhlGH$
zO^0SS89L1h`}ORA>Y<`tUnbAASD7K>_xZ2a4V56xxu+YNd6rCYn>@SBaPjxgOFr#u
zmwlo<S!dDXLV*p+AB^`WX6$;gxoJz4^0BE$W53tMPU&Q8d}O;rG9tq({*BCpS>6IY
z|1M-ztWwO$TA2OSls$6>+u2tejndM(G?%{@+j4SO-3zDSo|T&pJ1GA8GB54ICzHz;
z<t4rxSf;zN`1>}C*K@*!I(GF0JrH2{^eW8xfKTW4%HPW@s{RFrDB6m=UTv;2dEqku
z`1>y13Od)FCa<nMax#ql@Gqa9>{&AEb84K@_%d&8)a<kU#^SS`y--#$f{!Jpd3XOU
z{=4441VY}`|6rWqX;NfhDRz0HVNs3hnUzc|>WVKJKKjjZnR@h?Z=v{2YcZMf9G$u^
zig&cyQZ9s=SKn<9+a~j!?Q;3ljnCBQ7dRQc@DEzMS^Vvv35g-fEm`O0+8BR(S7Bjw
z;I5H&R+caC%~rJ)F)in6jvP*NF%0$<y|RgE?HPwH*}smz+7%obEB<sw*Kz)N0-K+o
zQPuzF=(F4VWVW5z%#V-#?PQO&b}c{qqxtbQ<4d*<x4+-GXRDd9v8D4(>W(af$<jZT
z{IuSDn?YUGV5-sUUHOt1mUhnN+{C`d_B@w&4Qox2^ov=Bi+T=R{F!m)RPyn4(;_x5
z?1{Pl_2W11`%KEa_2MG-tJal1UMmpovE}`v>c}-OZ*OI4i(!oxdSRQmbS1A-cApy`
za}`(61icL5g691jBcs%O=d_5GI*4h_D!#Mw$%<tKe7E*%&B%)0vQtRnvr*75MZSQE
zg^E5OJ{zXGNw0GY*5KQ!Z2GvF{b0mqvsv4C*lzF6_s_X|Yer}|JA?M2Y1xkN;<m)k
zjXb+)>b9*0m1pPJSe~nR?8?y?rE|^g@UN#Vrzbhzvt4rP)rE^+1MQvTU#1$?CE0G2
zNlr+apAy^o`@xwrvuvk6xHj>J_vD!^#X;5+R?Xs=#eQ>l*0;=0D;{nXXZ)*B5b0(2
zecj)=g@-<>PrmfArs#zI)H7FRcKaz+pVohTkX^pzs#Ej1x~YvJW%)P7PJh(D_B7F+
zb*Y;FESbk`SDV+TtSFuuarN+_GNbT0u@4%08xB;b36@!I=bB=~vrd!!UMBPG6iFua
zFO2gy{di>XFkN9*#NQvcPZ}+{VElf?;$$huHT?Jgvs`OAHKY8^#Dy^%O3#Z)h&3@~
z`pItj;KJXze^&H|!(kcBW*JI<3mwbmaR1i)k{=p2({r=q&7D3Anig8PU7u{W=?sVO
zpM==X$cw*@?VN8=sN|F{JZ;6%C97o|HvElXdEN1qS30Slxrx;v`9Y1SWbl#VU3*RQ
zZcSO|9Grgcft=;D`E_PdW$*jT?rdkf*v5KBO>xWBN7d_2-~P3gmuLIzh<RUk1YG&Z
z!=$>dnCtj11z+2uAeqe{B)B?qpS%w;x$7YD*+%}D{2~S(Q@7y9+h$l**4(LVZxYc`
zV$$<eVOghS*DRWUVC(xEll_^@1uq*Fr__8oEbkxFA6*q?s3qW5{^o}4?HR962yQLB
zwKM$~@BV+KyDaz)>87T|7W%B#>g;s)?b@~}Y{u39+J3g5_f(u0o&LbiMEUNtJMWth
z6uo6A@Jr2&sl95Rq%iBYqHMK5NknkVpWE}Jq>j&2?c~h4wM}iR0PAX*9-GtaO#?T4
z)QU(7sjEDen8K<#kz+cibf0yaqs~&ZMul&0_3H#5ra9Yu{Bmi<VWG5(dl!aWd&g$^
z?qSUt`=m4*{&Ut@=e|VjDhmGd;*|c8Vimp(a>w%Ps<qcm3^2QJD)vZY&l(wl?-LfP
za|<;cpI7tdp9Ih2x(xd-Y&Rwx+iJ|V_3z{3eSPvVe?`x|e6i$npD*JTlfAOP`CXn)
zP`q$WZcTW568ltde#UfZ^ZdTFM|)RAEPmA$`^MO0%460Prs)s7KP(fwW@D$(7V?Sn
zJ6GsY4x>{VyIfyhitK51m0IAC+~#zC>c@1hwR=uk2}U<9u*|*sOQNp9LZskW)tX(m
zH|>yq+vv^vXlZ(asH4md_djP7N?(>&v3yv|xZ&>HkoKydRh6u9M??kM_ouA$zF+5h
z-|mmf?hm({y9#*{Y;0yKNbj6plKF8)(T6I5+~D753j?ilLT&aiP39DTc&b4pL%~Ht
z?LM<^a^F5XL9w-l`5fzi^c>FZa;yD$gvINokn-83MjfBb?>ySa(Ih-i{zo(4lGBmC
zy0@>MiIG#jD4`qw$>+~I_55U&43;a?#CUskcY785cF?{XwIbuX4@({EiM@08O}#Po
z*V!8ju5A%>y4vVjs_^puEJvA5F>QRIO^LTSinh+#c`#2kz`6U4#*-6w!jq=uJhIi-
zZi?D)!syf73}MsTqKg+^w=ZB|^a)$@+DfJIRYz8lWBEg_ORN1AUN3UFbT(%7*V8N)
zKh>{W>$8G!p3$dw&A%6!6$wmL+u1pr*|JoSr|ezEnNKg-(w6D#<<87JRC$S!XZNl8
zyG{Z<31U~+qB~MlX1b_d^KZI&Sj#c*HM4KE;a??&12#6hQ#jWttg*gvBPn*Br)JdJ
z$$nOLZI8k(Ha<wWxYF6c`1kj>XV>V<o?||e%P?K_=vUit=BOi9D_t+%-!6W(T<~=q
zyRk|7Il(DP?VL|%#)>SuxwAC<jAfG8OEu|}c^i0KdUi7$I{!!c`NBl?UYWNqnQJFF
zSQS4qe|y(;!i`fp8y0H^C^nqj>GVK>D>9s6fnh-C{7B9vr~doRh&;R9DUL1LIrYkx
z^2=@K-yV&zse99~BjMtY8#M_LI&r(3wKk`xxy=<i=OiliHugtL{r_9>Ow;CYGK9rH
z+$en9)i~|;T7kVqGh9pqv!<k0oON4LdGqV_RgY#$upa(8uRJ#J!+v(Y?~6iBW?y1p
zviq7ljdR!EX|pSXc*Q<H)_EajlJn(5#p~Pp-WFRL1eWtBEwg5pH9UBAb=Yy{?|0hW
zs$yiyA8}sXk*xmCA|pR@vMVdw(hUb#3ps_=dXDNYHDm6o-f&@0`Oi;36rR1G_<X*&
zdywdrJ5P-JX7w!CVV-QuleAjWKxdw!L@@U)&I5;?%kN6}+wW|eb0>A<gBd>!6aPq@
zd0TCJb>>u$#AO0KovMrr4{M#N-}U=m#HTC54x#3uZQqYec8eY5X}P`oeSJsPlFLav
zE!D}7)4r|I-?k=Jn7!<chs{L0BL;8JT|H!1$`Z2wSLpg4?u18K0#{OPq7!XglsfHg
z=ESV)&pv)8()`-VyY1XT4W36CHt6LC9Lm3a?NuoI8_saCvd{b1tZoqa_tU@DaN4?v
z&Uj-d+hXP`nY<Dga$VX^{xyAY^O~f6!t<i%{J}psmmgZbj(yL(`pp_%+e}y#p8Wse
znf&tAg0*}f+Vo7h7N7i@lH4cAD6#NFQZRe8hW~kswU_R+WxMmP)b^gye6!f?N`K$v
z^A@w`oZ)|5_vP4*hi$hxBJ4zt%h$T>N-TMq<Q8-O-d*29CA(+Yk+0P^2;@b4EZOt%
z>T`F)onNl!+?v3+!ua{QBTdG7ZTxE%UOTw2;!UHytL!vk@$(iF&8BE@>2tk!8&Pzw
z^6AWw-?p>&{5yZF`MZ7RqXjBqxpyR|?|=X4$5H-$=OYA5gyJpBb!_J><~x`Et9!SF
zPTNPNnVV&Q)ZTZun{?>TwchNcZ&yxAM6G1suw3_>+#OfOZI@=4r@8n@y2Nn!?3lJq
z?%SqTQ=R9#4I|DRaN3xAm7C?6{E|=0^g^R1RZc7ZWz)E@T5@y5u65IXNzYlk(BQ}9
z^s{|O{q_1qv*&fQeqMH*HAH`&Rcg_ls?)hwDl@ugzpGP=`?<{fQUCsZijPBjb}zhb
zvtDz?#s25ddt8?vmDby7QTONa>xji=A9PCv5)xe3xoYjH;{WI;`Bgw|@sFFr>#ZKU
zOgcH`xaRr_*O<bi_DQJ@w|QrH)Gzay>6&x#K*iIY=_yyAq@G{jAOG*w^3MH7u3pN1
zIRC;^i+@vCKfXNwFMFA{D9_$4^Zxy*zTe}=wIp<6&Vj5uyb)K<+`Gypb8fz+VPERH
z$!e3Ord?TEEm(GB`GTTjr*<}0`Zc6=TQPi4x)#32`}6_L4V-r>_bs`-YkHQeID3X}
ze!E*o*QpIsv(COO<=5{s{C(hk{nKBMn=Cgboq4f^C1a!4%6VTyUq-ZTS|Yy7N~X%>
z<BG}yLF`*<PP}5}7C-k#+xKtm{ad@s^K~^v+5MMgW&L;YIqt!AInMY%L$de#U9Z<&
zo;`bZcE9zz9miKj>^l4W+L}n?nMVY(szM^Z`pmc6EBJ8lfh`rE|3COuFE!cMc-^L{
z+Tni7JuYYc5_Qnf*;$-YKd<8dv)x~7uJ5b<{;qL%+1ptU_U_-)#v{3DwY{j?ThWX6
z-u!#Nao4*QYuDbr{r~%a>HUrOrk^XlX|4DEwx3y>(WRrMK|2_WjtaU5J)2Pa_<lso
z>Yfu3X_8SayP7{Ze)(Nc&8Xaz@Z{ic$-0f5JZdf8Z)U#`Jl1;Ov(-Uq+d8vFEyCJX
z({dMON<EuAhxeJm)*o?czXfy~)(d;CxVW7C-ecd1I_>d`UZk2$*qf16_x<l_2c3)s
z4hpfUix($m>(7!5>R34SUBgT}2B&om8tTGa-<Sg~>^d~%kjK>t@4WBb_)_f`cDa&$
z?&%r7=jiEY&35^hC3i(6#KR*|<@U#kG7Xh;t~M5KKT>_LKDtfWc-0A$Pc_`n3O;M|
zx9nJbcDm+!m&+-NbDRxA+5YjkEMBsI)#v6u1F@zxF27iQF1gM5{^q`QJhLiR7py#C
z>au#>`Mpt{MKvM(50$-w*GSfW-mqGAQwVo{!Sr<s=YrdgFx<Ry=<>XOr?2kGc*ZZ7
z%)ie6*Z0#MQ=E_ds-1oMME9B_mzh7AEmPd;*AuMf&b$71%KWUWzPFQ4ZGfExke;?K
zZnLOr%7y*=o<3_Vk4;TF9l_k(p4t?fU-zW;^Q!DgZymLBH_FcPUNC_nBF1HhNp+{?
z%<8YRSsuwKHv~v9E|_)S(Ph&ob(v{R^9zL!1scwNXT&|%C}e3#!iH@<)qj69ZcK=(
zToX}k@GZPY@kY7K_hab~HM%FRiQH^d_vQWdjrBW1F3tb^h9!?TZOfMJ%c3Q3YhBws
z{p0B`D{q#^YZovZmPRUWU8rPSoS<j4<DYu)bH>G%=cL2rzO5BzOVw~%^^xV}wZ>;&
z`-7SfmTaHoSkgGR-{p2+S7Uq0#*a0Hg*_7D#VU_`qx5v$cF9*<5J|dkSsWGf@r?1u
z1Fh@3OTYf`UMy$+{Lf>4`-a)fK4#qOP9I#ke2(1uy)Tq*9sJ0ANOO+ep9{%_$79O{
zrtCF89wX5g;IRMQ&d-bL*=PK2JLdQ79FO+gV;&p!_w^^Leh%dOCn#1TUo`hpZ(r@C
zm(wnmUFBgZyJV!*exkN^!VTWq4c->*Su9s0#1nc;mTkGrl$d{%HHjsYr}VFu>i(_l
znTK|4WZ9K>l<DHJ?;LY7awnEGT5tJ$mgBwZTf-?08Hvjm_#Bwz;?vkPBeePInN`hG
z7oIFx@<8Qrfz9zZDO^u$PS>Alw&YrLXh%5f^Ud6IH2wunUcI|jG)ec>(ghFywD1~g
za|>1rCbS<4IdyR7vU&BFrMd3!THYD1v&%H?$BP@?>o=`4ZJPWtFm^k$!OusLe;-8u
z)VcTeanIC-!)M+F`B{rSIazivSJ|!i+=0{1JIcN+>N%jSla;kLhpUgpyrOK4`oi-S
z?>4=DcPArTp=W9K=EDk=BCK3OM)fO~9C*99Y4f75`UjP+w`_I1trf$)e`nkluA;+>
zRGsh2{(t=VzYPDqLh<yH>Rm539@IQgdgw^#^(hHIv%5T#+mH4f{4wWp(@N#v7VYzF
zUn_hmh}*-(xV=Xrjww=o+T^3D_ZgW!M)oHjv5JTcZ7{vJa8sVm&7IqhZqwxrxi!x*
z>qPkGX|@~dltbr8mmOm+*YCU@_wm?|$Gzrm#$gHvC#5>9V75C@y-isr=k6Vc9#2uR
z**`<v=N*@@s9&>vYI}CaNr|S@3%lk%?u&Bx^}zPy$@*VBV#$x@wNzf)9iz(l+Bor2
zi$&7CiAR?9^sTi%!Pla&zx4679na6*u8g*N^=@O;p5<my-IYs!uV1tx`n&#zZ5xhW
z+GQ7YU;D?J2`iKqZ(lDYzGIU`;<qOj|C@x9zD|0Za@Ht}W!7|SJ{jYBGoz_a>-Ju_
zbM*epdxs*5Iqp5({LwPc$p15U2c!Isx~wP1%}kHZ7PCKoyZ-O3=0#}|hkpFmUvGcM
zVtK}+BU8`)U2gyPrS-a9uU7Hf{C>09{rmc(yYGEnC+}$7wK8tkw`a5S>v${g`hVGd
zz9?|xm#wF#=~^=_t2heMb$<WH-uypX@9+IQ_x&Hw;NW1{`}^<h|E*uVE4boi;_n?l
z9(CtG=Gh+nC(~+b<Z}I(9UoTi_xXF{|GEEpKK4IP`rmt5d|a;j&18eSw^OgpuXxn?
zc<*)lcmLAE)<hV#JNceBF)^9opTtwyUie<dDCK?a_q*j{M|GzED*u19X0=4L_I~yc
zyIb#1UF_DI_2cIGy0V{@&*y$We)zA<=~-)Lnr2^<x?lZlX8N<s|F~0htpEP|{ocOz
z<D;YMF~w(1r++^4>tEUb^8Ja*aaQ5#?JGspVtO0?y)k0m6rJ_Q#B!zObjK+tio6n^
zxVW*DPAk}PQRDl;E2~PUFLYlqDc}D{+=palN%f!y4Qj%Sg3OgpQIjSL1a?Q&xI3ve
zJ#+lWu6SYM#a~%(cVGOovhn$w;tP`V4>fW$+}~@IoZvAvMCITk#;t1<QhzVDy=yYz
z`C{+2#fCdqyu82h+KfxQY-blZO#JR(qNh|EtoLeDkk(|rAV>Do_O}`iluUTEnkPOo
z*7i!lEVDJd^443|XFarj8O(Ci=c=3b?#MeUnA+SHg>Wvqx+R=-;ToeCo=)sx+HFxQ
z-d^;HNm#Na%HhRMb))ddOJ;7CY*H0mpCa?iQp)7@_q45ryr*9-pYCANnZ?;*V0ur-
zS=6!Pt&ui|PJ~~vPgZ`{!>H7zGtJpqo(%TaZEN2wHB<PV#L^R0wB-HE19v(0zbImn
z`hI?C=;!E!9||lFl9Q!k#1|e+(tbA0jDJ_l-LG38<?$z*hF7p=haXAjobA)^VRQU|
z`n?l&83w;D{Mvodm18QauX4|%sOoZoV;fH&h>&DyJN;tmU7p#dt{#)7PAoKCzI*4o
zvo8|fRk5#Mu#_$4Qm&Lg^OryOt`uyFhzjg^X~6e@;os561+1HtQnmYz%$5p29{gRu
z^QQZpb9P2y50=P1E4%$Hcjnq--<P)jl9+zz!mBwC=kN-ICf{K5xl%Mg_UyO2-j}~~
z-jDk^oAcxk(LY;Kn_EhMHA$M@xat%bRW?a5E$``pO$YB7If<?JJn`IS$_BHn(pG-g
z$xNF)qrbc~4txEz;nk*P-!*hM*{HI7Q=Qj+U+BUg6Q8E0DNcPZR@aZ&9+dj<;c@>_
z<!<?>e@-pg$@#|g|I>d@{GUCJ{9^b1u${5M`~s&l6K8LlD^zg4qu9qH<&52})zKdE
ztdly-Po5FA<o-7Gy#?2o$Qi38PII1Ax&9#9HsQmDJML_=f9rbBD1KJ`m|13i!GfnN
zo!G=B3jXs8ZVxcd2=STacfoYuH{BfqCtId;E^xclCGBY6GiBeVsfT7Ao|39)^wVcv
zq5aYFbAAgQeOr50N!75b_3`zJTwBsqoX5DpY+mr>dFh?i&r;u?zxys~i4)6=GjWoA
zQ)is*Nfnb2U^F-v#qj;z)_wmU-7PA(&sTK0`hu1~pM+%XXPNa^UVJ|v6Z78aQsXMw
z(w;tV?Iq1;?k1kkcH>uTJM_R$BBDv^YMglE;YlwSU-f$6|7^nx1Lk?f&m<FX#(WZU
zFfzD4W!AcRzn5N^`}?rIWYn%w?;@LH@fsgKrQZuK5X>qGo+KC2_&V?JSKl{h6{o07
zH7tMk=Ej{Js@vY&kW%J+CuboLu6##n^~MQ(aRoei3ceeA7~cIpnG?({x9i)l_@f<$
z&V>hmX6UGGTgDPodg`M4u|12^k7qP}p0Cz-tYUK8*4`!IwhgI$#yq-n?26p3_^&^%
zwb529YblR`%JKOg*A}mR(3xg(rG3VRPC0=j$^A@Iek_>7<Gm|7>){*L`+ajQJQGwu
zUrmcC*rr}rBEMzVDTnU|BA9u1G;9c)$C)Urq_df)s$0)WuTd^1V!NSP-i?lg13y{C
zb|t(!e<0}7&h@os`-+}!4QY(+zq*~FJWBDK+zsLR|9^!iJyYT0*|hwu!RdaxPXRXD
zD+*=$UGuo}tR2)dt;*fRn~pl%nXybc=8K@a5zoVf+>hH1MN}N)F<^7+?)Bvhyw!b)
zOF}4JbaR-dj)8mPzWaXzTqhQ$9-1X_(tFL~piFT?pVP11kKSpMt^BWF@6q?prY!G`
za_Q<W<LfRGr)G(K>wUCVD*M8MMCRm-zh9P2ziL|gT6~_*)9wHH#Kms@KlOEEf9)G>
z`#%r)4R;<*Had7ct~&Q}y4~lQ^?Uz(I{o=8f6W8t@P#w~Y1O#D%&+@Ao6-LN&-41f
z@4l}KXJW4I;V*bsz07a!u9QbdI%PjUKObNB;laTyoln(T+S<?K3J$VvzxZwU^D{F)
zA9R<ieDWl8b=cVtb9e39rN+W)|L^SU+V|D>uWs4;YS-&^yWbq**5C8<@B8}y<?HtS
zdd2^P>2by39fgn2F-{k`{Jdj*-PhIfZ_{u6PiwCK$jWq(`Oj-vvz!}Ke*OB@R(#&}
zyFZua_Pb@br-sKA9yR5V37&CSQR{Hu(O(}<fKJ--ulvv}zo%=b&lah-^;0vqpPnxA
z_}=lvSDKDY?JrI=e4jAWMP>FZVbkXdBAlUFd{e(1RGQWO@P@HO@E+~tnX`Q6h3sA}
zqFZUAbkF8prC;TR>MSFd%G`hzLLA+1pPOGQw-a@~U>Y2qpv2h`!lu^mDB5BE{-xE#
zTN#}jc(`L)rJnfBm}X?OD(C2wpD)k<Gg-Im-TlJggE8GJcg{T{yh}49?ES*~d?xpe
zHZ4`ymS=M91BZe`v+C(Wamfi$&-1q26PoOzBeHbk4{v^-0?z#t#b<EeD&?5m;>Naa
zk(jS##JvNziX?O{-}5wB+qBYtW8Gh|2PeD=&xC$att{G_l9SryyF7v?*hHYs-Nl}P
zNt^l3s%z(Uc-FM1-JA6)sA=V~N7Z{cpEaM6>N)MBK6Q&?^Tl(!r+!IQ6!;*+Bb(j!
z>{brbP4)l{<H(bDcn!=LR?RT{e&~Vp`UmT#8=0@=XS;i9#p#|G!a2)$b(v*3YQMP)
zUcB-x>c`3{e*>b|I;bx`bw%jG+vQW%2p#IW<^S+xW0|7Dtn}zO-(!b=uM0NX(&MZa
zeJtqM=?8mT#O~=Iix2-Fm$*cwRp}USppL;bBl)G7nuf0h&nlOkysF%!YH&*B<*&<A
zv)LXjIlvY9L^4rY>6G=Z=(P)3e(hdgW9IfiyylhW<)j}oG&hzWeYE54@9UpzA1D8_
zjd1F^;1T^WY{rDdb!(3LN1f}~sC6w%cY?t51%+E?XZbuby0uH_qq<X@@niG-lPbUJ
zWk1&s(>gvm*~vge<LmP6wKGGf*>l!$ZQJK2eN!g+q{u3h2Qvky<(^Kv{Pi$f<%DHF
z&er}rdFT5{+p3KPwHzr?mUom}86;iu4CJo;`>;EbH}Y6-cuK}oj@Yz$XR7V8)$8Wp
zS;YLXs3%LHH+^Hy&M<XJ@AFkzj|FbjhG)-M`PS#Yx{k<=9XU*Gj&m4uET$c{y|vEF
zVe1bqrIzTUobJizSr4AcvEI?W(AUh*_2ISrwWb@S!#j0uo{QddE^@p7{blJN1*Zpp
zN;7(KCbs73%tWr8^Nh6LOqlyKsZXah!rs`9HRivu#r2(8g`XCjS|C}WAv{-1^!5|k
z{z<X7G~L_Yzq!3{hG}}&av9zInRDuYZdPF3bguoO>V5s1*<r?Jb41UY)$ZGn_vOLQ
zO{x!$8<r?MxY-sa*_tHE_t&S|=y%`M<mB}|>fwh9Ej{u?*QgxQ@|afZ$9T;1r+WVq
z1I0T}qdK1lZf%&%wUKL!uQjVoX0^@nTX}cyJUI4vUa&O3?FWW+_W4~Cw?0n`Te@s*
z^rPbYfAhlr|G8}IziC}-;m%i&)_jipTs5Qg)|1-fVQ#bi*WB|6+#+Qp(-?hFS@+4J
z^{P=NNB4=fXwAD_Z6GC`*SRau`EhUl9+g+>{tV@!#~&>Z7pONjjr;%0^2ap(?%8$K
zwiOI9N4^|MeI{w|;JAJs&%5hWIcgRpIVi5((73WCu&}M-!1o@ZJI}0EwtTE?^*X=w
z_u|l7>UY0e#oWGE^fEf=gSK+tN=ftOjw1hl-!k3bJ8hZl%f9FTGF6Q>$eL-Z`Oa$j
zx}a}S?QRd<E~OP~)by&KS3eeb*LGR`Y{%IPJ5N65uu*@pKyrSSZst*o{i+v)Hct!P
z8|g0Ub<NAbzgDoz=3#K#-ge{T7XlYH9-ry1A6C;g&*0ASS=Qp0?VTNp-nLf8oqj#f
za`R)kmJJKfrd(gt5Muqj$T<1!C9eb3+t!C(ELP}WxZwStGh64cTdOhM&EfHvwd!r1
zfq%a5j{DdZen(Y#&9@&f7WdcjMFsXP`^hBnpnK-q{=^9PZ`pUk*T>oJ*|)FGc%6Fr
zys}%FALqWWdEWe2s$Amv_r2fuzW@8rRXn!D`2EY(KjihM6uqzrh+in1nV%p2O8wa~
zS^n*l<{fNifB*cv{eI@)JD;{6D|t3EJ?_&=|JqkEt9JNp?VX*s>!s4M-G6_*USH4R
zTNP7uQg#2^>pP-Dr>cnDu6#4w?sxpoc~!4gy7mZ8R@7T2vi*zC*}2x+r_XR(lvZ>`
zCHK)6kC2@Lar^imzjJ?Jw6UV@-}*lS@8XQEFMYpfPyY2dlZgsVdV<?l{<n}4YFKiy
zX3~j<LzXQ&k~%_u_?b+QViY?iI`QTvrg>8Scg3#6b*q>@4NH3c{ilmtLd9K+)Ol-H
zEt7AMn&skghduV-4JVlcEW6?wj3#S19kyKCy6?|g?Y15B#Ra9f8nvd%+?qIb?Z=z_
z`=yl}4AL&HxY2We@v@I;Mru<OD`uPyySR`|ZL9E-Vur~(U&^okm_PmHo2$PL)W<%X
z7kc)@$L$f_`+kHruQ`#Wpe?GKcudzYf8yM4e{~Jyvpf|({Wvh)`On|QB90FgH2--e
zT-x(c=B1d+>eI|o)lFA)7AbvX;azxeZI9xTPq+7`%l|vZ{8+&wWb*bC=a_8H?)c54
zB)`qIOG}gMlE25+#2MCmrtaIyq%!%OEoc179@T2aG8u-X?88zDhu5ucv|IXAC`BM&
zeBZQLlde{*K01Bkm8QghWs>F0G0_+Hc)U`*wbbC5P%-EHTmH|lI&KuJmFN~w(aB0u
zT;s>8H`9v4?)J2vJoTk-nHPmOscoHXQkylA>&TpqOvYK6jIAy9iVi_f1ut*mw^+E<
zNUfp#$FXLv?W~H)tdikE7Wa?OQkuWusmt{Fe#aseYNEt7>h(S-NTg&1{rk4b_Ilqk
zqub4PUw-e{FRo-%e(Oca&z&#7u_vEcG4TMu<yK4Xtd!nlgXW&F=?9y$6|b~k()E6L
z@R1_h56uN$b5c8nTSa!AF)g$?$?<t^!Gk-$w?5jbcSrky#P!C&O%nUw-P$ei_xV-(
z)O}YIe(jNZd8Xi@^_^*PRZX9CK5sYYf4n)Rt~h2-u}s*u)f;STITYV}KAW1I@4oMm
z<Pu@dtv==J>~|>7th4?oDYeP{WBXi-sQPD;&*%Mq68`P&pDQ;`GlV5{GOTD+{#|%3
zhvogxHMeyRXIP8QS--`qkd0e+r(Wy1%Sy+M^?EEk)jFA3><W0~o-_G*_F9_DEEfoq
z;5JyvdTx7hW2$&#@qI>*treE>=X;r2^n5J!=A|pyy!MXKlFv{uzPcmq&98@%Pi8U9
z`&rI)xWH0IHQwvkwel_BEI5AqmYjBaCiP^|<^BD|>aEe&?!7Nk_*WFO=jE;^);t$-
zOb&%+ZTcA}QMC8xjAD<47muE7`!V%%QRp18_lA7C7Umugv1mVOU@3HL%KeY6o5K~}
z^)D3Ea9I28jX7uX8<x|DW%pb2ELKR+n$^^P@spH6p7*1TXI{AWuiL)T`3|>zRb0q{
z6)qB9HkSfFryXOr|4_GP;xcue{@?OD?Du`$D}Ope;Li$yBfGymt$w#VtY7Gdl|lF;
zo6ClAzn+;3I#iYT%&|Htc<k2H>_?mD|F#K}n97<H;CJb7x^7H-g7*1k?T5E6Jj?XN
zpl1GqefNK_IodArsW#+>#&e&Q2OLUVDpl(A<}`b~iku*CI+^LsEyps++PjhbiDABF
zY=<}PyUTI8Eb5SL>;5~LCij|8zPZvi^~GWNzaD?S{E|-ky^Qxk*gV!UTg!Lb-_4)b
z9`xtQZk6D^yP6Hhe<^HQ)|&U6XGSPnwAY!rrgm}r3*2Nrb_qYeDE;nmtnhTx4^jet
z)fyjd^v^h^&Mshn`h>mUw3TP_ua7NZ{>fck6Sl-w%01yZ=zXCrug-2p!J+VT=e~YY
zoa{S$S=6uB6I%2OowbUOtX?yhlbt6_)+8mx$1ct6OB8G5*JqRcEK`|!|7_oLAbjcf
zd)4nXxy5uMs%A_)S6Q?_<K!gO<BznAWW*<?1~2ou`9wTx&dMXPPt)hUbl!ZALvOOo
z-{sxwPhVdfZNBfn<XyjnJ<I159O69x(a-4Q|Cg$HAMVvl3BUK9VN>}j@80jt_O|D*
z=G@r8*nd8;-NQZV&vdD>`NzZea<a|Ks$#ugv*pq3f43qeABQ|!9>3?nFL}M+4h=Kk
zfB*Z=HtYWXpu_L>)U5pf`~QUl@jnkg{yk~uy>Ii%zrMY_-b_4qVf!5BOYaY_S>4fM
zBxujRvAy<Ma;y@=^<W1-Idg%I7GDu1WBsnT4=cq)<eG%F(h72yKDqO~rMg@EPR_aI
zZ$<f*+^U-xm~~V@MWskC^Y@jH4$C%Pkm+bEtGT@Fjkj+)``;-|GJC?CCBHtF|H<w(
z$9!UMBa`vs<Dcuy8?~7YmoAEJpZK;#(yZa+8IEODChONqJ?5Hm%B<Gz<@#OI9vOy&
zgha>n^v4$l@*d0=(Lc!Rn&!*4F4MkH@Qmw2#mhlzM=xEM{KO!1seZTAA(fz0hXNE7
zCe2)a>=2VoX><E$-dl+#4ZGei@N=8Yoy_Zgr|Z47g}~=B(QC{`PYx)QpUT)gFU>DA
z{obU>UNu49C-XM`e=v{d*PBCI-F^4ZEYSLxe(n6!wN3Fy*NdvfZ08OzxmA6QaoPT+
znm1=t#9ugM1nyoH>MTC>%w_LJ{(mX)7X!q+6R!4L)OPB;<#cjdOj~u(xfv;5F8g+#
zKhWY6XMJR6iw;Lx?uC#%Hny45oJ3t%_#T{oqkM9Q$_$Zv#>aOTGOT>q_Tq(b{2H@q
zW?y7|=O-vQURTsNU0EllW^z`|#N$auaCr+4*B5@h=8DTpcteZjSk0N4u5gt7HUFfX
z?^JExQPHBTetkpvQW5p0gDUnv-Hf(>5l)IOnzw9figM5f?NomY3l0m8bfXyu-2Nq-
zc;?u0?NK*8`&-E9*@J%-`wuMm+_*ZzZ4SGwHtVvU_rjlko@REK-P)c0=fLM}4;f15
zezZSd7{%~LVgF-2dE<<}_n&5b+Vs88d3UWT&w>93Zhc--{K$Lx<Jqmk&w1XQ-mIVO
z@VX{4VOH*v4{PpP*eBjARIL-0eUhHg{#Sd8y5h4)tMB&BD{=$M^$VL%8K*zF@vGHX
zSACb`%FO)Z`u9Jc*wW?4WxPySPdoM5Cx+=!=`rEPT&WKfHaxzS9U1s~_0@9<cSP=G
z1a4cnAwNg8ez*P1(B`t#7+d+3XP(wYnZ21)c;jKB$@DWzomwBKb!~aE*=8#9R^MaX
z@6Me5`1#_;-Eys8zszPjmdajS_io#Hk#G0xf4pI<NSiCq-*Bu}<Nr>Uf1j6mO%kb_
znIC1cbMCFUUtjY-E`HCMz0%^L?biG2rhlJQ_;mZ<lr_Th|E|9<{eJbnn)&sX;swm-
z#qLNq82>t7eDeFtpvU`m+O@yG?f0mvz<plw@06Z@A5^$mS_^NAZ@=r@YV={k`JLHD
z3->CWnIru9scfR}b@R)zuaD<H6F;uY{3?o3=z+2S^w&y#j+F<+*KK{@WgHW9eNQ~c
zguICFikDe`%fxD(`RLK-8ooEi_*nXBqfe=8&cDz9qnoVJw|f8I!xcqGi<&f}J^pgU
zsn594yK2FIzB}8F^~%faK6w1|^RvDF|4*xPT&Y+5_jA6zA8Uw+cwR<+<gWG{HTU|D
z52S1yt&_ifxmkGe_4)qzxX;=dLNm90sxgw2cc1xbtNwrO*1K&9q741QNA^yNn6}Ni
z`tgHzcQb2^E>yCo-+$x2w&!*1`#nmhtjs2<mB?HzntzHX#FZtj`knW|k6a3@=I+;;
zPI~X(JdHbhdBIZEeLS<Sy7F?~t(0I*PCUDH-mZW%%4?%{_%}8D4Ey0|@i4M5JgKBE
zMJr_9*1oO{%ZrY`2|raCb;|l=oJq-}B{K}`)xHR77l-6n|2$)S?9$=W*H3GIShS{L
z(G%}yL5svAJ$0sLr7jC%KDTn!lY#=hpJL`*GmI`bcD_53mMQdnL6^8nO`O+$xs2G9
zln1U=C(kT!4Ygj8={-elQtRHQ)t%1syxyIBV#xPvs^xno#wict6q7#4x*gx~gNJF6
z`mgCMO=YeJzEpNhDGg;wnRf8bGp6Q@-I{B@99>^Cw?TT#>pc;U``2b<i+WT&a5<Gw
zboI^Yn#WUli#Z;*-QUF6T)X4Olq@cmMzMnnsx^;2NPNd-aP80^pQCCEC;d<jRy_RT
zNUWMEPu8-TtJis)bK>2_q19>G|8o7DgX@K~uHAomGUvgPru;3u-nDyPFWOvJk|xN-
z+2(5KQkSLnb!~X{L%W^xH*vDP5o<E|nowrz(00dL?9g|KXk8BDZl8-=nr2Iu-`d47
ziM7xxBga!*Mr@8HvpkQp@P_OMah`j)eT02D&F`vjbvBBOZPztfqi|${gU#LZKHOT5
z`PnD8R=;U~t~w#kX~|{3HM#9Rz7|H0ovq`a%t<v+IiggsV|fZ+#ryL<HoR7H&tJca
z^osWG43!a8D|PpByQbf`aLpO@HyhKr!p?c$2x2J6J<ZnBb6MQ)XnbkTpFif?Z<TWC
zm7Mt#$v*2Plh~=7i@6?h9z6eZ#=XF%cUMxFTAAMOUUxFb((0O9)A6-)+P9|&uqfT0
z7Wg55CWD;ku|r~iZvX!!xgkZU#(z<!a!vk(olcXhAB6rmGs){u1pCq4<4dI5b5AeO
zT2u9Lo9~5%{y%yidtK}JeQ3A8Wxd|97q<UWtXM6k6&g18PgDF~d~aLujHrjUtwNHK
zx-50CW2y@*nQRP>Cf`lW_vL;u;fLArnXeCg|J9&<CRBM!maEnohdD0u*JSp^&QZFT
z=woU3Ej;20V?vkVhWK~AO%0EW<lmf*{KS=9{x(;6y7AwgN29rB>&@^fh+=OPd~a?4
zeX1M_ul&i%%L4pe_Z!rIZP34d`LwMN+nj~xE&bCU&(rQ<*s_QFj=I(Z)oUk8KX3h~
z-F^PzwvDd)W)z<f{4n!*O5E4^dUIl)KQ}fxq2jy#X10QG{j&MC=XdkR^&S0YbnV2p
zoidX?DkMq81phqw`%dxS;xm@@*TRi6<3;zKe>0i6C}y7Ktqqm0YnMoeF-_v;d3QMV
zf=`6egv^VY4&v!I_syJtdAqxnOvlkn7Sr=S%#(T-le6#ZnJ5+iyPUsn#Rxy<>v{N!
z`F<rI_pJ|aCT%nf`|c!B6#Mqn<OAvDi#fjURMI_CH*MyVMwg>Hy@!R)U9LJH|88ef
zd-juEPd3Cl&8Yc3(>OgW=jNV?Z*<uoOW)sPbk6Gin~cP}vv1G3RNMY=(#am4v>(OS
z1J7iBpZ9m;k3RRu>07V6^eCLwYEemE896_0%_-|^Z(RhPlA3jI8=uQO-ey|()qK4c
z&l%hD<p-xGn24BPvs|!@)oWH+c74G6lqW|%HeCB~qu1J(SL*-WCG%{v&iwdsSN^}i
z+TYfXR;JJEDE6B%bKfUl7N+SB{6bu~9u%E@cIn+5{bDhBbs1*<brWCf=#|d7%Qkh_
zfi>*=x0*({E5B4bQ@_22^?Yg!zpvNAlIfHDB$}5OtSLRRZ`GAA9g{8V=Pfll=dFHo
zTGq<k0OzeSQ{7#Ua<Klrcs%bZxa3k=<M3&!zLT}Sm+;<YT1!+rqvbn7QnZ8Dy@}>w
zyizi=L%_}N$<^kWd`pc^Ol3ahcxjJX(e>3XN@_($GklLcd(Py%a@zFe7IS1WCoDdr
zex#w=Gvh#!Si__>Q!4*Ca<xur%UY4+&cdPD8gau(vcuq|u!n~@tK{h-<B|t;i+*ll
znfzP*Ua3!yic%bB?30_9y;U7<yn9s?5b^t9#fR^wAAgrFOPHq9nP2y2s=?M2#s`j0
z?2`|O9xRC}tGvGM+K=t8=PhhJS8>%-`0=63&y6!Bx{ZR|%K|$uI~-n@W@F!W#J=|5
z{g2vjx-2KR9kq}9*p*_pX;pH%W~knAgZpJ&dT;ydcfV5G!sKe0cjmy4AEM8L3-~VE
zM}5?5n#I%d_SGHP-`}<z`MSSaW!_y!FY^iito7m~ggHB!id!lLK00!2V3;shTTDM%
z)ZFF<$0nV=#jn|qt^C}UwCe~jt4pqx)8#z5C8v^|gR}2!o;K+QGy73-`x?hLH#c;B
z$(bVaUad4$d+GC&igynFik!V}W4Vpg^hXt!f2toT+^q4X@ch}0^|$Zc*eU;AHpbBV
z$HmUdZ7ZiuNwpRbD3~Z||0cjEFW>Lji`@TzCf?Yd9Ut@asQ%<$X5Y&PK5pEb&hqTe
zt{tx?=l8k4-*5Wv*X6k)axV`#B_!y1#~5)~+0Ut!J3UV*@Z3Mw*J*16&T^!sF*7<D
zbVi-3arnC7#ae0UYLDk(+z!|J4+>8{AImVW)$73;qub{Sn7sRKUhVktQeLk2VYBw*
zMZw2|mt=X|Df*s#M*4wJoQ}BP?2F;Dyg#;-DL*h>ocpTnqI?Jc+YZI%M_+=UA5HUG
zryswaDNRNq#QL~)nyk^~{`tm_`LorN69lr1UL4As^vNlH6Vpi(=ILB3UM^#3oN9PU
zRcq$1ns&CG>0u%>Uw+|#wtf0Ew$HlK6SDSiy1&c&qZtq1`-015scy2)Q3g*|{J4GX
z$?_d1`S0s<#P2y}?)l8}x!nO)#%E&bJbMnzf9da=zlk~Sq>S<RLznM7Z+;%4Xxn^c
z(_E&>uiS4>_?RwXP`oYqGi%I)m*q?U#2*VUJbh}`t~;JbLQ_|rT>SBfuF?Bl4u%>t
z%vYOgWf(GBKPt=ePMwiq@KG|I!LVs-df$%SqK#`(c4X?hGnPH}WN0c+eHJ`n()y>j
zw`j=C>(1kCZ=d;l&Y6mJjW<s3O_*bMdbd&Y$(YZ}*Z*9f@NfaA-R+8hUh6Ja_q1>O
zb7)4>8=L1mHJTX~68YTbW)JppFx+7YRs7K1ef0Ud{hzJ&tm1KURIyI&UDKmgGh=n!
zpVf(r4_vt|_WFSU*L<5PYs}yN5Y4p;>F<3U{Ni=cp|m?$D`S6`L>A>loKM)8(S1H<
zWoCKni}3H8Qs!+ood0;{9QnL<gSV}<AAMdJaZ3B#KQ!(CrB5!^TqbANM#%oW<P`bs
z(VkY{haNv3EB@N}{m{=TGxhzp^GH94obj{den<nOyXX9_h0ZfKG<ZtwpHwJg=@ga5
zx%=lt!>~gdxjW8??FwpMe|v7^(j&}Tyj+WeUOW_jJJT)U>aE_7+sgOP&f0PKkx9{!
z*)a!WQff_Cv@F=3rmpRjc;%8;ZJ*wy30iab)^;7$*Xg$2Us~)l+vqr-q@a4szV=CM
zq9K!JX3UvAvonHeIkRrKMsnP)bI!%PJ-t4(neXX~So29D*lXf}XR(Hre>_&5XY#*$
zMe3mIX1?o-kL|TyV7MgYsOy(QpZ%RU1KV47+8*nXoW9cGuJ+GXvpXF@9*r~C8O_sT
z?A*EGo6)B=T8{<H4ePJp@ZNPbxWK*iV~9>6^U0kIyYF58m1-5YeO=S@vjWSn*X+8d
zaDdDD(L9l`yT%n$6eqhkv3uw=sz%*odipp~W83BF>!*i5_+P_n5u`u&^>p)?-LLzs
z<)p5i%rtIrJNwLW#=Ihlna(UPW_a(KT|C*c=i&{iSz1lntrx#IygZ%Rbuj7P%VS@e
zC)zNJx$Y1O;$P(0HC5#1gk39q^&S;VOBDq_6YbuhGG$lE1M?i$ZGL>KXZ^4<kzH!=
zES9Cy>#NE9l@kp(CO9SpJ*oY*TJDDU`#oQ3bXa~I7rLo$n5V4%<;u)wYVuO4TZNOJ
zywFq#_Vg9}*WG{Y)p7YATLosxWx~&U{NDQf+)&B#&Zi+!mECCS8?6hw^5cGo*lb+Y
z_`NFmR)yD&e%1OP|8~u&IJ0xdxdnIGHOsfY>0CDV^rODt^Sl2pNqLidPbR<OsLUVb
z?xaH#^Uv~Vvqer5db6eSYjfdg+w+EgMkWV5_Pv|psql5ujG9By#<h!YdPMQR?c5f7
z{>ZkqXA5sXUVYL(T5`Q*YRr`88}4UnbVHTf6HeKz$S%)`{<hp=$5O?*j~CPgqWtGn
zzF9FN&|V|zH`~!YlkZJzxYpa2^1V%cQRekqKR$l-pL9((>Boyt73WtkdoVd(R{431
z%+eXgkzFrx?+Rv5kCDIrFDo)9|8?g~;kKjEai%jL88;`tY5Femt-(}B@%Hgezv~3f
z>)e#sUz?<?d4JWT<o8ypYzy^YX<1u6n^(nnOYDz^HQ&)=s{8xXe*L?&e!8QI*5fsq
zr5iuYFx>I9<Y=LIy&b1ZxO?!M?24vua$WEL{IWE1=5e$()wx%9DkEmbszqg|ZW<OG
zarvYt-?7M9<bGsL@STF+zanZEnD)&vRlE29mhz&xCV8RC&yU|wKHq%ubyw}|>BrAK
z-F|$t_V(jn`*W6m$}Eie*d}Q><74;&%lS30b|+eNEw1!WHnID<J41!}czJ$Ir^BNt
zhkpzAv1Nx(6#Kxt-dc8ocBkm;?T1%~9+{**T_!Dv>v*J=qWmINm6=+3(W1fM)aFlk
zAaD0=CF}FeJ${B~8hhGO&c08zPMLhS`^tjnbL-URFIUK#HUDW^PT=bqOtbS(&)c~5
zq)Cy&=B-ZMb?MDL6XQPxWoA8ZOZJsdx;6R!qzC#fFX|@WXyX@l-zaf5;$iNwqu;Z{
zQzu<D`1bo^@$GB;@&8J9@YfxVmic#X=Fiwh#;FrdKe5o88T#+J`TX4J)47;<Z8zuj
zo!=bSl@>VvR$R;tnfB@SS3h_k`90I^x2N0WZId?ovYp;n<EGZMUBYV}t9<G^h5xPJ
zp0xex+y7?zR5t#d%j@3m`FZ=h<nCL^*L@-iW%f;<m33=^;<>_#$<Jlig|XZ(^{u&4
zUi9{JsvCQp@BKnCh3+2(_hxp=K9TO*=+8IdJ$H{${pYFHld8L}%}F%mNc79l*fYKM
z<AU6!-u!P*PN?Gi-|l|?@*%lorZYmNzim0f6J0DmPTkU`s_;YAb~nSn&yS}2NXdvj
zXYhEk@65Ev6DEGWo3c)FnwKK`+~CJkWwt+lI#-6--bVgV+s(rj7xQC#?_AyzbYY=S
zlA>_;=He}VOAW3yxpv#{tnptM@o-B1Pw5@yb5mq~MnAh<GUMDv=40oTs&}sEU|qK~
zmpgf-XxNV@wbfdG&h9?2`IN}z%ik6_yqd4R{>jWwk?|*<S4Ou^K4-s6WZAcPhRvT_
zo*w#Z^Z&wjqi-j6a<3PwJGJdc<hja#p8*kx#}+4bTNVWg)z$Frns+V#w$asf>Du$3
z-xN6#SuyjyozA-`?%<b>?pIlM_9^REX-96=3S_!Ep(^Con$l}Wuk63KboYxlkCX0x
zPSIlV7wOb*bj(~Dwn!vFAUs5~A~JTX>;t2P%prD_ZFYBRy&jm(F#8{2ow2?!*)`&D
z@wvL^5{d6bA9(xDcqp-@V&k=3jX6D{+O7vyDk?hs6?A|0_ujUBwae#}Uc2z-$5VOG
z(OVms4n017y?YOn!m?f2bw3`5CO<nXbJO+R-CCBid*#<{4dP=zPVE2hKlyj_8Hd*j
z8?I)@b(o$GKf+@2)j#j1)b@W5&#jOPk+uK((ci&h$+Sb^GA1*X@7&m+IPX|a#rehO
zkCYi*;8`UpV*l%*`3Lzs@{1jFenm*HxYhY!W7XSNKOXYeiR?bfYBT3bi2T17?8%>w
zWWF@d)$)w(JtMz&;X*^XUGFEZnWH{&t@8B`$L)R@o>{!rCYZzJ?IHF8d#NX)tFImD
z-(Rk4_e(@P^OlhL-+y9UsUg7|Cp_|1SpDo7^TyKC({609_OJQ<dkTxXZltWo_to+L
zt9lfUhGk_nTKvAZA<_2Vzv@S)<9|!J^!(Z5ey(G&n4Gw}Y`qlER?UYAe+uqKHmB_r
zKYPBvuEy8qdku5w=dMS0xX*WNkNb2@!m383WiFHclJ;!H|HX%om4<w+R$RC1*X=Ln
zI%&Z*FXsRI+8rT$Ol5MsU&Fg+$G(0%b4hi<`&mB@UAN~qed+3bPd5I?vF%CM)+oQI
zo)99cbWx`I+q*@F9!&mt`ThT%hDU!53j;FuJUqL;SM&IM>93R3mvjDPc)h9cG26cT
z;`jIdvd-9bE9u>ijfGbh87E0SeZJgpm4D((fwym$@0~iM+WgRz^?3`F;&Vgi_`TZB
zS?quQ)RHB;yo%o~Z1&x_I<Yh?xh6}q$vHN+N7`1d_^ZLOD=v8-uHD$OlCl1K<Hp3x
z%PRQfD@>OdseHOPVS0;1EW66>zdTI^ESBCoCVx7W;$=H|=kvKto|9h+=z3)3YI=(K
zh}JW&f2s9&dy%=2uHMPTg(`=PLwf34pQrGo?%TZe@cFdOHj0x&8eTCeKfZr*f>S`N
z^GvR-Pt_e__WQm$-oC+1XWGOEahv$;=Ih_sCBC_Z(IZ^&pH{|!grXVh%D!!<cAn5s
zZJsv&SNcn<3wpj!c_M_DEAgD#aMFiE_}h|e+ZH5R|FJzEu|Vf}UB#QbB?^z@v_5Cg
z)@fQ3x+~zzdOhE??vhnbx1WYie}3+u-UYe)&zOEL^KN>^U-Ljh<k#M!_+t4Kx7-VJ
z3uL)_COF>sx3+%Yd(E?!$79T|`SB+6=Uxo0TOPFd!K@eePX>wJd+aY?s8TjvTv$8h
zL!;wX-KtBMUK$%6s_#obQN2%R_e-lEK8f>;7WduEvEef0O6)sZ`Fz5KwyfNO`2RLc
z*KSPwx#jJW3rFs>-gP=7*t5Eu(|Ed6*6#(rg^}mx7Cw2k({Rg#zc&QtbM@pfHsv0g
z=VP9^dzT64>3JLHH17Xt9ev{GZK3}!{2kXa==O!MP1~E)!|K>&zGLFGJ{jkIQ#Wt)
zjD0p|ZSB+4W5RbGe)=EnTbA;Dm&<B{*GpX8uCEFD_l<>{?Pb#A(>@{Q0%sUF{%(0N
zor^=SMfvgjJJwr{9NqQy<C>$(_q;jn@NK5?@?%*|$+qtMTB|xgYV5wSqxNIZ!42!C
z-~SzQ&i?qbn98>IJgdJNJlXkVnOK4Ok@TNa^ncG*o?N{3?my$uMx|wZZ99ZgrIsD{
zvA@OSlb%<*gmvxvzP~pjofq$#U7@41A!_ZJ|MQu4B-`h_Ez5ngMY=7f(QmcP>E;5F
zkZL<Cu{i}gll4;=UtjQ@`k#$Yp^s;lWsAuafBSC^YvTXr*!(>5>Bq7Db%h%ruhOs4
zW9ye}I`qb2PVqg-jWtKvx)|SeMjqF7__3fOA^KwD<#V>X&t>kb*}I2H{}`8tcHF+W
zC!#m_mG3(B9nVfI`ubF_Y0=jSU8~p3P>|m8`@H>b5y|;6UlpRZhHjp4#+_GIsC{0v
zVEvBAa(6<tlHVRP4SAfSwqujfGuiq|6RE74V}3Iw-}>8nmx>3ae%p5R^Lg9;(gi$h
zbG0TZ$P|Bn^(?^U))vph?#H&p`tB(EGC^Ma?Kj0woR8nf@GP2aY3DL+<~=j7Y02yC
zZn*udm=M6*S=ssHoWms@xu(-yj+@qoY;gX|-!?g=E8*nPZcE`hn{9zTO%I<I$40Q1
z<>#gBQE*|3-8lV#$>PFgOsg8_W~JS-(%i&4?Oo<Q|5GMR3k$4c_Se?O7?rA7cJL=8
zTCgZy+S~Rop=;O5WvgG7zvys`j4jo<_0Eo!-(;f@_hspC2G8V<g*(PyPCxI<wY&0u
zqlyTd(#|&BHMO#q6Vn48=Igg^Q0tlRbxgFoLgeU?!pWJODfxv;-_AU^_3o_h$Njge
z`5mlR8|D7C-245W_bJc!ii!(WSe&?BWeYXBIxISVt+emCTR6wxb)x}Chlk+HSPlUW
z&X!pMm#Xb`Ep?ZFulrViH@kQakFi<L;-6`IA8z<wce?8OuJGOSH_f|RyM?*ezbmq4
z)>EI^8K3obP1>_y@kG<66&8Ovc#2AO?w51C77+Nl$h80L#>xKn(U!_{S=I>WBr>%v
zjA%;|GRkd<m0EpT@wtoarVCNK%jB-f-fFyj%J6il@`^1R6tb_+)2jY?_3IV&e;bl~
zlsZHrVvd|`t9ia=nae8IK6NXXpc#isl_k8nU#R(<5>x3bGEZ<?q+8hfy!rddC}9;|
zoAbttR$tm-rF4edv~yRfu+8I7Cy%H%tvLQrw`!uYTh;V`n)*u~7(HLXk!e+*SMJ6C
zL4)6_XnoHsMzzrGcFol#D`aM+-z_hC#lmaL&v|+Cr{AG$E(~|obl=H7Sg_~ST_urI
z++SDUx6)>~tN*?4LAS~mkJs;m9*aF+wS0F)`<<8{tJ2;ZG{3UCu=HrjzNZ?+PgjZb
zs=Cdp)Ljv>ZO-eShQL72X#ULD-stZKem|MLX3vT$mx!$bq3;FnIlTU~!u?^6o_vY&
zrNEt~vA-TIa9B8HsqA$nr{xx9&qLLx%wYMV?wuepvxs|#qsw&>wXm?`f?Im3_Opm^
zYAN+-^?U5O!*asty1*%qj`dIaOG4#pU)|jzof+EvPB%m8<ZS`&n=fCj+pEE>G>z$k
z?zyL$Yaa$|S^q%EJ2go2^TGLIxvS=8EPO7IDRAZ*=i)`Th2q@SN(zaVc&uLcN8_Jm
zntQq54Uf)+cMDWwEXs9)!mCTAudV#^r_8DAu=0&<BG<04Ixo1}xntG-jz8Su?o}r@
zU$$6n;l=M0J0tSb`X5gn9oy1Fg+2t<_UuZw<mTBKJd5i(=h0<+2PPbJeylll#p;;n
zwM(Ag(s(a=<(!e>f^VE{7hm+u^nbF?(8I&!sSDF0AK^WhCRTFV?>QzI;F7RCc&(Y(
z<sC~ivR|#%i?5RZd7--cqF%O7nOM4AGt<QhZ|`kw|9og_c|e?a-AuRF$MTOQggkyX
zYt#C=XNy`mWmQ+3IW-s6&M|afXQ9=vBfsnZPPxL_EU}4e)-5YM7OT$t^(EsP2G16o
zK2GIp`;R%OwDi1D=}yzjR!$1zIw)mz<E`nWU1hpK*6gQ~9A{Nc|8t&G>{*lTi<Voh
zYrZgf{Vd&?u6t`+v-_J)^Y@0kALqR+s%Y5eAi2)seM*d2;Yk(yjSs}mCf(S$^yju0
zTQ09zxb0Nl{+IW2FMSERz4twbo)hP`PdCMNSmnQOnWR+nQS_gLZw-TdLVX2GpEA?I
zi|;MeUQ8~MW@LFZ`H}UU^*h`ezpHKJGdX-x=S$!galxh=M=G|Q;!zQ}@@v^*vH7!j
zPNrT;5zNxLbw$K1f8sG0>BSih*B-g~{xB5ytoE;?;>np+KYv>CltpnIZaDFJ3xh}0
zn!K3QA5T3z?S-@A+?E|pPMfmNi(C0IN2HpR9H(dR0d`G?5=P#vl{sQc<qOM_K5Fqq
zvE6#j(DFS)Si0k3w<Sv<SAy1=W9iY-$1)UOavV|BG(7n>>*mE{%lvz)W_4`{eB?dv
zSYGwq2@zpm7B>dieAAKG-!iL!E!kJz$oH6#rHWx^z>FO(Uk^Te`hISd(ZRk5*4;8f
z?=}glSMi=tvYs{LM6J8{$6CoRODoTNoZj&Eu=T+S)iWdy%?R1j5s|23&2dojoftQ7
zbY9%H&<zErS{YP%eIHLuxY*lp;d=Fq@0$dB#mX0Do=iQ=x!qeq{|bx9@kb9F7v0PV
zKePDkk!|UXAxzm)j~;b?a$aHDb29Jq#Im<xC!XB8UVXurFZPK4wBIRQw>MoEGIg~0
zzQ{8#bJbCud-?9GR&y$<*Hq2uFx(n+KJd!K)&8vti{H8Om^Q9>Gb?&Y@04YyeXHiQ
zU$abNZhbIovDy^YMSe<3aZ0=a-i|9mWa=D+_i?Q9P?t<Gy4Iw3S8>tnOV>>2UETYx
z>o?CNE_b0Rs>el|ehN*Tre^Si?_#;pn>v=;EybD_@;_-z-gQcCepI+bYWLxpTPh{@
z9{w9v9dvW5y6=Ni?HxHAEdG>LJ`<@74pO??m+;CuxAFMhlym;!brTi7$7+7;*|hk1
z$%&^<@uhw*wS4!^XA?ftyW78_V?)*__Zy4&?luLlvn-dswW4^vz)R7G48l9F@?@r3
zw7+tH*|qbv?X4KU&TPgtpKG7Z`lp%OZna+i5Np8wt=Y!*cNOn^^^dCW^md9+xz3p;
zRIuZ^porWA`|Uwf^7sDQ$enp|#=}c0;*;jOoM|suAFwRsyHiZV&X`HlP76m^EbQ{;
zlV)LXjeW?NH`RZ`Ddm=(em}oP=SduLS5yoAze{w%)ZndQ9~?5oDi_-vG<xl8Rl;sQ
z*+!ws|3awu&!YFwawOimH-%rYI#hi%rJ|pOf2-zmzGbf;Ed1Q{Mf6NRhuTtgUr~#O
z0}IQwQr3J@voC2VdCx!Zdac!g4zsVjThH$~{#BGq^^;zbp1G;1zhITQ-Kssm&h1^7
z-Z0tZkJ5TBhX)@H)MrWr$+h|Kdw1!^QoHwJ7qiZ&`UfSvc#*!JeeKIjS_)SKc=o-p
zJ)`Uw@O*ppi8m8UG%dB)+;S4Je!%zj;`+P4Ppa>j5PI#ai?Tq#{)B}ePVh8xC_HJb
zJiK=4g5ndl{?kNCw<^43(|@RQn&bVex9?i^B>hZ{?O${HRsG$bLc<8d(3-85PeUI{
zv<If~Ok$rau&t{9-uJod<8!_BceEIEX(R@eOb9&0z4@cay3K+;7w4{RQSUqEI_2lW
zo%{NVHpg?;s%x4Zo>%d~@!fLyN$R<6%QfQi{)>gOybTspyt?0Gp9(*#ZNp>hM31Jf
zU;I<^4TUl!=T}FBi?s7+m`%JL_4M8GV#AET$|p9jxp1mR=JS_}&*E6ppJkqs?)~Ir
z{i*K(vsPmiBjbxtDsTAv4}5fX@VzO2T(a@nHHS~i{P(w}evQuVHkI+Xe6ZuinMr$V
z-}0>Ds_n3sN!-3AqPT-G{Gt5IUoOiN*!?p1m}DAl$XwhWx9I#4!w5qjg`?RM(v`Vt
zK8u8gCyJPQc<;(jH(X|>bJE8@x#6kor^Cku1Jlk5uvKO*mtg;?x3-@xf%kz@*_yTP
z(n@dprM+kVF!_;Lll-N4^3G-Yz7A4fmRx*)?cCZY!Nqe@gv~oY#(w<1^zBs{Nwz{+
zCx(C<hQ5ZMl;xbfRdTzfH_q(XvUA#rrKi^V^S)Tbet3eCE|*+l!<BE>H%f(d-dJey
zO{rArva-!$Por6`J2$qt=A;{hH;28cYL%GWdHbhzklWFpQ!8h_v6!@q(RSj&>V}h1
zPq`G=>$MqHas~A%SYEoMEug&H=ZW59EzTR9^6NZq+aLI><bLsqqoPc8>=P#6Qx6n$
z4s=ep2oh?j@$A*QU$DvVZh?I1+O@7vE<LDO>*>8Lw^eC!Tl<<_HeTINUNxS)pBYja
z=HhY7Z?C${q$Qt~W-n6srT)k}ulf6)>FIgp=|{6;EKKTF+PTb<2^3tYkgl~|YznLA
zhD*=vzW3+_R^3x=dUwLU|5dEgUZsq_Jw<+%*PUxhpO((b-8;W}PQ6BW3HN$VxyA7Z
z{8}EV82q%%*4QU9U7+W&o=qr&klfkzT1r3URF~vvPCn@GE>Y2}_UysmnBq#VWyLz4
zB|91yc66TJaC+jaS^9G(e|R*3SM8MU6G4Hgsp9jkITpVb_B!yl_<Pa(!$(z5RH`1Y
zE;&23_21(1Nz<-fc_A{hwDeVr#yU>Nhp$b}tg_&nwd(Zj57WcKqDrT#SA?Gb%(vGk
z{mWC^#4i5n@;?-pgj!s#tDHBh<i6{gE7vTZ1_js6@!xZJLb~j?cX@dN>y&ng9NpXf
zf9JM?&Pj_`ahIP}efH_mtM)$~HQIUGgm-xa&w3STuJBOx?fPSW+asdi&e@}7x%Xyd
zeazC&r=NO14ZY7A`BitHwa*oCmMPX1elr7a=}k?T=jtYF_F$=RwUdN;(=@H=v0W=(
z|6%3k2;0NlBsSsyj!WwH>r7tB>-ksBJjQ!9{KKj?o6zk=E6Uk#CvVtR(k}dK$GQae
zTVE%)#8l2Hcpj%4vobx1W7*>jwf!D}Ur!cqT5#giV%LRQo7b3D>G$t;&h>oU;&)_0
z<NKtzz|fs#9o&5#+g`amE|7WHBr1D0@<7Qn@s20j>klctusWW9YV{qh{d)Q=Qwyp+
zSG;9xbSv)d-K6({>(WENbL=znRd&26xV}R`R4P6G->0Y7Hq>fA-g_+T-9p}@8Fndp
zlQX0ed?On&vi)8v#dv7XDGXPs>G<i8yll1hv9hh~Zzl_RM>@|e-!kp=+3GX8A98N7
z8*?^YU^vLLWKE~H_x8*kddH5cM<%&xS>J!w6kl+j<?QUc8k-hfp7h|)!*BWVKUV#H
z@-O;iZOhuqH<@=-w@>D~_G+4%$-jpY?c5Q;W}csz9?t&FHZ86|FsQ@chUqvv<E-`e
zedbIo+MEy6jMns8vn}0wDdPE(`VIl1UB~Ks_4C+0+{|ZAFP+Sm$s6Wp%r;SE<<zN0
zW|JN^|32KNd~>GAr#=q-<~1F?PF`6`fhSg<kXUrV;J}v?w(iVY&5AV_GsRurY-Q}(
z(sge66z;n&%LBKt{7e3nQmFgAt05z2dYJ$DPg9#6XEcULUOy&!=~sqA`)94|bDrIK
zzt8*kp-8r%T<&$uwgQK@FH04gvaR*L(tSmjD;KuiZsy`$d~$M$V}~c>rBmk@umwl2
zV`uGUeDvG;Lq*(E9@mCWmlqPRWH(-m+wy15l+zyii8n?5-`klsVUfwnbLq3vOEQ9|
z6&$$y?cJqAJLZ1SSnqQ|Yqis*lM{nYJX{V58k{Yd!1Gpq!7t&NqVfS5?wNmND<91%
zyE;XC(yL>wa#!}=(b(e>c9+TK(zH}p;dQT03W_}Bmh8CDe2TSn-JTPw?!v213w>QP
z)8A=oN2_wM)$xa0RxMF4T4j7{^Bpr47S_L3if%qdO2#Vg_e$ngJ*@mY?U>KYPY3H~
z#UAv(?!o=)$-82fSpCPmIh#Un!OjB6;$Jt{WA90oxA#`3$5@?We)*EEJj1J8!)l@L
z{+QqDwGTNomK-dt-SfT0qwU^XkJjHUD|WR1U@Y*`*HHMt!@qM^_{=HBhQ4#3$W8C~
zbTI$vsmzC8;|i{nF0XwSY#F*U)L*OL!`<M`{11VC7Hgk}3a;y`aQgpp*6Qf;?$?Ls
zTw!hR-+j{dwDpPU$}{&k&3GMPCUbAjgwqU{;y(PXDc`tfC!^G}SN3w*=M8GFxpFf~
z>{Ruz2;I$fQOWw(wH2mbZyjrct}nH`{(8zDj-AmQniVcBCnv`&DG{7G+xf@KMSKs1
z{@8g~wyryu@#n&G0R_wJ3deTVDH%CdH$UclAAGy4ziH|nUzXLvNv(|MUsleYUKOJf
zt=wc6d%sY*Wdm1Ui>h|RqL(}59x5oEKX^z(`H9!lMYX|vqO1-flVg(f*>wa@oyd4M
zcM;2L51wh85*`QqygE-|*^}O^@*TU*>|Uhpc&qcnGJ!+Rdj5xdn&%Yd7d{Pg`w<*>
zMa|_)%hp-jy_T0*^h8g(v-^s6=>ICe8LK0|8*V!)l<C@X@8`4Ecc*wtRa82xx_e^k
z@x2p0f_GZZEE73B_tU~BvAdVZEn&EryD@^XI`!_A-8=M-Hk@1iQcKF$oJ(-KJ7ccL
zZX5pW56izC{xfZ9l0doJ)99bw2{q5RRL_%{IO#%($DZr=nrcJe`FG8Kx8?7<x;VF+
zGW)u&INiQBW3qs3V)t~tgF&6=s}|gk+Bhp|SE^m&d!8-NKQe`daU?GM^fB0J((AS@
zHv^=$eLH_)j>RDr5e1={N;@^3dUWj1?d>;-;a;HRc45wGAtl$D$Ce9j<($`jY-epp
z`Ke3FZFleANtk_Y&!N(JOXs&fYFf2#p=EIQ@8*494!H166H~pt_Wqx+4K=6cPfF<H
zO+DA=<}H78{u*b!BLzE(UV&RI4Qem@`I{UTY&1N0Y^vFVjOS$xzZEinq}wpbG4?mO
zA5eZE_~S1J&qlsi8?)DM(u+xtd6Cw_wl;pk)R5T|Ts<!LKE14a%<a&G1J+F@Pk!uh
z;pwPa;UxIkQpu?|K=AD5zY|J1w*_tR?6?}Ws8NoE)kLYHBFXdUan_|#DNGZe-;fC6
znrC40(}PK)o8v=6YWSi#*NQbtN*LDGdR?4xpxwT3srsw^`>p;?ecaG+eMfzOKzrK_
zF_BAg;nO82O}<=_W0cW1Nv`tA$*unTccfhsn8m&J==Fshe1RF(Di^bp72ir}=_W};
zad|%b`{O9Dp@9KkV%%i4hSc~Kk}*%%-*GPZ$Klw0t20IZc+*^ie<l{5-pb#lU+#+S
zSi>kb=ahXwRBqOe*{wF`-uusDes{Iazv%P@H-)G*qD_^>1v4_3_INKeUCNjwQT+Xc
zcwDpiPWRu39-LSdvUA#t-8!u2Y8y&Kmq$N5nBqDi%_Yj{r_Lnn<!>(}oNVT)lL~k$
z){-f*|HHd?`xdO`O`YuKF-ulA$yNN3iHy<jQ-3sh`?q{yOurwV<kin!;VNPA>hC41
ztb|^s?r-1nmKPpe@b*u=sYA2LERipNd2WR;XJ+0|<^1cPX=uRyxHwpz=M<;TgSQ9F
z_cGrvf8OY6>ea2hb`4v#NXwsVk|x<1lkb>rNx5{(^6Wahz`~RHky4I{%H6EG48bPd
zYg;6R`|7;4)pQq`#PMl=5^H-F_i}+V*SyEPe%wnv(?pnzE*^iS?Ye}snES$vITzwG
z9XD(iEx7-_?3zmYxhZFUpAe|O^D*vr;WXBQzGX3&wq#EVUXy-x(SnOoOjE;W`A4Qs
z(SNEM@heb7MrcY@RMx)LiW-YWG#XfsUA3OP_*KL$)1|As3Z7Lj^qA$Ct1rAcBw~s2
z?4mzCu4m#8_G}gXyw_U0;e|@p?@Kp!wN8ofpR(>tThx_jF_U&UzO|oHJ=Hkjaplwb
zyB_U6xALs#W=-7<w;Rry@>~_R+i_*3Hv7*B-$K~8zjB;D&HIkxfzqpMH}_qryQtx|
zvX^m&@yErwB?Zm8+lw!-d-&_RwZC$R^30W5ZoDbjGkJBXl+~2J4PifHtb?phu{>{H
z7g)pYvz+tk>dOI>Cn=?^Xjr8xDEpmf->zN3orSBb*BA60;a%IF5$OD?-DdH=MTfHX
zcI5F#iB&W#pL;B3`N{Qn-rYI4d&$`n>z+@(+=-POPOJx>`0hBlw)<j(&PSPs3?DAL
zwY$WZ?Fm2sanCtz`4WD+NN#7zLlF`F-+8lU?o`%kDm-yiMWwLrbgMhJb>)FJPxpt7
zu`3+TaX%JZGieh`7O#NZS1!kQCYKg-&))jL@`g-^*s)kAhSg3>Qm?&G?rzvnk}Gez
z<I<I9b?XE_cHR~6Il#aACByeqkCyDU3E_2|p|Ss#_{tZSJ$YBA{@NL|^pAkwxm~|5
z{}y%i$Sb+ka%Qb<LFL8&KOWz`^Jc@7uu$$=X_=Sv50wTea!Wp6oZ0RC#J#$H$1>i=
zsoBDZ_xC<Xl4xy<yO=zs<ygRXxmTtluN!W=iocm6KHYgzpyQOjXOdMs$x@<Dj92x(
z)+sEPeVz9-_~+sYHjDRtU3$L$&bvK-r-wzv99Xx?HOwe+(OVS-=P)fnK7+?4=HG8y
zPLD}>JC%1@*n~{i*5tKmx7DOiJ6%{h|KFai7v+tMH?1kEx6GULCi`I3+PcWh$o?y5
ze;m2?<w)6aQBm)lC^w_8?P7CxZt9+Ubh7Z{h~%j$p)S$g$KGyff568od@M3G)Kanb
zx31v#ONZP01-k9#PT0N0I4VZGJ7{sl|Eo=@%G$cEvl8PH9dnejFIN>FE#Y3Ya<RrC
z*H<enHr!V`Kj-3ux*z{5S^jl#R6P23ozYxCO72j_Nj5R1w^AP@d2UWSx$|I#^=A$z
zVYP?**F-#;IC0jh!)vXVu^+m5wCPyf?-!R`w-vp0J6q<$+TgOdw8ME(zwgNnlexRr
ztXg%e?^>7<L-zwAp^f{G>DhdCvJQ&RKj|XZ;dyQY+acX$%MCmnoyy+b%s<<kd**`S
zkE6$Lf7w~Q*24aL*=CQ=S1Lbq>Pn{f+y7e=dR-=A0>5&6V%e=bGq2sb<lOT;#YtXG
zIAq!RTeEj}h7_|Lx|_$#o6B?8Ct<=d?R9%D$<@A5EGus{2#TAi^1Mxv>A(ZM_?J(v
zxXiXp-lZKc^YO&i$_Y*Xj~zc6C95d3TEe2=>>I=MGOyG{B7Qz5%swVXF@bMl#S5Em
zItn|hI31mGGBr=hOT{EjsX52FS~yX2w{Gu@KWlZ@hTV5ck@M)BBjq}0s;r=tWYE|7
zXBJqk71{b?g^B*@O`DBRNH2T6#6oRv;-RQ*!lG_Xehmlr9<zFK`_x~*hznDWrKrv?
z4OH3Z^vKoAHOy^I2j`1BOTE|5+AyuMwNl5=ciXf+zCUJ**RI-j@7kW9eWstRnZy*m
z)}L_5lRNgtyUgVC&YD-TT_u8^(i%DnSDv<f%(*X{-F?pLcGss*iUAAt4qagWem|f6
zw05O^_cnz|4IWBQCRz#dPH9lwyz9hHr4)^i5o+IEz0ak2f9&7v5LPWCz&F`7^{jjU
zE$i3jw;uP~IR5b8rrK`ty_x&6!FLCz6SGgP(9l0*(j*znV$8Jp$Cj7EZ})uG+fbN%
z++j`XKE4ZORylWnmFJwz&R(-}-$|!VE0ZN$1;TsnTIYr3eGpx9S1GXkTuxTx%Gzgb
z_1iWkAG3%_DGRUMbz{z}W%KXm_}hQC5zZ2-+w{d;EGoOZ*gbE@?VW-XQlIZSkpFg(
zgy+2JbL;zRpE!$eE{tqBdR*OsMQBau(R}Urs*}^~cQ+L*J^QNen!0`VJy(B~<eG;C
z@>61W8@fHLw?E|cVa_9-*~ZmsEsGBbHY6&=tZ-@PliBq3ecpy&vlcI5HDs=TsONO<
zf2^pbll!7`Ci?f|B(lq@*331@H=8*9(VHo(+>s{pysjvfb)_8MTKaxZ=6So%O23Ua
zY*+p3p~s<DvdHMorNF-qM-GIQE^_8(yF5wg&8=+vWaIR+TOvNZU*^yMFt7Z<1;yRp
z=dr)J@bJ|Gw@k0#n<4ub#>H|i(ca~DOfmCdnUv6rt*OuFzBjw<nO?Z#SByXV#YGVr
zd;heGzxgR1pO_;gxs=x<Lg1uwBxlI0{(}b1TO?meAA5SvSI1|IYx=y*Vn5s73-wnt
zlT&MJb#L(AxV!(?*4*2xBJLKwp3u;KTXJ2Q<0Y<nS31AV6H6>_nYi8cLfZe2r@V6&
zXY(9g^k#yzv+(TmTZQ+1o5wD<Nm*2Mi*t*o!SvfwpEjjLajfbvsg?b6rR_@lle}eB
z+FkwIyX}iM>PA&9Qw`Lw=9k%!cWBGKs^hwT9jjMa<UG7s=$Pbrv7)8wn#N*7pQ(=j
zEHoXR_b)Z@=-^-ItCxI6B7L)j`ema_9EWdbeZT*I#ooWiqFrXaD$EVvcXL(H^}31~
zQbl>nr{*6!^W%m_On$_Zb2bIv76rd4p1=PbtLuxj#^>|8oWEUrz5aHwzkPD-1b@yH
z$EOTV!Z$K=r?j|fHTi!!<{)=;hKkRjz!fRSc%$nQS5BScv$^Mwg!QJ)r>^BxUgr%i
ziht=O=p4GcPMNXs+4GolCpK*rUYPT&r!p*d>;0qF^`F0P7d&%ddZCxp=V^zX%VOgu
zx=!^i`P<;0`{szzzxBRzgJLhRnAn@;ep{2k&f@%4f3JJt)u(15CT@>alQ&kI&zG8<
zaX5-$eFOJQ?oArPKQHIM3tsU+z|(Nf91jztwX%~HOb?WD`mIvGZoX4}#g~A`4`g0?
zN1DB2S*$g;_7zk0gL}U>%kTR=z41lHiN6UR?^EaR$>Cv&n|ta3s9EgfP<vQjo}tkp
zHn#2Q6PdrZQs0j(um62!b^qQEm)<bkiduU~JU8f0<j>X5M4sOI>Fu|<c-owoY!m7Z
z{WpCafBovMl-Kv~Ww4)Gy>{77*7?O|9}}C-=*-P|y)DmKS}sX^Ug5mG``*d!e)9N#
z#_enQTmQ0`-+H6@_#z+M_GNP6Q7OsC{aRX%M1{KU{Ax5)X2q%vhfTLm_#pN=UFk)q
z$ChA!+tb(f{#+JYa`5N2cF*eH+hogrF8!bI{r-1pZ*PfBm!IoyP^&qbetuT!%}AX~
z2h}&RPr7g;Cf|2!@3!@u=3M=<_S*5LxpHbJk9wcmH1o1rF@LwyOrIyGZ~Av^jKBX=
zK=}Ov(H_l>cg}>&Hmuc(NjTz~Z0Quzpy*_gcYm++*|OzNg?BDnxASD#d;5+Jj#Fd=
zWz@uEqk2@{E`3ob^RMS}ny-qMx4pE@)TlVmMp2O`mY+%)*0y`Ro3=K3?b3x;v!qtZ
z&U_(rKz?3h*pc{ImWE}zPQpJ$W=>s}^XtsVunEyQ$qKVoU0Wyc=N4Rj^=g@r(Vq2-
zxO)BAQ#STy<u@)6n%e%Rb3(w{C5t<~S~!zB42)AxxtMsX3aqbqbV}ViyMbHU!?Nmz
z=eAxeyP7RG>we$yUcxAtWG3hETJmI)_CzUPkxc>`c`a%abGDpYt~(?5Vn%yW=k56i
z(*pxLmpaX8yJ%$^X#V^Ao2}QcuiI>E{VgI`+In4(ndPcJi)BkVr+!inaWSksX<mQl
zhLW{7lXS1Zl-YBWAFCTxvU0a>TXj9E(|&*P^|I>nyH@|q0`ztEh2A?5@FbqQYU_c>
z?t0N@`3K*;EW0!(GH<P0oZmLzIYu{wPA)gu-enLNTzzBP`x}Y3&GHmlZaKbI3CZNJ
z+r7x-)4!_?DvMs$DKgA$6@3^l@T#xwX}4JUL)R8&)m;;2vHoY<>33+$Tr-w)Qq>QC
zK3CWxeNz6K_NktUr!oz9&%7Y&=o%<L<-O!(HASDfiAP&or*ZaeT%yUO`fxR~;;QZ$
zf2BLW{(rT4edO1PRoUsw-QKR!e$Bz)B($K-WwQWlZ_1+cr@S^x>bO{!-gA-;j`As4
znxd|=YVWHHcFecSb2ndI9e(@VT<f(v7kB5duVqkqIBQ48j8|TPa}Fu2N_DL)yS4Ij
z?zJ;Br}>&_tS#qse=O5_U)MEJ{HfLLT@!n+P5XaM>xH{=hNP&~`N*D($;=TKUG|7B
zba7W|`rkf1Hi27wUdqdsdA^I*9~FG)F{^ayYmc*uxA#}~Up2dO`&D?HYryL*Wll@I
z7Qbb&y;Sh=itD<S3=iwy&0K!_(&p(39?vGLRkjFtbKmtXnRx0{mUUCYuH@rk*&6p#
zXP0ljevrYXeVfzw1-c2ME(@-;Ss6YFtTiyVzLj=<PFDAMoBL|M^WOa0EXMmP;C|4I
zTU%SU#%}+XYqt1y`-FSRyuJ}8lG!dVc67(A%)UJR#q}3+-!^R)kIKB6a{BZ+_Zf4#
zM0EpC?%cBK<m2XkTgScpw;SK?zA3%%6qBIiCSBK!9CKW@IsTe<YW0o>o}8RzFYV{$
zpPm-`<W*$dBc%ea<lU*C!>ohCldH?$ZEXH6+3xgf&78aIwoY@a^~(vaxGXK$cc3x;
z;TQSd-~DzUvZakH7s*;xT*%6P9Uzx-dq-h%M*rMxnU~YF?F%m4i`aT7iu3nvmo-Jx
zr?semn6}|M|4F`st;$?)oq3p?D`J+^{+U$2Ve<2{OV4oT^#r_l_-vV)Smw9e#pi9^
z@AGc$<p{IR?%%axPxF`W|LSf@W}Zk|dh}1>j!usSS|`*0FL>7=yX619+WWSApWeLD
zxo$S=Ro|p*91(Vzv%~ghBx<D2vI;Ou%nf`U{7+<sL(}I<?&VQ@soiRK>sXG-nO!@5
z`t-tcPP%ieXBB#Kc00dZAlvb~T4&kXV|HJrzP~M+J~!QTi)`e=E9+F}weI}t@~S^V
zt%6@IT&YO0C!us{N6+>x!PhuWXl=<z61$k*_O>VWxl%~_Vv`PLZG*#6+Vy3TtJzPS
ze)!7E>~Z#1iO4E<tvB1+%cG<fC+&2UbvWpm8G38aMB$bdF<&1w_c<$?q!zjhzrCNj
zbno83&vSEi<2^i2{$P{(B|X))zJjGsoatcT$BL!TF8`Ee((#t$bLD>S!O7fXvfZ#H
z+9!qm#QM1Jk|rFQJd=2~w0tZoytVlAn(3aYT*`hXF8Zr}ZMb^f^j3wKVs4s~r*p8j
z?)&WbYgBzVAAeteW9_f=irap=a1@tSO}lNP*>%!Z_U)00ZB~nB^F$VfwTTMM^X4uV
zir91OfWn>P8N3U_)~0Qc-&Fm6f4^gdam|Xqzvflzu&({_eBG`IzD;bo_nsI|xbEVi
zyzF9PSxfSR_b+?4Dt6pp$<*Y(etY4=qVBhO8<)?kJQcR*gHrSCW9Gia6Z9`#H!)q9
zv#M7<_*lc-M_bgiHg8*c?V0b@_SI_{4*kfhU7Wk(c7Aeqch1E#M%B6Qraz~L&9K<P
z^Wn^$Df1>IPuO}y!e@`qkKpJ2n}g1*d)#$Ak@v+>rhxpPm6aKFTWfdSZ1bJHW~uGO
z8M{t~1;?f8^887<G0Wpf^3o~Xi4!NWeR~<KzH7r&<7GZuuRLK9*RK=M_2#<Pwr7sb
zr@7B!a>{t#F!xuSmKD$X&1ZaZq3qQoYdgd*F=a8%?C>qBT9m4|BIQY1l-d!i=3nm|
zJPH@8DL&Ud^5T7hl25PShSTR_vqG<K-S#?RY3am#&4r?i{EQpK4rOY2_<C)<e9q#e
zP$qk(<Vv%3YtC%CWUSB^*s?39JW#<UM6^}Sy7_Lo`ZpoBwZ|4sS{~t-H*am^=V`V7
zxaV)4^F<~4_c!aZ`}yxSi+n1-CE2a8;pm%=*?gQ6!q!~fdR(p})c#`Mu3fugT^4UD
z6jt!`ee-8mJEz6LV+uO4#do*reBj#5%)aXFwdnlq#(s93ydQl&$tI~Dy(w_3<W9NL
zoXDshJPDqYzUk>1ox5cGIY)8#@nf#)H+N`uui3ETKxD_f*ngXHZ*J<G^mv<NyoQFJ
ziPp7Oull1-AN#tcU#Pp=cgiL1*9>;+?|5Ed>ri->w?WYFY5VJ(XLoLXTgcxTvvHx=
zk`G6xuFg3ty*@h8k1g{_;4zC=7K}=kO=)}kipmB3OwI~UjWAQx)|1T^mX6l3*JfL|
zUCuYvdYTdkW2yAv%|Qa)CzdT$iOlru^gZ@w{^a@HOSNw9yiu}!<7z#YsNMY6W$kjR
z%igsqEDmjTDP8b#>QpBS%OIcjX-88T%1t@dBxg!~d6~&^Ry~p{P{%3b^&PJzDtAt;
zm~0U9g3aKoxv8nrfpc3nZ4;^fIyZLO@wQ}B_gQb`_4e~PeVnB$keMvsm>yqs?U?w}
zh?pReLyURq?_C#7+L||Eqo<VT)}>$PzK^O56>X|w3tOEwVQMN<67wmp+bchPXx^i+
zLVsTJ(&W#&Qfv3>WOuk#SUY4X+{l`IG-1()sk0*#ZeEhi@>UbSwL4UH+ml87(R_Nm
zZ;BJk|Gfz_nZ38{*39(ipa14^+}8{<DVuaV<IK*}hI+gU4Fc?695z}|utg}K^(DvK
z6{SmNZd5pV=@i%6r25vWiZ-Gt&!eJzHtqfMXtP;*nr3ZYhemXyS^Bvg4l9>AzoxlG
zK8#y@!9(As(#)ws`M1x8NSWQ9`HcIu*ZoteRhw<lcJkYL`#&@19^Y&&5ZC^zJ@?ZQ
zr7xze5n8`=Eq$5Ri0%At`7r%ekLI*a0d=LDt}W{qi;8Z`DciGm=l<(<A3N(0=^9>2
zJ2NZmZclo);?MOqe|FRg%{lMH(X;2(Wif?+<)<{c*VMkO^xF_|K4QM#J$`wua>WvL
z-}$G{E$I0lo0gt*_LOw=i<n<bI-k;KY*;?cKDl>79cSj`W4)Vaa-7xG$THb;x@mGF
zlUsLqcGjxQ{DVLKdLFghwnZUfeO`WwKi8T=En9cKSd_ZOndR*{N6<;}-7;D3FJ@*+
zp7b=Ef9l50?+tUSkG=GhxL9G#5V=m{_@RaZp_#MtB_GDRtT}j8;Gl|&RH+o7Y3DWT
zJM-$RrCTbv1Ep_woR>@5xifN`eruiZ^ftGe1HUA89F962*>fwsn*ZvCQ)ZX#T>i>0
zt>>T6_s=uZ;6$xqN!|91!mLvcbevdmOfz!c?j0KURiE)%?6BRuw9C?9%E#Acw>Y@O
zZ@E5v!`hOk@?ZAHYGb~u@-gj4cW`=ZROftAPpnYevHn<@i0@x5=|hF<%Tk_8ED~fr
z)HFNvrTP2+{(459o}T~PFaP@7?*3qh@`KLbh3zIY6lO_?yp7^e&bJhdZ_{I&5&!p#
z+G`i(t2eInaI;B$=#%UA>rFLg|MODffUv^m$IE>-NvfaS_B?#emf8&CC&m`*)*Lw(
zQ8Z0<jaAb6HBpb%_U!oK5p9xgB<!gt9jJ19TJP)`0lQ{AkkV-n2;=%G8qJmHpY*9+
zr`_<RTg%1`%YJVN{qA~u(NFc;la4NTDv`=L-S#%4`kRp>&&_YA%1)FS?rvPP);{9h
zmduYI1vA!J7gir=b!j%eWqUMM|HxJqnex_mD}0hxbw6>veN_JMhSZI>pG#+7zkO?a
zTw{!QRA64;(S%R;x8+VhJJ<Mlrf>QCo2)xi+yg&c$lG*ji}j+T)r)T`Zrv}uR%`Kw
z8du>C)%7Qs_vU;EnKVDy^N(Lwr~B@vg)=-gx=w1Us~?wAh~!<nRqvF;&6Z6I-aoqc
z*Q_vR*V?=NWqg;El?-?)=a?1p%({PeisYdw6Ox|KFV=fjtTyFL&b_m0ff;tLDba1w
z7fZG}2R+I;wL~*4Jo@mlP~U6YirJ;j1UHL65<YaRA%$b}A0_6)cPB6(s#S7XD%d^W
z@~Bqdl})YNl6agieONdpy6un7VI{@>EBQ%9t9?)PZ;&m`+2%5H_r|glU)DCSWUjvx
z(6UP9mH_w03vOE%R!X-WII?+hf>Plp?Y@xDKH_5ijx9YZ1))84G3{-?a?0`=Yd>=T
zPmwm;m)&psOGQG!NjNun$)cYpe9oxc@TvB3TYUcXMI(8&-Vl@g#C2=Eg4KCboRV6m
zim61M{Bb$w*O$z&>LsV{C8md42%KD?seD$a#qFn%d-L2!mgf92tt}bm@n*$0kGGuB
ziE25jxp(r7e;M1KF5AqS`{i%HP1aTcu1vk;f=aJT+n)LK&CPgO>LI<ZzBi(BOPwO4
z(8ZH%NuQohR|}KwetJ>w)vCoitXWTcGK#Ge++Llpa?vX4w}O!Ek!CrcCW&PcO=U^7
z<(s?T?@zcVQ?{|Uou~ZPvs~#lyq97l0(|T`PRjG`ZTqrh+2(L2sYkO8yI(lqy;?l+
zr9k3Np(l<d+@HHwOt)JT)hp(|Uts3jW%=7TFV4$7Eci-K^dX;&pc2=o$!q1z=fv*5
z7!q{-L*)s%C(H+pgnTnOTr}qXS)#On*J;bGs8+>&Cpe5acYJYKc(JG9f%r5r=Vi({
zzkg-194m<4@+0S$!@{qPA1@V83;MlqTg}nU(=1%%vsGS+JPwp`S<22>#4u^ezuTP$
zlwwTmPHGuSH>R&=S-vPldR0S>S()=81>GyGCOu}o4F1)g4#78X-g>;{RZ;V+14s3z
zZHd0wuQa95U1bAv_azmUS$0-2Isf&}ZN0d@>g_jixh<ZmOUwRV-|xb4J+b=LN_AbP
zg{oR={Mk|$;}kqizq%LvJg|$&Y*U<TbFKD~zc-)9Z!o!4Z8iJ!S&gm@zvtb}?Jg3#
zJ+E~3+q2KZCpd4O{9Lb~T8XFmdQD8vF6&)y@AgXT%CC-L%B$?Ub@gn-(%8k<b8kGE
zCm9};Q++FI<@vPJ?K=PeJllQe*EEZk!<{=abMNmt8Z>FqT{|A<!?x#MZI|y3OstzH
zd__vS-|Fbe)vM!+n@(GtQg>9;S#r%PTI$WV+wV3cP2nm3^GmLP=f>0@S@wa!o_YTt
za~!mqz4w#o_wQ%i?XymPPQN{IRnh5lr(KP06Aa(1h~3Y8|4(7!4u!oAH=J7j`Nt*S
z&OENT<?^yuY#*Fv^!S%>32|~1<xh-05ohvq?U(J(p1B>fh{@Z*@7z3f+O!Dk*~fWH
z%N5p4alAEsL2bXA<K;$%z2`F*i=UZwByXYh+BSpE=kx0si+zQpPsko})!^(&apl}-
za;uzw+GCYtKa|~fzcCg+w|)2gn~Av_(m92gO_~Z0S;SR5Y@OCUq2jsh_XugH$k%~k
zmrTMg#jl!EJ^9$F1QvrF*_;${U9ocykLBoDeYaf09mMf+uh4_JobAO?>PqE?H<eQw
z3#}JBecNcb%hF|?jr&Vcp8J=s-#!+a9V=C2#<k&_^K0fO^72ieYB*B)eEW-w+AmuR
za7*YbZ@h6bX_3G*K@O#VA2|N#3VhIgzrK0bA!U9(<G}XCOD|4oFSm|b6d``dTWb4{
zh;4<(?r)iVaEW03X&$ko8BJOmC(8eI7Wx=;i|cQkp*uVG^KR+fde_#swGZMtF0<@@
z(sf$5&+$oPyWEyKGiIr0vUlG+vaEi`<NkuJ$~#iAJ#CJot}O3_Kk=6(YcE~ios+*n
z^3lm8DYLgV$#2zk7}J86`E6oVKY!%=hB>aWGg=h=od0G_>Tr+i+5hfe?eDe1_iw!n
zPB*x)F;gT(UsIR$ZBkR{)cy!AY1yk215~7Qb?izR^+aFizJK@E?D>+N87~*-{<||d
z=ls29v$n>%cXJ~1KHb?+H`jLiBi-GfPI>ESub+O<_TbM3ey0sqh0dODJ+|Lm?!P_r
z&9Yseev0SvaZf4BJ7SvgUhedXliO!rUcQ-w=ku-;MbVo>-`S?P-%R@@kmq*UaJ%{f
zUGIrM?N(iy)i1Mg&W8$<=K|f|9A{glw<)u{-}6^WIHt{X+tp~nsM4P-*Tc*|*&cUO
zxM^Mf_Q-tO9Y@Q8qMCaBW#4l|W)<xTm6JKZo6@Da>}dphN~+@1e;51fUd8Ay(d}`(
z92ph$DkdbW&unrUoAAYk+~yZykJeikdd>8mVI#b`Y|7i4+okJ2)ry_Jc282^v~6_x
zO?CUvg|kn8yDfb^cT>Auoy4KOWg?7;J})i)#98a=>Yko7Q-D9`exm-{>PCrw%-b?9
zI+-{#PdLLPX1@JFa9n!+x|sCc_wPNZ=@Gqe71X%M)BR9_NtguFyGU{2%H(8brZ7W2
zj`kT3Zm*pwaqjL8E8kfrjb*3K?d7PQ6*4*S|NgJXvbQB2<x(^Bxtx*j`bPA3<i2f1
zUpqZGj=Ltwvur%A)}vcC|0{2A--1)QZgnRj1=cstD7(Eoeg4|Y=LS*{XZseOo2tmu
zbd&w&bot*05&~9V?OkxA?X;JBy7{d4deUtw?F&kMk4H^r>darryXE10Io5Anr@z_c
zK3kbS?ehDkY{5mI!Lw73ZkQRVv@T4OV;XDgO@Z{ptGTnwbDZ^Lwy<3~e`JdM=~<l-
zX3?HH8VAHHj;vDs^0oD*<@0&Y^4W*Jrm`P$W%}N-Vdcy%-*xz&$v$n@nj@;qd2lIb
z;;RRVCbgQGU*@h9*yW+atr`}+z4@Oc=gR(Vte>ARyepr6|KIj{)%Ob{_;|LjQkmWI
z;hod8N1rY==6~p@xu|&KuKPu)MIYxFm#_1kVKHy6?)Qsoh0KfM=GQ&Se7%@QtDeVY
z)#STX6TNh~7wQXYJH^%69WtFJ5u?0i<*mN2(Q8C`b49osawDp{j!jWwQG2}ZLfeDx
z3m(#(N0%lSWiHgUOP-h;vHKw3<7vh%ZI+6bqKl?`|8>8yule`eui@7pZVFG+<Vd>6
z!56sWvCHz5NUdA%d01x8S;!>DZg$i7^!zfhIlAxnBun3`xXkHbs57aj(=otZ;jQxf
z(g<$u?ylUgtFC7T9=_IaY^T8KQ1c&CM5YIn>xA6fb@Nftqctm3PS1<`X)|qUgtyy;
zDI0D#bo;5KuCo%_VCcK{hn{~+#^tum)kROMi?4c%bsGq^6*(xXT&*isI4;T_tfRgC
zdR@_FT@5!4dlg?rh52=lH0w4$*uDJnw>LL?Z+lKtUG{FX;gi5wzxGytd+_R0gRaYp
z{<O0}y03eF6<(LJF4I}{NUhs_#@m$Wr_K?}4m}BS6MvJg{?fkWjCaqrt847Lmgjjt
zKeu_RcD(9;j;@}wm(|51S?eC<zTv6;?Q5_0<}t%(cdcuVE&e8VHvM~Q+%I#mc1;KG
z6A`hZ*U#>9JbOB=;gd2`;u3~~4+G8$-jQry%epWyb9>2^Tg_|I1r7N*U0eG%w7tE=
zRd9P%!t^(bbY2N_r?7CJ$(&Yp*?0R*OK<;;w~EY8I6p|@P^hb%Hg)RMhsUlYK98wc
zw|7sPb@uA4H`V5Khxe7doxWz@sy^T6yD~R(tYJ`OQd+(0+QFU^MGm#uy8RqGqR%gJ
zY*+TU5UL)v&wKtemOC~crw(4$O<A_@$R^K|S6AMdQ__BG!i(Meyg$pcy`0uIZ}y!T
zZA)G}dj9=VnMhsmLcuLBr;5l39T4?7boBf4pN^kih{b*Gx&1d{Ca5b=FTwa#y8e%-
zfJ3&0%s~aEdTZW)3k5GuVEl9LV`I<b-wYpbEdA<n%vDiFx7tomNh$4<_O$**F``Qr
zdZ#X!cFfYI$90(w$J(_P3FkxJ6?a!|X{}(=Q#acEn#29_%=ytB)0W*z3KA-mPJGzQ
zW_9NAr8i#}iT3in-ln7W>XTI6;>4QjyV2iX&CY-L|MaUL7aUE_Uz%llW6LH^p9>kU
zC66rkou69${eAhrLo-kA2yrn8Sakh`^a=&}DU9XwnyteY7WQuay_$bV>-32kD%bb^
zWMeU#<oT>)YLD#UA08@F9S-uhWZx?N+~|F7YbFP;tiZ*tQ(Pt|_GYY5407kc=@Gqt
zZRJDJ+Y;N)o!gl(Q}mJlPQjpC<~K4;r?%%v#NTx?m@L2a*y}lacs{h;NMxMR)u1S(
z!CMrYyY^|yqjyd_omZP`{$DM-YQ>iM_lu?<bw0CerbDvuq8S!!hPTs_{ic?tOz5;c
zxhZP0?yRa4dU^+Wl_xHo<;mw;ZmuUUIHBd&VN<i@S2@uYmezkAZQk$s>{oCr+5e%r
z_H)LwW;<`rJa<=(;pW6{Kbt(U<@#|vdWAm<zd3x0DCjX&;r{%V<H=&{eGI(;b8UZK
zx%}<PW&c34E#5vyE={;*Vj`HkP~>gcrf3-*A*s_&TNbSe=}vewjcwhOqcv9rj?FYq
zzj5sA)-W5hV`B4)x^A<YO*)i0{n+%v*_!vaN+w-zy;-fE$8ve)?geIH*{qXhCF{yE
zNi^}7$S`%x>u#}ebNv#*e<UU8R|?D2$(hrACS|mo<`22GYI=N|&GrpDHXkn9XtZRB
z>SjCUroQd~=C?6<!NJS@5`&H>U5v=qjb)d4=-Yf?e%&#b)7rY%{%{^#G}l?r>_XYM
zw|7`B2A*y^<K=BvH|MDHy>I!q)8;DcTv~Gf$fgxmoI*E^Ti9l9n>L|kDzjqdu|<_S
zB6Am=O4-NvK=0G4wbj*oXU{lXU^{VkZ`mzhhvKy-ZG@QQv^Vu$xMbbXCM!O5M%ACW
z(pEZ*+E;HbKeN3!lK<1?+4+T&|DMnLvu^K)M_H?Fw(!Sv+&S3v)TPW-Pww!e$V|?I
z`o{YYJW}+SnBnlbn7hFKWr35E&aHnPE6i5gR~?Y6`@?y!cQs3D$vV50oMO)Q({4NP
z9I7pGviXyAWLJUss@%+y?%?H46DA)toptn3YpZKm^@M#L_8+E($0t8Nt#;AgHK9FX
za$x>>n@<L_&oqRVaCMzD(AJb~PR(Q13((P7{;#Xx^vgp{hS^5h{x5!ijJT}kKl_C7
z#ckY;pJrvROS*el<<P^ew^#pgZg<%5<lU8uE%zd&pNX8?yi(vXS4X|j<Jo3jm;3fB
zbHtUFx-0C7P$}p=*<s~l%X4EBw>^v4(H)b%>?m6w%B#P&g75et#a|A3KebieD$QoN
zEWD6WwA&}!F;_w_)01PTtMRdio5a{Mb5nc{zRiEixcked{z&~~55>m;?AN9{KV=t`
z`JOO0^H8kzX|7M7=6+I=TzzX+_;rO3t`WAgo`3koC(V75$9404|KFUPUlJl$Z#?>3
z$N7iP5ht@V){$E*cCuXGq^@Jw_fbMoXS=}sI=iRZbsP(oxE=Gknj*QF5*s$!79Y!L
zxm$8)cb~vimCIG}b~&5<qEmQt&Iuo#VYhF?ja4t&SI5UCrY9BF{J;2dWB1zBk4oNm
zx3t!3Idv>5I-%w>li^|NMg1c`GlE6M*pKm>@m$JVzW44Mwz;!&M5|BFy=rEscYWC-
zyOnphyJvL&?Mc5}psZ!TMcmbG&DYY4d>37oKMXUgE!rnrle~GW@3|*Gtzupl`2KuR
zx$V{0?K%H?B)>iCUcDiUcVeBM(=#TWnh498%lo!%xp|WN`GyOn&A!en1ASvtQ=e{*
zd)1J8YtvORzth`~%g5%~?|8Xe??_T;>D;>?=H^GsRsOrjU;iSe+-0$;&$r9VG?ry-
zERLTtm9@}o`VM6a1_kFG-<E~)be%Zt|0?9f!p!N~d`uIcSv_w$=F0izp!!ma$qEYM
zo|&gzubHZ6-Q(EBt!dSFYhlcNw+&S<_bPqgG@;*sK~ufx`^6|Z)@dB6>m(9u9T|?c
z+S@SIbF<hK{?}f3PH)!Xi640;`DiFT2+Y{PajnB7K2!4M@(1p-jw&cFtYdl0vCC@<
zUsR8Ve1vQ>^G281Ih%u@rQPUz%lWM{+pe8+6KAmQvLdx#Q+4K87cdC@KUVeI=VOYr
zahewQas`$N9XxE2vX{&=awdOruv^5q{eq65ZsD%j+Pm($^5V0*to|HYIyK#(=4<cv
z+~?P}U;I+~c)zELB-={^k7$X?)9nfxvdcRIcTJeRVPkS(xx?zo{DBUg^{;cy7eCEB
z5Wf3RnxEF@>(}?>W}B~b6~5JYtk7t(FI%&k#)7v|OcOgDR!n?pJhd~#Zl7`bqx`6P
z4tr;l{`K;$Pt>h)FHQEh^X_ox)W1~MVsZb!;GOIWk+&KPk60{P?6o%KQb{yJ;-v-a
z6nBZgjn$gg*mCl5<Q9?q-1U2MugCxAHLqybydr(WeNk(7vSXBI;k3__=NTkU`Wzm5
z<5bC~6^C2Tv7B%`wZ=EUs7UC;#E=(z6ss$rdR6~iI#r`eVb`9B*|R;OMcU2wh}0wr
z?s;-~{*)>2Tb4VCt<f^-S*G@L_xFdh@3%(##fDm46WsRJEh2FCg(pnmg-;?5XwSJh
zXQpt3w!yKT3pFma#YiWqP5Pc`9GmJsVO~tolfIzv`U63mjXpBo&3!3w`?i4At`Du#
zfBW-%)pA@gpLcJX@7%P?9fnUYiY+mHf7sW7+d?@bd6r6b0OR+C8&|Jhxk%>X1g%##
z6Oz9F{p9y2{icO$hSBAtkM}9;PtI)-Vm~O=JTv~C#;4+QN8(G5?b(^}N@>mk$>!*b
zOAH?$RGaI%;P%1N8?U}82ds&C>yfT;#9`KD0h1?|l~)+|t>dbn<!I+xbouip#V@m_
zITxh9I&!>>;rsNE)o#TSvdjNX$*SI#yY+f}%)?vjY9{zMmCV_ive5KOXtDpA&0?vG
zWJ9EduKm&zINs1`-1>R%v~71%E5rKQKD4IK+pa#pnsHI1XoFE~?OE};*&d#O>o)Tp
zaoR9hDDrS)S?D|C!vb2H*r!e4w5pPy^}gethj-s$TL#8G+-JX^==ifnbRPe8)s_i)
zVz%xj?Ma4-lg)m`utc~i&sZJbzu>3-!S}K6`zL5~F-`te?i#Afo&5RDQB%%ur{nLX
zs!n*recoEW{##1)#+ugX=>ok0pKf-a->8}KV)BRA_Q@BOmV3(2VO|-WBKT{cvh9~y
zvexC1Y)!Ql6^d^cPSViZU)bcVQK}xU@lbW!QV;E!J1aTtb>6vh{JJE*UO8Jp>X*BP
z;N+@}T^Zs}zg;W46L>Asu&E&4zriEy=eHY&{TJ{apWACUZHhpq_j&vC*Y@l=)wdzS
z<ckT5M9l9;2Of9F@9O);?)U2Km#q=Uf^{qE%Ri@i_rE)y)$ltgVw3ERQ->~{V*X|}
z^RmVFt@-t5`QF%MET2={7hR%xcI}<TA{$@+;XZ$ycgbwC=4X~X;&Ru#-&hx%*!K2L
zTCn$-ZEs|@1&g2ADF63?SbMKn@%-C6IUer4QTFK9_n))(Gf4J3N;WvS)t@+bX6c%_
zWhb9bfB5VKQ{u74v$wxB3Qpq};rx7V#}OsDySd8~GHYI3=f4%G6WM<9_SWmM$-jg2
zxBkAicI*1{GczaG|84mC_x}5c7c<i*?-$cfof}-|sQ9)a%_aEKq5G#!9TvM>e4wn9
zCFkW!^~V=wbG7IHSj+opRmBU3&9Q}7MZaBn>~9$)B`*8^PURH$$m_>Mrr&xQp}X}$
z*yD+}szOsOUmC~HvAi6&tF*iJzq<LR1A8yV)z;26y=HQIvwPTW`?xa0Y16iT>&>sb
zz4MuB(#lIWBwAS)FVQ&u?CjiQGXf4p+)l3k{&sU-%cCj#tgL^|v5DT9*I)bj^?#?|
zPG_4pEVUCnu+%%Ryh}sP+r7bXuJOA09+TJYQ{vt8O!;j8soi{Q-7hJIJIiv-{dLd$
znLvhlRN+pAoe!9Mrq5y(`RK)K=EFU!!tZs^ld#2SUvD{MBJtJjo#C#Ar8954Z#g*c
z4THvVkx6C^pA>i8j5P>ZHzh+c>cd%Uk(I~f<r??1G9?N8v-ro+bL5D7rg=^q1DgU{
z{Lk6j982~UKW_eZc>U%C!)8|>9u1@Dtb$8VRE(6ERxrOyDpV<GIGOV=QvAmG_rF@t
z&NMqc@7@kh)khm@AARbN_6jko+w}TkjL`MDjUjeZm2LEymNgf8JT`Whuv>Jo<<YDp
z&5vu#9`|pL@+xfq`{bf~&a;-xZzr~u-#yDEy{-DSnsvx+mn{-Ldjt$Jr@0Ea-g~OO
z@&v2YvnTNqjgwQVie~)%aKApcdwOh!|NbA7dQWR_QTY=uU-!}S%$^^YABF!spuAr(
z=m?XC%z3TgC5!v(JeG;w^878?ea+j&ihr$dc(xw*?1%-YT~>332?lKGUfOZMAW%k0
z(K9vm@r8~D*1R7B3b&@5XiZ5;xW=IONWCeB;pFYG|82G(B=Q_>^yip*y#CKJ_et>)
zse;WvuCAZALH=)r(n1mbNW*8T+aH8{WeODfIq9C7jG~&c?%7Gn>bJ!X<$vSLQ+vNd
zCG*d-Sj7lCk*^9pMP-kK?XT3G2=YF!Qh%^y!j3uDY$MbiAFmZF_ni^Y@a$XZ?}NJf
z57{QX`oPJq@%Gw^3NfYZuf6V(pEume)0o|PP44ZUYE?yvnHOAl#h4cBsac75yJ-GY
zvUzgN%{u00j`_bYYHDWh6!#{26g^j9na63yxXF51$I;n)l$tiZoZxyub_46G!#h=9
zeCFwJN?0)MXw`nlYUwYn(_c5LS+?Gnc1gJ9rZRuykB@qBn^Zj3tYp^Z2>x*>@XFVD
zM_9HT*~&h5e?@(K&)#3x!tS-+yt6gh_m+dh??n$EI!%4CX>y-}rIR#U!Yff3&CPu!
zI$^)m0=Fs{U&`CR^-f&GRzY#T$W=RRbu<F@{yk@<R{NB_e8ny+rD+RJ*6H&uRc4ub
z{GxN_G_gnLCI_ZHb&pcKAi7TX1iN3<WsaC&k<ELUR-a~BTko)eA?}vM-|%N;4?UYs
zH78AWZx`UNT5)aD=f`ihwioJFR*EkX(zU1zcrUNWbj%<yoK3K3nx55V-GI=Xis$>i
zcL(*n-w_ZqJLKXP^N9gZt>&@5|2R`UGS9GkeYN)5R{=}!mc7oM;+8w7=7Y?nmahv!
zr#}$o`Wa?DwLq-xn8Bp71vRVtu3BEc9NZB%CFy!xz5Wu*TWgO7{Fg7PoiCzjlr&lT
ze(mvTjy<1072W-O>e>m8!f#(&cLmSCHnC-WU1;bw)n{V2ew>_I#{N*IUGUCh)40a&
zZ~PU4jLmY{%XR0ZsUE$e@-rZ(bgF*SKfRU-VX;+0B|;L~&*sg^y}$QoW=w!vPP+N6
z;(x6ZkJtTr^S$mz^08$ayWfA?{dUUk`iF;FvJ!2lADG_yYmF*b`M;Aws|0ikgXaXf
zN!<83{l;eLTW^=i-}95pNY@ZHvD@3adgd!tmfWv>Z(qM{;?_@G>$qWlMzZ|Xe4)n=
zUhLTYVvEV@;}fkc*B$&8zOMXT!Tudj%Z{B(kPnWyY5i`;WV0@Yw%@_0BD<SY7wac~
z+p<RE+GmE%PBN2HpEoU)E(!=*qB}cxd)=GkHqpE*pUlltTF1`z=HPERwf-xHPSe&H
zZesZRF2H(8(ISCW6%EYd?mEfU+w!-(F?4MytU12#=hXZn&m~iSEq=qb{>SS0yZ+Lg
z>*78APx7g`%epUf`j_df%+bUptW$o*h~;qY4y|+l?__>^sGWD*X(FTA7wua+l=4^p
zKY7vBSA{2BZF@a)<wUU<J<V5rMb9tS`W^POE}9edeX{YyBJl`@vpYDpbP4u2994gR
z(eG*yORKS1_8W<$x>U;!>D^CP>z$r@N^DWU?kt`ywm-LeClomIzm0ml@Ac%EX&mwn
zr`OpwK0T&3-9-HMyp%2d?f-rrR{pTv!QpX}y&VHny@t$_-;<kNjxBho^ENAg*8N-e
zEH?i7FwZ;PM{2%w)2g7!E2QU2MlAVz;X+&0NnRlhtGD;q=fAS+TJ0&nD$Oi`i?g?j
zOZk@j4~E7^y%U-gSEMFCI`p>P{)gUT<$nh<<PYyy!WqIm;danG|IiY5^NBL=>Qh#1
z+?TpxzO2cO70nv`&W$rVE=-)zk)gD;m37e~r#9gkA=7o|N?PyCscB*hmereP+`Q<M
z`fbM(1{a;Gs@$iokGZ+=Z^GnYI~P}B2Hww`%qB}cnEB!1gbDZN&6{AbZQ4Aml`4M@
zKc6Ed%~cs1CH0Ak@m*3uuM6|)le@&vUTovde!KAbHkL(6lOAyFP;fY>$&sw{@Q28*
z?i)W=bQ^{qzrDZaZLp67*ICw?msq-9d(U6Q&+|1==-ifr_lis$AAakt-zzCx#-_)^
zb8wc8hkMri#1;YGFHsXDxeYDeuMvta`n7Y1jA7!W?FMJ=8D88WwBW9M%NsuSB*_iC
z6<7ZK;qqQ7=%m<&jzjephqYFn-soho(;(AhwW$Nkggs|6eqZ{(bCze^<fR^q)$-Js
z)jl|6*k5Lx+R|dy5dVL+&bsQfqjlz$UmKba-OOxUr6X8qGrvdv!-azP7g|sI$=g(3
z`!i!<z^gc(KA98hQ!0;gmMAxRygs=0;ZxJq7b~U)i#d5es#@6E@4Q1jpm2wg%fe1~
z^`lEd&GsGnxBq<HDbq)H7oX*8eR1l0h|9!;;s^YST-_UGcYnXN|Nb|HiQZm?jTvgb
zx0qN$rA`*8ne6B;<>!lJe#hwTKR+w}-ycyC-&?wID<da*1|GV?(B#bEX(qIN)%<(^
z7VQ1>O0DMXMz;*6r<H=16a933La#n~{HjEKhuQrPg|BCuGw#VSp0%S?Jae}hpJrc|
z*OsT}_a>j7UoV_f8MY+gR{YEh2V;(eNcUyF>*IW_Ec3+k$QirY*>k^$UTP8azP$do
z$fg38Y?tigfzkUu`I;P?pyIJEX`A=w)p`p*Ox#qUz-`s|>CWc#+oC(_c=?kVCvb<v
zOcNGryV;P-k-NKP_k<6Q)jdCMt_~ACKI_}c8_$GfGAAuroIk;};LV|+EB6ae?E7}~
zbdDak?&P4Z7|ZJ2ks`kG;*|l>GECySUjN_qzjMuw;h)&8qMtG8WHd)!{-&~yIo{Uy
zP98J49$#-+_aZ`f(F%RenlFulzb3z8zp*p^?8@tTf4>@UD~%RTnYz#E@T94}3!P8S
zd#zuT88D^y+cvk~*Lbhr^fc~1VV-Ru5M~lrFx#fp!~d`Kxm^XiyMK!7FL=0i;m_Tx
z*S*hl_f}81XqS5QLYm9;_yVa}4>wN8t+{k{#nC$w%IrJ!*0d|c9@hD{@9j4A$byqh
zxvz31cr$!Fc<QciDLi(rqTt2y!jfQq-Kp$v!^>;<6U{gk512Z0X#V@sqo`D*w9~nE
zihk9Fchw0ybMJU{M2nqy6yp(j;gHtuJI`z8W)=&X?JGEY)T~a&!YzR}A?Fd>F)mIq
zrin!heC3p+{8O$>sQvS*zS$-D=EAeuPZr7;I!Rof6WaNF*M$S~r%Po1kBQCBjo*2!
z>RJEOxUcpXBM-8!<Waw){Wzr}W9`}Knz_B&eCwuP*s-)sdEv(CtqZvv7VNXT5SPDH
z*!xZVzF(%>r!8DsD9#xecTeB@0EeFAk(7mkk8g>{Z_tnbuYG&(S}wD$>;SeyDp4OZ
z#4?R~8`kU8JBNjCygaY&i{2|%$NVMDO2)@7wMp!ajm;AL`e1=h>cej{_5V-UCeiQR
z-4dzQYk2aC+{dH+2|m05(*#0v7kEukd)Thv^MCr%fWL7IV-`!wZ#fyvbFF82*!m6q
zbE_wo8meU$uNGLlDm6wbt&U?t`rDt3F*es<U-R*36cuWc=K1{CAX%KVS#?Kqs>Sy#
zpSS6K9VvG%%o5-<agGR9wQ)E2rrojhn4Rv8X<vIzUg9hWa^l%sU=zZZ*pti5thg=f
zX|h&>y$zFGqc9_*VEM5x4ay(Xo!aaj<P@VO{$ai9BLCoLvb^Hl{hd`!-~V|suYUKq
zf5FlETL<?({G+=6`}9-KU&Kq@|GGT;j8y$kN2|m?uAi5eFX;RInEm@on^TMbec4m@
z-!tOR$1DGzzvEaFQ<<7@Y)*sS|L6B!-8Z=v_d_PvS&BR9NB2|xiTf{_{c}Ig{x0;l
z_apyWr}<TJFJJg)YQ5$7_wS8iQ+mwqXTd*1q+Y3e1<(IAIsQa^&4hF8udJ*3_6PFR
zU+2GXEq~^BhIIYQrK{cU8~^(GuV?@CFsAv3-j(lo`7inZz5jPU{_y>^^G~n)LnCbg
zi5LlqH?c-0SIYlg2sm%g!}~SP)ZoI;$aVjZR!nYtWq89+O3Lf5&F!G*6FV<fT`m1P
z_d@dRk1K@dAN%je^6$lh-}{B9*)P5_ckasx-|Zha3cm<jr2N7{@2T?I$CJ*@=e|Gx
z*S-H5udDYd)jx54fA>H8yGd2rO-7HIzlh7duNKc_ll}caVAK2Rv@h58d&>6g`_o*r
z@2}cNqd?a3ZR&qKpZ-&L|Ka?faF#m%-<9`!vmR^KZ}I*6J=4?mZ+xHqtZTpL|9F4-
zpMUw^o0<QXFTel$V6|O<RlU={E8AkF-@oce?!NJ$=F{(c-<L0OpJpEr_kVYheD%70
zadmUnzW=*Z`?y!s!S}JA^&fZl>n5kCZ<za~{Yw(#&;A21k3TzI|DEHHzViX$@B9%D
z6)i1$8;`lI-FKM(kUV^&@dpl>a26q<SskIXB_>V$7=QS^%ysdfM{JnX`IzSI_|IDU
z^<Kgw_9^=rod2(If55NU(Cwq{x9`orDOWTTfAZgby}pvg&xNH%+FmgG?DLz-AGSL?
zEc2_cU_si;{DA|+t$z;Mk5?Y&XjhG7IY>s1QSm|N?tFH1;YMKwM*lnh4PKujzkrQE
zR`BTEZOBe(km-k(9Svk);86B-aSVZ4{D8&bfbe(W1(RyTY!Tb4L5gjd=I!`x_COHA
zhMQ@@DDdIPUzQar^IiK9CPPe9f47ep;!-3jKL!??LVHH7lj#?g(M{{zozDz68EO&n
z-ho)^J`B77+R6^~K5S<@^|_6YTMs1n+m?C8#Kc^Ga&mHcpR{>ieNj=->#x`2|4(ja
z=kL?i&{**=_}*d@HNQDKe&48GzvEFCJLrPn|9@^2*T4H-e9rRu(dzemzpt|YZdt$I
z{eW`8BgF@cPtB<)eOCNN@W*O}3Dc%sn=*TL^y2+Xy{E6U`KBr!Q*iLp>UFzb%}YL?
znwomm{`Z^B;(ha0uU+eVy>{{b|2Lk$y1H6CJw5&U$9=c<?AfDiUG`>1*&AbCUfxJ0
z%Ux=dzSJcZeLibmpLwW-v%0S~?dGP`^Nvk<vbN$JEJ;7kxhv#-nPb<lny9L(+CJqU
zulb#V%P(y0e;nlBx3GBmoT5{+PdOJB79Rcm*}Q7~|3CMe9TF20zpjhjy-dcUAmPuh
z($~-aewx02&$hK|btirkRT7yrY0|A_zO%QzU9<UIm8GHK#=lRe$H#rDD`{(QKm6*|
zD<il6Rn^stOZzWbyxnp+ZoYB)xwgp7X}Pn^^Y2;D;SQcHXJ7Yc-{<r8|5=yD2L}gl
zNIyUC<E#2^G2N=r>nBd1^h*Bu>FMb!^`-f4ZpSX(|MzXX`2KIVvX@^vcDnQ*=-%U4
zr(=@ob2e5T>ye!OmCyD$e}9AfgCmZhY`T11jh`)3y(x=a&4+{9M#jedPEux0x8nDG
zK4<;^<&Ei%9CkdO<th%(6+eETSAMTjKc?iO>we`|@_%2r&u{F}7rZFI8Mz_h;BBRA
zO8bBQ{MpVgYZX$FGi&bLxt<diY~qzRJ0q+ZwK3`F&f{_GSFF&e{P**@{;i$G&!?Q$
z+x_O@aryc`laklh|2!T4uYBUa{JPJx?_aMxRWNhQ{OxzkZj1NregC~yUNvz~I?oer
zRwq%tOaEW`*Z+EVcXzq}m7Uw~RlN@JxTNxKrbp#HrTvrZ;;a7s`Tv{4VN<e8%UAc?
z*{|Nc>+|>Yd?}+_>EYq=;Oq5x``W9kLcQ(3uJphA`;xc*T=S~jFUC4LITq^b%L~8g
ztEnyXzrOGP-}m*x4-2$1kG-^&m6h%Mey8~SRF3VuUfcKXwKcS|+LeEKneS!$?>o=m
z{n(pd^Z56Z$31_4f1f_L<dWxmtzPZ*dp^}&dabLkukY#apTFznvf29<eSY}xp)<#|
z%Kbl%>f3#v`@ZJ+{TJ1pQ>RXSC--ZWuuRE(aNA*jJ<Fm0|2DrUej)gQ<Ih&X2|MSN
z+i-Z6&a%(^HsjCosne!~y}T>XuDGRrdQ9EVr~P|AozkAa<JYUz;@OYv&Eos*e!V!Z
z@Nc%lZE**ueX5T(l)b&xy6btm{qLL8*YEvyYxmDxC0`^vyltcY@zs?t@ZJAf-TvoE
z-kSdxUwmz8Y4O`~k5^zZ->0I>UtV4=-?C+k%F<=aw)Nk0j+-{|dKJf4XKr!5J#)`z
zX1s9M{~tMDU|EEq)E&iL?rv`P)?X=*3O&dEZ;i{}v;X}S6@q%E{XT0SqS5hzJxlri
zuWQ@)wX4;9e0aE>J1IH2`pfr;{WVWsf-c-PUl@A-{+&B>#3Ute)?be;uYK0YF8AZf
zpP!%a&$6xlHuX#AmE7Cgj>cBKT-tB*<%09{`cISR@8J)h$Nc5|qxZG%tM7-zx&HX-
zc`fPGsZ;-EZrQz2<?X`#KF@x7=<R&H>o{_K`)97Q!gkS}rxwW8JHOKg<&*#K>!&|G
zU-xbE{s%P<%YJ>27uTFn-EirG>CW3Hj<QVtGtDshm`qMi&Kb*Zl9>{U&t=u;*L;fF
z`}^JQ_y4A>>z;GsiM~0rM|Jldwk477!gbd-p6{=#f3<SC-I4DHbhqF6bo65J;`yg0
zuREz8smJ;&c;6E(X3p2w@^=a<q?p{Rc-$K=U(4tFl(%T=MD2q&HYW3H{GTARK3AUg
tM12)zJ&s<j(XL#lvdItp9UuH>pVO<(Yh?a1nSp_U!PC{xWt~$(698Z@={EoX

diff --git a/docs/en/hw-reference/esp32s3/user-guide-devkitc-1.rst b/docs/en/hw-reference/esp32s3/user-guide-devkitc-1.rst
index c37dc30d8a..3db423e260 100644
--- a/docs/en/hw-reference/esp32s3/user-guide-devkitc-1.rst
+++ b/docs/en/hw-reference/esp32s3/user-guide-devkitc-1.rst
@@ -38,7 +38,7 @@ Description of Components
 
 .. _user-guide-s3-devkitc-1-v1.1-board-front:
 
-.. figure:: ../../../_static/ESP32-S3-DevKitC-1_v1.1-annotated-photo.png
+.. figure:: ../../../_static/ESP32-S3-DevKitC-1_v2-annotated-photo.png
     :align: center
     :alt: ESP32-S3-DevKitC-1 - front
 
@@ -64,7 +64,7 @@ The key components of the board are described in a counter-clockwise direction.
      - Download button. Holding down **Boot** and then pressing **Reset** initiates Firmware Download mode for downloading firmware through the serial port.
    * - Reset Button
      - Press this button to restart the system.
-   * - ESP32-S3 USB Port
+   * - USB Port
      - ESP32-S3 full-speed USB OTG interface, compliant with the USB 1.1 specification. The interface is used for power supply to the board, for flashing applications to the chip, for communication with the chip using USB 1.1 protocols, as well as for JTAG debugging.
    * - USB-to-UART Bridge
      - Single USB-to-UART bridge chip provides transfer rates up to 3 Mbps.
diff --git a/docs/zh_CN/hw-reference/esp32s3/user-guide-devkitc-1.rst b/docs/zh_CN/hw-reference/esp32s3/user-guide-devkitc-1.rst
index 5fd9b14221..332f8adb85 100644
--- a/docs/zh_CN/hw-reference/esp32s3/user-guide-devkitc-1.rst
+++ b/docs/zh_CN/hw-reference/esp32s3/user-guide-devkitc-1.rst
@@ -38,7 +38,7 @@ ESP32-S3-DevKitC-1 是一款入门级开发板，搭载 Wi-Fi + Bluetooth® LE 
 
 .. _user-guide-s3-devkitc-1-v1.1-board-front:
 
-.. figure:: ../../../_static/ESP32-S3-DevKitC-1_v1.1-annotated-photo.png
+.. figure:: ../../../_static/ESP32-S3-DevKitC-1_v2-annotated-photo.png
     :align: center
     :alt: ESP32-S3-DevKitC-1 - 正面
 
@@ -64,7 +64,7 @@ ESP32-S3-DevKitC-1 是一款入门级开发板，搭载 Wi-Fi + Bluetooth® LE 
      - 下载按键。按住 **Boot** 键的同时按一下 **Reset** 键进入“固件下载”模式，通过串口下载固件。
    * - Reset Button（Reset 键）
      - 复位按键。
-   * - ESP32-S3 USB Port（ESP32-S3 USB 接口）
+   * - USB Port（USB 接口）
      - ESP32-S3 USB OTG 接口，支持全速 USB 1.1 标准。ESP32-S3 USB 接口可用作开发板的供电接口，可烧录固件至芯片，可通过 USB 协议与芯片通信，也可用于 JTAG 调试。
    * - USB-to-UART Bridge（USB 转 UART 桥接器）
      - 单芯片 USB 至 UART 桥接器，可提供高达 3 Mbps 的传输速率。

From 1282eda148a74d3e2b45471b10f700bce2468049 Mon Sep 17 00:00:00 2001
From: jincheng <jincheng@espressif.com>
Date: Fri, 26 Aug 2022 13:30:34 +0800
Subject: [PATCH 304/665] fixed the exhaustion of ACL buffer fixed the
 duplication of connection request from the same device

---
 components/bt/controller/lib_esp32 | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/bt/controller/lib_esp32 b/components/bt/controller/lib_esp32
index d3a4f5bbc5..eac5f09163 160000
--- a/components/bt/controller/lib_esp32
+++ b/components/bt/controller/lib_esp32
@@ -1 +1 @@
-Subproject commit d3a4f5bbc58a9bb9f2398862606153c13a3f4e54
+Subproject commit eac5f0916361e7809af4b65144a8a7f0cc44b9c8

From da9d7a257aad585b3bbad2f57efc35a98c0d3f3c Mon Sep 17 00:00:00 2001
From: wangziyan <wangziyan@Wang-Ziyans-MacBook-Pro.local>
Date: Wed, 31 Aug 2022 16:30:58 +0800
Subject: [PATCH 305/665] docs: fix typos in get-started

---
 docs/en/get-started/establish-serial-connection.rst | 2 +-
 docs/zh_CN/get-started/linux-macos-setup.rst        | 2 +-
 2 files changed, 2 insertions(+), 2 deletions(-)

diff --git a/docs/en/get-started/establish-serial-connection.rst b/docs/en/get-started/establish-serial-connection.rst
index d9dc659108..918f8e799d 100644
--- a/docs/en/get-started/establish-serial-connection.rst
+++ b/docs/en/get-started/establish-serial-connection.rst
@@ -330,7 +330,7 @@ An example log is shown below. Reset the board if you do not see anything.
     I (45) boot: compile time 18:48:10
     ...
 
-If you can see readable log output, it means serial connection is working and you are ready to proceed with installation and finally upload of application to {IDF_TARGET_NAME}.
+If you can see readable log output, it means serial connection is working and you are ready to proceed with installation and finally upload an application to {IDF_TARGET_NAME}.
 
 .. note::
 
diff --git a/docs/zh_CN/get-started/linux-macos-setup.rst b/docs/zh_CN/get-started/linux-macos-setup.rst
index f5f73b92d7..cc758651f1 100644
--- a/docs/zh_CN/get-started/linux-macos-setup.rst
+++ b/docs/zh_CN/get-started/linux-macos-setup.rst
@@ -154,7 +154,7 @@ ESP-IDF 将下载至 ``~/esp/esp-idf``。
     cd ~/esp/esp-idf
     ./install.fish {IDF_TARGET_PATH_NAME}
 
-上述命令仅仅为 {IDF_TARGET_NAME} 安装所需工具。如果需要为多个目标芯片开发项目，则可以一次性指定多个目标，如下所示::
+上述命令仅仅为 {IDF_TARGET_NAME} 安装所需工具。如果需要为多个目标芯片开发项目，则可以一次性指定多个目标，如下所示：
 
 .. code-block:: bash
 

From a0d03a60cddf73d95d6700d8650ade35868ad64e Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Mon, 29 Aug 2022 13:28:21 +0800
Subject: [PATCH 306/665] legacy_timer: propagate isr register failure

Closes https://github.com/espressif/esp-idf/issues/9651
---
 components/driver/deprecated/timer_legacy.c | 8 +++++---
 1 file changed, 5 insertions(+), 3 deletions(-)

diff --git a/components/driver/deprecated/timer_legacy.c b/components/driver/deprecated/timer_legacy.c
index eaafd18733..d18713d465 100644
--- a/components/driver/deprecated/timer_legacy.c
+++ b/components/driver/deprecated/timer_legacy.c
@@ -284,16 +284,18 @@ esp_err_t timer_isr_callback_add(timer_group_t group_num, timer_idx_t timer_num,
     ESP_RETURN_ON_FALSE(group_num < TIMER_GROUP_MAX, ESP_ERR_INVALID_ARG, TIMER_TAG,  TIMER_GROUP_NUM_ERROR);
     ESP_RETURN_ON_FALSE(timer_num < TIMER_MAX, ESP_ERR_INVALID_ARG, TIMER_TAG,  TIMER_NUM_ERROR);
     ESP_RETURN_ON_FALSE(p_timer_obj[group_num][timer_num] != NULL, ESP_ERR_INVALID_ARG, TIMER_TAG,  TIMER_NEVER_INIT_ERROR);
+    esp_err_t ret = ESP_OK;
 
     timer_disable_intr(group_num, timer_num);
     p_timer_obj[group_num][timer_num]->timer_isr_fun.fn = isr_handler;
     p_timer_obj[group_num][timer_num]->timer_isr_fun.args = args;
     p_timer_obj[group_num][timer_num]->timer_isr_fun.isr_timer_group = group_num;
-    timer_isr_register(group_num, timer_num, timer_isr_default, (void *)p_timer_obj[group_num][timer_num],
-                       intr_alloc_flags, &(p_timer_obj[group_num][timer_num]->timer_isr_fun.timer_isr_handle));
+    ret = timer_isr_register(group_num, timer_num, timer_isr_default, (void *)p_timer_obj[group_num][timer_num],
+                             intr_alloc_flags, &(p_timer_obj[group_num][timer_num]->timer_isr_fun.timer_isr_handle));
+    ESP_RETURN_ON_ERROR(ret, TIMER_TAG, "register interrupt service failed");
     timer_enable_intr(group_num, timer_num);
 
-    return ESP_OK;
+    return ret;
 }
 
 esp_err_t timer_isr_callback_remove(timer_group_t group_num, timer_idx_t timer_num)

From 731db1c8739ca3e43a5987ea7e8e29d09003e734 Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Mon, 29 Aug 2022 15:18:06 +0800
Subject: [PATCH 307/665] mcpwm: fix multiplication overflow in converting us
 to compare ticks

Closes https://github.com/espressif/esp-idf/issues/9648
---
 components/driver/deprecated/mcpwm_legacy.c    | 6 ++++--
 components/driver/include/driver/mcpwm_types.h | 6 +++---
 2 files changed, 7 insertions(+), 5 deletions(-)

diff --git a/components/driver/deprecated/mcpwm_legacy.c b/components/driver/deprecated/mcpwm_legacy.c
index c7aeaa944c..f2e52fa4b3 100644
--- a/components/driver/deprecated/mcpwm_legacy.c
+++ b/components/driver/deprecated/mcpwm_legacy.c
@@ -298,9 +298,11 @@ esp_err_t mcpwm_set_duty_in_us(mcpwm_unit_t mcpwm_num, mcpwm_timer_t timer_num,
 
     mcpwm_critical_enter(mcpwm_num);
     int real_group_prescale = mcpwm_ll_group_get_clock_prescale(hal->dev);
-    unsigned long int real_timer_clk_hz =
+    // to avid multiplication overflow, use uint64_t here
+    uint64_t real_timer_clk_hz =
         MCPWM_GROUP_CLK_SRC_HZ / real_group_prescale / mcpwm_ll_timer_get_clock_prescale(hal->dev, timer_num);
-    mcpwm_ll_operator_set_compare_value(hal->dev, op, cmp, duty_in_us * real_timer_clk_hz / 1000000);
+    uint64_t compare_val = real_timer_clk_hz * duty_in_us / 1000000;
+    mcpwm_ll_operator_set_compare_value(hal->dev, op, cmp, (uint32_t)compare_val);
     mcpwm_ll_operator_enable_update_compare_on_tez(hal->dev, op, cmp, true);
     mcpwm_critical_exit(mcpwm_num);
     return ESP_OK;
diff --git a/components/driver/include/driver/mcpwm_types.h b/components/driver/include/driver/mcpwm_types.h
index d50ba3c36b..fcd736ae3e 100644
--- a/components/driver/include/driver/mcpwm_types.h
+++ b/components/driver/include/driver/mcpwm_types.h
@@ -98,11 +98,11 @@ typedef struct {
  * @brief MCPWM fault event callback function
  *
  * @param fault MCPWM fault handle
- * @param ev_data MCPWM fault event data, fed by driver
+ * @param edata MCPWM fault event data, fed by driver
  * @param user_ctx User data, set in `mcpwm_fault_register_event_callbacks()`
  * @return whether a task switch is needed after the callback returns
  */
-typedef bool (*mcpwm_fault_event_cb_t)(mcpwm_fault_handle_t fault, const mcpwm_fault_event_data_t *ev_data, void *user_ctx);
+typedef bool (*mcpwm_fault_event_cb_t)(mcpwm_fault_handle_t fault, const mcpwm_fault_event_data_t *edata, void *user_ctx);
 
 /**
  * @brief MCPWM compare event data
@@ -134,7 +134,7 @@ typedef struct {
  * @brief MCPWM capture event callback function
  *
  * @param cap_channel MCPWM capture channel handle
- * @param ev_data MCPWM capture event data, fed by driver
+ * @param edata MCPWM capture event data, fed by driver
  * @param user_ctx User data, set in `mcpwm_capture_channel_register_event_callbacks()`
  * @return Whether a high priority task has been waken up by this function
  */

From 5974f495b6805300abf557d5d45376a9dbef00c3 Mon Sep 17 00:00:00 2001
From: Marek Fiala <marek.fiala@espressif.com>
Date: Wed, 31 Aug 2022 14:38:24 +0200
Subject: [PATCH 308/665] Fix macOS compatibility

command "readlink -m" was not compatible with macOS.
---
 export.fish | 3 +--
 1 file changed, 1 insertion(+), 2 deletions(-)

diff --git a/export.fish b/export.fish
index d0ce313dc4..755aacf0d1 100644
--- a/export.fish
+++ b/export.fish
@@ -6,8 +6,7 @@ function unset
 end
 
 function __main
-    set script_dir (dirname (readlink -m (status -f)))
-
+    set script_dir (dirname (realpath (status -f)))
     if not set -q IDF_PATH
         set -gx IDF_PATH $script_dir
         echo "Setting IDF_PATH to '$IDF_PATH'"

From 6a60ecf780ae3f2afecbf5f9248465b84533df77 Mon Sep 17 00:00:00 2001
From: Song Ruo Jing <songruojing@espressif.com>
Date: Wed, 31 Aug 2022 20:12:24 +0800
Subject: [PATCH 309/665] soc_caps: Introduce SOC_LEDC_SUPPORTED and
 SOC_I2C_SUPPORTED caps to IDF

Wrap the ledc, i2c source files with the new caps in CMakeLists and linker.lf.
This could avoid potential source file not found warning during linking time.
---
 components/driver/CMakeLists.txt                     | 10 ++++++++--
 components/hal/CMakeLists.txt                        | 12 ++++++++----
 components/hal/linker.lf                             |  6 ++++--
 components/soc/esp32/include/soc/Kconfig.soc_caps.in |  8 ++++++++
 components/soc/esp32/include/soc/soc_caps.h          |  2 ++
 .../soc/esp32c2/include/soc/Kconfig.soc_caps.in      |  8 ++++++++
 components/soc/esp32c2/include/soc/soc_caps.h        |  2 ++
 .../soc/esp32c3/include/soc/Kconfig.soc_caps.in      |  8 ++++++++
 components/soc/esp32c3/include/soc/soc_caps.h        |  2 ++
 .../soc/esp32h2/include/soc/Kconfig.soc_caps.in      |  8 ++++++++
 components/soc/esp32h2/include/soc/soc_caps.h        |  2 ++
 .../soc/esp32s2/include/soc/Kconfig.soc_caps.in      |  8 ++++++++
 components/soc/esp32s2/include/soc/soc_caps.h        |  2 ++
 .../soc/esp32s3/include/soc/Kconfig.soc_caps.in      |  8 ++++++++
 components/soc/esp32s3/include/soc/soc_caps.h        |  2 ++
 15 files changed, 80 insertions(+), 8 deletions(-)

diff --git a/components/driver/CMakeLists.txt b/components/driver/CMakeLists.txt
index 4e65c15274..6315559855 100644
--- a/components/driver/CMakeLists.txt
+++ b/components/driver/CMakeLists.txt
@@ -4,8 +4,6 @@ set(srcs
     "gpio/gpio.c"
     "gpio/rtc_io.c"
     "gptimer.c"
-    "i2c.c"
-    "ledc.c"
     "sdspi_crc.c"
     "sdspi_host.c"
     "sdspi_transaction.c"
@@ -23,6 +21,14 @@ if(EXISTS "${CMAKE_CURRENT_SOURCE_DIR}/${target}/include")
     list(APPEND includes "${target}/include")
 endif()
 
+if(CONFIG_SOC_LEDC_SUPPORTED)
+    list(APPEND srcs "ledc.c")
+endif()
+
+if(CONFIG_SOC_I2C_SUPPORTED)
+    list(APPEND srcs "i2c.c")
+endif()
+
 if(CONFIG_SOC_ADC_SUPPORTED)
     list(APPEND srcs "deprecated/adc_legacy.c")
 endif()
diff --git a/components/hal/CMakeLists.txt b/components/hal/CMakeLists.txt
index 0c21243325..a8746eeab2 100644
--- a/components/hal/CMakeLists.txt
+++ b/components/hal/CMakeLists.txt
@@ -32,10 +32,6 @@ if(NOT BOOTLOADER_BUILD)
         "spi_slave_hal_iram.c"
         "timer_hal.c"
         "timer_hal_iram.c"
-        "ledc_hal.c"
-        "ledc_hal_iram.c"
-        "i2c_hal.c"
-        "i2c_hal_iram.c"
         "gpio_hal.c"
         "uart_hal.c"
         "uart_hal_iram.c"
@@ -50,6 +46,14 @@ if(NOT BOOTLOADER_BUILD)
         list(APPEND srcs "systimer_hal.c")
     endif()
 
+    if(CONFIG_SOC_LEDC_SUPPORTED)
+        list(APPEND srcs "ledc_hal.c" "ledc_hal_iram.c")
+    endif()
+
+    if(CONFIG_SOC_I2C_SUPPORTED)
+        list(APPEND srcs "i2c_hal.c" "i2c_hal_iram.c")
+    endif()
+
     if(CONFIG_SOC_RMT_SUPPORTED)
         list(APPEND srcs "rmt_hal.c")
     endif()
diff --git a/components/hal/linker.lf b/components/hal/linker.lf
index c8178e04eb..2f906cc62a 100644
--- a/components/hal/linker.lf
+++ b/components/hal/linker.lf
@@ -12,8 +12,10 @@ entries:
         uart_hal_iram (default)
     spi_flash_hal_iram (noflash)
     spi_flash_encrypt_hal_iram (noflash)
-    ledc_hal_iram (noflash)
-    i2c_hal_iram (noflash)
+    if SOC_LEDC_SUPPORTED = y:
+        ledc_hal_iram (noflash)
+    if SOC_I2C_SUPPORTED = y:
+        i2c_hal_iram (noflash)
     if HAL_WDT_USE_ROM_IMPL = n:
         wdt_hal_iram (noflash)
     if SOC_SYSTIMER_SUPPORTED = y && HAL_SYSTIMER_USE_ROM_IMPL = n:
diff --git a/components/soc/esp32/include/soc/Kconfig.soc_caps.in b/components/soc/esp32/include/soc/Kconfig.soc_caps.in
index f404d34c6d..4bffb26219 100644
--- a/components/soc/esp32/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32/include/soc/Kconfig.soc_caps.in
@@ -91,6 +91,14 @@ config SOC_SDM_SUPPORTED
     bool
     default y
 
+config SOC_LEDC_SUPPORTED
+    bool
+    default y
+
+config SOC_I2C_SUPPORTED
+    bool
+    default y
+
 config SOC_SUPPORT_COEXISTENCE
     bool
     default y
diff --git a/components/soc/esp32/include/soc/soc_caps.h b/components/soc/esp32/include/soc/soc_caps.h
index cf07867ed3..8deb85def8 100644
--- a/components/soc/esp32/include/soc/soc_caps.h
+++ b/components/soc/esp32/include/soc/soc_caps.h
@@ -82,6 +82,8 @@
 #define SOC_I2S_SUPPORTED           1
 #define SOC_RMT_SUPPORTED           1
 #define SOC_SDM_SUPPORTED           1
+#define SOC_LEDC_SUPPORTED          1
+#define SOC_I2C_SUPPORTED           1
 #define SOC_SUPPORT_COEXISTENCE     1
 #define SOC_AES_SUPPORTED           1
 #define SOC_MPI_SUPPORTED           1
diff --git a/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in b/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in
index 177dc74bdc..f49f0c5629 100644
--- a/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in
@@ -43,6 +43,14 @@ config SOC_TEMP_SENSOR_SUPPORTED
     bool
     default y
 
+config SOC_LEDC_SUPPORTED
+    bool
+    default y
+
+config SOC_I2C_SUPPORTED
+    bool
+    default y
+
 config SOC_SHA_SUPPORTED
     bool
     default y
diff --git a/components/soc/esp32c2/include/soc/soc_caps.h b/components/soc/esp32c2/include/soc/soc_caps.h
index 98d6674a1f..76f4e335be 100644
--- a/components/soc/esp32c2/include/soc/soc_caps.h
+++ b/components/soc/esp32c2/include/soc/soc_caps.h
@@ -35,6 +35,8 @@
 #define SOC_EFUSE_KEY_PURPOSE_FIELD     0
 #define SOC_EFUSE_CONSISTS_OF_ONE_KEY_BLOCK 1
 #define SOC_TEMP_SENSOR_SUPPORTED       1
+#define SOC_LEDC_SUPPORTED              1
+#define SOC_I2C_SUPPORTED               1
 #define SOC_SHA_SUPPORTED               1
 #define SOC_ECC_SUPPORTED               1
 #define SOC_FLASH_ENC_SUPPORTED         1
diff --git a/components/soc/esp32c3/include/soc/Kconfig.soc_caps.in b/components/soc/esp32c3/include/soc/Kconfig.soc_caps.in
index b7ef94e4b3..8a7a123ccf 100644
--- a/components/soc/esp32c3/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32c3/include/soc/Kconfig.soc_caps.in
@@ -75,6 +75,14 @@ config SOC_SDM_SUPPORTED
     bool
     default y
 
+config SOC_LEDC_SUPPORTED
+    bool
+    default y
+
+config SOC_I2C_SUPPORTED
+    bool
+    default y
+
 config SOC_SYSTIMER_SUPPORTED
     bool
     default y
diff --git a/components/soc/esp32c3/include/soc/soc_caps.h b/components/soc/esp32c3/include/soc/soc_caps.h
index 57d9172c4b..df5d6d5dfc 100644
--- a/components/soc/esp32c3/include/soc/soc_caps.h
+++ b/components/soc/esp32c3/include/soc/soc_caps.h
@@ -43,6 +43,8 @@
 #define SOC_I2S_SUPPORTED               1
 #define SOC_RMT_SUPPORTED               1
 #define SOC_SDM_SUPPORTED               1
+#define SOC_LEDC_SUPPORTED              1
+#define SOC_I2C_SUPPORTED               1
 #define SOC_SYSTIMER_SUPPORTED          1
 #define SOC_SUPPORT_COEXISTENCE         1
 #define SOC_AES_SUPPORTED               1
diff --git a/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in b/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in
index 6b24c9e14d..b195751b16 100644
--- a/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in
@@ -63,6 +63,14 @@ config SOC_SDM_SUPPORTED
     bool
     default y
 
+config SOC_LEDC_SUPPORTED
+    bool
+    default y
+
+config SOC_I2C_SUPPORTED
+    bool
+    default y
+
 config SOC_SYSTIMER_SUPPORTED
     bool
     default y
diff --git a/components/soc/esp32h2/include/soc/soc_caps.h b/components/soc/esp32h2/include/soc/soc_caps.h
index 98f1917bc9..063250f511 100644
--- a/components/soc/esp32h2/include/soc/soc_caps.h
+++ b/components/soc/esp32h2/include/soc/soc_caps.h
@@ -48,6 +48,8 @@
 #define SOC_I2S_SUPPORTED               1
 #define SOC_RMT_SUPPORTED               1
 #define SOC_SDM_SUPPORTED               1
+#define SOC_LEDC_SUPPORTED              1
+#define SOC_I2C_SUPPORTED               1
 #define SOC_SYSTIMER_SUPPORTED          1
 #define SOC_AES_SUPPORTED               1
 #define SOC_MPI_SUPPORTED               1
diff --git a/components/soc/esp32s2/include/soc/Kconfig.soc_caps.in b/components/soc/esp32s2/include/soc/Kconfig.soc_caps.in
index e2b4af7443..bddac7ec46 100644
--- a/components/soc/esp32s2/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32s2/include/soc/Kconfig.soc_caps.in
@@ -99,6 +99,14 @@ config SOC_SDM_SUPPORTED
     bool
     default y
 
+config SOC_LEDC_SUPPORTED
+    bool
+    default y
+
+config SOC_I2C_SUPPORTED
+    bool
+    default y
+
 config SOC_SYSTIMER_SUPPORTED
     bool
     default y
diff --git a/components/soc/esp32s2/include/soc/soc_caps.h b/components/soc/esp32s2/include/soc/soc_caps.h
index 2389502267..0c9a2e7d8b 100644
--- a/components/soc/esp32s2/include/soc/soc_caps.h
+++ b/components/soc/esp32s2/include/soc/soc_caps.h
@@ -63,6 +63,8 @@
 #define SOC_I2S_SUPPORTED               1
 #define SOC_RMT_SUPPORTED               1
 #define SOC_SDM_SUPPORTED               1
+#define SOC_LEDC_SUPPORTED              1
+#define SOC_I2C_SUPPORTED               1
 #define SOC_SYSTIMER_SUPPORTED          1
 #define SOC_SUPPORT_COEXISTENCE         0
 #define SOC_AES_SUPPORTED               1
diff --git a/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in b/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
index d0f53f18f2..89523746f6 100644
--- a/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
@@ -151,6 +151,14 @@ config SOC_SDM_SUPPORTED
     bool
     default y
 
+config SOC_LEDC_SUPPORTED
+    bool
+    default y
+
+config SOC_I2C_SUPPORTED
+    bool
+    default y
+
 config SOC_SYSTIMER_SUPPORTED
     bool
     default y
diff --git a/components/soc/esp32s3/include/soc/soc_caps.h b/components/soc/esp32s3/include/soc/soc_caps.h
index 9c844d12a0..349f409f2c 100644
--- a/components/soc/esp32s3/include/soc/soc_caps.h
+++ b/components/soc/esp32s3/include/soc/soc_caps.h
@@ -52,6 +52,8 @@
 #define SOC_I2S_SUPPORTED               1
 #define SOC_RMT_SUPPORTED               1
 #define SOC_SDM_SUPPORTED               1
+#define SOC_LEDC_SUPPORTED              1
+#define SOC_I2C_SUPPORTED               1
 #define SOC_SYSTIMER_SUPPORTED          1
 #define SOC_SUPPORT_COEXISTENCE         1
 #define SOC_TEMP_SENSOR_SUPPORTED       1

From 95a05cd83d1e99b3e1d95704fe836f09b00d6e8e Mon Sep 17 00:00:00 2001
From: Jakob Hasse <jakob.hasse@espressif.com>
Date: Tue, 30 Aug 2022 09:59:57 +0200
Subject: [PATCH 310/665] doc (esp_event): removed deprecation notes

We decided the corresponding functions will remain in regular use.
---
 components/esp_event/include/esp_event.h | 12 ------------
 1 file changed, 12 deletions(-)

diff --git a/components/esp_event/include/esp_event.h b/components/esp_event/include/esp_event.h
index 47e21ca966..fcf61dc09f 100644
--- a/components/esp_event/include/esp_event.h
+++ b/components/esp_event/include/esp_event.h
@@ -108,9 +108,6 @@ esp_err_t esp_event_loop_run(esp_event_loop_handle_t event_loop, TickType_t tick
 /**
  * @brief Register an event handler to the system event loop (legacy).
  *
- * @note This function is obsolete and will be deprecated soon, please use esp_event_handler_instance_register()
- *       instead.
- *
  * This function can be used to register a handler for either: (1) specific events,
  * (2) all events of a certain event base, or (3) all events known by the system event loop.
  *
@@ -144,9 +141,6 @@ esp_err_t esp_event_handler_register(esp_event_base_t event_base,
 /**
  * @brief Register an event handler to a specific loop (legacy).
  *
- * @note This function is obsolete and will be deprecated soon, please use esp_event_handler_instance_register_with()
- *       instead.
- *
  * This function behaves in the same manner as esp_event_handler_register, except the additional
  * specification of the event loop to register the handler to.
  *
@@ -252,9 +246,6 @@ esp_err_t esp_event_handler_instance_register(esp_event_base_t event_base,
 /**
  * @brief Unregister a handler with the system event loop (legacy).
  *
- * @note This function is obsolete and will be deprecated soon, please use esp_event_handler_instance_unregister()
- *       instead.
- *
  * Unregisters a handler, so it will no longer be called during dispatch.
  * Handlers can be unregistered for any combination of event_base and event_id which were previously registered.
  * To unregister a handler, the event_base and event_id arguments must match exactly the arguments passed to
@@ -280,9 +271,6 @@ esp_err_t esp_event_handler_unregister(esp_event_base_t event_base,
 /**
  * @brief Unregister a handler from a specific event loop (legacy).
  *
- * @note This function is obsolete and will be deprecated soon, please use esp_event_handler_instance_unregister_with()
- *       instead.
- *
  * This function behaves in the same manner as esp_event_handler_unregister, except the additional specification of
  * the event loop to unregister the handler with.
  *

From e1f27cf31bd3868920d5b4a97c7e4151b6f1a3ae Mon Sep 17 00:00:00 2001
From: Marius Vikhammer <marius.vikhammer@espressif.com>
Date: Thu, 1 Sep 2022 10:23:15 +0800
Subject: [PATCH 311/665] heap: remove misleading info about malloc being
 equivalent to heap_caps_malloc(p, MALLOC_CAP_8BIT)

The actual memory allocated for malloc() depends on a lot of factors, see heap_caps_malloc_default()

Closes https://github.com/espressif/esp-idf/issues/7659
---
 components/heap/include/esp_heap_caps.h    | 2 --
 docs/en/api-reference/system/mem_alloc.rst | 4 +++-
 2 files changed, 3 insertions(+), 3 deletions(-)

diff --git a/components/heap/include/esp_heap_caps.h b/components/heap/include/esp_heap_caps.h
index a48adb867f..bd5e30a2f5 100644
--- a/components/heap/include/esp_heap_caps.h
+++ b/components/heap/include/esp_heap_caps.h
@@ -58,8 +58,6 @@ esp_err_t heap_caps_register_failed_alloc_callback(esp_alloc_failed_hook_t callb
  *
  * Equivalent semantics to libc malloc(), for capability-aware memory.
  *
- * In IDF, ``malloc(p)`` is equivalent to ``heap_caps_malloc(p, MALLOC_CAP_8BIT)``.
- *
  * @param size Size, in bytes, of the amount of memory to allocate
  * @param caps        Bitwise OR of MALLOC_CAP_* flags indicating the type
  *                    of memory to be returned
diff --git a/docs/en/api-reference/system/mem_alloc.rst b/docs/en/api-reference/system/mem_alloc.rst
index d757273ede..6660b22df4 100644
--- a/docs/en/api-reference/system/mem_alloc.rst
+++ b/docs/en/api-reference/system/mem_alloc.rst
@@ -30,7 +30,9 @@ For more details on these internal memory types, see :ref:`memory-layout`.
 
     It's also possible to connect external SPI RAM to the {IDF_TARGET_NAME} - :doc:`external RAM </api-guides/external-ram>` can be integrated into the {IDF_TARGET_NAME}'s memory map using the flash cache, and accessed similarly to DRAM.
 
-DRAM uses capability ``MALLOC_CAP_8BIT`` (accessible in single byte reads and writes). When calling ``malloc()``, the ESP-IDF ``malloc()`` implementation internally calls ``heap_caps_malloc(size, MALLOC_CAP_8BIT)`` in order to allocate DRAM that is byte-addressable. To test the free DRAM heap size at runtime, call cpp:func:`heap_caps_get_free_size(MALLOC_CAP_8BIT)`.
+DRAM uses capability ``MALLOC_CAP_8BIT`` (accessible in single byte reads and writes). To test the free DRAM heap size at runtime, call cpp:func:`heap_caps_get_free_size(MALLOC_CAP_8BIT)`.
+
+When calling ``malloc()``, the ESP-IDF ``malloc()`` implementation internally calls cpp:func:`heap_caps_malloc_default(size)`. This will allocate memory with capability ``MALLOC_CAP_DEFAULT``, which is byte-addressable.
 
 Because malloc uses the capabilities-based allocation system, memory allocated using :cpp:func:`heap_caps_malloc` can be freed by calling
 the standard ``free()`` function.

From 80e3d965ae1dedb3a11602d0226505ca3ce3b785 Mon Sep 17 00:00:00 2001
From: xiongweichao <xiongweichao@espressif.com>
Date: Tue, 30 Aug 2022 17:49:35 +0800
Subject: [PATCH 312/665] Fixed deadlock due to wrong parameter when calling
 btc_transfer_context() after calling esp_bluedroid_disable()

Closes https://github.com/espressif/esp-idf/issues/9672
---
 components/bt/host/bluedroid/btc/core/btc_dm.c | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/components/bt/host/bluedroid/btc/core/btc_dm.c b/components/bt/host/bluedroid/btc/core/btc_dm.c
index 46417b778f..c80f47cf77 100644
--- a/components/bt/host/bluedroid/btc/core/btc_dm.c
+++ b/components/bt/host/bluedroid/btc/core/btc_dm.c
@@ -104,7 +104,8 @@ void btc_dm_sec_evt(tBTA_DM_SEC_EVT event, tBTA_DM_SEC *data)
     msg.pid = BTC_PID_DM_SEC;
     msg.act = event;
 
-    btc_transfer_context(&msg, (btc_dm_sec_args_t *)data, sizeof(btc_dm_sec_args_t), btc_dm_sec_arg_deep_copy);
+    btc_transfer_context(&msg, (btc_dm_sec_args_t *)data,
+                            data == NULL ? 0 : sizeof(btc_dm_sec_args_t), btc_dm_sec_arg_deep_copy);
 }
 
 static void btc_enable_bluetooth_evt(tBTA_STATUS status)

From d6d44b478156696cae742075b461f0d9be7cc1fd Mon Sep 17 00:00:00 2001
From: wuzhenghui <wuzhenghui@espressif.com>
Date: Wed, 13 Jul 2022 14:42:07 +0800
Subject: [PATCH 313/665] perfmon: fix xtensa_perfmon build target

---
 components/perfmon/CMakeLists.txt | 7 ++++---
 1 file changed, 4 insertions(+), 3 deletions(-)

diff --git a/components/perfmon/CMakeLists.txt b/components/perfmon/CMakeLists.txt
index 670f1c912b..590ac8bed0 100644
--- a/components/perfmon/CMakeLists.txt
+++ b/components/perfmon/CMakeLists.txt
@@ -1,6 +1,7 @@
-idf_build_get_property(target IDF_TARGET)
-if(${target} STREQUAL "esp32c3" OR ${target} STREQUAL "esp32h2" OR ${target} STREQUAL "esp32c2")
-        return()
+idf_build_get_property(arch IDF_TARGET_ARCH)
+
+if(NOT "${arch}" STREQUAL "xtensa")
+    return()
 endif()
 
 set(xtensa_perfmon_srcs "xtensa_perfmon_access.c"

From 9d515185d02962c30ca2ff11aa9a9b4e2631439d Mon Sep 17 00:00:00 2001
From: songruojing <songruojing@espressif.com>
Date: Mon, 8 Aug 2022 21:18:46 +0800
Subject: [PATCH 314/665] esp32c6: clean up existing soc files and header file
 inclusion in IDF to be compatible with the new chip

---
 components/driver/uart.c                      |  1 -
 components/riscv/include/riscv/rv_utils.h     |  2 +-
 components/soc/esp32/rtc_io_periph.c          |  2 +-
 .../esp32c2/include/soc/Kconfig.soc_caps.in   |  8 ++---
 .../soc/esp32c2/include/soc/io_mux_reg.h      |  3 --
 components/soc/esp32c2/include/soc/soc_caps.h |  9 ++---
 .../soc/esp32c2/include/soc/system_reg.h      |  1 -
 .../soc/esp32c3/include/soc/hwcrypto_reg.h    | 22 +++---------
 components/soc/esp32c3/include/soc/soc_ulp.h  |  0
 .../soc/esp32h2/include/soc/hwcrypto_reg.h    | 22 +++---------
 components/soc/esp32h2/include/soc/soc_ulp.h  |  0
 .../soc/esp32s2/include/soc/hwcrypto_reg.h    | 22 +++---------
 components/soc/esp32s2/rtc_io_periph.c        |  2 +-
 .../soc/esp32s3/include/soc/hwcrypto_reg.h    |  2 +-
 .../soc/esp32s3/include/soc/interrupt_reg.h   | 24 +++++--------
 components/soc/esp32s3/rtc_io_periph.c        | 20 ++++-------
 components/soc/include/soc/adc_periph.h       | 22 +++++-------
 components/soc/include/soc/rtc_cntl_periph.h  | 36 ++++++++++++-------
 components/soc/include/soc/rtc_io_periph.h    |  3 --
 components/soc/include/soc/rtc_periph.h       | 21 ++++-------
 components/soc/include/soc/syscon_periph.h    | 22 +++++-------
 tools/ci/check_copyright_ignore.txt           |  9 -----
 22 files changed, 89 insertions(+), 164 deletions(-)
 delete mode 100644 components/soc/esp32c3/include/soc/soc_ulp.h
 delete mode 100644 components/soc/esp32h2/include/soc/soc_ulp.h

diff --git a/components/driver/uart.c b/components/driver/uart.c
index 40ae0ee997..4c89025289 100644
--- a/components/driver/uart.c
+++ b/components/driver/uart.c
@@ -19,7 +19,6 @@
 #include "hal/gpio_hal.h"
 #include "hal/clk_tree_ll.h"
 #include "soc/uart_periph.h"
-#include "soc/rtc_cntl_reg.h"
 #include "driver/uart.h"
 #include "driver/gpio.h"
 #include "driver/uart_select.h"
diff --git a/components/riscv/include/riscv/rv_utils.h b/components/riscv/include/riscv/rv_utils.h
index f0c2e5f8dd..d0f9e5dc97 100644
--- a/components/riscv/include/riscv/rv_utils.h
+++ b/components/riscv/include/riscv/rv_utils.h
@@ -10,7 +10,7 @@
 
 #include "soc/soc_caps.h"
 #include "soc/assist_debug_reg.h"
-#include "soc/interrupt_core0_reg.h"
+#include "soc/interrupt_reg.h"
 #include "esp_attr.h"
 #include "riscv/csr.h"
 #include "riscv/interrupt.h"
diff --git a/components/soc/esp32/rtc_io_periph.c b/components/soc/esp32/rtc_io_periph.c
index 4f4cd77b10..133fb738f2 100644
--- a/components/soc/esp32/rtc_io_periph.c
+++ b/components/soc/esp32/rtc_io_periph.c
@@ -4,7 +4,7 @@
  * SPDX-License-Identifier: Apache-2.0
  */
 
-#include "soc/rtc_io_periph.h"
+#include "soc/rtc_periph.h"
 
 const int rtc_io_num_map[SOC_GPIO_PIN_COUNT] = {
     RTCIO_GPIO0_CHANNEL,    //GPIO0
diff --git a/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in b/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in
index f49f0c5629..6ba1d3aeab 100644
--- a/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in
@@ -183,6 +183,10 @@ config SOC_CPU_IDRAM_SPLIT_USING_PMP
     bool
     default y
 
+config SOC_MMU_PAGE_SIZE_CONFIGURABLE
+    bool
+    default y
+
 config SOC_GDMA_GROUPS
     int
     default 1
@@ -543,10 +547,6 @@ config SOC_PM_SUPPORT_BT_WAKEUP
     bool
     default y
 
-config SOC_MMU_PAGE_SIZE_CONFIGURABLE
-    bool
-    default y
-
 config SOC_PM_SUPPORT_CPU_PD
     bool
     default n
diff --git a/components/soc/esp32c2/include/soc/io_mux_reg.h b/components/soc/esp32c2/include/soc/io_mux_reg.h
index 4da0498397..b610a6e9dd 100644
--- a/components/soc/esp32c2/include/soc/io_mux_reg.h
+++ b/components/soc/esp32c2/include/soc/io_mux_reg.h
@@ -115,9 +115,6 @@
 #define GPIO_PAD_PULLDOWN(num) do{PIN_PULLUP_DIS(IOMUX_REG_GPIO##num);PIN_PULLDWN_EN(IOMUX_REG_GPIO##num);}while(0)
 #define GPIO_PAD_SET_DRV(num, drv) PIN_SET_DRV(IOMUX_REG_GPIO##num, drv)
 
-#define U0RXD_GPIO_NUM               19
-#define U0TXD_GPIO_NUM               20
-
 #define SPI_HD_GPIO_NUM              12
 #define SPI_WP_GPIO_NUM              13
 #define SPI_CS0_GPIO_NUM             14
diff --git a/components/soc/esp32c2/include/soc/soc_caps.h b/components/soc/esp32c2/include/soc/soc_caps.h
index 76f4e335be..8d1f555b19 100644
--- a/components/soc/esp32c2/include/soc/soc_caps.h
+++ b/components/soc/esp32c2/include/soc/soc_caps.h
@@ -90,6 +90,9 @@
 
 #define SOC_CPU_IDRAM_SPLIT_USING_PMP   1
 
+/*-------------------------- MMU CAPS ----------------------------------------*/
+#define SOC_MMU_PAGE_SIZE_CONFIGURABLE  (1)
+
 /*-------------------------- GDMA CAPS -------------------------------------*/
 #define SOC_GDMA_GROUPS                 (1U) // Number of GDMA groups
 #define SOC_GDMA_PAIRS_PER_GROUP        (1U) // Number of GDMA pairs in each group
@@ -261,15 +264,9 @@
 
 /*-------------------------- Power Management CAPS ----------------------------*/
 #define SOC_PM_SUPPORT_WIFI_WAKEUP      (1)
-
 #define SOC_PM_SUPPORT_BT_WAKEUP        (1)
-
-/*-------------------------- MMU CAPS ----------------------------------------*/
-#define SOC_MMU_PAGE_SIZE_CONFIGURABLE  (1)
 #define SOC_PM_SUPPORT_CPU_PD           (0)
-
 #define SOC_PM_SUPPORT_WIFI_PD          (0)
-
 #define SOC_PM_SUPPORT_BT_PD            (0)
 
 /*------------------------------------ WI-FI CAPS ------------------------------------*/
diff --git a/components/soc/esp32c2/include/soc/system_reg.h b/components/soc/esp32c2/include/soc/system_reg.h
index caf223db03..1b55d4246c 100644
--- a/components/soc/esp32c2/include/soc/system_reg.h
+++ b/components/soc/esp32c2/include/soc/system_reg.h
@@ -5,7 +5,6 @@
  */
 #pragma once
 
-#include <stdint.h>
 #include "soc/soc.h"
 #ifdef __cplusplus
 extern "C" {
diff --git a/components/soc/esp32c3/include/soc/hwcrypto_reg.h b/components/soc/esp32c3/include/soc/hwcrypto_reg.h
index 474b07faa3..0e4ceb3000 100644
--- a/components/soc/esp32c3/include/soc/hwcrypto_reg.h
+++ b/components/soc/esp32c3/include/soc/hwcrypto_reg.h
@@ -1,16 +1,9 @@
-// Copyright 2020 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
+/*
+ * SPDX-FileCopyrightText: 2020-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
 #ifndef __HWCRYPTO_REG_H__
 #define __HWCRYPTO_REG_H__
 
@@ -113,11 +106,6 @@
 #define AES_J_BASE              ((DR_REG_AES_BASE) + 0x70)
 #define AES_T_BASE              ((DR_REG_AES_BASE) + 0x80)
 
-#define AES_INT_CLR_REG         ((DR_REG_AES_BASE) + 0xAC)
-#define AES_INT_ENA_REG         ((DR_REG_AES_BASE) + 0xB0)
-#define AES_DATE_REG            ((DR_REG_AES_BASE) + 0xB4)
-#define AES_DMA_EXIT_REG        ((DR_REG_AES_BASE) + 0xB8)
-
 /* AES_STATE_REG values */
 #define AES_STATE_IDLE 0
 #define AES_STATE_BUSY 1
diff --git a/components/soc/esp32c3/include/soc/soc_ulp.h b/components/soc/esp32c3/include/soc/soc_ulp.h
deleted file mode 100644
index e69de29bb2..0000000000
diff --git a/components/soc/esp32h2/include/soc/hwcrypto_reg.h b/components/soc/esp32h2/include/soc/hwcrypto_reg.h
index 474b07faa3..0e4ceb3000 100644
--- a/components/soc/esp32h2/include/soc/hwcrypto_reg.h
+++ b/components/soc/esp32h2/include/soc/hwcrypto_reg.h
@@ -1,16 +1,9 @@
-// Copyright 2020 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
+/*
+ * SPDX-FileCopyrightText: 2020-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
 #ifndef __HWCRYPTO_REG_H__
 #define __HWCRYPTO_REG_H__
 
@@ -113,11 +106,6 @@
 #define AES_J_BASE              ((DR_REG_AES_BASE) + 0x70)
 #define AES_T_BASE              ((DR_REG_AES_BASE) + 0x80)
 
-#define AES_INT_CLR_REG         ((DR_REG_AES_BASE) + 0xAC)
-#define AES_INT_ENA_REG         ((DR_REG_AES_BASE) + 0xB0)
-#define AES_DATE_REG            ((DR_REG_AES_BASE) + 0xB4)
-#define AES_DMA_EXIT_REG        ((DR_REG_AES_BASE) + 0xB8)
-
 /* AES_STATE_REG values */
 #define AES_STATE_IDLE 0
 #define AES_STATE_BUSY 1
diff --git a/components/soc/esp32h2/include/soc/soc_ulp.h b/components/soc/esp32h2/include/soc/soc_ulp.h
deleted file mode 100644
index e69de29bb2..0000000000
diff --git a/components/soc/esp32s2/include/soc/hwcrypto_reg.h b/components/soc/esp32s2/include/soc/hwcrypto_reg.h
index 96a6f98ee4..7206472425 100644
--- a/components/soc/esp32s2/include/soc/hwcrypto_reg.h
+++ b/components/soc/esp32s2/include/soc/hwcrypto_reg.h
@@ -1,16 +1,9 @@
-// Copyright 2015-2016 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
+/*
+ * SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
 #ifndef __HWCRYPTO_REG_H__
 #define __HWCRYPTO_REG_H__
 
@@ -102,11 +95,6 @@
 #define AES_J_BASE              ((DR_REG_AES_BASE) + 0x70)
 #define AES_T_BASE              ((DR_REG_AES_BASE) + 0x80)
 
-#define AES_INT_CLR_REG         ((DR_REG_AES_BASE) + 0xAC)
-#define AES_INT_ENA_REG         ((DR_REG_AES_BASE) + 0xB0)
-#define AES_DATE_REG            ((DR_REG_AES_BASE) + 0xB4)
-#define AES_DMA_EXIT_REG        ((DR_REG_AES_BASE) + 0xB8)
-
 /* AES_STATE_REG values */
 #define AES_STATE_IDLE 0
 #define AES_STATE_BUSY 1
diff --git a/components/soc/esp32s2/rtc_io_periph.c b/components/soc/esp32s2/rtc_io_periph.c
index c322b40f21..9130571328 100644
--- a/components/soc/esp32s2/rtc_io_periph.c
+++ b/components/soc/esp32s2/rtc_io_periph.c
@@ -4,7 +4,7 @@
  * SPDX-License-Identifier: Apache-2.0
  */
 
-#include "soc/rtc_io_periph.h"
+#include "soc/rtc_periph.h"
 
 const int rtc_io_num_map[SOC_GPIO_PIN_COUNT] = {
     RTCIO_GPIO0_CHANNEL,    //GPIO0
diff --git a/components/soc/esp32s3/include/soc/hwcrypto_reg.h b/components/soc/esp32s3/include/soc/hwcrypto_reg.h
index a4b93fb81b..adc5ce5bac 100644
--- a/components/soc/esp32s3/include/soc/hwcrypto_reg.h
+++ b/components/soc/esp32s3/include/soc/hwcrypto_reg.h
@@ -70,7 +70,7 @@
 #define AES_BLOCK_NUM_REG       ((DR_REG_AES_BASE) + 0x98)
 #define AES_INC_SEL_REG         ((DR_REG_AES_BASE) + 0x9C)
 #define AES_CONTINUE_REG        ((DR_REG_AES_BASE) + 0xA8)
-#define AES_INT_CLR_REG         ((DR_REG_AES_BASE) + 0xAC)
+#define AES_INT_CLEAR_REG       ((DR_REG_AES_BASE) + 0xAC)
 #define AES_INT_ENA_REG         ((DR_REG_AES_BASE) + 0xB0)
 #define AES_DATE_REG            ((DR_REG_AES_BASE) + 0xB4)
 #define AES_DMA_EXIT_REG        ((DR_REG_AES_BASE) + 0xB8)
diff --git a/components/soc/esp32s3/include/soc/interrupt_reg.h b/components/soc/esp32s3/include/soc/interrupt_reg.h
index b5cdc9cbc5..df8e7fdb66 100644
--- a/components/soc/esp32s3/include/soc/interrupt_reg.h
+++ b/components/soc/esp32s3/include/soc/interrupt_reg.h
@@ -1,22 +1,16 @@
-// Copyright 2017-2021 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2017-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
 #ifndef _SOC_INTERRUPT_REG_H_
 #define _SOC_INTERRUPT_REG_H_
 
-#include "interrupt_core0_reg.h"
-#include "interrupt_core1_reg.h"
+#include "soc/interrupt_core0_reg.h"
+#include "soc/interrupt_core1_reg.h"
 #include "soc.h"
+
 #ifdef __cplusplus
 extern "C" {
 #endif
diff --git a/components/soc/esp32s3/rtc_io_periph.c b/components/soc/esp32s3/rtc_io_periph.c
index 6ba215d9c2..029847e116 100644
--- a/components/soc/esp32s3/rtc_io_periph.c
+++ b/components/soc/esp32s3/rtc_io_periph.c
@@ -1,18 +1,10 @@
-// Copyright 2018-2020 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2018-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
-#include "soc/rtc_io_periph.h"
+#include "soc/rtc_periph.h"
 
 const int rtc_io_num_map[SOC_GPIO_PIN_COUNT] = {
     RTCIO_GPIO0_CHANNEL,    //GPIO0
diff --git a/components/soc/include/soc/adc_periph.h b/components/soc/include/soc/adc_periph.h
index 437d8ad6e6..c45b9e07c4 100644
--- a/components/soc/include/soc/adc_periph.h
+++ b/components/soc/include/soc/adc_periph.h
@@ -1,22 +1,16 @@
-// Copyright 2019 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2019-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 #pragma once
 
 #include "soc/soc.h"
 #include "soc/soc_caps.h"
+#if !CONFIG_IDF_TARGET_ESP32C6 // TODO: IDF-5310
 #include "soc/syscon_struct.h"
+#endif
 
 #if SOC_ADC_RTC_CTRL_SUPPORTED
 #include "soc/sens_reg.h"
@@ -26,7 +20,9 @@
 #if SOC_RTCIO_INPUT_OUTPUT_SUPPORTED
 #include "soc/rtc_io_struct.h"
 #endif
+#if !CONFIG_IDF_TARGET_ESP32C6 // TODO: IDF-5310
 #include "soc/rtc_cntl_struct.h"
+#endif
 #include "soc/adc_channel.h"
 #include "soc/soc_caps.h"
 
diff --git a/components/soc/include/soc/rtc_cntl_periph.h b/components/soc/include/soc/rtc_cntl_periph.h
index 60e3d3216d..e9ed87c7ce 100644
--- a/components/soc/include/soc/rtc_cntl_periph.h
+++ b/components/soc/include/soc/rtc_cntl_periph.h
@@ -1,18 +1,28 @@
-// Copyright 2019 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2019-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 #pragma once
 
+// TODO: IDF-5645
+#if CONFIG_IDF_TARGET_ESP32C6
+#include "soc/lp_aon_reg.h"
+#include "soc/lp_analog_peri_reg.h"
+#include "soc/lp_clkrst_reg.h"
+#include "soc/lp_clkrst_struct.h"
+#include "soc/lp_i2c_reg.h"
+#include "soc/lp_i2c_struct.h"
+#include "soc/lp_io_reg.h"
+#include "soc/lp_io_struct.h"
+#include "soc/lp_timer_reg.h"
+#include "soc/lp_timer_struct.h"
+#include "soc/lp_uart_reg.h"
+#include "soc/lp_uart_struct.h"
+#include "soc/lp_wdt_reg.h"
+#include "soc/lp_wdt_struct.h"
+#else
 #include "soc/rtc_cntl_reg.h"
 #include "soc/rtc_cntl_struct.h"
+#endif
diff --git a/components/soc/include/soc/rtc_io_periph.h b/components/soc/include/soc/rtc_io_periph.h
index 106d879dfb..cb4facbf76 100644
--- a/components/soc/include/soc/rtc_io_periph.h
+++ b/components/soc/include/soc/rtc_io_periph.h
@@ -17,9 +17,6 @@
 #include "soc/rtc_io_struct.h"
 #endif
 
-#include "soc/rtc_cntl_reg.h"
-#include "soc/rtc_cntl_struct.h"
-
 #if SOC_ADC_RTC_CTRL_SUPPORTED
 #include "soc/sens_struct.h"
 #endif
diff --git a/components/soc/include/soc/rtc_periph.h b/components/soc/include/soc/rtc_periph.h
index 433f5cc42e..15dc77846c 100644
--- a/components/soc/include/soc/rtc_periph.h
+++ b/components/soc/include/soc/rtc_periph.h
@@ -1,21 +1,14 @@
-// Copyright 2018 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2018-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 #pragma once
+
 #include <stdint.h>
 #include "rtc_io_periph.h"
-#include "soc/rtc_cntl_reg.h"
+#include "rtc_cntl_periph.h"
 #include "soc/soc_caps.h"
 
 #ifdef __cplusplus
diff --git a/components/soc/include/soc/syscon_periph.h b/components/soc/include/soc/syscon_periph.h
index 0179e867c7..01f12e297f 100644
--- a/components/soc/include/soc/syscon_periph.h
+++ b/components/soc/include/soc/syscon_periph.h
@@ -1,17 +1,13 @@
-// Copyright 2019 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2019-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 #pragma once
+
+// TODO: IDF-5721
+#if !CONFIG_IDF_TARGET_ESP32C6
 #include "soc/syscon_reg.h"
 #include "soc/syscon_struct.h"
+#endif
diff --git a/tools/ci/check_copyright_ignore.txt b/tools/ci/check_copyright_ignore.txt
index 45ae5099b9..4de77e0fbe 100644
--- a/tools/ci/check_copyright_ignore.txt
+++ b/tools/ci/check_copyright_ignore.txt
@@ -1017,7 +1017,6 @@ components/soc/esp32c3/include/soc/fe_reg.h
 components/soc/esp32c3/include/soc/gpio_pins.h
 components/soc/esp32c3/include/soc/gpio_reg.h
 components/soc/esp32c3/include/soc/gpio_struct.h
-components/soc/esp32c3/include/soc/hwcrypto_reg.h
 components/soc/esp32c3/include/soc/i2c_reg.h
 components/soc/esp32c3/include/soc/i2c_struct.h
 components/soc/esp32c3/include/soc/interrupt_core0_reg.h
@@ -1060,7 +1059,6 @@ components/soc/esp32h2/include/soc/efuse_reg.h
 components/soc/esp32h2/include/soc/efuse_struct.h
 components/soc/esp32h2/include/soc/extmem_reg.h
 components/soc/esp32h2/include/soc/fe_reg.h
-components/soc/esp32h2/include/soc/hwcrypto_reg.h
 components/soc/esp32h2/include/soc/interrupt_reg.h
 components/soc/esp32h2/include/soc/ledc_reg.h
 components/soc/esp32h2/include/soc/nrx_reg.h
@@ -1105,7 +1103,6 @@ components/soc/esp32s2/include/soc/fe_reg.h
 components/soc/esp32s2/include/soc/gpio_pins.h
 components/soc/esp32s2/include/soc/gpio_reg.h
 components/soc/esp32s2/include/soc/gpio_sig_map.h
-components/soc/esp32s2/include/soc/hwcrypto_reg.h
 components/soc/esp32s2/include/soc/i2c_reg.h
 components/soc/esp32s2/include/soc/interrupt_reg.h
 components/soc/esp32s2/include/soc/ledc_reg.h
@@ -1172,7 +1169,6 @@ components/soc/esp32s3/include/soc/interrupt_core0_reg.h
 components/soc/esp32s3/include/soc/interrupt_core0_struct.h
 components/soc/esp32s3/include/soc/interrupt_core1_reg.h
 components/soc/esp32s3/include/soc/interrupt_core1_struct.h
-components/soc/esp32s3/include/soc/interrupt_reg.h
 components/soc/esp32s3/include/soc/interrupt_struct.h
 components/soc/esp32s3/include/soc/ledc_reg.h
 components/soc/esp32s3/include/soc/ledc_struct.h
@@ -1224,13 +1220,11 @@ components/soc/esp32s3/include/soc/usb_wrap_struct.h
 components/soc/esp32s3/include/soc/usbh_struct.h
 components/soc/esp32s3/include/soc/wdev_reg.h
 components/soc/esp32s3/ledc_periph.c
-components/soc/esp32s3/rtc_io_periph.c
 components/soc/esp32s3/sdio_slave_periph.c
 components/soc/esp32s3/sdmmc_periph.c
 components/soc/esp32s3/spi_periph.c
 components/soc/esp32s3/uart_periph.c
 components/soc/esp32s3/usb_periph.c
-components/soc/include/soc/adc_periph.h
 components/soc/include/soc/dac_periph.h
 components/soc/include/soc/dedic_gpio_periph.h
 components/soc/include/soc/emac_periph.h
@@ -1238,12 +1232,9 @@ components/soc/include/soc/gpio_periph.h
 components/soc/include/soc/i2c_periph.h
 components/soc/include/soc/interrupts.h
 components/soc/include/soc/ledc_periph.h
-components/soc/include/soc/rtc_cntl_periph.h
-components/soc/include/soc/rtc_periph.h
 components/soc/include/soc/sdio_slave_periph.h
 components/soc/include/soc/sdmmc_periph.h
 components/soc/include/soc/sens_periph.h
-components/soc/include/soc/syscon_periph.h
 components/soc/include/soc/twai_periph.h
 components/soc/include/soc/uart_periph.h
 components/soc/include/soc/uhci_periph.h

From 688fb18faa3f0855838461c76967596c9683521d Mon Sep 17 00:00:00 2001
From: songruojing <songruojing@espressif.com>
Date: Mon, 8 Aug 2022 21:56:49 +0800
Subject: [PATCH 315/665] esp32c6: add soc/ xxx_periph, xxx_channel, xxx_pins,
 etc. files

---
 components/esp_rom/include/esp32c6/rom/rtc.h  |  25 +-
 components/soc/esp32c6/CMakeLists.txt         |  30 +
 components/soc/esp32c6/adc_periph.c           |  19 +
 components/soc/esp32c6/dedic_gpio_periph.c    |  37 +
 components/soc/esp32c6/gdma_periph.c          |  29 +
 components/soc/esp32c6/gpio_periph.c          |  79 ++
 components/soc/esp32c6/i2c_periph.c           |  22 +
 components/soc/esp32c6/i2s_periph.c           |  33 +
 .../esp32c6/include/soc/Kconfig.soc_caps.in   | 744 ++++++++++++++++
 .../soc/esp32c6/include/soc/adc_channel.h     |  25 +
 .../soc/esp32c6/include/soc/boot_mode.h       |  93 ++
 .../soc/esp32c6/include/soc/clint_reg.h       |   2 +-
 .../soc/esp32c6/include/soc/clk_tree_defs.h   | 253 ++++++
 .../soc/esp32c6/include/soc/clkout_channel.h  |  19 +
 .../soc/esp32c6/include/soc/dport_access.h    | 112 +++
 .../soc/esp32c6/include/soc/ext_mem_defs.h    | 107 +++
 .../soc/esp32c6/include/soc/gdma_channel.h    |  16 +
 .../soc/esp32c6/include/soc/gpio_pins.h       |  19 +
 .../soc/esp32c6/include/soc/hwcrypto_reg.h    |  15 +
 .../soc/esp32c6/include/soc/interrupt_reg.h   |  19 +
 .../soc/esp32c6/include/soc/memprot_defs.h    |  91 ++
 components/soc/esp32c6/include/soc/mmu.h      |  32 +
 components/soc/esp32c6/include/soc/plic_reg.h |   3 +-
 components/soc/esp32c6/include/soc/reg_base.h |   2 +
 .../soc/esp32c6/include/soc/reset_reasons.h   |  56 ++
 components/soc/esp32c6/include/soc/rtc.h      | 832 ++++++++++++++++++
 components/soc/esp32c6/include/soc/soc.h      | 262 ++++++
 components/soc/esp32c6/include/soc/soc_caps.h | 405 +++++++++
 components/soc/esp32c6/include/soc/soc_pins.h |  16 +
 components/soc/esp32c6/include/soc/spi_pins.h |  26 +
 .../soc/esp32c6/include/soc/system_reg.h      |  12 +
 .../soc/esp32c6/include/soc/uart_channel.h    |  21 +
 .../soc/esp32c6/include/soc/uart_pins.h       |  36 +
 components/soc/esp32c6/include/soc/wdev_reg.h |  13 +
 components/soc/esp32c6/ledc_periph.c          |  17 +
 components/soc/esp32c6/rmt_periph.c           |  35 +
 components/soc/esp32c6/sdm_periph.c           |  25 +
 components/soc/esp32c6/spi_periph.c           |  53 ++
 .../soc/esp32c6/temperature_sensor_periph.c   |  16 +
 components/soc/esp32c6/timer_periph.c         |  24 +
 components/soc/esp32c6/uart_periph.c          |  80 ++
 41 files changed, 3739 insertions(+), 16 deletions(-)
 create mode 100644 components/soc/esp32c6/adc_periph.c
 create mode 100644 components/soc/esp32c6/dedic_gpio_periph.c
 create mode 100644 components/soc/esp32c6/gdma_periph.c
 create mode 100644 components/soc/esp32c6/gpio_periph.c
 create mode 100644 components/soc/esp32c6/i2c_periph.c
 create mode 100644 components/soc/esp32c6/i2s_periph.c
 create mode 100644 components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
 create mode 100644 components/soc/esp32c6/include/soc/adc_channel.h
 create mode 100644 components/soc/esp32c6/include/soc/boot_mode.h
 create mode 100644 components/soc/esp32c6/include/soc/clk_tree_defs.h
 create mode 100644 components/soc/esp32c6/include/soc/clkout_channel.h
 create mode 100644 components/soc/esp32c6/include/soc/dport_access.h
 create mode 100644 components/soc/esp32c6/include/soc/ext_mem_defs.h
 create mode 100644 components/soc/esp32c6/include/soc/gdma_channel.h
 create mode 100644 components/soc/esp32c6/include/soc/gpio_pins.h
 create mode 100644 components/soc/esp32c6/include/soc/hwcrypto_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/interrupt_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/memprot_defs.h
 create mode 100644 components/soc/esp32c6/include/soc/mmu.h
 create mode 100644 components/soc/esp32c6/include/soc/reset_reasons.h
 create mode 100644 components/soc/esp32c6/include/soc/rtc.h
 create mode 100644 components/soc/esp32c6/include/soc/soc.h
 create mode 100644 components/soc/esp32c6/include/soc/soc_caps.h
 create mode 100644 components/soc/esp32c6/include/soc/soc_pins.h
 create mode 100644 components/soc/esp32c6/include/soc/spi_pins.h
 create mode 100644 components/soc/esp32c6/include/soc/system_reg.h
 create mode 100644 components/soc/esp32c6/include/soc/uart_channel.h
 create mode 100644 components/soc/esp32c6/include/soc/uart_pins.h
 create mode 100644 components/soc/esp32c6/include/soc/wdev_reg.h
 create mode 100644 components/soc/esp32c6/ledc_periph.c
 create mode 100644 components/soc/esp32c6/rmt_periph.c
 create mode 100644 components/soc/esp32c6/sdm_periph.c
 create mode 100644 components/soc/esp32c6/spi_periph.c
 create mode 100644 components/soc/esp32c6/temperature_sensor_periph.c
 create mode 100644 components/soc/esp32c6/timer_periph.c
 create mode 100644 components/soc/esp32c6/uart_periph.c

diff --git a/components/esp_rom/include/esp32c6/rom/rtc.h b/components/esp_rom/include/esp32c6/rom/rtc.h
index 73651a0338..c466382863 100644
--- a/components/esp_rom/include/esp32c6/rom/rtc.h
+++ b/components/esp_rom/include/esp32c6/rom/rtc.h
@@ -76,12 +76,12 @@ typedef enum {
 typedef enum {
     NO_MEAN                =  0,
     POWERON_RESET          =  1,    /**<1, Vbat power on reset*/
-    RTC_SW_SYS_RESET       =  3,    /**<3, Software reset digital core*/
-    DEEPSLEEP_RESET        =  5,    /**<5, Deep Sleep reset digital core*/
-    TG0WDT_SYS_RESET       =  7,    /**<7, Timer Group0 Watch dog reset digital core*/
-    TG1WDT_SYS_RESET       =  8,    /**<8, Timer Group1 Watch dog reset digital core*/
-    RTCWDT_SYS_RESET       =  9,    /**<9, RTC Watch dog Reset digital core*/
-    INTRUSION_RESET        = 10,    /**<10, Instrusion tested to reset CPU*/
+    RTC_SW_SYS_RESET       =  3,    /**<3, Software reset digital core (hp system)*/
+    DEEPSLEEP_RESET        =  5,    /**<5, Deep Sleep reset digital core (hp system)*/
+    SDIO_RESET             =  6,    /**<6, Reset by SLC module, reset digital core (hp system)*/
+    TG0WDT_SYS_RESET       =  7,    /**<7, Timer Group0 Watch dog reset digital core (hp system)*/
+    TG1WDT_SYS_RESET       =  8,    /**<8, Timer Group1 Watch dog reset digital core (hp system)*/
+    RTCWDT_SYS_RESET       =  9,    /**<9, RTC Watch dog Reset digital core (hp system)*/
     TG0WDT_CPU_RESET       = 11,    /**<11, Time Group0 reset CPU*/
     RTC_SW_CPU_RESET       = 12,    /**<12, Software reset CPU*/
     RTCWDT_CPU_RESET       = 13,    /**<13, RTC Watch dog Reset CPU*/
@@ -89,17 +89,17 @@ typedef enum {
     RTCWDT_RTC_RESET       = 16,    /**<16, RTC Watch dog reset digital core and rtc module*/
     TG1WDT_CPU_RESET       = 17,    /**<17, Time Group1 reset CPU*/
     SUPER_WDT_RESET        = 18,    /**<18, super watchdog reset digital core and rtc module*/
-    GLITCH_RTC_RESET       = 19,    /**<19, glitch reset digital core and rtc module*/
-    EFUSE_RESET            = 20,    /**<20, efuse reset digital core*/
-    USB_UART_CHIP_RESET    = 21,    /**<21, usb uart reset digital core */
-    USB_JTAG_CHIP_RESET    = 22,    /**<22, usb jtag reset digital core */
-    POWER_GLITCH_RESET     = 23,    /**<23, power glitch reset digital core and rtc module*/
+    EFUSE_RESET            = 20,    /**<20, efuse reset digital core (hp system)*/
+    USB_UART_CHIP_RESET    = 21,    /**<21, usb uart reset digital core (hp system)*/
+    USB_JTAG_CHIP_RESET    = 22,    /**<22, usb jtag reset digital core (hp system)*/
+    JTAG_RESET             = 24,    /**<24, jtag reset CPU*/
 } RESET_REASON;
 
 // Check if the reset reason defined in ROM is compatible with soc/reset_reasons.h
 _Static_assert((soc_reset_reason_t)POWERON_RESET == RESET_REASON_CHIP_POWER_ON, "POWERON_RESET != RESET_REASON_CHIP_POWER_ON");
 _Static_assert((soc_reset_reason_t)RTC_SW_SYS_RESET == RESET_REASON_CORE_SW, "RTC_SW_SYS_RESET != RESET_REASON_CORE_SW");
 _Static_assert((soc_reset_reason_t)DEEPSLEEP_RESET == RESET_REASON_CORE_DEEP_SLEEP, "DEEPSLEEP_RESET != RESET_REASON_CORE_DEEP_SLEEP");
+_Static_assert((soc_reset_reason_t)SDIO_RESET == RESET_REASON_CORE_SDIO, "SDIO_RESET != RESET_REASON_CORE_SDIO");
 _Static_assert((soc_reset_reason_t)TG0WDT_SYS_RESET == RESET_REASON_CORE_MWDT0, "TG0WDT_SYS_RESET != RESET_REASON_CORE_MWDT0");
 _Static_assert((soc_reset_reason_t)TG1WDT_SYS_RESET == RESET_REASON_CORE_MWDT1, "TG1WDT_SYS_RESET != RESET_REASON_CORE_MWDT1");
 _Static_assert((soc_reset_reason_t)RTCWDT_SYS_RESET == RESET_REASON_CORE_RTC_WDT, "RTCWDT_SYS_RESET != RESET_REASON_CORE_RTC_WDT");
@@ -110,11 +110,10 @@ _Static_assert((soc_reset_reason_t)RTCWDT_BROWN_OUT_RESET == RESET_REASON_SYS_BR
 _Static_assert((soc_reset_reason_t)RTCWDT_RTC_RESET == RESET_REASON_SYS_RTC_WDT, "RTCWDT_RTC_RESET != RESET_REASON_SYS_RTC_WDT");
 _Static_assert((soc_reset_reason_t)TG1WDT_CPU_RESET == RESET_REASON_CPU0_MWDT1, "TG1WDT_CPU_RESET != RESET_REASON_CPU0_MWDT1");
 _Static_assert((soc_reset_reason_t)SUPER_WDT_RESET == RESET_REASON_SYS_SUPER_WDT, "SUPER_WDT_RESET != RESET_REASON_SYS_SUPER_WDT");
-_Static_assert((soc_reset_reason_t)GLITCH_RTC_RESET == RESET_REASON_SYS_CLK_GLITCH, "GLITCH_RTC_RESET != RESET_REASON_SYS_CLK_GLITCH");
 _Static_assert((soc_reset_reason_t)EFUSE_RESET == RESET_REASON_CORE_EFUSE_CRC, "EFUSE_RESET != RESET_REASON_CORE_EFUSE_CRC");
 _Static_assert((soc_reset_reason_t)USB_UART_CHIP_RESET == RESET_REASON_CORE_USB_UART, "USB_UART_CHIP_RESET != RESET_REASON_CORE_USB_UART");
 _Static_assert((soc_reset_reason_t)USB_JTAG_CHIP_RESET == RESET_REASON_CORE_USB_JTAG, "USB_JTAG_CHIP_RESET != RESET_REASON_CORE_USB_JTAG");
-_Static_assert((soc_reset_reason_t)POWER_GLITCH_RESET == RESET_REASON_CORE_PWR_GLITCH, "POWER_GLITCH_RESET != RESET_REASON_CORE_PWR_GLITCH");
+_Static_assert((soc_reset_reason_t)JTAG_RESET == RESET_REASON_CPU0_JTAG, "JTAG_RESET != RESET_REASON_CPU0_JTAG");
 
 typedef enum {
     NO_SLEEP        = 0,
diff --git a/components/soc/esp32c6/CMakeLists.txt b/components/soc/esp32c6/CMakeLists.txt
index e69de29bb2..f0f65ec9d9 100644
--- a/components/soc/esp32c6/CMakeLists.txt
+++ b/components/soc/esp32c6/CMakeLists.txt
@@ -0,0 +1,30 @@
+set(srcs
+    "adc_periph.c"
+    "dedic_gpio_periph.c"
+    "gdma_periph.c"
+    "gpio_periph.c"
+    "sdm_periph.c"
+    "interrupts.c"
+    "spi_periph.c"
+    "ledc_periph.c"
+    "rmt_periph.c"
+    "i2s_periph.c"
+    "i2c_periph.c"
+    "uart_periph.c"
+    "temperature_sensor_periph.c"
+    "timer_periph.c")
+
+# ESP32C6-TODO
+list(REMOVE_ITEM srcs
+        "adc_periph.c"                  # TODO: IDF-5310
+        "dedic_gpio_periph.c"           # TODO: IDF-5331
+        "ledc_periph.c"                 # TODO: IDF-5328
+        "i2s_periph.c"                  # TODO: IDF-5314
+        "i2c_periph.c"                  # TODO: IDF-5326
+        "temperature_sensor_periph.c"   # TODO: IDF-5322
+        )
+
+add_prefix(srcs "${CMAKE_CURRENT_LIST_DIR}/" "${srcs}")
+
+target_sources(${COMPONENT_LIB} PRIVATE "${srcs}")
+target_include_directories(${COMPONENT_LIB} PUBLIC . include)
diff --git a/components/soc/esp32c6/adc_periph.c b/components/soc/esp32c6/adc_periph.c
new file mode 100644
index 0000000000..54675d8b6d
--- /dev/null
+++ b/components/soc/esp32c6/adc_periph.c
@@ -0,0 +1,19 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "soc/adc_periph.h"
+
+/* Store IO number corresponding to the ADC channel number. */
+const int adc_channel_io_map[SOC_ADC_PERIPH_NUM][SOC_ADC_MAX_CHANNEL_NUM] = {
+    /* ADC1 */
+    {
+        ADC1_CHANNEL_0_GPIO_NUM, ADC1_CHANNEL_1_GPIO_NUM, ADC1_CHANNEL_2_GPIO_NUM, ADC1_CHANNEL_3_GPIO_NUM, ADC1_CHANNEL_4_GPIO_NUM
+    },
+    /* ADC2 */
+    {
+        ADC2_CHANNEL_0_GPIO_NUM, -1, -1, -1, -1
+    }
+};
diff --git a/components/soc/esp32c6/dedic_gpio_periph.c b/components/soc/esp32c6/dedic_gpio_periph.c
new file mode 100644
index 0000000000..1321608a3e
--- /dev/null
+++ b/components/soc/esp32c6/dedic_gpio_periph.c
@@ -0,0 +1,37 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "soc/gpio_sig_map.h"
+#include "soc/dedic_gpio_periph.h"
+
+const dedic_gpio_signal_conn_t dedic_gpio_periph_signals = {
+    .module = -1,
+    .irq = -1,
+    .cores = {
+        [0] = {
+            .in_sig_per_channel = {
+                [0] = CPU_GPIO_IN0_IDX,
+                [1] = CPU_GPIO_IN1_IDX,
+                [2] = CPU_GPIO_IN2_IDX,
+                [3] = CPU_GPIO_IN3_IDX,
+                [4] = CPU_GPIO_IN4_IDX,
+                [5] = CPU_GPIO_IN5_IDX,
+                [6] = CPU_GPIO_IN6_IDX,
+                [7] = CPU_GPIO_IN7_IDX,
+            },
+            .out_sig_per_channel = {
+                [0] = CPU_GPIO_OUT0_IDX,
+                [1] = CPU_GPIO_OUT1_IDX,
+                [2] = CPU_GPIO_OUT2_IDX,
+                [3] = CPU_GPIO_OUT3_IDX,
+                [4] = CPU_GPIO_OUT4_IDX,
+                [5] = CPU_GPIO_OUT5_IDX,
+                [6] = CPU_GPIO_OUT6_IDX,
+                [7] = CPU_GPIO_OUT7_IDX,
+            }
+        },
+    },
+};
diff --git a/components/soc/esp32c6/gdma_periph.c b/components/soc/esp32c6/gdma_periph.c
new file mode 100644
index 0000000000..83fe4ddbb5
--- /dev/null
+++ b/components/soc/esp32c6/gdma_periph.c
@@ -0,0 +1,29 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "soc/gdma_periph.h"
+
+const gdma_signal_conn_t gdma_periph_signals = {
+    .groups = {
+        [0] = {
+            .module = PERIPH_GDMA_MODULE,
+            .pairs = {
+                [0]  = {
+                    .rx_irq_id = ETS_DMA_IN_CH0_INTR_SOURCE,
+                    .tx_irq_id = ETS_DMA_OUT_CH0_INTR_SOURCE,
+                },
+                [1]  = {
+                    .rx_irq_id = ETS_DMA_IN_CH1_INTR_SOURCE,
+                    .tx_irq_id = ETS_DMA_OUT_CH1_INTR_SOURCE,
+                },
+                [2]  = {
+                    .rx_irq_id = ETS_DMA_IN_CH2_INTR_SOURCE,
+                    .tx_irq_id = ETS_DMA_OUT_CH2_INTR_SOURCE,
+                }
+            }
+        }
+    }
+};
diff --git a/components/soc/esp32c6/gpio_periph.c b/components/soc/esp32c6/gpio_periph.c
new file mode 100644
index 0000000000..d04df9fc97
--- /dev/null
+++ b/components/soc/esp32c6/gpio_periph.c
@@ -0,0 +1,79 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "soc/gpio_periph.h"
+
+const uint32_t GPIO_PIN_MUX_REG[] = {
+    IO_MUX_GPIO0_REG,
+    IO_MUX_GPIO1_REG,
+    IO_MUX_GPIO2_REG,
+    IO_MUX_GPIO3_REG,
+    IO_MUX_GPIO4_REG,
+    IO_MUX_GPIO5_REG,
+    IO_MUX_GPIO6_REG,
+    IO_MUX_GPIO7_REG,
+    IO_MUX_GPIO8_REG,
+    IO_MUX_GPIO9_REG,
+    IO_MUX_GPIO10_REG,
+    IO_MUX_GPIO11_REG,
+    IO_MUX_GPIO12_REG,
+    IO_MUX_GPIO13_REG,
+    IO_MUX_GPIO14_REG,
+    IO_MUX_GPIO15_REG,
+    IO_MUX_GPIO16_REG,
+    IO_MUX_GPIO17_REG,
+    IO_MUX_GPIO18_REG,
+    IO_MUX_GPIO19_REG,
+    IO_MUX_GPIO20_REG,
+    IO_MUX_GPIO21_REG,
+    IO_MUX_GPIO22_REG,
+    IO_MUX_GPIO23_REG,
+    IO_MUX_GPIO24_REG,
+    IO_MUX_GPIO25_REG,
+    IO_MUX_GPIO26_REG,
+    IO_MUX_GPIO27_REG,
+    IO_MUX_GPIO28_REG,
+    IO_MUX_GPIO29_REG,
+    IO_MUX_GPIO30_REG,
+};
+
+_Static_assert(sizeof(GPIO_PIN_MUX_REG) == SOC_GPIO_PIN_COUNT * sizeof(uint32_t), "Invalid size of GPIO_PIN_MUX_REG");
+
+const uint32_t GPIO_HOLD_MASK[] = {
+    BIT(0),          //GPIO0   // LP_AON_GPIO_HOLD0_REG
+    BIT(1),          //GPIO1
+    BIT(2),          //GPIO2
+    BIT(3),          //GPIO3
+    BIT(4),          //GPIO4
+    BIT(5),          //GPIO5
+    BIT(6),          //GPIO6
+    BIT(7),          //GPIO7
+    BIT(8),          //GPIO8
+    BIT(9),          //GPIO9
+    BIT(10),         //GPIO10
+    BIT(11),         //GPIO11
+    BIT(12),         //GPIO12
+    BIT(13),         //GPIO13
+    BIT(14),         //GPIO14
+    BIT(15),         //GPIO15
+    BIT(16),         //GPIO16
+    BIT(17),         //GPIO17
+    BIT(18),         //GPIO18
+    BIT(19),         //GPIO19
+    BIT(20),         //GPIO20
+    BIT(21),         //GPIO21
+    BIT(22),         //GPIO22
+    BIT(23),         //GPIO23
+    BIT(24),         //GPIO24
+    BIT(25),         //GPIO25
+    BIT(26),         //GPIO26
+    BIT(27),         //GPIO27
+    BIT(28),         //GPIO28
+    BIT(29),         //GPIO29
+    BIT(30),         //GPIO30
+};
+
+_Static_assert(sizeof(GPIO_HOLD_MASK) == SOC_GPIO_PIN_COUNT * sizeof(uint32_t), "Invalid size of GPIO_HOLD_MASK");
diff --git a/components/soc/esp32c6/i2c_periph.c b/components/soc/esp32c6/i2c_periph.c
new file mode 100644
index 0000000000..95a1a0fe16
--- /dev/null
+++ b/components/soc/esp32c6/i2c_periph.c
@@ -0,0 +1,22 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "soc/i2c_periph.h"
+#include "soc/gpio_sig_map.h"
+
+/*
+ Bunch of constants for every I2C peripheral: GPIO signals, irqs, hw addr of registers etc
+*/
+const i2c_signal_conn_t i2c_periph_signal[SOC_I2C_NUM] = {
+    {
+        .sda_out_sig = I2CEXT0_SDA_OUT_IDX,
+        .sda_in_sig = I2CEXT0_SDA_IN_IDX,
+        .scl_out_sig = I2CEXT0_SCL_OUT_IDX,
+        .scl_in_sig = I2CEXT0_SCL_IN_IDX,
+        .irq = ETS_I2C_EXT0_INTR_SOURCE,
+        .module = PERIPH_I2C0_MODULE,
+    },
+};
diff --git a/components/soc/esp32c6/i2s_periph.c b/components/soc/esp32c6/i2s_periph.c
new file mode 100644
index 0000000000..53417594ce
--- /dev/null
+++ b/components/soc/esp32c6/i2s_periph.c
@@ -0,0 +1,33 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "soc/i2s_periph.h"
+#include "soc/gpio_sig_map.h"
+
+/*
+ Bunch of constants for every I2S peripheral: GPIO signals, irqs, hw addr of registers etc
+*/
+const i2s_signal_conn_t i2s_periph_signal[SOC_I2S_NUM] = {
+    {
+        .mck_out_sig  = I2S_MCLK_OUT_IDX,
+
+        .m_tx_bck_sig = I2SO_BCK_OUT_IDX,
+        .m_rx_bck_sig = I2SI_BCK_OUT_IDX,
+        .m_tx_ws_sig  = I2SO_WS_OUT_IDX,
+        .m_rx_ws_sig  = I2SI_WS_OUT_IDX,
+
+        .s_tx_bck_sig = I2SO_BCK_IN_IDX,
+        .s_rx_bck_sig = I2SI_BCK_IN_IDX,
+        .s_tx_ws_sig  = I2SO_WS_IN_IDX,
+        .s_rx_ws_sig  = I2SI_WS_IN_IDX,
+
+        .data_out_sig = I2SO_SD_OUT_IDX,
+        .data_in_sig  = I2SI_SD_IN_IDX,
+
+        .irq          = -1,
+        .module       = PERIPH_I2S1_MODULE,
+    }
+};
diff --git a/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in b/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
new file mode 100644
index 0000000000..b9ff1f25a9
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
@@ -0,0 +1,744 @@
+#####################################################
+# This file is auto-generated from SoC caps
+# using gen_soc_caps_kconfig.py, do not edit manually
+#####################################################
+
+config SOC_GDMA_SUPPORTED
+    bool
+    default y
+
+config SOC_BT_SUPPORTED
+    bool
+    default y
+
+config SOC_ASYNC_MEMCPY_SUPPORTED
+    bool
+    default y
+
+config SOC_USB_SERIAL_JTAG_SUPPORTED
+    bool
+    default y
+
+config SOC_WIFI_SUPPORTED
+    bool
+    default y
+
+config SOC_SUPPORTS_SECURE_DL_MODE
+    bool
+    default y
+
+config SOC_RISCV_COPROC_SUPPORTED
+    bool
+    default y
+
+config SOC_EFUSE_KEY_PURPOSE_FIELD
+    bool
+    default y
+
+config SOC_EFUSE_HAS_EFUSE_RST_BUG
+    bool
+    default y
+
+config SOC_RTC_FAST_MEM_SUPPORTED
+    bool
+    default y
+
+config SOC_RTC_MEM_SUPPORTED
+    bool
+    default y
+
+config SOC_SYSTIMER_SUPPORTED
+    bool
+    default y
+
+config SOC_SUPPORT_COEXISTENCE
+    bool
+    default y
+
+config SOC_FLASH_ENC_SUPPORTED
+    bool
+    default y
+
+config SOC_SECURE_BOOT_SUPPORTED
+    bool
+    default y
+
+config SOC_XTAL_SUPPORT_40M
+    bool
+    default y
+
+config SOC_AES_SUPPORT_DMA
+    bool
+    default y
+
+config SOC_AES_GDMA
+    bool
+    default y
+
+config SOC_AES_SUPPORT_AES_128
+    bool
+    default y
+
+config SOC_AES_SUPPORT_AES_256
+    bool
+    default y
+
+config SOC_ADC_DIG_CTRL_SUPPORTED
+    bool
+    default y
+
+config SOC_ADC_ARBITER_SUPPORTED
+    bool
+    default y
+
+config SOC_ADC_FILTER_SUPPORTED
+    bool
+    default y
+
+config SOC_ADC_MONITOR_SUPPORTED
+    bool
+    default y
+
+config SOC_ADC_PERIPH_NUM
+    int
+    default 2
+
+config SOC_ADC_MAX_CHANNEL_NUM
+    int
+    default 5
+
+config SOC_ADC_ATTEN_NUM
+    int
+    default 4
+
+config SOC_ADC_DIGI_CONTROLLER_NUM
+    int
+    default 1
+
+config SOC_ADC_PATT_LEN_MAX
+    int
+    default 8
+
+config SOC_ADC_DIGI_MAX_BITWIDTH
+    int
+    default 12
+
+config SOC_ADC_DIGI_FILTER_NUM
+    int
+    default 2
+
+config SOC_ADC_DIGI_MONITOR_NUM
+    int
+    default 2
+
+config SOC_ADC_SAMPLE_FREQ_THRES_HIGH
+    int
+    default 83333
+
+config SOC_ADC_SAMPLE_FREQ_THRES_LOW
+    int
+    default 611
+
+config SOC_ADC_RTC_MIN_BITWIDTH
+    int
+    default 12
+
+config SOC_ADC_RTC_MAX_BITWIDTH
+    int
+    default 12
+
+config SOC_ADC_CALIBRATION_V1_SUPPORTED
+    bool
+    default n
+
+config SOC_APB_BACKUP_DMA
+    bool
+    default n
+
+config SOC_BROWNOUT_RESET_SUPPORTED
+    bool
+    default y
+
+config SOC_SHARED_IDCACHE_SUPPORTED
+    bool
+    default y
+
+config SOC_CPU_CORES_NUM
+    int
+    default 1
+
+config SOC_CPU_INTR_NUM
+    int
+    default 32
+
+config SOC_CPU_HAS_FLEXIBLE_INTC
+    bool
+    default y
+
+config SOC_RV32A_SUPPORTED
+    bool
+    default y
+
+config SOC_INT_PLIC_SUPPORTED
+    bool
+    default y
+
+config SOC_CPU_BREAKPOINTS_NUM
+    int
+    default 4
+
+config SOC_CPU_WATCHPOINTS_NUM
+    int
+    default 4
+
+config SOC_CPU_WATCHPOINT_SIZE
+    hex
+    default 0x80000000
+
+config SOC_MMU_PAGE_SIZE_CONFIGURABLE
+    bool
+    default y
+
+config SOC_DS_SIGNATURE_MAX_BIT_LEN
+    int
+    default 3072
+
+config SOC_DS_KEY_PARAM_MD_IV_LENGTH
+    int
+    default 16
+
+config SOC_DS_KEY_CHECK_MAX_WAIT_US
+    int
+    default 1100
+
+config SOC_GDMA_GROUPS
+    int
+    default 1
+
+config SOC_GDMA_PAIRS_PER_GROUP
+    int
+    default 3
+
+config SOC_GPIO_PORT
+    int
+    default 1
+
+config SOC_GPIO_PIN_COUNT
+    int
+    default 31
+
+config SOC_GPIO_SUPPORTS_RTC_INDEPENDENT
+    bool
+    default y
+
+config SOC_GPIO_SUPPORT_FORCE_HOLD
+    bool
+    default y
+
+config SOC_GPIO_SUPPORT_DEEPSLEEP_WAKEUP
+    bool
+    default y
+
+config SOC_GPIO_DEEP_SLEEP_WAKE_VALID_GPIO_MASK
+    int
+    default 0
+
+config SOC_GPIO_SUPPORT_SLP_SWITCH
+    bool
+    default y
+
+config SOC_DEDIC_GPIO_OUT_CHANNELS_NUM
+    int
+    default 8
+
+config SOC_DEDIC_GPIO_IN_CHANNELS_NUM
+    int
+    default 8
+
+config SOC_DEDIC_PERIPH_ALWAYS_ENABLE
+    bool
+    default y
+
+config SOC_I2C_NUM
+    int
+    default 1
+
+config SOC_I2C_FIFO_LEN
+    int
+    default 32
+
+config SOC_I2C_SUPPORT_SLAVE
+    bool
+    default y
+
+config SOC_I2C_SUPPORT_HW_CLR_BUS
+    bool
+    default y
+
+config SOC_I2C_SUPPORT_XTAL
+    bool
+    default y
+
+config SOC_I2C_SUPPORT_RTC
+    bool
+    default y
+
+config SOC_I2S_NUM
+    bool
+    default y
+
+config SOC_I2S_HW_VERSION_2
+    bool
+    default y
+
+config SOC_I2S_SUPPORTS_PCM
+    bool
+    default y
+
+config SOC_I2S_SUPPORTS_PDM
+    bool
+    default y
+
+config SOC_I2S_SUPPORTS_PDM_TX
+    bool
+    default y
+
+config SOC_I2S_SUPPORTS_PDM_CODEC
+    bool
+    default y
+
+config SOC_I2S_SUPPORTS_TDM
+    bool
+    default y
+
+config SOC_LEDC_SUPPORT_APB_CLOCK
+    bool
+    default y
+
+config SOC_LEDC_SUPPORT_XTAL_CLOCK
+    bool
+    default y
+
+config SOC_LEDC_CHANNEL_NUM
+    int
+    default 6
+
+config SOC_LEDC_TIMER_BIT_WIDE_NUM
+    int
+    default 14
+
+config SOC_LEDC_SUPPORT_FADE_STOP
+    bool
+    default y
+
+config SOC_MPU_CONFIGURABLE_REGIONS_SUPPORTED
+    bool
+    default n
+
+config SOC_MPU_MIN_REGION_SIZE
+    hex
+    default 0x20000000
+
+config SOC_MPU_REGIONS_MAX_NUM
+    int
+    default 8
+
+config SOC_MPU_REGION_RO_SUPPORTED
+    bool
+    default n
+
+config SOC_MPU_REGION_WO_SUPPORTED
+    bool
+    default n
+
+config SOC_RMT_GROUPS
+    int
+    default 1
+
+config SOC_RMT_TX_CANDIDATES_PER_GROUP
+    int
+    default 2
+
+config SOC_RMT_RX_CANDIDATES_PER_GROUP
+    int
+    default 2
+
+config SOC_RMT_CHANNELS_PER_GROUP
+    int
+    default 4
+
+config SOC_RMT_MEM_WORDS_PER_CHANNEL
+    int
+    default 48
+
+config SOC_RMT_SUPPORT_RX_PINGPONG
+    bool
+    default y
+
+config SOC_RMT_SUPPORT_RX_DEMODULATION
+    bool
+    default y
+
+config SOC_RMT_SUPPORT_TX_ASYNC_STOP
+    bool
+    default y
+
+config SOC_RMT_SUPPORT_TX_LOOP_COUNT
+    bool
+    default y
+
+config SOC_RMT_SUPPORT_TX_SYNCHRO
+    bool
+    default y
+
+config SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY
+    bool
+    default y
+
+config SOC_RMT_SUPPORT_XTAL
+    bool
+    default y
+
+config SOC_RMT_SUPPORT_APB
+    bool
+    default y
+
+config SOC_RMT_SUPPORT_RC_FAST
+    bool
+    default y
+
+config SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH
+    int
+    default 128
+
+config SOC_RTC_CNTL_CPU_PD_REG_FILE_NUM
+    int
+    default 108
+
+config SOC_RTCIO_PIN_COUNT
+    int
+    default 0
+
+config SOC_RSA_MAX_BIT_LEN
+    int
+    default 3072
+
+config SOC_SHA_DMA_MAX_BUFFER_SIZE
+    int
+    default 3968
+
+config SOC_SHA_SUPPORT_DMA
+    bool
+    default y
+
+config SOC_SHA_SUPPORT_RESUME
+    bool
+    default y
+
+config SOC_SHA_GDMA
+    bool
+    default y
+
+config SOC_SHA_SUPPORT_SHA1
+    bool
+    default y
+
+config SOC_SHA_SUPPORT_SHA224
+    bool
+    default y
+
+config SOC_SHA_SUPPORT_SHA256
+    bool
+    default y
+
+config SOC_SDM_GROUPS
+    int
+    default 1
+
+config SOC_SDM_CHANNELS_PER_GROUP
+    int
+    default 4
+
+config SOC_SPI_PERIPH_NUM
+    int
+    default 2
+
+config SOC_SPI_MAXIMUM_BUFFER_SIZE
+    int
+    default 64
+
+config SOC_SPI_SUPPORT_DDRCLK
+    bool
+    default y
+
+config SOC_SPI_SLAVE_SUPPORT_SEG_TRANS
+    bool
+    default y
+
+config SOC_SPI_SUPPORT_CD_SIG
+    bool
+    default y
+
+config SOC_SPI_SUPPORT_CONTINUOUS_TRANS
+    bool
+    default y
+
+config SOC_SPI_SUPPORT_SLAVE_HD_VER2
+    bool
+    default y
+
+config SOC_SPI_PERIPH_SUPPORT_CONTROL_DUMMY_OUT
+    bool
+    default y
+
+config SOC_MEMSPI_IS_INDEPENDENT
+    bool
+    default y
+
+config SOC_SPI_MAX_PRE_DIVIDER
+    int
+    default 16
+
+config SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE
+    bool
+    default y
+
+config SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND
+    bool
+    default y
+
+config SOC_SPI_MEM_SUPPORT_AUTO_RESUME
+    bool
+    default y
+
+config SOC_SPI_MEM_SUPPORT_IDLE_INTR
+    bool
+    default y
+
+config SOC_SPI_MEM_SUPPORT_SW_SUSPEND
+    bool
+    default y
+
+config SOC_SPI_MEM_SUPPORT_CHECK_SUS
+    bool
+    default y
+
+config SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED
+    bool
+    default y
+
+config SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED
+    bool
+    default y
+
+config SOC_MEMSPI_SRC_FREQ_26M_SUPPORTED
+    bool
+    default y
+
+config SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED
+    bool
+    default y
+
+config SOC_SYSTIMER_COUNTER_NUM
+    int
+    default 2
+
+config SOC_SYSTIMER_ALARM_NUM
+    int
+    default 3
+
+config SOC_SYSTIMER_BIT_WIDTH_LO
+    int
+    default 32
+
+config SOC_SYSTIMER_BIT_WIDTH_HI
+    int
+    default 20
+
+config SOC_SYSTIMER_FIXED_DIVIDER
+    bool
+    default y
+
+config SOC_SYSTIMER_INT_LEVEL
+    bool
+    default y
+
+config SOC_SYSTIMER_ALARM_MISS_COMPENSATE
+    bool
+    default y
+
+config SOC_TIMER_GROUPS
+    int
+    default 2
+
+config SOC_TIMER_GROUP_TIMERS_PER_GROUP
+    int
+    default 1
+
+config SOC_TIMER_GROUP_COUNTER_BIT_WIDTH
+    int
+    default 54
+
+config SOC_TIMER_GROUP_SUPPORT_XTAL
+    bool
+    default y
+
+config SOC_TIMER_GROUP_SUPPORT_APB
+    bool
+    default y
+
+config SOC_TIMER_GROUP_TOTAL_TIMERS
+    int
+    default 2
+
+config SOC_TWAI_BRP_MIN
+    int
+    default 2
+
+config SOC_TWAI_BRP_MAX
+    int
+    default 16384
+
+config SOC_TWAI_SUPPORTS_RX_STATUS
+    bool
+    default y
+
+config SOC_SECURE_BOOT_V2_RSA
+    bool
+    default y
+
+config SOC_SECURE_BOOT_V2_ECC
+    bool
+    default y
+
+config SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS
+    int
+    default 3
+
+config SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS
+    bool
+    default y
+
+config SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY
+    bool
+    default y
+
+config SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX
+    int
+    default 32
+
+config SOC_FLASH_ENCRYPTION_XTS_AES
+    bool
+    default y
+
+config SOC_FLASH_ENCRYPTION_XTS_AES_128
+    bool
+    default y
+
+config SOC_MEMPROT_CPU_PREFETCH_PAD_SIZE
+    int
+    default 16
+
+config SOC_MEMPROT_MEM_ALIGN_SIZE
+    int
+    default 512
+
+config SOC_UART_NUM
+    int
+    default 2
+
+config SOC_UART_FIFO_LEN
+    int
+    default 128
+
+config SOC_UART_BITRATE_MAX
+    int
+    default 5000000
+
+config SOC_UART_SUPPORT_APB_CLK
+    bool
+    default y
+
+config SOC_UART_SUPPORT_RTC_CLK
+    bool
+    default n
+
+config SOC_UART_SUPPORT_XTAL_CLK
+    bool
+    default y
+
+config SOC_UART_REQUIRE_CORE_RESET
+    bool
+    default y
+
+config SOC_UART_SUPPORT_FSM_TX_WAIT_SEND
+    bool
+    default y
+
+config SOC_COEX_HW_PTI
+    bool
+    default y
+
+config SOC_PHY_DIG_REGS_MEM_SIZE
+    int
+    default 21
+
+config SOC_MAC_BB_PD_MEM_SIZE
+    int
+    default 192
+
+config SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH
+    int
+    default 12
+
+config SOC_PM_SUPPORT_WIFI_WAKEUP
+    bool
+    default y
+
+config SOC_PM_SUPPORT_BT_WAKEUP
+    bool
+    default y
+
+config SOC_PM_SUPPORT_CPU_PD
+    bool
+    default y
+
+config SOC_PM_SUPPORT_WIFI_PD
+    bool
+    default y
+
+config SOC_PM_SUPPORT_BT_PD
+    bool
+    default y
+
+config SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC
+    bool
+    default y
+
+config SOC_TEMPERATURE_SENSOR_SUPPORT_XTAL
+    bool
+    default y
+
+config SOC_WIFI_HW_TSF
+    bool
+    default y
+
+config SOC_WIFI_FTM_SUPPORT
+    bool
+    default y
+
+config SOC_WIFI_GCMP_SUPPORT
+    bool
+    default y
+
+config SOC_WIFI_WAPI_SUPPORT
+    bool
+    default y
+
+config SOC_WIFI_CSI_SUPPORT
+    bool
+    default y
+
+config SOC_WIFI_MESH_SUPPORT
+    bool
+    default y
diff --git a/components/soc/esp32c6/include/soc/adc_channel.h b/components/soc/esp32c6/include/soc/adc_channel.h
new file mode 100644
index 0000000000..194e7bdd99
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/adc_channel.h
@@ -0,0 +1,25 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#define ADC1_GPIO0_CHANNEL     ADC1_CHANNEL_0
+#define ADC1_CHANNEL_0_GPIO_NUM 0
+
+#define ADC1_GPIO1_CHANNEL     ADC1_CHANNEL_1
+#define ADC1_CHANNEL_1_GPIO_NUM 1
+
+#define ADC1_GPIO2_CHANNEL     ADC1_CHANNEL_2
+#define ADC1_CHANNEL_2_GPIO_NUM 2
+
+#define ADC1_GPIO3_CHANNEL     ADC1_CHANNEL_3
+#define ADC1_CHANNEL_3_GPIO_NUM 3
+
+#define ADC1_GPIO4_CHANNEL     ADC1_CHANNEL_4
+#define ADC1_CHANNEL_4_GPIO_NUM 4
+
+#define ADC2_GPIO5_CHANNEL      ADC2_CHANNEL_0
+#define ADC2_CHANNEL_0_GPIO_NUM 5
diff --git a/components/soc/esp32c6/include/soc/boot_mode.h b/components/soc/esp32c6/include/soc/boot_mode.h
new file mode 100644
index 0000000000..3921a29c56
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/boot_mode.h
@@ -0,0 +1,93 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#ifndef _SOC_BOOT_MODE_H_
+#define _SOC_BOOT_MODE_H_
+
+#include "soc.h"
+
+/*SPI Boot*/
+#define IS_1XXX(v)                              (((v)&0x08)==0x08)
+
+/*Download Boot, SPI(or SDIO_V2)/UART0*/
+#define IS_00XX(v)                              (((v)&0x0c)==0x00)
+
+/*Download Boot, SDIO/UART0/UART1,FEI_FEO V2*/
+#define IS_0000(v)                              (((v)&0x0f)==0x00)
+
+/*Download Boot, SDIO/UART0/UART1,FEI_REO V2*/
+#define IS_0001(v)                              (((v)&0x0f)==0x01)
+
+/*Download Boot, SDIO/UART0/UART1,REI_FEO V2*/
+#define IS_0010(v)                              (((v)&0x0f)==0x02)
+
+/*Download Boot, SDIO/UART0/UART1,REI_REO V2*/
+#define IS_0011(v)                              (((v)&0x0f)==0x03)
+
+/*legacy SPI Boot*/
+#define IS_0100(v)                              (((v)&0x0f)==0x04)
+
+/*ATE/ANALOG Mode*/
+#define IS_0101(v)                              (((v)&0x0f)==0x05)
+
+/*SPI(or SDIO_V1) download Mode*/
+#define IS_0110(v)                              (((v)&0x0f)==0x06)
+
+/*Diagnostic Mode+UART0 download Mode*/
+#define IS_0111(v)                              (((v)&0x0f)==0x07)
+
+
+
+#define BOOT_MODE_GET()                         (GPIO_REG_READ(GPIO_STRAP_REG))
+
+/*do not include download mode*/
+#define ETS_IS_UART_BOOT()                      IS_0111(BOOT_MODE_GET())
+
+/*all spi boot including spi/legacy*/
+#define ETS_IS_FLASH_BOOT()                     (IS_1XXX(BOOT_MODE_GET()) || IS_0100(BOOT_MODE_GET()))
+
+/*all faster spi boot including spi*/
+#define ETS_IS_FAST_FLASH_BOOT()                IS_1XXX(BOOT_MODE_GET())
+
+#if SUPPORT_SDIO_DOWNLOAD
+
+/*all sdio V2 of failing edge input, failing edge output*/
+#define ETS_IS_SDIO_FEI_FEO_V2_BOOT()           IS_0000(BOOT_MODE_GET())
+
+/*all sdio V2 of failing edge input, raising edge output*/
+#define ETS_IS_SDIO_FEI_REO_V2_BOOT()           IS_0001(BOOT_MODE_GET())
+
+/*all sdio V2 of raising edge input, failing edge output*/
+#define ETS_IS_SDIO_REI_FEO_V2_BOOT()           IS_0010(BOOT_MODE_GET())
+
+/*all sdio V2 of raising edge input, raising edge output*/
+#define ETS_IS_SDIO_REI_REO_V2_BOOT()           IS_0011(BOOT_MODE_GET())
+
+/*all sdio V1 of raising edge input, failing edge output*/
+#define ETS_IS_SDIO_REI_FEO_V1_BOOT()           IS_0110(BOOT_MODE_GET())
+
+/*do not include joint download mode*/
+#define ETS_IS_SDIO_BOOT()                      IS_0110(BOOT_MODE_GET())
+#else
+
+/*do not include joint download mode*/
+#define ETS_IS_SPI_DOWNLOAD_BOOT()              IS_0110(BOOT_MODE_GET())
+
+#endif
+
+/*joint download boot*/
+#define ETS_IS_JOINT_DOWNLOAD_BOOT()                  IS_00XX(BOOT_MODE_GET())
+
+/*ATE mode*/
+#define ETS_IS_ATE_BOOT()                       IS_0101(BOOT_MODE_GET())
+
+/*used by  ETS_IS_SDIO_UART_BOOT*/
+#define SEL_NO_BOOT                             0
+#define SEL_SDIO_BOOT                           BIT0
+#define SEL_UART_BOOT                           BIT1
+#define SEL_SPI_SLAVE_BOOT                      BIT2
+
+#endif /* _SOC_BOOT_MODE_H_ */
diff --git a/components/soc/esp32c6/include/soc/clint_reg.h b/components/soc/esp32c6/include/soc/clint_reg.h
index 94e3ef1f49..08ab89c524 100644
--- a/components/soc/esp32c6/include/soc/clint_reg.h
+++ b/components/soc/esp32c6/include/soc/clint_reg.h
@@ -5,7 +5,7 @@
  */
 #pragma once
 
-
+#include "soc/soc.h"
 #ifdef __cplusplus
 extern "C" {
 #endif
diff --git a/components/soc/esp32c6/include/soc/clk_tree_defs.h b/components/soc/esp32c6/include/soc/clk_tree_defs.h
new file mode 100644
index 0000000000..f67ce27baf
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/clk_tree_defs.h
@@ -0,0 +1,253 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+// TODO: IDF-5346 Copied from C3, need to update
+/*
+ ************************* ESP32C6 Root Clock Source ****************************
+ * 1) Internal 17.5MHz RC Oscillator: RC_FAST (usually referred as FOSC or CK8M/CLK8M in TRM and reg. description)
+ *
+ *    This RC oscillator generates a ~17.5MHz clock signal output as the RC_FAST_CLK.
+ *    The ~17.5MHz signal output is also passed into a configurable divider, which by default divides the input clock
+ *    frequency by 256, to generate a RC_FAST_D256_CLK (usually referred as 8md256 or simply d256 in reg. description).
+ *
+ *    The exact frequency of RC_FAST_CLK can be computed in runtime through calibration on the RC_FAST_D256_CLK.
+ *
+ * 2) External 40MHz Crystal Clock: XTAL
+ *
+ * 3) Internal 136kHz RC Oscillator: RC_SLOW (usually referrred as RTC in TRM or reg. description)
+ *
+ *    This RC oscillator generates a ~136kHz clock signal output as the RC_SLOW_CLK. The exact frequency of this clock
+ *    can be computed in runtime through calibration.
+ *
+ * 4) External 32kHz Crystal Clock (optional): XTAL32K
+ *
+ *    The clock source for this XTAL32K_CLK can be either a 32kHz crystal connecting to the XTAL_32K_P and XTAL_32K_N
+ *    pins or a 32kHz clock signal generated by an external circuit. The external signal must be connected to the
+ *    XTAL_32K_P pin.
+ *
+ *    XTAL32K_CLK can also be calibrated to get its exact frequency.
+ */
+
+/* With the default value of CK8M_DFREQ = 100, RC_FAST clock frequency is 17.5 MHz +/- 7% */
+#define SOC_CLK_RC_FAST_FREQ_APPROX         17500000                            /*!< Approximate RC_FAST_CLK frequency in Hz */
+#define SOC_CLK_RC_SLOW_FREQ_APPROX         136000                              /*!< Approximate RC_SLOW_CLK frequency in Hz */
+#define SOC_CLK_RC_FAST_D256_FREQ_APPROX    (SOC_CLK_RC_FAST_FREQ_APPROX / 256) /*!< Approximate RC_FAST_D256_CLK frequency in Hz */
+#define SOC_CLK_XTAL32K_FREQ_APPROX         32768                               /*!< Approximate XTAL32K_CLK frequency in Hz */
+
+// Naming convention: SOC_ROOT_CLK_{loc}_{type}_[attr]
+// {loc}: EXT, INT
+// {type}: XTAL, RC
+// [attr] - optional: [frequency], FAST, SLOW
+/**
+ * @brief Root clock
+ */
+typedef enum {
+    SOC_ROOT_CLK_INT_RC_FAST,          /*!< Internal 17.5MHz RC oscillator */
+    SOC_ROOT_CLK_INT_RC_SLOW,          /*!< Internal 136kHz RC oscillator */
+    SOC_ROOT_CLK_EXT_XTAL,             /*!< External 40MHz crystal */
+    SOC_ROOT_CLK_EXT_XTAL32K,          /*!< External 32kHz crystal/clock signal */
+} soc_root_clk_t;
+
+/**
+ * @brief CPU_CLK mux inputs, which are the supported clock sources for the CPU_CLK
+ * @note Enum values are matched with the register field values on purpose
+ */
+typedef enum {
+    SOC_CPU_CLK_SRC_XTAL = 0,              /*!< Select XTAL_CLK as CPU_CLK source */
+    SOC_CPU_CLK_SRC_PLL = 1,               /*!< Select PLL_CLK as CPU_CLK source (PLL_CLK is the output of 40MHz crystal oscillator frequency multiplier, can be 480MHz or 320MHz) */
+    SOC_CPU_CLK_SRC_RC_FAST = 2,           /*!< Select RC_FAST_CLK as CPU_CLK source */
+    SOC_CPU_CLK_SRC_INVALID,               /*!< Invalid CPU_CLK source */
+} soc_cpu_clk_src_t;
+
+/**
+ * @brief RTC_SLOW_CLK mux inputs, which are the supported clock sources for the RTC_SLOW_CLK
+ * @note Enum values are matched with the register field values on purpose
+ */
+typedef enum {
+    SOC_RTC_SLOW_CLK_SRC_RC_SLOW = 0,      /*!< Select RC_SLOW_CLK as RTC_SLOW_CLK source */
+    SOC_RTC_SLOW_CLK_SRC_XTAL32K = 1,      /*!< Select XTAL32K_CLK as RTC_SLOW_CLK source */
+    SOC_RTC_SLOW_CLK_SRC_RC_FAST_D256 = 2, /*!< Select RC_FAST_D256_CLK (referred as FOSC_DIV or 8m_d256/8md256 in TRM and reg. description) as RTC_SLOW_CLK source */
+    SOC_RTC_SLOW_CLK_SRC_INVALID,          /*!< Invalid RTC_SLOW_CLK source */
+} soc_rtc_slow_clk_src_t;
+
+/**
+ * @brief RTC_FAST_CLK mux inputs, which are the supported clock sources for the RTC_FAST_CLK
+ * @note Enum values are matched with the register field values on purpose
+ */
+typedef enum {
+    SOC_RTC_FAST_CLK_SRC_XTAL_D2 = 0,      /*!< Select XTAL_D2_CLK (may referred as XTAL_CLK_DIV_2) as RTC_FAST_CLK source */
+    SOC_RTC_FAST_CLK_SRC_XTAL_DIV = SOC_RTC_FAST_CLK_SRC_XTAL_D2, /*!< Alias name for `SOC_RTC_FAST_CLK_SRC_XTAL_D2` */
+    SOC_RTC_FAST_CLK_SRC_RC_FAST = 1,      /*!< Select RC_FAST_CLK as RTC_FAST_CLK source */
+    SOC_RTC_FAST_CLK_SRC_INVALID,          /*!< Invalid RTC_FAST_CLK source */
+} soc_rtc_fast_clk_src_t;
+
+// Naming convention: SOC_MOD_CLK_{[upstream]clock_name}_[attr]
+// {[upstream]clock_name}: APB, (BB)PLL, etc.
+// [attr] - optional: FAST, SLOW, D<divider>, F<freq>
+/**
+ * @brief Supported clock sources for modules (CPU, peripherals, RTC, etc.)
+ *
+ * @note enum starts from 1, to save 0 for special purpose
+ */
+typedef enum {
+    // For CPU domain
+    SOC_MOD_CLK_CPU = 1,                       /*!< CPU_CLK can be sourced from XTAL, PLL, or RC_FAST by configuring soc_cpu_clk_src_t */
+    // For RTC domain
+    SOC_MOD_CLK_RTC_FAST,                      /*!< RTC_FAST_CLK can be sourced from XTAL_D2 or RC_FAST by configuring soc_rtc_fast_clk_src_t */
+    SOC_MOD_CLK_RTC_SLOW,                      /*!< RTC_SLOW_CLK can be sourced from RC_SLOW, XTAL32K, or RC_FAST_D256 by configuring soc_rtc_slow_clk_src_t */
+    // For digital domain: peripherals, WIFI, BLE
+    SOC_MOD_CLK_APB,                           /*!< APB_CLK is highly dependent on the CPU_CLK source */
+    SOC_MOD_CLK_PLL_F80M,                      /*!< PLL_F80M_CLK is derived from PLL, and has a fixed frequency of 80MHz */
+    SOC_MOD_CLK_PLL_F160M,                     /*!< PLL_F160M_CLK is derived from PLL, and has a fixed frequency of 160MHz */
+    SOC_MOD_CLK_PLL_D2,                        /*!< PLL_D2_CLK is derived from PLL, it has a fixed divider of 2 */
+    SOC_MOD_CLK_XTAL32K,                       /*!< XTAL32K_CLK comes from the external 32kHz crystal, passing a clock gating to the peripherals */
+    SOC_MOD_CLK_RC_FAST,                       /*!< RC_FAST_CLK comes from the internal 20MHz rc oscillator, passing a clock gating to the peripherals */
+    SOC_MOD_CLK_RC_FAST_D256,                  /*!< RC_FAST_D256_CLK comes from the internal 20MHz rc oscillator, divided by 256, and passing a clock gating to the peripherals */
+    SOC_MOD_CLK_XTAL,                          /*!< XTAL_CLK comes from the external 40MHz crystal */
+} soc_module_clk_t;
+
+//////////////////////////////////////////////////GPTimer///////////////////////////////////////////////////////////////
+
+/**
+ * @brief Array initializer for all supported clock sources of GPTimer
+ *
+ * The following code can be used to iterate all possible clocks:
+ * @code{c}
+ * soc_periph_gptimer_clk_src_t gptimer_clks[] = (soc_periph_gptimer_clk_src_t)SOC_GPTIMER_CLKS;
+ * for (size_t i = 0; i< sizeof(gptimer_clks) / sizeof(gptimer_clks[0]); i++) {
+ *     soc_periph_gptimer_clk_src_t clk = gptimer_clks[i];
+ *     // Test GPTimer with the clock `clk`
+ * }
+ * @endcode
+ */
+#define SOC_GPTIMER_CLKS {SOC_MOD_CLK_APB, SOC_MOD_CLK_XTAL}
+
+/**
+ * @brief Type of GPTimer clock source
+ */
+typedef enum {
+    GPTIMER_CLK_SRC_APB = SOC_MOD_CLK_APB,     /*!< Select APB as the source clock */
+    GPTIMER_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL,   /*!< Select XTAL as the source clock */
+    GPTIMER_CLK_SRC_DEFAULT = SOC_MOD_CLK_APB, /*!< Select APB as the default choice */
+} soc_periph_gptimer_clk_src_t;
+
+/**
+ * @brief Type of Timer Group clock source, reserved for the legacy timer group driver
+ */
+typedef enum {
+    TIMER_SRC_CLK_APB = SOC_MOD_CLK_APB,     /*!< Timer group clock source is APB */
+    TIMER_SRC_CLK_XTAL = SOC_MOD_CLK_XTAL,   /*!< Timer group clock source is XTAL */
+    TIMER_SRC_CLK_DEFAULT = SOC_MOD_CLK_APB, /*!< Timer group clock source default choice is APB */
+} soc_periph_tg_clk_src_legacy_t;
+
+//////////////////////////////////////////////////RMT///////////////////////////////////////////////////////////////////
+
+/**
+ * @brief Array initializer for all supported clock sources of RMT
+ */
+#define SOC_RMT_CLKS {SOC_MOD_CLK_APB, SOC_MOD_CLK_RC_FAST, SOC_MOD_CLK_XTAL}
+
+/**
+ * @brief Type of RMT clock source
+ */
+typedef enum {
+    RMT_CLK_SRC_APB = SOC_MOD_CLK_APB,         /*!< Select APB as the source clock */
+    RMT_CLK_SRC_RC_FAST = SOC_MOD_CLK_RC_FAST, /*!< Select RC_FAST as the source clock */
+    RMT_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL,       /*!< Select XTAL as the source clock */
+    RMT_CLK_SRC_DEFAULT = SOC_MOD_CLK_APB,     /*!< Select APB as the default choice */
+} soc_periph_rmt_clk_src_t;
+
+/**
+ * @brief Type of RMT clock source, reserved for the legacy RMT driver
+ */
+typedef enum {
+    RMT_BASECLK_APB = SOC_MOD_CLK_APB,     /*!< RMT source clock is APB */
+    RMT_BASECLK_XTAL = SOC_MOD_CLK_XTAL,   /*!< RMT source clock is XTAL */
+    RMT_BASECLK_DEFAULT = SOC_MOD_CLK_APB, /*!< RMT source clock default choice is APB */
+} soc_periph_rmt_clk_src_legacy_t;
+
+//////////////////////////////////////////////////Temp Sensor///////////////////////////////////////////////////////////
+
+/**
+ * @brief Array initializer for all supported clock sources of Temperature Sensor
+ */
+#define SOC_TEMP_SENSOR_CLKS {SOC_MOD_CLK_XTAL, SOC_MOD_CLK_RC_FAST}
+
+/**
+ * @brief Type of Temp Sensor clock source
+ */
+typedef enum {
+    TEMPERATURE_SENSOR_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL,       /*!< Select XTAL as the source clock */
+    TEMPERATURE_SENSOR_CLK_SRC_RC_FAST = SOC_MOD_CLK_RC_FAST, /*!< Select RC_FAST as the source clock */
+    TEMPERATURE_SENSOR_CLK_SRC_DEFAULT = SOC_MOD_CLK_XTAL,    /*!< Select XTAL as the default choice */
+} soc_periph_temperature_sensor_clk_src_t;
+
+///////////////////////////////////////////////////UART/////////////////////////////////////////////////////////////////
+
+/**
+ * @brief Type of UART clock source, reserved for the legacy UART driver
+ */
+typedef enum {
+    UART_SCLK_APB = SOC_MOD_CLK_APB,     /*!< UART source clock is APB CLK */
+    UART_SCLK_RTC = SOC_MOD_CLK_RC_FAST, /*!< UART source clock is RC_FAST */
+    UART_SCLK_XTAL = SOC_MOD_CLK_XTAL,   /*!< UART source clock is XTAL */
+    UART_SCLK_DEFAULT = SOC_MOD_CLK_APB, /*!< UART source clock default choice is APB */
+} soc_periph_uart_clk_src_legacy_t;
+
+///////////////////////////////////////////////////// I2S //////////////////////////////////////////////////////////////
+
+/**
+ * @brief Array initializer for all supported clock sources of I2S
+ */
+#define SOC_I2S_CLKS {SOC_MOD_CLK_PLL_F160M}
+
+/**
+ * @brief I2S clock source enum
+ */
+typedef enum {
+    I2S_CLK_SRC_DEFAULT = SOC_MOD_CLK_PLL_F160M,                /*!< Select PLL_F160M as the default source clock  */
+    I2S_CLK_SRC_PLL_160M = SOC_MOD_CLK_PLL_F160M,               /*!< Select PLL_F160M as the source clock */
+} soc_periph_i2s_clk_src_t;
+
+/////////////////////////////////////////////////I2C////////////////////////////////////////////////////////////////////
+
+/**
+ * @brief Array initializer for all supported clock sources of I2C
+ */
+#define SOC_I2C_CLKS {SOC_MOD_CLK_XTAL, SOC_MOD_CLK_RC_FAST}
+
+/**
+ * @brief Type of I2C clock source.
+ */
+typedef enum {
+    I2C_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL,
+    I2C_CLK_SRC_RC_FAST = SOC_MOD_CLK_RC_FAST,
+    I2C_CLK_SRC_DEFAULT = SOC_MOD_CLK_XTAL,
+} soc_periph_i2c_clk_src_t;
+
+//////////////////////////////////////////////////SDM//////////////////////////////////////////////////////////////
+
+/**
+ * @brief Array initializer for all supported clock sources of SDM
+ */
+#define SOC_SDM_CLKS {SOC_MOD_CLK_APB}
+
+/**
+ * @brief Sigma Delta Modulator clock source
+ */
+typedef enum {
+    SDM_CLK_SRC_APB = SOC_MOD_CLK_APB,     /*!< Select APB as the source clock */
+    SDM_CLK_SRC_DEFAULT = SOC_MOD_CLK_APB, /*!< Select APB as the default clock choice */
+} soc_periph_sdm_clk_src_t;
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/clkout_channel.h b/components/soc/esp32c6/include/soc/clkout_channel.h
new file mode 100644
index 0000000000..d821cef127
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/clkout_channel.h
@@ -0,0 +1,19 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#ifndef _SOC_CLKOUT_CHANNEL_H
+#define _SOC_CLKOUT_CHANNEL_H
+
+// TODO: IDF-5870
+//CLKOUT channels
+#define CLKOUT_GPIO20_DIRECT_CHANNEL         CLKOUT_CHANNEL_1
+#define CLKOUT_CHANNEL_1_DIRECT_GPIO_NUM     20
+#define CLKOUT_GPIO19_DIRECT_CHANNEL         CLKOUT_CHANNEL_2
+#define CLKOUT_CHANNEL_2_DIRECT_GPIO_NUM     19
+#define CLKOUT_GPIO18_DIRECT_CHANNEL         CLKOUT_CHANNEL_3
+#define CLKOUT_CHANNEL_3_DIRECT_GPIO_NUM     18
+
+#endif
diff --git a/components/soc/esp32c6/include/soc/dport_access.h b/components/soc/esp32c6/include/soc/dport_access.h
new file mode 100644
index 0000000000..000b58c36a
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/dport_access.h
@@ -0,0 +1,112 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#ifndef _DPORT_ACCESS_H_
+#define _DPORT_ACCESS_H_
+
+#include <stdint.h>
+#include "soc.h"
+#include "uart_reg.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+// Target does not have DPORT bus, so these macros are all same as the non-DPORT versions
+
+#define DPORT_INTERRUPT_DISABLE()
+#define DPORT_INTERRUPT_RESTORE()
+
+/**
+ * @brief Read a sequence of DPORT registers to the buffer.
+ *
+ * @param[out] buff_out  Contains the read data.
+ * @param[in]  address   Initial address for reading registers.
+ * @param[in]  num_words The number of words.
+ */
+void esp_dport_access_read_buffer(uint32_t *buff_out, uint32_t address, uint32_t num_words);
+
+// _DPORT_REG_WRITE & DPORT_REG_WRITE are equivalent.
+#define _DPORT_REG_READ(_r)        (*(volatile uint32_t *)(_r))
+#define _DPORT_REG_WRITE(_r, _v)   (*(volatile uint32_t *)(_r)) = (_v)
+
+// Write value to DPORT register (does not require protecting)
+#define DPORT_REG_WRITE(_r, _v)   _DPORT_REG_WRITE((_r), (_v))
+
+#define DPORT_REG_READ(_r)    _DPORT_REG_READ(_r)
+#define DPORT_SEQUENCE_REG_READ(_r)    _DPORT_REG_READ(_r)
+
+//get bit or get bits from register
+#define DPORT_REG_GET_BIT(_r, _b)  (DPORT_REG_READ(_r) & (_b))
+
+//set bit or set bits to register
+#define DPORT_REG_SET_BIT(_r, _b)  DPORT_REG_WRITE((_r), (DPORT_REG_READ(_r)|(_b)))
+
+//clear bit or clear bits of register
+#define DPORT_REG_CLR_BIT(_r, _b)  DPORT_REG_WRITE((_r), (DPORT_REG_READ(_r) & (~(_b))))
+
+//set bits of register controlled by mask
+#define DPORT_REG_SET_BITS(_r, _b, _m) DPORT_REG_WRITE((_r), ((DPORT_REG_READ(_r) & (~(_m))) | ((_b) & (_m))))
+
+//get field from register, uses field _S & _V to determine mask
+#define DPORT_REG_GET_FIELD(_r, _f) ((DPORT_REG_READ(_r) >> (_f##_S)) & (_f##_V))
+
+//set field to register, used when _f is not left shifted by _f##_S
+#define DPORT_REG_SET_FIELD(_r, _f, _v) DPORT_REG_WRITE((_r), ((DPORT_REG_READ(_r) & (~((_f##_V) << (_f##_S))))|(((_v) & (_f##_V))<<(_f##_S))))
+
+//get field value from a variable, used when _f is not left shifted by _f##_S
+#define DPORT_VALUE_GET_FIELD(_r, _f) (((_r) >> (_f##_S)) & (_f))
+
+//get field value from a variable, used when _f is left shifted by _f##_S
+#define DPORT_VALUE_GET_FIELD2(_r, _f) (((_r) & (_f))>> (_f##_S))
+
+//set field value to a variable, used when _f is not left shifted by _f##_S
+#define DPORT_VALUE_SET_FIELD(_r, _f, _v) ((_r)=(((_r) & ~((_f) << (_f##_S)))|((_v)<<(_f##_S))))
+
+//set field value to a variable, used when _f is left shifted by _f##_S
+#define DPORT_VALUE_SET_FIELD2(_r, _f, _v) ((_r)=(((_r) & ~(_f))|((_v)<<(_f##_S))))
+
+//generate a value from a field value, used when _f is not left shifted by _f##_S
+#define DPORT_FIELD_TO_VALUE(_f, _v) (((_v)&(_f))<<_f##_S)
+
+//generate a value from a field value, used when _f is left shifted by _f##_S
+#define DPORT_FIELD_TO_VALUE2(_f, _v) (((_v)<<_f##_S) & (_f))
+
+//Register read macros with an underscore prefix access DPORT memory directly. In IDF apps, use the non-underscore versions to be SMP-safe.
+#define _DPORT_READ_PERI_REG(addr) (*((volatile uint32_t *)(addr)))
+#define _DPORT_WRITE_PERI_REG(addr, val) (*((volatile uint32_t *)(addr))) = (uint32_t)(val)
+#define _DPORT_REG_SET_BIT(_r, _b)  _DPORT_REG_WRITE((_r), (_DPORT_REG_READ(_r)|(_b)))
+#define _DPORT_REG_CLR_BIT(_r, _b)  _DPORT_REG_WRITE((_r), (_DPORT_REG_READ(_r) & (~(_b))))
+
+#define DPORT_READ_PERI_REG(addr)       _DPORT_READ_PERI_REG(addr)
+
+//write value to register
+#define DPORT_WRITE_PERI_REG(addr, val) _DPORT_WRITE_PERI_REG((addr), (val))
+
+//clear bits of register controlled by mask
+#define DPORT_CLEAR_PERI_REG_MASK(reg, mask) DPORT_WRITE_PERI_REG((reg), (DPORT_READ_PERI_REG(reg)&(~(mask))))
+
+//set bits of register controlled by mask
+#define DPORT_SET_PERI_REG_MASK(reg, mask)   DPORT_WRITE_PERI_REG((reg), (DPORT_READ_PERI_REG(reg)|(mask)))
+
+//get bits of register controlled by mask
+#define DPORT_GET_PERI_REG_MASK(reg, mask)   (DPORT_READ_PERI_REG(reg) & (mask))
+
+//get bits of register controlled by highest bit and lowest bit
+#define DPORT_GET_PERI_REG_BITS(reg, hipos,lowpos)     ((DPORT_READ_PERI_REG(reg)>>(lowpos))&((1<<((hipos)-(lowpos)+1))-1))
+
+//set bits of register controlled by mask and shift
+#define DPORT_SET_PERI_REG_BITS(reg,bit_map,value,shift) DPORT_WRITE_PERI_REG((reg), ((DPORT_READ_PERI_REG(reg)&(~((bit_map)<<(shift))))|(((value) & bit_map)<<(shift))))
+
+//get field of register
+#define DPORT_GET_PERI_REG_BITS2(reg, mask,shift)      ((DPORT_READ_PERI_REG(reg)>>(shift))&(mask))
+//}}
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /* _DPORT_ACCESS_H_ */
diff --git a/components/soc/esp32c6/include/soc/ext_mem_defs.h b/components/soc/esp32c6/include/soc/ext_mem_defs.h
new file mode 100644
index 0000000000..cd40f0a132
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/ext_mem_defs.h
@@ -0,0 +1,107 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#ifndef _CACHE_MEMORY_H_
+#define _CACHE_MEMORY_H_
+
+#include "esp_bit_defs.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/*IRAM0 is connected with Cache IBUS0*/
+#define IRAM0_ADDRESS_LOW               0x40000000
+#define IRAM0_ADDRESS_HIGH              0x44000000
+#define IRAM0_CACHE_ADDRESS_LOW	        0x42000000
+#define IRAM0_CACHE_ADDRESS_HIGH        0x42800000
+
+/*DRAM0 is connected with Cache DBUS0*/
+#define DRAM0_ADDRESS_LOW               0x3C000000
+#define DRAM0_ADDRESS_HIGH              0x40000000
+#define DRAM0_CACHE_ADDRESS_LOW         0x3C000000
+#define DRAM0_CACHE_ADDRESS_HIGH        0x3C800000
+#define DRAM0_CACHE_OPERATION_HIGH      DRAM0_CACHE_ADDRESS_HIGH
+#define ESP_CACHE_TEMP_ADDR             0x3C000000
+
+#define BUS_SIZE(bus_name)                 (bus_name##_ADDRESS_HIGH - bus_name##_ADDRESS_LOW)
+#define ADDRESS_IN_BUS(bus_name, vaddr)    ((vaddr) >= bus_name##_ADDRESS_LOW && (vaddr) < bus_name##_ADDRESS_HIGH)
+
+#define ADDRESS_IN_IRAM0(vaddr)            ADDRESS_IN_BUS(IRAM0, vaddr)
+#define ADDRESS_IN_IRAM0_CACHE(vaddr)      ADDRESS_IN_BUS(IRAM0_CACHE, vaddr)
+#define ADDRESS_IN_DRAM0(vaddr)            ADDRESS_IN_BUS(DRAM0, vaddr)
+#define ADDRESS_IN_DRAM0_CACHE(vaddr)      ADDRESS_IN_BUS(DRAM0_CACHE, vaddr)
+
+#define BUS_IRAM0_CACHE_SIZE              BUS_SIZE(IRAM0_CACHE)
+#define BUS_DRAM0_CACHE_SIZE              BUS_SIZE(DRAM0_CACHE)
+
+#define CACHE_IBUS                      0
+#define CACHE_IBUS_MMU_START            0
+#define CACHE_IBUS_MMU_END              0x200
+
+#define CACHE_DBUS                      1
+#define CACHE_DBUS_MMU_START            0
+#define CACHE_DBUS_MMU_END              0x200
+
+//TODO, remove these cache function dependencies
+#define CACHE_IROM_MMU_START            0
+#define CACHE_IROM_MMU_END              Cache_Get_IROM_MMU_End()
+#define CACHE_IROM_MMU_SIZE             (CACHE_IROM_MMU_END - CACHE_IROM_MMU_START)
+
+#define CACHE_DROM_MMU_START            CACHE_IROM_MMU_END
+#define CACHE_DROM_MMU_END              Cache_Get_DROM_MMU_End()
+#define CACHE_DROM_MMU_SIZE             (CACHE_DROM_MMU_END - CACHE_DROM_MMU_START)
+
+#define CACHE_DROM_MMU_MAX_END          0x200
+
+#define ICACHE_MMU_SIZE                 0x200
+#define DCACHE_MMU_SIZE                 0x200
+
+#define MMU_BUS_START(i)                0
+#define MMU_BUS_SIZE(i)                 0x200
+
+#define MMU_INVALID                     BIT(8)
+#define MMU_VALID                       0
+#define MMU_TYPE                        0
+#define MMU_ACCESS_FLASH                0
+
+#define CACHE_MAX_SYNC_NUM 0x400000
+#define CACHE_MAX_LOCK_NUM 0x8000
+
+#define FLASH_MMU_TABLE ((volatile uint32_t*) DR_REG_MMU_TABLE)
+#define FLASH_MMU_TABLE_SIZE (ICACHE_MMU_SIZE/sizeof(uint32_t))
+
+/**
+ * MMU entry valid bit mask for mapping value. For an entry:
+ * valid bit + value bits
+ * valid bit is BIT(8), so value bits are 0xff
+ */
+#define MMU_VALID_VAL_MASK 0xff
+/**
+ * Max MMU available paddr page num.
+ * `MMU_MAX_PADDR_PAGE_NUM * CONFIG_MMU_PAGE_SIZE` means the max paddr address supported by the MMU. e.g.:
+ * 256 * 64KB, means MMU can support 16MB paddr at most
+ */
+#define MMU_MAX_PADDR_PAGE_NUM    256
+/**
+ * This is the mask used for mapping. e.g.:
+ * 0x4200_0000 & MMU_VADDR_MASK
+ */
+#define MMU_VADDR_MASK  0x7FFFFF
+//MMU entry num
+#define MMU_ENTRY_NUM   128
+
+#define CACHE_ICACHE_LOW_SHIFT         0
+#define CACHE_ICACHE_HIGH_SHIFT        2
+#define CACHE_DCACHE_LOW_SHIFT         4
+#define CACHE_DCACHE_HIGH_SHIFT        6
+
+#define CACHE_MEMORY_IBANK0_ADDR        0x4037c000
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif /*_CACHE_MEMORY_H_ */
diff --git a/components/soc/esp32c6/include/soc/gdma_channel.h b/components/soc/esp32c6/include/soc/gdma_channel.h
new file mode 100644
index 0000000000..de9e2dd659
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/gdma_channel.h
@@ -0,0 +1,16 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+// The following macros have a format SOC_[periph][instance_id] to make it work with `GDMA_MAKE_TRIGGER`
+#define SOC_GDMA_TRIG_PERIPH_M2M0    (-1)
+#define SOC_GDMA_TRIG_PERIPH_SPI2    (0)
+#define SOC_GDMA_TRIG_PERIPH_UART0   (2)
+#define SOC_GDMA_TRIG_PERIPH_I2S0    (3)
+#define SOC_GDMA_TRIG_PERIPH_AES0    (6)
+#define SOC_GDMA_TRIG_PERIPH_SHA0    (7)
+#define SOC_GDMA_TRIG_PERIPH_ADC0    (8)
diff --git a/components/soc/esp32c6/include/soc/gpio_pins.h b/components/soc/esp32c6/include/soc/gpio_pins.h
new file mode 100644
index 0000000000..7ff04cf5dc
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/gpio_pins.h
@@ -0,0 +1,19 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+
+#pragma once
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#define GPIO_MATRIX_CONST_ONE_INPUT   (0x1E)
+#define GPIO_MATRIX_CONST_ZERO_INPUT  (0x1F)
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/hwcrypto_reg.h b/components/soc/esp32c6/include/soc/hwcrypto_reg.h
new file mode 100644
index 0000000000..71a680e4ce
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/hwcrypto_reg.h
@@ -0,0 +1,15 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#ifndef __HWCRYPTO_REG_H__
+#define __HWCRYPTO_REG_H__
+
+#include "soc/aes_reg.h"
+#include "soc/ds_reg.h"
+#include "soc/hmac_reg.h"
+#include "soc/rsa_reg.h"
+#include "soc/sha_reg.h"
+
+#endif
diff --git a/components/soc/esp32c6/include/soc/interrupt_reg.h b/components/soc/esp32c6/include/soc/interrupt_reg.h
new file mode 100644
index 0000000000..d59eb394af
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/interrupt_reg.h
@@ -0,0 +1,19 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "soc/interrupt_matrix_reg.h"
+#include "soc/intpri_reg.h"
+#include "soc/plic_reg.h"
+#include "soc/soc_caps.h"
+
+// ESP32C6 should use the PLIC controller as the interrupt controller instead of INTC (SOC_INT_PLIC_SUPPORTED = y)
+#define INTERRUPT_CORE0_CPU_INT_ENABLE_REG PLIC_MXINT_ENABLE_REG
+#define INTERRUPT_CORE0_CPU_INT_THRESH_REG PLIC_MXINT_THRESH_REG
+#define INTERRUPT_CORE0_CPU_INT_CLEAR_REG  PLIC_MXINT_CLEAR_REG
+#define INTERRUPT_CORE0_CPU_INT_TYPE_REG   PLIC_MXINT_TYPE_REG
+#define INTC_INT_PRIO_REG(n)               (PLIC_MXINT0_PRI_REG + (n)*4)
+
+#define DR_REG_INTERRUPT_BASE DR_REG_INTERRUPT_MATRIX_BASE
diff --git a/components/soc/esp32c6/include/soc/memprot_defs.h b/components/soc/esp32c6/include/soc/memprot_defs.h
new file mode 100644
index 0000000000..6db06a8b26
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/memprot_defs.h
@@ -0,0 +1,91 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#include "soc/soc.h"
+#include "esp32c6/rom/cache.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+typedef union {
+    struct {
+        uint32_t cat0       : 2;
+        uint32_t cat1       : 2;
+        uint32_t cat2       : 2;
+        uint32_t res0       : 8;
+        uint32_t splitaddr  : 8;
+        uint32_t res1       : 10;
+    };
+    uint32_t val;
+} constrain_reg_fields_t;
+
+#ifndef I_D_SRAM_SEGMENT_SIZE
+#define I_D_SRAM_SEGMENT_SIZE       0x20000
+#endif
+
+#define I_D_SPLIT_LINE_SHIFT        0x9
+#define I_D_FAULT_ADDR_SHIFT        0x2
+
+#define DRAM_SRAM_START             0x3FC7C000
+
+//IRAM0
+
+//16kB (ICACHE)
+#define IRAM0_SRAM_LEVEL_0_LOW      SOC_IRAM_LOW //0x40370000
+#define IRAM0_SRAM_LEVEL_0_HIGH     (IRAM0_SRAM_LEVEL_0_LOW + CACHE_MEMORY_IBANK_SIZE - 0x1) //0x4037FFFF
+
+//128kB (LEVEL 1)
+#define IRAM0_SRAM_LEVEL_1_LOW      (IRAM0_SRAM_LEVEL_0_HIGH + 0x1) //0x40380000
+#define IRAM0_SRAM_LEVEL_1_HIGH     (IRAM0_SRAM_LEVEL_1_LOW + I_D_SRAM_SEGMENT_SIZE - 0x1) //0x4039FFFF
+
+//128kB (LEVEL 2)
+#define IRAM0_SRAM_LEVEL_2_LOW      (IRAM0_SRAM_LEVEL_1_HIGH + 0x1) //0x403A0000
+#define IRAM0_SRAM_LEVEL_2_HIGH     (IRAM0_SRAM_LEVEL_2_LOW + I_D_SRAM_SEGMENT_SIZE - 0x1) //0x403BFFFF
+
+//128kB (LEVEL 3)
+#define IRAM0_SRAM_LEVEL_3_LOW      (IRAM0_SRAM_LEVEL_2_HIGH + 0x1) //0x403C0000
+#define IRAM0_SRAM_LEVEL_3_HIGH     (IRAM0_SRAM_LEVEL_3_LOW + I_D_SRAM_SEGMENT_SIZE - 0x1) //0x403DFFFF
+
+//permission bits
+#define SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_X_R  0x1
+#define SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_X_W  0x2
+#define SENSITIVE_CORE_X_IRAM0_PMS_CONSTRAIN_SRAM_WORLD_X_F  0x4
+
+//DRAM0
+
+//16kB ICACHE not available from DRAM0
+
+//128kB (LEVEL 1)
+#define DRAM0_SRAM_LEVEL_1_LOW      SOC_DRAM_LOW //0x3FC80000
+#define DRAM0_SRAM_LEVEL_1_HIGH     (DRAM0_SRAM_LEVEL_1_LOW + I_D_SRAM_SEGMENT_SIZE - 0x1) //0x3FC9FFFF
+
+//128kB (LEVEL 2)
+#define DRAM0_SRAM_LEVEL_2_LOW      (DRAM0_SRAM_LEVEL_1_HIGH + 0x1) //0x3FCA0000
+#define DRAM0_SRAM_LEVEL_2_HIGH     (DRAM0_SRAM_LEVEL_2_LOW + I_D_SRAM_SEGMENT_SIZE - 0x1) //0x3FCBFFFF
+
+//128kB (LEVEL 3)
+#define DRAM0_SRAM_LEVEL_3_LOW      (DRAM0_SRAM_LEVEL_2_HIGH + 0x1) //0x3FCC0000
+#define DRAM0_SRAM_LEVEL_3_HIGH     (DRAM0_SRAM_LEVEL_3_LOW  + I_D_SRAM_SEGMENT_SIZE - 0x1) //0x3FCDFFFF
+
+#define SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_X_R  0x1
+#define SENSITIVE_CORE_X_DRAM0_PMS_CONSTRAIN_SRAM_WORLD_X_W  0x2
+
+//RTC FAST
+
+//permission bits
+#define SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_X_W  0x1
+#define SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_X_R  0x2
+#define SENSITIVE_CORE_0_PIF_PMS_CONSTRAIN_RTCFAST_WORLD_X_F  0x4
+
+#define AREA_LOW                                                0
+#define AREA_HIGH                                               1
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/mmu.h b/components/soc/esp32c6/include/soc/mmu.h
new file mode 100644
index 0000000000..db0a754d4b
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/mmu.h
@@ -0,0 +1,32 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include "soc/ext_mem_defs.h"
+#include "soc/soc.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Defined for flash mmap */
+#define SOC_MMU_REGIONS_COUNT                   1
+#define SOC_MMU_PAGES_PER_REGION                128
+#define SOC_MMU_IROM0_PAGES_START               (CACHE_IROM_MMU_START / sizeof(uint32_t))
+#define SOC_MMU_IROM0_PAGES_END                 (CACHE_IROM_MMU_END / sizeof(uint32_t))
+#define SOC_MMU_DROM0_PAGES_START               (CACHE_DROM_MMU_START / sizeof(uint32_t))
+#define SOC_MMU_DROM0_PAGES_END                 (CACHE_DROM_MMU_END / sizeof(uint32_t))
+#define SOC_MMU_ADDR_MASK                       MMU_VALID_VAL_MASK
+#define SOC_MMU_PAGE_IN_FLASH(page)             (page) //Always in Flash
+#define SOC_MMU_VADDR1_START_ADDR               IRAM0_CACHE_ADDRESS_LOW
+#define SOC_MMU_PRO_IRAM0_FIRST_USABLE_PAGE     SOC_MMU_IROM0_PAGES_START
+#define SOC_MMU_VADDR0_START_ADDR               (SOC_DROM_LOW + (SOC_MMU_DROM0_PAGES_START * SPI_FLASH_MMU_PAGE_SIZE))
+#define SOC_MMU_VADDR1_FIRST_USABLE_ADDR        SOC_IROM_LOW
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/plic_reg.h b/components/soc/esp32c6/include/soc/plic_reg.h
index 8d5accd75f..dff45b9605 100644
--- a/components/soc/esp32c6/include/soc/plic_reg.h
+++ b/components/soc/esp32c6/include/soc/plic_reg.h
@@ -5,12 +5,11 @@
  */
 #pragma once
 
+#include "soc/soc.h"
 #ifdef __cplusplus
 extern "C" {
 #endif
 
-#define DR_REG_PLIC_MX_BASE       ( 0x20001000 )
-#define DR_REG_PLIC_UX_BASE       ( 0x20001400 )
 #define PLIC_MXINT_CONF_REG       ( 0x200013FC )
 #define PLIC_UXINT_CONF_REG       ( 0x200017FC )
 
diff --git a/components/soc/esp32c6/include/soc/reg_base.h b/components/soc/esp32c6/include/soc/reg_base.h
index 4fb5d2304a..c0ca354c00 100644
--- a/components/soc/esp32c6/include/soc/reg_base.h
+++ b/components/soc/esp32c6/include/soc/reg_base.h
@@ -4,6 +4,8 @@
  * SPDX-License-Identifier: Apache-2.0
  */
 
+#define DR_REG_PLIC_MX_BASE                     0x20001000
+#define DR_REG_PLIC_UX_BASE                     0x20001400
 #define DR_REG_CLINT_M_BASE                     0x20001800
 #define DR_REG_CLINT_U_BASE                     0x20001C00
 
diff --git a/components/soc/esp32c6/include/soc/reset_reasons.h b/components/soc/esp32c6/include/soc/reset_reasons.h
new file mode 100644
index 0000000000..bd9831d5dd
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/reset_reasons.h
@@ -0,0 +1,56 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+//+-----------------------------------------------Terminology---------------------------------------------+
+//|                                                                                                       |
+//| CPU Reset:    Reset CPU core only, once reset done, CPU will execute from reset vector                |
+//|                                                                                                       |
+//| Core Reset:   Reset the whole digital system except RTC sub-system                                    |
+//|                                                                                                       |
+//| System Reset: Reset the whole digital system, including RTC sub-system                                |
+//|                                                                                                       |
+//| Chip Reset:   Reset the whole chip, including the analog part                                         |
+//|                                                                                                       |
+//+-------------------------------------------------------------------------------------------------------+
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+
+// TODO: IDF-5719
+/**
+ * @brief Naming conventions: RESET_REASON_{reset level}_{reset reason}
+ * @note refer to TRM: <Reset and Clock> chapter
+ */
+typedef enum {
+    RESET_REASON_CHIP_POWER_ON   = 0x01, // Power on reset
+    RESET_REASON_CHIP_BROWN_OUT  = 0x01, // VDD voltage is not stable and resets the chip
+    RESET_REASON_CORE_SW         = 0x03, // Software resets the digital core (hp system) by LP_AON_HPSYS_SW_RESET
+    RESET_REASON_CORE_DEEP_SLEEP = 0x05, // Deep sleep reset the digital core (hp system)
+    RESET_REASON_CORE_SDIO       = 0x06, // SDIO module resets the digital core (hp system)
+    RESET_REASON_CORE_MWDT0      = 0x07, // Main watch dog 0 resets digital core (hp system)
+    RESET_REASON_CORE_MWDT1      = 0x08, // Main watch dog 1 resets digital core (hp system)
+    RESET_REASON_CORE_RTC_WDT    = 0x09, // RTC watch dog resets digital core (hp system)
+    RESET_REASON_CPU0_MWDT0      = 0x0B, // Main watch dog 0 resets CPU 0
+    RESET_REASON_CPU0_SW         = 0x0C, // Software resets CPU 0 by LP_AON_CPU_CORE0_SW_RESET
+    RESET_REASON_CPU0_RTC_WDT    = 0x0D, // RTC watch dog resets CPU 0
+    RESET_REASON_SYS_BROWN_OUT   = 0x0F, // VDD voltage is not stable and resets the digital core
+    RESET_REASON_SYS_RTC_WDT     = 0x10, // RTC watch dog resets digital core and rtc module
+    RESET_REASON_CPU0_MWDT1      = 0x11, // Main watch dog 1 resets CPU 0
+    RESET_REASON_SYS_SUPER_WDT   = 0x12, // Super watch dog resets the digital core and rtc module
+    RESET_REASON_CORE_EFUSE_CRC  = 0x14, // eFuse CRC error resets the digital core (hp system)
+    RESET_REASON_CORE_USB_UART   = 0x15, // USB UART resets the digital core (hp system)
+    RESET_REASON_CORE_USB_JTAG   = 0x16, // USB JTAG resets the digital core (hp system)
+    RESET_REASON_CPU0_JTAG       = 0x18, // JTAG resets the CPU 0
+} soc_reset_reason_t;
+
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/rtc.h b/components/soc/esp32c6/include/soc/rtc.h
new file mode 100644
index 0000000000..af4bd822de
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/rtc.h
@@ -0,0 +1,832 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdbool.h>
+#include <stddef.h>
+#include <stdint.h>
+#include "soc/soc.h"
+#include "soc/clk_tree_defs.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/**
+ * @file rtc.h
+ * @brief Low-level RTC power, clock, and sleep functions.
+ *
+ * Functions in this file facilitate configuration of ESP32's RTC_CNTL peripheral.
+ * RTC_CNTL peripheral handles many functions:
+ * - enables/disables clocks and power to various parts of the chip; this is
+ *   done using direct register access (forcing power up or power down) or by
+ *   allowing state machines to control power and clocks automatically
+ * - handles sleep and wakeup functions
+ * - maintains a 48-bit counter which can be used for timekeeping
+ *
+ * These functions are not thread safe, and should not be viewed as high level
+ * APIs. For example, while this file provides a function which can switch
+ * CPU frequency, this function is on its own is not sufficient to implement
+ * frequency switching in ESP-IDF context: some coordination with RTOS,
+ * peripheral drivers, and WiFi/BT stacks is also required.
+ *
+ * These functions will normally not be used in applications directly.
+ * ESP-IDF provides, or will provide, drivers and other facilities to use
+ * RTC subsystem functionality.
+ *
+ * The functions are loosely split into the following groups:
+ * - rtc_clk: clock switching, calibration
+ * - rtc_time: reading RTC counter, conversion between counter values and time
+ * - rtc_sleep: entry into sleep modes
+ * - rtc_init: initialization
+ */
+
+#define MHZ (1000000)
+
+#define RTC_SLOW_CLK_X32K_CAL_TIMEOUT_THRES(cycles)  (cycles << 12)
+#define RTC_SLOW_CLK_8MD256_CAL_TIMEOUT_THRES(cycles)  (cycles << 12)
+#define RTC_SLOW_CLK_150K_CAL_TIMEOUT_THRES(cycles)  (cycles << 10)
+
+#define OTHER_BLOCKS_POWERUP        1
+#define OTHER_BLOCKS_WAIT           1
+
+/* Approximate mapping of voltages to RTC_CNTL_DBIAS_WAK, RTC_CNTL_DBIAS_SLP,
+ * RTC_CNTL_DIG_DBIAS_WAK, RTC_CNTL_DIG_DBIAS_SLP values.
+ */
+#define RTC_CNTL_DBIAS_SLP  5 //sleep dig_dbias & rtc_dbias
+#define RTC_CNTL_DBIAS_0V90 13 //digital voltage
+#define RTC_CNTL_DBIAS_0V95 16
+#define RTC_CNTL_DBIAS_1V00 18
+#define RTC_CNTL_DBIAS_1V05 20
+#define RTC_CNTL_DBIAS_1V10 23
+#define RTC_CNTL_DBIAS_1V15 25
+#define RTC_CNTL_DBIAS_1V20 28
+#define RTC_CNTL_DBIAS_1V25 30
+#define RTC_CNTL_DBIAS_1V30 31 //voltage is about 1.34v in fact
+
+/* Delays for various clock sources to be enabled/switched.
+ * All values are in microseconds.
+ */
+#define SOC_DELAY_RTC_FAST_CLK_SWITCH       3
+#define SOC_DELAY_RTC_SLOW_CLK_SWITCH       300
+#define SOC_DELAY_RC_FAST_ENABLE            50
+#define SOC_DELAY_RC_FAST_DIGI_SWITCH       5
+
+/* Core voltage:
+ * Currently, ESP32C3 never adjust its wake voltage in runtime
+ * Only sets dig/rtc voltage dbias at startup time
+ */
+#define DIG_DBIAS_80M       RTC_CNTL_DBIAS_1V20
+#define DIG_DBIAS_160M      RTC_CNTL_DBIAS_1V20
+#define DIG_DBIAS_XTAL      RTC_CNTL_DBIAS_1V10
+#define DIG_DBIAS_2M        RTC_CNTL_DBIAS_1V00
+
+#define RTC_CNTL_PLL_BUF_WAIT_DEFAULT  20
+#define RTC_CNTL_XTL_BUF_WAIT_DEFAULT  100
+#define RTC_CNTL_CK8M_WAIT_DEFAULT  20
+#define RTC_CK8M_ENABLE_WAIT_DEFAULT 5
+
+#define RTC_CNTL_CK8M_DFREQ_DEFAULT 100
+#define RTC_CNTL_SCK_DCAP_DEFAULT   255
+
+/* Various delays to be programmed into power control state machines */
+#define RTC_CNTL_XTL_BUF_WAIT_SLP_US            (250)
+#define RTC_CNTL_PLL_BUF_WAIT_SLP_CYCLES        (1)
+#define RTC_CNTL_CK8M_WAIT_SLP_CYCLES           (4)
+#define RTC_CNTL_WAKEUP_DELAY_CYCLES            (5)
+#define RTC_CNTL_OTHER_BLOCKS_POWERUP_CYCLES    (1)
+#define RTC_CNTL_OTHER_BLOCKS_WAIT_CYCLES       (1)
+
+/*
+set sleep_init default param
+*/
+#define RTC_CNTL_DBG_ATTEN_LIGHTSLEEP_DEFAULT  5
+#define RTC_CNTL_DBG_ATTEN_LIGHTSLEEP_NODROP  0
+#define RTC_CNTL_DBG_ATTEN_DEEPSLEEP_DEFAULT  15
+#define RTC_CNTL_DBG_ATTEN_MONITOR_DEFAULT  0
+#define RTC_CNTL_BIASSLP_MONITOR_DEFAULT  0
+#define RTC_CNTL_BIASSLP_SLEEP_ON  0
+#define RTC_CNTL_BIASSLP_SLEEP_DEFAULT  1
+#define RTC_CNTL_PD_CUR_MONITOR_DEFAULT  0
+#define RTC_CNTL_PD_CUR_SLEEP_ON  0
+#define RTC_CNTL_PD_CUR_SLEEP_DEFAULT  1
+#define RTC_CNTL_DG_VDD_DRV_B_SLP_DEFAULT 254
+
+/*
+The follow value is used to get a reasonable rtc voltage dbias value according to digital dbias & some other value
+storing in efuse (based on ATE 5k ECO3 chips)
+*/
+#define K_RTC_MID_MUL10000 215
+#define K_DIG_MID_MUL10000 213
+#define V_RTC_MID_MUL10000  10800
+#define V_DIG_MID_MUL10000  10860
+
+/**
+ * @brief Possible main XTAL frequency values.
+ *
+ * Enum values should be equal to frequency in MHz.
+ */
+typedef enum {
+    RTC_XTAL_FREQ_40M = 40,     //!< 40 MHz XTAL
+} rtc_xtal_freq_t;
+
+/**
+ * @brief CPU clock configuration structure
+ */
+typedef struct rtc_cpu_freq_config_s {
+    soc_cpu_clk_src_t source;       //!< The clock from which CPU clock is derived
+    uint32_t source_freq_mhz;       //!< Source clock frequency
+    uint32_t div;                   //!< Divider, freq_mhz = source_freq_mhz / div
+    uint32_t freq_mhz;              //!< CPU clock frequency
+} rtc_cpu_freq_config_t;
+
+#define RTC_CLK_CAL_FRACT  19  //!< Number of fractional bits in values returned by rtc_clk_cal
+
+#define RTC_VDDSDIO_TIEH_1_8V 0 //!< TIEH field value for 1.8V VDDSDIO
+#define RTC_VDDSDIO_TIEH_3_3V 1 //!< TIEH field value for 3.3V VDDSDIO
+
+/**
+ * @brief Clock source to be calibrated using rtc_clk_cal function
+ */
+typedef enum {
+    RTC_CAL_RTC_MUX = 0,       //!< Currently selected RTC SLOW_CLK
+    RTC_CAL_8MD256 = 1,        //!< Internal 8 MHz RC oscillator, divided by 256
+    RTC_CAL_32K_XTAL = 2,      //!< External 32 kHz XTAL
+    RTC_CAL_INTERNAL_OSC = 3   //!< Internal 150 kHz oscillator
+} rtc_cal_sel_t;
+
+/**
+ * Initialization parameters for rtc_clk_init
+ */
+typedef struct {
+    rtc_xtal_freq_t xtal_freq : 8;             //!< Main XTAL frequency
+    uint32_t cpu_freq_mhz : 10;                //!< CPU frequency to set, in MHz
+    soc_rtc_fast_clk_src_t fast_clk_src : 2;   //!< RTC_FAST_CLK clock source to choose
+    soc_rtc_slow_clk_src_t slow_clk_src : 2;   //!< RTC_SLOW_CLK clock source to choose
+    uint32_t clk_rtc_clk_div : 8;
+    uint32_t clk_8m_clk_div : 3;               //!< RTC 8M clock divider (division is by clk_8m_div+1, i.e. 0 means 8MHz frequency)
+    uint32_t slow_clk_dcap : 8;                //!< RTC 150k clock adjustment parameter (higher value leads to lower frequency)
+    uint32_t clk_8m_dfreq : 8;                 //!< RTC 8m clock adjustment parameter (higher value leads to higher frequency)
+} rtc_clk_config_t;
+
+/**
+ * Default initializer for rtc_clk_config_t
+ */
+#define RTC_CLK_CONFIG_DEFAULT() { \
+    .xtal_freq = CONFIG_XTAL_FREQ, \
+    .cpu_freq_mhz = 80, \
+    .fast_clk_src = SOC_RTC_FAST_CLK_SRC_RC_FAST, \
+    .slow_clk_src = SOC_RTC_SLOW_CLK_SRC_RC_SLOW, \
+    .clk_rtc_clk_div = 0, \
+    .clk_8m_clk_div = 0, \
+    .slow_clk_dcap = RTC_CNTL_SCK_DCAP_DEFAULT, \
+    .clk_8m_dfreq = RTC_CNTL_CK8M_DFREQ_DEFAULT, \
+}
+
+typedef struct {
+    uint16_t wifi_powerup_cycles : 7;
+    uint16_t wifi_wait_cycles : 9;
+    uint16_t bt_powerup_cycles : 7;
+    uint16_t bt_wait_cycles : 9;
+    uint16_t cpu_top_powerup_cycles : 7;
+    uint16_t cpu_top_wait_cycles : 9;
+    uint16_t dg_wrap_powerup_cycles : 7;
+    uint16_t dg_wrap_wait_cycles : 9;
+    uint16_t dg_peri_powerup_cycles : 7;
+    uint16_t dg_peri_wait_cycles : 9;
+} rtc_init_config_t;
+
+#define RTC_INIT_CONFIG_DEFAULT() { \
+    .wifi_powerup_cycles = OTHER_BLOCKS_POWERUP, \
+    .wifi_wait_cycles = OTHER_BLOCKS_WAIT, \
+    .bt_powerup_cycles = OTHER_BLOCKS_POWERUP, \
+    .bt_wait_cycles = OTHER_BLOCKS_WAIT, \
+    .cpu_top_powerup_cycles = OTHER_BLOCKS_POWERUP, \
+    .cpu_top_wait_cycles = OTHER_BLOCKS_WAIT, \
+    .dg_wrap_powerup_cycles = OTHER_BLOCKS_POWERUP, \
+    .dg_wrap_wait_cycles = OTHER_BLOCKS_WAIT, \
+    .dg_peri_powerup_cycles = OTHER_BLOCKS_POWERUP, \
+    .dg_peri_wait_cycles = OTHER_BLOCKS_WAIT, \
+}
+
+void rtc_clk_divider_set(uint32_t div);
+
+void rtc_clk_8m_divider_set(uint32_t div);
+
+/**
+ * Initialize clocks and set CPU frequency
+ *
+ * @param cfg clock configuration as rtc_clk_config_t
+ */
+void rtc_clk_init(rtc_clk_config_t cfg);
+
+/**
+ * @brief Get main XTAL frequency
+ *
+ * This is the value stored in RTC register RTC_XTAL_FREQ_REG by the bootloader. As passed to
+ * rtc_clk_init function
+ *
+ * @return XTAL frequency, one of rtc_xtal_freq_t
+ */
+rtc_xtal_freq_t rtc_clk_xtal_freq_get(void);
+
+/**
+ * @brief Update XTAL frequency
+ *
+ * Updates the XTAL value stored in RTC_XTAL_FREQ_REG. Usually this value is ignored
+ * after startup.
+ *
+ * @param xtal_freq New frequency value
+ */
+void rtc_clk_xtal_freq_update(rtc_xtal_freq_t xtal_freq);
+
+/**
+ * @brief Enable or disable 32 kHz XTAL oscillator
+ * @param en  true to enable, false to disable
+ */
+void rtc_clk_32k_enable(bool en);
+
+/**
+ * @brief Configure 32 kHz XTAL oscillator to accept external clock signal
+ */
+void rtc_clk_32k_enable_external(void);
+
+/**
+ * @brief Get the state of 32k XTAL oscillator
+ * @return true if 32k XTAL oscillator has been enabled
+ */
+bool rtc_clk_32k_enabled(void);
+
+/**
+ * @brief Enable 32k oscillator, configuring it for fast startup time.
+ * Note: to achieve higher frequency stability, rtc_clk_32k_enable function
+ * must be called one the 32k XTAL oscillator has started up. This function
+ * will initially disable the 32k XTAL oscillator, so it should not be called
+ * when the system is using 32k XTAL as RTC_SLOW_CLK.
+ *
+ * @param cycle Number of 32kHz cycles to bootstrap external crystal.
+ *              If 0, no square wave will be used to bootstrap crystal oscillation.
+ */
+void rtc_clk_32k_bootstrap(uint32_t cycle);
+
+/**
+ * @brief Enable or disable 8 MHz internal oscillator
+ *
+ * Output from 8 MHz internal oscillator is passed into a configurable
+ * divider, which by default divides the input clock frequency by 256.
+ * Output of the divider may be used as RTC_SLOW_CLK source.
+ * Output of the divider is referred to in register descriptions and code as
+ * 8md256 or simply d256. Divider values other than 256 may be configured, but
+ * this facility is not currently needed, so is not exposed in the code.
+ *
+ * When 8MHz/256 divided output is not needed, the divider should be disabled
+ * to reduce power consumption.
+ *
+ * @param clk_8m_en true to enable 8MHz generator
+ * @param d256_en true to enable /256 divider
+ */
+void rtc_clk_8m_enable(bool clk_8m_en, bool d256_en);
+
+/**
+ * @brief Get the state of 8 MHz internal oscillator
+ * @return true if the oscillator is enabled
+ */
+bool rtc_clk_8m_enabled(void);
+
+/**
+ * @brief Get the state of /256 divider which is applied to 8MHz clock
+ * @return true if the divided output is enabled
+ */
+bool rtc_clk_8md256_enabled(void);
+
+/**
+ * @brief Select source for RTC_SLOW_CLK
+ * @param clk_src clock source (one of soc_rtc_slow_clk_src_t values)
+ */
+void rtc_clk_slow_src_set(soc_rtc_slow_clk_src_t clk_src);
+
+/**
+ * @brief Get the RTC_SLOW_CLK source
+ * @return currently selected clock source (one of soc_rtc_slow_clk_src_t values)
+ */
+soc_rtc_slow_clk_src_t rtc_clk_slow_src_get(void);
+
+/**
+ * @brief Get the approximate frequency of RTC_SLOW_CLK, in Hz
+ *
+ * - if SOC_RTC_SLOW_CLK_SRC_RC_SLOW is selected, returns ~150000
+ * - if SOC_RTC_SLOW_CLK_SRC_XTAL32K is selected, returns 32768
+ * - if SOC_RTC_SLOW_CLK_SRC_RC_FAST_D256 is selected, returns ~68000
+ *
+ * rtc_clk_cal function can be used to get more precise value by comparing
+ * RTC_SLOW_CLK frequency to the frequency of main XTAL.
+ *
+ * @return RTC_SLOW_CLK frequency, in Hz
+ */
+uint32_t rtc_clk_slow_freq_get_hz(void);
+
+/**
+ * @brief Select source for RTC_FAST_CLK
+ * @param clk_src clock source (one of soc_rtc_fast_clk_src_t values)
+ */
+void rtc_clk_fast_src_set(soc_rtc_fast_clk_src_t clk_src);
+
+/**
+ * @brief Get the RTC_FAST_CLK source
+ * @return currently selected clock source (one of soc_rtc_fast_clk_src_t values)
+ */
+soc_rtc_fast_clk_src_t rtc_clk_fast_src_get(void);
+
+/**
+ * @brief Get CPU frequency config for a given frequency
+ * @param freq_mhz  Frequency in MHz
+ * @param[out] out_config Output, CPU frequency configuration structure
+ * @return true if frequency can be obtained, false otherwise
+ */
+bool rtc_clk_cpu_freq_mhz_to_config(uint32_t freq_mhz, rtc_cpu_freq_config_t *out_config);
+
+/**
+ * @brief Switch CPU frequency
+ *
+ * This function sets CPU frequency according to the given configuration
+ * structure. It enables PLLs, if necessary.
+ *
+ * @note This function in not intended to be called by applications in FreeRTOS
+ * environment. This is because it does not adjust various timers based on the
+ * new CPU frequency.
+ *
+ * @param config  CPU frequency configuration structure
+ */
+void rtc_clk_cpu_freq_set_config(const rtc_cpu_freq_config_t *config);
+
+/**
+ * @brief Switch CPU frequency (optimized for speed)
+ *
+ * This function is a faster equivalent of rtc_clk_cpu_freq_set_config.
+ * It works faster because it does not disable PLLs when switching from PLL to
+ * XTAL and does not enabled them when switching back. If PLL is not already
+ * enabled when this function is called to switch from XTAL to PLL frequency,
+ * or the PLL which is enabled is the wrong one, this function will fall back
+ * to calling rtc_clk_cpu_freq_set_config.
+ *
+ * Unlike rtc_clk_cpu_freq_set_config, this function relies on static data,
+ * so it is less safe to use it e.g. from a panic handler (when memory might
+ * be corrupted).
+ *
+ * @note This function in not intended to be called by applications in FreeRTOS
+ * environment. This is because it does not adjust various timers based on the
+ * new CPU frequency.
+ *
+ * @param config  CPU frequency configuration structure
+ */
+void rtc_clk_cpu_freq_set_config_fast(const rtc_cpu_freq_config_t *config);
+
+/**
+ * @brief Get the currently used CPU frequency configuration
+ * @param[out] out_config  Output, CPU frequency configuration structure
+ */
+void rtc_clk_cpu_freq_get_config(rtc_cpu_freq_config_t *out_config);
+
+/**
+ * @brief Switch CPU clock source to XTAL
+ *
+ * Short form for filling in rtc_cpu_freq_config_t structure and calling
+ * rtc_clk_cpu_freq_set_config when a switch to XTAL is needed.
+ * Assumes that XTAL frequency has been determined — don't call in startup code.
+ */
+void rtc_clk_cpu_freq_set_xtal(void);
+
+/**
+ * @brief Store new APB frequency value into RTC_APB_FREQ_REG
+ *
+ * This function doesn't change any hardware clocks.
+ *
+ * Functions which perform frequency switching and change APB frequency call
+ * this function to update the value of APB frequency stored in RTC_APB_FREQ_REG
+ * (one of RTC general purpose retention registers). This should not normally
+ * be called from application code.
+ *
+ * @param apb_freq  new APB frequency, in Hz
+ */
+void rtc_clk_apb_freq_update(uint32_t apb_freq);
+
+/**
+ * @brief Get the current stored APB frequency.
+ * @return The APB frequency value as last set via rtc_clk_apb_freq_update(), in Hz.
+ */
+uint32_t rtc_clk_apb_freq_get(void);
+
+uint32_t rtc_clk_cal_internal(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles);
+
+/**
+ * @brief Measure RTC slow clock's period, based on main XTAL frequency
+ *
+ * This function will time out and return 0 if the time for the given number
+ * of cycles to be counted exceeds the expected time twice. This may happen if
+ * 32k XTAL is being calibrated, but the oscillator has not started up (due to
+ * incorrect loading capacitance, board design issue, or lack of 32 XTAL on board).
+ *
+ * @param cal_clk  clock to be measured
+ * @param slow_clk_cycles  number of slow clock cycles to average
+ * @return average slow clock period in microseconds, Q13.19 fixed point format,
+ *         or 0 if calibration has timed out
+ */
+uint32_t rtc_clk_cal(rtc_cal_sel_t cal_clk, uint32_t slow_clk_cycles);
+
+/**
+ * @brief Measure ratio between XTAL frequency and RTC slow clock frequency
+ * @param cal_clk slow clock to be measured
+ * @param slow_clk_cycles number of slow clock cycles to average
+ * @return average ratio between XTAL frequency and slow clock frequency,
+ *         Q13.19 fixed point format, or 0 if calibration has timed out.
+ */
+uint32_t rtc_clk_cal_ratio(rtc_cal_sel_t cal_clk, uint32_t slow_clk_cycles);
+
+/**
+ * @brief Convert time interval from microseconds to RTC_SLOW_CLK cycles
+ * @param time_in_us Time interval in microseconds
+ * @param slow_clk_period  Period of slow clock in microseconds, Q13.19
+ *                         fixed point format (as returned by rtc_slowck_cali).
+ * @return number of slow clock cycles
+ */
+uint64_t rtc_time_us_to_slowclk(uint64_t time_in_us, uint32_t period);
+
+/**
+ * @brief Convert time interval from RTC_SLOW_CLK to microseconds
+ * @param time_in_us Time interval in RTC_SLOW_CLK cycles
+ * @param slow_clk_period  Period of slow clock in microseconds, Q13.19
+ *                         fixed point format (as returned by rtc_slowck_cali).
+ * @return time interval in microseconds
+ */
+uint64_t rtc_time_slowclk_to_us(uint64_t rtc_cycles, uint32_t period);
+
+/**
+ * @brief Get current value of RTC counter
+ *
+ * RTC has a 48-bit counter which is incremented by 2 every 2 RTC_SLOW_CLK
+ * cycles. Counter value is not writable by software. The value is not adjusted
+ * when switching to a different RTC_SLOW_CLK source.
+ *
+ * Note: this function may take up to 1 RTC_SLOW_CLK cycle to execute
+ *
+ * @return current value of RTC counter
+ */
+uint64_t rtc_time_get(void);
+
+uint64_t rtc_light_slp_time_get(void);
+
+uint64_t rtc_deep_slp_time_get(void);
+
+/**
+ * @brief Busy loop until next RTC_SLOW_CLK cycle
+ *
+ * This function returns not earlier than the next RTC_SLOW_CLK clock cycle.
+ * In some cases (e.g. when RTC_SLOW_CLK cycle is very close), it may return
+ * one RTC_SLOW_CLK cycle later.
+ */
+void rtc_clk_wait_for_slow_cycle(void);
+
+/**
+ * @brief Enable the rtc digital 8M clock
+ *
+ * This function is used to enable the digital rtc 8M clock to support peripherals.
+ * For enabling the analog 8M clock, using `rtc_clk_8M_enable` function above.
+ */
+void rtc_dig_clk8m_enable(void);
+
+/**
+ * @brief Disable the rtc digital 8M clock
+ *
+ * This function is used to disable the digital rtc 8M clock, which is only used to support peripherals.
+ */
+void rtc_dig_clk8m_disable(void);
+
+/**
+ * @brief Get whether the rtc digital 8M clock is enabled
+ */
+bool rtc_dig_8m_enabled(void);
+
+/**
+ * @brief Calculate the real clock value after the clock calibration
+ *
+ * @param cal_val Average slow clock period in microseconds, fixed point value as returned from `rtc_clk_cal`
+ * @return Frequency of the clock in Hz
+ */
+uint32_t rtc_clk_freq_cal(uint32_t cal_val);
+
+/**
+ * @brief Power down flags for rtc_sleep_pd function
+ */
+typedef struct {
+    uint32_t dig_fpu : 1;    //!< Set to 1 to power UP digital part in sleep
+    uint32_t rtc_fpu : 1;    //!< Set to 1 to power UP RTC memories in sleep
+    uint32_t cpu_fpu : 1;    //!< Set to 1 to power UP digital memories and CPU in sleep
+    uint32_t i2s_fpu : 1;    //!< Set to 1 to power UP I2S in sleep
+    uint32_t bb_fpu : 1;     //!< Set to 1 to power UP WiFi in sleep
+    uint32_t nrx_fpu : 1;    //!< Set to 1 to power UP WiFi in sleep
+    uint32_t fe_fpu : 1;     //!< Set to 1 to power UP WiFi in sleep
+    uint32_t sram_fpu : 1;    //!< Set to 1 to power UP SRAM in sleep
+    uint32_t rom_ram_fpu : 1; //!< Set to 1 to power UP ROM/IRAM0_DRAM0 in sleep
+} rtc_sleep_pu_config_t;
+
+/**
+ * Initializer for rtc_sleep_pu_config_t which sets all flags to the same value
+ */
+#define RTC_SLEEP_PU_CONFIG_ALL(val) {\
+    .dig_fpu = (val), \
+    .rtc_fpu = (val), \
+    .cpu_fpu = (val), \
+    .i2s_fpu = (val), \
+    .bb_fpu = (val), \
+    .nrx_fpu = (val), \
+    .fe_fpu = (val), \
+    .sram_fpu = (val), \
+    .rom_ram_fpu = (val), \
+}
+
+void rtc_sleep_pu(rtc_sleep_pu_config_t cfg);
+
+/**
+ * @brief sleep configuration for rtc_sleep_init function
+ */
+typedef struct {
+    uint32_t lslp_mem_inf_fpu : 1;      //!< force normal voltage in sleep mode (digital domain memory)
+    uint32_t rtc_mem_inf_follow_cpu : 1;//!< keep low voltage in sleep mode (even if ULP/touch is used)
+    uint32_t rtc_fastmem_pd_en : 1;     //!< power down RTC fast memory
+    uint32_t rtc_slowmem_pd_en : 1;     //!< power down RTC slow memory
+    uint32_t rtc_peri_pd_en : 1;        //!< power down RTC peripherals
+    uint32_t wifi_pd_en : 1;            //!< power down WiFi
+    uint32_t bt_pd_en : 1;              //!< power down BT
+    uint32_t cpu_pd_en : 1;             //!< power down CPU, but not restart when lightsleep.
+    uint32_t int_8m_pd_en : 1;          //!< Power down Internal 8M oscillator
+    uint32_t dig_peri_pd_en : 1;        //!< power down digital peripherals
+    uint32_t deep_slp : 1;              //!< power down digital domain
+    uint32_t wdt_flashboot_mod_en : 1;  //!< enable WDT flashboot mode
+    uint32_t dig_dbias_wak : 5;         //!< set bias for digital domain, in active mode
+    uint32_t dig_dbias_slp : 5;         //!< set bias for digital domain, in sleep mode
+    uint32_t rtc_dbias_wak : 5;         //!< set bias for RTC domain, in active mode
+    uint32_t rtc_dbias_slp : 5;         //!< set bias for RTC domain, in sleep mode
+    uint32_t dbg_atten_monitor : 4;     //!< voltage parameter, in monitor mode
+    uint32_t bias_sleep_monitor : 1;    //!< circuit control parameter, in monitor mode
+    uint32_t dbg_atten_slp : 4;         //!< voltage parameter, in sleep mode
+    uint32_t bias_sleep_slp : 1;        //!< circuit control parameter, in sleep mode
+    uint32_t pd_cur_monitor : 1;        //!< circuit control parameter, in monitor mode
+    uint32_t pd_cur_slp : 1;            //!< circuit control parameter, in sleep mode
+    uint32_t vddsdio_pd_en : 1;         //!< power down VDDSDIO regulator
+    uint32_t xtal_fpu : 1;              //!< keep main XTAL powered up in sleep
+    uint32_t deep_slp_reject : 1;       //!< enable deep sleep reject
+    uint32_t light_slp_reject : 1;      //!< enable light sleep reject
+} rtc_sleep_config_t;
+
+#define RTC_SLEEP_PD_DIG                BIT(0)  //!< Deep sleep (power down digital domain)
+#define RTC_SLEEP_PD_RTC_PERIPH         BIT(1)  //!< Power down RTC peripherals
+#define RTC_SLEEP_PD_RTC_SLOW_MEM       BIT(2)  //!< Power down RTC SLOW memory
+#define RTC_SLEEP_PD_RTC_FAST_MEM       BIT(3)  //!< Power down RTC FAST memory
+#define RTC_SLEEP_PD_RTC_MEM_FOLLOW_CPU BIT(4)  //!< RTC FAST and SLOW memories are automatically powered up and down along with the CPU
+#define RTC_SLEEP_PD_VDDSDIO            BIT(5)  //!< Power down VDDSDIO regulator
+#define RTC_SLEEP_PD_WIFI               BIT(6)  //!< Power down WIFI
+#define RTC_SLEEP_PD_BT                 BIT(7)  //!< Power down BT
+#define RTC_SLEEP_PD_CPU                BIT(8)  //!< Power down CPU when in lightsleep, but not restart
+#define RTC_SLEEP_PD_DIG_PERIPH         BIT(9)  //!< Power down DIG peripherals
+#define RTC_SLEEP_PD_INT_8M             BIT(10) //!< Power down Internal 8M oscillator
+#define RTC_SLEEP_PD_XTAL               BIT(11) //!< Power down main XTAL
+
+//These flags are not power domains, but will affect some sleep parameters
+#define RTC_SLEEP_DIG_USE_8M            BIT(16)
+#define RTC_SLEEP_USE_ADC_TESEN_MONITOR BIT(17)
+#define RTC_SLEEP_NO_ULTRA_LOW          BIT(18) //!< Avoid using ultra low power in deep sleep, in which RTCIO cannot be used as input, and RTCMEM can't work under high temperature
+
+/**
+ * Default initializer for rtc_sleep_config_t
+ *
+ * This initializer sets all fields to "reasonable" values (e.g. suggested for
+ * production use) based on a combination of RTC_SLEEP_PD_x flags.
+ *
+ * @param RTC_SLEEP_PD_x flags combined using bitwise OR
+ */
+void rtc_sleep_get_default_config(uint32_t sleep_flags, rtc_sleep_config_t *out_config);
+
+/**
+ * @brief Prepare the chip to enter sleep mode
+ *
+ * This function configures various power control state machines to handle
+ * entry into light sleep or deep sleep mode, switches APB and CPU clock source
+ * (usually to XTAL), and sets bias voltages for digital and RTC power domains.
+ *
+ * This function does not actually enter sleep mode; this is done using
+ * rtc_sleep_start function. Software may do some other actions between
+ * rtc_sleep_init and rtc_sleep_start, such as set wakeup timer and configure
+ * wakeup sources.
+ * @param cfg sleep mode configuration
+ */
+void rtc_sleep_init(rtc_sleep_config_t cfg);
+
+/**
+ * @brief Low level initialize for rtc state machine waiting cycles after waking up
+ *
+ * This function configures the cycles chip need to wait for internal 8MHz
+ * oscillator and external 40MHz crystal. As we configure fixed time for waiting
+ * crystal, we need to pass period to calculate cycles. Now this function only
+ * used in lightsleep mode.
+ *
+ * @param slowclk_period re-calibrated slow clock period
+ */
+void rtc_sleep_low_init(uint32_t slowclk_period);
+
+/**
+ * @brief Set target value of RTC counter for RTC_TIMER_TRIG_EN wakeup source
+ * @param t value of RTC counter at which wakeup from sleep will happen;
+ *          only the lower 48 bits are used
+ */
+void rtc_sleep_set_wakeup_time(uint64_t t);
+
+#define RTC_GPIO_TRIG_EN            BIT(2)  //!< GPIO wakeup
+#define RTC_TIMER_TRIG_EN           BIT(3)  //!< Timer wakeup
+#define RTC_WIFI_TRIG_EN            BIT(5)  //!< WIFI wakeup (light sleep only)
+#define RTC_UART0_TRIG_EN           BIT(6)  //!< UART0 wakeup (light sleep only)
+#define RTC_UART1_TRIG_EN           BIT(7)  //!< UART1 wakeup (light sleep only)
+#define RTC_BT_TRIG_EN              BIT(10) //!< BT wakeup (light sleep only)
+#define RTC_XTAL32K_DEAD_TRIG_EN    BIT(12)
+#define RTC_USB_TRIG_EN             BIT(14)
+#define RTC_BROWNOUT_DET_TRIG_EN    BIT(16)
+
+/**
+ * RTC_SLEEP_REJECT_MASK records sleep reject sources supported by chip
+ */
+#define RTC_SLEEP_REJECT_MASK (RTC_GPIO_TRIG_EN         | \
+                               RTC_TIMER_TRIG_EN        | \
+                               RTC_WIFI_TRIG_EN         | \
+                               RTC_UART0_TRIG_EN        | \
+                               RTC_UART1_TRIG_EN        | \
+                               RTC_BT_TRIG_EN           | \
+                               RTC_XTAL32K_DEAD_TRIG_EN | \
+                               RTC_USB_TRIG_EN          | \
+                               RTC_BROWNOUT_DET_TRIG_EN)
+
+/**
+ * @brief Enter deep or light sleep mode
+ *
+ * This function enters the sleep mode previously configured using rtc_sleep_init
+ * function. Before entering sleep, software should configure wake up sources
+ * appropriately (set up GPIO wakeup registers, timer wakeup registers,
+ * and so on).
+ *
+ * If deep sleep mode was configured using rtc_sleep_init, and sleep is not
+ * rejected by hardware (based on reject_opt flags), this function never returns.
+ * When the chip wakes up from deep sleep, CPU is reset and execution starts
+ * from ROM bootloader.
+ *
+ * If light sleep mode was configured using rtc_sleep_init, this function
+ * returns on wakeup, or if sleep is rejected by hardware.
+ *
+ * @param wakeup_opt  bit mask wake up reasons to enable (RTC_xxx_TRIG_EN flags
+ *                    combined with OR)
+ * @param reject_opt  bit mask of sleep reject reasons:
+ *                      - RTC_CNTL_GPIO_REJECT_EN
+ *                      - RTC_CNTL_SDIO_REJECT_EN
+ *                    These flags are used to prevent entering sleep when e.g.
+ *                    an external host is communicating via SDIO slave
+ * @return non-zero if sleep was rejected by hardware
+ */
+uint32_t rtc_sleep_start(uint32_t wakeup_opt, uint32_t reject_opt, uint32_t lslp_mem_inf_fpu);
+
+/**
+ * @brief Enter deep sleep mode
+ *
+ * Similar to rtc_sleep_start(), but additionally uses hardware to calculate the CRC value
+ * of RTC FAST memory. On wake, this CRC is used to determine if a deep sleep wake
+ * stub is valid to execute (if a wake address is set).
+ *
+ * No RAM is accessed while calculating the CRC and going into deep sleep, which makes
+ * this function safe to use even if the caller's stack is in RTC FAST memory.
+ *
+ * @note If no deep sleep wake stub address is set then calling rtc_sleep_start() will
+ * have the same effect and takes less time as CRC calculation is skipped.
+ *
+ * @note This function should only be called after rtc_sleep_init() has been called to
+ * configure the system for deep sleep.
+ *
+ * @param wakeup_opt - same as for rtc_sleep_start
+ * @param reject_opt - same as for rtc_sleep_start
+ *
+ * @return non-zero if sleep was rejected by hardware
+ */
+uint32_t rtc_deep_sleep_start(uint32_t wakeup_opt, uint32_t reject_opt);
+
+/**
+ * RTC power and clock control initialization settings
+ */
+typedef struct {
+    uint32_t ck8m_wait : 8;         //!< Number of rtc_fast_clk cycles to wait for 8M clock to be ready
+    uint32_t xtal_wait : 8;         //!< Number of rtc_fast_clk cycles to wait for XTAL clock to be ready
+    uint32_t pll_wait : 8;          //!< Number of rtc_fast_clk cycles to wait for PLL to be ready
+    uint32_t clkctl_init : 1;       //!< Perform clock control related initialization
+    uint32_t pwrctl_init : 1;       //!< Perform power control related initialization
+    uint32_t rtc_dboost_fpd : 1;    //!< Force power down RTC_DBOOST
+    uint32_t xtal_fpu : 1;
+    uint32_t bbpll_fpu : 1;
+    uint32_t cpu_waiti_clk_gate : 1;
+    uint32_t cali_ocode : 1;        //!< Calibrate Ocode to make bangap voltage more precise.
+} rtc_config_t;
+
+/**
+ * Default initializer of rtc_config_t.
+ *
+ * This initializer sets all fields to "reasonable" values (e.g. suggested for
+ * production use).
+ */
+#define RTC_CONFIG_DEFAULT() {\
+    .ck8m_wait = RTC_CNTL_CK8M_WAIT_DEFAULT, \
+    .xtal_wait = RTC_CNTL_XTL_BUF_WAIT_DEFAULT, \
+    .pll_wait  = RTC_CNTL_PLL_BUF_WAIT_DEFAULT, \
+    .clkctl_init = 1, \
+    .pwrctl_init = 1, \
+    .rtc_dboost_fpd = 1, \
+    .xtal_fpu = 0, \
+    .bbpll_fpu = 0, \
+    .cpu_waiti_clk_gate = 1, \
+    .cali_ocode = 0\
+}
+
+/**
+ * Initialize RTC clock and power control related functions
+ * @param cfg configuration options as rtc_config_t
+ */
+void rtc_init(rtc_config_t cfg);
+
+/**
+ * Structure describing vddsdio configuration
+ */
+typedef struct {
+    uint32_t force : 1;     //!< If 1, use configuration from RTC registers; if 0, use EFUSE/bootstrapping pins.
+    uint32_t enable : 1;    //!< Enable VDDSDIO regulator
+    uint32_t tieh  : 1;     //!< Select VDDSDIO voltage. One of RTC_VDDSDIO_TIEH_1_8V, RTC_VDDSDIO_TIEH_3_3V
+    uint32_t drefh : 2;     //!< Tuning parameter for VDDSDIO regulator
+    uint32_t drefm : 2;     //!< Tuning parameter for VDDSDIO regulator
+    uint32_t drefl : 2;     //!< Tuning parameter for VDDSDIO regulator
+} rtc_vddsdio_config_t;
+
+/**
+ * Get current VDDSDIO configuration
+ * If VDDSDIO configuration is overridden by RTC, get values from RTC
+ * Otherwise, if VDDSDIO is configured by EFUSE, get values from EFUSE
+ * Otherwise, use default values and the level of MTDI bootstrapping pin.
+ * @return currently used VDDSDIO configuration
+ */
+rtc_vddsdio_config_t rtc_vddsdio_get_config(void);
+
+/**
+ * Set new VDDSDIO configuration using RTC registers.
+ * If config.force == 1, this overrides configuration done using bootstrapping
+ * pins and EFUSE.
+ *
+ * @param config new VDDSDIO configuration
+ */
+void rtc_vddsdio_set_config(rtc_vddsdio_config_t config);
+
+
+// -------------------------- CLOCK TREE DEFS ALIAS ----------------------------
+// **WARNING**: The following are only for backwards compatibility.
+// Please use the declarations in soc/clk_tree_defs.h instead.
+/**
+ * @brief CPU clock source
+ */
+typedef soc_cpu_clk_src_t rtc_cpu_freq_src_t;
+#define RTC_CPU_FREQ_SRC_XTAL SOC_CPU_CLK_SRC_XTAL  //!< XTAL
+#define RTC_CPU_FREQ_SRC_PLL SOC_CPU_CLK_SRC_PLL    //!< PLL (480M or 320M)
+#define RTC_CPU_FREQ_SRC_8M SOC_CPU_CLK_SRC_RC_FAST //!< Internal 17.5M RTC oscillator
+
+/**
+ * @brief RTC SLOW_CLK frequency values
+ */
+typedef soc_rtc_slow_clk_src_t rtc_slow_freq_t;
+#define RTC_SLOW_FREQ_RTC SOC_RTC_SLOW_CLK_SRC_RC_SLOW         //!< Internal 150 kHz RC oscillator
+#define RTC_SLOW_FREQ_32K_XTAL SOC_RTC_SLOW_CLK_SRC_XTAL32K    //!< External 32 kHz XTAL
+#define RTC_SLOW_FREQ_8MD256 SOC_RTC_SLOW_CLK_SRC_RC_FAST_D256 //!< Internal 17.5 MHz RC oscillator, divided by 256
+
+/**
+ * @brief RTC FAST_CLK frequency values
+ */
+typedef soc_rtc_fast_clk_src_t rtc_fast_freq_t;
+#define RTC_FAST_FREQ_XTALD4 SOC_RTC_FAST_CLK_SRC_XTAL_DIV  //!< Main XTAL, divided by 2
+#define RTC_FAST_FREQ_8M SOC_RTC_FAST_CLK_SRC_RC_FAST       //!< Internal 17.5 MHz RC oscillator
+
+/* Alias of frequency related macros */
+#define RTC_FAST_CLK_FREQ_APPROX    SOC_CLK_RC_FAST_FREQ_APPROX
+#define RTC_FAST_CLK_FREQ_8M        SOC_CLK_RC_FAST_FREQ_APPROX
+#define RTC_SLOW_CLK_FREQ_150K      SOC_CLK_RC_SLOW_FREQ_APPROX
+#define RTC_SLOW_CLK_FREQ_8MD256    SOC_CLK_RC_FAST_D256_FREQ_APPROX
+#define RTC_SLOW_CLK_FREQ_32K       SOC_CLK_XTAL32K_FREQ_APPROX
+
+/* Alias of deprecated function names */
+#define rtc_clk_slow_freq_set(slow_freq) rtc_clk_slow_src_set(slow_freq)
+#define rtc_clk_slow_freq_get() rtc_clk_slow_src_get()
+#define rtc_clk_fast_freq_set(fast_freq) rtc_clk_fast_src_set(fast_freq)
+#define rtc_clk_fast_freq_get() rtc_clk_fast_src_get()
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/soc.h b/components/soc/esp32c6/include/soc/soc.h
new file mode 100644
index 0000000000..3c0901ab9a
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/soc.h
@@ -0,0 +1,262 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#ifndef __ASSEMBLER__
+#include <stdint.h>
+#include "esp_assert.h"
+#endif
+
+#include "esp_bit_defs.h"
+#include "reg_base.h"
+
+#define PRO_CPU_NUM (0)
+
+#define REG_UHCI_BASE(i)                        (DR_REG_UHCI0_BASE)                      // only one UHCI on C6
+#define REG_UART_BASE(i)                        (DR_REG_UART_BASE + (i) * 0x1000)        // UART0 and UART1
+#define REG_UART_AHB_BASE(i)                    (0x60000000 + (i) * 0x10000)
+#define UART_FIFO_AHB_REG(i)                    (REG_UART_AHB_BASE(i) + 0x0)
+#define REG_I2S_BASE(i)                         (DR_REG_I2S_BASE)                        // only one I2S on C6
+#define REG_TIMG_BASE(i)                        (DR_REG_TIMERGROUP0_BASE + (i) * 0x1000) // TIMERG0 and TIMERG1
+#define REG_SPI_MEM_BASE(i)                     (DR_REG_SPI0_BASE + (i) * 0x1000)        // SPIMEM0 and SPIMEM1
+#define REG_SPI_BASE(i)                         (DR_REG_SPI2_BASE)                       // only one GPSPI on C6
+#define REG_I2C_BASE(i)                         (DR_REG_I2C_EXT_BASE)                    // only one I2C on C6
+#define REG_MCPWM_BASE(i)                       (DR_REG_MCPWM_BASE)                      // only one MCPWM on C6
+#define REG_TWAI_BASE(i)                        (DR_REG_TWAI_BASE + (i) * 0x2000)        // TWAI0 and TWAI1
+
+//Registers Operation {{
+#define ETS_UNCACHED_ADDR(addr) (addr)
+#define ETS_CACHED_ADDR(addr) (addr)
+
+#ifndef __ASSEMBLER__
+
+//write value to register
+#define REG_WRITE(_r, _v)  do {                                                                                        \
+            (*(volatile uint32_t *)(_r)) = (_v);                                                                       \
+        } while(0)
+
+//read value from register
+#define REG_READ(_r) ({                                                                                                \
+            (*(volatile uint32_t *)(_r));                                                                              \
+        })
+
+//get bit or get bits from register
+#define REG_GET_BIT(_r, _b)  ({                                                                                        \
+            (*(volatile uint32_t*)(_r) & (_b));                                                                        \
+        })
+
+//set bit or set bits to register
+#define REG_SET_BIT(_r, _b)  do {                                                                                      \
+            *(volatile uint32_t*)(_r) = (*(volatile uint32_t*)(_r)) | (_b);                                            \
+        } while(0)
+
+//clear bit or clear bits of register
+#define REG_CLR_BIT(_r, _b)  do {                                                                                      \
+            *(volatile uint32_t*)(_r) = (*(volatile uint32_t*)(_r)) & (~(_b));                                         \
+        } while(0)
+
+//set bits of register controlled by mask
+#define REG_SET_BITS(_r, _b, _m) do {                                                                                  \
+            *(volatile uint32_t*)(_r) = (*(volatile uint32_t*)(_r) & ~(_m)) | ((_b) & (_m));                           \
+        } while(0)
+
+//get field from register, uses field _S & _V to determine mask
+#define REG_GET_FIELD(_r, _f) ({                                                                                       \
+            ((REG_READ(_r) >> (_f##_S)) & (_f##_V));                                                                   \
+        })
+
+//set field of a register from variable, uses field _S & _V to determine mask
+#define REG_SET_FIELD(_r, _f, _v) do {                                                                                 \
+            REG_WRITE((_r),((REG_READ(_r) & ~((_f##_V) << (_f##_S)))|(((_v) & (_f##_V))<<(_f##_S))));                  \
+        } while(0)
+
+//get field value from a variable, used when _f is not left shifted by _f##_S
+#define VALUE_GET_FIELD(_r, _f) (((_r) >> (_f##_S)) & (_f))
+
+//get field value from a variable, used when _f is left shifted by _f##_S
+#define VALUE_GET_FIELD2(_r, _f) (((_r) & (_f))>> (_f##_S))
+
+//set field value to a variable, used when _f is not left shifted by _f##_S
+#define VALUE_SET_FIELD(_r, _f, _v) ((_r)=(((_r) & ~((_f) << (_f##_S)))|((_v)<<(_f##_S))))
+
+//set field value to a variable, used when _f is left shifted by _f##_S
+#define VALUE_SET_FIELD2(_r, _f, _v) ((_r)=(((_r) & ~(_f))|((_v)<<(_f##_S))))
+
+//generate a value from a field value, used when _f is not left shifted by _f##_S
+#define FIELD_TO_VALUE(_f, _v) (((_v)&(_f))<<_f##_S)
+
+//generate a value from a field value, used when _f is left shifted by _f##_S
+#define FIELD_TO_VALUE2(_f, _v) (((_v)<<_f##_S) & (_f))
+
+//read value from register
+#define READ_PERI_REG(addr) ({                                                                                         \
+            (*((volatile uint32_t *)ETS_UNCACHED_ADDR(addr)));                                                         \
+        })
+
+//write value to register
+#define WRITE_PERI_REG(addr, val) do {                                                                                 \
+            (*((volatile uint32_t *)ETS_UNCACHED_ADDR(addr))) = (uint32_t)(val);                                       \
+        } while(0)
+
+//clear bits of register controlled by mask
+#define CLEAR_PERI_REG_MASK(reg, mask)  do {                                                                           \
+            WRITE_PERI_REG((reg), (READ_PERI_REG(reg)&(~(mask))));                                                     \
+        } while(0)
+
+//set bits of register controlled by mask
+#define SET_PERI_REG_MASK(reg, mask) do {                                                                              \
+            WRITE_PERI_REG((reg), (READ_PERI_REG(reg)|(mask)));                                                        \
+        } while(0)
+
+//get bits of register controlled by mask
+#define GET_PERI_REG_MASK(reg, mask) ({                                                                                \
+            (READ_PERI_REG(reg) & (mask));                                                                             \
+        })
+
+//get bits of register controlled by highest bit and lowest bit
+#define GET_PERI_REG_BITS(reg, hipos,lowpos) ({                                                                        \
+            ((READ_PERI_REG(reg)>>(lowpos))&((1<<((hipos)-(lowpos)+1))-1));                                            \
+        })
+
+//set bits of register controlled by mask and shift
+#define SET_PERI_REG_BITS(reg,bit_map,value,shift) do {                                                                \
+            WRITE_PERI_REG((reg),(READ_PERI_REG(reg)&(~((bit_map)<<(shift))))|(((value) & (bit_map))<<(shift)) );      \
+        } while(0)
+
+//get field of register
+#define GET_PERI_REG_BITS2(reg, mask,shift) ({                                                                         \
+            ((READ_PERI_REG(reg)>>(shift))&(mask));                                                                    \
+        })
+
+#endif /* !__ASSEMBLER__ */
+//}}
+
+//Periheral Clock {{
+#define  APB_CLK_FREQ_ROM                            ( 40*1000000 )
+#define  CPU_CLK_FREQ_ROM                            APB_CLK_FREQ_ROM
+#define  EFUSE_CLK_FREQ_ROM                          ( 20*1000000)
+#define  CPU_CLK_FREQ                                APB_CLK_FREQ
+#if CONFIG_IDF_ENV_FPGA
+#define  APB_CLK_FREQ                                ( 40*1000000 )
+#else
+#define  APB_CLK_FREQ                                ( 80*1000000 )
+#endif
+#define  REF_CLK_FREQ                                ( 1000000 )
+#define  RTC_CLK_FREQ                                (20*1000000)
+#define  XTAL_CLK_FREQ                               (40*1000000)
+#define  UART_CLK_FREQ                               APB_CLK_FREQ
+#define  WDT_CLK_FREQ                                APB_CLK_FREQ
+#define  TIMER_CLK_FREQ                              (80000000>>4) //80MHz divided by 16
+#define  SPI_CLK_DIV                                 4
+#define  TICKS_PER_US_ROM                            40              // CPU is 80MHz
+#define  GPIO_MATRIX_DELAY_NS                        0
+//}}
+
+/* Overall memory map */
+/* Note: We should not use MACROs similar in cache_memory.h
+ * those are defined during run-time. But the MACROs here
+ * should be defined statically!
+ */
+
+#define SOC_IROM_LOW    0x42000000
+#define SOC_IROM_HIGH   (SOC_IROM_LOW + (CONFIG_MMU_PAGE_SIZE<<7))
+#define SOC_DROM_LOW    SOC_IROM_HIGH
+#define SOC_DROM_HIGH   (SOC_IROM_LOW + (CONFIG_MMU_PAGE_SIZE<<8))
+#define SOC_IROM_MASK_LOW  0x40000000
+#define SOC_IROM_MASK_HIGH 0x4004AC00
+#define SOC_DROM_MASK_LOW  0x4004AC00
+#define SOC_DROM_MASK_HIGH 0x40050000
+#define SOC_IRAM_LOW    0x40800000
+#define SOC_IRAM_HIGH   0x40880000
+#define SOC_DRAM_LOW    0x40800000
+#define SOC_DRAM_HIGH   0x40880000
+#define SOC_RTC_IRAM_LOW  0x50000000 // ESP32-C6 only has 16k LP memory
+#define SOC_RTC_IRAM_HIGH 0x50004000
+#define SOC_RTC_DRAM_LOW  0x50000000
+#define SOC_RTC_DRAM_HIGH 0x50004000
+#define SOC_RTC_DATA_LOW  0x50000000
+#define SOC_RTC_DATA_HIGH 0x50004000
+
+//First and last words of the D/IRAM region, for both the DRAM address as well as the IRAM alias.
+#define SOC_DIRAM_IRAM_LOW    0x40800000
+#define SOC_DIRAM_IRAM_HIGH   0x40880000
+#define SOC_DIRAM_DRAM_LOW    0x40800000
+#define SOC_DIRAM_DRAM_HIGH   0x40880000
+
+// Region of memory accessible via DMA. See esp_ptr_dma_capable().
+#define SOC_DMA_LOW  0x40800000
+#define SOC_DMA_HIGH 0x40880000
+
+// Region of RAM that is byte-accessible. See esp_ptr_byte_accessible().
+#define SOC_BYTE_ACCESSIBLE_LOW     0x40800000
+#define SOC_BYTE_ACCESSIBLE_HIGH    0x40880000
+
+//Region of memory that is internal, as in on the same silicon die as the ESP32 CPUs
+//(excluding RTC data region, that's checked separately.) See esp_ptr_internal().
+#define SOC_MEM_INTERNAL_LOW        0x40800000
+#define SOC_MEM_INTERNAL_HIGH       0x40880000
+#define SOC_MEM_INTERNAL_LOW1       0x40800000
+#define SOC_MEM_INTERNAL_HIGH1      0x40880000
+
+#define SOC_MAX_CONTIGUOUS_RAM_SIZE (SOC_IRAM_HIGH - SOC_IRAM_LOW) ///< Largest span of contiguous memory (DRAM or IRAM) in the address space
+
+// Region of address space that holds peripherals
+#define SOC_PERIPHERAL_LOW 0x60000000
+#define SOC_PERIPHERAL_HIGH 0x60100000
+
+// Debug region, not used by software
+#define SOC_DEBUG_LOW 0x20000000
+#define SOC_DEBUG_HIGH 0x28000000
+
+// Start (highest address) of ROM boot stack, only relevant during early boot
+#define SOC_ROM_STACK_START         0x4087c770
+
+
+// ESP32C6-TODO @wanglei Need check
+/* Defined for flash mmap */
+#define REGIONS_COUNT                   2
+#define PAGES_PER_REGION                256
+#define IROM0_PAGES_START               (CACHE_IROM_MMU_START / sizeof(uint32_t))
+#define IROM0_PAGES_END                 (CACHE_IROM_MMU_END / sizeof(uint32_t))
+#define DROM0_PAGES_START               (CACHE_DROM_MMU_START / sizeof(uint32_t))
+#define DROM0_PAGES_END                 (CACHE_DROM_MMU_END / sizeof(uint32_t))
+#define INVALID_ENTRY_VAL               MMU_TABLE_INVALID_VAL
+#define VALID_ENTRY_VAL                 MMU_TABLE_VALID_VAL
+#define MMU_ADDR_MASK                   MMU_ADDRESS_MASK
+#define PAGE_IN_FLASH(page)             ((page) | MMU_MSPI_VALID)   // ESP32C6-TODO
+#define VADDR1_START_ADDR               IRAM0_CACHE_ADDRESS_LOW
+#define PRO_IRAM0_FIRST_USABLE_PAGE     IROM0_PAGES_START
+#define VADDR0_START_ADDR               DRAM0_CACHE_ADDRESS_LOW
+#define VADDR1_FIRST_USABLE_ADDR        SOC_IROM_LOW
+
+
+
+//On RISC-V CPUs, the interrupt sources are all external interrupts, whose type, source and priority are configured by SW.
+//There is no HW NMI conception. SW should controlled the masked levels through INT_THRESH_REG.
+
+//CPU0 Interrupt number reserved in riscv/vector.S, not touch this.
+#define ETS_T1_WDT_INUM                         24
+#define ETS_CACHEERR_INUM                       25
+#define ETS_MEMPROT_ERR_INUM                    26
+//CPU0 Max valid interrupt number
+#define ETS_MAX_INUM                            31
+
+//CPU0 Interrupt number used in ROM, should be cancelled in SDK
+#define ETS_SLC_INUM                            1
+#define ETS_UART0_INUM                          5
+#define ETS_UART1_INUM                          5
+#define ETS_SPI2_INUM                           1
+//CPU0 Interrupt number used in ROM code only when module init function called, should pay attention here.
+#define ETS_GPIO_INUM       4
+
+//Other interrupt number should be managed by the user
+
+//Invalid interrupt for number interrupt matrix
+#define ETS_INVALID_INUM                        0
+
+//Interrupt medium level, used for INT WDT for example
+#define SOC_INTERRUPT_LEVEL_MEDIUM              4
diff --git a/components/soc/esp32c6/include/soc/soc_caps.h b/components/soc/esp32c6/include/soc/soc_caps.h
new file mode 100644
index 0000000000..ee968f3577
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/soc_caps.h
@@ -0,0 +1,405 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+// The long term plan is to have a single soc_caps.h for each peripheral.
+// During the refactoring and multichip support development process, we
+// seperate these information into periph_caps.h for each peripheral and
+// include them here.
+
+/*
+ * These defines are parsed and imported as kconfig variables via the script
+ * `tools/gen_soc_caps_kconfig/gen_soc_caps_kconfig.py`
+ *
+ * If this file is changed the script will automatically run the script
+ * and generate the kconfig variables as part of the pre-commit hooks.
+ *
+ * It can also be ran manually with `./tools/gen_soc_caps_kconfig/gen_soc_caps_kconfig.py 'components/soc/esp32c6/include/soc/'`
+ *
+ * For more information see `tools/gen_soc_caps_kconfig/README.md`
+ *
+*/
+
+#pragma once
+
+/*-------------------------- COMMON CAPS ---------------------------------------*/
+// #define SOC_ADC_SUPPORTED               1 // TODO: IDF-5310
+// #define SOC_DEDICATED_GPIO_SUPPORTED    1 // TODO: IDF-5331
+#define SOC_GDMA_SUPPORTED              1
+// #define SOC_TWAI_SUPPORTED              1 // TODO: IDF-5313
+#define SOC_BT_SUPPORTED                1
+#define SOC_ASYNC_MEMCPY_SUPPORTED      1
+#define SOC_USB_SERIAL_JTAG_SUPPORTED   1
+// #define SOC_TEMP_SENSOR_SUPPORTED       1 // TODO: IDF-5322
+#define SOC_WIFI_SUPPORTED              1
+#define SOC_SUPPORTS_SECURE_DL_MODE     1
+#define SOC_RISCV_COPROC_SUPPORTED      1
+#define SOC_EFUSE_KEY_PURPOSE_FIELD     1
+#define SOC_EFUSE_HAS_EFUSE_RST_BUG     1
+#define SOC_RTC_FAST_MEM_SUPPORTED      1
+#define SOC_RTC_MEM_SUPPORTED           1
+// #define SOC_I2S_SUPPORTED               1 // TODO: IDF-5314
+// #define SOC_RMT_SUPPORTED               1 // TODO: IDF-5320
+// #define SOC_SDM_SUPPORTED               1 // TODO: IDF-5318
+// #define SOC_LEDC_SUPPORTED              1 // TODO: IDF-5328
+// #define SOC_I2C_SUPPORTED               1 // TODO: IDF-5326
+#define SOC_SYSTIMER_SUPPORTED          1
+#define SOC_SUPPORT_COEXISTENCE         1
+// #define SOC_AES_SUPPORTED               1 // TODO: IDF-5356
+// #define SOC_MPI_SUPPORTED               1
+// #define SOC_SHA_SUPPORTED               1 // TODO: IDF-5353
+// #define SOC_HMAC_SUPPORTED              1 // TODO: IDF-5355
+// #define SOC_DIG_SIGN_SUPPORTED          1 // TODO: IDF-5360
+#define SOC_FLASH_ENC_SUPPORTED         1
+#define SOC_SECURE_BOOT_SUPPORTED       1
+// #define SOC_MEMPROT_SUPPORTED           1 // TODO: IDF-5684
+
+/*-------------------------- XTAL CAPS ---------------------------------------*/
+#define SOC_XTAL_SUPPORT_40M            1
+
+// TODO: IDF-5356 (Copy from esp32c3, need check)
+/*-------------------------- AES CAPS -----------------------------------------*/
+#define SOC_AES_SUPPORT_DMA     (1)
+
+/* Has a centralized DMA, which is shared with all peripherals */
+#define SOC_AES_GDMA            (1)
+
+#define SOC_AES_SUPPORT_AES_128 (1)
+#define SOC_AES_SUPPORT_AES_256 (1)
+
+// TODO: IDF-5310 (Copy from esp32c3, need check)
+/*-------------------------- ADC CAPS -------------------------------*/
+/*!< SAR ADC Module*/
+#define SOC_ADC_DIG_CTRL_SUPPORTED              1
+#define SOC_ADC_ARBITER_SUPPORTED               1
+#define SOC_ADC_FILTER_SUPPORTED                1
+#define SOC_ADC_MONITOR_SUPPORTED               1
+#define SOC_ADC_PERIPH_NUM                      (2)
+#define SOC_ADC_CHANNEL_NUM(PERIPH_NUM)         ((PERIPH_NUM==0)? 5 : 1)
+#define SOC_ADC_MAX_CHANNEL_NUM                 (5)
+#define SOC_ADC_ATTEN_NUM                       (4)
+
+/*!< Digital */
+#define SOC_ADC_DIGI_CONTROLLER_NUM             (1U)
+#define SOC_ADC_PATT_LEN_MAX                    (8) /*!< One pattern table, each contains 8 items. Each item takes 1 byte */
+#define SOC_ADC_DIGI_MAX_BITWIDTH               (12)
+#define SOC_ADC_DIGI_FILTER_NUM                 (2)
+#define SOC_ADC_DIGI_MONITOR_NUM                (2)
+/*!< F_sample = F_digi_con / 2 / interval. F_digi_con = 5M for now. 30 <= interva <= 4095 */
+#define SOC_ADC_SAMPLE_FREQ_THRES_HIGH          83333
+#define SOC_ADC_SAMPLE_FREQ_THRES_LOW           611
+
+/*!< RTC */
+#define SOC_ADC_RTC_MIN_BITWIDTH                (12)
+#define SOC_ADC_RTC_MAX_BITWIDTH                (12)
+
+/*!< Calibration */
+#define SOC_ADC_CALIBRATION_V1_SUPPORTED        (0) /*!< support HW offset calibration version 1*/
+
+// ESP32C6-TODO: Copy from esp32c6, need check
+/*-------------------------- APB BACKUP DMA CAPS -------------------------------*/
+#define SOC_APB_BACKUP_DMA              (0)
+
+/*-------------------------- BROWNOUT CAPS -----------------------------------*/
+#define SOC_BROWNOUT_RESET_SUPPORTED 1
+
+/*-------------------------- CACHE CAPS --------------------------------------*/
+#define SOC_SHARED_IDCACHE_SUPPORTED            1   //Shared Cache for both instructions and data
+
+/*-------------------------- CPU CAPS ----------------------------------------*/
+#define SOC_CPU_CORES_NUM               (1U)
+#define SOC_CPU_INTR_NUM                32
+#define SOC_CPU_HAS_FLEXIBLE_INTC       1
+#define SOC_RV32A_SUPPORTED             1
+#define SOC_INT_PLIC_SUPPORTED          1       //riscv platform-level interrupt controller
+
+#define SOC_CPU_BREAKPOINTS_NUM         4
+#define SOC_CPU_WATCHPOINTS_NUM         4
+#define SOC_CPU_WATCHPOINT_SIZE         0x80000000 // bytes
+
+// TODO: IDF-5339 (Copy from esp32c3, need check)
+/*-------------------------- MMU CAPS ----------------------------------------*/
+#define SOC_MMU_PAGE_SIZE_CONFIGURABLE  (1)
+
+// TODO: IDF-5360 (Copy from esp32c3, need check)
+/*-------------------------- DIGITAL SIGNATURE CAPS ----------------------------------------*/
+/** The maximum length of a Digital Signature in bits. */
+#define SOC_DS_SIGNATURE_MAX_BIT_LEN (3072)
+
+/** Initialization vector (IV) length for the RSA key parameter message digest (MD) in bytes. */
+#define SOC_DS_KEY_PARAM_MD_IV_LENGTH (16)
+
+/** Maximum wait time for DS parameter decryption key. If overdue, then key error.
+    See TRM DS chapter for more details */
+#define SOC_DS_KEY_CHECK_MAX_WAIT_US (1100)
+
+// TODO: IDF-5319 (Copy from esp32c3, need check)
+/*-------------------------- GDMA CAPS -------------------------------------*/
+#define SOC_GDMA_GROUPS                 (1U) // Number of GDMA groups
+#define SOC_GDMA_PAIRS_PER_GROUP        (3)  // Number of GDMA pairs in each group
+
+// TODO: IDF-5321 (Copy from esp32c3, need check)
+/*-------------------------- GPIO CAPS ---------------------------------------*/
+// ESP32-C6 has 1 GPIO peripheral
+#define SOC_GPIO_PORT               (1U)
+#define SOC_GPIO_PIN_COUNT          (31)
+
+// Target has no full RTC IO subsystem, so GPIO is 100% "independent" of RTC
+// On ESP32-C6, Digital IOs have their own registers to control pullup/down capability, independent of RTC registers.
+#define SOC_GPIO_SUPPORTS_RTC_INDEPENDENT       (1)
+// Force hold is a new function of ESP32-C6
+#define SOC_GPIO_SUPPORT_FORCE_HOLD         (1)
+// GPIO0~5 on ESP32C6 can support chip deep sleep wakeup
+#define SOC_GPIO_SUPPORT_DEEPSLEEP_WAKEUP   (1)
+
+#define SOC_GPIO_VALID_GPIO_MASK        ((1U<<SOC_GPIO_PIN_COUNT) - 1)
+#define SOC_GPIO_VALID_OUTPUT_GPIO_MASK SOC_GPIO_VALID_GPIO_MASK
+#define SOC_GPIO_DEEP_SLEEP_WAKE_VALID_GPIO_MASK        (0ULL | BIT0 | BIT1 | BIT2 | BIT3 | BIT4 | BIT5)
+
+// Support to configure sleep status
+#define SOC_GPIO_SUPPORT_SLP_SWITCH  (1)
+
+// TODO: IDF-5331 (Copy from esp32c3, need check)
+/*-------------------------- Dedicated GPIO CAPS -----------------------------*/
+#define SOC_DEDIC_GPIO_OUT_CHANNELS_NUM (8) /*!< 8 outward channels on each CPU core */
+#define SOC_DEDIC_GPIO_IN_CHANNELS_NUM  (8) /*!< 8 inward channels on each CPU core */
+#define SOC_DEDIC_PERIPH_ALWAYS_ENABLE  (1) /*!< The dedicated GPIO (a.k.a. fast GPIO) is featured by some customized CPU instructions, which is always enabled */
+
+// TODO: IDF-5326 (Copy from esp32c3, need check)
+/*-------------------------- I2C CAPS ----------------------------------------*/
+// ESP32-C6 has 1 I2C
+#define SOC_I2C_NUM                 (1U)
+
+#define SOC_I2C_FIFO_LEN            (32) /*!< I2C hardware FIFO depth */
+#define SOC_I2C_SUPPORT_SLAVE       (1)
+
+// FSM_RST only resets the FSM, not using it. So SOC_I2C_SUPPORT_HW_FSM_RST not defined.
+#define SOC_I2C_SUPPORT_HW_CLR_BUS  (1)
+
+#define SOC_I2C_SUPPORT_XTAL        (1)
+#define SOC_I2C_SUPPORT_RTC         (1)
+
+// TODO: IDF-5314 (Copy from esp32c3, need check)
+/*-------------------------- I2S CAPS ----------------------------------------*/
+#define SOC_I2S_NUM                 (1)
+#define SOC_I2S_HW_VERSION_2        (1)
+#define SOC_I2S_SUPPORTS_PCM        (1)
+#define SOC_I2S_SUPPORTS_PDM        (1)
+#define SOC_I2S_SUPPORTS_PDM_TX     (1)
+#define SOC_I2S_SUPPORTS_PDM_CODEC  (1)
+#define SOC_I2S_SUPPORTS_TDM        (1)
+
+// TODO: IDF-5328 (Copy from esp32c3, need check)
+/*-------------------------- LEDC CAPS ---------------------------------------*/
+#define SOC_LEDC_SUPPORT_APB_CLOCK   (1)
+#define SOC_LEDC_SUPPORT_XTAL_CLOCK  (1)
+#define SOC_LEDC_CHANNEL_NUM         (6)
+#define SOC_LEDC_TIMER_BIT_WIDE_NUM  (14)
+#define SOC_LEDC_SUPPORT_FADE_STOP   (1)
+
+// TODO: IDF-5684 (Copy from esp32c3, need check)
+/*-------------------------- MPU CAPS ----------------------------------------*/
+#define SOC_MPU_CONFIGURABLE_REGIONS_SUPPORTED    0
+#define SOC_MPU_MIN_REGION_SIZE                   0x20000000U
+#define SOC_MPU_REGIONS_MAX_NUM                   8
+#define SOC_MPU_REGION_RO_SUPPORTED               0
+#define SOC_MPU_REGION_WO_SUPPORTED               0
+
+// TODO: IDF-5320 (Copy from esp32c3, need check)
+/*--------------------------- RMT CAPS ---------------------------------------*/
+#define SOC_RMT_GROUPS                        1U /*!< One RMT group */
+#define SOC_RMT_TX_CANDIDATES_PER_GROUP       2  /*!< Number of channels that capable of Transmit */
+#define SOC_RMT_RX_CANDIDATES_PER_GROUP       2  /*!< Number of channels that capable of Receive */
+#define SOC_RMT_CHANNELS_PER_GROUP            4  /*!< Total 4 channels */
+#define SOC_RMT_MEM_WORDS_PER_CHANNEL         48 /*!< Each channel owns 48 words memory (1 word = 4 Bytes) */
+#define SOC_RMT_SUPPORT_RX_PINGPONG           1  /*!< Support Ping-Pong mode on RX path */
+#define SOC_RMT_SUPPORT_RX_DEMODULATION       1  /*!< Support signal demodulation on RX path (i.e. remove carrier) */
+#define SOC_RMT_SUPPORT_TX_ASYNC_STOP         1  /*!< Support stop transmission asynchronously */
+#define SOC_RMT_SUPPORT_TX_LOOP_COUNT         1  /*!< Support transmit specified number of cycles in loop mode */
+#define SOC_RMT_SUPPORT_TX_SYNCHRO            1  /*!< Support coordinate a group of TX channels to start simultaneously */
+#define SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY  1  /*!< TX carrier can be modulated to data phase only */
+#define SOC_RMT_SUPPORT_XTAL                  1  /*!< Support set XTAL clock as the RMT clock source */
+#define SOC_RMT_SUPPORT_APB                   1  /*!< Support set APB as the RMT clock source */
+#define SOC_RMT_SUPPORT_RC_FAST               1  /*!< Support set RC_FAST clock as the RMT clock source */
+
+// TODO: IDF-5348 (Copy from esp32c3, need check)
+/*-------------------------- RTC CAPS --------------------------------------*/
+#define SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH       (128)
+#define SOC_RTC_CNTL_CPU_PD_REG_FILE_NUM        (108)
+#define SOC_RTC_CNTL_CPU_PD_DMA_ADDR_ALIGN      (SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH >> 3)
+#define SOC_RTC_CNTL_CPU_PD_DMA_BLOCK_SIZE      (SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH >> 3)
+
+#define SOC_RTC_CNTL_CPU_PD_RETENTION_MEM_SIZE  (SOC_RTC_CNTL_CPU_PD_REG_FILE_NUM * (SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH >> 3))
+
+/*-------------------------- RTCIO CAPS --------------------------------------*/
+/* No dedicated RTCIO subsystem on ESP32-C6. RTC functions are still supported
+ * for hold, wake & 32kHz crystal functions - via rtc_cntl_reg */
+#define SOC_RTCIO_PIN_COUNT    (0U)
+
+// TODO: IDF-5359 (Copy from esp32c3, need check)
+/*--------------------------- RSA CAPS ---------------------------------------*/
+#define SOC_RSA_MAX_BIT_LEN    (3072)
+
+// TODO: IDF-5353 (Copy from esp32c3, need check)
+/*--------------------------- SHA CAPS ---------------------------------------*/
+
+/* Max amount of bytes in a single DMA operation is 4095,
+   for SHA this means that the biggest safe amount of bytes is
+   31 blocks of 128 bytes = 3968
+*/
+#define SOC_SHA_DMA_MAX_BUFFER_SIZE     (3968)
+#define SOC_SHA_SUPPORT_DMA             (1)
+
+/* The SHA engine is able to resume hashing from a user */
+#define SOC_SHA_SUPPORT_RESUME          (1)
+
+/* Has a centralized DMA, which is shared with all peripherals */
+#define SOC_SHA_GDMA             (1)
+
+/* Supported HW algorithms */
+#define SOC_SHA_SUPPORT_SHA1            (1)
+#define SOC_SHA_SUPPORT_SHA224          (1)
+#define SOC_SHA_SUPPORT_SHA256          (1)
+
+// TODO: IDF-5318 (Copy from esp32c3, need check)
+/*-------------------------- Sigma Delta Modulator CAPS -----------------*/
+#define SOC_SDM_GROUPS             1U
+#define SOC_SDM_CHANNELS_PER_GROUP 4
+
+// TODO: IDF-5334 (Copy from esp32c3, need check)
+/*-------------------------- SPI CAPS ----------------------------------------*/
+#define SOC_SPI_PERIPH_NUM          2
+#define SOC_SPI_PERIPH_CS_NUM(i)    6
+
+#define SOC_SPI_MAXIMUM_BUFFER_SIZE     64
+
+#define SOC_SPI_SUPPORT_DDRCLK              1
+#define SOC_SPI_SLAVE_SUPPORT_SEG_TRANS     1
+#define SOC_SPI_SUPPORT_CD_SIG              1
+#define SOC_SPI_SUPPORT_CONTINUOUS_TRANS    1
+#define SOC_SPI_SUPPORT_SLAVE_HD_VER2       1
+
+// Peripheral supports DIO, DOUT, QIO, or QOUT
+// host_id = 0 -> SPI0/SPI1, host_id = 1 -> SPI2,
+#define SOC_SPI_PERIPH_SUPPORT_MULTILINE_MODE(host_id)  ({(void)host_id; 1;})
+
+// Peripheral supports output given level during its "dummy phase"
+#define SOC_SPI_PERIPH_SUPPORT_CONTROL_DUMMY_OUT 1
+
+#define SOC_MEMSPI_IS_INDEPENDENT 1
+#define SOC_SPI_MAX_PRE_DIVIDER 16
+
+// TODO: IDF-5333 (Copy from esp32c3, need check)
+/*-------------------------- SPI MEM CAPS ---------------------------------------*/
+#define SOC_SPI_MEM_SUPPORT_AUTO_WAIT_IDLE                (1)
+#define SOC_SPI_MEM_SUPPORT_AUTO_SUSPEND                  (1)
+#define SOC_SPI_MEM_SUPPORT_AUTO_RESUME                   (1)
+#define SOC_SPI_MEM_SUPPORT_IDLE_INTR                     (1)
+#define SOC_SPI_MEM_SUPPORT_SW_SUSPEND                    (1)
+#define SOC_SPI_MEM_SUPPORT_CHECK_SUS                     (1)
+
+#define SOC_MEMSPI_SRC_FREQ_80M_SUPPORTED         1
+#define SOC_MEMSPI_SRC_FREQ_40M_SUPPORTED         1
+#define SOC_MEMSPI_SRC_FREQ_26M_SUPPORTED         1
+#define SOC_MEMSPI_SRC_FREQ_20M_SUPPORTED         1
+
+// TODO: IDF-5323 (Copy from esp32c3, need check)
+/*-------------------------- SYSTIMER CAPS ----------------------------------*/
+#define SOC_SYSTIMER_COUNTER_NUM            2  // Number of counter units
+#define SOC_SYSTIMER_ALARM_NUM              3  // Number of alarm units
+#define SOC_SYSTIMER_BIT_WIDTH_LO           32 // Bit width of systimer low part
+#define SOC_SYSTIMER_BIT_WIDTH_HI           20 // Bit width of systimer high part
+#define SOC_SYSTIMER_FIXED_DIVIDER          1  // Clock source divider is fixed: 2.5
+#define SOC_SYSTIMER_INT_LEVEL              1  // Systimer peripheral uses level interrupt
+#define SOC_SYSTIMER_ALARM_MISS_COMPENSATE  1  // Systimer peripheral can generate interrupt immediately if t(target) > t(current)
+
+// TODO: IDF-5332 (Copy from esp32c3, need check)
+/*--------------------------- TIMER GROUP CAPS ---------------------------------------*/
+#define SOC_TIMER_GROUPS                  (2)
+#define SOC_TIMER_GROUP_TIMERS_PER_GROUP  (1U)
+#define SOC_TIMER_GROUP_COUNTER_BIT_WIDTH (54)
+#define SOC_TIMER_GROUP_SUPPORT_XTAL      (1)
+#define SOC_TIMER_GROUP_SUPPORT_APB       (1)
+#define SOC_TIMER_GROUP_TOTAL_TIMERS      (2)
+
+// TODO: IDF-5313 (Copy from esp32c3, need check)
+/*-------------------------- TWAI CAPS ---------------------------------------*/
+#define SOC_TWAI_BRP_MIN                2
+#define SOC_TWAI_BRP_MAX                16384
+#define SOC_TWAI_SUPPORTS_RX_STATUS     1
+
+// TODO: IDF-5357 (Copy from esp32c3, need check)
+/*-------------------------- Secure Boot CAPS----------------------------*/
+#define SOC_SECURE_BOOT_V2_RSA              1
+#define SOC_SECURE_BOOT_V2_ECC              1
+#define SOC_EFUSE_SECURE_BOOT_KEY_DIGESTS   3
+#define SOC_EFUSE_REVOKE_BOOT_KEY_DIGESTS   1
+#define SOC_SUPPORT_SECURE_BOOT_REVOKE_KEY  1
+
+// TODO: IDF-5358 (Copy from esp32c3, need check)
+/*-------------------------- Flash Encryption CAPS----------------------------*/
+#define SOC_FLASH_ENCRYPTED_XTS_AES_BLOCK_MAX   (32)
+#define SOC_FLASH_ENCRYPTION_XTS_AES        1
+#define SOC_FLASH_ENCRYPTION_XTS_AES_128    1
+
+// TODO: IDF-5684 (Copy from esp32c3, need check)
+/*-------------------------- MEMPROT CAPS ------------------------------------*/
+#define SOC_MEMPROT_CPU_PREFETCH_PAD_SIZE   16
+#define SOC_MEMPROT_MEM_ALIGN_SIZE          512
+
+// TODO: IDF-5338 (Copy from esp32c3, need check)
+/*-------------------------- UART CAPS ---------------------------------------*/
+// ESP32-C6 has 2 UARTs
+#define SOC_UART_NUM                (2)
+#define SOC_UART_FIFO_LEN           (128)      /*!< The UART hardware FIFO length */
+#define SOC_UART_BITRATE_MAX        (5000000)  /*!< Max bit rate supported by UART */
+
+#define SOC_UART_SUPPORT_APB_CLK    (1)     /*!< Support APB as the clock source */
+#define SOC_UART_SUPPORT_RTC_CLK    (0)     /*!< Support RTC clock as the clock source */ // TODO: IDF-5338
+#define SOC_UART_SUPPORT_XTAL_CLK   (1)     /*!< Support XTAL clock as the clock source */
+// #define SOC_UART_SUPPORT_WAKEUP_INT (1)         /*!< Support UART wakeup interrupt */ // TODO: IDF-5338
+#define SOC_UART_REQUIRE_CORE_RESET (1)
+
+// UART has an extra TX_WAIT_SEND state when the FIFO is not empty and XOFF is enabled
+#define SOC_UART_SUPPORT_FSM_TX_WAIT_SEND   (1)
+
+// TODO: IDF-5679 (Copy from esp32c3, need check)
+/*-------------------------- COEXISTENCE HARDWARE PTI CAPS -------------------------------*/
+#define SOC_COEX_HW_PTI                 (1)
+
+// TODO: IDF-5680 (Copy from esp32c3, need check)
+/*--------------- PHY REGISTER AND MEMORY SIZE CAPS --------------------------*/
+#define SOC_PHY_DIG_REGS_MEM_SIZE       (21*4)
+#define SOC_MAC_BB_PD_MEM_SIZE          (192*4)
+
+// TODO: IDF-5679 (Copy from esp32c3, need check)
+/*--------------- WIFI LIGHT SLEEP CLOCK WIDTH CAPS --------------------------*/
+#define SOC_WIFI_LIGHT_SLEEP_CLK_WIDTH  (12)
+
+// TODO: IDF-5351 (Copy from esp32c3, need check)
+/*-------------------------- Power Management CAPS ----------------------------*/
+#define SOC_PM_SUPPORT_WIFI_WAKEUP      (1)
+
+#define SOC_PM_SUPPORT_BT_WAKEUP        (1)
+
+#define SOC_PM_SUPPORT_CPU_PD           (1)
+
+#define SOC_PM_SUPPORT_WIFI_PD          (1)
+
+#define SOC_PM_SUPPORT_BT_PD            (1)
+
+// TODO: IDF-5322 (Copy from esp32c3, need check)
+/*-------------------------- Temperature Sensor CAPS -------------------------------------*/
+#define SOC_TEMPERATURE_SENSOR_SUPPORT_FAST_RC                (1)
+#define SOC_TEMPERATURE_SENSOR_SUPPORT_XTAL                (1)
+
+// TODO: IDF-5679 (Copy from esp32c3, need check)
+/*------------------------------------ WI-FI CAPS ------------------------------------*/
+#define SOC_WIFI_HW_TSF                 (1)    /*!< Support hardware TSF */
+#define SOC_WIFI_FTM_SUPPORT            (1)    /*!< Support FTM */
+#define SOC_WIFI_GCMP_SUPPORT           (1)    /*!< Support GCMP(GCMP128 and GCMP256) */
+#define SOC_WIFI_WAPI_SUPPORT           (1)    /*!< Support WAPI */
+#define SOC_WIFI_CSI_SUPPORT            (1)    /*!< Support CSI */
+#define SOC_WIFI_MESH_SUPPORT           (1)    /*!< Support WIFI MESH */
diff --git a/components/soc/esp32c6/include/soc/soc_pins.h b/components/soc/esp32c6/include/soc/soc_pins.h
new file mode 100644
index 0000000000..914f22122d
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/soc_pins.h
@@ -0,0 +1,16 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+/*
+ * Pin definition header file. The long term plan is to have a single soc_pins.h for all
+ * peripherals. Now we temporarily separate these information into periph_pins/channels.h for each
+ * peripheral and include them here to avoid developing conflicts in those header files.
+ */
+
+#pragma once
+
+#include "soc/gpio_pins.h"
+#include "soc/spi_pins.h"
diff --git a/components/soc/esp32c6/include/soc/spi_pins.h b/components/soc/esp32c6/include/soc/spi_pins.h
new file mode 100644
index 0000000000..a2fd8ef943
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/spi_pins.h
@@ -0,0 +1,26 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#ifndef _SOC_SPI_PINS_H_
+#define _SOC_SPI_PINS_H_
+
+#define SPI_FUNC_NUM            0
+#define SPI_IOMUX_PIN_NUM_HD    12
+#define SPI_IOMUX_PIN_NUM_CS    14
+#define SPI_IOMUX_PIN_NUM_MOSI  16
+#define SPI_IOMUX_PIN_NUM_CLK   15
+#define SPI_IOMUX_PIN_NUM_MISO  17
+#define SPI_IOMUX_PIN_NUM_WP    13
+
+#define SPI2_FUNC_NUM           2
+#define SPI2_IOMUX_PIN_NUM_MISO 2
+#define SPI2_IOMUX_PIN_NUM_HD   4
+#define SPI2_IOMUX_PIN_NUM_WP   5
+#define SPI2_IOMUX_PIN_NUM_CLK  6
+#define SPI2_IOMUX_PIN_NUM_MOSI 7
+#define SPI2_IOMUX_PIN_NUM_CS   10
+
+#endif
diff --git a/components/soc/esp32c6/include/soc/system_reg.h b/components/soc/esp32c6/include/soc/system_reg.h
new file mode 100644
index 0000000000..4ed6ac2ac2
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/system_reg.h
@@ -0,0 +1,12 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "soc/hp_system_reg.h"
+
+// TODO: IDF-5720
+#include "intpri_reg.h"
+#define SYSTEM_CPU_INTR_FROM_CPU_0_REG INTPRI_CPU_INTR_FROM_CPU_0_REG
+#define SYSTEM_CPU_INTR_FROM_CPU_0 INTPRI_CPU_INTR_FROM_CPU_0
diff --git a/components/soc/esp32c6/include/soc/uart_channel.h b/components/soc/esp32c6/include/soc/uart_channel.h
new file mode 100644
index 0000000000..b81bfc432d
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/uart_channel.h
@@ -0,0 +1,21 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+// This file defines GPIO lookup macros for available UART IO_MUX pins on ESP32C3.
+
+#ifndef _SOC_UART_CHANNEL_H
+#define _SOC_UART_CHANNEL_H
+
+//UART channels
+#define UART_GPIO21_DIRECT_CHANNEL      UART_NUM_0
+#define UART_NUM_0_TXD_DIRECT_GPIO_NUM  21
+#define UART_GPIO20_DIRECT_CHANNEL      UART_NUM_0
+#define UART_NUM_0_RXD_DIRECT_GPIO_NUM  20
+
+#define UART_TXD_GPIO21_DIRECT_CHANNEL  UART_GPIO21_DIRECT_CHANNEL
+#define UART_RXD_GPIO20_DIRECT_CHANNEL  UART_GPIO20_DIRECT_CHANNEL
+
+#endif
diff --git a/components/soc/esp32c6/include/soc/uart_pins.h b/components/soc/esp32c6/include/soc/uart_pins.h
new file mode 100644
index 0000000000..cafc2c7380
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/uart_pins.h
@@ -0,0 +1,36 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#include "soc/io_mux_reg.h"
+
+/* Specify the number of pins for UART */
+#define SOC_UART_PINS_COUNT  (4)
+
+/* Specify the GPIO pin number for each UART signal in the IOMUX */
+#define U0RXD_GPIO_NUM 17
+#define U0TXD_GPIO_NUM 16
+#define U0RTS_GPIO_NUM (-1)
+#define U0CTS_GPIO_NUM (-1)
+
+#define U1RXD_GPIO_NUM (-1)
+#define U1TXD_GPIO_NUM (-1)
+#define U1RTS_GPIO_NUM (-1)
+#define U1CTS_GPIO_NUM (-1)
+
+/* The following defines are necessary for reconfiguring the UART
+ * to use IOMUX, at runtime. */
+#define U0TXD_MUX_FUNC  (FUNC_U0TXD_U0TXD)
+#define U0RXD_MUX_FUNC  (FUNC_U0RXD_U0RXD)
+/* No func for the following pins, they shall not be used */
+#define U0RTS_MUX_FUNC  (-1)
+#define U0CTS_MUX_FUNC  (-1)
+/* Same goes for UART1 */
+#define U1TXD_MUX_FUNC  (-1)
+#define U1RXD_MUX_FUNC  (-1)
+#define U1RTS_MUX_FUNC  (-1)
+#define U1CTS_MUX_FUNC  (-1)
diff --git a/components/soc/esp32c6/include/soc/wdev_reg.h b/components/soc/esp32c6/include/soc/wdev_reg.h
new file mode 100644
index 0000000000..d4207e5c88
--- /dev/null
+++ b/components/soc/esp32c6/include/soc/wdev_reg.h
@@ -0,0 +1,13 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#include "soc.h"
+#include "soc/lpperi_reg.h"
+
+/* Hardware random number generator register */
+#define WDEV_RND_REG LPPERI_RNG_DATA_REG
diff --git a/components/soc/esp32c6/ledc_periph.c b/components/soc/esp32c6/ledc_periph.c
new file mode 100644
index 0000000000..b150f9bc99
--- /dev/null
+++ b/components/soc/esp32c6/ledc_periph.c
@@ -0,0 +1,17 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "soc/ledc_periph.h"
+#include "soc/gpio_sig_map.h"
+
+/*
+ Bunch of constants for every LEDC peripheral: GPIO signals
+*/
+const ledc_signal_conn_t ledc_periph_signal[1] = {
+	{
+        .sig_out0_idx = LEDC_LS_SIG_OUT0_IDX,
+	}
+};
diff --git a/components/soc/esp32c6/rmt_periph.c b/components/soc/esp32c6/rmt_periph.c
new file mode 100644
index 0000000000..0c5a55871e
--- /dev/null
+++ b/components/soc/esp32c6/rmt_periph.c
@@ -0,0 +1,35 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "soc/rmt_periph.h"
+#include "soc/gpio_sig_map.h"
+
+const rmt_signal_conn_t rmt_periph_signals = {
+    .groups = {
+        [0] = {
+            .module = PERIPH_RMT_MODULE,
+            .irq = ETS_RMT_INTR_SOURCE,
+            .channels = {
+                [0] = {
+                    .tx_sig = RMT_SIG_OUT0_IDX,
+                    .rx_sig = -1
+                },
+                [1] = {
+                    .tx_sig = RMT_SIG_OUT1_IDX,
+                    .rx_sig = -1
+                },
+                [2] = {
+                    .tx_sig = -1,
+                    .rx_sig = RMT_SIG_IN0_IDX
+                },
+                [3] = {
+                    .tx_sig = -1,
+                    .rx_sig = RMT_SIG_IN1_IDX
+                },
+            }
+        }
+    }
+};
diff --git a/components/soc/esp32c6/sdm_periph.c b/components/soc/esp32c6/sdm_periph.c
new file mode 100644
index 0000000000..6d41dc98f1
--- /dev/null
+++ b/components/soc/esp32c6/sdm_periph.c
@@ -0,0 +1,25 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "soc/sdm_periph.h"
+#include "soc/gpio_sig_map.h"
+
+const sigma_delta_signal_conn_t sigma_delta_periph_signals = {
+    .channels = {
+        [0] = {
+            GPIO_SD0_OUT_IDX
+        },
+        [1] = {
+            GPIO_SD1_OUT_IDX
+        },
+        [2] = {
+            GPIO_SD2_OUT_IDX
+        },
+        [3] = {
+            GPIO_SD3_OUT_IDX
+        }
+    }
+};
diff --git a/components/soc/esp32c6/spi_periph.c b/components/soc/esp32c6/spi_periph.c
new file mode 100644
index 0000000000..c4f4b08e40
--- /dev/null
+++ b/components/soc/esp32c6/spi_periph.c
@@ -0,0 +1,53 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "soc/spi_periph.h"
+#include "stddef.h"
+
+/*
+ Bunch of constants for every SPI peripheral: GPIO signals, irqs, hw addr of registers etc
+*/
+const spi_signal_conn_t spi_periph_signal[SOC_SPI_PERIPH_NUM] = {
+    { // TODO: IDF-5333 Need check
+        .spiclk_in = 0,/* SPI clock is not an input signal*/
+        .spics_in = 0,/* SPI cs is not an input signal*/
+        .spiclk_iomux_pin = SPI_IOMUX_PIN_NUM_CLK,
+        .spid_iomux_pin = SPI_IOMUX_PIN_NUM_MOSI,
+        .spiq_iomux_pin = SPI_IOMUX_PIN_NUM_MISO,
+        .spiwp_iomux_pin = SPI_IOMUX_PIN_NUM_WP,
+        .spihd_iomux_pin = SPI_IOMUX_PIN_NUM_HD,
+        .spics0_iomux_pin = SPI_IOMUX_PIN_NUM_CS,
+        .irq = ETS_MSPI_INTR_SOURCE,
+        .irq_dma = -1,
+        .module = PERIPH_SPI_MODULE,
+        .hw = (spi_dev_t *) &SPIMEM1,
+        .func = SPI_FUNC_NUM,
+    }, { // TODO: IDF-5334 Need check
+        .spiclk_out = FSPICLK_OUT_IDX,
+        .spiclk_in = FSPICLK_IN_IDX,
+        .spid_out = FSPID_OUT_IDX,
+        .spiq_out = FSPIQ_OUT_IDX,
+        .spiwp_out = FSPIWP_OUT_IDX,
+        .spihd_out = FSPIHD_OUT_IDX,
+        .spid_in = FSPID_IN_IDX,
+        .spiq_in = FSPIQ_IN_IDX,
+        .spiwp_in = FSPIWP_IN_IDX,
+        .spihd_in = FSPIHD_IN_IDX,
+        .spics_out = {FSPICS0_OUT_IDX},
+        .spics_in = FSPICS0_IN_IDX,
+        .spiclk_iomux_pin = SPI2_IOMUX_PIN_NUM_CLK,
+        .spid_iomux_pin = SPI2_IOMUX_PIN_NUM_MOSI,
+        .spiq_iomux_pin = SPI2_IOMUX_PIN_NUM_MISO,
+        .spiwp_iomux_pin = SPI2_IOMUX_PIN_NUM_WP,
+        .spihd_iomux_pin = SPI2_IOMUX_PIN_NUM_HD,
+        .spics0_iomux_pin = SPI2_IOMUX_PIN_NUM_CS,
+        .irq = ETS_GSPI2_INTR_SOURCE,
+        .irq_dma = -1,
+        .module = PERIPH_SPI2_MODULE,
+        .hw = &GPSPI2,
+        .func = SPI2_FUNC_NUM,
+    }
+};
diff --git a/components/soc/esp32c6/temperature_sensor_periph.c b/components/soc/esp32c6/temperature_sensor_periph.c
new file mode 100644
index 0000000000..f5ad36f5a9
--- /dev/null
+++ b/components/soc/esp32c6/temperature_sensor_periph.c
@@ -0,0 +1,16 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "soc/temperature_sensor_periph.h"
+
+const temperature_sensor_attribute_t temperature_sensor_attributes[TEMPERATURE_SENSOR_ATTR_RANGE_NUM] = {
+    /*Offset   reg_val  min  max  error */
+    {-2,     5,    50,  125,   3},
+    {-1,     7,    20,  100,   2},
+    { 0,    15,   -10,   80,   1},
+    { 1,    11,   -30,   50,   2},
+    { 2,    10,   -40,   20,   3},
+};
diff --git a/components/soc/esp32c6/timer_periph.c b/components/soc/esp32c6/timer_periph.c
new file mode 100644
index 0000000000..089c80958f
--- /dev/null
+++ b/components/soc/esp32c6/timer_periph.c
@@ -0,0 +1,24 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "soc/timer_periph.h"
+
+const timer_group_signal_conn_t timer_group_periph_signals = {
+    .groups = {
+        [0] = {
+            .module = PERIPH_TIMG0_MODULE,
+            .timer_irq_id = {
+                [0] = ETS_TG0_T0_LEVEL_INTR_SOURCE,
+            }
+        },
+        [1] = {
+            .module = PERIPH_TIMG1_MODULE,
+            .timer_irq_id = {
+                [0] = ETS_TG1_T0_LEVEL_INTR_SOURCE,
+            }
+        }
+    }
+};
diff --git a/components/soc/esp32c6/uart_periph.c b/components/soc/esp32c6/uart_periph.c
new file mode 100644
index 0000000000..ca2adc3e1f
--- /dev/null
+++ b/components/soc/esp32c6/uart_periph.c
@@ -0,0 +1,80 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "soc/uart_periph.h"
+
+/*
+ Bunch of constants for every UART peripheral: GPIO signals, irqs, hw addr of registers etc
+*/
+const uart_signal_conn_t uart_periph_signal[SOC_UART_NUM] = {
+   {
+        .pins = {
+            [SOC_UART_TX_PIN_IDX] = {
+                .default_gpio = U0TXD_GPIO_NUM,
+                .iomux_func = U0TXD_MUX_FUNC,
+                .input = 0,
+                .signal = U0TXD_OUT_IDX,
+            },
+
+            [SOC_UART_RX_PIN_IDX] = {
+                .default_gpio = U0RXD_GPIO_NUM,
+                .iomux_func = U0RXD_MUX_FUNC,
+                .input = 1,
+                .signal = U0RXD_IN_IDX,
+            },
+
+            [SOC_UART_RTS_PIN_IDX] = {
+                .default_gpio = U0RTS_GPIO_NUM,
+                .iomux_func = U0RTS_MUX_FUNC,
+                .input = 0,
+                .signal = U0RTS_OUT_IDX,
+            },
+
+            [SOC_UART_CTS_PIN_IDX] = {
+                .default_gpio = U0CTS_GPIO_NUM,
+                .iomux_func = U0CTS_MUX_FUNC,
+                .input = 1,
+                .signal = U0CTS_IN_IDX,
+            }
+        },
+        .irq = ETS_UART0_INTR_SOURCE,
+        .module = PERIPH_UART0_MODULE,
+    },
+
+    {
+        .pins = {
+            [SOC_UART_TX_PIN_IDX] = {
+                .default_gpio = U1TXD_GPIO_NUM,
+                .iomux_func = U1TXD_MUX_FUNC,
+                .input = 0,
+                .signal = U1TXD_OUT_IDX,
+            },
+
+            [SOC_UART_RX_PIN_IDX] = {
+                .default_gpio = U1RXD_GPIO_NUM,
+                .iomux_func = U1RXD_MUX_FUNC,
+                .input = 1,
+                .signal = U1RXD_IN_IDX,
+            },
+
+            [SOC_UART_RTS_PIN_IDX] = {
+                .default_gpio = U1RTS_GPIO_NUM,
+                .iomux_func = U1RTS_MUX_FUNC,
+                .input = 0,
+                .signal = U1RTS_OUT_IDX,
+            },
+
+            [SOC_UART_CTS_PIN_IDX] = {
+                .default_gpio = U1CTS_GPIO_NUM,
+                .iomux_func = U1CTS_MUX_FUNC,
+                .input = 1,
+                .signal = U1CTS_IN_IDX,
+            },
+        },
+        .irq = ETS_UART1_INTR_SOURCE,
+        .module = PERIPH_UART1_MODULE,
+    },
+};

From 1d299a89763168f7651961d230a7540f4cd4fa0b Mon Sep 17 00:00:00 2001
From: wuzhenghui <wuzhenghui@espressif.com>
Date: Tue, 12 Jul 2022 21:02:47 +0800
Subject: [PATCH 316/665] esp32c6: add hal support

---
 components/hal/CMakeLists.txt                 |   19 +-
 components/hal/cache_hal.c                    |    2 +
 components/hal/esp32/include/hal/rtc_io_ll.h  |    4 +-
 components/hal/esp32c3/include/hal/aes_ll.h   |   20 +-
 components/hal/esp32c6/brownout_hal.c         |   26 +
 components/hal/esp32c6/efuse_hal.c            |   94 ++
 components/hal/esp32c6/include/hal/cache_ll.h |  189 +++
 .../hal/esp32c6/include/hal/clk_gate_ll.h     |  322 +++++
 .../hal/esp32c6/include/hal/clk_tree_ll.h     |  511 +++++++
 .../hal/esp32c6/include/hal/efuse_hal.h       |   69 +
 components/hal/esp32c6/include/hal/efuse_ll.h |  133 ++
 components/hal/esp32c6/include/hal/gdma_ll.h  |  468 +++++++
 components/hal/esp32c6/include/hal/gpio_ll.h  |  601 +++++++++
 .../hal/esp32c6/include/hal/gpspi_flash_ll.h  |  409 ++++++
 components/hal/esp32c6/include/hal/lpwdt_ll.h |  307 +++++
 components/hal/esp32c6/include/hal/mmu_ll.h   |  179 +++
 components/hal/esp32c6/include/hal/mpu_ll.h   |   45 +
 components/hal/esp32c6/include/hal/mwdt_ll.h  |  253 ++++
 .../hal/esp32c6/include/hal/regi2c_ctrl_ll.h  |   62 +
 .../hal/esp32c6/include/hal/rtc_cntl_ll.h     |   70 +
 components/hal/esp32c6/include/hal/rwdt_ll.h  |   76 ++
 .../include/hal/spi_flash_encrypted_ll.h      |  149 +++
 .../hal/esp32c6/include/hal/spi_flash_ll.h    |   99 ++
 components/hal/esp32c6/include/hal/spi_ll.h   | 1183 +++++++++++++++++
 .../hal/esp32c6/include/hal/spimem_flash_ll.h |  596 +++++++++
 .../hal/esp32c6/include/hal/systimer_ll.h     |  159 +++
 components/hal/esp32c6/include/hal/timer_ll.h |  279 ++++
 components/hal/esp32c6/include/hal/uart_ll.h  | 1087 +++++++++++++++
 .../hal/esp32c6/include/hal/usb_phy_ll.h      |   34 +
 .../esp32c6/include/hal/usb_serial_jtag_ll.h  |  164 +++
 components/hal/esp32c6/rtc_cntl_hal.c         |   53 +
 components/hal/esp32h2/include/hal/aes_ll.h   |   20 +-
 components/hal/esp32s2/include/hal/aes_ll.h   |   20 +-
 .../hal/esp32s2/include/hal/rtc_io_ll.h       |   22 +-
 components/hal/esp32s3/include/hal/aes_ll.h   |   20 +-
 .../hal/esp32s3/include/hal/rtc_io_ll.h       |    4 +-
 components/hal/include/hal/gpio_types.h       |   37 +
 components/hal/include/hal/mmu_types.h        |    1 +
 components/hal/include/hal/rtc_hal.h          |    2 +-
 components/hal/include/hal/rtc_io_hal.h       |    3 +-
 components/hal/include/hal/sha_types.h        |    2 +
 components/hal/include/hal/wdt_hal.h          |   22 +-
 components/hal/mmu_hal.c                      |    2 +
 components/hal/spi_flash_hal.c                |    2 +-
 components/hal/wdt_hal_iram.c                 |    6 +-
 tools/ci/check_copyright_ignore.txt           |    6 -
 46 files changed, 7729 insertions(+), 102 deletions(-)
 create mode 100644 components/hal/esp32c6/brownout_hal.c
 create mode 100644 components/hal/esp32c6/include/hal/cache_ll.h
 create mode 100644 components/hal/esp32c6/include/hal/clk_gate_ll.h
 create mode 100644 components/hal/esp32c6/include/hal/clk_tree_ll.h
 create mode 100644 components/hal/esp32c6/include/hal/efuse_hal.h
 create mode 100644 components/hal/esp32c6/include/hal/efuse_ll.h
 create mode 100644 components/hal/esp32c6/include/hal/gdma_ll.h
 create mode 100644 components/hal/esp32c6/include/hal/gpio_ll.h
 create mode 100644 components/hal/esp32c6/include/hal/gpspi_flash_ll.h
 create mode 100644 components/hal/esp32c6/include/hal/lpwdt_ll.h
 create mode 100644 components/hal/esp32c6/include/hal/mmu_ll.h
 create mode 100644 components/hal/esp32c6/include/hal/mpu_ll.h
 create mode 100644 components/hal/esp32c6/include/hal/mwdt_ll.h
 create mode 100644 components/hal/esp32c6/include/hal/regi2c_ctrl_ll.h
 create mode 100644 components/hal/esp32c6/include/hal/rtc_cntl_ll.h
 create mode 100644 components/hal/esp32c6/include/hal/rwdt_ll.h
 create mode 100644 components/hal/esp32c6/include/hal/spi_flash_encrypted_ll.h
 create mode 100644 components/hal/esp32c6/include/hal/spi_flash_ll.h
 create mode 100644 components/hal/esp32c6/include/hal/spi_ll.h
 create mode 100644 components/hal/esp32c6/include/hal/spimem_flash_ll.h
 create mode 100644 components/hal/esp32c6/include/hal/systimer_ll.h
 create mode 100644 components/hal/esp32c6/include/hal/timer_ll.h
 create mode 100644 components/hal/esp32c6/include/hal/uart_ll.h
 create mode 100644 components/hal/esp32c6/include/hal/usb_phy_ll.h
 create mode 100644 components/hal/esp32c6/include/hal/usb_serial_jtag_ll.h
 create mode 100644 components/hal/esp32c6/rtc_cntl_hal.c

diff --git a/components/hal/CMakeLists.txt b/components/hal/CMakeLists.txt
index a8746eeab2..1aa677b0b0 100644
--- a/components/hal/CMakeLists.txt
+++ b/components/hal/CMakeLists.txt
@@ -38,7 +38,6 @@ if(NOT BOOTLOADER_BUILD)
         "spi_flash_hal.c"
         "spi_flash_hal_iram.c"
         "spi_flash_encrypt_hal_iram.c"
-        "sha_hal.c"
         "adc_hal_common.c"
         "adc_oneshot_hal.c")
 
@@ -98,6 +97,10 @@ if(NOT BOOTLOADER_BUILD)
         list(APPEND srcs "ecc_hal.c")
     endif()
 
+    if(CONFIG_SOC_SHA_SUPPORTED)
+        list(APPEND srcs "sha_hal.c")
+    endif()
+
     if(${target} STREQUAL "esp32")
         list(APPEND srcs
             "dac_hal.c"
@@ -173,6 +176,20 @@ if(NOT BOOTLOADER_BUILD)
               "esp32c2/brownout_hal.c"
               "esp32c2/rtc_cntl_hal.c")
     endif()
+
+    if(${target} STREQUAL "esp32c6")
+        list(APPEND srcs
+              "spi_flash_hal_gpspi.c"
+              "spi_slave_hd_hal.c"
+              "esp32c6/brownout_hal.c"
+              "esp32c6/rtc_cntl_hal.c")
+
+        # TODO: IDF-5310
+        list(REMOVE_ITEM srcs
+                "adc_oneshot_hal.c"
+                "adc_hal_common.c"
+                )
+    endif()
 endif()
 
 idf_component_register(SRCS ${srcs}
diff --git a/components/hal/cache_hal.c b/components/hal/cache_hal.c
index 48d374ff8c..f0fb9cd5ee 100644
--- a/components/hal/cache_hal.c
+++ b/components/hal/cache_hal.c
@@ -24,6 +24,8 @@
 #include "esp32c2/rom/cache.h"
 #elif CONFIG_IDF_TARGET_ESP32H2
 #include "esp32h2/rom/cache.h"
+#elif CONFIG_IDF_TARGET_ESP32C6
+#include "esp32c6/rom/cache.h"
 #endif
 
 /*------------------------------------------------------------------------------
diff --git a/components/hal/esp32/include/hal/rtc_io_ll.h b/components/hal/esp32/include/hal/rtc_io_ll.h
index 4e178cc73a..b84fe52a9f 100644
--- a/components/hal/esp32/include/hal/rtc_io_ll.h
+++ b/components/hal/esp32/include/hal/rtc_io_ll.h
@@ -13,9 +13,7 @@
 #pragma once
 
 #include <stdlib.h>
-#include "soc/rtc_io_periph.h"
-#include "soc/rtc_io_struct.h"
-#include "hal/rtc_io_types.h"
+#include "soc/rtc_periph.h"
 #include "hal/gpio_types.h"
 
 #define RTCIO_LL_PIN_FUNC     0
diff --git a/components/hal/esp32c3/include/hal/aes_ll.h b/components/hal/esp32c3/include/hal/aes_ll.h
index e18c44e58e..efa7928377 100644
--- a/components/hal/esp32c3/include/hal/aes_ll.h
+++ b/components/hal/esp32c3/include/hal/aes_ll.h
@@ -1,16 +1,8 @@
-// Copyright 2020-2021 Espressif Systems (Shanghai) CO LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2020-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 #pragma once
 
@@ -224,7 +216,7 @@ static inline void aes_ll_interrupt_enable(bool enable)
  */
 static inline void aes_ll_interrupt_clear(void)
 {
-    REG_WRITE(AES_INT_CLR_REG, 1);
+    REG_WRITE(AES_INT_CLEAR_REG, 1);
 }
 
 
diff --git a/components/hal/esp32c6/brownout_hal.c b/components/hal/esp32c6/brownout_hal.c
new file mode 100644
index 0000000000..31d98e5264
--- /dev/null
+++ b/components/hal/esp32c6/brownout_hal.c
@@ -0,0 +1,26 @@
+
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "hal/brownout_hal.h"
+#include "esp_attr.h"
+#include "hal/regi2c_ctrl.h"
+#include "soc/regi2c_brownout.h"
+
+void brownout_hal_config(const brownout_hal_config_t *cfg)
+{
+    // TODO: IDF-5711
+}
+
+void brownout_hal_intr_enable(bool enable)
+{
+    // TODO: IDF-5711
+}
+
+IRAM_ATTR void brownout_hal_intr_clear(void)
+{
+    // TODO: IDF-5711
+}
diff --git a/components/hal/esp32c6/efuse_hal.c b/components/hal/esp32c6/efuse_hal.c
index e69de29bb2..02a3486fab 100644
--- a/components/hal/esp32c6/efuse_hal.c
+++ b/components/hal/esp32c6/efuse_hal.c
@@ -0,0 +1,94 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "sdkconfig.h"
+#include <sys/param.h>
+#include "soc/soc_caps.h"
+#include "hal/assert.h"
+#include "hal/efuse_hal.h"
+#include "hal/efuse_ll.h"
+
+#define ESP_EFUSE_BLOCK_ERROR_BITS(error_reg, block) ((error_reg) & (0x08 << (4 * (block))))
+#define ESP_EFUSE_BLOCK_ERROR_NUM_BITS(error_reg, block) ((error_reg) & (0x07 << (4 * (block))))
+
+uint32_t efuse_hal_get_major_chip_version(void)
+{
+    return efuse_ll_get_chip_wafer_version_major();
+}
+
+uint32_t efuse_hal_get_minor_chip_version(void)
+{
+    return efuse_ll_get_chip_wafer_version_minor();
+}
+
+/******************* eFuse control functions *************************/
+
+void efuse_hal_set_timing(uint32_t apb_freq_hz)
+{
+    (void) apb_freq_hz;
+    efuse_ll_set_pwr_off_num(0x190);
+}
+
+void efuse_hal_read(void)
+{
+    efuse_hal_set_timing(0);
+
+    efuse_ll_set_conf_read_op_code();
+    efuse_ll_set_read_cmd();
+
+    while (efuse_ll_get_read_cmd() != 0) { }
+    /*Due to a hardware error, we have to read READ_CMD again to make sure the efuse clock is normal*/
+    while (efuse_ll_get_read_cmd() != 0) { }
+}
+
+void efuse_hal_clear_program_registers(void)
+{
+    ets_efuse_clear_program_registers();
+}
+
+void efuse_hal_program(uint32_t block)
+{
+    efuse_hal_set_timing(0);
+
+    efuse_ll_set_conf_write_op_code();
+    efuse_ll_set_pgm_cmd(block);
+
+    while (efuse_ll_get_pgm_cmd() != 0) { }
+
+    efuse_hal_clear_program_registers();
+    efuse_hal_read();
+}
+
+void efuse_hal_rs_calculate(const void *data, void *rs_values)
+{
+    ets_efuse_rs_calculate(data, rs_values);
+}
+
+/******************* eFuse control functions *************************/
+
+bool efuse_hal_is_coding_error_in_block(unsigned block)
+{
+    if (block == 0) {
+        for (unsigned i = 0; i < 5; i++) {
+            if (REG_READ(EFUSE_RD_REPEAT_ERR0_REG + i * 4)) {
+                return true;
+            }
+        }
+    } else if (block <= 10) {
+        // The order of error in these regs is different only for the C3 chip.
+        // Fail bit (mask=0x8):
+        // EFUSE_RD_RS_ERR0_REG: (hi) BLOCK7, BLOCK6, BLOCK5, BLOCK4, BLOCK3, BLOCK2, BLOCK1, ------ (low)
+        // EFUSE_RD_RS_ERR1_REG:                                                      BLOCK9, BLOCK8
+        // Error num bits (mask=0x7):
+        // EFUSE_RD_RS_ERR0_REG: (hi) BLOCK8, BLOCK7, BLOCK6, BLOCK5, BLOCK4, BLOCK3, BLOCK2, BLOCK1 (low)
+        // EFUSE_RD_RS_ERR1_REG:                                                      BLOCK10, BLOCK9
+        // BLOCK10 is not presented in the error regs.
+        uint32_t err_fail_reg = REG_READ(EFUSE_RD_RS_ERR0_REG + (block / 8) * 4);
+        uint32_t err_num_reg = REG_READ(EFUSE_RD_RS_ERR0_REG + ((block - 1) / 8) * 4);
+        return (ESP_EFUSE_BLOCK_ERROR_BITS(err_fail_reg, block % 8) != 0) || (ESP_EFUSE_BLOCK_ERROR_NUM_BITS(err_num_reg, (block - 1) % 8) != 0);
+    }
+    return false;
+}
diff --git a/components/hal/esp32c6/include/hal/cache_ll.h b/components/hal/esp32c6/include/hal/cache_ll.h
new file mode 100644
index 0000000000..8ba372d3af
--- /dev/null
+++ b/components/hal/esp32c6/include/hal/cache_ll.h
@@ -0,0 +1,189 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+// The LL layer for Cache register operations
+
+#pragma once
+
+#include "soc/extmem_reg.h"
+#include "soc/ext_mem_defs.h"
+#include "hal/cache_types.h"
+#include "hal/assert.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+
+#define CACHE_LL_DEFAULT_IBUS_MASK                  CACHE_BUS_IBUS0
+#define CACHE_LL_DEFAULT_DBUS_MASK                  CACHE_BUS_DBUS0
+
+#define CACHE_LL_L1_ACCESS_EVENT_MASK               (0x3f)
+#define CACHE_LL_L1_ACCESS_EVENT_DBUS_WR_IC         (1<<5)
+#define CACHE_LL_L1_ACCESS_EVENT_DBUS_REJECT        (1<<4)
+#define CACHE_LL_L1_ACCESS_EVENT_DBUS_ACS_MSK_IC    (1<<3)
+#define CACHE_LL_L1_ACCESS_EVENT_IBUS_REJECT        (1<<2)
+#define CACHE_LL_L1_ACCESS_EVENT_IBUS_WR_IC         (1<<1)
+#define CACHE_LL_L1_ACCESS_EVENT_IBUS_ACS_MSK_IC    (1<<0)
+
+#define CACHE_LL_L1_ILG_EVENT_MASK                  (0x23)
+#define CACHE_LL_L1_ILG_EVENT_MMU_ENTRY_FAULT       (1<<5)
+#define CACHE_LL_L1_ILG_EVENT_PRELOAD_OP_FAULT      (1<<1)
+#define CACHE_LL_L1_ILG_EVENT_SYNC_OP_FAULT         (1<<0)
+
+
+/**
+ * @brief Get the buses of a particular cache that are mapped to a virtual address range
+ *
+ * External virtual address can only be accessed when the involved cache buses are enabled.
+ * This API is to get the cache buses where the memory region (from `vaddr_start` to `vaddr_start + len`) reside.
+ *
+ * @param cache_id          cache ID (when l1 cache is per core)
+ * @param vaddr_start       virtual address start
+ * @param len               vaddr length
+ */
+#if !BOOTLOADER_BUILD
+__attribute__((always_inline))
+#endif
+static inline cache_bus_mask_t cache_ll_l1_get_bus(uint32_t cache_id, uint32_t vaddr_start, uint32_t len)
+{
+    HAL_ASSERT(cache_id == 0);
+    cache_bus_mask_t mask = 0;
+
+    uint32_t vaddr_end = vaddr_start + len - 1;
+    if (vaddr_start >= IRAM0_CACHE_ADDRESS_LOW && vaddr_end < IRAM0_CACHE_ADDRESS_HIGH) {
+        mask |= CACHE_BUS_IBUS0;
+    } else if (vaddr_start >= DRAM0_CACHE_ADDRESS_LOW && vaddr_end < DRAM0_CACHE_ADDRESS_HIGH) {
+        mask |= CACHE_BUS_DBUS0;
+    } else {
+        HAL_ASSERT(0);          //Out of region
+    }
+
+    return mask;
+}
+
+/**
+ * Enable the Cache Buses
+ *
+ * @param cache_id    cache ID (when l1 cache is per core)
+ * @param mask        To know which buses should be enabled
+ */
+#if !BOOTLOADER_BUILD
+__attribute__((always_inline))
+#endif
+static inline void cache_ll_l1_enable_bus(uint32_t cache_id, cache_bus_mask_t mask)
+{
+    HAL_ASSERT(cache_id == 0);
+    //On esp32c3, only `CACHE_BUS_IBUS0` and `CACHE_BUS_DBUS0` are supported. Use `cache_ll_l1_get_bus()` to get your bus first
+    HAL_ASSERT((mask & (CACHE_BUS_IBUS1 | CACHE_BUS_IBUS2| CACHE_BUS_DBUS1 | CACHE_BUS_DBUS2)) == 0);
+
+    uint32_t ibus_mask = 0;
+    ibus_mask |= (mask & CACHE_BUS_IBUS0) ? EXTMEM_ICACHE_SHUT_IBUS : 0;
+    REG_CLR_BIT(EXTMEM_ICACHE_CTRL1_REG, ibus_mask);
+
+    uint32_t dbus_mask = 0;
+    dbus_mask |= (mask & CACHE_BUS_DBUS0) ? EXTMEM_ICACHE_SHUT_DBUS : 0;
+    REG_CLR_BIT(EXTMEM_ICACHE_CTRL1_REG, dbus_mask);
+}
+
+/**
+ * Disable the Cache Buses
+ *
+ * @param cache_id    cache ID (when l1 cache is per core)
+ * @param mask        To know which buses should be disabled
+ */
+__attribute__((always_inline))
+static inline void cache_ll_l1_disable_bus(uint32_t cache_id, cache_bus_mask_t mask)
+{
+    HAL_ASSERT(cache_id == 0);
+    //On esp32c3, only `CACHE_BUS_IBUS0` and `CACHE_BUS_DBUS0` are supported. Use `cache_ll_l1_get_bus()` to get your bus first
+    HAL_ASSERT((mask & (CACHE_BUS_IBUS1 | CACHE_BUS_IBUS2| CACHE_BUS_DBUS1 | CACHE_BUS_DBUS2)) == 0);
+
+    uint32_t ibus_mask = 0;
+    ibus_mask |= (mask & CACHE_BUS_IBUS0) ? EXTMEM_ICACHE_SHUT_IBUS : 0;
+    REG_SET_BIT(EXTMEM_ICACHE_CTRL1_REG, ibus_mask);
+
+    uint32_t dbus_mask = 0;
+    dbus_mask |= (mask & CACHE_BUS_DBUS0) ? EXTMEM_ICACHE_SHUT_DBUS : 0;
+    REG_SET_BIT(EXTMEM_ICACHE_CTRL1_REG, dbus_mask);
+}
+
+/*------------------------------------------------------------------------------
+ * Interrupt
+ *----------------------------------------------------------------------------*/
+/**
+ * @brief Enable Cache access error interrupt
+ *
+ * @param cache_id    Cache ID, not used on C3. For compabitlity
+ * @param mask        Interrupt mask
+ */
+static inline void cache_ll_l1_enable_access_error_intr(uint32_t cache_id, uint32_t mask)
+{
+    SET_PERI_REG_MASK(EXTMEM_CORE0_ACS_CACHE_INT_ENA_REG, mask);
+}
+
+/**
+ * @brief Clear Cache access error interrupt status
+ *
+ * @param cache_id    Cache ID, not used on C3. For compabitlity
+ * @param mask        Interrupt mask
+ */
+static inline void cache_ll_l1_clear_access_error_intr(uint32_t cache_id, uint32_t mask)
+{
+    SET_PERI_REG_MASK(EXTMEM_CORE0_ACS_CACHE_INT_CLR_REG, mask);
+}
+
+/**
+ * @brief Get Cache access error interrupt status
+ *
+ * @param cache_id    Cache ID, not used on C3. For compabitlity
+ * @param mask        Interrupt mask
+ *
+ * @return            Status mask
+ */
+static inline uint32_t cache_ll_l1_get_access_error_intr_status(uint32_t cache_id, uint32_t mask)
+{
+    return GET_PERI_REG_MASK(EXTMEM_CORE0_ACS_CACHE_INT_ST_REG, mask);
+}
+
+/**
+ * @brief Enable Cache illegal error interrupt
+ *
+ * @param cache_id    Cache ID, not used on C3. For compabitlity
+ * @param mask        Interrupt mask
+ */
+static inline void cache_ll_l1_enable_illegal_error_intr(uint32_t cache_id, uint32_t mask)
+{
+    SET_PERI_REG_MASK(EXTMEM_CACHE_ILG_INT_ENA_REG, mask);
+}
+
+/**
+ * @brief Clear Cache illegal error interrupt status
+ *
+ * @param cache_id    Cache ID, not used on C3. For compabitlity
+ * @param mask        Interrupt mask
+ */
+static inline void cache_ll_l1_clear_illegal_error_intr(uint32_t cache_id, uint32_t mask)
+{
+    SET_PERI_REG_MASK(EXTMEM_CACHE_ILG_INT_CLR_REG, mask);
+}
+
+/**
+ * @brief Get Cache illegal error interrupt status
+ *
+ * @param cache_id    Cache ID, not used on C3. For compabitlity
+ * @param mask        Interrupt mask
+ *
+ * @return            Status mask
+ */
+static inline uint32_t cache_ll_l1_get_illegal_error_intr_status(uint32_t cache_id, uint32_t mask)
+{
+    return GET_PERI_REG_MASK(EXTMEM_CACHE_ILG_INT_ST_REG, mask);
+}
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/hal/esp32c6/include/hal/clk_gate_ll.h b/components/hal/esp32c6/include/hal/clk_gate_ll.h
new file mode 100644
index 0000000000..66f22ed76e
--- /dev/null
+++ b/components/hal/esp32c6/include/hal/clk_gate_ll.h
@@ -0,0 +1,322 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#include <stdint.h>
+#include <stdbool.h>
+#include "soc/periph_defs.h"
+#include "soc/pcr_reg.h"
+#include "soc/dport_access.h"
+#include "esp_attr.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+static inline uint32_t periph_ll_get_clk_en_mask(periph_module_t periph)
+{ // TODO: IDF-5713
+    switch (periph) {
+        case PERIPH_SARADC_MODULE:
+            return PCR_SARADC_CLK_EN;
+        case PERIPH_RMT_MODULE:
+            return PCR_RMT_CLK_EN;
+        case PERIPH_LEDC_MODULE:
+            return PCR_LEDC_CLK_EN;
+        case PERIPH_UART0_MODULE:
+            return PCR_UART0_CLK_EN;
+        case PERIPH_UART1_MODULE:
+            return PCR_UART1_CLK_EN;
+        case PERIPH_I2C0_MODULE:
+            return PCR_I2C_CLK_EN;
+        case PERIPH_I2S1_MODULE:
+            return PCR_I2S_CLK_EN;
+        case PERIPH_TIMG0_MODULE:
+            return PCR_TG0_CLK_EN;
+        case PERIPH_TIMG1_MODULE:
+            return PCR_TG1_CLK_EN;
+        case PERIPH_UHCI0_MODULE:
+            return PCR_UHCI_CLK_EN;
+        case PERIPH_SYSTIMER_MODULE:
+            return PCR_SYSTIMER_CLK_EN;
+        case PERIPH_SPI_MODULE:
+            return PCR_MSPI_CLK_EN;
+        case PERIPH_SPI2_MODULE:
+            return PCR_SPI2_CLK_EN;
+        case PERIPH_TWAI0_MODULE:
+            return PCR_TWAI0_CLK_EN;
+        case PERIPH_TWAI1_MODULE:
+            return PCR_TWAI1_CLK_EN;
+        case PERIPH_GDMA_MODULE:
+            return PCR_GDMA_CLK_EN;
+        case PERIPH_AES_MODULE:
+            return PCR_AES_CLK_EN;
+        case PERIPH_SHA_MODULE:
+            return PCR_SHA_CLK_EN;
+        case PERIPH_RSA_MODULE:
+            return PCR_RSA_CLK_EN;
+        case PERIPH_HMAC_MODULE:
+            return PCR_HMAC_CLK_EN;
+        case PERIPH_DS_MODULE:
+            return PCR_DS_CLK_EN;
+        // case PERIPH_RNG_MODULE:
+        //     return PCR_WIFI_CLK_RNG_EN;
+        // case PERIPH_WIFI_MODULE:
+        //     return PCR_WIFI_CLK_WIFI_EN_M;
+        // case PERIPH_BT_MODULE:
+        //     return PCR_WIFI_CLK_BT_EN_M;
+        // case PERIPH_WIFI_BT_COMMON_MODULE:
+        //     return PCR_WIFI_CLK_WIFI_BT_COMMON_M;
+        // case PERIPH_BT_BASEBAND_MODULE:
+        //     return PCR_BT_BASEBAND_EN;
+        // case PERIPH_BT_LC_MODULE:
+        //     return PCR_BT_LC_EN;
+        default:
+            return 0;
+    }
+}
+
+static inline uint32_t periph_ll_get_rst_en_mask(periph_module_t periph, bool enable)
+{ // TODO: IDF-5713
+    (void)enable; // unused
+
+    switch (periph) {
+        case PERIPH_SARADC_MODULE:
+            return PCR_SARADC_RST_EN;
+        case PERIPH_RMT_MODULE:
+            return PCR_RMT_RST_EN;
+        case PERIPH_LEDC_MODULE:
+            return PCR_LEDC_RST_EN;
+        case PERIPH_UART0_MODULE:
+            return PCR_UART0_RST_EN;
+        case PERIPH_UART1_MODULE:
+            return PCR_UART1_RST_EN;
+        case PERIPH_I2C0_MODULE:
+            return PCR_I2C_RST_EN;
+        case PERIPH_I2S1_MODULE:
+            return PCR_I2S_RST_EN;
+        case PERIPH_TIMG0_MODULE:
+            return PCR_TG0_RST_EN;
+        case PERIPH_TIMG1_MODULE:
+            return PCR_TG1_RST_EN;
+        case PERIPH_UHCI0_MODULE:
+            return PCR_UHCI_RST_EN;
+        case PERIPH_SYSTIMER_MODULE:
+            return PCR_SYSTIMER_RST_EN;
+        case PERIPH_SPI_MODULE:
+            return PCR_MSPI_RST_EN;
+        case PERIPH_SPI2_MODULE:
+            return PCR_SPI2_RST_EN;
+        case PERIPH_TWAI0_MODULE:
+            return PCR_TWAI0_RST_EN;
+        case PERIPH_TWAI1_MODULE:
+            return PCR_TWAI1_RST_EN;
+        case PERIPH_GDMA_MODULE:
+            return PCR_GDMA_RST_EN;
+        case PERIPH_AES_MODULE:
+        if (enable == true) {
+            // Clear reset on digital signature, otherwise AES unit is held in reset also.
+                return (PCR_AES_RST_EN | PCR_DS_RST_EN);
+        } else {
+                //Don't return other units to reset, as this pulls reset on RSA & SHA units, respectively.
+                return PCR_AES_RST_EN;
+        }
+        case PERIPH_SHA_MODULE:
+        if (enable == true) {
+            // Clear reset on digital signature and HMAC, otherwise SHA is held in reset
+                return (PCR_SHA_RST_EN | PCR_DS_RST_EN | PCR_HMAC_RST_EN);
+        } else {
+            // Don't assert reset on secure boot, otherwise AES is held in reset
+                return PCR_SHA_RST_EN;
+        }
+        case PERIPH_RSA_MODULE:
+        if (enable == true) {
+            /* also clear reset on digital signature, otherwise RSA is held in reset */
+                return (PCR_RSA_RST_EN | PCR_DS_RST_EN);
+        } else {
+            /* don't reset digital signature unit, as this resets AES also */
+                return PCR_RSA_RST_EN;
+        }
+        case PERIPH_HMAC_MODULE:
+            return PCR_HMAC_RST_EN;
+        case PERIPH_DS_MODULE:
+            return PCR_DS_RST_EN;
+        // case PERIPH_RNG_MODULE:
+        //     return PCR_WIFI_CLK_RNG_EN;
+        // case PERIPH_WIFI_MODULE:
+        //     return PCR_WIFI_CLK_WIFI_EN_M;
+        // case PERIPH_BT_MODULE:
+        //     return PCR_WIFI_CLK_BT_EN_M;
+        // case PERIPH_WIFI_BT_COMMON_MODULE:
+        //     return PCR_WIFI_CLK_WIFI_BT_COMMON_M;
+        // case PERIPH_BT_BASEBAND_MODULE:
+        //     return PCR_BT_BASEBAND_EN;
+        // case PERIPH_BT_LC_MODULE:
+        //     return PCR_BT_LC_EN;
+        default:
+            return 0;
+    }
+}
+
+static uint32_t periph_ll_get_clk_en_reg(periph_module_t periph)
+{ // TODO: IDF-5713
+    switch (periph) {
+    // case PERIPH_RNG_MODULE:
+    // case PERIPH_WIFI_MODULE:
+    // case PERIPH_BT_MODULE:
+    // case PERIPH_WIFI_BT_COMMON_MODULE:
+    // case PERIPH_BT_BASEBAND_MODULE:
+    // case PERIPH_BT_LC_MODULE:
+    //      return SYSTEM_WIFI_CLK_EN_REG;
+
+        case PERIPH_SARADC_MODULE:
+            return PCR_SARADC_CONF_REG;
+        case PERIPH_RMT_MODULE:
+            return PCR_RMT_CONF_REG;
+        case PERIPH_LEDC_MODULE:
+            return PCR_LEDC_CONF_REG;
+        case PERIPH_UART0_MODULE:
+            return PCR_UART0_CONF_REG;
+        case PERIPH_UART1_MODULE:
+            return PCR_UART1_CONF_REG;
+        case PERIPH_I2C0_MODULE:
+            return PCR_I2C_CONF_REG;
+        case PERIPH_I2S1_MODULE:
+            return PCR_I2S_CONF_REG;
+        case PERIPH_TIMG0_MODULE:
+            return PCR_TIMERGROUP0_CONF_REG;
+        case PERIPH_TIMG1_MODULE:
+            return PCR_TIMERGROUP1_CONF_REG;
+        case PERIPH_UHCI0_MODULE:
+            return PCR_UHCI_CONF_REG;
+        case PERIPH_SYSTIMER_MODULE:
+            return PCR_SYSTIMER_CONF_REG;
+        case PERIPH_SPI_MODULE:
+            return PCR_MSPI_CONF_REG;
+        case PERIPH_SPI2_MODULE:
+            return PCR_SPI2_CONF_REG;
+        case PERIPH_TWAI0_MODULE:
+            return PCR_TWAI0_CONF_REG;
+        case PERIPH_TWAI1_MODULE:
+            return PCR_TWAI1_CONF_REG;
+        case PERIPH_GDMA_MODULE:
+            return PCR_GDMA_CONF_REG;
+        case PERIPH_AES_MODULE:
+            return PCR_AES_CONF_REG;
+        case PERIPH_SHA_MODULE:
+            return PCR_SHA_CONF_REG;
+        case PERIPH_RSA_MODULE:
+            return PCR_RSA_CONF_REG;
+        case PERIPH_HMAC_MODULE:
+            return PCR_HMAC_CONF_REG;
+        case PERIPH_DS_MODULE:
+            return PCR_DS_CONF_REG;
+    default:
+        return 0;
+    }
+}
+
+static uint32_t periph_ll_get_rst_en_reg(periph_module_t periph)
+{ // TODO: IDF-5713
+    switch (periph) {
+        case PERIPH_SARADC_MODULE:
+            return PCR_SARADC_CONF_REG;
+        case PERIPH_RMT_MODULE:
+            return PCR_RMT_CONF_REG;
+        case PERIPH_LEDC_MODULE:
+            return PCR_LEDC_CONF_REG;
+        case PERIPH_UART0_MODULE:
+            return PCR_UART0_CONF_REG;
+        case PERIPH_UART1_MODULE:
+            return PCR_UART1_CONF_REG;
+        case PERIPH_I2C0_MODULE:
+            return PCR_I2C_CONF_REG;
+        case PERIPH_I2S1_MODULE:
+            return PCR_I2S_CONF_REG;
+        case PERIPH_TIMG0_MODULE:
+            return PCR_TIMERGROUP0_CONF_REG;
+        case PERIPH_TIMG1_MODULE:
+            return PCR_TIMERGROUP1_CONF_REG;
+        case PERIPH_UHCI0_MODULE:
+            return PCR_UHCI_CONF_REG;
+        case PERIPH_SYSTIMER_MODULE:
+            return PCR_SYSTIMER_CONF_REG;
+        case PERIPH_SPI_MODULE:
+            return PCR_MSPI_CONF_REG;
+        case PERIPH_SPI2_MODULE:
+            return PCR_SPI2_CONF_REG;
+        case PERIPH_TWAI0_MODULE:
+            return PCR_TWAI0_CONF_REG;
+        case PERIPH_TWAI1_MODULE:
+            return PCR_TWAI1_CONF_REG;
+        case PERIPH_GDMA_MODULE:
+            return PCR_GDMA_CONF_REG;
+        case PERIPH_AES_MODULE:
+            return PCR_AES_CONF_REG;
+        case PERIPH_SHA_MODULE:
+            return PCR_SHA_CONF_REG;
+        case PERIPH_RSA_MODULE:
+            return PCR_RSA_CONF_REG;
+        case PERIPH_HMAC_MODULE:
+            return PCR_HMAC_CONF_REG;
+        case PERIPH_DS_MODULE:
+            return PCR_DS_CONF_REG;
+    default:
+        return 0;
+    }
+}
+
+static inline void periph_ll_enable_clk_clear_rst(periph_module_t periph)
+{
+    DPORT_SET_PERI_REG_MASK(periph_ll_get_clk_en_reg(periph), periph_ll_get_clk_en_mask(periph));
+    DPORT_CLEAR_PERI_REG_MASK(periph_ll_get_rst_en_reg(periph), periph_ll_get_rst_en_mask(periph, true));
+}
+
+static inline void periph_ll_disable_clk_set_rst(periph_module_t periph)
+{
+    DPORT_CLEAR_PERI_REG_MASK(periph_ll_get_clk_en_reg(periph), periph_ll_get_clk_en_mask(periph));
+    DPORT_SET_PERI_REG_MASK(periph_ll_get_rst_en_reg(periph), periph_ll_get_rst_en_mask(periph, false));
+}
+
+static inline void IRAM_ATTR periph_ll_wifi_bt_module_enable_clk_clear_rst(void)
+{
+    // DPORT_SET_PERI_REG_MASK(SYSTEM_WIFI_CLK_EN_REG, SYSTEM_WIFI_CLK_WIFI_BT_COMMON_M);// TODO: IDF-5679
+    // DPORT_CLEAR_PERI_REG_MASK(SYSTEM_CORE_RST_EN_REG, 0);
+}
+
+static inline void IRAM_ATTR periph_ll_wifi_bt_module_disable_clk_set_rst(void)
+{
+    // DPORT_CLEAR_PERI_REG_MASK(SYSTEM_WIFI_CLK_EN_REG, SYSTEM_WIFI_CLK_WIFI_BT_COMMON_M);// TODO: IDF-5679
+    // DPORT_SET_PERI_REG_MASK(SYSTEM_CORE_RST_EN_REG, 0);
+}
+
+static inline void periph_ll_reset(periph_module_t periph)
+{
+    DPORT_SET_PERI_REG_MASK(periph_ll_get_rst_en_reg(periph), periph_ll_get_rst_en_mask(periph, false));
+    DPORT_CLEAR_PERI_REG_MASK(periph_ll_get_rst_en_reg(periph), periph_ll_get_rst_en_mask(periph, false));
+}
+
+static inline bool IRAM_ATTR periph_ll_periph_enabled(periph_module_t periph)
+{
+    return DPORT_REG_GET_BIT(periph_ll_get_rst_en_reg(periph), periph_ll_get_rst_en_mask(periph, false)) == 0 &&
+           DPORT_REG_GET_BIT(periph_ll_get_clk_en_reg(periph), periph_ll_get_clk_en_mask(periph)) != 0;
+}
+
+static inline void periph_ll_wifi_module_enable_clk_clear_rst(void)
+{
+    // DPORT_SET_PERI_REG_MASK(SYSTEM_WIFI_CLK_EN_REG, SYSTEM_WIFI_CLK_WIFI_EN_M); // TODO: IDF-5679
+    // DPORT_CLEAR_PERI_REG_MASK(SYSTEM_CORE_RST_EN_REG, 0);
+}
+
+static inline void periph_ll_wifi_module_disable_clk_set_rst(void)
+{
+    // DPORT_CLEAR_PERI_REG_MASK(SYSTEM_WIFI_CLK_EN_REG, SYSTEM_WIFI_CLK_WIFI_EN_M); // TODO: IDF-5679
+    // DPORT_SET_PERI_REG_MASK(SYSTEM_CORE_RST_EN_REG, 0);
+}
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/hal/esp32c6/include/hal/clk_tree_ll.h b/components/hal/esp32c6/include/hal/clk_tree_ll.h
new file mode 100644
index 0000000000..f7fd22513c
--- /dev/null
+++ b/components/hal/esp32c6/include/hal/clk_tree_ll.h
@@ -0,0 +1,511 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#include "soc/clk_tree_defs.h"
+#include "soc/rtc.h"
+#include "soc/pcr_reg.h"
+#include "hal/regi2c_ctrl.h"
+#include "soc/regi2c_bbpll.h"
+#include "hal/assert.h"
+#include "hal/log.h"
+#include "esp32c6/rom/rtc.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#define MHZ                 (1000000)
+
+#define CLK_LL_PLL_80M_FREQ_MHZ    (80)
+#define CLK_LL_PLL_160M_FREQ_MHZ   (160)
+
+#define CLK_LL_PLL_320M_FREQ_MHZ   (320)
+#define CLK_LL_PLL_480M_FREQ_MHZ   (480)
+
+#define CLK_LL_XTAL32K_CONFIG_DEFAULT() { \
+    .dac = 3, \
+    .dres = 3, \
+    .dgm = 3, \
+    .dbuf = 1, \
+}
+
+/**
+ * @brief XTAL32K_CLK enable modes
+ */
+typedef enum {
+    CLK_LL_XTAL32K_ENABLE_MODE_CRYSTAL,       //!< Enable the external 32kHz crystal for XTAL32K_CLK
+    CLK_LL_XTAL32K_ENABLE_MODE_EXTERNAL,      //!< Enable the external clock signal for XTAL32K_CLK
+    CLK_LL_XTAL32K_ENABLE_MODE_BOOTSTRAP,     //!< Bootstrap the crystal oscillator for faster XTAL32K_CLK start up */
+} clk_ll_xtal32k_enable_mode_t;
+
+/**
+ * @brief XTAL32K_CLK configuration structure
+ */
+typedef struct {
+    uint32_t dac : 6;
+    uint32_t dres : 3;
+    uint32_t dgm : 3;
+    uint32_t dbuf: 1;
+} clk_ll_xtal32k_config_t;
+
+/**
+ * @brief Power up BBPLL circuit
+ */
+static inline __attribute__((always_inline)) void clk_ll_bbpll_enable(void)
+{
+    // TODO: IDF-5645
+}
+
+/**
+ * @brief Power down BBPLL circuit
+ */
+static inline __attribute__((always_inline)) void clk_ll_bbpll_disable(void)
+{
+    // TODO: IDF-5645
+}
+
+/**
+ * @brief Enable the 32kHz crystal oscillator
+ *
+ * @param mode Used to determine the xtal32k configuration parameters
+ */
+static inline void clk_ll_xtal32k_enable(clk_ll_xtal32k_enable_mode_t mode)
+{
+    // TODO: IDF-5645
+}
+
+/**
+ * @brief Disable the 32kHz crystal oscillator
+ */
+static inline void clk_ll_xtal32k_disable(void)
+{
+    // TODO: IDF-5645
+}
+
+/**
+ * @brief Get the state of the 32kHz crystal clock
+ *
+ * @return True if the 32kHz XTAL is enabled
+ */
+static inline bool clk_ll_xtal32k_is_enabled(void)
+{
+    // TODO: IDF-5645
+    return 0;
+}
+
+/**
+ * @brief Enable the internal oscillator output for RC_FAST_CLK
+ */
+static inline __attribute__((always_inline)) void clk_ll_rc_fast_enable(void)
+{
+    // TODO: IDF-5645
+}
+
+/**
+ * @brief Disable the internal oscillator output for RC_FAST_CLK
+ */
+static inline __attribute__((always_inline)) void clk_ll_rc_fast_disable(void)
+{
+    // TODO: IDF-5645
+}
+
+/**
+ * @brief Get the state of the internal oscillator for RC_FAST_CLK
+ *
+ * @return True if the oscillator is enabled
+ */
+static inline bool clk_ll_rc_fast_is_enabled(void)
+{
+    // TODO: IDF-5645
+    return 1;
+}
+
+/**
+ * @brief Enable the output from the internal oscillator to be passed into a configurable divider,
+ * which by default divides the input clock frequency by 256. i.e. RC_FAST_D256_CLK = RC_FAST_CLK / 256
+ *
+ * Divider values other than 256 may be configured, but this facility is not currently needed,
+ * so is not exposed in the code.
+ * The output of the divider, RC_FAST_D256_CLK, is referred as 8md256 or simply d256 in reg. descriptions.
+ */
+static inline void clk_ll_rc_fast_d256_enable(void)
+{
+    // TODO: IDF-5645
+}
+
+/**
+ * @brief Disable the output from the internal oscillator to be passed into a configurable divider.
+ * i.e. RC_FAST_D256_CLK = RC_FAST_CLK / 256
+ *
+ * Disabling this divider could reduce power consumption.
+ */
+static inline void clk_ll_rc_fast_d256_disable(void)
+{
+    // TODO: IDF-5645
+}
+
+/**
+ * @brief Get the state of the divider which is applied to the output from the internal oscillator (RC_FAST_CLK)
+ *
+ * @return True if the divided output is enabled
+ */
+static inline bool clk_ll_rc_fast_d256_is_enabled(void)
+{
+    // TODO: IDF-5645
+    return 1;
+}
+
+/**
+ * @brief Enable the digital RC_FAST_CLK, which is used to support peripherals.
+ */
+static inline void clk_ll_rc_fast_digi_enable(void)
+{
+    // TODO: IDF-5645
+}
+
+/**
+ * @brief Disable the digital RC_FAST_CLK, which is used to support peripherals.
+ */
+static inline void clk_ll_rc_fast_digi_disable(void)
+{
+    // TODO: IDF-5645
+}
+
+/**
+ * @brief Get the state of the digital RC_FAST_CLK
+ *
+ * @return True if the digital RC_FAST_CLK is enabled
+ */
+static inline bool clk_ll_rc_fast_digi_is_enabled(void)
+{
+    // TODO: IDF-5645
+    return 0;
+}
+
+/**
+ * @brief Enable the digital RC_FAST_D256_CLK, which is used to support peripherals.
+ */
+static inline void clk_ll_rc_fast_d256_digi_enable(void)
+{
+    // TODO: IDF-5645
+}
+
+/**
+ * @brief Disable the digital RC_FAST_D256_CLK, which is used to support peripherals.
+ */
+static inline void clk_ll_rc_fast_d256_digi_disable(void)
+{
+    // TODO: IDF-5645
+}
+
+/**
+ * @brief Enable the digital XTAL32K_CLK, which is used to support peripherals.
+ */
+static inline void clk_ll_xtal32k_digi_enable(void)
+{
+    // TODO: IDF-5645
+}
+
+/**
+ * @brief Disable the digital XTAL32K_CLK, which is used to support peripherals.
+ */
+static inline void clk_ll_xtal32k_digi_disable(void)
+{
+    // TODO: IDF-5645
+}
+
+/**
+ * @brief Get the state of the digital XTAL32K_CLK
+ *
+ * @return True if the digital XTAL32K_CLK is enabled
+ */
+static inline bool clk_ll_xtal32k_digi_is_enabled(void)
+{
+    // TODO: IDF-5645
+    return 0;
+}
+
+/**
+ * @brief Get PLL_CLK frequency
+ *
+ * @return PLL clock frequency, in MHz. Returns 0 if register field value is invalid.
+ */
+static inline __attribute__((always_inline)) uint32_t clk_ll_bbpll_get_freq_mhz(void)
+{
+    // TODO: IDF-5645
+    return 0;
+}
+
+/**
+ * @brief Set BBPLL frequency from XTAL source (Digital part)
+ *
+ * @param pll_freq_mhz PLL frequency, in MHz
+ */
+static inline __attribute__((always_inline)) void clk_ll_bbpll_set_freq_mhz(uint32_t pll_freq_mhz)
+{
+    // TODO: IDF-5645
+}
+
+/**
+ * @brief Set BBPLL frequency from XTAL source (Analog part)
+ *
+ * @param pll_freq_mhz PLL frequency, in MHz
+ * @param xtal_freq_mhz XTAL frequency, in MHz
+ */
+static inline __attribute__((always_inline)) void clk_ll_bbpll_set_config(uint32_t pll_freq_mhz, uint32_t xtal_freq_mhz)
+{
+    // TODO: IDF-5645
+}
+
+/**
+ * @brief Select the clock source for CPU_CLK
+ *
+ * @param in_sel One of the clock sources in soc_cpu_clk_src_t
+ */
+static inline __attribute__((always_inline)) void clk_ll_cpu_set_src(soc_cpu_clk_src_t in_sel)
+{
+    // TODO: IDF-5645
+    switch (in_sel) {
+    case SOC_CPU_CLK_SRC_XTAL:
+        REG_SET_FIELD(PCR_SYSCLK_CONF_REG, PCR_SOC_CLK_SEL, 0);
+        break;
+    case SOC_CPU_CLK_SRC_PLL:
+        REG_SET_FIELD(PCR_SYSCLK_CONF_REG, PCR_SOC_CLK_SEL, 1);
+        break;
+    case SOC_CPU_CLK_SRC_RC_FAST:
+        REG_SET_FIELD(PCR_SYSCLK_CONF_REG, PCR_SOC_CLK_SEL, 2);
+        break;
+    default:
+        // Unsupported CPU_CLK mux input sel
+        abort();
+    }
+}
+
+/**
+ * @brief Get the clock source for CPU_CLK
+ *
+ * @return Currently selected clock source (one of soc_cpu_clk_src_t values)
+ */
+static inline __attribute__((always_inline)) soc_cpu_clk_src_t clk_ll_cpu_get_src(void)
+{
+    // TODO: IDF-5645
+    uint32_t clk_sel = REG_GET_FIELD(PCR_SYSCLK_CONF_REG, PCR_SOC_CLK_SEL);
+    switch (clk_sel) {
+    case 0:
+        return SOC_CPU_CLK_SRC_XTAL;
+    case 1:
+        return SOC_CPU_CLK_SRC_PLL;
+    case 2:
+        return SOC_CPU_CLK_SRC_RC_FAST;
+    default:
+        // Invalid SOC_CLK_SEL value
+        return SOC_CPU_CLK_SRC_INVALID;
+    }
+}
+
+/**
+ * @brief Set CPU frequency from PLL clock
+ *
+ * @param cpu_mhz CPU frequency value, in MHz
+ */
+static inline __attribute__((always_inline)) void clk_ll_cpu_set_freq_mhz_from_pll(uint32_t cpu_mhz)
+{
+    // TODO: IDF-5645
+}
+
+/**
+ * @brief Get CPU_CLK frequency from PLL_CLK source
+ *
+ * @return CPU clock frequency, in MHz. Returns 0 if register field value is invalid.
+ */
+static inline __attribute__((always_inline)) uint32_t clk_ll_cpu_get_freq_mhz_from_pll(void)
+{
+    // TODO: IDF-5645
+    return 0;
+}
+
+/**
+ * @brief Set CPU_CLK's XTAL/FAST_RC clock source path divider
+ *
+ * @param divider Divider. Usually this divider is set to 1 in bootloader stage. PRE_DIV_CNT = divider - 1.
+ */
+static inline __attribute__((always_inline)) void clk_ll_cpu_set_divider(uint32_t divider)
+{
+    // TODO: IDF-5645  not configurable for 761, fixed at 3 for HS, 1 for LS
+}
+
+/**
+ * @brief Get CPU_CLK's XTAL/FAST_RC clock source path divider
+ *
+ * @return Divider. Divider = (PRE_DIV_CNT + 1).
+ */
+static inline __attribute__((always_inline)) uint32_t clk_ll_cpu_get_divider(void)
+{
+    // TODO: IDF-5645
+    return 0;
+}
+
+/**
+ * @brief Select the clock source for RTC_SLOW_CLK
+ *
+ * @param in_sel One of the clock sources in soc_rtc_slow_clk_src_t
+ */
+static inline void clk_ll_rtc_slow_set_src(soc_rtc_slow_clk_src_t in_sel)
+{
+    // TODO: IDF-5645
+}
+
+/**
+ * @brief Get the clock source for RTC_SLOW_CLK
+ *
+ * @return Currently selected clock source (one of soc_rtc_slow_clk_src_t values)
+ */
+static inline soc_rtc_slow_clk_src_t clk_ll_rtc_slow_get_src(void)
+{
+    // TODO: IDF-5645
+    return 0;
+}
+
+/**
+ * @brief Select the clock source for RTC_FAST_CLK
+ *
+ * @param in_sel One of the clock sources in soc_rtc_fast_clk_src_t
+ */
+static inline void clk_ll_rtc_fast_set_src(soc_rtc_fast_clk_src_t in_sel)
+{
+    // TODO: IDF-5645
+}
+
+/**
+ * @brief Get the clock source for RTC_FAST_CLK
+ *
+ * @return Currently selected clock source (one of soc_rtc_fast_clk_src_t values)
+ */
+static inline soc_rtc_fast_clk_src_t clk_ll_rtc_fast_get_src(void)
+{
+    // TODO: IDF-5645
+    return 0;
+}
+
+/**
+ * @brief Set RC_FAST_CLK divider. The output from the divider is passed into rtc_fast_clk MUX.
+ *
+ * @param divider Divider of RC_FAST_CLK. Usually this divider is set to 1 (reg. value is 0) in bootloader stage.
+ */
+static inline void clk_ll_rc_fast_set_divider(uint32_t divider)
+{
+    // TODO: IDF-5645
+}
+
+/**
+ * @brief Get RC_FAST_CLK divider
+ *
+ * @return Divider. Divider = (CK8M_DIV_SEL + 1).
+ */
+static inline uint32_t clk_ll_rc_fast_get_divider(void)
+{
+    // TODO: IDF-5645
+    return 0;
+}
+
+/**
+ * @brief Set RC_SLOW_CLK divider
+ *
+ * @param divider Divider of RC_SLOW_CLK. Usually this divider is set to 1 (reg. value is 0) in bootloader stage.
+ */
+static inline void clk_ll_rc_slow_set_divider(uint32_t divider)
+{
+    // TODO: IDF-5645
+}
+
+/************************* RTC STORAGE REGISTER STORE/LOAD **************************/
+/**
+ * @brief Store XTAL_CLK frequency in RTC storage register
+ *
+ * Value of RTC_XTAL_FREQ_REG is stored as two copies in lower and upper 16-bit
+ * halves. These are the routines to work with that representation.
+ *
+ * @param xtal_freq_mhz XTAL frequency, in MHz
+ */
+static inline void clk_ll_xtal_store_freq_mhz(uint32_t xtal_freq_mhz)
+{
+    // TODO: IDF-5645
+}
+
+/**
+ * @brief Load XTAL_CLK frequency from RTC storage register
+ *
+ * Value of RTC_XTAL_FREQ_REG is stored as two copies in lower and upper 16-bit
+ * halves. These are the routines to work with that representation.
+ *
+ * @return XTAL frequency, in MHz. Returns 0 if value in reg is invalid.
+ */
+static inline __attribute__((always_inline)) uint32_t clk_ll_xtal_load_freq_mhz(void)
+{
+    // TODO: IDF-5645
+    return 0;
+}
+
+/**
+ * @brief Store APB_CLK frequency in RTC storage register
+ *
+ * Value of RTC_APB_FREQ_REG is stored as two copies in lower and upper 16-bit
+ * halves. These are the routines to work with that representation.
+ *
+ * @param apb_freq_hz APB frequency, in Hz
+ */
+static inline __attribute__((always_inline)) void clk_ll_apb_store_freq_hz(uint32_t apb_freq_hz)
+{
+    // TODO: IDF-5645
+}
+
+/**
+ * @brief Load APB_CLK frequency from RTC storage register
+ *
+ * Value of RTC_APB_FREQ_REG is stored as two copies in lower and upper 16-bit
+ * halves. These are the routines to work with that representation.
+ *
+ * @return The stored APB frequency, in Hz
+ */
+static inline uint32_t clk_ll_apb_load_freq_hz(void)
+{
+    // TODO: IDF-5645
+    return 0;
+}
+
+/**
+ * @brief Store RTC_SLOW_CLK calibration value in RTC storage register
+ *
+ * Value of RTC_SLOW_CLK_CAL_REG has to be in the same format as returned by rtc_clk_cal (microseconds,
+ * in Q13.19 fixed-point format).
+ *
+ * @param cal_value The calibration value of slow clock period in microseconds, in Q13.19 fixed point format
+ */
+static inline void clk_ll_rtc_slow_store_cal(uint32_t cal_value)
+{
+    // TODO: IDF-5645
+}
+
+/**
+ * @brief Load the calibration value of RTC_SLOW_CLK frequency from RTC storage register
+ *
+ * This value gets updated (i.e. rtc slow clock gets calibrated) every time RTC_SLOW_CLK source switches
+ *
+ * @return The calibration value of slow clock period in microseconds, in Q13.19 fixed point format
+ */
+static inline uint32_t clk_ll_rtc_slow_load_cal(void)
+{
+    // TODO: IDF-5645
+    return 0;
+}
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/hal/esp32c6/include/hal/efuse_hal.h b/components/hal/esp32c6/include/hal/efuse_hal.h
new file mode 100644
index 0000000000..b6c83d6da6
--- /dev/null
+++ b/components/hal/esp32c6/include/hal/efuse_hal.h
@@ -0,0 +1,69 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#include <stdint.h>
+#include <stdbool.h>
+#include "soc/soc_caps.h"
+#include "hal/efuse_ll.h"
+#include_next "hal/efuse_hal.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+
+/**
+ * @brief get chip version
+ */
+uint32_t efuse_hal_get_chip_revision(void);
+
+/**
+ * @brief set eFuse timings
+ *
+ * @param apb_freq_hz APB frequency in Hz
+ */
+void efuse_hal_set_timing(uint32_t apb_freq_hz);
+
+/**
+ * @brief trigger eFuse read operation
+ */
+void efuse_hal_read(void);
+
+/**
+ * @brief clear registers for programming eFuses
+ */
+void efuse_hal_clear_program_registers(void);
+
+/**
+ * @brief burn eFuses written in programming registers (one block at once)
+ *
+ * @param block block number
+ */
+void efuse_hal_program(uint32_t block);
+
+/**
+ * @brief Calculate Reed-Solomon Encoding values for a block of efuse data.
+ *
+ * @param data Pointer to data buffer (length 32 bytes)
+ * @param rs_values Pointer to write encoded data to (length 12 bytes)
+ */
+void efuse_hal_rs_calculate(const void *data, void *rs_values);
+
+/**
+ * @brief Checks coding error in a block
+ *
+ * @param block Index of efuse block
+ *
+ * @return True  - block has an error.
+ *         False - no error.
+ */
+bool efuse_hal_is_coding_error_in_block(unsigned block);
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/hal/esp32c6/include/hal/efuse_ll.h b/components/hal/esp32c6/include/hal/efuse_ll.h
new file mode 100644
index 0000000000..9505c17ab7
--- /dev/null
+++ b/components/hal/esp32c6/include/hal/efuse_ll.h
@@ -0,0 +1,133 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#include <stdint.h>
+#include <stdbool.h>
+#include "soc/efuse_periph.h"
+#include "hal/assert.h"
+#include "esp32c6/rom/efuse.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+// Always inline these functions even no gcc optimization is applied.
+
+/******************* eFuse fields *************************/
+
+__attribute__((always_inline)) static inline uint32_t efuse_ll_get_flash_crypt_cnt(void)
+{
+    return EFUSE.rd_repeat_data1.spi_boot_crypt_cnt;
+}
+
+__attribute__((always_inline)) static inline uint32_t efuse_ll_get_wdt_delay_sel(void)
+{
+    return EFUSE.rd_repeat_data1.wdt_delay_sel;
+}
+
+__attribute__((always_inline)) static inline uint32_t efuse_ll_get_mac0(void)
+{
+    return EFUSE.rd_mac_spi_sys_0.mac_0;
+}
+
+__attribute__((always_inline)) static inline uint32_t efuse_ll_get_mac1(void)
+{
+    return EFUSE.rd_mac_spi_sys_1.mac_1;
+}
+
+__attribute__((always_inline)) static inline bool efuse_ll_get_secure_boot_v2_en(void)
+{
+    return EFUSE.rd_repeat_data2.secure_boot_en;
+}
+
+// TODO: IDF-5341
+// __attribute__((always_inline)) static inline bool efuse_ll_get_err_rst_enable(void)
+// {
+//     return EFUSE.rd_repeat_data3.err_rst_enable;
+// }
+
+// use efuse_hal_get_major_chip_version() to get major chip version
+__attribute__((always_inline)) static inline uint32_t efuse_ll_get_chip_wafer_version_major(void)
+{
+    return EFUSE.rd_mac_spi_sys_5.wafer_version_major;
+}
+
+// use efuse_hal_get_minor_chip_version() to get minor chip version
+__attribute__((always_inline)) static inline uint32_t efuse_ll_get_chip_wafer_version_minor(void)
+{
+    return (EFUSE.rd_mac_spi_sys_5.wafer_version_minor_high << 3) + EFUSE.rd_mac_spi_sys_3.wafer_version_minor_low;
+}
+
+__attribute__((always_inline)) static inline bool efuse_ll_get_disable_wafer_version_major(void)
+{
+    return EFUSE.rd_repeat_data4.disable_wafer_version_major;
+}
+
+__attribute__((always_inline)) static inline uint32_t efuse_ll_get_blk_version_major(void)
+{
+    return EFUSE.rd_sys_part1_data4.blk_version_major;
+}
+
+__attribute__((always_inline)) static inline uint32_t efuse_ll_get_blk_version_minor(void)
+{
+    return EFUSE.rd_mac_spi_sys_3.blk_version_minor;
+}
+
+__attribute__((always_inline)) static inline bool efuse_ll_get_disable_blk_version_major(void)
+{
+    return EFUSE.rd_repeat_data4.disable_blk_version_major;
+}
+
+__attribute__((always_inline)) static inline uint32_t efuse_ll_get_chip_ver_pkg(void)
+{
+    return EFUSE.rd_mac_spi_sys_3.pkg_version;
+}
+
+/******************* eFuse control functions *************************/
+
+__attribute__((always_inline)) static inline bool efuse_ll_get_read_cmd(void)
+{
+    return EFUSE.cmd.read_cmd;
+}
+
+__attribute__((always_inline)) static inline bool efuse_ll_get_pgm_cmd(void)
+{
+    return EFUSE.cmd.pgm_cmd;
+}
+
+__attribute__((always_inline)) static inline void efuse_ll_set_read_cmd(void)
+{
+    EFUSE.cmd.read_cmd = 1;
+}
+
+__attribute__((always_inline)) static inline void efuse_ll_set_pgm_cmd(uint32_t block)
+{
+    HAL_ASSERT(block < ETS_EFUSE_BLOCK_MAX);
+    EFUSE.cmd.val = ((block << EFUSE_BLK_NUM_S) & EFUSE_BLK_NUM_M) | EFUSE_PGM_CMD;
+}
+
+__attribute__((always_inline)) static inline void efuse_ll_set_conf_read_op_code(void)
+{
+    EFUSE.conf.op_code = EFUSE_READ_OP_CODE;
+}
+
+__attribute__((always_inline)) static inline void efuse_ll_set_conf_write_op_code(void)
+{
+    EFUSE.conf.op_code = EFUSE_WRITE_OP_CODE;
+}
+
+__attribute__((always_inline)) static inline void efuse_ll_set_pwr_off_num(uint16_t value)
+{
+    EFUSE.wr_tim_conf2.pwr_off_num = value;
+}
+
+/******************* eFuse control functions *************************/
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/hal/esp32c6/include/hal/gdma_ll.h b/components/hal/esp32c6/include/hal/gdma_ll.h
new file mode 100644
index 0000000000..f938c1600f
--- /dev/null
+++ b/components/hal/esp32c6/include/hal/gdma_ll.h
@@ -0,0 +1,468 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stddef.h> /* Required for NULL constant */
+#include <stdint.h>
+#include <stdbool.h>
+#include "soc/gdma_struct.h"
+#include "soc/gdma_reg.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#define GDMA_LL_GET_HW(id) (((id) == 0) ? (&GDMA) : NULL)
+
+#define GDMA_LL_RX_EVENT_MASK       (0x7F)
+#define GDMA_LL_TX_EVENT_MASK       (0x3F)
+
+#define GDMA_LL_EVENT_TX_FIFO_UDF   (1<<5)
+#define GDMA_LL_EVENT_TX_FIFO_OVF   (1<<4)
+#define GDMA_LL_EVENT_RX_FIFO_UDF   (1<<6)
+#define GDMA_LL_EVENT_RX_FIFO_OVF   (1<<5)
+#define GDMA_LL_EVENT_TX_TOTAL_EOF  (1<<3)
+#define GDMA_LL_EVENT_RX_DESC_EMPTY (1<<4)
+#define GDMA_LL_EVENT_TX_DESC_ERROR (1<<2)
+#define GDMA_LL_EVENT_RX_DESC_ERROR (1<<3)
+#define GDMA_LL_EVENT_TX_EOF        (1<<1)
+#define GDMA_LL_EVENT_TX_DONE       (1<<0)
+#define GDMA_LL_EVENT_RX_ERR_EOF    (1<<2)
+#define GDMA_LL_EVENT_RX_SUC_EOF    (1<<1)
+#define GDMA_LL_EVENT_RX_DONE       (1<<0)
+
+///////////////////////////////////// Common /////////////////////////////////////////
+/**
+ * @brief Enable DMA channel M2M mode (TX channel n forward data to RX channel n), disabled by default
+ */
+static inline void gdma_ll_enable_m2m_mode(gdma_dev_t *dev, uint32_t channel, bool enable)
+{
+    dev->channel[channel].in.in_conf0.mem_trans_en = enable;
+    if (enable) {
+        // to enable m2m mode, the tx chan has to be the same to rx chan, and set to a valid value
+        dev->channel[channel].in.in_peri_sel.peri_in_sel = 0;
+        dev->channel[channel].out.out_peri_sel.peri_out_sel = 0;
+    }
+}
+
+/**
+ * @brief Enable DMA clock gating
+ */
+static inline void gdma_ll_enable_clock(gdma_dev_t *dev, bool enable)
+{
+    dev->misc_conf.clk_en = enable;
+}
+
+///////////////////////////////////// RX /////////////////////////////////////////
+/**
+ * @brief Get DMA RX channel interrupt status word
+ */
+__attribute__((always_inline))
+static inline uint32_t gdma_ll_rx_get_interrupt_status(gdma_dev_t *dev, uint32_t channel)
+{
+    return dev->in_intr[channel].st.val & GDMA_LL_RX_EVENT_MASK;
+}
+
+/**
+ * @brief Enable DMA RX channel interrupt
+ */
+static inline void gdma_ll_rx_enable_interrupt(gdma_dev_t *dev, uint32_t channel, uint32_t mask, bool enable)
+{
+    if (enable) {
+        dev->in_intr[channel].ena.val |= (mask & GDMA_LL_RX_EVENT_MASK);
+    } else {
+        dev->in_intr[channel].ena.val &= ~(mask & GDMA_LL_RX_EVENT_MASK);
+    }
+}
+
+/**
+ * @brief Clear DMA RX channel interrupt
+ */
+__attribute__((always_inline))
+static inline void gdma_ll_rx_clear_interrupt_status(gdma_dev_t *dev, uint32_t channel, uint32_t mask)
+{
+    dev->in_intr[channel].clr.val = (mask & GDMA_LL_RX_EVENT_MASK);
+}
+
+/**
+ * @brief Get DMA RX channel interrupt status register address
+ */
+static inline volatile void *gdma_ll_rx_get_interrupt_status_reg(gdma_dev_t *dev, uint32_t channel)
+{
+    return (volatile void *)(&dev->in_intr[channel].st);
+}
+
+/**
+ * @brief Enable DMA RX channel to check the owner bit in the descriptor, disabled by default
+ */
+static inline void gdma_ll_rx_enable_owner_check(gdma_dev_t *dev, uint32_t channel, bool enable)
+{
+    dev->channel[channel].in.in_conf1.in_check_owner = enable;
+}
+
+/**
+ * @brief Enable DMA RX channel burst reading data, disabled by default
+ */
+static inline void gdma_ll_rx_enable_data_burst(gdma_dev_t *dev, uint32_t channel, bool enable)
+{
+    dev->channel[channel].in.in_conf0.in_data_burst_en = enable;
+}
+
+/**
+ * @brief Enable DMA RX channel burst reading descriptor link, disabled by default
+ */
+static inline void gdma_ll_rx_enable_descriptor_burst(gdma_dev_t *dev, uint32_t channel, bool enable)
+{
+    dev->channel[channel].in.in_conf0.indscr_burst_en = enable;
+}
+
+/**
+ * @brief Reset DMA RX channel FSM and FIFO pointer
+ */
+__attribute__((always_inline))
+static inline void gdma_ll_rx_reset_channel(gdma_dev_t *dev, uint32_t channel)
+{
+    dev->channel[channel].in.in_conf0.in_rst = 1;
+    dev->channel[channel].in.in_conf0.in_rst = 0;
+}
+
+/**
+ * @brief Check if DMA RX FIFO is full
+ * @param fifo_level only supports level 1
+ */
+static inline bool gdma_ll_rx_is_fifo_full(gdma_dev_t *dev, uint32_t channel, uint32_t fifo_level)
+{
+    return dev->channel[channel].in.infifo_status.val & 0x01;
+}
+
+/**
+ * @brief Check if DMA RX FIFO is empty
+ * @param fifo_level only supports level 1
+ */
+static inline bool gdma_ll_rx_is_fifo_empty(gdma_dev_t *dev, uint32_t channel, uint32_t fifo_level)
+{
+    return dev->channel[channel].in.infifo_status.val & 0x02;
+}
+
+/**
+ * @brief Get number of bytes in RX FIFO
+ * @param fifo_level only supports level 1
+ */
+static inline uint32_t gdma_ll_rx_get_fifo_bytes(gdma_dev_t *dev, uint32_t channel, uint32_t fifo_level)
+{
+    return dev->channel[channel].in.infifo_status.infifo_cnt;
+}
+
+/**
+ * @brief Pop data from DMA RX FIFO
+ */
+static inline uint32_t gdma_ll_rx_pop_data(gdma_dev_t *dev, uint32_t channel)
+{
+    dev->channel[channel].in.in_pop.infifo_pop = 1;
+    return dev->channel[channel].in.in_pop.infifo_rdata;
+}
+
+/**
+ * @brief Set the descriptor link base address for RX channel
+ */
+__attribute__((always_inline))
+static inline void gdma_ll_rx_set_desc_addr(gdma_dev_t *dev, uint32_t channel, uint32_t addr)
+{
+    dev->channel[channel].in.in_link.inlink_addr = addr;
+}
+
+/**
+ * @brief Start dealing with RX descriptors
+ */
+__attribute__((always_inline))
+static inline void gdma_ll_rx_start(gdma_dev_t *dev, uint32_t channel)
+{
+    dev->channel[channel].in.in_link.inlink_start = 1;
+}
+
+/**
+ * @brief Stop dealing with RX descriptors
+ */
+__attribute__((always_inline))
+static inline void gdma_ll_rx_stop(gdma_dev_t *dev, uint32_t channel)
+{
+    dev->channel[channel].in.in_link.inlink_stop = 1;
+}
+
+/**
+ * @brief Restart a new inlink right after the last descriptor
+ */
+__attribute__((always_inline))
+static inline void gdma_ll_rx_restart(gdma_dev_t *dev, uint32_t channel)
+{
+    dev->channel[channel].in.in_link.inlink_restart = 1;
+}
+
+/**
+ * @brief Enable DMA RX to return the address of current descriptor when receives error
+ */
+static inline void gdma_ll_rx_enable_auto_return(gdma_dev_t *dev, uint32_t channel, bool enable)
+{
+    dev->channel[channel].in.in_link.inlink_auto_ret = enable;
+}
+
+/**
+ * @brief Check if DMA RX FSM is in IDLE state
+ */
+static inline bool gdma_ll_rx_is_fsm_idle(gdma_dev_t *dev, uint32_t channel)
+{
+    return dev->channel[channel].in.in_link.inlink_park;
+}
+
+/**
+ * @brief Get RX success EOF descriptor's address
+ */
+__attribute__((always_inline))
+static inline uint32_t gdma_ll_rx_get_success_eof_desc_addr(gdma_dev_t *dev, uint32_t channel)
+{
+    return dev->channel[channel].in.in_suc_eof_des_addr.val;
+}
+
+/**
+ * @brief Get RX error EOF descriptor's address
+ */
+__attribute__((always_inline))
+static inline uint32_t gdma_ll_rx_get_error_eof_desc_addr(gdma_dev_t *dev, uint32_t channel)
+{
+    return dev->channel[channel].in.in_err_eof_des_addr.val;
+}
+
+/**
+ * @brief Get current RX descriptor's address
+ */
+__attribute__((always_inline))
+static inline uint32_t gdma_ll_rx_get_current_desc_addr(gdma_dev_t *dev, uint32_t channel)
+{
+    return dev->channel[channel].in.in_dscr.val;
+}
+
+/**
+ * @brief Set priority for DMA RX channel
+ */
+static inline void gdma_ll_rx_set_priority(gdma_dev_t *dev, uint32_t channel, uint32_t prio)
+{
+    dev->channel[channel].in.in_pri.rx_pri = prio;
+}
+
+/**
+ * @brief Connect DMA RX channel to a given peripheral
+ */
+static inline void gdma_ll_rx_connect_to_periph(gdma_dev_t *dev, uint32_t channel, int periph_id)
+{
+    dev->channel[channel].in.in_peri_sel.peri_in_sel = periph_id;
+}
+
+///////////////////////////////////// TX /////////////////////////////////////////
+/**
+ * @brief Get DMA TX channel interrupt status word
+ */
+__attribute__((always_inline))
+static inline uint32_t gdma_ll_tx_get_interrupt_status(gdma_dev_t *dev, uint32_t channel)
+{
+    return dev->out_intr[channel].st.val & GDMA_LL_TX_EVENT_MASK;
+}
+
+/**
+ * @brief Enable DMA TX channel interrupt
+ */
+static inline void gdma_ll_tx_enable_interrupt(gdma_dev_t *dev, uint32_t channel, uint32_t mask, bool enable)
+{
+    if (enable) {
+        dev->out_intr[channel].ena.val |= (mask & GDMA_LL_TX_EVENT_MASK);
+    } else {
+        dev->out_intr[channel].ena.val &= ~(mask & GDMA_LL_TX_EVENT_MASK);
+    }
+}
+
+/**
+ * @brief Clear DMA TX channel interrupt
+ */
+__attribute__((always_inline))
+static inline void gdma_ll_tx_clear_interrupt_status(gdma_dev_t *dev, uint32_t channel, uint32_t mask)
+{
+    dev->out_intr[channel].clr.val = (mask & GDMA_LL_TX_EVENT_MASK);
+}
+
+/**
+ * @brief Get DMA TX channel interrupt status register address
+ */
+static inline volatile void *gdma_ll_tx_get_interrupt_status_reg(gdma_dev_t *dev, uint32_t channel)
+{
+    return (volatile void *)(&dev->out_intr[channel].st);
+}
+
+/**
+ * @brief Enable DMA TX channel to check the owner bit in the descriptor, disabled by default
+ */
+static inline void gdma_ll_tx_enable_owner_check(gdma_dev_t *dev, uint32_t channel, bool enable)
+{
+    dev->channel[channel].out.out_conf1.out_check_owner = enable;
+}
+
+/**
+ * @brief Enable DMA TX channel burst sending data, disabled by default
+ */
+static inline void gdma_ll_tx_enable_data_burst(gdma_dev_t *dev, uint32_t channel, bool enable)
+{
+    dev->channel[channel].out.out_conf0.out_data_burst_en = enable;
+}
+
+/**
+ * @brief Enable DMA TX channel burst reading descriptor link, disabled by default
+ */
+static inline void gdma_ll_tx_enable_descriptor_burst(gdma_dev_t *dev, uint32_t channel, bool enable)
+{
+    dev->channel[channel].out.out_conf0.outdscr_burst_en = enable;
+}
+
+/**
+ * @brief Set TX channel EOF mode
+ */
+static inline void gdma_ll_tx_set_eof_mode(gdma_dev_t *dev, uint32_t channel, uint32_t mode)
+{
+    dev->channel[channel].out.out_conf0.out_eof_mode = mode;
+}
+
+/**
+ * @brief Enable DMA TX channel automatic write results back to descriptor after all data has been sent out, disabled by default
+ */
+static inline void gdma_ll_tx_enable_auto_write_back(gdma_dev_t *dev, uint32_t channel, bool enable)
+{
+    dev->channel[channel].out.out_conf0.out_auto_wrback = enable;
+}
+
+/**
+ * @brief Reset DMA TX channel FSM and FIFO pointer
+ */
+__attribute__((always_inline))
+static inline void gdma_ll_tx_reset_channel(gdma_dev_t *dev, uint32_t channel)
+{
+    dev->channel[channel].out.out_conf0.out_rst = 1;
+    dev->channel[channel].out.out_conf0.out_rst = 0;
+}
+
+/**
+ * @brief Check if DMA TX FIFO is full
+ * @param fifo_level only supports level 1
+ */
+static inline bool gdma_ll_tx_is_fifo_full(gdma_dev_t *dev, uint32_t channel, uint32_t fifo_level)
+{
+    return dev->channel[channel].out.outfifo_status.val & 0x01;
+}
+
+/**
+ * @brief Check if DMA TX FIFO is empty
+ * @param fifo_level only supports level 1
+ */
+static inline bool gdma_ll_tx_is_fifo_empty(gdma_dev_t *dev, uint32_t channel, uint32_t fifo_level)
+{
+    return dev->channel[channel].out.outfifo_status.val & 0x02;
+}
+
+/**
+ * @brief Get number of bytes in TX FIFO
+ * @param fifo_level only supports level 1
+ */
+static inline uint32_t gdma_ll_tx_get_fifo_bytes(gdma_dev_t *dev, uint32_t channel, uint32_t fifo_level)
+{
+    return dev->channel[channel].out.outfifo_status.outfifo_cnt;
+}
+
+/**
+ * @brief Push data into DMA TX FIFO
+ */
+static inline void gdma_ll_tx_push_data(gdma_dev_t *dev, uint32_t channel, uint32_t data)
+{
+    dev->channel[channel].out.out_push.outfifo_wdata = data;
+    dev->channel[channel].out.out_push.outfifo_push = 1;
+}
+
+/**
+ * @brief Set the descriptor link base address for TX channel
+ */
+__attribute__((always_inline))
+static inline void gdma_ll_tx_set_desc_addr(gdma_dev_t *dev, uint32_t channel, uint32_t addr)
+{
+    dev->channel[channel].out.out_link.outlink_addr = addr;
+}
+
+/**
+ * @brief Start dealing with TX descriptors
+ */
+__attribute__((always_inline))
+static inline void gdma_ll_tx_start(gdma_dev_t *dev, uint32_t channel)
+{
+    dev->channel[channel].out.out_link.outlink_start = 1;
+}
+
+/**
+ * @brief Stop dealing with TX descriptors
+ */
+__attribute__((always_inline))
+static inline void gdma_ll_tx_stop(gdma_dev_t *dev, uint32_t channel)
+{
+    dev->channel[channel].out.out_link.outlink_stop = 1;
+}
+
+/**
+ * @brief Restart a new outlink right after the last descriptor
+ */
+__attribute__((always_inline))
+static inline void gdma_ll_tx_restart(gdma_dev_t *dev, uint32_t channel)
+{
+    dev->channel[channel].out.out_link.outlink_restart = 1;
+}
+
+/**
+ * @brief Check if DMA TX FSM is in IDLE state
+ */
+static inline bool gdma_ll_tx_is_fsm_idle(gdma_dev_t *dev, uint32_t channel)
+{
+    return dev->channel[channel].out.out_link.outlink_park;
+}
+
+/**
+ * @brief Get TX EOF descriptor's address
+ */
+__attribute__((always_inline))
+static inline uint32_t gdma_ll_tx_get_eof_desc_addr(gdma_dev_t *dev, uint32_t channel)
+{
+    return dev->channel[channel].out.out_eof_des_addr.val;
+}
+
+/**
+ * @brief Get current TX descriptor's address
+ */
+__attribute__((always_inline))
+static inline uint32_t gdma_ll_tx_get_current_desc_addr(gdma_dev_t *dev, uint32_t channel)
+{
+    return dev->channel[channel].out.out_dscr.val;
+}
+
+/**
+ * @brief Set priority for DMA TX channel
+ */
+static inline void gdma_ll_tx_set_priority(gdma_dev_t *dev, uint32_t channel, uint32_t prio)
+{
+    dev->channel[channel].out.out_pri.tx_pri = prio;
+}
+
+/**
+ * @brief Connect DMA TX channel to a given peripheral
+ */
+static inline void gdma_ll_tx_connect_to_periph(gdma_dev_t *dev, uint32_t channel, int periph_id)
+{
+    dev->channel[channel].out.out_peri_sel.peri_out_sel = periph_id;
+}
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/hal/esp32c6/include/hal/gpio_ll.h b/components/hal/esp32c6/include/hal/gpio_ll.h
new file mode 100644
index 0000000000..8232384afe
--- /dev/null
+++ b/components/hal/esp32c6/include/hal/gpio_ll.h
@@ -0,0 +1,601 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+/*******************************************************************************
+ * NOTICE
+ * The hal is not public api, don't use in application code.
+ * See readme.md in hal/include/hal/readme.md
+ ******************************************************************************/
+
+// The LL layer for ESP32-C6 GPIO register operations
+
+#pragma once
+
+#include "soc/soc.h"
+#include "soc/gpio_periph.h"
+#include "soc/gpio_struct.h"
+#include "soc/lp_aon_reg.h"
+#include "soc/lp_io_reg.h"
+#include "soc/pmu_reg.h"
+#include "soc/usb_serial_jtag_reg.h"
+#include "hal/gpio_types.h"
+#include "hal/assert.h"
+#include <stdlib.h>
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+// Get GPIO hardware instance with giving gpio num
+#define GPIO_LL_GET_HW(num) (((num) == 0) ? (&GPIO) : NULL)
+
+#define GPIO_LL_PRO_CPU_INTR_ENA      (BIT(0))
+#define GPIO_LL_PRO_CPU_NMI_INTR_ENA  (BIT(1))
+/**
+  * @brief Enable pull-up on GPIO.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num GPIO number
+  */
+static inline void gpio_ll_pullup_en(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    REG_SET_BIT(GPIO_PIN_MUX_REG[gpio_num], FUN_PU);
+}
+
+/**
+  * @brief Disable pull-up on GPIO.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num GPIO number
+  */
+static inline void gpio_ll_pullup_dis(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    REG_CLR_BIT(GPIO_PIN_MUX_REG[gpio_num], FUN_PU);
+}
+
+/**
+  * @brief Enable pull-down on GPIO.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num GPIO number
+  */
+static inline void gpio_ll_pulldown_en(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    REG_SET_BIT(GPIO_PIN_MUX_REG[gpio_num], FUN_PD);
+}
+
+/**
+  * @brief Disable pull-down on GPIO.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num GPIO number
+  */
+static inline void gpio_ll_pulldown_dis(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    // The pull-up value of the USB pins are controlled by the pins’ pull-up value together with USB pull-up value
+    // USB DP pin is default to PU enabled
+    // Note that esp32c6 has supported USB_EXCHG_PINS feature. If this efuse is burnt, the gpio pin
+    // which should be checked is USB_DM_GPIO_NUM instead.
+    // if (gpio_num == USB_DP_GPIO_NUM) {     // TODO: IDF-5321 find out pin number
+    //     SET_PERI_REG_MASK(USB_SERIAL_JTAG_CONF0_REG, USB_SERIAL_JTAG_PAD_PULL_OVERRIDE);
+    //     CLEAR_PERI_REG_MASK(USB_SERIAL_JTAG_CONF0_REG, USB_SERIAL_JTAG_DP_PULLUP);
+    // }
+    REG_CLR_BIT(GPIO_PIN_MUX_REG[gpio_num], FUN_PD);
+}
+
+/**
+ * @brief  GPIO set interrupt trigger type
+ *
+ * @param  hw Peripheral GPIO hardware instance address.
+ * @param  gpio_num GPIO number. If you want to set the trigger type of e.g. of GPIO16, gpio_num should be GPIO_NUM_16 (16);
+ * @param  intr_type Interrupt type, select from gpio_int_type_t
+ */
+static inline void gpio_ll_set_intr_type(gpio_dev_t *hw, uint32_t gpio_num, gpio_int_type_t intr_type)
+{
+    hw->pin[gpio_num].int_type = intr_type;
+}
+
+/**
+  * @brief Get GPIO interrupt status
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param core_id interrupt core id
+  * @param status interrupt status
+  */
+__attribute__((always_inline))
+static inline void gpio_ll_get_intr_status(gpio_dev_t *hw, uint32_t core_id, uint32_t *status)
+{
+    (void)core_id;
+    *status = hw->pcpu_int.procpu_int;
+}
+
+/**
+  * @brief Get GPIO interrupt status high
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param core_id interrupt core id
+  * @param status interrupt status high
+  */
+__attribute__((always_inline))
+static inline void gpio_ll_get_intr_status_high(gpio_dev_t *hw, uint32_t core_id, uint32_t *status)
+{
+    *status = 0; // Less than 32 GPIOs in ESP32-C6
+}
+
+/**
+  * @brief Clear GPIO interrupt status
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param mask interrupt status clear mask
+  */
+__attribute__((always_inline))
+static inline void gpio_ll_clear_intr_status(gpio_dev_t *hw, uint32_t mask)
+{
+    hw->status_w1tc.status_w1tc = mask;
+}
+
+/**
+  * @brief Clear GPIO interrupt status high
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param mask interrupt status high clear mask
+  */
+__attribute__((always_inline))
+static inline void gpio_ll_clear_intr_status_high(gpio_dev_t *hw, uint32_t mask)
+{
+    // Less than 32 GPIOs on ESP32-C6 Do nothing.
+}
+
+/**
+ * @brief  Enable GPIO module interrupt signal
+ *
+ * @param  hw Peripheral GPIO hardware instance address.
+ * @param  core_id Interrupt enabled CPU to corresponding ID
+ * @param  gpio_num GPIO number. If you want to enable the interrupt of e.g. GPIO16, gpio_num should be GPIO_NUM_16 (16);
+ */
+__attribute__((always_inline))
+static inline void gpio_ll_intr_enable_on_core(gpio_dev_t *hw, uint32_t core_id, uint32_t gpio_num)
+{
+    HAL_ASSERT(core_id == 0 && "target SoC only has a single core");
+    GPIO.pin[gpio_num].int_ena = GPIO_LL_PRO_CPU_INTR_ENA;     //enable pro cpu intr
+}
+
+/**
+ * @brief  Disable GPIO module interrupt signal
+ *
+ * @param  hw Peripheral GPIO hardware instance address.
+ * @param  gpio_num GPIO number. If you want to disable the interrupt of e.g. GPIO16, gpio_num should be GPIO_NUM_16 (16);
+ */
+__attribute__((always_inline))
+static inline void gpio_ll_intr_disable(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    hw->pin[gpio_num].int_ena = 0;                             //disable GPIO intr
+}
+
+/**
+  * @brief Disable input mode on GPIO.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num GPIO number
+  */
+static inline void gpio_ll_input_disable(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    PIN_INPUT_DISABLE(GPIO_PIN_MUX_REG[gpio_num]);
+}
+
+/**
+  * @brief Enable input mode on GPIO.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num GPIO number
+  */
+static inline void gpio_ll_input_enable(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    PIN_INPUT_ENABLE(GPIO_PIN_MUX_REG[gpio_num]);
+}
+
+/**
+  * @brief Disable output mode on GPIO.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num GPIO number
+  */
+static inline void gpio_ll_output_disable(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    hw->enable_w1tc.enable_w1tc = (0x1 << gpio_num);
+    // Ensure no other output signal is routed via GPIO matrix to this pin
+    REG_WRITE(GPIO_FUNC0_OUT_SEL_CFG_REG + (gpio_num * 4),
+              SIG_GPIO_OUT_IDX);
+}
+
+/**
+  * @brief Enable output mode on GPIO.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num GPIO number
+  */
+static inline void gpio_ll_output_enable(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    hw->enable_w1ts.enable_w1ts = (0x1 << gpio_num);
+}
+
+/**
+  * @brief Disable open-drain mode on GPIO.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num GPIO number
+  */
+static inline void gpio_ll_od_disable(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    hw->pin[gpio_num].pad_driver = 0;
+}
+
+/**
+  * @brief Enable open-drain mode on GPIO.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num GPIO number
+  */
+static inline void gpio_ll_od_enable(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    hw->pin[gpio_num].pad_driver = 1;
+}
+
+/**
+ * @brief  GPIO set output level
+ *
+ * @param  hw Peripheral GPIO hardware instance address.
+ * @param  gpio_num GPIO number. If you want to set the output level of e.g. GPIO16, gpio_num should be GPIO_NUM_16 (16);
+ * @param  level Output level. 0: low ; 1: high
+ */
+__attribute__((always_inline))
+static inline void gpio_ll_set_level(gpio_dev_t *hw, uint32_t gpio_num, uint32_t level)
+{
+    if (level) {
+        hw->out_w1ts.out_w1ts = (1 << gpio_num);
+    } else {
+        hw->out_w1tc.out_w1tc = (1 << gpio_num);
+    }
+}
+
+/**
+ * @brief  GPIO get input level
+ *
+ * @warning If the pad is not configured for input (or input and output) the returned value is always 0.
+ *
+ * @param  hw Peripheral GPIO hardware instance address.
+ * @param  gpio_num GPIO number. If you want to get the logic level of e.g. pin GPIO16, gpio_num should be GPIO_NUM_16 (16);
+ *
+ * @return
+ *     - 0 the GPIO input level is 0
+ *     - 1 the GPIO input level is 1
+ */
+static inline int gpio_ll_get_level(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    return (hw->in.in_data_next >> gpio_num) & 0x1;
+}
+
+/**
+ * @brief Enable GPIO wake-up function.
+ *
+ * @param hw Peripheral GPIO hardware instance address.
+ * @param gpio_num GPIO number.
+ */
+static inline void gpio_ll_wakeup_enable(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    hw->pin[gpio_num].wakeup_enable = 0x1;
+}
+
+/**
+ * @brief Disable GPIO wake-up function.
+ *
+ * @param hw Peripheral GPIO hardware instance address.
+ * @param gpio_num GPIO number
+ */
+static inline void gpio_ll_wakeup_disable(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    hw->pin[gpio_num].wakeup_enable = 0;
+}
+
+/**
+  * @brief Set GPIO pad drive capability
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num GPIO number, only support output GPIOs
+  * @param strength Drive capability of the pad
+  */
+static inline void gpio_ll_set_drive_capability(gpio_dev_t *hw, uint32_t gpio_num, gpio_drive_cap_t strength)
+{
+    SET_PERI_REG_BITS(GPIO_PIN_MUX_REG[gpio_num], FUN_DRV_V, strength, FUN_DRV_S);
+}
+
+/**
+  * @brief Get GPIO pad drive capability
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num GPIO number, only support output GPIOs
+  * @param strength Pointer to accept drive capability of the pad
+  */
+static inline void gpio_ll_get_drive_capability(gpio_dev_t *hw, uint32_t gpio_num, gpio_drive_cap_t *strength)
+{
+    *strength = (gpio_drive_cap_t)GET_PERI_REG_BITS2(GPIO_PIN_MUX_REG[gpio_num], FUN_DRV_V, FUN_DRV_S);
+}
+
+/**
+  * @brief Enable all digital gpio pad hold function during Deep-sleep.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  */
+static inline void gpio_ll_deep_sleep_hold_en(gpio_dev_t *hw)
+{
+    // ESP32C6 has removed deepsleep and replace with software backup sleep
+    // TODO: IDF-5321
+}
+
+/**
+  * @brief Disable all digital gpio pad hold function during Deep-sleep.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  */
+static inline void gpio_ll_deep_sleep_hold_dis(gpio_dev_t *hw)
+{
+    // ESP32C6 has removed deepsleep and replace with software backup sleep
+    // TODO: IDF-5321
+}
+
+/**
+  * @brief Enable gpio pad hold function.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num GPIO number, only support output GPIOs
+  */
+static inline void gpio_ll_hold_en(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    // TODO: IDF-5321
+    // if (gpio_num <32) {
+    //     SET_PERI_REG_MASK(LP_AON_GPIO_HOLD0_REG, GPIO_HOLD_MASK[gpio_num]);
+    // } else if (gpio_num <= MAX_PAD_GPIO_NUM) {
+    //     SET_PERI_REG_MASK(LP_AON_GPIO_HOLD1_REG, GPIO_HOLD_MASK[gpio_num]);
+    // }
+}
+
+/**
+  * @brief Disable gpio pad hold function.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num GPIO number, only support output GPIOs
+  */
+static inline void gpio_ll_hold_dis(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    // TODO: IDF-5321
+    // if (gpio_num <32) {
+    //     CLEAR_PERI_REG_MASK(LP_AON_GPIO_HOLD0_REG, GPIO_HOLD_MASK[gpio_num]);
+    // } else if (gpio_num <= MAX_PAD_GPIO_NUM) {
+    //     CLEAR_PERI_REG_MASK(LP_AON_GPIO_HOLD1_REG, GPIO_HOLD_MASK[gpio_num]);
+    // }
+}
+
+/**
+  * @brief Set pad input to a peripheral signal through the IOMUX.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num GPIO number of the pad.
+  * @param signal_idx Peripheral signal id to input. One of the ``*_IN_IDX`` signals in ``soc/gpio_sig_map.h``.
+  */
+static inline void gpio_ll_iomux_in(gpio_dev_t *hw, uint32_t gpio, uint32_t signal_idx)
+{
+    hw->func_in_sel_cfg[signal_idx].sig_in_sel = 0;
+    PIN_INPUT_ENABLE(GPIO_PIN_MUX_REG[gpio]);
+}
+
+/**
+ * @brief  Select a function for the pin in the IOMUX
+ *
+ * @param  pin_name Pin name to configure
+ * @param  func Function to assign to the pin
+ */
+static inline void gpio_ll_iomux_func_sel(uint32_t pin_name, uint32_t func)
+{
+    // TODO: IDF-5321
+    // // Disable USB Serial JTAG if pins 18 or pins 19 needs to select an IOMUX function
+    // if (pin_name == IO_MUX_GPIO18_REG || pin_name == IO_MUX_GPIO19_REG) {
+    //     CLEAR_PERI_REG_MASK(USB_SERIAL_JTAG_CONF0_REG, USB_SERIAL_JTAG_USB_PAD_ENABLE);
+    // }
+    // PIN_FUNC_SELECT(pin_name, func);
+}
+
+/**
+  * @brief Set peripheral output to an GPIO pad through the IOMUX.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num gpio_num GPIO number of the pad.
+  * @param func The function number of the peripheral pin to output pin.
+  *        One of the ``FUNC_X_*`` of specified pin (X) in ``soc/io_mux_reg.h``.
+  * @param oen_inv True if the output enable needs to be inverted, otherwise False.
+  */
+static inline void gpio_ll_iomux_out(gpio_dev_t *hw, uint8_t gpio_num, int func, uint32_t oen_inv)
+{
+    hw->func_out_sel_cfg[gpio_num].oen_sel = 0;
+    hw->func_out_sel_cfg[gpio_num].oen_inv_sel = oen_inv;
+    gpio_ll_iomux_func_sel(GPIO_PIN_MUX_REG[gpio_num], func);
+}
+
+/**
+  * @brief Force hold digital and rtc gpio pad.
+  * @note GPIO force hold, whether the chip in sleep mode or wakeup mode.
+  */
+static inline void gpio_ll_force_hold_all(void)
+{
+    // TODO: IDF-5321
+    // REG_SET_BIT(PMU_IMM_PAD_HOLD_ALL_REG, PMU_TIE_HIGH_HP_PAD_HOLD_ALL);
+    // REG_SET_BIT(PMU_IMM_PAD_HOLD_ALL_REG, PMU_TIE_HIGH_LP_PAD_HOLD_ALL);
+}
+
+/**
+  * @brief Force unhold digital and rtc gpio pad.
+  * @note GPIO force unhold, whether the chip in sleep mode or wakeup mode.
+  */
+static inline void gpio_ll_force_unhold_all(void)
+{
+    // TODO: IDF-5321
+    // REG_SET_BIT(PMU_IMM_PAD_HOLD_ALL_REG, PMU_TIE_LOW_HP_PAD_HOLD_ALL);
+    // REG_SET_BIT(PMU_IMM_PAD_HOLD_ALL_REG, PMU_TIE_LOW_LP_PAD_HOLD_ALL);
+}
+
+/**
+  * @brief Enable GPIO pin used for wakeup from sleep.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num GPIO number
+  */
+static inline void gpio_ll_sleep_sel_en(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    // TODO: IDF-5321
+    // PIN_SLP_SEL_ENABLE(GPIO_PIN_MUX_REG[gpio_num]);
+}
+
+/**
+  * @brief Disable GPIO pin used for wakeup from sleep.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num GPIO number
+  */
+static inline void gpio_ll_sleep_sel_dis(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    // TODO: IDF-5321
+    // PIN_SLP_SEL_DISABLE(GPIO_PIN_MUX_REG[gpio_num]);
+}
+
+/**
+  * @brief Disable GPIO pull-up in sleep mode.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num GPIO number
+  */
+static inline void gpio_ll_sleep_pullup_dis(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    // TODO: IDF-5321
+    // PIN_SLP_PULLUP_DISABLE(GPIO_PIN_MUX_REG[gpio_num]);
+}
+
+/**
+  * @brief Enable GPIO pull-up in sleep mode.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num GPIO number
+  */
+static inline void gpio_ll_sleep_pullup_en(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    // TODO: IDF-5321
+    // PIN_SLP_PULLUP_ENABLE(GPIO_PIN_MUX_REG[gpio_num]);
+}
+
+/**
+  * @brief Enable GPIO pull-down in sleep mode.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num GPIO number
+  */
+static inline void gpio_ll_sleep_pulldown_en(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    // TODO: IDF-5321
+    // PIN_SLP_PULLDOWN_ENABLE(GPIO_PIN_MUX_REG[gpio_num]);
+}
+
+/**
+  * @brief Disable GPIO pull-down in sleep mode.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num GPIO number
+  */
+static inline void gpio_ll_sleep_pulldown_dis(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    // TODO: IDF-5321
+    // PIN_SLP_PULLDOWN_DISABLE(GPIO_PIN_MUX_REG[gpio_num]);
+}
+
+/**
+  * @brief Disable GPIO input in sleep mode.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num GPIO number
+  */
+static inline void gpio_ll_sleep_input_disable(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    // TODO: IDF-5321
+    // PIN_SLP_INPUT_DISABLE(GPIO_PIN_MUX_REG[gpio_num]);
+}
+
+/**
+  * @brief Enable GPIO input in sleep mode.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num GPIO number
+  */
+static inline void gpio_ll_sleep_input_enable(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    // TODO: IDF-5321
+    // PIN_SLP_INPUT_ENABLE(GPIO_PIN_MUX_REG[gpio_num]);
+}
+
+/**
+  * @brief Disable GPIO output in sleep mode.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num GPIO number
+  */
+static inline void gpio_ll_sleep_output_disable(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    // TODO: IDF-5321
+    // PIN_SLP_OUTPUT_DISABLE(GPIO_PIN_MUX_REG[gpio_num]);
+}
+
+/**
+  * @brief Enable GPIO output in sleep mode.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num GPIO number
+  */
+static inline void gpio_ll_sleep_output_enable(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    // TODO: IDF-5321
+    // PIN_SLP_OUTPUT_ENABLE(GPIO_PIN_MUX_REG[gpio_num]);
+}
+
+/**
+ * @brief Enable GPIO deep-sleep wake-up function.
+ *
+ * @param hw Peripheral GPIO hardware instance address.
+ * @param gpio_num GPIO number.
+ * @param intr_type GPIO wake-up type. Only GPIO_INTR_LOW_LEVEL or GPIO_INTR_HIGH_LEVEL can be used.
+ */
+static inline void gpio_ll_deepsleep_wakeup_enable(gpio_dev_t *hw, uint32_t gpio_num, gpio_int_type_t intr_type)
+{
+    HAL_ASSERT(gpio_num <= GPIO_NUM_5 && "gpio larger than 5 does not support deep sleep wake-up function");
+
+    // TODO: IDF-5321
+    // SET_PERI_REG_MASK(LP_IO_PIN0_REG + 0x4 * gpio_num, LP_IO_LP_GPIO0_WAKEUP_ENABLE);
+    // REG_SET_FIELD(LP_IO_PIN0_REG + 0x4 * gpio_num, LP_IO_LP_GPIO0_INT_TYPE, intr_type);
+}
+
+/**
+ * @brief Disable GPIO deep-sleep wake-up function.
+ *
+ * @param hw Peripheral GPIO hardware instance address.
+ * @param gpio_num GPIO number
+ */
+static inline void gpio_ll_deepsleep_wakeup_disable(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    HAL_ASSERT(gpio_num <= GPIO_NUM_5 && "gpio larger than 5 does not support deep sleep wake-up function");
+
+    // TODO: IDF-5321
+    // CLEAR_PERI_REG_MASK(LP_IO_PIN0_REG + 0x4 * gpio_num, LP_IO_LP_GPIO0_WAKEUP_ENABLE);
+    // CLEAR_PERI_REG_MASK(LP_IO_PIN0_REG + 0x4 * gpio_num, LP_IO_LP_GPIO0_INT_TYPE);
+}
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/hal/esp32c6/include/hal/gpspi_flash_ll.h b/components/hal/esp32c6/include/hal/gpspi_flash_ll.h
new file mode 100644
index 0000000000..1a8f3a7d57
--- /dev/null
+++ b/components/hal/esp32c6/include/hal/gpspi_flash_ll.h
@@ -0,0 +1,409 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+/*******************************************************************************
+ * NOTICE
+ * The ll is not public api, don't use in application code.
+ * See readme.md in soc/include/hal/readme.md
+ ******************************************************************************/
+
+// The Lowlevel layer for SPI Flash
+
+#pragma once
+
+#include <stdlib.h>
+#include "soc/spi_periph.h"
+#include "soc/spi_struct.h"
+#include "hal/spi_types.h"
+#include "hal/spi_flash_types.h"
+#include <sys/param.h> // For MIN/MAX
+#include <stdbool.h>
+#include <string.h>
+#include "hal/misc.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+//NOTE: These macros are changed on c3 for build. MODIFY these when bringup flash.
+#define gpspi_flash_ll_get_hw(host_id)  ( ((host_id)==SPI2_HOST) ? &GPSPI2 : ({abort();(spi_dev_t*)0;}) )
+#define gpspi_flash_ll_hw_get_id(dev)   ( ((dev) == (void*)&GPSPI2) ? SPI2_HOST : -1 )
+
+typedef typeof(GPSPI2.clock.val) gpspi_flash_ll_clock_reg_t;
+#define GPSPI_FLASH_LL_PERIPHERAL_FREQUENCY_MHZ  (80)
+
+/*------------------------------------------------------------------------------
+ * Control
+ *----------------------------------------------------------------------------*/
+/**
+ * Reset peripheral registers before configuration and starting control
+ *
+ * @param dev Beginning address of the peripheral registers.
+ */
+static inline void gpspi_flash_ll_reset(spi_dev_t *dev)
+{
+    dev->user.val = 0;
+    dev->ctrl.val = 0;
+
+    dev->clk_gate.clk_en = 1;
+    dev->clk_gate.mst_clk_active = 1;
+    dev->clk_gate.mst_clk_sel = 1;
+
+    dev->dma_conf.val = 0;
+    dev->dma_conf.slv_tx_seg_trans_clr_en = 1;
+    dev->dma_conf.slv_rx_seg_trans_clr_en = 1;
+    dev->dma_conf.dma_slv_seg_trans_en = 0;
+}
+
+/**
+ * Check whether the previous operation is done.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ *
+ * @return true if last command is done, otherwise false.
+ */
+static inline bool gpspi_flash_ll_cmd_is_done(const spi_dev_t *dev)
+{
+    return (dev->cmd.usr == 0);
+}
+
+/**
+ * Get the read data from the buffer after ``gpspi_flash_ll_read`` is done.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param buffer Buffer to hold the output data
+ * @param read_len Length to get out of the buffer
+ */
+static inline void gpspi_flash_ll_get_buffer_data(spi_dev_t *dev, void *buffer, uint32_t read_len)
+{
+    if (((intptr_t)buffer % 4 == 0) && (read_len % 4 == 0)) {
+        // If everything is word-aligned, do a faster memcpy
+        memcpy(buffer, (void *)dev->data_buf, read_len);
+    } else {
+        // Otherwise, slow(er) path copies word by word
+        int copy_len = read_len;
+        for (int i = 0; i < (read_len + 3) / 4; i++) {
+            int word_len = MIN(sizeof(uint32_t), copy_len);
+            uint32_t word = dev->data_buf[i].buf;
+            memcpy(buffer, &word, word_len);
+            buffer = (void *)((intptr_t)buffer + word_len);
+            copy_len -= word_len;
+        }
+    }
+}
+
+/**
+ * Write a word to the data buffer.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param word Data to write at address 0.
+ */
+static inline void gpspi_flash_ll_write_word(spi_dev_t *dev, uint32_t word)
+{
+    dev->data_buf[0].buf = word;
+}
+
+/**
+ * Set the data to be written in the data buffer.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param buffer Buffer holding the data
+ * @param length Length of data in bytes.
+ */
+static inline void gpspi_flash_ll_set_buffer_data(spi_dev_t *dev, const void *buffer, uint32_t length)
+{
+    // Load data registers, word at a time
+    int num_words = (length + 3) / 4;
+    for (int i = 0; i < num_words; i++) {
+        uint32_t word = 0;
+        uint32_t word_len = MIN(length, sizeof(word));
+        memcpy(&word, buffer, word_len);
+        dev->data_buf[i].buf = word;
+        length -= word_len;
+        buffer = (void *)((intptr_t)buffer + word_len);
+    }
+}
+
+/**
+ * Trigger a user defined transaction. All phases, including command, address, dummy, and the data phases,
+ * should be configured before this is called.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ */
+static inline void gpspi_flash_ll_user_start(spi_dev_t *dev)
+{
+    dev->cmd.update = 1;
+    while (dev->cmd.update);
+    dev->cmd.usr = 1;
+}
+
+/**
+ * Set HD pin high when flash work at spi mode.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ */
+static inline void gpspi_flash_ll_set_hold_pol(spi_dev_t *dev, uint32_t pol_val)
+{
+    dev->ctrl.hold_pol = pol_val;
+}
+
+/**
+ * Check whether the host is idle to perform new commands.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ *
+ * @return true if the host is idle, otherwise false
+ */
+static inline bool gpspi_flash_ll_host_idle(const spi_dev_t *dev)
+{
+    return dev->cmd.usr == 0;
+}
+
+/**
+ * Set phases for user-defined transaction to read
+ *
+ * @param dev Beginning address of the peripheral registers.
+ */
+static inline void gpspi_flash_ll_read_phase(spi_dev_t *dev)
+{
+    typeof (dev->user) user = {
+        .usr_command = 1,
+        .usr_mosi = 0,
+        .usr_miso = 1,
+        .usr_addr = 1,
+    };
+    dev->user = user;
+}
+/*------------------------------------------------------------------------------
+ * Configs
+ *----------------------------------------------------------------------------*/
+/**
+ * Select which pin to use for the flash
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param pin Pin ID to use, 0-2. Set to other values to disable all the CS pins.
+ */
+static inline void gpspi_flash_ll_set_cs_pin(spi_dev_t *dev, int pin)
+{
+    dev->misc.cs0_dis = (pin == 0) ? 0 : 1;
+    dev->misc.cs1_dis = (pin == 1) ? 0 : 1;
+}
+
+/**
+ * Set the read io mode.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param read_mode I/O mode to use in the following transactions.
+ */
+static inline void gpspi_flash_ll_set_read_mode(spi_dev_t *dev, esp_flash_io_mode_t read_mode)
+{
+    typeof (dev->ctrl) ctrl = dev->ctrl;
+    typeof (dev->user) user = dev->user;
+
+    ctrl.val &= ~(SPI_FCMD_QUAD_M | SPI_FADDR_QUAD_M | SPI_FREAD_QUAD_M | SPI_FCMD_DUAL_M | SPI_FADDR_DUAL_M | SPI_FREAD_DUAL_M);
+    user.val &= ~(SPI_FWRITE_QUAD_M | SPI_FWRITE_DUAL_M);
+
+    switch (read_mode) {
+    case SPI_FLASH_FASTRD:
+        //the default option
+    case SPI_FLASH_SLOWRD:
+        break;
+    case SPI_FLASH_QIO:
+        ctrl.fread_quad = 1;
+        ctrl.faddr_quad = 1;
+        user.fwrite_quad = 1;
+        break;
+    case SPI_FLASH_QOUT:
+        ctrl.fread_quad = 1;
+        user.fwrite_quad = 1;
+        break;
+    case SPI_FLASH_DIO:
+        ctrl.fread_dual = 1;
+        ctrl.faddr_dual = 1;
+        user.fwrite_dual = 1;
+        break;
+    case SPI_FLASH_DOUT:
+        ctrl.fread_dual = 1;
+        user.fwrite_dual = 1;
+        break;
+    default:
+        abort();
+    }
+
+    dev->ctrl = ctrl;
+    dev->user = user;
+}
+
+/**
+ * Set clock frequency to work at.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param clock_val pointer to the clock value to set
+ */
+static inline void gpspi_flash_ll_set_clock(spi_dev_t *dev, gpspi_flash_ll_clock_reg_t *clock_val)
+{
+    dev->clock.val = *clock_val;
+}
+
+/**
+ * Set the input length, in bits.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param bitlen Length of input, in bits.
+ */
+static inline void gpspi_flash_ll_set_miso_bitlen(spi_dev_t *dev, uint32_t bitlen)
+{
+    dev->user.usr_miso = bitlen > 0;
+    if (bitlen) {
+        dev->ms_dlen.ms_data_bitlen = bitlen - 1;
+    }
+}
+
+/**
+ * Set the output length, in bits (not including command, address and dummy
+ * phases)
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param bitlen Length of output, in bits.
+ */
+static inline void gpspi_flash_ll_set_mosi_bitlen(spi_dev_t *dev, uint32_t bitlen)
+{
+    dev->user.usr_mosi = bitlen > 0;
+    if (bitlen) {
+        dev->ms_dlen.ms_data_bitlen = bitlen - 1;
+    }
+}
+
+/**
+ * Set the command.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param command Command to send
+ * @param bitlen Length of the command
+ */
+static inline void gpspi_flash_ll_set_command(spi_dev_t *dev, uint8_t command, uint32_t bitlen)
+{
+    dev->user.usr_command = 1;
+    typeof(dev->user2) user2 = {
+        .usr_command_value = command,
+        .usr_command_bitlen = (bitlen - 1),
+    };
+    dev->user2 = user2;
+}
+
+/**
+ * Get the address length that is set in register, in bits.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ *
+ */
+static inline int gpspi_flash_ll_get_addr_bitlen(spi_dev_t *dev)
+{
+    return dev->user.usr_addr ? dev->user1.usr_addr_bitlen + 1 : 0;
+}
+
+/**
+ * Set the address length to send, in bits. Should be called before commands that requires the address e.g. erase sector, read, write...
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param bitlen Length of the address, in bits
+ */
+static inline void gpspi_flash_ll_set_addr_bitlen(spi_dev_t *dev, uint32_t bitlen)
+{
+    dev->user1.usr_addr_bitlen = (bitlen - 1);
+    dev->user.usr_addr = bitlen ? 1 : 0;
+}
+
+/**
+ * Set the address to send in user mode. Should be called before commands that requires the address e.g. erase sector, read, write...
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param addr Address to send
+ */
+static inline void gpspi_flash_ll_set_usr_address(spi_dev_t *dev, uint32_t addr, uint32_t bitlen)
+{
+    // The blank region should be all ones
+    uint32_t padding_ones = (bitlen == 32? 0 : UINT32_MAX >> bitlen);
+    dev->addr.val = (addr << (32 - bitlen)) | padding_ones;
+}
+
+/**
+ * Set the address to send. Should be called before commands that requires the address e.g. erase sector, read, write...
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param addr Address to send
+ */
+static inline void gpspi_flash_ll_set_address(spi_dev_t *dev, uint32_t addr)
+{
+    dev->addr.val = addr;
+}
+
+/**
+ * Set the length of dummy cycles.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param dummy_n Cycles of dummy phases
+ */
+static inline void gpspi_flash_ll_set_dummy(spi_dev_t *dev, uint32_t dummy_n)
+{
+    dev->user.usr_dummy = dummy_n ? 1 : 0;
+    HAL_FORCE_MODIFY_U32_REG_FIELD(dev->user1, usr_dummy_cyclelen, dummy_n - 1);
+}
+
+/**
+ * Set D/Q output level during dummy phase
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param out_en whether to enable IO output for dummy phase
+ * @param out_level dummy output level
+ */
+static inline void gpspi_flash_ll_set_dummy_out(spi_dev_t *dev, uint32_t out_en, uint32_t out_lev)
+{
+    dev->ctrl.dummy_out = out_en;
+    dev->ctrl.q_pol = out_lev;
+    dev->ctrl.d_pol = out_lev;
+}
+
+/**
+ * Set extra hold time of CS after the clocks.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param hold_n Cycles of clocks before CS is inactive
+ */
+static inline void gpspi_flash_ll_set_hold(spi_dev_t *dev, uint32_t hold_n)
+{
+    dev->user1.cs_hold_time = hold_n - 1;
+    dev->user.cs_hold = (hold_n > 0? 1: 0);
+}
+
+static inline void gpspi_flash_ll_set_cs_setup(spi_dev_t *dev, uint32_t cs_setup_time)
+{
+    dev->user.cs_setup = (cs_setup_time > 0 ? 1 : 0);
+    dev->user1.cs_setup_time = cs_setup_time - 1;
+}
+
+/**
+ * Calculate spi_flash clock frequency division parameters for register.
+ *
+ * @param clkdiv frequency division factor
+ *
+ * @return Register setting for the given clock division factor.
+ */
+static inline uint32_t gpspi_flash_ll_calculate_clock_reg(uint8_t clkdiv)
+{
+    uint32_t div_parameter;
+    // See comments of `clock` in `spi_struct.h`
+    if (clkdiv == 1) {
+        div_parameter = (1 << 31);
+    } else {
+        div_parameter = ((clkdiv - 1) | (((clkdiv/2 - 1) & 0xff) << 6 ) | (((clkdiv - 1) & 0xff) << 12));
+    }
+    return div_parameter;
+}
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/hal/esp32c6/include/hal/lpwdt_ll.h b/components/hal/esp32c6/include/hal/lpwdt_ll.h
new file mode 100644
index 0000000000..504b112014
--- /dev/null
+++ b/components/hal/esp32c6/include/hal/lpwdt_ll.h
@@ -0,0 +1,307 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+// The LL layer for Timer Group register operations.
+// Note that most of the register operations in this layer are non-atomic operations.
+
+#pragma once
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#include <stdlib.h>
+#include <stdbool.h>
+#include "hal/misc.h"
+#include "hal/wdt_types.h"
+#include "soc/rtc_cntl_periph.h"
+#include "soc/efuse_reg.h"
+#include "esp_attr.h"
+
+#include "esp32c6/rom/ets_sys.h"
+
+// TODO: IDF-5717
+// //Type check wdt_stage_action_t
+// _Static_assert(WDT_STAGE_ACTION_OFF == RTC_WDT_STG_SEL_OFF, "Add mapping to LL watchdog timeout behavior, since it's no longer naturally compatible with wdt_stage_action_t");
+// _Static_assert(WDT_STAGE_ACTION_INT == RTC_WDT_STG_SEL_INT, "Add mapping to LL watchdog timeout behavior, since it's no longer naturally compatible with wdt_stage_action_t");
+// _Static_assert(WDT_STAGE_ACTION_RESET_CPU == RTC_WDT_STG_SEL_RESET_CPU, "Add mapping to LL watchdog timeout behavior, since it's no longer naturally compatible with wdt_stage_action_t");
+// _Static_assert(WDT_STAGE_ACTION_RESET_SYSTEM == RTC_WDT_STG_SEL_RESET_SYSTEM, "Add mapping to LL watchdog timeout behavior, since it's no longer naturally compatible with wdt_stage_action_t");
+// _Static_assert(WDT_STAGE_ACTION_RESET_RTC == RTC_WDT_STG_SEL_RESET_RTC, "Add mapping to LL watchdog timeout behavior, since it's no longer naturally compatible with wdt_stage_action_t");
+// //Type check wdt_reset_sig_length_t
+// _Static_assert(WDT_RESET_SIG_LENGTH_100ns == RTC_WDT_RESET_LENGTH_100_NS, "Add mapping to LL watchdog timeout behavior, since it's no longer naturally compatible with wdt_reset_sig_length_t");
+// _Static_assert(WDT_RESET_SIG_LENGTH_200ns == RTC_WDT_RESET_LENGTH_200_NS, "Add mapping to LL watchdog timeout behavior, since it's no longer naturally compatible with wdt_reset_sig_length_t");
+// _Static_assert(WDT_RESET_SIG_LENGTH_300ns == RTC_WDT_RESET_LENGTH_300_NS, "Add mapping to LL watchdog timeout behavior, since it's no longer naturally compatible with wdt_reset_sig_length_t");
+// _Static_assert(WDT_RESET_SIG_LENGTH_400ns == RTC_WDT_RESET_LENGTH_400_NS, "Add mapping to LL watchdog timeout behavior, since it's no longer naturally compatible with wdt_reset_sig_length_t");
+// _Static_assert(WDT_RESET_SIG_LENGTH_500ns == RTC_WDT_RESET_LENGTH_500_NS, "Add mapping to LL watchdog timeout behavior, since it's no longer naturally compatible with wdt_reset_sig_length_t");
+// _Static_assert(WDT_RESET_SIG_LENGTH_800ns == RTC_WDT_RESET_LENGTH_800_NS, "Add mapping to LL watchdog timeout behavior, since it's no longer naturally compatible with wdt_reset_sig_length_t");
+// _Static_assert(WDT_RESET_SIG_LENGTH_1_6us == RTC_WDT_RESET_LENGTH_1600_NS, "Add mapping to LL watchdog timeout behavior, since it's no longer naturally compatible with wdt_reset_sig_length_t");
+// _Static_assert(WDT_RESET_SIG_LENGTH_3_2us == RTC_WDT_RESET_LENGTH_3200_NS, "Add mapping to LL watchdog timeout behavior, since it's no longer naturally compatible with wdt_reset_sig_length_t");
+
+/**
+ * @brief Enable the RWDT
+ *
+ * @param hw Start address of the peripheral registers.
+ */
+FORCE_INLINE_ATTR void lpwdt_ll_enable(lp_wdt_dev_t *hw)
+{
+    hw->config0.wdt_en = 1;
+}
+
+/**
+ * @brief Disable the RWDT
+ *
+ * @param hw Start address of the peripheral registers.
+ * @note This function does not disable the flashboot mode. Therefore, given that
+ *       the MWDT is disabled using this function, a timeout can still occur
+ *       if the flashboot mode is simultaneously enabled.
+ */
+FORCE_INLINE_ATTR void lpwdt_ll_disable(lp_wdt_dev_t *hw)
+{
+    hw->config0.wdt_en = 0;
+}
+
+/**
+ * @brief Check if the RWDT is enabled
+ *
+ * @param hw Start address of the peripheral registers.
+ * @return True if RTC WDT is enabled
+ */
+FORCE_INLINE_ATTR bool lpwdt_ll_check_if_enabled(lp_wdt_dev_t *hw)
+{
+    return (hw->config0.wdt_en) ? true : false;
+}
+
+/**
+ * @brief Configure a particular stage of the RWDT
+ *
+ * @param hw Start address of the peripheral registers.
+ * @param stage Which stage to configure
+ * @param timeout Number of timer ticks for the stage to timeout (see note).
+ * @param behavior What action to take when the stage times out
+ *
+ * @note The value of of RWDT stage 0 timeout register is special, in
+ *       that an implicit multiplier is applied to that value to produce
+ *       and effective timeout tick value. The multiplier is dependent
+ *       on an EFuse value. Therefore, when configuring stage 0, the valid
+ *       values for the timeout argument are:
+ *       - If Efuse value is 0, any even number between [2,2*UINT32_MAX]
+ *       - If Efuse value is 1, any multiple of 4 between [4,4*UINT32_MAX]
+ *       - If Efuse value is 2, any multiple of 8 between [8,8*UINT32_MAX]
+ *       - If Efuse value is 3, any multiple of 16 between [16,16*UINT32_MAX]
+ */
+FORCE_INLINE_ATTR void lpwdt_ll_config_stage(lp_wdt_dev_t *hw, wdt_stage_t stage, uint32_t timeout_ticks, wdt_stage_action_t behavior)
+{
+    switch (stage) {
+    case WDT_STAGE0:
+        hw->config0.wdt_stg0 = behavior;
+        //Account of implicty multiplier applied to stage 0 timeout tick config value
+        hw->config1.val = timeout_ticks >> (1 + REG_GET_FIELD(EFUSE_RD_REPEAT_DATA1_REG, EFUSE_WDT_DELAY_SEL));
+        break;
+    case WDT_STAGE1:
+        hw->config0.wdt_stg1 = behavior;
+        hw->config2.val = timeout_ticks;
+        break;
+    case WDT_STAGE2:
+        hw->config0.wdt_stg2 = behavior;
+        hw->config3.val = timeout_ticks;
+        break;
+    case WDT_STAGE3:
+        hw->config0.wdt_stg3 = behavior;
+        hw->config4.val = timeout_ticks;
+        break;
+    default:
+        abort();
+    }
+}
+
+/**
+ * @brief Disable a particular stage of the RWDT
+ *
+ * @param hw Start address of the peripheral registers.
+ * @param stage Which stage to disable
+ */
+FORCE_INLINE_ATTR void lpwdt_ll_disable_stage(lp_wdt_dev_t *hw, wdt_stage_t stage)
+{
+    switch (stage) {
+    case WDT_STAGE0:
+        hw->config0.wdt_stg0 = WDT_STAGE_ACTION_OFF;
+        break;
+    case WDT_STAGE1:
+        hw->config0.wdt_stg1 = WDT_STAGE_ACTION_OFF;
+        break;
+    case WDT_STAGE2:
+        hw->config0.wdt_stg2 = WDT_STAGE_ACTION_OFF;
+        break;
+    case WDT_STAGE3:
+        hw->config0.wdt_stg3 = WDT_STAGE_ACTION_OFF;
+        break;
+    default:
+        abort();
+    }
+}
+
+/**
+ * @brief Set the length of the CPU reset action
+ *
+ * @param hw Start address of the peripheral registers.
+ * @param length Length of CPU reset signal
+ */
+FORCE_INLINE_ATTR void lpwdt_ll_set_cpu_reset_length(lp_wdt_dev_t *hw, wdt_reset_sig_length_t length)
+{
+    hw->config0.wdt_cpu_reset_length = length;
+}
+
+/**
+ * @brief Set the length of the system reset action
+ *
+ * @param hw Start address of the peripheral registers.
+ * @param length Length of system reset signal
+ */
+FORCE_INLINE_ATTR void lpwdt_ll_set_sys_reset_length(lp_wdt_dev_t *hw, wdt_reset_sig_length_t length)
+{
+    hw->config0.wdt_sys_reset_length = length;
+}
+
+/**
+ * @brief Enable/Disable the RWDT flashboot mode.
+ *
+ * @param hw Start address of the peripheral registers.
+ * @param enable True to enable RWDT flashboot mode, false to disable RWDT flashboot mode.
+ *
+ * @note Flashboot mode is independent and can trigger a WDT timeout event if the
+ *       WDT's enable bit is set to 0. Flashboot mode for RWDT is automatically enabled
+ *       on flashboot, and should be disabled by software when flashbooting completes.
+ */
+FORCE_INLINE_ATTR void lpwdt_ll_set_flashboot_en(lp_wdt_dev_t *hw, bool enable)
+{
+    hw->config0.wdt_flashboot_mod_en = (enable) ? 1 : 0;
+}
+
+/**
+ * @brief Enable/Disable the CPU0 to be reset on WDT_STAGE_ACTION_RESET_CPU
+ *
+ * @param hw Start address of the peripheral registers.
+ * @param enable True to enable CPU0 to be reset, false to disable.
+ */
+FORCE_INLINE_ATTR void lpwdt_ll_set_procpu_reset_en(lp_wdt_dev_t *hw, bool enable)
+{
+    hw->config0.wdt_procpu_reset_en = (enable) ? 1 : 0;
+}
+
+/**
+ * @brief Enable/Disable the CPU1 to be reset on WDT_STAGE_ACTION_RESET_CPU
+ *
+ * @param hw Start address of the peripheral registers.
+ * @param enable True to enable CPU1 to be reset, false to disable.
+ */
+FORCE_INLINE_ATTR void lpwdt_ll_set_appcpu_reset_en(lp_wdt_dev_t *hw, bool enable)
+{
+    hw->config0.wdt_appcpu_reset_en = (enable) ? 1 : 0;
+}
+
+/**
+ * @brief Enable/Disable the RWDT pause during sleep functionality
+ *
+ * @param hw Start address of the peripheral registers.
+ * @param enable True to enable, false to disable.
+ */
+FORCE_INLINE_ATTR void lpwdt_ll_set_pause_in_sleep_en(lp_wdt_dev_t *hw, bool enable)
+{
+    hw->config0.wdt_pause_in_slp = (enable) ? 1 : 0;
+}
+
+/**
+ * @brief Enable/Disable chip reset on RWDT timeout.
+ *
+ * A chip reset also resets the analog portion of the chip. It will appear as a
+ * POWERON reset rather than an RTC reset.
+ *
+ * @param hw Start address of the peripheral registers.
+ * @param enable True to enable, false to disable.
+ */
+FORCE_INLINE_ATTR void lpwdt_ll_set_chip_reset_en(lp_wdt_dev_t *hw, bool enable)
+{
+    hw->config0.wdt_chip_reset_en = (enable) ? 1 : 0;
+}
+
+/**
+ * @brief Set width of chip reset signal
+ *
+ * @param hw Start address of the peripheral registers.
+ * @param width Width of chip reset signal in terms of number of RTC_SLOW_CLK cycles
+ */
+FORCE_INLINE_ATTR void lpwdt_ll_set_chip_reset_width(lp_wdt_dev_t *hw, uint32_t width)
+{
+    HAL_FORCE_MODIFY_U32_REG_FIELD(hw->config0, wdt_chip_reset_width, width);
+}
+
+/**
+ * @brief Feed the RWDT
+ *
+ * Resets the current timer count and current stage.
+ *
+ * @param hw Start address of the peripheral registers.
+ */
+FORCE_INLINE_ATTR void lpwdt_ll_feed(lp_wdt_dev_t *hw)
+{
+    hw->feed.rtc_wdt_feed = 1;
+}
+
+/**
+ * @brief Enable write protection of the RWDT registers
+ *
+ * @param hw Start address of the peripheral registers.
+ */
+FORCE_INLINE_ATTR void lpwdt_ll_write_protect_enable(lp_wdt_dev_t *hw)
+{
+    hw->wprotect.val = 0;
+}
+
+/**
+ * @brief Disable write protection of the RWDT registers
+ *
+ * @param hw Start address of the peripheral registers.
+ */
+FORCE_INLINE_ATTR void lpwdt_ll_write_protect_disable(lp_wdt_dev_t *hw)
+{
+    hw->wprotect.val = RTC_CNTL_WDT_WKEY_VALUE;
+}
+
+/**
+ * @brief Enable the RWDT interrupt.
+ *
+ * @param hw Start address of the peripheral registers.
+ * @param enable True to enable RWDT interrupt, false to disable.
+ */
+FORCE_INLINE_ATTR void lpwdt_ll_set_intr_enable(lp_wdt_dev_t *hw, bool enable)
+{
+    hw->int_ena.lp_wdt_int_ena = (enable) ? 1 : 0;
+}
+
+/**
+ * @brief Check if the RWDT interrupt has been triggered
+ *
+ * @param hw Start address of the peripheral registers.
+ * @return True if the RWDT interrupt was triggered
+ */
+FORCE_INLINE_ATTR bool lpwdt_ll_check_intr_status(lp_wdt_dev_t *hw)
+{
+    return (hw->int_st.lp_wdt_int_st) ? true : false;
+}
+
+/**
+ * @brief Clear the RWDT interrupt status.
+ *
+ * @param hw Start address of the peripheral registers.
+ */
+FORCE_INLINE_ATTR void lpwdt_ll_clear_intr_status(lp_wdt_dev_t *hw)
+{
+    hw->int_clr.lp_wdt_int_clr = 1;
+}
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/hal/esp32c6/include/hal/mmu_ll.h b/components/hal/esp32c6/include/hal/mmu_ll.h
new file mode 100644
index 0000000000..f9591d006f
--- /dev/null
+++ b/components/hal/esp32c6/include/hal/mmu_ll.h
@@ -0,0 +1,179 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+// The LL layer for MMU register operations
+
+#pragma once
+
+#include "soc/extmem_reg.h"
+#include "soc/ext_mem_defs.h"
+#include "hal/assert.h"
+#include "hal/mmu_types.h"
+
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/**
+ * Get MMU page size
+ *
+ * @param mmu_id  MMU ID
+ *
+ * @return MMU page size code
+ */
+__attribute__((always_inline))
+static inline mmu_page_size_t mmu_ll_get_page_size(uint32_t mmu_id)
+{
+    //On esp32c3, MMU Page size is always 64KB
+    (void)mmu_id;
+    return MMU_PAGE_64KB;
+}
+
+/**
+ * Set MMU page size
+ *
+ * @param size  MMU page size
+ *
+ * @note On esp32c3, only supports `MMU_PAGE_64KB`
+ */
+__attribute__((always_inline))
+static inline void mmu_ll_set_page_size(uint32_t mmu_id, uint32_t size)
+{
+    HAL_ASSERT(size == MMU_PAGE_64KB);
+}
+
+/**
+ * Check if the external memory vaddr region is valid
+ *
+ * @param mmu_id      MMU ID
+ * @param vaddr_start start of the virtual address
+ * @param len         length, in bytes
+ *
+ * @return
+ *         True for valid
+ */
+__attribute__((always_inline))
+static inline bool mmu_ll_check_valid_ext_vaddr_region(uint32_t mmu_id, uint32_t vaddr_start, uint32_t len)
+{
+    (void)mmu_id;
+    uint32_t vaddr_end = vaddr_start + len;
+    return (ADDRESS_IN_IRAM0_CACHE(vaddr_start) && ADDRESS_IN_IRAM0_CACHE(vaddr_end)) || (ADDRESS_IN_DRAM0_CACHE(vaddr_start) && ADDRESS_IN_DRAM0_CACHE(vaddr_end));
+}
+
+/**
+ * To get the MMU table entry id to be mapped
+ *
+ * @param mmu_id  MMU ID
+ * @param vaddr   virtual address to be mapped
+ *
+ * @return
+ *         MMU table entry id
+ */
+__attribute__((always_inline))
+static inline uint32_t mmu_ll_get_entry_id(uint32_t mmu_id, uint32_t vaddr)
+{
+    (void)mmu_id;
+    return ((vaddr & MMU_VADDR_MASK) >> 16);
+}
+
+/**
+ * Format the paddr to be mappable
+ *
+ * @param mmu_id  MMU ID
+ * @param paddr   physical address to be mapped
+ *
+ * @return
+ *         mmu_val - paddr in MMU table supported format
+ */
+__attribute__((always_inline))
+static inline uint32_t mmu_ll_format_paddr(uint32_t mmu_id, uint32_t paddr)
+{
+    (void)mmu_id;
+    return paddr >> 16;
+}
+
+/**
+ * Write to the MMU table to map the virtual memory and the physical memory
+ *
+ * @param mmu_id   MMU ID
+ * @param entry_id MMU entry ID
+ * @param mmu_val  Value to be set into an MMU entry, for physical address
+ * @param target   MMU target physical memory.
+ */
+__attribute__((always_inline))
+static inline void mmu_ll_write_entry(uint32_t mmu_id, uint32_t entry_id, uint32_t mmu_val, mmu_target_t target)
+{
+    (void)mmu_id;
+    HAL_ASSERT(target == MMU_TARGET_FLASH0);
+    HAL_ASSERT(entry_id < MMU_ENTRY_NUM);
+
+    *(uint32_t *)(DR_REG_MMU_TABLE + entry_id * 4) = mmu_val | MMU_ACCESS_FLASH | MMU_VALID;
+}
+
+/**
+ * Read the raw value from MMU table
+ *
+ * @param mmu_id   MMU ID
+ * @param entry_id MMU entry ID
+ * @param mmu_val  Value to be read from MMU table
+ */
+__attribute__((always_inline))
+static inline uint32_t mmu_ll_read_entry(uint32_t mmu_id, uint32_t entry_id)
+{
+    (void)mmu_id;
+    HAL_ASSERT(entry_id < MMU_ENTRY_NUM);
+
+    return *(uint32_t *)(DR_REG_MMU_TABLE + entry_id * 4);
+}
+
+/**
+ * Set MMU table entry as invalid
+ *
+ * @param mmu_id   MMU ID
+ * @param entry_id MMU entry ID
+ */
+__attribute__((always_inline))
+static inline void mmu_ll_set_entry_invalid(uint32_t mmu_id, uint32_t entry_id)
+{
+    (void)mmu_id;
+    HAL_ASSERT(entry_id < MMU_ENTRY_NUM);
+
+    *(uint32_t *)(DR_REG_MMU_TABLE + entry_id * 4) = MMU_INVALID;
+}
+
+/**
+ * Unmap all the items in the MMU table
+ *
+ * @param mmu_id MMU ID
+ */
+__attribute__((always_inline))
+static inline void mmu_ll_unmap_all(uint32_t mmu_id)
+{
+    for (int i = 0; i < MMU_ENTRY_NUM; i++) {
+        mmu_ll_set_entry_invalid(mmu_id, i);
+    }
+}
+
+/**
+ * Get MMU table entry is invalid
+ *
+ * @param mmu_id   MMU ID
+ * @param entry_id MMU entry ID
+ * return ture for MMU entry is invalid, false for valid
+ */
+__attribute__((always_inline))
+static inline bool mmu_ll_get_entry_is_invalid(uint32_t mmu_id, uint32_t entry_id)
+{
+    (void)mmu_id;
+    HAL_ASSERT(entry_id < MMU_ENTRY_NUM);
+
+    return (*(uint32_t *)(DR_REG_MMU_TABLE + entry_id * 4) & MMU_INVALID) ? true : false;
+}
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/hal/esp32c6/include/hal/mpu_ll.h b/components/hal/esp32c6/include/hal/mpu_ll.h
new file mode 100644
index 0000000000..d90dc01368
--- /dev/null
+++ b/components/hal/esp32c6/include/hal/mpu_ll.h
@@ -0,0 +1,45 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <stdint.h>
+
+#include "soc/soc_caps.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Copied from C3, and this LL is currently unused for ESP32-C3 */
+
+static inline uint32_t mpu_ll_id_to_addr(unsigned id)
+{
+    abort();
+}
+
+static inline void mpu_ll_set_region_rw(uint32_t addr)
+{
+    abort();
+}
+
+static inline void mpu_ll_set_region_rwx(uint32_t addr)
+{
+    abort();
+}
+
+static inline void mpu_ll_set_region_x(uint32_t addr)
+{
+    abort();
+}
+
+
+static inline void mpu_ll_set_region_illegal(uint32_t addr)
+{
+    abort();
+}
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/hal/esp32c6/include/hal/mwdt_ll.h b/components/hal/esp32c6/include/hal/mwdt_ll.h
new file mode 100644
index 0000000000..6bc12709b8
--- /dev/null
+++ b/components/hal/esp32c6/include/hal/mwdt_ll.h
@@ -0,0 +1,253 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+// The LL layer for Timer Group register operations.
+// Note that most of the register operations in this layer are non-atomic operations.
+
+#pragma once
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#include <stdint.h>
+#include <stdbool.h>
+#include "soc/timer_periph.h"
+#include "soc/timer_group_struct.h"
+#include "hal/wdt_types.h"
+#include "hal/assert.h"
+#include "esp_attr.h"
+#include "hal/misc.h"
+
+//Type check wdt_stage_action_t
+_Static_assert(WDT_STAGE_ACTION_OFF == TIMG_WDT_STG_SEL_OFF, "Add mapping to LL watchdog timeout behavior, since it's no longer naturally compatible with wdt_stage_action_t");
+_Static_assert(WDT_STAGE_ACTION_INT == TIMG_WDT_STG_SEL_INT, "Add mapping to LL watchdog timeout behavior, since it's no longer naturally compatible with wdt_stage_action_t");
+_Static_assert(WDT_STAGE_ACTION_RESET_CPU == TIMG_WDT_STG_SEL_RESET_CPU, "Add mapping to LL watchdog timeout behavior, since it's no longer naturally compatible with wdt_stage_action_t");
+_Static_assert(WDT_STAGE_ACTION_RESET_SYSTEM == TIMG_WDT_STG_SEL_RESET_SYSTEM, "Add mapping to LL watchdog timeout behavior, since it's no longer naturally compatible with wdt_stage_action_t");
+//Type check wdt_reset_sig_length_t
+_Static_assert(WDT_RESET_SIG_LENGTH_100ns == TIMG_WDT_RESET_LENGTH_100_NS, "Add mapping to LL watchdog timeout behavior, since it's no longer naturally compatible with wdt_reset_sig_length_t");
+_Static_assert(WDT_RESET_SIG_LENGTH_200ns == TIMG_WDT_RESET_LENGTH_200_NS, "Add mapping to LL watchdog timeout behavior, since it's no longer naturally compatible with wdt_reset_sig_length_t");
+_Static_assert(WDT_RESET_SIG_LENGTH_300ns == TIMG_WDT_RESET_LENGTH_300_NS, "Add mapping to LL watchdog timeout behavior, since it's no longer naturally compatible with wdt_reset_sig_length_t");
+_Static_assert(WDT_RESET_SIG_LENGTH_400ns == TIMG_WDT_RESET_LENGTH_400_NS, "Add mapping to LL watchdog timeout behavior, since it's no longer naturally compatible with wdt_reset_sig_length_t");
+_Static_assert(WDT_RESET_SIG_LENGTH_500ns == TIMG_WDT_RESET_LENGTH_500_NS, "Add mapping to LL watchdog timeout behavior, since it's no longer naturally compatible with wdt_reset_sig_length_t");
+_Static_assert(WDT_RESET_SIG_LENGTH_800ns == TIMG_WDT_RESET_LENGTH_800_NS, "Add mapping to LL watchdog timeout behavior, since it's no longer naturally compatible with wdt_reset_sig_length_t");
+_Static_assert(WDT_RESET_SIG_LENGTH_1_6us == TIMG_WDT_RESET_LENGTH_1600_NS, "Add mapping to LL watchdog timeout behavior, since it's no longer naturally compatible with wdt_reset_sig_length_t");
+_Static_assert(WDT_RESET_SIG_LENGTH_3_2us == TIMG_WDT_RESET_LENGTH_3200_NS, "Add mapping to LL watchdog timeout behavior, since it's no longer naturally compatible with wdt_reset_sig_length_t");
+
+/**
+ * @brief Enable the MWDT
+ *
+ * @param hw Start address of the peripheral registers.
+ */
+FORCE_INLINE_ATTR void mwdt_ll_enable(timg_dev_t *hw)
+{
+    hw->wdtconfig0.wdt_en = 1;
+}
+
+/**
+ * @brief Disable the MWDT
+ *
+ * @param hw Start address of the peripheral registers.
+ * @note This function does not disable the flashboot mode. Therefore, given that
+ *       the MWDT is disabled using this function, a timeout can still occur
+ *       if the flashboot mode is simultaneously enabled.
+ */
+FORCE_INLINE_ATTR void mwdt_ll_disable(timg_dev_t *hw)
+{
+    hw->wdtconfig0.wdt_en = 0;
+}
+
+/**
+ * Check if the MWDT is enabled
+ *
+ * @param hw Start address of the peripheral registers.
+ * @return True if the MWDT is enabled, false otherwise
+ */
+FORCE_INLINE_ATTR bool mwdt_ll_check_if_enabled(timg_dev_t *hw)
+{
+    return (hw->wdtconfig0.wdt_en) ? true : false;
+}
+
+/**
+ * @brief Configure a particular stage of the MWDT
+ *
+ * @param hw Start address of the peripheral registers.
+ * @param stage Which stage to configure
+ * @param timeout Number of timer ticks for the stage to timeout
+ * @param behavior What action to take when the stage times out
+ */
+FORCE_INLINE_ATTR void mwdt_ll_config_stage(timg_dev_t *hw, wdt_stage_t stage, uint32_t timeout, wdt_stage_action_t behavior)
+{
+    switch (stage) {
+    case WDT_STAGE0:
+        hw->wdtconfig0.wdt_stg0 = behavior;
+        hw->wdtconfig2.wdt_stg0_hold = timeout;
+        break;
+    case WDT_STAGE1:
+        hw->wdtconfig0.wdt_stg1 = behavior;
+        hw->wdtconfig3.wdt_stg1_hold = timeout;
+        break;
+    case WDT_STAGE2:
+        hw->wdtconfig0.wdt_stg2 = behavior;
+        hw->wdtconfig4.wdt_stg2_hold = timeout;
+        break;
+    case WDT_STAGE3:
+        hw->wdtconfig0.wdt_stg3 = behavior;
+        hw->wdtconfig5.wdt_stg3_hold = timeout;
+        break;
+    default:
+        HAL_ASSERT(false && "unsupported WDT stage");
+        break;
+    }
+    //Config registers are updated asynchronously
+    hw->wdtconfig0.wdt_conf_update_en = 1;
+}
+
+/**
+ * @brief Disable a particular stage of the MWDT
+ *
+ * @param hw Start address of the peripheral registers.
+ * @param stage Which stage to disable
+ */
+FORCE_INLINE_ATTR void mwdt_ll_disable_stage(timg_dev_t *hw, uint32_t stage)
+{
+    switch (stage) {
+    case WDT_STAGE0:
+        hw->wdtconfig0.wdt_stg0 = WDT_STAGE_ACTION_OFF;
+        break;
+    case WDT_STAGE1:
+        hw->wdtconfig0.wdt_stg1 = WDT_STAGE_ACTION_OFF;
+        break;
+    case WDT_STAGE2:
+        hw->wdtconfig0.wdt_stg2 = WDT_STAGE_ACTION_OFF;
+        break;
+    case WDT_STAGE3:
+        hw->wdtconfig0.wdt_stg3 = WDT_STAGE_ACTION_OFF;
+        break;
+    default:
+        HAL_ASSERT(false && "unsupported WDT stage");
+        break;
+    }
+    //Config registers are updated asynchronously
+    hw->wdtconfig0.wdt_conf_update_en = 1;
+}
+
+/**
+ * @brief Set the length of the CPU reset action
+ *
+ * @param hw Start address of the peripheral registers.
+ * @param length Length of CPU reset signal
+ */
+FORCE_INLINE_ATTR void mwdt_ll_set_cpu_reset_length(timg_dev_t *hw, wdt_reset_sig_length_t length)
+{
+    hw->wdtconfig0.wdt_cpu_reset_length = length;
+    //Config registers are updated asynchronously
+    hw->wdtconfig0.wdt_conf_update_en = 1;
+}
+
+/**
+ * @brief Set the length of the system reset action
+ *
+ * @param hw Start address of the peripheral registers.
+ * @param length Length of system reset signal
+ */
+FORCE_INLINE_ATTR void mwdt_ll_set_sys_reset_length(timg_dev_t *hw, wdt_reset_sig_length_t length)
+{
+    hw->wdtconfig0.wdt_sys_reset_length = length;
+    //Config registers are updated asynchronously
+    hw->wdtconfig0.wdt_conf_update_en = 1;
+}
+
+/**
+ * @brief Enable/Disable the MWDT flashboot mode.
+ *
+ * @param hw Beginning address of the peripheral registers.
+ * @param enable True to enable WDT flashboot mode, false to disable WDT flashboot mode.
+ *
+ * @note Flashboot mode is independent and can trigger a WDT timeout event if the
+ *       WDT's enable bit is set to 0. Flashboot mode for TG0 is automatically enabled
+ *       on flashboot, and should be disabled by software when flashbooting completes.
+ */
+FORCE_INLINE_ATTR void mwdt_ll_set_flashboot_en(timg_dev_t *hw, bool enable)
+{
+    hw->wdtconfig0.wdt_flashboot_mod_en = (enable) ? 1 : 0;
+    //Config registers are updated asynchronously
+    hw->wdtconfig0.wdt_conf_update_en = 1;
+}
+
+/**
+ * @brief Set the clock prescaler of the MWDT
+ *
+ * @param hw Start address of the peripheral registers.
+ * @param prescaler Prescaler value between 1 to 65535
+ */
+FORCE_INLINE_ATTR void mwdt_ll_set_prescaler(timg_dev_t *hw, uint32_t prescaler)
+{
+    // In case the compiler optimise a 32bit instruction (e.g. s32i) into 8/16bit instruction (e.g. s8i, which is not allowed to access a register)
+    // We take care of the "read-modify-write" procedure by ourselves.
+    HAL_FORCE_MODIFY_U32_REG_FIELD(hw->wdtconfig1, wdt_clk_prescale, prescaler);
+    //Config registers are updated asynchronously
+    hw->wdtconfig0.wdt_conf_update_en = 1;
+}
+
+/**
+ * @brief Feed the MWDT
+ *
+ * Resets the current timer count and current stage.
+ *
+ * @param hw Start address of the peripheral registers.
+ */
+FORCE_INLINE_ATTR void mwdt_ll_feed(timg_dev_t *hw)
+{
+    hw->wdtfeed.wdt_feed = 1;
+}
+
+/**
+ * @brief Enable write protection of the MWDT registers
+ *
+ * Locking the MWDT will prevent any of the MWDT's registers from being modified
+ *
+ * @param hw Start address of the peripheral registers.
+ */
+FORCE_INLINE_ATTR void mwdt_ll_write_protect_enable(timg_dev_t *hw)
+{
+    hw->wdtwprotect.wdt_wkey = 0;
+}
+
+/**
+ * @brief Disable write protection of the MWDT registers
+ *
+ * @param hw Start address of the peripheral registers.
+ */
+FORCE_INLINE_ATTR void mwdt_ll_write_protect_disable(timg_dev_t *hw)
+{
+    hw->wdtwprotect.wdt_wkey = TIMG_WDT_WKEY_VALUE;
+}
+
+/**
+ * @brief Clear the MWDT interrupt status.
+ *
+ * @param hw Start address of the peripheral registers.
+ */
+FORCE_INLINE_ATTR void mwdt_ll_clear_intr_status(timg_dev_t *hw)
+{
+    hw->int_clr_timers.wdt_int_clr = 1;
+}
+
+/**
+ * @brief Set the interrupt enable bit for the MWDT interrupt.
+ *
+ * @param hw Beginning address of the peripheral registers.
+ * @param enable Whether to enable the MWDT interrupt
+ */
+FORCE_INLINE_ATTR void mwdt_ll_set_intr_enable(timg_dev_t *hw, bool enable)
+{
+    hw->int_ena_timers.wdt_int_ena = (enable) ? 1 : 0;
+}
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/hal/esp32c6/include/hal/regi2c_ctrl_ll.h b/components/hal/esp32c6/include/hal/regi2c_ctrl_ll.h
new file mode 100644
index 0000000000..627f9745e8
--- /dev/null
+++ b/components/hal/esp32c6/include/hal/regi2c_ctrl_ll.h
@@ -0,0 +1,62 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#include <stdint.h>
+#include "soc/soc.h"
+#include "soc/regi2c_defs.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/**
+ * @brief Reset (Disable) the I2C internal bus for all regi2c registers
+ */
+static inline void regi2c_ctrl_ll_i2c_reset(void)
+{
+    SET_PERI_REG_BITS(ANA_CONFIG_REG, ANA_CONFIG_M, ANA_CONFIG_M, ANA_CONFIG_S);
+}
+
+/**
+ * @brief Enable the I2C internal bus to do I2C read/write operation to the BBPLL configuration register
+ */
+static inline void regi2c_ctrl_ll_i2c_bbpll_enable(void)
+{
+    CLEAR_PERI_REG_MASK(ANA_CONFIG_REG, ANA_I2C_BBPLL_M);
+}
+
+/**
+ * @brief Start BBPLL self-calibration
+ */
+static inline __attribute__((always_inline)) void regi2c_ctrl_ll_bbpll_calibration_start(void)
+{
+    REG_CLR_BIT(I2C_MST_ANA_CONF0_REG, I2C_MST_BBPLL_STOP_FORCE_HIGH);
+    REG_SET_BIT(I2C_MST_ANA_CONF0_REG, I2C_MST_BBPLL_STOP_FORCE_LOW);
+}
+
+/**
+ * @brief Enable the I2C internal bus to do I2C read/write operation to the SAR_ADC register
+ */
+static inline void regi2c_ctrl_ll_i2c_saradc_enable(void)
+{
+    CLEAR_PERI_REG_MASK(ANA_CONFIG_REG, ANA_I2C_SAR_FORCE_PD);
+    SET_PERI_REG_MASK(ANA_CONFIG2_REG, ANA_I2C_SAR_FORCE_PU);
+}
+
+/**
+ * @brief Disable the I2C internal bus to do I2C read/write operation to the SAR_ADC register
+ */
+static inline void regi2c_ctrl_ll_i2c_saradc_disable(void)
+{
+    CLEAR_PERI_REG_MASK(ANA_CONFIG_REG, ANA_I2C_SAR_FORCE_PU);
+    SET_PERI_REG_MASK(ANA_CONFIG2_REG, ANA_I2C_SAR_FORCE_PD);
+}
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/hal/esp32c6/include/hal/rtc_cntl_ll.h b/components/hal/esp32c6/include/hal/rtc_cntl_ll.h
new file mode 100644
index 0000000000..b5bff8bd10
--- /dev/null
+++ b/components/hal/esp32c6/include/hal/rtc_cntl_ll.h
@@ -0,0 +1,70 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#include "soc/soc.h"
+#include "soc/rtc.h"
+#include "soc/lp_aon_reg.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+static inline void rtc_cntl_ll_set_wakeup_timer(uint64_t t)
+{
+    // TODO: IDF-5645
+}
+
+static inline uint32_t rtc_cntl_ll_gpio_get_wakeup_pins(void)
+{
+    // TODO: IDF-5645
+    return 0;
+}
+
+static inline void rtc_cntl_ll_gpio_set_wakeup_pins(void)
+{
+    // TODO: IDF-5645
+}
+
+static inline void rtc_cntl_ll_gpio_clear_wakeup_pins(void)
+{
+    // TODO: IDF-5645
+}
+
+static inline void rtc_cntl_ll_set_cpu_retention_link_addr(uint32_t addr)
+{
+    // TODO: IDF-5718 has removed the retention feature
+}
+
+static inline void rtc_cntl_ll_enable_cpu_retention_clock(void)
+{
+    // TODO: IDF-5718 has removed the retention feature
+}
+
+static inline void rtc_cntl_ll_enable_cpu_retention(void)
+{
+    // TODO: IDF-5718 has removed the retention feature
+}
+
+static inline void rtc_cntl_ll_disable_cpu_retention(void)
+{
+    // TODO: IDF-5718 has removed the retention feature
+}
+
+static inline void rtc_cntl_ll_reset_system(void)
+{
+    REG_SET_BIT(LP_AON_SYS_CFG_REG, LP_AON_HPSYS_SW_RESET);
+}
+
+static inline void rtc_cntl_ll_reset_cpu(int cpu_no)
+{
+    REG_SET_BIT(LP_AON_CPUCORE0_CFG_REG, LP_AON_CPU_CORE0_SW_RESET);
+}
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/hal/esp32c6/include/hal/rwdt_ll.h b/components/hal/esp32c6/include/hal/rwdt_ll.h
new file mode 100644
index 0000000000..ca930a8277
--- /dev/null
+++ b/components/hal/esp32c6/include/hal/rwdt_ll.h
@@ -0,0 +1,76 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+// The LL layer for RTC(LP) watchdog register operations.
+// Note that most of the register operations in this layer are non-atomic operations.
+
+#pragma once
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#include "hal/lpwdt_ll.h"
+
+#define rwdt_ll_enable(hw) \
+        lpwdt_ll_enable(hw)
+
+#define rwdt_ll_disable(hw) \
+        lpwdt_ll_disable(hw)
+
+#define rwdt_ll_check_if_enabled(hw) \
+        lpwdt_ll_check_if_enabled(hw)
+
+#define rwdt_ll_config_stage(hw, stage, timeout_ticks, behavior) \
+        lpwdt_ll_config_stage(hw, stage, timeout_ticks, behavior)
+
+#define rwdt_ll_disable_stage(hw, stage) \
+        lpwdt_ll_disable_stage(hw, stage)
+
+#define rwdt_ll_set_cpu_reset_length(hw, length) \
+        lpwdt_ll_set_cpu_reset_length(hw, length)
+
+#define rwdt_ll_set_sys_reset_length(hw, length) \
+        lpwdt_ll_set_sys_reset_length(hw, length)
+
+#define rwdt_ll_set_flashboot_en(hw, enable) \
+        lpwdt_ll_set_flashboot_en(hw, enable)
+
+#define rwdt_ll_set_procpu_reset_en(hw, enable) \
+        lpwdt_ll_set_procpu_reset_en(hw, enable)
+
+#define rwdt_ll_set_appcpu_reset_en(hw, enable) \
+        lpwdt_ll_set_appcpu_reset_en(hw, enable)
+
+#define rwdt_ll_set_pause_in_sleep_en(hw, enable) \
+        lpwdt_ll_set_pause_in_sleep_en(hw, enable)
+
+#define rwdt_ll_set_chip_reset_en(hw, enable) \
+        lpwdt_ll_set_chip_reset_en(hw, enable)
+
+#define rwdt_ll_set_chip_reset_width(hw, width) \
+        lpwdt_ll_set_chip_reset_width(hw, width)
+
+#define rwdt_ll_feed(hw) \
+        lpwdt_ll_feed(hw)
+
+#define rwdt_ll_write_protect_enable(hw) \
+        lpwdt_ll_write_protect_enable(hw)
+
+#define rwdt_ll_write_protect_disable(hw) \
+        lpwdt_ll_write_protect_disable(hw)
+
+#define rwdt_ll_set_intr_enable(hw, enable) \
+        lpwdt_ll_set_intr_enable(hw, enable)
+
+#define rwdt_ll_check_intr_status(hw) \
+        lpwdt_ll_check_intr_status(hw)
+
+#define rwdt_ll_clear_intr_status(hw) \
+        lpwdt_ll_clear_intr_status(hw)
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/hal/esp32c6/include/hal/spi_flash_encrypted_ll.h b/components/hal/esp32c6/include/hal/spi_flash_encrypted_ll.h
new file mode 100644
index 0000000000..eaa3ffb2f9
--- /dev/null
+++ b/components/hal/esp32c6/include/hal/spi_flash_encrypted_ll.h
@@ -0,0 +1,149 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+/*******************************************************************************
+ * NOTICE
+ * The ll is not public api, don't use in application code.
+ * See readme.md in hal/include/hal/readme.md
+ ******************************************************************************/
+
+// The Lowlevel layer for SPI Flash Encryption.
+
+#include <stdbool.h>
+#include <string.h>
+#include "soc/hp_system_reg.h"
+#include "soc/spi_mem_reg.h"
+#include "soc/soc.h"
+#include "hal/assert.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/// Choose type of chip you want to encrypt manully
+typedef enum
+{
+    FLASH_ENCRYPTION_MANU = 0, ///!< Manually encrypt the flash chip.
+    PSRAM_ENCRYPTION_MANU = 1  ///!< Manually encrypt the psram chip.
+} flash_encrypt_ll_type_t;
+
+/**
+ * Enable the flash encryption function under spi boot mode and download boot mode.
+ */
+static inline void spi_flash_encrypt_ll_enable(void)
+{
+    REG_SET_BIT(HP_SYSTEM_EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_REG,
+                HP_SYSTEM_ENABLE_DOWNLOAD_MANUAL_ENCRYPT |
+                HP_SYSTEM_ENABLE_SPI_MANUAL_ENCRYPT);
+}
+
+/*
+ * Disable the flash encryption mode.
+ */
+static inline void spi_flash_encrypt_ll_disable(void)
+{
+    REG_CLR_BIT(HP_SYSTEM_EXTERNAL_DEVICE_ENCRYPT_DECRYPT_CONTROL_REG,
+                HP_SYSTEM_ENABLE_SPI_MANUAL_ENCRYPT);
+}
+
+/**
+ * Choose type of chip you want to encrypt manully
+ *
+ * @param type The type of chip to be encrypted
+ *
+ * @note The hardware currently support flash encryption.
+ */
+static inline void spi_flash_encrypt_ll_type(flash_encrypt_ll_type_t type)
+{
+    // Our hardware only support flash encryption
+    HAL_ASSERT(type == FLASH_ENCRYPTION_MANU);
+    REG_SET_FIELD(SPI_MEM_XTS_DESTINATION_REG(0), SPI_MEM_XTS_DESTINATION, type);
+}
+
+/**
+ * Configure the data size of a single encryption.
+ *
+ * @param block_size Size of the desired block.
+ */
+static inline void spi_flash_encrypt_ll_buffer_length(uint32_t size)
+{
+    // Desired block should not be larger than the block size.
+    REG_SET_FIELD(SPI_MEM_XTS_LINESIZE_REG(0), SPI_MEM_XTS_LINESIZE, size >> 5);
+}
+
+/**
+ * Save 32-bit piece of plaintext.
+ *
+ * @param address the address of written flash partition.
+ * @param buffer Buffer to store the input data.
+ * @param size Buffer size.
+ *
+ */
+static inline void spi_flash_encrypt_ll_plaintext_save(uint32_t address, const uint32_t* buffer, uint32_t size)
+{
+    uint32_t plaintext_offs = (address % 64);
+    memcpy((void *)(SPI_MEM_XTS_PLAIN_BASE_REG(0) + plaintext_offs), buffer, size);
+}
+
+/**
+ * Copy the flash address to XTS_AES physical address
+ *
+ * @param flash_addr flash address to write.
+ */
+static inline void spi_flash_encrypt_ll_address_save(uint32_t flash_addr)
+{
+    REG_SET_FIELD(SPI_MEM_XTS_PHYSICAL_ADDRESS_REG(0), SPI_MEM_XTS_PHYSICAL_ADDRESS, flash_addr);
+}
+
+/**
+ * Start flash encryption
+ */
+static inline void spi_flash_encrypt_ll_calculate_start(void)
+{
+    REG_SET_FIELD(SPI_MEM_XTS_TRIGGER_REG(0), SPI_MEM_XTS_TRIGGER, 1);
+}
+
+/**
+ * Wait for flash encryption termination
+ */
+static inline void spi_flash_encrypt_ll_calculate_wait_idle(void)
+{
+    while(REG_GET_FIELD(SPI_MEM_XTS_STATE_REG(0), SPI_MEM_XTS_STATE) == 0x1) {
+    }
+}
+
+/**
+ * Finish the flash encryption and make encrypted result accessible to SPI.
+ */
+static inline void spi_flash_encrypt_ll_done(void)
+{
+    REG_SET_BIT(SPI_MEM_XTS_RELEASE_REG(0), SPI_MEM_XTS_RELEASE);
+    while(REG_GET_FIELD(SPI_MEM_XTS_STATE_REG(0), SPI_MEM_XTS_STATE) != 0x3) {
+    }
+}
+
+/**
+ * Set to destroy encrypted result
+ */
+static inline void spi_flash_encrypt_ll_destroy(void)
+{
+    REG_SET_BIT(SPI_MEM_XTS_DESTROY_REG(0), SPI_MEM_XTS_DESTROY);
+}
+
+/**
+ * Check if is qualified to encrypt the buffer
+ *
+ * @param address the address of written flash partition.
+ * @param length Buffer size.
+ */
+static inline bool spi_flash_encrypt_ll_check(uint32_t address, uint32_t length)
+{
+    return ((address % length) == 0) ? true : false;
+}
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/hal/esp32c6/include/hal/spi_flash_ll.h b/components/hal/esp32c6/include/hal/spi_flash_ll.h
new file mode 100644
index 0000000000..4e4a8c6dc5
--- /dev/null
+++ b/components/hal/esp32c6/include/hal/spi_flash_ll.h
@@ -0,0 +1,99 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+/*******************************************************************************
+ * NOTICE
+ * The ll is not public api, don't use in application code.
+ * See readme.md in soc/include/hal/readme.md
+ ******************************************************************************/
+
+// The Lowlevel layer for SPI Flash
+
+#pragma once
+
+#include "gpspi_flash_ll.h"
+#include "spimem_flash_ll.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#define spi_flash_ll_calculate_clock_reg(host_id, clock_div) (((host_id)<=SPI1_HOST) ? spimem_flash_ll_calculate_clock_reg(clock_div) \
+                                            : gpspi_flash_ll_calculate_clock_reg(clock_div))
+
+#define spi_flash_ll_get_source_clock_freq_mhz(host_id)  (((host_id)<=SPI1_HOST) ? spimem_flash_ll_get_source_freq_mhz() : GPSPI_FLASH_LL_PERIPHERAL_FREQUENCY_MHZ)
+
+#define spi_flash_ll_get_hw(host_id)  (((host_id)<=SPI1_HOST ? (spi_dev_t*) spimem_flash_ll_get_hw(host_id) \
+                                      : gpspi_flash_ll_get_hw(host_id)))
+
+#define spi_flash_ll_hw_get_id(dev) ({int dev_id = spimem_flash_ll_hw_get_id(dev); \
+                                     if (dev_id < 0) {\
+                                        dev_id = gpspi_flash_ll_hw_get_id(dev);\
+                                     }\
+                                     dev_id; \
+                                    })
+
+
+typedef union  {
+    gpspi_flash_ll_clock_reg_t gpspi;
+    spimem_flash_ll_clock_reg_t spimem;
+} spi_flash_ll_clock_reg_t;
+
+#ifdef GPSPI_BUILD
+#define spi_flash_ll_reset(dev)                              gpspi_flash_ll_reset((spi_dev_t*)dev)
+#define spi_flash_ll_cmd_is_done(dev)                        gpspi_flash_ll_cmd_is_done((spi_dev_t*)dev)
+#define spi_flash_ll_get_buffer_data(dev, buffer, read_len)  gpspi_flash_ll_get_buffer_data((spi_dev_t*)dev, buffer, read_len)
+#define spi_flash_ll_set_buffer_data(dev, buffer, len)       gpspi_flash_ll_set_buffer_data((spi_dev_t*)dev, buffer, len)
+#define spi_flash_ll_user_start(dev)                         gpspi_flash_ll_user_start((spi_dev_t*)dev)
+#define spi_flash_ll_host_idle(dev)                          gpspi_flash_ll_host_idle((spi_dev_t*)dev)
+#define spi_flash_ll_read_phase(dev)                         gpspi_flash_ll_read_phase((spi_dev_t*)dev)
+#define spi_flash_ll_set_cs_pin(dev, pin)                    gpspi_flash_ll_set_cs_pin((spi_dev_t*)dev, pin)
+#define spi_flash_ll_set_read_mode(dev, read_mode)           gpspi_flash_ll_set_read_mode((spi_dev_t*)dev, read_mode)
+#define spi_flash_ll_set_clock(dev, clk)                     gpspi_flash_ll_set_clock((spi_dev_t*)dev, (gpspi_flash_ll_clock_reg_t*)clk)
+#define spi_flash_ll_set_miso_bitlen(dev, bitlen)            gpspi_flash_ll_set_miso_bitlen((spi_dev_t*)dev, bitlen)
+#define spi_flash_ll_set_mosi_bitlen(dev, bitlen)            gpspi_flash_ll_set_mosi_bitlen((spi_dev_t*)dev, bitlen)
+#define spi_flash_ll_set_command(dev, cmd, bitlen)           gpspi_flash_ll_set_command((spi_dev_t*)dev, cmd, bitlen)
+#define spi_flash_ll_set_addr_bitlen(dev, bitlen)            gpspi_flash_ll_set_addr_bitlen((spi_dev_t*)dev, bitlen)
+#define spi_flash_ll_get_addr_bitlen(dev)                    gpspi_flash_ll_get_addr_bitlen((spi_dev_t*)dev)
+#define spi_flash_ll_set_address(dev, addr)                  gpspi_flash_ll_set_address((spi_dev_t*)dev, addr)
+#define spi_flash_ll_set_usr_address(dev, addr, bitlen)      gpspi_flash_ll_set_usr_address((spi_dev_t*)dev, addr, bitlen)
+#define spi_flash_ll_set_dummy(dev, dummy)                   gpspi_flash_ll_set_dummy((spi_dev_t*)dev, dummy)
+#define spi_flash_ll_set_dummy_out(dev, en, lev)             gpspi_flash_ll_set_dummy_out((spi_dev_t*)dev, en, lev)
+#define spi_flash_ll_set_hold(dev, hold_n)                   gpspi_flash_ll_set_hold((spi_dev_t*)dev, hold_n)
+#define spi_flash_ll_set_cs_setup(dev, cs_setup_time)        gpspi_flash_ll_set_cs_setup((spi_dev_t*)dev, cs_setup_time)
+#else
+#define spi_flash_ll_reset(dev)                              spimem_flash_ll_reset((spi_mem_dev_t*)dev)
+#define spi_flash_ll_cmd_is_done(dev)                        spimem_flash_ll_cmd_is_done((spi_mem_dev_t*)dev)
+#define spi_flash_ll_erase_chip(dev)                         spimem_flash_ll_erase_chip((spi_mem_dev_t*)dev)
+#define spi_flash_ll_erase_sector(dev)                       spimem_flash_ll_erase_sector((spi_mem_dev_t*)dev)
+#define spi_flash_ll_erase_block(dev)                        spimem_flash_ll_erase_block((spi_mem_dev_t*)dev)
+#define spi_flash_ll_set_write_protect(dev, wp)              spimem_flash_ll_set_write_protect((spi_mem_dev_t*)dev, wp)
+#define spi_flash_ll_get_buffer_data(dev, buffer, read_len)  spimem_flash_ll_get_buffer_data((spi_mem_dev_t*)dev, buffer, read_len)
+#define spi_flash_ll_set_buffer_data(dev, buffer, len)       spimem_flash_ll_set_buffer_data((spi_mem_dev_t*)dev, buffer, len)
+#define spi_flash_ll_program_page(dev, buffer, len)          spimem_flash_ll_program_page((spi_mem_dev_t*)dev, buffer, len)
+#define spi_flash_ll_user_start(dev)                         spimem_flash_ll_user_start((spi_mem_dev_t*)dev)
+#define spi_flash_ll_host_idle(dev)                          spimem_flash_ll_host_idle((spi_mem_dev_t*)dev)
+#define spi_flash_ll_read_phase(dev)                         spimem_flash_ll_read_phase((spi_mem_dev_t*)dev)
+#define spi_flash_ll_set_cs_pin(dev, pin)                    spimem_flash_ll_set_cs_pin((spi_mem_dev_t*)dev, pin)
+#define spi_flash_ll_set_read_mode(dev, read_mode)           spimem_flash_ll_set_read_mode((spi_mem_dev_t*)dev, read_mode)
+#define spi_flash_ll_set_clock(dev, clk)                     spimem_flash_ll_set_clock((spi_mem_dev_t*)dev, (spimem_flash_ll_clock_reg_t*)clk)
+#define spi_flash_ll_set_miso_bitlen(dev, bitlen)            spimem_flash_ll_set_miso_bitlen((spi_mem_dev_t*)dev, bitlen)
+#define spi_flash_ll_set_mosi_bitlen(dev, bitlen)            spimem_flash_ll_set_mosi_bitlen((spi_mem_dev_t*)dev, bitlen)
+#define spi_flash_ll_set_command(dev, cmd, bitlen)           spimem_flash_ll_set_command((spi_mem_dev_t*)dev, cmd, bitlen)
+#define spi_flash_ll_set_addr_bitlen(dev, bitlen)            spimem_flash_ll_set_addr_bitlen((spi_mem_dev_t*)dev, bitlen)
+#define spi_flash_ll_get_addr_bitlen(dev)                    spimem_flash_ll_get_addr_bitlen((spi_mem_dev_t*) dev)
+#define spi_flash_ll_set_address(dev, addr)                  spimem_flash_ll_set_address((spi_mem_dev_t*)dev, addr)
+#define spi_flash_ll_set_usr_address(dev, addr, bitlen)      spimem_flash_ll_set_usr_address((spi_mem_dev_t*)dev, addr, bitlen)
+#define spi_flash_ll_set_dummy(dev, dummy)                   spimem_flash_ll_set_dummy((spi_mem_dev_t*)dev, dummy)
+#define spi_flash_ll_set_dummy_out(dev, en, lev)             spimem_flash_ll_set_dummy_out((spi_mem_dev_t*)dev, en, lev)
+#define spi_flash_ll_set_hold(dev, hold_n)                   spimem_flash_ll_set_hold((spi_mem_dev_t*)dev, hold_n)
+#define spi_flash_ll_set_cs_setup(dev, cs_setup_time)        spimem_flash_ll_set_cs_setup((spi_mem_dev_t*)dev, cs_setup_time)
+
+#endif
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/hal/esp32c6/include/hal/spi_ll.h b/components/hal/esp32c6/include/hal/spi_ll.h
new file mode 100644
index 0000000000..5f427ad6d5
--- /dev/null
+++ b/components/hal/esp32c6/include/hal/spi_ll.h
@@ -0,0 +1,1183 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+/*******************************************************************************
+ * NOTICE
+ * The hal is not public api, don't use in application code.
+ * See readme.md in soc/include/hal/readme.md
+ ******************************************************************************/
+
+// The LL layer for SPI register operations
+
+#pragma once
+
+#include <stdlib.h> //for abs()
+#include <string.h>
+#include "esp_attr.h"
+#include "esp_types.h"
+#include "soc/spi_periph.h"
+#include "soc/spi_struct.h"
+#include "soc/lldesc.h"
+#include "hal/assert.h"
+#include "hal/misc.h"
+#include "hal/spi_types.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/// Interrupt not used. Don't use in app.
+#define SPI_LL_UNUSED_INT_MASK  (SPI_TRANS_DONE_INT_ENA | SPI_SLV_WR_DMA_DONE_INT_ENA | SPI_SLV_RD_DMA_DONE_INT_ENA | SPI_SLV_WR_BUF_DONE_INT_ENA | SPI_SLV_RD_BUF_DONE_INT_ENA)
+/// These 2 masks together will set SPI transaction to one line mode
+#define SPI_LL_ONE_LINE_CTRL_MASK (SPI_FREAD_QUAD | SPI_FREAD_DUAL | SPI_FCMD_QUAD | SPI_FCMD_DUAL | SPI_FADDR_QUAD | SPI_FADDR_DUAL)
+#define SPI_LL_ONE_LINE_USER_MASK (SPI_FWRITE_QUAD | SPI_FWRITE_DUAL)
+/// Swap the bit order to its correct place to send
+#define HAL_SPI_SWAP_DATA_TX(data, len) HAL_SWAP32((uint32_t)(data) << (32 - len))
+/// This is the expected clock frequency
+#define SPI_LL_PERIPH_CLK_FREQ (80 * 1000000)
+#define SPI_LL_GET_HW(ID) ((ID)==0? ({abort();NULL;}):&GPSPI2)
+
+#define SPI_LL_DATA_MAX_BIT_LEN (1 << 18)
+
+/**
+ * The data structure holding calculated clock configuration. Since the
+ * calculation needs long time, it should be calculated during initialization and
+ * stored somewhere to be quickly used.
+ */
+typedef uint32_t spi_ll_clock_val_t;
+typedef spi_dev_t spi_dma_dev_t;
+
+// Type definition of all supported interrupts
+typedef enum {
+    SPI_LL_INTR_TRANS_DONE =    BIT(0),     ///< A transaction has done
+    SPI_LL_INTR_RDBUF =         BIT(6),     ///< Has received RDBUF command. Only available in slave HD.
+    SPI_LL_INTR_WRBUF =         BIT(7),     ///< Has received WRBUF command. Only available in slave HD.
+    SPI_LL_INTR_RDDMA =         BIT(8),     ///< Has received RDDMA command. Only available in slave HD.
+    SPI_LL_INTR_WRDMA =         BIT(9),     ///< Has received WRDMA command. Only available in slave HD.
+    SPI_LL_INTR_CMD7  =         BIT(10),    ///< Has received CMD7 command. Only available in slave HD.
+    SPI_LL_INTR_CMD8 =          BIT(11),    ///< Has received CMD8 command. Only available in slave HD.
+    SPI_LL_INTR_CMD9 =          BIT(12),    ///< Has received CMD9 command. Only available in slave HD.
+    SPI_LL_INTR_CMDA =          BIT(13),    ///< Has received CMDA command. Only available in slave HD.
+    SPI_LL_INTR_SEG_DONE =      BIT(14),
+} spi_ll_intr_t;
+FLAG_ATTR(spi_ll_intr_t)
+
+// Flags for conditions under which the transaction length should be recorded
+typedef enum {
+    SPI_LL_TRANS_LEN_COND_WRBUF =   BIT(0), ///< WRBUF length will be recorded
+    SPI_LL_TRANS_LEN_COND_RDBUF =   BIT(1), ///< RDBUF length will be recorded
+    SPI_LL_TRANS_LEN_COND_WRDMA =   BIT(2), ///< WRDMA length will be recorded
+    SPI_LL_TRANS_LEN_COND_RDDMA =   BIT(3), ///< RDDMA length will be recorded
+} spi_ll_trans_len_cond_t;
+FLAG_ATTR(spi_ll_trans_len_cond_t)
+
+// SPI base command
+typedef enum {
+     /* Slave HD Only */
+    SPI_LL_BASE_CMD_HD_WRBUF    = 0x01,
+    SPI_LL_BASE_CMD_HD_RDBUF    = 0x02,
+    SPI_LL_BASE_CMD_HD_WRDMA    = 0x03,
+    SPI_LL_BASE_CMD_HD_RDDMA    = 0x04,
+    SPI_LL_BASE_CMD_HD_SEG_END  = 0x05,
+    SPI_LL_BASE_CMD_HD_EN_QPI   = 0x06,
+    SPI_LL_BASE_CMD_HD_WR_END   = 0x07,
+    SPI_LL_BASE_CMD_HD_INT0     = 0x08,
+    SPI_LL_BASE_CMD_HD_INT1     = 0x09,
+    SPI_LL_BASE_CMD_HD_INT2     = 0x0A,
+} spi_ll_base_command_t;
+
+/*------------------------------------------------------------------------------
+ * Control
+ *----------------------------------------------------------------------------*/
+/**
+ * Initialize SPI peripheral (master).
+ *
+ * @param hw Beginning address of the peripheral registers.
+ */
+static inline void spi_ll_master_init(spi_dev_t *hw)
+{
+    //Reset timing
+    hw->user1.cs_setup_time = 0;
+    hw->user1.cs_hold_time = 0;
+
+    //use all 64 bytes of the buffer
+    hw->user.usr_miso_highpart = 0;
+    hw->user.usr_mosi_highpart = 0;
+
+    //Disable unneeded ints
+    hw->slave.val = 0;
+    hw->user.val = 0;
+
+    hw->clk_gate.clk_en = 1;
+    hw->clk_gate.mst_clk_active = 1;
+    hw->clk_gate.mst_clk_sel = 1;
+
+    hw->dma_conf.val = 0;
+    hw->dma_conf.slv_tx_seg_trans_clr_en = 1;
+    hw->dma_conf.slv_rx_seg_trans_clr_en = 1;
+    hw->dma_conf.dma_slv_seg_trans_en = 0;
+}
+
+/**
+ * Initialize SPI peripheral (slave).
+ *
+ * @param hw Beginning address of the peripheral registers.
+ */
+static inline void spi_ll_slave_init(spi_dev_t *hw)
+{
+    //Configure slave
+    hw->clock.val = 0;
+    hw->user.val = 0;
+    hw->ctrl.val = 0;
+    hw->user.doutdin = 1; //we only support full duplex
+    hw->user.sio = 0;
+    hw->slave.slave_mode = 1;
+    hw->slave.soft_reset = 1;
+    hw->slave.soft_reset = 0;
+    //use all 64 bytes of the buffer
+    hw->user.usr_miso_highpart = 0;
+    hw->user.usr_mosi_highpart = 0;
+
+    // Configure DMA In-Link to not be terminated when transaction bit counter exceeds
+    hw->dma_conf.rx_eof_en = 0;
+    hw->dma_conf.dma_slv_seg_trans_en = 0;
+
+    //Disable unneeded ints
+    hw->dma_int_ena.val &= ~SPI_LL_UNUSED_INT_MASK;
+}
+
+/**
+ * Initialize SPI peripheral (slave half duplex mode)
+ *
+ * @param hw Beginning address of the peripheral registers.
+ */
+static inline void spi_ll_slave_hd_init(spi_dev_t *hw)
+{
+    hw->clock.val = 0;
+    hw->user.val = 0;
+    hw->ctrl.val = 0;
+    hw->user.doutdin = 0;
+    hw->user.sio = 0;
+
+    hw->slave.soft_reset = 1;
+    hw->slave.soft_reset = 0;
+    hw->slave.slave_mode = 1;
+}
+
+/**
+ * Check whether user-defined transaction is done.
+ *
+ * @param hw Beginning address of the peripheral registers.
+ *
+ * @return   True if transaction is done, otherwise false.
+ */
+static inline bool spi_ll_usr_is_done(spi_dev_t *hw)
+{
+    return hw->dma_int_raw.trans_done;
+}
+
+/**
+ * Trigger start of user-defined transaction for master.
+ * The synchronization between two clock domains is required in ESP32-S3
+ *
+ * @param hw Beginning address of the peripheral registers.
+ */
+static inline void spi_ll_master_user_start(spi_dev_t *hw)
+{
+    hw->cmd.update = 1;
+    while (hw->cmd.update);
+    hw->cmd.usr = 1;
+}
+
+/**
+ * Trigger start of user-defined transaction for slave.
+ *
+ * @param hw Beginning address of the peripheral registers.
+ */
+static inline void spi_ll_slave_user_start(spi_dev_t *hw)
+{
+    hw->cmd.usr = 1;
+}
+
+/**
+ * Get current running command bit-mask. (Preview)
+ *
+ * @param hw Beginning address of the peripheral registers.
+ *
+ * @return   Bitmask of running command, see ``SPI_CMD_REG``. 0 if no in-flight command.
+ */
+static inline uint32_t spi_ll_get_running_cmd(spi_dev_t *hw)
+{
+    return hw->cmd.val;
+}
+
+/**
+ * Reset the slave peripheral before next transaction.
+ *
+ * @param hw Beginning address of the peripheral registers.
+ */
+static inline void spi_ll_slave_reset(spi_dev_t *hw)
+{
+    hw->slave.soft_reset = 1;
+    hw->slave.soft_reset = 0;
+}
+
+/**
+ * Reset SPI CPU TX FIFO
+ *
+ * On ESP32C3, this function is not seperated
+ *
+ * @param hw Beginning address of the peripheral registers.
+ */
+static inline void spi_ll_cpu_tx_fifo_reset(spi_dev_t *hw)
+{
+    hw->dma_conf.buf_afifo_rst = 1;
+    hw->dma_conf.buf_afifo_rst = 0;
+}
+
+/**
+ * Reset SPI CPU RX FIFO
+ *
+ * On ESP32C3, this function is not seperated
+ *
+ * @param hw Beginning address of the peripheral registers.
+ */
+static inline void spi_ll_cpu_rx_fifo_reset(spi_dev_t *hw)
+{
+    hw->dma_conf.rx_afifo_rst = 1;
+    hw->dma_conf.rx_afifo_rst = 0;
+}
+
+/**
+ * Reset SPI DMA TX FIFO
+ *
+ * @param hw Beginning address of the peripheral registers.
+ */
+static inline void spi_ll_dma_tx_fifo_reset(spi_dev_t *hw)
+{
+    hw->dma_conf.dma_afifo_rst = 1;
+    hw->dma_conf.dma_afifo_rst = 0;
+}
+
+/**
+ * Reset SPI DMA RX FIFO
+ *
+ * @param hw Beginning address of the peripheral registers.
+ */
+static inline void spi_ll_dma_rx_fifo_reset(spi_dev_t *hw)
+{
+    hw->dma_conf.rx_afifo_rst = 1;
+    hw->dma_conf.rx_afifo_rst = 0;
+}
+
+/**
+ * Clear in fifo full error
+ *
+ * @param hw Beginning address of the peripheral registers.
+ */
+static inline void spi_ll_infifo_full_clr(spi_dev_t *hw)
+{
+    hw->dma_int_clr.dma_infifo_full_err = 1;
+}
+
+/**
+ * Clear out fifo empty error
+ *
+ * @param hw Beginning address of the peripheral registers.
+ */
+static inline void spi_ll_outfifo_empty_clr(spi_dev_t *hw)
+{
+    hw->dma_int_clr.dma_outfifo_empty_err = 1;
+}
+
+/*------------------------------------------------------------------------------
+ * DMA
+ *----------------------------------------------------------------------------*/
+/**
+ * Enable/Disable RX DMA (Peripherals->DMA->RAM)
+ *
+ * @param hw     Beginning address of the peripheral registers.
+ * @param enable 1: enable; 2: disable
+ */
+static inline void spi_ll_dma_rx_enable(spi_dev_t *hw, bool enable)
+{
+    hw->dma_conf.dma_rx_ena = enable;
+}
+
+/**
+ * Enable/Disable TX DMA (RAM->DMA->Peripherals)
+ *
+ * @param hw     Beginning address of the peripheral registers.
+ * @param enable 1: enable; 2: disable
+ */
+static inline void spi_ll_dma_tx_enable(spi_dev_t *hw, bool enable)
+{
+    hw->dma_conf.dma_tx_ena = enable;
+}
+
+/**
+ * Configuration of RX DMA EOF interrupt generation way
+ *
+ * @param hw     Beginning address of the peripheral registers.
+ * @param enable 1: spi_dma_inlink_eof is set when the number of dma pushed data bytes is equal to the value of spi_slv/mst_dma_rd_bytelen[19:0] in spi dma transition.  0: spi_dma_inlink_eof is set by spi_trans_done in non-seg-trans or spi_dma_seg_trans_done in seg-trans.
+ */
+static inline void spi_ll_dma_set_rx_eof_generation(spi_dev_t *hw, bool enable)
+{
+    hw->dma_conf.rx_eof_en = enable;
+}
+
+/*------------------------------------------------------------------------------
+ * Buffer
+ *----------------------------------------------------------------------------*/
+/**
+ * Write to SPI hardware data buffer.
+ *
+ * @param hw             Beginning address of the peripheral registers.
+ * @param buffer_to_send Address of the data to be written to the hardware data buffer.
+ * @param bitlen         Length to write, in bits.
+ */
+static inline void spi_ll_write_buffer(spi_dev_t *hw, const uint8_t *buffer_to_send, size_t bitlen)
+{
+    for (int x = 0; x < bitlen; x += 32) {
+        //Use memcpy to get around alignment issues for txdata
+        uint32_t word;
+        memcpy(&word, &buffer_to_send[x / 8], 4);
+        hw->data_buf[(x / 32)].buf = word;
+    }
+}
+
+/**
+ * Write to SPI hardware data buffer by buffer ID (address)
+ *
+ * @param hw      Beginning address of the peripheral registers
+ * @param byte_id Start ID (address) of the hardware buffer to be written
+ * @param data    Address of the data to be written to the hardware data buffer.
+ * @param len     Length to write, in bytes.
+ */
+static inline void spi_ll_write_buffer_byte(spi_dev_t *hw, int byte_id, uint8_t *data, int len)
+{
+    HAL_ASSERT(byte_id + len <= 64);
+    HAL_ASSERT(len > 0);
+    HAL_ASSERT(byte_id >= 0);
+
+    while (len > 0) {
+        uint32_t word;
+        int offset = byte_id % 4;
+        int copy_len = 4 - offset;
+        if (copy_len > len) {
+            copy_len = len;
+        }
+
+        //read-modify-write
+        if (copy_len != 4) {
+            word = hw->data_buf[byte_id / 4].buf;    //read
+        }
+        memcpy(((uint8_t *)&word) + offset, data, copy_len);  //modify
+        hw->data_buf[byte_id / 4].buf = word;                     //write
+
+        data += copy_len;
+        byte_id += copy_len;
+        len -= copy_len;
+    }
+}
+
+/**
+ * Read from SPI hardware data buffer.
+ *
+ * @param hw            Beginning address of the peripheral registers.
+ * @param buffer_to_rcv Address of a buffer to read data from hardware data buffer
+ * @param bitlen        Length to read, in bits.
+ */
+static inline void spi_ll_read_buffer(spi_dev_t *hw, uint8_t *buffer_to_rcv, size_t bitlen)
+{
+    for (int x = 0; x < bitlen; x += 32) {
+        //Do a memcpy to get around possible alignment issues in rx_buffer
+        uint32_t word = hw->data_buf[x / 32].buf;
+        int len = bitlen - x;
+        if (len > 32) {
+            len = 32;
+        }
+        memcpy(&buffer_to_rcv[x / 8], &word, (len + 7) / 8);
+    }
+}
+
+/**
+ * Read from SPI hardware data buffer by buffer ID (address)
+ *
+ * @param hw      Beginning address of the peripheral registers
+ * @param byte_id Start ID (address) of the hardware buffer to be read
+ * @param data    Address of a buffer to read data from hardware data buffer
+ * @param len     Length to read, in bytes.
+ */
+static inline void spi_ll_read_buffer_byte(spi_dev_t *hw, int byte_id, uint8_t *out_data, int len)
+{
+    while (len > 0) {
+        uint32_t word = hw->data_buf[byte_id / 4].buf;
+        int offset = byte_id % 4;
+        int copy_len = 4 - offset;
+        if (copy_len > len) {
+            copy_len = len;
+        }
+
+        memcpy(out_data, ((uint8_t *)&word) + offset, copy_len);
+        byte_id += copy_len;
+        out_data += copy_len;
+        len -= copy_len;
+    }
+}
+
+/*------------------------------------------------------------------------------
+ * Configs: mode
+ *----------------------------------------------------------------------------*/
+/**
+ * Enable/disable the postive-cs feature.
+ *
+ * @param hw     Beginning address of the peripheral registers.
+ * @param cs     One of the CS (0-2) to enable/disable the feature.
+ * @param pos_cs True to enable the feature, otherwise disable (default).
+ */
+static inline void spi_ll_master_set_pos_cs(spi_dev_t *hw, int cs, uint32_t pos_cs)
+{
+    if (pos_cs) {
+        hw->misc.master_cs_pol |= (1 << cs);
+    } else {
+        hw->misc.master_cs_pol &= ~(1 << cs);
+    }
+}
+
+/**
+ * Enable/disable the LSBFIRST feature for TX data.
+ *
+ * @param hw       Beginning address of the peripheral registers.
+ * @param lsbfirst True if LSB of TX data to be sent first, otherwise MSB is sent first (default).
+ */
+static inline void spi_ll_set_tx_lsbfirst(spi_dev_t *hw, bool lsbfirst)
+{
+    hw->ctrl.wr_bit_order = lsbfirst;
+}
+
+/**
+ * Enable/disable the LSBFIRST feature for RX data.
+ *
+ * @param hw       Beginning address of the peripheral registers.
+ * @param lsbfirst True if first bit received as LSB, otherwise as MSB (default).
+ */
+static inline void spi_ll_set_rx_lsbfirst(spi_dev_t *hw, bool lsbfirst)
+{
+    hw->ctrl.rd_bit_order = lsbfirst;
+}
+
+/**
+ * Set SPI mode for the peripheral as master.
+ *
+ * @param hw   Beginning address of the peripheral registers.
+ * @param mode SPI mode to work at, 0-3.
+ */
+static inline void spi_ll_master_set_mode(spi_dev_t *hw, uint8_t mode)
+{
+    //Configure polarity
+    if (mode == 0) {
+        hw->misc.ck_idle_edge = 0;
+        hw->user.ck_out_edge = 0;
+    } else if (mode == 1) {
+        hw->misc.ck_idle_edge = 0;
+        hw->user.ck_out_edge = 1;
+    } else if (mode == 2) {
+        hw->misc.ck_idle_edge = 1;
+        hw->user.ck_out_edge = 1;
+    } else if (mode == 3) {
+        hw->misc.ck_idle_edge = 1;
+        hw->user.ck_out_edge = 0;
+    }
+}
+
+/**
+ * Set SPI mode for the peripheral as slave.
+ *
+ * @param hw   Beginning address of the peripheral registers.
+ * @param mode SPI mode to work at, 0-3.
+ */
+static inline void spi_ll_slave_set_mode(spi_dev_t *hw, const int mode, bool dma_used)
+{
+    if (mode == 0) {
+        hw->misc.ck_idle_edge = 0;
+        hw->user.rsck_i_edge = 0;
+        hw->user.tsck_i_edge = 0;
+        hw->slave.clk_mode_13 = 0;
+    } else if (mode == 1) {
+        hw->misc.ck_idle_edge = 0;
+        hw->user.rsck_i_edge = 1;
+        hw->user.tsck_i_edge = 1;
+        hw->slave.clk_mode_13 = 1;
+    } else if (mode == 2) {
+        hw->misc.ck_idle_edge = 1;
+        hw->user.rsck_i_edge = 1;
+        hw->user.tsck_i_edge = 1;
+        hw->slave.clk_mode_13 = 0;
+    } else if (mode == 3) {
+        hw->misc.ck_idle_edge = 1;
+        hw->user.rsck_i_edge = 0;
+        hw->user.tsck_i_edge = 0;
+        hw->slave.clk_mode_13 = 1;
+    }
+    hw->slave.rsck_data_out = 0;
+}
+
+/**
+ * Set SPI to work in full duplex or half duplex mode.
+ *
+ * @param hw          Beginning address of the peripheral registers.
+ * @param half_duplex True to work in half duplex mode, otherwise in full duplex mode.
+ */
+static inline void spi_ll_set_half_duplex(spi_dev_t *hw, bool half_duplex)
+{
+    hw->user.doutdin = !half_duplex;
+}
+
+/**
+ * Set SPI to work in SIO mode or not.
+ *
+ * SIO is a mode which MOSI and MISO share a line. The device MUST work in half-duplexmode.
+ *
+ * @param hw       Beginning address of the peripheral registers.
+ * @param sio_mode True to work in SIO mode, otherwise false.
+ */
+static inline void spi_ll_set_sio_mode(spi_dev_t *hw, int sio_mode)
+{
+    hw->user.sio = sio_mode;
+}
+
+/**
+ * Configure the SPI transaction line mode for the master to use.
+ *
+ * @param hw        Beginning address of the peripheral registers.
+ * @param line_mode SPI transaction line mode to use, see ``spi_line_mode_t``.
+ */
+static inline void spi_ll_master_set_line_mode(spi_dev_t *hw, spi_line_mode_t line_mode)
+{
+    hw->ctrl.val &= ~SPI_LL_ONE_LINE_CTRL_MASK;
+    hw->user.val &= ~SPI_LL_ONE_LINE_USER_MASK;
+    hw->ctrl.fcmd_dual = (line_mode.cmd_lines == 2);
+    hw->ctrl.fcmd_quad = (line_mode.cmd_lines == 4);
+    hw->ctrl.faddr_dual = (line_mode.addr_lines == 2);
+    hw->ctrl.faddr_quad = (line_mode.addr_lines == 4);
+    hw->ctrl.fread_dual = (line_mode.data_lines == 2);
+    hw->user.fwrite_dual = (line_mode.data_lines == 2);
+    hw->ctrl.fread_quad = (line_mode.data_lines == 4);
+    hw->user.fwrite_quad = (line_mode.data_lines == 4);
+}
+
+/**
+ * Set the SPI slave to work in segment transaction mode
+ *
+ * @param hw        Beginning address of the peripheral registers.
+ * @param seg_trans True to work in seg mode, otherwise false.
+ */
+static inline void spi_ll_slave_set_seg_mode(spi_dev_t *hw, bool seg_trans)
+{
+    hw->dma_conf.dma_slv_seg_trans_en = seg_trans;
+}
+
+/**
+ * Select one of the CS to use in current transaction.
+ *
+ * @param hw    Beginning address of the peripheral registers.
+ * @param cs_id The cs to use, 0-2, otherwise none of them is used.
+ */
+static inline void spi_ll_master_select_cs(spi_dev_t *hw, int cs_id)
+{
+    hw->misc.cs0_dis = (cs_id == 0) ? 0 : 1;
+    hw->misc.cs1_dis = (cs_id == 1) ? 0 : 1;
+    hw->misc.cs2_dis = (cs_id == 2) ? 0 : 1;
+    hw->misc.cs3_dis = (cs_id == 3) ? 0 : 1;
+    hw->misc.cs4_dis = (cs_id == 4) ? 0 : 1;
+    hw->misc.cs5_dis = (cs_id == 5) ? 0 : 1;
+}
+
+/**
+ * Keep Chip Select activated after the current transaction.
+ *
+ * @param hw Beginning address of the peripheral registers.
+ * @param keep_active if 0 don't keep CS activated, else keep CS activated
+ */
+static inline void spi_ll_master_keep_cs(spi_dev_t *hw, int keep_active)
+{
+    hw->misc.cs_keep_active = (keep_active != 0) ? 1 : 0;
+}
+
+/*------------------------------------------------------------------------------
+ * Configs: parameters
+ *----------------------------------------------------------------------------*/
+/**
+ * Set the clock for master by stored value.
+ *
+ * @param hw  Beginning address of the peripheral registers.
+ * @param val Stored clock configuration calculated before (by ``spi_ll_cal_clock``).
+ */
+static inline void spi_ll_master_set_clock_by_reg(spi_dev_t *hw, const spi_ll_clock_val_t *val)
+{
+    hw->clock.val = *(uint32_t *)val;
+}
+
+/**
+ * Get the frequency of given dividers. Don't use in app.
+ *
+ * @param fapb APB clock of the system.
+ * @param pre  Pre devider.
+ * @param n    Main divider.
+ *
+ * @return     Frequency of given dividers.
+ */
+static inline int spi_ll_freq_for_pre_n(int fapb, int pre, int n)
+{
+    return (fapb / (pre * n));
+}
+
+/**
+ * Calculate the nearest frequency avaliable for master.
+ *
+ * @param fapb       APB clock of the system.
+ * @param hz         Frequncy desired.
+ * @param duty_cycle Duty cycle desired.
+ * @param out_reg    Output address to store the calculated clock configurations for the return frequency.
+ *
+ * @return           Actual (nearest) frequency.
+ */
+static inline int spi_ll_master_cal_clock(int fapb, int hz, int duty_cycle, spi_ll_clock_val_t *out_reg)
+{
+    typeof(GPSPI2.clock) reg;
+    int eff_clk;
+
+    //In hw, n, h and l are 1-64, pre is 1-8K. Value written to register is one lower than used value.
+    if (hz > ((fapb / 4) * 3)) {
+        //Using Fapb directly will give us the best result here.
+        reg.clkcnt_l = 0;
+        reg.clkcnt_h = 0;
+        reg.clkcnt_n = 0;
+        reg.clkdiv_pre = 0;
+        reg.clk_equ_sysclk = 1;
+        eff_clk = fapb;
+    } else {
+        //For best duty cycle resolution, we want n to be as close to 32 as possible, but
+        //we also need a pre/n combo that gets us as close as possible to the intended freq.
+        //To do this, we bruteforce n and calculate the best pre to go along with that.
+        //If there's a choice between pre/n combos that give the same result, use the one
+        //with the higher n.
+        int pre, n, h, l;
+        int bestn = -1;
+        int bestpre = -1;
+        int besterr = 0;
+        int errval;
+        for (n = 2; n <= 64; n++) { //Start at 2: we need to be able to set h/l so we have at least one high and one low pulse.
+            //Effectively, this does pre=round((fapb/n)/hz).
+            pre = ((fapb / n) + (hz / 2)) / hz;
+            if (pre <= 0) {
+                pre = 1;
+            }
+            if (pre > 16) {
+                pre = 16;
+            }
+            errval = abs(spi_ll_freq_for_pre_n(fapb, pre, n) - hz);
+            if (bestn == -1 || errval <= besterr) {
+                besterr = errval;
+                bestn = n;
+                bestpre = pre;
+            }
+        }
+
+        n = bestn;
+        pre = bestpre;
+        l = n;
+        //This effectively does round((duty_cycle*n)/256)
+        h = (duty_cycle * n + 127) / 256;
+        if (h <= 0) {
+            h = 1;
+        }
+
+        reg.clk_equ_sysclk = 0;
+        reg.clkcnt_n = n - 1;
+        reg.clkdiv_pre = pre - 1;
+        reg.clkcnt_h = h - 1;
+        reg.clkcnt_l = l - 1;
+        eff_clk = spi_ll_freq_for_pre_n(fapb, pre, n);
+    }
+    if (out_reg != NULL) {
+        *(uint32_t *)out_reg = reg.val;
+    }
+    return eff_clk;
+}
+
+/**
+ * Calculate and set clock for SPI master according to desired parameters.
+ *
+ * This takes long, suggest to calculate the configuration during
+ * initialization by ``spi_ll_master_cal_clock`` and store the result, then
+ * configure the clock by stored value when used by
+ * ``spi_ll_msater_set_clock_by_reg``.
+ *
+ * @param hw         Beginning address of the peripheral registers.
+ * @param fapb       APB clock of the system.
+ * @param hz         Frequncy desired.
+ * @param duty_cycle Duty cycle desired.
+ *
+ * @return           Actual frequency that is used.
+ */
+static inline int spi_ll_master_set_clock(spi_dev_t *hw, int fapb, int hz, int duty_cycle)
+{
+    spi_ll_clock_val_t reg_val;
+    int freq = spi_ll_master_cal_clock(fapb, hz, duty_cycle, &reg_val);
+    spi_ll_master_set_clock_by_reg(hw, &reg_val);
+    return freq;
+}
+
+/**
+ * Set the mosi delay after the output edge to the signal. (Preview)
+ *
+ * The delay mode/num is a Espressif conception, may change in the new chips.
+ *
+ * @param hw         Beginning address of the peripheral registers.
+ * @param delay_mode Delay mode, see TRM.
+ * @param delay_num  APB clocks to delay.
+ */
+static inline void spi_ll_set_mosi_delay(spi_dev_t *hw, int delay_mode, int delay_num)
+{
+}
+
+/**
+ * Set the miso delay applied to the input signal before the internal peripheral. (Preview)
+ *
+ * The delay mode/num is a Espressif conception, may change in the new chips.
+ *
+ * @param hw         Beginning address of the peripheral registers.
+ * @param delay_mode Delay mode, see TRM.
+ * @param delay_num  APB clocks to delay.
+ */
+static inline void spi_ll_set_miso_delay(spi_dev_t *hw, int delay_mode, int delay_num)
+{
+}
+
+/**
+ * Set the delay of SPI clocks before the CS inactive edge after the last SPI clock.
+ *
+ * @param hw   Beginning address of the peripheral registers.
+ * @param hold Delay of SPI clocks after the last clock, 0 to disable the hold phase.
+ */
+static inline void spi_ll_master_set_cs_hold(spi_dev_t *hw, int hold)
+{
+    hw->user1.cs_hold_time = hold;
+    hw->user.cs_hold = hold ? 1 : 0;
+}
+
+/**
+ * Set the delay of SPI clocks before the first SPI clock after the CS active edge.
+ *
+ * Note ESP32 doesn't support to use this feature when command/address phases
+ * are used in full duplex mode.
+ *
+ * @param hw    Beginning address of the peripheral registers.
+ * @param setup Delay of SPI clocks after the CS active edge, 0 to disable the setup phase.
+ */
+static inline void spi_ll_master_set_cs_setup(spi_dev_t *hw, uint8_t setup)
+{
+    hw->user1.cs_setup_time = setup - 1;
+    hw->user.cs_setup = setup ? 1 : 0;
+}
+
+/*------------------------------------------------------------------------------
+ * Configs: data
+ *----------------------------------------------------------------------------*/
+/**
+ * Set the output length (master).
+ * This should be called before master setting MISO(input) length
+ *
+ * @param hw     Beginning address of the peripheral registers.
+ * @param bitlen output length, in bits.
+ */
+static inline void spi_ll_set_mosi_bitlen(spi_dev_t *hw, size_t bitlen)
+{
+    if (bitlen > 0) {
+        hw->ms_dlen.ms_data_bitlen = bitlen - 1;
+    }
+}
+
+/**
+ * Set the input length (master).
+ *
+ * @param hw     Beginning address of the peripheral registers.
+ * @param bitlen input length, in bits.
+ */
+static inline void spi_ll_set_miso_bitlen(spi_dev_t *hw, size_t bitlen)
+{
+    if (bitlen > 0) {
+        hw->ms_dlen.ms_data_bitlen = bitlen - 1;
+    }
+}
+
+/**
+ * Set the maximum input length (slave).
+ *
+ * @param hw     Beginning address of the peripheral registers.
+ * @param bitlen Input length, in bits.
+ */
+static inline void spi_ll_slave_set_rx_bitlen(spi_dev_t *hw, size_t bitlen)
+{
+    //This is not used in esp32c3
+}
+
+/**
+ * Set the maximum output length (slave).
+ *
+ * @param hw     Beginning address of the peripheral registers.
+ * @param bitlen Output length, in bits.
+ */
+static inline void spi_ll_slave_set_tx_bitlen(spi_dev_t *hw, size_t bitlen)
+{
+    //This is not used in esp32c3
+}
+
+/**
+ * Set the length of command phase.
+ *
+ * When in 4-bit mode, the SPI cycles of the phase will be shorter. E.g. 16-bit
+ * command phases takes 4 cycles in 4-bit mode.
+ *
+ * @param hw     Beginning address of the peripheral registers.
+ * @param bitlen Length of command phase, in bits. 0 to disable the command phase.
+ */
+static inline void spi_ll_set_command_bitlen(spi_dev_t *hw, int bitlen)
+{
+    hw->user2.usr_command_bitlen = bitlen - 1;
+    hw->user.usr_command = bitlen ? 1 : 0;
+}
+
+/**
+ * Set the length of address phase.
+ *
+ * When in 4-bit mode, the SPI cycles of the phase will be shorter. E.g. 16-bit
+ * address phases takes 4 cycles in 4-bit mode.
+ *
+ * @param hw     Beginning address of the peripheral registers.
+ * @param bitlen Length of address phase, in bits. 0 to disable the address phase.
+ */
+static inline void spi_ll_set_addr_bitlen(spi_dev_t *hw, int bitlen)
+{
+    hw->user1.usr_addr_bitlen = bitlen - 1;
+    hw->user.usr_addr = bitlen ? 1 : 0;
+}
+
+/**
+ * Set the address value in an intuitive way.
+ *
+ * The length and lsbfirst is required to shift and swap the address to the right place.
+ *
+ * @param hw       Beginning address of the peripheral registers.
+ * @param address  Address to set
+ * @param addrlen  Length of the address phase
+ * @param lsbfirst Whether the LSB first feature is enabled.
+ */
+static inline void spi_ll_set_address(spi_dev_t *hw, uint64_t addr, int addrlen, uint32_t lsbfirst)
+{
+    if (lsbfirst) {
+        /* The output address start from the LSB of the highest byte, i.e.
+        * addr[24] -> addr[31]
+        * ...
+        * addr[0] -> addr[7]
+        * So swap the byte order to let the LSB sent first.
+        */
+        addr = HAL_SWAP32(addr);
+        //otherwise only addr register is sent
+        hw->addr.val = addr;
+    } else {
+        // shift the address to MSB of addr register.
+        // output address will be sent from MSB to LSB of addr register
+        hw->addr.val = addr << (32 - addrlen);
+    }
+}
+
+/**
+ * Set the command value in an intuitive way.
+ *
+ * The length and lsbfirst is required to shift and swap the command to the right place.
+ *
+ * @param hw       Beginning command of the peripheral registers.
+ * @param command  Command to set
+ * @param addrlen  Length of the command phase
+ * @param lsbfirst Whether the LSB first feature is enabled.
+ */
+static inline void spi_ll_set_command(spi_dev_t *hw, uint16_t cmd, int cmdlen, bool lsbfirst)
+{
+    if (lsbfirst) {
+        // The output command start from bit0 to bit 15, kept as is.
+        HAL_FORCE_MODIFY_U32_REG_FIELD(hw->user2, usr_command_value, cmd);
+    } else {
+        /* Output command will be sent from bit 7 to 0 of command_value, and
+         * then bit 15 to 8 of the same register field. Shift and swap to send
+         * more straightly.
+         */
+        HAL_FORCE_MODIFY_U32_REG_FIELD(hw->user2, usr_command_value, HAL_SPI_SWAP_DATA_TX(cmd, cmdlen));
+    }
+}
+
+/**
+ * Set dummy clocks to output before RX phase (master), or clocks to skip
+ * before the data phase and after the address phase (slave).
+ *
+ * Note this phase is also used to compensate RX timing in half duplex mode.
+ *
+ * @param hw      Beginning address of the peripheral registers.
+ * @param dummy_n Dummy cycles used. 0 to disable the dummy phase.
+ */
+static inline void spi_ll_set_dummy(spi_dev_t *hw, int dummy_n)
+{
+    hw->user.usr_dummy = dummy_n ? 1 : 0;
+    HAL_FORCE_MODIFY_U32_REG_FIELD(hw->user1, usr_dummy_cyclelen, dummy_n - 1);
+}
+
+/**
+ * Enable/disable the RX data phase.
+ *
+ * @param hw     Beginning address of the peripheral registers.
+ * @param enable True if RX phase exist, otherwise false.
+ */
+static inline void spi_ll_enable_miso(spi_dev_t *hw, int enable)
+{
+    hw->user.usr_miso = enable;
+}
+
+/**
+ * Enable/disable the TX data phase.
+ *
+ * @param hw     Beginning address of the peripheral registers.
+ * @param enable True if TX phase exist, otherwise false.
+ */
+static inline void spi_ll_enable_mosi(spi_dev_t *hw, int enable)
+{
+    hw->user.usr_mosi = enable;
+}
+
+/**
+ * Get the received bit length of the slave.
+ *
+ * @param hw Beginning address of the peripheral registers.
+ *
+ * @return   Received bits of the slave.
+ */
+static inline uint32_t spi_ll_slave_get_rcv_bitlen(spi_dev_t *hw)
+{
+    return hw->slave1.slv_data_bitlen;
+}
+
+/*------------------------------------------------------------------------------
+ * Interrupts
+ *----------------------------------------------------------------------------*/
+//helper macros to generate code for each interrupts
+#define FOR_EACH_ITEM(op, list) do { list(op) } while(0)
+#define INTR_LIST(item)    \
+    item(SPI_LL_INTR_TRANS_DONE,    dma_int_ena.trans_done,         dma_int_raw.trans_done,         dma_int_clr.trans_done=1) \
+    item(SPI_LL_INTR_RDBUF,         dma_int_ena.slv_rd_buf_done,    dma_int_raw.slv_rd_buf_done,    dma_int_clr.slv_rd_buf_done=1) \
+    item(SPI_LL_INTR_WRBUF,         dma_int_ena.slv_wr_buf_done,    dma_int_raw.slv_wr_buf_done,    dma_int_clr.slv_wr_buf_done=1) \
+    item(SPI_LL_INTR_RDDMA,         dma_int_ena.slv_rd_dma_done,    dma_int_raw.slv_rd_dma_done,    dma_int_clr.slv_rd_dma_done=1) \
+    item(SPI_LL_INTR_WRDMA,         dma_int_ena.slv_wr_dma_done,    dma_int_raw.slv_wr_dma_done,    dma_int_clr.slv_wr_dma_done=1) \
+    item(SPI_LL_INTR_SEG_DONE,      dma_int_ena.dma_seg_trans_done, dma_int_raw.dma_seg_trans_done, dma_int_clr.dma_seg_trans_done=1) \
+    item(SPI_LL_INTR_CMD7,          dma_int_ena.slv_cmd7,           dma_int_raw.slv_cmd7,           dma_int_clr.slv_cmd7=1) \
+    item(SPI_LL_INTR_CMD8,          dma_int_ena.slv_cmd8,           dma_int_raw.slv_cmd8,           dma_int_clr.slv_cmd8=1) \
+    item(SPI_LL_INTR_CMD9,          dma_int_ena.slv_cmd9,           dma_int_raw.slv_cmd9,           dma_int_clr.slv_cmd9=1) \
+    item(SPI_LL_INTR_CMDA,          dma_int_ena.slv_cmda,           dma_int_raw.slv_cmda,           dma_int_clr.slv_cmda=1)
+
+
+static inline void spi_ll_enable_intr(spi_dev_t *hw, spi_ll_intr_t intr_mask)
+{
+#define ENA_INTR(intr_bit, en_reg, ...) if (intr_mask & (intr_bit)) hw->en_reg = 1;
+    FOR_EACH_ITEM(ENA_INTR, INTR_LIST);
+#undef ENA_INTR
+}
+
+static inline void spi_ll_disable_intr(spi_dev_t *hw, spi_ll_intr_t intr_mask)
+{
+#define DIS_INTR(intr_bit, en_reg, ...) if (intr_mask & (intr_bit)) hw->en_reg = 0;
+    FOR_EACH_ITEM(DIS_INTR, INTR_LIST);
+#undef DIS_INTR
+}
+
+static inline void spi_ll_set_intr(spi_dev_t *hw, spi_ll_intr_t intr_mask)
+{
+#define SET_INTR(intr_bit, _, st_reg, ...) if (intr_mask & (intr_bit)) hw->st_reg = 1;
+    FOR_EACH_ITEM(SET_INTR, INTR_LIST);
+#undef SET_INTR
+}
+
+static inline void spi_ll_clear_intr(spi_dev_t *hw, spi_ll_intr_t intr_mask)
+{
+#define CLR_INTR(intr_bit, _, __, clr_reg) if (intr_mask & (intr_bit)) hw->clr_reg;
+    FOR_EACH_ITEM(CLR_INTR, INTR_LIST);
+#undef CLR_INTR
+}
+
+static inline bool spi_ll_get_intr(spi_dev_t *hw, spi_ll_intr_t intr_mask)
+{
+#define GET_INTR(intr_bit, _, st_reg, ...) if (intr_mask & (intr_bit) && hw->st_reg) return true;
+    FOR_EACH_ITEM(GET_INTR, INTR_LIST);
+    return false;
+#undef GET_INTR
+}
+
+#undef FOR_EACH_ITEM
+#undef INTR_LIST
+
+/**
+ * Disable the trans_done interrupt.
+ *
+ * @param hw Beginning address of the peripheral registers.
+ */
+static inline void spi_ll_disable_int(spi_dev_t *hw)
+{
+    hw->dma_int_ena.trans_done = 0;
+}
+
+/**
+ * Clear the trans_done interrupt.
+ *
+ * @param hw Beginning address of the peripheral registers.
+ */
+static inline void spi_ll_clear_int_stat(spi_dev_t *hw)
+{
+    hw->dma_int_raw.trans_done = 0;
+}
+
+/**
+ * Set the trans_done interrupt.
+ *
+ * @param hw Beginning address of the peripheral registers.
+ */
+static inline void spi_ll_set_int_stat(spi_dev_t *hw)
+{
+    hw->dma_int_raw.trans_done = 1;
+}
+
+/**
+ * Enable the trans_done interrupt.
+ *
+ * @param hw Beginning address of the peripheral registers.
+ */
+static inline void spi_ll_enable_int(spi_dev_t *hw)
+{
+    hw->dma_int_ena.trans_done = 1;
+}
+
+/*------------------------------------------------------------------------------
+ * Slave HD
+ *----------------------------------------------------------------------------*/
+static inline void spi_ll_slave_hd_set_len_cond(spi_dev_t *hw, spi_ll_trans_len_cond_t cond_mask)
+{
+    hw->slave.slv_rdbuf_bitlen_en = (cond_mask & SPI_LL_TRANS_LEN_COND_RDBUF) ? 1 : 0;
+    hw->slave.slv_wrbuf_bitlen_en = (cond_mask & SPI_LL_TRANS_LEN_COND_WRBUF) ? 1 : 0;
+    hw->slave.slv_rddma_bitlen_en = (cond_mask & SPI_LL_TRANS_LEN_COND_RDDMA) ? 1 : 0;
+    hw->slave.slv_wrdma_bitlen_en = (cond_mask & SPI_LL_TRANS_LEN_COND_WRDMA) ? 1 : 0;
+}
+
+static inline int spi_ll_slave_get_rx_byte_len(spi_dev_t *hw)
+{
+    return hw->slave1.slv_data_bitlen / 8;
+}
+
+static inline uint32_t spi_ll_slave_hd_get_last_addr(spi_dev_t *hw)
+{
+    return hw->slave1.slv_last_addr;
+}
+
+#undef SPI_LL_RST_MASK
+#undef SPI_LL_UNUSED_INT_MASK
+
+/**
+ * Get the base spi command
+ *
+ * @param cmd_t           Command value
+ */
+static inline uint8_t spi_ll_get_slave_hd_base_command(spi_command_t cmd_t)
+{
+    uint8_t cmd_base = 0x00;
+    switch (cmd_t)
+    {
+    case SPI_CMD_HD_WRBUF:
+        cmd_base = SPI_LL_BASE_CMD_HD_WRBUF;
+        break;
+    case SPI_CMD_HD_RDBUF:
+        cmd_base = SPI_LL_BASE_CMD_HD_RDBUF;
+        break;
+    case SPI_CMD_HD_WRDMA:
+        cmd_base = SPI_LL_BASE_CMD_HD_WRDMA;
+        break;
+    case SPI_CMD_HD_RDDMA:
+        cmd_base = SPI_LL_BASE_CMD_HD_RDDMA;
+        break;
+    case SPI_CMD_HD_SEG_END:
+        cmd_base = SPI_LL_BASE_CMD_HD_SEG_END;
+        break;
+    case SPI_CMD_HD_EN_QPI:
+        cmd_base = SPI_LL_BASE_CMD_HD_EN_QPI;
+        break;
+    case SPI_CMD_HD_WR_END:
+        cmd_base = SPI_LL_BASE_CMD_HD_WR_END;
+        break;
+    case SPI_CMD_HD_INT0:
+        cmd_base = SPI_LL_BASE_CMD_HD_INT0;
+        break;
+    case SPI_CMD_HD_INT1:
+        cmd_base = SPI_LL_BASE_CMD_HD_INT1;
+        break;
+    case SPI_CMD_HD_INT2:
+        cmd_base = SPI_LL_BASE_CMD_HD_INT2;
+        break;
+    default:
+        HAL_ASSERT(cmd_base);
+    }
+    return cmd_base;
+}
+
+/**
+ * Get the spi communication command
+ *
+ * @param cmd_t           Base command value
+ * @param line_mode       Line mode of SPI transaction phases: CMD, ADDR, DOUT/DIN.
+ */
+static inline uint16_t spi_ll_get_slave_hd_command(spi_command_t cmd_t, spi_line_mode_t line_mode)
+{
+    uint8_t cmd_base = spi_ll_get_slave_hd_base_command(cmd_t);
+    uint8_t cmd_mod = 0x00; //CMD:1-bit, ADDR:1-bit, DATA:1-bit
+
+    if (line_mode.data_lines == 2) {
+        if (line_mode.addr_lines == 2) {
+            cmd_mod = 0x50; //CMD:1-bit, ADDR:2-bit, DATA:2-bit
+        } else {
+            cmd_mod = 0x10; //CMD:1-bit, ADDR:1-bit, DATA:2-bit
+        }
+    } else if (line_mode.data_lines == 4) {
+        if (line_mode.addr_lines == 4) {
+            cmd_mod = 0xA0; //CMD:1-bit, ADDR:4-bit, DATA:4-bit
+        } else {
+            cmd_mod = 0x20; //CMD:1-bit, ADDR:1-bit, DATA:4-bit
+        }
+    }
+    if (cmd_base == SPI_LL_BASE_CMD_HD_SEG_END || cmd_base == SPI_LL_BASE_CMD_HD_EN_QPI) {
+        cmd_mod = 0x00;
+    }
+
+    return cmd_base | cmd_mod;
+}
+
+/**
+ * Get the dummy bits
+ *
+ * @param line_mode       Line mode of SPI transaction phases: CMD, ADDR, DOUT/DIN.
+ */
+static inline int spi_ll_get_slave_hd_dummy_bits(spi_line_mode_t line_mode)
+{
+    return 8;
+}
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/hal/esp32c6/include/hal/spimem_flash_ll.h b/components/hal/esp32c6/include/hal/spimem_flash_ll.h
new file mode 100644
index 0000000000..25e942f5bc
--- /dev/null
+++ b/components/hal/esp32c6/include/hal/spimem_flash_ll.h
@@ -0,0 +1,596 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+/*******************************************************************************
+ * NOTICE
+ * The ll is not public api, don't use in application code.
+ * See readme.md in soc/include/hal/readme.md
+ ******************************************************************************/
+
+// The Lowlevel layer for SPI Flash
+
+#pragma once
+
+#include <stdlib.h>
+#include <sys/param.h> // For MIN/MAX
+#include <stdbool.h>
+#include <string.h>
+
+#include "soc/spi_periph.h"
+#include "soc/spi_mem_struct.h"
+#include "hal/assert.h"
+#include "hal/spi_types.h"
+#include "hal/spi_flash_types.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#define spimem_flash_ll_get_hw(host_id)  (((host_id)==SPI1_HOST ?  &SPIMEM1 : NULL ))
+#define spimem_flash_ll_hw_get_id(dev)   ((dev) == (void*)&SPIMEM1? SPI1_HOST: -1)
+
+typedef typeof(SPIMEM1.clock.val) spimem_flash_ll_clock_reg_t;
+
+/*------------------------------------------------------------------------------
+ * Control
+ *----------------------------------------------------------------------------*/
+/**
+ * Reset peripheral registers before configuration and starting control
+ *
+ * @param dev Beginning address of the peripheral registers.
+ */
+static inline void spimem_flash_ll_reset(spi_mem_dev_t *dev)
+{
+    dev->user.val = 0;
+    dev->ctrl.val = 0;
+}
+
+/**
+ * Check whether the previous operation is done.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ *
+ * @return true if last command is done, otherwise false.
+ */
+static inline bool spimem_flash_ll_cmd_is_done(const spi_mem_dev_t *dev)
+{
+    return (dev->cmd.val == 0);
+}
+
+/**
+ * Erase the flash chip.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ */
+static inline void spimem_flash_ll_erase_chip(spi_mem_dev_t *dev)
+{
+    dev->cmd.flash_ce = 1;
+}
+
+/**
+ * Erase the sector, the address should be set by spimem_flash_ll_set_address.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ */
+static inline void spimem_flash_ll_erase_sector(spi_mem_dev_t *dev)
+{
+    dev->ctrl.val = 0;
+    dev->cmd.flash_se = 1;
+}
+
+/**
+ * Erase the block, the address should be set by spimem_flash_ll_set_address.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ */
+static inline void spimem_flash_ll_erase_block(spi_mem_dev_t *dev)
+{
+    dev->cmd.flash_be = 1;
+}
+
+/**
+ * Suspend erase/program operation.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ */
+static inline void spimem_flash_ll_suspend(spi_mem_dev_t *dev)
+{
+    dev->flash_sus_ctrl.flash_pes = 1;
+}
+
+/**
+ * Resume suspended erase/program operation.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ */
+static inline void spimem_flash_ll_resume(spi_mem_dev_t *dev)
+{
+    dev->flash_sus_ctrl.flash_per = 1;
+}
+
+/**
+ * Initialize auto suspend mode, and esp32c3 doesn't support disable auto-suspend.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param auto_sus Enable/disable Flash Auto-Suspend.
+ */
+static inline void spimem_flash_ll_auto_suspend_init(spi_mem_dev_t *dev, bool auto_sus)
+{
+    dev->flash_sus_ctrl.flash_pes_en = auto_sus;
+}
+
+/**
+ * Initialize auto resume mode
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param auto_res Enable/Disable Flash Auto-Resume.
+ *
+ */
+static inline void spimem_flash_ll_auto_resume_init(spi_mem_dev_t *dev, bool auto_res)
+{
+    dev->flash_sus_ctrl.pes_per_en = auto_res;
+}
+
+/**
+ * Setup the flash suspend command, may vary from chips to chips.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param sus_cmd Flash suspend command.
+ *
+ */
+static inline void spimem_flash_ll_suspend_cmd_setup(spi_mem_dev_t *dev, uint32_t sus_cmd)
+{
+    HAL_FORCE_MODIFY_U32_REG_FIELD(dev->flash_sus_cmd, flash_pes_command, sus_cmd);
+}
+
+/**
+ * Setup the flash resume command, may vary from chips to chips.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param res_cmd Flash resume command.
+ *
+ */
+static inline void spimem_flash_ll_resume_cmd_setup(spi_mem_dev_t *dev, uint32_t res_cmd)
+{
+    HAL_FORCE_MODIFY_U32_REG_FIELD(dev->sus_status, flash_per_command, res_cmd);
+}
+
+/**
+ * Setup the flash read suspend status command, may vary from chips to chips.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param pesr_cmd Flash read suspend status command.
+ *
+ */
+static inline void spimem_flash_ll_rd_sus_cmd_setup(spi_mem_dev_t *dev, uint32_t pesr_cmd)
+{
+    HAL_FORCE_MODIFY_U32_REG_FIELD(dev->flash_sus_cmd, wait_pesr_command, pesr_cmd);
+}
+
+/**
+ * Setup to check SUS/SUS1/SUS2 to ensure the suspend status of flashs.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param sus_check_sus_en 1: enable, 0: disable.
+ *
+ */
+static inline void spimem_flash_ll_sus_check_sus_setup(spi_mem_dev_t *dev, bool sus_check_sus_en)
+{
+    dev->flash_sus_ctrl.sus_timeout_cnt = 5;
+    dev->flash_sus_ctrl.pes_end_en = sus_check_sus_en;
+}
+
+/**
+ * Setup to check SUS/SUS1/SUS2 to ensure the resume status of flashs.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param sus_check_sus_en 1: enable, 0: disable.
+ *
+ */
+static inline void spimem_flash_ll_res_check_sus_setup(spi_mem_dev_t *dev, bool res_check_sus_en)
+{
+    dev->flash_sus_ctrl.sus_timeout_cnt = 5;
+    dev->flash_sus_ctrl.per_end_en = res_check_sus_en;
+}
+
+/**
+ * Set 8 bit command to read suspend status
+ *
+ * @param dev Beginning address of the peripheral registers.
+ */
+static inline void spimem_flash_ll_set_read_sus_status(spi_mem_dev_t *dev, uint32_t sus_conf)
+{
+    dev->flash_sus_ctrl.frd_sus_2b = 0;
+    HAL_FORCE_MODIFY_U32_REG_FIELD(dev->flash_sus_ctrl, pesr_end_msk, sus_conf);
+}
+
+/**
+ * Initialize auto wait idle mode
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param auto_waiti Enable/disable auto wait-idle function
+ */
+static inline void spimem_flash_ll_auto_wait_idle_init(spi_mem_dev_t *dev, bool auto_waiti)
+{
+    HAL_FORCE_MODIFY_U32_REG_FIELD(dev->flash_waiti_ctrl, waiti_cmd, 0x05);
+    dev->flash_sus_ctrl.flash_per_wait_en = auto_waiti;
+    dev->flash_sus_ctrl.flash_pes_wait_en = auto_waiti;
+}
+
+/**
+ * Return the suspend status of erase or program operations.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ *
+ * @return true if suspended, otherwise false.
+ */
+static inline bool spimem_flash_ll_sus_status(spi_mem_dev_t *dev)
+{
+    return dev->sus_status.flash_sus;
+}
+
+/**
+ * Enable/disable write protection for the flash chip.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param wp true to enable the protection, false to disable (write enable).
+ */
+static inline void spimem_flash_ll_set_write_protect(spi_mem_dev_t *dev, bool wp)
+{
+    if (wp) {
+        dev->cmd.flash_wrdi = 1;
+    } else {
+        dev->cmd.flash_wren = 1;
+    }
+}
+
+/**
+ * Get the read data from the buffer after ``spimem_flash_ll_read`` is done.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param buffer Buffer to hold the output data
+ * @param read_len Length to get out of the buffer
+ */
+static inline void spimem_flash_ll_get_buffer_data(spi_mem_dev_t *dev, void *buffer, uint32_t read_len)
+{
+    if (((intptr_t)buffer % 4 == 0) && (read_len % 4 == 0)) {
+        // If everything is word-aligned, do a faster memcpy
+        memcpy(buffer, (void *)dev->data_buf, read_len);
+    } else {
+        // Otherwise, slow(er) path copies word by word
+        int copy_len = read_len;
+        for (int i = 0; i < (read_len + 3) / 4; i++) {
+            int word_len = MIN(sizeof(uint32_t), copy_len);
+            uint32_t word = dev->data_buf[i];
+            memcpy(buffer, &word, word_len);
+            buffer = (void *)((intptr_t)buffer + word_len);
+            copy_len -= word_len;
+        }
+    }
+}
+
+/**
+ * Set the data to be written in the data buffer.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param buffer Buffer holding the data
+ * @param length Length of data in bytes.
+ */
+static inline void spimem_flash_ll_set_buffer_data(spi_mem_dev_t *dev, const void *buffer, uint32_t length)
+{
+    // Load data registers, word at a time
+    int num_words = (length + 3) / 4;
+    for (int i = 0; i < num_words; i++) {
+        uint32_t word = 0;
+        uint32_t word_len = MIN(length, sizeof(word));
+        memcpy(&word, buffer, word_len);
+        dev->data_buf[i] = word;
+        length -= word_len;
+        buffer = (void *)((intptr_t)buffer + word_len);
+    }
+}
+
+
+/**
+ * Program a page of the flash chip. Call ``spimem_flash_ll_set_address`` before
+ * this to set the address to program.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param buffer Buffer holding the data to program
+ * @param length Length to program.
+ */
+static inline void spimem_flash_ll_program_page(spi_mem_dev_t *dev, const void *buffer, uint32_t length)
+{
+    dev->user.usr_dummy = 0;
+    spimem_flash_ll_set_buffer_data(dev, buffer, length);
+    dev->cmd.flash_pp = 1;
+}
+
+/**
+ * Trigger a user defined transaction. All phases, including command, address, dummy, and the data phases,
+ * should be configured before this is called.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ */
+static inline void spimem_flash_ll_user_start(spi_mem_dev_t *dev)
+{
+    dev->cmd.usr = 1;
+}
+
+/**
+ * Check whether the host is idle to perform new commands.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ *
+ * @return true if the host is idle, otherwise false
+ */
+static inline bool spimem_flash_ll_host_idle(const spi_mem_dev_t *dev)
+{
+    return dev->cmd.mst_st == 0;
+}
+
+/**
+ * Set phases for user-defined transaction to read
+ *
+ * @param dev Beginning address of the peripheral registers.
+ */
+static inline void spimem_flash_ll_read_phase(spi_mem_dev_t *dev)
+{
+    typeof (dev->user) user = {
+        .usr_command = 1,
+        .usr_mosi = 0,
+        .usr_miso = 1,
+        .usr_addr = 1,
+    };
+    dev->user = user;
+}
+/*------------------------------------------------------------------------------
+ * Configs
+ *----------------------------------------------------------------------------*/
+/**
+ * Select which pin to use for the flash
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param pin Pin ID to use, 0-2. Set to other values to disable all the CS pins.
+ */
+static inline void spimem_flash_ll_set_cs_pin(spi_mem_dev_t *dev, int pin)
+{
+    dev->misc.cs0_dis = (pin == 0) ? 0 : 1;
+    dev->misc.cs1_dis = (pin == 1) ? 0 : 1;
+}
+
+/**
+ * Set the read io mode.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param read_mode I/O mode to use in the following transactions.
+ */
+static inline void spimem_flash_ll_set_read_mode(spi_mem_dev_t *dev, esp_flash_io_mode_t read_mode)
+{
+    typeof (dev->ctrl) ctrl = dev->ctrl;
+    ctrl.val &= ~(SPI_MEM_FREAD_QIO_M | SPI_MEM_FREAD_QUAD_M | SPI_MEM_FREAD_DIO_M | SPI_MEM_FREAD_DUAL_M);
+    ctrl.val |= SPI_MEM_FASTRD_MODE_M;
+    switch (read_mode) {
+    case SPI_FLASH_FASTRD:
+        //the default option
+        break;
+    case SPI_FLASH_QIO:
+        ctrl.fread_qio = 1;
+        break;
+    case SPI_FLASH_QOUT:
+        ctrl.fread_quad = 1;
+        break;
+    case SPI_FLASH_DIO:
+        ctrl.fread_dio = 1;
+        break;
+    case SPI_FLASH_DOUT:
+        ctrl.fread_dual = 1;
+        break;
+    case SPI_FLASH_SLOWRD:
+        ctrl.fastrd_mode = 0;
+        break;
+    default:
+        abort();
+    }
+    dev->ctrl = ctrl;
+}
+
+/**
+ * Set clock frequency to work at.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param clock_val pointer to the clock value to set
+ */
+static inline void spimem_flash_ll_set_clock(spi_mem_dev_t *dev, spimem_flash_ll_clock_reg_t *clock_val)
+{
+    dev->clock.val = *clock_val;
+}
+
+/**
+ * Set the input length, in bits.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param bitlen Length of input, in bits.
+ */
+static inline void spimem_flash_ll_set_miso_bitlen(spi_mem_dev_t *dev, uint32_t bitlen)
+{
+    dev->user.usr_miso = bitlen > 0;
+    dev->miso_dlen.usr_miso_bit_len = bitlen ? (bitlen - 1) : 0;
+}
+
+/**
+ * Set the output length, in bits (not including command, address and dummy
+ * phases)
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param bitlen Length of output, in bits.
+ */
+static inline void spimem_flash_ll_set_mosi_bitlen(spi_mem_dev_t *dev, uint32_t bitlen)
+{
+    dev->user.usr_mosi = bitlen > 0;
+    dev->mosi_dlen.usr_mosi_bit_len = bitlen ? (bitlen - 1) : 0;
+}
+
+/**
+ * Set the command.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param command Command to send
+ * @param bitlen Length of the command
+ */
+static inline void spimem_flash_ll_set_command(spi_mem_dev_t *dev, uint32_t command, uint32_t bitlen)
+{
+    dev->user.usr_command = 1;
+    typeof(dev->user2) user2 = {
+        .usr_command_value = command,
+        .usr_command_bitlen = (bitlen - 1),
+    };
+    dev->user2 = user2;
+}
+
+/**
+ * Get the address length that is set in register, in bits.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ *
+ */
+static inline int spimem_flash_ll_get_addr_bitlen(spi_mem_dev_t *dev)
+{
+    return dev->user.usr_addr ? dev->user1.usr_addr_bitlen + 1 : 0;
+}
+
+/**
+ * Set the address length to send, in bits. Should be called before commands that requires the address e.g. erase sector, read, write...
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param bitlen Length of the address, in bits
+ */
+static inline void spimem_flash_ll_set_addr_bitlen(spi_mem_dev_t *dev, uint32_t bitlen)
+{
+    dev->user1.usr_addr_bitlen = (bitlen - 1);
+    dev->user.usr_addr = bitlen ? 1 : 0;
+}
+
+/**
+ * Set the address to send. Should be called before commands that requires the address e.g. erase sector, read, write...
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param addr Address to send
+ */
+static inline void spimem_flash_ll_set_address(spi_mem_dev_t *dev, uint32_t addr)
+{
+    dev->addr = addr;
+}
+
+/**
+ * Set the address to send in user mode. Should be called before commands that requires the address e.g. erase sector, read, write...
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param addr Address to send
+ */
+static inline void spimem_flash_ll_set_usr_address(spi_mem_dev_t *dev, uint32_t addr, uint32_t bitlen)
+{
+    (void)bitlen;
+    spimem_flash_ll_set_address(dev, addr);
+}
+
+/**
+ * Set the length of dummy cycles.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param dummy_n Cycles of dummy phases
+ */
+static inline void spimem_flash_ll_set_dummy(spi_mem_dev_t *dev, uint32_t dummy_n)
+{
+    dev->user.usr_dummy = dummy_n ? 1 : 0;
+    dev->user1.usr_dummy_cyclelen = dummy_n - 1;
+}
+
+/**
+ * Set D/Q output level during dummy phase
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param out_en whether to enable IO output for dummy phase
+ * @param out_level dummy output level
+ */
+static inline void spimem_flash_ll_set_dummy_out(spi_mem_dev_t *dev, uint32_t out_en, uint32_t out_lev)
+{
+    // dev->ctrl.fdummy_out = out_en; // TODO: IDF-5333 removed
+    dev->ctrl.q_pol = out_lev;
+    dev->ctrl.d_pol = out_lev;
+}
+
+/**
+ * Set CS hold time.
+ *
+ * @param dev Beginning address of the peripheral registers.
+ * @param hold_n CS hold time config used by the host.
+ */
+static inline void spimem_flash_ll_set_hold(spi_mem_dev_t *dev, uint32_t hold_n)
+{
+    dev->ctrl2.cs_hold_time = hold_n - 1;
+    dev->user.cs_hold = (hold_n > 0? 1: 0);
+}
+
+static inline void spimem_flash_ll_set_cs_setup(spi_mem_dev_t *dev, uint32_t cs_setup_time)
+{
+    dev->user.cs_setup = (cs_setup_time > 0 ? 1 : 0);
+    dev->ctrl2.cs_setup_time = cs_setup_time - 1;
+}
+
+/**
+ * Get the spi flash source clock frequency. Used for calculating
+ * the divider parameters.
+ *
+ * @param None
+ *
+ * @return the frequency of spi flash clock source.(MHz)
+ */
+static inline uint8_t spimem_flash_ll_get_source_freq_mhz(void)
+{
+    // TODO: IDF-5333
+    // // TODO: Default is PLL480M, this is hard-coded.
+    // // In the future, we can get the CPU clock source by calling interface.
+    // uint8_t clock_val = 0;
+    // switch (SPIMEM0.core_clk_sel.spi01_clk_sel) {
+    // case 0:
+    //     clock_val = 80;
+    //     break;
+    // case 1:
+    //     clock_val = 120;
+    //     break;
+    // case 2:
+    //     clock_val = 160;
+    //     break;
+    // default:
+    //     abort();
+    // }
+    // return clock_val;
+    return 80;
+}
+
+/**
+ * Calculate spi_flash clock frequency division parameters for register.
+ *
+ * @param clkdiv frequency division factor
+ *
+ * @return Register setting for the given clock division factor.
+ */
+static inline uint32_t spimem_flash_ll_calculate_clock_reg(uint8_t clkdiv)
+{
+    uint32_t div_parameter;
+    // See comments of `clock` in `spi_mem_struct.h`
+    if (clkdiv == 1) {
+        div_parameter = (1 << 31);
+    } else {
+        div_parameter = ((clkdiv - 1) | (((clkdiv - 1) / 2 & 0xff) << 8 ) | (((clkdiv - 1) & 0xff) << 16));
+    }
+    return div_parameter;
+}
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/hal/esp32c6/include/hal/systimer_ll.h b/components/hal/esp32c6/include/hal/systimer_ll.h
new file mode 100644
index 0000000000..8818a44961
--- /dev/null
+++ b/components/hal/esp32c6/include/hal/systimer_ll.h
@@ -0,0 +1,159 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#pragma once
+
+#include <stdint.h>
+#include <stdbool.h>
+#include "soc/systimer_struct.h"
+#include "hal/assert.h"
+
+#define SYSTIMER_LL_COUNTER_CLOCK       0 // Counter used by esptimer, to generate the system level wall clock
+#define SYSTIMER_LL_COUNTER_OS_TICK     1 // Counter used by RTOS porting layer, to generate the OS tick
+#define SYSTIMER_LL_ALARM_OS_TICK_CORE0 0 // Alarm used by OS tick, dedicated for core 0
+#define SYSTIMER_LL_ALARM_CLOCK         2 // Alarm used by esptimer
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+// All these functions get invoked either from ISR or HAL that linked to IRAM.
+// Always inline these functions even no gcc optimization is applied.
+
+/******************* Clock *************************/
+
+__attribute__((always_inline)) static inline void systimer_ll_enable_clock(systimer_dev_t *dev, bool en)
+{
+    dev->conf.clk_en = en;
+}
+
+/******************* Counter *************************/
+
+__attribute__((always_inline)) static inline void systimer_ll_enable_counter(systimer_dev_t *dev, uint32_t counter_id, bool en)
+{
+    if (en) {
+        dev->conf.val |= 1 << (30 - counter_id);
+    } else {
+        dev->conf.val &= ~(1 << (30 - counter_id));
+    }
+}
+
+__attribute__((always_inline)) static inline void systimer_ll_counter_can_stall_by_cpu(systimer_dev_t *dev, uint32_t counter_id, uint32_t cpu_id, bool can)
+{
+    if (can) {
+        dev->conf.val |= 1 << ((28 - counter_id * 2) - cpu_id);
+    } else {
+        dev->conf.val &= ~(1 << ((28 - counter_id * 2) - cpu_id));
+    }
+}
+
+__attribute__((always_inline)) static inline void systimer_ll_counter_snapshot(systimer_dev_t *dev, uint32_t counter_id)
+{
+    dev->unit_op[counter_id].timer_unit_update = 1;
+}
+
+__attribute__((always_inline)) static inline bool systimer_ll_is_counter_value_valid(systimer_dev_t *dev, uint32_t counter_id)
+{
+    return dev->unit_op[counter_id].timer_unit_value_valid;
+}
+
+__attribute__((always_inline)) static inline void systimer_ll_set_counter_value(systimer_dev_t *dev, uint32_t counter_id, uint64_t value)
+{
+    dev->unit_load_val[counter_id].hi.timer_unit_load_hi = value >> 32;
+    dev->unit_load_val[counter_id].lo.timer_unit_load_lo = value & 0xFFFFFFFF;
+}
+
+__attribute__((always_inline)) static inline uint32_t systimer_ll_get_counter_value_low(systimer_dev_t *dev, uint32_t counter_id)
+{
+    return dev->unit_val[counter_id].lo.timer_unit_value_lo;
+}
+
+__attribute__((always_inline)) static inline uint32_t systimer_ll_get_counter_value_high(systimer_dev_t *dev, uint32_t counter_id)
+{
+    return dev->unit_val[counter_id].hi.timer_unit_value_hi;
+}
+
+__attribute__((always_inline)) static inline void systimer_ll_apply_counter_value(systimer_dev_t *dev, uint32_t counter_id)
+{
+    dev->unit_load[counter_id].val = 0x01;
+}
+
+/******************* Alarm *************************/
+
+__attribute__((always_inline)) static inline void systimer_ll_set_alarm_target(systimer_dev_t *dev, uint32_t alarm_id, uint64_t value)
+{
+    dev->target_val[alarm_id].hi.timer_target_hi = value >> 32;
+    dev->target_val[alarm_id].lo.timer_target_lo = value & 0xFFFFFFFF;
+}
+
+__attribute__((always_inline)) static inline uint64_t systimer_ll_get_alarm_target(systimer_dev_t *dev, uint32_t alarm_id)
+{
+    return ((uint64_t)(dev->target_val[alarm_id].hi.timer_target_hi) << 32) | dev->target_val[alarm_id].lo.timer_target_lo;
+}
+
+__attribute__((always_inline)) static inline void systimer_ll_connect_alarm_counter(systimer_dev_t *dev, uint32_t alarm_id, uint32_t counter_id)
+{
+    dev->target_conf[alarm_id].target_timer_unit_sel = counter_id;
+}
+
+__attribute__((always_inline)) static inline void systimer_ll_enable_alarm_oneshot(systimer_dev_t *dev, uint32_t alarm_id)
+{
+    dev->target_conf[alarm_id].target_period_mode = 0;
+}
+
+__attribute__((always_inline)) static inline void systimer_ll_enable_alarm_period(systimer_dev_t *dev, uint32_t alarm_id)
+{
+    dev->target_conf[alarm_id].target_period_mode = 1;
+}
+
+__attribute__((always_inline)) static inline void systimer_ll_set_alarm_period(systimer_dev_t *dev, uint32_t alarm_id, uint32_t period)
+{
+    HAL_ASSERT(period < (1 << 26));
+    dev->target_conf[alarm_id].target_period = period;
+}
+
+__attribute__((always_inline)) static inline uint32_t systimer_ll_get_alarm_period(systimer_dev_t *dev, uint32_t alarm_id)
+{
+    return dev->target_conf[alarm_id].target_period;
+}
+
+__attribute__((always_inline)) static inline void systimer_ll_apply_alarm_value(systimer_dev_t *dev, uint32_t alarm_id)
+{
+    dev->comp_load[alarm_id].val = 0x01;
+}
+
+__attribute__((always_inline)) static inline void systimer_ll_enable_alarm(systimer_dev_t *dev, uint32_t alarm_id, bool en)
+{
+    if (en) {
+        dev->conf.val |= 1 << (24 - alarm_id);
+    } else {
+        dev->conf.val &= ~(1 << (24 - alarm_id));
+    }
+}
+
+/******************* Interrupt *************************/
+
+__attribute__((always_inline)) static inline void systimer_ll_enable_alarm_int(systimer_dev_t *dev, uint32_t alarm_id, bool en)
+{
+    if (en) {
+        dev->int_ena.val |= 1 << alarm_id;
+    } else {
+        dev->int_ena.val &= ~(1 << alarm_id);
+    }
+}
+
+__attribute__((always_inline)) static inline bool systimer_ll_is_alarm_int_fired(systimer_dev_t *dev, uint32_t alarm_id)
+{
+    return dev->int_st.val & (1 << alarm_id);
+}
+
+__attribute__((always_inline)) static inline void systimer_ll_clear_alarm_int(systimer_dev_t *dev, uint32_t alarm_id)
+{
+    dev->int_clr.val |= 1 << alarm_id;
+}
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/hal/esp32c6/include/hal/timer_ll.h b/components/hal/esp32c6/include/hal/timer_ll.h
new file mode 100644
index 0000000000..fc40a312e8
--- /dev/null
+++ b/components/hal/esp32c6/include/hal/timer_ll.h
@@ -0,0 +1,279 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+// Note that most of the register operations in this layer are non-atomic operations.
+
+#pragma once
+
+#include <stdbool.h>
+#include "hal/assert.h"
+#include "hal/misc.h"
+#include "hal/timer_types.h"
+#include "soc/timer_group_struct.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+// Get timer group register base address with giving group number
+#define TIMER_LL_GET_HW(group_id) ((group_id == 0) ? (&TIMERG0) : (&TIMERG1))
+#define TIMER_LL_EVENT_ALARM(timer_id) (1 << (timer_id))
+
+/**
+ * @brief Set clock source for timer
+ *
+ * @param hw Timer Group register base address
+ * @param timer_num Timer number in the group
+ * @param clk_src Clock source
+ */
+static inline void timer_ll_set_clock_source(timg_dev_t *hw, uint32_t timer_num, gptimer_clock_source_t clk_src)
+{
+    switch (clk_src) {
+    case GPTIMER_CLK_SRC_APB:
+        hw->hw_timer[timer_num].config.tx_use_xtal = 0;
+        break;
+    case GPTIMER_CLK_SRC_XTAL:
+        hw->hw_timer[timer_num].config.tx_use_xtal = 1;
+        break;
+    default:
+        HAL_ASSERT(false && "unsupported clock source");
+        break;
+    }
+}
+
+/**
+ * @brief Enable alarm event
+ *
+ * @param hw Timer Group register base address
+ * @param timer_num Timer number in the group
+ * @param en True: enable alarm
+ *           False: disable alarm
+ */
+__attribute__((always_inline))
+static inline void timer_ll_enable_alarm(timg_dev_t *hw, uint32_t timer_num, bool en)
+{
+    hw->hw_timer[timer_num].config.tx_alarm_en = en;
+}
+
+/**
+ * @brief Set clock prescale for timer
+ *
+ * @param hw Timer Group register base address
+ * @param timer_num Timer number in the group
+ * @param divider Prescale value (0 and 1 are not valid)
+ */
+static inline void timer_ll_set_clock_prescale(timg_dev_t *hw, uint32_t timer_num, uint32_t divider)
+{
+    HAL_ASSERT(divider >= 2 && divider <= 65536);
+    if (divider >= 65536) {
+        divider = 0;
+    }
+    HAL_FORCE_MODIFY_U32_REG_FIELD(hw->hw_timer[timer_num].config, tx_divider, divider);
+    hw->hw_timer[timer_num].config.tx_divcnt_rst = 1;
+}
+
+/**
+ * @brief Enable auto-reload mode
+ *
+ * @param hw Timer Group register base address
+ * @param timer_num Timer number in the group
+ * @param en True: enable auto reload mode
+ *           False: disable auto reload mode
+ */
+__attribute__((always_inline))
+static inline void timer_ll_enable_auto_reload(timg_dev_t *hw, uint32_t timer_num, bool en)
+{
+    hw->hw_timer[timer_num].config.tx_autoreload = en;
+}
+
+/**
+ * @brief Set count direction
+ *
+ * @param hw Timer peripheral register base address
+ * @param timer_num Timer number in the group
+ * @param direction Count direction
+ */
+static inline void timer_ll_set_count_direction(timg_dev_t *hw, uint32_t timer_num, gptimer_count_direction_t direction)
+{
+    hw->hw_timer[timer_num].config.tx_increase = (direction == GPTIMER_COUNT_UP);
+}
+
+/**
+ * @brief Enable timer, start couting
+ *
+ * @param hw Timer Group register base address
+ * @param timer_num Timer number in the group
+ * @param en True: enable the counter
+ *           False: disable the counter
+ */
+__attribute__((always_inline))
+static inline void timer_ll_enable_counter(timg_dev_t *hw, uint32_t timer_num, bool en)
+{
+    hw->hw_timer[timer_num].config.tx_en = en;
+}
+
+/**
+ * @brief Trigger software capture event
+ *
+ * @param hw Timer Group register base address
+ * @param timer_num Timer number in the group
+ */
+__attribute__((always_inline))
+static inline void timer_ll_trigger_soft_capture(timg_dev_t *hw, uint32_t timer_num)
+{
+    hw->hw_timer[timer_num].update.tx_update = 1;
+    // Timer register is in a different clock domain from Timer hardware logic
+    // We need to wait for the update to take effect before fetching the count value
+    while (hw->hw_timer[timer_num].update.tx_update) {
+    }
+}
+
+/**
+ * @brief Get counter value
+ *
+ * @param hw Timer Group register base address
+ * @param timer_num Timer number in the group
+ *
+ * @return counter value
+ */
+__attribute__((always_inline))
+static inline uint64_t timer_ll_get_counter_value(timg_dev_t *hw, uint32_t timer_num)
+{
+    return ((uint64_t)hw->hw_timer[timer_num].hi.tx_hi << 32) | (hw->hw_timer[timer_num].lo.tx_lo);
+}
+
+/**
+ * @brief Set alarm value
+ *
+ * @param hw Timer Group register base address
+ * @param timer_num Timer number in the group
+ * @param alarm_value When counter reaches alarm value, alarm event will be triggered
+ */
+__attribute__((always_inline))
+static inline void timer_ll_set_alarm_value(timg_dev_t *hw, uint32_t timer_num, uint64_t alarm_value)
+{
+    hw->hw_timer[timer_num].alarmhi.tx_alarm_hi = (uint32_t)(alarm_value >> 32);
+    hw->hw_timer[timer_num].alarmlo.tx_alarm_lo = (uint32_t)alarm_value;
+}
+
+/**
+ * @brief Set reload value
+ *
+ * @param hw Timer Group register base address
+ * @param timer_num Timer number in the group
+ * @param reload_val Reload counter value
+ */
+__attribute__((always_inline))
+static inline void timer_ll_set_reload_value(timg_dev_t *hw, uint32_t timer_num, uint64_t reload_val)
+{
+    hw->hw_timer[timer_num].loadhi.tx_load_hi = (uint32_t)(reload_val >> 32);
+    hw->hw_timer[timer_num].loadlo.tx_load_lo = (uint32_t)reload_val;
+}
+
+/**
+ * @brief Get reload value
+ *
+ * @param hw Timer Group register base address
+ * @param timer_num Timer number in the group
+ * @return reload count value
+ */
+static inline uint64_t timer_ll_get_reload_value(timg_dev_t *hw, uint32_t timer_num)
+{
+    return ((uint64_t)hw->hw_timer[timer_num].loadhi.tx_load_hi << 32) | (hw->hw_timer[timer_num].loadlo.tx_load_lo);
+}
+
+/**
+ * @brief Trigger software reload, value set by `timer_ll_set_reload_value()` will be reflected into counter immediately
+ *
+ * @param hw Timer Group register base address
+ * @param timer_num Timer number in the group
+ */
+static inline void timer_ll_trigger_soft_reload(timg_dev_t *hw, uint32_t timer_num)
+{
+    hw->hw_timer[timer_num].load.tx_load = 1;
+}
+
+/**
+ * @brief Enable ETM module
+ *
+ * @param hw Timer Group register base address
+ * @param en True: enable ETM module, False: disable ETM module
+ */
+static inline void timer_ll_enable_etm(timg_dev_t *hw, bool en)
+{
+    hw->regclk.etm_en = en;
+}
+
+/**
+ * @brief Enable timer interrupt by mask
+ *
+ * @param hw Timer Group register base address
+ * @param mask Mask of interrupt events
+ * @param en True: enable interrupt
+ *           False: disable interrupt
+ */
+__attribute__((always_inline))
+static inline void timer_ll_enable_intr(timg_dev_t *hw, uint32_t mask, bool en)
+{
+    if (en) {
+        hw->int_ena_timers.val |= mask;
+    } else {
+        hw->int_ena_timers.val &= ~mask;
+    }
+}
+
+/**
+ * @brief Get interrupt status
+ *
+ * @param hw Timer Group register base address
+ *
+ * @return Interrupt status
+ */
+__attribute__((always_inline))
+static inline uint32_t timer_ll_get_intr_status(timg_dev_t *hw)
+{
+    return hw->int_st_timers.val & 0x01;
+}
+
+/**
+ * @brief Clear interrupt status by mask
+ *
+ * @param hw Timer Group register base address
+ * @param mask Interrupt events mask
+ */
+__attribute__((always_inline))
+static inline void timer_ll_clear_intr_status(timg_dev_t *hw, uint32_t mask)
+{
+    hw->int_clr_timers.val = mask;
+}
+
+/**
+ * @brief Enable the register clock forever
+ *
+ * @param hw Timer Group register base address
+ * @param en True: Enable the register clock forever
+ *           False: Register clock is enabled only when register operation happens
+ */
+static inline void timer_ll_enable_register_clock_always_on(timg_dev_t *hw, bool en)
+{
+    hw->regclk.clk_en = en;
+}
+
+/**
+ * @brief Get interrupt status register address
+ *
+ * @param hw Timer Group register base address
+ *
+ * @return Interrupt status register address
+ */
+static inline volatile void *timer_ll_get_intr_status_reg(timg_dev_t *hw)
+{
+    return &hw->int_st_timers;
+}
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/hal/esp32c6/include/hal/uart_ll.h b/components/hal/esp32c6/include/hal/uart_ll.h
new file mode 100644
index 0000000000..f1c5e57180
--- /dev/null
+++ b/components/hal/esp32c6/include/hal/uart_ll.h
@@ -0,0 +1,1087 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+// The LL layer for UART register operations.
+// Note that most of the register operations in this layer are non-atomic operations.
+
+
+#pragma once
+
+#include "hal/misc.h"
+#include "hal/uart_types.h"
+#include "soc/uart_periph.h"
+#include "soc/uart_struct.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+// The default fifo depth
+#define UART_LL_FIFO_DEF_LEN  (SOC_UART_FIFO_LEN)
+// Get UART hardware instance with giving uart num
+#define UART_LL_GET_HW(num) (((num) == 0) ? (&UART0) : (&UART1))
+
+#define UART_LL_MIN_WAKEUP_THRESH (2)
+#define UART_LL_INTR_MASK         (0x7ffff) //All interrupt mask
+
+#define UART_LL_FSM_IDLE                       (0x0)
+#define UART_LL_FSM_TX_WAIT_SEND               (0xf)
+
+// Define UART interrupts
+typedef enum {
+    UART_INTR_RXFIFO_FULL      = (0x1 << 0),
+    UART_INTR_TXFIFO_EMPTY     = (0x1 << 1),
+    UART_INTR_PARITY_ERR       = (0x1 << 2),
+    UART_INTR_FRAM_ERR         = (0x1 << 3),
+    UART_INTR_RXFIFO_OVF       = (0x1 << 4),
+    UART_INTR_DSR_CHG          = (0x1 << 5),
+    UART_INTR_CTS_CHG          = (0x1 << 6),
+    UART_INTR_BRK_DET          = (0x1 << 7),
+    UART_INTR_RXFIFO_TOUT      = (0x1 << 8),
+    UART_INTR_SW_XON           = (0x1 << 9),
+    UART_INTR_SW_XOFF          = (0x1 << 10),
+    UART_INTR_GLITCH_DET       = (0x1 << 11),
+    UART_INTR_TX_BRK_DONE      = (0x1 << 12),
+    UART_INTR_TX_BRK_IDLE      = (0x1 << 13),
+    UART_INTR_TX_DONE          = (0x1 << 14),
+    UART_INTR_RS485_PARITY_ERR = (0x1 << 15),
+    UART_INTR_RS485_FRM_ERR    = (0x1 << 16),
+    UART_INTR_RS485_CLASH      = (0x1 << 17),
+    UART_INTR_CMD_CHAR_DET     = (0x1 << 18),
+    // UART_INTR_WAKEUP           = (0x1 << 19), // TODO: IDF-5338
+} uart_intr_t;
+
+static inline void uart_ll_update(int uart_no) // TODO: IDF-5338 should use uart_dev_t *hw
+{
+    // TODO: set a timeout ??
+    while(1) {
+        int update = GET_PERI_REG_BITS2(UART_REG_UPDATE_REG(uart_no), UART_REG_UPDATE_V, UART_REG_UPDATE_S);
+        if (!update) {
+            break;
+        }
+    }
+    SET_PERI_REG_MASK(UART_REG_UPDATE_REG(uart_no), UART_REG_UPDATE_M);
+}
+
+/**
+ * @brief  Configure the UART core reset.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  core_rst_en True to enable the core reset, otherwise set it false.
+ *
+ * @return None.
+ */
+static inline void uart_ll_set_reset_core(uart_dev_t *hw, bool core_rst_en)
+{
+    hw->clk_conf.rst_core = core_rst_en;
+}
+
+/**
+ * @brief  Enable the UART clock.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ *
+ * @return None.
+ */
+static inline void uart_ll_sclk_enable(uart_dev_t *hw)
+{
+    hw->clk_conf.sclk_en = 1;
+    hw->clk_conf.rx_sclk_en = 1;
+    hw->clk_conf.tx_sclk_en = 1;
+}
+
+/**
+ * @brief  Disable the UART clock.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ *
+ * @return None.
+ */
+static inline void uart_ll_sclk_disable(uart_dev_t *hw)
+{
+    hw->clk_conf.sclk_en = 0;
+    hw->clk_conf.rx_sclk_en = 0;
+    hw->clk_conf.tx_sclk_en = 0;
+}
+
+/**
+ * @brief  Set the UART source clock.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  source_clk The UART source clock. The source clock can be APB clock, RTC clock or XTAL clock.
+ *                    If the source clock is RTC/XTAL, the UART can still work when the APB changes.
+ *
+ * @return None.
+ */
+static inline void uart_ll_set_sclk(uart_dev_t *hw, uart_sclk_t source_clk)
+{
+    switch (source_clk) {
+        default:
+        case UART_SCLK_APB:
+            hw->clk_conf.sclk_sel = 1;
+            break;
+        case UART_SCLK_RTC:
+            hw->clk_conf.sclk_sel = 2;
+            break;
+        case UART_SCLK_XTAL:
+            hw->clk_conf.sclk_sel = 3;
+            break;
+    }
+}
+
+/**
+ * @brief  Get the UART source clock type.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  source_clk The pointer to accept the UART source clock type.
+ *
+ * @return None.
+ */
+static inline void uart_ll_get_sclk(uart_dev_t *hw, uart_sclk_t *source_clk)
+{
+    switch (hw->clk_conf.sclk_sel) {
+        default:
+        case 1:
+            *source_clk = UART_SCLK_APB;
+            break;
+        case 2:
+            *source_clk = UART_SCLK_RTC;
+            break;
+        case 3:
+            *source_clk = UART_SCLK_XTAL;
+            break;
+    }
+}
+
+/**
+ * @brief  Configure the baud-rate.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  baud The baud rate to be set.
+ * @param  sclk_freq Frequency of the clock source of UART, in Hz.
+ *
+ * @return None
+ */
+static inline void uart_ll_set_baudrate(uart_dev_t *hw, uint32_t baud, uint32_t sclk_freq)
+{
+#define DIV_UP(a, b)    (((a) + (b) - 1) / (b))
+    const uint32_t max_div = BIT(12) - 1;   // UART divider integer part only has 12 bits
+    int sclk_div = DIV_UP(sclk_freq, max_div * baud);
+
+    uint32_t clk_div = ((sclk_freq) << 4) / (baud * sclk_div);
+    // The baud rate configuration register is divided into
+    // an integer part and a fractional part.
+    hw->clkdiv_sync.clkdiv_int = clk_div >> 4;
+    hw->clkdiv_sync.clkdiv_frag = clk_div &  0xf;
+    HAL_FORCE_MODIFY_U32_REG_FIELD(hw->clk_conf, sclk_div_num, sclk_div - 1);
+#undef DIV_UP
+    uart_ll_update(0); // TODO: IDF-5338
+}
+
+/**
+ * @brief  Get the current baud-rate.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  sclk_freq Frequency of the clock source of UART, in Hz.
+ *
+ * @return The current baudrate
+ */
+static inline uint32_t uart_ll_get_baudrate(uart_dev_t *hw, uint32_t sclk_freq)
+{
+    typeof(hw->clkdiv_sync) div_reg = hw->clkdiv_sync;
+    return ((sclk_freq << 4)) / (((div_reg.clkdiv_int << 4) | div_reg.clkdiv_frag) * (HAL_FORCE_READ_U32_REG_FIELD(hw->clk_conf, sclk_div_num) + 1));
+}
+
+/**
+ * @brief  Enable the UART interrupt based on the given mask.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  mask The bitmap of the interrupts need to be enabled.
+ *
+ * @return None
+ */
+static inline void uart_ll_ena_intr_mask(uart_dev_t *hw, uint32_t mask)
+{
+    hw->int_ena.val |= mask;
+}
+
+/**
+ * @brief  Disable the UART interrupt based on the given mask.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  mask The bitmap of the interrupts need to be disabled.
+ *
+ * @return None
+ */
+static inline void uart_ll_disable_intr_mask(uart_dev_t *hw, uint32_t mask)
+{
+    hw->int_ena.val &= (~mask);
+}
+
+/**
+ * @brief  Get the UART interrupt status.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ *
+ * @return The UART interrupt status.
+ */
+static inline uint32_t uart_ll_get_intsts_mask(uart_dev_t *hw)
+{
+    return hw->int_st.val;
+}
+
+/**
+ * @brief  Clear the UART interrupt status based on the given mask.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  mask The bitmap of the interrupts need to be cleared.
+ *
+ * @return None
+ */
+static inline void uart_ll_clr_intsts_mask(uart_dev_t *hw, uint32_t mask)
+{
+    hw->int_clr.val = mask;
+}
+
+/**
+ * @brief  Get status of enabled interrupt.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ *
+ * @return interrupt enable value
+ */
+static inline uint32_t uart_ll_get_intr_ena_status(uart_dev_t *hw)
+{
+    return hw->int_ena.val;
+}
+
+/**
+ * @brief  Read the UART rxfifo.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  buf The data buffer. The buffer size should be large than 128 byts.
+ * @param  rd_len The data length needs to be read.
+ *
+ * @return None.
+ */
+static inline void uart_ll_read_rxfifo(uart_dev_t *hw, uint8_t *buf, uint32_t rd_len)
+{
+    for (int i = 0; i < (int)rd_len; i++) {
+        buf[i] = HAL_FORCE_READ_U32_REG_FIELD(hw->fifo, rxfifo_rd_byte);
+    }
+}
+
+/**
+ * @brief  Write byte to the UART txfifo.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  buf The data buffer.
+ * @param  wr_len The data length needs to be writen.
+ *
+ * @return None
+ */
+static inline void uart_ll_write_txfifo(uart_dev_t *hw, const uint8_t *buf, uint32_t wr_len)
+{
+    for (int i = 0; i < (int)wr_len; i++) {
+        HAL_FORCE_MODIFY_U32_REG_FIELD(hw->fifo, rxfifo_rd_byte, buf[i]);
+    }
+}
+
+/**
+ * @brief  Reset the UART hw rxfifo.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ *
+ * @return None
+ */
+static inline void uart_ll_rxfifo_rst(uart_dev_t *hw)
+{
+    hw->conf0_sync.rxfifo_rst = 1;
+    uart_ll_update(0); // TODO: IDF-5338
+    hw->conf0_sync.rxfifo_rst = 0;
+    uart_ll_update(0); // TODO: IDF-5338
+}
+
+/**
+ * @brief  Reset the UART hw txfifo.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ *
+ * @return None
+ */
+static inline void uart_ll_txfifo_rst(uart_dev_t *hw)
+{
+    hw->conf0_sync.txfifo_rst = 1;
+    uart_ll_update(0); // TODO: IDF-5338
+    hw->conf0_sync.txfifo_rst = 0;
+    uart_ll_update(0); // TODO: IDF-5338
+}
+
+/**
+ * @brief  Get the length of readable data in UART rxfifo.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ *
+ * @return The readable data length in rxfifo.
+ */
+static inline uint32_t uart_ll_get_rxfifo_len(uart_dev_t *hw)
+{
+    return hw->status.rxfifo_cnt;
+}
+
+/**
+ * @brief  Get the writable data length of UART txfifo.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ *
+ * @return The data length of txfifo can be written.
+ */
+static inline uint32_t uart_ll_get_txfifo_len(uart_dev_t *hw)
+{
+    return UART_LL_FIFO_DEF_LEN - hw->status.txfifo_cnt;
+}
+
+/**
+ * @brief  Configure the UART stop bit.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  stop_bit The stop bit number to be set.
+ *
+ * @return None.
+ */
+static inline void uart_ll_set_stop_bits(uart_dev_t *hw, uart_stop_bits_t stop_bit)
+{
+    hw->conf0_sync.stop_bit_num = stop_bit;
+    uart_ll_update(0); // TODO: IDF-5338
+}
+
+/**
+ * @brief  Get the configuration of the UART stop bit.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  stop_bit The pointer to accept the stop bit configuration
+ *
+ * @return None.
+ */
+static inline void uart_ll_get_stop_bits(uart_dev_t *hw, uart_stop_bits_t *stop_bit)
+{
+    *stop_bit = hw->conf0_sync.stop_bit_num;
+}
+
+/**
+ * @brief  Configure the UART parity check mode.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  parity_mode The parity check mode to be set.
+ *
+ * @return None.
+ */
+static inline void uart_ll_set_parity(uart_dev_t *hw, uart_parity_t parity_mode)
+{
+    if (parity_mode != UART_PARITY_DISABLE) {
+        hw->conf0_sync.parity = parity_mode & 0x1;
+    }
+    hw->conf0_sync.parity_en = (parity_mode >> 1) & 0x1;
+    uart_ll_update(0); // TODO: IDF-5338
+}
+
+/**
+ * @brief  Get the UART parity check mode configuration.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  parity_mode The pointer to accept the parity check mode configuration.
+ *
+ * @return None.
+ */
+static inline void uart_ll_get_parity(uart_dev_t *hw, uart_parity_t *parity_mode)
+{
+    if (hw->conf0_sync.parity_en) {
+        *parity_mode = 0X2 | hw->conf0_sync.parity;
+    } else {
+        *parity_mode = UART_PARITY_DISABLE;
+    }
+}
+
+/**
+ * @brief  Set the UART rxfifo full threshold value. When the data in rxfifo is more than the threshold value,
+ *         it will produce rxfifo_full_int_raw interrupt.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  full_thrhd The full threshold value of the rxfifo. `full_thrhd` should be less than `UART_LL_FIFO_DEF_LEN`.
+ *
+ * @return None.
+ */
+static inline void uart_ll_set_rxfifo_full_thr(uart_dev_t *hw, uint16_t full_thrhd)
+{
+    hw->conf1.rxfifo_full_thrhd = full_thrhd;
+}
+
+/**
+ * @brief  Set the txfifo empty threshold. when the data length in txfifo is less than threshold value,
+ *         it will produce txfifo_empty_int_raw interrupt.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  empty_thrhd The empty threshold of txfifo.
+ *
+ * @return None.
+ */
+static inline void uart_ll_set_txfifo_empty_thr(uart_dev_t *hw, uint16_t empty_thrhd)
+{
+    hw->conf1.txfifo_empty_thrhd = empty_thrhd;
+}
+
+/**
+ * @brief  Set the UART rx-idle threshold value. when receiver takes more time than rx_idle_thrhd to receive a byte data,
+ *         it will produce frame end signal for uhci to stop receiving data.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  rx_idle_thr The rx-idle threshold to be set.
+ *
+ * @return None.
+ */
+static inline void uart_ll_set_rx_idle_thr(uart_dev_t *hw, uint32_t rx_idle_thr)
+{
+    hw->idle_conf_sync.rx_idle_thrhd = rx_idle_thr;
+    uart_ll_update(0); // TODO: IDF-5338
+}
+
+/**
+ * @brief  Configure the duration time between transfers.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  idle_num the duration time between transfers.
+ *
+ * @return None.
+ */
+static inline void uart_ll_set_tx_idle_num(uart_dev_t *hw, uint32_t idle_num)
+{
+    hw->idle_conf_sync.tx_idle_num = idle_num;
+    uart_ll_update(0); // TODO: IDF-5338
+}
+
+/**
+ * @brief  Configure the transmiter to send break chars.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  break_num The number of the break chars need to be send.
+ *
+ * @return None.
+ */
+static inline void uart_ll_tx_break(uart_dev_t *hw, uint32_t break_num)
+{
+    if (break_num > 0) {
+        HAL_FORCE_MODIFY_U32_REG_FIELD(hw->txbrk_conf_sync, tx_brk_num, break_num);
+        uart_ll_update(0); // TODO: IDF-5338
+        hw->conf0_sync.txd_brk = 1;
+        uart_ll_update(0); // TODO: IDF-5338
+    } else {
+        hw->conf0_sync.txd_brk = 0;
+        uart_ll_update(0); // TODO: IDF-5338
+    }
+}
+
+/**
+ * @brief  Configure the UART hardware flow control.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  flow_ctrl The hw flow control configuration.
+ * @param  rx_thrs The rx flow control signal will be active if the data length in rxfifo is more than this value.
+ *
+ * @return None.
+ */
+static inline void uart_ll_set_hw_flow_ctrl(uart_dev_t *hw, uart_hw_flowcontrol_t flow_ctrl, uint32_t rx_thrs)
+{
+    //only when UART_HW_FLOWCTRL_RTS is set , will the rx_thresh value be set.
+    if (flow_ctrl & UART_HW_FLOWCTRL_RTS) {
+        hw->hwfc_conf_sync.rx_flow_thrhd = rx_thrs;
+        uart_ll_update(0); // TODO: IDF-5338
+        hw->hwfc_conf_sync.rx_flow_en = 1;
+        uart_ll_update(0); // TODO: IDF-5338
+    } else {
+        hw->hwfc_conf_sync.rx_flow_en = 0;
+        uart_ll_update(0); // TODO: IDF-5338
+    }
+    if (flow_ctrl & UART_HW_FLOWCTRL_CTS) {
+        hw->conf0_sync.tx_flow_en = 1;
+        uart_ll_update(0); // TODO: IDF-5338
+    } else {
+        hw->conf0_sync.tx_flow_en = 0;
+        uart_ll_update(0); // TODO: IDF-5338
+    }
+}
+
+/**
+ * @brief  Configure the hardware flow control.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  flow_ctrl A pointer to accept the hw flow control configuration.
+ *
+ * @return None.
+ */
+static inline void uart_ll_get_hw_flow_ctrl(uart_dev_t *hw, uart_hw_flowcontrol_t *flow_ctrl)
+{
+    *flow_ctrl = UART_HW_FLOWCTRL_DISABLE;
+    if (hw->hwfc_conf_sync.rx_flow_en) {
+        *flow_ctrl |= UART_HW_FLOWCTRL_RTS;
+    }
+    if (hw->conf0_sync.tx_flow_en) {
+        *flow_ctrl |= UART_HW_FLOWCTRL_CTS;
+    }
+}
+
+/**
+ * @brief  Configure the software flow control.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  flow_ctrl The UART sofware flow control settings.
+ * @param  sw_flow_ctrl_en Set true to enable software flow control, otherwise set it false.
+ *
+ * @return None.
+ */
+static inline void uart_ll_set_sw_flow_ctrl(uart_dev_t *hw, uart_sw_flowctrl_t *flow_ctrl, bool sw_flow_ctrl_en)
+{
+    if (sw_flow_ctrl_en) {
+        hw->swfc_conf0_sync.xonoff_del = 1;
+        uart_ll_update(0); // TODO: IDF-5338
+        hw->swfc_conf0_sync.sw_flow_con_en = 1;
+        uart_ll_update(0); // TODO: IDF-5338
+        hw->swfc_conf1.xon_threshold = flow_ctrl->xon_thrd;
+        hw->swfc_conf1.xoff_threshold = flow_ctrl->xoff_thrd;
+        HAL_FORCE_MODIFY_U32_REG_FIELD(hw->swfc_conf0_sync, xon_char, flow_ctrl->xon_char);
+        uart_ll_update(0); // TODO: IDF-5338
+        HAL_FORCE_MODIFY_U32_REG_FIELD(hw->swfc_conf0_sync, xoff_char, flow_ctrl->xoff_char);
+        uart_ll_update(0); // TODO: IDF-5338
+    } else {
+        hw->swfc_conf0_sync.sw_flow_con_en = 0;
+        uart_ll_update(0); // TODO: IDF-5338
+        hw->swfc_conf0_sync.xonoff_del = 0;
+        uart_ll_update(0); // TODO: IDF-5338
+    }
+}
+
+/**
+ * @brief  Configure the AT cmd char. When the receiver receives a continuous AT cmd char, it will produce at_cmd_char_det interrupt.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  cmd_char The AT cmd char configuration.The configuration member is:
+ *         - cmd_char The AT cmd character
+ *         - char_num The number of received AT cmd char must be equal to or greater than this value
+ *         - gap_tout The interval between each AT cmd char, when the duration is less than this value, it will not take this data as AT cmd char
+ *         - pre_idle The idle time before the first AT cmd char, when the duration is less than this value, it will not take the previous data as the last AT cmd char
+ *         - post_idle The idle time after the last AT cmd char, when the duration is less than this value, it will not take this data as the first AT cmd char
+ *
+ * @return None.
+ */
+static inline void uart_ll_set_at_cmd_char(uart_dev_t *hw, uart_at_cmd_t *cmd_char)
+{
+    HAL_FORCE_MODIFY_U32_REG_FIELD(hw->at_cmd_char_sync, data, cmd_char->cmd_char);
+    uart_ll_update(0); // TODO: IDF-5338
+    HAL_FORCE_MODIFY_U32_REG_FIELD(hw->at_cmd_char_sync, char_num, cmd_char->char_num);
+    uart_ll_update(0); // TODO: IDF-5338
+    HAL_FORCE_MODIFY_U32_REG_FIELD(hw->at_cmd_postcnt_sync, post_idle_num, cmd_char->post_idle);
+    uart_ll_update(0); // TODO: IDF-5338
+    HAL_FORCE_MODIFY_U32_REG_FIELD(hw->at_cmd_precnt_sync, pre_idle_num, cmd_char->pre_idle);
+    uart_ll_update(0); // TODO: IDF-5338
+    HAL_FORCE_MODIFY_U32_REG_FIELD(hw->at_cmd_gaptout_sync, rx_gap_tout, cmd_char->gap_tout);
+    uart_ll_update(0); // TODO: IDF-5338
+}
+
+/**
+ * @brief  Set the UART data bit mode.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  data_bit The data bit mode to be set.
+ *
+ * @return None.
+ */
+static inline void uart_ll_set_data_bit_num(uart_dev_t *hw, uart_word_length_t data_bit)
+{
+    hw->conf0_sync.bit_num = data_bit;
+    uart_ll_update(0); // TODO: IDF-5338
+}
+
+/**
+ * @brief  Set the rts active level.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  level The rts active level, 0 or 1.
+ *
+ * @return None.
+ */
+static inline void uart_ll_set_rts_active_level(uart_dev_t *hw, int level)
+{
+    hw->conf0_sync.sw_rts = level & 0x1;
+    uart_ll_update(0); // TODO: IDF-5338
+}
+
+/**
+ * @brief  Set the dtr active level.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  level The dtr active level, 0 or 1.
+ *
+ * @return None.
+ */
+static inline void uart_ll_set_dtr_active_level(uart_dev_t *hw, int level)
+{
+    hw->conf1.sw_dtr = level & 0x1;
+}
+
+/**
+ * @brief  Set the UART wakeup threshold.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  wakeup_thrd The wakeup threshold value to be set. When the input rx edge changes more than this value,
+ *         the UART will active from light sleeping mode.
+ *
+ * @return None.
+ */
+static inline void uart_ll_set_wakeup_thrd(uart_dev_t *hw, uint32_t wakeup_thrd)
+{
+    hw->sleep_conf2.active_threshold = wakeup_thrd - UART_LL_MIN_WAKEUP_THRESH;
+}
+
+/**
+ * @brief  Configure the UART work in normal mode.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ *
+ * @return None.
+ */
+static inline void uart_ll_set_mode_normal(uart_dev_t *hw)
+{
+    hw->rs485_conf_sync.rs485_en = 0;
+    uart_ll_update(0); // TODO: IDF-5338
+    hw->rs485_conf_sync.rs485tx_rx_en = 0;
+    uart_ll_update(0); // TODO: IDF-5338
+    hw->rs485_conf_sync.rs485rxby_tx_en = 0;
+    uart_ll_update(0); // TODO: IDF-5338
+    hw->conf0_sync.irda_en = 0;
+    uart_ll_update(0); // TODO: IDF-5338
+}
+
+/**
+ * @brief  Configure the UART work in rs485_app_ctrl mode.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ *
+ * @return None.
+ */
+static inline void uart_ll_set_mode_rs485_app_ctrl(uart_dev_t *hw)
+{
+    // Application software control, remove echo
+    hw->rs485_conf_sync.rs485rxby_tx_en = 1;
+    uart_ll_update(0); // TODO: IDF-5338
+    hw->conf0_sync.irda_en = 0;
+    uart_ll_update(0); // TODO: IDF-5338
+    hw->conf0_sync.sw_rts = 0;
+    uart_ll_update(0); // TODO: IDF-5338
+    hw->conf0_sync.irda_en = 0;
+    uart_ll_update(0); // TODO: IDF-5338
+    hw->rs485_conf_sync.dl0_en = 1;
+    uart_ll_update(0); // TODO: IDF-5338
+    hw->rs485_conf_sync.dl1_en = 1;
+    uart_ll_update(0); // TODO: IDF-5338
+    hw->rs485_conf_sync.rs485_en = 1;
+    uart_ll_update(0); // TODO: IDF-5338
+}
+
+/**
+ * @brief  Configure the UART work in rs485_half_duplex mode.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ *
+ * @return None.
+ */
+static inline void uart_ll_set_mode_rs485_half_duplex(uart_dev_t *hw)
+{
+    // Enable receiver, sw_rts = 1  generates low level on RTS pin
+    hw->conf0_sync.sw_rts = 1;
+    uart_ll_update(0); // TODO: IDF-5338
+    // Half duplex mode
+    hw->rs485_conf_sync.rs485tx_rx_en = 0;
+    uart_ll_update(0); // TODO: IDF-5338
+    // Setting this bit will allow data to be transmitted while receiving data(full-duplex mode).
+    // But note that this full-duplex mode has no conflict detection function
+    hw->rs485_conf_sync.rs485rxby_tx_en = 0;
+    uart_ll_update(0); // TODO: IDF-5338
+    hw->conf0_sync.irda_en = 0;
+    uart_ll_update(0); // TODO: IDF-5338
+    hw->rs485_conf_sync.dl0_en = 1;
+    uart_ll_update(0); // TODO: IDF-5338
+    hw->rs485_conf_sync.dl1_en = 1;
+    uart_ll_update(0); // TODO: IDF-5338
+    hw->rs485_conf_sync.rs485_en = 1;
+    uart_ll_update(0); // TODO: IDF-5338
+}
+
+/**
+ * @brief  Configure the UART work in collision_detect mode.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ *
+ * @return None.
+ */
+static inline void uart_ll_set_mode_collision_detect(uart_dev_t *hw)
+{
+    hw->conf0_sync.irda_en = 0;
+    uart_ll_update(0); // TODO: IDF-5338
+    // Enable full-duplex mode
+    hw->rs485_conf_sync.rs485tx_rx_en = 1;
+    uart_ll_update(0); // TODO: IDF-5338
+    // Transmitter should send data when the receiver is busy,
+    hw->rs485_conf_sync.rs485rxby_tx_en = 1;
+    uart_ll_update(0); // TODO: IDF-5338
+    hw->rs485_conf_sync.dl0_en = 1;
+    uart_ll_update(0); // TODO: IDF-5338
+    hw->rs485_conf_sync.dl1_en = 1;
+    uart_ll_update(0); // TODO: IDF-5338
+    hw->conf0_sync.sw_rts = 0;
+    uart_ll_update(0); // TODO: IDF-5338
+    hw->rs485_conf_sync.rs485_en = 1;
+    uart_ll_update(0); // TODO: IDF-5338
+}
+
+/**
+ * @brief  Configure the UART work in irda mode.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ *
+ * @return None.
+ */
+static inline void uart_ll_set_mode_irda(uart_dev_t *hw)
+{
+    hw->rs485_conf_sync.rs485_en = 0;
+    uart_ll_update(0); // TODO: IDF-5338
+    hw->rs485_conf_sync.rs485tx_rx_en = 0;
+    uart_ll_update(0); // TODO: IDF-5338
+    hw->rs485_conf_sync.rs485rxby_tx_en = 0;
+    uart_ll_update(0); // TODO: IDF-5338
+    hw->conf0_sync.sw_rts = 0;
+    uart_ll_update(0); // TODO: IDF-5338
+    hw->conf0_sync.irda_en = 1;
+    uart_ll_update(0); // TODO: IDF-5338
+}
+
+/**
+ * @brief  Set uart mode.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  mode The UART mode to be set.
+ *
+ * @return None.
+ */
+static inline void uart_ll_set_mode(uart_dev_t *hw, uart_mode_t mode)
+{
+    switch (mode) {
+        default:
+        case UART_MODE_UART:
+            uart_ll_set_mode_normal(hw);
+            break;
+        case UART_MODE_RS485_COLLISION_DETECT:
+            uart_ll_set_mode_collision_detect(hw);
+            break;
+        case UART_MODE_RS485_APP_CTRL:
+            uart_ll_set_mode_rs485_app_ctrl(hw);
+            break;
+        case UART_MODE_RS485_HALF_DUPLEX:
+            uart_ll_set_mode_rs485_half_duplex(hw);
+            break;
+        case UART_MODE_IRDA:
+            uart_ll_set_mode_irda(hw);
+            break;
+    }
+}
+
+/**
+ * @brief  Get the UART AT cmd char configuration.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  cmd_char The Pointer to accept value of UART AT cmd char.
+ * @param  char_num Pointer to accept the repeat number of UART AT cmd char.
+ *
+ * @return None.
+ */
+static inline void uart_ll_get_at_cmd_char(uart_dev_t *hw, uint8_t *cmd_char, uint8_t *char_num)
+{
+    *cmd_char = HAL_FORCE_READ_U32_REG_FIELD(hw->at_cmd_char_sync, data);
+    uart_ll_update(0); // TODO: IDF-5338
+    *char_num = HAL_FORCE_READ_U32_REG_FIELD(hw->at_cmd_char_sync, char_num);
+    uart_ll_update(0); // TODO: IDF-5338
+}
+
+/**
+ * @brief  Get the UART wakeup threshold value.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ *
+ * @return The UART wakeup threshold value.
+ */
+static inline uint32_t uart_ll_get_wakeup_thrd(uart_dev_t *hw)
+{
+    return hw->sleep_conf2.active_threshold + UART_LL_MIN_WAKEUP_THRESH;
+}
+
+/**
+ * @brief  Get the UART data bit configuration.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  data_bit The pointer to accept the UART data bit configuration.
+ *
+ * @return The bit mode.
+ */
+static inline void uart_ll_get_data_bit_num(uart_dev_t *hw, uart_word_length_t *data_bit)
+{
+    *data_bit = hw->conf0_sync.bit_num;
+}
+
+/**
+ * @brief  Check if the UART sending state machine is in the IDLE state.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ *
+ * @return True if the state machine is in the IDLE state, otherwise false is returned.
+ */
+static inline bool uart_ll_is_tx_idle(uart_dev_t *hw)
+{
+    return ((hw->status.txfifo_cnt == 0) && (hw->fsm_status.st_utx_out == 0));
+}
+
+/**
+ * @brief  Check if the UART rts flow control is enabled.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ *
+ * @return True if hw rts flow control is enabled, otherwise false is returned.
+ */
+static inline bool uart_ll_is_hw_rts_en(uart_dev_t *hw)
+{
+    return hw->hwfc_conf_sync.rx_flow_en;
+}
+
+/**
+ * @brief  Check if the UART cts flow control is enabled.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ *
+ * @return True if hw cts flow control is enabled, otherwise false is returned.
+ */
+static inline bool uart_ll_is_hw_cts_en(uart_dev_t *hw)
+{
+    return hw->conf0_sync.tx_flow_en;
+}
+
+/**
+ * @brief Configure TX signal loop back to RX module, just for the testing purposes
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  loop_back_en Set ture to enable the loop back function, else set it false.
+ *
+ * @return None
+ */
+static inline void uart_ll_set_loop_back(uart_dev_t *hw, bool loop_back_en)
+{
+    hw->conf0_sync.loopback = loop_back_en;
+}
+
+static inline void uart_ll_xon_force_on(uart_dev_t *hw, bool always_on)
+{
+    hw->swfc_conf0_sync.force_xon = 1;
+    uart_ll_update(0); // TODO: IDF-5338
+    if(!always_on) {
+        hw->swfc_conf0_sync.force_xon = 0;
+        uart_ll_update(0); // TODO: IDF-5338
+    }
+}
+
+/**
+ * @brief  Inverse the UART signal with the given mask.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  inv_mask The UART signal bitmap needs to be inversed.
+ *         Use the ORred mask of `uart_signal_inv_t`;
+ *
+ * @return None.
+ */
+static inline void uart_ll_inverse_signal(uart_dev_t *hw, uint32_t inv_mask)
+{
+    typeof(hw->conf0_sync) conf0_reg = hw->conf0_sync;
+    conf0_reg.irda_tx_inv = (inv_mask & UART_SIGNAL_IRDA_TX_INV) ? 1 : 0;
+    conf0_reg.irda_rx_inv = (inv_mask & UART_SIGNAL_IRDA_RX_INV) ? 1 : 0;
+    conf0_reg.rxd_inv = (inv_mask & UART_SIGNAL_RXD_INV) ? 1 : 0;
+    conf0_reg.txd_inv = (inv_mask & UART_SIGNAL_TXD_INV) ? 1 : 0;
+    hw->conf0_sync.val = conf0_reg.val;
+    uart_ll_update(0); // TODO: IDF-5338
+
+    typeof(hw->conf1) conf1_reg = hw->conf1;
+    conf1_reg.rts_inv = (inv_mask & UART_SIGNAL_RTS_INV) ? 1 : 0;
+    conf1_reg.dtr_inv = (inv_mask & UART_SIGNAL_DTR_INV) ? 1 : 0;
+    conf1_reg.cts_inv = (inv_mask & UART_SIGNAL_CTS_INV) ? 1 : 0;
+    conf1_reg.dsr_inv = (inv_mask & UART_SIGNAL_DSR_INV) ? 1 : 0;
+    hw->conf1.val = conf1_reg.val;
+}
+
+/**
+ * @brief  Configure the timeout value for receiver receiving a byte, and enable rx timeout function.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  tout_thrd The timeout value as UART bit time. The rx timeout function will be disabled if `tout_thrd == 0`.
+ *
+ * @return None.
+ */
+static inline void uart_ll_set_rx_tout(uart_dev_t *hw, uint16_t tout_thrd)
+{
+    uint16_t tout_val = tout_thrd;
+    if(tout_thrd > 0) {
+        hw->tout_conf_sync.rx_tout_thrhd = tout_val;
+        uart_ll_update(0); // TODO: IDF-5338
+        hw->tout_conf_sync.rx_tout_en = 1;
+        uart_ll_update(0); // TODO: IDF-5338
+    } else {
+        hw->tout_conf_sync.rx_tout_en = 0;
+        uart_ll_update(0); // TODO: IDF-5338
+    }
+}
+
+/**
+ * @brief  Get the timeout value for receiver receiving a byte.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ *
+ * @return tout_thr The timeout threshold value. If timeout feature is disabled returns 0.
+ */
+static inline uint16_t uart_ll_get_rx_tout_thr(uart_dev_t *hw)
+{
+    uint16_t tout_thrd = 0;
+    if(hw->tout_conf_sync.rx_tout_en > 0) {
+        tout_thrd = hw->tout_conf_sync.rx_tout_thrhd;
+    }
+    return tout_thrd;
+}
+
+/**
+ * @brief  Get UART maximum timeout threshold.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ *
+ * @return maximum timeout threshold.
+ */
+static inline uint16_t uart_ll_max_tout_thrd(uart_dev_t *hw)
+{
+    return UART_RX_TOUT_THRHD_V;
+}
+
+/**
+ * @brief  Configure the auto baudrate.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ * @param  enable Boolean marking whether the auto baudrate should be enabled or not.
+ */
+static inline void uart_ll_set_autobaud_en(uart_dev_t *hw, bool enable)
+{
+    hw->conf0_sync.autobaud_en = enable ? 1 : 0;
+    uart_ll_update(0); // TODO: IDF-5338
+}
+
+/**
+ * @brief  Get the RXD edge count.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ */
+static inline uint32_t uart_ll_get_rxd_edge_cnt(uart_dev_t *hw)
+{
+    return hw->rxd_cnt.rxd_edge_cnt;
+}
+
+/**
+ * @brief  Get the positive pulse minimum count.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ */
+static inline uint32_t uart_ll_get_pos_pulse_cnt(uart_dev_t *hw)
+{
+    return hw->pospulse.posedge_min_cnt;
+}
+
+/**
+ * @brief  Get the negative pulse minimum count.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ */
+static inline uint32_t uart_ll_get_neg_pulse_cnt(uart_dev_t *hw)
+{
+    return hw->negpulse.negedge_min_cnt;
+}
+
+/**
+ * @brief  Get the high pulse minimum count.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ */
+static inline uint32_t uart_ll_get_high_pulse_cnt(uart_dev_t *hw)
+{
+    return hw->highpulse.highpulse_min_cnt;
+}
+
+/**
+ * @brief  Get the low pulse minimum count.
+ *
+ * @param  hw Beginning address of the peripheral registers.
+ */
+static inline uint32_t uart_ll_get_low_pulse_cnt(uart_dev_t *hw)
+{
+    return hw->lowpulse.lowpulse_min_cnt;
+}
+
+/**
+ * @brief  Force UART xoff.
+ *
+ * @param  uart_num UART port number, the max port number is (UART_NUM_MAX -1).
+ *
+ * @return None.
+ */
+static inline void uart_ll_force_xoff(uart_port_t uart_num)
+{
+    REG_CLR_BIT(UART_SWFC_CONF0_SYNC_REG(uart_num), UART_FORCE_XON);
+    uart_ll_update(0); // TODO: IDF-5338
+    REG_SET_BIT(UART_SWFC_CONF0_SYNC_REG(uart_num), UART_SW_FLOW_CON_EN | UART_FORCE_XOFF);
+    uart_ll_update(0); // TODO: IDF-5338
+    // REG_SET_BIT(UART_ID_REG(uart_num), UART_UPDATE);
+}
+
+/**
+ * @brief  Force UART xon.
+ *
+ * @param  uart_num UART port number, the max port number is (UART_NUM_MAX -1).
+ *
+ * @return None.
+ */
+static inline void uart_ll_force_xon(uart_port_t uart_num)
+{
+    REG_CLR_BIT(UART_SWFC_CONF0_SYNC_REG(uart_num), UART_FORCE_XOFF);
+    uart_ll_update(0); // TODO: IDF-5338
+    REG_SET_BIT(UART_SWFC_CONF0_SYNC_REG(uart_num), UART_FORCE_XON);
+    uart_ll_update(0); // TODO: IDF-5338
+    REG_CLR_BIT(UART_SWFC_CONF0_SYNC_REG(uart_num), UART_SW_FLOW_CON_EN | UART_FORCE_XON);
+    uart_ll_update(0); // TODO: IDF-5338
+    // REG_SET_BIT(UART_ID_REG(uart_num), UART_UPDATE);
+}
+
+/**
+ * @brief  Get UART finite-state machine status.
+ *
+ * @param  uart_num UART port number, the max port number is (UART_NUM_MAX -1).
+ *
+ * @return UART module FSM status.
+ */
+static inline uint32_t uart_ll_get_fsm_status(uart_port_t uart_num)
+{
+    return REG_GET_FIELD(UART_FSM_STATUS_REG(uart_num), UART_ST_UTX_OUT);
+}
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/hal/esp32c6/include/hal/usb_phy_ll.h b/components/hal/esp32c6/include/hal/usb_phy_ll.h
new file mode 100644
index 0000000000..312ff236cd
--- /dev/null
+++ b/components/hal/esp32c6/include/hal/usb_phy_ll.h
@@ -0,0 +1,34 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#include "soc/usb_serial_jtag_struct.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/**
+ * @brief Configures the internal PHY for USB_Serial_JTAG
+ *
+ * @param hw Start address of the USB Serial_JTAG registers
+ */
+static inline void usb_phy_ll_int_jtag_enable(usb_serial_jtag_dev_t *hw)
+{
+    // USB_Serial_JTAG use internal PHY
+    hw->conf0.phy_sel = 0;
+    // Disable software control USB D+ D- pullup pulldown (Device FS: dp_pullup = 1)
+    hw->conf0.pad_pull_override = 0;
+    // Enable USB D+ pullup
+    hw->conf0.dp_pullup = 1;
+    // Enable USB pad function
+    hw->conf0.usb_pad_enable = 1;
+}
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/hal/esp32c6/include/hal/usb_serial_jtag_ll.h b/components/hal/esp32c6/include/hal/usb_serial_jtag_ll.h
new file mode 100644
index 0000000000..06ade12c70
--- /dev/null
+++ b/components/hal/esp32c6/include/hal/usb_serial_jtag_ll.h
@@ -0,0 +1,164 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+// The LL layer of the USB-serial-jtag controller
+
+#pragma once
+#include "soc/usb_serial_jtag_reg.h"
+#include "soc/usb_serial_jtag_struct.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+//The in and out endpoints are this long.
+#define USB_SERIAL_JTAG_PACKET_SZ_BYTES 64
+
+#define USB_SERIAL_JTAG_LL_INTR_MASK         (0x7ffff) //All interrupt mask
+
+// Define USB_SERIAL_JTAG interrupts
+// Note the hardware has more interrupts, but they're only useful for debugging
+// the hardware.
+typedef enum {
+    USB_SERIAL_JTAG_INTR_SOF                    = (1 << 1),
+    USB_SERIAL_JTAG_INTR_SERIAL_OUT_RECV_PKT    = (1 << 2),
+    USB_SERIAL_JTAG_INTR_SERIAL_IN_EMPTY        = (1 << 3),
+    USB_SERIAL_JTAG_INTR_TOKEN_REC_IN_EP1       = (1 << 8),
+    USB_SERIAL_JTAG_INTR_BUS_RESET              = (1 << 9),
+    USB_SERIAL_JTAG_INTR_EP1_ZERO_PAYLOAD       = (1 << 10),
+} usb_serial_jtag_ll_intr_t;
+
+/**
+ * @brief  Enable the USB_SERIAL_JTAG interrupt based on the given mask.
+ *
+ * @param  mask The bitmap of the interrupts need to be enabled.
+ *
+ * @return None
+ */
+static inline void usb_serial_jtag_ll_ena_intr_mask(uint32_t mask)
+{
+    USB_SERIAL_JTAG.int_ena.val |= mask;
+}
+
+/**
+ * @brief  Disable the USB_SERIAL_JTAG interrupt based on the given mask.
+ *
+ * @param  mask The bitmap of the interrupts need to be disabled.
+ *
+ * @return None
+ */
+static inline void usb_serial_jtag_ll_disable_intr_mask(uint32_t mask)
+{
+    USB_SERIAL_JTAG.int_ena.val &= (~mask);
+}
+
+/**
+ * @brief  Get the USB_SERIAL_JTAG interrupt status.
+ *
+ * @return The USB_SERIAL_JTAG interrupt status.
+ */
+static inline uint32_t usb_serial_jtag_ll_get_intsts_mask(void)
+{
+    return USB_SERIAL_JTAG.int_st.val;
+}
+
+/**
+ * @brief  Clear the USB_SERIAL_JTAG interrupt status based on the given mask.
+ *
+ * @param  mask The bitmap of the interrupts need to be cleared.
+ *
+ * @return None
+ */
+static inline void usb_serial_jtag_ll_clr_intsts_mask(uint32_t mask)
+{
+    USB_SERIAL_JTAG.int_clr.val = mask;
+}
+
+/**
+ * @brief  Get status of enabled interrupt.
+ *
+ * @return interrupt enable value
+ */
+static inline uint32_t usb_serial_jtag_ll_get_intr_ena_status(void)
+{
+    return USB_SERIAL_JTAG.int_ena.val;
+}
+
+/**
+ * @brief  Read the bytes from the USB_SERIAL_JTAG rxfifo.
+ *
+ * @param  buf The data buffer.
+ * @param  rd_len The data length needs to be read.
+ *
+ * @return amount of bytes read
+ */
+static inline int usb_serial_jtag_ll_read_rxfifo(uint8_t *buf, uint32_t rd_len)
+{
+    int i;
+    for (i = 0; i < (int)rd_len; i++) {
+        if (!USB_SERIAL_JTAG.ep1_conf.serial_out_ep_data_avail) break;
+        buf[i] = USB_SERIAL_JTAG.ep1.rdwr_byte;
+    }
+    return i;
+}
+
+/**
+ * @brief  Write byte to the USB_SERIAL_JTAG txfifo. Only writes bytes as long / if there
+ *         is room in the buffer.
+ *
+ * @param  buf The data buffer.
+ * @param  wr_len The data length needs to be writen.
+ *
+ * @return Amount of bytes actually written. May be less than wr_len.
+ */
+static inline int usb_serial_jtag_ll_write_txfifo(const uint8_t *buf, uint32_t wr_len)
+{
+    int i;
+    for (i = 0; i < (int)wr_len; i++) {
+        if (!USB_SERIAL_JTAG.ep1_conf.serial_in_ep_data_free) break;
+        USB_SERIAL_JTAG.ep1.rdwr_byte = buf[i];
+    }
+    return i;
+}
+
+/**
+ * @brief  Returns 1 if the USB_SERIAL_JTAG rxfifo has data available.
+ *
+ * @return 0 if no data available, 1 if data available
+ */
+static inline int usb_serial_jtag_ll_rxfifo_data_available(void)
+{
+    return USB_SERIAL_JTAG.ep1_conf.serial_out_ep_data_avail;
+}
+
+/**
+ * @brief  Returns 1 if the USB_SERIAL_JTAG txfifo has room.
+ *
+ * @return 0 if no data available, 1 if data available
+ */
+static inline int usb_serial_jtag_ll_txfifo_writable(void)
+{
+    return USB_SERIAL_JTAG.ep1_conf.serial_in_ep_data_free;
+}
+
+/**
+ * @brief  Flushes the TX buffer, that is, make it available for the
+ *         host to pick up.
+ *
+ * @note  When fifo is full (with 64 byte), HW will flush the buffer automatically.
+ *        It won't be executed if there is nothing in the fifo.
+ *
+ * @return na
+ */
+static inline void usb_serial_jtag_ll_txfifo_flush(void)
+{
+    USB_SERIAL_JTAG.ep1_conf.wr_done=1;
+}
+
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/hal/esp32c6/rtc_cntl_hal.c b/components/hal/esp32c6/rtc_cntl_hal.c
new file mode 100644
index 0000000000..ebcfb668f6
--- /dev/null
+++ b/components/hal/esp32c6/rtc_cntl_hal.c
@@ -0,0 +1,53 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+// The HAL layer for RTC CNTL (common part)
+
+#include "soc/soc_caps.h"
+#include "soc/lldesc.h"
+#include "hal/dma_types.h"
+#include "hal/rtc_hal.h"
+#include "hal/assert.h"
+#include "esp_attr.h"
+
+#define RTC_CNTL_HAL_LINK_BUF_SIZE_MIN  (SOC_RTC_CNTL_CPU_PD_DMA_BLOCK_SIZE) /* The minimum size of dma link buffer */
+
+typedef struct rtc_cntl_link_buf_conf {
+    uint32_t cfg[4];    /* 4 word for dma link buffer configuration */
+} rtc_cntl_link_buf_conf_t;
+
+void * rtc_cntl_hal_dma_link_init(void *elem, void *buff, int size, void *next)
+{
+    HAL_ASSERT(elem != NULL);
+    HAL_ASSERT(buff != NULL);
+    HAL_ASSERT(size >= RTC_CNTL_HAL_LINK_BUF_SIZE_MIN);
+
+    lldesc_t *plink = (lldesc_t *)elem;
+
+    plink->eof    = next ? 0 : 1;
+    plink->owner  = DMA_DESCRIPTOR_BUFFER_OWNER_DMA;
+    plink->size   = size >> 4;  /* in unit of 16 bytes */
+    plink->length = size >> 4;
+    plink->buf    = buff;
+    plink->offset = 0;
+    plink->sosf   = 0;
+    STAILQ_NEXT(plink, qe) = next;
+    return (void *)plink;
+}
+
+#if SOC_PM_SUPPORT_CPU_PD
+
+void rtc_cntl_hal_enable_cpu_retention(void *addr)
+{
+    // TODO: IDF-5718 has removed the retention feature
+}
+
+void IRAM_ATTR rtc_cntl_hal_disable_cpu_retention(void *addr)
+{
+    // TODO: IDF-5718 has removed the retention feature
+}
+
+#endif // SOC_PM_SUPPORT_CPU_PD
diff --git a/components/hal/esp32h2/include/hal/aes_ll.h b/components/hal/esp32h2/include/hal/aes_ll.h
index e18c44e58e..efa7928377 100644
--- a/components/hal/esp32h2/include/hal/aes_ll.h
+++ b/components/hal/esp32h2/include/hal/aes_ll.h
@@ -1,16 +1,8 @@
-// Copyright 2020-2021 Espressif Systems (Shanghai) CO LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2020-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 #pragma once
 
@@ -224,7 +216,7 @@ static inline void aes_ll_interrupt_enable(bool enable)
  */
 static inline void aes_ll_interrupt_clear(void)
 {
-    REG_WRITE(AES_INT_CLR_REG, 1);
+    REG_WRITE(AES_INT_CLEAR_REG, 1);
 }
 
 
diff --git a/components/hal/esp32s2/include/hal/aes_ll.h b/components/hal/esp32s2/include/hal/aes_ll.h
index 653253d06d..1caa406bfe 100644
--- a/components/hal/esp32s2/include/hal/aes_ll.h
+++ b/components/hal/esp32s2/include/hal/aes_ll.h
@@ -1,16 +1,8 @@
-// Copyright 2020-2021 Espressif Systems (Shanghai) CO LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2020-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 #pragma once
 
@@ -235,7 +227,7 @@ static inline void aes_ll_interrupt_enable(bool enable)
  */
 static inline void aes_ll_interrupt_clear(void)
 {
-    REG_WRITE(AES_INT_CLR_REG, 1);
+    REG_WRITE(AES_INT_CLEAR_REG, 1);
 }
 
 /**
diff --git a/components/hal/esp32s2/include/hal/rtc_io_ll.h b/components/hal/esp32s2/include/hal/rtc_io_ll.h
index cdd19466b6..4086e6d15a 100644
--- a/components/hal/esp32s2/include/hal/rtc_io_ll.h
+++ b/components/hal/esp32s2/include/hal/rtc_io_ll.h
@@ -1,16 +1,8 @@
-// Copyright 2015-2019 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 /*******************************************************************************
  * NOTICE
@@ -21,10 +13,8 @@
 #pragma once
 
 #include <stdlib.h>
-#include "soc/rtc_io_periph.h"
-#include "soc/rtc_io_struct.h"
+#include "soc/rtc_periph.h"
 #include "soc/sens_struct.h"
-#include "hal/rtc_io_types.h"
 #include "hal/gpio_types.h"
 
 #define RTCIO_LL_PIN_FUNC     0
diff --git a/components/hal/esp32s3/include/hal/aes_ll.h b/components/hal/esp32s3/include/hal/aes_ll.h
index e18c44e58e..efa7928377 100644
--- a/components/hal/esp32s3/include/hal/aes_ll.h
+++ b/components/hal/esp32s3/include/hal/aes_ll.h
@@ -1,16 +1,8 @@
-// Copyright 2020-2021 Espressif Systems (Shanghai) CO LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2020-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 #pragma once
 
@@ -224,7 +216,7 @@ static inline void aes_ll_interrupt_enable(bool enable)
  */
 static inline void aes_ll_interrupt_clear(void)
 {
-    REG_WRITE(AES_INT_CLR_REG, 1);
+    REG_WRITE(AES_INT_CLEAR_REG, 1);
 }
 
 
diff --git a/components/hal/esp32s3/include/hal/rtc_io_ll.h b/components/hal/esp32s3/include/hal/rtc_io_ll.h
index 3516b791af..cc28c93d13 100644
--- a/components/hal/esp32s3/include/hal/rtc_io_ll.h
+++ b/components/hal/esp32s3/include/hal/rtc_io_ll.h
@@ -13,9 +13,7 @@
 #pragma once
 
 #include <stdlib.h>
-#include "soc/rtc_io_periph.h"
-#include "soc/rtc_io_struct.h"
-#include "hal/rtc_io_types.h"
+#include "soc/rtc_periph.h"
 #include "hal/gpio_types.h"
 #include "soc/io_mux_reg.h"
 #include "soc/usb_serial_jtag_reg.h"
diff --git a/components/hal/include/hal/gpio_types.h b/components/hal/include/hal/gpio_types.h
index dbc2208a07..70043bbeda 100644
--- a/components/hal/include/hal/gpio_types.h
+++ b/components/hal/include/hal/gpio_types.h
@@ -348,6 +348,43 @@ typedef enum {
     GPIO_NUM_MAX,
 /** @endcond */
 } gpio_num_t;
+#elif CONFIG_IDF_TARGET_ESP32C6
+typedef enum {
+    GPIO_NUM_NC = -1,    /*!< Use to signal not connected to S/W */
+    GPIO_NUM_0 = 0,     /*!< GPIO0, input and output */
+    GPIO_NUM_1 = 1,     /*!< GPIO1, input and output */
+    GPIO_NUM_2 = 2,     /*!< GPIO2, input and output */
+    GPIO_NUM_3 = 3,     /*!< GPIO3, input and output */
+    GPIO_NUM_4 = 4,     /*!< GPIO4, input and output */
+    GPIO_NUM_5 = 5,     /*!< GPIO5, input and output */
+    GPIO_NUM_6 = 6,     /*!< GPIO6, input and output */
+    GPIO_NUM_7 = 7,     /*!< GPIO7, input and output */
+    GPIO_NUM_8 = 8,     /*!< GPIO8, input and output */
+    GPIO_NUM_9 = 9,     /*!< GPIO9, input and output */
+    GPIO_NUM_10 = 10,   /*!< GPIO10, input and output */
+    GPIO_NUM_11 = 11,   /*!< GPIO11, input and output */
+    GPIO_NUM_12 = 12,   /*!< GPIO12, input and output */
+    GPIO_NUM_13 = 13,   /*!< GPIO13, input and output */
+    GPIO_NUM_14 = 14,   /*!< GPIO14, input and output */
+    GPIO_NUM_15 = 15,   /*!< GPIO15, input and output */
+    GPIO_NUM_16 = 16,   /*!< GPIO16, input and output */
+    GPIO_NUM_17 = 17,   /*!< GPIO17, input and output */
+    GPIO_NUM_18 = 18,   /*!< GPIO18, input and output */
+    GPIO_NUM_19 = 19,   /*!< GPIO19, input and output */
+    GPIO_NUM_20 = 20,   /*!< GPIO20, input and output */
+    GPIO_NUM_21 = 21,   /*!< GPIO21, input and output */
+    GPIO_NUM_22 = 22,   /*!< GPIO22, input and output */
+    GPIO_NUM_23 = 23,   /*!< GPIO23, input and output */
+    GPIO_NUM_24 = 24,   /*!< GPIO24, input and output */
+    GPIO_NUM_25 = 25,   /*!< GPIO25, input and output */
+    GPIO_NUM_26 = 26,   /*!< GPIO26, input and output */
+    GPIO_NUM_27 = 27,   /*!< GPIO27, input and output */
+    GPIO_NUM_28 = 28,   /*!< GPIO28, input and output */
+    GPIO_NUM_29 = 29,   /*!< GPIO29, input and output */
+    GPIO_NUM_30 = 30,   /*!< GPIO30, input and output */
+    GPIO_NUM_MAX,
+/** @endcond */
+} gpio_num_t;
 #endif
 
 typedef enum {
diff --git a/components/hal/include/hal/mmu_types.h b/components/hal/include/hal/mmu_types.h
index ce07f630b1..37a3a2cd5d 100644
--- a/components/hal/include/hal/mmu_types.h
+++ b/components/hal/include/hal/mmu_types.h
@@ -15,6 +15,7 @@ extern "C" {
  * MMU Page size
  */
 typedef enum {
+    MMU_PAGE_8KB = 0x2000,
     MMU_PAGE_16KB = 0x4000,
     MMU_PAGE_32KB = 0x8000,
     MMU_PAGE_64KB = 0x10000,
diff --git a/components/hal/include/hal/rtc_hal.h b/components/hal/include/hal/rtc_hal.h
index ae399f3fe3..862b50e1ee 100644
--- a/components/hal/include/hal/rtc_hal.h
+++ b/components/hal/include/hal/rtc_hal.h
@@ -10,7 +10,7 @@
 #include "soc/soc_caps.h"
 #include "hal/gpio_types.h"
 #include "hal/rtc_cntl_ll.h"
-#if !CONFIG_IDF_TARGET_ESP32C3 && !CONFIG_IDF_TARGET_ESP32H2 && !CONFIG_IDF_TARGET_ESP32C2
+#if SOC_RTCIO_INPUT_OUTPUT_SUPPORTED
 #include "hal/rtc_io_ll.h"
 #endif
 
diff --git a/components/hal/include/hal/rtc_io_hal.h b/components/hal/include/hal/rtc_io_hal.h
index d3d9684a05..665105da37 100644
--- a/components/hal/include/hal/rtc_io_hal.h
+++ b/components/hal/include/hal/rtc_io_hal.h
@@ -17,9 +17,10 @@
 #include <esp_err.h>
 #include "sdkconfig.h"
 
-#if !CONFIG_IDF_TARGET_ESP32C3 && !CONFIG_IDF_TARGET_ESP32H2 && !CONFIG_IDF_TARGET_ESP32C2
+#if CONFIG_IDF_TARGET_ESP32 || CONFIG_IDF_TARGET_ESP32S2 || CONFIG_IDF_TARGET_ESP32S3
 #include "soc/soc_caps.h"
 #include "hal/rtc_io_ll.h"
+#include "hal/rtc_io_types.h"
 #endif
 
 #ifdef __cplusplus
diff --git a/components/hal/include/hal/sha_types.h b/components/hal/include/hal/sha_types.h
index 6a9b6ea1c1..3946f1157e 100644
--- a/components/hal/include/hal/sha_types.h
+++ b/components/hal/include/hal/sha_types.h
@@ -21,6 +21,8 @@
 #include "esp32h2/rom/sha.h"
 #elif CONFIG_IDF_TARGET_ESP32C2
 #include "esp32c2/rom/sha.h"
+#elif CONFIG_IDF_TARGET_ESP32C6
+#include "esp32c6/rom/sha.h"
 #endif
 
 #ifdef __cplusplus
diff --git a/components/hal/include/hal/wdt_hal.h b/components/hal/include/hal/wdt_hal.h
index 13d9f5d2f5..527f146148 100644
--- a/components/hal/include/hal/wdt_hal.h
+++ b/components/hal/include/hal/wdt_hal.h
@@ -1,16 +1,8 @@
-// Copyright 2015-2019 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 /*******************************************************************************
  * NOTICE
@@ -37,7 +29,11 @@ typedef struct {
     wdt_inst_t inst;                /**< Which WDT instance this HAL context is using (i.e. MWDT0, MWDT1, RWDT)*/
     union {
         timg_dev_t *mwdt_dev;       /**< Starting address of the MWDT */
+#if CONFIG_IDF_TARGET_ESP32C6       // TODO: IDF-5653
+        lp_wdt_dev_t *rwdt_dev;     /**< Starting address of the RWDT*/
+#else
         rtc_cntl_dev_t *rwdt_dev;   /**< Starting address of the RWDT*/
+#endif
     };
 } wdt_hal_context_t;
 
diff --git a/components/hal/mmu_hal.c b/components/hal/mmu_hal.c
index ad0e829bce..e486634bfe 100644
--- a/components/hal/mmu_hal.c
+++ b/components/hal/mmu_hal.c
@@ -26,6 +26,8 @@
 #include "esp32c2/rom/cache.h"
 #elif CONFIG_IDF_TARGET_ESP32H2
 #include "esp32h2/rom/cache.h"
+#elif CONFIG_IDF_TARGET_ESP32C6
+#include "esp32c6/rom/cache.h"
 #endif
 
 void mmu_hal_init(void)
diff --git a/components/hal/spi_flash_hal.c b/components/hal/spi_flash_hal.c
index 6e4db3c887..8092db667f 100644
--- a/components/hal/spi_flash_hal.c
+++ b/components/hal/spi_flash_hal.c
@@ -23,7 +23,7 @@ static const char *TAG = "flash_hal";
 static uint32_t get_flash_clock_divider(const spi_flash_hal_config_t *cfg)
 {
     int clk_source = cfg->clock_src_freq;
-    // On ESP32, ESP32-S2, ESP32-C3, we allow specific frequency 26.666MHz,
+    // On ESP32, ESP32-S2, ESP32-C3, we allow specific frequency 26.666MHz, // TODO: IDF-5333 (check this)
     // If user passes freq_mhz like 26 or 27, it's allowed to use integer divider 3.
     // However on other chips or on other frequency, we only allow user pass frequency which
     // can be integer divided. If no, the following strategy is round up the division and
diff --git a/components/hal/wdt_hal_iram.c b/components/hal/wdt_hal_iram.c
index 5afd38433c..8c6609b409 100644
--- a/components/hal/wdt_hal_iram.c
+++ b/components/hal/wdt_hal_iram.c
@@ -24,7 +24,11 @@ void wdt_hal_init(wdt_hal_context_t *hal, wdt_inst_t wdt_inst, uint32_t prescale
     }
 #endif
     else {
+#if CONFIG_IDF_TARGET_ESP32C6       // TODO: IDF-5653
+        hal->rwdt_dev = &LP_WDT;
+#else
         hal->rwdt_dev = &RTCCNTL;
+#endif
     }
     hal->inst = wdt_inst;
 
@@ -67,7 +71,7 @@ void wdt_hal_init(wdt_hal_context_t *hal, wdt_inst_t wdt_inst, uint32_t prescale
         mwdt_ll_disable_stage(hal->mwdt_dev, 1);
         mwdt_ll_disable_stage(hal->mwdt_dev, 2);
         mwdt_ll_disable_stage(hal->mwdt_dev, 3);
-#if !CONFIG_IDF_TARGET_ESP32C3 && !CONFIG_IDF_TARGET_ESP32H2 && !CONFIG_IDF_TARGET_ESP32C2
+#if CONFIG_IDF_TARGET_ESP32 || CONFIG_IDF_TARGET_ESP32S2 || CONFIG_IDF_TARGET_ESP32S3
         //Enable or disable level interrupt. Edge interrupt is always disabled.
         mwdt_ll_set_edge_intr(hal->mwdt_dev, false);
         mwdt_ll_set_level_intr(hal->mwdt_dev, enable_intr);
diff --git a/tools/ci/check_copyright_ignore.txt b/tools/ci/check_copyright_ignore.txt
index 4de77e0fbe..ddae9105ce 100644
--- a/tools/ci/check_copyright_ignore.txt
+++ b/tools/ci/check_copyright_ignore.txt
@@ -703,7 +703,6 @@ components/hal/esp32/include/hal/spi_flash_encrypted_ll.h
 components/hal/esp32/include/hal/touch_sensor_hal.h
 components/hal/esp32/include/hal/trace_ll.h
 components/hal/esp32c3/hmac_hal.c
-components/hal/esp32c3/include/hal/aes_ll.h
 components/hal/esp32c3/include/hal/ds_ll.h
 components/hal/esp32c3/include/hal/hmac_hal.h
 components/hal/esp32c3/include/hal/hmac_ll.h
@@ -714,7 +713,6 @@ components/hal/esp32c3/include/hal/uhci_ll.h
 components/hal/esp32c3/include/hal/usb_serial_jtag_ll.h
 components/hal/esp32c3/rtc_cntl_hal.c
 components/hal/esp32h2/hmac_hal.c
-components/hal/esp32h2/include/hal/aes_ll.h
 components/hal/esp32h2/include/hal/ds_ll.h
 components/hal/esp32h2/include/hal/hmac_hal.h
 components/hal/esp32h2/include/hal/hmac_ll.h
@@ -724,17 +722,14 @@ components/hal/esp32h2/include/hal/spi_flash_encrypted_ll.h
 components/hal/esp32h2/include/hal/uhci_ll.h
 components/hal/esp32h2/include/hal/uhci_types.h
 components/hal/esp32h2/include/hal/usb_serial_jtag_ll.h
-components/hal/esp32s2/include/hal/aes_ll.h
 components/hal/esp32s2/include/hal/crypto_dma_ll.h
 components/hal/esp32s2/include/hal/dac_hal.h
 components/hal/esp32s2/include/hal/dedic_gpio_ll.h
 components/hal/esp32s2/include/hal/mpu_ll.h
-components/hal/esp32s2/include/hal/rtc_io_ll.h
 components/hal/esp32s2/include/hal/sha_ll.h
 components/hal/esp32s2/include/hal/spi_flash_encrypted_ll.h
 components/hal/esp32s2/include/hal/trace_ll.h
 components/hal/esp32s2/include/hal/usb_ll.h
-components/hal/esp32s3/include/hal/aes_ll.h
 components/hal/esp32s3/include/hal/mpu_ll.h
 components/hal/esp32s3/include/hal/rwdt_ll.h
 components/hal/esp32s3/include/hal/sha_ll.h
@@ -761,7 +756,6 @@ components/hal/include/hal/twai_types.h
 components/hal/include/hal/uhci_types.h
 components/hal/include/hal/usb_hal.h
 components/hal/include/hal/usb_types_private.h
-components/hal/include/hal/wdt_hal.h
 components/hal/include/hal/wdt_types.h
 components/hal/ledc_hal_iram.c
 components/hal/mpu_hal.c

From 158b53e777cd40dc4a78692f7d78fbffca7e61ed Mon Sep 17 00:00:00 2001
From: Song Ruo Jing <songruojing@espressif.com>
Date: Mon, 29 Aug 2022 13:53:16 +0800
Subject: [PATCH 317/665] esp32c6: mmu & cache related g0 components changes

---
 components/hal/esp32c6/include/hal/cache_ll.h |  40 +++--
 components/hal/esp32c6/include/hal/mmu_ll.h   | 142 +++++++++++++-----
 .../soc/esp32c6/include/soc/ext_mem_defs.h    |  76 +++++-----
 .../soc/esp32c6/include/soc/extmem_reg.h      |   8 +-
 components/soc/esp32c6/include/soc/mmu.h      |   8 +-
 components/soc/esp32c6/include/soc/soc.h      |  19 ---
 6 files changed, 176 insertions(+), 117 deletions(-)

diff --git a/components/hal/esp32c6/include/hal/cache_ll.h b/components/hal/esp32c6/include/hal/cache_ll.h
index 8ba372d3af..6fd9a99376 100644
--- a/components/hal/esp32c6/include/hal/cache_ll.h
+++ b/components/hal/esp32c6/include/hal/cache_ll.h
@@ -54,9 +54,9 @@ static inline cache_bus_mask_t cache_ll_l1_get_bus(uint32_t cache_id, uint32_t v
     cache_bus_mask_t mask = 0;
 
     uint32_t vaddr_end = vaddr_start + len - 1;
-    if (vaddr_start >= IRAM0_CACHE_ADDRESS_LOW && vaddr_end < IRAM0_CACHE_ADDRESS_HIGH) {
+    if (vaddr_start >= IRAM0_CACHE_ADDRESS_LOW && vaddr_end < IRAM0_CACHE_ADDRESS_HIGH(CONFIG_MMU_PAGE_SIZE)) {
         mask |= CACHE_BUS_IBUS0;
-    } else if (vaddr_start >= DRAM0_CACHE_ADDRESS_LOW && vaddr_end < DRAM0_CACHE_ADDRESS_HIGH) {
+    } else if (vaddr_start >= DRAM0_CACHE_ADDRESS_LOW && vaddr_end < DRAM0_CACHE_ADDRESS_HIGH(CONFIG_MMU_PAGE_SIZE)) {
         mask |= CACHE_BUS_DBUS0;
     } else {
         HAL_ASSERT(0);          //Out of region
@@ -81,12 +81,12 @@ static inline void cache_ll_l1_enable_bus(uint32_t cache_id, cache_bus_mask_t ma
     HAL_ASSERT((mask & (CACHE_BUS_IBUS1 | CACHE_BUS_IBUS2| CACHE_BUS_DBUS1 | CACHE_BUS_DBUS2)) == 0);
 
     uint32_t ibus_mask = 0;
-    ibus_mask |= (mask & CACHE_BUS_IBUS0) ? EXTMEM_ICACHE_SHUT_IBUS : 0;
-    REG_CLR_BIT(EXTMEM_ICACHE_CTRL1_REG, ibus_mask);
+    ibus_mask |= (mask & CACHE_BUS_IBUS0) ? EXTMEM_DCACHE_SHUT_DBUS0 : 0;
+    REG_CLR_BIT(EXTMEM_ICACHE_CTRL_REG, ibus_mask);
 
     uint32_t dbus_mask = 0;
-    dbus_mask |= (mask & CACHE_BUS_DBUS0) ? EXTMEM_ICACHE_SHUT_DBUS : 0;
-    REG_CLR_BIT(EXTMEM_ICACHE_CTRL1_REG, dbus_mask);
+    dbus_mask |= (mask & CACHE_BUS_DBUS0) ? EXTMEM_DCACHE_SHUT_DBUS1 : 0;
+    REG_CLR_BIT(EXTMEM_ICACHE_CTRL_REG, dbus_mask);
 }
 
 /**
@@ -103,12 +103,12 @@ static inline void cache_ll_l1_disable_bus(uint32_t cache_id, cache_bus_mask_t m
     HAL_ASSERT((mask & (CACHE_BUS_IBUS1 | CACHE_BUS_IBUS2| CACHE_BUS_DBUS1 | CACHE_BUS_DBUS2)) == 0);
 
     uint32_t ibus_mask = 0;
-    ibus_mask |= (mask & CACHE_BUS_IBUS0) ? EXTMEM_ICACHE_SHUT_IBUS : 0;
-    REG_SET_BIT(EXTMEM_ICACHE_CTRL1_REG, ibus_mask);
+    ibus_mask |= (mask & CACHE_BUS_IBUS0) ? EXTMEM_DCACHE_SHUT_DBUS0 : 0;
+    REG_SET_BIT(EXTMEM_ICACHE_CTRL_REG, ibus_mask);
 
     uint32_t dbus_mask = 0;
-    dbus_mask |= (mask & CACHE_BUS_DBUS0) ? EXTMEM_ICACHE_SHUT_DBUS : 0;
-    REG_SET_BIT(EXTMEM_ICACHE_CTRL1_REG, dbus_mask);
+    dbus_mask |= (mask & CACHE_BUS_DBUS0) ? EXTMEM_DCACHE_SHUT_DBUS1 : 0;
+    REG_SET_BIT(EXTMEM_ICACHE_CTRL_REG, dbus_mask);
 }
 
 /*------------------------------------------------------------------------------
@@ -122,7 +122,8 @@ static inline void cache_ll_l1_disable_bus(uint32_t cache_id, cache_bus_mask_t m
  */
 static inline void cache_ll_l1_enable_access_error_intr(uint32_t cache_id, uint32_t mask)
 {
-    SET_PERI_REG_MASK(EXTMEM_CORE0_ACS_CACHE_INT_ENA_REG, mask);
+    // TODO: IDF-5656
+    // SET_PERI_REG_MASK(EXTMEM_CORE0_ACS_CACHE_INT_ENA_REG, mask);
 }
 
 /**
@@ -133,7 +134,8 @@ static inline void cache_ll_l1_enable_access_error_intr(uint32_t cache_id, uint3
  */
 static inline void cache_ll_l1_clear_access_error_intr(uint32_t cache_id, uint32_t mask)
 {
-    SET_PERI_REG_MASK(EXTMEM_CORE0_ACS_CACHE_INT_CLR_REG, mask);
+    // TODO: IDF-5656
+    // SET_PERI_REG_MASK(EXTMEM_CORE0_ACS_CACHE_INT_CLR_REG, mask);
 }
 
 /**
@@ -146,7 +148,9 @@ static inline void cache_ll_l1_clear_access_error_intr(uint32_t cache_id, uint32
  */
 static inline uint32_t cache_ll_l1_get_access_error_intr_status(uint32_t cache_id, uint32_t mask)
 {
-    return GET_PERI_REG_MASK(EXTMEM_CORE0_ACS_CACHE_INT_ST_REG, mask);
+    // TODO: IDF-5656
+    // return GET_PERI_REG_MASK(EXTMEM_CORE0_ACS_CACHE_INT_ST_REG, mask);
+    return 0;
 }
 
 /**
@@ -157,7 +161,8 @@ static inline uint32_t cache_ll_l1_get_access_error_intr_status(uint32_t cache_i
  */
 static inline void cache_ll_l1_enable_illegal_error_intr(uint32_t cache_id, uint32_t mask)
 {
-    SET_PERI_REG_MASK(EXTMEM_CACHE_ILG_INT_ENA_REG, mask);
+    // TODO: IDF-5656
+    // SET_PERI_REG_MASK(EXTMEM_CACHE_ILG_INT_ENA_REG, mask);
 }
 
 /**
@@ -168,7 +173,8 @@ static inline void cache_ll_l1_enable_illegal_error_intr(uint32_t cache_id, uint
  */
 static inline void cache_ll_l1_clear_illegal_error_intr(uint32_t cache_id, uint32_t mask)
 {
-    SET_PERI_REG_MASK(EXTMEM_CACHE_ILG_INT_CLR_REG, mask);
+    // TODO: IDF-5656
+    // SET_PERI_REG_MASK(EXTMEM_CACHE_ILG_INT_CLR_REG, mask);
 }
 
 /**
@@ -181,7 +187,9 @@ static inline void cache_ll_l1_clear_illegal_error_intr(uint32_t cache_id, uint3
  */
 static inline uint32_t cache_ll_l1_get_illegal_error_intr_status(uint32_t cache_id, uint32_t mask)
 {
-    return GET_PERI_REG_MASK(EXTMEM_CACHE_ILG_INT_ST_REG, mask);
+    // TODO: IDF-5656
+    // return GET_PERI_REG_MASK(EXTMEM_CACHE_ILG_INT_ST_REG, mask);
+    return 0;
 }
 
 #ifdef __cplusplus
diff --git a/components/hal/esp32c6/include/hal/mmu_ll.h b/components/hal/esp32c6/include/hal/mmu_ll.h
index f9591d006f..15a90902e2 100644
--- a/components/hal/esp32c6/include/hal/mmu_ll.h
+++ b/components/hal/esp32c6/include/hal/mmu_ll.h
@@ -8,16 +8,32 @@
 
 #pragma once
 
-#include "soc/extmem_reg.h"
+#include "soc/spi_mem_reg.h"
 #include "soc/ext_mem_defs.h"
 #include "hal/assert.h"
 #include "hal/mmu_types.h"
+#include "hal/efuse_ll.h"
 
 
 #ifdef __cplusplus
 extern "C" {
 #endif
 
+/**
+ * @brief The real MMU page size get from Kconfig.
+ *
+ * @note Only used in this file
+ */
+#define MMU_LL_PAGE_SIZE                   (CONFIG_MMU_PAGE_SIZE)
+
+__attribute__((always_inline)) static inline bool mmu_ll_cache_encryption_enabled(void)
+{
+    unsigned cnt = efuse_ll_get_flash_crypt_cnt();
+    // 3 bits wide, any odd number - 1 or 3 - bits set means encryption is on
+    cnt = ((cnt >> 2) ^ (cnt >> 1) ^ cnt) & 0x1;
+    return (cnt == 1);
+}
+
 /**
  * Get MMU page size
  *
@@ -28,22 +44,27 @@ extern "C" {
 __attribute__((always_inline))
 static inline mmu_page_size_t mmu_ll_get_page_size(uint32_t mmu_id)
 {
-    //On esp32c3, MMU Page size is always 64KB
     (void)mmu_id;
-    return MMU_PAGE_64KB;
+    uint32_t page_size_code = REG_GET_FIELD(SPI_MEM_MMU_POWER_CTRL_REG(0), SPI_MEM_MMU_PAGE_SIZE);
+    return  (page_size_code == 0) ? MMU_PAGE_64KB : \
+            (page_size_code == 1) ? MMU_PAGE_32KB : \
+            (page_size_code == 2) ? MMU_PAGE_16KB : \
+            MMU_PAGE_8KB;
 }
 
 /**
  * Set MMU page size
  *
  * @param size  MMU page size
- *
- * @note On esp32c3, only supports `MMU_PAGE_64KB`
  */
 __attribute__((always_inline))
 static inline void mmu_ll_set_page_size(uint32_t mmu_id, uint32_t size)
 {
-    HAL_ASSERT(size == MMU_PAGE_64KB);
+    uint8_t reg_val = (size == MMU_PAGE_64KB) ? 0 : \
+                      (size == MMU_PAGE_32KB) ? 1 : \
+                      (size == MMU_PAGE_16KB) ? 2 : \
+                      (size == MMU_PAGE_8KB) ? 3 : 0;
+    REG_SET_FIELD(SPI_MEM_MMU_POWER_CTRL_REG(0), SPI_MEM_MMU_PAGE_SIZE, reg_val);
 }
 
 /**
@@ -61,7 +82,7 @@ static inline bool mmu_ll_check_valid_ext_vaddr_region(uint32_t mmu_id, uint32_t
 {
     (void)mmu_id;
     uint32_t vaddr_end = vaddr_start + len;
-    return (ADDRESS_IN_IRAM0_CACHE(vaddr_start) && ADDRESS_IN_IRAM0_CACHE(vaddr_end)) || (ADDRESS_IN_DRAM0_CACHE(vaddr_start) && ADDRESS_IN_DRAM0_CACHE(vaddr_end));
+    return (ADDRESS_IN_IRAM0_CACHE(vaddr_start, MMU_LL_PAGE_SIZE) && ADDRESS_IN_IRAM0_CACHE(vaddr_end, MMU_LL_PAGE_SIZE)) || (ADDRESS_IN_DRAM0_CACHE(vaddr_start, MMU_LL_PAGE_SIZE) && ADDRESS_IN_DRAM0_CACHE(vaddr_end, MMU_LL_PAGE_SIZE));
 }
 
 /**
@@ -77,7 +98,22 @@ __attribute__((always_inline))
 static inline uint32_t mmu_ll_get_entry_id(uint32_t mmu_id, uint32_t vaddr)
 {
     (void)mmu_id;
-    return ((vaddr & MMU_VADDR_MASK) >> 16);
+    mmu_page_size_t page_size = mmu_ll_get_page_size(mmu_id);
+    uint32_t shift_code = 0;
+    switch (page_size) {
+        case MMU_PAGE_64KB:
+            shift_code = 16;
+            break;
+        case MMU_PAGE_32KB:
+            shift_code = 15;
+            break;
+        case MMU_PAGE_16KB:
+            shift_code = 14;
+            break;
+        default:
+            HAL_ASSERT(shift_code);
+    }
+    return ((vaddr & MMU_VADDR_MASK(page_size)) >> shift_code);
 }
 
 /**
@@ -93,7 +129,22 @@ __attribute__((always_inline))
 static inline uint32_t mmu_ll_format_paddr(uint32_t mmu_id, uint32_t paddr)
 {
     (void)mmu_id;
-    return paddr >> 16;
+    mmu_page_size_t page_size = mmu_ll_get_page_size(mmu_id);
+    uint32_t shift_code = 0;
+    switch (page_size) {
+        case MMU_PAGE_64KB:
+            shift_code = 16;
+            break;
+        case MMU_PAGE_32KB:
+            shift_code = 15;
+            break;
+        case MMU_PAGE_16KB:
+            shift_code = 14;
+            break;
+        default:
+            HAL_ASSERT(shift_code);
+    }
+    return paddr >> shift_code;
 }
 
 /**
@@ -104,14 +155,18 @@ static inline uint32_t mmu_ll_format_paddr(uint32_t mmu_id, uint32_t paddr)
  * @param mmu_val  Value to be set into an MMU entry, for physical address
  * @param target   MMU target physical memory.
  */
-__attribute__((always_inline))
-static inline void mmu_ll_write_entry(uint32_t mmu_id, uint32_t entry_id, uint32_t mmu_val, mmu_target_t target)
+__attribute__((always_inline)) static inline void mmu_ll_write_entry(uint32_t mmu_id, uint32_t entry_id, uint32_t mmu_val, mmu_target_t target)
 {
     (void)mmu_id;
-    HAL_ASSERT(target == MMU_TARGET_FLASH0);
-    HAL_ASSERT(entry_id < MMU_ENTRY_NUM);
-
-    *(uint32_t *)(DR_REG_MMU_TABLE + entry_id * 4) = mmu_val | MMU_ACCESS_FLASH | MMU_VALID;
+    (void)target;
+    uint32_t mmu_raw_value;
+    if (mmu_ll_cache_encryption_enabled()) {
+        mmu_val |= MMU_SENSITIVE;
+    }
+    /* Note: for ESP32-C6, invert invalid bit for compatible with upper-layer software */
+    mmu_raw_value = mmu_val ^ MMU_INVALID_MASK;
+    REG_WRITE(SPI_MEM_MMU_ITEM_INDEX_REG(0), entry_id);
+    REG_WRITE(SPI_MEM_MMU_ITEM_CONTENT_REG(0), mmu_raw_value);
 }
 
 /**
@@ -121,28 +176,49 @@ static inline void mmu_ll_write_entry(uint32_t mmu_id, uint32_t entry_id, uint32
  * @param entry_id MMU entry ID
  * @param mmu_val  Value to be read from MMU table
  */
-__attribute__((always_inline))
-static inline uint32_t mmu_ll_read_entry(uint32_t mmu_id, uint32_t entry_id)
+__attribute__((always_inline)) static inline uint32_t mmu_ll_read_entry(uint32_t mmu_id, uint32_t entry_id)
 {
     (void)mmu_id;
-    HAL_ASSERT(entry_id < MMU_ENTRY_NUM);
-
-    return *(uint32_t *)(DR_REG_MMU_TABLE + entry_id * 4);
+    uint32_t mmu_raw_value;
+    uint32_t ret;
+    REG_WRITE(SPI_MEM_MMU_ITEM_INDEX_REG(0), entry_id);
+    mmu_raw_value = REG_READ(SPI_MEM_MMU_ITEM_CONTENT_REG(0));
+    if (mmu_ll_cache_encryption_enabled()) {
+        mmu_raw_value &= ~MMU_SENSITIVE;
+    }
+    /* Note: for ESP32-C6, invert invalid bit for compatible with upper-layer software */
+    ret = mmu_raw_value ^ MMU_INVALID_MASK;
+    return ret;
 }
 
 /**
  * Set MMU table entry as invalid
  *
  * @param mmu_id   MMU ID
- * @param entry_id MMU entry ID
+ * @param entry_id MMU entry
  */
-__attribute__((always_inline))
-static inline void mmu_ll_set_entry_invalid(uint32_t mmu_id, uint32_t entry_id)
+__attribute__((always_inline)) static inline void mmu_ll_set_entry_invalid(uint32_t mmu_id, uint32_t entry_id)
 {
     (void)mmu_id;
-    HAL_ASSERT(entry_id < MMU_ENTRY_NUM);
+    REG_WRITE(SPI_MEM_MMU_ITEM_INDEX_REG(0), entry_id);
+    REG_WRITE(SPI_MEM_MMU_ITEM_CONTENT_REG(0), MMU_INVALID);
+}
 
-    *(uint32_t *)(DR_REG_MMU_TABLE + entry_id * 4) = MMU_INVALID;
+/**
+ * Get MMU table entry is invalid
+ *
+ * @param mmu_id   MMU ID
+ * @param entry_id MMU entry ID
+ * return ture for MMU entry is invalid, false for valid
+ */
+__attribute__((always_inline)) static inline bool mmu_ll_get_entry_is_invalid(uint32_t mmu_id, uint32_t entry_id)
+{
+    (void)mmu_id;
+    uint32_t mmu_raw_value;
+    REG_WRITE(SPI_MEM_MMU_ITEM_INDEX_REG(0), entry_id);
+    mmu_raw_value = REG_READ(SPI_MEM_MMU_ITEM_CONTENT_REG(0));
+    /* Note: for ESP32-C6, the invalid-bit of MMU: 0 for invalid, 1 for valid */
+    return (mmu_raw_value & MMU_INVALID_MASK) ? false : true;
 }
 
 /**
@@ -158,22 +234,6 @@ static inline void mmu_ll_unmap_all(uint32_t mmu_id)
     }
 }
 
-/**
- * Get MMU table entry is invalid
- *
- * @param mmu_id   MMU ID
- * @param entry_id MMU entry ID
- * return ture for MMU entry is invalid, false for valid
- */
-__attribute__((always_inline))
-static inline bool mmu_ll_get_entry_is_invalid(uint32_t mmu_id, uint32_t entry_id)
-{
-    (void)mmu_id;
-    HAL_ASSERT(entry_id < MMU_ENTRY_NUM);
-
-    return (*(uint32_t *)(DR_REG_MMU_TABLE + entry_id * 4) & MMU_INVALID) ? true : false;
-}
-
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/soc/esp32c6/include/soc/ext_mem_defs.h b/components/soc/esp32c6/include/soc/ext_mem_defs.h
index cd40f0a132..9768e6cd9c 100644
--- a/components/soc/esp32c6/include/soc/ext_mem_defs.h
+++ b/components/soc/esp32c6/include/soc/ext_mem_defs.h
@@ -7,35 +7,36 @@
 #define _CACHE_MEMORY_H_
 
 #include "esp_bit_defs.h"
+#include "sdkconfig.h"
 
 #ifdef __cplusplus
 extern "C" {
 #endif
 
 /*IRAM0 is connected with Cache IBUS0*/
-#define IRAM0_ADDRESS_LOW               0x40000000
-#define IRAM0_ADDRESS_HIGH              0x44000000
-#define IRAM0_CACHE_ADDRESS_LOW	        0x42000000
-#define IRAM0_CACHE_ADDRESS_HIGH        0x42800000
+#define IRAM0_CACHE_ADDRESS_LOW             0x42000000
+#define IRAM0_CACHE_ADDRESS_HIGH(page_size) (IRAM0_CACHE_ADDRESS_LOW + ((page_size) * 128)) // MMU has 256 pages, first 128 for instruction
+#define IRAM0_ADDRESS_LOW                   0x40000000
+#define IRAM0_ADDRESS_HIGH(page_size)       IRAM0_CACHE_ADDRESS_HIGH(page_size)
 
 /*DRAM0 is connected with Cache DBUS0*/
-#define DRAM0_ADDRESS_LOW               0x3C000000
-#define DRAM0_ADDRESS_HIGH              0x40000000
-#define DRAM0_CACHE_ADDRESS_LOW         0x3C000000
-#define DRAM0_CACHE_ADDRESS_HIGH        0x3C800000
-#define DRAM0_CACHE_OPERATION_HIGH      DRAM0_CACHE_ADDRESS_HIGH
-#define ESP_CACHE_TEMP_ADDR             0x3C000000
+#define DRAM0_ADDRESS_LOW               0x42000000
+#define DRAM0_ADDRESS_HIGH              0x43000000
+#define DRAM0_CACHE_ADDRESS_LOW         IRAM0_CACHE_ADDRESS_HIGH(CONFIG_MMU_PAGE_SIZE) // ESP32C6-TODO after fixed, also need to remove the sdkconfig.h inclusion
+#define DRAM0_CACHE_ADDRESS_HIGH(page_size)        (IRAM0_CACHE_ADDRESS_HIGH(page_size) + ((page_size) * 128)) // MMU has 256 pages, second 128 for data
+#define DRAM0_CACHE_OPERATION_HIGH(page_size)      DRAM0_CACHE_ADDRESS_HIGH(page_size)
+#define ESP_CACHE_TEMP_ADDR             0x42000000
 
-#define BUS_SIZE(bus_name)                 (bus_name##_ADDRESS_HIGH - bus_name##_ADDRESS_LOW)
-#define ADDRESS_IN_BUS(bus_name, vaddr)    ((vaddr) >= bus_name##_ADDRESS_LOW && (vaddr) < bus_name##_ADDRESS_HIGH)
+#define BUS_SIZE(bus_name, page_size)                 (bus_name##_ADDRESS_HIGH(page_size) - bus_name##_ADDRESS_LOW)
+#define ADDRESS_IN_BUS(bus_name, vaddr, page_size)    ((vaddr) >= bus_name##_ADDRESS_LOW && (vaddr) < bus_name##_ADDRESS_HIGH(page_size))
 
-#define ADDRESS_IN_IRAM0(vaddr)            ADDRESS_IN_BUS(IRAM0, vaddr)
-#define ADDRESS_IN_IRAM0_CACHE(vaddr)      ADDRESS_IN_BUS(IRAM0_CACHE, vaddr)
-#define ADDRESS_IN_DRAM0(vaddr)            ADDRESS_IN_BUS(DRAM0, vaddr)
-#define ADDRESS_IN_DRAM0_CACHE(vaddr)      ADDRESS_IN_BUS(DRAM0_CACHE, vaddr)
+#define ADDRESS_IN_IRAM0(vaddr, page_size)            ADDRESS_IN_BUS(IRAM0, vaddr, page_size)
+#define ADDRESS_IN_IRAM0_CACHE(vaddr, page_size)      ADDRESS_IN_BUS(IRAM0_CACHE, vaddr, page_size)
+#define ADDRESS_IN_DRAM0(vaddr, page_size)            ADDRESS_IN_BUS(DRAM0, vaddr, page_size)
+#define ADDRESS_IN_DRAM0_CACHE(vaddr, page_size)      ADDRESS_IN_BUS(DRAM0_CACHE, vaddr, page_size)
 
-#define BUS_IRAM0_CACHE_SIZE              BUS_SIZE(IRAM0_CACHE)
-#define BUS_DRAM0_CACHE_SIZE              BUS_SIZE(DRAM0_CACHE)
+#define BUS_IRAM0_CACHE_SIZE(page_size)              BUS_SIZE(IRAM0_CACHE, page_size)
+#define BUS_DRAM0_CACHE_SIZE(page_size)              BUS_SIZE(DRAM0_CACHE, page_size)
 
 #define CACHE_IBUS                      0
 #define CACHE_IBUS_MMU_START            0
@@ -54,7 +55,7 @@ extern "C" {
 #define CACHE_DROM_MMU_END              Cache_Get_DROM_MMU_End()
 #define CACHE_DROM_MMU_SIZE             (CACHE_DROM_MMU_END - CACHE_DROM_MMU_START)
 
-#define CACHE_DROM_MMU_MAX_END          0x200
+#define CACHE_DROM_MMU_MAX_END          0x400
 
 #define ICACHE_MMU_SIZE                 0x200
 #define DCACHE_MMU_SIZE                 0x200
@@ -62,10 +63,21 @@ extern "C" {
 #define MMU_BUS_START(i)                0
 #define MMU_BUS_SIZE(i)                 0x200
 
-#define MMU_INVALID                     BIT(8)
-#define MMU_VALID                       0
-#define MMU_TYPE                        0
-#define MMU_ACCESS_FLASH                0
+#define MMU_MSPI_ACCESS_FLASH           0
+#define MMU_MSPI_VALID                  BIT(9)
+#define MMU_MSPI_INVALID                0
+#define MMU_MSPI_SENSITIVE              BIT(10)
+
+#define MMU_ACCESS_FLASH                MMU_MSPI_ACCESS_FLASH
+#define MMU_ACCESS_SPIRAM               MMU_MSPI_ACCESS_SPIRAM
+#define MMU_VALID                       MMU_MSPI_VALID
+#define MMU_SENSITIVE                   MMU_MSPI_SENSITIVE
+
+// ESP32C6-TODO
+#define MMU_INVALID_MASK                MMU_MSPI_VALID
+#define MMU_INVALID                     MMU_MSPI_INVALID
+
+
 
 #define CACHE_MAX_SYNC_NUM 0x400000
 #define CACHE_MAX_LOCK_NUM 0x8000
@@ -76,29 +88,25 @@ extern "C" {
 /**
  * MMU entry valid bit mask for mapping value. For an entry:
  * valid bit + value bits
- * valid bit is BIT(8), so value bits are 0xff
+ * valid bit is BIT(9), so value bits are 0x1ff
  */
-#define MMU_VALID_VAL_MASK 0xff
+#define MMU_VALID_VAL_MASK 0x1ff
 /**
  * Max MMU available paddr page num.
  * `MMU_MAX_PADDR_PAGE_NUM * CONFIG_MMU_PAGE_SIZE` means the max paddr address supported by the MMU. e.g.:
  * 256 * 64KB, means MMU can support 16MB paddr at most
  */
 #define MMU_MAX_PADDR_PAGE_NUM    256
+//MMU entry num
+#define MMU_ENTRY_NUM   256
+
 /**
  * This is the mask used for mapping. e.g.:
  * 0x4200_0000 & MMU_VADDR_MASK
  */
-#define MMU_VADDR_MASK  0x7FFFFF
-//MMU entry num
-#define MMU_ENTRY_NUM   128
+#define MMU_VADDR_MASK(page_size)                 ((page_size) * MMU_ENTRY_NUM - 1)
 
-#define CACHE_ICACHE_LOW_SHIFT         0
-#define CACHE_ICACHE_HIGH_SHIFT        2
-#define CACHE_DCACHE_LOW_SHIFT         4
-#define CACHE_DCACHE_HIGH_SHIFT        6
-
-#define CACHE_MEMORY_IBANK0_ADDR        0x4037c000
+#define CACHE_MEMORY_IBANK0_ADDR        0x40800000
 
 #ifdef __cplusplus
 }
diff --git a/components/soc/esp32c6/include/soc/extmem_reg.h b/components/soc/esp32c6/include/soc/extmem_reg.h
index 7af994acca..42cea3bdb3 100644
--- a/components/soc/esp32c6/include/soc/extmem_reg.h
+++ b/components/soc/esp32c6/include/soc/extmem_reg.h
@@ -32,10 +32,10 @@ extern "C" {
 #define EXTMEM_CACHE_WRAP_AROUND_CTRL_REG          (DR_REG_EXTMEM_BASE + 0x20)
 /* EXTMEM_DCACHE_WRAP : R/W ;bitpos:[4] ;default: 1'h0 ; */
 /*description: Set this bit as 1 to enable L1-DCache wrap around mode..*/
-#define EXTMEM_DCACHE_WRAP    (BIT(4))
-#define EXTMEM_DCACHE_WRAP_M  (BIT(4))
-#define EXTMEM_DCACHE_WRAP_V  0x1
-#define EXTMEM_DCACHE_WRAP_S  4
+#define EXTMEM_CACHE_FLASH_WRAP_AROUND    (BIT(4))
+#define EXTMEM_CACHE_FLASH_WRAP_AROUND_M  (BIT(4))
+#define EXTMEM_CACHE_FLASH_WRAP_AROUND_V  0x1
+#define EXTMEM_CACHE_FLASH_WRAP_AROUND_S  4
 
 #define EXTMEM_CACHE_TAG_MEM_POWER_CTRL_REG          (DR_REG_EXTMEM_BASE + 0x24)
 /* EXTMEM_DCACHE_TAG_MEM_FORCE_PU : R/W ;bitpos:[18] ;default: 1'h1 ; */
diff --git a/components/soc/esp32c6/include/soc/mmu.h b/components/soc/esp32c6/include/soc/mmu.h
index db0a754d4b..4ce5d7326f 100644
--- a/components/soc/esp32c6/include/soc/mmu.h
+++ b/components/soc/esp32c6/include/soc/mmu.h
@@ -15,16 +15,18 @@ extern "C" {
 
 /* Defined for flash mmap */
 #define SOC_MMU_REGIONS_COUNT                   1
-#define SOC_MMU_PAGES_PER_REGION                128
+#define SOC_MMU_PAGES_PER_REGION                256
 #define SOC_MMU_IROM0_PAGES_START               (CACHE_IROM_MMU_START / sizeof(uint32_t))
 #define SOC_MMU_IROM0_PAGES_END                 (CACHE_IROM_MMU_END / sizeof(uint32_t))
 #define SOC_MMU_DROM0_PAGES_START               (CACHE_DROM_MMU_START / sizeof(uint32_t))
 #define SOC_MMU_DROM0_PAGES_END                 (CACHE_DROM_MMU_END / sizeof(uint32_t))
-#define SOC_MMU_ADDR_MASK                       MMU_VALID_VAL_MASK
+#define SOC_MMU_INVALID_ENTRY_VAL               MMU_TABLE_INVALID_VAL
+#define SOC_MMU_ADDR_MASK                       (MMU_VALID - 1)
 #define SOC_MMU_PAGE_IN_FLASH(page)             (page) //Always in Flash
+#define SOC_MMU_DPORT_PRO_FLASH_MMU_TABLE       FLASH_MMU_TABLE
 #define SOC_MMU_VADDR1_START_ADDR               IRAM0_CACHE_ADDRESS_LOW
 #define SOC_MMU_PRO_IRAM0_FIRST_USABLE_PAGE     SOC_MMU_IROM0_PAGES_START
-#define SOC_MMU_VADDR0_START_ADDR               (SOC_DROM_LOW + (SOC_MMU_DROM0_PAGES_START * SPI_FLASH_MMU_PAGE_SIZE))
+#define SOC_MMU_VADDR0_START_ADDR               (SOC_IROM_LOW + (SOC_MMU_DROM0_PAGES_START * SPI_FLASH_MMU_PAGE_SIZE))
 #define SOC_MMU_VADDR1_FIRST_USABLE_ADDR        SOC_IROM_LOW
 
 #ifdef __cplusplus
diff --git a/components/soc/esp32c6/include/soc/soc.h b/components/soc/esp32c6/include/soc/soc.h
index 3c0901ab9a..641ddce136 100644
--- a/components/soc/esp32c6/include/soc/soc.h
+++ b/components/soc/esp32c6/include/soc/soc.h
@@ -216,25 +216,6 @@
 #define SOC_ROM_STACK_START         0x4087c770
 
 
-// ESP32C6-TODO @wanglei Need check
-/* Defined for flash mmap */
-#define REGIONS_COUNT                   2
-#define PAGES_PER_REGION                256
-#define IROM0_PAGES_START               (CACHE_IROM_MMU_START / sizeof(uint32_t))
-#define IROM0_PAGES_END                 (CACHE_IROM_MMU_END / sizeof(uint32_t))
-#define DROM0_PAGES_START               (CACHE_DROM_MMU_START / sizeof(uint32_t))
-#define DROM0_PAGES_END                 (CACHE_DROM_MMU_END / sizeof(uint32_t))
-#define INVALID_ENTRY_VAL               MMU_TABLE_INVALID_VAL
-#define VALID_ENTRY_VAL                 MMU_TABLE_VALID_VAL
-#define MMU_ADDR_MASK                   MMU_ADDRESS_MASK
-#define PAGE_IN_FLASH(page)             ((page) | MMU_MSPI_VALID)   // ESP32C6-TODO
-#define VADDR1_START_ADDR               IRAM0_CACHE_ADDRESS_LOW
-#define PRO_IRAM0_FIRST_USABLE_PAGE     IROM0_PAGES_START
-#define VADDR0_START_ADDR               DRAM0_CACHE_ADDRESS_LOW
-#define VADDR1_FIRST_USABLE_ADDR        SOC_IROM_LOW
-
-
-
 //On RISC-V CPUs, the interrupt sources are all external interrupts, whose type, source and priority are configured by SW.
 //There is no HW NMI conception. SW should controlled the masked levels through INT_THRESH_REG.
 

From 06b517efcbd92ef23a254d79619f752f181eb9a2 Mon Sep 17 00:00:00 2001
From: Song Ruo Jing <songruojing@espressif.com>
Date: Tue, 30 Aug 2022 16:10:52 +0800
Subject: [PATCH 318/665] ci: Modify build-test-rules.yml `enable' to `disable`
 to exclude preview targets

---
 components/ulp/.build-test-rules.yml                          | 4 ++--
 examples/peripherals/.build-test-rules.yml                    | 4 ++--
 examples/peripherals/rmt/musical_buzzer/README.md             | 4 ++--
 .../peripherals/rmt/musical_buzzer/pytest_musical_buzzer.py   | 2 +-
 4 files changed, 7 insertions(+), 7 deletions(-)

diff --git a/components/ulp/.build-test-rules.yml b/components/ulp/.build-test-rules.yml
index 919b2e008b..8316bbd3fb 100644
--- a/components/ulp/.build-test-rules.yml
+++ b/components/ulp/.build-test-rules.yml
@@ -5,5 +5,5 @@ components/ulp/test_apps/ulp_fsm:
     - if: SOC_ULP_SUPPORTED == 1
 
 components/ulp/test_apps/ulp_riscv:
-  enable:
-    - if: SOC_RISCV_COPROC_SUPPORTED == 1
+  disable:
+    - if: SOC_RISCV_COPROC_SUPPORTED != 1
diff --git a/examples/peripherals/.build-test-rules.yml b/examples/peripherals/.build-test-rules.yml
index 741b6e777a..9fa2752d25 100644
--- a/examples/peripherals/.build-test-rules.yml
+++ b/examples/peripherals/.build-test-rules.yml
@@ -107,8 +107,8 @@ examples/peripherals/rmt/ir_nec_transceiver:
       reason: lack of runners
 
 examples/peripherals/rmt/musical_buzzer:
-  enable:
-    - if: SOC_RMT_SUPPORT_TX_LOOP_COUNT == 1
+  disable:
+    - if: SOC_RMT_SUPPORT_TX_LOOP_COUNT != 1
 
 examples/peripherals/rmt/onewire_ds18b20:
   disable:
diff --git a/examples/peripherals/rmt/musical_buzzer/README.md b/examples/peripherals/rmt/musical_buzzer/README.md
index 1db9f79d10..0d6d0ad43e 100644
--- a/examples/peripherals/rmt/musical_buzzer/README.md
+++ b/examples/peripherals/rmt/musical_buzzer/README.md
@@ -1,5 +1,5 @@
-| Supported Targets | ESP32-C3 | ESP32-H2 | ESP32-S2 | ESP32-S3 |
-| ----------------- | -------- | -------- | -------- | -------- |
+| Supported Targets | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | -------- | -------- | -------- |
 
 # RMT Transmit Loop Count Example -- Musical Buzzer
 
diff --git a/examples/peripherals/rmt/musical_buzzer/pytest_musical_buzzer.py b/examples/peripherals/rmt/musical_buzzer/pytest_musical_buzzer.py
index 84d7fd3f83..0e03953bc3 100644
--- a/examples/peripherals/rmt/musical_buzzer/pytest_musical_buzzer.py
+++ b/examples/peripherals/rmt/musical_buzzer/pytest_musical_buzzer.py
@@ -8,7 +8,7 @@ from pytest_embedded import Dut
 @pytest.mark.esp32s2
 @pytest.mark.esp32s3
 @pytest.mark.esp32c3
-@pytest.mark.esp32h2
+# @pytest.mark.esp32h2 TODO: uncomment this when remove --preview for h2
 @pytest.mark.generic
 def test_musical_buzzer_example(dut: Dut) -> None:
     dut.expect_exact('example: Create RMT TX channel')

From a17313ad32fdab812aaca72adfffe0423793690e Mon Sep 17 00:00:00 2001
From: "harshal.patil" <harshal.patil@espressif.com>
Date: Thu, 1 Sep 2022 10:24:33 +0530
Subject: [PATCH 319/665] ci: Migrate protocomm unit tests from unit-test-app
 to component-test-app

---
 components/protocomm/test_apps/CMakeLists.txt       |  7 +++++++
 components/protocomm/test_apps/README.md            |  2 ++
 .../{test => test_apps/main}/CMakeLists.txt         |  5 ++---
 .../{test => test_apps/main}/test_protocomm.c       |  5 +++++
 .../protocomm/test_apps/pytest_protocomm_ut.py      | 13 +++++++++++++
 components/protocomm/test_apps/sdkconfig.defaults   |  9 +++++++++
 tools/unit-test-app/configs/default_2_c2            |  2 +-
 tools/unit-test-app/configs/default_3_c2            |  2 +-
 8 files changed, 40 insertions(+), 5 deletions(-)
 create mode 100644 components/protocomm/test_apps/CMakeLists.txt
 create mode 100644 components/protocomm/test_apps/README.md
 rename components/protocomm/{test => test_apps/main}/CMakeLists.txt (51%)
 rename components/protocomm/{test => test_apps/main}/test_protocomm.c (99%)
 create mode 100644 components/protocomm/test_apps/pytest_protocomm_ut.py
 create mode 100644 components/protocomm/test_apps/sdkconfig.defaults

diff --git a/components/protocomm/test_apps/CMakeLists.txt b/components/protocomm/test_apps/CMakeLists.txt
new file mode 100644
index 0000000000..a5df5df3af
--- /dev/null
+++ b/components/protocomm/test_apps/CMakeLists.txt
@@ -0,0 +1,7 @@
+#This is the project CMakeLists.txt file for the test subproject
+cmake_minimum_required(VERSION 3.16)
+
+set(EXTRA_COMPONENT_DIRS "$ENV{IDF_PATH}/tools/unit-test-app/components")
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+project(protocomm_test)
diff --git a/components/protocomm/test_apps/README.md b/components/protocomm/test_apps/README.md
new file mode 100644
index 0000000000..b5be4985c5
--- /dev/null
+++ b/components/protocomm/test_apps/README.md
@@ -0,0 +1,2 @@
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- |
diff --git a/components/protocomm/test/CMakeLists.txt b/components/protocomm/test_apps/main/CMakeLists.txt
similarity index 51%
rename from components/protocomm/test/CMakeLists.txt
rename to components/protocomm/test_apps/main/CMakeLists.txt
index 1e618a976e..bf687e286b 100644
--- a/components/protocomm/test/CMakeLists.txt
+++ b/components/protocomm/test_apps/main/CMakeLists.txt
@@ -1,5 +1,4 @@
 idf_component_register(SRC_DIRS "."
                     PRIV_INCLUDE_DIRS "."
-                    PRIV_INCLUDE_DIRS "../proto-c/"
-                    PRIV_REQUIRES cmock mbedtls protocomm protobuf-c test_utils)
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
+                    PRIV_INCLUDE_DIRS "../../proto-c/"
+                    PRIV_REQUIRES cmock mbedtls protocomm protobuf-c test_utils unity)
diff --git a/components/protocomm/test/test_protocomm.c b/components/protocomm/test_apps/main/test_protocomm.c
similarity index 99%
rename from components/protocomm/test/test_protocomm.c
rename to components/protocomm/test_apps/main/test_protocomm.c
index 8fab4d1181..dbf7ea4057 100644
--- a/components/protocomm/test/test_protocomm.c
+++ b/components/protocomm/test_apps/main/test_protocomm.c
@@ -1183,3 +1183,8 @@ TEST_CASE("security 1 weak session test", "[PROTOCOMM]")
 {
     TEST_ASSERT(test_security1_weak_session() == ESP_OK);
 }
+
+void app_main(void)
+{
+    unity_run_menu();
+}
diff --git a/components/protocomm/test_apps/pytest_protocomm_ut.py b/components/protocomm/test_apps/pytest_protocomm_ut.py
new file mode 100644
index 0000000000..bedefba978
--- /dev/null
+++ b/components/protocomm/test_apps/pytest_protocomm_ut.py
@@ -0,0 +1,13 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: CC0-1.0
+
+import pytest
+from pytest_embedded import Dut
+
+
+@pytest.mark.supported_targets
+@pytest.mark.generic
+def test_protocomm(dut: Dut) -> None:
+    dut.expect_exact('Press ENTER to see the list of tests')
+    dut.write('*')
+    dut.expect_unity_test_output()
diff --git a/components/protocomm/test_apps/sdkconfig.defaults b/components/protocomm/test_apps/sdkconfig.defaults
new file mode 100644
index 0000000000..ec826a5a16
--- /dev/null
+++ b/components/protocomm/test_apps/sdkconfig.defaults
@@ -0,0 +1,9 @@
+# General options for additional checks
+CONFIG_HEAP_POISONING_COMPREHENSIVE=y
+CONFIG_COMPILER_WARN_WRITE_STRINGS=y
+CONFIG_BOOTLOADER_LOG_LEVEL_WARN=y
+CONFIG_FREERTOS_WATCHPOINT_END_OF_STACK=y
+CONFIG_COMPILER_STACK_CHECK_MODE_STRONG=y
+CONFIG_COMPILER_STACK_CHECK=y
+
+CONFIG_ESP_TASK_WDT=n
diff --git a/tools/unit-test-app/configs/default_2_c2 b/tools/unit-test-app/configs/default_2_c2
index b5b89f39c6..546bcb4353 100644
--- a/tools/unit-test-app/configs/default_2_c2
+++ b/tools/unit-test-app/configs/default_2_c2
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be included
 CONFIG_IDF_TARGET="esp32c2"
-TEST_COMPONENTS=app_trace bootloader_support console efuse esp_common esp_eth esp_event esp_hid esp_http_client esp_http_server esp_netif esp_phy esp_ringbuf esp_rom esp_wifi espcoredump hal lwip mbedtls mdns mqtt newlib nvs_flash partition_table protocomm sdmmc spiffs
+TEST_COMPONENTS=app_trace bootloader_support console efuse esp_common esp_eth esp_event esp_hid esp_http_client esp_http_server esp_netif esp_phy esp_ringbuf esp_rom esp_wifi espcoredump hal lwip mbedtls mdns mqtt newlib nvs_flash partition_table sdmmc spiffs
diff --git a/tools/unit-test-app/configs/default_3_c2 b/tools/unit-test-app/configs/default_3_c2
index af8e5fbf11..28f4dae1fa 100644
--- a/tools/unit-test-app/configs/default_3_c2
+++ b/tools/unit-test-app/configs/default_3_c2
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be included
 CONFIG_IDF_TARGET="esp32c2"
-TEST_EXCLUDE_COMPONENTS=app_trace bootloader_support console efuse esp_common esp_eth esp_event esp_hid esp_http_client esp_http_server esp_netif esp_phy esp_ringbuf esp_rom esp_wifi espcoredump hal lwip mbedtls mdns mqtt newlib nvs_flash partition_table protocomm sdmmc spiffs freertos esp_hw_support esp_ipc esp_system esp_timer driver heap pthread soc spi_flash vfs
+TEST_EXCLUDE_COMPONENTS=app_trace bootloader_support console efuse esp_common esp_eth esp_event esp_hid esp_http_client esp_http_server esp_netif esp_phy esp_ringbuf esp_rom esp_wifi espcoredump hal lwip mbedtls mdns mqtt newlib nvs_flash partition_table sdmmc spiffs freertos esp_hw_support esp_ipc esp_system esp_timer driver heap pthread soc spi_flash vfs

From c401efa7bb1b94e4a57581efe8c364aa5a3d9f6f Mon Sep 17 00:00:00 2001
From: Roshan Bangar <roshan.bangar@espressif.com>
Date: Tue, 19 Jul 2022 10:34:50 +0530
Subject: [PATCH 320/665] Nimble : updated debug level for a print to avoid
 unwanted console log.

---
 components/bt/host/nimble/nimble                         | 2 +-
 components/bt/porting/npl/freertos/src/npl_os_freertos.c | 2 +-
 2 files changed, 2 insertions(+), 2 deletions(-)

diff --git a/components/bt/host/nimble/nimble b/components/bt/host/nimble/nimble
index 74d70a94d5..b82f269893 160000
--- a/components/bt/host/nimble/nimble
+++ b/components/bt/host/nimble/nimble
@@ -1 +1 @@
-Subproject commit 74d70a94d583f031ffad2ad5e0f3f10375ebf0eb
+Subproject commit b82f26989365f15c67f229f6bd6090080cfd228e
diff --git a/components/bt/porting/npl/freertos/src/npl_os_freertos.c b/components/bt/porting/npl/freertos/src/npl_os_freertos.c
index eef5153beb..7738e6e2d3 100644
--- a/components/bt/porting/npl/freertos/src/npl_os_freertos.c
+++ b/components/bt/porting/npl/freertos/src/npl_os_freertos.c
@@ -765,7 +765,7 @@ IRAM_ATTR npl_freertos_callout_deinit(struct ble_npl_callout *co)
     esp_err_t err = esp_timer_stop(callout->handle);
     if(err != ESP_OK) {
         if (err != ESP_ERR_INVALID_STATE) { // ESP_ERR_INVALID_STATE is expected when timer is already stopped
-            ESP_LOGW(TAG, "Timer not stopped");
+            ESP_LOGD(TAG, "Timer not stopped");
         }
     }
     err = esp_timer_delete(callout->handle);

From 1c92feae38005d0777f46c630bea57cc7871cb8e Mon Sep 17 00:00:00 2001
From: Harshit Malpani <harshit.malpani@espressif.com>
Date: Thu, 1 Sep 2022 12:04:40 +0530
Subject: [PATCH 321/665] esp_https_ota: fix bug where `http_client_init_cb` is
 called after `esp_http_client_perform()` instead of before.

Closes https://github.com/espressif/esp-idf/issues/9581
---
 components/esp_https_ota/src/esp_https_ota.c | 16 ++++++++--------
 1 file changed, 8 insertions(+), 8 deletions(-)

diff --git a/components/esp_https_ota/src/esp_https_ota.c b/components/esp_https_ota/src/esp_https_ota.c
index 76dc53cace..9d162c6387 100644
--- a/components/esp_https_ota/src/esp_https_ota.c
+++ b/components/esp_https_ota/src/esp_https_ota.c
@@ -254,6 +254,14 @@ esp_err_t esp_https_ota_begin(const esp_https_ota_config_t *ota_config, esp_http
         goto failure;
     }
 
+    if (ota_config->http_client_init_cb) {
+        err = ota_config->http_client_init_cb(https_ota_handle->http_client);
+        if (err != ESP_OK) {
+            ESP_LOGE(TAG, "http_client_init_cb returned 0x%x", err);
+            goto http_cleanup;
+        }
+    }
+
     if (https_ota_handle->partial_http_download) {
         esp_http_client_set_method(https_ota_handle->http_client, HTTP_METHOD_HEAD);
         err = esp_http_client_perform(https_ota_handle->http_client);
@@ -286,14 +294,6 @@ esp_err_t esp_https_ota_begin(const esp_https_ota_config_t *ota_config, esp_http
         esp_http_client_set_method(https_ota_handle->http_client, HTTP_METHOD_GET);
     }
 
-    if (ota_config->http_client_init_cb) {
-        err = ota_config->http_client_init_cb(https_ota_handle->http_client);
-        if (err != ESP_OK) {
-            ESP_LOGE(TAG, "http_client_init_cb returned 0x%x", err);
-            goto http_cleanup;
-        }
-    }
-
     err = _http_connect(https_ota_handle->http_client);
     if (err != ESP_OK) {
         ESP_LOGE(TAG, "Failed to establish HTTP connection");

From aea2fe08162e1ba86ad0189178c1f1cf29238bbd Mon Sep 17 00:00:00 2001
From: KonstantinKondrashov <konstantin@espressif.com>
Date: Thu, 14 Jul 2022 00:28:59 +0800
Subject: [PATCH 322/665] freertos: Adds new APIs to set/get and restore base
 priority

Closes https://github.com/espressif/esp-idf/issues/7580
---
 .../include/freertos/idf_additions.h          |  48 +++++
 .../include/freertos/idf_additions_inc.h      |  33 +++
 .../freertos_tasks_c_additions.h              | 202 ++++++++++++++++++
 components/freertos/linker.lf                 |   2 +
 components/freertos/linker_smp.lf             |   2 +
 components/spi_flash/cache_utils.c            |   8 +-
 6 files changed, 292 insertions(+), 3 deletions(-)
 create mode 100644 components/freertos/esp_additions/include/freertos/idf_additions_inc.h

diff --git a/components/freertos/esp_additions/include/freertos/idf_additions.h b/components/freertos/esp_additions/include/freertos/idf_additions.h
index 038deb950d..6523575c8d 100644
--- a/components/freertos/esp_additions/include/freertos/idf_additions.h
+++ b/components/freertos/esp_additions/include/freertos/idf_additions.h
@@ -7,6 +7,7 @@
 #include "sdkconfig.h"
 #include "freertos/FreeRTOS.h"
 #include "freertos/task.h"
+#include "idf_additions_inc.h"
 
 #if CONFIG_FREERTOS_SMP || __DOXYGEN__
 
@@ -141,3 +142,50 @@ BaseType_t xTaskGetAffinity( TaskHandle_t xTask );
 #endif // CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS
 
 #endif // CONFIG_FREERTOS_SMP || __DOXYGEN__
+
+#if ( INCLUDE_vTaskPrioritySet == 1 )
+
+/**
+ * INCLUDE_vTaskPrioritySet must be defined as 1 for this function to be available.
+ * See the configuration section for more information.
+ *
+ * Saves the current priority and current base priority of a task, then raises the tasks
+ * current and base priority to uxNewPriority if uxNewPriority is of a higher priority.
+ * Once a task's priority has been raised with this function, the priority can be restored
+ * by calling prvTaskPriorityRestore()
+ * - Note that this function differs from vTaskPrioritySet() as the task's current priority
+ *   will be modified even if the task has already inherited a priority.
+ * - This function is intended for special circumstance where a task must be forced immediately
+ *   to a higher priority.
+ *
+ * For configUSE_MUTEXES == 0: A context switch will occur before the function returns if the priority
+ * being set is higher than the currently executing task.
+ *
+ * @note This functions is private is only be called internally within various IDF components.
+ *       Users should never call this function from their application.
+ *
+ * @note vTaskPrioritySet() should not be called while a task's priority is already raised via this function
+ *
+ * @param pxSavedPriority returns base and current priorities
+ *
+ * @param uxNewPriority The priority to which the task will be set.
+ */
+void prvTaskPriorityRaise( prvTaskSavedPriority_t * pxSavedPriority, UBaseType_t uxNewPriority );
+
+/**
+ * INCLUDE_vTaskPrioritySet must be defined as 1 for this function to be available.
+ * See the configuration section for more information.
+ *
+ * Restore a task's priority that was previously raised by prvTaskPriorityRaise().
+ *
+ * For configUSE_MUTEXES == 0: A context switch will occur before the function returns if the priority
+ * being set is higher than the currently executing task.
+ *
+ * @note This functions is private is only be called internally within various IDF components.
+ *       Users should never call this function from their application.
+ *
+ * @param pxSavedPriority previously saved base and current priorities that need to be restored
+ */
+void prvTaskPriorityRestore( prvTaskSavedPriority_t * pxSavedPriority );
+
+#endif // ( INCLUDE_vTaskPrioritySet == 1)
diff --git a/components/freertos/esp_additions/include/freertos/idf_additions_inc.h b/components/freertos/esp_additions/include/freertos/idf_additions_inc.h
new file mode 100644
index 0000000000..25b0b6d9a4
--- /dev/null
+++ b/components/freertos/esp_additions/include/freertos/idf_additions_inc.h
@@ -0,0 +1,33 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+
+#ifndef FREERTOS_ADDITITIONS_INC_H_
+#define FREERTOS_ADDITITIONS_INC_H_
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#include "sdkconfig.h"
+#include "freertos/FreeRTOS.h"
+
+#if ( INCLUDE_vTaskPrioritySet == 1 )
+
+typedef struct {
+    UBaseType_t uxPriority;
+#if ( configUSE_MUTEXES == 1 )
+    UBaseType_t uxBasePriority;
+#endif
+} prvTaskSavedPriority_t;
+
+#endif // ( INCLUDE_vTaskPrioritySet == 1)
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif //FREERTOS_ADDITITIONS_INC_H_
diff --git a/components/freertos/esp_additions/private_include/freertos_tasks_c_additions.h b/components/freertos/esp_additions/private_include/freertos_tasks_c_additions.h
index f5ecdbb5a9..bc43cabdcd 100644
--- a/components/freertos/esp_additions/private_include/freertos_tasks_c_additions.h
+++ b/components/freertos/esp_additions/private_include/freertos_tasks_c_additions.h
@@ -7,6 +7,7 @@
 #pragma once
 
 #include "sdkconfig.h"
+#include "idf_additions_inc.h"
 
 /**
  * This file will be included in `tasks.c` file, thus, it must NOT be included
@@ -393,3 +394,204 @@ void vTaskSetThreadLocalStoragePointerAndDelCallback( TaskHandle_t xTaskToSet, B
 #endif // CONFIG_FREERTOS_TLSP_DELETION_CALLBACKS
 
 #endif // CONFIG_FREERTOS_SMP
+
+#if ( INCLUDE_vTaskPrioritySet == 1 )
+
+void prvTaskPriorityRaise( prvTaskSavedPriority_t * pxSavedPriority, UBaseType_t uxNewPriority )
+{
+    TCB_t * pxTCB;
+    UBaseType_t uxPriorityUsedOnEntry;
+
+    configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
+
+    /* Ensure the new priority is valid. */
+    if( uxNewPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
+    {
+        uxNewPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
+    }
+
+#if CONFIG_FREERTOS_SMP
+    taskENTER_CRITICAL();
+#else
+    taskENTER_CRITICAL( &xKernelLock );
+#endif
+    {
+        pxTCB = prvGetTCBFromHandle( NULL );
+
+        #if ( configUSE_MUTEXES == 1 )
+        {
+            pxSavedPriority->uxPriority = pxTCB->uxPriority;
+            pxSavedPriority->uxBasePriority = pxTCB->uxBasePriority;
+
+            /* If uxNewPriority < uxBasePriority, then there is nothing else to
+             * do, as uxBasePriority is always <= uxPriority. */
+            if( uxNewPriority > pxTCB->uxBasePriority )
+            {
+                pxTCB->uxBasePriority = uxNewPriority;
+
+                /* Remember the task's current priority before attempting to
+                 * change it. If the task's current priority is changed, it must
+                 * be done so before moving the task between task lists) in order
+                 * for the taskRESET_READY_PRIORITY() macro to function correctly. */
+                uxPriorityUsedOnEntry = pxTCB->uxPriority;
+
+                if( uxNewPriority > pxTCB->uxPriority )
+                {
+                    pxTCB->uxPriority = uxNewPriority;
+
+                    /* Only reset the event list item value if the value is not
+                     * being used for anything else. */
+                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
+                    {
+                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
+                    }
+
+                    /* If the task is in the blocked or suspended list we need do
+                     * nothing more than change its priority variable. However, if
+                     * the task is in a ready list it needs to be removed and placed
+                     * in the list appropriate to its new priority. */
+                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
+                    {
+                        /* The task is currently in its ready list - remove before
+                         * adding it to its new ready list.  As we are in a critical
+                         * section we can do this even if the scheduler is suspended. */
+                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
+                        {
+                            /* It is known that the task is in its ready list so
+                             * there is no need to check again and the port level
+                             * reset macro can be called directly. */
+                            portRESET_READY_PRIORITY( uxPriorityUsedOnEntry, uxTopReadyPriority );
+                        }
+                        prvAddTaskToReadyList( pxTCB );
+                    }
+                }
+            }
+        }
+        #else /* if ( configUSE_MUTEXES == 1 ) */
+        {
+            pxSavedPriority->uxPriority = pxTCB->uxPriority;
+            if ( uxNewPriority > pxTCB->uxPriority)
+            {
+                vTaskPrioritySet( NULL, uxNewPriority );
+            }
+        }
+        #endif
+    }
+#if CONFIG_FREERTOS_SMP
+    taskEXIT_CRITICAL();
+#else
+    taskEXIT_CRITICAL( &xKernelLock );
+#endif
+}
+
+void prvTaskPriorityRestore( prvTaskSavedPriority_t * pxSavedPriority )
+{
+    TCB_t * pxTCB;
+    UBaseType_t uxNewPriority;
+    UBaseType_t uxPriorityUsedOnEntry;
+    UBaseType_t uxBasePriorityUsedOnEntry;
+    BaseType_t xYieldRequired = pdFALSE;
+
+#if CONFIG_FREERTOS_SMP
+    taskENTER_CRITICAL();
+#else
+    taskENTER_CRITICAL( &xKernelLock );
+#endif
+    {
+        pxTCB = prvGetTCBFromHandle( NULL );
+
+        #if ( configUSE_MUTEXES == 1 )
+        {
+            /* If the saved uxBasePriority == the task's uxBasePriority, it means
+             * that prvTaskPriorityRaise() never raised the task's uxBasePriority.
+             * In that case, there is nothing else to do. */
+            if( pxSavedPriority->uxBasePriority != pxTCB->uxBasePriority )
+            {
+                uxBasePriorityUsedOnEntry = pxTCB->uxBasePriority;
+                pxTCB->uxBasePriority = pxSavedPriority->uxBasePriority;
+
+                /* Remember the task's current priority before attempting to
+                 * change it. If the task's current priority is changed, it must
+                 * be done so before moving the task between task lists in order
+                 * for the taskRESET_READY_PRIORITY() macro to function correctly. */
+                uxPriorityUsedOnEntry = pxTCB->uxPriority;
+
+                /* Check if the task inherited a priority after prvTaskPriorityRaise().
+                 * If this is the case, there is nothing else to do. The priority
+                 * will be restored when the task disinherits its priority. */
+                if( pxTCB->uxPriority == uxBasePriorityUsedOnEntry )
+                {
+                    if( pxTCB->uxMutexesHeld == 0 )
+                    {
+                        /* The task may have inherited a priority before prvTaskPriorityRaise()
+                         * then disinherited a priority after prvTaskPriorityRaise().
+                         * Thus we need set the uxPriority to the saved base priority
+                         * so that the task's priority gets restored to the priority
+                         * before any inheritance or raising. */
+                        pxTCB->uxPriority = pxSavedPriority->uxBasePriority;
+                    }
+                    else
+                    {
+                        /* The task may have inherited a priority before prvTaskPriorityRaise()
+                         * was called. Thus, we need to restore uxPriority to the
+                         * "saved uxPriority" so that the task still retains that
+                         * inherited priority. */
+                        pxTCB->uxPriority = pxSavedPriority->uxPriority;
+                    }
+                    uxNewPriority = pxTCB->uxPriority;
+
+                    if( uxNewPriority < uxPriorityUsedOnEntry )
+                    {
+                        /* Setting the priority of the running task down means
+                        * there may now be another task of higher priority that
+                        * is ready to execute. */
+                        xYieldRequired = pdTRUE;
+                    }
+
+                    /* Only reset the event list item value if the value is not
+                     * being used for anything else. */
+                    if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
+                    {
+                        listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
+                    }
+
+                    /* If the task is in the blocked or suspended list we need do
+                     * nothing more than change its priority variable. However, if
+                     * the task is in a ready list it needs to be removed and placed
+                     * in the list appropriate to its new priority. */
+                    if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
+                    {
+                        /* The task is currently in its ready list - remove before
+                         * adding it to its new ready list.  As we are in a critical
+                         * section we can do this even if the scheduler is suspended. */
+                        if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
+                        {
+                            /* It is known that the task is in its ready list so
+                             * there is no need to check again and the port level
+                             * reset macro can be called directly. */
+                            portRESET_READY_PRIORITY( uxPriorityUsedOnEntry, uxTopReadyPriority );
+                        }
+                        prvAddTaskToReadyList( pxTCB );
+                    }
+
+                    if( xYieldRequired != pdFALSE )
+                    {
+                        taskYIELD_IF_USING_PREEMPTION();
+                    }
+                }
+            }
+        }
+        #else /* if ( configUSE_MUTEXES == 1 ) */
+        {
+            vTaskPrioritySet( NULL, pxSavedPriority->uxPriority );
+        }
+        #endif
+    }
+#if CONFIG_FREERTOS_SMP
+    taskEXIT_CRITICAL();
+#else
+    taskEXIT_CRITICAL( &xKernelLock );
+#endif
+}
+
+#endif // ( INCLUDE_vTaskPrioritySet == 1 )
diff --git a/components/freertos/linker.lf b/components/freertos/linker.lf
index 58fda61f49..173a62af78 100644
--- a/components/freertos/linker.lf
+++ b/components/freertos/linker.lf
@@ -34,6 +34,8 @@ entries:
         tasks: vTaskRemoveFromUnorderedEventList (default)
         tasks: uxTaskPriorityGet (default)
         tasks: vTaskPrioritySet (default)
+        tasks: prvTaskPriorityRaise (default)
+        tasks: prvTaskPriorityRestore (default)
         tasks: vTaskSetThreadLocalStoragePointerAndDelCallback (default)
         tasks: pvTaskGetThreadLocalStoragePointer (default)
         tasks: xTaskGetCurrentTaskHandleForCPU (default)
diff --git a/components/freertos/linker_smp.lf b/components/freertos/linker_smp.lf
index ff9ba77f55..01f7c5b211 100644
--- a/components/freertos/linker_smp.lf
+++ b/components/freertos/linker_smp.lf
@@ -76,6 +76,8 @@ entries:
         tasks: eTaskGetState (default)
         tasks: uxTaskPriorityGet (default)
         tasks: vTaskPrioritySet (default)
+        tasks: prvTaskPriorityRaise (default)
+        tasks: prvTaskPriorityRestore (default)
         tasks: vTaskSuspend (default)
         tasks: vTaskResume (default)
         tasks: prvCreateIdleTasks (default)
diff --git a/components/spi_flash/cache_utils.c b/components/spi_flash/cache_utils.c
index 89bb53e8fc..d2021dc27d 100644
--- a/components/spi_flash/cache_utils.c
+++ b/components/spi_flash/cache_utils.c
@@ -11,6 +11,7 @@
 
 #include <freertos/FreeRTOS.h>
 #include <freertos/task.h>
+#include <freertos/idf_additions.h>
 #include <freertos/semphr.h>
 #if CONFIG_IDF_TARGET_ESP32
 #include "soc/dport_reg.h"
@@ -170,8 +171,9 @@ void IRAM_ATTR spi_flash_disable_interrupts_caches_and_other_cpu(void)
     } else {
         // Temporarily raise current task priority to prevent a deadlock while
         // waiting for IPC task to start on the other CPU
-        int old_prio = uxTaskPriorityGet(NULL);
-        vTaskPrioritySet(NULL, configMAX_PRIORITIES - 1);
+        prvTaskSavedPriority_t SavedPriority;
+        prvTaskPriorityRaise(&SavedPriority, configMAX_PRIORITIES - 1);
+
         // Signal to the spi_flash_op_block_task on the other CPU that we need it to
         // disable cache there and block other tasks from executing.
         s_flash_op_can_start = false;
@@ -189,7 +191,7 @@ void IRAM_ATTR spi_flash_disable_interrupts_caches_and_other_cpu(void)
         vTaskSuspendAll();
 #endif // CONFIG_FREERTOS_SMP
         // Can now set the priority back to the normal one
-        vTaskPrioritySet(NULL, old_prio);
+        prvTaskPriorityRestore(&SavedPriority);
         // This is guaranteed to run on CPU <cpuid> because the other CPU is now
         // occupied by highest priority task
         assert(xPortGetCoreID() == cpuid);

From 31b88a4c88a757d9afcd50b72c8aeefd0c5c70ac Mon Sep 17 00:00:00 2001
From: Cao Sen Miao <caosenmiao@espressif.com>
Date: Wed, 24 Aug 2022 16:29:00 +0800
Subject: [PATCH 323/665] I2C: Refactor i2c hal and ll

---
 components/driver/i2c.c                       | 165 +++--
 components/hal/esp32/include/hal/i2c_ll.h     | 556 +++++++++--------
 components/hal/esp32c2/include/hal/i2c_ll.h   | 320 +++++-----
 components/hal/esp32c3/include/hal/i2c_ll.h   | 501 ++++++++-------
 components/hal/esp32h2/include/hal/i2c_ll.h   | 514 ++++++++--------
 components/hal/esp32s2/include/hal/i2c_ll.h   | 501 +++++++--------
 components/hal/esp32s3/include/hal/i2c_ll.h   | 569 +++++++++---------
 components/hal/i2c_hal.c                      | 187 ++----
 components/hal/i2c_hal_iram.c                 |  48 +-
 components/hal/include/hal/i2c_hal.h          | 510 ++--------------
 components/hal/include/hal/i2c_types.h        |  32 +
 .../esp32c2/include/soc/Kconfig.soc_caps.in   |   2 +-
 components/soc/esp32c2/include/soc/soc_caps.h |   2 +-
 13 files changed, 1669 insertions(+), 2238 deletions(-)

diff --git a/components/driver/i2c.c b/components/driver/i2c.c
index fa0a2906e7..2889955ea4 100644
--- a/components/driver/i2c.c
+++ b/components/driver/i2c.c
@@ -34,8 +34,6 @@
 #include "clk_ctrl_os.h"
 #endif
 
-
-
 static const char *I2C_TAG = "i2c";
 
 /* DRAM_ATTR is required to avoid I2C array placed in flash, due to accessed from ISR */
@@ -376,8 +374,8 @@ esp_err_t i2c_driver_install(i2c_port_t i2c_num, i2c_mode_t mode, size_t slv_rx_
     }
     i2c_hw_enable(i2c_num);
     //Disable I2C interrupt.
-    i2c_hal_disable_intr_mask(&(i2c_context[i2c_num].hal), I2C_LL_INTR_MASK);
-    i2c_hal_clr_intsts_mask(&(i2c_context[i2c_num].hal), I2C_LL_INTR_MASK);
+    i2c_ll_disable_intr_mask(i2c_context[i2c_num].hal.dev, I2C_LL_INTR_MASK);
+    i2c_ll_clear_intr_mask(i2c_context[i2c_num].hal.dev, I2C_LL_INTR_MASK);
     //hook isr handler
     ret = esp_intr_alloc(i2c_periph_signal[i2c_num].irq, intr_alloc_flags,
                            i2c_isr_handler_default, p_i2c_obj[i2c_num],
@@ -386,7 +384,7 @@ esp_err_t i2c_driver_install(i2c_port_t i2c_num, i2c_mode_t mode, size_t slv_rx_
 #if SOC_I2C_SUPPORT_SLAVE
     //Enable I2C slave rx interrupt
     if (mode == I2C_MODE_SLAVE) {
-        i2c_hal_enable_slave_rx_it(&(i2c_context[i2c_num].hal));
+        i2c_ll_slave_enable_rx_it(i2c_context[i2c_num].hal.dev);
     }
 #endif // SOC_I2C_SUPPORT_SLAVE
     return ESP_OK;
@@ -443,7 +441,7 @@ esp_err_t i2c_driver_delete(i2c_port_t i2c_num)
     ESP_RETURN_ON_FALSE(p_i2c_obj[i2c_num] != NULL, ESP_FAIL, I2C_TAG, I2C_DRIVER_ERR_STR);
 
     i2c_obj_t *p_i2c = p_i2c_obj[i2c_num];
-    i2c_hal_disable_intr_mask(&(i2c_context[i2c_num].hal), I2C_LL_INTR_MASK);
+    i2c_ll_disable_intr_mask(i2c_context[i2c_num].hal.dev, I2C_LL_INTR_MASK);
     esp_intr_free(p_i2c->intr_handle);
     p_i2c->intr_handle = NULL;
 
@@ -500,7 +498,7 @@ esp_err_t i2c_reset_tx_fifo(i2c_port_t i2c_num)
 {
     ESP_RETURN_ON_FALSE(i2c_num < I2C_NUM_MAX, ESP_ERR_INVALID_ARG, I2C_TAG, I2C_NUM_ERROR_STR);
     I2C_ENTER_CRITICAL(&(i2c_context[i2c_num].spinlock));
-    i2c_hal_txfifo_rst(&(i2c_context[i2c_num].hal));
+    i2c_ll_txfifo_rst(i2c_context[i2c_num].hal.dev);
     I2C_EXIT_CRITICAL(&(i2c_context[i2c_num].spinlock));
     return ESP_OK;
 }
@@ -509,7 +507,7 @@ esp_err_t i2c_reset_rx_fifo(i2c_port_t i2c_num)
 {
     ESP_RETURN_ON_FALSE(i2c_num < I2C_NUM_MAX, ESP_ERR_INVALID_ARG, I2C_TAG, I2C_NUM_ERROR_STR);
     I2C_ENTER_CRITICAL(&(i2c_context[i2c_num].spinlock));
-    i2c_hal_rxfifo_rst(&(i2c_context[i2c_num].hal));
+    i2c_ll_rxfifo_rst(i2c_context[i2c_num].hal.dev);
     I2C_EXIT_CRITICAL(&(i2c_context[i2c_num].spinlock));
     return ESP_OK;
 }
@@ -522,7 +520,7 @@ static void IRAM_ATTR i2c_isr_handler_default(void *arg)
     // On C3 and S3 targets, the I2C may trigger a spurious interrupt,
     // in order to detect these false positive, check the I2C's hardware interrupt mask
     uint32_t int_mask;
-    i2c_hal_get_intsts_mask(&(i2c_context[i2c_num].hal), &int_mask);
+    i2c_ll_get_intr_mask(i2c_context[i2c_num].hal.dev, &int_mask);
     if (int_mask == 0) {
         return;
     }
@@ -561,25 +559,25 @@ static void IRAM_ATTR i2c_isr_handler_default(void *arg)
     }
 #if SOC_I2C_SUPPORT_SLAVE
     else {
-        i2c_hal_slave_handle_event(&(i2c_context[i2c_num].hal), &evt_type);
+        i2c_ll_slave_get_event(i2c_context[i2c_num].hal.dev, &evt_type);
         if (evt_type == I2C_INTR_EVENT_TRANS_DONE || evt_type == I2C_INTR_EVENT_RXFIFO_FULL) {
             uint32_t rx_fifo_cnt;
-            i2c_hal_get_rxfifo_cnt(&(i2c_context[i2c_num].hal), &rx_fifo_cnt);
-            i2c_hal_read_rxfifo(&(i2c_context[i2c_num].hal), p_i2c->data_buf, rx_fifo_cnt);
+            i2c_ll_get_rxfifo_cnt(i2c_context[i2c_num].hal.dev, &rx_fifo_cnt);
+            i2c_ll_read_rxfifo(i2c_context[i2c_num].hal.dev, p_i2c->data_buf, rx_fifo_cnt);
             xRingbufferSendFromISR(p_i2c->rx_ring_buf, p_i2c->data_buf, rx_fifo_cnt, &HPTaskAwoken);
-            i2c_hal_slave_clr_rx_it(&(i2c_context[i2c_num].hal));
+            i2c_ll_clear_intr_mask(i2c_context[i2c_num].hal.dev, int_mask);
         } else if (evt_type == I2C_INTR_EVENT_TXFIFO_EMPTY) {
             uint32_t tx_fifo_rem;
-            i2c_hal_get_txfifo_cnt(&(i2c_context[i2c_num].hal), &tx_fifo_rem);
+            i2c_ll_get_txfifo_len(i2c_context[i2c_num].hal.dev, &tx_fifo_rem);
             size_t size = 0;
             uint8_t *data = (uint8_t *) xRingbufferReceiveUpToFromISR(p_i2c->tx_ring_buf, &size, tx_fifo_rem);
             if (data) {
-                i2c_hal_write_txfifo(&(i2c_context[i2c_num].hal), data, size);
+                i2c_ll_write_txfifo(i2c_context[i2c_num].hal.dev, data, size);
                 vRingbufferReturnItemFromISR(p_i2c->tx_ring_buf, data, &HPTaskAwoken);
             } else {
-                i2c_hal_disable_slave_tx_it(&(i2c_context[i2c_num].hal));
+                i2c_ll_slave_disable_tx_it(i2c_context[i2c_num].hal.dev);
             }
-            i2c_hal_slave_clr_tx_it(&(i2c_context[i2c_num].hal));
+            i2c_ll_clear_intr_mask(i2c_context[i2c_num].hal.dev, int_mask);
         }
     }
 #endif // SOC_I2C_SUPPORT_SLAVE
@@ -595,8 +593,8 @@ esp_err_t i2c_set_data_mode(i2c_port_t i2c_num, i2c_trans_mode_t tx_trans_mode,
     ESP_RETURN_ON_FALSE(tx_trans_mode < I2C_DATA_MODE_MAX, ESP_ERR_INVALID_ARG, I2C_TAG, I2C_TRANS_MODE_ERR_STR);
     ESP_RETURN_ON_FALSE(rx_trans_mode < I2C_DATA_MODE_MAX, ESP_ERR_INVALID_ARG, I2C_TAG, I2C_TRANS_MODE_ERR_STR);
     I2C_ENTER_CRITICAL(&(i2c_context[i2c_num].spinlock));
-    i2c_hal_set_data_mode(&(i2c_context[i2c_num].hal), tx_trans_mode, rx_trans_mode);
-    i2c_hal_update_config(&(i2c_context[i2c_num].hal));
+    i2c_ll_set_data_mode(i2c_context[i2c_num].hal.dev, tx_trans_mode, rx_trans_mode);
+    i2c_ll_update(i2c_context[i2c_num].hal.dev);
     I2C_EXIT_CRITICAL(&(i2c_context[i2c_num].spinlock));
     return ESP_OK;
 }
@@ -604,7 +602,7 @@ esp_err_t i2c_set_data_mode(i2c_port_t i2c_num, i2c_trans_mode_t tx_trans_mode,
 esp_err_t i2c_get_data_mode(i2c_port_t i2c_num, i2c_trans_mode_t *tx_trans_mode, i2c_trans_mode_t *rx_trans_mode)
 {
     ESP_RETURN_ON_FALSE(i2c_num < I2C_NUM_MAX, ESP_ERR_INVALID_ARG, I2C_TAG, I2C_NUM_ERROR_STR);
-    i2c_hal_get_data_mode(&(i2c_context[i2c_num].hal), tx_trans_mode, rx_trans_mode);
+    i2c_ll_get_data_mode(i2c_context[i2c_num].hal.dev, tx_trans_mode, rx_trans_mode);
     return ESP_OK;
 }
 
@@ -642,7 +640,7 @@ static esp_err_t i2c_master_clear_bus(i2c_port_t i2c_num)
     gpio_set_level(sda_io, 1); // STOP, SDA low -> high while SCL is HIGH
     i2c_set_pin(i2c_num, sda_io, scl_io, 1, 1, I2C_MODE_MASTER);
 #else
-    i2c_hal_master_clr_bus(&(i2c_context[i2c_num].hal));
+    i2c_ll_master_clr_bus(i2c_context[i2c_num].hal.dev);
 #endif
     return ESP_OK;
 }
@@ -656,36 +654,24 @@ static esp_err_t i2c_hw_fsm_reset(i2c_port_t i2c_num)
 // A workaround for avoiding cause timeout issue when using
 // hardware reset.
 #if !SOC_I2C_SUPPORT_HW_FSM_RST
-    int scl_low_period, scl_high_period, scl_wait_high_period;
-    int scl_start_hold, scl_rstart_setup;
-    int scl_stop_hold, scl_stop_setup;
-    int sda_hold, sda_sample;
-    int timeout;
+    i2c_hal_timing_config_t timing_config;
     uint8_t filter_cfg;
 
-    i2c_hal_get_scl_clk_timing(&(i2c_context[i2c_num].hal), &scl_high_period, &scl_low_period, &scl_wait_high_period);
-    i2c_hal_get_start_timing(&(i2c_context[i2c_num].hal), &scl_rstart_setup, &scl_start_hold);
-    i2c_hal_get_stop_timing(&(i2c_context[i2c_num].hal), &scl_stop_setup, &scl_stop_hold);
-    i2c_hal_get_sda_timing(&(i2c_context[i2c_num].hal), &sda_sample, &sda_hold);
-    i2c_hal_get_tout(&(i2c_context[i2c_num].hal), &timeout);
-    i2c_hal_get_filter(&(i2c_context[i2c_num].hal), &filter_cfg);
+    i2c_hal_get_timing_config(&i2c_context[i2c_num].hal, &timing_config);
+    i2c_ll_get_filter(i2c_context[i2c_num].hal.dev, &filter_cfg);
 
     //to reset the I2C hw module, we need re-enable the hw
     i2c_hw_disable(i2c_num);
     i2c_master_clear_bus(i2c_num);
     i2c_hw_enable(i2c_num);
 
-    i2c_hal_master_init(&(i2c_context[i2c_num].hal), i2c_num);
-    i2c_hal_disable_intr_mask(&(i2c_context[i2c_num].hal), I2C_LL_INTR_MASK);
-    i2c_hal_clr_intsts_mask(&(i2c_context[i2c_num].hal), I2C_LL_INTR_MASK);
-    i2c_hal_set_scl_clk_timing(&(i2c_context[i2c_num].hal), scl_high_period, scl_low_period, scl_wait_high_period);
-    i2c_hal_set_start_timing(&(i2c_context[i2c_num].hal), scl_rstart_setup, scl_start_hold);
-    i2c_hal_set_stop_timing(&(i2c_context[i2c_num].hal), scl_stop_setup, scl_stop_hold);
-    i2c_hal_set_sda_timing(&(i2c_context[i2c_num].hal), sda_sample, sda_hold);
-    i2c_hal_set_tout(&(i2c_context[i2c_num].hal), timeout);
-    i2c_hal_set_filter(&(i2c_context[i2c_num].hal), filter_cfg);
+    i2c_hal_master_init(&(i2c_context[i2c_num].hal));
+    i2c_ll_disable_intr_mask(i2c_context[i2c_num].hal.dev, I2C_LL_INTR_MASK);
+    i2c_ll_clear_intr_mask(i2c_context[i2c_num].hal.dev, I2C_LL_INTR_MASK);
+    i2c_hal_set_timing_config(&i2c_context[i2c_num].hal, &timing_config);
+    i2c_ll_set_filter(i2c_context[i2c_num].hal.dev, filter_cfg);
 #else
-    i2c_hal_master_fsm_rst(&(i2c_context[i2c_num].hal));
+    i2c_ll_master_fsm_rst(i2c_context[i2c_num].hal.dev);
     i2c_master_clear_bus(i2c_num);
 #endif
     return ESP_OK;
@@ -769,28 +755,29 @@ esp_err_t i2c_param_config(i2c_port_t i2c_num, const i2c_config_t *i2c_conf)
     }
     i2c_hw_enable(i2c_num);
     I2C_ENTER_CRITICAL(&(i2c_context[i2c_num].spinlock));
-    i2c_hal_disable_intr_mask(&(i2c_context[i2c_num].hal), I2C_LL_INTR_MASK);
-    i2c_hal_clr_intsts_mask(&(i2c_context[i2c_num].hal), I2C_LL_INTR_MASK);
+    i2c_ll_disable_intr_mask(i2c_context[i2c_num].hal.dev, I2C_LL_INTR_MASK);
+    i2c_ll_clear_intr_mask(i2c_context[i2c_num].hal.dev, I2C_LL_INTR_MASK);
 #if SOC_I2C_SUPPORT_SLAVE
     if (i2c_conf->mode == I2C_MODE_SLAVE) {  //slave mode
-        i2c_hal_slave_init(&(i2c_context[i2c_num].hal), i2c_num);
-        i2c_hal_set_source_clk(&(i2c_context[i2c_num].hal), src_clk);
-        i2c_hal_set_slave_addr(&(i2c_context[i2c_num].hal), i2c_conf->slave.slave_addr, i2c_conf->slave.addr_10bit_en);
-        i2c_hal_set_rxfifo_full_thr(&(i2c_context[i2c_num].hal), I2C_FIFO_FULL_THRESH_VAL);
-        i2c_hal_set_txfifo_empty_thr(&(i2c_context[i2c_num].hal), I2C_FIFO_EMPTY_THRESH_VAL);
+        i2c_hal_slave_init(&(i2c_context[i2c_num].hal));
+        i2c_ll_slave_tx_auto_start_en(i2c_context[i2c_num].hal.dev, true);
+        i2c_ll_set_source_clk(i2c_context[i2c_num].hal.dev, src_clk);
+        i2c_ll_set_slave_addr(i2c_context[i2c_num].hal.dev, i2c_conf->slave.slave_addr, i2c_conf->slave.addr_10bit_en);
+        i2c_ll_set_rxfifo_full_thr(i2c_context[i2c_num].hal.dev, I2C_FIFO_FULL_THRESH_VAL);
+        i2c_ll_set_txfifo_empty_thr(i2c_context[i2c_num].hal.dev, I2C_FIFO_EMPTY_THRESH_VAL);
         //set timing for data
-        i2c_hal_set_sda_timing(&(i2c_context[i2c_num].hal), I2C_SLAVE_SDA_SAMPLE_DEFAULT, I2C_SLAVE_SDA_HOLD_DEFAULT);
-        i2c_hal_set_tout(&(i2c_context[i2c_num].hal), I2C_SLAVE_TIMEOUT_DEFAULT);
-        i2c_hal_enable_slave_rx_it(&(i2c_context[i2c_num].hal));
+        i2c_ll_set_sda_timing(i2c_context[i2c_num].hal.dev, I2C_SLAVE_SDA_SAMPLE_DEFAULT, I2C_SLAVE_SDA_HOLD_DEFAULT);
+        i2c_ll_set_tout(i2c_context[i2c_num].hal.dev, I2C_SLAVE_TIMEOUT_DEFAULT);
+        i2c_ll_slave_enable_rx_it(i2c_context[i2c_num].hal.dev);
     } else
 #endif // SOC_I2C_SUPPORT_SLAVE
     {
-        i2c_hal_master_init(&(i2c_context[i2c_num].hal), i2c_num);
+        i2c_hal_master_init(&(i2c_context[i2c_num].hal));
         //Default, we enable hardware filter
-        i2c_hal_set_filter(&(i2c_context[i2c_num].hal), I2C_FILTER_CYC_NUM_DEF);
+        i2c_ll_set_filter(i2c_context[i2c_num].hal.dev, I2C_FILTER_CYC_NUM_DEF);
         i2c_hal_set_bus_timing(&(i2c_context[i2c_num].hal), i2c_conf->master.clk_speed, src_clk, s_get_src_clk_freq(src_clk));
     }
-    i2c_hal_update_config(&(i2c_context[i2c_num].hal));
+    i2c_ll_update(i2c_context[i2c_num].hal.dev);
     I2C_EXIT_CRITICAL(&(i2c_context[i2c_num].spinlock));
     return ESP_OK;
 }
@@ -802,8 +789,8 @@ esp_err_t i2c_set_period(i2c_port_t i2c_num, int high_period, int low_period)
     ESP_RETURN_ON_FALSE((low_period <= I2C_SCL_LOW_PERIOD_V) && (low_period > 0), ESP_ERR_INVALID_ARG, I2C_TAG, I2C_TIMING_VAL_ERR_STR);
 
     I2C_ENTER_CRITICAL(&(i2c_context[i2c_num].spinlock));
-    i2c_hal_set_scl_timing(&(i2c_context[i2c_num].hal), high_period, low_period);
-    i2c_hal_update_config(&(i2c_context[i2c_num].hal));
+    i2c_ll_set_scl_timing(i2c_context[i2c_num].hal.dev, high_period, low_period);
+    i2c_ll_update(i2c_context[i2c_num].hal.dev);
     I2C_EXIT_CRITICAL(&(i2c_context[i2c_num].spinlock));
     return ESP_OK;
 }
@@ -812,7 +799,7 @@ esp_err_t i2c_get_period(i2c_port_t i2c_num, int *high_period, int *low_period)
 {
     ESP_RETURN_ON_FALSE(i2c_num < I2C_NUM_MAX && high_period != NULL && low_period != NULL, ESP_ERR_INVALID_ARG, I2C_TAG, I2C_NUM_ERROR_STR);
     I2C_ENTER_CRITICAL(&(i2c_context[i2c_num].spinlock));
-    i2c_hal_get_scl_timing(&(i2c_context[i2c_num].hal), high_period, low_period);
+    i2c_ll_get_scl_timing(i2c_context[i2c_num].hal.dev, high_period, low_period);
     I2C_EXIT_CRITICAL(&(i2c_context[i2c_num].spinlock));
     return ESP_OK;
 }
@@ -822,8 +809,8 @@ esp_err_t i2c_filter_enable(i2c_port_t i2c_num, uint8_t cyc_num)
     ESP_RETURN_ON_FALSE(i2c_num < I2C_NUM_MAX, ESP_ERR_INVALID_ARG, I2C_TAG, I2C_NUM_ERROR_STR);
     ESP_RETURN_ON_FALSE(p_i2c_obj[i2c_num] != NULL, ESP_FAIL, I2C_TAG, I2C_DRIVER_ERR_STR);
     I2C_ENTER_CRITICAL(&(i2c_context[i2c_num].spinlock));
-    i2c_hal_set_filter(&(i2c_context[i2c_num].hal), cyc_num);
-    i2c_hal_update_config(&(i2c_context[i2c_num].hal));
+    i2c_ll_set_filter(i2c_context[i2c_num].hal.dev, cyc_num);
+    i2c_ll_update(i2c_context[i2c_num].hal.dev);
     I2C_EXIT_CRITICAL(&(i2c_context[i2c_num].spinlock));
     return ESP_OK;
 }
@@ -832,8 +819,8 @@ esp_err_t i2c_filter_disable(i2c_port_t i2c_num)
 {
     ESP_RETURN_ON_FALSE(i2c_num < I2C_NUM_MAX, ESP_ERR_INVALID_ARG, I2C_TAG, I2C_NUM_ERROR_STR);
     I2C_ENTER_CRITICAL(&(i2c_context[i2c_num].spinlock));
-    i2c_hal_set_filter(&(i2c_context[i2c_num].hal), 0);
-    i2c_hal_update_config(&(i2c_context[i2c_num].hal));
+    i2c_ll_set_filter(i2c_context[i2c_num].hal.dev, 0);
+    i2c_ll_update(i2c_context[i2c_num].hal.dev);
     I2C_EXIT_CRITICAL(&(i2c_context[i2c_num].spinlock));
     return ESP_OK;
 }
@@ -845,8 +832,8 @@ esp_err_t i2c_set_start_timing(i2c_port_t i2c_num, int setup_time, int hold_time
     ESP_RETURN_ON_FALSE((setup_time <= I2C_SCL_RSTART_SETUP_TIME_V) && (setup_time > 0), ESP_ERR_INVALID_ARG, I2C_TAG, I2C_TIMING_VAL_ERR_STR);
 
     I2C_ENTER_CRITICAL(&(i2c_context[i2c_num].spinlock));
-    i2c_hal_set_start_timing(&(i2c_context[i2c_num].hal), setup_time, hold_time);
-    i2c_hal_update_config(&(i2c_context[i2c_num].hal));
+    i2c_ll_set_start_timing(i2c_context[i2c_num].hal.dev, setup_time, hold_time);
+    i2c_ll_update(i2c_context[i2c_num].hal.dev);
     I2C_EXIT_CRITICAL(&(i2c_context[i2c_num].spinlock));
     return ESP_OK;
 }
@@ -855,7 +842,7 @@ esp_err_t i2c_get_start_timing(i2c_port_t i2c_num, int *setup_time, int *hold_ti
 {
     ESP_RETURN_ON_FALSE(i2c_num < I2C_NUM_MAX && setup_time != NULL && hold_time != NULL, ESP_ERR_INVALID_ARG, I2C_TAG, I2C_NUM_ERROR_STR);
     I2C_ENTER_CRITICAL(&(i2c_context[i2c_num].spinlock));
-    i2c_hal_get_start_timing(&(i2c_context[i2c_num].hal), setup_time, hold_time);
+    i2c_ll_get_start_timing(i2c_context[i2c_num].hal.dev, setup_time, hold_time);
     I2C_EXIT_CRITICAL(&(i2c_context[i2c_num].spinlock));
     return ESP_OK;
 }
@@ -867,8 +854,8 @@ esp_err_t i2c_set_stop_timing(i2c_port_t i2c_num, int setup_time, int hold_time)
     ESP_RETURN_ON_FALSE((hold_time <= I2C_SCL_STOP_HOLD_TIME_V) && (hold_time > 0), ESP_ERR_INVALID_ARG, I2C_TAG, I2C_TIMING_VAL_ERR_STR);
 
     I2C_ENTER_CRITICAL(&(i2c_context[i2c_num].spinlock));
-    i2c_hal_set_stop_timing(&(i2c_context[i2c_num].hal), setup_time, hold_time);
-    i2c_hal_update_config(&(i2c_context[i2c_num].hal));
+    i2c_ll_set_stop_timing(i2c_context[i2c_num].hal.dev, setup_time, hold_time);
+    i2c_ll_update(i2c_context[i2c_num].hal.dev);
     I2C_EXIT_CRITICAL(&(i2c_context[i2c_num].spinlock));
     return ESP_OK;
 }
@@ -877,7 +864,7 @@ esp_err_t i2c_get_stop_timing(i2c_port_t i2c_num, int *setup_time, int *hold_tim
 {
     ESP_RETURN_ON_FALSE(i2c_num < I2C_NUM_MAX && setup_time != NULL && hold_time != NULL, ESP_ERR_INVALID_ARG, I2C_TAG, I2C_NUM_ERROR_STR);
     I2C_ENTER_CRITICAL(&(i2c_context[i2c_num].spinlock));
-    i2c_hal_get_stop_timing(&(i2c_context[i2c_num].hal), setup_time, hold_time);
+    i2c_ll_get_stop_timing(i2c_context[i2c_num].hal.dev, setup_time, hold_time);
     I2C_EXIT_CRITICAL(&(i2c_context[i2c_num].spinlock));
     return ESP_OK;
 }
@@ -889,8 +876,8 @@ esp_err_t i2c_set_data_timing(i2c_port_t i2c_num, int sample_time, int hold_time
     ESP_RETURN_ON_FALSE((hold_time <= I2C_SDA_HOLD_TIME_V) && (hold_time > 0), ESP_ERR_INVALID_ARG, I2C_TAG, I2C_TIMING_VAL_ERR_STR);
 
     I2C_ENTER_CRITICAL(&(i2c_context[i2c_num].spinlock));
-    i2c_hal_set_sda_timing(&(i2c_context[i2c_num].hal), sample_time, hold_time);
-    i2c_hal_update_config(&(i2c_context[i2c_num].hal));
+    i2c_ll_set_sda_timing(i2c_context[i2c_num].hal.dev, sample_time, hold_time);
+    i2c_ll_update(i2c_context[i2c_num].hal.dev);
     I2C_EXIT_CRITICAL(&(i2c_context[i2c_num].spinlock));
     return ESP_OK;
 }
@@ -899,7 +886,7 @@ esp_err_t i2c_get_data_timing(i2c_port_t i2c_num, int *sample_time, int *hold_ti
 {
     ESP_RETURN_ON_FALSE(i2c_num < I2C_NUM_MAX && sample_time != NULL && hold_time != NULL, ESP_ERR_INVALID_ARG, I2C_TAG, I2C_NUM_ERROR_STR);
     I2C_ENTER_CRITICAL(&(i2c_context[i2c_num].spinlock));
-    i2c_hal_get_sda_timing(&(i2c_context[i2c_num].hal), sample_time, hold_time);
+    i2c_ll_get_sda_timing(i2c_context[i2c_num].hal.dev, sample_time, hold_time);
     I2C_EXIT_CRITICAL(&(i2c_context[i2c_num].spinlock));
     return ESP_OK;
 }
@@ -910,7 +897,7 @@ esp_err_t i2c_set_timeout(i2c_port_t i2c_num, int timeout)
     ESP_RETURN_ON_FALSE((timeout <= I2C_LL_MAX_TIMEOUT) && (timeout > 0), ESP_ERR_INVALID_ARG, I2C_TAG, I2C_TIMING_VAL_ERR_STR);
 
     I2C_ENTER_CRITICAL(&(i2c_context[i2c_num].spinlock));
-    i2c_hal_set_tout(&(i2c_context[i2c_num].hal), timeout);
+    i2c_ll_set_tout(i2c_context[i2c_num].hal.dev, timeout);
     I2C_EXIT_CRITICAL(&(i2c_context[i2c_num].spinlock));
     return ESP_OK;
 }
@@ -918,7 +905,7 @@ esp_err_t i2c_set_timeout(i2c_port_t i2c_num, int timeout)
 esp_err_t i2c_get_timeout(i2c_port_t i2c_num, int *timeout)
 {
     ESP_RETURN_ON_FALSE(i2c_num < I2C_NUM_MAX && timeout != NULL, ESP_ERR_INVALID_ARG, I2C_TAG, I2C_NUM_ERROR_STR);
-    i2c_hal_get_tout(&(i2c_context[i2c_num].hal), timeout);
+    i2c_ll_get_tout(i2c_context[i2c_num].hal.dev, timeout);
     return ESP_OK;
 }
 
@@ -1363,7 +1350,7 @@ static void IRAM_ATTR i2c_master_cmd_begin_static(i2c_port_t i2c_num, portBASE_T
     i2c_cmd_evt_t evt = { 0 };
     if (p_i2c->cmd_link.head != NULL && p_i2c->status == I2C_STATUS_READ) {
         i2c_cmd_t *cmd = &p_i2c->cmd_link.head->cmd;
-        i2c_hal_read_rxfifo(&(i2c_context[i2c_num].hal), cmd->data + cmd->bytes_used, p_i2c->rx_cnt);
+        i2c_ll_read_rxfifo(i2c_context[i2c_num].hal.dev, cmd->data + cmd->bytes_used, p_i2c->rx_cnt);
         /* rx_cnt bytes have just been read, increment the number of bytes used from the buffer */
         cmd->bytes_used += p_i2c->rx_cnt;
 
@@ -1425,10 +1412,10 @@ static void IRAM_ATTR i2c_master_cmd_begin_static(i2c_port_t i2c_num, portBASE_T
                 write_pr = (uint8_t*) &cmd->data_byte;
             }
             hw_cmd.byte_num = fifo_fill;
-            i2c_hal_write_txfifo(&(i2c_context[i2c_num].hal), write_pr, fifo_fill);
-            i2c_hal_write_cmd_reg(&(i2c_context[i2c_num].hal), hw_cmd, p_i2c->cmd_idx);
-            i2c_hal_write_cmd_reg(&(i2c_context[i2c_num].hal), hw_end_cmd, p_i2c->cmd_idx + 1);
-            i2c_hal_enable_master_tx_it(&(i2c_context[i2c_num].hal));
+            i2c_ll_write_txfifo(i2c_context[i2c_num].hal.dev, write_pr, fifo_fill);
+            i2c_ll_write_cmd_reg(i2c_context[i2c_num].hal.dev, hw_cmd, p_i2c->cmd_idx);
+            i2c_ll_write_cmd_reg(i2c_context[i2c_num].hal.dev, hw_end_cmd, p_i2c->cmd_idx + 1);
+            i2c_ll_master_enable_tx_it(i2c_context[i2c_num].hal.dev);
             p_i2c->cmd_idx = 0;
             if (i2c_cmd_is_single_byte(cmd) || cmd->total_bytes == cmd->bytes_used) {
                 p_i2c->cmd_link.head = p_i2c->cmd_link.head->next;
@@ -1443,13 +1430,13 @@ static void IRAM_ATTR i2c_master_cmd_begin_static(i2c_port_t i2c_num, portBASE_T
             fifo_fill = MIN(remaining_bytes, SOC_I2C_FIFO_LEN);
             p_i2c->rx_cnt = fifo_fill;
             hw_cmd.byte_num = fifo_fill;
-            i2c_hal_write_cmd_reg(&(i2c_context[i2c_num].hal), hw_cmd, p_i2c->cmd_idx);
-            i2c_hal_write_cmd_reg(&(i2c_context[i2c_num].hal), hw_end_cmd, p_i2c->cmd_idx + 1);
-            i2c_hal_enable_master_rx_it(&(i2c_context[i2c_num].hal));
+            i2c_ll_write_cmd_reg(i2c_context[i2c_num].hal.dev, hw_cmd, p_i2c->cmd_idx);
+            i2c_ll_write_cmd_reg(i2c_context[i2c_num].hal.dev, hw_end_cmd, p_i2c->cmd_idx + 1);
+            i2c_ll_master_enable_rx_it(i2c_context[i2c_num].hal.dev);
             p_i2c->status = I2C_STATUS_READ;
             break;
         } else {
-            i2c_hal_write_cmd_reg(&(i2c_context[i2c_num].hal), hw_cmd, p_i2c->cmd_idx);
+            i2c_ll_write_cmd_reg(i2c_context[i2c_num].hal.dev, hw_cmd, p_i2c->cmd_idx);
         }
         p_i2c->cmd_idx++;
         p_i2c->cmd_link.head = p_i2c->cmd_link.head->next;
@@ -1458,8 +1445,8 @@ static void IRAM_ATTR i2c_master_cmd_begin_static(i2c_port_t i2c_num, portBASE_T
             break;
         }
     }
-    i2c_hal_update_config(&(i2c_context[i2c_num].hal));
-    i2c_hal_trans_start(&(i2c_context[i2c_num].hal));
+    i2c_ll_update(i2c_context[i2c_num].hal.dev);
+    i2c_ll_trans_start(i2c_context[i2c_num].hal.dev);
     return;
 }
 
@@ -1513,7 +1500,7 @@ esp_err_t i2c_master_cmd_begin(i2c_port_t i2c_num, i2c_cmd_handle_t cmd_handle,
 #endif
     xQueueReset(p_i2c->cmd_evt_queue);
     if (p_i2c->status == I2C_STATUS_TIMEOUT
-            || i2c_hal_is_bus_busy(&(i2c_context[i2c_num].hal))) {
+            || i2c_ll_is_bus_busy(i2c_context[i2c_num].hal.dev)) {
         i2c_hw_fsm_reset(i2c_num);
         clear_bus_cnt[i2c_num] = 0;
     }
@@ -1534,8 +1521,8 @@ esp_err_t i2c_master_cmd_begin(i2c_port_t i2c_num, i2c_cmd_handle_t cmd_handle,
     i2c_reset_rx_fifo(i2c_num);
     // These two interrupts some times can not be cleared when the FSM gets stuck.
     // so we disable them when these two interrupt occurs and re-enable them here.
-    i2c_hal_disable_intr_mask(&(i2c_context[i2c_num].hal), I2C_LL_INTR_MASK);
-    i2c_hal_clr_intsts_mask(&(i2c_context[i2c_num].hal), I2C_LL_INTR_MASK);
+    i2c_ll_disable_intr_mask(i2c_context[i2c_num].hal.dev, I2C_LL_INTR_MASK);
+    i2c_ll_clear_intr_mask(i2c_context[i2c_num].hal.dev, I2C_LL_INTR_MASK);
     //start send commands, at most 32 bytes one time, isr handler will process the remaining commands.
     i2c_master_cmd_begin_static(i2c_num, NULL);
 
@@ -1616,7 +1603,7 @@ int i2c_slave_write_buffer(i2c_port_t i2c_num, const uint8_t *data, int size, Ti
         cnt = 0;
     } else {
         I2C_ENTER_CRITICAL(&(i2c_context[i2c_num].spinlock));
-        i2c_hal_enable_slave_tx_it(&(i2c_context[i2c_num].hal));
+        i2c_ll_slave_enable_tx_it(i2c_context[i2c_num].hal.dev);
         I2C_EXIT_CRITICAL(&(i2c_context[i2c_num].spinlock));
         cnt = size;
     }
@@ -1640,7 +1627,7 @@ int i2c_slave_read_buffer(i2c_port_t i2c_num, uint8_t *data, size_t max_size, Ti
     TickType_t ticks_rem = ticks_to_wait;
     TickType_t ticks_end = xTaskGetTickCount() + ticks_to_wait;
     I2C_ENTER_CRITICAL(&(i2c_context[i2c_num].spinlock));
-    i2c_hal_enable_slave_rx_it(&(i2c_context[i2c_num].hal));
+    i2c_ll_slave_enable_rx_it(i2c_context[i2c_num].hal.dev);
     I2C_EXIT_CRITICAL(&(i2c_context[i2c_num].spinlock));
     while (size_rem && ticks_rem <= ticks_to_wait) {
         uint8_t *pdata = (uint8_t *) xRingbufferReceiveUpTo(p_i2c->rx_ring_buf, &size, ticks_to_wait, size_rem);
diff --git a/components/hal/esp32/include/hal/i2c_ll.h b/components/hal/esp32/include/hal/i2c_ll.h
index af94151cf0..83b898b0dd 100644
--- a/components/hal/esp32/include/hal/i2c_ll.h
+++ b/components/hal/esp32/include/hal/i2c_ll.h
@@ -8,18 +8,18 @@
 
 #pragma once
 
+#include <stdbool.h>
 #include "hal/misc.h"
 #include "soc/i2c_periph.h"
 #include "soc/i2c_struct.h"
 #include "soc/clk_tree_defs.h"
 #include "hal/i2c_types.h"
+#include "esp_attr.h"
 
 #ifdef __cplusplus
 extern "C" {
 #endif
 
-#define I2C_LL_INTR_MASK          (0x3fff) /*!< I2C all interrupt bitmap */
-
 /**
  * @brief I2C hardware cmd register fields.
  */
@@ -36,33 +36,6 @@ typedef union {
     uint32_t val;
 } i2c_hw_cmd_t;
 
-/**
- * @brief I2C interrupt event
- */
-typedef enum {
-    I2C_INTR_EVENT_ERR,
-    I2C_INTR_EVENT_ARBIT_LOST,   /*!< I2C arbition lost event */
-    I2C_INTR_EVENT_NACK,         /*!< I2C NACK event */
-    I2C_INTR_EVENT_TOUT,         /*!< I2C time out event */
-    I2C_INTR_EVENT_END_DET,      /*!< I2C end detected event */
-    I2C_INTR_EVENT_TRANS_DONE,   /*!< I2C trans done event */
-    I2C_INTR_EVENT_RXFIFO_FULL,  /*!< I2C rxfifo full event */
-    I2C_INTR_EVENT_TXFIFO_EMPTY, /*!< I2C txfifo empty event */
-} i2c_intr_event_t;
-
-/**
- * @brief Data structure for calculating I2C bus timing.
- */
-typedef struct {
-    uint16_t scl_low;           /*!< I2C scl low period */
-    uint16_t scl_high;          /*!< I2C scl hight period */
-    uint16_t sda_hold;          /*!< I2C scl low period */
-    uint16_t sda_sample;        /*!< I2C sda sample time */
-    uint16_t setup;             /*!< I2C start and stop condition setup period */
-    uint16_t hold;              /*!< I2C start and stop condition hold period  */
-    uint16_t tout;              /*!< I2C bus timeout period */
-} i2c_clk_cal_t;
-
 // I2C operation mode command
 #define I2C_LL_CMD_RESTART    0    /*!<I2C restart command */
 #define I2C_LL_CMD_WRITE      1    /*!<I2C write command */
@@ -70,20 +43,25 @@ typedef struct {
 #define I2C_LL_CMD_STOP       3    /*!<I2C stop command */
 #define I2C_LL_CMD_END        4    /*!<I2C end command */
 
-// Get the I2C hardware instance
-#define I2C_LL_GET_HW(i2c_num)        (((i2c_num) == 0) ? &I2C0 : &I2C1)
-// Get the I2C hardware FIFO address
-#define I2C_LL_GET_FIFO_ADDR(i2c_num) (I2C_DATA_APB_REG(i2c_num))
-// I2C master TX interrupt bitmap
-#define I2C_LL_MASTER_TX_INT          (I2C_ACK_ERR_INT_ENA_M|I2C_TIME_OUT_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_ARBITRATION_LOST_INT_ENA_M|I2C_END_DETECT_INT_ENA_M)
-// I2C master RX interrupt bitmap
-#define I2C_LL_MASTER_RX_INT          (I2C_TIME_OUT_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_ARBITRATION_LOST_INT_ENA_M|I2C_END_DETECT_INT_ENA_M)
-// I2C slave TX interrupt bitmap
-#define I2C_LL_SLAVE_TX_INT           (I2C_TXFIFO_EMPTY_INT_ENA_M)
-// I2C slave RX interrupt bitmap
-#define I2C_LL_SLAVE_RX_INT           (I2C_RXFIFO_FULL_INT_ENA_M | I2C_TRANS_COMPLETE_INT_ENA_M)
-// I2C max timeout value
-#define I2C_LL_MAX_TIMEOUT I2C_TIME_OUT_REG_V
+typedef enum {
+    I2C_INTR_NACK = (1 << 10),
+    I2C_INTR_TIMEOUT = (1 << 8),
+    I2C_INTR_MST_COMPLETE = (1 << 7),
+    I2C_INTR_ARBITRATION = (1 << 5),
+    I2C_INTR_END_DETECT = (1 << 3),
+    I2C_INTR_ST_TO = (1 << 13),
+} i2c_ll_master_intr_t;
+
+
+typedef enum {
+    I2C_INTR_TXFIFO_WM = (1 << 1),
+    I2C_INTR_RXFIFO_WM = (1 << 0),
+    I2C_INTR_SLV_COMPLETE = (1 << 7),
+    I2C_INTR_START = (1 << 15),
+} i2c_ll_slave_intr_t;
+
+#define I2C_LL_MASTER_EVENT_INTR    (I2C_ACK_ERR_INT_ENA_M|I2C_TIME_OUT_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_ARBITRATION_LOST_INT_ENA_M|I2C_END_DETECT_INT_ENA_M)
+#define I2C_LL_SLAVE_EVENT_INTR     (I2C_RXFIFO_FULL_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_TXFIFO_EMPTY_INT_ENA_M)
 
 /**
  * @brief  Calculate I2C bus frequency
@@ -94,7 +72,7 @@ typedef struct {
  *
  * @return None
  */
-static inline void i2c_ll_cal_bus_clk(uint32_t source_clk, uint32_t bus_freq, i2c_clk_cal_t *clk_cal)
+static inline void i2c_ll_cal_bus_clk(uint32_t source_clk, uint32_t bus_freq, i2c_hal_clk_config_t *clk_cal)
 {
     uint32_t half_cycle = source_clk / bus_freq / 2;
     clk_cal->scl_low = half_cycle;
@@ -114,7 +92,7 @@ static inline void i2c_ll_cal_bus_clk(uint32_t source_clk, uint32_t bus_freq, i2
  *
  * @return None
  */
-static inline void i2c_ll_set_bus_timing(i2c_dev_t *hw, i2c_clk_cal_t *bus_cfg)
+static inline void i2c_ll_set_bus_timing(i2c_dev_t *hw, i2c_hal_clk_config_t *bus_cfg)
 {
     /* SCL period. According to the TRM, we should always subtract 1 to SCL low period */
     assert(bus_cfg->scl_low > 0);
@@ -199,7 +177,8 @@ static inline void i2c_ll_set_scl_timing(i2c_dev_t *hw, int hight_period, int lo
  *
  * @return None
  */
-static inline void i2c_ll_clr_intsts_mask(i2c_dev_t *hw, uint32_t mask)
+__attribute__((always_inline))
+static inline void i2c_ll_clear_intr_mask(i2c_dev_t *hw, uint32_t mask)
 {
     hw->int_clr.val = mask;
 }
@@ -225,6 +204,7 @@ static inline void i2c_ll_enable_intr_mask(i2c_dev_t *hw, uint32_t mask)
  *
  * @return None
  */
+__attribute__((always_inline))
 static inline void i2c_ll_disable_intr_mask(i2c_dev_t *hw, uint32_t mask)
 {
     hw->int_ena.val &= (~mask);
@@ -237,9 +217,10 @@ static inline void i2c_ll_disable_intr_mask(i2c_dev_t *hw, uint32_t mask)
  *
  * @return I2C interrupt status
  */
-static inline uint32_t i2c_ll_get_intsts_mask(i2c_dev_t *hw)
+__attribute__((always_inline))
+static inline void i2c_ll_get_intr_mask(i2c_dev_t *hw, uint32_t *intr_status)
 {
-    return hw->int_status.val;
+    *intr_status = hw->int_status.val;
 }
 
 /**
@@ -413,17 +394,6 @@ static inline void i2c_ll_get_sda_timing(i2c_dev_t *hw, int *sda_sample, int *sd
     *sda_sample = hw->sda_sample.time;
 }
 
-/**
- * @brief Get the I2C hardware version
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return The I2C hardware version
- */
-static inline uint32_t i2c_ll_get_hw_version(i2c_dev_t *hw)
-{
-    return hw->date;
-}
 
 /**
  * @brief  Check if the I2C bus is busy
@@ -437,18 +407,6 @@ static inline bool i2c_ll_is_bus_busy(i2c_dev_t *hw)
     return hw->status_reg.bus_busy;
 }
 
-/**
- * @brief  Check if I2C is master mode
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return True if I2C is master mode, else false will be returned
- */
-static inline bool i2c_ll_is_master_mode(i2c_dev_t *hw)
-{
-    return hw->ctr.ms_mode;
-}
-
 /**
  * @brief Get the rxFIFO readable length
  *
@@ -456,9 +414,10 @@ static inline bool i2c_ll_is_master_mode(i2c_dev_t *hw)
  *
  * @return RxFIFO readable length
  */
-static inline uint32_t i2c_ll_get_rxfifo_cnt(i2c_dev_t *hw)
+__attribute__((always_inline))
+static inline void i2c_ll_get_rxfifo_cnt(i2c_dev_t *hw, uint32_t *length)
 {
-    return hw->status_reg.rx_fifo_cnt;
+    *length = hw->status_reg.rx_fifo_cnt;
 }
 
 /**
@@ -468,9 +427,10 @@ static inline uint32_t i2c_ll_get_rxfifo_cnt(i2c_dev_t *hw)
  *
  * @return TxFIFO writable length
  */
-static inline uint32_t i2c_ll_get_txfifo_len(i2c_dev_t *hw)
+__attribute__((always_inline))
+static inline void i2c_ll_get_txfifo_len(i2c_dev_t *hw, uint32_t *length)
 {
-    return SOC_I2C_FIFO_LEN - hw->status_reg.tx_fifo_cnt;
+    *length = SOC_I2C_FIFO_LEN - hw->status_reg.tx_fifo_cnt;
 }
 
 /**
@@ -480,9 +440,9 @@ static inline uint32_t i2c_ll_get_txfifo_len(i2c_dev_t *hw)
  *
  * @return The I2C timeout value
  */
-static inline uint32_t i2c_ll_get_tout(i2c_dev_t *hw)
+static inline void i2c_ll_get_tout(i2c_dev_t *hw, int *timeout)
 {
-    return hw->timeout.tout;
+    *timeout = hw->timeout.tout;
 }
 
 /**
@@ -551,7 +511,8 @@ static inline void i2c_ll_get_scl_timing(i2c_dev_t *hw, int *high_period, int *l
  *
  * @return None.
  */
-static inline void i2c_ll_write_txfifo(i2c_dev_t *hw, uint8_t *ptr, uint8_t len)
+__attribute__((always_inline))
+static inline void i2c_ll_write_txfifo(i2c_dev_t *hw, const uint8_t *ptr, uint8_t len)
 {
     uint32_t fifo_addr = (hw == &I2C0) ? 0x6001301c : 0x6002701c;
     for(int i = 0; i < len; i++) {
@@ -568,6 +529,7 @@ static inline void i2c_ll_write_txfifo(i2c_dev_t *hw, uint8_t *ptr, uint8_t len)
  *
  * @return None
  */
+__attribute__((always_inline))
 static inline void i2c_ll_read_rxfifo(i2c_dev_t *hw, uint8_t *ptr, uint8_t len)
 {
     for(int i = 0; i < len; i++) {
@@ -604,155 +566,9 @@ static inline void i2c_ll_set_filter(i2c_dev_t *hw, uint8_t filter_num)
  *
  * @return The hardware filter configuration
  */
-static inline uint8_t i2c_ll_get_filter(i2c_dev_t *hw)
+static inline void i2c_ll_get_filter(i2c_dev_t *hw, uint8_t *filter_conf)
 {
-    return hw->sda_filter_cfg.thres;
-}
-
-/**
- * @brief  Enable I2C master TX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_enable_tx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = ~0;
-    hw->int_ena.val =  I2C_LL_MASTER_TX_INT;
-}
-
-/**
- * @brief  Enable I2C master RX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_enable_rx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = ~0;
-    hw->int_ena.val = I2C_LL_MASTER_RX_INT;
-}
-
-/**
- * @brief  Disable I2C master TX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_disable_tx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val &= (~I2C_LL_MASTER_TX_INT);
-}
-
-/**
- * @brief  Disable I2C master RX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_disable_rx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val &= (~I2C_LL_MASTER_RX_INT);
-}
-
-/**
- * @brief  Clear I2C master TX interrupt status register
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_clr_tx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = I2C_LL_MASTER_TX_INT;
-}
-
-/**
- * @brief  Clear I2C master RX interrupt status register
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_clr_rx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = I2C_LL_MASTER_RX_INT;
-}
-
-/**
- * @brief
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_slave_enable_tx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val |= I2C_LL_SLAVE_TX_INT;
-}
-
-/**
- * @brief Enable I2C slave RX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_slave_enable_rx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val |= I2C_LL_SLAVE_RX_INT;
-}
-
-/**
- * @brief Disable I2C slave TX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_slave_disable_tx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val &= (~I2C_LL_SLAVE_TX_INT);
-}
-
-/**
- * @brief  Disable I2C slave RX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_slave_disable_rx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val &= (~I2C_LL_SLAVE_RX_INT);
-}
-
-/**
- * @brief  Clear I2C slave TX interrupt status register
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_slave_clr_tx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = I2C_LL_SLAVE_TX_INT;
-}
-
-/**
- * @brief Clear I2C slave RX interrupt status register.
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_slave_clr_rx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = I2C_LL_SLAVE_RX_INT;
+    *filter_conf = hw->sda_filter_cfg.thres;
 }
 
 /**
@@ -795,54 +611,6 @@ static inline void i2c_ll_set_source_clk(i2c_dev_t *hw, i2c_clock_source_t src_c
     ;//Not support on ESP32
 }
 
-/**
- * @brief  Get I2C master interrupt event
- *
- * @param  hw Beginning address of the peripheral registers
- * @param  event Pointer to accept the interrupt event
- *
- * @return None
- */
-static inline void i2c_ll_master_get_event(i2c_dev_t *hw, i2c_intr_event_t *event)
-{
-    typeof(hw->int_status) int_sts = hw->int_status;
-    if (int_sts.arbitration_lost) {
-        *event = I2C_INTR_EVENT_ARBIT_LOST;
-    } else if (int_sts.ack_err) {
-        *event = I2C_INTR_EVENT_NACK;
-    } else if (int_sts.time_out) {
-        *event = I2C_INTR_EVENT_TOUT;
-    } else if (int_sts.end_detect) {
-        *event = I2C_INTR_EVENT_END_DET;
-    } else if (int_sts.trans_complete) {
-        *event = I2C_INTR_EVENT_TRANS_DONE;
-    } else {
-        *event = I2C_INTR_EVENT_ERR;
-    }
-}
-
-/**
- * @brief  Get I2C slave interrupt event
- *
- * @param  hw Beginning address of the peripheral registers
- * @param  event Pointer to accept the interrupt event
- *
- * @return None
- */
-static inline void i2c_ll_slave_get_event(i2c_dev_t *hw, i2c_intr_event_t *event)
-{
-    typeof(hw->int_status) int_sts = hw->int_status;
-    if (int_sts.tx_fifo_empty) {
-        *event = I2C_INTR_EVENT_TXFIFO_EMPTY;
-    } else if (int_sts.trans_complete) {
-        *event = I2C_INTR_EVENT_TRANS_DONE;
-    } else if (int_sts.rx_fifo_full) {
-        *event = I2C_INTR_EVENT_RXFIFO_FULL;
-    } else {
-        *event = I2C_INTR_EVENT_ERR;
-    }
-}
-
 /**
  * @brief  Init I2C master
  *
@@ -890,22 +658,60 @@ static inline void i2c_ll_update(i2c_dev_t *hw)
 }
 
 /**
- * @brief  Configure I2C SCL timing
+ * @brief Set whether slave should auto start, or only start with start signal from master
  *
- * @param  hw Beginning address of the peripheral registers
- * @param  high_period The I2C SCL hight period (in core clock cycle, hight_period > 2)
- * @param  low_period The I2C SCL low period (in core clock cycle, low_period > 1)
- * @param  wait_high_period The I2C SCL wait rising edge period.
- *
- * @return None.
+ * @param hw Beginning address of the peripheral registers
+ * @param slv_ex_auto_en 1 if slave auto start data transaction, otherwise, 0.
  */
-static inline void i2c_ll_set_scl_clk_timing(i2c_dev_t *hw, int high_period, int low_period, int wait_high_period)
+static inline void i2c_ll_slave_tx_auto_start_en(i2c_dev_t *hw, bool slv_ex_auto_en)
 {
-    (void)wait_high_period;
-    hw->scl_low_period.period = low_period;
-    hw->scl_high_period.period = high_period;
+    ;// ESP32 do not support
 }
 
+/**
+ * @brief Get I2C interrupt status register address
+ */
+static inline volatile void *i2c_ll_get_interrupt_status_reg(i2c_dev_t *dev)
+{
+    return &dev->int_status;
+}
+
+//////////////////////////////////////////Deprecated Functions//////////////////////////////////////////////////////////
+/////////////////////////////The following functions are only used by the legacy driver/////////////////////////////////
+/////////////////////////////They might be removed in the next major release (ESP-IDF 6.0)//////////////////////////////
+////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
+
+// Get the I2C hardware instance
+#define I2C_LL_GET_HW(i2c_num)        (((i2c_num) == 0) ? &I2C0 : &I2C1)
+// Get the I2C hardware FIFO address
+#define I2C_LL_GET_FIFO_ADDR(i2c_num) (I2C_DATA_APB_REG(i2c_num))
+// I2C master TX interrupt bitmap
+#define I2C_LL_MASTER_TX_INT          (I2C_ACK_ERR_INT_ENA_M|I2C_TIME_OUT_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_ARBITRATION_LOST_INT_ENA_M|I2C_END_DETECT_INT_ENA_M)
+// I2C master RX interrupt bitmap
+#define I2C_LL_MASTER_RX_INT          (I2C_TIME_OUT_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_ARBITRATION_LOST_INT_ENA_M|I2C_END_DETECT_INT_ENA_M)
+// I2C slave TX interrupt bitmap
+#define I2C_LL_SLAVE_TX_INT           (I2C_TXFIFO_EMPTY_INT_ENA_M)
+// I2C slave RX interrupt bitmap
+#define I2C_LL_SLAVE_RX_INT           (I2C_RXFIFO_FULL_INT_ENA_M | I2C_TRANS_COMPLETE_INT_ENA_M)
+// I2C max timeout value
+#define I2C_LL_MAX_TIMEOUT I2C_TIME_OUT_REG_V
+
+#define I2C_LL_INTR_MASK          (0xffff) /*!< I2C all interrupt bitmap */
+
+/**
+ * @brief I2C interrupt event
+ */
+typedef enum {
+    I2C_INTR_EVENT_ERR,
+    I2C_INTR_EVENT_ARBIT_LOST,   /*!< I2C arbition lost event */
+    I2C_INTR_EVENT_NACK,         /*!< I2C NACK event */
+    I2C_INTR_EVENT_TOUT,         /*!< I2C time out event */
+    I2C_INTR_EVENT_END_DET,      /*!< I2C end detected event */
+    I2C_INTR_EVENT_TRANS_DONE,   /*!< I2C trans done event */
+    I2C_INTR_EVENT_RXFIFO_FULL,  /*!< I2C rxfifo full event */
+    I2C_INTR_EVENT_TXFIFO_EMPTY, /*!< I2C txfifo empty event */
+} i2c_intr_event_t;
+
 /**
  * @brief  Get I2C SCL timing configuration
  *
@@ -922,6 +728,186 @@ static inline void i2c_ll_get_scl_clk_timing(i2c_dev_t *hw, int *high_period, in
     *low_period = hw->scl_low_period.period;
 }
 
+/**
+ * @brief  Configure I2C SCL timing
+ *
+ * @param  hw Beginning address of the peripheral registers
+ * @param  high_period The I2C SCL hight period (in core clock cycle, hight_period > 2)
+ * @param  low_period The I2C SCL low period (in core clock cycle, low_period > 1)
+ * @param  wait_high_period The I2C SCL wait rising edge period.
+ *
+ * @return None.
+ */
+static inline void i2c_ll_set_scl_clk_timing(i2c_dev_t *hw, int high_period, int low_period, int wait_high_period)
+{
+    (void)wait_high_period;
+    hw->scl_low_period.period = low_period;
+    hw->scl_high_period.period = high_period;
+}
+
+/**
+ * @brief  Get I2C slave interrupt event
+ *
+ * @param  hw Beginning address of the peripheral registers
+ * @param  event Pointer to accept the interrupt event
+ *
+ * @return None
+ */
+__attribute__((always_inline))
+static inline void i2c_ll_slave_get_event(i2c_dev_t *hw, i2c_intr_event_t *event)
+{
+    typeof(hw->int_status) int_sts = hw->int_status;
+    if (int_sts.tx_fifo_empty) {
+        *event = I2C_INTR_EVENT_TXFIFO_EMPTY;
+    } else if (int_sts.trans_complete) {
+        *event = I2C_INTR_EVENT_TRANS_DONE;
+    } else if (int_sts.rx_fifo_full) {
+        *event = I2C_INTR_EVENT_RXFIFO_FULL;
+    } else {
+        *event = I2C_INTR_EVENT_ERR;
+    }
+}
+
+/**
+ * @brief  Get I2C master interrupt event
+ *
+ * @param  hw Beginning address of the peripheral registers
+ * @param  event Pointer to accept the interrupt event
+ *
+ * @return None
+ */
+__attribute__((always_inline))
+static inline void i2c_ll_master_get_event(i2c_dev_t *hw, i2c_intr_event_t *event)
+{
+    typeof(hw->int_status) int_sts = hw->int_status;
+    if (int_sts.arbitration_lost) {
+        *event = I2C_INTR_EVENT_ARBIT_LOST;
+    } else if (int_sts.ack_err) {
+        *event = I2C_INTR_EVENT_NACK;
+    } else if (int_sts.time_out) {
+        *event = I2C_INTR_EVENT_TOUT;
+    } else if (int_sts.end_detect) {
+        *event = I2C_INTR_EVENT_END_DET;
+    } else if (int_sts.trans_complete) {
+        *event = I2C_INTR_EVENT_TRANS_DONE;
+    } else {
+        *event = I2C_INTR_EVENT_ERR;
+    }
+}
+
+/**
+ * @brief
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_slave_enable_tx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val |= I2C_LL_SLAVE_TX_INT;
+}
+
+/**
+ * @brief Enable I2C slave RX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_slave_enable_rx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val |= I2C_LL_SLAVE_RX_INT;
+}
+
+/**
+ * @brief Disable I2C slave TX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+__attribute__((always_inline))
+static inline void i2c_ll_slave_disable_tx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val &= (~I2C_LL_SLAVE_TX_INT);
+}
+
+/**
+ * @brief  Disable I2C slave RX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_slave_disable_rx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val &= (~I2C_LL_SLAVE_RX_INT);
+}
+
+/**
+ * @brief  Enable I2C master TX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_master_enable_tx_it(i2c_dev_t *hw)
+{
+    hw->int_clr.val = UINT32_MAX;
+    hw->int_ena.val =  I2C_LL_MASTER_TX_INT;
+}
+
+/**
+ * @brief  Enable I2C master RX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_master_enable_rx_it(i2c_dev_t *hw)
+{
+    hw->int_clr.val = UINT32_MAX;
+    hw->int_ena.val = I2C_LL_MASTER_RX_INT;
+}
+
+/**
+ * @brief  Disable I2C master TX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_master_disable_tx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val &= (~I2C_LL_MASTER_TX_INT);
+}
+
+/**
+ * @brief  Disable I2C master RX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+__attribute__((always_inline))
+static inline void i2c_ll_master_disable_rx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val &= (~I2C_LL_MASTER_RX_INT);
+}
+
+/**
+ * @brief Get the I2C hardware version
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return The I2C hardware version
+ */
+static inline uint32_t i2c_ll_get_hw_version(i2c_dev_t *hw)
+{
+    return hw->date;
+}
+
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/hal/esp32c2/include/hal/i2c_ll.h b/components/hal/esp32c2/include/hal/i2c_ll.h
index 953e5d59a2..5a8db8aba5 100644
--- a/components/hal/esp32c2/include/hal/i2c_ll.h
+++ b/components/hal/esp32c2/include/hal/i2c_ll.h
@@ -8,6 +8,7 @@
 
 #pragma once
 
+#include <stdbool.h>
 #include "hal/misc.h"
 #include "soc/i2c_periph.h"
 #include "soc/soc_caps.h"
@@ -16,13 +17,12 @@
 #include "soc/rtc_cntl_reg.h"
 #include "soc/clk_tree_defs.h"
 #include "esp_rom_sys.h"
+#include "esp_attr.h"
 
 #ifdef __cplusplus
 extern "C" {
 #endif
 
-#define I2C_LL_INTR_MASK          (0x3fff) /*!< I2C all interrupt bitmap */
-
 /**
  * @brief I2C hardware cmd register fields.
  */
@@ -39,35 +39,6 @@ typedef union {
     uint32_t val;
 } i2c_hw_cmd_t;
 
-/**
- * @brief I2C interrupt event
- */
-typedef enum {
-    I2C_INTR_EVENT_ERR,
-    I2C_INTR_EVENT_ARBIT_LOST,   /*!< I2C arbition lost event */
-    I2C_INTR_EVENT_NACK,         /*!< I2C NACK event */
-    I2C_INTR_EVENT_TOUT,         /*!< I2C time out event */
-    I2C_INTR_EVENT_END_DET,      /*!< I2C end detected event */
-    I2C_INTR_EVENT_TRANS_DONE,   /*!< I2C trans done event */
-    I2C_INTR_EVENT_RXFIFO_FULL,  /*!< I2C rxfifo full event */
-    I2C_INTR_EVENT_TXFIFO_EMPTY, /*!< I2C txfifo empty event */
-} i2c_intr_event_t;
-
-/**
- * @brief Data structure for calculating I2C bus timing.
- */
-typedef struct {
-    uint16_t clkm_div;          /*!< I2C core clock devider */
-    uint16_t scl_low;           /*!< I2C scl low period */
-    uint16_t scl_high;          /*!< I2C scl hight period */
-    uint16_t scl_wait_high;     /*!< I2C scl wait_high period */
-    uint16_t sda_hold;          /*!< I2C scl low period */
-    uint16_t sda_sample;        /*!< I2C sda sample time */
-    uint16_t setup;             /*!< I2C start and stop condition setup period */
-    uint16_t hold;              /*!< I2C start and stop condition hold period  */
-    uint16_t tout;              /*!< I2C bus timeout period */
-} i2c_clk_cal_t;
-
 // I2C operation mode command
 #define I2C_LL_CMD_RESTART    6    /*!<I2C restart command */
 #define I2C_LL_CMD_WRITE      1    /*!<I2C write command */
@@ -75,18 +46,24 @@ typedef struct {
 #define I2C_LL_CMD_STOP       2    /*!<I2C stop command */
 #define I2C_LL_CMD_END        4    /*!<I2C end command */
 
-// Get the I2C hardware instance
-#define I2C_LL_GET_HW(i2c_num)        (&I2C0)
-// Get the I2C hardware FIFO address
-#define I2C_LL_GET_FIFO_ADDR(i2c_num) (I2C_DATA_APB_REG(i2c_num))
-// I2C master TX interrupt bitmap
-#define I2C_LL_MASTER_TX_INT          (I2C_NACK_INT_ENA_M|I2C_TIME_OUT_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_ARBITRATION_LOST_INT_ENA_M|I2C_END_DETECT_INT_ENA_M)
-// I2C master RX interrupt bitmap
-#define I2C_LL_MASTER_RX_INT          (I2C_TIME_OUT_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_ARBITRATION_LOST_INT_ENA_M|I2C_END_DETECT_INT_ENA_M)
-// delay time after rtc_clk swiching on
-#define DELAY_RTC_CLK_SWITCH          (5)
-// I2C max timeout value
-#define I2C_LL_MAX_TIMEOUT I2C_TIME_OUT_VALUE
+typedef enum {
+    I2C_INTR_NACK = (1 << 10),
+    I2C_INTR_TIMEOUT = (1 << 8),
+    I2C_INTR_MST_COMPLETE = (1 << 7),
+    I2C_INTR_ARBITRATION = (1 << 5),
+    I2C_INTR_END_DETECT = (1 << 3),
+    I2C_INTR_ST_TO = (1 << 13),
+} i2c_ll_master_intr_t;
+
+typedef enum {
+    I2C_INTR_TXFIFO_WM = (1 << 1),
+    I2C_INTR_RXFIFO_WM = (1 << 0),
+    I2C_INTR_SLV_COMPLETE = (1 << 7),
+    I2C_INTR_START = (1 << 15),
+} i2c_ll_slave_intr_t;
+
+#define I2C_LL_MASTER_EVENT_INTR    (I2C_NACK_INT_ENA_M|I2C_TIME_OUT_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_ARBITRATION_LOST_INT_ENA_M|I2C_END_DETECT_INT_ENA_M)
+#define I2C_LL_SLAVE_EVENT_INTR     (I2C_RXFIFO_WM_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_TXFIFO_WM_INT_ENA_M)
 
 /**
  * @brief  Calculate I2C bus frequency
@@ -100,7 +77,7 @@ typedef struct {
  *
  * @return None
  */
-static inline void i2c_ll_cal_bus_clk(uint32_t source_clk, uint32_t bus_freq, i2c_clk_cal_t *clk_cal)
+static inline void i2c_ll_cal_bus_clk(uint32_t source_clk, uint32_t bus_freq, i2c_hal_clk_config_t *clk_cal)
 {
     uint32_t clkm_div = source_clk / (bus_freq * 1024) +1;
     uint32_t sclk_freq = source_clk / clkm_div;
@@ -129,6 +106,7 @@ static inline void i2c_ll_cal_bus_clk(uint32_t source_clk, uint32_t bus_freq, i2
  *
  * @return None
  */
+__attribute__((always_inline))
 static inline void i2c_ll_update(i2c_dev_t *hw)
 {
     hw->ctr.conf_upgate = 1;
@@ -142,7 +120,7 @@ static inline void i2c_ll_update(i2c_dev_t *hw)
  *
  * @return None
  */
-static inline void i2c_ll_set_bus_timing(i2c_dev_t *hw, i2c_clk_cal_t *bus_cfg)
+static inline void i2c_ll_set_bus_timing(i2c_dev_t *hw, i2c_hal_clk_config_t *bus_cfg)
 {
     HAL_FORCE_MODIFY_U32_REG_FIELD(hw->clk_conf, sclk_div_num, bus_cfg->clkm_div - 1);
     /* According to the Technical Reference Manual, the following timings must be subtracted by 1.
@@ -216,7 +194,8 @@ static inline void i2c_ll_set_scl_timing(i2c_dev_t *hw, int hight_period, int lo
  *
  * @return None
  */
-static inline void i2c_ll_clr_intsts_mask(i2c_dev_t *hw, uint32_t mask)
+__attribute__((always_inline))
+static inline void i2c_ll_clear_intr_mask(i2c_dev_t *hw, uint32_t mask)
 {
     hw->int_clr.val = mask;
 }
@@ -242,6 +221,7 @@ static inline void i2c_ll_enable_intr_mask(i2c_dev_t *hw, uint32_t mask)
  *
  * @return None
  */
+__attribute__((always_inline))
 static inline void i2c_ll_disable_intr_mask(i2c_dev_t *hw, uint32_t mask)
 {
     hw->int_ena.val &= (~mask);
@@ -254,9 +234,10 @@ static inline void i2c_ll_disable_intr_mask(i2c_dev_t *hw, uint32_t mask)
  *
  * @return I2C interrupt status
  */
-static inline uint32_t i2c_ll_get_intsts_mask(i2c_dev_t *hw)
+__attribute__((always_inline))
+static inline void i2c_ll_get_intr_mask(i2c_dev_t *hw, uint32_t *intr_status)
 {
-    return hw->int_status.val;
+    *intr_status = hw->int_status.val;
 }
 
 /**
@@ -458,9 +439,10 @@ static inline bool i2c_ll_is_master_mode(i2c_dev_t *hw)
  *
  * @return RxFIFO readable length
  */
-static inline uint32_t i2c_ll_get_rxfifo_cnt(i2c_dev_t *hw)
+__attribute__((always_inline))
+static inline void i2c_ll_get_rxfifo_cnt(i2c_dev_t *hw, uint32_t *length)
 {
-    return hw->sr.rxfifo_cnt;
+    *length = hw->sr.rxfifo_cnt;
 }
 
 /**
@@ -470,9 +452,10 @@ static inline uint32_t i2c_ll_get_rxfifo_cnt(i2c_dev_t *hw)
  *
  * @return TxFIFO writable length
  */
-static inline uint32_t i2c_ll_get_txfifo_len(i2c_dev_t *hw)
+__attribute__((always_inline))
+static inline void i2c_ll_get_txfifo_len(i2c_dev_t *hw, uint32_t *length)
 {
-    return SOC_I2C_FIFO_LEN - hw->sr.txfifo_cnt;
+    *length = SOC_I2C_FIFO_LEN - hw->sr.txfifo_cnt;
 }
 
 /**
@@ -482,9 +465,9 @@ static inline uint32_t i2c_ll_get_txfifo_len(i2c_dev_t *hw)
  *
  * @return The I2C timeout value
  */
-static inline uint32_t i2c_ll_get_tout(i2c_dev_t *hw)
+static inline void i2c_ll_get_tout(i2c_dev_t *hw, int *timeout)
 {
-    return hw->to.time_out_value;
+    *timeout = hw->to.time_out_value;
 }
 
 /**
@@ -553,7 +536,8 @@ static inline void i2c_ll_get_scl_timing(i2c_dev_t *hw, int *high_period, int *l
  *
  * @return None.
  */
-static inline void i2c_ll_write_txfifo(i2c_dev_t *hw, uint8_t *ptr, uint8_t len)
+__attribute__((always_inline))
+static inline void i2c_ll_write_txfifo(i2c_dev_t *hw, const uint8_t *ptr, uint8_t len)
 {
     for (int i = 0; i< len; i++) {
         HAL_FORCE_MODIFY_U32_REG_FIELD(hw->data, fifo_rdata, ptr[i]);
@@ -569,6 +553,7 @@ static inline void i2c_ll_write_txfifo(i2c_dev_t *hw, uint8_t *ptr, uint8_t len)
  *
  * @return None
  */
+__attribute__((always_inline))
 static inline void i2c_ll_read_rxfifo(i2c_dev_t *hw, uint8_t *ptr, uint8_t len)
 {
     for(int i = 0; i < len; i++) {
@@ -605,83 +590,9 @@ static inline void i2c_ll_set_filter(i2c_dev_t *hw, uint8_t filter_num)
  *
  * @return The hardware filter configuration
  */
-static inline uint8_t i2c_ll_get_filter(i2c_dev_t *hw)
+static inline void i2c_ll_get_filter(i2c_dev_t *hw, uint8_t *filter_conf)
 {
-    return hw->filter_cfg.scl_filter_thres;
-}
-
-/**
- * @brief  Enable I2C master TX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_enable_tx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = ~0;
-    hw->int_ena.val =  I2C_LL_MASTER_TX_INT;
-}
-
-/**
- * @brief  Enable I2C master RX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_enable_rx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = ~0;
-    hw->int_ena.val = I2C_LL_MASTER_RX_INT;
-}
-
-/**
- * @brief  Disable I2C master TX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_disable_tx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val &= (~I2C_LL_MASTER_TX_INT);
-}
-
-/**
- * @brief  Disable I2C master RX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_disable_rx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val &= (~I2C_LL_MASTER_RX_INT);
-}
-
-/**
- * @brief  Clear I2C master TX interrupt status register
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_clr_tx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = I2C_LL_MASTER_TX_INT;
-}
-
-/**
- * @brief  Clear I2C master RX interrupt status register
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_clr_rx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = I2C_LL_MASTER_RX_INT;
+    *filter_conf = hw->filter_cfg.scl_filter_thres;
 }
 
 /**
@@ -693,6 +604,7 @@ static inline void i2c_ll_master_clr_rx_it(i2c_dev_t *hw)
  */
 static inline void i2c_ll_master_fsm_rst(i2c_dev_t *hw)
 {
+    // fsm_rst is a self cleared bit.
     hw->ctr.fsm_rst = 1;
 }
 
@@ -731,32 +643,6 @@ static inline void i2c_ll_set_source_clk(i2c_dev_t *hw, i2c_clock_source_t src_c
     hw->clk_conf.sclk_sel = (src_clk == I2C_CLK_SRC_RC_FAST) ? 1 : 0;
 }
 
-/**
- * @brief  Get I2C master interrupt event
- *
- * @param  hw Beginning address of the peripheral registers
- * @param  event Pointer to accept the interrupt event
- *
- * @return None
- */
-static inline void i2c_ll_master_get_event(i2c_dev_t *hw, i2c_intr_event_t *event)
-{
-    i2c_int_status_reg_t int_sts = hw->int_status;
-    if (int_sts.arbitration_lost_int_st) {
-        *event = I2C_INTR_EVENT_ARBIT_LOST;
-    } else if (int_sts.nack_int_st) {
-        *event = I2C_INTR_EVENT_NACK;
-    } else if (int_sts.time_out_int_st) {
-        *event = I2C_INTR_EVENT_TOUT;
-    } else if (int_sts.end_detect_int_st) {
-        *event = I2C_INTR_EVENT_END_DET;
-    } else if (int_sts.trans_complete_int_st) {
-        *event = I2C_INTR_EVENT_TRANS_DONE;
-    } else {
-        *event = I2C_INTR_EVENT_ERR;
-    }
-}
-
 /**
  * @brief  Init I2C master
  *
@@ -775,6 +661,48 @@ static inline void i2c_ll_master_init(i2c_dev_t *hw)
     hw->ctr.val = ctrl_reg.val;
 }
 
+/**
+ * @brief Get I2C interrupt status register address
+ */
+static inline volatile void *i2c_ll_get_interrupt_status_reg(i2c_dev_t *dev)
+{
+    return &dev->int_status;
+}
+
+//////////////////////////////////////////Deprecated Functions//////////////////////////////////////////////////////////
+/////////////////////////////The following functions are only used by the legacy driver/////////////////////////////////
+/////////////////////////////They might be removed in the next major release (ESP-IDF 6.0)//////////////////////////////
+////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
+
+// Get the I2C hardware instance
+#define I2C_LL_GET_HW(i2c_num)        (&I2C0)
+// Get the I2C hardware FIFO address
+#define I2C_LL_GET_FIFO_ADDR(i2c_num) (I2C_DATA_APB_REG(i2c_num))
+// I2C master TX interrupt bitmap
+#define I2C_LL_MASTER_TX_INT          (I2C_NACK_INT_ENA_M|I2C_TIME_OUT_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_ARBITRATION_LOST_INT_ENA_M|I2C_END_DETECT_INT_ENA_M)
+// I2C master RX interrupt bitmap
+#define I2C_LL_MASTER_RX_INT          (I2C_TIME_OUT_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_ARBITRATION_LOST_INT_ENA_M|I2C_END_DETECT_INT_ENA_M)
+// delay time after rtc_clk swiching on
+#define DELAY_RTC_CLK_SWITCH          (5)
+// I2C max timeout value
+#define I2C_LL_MAX_TIMEOUT I2C_TIME_OUT_VALUE
+
+#define I2C_LL_INTR_MASK          (0x3fff) /*!< I2C all interrupt bitmap */
+
+/**
+ * @brief I2C interrupt event
+ */
+typedef enum {
+    I2C_INTR_EVENT_ERR,
+    I2C_INTR_EVENT_ARBIT_LOST,   /*!< I2C arbition lost event */
+    I2C_INTR_EVENT_NACK,         /*!< I2C NACK event */
+    I2C_INTR_EVENT_TOUT,         /*!< I2C time out event */
+    I2C_INTR_EVENT_END_DET,      /*!< I2C end detected event */
+    I2C_INTR_EVENT_TRANS_DONE,   /*!< I2C trans done event */
+    I2C_INTR_EVENT_RXFIFO_FULL,  /*!< I2C rxfifo full event */
+    I2C_INTR_EVENT_TXFIFO_EMPTY, /*!< I2C txfifo empty event */
+} i2c_intr_event_t;
+
 /**
  * @brief  Configure I2C SCL timing
  *
@@ -808,6 +736,84 @@ static inline void i2c_ll_get_scl_clk_timing(i2c_dev_t *hw, int *high_period, in
     *low_period = hw->scl_low_period.scl_low_period;
 }
 
+/**
+ * @brief  Get I2C master interrupt event
+ *
+ * @param  hw Beginning address of the peripheral registers
+ * @param  event Pointer to accept the interrupt event
+ *
+ * @return None
+ */
+__attribute__((always_inline))
+static inline void i2c_ll_master_get_event(i2c_dev_t *hw, i2c_intr_event_t *event)
+{
+    i2c_int_status_reg_t int_sts = hw->int_status;
+    if (int_sts.arbitration_lost_int_st) {
+        *event = I2C_INTR_EVENT_ARBIT_LOST;
+    } else if (int_sts.nack_int_st) {
+        *event = I2C_INTR_EVENT_NACK;
+    } else if (int_sts.time_out_int_st) {
+        *event = I2C_INTR_EVENT_TOUT;
+    } else if (int_sts.end_detect_int_st) {
+        *event = I2C_INTR_EVENT_END_DET;
+    } else if (int_sts.trans_complete_int_st) {
+        *event = I2C_INTR_EVENT_TRANS_DONE;
+    } else {
+        *event = I2C_INTR_EVENT_ERR;
+    }
+}
+
+/**
+ * @brief  Enable I2C master TX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_master_enable_tx_it(i2c_dev_t *hw)
+{
+    hw->int_clr.val = UINT32_MAX;
+    hw->int_ena.val =  I2C_LL_MASTER_TX_INT;
+}
+
+/**
+ * @brief  Enable I2C master RX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_master_enable_rx_it(i2c_dev_t *hw)
+{
+    hw->int_clr.val = UINT32_MAX;
+    hw->int_ena.val = I2C_LL_MASTER_RX_INT;
+}
+
+/**
+ * @brief  Disable I2C master TX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_master_disable_tx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val &= (~I2C_LL_MASTER_TX_INT);
+}
+
+/**
+ * @brief  Disable I2C master RX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+__attribute__((always_inline))
+static inline void i2c_ll_master_disable_rx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val &= (~I2C_LL_MASTER_RX_INT);
+}
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/hal/esp32c3/include/hal/i2c_ll.h b/components/hal/esp32c3/include/hal/i2c_ll.h
index b796022860..e0a8b69eea 100644
--- a/components/hal/esp32c3/include/hal/i2c_ll.h
+++ b/components/hal/esp32c3/include/hal/i2c_ll.h
@@ -8,6 +8,7 @@
 
 #pragma once
 
+#include "stdbool.h"
 #include "hal/misc.h"
 #include "soc/i2c_periph.h"
 #include "soc/soc_caps.h"
@@ -16,12 +17,12 @@
 #include "soc/rtc_cntl_reg.h"
 #include "soc/clk_tree_defs.h"
 #include "esp_rom_sys.h"
+#include "esp_attr.h"
 
 #ifdef __cplusplus
 extern "C" {
 #endif
 
-#define I2C_LL_INTR_MASK          (0x3fff) /*!< I2C all interrupt bitmap */
 
 /**
  * @brief I2C hardware cmd register fields.
@@ -39,35 +40,6 @@ typedef union {
     uint32_t val;
 } i2c_hw_cmd_t;
 
-/**
- * @brief I2C interrupt event
- */
-typedef enum {
-    I2C_INTR_EVENT_ERR,
-    I2C_INTR_EVENT_ARBIT_LOST,   /*!< I2C arbition lost event */
-    I2C_INTR_EVENT_NACK,         /*!< I2C NACK event */
-    I2C_INTR_EVENT_TOUT,         /*!< I2C time out event */
-    I2C_INTR_EVENT_END_DET,      /*!< I2C end detected event */
-    I2C_INTR_EVENT_TRANS_DONE,   /*!< I2C trans done event */
-    I2C_INTR_EVENT_RXFIFO_FULL,  /*!< I2C rxfifo full event */
-    I2C_INTR_EVENT_TXFIFO_EMPTY, /*!< I2C txfifo empty event */
-} i2c_intr_event_t;
-
-/**
- * @brief Data structure for calculating I2C bus timing.
- */
-typedef struct {
-    uint16_t clkm_div;          /*!< I2C core clock devider */
-    uint16_t scl_low;           /*!< I2C scl low period */
-    uint16_t scl_high;          /*!< I2C scl hight period */
-    uint16_t scl_wait_high;     /*!< I2C scl wait_high period */
-    uint16_t sda_hold;          /*!< I2C scl low period */
-    uint16_t sda_sample;        /*!< I2C sda sample time */
-    uint16_t setup;             /*!< I2C start and stop condition setup period */
-    uint16_t hold;              /*!< I2C start and stop condition hold period  */
-    uint16_t tout;              /*!< I2C bus timeout period */
-} i2c_clk_cal_t;
-
 // I2C operation mode command
 #define I2C_LL_CMD_RESTART    6    /*!<I2C restart command */
 #define I2C_LL_CMD_WRITE      1    /*!<I2C write command */
@@ -75,22 +47,25 @@ typedef struct {
 #define I2C_LL_CMD_STOP       2    /*!<I2C stop command */
 #define I2C_LL_CMD_END        4    /*!<I2C end command */
 
-// Get the I2C hardware instance
-#define I2C_LL_GET_HW(i2c_num)        (&I2C0)
-// Get the I2C hardware FIFO address
-#define I2C_LL_GET_FIFO_ADDR(i2c_num) (I2C_DATA_APB_REG(i2c_num))
-// I2C master TX interrupt bitmap
-#define I2C_LL_MASTER_TX_INT          (I2C_NACK_INT_ENA_M|I2C_TIME_OUT_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_ARBITRATION_LOST_INT_ENA_M|I2C_END_DETECT_INT_ENA_M)
-// I2C master RX interrupt bitmap
-#define I2C_LL_MASTER_RX_INT          (I2C_TIME_OUT_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_ARBITRATION_LOST_INT_ENA_M|I2C_END_DETECT_INT_ENA_M)
-// I2C slave TX interrupt bitmap
-#define I2C_LL_SLAVE_TX_INT           (I2C_TXFIFO_WM_INT_ENA_M)
-// I2C slave RX interrupt bitmap
-#define I2C_LL_SLAVE_RX_INT           (I2C_RXFIFO_WM_INT_ENA_M | I2C_TRANS_COMPLETE_INT_ENA_M)
-// delay time after rtc_clk swiching on
-#define DELAY_RTC_CLK_SWITCH          (5)
-// I2C max timeout value
-#define I2C_LL_MAX_TIMEOUT I2C_TIME_OUT_REG_V
+typedef enum {
+    I2C_INTR_NACK = (1 << 10),
+    I2C_INTR_TIMEOUT = (1 << 8),
+    I2C_INTR_MST_COMPLETE = (1 << 7),
+    I2C_INTR_ARBITRATION = (1 << 5),
+    I2C_INTR_END_DETECT = (1 << 3),
+    I2C_INTR_ST_TO = (1 << 13),
+} i2c_ll_master_intr_t;
+
+typedef enum {
+    I2C_INTR_TXFIFO_WM = (1 << 1),
+    I2C_INTR_RXFIFO_WM = (1 << 0),
+    I2C_INTR_SLV_COMPLETE = (1 << 7),
+    I2C_INTR_START = (1 << 15),
+} i2c_ll_slave_intr_t;
+
+#define I2C_LL_MASTER_EVENT_INTR    (I2C_NACK_INT_ENA_M|I2C_TIME_OUT_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_ARBITRATION_LOST_INT_ENA_M|I2C_END_DETECT_INT_ENA_M)
+#define I2C_LL_SLAVE_EVENT_INTR     (I2C_RXFIFO_WM_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_TXFIFO_WM_INT_ENA_M)
+
 
 /**
  * @brief  Calculate I2C bus frequency
@@ -104,7 +79,7 @@ typedef struct {
  *
  * @return None
  */
-static inline void i2c_ll_cal_bus_clk(uint32_t source_clk, uint32_t bus_freq, i2c_clk_cal_t *clk_cal)
+static inline void i2c_ll_cal_bus_clk(uint32_t source_clk, uint32_t bus_freq, i2c_hal_clk_config_t *clk_cal)
 {
     uint32_t clkm_div = source_clk / (bus_freq * 1024) +1;
     uint32_t sclk_freq = source_clk / clkm_div;
@@ -133,6 +108,7 @@ static inline void i2c_ll_cal_bus_clk(uint32_t source_clk, uint32_t bus_freq, i2
  *
  * @return None
  */
+__attribute__((always_inline))
 static inline void i2c_ll_update(i2c_dev_t *hw)
 {
     hw->ctr.conf_upgate = 1;
@@ -146,7 +122,7 @@ static inline void i2c_ll_update(i2c_dev_t *hw)
  *
  * @return None
  */
-static inline void i2c_ll_set_bus_timing(i2c_dev_t *hw, i2c_clk_cal_t *bus_cfg)
+static inline void i2c_ll_set_bus_timing(i2c_dev_t *hw, i2c_hal_clk_config_t *bus_cfg)
 {
     HAL_FORCE_MODIFY_U32_REG_FIELD(hw->clk_conf, sclk_div_num, bus_cfg->clkm_div - 1);
     /* According to the Technical Reference Manual, the following timings must be subtracted by 1.
@@ -220,7 +196,8 @@ static inline void i2c_ll_set_scl_timing(i2c_dev_t *hw, int hight_period, int lo
  *
  * @return None
  */
-static inline void i2c_ll_clr_intsts_mask(i2c_dev_t *hw, uint32_t mask)
+__attribute__((always_inline))
+static inline void i2c_ll_clear_intr_mask(i2c_dev_t *hw, uint32_t mask)
 {
     hw->int_clr.val = mask;
 }
@@ -246,6 +223,7 @@ static inline void i2c_ll_enable_intr_mask(i2c_dev_t *hw, uint32_t mask)
  *
  * @return None
  */
+__attribute__((always_inline))
 static inline void i2c_ll_disable_intr_mask(i2c_dev_t *hw, uint32_t mask)
 {
     hw->int_ena.val &= (~mask);
@@ -258,9 +236,10 @@ static inline void i2c_ll_disable_intr_mask(i2c_dev_t *hw, uint32_t mask)
  *
  * @return I2C interrupt status
  */
-static inline uint32_t i2c_ll_get_intsts_mask(i2c_dev_t *hw)
+__attribute__((always_inline))
+static inline void i2c_ll_get_intr_mask(i2c_dev_t *hw, uint32_t *intr_status)
 {
-    return hw->int_status.val;
+    *intr_status = hw->int_status.val;
 }
 
 /**
@@ -477,9 +456,10 @@ static inline bool i2c_ll_is_master_mode(i2c_dev_t *hw)
  *
  * @return RxFIFO readable length
  */
-static inline uint32_t i2c_ll_get_rxfifo_cnt(i2c_dev_t *hw)
+__attribute__((always_inline))
+static inline void i2c_ll_get_rxfifo_cnt(i2c_dev_t *hw, uint32_t *length)
 {
-    return hw->sr.rx_fifo_cnt;
+    *length = hw->sr.rx_fifo_cnt;
 }
 
 /**
@@ -489,9 +469,10 @@ static inline uint32_t i2c_ll_get_rxfifo_cnt(i2c_dev_t *hw)
  *
  * @return TxFIFO writable length
  */
-static inline uint32_t i2c_ll_get_txfifo_len(i2c_dev_t *hw)
+__attribute__((always_inline))
+static inline void i2c_ll_get_txfifo_len(i2c_dev_t *hw, uint32_t *length)
 {
-    return SOC_I2C_FIFO_LEN - hw->sr.tx_fifo_cnt;
+    *length = SOC_I2C_FIFO_LEN - hw->sr.tx_fifo_cnt;
 }
 
 /**
@@ -501,9 +482,9 @@ static inline uint32_t i2c_ll_get_txfifo_len(i2c_dev_t *hw)
  *
  * @return The I2C timeout value
  */
-static inline uint32_t i2c_ll_get_tout(i2c_dev_t *hw)
+static inline void i2c_ll_get_tout(i2c_dev_t *hw, int *timeout)
 {
-    return hw->timeout.time_out_value;
+    *timeout = hw->timeout.time_out_value;
 }
 
 /**
@@ -572,7 +553,8 @@ static inline void i2c_ll_get_scl_timing(i2c_dev_t *hw, int *high_period, int *l
  *
  * @return None.
  */
-static inline void i2c_ll_write_txfifo(i2c_dev_t *hw, uint8_t *ptr, uint8_t len)
+__attribute__((always_inline))
+static inline void i2c_ll_write_txfifo(i2c_dev_t *hw, const uint8_t *ptr, uint8_t len)
 {
     for (int i = 0; i< len; i++) {
         HAL_FORCE_MODIFY_U32_REG_FIELD(hw->fifo_data, data, ptr[i]);
@@ -588,6 +570,7 @@ static inline void i2c_ll_write_txfifo(i2c_dev_t *hw, uint8_t *ptr, uint8_t len)
  *
  * @return None
  */
+__attribute__((always_inline))
 static inline void i2c_ll_read_rxfifo(i2c_dev_t *hw, uint8_t *ptr, uint8_t len)
 {
     for(int i = 0; i < len; i++) {
@@ -624,156 +607,12 @@ static inline void i2c_ll_set_filter(i2c_dev_t *hw, uint8_t filter_num)
  *
  * @return The hardware filter configuration
  */
-static inline uint8_t i2c_ll_get_filter(i2c_dev_t *hw)
+static inline void i2c_ll_get_filter(i2c_dev_t *hw, uint8_t *filter_conf)
 {
-    return hw->filter_cfg.scl_thres;
+    *filter_conf = hw->filter_cfg.scl_thres;
 }
 
-/**
- * @brief  Enable I2C master TX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_enable_tx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = ~0;
-    hw->int_ena.val =  I2C_LL_MASTER_TX_INT;
-}
 
-/**
- * @brief  Enable I2C master RX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_enable_rx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = ~0;
-    hw->int_ena.val = I2C_LL_MASTER_RX_INT;
-}
-
-/**
- * @brief  Disable I2C master TX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_disable_tx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val &= (~I2C_LL_MASTER_TX_INT);
-}
-
-/**
- * @brief  Disable I2C master RX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_disable_rx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val &= (~I2C_LL_MASTER_RX_INT);
-}
-
-/**
- * @brief  Clear I2C master TX interrupt status register
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_clr_tx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = I2C_LL_MASTER_TX_INT;
-}
-
-/**
- * @brief  Clear I2C master RX interrupt status register
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_clr_rx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = I2C_LL_MASTER_RX_INT;
-}
-
-/**
- * @brief
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_slave_enable_tx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val |= I2C_LL_SLAVE_TX_INT;
-}
-
-/**
- * @brief Enable I2C slave RX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_slave_enable_rx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val |= I2C_LL_SLAVE_RX_INT;
-}
-
-/**
- * @brief Disable I2C slave TX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_slave_disable_tx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val &= (~I2C_LL_SLAVE_TX_INT);
-}
-
-/**
- * @brief  Disable I2C slave RX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_slave_disable_rx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val &= (~I2C_LL_SLAVE_RX_INT);
-}
-
-/**
- * @brief  Clear I2C slave TX interrupt status register
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_slave_clr_tx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = I2C_LL_SLAVE_TX_INT;
-}
-
-/**
- * @brief Clear I2C slave RX interrupt status register.
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_slave_clr_rx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = I2C_LL_SLAVE_RX_INT;
-}
 
 /**
  * @brief Reste I2C master FSM. When the master FSM is stuck, call this function to reset the FSM
@@ -784,6 +623,7 @@ static inline void i2c_ll_slave_clr_rx_it(i2c_dev_t *hw)
  */
 static inline void i2c_ll_master_fsm_rst(i2c_dev_t *hw)
 {
+    // fsm_rst is a self cleared bit.
     hw->ctr.fsm_rst = 1;
 }
 
@@ -822,53 +662,7 @@ static inline void i2c_ll_set_source_clk(i2c_dev_t *hw, i2c_clock_source_t src_c
     hw->clk_conf.sclk_sel = (src_clk == I2C_CLK_SRC_RC_FAST) ? 1 : 0;
 }
 
-/**
- * @brief  Get I2C master interrupt event
- *
- * @param  hw Beginning address of the peripheral registers
- * @param  event Pointer to accept the interrupt event
- *
- * @return None
- */
-static inline void i2c_ll_master_get_event(i2c_dev_t *hw, i2c_intr_event_t *event)
-{
-    typeof(hw->int_status) int_sts = hw->int_status;
-    if (int_sts.arbitration_lost) {
-        *event = I2C_INTR_EVENT_ARBIT_LOST;
-    } else if (int_sts.nack) {
-        *event = I2C_INTR_EVENT_NACK;
-    } else if (int_sts.time_out) {
-        *event = I2C_INTR_EVENT_TOUT;
-    } else if (int_sts.end_detect) {
-        *event = I2C_INTR_EVENT_END_DET;
-    } else if (int_sts.trans_complete) {
-        *event = I2C_INTR_EVENT_TRANS_DONE;
-    } else {
-        *event = I2C_INTR_EVENT_ERR;
-    }
-}
 
-/**
- * @brief  Get I2C slave interrupt event
- *
- * @param  hw Beginning address of the peripheral registers
- * @param  event Pointer to accept the interrupt event
- *
- * @return None
- */
-static inline void i2c_ll_slave_get_event(i2c_dev_t *hw, i2c_intr_event_t *event)
-{
-    typeof(hw->int_status) int_sts = hw->int_status;
-    if (int_sts.tx_fifo_wm) {
-        *event = I2C_INTR_EVENT_TXFIFO_EMPTY;
-    } else if (int_sts.trans_complete) {
-        *event = I2C_INTR_EVENT_TRANS_DONE;
-    } else if (int_sts.rx_fifo_wm) {
-        *event = I2C_INTR_EVENT_RXFIFO_FULL;
-    } else {
-        *event = I2C_INTR_EVENT_ERR;
-    }
-}
 
 /**
  * @brief  Init I2C master
@@ -902,10 +696,64 @@ static inline void i2c_ll_slave_init(i2c_dev_t *hw)
     ctrl_reg.sda_force_out = 1;
     ctrl_reg.scl_force_out = 1;
     hw->ctr.val = ctrl_reg.val;
-    hw->ctr.slv_tx_auto_start_en = 1;
     hw->fifo_conf.fifo_addr_cfg_en = 0;
 }
 
+/**
+ * @brief Set whether slave should auto start, or only start with start signal from master
+ *
+ * @param hw Beginning address of the peripheral registers
+ * @param slv_ex_auto_en 1 if slave auto start data transaction, otherwise, 0.
+ */
+static inline void i2c_ll_slave_tx_auto_start_en(i2c_dev_t *hw, bool slv_ex_auto_en)
+{
+    hw->ctr.slv_tx_auto_start_en = slv_ex_auto_en;
+}
+
+/**
+ * @brief Get I2C interrupt status register address
+ */
+static inline volatile void *i2c_ll_get_interrupt_status_reg(i2c_dev_t *dev)
+{
+    return &dev->int_status;
+}
+
+//////////////////////////////////////////Deprecated Functions//////////////////////////////////////////////////////////
+/////////////////////////////The following functions are only used by the legacy driver/////////////////////////////////
+/////////////////////////////They might be removed in the next major release (ESP-IDF 6.0)//////////////////////////////
+////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
+
+// Get the I2C hardware instance
+#define I2C_LL_GET_HW(i2c_num)        (&I2C0)
+// Get the I2C hardware FIFO address
+#define I2C_LL_GET_FIFO_ADDR(i2c_num) (I2C_DATA_APB_REG(i2c_num))
+// I2C master TX interrupt bitmap
+#define I2C_LL_MASTER_TX_INT          (I2C_NACK_INT_ENA_M|I2C_TIME_OUT_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_ARBITRATION_LOST_INT_ENA_M|I2C_END_DETECT_INT_ENA_M)
+// I2C master RX interrupt bitmap
+#define I2C_LL_MASTER_RX_INT          (I2C_TIME_OUT_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_ARBITRATION_LOST_INT_ENA_M|I2C_END_DETECT_INT_ENA_M)
+// I2C slave TX interrupt bitmap
+#define I2C_LL_SLAVE_TX_INT           (I2C_TXFIFO_WM_INT_ENA_M)
+// I2C slave RX interrupt bitmap
+#define I2C_LL_SLAVE_RX_INT           (I2C_RXFIFO_WM_INT_ENA_M | I2C_TRANS_COMPLETE_INT_ENA_M)
+// I2C max timeout value
+#define I2C_LL_MAX_TIMEOUT I2C_TIME_OUT_REG_V
+
+#define I2C_LL_INTR_MASK          (0xffff) /*!< I2C all interrupt bitmap */
+
+/**
+ * @brief I2C interrupt event
+ */
+typedef enum {
+    I2C_INTR_EVENT_ERR,
+    I2C_INTR_EVENT_ARBIT_LOST,   /*!< I2C arbition lost event */
+    I2C_INTR_EVENT_NACK,         /*!< I2C NACK event */
+    I2C_INTR_EVENT_TOUT,         /*!< I2C time out event */
+    I2C_INTR_EVENT_END_DET,      /*!< I2C end detected event */
+    I2C_INTR_EVENT_TRANS_DONE,   /*!< I2C trans done event */
+    I2C_INTR_EVENT_RXFIFO_FULL,  /*!< I2C rxfifo full event */
+    I2C_INTR_EVENT_TXFIFO_EMPTY, /*!< I2C txfifo empty event */
+} i2c_intr_event_t;
+
 /**
  * @brief  Configure I2C SCL timing
  *
@@ -939,6 +787,157 @@ static inline void i2c_ll_get_scl_clk_timing(i2c_dev_t *hw, int *high_period, in
     *low_period = hw->scl_low_period.period;
 }
 
+/**
+ * @brief  Get I2C master interrupt event
+ *
+ * @param  hw Beginning address of the peripheral registers
+ * @param  event Pointer to accept the interrupt event
+ *
+ * @return None
+ */
+__attribute__((always_inline))
+static inline void i2c_ll_master_get_event(i2c_dev_t *hw, i2c_intr_event_t *event)
+{
+    typeof(hw->int_status) int_sts = hw->int_status;
+    if (int_sts.arbitration_lost) {
+        *event = I2C_INTR_EVENT_ARBIT_LOST;
+    } else if (int_sts.nack) {
+        *event = I2C_INTR_EVENT_NACK;
+    } else if (int_sts.time_out||int_sts.scl_st_to||int_sts.scl_main_st_to) {
+        *event = I2C_INTR_EVENT_TOUT;
+    } else if (int_sts.end_detect) {
+        *event = I2C_INTR_EVENT_END_DET;
+    } else if (int_sts.trans_complete) {
+        *event = I2C_INTR_EVENT_TRANS_DONE;
+    } else {
+        *event = I2C_INTR_EVENT_ERR;
+    }
+}
+
+/**
+ * @brief  Get I2C slave interrupt event
+ *
+ * @param  hw Beginning address of the peripheral registers
+ * @param  event Pointer to accept the interrupt event
+ *
+ * @return None
+ */
+__attribute__((always_inline))
+static inline void i2c_ll_slave_get_event(i2c_dev_t *hw, i2c_intr_event_t *event)
+{
+    typeof(hw->int_status) int_sts = hw->int_status;
+    if (int_sts.tx_fifo_wm) {
+        *event = I2C_INTR_EVENT_TXFIFO_EMPTY;
+    } else if (int_sts.trans_complete) {
+        *event = I2C_INTR_EVENT_TRANS_DONE;
+    } else if (int_sts.rx_fifo_wm) {
+        *event = I2C_INTR_EVENT_RXFIFO_FULL;
+    } else {
+        *event = I2C_INTR_EVENT_ERR;
+    }
+}
+
+/**
+ * @brief  Enable I2C master TX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_master_enable_tx_it(i2c_dev_t *hw)
+{
+    hw->int_clr.val = UINT32_MAX;
+    hw->int_ena.val =  I2C_LL_MASTER_TX_INT;
+}
+
+/**
+ * @brief  Enable I2C master RX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_master_enable_rx_it(i2c_dev_t *hw)
+{
+    hw->int_clr.val = UINT32_MAX;
+    hw->int_ena.val = I2C_LL_MASTER_RX_INT;
+}
+
+/**
+ * @brief  Disable I2C master TX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_master_disable_tx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val &= (~I2C_LL_MASTER_TX_INT);
+}
+
+/**
+ * @brief  Disable I2C master RX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+__attribute__((always_inline))
+static inline void i2c_ll_master_disable_rx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val &= (~I2C_LL_MASTER_RX_INT);
+}
+
+/**
+ * @brief
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_slave_enable_tx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val |= I2C_LL_SLAVE_TX_INT;
+}
+
+/**
+ * @brief Enable I2C slave RX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_slave_enable_rx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val |= I2C_LL_SLAVE_RX_INT;
+}
+
+/**
+ * @brief Disable I2C slave TX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+__attribute__((always_inline))
+static inline void i2c_ll_slave_disable_tx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val &= (~I2C_LL_SLAVE_TX_INT);
+}
+
+/**
+ * @brief  Disable I2C slave RX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_slave_disable_rx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val &= (~I2C_LL_SLAVE_RX_INT);
+}
+
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/hal/esp32h2/include/hal/i2c_ll.h b/components/hal/esp32h2/include/hal/i2c_ll.h
index 7ef4b9547d..88668d2e35 100644
--- a/components/hal/esp32h2/include/hal/i2c_ll.h
+++ b/components/hal/esp32h2/include/hal/i2c_ll.h
@@ -8,6 +8,7 @@
 
 #pragma once
 
+#include "stdbool.h"
 #include "hal/misc.h"
 #include "soc/i2c_periph.h"
 #include "soc/soc_caps.h"
@@ -16,15 +17,14 @@
 #include "soc/rtc_cntl_reg.h"
 #include "soc/clk_tree_defs.h"
 #include "esp_rom_sys.h"
+#include "esp_attr.h"
 
 #ifdef __cplusplus
 extern "C" {
 #endif
 
-#define I2C_LL_INTR_MASK          (0x3fff) /*!< I2C all interrupt bitmap */
-
 /**
- * @brief I2C hardware cmd register filed.
+ * @brief I2C hardware cmd register fields.
  */
 typedef union {
     struct {
@@ -39,35 +39,6 @@ typedef union {
     uint32_t val;
 } i2c_hw_cmd_t;
 
-/**
- * @brief I2C interrupt event
- */
-typedef enum {
-    I2C_INTR_EVENT_ERR,
-    I2C_INTR_EVENT_ARBIT_LOST,   /*!< I2C arbition lost event */
-    I2C_INTR_EVENT_NACK,         /*!< I2C NACK event */
-    I2C_INTR_EVENT_TOUT,         /*!< I2C time out event */
-    I2C_INTR_EVENT_END_DET,      /*!< I2C end detected event */
-    I2C_INTR_EVENT_TRANS_DONE,   /*!< I2C trans done event */
-    I2C_INTR_EVENT_RXFIFO_FULL,  /*!< I2C rxfifo full event */
-    I2C_INTR_EVENT_TXFIFO_EMPTY, /*!< I2C txfifo empty event */
-} i2c_intr_event_t;
-
-/**
- * @brief Data structure for calculating I2C bus timing.
- */
-typedef struct {
-    uint16_t clkm_div;          /*!< I2C core clock devider */
-    uint16_t scl_low;           /*!< I2C scl low period */
-    uint16_t scl_high;          /*!< I2C scl hight period */
-    uint16_t scl_wait_high;     /*!< I2C scl wait_high period */
-    uint16_t sda_hold;          /*!< I2C scl low period */
-    uint16_t sda_sample;        /*!< I2C sda sample time */
-    uint16_t setup;             /*!< I2C start and stop condition setup period */
-    uint16_t hold;              /*!< I2C start and stop condition hold period  */
-    uint16_t tout;              /*!< I2C bus timeout period */
-} i2c_clk_cal_t;
-
 // I2C operation mode command
 #define I2C_LL_CMD_RESTART    6    /*!<I2C restart command */
 #define I2C_LL_CMD_WRITE      1    /*!<I2C write command */
@@ -75,22 +46,26 @@ typedef struct {
 #define I2C_LL_CMD_STOP       2    /*!<I2C stop command */
 #define I2C_LL_CMD_END        4    /*!<I2C end command */
 
-// Get the I2C hardware instance
-#define I2C_LL_GET_HW(i2c_num)        (&I2C0)
-// Get the I2C hardware FIFO address
-#define I2C_LL_GET_FIFO_ADDR(i2c_num) (I2C_DATA_APB_REG(i2c_num))
-// I2C master TX interrupt bitmap
-#define I2C_LL_MASTER_TX_INT          (I2C_NACK_INT_ENA_M|I2C_TIME_OUT_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_ARBITRATION_LOST_INT_ENA_M|I2C_END_DETECT_INT_ENA_M)
-// I2C master RX interrupt bitmap
-#define I2C_LL_MASTER_RX_INT          (I2C_TIME_OUT_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_ARBITRATION_LOST_INT_ENA_M|I2C_END_DETECT_INT_ENA_M)
-// I2C slave TX interrupt bitmap
-#define I2C_LL_SLAVE_TX_INT           (I2C_TXFIFO_WM_INT_ENA_M)
-// I2C slave RX interrupt bitmap
-#define I2C_LL_SLAVE_RX_INT           (I2C_RXFIFO_WM_INT_ENA_M | I2C_TRANS_COMPLETE_INT_ENA_M)
-// delay time after rtc_clk swiching on
-#define DELAY_RTC_CLK_SWITCH          (5)
-// I2C max timeout value
-#define I2C_LL_MAX_TIMEOUT I2C_TIME_OUT_REG_V
+typedef enum {
+    I2C_INTR_NACK = (1 << 10),
+    I2C_INTR_TIMEOUT = (1 << 8),
+    I2C_INTR_MST_COMPLETE = (1 << 7),
+    I2C_INTR_ARBITRATION = (1 << 5),
+    I2C_INTR_END_DETECT = (1 << 3),
+    I2C_INTR_ST_TO = (1 << 13),
+} i2c_ll_master_intr_t;
+
+
+typedef enum {
+    I2C_INTR_TXFIFO_WM = (1 << 1),
+    I2C_INTR_RXFIFO_WM = (1 << 0),
+    I2C_INTR_SLV_COMPLETE = (1 << 7),
+    I2C_INTR_START = (1 << 15),
+} i2c_ll_slave_intr_t;
+
+#define I2C_LL_MASTER_EVENT_INTR    (I2C_NACK_INT_ENA_M|I2C_TIME_OUT_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_ARBITRATION_LOST_INT_ENA_M|I2C_END_DETECT_INT_ENA_M|I2C_SCL_ST_TO_INT_ENA)
+#define I2C_LL_SLAVE_EVENT_INTR     (I2C_RXFIFO_WM_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_TXFIFO_WM_INT_ENA_M)
+
 
 /**
  * @brief  Calculate I2C bus frequency
@@ -104,7 +79,7 @@ typedef struct {
  *
  * @return None
  */
-static inline void i2c_ll_cal_bus_clk(uint32_t source_clk, uint32_t bus_freq, i2c_clk_cal_t *clk_cal)
+static inline void i2c_ll_cal_bus_clk(uint32_t source_clk, uint32_t bus_freq, i2c_hal_clk_config_t *clk_cal)
 {
     uint32_t clkm_div = source_clk / (bus_freq * 1024) +1;
     uint32_t sclk_freq = source_clk / clkm_div;
@@ -133,6 +108,7 @@ static inline void i2c_ll_cal_bus_clk(uint32_t source_clk, uint32_t bus_freq, i2
  *
  * @return None
  */
+__attribute__((always_inline))
 static inline void i2c_ll_update(i2c_dev_t *hw)
 {
     hw->ctr.conf_upgate = 1;
@@ -146,7 +122,7 @@ static inline void i2c_ll_update(i2c_dev_t *hw)
  *
  * @return None
  */
-static inline void i2c_ll_set_bus_timing(i2c_dev_t *hw, i2c_clk_cal_t *bus_cfg)
+static inline void i2c_ll_set_bus_timing(i2c_dev_t *hw, i2c_hal_clk_config_t *bus_cfg)
 {
     HAL_FORCE_MODIFY_U32_REG_FIELD(hw->clk_conf, sclk_div_num, bus_cfg->clkm_div - 1);
     /* According to the Technical Reference Manual, the following timings must be subtracted by 1.
@@ -220,7 +196,8 @@ static inline void i2c_ll_set_scl_timing(i2c_dev_t *hw, int hight_period, int lo
  *
  * @return None
  */
-static inline void i2c_ll_clr_intsts_mask(i2c_dev_t *hw, uint32_t mask)
+__attribute__((always_inline))
+static inline void i2c_ll_clear_intr_mask(i2c_dev_t *hw, uint32_t mask)
 {
     hw->int_clr.val = mask;
 }
@@ -246,6 +223,7 @@ static inline void i2c_ll_enable_intr_mask(i2c_dev_t *hw, uint32_t mask)
  *
  * @return None
  */
+__attribute__((always_inline))
 static inline void i2c_ll_disable_intr_mask(i2c_dev_t *hw, uint32_t mask)
 {
     hw->int_ena.val &= (~mask);
@@ -258,9 +236,10 @@ static inline void i2c_ll_disable_intr_mask(i2c_dev_t *hw, uint32_t mask)
  *
  * @return I2C interrupt status
  */
-static inline uint32_t i2c_ll_get_intsts_mask(i2c_dev_t *hw)
+__attribute__((always_inline))
+static inline void i2c_ll_get_intr_mask(i2c_dev_t *hw, uint32_t *intr_status)
 {
-    return hw->int_status.val;
+    *intr_status = hw->int_status.val;
 }
 
 /**
@@ -477,9 +456,10 @@ static inline bool i2c_ll_is_master_mode(i2c_dev_t *hw)
  *
  * @return RxFIFO readable length
  */
-static inline uint32_t i2c_ll_get_rxfifo_cnt(i2c_dev_t *hw)
+__attribute__((always_inline))
+static inline void i2c_ll_get_rxfifo_cnt(i2c_dev_t *hw, uint32_t *length)
 {
-    return hw->sr.rx_fifo_cnt;
+    *length = hw->sr.rx_fifo_cnt;
 }
 
 /**
@@ -489,9 +469,10 @@ static inline uint32_t i2c_ll_get_rxfifo_cnt(i2c_dev_t *hw)
  *
  * @return TxFIFO writable length
  */
-static inline uint32_t i2c_ll_get_txfifo_len(i2c_dev_t *hw)
+__attribute__((always_inline))
+static inline void i2c_ll_get_txfifo_len(i2c_dev_t *hw, uint32_t *length)
 {
-    return SOC_I2C_FIFO_LEN - hw->sr.tx_fifo_cnt;
+    *length = SOC_I2C_FIFO_LEN - hw->sr.tx_fifo_cnt;
 }
 
 /**
@@ -501,9 +482,9 @@ static inline uint32_t i2c_ll_get_txfifo_len(i2c_dev_t *hw)
  *
  * @return The I2C timeout value
  */
-static inline uint32_t i2c_ll_get_tout(i2c_dev_t *hw)
+static inline void i2c_ll_get_tout(i2c_dev_t *hw, int *timeout)
 {
-    return hw->timeout.time_out_value;
+    *timeout = hw->timeout.time_out_value;
 }
 
 /**
@@ -572,7 +553,8 @@ static inline void i2c_ll_get_scl_timing(i2c_dev_t *hw, int *high_period, int *l
  *
  * @return None.
  */
-static inline void i2c_ll_write_txfifo(i2c_dev_t *hw, uint8_t *ptr, uint8_t len)
+__attribute__((always_inline))
+static inline void i2c_ll_write_txfifo(i2c_dev_t *hw, const uint8_t *ptr, uint8_t len)
 {
     for (int i = 0; i< len; i++) {
         HAL_FORCE_MODIFY_U32_REG_FIELD(hw->fifo_data, data, ptr[i]);
@@ -588,6 +570,7 @@ static inline void i2c_ll_write_txfifo(i2c_dev_t *hw, uint8_t *ptr, uint8_t len)
  *
  * @return None
  */
+__attribute__((always_inline))
 static inline void i2c_ll_read_rxfifo(i2c_dev_t *hw, uint8_t *ptr, uint8_t len)
 {
     for(int i = 0; i < len; i++) {
@@ -624,155 +607,9 @@ static inline void i2c_ll_set_filter(i2c_dev_t *hw, uint8_t filter_num)
  *
  * @return The hardware filter configuration
  */
-static inline uint8_t i2c_ll_get_filter(i2c_dev_t *hw)
+static inline void i2c_ll_get_filter(i2c_dev_t *hw, uint8_t *filter_conf)
 {
-    return hw->filter_cfg.scl_thres;
-}
-
-/**
- * @brief  Enable I2C master TX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_enable_tx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = ~0;
-    hw->int_ena.val =  I2C_LL_MASTER_TX_INT;
-}
-
-/**
- * @brief  Enable I2C master RX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_enable_rx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = ~0;
-    hw->int_ena.val = I2C_LL_MASTER_RX_INT;
-}
-
-/**
- * @brief  Disable I2C master TX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_disable_tx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val &= (~I2C_LL_MASTER_TX_INT);
-}
-
-/**
- * @brief  Disable I2C master RX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_disable_rx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val &= (~I2C_LL_MASTER_RX_INT);
-}
-
-/**
- * @brief  Clear I2C master TX interrupt status register
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_clr_tx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = I2C_LL_MASTER_TX_INT;
-}
-
-/**
- * @brief  Clear I2C master RX interrupt status register
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_clr_rx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = I2C_LL_MASTER_RX_INT;
-}
-
-/**
- * @brief
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_slave_enable_tx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val |= I2C_LL_SLAVE_TX_INT;
-}
-
-/**
- * @brief Enable I2C slave RX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_slave_enable_rx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val |= I2C_LL_SLAVE_RX_INT;
-}
-
-/**
- * @brief Disable I2C slave TX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_slave_disable_tx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val &= (~I2C_LL_SLAVE_TX_INT);
-}
-
-/**
- * @brief  Disable I2C slave RX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_slave_disable_rx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val &= (~I2C_LL_SLAVE_RX_INT);
-}
-
-/**
- * @brief  Clear I2C slave TX interrupt status register
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_slave_clr_tx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = I2C_LL_SLAVE_TX_INT;
-}
-
-/**
- * @brief Clear I2C slave RX interrupt status register.
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_slave_clr_rx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = I2C_LL_SLAVE_RX_INT;
+    *filter_conf = hw->filter_cfg.scl_thres;
 }
 
 /**
@@ -800,9 +637,12 @@ static inline void i2c_ll_master_fsm_rst(i2c_dev_t *hw)
 static inline void i2c_ll_master_clr_bus(i2c_dev_t *hw)
 {
     hw->scl_sp_conf.scl_rst_slv_num = 9;
-    hw->scl_sp_conf.scl_rst_slv_en = 0;
-    hw->ctr.conf_upgate = 1;
     hw->scl_sp_conf.scl_rst_slv_en = 1;
+    hw->ctr.conf_upgate = 1;
+    // hardward will clear scl_rst_slv_en after sending SCL pulses,
+    // and we should set conf_upgate bit to synchronize register value.
+    while (hw->scl_sp_conf.scl_rst_slv_en);
+    hw->ctr.conf_upgate = 1;
 }
 
 /**
@@ -819,54 +659,6 @@ static inline void i2c_ll_set_source_clk(i2c_dev_t *hw, i2c_clock_source_t src_c
     hw->clk_conf.sclk_sel = (src_clk == I2C_CLK_SRC_RC_FAST) ? 1 : 0;
 }
 
-/**
- * @brief  Get I2C master interrupt event
- *
- * @param  hw Beginning address of the peripheral registers
- * @param  event Pointer to accept the interrupt event
- *
- * @return None
- */
-static inline void i2c_ll_master_get_event(i2c_dev_t *hw, i2c_intr_event_t *event)
-{
-    typeof(hw->int_status) int_sts = hw->int_status;
-    if (int_sts.arbitration_lost) {
-        *event = I2C_INTR_EVENT_ARBIT_LOST;
-    } else if (int_sts.nack) {
-        *event = I2C_INTR_EVENT_NACK;
-    } else if (int_sts.time_out) {
-        *event = I2C_INTR_EVENT_TOUT;
-    } else if (int_sts.end_detect) {
-        *event = I2C_INTR_EVENT_END_DET;
-    } else if (int_sts.trans_complete) {
-        *event = I2C_INTR_EVENT_TRANS_DONE;
-    } else {
-        *event = I2C_INTR_EVENT_ERR;
-    }
-}
-
-/**
- * @brief  Get I2C slave interrupt event
- *
- * @param  hw Beginning address of the peripheral registers
- * @param  event Pointer to accept the interrupt event
- *
- * @return None
- */
-static inline void i2c_ll_slave_get_event(i2c_dev_t *hw, i2c_intr_event_t *event)
-{
-    typeof(hw->int_status) int_sts = hw->int_status;
-    if (int_sts.tx_fifo_wm) {
-        *event = I2C_INTR_EVENT_TXFIFO_EMPTY;
-    } else if (int_sts.trans_complete) {
-        *event = I2C_INTR_EVENT_TRANS_DONE;
-    } else if (int_sts.rx_fifo_wm) {
-        *event = I2C_INTR_EVENT_RXFIFO_FULL;
-    } else {
-        *event = I2C_INTR_EVENT_ERR;
-    }
-}
-
 /**
  * @brief  Init I2C master
  *
@@ -899,10 +691,64 @@ static inline void i2c_ll_slave_init(i2c_dev_t *hw)
     ctrl_reg.sda_force_out = 1;
     ctrl_reg.scl_force_out = 1;
     hw->ctr.val = ctrl_reg.val;
-    hw->ctr.slv_tx_auto_start_en = 1;
     hw->fifo_conf.fifo_addr_cfg_en = 0;
 }
 
+/**
+ * @brief Set whether slave should auto start, or only start with start signal from master
+ *
+ * @param hw Beginning address of the peripheral registers
+ * @param slv_ex_auto_en 1 if slave auto start data transaction, otherwise, 0.
+ */
+static inline void i2c_ll_slave_tx_auto_start_en(i2c_dev_t *hw, bool slv_ex_auto_en)
+{
+    hw->ctr.slv_tx_auto_start_en = slv_ex_auto_en;
+}
+
+/**
+ * @brief Get I2C interrupt status register address
+ */
+static inline volatile void *i2c_ll_get_interrupt_status_reg(i2c_dev_t *dev)
+{
+    return &dev->int_status;
+}
+
+//////////////////////////////////////////Deprecated Functions//////////////////////////////////////////////////////////
+/////////////////////////////The following functions are only used by the legacy driver/////////////////////////////////
+/////////////////////////////They might be removed in the next major release (ESP-IDF 6.0)//////////////////////////////
+////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
+
+// Get the I2C hardware instance
+#define I2C_LL_GET_HW(i2c_num)        (&I2C0)
+// Get the I2C hardware FIFO address
+#define I2C_LL_GET_FIFO_ADDR(i2c_num) (I2C_DATA_APB_REG(i2c_num))
+// I2C master TX interrupt bitmap
+#define I2C_LL_MASTER_TX_INT          (I2C_NACK_INT_ENA_M|I2C_TIME_OUT_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_ARBITRATION_LOST_INT_ENA_M|I2C_END_DETECT_INT_ENA_M)
+// I2C master RX interrupt bitmap
+#define I2C_LL_MASTER_RX_INT          (I2C_TIME_OUT_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_ARBITRATION_LOST_INT_ENA_M|I2C_END_DETECT_INT_ENA_M)
+// I2C slave TX interrupt bitmap
+#define I2C_LL_SLAVE_TX_INT           (I2C_TXFIFO_WM_INT_ENA_M)
+// I2C slave RX interrupt bitmap
+#define I2C_LL_SLAVE_RX_INT           (I2C_RXFIFO_WM_INT_ENA_M | I2C_TRANS_COMPLETE_INT_ENA_M)
+// I2C max timeout value
+#define I2C_LL_MAX_TIMEOUT I2C_TIME_OUT_REG_V
+
+#define I2C_LL_INTR_MASK          (0xffff) /*!< I2C all interrupt bitmap */
+
+/**
+ * @brief I2C interrupt event
+ */
+typedef enum {
+    I2C_INTR_EVENT_ERR,
+    I2C_INTR_EVENT_ARBIT_LOST,   /*!< I2C arbition lost event */
+    I2C_INTR_EVENT_NACK,         /*!< I2C NACK event */
+    I2C_INTR_EVENT_TOUT,         /*!< I2C time out event */
+    I2C_INTR_EVENT_END_DET,      /*!< I2C end detected event */
+    I2C_INTR_EVENT_TRANS_DONE,   /*!< I2C trans done event */
+    I2C_INTR_EVENT_RXFIFO_FULL,  /*!< I2C rxfifo full event */
+    I2C_INTR_EVENT_TXFIFO_EMPTY, /*!< I2C txfifo empty event */
+} i2c_intr_event_t;
+
 /**
  * @brief  Configure I2C SCL timing
  *
@@ -936,6 +782,156 @@ static inline void i2c_ll_get_scl_clk_timing(i2c_dev_t *hw, int *high_period, in
     *low_period = hw->scl_low_period.period;
 }
 
+/**
+ * @brief  Get I2C master interrupt event
+ *
+ * @param  hw Beginning address of the peripheral registers
+ * @param  event Pointer to accept the interrupt event
+ *
+ * @return None
+ */
+__attribute__((always_inline))
+static inline void i2c_ll_master_get_event(i2c_dev_t *hw, i2c_intr_event_t *event)
+{
+    typeof(hw->int_status) int_sts = hw->int_status;
+    if (int_sts.arbitration_lost) {
+        *event = I2C_INTR_EVENT_ARBIT_LOST;
+    } else if (int_sts.nack) {
+        *event = I2C_INTR_EVENT_NACK;
+    } else if (int_sts.time_out) {
+        *event = I2C_INTR_EVENT_TOUT;
+    } else if (int_sts.end_detect) {
+        *event = I2C_INTR_EVENT_END_DET;
+    } else if (int_sts.trans_complete) {
+        *event = I2C_INTR_EVENT_TRANS_DONE;
+    } else {
+        *event = I2C_INTR_EVENT_ERR;
+    }
+}
+
+/**
+ * @brief  Get I2C slave interrupt event
+ *
+ * @param  hw Beginning address of the peripheral registers
+ * @param  event Pointer to accept the interrupt event
+ *
+ * @return None
+ */
+__attribute__((always_inline))
+static inline void i2c_ll_slave_get_event(i2c_dev_t *hw, i2c_intr_event_t *event)
+{
+    typeof(hw->int_status) int_sts = hw->int_status;
+    if (int_sts.tx_fifo_wm) {
+        *event = I2C_INTR_EVENT_TXFIFO_EMPTY;
+    } else if (int_sts.trans_complete) {
+        *event = I2C_INTR_EVENT_TRANS_DONE;
+    } else if (int_sts.rx_fifo_wm) {
+        *event = I2C_INTR_EVENT_RXFIFO_FULL;
+    } else {
+        *event = I2C_INTR_EVENT_ERR;
+    }
+}
+
+/**
+ * @brief  Enable I2C master TX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_master_enable_tx_it(i2c_dev_t *hw)
+{
+    hw->int_clr.val = UINT32_MAX;
+    hw->int_ena.val =  I2C_LL_MASTER_TX_INT;
+}
+
+/**
+ * @brief  Enable I2C master RX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_master_enable_rx_it(i2c_dev_t *hw)
+{
+    hw->int_clr.val = UINT32_MAX;
+    hw->int_ena.val = I2C_LL_MASTER_RX_INT;
+}
+
+/**
+ * @brief  Disable I2C master TX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_master_disable_tx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val &= (~I2C_LL_MASTER_TX_INT);
+}
+
+/**
+ * @brief  Disable I2C master RX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+__attribute__((always_inline))
+static inline void i2c_ll_master_disable_rx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val &= (~I2C_LL_MASTER_RX_INT);
+}
+
+/**
+ * @brief
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_slave_enable_tx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val |= I2C_LL_SLAVE_TX_INT;
+}
+
+/**
+ * @brief Enable I2C slave RX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_slave_enable_rx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val |= I2C_LL_SLAVE_RX_INT;
+}
+
+/**
+ * @brief Disable I2C slave TX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+__attribute__((always_inline))
+static inline void i2c_ll_slave_disable_tx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val &= (~I2C_LL_SLAVE_TX_INT);
+}
+
+/**
+ * @brief  Disable I2C slave RX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_slave_disable_rx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val &= (~I2C_LL_SLAVE_RX_INT);
+}
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/hal/esp32s2/include/hal/i2c_ll.h b/components/hal/esp32s2/include/hal/i2c_ll.h
index 94f99116ad..19dd073f65 100644
--- a/components/hal/esp32s2/include/hal/i2c_ll.h
+++ b/components/hal/esp32s2/include/hal/i2c_ll.h
@@ -7,16 +7,18 @@
 // The LL layer for I2C register operations
 
 #pragma once
+#include <stdbool.h>
 #include "soc/i2c_periph.h"
 #include "soc/i2c_struct.h"
 #include "soc/clk_tree_defs.h"
 #include "hal/i2c_types.h"
+#include "esp_attr.h"
 
 #ifdef __cplusplus
 extern "C" {
 #endif
 
-#define I2C_LL_INTR_MASK          (0x1ffff) /*!< I2C all interrupt bitmap */
+
 
 /**
  * @brief I2C hardware cmd register fields.
@@ -34,34 +36,6 @@ typedef union {
     uint32_t val;
 } i2c_hw_cmd_t;
 
-/**
- * @brief I2C interrupt event
- */
-typedef enum {
-    I2C_INTR_EVENT_ERR,
-    I2C_INTR_EVENT_ARBIT_LOST,   /*!< I2C arbition lost event */
-    I2C_INTR_EVENT_NACK,         /*!< I2C NACK event */
-    I2C_INTR_EVENT_TOUT,         /*!< I2C time out event */
-    I2C_INTR_EVENT_END_DET,      /*!< I2C end detected event */
-    I2C_INTR_EVENT_TRANS_DONE,   /*!< I2C trans done event */
-    I2C_INTR_EVENT_RXFIFO_FULL,  /*!< I2C rxfifo full event */
-    I2C_INTR_EVENT_TXFIFO_EMPTY, /*!< I2C txfifo empty event */
-} i2c_intr_event_t;
-
-/**
- * @brief Data structure for calculating I2C bus timing.
- */
-typedef struct {
-    uint16_t scl_low;           /*!< I2C scl low period */
-    uint16_t scl_high;          /*!< I2C scl hight period */
-    uint16_t scl_wait_high;     /*!< I2C scl wait_high period */
-    uint16_t sda_hold;          /*!< I2C scl low period */
-    uint16_t sda_sample;        /*!< I2C sda sample time */
-    uint16_t setup;             /*!< I2C start and stop condition setup period */
-    uint16_t hold;              /*!< I2C start and stop condition hold period  */
-    uint16_t tout;              /*!< I2C bus timeout period */
-} i2c_clk_cal_t;
-
 // I2C operation mode command
 #define I2C_LL_CMD_RESTART    0    /*!<I2C restart command */
 #define I2C_LL_CMD_WRITE      1    /*!<I2C write command */
@@ -69,20 +43,26 @@ typedef struct {
 #define I2C_LL_CMD_STOP       3    /*!<I2C stop command */
 #define I2C_LL_CMD_END        4    /*!<I2C end command */
 
-// Get the I2C hardware instance
-#define I2C_LL_GET_HW(i2c_num)        (((i2c_num) == 0) ? &I2C0 : &I2C1)
-// Get the I2C hardware FIFO address
-#define I2C_LL_GET_FIFO_ADDR(i2c_num) (I2C_DATA_APB_REG(i2c_num))
-// I2C master TX interrupt bitmap
-#define I2C_LL_MASTER_TX_INT          (I2C_NACK_INT_ENA_M|I2C_TIME_OUT_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_ARBITRATION_LOST_INT_ENA_M|I2C_END_DETECT_INT_ENA_M)
-// I2C master RX interrupt bitmap
-#define I2C_LL_MASTER_RX_INT          (I2C_TIME_OUT_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_ARBITRATION_LOST_INT_ENA_M|I2C_END_DETECT_INT_ENA_M)
-// I2C slave TX interrupt bitmap
-#define I2C_LL_SLAVE_TX_INT           (I2C_TXFIFO_WM_INT_ENA_M)
-// I2C slave RX interrupt bitmap
-#define I2C_LL_SLAVE_RX_INT           (I2C_RXFIFO_WM_INT_ENA_M | I2C_TRANS_COMPLETE_INT_ENA_M)
-// I2C max timeout value
-#define I2C_LL_MAX_TIMEOUT I2C_TIME_OUT_REG_V
+typedef enum {
+    I2C_INTR_NACK = (1 << 10),
+    I2C_INTR_TIMEOUT = (1 << 8),
+    I2C_INTR_MST_COMPLETE = (1 << 7),
+    I2C_INTR_ARBITRATION = (1 << 5),
+    I2C_INTR_END_DETECT = (1 << 3),
+    I2C_INTR_ST_TO = (1 << 13),
+} i2c_ll_master_intr_t;
+
+typedef enum {
+    I2C_INTR_TXFIFO_WM = (1 << 1),
+    I2C_INTR_RXFIFO_WM = (1 << 0),
+    I2C_INTR_SLV_COMPLETE = (1 << 7),
+    I2C_INTR_START = (1 << 15),
+} i2c_ll_slave_intr_t;
+
+#define I2C_LL_MASTER_EVENT_INTR    (I2C_NACK_INT_ENA_M|I2C_TIME_OUT_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_ARBITRATION_LOST_INT_ENA_M|I2C_END_DETECT_INT_ENA_M)
+#define I2C_LL_SLAVE_EVENT_INTR     (I2C_RXFIFO_WM_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_TXFIFO_WM_INT_ENA_M)
+
+
 /**
  * @brief  Calculate I2C bus frequency
  *
@@ -92,7 +72,7 @@ typedef struct {
  *
  * @return None
  */
-static inline void i2c_ll_cal_bus_clk(uint32_t source_clk, uint32_t bus_freq, i2c_clk_cal_t *clk_cal)
+static inline void i2c_ll_cal_bus_clk(uint32_t source_clk, uint32_t bus_freq, i2c_hal_clk_config_t *clk_cal)
 {
     uint32_t half_cycle = source_clk / bus_freq / 2;
     //SCL
@@ -117,7 +97,7 @@ static inline void i2c_ll_cal_bus_clk(uint32_t source_clk, uint32_t bus_freq, i2
  *
  * @return None
  */
-static inline void i2c_ll_set_bus_timing(i2c_dev_t *hw, i2c_clk_cal_t *bus_cfg)
+static inline void i2c_ll_set_bus_timing(i2c_dev_t *hw, i2c_hal_clk_config_t *bus_cfg)
 {
     //scl period
     hw->scl_low_period.period = bus_cfg->scl_low - 1;
@@ -185,7 +165,8 @@ static inline void i2c_ll_set_scl_timing(i2c_dev_t *hw, int hight_period, int lo
  *
  * @return None
  */
-static inline void i2c_ll_clr_intsts_mask(i2c_dev_t *hw, uint32_t mask)
+__attribute__((always_inline))
+static inline void i2c_ll_clear_intr_mask(i2c_dev_t *hw, uint32_t mask)
 {
     hw->int_clr.val = mask;
 }
@@ -211,6 +192,7 @@ static inline void i2c_ll_enable_intr_mask(i2c_dev_t *hw, uint32_t mask)
  *
  * @return None
  */
+__attribute__((always_inline))
 static inline void i2c_ll_disable_intr_mask(i2c_dev_t *hw, uint32_t mask)
 {
     hw->int_ena.val &= (~mask);
@@ -223,9 +205,10 @@ static inline void i2c_ll_disable_intr_mask(i2c_dev_t *hw, uint32_t mask)
  *
  * @return I2C interrupt status
  */
-static inline uint32_t i2c_ll_get_intsts_mask(i2c_dev_t *hw)
+__attribute__((always_inline))
+static inline void i2c_ll_get_intr_mask(i2c_dev_t *hw, uint32_t *intr_status)
 {
-    return hw->int_status.val;
+    *intr_status = hw->int_status.val;
 }
 
 /**
@@ -443,9 +426,10 @@ static inline bool i2c_ll_is_master_mode(i2c_dev_t *hw)
  *
  * @return RxFIFO readable length
  */
-static inline uint32_t i2c_ll_get_rxfifo_cnt(i2c_dev_t *hw)
+__attribute__((always_inline))
+static inline void i2c_ll_get_rxfifo_cnt(i2c_dev_t *hw, uint32_t *length)
 {
-    return hw->status_reg.rx_fifo_cnt;
+    *length = hw->status_reg.rx_fifo_cnt;
 }
 
 /**
@@ -455,9 +439,10 @@ static inline uint32_t i2c_ll_get_rxfifo_cnt(i2c_dev_t *hw)
  *
  * @return TxFIFO writable length
  */
-static inline uint32_t i2c_ll_get_txfifo_len(i2c_dev_t *hw)
+__attribute__((always_inline))
+static inline void i2c_ll_get_txfifo_len(i2c_dev_t *hw, uint32_t *length)
 {
-    return SOC_I2C_FIFO_LEN - hw->status_reg.tx_fifo_cnt;
+    *length = SOC_I2C_FIFO_LEN - hw->status_reg.tx_fifo_cnt;
 }
 
 /**
@@ -467,9 +452,9 @@ static inline uint32_t i2c_ll_get_txfifo_len(i2c_dev_t *hw)
  *
  * @return The I2C timeout value
  */
-static inline uint32_t i2c_ll_get_tout(i2c_dev_t *hw)
+static inline void i2c_ll_get_tout(i2c_dev_t *hw, int *timeout)
 {
-    return hw->timeout.tout;
+    *timeout = hw->timeout.tout;
 }
 
 /**
@@ -538,7 +523,8 @@ static inline void i2c_ll_get_scl_timing(i2c_dev_t *hw, int *high_period, int *l
  *
  * @return None.
  */
-static inline void i2c_ll_write_txfifo(i2c_dev_t *hw, uint8_t *ptr, uint8_t len)
+__attribute__((always_inline))
+static inline void i2c_ll_write_txfifo(i2c_dev_t *hw, const uint8_t *ptr, uint8_t len)
 {
     uint32_t fifo_addr = (hw == &I2C0) ? 0x6001301c : 0x6002701c;
     for(int i = 0; i < len; i++) {
@@ -555,6 +541,7 @@ static inline void i2c_ll_write_txfifo(i2c_dev_t *hw, uint8_t *ptr, uint8_t len)
  *
  * @return None
  */
+__attribute__((always_inline))
 static inline void i2c_ll_read_rxfifo(i2c_dev_t *hw, uint8_t *ptr, uint8_t len)
 {
     uint32_t fifo_addr = (hw == &I2C0) ? 0x6001301c : 0x6002701c;
@@ -592,155 +579,9 @@ static inline void i2c_ll_set_filter(i2c_dev_t *hw, uint8_t filter_num)
  *
  * @return The hardware filter configuration
  */
-static inline uint8_t i2c_ll_get_filter(i2c_dev_t *hw)
+static inline void i2c_ll_get_filter(i2c_dev_t *hw, uint8_t *filter_conf)
 {
-    return hw->sda_filter_cfg.thres;
-}
-
-/**
- * @brief  Enable I2C master TX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_enable_tx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = ~0;
-    hw->int_ena.val =  I2C_LL_MASTER_TX_INT;
-}
-
-/**
- * @brief  Enable I2C master RX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_enable_rx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = ~0;
-    hw->int_ena.val = I2C_LL_MASTER_RX_INT;
-}
-
-/**
- * @brief  Disable I2C master TX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_disable_tx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val &= (~I2C_LL_MASTER_TX_INT);
-}
-
-/**
- * @brief  Disable I2C master RX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_disable_rx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val &= (~I2C_LL_MASTER_RX_INT);
-}
-
-/**
- * @brief  Clear I2C master TX interrupt status register
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_clr_tx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = I2C_LL_MASTER_TX_INT;
-}
-
-/**
- * @brief  Clear I2C master RX interrupt status register
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_clr_rx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = I2C_LL_MASTER_RX_INT;
-}
-
-/**
- * @brief Enable I2C slave TX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_slave_enable_tx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val |= I2C_LL_SLAVE_TX_INT;
-}
-
-/**
- * @brief Enable I2C slave RX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_slave_enable_rx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val |= I2C_LL_SLAVE_RX_INT;
-}
-
-/**
- * @brief Disable I2C slave TX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_slave_disable_tx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val &= (~I2C_LL_SLAVE_TX_INT);
-}
-
-/**
- * @brief  Disable I2C slave RX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_slave_disable_rx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val &= (~I2C_LL_SLAVE_RX_INT);
-}
-
-/**
- * @brief  Clear I2C slave TX interrupt status register
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_slave_clr_tx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = I2C_LL_SLAVE_TX_INT;
-}
-
-/**
- * @brief Clear I2C slave RX interrupt status register.
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_slave_clr_rx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = I2C_LL_SLAVE_RX_INT;
+    *filter_conf = hw->sda_filter_cfg.thres;
 }
 
 /**
@@ -786,53 +627,6 @@ static inline void i2c_ll_set_source_clk(i2c_dev_t *hw, i2c_clock_source_t src_c
     hw->ctr.ref_always_on = (src_clk == I2C_CLK_SRC_REF_TICK) ? 0 : 1;
 }
 
-/**
- * @brief  Get I2C master interrupt event
- *
- * @param  hw Beginning address of the peripheral registers
- * @param  event Pointer to accept the interrupt event
- *
- * @return None
- */
-static inline void i2c_ll_master_get_event(i2c_dev_t *hw, i2c_intr_event_t *event)
-{
-    typeof(hw->int_status) int_sts = hw->int_status;
-    if (int_sts.arbitration_lost) {
-        *event = I2C_INTR_EVENT_ARBIT_LOST;
-    } else if (int_sts.nack) {
-        *event = I2C_INTR_EVENT_NACK;
-    } else if (int_sts.time_out) {
-        *event = I2C_INTR_EVENT_TOUT;
-    } else if (int_sts.end_detect) {
-        *event = I2C_INTR_EVENT_END_DET;
-    } else if (int_sts.trans_complete) {
-        *event = I2C_INTR_EVENT_TRANS_DONE;
-    } else {
-        *event = I2C_INTR_EVENT_ERR;
-    }
-}
-
-/**
- * @brief  Get I2C slave interrupt event
- *
- * @param  hw Beginning address of the peripheral registers
- * @param  event Pointer to accept the interrupt event
- *
- * @return None
- */
-static inline void i2c_ll_slave_get_event(i2c_dev_t *hw, i2c_intr_event_t *event)
-{
-    typeof(hw->int_status) int_sts = hw->int_status;
-    if (int_sts.tx_fifo_wm) {
-        *event = I2C_INTR_EVENT_TXFIFO_EMPTY;
-    } else if (int_sts.trans_complete) {
-        *event = I2C_INTR_EVENT_TRANS_DONE;
-    } else if (int_sts.rx_fifo_wm) {
-        *event = I2C_INTR_EVENT_RXFIFO_FULL;
-    } else {
-        *event = I2C_INTR_EVENT_ERR;
-    }
-}
 
 /**
  * @brief  Init I2C master
@@ -893,11 +687,67 @@ static inline void i2c_ll_slave_init(i2c_dev_t *hw)
  *
  * @return None
  */
+__attribute__((always_inline))
 static inline void i2c_ll_update(i2c_dev_t *hw)
 {
     ;// ESP32S2 do not support
 }
 
+/**
+ * @brief Set whether slave should auto start, or only start with start signal from master
+ *
+ * @param hw Beginning address of the peripheral registers
+ * @param slv_ex_auto_en 1 if slave auto start data transaction, otherwise, 0.
+ */
+static inline void i2c_ll_slave_tx_auto_start_en(i2c_dev_t *hw, bool slv_ex_auto_en)
+{
+    ;// ESP32-S2 do not support
+}
+
+/**
+ * @brief Get I2C interrupt status register address
+ */
+static inline volatile void *i2c_ll_get_interrupt_status_reg(i2c_dev_t *dev)
+{
+    return &dev->int_status;
+}
+
+//////////////////////////////////////////Deprecated Functions//////////////////////////////////////////////////////////
+/////////////////////////////The following functions are only used by the legacy driver/////////////////////////////////
+/////////////////////////////They might be removed in the next major release (ESP-IDF 6.0)//////////////////////////////
+////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
+
+// Get the I2C hardware instance
+#define I2C_LL_GET_HW(i2c_num)        (((i2c_num) == 0) ? &I2C0 : &I2C1)
+// Get the I2C hardware FIFO address
+#define I2C_LL_GET_FIFO_ADDR(i2c_num) (I2C_DATA_APB_REG(i2c_num))
+// I2C master TX interrupt bitmap
+#define I2C_LL_MASTER_TX_INT          (I2C_NACK_INT_ENA_M|I2C_TIME_OUT_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_ARBITRATION_LOST_INT_ENA_M|I2C_END_DETECT_INT_ENA_M)
+// I2C master RX interrupt bitmap
+#define I2C_LL_MASTER_RX_INT          (I2C_TIME_OUT_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_ARBITRATION_LOST_INT_ENA_M|I2C_END_DETECT_INT_ENA_M)
+// I2C slave TX interrupt bitmap
+#define I2C_LL_SLAVE_TX_INT           (I2C_TXFIFO_WM_INT_ENA_M)
+// I2C slave RX interrupt bitmap
+#define I2C_LL_SLAVE_RX_INT           (I2C_RXFIFO_WM_INT_ENA_M | I2C_TRANS_COMPLETE_INT_ENA_M)
+// I2C max timeout value
+#define I2C_LL_MAX_TIMEOUT I2C_TIME_OUT_REG_V
+
+#define I2C_LL_INTR_MASK          (0x1ffff) /*!< I2C all interrupt bitmap */
+
+/**
+ * @brief I2C interrupt event
+ */
+typedef enum {
+    I2C_INTR_EVENT_ERR,
+    I2C_INTR_EVENT_ARBIT_LOST,   /*!< I2C arbition lost event */
+    I2C_INTR_EVENT_NACK,         /*!< I2C NACK event */
+    I2C_INTR_EVENT_TOUT,         /*!< I2C time out event */
+    I2C_INTR_EVENT_END_DET,      /*!< I2C end detected event */
+    I2C_INTR_EVENT_TRANS_DONE,   /*!< I2C trans done event */
+    I2C_INTR_EVENT_RXFIFO_FULL,  /*!< I2C rxfifo full event */
+    I2C_INTR_EVENT_TXFIFO_EMPTY, /*!< I2C txfifo empty event */
+} i2c_intr_event_t;
+
 /**
  * @brief  Configure I2C SCL timing
  *
@@ -931,6 +781,157 @@ static inline void i2c_ll_get_scl_clk_timing(i2c_dev_t *hw, int *high_period, in
     *low_period = hw->scl_low_period.period;
 }
 
+/**
+ * @brief  Get I2C master interrupt event
+ *
+ * @param  hw Beginning address of the peripheral registers
+ * @param  event Pointer to accept the interrupt event
+ *
+ * @return None
+ */
+__attribute__((always_inline))
+static inline void i2c_ll_master_get_event(i2c_dev_t *hw, i2c_intr_event_t *event)
+{
+    typeof(hw->int_status) int_sts = hw->int_status;
+    if (int_sts.arbitration_lost) {
+        *event = I2C_INTR_EVENT_ARBIT_LOST;
+    } else if (int_sts.nack) {
+        *event = I2C_INTR_EVENT_NACK;
+    } else if (int_sts.time_out) {
+        *event = I2C_INTR_EVENT_TOUT;
+    } else if (int_sts.end_detect) {
+        *event = I2C_INTR_EVENT_END_DET;
+    } else if (int_sts.trans_complete) {
+        *event = I2C_INTR_EVENT_TRANS_DONE;
+    } else {
+        *event = I2C_INTR_EVENT_ERR;
+    }
+}
+
+/**
+ * @brief  Get I2C slave interrupt event
+ *
+ * @param  hw Beginning address of the peripheral registers
+ * @param  event Pointer to accept the interrupt event
+ *
+ * @return None
+ */
+__attribute__((always_inline))
+static inline void i2c_ll_slave_get_event(i2c_dev_t *hw, i2c_intr_event_t *event)
+{
+    typeof(hw->int_status) int_sts = hw->int_status;
+    if (int_sts.tx_fifo_wm) {
+        *event = I2C_INTR_EVENT_TXFIFO_EMPTY;
+    } else if (int_sts.trans_complete) {
+        *event = I2C_INTR_EVENT_TRANS_DONE;
+    } else if (int_sts.rx_fifo_wm) {
+        *event = I2C_INTR_EVENT_RXFIFO_FULL;
+    } else {
+        *event = I2C_INTR_EVENT_ERR;
+    }
+}
+
+
+/**
+ * @brief  Enable I2C master TX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_master_enable_tx_it(i2c_dev_t *hw)
+{
+    hw->int_clr.val = UINT32_MAX;
+    hw->int_ena.val =  I2C_LL_MASTER_TX_INT;
+}
+
+/**
+ * @brief  Enable I2C master RX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_master_enable_rx_it(i2c_dev_t *hw)
+{
+    hw->int_clr.val = UINT32_MAX;
+    hw->int_ena.val = I2C_LL_MASTER_RX_INT;
+}
+
+/**
+ * @brief  Disable I2C master TX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_master_disable_tx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val &= (~I2C_LL_MASTER_TX_INT);
+}
+
+/**
+ * @brief  Disable I2C master RX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+__attribute__((always_inline))
+static inline void i2c_ll_master_disable_rx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val &= (~I2C_LL_MASTER_RX_INT);
+}
+
+/**
+ * @brief Enable I2C slave TX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_slave_enable_tx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val |= I2C_LL_SLAVE_TX_INT;
+}
+
+/**
+ * @brief Enable I2C slave RX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_slave_enable_rx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val |= I2C_LL_SLAVE_RX_INT;
+}
+
+/**
+ * @brief Disable I2C slave TX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+__attribute__((always_inline))
+static inline void i2c_ll_slave_disable_tx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val &= (~I2C_LL_SLAVE_TX_INT);
+}
+
+/**
+ * @brief  Disable I2C slave RX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_slave_disable_rx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val &= (~I2C_LL_SLAVE_RX_INT);
+}
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/hal/esp32s3/include/hal/i2c_ll.h b/components/hal/esp32s3/include/hal/i2c_ll.h
index 617e9f3856..38bd0762ba 100644
--- a/components/hal/esp32s3/include/hal/i2c_ll.h
+++ b/components/hal/esp32s3/include/hal/i2c_ll.h
@@ -8,18 +8,19 @@
 
 #pragma once
 
+#include "stdbool.h"
 #include "hal/misc.h"
 #include "soc/i2c_periph.h"
 #include "soc/soc_caps.h"
 #include "soc/i2c_struct.h"
 #include "soc/clk_tree_defs.h"
 #include "hal/i2c_types.h"
+#include "esp_attr.h"
 
 #ifdef __cplusplus
 extern "C" {
 #endif
 
-#define I2C_LL_INTR_MASK          (0x3fff) /*!< I2C all interrupt bitmap */
 /**
  * @brief I2C hardware cmd register fields.
  */
@@ -36,35 +37,6 @@ typedef union {
     uint32_t val;
 } i2c_hw_cmd_t;
 
-/**
- * @brief I2C interrupt event
- */
-typedef enum {
-    I2C_INTR_EVENT_ERR,
-    I2C_INTR_EVENT_ARBIT_LOST,   /*!< I2C arbition lost event */
-    I2C_INTR_EVENT_NACK,         /*!< I2C NACK event */
-    I2C_INTR_EVENT_TOUT,         /*!< I2C time out event */
-    I2C_INTR_EVENT_END_DET,      /*!< I2C end detected event */
-    I2C_INTR_EVENT_TRANS_DONE,   /*!< I2C trans done event */
-    I2C_INTR_EVENT_RXFIFO_FULL,  /*!< I2C rxfifo full event */
-    I2C_INTR_EVENT_TXFIFO_EMPTY, /*!< I2C txfifo empty event */
-} i2c_intr_event_t;
-
-/**
- * @brief Data structure for calculating I2C bus timing.
- */
-typedef struct {
-    uint16_t clkm_div;          /*!< I2C core clock divider */
-    uint16_t scl_low;           /*!< I2C scl low period */
-    uint16_t scl_high;          /*!< I2C scl hight period */
-    uint16_t scl_wait_high;     /*!< I2C scl wait_high period */
-    uint16_t sda_hold;          /*!< I2C scl low period */
-    uint16_t sda_sample;        /*!< I2C sda sample time */
-    uint16_t setup;             /*!< I2C start and stop condition setup period */
-    uint16_t hold;              /*!< I2C start and stop condition hold period  */
-    uint16_t tout;              /*!< I2C bus timeout period */
-} i2c_clk_cal_t;
-
 // I2C operation mode command
 #define I2C_LL_CMD_RESTART    6    /*!<I2C restart command */
 #define I2C_LL_CMD_WRITE      1    /*!<I2C write command */
@@ -72,20 +44,24 @@ typedef struct {
 #define I2C_LL_CMD_STOP       2    /*!<I2C stop command */
 #define I2C_LL_CMD_END        4    /*!<I2C end command */
 
-// Get the I2C hardware instance
-#define I2C_LL_GET_HW(i2c_num)        (((i2c_num) == 0) ? &I2C0 : &I2C1)
-// Get the I2C hardware FIFO address
-#define I2C_LL_GET_FIFO_ADDR(i2c_num) (I2C_DATA_APB_REG(i2c_num))
-// I2C master TX interrupt bitmap
-#define I2C_LL_MASTER_TX_INT          (I2C_NACK_INT_ENA_M|I2C_TIME_OUT_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_ARBITRATION_LOST_INT_ENA_M|I2C_END_DETECT_INT_ENA_M)
-// I2C master RX interrupt bitmap
-#define I2C_LL_MASTER_RX_INT          (I2C_TIME_OUT_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_ARBITRATION_LOST_INT_ENA_M|I2C_END_DETECT_INT_ENA_M)
-// I2C slave TX interrupt bitmap
-#define I2C_LL_SLAVE_TX_INT           (I2C_TXFIFO_WM_INT_ENA_M)
-// I2C slave RX interrupt bitmap
-#define I2C_LL_SLAVE_RX_INT           (I2C_RXFIFO_WM_INT_ENA_M | I2C_TRANS_COMPLETE_INT_ENA_M)
-// I2C max timeout value
-#define I2C_LL_MAX_TIMEOUT I2C_TIME_OUT_VALUE_V
+typedef enum {
+    I2C_INTR_NACK = (1 << 10),
+    I2C_INTR_TIMEOUT = (1 << 8),
+    I2C_INTR_MST_COMPLETE = (1 << 7),
+    I2C_INTR_ARBITRATION = (1 << 5),
+    I2C_INTR_END_DETECT = (1 << 3),
+    I2C_INTR_ST_TO = (1 << 13),
+} i2c_ll_master_intr_t;
+
+typedef enum {
+    I2C_INTR_TXFIFO_WM = (1 << 1),
+    I2C_INTR_RXFIFO_WM = (1 << 0),
+    I2C_INTR_SLV_COMPLETE = (1 << 7),
+    I2C_INTR_START = (1 << 15),
+} i2c_ll_slave_intr_t;
+
+#define I2C_LL_MASTER_EVENT_INTR    (I2C_NACK_INT_ENA_M|I2C_TIME_OUT_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_ARBITRATION_LOST_INT_ENA_M|I2C_END_DETECT_INT_ENA_M)
+#define I2C_LL_SLAVE_EVENT_INTR     (I2C_RXFIFO_WM_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_TXFIFO_WM_INT_ENA_M)
 
 /**
  * @brief  Calculate I2C bus frequency
@@ -99,7 +75,7 @@ typedef struct {
  *
  * @return None
  */
-static inline void i2c_ll_cal_bus_clk(uint32_t source_clk, uint32_t bus_freq, i2c_clk_cal_t *clk_cal)
+static inline void i2c_ll_cal_bus_clk(uint32_t source_clk, uint32_t bus_freq, i2c_hal_clk_config_t *clk_cal)
 {
     uint32_t clkm_div = source_clk / (bus_freq * 1024) +1;
     uint32_t sclk_freq = source_clk / clkm_div;
@@ -128,6 +104,7 @@ static inline void i2c_ll_cal_bus_clk(uint32_t source_clk, uint32_t bus_freq, i2
  *
  * @return None
  */
+__attribute__((always_inline))
 static inline void i2c_ll_update(i2c_dev_t *hw)
 {
     hw->ctr.conf_upgate = 1;
@@ -141,7 +118,7 @@ static inline void i2c_ll_update(i2c_dev_t *hw)
  *
  * @return None
  */
-static inline void i2c_ll_set_bus_timing(i2c_dev_t *hw, i2c_clk_cal_t *bus_cfg)
+static inline void i2c_ll_set_bus_timing(i2c_dev_t *hw, i2c_hal_clk_config_t *bus_cfg)
 {
     HAL_FORCE_MODIFY_U32_REG_FIELD(hw->clk_conf, sclk_div_num, bus_cfg->clkm_div - 1);
     /* According to the Technical Reference Manual, the following timings must be subtracted by 1.
@@ -208,23 +185,6 @@ static inline void i2c_ll_set_scl_timing(i2c_dev_t *hw, int high_period, int low
     hw->scl_high_period.scl_wait_high_period = high_period - high_period_output;
 }
 
-/**
- * @brief  Configure I2C SCL timing
- *
- * @param  hw Beginning address of the peripheral registers
- * @param  high_period The I2C SCL hight period (in core clock cycle, hight_period > 2)
- * @param  low_period The I2C SCL low period (in core clock cycle, low_period > 1)
- * @param  wait_high_period The I2C SCL wait rising edge period.
- *
- * @return None.
- */
-static inline void i2c_ll_set_scl_clk_timing(i2c_dev_t *hw, int high_period, int low_period, int wait_high_period)
-{
-    hw->scl_low_period.scl_low_period = low_period;
-    hw->scl_high_period.scl_high_period = high_period;
-    hw->scl_high_period.scl_wait_high_period = wait_high_period;
-}
-
 /**
  * @brief  Clear I2C interrupt status
  *
@@ -233,7 +193,8 @@ static inline void i2c_ll_set_scl_clk_timing(i2c_dev_t *hw, int high_period, int
  *
  * @return None
  */
-static inline void i2c_ll_clr_intsts_mask(i2c_dev_t *hw, uint32_t mask)
+__attribute__((always_inline))
+static inline void i2c_ll_clear_intr_mask(i2c_dev_t *hw, uint32_t mask)
 {
     hw->int_clr.val = mask;
 }
@@ -259,6 +220,7 @@ static inline void i2c_ll_enable_intr_mask(i2c_dev_t *hw, uint32_t mask)
  *
  * @return None
  */
+__attribute__((always_inline))
 static inline void i2c_ll_disable_intr_mask(i2c_dev_t *hw, uint32_t mask)
 {
     hw->int_ena.val &= (~mask);
@@ -271,9 +233,10 @@ static inline void i2c_ll_disable_intr_mask(i2c_dev_t *hw, uint32_t mask)
  *
  * @return I2C interrupt status
  */
-static inline uint32_t i2c_ll_get_intsts_mask(i2c_dev_t *hw)
+__attribute__((always_inline))
+static inline void i2c_ll_get_intr_mask(i2c_dev_t *hw, uint32_t *intr_status)
 {
-    return hw->int_status.val;
+    *intr_status = hw->int_status.val;
 }
 
 /**
@@ -493,9 +456,10 @@ static inline bool i2c_ll_is_master_mode(i2c_dev_t *hw)
  *
  * @return RxFIFO readable length
  */
-static inline uint32_t i2c_ll_get_rxfifo_cnt(i2c_dev_t *hw)
+__attribute__((always_inline))
+static inline void i2c_ll_get_rxfifo_cnt(i2c_dev_t *hw, uint32_t *length)
 {
-    return hw->sr.rxfifo_cnt;
+    *length = hw->sr.rxfifo_cnt;
 }
 
 /**
@@ -505,9 +469,10 @@ static inline uint32_t i2c_ll_get_rxfifo_cnt(i2c_dev_t *hw)
  *
  * @return TxFIFO writable length
  */
-static inline uint32_t i2c_ll_get_txfifo_len(i2c_dev_t *hw)
+__attribute__((always_inline))
+static inline void i2c_ll_get_txfifo_len(i2c_dev_t *hw, uint32_t *length)
 {
-    return SOC_I2C_FIFO_LEN - hw->sr.txfifo_cnt;
+    *length = SOC_I2C_FIFO_LEN - hw->sr.txfifo_cnt;
 }
 
 /**
@@ -517,9 +482,9 @@ static inline uint32_t i2c_ll_get_txfifo_len(i2c_dev_t *hw)
  *
  * @return The I2C timeout value
  */
-static inline uint32_t i2c_ll_get_tout(i2c_dev_t *hw)
+static inline void i2c_ll_get_tout(i2c_dev_t *hw, int *timeout)
 {
-    return hw->to.time_out_value;
+    *timeout = hw->to.time_out_value;
 }
 
 /**
@@ -579,22 +544,6 @@ static inline void i2c_ll_get_scl_timing(i2c_dev_t *hw, int *high_period, int *l
     *low_period = hw->scl_low_period.scl_low_period + 1;
 }
 
-/**
- * @brief  Get I2C SCL timing configuration
- *
- * @param  hw Beginning address of the peripheral registers
- * @param  high_period Pointer to accept the SCL high period
- * @param  low_period Pointer to accept the SCL low period
- *
- * @return None
- */
-static inline void i2c_ll_get_scl_clk_timing(i2c_dev_t *hw, int *high_period, int *low_period, int *wait_high_period)
-{
-    *high_period = hw->scl_high_period.scl_high_period;
-    *wait_high_period = hw->scl_high_period.scl_wait_high_period;
-    *low_period = hw->scl_low_period.scl_low_period;
-}
-
 /**
  * @brief  Write the I2C hardware txFIFO
  *
@@ -604,7 +553,8 @@ static inline void i2c_ll_get_scl_clk_timing(i2c_dev_t *hw, int *high_period, in
  *
  * @return None.
  */
-static inline void i2c_ll_write_txfifo(i2c_dev_t *hw, uint8_t *ptr, uint8_t len)
+__attribute__((always_inline))
+static inline void i2c_ll_write_txfifo(i2c_dev_t *hw, const uint8_t *ptr, uint8_t len)
 {
     for (int i = 0; i< len; i++) {
         HAL_FORCE_MODIFY_U32_REG_FIELD(hw->data, fifo_rdata, ptr[i]);
@@ -620,6 +570,7 @@ static inline void i2c_ll_write_txfifo(i2c_dev_t *hw, uint8_t *ptr, uint8_t len)
  *
  * @return None
  */
+__attribute__((always_inline))
 static inline void i2c_ll_read_rxfifo(i2c_dev_t *hw, uint8_t *ptr, uint8_t len)
 {
     for(int i = 0; i < len; i++) {
@@ -656,155 +607,9 @@ static inline void i2c_ll_set_filter(i2c_dev_t *hw, uint8_t filter_num)
  *
  * @return The hardware filter configuration
  */
-static inline uint8_t i2c_ll_get_filter(i2c_dev_t *hw)
+static inline void i2c_ll_get_filter(i2c_dev_t *hw, uint8_t *filter_conf)
 {
-    return hw->filter_cfg.scl_filter_thres;
-}
-
-/**
- * @brief  Enable I2C master TX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_enable_tx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = ~0;
-    hw->int_ena.val =  I2C_LL_MASTER_TX_INT;
-}
-
-/**
- * @brief  Enable I2C master RX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_enable_rx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = ~0;
-    hw->int_ena.val = I2C_LL_MASTER_RX_INT;
-}
-
-/**
- * @brief  Disable I2C master TX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_disable_tx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val &= (~I2C_LL_MASTER_TX_INT);
-}
-
-/**
- * @brief  Disable I2C master RX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_disable_rx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val &= (~I2C_LL_MASTER_RX_INT);
-}
-
-/**
- * @brief  Clear I2C master TX interrupt status register
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_clr_tx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = I2C_LL_MASTER_TX_INT;
-}
-
-/**
- * @brief  Clear I2C master RX interrupt status register
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_master_clr_rx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = I2C_LL_MASTER_RX_INT;
-}
-
-/**
- * @brief
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_slave_enable_tx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val |= I2C_LL_SLAVE_TX_INT;
-}
-
-/**
- * @brief Enable I2C slave RX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_slave_enable_rx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val |= I2C_LL_SLAVE_RX_INT;
-}
-
-/**
- * @brief Disable I2C slave TX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_slave_disable_tx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val &= (~I2C_LL_SLAVE_TX_INT);
-}
-
-/**
- * @brief  Disable I2C slave RX interrupt
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_slave_disable_rx_it(i2c_dev_t *hw)
-{
-    hw->int_ena.val &= (~I2C_LL_SLAVE_RX_INT);
-}
-
-/**
- * @brief  Clear I2C slave TX interrupt status register
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_slave_clr_tx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = I2C_LL_SLAVE_TX_INT;
-}
-
-/**
- * @brief Clear I2C slave RX interrupt status register.
- *
- * @param  hw Beginning address of the peripheral registers
- *
- * @return None
- */
-static inline void i2c_ll_slave_clr_rx_it(i2c_dev_t *hw)
-{
-    hw->int_clr.val = I2C_LL_SLAVE_RX_INT;
+    *filter_conf = hw->filter_cfg.scl_filter_thres;
 }
 
 /**
@@ -832,9 +637,8 @@ static inline void i2c_ll_master_fsm_rst(i2c_dev_t *hw)
 static inline void i2c_ll_master_clr_bus(i2c_dev_t *hw)
 {
     hw->scl_sp_conf.scl_rst_slv_num = 9;
-    hw->scl_sp_conf.scl_rst_slv_en = 0;
-    hw->ctr.conf_upgate = 1;
     hw->scl_sp_conf.scl_rst_slv_en = 1;
+    hw->ctr.conf_upgate = 1;
 }
 
 /**
@@ -850,54 +654,6 @@ static inline void i2c_ll_set_source_clk(i2c_dev_t *hw, i2c_clock_source_t src_c
     hw->clk_conf.sclk_sel = (src_clk == I2C_CLK_SRC_RC_FAST) ? 1 : 0;
 }
 
-/**
- * @brief  Get I2C master interrupt event
- *
- * @param  hw Beginning address of the peripheral registers
- * @param  event Pointer to accept the interrupt event
- *
- * @return None
- */
-static inline void i2c_ll_master_get_event(i2c_dev_t *hw, i2c_intr_event_t *event)
-{
-    typeof(hw->int_status) int_sts = hw->int_status;
-    if (int_sts.arbitration_lost_int_st) {
-        *event = I2C_INTR_EVENT_ARBIT_LOST;
-    } else if (int_sts.nack_int_st) {
-        *event = I2C_INTR_EVENT_NACK;
-    } else if (int_sts.time_out_int_st) {
-        *event = I2C_INTR_EVENT_TOUT;
-    } else if (int_sts.end_detect_int_st) {
-        *event = I2C_INTR_EVENT_END_DET;
-    } else if (int_sts.trans_complete_int_st) {
-        *event = I2C_INTR_EVENT_TRANS_DONE;
-    } else {
-        *event = I2C_INTR_EVENT_ERR;
-    }
-}
-
-/**
- * @brief  Get I2C slave interrupt event
- *
- * @param  hw Beginning address of the peripheral registers
- * @param  event Pointer to accept the interrupt event
- *
- * @return None
- */
-static inline void i2c_ll_slave_get_event(i2c_dev_t *hw, i2c_intr_event_t *event)
-{
-    typeof(hw->int_status) int_sts = hw->int_status;
-    if (int_sts.txfifo_wm_int_st) {
-        *event = I2C_INTR_EVENT_TXFIFO_EMPTY;
-    } else if (int_sts.trans_complete_int_st) {
-        *event = I2C_INTR_EVENT_TRANS_DONE;
-    } else if (int_sts.rxfifo_wm_int_st) {
-        *event = I2C_INTR_EVENT_RXFIFO_FULL;
-    } else {
-        *event = I2C_INTR_EVENT_ERR;
-    }
-}
-
 /**
  * @brief  Init I2C master
  *
@@ -930,10 +686,247 @@ static inline void i2c_ll_slave_init(i2c_dev_t *hw)
     ctrl_reg.sda_force_out = 1;
     ctrl_reg.scl_force_out = 1;
     hw->ctr.val = ctrl_reg.val;
-    hw->ctr.slv_tx_auto_start_en = 1;
     hw->fifo_conf.fifo_addr_cfg_en = 0;
 }
 
+/**
+ * @brief Set whether slave should auto start, or only start with start signal from master
+ *
+ * @param hw Beginning address of the peripheral registers
+ * @param slv_ex_auto_en 1 if slave auto start data transaction, otherwise, 0.
+ */
+static inline void i2c_ll_slave_tx_auto_start_en(i2c_dev_t *hw, bool slv_ex_auto_en)
+{
+    hw->ctr.slv_tx_auto_start_en = slv_ex_auto_en;
+}
+
+/**
+ * @brief Get I2C interrupt status register address
+ */
+static inline volatile void *i2c_ll_get_interrupt_status_reg(i2c_dev_t *dev)
+{
+    return &dev->int_status;
+}
+
+//////////////////////////////////////////Deprecated Functions//////////////////////////////////////////////////////////
+/////////////////////////////The following functions are only used by the legacy driver/////////////////////////////////
+/////////////////////////////They might be removed in the next major release (ESP-IDF 6.0)//////////////////////////////
+////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
+
+// Get the I2C hardware instance
+#define I2C_LL_GET_HW(i2c_num)        (((i2c_num) == 0) ? &I2C0 : &I2C1)
+// Get the I2C hardware FIFO address
+#define I2C_LL_GET_FIFO_ADDR(i2c_num) (I2C_DATA_APB_REG(i2c_num))
+// I2C master TX interrupt bitmap
+#define I2C_LL_MASTER_TX_INT          (I2C_NACK_INT_ENA_M|I2C_TIME_OUT_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_ARBITRATION_LOST_INT_ENA_M|I2C_END_DETECT_INT_ENA_M)
+// I2C master RX interrupt bitmap
+#define I2C_LL_MASTER_RX_INT          (I2C_TIME_OUT_INT_ENA_M|I2C_TRANS_COMPLETE_INT_ENA_M|I2C_ARBITRATION_LOST_INT_ENA_M|I2C_END_DETECT_INT_ENA_M)
+// I2C slave TX interrupt bitmap
+#define I2C_LL_SLAVE_TX_INT           (I2C_TXFIFO_WM_INT_ENA_M)
+// I2C slave RX interrupt bitmap
+#define I2C_LL_SLAVE_RX_INT           (I2C_RXFIFO_WM_INT_ENA_M | I2C_TRANS_COMPLETE_INT_ENA_M)
+// I2C max timeout value
+#define I2C_LL_MAX_TIMEOUT I2C_TIME_OUT_VALUE_V
+
+#define I2C_LL_INTR_MASK          (0x3fff) /*!< I2C all interrupt bitmap */
+
+/**
+ * @brief I2C interrupt event
+ */
+typedef enum {
+    I2C_INTR_EVENT_ERR,
+    I2C_INTR_EVENT_ARBIT_LOST,   /*!< I2C arbition lost event */
+    I2C_INTR_EVENT_NACK,         /*!< I2C NACK event */
+    I2C_INTR_EVENT_TOUT,         /*!< I2C time out event */
+    I2C_INTR_EVENT_END_DET,      /*!< I2C end detected event */
+    I2C_INTR_EVENT_TRANS_DONE,   /*!< I2C trans done event */
+    I2C_INTR_EVENT_RXFIFO_FULL,  /*!< I2C rxfifo full event */
+    I2C_INTR_EVENT_TXFIFO_EMPTY, /*!< I2C txfifo empty event */
+} i2c_intr_event_t;
+
+/**
+ * @brief  Get I2C SCL timing configuration
+ *
+ * @param  hw Beginning address of the peripheral registers
+ * @param  high_period Pointer to accept the SCL high period
+ * @param  low_period Pointer to accept the SCL low period
+ *
+ * @return None
+ */
+static inline void i2c_ll_get_scl_clk_timing(i2c_dev_t *hw, int *high_period, int *low_period, int *wait_high_period)
+{
+    *high_period = hw->scl_high_period.scl_high_period;
+    *wait_high_period = hw->scl_high_period.scl_wait_high_period;
+    *low_period = hw->scl_low_period.scl_low_period;
+}
+
+/**
+ * @brief  Configure I2C SCL timing
+ *
+ * @param  hw Beginning address of the peripheral registers
+ * @param  high_period The I2C SCL hight period (in core clock cycle, hight_period > 2)
+ * @param  low_period The I2C SCL low period (in core clock cycle, low_period > 1)
+ * @param  wait_high_period The I2C SCL wait rising edge period.
+ *
+ * @return None.
+ */
+static inline void i2c_ll_set_scl_clk_timing(i2c_dev_t *hw, int high_period, int low_period, int wait_high_period)
+{
+    hw->scl_low_period.scl_low_period = low_period;
+    hw->scl_high_period.scl_high_period = high_period;
+    hw->scl_high_period.scl_wait_high_period = wait_high_period;
+}
+
+/**
+ * @brief  Get I2C master interrupt event
+ *
+ * @param  hw Beginning address of the peripheral registers
+ * @param  event Pointer to accept the interrupt event
+ *
+ * @return None
+ */
+__attribute__((always_inline))
+static inline void i2c_ll_master_get_event(i2c_dev_t *hw, i2c_intr_event_t *event)
+{
+    typeof(hw->int_status) int_sts = hw->int_status;
+    if (int_sts.arbitration_lost_int_st) {
+        *event = I2C_INTR_EVENT_ARBIT_LOST;
+    } else if (int_sts.nack_int_st) {
+        *event = I2C_INTR_EVENT_NACK;
+    } else if (int_sts.time_out_int_st) {
+        *event = I2C_INTR_EVENT_TOUT;
+    } else if (int_sts.end_detect_int_st) {
+        *event = I2C_INTR_EVENT_END_DET;
+    } else if (int_sts.trans_complete_int_st) {
+        *event = I2C_INTR_EVENT_TRANS_DONE;
+    } else {
+        *event = I2C_INTR_EVENT_ERR;
+    }
+}
+
+/**
+ * @brief  Get I2C slave interrupt event
+ *
+ * @param  hw Beginning address of the peripheral registers
+ * @param  event Pointer to accept the interrupt event
+ *
+ * @return None
+ */
+__attribute__((always_inline))
+static inline void i2c_ll_slave_get_event(i2c_dev_t *hw, i2c_intr_event_t *event)
+{
+    typeof(hw->int_status) int_sts = hw->int_status;
+    if (int_sts.txfifo_wm_int_st) {
+        *event = I2C_INTR_EVENT_TXFIFO_EMPTY;
+    } else if (int_sts.trans_complete_int_st) {
+        *event = I2C_INTR_EVENT_TRANS_DONE;
+    } else if (int_sts.rxfifo_wm_int_st) {
+        *event = I2C_INTR_EVENT_RXFIFO_FULL;
+    } else {
+        *event = I2C_INTR_EVENT_ERR;
+    }
+}
+
+/**
+ * @brief  Enable I2C master TX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_master_enable_tx_it(i2c_dev_t *hw)
+{
+    hw->int_clr.val = UINT32_MAX;
+    hw->int_ena.val =  I2C_LL_MASTER_TX_INT;
+}
+
+/**
+ * @brief  Enable I2C master RX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_master_enable_rx_it(i2c_dev_t *hw)
+{
+    hw->int_clr.val = UINT32_MAX;
+    hw->int_ena.val = I2C_LL_MASTER_RX_INT;
+}
+
+/**
+ * @brief  Disable I2C master TX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_master_disable_tx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val &= (~I2C_LL_MASTER_TX_INT);
+}
+
+/**
+ * @brief  Disable I2C master RX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+__attribute__((always_inline))
+static inline void i2c_ll_master_disable_rx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val &= (~I2C_LL_MASTER_RX_INT);
+}
+
+/**
+ * @brief
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_slave_enable_tx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val |= 0x2;
+}
+
+/**
+ * @brief Enable I2C slave RX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_slave_enable_rx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val |= I2C_LL_SLAVE_RX_INT;
+}
+
+/**
+ * @brief Disable I2C slave TX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+__attribute__((always_inline))
+static inline void i2c_ll_slave_disable_tx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val &= (~I2C_LL_SLAVE_TX_INT);
+}
+
+/**
+ * @brief  Disable I2C slave RX interrupt
+ *
+ * @param  hw Beginning address of the peripheral registers
+ *
+ * @return None
+ */
+static inline void i2c_ll_slave_disable_rx_it(i2c_dev_t *hw)
+{
+    hw->int_ena.val &= (~I2C_LL_SLAVE_RX_INT);
+}
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/hal/i2c_hal.c b/components/hal/i2c_hal.c
index a59ba0c519..7497cb206c 100644
--- a/components/hal/i2c_hal.c
+++ b/components/hal/i2c_hal.c
@@ -5,154 +5,12 @@
  */
 
 #include "hal/i2c_hal.h"
-
-void i2c_hal_txfifo_rst(i2c_hal_context_t *hal)
-{
-    i2c_ll_txfifo_rst(hal->dev);
-}
-
-void i2c_hal_rxfifo_rst(i2c_hal_context_t *hal)
-{
-    i2c_ll_rxfifo_rst(hal->dev);
-}
-
-void i2c_hal_set_data_mode(i2c_hal_context_t *hal, i2c_trans_mode_t tx_mode, i2c_trans_mode_t rx_mode)
-{
-    i2c_ll_set_data_mode(hal->dev, tx_mode, rx_mode);
-}
-
-void i2c_hal_get_data_mode(i2c_hal_context_t *hal, i2c_trans_mode_t *tx_mode, i2c_trans_mode_t *rx_mode)
-{
-    i2c_ll_get_data_mode(hal->dev, tx_mode, rx_mode);
-}
-
-void i2c_hal_set_filter(i2c_hal_context_t *hal, uint8_t filter_num)
-{
-    i2c_ll_set_filter(hal->dev, filter_num);
-}
-
-void i2c_hal_get_filter(i2c_hal_context_t *hal, uint8_t *filter_num)
-{
-    *filter_num = i2c_ll_get_filter(hal->dev);
-}
-
-void i2c_hal_set_scl_timing(i2c_hal_context_t *hal, int hight_period, int low_period)
-{
-    i2c_ll_set_scl_timing(hal->dev, hight_period, low_period);
-}
-
-void i2c_hal_clr_intsts_mask(i2c_hal_context_t *hal, uint32_t mask)
-{
-    i2c_ll_clr_intsts_mask(hal->dev, mask);
-}
-
-void i2c_hal_enable_intr_mask(i2c_hal_context_t *hal, uint32_t mask)
-{
-    i2c_ll_enable_intr_mask(hal->dev, mask);
-}
-
-void i2c_hal_disable_intr_mask(i2c_hal_context_t *hal, uint32_t mask)
-{
-    i2c_ll_disable_intr_mask(hal->dev, mask);
-}
-
-void i2c_hal_get_intsts_mask(i2c_hal_context_t *hal, uint32_t *mask)
-{
-    *mask = i2c_ll_get_intsts_mask(hal->dev);
-}
-
-void i2c_hal_set_fifo_mode(i2c_hal_context_t *hal, bool fifo_mode_en)
-{
-    i2c_ll_set_fifo_mode(hal->dev, fifo_mode_en);
-}
-
-void i2c_hal_set_tout(i2c_hal_context_t *hal, int tout_num)
-{
-    i2c_ll_set_tout(hal->dev, tout_num);
-}
-
-void i2c_hal_set_stop_timing(i2c_hal_context_t *hal, int stop_setup, int stop_hold)
-{
-    i2c_ll_set_stop_timing(hal->dev, stop_setup, stop_hold);
-}
-
-void i2c_hal_set_start_timing(i2c_hal_context_t *hal, int start_setup, int start_hold)
-{
-    i2c_ll_set_start_timing(hal->dev, start_setup, start_hold);
-}
-
-void i2c_hal_set_sda_timing(i2c_hal_context_t *hal, int sda_sample, int sda_hold)
-{
-    i2c_ll_set_sda_timing(hal->dev, sda_sample, sda_hold);
-}
-
-void i2c_hal_set_txfifo_empty_thr(i2c_hal_context_t *hal, uint8_t empty_thr)
-{
-    i2c_ll_set_txfifo_empty_thr(hal->dev, empty_thr);
-}
-
-void i2c_hal_set_rxfifo_full_thr(i2c_hal_context_t *hal, uint8_t full_thr)
-{
-    i2c_ll_set_rxfifo_full_thr(hal->dev, full_thr);
-}
-
-bool i2c_hal_is_bus_busy(i2c_hal_context_t *hal)
-{
-    return i2c_ll_is_bus_busy(hal->dev);
-}
-
-void i2c_hal_get_sda_timing(i2c_hal_context_t *hal, int *sample_time, int *hold_time)
-{
-    i2c_ll_get_sda_timing(hal->dev, sample_time, hold_time);
-}
-
-void i2c_hal_get_tout(i2c_hal_context_t *hal, int *tout_val)
-{
-    *tout_val = i2c_ll_get_tout(hal->dev);
-}
-
-void i2c_hal_get_start_timing(i2c_hal_context_t *hal, int *setup_time, int *hold_time)
-{
-    i2c_ll_get_start_timing(hal->dev, setup_time, hold_time);
-}
-
-void i2c_hal_get_stop_timing(i2c_hal_context_t *hal, int *setup_time, int *hold_time)
-{
-    i2c_ll_get_stop_timing(hal->dev, setup_time, hold_time);
-}
-
-void i2c_hal_get_scl_timing(i2c_hal_context_t *hal, int *high_period, int *low_period)
-{
-    i2c_ll_get_scl_timing(hal->dev, high_period, low_period);
-}
-
-bool i2c_hal_is_master_mode(i2c_hal_context_t *hal)
-{
-    return i2c_ll_is_master_mode(hal->dev);
-}
+#include "hal/i2c_ll.h"
+#include "hal/i2c_types.h"
 
 #if SOC_I2C_SUPPORT_SLAVE
-void i2c_hal_set_slave_addr(i2c_hal_context_t *hal, uint16_t slave_addr, bool addr_10bit_en)
-{
-    i2c_ll_set_slave_addr(hal->dev, slave_addr, addr_10bit_en);
-}
 
-void i2c_hal_enable_slave_tx_it(i2c_hal_context_t *hal)
-{
-    i2c_ll_slave_enable_tx_it(hal->dev);
-}
-
-void i2c_hal_enable_slave_rx_it(i2c_hal_context_t *hal)
-{
-    i2c_ll_slave_enable_rx_it(hal->dev);
-}
-
-void i2c_hal_disable_slave_rx_it(i2c_hal_context_t *hal)
-{
-    i2c_ll_slave_disable_rx_it(hal->dev);
-}
-
-void i2c_hal_slave_init(i2c_hal_context_t *hal, i2c_port_t i2c_num)
+void i2c_hal_slave_init(i2c_hal_context_t *hal)
 {
     i2c_ll_slave_init(hal->dev);
     //Use fifo mode
@@ -168,24 +26,18 @@ void i2c_hal_slave_init(i2c_hal_context_t *hal, i2c_port_t i2c_num)
 void i2c_hal_set_bus_timing(i2c_hal_context_t *hal, int scl_freq, i2c_clock_source_t src_clk, int source_freq)
 {
     i2c_ll_set_source_clk(hal->dev, src_clk);
-    i2c_clk_cal_t clk_cal = {0};
+    i2c_hal_clk_config_t clk_cal = {0};
     i2c_ll_cal_bus_clk(source_freq, scl_freq, &clk_cal);
     i2c_ll_set_bus_timing(hal->dev, &clk_cal);
 }
 
-void i2c_hal_master_clr_bus(i2c_hal_context_t *hal)
-{
-    i2c_ll_master_clr_bus(hal->dev);
-}
-
 void i2c_hal_master_fsm_rst(i2c_hal_context_t *hal)
 {
     i2c_ll_master_fsm_rst(hal->dev);
 }
 
-void i2c_hal_master_init(i2c_hal_context_t *hal, i2c_port_t i2c_num)
+void i2c_hal_master_init(i2c_hal_context_t *hal)
 {
-    hal->version = i2c_ll_get_hw_version(hal->dev);
     i2c_ll_master_init(hal->dev);
     //Use fifo mode
     i2c_ll_set_fifo_mode(hal->dev, true);
@@ -195,3 +47,32 @@ void i2c_hal_master_init(i2c_hal_context_t *hal, i2c_port_t i2c_num)
     i2c_ll_txfifo_rst(hal->dev);
     i2c_ll_rxfifo_rst(hal->dev);
 }
+
+void i2c_hal_init(i2c_hal_context_t *hal, int i2c_port)
+{
+    hal->dev = I2C_LL_GET_HW(i2c_port);
+}
+
+void i2c_hal_master_trans_start(i2c_hal_context_t *hal)
+{
+    i2c_ll_update(hal->dev);
+    i2c_ll_trans_start(hal->dev);
+}
+
+void i2c_hal_get_timing_config(i2c_hal_context_t *hal, i2c_hal_timing_config_t *timing_config)
+{
+    i2c_ll_get_scl_clk_timing(hal->dev, &timing_config->high_period, &timing_config->low_period, &timing_config->wait_high_period);
+    i2c_ll_get_start_timing(hal->dev, &timing_config->rstart_setup, &timing_config->start_hold);
+    i2c_ll_get_stop_timing(hal->dev, &timing_config->stop_setup, &timing_config->stop_hold);
+    i2c_ll_get_sda_timing(hal->dev, &timing_config->sda_sample, &timing_config->sda_hold);
+    i2c_ll_get_tout(hal->dev, &timing_config->timeout);
+}
+
+void i2c_hal_set_timing_config(i2c_hal_context_t *hal, i2c_hal_timing_config_t *timing_config)
+{
+    i2c_ll_set_scl_clk_timing(hal->dev, timing_config->high_period, timing_config->low_period, timing_config->wait_high_period);
+    i2c_ll_set_start_timing(hal->dev, timing_config->rstart_setup, timing_config->start_hold);
+    i2c_ll_set_stop_timing(hal->dev, timing_config->stop_setup, timing_config->stop_hold);
+    i2c_ll_set_sda_timing(hal->dev, timing_config->sda_sample, timing_config->sda_hold);
+    i2c_ll_set_tout(hal->dev, timing_config->timeout);
+}
diff --git a/components/hal/i2c_hal_iram.c b/components/hal/i2c_hal_iram.c
index 303fda4546..d2d7e97e02 100644
--- a/components/hal/i2c_hal_iram.c
+++ b/components/hal/i2c_hal_iram.c
@@ -6,57 +6,41 @@
 
 #include "hal/i2c_hal.h"
 
+
+//////////////////////////////////////////Deprecated Functions//////////////////////////////////////////////////////////
+/////////////////////////////The following functions are only used by the legacy driver/////////////////////////////////
+/////////////////////////////They might be removed in the next major release (ESP-IDF 6.0)//////////////////////////////
+////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
+
 void i2c_hal_master_handle_tx_event(i2c_hal_context_t *hal, i2c_intr_event_t *event)
 {
-    if (i2c_ll_get_intsts_mask(hal->dev) != 0) {
+    uint32_t intr_status = 0;
+    i2c_ll_get_intr_mask(hal->dev, &intr_status);
+    if (intr_status != 0) {
         // If intr status is 0, no need to handle it.
         i2c_ll_master_get_event(hal->dev, event);
         if ((*event < I2C_INTR_EVENT_END_DET) ||
             (*event == I2C_INTR_EVENT_TRANS_DONE)) {
             i2c_ll_master_disable_tx_it(hal->dev);
-            i2c_ll_master_clr_tx_it(hal->dev);
+            i2c_ll_clear_intr_mask(hal->dev, intr_status);
         } else if (*event == I2C_INTR_EVENT_END_DET) {
-            i2c_ll_master_clr_tx_it(hal->dev);
+            i2c_ll_clear_intr_mask(hal->dev, intr_status);
         }
     }
 }
 
 void i2c_hal_master_handle_rx_event(i2c_hal_context_t *hal, i2c_intr_event_t *event)
 {
-    if (i2c_ll_get_intsts_mask(hal->dev) != 0) {
+    uint32_t intr_status = 0;
+    i2c_ll_get_intr_mask(hal->dev, &intr_status);
+    if (intr_status != 0) {
         i2c_ll_master_get_event(hal->dev, event);
         if ((*event < I2C_INTR_EVENT_END_DET) ||
             (*event == I2C_INTR_EVENT_TRANS_DONE)) {
             i2c_ll_master_disable_rx_it(hal->dev);
-            i2c_ll_master_clr_rx_it(hal->dev);
+            i2c_ll_clear_intr_mask(hal->dev, intr_status);
         } else if (*event == I2C_INTR_EVENT_END_DET) {
-            i2c_ll_master_clr_rx_it(hal->dev);
+            i2c_ll_clear_intr_mask(hal->dev, intr_status);
         }
     }
 }
-#if SOC_I2C_SUPPORT_SLAVE
-void i2c_hal_slave_handle_event(i2c_hal_context_t *hal, i2c_intr_event_t *event)
-{
-    i2c_ll_slave_get_event(hal->dev, event);
-}
-
-void i2c_hal_disable_slave_tx_it(i2c_hal_context_t *hal)
-{
-    i2c_ll_slave_disable_tx_it(hal->dev);
-}
-#endif // SOC_I2C_SUPPORT_SLAVE
-
-void i2c_hal_update_config(i2c_hal_context_t *hal)
-{
-    i2c_ll_update(hal->dev);
-}
-
-void i2c_hal_get_rxfifo_cnt(i2c_hal_context_t *hal, uint32_t *len)
-{
-    *len =  i2c_ll_get_rxfifo_cnt(hal->dev);
-}
-
-void i2c_hal_get_txfifo_cnt(i2c_hal_context_t *hal, uint32_t *len)
-{
-    *len =  i2c_ll_get_txfifo_len(hal->dev);
-}
diff --git a/components/hal/include/hal/i2c_hal.h b/components/hal/include/hal/i2c_hal.h
index 9ec37d3150..2f3df91b10 100644
--- a/components/hal/include/hal/i2c_hal.h
+++ b/components/hal/include/hal/i2c_hal.h
@@ -13,95 +13,22 @@
 // The HAL layer for I2C
 
 #pragma once
+
 #include "hal/i2c_ll.h"
 #include "hal/i2c_types.h"
 
+#ifdef __cplusplus
+extern "C" {
+#endif
+
 /**
  * @brief I2C hal Context definition
  */
 typedef struct {
     i2c_dev_t *dev;
-    uint32_t version;
 } i2c_hal_context_t;
 
-/**
- * @brief  Write the I2C rxfifo with the given length
- *
- * @param  hal Context of the HAL layer
- * @param  wr_data Pointer to data buffer
- * @param  wr_size Amount of data needs write
- *
- * @return None
- */
-#define i2c_hal_write_txfifo(hal,wr_data,wr_size)    i2c_ll_write_txfifo((hal)->dev,wr_data,wr_size)
-
-/**
- * @brief  Read the I2C rxfifo with the given length
- *
- * @param  hal Context of the HAL layer
- * @param  buf Pointer to data buffer
- * @param  rd_size Amount of data needs read
- *
- * @return None
- */
-#define i2c_hal_read_rxfifo(hal,buf,rd_size)    i2c_ll_read_rxfifo((hal)->dev,buf,rd_size)
-
-/**
- * @brief  Write I2C cmd register
- *
- * @param  hal Context of the HAL layer
- * @param  cmd I2C hardware command
- * @param  cmd_idx The index of the command register, should be less than 16
- *
- * @return None
- */
-#define i2c_hal_write_cmd_reg(hal,cmd, cmd_idx)    i2c_ll_write_cmd_reg((hal)->dev,cmd,cmd_idx)
-
-/**
- * @brief  Configure the I2C to triger a transaction
- *
- * @param  hal Context of the HAL layer
- *
- * @return None
- */
-#define i2c_hal_trans_start(hal)    i2c_ll_trans_start((hal)->dev)
-
-/**
- * @brief  Enable I2C master RX interrupt
- *
- * @param  hal Context of the HAL layer
- *
- * @return None
- */
-#define i2c_hal_enable_master_rx_it(hal)    i2c_ll_master_enable_rx_it((hal)->dev)
-
-/**
- * @brief  Enable I2C master TX interrupt
- *
- * @param  hal Context of the HAL layer
- *
- * @return None
- */
-#define i2c_hal_enable_master_tx_it(hal)    i2c_ll_master_enable_tx_it((hal)->dev)
-
 #if SOC_I2C_SUPPORT_SLAVE
-/**
- * @brief  Clear I2C slave TX interrupt
- *
- * @param  hal Context of the HAL layer
- *
- * @return None
- */
-#define i2c_hal_slave_clr_tx_it(hal)    i2c_ll_slave_clr_tx_it((hal)->dev)
-
-/**
- * @brief  Clear I2C slave RX interrupt
- *
- * @param  hal Context of the HAL layer
- *
- * @return None
- */
-#define i2c_hal_slave_clr_rx_it(hal)    i2c_ll_slave_clr_rx_it((hal)->dev)
 
 /**
  * @brief  Init the I2C slave.
@@ -111,100 +38,10 @@ typedef struct {
  *
  * @return None
  */
-void i2c_hal_slave_init(i2c_hal_context_t *hal, i2c_port_t i2c_num);
+void i2c_hal_slave_init(i2c_hal_context_t *hal);
 
-/**
- * @brief Configure the I2C slave address
- *
- * @param  hal Context of the HAL layer
- * @param  slave_addr Slave address
- * @param  addr_10bit_en Set true to enable 10-bit slave address mode, Set false to enable 7-bit address mode
- *
- * @return None
- */
-void i2c_hal_set_slave_addr(i2c_hal_context_t *hal, uint16_t slave_addr, bool addr_10bit_en);
-
-
-/**
- * @brief  Enable I2C slave TX interrupt
- *
- * @param  hal Context of the HAL layer
- *
- * @return None
- */
-void i2c_hal_enable_slave_tx_it(i2c_hal_context_t *hal);
-
-/**
- * @brief  Disable I2C slave TX interrupt
- *
- * @param  hal Context of the HAL layer
- *
- * @return None
- */
-void i2c_hal_disable_slave_tx_it(i2c_hal_context_t *hal);
-
-/**
- * @brief  Enable I2C slave RX interrupt
- *
- * @param  hal Context of the HAL layer
- *
- * @return None
- */
-void i2c_hal_enable_slave_rx_it(i2c_hal_context_t *hal);
-
-/**
- * @brief  Disable I2C slave RX interrupt
- *
- * @param  hal Context of the HAL layer
- *
- * @return None
- */
-void i2c_hal_disable_slave_rx_it(i2c_hal_context_t *hal);
-
-/**
- * @brief  I2C slave handle interrupt event
- *
- * @param  hal Context of the HAL layer
- * @param  event Pointer to accept the interrupt event
- *
- * @return None
- */
-void i2c_hal_slave_handle_event(i2c_hal_context_t *hal, i2c_intr_event_t *event);
 #endif // SOC_I2C_SUPPORT_SLAVE
 
-/**
- * @brief  Set the source clock. This function is meant to be used in
- *         slave mode, in order to select a source clock abe to handle
- *         the expected SCL frequency.
- *
- * @param  hal Context of the HAL layer
- * @param  src_clk Source clock to use choosen from `i2c_clock_source_t` type
- */
-#define i2c_hal_set_source_clk(hal, src_clk) i2c_ll_set_source_clk((hal)->dev, src_clk)
-
-/**
- * @brief  Configure I2C SCL timing
- *
- * @param  hw Beginning address of the peripheral registers
- * @param  high_period The I2C SCL hight period (in core clock cycle, hight_period > 2)
- * @param  low_period The I2C SCL low period (in core clock cycle, low_period > 1)
- * @param  wait_high_period The I2C SCL wait rising edge period.
- *
- * @return None.
- */
-#define i2c_hal_set_scl_clk_timing(hal, high_period, low_period, wait_high_period) i2c_ll_set_scl_clk_timing((hal)->dev, high_period, low_period, wait_high_period)
-
-/**
- * @brief  Get I2C SCL timing configuration
- *
- * @param  hw Beginning address of the peripheral registers
- * @param  high_period Pointer to accept the SCL high period
- * @param  low_period Pointer to accept the SCL low period
- *
- * @return None
- */
-#define i2c_hal_get_scl_clk_timing(hal, high_period, low_period, wait_high_period) i2c_ll_get_scl_clk_timing((hal)->dev, high_period, low_period, wait_high_period)
-
 /**
  * @brief  Init the I2C master.
  *
@@ -213,273 +50,7 @@ void i2c_hal_slave_handle_event(i2c_hal_context_t *hal, i2c_intr_event_t *event)
  *
  * @return None
  */
-void i2c_hal_master_init(i2c_hal_context_t *hal, i2c_port_t i2c_num);
-
-/**
- * @brief  Reset the I2C hw txfifo
- *
- * @param  hal Context of the HAL layer
- *
- * @return None
- */
-void i2c_hal_txfifo_rst(i2c_hal_context_t *hal);
-
-/**
- * @brief  Reset the I2C hw rxfifo
- *
- * @param  hal Context of the HAL layer
- *
- * @return None
- */
-void i2c_hal_rxfifo_rst(i2c_hal_context_t *hal);
-
-/**
- * @brief  Configure the I2C data MSB bit shifted first or LSB bit shifted first.
- *
- * @param  hal Context of the HAL layer
- * @param  tx_mode Data format of TX
- * @param  rx_mode Data format of RX
- *
- * @return None
- */
-void i2c_hal_set_data_mode(i2c_hal_context_t *hal, i2c_trans_mode_t tx_mode, i2c_trans_mode_t rx_mode);
-
-/**
- * @brief  Configure the I2C hardware filter function.
- *
- * @param  hal Context of the HAL layer
- * @param  filter_num If the glitch period on the line is less than this value(in APB cycle), it will be filtered out
- *                    If `filter_num == 0`, the filter will be disabled
- *
- * @return None
- */
-void i2c_hal_set_filter(i2c_hal_context_t *hal, uint8_t filter_num);
-
-/**
- * @brief Get the I2C hardware filter configuration
- *
- * @param  hal Context of the HAL layer
- * @param  filter_num Pointer to accept the hardware filter configuration
- *
- * @return None
- */
-void i2c_hal_get_filter(i2c_hal_context_t *hal, uint8_t *filter_num);
-
-/**
- * @brief  Configure the I2C SCL timing
- *
- * @param  hal Context of the HAL layer
- * @param  hight_period SCL high period
- * @param  low_period SCL low period
- *
- * @return None
- */
-void i2c_hal_set_scl_timing(i2c_hal_context_t *hal, int hight_period, int low_period);
-
-/**
- * @brief Configure the I2C master SCL frequency
- *
- * @param  hal Context of the HAL layer
- * @param  src_clk The I2C Source clock frequency
- * @param  scl_freq The SCL frequency to be set
- *
- * @return None
- */
-void i2c_hal_set_scl_freq(i2c_hal_context_t *hal, uint32_t src_clk, uint32_t scl_freq);
-
-/**
- * @brief  Clear the I2C interrupt status with the given mask
- *
- * @param  hal Context of the HAL layer
- * @param  mask The interrupt bitmap needs to be clearned
- *
- * @return None
- */
-void i2c_hal_clr_intsts_mask(i2c_hal_context_t *hal, uint32_t mask);
-
-/**
- * @brief  Enable the I2C interrupt with the given mask
- *
- * @param  hal Context of the HAL layer
- * @param  mask The interrupt bitmap needs to be enabled
- *
- * @return None
- */
-void i2c_hal_enable_intr_mask(i2c_hal_context_t *hal, uint32_t mask);
-
-/**
- * @brief  Disable the I2C interrupt with the given mask
- *
- * @param  hal Context of the HAL layer
- * @param  mask The interrupt bitmap needs to be disabled
- *
- * @return None
- */
-void i2c_hal_disable_intr_mask(i2c_hal_context_t *hal, uint32_t mask);
-
-/**
- * @brief  Configure the I2C memory access mode, FIFO mode or none FIFO mode
- *
- * @param  hal Context of the HAL layer
- * @param  fifo_mode_en Set true to enable FIFO access mode, else set it false
- *
- * @return None
- */
-void i2c_hal_set_fifo_mode(i2c_hal_context_t *hal, bool fifo_mode_en);
-
-/**
- * @brief  Configure the I2C timeout value
- *
- * @param  hal Context of the HAL layer
- * @param  tout_val the timeout value to be set
- *
- * @return None
- */
-void i2c_hal_set_tout(i2c_hal_context_t *hal, int tout_val);
-
-/**
- * @brief  Get the I2C time out configuration
- *
- * @param  tout_val Pointer to accept the timeout configuration
- *
- * @return None
- */
-void i2c_hal_get_tout(i2c_hal_context_t *hal, int *tout_val);
-
-/**
- * @brief  Configure the I2C stop timing
- *
- * @param  hal Context of the HAL layer
- * @param  stop_setup The stop condition setup period (in APB cycle)
- * @param  stop_hold The stop condition hold period (in APB cycle)
- *
- * @return None
- */
-void i2c_hal_set_stop_timing(i2c_hal_context_t *hal, int stop_setup, int stop_hold);
-
-/**
- * @brief  Configure the I2C start timing
- *
- * @param  hal Context of the HAL layer
- * @param  start_setup The start condition setup period (in APB cycle)
- * @param  start_hold The start condition hold period (in APB cycle)
- *
- * @return None
- */
-void i2c_hal_set_start_timing(i2c_hal_context_t *hal, int start_setup, int start_hold);
-
-/**
- * @brief  Configure the I2C sda sample timing
- *
- * @param  hal Context of the HAL layer
- * @param  sda_sample The SDA sample time (in APB cycle)
- * @param  sda_hold The SDA hold time (in APB cycle)
- *
- * @return None
- */
-void i2c_hal_set_sda_timing(i2c_hal_context_t *hal, int sda_sample, int sda_hold);
-
-/**
- * @brief  Configure the I2C txfifo empty threshold value
- *
- * @param  hal Context of the HAL layer.
- * @param  empty_thr TxFIFO empty threshold value
- *
- * @return None
- */
-void i2c_hal_set_txfifo_empty_thr(i2c_hal_context_t *hal, uint8_t empty_thr);
-
-/**
- * @brief  Configure the I2C rxfifo full threshold value
- *
- * @param  hal Context of the HAL layer
- * @param  full_thr RxFIFO full threshold value
- *
- * @return None
- */
-void i2c_hal_set_rxfifo_full_thr(i2c_hal_context_t *hal, uint8_t full_thr);
-
-/**
- * @brief  Get the I2C interrupt status
- *
- * @param  hal Context of the HAL layer
- * @param  mask Pointer to accept the interrupt status
- *
- * @return None
- */
-void i2c_hal_get_intsts_mask(i2c_hal_context_t *hal, uint32_t *mask);
-
-/**
- * @brief  Check if the I2C bus is busy
- *
- * @param  hal Context of the HAL layer
- *
- * @return True if the bus is busy, otherwise, fale will be returned
- */
-bool i2c_hal_is_bus_busy(i2c_hal_context_t *hal);
-
-/**
- * @brief  Get the I2C sda sample timing configuration
- *
- * @param  hal Context of the HAL layer
- * @param  sample_time Pointer to accept the SDA sample time
- * @param  hold_time Pointer to accept the SDA hold time
- *
- * @return None
- */
-void i2c_hal_get_sda_timing(i2c_hal_context_t *hal, int *sample_time, int *hold_time);
-
-/**
- * @brief  Get the I2C stop timing configuration
- *
- * @param  hal Context of the HAL layer
- * @param  setup_time Pointer to accept the stop condition setup period
- * @param  hold_time Pointer to accept the stop condition hold period
- *
- * @return None
- */
-void i2c_hal_get_stop_timing(i2c_hal_context_t *hal, int *setup_time, int *hold_time);
-
-/**
- * @brief  Get the I2C scl timing configuration
- *
- * @param  hal Context of the HAL layer
- * @param  high_period Pointer to accept the scl high period
- * @param  low_period Pointer to accept the scl low period
- *
- * @return None
- */
-void i2c_hal_get_scl_timing(i2c_hal_context_t *hal, int *high_period, int *low_period);
-
-/**
- * @brief  Get the I2C start timing configuration
- *
- * @param  hal Context of the HAL layer
- * @param  setup_time Pointer to accept the start condition setup period
- * @param  hold_time Pointer to accept the start condition hold period
- *
- * @return None
- */
-void i2c_hal_get_start_timing(i2c_hal_context_t *hal, int *setup_time, int *hold_time);
-
-/**
- * @brief  Check if the I2C is master mode
- *
- * @param  hal Context of the HAL layer
- *
- * @return True if in master mode, otherwise, false will be returned
- */
-bool i2c_hal_is_master_mode(i2c_hal_context_t *hal);
-
-/**
- * @brief  Get the rxFIFO readable length
- *
- * @param  hal Context of the HAL layer
- * @param  len Pointer to accept the rxFIFO readable length
- *
- * @return None
- */
-void i2c_hal_get_rxfifo_cnt(i2c_hal_context_t *hal, uint32_t *len);
+void i2c_hal_master_init(i2c_hal_context_t *hal);
 
 /**
  * @brief  Set I2C bus timing with the given frequency
@@ -493,27 +64,6 @@ void i2c_hal_get_rxfifo_cnt(i2c_hal_context_t *hal, uint32_t *len);
  */
 void i2c_hal_set_bus_timing(i2c_hal_context_t *hal, int scl_freq, i2c_clock_source_t src_clk, int source_freq);
 
-/**
- * @brief  Get I2C txFIFO writeable length
- *
- * @param  hal Context of the HAL layer
- * @param  len Pointer to accept the txFIFO writeable length
- *
- * @return None
- */
-void i2c_hal_get_txfifo_cnt(i2c_hal_context_t *hal, uint32_t *len);
-
-/**
- * @brief  Check if the I2C is master mode
- *
- * @param  hal Context of the HAL layer
- * @param  tx_mode Pointer to accept the TX data mode
- * @param  rx_mode Pointer to accept the RX data mode
- *
- * @return None
- */
-void i2c_hal_get_data_mode(i2c_hal_context_t *hal, i2c_trans_mode_t *tx_mode, i2c_trans_mode_t *rx_mode);
-
 /**
  * @brief  I2C hardware FSM reset
  *
@@ -523,15 +73,6 @@ void i2c_hal_get_data_mode(i2c_hal_context_t *hal, i2c_trans_mode_t *tx_mode, i2
  */
 void i2c_hal_master_fsm_rst(i2c_hal_context_t *hal);
 
-/**
- * @brief  @brief Clear I2C bus
- *
- * @param  hal Context of the HAL layer
- *
- * @return None
- */
-void i2c_hal_master_clr_bus(i2c_hal_context_t *hal);
-
 /**
  * @brief  I2C master handle tx interrupt event
  *
@@ -553,11 +94,36 @@ void i2c_hal_master_handle_tx_event(i2c_hal_context_t *hal, i2c_intr_event_t *ev
 void i2c_hal_master_handle_rx_event(i2c_hal_context_t *hal, i2c_intr_event_t *event);
 
 /**
- * @brief Synchronize I2C status
- *
- * @param hal Context of the HAL layer
- *
- * @return None
+ * @brief Init I2C hal layer
  *
+ * @param hal Context of the HAL
+ * @param i2c_port I2C port number.
  */
-void i2c_hal_update_config(i2c_hal_context_t *hal);
+void i2c_hal_init(i2c_hal_context_t *hal, int i2c_port);
+
+/**
+ * @brief Start I2C master transaction
+ *
+ * @param hal Context of the HAL
+ */
+void i2c_hal_master_trans_start(i2c_hal_context_t *hal);
+
+/**
+ * @brief Get timing configuration
+ *
+ * @param hal Context of the HAL
+ * @param timing_config Pointer to timing config structure.
+ */
+void i2c_hal_get_timing_config(i2c_hal_context_t *hal, i2c_hal_timing_config_t *timing_config);
+
+/**
+ * @brief Set timing configuration
+ *
+ * @param hal Context of the HAL
+ * @param timing_config Timing config structure.
+ */
+void i2c_hal_set_timing_config(i2c_hal_context_t *hal, i2c_hal_timing_config_t *timing_config);
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/hal/include/hal/i2c_types.h b/components/hal/include/hal/i2c_types.h
index 553d80ab38..c5878737c0 100644
--- a/components/hal/include/hal/i2c_types.h
+++ b/components/hal/include/hal/i2c_types.h
@@ -26,6 +26,21 @@ typedef enum {
     I2C_NUM_MAX, /*!< I2C port max */
 } i2c_port_t;
 
+/**
+ * @brief Data structure for calculating I2C bus timing.
+ */
+typedef struct {
+    uint16_t clkm_div;          /*!< I2C core clock devider */
+    uint16_t scl_low;           /*!< I2C scl low period */
+    uint16_t scl_high;          /*!< I2C scl hight period */
+    uint16_t scl_wait_high;     /*!< I2C scl wait_high period */
+    uint16_t sda_hold;          /*!< I2C scl low period */
+    uint16_t sda_sample;        /*!< I2C sda sample time */
+    uint16_t setup;             /*!< I2C start and stop condition setup period */
+    uint16_t hold;              /*!< I2C start and stop condition hold period  */
+    uint16_t tout;              /*!< I2C bus timeout period */
+} i2c_hal_clk_config_t;
+
 typedef enum{
 #if SOC_I2C_SUPPORT_SLAVE
     I2C_MODE_SLAVE = 0,   /*!< I2C slave mode */
@@ -58,6 +73,23 @@ typedef enum {
     I2C_MASTER_ACK_MAX,
 } i2c_ack_type_t;
 
+/**
+ * @brief Timing configuration structure. Used for I2C reset internally.
+ */
+typedef struct {
+    int high_period; /*!< high_period time */
+    int low_period; /*!< low_period time */
+    int wait_high_period; /*!< wait_high_period time */
+    int rstart_setup; /*!< restart setup */
+    int start_hold; /*!< start hold time */
+    int stop_setup; /*!< stop setup */
+    int stop_hold; /*!< stop hold time */
+    int sda_sample; /*!< high_period time */
+    int sda_hold; /*!< sda hold time */
+    int timeout; /*!< timeout value */
+} i2c_hal_timing_config_t;
+
+
 /**
  * @brief I2C group clock source
  */
diff --git a/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in b/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in
index f49f0c5629..ebecbda474 100644
--- a/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in
@@ -241,7 +241,7 @@ config SOC_I2C_NUM
 
 config SOC_I2C_FIFO_LEN
     int
-    default 32
+    default 16
 
 config SOC_I2C_SUPPORT_HW_CLR_BUS
     bool
diff --git a/components/soc/esp32c2/include/soc/soc_caps.h b/components/soc/esp32c2/include/soc/soc_caps.h
index 76f4e335be..77eb54e6d7 100644
--- a/components/soc/esp32c2/include/soc/soc_caps.h
+++ b/components/soc/esp32c2/include/soc/soc_caps.h
@@ -124,7 +124,7 @@
 // ESP32-C2 has 1 I2C
 #define SOC_I2C_NUM                 (1U)
 
-#define SOC_I2C_FIFO_LEN            (32) /*!< I2C hardware FIFO depth */
+#define SOC_I2C_FIFO_LEN            (16) /*!< I2C hardware FIFO depth */
 
 // FSM_RST only resets the FSM, not using it. So SOC_I2C_SUPPORT_HW_FSM_RST not defined.
 #define SOC_I2C_SUPPORT_HW_CLR_BUS  (1)

From 61282cc5dd14d2f74868384067820a55e1deddd0 Mon Sep 17 00:00:00 2001
From: Song Ruo Jing <songruojing@espressif.com>
Date: Wed, 24 Aug 2022 17:06:20 +0800
Subject: [PATCH 324/665] gpio: Fix interrupt lost issue

In previous gpio default isr, interrupt status bits get cleared at the exit of the isr.
However, for edge-triggered interrupt type, the interrupt status bit should be cleared before entering the per-pin handlers to avoid any potential interrupt lost.

Closes https://github.com/espressif/esp-idf/pull/6853
---
 components/driver/gpio/gpio.c            | 22 +++++++++++++++++++---
 components/driver/include/driver/gpio.h  | 20 +++++++++++++++++++-
 components/hal/include/hal/gpio_hal.h    | 21 +++++++--------------
 components/hal/include/hal/gpio_types.h  | 13 -------------
 tools/mocks/hal/include/hal/gpio_types.h | 13 -------------
 5 files changed, 45 insertions(+), 44 deletions(-)

diff --git a/components/driver/gpio/gpio.c b/components/driver/gpio/gpio.c
index 4bb6c3689f..f5644c3917 100644
--- a/components/driver/gpio/gpio.c
+++ b/components/driver/gpio/gpio.c
@@ -53,6 +53,7 @@ typedef struct {
     uint32_t isr_core_id;
     gpio_isr_func_t *gpio_isr_func;
     gpio_isr_handle_t gpio_isr_handle;
+    uint64_t isr_clr_on_entry_mask; // for edge-triggered interrupts, interrupt status bits should be cleared before entering per-pin handlers
 } gpio_context_t;
 
 static gpio_hal_context_t _gpio_hal = {
@@ -64,6 +65,7 @@ static gpio_context_t gpio_context = {
     .gpio_spinlock = portMUX_INITIALIZER_UNLOCKED,
     .isr_core_id = GPIO_ISR_CORE_ID_UNINIT,
     .gpio_isr_func = NULL,
+    .isr_clr_on_entry_mask = 0,
 };
 
 esp_err_t gpio_pullup_en(gpio_num_t gpio_num)
@@ -149,13 +151,17 @@ esp_err_t gpio_set_intr_type(gpio_num_t gpio_num, gpio_int_type_t intr_type)
 
     portENTER_CRITICAL(&gpio_context.gpio_spinlock);
     gpio_hal_set_intr_type(gpio_context.gpio_hal, gpio_num, intr_type);
+    if (intr_type == GPIO_INTR_POSEDGE || intr_type == GPIO_INTR_NEGEDGE || intr_type == GPIO_INTR_ANYEDGE) {
+        gpio_context.isr_clr_on_entry_mask |= (1ULL << (gpio_num));
+    } else {
+        gpio_context.isr_clr_on_entry_mask &= ~(1ULL << (gpio_num));
+    }
     portEXIT_CRITICAL(&gpio_context.gpio_spinlock);
     return ESP_OK;
 }
 
 static esp_err_t gpio_intr_enable_on_core(gpio_num_t gpio_num, uint32_t core_id)
 {
-    GPIO_CHECK(GPIO_IS_VALID_GPIO(gpio_num), "GPIO number error", ESP_ERR_INVALID_ARG);
     gpio_hal_intr_enable_on_core(gpio_context.gpio_hal, gpio_num, core_id);
     return ESP_OK;
 }
@@ -412,9 +418,21 @@ static inline void IRAM_ATTR gpio_isr_loop(uint32_t status, const uint32_t gpio_
         status &= ~(1 << nbit);
         int gpio_num = gpio_num_start + nbit;
 
+        bool intr_status_bit_cleared = false;
+        // Edge-triggered type interrupt can clear the interrupt status bit before entering per-pin interrupt handler
+        if ((1ULL << (gpio_num)) & gpio_context.isr_clr_on_entry_mask) {
+            intr_status_bit_cleared = true;
+            gpio_hal_clear_intr_status_bit(gpio_context.gpio_hal, gpio_num);
+        }
+
         if (gpio_context.gpio_isr_func[gpio_num].fn != NULL) {
             gpio_context.gpio_isr_func[gpio_num].fn(gpio_context.gpio_isr_func[gpio_num].args);
         }
+
+        // If the interrupt status bit was not cleared at the entry, then must clear it before exiting
+        if (!intr_status_bit_cleared) {
+            gpio_hal_clear_intr_status_bit(gpio_context.gpio_hal, gpio_num);
+        }
     }
 }
 
@@ -431,7 +449,6 @@ static void IRAM_ATTR gpio_intr_service(void *arg)
 
     if (gpio_intr_status) {
         gpio_isr_loop(gpio_intr_status, 0);
-        gpio_hal_clear_intr_status(gpio_context.gpio_hal, gpio_intr_status);
     }
 
     //read status1 to get interrupt status for GPIO32-39
@@ -440,7 +457,6 @@ static void IRAM_ATTR gpio_intr_service(void *arg)
 
     if (gpio_intr_status_h) {
         gpio_isr_loop(gpio_intr_status_h, 32);
-        gpio_hal_clear_intr_status_high(gpio_context.gpio_hal, gpio_intr_status_h);
     }
 }
 
diff --git a/components/driver/include/driver/gpio.h b/components/driver/include/driver/gpio.h
index d91a56497e..7a0c749169 100644
--- a/components/driver/include/driver/gpio.h
+++ b/components/driver/include/driver/gpio.h
@@ -29,6 +29,24 @@ extern "C" {
 
 typedef intr_handle_t gpio_isr_handle_t;
 
+/**
+ * @brief GPIO interrupt handler
+ *
+ * @param arg User registered data
+ */
+typedef void (*gpio_isr_t)(void *arg);
+
+/**
+ * @brief Configuration parameters of GPIO pad for gpio_config function
+ */
+typedef struct {
+    uint64_t pin_bit_mask;          /*!< GPIO pin: set with bit mask, each bit maps to a GPIO */
+    gpio_mode_t mode;               /*!< GPIO mode: set input/output mode                     */
+    gpio_pullup_t pull_up_en;       /*!< GPIO pull-up                                         */
+    gpio_pulldown_t pull_down_en;   /*!< GPIO pull-down                                       */
+    gpio_int_type_t intr_type;      /*!< GPIO interrupt type                                  */
+} gpio_config_t;
+
 /**
  * @brief GPIO common configuration
  *
@@ -255,7 +273,7 @@ esp_err_t gpio_pulldown_en(gpio_num_t gpio_num);
 esp_err_t gpio_pulldown_dis(gpio_num_t gpio_num);
 
 /**
-  * @brief Install the driver's GPIO ISR handler service, which allows per-pin GPIO interrupt handlers.
+  * @brief Install the GPIO driver's ETS_GPIO_INTR_SOURCE ISR handler service, which allows per-pin GPIO interrupt handlers.
   *
   * This function is incompatible with gpio_isr_register() - if that function is used, a single global ISR is registered for all GPIO interrupts. If this function is used, the ISR service provides a global GPIO ISR and individual pin handlers are registered via the gpio_isr_handler_add() function.
   *
diff --git a/components/hal/include/hal/gpio_hal.h b/components/hal/include/hal/gpio_hal.h
index 78c4d92424..e90bfb4d6b 100644
--- a/components/hal/include/hal/gpio_hal.h
+++ b/components/hal/include/hal/gpio_hal.h
@@ -95,20 +95,13 @@ typedef struct {
 #define gpio_hal_get_intr_status_high(hal, core_id, status) gpio_ll_get_intr_status_high((hal)->dev, core_id, status)
 
 /**
-  * @brief Clear GPIO interrupt status
-  *
-  * @param hal Context of the HAL layer
-  * @param mask interrupt status clear mask
-  */
-#define gpio_hal_clear_intr_status(hal, mask) gpio_ll_clear_intr_status((hal)->dev, mask)
-
-/**
-  * @brief Clear GPIO interrupt status high
-  *
-  * @param hal Context of the HAL layer
-  * @param mask interrupt status high clear mask
-  */
-#define gpio_hal_clear_intr_status_high(hal, mask) gpio_ll_clear_intr_status_high((hal)->dev, mask)
+ * @brief Clear GPIO interrupt status bit
+ *
+ * @param hal Context of the HAL layer
+ * @param gpio_num GPIO number. If you want to clear the interrupt status bit of e.g. GPIO16, gpio_num should be GPIO_NUM_16 (16);
+ */
+#define gpio_hal_clear_intr_status_bit(hal, gpio_num) (((gpio_num) < 32) ? gpio_ll_clear_intr_status((hal)->dev, 1 << gpio_num) \
+                                                                         : gpio_ll_clear_intr_status_high((hal)->dev, 1 << (gpio_num - 32)))
 
 /**
  * @brief  Enable GPIO module interrupt signal
diff --git a/components/hal/include/hal/gpio_types.h b/components/hal/include/hal/gpio_types.h
index dbc2208a07..a85e8f7ef0 100644
--- a/components/hal/include/hal/gpio_types.h
+++ b/components/hal/include/hal/gpio_types.h
@@ -386,17 +386,6 @@ typedef enum {
     GPIO_PULLDOWN_ENABLE = 0x1,    /*!< Enable GPIO pull-down resistor  */
 } gpio_pulldown_t;
 
-/**
- * @brief Configuration parameters of GPIO pad for gpio_config function
- */
-typedef struct {
-    uint64_t pin_bit_mask;          /*!< GPIO pin: set with bit mask, each bit maps to a GPIO */
-    gpio_mode_t mode;               /*!< GPIO mode: set input/output mode                     */
-    gpio_pullup_t pull_up_en;       /*!< GPIO pull-up                                         */
-    gpio_pulldown_t pull_down_en;   /*!< GPIO pull-down                                       */
-    gpio_int_type_t intr_type;      /*!< GPIO interrupt type                                  */
-} gpio_config_t;
-
 typedef enum {
     GPIO_PULLUP_ONLY,               /*!< Pad pull up            */
     GPIO_PULLDOWN_ONLY,             /*!< Pad pull down          */
@@ -413,8 +402,6 @@ typedef enum {
     GPIO_DRIVE_CAP_MAX,
 } gpio_drive_cap_t;
 
-typedef void (*gpio_isr_t)(void *);
-
 #ifdef __cplusplus
 }
 #endif
diff --git a/tools/mocks/hal/include/hal/gpio_types.h b/tools/mocks/hal/include/hal/gpio_types.h
index 29797e0dea..9311b611f4 100644
--- a/tools/mocks/hal/include/hal/gpio_types.h
+++ b/tools/mocks/hal/include/hal/gpio_types.h
@@ -95,17 +95,6 @@ typedef enum {
     GPIO_PULLDOWN_ENABLE = 0x1,    /*!< Enable GPIO pull-down resistor  */
 } gpio_pulldown_t;
 
-/**
- * @brief Configuration parameters of GPIO pad for gpio_config function
- */
-typedef struct {
-    uint64_t pin_bit_mask;          /*!< GPIO pin: set with bit mask, each bit maps to a GPIO */
-    gpio_mode_t mode;               /*!< GPIO mode: set input/output mode                     */
-    gpio_pullup_t pull_up_en;       /*!< GPIO pull-up                                         */
-    gpio_pulldown_t pull_down_en;   /*!< GPIO pull-down                                       */
-    gpio_int_type_t intr_type;      /*!< GPIO interrupt type                                  */
-} gpio_config_t;
-
 typedef enum {
     GPIO_PULLUP_ONLY,               /*!< Pad pull up            */
     GPIO_PULLDOWN_ONLY,             /*!< Pad pull down          */
@@ -122,8 +111,6 @@ typedef enum {
     GPIO_DRIVE_CAP_MAX,
 } gpio_drive_cap_t;
 
-typedef void (*gpio_isr_t)(void *);
-
 #ifdef __cplusplus
 }
 #endif

From 46bc5eedb6d1661a18d9255cc1f076f7b1344051 Mon Sep 17 00:00:00 2001
From: Mahavir Jain <mahavir@espressif.com>
Date: Thu, 1 Sep 2022 15:01:37 +0530
Subject: [PATCH 325/665] esp_https_server: fix issue with default
 initialization through `HTTPD_SSL_CONFIG_DEFAULT`

Closes https://github.com/espressif/esp-idf/issues/9653
Closes IDFGH-8157
---
 components/esp_https_server/include/esp_https_server.h | 1 +
 1 file changed, 1 insertion(+)

diff --git a/components/esp_https_server/include/esp_https_server.h b/components/esp_https_server/include/esp_https_server.h
index e6111db6fa..9fbfe4c250 100644
--- a/components/esp_https_server/include/esp_https_server.h
+++ b/components/esp_https_server/include/esp_https_server.h
@@ -143,6 +143,7 @@ typedef struct httpd_ssl_config httpd_ssl_config_t;
     .port_secure = 443,                           \
     .port_insecure = 80,                          \
     .session_tickets = false,                     \
+    .use_secure_element = false,                  \
     .user_cb = NULL,                              \
 }
 

From a6e92beda3471489c53fc82b1d99dcc8ca4753ff Mon Sep 17 00:00:00 2001
From: Mo Fei Fei <mofeifei@espressif.com>
Date: Thu, 1 Sep 2022 17:45:11 +0800
Subject: [PATCH 326/665] Docs: Update CN trans for nvs_flash.rst

---
 docs/zh_CN/api-reference/storage/nvs_flash.rst | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/docs/zh_CN/api-reference/storage/nvs_flash.rst b/docs/zh_CN/api-reference/storage/nvs_flash.rst
index 5712541f09..25f19a1c2b 100644
--- a/docs/zh_CN/api-reference/storage/nvs_flash.rst
+++ b/docs/zh_CN/api-reference/storage/nvs_flash.rst
@@ -46,7 +46,7 @@ NVS 的操作对象为键值对，其中键是 ASCII 字符串，当前支持的
 命名空间
 ^^^^^^^^^^
 
-为了减少不同组件之间键名的潜在冲突，NVS 将每个键值对分配给一个命名空间。命名空间的命名规则遵循键名的命名规则，例如，最多可占 15 个字符。命名空间的名称在调用 :cpp:func:`nvs_open` 或 :cpp:type:`nvs_open_from_partition` 中指定，调用后将返回一个不透明句柄，用于后续调用 ``nvs_get_*``、``nvs_set_*`` 和 ``nvs_commit`` 函数。这样，一个句柄关联一个命名空间，键名便不会与其他命名空间中相同键名冲突。请注意，不同 NVS 分区中具有相同名称的命名空间将被视为不同的命名空间。
+为了减少不同组件之间键名的潜在冲突，NVS 将每个键值对分配给一个命名空间。命名空间的命名规则遵循键名的命名规则，例如，最多可占 15 个字符。此外，单个 NVS 分区最多只能容纳 254 个不同的命名空间。命名空间的名称在调用 :cpp:func:`nvs_open` 或 :cpp:type:`nvs_open_from_partition` 中指定，调用后将返回一个不透明句柄，用于后续调用 ``nvs_get_*``、``nvs_set_*`` 和 ``nvs_commit`` 函数。这样，一个句柄关联一个命名空间，键名便不会与其他命名空间中相同键名冲突。请注意，不同 NVS 分区中具有相同名称的命名空间将被视为不同的命名空间。
 
 NVS 迭代器
 ^^^^^^^^^^^^^

From 025a8378ef304f8623afa1481153ae9fbfe10618 Mon Sep 17 00:00:00 2001
From: Mahavir Jain <mahavir@espressif.com>
Date: Thu, 1 Sep 2022 15:24:19 +0530
Subject: [PATCH 327/665] wifi_provisioning: decouple
 `wifi_prov_mgr_is_provisioned` from manager state

`wifi_prov_mgr_is_provisioned()` API uses the `esp_wifi_get_config()` API
to check if Wi-Fi credentials are configured. It does not really require
any other information from the wifi_prov component. Hence, this commit
removed dependency of this API on provisioning manager initialization state.

Closes IDF-5878
---
 .../wifi_provisioning/include/wifi_provisioning/manager.h    | 1 -
 components/wifi_provisioning/src/manager.c                   | 5 -----
 2 files changed, 6 deletions(-)

diff --git a/components/wifi_provisioning/include/wifi_provisioning/manager.h b/components/wifi_provisioning/include/wifi_provisioning/manager.h
index a1ead0d4dc..417ff3af8e 100644
--- a/components/wifi_provisioning/include/wifi_provisioning/manager.h
+++ b/components/wifi_provisioning/include/wifi_provisioning/manager.h
@@ -266,7 +266,6 @@ void wifi_prov_mgr_deinit(void);
  *  - ESP_OK      : Retrieved provision state successfully
  *  - ESP_FAIL    : Wi-Fi not initialized
  *  - ESP_ERR_INVALID_ARG   : Null argument supplied
- *  - ESP_ERR_INVALID_STATE : Manager not initialized
  */
 esp_err_t wifi_prov_mgr_is_provisioned(bool *provisioned);
 
diff --git a/components/wifi_provisioning/src/manager.c b/components/wifi_provisioning/src/manager.c
index aa8caab054..1d36a38b0a 100644
--- a/components/wifi_provisioning/src/manager.c
+++ b/components/wifi_provisioning/src/manager.c
@@ -1112,11 +1112,6 @@ esp_err_t wifi_prov_mgr_is_provisioned(bool *provisioned)
 
     *provisioned = false;
 
-    if (!prov_ctx_lock) {
-        ESP_LOGE(TAG, "Provisioning manager not initialized");
-        return ESP_ERR_INVALID_STATE;
-    }
-
     /* Get Wi-Fi Station configuration */
     wifi_config_t wifi_cfg;
     if (esp_wifi_get_config(WIFI_IF_STA, &wifi_cfg) != ESP_OK) {

From 4cd5be859ae9434408066ca56bbf8309b4e81de8 Mon Sep 17 00:00:00 2001
From: Linda <zhangxiaoyan@espressif.com>
Date: Thu, 1 Sep 2022 17:55:17 +0800
Subject: [PATCH 328/665] docs: fix a broken link in mcpwm of API reference

---
 docs/en/api-reference/peripherals/mcpwm.rst | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/docs/en/api-reference/peripherals/mcpwm.rst b/docs/en/api-reference/peripherals/mcpwm.rst
index dce2b56de6..28ecc4489d 100644
--- a/docs/en/api-reference/peripherals/mcpwm.rst
+++ b/docs/en/api-reference/peripherals/mcpwm.rst
@@ -797,7 +797,7 @@ The basic functionality of MCPWM capture is to record the time when any pulse ed
 
     MCPWM BLDC with Hall Sensor
 
-The capture timer is usually connected with several capture channels, please refer to `<how to allocate capture timer and channels #mcpwm-capture-timer-and-channels>`__ for resource allocation.
+The capture timer is usually connected with several capture channels, please refer to `MCPWM Capture Timer and Channels <#mcpwm-capture-timer-and-channels>`__ for resource allocation.
 
 Register Event Callbacks
 ~~~~~~~~~~~~~~~~~~~~~~~~

From 8abef173a1cd234cd72305d234472b548eeb331b Mon Sep 17 00:00:00 2001
From: Alexey Lapshin <alexey.lapshin@espressif.com>
Date: Mon, 22 Aug 2022 14:33:36 +0400
Subject: [PATCH 329/665] docs: update link for ESP ROM ELF releases

---
 docs/conf_common.py              | 1 -
 docs/en/api-guides/core_dump.rst | 4 +---
 2 files changed, 1 insertion(+), 4 deletions(-)

diff --git a/docs/conf_common.py b/docs/conf_common.py
index d5fd8ece70..12302226cc 100644
--- a/docs/conf_common.py
+++ b/docs/conf_common.py
@@ -222,7 +222,6 @@ linkcheck_exclude_documents = ['index',  # several false positives due to the wa
 
 
 linkcheck_ignore = ['https://webhome.phy.duke.edu/~rgb/General/dieharder.php',  # Certificate error
-                    'https://dl.espressif.com/dl/esp32s3_rom.elf',  # Not published
                     'https://docs.espressif.com/projects/esptool/en/latest/esp32c2/espefuse/index.html',  # Not published
                     ]
 
diff --git a/docs/en/api-guides/core_dump.rst b/docs/en/api-guides/core_dump.rst
index d4787261fd..7e8928004c 100644
--- a/docs/en/api-guides/core_dump.rst
+++ b/docs/en/api-guides/core_dump.rst
@@ -1,8 +1,6 @@
 Core Dump
 =========
 
-{IDF_TARGET_ROM_ELF:default="(File for this target is not published yet)", esp32="https://dl.espressif.com/dl/esp32_rom.elf", esp32s2="https://dl.espressif.com/dl/esp32s2_rom.elf", esp32s3="https://dl.espressif.com/dl/esp32s3_rom.elf", esp32c3="https://dl.espressif.com/dl/esp32c3_rev3_rom.elf"}
-
 Overview
 --------
 
@@ -134,7 +132,7 @@ ROM Functions in Backtraces
 It is possible situation that at the moment of crash some tasks or/and crashed task itself have one or more ROM functions in their callstacks.
 Since ROM is not part of the program ELF it will be impossible for GDB to parse such callstacks, because it tries to analyse functions' prologues to accomplish that.
 In that case callstack printing will be broken with error message at the first ROM function.
-To overcome this issue you can use ROM ELF provided by Espressif ({IDF_TARGET_ROM_ELF}) and pass it to ``espcoredump.py``.
+To overcome this issue, you can use the `ROM ELF <https://github.com/espressif/esp-rom-elfs/releases>`_ provided by Espressif. You can find the {IDF_TARGET_PATH_NAME}'s corresponding ROM ELF file from the list of released archives. The ROM ELF file can then be passed to ``espcoredump.py``. More details about ROM ELFs can be found `here <https://github.com/espressif/esp-rom-elfs/blob/master/README.md>`_.
 
 Dumping variables on demand
 ---------------------------

From d35b076a300c8ca883b4d42007fbec112b8a2089 Mon Sep 17 00:00:00 2001
From: Mahavir Jain <mahavir@espressif.com>
Date: Thu, 1 Sep 2022 17:30:16 +0530
Subject: [PATCH 330/665] docs: nvs: prior flash erase note for device
 generated `nvs_keys` partition

---
 docs/en/api-reference/storage/nvs_flash.rst  | 5 +++++
 examples/security/flash_encryption/README.md | 4 +++-
 2 files changed, 8 insertions(+), 1 deletion(-)

diff --git a/docs/en/api-reference/storage/nvs_flash.rst b/docs/en/api-reference/storage/nvs_flash.rst
index 0a18dafcf4..b5798ec922 100644
--- a/docs/en/api-reference/storage/nvs_flash.rst
+++ b/docs/en/api-reference/storage/nvs_flash.rst
@@ -111,6 +111,11 @@ The XTS encryption keys in the :ref:`nvs_key_partition` can be generated in one
 
     The API functions :cpp:func:`nvs_flash_secure_init` and :cpp:func:`nvs_flash_secure_init_partition` do not generate the keys internally. When these API functions are used for initializing encrypted NVS partitions, the keys can be generated after startup using the :cpp:func:`nvs_flash_generate_keys` API function provided by ``nvs_flash.h``. The API function will then write those keys onto the key-partition in encrypted form.
 
+    .. note:: Please note that `nvs_keys` partition must be completely erased before starting the application in this approach. Otherwise the application may generate :c:macro:`ESP_ERR_NVS_CORRUPT_KEY_PART` error code assuming that `nvs_keys` partition was not empty and contains malformatted data. You can use the following command for this:
+        ::
+
+            parttool.py --port PORT --partition-table-file=PARTITION_TABLE_FILE --partition-table-offset PARTITION_TABLE_OFFSET erase_partition --partition-type=data --partition-subtype=nvs_keys
+
 2. Use pre-generated key partition:
 
     This option will be required by the user when keys in the :ref:`nvs_key_partition` are not generated by the application. The :ref:`nvs_key_partition` containing the XTS encryption keys can be generated with the help of :doc:`NVS Partition Generator Utility</api-reference/storage/nvs_partition_gen>`. Then the user can store the pre generated key partition on the flash with help of the following two commands:
diff --git a/examples/security/flash_encryption/README.md b/examples/security/flash_encryption/README.md
index 22daca8157..7c1182cfae 100644
--- a/examples/security/flash_encryption/README.md
+++ b/examples/security/flash_encryption/README.md
@@ -32,7 +32,9 @@ The configuration for NVS encryption involves generating the XTS encryption keys
 
     When NVS encryption is enabled the `nvs_flash_init` API function can internally generate the XTS encryption keys on the ESP chip. The API function finds the first [NVS key partition](https://docs.espressif.com/projects/esp-idf/en/latest/esp32/api-reference/storage/nvs_flash.html#nvs-key-partition) i.e. a partition of type  `data` and subtype `nvs_keys`.
     Then the API function automatically generates and stores the
-    nvs keys in that partition. New keys are generated and stored only when the respective key partiton is empty. (Consult the [`nvs_flash_init`](https://docs.espressif.com/projects/esp-idf/en/latest/esp32/api-reference/storage/nvs_flash.html#_CPPv414nvs_flash_initv) API documentation in the ESP-IDF programming guide for more details)
+    nvs keys in that partition. New keys are generated and stored only when the respective key partiton is empty. (Consult the [`nvs_flash_init`](https://docs.espressif.com/projects/esp-idf/en/latest/esp32/api-reference/storage/nvs_flash.html#_CPPv414nvs_flash_initv) API documentation in the ESP-IDF programming guide for more details).
+
+    **Please note that `nvs_keys` partition must be completely erased before starting the application. Otherwise the application may generate `ESP_ERR_NVS_CORRUPT_KEY_PART` error code assuming that `nvs_keys` partition was not empty and contains malformatted data.**
 
 2. Use pre-generated XTS encryption keys:
     This method will be required by the user when the `XTS encryption keys` in [NVS key partition](https://docs.espressif.com/projects/esp-idf/en/latest/esp32/api-reference/storage/nvs_flash.html#nvs-key-partition) are not generated by the application.

From 2137cf5e8ed1655aae67ef4cf8a1ac73599a6cd6 Mon Sep 17 00:00:00 2001
From: Mahavir Jain <mahavir@espressif.com>
Date: Thu, 1 Sep 2022 15:43:12 +0530
Subject: [PATCH 331/665] docs: add migration guide entry about provisioning
 API change

---
 docs/en/migration-guides/release-5.x/provisioning.rst | 5 +++--
 1 file changed, 3 insertions(+), 2 deletions(-)

diff --git a/docs/en/migration-guides/release-5.x/provisioning.rst b/docs/en/migration-guides/release-5.x/provisioning.rst
index 96f2617fff..84f51af72d 100644
--- a/docs/en/migration-guides/release-5.x/provisioning.rst
+++ b/docs/en/migration-guides/release-5.x/provisioning.rst
@@ -13,9 +13,10 @@ For example, when using security version 2, the ``sec_params`` parameter should
 Wi-Fi Provisioning
 ------------------
 
-The ``pop`` field in the :cpp:func:`wifi_prov_mgr_start_provisioning` API is now deprecated. Please use the ``wifi_prov_sec_params`` field instead of ``pop``. This parameter should contain the structure (containing the security parameters) as required by the protocol version used.
+.. list::
+    * The ``pop`` field in the :cpp:func:`wifi_prov_mgr_start_provisioning` API is now deprecated. Please use the ``wifi_prov_sec_params`` field instead of ``pop``. This parameter should contain the structure (containing the security parameters) as required by the protocol version used. For example, when using security version 2, the ``wifi_prov_sec_params`` parameter should contain the pointer to the structure of type :cpp:type:`wifi_prov_security2_params_t`.
 
-For example, when using security version 2, the ``wifi_prov_sec_params`` parameter should contain the pointer to the structure of type :cpp:type:`wifi_prov_security2_params_t`.
+    * The API :cpp:func:`wifi_prov_mgr_is_provisioned` does not return :c:macro:`ESP_ERR_INVALID_STATE` error any more. This API now works without any dependency on provisioning manager initialization state.
 
 ESP Local Control
 -----------------

From 92ef2a4c835ac5d6043ee14678ce0c5c941d3c63 Mon Sep 17 00:00:00 2001
From: "simon.chupin" <simon.chupin@espressif.com>
Date: Tue, 9 Aug 2022 15:39:23 +0200
Subject: [PATCH 332/665] Tools: Add unit tests for idf.py hints

---
 .gitlab/ci/host-test.yml           |   1 +
 tools/ci/executable-list.txt       |   1 +
 tools/idf_py_actions/core_ext.py   |   7 +-
 tools/idf_py_actions/hints.yml     |  16 +---
 tools/idf_py_actions/tools.py      |  16 ++--
 tools/test_idf_py/error_output.yml | 113 +++++++++++++++++++++++++++++
 tools/test_idf_py/test_hints.py    |  35 +++++++++
 7 files changed, 166 insertions(+), 23 deletions(-)
 create mode 100644 tools/test_idf_py/error_output.yml
 create mode 100755 tools/test_idf_py/test_hints.py

diff --git a/.gitlab/ci/host-test.yml b/.gitlab/ci/host-test.yml
index 5ba295e389..43c28abc7e 100644
--- a/.gitlab/ci/host-test.yml
+++ b/.gitlab/ci/host-test.yml
@@ -203,6 +203,7 @@ test_idf_py:
   script:
     - cd ${IDF_PATH}/tools/test_idf_py
     - ./test_idf_py.py
+    - ./test_hints.py
 
 # Test for create virtualenv. It must be invoked from Python, not from virtualenv.
 # Use docker image system python without any extra dependencies
diff --git a/tools/ci/executable-list.txt b/tools/ci/executable-list.txt
index 4c51965632..67708ec6ba 100644
--- a/tools/ci/executable-list.txt
+++ b/tools/ci/executable-list.txt
@@ -113,6 +113,7 @@ tools/python_version_checker.py
 tools/set-submodules-to-github.sh
 tools/test_apps/system/no_embedded_paths/check_for_file_paths.py
 tools/test_idf_monitor/run_test_idf_monitor.py
+tools/test_idf_py/test_hints.py
 tools/test_idf_py/test_idf_py.py
 tools/test_idf_size/test.sh
 tools/test_idf_tools/test_idf_tools.py
diff --git a/tools/idf_py_actions/core_ext.py b/tools/idf_py_actions/core_ext.py
index 0198247c91..2b0e734ec9 100644
--- a/tools/idf_py_actions/core_ext.py
+++ b/tools/idf_py_actions/core_ext.py
@@ -18,8 +18,8 @@ from click.core import Context
 from idf_py_actions.constants import GENERATORS, PREVIEW_TARGETS, SUPPORTED_TARGETS, URL_TO_DOC
 from idf_py_actions.errors import FatalError
 from idf_py_actions.global_options import global_options
-from idf_py_actions.tools import (PropertyDict, TargetChoice, ensure_build_directory, get_target, idf_version,
-                                  merge_action_lists, print_hints, realpath, run_target)
+from idf_py_actions.tools import (PropertyDict, TargetChoice, ensure_build_directory, generate_hints, get_target,
+                                  idf_version, merge_action_lists, realpath, run_target, yellow_print)
 
 
 def action_extensions(base_actions: Dict, project_path: str) -> Any:
@@ -41,7 +41,8 @@ def action_extensions(base_actions: Dict, project_path: str) -> Any:
         """
 
         def tool_error_handler(e: int, stdout: str, stderr: str) -> None:
-            print_hints(stdout, stderr)
+            for hint in generate_hints(stdout, stderr):
+                yellow_print(hint)
 
         if output_format:
             os.environ['SIZE_OUTPUT_FORMAT'] = output_format
diff --git a/tools/idf_py_actions/hints.yml b/tools/idf_py_actions/hints.yml
index 4fce4d5395..096db95400 100644
--- a/tools/idf_py_actions/hints.yml
+++ b/tools/idf_py_actions/hints.yml
@@ -124,15 +124,15 @@
 
 -
     re: "error: unknown type name '(portTickType|xTaskHandle|xQueueHandle|xSemaphoreHandle|xQueueSetHandle|xQueueSetMemberHandle|xTimeOutType|xMemoryRegion|xTaskParameters|xTaskStatusType|xTimerHandle|xCoRoutineHandle|pdTASK_HOOK_CODE|tmrTIMER_CALLBACK|pdTASK_CODE|xListItem|xList)'"
-    hint: "You maybe using pre FreeRTOS V8.0.0 data types. The backward compatibility of such data types is no longer enabled by default. Please turn on CONFIG_FREERTOS_ENABLE_BACKWARD_COMPATIBILITY explicitly to use such data types."
+    hint: "You are maybe using pre FreeRTOS V8.0.0 data types. The backward compatibility of such data types is no longer enabled by default. Please turn on CONFIG_FREERTOS_ENABLE_BACKWARD_COMPATIBILITY explicitly to use such data types."
     match_to_output: True
 -
     re: "error: 'portTICK_RATE_MS' undeclared"
-    hint: "You maybe using pre FreeRTOS V8.0.0 APIs. The backward compatibility of such APIs is no longer enabled by default. Please turn on CONFIG_FREERTOS_ENABLE_BACKWARD_COMPATIBILITY explicitly to use such APIs."
+    hint: "You are maybe using pre FreeRTOS V8.0.0 APIs. The backward compatibility of such APIs is no longer enabled by default. Please turn on CONFIG_FREERTOS_ENABLE_BACKWARD_COMPATIBILITY explicitly to use such APIs."
     match_to_output: True
 -
     re: "error: implicit declaration of function '(eTaskStateGet|pcTaskGetTaskName|pcTimerGetTimerName|pcQueueGetQueueName|vTaskGetTaskInfo|xTaskGetIdleRunTimeCounter)'"
-    hint: "You maybe using pre FreeRTOS V8.0.0 APIs. The backward compatibility of such APIs is no longer enabled by default. Please turn on CONFIG_FREERTOS_ENABLE_BACKWARD_COMPATIBILITY explicitly to use such APIs."
+    hint: "You are maybe using pre FreeRTOS V8.0.0 APIs. The backward compatibility of such APIs is no longer enabled by default. Please turn on CONFIG_FREERTOS_ENABLE_BACKWARD_COMPATIBILITY explicitly to use such APIs."
     match_to_output: True
 -
     re: "error: unknown type name 'TaskSnapshot_t'"
@@ -146,10 +146,6 @@
     re: "error: implicit declaration of function '(portENTER_CRITICAL_NESTED|portEXIT_CRITICAL_NESTED|vPortCPUInitializeMutex|vPortCPUAcquireMutex|vPortCPUAcquireMutexTimeout|vPortCPUReleaseMutex)'"
     hint: "The header file portmacro_deprecated.h has been removed. Users should refer the migration guide for alternative functions."
     match_to_output: True
--
-    re: "error: implicit declaration of function '(\\w+)'"
-    hint: "Please check that the function name is correct. Also it is possible that you've forgot to import {} library(s) in header file or add the necessary REQURIES component. Try to add missing libraries to your project header file or check idf_component_register(REQUIRES ...) section in your component CmakeList.txt file. For more information run 'idf.py docs -sp api-guides/build-system.html'.\nAlso, please check if the function has been removed, renamed or replaced by an alternative function - refer to the migration guide for more information."
-    match_to_output: True
 
 -
     re: "fatal error: {}.h: No such file or directory"
@@ -179,10 +175,6 @@
     re: "fatal error: .*atca_mbedtls_wrap\\.h: No such file or directory"
     hint: "To use CONFIG_ESP_TLS_USE_SECURE_ELEMENT option, please install `esp-cryptoauthlib` using 'idf.py add-dependency espressif/esp-cryptoauthlib'"
 
--
-    re: "fatal error: [\\w/]+\\.h: No such file or directory"
-    hint: "Please make sure that the header name is correct. Also please check if you've specified all component dependencies with 'idf_component_register(REQUIRES ...)'. If the component is not present then it should be added by the IDF Component Manager. For more information run 'idf.py docs -sp api-guides/build-system.html'.\nAlso, please check if the header file has been removed, renamed or relocated - refer to the migration guide for more information."
-
 -
     re: "The CMAKE_[A-Z]+_COMPILER: [\\w+-]+ is not a full path and was not found in the PATH\\."
     hint: "Try to reinstall the toolchain for the chip that you trying to use. \nFor more information run 'idf.py docs -sp get-started/#installation' and follow the instructions for your system"
@@ -196,7 +188,7 @@
     hint: "Run 'idf.py fullclean' and try the build again."
 
 -
-    re: "CMake Error at .* \\(message\\): Directory specified in EXTRA_COMPONENT_DIRS doesn't exist: \\/.*\\/examples\\/common_components\\/.*"
+    re: "CMake Error at .* \\(message\\): Directory specified in EXTRA_COMPONENT_DIRS doesn't exist: \\/?.*\\/examples\\/common_components\\/.*"
     hint: "The component with path specified in the EXTRA_COMPONENT_DIRS variable has been moved to IDF component manager (or has been removed).\nPlease look out for component in 'https://components.espressif.com' and add using 'idf.py add-dependency' command.\nRefer to the migration guide for more details."
 
 -
diff --git a/tools/idf_py_actions/tools.py b/tools/idf_py_actions/tools.py
index 8822befae8..9a24ff4d9e 100644
--- a/tools/idf_py_actions/tools.py
+++ b/tools/idf_py_actions/tools.py
@@ -8,7 +8,7 @@ import sys
 from asyncio.subprocess import Process
 from io import open
 from types import FunctionType
-from typing import Any, Dict, List, Match, Optional, TextIO, Tuple, Union
+from typing import Any, Dict, Generator, List, Match, Optional, TextIO, Tuple, Union
 
 import click
 import yaml
@@ -95,7 +95,7 @@ def red_print(message: str, newline: Optional[str]='\n') -> None:
     color_print(message, ansi_red, newline)
 
 
-def print_hints(*filenames: str) -> None:
+def generate_hints(*filenames: str) -> Generator:
     """Getting output files and printing hints on how to resolve errors based on the output."""
     with open(os.path.join(os.path.dirname(__file__), 'hints.yml'), 'r') as file:
         hints = yaml.safe_load(file)
@@ -128,14 +128,13 @@ def print_hints(*filenames: str) -> None:
                 sys.exit(1)
             if hint_list:
                 for message in hint_list:
-                    yellow_print('HINT:', message)
+                    yield ' '.join(['HINT:', message])
             elif match:
                 extra_info = ', '.join(match.groups()) if hint.get('match_to_output', '') else ''
                 try:
-                    yellow_print(' '.join(['HINT:', hint['hint'].format(extra_info)]))
-                except KeyError as e:
-                    red_print('Argument {} missing in {}. Check hints.yml file.'.format(e, hint))
-                    sys.exit(1)
+                    yield ' '.join(['HINT:', hint['hint'].format(extra_info)])
+                except KeyError:
+                    raise KeyError("Argument 'hint' missing in {}. Check hints.yml file.".format(hint))
 
 
 def fit_text_in_terminal(out: str) -> str:
@@ -195,7 +194,8 @@ class RunTool:
             return
 
         if stderr_output_file and stdout_output_file:
-            print_hints(stderr_output_file, stdout_output_file)
+            for hint in generate_hints(stderr_output_file, stdout_output_file):
+                yellow_print(hint)
             raise FatalError('{} failed with exit code {}, output of the command is in the {} and {}'.format(self.tool_name, process.returncode,
                              stderr_output_file, stdout_output_file))
 
diff --git a/tools/test_idf_py/error_output.yml b/tools/test_idf_py/error_output.yml
new file mode 100644
index 0000000000..0bc84a2a2b
--- /dev/null
+++ b/tools/test_idf_py/error_output.yml
@@ -0,0 +1,113 @@
+'ccache error: Failed to create temporary file\n':
+    "HINT: On Windows, you should enable long path support in the installer, or disable ccache temporarily. See 'idf.py --help' or the documentation how to achieve this."
+
+"CMake Error at C:/Users/esp-idf/esp-idf/ (message): Directory specified in EXTRA_COMPONENT_DIRS doesn't exist: C:/Users/esp-idf/esp-idf/examples/common_components/component\n":
+    "HINT: The component with path specified in the EXTRA_COMPONENT_DIRS variable has been moved to IDF component manager (or has been removed).\nPlease look out for component in 'https://components.espressif.com' and add using 'idf.py add-dependency' command.\nRefer to the migration guide for more details."
+
+'CMake Error: The current CMakeCache.txt directory C:/Users/esp-idf/examples/get-started/hello_world/build is different than the directory /mnt/c/Users/esp-idf/examples/get-started/hello_world/build where CMakeCache.txt was created.\n':
+    "HINT: Run 'idf.py fullclean' and try the build again."
+
+"error: 'portTICK_RATE_MS' undeclared\n":
+    'HINT: You are maybe using pre FreeRTOS V8.0.0 APIs. The backward compatibility of such APIs is no longer enabled by default. Please turn on CONFIG_FREERTOS_ENABLE_BACKWARD_COMPATIBILITY explicitly to use such APIs.'
+
+"error: enumeration value 'HTTP_EVENT_REDIRECT' not handled in switch\n":
+    "HINT: The event handler, specified in the 'event_handler' element, of the 'esp_http_client_config_t' struct now needs to handle the new 'HTTP_EVENT_REDIRECT' event case."
+
+"error: implicit declaration of function 'portENTER_CRITICAL_NESTED'\n":
+    'HINT: The header file portmacro_deprecated.h has been removed. Users should refer the migration guide for alternative functions.'
+
+"error: implicit declaration of function 'bootloader_common_get_reset_reason'\n":
+    "HINT: Function 'bootloader_common_get_reset_reason()' has been removed. Please use the function 'esp_rom_get_reset_reason()' in the ROM component."
+
+"error: implicit declaration of function 'esp_base_mac_addr_get'\n":
+    'HINT: esp_mac.h header file is not included by esp_system.h anymore. It shall then be manually included with #include "esp_mac.h"'
+
+"error: implicit declaration of function 'esp_chip_info'\n":
+    'HINT: esp_chip_info.h header file is not included by esp_system.h anymore. It shall then be manually included with #include "esp_chip_info.h"'
+
+"error: implicit declaration of function 'esp_cpu_ccount_t'\n":
+    'HINT: Use esp_cpu_cycle_count_t defined in esp_cpu.h instead of esp_cpu_ccount_t.'
+
+"error: implicit declaration of function 'esp_cpu_get_ccount'\n":
+    'HINT: Use esp_cpu_get_cycle_count() defined in esp_cpu.h instead of esp_cpu_get_ccount.'
+
+"error: implicit declaration of function 'esp_cpu_set_ccount'\n":
+    'HINT: Use esp_cpu_set_cycle_count() defined in esp_cpu.h instead of esp_cpu_set_ccount.'
+
+"error: implicit declaration of function 'esp_efuse_get_chip_ver'\n":
+    "HINT: Function 'esp_efuse_get_chip_ver()' has been removed. Please use the function efuse_hal_get_major_chip_version()."
+
+"error: implicit declaration of function 'esp_fill_random'\n":
+    'HINT: esp_random.h header file is not included by esp_system.h anymore. It shall then be manually included with #include "esp_random.h"'
+
+"error: implicit declaration of function 'esp_spiram_get_chip_size'\n":
+    "HINT: Function 'esp_spiram_get_chip_size and esp_spiram_get_size' has been removed. Please use the function esp_psram_get_size()."
+
+"error: invalid use of incomplete typedef 'esp_tls_t'\n":
+    "HINT: The struct 'esp_tls_t' has now been made private - its elements can be only be accessed/modified through respective getter/setter functions. Please refer to the migration guide for more information."
+
+"error: unknown type name 'TaskSnapshot_t'\n":
+    'HINT: The header file task_snapshot.h is no longer included as part of freertos/task.h. Users need to include freertos/task_snapshot.h explicitly.'
+
+"Failed to resolve component 'component'\n":
+    "HINT: The component component has been moved to the IDF component manager or has been removed and refactored into some other component.\nPlease look out for component in 'https://components.espressif.com' and add using 'idf.py add-dependency' command.\nRefer to the migration guide for more details."
+
+'fatal error: tmp/atca_mbedtls_wrap.h: No such file or directory\n':
+    "HINT: To use CONFIG_ESP_TLS_USE_SECURE_ELEMENT option, please install `esp-cryptoauthlib` using 'idf.py add-dependency espressif/esp-cryptoauthlib'"
+
+'fatal error: brownout.h: No such file or directory\n':
+    'HINT: The Brownout API (functions/types/macros prefixed with "esp_brownout") has been made into a private API. If users still require usage of the Brownout API (though this is not recommended), it can be included via  #include "esp_private/brownout.h".'
+
+'fatal error: compare_set.h: No such file or directory\n':
+    'HINT: compare_set.h was removed. Include and use the API function provided by esp_cpu.h instead.'
+
+'fatal error: eh_frame_parser.h: No such file or directory\n':
+    'HINT: The Backtrace Parser API (functions/types/macros prefixed with "eh_frame_parser") has been made into a private API. If users still require usage of the Backtrace Parser API (though this is not recommended), it can be included via  #include "esp_private/eh_frame_parser.h".'
+
+'fatal error: esp32/cache_err_int.h: No such file or directory\n':
+    'HINT: The Cache Error Interrupt API (functions/types/macros prefixed with "esp_cache_err") has been made into a private API. If users still require usage of the Cache Error Interrupt API (though this is not recommended), it can be included via  #include "esp_private/cache_err_int.h".'
+
+'fatal error: esp32/clk.h: No such file or directory\n':
+    'HINT: The ESP Clock API (functions/types/macros prefixed with "esp_clk") has been made into a private API. If users still require usage of the ESP Clock API (though this is not recommended), it can be included via  #include "esp_private/esp_clk.h".'
+
+'fatal error: esp_adc_cal.h: No such file or directory\n':
+    "HINT: ``esp_adc_cal`` component is no longer supported. New adc calibration driver is in ``esp_adc``. Legacy adc calibration driver has been moved into ``esp_adc`` component. To use legacy ``esp_adc_cal`` driver APIs, you should add ``esp_adc`` component to the list of component requirements in CMakeLists.txt. For more information run 'idf.py docs -sp migration-guides/release-5.x/peripherals.html'."
+
+'fatal error: esp_intr.h: No such file or directory\n':
+    'HINT: esp_intr.h was removed. Include esp_intr_alloc.h instead.'
+
+'fatal error: esp_panic.h: No such file or directory\n':
+    'HINT: esp_panic.h was removed. Include use functionalities provided in esp_debug_helpers.h instead.'
+
+'fatal error: esp_rom_tjpgd.h: No such file or directory\n':
+    "HINT: esp_rom_tjpgd.h was removed. Please use esp_jpeg component from IDF component manager instead.\nPlease look out for component in 'https://components.espressif.com' and add using 'idf.py add-dependency' command.\nRefer to the migration guide for more details."
+
+'fatal error: soc/cpu.h: No such file or directory\n':
+    'HINT: soc/cpu.h was removed. Include and use the API function provided by esp_cpu.h instead.'
+
+'fatal error: soc/spinlock.h: No such file or directory\n':
+    "HINT: spinlock.h must be included without the 'soc' part."
+
+'fatal error: soc_log.h: No such file or directory\n':
+    'HINT: soc_log.h was renamed and made private. Consider using the logging APIs provided under esp_log.h instead.'
+
+'fatal error: spiram.h: No such file or directory\n':
+    'HINT: spiram.h was removed. Include esp_psram.h instead. Make sure to also add esp_psram as a dependency in your CMakeLists.txt file.'
+
+'fatal error: trax.h: No such file or directory\n':
+    'HINT: The Trax API (functions/types/macros prefixed with "trax_") has been made into a private API. If users still require usage of the Trax API (though this is not recommended), it can be included via  #include "esp_private/trax.h".'
+
+"format 'format' expects argument of type 'unsigned int', but argument arg has type 'uint32_t' {aka 'int'}\n":
+    "HINT: The issue is better to resolve by replacing format specifiers to 'PRI'-family macros (include <inttypes.h> header file)."
+
+"ImportError: bad magic number in 'kconfiglib':\n":
+    "HINT: Run 'idf.py python-clean', and try again"
+
+'The CMAKE_CXX_COMPILER: xtensa-esp32s3-elf-g++ is not a full path and was not found in the PATH.\n':
+    "HINT: Try to reinstall the toolchain for the chip that you trying to use. \nFor more information run 'idf.py docs -sp get-started/#installation' and follow the instructions for your system"
+
+'The keyword signature for target_link_libraries has already been used\n':
+    'HINT: Projects using target_link_libraries with project_elf explicitly and custom CMake projects must specify PRIVATE, PUBLIC or INTERFACE arguments.'
+
+"warning: passing argument 1 of 'esp_secure_boot_read_key_digests' from incompatible pointer type\n":
+    'HINT: The parameter type of the function esp_secure_boot_read_key_digests() has been changed from ets_secure_boot_key_digests_t* to esp_secure_boot_key_digests_t*.'
diff --git a/tools/test_idf_py/test_hints.py b/tools/test_idf_py/test_hints.py
new file mode 100755
index 0000000000..31699801a0
--- /dev/null
+++ b/tools/test_idf_py/test_hints.py
@@ -0,0 +1,35 @@
+#!/usr/bin/env python
+#
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: Apache-2.0
+import os
+import sys
+import tempfile
+import unittest
+
+import yaml
+
+CWD = os.path.join(os.path.dirname(__file__))
+ERR_OUT_YML = os.path.join(CWD, 'error_output.yml')
+
+try:
+    from idf_py_actions.tools import generate_hints
+except ImportError:
+    sys.path.append(os.path.join(CWD, '..'))
+    from idf_py_actions.tools import generate_hints
+
+
+class TestHintsMassages(unittest.TestCase):
+    def test_output(self) -> None:
+        with open(ERR_OUT_YML) as f:
+            error_output = yaml.safe_load(f)
+        for error, hint in error_output.items():
+            with tempfile.NamedTemporaryFile(mode='w') as f:
+                f.write(error)
+                f.flush()
+                for generated_hint in generate_hints(f.name):
+                    self.assertEqual(generated_hint, hint)
+
+
+if __name__ == '__main__':
+    unittest.main()

From a77dce6979fd7b30bcd89ba9c36be4c06755e52a Mon Sep 17 00:00:00 2001
From: Marius Vikhammer <marius.vikhammer@espressif.com>
Date: Fri, 2 Sep 2022 10:29:11 +0800
Subject: [PATCH 333/665] bootloader: dont print assert msg if
 CONFIG_OPTIMIZATION_ASSERTIONS_SILENT is set

Closes https://github.com/espressif/esp-idf/pull/7518
---
 components/bootloader_support/src/bootloader_panic.c | 4 ++++
 1 file changed, 4 insertions(+)

diff --git a/components/bootloader_support/src/bootloader_panic.c b/components/bootloader_support/src/bootloader_panic.c
index 77c2c55bc5..6cff254ce6 100644
--- a/components/bootloader_support/src/bootloader_panic.c
+++ b/components/bootloader_support/src/bootloader_panic.c
@@ -12,7 +12,11 @@
 
 void __assert_func(const char *file, int line, const char *func, const char *expr)
 {
+
+#if !CONFIG_OPTIMIZATION_ASSERTIONS_SILENT
     esp_rom_printf("Assert failed in %s, %s:%d (%s)\r\n", func, file, line, expr);
+#endif
+
     while (1) {
     }
 }

From 7d629e8c84abb4afc439a0fd4d46a73bf9a637b5 Mon Sep 17 00:00:00 2001
From: Marius Vikhammer <marius.vikhammer@espressif.com>
Date: Fri, 2 Sep 2022 14:29:51 +0800
Subject: [PATCH 334/665] docs: reorder content in mem_alloc section

We should avoid hiding sections between long lists of API documentation.
---
 docs/en/api-reference/system/mem_alloc.rst | 25 +++++++++++-----------
 1 file changed, 13 insertions(+), 12 deletions(-)

diff --git a/docs/en/api-reference/system/mem_alloc.rst b/docs/en/api-reference/system/mem_alloc.rst
index 6660b22df4..86d2c3267b 100644
--- a/docs/en/api-reference/system/mem_alloc.rst
+++ b/docs/en/api-reference/system/mem_alloc.rst
@@ -121,14 +121,8 @@ generate a fatal LoadStoreError exception.
 
         To use the region above the 4MiB limit, you can use the :doc:`himem API</api-reference/system/himem>`.
 
-
-API Reference - Heap Allocation
--------------------------------
-
-.. include-build-file:: inc/esp_heap_caps.inc
-
 Thread Safety
-^^^^^^^^^^^^^
+-------------
 
 Heap functions are thread safe, meaning they can be called from different tasks simultaneously without any limitations.
 
@@ -143,11 +137,6 @@ The following features are documented on the :doc:`Heap Memory Debugging </api-r
 - :ref:`Heap Corruption Detection <heap-corruption>`
 - :ref:`Heap Tracing <heap-tracing>` (memory leak detection, monitoring, etc.)
 
-API Reference - Initialisation
-------------------------------
-
-.. include-build-file:: inc/esp_heap_caps_init.inc
-
 Implementation Notes
 --------------------
 
@@ -159,6 +148,18 @@ The heap capabilities allocator uses knowledge of the memory regions to initiali
 
 Calling ``free()`` involves finding the particular heap corresponding to the freed address, and then calling :cpp:func:`multi_heap_free` on that particular multi_heap instance.
 
+
+API Reference - Heap Allocation
+-------------------------------
+
+.. include-build-file:: inc/esp_heap_caps.inc
+
+
+API Reference - Initialisation
+------------------------------
+
+.. include-build-file:: inc/esp_heap_caps_init.inc
+
 .. _multi-heap:
 
 API Reference - Multi Heap API

From 9307a932adfa5799fa3e29f40ef123c2377fd898 Mon Sep 17 00:00:00 2001
From: Roland Dobai <roland@espressif.com>
Date: Wed, 31 Aug 2022 16:03:57 +0200
Subject: [PATCH 335/665] Tools: Handle IO error in idf.py output capturing

Closes https://github.com/espressif/esp-idf/issues/9649
---
 tools/idf_py_actions/tools.py | 10 +++++++---
 1 file changed, 7 insertions(+), 3 deletions(-)

diff --git a/tools/idf_py_actions/tools.py b/tools/idf_py_actions/tools.py
index 9a24ff4d9e..9a3713ad4b 100644
--- a/tools/idf_py_actions/tools.py
+++ b/tools/idf_py_actions/tools.py
@@ -240,10 +240,14 @@ class RunTool:
             print(fit_text_in_terminal(output.strip('\n\r')), end='', file=output_stream)
 
         async def read_stream() -> Optional[str]:
-            output_b = await input_stream.readline()
-            if not output_b:
+            try:
+                output_b = await input_stream.readline()
+                return output_b.decode(errors='ignore')
+            except (asyncio.LimitOverrunError, asyncio.IncompleteReadError) as e:
+                print(e, file=sys.stderr)
+                return None
+            except AttributeError:
                 return None
-            return output_b.decode(errors='ignore')
 
         async def read_interactive_stream() -> Optional[str]:
             buffer = b''

From 6ba4da8b6b5b31420bcd0f502d30a688ec471de8 Mon Sep 17 00:00:00 2001
From: Zhang Xiao Yan <zhangxiaoyan@espressif.com>
Date: Fri, 2 Sep 2022 17:45:07 +0800
Subject: [PATCH 336/665] Docs/add warning if data structure not change

---
 docs/en/migration-guides/release-5.x/gcc.rst    | 10 ++++++++++
 docs/zh_CN/migration-guides/release-5.x/gcc.rst | 14 ++++++++++++--
 2 files changed, 22 insertions(+), 2 deletions(-)

diff --git a/docs/en/migration-guides/release-5.x/gcc.rst b/docs/en/migration-guides/release-5.x/gcc.rst
index 7e02212ab3..bef17c2f44 100644
--- a/docs/en/migration-guides/release-5.x/gcc.rst
+++ b/docs/en/migration-guides/release-5.x/gcc.rst
@@ -120,6 +120,16 @@ In other cases, it should be noted that enums have the ``int`` type.
 
 In common, ``int32_t`` and ``int``, as well as ``uint32_t`` and ``unsigned int``, are different types.
 
+If users do not make the aforementioned updates to format strings in their applications, the following error will be reported during compilation:
+
+.. code-block:: none
+    
+    /Users/name/esp/esp-rainmaker/components/esp-insights/components/esp_diagnostics/include/esp_diagnostics.h:238:29: error: format '%u' expects argument of type 'unsigned int', but argument 3 has type 'uint32_t' {aka 'long unsigned int'} [-Werror=format=]
+    238 |     esp_diag_log_event(tag, "EV (%u) %s: " format, esp_log_timestamp(), tag, ##__VA_ARGS__); \
+        |                             ^~~~~~~~~~~~~~         ~~~~~~~~~~~~~~~~~~~
+        |                                                    |
+        |                                                    uint32_t {aka long unsigned int}
+                                                  uint32_t {aka long unsigned int}
 
 Removing ``CONFIG_COMPILER_DISABLE_GCC8_WARNINGS`` Build Option
 ------------------------------------------------------------------
diff --git a/docs/zh_CN/migration-guides/release-5.x/gcc.rst b/docs/zh_CN/migration-guides/release-5.x/gcc.rst
index 898f44ed6c..c8e712d918 100644
--- a/docs/zh_CN/migration-guides/release-5.x/gcc.rst
+++ b/docs/zh_CN/migration-guides/release-5.x/gcc.rst
@@ -23,8 +23,8 @@ ESP-IDF 之前使用的 GCC 版本为 8.4.0，现已针对所有芯片目标升
     建议用户在抑制警告之前仔细确认该警告是否确实为误报。
 
 
-``-Wstringop-overflow``、``-Wstringop-overread``、``-Wstringop-truncation`` 和 ``-Warray-bounds``
---------------------------------------------------------------------------------------------------
+``-Wstringop-overflow``、 ``-Wstringop-overread``、 ``-Wstringop-truncation`` 和 ``-Warray-bounds``
+------------------------------------------------------------------------------------------------------------------
 
 如果编译器不能准确判断内存或字符串的大小，使用 memory/string copy/compare 函数的用户会遇到某种 ``-Wstringop`` 警告。下文展示了触发这些警告的代码，并介绍了如何抑制这些警告。
 
@@ -120,6 +120,16 @@ Xtensa 编译器中的 ``int32_t`` 和 ``uint32_t``
 
 通常，``int32_t`` 和 ``int`` 为不同的类型。同样，``uint32_t`` 和 ``unsigned int`` 也为不同的类型。
 
+如果用户在其应用中没有对格式化字符串进行上述更新，程序会报错，如下所示：
+
+.. code-block:: none
+
+    /Users/name/esp/esp-rainmaker/components/esp-insights/components/esp_diagnostics/include/esp_diagnostics.h:238:29: error: format '%u' expects argument of type 'unsigned int', but argument 3 has type 'uint32_t' {aka 'long unsigned int'} [-Werror=format=]
+    238 |     esp_diag_log_event(tag, "EV (%u) %s: " format, esp_log_timestamp(), tag, ##__VA_ARGS__); \
+        |                             ^~~~~~~~~~~~~~         ~~~~~~~~~~~~~~~~~~~
+        |                                                    |
+        |                                                    uint32_t {aka long unsigned int}
+                                                  uint32_t {aka long unsigned int}
 
 移除构建选项 ``CONFIG_COMPILER_DISABLE_GCC8_WARNINGS``
 ----------------------------------------------------------

From 42214abbf5591bf656abb4af8aad6e424bd343bb Mon Sep 17 00:00:00 2001
From: Sudeep Mohanty <sudeep.mohanty@espressif.com>
Date: Fri, 2 Sep 2022 11:43:42 +0200
Subject: [PATCH 337/665] ulp: temporarily disable SOC_RISCV_COPROC_SUPPORTED
 for esp32c6

This commit diables SOC_RISCV_COPROC_SUPPORTED capability for esp32c6
until the feature is supported on this target.
---
 components/soc/esp32c6/include/soc/Kconfig.soc_caps.in | 4 ----
 components/soc/esp32c6/include/soc/soc_caps.h          | 2 +-
 2 files changed, 1 insertion(+), 5 deletions(-)

diff --git a/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in b/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
index b9ff1f25a9..ad0ee7c066 100644
--- a/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
@@ -27,10 +27,6 @@ config SOC_SUPPORTS_SECURE_DL_MODE
     bool
     default y
 
-config SOC_RISCV_COPROC_SUPPORTED
-    bool
-    default y
-
 config SOC_EFUSE_KEY_PURPOSE_FIELD
     bool
     default y
diff --git a/components/soc/esp32c6/include/soc/soc_caps.h b/components/soc/esp32c6/include/soc/soc_caps.h
index ee968f3577..129e7f7234 100644
--- a/components/soc/esp32c6/include/soc/soc_caps.h
+++ b/components/soc/esp32c6/include/soc/soc_caps.h
@@ -35,7 +35,7 @@
 // #define SOC_TEMP_SENSOR_SUPPORTED       1 // TODO: IDF-5322
 #define SOC_WIFI_SUPPORTED              1
 #define SOC_SUPPORTS_SECURE_DL_MODE     1
-#define SOC_RISCV_COPROC_SUPPORTED      1
+//#define SOC_RISCV_COPROC_SUPPORTED       1 // TODO: IDF-5816
 #define SOC_EFUSE_KEY_PURPOSE_FIELD     1
 #define SOC_EFUSE_HAS_EFUSE_RST_BUG     1
 #define SOC_RTC_FAST_MEM_SUPPORTED      1

From 6f25e37ccb452b3a0f84a05023125d3db465a555 Mon Sep 17 00:00:00 2001
From: muhaidong <muhaidong@espressif.com>
Date: Wed, 17 Aug 2022 21:53:23 +0800
Subject: [PATCH 338/665] esp_wifi: fix set country code before wifi start
 issue.

---
 components/esp_wifi/include/esp_wifi.h | 18 +++++++++---------
 components/esp_wifi/lib                |  2 +-
 2 files changed, 10 insertions(+), 10 deletions(-)

diff --git a/components/esp_wifi/include/esp_wifi.h b/components/esp_wifi/include/esp_wifi.h
index 41879009a3..6ba1e98812 100644
--- a/components/esp_wifi/include/esp_wifi.h
+++ b/components/esp_wifi/include/esp_wifi.h
@@ -613,18 +613,19 @@ esp_err_t esp_wifi_get_channel(uint8_t *primary, wifi_second_chan_t *second);
   * @attention 1. It is discouraged to call this API since this doesn't validate the per-country rules,
   *               it's up to the user to fill in all fields according to local regulations.
   *               Please use esp_wifi_set_country_code instead.
-  * @attention 2. The default country is CHINA {.cc="CN", .schan=1, .nchan=13, policy=WIFI_COUNTRY_POLICY_AUTO}
-  * @attention 3. When the country policy is WIFI_COUNTRY_POLICY_AUTO, the country info of the AP to which
-  *               the station is connected is used. E.g. if the configured country info is {.cc="USA", .schan=1, .nchan=11}
+  * @attention 2. The default country is "01" (world safe mode) {.cc="01", .schan=1, .nchan=11, .policy=WIFI_COUNTRY_POLICY_AUTO}.
+  * @attention 3. The third octect of country code string is one of the following: ' ', 'O', 'I', 'X', otherwise it is considered as ' '.
+  * @attention 4. When the country policy is WIFI_COUNTRY_POLICY_AUTO, the country info of the AP to which
+  *               the station is connected is used. E.g. if the configured country info is {.cc="US", .schan=1, .nchan=11}
   *               and the country info of the AP to which the station is connected is {.cc="JP", .schan=1, .nchan=14}
   *               then the country info that will be used is {.cc="JP", .schan=1, .nchan=14}. If the station disconnected
   *               from the AP the country info is set back to the country info of the station automatically,
   *               {.cc="US", .schan=1, .nchan=11} in the example.
-  * @attention 4. When the country policy is WIFI_COUNTRY_POLICY_MANUAL, then the configured country info is used always.
-  * @attention 5. When the country info is changed because of configuration or because the station connects to a different
+  * @attention 5. When the country policy is WIFI_COUNTRY_POLICY_MANUAL, then the configured country info is used always.
+  * @attention 6. When the country info is changed because of configuration or because the station connects to a different
   *               external AP, the country IE in probe response/beacon of the soft-AP is also changed.
-  * @attention 6. The country configuration is stored into flash.
-  * @attention 7. When this API is called, the PHY init data will switch to the PHY init data type corresponding to the
+  * @attention 7. The country configuration is stored into flash.
+  * @attention 8. When this API is called, the PHY init data will switch to the PHY init data type corresponding to the
   *               country info.
   *
   * @param     country   the configured country info
@@ -632,7 +633,6 @@ esp_err_t esp_wifi_get_channel(uint8_t *primary, wifi_second_chan_t *second);
   * @return
   *    - ESP_OK: succeed
   *    - ESP_ERR_WIFI_NOT_INIT: WiFi is not initialized by esp_wifi_init
-  *    - ESP_ERR_WIFI_NOT_STARTED: WiFi is not started by esp_wifi_start
   *    - ESP_ERR_INVALID_ARG: invalid argument
   */
 esp_err_t esp_wifi_set_country(const wifi_country_t *country);
@@ -1259,6 +1259,7 @@ esp_err_t esp_wifi_connectionless_module_set_wake_interval(uint16_t wake_interva
   *
   * @attention 7. When country code "01" (world safe mode) is set, SoftAP mode won't contain country IE.
   * @attention 8. The default country is "01" (world safe mode) and ieee80211d_enabled is TRUE.
+  * @attention 9. The third octect of country code string is one of the following: ' ', 'O', 'I', 'X', otherwise it is considered as ' '.
   *
   * @param     country   the configured country ISO code
   * @param     ieee80211d_enabled   802.11d is enabled or not
@@ -1266,7 +1267,6 @@ esp_err_t esp_wifi_connectionless_module_set_wake_interval(uint16_t wake_interva
   * @return
   *    - ESP_OK: succeed
   *    - ESP_ERR_WIFI_NOT_INIT: WiFi is not initialized by esp_wifi_init
-  *    - ESP_ERR_WIFI_NOT_STARTED: WiFi is not started by esp_wifi_start
   *    - ESP_ERR_INVALID_ARG: invalid argument
   */
 esp_err_t esp_wifi_set_country_code(const char *country, bool ieee80211d_enabled);
diff --git a/components/esp_wifi/lib b/components/esp_wifi/lib
index d72c8525a7..4a6d15c134 160000
--- a/components/esp_wifi/lib
+++ b/components/esp_wifi/lib
@@ -1 +1 @@
-Subproject commit d72c8525a79d36214531ea3dc6df98ed849bbdf0
+Subproject commit 4a6d15c134f162876951e068fd706a54563b6d9c

From 067f4df5139cb2381924b9caf278f6744cbffde5 Mon Sep 17 00:00:00 2001
From: muhaidong <muhaidong@espressif.com>
Date: Thu, 18 Aug 2022 14:41:25 +0800
Subject: [PATCH 339/665] esp_wifi: add small UT for country code

---
 components/esp_wifi/test/test_wifi_init.c | 105 ++++++++++++++++++++++
 1 file changed, 105 insertions(+)

diff --git a/components/esp_wifi/test/test_wifi_init.c b/components/esp_wifi/test/test_wifi_init.c
index 7ddc37e5ef..ed4d0d9029 100644
--- a/components/esp_wifi/test/test_wifi_init.c
+++ b/components/esp_wifi/test/test_wifi_init.c
@@ -279,4 +279,109 @@ TEST_CASE("Calling esp_wifi_deinit() without stop", "[wifi_init]")
     unity_utils_task_delete(th);
 }
 
+static void wifi_country_code_task(void* arg)
+{
+    SemaphoreHandle_t *sema = (SemaphoreHandle_t *) arg;
+    wifi_init_config_t cfg = WIFI_INIT_CONFIG_DEFAULT();
+
+    ESP_LOGI(TAG, EMPH_STR("nvs_flash_erase"));
+    nvs_flash_erase();
+    ESP_LOGI(TAG, EMPH_STR("nvs_flash_init"));
+    esp_err_t r = nvs_flash_init();
+    if (r == ESP_ERR_NVS_NO_FREE_PAGES || r == ESP_ERR_NVS_NEW_VERSION_FOUND) {
+	    ESP_LOGI(TAG, EMPH_STR("no free pages or NFS version mismatch, erase.."));
+	    TEST_ESP_OK(nvs_flash_erase());
+	    r = nvs_flash_init();
+    }
+    TEST_ESP_OK(r);
+    //init tcpip stack
+    test_case_uses_tcpip();
+    ESP_LOGI(TAG, EMPH_STR("event_init"));
+    TEST_ESP_OK(event_init());
+    ESP_LOGI(TAG, EMPH_STR("esp_wifi_init"));
+    TEST_ESP_OK(esp_wifi_init(&cfg));
+
+    wifi_country_t country;
+    wifi_country_t country_01 = {.cc="01", .schan=1, .nchan=11, .policy=WIFI_COUNTRY_POLICY_MANUAL};
+    wifi_country_t country_CN = {.cc="CN", .schan=1, .nchan=13, .policy=WIFI_COUNTRY_POLICY_MANUAL};
+    ESP_LOGI(TAG, EMPH_STR("esp_wifi_get_country"));
+    TEST_ESP_OK(esp_wifi_get_country(&country));
+    TEST_ASSERT(country.cc[0] == country_01.cc[0] && country.cc[1] == country_01.cc[1]);
+
+    ESP_LOGI(TAG, EMPH_STR("esp_wifi_set_country"));
+    TEST_ESP_OK(esp_wifi_set_country(&country_CN));
+
+    ESP_LOGI(TAG, EMPH_STR("esp_wifi_get_country"));
+    TEST_ESP_OK(esp_wifi_get_country(&country));
+    TEST_ASSERT(country.cc[0] == country_CN.cc[0] && country.cc[1] == country_CN.cc[1]);
+
+
+    ESP_LOGI(TAG, EMPH_STR("esp_wifi_deinit"));
+    TEST_ESP_OK(esp_wifi_deinit());
+    ESP_LOGI(TAG, EMPH_STR("event_deinit"));
+    TEST_ESP_OK(event_deinit());
+    ESP_LOGI(TAG, EMPH_STR("nvs_flash_deinit..."));
+    nvs_flash_deinit();
+
+    ESP_LOGI(TAG, EMPH_STR("nvs_flash_erase"));
+    nvs_flash_erase();
+    ESP_LOGI(TAG, EMPH_STR("nvs_flash_init"));
+    r = nvs_flash_init();
+    if (r == ESP_ERR_NVS_NO_FREE_PAGES || r == ESP_ERR_NVS_NEW_VERSION_FOUND) {
+	    ESP_LOGI(TAG, EMPH_STR("no free pages or NFS version mismatch, erase.."));
+	    TEST_ESP_OK(nvs_flash_erase());
+	    r = nvs_flash_init();
+    }
+    TEST_ESP_OK(r);
+    //init tcpip stack
+    test_case_uses_tcpip();
+    ESP_LOGI(TAG, EMPH_STR("event_init"));
+    TEST_ESP_OK(event_init());
+    ESP_LOGI(TAG, EMPH_STR("esp_wifi_init"));
+    TEST_ESP_OK(esp_wifi_init(&cfg));
+
+    char country_code_string[3];
+    char country_code_string_01[3] = "01";
+    char country_code_string_CN[3] = "CN";
+    ESP_LOGI(TAG, EMPH_STR("esp_wifi_get_country_code"));
+    TEST_ESP_OK(esp_wifi_get_country_code(&country_code_string[0]));
+    TEST_ASSERT(country_code_string[0] == country_code_string_01[0] && country_code_string[1] == country_code_string_01[1]);
+
+    ESP_LOGI(TAG, EMPH_STR("esp_wifi_set_country_code"));
+    TEST_ESP_OK(esp_wifi_set_country_code(&country_code_string_CN[0], false));
+
+    ESP_LOGI(TAG, EMPH_STR("esp_wifi_get_country_code"));
+    TEST_ESP_OK(esp_wifi_get_country_code(&country_code_string[0]));
+    TEST_ASSERT(country_code_string[0] == country_code_string_CN[0] && country_code_string[1] == country_code_string_CN[1]);
+
+
+    ESP_LOGI(TAG, EMPH_STR("esp_wifi_deinit"));
+    TEST_ESP_OK(esp_wifi_deinit());
+    ESP_LOGI(TAG, EMPH_STR("event_deinit"));
+    TEST_ESP_OK(event_deinit());
+    ESP_LOGI(TAG, EMPH_STR("nvs_flash_deinit..."));
+    nvs_flash_deinit();
+
+    ESP_LOGI(TAG, "test passed...");
+    xSemaphoreGive(*sema);
+    vTaskSuspend(NULL);
+}
+
+TEST_CASE("wifi set country code", "[wifi_init]")
+{
+    TaskHandle_t th = NULL;
+    SemaphoreHandle_t sema = xSemaphoreCreateBinary();
+    TEST_ASSERT_NOT_NULL(sema);
+    printf("Creating tasks\n");
+#ifndef CONFIG_FREERTOS_UNICORE
+    xTaskCreatePinnedToCore(wifi_country_code_task, "wifi_country_code_task", 2048*2, &sema, 3, &th, 0);
+#else
+    xTaskCreate(wifi_country_code_task, "wifi_country_code_task", 2048*2, &sema, 3, &th);
+#endif
+    TEST_ASSERT_NOT_NULL(th);
+    xSemaphoreTake(sema, portMAX_DELAY);
+    vSemaphoreDelete(sema);
+    sema = NULL;
+    unity_utils_task_delete(th);
+}
 #endif //!TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)

From a3226bd32ace5e324890cf8550bc1a7756e958b4 Mon Sep 17 00:00:00 2001
From: muhaidong <muhaidong@espressif.com>
Date: Sat, 3 Sep 2022 16:45:27 +0800
Subject: [PATCH 340/665] docs: update wifi country code docs.

---
 docs/en/api-guides/wifi.rst    | 25 ++++++++++---------------
 docs/zh_CN/api-guides/wifi.rst | 26 ++++++++++----------------
 2 files changed, 20 insertions(+), 31 deletions(-)

diff --git a/docs/en/api-guides/wifi.rst b/docs/en/api-guides/wifi.rst
index 12158ccef6..989403df1c 100644
--- a/docs/en/api-guides/wifi.rst
+++ b/docs/en/api-guides/wifi.rst
@@ -1365,13 +1365,7 @@ The following table depicts which country info is used in different Wi-Fi modes
 
        For scan:
 
-       - If schan+nchan-1 >11 :
-
-         Use active scan from schan to 11 and use passive scan from 12 to 14.
-
-       - If schan+nchan-1 <= 11 :
-
-         Use active scan from schan to schan+nchan-1 and use passive scan from schan+nchan to 14.
+         Use active scan from 1 to 11 and use passive scan from 12 to 14.
 
        Always keep in mind that if an AP with hidden SSID and station is set to a passive scan channel, the passive scan will not find it. In other words, if the application hopes to find the AP with hidden SSID in every channel, the policy of country info should be configured to WIFI_COUNTRY_POLICY_MANUAL.
 
@@ -1381,24 +1375,25 @@ The following table depicts which country info is used in different Wi-Fi modes
 
        For scan:
 
-       - If schan+nchan-1 >11 :
-
-         Use active scan from schan to 11 and use passive scan from 12 to schan+nchan-1.
-
-       - If schan+nchan-1 <= 11 :
-
          Use active scan from schan to schan+nchan-1.
+
    * - AP
      - WIFI_COUNTRY_POLICY_AUTO
      - Always use the configured country info.
+
    * - AP
      - WIFI_COUNTRY_POLICY_MANUAL
      - Always use the configured country info.
+
    * - Station/AP-coexistence
      - WIFI_COUNTRY_POLICY_AUTO
-     - If the station does not connect to any external AP, the AP uses the configured country info. If the station connects to an external AP, the AP has the same country info as the station.
+     - Station: Same as station mode with policy WIFI_COUNTRY_POLICY_AUTO.
+       AP: If the station does not connect to any external AP, the AP uses the configured country info. If the station connects to an external AP, the AP has the same country info as the station.
 
-       Same as station mode with policy WIFI_COUNTRY_POLICY_AUTO.
+   * - Station/AP-coexistence
+     - WIFI_COUNTRY_POLICY_MANUAL
+     - Station: Same as station mode with policy WIFI_COUNTRY_POLICY_MANUAL.
+       AP: Same as AP mode with policy WIFI_COUNTRY_POLICY_MANUAL.
 
 
 Home Channel
diff --git a/docs/zh_CN/api-guides/wifi.rst b/docs/zh_CN/api-guides/wifi.rst
index 26816c9694..97c1ba952c 100644
--- a/docs/zh_CN/api-guides/wifi.rst
+++ b/docs/zh_CN/api-guides/wifi.rst
@@ -1365,13 +1365,7 @@ Wi-Fi 国家/地区代码
 
        扫描时：
 
-       - 如果 schan+nchan-1>11：
-
-         主动扫描起始信道至信道 11，被动扫描信道 12 至 信道 14。
-
-       - 如果 schan+nchan-1<=11：
-
-         主动扫描起始信道至信道 schan+nchan-1，被动扫描信道 schan+nchan 至 信道 14。
+         主动扫描信道 1 至信道 11，被动扫描信道 12 至 信道 14。
 
        请记住，如果带有隐藏 SSID 的 AP 和 station 被设置在被动扫描信道上，被动扫描将无法找到该 AP。也就是说，如果应用程序希望在每个信道中找到带有隐藏 SSID 的 AP，国家/地区信息应该配置为 WIFI_COUNTRY_POLICY_MANUAL。
 
@@ -1381,25 +1375,25 @@ Wi-Fi 国家/地区代码
 
        扫描时：
 
-       - 如果 schan+nchan-1>11：
+         主动扫描信道 schan 至信道 schan+nchan-1。
 
-         主动扫描起始信道至信道 11，被动扫描信道 12 至 信道 schan+nchan-1。
-
-       - 如果 schan+nchan-1<=11：
-
-         主动扫描起始信道至信道 schan+nchan-1。
    * - AP 模式
      - WIFI_COUNTRY_POLICY_AUTO
      - 总是使用配置的国家/地区信息。
+
    * - AP 模式
      - WIFI_COUNTRY_POLICY_MANUAL
      - 总是使用配置的国家/地区信息。
+
    * - station/AP 共存模式
      - WIFI_COUNTRY_POLICY_AUTO
-     - 如果 station 不连接任何外部 AP，AP 使用配置的国家/地区信息。如果 station 连接一个外部 AP，该 AP 的国家/地区信息与该 station 相同。
-
-       与 station 模式、WIFI_COUNTRY_POLICY_AUTO 策略下使用的国家/地区信息相同。
+     - 该 station 与 station 模式、WIFI_COUNTRY_POLICY_AUTO 策略下使用的国家/地区信息相同。
+       如果 station 不连接任何外部 AP，AP 使用配置的国家/地区信息。如果 station 连接一个外部 AP，该 AP 的国家/地区信息与该 station 相同。
 
+   * - station/AP 共存模式
+     - WIFI_COUNTRY_POLICY_MANUAL
+     - 该 station 与 station 模式、WIFI_COUNTRY_POLICY_MANUAL 策略下使用的国家/地区信息相同。
+       该 AP 与 AP 模式、WIFI_COUNTRY_POLICY_MANUAL 策略下使用的国家/地区信息相同。
 
 主信道
 *************************

From 74619b04e188cc3336ea965e9ff409767dbd6276 Mon Sep 17 00:00:00 2001
From: Fu Hanxi <fuhanxi@espressif.com>
Date: Mon, 5 Sep 2022 10:30:04 +0800
Subject: [PATCH 341/665] ci: add esp32c6 target

---
 tools/ci/check_build_test_rules.py | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/tools/ci/check_build_test_rules.py b/tools/ci/check_build_test_rules.py
index 2a9c242aa7..54e7e635c0 100755
--- a/tools/ci/check_build_test_rules.py
+++ b/tools/ci/check_build_test_rules.py
@@ -30,6 +30,7 @@ USUAL_TO_FORMAL = {
     'esp32c3': 'ESP32-C3',
     'esp32h2': 'ESP32-H2',
     'esp32c2': 'ESP32-C2',
+    'esp32c6': 'ESP32-C6',
     'linux': 'Linux',
 }
 
@@ -40,6 +41,7 @@ FORMAL_TO_USUAL = {
     'ESP32-C3': 'esp32c3',
     'ESP32-H2': 'esp32h2',
     'ESP32-C2': 'esp32c2',
+    'ESP32-C6': 'esp32c6',
     'Linux': 'linux',
 }
 

From f4a220b3f9b89ab6de51c6395c9cc9456178e5a0 Mon Sep 17 00:00:00 2001
From: Marius Vikhammer <marius.vikhammer@espressif.com>
Date: Mon, 5 Sep 2022 10:55:29 +0800
Subject: [PATCH 342/665] gdbstub: fixed build-error due to potentially
 uninitialized variable on -O2

Closes https://github.com/espressif/esp-idf/issues/9706
---
 components/esp_gdbstub/src/gdbstub.c | 6 ++++--
 1 file changed, 4 insertions(+), 2 deletions(-)

diff --git a/components/esp_gdbstub/src/gdbstub.c b/components/esp_gdbstub/src/gdbstub.c
index 7ce49c63ac..cc5288aafd 100644
--- a/components/esp_gdbstub/src/gdbstub.c
+++ b/components/esp_gdbstub/src/gdbstub.c
@@ -847,7 +847,7 @@ static bool get_task_handle(size_t index, TaskHandle_t *handle)
 static eTaskState get_task_state(size_t index)
 {
     eTaskState result = eReady;
-    TaskHandle_t handle;
+    TaskHandle_t handle = NULL;
     get_task_handle(index, &handle);
     if (gdb_debug_int == false) {
         result = eTaskGetState(handle);
@@ -858,7 +858,9 @@ static eTaskState get_task_state(size_t index)
 static int get_task_cpu_id(size_t index)
 {
     TaskHandle_t handle;
-    get_task_handle(index, &handle);
+    if (!get_task_handle(index, &handle)) {
+        return -1;
+    }
     BaseType_t core_id = xTaskGetAffinity(handle);
     return (int)core_id;
 }

From 7d9dd41cbf8bfd5e29ffb494119eac4204e3909d Mon Sep 17 00:00:00 2001
From: Fu Hanxi <fuhanxi@espressif.com>
Date: Mon, 5 Sep 2022 11:17:02 +0800
Subject: [PATCH 343/665] ci: run build check for all apps when soc header
 changed

---
 tools/ci/check_build_test_rules.py | 32 ++++++++++++++++++++++--------
 1 file changed, 24 insertions(+), 8 deletions(-)

diff --git a/tools/ci/check_build_test_rules.py b/tools/ci/check_build_test_rules.py
index 54e7e635c0..aa61aea67a 100755
--- a/tools/ci/check_build_test_rules.py
+++ b/tools/ci/check_build_test_rules.py
@@ -53,7 +53,7 @@ def doublequote(s: str) -> str:
     return f'"{s}"'
 
 
-def check_readme(paths: List[str]) -> None:
+def check_readme(paths: List[str], exclude_dirs: Optional[List[str]] = None) -> None:
     from idf_build_apps import App, find_apps
     from idf_build_apps.constants import SUPPORTED_TARGETS
 
@@ -138,6 +138,7 @@ def check_readme(paths: List[str]) -> None:
             paths,
             'all',
             recursive=True,
+            exclude_list=exclude_dirs or [],
             manifest_files=[
                 str(p) for p in Path(IDF_PATH).glob('**/.build-test-rules.yml')
             ],
@@ -198,7 +199,7 @@ def check_readme(paths: List[str]) -> None:
     sys.exit(exit_code)
 
 
-def check_test_scripts(paths: List[str]) -> None:
+def check_test_scripts(paths: List[str], exclude_dirs: Optional[List[str]] = None) -> None:
     from idf_build_apps import App, find_apps
 
     # takes long time, run only in CI
@@ -305,6 +306,7 @@ def check_test_scripts(paths: List[str]) -> None:
             paths,
             'all',
             recursive=True,
+            exclude_list=exclude_dirs or [],
             manifest_files=[
                 str(p) for p in Path(IDF_PATH).glob('**/.build-test-rules.yml')
             ],
@@ -415,13 +417,27 @@ if __name__ == '__main__':
         sort_yaml(arg.files)
     else:
         check_dirs = set()
-        for path in arg.paths:
-            if os.path.isfile(path):
-                check_dirs.add(os.path.dirname(path))
+
+        # check if *_caps.h files changed
+        check_all = False
+        soc_caps_header_files = list((Path(IDF_PATH) / 'components' / 'soc').glob('**/*_caps.h'))
+        for p in arg.paths:
+            if Path(p).resolve() in soc_caps_header_files:
+                check_all = True
+                break
+
+            if os.path.isfile(p):
+                check_dirs.add(os.path.dirname(p))
             else:
-                check_dirs.add(path)
+                check_dirs.add(p)
+
+        if check_all:
+            check_dirs = {IDF_PATH}
+            _exclude_dirs = [os.path.join(IDF_PATH, 'tools', 'unit-test-app')]
+        else:
+            _exclude_dirs = []
 
         if arg.action == 'check-readmes':
-            check_readme(list(check_dirs))
+            check_readme(list(check_dirs), _exclude_dirs)
         elif arg.action == 'check-test-scripts':
-            check_test_scripts(list(check_dirs))
+            check_test_scripts(list(check_dirs), _exclude_dirs)

From 96aa2792f8ee8411cd40c23a10f8471d8a5e5c64 Mon Sep 17 00:00:00 2001
From: wanlei <wanlei@espressif.com>
Date: Wed, 31 Aug 2022 21:06:24 +0800
Subject: [PATCH 344/665] spi_master:fix error when use `spi_bus_add_device`
 more than 3 device

update gpio_sig at `spics_out` array in each spi_periph.c of chips later than s2
then `spi_bus_add_device` can correctly distribute gpio_signals for cs_signal

Closes https://github.com/espressif/esp-idf/issues/8876
---
 .../soc/esp32/include/soc/Kconfig.soc_caps.in |  4 ++++
 components/soc/esp32/include/soc/soc_caps.h   |  1 +
 .../esp32c2/include/soc/Kconfig.soc_caps.in   |  4 ++++
 components/soc/esp32c2/include/soc/soc_caps.h |  1 +
 components/soc/esp32c2/spi_periph.c           |  2 +-
 .../esp32c3/include/soc/Kconfig.soc_caps.in   |  4 ++++
 components/soc/esp32c3/include/soc/soc_caps.h |  1 +
 components/soc/esp32c3/spi_periph.c           | 20 ++++++-------------
 .../esp32h2/include/soc/Kconfig.soc_caps.in   |  4 ++++
 components/soc/esp32h2/include/soc/soc_caps.h |  1 +
 components/soc/esp32h2/spi_periph.c           | 20 ++++++-------------
 .../esp32s2/include/soc/Kconfig.soc_caps.in   |  4 ++++
 components/soc/esp32s2/include/soc/soc_caps.h |  1 +
 components/soc/esp32s2/spi_periph.c           | 20 ++++++-------------
 .../esp32s3/include/soc/Kconfig.soc_caps.in   |  4 ++++
 components/soc/esp32s3/include/soc/soc_caps.h |  3 ++-
 components/soc/esp32s3/spi_periph.c           | 20 ++++++-------------
 components/soc/include/soc/spi_periph.h       |  2 +-
 tools/ci/check_copyright_ignore.txt           |  4 ----
 19 files changed, 57 insertions(+), 63 deletions(-)

diff --git a/components/soc/esp32/include/soc/Kconfig.soc_caps.in b/components/soc/esp32/include/soc/Kconfig.soc_caps.in
index 4bffb26219..4e06167f72 100644
--- a/components/soc/esp32/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32/include/soc/Kconfig.soc_caps.in
@@ -535,6 +535,10 @@ config SOC_SPI_DMA_CHAN_NUM
     int
     default 2
 
+config SOC_SPI_MAX_CS_NUM
+    int
+    default 3
+
 config SOC_SPI_MAXIMUM_BUFFER_SIZE
     int
     default 64
diff --git a/components/soc/esp32/include/soc/soc_caps.h b/components/soc/esp32/include/soc/soc_caps.h
index 8deb85def8..14e7800234 100644
--- a/components/soc/esp32/include/soc/soc_caps.h
+++ b/components/soc/esp32/include/soc/soc_caps.h
@@ -268,6 +268,7 @@
 #define SOC_SPI_DMA_CHAN_NUM            2
 
 #define SOC_SPI_PERIPH_CS_NUM(i)        3
+#define SOC_SPI_MAX_CS_NUM              3
 
 #define SOC_SPI_MAXIMUM_BUFFER_SIZE     64
 #define SOC_SPI_MAX_PRE_DIVIDER         8192
diff --git a/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in b/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in
index 7b77c5c8f2..80c2af11eb 100644
--- a/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in
@@ -335,6 +335,10 @@ config SOC_SPI_PERIPH_NUM
     int
     default 2
 
+config SOC_SPI_MAX_CS_NUM
+    int
+    default 6
+
 config SOC_SPI_MAXIMUM_BUFFER_SIZE
     int
     default 64
diff --git a/components/soc/esp32c2/include/soc/soc_caps.h b/components/soc/esp32c2/include/soc/soc_caps.h
index 4435032c43..fba25509fd 100644
--- a/components/soc/esp32c2/include/soc/soc_caps.h
+++ b/components/soc/esp32c2/include/soc/soc_caps.h
@@ -179,6 +179,7 @@
 /*-------------------------- SPI CAPS ----------------------------------------*/
 #define SOC_SPI_PERIPH_NUM          2
 #define SOC_SPI_PERIPH_CS_NUM(i)    6
+#define SOC_SPI_MAX_CS_NUM          6
 
 #define SOC_SPI_MAXIMUM_BUFFER_SIZE     64
 
diff --git a/components/soc/esp32c2/spi_periph.c b/components/soc/esp32c2/spi_periph.c
index 0ac8169ea8..ce1c5c9af9 100644
--- a/components/soc/esp32c2/spi_periph.c
+++ b/components/soc/esp32c2/spi_periph.c
@@ -46,7 +46,7 @@ const spi_signal_conn_t spi_periph_signal[SOC_SPI_PERIPH_NUM] = {
         .spiq_in = FSPIQ_IN_IDX,
         .spiwp_in = FSPIWP_IN_IDX,
         .spihd_in = FSPIHD_IN_IDX,
-        .spics_out = {FSPICS0_OUT_IDX, FSPICS1_OUT_IDX, FSPICS2_OUT_IDX},
+        .spics_out = {FSPICS0_OUT_IDX, FSPICS1_OUT_IDX, FSPICS2_OUT_IDX, FSPICS3_OUT_IDX, FSPICS4_OUT_IDX, FSPICS5_OUT_IDX},
         .spics_in = FSPICS0_IN_IDX,
         .spiclk_iomux_pin = SPI2_IOMUX_PIN_NUM_CLK,
         .spid_iomux_pin = SPI2_IOMUX_PIN_NUM_MOSI,
diff --git a/components/soc/esp32c3/include/soc/Kconfig.soc_caps.in b/components/soc/esp32c3/include/soc/Kconfig.soc_caps.in
index 8a7a123ccf..9396c57eeb 100644
--- a/components/soc/esp32c3/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32c3/include/soc/Kconfig.soc_caps.in
@@ -539,6 +539,10 @@ config SOC_SPI_PERIPH_NUM
     int
     default 2
 
+config SOC_SPI_MAX_CS_NUM
+    int
+    default 6
+
 config SOC_SPI_MAXIMUM_BUFFER_SIZE
     int
     default 64
diff --git a/components/soc/esp32c3/include/soc/soc_caps.h b/components/soc/esp32c3/include/soc/soc_caps.h
index df5d6d5dfc..1f0da5868f 100644
--- a/components/soc/esp32c3/include/soc/soc_caps.h
+++ b/components/soc/esp32c3/include/soc/soc_caps.h
@@ -260,6 +260,7 @@
 /*-------------------------- SPI CAPS ----------------------------------------*/
 #define SOC_SPI_PERIPH_NUM          2
 #define SOC_SPI_PERIPH_CS_NUM(i)    6
+#define SOC_SPI_MAX_CS_NUM          6
 
 #define SOC_SPI_MAXIMUM_BUFFER_SIZE     64
 
diff --git a/components/soc/esp32c3/spi_periph.c b/components/soc/esp32c3/spi_periph.c
index a7c656288b..ce1c5c9af9 100644
--- a/components/soc/esp32c3/spi_periph.c
+++ b/components/soc/esp32c3/spi_periph.c
@@ -1,16 +1,8 @@
-// Copyright 2020 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2020-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 #include "soc/spi_periph.h"
 #include "stddef.h"
@@ -54,7 +46,7 @@ const spi_signal_conn_t spi_periph_signal[SOC_SPI_PERIPH_NUM] = {
         .spiq_in = FSPIQ_IN_IDX,
         .spiwp_in = FSPIWP_IN_IDX,
         .spihd_in = FSPIHD_IN_IDX,
-        .spics_out = {FSPICS0_OUT_IDX, FSPICS1_OUT_IDX, FSPICS2_OUT_IDX},
+        .spics_out = {FSPICS0_OUT_IDX, FSPICS1_OUT_IDX, FSPICS2_OUT_IDX, FSPICS3_OUT_IDX, FSPICS4_OUT_IDX, FSPICS5_OUT_IDX},
         .spics_in = FSPICS0_IN_IDX,
         .spiclk_iomux_pin = SPI2_IOMUX_PIN_NUM_CLK,
         .spid_iomux_pin = SPI2_IOMUX_PIN_NUM_MOSI,
diff --git a/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in b/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in
index b195751b16..00ba06cf98 100644
--- a/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in
@@ -511,6 +511,10 @@ config SOC_SPI_PERIPH_NUM
     int
     default 2
 
+config SOC_SPI_MAX_CS_NUM
+    int
+    default 6
+
 config SOC_SPI_MAXIMUM_BUFFER_SIZE
     int
     default 64
diff --git a/components/soc/esp32h2/include/soc/soc_caps.h b/components/soc/esp32h2/include/soc/soc_caps.h
index 063250f511..41348c93f8 100644
--- a/components/soc/esp32h2/include/soc/soc_caps.h
+++ b/components/soc/esp32h2/include/soc/soc_caps.h
@@ -263,6 +263,7 @@
 /*-------------------------- SPI CAPS ----------------------------------------*/
 #define SOC_SPI_PERIPH_NUM          2
 #define SOC_SPI_PERIPH_CS_NUM(i)    6
+#define SOC_SPI_MAX_CS_NUM          6
 
 #define SOC_SPI_MAXIMUM_BUFFER_SIZE     64
 
diff --git a/components/soc/esp32h2/spi_periph.c b/components/soc/esp32h2/spi_periph.c
index a7c656288b..ce1c5c9af9 100644
--- a/components/soc/esp32h2/spi_periph.c
+++ b/components/soc/esp32h2/spi_periph.c
@@ -1,16 +1,8 @@
-// Copyright 2020 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2020-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 #include "soc/spi_periph.h"
 #include "stddef.h"
@@ -54,7 +46,7 @@ const spi_signal_conn_t spi_periph_signal[SOC_SPI_PERIPH_NUM] = {
         .spiq_in = FSPIQ_IN_IDX,
         .spiwp_in = FSPIWP_IN_IDX,
         .spihd_in = FSPIHD_IN_IDX,
-        .spics_out = {FSPICS0_OUT_IDX, FSPICS1_OUT_IDX, FSPICS2_OUT_IDX},
+        .spics_out = {FSPICS0_OUT_IDX, FSPICS1_OUT_IDX, FSPICS2_OUT_IDX, FSPICS3_OUT_IDX, FSPICS4_OUT_IDX, FSPICS5_OUT_IDX},
         .spics_in = FSPICS0_IN_IDX,
         .spiclk_iomux_pin = SPI2_IOMUX_PIN_NUM_CLK,
         .spid_iomux_pin = SPI2_IOMUX_PIN_NUM_MOSI,
diff --git a/components/soc/esp32s2/include/soc/Kconfig.soc_caps.in b/components/soc/esp32s2/include/soc/Kconfig.soc_caps.in
index bddac7ec46..8c3ae2209f 100644
--- a/components/soc/esp32s2/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32s2/include/soc/Kconfig.soc_caps.in
@@ -567,6 +567,10 @@ config SOC_SPI_DMA_CHAN_NUM
     int
     default 3
 
+config SOC_SPI_MAX_CS_NUM
+    int
+    default 6
+
 config SOC_SPI_MAXIMUM_BUFFER_SIZE
     int
     default 72
diff --git a/components/soc/esp32s2/include/soc/soc_caps.h b/components/soc/esp32s2/include/soc/soc_caps.h
index 0c9a2e7d8b..f9aeb82b25 100644
--- a/components/soc/esp32s2/include/soc/soc_caps.h
+++ b/components/soc/esp32s2/include/soc/soc_caps.h
@@ -253,6 +253,7 @@
 #define SOC_SPI_PERIPH_NUM                  3
 #define SOC_SPI_DMA_CHAN_NUM                3
 #define SOC_SPI_PERIPH_CS_NUM(i)            (((i)==0)? 2: (((i)==1)? 6: 3))
+#define SOC_SPI_MAX_CS_NUM                  6
 
 #define SOC_SPI_MAXIMUM_BUFFER_SIZE         72
 #define SOC_SPI_MAX_PRE_DIVIDER             8192
diff --git a/components/soc/esp32s2/spi_periph.c b/components/soc/esp32s2/spi_periph.c
index 8e4373bf5f..a897f40c8d 100644
--- a/components/soc/esp32s2/spi_periph.c
+++ b/components/soc/esp32s2/spi_periph.c
@@ -1,16 +1,8 @@
-// Copyright 2015-2019 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 #include "soc/spi_periph.h"
 #include "stddef.h"
@@ -62,7 +54,7 @@ const spi_signal_conn_t spi_periph_signal[SOC_SPI_PERIPH_NUM] = {
         .spid5_in = FSPIIO5_IN_IDX,
         .spid6_in = FSPIIO6_IN_IDX,
         .spid7_in = FSPIIO7_IN_IDX,
-        .spics_out = {FSPICS0_OUT_IDX, FSPICS1_OUT_IDX, FSPICS2_OUT_IDX},
+        .spics_out = {FSPICS0_OUT_IDX, FSPICS1_OUT_IDX, FSPICS2_OUT_IDX, FSPICS3_OUT_IDX, FSPICS4_OUT_IDX, FSPICS5_OUT_IDX},
         .spics_in = FSPICS0_IN_IDX,
         .spiclk_iomux_pin = FSPI_IOMUX_PIN_NUM_CLK,
         .spid_iomux_pin = FSPI_IOMUX_PIN_NUM_MOSI,
diff --git a/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in b/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
index ad284aa329..19393ea150 100644
--- a/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
@@ -647,6 +647,10 @@ config SOC_SPI_PERIPH_NUM
     int
     default 3
 
+config SOC_SPI_MAX_CS_NUM
+    int
+    default 6
+
 config SOC_SPI_MAXIMUM_BUFFER_SIZE
     int
     default 64
diff --git a/components/soc/esp32s3/include/soc/soc_caps.h b/components/soc/esp32s3/include/soc/soc_caps.h
index 30979008f0..ab37e47a09 100644
--- a/components/soc/esp32s3/include/soc/soc_caps.h
+++ b/components/soc/esp32s3/include/soc/soc_caps.h
@@ -266,7 +266,8 @@
 
 /*-------------------------- SPI CAPS ----------------------------------------*/
 #define SOC_SPI_PERIPH_NUM                  3
-#define SOC_SPI_PERIPH_CS_NUM(i)            3
+#define SOC_SPI_PERIPH_CS_NUM(i)            (((i)==0)? 2: (((i)==1)? 6: 3))
+#define SOC_SPI_MAX_CS_NUM                  6
 #define SOC_SPI_MAXIMUM_BUFFER_SIZE         64
 #define SOC_SPI_SUPPORT_DDRCLK              1
 #define SOC_SPI_SLAVE_SUPPORT_SEG_TRANS     1
diff --git a/components/soc/esp32s3/spi_periph.c b/components/soc/esp32s3/spi_periph.c
index f0c4dcd38e..fb7417ba6d 100644
--- a/components/soc/esp32s3/spi_periph.c
+++ b/components/soc/esp32s3/spi_periph.c
@@ -1,16 +1,8 @@
-// Copyright 2015-2020 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 #include "soc/spi_periph.h"
 #include "stddef.h"
@@ -62,7 +54,7 @@ const spi_signal_conn_t spi_periph_signal[SOC_SPI_PERIPH_NUM] = {
         .spid5_in = FSPIIO5_IN_IDX,
         .spid6_in = FSPIIO6_IN_IDX,
         .spid7_in = FSPIIO7_IN_IDX,
-        .spics_out = {FSPICS0_OUT_IDX, FSPICS1_OUT_IDX, FSPICS2_OUT_IDX},
+        .spics_out = {FSPICS0_OUT_IDX, FSPICS1_OUT_IDX, FSPICS2_OUT_IDX, FSPICS3_OUT_IDX, FSPICS4_OUT_IDX, FSPICS5_OUT_IDX},
         .spics_in = FSPICS0_IN_IDX,
         .spiclk_iomux_pin = SPI2_IOMUX_PIN_NUM_CLK,
         .spid_iomux_pin = SPI2_IOMUX_PIN_NUM_MOSI,
diff --git a/components/soc/include/soc/spi_periph.h b/components/soc/include/soc/spi_periph.h
index 5f91beb605..f127fa2687 100644
--- a/components/soc/include/soc/spi_periph.h
+++ b/components/soc/include/soc/spi_periph.h
@@ -60,7 +60,7 @@ typedef struct {
     const uint8_t spid6_in;
     const uint8_t spid7_in;
 #endif // SOC_SPI_SUPPORT_OCT
-    const uint8_t spics_out[3];     // /CS GPIO output mux signals
+    const uint8_t spics_out[SOC_SPI_MAX_CS_NUM];     // /CS GPIO output mux signals
     const uint8_t spics_in;
     const uint8_t spidqs_out;
     const uint8_t spicd_out;
diff --git a/tools/ci/check_copyright_ignore.txt b/tools/ci/check_copyright_ignore.txt
index ddae9105ce..c1293ec40e 100644
--- a/tools/ci/check_copyright_ignore.txt
+++ b/tools/ci/check_copyright_ignore.txt
@@ -1038,7 +1038,6 @@ components/soc/esp32c3/include/soc/usb_serial_jtag_struct.h
 components/soc/esp32c3/include/soc/wdev_reg.h
 components/soc/esp32c3/interrupts.c
 components/soc/esp32c3/ledc_periph.c
-components/soc/esp32c3/spi_periph.c
 components/soc/esp32c3/uart_periph.c
 components/soc/esp32h2/i2c_periph.c
 components/soc/esp32h2/include/soc/apb_ctrl_reg.h
@@ -1076,7 +1075,6 @@ components/soc/esp32h2/include/soc/usb_serial_jtag_reg.h
 components/soc/esp32h2/include/soc/usb_serial_jtag_struct.h
 components/soc/esp32h2/include/soc/wdev_reg.h
 components/soc/esp32h2/ledc_periph.c
-components/soc/esp32h2/spi_periph.c
 components/soc/esp32h2/uart_periph.c
 components/soc/esp32s2/adc_periph.c
 components/soc/esp32s2/dac_periph.c
@@ -1132,7 +1130,6 @@ components/soc/esp32s2/include/soc/usb_wrap_struct.h
 components/soc/esp32s2/include/soc/usbh_struct.h
 components/soc/esp32s2/include/soc/wdev_reg.h
 components/soc/esp32s2/ledc_periph.c
-components/soc/esp32s2/spi_periph.c
 components/soc/esp32s2/uart_periph.c
 components/soc/esp32s2/usb_periph.c
 components/soc/esp32s3/dedic_gpio_periph.c
@@ -1216,7 +1213,6 @@ components/soc/esp32s3/include/soc/wdev_reg.h
 components/soc/esp32s3/ledc_periph.c
 components/soc/esp32s3/sdio_slave_periph.c
 components/soc/esp32s3/sdmmc_periph.c
-components/soc/esp32s3/spi_periph.c
 components/soc/esp32s3/uart_periph.c
 components/soc/esp32s3/usb_periph.c
 components/soc/include/soc/dac_periph.h

From 4aaf02b093cea04563379afbeb2fef8d1605e886 Mon Sep 17 00:00:00 2001
From: Mahavir Jain <mahavir@espressif.com>
Date: Fri, 2 Sep 2022 16:53:45 +0530
Subject: [PATCH 345/665] bootloader_support: fix stringop-overflow warning
 with `PERF` compiler optimization

This commit fixes build issue because of function `bootloader_common_reset_rtc_retain_mem`
getting inlined with compiler optimization level set to `PERF` (-O2).

Build failure log:
-----------------

In function 'bootloader_common_reset_rtc_retain_mem',
    inlined from 'bootloader_common_update_rtc_retain_mem' at /h/esp-idf/components/bootloader_support/src/bootloader_common_loader.c:183:13:
/h/esp-idf/components/bootloader_support/src/bootloader_common_loader.c:159:5: error: 'memset' writing 16 bytes into a region of size 0 overflows the destination [-Werror=stringop-overflow=]
  159 |     memset(rtc_retain_mem, 0, sizeof(rtc_retain_mem_t));
      |     ^~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
---
 components/bootloader_support/src/bootloader_common_loader.c    | 2 +-
 .../system/bootloader_sections/sdkconfig.ci.rtc_retain          | 1 +
 2 files changed, 2 insertions(+), 1 deletion(-)

diff --git a/components/bootloader_support/src/bootloader_common_loader.c b/components/bootloader_support/src/bootloader_common_loader.c
index 12c643f4ba..53f43bd694 100644
--- a/components/bootloader_support/src/bootloader_common_loader.c
+++ b/components/bootloader_support/src/bootloader_common_loader.c
@@ -151,7 +151,7 @@ static void update_rtc_retain_mem_crc(void)
     rtc_retain_mem->crc = esp_rom_crc32_le(UINT32_MAX, (uint8_t*)rtc_retain_mem, rtc_retain_mem_size());
 }
 
-void bootloader_common_reset_rtc_retain_mem(void)
+NOINLINE_ATTR void bootloader_common_reset_rtc_retain_mem(void)
 {
     #pragma GCC diagnostic push
     #pragma GCC diagnostic ignored "-Wstringop-overflow"
diff --git a/tools/test_apps/system/bootloader_sections/sdkconfig.ci.rtc_retain b/tools/test_apps/system/bootloader_sections/sdkconfig.ci.rtc_retain
index 3ba7ab36b7..5476981755 100644
--- a/tools/test_apps/system/bootloader_sections/sdkconfig.ci.rtc_retain
+++ b/tools/test_apps/system/bootloader_sections/sdkconfig.ci.rtc_retain
@@ -1 +1,2 @@
 CONFIG_BOOTLOADER_SKIP_VALIDATE_IN_DEEP_SLEEP=y
+CONFIG_COMPILER_OPTIMIZATION_PERF=y

From 4fde033a5fbf3edeaaf108d5d105db0c5e15fe50 Mon Sep 17 00:00:00 2001
From: Sudeep Mohanty <sudeep.mohanty@espressif.com>
Date: Tue, 9 Aug 2022 15:46:14 +0200
Subject: [PATCH 346/665] ulp: Added support for RTC I2C driver for ULP RISC-V
 on esp32s2 and esp32s3

This commit adds support for using the RTC I2C peripheral on the ULP
RISC-V core for esp32s2 and esp32s3. It also adds an example to demonstrate the
usage of the RTC I2C peripheral.

This commit also modifies the rtc_i2c register structure files to enable
the use of bitfields in the ULP RISC-V RTC I2C driver.
---
 .../soc/esp32c3/include/soc/rtc_i2c_struct.h  |   6 +-
 .../soc/esp32s2/include/soc/rtc_i2c_struct.h  |   8 +-
 .../soc/esp32s2/ld/esp32s2.peripherals.ld     |   1 +
 .../soc/esp32s3/include/soc/rtc_i2c_struct.h  | 315 +------------
 .../soc/esp32s3/ld/esp32s3.peripherals.ld     |   1 +
 components/ulp/CMakeLists.txt                 |   3 +-
 components/ulp/cmake/CMakeLists.txt           |   1 +
 components/ulp/ld/esp32s2.peripherals.ld      |   1 +
 components/ulp/ld/esp32s3.peripherals.ld      |   1 +
 .../ulp/ulp_riscv/include/ulp_riscv_i2c.h     |  99 ++++
 .../ulp_core/include/ulp_riscv_i2c_ulp_core.h |  52 +++
 .../ulp/ulp_riscv/ulp_core/ulp_riscv_i2c.c    | 225 +++++++++
 components/ulp/ulp_riscv/ulp_riscv_i2c.c      | 441 ++++++++++++++++++
 examples/system/.build-test-rules.yml         |   4 +
 examples/system/ulp_riscv/i2c/CMakeLists.txt  |   6 +
 examples/system/ulp_riscv/i2c/README.md       |  76 +++
 .../system/ulp_riscv/i2c/main/CMakeLists.txt  |  25 +
 .../system/ulp_riscv/i2c/main/bmp180_defs.h   | 110 +++++
 examples/system/ulp_riscv/i2c/main/ulp/main.c | 126 +++++
 .../i2c/main/ulp_riscv_rtc_i2c_example_main.c | 351 ++++++++++++++
 .../system/ulp_riscv/i2c/sdkconfig.defaults   |   9 +
 21 files changed, 1559 insertions(+), 302 deletions(-)
 create mode 100644 components/ulp/ulp_riscv/include/ulp_riscv_i2c.h
 create mode 100644 components/ulp/ulp_riscv/ulp_core/include/ulp_riscv_i2c_ulp_core.h
 create mode 100644 components/ulp/ulp_riscv/ulp_core/ulp_riscv_i2c.c
 create mode 100644 components/ulp/ulp_riscv/ulp_riscv_i2c.c
 create mode 100644 examples/system/ulp_riscv/i2c/CMakeLists.txt
 create mode 100644 examples/system/ulp_riscv/i2c/README.md
 create mode 100644 examples/system/ulp_riscv/i2c/main/CMakeLists.txt
 create mode 100644 examples/system/ulp_riscv/i2c/main/bmp180_defs.h
 create mode 100644 examples/system/ulp_riscv/i2c/main/ulp/main.c
 create mode 100644 examples/system/ulp_riscv/i2c/main/ulp_riscv_rtc_i2c_example_main.c
 create mode 100644 examples/system/ulp_riscv/i2c/sdkconfig.defaults

diff --git a/components/soc/esp32c3/include/soc/rtc_i2c_struct.h b/components/soc/esp32c3/include/soc/rtc_i2c_struct.h
index 2f41b0f10f..6bac0548ee 100644
--- a/components/soc/esp32c3/include/soc/rtc_i2c_struct.h
+++ b/components/soc/esp32c3/include/soc/rtc_i2c_struct.h
@@ -165,7 +165,11 @@ typedef volatile struct rtc_i2c_dev_s {
     } fifo_data;
     union {
         struct {
-            uint32_t command0:     14;              /*command0*/
+            uint32_t byte_num:      8;
+            uint32_t ack_en:        1;
+            uint32_t ack_exp:       1;
+            uint32_t ack_val:       1;
+            uint32_t op_code:       3;
             uint32_t reserved14:   17;
             uint32_t done:          1;              /*command0_done*/
         };
diff --git a/components/soc/esp32s2/include/soc/rtc_i2c_struct.h b/components/soc/esp32s2/include/soc/rtc_i2c_struct.h
index 5831bd5ca2..edec99145e 100644
--- a/components/soc/esp32s2/include/soc/rtc_i2c_struct.h
+++ b/components/soc/esp32s2/include/soc/rtc_i2c_struct.h
@@ -166,9 +166,13 @@ typedef volatile struct rtc_i2c_dev_s {
     } fifo_data;
     union {
         struct {
-            uint32_t command0:     14;              /*command0*/
+            uint32_t byte_num:      8;
+            uint32_t ack_en:        1;
+            uint32_t ack_exp:       1;
+            uint32_t ack_val:       1;
+            uint32_t op_code:       3;
             uint32_t reserved14:   17;
-            uint32_t done:          1;              /*command0_done*/
+            uint32_t done:  1;
         };
         uint32_t val;
     } command[16];
diff --git a/components/soc/esp32s2/ld/esp32s2.peripherals.ld b/components/soc/esp32s2/ld/esp32s2.peripherals.ld
index b19649d18a..52ee92b278 100644
--- a/components/soc/esp32s2/ld/esp32s2.peripherals.ld
+++ b/components/soc/esp32s2/ld/esp32s2.peripherals.ld
@@ -11,6 +11,7 @@ PROVIDE ( SDM = 0x3f404f00 );
 PROVIDE ( RTCCNTL = 0x3f408000 );
 PROVIDE ( RTCIO = 0x3f408400 );
 PROVIDE ( SENS = 0x3f408800 );
+PROVIDE ( RTC_I2C = 0x3f408C00 );
 PROVIDE ( HINF = 0x3f40B000 );
 PROVIDE ( I2S0 = 0x3f40F000 );
 PROVIDE ( UART1 = 0x3f410000 );
diff --git a/components/soc/esp32s3/include/soc/rtc_i2c_struct.h b/components/soc/esp32s3/include/soc/rtc_i2c_struct.h
index 8641683f16..2bac2fa580 100644
--- a/components/soc/esp32s3/include/soc/rtc_i2c_struct.h
+++ b/components/soc/esp32s3/include/soc/rtc_i2c_struct.h
@@ -190,294 +190,27 @@ typedef union {
     uint32_t val;
 } rtc_i2c_data_reg_t;
 
-/** Type of i2c_cmd0 register
- *  i2c commond0 register
+/** Type of i2c_cmd register
+ *  i2c command register
  */
 typedef union {
     struct {
-        /** i2c_command0 : R/W; bitpos: [13:0]; default: 2307;
-         *  command0
+        /** i2c_command : R/W; bitpos: [13:0]; default: 2307;
+         *  command
          */
-        uint32_t i2c_command0:14;
-        uint32_t reserved_14:17;
-        /** i2c_command0_done : RO; bitpos: [31]; default: 0;
+        uint32_t i2c_byte_num:8;
+        uint32_t i2c_ack_en:1;
+        uint32_t i2c_ack_exp:1;
+        uint32_t i2c_ack_val:1;
+        uint32_t i2c_op_code:3;
+        uint32_t reserved14:17;
+        /** i2c_command_done : RO; bitpos: [31]; default: 0;
          *  command0_done
          */
-        uint32_t i2c_command0_done:1;
+        uint32_t i2c_command_done:1;
     };
     uint32_t val;
-} rtc_i2c_cmd0_reg_t;
-
-/** Type of i2c_cmd1 register
- *  i2c commond1 register
- */
-typedef union {
-    struct {
-        /** i2c_command1 : R/W; bitpos: [13:0]; default: 6401;
-         *  command1
-         */
-        uint32_t i2c_command1:14;
-        uint32_t reserved_14:17;
-        /** i2c_command1_done : RO; bitpos: [31]; default: 0;
-         *  command1_done
-         */
-        uint32_t i2c_command1_done:1;
-    };
-    uint32_t val;
-} rtc_i2c_cmd1_reg_t;
-
-/** Type of i2c_cmd2 register
- *  i2c commond2 register
- */
-typedef union {
-    struct {
-        /** i2c_command2 : R/W; bitpos: [13:0]; default: 2306;
-         *  command2
-         */
-        uint32_t i2c_command2:14;
-        uint32_t reserved_14:17;
-        /** i2c_command2_done : RO; bitpos: [31]; default: 0;
-         *  command2_done
-         */
-        uint32_t i2c_command2_done:1;
-    };
-    uint32_t val;
-} rtc_i2c_cmd2_reg_t;
-
-/** Type of i2c_cmd3 register
- *  i2c commond3 register
- */
-typedef union {
-    struct {
-        /** i2c_command3 : R/W; bitpos: [13:0]; default: 257;
-         *  command3
-         */
-        uint32_t i2c_command3:14;
-        uint32_t reserved_14:17;
-        /** i2c_command3_done : RO; bitpos: [31]; default: 0;
-         *  command3_done
-         */
-        uint32_t i2c_command3_done:1;
-    };
-    uint32_t val;
-} rtc_i2c_cmd3_reg_t;
-
-/** Type of i2c_cmd4 register
- *  i2c commond4 register
- */
-typedef union {
-    struct {
-        /** i2c_command4 : R/W; bitpos: [13:0]; default: 2305;
-         *  command4
-         */
-        uint32_t i2c_command4:14;
-        uint32_t reserved_14:17;
-        /** i2c_command4_done : RO; bitpos: [31]; default: 0;
-         *  command4_done
-         */
-        uint32_t i2c_command4_done:1;
-    };
-    uint32_t val;
-} rtc_i2c_cmd4_reg_t;
-
-/** Type of i2c_cmd5 register
- *  i2c commond5_register
- */
-typedef union {
-    struct {
-        /** i2c_command5 : R/W; bitpos: [13:0]; default: 5889;
-         *  command5
-         */
-        uint32_t i2c_command5:14;
-        uint32_t reserved_14:17;
-        /** i2c_command5_done : RO; bitpos: [31]; default: 0;
-         *  command5_done
-         */
-        uint32_t i2c_command5_done:1;
-    };
-    uint32_t val;
-} rtc_i2c_cmd5_reg_t;
-
-/** Type of i2c_cmd6 register
- *  i2c commond6 register
- */
-typedef union {
-    struct {
-        /** i2c_command6 : R/W; bitpos: [13:0]; default: 6401;
-         *  command6
-         */
-        uint32_t i2c_command6:14;
-        uint32_t reserved_14:17;
-        /** i2c_command6_done : RO; bitpos: [31]; default: 0;
-         *  command6_done
-         */
-        uint32_t i2c_command6_done:1;
-    };
-    uint32_t val;
-} rtc_i2c_cmd6_reg_t;
-
-/** Type of i2c_cmd7 register
- *  i2c commond7 register
- */
-typedef union {
-    struct {
-        /** i2c_command7 : R/W; bitpos: [13:0]; default: 2308;
-         *  command7
-         */
-        uint32_t i2c_command7:14;
-        uint32_t reserved_14:17;
-        /** i2c_command7_done : RO; bitpos: [31]; default: 0;
-         *  command7_done
-         */
-        uint32_t i2c_command7_done:1;
-    };
-    uint32_t val;
-} rtc_i2c_cmd7_reg_t;
-
-/** Type of i2c_cmd8 register
- *  i2c commond8 register
- */
-typedef union {
-    struct {
-        /** i2c_command8 : R/W; bitpos: [13:0]; default: 6401;
-         *  command8
-         */
-        uint32_t i2c_command8:14;
-        uint32_t reserved_14:17;
-        /** i2c_command8_done : RO; bitpos: [31]; default: 0;
-         *  command8_done
-         */
-        uint32_t i2c_command8_done:1;
-    };
-    uint32_t val;
-} rtc_i2c_cmd8_reg_t;
-
-/** Type of i2c_cmd9 register
- *  i2c commond9 register
- */
-typedef union {
-    struct {
-        /** i2c_command9 : R/W; bitpos: [13:0]; default: 2307;
-         *  command9
-         */
-        uint32_t i2c_command9:14;
-        uint32_t reserved_14:17;
-        /** i2c_command9_done : RO; bitpos: [31]; default: 0;
-         *  command9_done
-         */
-        uint32_t i2c_command9_done:1;
-    };
-    uint32_t val;
-} rtc_i2c_cmd9_reg_t;
-
-/** Type of i2c_cmd10 register
- *  i2c commond10 register
- */
-typedef union {
-    struct {
-        /** i2c_command10 : R/W; bitpos: [13:0]; default: 257;
-         *  command10
-         */
-        uint32_t i2c_command10:14;
-        uint32_t reserved_14:17;
-        /** i2c_command10_done : RO; bitpos: [31]; default: 0;
-         *  command10_done
-         */
-        uint32_t i2c_command10_done:1;
-    };
-    uint32_t val;
-} rtc_i2c_cmd10_reg_t;
-
-/** Type of i2c_cmd11 register
- *  i2c commond11 register
- */
-typedef union {
-    struct {
-        /** i2c_command11 : R/W; bitpos: [13:0]; default: 2305;
-         *  command11
-         */
-        uint32_t i2c_command11:14;
-        uint32_t reserved_14:17;
-        /** i2c_command11_done : RO; bitpos: [31]; default: 0;
-         *  command11_done
-         */
-        uint32_t i2c_command11_done:1;
-    };
-    uint32_t val;
-} rtc_i2c_cmd11_reg_t;
-
-/** Type of i2c_cmd12 register
- *  i2c commond12 register
- */
-typedef union {
-    struct {
-        /** i2c_command12 : R/W; bitpos: [13:0]; default: 5889;
-         *  command12
-         */
-        uint32_t i2c_command12:14;
-        uint32_t reserved_14:17;
-        /** i2c_command12_done : RO; bitpos: [31]; default: 0;
-         *  command12_done
-         */
-        uint32_t i2c_command12_done:1;
-    };
-    uint32_t val;
-} rtc_i2c_cmd12_reg_t;
-
-/** Type of i2c_cmd13 register
- *  i2c commond13 register
- */
-typedef union {
-    struct {
-        /** i2c_command13 : R/W; bitpos: [13:0]; default: 6401;
-         *  command13
-         */
-        uint32_t i2c_command13:14;
-        uint32_t reserved_14:17;
-        /** i2c_command13_done : RO; bitpos: [31]; default: 0;
-         *  command13_done
-         */
-        uint32_t i2c_command13_done:1;
-    };
-    uint32_t val;
-} rtc_i2c_cmd13_reg_t;
-
-/** Type of i2c_cmd14 register
- *  i2c commond14 register
- */
-typedef union {
-    struct {
-        /** i2c_command14 : R/W; bitpos: [13:0]; default: 0;
-         *  command14
-         */
-        uint32_t i2c_command14:14;
-        uint32_t reserved_14:17;
-        /** i2c_command14_done : RO; bitpos: [31]; default: 0;
-         *  command14_done
-         */
-        uint32_t i2c_command14_done:1;
-    };
-    uint32_t val;
-} rtc_i2c_cmd14_reg_t;
-
-/** Type of i2c_cmd15 register
- *  i2c commond15 register
- */
-typedef union {
-    struct {
-        /** i2c_command15 : R/W; bitpos: [13:0]; default: 0;
-         *  command15
-         */
-        uint32_t i2c_command15:14;
-        uint32_t reserved_14:17;
-        /** i2c_command15_done : RO; bitpos: [31]; default: 0;
-         *  command15_done
-         */
-        uint32_t i2c_command15_done:1;
-    };
-    uint32_t val;
-} rtc_i2c_cmd15_reg_t;
-
+} rtc_i2c_cmd_reg_t;
 
 /** Group: status register */
 /** Type of i2c_status register
@@ -750,29 +483,15 @@ typedef struct {
     volatile rtc_i2c_int_st_reg_t i2c_int_st;
     volatile rtc_i2c_int_ena_reg_t i2c_int_ena;
     volatile rtc_i2c_data_reg_t i2c_data;
-    volatile rtc_i2c_cmd0_reg_t i2c_cmd0;
-    volatile rtc_i2c_cmd1_reg_t i2c_cmd1;
-    volatile rtc_i2c_cmd2_reg_t i2c_cmd2;
-    volatile rtc_i2c_cmd3_reg_t i2c_cmd3;
-    volatile rtc_i2c_cmd4_reg_t i2c_cmd4;
-    volatile rtc_i2c_cmd5_reg_t i2c_cmd5;
-    volatile rtc_i2c_cmd6_reg_t i2c_cmd6;
-    volatile rtc_i2c_cmd7_reg_t i2c_cmd7;
-    volatile rtc_i2c_cmd8_reg_t i2c_cmd8;
-    volatile rtc_i2c_cmd9_reg_t i2c_cmd9;
-    volatile rtc_i2c_cmd10_reg_t i2c_cmd10;
-    volatile rtc_i2c_cmd11_reg_t i2c_cmd11;
-    volatile rtc_i2c_cmd12_reg_t i2c_cmd12;
-    volatile rtc_i2c_cmd13_reg_t i2c_cmd13;
-    volatile rtc_i2c_cmd14_reg_t i2c_cmd14;
-    volatile rtc_i2c_cmd15_reg_t i2c_cmd15;
+    volatile rtc_i2c_cmd_reg_t i2c_cmd[16];
     uint32_t reserved_078[33];
     volatile rtc_i2c_date_reg_t i2c_date;
-} rtc_dev_t;
+} rtc_i2c_dev_t;
+extern rtc_i2c_dev_t RTC_I2C;
 
 
 #ifndef __cplusplus
-_Static_assert(sizeof(rtc_dev_t) == 0x100, "Invalid size of rtc_dev_t structure");
+_Static_assert(sizeof(rtc_i2c_dev_t) == 0x100, "Invalid size of rtc_i2c_dev_t structure");
 #endif
 
 #ifdef __cplusplus
diff --git a/components/soc/esp32s3/ld/esp32s3.peripherals.ld b/components/soc/esp32s3/ld/esp32s3.peripherals.ld
index 66ed5c0387..2eb4198691 100644
--- a/components/soc/esp32s3/ld/esp32s3.peripherals.ld
+++ b/components/soc/esp32s3/ld/esp32s3.peripherals.ld
@@ -12,6 +12,7 @@ PROVIDE ( EFUSE = 0x60007000 );
 PROVIDE ( RTCCNTL = 0x60008000 );
 PROVIDE ( RTCIO = 0x60008400 );
 PROVIDE ( SENS = 0x60008800 );
+PROVIDE ( RTC_I2C = 0x60008C00 );
 PROVIDE ( HINF = 0x6000B000 );
 PROVIDE ( I2S0 = 0x6000F000 );
 PROVIDE ( I2S1 = 0x6002D000 );
diff --git a/components/ulp/CMakeLists.txt b/components/ulp/CMakeLists.txt
index 3e5c1f71e1..b93c9b3a4f 100644
--- a/components/ulp/CMakeLists.txt
+++ b/components/ulp/CMakeLists.txt
@@ -25,7 +25,8 @@ if(CONFIG_SOC_ULP_SUPPORTED OR CONFIG_SOC_RISCV_COPROC_SUPPORTED)
         list(APPEND srcs
             "ulp_riscv/ulp_riscv.c"
             "ulp_riscv/ulp_riscv_lock.c"
-            "ulp_riscv/ulp_riscv_adc.c")
+            "ulp_riscv/ulp_riscv_adc.c"
+            "ulp_riscv/ulp_riscv_i2c.c")
 
         list(APPEND includes
             ulp_riscv/include
diff --git a/components/ulp/cmake/CMakeLists.txt b/components/ulp/cmake/CMakeLists.txt
index 8b39a30126..4d4f530dd0 100644
--- a/components/ulp/cmake/CMakeLists.txt
+++ b/components/ulp/cmake/CMakeLists.txt
@@ -76,6 +76,7 @@ if(ULP_COCPU_IS_RISCV)
         "${IDF_PATH}/components/ulp/ulp_riscv/ulp_core/ulp_riscv_lock.c"
         "${IDF_PATH}/components/ulp/ulp_riscv/ulp_core/ulp_riscv_uart.c"
         "${IDF_PATH}/components/ulp/ulp_riscv/ulp_core/ulp_riscv_print.c"
+        "${IDF_PATH}/components/ulp/ulp_riscv/ulp_core/ulp_riscv_i2c.c"
         "${IDF_PATH}/components/ulp/ulp_riscv/ulp_core/ulp_riscv_utils.c")
 
     target_link_options(${ULP_APP_NAME} PRIVATE "-nostartfiles")
diff --git a/components/ulp/ld/esp32s2.peripherals.ld b/components/ulp/ld/esp32s2.peripherals.ld
index 391b20c1c1..291467eb1a 100644
--- a/components/ulp/ld/esp32s2.peripherals.ld
+++ b/components/ulp/ld/esp32s2.peripherals.ld
@@ -7,3 +7,4 @@
 PROVIDE ( RTCCNTL = 0x8000 );
 PROVIDE ( RTCIO = 0xA400 );
 PROVIDE ( SENS = 0xC800 );
+PROVIDE ( RTC_I2C = 0x8C00 );
diff --git a/components/ulp/ld/esp32s3.peripherals.ld b/components/ulp/ld/esp32s3.peripherals.ld
index 391b20c1c1..5d0753e011 100644
--- a/components/ulp/ld/esp32s3.peripherals.ld
+++ b/components/ulp/ld/esp32s3.peripherals.ld
@@ -7,3 +7,4 @@
 PROVIDE ( RTCCNTL = 0x8000 );
 PROVIDE ( RTCIO = 0xA400 );
 PROVIDE ( SENS = 0xC800 );
+PROVIDE ( RTC_I2C = 0xEC00 );
diff --git a/components/ulp/ulp_riscv/include/ulp_riscv_i2c.h b/components/ulp/ulp_riscv/include/ulp_riscv_i2c.h
new file mode 100644
index 0000000000..d77d2c361b
--- /dev/null
+++ b/components/ulp/ulp_riscv/include/ulp_riscv_i2c.h
@@ -0,0 +1,99 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#include <stdint.h>
+#include <stdbool.h>
+#include "hal/gpio_types.h"
+#include "esp_err.h"
+
+typedef struct {
+    uint32_t sda_io_num;        // GPIO pin for SDA signal. Only GPIO#1 or GPIO#3 can be used as the SDA pin.
+    uint32_t scl_io_num;        // GPIO pin for SCL signal. Only GPIO#0 or GPIO#2 can be used as the SCL pin.
+    bool sda_pullup_en;         // SDA line enable internal pullup. Can be configured if external pullup is not used.
+    bool scl_pullup_en;         // SCL line enable internal pullup. Can be configured if external pullup is not used.
+} ulp_riscv_i2c_pin_cfg_t;
+
+typedef struct {
+    uint32_t scl_low_period;    // SCL low period
+    uint32_t scl_high_period;   // SCL high period
+    uint32_t sda_duty_period;   // Period between the SDA switch and the falling edge of SCL
+    uint32_t scl_start_period;  // Waiting time after the START condition
+    uint32_t scl_stop_period;   // Waiting time before the END condition
+    uint32_t i2c_trans_timeout; // I2C transaction timeout
+} ulp_riscv_i2c_timing_cfg_t;
+
+typedef struct {
+    ulp_riscv_i2c_pin_cfg_t i2c_pin_cfg;        // RTC I2C pin configuration
+    ulp_riscv_i2c_timing_cfg_t i2c_timing_cfg;  // RTC I2C timing configuration
+} ulp_riscv_i2c_cfg_t;
+
+/* Nominal default GPIO settings and timing parametes */
+#define ULP_RISCV_I2C_DEFAULT_CONFIG()          \
+    {                                           \
+        .i2c_pin_cfg.sda_io_num = GPIO_NUM_3,   \
+        .i2c_pin_cfg.scl_io_num = GPIO_NUM_2,   \
+        .i2c_pin_cfg.sda_pullup_en = true,      \
+        .i2c_pin_cfg.scl_pullup_en = true,      \
+        .i2c_timing_cfg.scl_low_period = 5,     \
+        .i2c_timing_cfg.scl_high_period = 5,    \
+        .i2c_timing_cfg.sda_duty_period = 2,    \
+        .i2c_timing_cfg.scl_start_period = 3,   \
+        .i2c_timing_cfg.scl_stop_period = 6,    \
+        .i2c_timing_cfg.i2c_trans_timeout = 20, \
+    }
+
+/**
+ * @brief Set the I2C slave device address
+ *
+ * @param slave_addr    I2C slave address (7 bit)
+ */
+void ulp_riscv_i2c_master_set_slave_addr(uint8_t slave_addr);
+
+/**
+ * @brief Set the I2C slave device sub register address
+ *
+ * @param slave_reg_addr    I2C slave sub register address
+ */
+void ulp_riscv_i2c_master_set_slave_reg_addr(uint8_t slave_reg_addr);
+
+/**
+ * @brief Read from I2C slave device
+ *
+ * @note The I2C slave device address must be configured at least once before invoking this API.
+ *
+ * @param data_rd       Buffer to hold data to be read
+ * @param size          Size of data to be read in bytes
+ */
+void ulp_riscv_i2c_master_read_from_device(uint8_t *data_rd, size_t size);
+
+/**
+ * @brief Write to I2C slave device
+ *
+ * @note The I2C slave device address must be configured at least once before invoking this API.
+ *
+ * @param data_wr       Buffer which holds the data to be written
+ * @param size          Size of data to be written in bytes
+ */
+void ulp_riscv_i2c_master_write_to_device(uint8_t *data_wr, size_t size);
+
+/**
+ * @brief Initialize and configure the RTC I2C for use by ULP RISC-V
+ * Currently RTC I2C can only be used in master mode
+ *
+ * @param cfg           Configuration parameters
+ * @return esp_err_t    ESP_OK when successful
+ */
+esp_err_t ulp_riscv_i2c_master_init(const ulp_riscv_i2c_cfg_t *cfg);
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/ulp/ulp_riscv/ulp_core/include/ulp_riscv_i2c_ulp_core.h b/components/ulp/ulp_riscv/ulp_core/include/ulp_riscv_i2c_ulp_core.h
new file mode 100644
index 0000000000..41383245ea
--- /dev/null
+++ b/components/ulp/ulp_riscv/ulp_core/include/ulp_riscv_i2c_ulp_core.h
@@ -0,0 +1,52 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#include <stddef.h>
+#include <stdint.h>
+
+/**
+ * @brief Set the I2C slave device address
+ *
+ * @param slave_addr    I2C slave address (7 bit)
+ */
+void ulp_riscv_i2c_master_set_slave_addr(uint8_t slave_addr);
+
+/**
+ * @brief Set the I2C slave device sub register address
+ *
+ * @param slave_reg_addr    I2C slave register address
+ */
+void ulp_riscv_i2c_master_set_slave_reg_addr(uint8_t slave_reg_addr);
+
+/**
+ * @brief Read from I2C slave device
+ *
+ * @note The I2C slave device address must be configured at least once before invoking this API.
+ *
+ * @param data_rd       Buffer to hold data to be read
+ * @param size          Size of data to be read in bytes
+ */
+void ulp_riscv_i2c_master_read_from_device(uint8_t *data_rd, size_t size);
+
+/**
+ * @brief Write to I2C slave device
+ *
+ * @note The I2C slave device address must be configured at least once before invoking this API.
+ *
+ * @param data_wr       Buffer which holds the data to be written
+ * @param size          Size of data to be written in bytes
+ */
+void ulp_riscv_i2c_master_write_to_device(uint8_t *data_wr, size_t size);
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/ulp/ulp_riscv/ulp_core/ulp_riscv_i2c.c b/components/ulp/ulp_riscv/ulp_core/ulp_riscv_i2c.c
new file mode 100644
index 0000000000..de3f787c57
--- /dev/null
+++ b/components/ulp/ulp_riscv/ulp_core/ulp_riscv_i2c.c
@@ -0,0 +1,225 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#include "ulp_riscv_i2c_ulp_core.h"
+#include "ulp_riscv_utils.h"
+#include "soc/rtc_i2c_reg.h"
+#include "soc/rtc_i2c_struct.h"
+#include "soc/rtc_io_reg.h"
+#include "soc/sens_reg.h"
+#include "hal/i2c_ll.h"
+
+#define I2C_CTRL_SLAVE_ADDR_MASK        (0xFF << 0)
+#define I2C_CTRL_SLAVE_REG_ADDR_MASK    (0xFF << 11)
+#define I2C_CTRL_MASTER_TX_DATA_MASK    (0xFF << 19)
+
+#if CONFIG_IDF_TARGET_ESP32S3
+#define ULP_I2C_CMD_RESTART 0                   /*!<I2C restart command */
+#define ULP_I2C_CMD_WRITE   1                   /*!<I2C write command */
+#define ULP_I2C_CMD_READ    2                   /*!<I2C read command */
+#define ULP_I2C_CMD_STOP    3                   /*!<I2C stop command */
+#define ULP_I2C_CMD_END     4                   /*!<I2C end command */
+#else
+#define ULP_I2C_CMD_RESTART I2C_LL_CMD_RESTART  /*!<I2C restart command */
+#define ULP_I2C_CMD_WRITE   I2C_LL_CMD_WRITE    /*!<I2C write command */
+#define ULP_I2C_CMD_READ    I2C_LL_CMD_READ     /*!<I2C read command */
+#define ULP_I2C_CMD_STOP    I2C_LL_CMD_STOP     /*!<I2C stop command */
+#define ULP_I2C_CMD_END     I2C_LL_CMD_END      /*!<I2C end command */
+#endif // CONFIG_IDF_TARGET_ESP32S3
+
+/*
+ * The RTC I2C controller follows the I2C command registers to perform read/write operations.
+ * The cmd registers have the following format:
+ *
+ *      31        30:14     13:11      10         9           8         7:0
+ * |----------|----------|---------|---------|----------|------------|---------|
+ * | CMD_DONE | Reserved |  OPCODE |ACK Value|ACK Expect|ACK Check En|Byte Num |
+ * |----------|----------|---------|---------|----------|------------|---------|
+ */
+static void ulp_riscv_i2c_format_cmd(uint32_t cmd_idx, uint8_t op_code, uint8_t ack_val,
+        uint8_t ack_expected, uint8_t ack_check_en, uint8_t byte_num)
+{
+    uint32_t reg_addr = RTC_I2C_CMD0_REG + 4*cmd_idx;
+
+    CLEAR_PERI_REG_MASK(reg_addr, 0xFFFFFFFF);
+
+    WRITE_PERI_REG(reg_addr,
+            (0 << 31) |                     // CMD Done
+
+            ((op_code & 0x3) << 11) |       // Opcode
+
+            ((ack_val & 0x1) << 10) |       // ACK bit sent by I2C controller during READ.
+                                            // Ignored during RSTART, STOP, END and WRITE cmds.
+
+            ((ack_expected & 0x1) << 9) |   // ACK bit expected by I2C controller during WRITE.
+                                            // Ignored during RSTART, STOP, END and READ cmds.
+
+            ((ack_check_en & 0x1) << 8) |   // I2C controller verifies that the ACK bit sent by the slave device matches
+                                            // the ACK expected bit during WRITE.
+                                            // Ignored during RSTART, STOP, END and READ cmds.
+            ((byte_num & 0xFF) << 0));      // Byte Num
+}
+
+void ulp_riscv_i2c_master_set_slave_addr(uint8_t slave_addr)
+{
+    CLEAR_PERI_REG_MASK(SENS_SAR_I2C_CTRL_REG, I2C_CTRL_SLAVE_ADDR_MASK);
+    SET_PERI_REG_BITS(SENS_SAR_I2C_CTRL_REG, 0xFF, slave_addr, 0);
+}
+
+void ulp_riscv_i2c_master_set_slave_reg_addr(uint8_t slave_reg_addr)
+{
+    CLEAR_PERI_REG_MASK(SENS_SAR_I2C_CTRL_REG, I2C_CTRL_SLAVE_REG_ADDR_MASK);
+    SET_PERI_REG_BITS(SENS_SAR_I2C_CTRL_REG, 0xFF, slave_reg_addr, 11);
+}
+
+/*
+ * I2C transactions when master reads one byte of data from the slave device:
+ *
+ * |--------|--------|---------|--------|--------|--------|--------|---------|--------|--------|--------|--------|
+ * | Master | START  | SAD + W |        |  SUB   |        |   SR   | SAD + R |        |        |  NACK  |  STOP  |
+ * |--------|--------|---------|--------|--------|--------|--------|---------|--------|--------|--------|--------|
+ * | Slave  |        |         |  ACK   |        |   ACK  |        |         |   ACK  |  DATA  |        |        |
+ * |--------|--------|---------|--------|--------|--------|--------|---------|--------|--------|--------|--------|
+ *
+ * I2C transactions when master reads multiple bytes of data from the slave device:
+ *
+ * |--------|--------|---------|--------|--------|--------|--------|---------|--------|--------|--------|--------|--------|--------|
+ * | Master | START  | SAD + W |        |  SUB   |        |   SR   | SAD + R |        |        |   ACK  |        |   NACK |  STOP  |
+ * |--------|--------|---------|--------|--------|--------|--------|---------|--------|--------|--------|--------|--------|--------|
+ * | Slave  |        |         |  ACK   |        |   ACK  |        |         |   ACK  |  DATA  |        |  DATA  |        |        |
+ * |--------|--------|---------|--------|--------|--------|--------|---------|--------|--------|--------|--------|--------|--------|
+ */
+void ulp_riscv_i2c_master_read_from_device(uint8_t *data_rd, size_t size)
+{
+    uint32_t i = 0;
+    uint32_t cmd_idx = 0;
+
+    if (size == 0) {
+        // Quietly return
+        return;
+    }
+
+    /* By default, RTC I2C controller is hard wired to use CMD2 register onwards for read operations */
+    cmd_idx = 2;
+
+    /* Write slave addr */
+    ulp_riscv_i2c_format_cmd(cmd_idx++, ULP_I2C_CMD_WRITE, 0, 0, 1, 2);
+
+    /* Repeated START */
+    ulp_riscv_i2c_format_cmd(cmd_idx++, ULP_I2C_CMD_RESTART, 0, 0, 0, 0);
+
+    /* Write slave register addr */
+    ulp_riscv_i2c_format_cmd(cmd_idx++, ULP_I2C_CMD_WRITE, 0, 0, 1, 1);
+
+    if (size > 1) {
+        /* Read n - 1 bytes */
+        ulp_riscv_i2c_format_cmd(cmd_idx++, ULP_I2C_CMD_READ, 0, 0, 1, size - 1);
+    }
+
+    /* Read last byte + NACK */
+    ulp_riscv_i2c_format_cmd(cmd_idx++, ULP_I2C_CMD_READ, 1, 1, 1, 1);
+
+    /* STOP */
+    ulp_riscv_i2c_format_cmd(cmd_idx++, ULP_I2C_CMD_STOP, 0, 0, 0, 0);
+
+    /* Configure the RTC I2C controller in read mode */
+    SET_PERI_REG_BITS(SENS_SAR_I2C_CTRL_REG, 0x1, 0, 27);
+
+    /* Enable Rx data interrupt */
+    SET_PERI_REG_MASK(RTC_I2C_INT_ENA_REG, RTC_I2C_RX_DATA_INT_ENA);
+
+    /* Start RTC I2C transmission */
+    SET_PERI_REG_MASK(SENS_SAR_I2C_CTRL_REG, SENS_SAR_I2C_START_FORCE);
+    SET_PERI_REG_MASK(SENS_SAR_I2C_CTRL_REG, SENS_SAR_I2C_START);
+
+    for (i = 0; i < size; i++) {
+        /* Poll for RTC I2C Rx Data interrupt bit to be set */
+        while (!REG_GET_FIELD(RTC_I2C_INT_ST_REG, RTC_I2C_RX_DATA_INT_ST)) {  }
+
+        /* Read the data
+         *
+         * Unfortunately, the RTC I2C has no fifo buffer to help us with reading and storing
+         * multiple bytes of data. Therefore, we need to read one byte at a time and clear the
+         * Rx interrupt to get ready for the next byte.
+         */
+#if CONFIG_IDF_TARGET_ESP32S2
+        data_rd[i] = REG_GET_FIELD(RTC_I2C_DATA_REG, RTC_I2C_RDATA);
+#elif CONFIG_IDF_TARGET_ESP32S3
+        data_rd[i] = REG_GET_FIELD(RTC_I2C_DATA_REG, RTC_I2C_I2C_RDATA);
+#endif // CONFIG_IDF_TARGET_ESP32S2
+
+        /* Clear the Rx data interrupt bit */
+        SET_PERI_REG_MASK(RTC_I2C_INT_CLR_REG, RTC_I2C_RX_DATA_INT_CLR);
+    }
+
+    /* Clear the RTC I2C transmission bits */
+    CLEAR_PERI_REG_MASK(SENS_SAR_I2C_CTRL_REG, SENS_SAR_I2C_START_FORCE);
+    CLEAR_PERI_REG_MASK(SENS_SAR_I2C_CTRL_REG, SENS_SAR_I2C_START);
+}
+
+/*
+ * I2C transactions when master writes one byte of data to the slave device:
+ *
+ * |--------|--------|---------|--------|--------|--------|--------|--------|--------|
+ * | Master | START  | SAD + W |        |  SUB   |        |  DATA  |        |  STOP  |
+ * |--------|--------|---------|--------|--------|--------|--------|--------|--------|
+ * | Slave  |        |         |  ACK   |        |   ACK  |        |   ACK  |        |
+ * |--------|--------|---------|--------|--------|--------|--------|--------|--------|
+ *
+ * I2C transactions when master writes multiple bytes of data to the slave device:
+ *
+ * |--------|--------|---------|--------|--------|--------|--------|--------|--------|--------|--------|
+ * | Master | START  | SAD + W |        |  SUB   |        |  DATA  |        |  DATA  |        |  STOP  |
+ * |--------|--------|---------|--------|--------|--------|--------|--------|--------|--------|--------|
+ * | Slave  |        |         |  ACK   |        |   ACK  |        |   ACK  |        |   ACK  |        |
+ * |--------|--------|---------|--------|--------|--------|--------|--------|--------|--------|--------|
+ */
+void ulp_riscv_i2c_master_write_to_device(uint8_t *data_wr, size_t size)
+{
+    uint32_t i = 0;
+    uint32_t cmd_idx = 0;
+
+    if (size == 0) {
+        // Quietly return
+        return;
+    }
+
+    /* By default, RTC I2C controller is hard wired to use CMD0 and CMD1 registers for write operations */
+    cmd_idx = 0;
+
+    /* Write slave addr + reg addr + data */
+    ulp_riscv_i2c_format_cmd(cmd_idx++, ULP_I2C_CMD_WRITE, 0, 0, 1, 2 + size);
+
+    /* Stop */
+    ulp_riscv_i2c_format_cmd(cmd_idx++, ULP_I2C_CMD_STOP, 0, 0, 0, 0);
+
+    /* Configure the RTC I2C controller in write mode */
+    SET_PERI_REG_BITS(SENS_SAR_I2C_CTRL_REG, 0x1, 1, 27);
+
+    /* Enable Tx data interrupt */
+    SET_PERI_REG_MASK(RTC_I2C_INT_ENA_REG, RTC_I2C_TX_DATA_INT_ENA);
+
+    for (i = 0; i < size; i++) {
+        /* Write the data to be transmitted */
+        CLEAR_PERI_REG_MASK(SENS_SAR_I2C_CTRL_REG, I2C_CTRL_MASTER_TX_DATA_MASK);
+        SET_PERI_REG_BITS(SENS_SAR_I2C_CTRL_REG, 0xFF, data_wr[i], 19);
+
+        if (i == 0) {
+            /* Start RTC I2C transmission. (Needn't do it for every byte) */
+            SET_PERI_REG_MASK(SENS_SAR_I2C_CTRL_REG, SENS_SAR_I2C_START_FORCE);
+            SET_PERI_REG_MASK(SENS_SAR_I2C_CTRL_REG, SENS_SAR_I2C_START);
+        }
+
+        /* Poll for RTC I2C Tx Data interrupt bit to be set */
+        while (!REG_GET_FIELD(RTC_I2C_INT_ST_REG, RTC_I2C_TX_DATA_INT_ST)) {  }
+
+        /* Clear the Tx data interrupt bit */
+        SET_PERI_REG_MASK(RTC_I2C_INT_CLR_REG, RTC_I2C_TX_DATA_INT_CLR);
+    }
+
+    /* Clear the RTC I2C transmission bits */
+    CLEAR_PERI_REG_MASK(SENS_SAR_I2C_CTRL_REG, SENS_SAR_I2C_START_FORCE);
+    CLEAR_PERI_REG_MASK(SENS_SAR_I2C_CTRL_REG, SENS_SAR_I2C_START);
+}
diff --git a/components/ulp/ulp_riscv/ulp_riscv_i2c.c b/components/ulp/ulp_riscv/ulp_riscv_i2c.c
new file mode 100644
index 0000000000..1f1234ed94
--- /dev/null
+++ b/components/ulp/ulp_riscv/ulp_riscv_i2c.c
@@ -0,0 +1,441 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "ulp_riscv_i2c.h"
+#include "esp_check.h"
+#include "soc/rtc_i2c_reg.h"
+#include "soc/rtc_i2c_struct.h"
+#include "soc/rtc_io_struct.h"
+#include "soc/sens_reg.h"
+#include "soc/clk_tree_defs.h"
+#include "hal/i2c_ll.h"
+#include "driver/rtc_io.h"
+#include "freertos/FreeRTOS.h"
+#include "freertos/task.h"
+
+static const char *RTCI2C_TAG = "ulp_riscv_i2c";
+
+#define I2C_CTRL_SLAVE_ADDR_MASK        (0xFF << 0)
+#define I2C_CTRL_SLAVE_REG_ADDR_MASK    (0xFF << 11)
+#define I2C_CTRL_MASTER_TX_DATA_MASK    (0xFF << 19)
+
+#if CONFIG_IDF_TARGET_ESP32S3
+#define ULP_I2C_CMD_RESTART 0                   /*!<I2C restart command */
+#define ULP_I2C_CMD_WRITE   1                   /*!<I2C write command */
+#define ULP_I2C_CMD_READ    2                   /*!<I2C read command */
+#define ULP_I2C_CMD_STOP    3                   /*!<I2C stop command */
+#define ULP_I2C_CMD_END     4                   /*!<I2C end command */
+#else
+#define ULP_I2C_CMD_RESTART I2C_LL_CMD_RESTART  /*!<I2C restart command */
+#define ULP_I2C_CMD_WRITE   I2C_LL_CMD_WRITE    /*!<I2C write command */
+#define ULP_I2C_CMD_READ    I2C_LL_CMD_READ     /*!<I2C read command */
+#define ULP_I2C_CMD_STOP    I2C_LL_CMD_STOP     /*!<I2C stop command */
+#define ULP_I2C_CMD_END     I2C_LL_CMD_END      /*!<I2C end command */
+#endif // CONFIG_IDF_TARGET_ESP32S3
+
+/* Use the register structure to access RTC_I2C and RTCIO module registers */
+rtc_i2c_dev_t *i2c_dev = &RTC_I2C;
+rtc_io_dev_t *rtc_io_dev = &RTCIO;
+
+#define MICROSEC_TO_RTC_FAST_CLK(period)    (period) * ((SOC_CLK_RC_FAST_FREQ_APPROX) / (1000000))
+
+static esp_err_t i2c_gpio_is_cfg_valid(gpio_num_t sda_io_num, gpio_num_t scl_io_num)
+{
+    /* Verify that the SDA and SCL GPIOs are valid RTC I2C io pins */
+    ESP_RETURN_ON_ERROR(!rtc_gpio_is_valid_gpio(sda_io_num), RTCI2C_TAG, "RTC I2C SDA GPIO invalid");
+    ESP_RETURN_ON_ERROR(!rtc_gpio_is_valid_gpio(scl_io_num), RTCI2C_TAG, "RTC I2C SCL GPIO invalid");
+
+    /* Verify that the SDA and SCL line belong to the RTC IO I2C function group */
+    if ((sda_io_num != GPIO_NUM_1) && (sda_io_num != GPIO_NUM_3)) {
+        ESP_LOGE(RTCI2C_TAG, "SDA pin can only be configured as GPIO#1 or GPIO#3");
+        return ESP_ERR_INVALID_ARG;
+    }
+
+    if ((scl_io_num != GPIO_NUM_0) && (scl_io_num != GPIO_NUM_2)) {
+        ESP_LOGE(RTCI2C_TAG, "SCL pin can only be configured as GPIO#0 or GPIO#2");
+        return ESP_ERR_INVALID_ARG;
+    }
+
+    return ESP_OK;
+}
+
+static esp_err_t i2c_configure_io(gpio_num_t io_num, bool pullup_en)
+{
+    /* Initialize IO Pin */
+    ESP_RETURN_ON_ERROR(rtc_gpio_init(io_num), RTCI2C_TAG, "RTC GPIO Init failed for GPIO %d", io_num);
+    /* Set direction to input+output */
+    ESP_RETURN_ON_ERROR(rtc_gpio_set_direction(io_num, RTC_GPIO_MODE_INPUT_OUTPUT), RTCI2C_TAG, "RTC GPIO Set direction failed for %d", io_num);
+    /* Disable pulldown on the io pin */
+    ESP_RETURN_ON_ERROR(rtc_gpio_pulldown_dis(io_num), RTCI2C_TAG, "RTC GPIO pulldown disable failed for %d", io_num);
+    /* Enable pullup based on pullup_en flag */
+    if (pullup_en) {
+        ESP_RETURN_ON_ERROR(rtc_gpio_pullup_en(io_num), RTCI2C_TAG, "RTC GPIO pullup enable failed for %d", io_num);
+    } else {
+        ESP_RETURN_ON_ERROR(rtc_gpio_pullup_dis(io_num), RTCI2C_TAG, "RTC GPIO pullup disable failed for %d", io_num);
+    }
+
+    return ESP_OK;
+}
+
+static esp_err_t i2c_set_pin(const ulp_riscv_i2c_cfg_t *cfg)
+{
+    gpio_num_t sda_io_num = cfg->i2c_pin_cfg.sda_io_num;
+    gpio_num_t scl_io_num = cfg->i2c_pin_cfg.scl_io_num;
+    bool sda_pullup_en = cfg->i2c_pin_cfg.sda_pullup_en;
+    bool scl_pullup_en = cfg->i2c_pin_cfg.scl_pullup_en;
+
+    /* Verify that the I2C GPIOs are valid */
+    ESP_RETURN_ON_ERROR(i2c_gpio_is_cfg_valid(sda_io_num, scl_io_num), RTCI2C_TAG, "RTC I2C GPIO config invalid");
+
+    /* Initialize SDA Pin */
+    ESP_RETURN_ON_ERROR(i2c_configure_io(sda_io_num, sda_pullup_en), RTCI2C_TAG, "RTC I2C SDA pin config failed");
+
+    /* Initialize SCL Pin */
+    ESP_RETURN_ON_ERROR(i2c_configure_io(scl_io_num, scl_pullup_en), RTCI2C_TAG, "RTC I2C SCL pin config failed");
+
+    /* Route SDA IO signal to the RTC subsystem */
+    rtc_io_dev->touch_pad[sda_io_num].mux_sel = 1;
+
+    /* Route SCL IO signal to the RTC subsystem */
+    rtc_io_dev->touch_pad[scl_io_num].mux_sel = 1;
+
+    /* Select RTC I2C function for SDA pin */
+    rtc_io_dev->touch_pad[sda_io_num].fun_sel = 3;
+
+    /* Select RTC I2C function for SCL pin */
+    rtc_io_dev->touch_pad[scl_io_num].fun_sel = 3;
+
+    /* Map the SDA and SCL signals to the RTC I2C controller */
+    if (sda_io_num == GPIO_NUM_1) {
+        rtc_io_dev->sar_i2c_io.sda_sel = 0;
+    } else {
+        rtc_io_dev->sar_i2c_io.sda_sel = 1;
+    }
+
+    if (scl_io_num == GPIO_NUM_0) {
+        rtc_io_dev->sar_i2c_io.scl_sel = 0;
+    } else {
+        rtc_io_dev->sar_i2c_io.scl_sel = 1;
+    }
+
+    return ESP_OK;
+}
+
+static esp_err_t i2c_set_timing(const ulp_riscv_i2c_cfg_t *cfg)
+{
+    /* Convert all timing parameters from micro-seconds to period in RTC_FAST_CLK cycles.
+     * RTC_FAST_CLK = 8.5 MHz for esp32s2 and 17.5 MHz for esp32s3.
+     * The following calculations approximate the period for each parameter.
+     */
+    uint32_t scl_low_period = MICROSEC_TO_RTC_FAST_CLK(cfg->i2c_timing_cfg.scl_low_period);
+    uint32_t scl_high_period = MICROSEC_TO_RTC_FAST_CLK(cfg->i2c_timing_cfg.scl_high_period);
+    uint32_t sda_duty_period = MICROSEC_TO_RTC_FAST_CLK(cfg->i2c_timing_cfg.sda_duty_period);
+    uint32_t scl_start_period = MICROSEC_TO_RTC_FAST_CLK(cfg->i2c_timing_cfg.scl_start_period);
+    uint32_t scl_stop_period = MICROSEC_TO_RTC_FAST_CLK(cfg->i2c_timing_cfg.scl_stop_period);
+    uint32_t i2c_trans_timeout = MICROSEC_TO_RTC_FAST_CLK(cfg->i2c_timing_cfg.i2c_trans_timeout);
+    uint32_t setup_time_start = (cfg->i2c_timing_cfg.scl_high_period + cfg->i2c_timing_cfg.sda_duty_period);
+    uint32_t hold_time_start = (cfg->i2c_timing_cfg.scl_start_period - cfg->i2c_timing_cfg.sda_duty_period);
+    uint32_t setup_time_data = (cfg->i2c_timing_cfg.scl_low_period - cfg->i2c_timing_cfg.sda_duty_period);
+
+    /* Verify timing constraints */
+    ESP_RETURN_ON_FALSE((float)cfg->i2c_timing_cfg.scl_low_period > 1.3, ESP_ERR_INVALID_ARG, RTCI2C_TAG, "SCL low period cannot be less than 1.3 micro seconds");
+    ESP_RETURN_ON_FALSE((float)cfg->i2c_timing_cfg.scl_high_period > 0.6, ESP_ERR_INVALID_ARG, RTCI2C_TAG, "SCL high period cannot be less than 0.6 micro seconds");
+    ESP_RETURN_ON_FALSE((float)setup_time_start > 0.6, ESP_ERR_INVALID_ARG, RTCI2C_TAG, "Setup time cannot be less than 0.6 micro seconds");
+    ESP_RETURN_ON_FALSE((float)hold_time_start > 0.6, ESP_ERR_INVALID_ARG, RTCI2C_TAG, "Data hold time cannot be less than 0.6 micro seconds");
+    ESP_RETURN_ON_FALSE((float)cfg->i2c_timing_cfg.scl_stop_period > 0.6, ESP_ERR_INVALID_ARG, RTCI2C_TAG, "Setup time cannot be less than 0.6 micro seconds");
+    ESP_RETURN_ON_FALSE((float)cfg->i2c_timing_cfg.sda_duty_period < 3.45, ESP_ERR_INVALID_ARG, RTCI2C_TAG, "Data hold time cannot be greater than 3.45 micro seconds");
+    ESP_RETURN_ON_FALSE((float)(setup_time_data * 1000) > 250, ESP_ERR_INVALID_ARG, RTCI2C_TAG, "Data setup time cannot be less than 250 nano seconds");
+
+    /* Verify filtering constrains
+     *
+     * I2C may have glitches on the transition edge, so the edge will be filtered in the design,
+     * which will also affect the value of the timing parameter register.
+     * Therefore, the following filtering constraints must be followed:
+     */
+    ESP_RETURN_ON_FALSE(scl_stop_period > scl_high_period, ESP_ERR_INVALID_ARG, RTCI2C_TAG, "SCL Stop period cannot be greater than SCL high period");
+    ESP_RETURN_ON_FALSE(sda_duty_period < scl_low_period, ESP_ERR_INVALID_ARG, RTCI2C_TAG, "SDA duty period cannot be less than the SCL low period");
+    ESP_RETURN_ON_FALSE(scl_start_period > 8, ESP_ERR_INVALID_ARG, RTCI2C_TAG, "SCL start period must be greater than 8 RTC_FAST_CLK cycles");
+    ESP_RETURN_ON_FALSE((scl_low_period + scl_high_period - sda_duty_period) > 8, ESP_ERR_INVALID_ARG, RTCI2C_TAG, "SCL low + SCL high - SDA duty must be greater than 8 RTC_FAST_CLK cycles");
+
+    /* Verify SDA duty num constraints */
+    ESP_RETURN_ON_FALSE(sda_duty_period > 14, ESP_ERR_INVALID_ARG, RTCI2C_TAG, "SDA duty period must be greater than 14 RTC_FAST_CLK cycles");
+
+    /* Set the RTC I2C timing parameters */
+#if CONFIG_IDF_TARGET_ESP32S2
+    i2c_dev->scl_low.val = scl_low_period;                  // SCL low period
+    i2c_dev->scl_high.val = scl_high_period;                // SCL high period
+    i2c_dev->sda_duty.val = sda_duty_period;                // SDA duty cycle
+    i2c_dev->scl_start_period.val = scl_start_period;       // Wait time after START condition
+    i2c_dev->scl_stop_period.val = scl_stop_period;         // Wait time before END condition
+    i2c_dev->timeout.val = i2c_trans_timeout;               // I2C transaction timeout
+#elif CONFIG_IDF_TARGET_ESP32S3
+    i2c_dev->i2c_scl_low.val = scl_low_period;              // SCL low period
+    i2c_dev->i2c_scl_high.val = scl_high_period;            // SCL high period
+    i2c_dev->i2c_sda_duty.val = sda_duty_period;            // SDA duty cycle
+    i2c_dev->i2c_scl_start_period.val = scl_start_period;   // Wait time after START condition
+    i2c_dev->i2c_scl_stop_period.val = scl_stop_period;     // Wait time before END condition
+    i2c_dev->i2c_to.val = i2c_trans_timeout;                // I2C transaction timeout
+#endif // CONFIG_IDF_TARGET_ESP32S2
+
+    return ESP_OK;
+}
+
+/*
+ * The RTC I2C controller follows the I2C command registers to perform read/write operations.
+ * The cmd registers have the following format:
+ *
+ *      31        30:14     13:11      10         9           8         7:0
+ * |----------|----------|---------|---------|----------|------------|---------|
+ * | CMD_DONE | Reserved |  OPCODE |ACK Value|ACK Expect|ACK Check En|Byte Num |
+ * |----------|----------|---------|---------|----------|------------|---------|
+ */
+static void ulp_riscv_i2c_format_cmd(uint32_t cmd_idx, uint8_t op_code, uint8_t ack_val,
+        uint8_t ack_expected, uint8_t ack_check_en, uint8_t byte_num)
+{
+#if CONFIG_IDF_TARGET_ESP32S2
+    /* Reset cmd register */
+    i2c_dev->command[cmd_idx].val = 0;
+
+    /* Write new command to cmd register */
+    i2c_dev->command[cmd_idx].done = 0;                     // CMD Done
+    i2c_dev->command[cmd_idx].op_code = op_code;            // Opcode
+    i2c_dev->command[cmd_idx].ack_val = ack_val;            // ACK bit sent by I2C controller during READ.
+                                                            // Ignored during RSTART, STOP, END and WRITE cmds.
+    i2c_dev->command[cmd_idx].ack_exp = ack_expected;       // ACK bit expected by I2C controller during WRITE.
+                                                            // Ignored during RSTART, STOP, END and READ cmds.
+    i2c_dev->command[cmd_idx].ack_en = ack_check_en;        // I2C controller verifies that the ACK bit sent by the
+                                                            // slave device matches the ACK expected bit during WRITE.
+                                                            // Ignored during RSTART, STOP, END and READ cmds.
+    i2c_dev->command[cmd_idx].byte_num = byte_num;          // Byte Num
+#elif CONFIG_IDF_TARGET_ESP32S3
+    /* Reset cmd register */
+    i2c_dev->i2c_cmd[cmd_idx].val = 0;
+
+    /* Write new command to cmd register */
+    i2c_dev->i2c_cmd[cmd_idx].i2c_command_done = 0;         // CMD Done
+    i2c_dev->i2c_cmd[cmd_idx].i2c_op_code = op_code;        // Opcode
+    i2c_dev->i2c_cmd[cmd_idx].i2c_ack_val = ack_val;        // ACK bit sent by I2C controller during READ.
+                                                            // Ignored during RSTART, STOP, END and WRITE cmds.
+    i2c_dev->i2c_cmd[cmd_idx].i2c_ack_exp = ack_expected;   // ACK bit expected by I2C controller during WRITE.
+                                                            // Ignored during RSTART, STOP, END and READ cmds.
+    i2c_dev->i2c_cmd[cmd_idx].i2c_ack_en = ack_check_en;    // I2C controller verifies that the ACK bit sent by the
+                                                            // slave device matches the ACK expected bit during WRITE.
+                                                            // Ignored during RSTART, STOP, END and READ cmds.
+    i2c_dev->i2c_cmd[cmd_idx].i2c_byte_num = byte_num;      // Byte Num
+#endif // CONFIG_IDF_TARGET_ESP32S2
+}
+
+void ulp_riscv_i2c_master_set_slave_addr(uint8_t slave_addr)
+{
+    CLEAR_PERI_REG_MASK(SENS_SAR_I2C_CTRL_REG, I2C_CTRL_SLAVE_ADDR_MASK);
+    SET_PERI_REG_BITS(SENS_SAR_I2C_CTRL_REG, 0xFF, slave_addr, 0);
+}
+
+void ulp_riscv_i2c_master_set_slave_reg_addr(uint8_t slave_reg_addr)
+{
+    CLEAR_PERI_REG_MASK(SENS_SAR_I2C_CTRL_REG, I2C_CTRL_SLAVE_REG_ADDR_MASK);
+    SET_PERI_REG_BITS(SENS_SAR_I2C_CTRL_REG, 0xFF, slave_reg_addr, 11);
+}
+
+/*
+ * I2C transactions when master reads one byte of data from the slave device:
+ *
+ * |--------|--------|---------|--------|--------|--------|--------|---------|--------|--------|--------|--------|
+ * | Master | START  | SAD + W |        |  SUB   |        |   SR   | SAD + R |        |        |  NACK  |  STOP  |
+ * |--------|--------|---------|--------|--------|--------|--------|---------|--------|--------|--------|--------|
+ * | Slave  |        |         |  ACK   |        |   ACK  |        |         |   ACK  |  DATA  |        |        |
+ * |--------|--------|---------|--------|--------|--------|--------|---------|--------|--------|--------|--------|
+ *
+ * I2C transactions when master reads multiple bytes of data from the slave device:
+ *
+ * |--------|--------|---------|--------|--------|--------|--------|---------|--------|--------|--------|--------|--------|--------|
+ * | Master | START  | SAD + W |        |  SUB   |        |   SR   | SAD + R |        |        |   ACK  |        |   NACK |  STOP  |
+ * |--------|--------|---------|--------|--------|--------|--------|---------|--------|--------|--------|--------|--------|--------|
+ * | Slave  |        |         |  ACK   |        |   ACK  |        |         |   ACK  |  DATA  |        |  DATA  |        |        |
+ * |--------|--------|---------|--------|--------|--------|--------|---------|--------|--------|--------|--------|--------|--------|
+ */
+void ulp_riscv_i2c_master_read_from_device(uint8_t *data_rd, size_t size)
+{
+    uint32_t i = 0;
+    uint32_t cmd_idx = 0;
+
+    if (size == 0) {
+        // Quietly return
+        return;
+    }
+
+    /* By default, RTC I2C controller is hard wired to use CMD2 register onwards for read operations */
+    cmd_idx = 2;
+
+    /* Write slave addr */
+    ulp_riscv_i2c_format_cmd(cmd_idx++, ULP_I2C_CMD_WRITE, 0, 0, 1, 2);
+
+    /* Repeated START */
+    ulp_riscv_i2c_format_cmd(cmd_idx++, ULP_I2C_CMD_RESTART, 0, 0, 0, 0);
+
+    /* Write slave register addr */
+    ulp_riscv_i2c_format_cmd(cmd_idx++, ULP_I2C_CMD_WRITE, 0, 0, 1, 1);
+
+    if (size > 1) {
+        /* Read n - 1 bytes */
+        ulp_riscv_i2c_format_cmd(cmd_idx++, ULP_I2C_CMD_READ, 0, 0, 1, size - 1);
+    }
+
+    /* Read last byte + NACK */
+    ulp_riscv_i2c_format_cmd(cmd_idx++, ULP_I2C_CMD_READ, 1, 1, 1, 1);
+
+    /* STOP */
+    ulp_riscv_i2c_format_cmd(cmd_idx++, ULP_I2C_CMD_STOP, 0, 0, 0, 0);
+
+    /* Configure the RTC I2C controller in read mode */
+    SET_PERI_REG_BITS(SENS_SAR_I2C_CTRL_REG, 0x1, 0, 27);
+
+    /* Enable Rx data interrupt */
+    SET_PERI_REG_MASK(RTC_I2C_INT_ENA_REG, RTC_I2C_RX_DATA_INT_ENA);
+
+    /* Start RTC I2C transmission */
+    SET_PERI_REG_MASK(SENS_SAR_I2C_CTRL_REG, SENS_SAR_I2C_START_FORCE);
+    SET_PERI_REG_MASK(SENS_SAR_I2C_CTRL_REG, SENS_SAR_I2C_START);
+
+    for (i = 0; i < size; i++) {
+        /* Poll for RTC I2C Rx Data interrupt bit to be set */
+        while (!REG_GET_FIELD(RTC_I2C_INT_ST_REG, RTC_I2C_RX_DATA_INT_ST)) {
+            /* Minimal delay to avoid hogging the CPU */
+            vTaskDelay(1);
+        }
+
+        /* Read the data
+         *
+         * Unfortunately, the RTC I2C has no fifo buffer to help us with reading and storing
+         * multiple bytes of data. Therefore, we need to read one byte at a time and clear the
+         * Rx interrupt to get ready for the next byte.
+         */
+#if CONFIG_IDF_TARGET_ESP32S2
+        data_rd[i] = REG_GET_FIELD(RTC_I2C_DATA_REG, RTC_I2C_RDATA);
+#elif CONFIG_IDF_TARGET_ESP32S3
+        data_rd[i] = REG_GET_FIELD(RTC_I2C_DATA_REG, RTC_I2C_I2C_RDATA);
+#endif // CONFIG_IDF_TARGET_ESP32S2
+
+        /* Clear the Rx data interrupt bit */
+        SET_PERI_REG_MASK(RTC_I2C_INT_CLR_REG, RTC_I2C_RX_DATA_INT_CLR);
+    }
+
+    /* Clear the RTC I2C transmission bits */
+    CLEAR_PERI_REG_MASK(SENS_SAR_I2C_CTRL_REG, SENS_SAR_I2C_START_FORCE);
+    CLEAR_PERI_REG_MASK(SENS_SAR_I2C_CTRL_REG, SENS_SAR_I2C_START);
+}
+
+/*
+ * I2C transactions when master writes one byte of data to the slave device:
+ *
+ * |--------|--------|---------|--------|--------|--------|--------|--------|--------|
+ * | Master | START  | SAD + W |        |  SUB   |        |  DATA  |        |  STOP  |
+ * |--------|--------|---------|--------|--------|--------|--------|--------|--------|
+ * | Slave  |        |         |  ACK   |        |   ACK  |        |   ACK  |        |
+ * |--------|--------|---------|--------|--------|--------|--------|--------|--------|
+ *
+ * I2C transactions when master writes multiple bytes of data to the slave device:
+ *
+ * |--------|--------|---------|--------|--------|--------|--------|--------|--------|--------|--------|
+ * | Master | START  | SAD + W |        |  SUB   |        |  DATA  |        |  DATA  |        |  STOP  |
+ * |--------|--------|---------|--------|--------|--------|--------|--------|--------|--------|--------|
+ * | Slave  |        |         |  ACK   |        |   ACK  |        |   ACK  |        |   ACK  |        |
+ * |--------|--------|---------|--------|--------|--------|--------|--------|--------|--------|--------|
+ */
+void ulp_riscv_i2c_master_write_to_device(uint8_t *data_wr, size_t size)
+{
+    uint32_t i = 0;
+    uint32_t cmd_idx = 0;
+
+    if (size == 0) {
+        // Quietly return
+        return;
+    }
+
+    /* By default, RTC I2C controller is hard wired to use CMD0 and CMD1 registers for write operations */
+    cmd_idx = 0;
+
+    /* Write slave addr + reg addr + data */
+    ulp_riscv_i2c_format_cmd(cmd_idx++, ULP_I2C_CMD_WRITE, 0, 0, 1, 2 + size);
+
+    /* Stop */
+    ulp_riscv_i2c_format_cmd(cmd_idx++, ULP_I2C_CMD_STOP, 0, 0, 0, 0);
+
+    /* Configure the RTC I2C controller in write mode */
+    SET_PERI_REG_BITS(SENS_SAR_I2C_CTRL_REG, 0x1, 1, 27);
+
+    /* Enable Tx data interrupt */
+    SET_PERI_REG_MASK(RTC_I2C_INT_ENA_REG, RTC_I2C_TX_DATA_INT_ENA);
+
+    for (i = 0; i < size; i++) {
+        /* Write the data to be transmitted */
+        CLEAR_PERI_REG_MASK(SENS_SAR_I2C_CTRL_REG, I2C_CTRL_MASTER_TX_DATA_MASK);
+        SET_PERI_REG_BITS(SENS_SAR_I2C_CTRL_REG, 0xFF, data_wr[i], 19);
+
+        if (i == 0) {
+            /* Start RTC I2C transmission. (Needn't do it for every byte) */
+            SET_PERI_REG_MASK(SENS_SAR_I2C_CTRL_REG, SENS_SAR_I2C_START_FORCE);
+            SET_PERI_REG_MASK(SENS_SAR_I2C_CTRL_REG, SENS_SAR_I2C_START);
+        }
+
+        /* Poll for RTC I2C Tx Data interrupt bit to be set */
+        while (!REG_GET_FIELD(RTC_I2C_INT_ST_REG, RTC_I2C_TX_DATA_INT_ST)) {
+            /* Minimal delay to avoid hogging the CPU */
+            vTaskDelay(1);
+        }
+
+        /* Clear the Tx data interrupt bit */
+        SET_PERI_REG_MASK(RTC_I2C_INT_CLR_REG, RTC_I2C_TX_DATA_INT_CLR);
+    }
+
+    /* Clear the RTC I2C transmission bits */
+    CLEAR_PERI_REG_MASK(SENS_SAR_I2C_CTRL_REG, SENS_SAR_I2C_START_FORCE);
+    CLEAR_PERI_REG_MASK(SENS_SAR_I2C_CTRL_REG, SENS_SAR_I2C_START);
+}
+
+esp_err_t ulp_riscv_i2c_master_init(const ulp_riscv_i2c_cfg_t *cfg)
+{
+    /* Reset RTC I2C */
+#if CONFIG_IDF_TARGET_ESP32S2
+    i2c_dev->ctrl.i2c_reset = 1;
+    esp_rom_delay_us(20);
+    i2c_dev->ctrl.i2c_reset = 0;
+#elif CONFIG_IDF_TARGET_ESP32S3
+    SET_PERI_REG_MASK(SENS_SAR_PERI_RESET_CONF_REG, SENS_RTC_I2C_RESET);
+    i2c_dev->i2c_ctrl.i2c_i2c_reset = 1;
+    esp_rom_delay_us(20);
+    i2c_dev->i2c_ctrl.i2c_i2c_reset = 0;
+    CLEAR_PERI_REG_MASK(SENS_SAR_PERI_RESET_CONF_REG, SENS_RTC_I2C_RESET);
+#endif // CONFIG_IDF_TARGET_ESP32S2
+
+    /* Verify that the input cfg param is valid */
+    ESP_RETURN_ON_FALSE(cfg, ESP_ERR_INVALID_ARG, RTCI2C_TAG, "RTC I2C configuration is NULL");
+
+    /* Configure RTC I2C GPIOs */
+    ESP_RETURN_ON_ERROR(i2c_set_pin(cfg), RTCI2C_TAG, "Failed to configure RTC I2C GPIOs");
+
+#if CONFIG_IDF_TARGET_ESP32S2
+    /* Configure the RTC I2C controller in master mode */
+    i2c_dev->ctrl.ms_mode = 1;
+
+    /* Enable RTC I2C Clock gate */
+    i2c_dev->ctrl.i2c_ctrl_clk_gate_en = 1;
+#elif CONFIG_IDF_TARGET_ESP32S3
+    /* For esp32s3, we need to enable the rtc_i2c clock gate before accessing rtc i2c registers */
+    SET_PERI_REG_MASK(SENS_SAR_PERI_CLK_GATE_CONF_REG, SENS_RTC_I2C_CLK_EN);
+
+    /* Configure the RTC I2C controller in master mode */
+    i2c_dev->i2c_ctrl.i2c_ms_mode = 1;
+
+    /* Enable RTC I2C Clock gate */
+    i2c_dev->i2c_ctrl.i2c_i2c_ctrl_clk_gate_en = 1;
+#endif // CONFIG_IDF_TARGET_ESP32S2
+
+    /* Configure RTC I2C timing paramters */
+    ESP_RETURN_ON_ERROR(i2c_set_timing(cfg), RTCI2C_TAG, "Failed to configure RTC I2C timing");
+
+    return ESP_OK;
+}
diff --git a/examples/system/.build-test-rules.yml b/examples/system/.build-test-rules.yml
index 26179c8764..35afa15081 100644
--- a/examples/system/.build-test-rules.yml
+++ b/examples/system/.build-test-rules.yml
@@ -194,6 +194,10 @@ examples/system/ulp_riscv/gpio_interrupt:
       temporary: true
       reason: the other targets are not tested yet
 
+examples/system/ulp_riscv/i2c:
+  enable:
+    - if: SOC_RISCV_COPROC_SUPPORTED == 1
+
 examples/system/ulp_riscv/uart_print:
   enable:
     - if: SOC_RISCV_COPROC_SUPPORTED == 1
diff --git a/examples/system/ulp_riscv/i2c/CMakeLists.txt b/examples/system/ulp_riscv/i2c/CMakeLists.txt
new file mode 100644
index 0000000000..d186d07abc
--- /dev/null
+++ b/examples/system/ulp_riscv/i2c/CMakeLists.txt
@@ -0,0 +1,6 @@
+# The following lines of boilerplate have to be in your project's CMakeLists
+# in this exact order for cmake to work correctly
+cmake_minimum_required(VERSION 3.16)
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+project(ulp-riscv-rtc-i2c-example)
diff --git a/examples/system/ulp_riscv/i2c/README.md b/examples/system/ulp_riscv/i2c/README.md
new file mode 100644
index 0000000000..11ba448c06
--- /dev/null
+++ b/examples/system/ulp_riscv/i2c/README.md
@@ -0,0 +1,76 @@
+| Supported Targets | ESP32-S2 | ESP32-S3 |
+| ----------------- | -------- | -------- |
+
+# ULP RISC-V I2C Example
+
+This example demonstrates how to use the RTC I2C peripheral from the ULP RISC-V coprocessor in deep sleep.
+
+The ULP program is based on the BMP180 Temperature and Pressure sensor (https://cz.mouser.com/datasheet/2/783/BST-BMP180-DS000-1509579.pdf) which has an I2C interface. The main CPU initializes the RTC I2C peripheral, the BMP180 sensor and loads the ULP program. It then goes into deep sleep.
+
+The ULP program periodically measures the temperature and pressure values from the BMP180 sensor and wakesup the main CPU when the values are above a certain thershold.
+### Hardware Required
+
+* A development board with a SOC which has a RISC-V ULP coprocessor (e.g., ESP32-S2 Saola)
+* A BMP180 sensor module
+* A USB cable for power supply and programming
+
+## Example output
+
+Below is the output from this example.
+
+```
+Not a ULP-RISC V wakeup (cause = 0)
+Initializing RTC I2C ...
+RTC_I2C_STATUS_REG = 0x00000000
+Reading calibration data from BMP180 ...
+ac1 = 7819
+ac2 = -1152
+ac3 = -14317
+ac4 = 34252
+ac5 = 25122
+ac6 = 14289
+b1 = 6515
+b2 = 44
+mb = -32768
+mc = -11786
+md = 2746
+
+Reading initial uncompensated temperature and pressure data ...
+Uncompensated Temperature = 22865
+Uncompensated Pressure = 41768
+
+Real Temperature = 24.900000 deg celcius
+Real Pressure = 990.640000 hPa
+
+Entering in deep sleep
+
+ESP-ROM:esp32s2-rc4-20191025
+Build:Oct 25 2019
+rst:0x5 (DSLEEP),boot:0x9 (SPI_FAST_FLASH_BOOT)
+SPIWP:0xee
+mode:DIO, clock div:1
+load:0x3ffe6108,len:0x1298
+load:0x4004c000,len:0x92c
+load:0x40050000,len:0x2f04
+entry 0x4004c154
+W (76) spi_flash: Detected size(4096k) larger than the size in the binary image header(2048k). Using the size in the binary image header.
+ULP RISC-V woke up the main CPU
+Uncompensated Temperature = 22865
+Uncompensated Pressure = 41765
+Reading calibration data from BMP180 ...
+ac1 = 7819
+ac2 = -1152
+ac3 = -14317
+ac4 = 34252
+ac5 = 25122
+ac6 = 14289
+b1 = 6515
+b2 = 44
+mb = -32768
+mc = -11786
+md = 2746
+
+New Real Temperature = 24.900000 deg celcius
+New Real Pressure = 990.550000 hPa
+Entering in deep sleep
+```
diff --git a/examples/system/ulp_riscv/i2c/main/CMakeLists.txt b/examples/system/ulp_riscv/i2c/main/CMakeLists.txt
new file mode 100644
index 0000000000..1f929ff573
--- /dev/null
+++ b/examples/system/ulp_riscv/i2c/main/CMakeLists.txt
@@ -0,0 +1,25 @@
+idf_component_register(SRCS "ulp_riscv_rtc_i2c_example_main.c"
+                    INCLUDE_DIRS ""
+                    REQUIRES soc ulp)
+target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
+
+#
+# ULP support additions to component CMakeLists.txt.
+#
+# 1. The ULP app name must be unique (if multiple components use ULP).
+set(ulp_app_name ulp_${COMPONENT_NAME})
+#
+# 2. Specify all C and Assembly source files.
+#    Files should be placed into a separate directory (in this case, ulp/),
+#    which should not be added to COMPONENT_SRCS.
+set(ulp_riscv_sources "ulp/main.c")
+
+#
+# 3. List all the component source files which include automatically
+#    generated ULP export file, ${ulp_app_name}.h:
+set(ulp_exp_dep_srcs "ulp_riscv_rtc_i2c_example_main.c")
+
+#
+# 4. Call function to build ULP binary and embed in project using the argument
+#    values above.
+ulp_embed_binary(${ulp_app_name} "${ulp_riscv_sources}" "${ulp_exp_dep_srcs}")
diff --git a/examples/system/ulp_riscv/i2c/main/bmp180_defs.h b/examples/system/ulp_riscv/i2c/main/bmp180_defs.h
new file mode 100644
index 0000000000..d8ae173e92
--- /dev/null
+++ b/examples/system/ulp_riscv/i2c/main/bmp180_defs.h
@@ -0,0 +1,110 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+#pragma once
+
+/***************************************************
+ * BMP180 Register Addresses
+ ***************************************************/
+#define BMP180_SENSOR_I2C_ADDR                  0x77
+#define BMP180_SENSOR_REG_ADDR_WHO_AM_I         0xD0
+#define BMP180_SENSOR_REG_ADDR_SOFT_RESET       0xE0
+#define BMP180_SENSOR_REG_ADDR_AC1_MSB          0xAA
+#define BMP180_SENSOR_REG_ADDR_AC1_LSB          0xAB
+#define BMP180_SENSOR_REG_ADDR_AC2_MSB          0xAC
+#define BMP180_SENSOR_REG_ADDR_AC2_LSB          0xAD
+#define BMP180_SENSOR_REG_ADDR_AC3_MSB          0xAE
+#define BMP180_SENSOR_REG_ADDR_AC3_LSB          0xAF
+#define BMP180_SENSOR_REG_ADDR_AC4_MSB          0xB0
+#define BMP180_SENSOR_REG_ADDR_AC4_LSB          0xB1
+#define BMP180_SENSOR_REG_ADDR_AC5_MSB          0xB2
+#define BMP180_SENSOR_REG_ADDR_AC5_LSB          0xB3
+#define BMP180_SENSOR_REG_ADDR_AC6_MSB          0xB4
+#define BMP180_SENSOR_REG_ADDR_AC6_LSB          0xB5
+#define BMP180_SENSOR_REG_ADDR_B1_MSB           0xB6
+#define BMP180_SENSOR_REG_ADDR_B1_LSB           0xB7
+#define BMP180_SENSOR_REG_ADDR_B2_MSB           0xB8
+#define BMP180_SENSOR_REG_ADDR_B2_LSB           0xB9
+#define BMP180_SENSOR_REG_ADDR_MB_MSB           0xBA
+#define BMP180_SENSOR_REG_ADDR_MB_LSB           0xBB
+#define BMP180_SENSOR_REG_ADDR_MC_MSB           0xBC
+#define BMP180_SENSOR_REG_ADDR_MC_LSB           0xBD
+#define BMP180_SENSOR_REG_ADDR_MD_MSB           0xBE
+#define BMP180_SENSOR_REG_ADDR_MD_LSB           0xBF
+#define BMP180_SENSOR_REG_ADDR_CTRL_REG         0xF4
+#define BMP180_SENSOR_REG_ADDR_SENSOR_DATA_MSB  0xF6
+#define BMP180_SENSOR_REG_ADDR_SENSOR_DATA_LSB  0xF7
+#define BMP180_SENSOR_REG_ADDR_SENSOR_DATA_XLSB 0xF8
+
+/***************************************************
+ * BMP180 Control Commands
+ ***************************************************/
+#define BMP180_SENSOR_CMD_READ_TEMPERATURE      0x2E
+#define BMP180_SENSOR_CMD_READ_PRESSURE_OSS_0   0x34
+#define BMP180_SENSOR_CMD_READ_PRESSURE_OSS_1   0x74
+#define BMP180_SENSOR_CMD_READ_PRESSURE_OSS_2   0xB4
+#define BMP180_SENSOR_CMD_READ_PRESSURE_OSS_3   0xF4
+#define BMP180_SENSOR_CMD_SOFT_RESET            0xB6
+
+/***************************************************
+ * BMP180 Chip ID
+ ***************************************************/
+#define BMP180_SENSOR_CHIP_ID                   0x55
+
+/***************************************************
+ * BMP180 Calibration Data
+ ***************************************************/
+typedef struct {
+    int16_t  ac1;
+    int16_t  ac2;
+    int16_t  ac3;
+    uint16_t ac4;
+    uint16_t ac5;
+    uint16_t ac6;
+    int16_t  b1;
+    int16_t  b2;
+    int16_t  mb;
+    int16_t  mc;
+    int16_t  md;
+} bmp180_cal_data_t;
+
+bmp180_cal_data_t bmp180_cal_data;
+
+/***************************************************
+ * BMP180 Oversampling setting to measure pressure
+ ***************************************************/
+typedef enum {
+    OSS_0 = 0,  // Ultra low power
+    OSS_1 = 1,  // Standard
+    OSS_2 = 2,  // High resolution
+    OSS_3 = 3   // Ultra high resolution
+} oss_mode_t;
+
+/***************************************************
+ * BMP180 Interaction APIs
+ ***************************************************/
+static void bmp180_read_cal_data(void);                                 // Read cal data
+static void bmp180_read_ut_data(int16_t *ut_data);                      // Read uncompensated temperature
+static void bmp180_read_up_data(int32_t *up_data, oss_mode_t oss_mode); // Read uncompensated pressure
+
+/************************************************
+ * BMP180 Utility APIs
+ ************************************************/
+static void bmp180_read16(uint16_t *data_out, uint32_t reg_msb, uint32_t reg_lsb);
+static int32_t bmp180_calculate_real_temp(int32_t ut_data);
+static int32_t bmp180_calculate_real_pressure(int32_t up_data, int32_t ut_data, oss_mode_t oss_mode);
+
+/************************************************
+ * Pressure measurement mode
+ ************************************************/
+#define EXAMPLE_OSS_MODE        OSS_0
+
+/************************************************
+ * Temperature and Pressure thresholds (uncompensated) to wake up Main CPU
+ * The threshold values have been selected for demp purposes and may not
+ * represent real world use case.
+ ************************************************/
+#define EXAMPLE_UT_THRESHOLD    20000
+#define EXAMPLE_UP_THRESHOLD    40000
diff --git a/examples/system/ulp_riscv/i2c/main/ulp/main.c b/examples/system/ulp_riscv/i2c/main/ulp/main.c
new file mode 100644
index 0000000000..ba545ac6ea
--- /dev/null
+++ b/examples/system/ulp_riscv/i2c/main/ulp/main.c
@@ -0,0 +1,126 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+/* ULP RISC-V RTC I2C example
+
+   This example code is in the Public Domain (or CC0 licensed, at your option.)
+
+   Unless required by applicable law or agreed to in writing, this
+   software is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+   CONDITIONS OF ANY KIND, either express or implied.
+
+   This code runs on ULP RISC-V coprocessor
+*/
+
+#include <stdint.h>
+#include "ulp_riscv.h"
+#include "ulp_riscv_utils.h"
+#include "ulp_riscv_i2c_ulp_core.h"
+#include "../bmp180_defs.h"
+
+/************************************************
+ * Shared data between main CPU and ULP
+ ************************************************/
+int16_t ut_data = 0;
+int32_t up_data = 0;
+int32_t ut_threshold = EXAMPLE_UT_THRESHOLD;
+int32_t up_threshold = EXAMPLE_UP_THRESHOLD;
+oss_mode_t oss_mode = EXAMPLE_OSS_MODE;
+
+int main (void)
+{
+    /* Read uncompensated temperature */
+    bmp180_read_ut_data(&ut_data);
+
+    /* Read uncompensated pressure */
+    bmp180_read_up_data(&up_data, oss_mode);
+
+    /* Wakeup the main CPU if either the uncompensated temperature or uncompensated pressure values
+     * are more than their respective threshold values.
+     */
+    if ((ut_data > ut_threshold) || (up_data > up_threshold)) {
+        ulp_riscv_wakeup_main_processor();
+    }
+
+    return 0;
+}
+
+static void bmp180_read16(uint16_t *data_out, uint32_t reg_msb, uint32_t reg_lsb)
+{
+    uint8_t data_rd = 0;
+    *data_out = 0;
+
+    ulp_riscv_i2c_master_set_slave_reg_addr(reg_msb);
+    ulp_riscv_i2c_master_read_from_device(&data_rd, 1);
+    *data_out |= (uint16_t)(data_rd << 8);
+    ulp_riscv_i2c_master_set_slave_reg_addr(reg_lsb);
+    data_rd = 0;
+    ulp_riscv_i2c_master_read_from_device(&data_rd, 1);
+    *data_out |= (uint16_t)(data_rd);
+}
+
+static void bmp180_read_ut_data(int16_t *ut_data)
+{
+    /* Set slave register address to the control register */
+    ulp_riscv_i2c_master_set_slave_reg_addr(BMP180_SENSOR_REG_ADDR_CTRL_REG);
+
+    /* Setup control register to read temperature */
+    uint8_t cmd = BMP180_SENSOR_CMD_READ_TEMPERATURE;
+    ulp_riscv_i2c_master_write_to_device(&cmd, 1);
+
+    /* Wait at least 4.5 milliseconds for the sensor to complete the reading */
+    ulp_riscv_delay_cycles(5 * ULP_RISCV_CYCLES_PER_US * 1000);
+
+    /* Read uncompensated temperature data */
+    bmp180_read16((uint16_t *)ut_data, BMP180_SENSOR_REG_ADDR_SENSOR_DATA_MSB, BMP180_SENSOR_REG_ADDR_SENSOR_DATA_LSB);
+}
+
+static void bmp180_read_up_data(int32_t *up_data, oss_mode_t oss_mode)
+{
+    uint16_t press_high;
+    uint8_t press_low;
+
+    /* Set slave register address to the control register */
+    ulp_riscv_i2c_master_set_slave_reg_addr(BMP180_SENSOR_REG_ADDR_CTRL_REG);
+
+    /* Setup control register to read pressure */
+    uint8_t cmd = 0;
+    uint8_t wait = 0;
+    switch(oss_mode)
+    {
+        case OSS_0:
+            cmd = BMP180_SENSOR_CMD_READ_PRESSURE_OSS_0;
+            wait = 5; // Wait atleast 4.5 msec
+            break;
+        case OSS_1:
+            cmd = BMP180_SENSOR_CMD_READ_PRESSURE_OSS_1;
+            wait = 8; // Wait atleast 7.5 msec
+            break;
+        case OSS_2:
+            cmd = BMP180_SENSOR_CMD_READ_PRESSURE_OSS_2;
+            wait = 14; // Wait atleast 13.5 msec
+            break;
+        case OSS_3:
+            cmd = BMP180_SENSOR_CMD_READ_PRESSURE_OSS_3;
+            wait = 26; // Wait atleast 25.5 msec
+            break;
+    }
+
+    ulp_riscv_i2c_master_write_to_device(&cmd, 1);
+
+    /* Wait for the required amount of time for the sensor to complete the reading */
+    ulp_riscv_delay_cycles(wait * ULP_RISCV_CYCLES_PER_US * 1000);
+
+    /* Read uncompensated temperature data */
+
+    /* Read MSB + LSB */
+    bmp180_read16(&press_high, BMP180_SENSOR_REG_ADDR_SENSOR_DATA_MSB, BMP180_SENSOR_REG_ADDR_SENSOR_DATA_LSB);
+
+    /* Read XLSB */
+    ulp_riscv_i2c_master_set_slave_reg_addr(BMP180_SENSOR_REG_ADDR_SENSOR_DATA_XLSB);
+    ulp_riscv_i2c_master_read_from_device(&press_low, 1);
+
+    *up_data = (((uint32_t)press_high << 8) + (uint32_t)press_low) >> (8 - oss_mode);
+}
diff --git a/examples/system/ulp_riscv/i2c/main/ulp_riscv_rtc_i2c_example_main.c b/examples/system/ulp_riscv/i2c/main/ulp_riscv_rtc_i2c_example_main.c
new file mode 100644
index 0000000000..3cb3ff2307
--- /dev/null
+++ b/examples/system/ulp_riscv/i2c/main/ulp_riscv_rtc_i2c_example_main.c
@@ -0,0 +1,351 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+/* ULP RISC-V RTC I2C example
+
+   This example code is in the Public Domain (or CC0 licensed, at your option.)
+
+   Unless required by applicable law or agreed to in writing, this
+   software is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
+   CONDITIONS OF ANY KIND, either express or implied.
+*/
+
+#include <stdio.h>
+#include <math.h>
+#include "esp_sleep.h"
+#include "ulp_riscv.h"
+#include "ulp_riscv_i2c.h"
+#include "freertos/FreeRTOS.h"
+#include "freertos/task.h"
+#include "ulp_main.h"
+#include "bmp180_defs.h"
+
+extern const uint8_t ulp_main_bin_start[] asm("_binary_ulp_main_bin_start");
+extern const uint8_t ulp_main_bin_end[]   asm("_binary_ulp_main_bin_end");
+
+/************************************************
+ * ULP utility APIs
+ ************************************************/
+static void init_ulp_program(void);
+
+/************************************************
+ * RTC I2C utility APIs
+ ************************************************/
+static void init_i2c(void);
+
+void app_main(void)
+{
+    uint8_t data_rd = 0;
+    int16_t ut_data = 0;
+    int32_t up_data = 0;
+    int32_t temperature = 0;
+    int32_t pressure = 0;
+    oss_mode_t oss_mode;
+
+    esp_sleep_wakeup_cause_t cause = esp_sleep_get_wakeup_cause();
+
+    /* Not a wakeup from ULP
+     * Initialize RTC I2C
+     * Setup BMP180 sensor
+     * Store current temperature and pressure values
+     * Load the ULP firmware
+     * Go to deep sleep
+     */
+    if (cause != ESP_SLEEP_WAKEUP_ULP) {
+        printf("Not a ULP-RISC V wakeup (cause = %d)\n", cause);
+
+        /* Initialize RTC I2C */
+        init_i2c();
+
+        /* Configure I2C slave address */
+        ulp_riscv_i2c_master_set_slave_addr(BMP180_SENSOR_I2C_ADDR);
+
+        /* Reset the BMP180 sensor*/
+        ulp_riscv_i2c_master_set_slave_reg_addr(BMP180_SENSOR_REG_ADDR_SOFT_RESET);
+        uint8_t data_wr = BMP180_SENSOR_CMD_SOFT_RESET;
+        ulp_riscv_i2c_master_write_to_device(&data_wr, 1);
+
+        /* Confirm that the sensor is alive
+         * The BMP180 returns the chip id 0x55 on quering reg addr 0xD0
+         */
+        ulp_riscv_i2c_master_set_slave_reg_addr(BMP180_SENSOR_REG_ADDR_WHO_AM_I);
+        ulp_riscv_i2c_master_read_from_device(&data_rd, 1);
+        if (data_rd != BMP180_SENSOR_CHIP_ID) {
+            printf("ERROR: Cannot communicate with I2C sensor\n");
+            abort();
+        }
+
+        /* Read the calibration data */
+        printf("Reading calibration data from BMP180 ...\n");
+        bmp180_read_cal_data();
+        printf("\n");
+
+        /* Read uncompensated temperature and pressure */
+        printf("Reading initial uncompensated temperature and pressure data ...\n");
+        ut_data = 0;
+        up_data = 0;
+        oss_mode = EXAMPLE_OSS_MODE;
+        bmp180_read_ut_data(&ut_data);
+        bmp180_read_up_data(&up_data, oss_mode);
+        printf("Uncompensated Temperature = %d\n", ut_data);
+        printf("Uncompensated Pressure = %d\n", up_data);
+        printf("\n");
+
+        /* Calculate real temperature value */
+        temperature = bmp180_calculate_real_temp((int32_t)ut_data);
+        printf("Real Temperature = %f deg celcius\n", (float)(temperature/10.0));
+
+        /* Calculate real pressure value */
+        pressure = bmp180_calculate_real_pressure(up_data, (int32_t)ut_data, oss_mode);
+        printf("Real Pressure = %f hPa\n", pressure / 100.0);
+        printf("\n");
+
+        /* Load ULP firmware
+         *
+         * The ULP is responsible of monitoring the temperature and pressure values
+         * periodically. It will wakeup the main CPU if the temperature and pressure
+         * values are above a certain threshold.
+         */
+        init_ulp_program();
+    }
+
+    /* ULP RISC-V read and detected a temperature or pressure above the limit */
+    if (cause == ESP_SLEEP_WAKEUP_ULP) {
+        printf("ULP RISC-V woke up the main CPU\n");
+
+        /* Pause ULP while we are using the RTC I2C from the main CPU */
+        ulp_timer_stop();
+        ulp_riscv_halt();
+
+        printf("Uncompensated Temperature = %d\n", ulp_ut_data);
+        printf("Uncompensated Pressure = %d\n", ulp_up_data);
+
+        /* Read the calibration data again */
+        printf("Reading calibration data from BMP180 ...\n");
+        bmp180_read_cal_data();
+        printf("\n");
+
+        /* Calculate real temperature and pressure again */
+        temperature = 0;
+        temperature = bmp180_calculate_real_temp((int32_t)ulp_ut_data);
+        printf("New Real Temperature = %f deg celcius\n", (float)(temperature/10.0));
+
+        /* Calculate real pressure value */
+        pressure = 0;
+        pressure = bmp180_calculate_real_pressure(ulp_up_data, (int32_t)ulp_ut_data, oss_mode);
+        printf("New Real Pressure = %f hPa\n", pressure / 100.0);
+
+        /* Resume ULP and go to deep sleep again */
+        ulp_timer_resume();
+    }
+
+
+    /* Add a delay for everything to the printed before heading in to light sleep */
+    vTaskDelay(100);
+
+    /* Go back to sleep, only the ULP RISC-V will run */
+    printf("Entering deep sleep\n\n");
+
+    /* RTC peripheral power domain needs to be kept on to keep RTC I2C related configs during sleep */
+    esp_sleep_pd_config(ESP_PD_DOMAIN_RTC_PERIPH, ESP_PD_OPTION_ON);
+
+    ESP_ERROR_CHECK(esp_sleep_enable_ulp_wakeup());
+
+    esp_deep_sleep_start();
+}
+
+static void init_i2c(void)
+{
+    /* Configure RTC I2C */
+    printf("Initializing RTC I2C ...\n");
+    ulp_riscv_i2c_cfg_t i2c_cfg = ULP_RISCV_I2C_DEFAULT_CONFIG();
+    ulp_riscv_i2c_master_init(&i2c_cfg);
+}
+
+static void bmp180_read16(uint16_t *data_out, uint32_t reg_msb, uint32_t reg_lsb)
+{
+    uint8_t data_rd = 0;
+    *data_out = 0;
+
+    ulp_riscv_i2c_master_set_slave_reg_addr(reg_msb);
+    ulp_riscv_i2c_master_read_from_device(&data_rd, 1);
+    *data_out |= (uint16_t)(data_rd << 8);
+    ulp_riscv_i2c_master_set_slave_reg_addr(reg_lsb);
+    data_rd = 0;
+    ulp_riscv_i2c_master_read_from_device(&data_rd, 1);
+    *data_out |= (uint16_t)(data_rd);
+}
+
+static void bmp180_read_cal_data(void)
+{
+    /* AC1 */
+    bmp180_read16((uint16_t *)&bmp180_cal_data.ac1, BMP180_SENSOR_REG_ADDR_AC1_MSB, BMP180_SENSOR_REG_ADDR_AC1_LSB);
+    printf("ac1 = %d\n", bmp180_cal_data.ac1);
+
+    /* AC2 */
+    bmp180_read16((uint16_t *)&bmp180_cal_data.ac2, BMP180_SENSOR_REG_ADDR_AC2_MSB, BMP180_SENSOR_REG_ADDR_AC2_LSB);
+    printf("ac2 = %d\n", bmp180_cal_data.ac2);
+
+    /* AC3 */
+    bmp180_read16((uint16_t *)&bmp180_cal_data.ac3, BMP180_SENSOR_REG_ADDR_AC3_MSB, BMP180_SENSOR_REG_ADDR_AC3_LSB);
+    printf("ac3 = %d\n", bmp180_cal_data.ac3);
+
+    /* AC4 */
+    bmp180_read16(&bmp180_cal_data.ac4, BMP180_SENSOR_REG_ADDR_AC4_MSB, BMP180_SENSOR_REG_ADDR_AC4_LSB);
+    printf("ac4 = %u\n", bmp180_cal_data.ac4);
+
+    /* AC5 */
+    bmp180_read16(&bmp180_cal_data.ac5, BMP180_SENSOR_REG_ADDR_AC5_MSB, BMP180_SENSOR_REG_ADDR_AC5_LSB);
+    printf("ac5 = %u\n", bmp180_cal_data.ac5);
+
+    /* AC6 */
+    bmp180_read16(&bmp180_cal_data.ac6, BMP180_SENSOR_REG_ADDR_AC6_MSB, BMP180_SENSOR_REG_ADDR_AC6_LSB);
+    printf("ac6 = %u\n", bmp180_cal_data.ac6);
+
+    /* B1 */
+    bmp180_read16((uint16_t *)&bmp180_cal_data.b1, BMP180_SENSOR_REG_ADDR_B1_MSB, BMP180_SENSOR_REG_ADDR_B1_LSB);
+    printf("b1 = %d\n", bmp180_cal_data.b1);
+
+    /* B2 */
+    bmp180_read16((uint16_t *)&bmp180_cal_data.b2, BMP180_SENSOR_REG_ADDR_B2_MSB, BMP180_SENSOR_REG_ADDR_B2_LSB);
+    printf("b2 = %d\n", bmp180_cal_data.b2);
+
+    /* MB */
+    bmp180_read16((uint16_t *)&bmp180_cal_data.mb, BMP180_SENSOR_REG_ADDR_MB_MSB, BMP180_SENSOR_REG_ADDR_MB_LSB);
+    printf("mb = %d\n", bmp180_cal_data.mb);
+
+    /* MC */
+    bmp180_read16((uint16_t *)&bmp180_cal_data.mc, BMP180_SENSOR_REG_ADDR_MC_MSB, BMP180_SENSOR_REG_ADDR_MC_LSB);
+    printf("mc = %d\n", bmp180_cal_data.mc);
+
+    /* MD */
+    bmp180_read16((uint16_t *)&bmp180_cal_data.md, BMP180_SENSOR_REG_ADDR_MD_MSB, BMP180_SENSOR_REG_ADDR_MD_LSB);
+    printf("md = %d\n", bmp180_cal_data.md);
+}
+
+static void bmp180_read_ut_data(int16_t *ut_data)
+{
+    /* Set slave register address to the control register */
+    ulp_riscv_i2c_master_set_slave_reg_addr(BMP180_SENSOR_REG_ADDR_CTRL_REG);
+
+    /* Setup control register to read temperature */
+    uint8_t cmd = BMP180_SENSOR_CMD_READ_TEMPERATURE;
+    ulp_riscv_i2c_master_write_to_device(&cmd, 1);
+
+    /* Wait at least 4.5 milliseconds for the sensor to complete the reading */
+    vTaskDelay(pdMS_TO_TICKS(5));
+
+    /* Read uncompensated temperature data */
+    bmp180_read16((uint16_t *)ut_data, BMP180_SENSOR_REG_ADDR_SENSOR_DATA_MSB, BMP180_SENSOR_REG_ADDR_SENSOR_DATA_LSB);
+}
+
+static int32_t computeb5(int32_t ut_data)
+{
+    int32_t x1 = (ut_data - (int32_t)bmp180_cal_data.ac6) * ((int32_t)bmp180_cal_data.ac5) >> 15;
+    int32_t x2 = ((int32_t)bmp180_cal_data.mc << 11) / (x1 + (int32_t)bmp180_cal_data.md);
+    return x1 + x2;
+}
+
+static int32_t bmp180_calculate_real_temp(int32_t ut_data)
+{
+    int32_t b5 = computeb5(ut_data);
+    int32_t t = (b5 + 8) >> 4;
+
+    return t;
+}
+
+static void bmp180_read_up_data(int32_t *up_data, oss_mode_t oss_mode)
+{
+    uint16_t press_high;
+    uint8_t press_low;
+
+    /* Set slave register address to the control register */
+    ulp_riscv_i2c_master_set_slave_reg_addr(BMP180_SENSOR_REG_ADDR_CTRL_REG);
+
+    /* Setup control register to read pressure */
+    uint8_t cmd = 0;
+    uint8_t wait = 0;
+    switch(oss_mode)
+    {
+        case OSS_0:
+            cmd = BMP180_SENSOR_CMD_READ_PRESSURE_OSS_0;
+            wait = 5; // Wait atleast 4.5 msec
+            break;
+        case OSS_1:
+            cmd = BMP180_SENSOR_CMD_READ_PRESSURE_OSS_1;
+            wait = 8; // Wait atleast 7.5 msec
+            break;
+        case OSS_2:
+            cmd = BMP180_SENSOR_CMD_READ_PRESSURE_OSS_2;
+            wait = 14; // Wait atleast 13.5 msec
+            break;
+        case OSS_3:
+            cmd = BMP180_SENSOR_CMD_READ_PRESSURE_OSS_3;
+            wait = 26; // Wait atleast 25.5 msec
+            break;
+    }
+
+    ulp_riscv_i2c_master_write_to_device(&cmd, 1);
+
+    /* Wait for the required amount of time for the sensor to complete the reading */
+    vTaskDelay(pdMS_TO_TICKS(wait));
+
+    /* Read uncompensated temperature data */
+
+    /* Read MSB + LSB */
+    bmp180_read16(&press_high, BMP180_SENSOR_REG_ADDR_SENSOR_DATA_MSB, BMP180_SENSOR_REG_ADDR_SENSOR_DATA_LSB);
+
+    /* Read XLSB */
+    ulp_riscv_i2c_master_set_slave_reg_addr(BMP180_SENSOR_REG_ADDR_SENSOR_DATA_XLSB);
+    ulp_riscv_i2c_master_read_from_device(&press_low, 1);
+
+    *up_data = (((uint32_t)press_high << 8) + (uint32_t)press_low) >> (8 - oss_mode);
+}
+
+static int32_t bmp180_calculate_real_pressure(int32_t up_data, int32_t ut_data, oss_mode_t oss_mode)
+{
+    int32_t p, x1, x2, x3, b3, b5, b6;
+    uint32_t b4, b7;
+
+    b5 = computeb5(ut_data);
+    b6 = b5 - 4000;
+    x1 = (bmp180_cal_data.b2 * ((b6 * b6) >> 12)) >> 11;
+    x2 = (bmp180_cal_data.ac2 * b6) >> 11;
+    x3 = x1 + x2;
+    b3 = (((((int32_t) bmp180_cal_data.ac1) * 4 + x3) << oss_mode) + 2) >> 2;
+    x1 = (bmp180_cal_data.ac3 * b6) >> 13;
+    x2 = (bmp180_cal_data.b1 * ((b6 * b6) >> 12)) >> 16;
+    x3 = ((x1 + x2) + 2) >> 2;
+    b4 = (bmp180_cal_data.ac4 * (uint32_t) (x3 + 32768)) >> 15;
+    b7 = ((uint32_t) (up_data - b3) * (50000 >> oss_mode));
+
+    if (b7 < 0x80000000) {
+        p = (b7 << 1) / b4;
+    } else {
+        p = (b7 / b4) << 1;
+    }
+
+    x1 = (p >> 8) * (p >> 8);
+    x1 = (x1 * 3038) >> 16;
+    x2 = (-7357 * p) >> 16;
+    p = p + ((x1 + x2 + 3791) >> 4);
+
+    return p;
+}
+
+static void init_ulp_program(void)
+{
+    esp_err_t err = ulp_riscv_load_binary(ulp_main_bin_start, (ulp_main_bin_end - ulp_main_bin_start));
+    ESP_ERROR_CHECK(err);
+
+    /* The first argument is the period index, which is not used by the ULP-RISC-V timer
+     * The second argument is the period in microseconds, which gives a wakeup time period of: 20ms
+     */
+    ulp_set_wakeup_period(0, 20000);
+
+    /* Start the program */
+    err = ulp_riscv_run();
+    ESP_ERROR_CHECK(err);
+}
diff --git a/examples/system/ulp_riscv/i2c/sdkconfig.defaults b/examples/system/ulp_riscv/i2c/sdkconfig.defaults
new file mode 100644
index 0000000000..a28f71162e
--- /dev/null
+++ b/examples/system/ulp_riscv/i2c/sdkconfig.defaults
@@ -0,0 +1,9 @@
+# Enable ULP
+CONFIG_ULP_COPROC_ENABLED=y
+CONFIG_ULP_COPROC_RISCV=y
+CONFIG_ULP_COPROC_RESERVE_MEM=4096
+# Set log level to Warning to produce clean output
+CONFIG_BOOTLOADER_LOG_LEVEL_WARN=y
+CONFIG_BOOTLOADER_LOG_LEVEL=2
+CONFIG_LOG_DEFAULT_LEVEL_WARN=y
+CONFIG_LOG_DEFAULT_LEVEL=2

From 9c28e3f1cb28072eb44fdabfae89e860f32d9ef7 Mon Sep 17 00:00:00 2001
From: Chen Yudong <chenyudong@espressif.com>
Date: Wed, 31 Aug 2022 22:51:03 +0800
Subject: [PATCH 347/665] example_common: fix netif ips may be printed before
 got ipv4

---
 .../protocol_examples_common/eth_connect.c    | 32 +++++++++++----
 .../include/example_common_private.h          |  7 ----
 .../protocol_examples_common/wifi_connect.c   | 41 ++++++++++++++-----
 3 files changed, 55 insertions(+), 25 deletions(-)

diff --git a/examples/common_components/protocol_examples_common/eth_connect.c b/examples/common_components/protocol_examples_common/eth_connect.c
index 71f06e2910..0b7d8f4b1a 100644
--- a/examples/common_components/protocol_examples_common/eth_connect.c
+++ b/examples/common_components/protocol_examples_common/eth_connect.c
@@ -21,6 +21,9 @@
 
 static const char *TAG = "ethernet_connect";
 static SemaphoreHandle_t s_semph_get_ip_addrs = NULL;
+#if CONFIG_EXAMPLE_CONNECT_IPV6
+static SemaphoreHandle_t s_semph_get_ip6_addrs = NULL;
+#endif
 
 static esp_netif_t *eth_start(void);
 static void eth_stop(void);
@@ -36,9 +39,7 @@ static void eth_on_got_ip(void *arg, esp_event_base_t event_base,
         return;
     }
     ESP_LOGI(TAG, "Got IPv4 event: Interface \"%s\" address: " IPSTR, esp_netif_get_desc(event->esp_netif), IP2STR(&event->ip_info.ip));
-    if (s_semph_get_ip_addrs) {
-        xSemaphoreGive(s_semph_get_ip_addrs);
-    }
+    xSemaphoreGive(s_semph_get_ip_addrs);
 }
 
 #if CONFIG_EXAMPLE_CONNECT_IPV6
@@ -54,7 +55,7 @@ static void eth_on_got_ipv6(void *arg, esp_event_base_t event_base,
     ESP_LOGI(TAG, "Got IPv6 event: Interface \"%s\" address: " IPV6STR ", type: %s", esp_netif_get_desc(event->esp_netif),
              IPV62STR(event->ip6_info.ip), example_ipv6_addr_types_to_str[ipv6_type]);
     if (ipv6_type == EXAMPLE_CONNECT_PREFERRED_IPV6_TYPE) {
-        xSemaphoreGive(s_semph_get_ip_addrs);
+        xSemaphoreGive(s_semph_get_ip6_addrs);
     }
 }
 
@@ -204,16 +205,31 @@ void example_ethernet_shutdown(void)
     }
     vSemaphoreDelete(s_semph_get_ip_addrs);
     s_semph_get_ip_addrs = NULL;
+#if CONFIG_EXAMPLE_CONNECT_IPV6
+    vSemaphoreDelete(s_semph_get_ip6_addrs);
+    s_semph_get_ip6_addrs = NULL;
+#endif
     eth_stop();
 }
 
 esp_err_t example_ethernet_connect(void)
 {
-    s_semph_get_ip_addrs = xSemaphoreCreateCounting(NR_OF_IP_ADDRESSES_TO_WAIT_FOR, 0);
+    s_semph_get_ip_addrs = xSemaphoreCreateBinary();
+    if (s_semph_get_ip_addrs == NULL) {
+        return ESP_ERR_NO_MEM;
+    }
+#if CONFIG_EXAMPLE_CONNECT_IPV6
+    s_semph_get_ip6_addrs = xSemaphoreCreateBinary();
+    if (s_semph_get_ip6_addrs == NULL) {
+        vSemaphoreDelete(s_semph_get_ip_addrs);
+        return ESP_ERR_NO_MEM;
+    }
+#endif
     eth_start();
     ESP_LOGI(TAG, "Waiting for IP(s).");
-    for (int i = 0; i < NR_OF_IP_ADDRESSES_TO_WAIT_FOR; ++i) {
-        xSemaphoreTake(s_semph_get_ip_addrs, portMAX_DELAY);
-    }
+    xSemaphoreTake(s_semph_get_ip_addrs, portMAX_DELAY);
+#if CONFIG_EXAMPLE_CONNECT_IPV6
+    xSemaphoreTake(s_semph_get_ip6_addrs, portMAX_DELAY);
+#endif
     return ESP_OK;
 }
diff --git a/examples/common_components/protocol_examples_common/include/example_common_private.h b/examples/common_components/protocol_examples_common/include/example_common_private.h
index 03518bfbac..4921e477ea 100644
--- a/examples/common_components/protocol_examples_common/include/example_common_private.h
+++ b/examples/common_components/protocol_examples_common/include/example_common_private.h
@@ -15,13 +15,6 @@
 extern "C" {
 #endif
 
-#if CONFIG_EXAMPLE_CONNECT_IPV6
-#define NR_OF_IP_ADDRESSES_TO_WAIT_FOR (2)
-#else
-#define NR_OF_IP_ADDRESSES_TO_WAIT_FOR (1)
-#endif
-
-
 #if CONFIG_EXAMPLE_CONNECT_IPV6
 #define MAX_IP6_ADDRS_PER_NETIF (5)
 
diff --git a/examples/common_components/protocol_examples_common/wifi_connect.c b/examples/common_components/protocol_examples_common/wifi_connect.c
index 682367fffc..3e10407d93 100644
--- a/examples/common_components/protocol_examples_common/wifi_connect.c
+++ b/examples/common_components/protocol_examples_common/wifi_connect.c
@@ -22,6 +22,9 @@
 static const char *TAG = "example_connect";
 static esp_netif_t *s_example_sta_netif = NULL;
 static SemaphoreHandle_t s_semph_get_ip_addrs = NULL;
+#if CONFIG_EXAMPLE_CONNECT_IPV6
+static SemaphoreHandle_t s_semph_get_ip6_addrs = NULL;
+#endif
 
 #if CONFIG_EXAMPLE_WIFI_SCAN_METHOD_FAST
 #define EXAMPLE_WIFI_SCAN_METHOD WIFI_FAST_SCAN
@@ -63,13 +66,15 @@ static void example_handler_on_wifi_disconnect(void *arg, esp_event_base_t event
     s_retry_num++;
     if (s_retry_num > CONFIG_EXAMPLE_WIFI_CONN_MAX_RETRY) {
         ESP_LOGI(TAG, "WiFi Connect failed %d times, stop reconnect.", s_retry_num);
+        /* let example_wifi_sta_do_connect() return */
         if (s_semph_get_ip_addrs) {
-            /* let example_wifi_sta_do_connect() return */
             xSemaphoreGive(s_semph_get_ip_addrs);
-#if CONFIG_EXAMPLE_CONNECT_IPV6
-            xSemaphoreGive(s_semph_get_ip_addrs);
-#endif
         }
+#if CONFIG_EXAMPLE_CONNECT_IPV6
+        if (s_semph_get_ip6_addrs) {
+            xSemaphoreGive(s_semph_get_ip6_addrs);
+        }
+#endif
         return;
     }
     ESP_LOGI(TAG, "Wi-Fi disconnected, trying to reconnect...");
@@ -117,8 +122,8 @@ static void example_handler_on_sta_got_ipv6(void *arg, esp_event_base_t event_ba
              IPV62STR(event->ip6_info.ip), example_ipv6_addr_types_to_str[ipv6_type]);
 
     if (ipv6_type == EXAMPLE_CONNECT_PREFERRED_IPV6_TYPE) {
-        if (s_semph_get_ip_addrs) {
-            xSemaphoreGive(s_semph_get_ip_addrs);
+        if (s_semph_get_ip6_addrs) {
+            xSemaphoreGive(s_semph_get_ip6_addrs);
         } else {
             ESP_LOGI(TAG, "- IPv6 address: " IPV6STR ", type: %s", IPV62STR(event->ip6_info.ip), example_ipv6_addr_types_to_str[ipv6_type]);
         }
@@ -162,7 +167,17 @@ void example_wifi_stop(void)
 esp_err_t example_wifi_sta_do_connect(wifi_config_t wifi_config, bool wait)
 {
     if (wait) {
-        s_semph_get_ip_addrs = xSemaphoreCreateCounting(NR_OF_IP_ADDRESSES_TO_WAIT_FOR, 0);
+        s_semph_get_ip_addrs = xSemaphoreCreateBinary();
+        if (s_semph_get_ip_addrs == NULL) {
+            return ESP_ERR_NO_MEM;
+        }
+#if CONFIG_EXAMPLE_CONNECT_IPV6
+        s_semph_get_ip6_addrs = xSemaphoreCreateBinary();
+        if (s_semph_get_ip6_addrs == NULL) {
+            vSemaphoreDelete(s_semph_get_ip_addrs);
+            return ESP_ERR_NO_MEM;
+        }
+#endif
     }
     s_retry_num = 0;
     ESP_ERROR_CHECK(esp_event_handler_register(WIFI_EVENT, WIFI_EVENT_STA_DISCONNECTED, &example_handler_on_wifi_disconnect, NULL));
@@ -181,9 +196,10 @@ esp_err_t example_wifi_sta_do_connect(wifi_config_t wifi_config, bool wait)
     }
     if (wait) {
         ESP_LOGI(TAG, "Waiting for IP(s)");
-        for (int i = 0; i < NR_OF_IP_ADDRESSES_TO_WAIT_FOR; ++i) {
-            xSemaphoreTake(s_semph_get_ip_addrs, portMAX_DELAY);
-        }
+        xSemaphoreTake(s_semph_get_ip_addrs, portMAX_DELAY);
+#if CONFIG_EXAMPLE_CONNECT_IPV6
+        xSemaphoreTake(s_semph_get_ip6_addrs, portMAX_DELAY);
+#endif
         if (s_retry_num > CONFIG_EXAMPLE_WIFI_CONN_MAX_RETRY) {
             return ESP_FAIL;
         }
@@ -202,6 +218,11 @@ esp_err_t example_wifi_sta_do_disconnect(void)
     if (s_semph_get_ip_addrs) {
         vSemaphoreDelete(s_semph_get_ip_addrs);
     }
+#if CONFIG_EXAMPLE_CONNECT_IPV6
+    if (s_semph_get_ip6_addrs) {
+        vSemaphoreDelete(s_semph_get_ip6_addrs);
+    }
+#endif
     return esp_wifi_disconnect();
 }
 

From 4e830d843ae9271462ad27c1716fd32d30bed280 Mon Sep 17 00:00:00 2001
From: Shreyas Sheth <shreyas.sheth@espressif.com>
Date: Fri, 2 Sep 2022 14:49:41 +0530
Subject: [PATCH 348/665] esp_wifi: Remove
 ieee80211_crypto_aes_128_cmac_decrypt from esp32c2 rom

---
 components/esp_rom/esp32c2/ld/esp32c2.rom.ld | 1 -
 1 file changed, 1 deletion(-)

diff --git a/components/esp_rom/esp32c2/ld/esp32c2.rom.ld b/components/esp_rom/esp32c2/ld/esp32c2.rom.ld
index e782a058b2..531a345a01 100644
--- a/components/esp_rom/esp32c2/ld/esp32c2.rom.ld
+++ b/components/esp_rom/esp32c2/ld/esp32c2.rom.ld
@@ -2034,7 +2034,6 @@ ieee80211_encap_amsdu = 0x400020f0;
 ieee80211_output_raw_process = 0x400020f4;
 ieee80211_raw_frame_sanity_check = 0x400020fc;
 ieee80211_crypto_aes_128_cmac_encrypt = 0x40002100;
-ieee80211_crypto_aes_128_cmac_decrypt = 0x40002104;
 ieee80211_alloc_tx_buf = 0x40002108;
 ieee80211_output_do = 0x4000210c;
 ieee80211_send_nulldata = 0x40002110;

From 045b65e85d18aeca86d7136b3a81842c9817d3f1 Mon Sep 17 00:00:00 2001
From: laokaiyao <laokaiyao@espressif.com>
Date: Tue, 30 Aug 2022 14:50:10 +0800
Subject: [PATCH 349/665] touch_senser: fixed ci issue timer expired after it
 is deleted

---
 components/driver/esp32/touch_sensor.c        | 75 ++++++++++---------
 .../touch_sensor_v1/main/test_touch_v1.c      |  3 +-
 2 files changed, 42 insertions(+), 36 deletions(-)

diff --git a/components/driver/esp32/touch_sensor.c b/components/driver/esp32/touch_sensor.c
index 6548c94487..524ee41d9c 100644
--- a/components/driver/esp32/touch_sensor.c
+++ b/components/driver/esp32/touch_sensor.c
@@ -15,7 +15,7 @@
 #include "freertos/FreeRTOS.h"
 #include "freertos/xtensa_api.h"
 #include "freertos/semphr.h"
-#include "freertos/timers.h"
+#include "esp_timer.h"
 #include "esp_intr_alloc.h"
 #include "driver/rtc_io.h"
 #include "driver/touch_pad.h"
@@ -32,7 +32,7 @@
 #include "hal/touch_sensor_hal.h"
 
 typedef struct {
-    TimerHandle_t timer;
+    esp_timer_handle_t timer;
     uint16_t filtered_val[TOUCH_PAD_MAX];
     uint32_t filter_last_val[TOUCH_PAD_MAX];
     uint16_t raw_val[TOUCH_PAD_MAX];
@@ -103,7 +103,6 @@ static void touch_pad_filter_cb(void *arg)
     }
     uint16_t val = 0;
     touch_fsm_mode_t mode;
-    xSemaphoreTake(rtc_touch_mux, portMAX_DELAY);
     touch_pad_get_fsm_mode(&mode);
     for (int i = 0; i < TOUCH_PAD_MAX; i++) {
         if ((s_touch_pad_init_bit >> i) & 0x1) {
@@ -117,8 +116,6 @@ static void touch_pad_filter_cb(void *arg)
                 (s_touch_pad_filter->filter_last_val[i] + TOUCH_PAD_SHIFT_ROUND_DEFAULT) >> TOUCH_PAD_SHIFT_DEFAULT;
         }
     }
-    xTimerReset(s_touch_pad_filter->timer, portMAX_DELAY);
-    xSemaphoreGive(rtc_touch_mux);
     if (s_filter_cb) {
         //return the raw data and filtered data.
         s_filter_cb(s_touch_pad_filter->raw_val, s_touch_pad_filter->filtered_val);
@@ -335,11 +332,17 @@ esp_err_t touch_pad_init(void)
 esp_err_t touch_pad_deinit(void)
 {
     ESP_RETURN_ON_FALSE(rtc_touch_mux, ESP_FAIL, TOUCH_TAG,  "Touch pad not initialized");
-    if (s_touch_pad_filter) {
-        touch_pad_filter_stop();
-        touch_pad_filter_delete();
-    }
+    esp_err_t ret = ESP_OK;
     xSemaphoreTake(rtc_touch_mux, portMAX_DELAY);
+    if (s_touch_pad_filter) {
+        if (s_touch_pad_filter->timer) {
+            ESP_GOTO_ON_ERROR(esp_timer_stop(s_touch_pad_filter->timer), err, TOUCH_TAG, "failed to stop the timer");
+            ESP_GOTO_ON_ERROR(esp_timer_delete(s_touch_pad_filter->timer), err, TOUCH_TAG, "failed to delete the timer");
+            s_touch_pad_filter->timer = NULL;
+        }
+        free(s_touch_pad_filter);
+        s_touch_pad_filter = NULL;
+    }
     s_touch_pad_init_bit = 0x0000;
     TOUCH_ENTER_CRITICAL();
     touch_hal_deinit();
@@ -348,6 +351,9 @@ esp_err_t touch_pad_deinit(void)
     vSemaphoreDelete(rtc_touch_mux);
     rtc_touch_mux = NULL;
     return ESP_OK;
+err:
+    xSemaphoreGive(rtc_touch_mux);
+    return ret;
 }
 
 static esp_err_t _touch_pad_read(touch_pad_t touch_num, uint16_t *touch_value, touch_fsm_mode_t mode)
@@ -420,13 +426,10 @@ esp_err_t touch_pad_set_filter_period(uint32_t new_period_ms)
 
     esp_err_t ret = ESP_OK;
     xSemaphoreTake(rtc_touch_mux, portMAX_DELAY);
-    if (s_touch_pad_filter) {
-        xTimerChangePeriod(s_touch_pad_filter->timer, new_period_ms / portTICK_PERIOD_MS, portMAX_DELAY);
-        s_touch_pad_filter->period = new_period_ms;
-    } else {
-        ESP_LOGE(TOUCH_TAG, "Touch pad filter deleted");
-        ret = ESP_ERR_INVALID_STATE;
-    }
+    ESP_GOTO_ON_ERROR(esp_timer_stop(s_touch_pad_filter->timer), err, TOUCH_TAG, "failed to stop the timer");
+    ESP_GOTO_ON_ERROR(esp_timer_start_periodic(s_touch_pad_filter->timer, new_period_ms), err, TOUCH_TAG, "failed to start the timer");
+    s_touch_pad_filter->period = new_period_ms;
+err:
     xSemaphoreGive(rtc_touch_mux);
     return ret;
 }
@@ -462,17 +465,24 @@ esp_err_t touch_pad_filter_start(uint32_t filter_period_ms)
         }
     }
     if (s_touch_pad_filter->timer == NULL) {
-        s_touch_pad_filter->timer = xTimerCreate("filter_tmr", filter_period_ms / portTICK_PERIOD_MS, pdFALSE,
-                                    NULL, (TimerCallbackFunction_t) touch_pad_filter_cb);
+        esp_timer_create_args_t timer_cfg = {
+            .callback = touch_pad_filter_cb,
+            .arg = NULL,
+            .dispatch_method = ESP_TIMER_TASK,
+            .name = "touch filter timer",
+            .skip_unhandled_events = true,
+        };
+        esp_timer_create(&timer_cfg, &(s_touch_pad_filter->timer));
         if (s_touch_pad_filter->timer == NULL) {
             free(s_touch_pad_filter);
             s_touch_pad_filter = NULL;
             goto err_no_mem;
         }
         s_touch_pad_filter->period = filter_period_ms;
+        esp_timer_start_periodic(s_touch_pad_filter->timer, filter_period_ms);
     }
     xSemaphoreGive(rtc_touch_mux);
-    touch_pad_filter_cb(NULL);
+
     return ESP_OK;
 
 err_no_mem:
@@ -484,13 +494,10 @@ esp_err_t touch_pad_filter_stop(void)
 {
     ESP_RETURN_ON_FALSE(s_touch_pad_filter, ESP_ERR_INVALID_STATE, TOUCH_TAG,  "Touch pad filter not initialized");
     ESP_RETURN_ON_FALSE(rtc_touch_mux, ESP_ERR_INVALID_STATE, TOUCH_TAG,  "Touch pad not initialized");
-    esp_err_t ret = ESP_OK;
     xSemaphoreTake(rtc_touch_mux, portMAX_DELAY);
-    if (s_touch_pad_filter) {
-        xTimerStop(s_touch_pad_filter->timer, portMAX_DELAY);
-    } else {
-        ESP_LOGE(TOUCH_TAG, "Touch pad filter deleted");
-        ret = ESP_ERR_INVALID_STATE;
+    esp_err_t ret = esp_timer_stop(s_touch_pad_filter->timer);
+    if (ret != ESP_OK) {
+        ESP_LOGE(TOUCH_TAG, "failed to stop the timer");
     }
     xSemaphoreGive(rtc_touch_mux);
     return ret;
@@ -500,16 +507,16 @@ esp_err_t touch_pad_filter_delete(void)
 {
     ESP_RETURN_ON_FALSE(s_touch_pad_filter, ESP_ERR_INVALID_STATE, TOUCH_TAG,  "Touch pad filter not initialized");
     ESP_RETURN_ON_FALSE(rtc_touch_mux, ESP_ERR_INVALID_STATE, TOUCH_TAG,  "Touch pad not initialized");
+    esp_err_t ret = ESP_OK;
     xSemaphoreTake(rtc_touch_mux, portMAX_DELAY);
-    if (s_touch_pad_filter) {
-        if (s_touch_pad_filter->timer) {
-            xTimerStop(s_touch_pad_filter->timer, portMAX_DELAY);
-            xTimerDelete(s_touch_pad_filter->timer, portMAX_DELAY);
-            s_touch_pad_filter->timer = NULL;
-        }
-        free(s_touch_pad_filter);
-        s_touch_pad_filter = NULL;
+    if (s_touch_pad_filter->timer) {
+        ESP_GOTO_ON_ERROR(esp_timer_stop(s_touch_pad_filter->timer), err, TOUCH_TAG, "failed to stop the timer");
+        ESP_GOTO_ON_ERROR(esp_timer_delete(s_touch_pad_filter->timer), err, TOUCH_TAG, "failed to delete the timer");
+        s_touch_pad_filter->timer = NULL;
     }
+    free(s_touch_pad_filter);
+    s_touch_pad_filter = NULL;
+err:
     xSemaphoreGive(rtc_touch_mux);
-    return ESP_OK;
+    return ret;
 }
diff --git a/components/driver/test_apps/touch_sensor_v1/main/test_touch_v1.c b/components/driver/test_apps/touch_sensor_v1/main/test_touch_v1.c
index 6c16c7def3..b18a9100b5 100644
--- a/components/driver/test_apps/touch_sensor_v1/main/test_touch_v1.c
+++ b/components/driver/test_apps/touch_sensor_v1/main/test_touch_v1.c
@@ -237,7 +237,7 @@ static int test_touch_parameter(touch_pad_t pad_num, int meas_time, int slp_time
     touch_pad_set_cnt_mode(pad_num, slope, TOUCH_PAD_TIE_OPT_DEFAULT);
 
     // Initialize and start a software filter to detect slight change of capacitance.
-    touch_pad_filter_start(TOUCHPAD_FILTER_TOUCH_PERIOD);
+    TEST_ESP_OK(touch_pad_filter_start(TOUCHPAD_FILTER_TOUCH_PERIOD));
     vTaskDelay(500 / portTICK_PERIOD_MS);
 
     // Start task to read values sensed by pads
@@ -302,7 +302,6 @@ static bool s_pad_activated[TOUCH_PAD_MAX];
 static void test_touch_intr_cb(void *arg)
 {
     uint32_t pad_intr = touch_pad_get_status();
-    esp_rom_printf("T%x ", pad_intr);
     //clear interrupt
     touch_pad_clear_status();
     for (int i = 0; i < TEST_TOUCH_CHANNEL; i++) {

From 35e64b3792ed89dd008deebf1e490dd78944fcca Mon Sep 17 00:00:00 2001
From: Armando <douyiwen@espressif.com>
Date: Mon, 5 Sep 2022 19:34:37 +0800
Subject: [PATCH 350/665] doc: update adc oneshot channel configuration api
 usage

Closes https://github.com/espressif/esp-idf/issues/9711
---
 .../api-reference/peripherals/adc_oneshot.rst   | 17 +++++++----------
 1 file changed, 7 insertions(+), 10 deletions(-)

diff --git a/docs/en/api-reference/peripherals/adc_oneshot.rst b/docs/en/api-reference/peripherals/adc_oneshot.rst
index c73198e429..6362c2572c 100644
--- a/docs/en/api-reference/peripherals/adc_oneshot.rst
+++ b/docs/en/api-reference/peripherals/adc_oneshot.rst
@@ -41,7 +41,7 @@ The ADC oneshot mode driver is implemented based on {IDF_TARGET_NAME} SAR ADC mo
 To install an ADC instance, set up the required initial configuration structure :cpp:type:`adc_oneshot_unit_init_cfg_t`:
 
 -  :cpp:member:`adc_oneshot_unit_init_cfg_t::unit_id` selects the ADC. Please refer to the `datasheet <{IDF_TARGET_TRM_EN_URL}>`__ to know dedicated analog IOs for this ADC.
--  :cpp:member:`adc_oneshot_unit_init_cfg_t::ulp_mode` sets if the ADC will be working under super low power mode.
+-  :cpp:member:`adc_oneshot_unit_init_cfg_t::ulp_mode` sets if the ADC will be working under ULP mode.
 
 .. todo::
 
@@ -78,10 +78,9 @@ Recycle the ADC Unit
 Unit Configuration
 ^^^^^^^^^^^^^^^^^^
 
-After an ADC instance is created, set up the :cpp:type:`adc_oneshot_chan_cfg_t` to configure ADC IO to measure analog signal:
+After an ADC instance is created, set up the :cpp:type:`adc_oneshot_chan_cfg_t` to configure ADC IOs to measure analog signal:
 
 -  :cpp:member:`adc_oneshot_chan_cfg_t::atten`, ADC attenuation. Refer to the On-Chip Sensor chapter in `TRM <{IDF_TARGET_TRM_EN_URL}>`__.
--  :cpp:member:`adc_oneshot_chan_cfg_t::channel`, the IO corresponding ADC channel number. See below note.
 -  :cpp:member:`adc_oneshot_chan_cfg_t::bitwidth`, the bitwidth of the raw conversion result.
 
 .. note::
@@ -89,7 +88,8 @@ After an ADC instance is created, set up the :cpp:type:`adc_oneshot_chan_cfg_t`
     For the IO corresponding ADC channel number. Check `datasheet <{IDF_TARGET_TRM_EN_URL}>`__ to know the ADC IOs.
     On the other hand, :cpp:func:`adc_continuous_io_to_channel` and :cpp:func:`adc_continuous_channel_to_io` can be used to know the ADC channels and ADC IOs.
 
-To make these settings take effect, call :cpp:func:`adc_oneshot_config_channel` with above configuration structure. Especially, this :cpp:func:`adc_oneshot_config_channel` can be called multiple times to configure different ADC channels. Drvier will save these per channel configurations internally.
+To make these settings take effect, call :cpp:func:`adc_oneshot_config_channel` with above configuration structure. You should specify an ADC channel to be configured as well.
+Especially, this :cpp:func:`adc_oneshot_config_channel` can be called multiple times to configure different ADC channels. Drvier will save these per channel configurations internally.
 
 
 Configure Two ADC Channels
@@ -98,14 +98,11 @@ Configure Two ADC Channels
 .. code:: c
 
     adc_oneshot_chan_cfg_t config = {
-        .channel = EXAMPLE_ADC1_CHAN0,
         .bitwidth = ADC_BITWIDTH_DEFAULT,
         .atten = ADC_ATTEN_DB_11,
     };
-    ESP_ERROR_CHECK(adc_oneshot_config_channel(adc1_handle, &config));
-
-    config.channel = EXAMPLE_ADC1_CHAN1;
-    ESP_ERROR_CHECK(adc_oneshot_config_channel(adc1_handle, &config));
+    ESP_ERROR_CHECK(adc_oneshot_config_channel(adc1_handle, EXAMPLE_ADC1_CHAN0, &config));
+    ESP_ERROR_CHECK(adc_oneshot_config_channel(adc1_handle, EXAMPLE_ADC1_CHAN1, &config));
 
 
 Read Conversion Result
@@ -188,7 +185,7 @@ Thread Safety
 
 Above functions are guaranteed to be thread safe. Therefore, you can call them from different RTOS tasks without protection by extra locks.
 
--  :cpp:func:`adc_oneshot_del_unit` is not thread safe. Besides, concurrently calling this function may result in thread-safe APIs fail.
+-  :cpp:func:`adc_oneshot_del_unit` is not thread safe. Besides, concurrently calling this function may result in failures of above thread-safe APIs.
 
 
 Kconfig Options

From fb619d20eea97a07c772a554eb083dc8aaa618bf Mon Sep 17 00:00:00 2001
From: Isha Pardikar <isha.pardikar@espressif.com>
Date: Thu, 25 Aug 2022 12:01:52 +0530
Subject: [PATCH 351/665] NimBLE: Reorganized nimble examples structure to
 avoid repetition of files.

---
 .../ble_l2cap_coc/coc_blecent/CMakeLists.txt  |   2 +
 .../coc_blecent/main/CMakeLists.txt           |   6 +-
 .../coc_blecent/main/coc_blecent.h            |  71 +-
 .../ble_l2cap_coc/coc_bleprph/CMakeLists.txt  |   2 +
 .../coc_bleprph/main/CMakeLists.txt           |   6 +-
 .../coc_bleprph/main/coc_bleprph.h            |   9 +-
 .../nimble/ble_spp/spp_client/CMakeLists.txt  |   2 +
 .../ble_spp/spp_client/main/CMakeLists.txt    |   6 +-
 .../ble_spp/spp_client/main/ble_spp_client.h  |  71 +-
 .../nimble/ble_spp/spp_client/main/misc.c     | 198 -----
 .../nimble/ble_spp/spp_client/main/peer.c     | 794 -----------------
 .../nimble/ble_spp/spp_server/CMakeLists.txt  |   2 +
 .../ble_spp/spp_server/main/CMakeLists.txt    |   5 +-
 .../ble_spp/spp_server/main/ble_spp_server.h  |  11 +-
 .../nimble/ble_spp/spp_server/main/misc.c     |  30 -
 .../bluetooth/nimble/blecent/CMakeLists.txt   |   2 +
 .../nimble/blecent/main/CMakeLists.txt        |   6 +-
 .../bluetooth/nimble/blecent/main/blecent.h   |  70 +-
 examples/bluetooth/nimble/blecent/main/misc.c | 232 -----
 examples/bluetooth/nimble/blecent/main/peer.c | 807 ------------------
 .../bluetooth/nimble/bleprph/CMakeLists.txt   |   2 +
 .../nimble/bleprph/main/CMakeLists.txt        |   6 +-
 .../bluetooth/nimble/bleprph/main/bleprph.h   |   9 +-
 examples/bluetooth/nimble/bleprph/main/misc.c |  43 -
 examples/bluetooth/nimble/bleprph/main/scli.c | 159 ----
 .../nimble_central_utils/CMakeLists.txt       |   3 +
 .../common/nimble_central_utils/esp_central.h |  89 ++
 .../nimble_central_utils}/misc.c              |   2 +-
 .../nimble_central_utils}/peer.c              |   2 +-
 .../nimble_peripheral_utils/CMakeLists.txt    |   3 +
 .../nimble_peripheral_utils/esp_peripheral.h  |  29 +
 .../nimble_peripheral_utils}/misc.c           |   2 +-
 .../nimble_peripheral_utils}/scli.c           |   2 +-
 33 files changed, 166 insertions(+), 2517 deletions(-)
 delete mode 100644 examples/bluetooth/nimble/ble_spp/spp_client/main/misc.c
 delete mode 100644 examples/bluetooth/nimble/ble_spp/spp_client/main/peer.c
 delete mode 100644 examples/bluetooth/nimble/ble_spp/spp_server/main/misc.c
 delete mode 100644 examples/bluetooth/nimble/blecent/main/misc.c
 delete mode 100644 examples/bluetooth/nimble/blecent/main/peer.c
 delete mode 100644 examples/bluetooth/nimble/bleprph/main/misc.c
 delete mode 100644 examples/bluetooth/nimble/bleprph/main/scli.c
 create mode 100644 examples/bluetooth/nimble/common/nimble_central_utils/CMakeLists.txt
 create mode 100644 examples/bluetooth/nimble/common/nimble_central_utils/esp_central.h
 rename examples/bluetooth/nimble/{ble_l2cap_coc/coc_blecent/main => common/nimble_central_utils}/misc.c (99%)
 rename examples/bluetooth/nimble/{ble_l2cap_coc/coc_blecent/main => common/nimble_central_utils}/peer.c (99%)
 create mode 100644 examples/bluetooth/nimble/common/nimble_peripheral_utils/CMakeLists.txt
 create mode 100644 examples/bluetooth/nimble/common/nimble_peripheral_utils/esp_peripheral.h
 rename examples/bluetooth/nimble/{ble_l2cap_coc/coc_bleprph/main => common/nimble_peripheral_utils}/misc.c (95%)
 rename examples/bluetooth/nimble/{ble_l2cap_coc/coc_bleprph/main => common/nimble_peripheral_utils}/scli.c (99%)

diff --git a/examples/bluetooth/nimble/ble_l2cap_coc/coc_blecent/CMakeLists.txt b/examples/bluetooth/nimble/ble_l2cap_coc/coc_blecent/CMakeLists.txt
index 6265291dec..905d2f8b8d 100644
--- a/examples/bluetooth/nimble/ble_l2cap_coc/coc_blecent/CMakeLists.txt
+++ b/examples/bluetooth/nimble/ble_l2cap_coc/coc_blecent/CMakeLists.txt
@@ -2,5 +2,7 @@
 # CMakeLists in this exact order for cmake to work correctly
 cmake_minimum_required(VERSION 3.5)
 
+set(EXTRA_COMPONENT_DIRS ${CMAKE_CURRENT_LIST_DIR}/../../common/nimble_central_utils)
+
 include($ENV{IDF_PATH}/tools/cmake/project.cmake)
 project(coc_blecent)
diff --git a/examples/bluetooth/nimble/ble_l2cap_coc/coc_blecent/main/CMakeLists.txt b/examples/bluetooth/nimble/ble_l2cap_coc/coc_blecent/main/CMakeLists.txt
index 7eff1870a2..18d510d988 100644
--- a/examples/bluetooth/nimble/ble_l2cap_coc/coc_blecent/main/CMakeLists.txt
+++ b/examples/bluetooth/nimble/ble_l2cap_coc/coc_blecent/main/CMakeLists.txt
@@ -1,2 +1,4 @@
-idf_component_register(SRCS "main.c" "misc.c" "peer.c"
-                    INCLUDE_DIRS ".")
+set(srcs "main.c")
+
+idf_component_register(SRCS "${srcs}"
+                       INCLUDE_DIRS ".")
diff --git a/examples/bluetooth/nimble/ble_l2cap_coc/coc_blecent/main/coc_blecent.h b/examples/bluetooth/nimble/ble_l2cap_coc/coc_blecent/main/coc_blecent.h
index 5111ad3dd9..0a29abb156 100644
--- a/examples/bluetooth/nimble/ble_l2cap_coc/coc_blecent/main/coc_blecent.h
+++ b/examples/bluetooth/nimble/ble_l2cap_coc/coc_blecent/main/coc_blecent.h
@@ -8,6 +8,7 @@
 #define H_COC_BLECENT_
 
 #include "modlog/modlog.h"
+#include "esp_central.h"
 #ifdef __cplusplus
 extern "C" {
 #endif
@@ -18,76 +19,6 @@ struct ble_hs_cfg;
 union ble_store_value;
 union ble_store_key;
 
-/** Misc. */
-void print_bytes(const uint8_t *bytes, int len);
-void print_mbuf(const struct os_mbuf *om);
-char *addr_str(const void *addr);
-void print_uuid(const ble_uuid_t *uuid);
-void print_conn_desc(const struct ble_gap_conn_desc *desc);
-void print_adv_fields(const struct ble_hs_adv_fields *fields);
-void ext_print_adv_report(const void *param);
-void print_mbuf_data(const struct os_mbuf *om);
-
-/** Peer. */
-struct peer_dsc {
-    SLIST_ENTRY(peer_dsc) next;
-    struct ble_gatt_dsc dsc;
-};
-SLIST_HEAD(peer_dsc_list, peer_dsc);
-
-struct peer_chr {
-    SLIST_ENTRY(peer_chr) next;
-    struct ble_gatt_chr chr;
-
-    struct peer_dsc_list dscs;
-};
-SLIST_HEAD(peer_chr_list, peer_chr);
-
-struct peer_svc {
-    SLIST_ENTRY(peer_svc) next;
-    struct ble_gatt_svc svc;
-
-    struct peer_chr_list chrs;
-};
-SLIST_HEAD(peer_svc_list, peer_svc);
-
-struct peer;
-typedef void peer_disc_fn(const struct peer *peer, int status, void *arg);
-
-struct peer {
-    SLIST_ENTRY(peer) next;
-
-    uint16_t conn_handle;
-
-    /** List of discovered GATT services. */
-    struct peer_svc_list svcs;
-
-    /** Keeps track of where we are in the service discovery process. */
-    uint16_t disc_prev_chr_val;
-    struct peer_svc *cur_svc;
-
-    /** Callback that gets executed when service discovery completes. */
-    peer_disc_fn *disc_cb;
-    void *disc_cb_arg;
-};
-
-int peer_disc_all(uint16_t conn_handle, peer_disc_fn *disc_cb,
-                  void *disc_cb_arg);
-const struct peer_dsc *
-peer_dsc_find_uuid(const struct peer *peer, const ble_uuid_t *svc_uuid,
-                   const ble_uuid_t *chr_uuid, const ble_uuid_t *dsc_uuid);
-const struct peer_chr *
-peer_chr_find_uuid(const struct peer *peer, const ble_uuid_t *svc_uuid,
-                   const ble_uuid_t *chr_uuid);
-const struct peer_svc *
-peer_svc_find_uuid(const struct peer *peer, const ble_uuid_t *uuid);
-int peer_delete(uint16_t conn_handle);
-int peer_add(uint16_t conn_handle);
-int peer_init(int max_peers, int max_svcs, int max_chrs, int max_dscs);
-struct peer *
-peer_find(uint16_t conn_handle);
-
-
 #ifdef __cplusplus
 }
 #endif
diff --git a/examples/bluetooth/nimble/ble_l2cap_coc/coc_bleprph/CMakeLists.txt b/examples/bluetooth/nimble/ble_l2cap_coc/coc_bleprph/CMakeLists.txt
index 74e6734037..1979f5db49 100644
--- a/examples/bluetooth/nimble/ble_l2cap_coc/coc_bleprph/CMakeLists.txt
+++ b/examples/bluetooth/nimble/ble_l2cap_coc/coc_bleprph/CMakeLists.txt
@@ -2,5 +2,7 @@
 # CMakeLists in this exact order for cmake to work correctly
 cmake_minimum_required(VERSION 3.5)
 
+set(EXTRA_COMPONENT_DIRS ${CMAKE_CURRENT_LIST_DIR}/../../common/nimble_peripheral_utils)
+
 include($ENV{IDF_PATH}/tools/cmake/project.cmake)
 project(coc_bleprph)
diff --git a/examples/bluetooth/nimble/ble_l2cap_coc/coc_bleprph/main/CMakeLists.txt b/examples/bluetooth/nimble/ble_l2cap_coc/coc_bleprph/main/CMakeLists.txt
index 04e467e105..18d510d988 100644
--- a/examples/bluetooth/nimble/ble_l2cap_coc/coc_bleprph/main/CMakeLists.txt
+++ b/examples/bluetooth/nimble/ble_l2cap_coc/coc_bleprph/main/CMakeLists.txt
@@ -1,6 +1,4 @@
-set(srcs "main.c"
-        "misc.c"
-        "scli.c")
+set(srcs "main.c")
 
 idf_component_register(SRCS "${srcs}"
-                    INCLUDE_DIRS ".")
+                       INCLUDE_DIRS ".")
diff --git a/examples/bluetooth/nimble/ble_l2cap_coc/coc_bleprph/main/coc_bleprph.h b/examples/bluetooth/nimble/ble_l2cap_coc/coc_bleprph/main/coc_bleprph.h
index 4503e9a1b3..bf4ffe6e28 100644
--- a/examples/bluetooth/nimble/ble_l2cap_coc/coc_bleprph/main/coc_bleprph.h
+++ b/examples/bluetooth/nimble/ble_l2cap_coc/coc_bleprph/main/coc_bleprph.h
@@ -10,6 +10,7 @@
 #include <stdbool.h>
 #include "nimble/ble.h"
 #include "modlog/modlog.h"
+#include "esp_peripheral.h"
 #ifdef __cplusplus
 extern "C" {
 #endif
@@ -23,14 +24,6 @@ struct ble_gatt_register_ctxt;
 void gatt_svr_register_cb(struct ble_gatt_register_ctxt *ctxt, void *arg);
 int gatt_svr_init(void);
 
-/* Console */
-int scli_init(void);
-int scli_receive_key(int *key);
-
-/** Misc. */
-void print_bytes(const uint8_t *bytes, int len);
-void print_addr(const void *addr);
-
 #ifdef __cplusplus
 }
 #endif
diff --git a/examples/bluetooth/nimble/ble_spp/spp_client/CMakeLists.txt b/examples/bluetooth/nimble/ble_spp/spp_client/CMakeLists.txt
index 615f271b6c..b0bdddddf7 100644
--- a/examples/bluetooth/nimble/ble_spp/spp_client/CMakeLists.txt
+++ b/examples/bluetooth/nimble/ble_spp/spp_client/CMakeLists.txt
@@ -2,5 +2,7 @@
 # CMakeLists in this exact order for cmake to work correctly
 cmake_minimum_required(VERSION 3.16)
 
+set(EXTRA_COMPONENT_DIRS ${CMAKE_CURRENT_LIST_DIR}/../../common/nimble_central_utils)
+
 include($ENV{IDF_PATH}/tools/cmake/project.cmake)
 project(spp_client)
diff --git a/examples/bluetooth/nimble/ble_spp/spp_client/main/CMakeLists.txt b/examples/bluetooth/nimble/ble_spp/spp_client/main/CMakeLists.txt
index 7eff1870a2..18d510d988 100644
--- a/examples/bluetooth/nimble/ble_spp/spp_client/main/CMakeLists.txt
+++ b/examples/bluetooth/nimble/ble_spp/spp_client/main/CMakeLists.txt
@@ -1,2 +1,4 @@
-idf_component_register(SRCS "main.c" "misc.c" "peer.c"
-                    INCLUDE_DIRS ".")
+set(srcs "main.c")
+
+idf_component_register(SRCS "${srcs}"
+                       INCLUDE_DIRS ".")
diff --git a/examples/bluetooth/nimble/ble_spp/spp_client/main/ble_spp_client.h b/examples/bluetooth/nimble/ble_spp/spp_client/main/ble_spp_client.h
index da0f9d8f8d..c94f900558 100644
--- a/examples/bluetooth/nimble/ble_spp/spp_client/main/ble_spp_client.h
+++ b/examples/bluetooth/nimble/ble_spp/spp_client/main/ble_spp_client.h
@@ -1,5 +1,5 @@
 /*
- * SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
  *
  * SPDX-License-Identifier: Unlicense OR CC0-1.0
  */
@@ -8,6 +8,7 @@
 #define H_BLESPPCLIENT_
 
 #include "modlog/modlog.h"
+#include "esp_central.h"
 #ifdef __cplusplus
 extern "C" {
 #endif
@@ -25,74 +26,6 @@ union ble_store_key;
 #define GATT_SVR_CHR_UNR_ALERT_STAT_UUID     0x2A45
 #define GATT_SVR_CHR_ALERT_NOT_CTRL_PT       0x2A44
 
-/** Misc. */
-void print_bytes(const uint8_t *bytes, int len);
-void print_mbuf(const struct os_mbuf *om);
-char *addr_str(const void *addr);
-void print_uuid(const ble_uuid_t *uuid);
-void print_conn_desc(const struct ble_gap_conn_desc *desc);
-void print_adv_fields(const struct ble_hs_adv_fields *fields);
-
-/** Peer. */
-struct peer_dsc {
-    SLIST_ENTRY(peer_dsc) next;
-    struct ble_gatt_dsc dsc;
-};
-SLIST_HEAD(peer_dsc_list, peer_dsc);
-
-struct peer_chr {
-    SLIST_ENTRY(peer_chr) next;
-    struct ble_gatt_chr chr;
-
-    struct peer_dsc_list dscs;
-};
-SLIST_HEAD(peer_chr_list, peer_chr);
-
-struct peer_svc {
-    SLIST_ENTRY(peer_svc) next;
-    struct ble_gatt_svc svc;
-
-    struct peer_chr_list chrs;
-};
-SLIST_HEAD(peer_svc_list, peer_svc);
-
-struct peer;
-typedef void peer_disc_fn(const struct peer *peer, int status, void *arg);
-
-struct peer {
-    SLIST_ENTRY(peer) next;
-
-    uint16_t conn_handle;
-
-    /** List of discovered GATT services. */
-    struct peer_svc_list svcs;
-
-    /** Keeps track of where we are in the service discovery process. */
-    uint16_t disc_prev_chr_val;
-    struct peer_svc *cur_svc;
-
-    /** Callback that gets executed when service discovery completes. */
-    peer_disc_fn *disc_cb;
-    void *disc_cb_arg;
-};
-
-int peer_disc_all(uint16_t conn_handle, peer_disc_fn *disc_cb,
-                  void *disc_cb_arg);
-const struct peer_dsc *
-peer_dsc_find_uuid(const struct peer *peer, const ble_uuid_t *svc_uuid,
-                   const ble_uuid_t *chr_uuid, const ble_uuid_t *dsc_uuid);
-const struct peer_chr *
-peer_chr_find_uuid(const struct peer *peer, const ble_uuid_t *svc_uuid,
-                   const ble_uuid_t *chr_uuid);
-const struct peer_svc *
-peer_svc_find_uuid(const struct peer *peer, const ble_uuid_t *uuid);
-int peer_delete(uint16_t conn_handle);
-int peer_add(uint16_t conn_handle);
-int peer_init(int max_peers, int max_svcs, int max_chrs, int max_dscs);
-struct peer *
-peer_find(uint16_t conn_handle);
-
-
 #ifdef __cplusplus
 }
 #endif
diff --git a/examples/bluetooth/nimble/ble_spp/spp_client/main/misc.c b/examples/bluetooth/nimble/ble_spp/spp_client/main/misc.c
deleted file mode 100644
index d94c15b55f..0000000000
--- a/examples/bluetooth/nimble/ble_spp/spp_client/main/misc.c
+++ /dev/null
@@ -1,198 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Unlicense OR CC0-1.0
- */
-
-#include <assert.h>
-#include <stdio.h>
-#include <string.h>
-#include "host/ble_hs.h"
-#include "host/ble_uuid.h"
-#include "ble_spp_client.h"
-
-/**
- * Utility function to log an array of bytes.
- */
-void
-print_bytes(const uint8_t *bytes, int len)
-{
-    int i;
-
-    for (i = 0; i < len; i++) {
-        MODLOG_DFLT(DEBUG, "%s0x%02x", i != 0 ? ":" : "", bytes[i]);
-    }
-}
-
-void
-print_mbuf(const struct os_mbuf *om)
-{
-    int colon, i;
-
-    colon = 0;
-    while (om != NULL) {
-        if (colon) {
-            MODLOG_DFLT(INFO, ":");
-        } else {
-            colon = 1;
-        }
-        for (i = 0; i < om->om_len; i++) {
-            MODLOG_DFLT(INFO, "%s0x%02x", i != 0 ? ":" : "", om->om_data[i]);
-        }
-        om = SLIST_NEXT(om, om_next);
-    }
-}
-
-char *
-addr_str(const void *addr)
-{
-    static char buf[6 * 2 + 5 + 1];
-    const uint8_t *u8p;
-
-    u8p = addr;
-    sprintf(buf, "%02x:%02x:%02x:%02x:%02x:%02x",
-            u8p[5], u8p[4], u8p[3], u8p[2], u8p[1], u8p[0]);
-
-    return buf;
-}
-
-void
-print_uuid(const ble_uuid_t *uuid)
-{
-    char buf[BLE_UUID_STR_LEN];
-
-    MODLOG_DFLT(DEBUG, "%s", ble_uuid_to_str(uuid, buf));
-}
-
-/**
- * Logs information about a connection to the console.
- */
-void
-print_conn_desc(const struct ble_gap_conn_desc *desc)
-{
-    MODLOG_DFLT(DEBUG, "handle=%d our_ota_addr_type=%d our_ota_addr=%s ",
-                desc->conn_handle, desc->our_ota_addr.type,
-                addr_str(desc->our_ota_addr.val));
-    MODLOG_DFLT(DEBUG, "our_id_addr_type=%d our_id_addr=%s ",
-                desc->our_id_addr.type, addr_str(desc->our_id_addr.val));
-    MODLOG_DFLT(DEBUG, "peer_ota_addr_type=%d peer_ota_addr=%s ",
-                desc->peer_ota_addr.type, addr_str(desc->peer_ota_addr.val));
-    MODLOG_DFLT(DEBUG, "peer_id_addr_type=%d peer_id_addr=%s ",
-                desc->peer_id_addr.type, addr_str(desc->peer_id_addr.val));
-    MODLOG_DFLT(DEBUG, "conn_itvl=%d conn_latency=%d supervision_timeout=%d "
-                "encrypted=%d authenticated=%d bonded=%d",
-                desc->conn_itvl, desc->conn_latency,
-                desc->supervision_timeout,
-                desc->sec_state.encrypted,
-                desc->sec_state.authenticated,
-                desc->sec_state.bonded);
-}
-
-
-void
-print_adv_fields(const struct ble_hs_adv_fields *fields)
-{
-    char s[BLE_HS_ADV_MAX_SZ];
-    const uint8_t *u8p;
-    int i;
-
-    if (fields->flags != 0) {
-        MODLOG_DFLT(DEBUG, "    flags=0x%02x\n", fields->flags);
-    }
-
-    if (fields->uuids16 != NULL) {
-        MODLOG_DFLT(DEBUG, "    uuids16(%scomplete)=",
-                    fields->uuids16_is_complete ? "" : "in");
-        for (i = 0; i < fields->num_uuids16; i++) {
-            print_uuid(&fields->uuids16[i].u);
-            MODLOG_DFLT(DEBUG, " ");
-        }
-        MODLOG_DFLT(DEBUG, "\n");
-    }
-
-    if (fields->uuids32 != NULL) {
-        MODLOG_DFLT(DEBUG, "    uuids32(%scomplete)=",
-                    fields->uuids32_is_complete ? "" : "in");
-        for (i = 0; i < fields->num_uuids32; i++) {
-            print_uuid(&fields->uuids32[i].u);
-            MODLOG_DFLT(DEBUG, " ");
-        }
-        MODLOG_DFLT(DEBUG, "\n");
-    }
-
-    if (fields->uuids128 != NULL) {
-        MODLOG_DFLT(DEBUG, "    uuids128(%scomplete)=",
-                    fields->uuids128_is_complete ? "" : "in");
-        for (i = 0; i < fields->num_uuids128; i++) {
-            print_uuid(&fields->uuids128[i].u);
-            MODLOG_DFLT(DEBUG, " ");
-        }
-        MODLOG_DFLT(DEBUG, "\n");
-    }
-
-    if (fields->name != NULL) {
-        assert(fields->name_len < sizeof s - 1);
-        memcpy(s, fields->name, fields->name_len);
-        s[fields->name_len] = '\0';
-        MODLOG_DFLT(DEBUG, "    name(%scomplete)=%s\n",
-                    fields->name_is_complete ? "" : "in", s);
-    }
-
-    if (fields->tx_pwr_lvl_is_present) {
-        MODLOG_DFLT(DEBUG, "    tx_pwr_lvl=%d\n", fields->tx_pwr_lvl);
-    }
-
-    if (fields->slave_itvl_range != NULL) {
-        MODLOG_DFLT(DEBUG, "    slave_itvl_range=");
-        print_bytes(fields->slave_itvl_range, BLE_HS_ADV_SLAVE_ITVL_RANGE_LEN);
-        MODLOG_DFLT(DEBUG, "\n");
-    }
-
-    if (fields->svc_data_uuid16 != NULL) {
-        MODLOG_DFLT(DEBUG, "    svc_data_uuid16=");
-        print_bytes(fields->svc_data_uuid16, fields->svc_data_uuid16_len);
-        MODLOG_DFLT(DEBUG, "\n");
-    }
-
-    if (fields->public_tgt_addr != NULL) {
-        MODLOG_DFLT(DEBUG, "    public_tgt_addr=");
-        u8p = fields->public_tgt_addr;
-        for (i = 0; i < fields->num_public_tgt_addrs; i++) {
-            MODLOG_DFLT(DEBUG, "public_tgt_addr=%s ", addr_str(u8p));
-            u8p += BLE_HS_ADV_PUBLIC_TGT_ADDR_ENTRY_LEN;
-        }
-        MODLOG_DFLT(DEBUG, "\n");
-    }
-
-    if (fields->appearance_is_present) {
-        MODLOG_DFLT(DEBUG, "    appearance=0x%04x\n", fields->appearance);
-    }
-
-    if (fields->adv_itvl_is_present) {
-        MODLOG_DFLT(DEBUG, "    adv_itvl=0x%04x\n", fields->adv_itvl);
-    }
-
-    if (fields->svc_data_uuid32 != NULL) {
-        MODLOG_DFLT(DEBUG, "    svc_data_uuid32=");
-        print_bytes(fields->svc_data_uuid32, fields->svc_data_uuid32_len);
-        MODLOG_DFLT(DEBUG, "\n");
-    }
-
-    if (fields->svc_data_uuid128 != NULL) {
-        MODLOG_DFLT(DEBUG, "    svc_data_uuid128=");
-        print_bytes(fields->svc_data_uuid128, fields->svc_data_uuid128_len);
-        MODLOG_DFLT(DEBUG, "\n");
-    }
-
-    if (fields->uri != NULL) {
-        MODLOG_DFLT(DEBUG, "    uri=");
-        print_bytes(fields->uri, fields->uri_len);
-        MODLOG_DFLT(DEBUG, "\n");
-    }
-
-    if (fields->mfg_data != NULL) {
-        MODLOG_DFLT(DEBUG, "    mfg_data=");
-        print_bytes(fields->mfg_data, fields->mfg_data_len);
-        MODLOG_DFLT(DEBUG, "\n");
-    }
-}
diff --git a/examples/bluetooth/nimble/ble_spp/spp_client/main/peer.c b/examples/bluetooth/nimble/ble_spp/spp_client/main/peer.c
deleted file mode 100644
index 93ab5a483c..0000000000
--- a/examples/bluetooth/nimble/ble_spp/spp_client/main/peer.c
+++ /dev/null
@@ -1,794 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Unlicense OR CC0-1.0
- */
-
-#include <assert.h>
-#include <string.h>
-#include "host/ble_hs.h"
-#include "ble_spp_client.h"
-
-static void *peer_svc_mem;
-static struct os_mempool peer_svc_pool;
-
-static void *peer_chr_mem;
-static struct os_mempool peer_chr_pool;
-
-static void *peer_dsc_mem;
-static struct os_mempool peer_dsc_pool;
-
-static void *peer_mem;
-static struct os_mempool peer_pool;
-static SLIST_HEAD(, peer) peers;
-
-static struct peer_svc *
-peer_svc_find_range(struct peer *peer, uint16_t attr_handle);
-static struct peer_svc *
-peer_svc_find(struct peer *peer, uint16_t svc_start_handle,
-              struct peer_svc **out_prev);
-int
-peer_svc_is_empty(const struct peer_svc *svc);
-
-uint16_t
-chr_end_handle(const struct peer_svc *svc, const struct peer_chr *chr);
-int
-chr_is_empty(const struct peer_svc *svc, const struct peer_chr *chr);
-static struct peer_chr *
-peer_chr_find(const struct peer_svc *svc, uint16_t chr_def_handle,
-              struct peer_chr **out_prev);
-static void
-peer_disc_chrs(struct peer *peer);
-
-static int
-peer_dsc_disced(uint16_t conn_handle, const struct ble_gatt_error *error,
-                uint16_t chr_val_handle, const struct ble_gatt_dsc *dsc,
-                void *arg);
-
-struct peer *
-peer_find(uint16_t conn_handle)
-{
-    struct peer *peer;
-
-    SLIST_FOREACH(peer, &peers, next) {
-        if (peer->conn_handle == conn_handle) {
-            return peer;
-        }
-    }
-
-    return NULL;
-}
-
-static void
-peer_disc_complete(struct peer *peer, int rc)
-{
-    peer->disc_prev_chr_val = 0;
-
-    /* Notify caller that discovery has completed. */
-    if (peer->disc_cb != NULL) {
-        peer->disc_cb(peer, rc, peer->disc_cb_arg);
-    }
-}
-
-static struct peer_dsc *
-peer_dsc_find_prev(const struct peer_chr *chr, uint16_t dsc_handle)
-{
-    struct peer_dsc *prev;
-    struct peer_dsc *dsc;
-
-    prev = NULL;
-    SLIST_FOREACH(dsc, &chr->dscs, next) {
-        if (dsc->dsc.handle >= dsc_handle) {
-            break;
-        }
-
-        prev = dsc;
-    }
-
-    return prev;
-}
-
-static struct peer_dsc *
-peer_dsc_find(const struct peer_chr *chr, uint16_t dsc_handle,
-              struct peer_dsc **out_prev)
-{
-    struct peer_dsc *prev;
-    struct peer_dsc *dsc;
-
-    prev = peer_dsc_find_prev(chr, dsc_handle);
-    if (prev == NULL) {
-        dsc = SLIST_FIRST(&chr->dscs);
-    } else {
-        dsc = SLIST_NEXT(prev, next);
-    }
-
-    if (dsc != NULL && dsc->dsc.handle != dsc_handle) {
-        dsc = NULL;
-    }
-
-    if (out_prev != NULL) {
-        *out_prev = prev;
-    }
-    return dsc;
-}
-
-static int
-peer_dsc_add(struct peer *peer, uint16_t chr_val_handle,
-             const struct ble_gatt_dsc *gatt_dsc)
-{
-    struct peer_dsc *prev;
-    struct peer_dsc *dsc;
-    struct peer_svc *svc;
-    struct peer_chr *chr;
-
-    svc = peer_svc_find_range(peer, chr_val_handle);
-    if (svc == NULL) {
-        /* Can't find service for discovered descriptor; this shouldn't
-         * happen.
-         */
-        assert(0);
-        return BLE_HS_EUNKNOWN;
-    }
-
-    chr = peer_chr_find(svc, chr_val_handle, NULL);
-    if (chr == NULL) {
-        /* Can't find characteristic for discovered descriptor; this shouldn't
-         * happen.
-         */
-        assert(0);
-        return BLE_HS_EUNKNOWN;
-    }
-
-    dsc = peer_dsc_find(chr, gatt_dsc->handle, &prev);
-    if (dsc != NULL) {
-        /* Descriptor already discovered. */
-        return 0;
-    }
-
-    dsc = os_memblock_get(&peer_dsc_pool);
-    if (dsc == NULL) {
-        /* Out of memory. */
-        return BLE_HS_ENOMEM;
-    }
-    memset(dsc, 0, sizeof * dsc);
-
-    dsc->dsc = *gatt_dsc;
-
-    if (prev == NULL) {
-        SLIST_INSERT_HEAD(&chr->dscs, dsc, next);
-    } else {
-        SLIST_NEXT(prev, next) = dsc;
-    }
-
-    return 0;
-}
-
-static void
-peer_disc_dscs(struct peer *peer)
-{
-    struct peer_chr *chr;
-    struct peer_svc *svc;
-    int rc;
-
-    /* Search through the list of discovered characteristics for the first
-     * characteristic that contains undiscovered descriptors.  Then, discover
-     * all descriptors belonging to that characteristic.
-     */
-    SLIST_FOREACH(svc, &peer->svcs, next) {
-        SLIST_FOREACH(chr, &svc->chrs, next) {
-            if (!chr_is_empty(svc, chr) &&
-                    SLIST_EMPTY(&chr->dscs) &&
-                    peer->disc_prev_chr_val <= chr->chr.def_handle) {
-
-                rc = ble_gattc_disc_all_dscs(peer->conn_handle,
-                                             chr->chr.val_handle,
-                                             chr_end_handle(svc, chr),
-                                             peer_dsc_disced, peer);
-                if (rc != 0) {
-                    peer_disc_complete(peer, rc);
-                }
-
-                peer->disc_prev_chr_val = chr->chr.val_handle;
-                return;
-            }
-        }
-    }
-
-    /* All descriptors discovered. */
-    peer_disc_complete(peer, 0);
-}
-
-static int
-peer_dsc_disced(uint16_t conn_handle, const struct ble_gatt_error *error,
-                uint16_t chr_val_handle, const struct ble_gatt_dsc *dsc,
-                void *arg)
-{
-    struct peer *peer;
-    int rc;
-
-    peer = arg;
-    assert(peer->conn_handle == conn_handle);
-
-    switch (error->status) {
-    case 0:
-        rc = peer_dsc_add(peer, chr_val_handle, dsc);
-        break;
-
-    case BLE_HS_EDONE:
-        /* All descriptors in this characteristic discovered; start discovering
-         * descriptors in the next characteristic.
-         */
-        if (peer->disc_prev_chr_val > 0) {
-            peer_disc_dscs(peer);
-        }
-        rc = 0;
-        break;
-
-    default:
-        /* Error; abort discovery. */
-        rc = error->status;
-        break;
-    }
-
-    if (rc != 0) {
-        /* Error; abort discovery. */
-        peer_disc_complete(peer, rc);
-    }
-
-    return rc;
-}
-
-uint16_t
-chr_end_handle(const struct peer_svc *svc, const struct peer_chr *chr)
-{
-    const struct peer_chr *next_chr;
-
-    next_chr = SLIST_NEXT(chr, next);
-    if (next_chr != NULL) {
-        return next_chr->chr.def_handle - 1;
-    } else {
-        return svc->svc.end_handle;
-    }
-}
-
-int
-chr_is_empty(const struct peer_svc *svc, const struct peer_chr *chr)
-{
-    return chr_end_handle(svc, chr) <= chr->chr.val_handle;
-}
-
-static struct peer_chr *
-peer_chr_find_prev(const struct peer_svc *svc, uint16_t chr_val_handle)
-{
-    struct peer_chr *prev;
-    struct peer_chr *chr;
-
-    prev = NULL;
-    SLIST_FOREACH(chr, &svc->chrs, next) {
-        if (chr->chr.val_handle >= chr_val_handle) {
-            break;
-        }
-
-        prev = chr;
-    }
-
-    return prev;
-}
-
-static struct peer_chr *
-peer_chr_find(const struct peer_svc *svc, uint16_t chr_val_handle,
-              struct peer_chr **out_prev)
-{
-    struct peer_chr *prev;
-    struct peer_chr *chr;
-
-    prev = peer_chr_find_prev(svc, chr_val_handle);
-    if (prev == NULL) {
-        chr = SLIST_FIRST(&svc->chrs);
-    } else {
-        chr = SLIST_NEXT(prev, next);
-    }
-
-    if (chr != NULL && chr->chr.val_handle != chr_val_handle) {
-        chr = NULL;
-    }
-
-    if (out_prev != NULL) {
-        *out_prev = prev;
-    }
-    return chr;
-}
-
-static void
-peer_chr_delete(struct peer_chr *chr)
-{
-    struct peer_dsc *dsc;
-
-    while ((dsc = SLIST_FIRST(&chr->dscs)) != NULL) {
-        SLIST_REMOVE_HEAD(&chr->dscs, next);
-        os_memblock_put(&peer_dsc_pool, dsc);
-    }
-
-    os_memblock_put(&peer_chr_pool, chr);
-}
-
-static int
-peer_chr_add(struct peer *peer,  uint16_t svc_start_handle,
-             const struct ble_gatt_chr *gatt_chr)
-{
-    struct peer_chr *prev;
-    struct peer_chr *chr;
-    struct peer_svc *svc;
-
-    svc = peer_svc_find(peer, svc_start_handle, NULL);
-    if (svc == NULL) {
-        /* Can't find service for discovered characteristic; this shouldn't
-         * happen.
-         */
-        assert(0);
-        return BLE_HS_EUNKNOWN;
-    }
-
-    chr = peer_chr_find(svc, gatt_chr->def_handle, &prev);
-    if (chr != NULL) {
-        /* Characteristic already discovered. */
-        return 0;
-    }
-
-    chr = os_memblock_get(&peer_chr_pool);
-    if (chr == NULL) {
-        /* Out of memory. */
-        return BLE_HS_ENOMEM;
-    }
-    memset(chr, 0, sizeof * chr);
-
-    chr->chr = *gatt_chr;
-
-    if (prev == NULL) {
-        SLIST_INSERT_HEAD(&svc->chrs, chr, next);
-    } else {
-        SLIST_NEXT(prev, next) = chr;
-    }
-
-    return 0;
-}
-
-static int
-peer_chr_disced(uint16_t conn_handle, const struct ble_gatt_error *error,
-                const struct ble_gatt_chr *chr, void *arg)
-{
-    struct peer *peer;
-    int rc;
-
-    peer = arg;
-    assert(peer->conn_handle == conn_handle);
-
-    switch (error->status) {
-    case 0:
-        rc = peer_chr_add(peer, peer->cur_svc->svc.start_handle, chr);
-        break;
-
-    case BLE_HS_EDONE:
-        /* All characteristics in this service discovered; start discovering
-         * characteristics in the next service.
-         */
-        if (peer->disc_prev_chr_val > 0) {
-            peer_disc_chrs(peer);
-        }
-        rc = 0;
-        break;
-
-    default:
-        rc = error->status;
-        break;
-    }
-
-    if (rc != 0) {
-        /* Error; abort discovery. */
-        peer_disc_complete(peer, rc);
-    }
-
-    return rc;
-}
-
-static void
-peer_disc_chrs(struct peer *peer)
-{
-    struct peer_svc *svc;
-    int rc;
-
-    /* Search through the list of discovered service for the first service that
-     * contains undiscovered characteristics.  Then, discover all
-     * characteristics belonging to that service.
-     */
-    SLIST_FOREACH(svc, &peer->svcs, next) {
-        if (!peer_svc_is_empty(svc) && SLIST_EMPTY(&svc->chrs)) {
-            peer->cur_svc = svc;
-            rc = ble_gattc_disc_all_chrs(peer->conn_handle,
-                                         svc->svc.start_handle,
-                                         svc->svc.end_handle,
-                                         peer_chr_disced, peer);
-            if (rc != 0) {
-                peer_disc_complete(peer, rc);
-            }
-            return;
-        }
-    }
-
-    /* All characteristics discovered. */
-    peer_disc_dscs(peer);
-}
-
-int
-peer_svc_is_empty(const struct peer_svc *svc)
-{
-    return svc->svc.end_handle <= svc->svc.start_handle;
-}
-
-static struct peer_svc *
-peer_svc_find_prev(struct peer *peer, uint16_t svc_start_handle)
-{
-    struct peer_svc *prev;
-    struct peer_svc *svc;
-
-    prev = NULL;
-    SLIST_FOREACH(svc, &peer->svcs, next) {
-        if (svc->svc.start_handle >= svc_start_handle) {
-            break;
-        }
-
-        prev = svc;
-    }
-
-    return prev;
-}
-
-static struct peer_svc *
-peer_svc_find(struct peer *peer, uint16_t svc_start_handle,
-              struct peer_svc **out_prev)
-{
-    struct peer_svc *prev;
-    struct peer_svc *svc;
-
-    prev = peer_svc_find_prev(peer, svc_start_handle);
-    if (prev == NULL) {
-        svc = SLIST_FIRST(&peer->svcs);
-    } else {
-        svc = SLIST_NEXT(prev, next);
-    }
-
-    if (svc != NULL && svc->svc.start_handle != svc_start_handle) {
-        svc = NULL;
-    }
-
-    if (out_prev != NULL) {
-        *out_prev = prev;
-    }
-    return svc;
-}
-
-static struct peer_svc *
-peer_svc_find_range(struct peer *peer, uint16_t attr_handle)
-{
-    struct peer_svc *svc;
-
-    SLIST_FOREACH(svc, &peer->svcs, next) {
-        if (svc->svc.start_handle <= attr_handle &&
-                svc->svc.end_handle >= attr_handle) {
-
-            return svc;
-        }
-    }
-
-    return NULL;
-}
-
-const struct peer_svc *
-peer_svc_find_uuid(const struct peer *peer, const ble_uuid_t *uuid)
-{
-    const struct peer_svc *svc;
-
-    SLIST_FOREACH(svc, &peer->svcs, next) {
-        if (ble_uuid_cmp(&svc->svc.uuid.u, uuid) == 0) {
-            return svc;
-        }
-    }
-
-    return NULL;
-}
-
-const struct peer_chr *
-peer_chr_find_uuid(const struct peer *peer, const ble_uuid_t *svc_uuid,
-                   const ble_uuid_t *chr_uuid)
-{
-    const struct peer_svc *svc;
-    const struct peer_chr *chr;
-
-    svc = peer_svc_find_uuid(peer, svc_uuid);
-    if (svc == NULL) {
-        return NULL;
-    }
-
-    SLIST_FOREACH(chr, &svc->chrs, next) {
-        if (ble_uuid_cmp(&chr->chr.uuid.u, chr_uuid) == 0) {
-            return chr;
-        }
-    }
-
-    return NULL;
-}
-
-const struct peer_dsc *
-peer_dsc_find_uuid(const struct peer *peer, const ble_uuid_t *svc_uuid,
-                   const ble_uuid_t *chr_uuid, const ble_uuid_t *dsc_uuid)
-{
-    const struct peer_chr *chr;
-    const struct peer_dsc *dsc;
-
-    chr = peer_chr_find_uuid(peer, svc_uuid, chr_uuid);
-    if (chr == NULL) {
-        return NULL;
-    }
-
-    SLIST_FOREACH(dsc, &chr->dscs, next) {
-        if (ble_uuid_cmp(&dsc->dsc.uuid.u, dsc_uuid) == 0) {
-            return dsc;
-        }
-    }
-
-    return NULL;
-}
-
-static int
-peer_svc_add(struct peer *peer, const struct ble_gatt_svc *gatt_svc)
-{
-    struct peer_svc *prev;
-    struct peer_svc *svc;
-
-    svc = peer_svc_find(peer, gatt_svc->start_handle, &prev);
-    if (svc != NULL) {
-        /* Service already discovered. */
-        return 0;
-    }
-
-    svc = os_memblock_get(&peer_svc_pool);
-    if (svc == NULL) {
-        /* Out of memory. */
-        return BLE_HS_ENOMEM;
-    }
-    memset(svc, 0, sizeof * svc);
-
-    svc->svc = *gatt_svc;
-    SLIST_INIT(&svc->chrs);
-
-    if (prev == NULL) {
-        SLIST_INSERT_HEAD(&peer->svcs, svc, next);
-    } else {
-        SLIST_INSERT_AFTER(prev, svc, next);
-    }
-
-    return 0;
-}
-
-static void
-peer_svc_delete(struct peer_svc *svc)
-{
-    struct peer_chr *chr;
-
-    while ((chr = SLIST_FIRST(&svc->chrs)) != NULL) {
-        SLIST_REMOVE_HEAD(&svc->chrs, next);
-        peer_chr_delete(chr);
-    }
-
-    os_memblock_put(&peer_svc_pool, svc);
-}
-
-static int
-peer_svc_disced(uint16_t conn_handle, const struct ble_gatt_error *error,
-                const struct ble_gatt_svc *service, void *arg)
-{
-    struct peer *peer;
-    int rc;
-
-    peer = arg;
-    assert(peer->conn_handle == conn_handle);
-
-    switch (error->status) {
-    case 0:
-        rc = peer_svc_add(peer, service);
-        break;
-
-    case BLE_HS_EDONE:
-        /* All services discovered; start discovering characteristics. */
-        if (peer->disc_prev_chr_val > 0) {
-            peer_disc_chrs(peer);
-        }
-        rc = 0;
-        break;
-
-    default:
-        rc = error->status;
-        break;
-    }
-
-    if (rc != 0) {
-        /* Error; abort discovery. */
-        peer_disc_complete(peer, rc);
-    }
-
-    return rc;
-}
-
-
-int
-peer_disc_all(uint16_t conn_handle, peer_disc_fn *disc_cb, void *disc_cb_arg)
-{
-    struct peer_svc *svc;
-    struct peer *peer;
-    int rc;
-
-    peer = peer_find(conn_handle);
-    if (peer == NULL) {
-        return BLE_HS_ENOTCONN;
-    }
-
-    /* Undiscover everything first. */
-    while ((svc = SLIST_FIRST(&peer->svcs)) != NULL) {
-        SLIST_REMOVE_HEAD(&peer->svcs, next);
-        peer_svc_delete(svc);
-    }
-
-    peer->disc_prev_chr_val = 1;
-    peer->disc_cb = disc_cb;
-    peer->disc_cb_arg = disc_cb_arg;
-
-    rc = ble_gattc_disc_all_svcs(conn_handle, peer_svc_disced, peer);
-    if (rc != 0) {
-        return rc;
-    }
-
-    return 0;
-}
-
-int
-peer_delete(uint16_t conn_handle)
-{
-    struct peer_svc *svc;
-    struct peer *peer;
-    int rc;
-
-    peer = peer_find(conn_handle);
-    if (peer == NULL) {
-        return BLE_HS_ENOTCONN;
-    }
-
-    SLIST_REMOVE(&peers, peer, peer, next);
-
-    while ((svc = SLIST_FIRST(&peer->svcs)) != NULL) {
-        SLIST_REMOVE_HEAD(&peer->svcs, next);
-        peer_svc_delete(svc);
-    }
-
-    rc = os_memblock_put(&peer_pool, peer);
-    if (rc != 0) {
-        return BLE_HS_EOS;
-    }
-
-    return 0;
-}
-
-int
-peer_add(uint16_t conn_handle)
-{
-    struct peer *peer;
-
-    /* Make sure the connection handle is unique. */
-    peer = peer_find(conn_handle);
-    if (peer != NULL) {
-        return BLE_HS_EALREADY;
-    }
-
-    peer = os_memblock_get(&peer_pool);
-    if (peer == NULL) {
-        /* Out of memory. */
-        return BLE_HS_ENOMEM;
-    }
-
-    memset(peer, 0, sizeof * peer);
-    peer->conn_handle = conn_handle;
-
-    SLIST_INSERT_HEAD(&peers, peer, next);
-
-    return 0;
-}
-
-static void
-peer_free_mem(void)
-{
-    free(peer_mem);
-    peer_mem = NULL;
-
-    free(peer_svc_mem);
-    peer_svc_mem = NULL;
-
-    free(peer_chr_mem);
-    peer_chr_mem = NULL;
-
-    free(peer_dsc_mem);
-    peer_dsc_mem = NULL;
-}
-
-int
-peer_init(int max_peers, int max_svcs, int max_chrs, int max_dscs)
-{
-    int rc;
-
-    /* Free memory first in case this function gets called more than once. */
-    peer_free_mem();
-
-    peer_mem = malloc(
-                   OS_MEMPOOL_BYTES(max_peers, sizeof (struct peer)));
-    if (peer_mem == NULL) {
-        rc = BLE_HS_ENOMEM;
-        goto err;
-    }
-
-    rc = os_mempool_init(&peer_pool, max_peers,
-                         sizeof (struct peer), peer_mem,
-                         "peer_pool");
-    if (rc != 0) {
-        rc = BLE_HS_EOS;
-        goto err;
-    }
-
-    peer_svc_mem = malloc(
-                       OS_MEMPOOL_BYTES(max_svcs, sizeof (struct peer_svc)));
-    if (peer_svc_mem == NULL) {
-        rc = BLE_HS_ENOMEM;
-        goto err;
-    }
-
-    rc = os_mempool_init(&peer_svc_pool, max_svcs,
-                         sizeof (struct peer_svc), peer_svc_mem,
-                         "peer_svc_pool");
-    if (rc != 0) {
-        rc = BLE_HS_EOS;
-        goto err;
-    }
-
-    peer_chr_mem = malloc(
-                       OS_MEMPOOL_BYTES(max_chrs, sizeof (struct peer_chr)));
-    if (peer_chr_mem == NULL) {
-        rc = BLE_HS_ENOMEM;
-        goto err;
-    }
-
-    rc = os_mempool_init(&peer_chr_pool, max_chrs,
-                         sizeof (struct peer_chr), peer_chr_mem,
-                         "peer_chr_pool");
-    if (rc != 0) {
-        rc = BLE_HS_EOS;
-        goto err;
-    }
-
-    peer_dsc_mem = malloc(
-                       OS_MEMPOOL_BYTES(max_dscs, sizeof (struct peer_dsc)));
-    if (peer_dsc_mem == NULL) {
-        rc = BLE_HS_ENOMEM;
-        goto err;
-    }
-
-    rc = os_mempool_init(&peer_dsc_pool, max_dscs,
-                         sizeof (struct peer_dsc), peer_dsc_mem,
-                         "peer_dsc_pool");
-    if (rc != 0) {
-        rc = BLE_HS_EOS;
-        goto err;
-    }
-
-    return 0;
-
-err:
-    peer_free_mem();
-    return rc;
-}
diff --git a/examples/bluetooth/nimble/ble_spp/spp_server/CMakeLists.txt b/examples/bluetooth/nimble/ble_spp/spp_server/CMakeLists.txt
index 99cadaff23..87c71ac07d 100644
--- a/examples/bluetooth/nimble/ble_spp/spp_server/CMakeLists.txt
+++ b/examples/bluetooth/nimble/ble_spp/spp_server/CMakeLists.txt
@@ -2,5 +2,7 @@
 # CMakeLists in this exact order for cmake to work correctly
 cmake_minimum_required(VERSION 3.16)
 
+set(EXTRA_COMPONENT_DIRS ${CMAKE_CURRENT_LIST_DIR}/../../common/nimble_peripheral_utils)
+
 include($ENV{IDF_PATH}/tools/cmake/project.cmake)
 project(spp_server)
diff --git a/examples/bluetooth/nimble/ble_spp/spp_server/main/CMakeLists.txt b/examples/bluetooth/nimble/ble_spp/spp_server/main/CMakeLists.txt
index 1d440d5d68..eee6ef2d0a 100644
--- a/examples/bluetooth/nimble/ble_spp/spp_server/main/CMakeLists.txt
+++ b/examples/bluetooth/nimble/ble_spp/spp_server/main/CMakeLists.txt
@@ -1,6 +1,5 @@
 set(srcs "main.c"
-        "gatt_svr.c"
-        "misc.c")
+        "gatt_svr.c")
 
 idf_component_register(SRCS "${srcs}"
-                    INCLUDE_DIRS ".")
+                       INCLUDE_DIRS ".")
diff --git a/examples/bluetooth/nimble/ble_spp/spp_server/main/ble_spp_server.h b/examples/bluetooth/nimble/ble_spp/spp_server/main/ble_spp_server.h
index 2b6d12e394..880ca9efca 100644
--- a/examples/bluetooth/nimble/ble_spp/spp_server/main/ble_spp_server.h
+++ b/examples/bluetooth/nimble/ble_spp/spp_server/main/ble_spp_server.h
@@ -1,5 +1,5 @@
 /*
- * SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
  *
  * SPDX-License-Identifier: Unlicense OR CC0-1.0
  */
@@ -10,6 +10,7 @@
 #include <stdbool.h>
 #include "nimble/ble.h"
 #include "modlog/modlog.h"
+#include "esp_peripheral.h"
 #ifdef __cplusplus
 extern "C" {
 #endif
@@ -28,14 +29,6 @@ struct ble_gatt_register_ctxt;
 void gatt_svr_register_cb(struct ble_gatt_register_ctxt *ctxt, void *arg);
 int new_gatt_svr_init(void);
 
-/* Console */
-int scli_init(void);
-int scli_receive_key(int *key);
-
-/** Misc. */
-void print_bytes(const uint8_t *bytes, int len);
-void print_addr(const void *addr);
-
 #ifdef __cplusplus
 }
 #endif
diff --git a/examples/bluetooth/nimble/ble_spp/spp_server/main/misc.c b/examples/bluetooth/nimble/ble_spp/spp_server/main/misc.c
deleted file mode 100644
index 988ffebd1e..0000000000
--- a/examples/bluetooth/nimble/ble_spp/spp_server/main/misc.c
+++ /dev/null
@@ -1,30 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Unlicense OR CC0-1.0
- */
-
-#include "ble_spp_server.h"
-
-/**
- * Utility function to log an array of bytes.
- */
-void
-print_bytes(const uint8_t *bytes, int len)
-{
-    int i;
-
-    for (i = 0; i < len; i++) {
-        MODLOG_DFLT(INFO, "%s0x%02x", i != 0 ? ":" : "", bytes[i]);
-    }
-}
-
-void
-print_addr(const void *addr)
-{
-    const uint8_t *u8p;
-
-    u8p = addr;
-    MODLOG_DFLT(INFO, "%02x:%02x:%02x:%02x:%02x:%02x",
-                u8p[5], u8p[4], u8p[3], u8p[2], u8p[1], u8p[0]);
-}
diff --git a/examples/bluetooth/nimble/blecent/CMakeLists.txt b/examples/bluetooth/nimble/blecent/CMakeLists.txt
index f443dbefda..6b337e7c82 100644
--- a/examples/bluetooth/nimble/blecent/CMakeLists.txt
+++ b/examples/bluetooth/nimble/blecent/CMakeLists.txt
@@ -2,5 +2,7 @@
 # CMakeLists in this exact order for cmake to work correctly
 cmake_minimum_required(VERSION 3.16)
 
+set(EXTRA_COMPONENT_DIRS ${CMAKE_CURRENT_LIST_DIR}/../common/nimble_central_utils)
+
 include($ENV{IDF_PATH}/tools/cmake/project.cmake)
 project(blecent)
diff --git a/examples/bluetooth/nimble/blecent/main/CMakeLists.txt b/examples/bluetooth/nimble/blecent/main/CMakeLists.txt
index 7eff1870a2..18d510d988 100644
--- a/examples/bluetooth/nimble/blecent/main/CMakeLists.txt
+++ b/examples/bluetooth/nimble/blecent/main/CMakeLists.txt
@@ -1,2 +1,4 @@
-idf_component_register(SRCS "main.c" "misc.c" "peer.c"
-                    INCLUDE_DIRS ".")
+set(srcs "main.c")
+
+idf_component_register(SRCS "${srcs}"
+                       INCLUDE_DIRS ".")
diff --git a/examples/bluetooth/nimble/blecent/main/blecent.h b/examples/bluetooth/nimble/blecent/main/blecent.h
index d540908d45..b070af1164 100644
--- a/examples/bluetooth/nimble/blecent/main/blecent.h
+++ b/examples/bluetooth/nimble/blecent/main/blecent.h
@@ -21,6 +21,7 @@
 #define H_BLECENT_
 
 #include "modlog/modlog.h"
+#include "esp_central.h"
 #ifdef __cplusplus
 extern "C" {
 #endif
@@ -38,75 +39,6 @@ union ble_store_key;
 #define BLECENT_CHR_UNR_ALERT_STAT_UUID     0x2A45
 #define BLECENT_CHR_ALERT_NOT_CTRL_PT       0x2A44
 
-/** Misc. */
-void print_bytes(const uint8_t *bytes, int len);
-void print_mbuf(const struct os_mbuf *om);
-char *addr_str(const void *addr);
-void print_uuid(const ble_uuid_t *uuid);
-void print_conn_desc(const struct ble_gap_conn_desc *desc);
-void print_adv_fields(const struct ble_hs_adv_fields *fields);
-void ext_print_adv_report(const void *param);
-
-/** Peer. */
-struct peer_dsc {
-    SLIST_ENTRY(peer_dsc) next;
-    struct ble_gatt_dsc dsc;
-};
-SLIST_HEAD(peer_dsc_list, peer_dsc);
-
-struct peer_chr {
-    SLIST_ENTRY(peer_chr) next;
-    struct ble_gatt_chr chr;
-
-    struct peer_dsc_list dscs;
-};
-SLIST_HEAD(peer_chr_list, peer_chr);
-
-struct peer_svc {
-    SLIST_ENTRY(peer_svc) next;
-    struct ble_gatt_svc svc;
-
-    struct peer_chr_list chrs;
-};
-SLIST_HEAD(peer_svc_list, peer_svc);
-
-struct peer;
-typedef void peer_disc_fn(const struct peer *peer, int status, void *arg);
-
-struct peer {
-    SLIST_ENTRY(peer) next;
-
-    uint16_t conn_handle;
-
-    /** List of discovered GATT services. */
-    struct peer_svc_list svcs;
-
-    /** Keeps track of where we are in the service discovery process. */
-    uint16_t disc_prev_chr_val;
-    struct peer_svc *cur_svc;
-
-    /** Callback that gets executed when service discovery completes. */
-    peer_disc_fn *disc_cb;
-    void *disc_cb_arg;
-};
-
-int peer_disc_all(uint16_t conn_handle, peer_disc_fn *disc_cb,
-                  void *disc_cb_arg);
-const struct peer_dsc *
-peer_dsc_find_uuid(const struct peer *peer, const ble_uuid_t *svc_uuid,
-                   const ble_uuid_t *chr_uuid, const ble_uuid_t *dsc_uuid);
-const struct peer_chr *
-peer_chr_find_uuid(const struct peer *peer, const ble_uuid_t *svc_uuid,
-                   const ble_uuid_t *chr_uuid);
-const struct peer_svc *
-peer_svc_find_uuid(const struct peer *peer, const ble_uuid_t *uuid);
-int peer_delete(uint16_t conn_handle);
-int peer_add(uint16_t conn_handle);
-int peer_init(int max_peers, int max_svcs, int max_chrs, int max_dscs);
-struct peer *
-peer_find(uint16_t conn_handle);
-
-
 #ifdef __cplusplus
 }
 #endif
diff --git a/examples/bluetooth/nimble/blecent/main/misc.c b/examples/bluetooth/nimble/blecent/main/misc.c
deleted file mode 100644
index 5437fe692f..0000000000
--- a/examples/bluetooth/nimble/blecent/main/misc.c
+++ /dev/null
@@ -1,232 +0,0 @@
-/*
- * Licensed to the Apache Software Foundation (ASF) under one
- * or more contributor license agreements.  See the NOTICE file
- * distributed with this work for additional information
- * regarding copyright ownership.  The ASF licenses this file
- * to you under the Apache License, Version 2.0 (the
- * "License"); you may not use this file except in compliance
- * with the License.  You may obtain a copy of the License at
- *
- *  http://www.apache.org/licenses/LICENSE-2.0
- *
- * Unless required by applicable law or agreed to in writing,
- * software distributed under the License is distributed on an
- * "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY
- * KIND, either express or implied.  See the License for the
- * specific language governing permissions and limitations
- * under the License.
- */
-
-#include <assert.h>
-#include <stdio.h>
-#include <string.h>
-#include "host/ble_hs.h"
-#include "host/ble_uuid.h"
-#include "blecent.h"
-
-/**
- * Utility function to log an array of bytes.
- */
-void
-print_bytes(const uint8_t *bytes, int len)
-{
-    int i;
-
-    for (i = 0; i < len; i++) {
-        MODLOG_DFLT(DEBUG, "%s0x%02x", i != 0 ? ":" : "", bytes[i]);
-    }
-}
-
-void
-print_mbuf(const struct os_mbuf *om)
-{
-    int colon, i;
-
-    colon = 0;
-    while (om != NULL) {
-        if (colon) {
-            MODLOG_DFLT(INFO, ":");
-        } else {
-            colon = 1;
-        }
-        for (i = 0; i < om->om_len; i++) {
-            MODLOG_DFLT(INFO, "%s0x%02x", i != 0 ? ":" : "", om->om_data[i]);
-        }
-        om = SLIST_NEXT(om, om_next);
-    }
-}
-
-char *
-addr_str(const void *addr)
-{
-    static char buf[6 * 2 + 5 + 1];
-    const uint8_t *u8p;
-
-    u8p = addr;
-    sprintf(buf, "%02x:%02x:%02x:%02x:%02x:%02x",
-            u8p[5], u8p[4], u8p[3], u8p[2], u8p[1], u8p[0]);
-
-    return buf;
-}
-
-void
-print_uuid(const ble_uuid_t *uuid)
-{
-    char buf[BLE_UUID_STR_LEN];
-
-    MODLOG_DFLT(DEBUG, "%s", ble_uuid_to_str(uuid, buf));
-}
-
-/**
- * Logs information about a connection to the console.
- */
-void
-print_conn_desc(const struct ble_gap_conn_desc *desc)
-{
-    MODLOG_DFLT(DEBUG, "handle=%d our_ota_addr_type=%d our_ota_addr=%s ",
-                desc->conn_handle, desc->our_ota_addr.type,
-                addr_str(desc->our_ota_addr.val));
-    MODLOG_DFLT(DEBUG, "our_id_addr_type=%d our_id_addr=%s ",
-                desc->our_id_addr.type, addr_str(desc->our_id_addr.val));
-    MODLOG_DFLT(DEBUG, "peer_ota_addr_type=%d peer_ota_addr=%s ",
-                desc->peer_ota_addr.type, addr_str(desc->peer_ota_addr.val));
-    MODLOG_DFLT(DEBUG, "peer_id_addr_type=%d peer_id_addr=%s ",
-                desc->peer_id_addr.type, addr_str(desc->peer_id_addr.val));
-    MODLOG_DFLT(DEBUG, "conn_itvl=%d conn_latency=%d supervision_timeout=%d "
-                "encrypted=%d authenticated=%d bonded=%d",
-                desc->conn_itvl, desc->conn_latency,
-                desc->supervision_timeout,
-                desc->sec_state.encrypted,
-                desc->sec_state.authenticated,
-                desc->sec_state.bonded);
-}
-
-#if CONFIG_EXAMPLE_EXTENDED_ADV
-void
-print_addr(const void *addr, const char *name)
-{
-    const uint8_t *u8p;
-    u8p = addr;
-    MODLOG_DFLT(DEBUG, "%s = %02x:%02x:%02x:%02x:%02x:%02x",
-                name, u8p[5], u8p[4], u8p[3], u8p[2], u8p[1], u8p[0]);
-}
-void
-ext_print_adv_report(const void *param)
-{
-    const struct ble_gap_ext_disc_desc *disc = (struct ble_gap_ext_disc_desc *)param;
-    MODLOG_DFLT(DEBUG, "props=%d data_status=%d legacy_event_type=%d", disc->props, disc->data_status, disc->legacy_event_type);
-    print_addr(disc->addr.val, "address");
-    MODLOG_DFLT(DEBUG, "rssi=%d tx_power=%d", disc->rssi, disc->tx_power);
-    MODLOG_DFLT(DEBUG, "sid=%d prim_phy=%d sec_phy=%d", disc->sid, disc->prim_phy, disc->sec_phy);
-    MODLOG_DFLT(DEBUG, "periodic_adv_itvl=%d length_data=%d", disc->periodic_adv_itvl, disc->length_data);
-    print_addr(disc->direct_addr.val, "direct address");
-}
-#endif
-
-void
-print_adv_fields(const struct ble_hs_adv_fields *fields)
-{
-    char s[BLE_HS_ADV_MAX_SZ];
-    const uint8_t *u8p;
-    int i;
-
-    if (fields->flags != 0) {
-        MODLOG_DFLT(DEBUG, "    flags=0x%02x\n", fields->flags);
-    }
-
-    if (fields->uuids16 != NULL) {
-        MODLOG_DFLT(DEBUG, "    uuids16(%scomplete)=",
-                    fields->uuids16_is_complete ? "" : "in");
-        for (i = 0; i < fields->num_uuids16; i++) {
-            print_uuid(&fields->uuids16[i].u);
-            MODLOG_DFLT(DEBUG, " ");
-        }
-        MODLOG_DFLT(DEBUG, "\n");
-    }
-
-    if (fields->uuids32 != NULL) {
-        MODLOG_DFLT(DEBUG, "    uuids32(%scomplete)=",
-                    fields->uuids32_is_complete ? "" : "in");
-        for (i = 0; i < fields->num_uuids32; i++) {
-            print_uuid(&fields->uuids32[i].u);
-            MODLOG_DFLT(DEBUG, " ");
-        }
-        MODLOG_DFLT(DEBUG, "\n");
-    }
-
-    if (fields->uuids128 != NULL) {
-        MODLOG_DFLT(DEBUG, "    uuids128(%scomplete)=",
-                    fields->uuids128_is_complete ? "" : "in");
-        for (i = 0; i < fields->num_uuids128; i++) {
-            print_uuid(&fields->uuids128[i].u);
-            MODLOG_DFLT(DEBUG, " ");
-        }
-        MODLOG_DFLT(DEBUG, "\n");
-    }
-
-    if (fields->name != NULL) {
-        assert(fields->name_len < sizeof s - 1);
-        memcpy(s, fields->name, fields->name_len);
-        s[fields->name_len] = '\0';
-        MODLOG_DFLT(DEBUG, "    name(%scomplete)=%s\n",
-                    fields->name_is_complete ? "" : "in", s);
-    }
-
-    if (fields->tx_pwr_lvl_is_present) {
-        MODLOG_DFLT(DEBUG, "    tx_pwr_lvl=%d\n", fields->tx_pwr_lvl);
-    }
-
-    if (fields->slave_itvl_range != NULL) {
-        MODLOG_DFLT(DEBUG, "    slave_itvl_range=");
-        print_bytes(fields->slave_itvl_range, BLE_HS_ADV_SLAVE_ITVL_RANGE_LEN);
-        MODLOG_DFLT(DEBUG, "\n");
-    }
-
-    if (fields->svc_data_uuid16 != NULL) {
-        MODLOG_DFLT(DEBUG, "    svc_data_uuid16=");
-        print_bytes(fields->svc_data_uuid16, fields->svc_data_uuid16_len);
-        MODLOG_DFLT(DEBUG, "\n");
-    }
-
-    if (fields->public_tgt_addr != NULL) {
-        MODLOG_DFLT(DEBUG, "    public_tgt_addr=");
-        u8p = fields->public_tgt_addr;
-        for (i = 0; i < fields->num_public_tgt_addrs; i++) {
-            MODLOG_DFLT(DEBUG, "public_tgt_addr=%s ", addr_str(u8p));
-            u8p += BLE_HS_ADV_PUBLIC_TGT_ADDR_ENTRY_LEN;
-        }
-        MODLOG_DFLT(DEBUG, "\n");
-    }
-
-    if (fields->appearance_is_present) {
-        MODLOG_DFLT(DEBUG, "    appearance=0x%04x\n", fields->appearance);
-    }
-
-    if (fields->adv_itvl_is_present) {
-        MODLOG_DFLT(DEBUG, "    adv_itvl=0x%04x\n", fields->adv_itvl);
-    }
-
-    if (fields->svc_data_uuid32 != NULL) {
-        MODLOG_DFLT(DEBUG, "    svc_data_uuid32=");
-        print_bytes(fields->svc_data_uuid32, fields->svc_data_uuid32_len);
-        MODLOG_DFLT(DEBUG, "\n");
-    }
-
-    if (fields->svc_data_uuid128 != NULL) {
-        MODLOG_DFLT(DEBUG, "    svc_data_uuid128=");
-        print_bytes(fields->svc_data_uuid128, fields->svc_data_uuid128_len);
-        MODLOG_DFLT(DEBUG, "\n");
-    }
-
-    if (fields->uri != NULL) {
-        MODLOG_DFLT(DEBUG, "    uri=");
-        print_bytes(fields->uri, fields->uri_len);
-        MODLOG_DFLT(DEBUG, "\n");
-    }
-
-    if (fields->mfg_data != NULL) {
-        MODLOG_DFLT(DEBUG, "    mfg_data=");
-        print_bytes(fields->mfg_data, fields->mfg_data_len);
-        MODLOG_DFLT(DEBUG, "\n");
-    }
-}
diff --git a/examples/bluetooth/nimble/blecent/main/peer.c b/examples/bluetooth/nimble/blecent/main/peer.c
deleted file mode 100644
index a01ae061e3..0000000000
--- a/examples/bluetooth/nimble/blecent/main/peer.c
+++ /dev/null
@@ -1,807 +0,0 @@
-/*
- * Licensed to the Apache Software Foundation (ASF) under one
- * or more contributor license agreements.  See the NOTICE file
- * distributed with this work for additional information
- * regarding copyright ownership.  The ASF licenses this file
- * to you under the Apache License, Version 2.0 (the
- * "License"); you may not use this file except in compliance
- * with the License.  You may obtain a copy of the License at
- *
- *  http://www.apache.org/licenses/LICENSE-2.0
- *
- * Unless required by applicable law or agreed to in writing,
- * software distributed under the License is distributed on an
- * "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY
- * KIND, either express or implied.  See the License for the
- * specific language governing permissions and limitations
- * under the License.
- */
-
-#include <assert.h>
-#include <string.h>
-#include "host/ble_hs.h"
-#include "blecent.h"
-
-static void *peer_svc_mem;
-static struct os_mempool peer_svc_pool;
-
-static void *peer_chr_mem;
-static struct os_mempool peer_chr_pool;
-
-static void *peer_dsc_mem;
-static struct os_mempool peer_dsc_pool;
-
-static void *peer_mem;
-static struct os_mempool peer_pool;
-static SLIST_HEAD(, peer) peers;
-
-static struct peer_svc *
-peer_svc_find_range(struct peer *peer, uint16_t attr_handle);
-static struct peer_svc *
-peer_svc_find(struct peer *peer, uint16_t svc_start_handle,
-              struct peer_svc **out_prev);
-int
-peer_svc_is_empty(const struct peer_svc *svc);
-
-uint16_t
-chr_end_handle(const struct peer_svc *svc, const struct peer_chr *chr);
-int
-chr_is_empty(const struct peer_svc *svc, const struct peer_chr *chr);
-static struct peer_chr *
-peer_chr_find(const struct peer_svc *svc, uint16_t chr_def_handle,
-              struct peer_chr **out_prev);
-static void
-peer_disc_chrs(struct peer *peer);
-
-static int
-peer_dsc_disced(uint16_t conn_handle, const struct ble_gatt_error *error,
-                uint16_t chr_val_handle, const struct ble_gatt_dsc *dsc,
-                void *arg);
-
-struct peer *
-peer_find(uint16_t conn_handle)
-{
-    struct peer *peer;
-
-    SLIST_FOREACH(peer, &peers, next) {
-        if (peer->conn_handle == conn_handle) {
-            return peer;
-        }
-    }
-
-    return NULL;
-}
-
-static void
-peer_disc_complete(struct peer *peer, int rc)
-{
-    peer->disc_prev_chr_val = 0;
-
-    /* Notify caller that discovery has completed. */
-    if (peer->disc_cb != NULL) {
-        peer->disc_cb(peer, rc, peer->disc_cb_arg);
-    }
-}
-
-static struct peer_dsc *
-peer_dsc_find_prev(const struct peer_chr *chr, uint16_t dsc_handle)
-{
-    struct peer_dsc *prev;
-    struct peer_dsc *dsc;
-
-    prev = NULL;
-    SLIST_FOREACH(dsc, &chr->dscs, next) {
-        if (dsc->dsc.handle >= dsc_handle) {
-            break;
-        }
-
-        prev = dsc;
-    }
-
-    return prev;
-}
-
-static struct peer_dsc *
-peer_dsc_find(const struct peer_chr *chr, uint16_t dsc_handle,
-              struct peer_dsc **out_prev)
-{
-    struct peer_dsc *prev;
-    struct peer_dsc *dsc;
-
-    prev = peer_dsc_find_prev(chr, dsc_handle);
-    if (prev == NULL) {
-        dsc = SLIST_FIRST(&chr->dscs);
-    } else {
-        dsc = SLIST_NEXT(prev, next);
-    }
-
-    if (dsc != NULL && dsc->dsc.handle != dsc_handle) {
-        dsc = NULL;
-    }
-
-    if (out_prev != NULL) {
-        *out_prev = prev;
-    }
-    return dsc;
-}
-
-static int
-peer_dsc_add(struct peer *peer, uint16_t chr_val_handle,
-             const struct ble_gatt_dsc *gatt_dsc)
-{
-    struct peer_dsc *prev;
-    struct peer_dsc *dsc;
-    struct peer_svc *svc;
-    struct peer_chr *chr;
-
-    svc = peer_svc_find_range(peer, chr_val_handle);
-    if (svc == NULL) {
-        /* Can't find service for discovered descriptor; this shouldn't
-         * happen.
-         */
-        assert(0);
-        return BLE_HS_EUNKNOWN;
-    }
-
-    chr = peer_chr_find(svc, chr_val_handle, NULL);
-    if (chr == NULL) {
-        /* Can't find characteristic for discovered descriptor; this shouldn't
-         * happen.
-         */
-        assert(0);
-        return BLE_HS_EUNKNOWN;
-    }
-
-    dsc = peer_dsc_find(chr, gatt_dsc->handle, &prev);
-    if (dsc != NULL) {
-        /* Descriptor already discovered. */
-        return 0;
-    }
-
-    dsc = os_memblock_get(&peer_dsc_pool);
-    if (dsc == NULL) {
-        /* Out of memory. */
-        return BLE_HS_ENOMEM;
-    }
-    memset(dsc, 0, sizeof * dsc);
-
-    dsc->dsc = *gatt_dsc;
-
-    if (prev == NULL) {
-        SLIST_INSERT_HEAD(&chr->dscs, dsc, next);
-    } else {
-        SLIST_NEXT(prev, next) = dsc;
-    }
-
-    return 0;
-}
-
-static void
-peer_disc_dscs(struct peer *peer)
-{
-    struct peer_chr *chr;
-    struct peer_svc *svc;
-    int rc;
-
-    /* Search through the list of discovered characteristics for the first
-     * characteristic that contains undiscovered descriptors.  Then, discover
-     * all descriptors belonging to that characteristic.
-     */
-    SLIST_FOREACH(svc, &peer->svcs, next) {
-        SLIST_FOREACH(chr, &svc->chrs, next) {
-            if (!chr_is_empty(svc, chr) &&
-                    SLIST_EMPTY(&chr->dscs) &&
-                    peer->disc_prev_chr_val <= chr->chr.def_handle) {
-
-                rc = ble_gattc_disc_all_dscs(peer->conn_handle,
-                                             chr->chr.val_handle,
-                                             chr_end_handle(svc, chr),
-                                             peer_dsc_disced, peer);
-                if (rc != 0) {
-                    peer_disc_complete(peer, rc);
-                }
-
-                peer->disc_prev_chr_val = chr->chr.val_handle;
-                return;
-            }
-        }
-    }
-
-    /* All descriptors discovered. */
-    peer_disc_complete(peer, 0);
-}
-
-static int
-peer_dsc_disced(uint16_t conn_handle, const struct ble_gatt_error *error,
-                uint16_t chr_val_handle, const struct ble_gatt_dsc *dsc,
-                void *arg)
-{
-    struct peer *peer;
-    int rc;
-
-    peer = arg;
-    assert(peer->conn_handle == conn_handle);
-
-    switch (error->status) {
-    case 0:
-        rc = peer_dsc_add(peer, chr_val_handle, dsc);
-        break;
-
-    case BLE_HS_EDONE:
-        /* All descriptors in this characteristic discovered; start discovering
-         * descriptors in the next characteristic.
-         */
-        if (peer->disc_prev_chr_val > 0) {
-            peer_disc_dscs(peer);
-        }
-        rc = 0;
-        break;
-
-    default:
-        /* Error; abort discovery. */
-        rc = error->status;
-        break;
-    }
-
-    if (rc != 0) {
-        /* Error; abort discovery. */
-        peer_disc_complete(peer, rc);
-    }
-
-    return rc;
-}
-
-uint16_t
-chr_end_handle(const struct peer_svc *svc, const struct peer_chr *chr)
-{
-    const struct peer_chr *next_chr;
-
-    next_chr = SLIST_NEXT(chr, next);
-    if (next_chr != NULL) {
-        return next_chr->chr.def_handle - 1;
-    } else {
-        return svc->svc.end_handle;
-    }
-}
-
-int
-chr_is_empty(const struct peer_svc *svc, const struct peer_chr *chr)
-{
-    return chr_end_handle(svc, chr) <= chr->chr.val_handle;
-}
-
-static struct peer_chr *
-peer_chr_find_prev(const struct peer_svc *svc, uint16_t chr_val_handle)
-{
-    struct peer_chr *prev;
-    struct peer_chr *chr;
-
-    prev = NULL;
-    SLIST_FOREACH(chr, &svc->chrs, next) {
-        if (chr->chr.val_handle >= chr_val_handle) {
-            break;
-        }
-
-        prev = chr;
-    }
-
-    return prev;
-}
-
-static struct peer_chr *
-peer_chr_find(const struct peer_svc *svc, uint16_t chr_val_handle,
-              struct peer_chr **out_prev)
-{
-    struct peer_chr *prev;
-    struct peer_chr *chr;
-
-    prev = peer_chr_find_prev(svc, chr_val_handle);
-    if (prev == NULL) {
-        chr = SLIST_FIRST(&svc->chrs);
-    } else {
-        chr = SLIST_NEXT(prev, next);
-    }
-
-    if (chr != NULL && chr->chr.val_handle != chr_val_handle) {
-        chr = NULL;
-    }
-
-    if (out_prev != NULL) {
-        *out_prev = prev;
-    }
-    return chr;
-}
-
-static void
-peer_chr_delete(struct peer_chr *chr)
-{
-    struct peer_dsc *dsc;
-
-    while ((dsc = SLIST_FIRST(&chr->dscs)) != NULL) {
-        SLIST_REMOVE_HEAD(&chr->dscs, next);
-        os_memblock_put(&peer_dsc_pool, dsc);
-    }
-
-    os_memblock_put(&peer_chr_pool, chr);
-}
-
-static int
-peer_chr_add(struct peer *peer,  uint16_t svc_start_handle,
-             const struct ble_gatt_chr *gatt_chr)
-{
-    struct peer_chr *prev;
-    struct peer_chr *chr;
-    struct peer_svc *svc;
-
-    svc = peer_svc_find(peer, svc_start_handle, NULL);
-    if (svc == NULL) {
-        /* Can't find service for discovered characteristic; this shouldn't
-         * happen.
-         */
-        assert(0);
-        return BLE_HS_EUNKNOWN;
-    }
-
-    chr = peer_chr_find(svc, gatt_chr->def_handle, &prev);
-    if (chr != NULL) {
-        /* Characteristic already discovered. */
-        return 0;
-    }
-
-    chr = os_memblock_get(&peer_chr_pool);
-    if (chr == NULL) {
-        /* Out of memory. */
-        return BLE_HS_ENOMEM;
-    }
-    memset(chr, 0, sizeof * chr);
-
-    chr->chr = *gatt_chr;
-
-    if (prev == NULL) {
-        SLIST_INSERT_HEAD(&svc->chrs, chr, next);
-    } else {
-        SLIST_NEXT(prev, next) = chr;
-    }
-
-    return 0;
-}
-
-static int
-peer_chr_disced(uint16_t conn_handle, const struct ble_gatt_error *error,
-                const struct ble_gatt_chr *chr, void *arg)
-{
-    struct peer *peer;
-    int rc;
-
-    peer = arg;
-    assert(peer->conn_handle == conn_handle);
-
-    switch (error->status) {
-    case 0:
-        rc = peer_chr_add(peer, peer->cur_svc->svc.start_handle, chr);
-        break;
-
-    case BLE_HS_EDONE:
-        /* All characteristics in this service discovered; start discovering
-         * characteristics in the next service.
-         */
-        if (peer->disc_prev_chr_val > 0) {
-            peer_disc_chrs(peer);
-        }
-        rc = 0;
-        break;
-
-    default:
-        rc = error->status;
-        break;
-    }
-
-    if (rc != 0) {
-        /* Error; abort discovery. */
-        peer_disc_complete(peer, rc);
-    }
-
-    return rc;
-}
-
-static void
-peer_disc_chrs(struct peer *peer)
-{
-    struct peer_svc *svc;
-    int rc;
-
-    /* Search through the list of discovered service for the first service that
-     * contains undiscovered characteristics.  Then, discover all
-     * characteristics belonging to that service.
-     */
-    SLIST_FOREACH(svc, &peer->svcs, next) {
-        if (!peer_svc_is_empty(svc) && SLIST_EMPTY(&svc->chrs)) {
-            peer->cur_svc = svc;
-            rc = ble_gattc_disc_all_chrs(peer->conn_handle,
-                                         svc->svc.start_handle,
-                                         svc->svc.end_handle,
-                                         peer_chr_disced, peer);
-            if (rc != 0) {
-                peer_disc_complete(peer, rc);
-            }
-            return;
-        }
-    }
-
-    /* All characteristics discovered. */
-    peer_disc_dscs(peer);
-}
-
-int
-peer_svc_is_empty(const struct peer_svc *svc)
-{
-    return svc->svc.end_handle <= svc->svc.start_handle;
-}
-
-static struct peer_svc *
-peer_svc_find_prev(struct peer *peer, uint16_t svc_start_handle)
-{
-    struct peer_svc *prev;
-    struct peer_svc *svc;
-
-    prev = NULL;
-    SLIST_FOREACH(svc, &peer->svcs, next) {
-        if (svc->svc.start_handle >= svc_start_handle) {
-            break;
-        }
-
-        prev = svc;
-    }
-
-    return prev;
-}
-
-static struct peer_svc *
-peer_svc_find(struct peer *peer, uint16_t svc_start_handle,
-              struct peer_svc **out_prev)
-{
-    struct peer_svc *prev;
-    struct peer_svc *svc;
-
-    prev = peer_svc_find_prev(peer, svc_start_handle);
-    if (prev == NULL) {
-        svc = SLIST_FIRST(&peer->svcs);
-    } else {
-        svc = SLIST_NEXT(prev, next);
-    }
-
-    if (svc != NULL && svc->svc.start_handle != svc_start_handle) {
-        svc = NULL;
-    }
-
-    if (out_prev != NULL) {
-        *out_prev = prev;
-    }
-    return svc;
-}
-
-static struct peer_svc *
-peer_svc_find_range(struct peer *peer, uint16_t attr_handle)
-{
-    struct peer_svc *svc;
-
-    SLIST_FOREACH(svc, &peer->svcs, next) {
-        if (svc->svc.start_handle <= attr_handle &&
-                svc->svc.end_handle >= attr_handle) {
-
-            return svc;
-        }
-    }
-
-    return NULL;
-}
-
-const struct peer_svc *
-peer_svc_find_uuid(const struct peer *peer, const ble_uuid_t *uuid)
-{
-    const struct peer_svc *svc;
-
-    SLIST_FOREACH(svc, &peer->svcs, next) {
-        if (ble_uuid_cmp(&svc->svc.uuid.u, uuid) == 0) {
-            return svc;
-        }
-    }
-
-    return NULL;
-}
-
-const struct peer_chr *
-peer_chr_find_uuid(const struct peer *peer, const ble_uuid_t *svc_uuid,
-                   const ble_uuid_t *chr_uuid)
-{
-    const struct peer_svc *svc;
-    const struct peer_chr *chr;
-
-    svc = peer_svc_find_uuid(peer, svc_uuid);
-    if (svc == NULL) {
-        return NULL;
-    }
-
-    SLIST_FOREACH(chr, &svc->chrs, next) {
-        if (ble_uuid_cmp(&chr->chr.uuid.u, chr_uuid) == 0) {
-            return chr;
-        }
-    }
-
-    return NULL;
-}
-
-const struct peer_dsc *
-peer_dsc_find_uuid(const struct peer *peer, const ble_uuid_t *svc_uuid,
-                   const ble_uuid_t *chr_uuid, const ble_uuid_t *dsc_uuid)
-{
-    const struct peer_chr *chr;
-    const struct peer_dsc *dsc;
-
-    chr = peer_chr_find_uuid(peer, svc_uuid, chr_uuid);
-    if (chr == NULL) {
-        return NULL;
-    }
-
-    SLIST_FOREACH(dsc, &chr->dscs, next) {
-        if (ble_uuid_cmp(&dsc->dsc.uuid.u, dsc_uuid) == 0) {
-            return dsc;
-        }
-    }
-
-    return NULL;
-}
-
-static int
-peer_svc_add(struct peer *peer, const struct ble_gatt_svc *gatt_svc)
-{
-    struct peer_svc *prev;
-    struct peer_svc *svc;
-
-    svc = peer_svc_find(peer, gatt_svc->start_handle, &prev);
-    if (svc != NULL) {
-        /* Service already discovered. */
-        return 0;
-    }
-
-    svc = os_memblock_get(&peer_svc_pool);
-    if (svc == NULL) {
-        /* Out of memory. */
-        return BLE_HS_ENOMEM;
-    }
-    memset(svc, 0, sizeof * svc);
-
-    svc->svc = *gatt_svc;
-    SLIST_INIT(&svc->chrs);
-
-    if (prev == NULL) {
-        SLIST_INSERT_HEAD(&peer->svcs, svc, next);
-    } else {
-        SLIST_INSERT_AFTER(prev, svc, next);
-    }
-
-    return 0;
-}
-
-static void
-peer_svc_delete(struct peer_svc *svc)
-{
-    struct peer_chr *chr;
-
-    while ((chr = SLIST_FIRST(&svc->chrs)) != NULL) {
-        SLIST_REMOVE_HEAD(&svc->chrs, next);
-        peer_chr_delete(chr);
-    }
-
-    os_memblock_put(&peer_svc_pool, svc);
-}
-
-static int
-peer_svc_disced(uint16_t conn_handle, const struct ble_gatt_error *error,
-                const struct ble_gatt_svc *service, void *arg)
-{
-    struct peer *peer;
-    int rc;
-
-    peer = arg;
-    assert(peer->conn_handle == conn_handle);
-
-    switch (error->status) {
-    case 0:
-        rc = peer_svc_add(peer, service);
-        break;
-
-    case BLE_HS_EDONE:
-        /* All services discovered; start discovering characteristics. */
-        if (peer->disc_prev_chr_val > 0) {
-            peer_disc_chrs(peer);
-        }
-        rc = 0;
-        break;
-
-    default:
-        rc = error->status;
-        break;
-    }
-
-    if (rc != 0) {
-        /* Error; abort discovery. */
-        peer_disc_complete(peer, rc);
-    }
-
-    return rc;
-}
-
-
-int
-peer_disc_all(uint16_t conn_handle, peer_disc_fn *disc_cb, void *disc_cb_arg)
-{
-    struct peer_svc *svc;
-    struct peer *peer;
-    int rc;
-
-    peer = peer_find(conn_handle);
-    if (peer == NULL) {
-        return BLE_HS_ENOTCONN;
-    }
-
-    /* Undiscover everything first. */
-    while ((svc = SLIST_FIRST(&peer->svcs)) != NULL) {
-        SLIST_REMOVE_HEAD(&peer->svcs, next);
-        peer_svc_delete(svc);
-    }
-
-    peer->disc_prev_chr_val = 1;
-    peer->disc_cb = disc_cb;
-    peer->disc_cb_arg = disc_cb_arg;
-
-    rc = ble_gattc_disc_all_svcs(conn_handle, peer_svc_disced, peer);
-    if (rc != 0) {
-        return rc;
-    }
-
-    return 0;
-}
-
-int
-peer_delete(uint16_t conn_handle)
-{
-    struct peer_svc *svc;
-    struct peer *peer;
-    int rc;
-
-    peer = peer_find(conn_handle);
-    if (peer == NULL) {
-        return BLE_HS_ENOTCONN;
-    }
-
-    SLIST_REMOVE(&peers, peer, peer, next);
-
-    while ((svc = SLIST_FIRST(&peer->svcs)) != NULL) {
-        SLIST_REMOVE_HEAD(&peer->svcs, next);
-        peer_svc_delete(svc);
-    }
-
-    rc = os_memblock_put(&peer_pool, peer);
-    if (rc != 0) {
-        return BLE_HS_EOS;
-    }
-
-    return 0;
-}
-
-int
-peer_add(uint16_t conn_handle)
-{
-    struct peer *peer;
-
-    /* Make sure the connection handle is unique. */
-    peer = peer_find(conn_handle);
-    if (peer != NULL) {
-        return BLE_HS_EALREADY;
-    }
-
-    peer = os_memblock_get(&peer_pool);
-    if (peer == NULL) {
-        /* Out of memory. */
-        return BLE_HS_ENOMEM;
-    }
-
-    memset(peer, 0, sizeof * peer);
-    peer->conn_handle = conn_handle;
-
-    SLIST_INSERT_HEAD(&peers, peer, next);
-
-    return 0;
-}
-
-static void
-peer_free_mem(void)
-{
-    free(peer_mem);
-    peer_mem = NULL;
-
-    free(peer_svc_mem);
-    peer_svc_mem = NULL;
-
-    free(peer_chr_mem);
-    peer_chr_mem = NULL;
-
-    free(peer_dsc_mem);
-    peer_dsc_mem = NULL;
-}
-
-int
-peer_init(int max_peers, int max_svcs, int max_chrs, int max_dscs)
-{
-    int rc;
-
-    /* Free memory first in case this function gets called more than once. */
-    peer_free_mem();
-
-    peer_mem = malloc(
-                   OS_MEMPOOL_BYTES(max_peers, sizeof (struct peer)));
-    if (peer_mem == NULL) {
-        rc = BLE_HS_ENOMEM;
-        goto err;
-    }
-
-    rc = os_mempool_init(&peer_pool, max_peers,
-                         sizeof (struct peer), peer_mem,
-                         "peer_pool");
-    if (rc != 0) {
-        rc = BLE_HS_EOS;
-        goto err;
-    }
-
-    peer_svc_mem = malloc(
-                       OS_MEMPOOL_BYTES(max_svcs, sizeof (struct peer_svc)));
-    if (peer_svc_mem == NULL) {
-        rc = BLE_HS_ENOMEM;
-        goto err;
-    }
-
-    rc = os_mempool_init(&peer_svc_pool, max_svcs,
-                         sizeof (struct peer_svc), peer_svc_mem,
-                         "peer_svc_pool");
-    if (rc != 0) {
-        rc = BLE_HS_EOS;
-        goto err;
-    }
-
-    peer_chr_mem = malloc(
-                       OS_MEMPOOL_BYTES(max_chrs, sizeof (struct peer_chr)));
-    if (peer_chr_mem == NULL) {
-        rc = BLE_HS_ENOMEM;
-        goto err;
-    }
-
-    rc = os_mempool_init(&peer_chr_pool, max_chrs,
-                         sizeof (struct peer_chr), peer_chr_mem,
-                         "peer_chr_pool");
-    if (rc != 0) {
-        rc = BLE_HS_EOS;
-        goto err;
-    }
-
-    peer_dsc_mem = malloc(
-                       OS_MEMPOOL_BYTES(max_dscs, sizeof (struct peer_dsc)));
-    if (peer_dsc_mem == NULL) {
-        rc = BLE_HS_ENOMEM;
-        goto err;
-    }
-
-    rc = os_mempool_init(&peer_dsc_pool, max_dscs,
-                         sizeof (struct peer_dsc), peer_dsc_mem,
-                         "peer_dsc_pool");
-    if (rc != 0) {
-        rc = BLE_HS_EOS;
-        goto err;
-    }
-
-    return 0;
-
-err:
-    peer_free_mem();
-    return rc;
-}
diff --git a/examples/bluetooth/nimble/bleprph/CMakeLists.txt b/examples/bluetooth/nimble/bleprph/CMakeLists.txt
index 0e8a4553f9..1156a75370 100644
--- a/examples/bluetooth/nimble/bleprph/CMakeLists.txt
+++ b/examples/bluetooth/nimble/bleprph/CMakeLists.txt
@@ -2,5 +2,7 @@
 # CMakeLists in this exact order for cmake to work correctly
 cmake_minimum_required(VERSION 3.16)
 
+set(EXTRA_COMPONENT_DIRS ${CMAKE_CURRENT_LIST_DIR}/../common/nimble_peripheral_utils)
+
 include($ENV{IDF_PATH}/tools/cmake/project.cmake)
 project(bleprph)
diff --git a/examples/bluetooth/nimble/bleprph/main/CMakeLists.txt b/examples/bluetooth/nimble/bleprph/main/CMakeLists.txt
index 621b69cbd3..4195d94b04 100644
--- a/examples/bluetooth/nimble/bleprph/main/CMakeLists.txt
+++ b/examples/bluetooth/nimble/bleprph/main/CMakeLists.txt
@@ -1,8 +1,6 @@
 set(srcs "main.c"
-        "gatt_svr.c"
-        "misc.c"
-        "scli.c")
+         "gatt_svr.c")
 
 idf_component_register(SRCS "${srcs}"
-                    INCLUDE_DIRS ".")
+                       INCLUDE_DIRS ".")
 target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/examples/bluetooth/nimble/bleprph/main/bleprph.h b/examples/bluetooth/nimble/bleprph/main/bleprph.h
index cf90b9fb6a..f6b89a618f 100644
--- a/examples/bluetooth/nimble/bleprph/main/bleprph.h
+++ b/examples/bluetooth/nimble/bleprph/main/bleprph.h
@@ -23,6 +23,7 @@
 #include <stdbool.h>
 #include "nimble/ble.h"
 #include "modlog/modlog.h"
+#include "esp_peripheral.h"
 #ifdef __cplusplus
 extern "C" {
 #endif
@@ -41,14 +42,6 @@ struct ble_gatt_register_ctxt;
 void gatt_svr_register_cb(struct ble_gatt_register_ctxt *ctxt, void *arg);
 int gatt_svr_init(void);
 
-/* Console */
-int scli_init(void);
-int scli_receive_key(int *key);
-
-/** Misc. */
-void print_bytes(const uint8_t *bytes, int len);
-void print_addr(const void *addr);
-
 #ifdef __cplusplus
 }
 #endif
diff --git a/examples/bluetooth/nimble/bleprph/main/misc.c b/examples/bluetooth/nimble/bleprph/main/misc.c
deleted file mode 100644
index 640b7ff8b6..0000000000
--- a/examples/bluetooth/nimble/bleprph/main/misc.c
+++ /dev/null
@@ -1,43 +0,0 @@
-/*
- * Licensed to the Apache Software Foundation (ASF) under one
- * or more contributor license agreements.  See the NOTICE file
- * distributed with this work for additional information
- * regarding copyright ownership.  The ASF licenses this file
- * to you under the Apache License, Version 2.0 (the
- * "License"); you may not use this file except in compliance
- * with the License.  You may obtain a copy of the License at
- *
- *  http://www.apache.org/licenses/LICENSE-2.0
- *
- * Unless required by applicable law or agreed to in writing,
- * software distributed under the License is distributed on an
- * "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY
- * KIND, either express or implied.  See the License for the
- * specific language governing permissions and limitations
- * under the License.
- */
-
-#include "bleprph.h"
-
-/**
- * Utility function to log an array of bytes.
- */
-void
-print_bytes(const uint8_t *bytes, int len)
-{
-    int i;
-
-    for (i = 0; i < len; i++) {
-        MODLOG_DFLT(INFO, "%s0x%02x", i != 0 ? ":" : "", bytes[i]);
-    }
-}
-
-void
-print_addr(const void *addr)
-{
-    const uint8_t *u8p;
-
-    u8p = addr;
-    MODLOG_DFLT(INFO, "%02x:%02x:%02x:%02x:%02x:%02x",
-                u8p[5], u8p[4], u8p[3], u8p[2], u8p[1], u8p[0]);
-}
diff --git a/examples/bluetooth/nimble/bleprph/main/scli.c b/examples/bluetooth/nimble/bleprph/main/scli.c
deleted file mode 100644
index 173e0a9166..0000000000
--- a/examples/bluetooth/nimble/bleprph/main/scli.c
+++ /dev/null
@@ -1,159 +0,0 @@
-/*
- * Licensed to the Apache Software Foundation (ASF) under one
- * or more contributor license agreements.  See the NOTICE file
- * distributed with this work for additional information
- * regarding copyright ownership.  The ASF licenses this file
- * to you under the Apache License, Version 2.0 (the
- * "License"); you may not use this file except in compliance
- * with the License.  You may obtain a copy of the License at
- *
- *  http://www.apache.org/licenses/LICENSE-2.0
- *
- * Unless required by applicable law or agreed to in writing,
- * software distributed under the License is distributed on an
- * "AS IS" BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY
- * KIND, either express or implied.  See the License for the
- * specific language governing permissions and limitations
- * under the License.
- */
-
-#include <stdio.h>
-#include <ctype.h>
-#include "esp_log.h"
-#include <string.h>
-#include <esp_log.h>
-#include <esp_console.h>
-#include <freertos/FreeRTOS.h>
-#include <freertos/task.h>
-#include <freertos/queue.h>
-#include <driver/uart.h>
-#include "bleprph.h"
-
-#define BLE_RX_TIMEOUT (30000 / portTICK_PERIOD_MS)
-
-static TaskHandle_t cli_task;
-static QueueHandle_t cli_handle;
-static int stop;
-
-static int enter_passkey_handler(int argc, char *argv[])
-{
-    int key;
-    char pkey[8];
-    int num;
-
-    if (argc != 2) {
-        return -1;
-    }
-
-    sscanf(argv[1], "%s", pkey);
-    ESP_LOGI("You entered", "%s %s", argv[0], argv[1]);
-    num = pkey[0];
-
-    if (isalpha(num)) {
-        if ((strcasecmp(pkey, "Y") == 0) || (strcasecmp(pkey, "Yes") == 0)) {
-            key = 1;
-            xQueueSend(cli_handle, &key, 0);
-        } else {
-            key = 0;
-            xQueueSend(cli_handle, &key, 0);
-        }
-    } else {
-        sscanf(pkey, "%d", &key);
-        xQueueSend(cli_handle, &key, 0);
-    }
-
-    return 0;
-}
-
-int scli_receive_key(int *console_key)
-{
-    return xQueueReceive(cli_handle, console_key, BLE_RX_TIMEOUT);
-}
-
-static esp_console_cmd_t cmds[] = {
-    {
-        .command = "key",
-        .help = "",
-        .func = enter_passkey_handler,
-    },
-};
-
-static int ble_register_cli(void)
-{
-    int cmds_num = sizeof(cmds) / sizeof(esp_console_cmd_t);
-    int i;
-    for (i = 0; i < cmds_num; i++) {
-        esp_console_cmd_register(&cmds[i]);
-    }
-    return 0;
-}
-
-static void scli_task(void *arg)
-{
-    int uart_num = (int) arg;
-    uint8_t linebuf[256];
-    int i, cmd_ret;
-    esp_err_t ret;
-    QueueHandle_t uart_queue;
-    uart_event_t event;
-
-    uart_driver_install(uart_num, 256, 0, 8, &uart_queue, 0);
-    /* Initialize the console */
-    esp_console_config_t console_config = {
-        .max_cmdline_args = 8,
-        .max_cmdline_length = 256,
-    };
-
-    esp_console_init(&console_config);
-
-    while (!stop) {
-        i = 0;
-        memset(linebuf, 0, sizeof(linebuf));
-        do {
-            ret = xQueueReceive(uart_queue, (void * )&event, (TickType_t)portMAX_DELAY);
-            if (ret != pdPASS) {
-                if (stop == 1) {
-                    break;
-                } else {
-                    continue;
-                }
-            }
-            if (event.type == UART_DATA) {
-                while (uart_read_bytes(uart_num, (uint8_t *) &linebuf[i], 1, 0)) {
-                    if (linebuf[i] == '\r') {
-                        uart_write_bytes(uart_num, "\r\n", 2);
-                    } else {
-                        uart_write_bytes(uart_num, (char *) &linebuf[i], 1);
-                    }
-                    i++;
-                }
-            }
-        } while ((i < 255) && linebuf[i - 1] != '\r');
-        if (stop) {
-            break;
-        }
-        /* Remove the truncating \r\n */
-        linebuf[strlen((char *)linebuf) - 1] = '\0';
-        ret = esp_console_run((char *) linebuf, &cmd_ret);
-        if (ret < 0) {
-            break;
-        }
-    }
-    vTaskDelete(NULL);
-}
-
-int scli_init(void)
-{
-    /* Register CLI "key <value>" to accept input from user during pairing */
-    ble_register_cli();
-
-    xTaskCreate(scli_task, "scli_cli", 4096, (void *) 0, 3, &cli_task);
-    if (cli_task == NULL) {
-        return ESP_FAIL;
-    }
-    cli_handle = xQueueCreate( 1, sizeof(int) );
-    if (cli_handle == NULL) {
-        return ESP_FAIL;
-    }
-    return ESP_OK;
-}
diff --git a/examples/bluetooth/nimble/common/nimble_central_utils/CMakeLists.txt b/examples/bluetooth/nimble/common/nimble_central_utils/CMakeLists.txt
new file mode 100644
index 0000000000..f6ec8bde8d
--- /dev/null
+++ b/examples/bluetooth/nimble/common/nimble_central_utils/CMakeLists.txt
@@ -0,0 +1,3 @@
+idf_component_register(SRCS "misc.c" "peer.c"
+                       INCLUDE_DIRS "."
+                       PRIV_REQUIRES bt)
diff --git a/examples/bluetooth/nimble/common/nimble_central_utils/esp_central.h b/examples/bluetooth/nimble/common/nimble_central_utils/esp_central.h
new file mode 100644
index 0000000000..740275d426
--- /dev/null
+++ b/examples/bluetooth/nimble/common/nimble_central_utils/esp_central.h
@@ -0,0 +1,89 @@
+/*
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+
+#ifndef H_ESP_CENTRAL_
+#define H_ESP_CENTRAL_
+
+#include "modlog/modlog.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/** Misc. */
+void print_bytes(const uint8_t *bytes, int len);
+void print_mbuf(const struct os_mbuf *om);
+void print_mbuf_data(const struct os_mbuf *om);
+char *addr_str(const void *addr);
+void print_uuid(const ble_uuid_t *uuid);
+void print_conn_desc(const struct ble_gap_conn_desc *desc);
+void print_adv_fields(const struct ble_hs_adv_fields *fields);
+void ext_print_adv_report(const void *param);
+
+/** Peer. */
+struct peer_dsc {
+    SLIST_ENTRY(peer_dsc) next;
+    struct ble_gatt_dsc dsc;
+};
+SLIST_HEAD(peer_dsc_list, peer_dsc);
+
+struct peer_chr {
+    SLIST_ENTRY(peer_chr) next;
+    struct ble_gatt_chr chr;
+
+    struct peer_dsc_list dscs;
+};
+SLIST_HEAD(peer_chr_list, peer_chr);
+
+struct peer_svc {
+    SLIST_ENTRY(peer_svc) next;
+    struct ble_gatt_svc svc;
+
+    struct peer_chr_list chrs;
+};
+SLIST_HEAD(peer_svc_list, peer_svc);
+
+struct peer;
+typedef void peer_disc_fn(const struct peer *peer, int status, void *arg);
+
+struct peer {
+    SLIST_ENTRY(peer) next;
+
+    uint16_t conn_handle;
+
+    /** List of discovered GATT services. */
+    struct peer_svc_list svcs;
+
+    /** Keeps track of where we are in the service discovery process. */
+    uint16_t disc_prev_chr_val;
+    struct peer_svc *cur_svc;
+
+    /** Callback that gets executed when service discovery completes. */
+    peer_disc_fn *disc_cb;
+    void *disc_cb_arg;
+};
+
+int peer_disc_all(uint16_t conn_handle, peer_disc_fn *disc_cb,
+                  void *disc_cb_arg);
+const struct peer_dsc *
+peer_dsc_find_uuid(const struct peer *peer, const ble_uuid_t *svc_uuid,
+                   const ble_uuid_t *chr_uuid, const ble_uuid_t *dsc_uuid);
+const struct peer_chr *
+peer_chr_find_uuid(const struct peer *peer, const ble_uuid_t *svc_uuid,
+                   const ble_uuid_t *chr_uuid);
+const struct peer_svc *
+peer_svc_find_uuid(const struct peer *peer, const ble_uuid_t *uuid);
+int peer_delete(uint16_t conn_handle);
+int peer_add(uint16_t conn_handle);
+int peer_init(int max_peers, int max_svcs, int max_chrs, int max_dscs);
+struct peer *
+peer_find(uint16_t conn_handle);
+
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif
diff --git a/examples/bluetooth/nimble/ble_l2cap_coc/coc_blecent/main/misc.c b/examples/bluetooth/nimble/common/nimble_central_utils/misc.c
similarity index 99%
rename from examples/bluetooth/nimble/ble_l2cap_coc/coc_blecent/main/misc.c
rename to examples/bluetooth/nimble/common/nimble_central_utils/misc.c
index 5a57815e77..41f3dfff46 100644
--- a/examples/bluetooth/nimble/ble_l2cap_coc/coc_blecent/main/misc.c
+++ b/examples/bluetooth/nimble/common/nimble_central_utils/misc.c
@@ -9,7 +9,7 @@
 #include <string.h>
 #include "host/ble_hs.h"
 #include "host/ble_uuid.h"
-#include "coc_blecent.h"
+#include "esp_central.h"
 
 /**
  * Utility function to log an array of bytes.
diff --git a/examples/bluetooth/nimble/ble_l2cap_coc/coc_blecent/main/peer.c b/examples/bluetooth/nimble/common/nimble_central_utils/peer.c
similarity index 99%
rename from examples/bluetooth/nimble/ble_l2cap_coc/coc_blecent/main/peer.c
rename to examples/bluetooth/nimble/common/nimble_central_utils/peer.c
index 5f0112766b..30cb1338af 100644
--- a/examples/bluetooth/nimble/ble_l2cap_coc/coc_blecent/main/peer.c
+++ b/examples/bluetooth/nimble/common/nimble_central_utils/peer.c
@@ -7,7 +7,7 @@
 #include <assert.h>
 #include <string.h>
 #include "host/ble_hs.h"
-#include "coc_blecent.h"
+#include "esp_central.h"
 
 static void *peer_svc_mem;
 static struct os_mempool peer_svc_pool;
diff --git a/examples/bluetooth/nimble/common/nimble_peripheral_utils/CMakeLists.txt b/examples/bluetooth/nimble/common/nimble_peripheral_utils/CMakeLists.txt
new file mode 100644
index 0000000000..963f158e7f
--- /dev/null
+++ b/examples/bluetooth/nimble/common/nimble_peripheral_utils/CMakeLists.txt
@@ -0,0 +1,3 @@
+idf_component_register(SRCS "misc.c" "scli.c"
+                       INCLUDE_DIRS "."
+                       PRIV_REQUIRES bt console driver)
diff --git a/examples/bluetooth/nimble/common/nimble_peripheral_utils/esp_peripheral.h b/examples/bluetooth/nimble/common/nimble_peripheral_utils/esp_peripheral.h
new file mode 100644
index 0000000000..9a68ee7166
--- /dev/null
+++ b/examples/bluetooth/nimble/common/nimble_peripheral_utils/esp_peripheral.h
@@ -0,0 +1,29 @@
+/*
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+
+#ifndef H_ESP_PERIPHERAL_
+#define H_ESP_PERIPHERAL_
+
+#include <stdbool.h>
+#include "nimble/ble.h"
+#include "modlog/modlog.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/* Console */
+int scli_init(void);
+int scli_receive_key(int *key);
+
+/** Misc. */
+void print_bytes(const uint8_t *bytes, int len);
+void print_addr(const void *addr);
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif
diff --git a/examples/bluetooth/nimble/ble_l2cap_coc/coc_bleprph/main/misc.c b/examples/bluetooth/nimble/common/nimble_peripheral_utils/misc.c
similarity index 95%
rename from examples/bluetooth/nimble/ble_l2cap_coc/coc_bleprph/main/misc.c
rename to examples/bluetooth/nimble/common/nimble_peripheral_utils/misc.c
index 836e7b0864..543bfe7f6c 100644
--- a/examples/bluetooth/nimble/ble_l2cap_coc/coc_bleprph/main/misc.c
+++ b/examples/bluetooth/nimble/common/nimble_peripheral_utils/misc.c
@@ -4,7 +4,7 @@
  * SPDX-License-Identifier: Unlicense OR CC0-1.0
  */
 
-#include "coc_bleprph.h"
+#include "esp_peripheral.h"
 
 /**
  * Utility function to log an array of bytes.
diff --git a/examples/bluetooth/nimble/ble_l2cap_coc/coc_bleprph/main/scli.c b/examples/bluetooth/nimble/common/nimble_peripheral_utils/scli.c
similarity index 99%
rename from examples/bluetooth/nimble/ble_l2cap_coc/coc_bleprph/main/scli.c
rename to examples/bluetooth/nimble/common/nimble_peripheral_utils/scli.c
index f20aceaa00..0a5b4565ce 100644
--- a/examples/bluetooth/nimble/ble_l2cap_coc/coc_bleprph/main/scli.c
+++ b/examples/bluetooth/nimble/common/nimble_peripheral_utils/scli.c
@@ -14,7 +14,7 @@
 #include <freertos/task.h>
 #include <freertos/queue.h>
 #include <driver/uart.h>
-#include "coc_bleprph.h"
+#include "esp_peripheral.h"
 
 #define BLE_RX_TIMEOUT (30000 / portTICK_PERIOD_MS)
 

From 289ed8bca813f5965887283344d7bba1dd203f2a Mon Sep 17 00:00:00 2001
From: wangjialiang <wangjialiang@espressif.com>
Date: Mon, 5 Sep 2022 20:27:57 +0800
Subject: [PATCH 352/665] ble_mesh: stack: added the judgment that the
 parameter is NULL but the parameter len is not zero to avoid
 btc_transfer_context failed

---
 components/bt/esp_ble_mesh/btc/btc_ble_mesh_ble.c             | 2 +-
 components/bt/esp_ble_mesh/btc/btc_ble_mesh_config_model.c    | 4 ++--
 components/bt/esp_ble_mesh/btc/btc_ble_mesh_generic_model.c   | 4 ++--
 components/bt/esp_ble_mesh/btc/btc_ble_mesh_health_model.c    | 4 ++--
 components/bt/esp_ble_mesh/btc/btc_ble_mesh_lighting_model.c  | 4 ++--
 components/bt/esp_ble_mesh/btc/btc_ble_mesh_prov.c            | 4 ++--
 components/bt/esp_ble_mesh/btc/btc_ble_mesh_sensor_model.c    | 4 ++--
 .../bt/esp_ble_mesh/btc/btc_ble_mesh_time_scene_model.c       | 4 ++--
 8 files changed, 15 insertions(+), 15 deletions(-)

diff --git a/components/bt/esp_ble_mesh/btc/btc_ble_mesh_ble.c b/components/bt/esp_ble_mesh/btc/btc_ble_mesh_ble.c
index 35c4bc64a1..978f701f2e 100644
--- a/components/bt/esp_ble_mesh/btc/btc_ble_mesh_ble.c
+++ b/components/bt/esp_ble_mesh/btc/btc_ble_mesh_ble.c
@@ -82,7 +82,7 @@ static void btc_ble_mesh_ble_callback(esp_ble_mesh_ble_cb_param_t *cb_params, ui
     msg.pid = BTC_PID_BLE_MESH_BLE_COEX;
     msg.act = act;
 
-    btc_transfer_context(&msg, cb_params, sizeof(esp_ble_mesh_ble_cb_param_t),
+    btc_transfer_context(&msg, cb_params, cb_params == NULL ? 0 : sizeof(esp_ble_mesh_ble_cb_param_t),
                          btc_ble_mesh_ble_copy_req_data);
 }
 
diff --git a/components/bt/esp_ble_mesh/btc/btc_ble_mesh_config_model.c b/components/bt/esp_ble_mesh/btc/btc_ble_mesh_config_model.c
index 02fc518f8b..360b37a44b 100644
--- a/components/bt/esp_ble_mesh/btc/btc_ble_mesh_config_model.c
+++ b/components/bt/esp_ble_mesh/btc/btc_ble_mesh_config_model.c
@@ -298,7 +298,7 @@ static void btc_ble_mesh_config_client_callback(esp_ble_mesh_cfg_client_cb_param
     msg.pid = BTC_PID_CONFIG_CLIENT;
     msg.act = act;
 
-    btc_transfer_context(&msg, cb_params, sizeof(esp_ble_mesh_cfg_client_cb_param_t),
+    btc_transfer_context(&msg, cb_params, cb_params == NULL ? 0 : sizeof(esp_ble_mesh_cfg_client_cb_param_t),
                          btc_ble_mesh_config_client_copy_req_data);
 }
 
@@ -702,7 +702,7 @@ static void btc_ble_mesh_config_server_callback(esp_ble_mesh_cfg_server_cb_param
     msg.pid = BTC_PID_CONFIG_SERVER;
     msg.act = act;
 
-    btc_transfer_context(&msg, cb_params, sizeof(esp_ble_mesh_cfg_server_cb_param_t), NULL);
+    btc_transfer_context(&msg, cb_params, cb_params == NULL ? 0 : sizeof(esp_ble_mesh_cfg_server_cb_param_t), NULL);
 }
 
 void bt_mesh_config_server_cb_evt_to_btc(uint8_t evt_type, struct bt_mesh_model *model,
diff --git a/components/bt/esp_ble_mesh/btc/btc_ble_mesh_generic_model.c b/components/bt/esp_ble_mesh/btc/btc_ble_mesh_generic_model.c
index 6563c3ea0b..2761fa1b06 100644
--- a/components/bt/esp_ble_mesh/btc/btc_ble_mesh_generic_model.c
+++ b/components/bt/esp_ble_mesh/btc/btc_ble_mesh_generic_model.c
@@ -368,7 +368,7 @@ static void btc_ble_mesh_generic_client_callback(esp_ble_mesh_generic_client_cb_
     msg.pid = BTC_PID_GENERIC_CLIENT;
     msg.act = act;
 
-    btc_transfer_context(&msg, cb_params, sizeof(esp_ble_mesh_generic_client_cb_param_t),
+    btc_transfer_context(&msg, cb_params, cb_params == NULL ? 0 : sizeof(esp_ble_mesh_generic_client_cb_param_t),
                          btc_ble_mesh_generic_client_copy_req_data);
 }
 
@@ -685,7 +685,7 @@ static void btc_ble_mesh_generic_server_callback(esp_ble_mesh_generic_server_cb_
     msg.pid = BTC_PID_GENERIC_SERVER;
     msg.act = act;
 
-    btc_transfer_context(&msg, cb_params, sizeof(esp_ble_mesh_generic_server_cb_param_t),
+    btc_transfer_context(&msg, cb_params, cb_params == NULL ? 0 : sizeof(esp_ble_mesh_generic_server_cb_param_t),
                          btc_ble_mesh_generic_server_copy_req_data);
 }
 
diff --git a/components/bt/esp_ble_mesh/btc/btc_ble_mesh_health_model.c b/components/bt/esp_ble_mesh/btc/btc_ble_mesh_health_model.c
index 8b46048b59..867b532ec3 100644
--- a/components/bt/esp_ble_mesh/btc/btc_ble_mesh_health_model.c
+++ b/components/bt/esp_ble_mesh/btc/btc_ble_mesh_health_model.c
@@ -231,7 +231,7 @@ static void btc_ble_mesh_health_client_callback(esp_ble_mesh_health_client_cb_pa
     msg.pid = BTC_PID_HEALTH_CLIENT;
     msg.act = act;
 
-    btc_transfer_context(&msg, cb_params, sizeof(esp_ble_mesh_health_client_cb_param_t),
+    btc_transfer_context(&msg, cb_params, cb_params == NULL ? 0 : sizeof(esp_ble_mesh_health_client_cb_param_t),
                          btc_ble_mesh_health_client_copy_req_data);
 }
 
@@ -542,7 +542,7 @@ static void btc_ble_mesh_health_server_callback(esp_ble_mesh_health_server_cb_pa
     msg.pid = BTC_PID_HEALTH_SERVER;
     msg.act = act;
 
-    btc_transfer_context(&msg, cb_params, sizeof(esp_ble_mesh_health_server_cb_param_t),
+    btc_transfer_context(&msg, cb_params, cb_params == NULL ? 0 : sizeof(esp_ble_mesh_health_server_cb_param_t),
                          btc_ble_mesh_health_server_copy_req_data);
 }
 
diff --git a/components/bt/esp_ble_mesh/btc/btc_ble_mesh_lighting_model.c b/components/bt/esp_ble_mesh/btc/btc_ble_mesh_lighting_model.c
index 1c3fc68e54..ec711c5018 100644
--- a/components/bt/esp_ble_mesh/btc/btc_ble_mesh_lighting_model.c
+++ b/components/bt/esp_ble_mesh/btc/btc_ble_mesh_lighting_model.c
@@ -212,7 +212,7 @@ static void btc_ble_mesh_lighting_client_callback(esp_ble_mesh_light_client_cb_p
     msg.pid = BTC_PID_LIGHTING_CLIENT;
     msg.act = act;
 
-    btc_transfer_context(&msg, cb_params, sizeof(esp_ble_mesh_light_client_cb_param_t),
+    btc_transfer_context(&msg, cb_params, cb_params == NULL ? 0 : sizeof(esp_ble_mesh_light_client_cb_param_t),
                          btc_ble_mesh_lighting_client_copy_req_data);
 }
 
@@ -497,7 +497,7 @@ static void btc_ble_mesh_lighting_server_callback(esp_ble_mesh_lighting_server_c
     msg.pid = BTC_PID_LIGHTING_SERVER;
     msg.act = act;
 
-    btc_transfer_context(&msg, cb_params, sizeof(esp_ble_mesh_lighting_server_cb_param_t),
+    btc_transfer_context(&msg, cb_params, cb_params == NULL ? 0 : sizeof(esp_ble_mesh_lighting_server_cb_param_t),
                          btc_ble_mesh_lighting_server_copy_req_data);
 }
 
diff --git a/components/bt/esp_ble_mesh/btc/btc_ble_mesh_prov.c b/components/bt/esp_ble_mesh/btc/btc_ble_mesh_prov.c
index 0f41e512f9..7ffe09ce63 100644
--- a/components/bt/esp_ble_mesh/btc/btc_ble_mesh_prov.c
+++ b/components/bt/esp_ble_mesh/btc/btc_ble_mesh_prov.c
@@ -368,7 +368,7 @@ static bt_status_t btc_ble_mesh_model_callback(esp_ble_mesh_model_cb_param_t *pa
     msg.pid = BTC_PID_MODEL;
     msg.act = act;
 
-    ret = btc_transfer_context(&msg, param, sizeof(esp_ble_mesh_model_cb_param_t),
+    ret = btc_transfer_context(&msg, param, param == NULL ? 0 : sizeof(esp_ble_mesh_model_cb_param_t),
                                btc_ble_mesh_model_copy_req_data);
     if (ret != BT_STATUS_SUCCESS) {
         BT_ERR("btc_transfer_context failed");
@@ -528,7 +528,7 @@ static bt_status_t btc_ble_mesh_prov_callback(esp_ble_mesh_prov_cb_param_t *para
     msg.pid = BTC_PID_PROV;
     msg.act = act;
 
-    ret = btc_transfer_context(&msg, param, sizeof(esp_ble_mesh_prov_cb_param_t), NULL);
+    ret = btc_transfer_context(&msg, param, param == NULL ? 0 : sizeof(esp_ble_mesh_prov_cb_param_t), NULL);
     if (ret != BT_STATUS_SUCCESS) {
         BT_ERR("btc_transfer_context failed");
     }
diff --git a/components/bt/esp_ble_mesh/btc/btc_ble_mesh_sensor_model.c b/components/bt/esp_ble_mesh/btc/btc_ble_mesh_sensor_model.c
index c89ff4a7d4..c33be507c0 100644
--- a/components/bt/esp_ble_mesh/btc/btc_ble_mesh_sensor_model.c
+++ b/components/bt/esp_ble_mesh/btc/btc_ble_mesh_sensor_model.c
@@ -450,7 +450,7 @@ static void btc_ble_mesh_sensor_client_callback(esp_ble_mesh_sensor_client_cb_pa
     msg.pid = BTC_PID_SENSOR_CLIENT;
     msg.act = act;
 
-    btc_transfer_context(&msg, cb_params, sizeof(esp_ble_mesh_sensor_client_cb_param_t),
+    btc_transfer_context(&msg, cb_params, cb_params == NULL ? 0 : sizeof(esp_ble_mesh_sensor_client_cb_param_t),
                          btc_ble_mesh_sensor_client_copy_req_data);
 }
 
@@ -817,7 +817,7 @@ static void btc_ble_mesh_sensor_server_callback(esp_ble_mesh_sensor_server_cb_pa
     msg.pid = BTC_PID_SENSOR_SERVER;
     msg.act = act;
 
-    btc_transfer_context(&msg, cb_params, sizeof(esp_ble_mesh_sensor_server_cb_param_t),
+    btc_transfer_context(&msg, cb_params, cb_params == NULL ? 0 : sizeof(esp_ble_mesh_sensor_server_cb_param_t),
                          btc_ble_mesh_sensor_server_copy_req_data);
 }
 
diff --git a/components/bt/esp_ble_mesh/btc/btc_ble_mesh_time_scene_model.c b/components/bt/esp_ble_mesh/btc/btc_ble_mesh_time_scene_model.c
index fa2d4ab7ea..67862cb257 100644
--- a/components/bt/esp_ble_mesh/btc/btc_ble_mesh_time_scene_model.c
+++ b/components/bt/esp_ble_mesh/btc/btc_ble_mesh_time_scene_model.c
@@ -214,7 +214,7 @@ static void btc_ble_mesh_time_scene_client_callback(esp_ble_mesh_time_scene_clie
     msg.pid = BTC_PID_TIME_SCENE_CLIENT;
     msg.act = act;
 
-    btc_transfer_context(&msg, cb_params, sizeof(esp_ble_mesh_time_scene_client_cb_param_t),
+    btc_transfer_context(&msg, cb_params, cb_params == NULL ? 0 : sizeof(esp_ble_mesh_time_scene_client_cb_param_t),
                          btc_ble_mesh_time_scene_client_copy_req_data);
 }
 
@@ -401,7 +401,7 @@ static void btc_ble_mesh_time_scene_server_callback(esp_ble_mesh_time_scene_serv
     msg.pid = BTC_PID_TIME_SCENE_SERVER;
     msg.act = act;
 
-    btc_transfer_context(&msg, cb_params, sizeof(esp_ble_mesh_time_scene_server_cb_param_t), NULL);
+    btc_transfer_context(&msg, cb_params, cb_params == NULL ? 0 : sizeof(esp_ble_mesh_time_scene_server_cb_param_t), NULL);
 }
 
 void bt_mesh_time_scene_server_cb_evt_to_btc(uint8_t evt_type, struct bt_mesh_model *model,

From 53d62d2e609304d9126903d75e81d1b7549a966f Mon Sep 17 00:00:00 2001
From: Denys Almazov <denys.almazov@espressif.com>
Date: Mon, 5 Sep 2022 21:03:19 +0800
Subject: [PATCH 353/665] tools: hints.yml fix

---
 tools/idf_py_actions/hints.yml | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/tools/idf_py_actions/hints.yml b/tools/idf_py_actions/hints.yml
index 096db95400..482b5c66e7 100644
--- a/tools/idf_py_actions/hints.yml
+++ b/tools/idf_py_actions/hints.yml
@@ -204,7 +204,7 @@
     hint: "Projects using target_link_libraries with project_elf explicitly and custom CMake projects must specify PRIVATE, PUBLIC or INTERFACE arguments."
 
 -
-    re: "format '([^']+)' expects argument of type '((unsigned )?int|long)', but argument (\\w+) has type '([u]?int32_t)'( {aka '([^']+)'})?"
+    re: "format '([^']+)' expects argument of type '((unsigned )?int|long)', but argument (\\w+) has type '([u]?int32_t)'( \\{aka '([^']+)'\\})?"
     hint: "The issue is better to resolve by replacing format specifiers to 'PRI'-family macros (include <inttypes.h> header file)."
 
 -

From 0960aa8d87779e2edaf49b2affa4147d00990206 Mon Sep 17 00:00:00 2001
From: muhaidong <muhaidong@espressif.com>
Date: Mon, 5 Sep 2022 21:28:19 +0800
Subject: [PATCH 354/665] wpa_supplicant: try install gtk before send 2 of 2

---
 components/wpa_supplicant/src/rsn_supp/wpa.c | 31 +++++++-------------
 1 file changed, 11 insertions(+), 20 deletions(-)

diff --git a/components/wpa_supplicant/src/rsn_supp/wpa.c b/components/wpa_supplicant/src/rsn_supp/wpa.c
index b30851812a..ffbb8c33df 100644
--- a/components/wpa_supplicant/src/rsn_supp/wpa.c
+++ b/components/wpa_supplicant/src/rsn_supp/wpa.c
@@ -1625,20 +1625,7 @@ static void wpa_supplicant_process_1_of_2(struct wpa_sm *sm,
     wpa_sm_set_seq(sm, key, 0);
     sm->key_info=key_info;
 
-    if (wpa_supplicant_send_2_of_2(sm, key, ver, key_info))
-        goto failed;
-
-    return;
-
-failed:
-    wpa_sm_deauthenticate(sm, WLAN_REASON_UNSPECIFIED);
-}
-
-static int wpa_supplicant_send_2_of_2_txcallback(struct wpa_sm *sm)
-{
-    u16 key_info=sm->key_info;
-    u16 rekey= (WPA_SM_STATE(sm) == WPA_COMPLETED);
-
+    /*install gtk before send 2 of 2*/
     if((sm->gd).gtk_len) {
         if (wpa_supplicant_install_gtk(sm, &(sm->gd)))
             goto failed;
@@ -1646,7 +1633,10 @@ static int wpa_supplicant_send_2_of_2_txcallback(struct wpa_sm *sm)
         goto failed;
     }
 
-    if (rekey) {
+    if (wpa_supplicant_send_2_of_2(sm, key, ver, key_info))
+        goto failed;
+
+    if ((WPA_SM_STATE(sm) == WPA_COMPLETED)) {
 #ifdef MSG_PRINT
         wpa_printf(MSG_DEBUG, "WPA: Group rekeying "
             "completed with " MACSTR " [GTK=%s]",
@@ -1654,13 +1644,15 @@ static int wpa_supplicant_send_2_of_2_txcallback(struct wpa_sm *sm)
 #endif
         wpa_sm_cancel_auth_timeout(sm);
         wpa_sm_set_state(WPA_COMPLETED);
-    } else
+    } else {
         wpa_supplicant_key_neg_complete(sm, sm->bssid,
-                        key_info &WPA_KEY_INFO_SECURE);
-    return 0;
+                        sm->key_info &WPA_KEY_INFO_SECURE);
+    }
+
+    return;
 
 failed:
-    return WLAN_REASON_UNSPECIFIED;
+    wpa_sm_deauthenticate(sm, WLAN_REASON_UNSPECIFIED);
 }
 
 static int wpa_supplicant_verify_eapol_key_mic(struct wpa_sm *sm,
@@ -2606,7 +2598,6 @@ void eapol_txcb(void *eb)
         case WPA_GROUP_HANDSHAKE:
             if (sm->txcb_flags & WPA_GROUP_HANDSHAKE_BIT) {
                 sm->txcb_flags &= ~WPA_GROUP_HANDSHAKE_BIT;
-                isdeauth = wpa_supplicant_send_2_of_2_txcallback(sm);
             } else {
                 wpa_printf(MSG_DEBUG, "2/2 txcb, flags=%d\n", sm->txcb_flags);
             }

From ba8ab09d551638614b3cc20f0a6263552199ce8b Mon Sep 17 00:00:00 2001
From: Tomas Rezucha <tomas.rezucha@espressif.com>
Date: Tue, 9 Aug 2022 10:28:21 +0200
Subject: [PATCH 355/665] usb: Bring USB Host API out of beta

---
 docs/en/api-reference/peripherals/usb_host.rst | 3 ---
 1 file changed, 3 deletions(-)

diff --git a/docs/en/api-reference/peripherals/usb_host.rst b/docs/en/api-reference/peripherals/usb_host.rst
index 169328c57a..3780c6998b 100644
--- a/docs/en/api-reference/peripherals/usb_host.rst
+++ b/docs/en/api-reference/peripherals/usb_host.rst
@@ -1,9 +1,6 @@
 USB Host
 ========
 
-.. warning::
-    The USB Host Library API is a beta version thus is subject to change.
-
 The document provides information regarding the USB Host Library. This document is split into the following sections:
 
 .. contents:: Sections

From dfdb8146443e0c677c9c85a2108328de953c00f6 Mon Sep 17 00:00:00 2001
From: Tomas Rezucha <tomas.rezucha@espressif.com>
Date: Tue, 9 Aug 2022 11:58:59 +0200
Subject: [PATCH 356/665] usb: Remove -Wno-format compile option

---
 components/usb/CMakeLists.txt                      | 4 ----
 components/usb/test/CMakeLists.txt                 | 1 -
 components/usb/test/common/test_usb_mock_classes.c | 8 ++++----
 components/usb/usbh.c                              | 2 +-
 4 files changed, 5 insertions(+), 10 deletions(-)

diff --git a/components/usb/CMakeLists.txt b/components/usb/CMakeLists.txt
index d458fb0130..35f5d24277 100644
--- a/components/usb/CMakeLists.txt
+++ b/components/usb/CMakeLists.txt
@@ -23,7 +23,3 @@ idf_component_register(SRCS ${srcs}
                        PRIV_INCLUDE_DIRS ${priv_include}
                        PRIV_REQUIRES ${priv_require}
                        )
-
-if(CONFIG_USB_OTG_SUPPORTED)
-    target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
-endif()
diff --git a/components/usb/test/CMakeLists.txt b/components/usb/test/CMakeLists.txt
index 71754ca539..7857c7ee66 100644
--- a/components/usb/test/CMakeLists.txt
+++ b/components/usb/test/CMakeLists.txt
@@ -10,4 +10,3 @@ idf_component_register(
                     PRIV_INCLUDE_DIRS "../private_include" "common" "hcd" "usb_host"
                     PRIV_REQUIRES cmock usb test_utils
                     )
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/components/usb/test/common/test_usb_mock_classes.c b/components/usb/test/common/test_usb_mock_classes.c
index 7a626cfbcd..1a049fd447 100644
--- a/components/usb/test/common/test_usb_mock_classes.c
+++ b/components/usb/test/common/test_usb_mock_classes.c
@@ -4,7 +4,7 @@
  * SPDX-License-Identifier: Apache-2.0
  */
 
-#include <stdint.h>
+#include <inttypes.h>
 #include <stdbool.h>
 #include <stdio.h>
 #include "usb/usb_types_ch9.h"
@@ -83,15 +83,15 @@ bool mock_msc_scsi_check_csw(mock_msc_bulk_csw_t *csw, uint32_t tag_expect)
     bool no_issues = true;
     if (csw->dCSWSignature != 0x53425355) {
         no_issues = false;
-        printf("Warning: csw signature corrupt (0x%X)\n", csw->dCSWSignature);
+        printf("Warning: csw signature corrupt (0x%"PRIX32")\n", csw->dCSWSignature);
     }
     if (csw->dCSWTag != tag_expect) {
         no_issues = false;
-        printf("Warning: csw tag unexpected! Expected %d got %d\n", tag_expect, csw->dCSWTag);
+        printf("Warning: csw tag unexpected! Expected %"PRIu32" got %"PRIu32"\n", tag_expect, csw->dCSWTag);
     }
     if (csw->dCSWDataResidue) {
         no_issues = false;
-        printf("Warning: csw indicates data residue of %d bytes!\n", csw->dCSWDataResidue);
+        printf("Warning: csw indicates data residue of %"PRIu32" bytes!\n", csw->dCSWDataResidue);
     }
     if (csw->bCSWStatus) {
         no_issues = false;
diff --git a/components/usb/usbh.c b/components/usb/usbh.c
index 858ce3d0c9..6426e16c8f 100644
--- a/components/usb/usbh.c
+++ b/components/usb/usbh.c
@@ -407,7 +407,7 @@ esp_err_t usbh_process(void)
         Exit critical section to handle device action flags in their listed order
         --------------------------------------------------------------------- */
         USBH_EXIT_CRITICAL();
-        ESP_LOGD(USBH_TAG, "Processing actions 0x%x", action_flags);
+        ESP_LOGD(USBH_TAG, "Processing actions 0x%"PRIx32"", action_flags);
         //Sanity check. If the device is being freed, there must not be any other action flags set
         assert(!(action_flags & DEV_FLAG_ACTION_FREE) || action_flags == DEV_FLAG_ACTION_FREE);
 

From c6fbefcd84fe737f9a01dce5a2c719b34466eee6 Mon Sep 17 00:00:00 2001
From: Tomas Rezucha <tomas.rezucha@espressif.com>
Date: Thu, 11 Aug 2022 14:10:58 +0200
Subject: [PATCH 357/665] usb_host: Remove custom test_app

---
 .gitlab/ci/target-test.yml                    |  8 ----
 .../contribute/esp-idf-tests-with-pytest.rst  |  2 -
 .../test_apps/peripherals/usb/CMakeLists.txt  | 11 -----
 tools/test_apps/peripherals/usb/README.md     | 26 -----------
 .../peripherals/usb/main/CMakeLists.txt       |  3 --
 .../peripherals/usb/main/usb_test_main.c      | 44 -------------------
 .../peripherals/usb/pytest_usb_host.py        | 40 -----------------
 .../peripherals/usb/sdkconfig.defaults        | 16 -------
 8 files changed, 150 deletions(-)
 delete mode 100644 tools/test_apps/peripherals/usb/CMakeLists.txt
 delete mode 100644 tools/test_apps/peripherals/usb/README.md
 delete mode 100644 tools/test_apps/peripherals/usb/main/CMakeLists.txt
 delete mode 100644 tools/test_apps/peripherals/usb/main/usb_test_main.c
 delete mode 100644 tools/test_apps/peripherals/usb/pytest_usb_host.py
 delete mode 100644 tools/test_apps/peripherals/usb/sdkconfig.defaults

diff --git a/.gitlab/ci/target-test.yml b/.gitlab/ci/target-test.yml
index 71e9cc9a96..a3fefcdd34 100644
--- a/.gitlab/ci/target-test.yml
+++ b/.gitlab/ci/target-test.yml
@@ -423,14 +423,6 @@ test_app_test_pytest_esp32c3_generic:
     - build_pytest_test_apps_esp32c3
   tags: [ esp32c3, generic ]
 
-test_app_test_pytest_esp32s2_usb_host:
-  extends:
-    - .pytest_test_apps_dir_template
-    - .rules:test:custom_test-esp32s2
-  needs:
-    - build_pytest_test_apps_esp32s2
-  tags: [ esp32s2, usb_host ]
-
 test_app_test_pytest_esp32s3_mspi_f8r8:
   extends:
     - .pytest_test_apps_dir_template
diff --git a/docs/en/contribute/esp-idf-tests-with-pytest.rst b/docs/en/contribute/esp-idf-tests-with-pytest.rst
index d7cbc69f81..7f5eab1e5c 100644
--- a/docs/en/contribute/esp-idf-tests-with-pytest.rst
+++ b/docs/en/contribute/esp-idf-tests-with-pytest.rst
@@ -270,8 +270,6 @@ Advanced Examples
 Multi Dut Tests with the Same App
 """""""""""""""""""""""""""""""""
 
-This code example is taken from :idf_file:`pytest_usb_host.py <tools/test_apps/peripherals/usb/pytest_usb_host.py>`.
-
 .. code:: python
 
     @pytest.mark.esp32s2
diff --git a/tools/test_apps/peripherals/usb/CMakeLists.txt b/tools/test_apps/peripherals/usb/CMakeLists.txt
deleted file mode 100644
index 8451ba1d94..0000000000
--- a/tools/test_apps/peripherals/usb/CMakeLists.txt
+++ /dev/null
@@ -1,11 +0,0 @@
-# The following lines of boilerplate have to be in your project's
-# CMakeLists in this exact order for cmake to work correctly
-cmake_minimum_required(VERSION 3.16)
-
-set(EXTRA_COMPONENT_DIRS $ENV{IDF_PATH}/examples/peripherals/usb/host/cdc/common
-                         $ENV{IDF_PATH}/examples/peripherals/usb/host/msc/components/)
-
-# Set the components to include the tests for.
-set(TEST_COMPONENTS "cdc_acm_host" "msc" CACHE STRING "List of components to test")
-include($ENV{IDF_PATH}/tools/cmake/project.cmake)
-project(usb_test_app)
diff --git a/tools/test_apps/peripherals/usb/README.md b/tools/test_apps/peripherals/usb/README.md
deleted file mode 100644
index 245f71285a..0000000000
--- a/tools/test_apps/peripherals/usb/README.md
+++ /dev/null
@@ -1,26 +0,0 @@
-| Supported Targets | ESP32-S2 | ESP32-S3 |
-| ----------------- | -------- | -------- |
-
-# USB Host Class driver test project
-Main purpose of this application is to test the USB Host Class drivers.
-
-## CDC-ACM driver
-
-It tests basic functionality of the driver like open/close/read/write operations,
-advanced features like CDC control request, multi-threaded or multi-device access,
-as well as reaction to sudden disconnection and other error states.
-
-### Hardware Required
-
-This test expects that TinyUSB dual CDC device with VID = 0x303A and PID = 0x4002
-is connected to the USB host.
-
-## MSC driver
-
-Basic functionality such as MSC device install/uninstall, file operatons, 
-raw access to MSC device and sudden disconnect is tested.
-
-### Hardware Required
-
-This test requires two ESP32-S2/S3 boards with a interconnected USB perpherals,
-one acting as host running MSC host driver and another MSC device driver (tinyusb).
diff --git a/tools/test_apps/peripherals/usb/main/CMakeLists.txt b/tools/test_apps/peripherals/usb/main/CMakeLists.txt
deleted file mode 100644
index b25d15fabb..0000000000
--- a/tools/test_apps/peripherals/usb/main/CMakeLists.txt
+++ /dev/null
@@ -1,3 +0,0 @@
-idf_component_register(SRCS "usb_test_main.c"
-                       INCLUDE_DIRS ""
-                       REQUIRES unity driver usb)
diff --git a/tools/test_apps/peripherals/usb/main/usb_test_main.c b/tools/test_apps/peripherals/usb/main/usb_test_main.c
deleted file mode 100644
index a902b52b4c..0000000000
--- a/tools/test_apps/peripherals/usb/main/usb_test_main.c
+++ /dev/null
@@ -1,44 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2015-2021 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-
-#include <stdio.h>
-#include <string.h>
-#include "unity.h"
-#include "esp_heap_caps.h"
-
-static size_t before_free_8bit;
-static size_t before_free_32bit;
-
-#define TEST_MEMORY_LEAK_THRESHOLD (-10000) // @todo MSC test are leaking memory
-static void check_leak(size_t before_free, size_t after_free, const char *type)
-{
-    ssize_t delta = after_free - before_free;
-    printf("MALLOC_CAP_%s: Before %u bytes free, After %u bytes free (delta %d)\n", type, before_free, after_free, delta);
-    TEST_ASSERT_MESSAGE(delta >= TEST_MEMORY_LEAK_THRESHOLD, "memory leak");
-}
-
-void app_main(void)
-{
-    UNITY_BEGIN();
-    unity_run_menu();
-    UNITY_END();
-}
-
-/* setUp runs before every test */
-void setUp(void)
-{
-    before_free_8bit = heap_caps_get_free_size(MALLOC_CAP_8BIT);
-    before_free_32bit = heap_caps_get_free_size(MALLOC_CAP_32BIT);
-}
-
-/* tearDown runs after every test */
-void tearDown(void)
-{
-    size_t after_free_8bit = heap_caps_get_free_size(MALLOC_CAP_8BIT);
-    size_t after_free_32bit = heap_caps_get_free_size(MALLOC_CAP_32BIT);
-    check_leak(before_free_8bit, after_free_8bit, "8BIT");
-    check_leak(before_free_32bit, after_free_32bit, "32BIT");
-}
diff --git a/tools/test_apps/peripherals/usb/pytest_usb_host.py b/tools/test_apps/peripherals/usb/pytest_usb_host.py
deleted file mode 100644
index d05b736625..0000000000
--- a/tools/test_apps/peripherals/usb/pytest_usb_host.py
+++ /dev/null
@@ -1,40 +0,0 @@
-# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
-# SPDX-License-Identifier: CC0-1.0
-
-from typing import Tuple
-
-import pytest
-from pytest_embedded_idf.dut import IdfDut
-
-
-@pytest.mark.esp32s2
-@pytest.mark.esp32s3
-@pytest.mark.usb_host
-@pytest.mark.parametrize('count', [
-    2,
-], indirect=True)
-def test_usb_host(dut: Tuple[IdfDut, IdfDut]) -> None:
-    device = dut[0]
-    host = dut[1]
-
-    # 1.1 Prepare USB device for CDC test
-    device.expect_exact('Press ENTER to see the list of tests.')
-    device.write('[cdc_acm_device]')
-    device.expect_exact('USB initialization DONE')
-
-    # 1.2 Run CDC test
-    host.expect_exact('Press ENTER to see the list of tests.')
-    host.write('[cdc_acm]')
-    host.expect_unity_test_output()
-    host.expect_exact("Enter next test, or 'enter' to see menu")
-
-    # 2.1 Prepare USB device for MSC test
-    device.serial.hard_reset()
-    device.expect_exact('Press ENTER to see the list of tests.')
-    device.write('[usb_msc_device]')
-    device.expect_exact('USB initialization DONE')
-
-    # 2.2 Run MSC test
-    host.write('[usb_msc]')
-    host.expect_unity_test_output()
-    host.expect_exact("Enter next test, or 'enter' to see menu")
diff --git a/tools/test_apps/peripherals/usb/sdkconfig.defaults b/tools/test_apps/peripherals/usb/sdkconfig.defaults
deleted file mode 100644
index bab404d696..0000000000
--- a/tools/test_apps/peripherals/usb/sdkconfig.defaults
+++ /dev/null
@@ -1,16 +0,0 @@
-# Configure TinyUSB, it will be used to mock USB devices
-CONFIG_TINYUSB=y
-CONFIG_TINYUSB_MSC_ENABLED=y
-CONFIG_TINYUSB_CDC_ENABLED=y
-CONFIG_TINYUSB_CDC_COUNT=2
-
-# Disable watchdogs, they'd get triggered during unity interactive menu
-CONFIG_ESP_INT_WDT=n
-CONFIG_ESP_TASK_WDT=n
-
-# Run-time checks of Heap and Stack
-CONFIG_HEAP_POISONING_COMPREHENSIVE=y
-CONFIG_COMPILER_STACK_CHECK_MODE_STRONG=y
-CONFIG_COMPILER_STACK_CHECK=y
-
-CONFIG_UNITY_ENABLE_BACKTRACE_ON_FAIL=y

From d95ba21328a9f2dba5041d6b0929eb0d0d95c59d Mon Sep 17 00:00:00 2001
From: Tomas Rezucha <tomas.rezucha@espressif.com>
Date: Wed, 13 Jul 2022 10:27:56 +0200
Subject: [PATCH 358/665] usb_host: Use CDC driver from component registry

---
 .../usb/host/cdc/cdc_acm_bg96/CMakeLists.txt  |    1 -
 .../cdc/cdc_acm_bg96/main/idf_component.yml   |    2 +
 .../usb/host/cdc/cdc_acm_host/CMakeLists.txt  |    1 -
 .../cdc/cdc_acm_host/main/idf_component.yml   |    4 +
 .../usb/host/cdc/cdc_acm_vcp/CMakeLists.txt   |    1 -
 .../cdc/cdc_acm_vcp/main/idf_component.yml    |    4 +
 .../cdc/common/cdc_acm_host/CMakeLists.txt    |   18 -
 .../host/cdc/common/cdc_acm_host/README.md    |   46 -
 .../cdc/common/cdc_acm_host/cdc_acm_host.c    | 1223 -----------------
 .../cdc_acm_host/include/usb/cdc_acm_host.h   |  343 -----
 .../cdc_acm_host/include/usb/usb_types_cdc.h  |  206 ---
 .../common/cdc_acm_host/test/CMakeLists.txt   |    3 -
 .../cdc_acm_host/test/test_cdc_acm_host.c     |  447 ------
 .../cdc/common/cdc_acm_host/test/usb_device.c |   71 -
 14 files changed, 10 insertions(+), 2360 deletions(-)
 create mode 100644 examples/peripherals/usb/host/cdc/cdc_acm_host/main/idf_component.yml
 create mode 100644 examples/peripherals/usb/host/cdc/cdc_acm_vcp/main/idf_component.yml
 delete mode 100644 examples/peripherals/usb/host/cdc/common/cdc_acm_host/CMakeLists.txt
 delete mode 100644 examples/peripherals/usb/host/cdc/common/cdc_acm_host/README.md
 delete mode 100644 examples/peripherals/usb/host/cdc/common/cdc_acm_host/cdc_acm_host.c
 delete mode 100644 examples/peripherals/usb/host/cdc/common/cdc_acm_host/include/usb/cdc_acm_host.h
 delete mode 100644 examples/peripherals/usb/host/cdc/common/cdc_acm_host/include/usb/usb_types_cdc.h
 delete mode 100644 examples/peripherals/usb/host/cdc/common/cdc_acm_host/test/CMakeLists.txt
 delete mode 100644 examples/peripherals/usb/host/cdc/common/cdc_acm_host/test/test_cdc_acm_host.c
 delete mode 100644 examples/peripherals/usb/host/cdc/common/cdc_acm_host/test/usb_device.c

diff --git a/examples/peripherals/usb/host/cdc/cdc_acm_bg96/CMakeLists.txt b/examples/peripherals/usb/host/cdc/cdc_acm_bg96/CMakeLists.txt
index 0955a50e2a..726b664235 100644
--- a/examples/peripherals/usb/host/cdc/cdc_acm_bg96/CMakeLists.txt
+++ b/examples/peripherals/usb/host/cdc/cdc_acm_bg96/CMakeLists.txt
@@ -4,6 +4,5 @@
 # CMakeLists in this exact order for cmake to work correctly
 cmake_minimum_required(VERSION 3.16)
 
-set(EXTRA_COMPONENT_DIRS $ENV{IDF_PATH}/examples/peripherals/usb/host/cdc/common)
 include($ENV{IDF_PATH}/tools/cmake/project.cmake)
 project(cdc_acm_host_bg96)
diff --git a/examples/peripherals/usb/host/cdc/cdc_acm_bg96/main/idf_component.yml b/examples/peripherals/usb/host/cdc/cdc_acm_bg96/main/idf_component.yml
index 7f91e1ab78..0455cf6acb 100644
--- a/examples/peripherals/usb/host/cdc/cdc_acm_bg96/main/idf_component.yml
+++ b/examples/peripherals/usb/host/cdc/cdc_acm_bg96/main/idf_component.yml
@@ -1,3 +1,5 @@
+## IDF Component Manager Manifest File
 dependencies:
   idf: ">=4.4"
   igrr/libnmea: "^0.1.1"
+  usb_host_cdc_acm: "1.*"
diff --git a/examples/peripherals/usb/host/cdc/cdc_acm_host/CMakeLists.txt b/examples/peripherals/usb/host/cdc/cdc_acm_host/CMakeLists.txt
index eeca393d0c..067259a1fb 100644
--- a/examples/peripherals/usb/host/cdc/cdc_acm_host/CMakeLists.txt
+++ b/examples/peripherals/usb/host/cdc/cdc_acm_host/CMakeLists.txt
@@ -4,6 +4,5 @@
 # CMakeLists in this exact order for cmake to work correctly
 cmake_minimum_required(VERSION 3.16)
 
-set(EXTRA_COMPONENT_DIRS $ENV{IDF_PATH}/examples/peripherals/usb/host/cdc/common)
 include($ENV{IDF_PATH}/tools/cmake/project.cmake)
 project(cdc_acm_host)
diff --git a/examples/peripherals/usb/host/cdc/cdc_acm_host/main/idf_component.yml b/examples/peripherals/usb/host/cdc/cdc_acm_host/main/idf_component.yml
new file mode 100644
index 0000000000..96533b1fbc
--- /dev/null
+++ b/examples/peripherals/usb/host/cdc/cdc_acm_host/main/idf_component.yml
@@ -0,0 +1,4 @@
+## IDF Component Manager Manifest File
+dependencies:
+  usb_host_cdc_acm: "1.*"
+  idf: ">=4.4"
diff --git a/examples/peripherals/usb/host/cdc/cdc_acm_vcp/CMakeLists.txt b/examples/peripherals/usb/host/cdc/cdc_acm_vcp/CMakeLists.txt
index 18a0d1a6dd..daa5b7c53c 100644
--- a/examples/peripherals/usb/host/cdc/cdc_acm_vcp/CMakeLists.txt
+++ b/examples/peripherals/usb/host/cdc/cdc_acm_vcp/CMakeLists.txt
@@ -4,6 +4,5 @@
 # CMakeLists in this exact order for cmake to work correctly
 cmake_minimum_required(VERSION 3.16)
 
-set(EXTRA_COMPONENT_DIRS $ENV{IDF_PATH}/examples/peripherals/usb/host/cdc/common)
 include($ENV{IDF_PATH}/tools/cmake/project.cmake)
 project(cdc_acm_vcp)
diff --git a/examples/peripherals/usb/host/cdc/cdc_acm_vcp/main/idf_component.yml b/examples/peripherals/usb/host/cdc/cdc_acm_vcp/main/idf_component.yml
new file mode 100644
index 0000000000..96533b1fbc
--- /dev/null
+++ b/examples/peripherals/usb/host/cdc/cdc_acm_vcp/main/idf_component.yml
@@ -0,0 +1,4 @@
+## IDF Component Manager Manifest File
+dependencies:
+  usb_host_cdc_acm: "1.*"
+  idf: ">=4.4"
diff --git a/examples/peripherals/usb/host/cdc/common/cdc_acm_host/CMakeLists.txt b/examples/peripherals/usb/host/cdc/common/cdc_acm_host/CMakeLists.txt
deleted file mode 100644
index 17093480c9..0000000000
--- a/examples/peripherals/usb/host/cdc/common/cdc_acm_host/CMakeLists.txt
+++ /dev/null
@@ -1,18 +0,0 @@
-set(srcs)
-set(include)
-# As CONFIG_USB_OTG_SUPPORTED comes from Kconfig, it is not evaluated yet
-# when components are being registered.
-set(require usb)
-
-if(CONFIG_USB_OTG_SUPPORTED)
-    list(APPEND srcs "cdc_acm_host.c")
-    list(APPEND include "include")
-endif()
-
-idf_component_register(SRCS ${srcs}
-                       INCLUDE_DIRS ${include}
-                       REQUIRES ${require}
-                       )
-if(CONFIG_USB_OTG_SUPPORTED)
-    target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
-endif()
diff --git a/examples/peripherals/usb/host/cdc/common/cdc_acm_host/README.md b/examples/peripherals/usb/host/cdc/common/cdc_acm_host/README.md
deleted file mode 100644
index aeb28b107f..0000000000
--- a/examples/peripherals/usb/host/cdc/common/cdc_acm_host/README.md
+++ /dev/null
@@ -1,46 +0,0 @@
-# USB Host CDC-ACM Class Driver
-
-This directory contains an implementation of a USB CDC-ACM Host Class Driver that is implemented on top of the [USB Host Library](https://docs.espressif.com/projects/esp-idf/en/latest/esp32s2/api-reference/peripherals/usb_host.html).
-
-## Supported Devices
-
-The CDC-ACM Host driver supports the following types of CDC devices:
-
-1. CDC-ACM devices
-2. CDC-like vendor specific devices (usually found on USB to UART bridge devices)
-
-### CDC-ACM Devices
-
-The CDC-ACM Class driver supports CDC-ACM devices that meet the following requirements:
-- The device class code must be set to the CDC class `0x02` or implement Interface Association Descriptor (IAD)
-- The CDC-ACM must contain the following interfaces:
-    - A Communication Class Interface containing a management element (EP0) and may also contain a notification element (an interrupt endpoint). The driver will check this interface for CDC Functional Descriptors.
-    - A Data Class Interface with two BULK endpoints (IN and OUT). Other transfer types are not supported by the driver
-
-### CDC-Like Vendor Specific Devices
-
-The CDC-ACM Class driver supports CDC-like devices that meet the following requirements:
-- The device class code must be set to the vendor specific class code `0xFF`
-- The device needs to provide and interface containing the following endpoints:
-    - (Mandatory) Two Bulk endpoints (IN and OUT) for data
-    - (Optional) An interrupt endpoint (IN) for the notification element
-
-For CDC-like devices, users are responsible for ensuring that they only call APIs (e.g., `cdc_acm_host_send_break()`) that are supported by the target device.
-
-
-## Usage
-
-The following steps outline the typical API call pattern of the CDC-ACM Class Driver
-
-1. Install the USB Host Library via `usb_host_install()`
-2. Install the CDC-ACM driver via `cdc_acm_host_install()`
-3. Call `cdc_acm_host_open()`/`cdc_acm_host_open_vendor_specific()` to open a target CDC-ACM/CDC-like device. These functions will block until the target device is connected
-4. To transmit data, call `cdc_acm_host_data_tx_blocking()`
-5. When data is received, the driver will automatically run the receive data callback
-6. An opened device can be closed via `cdc_acm_host_close()`
-7. The CDC-ACM driver can be uninstalled via `cdc_acm_host_uninstall()`
-
-## Examples
-
-- For an example with a CDC-ACM device, refer to [cdc_acm_host](../../cdc_acm_host)
-- For an example with a CDC-like device, refer to [cdc_acm_host_bg96](../../cdc_acm_bg96)
diff --git a/examples/peripherals/usb/host/cdc/common/cdc_acm_host/cdc_acm_host.c b/examples/peripherals/usb/host/cdc/common/cdc_acm_host/cdc_acm_host.c
deleted file mode 100644
index 4d8cfd3f9e..0000000000
--- a/examples/peripherals/usb/host/cdc/common/cdc_acm_host/cdc_acm_host.c
+++ /dev/null
@@ -1,1223 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2015-2021 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-
-#include "esp_log.h"
-#include <stdio.h>
-#include <string.h>
-#include <sys/queue.h>
-#include "usb/usb_host.h"
-#include "usb/cdc_acm_host.h"
-#include "freertos/FreeRTOS.h"
-#include "freertos/task.h"
-#include "freertos/semphr.h"
-#include "freertos/event_groups.h"
-#include "esp_check.h"
-#include "esp_system.h"
-
-#define TAG "cdc_acm"
-
-// CDC devices often implement Interface Association Descriptor (IAD). Parse IAD only when
-// bDeviceClass = 0xEF (Miscellaneous Device Class), bDeviceSubClass = 0x02 (Common Class), bDeviceProtocol = 0x01 (Interface Association Descriptor)
-// @see USB Interface Association Descriptor: Device Class Code and Use Model rev 1.0, Table 1-1
-#define USB_SUBCLASS_COMMON        0x02
-#define USB_DEVICE_PROTOCOL_IAD    0x01
-
-// CDC-ACM spinlock
-static portMUX_TYPE cdc_acm_lock = portMUX_INITIALIZER_UNLOCKED;
-#define CDC_ACM_ENTER_CRITICAL()   portENTER_CRITICAL(&cdc_acm_lock)
-#define CDC_ACM_EXIT_CRITICAL()    portEXIT_CRITICAL(&cdc_acm_lock)
-
-// CDC-ACM events
-#define CDC_ACM_TEARDOWN          BIT0
-#define CDC_ACM_TEARDOWN_COMPLETE BIT1
-
-// CDC-ACM check macros
-#define CDC_ACM_CHECK(cond, ret_val) ({                                     \
-            if (!(cond)) {                                                  \
-                return (ret_val);                                           \
-            }                                                               \
-})
-
-#define CDC_ACM_CHECK_FROM_CRIT(cond, ret_val) ({                           \
-            if (!(cond)) {                                                  \
-                CDC_ACM_EXIT_CRITICAL();                                    \
-                return ret_val;                                             \
-            }                                                               \
-})
-
-// CDC-ACM driver object
-typedef struct {
-    usb_host_client_handle_t cdc_acm_client_hdl;        /*!< USB Host handle reused for all CDC-ACM devices in the system */
-    SemaphoreHandle_t open_close_mutex;
-    EventGroupHandle_t event_group;
-    cdc_acm_new_dev_callback_t new_dev_cb;
-    SLIST_HEAD(list_dev, cdc_dev_s) cdc_devices_list;   /*!< List of open pseudo devices */
-} cdc_acm_obj_t;
-
-static cdc_acm_obj_t *p_cdc_acm_obj = NULL;
-
-/**
- * @brief Default CDC-ACM driver configuration
- *
- * This configuration is used when user passes NULL to config pointer during device open.
- */
-static const cdc_acm_host_driver_config_t cdc_acm_driver_config_default = {
-    .driver_task_stack_size = 4096,
-    .driver_task_priority = 10,
-    .xCoreID = 0,
-    .new_dev_cb = NULL,
-};
-
-/**
- * @brief USB CDC PSTN Call Descriptor
- *
- * @see Table 3, USB CDC-PSTN specification rev. 1.2
- */
-typedef struct {
-    uint8_t bFunctionLength;
-    const uint8_t bDescriptorType;
-    const cdc_desc_subtype_t bDescriptorSubtype;
-    union {
-        struct {
-            uint8_t call_management:   1; // Device handles call management itself
-            uint8_t call_over_data_if: 1; // Device sends/receives call management information over Data Class interface
-            uint8_t reserved: 6;
-        };
-        uint8_t val;
-    } bmCapabilities;
-    uint8_t bDataInterface; // Interface number of Data Class interface optionally used for call management
-} __attribute__((packed)) cdc_acm_call_desc_t;
-
-/**
- * @brief USB CDC PSTN Abstract Control Model Descriptor
- *
- * @see Table 4, USB CDC-PSTN specification rev. 1.2
- */
-typedef struct {
-    uint8_t bFunctionLength;
-    const uint8_t bDescriptorType;
-    const cdc_desc_subtype_t bDescriptorSubtype;
-    union {
-        struct {
-            uint8_t feature:    1; // Device supports Set/Clear/Get_Comm_Feature requests
-            uint8_t serial:     1; // Device supports Set/Get_Line_Coding, Set_Control_Line_State and Serial_State request and notifications
-            uint8_t send_break: 1; // Device supports Send_Break request
-            uint8_t network:    1; // Device supports Network_Connection notification
-            uint8_t reserved:   4;
-        };
-        uint8_t val;
-    } bmCapabilities;
-} __attribute__((packed)) cdc_acm_acm_desc_t;
-
-typedef struct cdc_dev_s cdc_dev_t;
-struct cdc_dev_s{
-    usb_device_handle_t dev_hdl;          // USB device handle
-    void *cb_arg;                         // Common argument for user's callbacks (data IN and Notification)
-    struct {
-        usb_transfer_t *out_xfer;         // OUT data transfer
-        usb_transfer_t *in_xfer;          // IN data transfer
-        cdc_acm_data_callback_t in_cb;    // User's callback for async (non-blocking) data IN
-        const usb_intf_desc_t *intf_desc; // Pointer to data interface descriptor
-        SemaphoreHandle_t out_mux;        // OUT mutex
-    } data;
-
-    struct {
-        usb_transfer_t *xfer;             // IN notification transfer
-        const usb_intf_desc_t *intf_desc; // Pointer to notification interface descriptor, can be NULL if there is no notification channel in the device
-        cdc_acm_host_dev_callback_t cb;   // User's callback for device events
-    } notif;                              // Structure with Notif pipe data
-
-    usb_transfer_t *ctrl_transfer;        // CTRL (endpoint 0) transfer
-    SemaphoreHandle_t ctrl_mux;           // CTRL mutex
-    cdc_acm_uart_state_t serial_state;    // Serial State
-    cdc_comm_protocol_t comm_protocol;
-    cdc_data_protocol_t data_protocol;
-    int             num_cdc_intf_desc;    // Number of CDC Interface descriptors in following array
-    const usb_standard_desc_t **cdc_intf_desc;   // CDC Interface descriptors
-    SLIST_ENTRY(cdc_dev_s) list_entry;
-};
-
-/**
- * @brief Notification received callback
- *
- * Notification (interrupt) IN transfer is submitted at the end of this function to ensure periodic poll of IN endpoint.
- *
- * @param[in] transfer Transfer that triggered the callback
- */
-static void notif_xfer_cb(usb_transfer_t *transfer);
-
-/**
- * @brief Data received callback
- *
- * Data (bulk) IN transfer is submitted at the end of this function to ensure continuous poll of IN endpoint.
- *
- * @param[in] transfer Transfer that triggered the callback
- */
-static void in_xfer_cb(usb_transfer_t *transfer);
-
-/**
- * @brief Data send callback
- *
- * Reused for bulk OUT and CTRL transfers
- *
- * @param[in] transfer Transfer that triggered the callback
- */
-static void out_xfer_cb(usb_transfer_t *transfer);
-
-/**
- * @brief USB Host Client event callback
- *
- * Handling of USB device connection/disconnection to/from root HUB.
- *
- * @param[in] event_msg Event message type
- * @param[in] arg Caller's argument (not used in this driver)
- */
-static void usb_event_cb(const usb_host_client_event_msg_t *event_msg, void *arg);
-
-/**
- * @brief Send CDC specific request
- *
- * Helper function that will send CDC specific request to default endpoint.
- * Both IN and OUT requests are sent through this API, depending on the in_transfer parameter.
- *
- * @see  Chapter 6.2, USB CDC specification rev. 1.2
- * @note CDC specific requests are only supported by devices that have dedicated management element.
- *
- * @param[in] cdc_dev Pointer to CDC device
- * @param[in] in_transfer Direction of data phase. true: IN, false: OUT
- * @param[in] request CDC request code
- * @param[inout] data Pointer to data buffer. Input for OUT transfers, output for IN transfers.
- * @param[in] data_len Length of data buffer
- * @param[in] value Value to be set in bValue of Setup packet
- * @return esp_err_t
- */
-static esp_err_t send_cdc_request(cdc_dev_t *cdc_dev, bool in_transfer, cdc_request_code_t request, uint8_t *data, uint16_t data_len, uint16_t value);
-
-/**
- * @brief CDC-ACM driver handling task
- *
- * USB host client registration and deregistration is handled here.
- *
- * @param[in] arg User's argument. Handle of a task that started this task.
- */
-static void cdc_acm_client_task(void *arg)
-{
-    vTaskSuspend(NULL); // Task will be resumed from cdc_acm_host_install()
-    cdc_acm_obj_t *cdc_acm_obj = p_cdc_acm_obj; // Make local copy of the driver's handle
-    assert(cdc_acm_obj->cdc_acm_client_hdl);
-
-    // Start handling client's events
-    while (1) {
-        usb_host_client_handle_events(cdc_acm_obj->cdc_acm_client_hdl, portMAX_DELAY);
-        EventBits_t events = xEventGroupGetBits(cdc_acm_obj->event_group);
-        if (events & CDC_ACM_TEARDOWN) {
-            break;
-        }
-    }
-
-    ESP_LOGD(TAG, "Deregistering client");
-    ESP_ERROR_CHECK(usb_host_client_deregister(cdc_acm_obj->cdc_acm_client_hdl));
-    xEventGroupSetBits(cdc_acm_obj->event_group, CDC_ACM_TEARDOWN_COMPLETE);
-    vTaskDelete(NULL);
-}
-
-/**
- * @brief Cancel transfer and reset endpoint
- *
- * This function will cancel ongoing transfer a reset its endpoint to ready state.
- *
- * @param[in] dev_hdl USB device handle
- * @param[in] transfer Transfer to be cancelled
- * @return esp_err_t
- */
-static esp_err_t cdc_acm_reset_transfer_endpoint(usb_device_handle_t dev_hdl, usb_transfer_t *transfer)
-{
-    assert(dev_hdl);
-    assert(transfer);
-
-    ESP_RETURN_ON_ERROR(usb_host_endpoint_halt(dev_hdl, transfer->bEndpointAddress), TAG,);
-    ESP_RETURN_ON_ERROR(usb_host_endpoint_flush(dev_hdl, transfer->bEndpointAddress), TAG,);
-    usb_host_endpoint_clear(dev_hdl, transfer->bEndpointAddress);
-    return ESP_OK;
-}
-
-/**
- * @brief Start CDC device
- *
- * After this call, USB host peripheral will continuously poll IN endpoints.
- *
- * @param cdc_dev
- * @param[in] event_cb  Device event callback
- * @param[in] in_cb     Data received callback
- * @param[in] user_arg  Optional user's argument, that will be passed to the callbacks
- * @return esp_err_t
- */
-static esp_err_t cdc_acm_start(cdc_dev_t *cdc_dev, cdc_acm_host_dev_callback_t event_cb, cdc_acm_data_callback_t in_cb, void *user_arg)
-{
-    esp_err_t ret = ESP_OK;
-    assert(cdc_dev);
-
-    CDC_ACM_ENTER_CRITICAL();
-    cdc_dev->notif.cb = event_cb;
-    cdc_dev->data.in_cb = in_cb;
-    cdc_dev->cb_arg = user_arg;
-    CDC_ACM_EXIT_CRITICAL();
-
-    // Claim data interface and start polling its IN endpoint
-    ESP_GOTO_ON_ERROR(usb_host_interface_claim(p_cdc_acm_obj->cdc_acm_client_hdl, cdc_dev->dev_hdl, cdc_dev->data.intf_desc->bInterfaceNumber, 0), err, TAG,);
-    ESP_LOGD("CDC_ACM", "Submitting poll for BULK IN transfer");
-    ESP_ERROR_CHECK(usb_host_transfer_submit(cdc_dev->data.in_xfer));
-
-    // If notification are supported, claim its interface and start polling its IN endpoint
-    if (cdc_dev->notif.intf_desc != NULL) {
-        if (cdc_dev->notif.intf_desc != cdc_dev->data.intf_desc) {
-            ESP_GOTO_ON_ERROR(usb_host_interface_claim(p_cdc_acm_obj->cdc_acm_client_hdl, cdc_dev->dev_hdl,
-                                                     cdc_dev->notif.intf_desc->bInterfaceNumber, 0), err, TAG,);
-        }
-        ESP_LOGD("CDC_ACM", "Submitting poll for INTR IN transfer");
-        ESP_ERROR_CHECK(usb_host_transfer_submit(cdc_dev->notif.xfer));
-    }
-
-    // Everything OK, add the device into list and return
-    CDC_ACM_ENTER_CRITICAL();
-    SLIST_INSERT_HEAD(&p_cdc_acm_obj->cdc_devices_list, cdc_dev, list_entry);
-    CDC_ACM_EXIT_CRITICAL();
-    return ret;
-
-err:
-    usb_host_interface_release(p_cdc_acm_obj->cdc_acm_client_hdl, cdc_dev->dev_hdl, cdc_dev->data.intf_desc->bInterfaceNumber);
-    if (cdc_dev->notif.intf_desc != NULL) {
-        usb_host_interface_release(p_cdc_acm_obj->cdc_acm_client_hdl, cdc_dev->dev_hdl, cdc_dev->notif.intf_desc->bInterfaceNumber);
-    }
-    return ret;
-}
-
-static void cdc_acm_transfers_free(cdc_dev_t *cdc_dev);
-/**
- * @brief Helper function that releases resources claimed by CDC device
- *
- * Close underlying USB device, free device driver memory
- *
- * @note All interfaces claimed by this device must be release before calling this function
- * @param cdc_dev CDC device handle to be removed
- */
-static void cdc_acm_device_remove(cdc_dev_t *cdc_dev)
-{
-    assert(cdc_dev);
-    cdc_acm_transfers_free(cdc_dev);
-    free(cdc_dev->cdc_intf_desc);
-    // We don't check the error code of usb_host_device_close, as the close might fail, if someone else is still using the device (not all interfaces are released)
-    usb_host_device_close(p_cdc_acm_obj->cdc_acm_client_hdl, cdc_dev->dev_hdl); // Gracefully continue on error
-    free(cdc_dev);
-}
-
-/**
- * @brief Open USB device with requested VID/PID
- *
- * This function has two regular return paths:
- * 1. USB device with matching VID/PID is already opened by this driver: allocate new CDC device on top of the already opened USB device.
- * 2. USB device with matching VID/PID is NOT opened by this driver yet: poll USB connected devices until it is found.
- *
- * @note This function will block for timeout_ms, if the device is not enumerated at the moment of calling this function.
- * @param[in] vid Vendor ID
- * @param[in] pid Product ID
- * @param[in] timeout_ms Connection timeout [ms]
- * @param[out] dev CDC-ACM device
- * @return esp_err_t
- */
-static esp_err_t cdc_acm_find_and_open_usb_device(uint16_t vid, uint16_t pid, int timeout_ms, cdc_dev_t **dev)
-{
-    assert(p_cdc_acm_obj);
-    assert(dev);
-
-    *dev = calloc(1, sizeof(cdc_dev_t));
-    if (*dev == NULL) {
-        return ESP_ERR_NO_MEM;
-    }
-
-    // First, check list of already opened CDC devices
-    ESP_LOGD(TAG, "Checking list of opened USB devices");
-    cdc_dev_t *cdc_dev;
-    SLIST_FOREACH(cdc_dev, &p_cdc_acm_obj->cdc_devices_list, list_entry) {
-        const usb_device_desc_t *device_desc;
-        ESP_ERROR_CHECK(usb_host_get_device_descriptor(cdc_dev->dev_hdl, &device_desc));
-        if (device_desc->idVendor == vid && device_desc->idProduct == pid) {
-            // Return path 1:
-            (*dev)->dev_hdl = cdc_dev->dev_hdl;
-            return ESP_OK;
-        }
-    }
-
-    // Second, poll connected devices until new device is connected or timeout
-    TickType_t timeout_ticks = (timeout_ms == 0) ? portMAX_DELAY : pdMS_TO_TICKS(timeout_ms);
-    TimeOut_t connection_timeout;
-    vTaskSetTimeOutState(&connection_timeout);
-
-    while (true) {
-        ESP_LOGD(TAG, "Checking list of connected USB devices");
-        uint8_t dev_addr_list[10];
-        int num_of_devices;
-        ESP_ERROR_CHECK(usb_host_device_addr_list_fill(sizeof(dev_addr_list), dev_addr_list, &num_of_devices));
-
-        // Go through device address list and find the one we are looking for
-        for (int i = 0; i < num_of_devices; i++) {
-            usb_device_handle_t current_device;
-            // Open USB device
-            if (usb_host_device_open(p_cdc_acm_obj->cdc_acm_client_hdl, dev_addr_list[i], &current_device) != ESP_OK) {
-                continue; // In case we failed to open this device, continue with next one in the list
-            }
-            assert(current_device);
-            const usb_device_desc_t *device_desc;
-            ESP_ERROR_CHECK(usb_host_get_device_descriptor(current_device, &device_desc));
-            if (device_desc->idVendor == vid && device_desc->idProduct == pid) {
-                // Return path 2:
-                (*dev)->dev_hdl = current_device;
-                return ESP_OK;
-            }
-            usb_host_device_close(p_cdc_acm_obj->cdc_acm_client_hdl, current_device);
-        }
-
-        if (xTaskCheckForTimeOut(&connection_timeout, &timeout_ticks) != pdFALSE) {
-            break; // Timeout elapsed and the device is not connected
-        }
-        vTaskDelay(pdMS_TO_TICKS(50));
-    }
-
-    // Timeout was reached, clean-up
-    free(*dev);
-    *dev = NULL;
-    return ESP_ERR_NOT_FOUND;
-}
-
-esp_err_t cdc_acm_host_install(const cdc_acm_host_driver_config_t *driver_config)
-{
-    CDC_ACM_CHECK(!p_cdc_acm_obj, ESP_ERR_INVALID_STATE);
-
-    // Check driver configuration, use default if NULL is passed
-    if (driver_config == NULL) {
-        driver_config = &cdc_acm_driver_config_default;
-    }
-
-    // Allocate all we need for this driver
-    esp_err_t ret;
-    cdc_acm_obj_t *cdc_acm_obj = heap_caps_calloc(1, sizeof(cdc_acm_obj_t), MALLOC_CAP_DEFAULT);
-    EventGroupHandle_t event_group = xEventGroupCreate();
-    SemaphoreHandle_t mutex = xSemaphoreCreateMutex();
-    TaskHandle_t driver_task_h = NULL;
-    xTaskCreatePinnedToCore(
-            cdc_acm_client_task, "USB-CDC", driver_config->driver_task_stack_size, NULL,
-            driver_config->driver_task_priority, &driver_task_h, driver_config->xCoreID);
-
-    if (cdc_acm_obj == NULL || driver_task_h == NULL || event_group == NULL || mutex == NULL) {
-        ret = ESP_ERR_NO_MEM;
-        goto err;
-    }
-
-    // Register USB Host client
-    usb_host_client_handle_t usb_client = NULL;
-    const usb_host_client_config_t client_config = {
-        .is_synchronous = false,
-        .max_num_event_msg = 3,
-        .async.client_event_callback = usb_event_cb,
-        .async.callback_arg = NULL
-    };
-    ESP_GOTO_ON_ERROR(usb_host_client_register(&client_config, &usb_client), err, TAG, "Failed to register USB host client");
-
-    // Initialize CDC-ACM driver structure
-    SLIST_INIT(&(cdc_acm_obj->cdc_devices_list));
-    cdc_acm_obj->event_group = event_group;
-    cdc_acm_obj->open_close_mutex = mutex;
-    cdc_acm_obj->cdc_acm_client_hdl = usb_client;
-    cdc_acm_obj->new_dev_cb = driver_config->new_dev_cb;
-
-    // Between 1st call of this function and following section, another task might try to install this driver:
-    // Make sure that there is only one instance of this driver in the system
-    CDC_ACM_ENTER_CRITICAL();
-    if (p_cdc_acm_obj) {
-        // Already created
-        ret = ESP_ERR_INVALID_STATE;
-        CDC_ACM_EXIT_CRITICAL();
-        goto client_err;
-    } else {
-        p_cdc_acm_obj = cdc_acm_obj;
-    }
-    CDC_ACM_EXIT_CRITICAL();
-
-    // Everything OK: Start CDC-Driver task and return
-    vTaskResume(driver_task_h);
-    return ESP_OK;
-
-client_err:
-    usb_host_client_deregister(usb_client);
-err: // Clean-up
-    free(cdc_acm_obj);
-    if (event_group) {
-        vEventGroupDelete(event_group);
-    }
-    if (driver_task_h) {
-        vTaskDelete(driver_task_h);
-    }
-    if (mutex) {
-        vSemaphoreDelete(mutex);
-    }
-    return ret;
-}
-
-esp_err_t cdc_acm_host_uninstall()
-{
-    esp_err_t ret;
-
-    CDC_ACM_ENTER_CRITICAL();
-    CDC_ACM_CHECK_FROM_CRIT(p_cdc_acm_obj, ESP_ERR_INVALID_STATE);
-    cdc_acm_obj_t *cdc_acm_obj = p_cdc_acm_obj; // Save Driver's handle to temporary handle
-    CDC_ACM_EXIT_CRITICAL();
-
-    xSemaphoreTake(p_cdc_acm_obj->open_close_mutex, portMAX_DELAY); // Wait for all open/close calls to finish
-
-    CDC_ACM_ENTER_CRITICAL();
-    if (SLIST_EMPTY(&p_cdc_acm_obj->cdc_devices_list)) { // Check that device list is empty (all devices closed)
-        p_cdc_acm_obj = NULL; // NULL static driver pointer: No open/close calls form this point
-    } else {
-        ret = ESP_ERR_INVALID_STATE;
-        CDC_ACM_EXIT_CRITICAL();
-        goto unblock;
-    }
-    CDC_ACM_EXIT_CRITICAL();
-
-    // Signal to CDC task to stop, unblock it and wait for its deletion
-    xEventGroupSetBits(cdc_acm_obj->event_group, CDC_ACM_TEARDOWN);
-    usb_host_client_unblock(cdc_acm_obj->cdc_acm_client_hdl);
-    ESP_GOTO_ON_FALSE(
-        xEventGroupWaitBits(cdc_acm_obj->event_group, CDC_ACM_TEARDOWN_COMPLETE, pdFALSE, pdFALSE, pdMS_TO_TICKS(100)),
-        ESP_ERR_NOT_FINISHED, unblock, TAG,);
-
-    // Free remaining resources and return
-    vEventGroupDelete(cdc_acm_obj->event_group);
-    xSemaphoreGive(cdc_acm_obj->open_close_mutex);
-    vSemaphoreDelete(cdc_acm_obj->open_close_mutex);
-    free(cdc_acm_obj);
-    return ESP_OK;
-
-unblock:
-    xSemaphoreGive(cdc_acm_obj->open_close_mutex);
-    return ret;
-}
-
-/**
- * @brief Free USB transfers used by this device
- *
- * @note There can be no transfers in flight, at the moment of calling this function.
- * @param[in] cdc_dev Pointer to CDC device
- */
-static void cdc_acm_transfers_free(cdc_dev_t *cdc_dev)
-{
-    assert(cdc_dev);
-    usb_host_transfer_free(cdc_dev->notif.xfer);
-    usb_host_transfer_free(cdc_dev->data.in_xfer);
-    if (cdc_dev->data.out_xfer != NULL) {
-        if (cdc_dev->data.out_xfer->context != NULL) {
-            vSemaphoreDelete((SemaphoreHandle_t)cdc_dev->data.out_xfer->context);
-        }
-        if (cdc_dev->data.out_mux != NULL) {
-            vSemaphoreDelete(cdc_dev->data.out_mux);
-        }
-        usb_host_transfer_free(cdc_dev->data.out_xfer);
-    }
-    if (cdc_dev->ctrl_transfer != NULL) {
-        if (cdc_dev->ctrl_transfer->context != NULL) {
-            vSemaphoreDelete((SemaphoreHandle_t)cdc_dev->ctrl_transfer->context);
-        }
-        if (cdc_dev->ctrl_mux != NULL) {
-            vSemaphoreDelete(cdc_dev->ctrl_mux);
-        }
-        usb_host_transfer_free(cdc_dev->ctrl_transfer);
-    }
-}
-
-/**
- * @brief Allocate CDC transfers
- *
- * @param[in] cdc_dev       Pointer to CDC device
- * @param[in] notif_ep_desc Pointer to notification EP descriptor
- * @param[in] in_ep_desc-   Pointer to data IN EP descriptor
- * @param[in] out_ep_desc   Pointer to data OUT EP descriptor
- * @param[in] out_buf_len   Length of data OUT buffer
- * @return esp_err_t
- */
-static esp_err_t cdc_acm_transfers_allocate(cdc_dev_t *cdc_dev, const usb_ep_desc_t *notif_ep_desc, const usb_ep_desc_t *in_ep_desc, const usb_ep_desc_t *out_ep_desc, size_t out_buf_len)
-{
-    esp_err_t ret;
-
-    // 1. Setup notification transfer if it is supported
-    if (notif_ep_desc) {
-        ESP_GOTO_ON_ERROR(
-            usb_host_transfer_alloc(USB_EP_DESC_GET_MPS(notif_ep_desc), 0, &cdc_dev->notif.xfer),
-            err, TAG,);
-        cdc_dev->notif.xfer->device_handle = cdc_dev->dev_hdl;
-        cdc_dev->notif.xfer->bEndpointAddress = notif_ep_desc->bEndpointAddress;
-        cdc_dev->notif.xfer->callback = notif_xfer_cb;
-        cdc_dev->notif.xfer->context = cdc_dev;
-        cdc_dev->notif.xfer->num_bytes = USB_EP_DESC_GET_MPS(notif_ep_desc);
-    }
-
-    // 2. Setup control transfer
-    usb_device_info_t dev_info;
-    ESP_ERROR_CHECK(usb_host_device_info(cdc_dev->dev_hdl, &dev_info));
-    ESP_GOTO_ON_ERROR(
-        usb_host_transfer_alloc(dev_info.bMaxPacketSize0, 0, &cdc_dev->ctrl_transfer),
-        err, TAG,);
-    cdc_dev->ctrl_transfer->timeout_ms = 1000;
-    cdc_dev->ctrl_transfer->bEndpointAddress = 0;
-    cdc_dev->ctrl_transfer->device_handle = cdc_dev->dev_hdl;
-    cdc_dev->ctrl_transfer->context = cdc_dev;
-    cdc_dev->ctrl_transfer->callback = out_xfer_cb;
-    cdc_dev->ctrl_transfer->context = xSemaphoreCreateBinary();
-    ESP_GOTO_ON_FALSE(cdc_dev->ctrl_transfer->context, ESP_ERR_NO_MEM, err, TAG,);
-    cdc_dev->ctrl_mux = xSemaphoreCreateMutex();
-    ESP_GOTO_ON_FALSE(cdc_dev->ctrl_mux, ESP_ERR_NO_MEM, err, TAG,);
-
-    // 3. Setup IN data transfer
-    ESP_GOTO_ON_ERROR(
-        usb_host_transfer_alloc(USB_EP_DESC_GET_MPS(in_ep_desc), 0, &cdc_dev->data.in_xfer),
-        err, TAG,
-    );
-    assert(cdc_dev->data.in_xfer);
-    cdc_dev->data.in_xfer->callback = in_xfer_cb;
-    cdc_dev->data.in_xfer->num_bytes = USB_EP_DESC_GET_MPS(in_ep_desc);
-    cdc_dev->data.in_xfer->bEndpointAddress = in_ep_desc->bEndpointAddress;
-    cdc_dev->data.in_xfer->device_handle = cdc_dev->dev_hdl;
-    cdc_dev->data.in_xfer->context = cdc_dev;
-
-    // 4. Setup OUT bulk transfer (if it is required (out_buf_len > 0))
-    if (out_buf_len != 0) {
-        ESP_GOTO_ON_ERROR(
-            usb_host_transfer_alloc(out_buf_len, 0, &cdc_dev->data.out_xfer),
-            err, TAG,
-        );
-        assert(cdc_dev->data.out_xfer);
-        cdc_dev->data.out_xfer->device_handle = cdc_dev->dev_hdl;
-        cdc_dev->data.out_xfer->context = xSemaphoreCreateBinary();
-        ESP_GOTO_ON_FALSE(cdc_dev->data.out_xfer->context, ESP_ERR_NO_MEM, err, TAG,);
-        cdc_dev->data.out_mux = xSemaphoreCreateMutex();
-        ESP_GOTO_ON_FALSE(cdc_dev->data.out_mux, ESP_ERR_NO_MEM, err, TAG,);
-        cdc_dev->data.out_xfer->bEndpointAddress = out_ep_desc->bEndpointAddress;
-        cdc_dev->data.out_xfer->callback = out_xfer_cb;
-    }
-    return ESP_OK;
-
-err:
-    cdc_acm_transfers_free(cdc_dev);
-    return ret;
-}
-
-/**
- * @brief Find CDC interface descriptor and its endpoint descriptors
- *
- * @note This function is called in open procedure of CDC compliant devices only.
- * @param[in]  cdc_dev  Pointer to CDC device
- * @param[in]  intf_idx Index of CDC interface that should be used for this device
- * @param[out] notif_ep Pointer to notification EP descriptor
- * @param[out] in_ep    Pointer to data IN EP descriptor
- * @param[out] out_ep   Pointer to data OUT EP descriptor
- * @return esp_err_t
- */
-static esp_err_t cdc_acm_find_intf_and_ep_desc(cdc_dev_t *cdc_dev, uint8_t intf_idx, const usb_ep_desc_t **notif_ep, const usb_ep_desc_t **in_ep, const usb_ep_desc_t **out_ep)
-{
-    bool interface_found = false;
-    const usb_config_desc_t *config_desc;
-    const usb_device_desc_t *device_desc;
-    int data_intf_idx, notif_intf_idx;
-    int desc_offset = 0;
-
-    // Get required descriptors
-    ESP_ERROR_CHECK(usb_host_get_device_descriptor(cdc_dev->dev_hdl, &device_desc));
-    ESP_ERROR_CHECK(usb_host_get_active_config_descriptor(cdc_dev->dev_hdl, &config_desc));
-
-    if ((device_desc->bDeviceClass == USB_CLASS_MISC) && (device_desc->bDeviceSubClass == USB_SUBCLASS_COMMON) &&
-        (device_desc->bDeviceProtocol == USB_DEVICE_PROTOCOL_IAD)) {
-        // This is a composite device, that uses Interface Association Descriptor
-        const usb_standard_desc_t *this_desc = (const usb_standard_desc_t *)config_desc;
-        do {
-            this_desc = usb_parse_next_descriptor_of_type(
-                this_desc, config_desc->wTotalLength, USB_B_DESCRIPTOR_TYPE_INTERFACE_ASSOCIATION, &desc_offset);
-
-            if (this_desc == NULL)
-                break; // Reached end of configuration descriptor
-
-            const usb_iad_desc_t *iad_desc = (const usb_iad_desc_t *)this_desc;
-            if (iad_desc->bFirstInterface == intf_idx) {
-                // IAD with correct interface number was found: Check Class/Subclass codes, save Interface indexes
-                assert(iad_desc->bInterfaceCount == 2);
-                assert(iad_desc->bFunctionClass == USB_CLASS_COMM);
-                assert(iad_desc->bFunctionSubClass == USB_CDC_SUBCLASS_ACM);
-                notif_intf_idx = iad_desc->bFirstInterface;
-                data_intf_idx = iad_desc->bFirstInterface + 1;
-                interface_found = true;
-            }
-        } while (!interface_found);
-    } else if ((device_desc->bDeviceClass == USB_CLASS_COMM) && (intf_idx == 0)) {
-        // This is a Communication Device Class
-        notif_intf_idx = 0;
-        data_intf_idx = 1;
-        interface_found = true;
-    }
-
-    // Save found interfaces descriptors:
-    if (interface_found) {
-        // Notification IF and EP
-        cdc_dev->notif.intf_desc = usb_parse_interface_descriptor(config_desc, notif_intf_idx, 0, &desc_offset);
-        assert(cdc_dev->notif.intf_desc);
-
-        // CDC specific descriptors should be right after CDC-Communication interface descriptor
-        // Note: That's why we use usb_parse_next_descriptor instead of usb_parse_next_descriptor_of_type.
-        // The latter could return CDC specific descriptors that don't belong to this interface
-        const usb_standard_desc_t *cdc_desc = (usb_standard_desc_t *)cdc_dev->notif.intf_desc;
-        do {
-            cdc_desc = usb_parse_next_descriptor(cdc_desc, config_desc->wTotalLength, &desc_offset);
-            if ((cdc_desc == NULL) || (cdc_desc->bDescriptorType != ((USB_CLASS_COMM << 4) | USB_B_DESCRIPTOR_TYPE_INTERFACE )))
-                break; // We found all CDC specific descriptors
-            cdc_dev->num_cdc_intf_desc++;
-            cdc_dev->cdc_intf_desc =
-                realloc(cdc_dev->cdc_intf_desc, cdc_dev->num_cdc_intf_desc * (sizeof(usb_standard_desc_t *)));
-            assert(cdc_dev->cdc_intf_desc);
-            cdc_dev->cdc_intf_desc[cdc_dev->num_cdc_intf_desc - 1] = cdc_desc;
-        } while (1);
-        *notif_ep = usb_parse_endpoint_descriptor_by_index(cdc_dev->notif.intf_desc, 0, config_desc->wTotalLength, &desc_offset);
-        assert(notif_ep);
-
-        // Data IF and EP
-        cdc_dev->data.intf_desc = usb_parse_interface_descriptor(config_desc, data_intf_idx, 0, &desc_offset);
-        assert(cdc_dev->data.intf_desc);
-        int temp_offset = desc_offset;
-        for (int i = 0; i < 2; i++) {
-            const usb_ep_desc_t *this_ep = usb_parse_endpoint_descriptor_by_index(cdc_dev->data.intf_desc, i, config_desc->wTotalLength, &desc_offset);
-            assert(this_ep);
-            if (USB_EP_DESC_GET_EP_DIR(this_ep)) {
-                *in_ep = this_ep;
-            } else {
-                *out_ep = this_ep;
-            }
-            desc_offset = temp_offset;
-        }
-        return ESP_OK;
-    }
-    return ESP_ERR_NOT_FOUND;
-}
-
-esp_err_t cdc_acm_host_open(uint16_t vid, uint16_t pid, uint8_t interface_idx, const cdc_acm_host_device_config_t *dev_config, cdc_acm_dev_hdl_t *cdc_hdl_ret)
-{
-    esp_err_t ret;
-    CDC_ACM_CHECK(p_cdc_acm_obj, ESP_ERR_INVALID_STATE);
-    CDC_ACM_CHECK(dev_config, ESP_ERR_INVALID_ARG);
-    CDC_ACM_CHECK(cdc_hdl_ret, ESP_ERR_INVALID_ARG);
-
-    xSemaphoreTake(p_cdc_acm_obj->open_close_mutex, portMAX_DELAY);
-    // Find underlying USB device
-    cdc_dev_t *cdc_dev;
-    ESP_GOTO_ON_ERROR(
-        cdc_acm_find_and_open_usb_device(vid, pid, dev_config->connection_timeout_ms, &cdc_dev),
-        exit, TAG, "USB device with VID: 0x%04X, PID: 0x%04X not found", vid, pid);
-
-    // Find and save relevant interface and endpoint descriptors
-    const usb_ep_desc_t *notif_ep = NULL;
-    const usb_ep_desc_t *in_ep = NULL;
-    const usb_ep_desc_t *out_ep = NULL;
-    ESP_GOTO_ON_ERROR(
-        cdc_acm_find_intf_and_ep_desc(cdc_dev, interface_idx, &notif_ep, &in_ep, &out_ep),
-        err, TAG, "Could not find required interface");
-
-    // Check whether found Interfaces are really CDC-ACM
-    assert(cdc_dev->notif.intf_desc->bInterfaceClass == USB_CLASS_COMM);
-    assert(cdc_dev->notif.intf_desc->bInterfaceSubClass == USB_CDC_SUBCLASS_ACM);
-    assert(cdc_dev->notif.intf_desc->bNumEndpoints == 1);
-    assert(cdc_dev->data.intf_desc->bInterfaceClass == USB_CLASS_CDC_DATA);
-    assert(cdc_dev->data.intf_desc->bNumEndpoints == 2);
-
-    // Save Communication and Data protocols
-    cdc_dev->comm_protocol = (cdc_comm_protocol_t)cdc_dev->notif.intf_desc->bInterfaceProtocol;
-    cdc_dev->data_protocol = (cdc_data_protocol_t)cdc_dev->data.intf_desc->bInterfaceProtocol;
-
-    // Allocate USB transfers, claim CDC interfaces and return CDC-ACM handle
-    ESP_GOTO_ON_ERROR(cdc_acm_transfers_allocate(cdc_dev, notif_ep, in_ep, out_ep, dev_config->out_buffer_size), err, TAG,);
-    ESP_GOTO_ON_ERROR(cdc_acm_start(cdc_dev, dev_config->event_cb, dev_config->data_cb, dev_config->user_arg), err, TAG,);
-    *cdc_hdl_ret = (cdc_acm_dev_hdl_t)cdc_dev;
-    xSemaphoreGive(p_cdc_acm_obj->open_close_mutex);
-    return ESP_OK;
-
-err:
-    cdc_acm_device_remove(cdc_dev);
-exit:
-    xSemaphoreGive(p_cdc_acm_obj->open_close_mutex);
-    *cdc_hdl_ret = NULL;
-    return ret;
-}
-
-esp_err_t cdc_acm_host_open_vendor_specific(uint16_t vid, uint16_t pid, uint8_t interface_num, const cdc_acm_host_device_config_t *dev_config, cdc_acm_dev_hdl_t *cdc_hdl_ret)
-{
-    esp_err_t ret;
-    CDC_ACM_CHECK(p_cdc_acm_obj, ESP_ERR_INVALID_STATE);
-    CDC_ACM_CHECK(dev_config, ESP_ERR_INVALID_ARG);
-    CDC_ACM_CHECK(cdc_hdl_ret, ESP_ERR_INVALID_ARG);
-
-    xSemaphoreTake(p_cdc_acm_obj->open_close_mutex, portMAX_DELAY);
-
-    // Find underlying USB device
-    cdc_dev_t *cdc_dev;
-    ESP_GOTO_ON_ERROR(
-        cdc_acm_find_and_open_usb_device(vid, pid, dev_config->connection_timeout_ms, &cdc_dev),
-        exit, TAG, "USB device with VID: 0x%04X, PID: 0x%04X not found", vid, pid);
-
-    // Open procedure for CDC-ACM non-compliant devices:
-    const usb_config_desc_t *config_desc;
-    int desc_offset;
-    ESP_ERROR_CHECK(usb_host_get_active_config_descriptor(cdc_dev->dev_hdl, &config_desc));
-    cdc_dev->data.intf_desc = usb_parse_interface_descriptor(config_desc, interface_num, 0, &desc_offset);
-    ESP_GOTO_ON_FALSE(
-        cdc_dev->data.intf_desc,
-        ESP_ERR_NOT_FOUND, err, TAG, "Required interfece no %d was not found.", interface_num);
-    const int temp_offset = desc_offset; // Save this offset for later
-
-    // The interface can have 2-3 endpoints. 2 for data and 1 optional for notifications
-    const usb_ep_desc_t *in_ep = NULL;
-    const usb_ep_desc_t *out_ep = NULL;
-    const usb_ep_desc_t *notif_ep = NULL;
-    int ep_idx = 0;
-    if (cdc_dev->data.intf_desc->bNumEndpoints == 3) {
-        // Notification channel does not have its dedicated interface (data and notif interface is the same)
-        // First endpoint of this interface is used as notification channel
-        cdc_dev->notif.intf_desc = cdc_dev->data.intf_desc;
-        notif_ep = usb_parse_endpoint_descriptor_by_index(cdc_dev->data.intf_desc, 0, config_desc->wTotalLength, &desc_offset);
-        desc_offset = temp_offset;
-        ep_idx++;
-    }
-
-    for (int i = ep_idx; i < ep_idx + 2; i++) {
-        const usb_ep_desc_t *this_ep = usb_parse_endpoint_descriptor_by_index(cdc_dev->data.intf_desc, i, config_desc->wTotalLength, &desc_offset);
-        assert(this_ep);
-        if (USB_EP_DESC_GET_EP_DIR(this_ep)) {
-            in_ep = this_ep;
-        } else {
-            out_ep = this_ep;
-        }
-        desc_offset = temp_offset;
-    }
-
-    // Allocate USB transfers, claim CDC interfaces and return CDC-ACM handle
-    ESP_GOTO_ON_ERROR(cdc_acm_transfers_allocate(cdc_dev, notif_ep, in_ep, out_ep, dev_config->out_buffer_size), err, TAG, );
-    ESP_GOTO_ON_ERROR(cdc_acm_start(cdc_dev, dev_config->event_cb, dev_config->data_cb, dev_config->user_arg), err, TAG,);
-    *cdc_hdl_ret = (cdc_acm_dev_hdl_t)cdc_dev;
-    xSemaphoreGive(p_cdc_acm_obj->open_close_mutex);
-    return ESP_OK;
-err:
-    cdc_acm_device_remove(cdc_dev);
-exit:
-    xSemaphoreGive(p_cdc_acm_obj->open_close_mutex);
-    return ret;
-}
-
-esp_err_t cdc_acm_host_close(cdc_acm_dev_hdl_t cdc_hdl)
-{
-    CDC_ACM_CHECK(p_cdc_acm_obj, ESP_ERR_INVALID_STATE);
-    CDC_ACM_CHECK(cdc_hdl, ESP_ERR_INVALID_ARG);
-
-    xSemaphoreTake(p_cdc_acm_obj->open_close_mutex, portMAX_DELAY);
-
-    cdc_dev_t *cdc_dev = (cdc_dev_t *)cdc_hdl;
-
-    // Cancel polling of BULK IN and INTERRUPT IN endpoints
-    cdc_dev->notif.cb = NULL;
-    cdc_dev->data.in_cb = NULL;
-    ESP_ERROR_CHECK(cdc_acm_reset_transfer_endpoint(cdc_dev->dev_hdl, cdc_dev->data.in_xfer));
-    if (cdc_dev->notif.intf_desc != NULL) {
-        ESP_ERROR_CHECK(cdc_acm_reset_transfer_endpoint(cdc_dev->dev_hdl, cdc_dev->notif.xfer));
-    }
-
-    // Release all interfaces
-    ESP_ERROR_CHECK(usb_host_interface_release(p_cdc_acm_obj->cdc_acm_client_hdl, cdc_dev->dev_hdl, cdc_dev->data.intf_desc->bInterfaceNumber));
-    if ((cdc_dev->notif.intf_desc != NULL) && (cdc_dev->notif.intf_desc != cdc_dev->data.intf_desc)) {
-        ESP_ERROR_CHECK(usb_host_interface_release(p_cdc_acm_obj->cdc_acm_client_hdl, cdc_dev->dev_hdl, cdc_dev->notif.intf_desc->bInterfaceNumber));
-    }
-
-    CDC_ACM_ENTER_CRITICAL();
-    SLIST_REMOVE(&p_cdc_acm_obj->cdc_devices_list, cdc_dev, cdc_dev_s, list_entry);
-    CDC_ACM_EXIT_CRITICAL();
-
-    cdc_acm_device_remove(cdc_dev);
-    xSemaphoreGive(p_cdc_acm_obj->open_close_mutex);
-    return ESP_OK;
-}
-
-/**
- * @brief Print CDC specific descriptor in human readable form
- *
- * This is a callback function that is called from USB Host library,
- * when it wants to print full configuration descriptor to stdout.
- *
- * @param[in] _desc CDC specific descriptor
- */
-static void cdc_acm_print_desc(const usb_standard_desc_t *_desc)
-{
-    if (_desc->bDescriptorType != ((USB_CLASS_COMM << 4) | USB_B_DESCRIPTOR_TYPE_INTERFACE ))
-    {
-        // Quietly return in case that this descriptor is not CDC interface descriptor
-        return;
-    }
-
-    switch (((cdc_header_desc_t *)_desc)->bDescriptorSubtype) {
-    case USB_CDC_DESC_SUBTYPE_HEADER: {
-        cdc_header_desc_t *desc = (cdc_header_desc_t *)_desc;
-        printf("\t*** CDC Header Descriptor ***\n");
-        printf("\tbcdCDC: %d.%d0\n", ((desc->bcdCDC >> 8) & 0xF), ((desc->bcdCDC >> 4) & 0xF));
-        break;
-    }
-    case USB_CDC_DESC_SUBTYPE_CALL: {
-        cdc_acm_call_desc_t *desc = (cdc_acm_call_desc_t *)_desc;
-        printf("\t*** CDC Call Descriptor ***\n");
-        printf("\tbmCapabilities: 0x%02X\n", desc->bmCapabilities.val);
-        printf("\tbDataInterface: %d\n", desc->bDataInterface);
-        break;
-    }
-    case USB_CDC_DESC_SUBTYPE_ACM: {
-        cdc_acm_acm_desc_t *desc = (cdc_acm_acm_desc_t *)_desc;
-        printf("\t*** CDC ACM Descriptor ***\n");
-        printf("\tbmCapabilities: 0x%02X\n", desc->bmCapabilities.val);
-        break;
-    }
-    case USB_CDC_DESC_SUBTYPE_UNION: {
-        cdc_union_desc_t *desc = (cdc_union_desc_t *)_desc;
-        printf("\t*** CDC Union Descriptor ***\n");
-        printf("\tbControlInterface: %d\n", desc->bControlInterface);
-        printf("\tbSubordinateInterface[0]: %d\n", desc->bSubordinateInterface[0]);
-        break;
-    }
-    default:
-        ESP_LOGW(TAG, "Unsupported CDC specific descriptor");
-        break;
-    }
-}
-
-void cdc_acm_host_desc_print(cdc_acm_dev_hdl_t cdc_hdl)
-{
-    assert(cdc_hdl);
-    cdc_dev_t *cdc_dev = (cdc_dev_t *)cdc_hdl;
-
-    const usb_device_desc_t *device_desc;
-    const usb_config_desc_t *config_desc;
-    ESP_ERROR_CHECK_WITHOUT_ABORT(usb_host_get_device_descriptor(cdc_dev->dev_hdl, &device_desc));
-    ESP_ERROR_CHECK_WITHOUT_ABORT(usb_host_get_active_config_descriptor(cdc_dev->dev_hdl, &config_desc));
-    usb_print_device_descriptor(device_desc);
-    usb_print_config_descriptor(config_desc, cdc_acm_print_desc);
-}
-
-/**
- * @brief Check finished transfer status
- *
- * Return to on transfer completed OK.
- * Cancel the transfer and issue user's callback in case of an error.
- *
- * @param[in] transfer Transfer to be checked
- * @return true Transfer completed
- * @return false Transfer NOT completed
- */
-static bool cdc_acm_is_transfer_completed(usb_transfer_t *transfer)
-{
-    cdc_dev_t *cdc_dev = (cdc_dev_t *)transfer->context;
-    bool completed = false;
-
-    switch (transfer->status) {
-    case USB_TRANSFER_STATUS_COMPLETED:
-        completed = true;
-        break;
-    case USB_TRANSFER_STATUS_NO_DEVICE: // User is notified about device disconnection from usb_event_cb
-    case USB_TRANSFER_STATUS_CANCELED:
-        break;
-    case USB_TRANSFER_STATUS_ERROR:
-    case USB_TRANSFER_STATUS_TIMED_OUT:
-    case USB_TRANSFER_STATUS_STALL:
-    case USB_TRANSFER_STATUS_OVERFLOW:
-    case USB_TRANSFER_STATUS_SKIPPED:
-    default:
-        // Transfer was not completed or cancelled by user. Inform user about this
-        if (cdc_dev->notif.cb) {
-            const cdc_acm_host_dev_event_data_t error_event = {
-                .type = CDC_ACM_HOST_ERROR,
-                .data.error = (int) transfer->status
-            };
-            cdc_dev->notif.cb(&error_event, cdc_dev->cb_arg);
-        }
-    }
-    return completed;
-}
-
-static void in_xfer_cb(usb_transfer_t *transfer)
-{
-    ESP_LOGD("CDC_ACM", "in xfer cb");
-    cdc_dev_t *cdc_dev = (cdc_dev_t *)transfer->context;
-
-    if (cdc_acm_is_transfer_completed(transfer)) {
-        if (cdc_dev->data.in_cb) {
-            cdc_dev->data.in_cb(transfer->data_buffer, transfer->actual_num_bytes, cdc_dev->cb_arg);
-        }
-
-        ESP_LOGD("CDC_ACM", "Submitting poll for BULK IN transfer");
-        usb_host_transfer_submit(cdc_dev->data.in_xfer);
-    }
-}
-
-static void notif_xfer_cb(usb_transfer_t *transfer)
-{
-    ESP_LOGD("CDC_ACM", "notif xfer cb");
-    cdc_dev_t *cdc_dev = (cdc_dev_t *)transfer->context;
-
-    if (cdc_acm_is_transfer_completed(transfer)) {
-        cdc_notification_t *notif = (cdc_notification_t *)transfer->data_buffer;
-        switch (notif->bNotificationCode) {
-        case USB_CDC_NOTIF_NETWORK_CONNECTION: {
-            if (cdc_dev->notif.cb) {
-                const cdc_acm_host_dev_event_data_t net_conn_event = {
-                    .type = CDC_ACM_HOST_NETWORK_CONNECTION,
-                    .data.network_connected = (bool) notif->wValue
-                };
-                cdc_dev->notif.cb(&net_conn_event, cdc_dev->cb_arg);
-            }
-            break;
-        }
-        case USB_CDC_NOTIF_SERIAL_STATE: {
-            cdc_dev->serial_state.val = *((uint16_t *)notif->Data);
-            if (cdc_dev->notif.cb) {
-                const cdc_acm_host_dev_event_data_t serial_state_event = {
-                    .type = CDC_ACM_HOST_SERIAL_STATE,
-                    .data.serial_state = cdc_dev->serial_state
-                };
-                cdc_dev->notif.cb(&serial_state_event, cdc_dev->cb_arg);
-            }
-            break;
-        }
-        case USB_CDC_NOTIF_RESPONSE_AVAILABLE: // Encapsulated commands not implemented - fallthrough
-        default:
-            ESP_LOGW("CDC_ACM", "Unsupported notification type 0x%02X", notif->bNotificationCode);
-            ESP_LOG_BUFFER_HEX("CDC_ACM", transfer->data_buffer, transfer->actual_num_bytes);
-            break;
-        }
-
-        // Start polling for new data again
-        ESP_LOGD("CDC_ACM", "Submitting poll for INTR IN transfer");
-        usb_host_transfer_submit(cdc_dev->notif.xfer);
-    }
-}
-
-static void out_xfer_cb(usb_transfer_t *transfer)
-{
-    ESP_LOGD("CDC_ACM", "out/ctrl xfer cb");
-    assert(transfer->context);
-    xSemaphoreGive((SemaphoreHandle_t)transfer->context);
-}
-
-static void usb_event_cb(const usb_host_client_event_msg_t *event_msg, void *arg)
-{
-    switch (event_msg->event) {
-    case USB_HOST_CLIENT_EVENT_NEW_DEV:
-        ESP_LOGD(TAG, "New device connected");
-        if (p_cdc_acm_obj->new_dev_cb) {
-            usb_device_handle_t new_dev;
-            if (usb_host_device_open(p_cdc_acm_obj->cdc_acm_client_hdl, event_msg->new_dev.address, &new_dev) != ESP_OK) {
-                ESP_LOGW(TAG, "Couldn't open the new device");
-                break;
-            }
-            assert(new_dev);
-            p_cdc_acm_obj->new_dev_cb(new_dev);
-            usb_host_device_close(p_cdc_acm_obj->cdc_acm_client_hdl, new_dev);
-        }
-        break;
-    case USB_HOST_CLIENT_EVENT_DEV_GONE: {
-        ESP_LOGD(TAG, "Device suddenly disconnected");
-        // Find CDC pseudo-devices associated with this USB device and close them
-        cdc_dev_t *cdc_dev;
-        cdc_dev_t *tcdc_dev;
-        // We are using 'SAFE' version of 'SLIST_FOREACH' which enables user to close the disconnected device in the callback
-        SLIST_FOREACH_SAFE(cdc_dev, &p_cdc_acm_obj->cdc_devices_list, list_entry, tcdc_dev) {
-            if (cdc_dev->dev_hdl == event_msg->dev_gone.dev_hdl && cdc_dev->notif.cb) {
-                // The suddenly disconnected device was opened by this driver: inform user about this
-                const cdc_acm_host_dev_event_data_t disconn_event = {
-                    .type = CDC_ACM_HOST_DEVICE_DISCONNECTED,
-                    .data.cdc_hdl = (cdc_acm_dev_hdl_t) cdc_dev,
-                };
-                cdc_dev->notif.cb(&disconn_event, cdc_dev->cb_arg);
-            }
-        }
-        break;
-    }
-    default:
-        assert(false);
-        break;
-    }
-}
-
-esp_err_t cdc_acm_host_data_tx_blocking(cdc_acm_dev_hdl_t cdc_hdl, const uint8_t *data, size_t data_len, uint32_t timeout_ms)
-{
-    esp_err_t ret;
-    CDC_ACM_CHECK(cdc_hdl, ESP_ERR_INVALID_ARG);
-    cdc_dev_t *cdc_dev = (cdc_dev_t *)cdc_hdl;
-    CDC_ACM_CHECK(data && (data_len > 0), ESP_ERR_INVALID_ARG);
-    CDC_ACM_CHECK(cdc_dev->data.out_xfer, ESP_ERR_NOT_SUPPORTED); // Device was opened as read-only.
-    CDC_ACM_CHECK(data_len <= cdc_dev->data.out_xfer->data_buffer_size, ESP_ERR_INVALID_SIZE);
-
-    // Take OUT mutex and fill the OUT transfer
-    BaseType_t taken = xSemaphoreTake(cdc_dev->data.out_mux, pdMS_TO_TICKS(timeout_ms));
-    if (taken != pdTRUE) {
-        return ESP_ERR_TIMEOUT;
-    }
-
-    ESP_LOGD("CDC_ACM", "Submitting BULK OUT transfer");
-    memcpy(cdc_dev->data.out_xfer->data_buffer, data, data_len);
-    cdc_dev->data.out_xfer->num_bytes = data_len;
-    cdc_dev->data.out_xfer->timeout_ms = timeout_ms;
-    ESP_GOTO_ON_ERROR(usb_host_transfer_submit(cdc_dev->data.out_xfer), unblock, TAG,);
-
-    // Wait for OUT transfer completion
-    taken = xSemaphoreTake((SemaphoreHandle_t)cdc_dev->data.out_xfer->context, pdMS_TO_TICKS(timeout_ms));
-    if (!taken) {
-        // Reset the endpoint
-        cdc_acm_reset_transfer_endpoint(cdc_dev->dev_hdl, cdc_dev->data.out_xfer);
-        ret = ESP_ERR_TIMEOUT;
-        goto unblock;
-    }
-
-    ESP_GOTO_ON_FALSE(cdc_dev->data.out_xfer->status == USB_TRANSFER_STATUS_COMPLETED, ESP_ERR_INVALID_RESPONSE, unblock, TAG, "Bulk OUT transfer error");
-    ESP_GOTO_ON_FALSE(cdc_dev->data.out_xfer->actual_num_bytes == data_len, ESP_ERR_INVALID_RESPONSE, unblock, TAG, "Incorrect number of bytes transferred");
-    ret = ESP_OK;
-
-unblock:
-    xSemaphoreGive(cdc_dev->data.out_mux);
-    return ret;
-}
-
-esp_err_t cdc_acm_host_line_coding_get(cdc_acm_dev_hdl_t cdc_hdl, cdc_acm_line_coding_t *line_coding)
-{
-    CDC_ACM_CHECK(line_coding, ESP_ERR_INVALID_ARG);
-
-    ESP_RETURN_ON_ERROR(
-        send_cdc_request((cdc_dev_t *)cdc_hdl, true, USB_CDC_REQ_GET_LINE_CODING, (uint8_t *)line_coding, sizeof(cdc_acm_line_coding_t), 0),
-        TAG,);
-    ESP_LOGD(TAG, "Line Get: Rate: %d, Stop bits: %d, Parity: %d, Databits: %d", line_coding->dwDTERate,
-             line_coding->bCharFormat, line_coding->bParityType, line_coding->bDataBits);
-    return ESP_OK;
-}
-
-esp_err_t cdc_acm_host_line_coding_set(cdc_acm_dev_hdl_t cdc_hdl, const cdc_acm_line_coding_t *line_coding)
-{
-    CDC_ACM_CHECK(line_coding, ESP_ERR_INVALID_ARG);
-
-    ESP_RETURN_ON_ERROR(
-        send_cdc_request((cdc_dev_t *)cdc_hdl, false, USB_CDC_REQ_SET_LINE_CODING, (uint8_t *)line_coding, sizeof(cdc_acm_line_coding_t), 0),
-        TAG,);
-    ESP_LOGD(TAG, "Line Set: Rate: %d, Stop bits: %d, Parity: %d, Databits: %d", line_coding->dwDTERate,
-             line_coding->bCharFormat, line_coding->bParityType, line_coding->bDataBits);
-    return ESP_OK;
-}
-
-esp_err_t cdc_acm_host_set_control_line_state(cdc_acm_dev_hdl_t cdc_hdl, bool dtr, bool rts)
-{
-    const uint16_t ctrl_bitmap = (uint16_t)dtr | ((uint16_t)rts << 1);
-
-    ESP_RETURN_ON_ERROR(
-        send_cdc_request((cdc_dev_t *)cdc_hdl, false, USB_CDC_REQ_SET_CONTROL_LINE_STATE, NULL, 0, ctrl_bitmap),
-        TAG,);
-    ESP_LOGD(TAG, "Control Line Set: DTR: %d, RTS: %d", dtr, rts);
-    return ESP_OK;
-}
-
-esp_err_t cdc_acm_host_send_break(cdc_acm_dev_hdl_t cdc_hdl, uint16_t duration_ms)
-{
-    ESP_RETURN_ON_ERROR(
-        send_cdc_request((cdc_dev_t *)cdc_hdl, false, USB_CDC_REQ_SEND_BREAK, NULL, 0, duration_ms),
-        TAG,);
-
-    // Block until break is deasserted
-    vTaskDelay(pdMS_TO_TICKS(duration_ms + 1));
-    return ESP_OK;
-}
-
-esp_err_t cdc_acm_host_send_custom_request(cdc_acm_dev_hdl_t cdc_hdl, uint8_t bmRequestType, uint8_t bRequest, uint16_t wValue, uint16_t wIndex, uint16_t wLength, uint8_t *data)
-{
-    CDC_ACM_CHECK(cdc_hdl, ESP_ERR_INVALID_ARG);
-    cdc_dev_t *cdc_dev = (cdc_dev_t *)cdc_hdl;
-    if (wLength > 0) {
-        CDC_ACM_CHECK(data, ESP_ERR_INVALID_ARG);
-    }
-    CDC_ACM_CHECK(cdc_dev->ctrl_transfer->data_buffer_size >= wLength, ESP_ERR_INVALID_SIZE);
-
-    esp_err_t ret;
-
-    // Take Mutex and fill the CTRL request
-    BaseType_t taken = xSemaphoreTake(cdc_dev->ctrl_mux, pdMS_TO_TICKS(5000));
-    if (!taken) {
-        return ESP_ERR_TIMEOUT;
-    }
-    usb_setup_packet_t *req = (usb_setup_packet_t *)(cdc_dev->ctrl_transfer->data_buffer);
-    uint8_t *start_of_data = (uint8_t *)req + sizeof(usb_setup_packet_t);
-    req->bmRequestType = bmRequestType;
-    req->bRequest = bRequest;
-    req->wValue = wValue;
-    req->wIndex = wIndex;
-    req->wLength = wLength;
-
-    // For IN transfers we must transfer data ownership to CDC driver
-    const bool in_transfer = bmRequestType & USB_BM_REQUEST_TYPE_DIR_IN;
-    if (!in_transfer) {
-        memcpy(start_of_data, data, wLength);
-    }
-
-    cdc_dev->ctrl_transfer->num_bytes = wLength + sizeof(usb_setup_packet_t);
-    ESP_GOTO_ON_ERROR(
-        usb_host_transfer_submit_control(p_cdc_acm_obj->cdc_acm_client_hdl, cdc_dev->ctrl_transfer),
-        unblock, TAG, "CTRL transfer failed");
-
-    taken = xSemaphoreTake((SemaphoreHandle_t)cdc_dev->ctrl_transfer->context, pdMS_TO_TICKS(5000)); // This is a fixed timeout. Every CDC device should be able to respond to CTRL transfer in 5 seconds
-    if (!taken) {
-        // Transfer was not finished, error in USB LIB. Reset the endpoint
-        cdc_acm_reset_transfer_endpoint(cdc_dev->dev_hdl, cdc_dev->ctrl_transfer);
-        ret = ESP_ERR_TIMEOUT;
-        goto unblock;
-    }
-
-    ESP_GOTO_ON_FALSE(cdc_dev->ctrl_transfer->status == USB_TRANSFER_STATUS_COMPLETED, ESP_ERR_INVALID_RESPONSE, unblock, TAG, "Control transfer error");
-    ESP_GOTO_ON_FALSE(cdc_dev->ctrl_transfer->actual_num_bytes == cdc_dev->ctrl_transfer->num_bytes, ESP_ERR_INVALID_RESPONSE, unblock, TAG, "Incorrect number of bytes transferred");
-
-    // For OUT transfers, we must transfer data ownership to user
-    if (in_transfer) {
-        memcpy(data, start_of_data, wLength);
-    }
-    ret = ESP_OK;
-
-unblock:
-    xSemaphoreGive(cdc_dev->ctrl_mux);
-    return ret;
-}
-
-static esp_err_t send_cdc_request(cdc_dev_t *cdc_dev, bool in_transfer, cdc_request_code_t request, uint8_t *data, uint16_t data_len, uint16_t value)
-{
-    CDC_ACM_CHECK(cdc_dev, ESP_ERR_INVALID_ARG);
-    CDC_ACM_CHECK(cdc_dev->notif.intf_desc, ESP_ERR_NOT_SUPPORTED);
-
-    uint8_t req_type = USB_BM_REQUEST_TYPE_TYPE_CLASS | USB_BM_REQUEST_TYPE_RECIP_INTERFACE;
-    if (in_transfer) {
-        req_type |= USB_BM_REQUEST_TYPE_DIR_IN;
-    } else {
-        req_type |= USB_BM_REQUEST_TYPE_DIR_OUT;
-    }
-    return cdc_acm_host_send_custom_request((cdc_acm_dev_hdl_t) cdc_dev, req_type, request, value, cdc_dev->notif.intf_desc->bInterfaceNumber, data_len, data);
-}
-
-esp_err_t cdc_acm_host_protocols_get(cdc_acm_dev_hdl_t cdc_hdl, cdc_comm_protocol_t *comm, cdc_data_protocol_t *data)
-{
-    CDC_ACM_CHECK(cdc_hdl, ESP_ERR_INVALID_ARG);
-    cdc_dev_t *cdc_dev = (cdc_dev_t *)cdc_hdl;
-
-    if (comm != NULL) *comm = cdc_dev->comm_protocol;
-    if (data != NULL) *data = cdc_dev->data_protocol;
-    return ESP_OK;
-}
diff --git a/examples/peripherals/usb/host/cdc/common/cdc_acm_host/include/usb/cdc_acm_host.h b/examples/peripherals/usb/host/cdc/common/cdc_acm_host/include/usb/cdc_acm_host.h
deleted file mode 100644
index 952ecb85cb..0000000000
--- a/examples/peripherals/usb/host/cdc/common/cdc_acm_host/include/usb/cdc_acm_host.h
+++ /dev/null
@@ -1,343 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2015-2021 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-
-#pragma once
-
-#include <stdbool.h>
-#include "usb/usb_host.h"
-#include "usb_types_cdc.h"
-#include "esp_err.h"
-
-#ifdef __cplusplus
-extern "C" {
-#endif
-
-typedef struct cdc_dev_s *cdc_acm_dev_hdl_t;
-
-/**
- * @brief Line Coding structure
- * @see Table 17, USB CDC-PSTN specification rev. 1.2
- */
-typedef struct {
-    uint32_t dwDTERate;  // in bits per second
-    uint8_t bCharFormat; // 0: 1 stopbit, 1: 1.5 stopbits, 2: 2 stopbits
-    uint8_t bParityType; // 0: None, 1: Odd, 2: Even, 3: Mark, 4: Space
-    uint8_t bDataBits;   // 5, 6, 7, 8 or 16
-} __attribute__((packed)) cdc_acm_line_coding_t;
-
-/**
- * @brief UART State Bitmap
- * @see Table 31, USB CDC-PSTN specification rev. 1.2
- */
-typedef union {
-    struct {
-        uint16_t bRxCarrier : 1;  // State of receiver carrier detection mechanism of device. This signal corresponds to V.24 signal 109 and RS-232 signal DCD.
-        uint16_t bTxCarrier : 1;  // State of transmission carrier. This signal corresponds to V.24 signal 106 and RS-232 signal DSR.
-        uint16_t bBreak : 1;      // State of break detection mechanism of the device.
-        uint16_t bRingSignal : 1; // State of ring signal detection of the device.
-        uint16_t bFraming : 1;    // A framing error has occurred.
-        uint16_t bParity : 1;     // A parity error has occurred.
-        uint16_t bOverRun : 1;    // Received data has been discarded due to overrun in the device.
-        uint16_t reserved : 9;
-    };
-    uint16_t val;
-} cdc_acm_uart_state_t;
-
-/**
- * @brief CDC-ACM Device Event types to upper layer
- *
- */
-typedef enum {
-    CDC_ACM_HOST_ERROR,
-    CDC_ACM_HOST_SERIAL_STATE,
-    CDC_ACM_HOST_NETWORK_CONNECTION,
-    CDC_ACM_HOST_DEVICE_DISCONNECTED
-} cdc_acm_host_dev_event_t;
-
-/**
- * @brief CDC-ACM Device Event data structure
- *
- */
-typedef struct {
-    cdc_acm_host_dev_event_t type;
-    union {
-        int error;                         //!< Error code from USB Host
-        cdc_acm_uart_state_t serial_state; //!< Serial (UART) state
-        bool network_connected;            //!< Network connection event
-        cdc_acm_dev_hdl_t cdc_hdl;         //!< Disconnection event
-    } data;
-} cdc_acm_host_dev_event_data_t;
-
-/**
- * @brief New USB device callback
- *
- * Provides already opened usb_dev, that will be closed after this callback returns.
- * This is useful for peeking device's descriptors, e.g. peeking VID/PID and loading proper driver.
- *
- * @attention This callback is called from USB Host context, so the CDC device can't be opened here.
- */
-typedef void (*cdc_acm_new_dev_callback_t)(usb_device_handle_t usb_dev);
-
-/**
- * @brief Data receive callback type
- */
-typedef void (*cdc_acm_data_callback_t)(uint8_t* data, size_t data_len, void *user_arg);
-
-/**
- * @brief Device event callback type
- * @see cdc_acm_host_dev_event_data_t
- */
-typedef void (*cdc_acm_host_dev_callback_t)(const cdc_acm_host_dev_event_data_t *event, void *user_ctx);
-
-/**
- * @brief Configuration structure of USB Host CDC-ACM driver
- *
- */
-typedef struct {
-    size_t driver_task_stack_size;         /**< Stack size of the driver's task */
-    unsigned driver_task_priority;         /**< Priority of the driver's task */
-    int  xCoreID;                          /**< Core affinity of the driver's task */
-    cdc_acm_new_dev_callback_t new_dev_cb; /**< New USB device connected callback. Can be NULL. */
-} cdc_acm_host_driver_config_t;
-
-/**
- * @brief Configuration structure of CDC-ACM device
- *
- */
-typedef struct {
-    uint32_t connection_timeout_ms;       /**< Timeout for USB device connection in [ms] */
-    size_t out_buffer_size;               /**< Maximum size of USB bulk out transfer, set to 0 for read-only devices */
-    cdc_acm_host_dev_callback_t event_cb; /**< Device's event callback function. Can be NULL */
-    cdc_acm_data_callback_t data_cb;      /**< Device's data RX callback function. Can be NULL for write-only devices */
-    void *user_arg;                       /**< User's argument that will be passed to the callbacks */
-} cdc_acm_host_device_config_t;
-
-/**
- * @brief Install CDC-ACM driver
- *
- * - USB Host Library must already be installed before calling this function (via usb_host_install())
- * - This function should be called before calling any other CDC driver functions
- *
- * @param[in] driver_config Driver configuration structure. If set to NULL, a default configuration will be used.
- * @return esp_err_t
- */
-esp_err_t cdc_acm_host_install(const cdc_acm_host_driver_config_t *driver_config);
-
-/**
- * @brief Uninstall CDC-ACM driver
- *
- * - Users must ensure that all CDC devices must be closed via cdc_acm_host_close() before calling this function
- *
- * @return esp_err_t
- */
-esp_err_t cdc_acm_host_uninstall(void);
-
-/**
- * @brief Open CDC-ACM compliant device
- *
- * CDC-ACM compliant device must contain either an Interface Association Descriptor or CDC-Union descriptor,
- * which are used for the driver's configuration.
- *
- * @param[in] vid           Device's Vendor ID
- * @param[in] pid           Device's Product ID
- * @param[in] interface_idx Index of device's interface used for CDC-ACM communication
- * @param[in] dev_config    Configuration structure of the device
- * @param[out] cdc_hdl_ret  CDC device handle
- * @return esp_err_t
- */
-esp_err_t cdc_acm_host_open(uint16_t vid, uint16_t pid, uint8_t interface_idx, const cdc_acm_host_device_config_t *dev_config, cdc_acm_dev_hdl_t *cdc_hdl_ret);
-
-/**
- * @brief Open CDC-ACM non-compliant device
- *
- * CDC-ACM non-compliant device acts as CDC-ACM device but doesn't support all its features.
- * User must provide the interface index that will be used (zero for non-composite devices).
- *
- * @param[in] vid           Device's Vendor ID
- * @param[in] pid           Device's Product ID
- * @param[in] interface_idx Index of device's interface used for CDC-ACM like communication
- * @param[in] dev_config    Configuration structure of the device
- * @param[out] cdc_hdl_ret  CDC device handle
- * @return esp_err_t
- */
-esp_err_t cdc_acm_host_open_vendor_specific(uint16_t vid, uint16_t pid, uint8_t interface_num, const cdc_acm_host_device_config_t *dev_config, cdc_acm_dev_hdl_t *cdc_hdl_ret);
-
-/**
- * @brief Close CDC device and release its resources
- *
- * @note All in-flight transfers will be prematurely canceled.
- * @param cdc_hdl CDC handle obtained from cdc_acm_host_open()
- * @return esp_err_t
- */
-esp_err_t cdc_acm_host_close(cdc_acm_dev_hdl_t cdc_hdl);
-
-/**
- * @brief Transmit data - blocking mode
- *
- * @param cdc_hdl CDC handle obtained from cdc_acm_host_open()
- * @param[in] data       Data to be sent
- * @param[in] data_len   Data length
- * @param[in] timeout_ms Timeout in [ms]
- * @return esp_err_t
- */
-esp_err_t cdc_acm_host_data_tx_blocking(cdc_acm_dev_hdl_t cdc_hdl, const uint8_t *data, size_t data_len, uint32_t timeout_ms);
-
-/**
- * @brief SetLineCoding function
- *
- * @see Chapter 6.3.10, USB CDC-PSTN specification rev. 1.2
- *
- * @param     cdc_hdl     CDC handle obtained from cdc_acm_host_open()
- * @param[in] line_coding Line Coding structure
- * @return esp_err_t
- */
-esp_err_t cdc_acm_host_line_coding_set(cdc_acm_dev_hdl_t cdc_hdl, const cdc_acm_line_coding_t *line_coding);
-
-/**
- * @brief GetLineCoding function
- *
- * @see Chapter 6.3.11, USB CDC-PSTN specification rev. 1.2
- *
- * @param      cdc_hdl     CDC handle obtained from cdc_acm_host_open()
- * @param[out] line_coding Line Coding structure to be filled
- * @return esp_err_t
- */
-esp_err_t cdc_acm_host_line_coding_get(cdc_acm_dev_hdl_t cdc_hdl, cdc_acm_line_coding_t *line_coding);
-
-/**
- * @brief SetControlLineState function
- *
- * @see Chapter 6.3.12, USB CDC-PSTN specification rev. 1.2
- *
- * @param     cdc_hdl CDC handle obtained from cdc_acm_host_open()
- * @param[in] dtr     Indicates to DCE if DTE is present or not. This signal corresponds to V.24 signal 108/2 and RS-232 signal Data Terminal Ready.
- * @param[in] rts     Carrier control for half duplex modems. This signal corresponds to V.24 signal 105 and RS-232 signal Request To Send.
- * @return esp_err_t
- */
-esp_err_t cdc_acm_host_set_control_line_state(cdc_acm_dev_hdl_t cdc_hdl, bool dtr, bool rts);
-
-/**
- * @brief SendBreak function
- *
- * This function will block until the duration_ms has passed.
- *
- * @see Chapter 6.3.13, USB CDC-PSTN specification rev. 1.2
- *
- * @param     cdc_hdl     CDC handle obtained from cdc_acm_host_open()
- * @param[in] duration_ms Duration of the Break signal in [ms]
- * @return esp_err_t
- */
-esp_err_t cdc_acm_host_send_break(cdc_acm_dev_hdl_t cdc_hdl, uint16_t duration_ms);
-
-/**
- * @brief Print device's descriptors
- *
- * Device and full Configuration descriptors are printed in human readable format to stdout.
- *
- * @param cdc_hdl CDC handle obtained from cdc_acm_host_open()
- */
-void cdc_acm_host_desc_print(cdc_acm_dev_hdl_t cdc_hdl);
-
-/**
- * @brief Get protocols defined in USB-CDC interface descriptors
- *
- * @param cdc_hdl   CDC handle obtained from cdc_acm_host_open()
- * @param[out] comm Communication protocol
- * @param[out] data Data protocol
- * @return esp_err_t
- */
-esp_err_t cdc_acm_host_protocols_get(cdc_acm_dev_hdl_t cdc_hdl, cdc_comm_protocol_t *comm, cdc_data_protocol_t *data);
-
-/**
- * @brief Send command to CTRL endpoint
- *
- * Sends Control transfer as described in USB specification chapter 9.
- * This function can be used by device drivers that use custom/vendor specific commands.
- * These commands can either extend or replace commands defined in USB CDC-PSTN specification rev. 1.2.
- *
- * @param        cdc_hdl       CDC handle obtained from cdc_acm_host_open()
- * @param[in]    bmRequestType Field of USB control request
- * @param[in]    bRequest      Field of USB control request
- * @param[in]    wValue        Field of USB control request
- * @param[in]    wIndex        Field of USB control request
- * @param[in]    wLength       Field of USB control request
- * @param[inout] data          Field of USB control request
- * @return esp_err_t
- */
-esp_err_t cdc_acm_host_send_custom_request(cdc_acm_dev_hdl_t cdc_hdl, uint8_t bmRequestType, uint8_t bRequest, uint16_t wValue, uint16_t wIndex, uint16_t wLength, uint8_t *data);
-
-#ifdef __cplusplus
-}
-class CdcAcmDevice
-{
-public:
-    // Operators
-    CdcAcmDevice() : cdc_hdl(NULL){};
-    ~CdcAcmDevice()
-    {
-        // Close CDC-ACM device, if it wasn't explicitly closed
-        if (this->cdc_hdl != NULL) {
-            this->close();
-        }
-    }
-
-    inline esp_err_t tx_blocking(uint8_t *data, size_t len, uint32_t timeout_ms = 100)
-    {
-        return cdc_acm_host_data_tx_blocking(this->cdc_hdl, data, len, timeout_ms);
-    }
-
-    inline esp_err_t open(uint16_t vid, uint16_t pid, uint8_t interface_idx, const cdc_acm_host_device_config_t* dev_config)
-    {
-        return cdc_acm_host_open(vid, pid, interface_idx, dev_config, &this->cdc_hdl);
-    }
-
-    inline esp_err_t open_vendor_specific(uint16_t vid, uint16_t pid, uint8_t interface_idx, const cdc_acm_host_device_config_t* dev_config)
-    {
-        return cdc_acm_host_open_vendor_specific(vid, pid, interface_idx, dev_config, &this->cdc_hdl);
-    }
-
-    inline esp_err_t close()
-    {
-        esp_err_t err = cdc_acm_host_close(this->cdc_hdl);
-        if (err == ESP_OK) {
-            this->cdc_hdl = NULL;
-        }
-        return err;
-    }
-
-    inline esp_err_t line_coding_get(cdc_acm_line_coding_t *line_coding)
-    {
-        return cdc_acm_host_line_coding_get(this->cdc_hdl, line_coding);
-    }
-
-    inline esp_err_t line_coding_set(cdc_acm_line_coding_t *line_coding)
-    {
-        return cdc_acm_host_line_coding_set(this->cdc_hdl, line_coding);
-    }
-
-    inline esp_err_t set_control_line_state(bool dtr, bool rts)
-    {
-        return cdc_acm_host_set_control_line_state(this->cdc_hdl, dtr, rts);
-    }
-
-    inline esp_err_t send_break(uint16_t duration_ms)
-    {
-        return cdc_acm_host_send_break(this->cdc_hdl, duration_ms);
-    }
-
-    inline esp_err_t send_custom_request(uint8_t bmRequestType, uint8_t bRequest, uint16_t wValue, uint16_t wIndex, uint16_t wLength, uint8_t *data)
-    {
-        return cdc_acm_host_send_custom_request(this->cdc_hdl, bmRequestType, bRequest, wValue, wIndex, wLength, data);
-    }
-
-private:
-    CdcAcmDevice(const CdcAcmDevice &Copy);
-    CdcAcmDevice &operator= (const CdcAcmDevice &Copy);
-    bool operator== (const CdcAcmDevice &param) const;
-    bool operator!= (const CdcAcmDevice &param) const;
-    cdc_acm_dev_hdl_t cdc_hdl;
-};
-#endif
diff --git a/examples/peripherals/usb/host/cdc/common/cdc_acm_host/include/usb/usb_types_cdc.h b/examples/peripherals/usb/host/cdc/common/cdc_acm_host/include/usb/usb_types_cdc.h
deleted file mode 100644
index bd8b1d07f7..0000000000
--- a/examples/peripherals/usb/host/cdc/common/cdc_acm_host/include/usb/usb_types_cdc.h
+++ /dev/null
@@ -1,206 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2015-2021 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-
-#pragma once
-#include <inttypes.h>
-
-/**
- * @brief USB CDC Descriptor Subtypes
- *
- * @see Table 13, USB CDC specification rev. 1.2
- */
-typedef enum {
-    USB_CDC_DESC_SUBTYPE_HEADER = 0x00,             // Header Functional Descriptor
-    USB_CDC_DESC_SUBTYPE_CALL = 0x01,               // Call Management Functional Descriptor
-    USB_CDC_DESC_SUBTYPE_ACM = 0x02,                // Abstract Control Management Functional Descriptor
-    USB_CDC_DESC_SUBTYPE_DLM = 0x03,                // Direct Line Management Functional Descriptor
-    USB_CDC_DESC_SUBTYPE_TEL_RINGER = 0x04,         // Telephone Ringer Functional Descriptor
-    USB_CDC_DESC_SUBTYPE_TEL_CLSR = 0x05,           // Telephone Call and Line State Reporting Capabilities Functional Descriptor
-    USB_CDC_DESC_SUBTYPE_UNION = 0x06,              // Union Functional Descriptor
-    USB_CDC_DESC_SUBTYPE_COUNTRY = 0x07,            // Country Selection Functional Descriptor
-    USB_CDC_DESC_SUBTYPE_TEL_MODE = 0x08,           // Telephone Operational Modes Functional Descriptor
-    USB_CDC_DESC_SUBTYPE_TERMINAL = 0x09,           // USB Terminal
-    USB_CDC_DESC_SUBTYPE_NCHT = 0x0A,               // Network Channel Terminal
-    USB_CDC_DESC_SUBTYPE_PROTOCOL = 0x08,           // Protocol Unit
-    USB_CDC_DESC_SUBTYPE_EXTENSION = 0x0C,          // Extension Unit
-    USB_CDC_DESC_SUBTYPE_MULTI_CHAN = 0x0D,         // Multi-Channel Management Functional Descriptor
-    USB_CDC_DESC_SUBTYPE_CAPI = 0x0E,               // CAPI Control
-    USB_CDC_DESC_SUBTYPE_ETH = 0x0F,                // Ethernet Networking
-    USB_CDC_DESC_SUBTYPE_ATM = 0x10,                // ATM Networking
-    USB_CDC_DESC_SUBTYPE_WHANDSET = 0x11,           // Wireless Handset Control Model Functional Descriptor
-    USB_CDC_DESC_SUBTYPE_MDLM = 0x12,               // Mobile Direct Line Model
-    USB_CDC_DESC_SUBTYPE_MDLM_DETAIL = 0x13,        // MDLM Detail
-    USB_CDC_DESC_SUBTYPE_DMM = 0x14,                // Device Management Model
-    USB_CDC_DESC_SUBTYPE_OBEX = 0x15,               // OBEX Functional
-    USB_CDC_DESC_SUBTYPE_COMMAND_SET = 0x16,        // Command Set
-    USB_CDC_DESC_SUBTYPE_COMMAND_SET_DETAIL = 0x17, // Command Set Detail Functional Descriptor
-    USB_CDC_DESC_SUBTYPE_TEL_CM = 0x18,             // Telephone Control Model Functional Descriptor
-    USB_CDC_DESC_SUBTYPE_OBEX_SERVICE = 0x19,       // OBEX Service Identifier Functional Descriptor
-    USB_CDC_DESC_SUBTYPE_NCM = 0x1A                 // NCM Functional Descriptor
-} __attribute__((packed)) cdc_desc_subtype_t;
-
-/**
- * @brief USB CDC Subclass codes
- *
- * @see Table 4, USB CDC specification rev. 1.2
- */
-typedef enum {
-    USB_CDC_SUBCLASS_DLCM = 0x01,    // Direct Line Control Model
-    USB_CDC_SUBCLASS_ACM = 0x02,     // Abstract Control Model
-    USB_CDC_SUBCLASS_TCM = 0x03,     // Telephone Control Model
-    USB_CDC_SUBCLASS_MCHCM = 0x04,   // Multi-Channel Control Model
-    USB_CDC_SUBCLASS_CAPI = 0x05,    // CAPI Control Model
-    USB_CDC_SUBCLASS_ECM = 0x06,     // Ethernet Networking Control Model
-    USB_CDC_SUBCLASS_ATM = 0x07,     // ATM Networking Model
-    USB_CDC_SUBCLASS_HANDSET = 0x08, // Wireless Handset Control Model
-    USB_CDC_SUBCLASS_DEV_MAN = 0x09, // Device Management
-    USB_CDC_SUBCLASS_MOBILE = 0x0A,  // Mobile Direct Line Model
-    USB_CDC_SUBCLASS_OBEX = 0x0B,    // OBEX
-    USB_CDC_SUBCLASS_EEM = 0x0C,     // Ethernet Emulation Model
-    USB_CDC_SUBCLASS_NCM = 0x0D      // Network Control Model
-} __attribute__((packed)) cdc_subclass_t;
-
-/**
- * @brief USB CDC Communications Protocol Codes
- *
- * @see Table 5, USB CDC specification rev. 1.2
- */
-typedef enum {
-    USB_CDC_COMM_PROTOCOL_NONE = 0x00,   // No class specific protocol required
-    USB_CDC_COMM_PROTOCOL_V250 = 0x01,   // AT Commands: V.250 etc
-    USB_CDC_COMM_PROTOCOL_PCAA = 0x02,   // AT Commands defined by PCCA-101
-    USB_CDC_COMM_PROTOCOL_PCAA_A = 0x03, // AT Commands defined by PCAA-101 & Annex O
-    USB_CDC_COMM_PROTOCOL_GSM = 0x04,    // AT Commands defined by GSM 07.07
-    USB_CDC_COMM_PROTOCOL_3GPP = 0x05,   // AT Commands defined by 3GPP 27.007
-    USB_CDC_COMM_PROTOCOL_TIA = 0x06,    // AT Commands defined by TIA for CDMA
-    USB_CDC_COMM_PROTOCOL_EEM = 0x07,    // Ethernet Emulation Model
-    USB_CDC_COMM_PROTOCOL_EXT = 0xFE,    // External Protocol: Commands defined by Command Set Functional Descriptor
-    USB_CDC_COMM_PROTOCOL_VENDOR = 0xFF  // Vendor-specific
-} __attribute__((packed)) cdc_comm_protocol_t;
-
-/**
- * @brief USB CDC Data Protocol Codes
- *
- * @see Table 7, USB CDC specification rev. 1.2
- */
-typedef enum {
-    USB_CDC_DATA_PROTOCOL_NONE = 0x00,   // No class specific protocol required
-    USB_CDC_DATA_PROTOCOL_NCM = 0x01,    // Network Transfer Block
-    USB_CDC_DATA_PROTOCOL_I430 = 0x30,   // Physical interface protocol for ISDN BRI
-    USB_CDC_DATA_PROTOCOL_HDLC = 0x31,   // HDLC
-    USB_CDC_DATA_PROTOCOL_Q921M = 0x50,  // Management protocol for Q.921 data link protocol
-    USB_CDC_DATA_PROTOCOL_Q921  = 0x51,  // Data link protocol for Q.931
-    USB_CDC_DATA_PROTOCOL_Q921TM = 0x52, // TEI-multiplexor for Q.921 data link protocol
-    USB_CDC_DATA_PROTOCOL_V42BIS = 0x90, // Data compression procedures
-    USB_CDC_DATA_PROTOCOL_Q931 = 0x91,   // Euro-ISDN protocol control
-    USB_CDC_DATA_PROTOCOL_V120 = 0x92,   // V.24 rate adaptation to ISDN
-    USB_CDC_DATA_PROTOCOL_CAPI = 0x93,   // CAPI Commands
-    USB_CDC_DATA_PROTOCOL_VENDOR = 0xFF  // Vendor-specific
-} __attribute__((packed)) cdc_data_protocol_t;
-
-/**
- * @brief USB CDC Request Codes
- *
- * @see Table 19, USB CDC specification rev. 1.2
- */
-typedef enum {
-    USB_CDC_REQ_SEND_ENCAPSULATED_COMMAND = 0x00,
-    USB_CDC_REQ_GET_ENCAPSULATED_RESPONSE = 0x01,
-    USB_CDC_REQ_SET_COMM_FEATURE = 0x02,
-    USB_CDC_REQ_GET_COMM_FEATURE = 0x03,
-    USB_CDC_REQ_CLEAR_COMM_FEATURE = 0x04,
-    USB_CDC_REQ_SET_AUX_LINE_STATE = 0x10,
-    USB_CDC_REQ_SET_HOOK_STATE = 0x11,
-    USB_CDC_REQ_PULSE_SETUP = 0x12,
-    USB_CDC_REQ_SEND_PULSE = 0x13,
-    USB_CDC_REQ_SET_PULSE_TIME = 0x14,
-    USB_CDC_REQ_RING_AUX_JACK = 0x15,
-    USB_CDC_REQ_SET_LINE_CODING = 0x20,
-    USB_CDC_REQ_GET_LINE_CODING = 0x21,
-    USB_CDC_REQ_SET_CONTROL_LINE_STATE = 0x22,
-    USB_CDC_REQ_SEND_BREAK = 0x23,
-    USB_CDC_REQ_SET_RINGER_PARMS = 0x30,
-    USB_CDC_REQ_GET_RINGER_PARMS = 0x31,
-    USB_CDC_REQ_SET_OPERATION_PARMS = 0x32,
-    USB_CDC_REQ_GET_OPERATION_PARMS = 0x33,
-    USB_CDC_REQ_SET_LINE_PARMS = 0x34,
-    USB_CDC_REQ_GET_LINE_PARMS = 0x35,
-    USB_CDC_REQ_DIAL_DIGITS = 0x36,
-    USB_CDC_REQ_SET_UNIT_PARAMETER = 0x37,
-    USB_CDC_REQ_GET_UNIT_PARAMETER = 0x38,
-    USB_CDC_REQ_CLEAR_UNIT_PARAMETER = 0x39,
-    USB_CDC_REQ_GET_PROFILE = 0x3A,
-    USB_CDC_REQ_SET_ETHERNET_MULTICAST_FILTERS = 0x40,
-    USB_CDC_REQ_SET_ETHERNET_POWER_MANAGEMENT_PATTERN_FILTER = 0x41,
-    USB_CDC_REQ_GET_ETHERNET_POWER_MANAGEMENT_PATTERN_FILTER = 0x42,
-    USB_CDC_REQ_SET_ETHERNET_PACKET_FILTER = 0x43,
-    USB_CDC_REQ_GET_ETHERNET_STATISTIC = 0x44,
-    USB_CDC_REQ_SET_ATM_DATA_FORMAT = 0x50,
-    USB_CDC_REQ_GET_ATM_DEVICE_STATISTICS = 0x51,
-    USB_CDC_REQ_SET_ATM_DEFAULT_VC = 0x52,
-    USB_CDC_REQ_GET_ATM_VC_STATISTICS = 0x53,
-    USB_CDC_REQ_GET_NTB_PARAMETERS = 0x80,
-    USB_CDC_REQ_GET_NET_ADDRESS = 0x81,
-    USB_CDC_REQ_SET_NET_ADDRESS = 0x82,
-    USB_CDC_REQ_GET_NTB_FORMAT = 0x83,
-    USB_CDC_REQ_SET_NTB_FORMAT = 0x84,
-    USB_CDC_REQ_GET_NTB_INPUT_SIZE = 0x85,
-    USB_CDC_REQ_SET_NTB_INPUT_SIZE = 0x86,
-    USB_CDC_REQ_GET_MAX_DATAGRAM_SIZE = 0x87,
-    USB_CDC_REQ_SET_MAX_DATAGRAM_SIZE = 0x88,
-    USB_CDC_REQ_GET_CRC_MODE = 0x89,
-    USB_CDC_REQ_SET_CRC_MODE = 0x8A
-} __attribute__((packed)) cdc_request_code_t;
-
-/**
- * @brief USB CDC Notification Codes
- *
- * @see Table 20, USB CDC specification rev. 1.2
- */
-typedef enum {
-    USB_CDC_NOTIF_NETWORK_CONNECTION = 0x00,
-    USB_CDC_NOTIF_RESPONSE_AVAILABLE = 0x01,
-    USB_CDC_NOTIF_AUX_JACK_HOOK_STATE = 0x08,
-    USB_CDC_NOTIF_RING_DETECT = 0x09,
-    USB_CDC_NOTIF_SERIAL_STATE = 0x20,
-    USB_CDC_NOTIF_CALL_STATE_CHANGE = 0x28,
-    USB_CDC_NOTIF_LINE_STATE_CHANGE = 0x29,
-    USB_CDC_NOTIF_CONNECTION_SPEED_CHANGE = 0x2A
-} __attribute__((packed)) cdc_notification_code_t;
-
-typedef struct {
-    uint8_t bmRequestType;
-    cdc_notification_code_t bNotificationCode;
-    uint16_t wValue;
-    uint16_t wIndex;
-    uint16_t wLength;
-    uint8_t Data[];
-} __attribute__((packed)) cdc_notification_t;
-
-/**
- * @brief USB CDC Header Functional Descriptor
- *
- * @see Table 15, USB CDC specification rev. 1.2
- */
-typedef struct {
-    uint8_t bFunctionLength;
-    const uint8_t bDescriptorType; // Upper nibble: CDC code 0x02, Lower nibble: intf/ep descriptor type 0x04/0x05
-    const cdc_desc_subtype_t bDescriptorSubtype;
-    uint16_t bcdCDC; // CDC version as binary-coded decimal. This driver is written for version 1.2
-} __attribute__((packed)) cdc_header_desc_t;
-
-/**
- * @brief USB CDC Union Functional Descriptor
- *
- * @see Table 16, USB CDC specification rev. 1.2
- */
-typedef struct {
-    uint8_t bFunctionLength;
-    const uint8_t bDescriptorType; // Upper nibble: CDC code 0x02, Lower nibble: intf/ep descriptor type 0x04/0x05
-    const cdc_desc_subtype_t bDescriptorSubtype;
-    const uint8_t bControlInterface; // Master/controlling interface
-    uint8_t bSubordinateInterface[]; // Slave/subordinate interfaces
-} __attribute__((packed)) cdc_union_desc_t;
diff --git a/examples/peripherals/usb/host/cdc/common/cdc_acm_host/test/CMakeLists.txt b/examples/peripherals/usb/host/cdc/common/cdc_acm_host/test/CMakeLists.txt
deleted file mode 100644
index 0345c55e76..0000000000
--- a/examples/peripherals/usb/host/cdc/common/cdc_acm_host/test/CMakeLists.txt
+++ /dev/null
@@ -1,3 +0,0 @@
-idf_component_register(SRCS "test_cdc_acm_host.c" "usb_device.c"
-                       INCLUDE_DIRS "."
-                       REQUIRES cdc_acm_host tinyusb unity)
diff --git a/examples/peripherals/usb/host/cdc/common/cdc_acm_host/test/test_cdc_acm_host.c b/examples/peripherals/usb/host/cdc/common/cdc_acm_host/test/test_cdc_acm_host.c
deleted file mode 100644
index 1ba2bcf231..0000000000
--- a/examples/peripherals/usb/host/cdc/common/cdc_acm_host/test/test_cdc_acm_host.c
+++ /dev/null
@@ -1,447 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: CC0-1.0
- */
-
-#include "soc/soc_caps.h"
-#if SOC_USB_OTG_SUPPORTED
-
-#include <stdio.h>
-#include "esp_system.h"
-#include "freertos/FreeRTOS.h"
-#include "freertos/task.h"
-#include "esp_log.h"
-#include "esp_err.h"
-
-#include "esp_private/usb_phy.h"
-#include "usb/usb_host.h"
-#include "usb/cdc_acm_host.h"
-#include <string.h>
-
-#include "esp_intr_alloc.h"
-
-#include "unity.h"
-#include "soc/usb_wrap_struct.h"
-
-static uint8_t tx_buf[] = "HELLO";
-static uint8_t tx_buf2[] = "WORLD";
-static int nb_of_responses;
-static int nb_of_responses2;
-static usb_phy_handle_t phy_hdl = NULL;
-
-static void force_conn_state(bool connected, TickType_t delay_ticks)
-{
-    TEST_ASSERT_NOT_EQUAL(NULL, phy_hdl);
-    if (delay_ticks > 0) {
-        //Delay of 0 ticks causes a yield. So skip if delay_ticks is 0.
-        vTaskDelay(delay_ticks);
-    }
-    ESP_ERROR_CHECK(usb_phy_action(phy_hdl, (connected) ? USB_PHY_ACTION_HOST_ALLOW_CONN : USB_PHY_ACTION_HOST_FORCE_DISCONN));
-}
-
-void usb_lib_task(void *arg)
-{
-    // Initialize the internal USB PHY to connect to the USB OTG peripheral. We manually install the USB PHY for testing
-    usb_phy_config_t phy_config = {
-        .controller = USB_PHY_CTRL_OTG,
-        .target = USB_PHY_TARGET_INT,
-        .otg_mode = USB_OTG_MODE_HOST,
-        .otg_speed = USB_PHY_SPEED_UNDEFINED,   //In Host mode, the speed is determined by the connected device
-        .gpio_conf = NULL,
-    };
-    TEST_ASSERT_EQUAL(ESP_OK, usb_new_phy(&phy_config, &phy_hdl));
-    // Install USB Host driver. Should only be called once in entire application
-    const usb_host_config_t host_config = {
-        .skip_phy_setup = true,
-        .intr_flags = ESP_INTR_FLAG_LEVEL1,
-    };
-    TEST_ASSERT_EQUAL(ESP_OK, usb_host_install(&host_config));
-    printf("USB Host installed\n");
-    xTaskNotifyGive(arg);
-
-    bool all_clients_gone = false;
-    bool all_dev_free = false;
-    while (!all_clients_gone || !all_dev_free) {
-        // Start handling system events
-        uint32_t event_flags;
-        usb_host_lib_handle_events(portMAX_DELAY, &event_flags);
-        if (event_flags & USB_HOST_LIB_EVENT_FLAGS_NO_CLIENTS) {
-            printf("No more clients\n");
-            usb_host_device_free_all();
-            all_clients_gone = true;
-        }
-        if (event_flags & USB_HOST_LIB_EVENT_FLAGS_ALL_FREE) {
-            printf("All devices freed\n");
-            all_dev_free = true;
-        }
-    }
-
-    // Clean up USB Host
-    vTaskDelay(10); // Short delay to allow clients clean-up
-    TEST_ASSERT_EQUAL(ESP_OK, usb_host_uninstall());
-    TEST_ASSERT_EQUAL(ESP_OK, usb_del_phy(phy_hdl)); //Tear down USB PHY
-    phy_hdl = NULL;
-    vTaskDelete(NULL);
-}
-
-void test_install_cdc_driver(void)
-{
-    // Create a task that will handle USB library events
-    TEST_ASSERT_EQUAL(pdTRUE, xTaskCreatePinnedToCore(usb_lib_task, "usb_lib", 4*4096, xTaskGetCurrentTaskHandle(), 10, NULL, 0));
-    ulTaskNotifyTake(false, 1000);
-
-    printf("Installing CDC-ACM driver\n");
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_install(NULL));
-}
-
-/* ------------------------------- Callbacks -------------------------------- */
-static void handle_rx(uint8_t *data, size_t data_len, void *arg)
-{
-    printf("Data received\n");
-    nb_of_responses++;
-    TEST_ASSERT_EQUAL_STRING_LEN(data, arg, data_len);
-}
-
-static void handle_rx2(uint8_t *data, size_t data_len, void *arg)
-{
-    printf("Data received 2\n");
-    nb_of_responses2++;
-    TEST_ASSERT_EQUAL_STRING_LEN(data, arg, data_len);
-}
-
-static void notif_cb(const cdc_acm_host_dev_event_data_t *event, void *user_ctx)
-{
-    switch (event->type) {
-    case CDC_ACM_HOST_ERROR:
-        printf("Error event %d\n", event->data.error);
-        break;
-    case CDC_ACM_HOST_SERIAL_STATE:
-        break;
-    case CDC_ACM_HOST_NETWORK_CONNECTION:
-        break;
-    case CDC_ACM_HOST_DEVICE_DISCONNECTED:
-        printf("Disconnection event\n");
-        TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_close(event->data.cdc_hdl));
-        xTaskNotifyGive(user_ctx);
-        break;
-    default:
-        assert(false);
-    }
-}
-
-static bool new_dev_cb_called = false;
-static void new_dev_cb(usb_device_handle_t usb_dev) {
-    new_dev_cb_called = true;
-    const usb_config_desc_t *config_desc;
-    const usb_device_desc_t *device_desc;
-
-    // Get descriptors
-    TEST_ASSERT_EQUAL(ESP_OK, usb_host_get_device_descriptor(usb_dev, &device_desc));
-    TEST_ASSERT_EQUAL(ESP_OK, usb_host_get_active_config_descriptor(usb_dev, &config_desc));
-
-    printf("New device connected. VID = 0x%04X PID = %04X\n", device_desc->idVendor, device_desc->idProduct);
-}
-
-/* Basic test to check CDC communication:
- * open/read/write/close device
- * CDC-ACM specific commands: set/get_line_coding, set_control_line_state */
-TEST_CASE("read_write", "[cdc_acm]")
-{
-    nb_of_responses = 0;
-    cdc_acm_dev_hdl_t cdc_dev = NULL;
-
-    test_install_cdc_driver();
-
-    const cdc_acm_host_device_config_t dev_config = {
-        .connection_timeout_ms = 500,
-        .out_buffer_size = 64,
-        .event_cb = notif_cb,
-        .data_cb = handle_rx,
-        .user_arg = tx_buf,
-    };
-
-    printf("Opening CDC-ACM device\n");
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_open(0x303A, 0x4002, 0, &dev_config, &cdc_dev)); // 0x303A:0x4002 (TinyUSB Dual CDC device)
-    TEST_ASSERT_NOT_NULL(cdc_dev);
-    cdc_acm_host_desc_print(cdc_dev);
-    vTaskDelay(100);
-
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_data_tx_blocking(cdc_dev, tx_buf, sizeof(tx_buf), 1000));
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_data_tx_blocking(cdc_dev, tx_buf, sizeof(tx_buf), 1000));
-    vTaskDelay(100); // Wait until responses are processed
-
-    // We sent two messages, should get two responses
-    TEST_ASSERT_EQUAL(2, nb_of_responses);
-
-    cdc_acm_line_coding_t line_coding_get;
-    const cdc_acm_line_coding_t line_coding_set = {
-     .dwDTERate = 9600,
-     .bDataBits = 7,
-     .bParityType = 1,
-     .bCharFormat = 1,
-    };
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_line_coding_set(cdc_dev, &line_coding_set));
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_line_coding_get(cdc_dev, &line_coding_get));
-    TEST_ASSERT_EQUAL_MEMORY(&line_coding_set, &line_coding_get, sizeof(cdc_acm_line_coding_t));
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_set_control_line_state(cdc_dev, true, false));
-
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_close(cdc_dev));
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_uninstall());
-
-    vTaskDelay(20); //Short delay to allow task to be cleaned up
-}
-
-/* Test communication with multiple CDC-ACM devices from one thread */
-TEST_CASE("multiple_devices", "[cdc_acm]")
-{
-    nb_of_responses = 0;
-    nb_of_responses2 = 0;
-
-    test_install_cdc_driver();
-
-    printf("Opening 2 CDC-ACM devices\n");
-    cdc_acm_dev_hdl_t cdc_dev1, cdc_dev2;
-    cdc_acm_host_device_config_t dev_config = {
-        .connection_timeout_ms = 1000,
-        .out_buffer_size = 64,
-        .event_cb = notif_cb,
-        .data_cb = handle_rx,
-        .user_arg = tx_buf,
-    };
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_open(0x303A, 0x4002, 0, &dev_config, &cdc_dev1)); // 0x303A:0x4002 (TinyUSB Dual CDC device)
-    dev_config.data_cb = handle_rx2;
-    dev_config.user_arg = tx_buf2;
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_open(0x303A, 0x4002, 2, &dev_config, &cdc_dev2)); // 0x303A:0x4002 (TinyUSB Dual CDC device)
-    TEST_ASSERT_NOT_NULL(cdc_dev1);
-    TEST_ASSERT_NOT_NULL(cdc_dev2);
-
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_data_tx_blocking(cdc_dev1, tx_buf, sizeof(tx_buf), 1000));
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_data_tx_blocking(cdc_dev2, tx_buf2, sizeof(tx_buf2), 1000));
-
-    vTaskDelay(100); // Wait for RX callbacks
-
-    // We sent two messages, should get two responses
-    TEST_ASSERT_EQUAL(1, nb_of_responses);
-    TEST_ASSERT_EQUAL(1, nb_of_responses2);
-
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_close(cdc_dev1));
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_close(cdc_dev2));
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_uninstall());
-
-    //Short delay to allow task to be cleaned up
-    vTaskDelay(20);
-}
-
-#define MULTIPLE_THREADS_TRANSFERS_NUM 5
-#define MULTIPLE_THREADS_TASKS_NUM 4
-void tx_task(void *arg)
-{
-    cdc_acm_dev_hdl_t cdc_dev = (cdc_acm_dev_hdl_t) arg;
-    // Send multiple transfers to make sure that some of them will run at the same time
-    for (int i = 0; i < MULTIPLE_THREADS_TRANSFERS_NUM; i++) {
-        // BULK endpoints
-        TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_data_tx_blocking(cdc_dev, tx_buf, sizeof(tx_buf), 1000));
-
-        // CTRL endpoints
-        cdc_acm_line_coding_t line_coding_get;
-        TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_line_coding_get(cdc_dev, &line_coding_get));
-        TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_set_control_line_state(cdc_dev, true, false));
-    }
-    vTaskDelete(NULL);
-}
-
-/**
- * @brief Multiple threads test
- *
- * In this test, one CDC device is accessed from multiple threads.
- * It has to be opened/closed just once, though.
- */
-TEST_CASE("multiple_threads", "[cdc_acm]")
-{
-    nb_of_responses = 0;
-    cdc_acm_dev_hdl_t cdc_dev;
-    test_install_cdc_driver();
-
-    const cdc_acm_host_device_config_t dev_config = {
-        .connection_timeout_ms = 5000,
-        .out_buffer_size = 64,
-        .event_cb = notif_cb,
-        .data_cb = handle_rx,
-        .user_arg = tx_buf,
-    };
-
-    printf("Opening CDC-ACM device\n");
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_open(0x303A, 0x4002, 0, &dev_config, &cdc_dev)); // 0x303A:0x4002 (TinyUSB Dual CDC device)
-    TEST_ASSERT_NOT_NULL(cdc_dev);
-
-    // Create two tasks that will try to access cdc_dev
-    for (int i = 0; i < MULTIPLE_THREADS_TASKS_NUM; i++) {
-        TEST_ASSERT_EQUAL(pdTRUE, xTaskCreate(tx_task, "CDC TX", 4096, cdc_dev, i + 3, NULL));
-    }
-
-    // Wait until all tasks finish
-    vTaskDelay(pdMS_TO_TICKS(500));
-    TEST_ASSERT_EQUAL(MULTIPLE_THREADS_TASKS_NUM * MULTIPLE_THREADS_TRANSFERS_NUM, nb_of_responses);
-
-    // Clean-up
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_close(cdc_dev));
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_uninstall());
-    vTaskDelay(20);
-}
-
-/* Test CDC driver reaction to USB device sudden disconnection */
-TEST_CASE("sudden_disconnection", "[cdc_acm]")
-{
-    test_install_cdc_driver();
-
-    cdc_acm_dev_hdl_t cdc_dev;
-    cdc_acm_host_device_config_t dev_config = {
-        .connection_timeout_ms = 1000,
-        .out_buffer_size = 64,
-        .event_cb = notif_cb,
-        .data_cb = handle_rx
-    };
-    dev_config.user_arg = xTaskGetCurrentTaskHandle();
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_open(0x303A, 0x4002, 0, &dev_config, &cdc_dev));
-    TEST_ASSERT_NOT_NULL(cdc_dev);
-
-    force_conn_state(false, pdMS_TO_TICKS(10));                        // Simulate device disconnection
-    TEST_ASSERT_EQUAL(1, ulTaskNotifyTake(false, pdMS_TO_TICKS(100))); // Notify will succeed only if CDC_ACM_HOST_DEVICE_DISCONNECTED notification was generated
-
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_uninstall());
-    vTaskDelay(20); //Short delay to allow task to be cleaned up
-}
-
-/**
- * @brief CDC-ACM error handling test
- *
- * There are multiple erroneous scenarios checked in this test:
- *
- * -# Install CDC-ACM driver without USB Host
- * -# Open device without installed driver
- * -# Uninstall driver before installing it
- * -# Open non-existent device
- * -# Open the same device twice
- * -# Uninstall driver with open devices
- * -# Send data that is too large
- * -# Send unsupported CDC request
- * -# Write to read-only device
- */
-TEST_CASE("error_handling", "[cdc_acm]")
-{
-    cdc_acm_dev_hdl_t cdc_dev;
-    cdc_acm_host_device_config_t dev_config = {
-        .connection_timeout_ms = 500,
-        .out_buffer_size = 64,
-        .event_cb = notif_cb,
-        .data_cb = handle_rx
-    };
-
-    // Install CDC-ACM driver without USB Host
-    TEST_ASSERT_EQUAL(ESP_ERR_INVALID_STATE, cdc_acm_host_install(NULL));
-
-    // Open device without installed driver
-    TEST_ASSERT_EQUAL(ESP_ERR_INVALID_STATE, cdc_acm_host_open(0x303A, 0x4002, 0, &dev_config, &cdc_dev));
-
-    // Uninstall driver before installing it
-    TEST_ASSERT_EQUAL(ESP_ERR_INVALID_STATE, cdc_acm_host_uninstall());
-
-    // Properly install USB and CDC drivers
-    test_install_cdc_driver();
-
-    // Open non-existent device
-    TEST_ASSERT_EQUAL(ESP_ERR_NOT_FOUND, cdc_acm_host_open(0x303A, 0x1234, 0, &dev_config, &cdc_dev)); // 0x303A:0x1234 this device is not connected to USB Host
-    TEST_ASSERT_NULL(cdc_dev);
-
-    // Open regular device
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_open(0x303A, 0x4002, 0, &dev_config, &cdc_dev));
-    TEST_ASSERT_NOT_NULL(cdc_dev);
-
-    // Open one CDC-ACM device twice
-    cdc_acm_dev_hdl_t cdc_dev_test;
-    TEST_ASSERT_EQUAL(ESP_ERR_INVALID_STATE, cdc_acm_host_open(0x303A, 0x4002, 0, &dev_config, &cdc_dev_test));
-    TEST_ASSERT_NULL(cdc_dev_test);
-
-    // Uninstall driver with open devices
-    TEST_ASSERT_EQUAL(ESP_ERR_INVALID_STATE, cdc_acm_host_uninstall());
-
-    // Send data that is too large and NULL data
-    TEST_ASSERT_EQUAL(ESP_ERR_INVALID_SIZE, cdc_acm_host_data_tx_blocking(cdc_dev, tx_buf, 1024, 1000));
-    TEST_ASSERT_EQUAL(ESP_ERR_INVALID_ARG, cdc_acm_host_data_tx_blocking(cdc_dev, NULL, 10, 1000));
-
-    // Change mode to read-only and try to write to it
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_close(cdc_dev));
-    dev_config.out_buffer_size = 0; // Read-only device
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_open(0x303A, 0x4002, 0, &dev_config, &cdc_dev));
-    TEST_ASSERT_NOT_NULL(cdc_dev);
-    TEST_ASSERT_EQUAL(ESP_ERR_NOT_SUPPORTED, cdc_acm_host_data_tx_blocking(cdc_dev, tx_buf, sizeof(tx_buf), 1000));
-
-    // Send unsupported CDC request (TinyUSB accepts SendBreak command, eventhough it doesn't support it)
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_send_break(cdc_dev, 100));
-
-    // Clean-up
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_close(cdc_dev));
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_uninstall());
-    vTaskDelay(20);
-}
-
-TEST_CASE("custom_command", "[cdc_acm]")
-{
-    test_install_cdc_driver();
-
-    // Open device with only CTRL endpoint (endpoint no 0)
-    cdc_acm_dev_hdl_t cdc_dev;
-    const cdc_acm_host_device_config_t dev_config = {
-        .connection_timeout_ms = 500,
-        .out_buffer_size = 0,
-        .event_cb = notif_cb,
-        .data_cb = NULL
-    };
-
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_open(0x303A, 0x4002, 0, &dev_config, &cdc_dev));
-    TEST_ASSERT_NOT_NULL(cdc_dev);
-
-    // Corresponds to command: Set Control Line State, DTR on, RTS off
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_send_custom_request(cdc_dev, 0x21, 34, 1, 0, 0, NULL));
-
-    // Clean-up
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_close(cdc_dev));
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_uninstall());
-    vTaskDelay(20);
-}
-
-TEST_CASE("new_device_connection", "[cdc_acm]")
-{
-    // Create a task that will handle USB library events
-    TEST_ASSERT_EQUAL(pdTRUE, xTaskCreatePinnedToCore(usb_lib_task, "usb_lib", 4*4096, xTaskGetCurrentTaskHandle(), 10, NULL, 0));
-    ulTaskNotifyTake(false, 1000);
-
-    printf("Installing CDC-ACM driver\n");
-    const cdc_acm_host_driver_config_t driver_config = {
-        .driver_task_priority = 11,
-        .driver_task_stack_size = 2048,
-        .xCoreID = 0,
-        .new_dev_cb = new_dev_cb,
-    };
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_install(&driver_config));
-
-    vTaskDelay(80);
-    TEST_ASSERT_TRUE_MESSAGE(new_dev_cb_called, "New device callback was not called\n");
-
-    // Clean-up
-    TEST_ASSERT_EQUAL(ESP_OK, cdc_acm_host_uninstall());
-    vTaskDelay(20);
-}
-
-/* Following test case implements dual CDC-ACM USB device that can be used as mock device for CDC-ACM Host tests */
-void run_usb_dual_cdc_device(void);
-TEST_CASE("mock_device_app", "[cdc_acm_device][ignore]")
-{
-    run_usb_dual_cdc_device();
-    while (1) {
-        vTaskDelay(10);
-    }
-}
-
-#endif
diff --git a/examples/peripherals/usb/host/cdc/common/cdc_acm_host/test/usb_device.c b/examples/peripherals/usb/host/cdc/common/cdc_acm_host/test/usb_device.c
deleted file mode 100644
index 86c645e2c7..0000000000
--- a/examples/peripherals/usb/host/cdc/common/cdc_acm_host/test/usb_device.c
+++ /dev/null
@@ -1,71 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: CC0-1.0
- */
-
-#include <stdint.h>
-#include "sdkconfig.h"
-#include "tinyusb.h"
-#include "tusb_cdc_acm.h"
-
-static uint8_t buf[CONFIG_TINYUSB_CDC_RX_BUFSIZE + 1];
-void tinyusb_cdc_rx_callback(int itf, cdcacm_event_t *event)
-{
-    size_t rx_size = 0;
-    /* read and write back */
-    ESP_ERROR_CHECK(tinyusb_cdcacm_read(itf, buf, CONFIG_TINYUSB_CDC_RX_BUFSIZE, &rx_size));
-    tinyusb_cdcacm_write_queue(itf, buf, rx_size);
-    tinyusb_cdcacm_write_flush(itf, 0);
-}
-
-static const tusb_desc_device_t cdc_device_descriptor = {
-    .bLength = sizeof(cdc_device_descriptor),
-    .bDescriptorType = TUSB_DESC_DEVICE,
-    .bcdUSB = 0x0200,
-    .bDeviceClass = TUSB_CLASS_MISC,
-    .bDeviceSubClass = MISC_SUBCLASS_COMMON,
-    .bDeviceProtocol = MISC_PROTOCOL_IAD,
-    .bMaxPacketSize0 = CFG_TUD_ENDPOINT0_SIZE,
-    .idVendor = USB_ESPRESSIF_VID,
-    .idProduct = 0x4002,
-    .bcdDevice = 0x0100,
-    .iManufacturer = 0x01,
-    .iProduct = 0x02,
-    .iSerialNumber = 0x03,
-    .bNumConfigurations = 0x01
-};
-
-const uint16_t cdc_desc_config_len = TUD_CONFIG_DESC_LEN + 2 * TUD_CDC_DESC_LEN;
-static const uint8_t cdc_desc_configuration[] = {
-    TUD_CONFIG_DESCRIPTOR(1, 4, 0, cdc_desc_config_len, TUSB_DESC_CONFIG_ATT_REMOTE_WAKEUP, 100),
-    TUD_CDC_DESCRIPTOR(0, 4, 0x81, 8, 0x02, 0x82, 64),
-    TUD_CDC_DESCRIPTOR(2, 4, 0x83, 8, 0x04, 0x84, 64),
-};
-
-void run_usb_dual_cdc_device(void)
-{
-    const tinyusb_config_t tusb_cfg = {
-        .device_descriptor = &cdc_device_descriptor,
-        .configuration_descriptor = cdc_desc_configuration
-    };
-    ESP_ERROR_CHECK(tinyusb_driver_install(&tusb_cfg));
-
-    tinyusb_config_cdcacm_t acm_cfg = {
-        .usb_dev = TINYUSB_USBDEV_0,
-        .cdc_port = TINYUSB_CDC_ACM_0,
-        .rx_unread_buf_sz = 64,
-        .callback_rx = &tinyusb_cdc_rx_callback,
-        .callback_rx_wanted_char = NULL,
-        .callback_line_state_changed = NULL,
-        .callback_line_coding_changed = NULL
-    };
-
-    ESP_ERROR_CHECK(tusb_cdc_acm_init(&acm_cfg));
-#if (CONFIG_TINYUSB_CDC_COUNT > 1)
-    acm_cfg.cdc_port = TINYUSB_CDC_ACM_1;
-    ESP_ERROR_CHECK(tusb_cdc_acm_init(&acm_cfg));
-#endif
-
-    printf("USB initialization DONE\n");
-}

From fac9579d958384eea131492f969d1d231f45e50b Mon Sep 17 00:00:00 2001
From: Tomas Rezucha <tomas.rezucha@espressif.com>
Date: Thu, 11 Aug 2022 15:45:01 +0200
Subject: [PATCH 359/665] usb_host: Use MSC driver from component registry

---
 .../en/api-reference/peripherals/usb_host.rst |   5 +-
 .../host/msc/components/msc/CMakeLists.txt    |   9 -
 .../usb/host/msc/components/msc/README.md     |  32 -
 .../msc/components/msc/include/msc_host.h     | 169 ------
 .../msc/components/msc/include/msc_host_vfs.h |  44 --
 .../msc/private_include/diskio_usb.h          |  39 --
 .../msc/private_include/msc_common.h          |  61 --
 .../msc/private_include/msc_scsi_bot.h        |  56 --
 .../host/msc/components/msc/src/diskio_usb.c  | 118 ----
 .../host/msc/components/msc/src/msc_host.c    | 553 ------------------
 .../msc/components/msc/src/msc_host_vfs.c     | 124 ----
 .../msc/components/msc/src/msc_scsi_bot.c     | 434 --------------
 .../msc/components/msc/test/CMakeLists.txt    |   3 -
 .../host/msc/components/msc/test/msc_device.c | 302 ----------
 .../msc/components/msc/test/test_common.h     |  19 -
 .../host/msc/components/msc/test/test_msc.c   | 325 ----------
 .../usb/host/msc/main/CMakeLists.txt          |   3 +-
 .../usb/host/msc/main/idf_component.yml       |   4 +
 .../usb/host/msc/main/msc_example_main.c      |   7 +-
 19 files changed, 11 insertions(+), 2296 deletions(-)
 delete mode 100644 examples/peripherals/usb/host/msc/components/msc/CMakeLists.txt
 delete mode 100644 examples/peripherals/usb/host/msc/components/msc/README.md
 delete mode 100644 examples/peripherals/usb/host/msc/components/msc/include/msc_host.h
 delete mode 100644 examples/peripherals/usb/host/msc/components/msc/include/msc_host_vfs.h
 delete mode 100644 examples/peripherals/usb/host/msc/components/msc/private_include/diskio_usb.h
 delete mode 100644 examples/peripherals/usb/host/msc/components/msc/private_include/msc_common.h
 delete mode 100644 examples/peripherals/usb/host/msc/components/msc/private_include/msc_scsi_bot.h
 delete mode 100644 examples/peripherals/usb/host/msc/components/msc/src/diskio_usb.c
 delete mode 100644 examples/peripherals/usb/host/msc/components/msc/src/msc_host.c
 delete mode 100644 examples/peripherals/usb/host/msc/components/msc/src/msc_host_vfs.c
 delete mode 100644 examples/peripherals/usb/host/msc/components/msc/src/msc_scsi_bot.c
 delete mode 100644 examples/peripherals/usb/host/msc/components/msc/test/CMakeLists.txt
 delete mode 100644 examples/peripherals/usb/host/msc/components/msc/test/msc_device.c
 delete mode 100644 examples/peripherals/usb/host/msc/components/msc/test/test_common.h
 delete mode 100644 examples/peripherals/usb/host/msc/components/msc/test/test_msc.c
 create mode 100644 examples/peripherals/usb/host/msc/main/idf_component.yml

diff --git a/docs/en/api-reference/peripherals/usb_host.rst b/docs/en/api-reference/peripherals/usb_host.rst
index 3780c6998b..4a819ffa66 100644
--- a/docs/en/api-reference/peripherals/usb_host.rst
+++ b/docs/en/api-reference/peripherals/usb_host.rst
@@ -362,14 +362,15 @@ The USB Host Stack provides a number examples that implement host class drivers
 CDC-ACM
 """""""
 
-* A host class driver for the Communication Device Class (Abstract Control Model) is currently implemented as an example component (found via :example:`peripherals/usb/host/cdc/common/cdc_acm_host`).
+* A host class driver for the Communication Device Class (Abstract Control Model) is deployed to `IDF component registry <https://components.espressif.com/component/espressif/usb_host_cdc_acm>`__.
 * The :example:`peripherals/usb/host/cdc/cdc_acm_host` example uses the CDC-ACM host driver component to communicate with CDC-ACM devices
 * The :example:`peripherals/usb/host/cdc/cdc_acm_bg96` example uses the CDC-ACM host driver component to communicate with non-compliant CDC-ACM devices (i.e., vendor-specific classes that support a subset of CDC-ACM features) such as the Quectel BG96 modem.
+* The :example:`peripherals/usb/host/cdc/cdc_acm_vcp` example shows how can you extend the CDC-ACM host driver to interface Virtual COM Port devices.
 
 MSC
 """
 
-* A host class driver for the Mass Storage Class (Bulk-Only Transport) is current implemented as an example found via :example:`peripherals/usb/host/msc`.
+* A host class driver for the Mass Storage Class (Bulk-Only Transport) is deployed to `IDF component registry <https://components.espressif.com/component/espressif/usb_host_msc>`__. You can find its example in :example:`peripherals/usb/host/msc`.
 
 
 .. -------------------------------------------------- API Reference ----------------------------------------------------
diff --git a/examples/peripherals/usb/host/msc/components/msc/CMakeLists.txt b/examples/peripherals/usb/host/msc/components/msc/CMakeLists.txt
deleted file mode 100644
index 4543217199..0000000000
--- a/examples/peripherals/usb/host/msc/components/msc/CMakeLists.txt
+++ /dev/null
@@ -1,9 +0,0 @@
-set(sources src/msc_scsi_bot.c
-            src/diskio_usb.c
-            src/msc_host.c
-            src/msc_host_vfs.c)
-
-idf_component_register( SRCS ${sources}
-                        INCLUDE_DIRS include
-                        PRIV_INCLUDE_DIRS private_include
-                        REQUIRES usb fatfs vfs )
diff --git a/examples/peripherals/usb/host/msc/components/msc/README.md b/examples/peripherals/usb/host/msc/components/msc/README.md
deleted file mode 100644
index 4f722d1fcd..0000000000
--- a/examples/peripherals/usb/host/msc/components/msc/README.md
+++ /dev/null
@@ -1,32 +0,0 @@
-# USB Host MSC (Mass Storage Class) Driver
-
-This directory contains an implementation of a USB Mass Storage Class Driver implemented on top of the [USB Host Library](https://docs.espressif.com/projects/esp-idf/en/latest/esp32s2/api-reference/peripherals/usb_host.html).
-
-MSC driver allows access to USB flash drivers using the BOT “Bulk-Only Transport” protocol and the Transparent SCSI command set.
-
-## Usage
-
-- First, usb host library has to be initialized by calling `usb_host_install`
-- USB Host Library events have to be handled by invoking `usb_host_lib_handle_events` periodically.
-  In general, an application should spawn a dedicated task handle USB Host Library events.
-  However, in order to save RAM, an already existing task can also be used to call `usb_host_lib_handle_events`.
-- Mass Storage Class driver is installed by calling `usb_msc_install` function along side with configuration.
-- Supplied configuration contains user provided callback function invoked whenever MSC device is connected/disconnected
-  and optional parameters for creating background task handling MSC related events. 
-  Alternatively, user can call `usb_msc_handle_events` function from already existing task.
-- After receiving `MSC_DEVICE_CONNECTED` event, user has to install device with `usb_msc_install_device` function,
-  obtaining MSC device handle.
-- USB descriptors can be printed out with `usb_msc_print_descriptors` and general information about MSC device retrieved
-  with `from usb_msc_get_device_info` function.
-- Obtained device handle is then used in helper function `usb_msc_vfs_register` mounting USB Disk to Virtual filesystem.
-- At this point, standard C functions for accessing storage (`fopen`, `fwrite`, `fread`, `mkdir` etc.) can be carried out.
-- In order to uninstall the whole USB stack, deinitializing counterparts to functions above has to be called in reverse order. 
-
-## Known issues
-
-- Driver only supports USB 2.0 flash drives using the BOT “Bulk-Only Transport” protocol and the Transparent SCSI command set
-- Composite USB devices are not supported
-
-## Troubleshooting
-
-After connecting composite USB device, driver prints `COMPOSITE DEVICES UNSUPPORTED` 
diff --git a/examples/peripherals/usb/host/msc/components/msc/include/msc_host.h b/examples/peripherals/usb/host/msc/components/msc/include/msc_host.h
deleted file mode 100644
index 058037649d..0000000000
--- a/examples/peripherals/usb/host/msc/components/msc/include/msc_host.h
+++ /dev/null
@@ -1,169 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2015-2021 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-
-#pragma once
-
-#include <wchar.h>
-#include <stdint.h>
-#include "esp_err.h"
-#include <freertos/FreeRTOS.h>
-
-#ifdef __cplusplus
-extern "C" {
-#endif
-
-#define ESP_ERR_MSC_HOST_BASE        0x1700                      /*!< MSC host error code base */
-#define ESP_ERR_MSC_MOUNT_FAILED    (ESP_ERR_MSC_HOST_BASE + 1)  /*!< Failed to mount storage */
-#define ESP_ERR_MSC_FORMAT_FAILED   (ESP_ERR_MSC_HOST_BASE + 2)  /*!< Failed to format storage */
-#define ESP_ERR_MSC_INTERNAL        (ESP_ERR_MSC_HOST_BASE + 3)  /*!< MSC host internal error */
-
-#define MSC_STR_DESC_SIZE 32
-
-typedef struct msc_host_device *msc_host_device_handle_t;     /**< Handle to a Mass Storage Device */
-
-/**
- * @brief USB Mass Storage event containing event type and associated device handle.
-*/
-typedef struct {
-    enum {
-        MSC_DEVICE_CONNECTED,       /**< MSC device has been connected to the system.*/
-        MSC_DEVICE_DISCONNECTED,    /**< MSC device has been disconnected from the system.*/
-    } event;
-    union {
-        uint8_t address;                /**< Address of connected MSC device.*/
-        msc_host_device_handle_t handle; /**< MSC device handle to disconnected device.*/
-    } device;
-} msc_host_event_t;
-
-/**
- * @brief USB Mass Storage event callback.
- *
- * @param[in] event mass storage event
-*/
-typedef void (*msc_host_event_cb_t)(const msc_host_event_t *event, void *arg);
-
-/**
- * @brief MSC configuration structure.
-*/
-typedef struct {
-    bool create_backround_task;     /**< When set to true, background task handling usb events is created.
-                                         Otherwise user has to periodically call msc_host_handle_events function */
-    size_t task_priority;           /**< Task priority of crated background task */
-    size_t stack_size;              /**< Stack size of crated background task */
-    BaseType_t core_id;             /**< Select core on which background task will run or tskNO_AFFINITY  */
-    msc_host_event_cb_t callback;   /**< Callback invoked when MSC event occurs. Must not be NULL. */
-    void *callback_arg;             /**< User provided argument passed to callback */
-} msc_host_driver_config_t;
-
-/**
- * @brief MSC device info.
-*/
-typedef struct {
-    uint32_t sector_count;
-    uint32_t sector_size;
-    uint16_t idProduct;
-    uint16_t idVendor;
-    wchar_t iManufacturer[MSC_STR_DESC_SIZE];
-    wchar_t iProduct[MSC_STR_DESC_SIZE];
-    wchar_t iSerialNumber[MSC_STR_DESC_SIZE];
-} msc_host_device_info_t;
-
-/**
- * @brief Install USB Host Mass Storage Class driver
- *
- * @param[in] config configuration structure MSC to create
- * @return esp_err_r
- */
-esp_err_t msc_host_install(const msc_host_driver_config_t *config);
-
-/**
- * @brief Uninstall Mass Storage Class driver
- * @return esp_err_t
- */
-esp_err_t msc_host_uninstall(void);
-
-/**
- * @brief Initialization of MSC device.
- *
- * @param[in]  device_address  Device address obtained from MSC callback provided upon connection and enumeration
- * @param[out] device          Mass storage device handle to be used for subsequent calls.
- * @return esp_err_t
- */
-esp_err_t msc_host_install_device(uint8_t device_address, msc_host_device_handle_t *device);
-
-/**
- * @brief Deinitialization of MSC device.
- *
- * @param[in]  device  Device handle obtained from msc_host_install_device function
- * @return esp_err_t
- */
-esp_err_t msc_host_uninstall_device(msc_host_device_handle_t device);
-
-/**
- * @brief Helper function for reading sector from mass storage device.
- *
- * @warning This call is not thread safe and should not be combined
- *          with accesses to storage through file system.
- *
- * @note  Provided sector and size cannot exceed
- *        sector_count and sector_size obtained from msc_host_device_info_t
- *
- * @param[in]  device Device handle
- * @param[in]  sector Number of sector to be read
- * @param[out] data   Buffer into which data will be written
- * @param[in]  size   Number of bytes to be read
- * @return esp_err_t
- */
-esp_err_t msc_host_read_sector(msc_host_device_handle_t device, size_t sector, void *data, size_t size);
-
-/**
- * @brief Helper function for writing sector to mass storage device.
- *
- * @warning This call is not thread safe and should not be combined
- *          with accesses to storare through file system.
- *
- * @note  Provided sector and size cannot exceed
- *        sector_count and sector_size obtained from msc_host_device_info_t
- *
- * @param[in]  device Device handle
- * @param[in]  sector Number of sector to be read
- * @param[in]  data   Data to be written to the sector
- * @param[in]  size   Number of bytes to be written
- * @return esp_err_t
- */
-esp_err_t msc_host_write_sector(msc_host_device_handle_t device, size_t sector, const void *data, size_t size);
-
-/**
- * @brief Handle MSC HOST events.
- *
- * @param[in]  timeout_ms  Timeout in miliseconds
- * @return esp_err_t
- */
-esp_err_t msc_host_handle_events(uint32_t timeout_ms);
-
-/**
- * @brief Gets devices information.
- *
- * @warning This call is not thread safe and should not be combined
- *          with accesses to storare through file system.
- *
- * @param[in]  device  Handle to device
- * @param[out] info  Structure to be populated with device info
- * @return esp_err_t
- */
-esp_err_t msc_host_get_device_info(msc_host_device_handle_t device, msc_host_device_info_t *info);
-
-/**
- * @brief Print configuration descriptor.
- *
- * @param[in]  device  Handle of MSC device
- * @return esp_err_t
- */
-esp_err_t msc_host_print_descriptors(msc_host_device_handle_t device);
-
-#ifdef __cplusplus
-}
-#endif //__cplusplus
diff --git a/examples/peripherals/usb/host/msc/components/msc/include/msc_host_vfs.h b/examples/peripherals/usb/host/msc/components/msc/include/msc_host_vfs.h
deleted file mode 100644
index af9137f9d9..0000000000
--- a/examples/peripherals/usb/host/msc/components/msc/include/msc_host_vfs.h
+++ /dev/null
@@ -1,44 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2015-2021 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-
-#pragma once
-
-#include "esp_vfs_fat.h"
-#include "msc_host.h"
-#include "esp_err.h"
-
-#ifdef __cplusplus
-extern "C" {
-#endif
-
-typedef struct msc_host_vfs *msc_host_vfs_handle_t;           /**< VFS handle to attached Mass Storage device */
-
-/**
- * @brief Register MSC device to Virtual filesystem.
- *
- * @param[in]  device  Device handle obtained from MSC callback provided upon initialization
- * @param[in]  base_path Base VFS path to be used to access file storage
- * @param[in]  mount_config Mount configuration.
- * @param[out] vfs_handle Handle to MSC device associated with registered VFS
- * @return esp_err_t
- */
-esp_err_t msc_host_vfs_register(msc_host_device_handle_t device,
-                                const char *base_path,
-                                const esp_vfs_fat_mount_config_t *mount_config,
-                                msc_host_vfs_handle_t *vfs_handle);
-
-
-/**
- * @brief Unregister MSC device from Virtual filesystem.
- *
- * @param[in]  vfs_handle  VFS handle obtained from MSC callback provided upon initialization
- * @return esp_err_t
- */
-esp_err_t msc_host_vfs_unregister(msc_host_vfs_handle_t vfs_handle);
-
-#ifdef __cplusplus
-}
-#endif
diff --git a/examples/peripherals/usb/host/msc/components/msc/private_include/diskio_usb.h b/examples/peripherals/usb/host/msc/components/msc/private_include/diskio_usb.h
deleted file mode 100644
index 6327d6eee5..0000000000
--- a/examples/peripherals/usb/host/msc/components/msc/private_include/diskio_usb.h
+++ /dev/null
@@ -1,39 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2015-2021 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-
-#pragma once
-
-#ifdef __cplusplus
-extern "C" {
-#endif
-
-/**
- * @brief Mass storage disk initialization structure
- */
-typedef struct {
-    uint32_t block_size;    /**< Block size */
-    uint32_t block_count;   /**< Block count */
-} usb_disk_t;
-
-/**
- * @brief Register mass storage disk to fat file system
- *
- * @param[in] pdrv Number of free drive obtained from ff_diskio_get_drive() function
- * @param[in] disk usb_disk_t structure
- */
-void ff_diskio_register_msc(uint8_t pdrv, usb_disk_t *disk);
-
-/**
- * @brief Obtains number of drive assigned to usb disk upon calling ff_diskio_register_msc()
- *
- * @param[in] disk usb_disk_t structure
- * @return Drive number
- */
-uint8_t ff_diskio_get_pdrv_disk(const usb_disk_t *disk);
-
-#ifdef __cplusplus
-}
-#endif //__cplusplus
diff --git a/examples/peripherals/usb/host/msc/components/msc/private_include/msc_common.h b/examples/peripherals/usb/host/msc/components/msc/private_include/msc_common.h
deleted file mode 100644
index a5bed31e1d..0000000000
--- a/examples/peripherals/usb/host/msc/components/msc/private_include/msc_common.h
+++ /dev/null
@@ -1,61 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2015-2021 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-
-#pragma once
-
-#include <stdint.h>
-#include <sys/queue.h>
-#include "esp_err.h"
-#include "esp_check.h"
-#include "diskio_usb.h"
-#include "usb/usb_host.h"
-#include "usb/usb_types_stack.h"
-#include "freertos/semphr.h"
-
-#ifdef __cplusplus
-extern "C"
-{
-#endif
-
-typedef enum {
-    MSC_EP_OUT,
-    MSC_EP_IN
-} msc_endpoint_t;
-
-typedef struct {
-    uint16_t bulk_in_mps;
-    uint8_t bulk_in_ep;
-    uint8_t bulk_out_ep;
-    uint8_t iface_num;
-} msc_config_t;
-
-typedef struct msc_host_device {
-    STAILQ_ENTRY(msc_host_device) tailq_entry;
-    usb_transfer_status_t transfer_status;
-    SemaphoreHandle_t transfer_done;
-    usb_device_handle_t handle;
-    usb_transfer_t *xfer;
-    msc_config_t config;
-    usb_disk_t disk;
-} msc_device_t;
-
-esp_err_t msc_bulk_transfer(msc_device_t *device_handle, uint8_t *data, size_t size, msc_endpoint_t ep);
-
-esp_err_t msc_control_transfer(msc_device_t *device_handle, usb_transfer_t *xfer, size_t len);
-
-#define MSC_GOTO_ON_ERROR(exp) ESP_GOTO_ON_ERROR(exp, fail, TAG, "")
-
-#define MSC_GOTO_ON_FALSE(exp, err) ESP_GOTO_ON_FALSE( (exp), err, fail, TAG, "" )
-
-#define MSC_RETURN_ON_ERROR(exp) ESP_RETURN_ON_ERROR((exp), TAG, "")
-
-#define MSC_RETURN_ON_FALSE(exp, err) ESP_RETURN_ON_FALSE( (exp), (err), TAG, "")
-
-#define MSC_RETURN_ON_INVALID_ARG(exp) ESP_RETURN_ON_FALSE((exp) != NULL, ESP_ERR_INVALID_ARG, TAG, "")
-
-#ifdef __cplusplus
-}
-#endif
diff --git a/examples/peripherals/usb/host/msc/components/msc/private_include/msc_scsi_bot.h b/examples/peripherals/usb/host/msc/components/msc/private_include/msc_scsi_bot.h
deleted file mode 100644
index d4ee210347..0000000000
--- a/examples/peripherals/usb/host/msc/components/msc/private_include/msc_scsi_bot.h
+++ /dev/null
@@ -1,56 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2015-2021 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-
-#pragma once
-
-#include <stdint.h>
-#include "esp_err.h"
-#include "msc_common.h"
-
-#ifdef __cplusplus
-extern "C"
-{
-#endif
-
-typedef struct {
-    uint8_t key;
-    uint8_t code;
-    uint8_t code_q;
-} scsi_sense_data_t;
-
-esp_err_t scsi_cmd_read10(msc_device_t *device,
-                          uint8_t *data,
-                          uint32_t sector_address,
-                          uint32_t num_sectors,
-                          uint32_t sector_size);
-
-esp_err_t scsi_cmd_write10(msc_device_t *device,
-                           const uint8_t *data,
-                           uint32_t sector_address,
-                           uint32_t num_sectors,
-                           uint32_t sector_size);
-
-esp_err_t scsi_cmd_read_capacity(msc_device_t *device,
-                                 uint32_t *block_size,
-                                 uint32_t *block_count);
-
-esp_err_t scsi_cmd_sense(msc_device_t *device, scsi_sense_data_t *sense);
-
-esp_err_t scsi_cmd_unit_ready(msc_device_t *device);
-
-esp_err_t scsi_cmd_inquiry(msc_device_t *device);
-
-esp_err_t scsi_cmd_prevent_removal(msc_device_t *device, bool prevent);
-
-esp_err_t scsi_cmd_mode_sense(msc_device_t *device);
-
-esp_err_t msc_mass_reset(msc_device_t *device);
-
-esp_err_t msc_get_max_lun(msc_device_t *device, uint8_t *lun);
-
-#ifdef __cplusplus
-}
-#endif
diff --git a/examples/peripherals/usb/host/msc/components/msc/src/diskio_usb.c b/examples/peripherals/usb/host/msc/components/msc/src/diskio_usb.c
deleted file mode 100644
index 0191f289c9..0000000000
--- a/examples/peripherals/usb/host/msc/components/msc/src/diskio_usb.c
+++ /dev/null
@@ -1,118 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2015-2021 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-
-#include "diskio_impl.h"
-#include "ffconf.h"
-#include "ff.h"
-#include "esp_log.h"
-#include "diskio_usb.h"
-#include "msc_scsi_bot.h"
-#include "msc_common.h"
-#include "usb/usb_types_stack.h"
-
-static usb_disk_t *s_disks[FF_VOLUMES] = { NULL };
-
-static const char *TAG = "diskio_usb";
-
-static DSTATUS usb_disk_initialize (BYTE pdrv)
-{
-    return RES_OK;
-}
-
-static DSTATUS usb_disk_status (BYTE pdrv)
-{
-    return RES_OK;
-}
-
-static DRESULT usb_disk_read (BYTE pdrv, BYTE *buff, DWORD sector, UINT count)
-{
-    assert(pdrv < FF_VOLUMES);
-    assert(s_disks[pdrv]);
-
-    esp_err_t err;
-    usb_disk_t *disk = s_disks[pdrv];
-    size_t sector_size = disk->block_size;
-    msc_device_t *dev = __containerof(disk, msc_device_t, disk);
-
-    for (int i = 0; i < count; i++) {
-        err = scsi_cmd_read10(dev, &buff[i * sector_size], sector + i, 1, sector_size);
-        if (err != ESP_OK) {
-            ESP_LOGE(TAG, "scsi_cmd_read10 failed (%d)", err);
-            return RES_ERROR;
-        }
-
-    }
-
-    return RES_OK;
-}
-
-static DRESULT usb_disk_write (BYTE pdrv, const BYTE *buff, DWORD sector, UINT count)
-{
-    assert(pdrv < FF_VOLUMES);
-    assert(s_disks[pdrv]);
-
-    esp_err_t err;
-    usb_disk_t *disk = s_disks[pdrv];
-    size_t sector_size = disk->block_size;
-    msc_device_t *dev = __containerof(disk, msc_device_t, disk);
-
-    for (int i = 0; i < count; i++) {
-        err = scsi_cmd_write10(dev, &buff[i * sector_size], sector + i, 1, sector_size);
-        if (err != ESP_OK) {
-            ESP_LOGE(TAG, "scsi_cmd_write10 failed (%d)", err);
-            return RES_ERROR;
-        }
-
-    }
-    return RES_OK;
-}
-
-static DRESULT usb_disk_ioctl (BYTE pdrv, BYTE cmd, void *buff)
-{
-    assert(pdrv < FF_VOLUMES);
-    assert(s_disks[pdrv]);
-
-    usb_disk_t *disk = s_disks[pdrv];
-
-    switch (cmd) {
-    case CTRL_SYNC:
-        return RES_OK;
-    case GET_SECTOR_COUNT:
-        *((DWORD *) buff) = disk->block_count;
-        return RES_OK;
-    case GET_SECTOR_SIZE:
-        *((WORD *) buff) = disk->block_size;
-        return RES_OK;
-    case GET_BLOCK_SIZE:
-        return RES_ERROR;
-    }
-    return RES_ERROR;
-}
-
-void ff_diskio_register_msc(BYTE pdrv, usb_disk_t *disk)
-{
-    assert(pdrv < FF_VOLUMES);
-
-    static const ff_diskio_impl_t usb_disk_impl = {
-        .init = &usb_disk_initialize,
-        .status = &usb_disk_status,
-        .read = &usb_disk_read,
-        .write = &usb_disk_write,
-        .ioctl = &usb_disk_ioctl
-    };
-    s_disks[pdrv] = disk;
-    ff_diskio_register(pdrv, &usb_disk_impl);
-}
-
-BYTE ff_diskio_get_pdrv_disk(const usb_disk_t *disk)
-{
-    for (int i = 0; i < FF_VOLUMES; i++) {
-        if (disk == s_disks[i]) {
-            return i;
-        }
-    }
-    return 0xff;
-}
diff --git a/examples/peripherals/usb/host/msc/components/msc/src/msc_host.c b/examples/peripherals/usb/host/msc/components/msc/src/msc_host.c
deleted file mode 100644
index 402b4fcf09..0000000000
--- a/examples/peripherals/usb/host/msc/components/msc/src/msc_host.c
+++ /dev/null
@@ -1,553 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-
-#include <stdbool.h>
-#include <stdint.h>
-#include <stdio.h>
-#include <stdlib.h>
-#include <string.h>
-#include <sys/queue.h>
-#include <sys/param.h>
-#include "esp_log.h"
-#include "freertos/FreeRTOS.h"
-#include "freertos/task.h"
-#include "freertos/semphr.h"
-#include "usb/usb_host.h"
-#include "diskio_usb.h"
-#include "msc_common.h"
-#include "msc_host.h"
-#include "msc_scsi_bot.h"
-#include "usb/usb_types_ch9.h"
-#include "usb/usb_helpers.h"
-
-static portMUX_TYPE msc_lock = portMUX_INITIALIZER_UNLOCKED;
-
-#define MSC_ENTER_CRITICAL()    portENTER_CRITICAL(&msc_lock)
-#define MSC_EXIT_CRITICAL()     portEXIT_CRITICAL(&msc_lock)
-
-#define MSC_GOTO_ON_FALSE_CRITICAL(exp, err)    \
-    do {                                        \
-        if(!(exp)) {                            \
-            MSC_EXIT_CRITICAL();                \
-            ret = err;                          \
-            goto fail;                          \
-        }                                       \
-    } while(0)
-
-#define MSC_RETURN_ON_FALSE_CRITICAL(exp, err)  \
-    do {                                        \
-        if(!(exp)) {                            \
-            MSC_EXIT_CRITICAL();                \
-            return err;                         \
-        }                                       \
-    } while(0)
-
-#define WAIT_FOR_READY_TIMEOUT_MS 3000
-#define TAG "USB_MSC"
-
-#define SCSI_COMMAND_SET    0x06
-#define BULK_ONLY_TRANSFER  0x50
-#define MSC_NO_SENSE        0x00
-#define MSC_NOT_READY       0x02
-#define MSC_UNIT_ATTENTION  0x06
-
-typedef struct {
-    usb_host_client_handle_t client_handle;
-    msc_host_event_cb_t user_cb;
-    void *user_arg;
-    SemaphoreHandle_t all_events_handled;
-    volatile bool end_client_event_handling;
-} msc_driver_t;
-
-static msc_driver_t *s_msc_driver;
-
-STAILQ_HEAD(devices, msc_host_device) devices_tailq;
-
-static const usb_standard_desc_t *next_interface_desc(const usb_standard_desc_t *desc, size_t len, size_t *offset)
-{
-    return usb_parse_next_descriptor_of_type(desc, len, USB_W_VALUE_DT_INTERFACE, (int *)offset);
-}
-
-static const usb_standard_desc_t *next_endpoint_desc(const usb_standard_desc_t *desc, size_t len, size_t *offset)
-{
-    return usb_parse_next_descriptor_of_type(desc, len, USB_B_DESCRIPTOR_TYPE_ENDPOINT, (int *)offset);
-}
-
-static const usb_intf_desc_t *find_msc_interface(const usb_config_desc_t *config_desc, size_t *offset)
-{
-    size_t total_length = config_desc->wTotalLength;
-    const usb_standard_desc_t *next_desc = (const usb_standard_desc_t *)config_desc;
-
-    next_desc = next_interface_desc(next_desc, total_length, offset);
-
-    while ( next_desc ) {
-
-        const usb_intf_desc_t *ifc_desc = (const usb_intf_desc_t *)next_desc;
-
-        if ( ifc_desc->bInterfaceClass == USB_CLASS_MASS_STORAGE &&
-                ifc_desc->bInterfaceSubClass == SCSI_COMMAND_SET &&
-                ifc_desc->bInterfaceProtocol == BULK_ONLY_TRANSFER ) {
-            return ifc_desc;
-        }
-
-        next_desc = next_interface_desc(next_desc, total_length, offset);
-    };
-    return NULL;
-}
-
-/**
- * @brief Extracts configuration from configuration descriptor.
- *
- * @note  Passes interface and endpoint descriptors to obtain:
-
- *        - interface number, IN endpoint, OUT endpoint, max. packet size
- *
- * @param[in]  cfg_desc  Configuration descriptor
- * @param[out] cfg       Obtained configuration
- * @return esp_err_t
- */
-static esp_err_t extract_config_from_descriptor(const usb_config_desc_t *cfg_desc, msc_config_t *cfg)
-{
-    size_t offset = 0;
-    size_t total_len = cfg_desc->wTotalLength;
-    const usb_intf_desc_t *ifc_desc = find_msc_interface(cfg_desc, &offset);
-    assert(ifc_desc);
-    const usb_standard_desc_t *next_desc = (const usb_standard_desc_t *)ifc_desc;
-    const usb_ep_desc_t *ep_desc = NULL;
-
-    cfg->iface_num = ifc_desc->bInterfaceNumber;
-
-    next_desc = next_endpoint_desc(next_desc, total_len, &offset);
-    MSC_RETURN_ON_FALSE(next_desc, ESP_ERR_NOT_SUPPORTED);
-    ep_desc = (const usb_ep_desc_t *)next_desc;
-
-    if (ep_desc->bEndpointAddress & 0x80) {
-        cfg->bulk_in_ep = ep_desc->bEndpointAddress;
-        cfg->bulk_in_mps = ep_desc->wMaxPacketSize;
-    } else {
-        cfg->bulk_out_ep = ep_desc->bEndpointAddress;
-    }
-
-    next_desc = next_endpoint_desc(next_desc, total_len, &offset);
-    MSC_RETURN_ON_FALSE(next_desc, ESP_ERR_NOT_SUPPORTED);
-    ep_desc = (const usb_ep_desc_t *)next_desc;
-
-    if (ep_desc->bEndpointAddress & 0x80) {
-        cfg->bulk_in_ep = ep_desc->bEndpointAddress;
-        cfg->bulk_in_mps = ep_desc->wMaxPacketSize;
-    } else {
-        cfg->bulk_out_ep = ep_desc->bEndpointAddress;
-    }
-
-    return ESP_OK;
-}
-
-static esp_err_t msc_deinit_device(msc_device_t *dev, bool install_failed)
-{
-    MSC_ENTER_CRITICAL();
-    MSC_RETURN_ON_FALSE_CRITICAL( dev, ESP_ERR_INVALID_STATE );
-    STAILQ_REMOVE(&devices_tailq, dev, msc_host_device, tailq_entry);
-    MSC_EXIT_CRITICAL();
-
-    if (dev->transfer_done) {
-        vSemaphoreDelete(dev->transfer_done);
-    }
-    if (install_failed) {
-        // Error code is unchecked, as it's unknown at what point installation failed.
-        usb_host_interface_release(s_msc_driver->client_handle, dev->handle, dev->config.iface_num);
-        usb_host_device_close(s_msc_driver->client_handle, dev->handle);
-        usb_host_transfer_free(dev->xfer);
-    } else {
-        MSC_RETURN_ON_ERROR( usb_host_interface_release(s_msc_driver->client_handle, dev->handle, dev->config.iface_num) );
-        MSC_RETURN_ON_ERROR( usb_host_device_close(s_msc_driver->client_handle, dev->handle) );
-        MSC_RETURN_ON_ERROR( usb_host_transfer_free(dev->xfer) );
-    }
-
-    free(dev);
-    return ESP_OK;
-}
-
-// Some MSC devices requires to change its internal state from non-ready to ready
-static esp_err_t msc_wait_for_ready_state(msc_device_t *dev, size_t timeout_ms)
-{
-    esp_err_t err;
-    scsi_sense_data_t sense;
-    uint32_t trials = MAX(1, timeout_ms / 100);
-
-    do {
-        err = scsi_cmd_unit_ready(dev);
-        if (err != ESP_OK) {
-            MSC_RETURN_ON_ERROR( scsi_cmd_sense(dev, &sense) );
-            if (sense.key != MSC_NOT_READY &&
-                    sense.key != MSC_UNIT_ATTENTION &&
-                    sense.key != MSC_NO_SENSE) {
-                return ESP_ERR_MSC_INTERNAL;
-            }
-        }
-        vTaskDelay( pdMS_TO_TICKS(100) );
-    } while (trials-- && err);
-
-    return err;
-}
-
-static bool is_mass_storage_device(uint8_t dev_addr)
-{
-    size_t dummy = 0;
-    bool is_msc_device = false;
-    usb_device_handle_t device;
-    const usb_config_desc_t *config_desc;
-
-    if ( usb_host_device_open(s_msc_driver->client_handle, dev_addr, &device) == ESP_OK) {
-        if ( usb_host_get_active_config_descriptor(device, &config_desc) == ESP_OK ) {
-            if ( find_msc_interface(config_desc, &dummy) ) {
-                is_msc_device = true;
-            } else {
-                ESP_LOGD(TAG, "Connected USB device is not MSC");
-            }
-        }
-        usb_host_device_close(s_msc_driver->client_handle, device);
-    }
-
-    return is_msc_device;
-}
-
-static void event_handler_task(void *arg)
-{
-    while (1) {
-        usb_host_client_handle_events(s_msc_driver->client_handle, pdMS_TO_TICKS(50));
-
-        if (s_msc_driver->end_client_event_handling) {
-            break;
-        }
-    }
-    usb_host_client_unblock(s_msc_driver->client_handle);
-    ESP_ERROR_CHECK( usb_host_client_deregister(s_msc_driver->client_handle) );
-    xSemaphoreGive(s_msc_driver->all_events_handled);
-    vTaskDelete(NULL);
-}
-
-static msc_device_t *find_msc_device(usb_device_handle_t device_handle)
-{
-    msc_host_device_handle_t device;
-
-    STAILQ_FOREACH(device, &devices_tailq, tailq_entry) {
-        if (device_handle == device->handle) {
-            return device;
-        }
-    }
-
-    return NULL;
-}
-
-static void client_event_cb(const usb_host_client_event_msg_t *event, void *arg)
-{
-    if (event->event == USB_HOST_CLIENT_EVENT_NEW_DEV) {
-        if (is_mass_storage_device(event->new_dev.address)) {
-            const msc_host_event_t msc_event = {
-                .event = MSC_DEVICE_CONNECTED,
-                .device.address = event->new_dev.address,
-            };
-            s_msc_driver->user_cb(&msc_event, s_msc_driver->user_arg);
-        }
-    } else if (event->event == USB_HOST_CLIENT_EVENT_DEV_GONE) {
-        msc_device_t *msc_device = find_msc_device(event->dev_gone.dev_hdl);
-        if (msc_device) {
-            const msc_host_event_t msc_event = {
-                .event = MSC_DEVICE_DISCONNECTED,
-                .device.handle = msc_device,
-            };
-            s_msc_driver->user_cb(&msc_event, s_msc_driver->user_arg);
-        }
-    }
-}
-
-esp_err_t msc_host_install(const msc_host_driver_config_t *config)
-{
-    esp_err_t ret;
-
-    MSC_RETURN_ON_INVALID_ARG(config);
-    MSC_RETURN_ON_INVALID_ARG(config->callback);
-    if ( config->create_backround_task ) {
-        MSC_RETURN_ON_FALSE(config->stack_size != 0, ESP_ERR_INVALID_ARG);
-        MSC_RETURN_ON_FALSE(config->task_priority != 0, ESP_ERR_INVALID_ARG);
-    }
-    MSC_RETURN_ON_FALSE(!s_msc_driver, ESP_ERR_INVALID_STATE);
-
-    msc_driver_t *driver = calloc(1, sizeof(msc_driver_t));
-    MSC_RETURN_ON_FALSE(driver, ESP_ERR_NO_MEM);
-    driver->user_cb = config->callback;
-    driver->user_arg = config->callback_arg;
-
-    usb_host_client_config_t client_config = {
-        .async.client_event_callback = client_event_cb,
-        .async.callback_arg = NULL,
-        .max_num_event_msg = 10,
-    };
-
-    driver->end_client_event_handling = false;
-    driver->all_events_handled = xSemaphoreCreateBinary();
-    MSC_GOTO_ON_FALSE(driver->all_events_handled, ESP_ERR_NO_MEM);
-
-    MSC_GOTO_ON_ERROR( usb_host_client_register(&client_config, &driver->client_handle) );
-
-    MSC_ENTER_CRITICAL();
-    MSC_GOTO_ON_FALSE_CRITICAL(!s_msc_driver, ESP_ERR_INVALID_STATE);
-    s_msc_driver = driver;
-    STAILQ_INIT(&devices_tailq);
-    MSC_EXIT_CRITICAL();
-
-    if (config->create_backround_task) {
-        BaseType_t task_created = xTaskCreatePinnedToCore(
-            event_handler_task, "USB MSC", config->stack_size,
-            NULL, config->task_priority, NULL, config->core_id);
-        MSC_GOTO_ON_FALSE(task_created, ESP_ERR_NO_MEM);
-    }
-
-    return ESP_OK;
-
-fail:
-    s_msc_driver = NULL;
-    usb_host_client_deregister(driver->client_handle);
-    if (driver->all_events_handled) {
-        vSemaphoreDelete(driver->all_events_handled);
-    }
-    free(driver);
-    return ret;
-}
-
-esp_err_t msc_host_uninstall(void)
-{
-    // Make sure msc driver is installed,
-    // not being uninstalled from other task
-    // and no msc device is registered
-    MSC_ENTER_CRITICAL();
-    MSC_RETURN_ON_FALSE_CRITICAL( s_msc_driver != NULL, ESP_ERR_INVALID_STATE );
-    MSC_RETURN_ON_FALSE_CRITICAL( !s_msc_driver->end_client_event_handling, ESP_ERR_INVALID_STATE );
-    MSC_RETURN_ON_FALSE_CRITICAL( STAILQ_EMPTY(&devices_tailq), ESP_ERR_INVALID_STATE );
-    s_msc_driver->end_client_event_handling = true;
-    MSC_EXIT_CRITICAL();
-
-    xSemaphoreTake(s_msc_driver->all_events_handled, portMAX_DELAY);
-    vSemaphoreDelete(s_msc_driver->all_events_handled);
-    free(s_msc_driver);
-    s_msc_driver = NULL;
-    return ESP_OK;
-}
-
-esp_err_t msc_host_install_device(uint8_t device_address, msc_host_device_handle_t *msc_device_handle)
-{
-    esp_err_t ret;
-    uint32_t block_size, block_count;
-    const usb_config_desc_t *config_desc;
-    msc_device_t *msc_device;
-    uint8_t lun;
-    size_t transfer_size = 512; // Normally the smallest block size
-
-    MSC_GOTO_ON_FALSE( msc_device = calloc(1, sizeof(msc_device_t)), ESP_ERR_NO_MEM );
-
-    MSC_ENTER_CRITICAL();
-    MSC_GOTO_ON_FALSE_CRITICAL( s_msc_driver, ESP_ERR_INVALID_STATE );
-    MSC_GOTO_ON_FALSE_CRITICAL( s_msc_driver->client_handle, ESP_ERR_INVALID_STATE );
-    STAILQ_INSERT_TAIL(&devices_tailq, msc_device, tailq_entry);
-    MSC_EXIT_CRITICAL();
-
-    MSC_GOTO_ON_FALSE( msc_device->transfer_done = xSemaphoreCreateBinary(), ESP_ERR_NO_MEM);
-    MSC_GOTO_ON_ERROR( usb_host_device_open(s_msc_driver->client_handle, device_address, &msc_device->handle) );
-    MSC_GOTO_ON_ERROR( usb_host_get_active_config_descriptor(msc_device->handle, &config_desc) );
-    MSC_GOTO_ON_ERROR( extract_config_from_descriptor(config_desc, &msc_device->config) );
-    MSC_GOTO_ON_ERROR( usb_host_transfer_alloc(transfer_size, 0, &msc_device->xfer) );
-    MSC_GOTO_ON_ERROR( usb_host_interface_claim(s_msc_driver->client_handle,
-                                                msc_device->handle,
-                                                msc_device->config.iface_num, 0) );
-
-    MSC_GOTO_ON_ERROR( msc_get_max_lun(msc_device, &lun) );
-    MSC_GOTO_ON_ERROR( scsi_cmd_inquiry(msc_device) );
-    MSC_GOTO_ON_ERROR( msc_wait_for_ready_state(msc_device, WAIT_FOR_READY_TIMEOUT_MS) );
-    MSC_GOTO_ON_ERROR( scsi_cmd_read_capacity(msc_device, &block_size, &block_count) );
-
-    // Configuration descriptor size of simple MSC device is 32 bytes.
-    if (config_desc->wTotalLength != 32) {
-        ESP_LOGE(TAG, "COMPOSITE DEVICES UNSUPPORTED");
-    }
-
-    msc_device->disk.block_size = block_size;
-    msc_device->disk.block_count = block_count;
-
-    if (block_size > transfer_size) {
-        usb_transfer_t *larger_xfer;
-        MSC_GOTO_ON_ERROR( usb_host_transfer_alloc(block_size, 0, &larger_xfer) );
-        usb_host_transfer_free(msc_device->xfer);
-        msc_device->xfer = larger_xfer;
-    }
-
-    *msc_device_handle = msc_device;
-
-    return ESP_OK;
-
-fail:
-    msc_deinit_device(msc_device, true);
-    return ret;
-}
-
-esp_err_t msc_host_uninstall_device(msc_host_device_handle_t device)
-{
-    MSC_RETURN_ON_INVALID_ARG(device);
-    return msc_deinit_device((msc_device_t *)device, false);
-}
-
-
-esp_err_t msc_host_read_sector(msc_host_device_handle_t device, size_t sector, void *data, size_t size)
-{
-    MSC_RETURN_ON_INVALID_ARG(device);
-    msc_device_t *dev = (msc_device_t *)device;
-
-    return scsi_cmd_read10(dev, data, sector, 1, dev->disk.block_size);
-}
-
-esp_err_t msc_host_write_sector(msc_host_device_handle_t device, size_t sector, const void *data, size_t size)
-{
-    MSC_RETURN_ON_INVALID_ARG(device);
-    msc_device_t *dev = (msc_device_t *)device;
-
-    return scsi_cmd_write10(dev, data, sector, 1, dev->disk.block_size);
-}
-
-esp_err_t msc_host_handle_events(uint32_t timeout_ms)
-{
-    MSC_RETURN_ON_FALSE(s_msc_driver != NULL, ESP_ERR_INVALID_STATE);
-
-    return usb_host_client_handle_events(s_msc_driver->client_handle, timeout_ms);
-}
-
-static esp_err_t msc_read_string_desc(msc_device_t *dev, uint8_t index, wchar_t *str)
-{
-    if (index == 0) {
-        // String descriptor not available
-        str[0] = 0;
-        return ESP_OK;
-    }
-
-    usb_transfer_t *xfer = dev->xfer;
-    USB_SETUP_PACKET_INIT_GET_STR_DESC((usb_setup_packet_t *)xfer->data_buffer, index, 0x409, 64);
-    MSC_RETURN_ON_ERROR( msc_control_transfer(dev, xfer, USB_SETUP_PACKET_SIZE + 64) );
-
-    usb_standard_desc_t *desc = (usb_standard_desc_t *)(xfer->data_buffer + USB_SETUP_PACKET_SIZE);
-    wchar_t *data = (wchar_t *)(xfer->data_buffer + USB_SETUP_PACKET_SIZE + 2);
-    size_t len = MIN((desc->bLength - USB_STANDARD_DESC_SIZE) / 2, MSC_STR_DESC_SIZE - 1);
-
-    wcsncpy(str, data, len);
-    str[len] = 0;
-
-    return ESP_OK;
-}
-
-esp_err_t msc_host_get_device_info(msc_host_device_handle_t device, msc_host_device_info_t *info)
-{
-    MSC_RETURN_ON_INVALID_ARG(device);
-    MSC_RETURN_ON_INVALID_ARG(info);
-
-    msc_device_t *dev = (msc_device_t *)device;
-    const usb_device_desc_t *desc;
-
-    MSC_RETURN_ON_ERROR( usb_host_get_device_descriptor(dev->handle, &desc) );
-
-    info->idProduct = desc->idProduct;
-    info->idVendor = desc->idVendor;
-    info->sector_size = dev->disk.block_size;
-    info->sector_count = dev->disk.block_count;
-
-    MSC_RETURN_ON_ERROR( msc_read_string_desc(dev, desc->iManufacturer, info->iManufacturer) );
-    MSC_RETURN_ON_ERROR( msc_read_string_desc(dev, desc->iProduct, info->iProduct) );
-    MSC_RETURN_ON_ERROR( msc_read_string_desc(dev, desc->iSerialNumber, info->iSerialNumber) );
-
-    return ESP_OK;
-}
-
-esp_err_t msc_host_print_descriptors(msc_host_device_handle_t device)
-{
-    msc_device_t *dev = (msc_device_t *)device;
-    const usb_device_desc_t *device_desc;
-    const usb_config_desc_t *config_desc;
-    MSC_RETURN_ON_ERROR( usb_host_get_device_descriptor(dev->handle, &device_desc) );
-    MSC_RETURN_ON_ERROR( usb_host_get_active_config_descriptor(dev->handle, &config_desc) );
-    usb_print_device_descriptor(device_desc);
-    usb_print_config_descriptor(config_desc, NULL);
-    return ESP_OK;
-}
-
-static void transfer_callback(usb_transfer_t *transfer)
-{
-    msc_device_t *device = (msc_device_t *)transfer->context;
-
-    if (transfer->status != USB_TRANSFER_STATUS_COMPLETED) {
-        ESP_LOGE("Transfer failed", "Status %d", transfer->status);
-    }
-
-    device->transfer_status = transfer->status;
-    xSemaphoreGive(device->transfer_done);
-}
-
-static esp_err_t wait_for_transfer_done(usb_transfer_t *xfer)
-{
-    msc_device_t *device = (msc_device_t *)xfer->context;
-    BaseType_t received = xSemaphoreTake(device->transfer_done, pdMS_TO_TICKS(xfer->timeout_ms));
-
-    if (received != pdTRUE) {
-        usb_host_endpoint_halt(xfer->device_handle, xfer->bEndpointAddress);
-        usb_host_endpoint_flush(xfer->device_handle, xfer->bEndpointAddress);
-        xSemaphoreTake(device->transfer_done, portMAX_DELAY);
-        return ESP_ERR_TIMEOUT;
-    }
-
-    return (device->transfer_status == USB_TRANSFER_STATUS_COMPLETED) ? ESP_OK : ESP_FAIL;
-}
-
-static inline bool is_in_endpoint(uint8_t endpoint)
-{
-    return endpoint & USB_B_ENDPOINT_ADDRESS_EP_DIR_MASK ? true : false;
-}
-
-esp_err_t msc_bulk_transfer(msc_device_t *device, uint8_t *data, size_t size, msc_endpoint_t ep)
-{
-    usb_transfer_t *xfer = device->xfer;
-    MSC_RETURN_ON_FALSE(size <= xfer->data_buffer_size, ESP_ERR_INVALID_SIZE);
-    uint8_t endpoint = (ep == MSC_EP_IN) ? device->config.bulk_in_ep : device->config.bulk_out_ep;
-
-    if (is_in_endpoint(endpoint)) {
-        xfer->num_bytes = usb_round_up_to_mps(size, device->config.bulk_in_mps);
-    } else {
-        memcpy(xfer->data_buffer, data, size);
-        xfer->num_bytes = size;
-    }
-
-    xfer->device_handle = device->handle;
-    xfer->bEndpointAddress = endpoint;
-    xfer->callback = transfer_callback;
-    xfer->timeout_ms = 1000;
-    xfer->context = device;
-
-    MSC_RETURN_ON_ERROR( usb_host_transfer_submit(xfer) );
-    MSC_RETURN_ON_ERROR( wait_for_transfer_done(xfer) );
-
-    if (is_in_endpoint(endpoint)) {
-        memcpy(data, xfer->data_buffer, size);
-    }
-
-    return ESP_OK;
-}
-
-esp_err_t msc_control_transfer(msc_device_t *device, usb_transfer_t *xfer, size_t len)
-{
-    xfer->device_handle = device->handle;
-    xfer->bEndpointAddress = 0;
-    xfer->callback = transfer_callback;
-    xfer->timeout_ms = 1000;
-    xfer->num_bytes = len;
-    xfer->context = device;
-
-    MSC_RETURN_ON_ERROR( usb_host_transfer_submit_control(s_msc_driver->client_handle, xfer));
-    return wait_for_transfer_done(xfer);
-}
diff --git a/examples/peripherals/usb/host/msc/components/msc/src/msc_host_vfs.c b/examples/peripherals/usb/host/msc/components/msc/src/msc_host_vfs.c
deleted file mode 100644
index bb45742bd1..0000000000
--- a/examples/peripherals/usb/host/msc/components/msc/src/msc_host_vfs.c
+++ /dev/null
@@ -1,124 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2015-2021 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-
-#include <stdint.h>
-#include <stdio.h>
-#include <string.h>
-#include <sys/param.h>
-#include "msc_common.h"
-#include "msc_host_vfs.h"
-#include "diskio_impl.h"
-#include "ffconf.h"
-#include "ff.h"
-
-#define DRIVE_STR_LEN 3
-
-typedef struct msc_host_vfs {
-    char drive[DRIVE_STR_LEN];
-    char *base_path;
-    uint8_t pdrv;
-} msc_host_vfs_t;
-
-static const char *TAG = "MSC VFS";
-
-static esp_err_t msc_format_storage(size_t block_size, size_t allocation_size, const char *drv)
-{
-    void *workbuf = NULL;
-    const size_t workbuf_size = 4096;
-
-    MSC_RETURN_ON_FALSE( workbuf = ff_memalloc(workbuf_size), ESP_ERR_NO_MEM );
-
-    // Valid value of cluster size is between sector_size and 128 * sector_size.
-    size_t cluster_size = MIN(MAX(allocation_size, block_size), 128 * block_size);
-    const MKFS_PARM opt = {(BYTE)(FM_ANY | FM_SFD), 0, 0, 0, cluster_size};
-    FRESULT err = f_mkfs(drv, &opt, workbuf, workbuf_size);
-    if (err) {
-        ESP_LOGE(TAG, "Formatting failed with error: %d", err);
-        free(workbuf);
-        return ESP_ERR_MSC_FORMAT_FAILED;
-    }
-
-    free(workbuf);
-    return ESP_OK;
-}
-
-static void dealloc_msc_vfs(msc_host_vfs_t *vfs)
-{
-    free(vfs->base_path);
-    free(vfs);
-}
-
-esp_err_t msc_host_vfs_register(msc_host_device_handle_t device,
-                                const char *base_path,
-                                const esp_vfs_fat_mount_config_t *mount_config,
-                                msc_host_vfs_handle_t *vfs_handle)
-{
-    MSC_RETURN_ON_INVALID_ARG(device);
-    MSC_RETURN_ON_INVALID_ARG(base_path);
-    MSC_RETURN_ON_INVALID_ARG(mount_config);
-    MSC_RETURN_ON_INVALID_ARG(vfs_handle);
-
-    FATFS *fs = NULL;
-    BYTE pdrv;
-    bool diskio_registered = false;
-    esp_err_t ret = ESP_ERR_MSC_MOUNT_FAILED;
-    msc_device_t *dev = (msc_device_t *)device;
-    size_t block_size = dev->disk.block_size;
-    size_t alloc_size = mount_config->allocation_unit_size;
-
-    msc_host_vfs_t *vfs = calloc(1, sizeof(msc_host_vfs_t));
-    MSC_RETURN_ON_FALSE(vfs != NULL, ESP_ERR_NO_MEM);
-
-    MSC_GOTO_ON_ERROR( ff_diskio_get_drive(&pdrv) );
-
-    ff_diskio_register_msc(pdrv, &dev->disk);
-    char drive[DRIVE_STR_LEN] = {(char)('0' + pdrv), ':', 0};
-    diskio_registered = true;
-
-    strncpy(vfs->drive, drive, DRIVE_STR_LEN);
-    MSC_GOTO_ON_FALSE( vfs->base_path = strdup(base_path), ESP_ERR_NO_MEM );
-    vfs->pdrv = pdrv;
-
-    MSC_GOTO_ON_ERROR( esp_vfs_fat_register(base_path, drive, mount_config->max_files, &fs) );
-
-    FRESULT fresult = f_mount(fs, drive, 1);
-
-    if ( fresult != FR_OK) {
-        if (mount_config->format_if_mount_failed &&
-                (fresult == FR_NO_FILESYSTEM || fresult == FR_INT_ERR)) {
-            MSC_GOTO_ON_ERROR( msc_format_storage(block_size, alloc_size, drive) );
-            MSC_GOTO_ON_FALSE( f_mount(fs, drive, 0) == FR_OK, ESP_ERR_MSC_MOUNT_FAILED );
-        } else {
-            goto fail;
-        }
-    }
-
-    *vfs_handle = vfs;
-    return ESP_OK;
-
-fail:
-    if (diskio_registered) {
-        ff_diskio_unregister(pdrv);
-    }
-    esp_vfs_fat_unregister_path(base_path);
-    if(fs) {
-        f_mount(NULL, drive, 0);
-    }
-    dealloc_msc_vfs(vfs);
-    return ret;
-}
-
-esp_err_t msc_host_vfs_unregister(msc_host_vfs_handle_t vfs_handle)
-{
-    MSC_RETURN_ON_INVALID_ARG(vfs_handle);
-    msc_host_vfs_t *vfs = (msc_host_vfs_t *)vfs_handle;
-
-    f_mount(NULL, vfs->drive, 0);
-    ff_diskio_unregister(vfs->pdrv);
-    esp_vfs_fat_unregister_path(vfs->base_path);
-    dealloc_msc_vfs(vfs);
-    return ESP_OK;
-}
diff --git a/examples/peripherals/usb/host/msc/components/msc/src/msc_scsi_bot.c b/examples/peripherals/usb/host/msc/components/msc/src/msc_scsi_bot.c
deleted file mode 100644
index 2e548f0b9e..0000000000
--- a/examples/peripherals/usb/host/msc/components/msc/src/msc_scsi_bot.c
+++ /dev/null
@@ -1,434 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2015-2021 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-
-#include <stdbool.h>
-#include <stdint.h>
-#include "esp_log.h"
-#include <stdio.h>
-#include <stdlib.h>
-#include <string.h>
-#include <assert.h>
-#include "esp_check.h"
-#include "esp_log.h"
-#include "msc_common.h"
-#include "msc_scsi_bot.h"
-
-#define TAG "USB_MSC_SCSI"
-
-/* --------------------------- SCSI Definitions ----------------------------- */
-#define CMD_SENSE_VALID_BIT (1 << 7)
-#define SCSI_FLAG_DPO (1<<4)
-#define SCSI_FLAG_FUA (1<<3)
-
-#define SCSI_CMD_FORMAT_UNIT 0x04
-#define SCSI_CMD_INQUIRY 0x12
-#define SCSI_CMD_MODE_SELECT 0x55
-#define SCSI_CMD_MODE_SENSE 0x5A
-#define SCSI_CMD_PREVENT_ALLOW_MEDIUM_REMOVAL 0x1E
-#define SCSI_CMD_READ10 0x28
-#define SCSI_CMD_READ12 0xA8
-#define SCSI_CMD_READ_CAPACITY 0x25
-#define SCSI_CMD_READ_FORMAT_CAPACITIES 0x23
-#define SCSI_CMD_REQUEST_SENSE 0x03
-#define SCSI_CMD_REZERO 0x01
-#define SCSI_CMD_SEEK10 0x2B
-#define SCSI_CMD_SEND_DIAGNOSTIC 0x1D
-#define SCSI_CMD_START_STOP Unit 0x1B
-#define SCSI_CMD_TEST_UNIT_READY 0x00
-#define SCSI_CMD_VERIFY 0x2F
-#define SCSI_CMD_WRITE10 0x2A
-#define SCSI_CMD_WRITE12 0xAA
-#define SCSI_CMD_WRITE_AND_VERIFY 0x2E
-
-#define IN_DIR   CWB_FLAG_DIRECTION_IN
-#define OUT_DIR  0
-
-#define INQUIRY_VID_SIZE    8
-#define INQUIRY_PID_SIZE    16
-#define INQUIRY_REV_SIZE    4
-
-#define CBW_CMD_SIZE(cmd) (sizeof(cmd) - sizeof(msc_cbw_t))
-
-#define CBW_BASE_INIT(dir, cbw_len, data_len)   \
-    .base = {                                   \
-        .signature = 0x43425355,                \
-        .tag = ++cbw_tag,                       \
-        .flags = dir,                           \
-        .lun = 0,                               \
-        .data_length = data_len,                \
-        .cbw_length = cbw_len,                  \
-    }
-
-#define FEATURE_SELECTOR_ENDPOINT   0
-#define CSW_SIGNATURE   0x53425355
-#define CBW_SIZE        31
-
-#define USB_MASS_REQ_INIT_RESET(ctrl_req_ptr, intf_num) ({                  \
-    (ctrl_req_ptr)->bmRequestType = USB_BM_REQUEST_TYPE_DIR_OUT |           \
-                                    USB_BM_REQUEST_TYPE_TYPE_CLASS |        \
-                                    USB_BM_REQUEST_TYPE_RECIP_INTERFACE;    \
-    (ctrl_req_ptr)->bRequest = 0xFF;                                        \
-    (ctrl_req_ptr)->wValue = 0;                                             \
-    (ctrl_req_ptr)->wIndex = (intf_num);                                    \
-    (ctrl_req_ptr)->wLength = 0;                                            \
-})
-
-#define USB_MASS_REQ_INIT_GET_MAX_LUN(ctrl_req_ptr, intf_num) ({            \
-    (ctrl_req_ptr)->bmRequestType = USB_BM_REQUEST_TYPE_DIR_IN |            \
-                                    USB_BM_REQUEST_TYPE_TYPE_CLASS |        \
-                                    USB_BM_REQUEST_TYPE_RECIP_INTERFACE;    \
-    (ctrl_req_ptr)->bRequest = 0xFE;                                        \
-    (ctrl_req_ptr)->wValue = 0;                                             \
-    (ctrl_req_ptr)->wIndex = (intf_num);                                    \
-    (ctrl_req_ptr)->wLength = 1;                                            \
-})
-
-#define USB_SETUP_PACKET_INIT_CLEAR_FEATURE_EP(ctrl_req_ptr, ep_num) ({     \
-    (ctrl_req_ptr)->bmRequestType = USB_BM_REQUEST_TYPE_DIR_OUT |           \
-                                    USB_BM_REQUEST_TYPE_TYPE_STANDARD |     \
-                                    USB_BM_REQUEST_TYPE_RECIP_ENDPOINT;     \
-    (ctrl_req_ptr)->bRequest = USB_B_REQUEST_CLEAR_FEATURE;                 \
-    (ctrl_req_ptr)->wValue = FEATURE_SELECTOR_ENDPOINT;                     \
-    (ctrl_req_ptr)->wIndex = (ep_num);                                      \
-    (ctrl_req_ptr)->wLength = 0;                                            \
-})
-
-#define CWB_FLAG_DIRECTION_IN (1<<7) // device -> host
-
-/**
- * @brief Command Block Wrapper structure
- */
-typedef struct __attribute__((packed))
-{
-    uint32_t signature;
-    uint32_t tag;
-    uint32_t data_length;
-    uint8_t flags;
-    uint8_t lun;
-    uint8_t cbw_length;
-} msc_cbw_t;
-
-/**
- * @brief Command Status Wrapper structure
- */
-typedef struct __attribute__((packed))
-{
-    uint32_t signature;
-    uint32_t tag;
-    uint32_t dataResidue;
-    uint8_t status;
-} msc_csw_t;
-
-typedef struct __attribute__((packed))
-{
-    msc_cbw_t base;
-    uint8_t opcode;
-    uint8_t flags;
-    uint32_t address;
-    uint8_t reserved1;
-    uint16_t length;
-    uint8_t reserved2[3];
-} cbw_read10_t;
-
-typedef struct __attribute__((packed))
-{
-    msc_cbw_t base;
-    uint8_t opcode;
-    uint8_t flags;
-    uint32_t address;
-    uint8_t reserved1;
-    uint16_t length;
-    uint8_t reserved2[1];
-} cbw_write10_t;
-
-typedef struct __attribute__((packed))
-{
-    msc_cbw_t base;
-    uint8_t opcode;
-    uint8_t flags;
-    uint32_t address;
-    uint8_t reserved[6];
-} cbw_read_capacity_t;
-
-typedef struct __attribute__((packed))
-{
-    uint32_t block_count;
-    uint32_t block_size;
-} cbw_read_capacity_response_t;
-
-typedef struct __attribute__((packed))
-{
-    msc_cbw_t base;
-    uint8_t opcode;
-    uint8_t flags;
-    uint8_t reserved[10];
-} cbw_unit_ready_t;
-
-typedef struct __attribute__((packed))
-{
-    msc_cbw_t base;
-    uint8_t opcode;
-    uint8_t flags;
-    uint8_t reserved_0[2];
-    uint8_t allocation_length;
-    uint8_t reserved_1[7];
-} cbw_sense_t;
-
-typedef struct __attribute__((packed))
-{
-    uint8_t error_code;
-    uint8_t reserved_0;
-    uint8_t sense_key;
-    uint32_t info;
-    uint8_t sense_len;
-    uint32_t reserved_1;
-    uint8_t sense_code;
-    uint8_t sense_code_qualifier;
-    uint32_t reserved_2;
-} cbw_sense_response_t;
-
-typedef struct __attribute__((packed))
-{
-    msc_cbw_t base;
-    uint8_t opcode;
-    uint8_t flags;
-    uint8_t page_code;
-    uint8_t reserved_0;
-    uint8_t allocation_length;
-    uint8_t reserved_1[7];
-} cbw_inquiry_t;
-
-typedef struct __attribute__((packed))
-{
-    msc_cbw_t base;
-    uint8_t opcode;
-    uint8_t flags;
-    uint8_t pc_page_code;
-    uint8_t reserved_1[4];
-    uint16_t parameter_list_length;
-    uint8_t reserved_2[3];
-} mode_sense_t;
-
-typedef struct __attribute__((packed))
-{
-    uint8_t data[8];
-} mode_sense_response_t;
-
-typedef struct __attribute__((packed))
-{
-    msc_cbw_t base;
-    uint8_t opcode;
-    uint8_t flags;
-    uint8_t reserved_1[2];
-    uint8_t prevent;
-    uint8_t reserved_2[7];
-} prevent_allow_medium_removal_t;
-
-typedef struct __attribute__((packed))
-{
-    uint8_t data[36];
-} cbw_inquiry_response_t;
-
-// Unique number based on which MSC protocol pairs request and response
-static uint32_t cbw_tag;
-
-static esp_err_t check_csw(msc_csw_t *csw, uint32_t tag)
-{
-    bool csw_ok = csw->signature == CSW_SIGNATURE && csw->tag == tag &&
-                  csw->dataResidue == 0 && csw->status == 0;
-
-    if (!csw_ok) {
-        ESP_LOGD(TAG, "CSW failed: status %d", csw->status);
-    }
-
-    return csw_ok ? ESP_OK : ESP_FAIL;
-}
-
-static esp_err_t clear_feature(msc_device_t *device, uint8_t endpoint)
-{
-    usb_device_handle_t dev = device->handle;
-    usb_transfer_t *xfer = device->xfer;
-
-    MSC_RETURN_ON_ERROR( usb_host_endpoint_clear(dev, endpoint) );
-    USB_SETUP_PACKET_INIT_CLEAR_FEATURE_EP((usb_setup_packet_t *)xfer->data_buffer, endpoint);
-    MSC_RETURN_ON_ERROR( msc_control_transfer(device, xfer, USB_SETUP_PACKET_SIZE) );
-
-    return ESP_OK;
-}
-
-esp_err_t msc_mass_reset(msc_device_t *device)
-{
-    usb_transfer_t *xfer = device->xfer;
-
-    USB_MASS_REQ_INIT_RESET((usb_setup_packet_t *)xfer->data_buffer, 0);
-    MSC_RETURN_ON_ERROR( msc_control_transfer(device, xfer, USB_SETUP_PACKET_SIZE) );
-
-    return ESP_OK;
-}
-
-esp_err_t msc_get_max_lun(msc_device_t *device, uint8_t *lun)
-{
-    usb_transfer_t *xfer = device->xfer;
-
-    USB_MASS_REQ_INIT_GET_MAX_LUN((usb_setup_packet_t *)xfer->data_buffer, 0);
-    MSC_RETURN_ON_ERROR( msc_control_transfer(device, xfer, USB_SETUP_PACKET_SIZE + 1) );
-
-    *lun = xfer->data_buffer[USB_SETUP_PACKET_SIZE];
-
-    return ESP_OK;
-}
-
-static esp_err_t bot_execute_command(msc_device_t *device, msc_cbw_t *cbw, void *data, size_t size)
-{
-    msc_csw_t csw;
-    msc_endpoint_t ep = (cbw->flags & CWB_FLAG_DIRECTION_IN) ? MSC_EP_IN : MSC_EP_OUT;
-
-    MSC_RETURN_ON_ERROR( msc_bulk_transfer(device, (uint8_t *)cbw, CBW_SIZE, MSC_EP_OUT) );
-
-    if (data) {
-        MSC_RETURN_ON_ERROR( msc_bulk_transfer(device, (uint8_t *)data, size, ep) );
-    }
-
-    esp_err_t  err = msc_bulk_transfer(device, (uint8_t *)&csw, sizeof(msc_csw_t), MSC_EP_IN);
-
-    if (err ==  ESP_FAIL && device->transfer_status == USB_TRANSFER_STATUS_STALL) {
-        ESP_RETURN_ON_ERROR( clear_feature(device, MSC_EP_IN), TAG, "Clear feature failed" );
-        // Try to read csw again after clearing feature
-        err = msc_bulk_transfer(device, (uint8_t *)&csw, sizeof(msc_csw_t), MSC_EP_IN);
-        if (err) {
-            ESP_RETURN_ON_ERROR( clear_feature(device, MSC_EP_IN), TAG, "Clear feature failed" );
-            ESP_RETURN_ON_ERROR( msc_mass_reset(device), TAG, "Mass reset failed" );
-            return ESP_FAIL;
-        }
-    }
-
-    MSC_RETURN_ON_ERROR(err);
-
-    return check_csw(&csw, cbw->tag);
-}
-
-
-esp_err_t scsi_cmd_read10(msc_device_t *device,
-                          uint8_t *data,
-                          uint32_t sector_address,
-                          uint32_t num_sectors,
-                          uint32_t sector_size)
-{
-    cbw_read10_t cbw = {
-        CBW_BASE_INIT(IN_DIR, CBW_CMD_SIZE(cbw_read10_t), num_sectors * sector_size),
-        .opcode = SCSI_CMD_READ10,
-        .flags = 0, // lun
-        .address = __builtin_bswap32(sector_address),
-        .length = __builtin_bswap16(num_sectors),
-    };
-
-    return bot_execute_command(device, &cbw.base, data, num_sectors * sector_size);
-}
-
-esp_err_t scsi_cmd_write10(msc_device_t *device,
-                           const uint8_t *data,
-                           uint32_t sector_address,
-                           uint32_t num_sectors,
-                           uint32_t sector_size)
-{
-    cbw_write10_t cbw = {
-        CBW_BASE_INIT(OUT_DIR, CBW_CMD_SIZE(cbw_write10_t), num_sectors * sector_size),
-        .opcode = SCSI_CMD_WRITE10,
-        .address = __builtin_bswap32(sector_address),
-        .length = __builtin_bswap16(num_sectors),
-    };
-
-    return bot_execute_command(device, &cbw.base, (void *)data, num_sectors * sector_size);
-}
-
-esp_err_t scsi_cmd_read_capacity(msc_device_t *device, uint32_t *block_size, uint32_t *block_count)
-{
-    cbw_read_capacity_response_t response;
-
-    cbw_read_capacity_t cbw = {
-        CBW_BASE_INIT(IN_DIR, CBW_CMD_SIZE(cbw_read_capacity_t), sizeof(response)),
-        .opcode = SCSI_CMD_READ_CAPACITY,
-    };
-
-    MSC_RETURN_ON_ERROR( bot_execute_command(device, &cbw.base, &response, sizeof(response)) );
-
-    *block_count = __builtin_bswap32(response.block_count);
-    *block_size = __builtin_bswap32(response.block_size);
-
-    return ESP_OK;
-}
-
-esp_err_t scsi_cmd_unit_ready(msc_device_t *device)
-{
-    cbw_unit_ready_t cbw = {
-        CBW_BASE_INIT(IN_DIR, CBW_CMD_SIZE(cbw_unit_ready_t), 0),
-        .opcode = SCSI_CMD_TEST_UNIT_READY,
-    };
-
-    return bot_execute_command(device, &cbw.base, NULL, 0);
-}
-
-esp_err_t scsi_cmd_sense(msc_device_t *device, scsi_sense_data_t *sense)
-{
-    cbw_sense_response_t response;
-
-    cbw_sense_t cbw = {
-        CBW_BASE_INIT(IN_DIR, CBW_CMD_SIZE(cbw_sense_t), sizeof(response)),
-        .opcode = SCSI_CMD_REQUEST_SENSE,
-        .allocation_length = sizeof(response),
-    };
-
-    MSC_RETURN_ON_ERROR( bot_execute_command(device, &cbw.base, &response, sizeof(response)) );
-
-    if (sense->key) {
-        ESP_LOGD(TAG, "sense_key: 0x%02X, code: 0x%02X, qualifier: 0x%02X",
-                 response.sense_key, response.sense_code, response.sense_code_qualifier);
-    }
-
-    sense->key = response.sense_key;
-    sense->code = response.sense_code;
-    sense->code_q = response.sense_code_qualifier;
-
-    return ESP_OK;
-}
-
-esp_err_t scsi_cmd_inquiry(msc_device_t *device)
-{
-    cbw_inquiry_response_t response = { 0 };
-
-    cbw_inquiry_t cbw = {
-        CBW_BASE_INIT(IN_DIR, CBW_CMD_SIZE(cbw_inquiry_t), sizeof(response)),
-        .opcode = SCSI_CMD_INQUIRY,
-        .allocation_length = sizeof(response),
-    };
-
-    return bot_execute_command(device, &cbw.base, &response, sizeof(response) );
-}
-
-esp_err_t scsi_cmd_mode_sense(msc_device_t *device)
-{
-    mode_sense_response_t response = { 0 };
-
-    mode_sense_t cbw = {
-        CBW_BASE_INIT(IN_DIR, CBW_CMD_SIZE(mode_sense_t), sizeof(response)),
-        .opcode = SCSI_CMD_MODE_SENSE,
-        .pc_page_code = 0x3F,
-        .parameter_list_length = sizeof(response),
-    };
-
-    return bot_execute_command(device, &cbw.base, &response, sizeof(response) );
-}
-
-esp_err_t scsi_cmd_prevent_removal(msc_device_t *device, bool prevent)
-{
-    prevent_allow_medium_removal_t cbw = {
-        CBW_BASE_INIT(OUT_DIR, CBW_CMD_SIZE(prevent_allow_medium_removal_t), 0),
-        .opcode = SCSI_CMD_PREVENT_ALLOW_MEDIUM_REMOVAL,
-        .prevent = 1,
-    };
-
-    return bot_execute_command(device, &cbw.base, NULL, 0);
-}
diff --git a/examples/peripherals/usb/host/msc/components/msc/test/CMakeLists.txt b/examples/peripherals/usb/host/msc/components/msc/test/CMakeLists.txt
deleted file mode 100644
index 829f046e33..0000000000
--- a/examples/peripherals/usb/host/msc/components/msc/test/CMakeLists.txt
+++ /dev/null
@@ -1,3 +0,0 @@
-idf_component_register(SRC_DIRS .
-                       INCLUDE_DIRS .
-                       REQUIRES unity usb msc tinyusb)
diff --git a/examples/peripherals/usb/host/msc/components/msc/test/msc_device.c b/examples/peripherals/usb/host/msc/components/msc/test/msc_device.c
deleted file mode 100644
index 03dd21020d..0000000000
--- a/examples/peripherals/usb/host/msc/components/msc/test/msc_device.c
+++ /dev/null
@@ -1,302 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2019 Ha Thach (tinyusb.org)
- *
- * SPDX-License-Identifier: MIT
- *
- * SPDX-FileContributor: 2019-2021 Espressif Systems (Shanghai) CO LTD
- *
- */
-
-/*
- * The MIT License (MIT)
- *
- * Copyright (c) 2019 Ha Thach (tinyusb.org)
- *
- * Permission is hereby granted, free of charge, to any person obtaining a copy
- * of this software and associated documentation files (the "Software"), to deal
- * in the Software without restriction, including without limitation the rights
- * to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
- * copies of the Software, and to permit persons to whom the Software is
- * furnished to do so, subject to the following conditions:
- *
- * The above copyright notice and this permission notice shall be included in
- * all copies or substantial portions of the Software.
- *
- * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
- * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
- * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
- * AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
- * LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
- * OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN
- * THE SOFTWARE.
- *
- */
-
-#include <stdint.h>
-#include "esp_log.h"
-#include "freertos/FreeRTOS.h"
-#include "freertos/task.h"
-#include "tinyusb.h"
-#include "test_common.h"
-#include "soc/soc_caps.h"
-
-#if SOC_USB_OTG_SUPPORTED
-
-#define MASS_STORAGE_CLASS  0x08
-#define SCSI_COMMAND_SET    0x06
-#define BULK_ONLY_TRANSFER  0x50
-
-static const char *TAG = "msc_example";
-
-
-/**** Kconfig driven Descriptor ****/
-static const tusb_desc_device_t device_descriptor = {
-    .bLength = sizeof(device_descriptor),
-    .bDescriptorType = TUSB_DESC_DEVICE,
-    .bcdUSB = 0x0200,
-    .bDeviceClass = MASS_STORAGE_CLASS,
-    .bDeviceSubClass = SCSI_COMMAND_SET,
-    .bDeviceProtocol = BULK_ONLY_TRANSFER,
-    .bMaxPacketSize0 = CFG_TUD_ENDPOINT0_SIZE,
-    .idVendor = USB_ESPRESSIF_VID,
-    .idProduct = 0x1234,
-    .bcdDevice = 0x0100,
-    .iManufacturer = 0x01,
-    .iProduct = 0x02,
-    .iSerialNumber = 0x03,
-    .bNumConfigurations = 0x01
-};
-
-const uint16_t msc_desc_config_len = TUD_CONFIG_DESC_LEN + CFG_TUD_MSC * TUD_MSC_DESC_LEN;
-static const uint8_t msc_desc_configuration[] = {
-    TUD_CONFIG_DESCRIPTOR(1, 4, 0, msc_desc_config_len, TUSB_DESC_CONFIG_ATT_REMOTE_WAKEUP, 100),
-    TUD_MSC_DESCRIPTOR(0, 5, 1, 0x80 | 1, 64),
-};
-
-
-void device_app(void)
-{
-    ESP_LOGI(TAG, "USB initialization");
-
-    tinyusb_config_t tusb_cfg = {
-        .device_descriptor = &device_descriptor,
-        .configuration_descriptor = msc_desc_configuration
-    };
-
-    ESP_ERROR_CHECK(tinyusb_driver_install(&tusb_cfg));
-    ESP_LOGI(TAG, "USB initialization DONE");
-
-    while (1) {
-        vTaskDelay(100);
-    }
-}
-
-// whether host does safe-eject
-static bool ejected = false;
-
-// Some MCU doesn't have enough 8KB SRAM to store the whole disk
-// We will use Flash as read-only disk with board that has
-// CFG_EXAMPLE_MSC_READONLY defined
-
-uint8_t msc_disk[DISK_BLOCK_NUM][DISK_BLOCK_SIZE] = {
-    //------------- Block0: Boot Sector -------------//
-    // byte_per_sector    = DISK_BLOCK_SIZE; fat12_sector_num_16  = DISK_BLOCK_NUM;
-    // sector_per_cluster = 1; reserved_sectors = 1;
-    // fat_num            = 1; fat12_root_entry_num = 16;
-    // sector_per_fat     = 1; sector_per_track = 1; head_num = 1; hidden_sectors = 0;
-    // drive_number       = 0x80; media_type = 0xf8; extended_boot_signature = 0x29;
-    // filesystem_type    = "FAT12   "; volume_serial_number = 0x1234; volume_label = "TinyUSB MSC";
-    // FAT magic code at offset 510-511
-    {
-        0xEB, 0x3C, 0x90, 0x4D, 0x53, 0x44, 0x4F, 0x53, 0x35, 0x2E, 0x30, 0x00, 0x02, 0x01, 0x01, 0x00,
-        0x01, 0x10, 0x00, 0x10, 0x00, 0xF8, 0x01, 0x00, 0x01, 0x00, 0x01, 0x00, 0x00, 0x00, 0x00, 0x00,
-        0x00, 0x00, 0x00, 0x00, 0x80, 0x00, 0x29, 0x34, 0x12, 0x00, 0x00, 'T', 'i', 'n', 'y', 'U',
-        'S', 'B', ' ', 'M', 'S', 'C', 0x46, 0x41, 0x54, 0x31, 0x32, 0x20, 0x20, 0x20, 0x00, 0x00,
-
-        // Zero up to 2 last bytes of FAT magic code
-        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-        0x00, 0x00, 'F', 'A', 'T', '3', '2', ' ', ' ', ' ', 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-
-        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-
-        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-
-        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x55, 0xAA
-    },
-
-    //------------- Block1: FAT12 Table -------------//
-    {
-        0xF8, 0xFF, 0xFF, 0xFF, 0x0F // // first 2 entries must be F8FF, third entry is cluster end of readme file
-    },
-
-    //------------- Block2: Root Directory -------------//
-    {
-        // first entry is volume label
-        'T', 'i', 'n', 'y', 'U', 'S', 'B', ' ', 'M', 'S', 'C', 0x08, 0x00, 0x00, 0x00, 0x00,
-        0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x4F, 0x6D, 0x65, 0x43, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00,
-        // second entry is readme file
-        'R', 'E', 'A', 'D', 'M', 'E', ' ', ' ', 'T', 'X', 'T', 0x20, 0x00, 0xC6, 0x52, 0x6D,
-        0x65, 0x43, 0x65, 0x43, 0x00, 0x00, 0x88, 0x6D, 0x65, 0x43, 0x02, 0x00,
-        sizeof(README_CONTENTS) - 1, 0x00, 0x00, 0x00 // readme's files size (4 Bytes)
-    },
-
-    //------------- Block3: Readme Content -------------//
-    README_CONTENTS
-};
-
-// Invoked when received SCSI_CMD_INQUIRY
-// Application fill vendor id, product id and revision with string up to 8, 16, 4 characters respectively
-void tud_msc_inquiry_cb(uint8_t lun, uint8_t vendor_id[8], uint8_t product_id[16], uint8_t product_rev[4])
-{
-    (void) lun;
-
-    const char vid[] = "TinyUSB";
-    const char pid[] = "Mass Storage";
-    const char rev[] = "1.0";
-
-    memcpy(vendor_id, vid, strlen(vid));
-    memcpy(product_id, pid, strlen(pid));
-    memcpy(product_rev, rev, strlen(rev));
-}
-
-// Invoked when received Test Unit Ready command.
-// return true allowing host to read/write this LUN e.g SD card inserted
-bool tud_msc_test_unit_ready_cb(uint8_t lun)
-{
-    (void) lun;
-
-    // RAM disk is ready until ejected
-    if (ejected) {
-        tud_msc_set_sense(lun, SCSI_SENSE_NOT_READY, 0x3a, 0x00);
-        return false;
-    }
-
-    return true;
-}
-
-// Invoked when received SCSI_CMD_READ_CAPACITY_10 and SCSI_CMD_READ_FORMAT_CAPACITY to determine the disk size
-// Application update block count and block size
-void tud_msc_capacity_cb(uint8_t lun, uint32_t *block_count, uint16_t *block_size)
-{
-    (void) lun;
-
-    *block_count = DISK_BLOCK_NUM;
-    *block_size  = DISK_BLOCK_SIZE;
-}
-
-// Invoked when received Start Stop Unit command
-// - Start = 0 : stopped power mode, if load_eject = 1 : unload disk storage
-// - Start = 1 : active mode, if load_eject = 1 : load disk storage
-bool tud_msc_start_stop_cb(uint8_t lun, uint8_t power_condition, bool start, bool load_eject)
-{
-    (void) lun;
-    (void) power_condition;
-
-    if ( load_eject ) {
-        if (start) {
-            // load disk storage
-        } else {
-            // unload disk storage
-            ejected = true;
-        }
-    }
-
-    return true;
-}
-
-// Callback invoked when received READ10 command.
-// Copy disk's data to buffer (up to bufsize) and return number of copied bytes.
-int32_t tud_msc_read10_cb(uint8_t lun, uint32_t lba, uint32_t offset, void *buffer, uint32_t bufsize)
-{
-    (void) lun;
-
-    uint8_t const *addr = msc_disk[lba] + offset;
-    memcpy(buffer, addr, bufsize);
-
-    return bufsize;
-}
-
-// Callback invoked when received WRITE10 command.
-// Process data in buffer to disk's storage and return number of written bytes
-int32_t tud_msc_write10_cb(uint8_t lun, uint32_t lba, uint32_t offset, uint8_t *buffer, uint32_t bufsize)
-{
-    (void) lun;
-
-#ifndef CFG_EXAMPLE_MSC_READONLY
-    uint8_t *addr = msc_disk[lba] + offset;
-    memcpy(addr, buffer, bufsize);
-#else
-    (void) lba; (void) offset; (void) buffer;
-#endif
-
-    return bufsize;
-}
-
-// Callback invoked when received an SCSI command not in built-in list below
-// - READ_CAPACITY10, READ_FORMAT_CAPACITY, INQUIRY, MODE_SENSE6, REQUEST_SENSE
-// - READ10 and WRITE10 has their own callbacks
-int32_t tud_msc_scsi_cb (uint8_t lun, uint8_t const scsi_cmd[16], void *buffer, uint16_t bufsize)
-{
-    // read10 & write10 has their own callback and MUST not be handled here
-
-    void const *response = NULL;
-    uint16_t resplen = 0;
-
-    // most scsi handled is input
-    bool in_xfer = true;
-
-    switch (scsi_cmd[0]) {
-    case SCSI_CMD_PREVENT_ALLOW_MEDIUM_REMOVAL:
-        // Host is about to read/write etc ... better not to disconnect disk
-        resplen = 0;
-        break;
-
-    default:
-        // Set Sense = Invalid Command Operation
-        tud_msc_set_sense(lun, SCSI_SENSE_ILLEGAL_REQUEST, 0x20, 0x00);
-
-        // negative means error -> tinyusb could stall and/or response with failed status
-        resplen = -1;
-        break;
-    }
-
-    // return resplen must not larger than bufsize
-    if ( resplen > bufsize ) {
-        resplen = bufsize;
-    }
-
-    if ( response && (resplen > 0) ) {
-        if (in_xfer) {
-            memcpy(buffer, response, resplen);
-        } else {
-            // SCSI output
-        }
-    }
-
-    return resplen;
-}
-
-#endif /* SOC_USB_OTG_SUPPORTED */
diff --git a/examples/peripherals/usb/host/msc/components/msc/test/test_common.h b/examples/peripherals/usb/host/msc/components/msc/test/test_common.h
deleted file mode 100644
index 63eb63df34..0000000000
--- a/examples/peripherals/usb/host/msc/components/msc/test/test_common.h
+++ /dev/null
@@ -1,19 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: CC0-1.0
- */
-#pragma once
-
-enum {
-    // FatFS only allows to format disks with number of blocks greater than 128
-    DISK_BLOCK_NUM  = 128 + 1,
-    DISK_BLOCK_SIZE = 512
-};
-
-#define README_CONTENTS \
-"This is tinyusb's MassStorage Class demo.\r\n\r\n\
-If you find any bugs or get any questions, feel free to file an\r\n\
-issue at github.com/hathach/tinyusb"
-
-void device_app(void);
diff --git a/examples/peripherals/usb/host/msc/components/msc/test/test_msc.c b/examples/peripherals/usb/host/msc/components/msc/test/test_msc.c
deleted file mode 100644
index 1c595b8176..0000000000
--- a/examples/peripherals/usb/host/msc/components/msc/test/test_msc.c
+++ /dev/null
@@ -1,325 +0,0 @@
-
-/*
- * SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: CC0-1.0
- */
-
-#include "unity.h"
-#include <stdio.h>
-#include <stdlib.h>
-#include <string.h>
-#include <assert.h>
-#include <unistd.h>
-#include <stdbool.h>
-#include "freertos/FreeRTOS.h"
-#include "freertos/task.h"
-#include "freertos/queue.h"
-#include "freertos/semphr.h"
-#include "esp_err.h"
-#include "esp_log.h"
-#include "esp_private/usb_phy.h"
-#include "usb/usb_host.h"
-#include "msc_host.h"
-#include "msc_host_vfs.h"
-#include "ffconf.h"
-#include "ff.h"
-#include "esp_vfs.h"
-#include "test_common.h"
-#include "soc/usb_wrap_struct.h"
-#include "soc/soc_caps.h"
-
-#if SOC_USB_OTG_SUPPORTED
-
-static const char *TAG = "APP";
-
-#define ESP_OK_ASSERT(exp) TEST_ASSERT_EQUAL(ESP_OK, exp)
-
-static esp_vfs_fat_mount_config_t mount_config = {
-    .format_if_mount_failed = false,
-    .max_files = 3,
-    .allocation_unit_size = 1024,
-};
-
-static QueueHandle_t app_queue;
-static SemaphoreHandle_t ready_to_deinit_usb;
-static msc_host_device_handle_t device;
-static msc_host_vfs_handle_t vfs_handle;
-static volatile bool waiting_for_sudden_disconnect;
-static usb_phy_handle_t phy_hdl = NULL;
-
-static void force_conn_state(bool connected, TickType_t delay_ticks)
-{
-    TEST_ASSERT(phy_hdl);
-    if (delay_ticks > 0) {
-        //Delay of 0 ticks causes a yield. So skip if delay_ticks is 0.
-        vTaskDelay(delay_ticks);
-    }
-    ESP_ERROR_CHECK(usb_phy_action(phy_hdl, (connected) ? USB_PHY_ACTION_HOST_ALLOW_CONN : USB_PHY_ACTION_HOST_FORCE_DISCONN));
-}
-
-static void msc_event_cb(const msc_host_event_t *event, void *arg)
-{
-    if (waiting_for_sudden_disconnect) {
-        waiting_for_sudden_disconnect = false;
-        TEST_ASSERT_EQUAL(MSC_DEVICE_DISCONNECTED, event->event);
-    }
-
-    if (event->event == MSC_DEVICE_CONNECTED) {
-        printf("MSC_DEVICE_CONNECTED\n");
-    } else {
-        printf("MSC_DEVICE_DISCONNECTED\n");
-    }
-
-    xQueueSend(app_queue, event, 10);
-}
-
-static const char *TEST_STRING = "Hello World!";
-static const char *FILE_NAME = "/usb/ESP32.txt";
-
-static void write_read_file(const char *file_path)
-{
-    char line[64];
-
-    ESP_LOGI(TAG, "Writing file");
-    FILE *f = fopen(file_path, "w");
-    TEST_ASSERT(f);
-    fprintf(f, TEST_STRING);
-    fclose(f);
-
-    ESP_LOGI(TAG, "Reading file");
-    TEST_ASSERT(fopen(file_path, "r"));
-    fgets(line, sizeof(line), f);
-    fclose(f);
-    // strip newline
-    char *pos = strchr(line, '\n');
-    if (pos) {
-        *pos = '\0';
-    }
-    TEST_ASSERT_EQUAL_STRING(line, TEST_STRING);
-    ESP_LOGI(TAG, "Done");
-}
-
-static bool file_exists(const char *file_path)
-{
-    return ( access(file_path, F_OK) == 0 );
-}
-
-// Handles common USB host library events
-static void handle_usb_events(void *args)
-{
-    uint32_t end_flags = 0;
-
-    while (1) {
-        uint32_t event_flags;
-        usb_host_lib_handle_events(portMAX_DELAY, &event_flags);
-        // Release devices once all clients has deregistered
-        if (event_flags & USB_HOST_LIB_EVENT_FLAGS_NO_CLIENTS) {
-            printf("USB_HOST_LIB_EVENT_FLAGS_NO_CLIENTS\n");
-            usb_host_device_free_all();
-            end_flags |= 1;
-        }
-        // Give ready_to_deinit_usb semaphore to indicate that USB Host library
-        // can be deinitialized, and terminate this task.
-        if (event_flags & USB_HOST_LIB_EVENT_FLAGS_ALL_FREE) {
-            printf("USB_HOST_LIB_EVENT_FLAGS_ALL_FREE\n");
-            end_flags |= 2;
-        }
-
-        if (end_flags == 3) {
-            xSemaphoreGive(ready_to_deinit_usb);
-            break;
-        }
-    }
-    vTaskDelete(NULL);
-}
-
-static void check_file_content(const char *file_path, const char *expected)
-{
-    ESP_LOGI(TAG, "Reading %s:", file_path);
-    FILE *file = fopen(file_path, "r");
-    TEST_ASSERT(file)
-
-    char content[200];
-    fread(content, 1, sizeof(content), file);
-    TEST_ASSERT_EQUAL_STRING(content, expected);
-    fclose(file);
-}
-
-static void check_sudden_disconnect(void)
-{
-    uint8_t data[512];
-    const size_t DATA_SIZE = sizeof(data);
-
-    ESP_LOGI(TAG, "Creating test.tx");
-    FILE *file = fopen("/usb/test.txt", "w");
-    TEST_ASSERT(file);
-
-    ESP_LOGI(TAG, "Write data");
-    TEST_ASSERT_EQUAL(DATA_SIZE, fwrite(data, 1, DATA_SIZE, file));
-    TEST_ASSERT_EQUAL(DATA_SIZE, fwrite(data, 1, DATA_SIZE, file));
-    TEST_ASSERT_EQUAL(0, fflush(file));
-
-    ESP_LOGI(TAG, "Trigger a disconnect");
-    //Trigger a disconnect
-    waiting_for_sudden_disconnect = true;
-    force_conn_state(false, 0);
-
-    // Make sure flag was leared in callback
-    vTaskDelay( pdMS_TO_TICKS(100) );
-    TEST_ASSERT_FALSE(waiting_for_sudden_disconnect);
-
-    ESP_LOGI(TAG, "Write data after disconnect");
-    TEST_ASSERT_NOT_EQUAL( DATA_SIZE, fwrite(data, 1, DATA_SIZE, file));
-
-    fclose(file);
-}
-
-static void msc_setup(void)
-{
-    BaseType_t task_created;
-
-    ready_to_deinit_usb = xSemaphoreCreateBinary();
-
-    TEST_ASSERT( app_queue = xQueueCreate(5, sizeof(msc_host_event_t)) );
-
-    //Initialize the internal USB PHY to connect to the USB OTG peripheral. We manually install the USB PHY for testing
-    usb_phy_config_t phy_config = {
-        .controller = USB_PHY_CTRL_OTG,
-        .target = USB_PHY_TARGET_INT,
-        .otg_mode = USB_OTG_MODE_HOST,
-        .otg_speed = USB_PHY_SPEED_UNDEFINED,   //In Host mode, the speed is determined by the connected device
-        .gpio_conf = NULL,
-    };
-    ESP_OK_ASSERT(usb_new_phy(&phy_config, &phy_hdl));
-    const usb_host_config_t host_config = {
-        .skip_phy_setup = true,
-        .intr_flags = ESP_INTR_FLAG_LEVEL1,
-    };
-    ESP_OK_ASSERT( usb_host_install(&host_config) );
-
-    task_created = xTaskCreatePinnedToCore(handle_usb_events, "usb_events", 2048, NULL, 2, NULL, 0);
-    TEST_ASSERT(task_created);
-
-    const msc_host_driver_config_t msc_config = {
-        .create_backround_task = true,
-        .callback = msc_event_cb,
-        .stack_size = 4096,
-        .task_priority = 5,
-    };
-    ESP_OK_ASSERT( msc_host_install(&msc_config) );
-
-    ESP_LOGI(TAG, "Waiting for USB stick to be connected");
-    msc_host_event_t app_event;
-    xQueueReceive(app_queue, &app_event, portMAX_DELAY);
-    TEST_ASSERT_EQUAL(MSC_DEVICE_CONNECTED, app_event.event);
-    uint8_t device_addr = app_event.device.address;
-
-    ESP_OK_ASSERT( msc_host_install_device(device_addr, &device) );
-    ESP_OK_ASSERT( msc_host_vfs_register(device, "/usb", &mount_config, &vfs_handle) );
-}
-
-static void msc_teardown(void)
-{
-    // Wait to finish any ongoing USB operations
-    vTaskDelay(100);
-
-    ESP_OK_ASSERT( msc_host_vfs_unregister(vfs_handle) );
-    ESP_OK_ASSERT( msc_host_uninstall_device(device) );
-    ESP_OK_ASSERT( msc_host_uninstall() );
-
-    xSemaphoreTake(ready_to_deinit_usb, portMAX_DELAY);
-    vSemaphoreDelete(ready_to_deinit_usb);
-    ESP_OK_ASSERT( usb_host_uninstall() );
-    //Tear down USB PHY
-    ESP_OK_ASSERT(usb_del_phy(phy_hdl));
-    phy_hdl = NULL;
-
-    vQueueDelete(app_queue);
-}
-
-static void write_read_sectors(void)
-{
-    uint8_t write_data[DISK_BLOCK_SIZE];
-    uint8_t read_data[DISK_BLOCK_SIZE];
-
-    memset(write_data, 0x55, DISK_BLOCK_SIZE);
-    memset(read_data, 0, DISK_BLOCK_SIZE);
-
-    msc_host_write_sector(device, 10, write_data, DISK_BLOCK_SIZE);
-    msc_host_read_sector(device, 10, read_data, DISK_BLOCK_SIZE);
-
-    TEST_ASSERT_EQUAL_MEMORY(write_data, read_data, DISK_BLOCK_SIZE);
-}
-
-static void erase_storage(void)
-{
-    uint8_t data[DISK_BLOCK_SIZE];
-    memset(data, 0xFF, DISK_BLOCK_SIZE);
-
-    for (int block = 0; block < DISK_BLOCK_NUM; block++) {
-        msc_host_write_sector(device, block, data, DISK_BLOCK_SIZE);
-    }
-}
-
-TEST_CASE("write_and_read_file", "[usb_msc]")
-{
-    msc_setup();
-    write_read_file(FILE_NAME);
-    msc_teardown();
-}
-
-TEST_CASE("sudden_disconnect", "[usb_msc]")
-{
-    msc_setup();
-    check_sudden_disconnect();
-    msc_teardown();
-}
-
-TEST_CASE("sectors_can_be_written_and_read", "[usb_msc]")
-{
-    msc_setup();
-    write_read_sectors();
-    msc_teardown();
-}
-
-TEST_CASE("check_README_content", "[usb_msc]")
-{
-    msc_setup();
-    check_file_content("/usb/README.TXT", README_CONTENTS);
-    msc_teardown();
-}
-
-/**
- * @brief USB MSC format testcase
- * @attention This testcase deletes all content on the USB MSC device.
- *            The device must be reset in order to contain the FILE_NAME again.
- */
-TEST_CASE("can_be_formated", "[usb_msc]")
-{
-    printf("Create file\n");
-    msc_setup();
-    write_read_file(FILE_NAME);
-    msc_teardown();
-
-    printf("File exists after mounting again\n");
-    msc_setup();
-    TEST_ASSERT(file_exists(FILE_NAME));
-    printf("Erase storage device\n");
-    erase_storage();
-    msc_teardown();
-
-    printf("Check file does not exist after formatting\n");
-    mount_config.format_if_mount_failed = true;
-    msc_setup();
-    TEST_ASSERT_FALSE(file_exists(FILE_NAME));
-    msc_teardown();
-    mount_config.format_if_mount_failed = false;
-}
-
-TEST_CASE("mock_device_app", "[usb_msc_device][ignore]")
-{
-    device_app();
-}
-
-#endif
diff --git a/examples/peripherals/usb/host/msc/main/CMakeLists.txt b/examples/peripherals/usb/host/msc/main/CMakeLists.txt
index 94b145cd8f..e4e3bca4b3 100644
--- a/examples/peripherals/usb/host/msc/main/CMakeLists.txt
+++ b/examples/peripherals/usb/host/msc/main/CMakeLists.txt
@@ -1,4 +1,3 @@
 idf_component_register(SRCS "msc_example_main.c"
                     INCLUDE_DIRS ""
-                    REQUIRES usb msc fatfs vfs)
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
+                    REQUIRES usb vfs)
diff --git a/examples/peripherals/usb/host/msc/main/idf_component.yml b/examples/peripherals/usb/host/msc/main/idf_component.yml
new file mode 100644
index 0000000000..57f225551e
--- /dev/null
+++ b/examples/peripherals/usb/host/msc/main/idf_component.yml
@@ -0,0 +1,4 @@
+## IDF Component Manager Manifest File
+dependencies:
+  idf: ">=4.4"
+  usb_host_msc: "^1.0.0"
diff --git a/examples/peripherals/usb/host/msc/main/msc_example_main.c b/examples/peripherals/usb/host/msc/main/msc_example_main.c
index f7e4abc875..c37107a39d 100644
--- a/examples/peripherals/usb/host/msc/main/msc_example_main.c
+++ b/examples/peripherals/usb/host/msc/main/msc_example_main.c
@@ -16,7 +16,6 @@
 #include "msc_host.h"
 #include "msc_host_vfs.h"
 #include "ffconf.h"
-#include "ff.h"
 #include "esp_vfs.h"
 #include "errno.h"
 #include "hal/usb_hal.h"
@@ -57,8 +56,8 @@ static void print_device_info(msc_host_device_info_t *info)
 
     printf("Device info:\n");
     printf("\t Capacity: %llu MB\n", capacity);
-    printf("\t Sector size: %u\n", info->sector_size);
-    printf("\t Sector count: %u\n", info->sector_count);
+    printf("\t Sector size: %"PRIu32"\n", info->sector_size);
+    printf("\t Sector count: %"PRIu32"\n", info->sector_count);
     printf("\t PID: 0x%4X \n", info->idProduct);
     printf("\t VID: 0x%4X \n", info->idVendor);
     wprintf(L"\t iProduct: %S \n", info->iProduct);
@@ -161,7 +160,7 @@ void app_main(void)
     BaseType_t task_created;
 
     const gpio_config_t input_pin = {
-        .pin_bit_mask = (1 << USB_DISCONNECT_PIN),
+        .pin_bit_mask = BIT64(USB_DISCONNECT_PIN),
         .mode = GPIO_MODE_INPUT,
         .pull_up_en = GPIO_PULLUP_ENABLE,
     };

From 89f828ee02ed216544b631c62edc10f0542ea07d Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Fri, 2 Sep 2022 18:38:54 +0800
Subject: [PATCH 360/665] usb_host: Fix incorrect memset() usage in HCD

This commit fixes incorrect usage of memset() in the HCD's various
_buffer_parse_...() functions. The memset was not clearing the qtd lists, and
were simply setting the first qtd to a non zero value (i.e., the length of
the QTD list).

However, no bug occurred as the subsequent _buffer_fill_...() functions would
overwrite the QTD list anyways.
---
 components/usb/hcd.c | 6 +++---
 1 file changed, 3 insertions(+), 3 deletions(-)

diff --git a/components/usb/hcd.c b/components/usb/hcd.c
index 2ef9b220a8..59828b27f8 100644
--- a/components/usb/hcd.c
+++ b/components/usb/hcd.c
@@ -2342,7 +2342,7 @@ static inline void _buffer_parse_ctrl(dma_buffer_block_t *buffer)
     //Update URB status
     transfer->status = USB_TRANSFER_STATUS_COMPLETED;
     //Clear the descriptor list
-    memset(buffer->xfer_desc_list, XFER_LIST_LEN_CTRL, sizeof(usbh_ll_dma_qtd_t));
+    memset(buffer->xfer_desc_list, 0, XFER_LIST_LEN_CTRL * sizeof(usbh_ll_dma_qtd_t));
 }
 
 static inline void _buffer_parse_bulk(dma_buffer_block_t *buffer)
@@ -2358,7 +2358,7 @@ static inline void _buffer_parse_bulk(dma_buffer_block_t *buffer)
     //Update URB's status
     transfer->status = USB_TRANSFER_STATUS_COMPLETED;
     //Clear the descriptor list
-    memset(buffer->xfer_desc_list, XFER_LIST_LEN_BULK, sizeof(usbh_ll_dma_qtd_t));
+    memset(buffer->xfer_desc_list, 0, XFER_LIST_LEN_BULK * sizeof(usbh_ll_dma_qtd_t));
 }
 
 static inline void _buffer_parse_intr(dma_buffer_block_t *buffer, bool is_in, int mps)
@@ -2408,7 +2408,7 @@ static inline void _buffer_parse_intr(dma_buffer_block_t *buffer, bool is_in, in
     //Update URB's status
     transfer->status = USB_TRANSFER_STATUS_COMPLETED;
     //Clear the descriptor list
-    memset(buffer->xfer_desc_list, XFER_LIST_LEN_INTR, sizeof(usbh_ll_dma_qtd_t));
+    memset(buffer->xfer_desc_list, 0, XFER_LIST_LEN_INTR * sizeof(usbh_ll_dma_qtd_t));
 }
 
 static inline void _buffer_parse_isoc(dma_buffer_block_t *buffer, bool is_in)

From 648a75dbed411c4789821c0feb7b77b3965cd387 Mon Sep 17 00:00:00 2001
From: laokaiyao <laokaiyao@espressif.com>
Date: Mon, 5 Sep 2022 19:08:46 +0800
Subject: [PATCH 361/665] i2s: fixed the duplicated type name

---
 components/driver/i2s/i2s_private.h          | 2 +-
 components/driver/include/driver/i2s_types.h | 2 +-
 2 files changed, 2 insertions(+), 2 deletions(-)

diff --git a/components/driver/i2s/i2s_private.h b/components/driver/i2s/i2s_private.h
index e615be0f1d..e58b55e24f 100644
--- a/components/driver/i2s/i2s_private.h
+++ b/components/driver/i2s/i2s_private.h
@@ -68,7 +68,7 @@ typedef struct {
     int                     mclk;           /*!< MCK out pin, shared by tx/rx*/
 } i2s_controller_t;
 
-struct i2s_channel_t {
+struct i2s_channel_obj_t {
     /* Channel basic information */
     i2s_controller_t        *controller;    /*!< Parent pointer to controller object */
     i2s_comm_mode_t         mode;           /*!< i2s channel communication mode */
diff --git a/components/driver/include/driver/i2s_types.h b/components/driver/include/driver/i2s_types.h
index 84cd39241b..3cd4ffa633 100644
--- a/components/driver/include/driver/i2s_types.h
+++ b/components/driver/include/driver/i2s_types.h
@@ -63,7 +63,7 @@ typedef struct {
                                   */
 } i2s_event_data_t;
 
-typedef struct i2s_channel_t    *i2s_chan_handle_t; /*!< i2s channel handle, the control unit of the i2s driver*/
+typedef struct i2s_channel_obj_t    *i2s_chan_handle_t; /*!< i2s channel object handle, the control unit of the i2s driver*/
 
 /**
  * @brief I2S event callback

From 3bdcf2edf5e0af1f892b6fd082b44f81ffd7eecf Mon Sep 17 00:00:00 2001
From: laokaiyao <laokaiyao@espressif.com>
Date: Mon, 5 Sep 2022 19:10:42 +0800
Subject: [PATCH 362/665] i2s: add notes for the read task of i2s basic
 examples

---
 components/driver/i2s/i2s_common.c                             | 2 +-
 examples/peripherals/i2s/i2s_basic/i2s_pdm/main/i2s_pdm_rx.c   | 3 +++
 .../i2s/i2s_basic/i2s_std/main/i2s_std_example_main.c          | 3 +++
 .../i2s/i2s_basic/i2s_tdm/main/i2s_tdm_example_main.c          | 3 +++
 4 files changed, 10 insertions(+), 1 deletion(-)

diff --git a/components/driver/i2s/i2s_common.c b/components/driver/i2s/i2s_common.c
index 807c0fd672..3bd24a1ec7 100644
--- a/components/driver/i2s/i2s_common.c
+++ b/components/driver/i2s/i2s_common.c
@@ -242,7 +242,7 @@ static esp_err_t i2s_register_channel(i2s_controller_t *i2s_obj, i2s_dir_t dir,
 
     esp_err_t ret = ESP_OK;
 
-    i2s_chan_handle_t new_chan = (i2s_chan_handle_t)heap_caps_calloc(1, sizeof(struct i2s_channel_t), I2S_MEM_ALLOC_CAPS);
+    i2s_chan_handle_t new_chan = (i2s_chan_handle_t)heap_caps_calloc(1, sizeof(struct i2s_channel_obj_t), I2S_MEM_ALLOC_CAPS);
     ESP_RETURN_ON_FALSE(new_chan, ESP_ERR_NO_MEM, TAG, "No memory for new channel");
     new_chan->mode = I2S_COMM_MODE_NONE;
     new_chan->role = I2S_ROLE_MASTER; // Set default role to master
diff --git a/examples/peripherals/i2s/i2s_basic/i2s_pdm/main/i2s_pdm_rx.c b/examples/peripherals/i2s/i2s_basic/i2s_pdm/main/i2s_pdm_rx.c
index 6b758b347f..dc44a3807d 100644
--- a/examples/peripherals/i2s/i2s_basic/i2s_pdm/main/i2s_pdm_rx.c
+++ b/examples/peripherals/i2s/i2s_basic/i2s_pdm/main/i2s_pdm_rx.c
@@ -60,6 +60,9 @@ void i2s_example_pdm_rx_task(void *args)
     i2s_chan_handle_t rx_chan = i2s_example_init_pdm_rx();
 
     size_t r_bytes = 0;
+    /* ATTENTION: The print and delay in the read task only for monitoring the data by human,
+     * Normally there shouldn't be any delays to ensure a short polling time,
+     * Otherwise the dma buffer will overflow and lead to the data lost */
     while (1) {
         /* Read i2s data */
         if (i2s_channel_read(rx_chan, r_buf, EXAMPLE_BUFF_SIZE, &r_bytes, 1000) == ESP_OK) {
diff --git a/examples/peripherals/i2s/i2s_basic/i2s_std/main/i2s_std_example_main.c b/examples/peripherals/i2s/i2s_basic/i2s_std/main/i2s_std_example_main.c
index b46b41fff9..84a20b5d01 100644
--- a/examples/peripherals/i2s/i2s_basic/i2s_std/main/i2s_std_example_main.c
+++ b/examples/peripherals/i2s/i2s_basic/i2s_std/main/i2s_std_example_main.c
@@ -53,6 +53,9 @@ static void i2s_example_read_task(void *args)
     uint8_t *r_buf = (uint8_t *)calloc(1, EXAMPLE_BUFF_SIZE);
     assert(r_buf); // Check if r_buf allocation success
     size_t r_bytes = 0;
+    /* ATTENTION: The print and delay in the read task only for monitoring the data by human,
+     * Normally there shouldn't be any delays to ensure a short polling time,
+     * Otherwise the dma buffer will overflow and lead to the data lost */
     while (1) {
         /* Read i2s data */
         if (i2s_channel_read(rx_chan, r_buf, EXAMPLE_BUFF_SIZE, &r_bytes, 1000) == ESP_OK) {
diff --git a/examples/peripherals/i2s/i2s_basic/i2s_tdm/main/i2s_tdm_example_main.c b/examples/peripherals/i2s/i2s_basic/i2s_tdm/main/i2s_tdm_example_main.c
index c0c3536609..0fc04f713c 100644
--- a/examples/peripherals/i2s/i2s_basic/i2s_tdm/main/i2s_tdm_example_main.c
+++ b/examples/peripherals/i2s/i2s_basic/i2s_tdm/main/i2s_tdm_example_main.c
@@ -38,6 +38,9 @@ static void i2s_example_read_task(void *args)
     uint8_t *r_buf = (uint8_t *)calloc(1, EXAMPLE_BUFF_SIZE);
     assert(r_buf); // Check if r_buf allocation success
     size_t r_bytes = 0;
+    /* ATTENTION: The print and delay in the read task only for monitoring the data by human,
+     * Normally there shouldn't be any delays to ensure a short polling time,
+     * Otherwise the dma buffer will overflow and lead to the data lost */
     while (1) {
         /* Read i2s data */
         if (i2s_channel_read(rx_chan, r_buf, EXAMPLE_BUFF_SIZE, &r_bytes, 1000) == ESP_OK) {

From afbea0a04c1ee3a3e82000512b7ccd8a2b2ff16c Mon Sep 17 00:00:00 2001
From: Sudeep Mohanty <sudeep.mohanty@espressif.com>
Date: Mon, 5 Sep 2022 16:29:32 +0200
Subject: [PATCH 363/665] ulp: Updated ULP docs and ulp_fsm example for wakeup
 when SoC is not in sleep mode.

This commit updates the ULP documentation and the ulp_fsm example with
the scenario when a wakeup is triggered from the ULP coproc when the
main CPU is not in sleep mode.

Closes https://github.com/espressif/esp-idf/issues/8341
Closes https://github.com/espressif/esp-idf/issues/5254
---
 .../api-reference/system/ulp_instruction_set.rst | 12 +++++++++++-
 examples/system/ulp_fsm/ulp/main/ulp/wake_up.S   | 16 +++++++++++++++-
 2 files changed, 26 insertions(+), 2 deletions(-)

diff --git a/docs/en/api-reference/system/ulp_instruction_set.rst b/docs/en/api-reference/system/ulp_instruction_set.rst
index a064bbfc88..5eda0c98c1 100644
--- a/docs/en/api-reference/system/ulp_instruction_set.rst
+++ b/docs/en/api-reference/system/ulp_instruction_set.rst
@@ -979,7 +979,8 @@ The detailed description of all instructions is presented below:
 
   - If the SoC is not in deep sleep mode, and ULP interrupt bit (RTC_CNTL_ULP_CP_INT_ENA) is set in RTC_CNTL_INT_ENA_REG register, RTC interrupt will be triggered.
 
-  Note that before using WAKE instruction, ULP program may needs to wait until RTC controller is ready to wake up the main CPU. This is indicated using RTC_CNTL_RDY_FOR_WAKEUP bit of RTC_CNTL_LOW_POWER_ST_REG register. If WAKE instruction is executed while RTC_CNTL_RDY_FOR_WAKEUP is zero, it has no effect (wake up does not occur).
+.. note::
+  Note that before using WAKE instruction, ULP program may need to wait until RTC controller is ready to wake up the main CPU. This is indicated using RTC_CNTL_RDY_FOR_WAKEUP bit of RTC_CNTL_LOW_POWER_ST_REG register. If WAKE instruction is executed while RTC_CNTL_RDY_FOR_WAKEUP is zero, it has no effect (wake up does not occur). If the WAKE instruction is intended to be used while the main CPU is not in sleep mode then the RTC_CNTL_MAIN_STATE_IN_IDLE (bit 27) of RTC_CNTL_LOW_POWER_ST_REG can be used to check whether main CPU is in normal mode or sleep mode.
 
 **Examples**::
 
@@ -993,6 +994,15 @@ The detailed description of all instructions is presented below:
             // After these instructions, SoC will wake up,
             // and ULP will not run again until started by the main program.
 
+  1: check_wakeup:                        // Read RTC_CNTL_RDY_FOR_WAKEUP and RTC_CNTL_MAIN_STATE_IN_IDLE bit
+            READ_RTC_REG(RTC_CNTL_LOW_POWER_ST_REG, 27, 0)
+            MOVE r1, r0                   // Copy result in to r1
+            READ_RTC_FIELD(RTC_CNTL_LOW_POWER_ST_REG, RTC_CNTL_RDY_FOR_WAKEUP)
+            OR r0, r0, r1
+            JUMP check_wakeup, eq         // Retry until either of the bit are set
+            WAKE                          // Trigger wake up
+            HALT                          // Stop the ULP program
+
 
 .. only:: esp32
 
diff --git a/examples/system/ulp_fsm/ulp/main/ulp/wake_up.S b/examples/system/ulp_fsm/ulp/main/ulp/wake_up.S
index 34b80b4118..1ccc94a9f4 100644
--- a/examples/system/ulp_fsm/ulp/main/ulp/wake_up.S
+++ b/examples/system/ulp_fsm/ulp/main/ulp/wake_up.S
@@ -1,14 +1,28 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
 /* ULP assembly files are passed through C preprocessor first, so include directives
    and C macros may be used in these files
  */
 #include "soc/rtc_cntl_reg.h"
 #include "soc/soc_ulp.h"
+#include "sdkconfig.h"
 
 	.global wake_up
 wake_up:
+	/* Check if the system is in sleep mode */
+#if CONFIG_IDF_TARGET_ESP32
+	READ_RTC_REG(RTC_CNTL_LOW_POWER_ST_REG, 27, 0)
+#else
+	READ_RTC_FIELD(RTC_CNTL_LOW_POWER_ST_REG, RTC_CNTL_MAIN_STATE_IN_IDLE)
+#endif
+	move r1, r0
 	/* Check if the system can be woken up */
 	READ_RTC_FIELD(RTC_CNTL_LOW_POWER_ST_REG, RTC_CNTL_RDY_FOR_WAKEUP)
-	and r0, r0, 1
+	/* If the system is in normal mode or if the system is in sleep mode with ready for wakeup set, we can signal the main CPU to wakeup */
+	or r0, r0, r1
 	jump wake_up, eq
 
 	/* Wake up the SoC, end program */

From 61fb0c1d2d6b22b4e155836d38a6d6ad12d20a31 Mon Sep 17 00:00:00 2001
From: Harshit Malpani <harshit.malpani@espressif.com>
Date: Tue, 6 Sep 2022 14:06:22 +0530
Subject: [PATCH 364/665] unit_test: remove redundant component from unit test
 app config

---
 tools/unit-test-app/configs/default_2_c2 | 2 +-
 tools/unit-test-app/configs/default_3_c2 | 2 +-
 2 files changed, 2 insertions(+), 2 deletions(-)

diff --git a/tools/unit-test-app/configs/default_2_c2 b/tools/unit-test-app/configs/default_2_c2
index 546bcb4353..a327c05f6d 100644
--- a/tools/unit-test-app/configs/default_2_c2
+++ b/tools/unit-test-app/configs/default_2_c2
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be included
 CONFIG_IDF_TARGET="esp32c2"
-TEST_COMPONENTS=app_trace bootloader_support console efuse esp_common esp_eth esp_event esp_hid esp_http_client esp_http_server esp_netif esp_phy esp_ringbuf esp_rom esp_wifi espcoredump hal lwip mbedtls mdns mqtt newlib nvs_flash partition_table sdmmc spiffs
+TEST_COMPONENTS=app_trace bootloader_support console efuse esp_common esp_eth esp_event esp_hid esp_netif esp_phy esp_ringbuf esp_rom esp_wifi espcoredump hal lwip mbedtls mdns mqtt newlib nvs_flash partition_table sdmmc spiffs
diff --git a/tools/unit-test-app/configs/default_3_c2 b/tools/unit-test-app/configs/default_3_c2
index 28f4dae1fa..47d36b7bfa 100644
--- a/tools/unit-test-app/configs/default_3_c2
+++ b/tools/unit-test-app/configs/default_3_c2
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be included
 CONFIG_IDF_TARGET="esp32c2"
-TEST_EXCLUDE_COMPONENTS=app_trace bootloader_support console efuse esp_common esp_eth esp_event esp_hid esp_http_client esp_http_server esp_netif esp_phy esp_ringbuf esp_rom esp_wifi espcoredump hal lwip mbedtls mdns mqtt newlib nvs_flash partition_table sdmmc spiffs freertos esp_hw_support esp_ipc esp_system esp_timer driver heap pthread soc spi_flash vfs
+TEST_EXCLUDE_COMPONENTS=app_trace bootloader_support console efuse esp_common esp_eth esp_event esp_hid esp_netif esp_phy esp_ringbuf esp_rom esp_wifi espcoredump hal lwip mbedtls mdns mqtt newlib nvs_flash partition_table sdmmc spiffs freertos esp_hw_support esp_ipc esp_system esp_timer driver heap pthread soc spi_flash vfs

From 3c8f6dd1cfebaee3860fbc66ff985528ba56b447 Mon Sep 17 00:00:00 2001
From: Armando <douyiwen@espressif.com>
Date: Fri, 2 Sep 2022 16:32:23 +0800
Subject: [PATCH 365/665] SPI_BUS_LOCK: fix a concurrency issue

define: lock_bits = (lock->status & LOCK_MASK) >> LOCK_SHIFT;  This `lock_bits` is the Bit 29-20 of the lock->status

1. spi_hdl_1:
   acquire_end_core():
   uint32_t status = lock_status_clear(lock, dev_handle->mask & LOCK_MASK);
   Becuase this is the first `spi_hdl_1`, so after this , lock_bits == 0`b0. status == 0

2. spi_hdl_2:
   acquire_core:
   uint32_t status = lock_status_fetch_set(lock, dev_handle->mask & LOCK_MASK);
   Then here status is 0`b0, but lock_bits == 0`b10. Because this is the `spi_hdl_2`

3. spi_hdl_2:
   `acquire_core` return true, because status == 0. `spi_bus_lock_acquire_start(spi_hdl_2)` then won't block.

4. spi_hdl_2:
   spi_device_polling_end(spi_hdl_2).

5. spi_hdl_1:
   acquire_end_core:
   status is 0, so it cleas the lock->acquiring_dev

6. spi_hdl_2:
   spi_device_polling_end:
   assert(handle == get_acquiring_dev(host)); Fail

Closes https://github.com/espressif/esp-idf/issues/8179
---
 components/driver/spi_bus_lock.c | 48 +++++++++++++++++++++++++++++++-
 1 file changed, 47 insertions(+), 1 deletion(-)

diff --git a/components/driver/spi_bus_lock.c b/components/driver/spi_bus_lock.c
index 299d1b6562..eab815b8ad 100644
--- a/components/driver/spi_bus_lock.c
+++ b/components/driver/spi_bus_lock.c
@@ -217,6 +217,44 @@ struct spi_bus_lock_dev_t {
     uint32_t            mask;       ///< Bitwise OR-ed mask of the REQ, PEND, LOCK bits of this device
 };
 
+/**
+ * @note 1
+ * This critical section is only used to fix such condition:
+ *
+ * define: lock_bits = (lock->status & LOCK_MASK) >> LOCK_SHIFT;  This `lock_bits` is the Bit 29-20 of the lock->status
+ *
+ * 1. spi_hdl_1:
+ *    acquire_end_core():
+ *    uint32_t status = lock_status_clear(lock, dev_handle->mask & LOCK_MASK);
+ *
+ *    Becuase this is the first `spi_hdl_1`, so after this , lock_bits == 0`b0. status == 0
+ *
+ * 2. spi_hdl_2:
+ *    acquire_core:
+ *    uint32_t status = lock_status_fetch_set(lock, dev_handle->mask & LOCK_MASK);
+ *
+ *    Then here status is 0`b0, but lock_bits == 0`b10. Because this is the `spi_hdl_2`
+ *
+ * 3. spi_hdl_2:
+ *    `acquire_core` return true, because status == 0. `spi_bus_lock_acquire_start(spi_hdl_2)` then won't block.
+ *
+ * 4. spi_hdl_2:
+ *    spi_device_polling_end(spi_hdl_2).
+ *
+ * 5. spi_hdl_1:
+ *    acquire_end_core:
+ *    status is 0, so it cleas the lock->acquiring_dev
+ *
+ * 6. spi_hdl_2:
+ *    spi_device_polling_end:
+ *    assert(handle == get_acquiring_dev(host)); Fail
+ *
+ * @note 2
+ * Only use this critical section in this condition. The critical section scope is limited to the smallest.
+ * As `spi_bus_lock` influences the all the SPIs (including MSPI) a lot!
+ */
+portMUX_TYPE s_spinlock = portMUX_INITIALIZER_UNLOCKED;
+
 DRAM_ATTR static const char TAG[] = "bus_lock";
 
 #define LOCK_CHECK(a, str, ret_val, ...) \
@@ -323,7 +361,11 @@ SPI_MASTER_ATTR static inline void req_core(spi_bus_lock_dev_t *dev_handle)
 SPI_MASTER_ISR_ATTR static inline bool acquire_core(spi_bus_lock_dev_t *dev_handle)
 {
     spi_bus_lock_t* lock = dev_handle->parent;
+
+    //For this critical section, search `@note 1` in this file, to know details
+    portENTER_CRITICAL_SAFE(&s_spinlock);
     uint32_t status = lock_status_fetch_set(lock, dev_handle->mask & LOCK_MASK);
+    portEXIT_CRITICAL_SAFE(&s_spinlock);
 
     // Check all bits except WEAK_BG
     if ((status & (BG_MASK | LOCK_MASK)) == 0) {
@@ -401,10 +443,14 @@ schedule_core(spi_bus_lock_t *lock, uint32_t status, spi_bus_lock_dev_t **out_de
 IRAM_ATTR static inline void acquire_end_core(spi_bus_lock_dev_t *dev_handle)
 {
     spi_bus_lock_t* lock = dev_handle->parent;
-    uint32_t status = lock_status_clear(lock, dev_handle->mask & LOCK_MASK);
     spi_bus_lock_dev_t* desired_dev = NULL;
 
+    //For this critical section, search `@note 1` in this file, to know details
+    portENTER_CRITICAL_SAFE(&s_spinlock);
+    uint32_t status = lock_status_clear(lock, dev_handle->mask & LOCK_MASK);
     bool invoke_bg = !schedule_core(lock, status, &desired_dev);
+    portEXIT_CRITICAL_SAFE(&s_spinlock);
+
     if (invoke_bg) {
         bg_enable(lock);
     } else if (desired_dev) {

From c5d8e94898a381f580a9891d902556f53ce466f4 Mon Sep 17 00:00:00 2001
From: wuzhenghui <wuzhenghui@espressif.com>
Date: Tue, 12 Jul 2022 20:53:26 +0800
Subject: [PATCH 366/665] freertos, ulp: Fix header inclusion to be compatible
 with new esp32c6 target

---
 .../portable/riscv/include/freertos/portmacro.h               | 2 +-
 components/freertos/FreeRTOS-Kernel/portable/port_systick.c   | 1 -
 .../portable/riscv/include/freertos/portmacro.h               | 2 +-
 components/ulp/ulp_common/ulp_common.c                        | 4 ++--
 4 files changed, 4 insertions(+), 5 deletions(-)

diff --git a/components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/include/freertos/portmacro.h b/components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/include/freertos/portmacro.h
index f5a4057296..bce9f42258 100644
--- a/components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/include/freertos/portmacro.h
+++ b/components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/include/freertos/portmacro.h
@@ -9,7 +9,7 @@
 #include "sdkconfig.h"
 #include <stdint.h>
 #include "spinlock.h"
-#include "soc/interrupt_core0_reg.h"
+#include "soc/interrupt_reg.h"
 #include "esp_macros.h"
 #include "esp_cpu.h"
 #include "esp_private/crosscore_int.h"
diff --git a/components/freertos/FreeRTOS-Kernel/portable/port_systick.c b/components/freertos/FreeRTOS-Kernel/portable/port_systick.c
index 9031ef81bd..2c12f72f89 100644
--- a/components/freertos/FreeRTOS-Kernel/portable/port_systick.c
+++ b/components/freertos/FreeRTOS-Kernel/portable/port_systick.c
@@ -16,7 +16,6 @@
 #include "sdkconfig.h"
 #ifdef CONFIG_FREERTOS_SYSTICK_USES_SYSTIMER
 #include "soc/periph_defs.h"
-#include "soc/system_reg.h"
 #include "hal/systimer_hal.h"
 #include "hal/systimer_ll.h"
 #endif
diff --git a/components/freertos/FreeRTOS-Kernel/portable/riscv/include/freertos/portmacro.h b/components/freertos/FreeRTOS-Kernel/portable/riscv/include/freertos/portmacro.h
index d719560520..0a31a1a6b1 100644
--- a/components/freertos/FreeRTOS-Kernel/portable/riscv/include/freertos/portmacro.h
+++ b/components/freertos/FreeRTOS-Kernel/portable/riscv/include/freertos/portmacro.h
@@ -43,7 +43,7 @@
 #include <stdbool.h>
 #include <stdio.h>
 #include "spinlock.h"
-#include "soc/interrupt_core0_reg.h"
+#include "soc/interrupt_reg.h"
 #include "esp_macros.h"
 #include "esp_attr.h"
 #include "esp_cpu.h"
diff --git a/components/ulp/ulp_common/ulp_common.c b/components/ulp/ulp_common/ulp_common.c
index caa48115e8..32307ba729 100644
--- a/components/ulp/ulp_common/ulp_common.c
+++ b/components/ulp/ulp_common/ulp_common.c
@@ -9,10 +9,10 @@
 #include "ulp_common.h"
 #include "esp_private/esp_clk.h"
 #include "soc/rtc.h"
-#include "soc/rtc_cntl_reg.h"
-#include "soc/sens_reg.h"
+#include "soc/rtc_cntl_periph.h"
 
 #if CONFIG_IDF_TARGET_ESP32
+#include "soc/sens_reg.h"
 #define ULP_FSM_PREPARE_SLEEP_CYCLES 2    /*!< Cycles spent by FSM preparing ULP for sleep */
 #define ULP_FSM_WAKEUP_SLEEP_CYCLES  2    /*!< Cycles spent by FSM waking up ULP from sleep */
 #endif

From ab09c07fdd91512085c1949e16d80cc96ec0a90c Mon Sep 17 00:00:00 2001
From: wuzhenghui <wuzhenghui@espressif.com>
Date: Tue, 12 Jul 2022 20:42:28 +0800
Subject: [PATCH 367/665] esp32c6: add esp_system support

---
 components/esp_system/Kconfig                 |   3 +
 components/esp_system/crosscore_int.c         |  10 +-
 components/esp_system/esp_system.c            |   1 -
 components/esp_system/fpga_overrides.c        |  27 +-
 .../include/esp_private/crosscore_int.h       |   2 +-
 components/esp_system/ld/esp32c6/memory.ld.in | 149 +++++++
 .../esp_system/ld/esp32c6/sections.ld.in      | 410 ++++++++++++++++++
 components/esp_system/panic.c                 |   4 +
 .../esp_system/port/arch/riscv/panic_arch.c   |   2 +
 components/esp_system/port/brownout.c         |   4 +
 components/esp_system/port/cpu_start.c        |  14 +-
 .../port/soc/esp32c6/CMakeLists.txt           |  12 +
 .../esp_system/port/soc/esp32c6/Kconfig.cpu   |  21 +
 .../port/soc/esp32c6/Kconfig.system           |  45 ++
 .../port/soc/esp32c6/cache_err_int.c          |  81 ++++
 components/esp_system/port/soc/esp32c6/clk.c  | 305 +++++++++++++
 .../port/soc/esp32c6/reset_reason.c           | 110 +++++
 .../port/soc/esp32c6/system_internal.c        | 120 +++++
 components/esp_system/startup.c               |   4 +
 components/esp_system/system_time.c           |   2 +
 .../esp32c6/include/soc/Kconfig.soc_caps.in   |   4 -
 components/soc/esp32c6/include/soc/soc_caps.h |   1 -
 22 files changed, 1306 insertions(+), 25 deletions(-)
 create mode 100644 components/esp_system/ld/esp32c6/sections.ld.in
 create mode 100644 components/esp_system/port/soc/esp32c6/cache_err_int.c
 create mode 100644 components/esp_system/port/soc/esp32c6/clk.c
 create mode 100644 components/esp_system/port/soc/esp32c6/reset_reason.c
 create mode 100644 components/esp_system/port/soc/esp32c6/system_internal.c

diff --git a/components/esp_system/Kconfig b/components/esp_system/Kconfig
index e3f1a51d6e..255bb490b6 100644
--- a/components/esp_system/Kconfig
+++ b/components/esp_system/Kconfig
@@ -91,6 +91,7 @@ menu "ESP System Settings"
         default y if IDF_TARGET_ESP32C3
         default y if IDF_TARGET_ESP32S3
         default y if IDF_TARGET_ESP32H2
+        default y if IDF_TARGET_ESP32C6
         depends on !IDF_TARGET_ESP32C2
 
     config ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP
@@ -301,6 +302,7 @@ menu "ESP System Settings"
         default 1 if IDF_TARGET_ESP32
         default 20 if IDF_TARGET_ESP32C2
         default 21 if IDF_TARGET_ESP32C3
+        default 16 if IDF_TARGET_ESP32C6
         default 43
         help
              This GPIO is used for console UART TX output in the ESP-IDF Bootloader and the app (including
@@ -316,6 +318,7 @@ menu "ESP System Settings"
         default 3 if IDF_TARGET_ESP32
         default 19 if IDF_TARGET_ESP32C2
         default 20 if IDF_TARGET_ESP32C3
+        default 17 if IDF_TARGET_ESP32C6
         default 44
         help
             This GPIO is used for UART RX input in the ESP-IDF Bootloader and the app (including
diff --git a/components/esp_system/crosscore_int.c b/components/esp_system/crosscore_int.c
index 4aae2a2540..9f7535c785 100644
--- a/components/esp_system/crosscore_int.c
+++ b/components/esp_system/crosscore_int.c
@@ -21,7 +21,7 @@
 
 #if CONFIG_IDF_TARGET_ESP32 || CONFIG_IDF_TARGET_ESP32S2
 #include "soc/dport_reg.h"
-#elif CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32S3 || CONFIG_IDF_TARGET_ESP32H2 || CONFIG_IDF_TARGET_ESP32C2
+#else
 #include "soc/system_reg.h"
 #endif
 
@@ -29,7 +29,7 @@
 #define REASON_FREQ_SWITCH      BIT(1)
 #define REASON_GDB_CALL         BIT(3)
 
-#if !CONFIG_IDF_TARGET_ESP32C3 && !CONFIG_IDF_TARGET_ESP32H2 && !IDF_TARGET_ESP32C2
+#if !CONFIG_IDF_TARGET_ESP32C3 && !CONFIG_IDF_TARGET_ESP32H2 && !IDF_TARGET_ESP32C2 && !IDF_TARGET_ESP32C6
 #define REASON_PRINT_BACKTRACE  BIT(2)
 #define REASON_TWDT_ABORT       BIT(4)
 #endif
@@ -66,7 +66,7 @@ static void IRAM_ATTR esp_crosscore_isr(void *arg) {
     } else {
         WRITE_PERI_REG(SYSTEM_CPU_INTR_FROM_CPU_1_REG, 0);
     }
-#elif CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32H2 || CONFIG_IDF_TARGET_ESP32C2
+#elif CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32H2 || CONFIG_IDF_TARGET_ESP32C2 || CONFIG_IDF_TARGET_ESP32C6
     WRITE_PERI_REG(SYSTEM_CPU_INTR_FROM_CPU_0_REG, 0);
 #endif
 
@@ -145,7 +145,7 @@ static void IRAM_ATTR esp_crosscore_int_send(int core_id, uint32_t reason_mask)
     } else {
         WRITE_PERI_REG(SYSTEM_CPU_INTR_FROM_CPU_1_REG, SYSTEM_CPU_INTR_FROM_CPU_1);
     }
-#elif CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32H2 || CONFIG_IDF_TARGET_ESP32C2
+#elif CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32H2 || CONFIG_IDF_TARGET_ESP32C2 || CONFIG_IDF_TARGET_ESP32C6
     WRITE_PERI_REG(SYSTEM_CPU_INTR_FROM_CPU_0_REG, SYSTEM_CPU_INTR_FROM_CPU_0);
 #endif
 }
@@ -165,7 +165,7 @@ void IRAM_ATTR esp_crosscore_int_send_gdb_call(int core_id)
     esp_crosscore_int_send(core_id, REASON_GDB_CALL);
 }
 
-#if !CONFIG_IDF_TARGET_ESP32C3 && !CONFIG_IDF_TARGET_ESP32H2 && !IDF_TARGET_ESP32C2
+#if !CONFIG_IDF_TARGET_ESP32C3 && !CONFIG_IDF_TARGET_ESP32H2 && !IDF_TARGET_ESP32C2 && !IDF_TARGET_ESP32C6
 void IRAM_ATTR esp_crosscore_int_send_print_backtrace(int core_id)
 {
     esp_crosscore_int_send(core_id, REASON_PRINT_BACKTRACE);
diff --git a/components/esp_system/esp_system.c b/components/esp_system/esp_system.c
index 30f657871b..d8c473a95e 100644
--- a/components/esp_system/esp_system.c
+++ b/components/esp_system/esp_system.c
@@ -11,7 +11,6 @@
 #include "freertos/task.h"
 #include "esp_cpu.h"
 #include "soc/rtc.h"
-#include "soc/rtc_cntl_reg.h"
 #include "esp_private/panic_internal.h"
 #include "esp_rom_uart.h"
 #include "esp_rom_sys.h"
diff --git a/components/esp_system/fpga_overrides.c b/components/esp_system/fpga_overrides.c
index 70f5fa3850..b46ceaad98 100644
--- a/components/esp_system/fpga_overrides.c
+++ b/components/esp_system/fpga_overrides.c
@@ -9,7 +9,21 @@
 #include "soc/system_reg.h"
 #endif // not CONFIG_IDF_TARGET_ESP32
 #include "soc/rtc.h"
-#include "soc/rtc_cntl_reg.h"
+#if CONFIG_IDF_TARGET_ESP32
+#include "esp32/rom/rtc.h"
+#elif CONFIG_IDF_TARGET_ESP32S2
+#include "esp32s2/rom/rtc.h"
+#elif CONFIG_IDF_TARGET_ESP32S3
+#include "esp32s3/rom/rtc.h"
+#elif CONFIG_IDF_TARGET_ESP32C3
+#include "esp32c3/rom/rtc.h"
+#elif CONFIG_IDF_TARGET_ESP32H2
+#include "esp32h2/rom/rtc.h"
+#elif CONFIG_IDF_TARGET_ESP32C2
+#include "esp32c2/rom/rtc.h"
+#elif CONFIG_IDF_TARGET_ESP32C6
+#include "esp32c6/rom/rtc.h"
+#endif
 #include "esp_log.h"
 #include "esp_rom_sys.h"
 #include "esp_rom_uart.h"
@@ -17,13 +31,6 @@
 
 static const char *TAG = "fpga";
 
-#ifdef CONFIG_IDF_TARGET_ESP32
-#include "esp32/rom/rtc.h"
-#endif
-#ifdef CONFIG_IDF_TARGET_ESP32S2
-#include "esp32s2/rom/rtc.h"
-#endif
-
 extern void ets_update_cpu_frequency(uint32_t ticks_per_us);
 
 static void s_warn(void)
@@ -42,13 +49,13 @@ void bootloader_clock_configure(void)
 #elif CONFIG_IDF_TARGET_ESP32H2
     uint32_t apb_freq_hz = 32000000;
 #else
-    uint32_t apb_freq_hz = 40000000;
+    uint32_t apb_freq_hz = CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ * 1000000;
 #endif // CONFIG_IDF_TARGET_ESP32S2
     ets_update_cpu_frequency(apb_freq_hz / 1000000);
 #ifdef RTC_APB_FREQ_REG
     REG_WRITE(RTC_APB_FREQ_REG, (apb_freq_hz >> 12) | ((apb_freq_hz >> 12) << 16));
 #endif
-    REG_WRITE(RTC_CNTL_STORE4_REG, (xtal_freq_mhz) | ((xtal_freq_mhz) << 16));
+    REG_WRITE(RTC_XTAL_FREQ_REG, (xtal_freq_mhz) | ((xtal_freq_mhz) << 16));
 }
 
 /* Placed in IRAM since test_apps expects it to be */
diff --git a/components/esp_system/include/esp_private/crosscore_int.h b/components/esp_system/include/esp_private/crosscore_int.h
index 0acdbb8159..5a37780911 100644
--- a/components/esp_system/include/esp_private/crosscore_int.h
+++ b/components/esp_system/include/esp_private/crosscore_int.h
@@ -50,7 +50,7 @@ void esp_crosscore_int_send_freq_switch(int core_id);
 
 void esp_crosscore_int_send_gdb_call(int core_id);
 
-#if !CONFIG_IDF_TARGET_ESP32C3 && !CONFIG_IDF_TARGET_ESP32H2 && !CONFIG_IDF_TARGET_ESP32C2
+#if !CONFIG_IDF_TARGET_ESP32C3 && !CONFIG_IDF_TARGET_ESP32H2 && !CONFIG_IDF_TARGET_ESP32C2 && !CONFIG_IDF_TARGET_ESP32C6
 /**
  * Send an interrupt to a CPU indicating it should print its current backtrace
  *
diff --git a/components/esp_system/ld/esp32c6/memory.ld.in b/components/esp_system/ld/esp32c6/memory.ld.in
index e69de29bb2..95178e726b 100644
--- a/components/esp_system/ld/esp32c6/memory.ld.in
+++ b/components/esp_system/ld/esp32c6/memory.ld.in
@@ -0,0 +1,149 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+/**
+ *                    ESP32-C6 Linker Script Memory Layout
+ * This file describes the memory layout (memory blocks) by virtual memory addresses.
+ * This linker script is passed through the C preprocessor to include configuration options.
+ * Please use preprocessor features sparingly!
+ * Restrict to simple macros with numeric values, and/or #if/#endif blocks.
+ */
+
+#include "sdkconfig.h"
+#include "ld.common"
+
+#ifdef CONFIG_BOOTLOADER_CUSTOM_RESERVE_RTC
+#define ESP_BOOTLOADER_RESERVE_RTC (CONFIG_BOOTLOADER_RESERVE_RTC_SIZE + CONFIG_BOOTLOADER_CUSTOM_RESERVE_RTC_SIZE)
+#elif defined(CONFIG_BOOTLOADER_SKIP_VALIDATE_IN_DEEP_SLEEP)
+#define ESP_BOOTLOADER_RESERVE_RTC (CONFIG_BOOTLOADER_RESERVE_RTC_SIZE)
+#else
+#define ESP_BOOTLOADER_RESERVE_RTC 0
+#endif
+
+/**
+ * physical memory is mapped twice to the vritual address (IRAM and DRAM).
+ * `I_D_SRAM_OFFSET` is the offset between the two locations of the same physical memory
+ */
+#define SRAM_IRAM_START     0x40800000
+#define SRAM_DRAM_START     0x40800000
+
+#define I_D_SRAM_OFFSET     (SRAM_IRAM_START - SRAM_DRAM_START)
+#define SRAM_DRAM_END       0x40880000 - I_D_SRAM_OFFSET  /* 2nd stage bootloader iram_loader_seg start address */
+
+#define SRAM_IRAM_ORG       (SRAM_IRAM_START)
+#define SRAM_DRAM_ORG       (SRAM_DRAM_START)
+
+#define I_D_SRAM_SIZE       SRAM_DRAM_END - SRAM_DRAM_ORG
+
+#if CONFIG_APP_BUILD_USE_FLASH_SECTIONS
+/*
+ * IDRAM0_2_SEG_SIZE_DEFAULT is used when page size is 64KB
+ */
+#define IDRAM0_2_SEG_SIZE   (CONFIG_MMU_PAGE_SIZE << 8)
+#endif
+
+#if CONFIG_ESP32C6_USE_FIXED_STATIC_RAM_SIZE
+ASSERT((CONFIG_ESP32C6_FIXED_STATIC_RAM_SIZE <= I_D_SRAM_SIZE), "Fixed static ram data does not fit.")
+#define DRAM0_0_SEG_LEN CONFIG_ESP3C6_FIXED_STATIC_RAM_SIZE
+#else
+#define DRAM0_0_SEG_LEN I_D_SRAM_SIZE
+#endif // CONFIG_ESP32C6_USE_FIXED_STATIC_RAM_SIZE
+MEMORY
+{
+  /**
+   *  All these values assume the flash cache is on, and have the blocks this uses subtracted from the length
+   *  of the various regions. The 'data access port' dram/drom regions map to the same iram/irom regions but
+   *  are connected to the data port of the CPU and eg allow byte-wise access.
+   */
+
+  /* IRAM for PRO CPU. */
+  iram0_0_seg (RX) :                 org = SRAM_IRAM_ORG, len = I_D_SRAM_SIZE
+
+#if CONFIG_APP_BUILD_USE_FLASH_SECTIONS
+  /* Flash mapped instruction data */
+  iram0_2_seg (RX) :                 org = 0x42000020, len = (IDRAM0_2_SEG_SIZE >> 1) -0x20
+
+  /**
+   * (0x20 offset above is a convenience for the app binary image generation.
+   * Flash cache has 64KB pages. The .bin file which is flashed to the chip
+   * has a 0x18 byte file header, and each segment has a 0x08 byte segment
+   * header. Setting this offset makes it simple to meet the flash cache MMU's
+   * constraint that (paddr % 64KB == vaddr % 64KB).)
+   */
+#endif // CONFIG_APP_BUILD_USE_FLASH_SECTIONS
+
+  /**
+   * Shared data RAM, excluding memory reserved for ROM bss/data/stack.
+   * Enabling Bluetooth & Trace Memory features in menuconfig will decrease the amount of RAM available.
+   */
+  dram0_0_seg (RW) :                 org = SRAM_DRAM_ORG, len = DRAM0_0_SEG_LEN
+
+#if CONFIG_APP_BUILD_USE_FLASH_SECTIONS
+  /* Flash mapped constant data */
+  drom0_0_seg (R) :                  org = 0x42000020 + (IDRAM0_2_SEG_SIZE >> 1), len = (IDRAM0_2_SEG_SIZE >> 1)-0x20
+
+  /* (See iram0_2_seg for meaning of 0x20 offset in the above.) */
+#endif // CONFIG_APP_BUILD_USE_FLASH_SECTIONS
+
+  /**
+   * lp ram memory (RWX). Persists over deep sleep. // TODO: IDF-5667
+   */
+#if CONFIG_ULP_COPROC_ENABLED
+  lp_ram_seg(RW)  :                 org = 0x50000000 + CONFIG_ULP_COPROC_RESERVE_MEM,
+                                    len = 0x4000 - CONFIG_ULP_COPROC_RESERVE_MEM
+#else
+  lp_ram_seg(RW)  :                 org = 0x50000000 , len = 0x4000
+#endif // CONFIG_ULP_COPROC_ENABLED
+
+}
+
+#if CONFIG_ESP32C6_USE_FIXED_STATIC_RAM_SIZE
+/* static data ends at defined address */
+_static_data_end = 0x40820000 + DRAM0_0_SEG_LEN;
+#else
+_static_data_end = _bss_end;
+#endif // CONFIG_ESP32C6_USE_FIXED_STATIC_RAM_SIZE
+
+/* Heap ends at top of dram0_0_seg */
+_heap_end = 0x40000000;
+
+_data_seg_org = ORIGIN(rtc_data_seg);
+
+/**
+ *  The lines below define location alias for .rtc.data section
+ *  C6 has no distinguished LP(RTC) fast and slow memory sections, instead, there is a unified LP_RAM section
+ *  Thus, the following region segments are not configurable like on other targets
+ */
+REGION_ALIAS("rtc_iram_seg", lp_ram_seg );
+REGION_ALIAS("rtc_data_seg", rtc_iram_seg );
+REGION_ALIAS("rtc_slow_seg", rtc_iram_seg );
+REGION_ALIAS("rtc_data_location", rtc_iram_seg );
+
+#if CONFIG_APP_BUILD_USE_FLASH_SECTIONS
+  REGION_ALIAS("default_code_seg", iram0_2_seg);
+#else
+  REGION_ALIAS("default_code_seg", iram0_0_seg);
+#endif // CONFIG_APP_BUILD_USE_FLASH_SECTIONS
+
+#if CONFIG_APP_BUILD_USE_FLASH_SECTIONS
+  REGION_ALIAS("default_rodata_seg", drom0_0_seg);
+#else
+  REGION_ALIAS("default_rodata_seg", dram0_0_seg);
+#endif // CONFIG_APP_BUILD_USE_FLASH_SECTIONS
+
+/**
+ *  If rodata default segment is placed in `drom0_0_seg`, then flash's first rodata section must
+ *  also be first in the segment.
+ */
+#if CONFIG_APP_BUILD_USE_FLASH_SECTIONS
+  ASSERT(_flash_rodata_dummy_start == ORIGIN(default_rodata_seg),
+         ".flash_rodata_dummy section must be placed at the beginning of the rodata segment.")
+#endif
+
+#if CONFIG_ESP_SYSTEM_USE_EH_FRAME
+    ASSERT ((__eh_frame_end > __eh_frame), "Error: eh_frame size is null!");
+    ASSERT ((__eh_frame_hdr_end > __eh_frame_hdr), "Error: eh_frame_hdr size is null!");
+#endif
diff --git a/components/esp_system/ld/esp32c6/sections.ld.in b/components/esp_system/ld/esp32c6/sections.ld.in
new file mode 100644
index 0000000000..b32633a5e5
--- /dev/null
+++ b/components/esp_system/ld/esp32c6/sections.ld.in
@@ -0,0 +1,410 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+/* Default entry point */
+ENTRY(call_start_cpu0);
+
+SECTIONS
+{
+  /**
+   * RTC fast memory holds RTC wake stub code,
+   * including from any source file named rtc_wake_stub*.c
+   */
+  .rtc.text :
+  {
+    . = ALIGN(4);
+    _rtc_fast_start = ABSOLUTE(.);
+
+    mapping[rtc_text]
+
+    *rtc_wake_stub*.*(.literal .text .literal.* .text.*)
+    *(.rtc_text_end_test)
+
+    /* 16B padding for possible CPU prefetch and 4B alignment for PMS split lines */
+    . += _esp_memprot_prefetch_pad_size;
+    . = ALIGN(4);
+
+    _rtc_text_end = ABSOLUTE(.);
+  } > lp_ram_seg
+
+  /**
+   * This section located in RTC FAST Memory area.
+   * It holds data marked with RTC_FAST_ATTR attribute.
+   * See the file "esp_attr.h" for more information.
+   */
+  .rtc.force_fast :
+  {
+    . = ALIGN(4);
+    _rtc_force_fast_start = ABSOLUTE(.);
+
+    mapping[rtc_force_fast]
+
+    *(.rtc.force_fast .rtc.force_fast.*)
+    . = ALIGN(4) ;
+    _rtc_force_fast_end = ABSOLUTE(.);
+  } > lp_ram_seg
+
+  /**
+   * RTC data section holds RTC wake stub
+   * data/rodata, including from any source file
+   * named rtc_wake_stub*.c and the data marked with
+   * RTC_DATA_ATTR, RTC_RODATA_ATTR attributes.
+   */
+  .rtc.data :
+  {
+    _rtc_data_start = ABSOLUTE(.);
+
+    mapping[rtc_data]
+
+    *rtc_wake_stub*.*(.data .rodata .data.* .rodata.* .bss .bss.*)
+    _rtc_data_end = ABSOLUTE(.);
+  } > lp_ram_seg
+
+  /* RTC bss, from any source file named rtc_wake_stub*.c */
+  .rtc.bss (NOLOAD) :
+  {
+    _rtc_bss_start = ABSOLUTE(.);
+    *rtc_wake_stub*.*(.bss .bss.*)
+    *rtc_wake_stub*.*(COMMON)
+
+    mapping[rtc_bss]
+
+    _rtc_bss_end = ABSOLUTE(.);
+  } > lp_ram_seg
+
+  /**
+   * This section holds data that should not be initialized at power up
+   * and will be retained during deep sleep.
+   * User data marked with RTC_NOINIT_ATTR will be placed
+   * into this section. See the file "esp_attr.h" for more information.
+   */
+  .rtc_noinit (NOLOAD):
+  {
+    . = ALIGN(4);
+    _rtc_noinit_start = ABSOLUTE(.);
+    *(.rtc_noinit .rtc_noinit.*)
+    . = ALIGN(4) ;
+    _rtc_noinit_end = ABSOLUTE(.);
+  } > lp_ram_seg
+
+  /**
+   * This section located in RTC SLOW Memory area.
+   * It holds data marked with RTC_SLOW_ATTR attribute.
+   * See the file "esp_attr.h" for more information.
+   */
+  .rtc.force_slow :
+  {
+    . = ALIGN(4);
+    _rtc_force_slow_start = ABSOLUTE(.);
+    *(.rtc.force_slow .rtc.force_slow.*)
+    . = ALIGN(4) ;
+    _rtc_force_slow_end = ABSOLUTE(.);
+  } > lp_ram_seg
+
+  /* Get size of rtc slow data based on rtc_data_location alias */
+  _rtc_slow_length = (ORIGIN(rtc_slow_seg) == ORIGIN(rtc_data_location))
+                        ? (_rtc_force_slow_end - _rtc_data_start)
+                        : (_rtc_force_slow_end - _rtc_force_slow_start);
+
+  _rtc_fast_length = (ORIGIN(rtc_slow_seg) == ORIGIN(rtc_data_location))
+                        ? (_rtc_force_fast_end - _rtc_fast_start)
+                        : (_rtc_noinit_end - _rtc_fast_start);
+
+  ASSERT((_rtc_slow_length <= LENGTH(rtc_slow_seg)),
+          "RTC_SLOW segment data does not fit.")
+
+  ASSERT((_rtc_fast_length <= LENGTH(rtc_data_seg)),
+          "RTC_FAST segment data does not fit.")
+
+  .iram0.text :
+  {
+    _iram_start = ABSOLUTE(.);
+    /* Vectors go to start of IRAM */
+    ASSERT(ABSOLUTE(.) % 0x100 == 0, "vector address must be 256 byte aligned");
+    KEEP(*(.exception_vectors.text));
+    . = ALIGN(4);
+
+    _invalid_pc_placeholder = ABSOLUTE(.);
+
+    /* Code marked as running out of IRAM */
+    _iram_text_start = ABSOLUTE(.);
+
+    mapping[iram0_text]
+
+  } > iram0_0_seg
+
+  /* Marks the end of IRAM code segment */
+  .iram0.text_end (NOLOAD) :
+  {
+    /* ESP32-C6 memprot requires 16B padding for possible CPU prefetch and 512B alignment for PMS split lines */
+    . += _esp_memprot_prefetch_pad_size;
+    . = ALIGN(_esp_memprot_align_size);
+    /* iram_end_test section exists for use by memprot unit tests only */
+    *(.iram_end_test)
+    _iram_text_end = ABSOLUTE(.);
+  } > iram0_0_seg
+
+  .iram0.data :
+  {
+    . = ALIGN(16);
+    _iram_data_start = ABSOLUTE(.);
+
+    mapping[iram0_data]
+
+    _iram_data_end = ABSOLUTE(.);
+  } > iram0_0_seg
+
+  .iram0.bss (NOLOAD) :
+  {
+    . = ALIGN(16);
+    _iram_bss_start = ABSOLUTE(.);
+
+    mapping[iram0_bss]
+
+    _iram_bss_end = ABSOLUTE(.);
+    . = ALIGN(16);
+    _iram_end = ABSOLUTE(.);
+  } > iram0_0_seg
+
+  /**
+   * This section is required to skip .iram0.text area because iram0_0_seg and
+   * dram0_0_seg reflect the same address space on different buses.
+   */
+  .dram0.dummy (NOLOAD):
+  {
+    . = ORIGIN(dram0_0_seg) + _iram_end - _iram_start;
+  } > dram0_0_seg
+
+  .dram0.data :
+  {
+    _data_start = ABSOLUTE(.);
+    *(.gnu.linkonce.d.*)
+    *(.data1)
+    __global_pointer$ = . + 0x800;
+    *(.sdata)
+    *(.sdata.*)
+    *(.gnu.linkonce.s.*)
+    *(.gnu.linkonce.s2.*)
+    *(.jcr)
+
+    mapping[dram0_data]
+
+    _data_end = ABSOLUTE(.);
+    . = ALIGN(4);
+  } > dram0_0_seg
+
+  /**
+   * This section holds data that should not be initialized at power up.
+   * The section located in Internal SRAM memory region. The macro _NOINIT
+   * can be used as attribute to place data into this section.
+   * See the "esp_attr.h" file for more information.
+   */
+  .noinit (NOLOAD):
+  {
+    . = ALIGN(4);
+    _noinit_start = ABSOLUTE(.);
+    *(.noinit .noinit.*)
+    . = ALIGN(4) ;
+    _noinit_end = ABSOLUTE(.);
+  } > dram0_0_seg
+
+  /* Shared RAM */
+  .dram0.bss (NOLOAD) :
+  {
+    . = ALIGN (8);
+    _bss_start = ABSOLUTE(.);
+
+    mapping[dram0_bss]
+
+    *(.dynsbss)
+    *(.sbss)
+    *(.sbss.*)
+    *(.gnu.linkonce.sb.*)
+    *(.scommon)
+    *(.sbss2)
+    *(.sbss2.*)
+    *(.gnu.linkonce.sb2.*)
+    *(.dynbss)
+    *(.share.mem)
+    *(.gnu.linkonce.b.*)
+
+    . = ALIGN (8);
+    _bss_end = ABSOLUTE(.);
+  } > dram0_0_seg
+
+  ASSERT(((_bss_end - ORIGIN(dram0_0_seg)) <= LENGTH(dram0_0_seg)), "DRAM segment data does not fit.")
+
+  .flash.text :
+  {
+    _stext = .;
+    _instruction_reserved_start = ABSOLUTE(.);
+    _text_start = ABSOLUTE(.);
+
+    mapping[flash_text]
+
+    *(.stub .gnu.warning .gnu.linkonce.literal.* .gnu.linkonce.t.*.literal .gnu.linkonce.t.*)
+    *(.irom0.text) /* catch stray ICACHE_RODATA_ATTR */
+    *(.fini.literal)
+    *(.fini)
+    *(.gnu.version)
+
+    /** CPU will try to prefetch up to 16 bytes of
+      * of instructions. This means that any configuration (e.g. MMU, PMS) must allow
+      * safe access to up to 16 bytes after the last real instruction, add
+      * dummy bytes to ensure this
+      */
+    . += _esp_flash_mmap_prefetch_pad_size;
+
+    _text_end = ABSOLUTE(.);
+    _instruction_reserved_end = ABSOLUTE(.);
+    _etext = .;
+
+    /**
+     * Similar to _iram_start, this symbol goes here so it is
+     * resolved by addr2line in preference to the first symbol in
+     * the flash.text segment.
+     */
+    _flash_cache_start = ABSOLUTE(0);
+  } > default_code_seg
+
+  /**
+   * This dummy section represents the .flash.text section but in default_rodata_seg.
+   * Thus, it must have its alignment and (at least) its size.
+   */
+  .flash_rodata_dummy (NOLOAD):
+  {
+    _flash_rodata_dummy_start = .;
+    /* Start at the same alignment constraint than .flash.text */
+    . = ALIGN(ALIGNOF(.flash.text));
+    /* Create an empty gap as big as .flash.text section */
+    . = . + SIZEOF(.flash.text);
+    /* Prepare the alignment of the section above. Few bytes (0x20) must be
+     * added for the mapping header. */
+    . = ALIGN(0x10000) + 0x20;
+    _rodata_reserved_start = .;
+  } > default_rodata_seg
+
+  .flash.appdesc : ALIGN(0x10)
+  {
+    _rodata_start = ABSOLUTE(.);
+
+    *(.rodata_desc .rodata_desc.*)               /* Should be the first.  App version info.        DO NOT PUT ANYTHING BEFORE IT! */
+    *(.rodata_custom_desc .rodata_custom_desc.*) /* Should be the second. Custom app version info. DO NOT PUT ANYTHING BEFORE IT! */
+
+    /* Create an empty gap within this section. Thanks to this, the end of this
+     * section will match .flash.rodata's begin address. Thus, both sections
+     * will be merged when creating the final bin image. */
+    . = ALIGN(ALIGNOF(.flash.rodata));
+  } >default_rodata_seg
+
+  .flash.rodata : ALIGN(0x10)
+  {
+    _flash_rodata_start = ABSOLUTE(.);
+
+    mapping[flash_rodata]
+
+    *(.irom1.text) /* catch stray ICACHE_RODATA_ATTR */
+    *(.gnu.linkonce.r.*)
+    *(.rodata1)
+    __XT_EXCEPTION_TABLE_ = ABSOLUTE(.);
+    *(.xt_except_table)
+    *(.gcc_except_table .gcc_except_table.*)
+    *(.gnu.linkonce.e.*)
+    *(.gnu.version_r)
+    . = (. + 7) & ~ 3;
+    /*
+     * C++ constructor and destructor tables
+     * Don't include anything from crtbegin.o or crtend.o, as IDF doesn't use toolchain crt.
+     *
+     * RISC-V gcc is configured with --enable-initfini-array so it emits an .init_array section instead.
+     * But the init_priority sections will be sorted for iteration in ascending order during startup.
+     * The rest of the init_array sections is sorted for iteration in descending order during startup, however.
+     * Hence a different section is generated for the init_priority functions which is iterated in
+     * ascending order during startup. The corresponding code can be found in startup.c.
+     */
+    __init_priority_array_start = ABSOLUTE(.);
+    KEEP (*(EXCLUDE_FILE (*crtend.* *crtbegin.*) .init_array.*))
+    __init_priority_array_end = ABSOLUTE(.);
+    __init_array_start = ABSOLUTE(.);
+    KEEP (*(EXCLUDE_FILE (*crtend.* *crtbegin.*) .init_array))
+    __init_array_end = ABSOLUTE(.);
+    KEEP (*crtbegin.*(.dtors))
+    KEEP (*(EXCLUDE_FILE (*crtend.*) .dtors))
+    KEEP (*(SORT(.dtors.*)))
+    KEEP (*(.dtors))
+    /* C++ exception handlers table: */
+    __XT_EXCEPTION_DESCS_ = ABSOLUTE(.);
+    *(.xt_except_desc)
+    *(.gnu.linkonce.h.*)
+    __XT_EXCEPTION_DESCS_END__ = ABSOLUTE(.);
+    *(.xt_except_desc_end)
+    *(.dynamic)
+    *(.gnu.version_d)
+    /* Addresses of memory regions reserved via SOC_RESERVE_MEMORY_REGION() */
+    soc_reserved_memory_region_start = ABSOLUTE(.);
+    KEEP (*(.reserved_memory_address))
+    soc_reserved_memory_region_end = ABSOLUTE(.);
+    /* System init functions registered via ESP_SYSTEM_INIT_FN */
+    _esp_system_init_fn_array_start = ABSOLUTE(.);
+    KEEP (*(SORT_BY_INIT_PRIORITY(.esp_system_init_fn.*)))
+    _esp_system_init_fn_array_end = ABSOLUTE(.);
+    _rodata_end = ABSOLUTE(.);
+    /* Literals are also RO data. */
+    _lit4_start = ABSOLUTE(.);
+    *(*.lit4)
+    *(.lit4.*)
+    *(.gnu.linkonce.lit4.*)
+    _lit4_end = ABSOLUTE(.);
+    . = ALIGN(4);
+    _thread_local_start = ABSOLUTE(.);
+    *(.tdata)
+    *(.tdata.*)
+    *(.tbss)
+    *(.tbss.*)
+    _thread_local_end = ABSOLUTE(.);
+    _rodata_reserved_end = ABSOLUTE(.);
+    . = ALIGN(ALIGNOF(.eh_frame));
+  } > default_rodata_seg
+
+  /* Keep this section shall be at least aligned on 4 */
+  .eh_frame : ALIGN(8)
+  {
+    __eh_frame = ABSOLUTE(.);
+    KEEP (*(.eh_frame))
+    __eh_frame_end = ABSOLUTE(.);
+    /* Guarantee that this section and the next one will be merged by making
+     * them adjacent. */
+    . = ALIGN(ALIGNOF(.eh_frame_hdr));
+  } > default_rodata_seg
+
+  /* To avoid any exception in C++ exception frame unwinding code, this section
+   * shall be aligned on 8. */
+  .eh_frame_hdr : ALIGN(8)
+  {
+    __eh_frame_hdr = ABSOLUTE(.);
+    KEEP (*(.eh_frame_hdr))
+    __eh_frame_hdr_end = ABSOLUTE(.);
+  } > default_rodata_seg
+
+  .flash.rodata_noload (NOLOAD) :
+  {
+    . = ALIGN (4);
+    mapping[rodata_noload]
+  } > default_rodata_seg
+
+  /* Marks the end of data, bss and possibly rodata  */
+  .dram0.heap_start (NOLOAD) :
+  {
+    . = ALIGN (16);
+    _heap_start = ABSOLUTE(.);
+  } > dram0_0_seg
+}
+
+ASSERT(((_iram_end - ORIGIN(iram0_0_seg)) <= LENGTH(iram0_0_seg)),
+          "IRAM0 segment data does not fit.")
+
+ASSERT(((_heap_start - ORIGIN(dram0_0_seg)) <= LENGTH(dram0_0_seg)),
+          "DRAM segment data does not fit.")
diff --git a/components/esp_system/panic.c b/components/esp_system/panic.c
index d060f48bfb..51a1801f46 100644
--- a/components/esp_system/panic.c
+++ b/components/esp_system/panic.c
@@ -61,7 +61,11 @@
 bool g_panic_abort = false;
 static char *s_panic_abort_details = NULL;
 
+#if CONFIG_IDF_TARGET_ESP32C6 // TODO: IDF-5653
+static wdt_hal_context_t rtc_wdt_ctx = {.inst = WDT_RWDT, .rwdt_dev = &LP_WDT};
+#else
 static wdt_hal_context_t rtc_wdt_ctx = {.inst = WDT_RWDT, .rwdt_dev = &RTCCNTL};
+#endif
 
 #if !CONFIG_ESP_SYSTEM_PANIC_SILENT_REBOOT
 
diff --git a/components/esp_system/port/arch/riscv/panic_arch.c b/components/esp_system/port/arch/riscv/panic_arch.c
index 3afa68ae6e..2fb3bd0dda 100644
--- a/components/esp_system/port/arch/riscv/panic_arch.c
+++ b/components/esp_system/port/arch/riscv/panic_arch.c
@@ -76,6 +76,7 @@ static inline bool test_and_print_register_bits(const uint32_t status,
  */
 static inline void print_cache_err_details(const void *frame)
 {
+#if !CONFIG_IDF_TARGET_ESP32C6 // TODO: IDF-5657
     /* Define the array that contains the status (bits) to test on the register
      * EXTMEM_CORE0_ACS_CACHE_INT_ST_REG. each bit is accompanied by a small
      * message.
@@ -148,6 +149,7 @@ static inline void print_cache_err_details(const void *frame)
             panic_print_str("\r\n");
         }
     }
+#endif
 }
 
 
diff --git a/components/esp_system/port/brownout.c b/components/esp_system/port/brownout.c
index c700f79d7d..3d146ce00d 100644
--- a/components/esp_system/port/brownout.c
+++ b/components/esp_system/port/brownout.c
@@ -76,7 +76,11 @@ void esp_brownout_init(void)
 
     brownout_hal_config(&cfg);
     brownout_hal_intr_clear();
+#if CONFIG_IDF_TARGET_ESP32C6 // TODO: IDF-5645
+    rtc_isr_register(rtc_brownout_isr_handler, NULL, LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_ENA_M, RTC_INTR_FLAG_IRAM);
+#else
     rtc_isr_register(rtc_brownout_isr_handler, NULL, RTC_CNTL_BROWN_OUT_INT_ENA_M, RTC_INTR_FLAG_IRAM);
+#endif
     brownout_hal_intr_enable(true);
 
 #else // brownout without interrupt
diff --git a/components/esp_system/port/cpu_start.c b/components/esp_system/port/cpu_start.c
index abd5dc8f59..ebc7d03cd7 100644
--- a/components/esp_system/port/cpu_start.c
+++ b/components/esp_system/port/cpu_start.c
@@ -47,6 +47,10 @@
 #include "esp32c3/rom/cache.h"
 #include "esp32c3/rom/secure_boot.h"
 #include "esp_memprot.h"
+#elif CONFIG_IDF_TARGET_ESP32C6
+#include "esp32c6/rtc.h"
+#include "esp32c6/rom/cache.h"
+#include "esp_memprot.h"
 #elif CONFIG_IDF_TARGET_ESP32H2
 #include "esp32h2/rtc.h"
 #include "esp32h2/rom/cache.h"
@@ -287,7 +291,11 @@ void IRAM_ATTR call_start_cpu0(void)
             || rst_reas[1] == RESET_REASON_CORE_RTC_WDT || rst_reas[1] == RESET_REASON_CORE_MWDT0
 #endif
        ) {
+#if CONFIG_IDF_TARGET_ESP32C6 // TODO: IDF-5653
+        wdt_hal_context_t rtc_wdt_ctx = {.inst = WDT_RWDT, .rwdt_dev = &LP_WDT};
+#else
         wdt_hal_context_t rtc_wdt_ctx = {.inst = WDT_RWDT, .rwdt_dev = &RTCCNTL};
+#endif
         wdt_hal_write_protect_disable(&rtc_wdt_ctx);
         wdt_hal_disable(&rtc_wdt_ctx);
         wdt_hal_write_protect_enable(&rtc_wdt_ctx);
@@ -341,7 +349,7 @@ void IRAM_ATTR call_start_cpu0(void)
         esp_restart();
     }
 
-#if CONFIG_IDF_TARGET_ESP32S3 || CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32H2 || CONFIG_IDF_TARGET_ESP32C2
+#if CONFIG_IDF_TARGET_ESP32S3 || CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32H2 || CONFIG_IDF_TARGET_ESP32C2 || CONFIG_IDF_TARGET_ESP32C6
     /* Configure the Cache MMU size for instruction and rodata in flash. */
     extern uint32_t Cache_Set_IDROM_MMU_Size(uint32_t irom_size, uint32_t drom_size);
     extern int _rodata_reserved_start;
@@ -354,7 +362,7 @@ void IRAM_ATTR call_start_cpu0(void)
 #endif
 
     Cache_Set_IDROM_MMU_Size(cache_mmu_irom_size, CACHE_DROM_MMU_MAX_END - cache_mmu_irom_size);
-#endif // CONFIG_IDF_TARGET_ESP32S3 || CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32H2 || CONFIG_IDF_TARGET_ESP32C2
+#endif // CONFIG_IDF_TARGET_ESP32S3 || CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32H2 || CONFIG_IDF_TARGET_ESP32C2 || CONFIG_IDF_TARGET_ESP32C6
 
 #if CONFIG_ESPTOOLPY_OCT_FLASH
     bool efuse_opflash_en = efuse_ll_get_flash_type();
@@ -473,7 +481,7 @@ void IRAM_ATTR call_start_cpu0(void)
 #endif
 
 #if CONFIG_IDF_TARGET_ESP32C2
-// TODO : IDF-4194
+// TODO : IDF-5020
 #if CONFIG_ESP32C2_INSTRUCTION_CACHE_WRAP
     extern void esp_enable_cache_wrap(uint32_t icache_wrap_enable);
     esp_enable_cache_wrap(1);
diff --git a/components/esp_system/port/soc/esp32c6/CMakeLists.txt b/components/esp_system/port/soc/esp32c6/CMakeLists.txt
index e69de29bb2..d77109f3b5 100644
--- a/components/esp_system/port/soc/esp32c6/CMakeLists.txt
+++ b/components/esp_system/port/soc/esp32c6/CMakeLists.txt
@@ -0,0 +1,12 @@
+set(srcs "clk.c"
+         "reset_reason.c"
+         "system_internal.c"
+         "cache_err_int.c"
+         "../../arch/riscv/expression_with_stack.c"
+         "../../arch/riscv/expression_with_stack_asm.S"
+         "../../arch/riscv/panic_arch.c"
+         "../../arch/riscv/debug_stubs.c")
+
+add_prefix(srcs "${CMAKE_CURRENT_LIST_DIR}/" ${srcs})
+
+target_sources(${COMPONENT_LIB} PRIVATE ${srcs})
diff --git a/components/esp_system/port/soc/esp32c6/Kconfig.cpu b/components/esp_system/port/soc/esp32c6/Kconfig.cpu
index e69de29bb2..414e4377f3 100644
--- a/components/esp_system/port/soc/esp32c6/Kconfig.cpu
+++ b/components/esp_system/port/soc/esp32c6/Kconfig.cpu
@@ -0,0 +1,21 @@
+choice ESP_DEFAULT_CPU_FREQ_MHZ
+    prompt "CPU frequency"
+    default ESP_DEFAULT_CPU_FREQ_MHZ_40 if IDF_ENV_FPGA
+    default ESP_DEFAULT_CPU_FREQ_MHZ_160
+    help
+        CPU frequency to be set on application startup.
+
+    config ESP_DEFAULT_CPU_FREQ_MHZ_40
+        bool "40 MHz"
+        depends on IDF_ENV_FPGA
+    config ESP_DEFAULT_CPU_FREQ_MHZ_80
+        bool "80 MHz"
+    config ESP_DEFAULT_CPU_FREQ_MHZ_160
+        bool "160 MHz"
+endchoice
+
+config ESP_DEFAULT_CPU_FREQ_MHZ
+    int
+    default 40 if ESP_DEFAULT_CPU_FREQ_MHZ_40
+    default 80 if ESP_DEFAULT_CPU_FREQ_MHZ_80
+    default 160 if ESP_DEFAULT_CPU_FREQ_MHZ_160
diff --git a/components/esp_system/port/soc/esp32c6/Kconfig.system b/components/esp_system/port/soc/esp32c6/Kconfig.system
index e69de29bb2..1427bb2521 100644
--- a/components/esp_system/port/soc/esp32c6/Kconfig.system
+++ b/components/esp_system/port/soc/esp32c6/Kconfig.system
@@ -0,0 +1,45 @@
+menu "Brownout Detector"
+    config ESP_BROWNOUT_DET
+        bool "Hardware brownout detect & reset"
+        depends on !IDF_ENV_FPGA
+        default y
+        help
+            The ESP32-C6 has a built-in brownout detector which can detect if the voltage is lower than
+            a specific value. If this happens, it will reset the chip in order to prevent unintended
+            behaviour.
+
+    choice ESP_BROWNOUT_DET_LVL_SEL
+        prompt "Brownout voltage level"
+        depends on ESP_BROWNOUT_DET
+        default ESP_BROWNOUT_DET_LVL_SEL_7
+        help
+            The brownout detector will reset the chip when the supply voltage is approximately
+            below this level. Note that there may be some variation of brownout voltage level
+            between each chip.
+
+            #The voltage levels here are estimates, more work needs to be done to figure out the exact voltages
+            #of the brownout threshold levels.
+        config ESP_BROWNOUT_DET_LVL_SEL_7
+            bool "2.51V"
+        config ESP_BROWNOUT_DET_LVL_SEL_6
+            bool "2.64V"
+        config ESP_BROWNOUT_DET_LVL_SEL_5
+            bool "2.76V"
+        config ESP_BROWNOUT_DET_LVL_SEL_4
+            bool "2.92V"
+        config ESP_BROWNOUT_DET_LVL_SEL_3
+            bool "3.10V"
+        config ESP_BROWNOUT_DET_LVL_SEL_2
+            bool "3.27V"
+    endchoice
+
+    config ESP_BROWNOUT_DET_LVL
+        int
+        default 2 if ESP_BROWNOUT_DET_LVL_SEL_2
+        default 3 if ESP_BROWNOUT_DET_LVL_SEL_3
+        default 4 if ESP_BROWNOUT_DET_LVL_SEL_4
+        default 5 if ESP_BROWNOUT_DET_LVL_SEL_5
+        default 6 if ESP_BROWNOUT_DET_LVL_SEL_6
+        default 7 if ESP_BROWNOUT_DET_LVL_SEL_7
+
+endmenu
diff --git a/components/esp_system/port/soc/esp32c6/cache_err_int.c b/components/esp_system/port/soc/esp32c6/cache_err_int.c
new file mode 100644
index 0000000000..44ac5fb759
--- /dev/null
+++ b/components/esp_system/port/soc/esp32c6/cache_err_int.c
@@ -0,0 +1,81 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+/*
+ The cache has an interrupt that can be raised as soon as an access to a cached
+ region (flash) is done without the cache being enabled. We use that here
+ to panic the CPU, which from a debugging perspective is better than grabbing bad
+ data from the bus.
+*/
+#include "esp_rom_sys.h"
+#include "esp_attr.h"
+#include "esp_log.h"
+#include "esp_intr_alloc.h"
+#include "soc/periph_defs.h"
+#include "riscv/interrupt.h"
+#include "hal/cache_ll.h"
+
+static const char *TAG = "CACHE_ERR";
+
+void esp_cache_err_int_init(void)
+{
+    ESP_EARLY_LOGW(TAG, "esp_cache_err_int_init() has not been implemented yet");
+#if 0 // TODO: IDF-5656
+    const uint32_t core_id = 0;
+
+    /* Disable cache interrupts if enabled. */
+    ESP_INTR_DISABLE(ETS_CACHEERR_INUM);
+
+    /**
+     *  Bind all cache errors to ETS_CACHEERR_INUM interrupt. we will deal with
+     * them in handler by different types
+     * I) Cache access error
+     *     1. dbus trying to write to icache
+     *     2. dbus authentication fail
+     *     3. cpu access icache while dbus is disabled [1]
+     *     4. ibus authentication fail
+     *     5. ibus trying to write icache
+     *     6. cpu access icache while ibus is disabled
+     * II) Cache illegal error
+     *     1. dbus counter overflow
+     *     2. ibus counter overflow
+     *     3. mmu entry fault
+     *     4. icache preload configurations fault
+     *     5. icache sync configuration fault
+     *
+     * [1]: On ESP32C6 boards, the caches are shared but buses are still
+     * distinct. So, we have an ibus and a dbus sharing the same cache.
+     * This error can occur if the dbus performs a request but the icache
+     * (or simply cache) is disabled.
+     */
+    esp_rom_route_intr_matrix(core_id, ETS_CACHE_IA_INTR_SOURCE, ETS_CACHEERR_INUM);
+    esp_rom_route_intr_matrix(core_id, ETS_CACHE_CORE0_ACS_INTR_SOURCE, ETS_CACHEERR_INUM);
+
+    /* Set the type and priority to cache error interrupts. */
+    esprv_intc_int_set_type(BIT(ETS_CACHEERR_INUM), INTR_TYPE_LEVEL);
+    esprv_intc_int_set_priority(ETS_CACHEERR_INUM, SOC_INTERRUPT_LEVEL_MEDIUM);
+
+    ESP_DRAM_LOGV(TAG, "access error intr clr & ena mask is: 0x%x", CACHE_LL_L1_ACCESS_EVENT_MASK);
+    /* On the hardware side, start by clearing all the bits reponsible for cache access error */
+    cache_ll_l1_clear_access_error_intr(0, CACHE_LL_L1_ACCESS_EVENT_MASK);
+    /* Then enable cache access error interrupts. */
+    cache_ll_l1_enable_access_error_intr(0, CACHE_LL_L1_ACCESS_EVENT_MASK);
+
+    /* Same goes for cache illegal error: start by clearing the bits and then
+    * set them back. */
+    ESP_DRAM_LOGV(TAG, "illegal error intr clr & ena mask is: 0x%x", CACHE_LL_L1_ILG_EVENT_MASK);
+    cache_ll_l1_clear_illegal_error_intr(0, CACHE_LL_L1_ILG_EVENT_MASK);
+    cache_ll_l1_enable_illegal_error_intr(0, CACHE_LL_L1_ILG_EVENT_MASK);
+
+    /* Enable the interrupts for cache error. */
+    ESP_INTR_ENABLE(ETS_CACHEERR_INUM);
+#endif
+}
+
+int IRAM_ATTR esp_cache_err_get_cpuid(void)
+{
+    return 0;
+}
diff --git a/components/esp_system/port/soc/esp32c6/clk.c b/components/esp_system/port/soc/esp32c6/clk.c
new file mode 100644
index 0000000000..f27a26561f
--- /dev/null
+++ b/components/esp_system/port/soc/esp32c6/clk.c
@@ -0,0 +1,305 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <stdint.h>
+#include <sys/cdefs.h>
+#include <sys/time.h>
+#include <sys/param.h>
+#include "sdkconfig.h"
+#include "esp_attr.h"
+#include "esp_log.h"
+#include "esp_clk_internal.h"
+#include "esp32c6/rom/ets_sys.h"
+#include "esp32c6/rom/uart.h"
+// #include "soc/system_reg.h"
+#include "soc/soc.h"
+#include "soc/rtc.h"
+#include "soc/rtc_periph.h"
+#include "soc/i2s_reg.h"
+#include "esp_cpu.h"
+#include "hal/wdt_hal.h"
+#include "esp_private/periph_ctrl.h"
+#include "esp_private/esp_clk.h"
+#include "bootloader_clock.h"
+// #include "soc/syscon_reg.h"
+#include "esp_rom_uart.h"
+#include "esp_rom_sys.h"
+
+/* Number of cycles to wait from the 32k XTAL oscillator to consider it running.
+ * Larger values increase startup delay. Smaller values may cause false positive
+ * detection (i.e. oscillator runs for a few cycles and then stops).
+ */
+#define SLOW_CLK_CAL_CYCLES     CONFIG_RTC_CLK_CAL_CYCLES
+
+#define MHZ (1000000)
+
+/* Lower threshold for a reasonably-looking calibration value for a 32k XTAL.
+ * The ideal value (assuming 32768 Hz frequency) is 1000000/32768*(2**19) = 16*10^6.
+ */
+#define MIN_32K_XTAL_CAL_VAL  15000000L
+
+/* Indicates that this 32k oscillator gets input from external oscillator, rather
+ * than a crystal.
+ */
+#define EXT_OSC_FLAG    BIT(3)
+
+/* This is almost the same as soc_rtc_slow_clk_src_t, except that we define
+ * an extra enum member for the external 32k oscillator.
+ * For convenience, lower 2 bits should correspond to soc_rtc_slow_clk_src_t values.
+ */
+typedef enum {
+    SLOW_CLK_RTC = SOC_RTC_SLOW_CLK_SRC_RC_SLOW,                       //!< Internal 150 kHz RC oscillator
+    SLOW_CLK_32K_XTAL = SOC_RTC_SLOW_CLK_SRC_XTAL32K,                  //!< External 32 kHz XTAL
+    SLOW_CLK_8MD256 = SOC_RTC_SLOW_CLK_SRC_RC_FAST_D256,               //!< Internal 8 MHz RC oscillator, divided by 256
+    SLOW_CLK_32K_EXT_OSC = SOC_RTC_SLOW_CLK_SRC_XTAL32K | EXT_OSC_FLAG //!< External 32k oscillator connected to 32K_XP pin
+} slow_clk_sel_t;
+
+static void select_rtc_slow_clk(slow_clk_sel_t slow_clk);
+
+static const char *TAG = "clk";
+
+
+ __attribute__((weak)) void esp_clk_init(void)
+{
+#if !CONFIG_IDF_ENV_FPGA
+    rtc_config_t cfg = RTC_CONFIG_DEFAULT();
+    soc_reset_reason_t rst_reas;
+    rst_reas = esp_rom_get_reset_reason(0);
+    if (rst_reas == RESET_REASON_CHIP_POWER_ON) {
+        cfg.cali_ocode = 1;
+    }
+    rtc_init(cfg);
+
+    assert(rtc_clk_xtal_freq_get() == RTC_XTAL_FREQ_40M);
+
+    bool rc_fast_d256_is_enabled = rtc_clk_8md256_enabled();
+    rtc_clk_8m_enable(true, rc_fast_d256_is_enabled);
+    rtc_clk_fast_src_set(SOC_RTC_FAST_CLK_SRC_RC_FAST);
+#endif
+
+#ifdef CONFIG_BOOTLOADER_WDT_ENABLE
+    // WDT uses a SLOW_CLK clock source. After a function select_rtc_slow_clk a frequency of this source can changed.
+    // If the frequency changes from 150kHz to 32kHz, then the timeout set for the WDT will increase 4.6 times.
+    // Therefore, for the time of frequency change, set a new lower timeout value (1.6 sec).
+    // This prevents excessive delay before resetting in case the supply voltage is drawdown.
+    // (If frequency is changed from 150kHz to 32kHz then WDT timeout will increased to 1.6sec * 150/32 = 7.5 sec).
+    wdt_hal_context_t rtc_wdt_ctx = {.inst = WDT_RWDT, .rwdt_dev = &LP_WDT}; // TODO: IDF-5653
+    uint32_t stage_timeout_ticks = (uint32_t)(1600ULL * rtc_clk_slow_freq_get_hz() / 1000ULL);
+    wdt_hal_write_protect_disable(&rtc_wdt_ctx);
+    wdt_hal_feed(&rtc_wdt_ctx);
+    //Bootloader has enabled RTC WDT until now. We're only modifying timeout, so keep the stage and timeout action the same
+    wdt_hal_config_stage(&rtc_wdt_ctx, WDT_STAGE0, stage_timeout_ticks, WDT_STAGE_ACTION_RESET_RTC);
+    wdt_hal_write_protect_enable(&rtc_wdt_ctx);
+#endif
+
+#if defined(CONFIG_RTC_CLK_SRC_EXT_CRYS)
+    select_rtc_slow_clk(SLOW_CLK_32K_XTAL);
+#elif defined(CONFIG_RTC_CLK_SRC_EXT_OSC)
+    select_rtc_slow_clk(SLOW_CLK_32K_EXT_OSC);
+#elif defined(CONFIG_RTC_CLK_SRC_INT_8MD256)
+    select_rtc_slow_clk(SLOW_CLK_8MD256);
+#else
+    select_rtc_slow_clk(SLOW_CLK_RTC);
+#endif
+
+#ifdef CONFIG_BOOTLOADER_WDT_ENABLE
+    // After changing a frequency WDT timeout needs to be set for new frequency.
+    stage_timeout_ticks = (uint32_t)((uint64_t)CONFIG_BOOTLOADER_WDT_TIME_MS * rtc_clk_slow_freq_get_hz() / 1000);
+    wdt_hal_write_protect_disable(&rtc_wdt_ctx);
+    wdt_hal_feed(&rtc_wdt_ctx);
+    wdt_hal_config_stage(&rtc_wdt_ctx, WDT_STAGE0, stage_timeout_ticks, WDT_STAGE_ACTION_RESET_RTC);
+    wdt_hal_write_protect_enable(&rtc_wdt_ctx);
+#endif
+
+    rtc_cpu_freq_config_t old_config, new_config;
+    rtc_clk_cpu_freq_get_config(&old_config);
+    const uint32_t old_freq_mhz = old_config.freq_mhz;
+    const uint32_t new_freq_mhz = CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ;
+
+    bool res = rtc_clk_cpu_freq_mhz_to_config(new_freq_mhz, &new_config);
+    assert(res);
+
+    // Wait for UART TX to finish, otherwise some UART output will be lost
+    // when switching APB frequency
+    esp_rom_uart_tx_wait_idle(CONFIG_ESP_CONSOLE_UART_NUM);
+
+    if (res)  {
+        rtc_clk_cpu_freq_set_config(&new_config);
+    }
+
+    // Re calculate the ccount to make time calculation correct.
+    esp_cpu_set_cycle_count( (uint64_t)esp_cpu_get_cycle_count() * new_freq_mhz / old_freq_mhz );
+}
+
+static void select_rtc_slow_clk(slow_clk_sel_t slow_clk)
+{
+    ESP_EARLY_LOGW(TAG, "select_rtc_slow_clk() has not been implemented yet");
+#if 0 // TODO: IDF-5645
+    soc_rtc_slow_clk_src_t rtc_slow_clk_src = slow_clk & RTC_CNTL_ANA_CLK_RTC_SEL_V;
+    uint32_t cal_val = 0;
+    /* number of times to repeat 32k XTAL calibration
+     * before giving up and switching to the internal RC
+     */
+    int retry_32k_xtal = 3;
+
+    do {
+        if (rtc_slow_clk_src == SOC_RTC_SLOW_CLK_SRC_XTAL32K) {
+            /* 32k XTAL oscillator needs to be enabled and running before it can
+             * be used. Hardware doesn't have a direct way of checking if the
+             * oscillator is running. Here we use rtc_clk_cal function to count
+             * the number of main XTAL cycles in the given number of 32k XTAL
+             * oscillator cycles. If the 32k XTAL has not started up, calibration
+             * will time out, returning 0.
+             */
+            ESP_EARLY_LOGD(TAG, "waiting for 32k oscillator to start up");
+            if (slow_clk == SLOW_CLK_32K_XTAL) {
+                rtc_clk_32k_enable(true);
+            } else if (slow_clk == SLOW_CLK_32K_EXT_OSC) {
+                rtc_clk_32k_enable_external();
+            }
+            // When SLOW_CLK_CAL_CYCLES is set to 0, clock calibration will not be performed at startup.
+            if (SLOW_CLK_CAL_CYCLES > 0) {
+                cal_val = rtc_clk_cal(RTC_CAL_32K_XTAL, SLOW_CLK_CAL_CYCLES);
+                if (cal_val == 0 || cal_val < MIN_32K_XTAL_CAL_VAL) {
+                    if (retry_32k_xtal-- > 0) {
+                        continue;
+                    }
+                    ESP_EARLY_LOGW(TAG, "32 kHz XTAL not found, switching to internal 150 kHz oscillator");
+                    rtc_slow_clk_src = SOC_RTC_SLOW_CLK_SRC_RC_SLOW;
+                }
+            }
+        } else if (rtc_slow_clk_src == SOC_RTC_SLOW_CLK_SRC_RC_FAST_D256) {
+            rtc_clk_8m_enable(true, true);
+        }
+        rtc_clk_slow_src_set(rtc_slow_clk_src);
+
+        if (SLOW_CLK_CAL_CYCLES > 0) {
+            /* TODO: 32k XTAL oscillator has some frequency drift at startup.
+             * Improve calibration routine to wait until the frequency is stable.
+             */
+            cal_val = rtc_clk_cal(RTC_CAL_RTC_MUX, SLOW_CLK_CAL_CYCLES);
+        } else {
+            const uint64_t cal_dividend = (1ULL << RTC_CLK_CAL_FRACT) * 1000000ULL;
+            cal_val = (uint32_t) (cal_dividend / rtc_clk_slow_freq_get_hz());
+        }
+    } while (cal_val == 0);
+    ESP_EARLY_LOGD(TAG, "RTC_SLOW_CLK calibration value: %d", cal_val);
+    esp_clk_slowclk_cal_set(cal_val);
+#endif
+}
+
+void rtc_clk_select_rtc_slow_clk(void)
+{
+    select_rtc_slow_clk(SLOW_CLK_32K_XTAL);
+}
+
+/* This function is not exposed as an API at this point.
+ * All peripheral clocks are default enabled after chip is powered on.
+ * This function disables some peripheral clocks when cpu starts.
+ * These peripheral clocks are enabled when the peripherals are initialized
+ * and disabled when they are de-initialized.
+ */
+__attribute__((weak)) void esp_perip_clk_init(void)
+{
+    ESP_EARLY_LOGW(TAG, "esp_perip_clk_init() has not been implemented yet");
+#if 0 // TODO: IDF-5658
+    uint32_t common_perip_clk, hwcrypto_perip_clk, wifi_bt_sdio_clk = 0;
+    uint32_t common_perip_clk1 = 0;
+
+    soc_reset_reason_t rst_reason = esp_rom_get_reset_reason(0);
+
+    /* For reason that only reset CPU, do not disable the clocks
+     * that have been enabled before reset.
+     */
+    if (rst_reason == RESET_REASON_CPU0_MWDT0 || rst_reason == RESET_REASON_CPU0_SW ||
+            rst_reason == RESET_REASON_CPU0_RTC_WDT || rst_reason == RESET_REASON_CPU0_MWDT1) {
+        common_perip_clk = ~READ_PERI_REG(SYSTEM_PERIP_CLK_EN0_REG);
+        hwcrypto_perip_clk = ~READ_PERI_REG(SYSTEM_PERIP_CLK_EN1_REG);
+        wifi_bt_sdio_clk = ~READ_PERI_REG(SYSTEM_WIFI_CLK_EN_REG);
+    } else {
+        common_perip_clk = SYSTEM_WDG_CLK_EN |
+                           SYSTEM_I2S0_CLK_EN |
+#if CONFIG_ESP_CONSOLE_UART_NUM != 0
+                           SYSTEM_UART_CLK_EN |
+#endif
+#if CONFIG_ESP_CONSOLE_UART_NUM != 1
+                           SYSTEM_UART1_CLK_EN |
+#endif
+                           SYSTEM_SPI2_CLK_EN |
+                           SYSTEM_I2C_EXT0_CLK_EN |
+                           SYSTEM_UHCI0_CLK_EN |
+                           SYSTEM_RMT_CLK_EN |
+                           SYSTEM_LEDC_CLK_EN |
+                           SYSTEM_TIMERGROUP1_CLK_EN |
+                           SYSTEM_SPI3_CLK_EN |
+                           SYSTEM_SPI4_CLK_EN |
+                           SYSTEM_TWAI_CLK_EN |
+                           SYSTEM_I2S1_CLK_EN |
+                           SYSTEM_SPI2_DMA_CLK_EN |
+                           SYSTEM_SPI3_DMA_CLK_EN;
+
+        common_perip_clk1 = 0;
+        hwcrypto_perip_clk = SYSTEM_CRYPTO_AES_CLK_EN |
+                             SYSTEM_CRYPTO_SHA_CLK_EN |
+                             SYSTEM_CRYPTO_RSA_CLK_EN;
+        wifi_bt_sdio_clk = SYSTEM_WIFI_CLK_WIFI_EN |
+                           SYSTEM_WIFI_CLK_BT_EN_M |
+                           SYSTEM_WIFI_CLK_UNUSED_BIT5 |
+                           SYSTEM_WIFI_CLK_UNUSED_BIT12;
+    }
+
+    //Reset the communication peripherals like I2C, SPI, UART, I2S and bring them to known state.
+    common_perip_clk |= SYSTEM_I2S0_CLK_EN |
+#if CONFIG_ESP_CONSOLE_UART_NUM != 0
+                        SYSTEM_UART_CLK_EN |
+#endif
+#if CONFIG_ESP_CONSOLE_UART_NUM != 1
+                        SYSTEM_UART1_CLK_EN |
+#endif
+                        SYSTEM_SPI2_CLK_EN |
+                        SYSTEM_I2C_EXT0_CLK_EN |
+                        SYSTEM_UHCI0_CLK_EN |
+                        SYSTEM_RMT_CLK_EN |
+                        SYSTEM_UHCI1_CLK_EN |
+                        SYSTEM_SPI3_CLK_EN |
+                        SYSTEM_SPI4_CLK_EN |
+                        SYSTEM_I2C_EXT1_CLK_EN |
+                        SYSTEM_I2S1_CLK_EN |
+                        SYSTEM_SPI2_DMA_CLK_EN |
+                        SYSTEM_SPI3_DMA_CLK_EN;
+    common_perip_clk1 = 0;
+
+    /* Change I2S clock to audio PLL first. Because if I2S uses 160MHz clock,
+     * the current is not reduced when disable I2S clock.
+     */
+    // TOCK(check replacement)
+    // REG_SET_FIELD(I2S_CLKM_CONF_REG(0), I2S_CLK_SEL, I2S_CLK_AUDIO_PLL);
+    // REG_SET_FIELD(I2S_CLKM_CONF_REG(1), I2S_CLK_SEL, I2S_CLK_AUDIO_PLL);
+
+    /* Disable some peripheral clocks. */
+    CLEAR_PERI_REG_MASK(SYSTEM_PERIP_CLK_EN0_REG, common_perip_clk);
+    SET_PERI_REG_MASK(SYSTEM_PERIP_RST_EN0_REG, common_perip_clk);
+
+    CLEAR_PERI_REG_MASK(SYSTEM_PERIP_CLK_EN1_REG, common_perip_clk1);
+    SET_PERI_REG_MASK(SYSTEM_PERIP_RST_EN1_REG, common_perip_clk1);
+
+    /* Disable hardware crypto clocks. */
+    CLEAR_PERI_REG_MASK(SYSTEM_PERIP_CLK_EN1_REG, hwcrypto_perip_clk);
+    SET_PERI_REG_MASK(SYSTEM_PERIP_RST_EN1_REG, hwcrypto_perip_clk);
+
+    /* Disable WiFi/BT/SDIO clocks. */
+    CLEAR_PERI_REG_MASK(SYSTEM_WIFI_CLK_EN_REG, wifi_bt_sdio_clk);
+    SET_PERI_REG_MASK(SYSTEM_WIFI_CLK_EN_REG, SYSTEM_WIFI_CLK_EN);
+
+    /* Set WiFi light sleep clock source to RTC slow clock */
+    REG_SET_FIELD(SYSTEM_BT_LPCK_DIV_INT_REG, SYSTEM_BT_LPCK_DIV_NUM, 0);
+    CLEAR_PERI_REG_MASK(SYSTEM_BT_LPCK_DIV_FRAC_REG, SYSTEM_LPCLK_SEL_8M);
+    SET_PERI_REG_MASK(SYSTEM_BT_LPCK_DIV_FRAC_REG, SYSTEM_LPCLK_SEL_RTC_SLOW);
+
+    /* Enable RNG clock. */
+    periph_module_enable(PERIPH_RNG_MODULE);
+#endif
+}
diff --git a/components/esp_system/port/soc/esp32c6/reset_reason.c b/components/esp_system/port/soc/esp32c6/reset_reason.c
new file mode 100644
index 0000000000..bd82c8a3d3
--- /dev/null
+++ b/components/esp_system/port/soc/esp32c6/reset_reason.c
@@ -0,0 +1,110 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "esp_system.h"
+#include "esp_rom_sys.h"
+#include "esp_private/system_internal.h"
+#include "soc/rtc_periph.h"
+#include "esp32c6/rom/rtc.h"
+
+static void esp_reset_reason_clear_hint(void);
+
+static esp_reset_reason_t s_reset_reason;
+
+static esp_reset_reason_t get_reset_reason(soc_reset_reason_t rtc_reset_reason, esp_reset_reason_t reset_reason_hint)
+{
+    switch (rtc_reset_reason) {
+    case RESET_REASON_CHIP_POWER_ON:
+        return ESP_RST_POWERON;
+
+    case RESET_REASON_CPU0_SW:
+    case RESET_REASON_CORE_SW:
+        if (reset_reason_hint == ESP_RST_PANIC ||
+            reset_reason_hint == ESP_RST_BROWNOUT ||
+            reset_reason_hint == ESP_RST_TASK_WDT ||
+            reset_reason_hint == ESP_RST_INT_WDT) {
+            return reset_reason_hint;
+        }
+        return ESP_RST_SW;
+
+    case RESET_REASON_CORE_DEEP_SLEEP:
+        return ESP_RST_DEEPSLEEP;
+
+    case RESET_REASON_CORE_MWDT0:
+        return ESP_RST_TASK_WDT;
+
+    case RESET_REASON_CORE_MWDT1:
+        return ESP_RST_INT_WDT;
+
+    case RESET_REASON_CORE_RTC_WDT:
+    case RESET_REASON_SYS_RTC_WDT:
+    case RESET_REASON_SYS_SUPER_WDT:
+    case RESET_REASON_CPU0_RTC_WDT:
+    case RESET_REASON_CPU0_MWDT0:
+    case RESET_REASON_CPU0_MWDT1:
+        return ESP_RST_WDT;
+
+    case RESET_REASON_SYS_BROWN_OUT:
+        return ESP_RST_BROWNOUT;
+
+    default:
+        return ESP_RST_UNKNOWN;
+    }
+}
+
+static void __attribute__((constructor)) esp_reset_reason_init(void)
+{
+    esp_reset_reason_t hint = esp_reset_reason_get_hint();
+    s_reset_reason = get_reset_reason(esp_rom_get_reset_reason(PRO_CPU_NUM), hint);
+    if (hint != ESP_RST_UNKNOWN) {
+        esp_reset_reason_clear_hint();
+    }
+}
+
+esp_reset_reason_t esp_reset_reason(void)
+{
+    return s_reset_reason;
+}
+
+/* Reset reason hint is stored in RTC_RESET_CAUSE_REG, a.k.a. RTC_CNTL_STORE6_REG,
+ * a.k.a. RTC_ENTRY_ADDR_REG. It is safe to use this register both for the
+ * deep sleep wake stub entry address and for reset reason hint, since wake stub
+ * is only used for deep sleep reset, and in this case the reason provided by
+ * esp_rom_get_reset_reason is unambiguous.
+ *
+ * Same layout is used as for RTC_APB_FREQ_REG (a.k.a. RTC_CNTL_STORE5_REG):
+ * the value is replicated in low and high half-words. In addition to that,
+ * MSB is set to 1, which doesn't happen when RTC_CNTL_STORE6_REG contains
+ * deep sleep wake stub address.
+ */
+
+#define RST_REASON_BIT  0x80000000
+#define RST_REASON_MASK 0x7FFF
+#define RST_REASON_SHIFT 16
+
+/* in IRAM, can be called from panic handler */
+void IRAM_ATTR esp_reset_reason_set_hint(esp_reset_reason_t hint)
+{
+    assert((hint & (~RST_REASON_MASK)) == 0);
+    uint32_t val = hint | (hint << RST_REASON_SHIFT) | RST_REASON_BIT;
+    REG_WRITE(RTC_RESET_CAUSE_REG, val);
+}
+
+/* in IRAM, can be called from panic handler */
+esp_reset_reason_t IRAM_ATTR esp_reset_reason_get_hint(void)
+{
+    uint32_t reset_reason_hint = REG_READ(RTC_RESET_CAUSE_REG);
+    uint32_t high = (reset_reason_hint >> RST_REASON_SHIFT) & RST_REASON_MASK;
+    uint32_t low = reset_reason_hint & RST_REASON_MASK;
+    if ((reset_reason_hint & RST_REASON_BIT) == 0 || high != low) {
+        return ESP_RST_UNKNOWN;
+    }
+    return (esp_reset_reason_t) low;
+}
+static inline void esp_reset_reason_clear_hint(void)
+{
+    REG_WRITE(RTC_RESET_CAUSE_REG, 0);
+}
diff --git a/components/esp_system/port/soc/esp32c6/system_internal.c b/components/esp_system/port/soc/esp32c6/system_internal.c
new file mode 100644
index 0000000000..274460853e
--- /dev/null
+++ b/components/esp_system/port/soc/esp32c6/system_internal.c
@@ -0,0 +1,120 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <string.h>
+#include "sdkconfig.h"
+#include "esp_system.h"
+#include "esp_private/system_internal.h"
+#include "esp_attr.h"
+#include "esp_log.h"
+#include "esp_rom_sys.h"
+#include "riscv/riscv_interrupts.h"
+#include "riscv/interrupt.h"
+#include "esp_rom_uart.h"
+#include "soc/gpio_reg.h"
+#include "esp_cpu.h"
+#include "soc/rtc.h"
+#include "soc/rtc_periph.h"
+#include "soc/uart_reg.h"
+#include "hal/wdt_hal.h"
+#include "esp_private/cache_err_int.h"
+
+#include "esp32c6/rom/cache.h"
+#include "esp32c6/rom/rtc.h"
+#include "soc/pcr_reg.h"
+
+/* "inner" restart function for after RTOS, interrupts & anything else on this
+ * core are already stopped. Stalls other core, resets hardware,
+ * triggers restart.
+*/
+void IRAM_ATTR esp_restart_noos(void)
+{
+    // Disable interrupts
+    riscv_global_interrupts_disable();
+    // Enable RTC watchdog for 1 second
+    wdt_hal_context_t rtc_wdt_ctx;
+    wdt_hal_init(&rtc_wdt_ctx, WDT_RWDT, 0, false);
+    uint32_t stage_timeout_ticks = (uint32_t)(1000ULL * rtc_clk_slow_freq_get_hz() / 1000ULL);
+    wdt_hal_write_protect_disable(&rtc_wdt_ctx);
+    wdt_hal_config_stage(&rtc_wdt_ctx, WDT_STAGE0, stage_timeout_ticks, WDT_STAGE_ACTION_RESET_SYSTEM);
+    wdt_hal_config_stage(&rtc_wdt_ctx, WDT_STAGE1, stage_timeout_ticks, WDT_STAGE_ACTION_RESET_RTC);
+    //Enable flash boot mode so that flash booting after restart is protected by the RTC WDT.
+    wdt_hal_set_flashboot_en(&rtc_wdt_ctx, true);
+    wdt_hal_write_protect_enable(&rtc_wdt_ctx);
+
+    // C6 is a single core SoC, no need to reset and stall the other CPU
+
+    // Disable TG0/TG1 watchdogs
+    wdt_hal_context_t wdt0_context = {.inst = WDT_MWDT0, .mwdt_dev = &TIMERG0};
+    wdt_hal_write_protect_disable(&wdt0_context);
+    wdt_hal_disable(&wdt0_context);
+    wdt_hal_write_protect_enable(&wdt0_context);
+
+    wdt_hal_context_t wdt1_context = {.inst = WDT_MWDT1, .mwdt_dev = &TIMERG1};
+    wdt_hal_write_protect_disable(&wdt1_context);
+    wdt_hal_disable(&wdt1_context);
+    wdt_hal_write_protect_enable(&wdt1_context);
+
+    // Flush any data left in UART FIFOs
+    esp_rom_uart_tx_wait_idle(0);
+    esp_rom_uart_tx_wait_idle(1);
+    // Disable cache
+    Cache_Disable_ICache();
+
+    // 2nd stage bootloader reconfigures SPI flash signals.
+    // Reset them to the defaults expected by ROM.
+    WRITE_PERI_REG(GPIO_FUNC0_IN_SEL_CFG_REG, 0x30);
+    // TODO: IDF-5659
+    // WRITE_PERI_REG(GPIO_FUNC1_IN_SEL_CFG_REG, 0x30);
+    // WRITE_PERI_REG(GPIO_FUNC2_IN_SEL_CFG_REG, 0x30);
+    // WRITE_PERI_REG(GPIO_FUNC3_IN_SEL_CFG_REG, 0x30);
+    // WRITE_PERI_REG(GPIO_FUNC4_IN_SEL_CFG_REG, 0x30);
+    // WRITE_PERI_REG(GPIO_FUNC5_IN_SEL_CFG_REG, 0x30);
+
+    // Reset wifi/bluetooth/ethernet/sdio (bb/mac)
+    // Moved to module internal
+    // SET_PERI_REG_MASK(SYSTEM_CORE_RST_EN_REG,
+    //                   SYSTEM_WIFIBB_RST | SYSTEM_FE_RST |            // TODO: IDF-5680 (esp_phy)
+    //                   SYSTEM_WIFIMAC_RST |                           // TODO: IDF-5679 (esp_wifi)
+    //                   SYSTEM_SDIO_RST |                              // SDIO_HINF_HINF_SDIO_RST?
+    //                   SYSTEM_EMAC_RST | SYSTEM_MACPWR_RST |          // TODO: IDF-5325 (ethernet)
+    //                   SYSTEM_BTBB_RST | SYSTEM_BTBB_REG_RST |        // TODO: IDF-5727 (bt)
+    //                   SYSTEM_RW_BTMAC_RST | SYSTEM_RW_BTLP_RST | SYSTEM_RW_BTMAC_REG_RST | SYSTEM_RW_BTLP_REG_RST);
+    // REG_WRITE(SYSTEM_CORE_RST_EN_REG, 0);
+
+    // Set Peripheral clk rst
+    SET_PERI_REG_MASK(PCR_TIMERGROUP0_CONF_REG, PCR_TG0_RST_EN);
+    SET_PERI_REG_MASK(PCR_TIMERGROUP1_CONF_REG, PCR_TG1_RST_EN);
+    SET_PERI_REG_MASK(PCR_MSPI_CONF_REG, PCR_MSPI_RST_EN);
+    SET_PERI_REG_MASK(PCR_UART0_CONF_REG, PCR_UART0_RST_EN);
+    SET_PERI_REG_MASK(PCR_UART1_CONF_REG, PCR_UART1_RST_EN);
+    SET_PERI_REG_MASK(PCR_SYSTIMER_CONF_REG, PCR_SYSTIMER_RST_EN);
+    SET_PERI_REG_MASK(PCR_GDMA_CONF_REG, PCR_GDMA_RST_EN);
+    SET_PERI_REG_MASK(PCR_SDIO_SLAVE_CONF_REG, PCR_SDIO_SLAVE_RST_EN);
+    SET_PERI_REG_MASK(PCR_MODEM_APB_CONF_REG, PCR_MODEM_RST_EN);
+
+    // Clear Peripheral clk rst
+    CLEAR_PERI_REG_MASK(PCR_TIMERGROUP0_CONF_REG, PCR_TG0_RST_EN);
+    CLEAR_PERI_REG_MASK(PCR_TIMERGROUP1_CONF_REG, PCR_TG1_RST_EN);
+    CLEAR_PERI_REG_MASK(PCR_MSPI_CONF_REG, PCR_MSPI_RST_EN);
+    CLEAR_PERI_REG_MASK(PCR_UART0_CONF_REG, PCR_UART0_RST_EN);
+    CLEAR_PERI_REG_MASK(PCR_UART1_CONF_REG, PCR_UART1_RST_EN);
+    CLEAR_PERI_REG_MASK(PCR_SYSTIMER_CONF_REG, PCR_SYSTIMER_RST_EN);
+    CLEAR_PERI_REG_MASK(PCR_GDMA_CONF_REG, PCR_GDMA_RST_EN);
+    CLEAR_PERI_REG_MASK(PCR_SDIO_SLAVE_CONF_REG, PCR_SDIO_SLAVE_RST_EN);
+    CLEAR_PERI_REG_MASK(PCR_MODEM_APB_CONF_REG, PCR_MODEM_RST_EN);
+
+    // Set CPU back to XTAL source, no PLL, same as hard reset
+#if !CONFIG_IDF_ENV_FPGA
+    rtc_clk_cpu_freq_set_xtal();
+#endif
+
+    // Reset PRO CPU
+    esp_rom_software_reset_cpu(0);
+    while (true) {
+        ;
+    }
+}
diff --git a/components/esp_system/startup.c b/components/esp_system/startup.c
index 0feda4e9f5..8d1efa93fe 100644
--- a/components/esp_system/startup.c
+++ b/components/esp_system/startup.c
@@ -459,7 +459,11 @@ static void start_cpu0_default(void)
 
     // Now that the application is about to start, disable boot watchdog
 #ifndef CONFIG_BOOTLOADER_WDT_DISABLE_IN_USER_CODE
+#if CONFIG_IDF_TARGET_ESP32C6 // TODO: IDF-5653
+    wdt_hal_context_t rtc_wdt_ctx = {.inst = WDT_RWDT, .rwdt_dev = &LP_WDT};
+#else
     wdt_hal_context_t rtc_wdt_ctx = {.inst = WDT_RWDT, .rwdt_dev = &RTCCNTL};
+#endif
     wdt_hal_write_protect_disable(&rtc_wdt_ctx);
     wdt_hal_disable(&rtc_wdt_ctx);
     wdt_hal_write_protect_enable(&rtc_wdt_ctx);
diff --git a/components/esp_system/system_time.c b/components/esp_system/system_time.c
index 075f54dfa8..f6b9839089 100644
--- a/components/esp_system/system_time.c
+++ b/components/esp_system/system_time.c
@@ -25,6 +25,8 @@
 #include "esp32h2/rtc.h"
 #elif CONFIG_IDF_TARGET_ESP32C2
 #include "esp32c2/rtc.h"
+#elif CONFIG_IDF_TARGET_ESP32C6
+#include "esp32c6/rtc.h"
 #endif
 
 #include "esp_private/startup_internal.h"
diff --git a/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in b/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
index ad0ee7c066..3d05f821e8 100644
--- a/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
@@ -31,10 +31,6 @@ config SOC_EFUSE_KEY_PURPOSE_FIELD
     bool
     default y
 
-config SOC_EFUSE_HAS_EFUSE_RST_BUG
-    bool
-    default y
-
 config SOC_RTC_FAST_MEM_SUPPORTED
     bool
     default y
diff --git a/components/soc/esp32c6/include/soc/soc_caps.h b/components/soc/esp32c6/include/soc/soc_caps.h
index 129e7f7234..ed64d6dab6 100644
--- a/components/soc/esp32c6/include/soc/soc_caps.h
+++ b/components/soc/esp32c6/include/soc/soc_caps.h
@@ -37,7 +37,6 @@
 #define SOC_SUPPORTS_SECURE_DL_MODE     1
 //#define SOC_RISCV_COPROC_SUPPORTED       1 // TODO: IDF-5816
 #define SOC_EFUSE_KEY_PURPOSE_FIELD     1
-#define SOC_EFUSE_HAS_EFUSE_RST_BUG     1
 #define SOC_RTC_FAST_MEM_SUPPORTED      1
 #define SOC_RTC_MEM_SUPPORTED           1
 // #define SOC_I2S_SUPPORTED               1 // TODO: IDF-5314

From 308e4dcbfac8e221d48a9a4529b79ddb1dc3c1d3 Mon Sep 17 00:00:00 2001
From: wuzhenghui <wuzhenghui@espressif.com>
Date: Tue, 12 Jul 2022 20:44:58 +0800
Subject: [PATCH 368/665] esp32c6: add esp_timer support

---
 components/esp_timer/src/esp_timer.c        | 2 ++
 components/esp_timer/src/ets_timer_legacy.c | 2 ++
 components/esp_timer/src/system_time.c      | 2 ++
 components/esp_timer/test/test_ets_timer.c  | 2 ++
 4 files changed, 8 insertions(+)

diff --git a/components/esp_timer/src/esp_timer.c b/components/esp_timer/src/esp_timer.c
index 3ca19f642f..1c7ca76263 100644
--- a/components/esp_timer/src/esp_timer.c
+++ b/components/esp_timer/src/esp_timer.c
@@ -34,6 +34,8 @@
 #include "esp32h2/rtc.h"
 #elif CONFIG_IDF_TARGET_ESP32C2
 #include "esp32c2/rtc.h"
+#elif CONFIG_IDF_TARGET_ESP32C6
+#include "esp32c6/rtc.h"
 #endif
 
 #include "sdkconfig.h"
diff --git a/components/esp_timer/src/ets_timer_legacy.c b/components/esp_timer/src/ets_timer_legacy.c
index 841f8d04f1..d03aa7cbcd 100644
--- a/components/esp_timer/src/ets_timer_legacy.c
+++ b/components/esp_timer/src/ets_timer_legacy.c
@@ -34,6 +34,8 @@
 #include "esp32c2/rom/ets_sys.h"
 #elif CONFIG_IDF_TARGET_ESP32H2
 #include "esp32h2/rom/ets_sys.h"
+#elif CONFIG_IDF_TARGET_ESP32C6
+#include "esp32c6/rom/ets_sys.h"
 #endif
 
 /* We abuse 'timer_arg' field of ETSTimer structure to hold a pointer to esp_timer */
diff --git a/components/esp_timer/src/system_time.c b/components/esp_timer/src/system_time.c
index 6387422c86..ddc5949a0e 100644
--- a/components/esp_timer/src/system_time.c
+++ b/components/esp_timer/src/system_time.c
@@ -29,6 +29,8 @@
 #include "esp32h2/rtc.h"
 #elif CONFIG_IDF_TARGET_ESP32C2
 #include "esp32c2/rtc.h"
+#elif CONFIG_IDF_TARGET_ESP32C6
+#include "esp32c6/rtc.h"
 #endif
 
 __attribute__((unused)) static const char* TAG = "system_time";
diff --git a/components/esp_timer/test/test_ets_timer.c b/components/esp_timer/test/test_ets_timer.c
index b72e4fdf9e..15ba842ece 100644
--- a/components/esp_timer/test/test_ets_timer.c
+++ b/components/esp_timer/test/test_ets_timer.c
@@ -26,6 +26,8 @@
 #include "esp32h2/rom/ets_sys.h"
 #elif CONFIG_IDF_TARGET_ESP32C2
 #include "esp32c2/rom/ets_sys.h"
+#elif CONFIG_IDF_TARGET_ESP32C6
+#include "esp32c6/rom/ets_sys.h"
 #endif
 
 static void test_correct_delay_timer_func(void* arg)

From 730b932de0395554d959eedfd5ce7380df0e3e16 Mon Sep 17 00:00:00 2001
From: Rahul Tank <rahul.tank@espressif.com>
Date: Tue, 30 Aug 2022 15:42:48 +0530
Subject: [PATCH 369/665] Nimble: Add extra allocation for data pointer
 returned by controller for ESP IP

---
 components/bt/host/nimble/nimble | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/bt/host/nimble/nimble b/components/bt/host/nimble/nimble
index b82f269893..9bcd57d5fa 160000
--- a/components/bt/host/nimble/nimble
+++ b/components/bt/host/nimble/nimble
@@ -1 +1 @@
-Subproject commit b82f26989365f15c67f229f6bd6090080cfd228e
+Subproject commit 9bcd57d5fa1164073dc1578abce653356c5a4608

From 726e985b34948daa69f442c9783aed04db60703b Mon Sep 17 00:00:00 2001
From: Pavlo Hamov <pasha.gamov@gmail.com>
Date: Mon, 5 Sep 2022 13:25:23 +0200
Subject: [PATCH 370/665] adc: esp32s2: fix unit to offset calculation

eFuse offset is screwed up on 4.4 to 5.0 transition

Closes https://github.com/espressif/esp-idf/issues/9705
Closes https://github.com/espressif/esp-idf/pull/9715
---
 components/efuse/esp32s2/esp_efuse_rtc_table.c | 1 +
 components/esp_hw_support/adc_share_hw_ctrl.c  | 2 +-
 2 files changed, 2 insertions(+), 1 deletion(-)

diff --git a/components/efuse/esp32s2/esp_efuse_rtc_table.c b/components/efuse/esp32s2/esp_efuse_rtc_table.c
index 0254b17bf3..7df7f45436 100644
--- a/components/efuse/esp32s2/esp_efuse_rtc_table.c
+++ b/components/efuse/esp32s2/esp_efuse_rtc_table.c
@@ -97,6 +97,7 @@ int esp_efuse_rtc_table_read_calib_version(void)
 
 int esp_efuse_rtc_table_get_tag(int version, int adc_num, int atten, int extra_params)
 {
+    assert(adc_num <= ADC_UNIT_2);
     int index = (adc_num == ADC_UNIT_1) ? 0 : 1;
     int param_offset; // used to index which (adc_num, atten) array to use.
     if (version == 1 && extra_params == RTCCALIB_V1_PARAM_VLOW) { // Volage LOW, Version 1
diff --git a/components/esp_hw_support/adc_share_hw_ctrl.c b/components/esp_hw_support/adc_share_hw_ctrl.c
index e3c0591e9e..ca6645efe9 100644
--- a/components/esp_hw_support/adc_share_hw_ctrl.c
+++ b/components/esp_hw_support/adc_share_hw_ctrl.c
@@ -97,7 +97,7 @@ void adc_power_release(void)
 
 static inline uint32_t esp_efuse_rtc_calib_get_init_code(int version, uint32_t adc_unit, int atten)
 {
-    int tag = esp_efuse_rtc_table_get_tag(version, adc_unit + 1, atten, RTCCALIB_V2_PARAM_VINIT);
+    int tag = esp_efuse_rtc_table_get_tag(version, adc_unit, atten, RTCCALIB_V2_PARAM_VINIT);
     return esp_efuse_rtc_table_get_parsed_efuse_value(tag, false);
 }
 #endif

From 2942a98f5dfae721ac94cb4cefdad1e96081d9c3 Mon Sep 17 00:00:00 2001
From: zwj <zhiweijian@espressif.com>
Date: Tue, 6 Sep 2022 21:12:30 +0800
Subject: [PATCH 371/665] fix calling esp_ble_get_cur_sendable_packets_num()
 sometimes crashes when bluetooth is disconnecting

---
 components/bt/host/bluedroid/stack/l2cap/l2c_api.c | 10 +++++++++-
 1 file changed, 9 insertions(+), 1 deletion(-)

diff --git a/components/bt/host/bluedroid/stack/l2cap/l2c_api.c b/components/bt/host/bluedroid/stack/l2cap/l2c_api.c
index 0c64eedc27..2db8fd539d 100644
--- a/components/bt/host/bluedroid/stack/l2cap/l2c_api.c
+++ b/components/bt/host/bluedroid/stack/l2cap/l2c_api.c
@@ -2342,7 +2342,15 @@ void l2ble_update_att_acl_pkt_num(UINT8 type, tl2c_buff_param_t *param)
             xSemaphoreGive(buff_semaphore);
             break;
         }
-        fixed_queue_t * queue = p_lcb->p_fixed_ccbs[L2CAP_ATT_CID - L2CAP_FIRST_FIXED_CHNL]->xmit_hold_q;
+
+        tL2C_CCB *p_ccb = p_lcb->p_fixed_ccbs[L2CAP_ATT_CID - L2CAP_FIRST_FIXED_CHNL];
+        if(p_ccb == NULL) {
+            L2CAP_TRACE_ERROR("%s not found p_ccb", __func__);
+            xSemaphoreGive(buff_semaphore);
+            break;
+        }
+
+        fixed_queue_t * queue = p_ccb->xmit_hold_q;
         att_max_num = MIN(p_lcb->link_xmit_quota, L2CAP_CACHE_ATT_ACL_NUM);
         if (queue == NULL){
             L2CAP_TRACE_ERROR("%s not found queue", __func__);

From 8f5660b15021dadc6c9f2e5c91f56f387b5d7758 Mon Sep 17 00:00:00 2001
From: ChromaMaster <vladtel.dev@gmail.com>
Date: Tue, 6 Sep 2022 16:42:50 +0200
Subject: [PATCH 372/665] docs: fix typo in esp_http_client_init return type

---
 docs/en/api-reference/protocols/esp_http_client.rst | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/docs/en/api-reference/protocols/esp_http_client.rst b/docs/en/api-reference/protocols/esp_http_client.rst
index fee18b21a9..54ba136c21 100644
--- a/docs/en/api-reference/protocols/esp_http_client.rst
+++ b/docs/en/api-reference/protocols/esp_http_client.rst
@@ -6,7 +6,7 @@ Overview
 
 ``esp_http_client`` provides an API for making HTTP/S requests from ESP-IDF applications. The steps to use this API are as follows:
 
-    * :cpp:func:`esp_http_client_init`: Creates an :cpp:type:`esp_http_client_config_t` instance i.e. a HTTP client handle based on the given :cpp:type:`esp_http_client_config_t` configuration. This function must be the first to be called; default values will be assumed for the configuration values that are not explicitly defined by the user.
+    * :cpp:func:`esp_http_client_init`: Creates an :cpp:type:`esp_http_client_handle_t` instance i.e. a HTTP client handle based on the given :cpp:type:`esp_http_client_config_t` configuration. This function must be the first to be called; default values will be assumed for the configuration values that are not explicitly defined by the user.
     * :cpp:func:`esp_http_client_perform`: Performs all operations of the esp_http_client - opening the connection, exchanging data and closing the connection (as required), while blocking the current task until its completion. All related events will be invoked through the event handler (as specified in :cpp:type:`esp_http_client_config_t`).
     * :cpp:func:`esp_http_client_cleanup`: Closes the connection (if any) and frees up all the memory allocated to the HTTP client instance. This must be the last function to be called after the completion of operations.
 

From c6b7bbdab99b9065ed8947ef9aca975cb12d67cf Mon Sep 17 00:00:00 2001
From: zwj <zhiweijian@espressif.com>
Date: Tue, 6 Sep 2022 11:31:30 +0800
Subject: [PATCH 373/665] Update ESP32-C3 and ESP32-S3 BLE lib

    - Fixed the performance issue of usage of PLL track related baseband IRQsFixed the performance issue of BLE sync scan in coexistence scenario when PLL track is enabled
    - Fixed connect failed due to error sync found signal
    - Fixed BLE disconnect failed due to terminate_ind have sent but no ACK is received
    - Added ADV mode error check in ADV rx isr handler function
    - Fixed BLE RAL_UNDERRUN and TX_CRYPT_ERR assert
    - Disable scan continue
    - Fixed scan forever if scan continue is disable
---
 components/bt/controller/lib_esp32c3_family | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/bt/controller/lib_esp32c3_family b/components/bt/controller/lib_esp32c3_family
index 068bceb41f..2a91d90e33 160000
--- a/components/bt/controller/lib_esp32c3_family
+++ b/components/bt/controller/lib_esp32c3_family
@@ -1 +1 @@
-Subproject commit 068bceb41f08099d1e831f6c7ef8153ec7a344ca
+Subproject commit 2a91d90e33b3b1104daf1bff898fe5bc3f814811

From 463b02eeec52e3b06bbea19469539eaae63eacaa Mon Sep 17 00:00:00 2001
From: Laukik Hase <laukik.hase@espressif.com>
Date: Tue, 6 Sep 2022 17:20:35 +0530
Subject: [PATCH 374/665] http_server: Increment active socket count for SSL
 session - The callback `open_fn` is used for creating a new SSL session  
 with httpd_sess_new. - If the call fails, the active socket count
 (httpd_data->hd_sd_active_count)   is not incremented. But, httpd_sess_delete
 is called, which decrements the   count, resulting in a negative value for
 several failed session creations   in a row.

Closes https://github.com/espressif/esp-idf/issues/9683
---
 components/esp_http_server/src/httpd_sess.c | 7 ++++---
 1 file changed, 4 insertions(+), 3 deletions(-)

diff --git a/components/esp_http_server/src/httpd_sess.c b/components/esp_http_server/src/httpd_sess.c
index dea8e67d1a..04aa8d937c 100644
--- a/components/esp_http_server/src/httpd_sess.c
+++ b/components/esp_http_server/src/httpd_sess.c
@@ -204,6 +204,9 @@ esp_err_t httpd_sess_new(struct httpd_data *hd, int newfd)
     session->send_fn = httpd_default_send;
     session->recv_fn = httpd_default_recv;
 
+    // increment number of sessions
+    hd->hd_sd_active_count++;
+
     // Call user-defined session opening function
     if (hd->config.open_fn) {
         esp_err_t ret = hd->config.open_fn(hd, session->fd);
@@ -214,10 +217,8 @@ esp_err_t httpd_sess_new(struct httpd_data *hd, int newfd)
         }
     }
 
-    // increment number of sessions
-    hd->hd_sd_active_count++;
-    ESP_LOGD(TAG, LOG_FMT("active sockets: %d"), hd->hd_sd_active_count);
 
+    ESP_LOGD(TAG, LOG_FMT("active sockets: %d"), hd->hd_sd_active_count);
     return ESP_OK;
 }
 

From 8e2d307c529232f157dd988c5ec6dfc3951b803e Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Wed, 7 Sep 2022 11:07:41 +0800
Subject: [PATCH 375/665] lcd: fix wrong bpp size of rgb666 format

Closes https://github.com/espressif/esp-idf/issues/9729
---
 components/esp_lcd/src/esp_lcd_panel_nt35510.c | 17 +++++++++++------
 components/esp_lcd/src/esp_lcd_panel_st7789.c  | 14 +++++++++-----
 2 files changed, 20 insertions(+), 11 deletions(-)

diff --git a/components/esp_lcd/src/esp_lcd_panel_nt35510.c b/components/esp_lcd/src/esp_lcd_panel_nt35510.c
index ed036a3435..0f4a446483 100644
--- a/components/esp_lcd/src/esp_lcd_panel_nt35510.c
+++ b/components/esp_lcd/src/esp_lcd_panel_nt35510.c
@@ -42,7 +42,7 @@ typedef struct {
     bool reset_level;
     int x_gap;
     int y_gap;
-    unsigned int bits_per_pixel;
+    uint8_t fb_bits_per_pixel;
     uint8_t madctl_val; // save current value of LCD_CMD_MADCTL register
     uint8_t colmod_cal; // save surrent value of LCD_CMD_COLMOD register
 } nt35510_panel_t;
@@ -78,15 +78,20 @@ esp_err_t esp_lcd_new_panel_nt35510(const esp_lcd_panel_io_handle_t io, const es
         break;
     }
 
+    uint8_t fb_bits_per_pixel = 0;
     switch (panel_dev_config->bits_per_pixel) {
-    case 16:
+    case 16: // RGB565
         nt35510->colmod_cal = 0x55;
+        fb_bits_per_pixel = 16;
         break;
-    case 18:
+    case 18: // RGB666
         nt35510->colmod_cal = 0x66;
+        // each color component (R/G/B) should occupy the 6 high bits of a byte, which means 3 full bytes are required for a pixel
+        fb_bits_per_pixel = 24;
         break;
-    case 24:
+    case 24: // RGB888
         nt35510->colmod_cal = 0x77;
+        fb_bits_per_pixel = 24;
         break;
     default:
         ESP_GOTO_ON_FALSE(false, ESP_ERR_NOT_SUPPORTED, err, TAG, "unsupported pixel width");
@@ -94,7 +99,7 @@ esp_err_t esp_lcd_new_panel_nt35510(const esp_lcd_panel_io_handle_t io, const es
     }
 
     nt35510->io = io;
-    nt35510->bits_per_pixel = panel_dev_config->bits_per_pixel;
+    nt35510->fb_bits_per_pixel = fb_bits_per_pixel;
     nt35510->reset_gpio_num = panel_dev_config->reset_gpio_num;
     nt35510->reset_level = panel_dev_config->flags.reset_active_high;
     nt35510->base.del = panel_nt35510_del;
@@ -207,7 +212,7 @@ static esp_err_t panel_nt35510_draw_bitmap(esp_lcd_panel_t *panel, int x_start,
         (y_end - 1) & 0xFF,
     }, 2);
     // transfer frame buffer
-    size_t len = (x_end - x_start) * (y_end - y_start) * nt35510->bits_per_pixel / 8;
+    size_t len = (x_end - x_start) * (y_end - y_start) * nt35510->fb_bits_per_pixel / 8;
     esp_lcd_panel_io_tx_color(io, LCD_CMD_RAMWR << 8, color_data, len);
 
     return ESP_OK;
diff --git a/components/esp_lcd/src/esp_lcd_panel_st7789.c b/components/esp_lcd/src/esp_lcd_panel_st7789.c
index 987f0681ac..60ea7ec40b 100644
--- a/components/esp_lcd/src/esp_lcd_panel_st7789.c
+++ b/components/esp_lcd/src/esp_lcd_panel_st7789.c
@@ -42,7 +42,7 @@ typedef struct {
     bool reset_level;
     int x_gap;
     int y_gap;
-    unsigned int bits_per_pixel;
+    uint8_t fb_bits_per_pixel;
     uint8_t madctl_val; // save current value of LCD_CMD_MADCTL register
     uint8_t colmod_cal; // save surrent value of LCD_CMD_COLMOD register
 } st7789_panel_t;
@@ -78,12 +78,16 @@ esp_err_t esp_lcd_new_panel_st7789(const esp_lcd_panel_io_handle_t io, const esp
         break;
     }
 
+    uint8_t fb_bits_per_pixel = 0;
     switch (panel_dev_config->bits_per_pixel) {
-    case 16:
+    case 16: // RGB565
         st7789->colmod_cal = 0x55;
+        fb_bits_per_pixel = 16;
         break;
-    case 18:
+    case 18: // RGB666
         st7789->colmod_cal = 0x66;
+        // each color component (R/G/B) should occupy the 6 high bits of a byte, which means 3 full bytes are required for a pixel
+        fb_bits_per_pixel = 24;
         break;
     default:
         ESP_GOTO_ON_FALSE(false, ESP_ERR_NOT_SUPPORTED, err, TAG, "unsupported pixel width");
@@ -91,7 +95,7 @@ esp_err_t esp_lcd_new_panel_st7789(const esp_lcd_panel_io_handle_t io, const esp
     }
 
     st7789->io = io;
-    st7789->bits_per_pixel = panel_dev_config->bits_per_pixel;
+    st7789->fb_bits_per_pixel = fb_bits_per_pixel;
     st7789->reset_gpio_num = panel_dev_config->reset_gpio_num;
     st7789->reset_level = panel_dev_config->flags.reset_active_high;
     st7789->base.del = panel_st7789_del;
@@ -191,7 +195,7 @@ static esp_err_t panel_st7789_draw_bitmap(esp_lcd_panel_t *panel, int x_start, i
         (y_end - 1) & 0xFF,
     }, 4);
     // transfer frame buffer
-    size_t len = (x_end - x_start) * (y_end - y_start) * st7789->bits_per_pixel / 8;
+    size_t len = (x_end - x_start) * (y_end - y_start) * st7789->fb_bits_per_pixel / 8;
     esp_lcd_panel_io_tx_color(io, LCD_CMD_RAMWR, color_data, len);
 
     return ESP_OK;

From 99bd5971ca81cc5120aa04f86697772f6a99c229 Mon Sep 17 00:00:00 2001
From: zwj <zhiweijian@espressif.com>
Date: Wed, 7 Sep 2022 15:18:45 +0800
Subject: [PATCH 376/665] update doc for esp32c2

---
 docs/docs_not_updated/esp32c2.txt | 22 ----------------------
 1 file changed, 22 deletions(-)

diff --git a/docs/docs_not_updated/esp32c2.txt b/docs/docs_not_updated/esp32c2.txt
index c931d880a0..d670a5d640 100644
--- a/docs/docs_not_updated/esp32c2.txt
+++ b/docs/docs_not_updated/esp32c2.txt
@@ -1,29 +1,7 @@
-api-guides/blufi
 api-guides/esp-ble-mesh/ble-mesh-index
 api-guides/esp-ble-mesh/ble-mesh-feature-list
 api-guides/esp-ble-mesh/ble-mesh-terminology
 api-guides/esp-ble-mesh/ble-mesh-architecture
 api-guides/esp-ble-mesh/ble-mesh-faq
 api-reference/system/wdts
-api-reference/bluetooth/esp_spp
-api-reference/bluetooth/esp_avrc
-api-reference/bluetooth/controller_vhci
-api-reference/bluetooth/esp_bt_defs
-api-reference/bluetooth/esp_hf_ag
-api-reference/bluetooth/esp_bt_main
-api-reference/bluetooth/esp_bt_device
-api-reference/bluetooth/esp_gatts
-api-reference/bluetooth/esp_gattc
-api-reference/bluetooth/bt_common
-api-reference/bluetooth/nimble/index
-api-reference/bluetooth/esp_hf_client
-api-reference/bluetooth/esp_a2dp
-api-reference/bluetooth/esp_blufi
-api-reference/bluetooth/bt_le
-api-reference/bluetooth/esp_hf_defs
-api-reference/bluetooth/esp_hidd
-api-reference/bluetooth/esp_gap_bt
-api-reference/bluetooth/esp_gatt_defs
 api-reference/bluetooth/esp-ble-mesh
-api-reference/bluetooth/index
-api-reference/bluetooth/esp_gap_ble

From 77ba84eeb75bc978e765f65e48c0d36ba9c2e150 Mon Sep 17 00:00:00 2001
From: Marius Vikhammer <marius.vikhammer@espressif.com>
Date: Fri, 2 Sep 2022 16:18:14 +0800
Subject: [PATCH 377/665] ulp-fsm: Update ulp-fsm ADC example with S3 support

Closes https://github.com/espressif/esp-idf/issues/7963
---
 components/ulp/CMakeLists.txt                 |  4 +-
 components/ulp/ulp_common/include/ulp_adc.h   | 34 ++++++++++++++
 .../ulp_riscv_adc.c => ulp_common/ulp_adc.c}  | 21 +++++++--
 .../ulp/ulp_riscv/include/ulp_riscv_adc.h     | 19 +++-----
 examples/system/.build-test-rules.yml         |  2 +-
 examples/system/ulp_fsm/ulp_adc/README.md     |  6 +--
 .../system/ulp_fsm/ulp_adc/main/ulp/adc.S     |  9 +++-
 .../ulp_fsm/ulp_adc/main/ulp/example_config.h | 16 +++++++
 .../ulp_adc/main/ulp_adc_example_main.c       | 44 ++++++++++---------
 .../ulp_fsm/ulp_adc/pytest_ulp_fsm_adc.py     |  1 +
 .../adc/main/ulp_riscv_adc_example_main.c     | 15 ++++---
 11 files changed, 118 insertions(+), 53 deletions(-)
 create mode 100644 components/ulp/ulp_common/include/ulp_adc.h
 rename components/ulp/{ulp_riscv/ulp_riscv_adc.c => ulp_common/ulp_adc.c} (72%)
 create mode 100644 examples/system/ulp_fsm/ulp_adc/main/ulp/example_config.h

diff --git a/components/ulp/CMakeLists.txt b/components/ulp/CMakeLists.txt
index b93c9b3a4f..cdf18b5eb7 100644
--- a/components/ulp/CMakeLists.txt
+++ b/components/ulp/CMakeLists.txt
@@ -6,7 +6,8 @@ set(includes "")
 if(CONFIG_SOC_ULP_SUPPORTED OR CONFIG_SOC_RISCV_COPROC_SUPPORTED)
 
     list(APPEND srcs
-        "ulp_common/ulp_common.c")
+        "ulp_common/ulp_common.c"
+        "ulp_common/ulp_adc.c")
 
     list(APPEND includes
         ulp_common/include
@@ -25,7 +26,6 @@ if(CONFIG_SOC_ULP_SUPPORTED OR CONFIG_SOC_RISCV_COPROC_SUPPORTED)
         list(APPEND srcs
             "ulp_riscv/ulp_riscv.c"
             "ulp_riscv/ulp_riscv_lock.c"
-            "ulp_riscv/ulp_riscv_adc.c"
             "ulp_riscv/ulp_riscv_i2c.c")
 
         list(APPEND includes
diff --git a/components/ulp/ulp_common/include/ulp_adc.h b/components/ulp/ulp_common/include/ulp_adc.h
new file mode 100644
index 0000000000..5f1b93967b
--- /dev/null
+++ b/components/ulp/ulp_common/include/ulp_adc.h
@@ -0,0 +1,34 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#include "hal/adc_types.h"
+#include "esp_err.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+typedef struct {
+    adc_unit_t adc_n;        // ADC Unit
+    adc_channel_t channel;   // ADC channel
+    adc_atten_t atten;       // ADC channel attenuation
+    adc_bitwidth_t width;    // ADC bit width, only used for ADC unit 1
+    adc_ulp_mode_t ulp_mode; // ADC ULP Mode
+} ulp_adc_cfg_t;      // ULP FSM ADC configuration parameters
+
+/**
+ * @brief Initialize and calibrate the ADC for use by ULP FSM
+ *
+ * @param cfg           Configuration parameters
+ * @return esp_err_t    ESP_OK for successful.
+ */
+esp_err_t ulp_adc_init(const ulp_adc_cfg_t *cfg);
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/ulp/ulp_riscv/ulp_riscv_adc.c b/components/ulp/ulp_common/ulp_adc.c
similarity index 72%
rename from components/ulp/ulp_riscv/ulp_riscv_adc.c
rename to components/ulp/ulp_common/ulp_adc.c
index 9241dd9c6a..a46f928eb7 100644
--- a/components/ulp/ulp_riscv/ulp_riscv_adc.c
+++ b/components/ulp/ulp_common/ulp_adc.c
@@ -4,7 +4,8 @@
  * SPDX-License-Identifier: Apache-2.0
  */
 
-#include "ulp_riscv_adc.h"
+#include "sdkconfig.h"
+#include "ulp_adc.h"
 #include "esp_err.h"
 #include "esp_check.h"
 #include "esp_log.h"
@@ -13,9 +14,9 @@
 #include "esp_private/esp_sleep_internal.h"
 #include "esp_private/adc_share_hw_ctrl.h"
 
-static const char *TAG = "ulp_riscv_adc";
+static const char *TAG = "ulp_adc";
 
-esp_err_t ulp_riscv_adc_init(const ulp_riscv_adc_cfg_t *cfg)
+esp_err_t ulp_adc_init(const ulp_adc_cfg_t *cfg)
 {
     esp_err_t ret = ESP_OK;
 
@@ -24,10 +25,19 @@ esp_err_t ulp_riscv_adc_init(const ulp_riscv_adc_cfg_t *cfg)
 
     //-------------ADC1 Init---------------//
     adc_oneshot_unit_handle_t adc1_handle;
+
     adc_oneshot_unit_init_cfg_t init_config1 = {
         .unit_id = cfg->adc_n,
-        .ulp_mode = ADC_ULP_MODE_RISCV,
+        .ulp_mode = cfg->ulp_mode,
     };
+
+    if (init_config1.ulp_mode == ADC_ULP_MODE_DISABLE) {
+        /* Default to RISCV for backward compatibility */
+        ESP_LOGI(TAG, "No ulp mode specified in cfg struct, default to riscv");
+        init_config1.ulp_mode = ADC_ULP_MODE_RISCV;
+    }
+
+
     ESP_ERROR_CHECK(adc_oneshot_new_unit(&init_config1, &adc1_handle));
 
     //-------------ADC1 Config---------------//
@@ -38,7 +48,10 @@ esp_err_t ulp_riscv_adc_init(const ulp_riscv_adc_cfg_t *cfg)
     ESP_ERROR_CHECK(adc_oneshot_config_channel(adc1_handle, cfg->channel, &config));
 
     //Calibrate the ADC
+#if SOC_ADC_CALIBRATION_V1_SUPPORTED
     adc_set_hw_calibration_code(cfg->adc_n, cfg->atten);
+#endif
+
     esp_sleep_enable_adc_tsens_monitor(true);
 
 err:
diff --git a/components/ulp/ulp_riscv/include/ulp_riscv_adc.h b/components/ulp/ulp_riscv/include/ulp_riscv_adc.h
index 05b03264c9..098b7af513 100644
--- a/components/ulp/ulp_riscv/include/ulp_riscv_adc.h
+++ b/components/ulp/ulp_riscv/include/ulp_riscv_adc.h
@@ -9,24 +9,15 @@
 #include "hal/adc_types.h"
 #include "esp_err.h"
 
+#include "ulp_adc.h"
+
 #ifdef __cplusplus
 extern "C" {
 #endif
 
-typedef struct {
-    adc_unit_t adc_n;       // ADC Unit
-    adc_channel_t channel;  // ADC channel
-    adc_atten_t atten;      // ADC channel attenuation
-    adc_bitwidth_t width;   // ADC bit width, only used for ADC unit 1
-} ulp_riscv_adc_cfg_t;      // ULP Riscv ADC configuration parameters
-
-/**
- * @brief Initialize and calibrate the ADC for use by ULP RISCV
- *
- * @param cfg           Configuration parameters
- * @return esp_err_t    ESP_OK for successful.
- */
-esp_err_t ulp_riscv_adc_init(const ulp_riscv_adc_cfg_t *cfg);
+/* Kept for backwards compatibilty */
+#define ulp_riscv_adc_cfg_t ulp_adc_cfg_t
+#define ulp_riscv_adc_init ulp_adc_init
 
 #ifdef __cplusplus
 }
diff --git a/examples/system/.build-test-rules.yml b/examples/system/.build-test-rules.yml
index f2efe5d5f3..29ea59a3bf 100644
--- a/examples/system/.build-test-rules.yml
+++ b/examples/system/.build-test-rules.yml
@@ -160,7 +160,7 @@ examples/system/ulp_fsm/ulp:
 
 examples/system/ulp_fsm/ulp_adc:
   enable:
-    - if: IDF_TARGET == "esp32"
+    - if: IDF_TARGET in ["esp32", "esp32s3"]
       temporary: true
       reason: the other targets are not tested yet
 
diff --git a/examples/system/ulp_fsm/ulp_adc/README.md b/examples/system/ulp_fsm/ulp_adc/README.md
index b27ef2772d..21dc77038f 100644
--- a/examples/system/ulp_fsm/ulp_adc/README.md
+++ b/examples/system/ulp_fsm/ulp_adc/README.md
@@ -1,11 +1,11 @@
-| Supported Targets | ESP32 |
-| ----------------- | ----- |
+| Supported Targets | ESP32 | ESP32-S3 |
+| ----------------- | ----- | -------- |
 
 # ULP ADC Example
 
 This example demonstrates how to use the ULP coprocessor to poll ADC in deep sleep.
 
-ULP program periodically measures the input voltage on GPIO34. The voltage is compared to two thresholds. If the voltage is less than the low threshold, or higher than the high threshold, ULP wakes up the system.
+ULP program periodically measures the input voltage on ADC_CHANNEL_6 (GPIO34 on ESP32, GPIO7 on ESP32-S3). The voltage is compared to two thresholds. If the voltage is less than the low threshold, or higher than the high threshold, ULP wakes up the system.
 
 By default, thresholds are set to 1.35V and 1.75V, approximately.
 
diff --git a/examples/system/ulp_fsm/ulp_adc/main/ulp/adc.S b/examples/system/ulp_fsm/ulp_adc/main/ulp/adc.S
index 1b59ccee73..b96f51c3b0 100644
--- a/examples/system/ulp_fsm/ulp_adc/main/ulp/adc.S
+++ b/examples/system/ulp_fsm/ulp_adc/main/ulp/adc.S
@@ -1,3 +1,8 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
 /* ULP Example: using ADC in deep sleep
 
    This example code is in the Public Domain (or CC0 licensed, at your option.)
@@ -22,9 +27,9 @@
  */
 #include "soc/rtc_cntl_reg.h"
 #include "soc/soc_ulp.h"
+#include "example_config.h"
 
-	/* ADC1 channel 6, GPIO34 */
-	.set adc_channel, 6
+	.set adc_channel, EXAMPLE_ADC_CHANNEL
 
 	/* Configure the number of ADC samples to average on each measurement.
 	   For convenience, make it a power of 2. */
diff --git a/examples/system/ulp_fsm/ulp_adc/main/ulp/example_config.h b/examples/system/ulp_fsm/ulp_adc/main/ulp/example_config.h
new file mode 100644
index 0000000000..baa86dd842
--- /dev/null
+++ b/examples/system/ulp_fsm/ulp_adc/main/ulp/example_config.h
@@ -0,0 +1,16 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+#pragma once
+
+/* Ints are used here to be able to include the file in assembly as well */
+#define EXAMPLE_ADC_CHANNEL     6 // ADC_CHANNEL_6, GPIO34 on ESP32, GPIO7 on ESP32-S3
+#define EXAMPLE_ADC_UNIT        0 // ADC_UNIT_1
+#define EXAMPLE_ADC_ATTEN       3 // ADC_ATTEN_DB_11
+#define EXAMPLE_ADC_WIDTH       0 // ADC_BITWIDTH_DEFAULT
+
+/* Set low and high thresholds, approx. 1.35V - 1.75V*/
+#define EXAMPLE_ADC_LOW_TRESHOLD    1500
+#define EXAMPLE_ADC_HIGH_TRESHOLD   2000
diff --git a/examples/system/ulp_fsm/ulp_adc/main/ulp_adc_example_main.c b/examples/system/ulp_fsm/ulp_adc/main/ulp_adc_example_main.c
index 6b3ff56485..a8d431c755 100644
--- a/examples/system/ulp_fsm/ulp_adc/main/ulp_adc_example_main.c
+++ b/examples/system/ulp_fsm/ulp_adc/main/ulp_adc_example_main.c
@@ -10,16 +10,18 @@
 #include <stdio.h>
 #include <string.h>
 #include "esp_sleep.h"
-#include "nvs.h"
-#include "nvs_flash.h"
 #include "soc/rtc_cntl_reg.h"
 #include "soc/sens_reg.h"
 #include "driver/gpio.h"
 #include "driver/rtc_io.h"
-#include "driver/dac.h"
-#include "esp32/ulp.h"
+#include "ulp.h"
 #include "ulp_main.h"
 #include "esp_adc/adc_oneshot.h"
+#include "ulp/example_config.h"
+#include "ulp_adc.h"
+
+#include "freertos/FreeRTOS.h"
+#include "freertos/task.h"
 
 extern const uint8_t ulp_main_bin_start[] asm("_binary_ulp_main_bin_start");
 extern const uint8_t ulp_main_bin_end[]   asm("_binary_ulp_main_bin_end");
@@ -51,6 +53,12 @@ void app_main(void)
     printf("Entering deep sleep\n\n");
     start_ulp_program();
     ESP_ERROR_CHECK( esp_sleep_enable_ulp_wakeup() );
+
+#if !CONFIG_IDF_TARGET_ESP32
+    /* RTC peripheral power domain needs to be kept on to keep SAR ADC related configs during sleep */
+    esp_sleep_pd_config(ESP_PD_DOMAIN_RTC_PERIPH, ESP_PD_OPTION_ON);
+#endif
+
     esp_deep_sleep_start();
 }
 
@@ -60,35 +68,31 @@ static void init_ulp_program(void)
             (ulp_main_bin_end - ulp_main_bin_start) / sizeof(uint32_t));
     ESP_ERROR_CHECK(err);
 
-    //-------------ADC1 Init---------------//
-    adc_oneshot_unit_handle_t adc1_handle;
-    adc_oneshot_unit_init_cfg_t init_config1 = {
-        .unit_id = ADC_UNIT_1,
+    ulp_adc_cfg_t cfg = {
+        .adc_n    = EXAMPLE_ADC_UNIT,
+        .channel  = EXAMPLE_ADC_CHANNEL,
+        .width    = EXAMPLE_ADC_WIDTH,
+        .atten    = EXAMPLE_ADC_ATTEN,
         .ulp_mode = ADC_ULP_MODE_FSM,
     };
-    ESP_ERROR_CHECK(adc_oneshot_new_unit(&init_config1, &adc1_handle));
 
-    //-------------ADC1 Channel Config---------------//
-    // Note: when changing channel here, also change 'adc_channel' constant in adc.S
-    adc_oneshot_chan_cfg_t config = {
-        .bitwidth = ADC_BITWIDTH_DEFAULT,
-        .atten = ADC_ATTEN_DB_11,
-    };
-    ESP_ERROR_CHECK(adc_oneshot_config_channel(adc1_handle, ADC_CHANNEL_6, &config));
+    ESP_ERROR_CHECK(ulp_adc_init(&cfg));
 
-    /* Set low and high thresholds, approx. 1.35V - 1.75V*/
-    ulp_low_thr = 1500;
-    ulp_high_thr = 2000;
+    ulp_low_thr = EXAMPLE_ADC_LOW_TRESHOLD;
+    ulp_high_thr = EXAMPLE_ADC_HIGH_TRESHOLD;
 
     /* Set ULP wake up period to 20ms */
     ulp_set_wakeup_period(0, 20000);
 
+#if CONFIG_IDF_TARGET_ESP32
     /* Disconnect GPIO12 and GPIO15 to remove current drain through
-     * pullup/pulldown resistors.
+     * pullup/pulldown resistors on modules which have these (e.g. ESP32-WROVER)
      * GPIO12 may be pulled high to select flash voltage.
      */
     rtc_gpio_isolate(GPIO_NUM_12);
     rtc_gpio_isolate(GPIO_NUM_15);
+#endif // CONFIG_IDF_TARGET_ESP32
+
     esp_deep_sleep_disable_rom_logging(); // suppress boot messages
 }
 
diff --git a/examples/system/ulp_fsm/ulp_adc/pytest_ulp_fsm_adc.py b/examples/system/ulp_fsm/ulp_adc/pytest_ulp_fsm_adc.py
index 0908d8c931..b5c9d9974c 100644
--- a/examples/system/ulp_fsm/ulp_adc/pytest_ulp_fsm_adc.py
+++ b/examples/system/ulp_fsm/ulp_adc/pytest_ulp_fsm_adc.py
@@ -8,6 +8,7 @@ from pytest_embedded import Dut
 
 
 @pytest.mark.esp32
+@pytest.mark.esp32s3
 @pytest.mark.generic
 def test_ulp_fsm_adc(dut: Dut) -> None:
 
diff --git a/examples/system/ulp_riscv/adc/main/ulp_riscv_adc_example_main.c b/examples/system/ulp_riscv/adc/main/ulp_riscv_adc_example_main.c
index b18951b6d4..c1806f6d02 100644
--- a/examples/system/ulp_riscv/adc/main/ulp_riscv_adc_example_main.c
+++ b/examples/system/ulp_riscv/adc/main/ulp_riscv_adc_example_main.c
@@ -15,7 +15,7 @@
 #include <stdio.h>
 #include "esp_sleep.h"
 #include "ulp_riscv.h"
-#include "ulp_riscv_adc.h"
+#include "ulp_adc.h"
 #include "ulp_main.h"
 #include "ulp/example_config.h"
 
@@ -56,14 +56,15 @@ void app_main(void)
 
 static void init_ulp_program(void)
 {
-    ulp_riscv_adc_cfg_t cfg = {
-        .adc_n   = EXAMPLE_ADC_UNIT,
-        .channel = EXAMPLE_ADC_CHANNEL,
-        .width   = EXAMPLE_ADC_WIDTH,
-        .atten   = EXAMPLE_ADC_ATTEN,
+    ulp_adc_cfg_t cfg = {
+        .adc_n    = EXAMPLE_ADC_UNIT,
+        .channel  = EXAMPLE_ADC_CHANNEL,
+        .width    = EXAMPLE_ADC_WIDTH,
+        .atten    = EXAMPLE_ADC_ATTEN,
+        .ulp_mode = ADC_ULP_MODE_RISCV,
     };
 
-    ESP_ERROR_CHECK(ulp_riscv_adc_init(&cfg));
+    ESP_ERROR_CHECK(ulp_adc_init(&cfg));
 
     esp_err_t err = ulp_riscv_load_binary(ulp_main_bin_start, (ulp_main_bin_end - ulp_main_bin_start));
     ESP_ERROR_CHECK(err);

From 67506f9a3fd1800e040df26ae7a89c6343780402 Mon Sep 17 00:00:00 2001
From: Roland Dobai <roland@espressif.com>
Date: Wed, 7 Sep 2022 11:23:15 +0200
Subject: [PATCH 378/665] Tools: Increase the delay before producing exception
 in the Monitor IDE test app

---
 tools/test_apps/system/monitor_ide_integration/main/main.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/tools/test_apps/system/monitor_ide_integration/main/main.c b/tools/test_apps/system/monitor_ide_integration/main/main.c
index 13c5f7dfba..5229715e7b 100644
--- a/tools/test_apps/system/monitor_ide_integration/main/main.c
+++ b/tools/test_apps/system/monitor_ide_integration/main/main.c
@@ -13,6 +13,6 @@
 void app_main(void)
 {
     int *p = (int *)4;
-    vTaskDelay(1000 / portTICK_PERIOD_MS);
+    vTaskDelay(2000 / portTICK_PERIOD_MS);
     *p = 0;
 }

From 50ec07c45d45b01e2e33b4b551aadbab13f79e67 Mon Sep 17 00:00:00 2001
From: "satish.solanke" <satish.solanke@espressif.com>
Date: Tue, 6 Sep 2022 10:30:19 +0530
Subject: [PATCH 379/665] updating doc for the issue doc_3566

---
 .../api/include/api/esp_gap_ble_api.h         | 30 +++++++++----------
 .../bluedroid/stack/include/stack/btm_api.h   |  2 +-
 2 files changed, 16 insertions(+), 16 deletions(-)

diff --git a/components/bt/host/bluedroid/api/include/api/esp_gap_ble_api.h b/components/bt/host/bluedroid/api/include/api/esp_gap_ble_api.h
index 9792bc2b71..34beebdf2e 100644
--- a/components/bt/host/bluedroid/api/include/api/esp_gap_ble_api.h
+++ b/components/bt/host/bluedroid/api/include/api/esp_gap_ble_api.h
@@ -143,8 +143,8 @@ typedef enum {
     ESP_GAP_BLE_PASSKEY_NOTIF_EVT,                          /*!< passkey notification event */
     ESP_GAP_BLE_PASSKEY_REQ_EVT,                            /*!< passkey request event */
     ESP_GAP_BLE_OOB_REQ_EVT,                                /*!< OOB request event */
-    ESP_GAP_BLE_LOCAL_IR_EVT,                               /*!< BLE local IR event */
-    ESP_GAP_BLE_LOCAL_ER_EVT,                               /*!< BLE local ER event */
+    ESP_GAP_BLE_LOCAL_IR_EVT,                               /*!< BLE local IR (identity Root 128-bit random static value used to generate Long Term Key) event */
+    ESP_GAP_BLE_LOCAL_ER_EVT,                               /*!< BLE local ER (Encryption Root vakue used to genrate identity resolving key) event */
     ESP_GAP_BLE_NC_REQ_EVT,                                 /*!< Numeric Comparison request event */
 #if (BLE_42_FEATURE_SUPPORT == TRUE)
     ESP_GAP_BLE_ADV_STOP_COMPLETE_EVT,                      /*!< When stop adv complete, the event comes */
@@ -287,19 +287,19 @@ typedef enum {
 /* relate to BTA_DM_BLE_SEC_xxx in bta/bta_api.h */
 typedef enum {
     ESP_BLE_SEC_ENCRYPT = 1,            /*!< relate to BTA_DM_BLE_SEC_ENCRYPT in bta/bta_api.h. If the device has already
-                                           bonded, the stack will used LTK to encrypt with the remote device directly.
+                                           bonded, the stack will used Long Term Key (LTK) to encrypt with the remote device directly.
                                            Else if the device hasn't bonded, the stack will used the default authentication request
                                            used the esp_ble_gap_set_security_param function set by the user. */
-    ESP_BLE_SEC_ENCRYPT_NO_MITM,        /*!< relate to BTA_DM_BLE_SEC_ENCRYPT_NO_MITM in bta/bta_api.h. If the device has already
-                                           bonded, the stack will check the LTK Whether the authentication request has been met, if met, used the LTK
-                                           to encrypt with the remote device directly, else Re-pair with the remote device.
-                                           Else if the device hasn't bonded, the stack will used NO MITM authentication request in the current link instead of
-                                           used the authreq in the esp_ble_gap_set_security_param function set by the user. */
-    ESP_BLE_SEC_ENCRYPT_MITM,           /*!< relate to BTA_DM_BLE_SEC_ENCRYPT_MITM in bta/bta_api.h. If the device has already
-                                           bonded, the stack will check the LTK Whether the authentication request has been met, if met, used the LTK
-                                           to encrypt with the remote device directly, else Re-pair with the remote device.
-                                           Else if the device hasn't bonded, the stack will used MITM authentication request in the current link instead of
-                                           used the authreq in the esp_ble_gap_set_security_param function set by the user. */
+    ESP_BLE_SEC_ENCRYPT_NO_MITM,        /*!< relate to BTA_DM_BLE_SEC_ENCRYPT_NO_MITM in bta/bta_api.h. If the device has been already
+                                           bonded, the stack will check the LTK (Long Term Key) Whether the authentication request has been met, and if met, use the LTK
+                                           to encrypt with the remote device directly, else re-pair with the remote device.
+                                           Else if the device hasn't been bonded, the stack will use NO MITM authentication request in the current link instead of
+                                           using the authreq in the esp_ble_gap_set_security_param function set by the user. */
+    ESP_BLE_SEC_ENCRYPT_MITM,           /*!< relate to BTA_DM_BLE_SEC_ENCRYPT_MITM in bta/bta_api.h. If the device has been already
+                                           bonded, the stack will check the LTK (Long Term Key) whether the authentication request has been met, and if met, use the LTK
+                                           to encrypt with the remote device directly, else re-pair with the remote device.
+                                           Else if the device hasn't been bonded, the stack will use MITM authentication request in the current link instead of
+                                           using the authreq in the esp_ble_gap_set_security_param function set by the user. */
 }esp_ble_sec_act_t;
 
 typedef enum {
@@ -1757,8 +1757,8 @@ esp_err_t esp_ble_get_bond_device_list(int *dev_num, esp_ble_bond_dev_t *dev_lis
 *                  SMP in response to ESP_GAP_BLE_OOB_REQ_EVT
 *
 * @param[in]       bd_addr: BD address of the peer device.
-* @param[in]       TK: TK value, the TK value shall be a 128-bit random number
-* @param[in]       len: length of tk, should always be 128-bit
+* @param[in]       TK: Temporary Key value, the TK value shall be a 128-bit random number
+* @param[in]       len: length of temporary key, should always be 128-bit
 *
 * @return          - ESP_OK : success
 *                  - other  : failed
diff --git a/components/bt/host/bluedroid/stack/include/stack/btm_api.h b/components/bt/host/bluedroid/stack/include/stack/btm_api.h
index d2dd2c4038..f58b0e2207 100644
--- a/components/bt/host/bluedroid/stack/include/stack/btm_api.h
+++ b/components/bt/host/bluedroid/stack/include/stack/btm_api.h
@@ -1176,7 +1176,7 @@ typedef void (tBTM_ESCO_CBACK) (tBTM_ESCO_EVT event, tBTM_ESCO_EVT_DATA *p_data)
 #define BTM_LKEY_TYPE_UNAUTH_COMB_P_256 HCI_LKEY_TYPE_UNAUTH_COMB_P_256
 #define BTM_LKEY_TYPE_AUTH_COMB_P_256   HCI_LKEY_TYPE_AUTH_COMB_P_256
 
-#define BTM_LTK_DERIVED_LKEY_OFFSET 0x20    /* "easy" requirements for LK derived from LTK */
+#define BTM_LTK_DERIVED_LKEY_OFFSET 0x20    /* "easy" requirements for Link Key (LK) derived from Long Term Key */
 #define BTM_LKEY_TYPE_IGNORE        0xff    /* used when event is response from
                                                hci return link keys request */
 

From 586a14af63a978fb2be01fd34de8d17f596664e9 Mon Sep 17 00:00:00 2001
From: laokaiyao <laokaiyao@espressif.com>
Date: Wed, 7 Sep 2022 19:13:39 +0800
Subject: [PATCH 380/665] touch_sensor: fixed timer period

---
 components/driver/esp32/touch_sensor.c | 5 +++--
 1 file changed, 3 insertions(+), 2 deletions(-)

diff --git a/components/driver/esp32/touch_sensor.c b/components/driver/esp32/touch_sensor.c
index 524ee41d9c..f2c49e5fb8 100644
--- a/components/driver/esp32/touch_sensor.c
+++ b/components/driver/esp32/touch_sensor.c
@@ -427,7 +427,7 @@ esp_err_t touch_pad_set_filter_period(uint32_t new_period_ms)
     esp_err_t ret = ESP_OK;
     xSemaphoreTake(rtc_touch_mux, portMAX_DELAY);
     ESP_GOTO_ON_ERROR(esp_timer_stop(s_touch_pad_filter->timer), err, TOUCH_TAG, "failed to stop the timer");
-    ESP_GOTO_ON_ERROR(esp_timer_start_periodic(s_touch_pad_filter->timer, new_period_ms), err, TOUCH_TAG, "failed to start the timer");
+    ESP_GOTO_ON_ERROR(esp_timer_start_periodic(s_touch_pad_filter->timer, new_period_ms * 1000), err, TOUCH_TAG, "failed to start the timer");
     s_touch_pad_filter->period = new_period_ms;
 err:
     xSemaphoreGive(rtc_touch_mux);
@@ -479,7 +479,8 @@ esp_err_t touch_pad_filter_start(uint32_t filter_period_ms)
             goto err_no_mem;
         }
         s_touch_pad_filter->period = filter_period_ms;
-        esp_timer_start_periodic(s_touch_pad_filter->timer, filter_period_ms);
+        touch_pad_filter_cb(NULL); // Trigger once immediately to get the initial raw value
+        esp_timer_start_periodic(s_touch_pad_filter->timer, filter_period_ms * 1000);
     }
     xSemaphoreGive(rtc_touch_mux);
 

From 445b1c0f7af9d1761b61cb6c694169dac63a4540 Mon Sep 17 00:00:00 2001
From: Sudeep Mohanty <sudeep.mohanty@espressif.com>
Date: Wed, 7 Sep 2022 14:13:05 +0200
Subject: [PATCH 381/665] docs: Updated description of ULP FSM shift operations

This commit updates the documentation for ULP FSM LSH and RSH
operations.

Closes https://github.com/espressif/esp-idf/issues/8831
---
 docs/en/api-reference/system/ulp_instruction_set.rst | 6 ++++++
 1 file changed, 6 insertions(+)

diff --git a/docs/en/api-reference/system/ulp_instruction_set.rst b/docs/en/api-reference/system/ulp_instruction_set.rst
index a064bbfc88..d2f58ca92f 100644
--- a/docs/en/api-reference/system/ulp_instruction_set.rst
+++ b/docs/en/api-reference/system/ulp_instruction_set.rst
@@ -281,6 +281,9 @@ The detailed description of all instructions is presented below:
 **Description**
    The instruction does a logical shift to left of the source register by the number of bits from another source register or a 16-bit signed value and stores the result to the destination register.
 
+.. note::
+   Shift operations which are greater than 15 bits will have an undefined result.
+
 **Examples**::
 
   1:       LSH R1, R2, R3            // R1 = R2 << R3
@@ -316,6 +319,9 @@ The detailed description of all instructions is presented below:
 **Description**
   The instruction does a logical shift to right of a source register by the number of bits from another source register or a 16-bit signed value and stores the result to the destination register.
 
+.. note::
+   Shift operations which are greater than 15 bits will have an undefined result.
+
 **Examples**::
 
   1:        RSH R1, R2, R3              // R1 = R2 >> R3

From 4713cf3c99c0ac6781f79fce8ac015d77c963b34 Mon Sep 17 00:00:00 2001
From: Ondrej Kosta <ondrej.kosta@espressif.com>
Date: Wed, 7 Sep 2022 11:33:05 +0200
Subject: [PATCH 382/665] Added migration notes for SPI-Ethernet Modules
 Initialization

---
 docs/en/migration-guides/release-5.x/networking.rst | 13 +++++++++++++
 1 file changed, 13 insertions(+)

diff --git a/docs/en/migration-guides/release-5.x/networking.rst b/docs/en/migration-guides/release-5.x/networking.rst
index 3be7715068..e843d2ca80 100644
--- a/docs/en/migration-guides/release-5.x/networking.rst
+++ b/docs/en/migration-guides/release-5.x/networking.rst
@@ -8,6 +8,7 @@ Ethernet
 
 esp_eth_ioctl() API
 -------------------
+
 :cpp:func:`esp_eth_ioctl` third argument could take `int` (`bool`) number as an input in some cases. However, it was not properly documented and, in addition, the number had to be "unnaturally" type casted to `void *` datatype to prevent compiler warnings as shown in below example:
 
 .. highlight:: c
@@ -40,6 +41,7 @@ Usage example to get Ethernet configuration:
 
 KSZ8041/81 and LAN8720 Driver Update
 ------------------------------------
+
 KSZ8041/81 and LAN8720 Drivers were updated to support more devices (generations) from associated product family. The drivers are able to recognize particular chip number and its potential support by the driver.
 
 As a result, the specific "chip number" functions calls were replaced by generic ones as follows:
@@ -50,12 +52,23 @@ As a result, the specific "chip number" functions calls were replaced by generic
 
 ESP NETIF Glue Event Handlers
 -----------------------------
+
 ``esp_eth_set_default_handlers()`` and ``esp_eth_clear_default_handlers()`` functions were removed. Registration of the default IP layer handlers for Ethernet is now handled automatically. If users have already followed the recommendation to fully initialize the Ethernet driver and network interface prior to registering their Ethernet/IP event handlers, then no action is required (except for deleting the affected functions). Otherwise, users should ensure that they register the user event handlers as the last thing prior to starting the Ethernet driver.
 
 PHY Address Auto-detect
 -----------------------
+
 Ethernet PHY address auto-detect function ``esp_eth_detect_phy_addr`` was renamed to :cpp:func:`esp_eth_phy_802_3_detect_phy_addr` and its header declaration was moved to :component_file:`esp_eth/include/esp_eth_phy_802_3.h`.
 
+
+SPI-Ethernet Modules Initialization
+-----------------------------------
+
+The SPI-Ethernet Module's initialization has been simplified. The previous initialization process required you to manually allocate an SPI device using :cpp:func:`spi_bus_add_device` before instantiating the SPI-Ethernet MAC.
+
+Now, you no longer need to call :cpp:func:`spi_bus_add_device` as the allocation of the SPI device is done internally. As a result, the :cpp:class:`eth_dm9051_config_t`, :cpp:class:`eth_w5500_config_t`, and :cpp:class:`eth_ksz8851snl_config_t` configuration structures were updated to include members for SPI device configuration (e.g., to allow fine tuning of SPI timing which may be dependent on PCB design). Likewise, the ``ETH_DM9051_DEFAULT_CONFIG``, ``ETH_W5500_DEFAULT_CONFIG``, and ``ETH_KSZ8851SNL_DEFAULT_CONFIG`` configuration initialization macros have been updated to accept new input parameters. Refer to the :doc:`Ethernet API-Reference Guide<../../api-reference/network/esp_eth>` for an example of SPI-Ethernet Module initialization 
+
+
 .. _tcpip-adapter:
 
 TCP/IP Adapter

From 264137dc84564e6cbba0d2cdd2e3bcb5d9c7e3b3 Mon Sep 17 00:00:00 2001
From: Song Ruo Jing <songruojing@espressif.com>
Date: Mon, 5 Sep 2022 12:09:16 +0800
Subject: [PATCH 383/665] gpio: Add migration guide notes for the gpio
 interrupt breaking change (61282cc5dd14d2f74868384067820a55e1deddd0)

---
 docs/en/migration-guides/release-5.x/peripherals.rst | 8 +++++++-
 1 file changed, 7 insertions(+), 1 deletion(-)

diff --git a/docs/en/migration-guides/release-5.x/peripherals.rst b/docs/en/migration-guides/release-5.x/peripherals.rst
index d888a25b6f..f9217c7101 100644
--- a/docs/en/migration-guides/release-5.x/peripherals.rst
+++ b/docs/en/migration-guides/release-5.x/peripherals.rst
@@ -31,7 +31,13 @@ ADC
 GPIO
 ----
 
-The previous Kconfig option `RTCIO_SUPPORT_RTC_GPIO_DESC` has been removed, thus the ``rtc_gpio_desc`` array is unavailable. Please use ``rtc_io_desc`` array instead.
+- The previous Kconfig option `RTCIO_SUPPORT_RTC_GPIO_DESC` has been removed, thus the ``rtc_gpio_desc`` array is unavailable. Please use ``rtc_io_desc`` array instead.
+
+- GPIO interrupt users callbacks should no longer read the GPIO interrupt status register to get the triggered GPIO's pin number. Users should use the callback argument to determine the GPIO's pin number instead.
+
+    - Previously, when a GPIO interrupt occurs, the GPIO's interrupt status register is cleared after calling the user callbacks. Thus, it was possible for users to read the GPIO's interrupt status register inside the callback to determine which GPIO was triggered.
+    - However, clearing the interrupt status after the user callbacks can potentially cause edge-triggered interrupts to be lost. For example, if an edge-triggered interrupt (re)triggers while the user callbacks are being called, that interrupt will be cleared without its registered user callback being handled.
+    - Now, the GPIO's interrupt status register is cleared **before** invoking the user callbacks. Thus, users can no longer read the GPIO interrupt status register to determine which pin has triggered the interrupt. Instead, users should use the callback argument to pass the pin number.
 
 .. only:: SOC_SDM_SUPPORTED
 

From 48e03e4cbdd28f29a2d09e3bcff2f24688a87630 Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Wed, 24 Aug 2022 21:02:43 +0800
Subject: [PATCH 384/665] freeRTOS: Synchronize queue functions to v10.4.3

This commit synchronizes multiple functions in queue.c with upstream v10.4.3.
Multi-core modifications are then reapplied to these functions. The following
functions were modified:

prvNotifyQueueSetContainer()
xQueueGenericCreateStatic()
xQueueGenericCreate()
xQueueGetMutexHolder()
xQueueCreateCountingSemaphoreStatic()
xQueueCreateCountingSemaphore()
xQueueGenericSend()
xQueueGenericSendFromISR()
xQueueReceiveFromISR()
uxQueueMessagesWaiting()
prvUnlockQueue()
prvIsQueueFull()
xQueueAddToSet()
xQueueRemoveFromSet()
prvNotifyQueueSetContainer()

Note: The SEGGER_SYSVIEW traceQUEUE_SEND() macro was updated as the
      xCopyPosition argument is no longer available in scenarios where the
      macro is called.
---
 .../Sample/OS/SEGGER_SYSVIEW_FreeRTOS.h       |   2 +-
 components/freertos/FreeRTOS-Kernel/queue.c   | 107 +++++++++---------
 2 files changed, 54 insertions(+), 55 deletions(-)

diff --git a/components/app_trace/sys_view/Sample/OS/SEGGER_SYSVIEW_FreeRTOS.h b/components/app_trace/sys_view/Sample/OS/SEGGER_SYSVIEW_FreeRTOS.h
index 82e6859a59..b03fba82cd 100644
--- a/components/app_trace/sys_view/Sample/OS/SEGGER_SYSVIEW_FreeRTOS.h
+++ b/components/app_trace/sys_view/Sample/OS/SEGGER_SYSVIEW_FreeRTOS.h
@@ -220,7 +220,7 @@ Notes:
 #if ( configUSE_QUEUE_SETS != 1 )
   #define traceQUEUE_SEND( pxQueue )                SYSVIEW_RecordU32x4(apiFastID_OFFSET + apiID_XQUEUEGENERICSEND, SEGGER_SYSVIEW_ShrinkId((U32)pxQueue), (U32)pvItemToQueue, xTicksToWait, xCopyPosition)
 #else
-  #define traceQUEUE_SEND( pxQueue )                SYSVIEW_RecordU32x4(apiFastID_OFFSET + apiID_XQUEUEGENERICSEND, SEGGER_SYSVIEW_ShrinkId((U32)pxQueue), 0, 0, xCopyPosition)
+  #define traceQUEUE_SEND( pxQueue )                SYSVIEW_RecordU32x4(apiFastID_OFFSET + apiID_XQUEUEGENERICSEND, SEGGER_SYSVIEW_ShrinkId((U32)pxQueue), 0, 0, 0)
 #endif
 
 #endif // CONFIG_FREERTOS_SMP
diff --git a/components/freertos/FreeRTOS-Kernel/queue.c b/components/freertos/FreeRTOS-Kernel/queue.c
index 5d797765a2..6c473aa822 100644
--- a/components/freertos/FreeRTOS-Kernel/queue.c
+++ b/components/freertos/FreeRTOS-Kernel/queue.c
@@ -220,7 +220,7 @@ static void prvCopyDataFromQueue( Queue_t * const pxQueue,
  * Checks to see if a queue is a member of a queue set, and if so, notifies
  * the queue set that the queue contains data.
  */
-    static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition ) PRIVILEGED_FUNCTION;
+    static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue ) PRIVILEGED_FUNCTION;
 #endif
 
 /*
@@ -362,10 +362,8 @@ BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                  * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                  * the real queue and semaphore structures. */
                 volatile size_t xSize = sizeof( StaticQueue_t );
-
-                /* This assertion cannot be branch covered in unit tests */
-                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
-                ( void ) xSize;                             /* Keeps lint quiet when configASSERT() is not defined. */
+                configASSERT( xSize == sizeof( Queue_t ) );
+                ( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
             }
         #endif /* configASSERT_DEFINED */
 
@@ -405,30 +403,22 @@ BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                                        const UBaseType_t uxItemSize,
                                        const uint8_t ucQueueType )
     {
-        Queue_t * pxNewQueue = NULL;
+        Queue_t * pxNewQueue;
         size_t xQueueSizeInBytes;
         uint8_t * pucQueueStorage;
 
         configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 
-        if( uxItemSize == ( UBaseType_t ) 0 )
-        {
-            /* There is not going to be a queue storage area. */
-            xQueueSizeInBytes = ( size_t ) 0;
-        }
-        else
-        {
-            /* Allocate enough space to hold the maximum number of items that
-             * can be in the queue at any time.  It is valid for uxItemSize to be
-             * zero in the case the queue is used as a semaphore. */
-            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
-        }
+        /* Allocate enough space to hold the maximum number of items that
+         * can be in the queue at any time.  It is valid for uxItemSize to be
+         * zero in the case the queue is used as a semaphore. */
+        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 
         /* Check for multiplication overflow. */
         configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 
         /* Check for addition overflow. */
-        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) > xQueueSizeInBytes );
+        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 
         /* Allocate the queue and storage area.  Justification for MISRA
          * deviation as follows:  pvPortMalloc() always ensures returned memory
@@ -598,10 +588,7 @@ static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
          * calling task is the mutex holder, but not a good way of determining the
          * identity of the mutex holder, as the holder may change between the
          * following critical section exiting and the function returning. */
-#ifdef ESP_PLATFORM
-        Queue_t * const pxQueue = (Queue_t *)pxSemaphore;
-#endif
-        taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
+        taskENTER_CRITICAL( &( pxSemaphore->xQueueLock ) );
         {
             if( pxSemaphore->uxQueueType == queueQUEUE_IS_MUTEX )
             {
@@ -612,7 +599,7 @@ static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                 pxReturn = NULL;
             }
         }
-        taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
+        taskEXIT_CRITICAL( &( pxSemaphore->xQueueLock ) );
 
         return pxReturn;
     } /*lint !e818 xSemaphore cannot be a pointer to const because it is a typedef. */
@@ -750,7 +737,7 @@ static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                                        const UBaseType_t uxInitialCount,
                                                        StaticQueue_t * pxStaticQueue )
     {
-        QueueHandle_t xHandle = NULL;
+        QueueHandle_t xHandle;
 
         configASSERT( uxMaxCount != 0 );
         configASSERT( uxInitialCount <= uxMaxCount );
@@ -779,7 +766,7 @@ static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
     QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount,
                                                  const UBaseType_t uxInitialCount )
     {
-        QueueHandle_t xHandle = NULL;
+        QueueHandle_t xHandle;
 
         configASSERT( uxMaxCount != 0 );
         configASSERT( uxInitialCount <= uxMaxCount );
@@ -844,7 +831,7 @@ BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
 
                 #if ( configUSE_QUEUE_SETS == 1 )
                     {
-                        UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
+                        const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 
                         xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 
@@ -857,7 +844,7 @@ BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                                  * in the queue has not changed. */
                                 mtCOVERAGE_TEST_MARKER();
                             }
-                            else if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
+                            else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
                             {
                                 /* The queue is a member of a queue set, and posting
                                  * to the queue set caused a higher priority task to
@@ -1079,6 +1066,7 @@ BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
         if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
         {
             const int8_t cTxLock = pxQueue->cTxLock;
+            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 
             traceQUEUE_SEND_FROM_ISR( pxQueue );
 
@@ -1097,7 +1085,14 @@ BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                     {
                         if( pxQueue->pxQueueSetContainer != NULL )
                         {
-                            if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
+                            if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
+                            {
+                                /* Do not notify the queue set as an existing item
+                                 * was overwritten in the queue so the number of items
+                                 * in the queue has not changed. */
+                                mtCOVERAGE_TEST_MARKER();
+                            }
+                            else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
                             {
                                 /* The queue is a member of a queue set, and posting
                                  * to the queue set caused a higher priority task to
@@ -1170,6 +1165,9 @@ BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                         {
                             mtCOVERAGE_TEST_MARKER();
                         }
+
+                        /* Not used in this path. */
+                        ( void ) uxPreviousMessagesWaiting;
                     }
                 #endif /* configUSE_QUEUE_SETS */
             }
@@ -1267,7 +1265,7 @@ BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
                     {
                         if( pxQueue->pxQueueSetContainer != NULL )
                         {
-                            if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
+                            if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
                             {
                                 /* The semaphore is a member of a queue set, and
                                  * posting to the queue set caused a higher priority
@@ -1347,6 +1345,8 @@ BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
             {
                 /* Increment the lock count so the task that unlocks the queue
                  * knows that data was posted while it was locked. */
+                configASSERT( cTxLock != queueINT8_MAX );
+
                 pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
             }
 
@@ -2007,6 +2007,8 @@ BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
             {
                 /* Increment the lock count so the task that unlocks the queue
                  * knows that data was removed while it was locked. */
+                configASSERT( cRxLock != queueINT8_MAX );
+
                 pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
             }
 
@@ -2085,15 +2087,14 @@ BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,
 UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
 {
     UBaseType_t uxReturn;
-    Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 
     configASSERT( xQueue );
 
-    taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
+    taskENTER_CRITICAL( &( ( ( Queue_t * ) xQueue )->xQueueLock ) );
     {
         uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
     }
-    taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
+    taskEXIT_CRITICAL( &( ( ( Queue_t * ) xQueue )->xQueueLock ) );
 
     return uxReturn;
 } /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
@@ -2353,7 +2354,7 @@ static void prvUnlockQueue( Queue_t * const pxQueue )
                 {
                     if( pxQueue->pxQueueSetContainer != NULL )
                     {
-                        if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
+                        if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
                         {
                             /* The queue is a member of a queue set, and posting to
                              * the queue set caused a higher priority task to unblock.
@@ -2496,6 +2497,9 @@ static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
 {
     BaseType_t xReturn;
 
+#ifndef ESP_PLATFORM
+    taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
+#endif
     {
         if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
         {
@@ -2506,6 +2510,9 @@ static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
             xReturn = pdFALSE;
         }
     }
+#ifndef ESP_PLATFORM
+    taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
+#endif
 
     return xReturn;
 }
@@ -2977,11 +2984,8 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
                                QueueSetHandle_t xQueueSet )
     {
         BaseType_t xReturn;
-#ifdef ESP_PLATFORM
-        Queue_t * pxQueue = (Queue_t * )xQueueOrSemaphore;
-#endif
 
-        taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
+        taskENTER_CRITICAL( &( ( ( Queue_t * ) xQueueOrSemaphore )->xQueueLock ) );
         {
             if( ( ( Queue_t * ) xQueueOrSemaphore )->pxQueueSetContainer != NULL )
             {
@@ -3000,7 +3004,7 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
                 xReturn = pdPASS;
             }
         }
-        taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
+        taskEXIT_CRITICAL( &( ( ( Queue_t * ) xQueueOrSemaphore )->xQueueLock ) );
 
         return xReturn;
     }
@@ -3030,15 +3034,12 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
         }
         else
         {
-#ifdef ESP_PLATFORM
-            Queue_t* pxQueue = (Queue_t*)pxQueueOrSemaphore;
-#endif
-            taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
+            taskENTER_CRITICAL( &( ( ( Queue_t * ) pxQueueOrSemaphore )->xQueueLock ) );
             {
                 /* The queue is no longer contained in the set. */
                 pxQueueOrSemaphore->pxQueueSetContainer = NULL;
             }
-            taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
+            taskEXIT_CRITICAL( &( ( ( Queue_t * ) pxQueueOrSemaphore )->xQueueLock ) );
             xReturn = pdPASS;
         }
 
@@ -3077,20 +3078,16 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
 
 #if ( configUSE_QUEUE_SETS == 1 )
 
-    static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue,
-                                                  const BaseType_t xCopyPosition )
+    static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue )
     {
         Queue_t * pxQueueSetContainer = pxQueue->pxQueueSetContainer;
         BaseType_t xReturn = pdFALSE;
 
         /* This function must be called form a critical section. */
 
-        /* The following line is not reachable in unit tests because every call
-         * to prvNotifyQueueSetContainer is preceded by a check that
-         * pxQueueSetContainer != NULL */
-        configASSERT( pxQueueSetContainer ); /* LCOV_EXCL_BR_LINE */
+        configASSERT( pxQueueSetContainer );
 
-        //Acquire the Queue set's spinlock
+        /* Acquire the Queue set's spinlock */
         taskENTER_CRITICAL( &( pxQueueSetContainer->xQueueLock ) );
 
         configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
@@ -3099,10 +3096,10 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
         {
             const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 
-            traceQUEUE_SEND( pxQueueSetContainer );
+            traceQUEUE_SET_SEND( pxQueueSetContainer );
 
             /* The data copied is the handle of the queue that contains data. */
-            xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
+            xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, queueSEND_TO_BACK );
 
             if( cTxLock == queueUNLOCKED )
             {
@@ -3125,6 +3122,8 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
             }
             else
             {
+                configASSERT( cTxLock != queueINT8_MAX );
+
                 pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
             }
         }
@@ -3133,7 +3132,7 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
             mtCOVERAGE_TEST_MARKER();
         }
 
-        //Release the Queue set's spinlock
+        /* Release the Queue set's spinlock */
         taskEXIT_CRITICAL( &( pxQueueSetContainer->xQueueLock ) );
 
         return xReturn;

From c6b054693b45ee195508687f2d310fcc7c46a7d4 Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Wed, 24 Aug 2022 21:06:04 +0800
Subject: [PATCH 385/665] freertos: Synchronize xStreamBufferSend() to v10.4.3

This commit synchronizes xStreamBufferSend() with upstream v10.4.3.
---
 components/freertos/FreeRTOS-Kernel/stream_buffer.c | 9 ++++-----
 1 file changed, 4 insertions(+), 5 deletions(-)

diff --git a/components/freertos/FreeRTOS-Kernel/stream_buffer.c b/components/freertos/FreeRTOS-Kernel/stream_buffer.c
index f10b24437e..38c4fef59c 100644
--- a/components/freertos/FreeRTOS-Kernel/stream_buffer.c
+++ b/components/freertos/FreeRTOS-Kernel/stream_buffer.c
@@ -588,14 +588,13 @@ size_t xStreamBufferSend( StreamBufferHandle_t xStreamBuffer,
     size_t xReturn, xSpace = 0;
     size_t xRequiredSpace = xDataLengthBytes;
     TimeOut_t xTimeOut;
-    size_t xMaxReportedSpace = 0;
-
-    configASSERT( pvTxData );
-    configASSERT( pxStreamBuffer );
 
     /* The maximum amount of space a stream buffer will ever report is its length
      * minus 1. */
-    xMaxReportedSpace = pxStreamBuffer->xLength - ( size_t ) 1;
+    const size_t xMaxReportedSpace = pxStreamBuffer->xLength - ( size_t ) 1;
+
+    configASSERT( pvTxData );
+    configASSERT( pxStreamBuffer );
 
     /* This send function is used to write to both message buffers and stream
      * buffers.  If this is a message buffer then the space needed must be

From 9b5392e8e8fafe226ea48b3680bde8a0f4c5b77c Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Wed, 24 Aug 2022 21:45:56 +0800
Subject: [PATCH 386/665] freertos: Restore xAlreadyYielded usage in
 event_groups

This commit restores xAlreadyYielded in various event_group functions to
synchronize with upstream v10.4.3.
---
 .../freertos/FreeRTOS-Kernel/event_groups.c      | 16 ++--------------
 1 file changed, 2 insertions(+), 14 deletions(-)

diff --git a/components/freertos/FreeRTOS-Kernel/event_groups.c b/components/freertos/FreeRTOS-Kernel/event_groups.c
index eb52cb8b03..d1b6ba4987 100644
--- a/components/freertos/FreeRTOS-Kernel/event_groups.c
+++ b/components/freertos/FreeRTOS-Kernel/event_groups.c
@@ -214,9 +214,7 @@ EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup,
 {
     EventBits_t uxOriginalBitValue, uxReturn;
     EventGroup_t * pxEventBits = xEventGroup;
-#ifndef ESP_PLATFORM
     BaseType_t xAlreadyYielded;
-#endif // ESP_PLATFORM
     BaseType_t xTimeoutOccurred = pdFALSE;
 
     configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
@@ -276,15 +274,13 @@ EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup,
     }
 #ifdef ESP_PLATFORM // IDF-3755
     taskEXIT_CRITICAL( &( pxEventBits->xEventGroupLock ) );
+    xAlreadyYielded = pdFALSE;
 #else
     xAlreadyYielded = xTaskResumeAll();
 #endif // ESP_PLATFORM
 
     if( xTicksToWait != ( TickType_t ) 0 )
     {
-#ifdef ESP_PLATFORM
-        portYIELD_WITHIN_API();
-#else
         if( xAlreadyYielded == pdFALSE )
         {
             portYIELD_WITHIN_API();
@@ -293,7 +289,6 @@ EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup,
         {
             mtCOVERAGE_TEST_MARKER();
         }
-#endif // ESP_PLATFORM
 
         /* The task blocked to wait for its required bits to be set - at this
          * point either the required bits were set or the block time expired.  If
@@ -352,11 +347,7 @@ EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup,
 {
     EventGroup_t * pxEventBits = xEventGroup;
     EventBits_t uxReturn, uxControlBits = 0;
-#ifdef ESP_PLATFORM
-    BaseType_t xWaitConditionMet;
-#else
     BaseType_t xWaitConditionMet, xAlreadyYielded;
-#endif // ESP_PLATFORM
     BaseType_t xTimeoutOccurred = pdFALSE;
 
     /* Check the user is not attempting to wait on the bits used by the kernel
@@ -444,15 +435,13 @@ EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup,
     }
 #ifdef ESP_PLATFORM // IDF-3755
     taskEXIT_CRITICAL( &( pxEventBits->xEventGroupLock ) );
+    xAlreadyYielded = pdFALSE;
 #else
     xAlreadyYielded = xTaskResumeAll();
 #endif // ESP_PLATFORM
 
     if( xTicksToWait != ( TickType_t ) 0 )
     {
-#ifdef ESP_PLATFORM
-        portYIELD_WITHIN_API();
-#else
         if( xAlreadyYielded == pdFALSE )
         {
             portYIELD_WITHIN_API();
@@ -461,7 +450,6 @@ EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup,
         {
             mtCOVERAGE_TEST_MARKER();
         }
-#endif // ESP_PLATFORM
 
         /* The task blocked to wait for its required bits to be set - at this
          * point either the required bits were set or the block time expired.  If

From d382a2c95238ccf216eb6cd15f8d9e24b85cb4aa Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Wed, 24 Aug 2022 16:25:21 +0800
Subject: [PATCH 387/665] freertos: Synchronize tasks.c functions (major
 changes) to v10.4.3

This commit synchronizes multiple functions that contain major differences with
upstream v10.4.3. Multi-core modifications are then reapplied to the function.

Vanilla code uses "pxTCB == pxCurrentTCB" to check whether a task is currently
running. This commit adds the following macros instead.

- taskIS_CURRENTLY_RUNNING()
- taskIS_CURRENTLY_RUNNING_ON_CORE()

The following functions have been updated to use those macros instead.

- eTaskGetState()
- vTaskPrioritySet()
- vTaskResume()

The following functions have been synchronized with upstream v10.4.3.
Multi-core modifications are then reapplied.

- vTaskSuspend()
- vTaskDelete()
- prvGetExpectedIdleTime()
---
 components/freertos/FreeRTOS-Kernel/tasks.c | 297 +++++++++++---------
 1 file changed, 161 insertions(+), 136 deletions(-)

diff --git a/components/freertos/FreeRTOS-Kernel/tasks.c b/components/freertos/FreeRTOS-Kernel/tasks.c
index 1cfd3c5eff..c82c2cab96 100644
--- a/components/freertos/FreeRTOS-Kernel/tasks.c
+++ b/components/freertos/FreeRTOS-Kernel/tasks.c
@@ -259,6 +259,15 @@ extern void esp_vApplicationIdleHook(void);
     #define taskCAN_RUN_ON_CORE( xCore, xCoreID )   ( pdTRUE )
 #endif /* configNUM_CORES > 1 */
 
+/* Check if a task is a currently running task. */
+#if ( configNUM_CORES > 1 )
+    #define taskIS_CURRENTLY_RUNNING( pxTCB )                   ( ( ( pxTCB ) == pxCurrentTCB[ 0 ] ) || ( ( pxTCB ) == pxCurrentTCB[ 1 ] ) )
+    #define taskIS_CURRENTLY_RUNNING_ON_CORE( pxTCB, xCoreID )  ( ( pxTCB ) == pxCurrentTCB[ ( xCoreID ) ] )
+#else
+    #define taskIS_CURRENTLY_RUNNING( pxTCB )                   ( ( pxTCB ) == pxCurrentTCB[ 0 ] )
+    #define taskIS_CURRENTLY_RUNNING_ON_CORE( pxTCB, xCoreID )  taskIS_CURRENTLY_RUNNING( ( pxTCB ) )
+#endif /* configNUM_CORES > 1 */
+
 /*
  * Several functions take a TaskHandle_t parameter that can optionally be NULL,
  * where NULL is used to indicate that the handle of the currently executing
@@ -1363,14 +1372,17 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
     void vTaskDelete( TaskHandle_t xTaskToDelete )
     {
         TCB_t * pxTCB;
-        TCB_t * curTCB;
-        BaseType_t core;
-        BaseType_t xFreeNow = 0;
+        BaseType_t xFreeNow;
 
         taskENTER_CRITICAL( &xKernelLock );
         {
-            core = xPortGetCoreID();
-            curTCB = pxCurrentTCB[core];
+            BaseType_t xCurCoreID;
+            #if ( configNUM_CORES > 1 )
+                xCurCoreID = xPortGetCoreID();
+            #else
+                xCurCoreID = 0;
+                ( void ) xCurCoreID;
+            #endif
 
             /* If null is passed in here then it is the calling task that is
              * being deleted. */
@@ -1402,12 +1414,19 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
              * not return. */
             uxTaskNumber++;
 
-            if( pxTCB == curTCB ||
-                /* in SMP, we also can't immediately delete the task active on the other core */
-                (configNUM_CORES > 1 && pxTCB == pxCurrentTCB[ !core ]) ||
-                /* ... and we can't delete a non-running task pinned to the other core, as
-                   FPU cleanup has to happen on the same core */
-                (configNUM_CORES > 1 && pxTCB->xCoreID == (!core)) )
+            /*
+             * We cannot immediately a task that is
+             * - Currently running on either core
+             * - If the task is not currently running but is pinned to the other (due to FPU cleanup)
+             * Todo: Allow deletion of tasks pinned to other core (IDF-5803)
+             */
+            #if ( configNUM_CORES > 1 )
+                xFreeNow = ( taskIS_CURRENTLY_RUNNING( pxTCB ) || ( pxTCB->xCoreID == !xCurCoreID ) ) ? pdFALSE : pdTRUE;
+            #else
+                xFreeNow = ( taskIS_CURRENTLY_RUNNING( pxTCB ) ) ? pdFALSE : pdTRUE;
+            #endif /* configNUM_CORES > 1 */
+
+            if( xFreeNow == pdFALSE )
             {
                 /* A task is deleting itself.  This cannot complete within the
                  * task itself, as a context switch to another task is required.
@@ -1421,43 +1440,47 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
                  * check the xTasksWaitingTermination list. */
                 ++uxDeletedTasksWaitingCleanUp;
 
+                /* Call the delete hook before portPRE_TASK_DELETE_HOOK() as
+                 * portPRE_TASK_DELETE_HOOK() does not return in the Win32 port. */
+                traceTASK_DELETE( pxTCB );
+
                 /* The pre-delete hook is primarily for the Windows simulator,
                  * in which Windows specific clean up operations are performed,
                  * after which it is not possible to yield away from this task -
                  * hence xYieldPending is used to latch that a context switch is
                  * required. */
-                portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending[core] );
+                portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending[ xCurCoreID ] );
 
-                if (configNUM_CORES > 1 && pxTCB == pxCurrentTCB[ !core ])
-                {
-                    /* SMP case of deleting a task running on a different core. Same issue
-                    as a task deleting itself, but we need to send a yield to this task now
-                    before we release xKernelLock.
+                #if ( configNUM_CORES > 1 )
+                    if( taskIS_CURRENTLY_RUNNING_ON_CORE( pxTCB, !xCurCoreID ) )
+                    {
+                        /* SMP case of deleting a task running on a different core. Same issue
+                        as a task deleting itself, but we need to send a yield to this task now
+                        before we release xKernelLock.
 
-                    Specifically there is a case where the other core may already be spinning on
-                    xKernelLock waiting to go into a blocked state. A check is added in
-                    prvAddCurrentTaskToDelayedList() to prevent it from removing itself from
-                    xTasksWaitingTermination list in this case (instead it will immediately
-                    release xKernelLock again and be yielded before the FreeRTOS function
-                    returns.) */
-                    vPortYieldOtherCore( !core );
-                }
+                        Specifically there is a case where the other core may already be spinning on
+                        xKernelLock waiting to go into a blocked state. A check is added in
+                        prvAddCurrentTaskToDelayedList() to prevent it from removing itself from
+                        xTasksWaitingTermination list in this case (instead it will immediately
+                        release xKernelLock again and be yielded before the FreeRTOS function
+                        returns.) */
+                        vPortYieldOtherCore( !xCurCoreID );
+                    }
+                #endif /* configNUM_CORES > 1 */
             }
             else
             {
                 --uxCurrentNumberOfTasks;
-                xFreeNow = pdTRUE;
+                traceTASK_DELETE( pxTCB );
 
                 /* Reset the next expected unblock time in case it referred to
                  * the task that has just been deleted. */
                 prvResetNextTaskUnblockTime();
             }
-
-            traceTASK_DELETE( pxTCB );
         }
         taskEXIT_CRITICAL( &xKernelLock );
 
-        if(xFreeNow == pdTRUE) {
+        if( xFreeNow == pdTRUE ) {
             #if ( configNUM_THREAD_LOCAL_STORAGE_POINTERS > 0 ) && ( configTHREAD_LOCAL_STORAGE_DELETE_CALLBACKS )
                 prvDeleteTLS( pxTCB );
             #endif
@@ -1469,7 +1492,8 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
          * been deleted. */
         if( xSchedulerRunning != pdFALSE )
         {
-            if( pxTCB == curTCB )
+            taskENTER_CRITICAL( &xKernelLock );
+            if( taskIS_CURRENTLY_RUNNING_ON_CORE( pxTCB, xPortGetCoreID() ) )
             {
                 configASSERT( xTaskGetSchedulerState() != taskSCHEDULER_SUSPENDED );
                 portYIELD_WITHIN_API();
@@ -1478,6 +1502,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
             {
                 mtCOVERAGE_TEST_MARKER();
             }
+            taskEXIT_CRITICAL( &xKernelLock );
         }
     }
 
@@ -1649,18 +1674,11 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
         configASSERT( pxTCB );
 
         taskENTER_CRITICAL( &xKernelLock );     //Need critical section incase either core context switches in between
-        if( pxTCB == pxCurrentTCB[xPortGetCoreID()])
+        if( taskIS_CURRENTLY_RUNNING( pxTCB ) )
         {
             /* The task calling this function is querying its own state. */
             eReturn = eRunning;
         }
-        #if (configNUM_CORES > 1)
-        else if (pxTCB == pxCurrentTCB[!xPortGetCoreID()])
-        {
-            /* The task calling this function is querying its own state. */
-            eReturn = eRunning;
-        }
-        #endif
         else
         {
             pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
@@ -1847,7 +1865,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
                  * priority than the calling task. */
                 if( uxNewPriority > uxCurrentBasePriority )
                 {
-                    if( pxTCB != pxCurrentTCB[ xPortGetCoreID() ] )
+                    if( !taskIS_CURRENTLY_RUNNING( pxTCB ) )
                     {
                         /* The priority of a task other than the currently
                          * running task is being raised.  Is the priority being
@@ -1868,13 +1886,22 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
                          * priority task able to run so no yield is required. */
                     }
                 }
-                else if( pxTCB == pxCurrentTCB[ xPortGetCoreID() ] )
+                else if( taskIS_CURRENTLY_RUNNING_ON_CORE( pxTCB, 0 ) )
                 {
                     /* Setting the priority of the running task down means
                      * there may now be another task of higher priority that
                      * is ready to execute. */
                     xYieldRequired = pdTRUE;
                 }
+                #if ( configNUM_CORES > 1 )
+                    else if( taskIS_CURRENTLY_RUNNING_ON_CORE( pxTCB, 1 ) )
+                    {
+                        /* Setting the priority of the running task on the other
+                         * core down means there may now be another task of
+                         * higher priority that is ready to execute. */
+                        vPortYieldOtherCore( 1 );
+                    }
+                #endif /* configNUM_CORES > 1 */
                 else
                 {
                     /* Setting the priority of any other task down does not
@@ -1973,7 +2000,6 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
     void vTaskSuspend( TaskHandle_t xTaskToSuspend )
     {
         TCB_t * pxTCB;
-        TCB_t * curTCB;
 
         taskENTER_CRITICAL( &xKernelLock );
         {
@@ -2005,7 +2031,6 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
             }
 
             vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
-            curTCB = pxCurrentTCB[ xPortGetCoreID() ];
 
             #if ( configUSE_TASK_NOTIFICATIONS == 1 )
                 {
@@ -2022,76 +2047,70 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
                     }
                 }
             #endif /* if ( configUSE_TASK_NOTIFICATIONS == 1 ) */
-        }
-        taskEXIT_CRITICAL( &xKernelLock );
 
-        if( xSchedulerRunning != pdFALSE )
-        {
-            /* Reset the next expected unblock time in case it referred to the
-             * task that is now in the Suspended state. */
-            taskENTER_CRITICAL( &xKernelLock );
-            {
-                prvResetNextTaskUnblockTime();
-            }
-            taskEXIT_CRITICAL( &xKernelLock );
-        }
-        else
-        {
-            mtCOVERAGE_TEST_MARKER();
-        }
-
-        if( pxTCB == curTCB )
-        {
             if( xSchedulerRunning != pdFALSE )
             {
-                /* The current task has just been suspended. */
-                taskENTER_CRITICAL( &xKernelLock );
-                BaseType_t suspended = uxSchedulerSuspended[xPortGetCoreID()];
-                taskEXIT_CRITICAL( &xKernelLock );
-
-                configASSERT( suspended == 0 );
-                (void)suspended;
-                portYIELD_WITHIN_API();
-            }
-            else
-            {
-                /* The scheduler is not running, but the task that was pointed
-                 * to by pxCurrentTCB has just been suspended and pxCurrentTCB
-                 * must be adjusted to point to a different task. */
-                if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
-                {
-                    /* No other tasks are ready, so set pxCurrentTCB back to
-                     * NULL so when the next task is created pxCurrentTCB will
-                     * be set to point to it no matter what its relative priority
-                     * is. */
-                    taskENTER_CRITICAL( &xKernelLock );
-                    pxCurrentTCB[ xPortGetCoreID() ] = NULL;
-                    taskEXIT_CRITICAL( &xKernelLock );
-                }
-                else
-                {
-                    vTaskSwitchContext();
-                }
-            }
-        }
-        else
-        {
-            if( xSchedulerRunning != pdFALSE )
-            {
-                /* A task other than the currently running task was suspended,
-                 * reset the next expected unblock time in case it referred to the
+                /* Reset the next expected unblock time in case it referred to the
                  * task that is now in the Suspended state. */
-                taskENTER_CRITICAL( &xKernelLock );
-                {
-                    prvResetNextTaskUnblockTime();
-                }
-                taskEXIT_CRITICAL( &xKernelLock );
+                prvResetNextTaskUnblockTime();
             }
             else
             {
                 mtCOVERAGE_TEST_MARKER();
             }
+
+            if( taskIS_CURRENTLY_RUNNING_ON_CORE( pxTCB, xPortGetCoreID() ) )
+            {
+                if( xSchedulerRunning != pdFALSE )
+                {
+                    /* The current task has just been suspended. */
+                    configASSERT( uxSchedulerSuspended[ xPortGetCoreID() ] == 0 );
+                    portYIELD_WITHIN_API();
+                }
+                else
+                {
+                    /* The scheduler is not running, but the task that was pointed
+                     * to by pxCurrentTCB has just been suspended and pxCurrentTCB
+                     * must be adjusted to point to a different task. */
+                    if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
+                    {
+                        /* No other tasks are ready, so set pxCurrentTCB back to
+                         * NULL so when the next task is created pxCurrentTCB will
+                         * be set to point to it no matter what its relative priority
+                         * is. */
+                        pxCurrentTCB[ xPortGetCoreID() ] = NULL;
+                    }
+                    else
+                    {
+                        vTaskSwitchContext();
+                    }
+                }
+            }
+            #if ( configNUM_CORES > 1 )
+                else if( taskIS_CURRENTLY_RUNNING_ON_CORE( pxTCB, !xPortGetCoreID() ) )
+                {
+                    /* The other core's current task has just been suspended */
+                    if( xSchedulerRunning != pdFALSE )
+                    {
+                        vPortYieldOtherCore( !xPortGetCoreID() );
+                    }
+                    else
+                    {
+                        /* The scheduler is not running, but the task that was pointed
+                         * to by pxCurrentTCB[ otherCore ] has just been suspended.
+                         * We simply set the pxCurrentTCB[ otherCore ] to NULL for now.
+                         * Todo: Update vTaskSwitchContext() to be runnable on
+                         * behalf of the other core. */
+                        pxCurrentTCB[ !xPortGetCoreID() ] = NULL;
+                    }
+                }
+            #endif /* configNUM_CORES > 1 */
+            else
+            {
+                mtCOVERAGE_TEST_MARKER();
+            }
         }
+        taskEXIT_CRITICAL( &xKernelLock );
     }
 
 #endif /* INCLUDE_vTaskSuspend */
@@ -2157,7 +2176,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
         {
             /* The parameter cannot be NULL as it is impossible to resume the
              * currently executing task. */
-            if( ( pxTCB != pxCurrentTCB[xPortGetCoreID()] ) && ( pxTCB != NULL ) )
+            if( !taskIS_CURRENTLY_RUNNING( pxTCB ) && ( pxTCB != NULL ) )
             {
                 if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
                 {
@@ -2457,47 +2476,45 @@ void vTaskSuspendAll( void )
 
 #if ( configUSE_TICKLESS_IDLE != 0 )
 
-#if ( configNUM_CORES > 1 )
-
-    static BaseType_t xHaveReadyTasks( void )
-    {
-        for (int i = tskIDLE_PRIORITY + 1; i < configMAX_PRIORITIES; ++i)
-        {
-            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ i ] ) ) > 0 )
-            {
-                return pdTRUE;
-            }
-            else
-            {
-                mtCOVERAGE_TEST_MARKER();
-            }
-        }
-        return pdFALSE;
-    }
-
-#endif // configNUM_CORES > 1
-
     static TickType_t prvGetExpectedIdleTime( void )
     {
-    TickType_t xReturn;
-
+        TickType_t xReturn;
+        UBaseType_t uxHigherPriorityReadyTasks = pdFALSE;
 
+        /* We need a critical section here as we are about to access kernel data structures */
         taskENTER_CRITICAL( &xKernelLock );
+
+        /* uxHigherPriorityReadyTasks takes care of the case where
+         * configUSE_PREEMPTION is 0, so there may be tasks above the idle priority
+         * task that are in the Ready state, even though the idle task is
+         * running. */
+        #if ( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 )
+            {
+                if( uxTopReadyPriority > tskIDLE_PRIORITY )
+                {
+                    uxHigherPriorityReadyTasks = pdTRUE;
+                }
+            }
+        #else
+            {
+                const UBaseType_t uxLeastSignificantBit = ( UBaseType_t ) 0x01;
+
+                /* When port optimised task selection is used the uxTopReadyPriority
+                 * variable is used as a bit map.  If bits other than the least
+                 * significant bit are set then there are tasks that have a priority
+                 * above the idle priority that are in the Ready state.  This takes
+                 * care of the case where the co-operative scheduler is in use. */
+                if( uxTopReadyPriority > uxLeastSignificantBit )
+                {
+                    uxHigherPriorityReadyTasks = pdTRUE;
+                }
+            }
+        #endif /* if ( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 ) */
+
         if( pxCurrentTCB[ xPortGetCoreID() ]->uxPriority > tskIDLE_PRIORITY )
         {
             xReturn = 0;
         }
-#if configNUM_CORES > 1
-        /* This function is called from Idle task; in single core case this
-         * means that no higher priority tasks are ready to run, and we can
-         * enter sleep. In SMP case, there might be ready tasks waiting for
-         * the other CPU, so need to check all ready lists.
-         */
-        else if( xHaveReadyTasks() )
-        {
-            xReturn = 0;
-        }
-#endif // configNUM_CORES > 1
         else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > configNUM_CORES )
         {
             /* There are other idle priority tasks in the ready state.  If
@@ -2505,10 +2522,18 @@ void vTaskSuspendAll( void )
              * processed. */
             xReturn = 0;
         }
+        else if( uxHigherPriorityReadyTasks != pdFALSE )
+        {
+            /* There are tasks in the Ready state that have a priority above the
+             * idle priority.  This path can only be reached if
+             * configUSE_PREEMPTION is 0. */
+            xReturn = 0;
+        }
         else
         {
             xReturn = xNextTaskUnblockTime - xTickCount;
         }
+
         taskEXIT_CRITICAL( &xKernelLock );
 
         return xReturn;

From bb5e189d2bbadfe9f13f66a19120d3a9aafa4c3c Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Mon, 5 Sep 2022 17:31:22 +0800
Subject: [PATCH 388/665] freertos: Synchronize tasks.c functions (minor
 changes) to v10.4.3

This commit synchronizes multiple functions in tasks.c with upstream v10.4.3
that contain minor differences.

The following functions have had their parameter names or code formatting
updated:

- xTaskCreateStaticPinnedToCore()
- xTaskCreatePinnedToCore()
- prvInitialiseNewTask()
- prvTaskIsTaskSuspended()
- vTaskStartScheduler()
- xTaskResumeAll()
- xTaskCheckForTimeOut()
- uxTaskResetEventItemValue()

The following functions have had their missing "xAlreadyYielded" restored

- xTaskDelayUntil()
- vTaskDelay()

The following functions have had their critical section/interrupt disdable
usage update

- vTaskSuspendAll()
- xTaskGetTickCountFromISR()
- xTaskGetApplicationTaskTagFromISR()
---
 .../linux/include/freertos/portmacro.h        |   1 +
 .../riscv/include/freertos/portmacro.h        |   1 +
 .../xtensa/include/freertos/portmacro.h       |   1 +
 components/freertos/FreeRTOS-Kernel/tasks.c   | 177 ++++++++++--------
 4 files changed, 104 insertions(+), 76 deletions(-)

diff --git a/components/freertos/FreeRTOS-Kernel/portable/linux/include/freertos/portmacro.h b/components/freertos/FreeRTOS-Kernel/portable/linux/include/freertos/portmacro.h
index 9d4cde1871..bbd9d43c17 100644
--- a/components/freertos/FreeRTOS-Kernel/portable/linux/include/freertos/portmacro.h
+++ b/components/freertos/FreeRTOS-Kernel/portable/linux/include/freertos/portmacro.h
@@ -14,6 +14,7 @@ extern "C" {
 #endif
 
 #define portBYTE_ALIGNMENT			16
+#define portTICK_TYPE_IS_ATOMIC		1
 
 /* Type definitions. */
 #define portCHAR		uint8_t
diff --git a/components/freertos/FreeRTOS-Kernel/portable/riscv/include/freertos/portmacro.h b/components/freertos/FreeRTOS-Kernel/portable/riscv/include/freertos/portmacro.h
index 0a31a1a6b1..82446da536 100644
--- a/components/freertos/FreeRTOS-Kernel/portable/riscv/include/freertos/portmacro.h
+++ b/components/freertos/FreeRTOS-Kernel/portable/riscv/include/freertos/portmacro.h
@@ -108,6 +108,7 @@ typedef uint32_t TickType_t;
 #define portSTACK_GROWTH                (-1)
 #define portTICK_PERIOD_MS              ((TickType_t) (1000 / configTICK_RATE_HZ))
 #define portBYTE_ALIGNMENT              16
+#define portTICK_TYPE_IS_ATOMIC         1
 #define portNOP() __asm volatile        (" nop ")
 
 
diff --git a/components/freertos/FreeRTOS-Kernel/portable/xtensa/include/freertos/portmacro.h b/components/freertos/FreeRTOS-Kernel/portable/xtensa/include/freertos/portmacro.h
index a2780e2cd4..06b52e908e 100644
--- a/components/freertos/FreeRTOS-Kernel/portable/xtensa/include/freertos/portmacro.h
+++ b/components/freertos/FreeRTOS-Kernel/portable/xtensa/include/freertos/portmacro.h
@@ -140,6 +140,7 @@ typedef uint32_t TickType_t;
 #define portSTACK_GROWTH                ( -1 )
 #define portTICK_PERIOD_MS              ( ( TickType_t ) 1000 / configTICK_RATE_HZ )
 #define portBYTE_ALIGNMENT              4
+#define portTICK_TYPE_IS_ATOMIC         1
 #define portNOP()                       XT_NOP()
 
 
diff --git a/components/freertos/FreeRTOS-Kernel/tasks.c b/components/freertos/FreeRTOS-Kernel/tasks.c
index c82c2cab96..f705d7634a 100644
--- a/components/freertos/FreeRTOS-Kernel/tasks.c
+++ b/components/freertos/FreeRTOS-Kernel/tasks.c
@@ -699,21 +699,21 @@ static BaseType_t prvCheckForYieldUsingPrioritySMP( UBaseType_t uxTaskPriority,
 
 #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
 
-    TaskHandle_t xTaskCreateStaticPinnedToCore( TaskFunction_t pvTaskCode,
+    TaskHandle_t xTaskCreateStaticPinnedToCore( TaskFunction_t pxTaskCode,
                                                 const char * const pcName,
                                                 const uint32_t ulStackDepth,
                                                 void * const pvParameters,
                                                 UBaseType_t uxPriority,
-                                                StackType_t * const pxStackBuffer,
+                                                StackType_t * const puxStackBuffer,
                                                 StaticTask_t * const pxTaskBuffer,
                                                 const BaseType_t xCoreID )
     {
     TCB_t *pxNewTCB;
     TaskHandle_t xReturn;
 
-        configASSERT( portVALID_TCB_MEM(pxTaskBuffer) );
-        configASSERT( portVALID_STACK_MEM(pxStackBuffer) );
-        configASSERT( (xCoreID>=0 && xCoreID<configNUM_CORES) || (xCoreID==tskNO_AFFINITY) );
+        configASSERT( portVALID_STACK_MEM( puxStackBuffer ) );
+        configASSERT( portVALID_TCB_MEM( pxTaskBuffer ) );
+        configASSERT( ( ( xCoreID >= 0 ) && ( xCoreID < configNUM_CORES ) ) || ( xCoreID == tskNO_AFFINITY ) );
 
         #if ( configASSERT_DEFINED == 1 )
             {
@@ -726,13 +726,12 @@ static BaseType_t prvCheckForYieldUsingPrioritySMP( UBaseType_t uxTaskPriority,
             }
         #endif /* configASSERT_DEFINED */
 
-
-        if( ( pxTaskBuffer != NULL ) && ( pxStackBuffer != NULL ) )
+        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
         {
             /* The memory used for the task's TCB and stack are passed into this
              * function - use them. */
             pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
-            pxNewTCB->pxStack = ( StackType_t * ) pxStackBuffer;
+            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 
             #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
                 {
@@ -742,7 +741,7 @@ static BaseType_t prvCheckForYieldUsingPrioritySMP( UBaseType_t uxTaskPriority,
                 }
             #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */
 
-            prvInitialiseNewTask( pvTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL, xCoreID );
+            prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL, xCoreID );
             prvAddNewTaskToReadyList( pxNewTCB );
         }
         else
@@ -857,13 +856,13 @@ static BaseType_t prvCheckForYieldUsingPrioritySMP( UBaseType_t uxTaskPriority,
 
 #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
 
-    BaseType_t xTaskCreatePinnedToCore( TaskFunction_t pvTaskCode,
-                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
-                            const uint32_t usStackDepth,
-                            void * const pvParameters,
-                            UBaseType_t uxPriority,
-                            TaskHandle_t * const pvCreatedTask,
-                            const BaseType_t xCoreID)
+    BaseType_t xTaskCreatePinnedToCore( TaskFunction_t pxTaskCode,
+                                        const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
+                                        const configSTACK_DEPTH_TYPE usStackDepth,
+                                        void * const pvParameters,
+                                        UBaseType_t uxPriority,
+                                        TaskHandle_t * const pxCreatedTask,
+                                        const BaseType_t xCoreID)
     {
         TCB_t * pxNewTCB;
         BaseType_t xReturn;
@@ -934,7 +933,7 @@ static BaseType_t prvCheckForYieldUsingPrioritySMP( UBaseType_t uxTaskPriority,
                 }
             #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */
 
-            prvInitialiseNewTask( pvTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pvCreatedTask, pxNewTCB, NULL, xCoreID );
+            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL, xCoreID );
             prvAddNewTaskToReadyList( pxNewTCB );
             xReturn = pdPASS;
         }
@@ -962,8 +961,10 @@ static void prvInitialiseNewTask( TaskFunction_t pxTaskCode,
     StackType_t * pxTopOfStack;
     UBaseType_t x;
 
-    #if (configNUM_CORES < 2)
-    xCoreID = 0;
+    #if ( configNUM_CORES == 1 )
+    {
+        xCoreID = 0;
+    }
     #endif
 
     #if ( portUSING_MPU_WRAPPERS == 1 )
@@ -1524,11 +1525,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
                                 const TickType_t xTimeIncrement )
     {
         TickType_t xTimeToWake;
-#ifdef ESP_PLATFORM
-        BaseType_t xShouldDelay = pdFALSE;
-#else
         BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
-#endif // ESP_PLATFORM
 
         configASSERT( pxPreviousWakeTime );
         configASSERT( ( xTimeIncrement > 0U ) );
@@ -1596,15 +1593,13 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
         }
 #ifdef ESP_PLATFORM // IDF-3755
         taskEXIT_CRITICAL( &xKernelLock );
+        xAlreadyYielded = pdFALSE;
 #else
         xAlreadyYielded = xTaskResumeAll();
 #endif // ESP_PLATFORM
 
         /* Force a reschedule if xTaskResumeAll has not already done so, we may
          * have put ourselves to sleep. */
-#ifdef ESP_PLATFORM
-        portYIELD_WITHIN_API();
-#else
         if( xAlreadyYielded == pdFALSE )
         {
             portYIELD_WITHIN_API();
@@ -1613,7 +1608,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
         {
             mtCOVERAGE_TEST_MARKER();
         }
-#endif // ESP_PLATFORM
+
         return xShouldDelay;
     }
 
@@ -1624,6 +1619,8 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
 
     void vTaskDelay( const TickType_t xTicksToDelay )
     {
+        BaseType_t xAlreadyYielded = pdFALSE;
+
         /* A delay time of zero just forces a reschedule. */
         if( xTicksToDelay > ( TickType_t ) 0U )
         {
@@ -1647,6 +1644,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
             }
 #ifdef ESP_PLATFORM // IDF-3755
             taskEXIT_CRITICAL( &xKernelLock );
+            xAlreadyYielded = pdFALSE;
 #else
             xAlreadyYielded = xTaskResumeAll();
 #endif // ESP_PLATFORM
@@ -1656,8 +1654,16 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
             mtCOVERAGE_TEST_MARKER();
         }
 
-        /* Force a reschedule, we may have put ourselves to sleep. */
-        portYIELD_WITHIN_API();
+        /* Force a reschedule if xTaskResumeAll has not already done so, we may
+         * have put ourselves to sleep. */
+        if( xAlreadyYielded == pdFALSE )
+        {
+            portYIELD_WITHIN_API();
+        }
+        else
+        {
+            mtCOVERAGE_TEST_MARKER();
+        }
     }
 
 #endif /* INCLUDE_vTaskDelay */
@@ -2133,8 +2139,12 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
         if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
         {
             /* Has the task already been resumed from within an ISR? */
-            if( listIS_CONTAINED_WITHIN( &xPendingReadyList[xPortGetCoreID()], &( pxTCB->xEventListItem )) == pdFALSE &&
-                listIS_CONTAINED_WITHIN( &xPendingReadyList[!xPortGetCoreID()], &( pxTCB->xEventListItem ))  == pdFALSE )
+            #if ( configNUM_CORES > 1 )
+                if(    ( listIS_CONTAINED_WITHIN( &xPendingReadyList[ 0 ], &( pxTCB->xEventListItem ) ) == pdFALSE )
+                    && ( listIS_CONTAINED_WITHIN( &xPendingReadyList[ 1 ], &( pxTCB->xEventListItem ) ) == pdFALSE ) )
+            #else
+                if( listIS_CONTAINED_WITHIN( &xPendingReadyList[ 0 ], &( pxTCB->xEventListItem ) ) == pdFALSE )
+            #endif
             {
                 /* Is it in the suspended list because it is in the Suspended
                  * state, or because is is blocked with no timeout? */
@@ -2251,6 +2261,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
                 traceTASK_RESUME_FROM_ISR( pxTCB );
 
                 /* Check the ready lists can be accessed. */
+                /* Known issue IDF-5856. We also need to check if the other core is suspended */
                 if( uxSchedulerSuspended[ xPortGetCoreID() ] == ( UBaseType_t ) pdFALSE )
                 {
                     /* Ready lists can be accessed so move the task from the
@@ -2299,7 +2310,7 @@ void vTaskStartScheduler( void )
 
 #ifdef ESP_PLATFORM
     /* Create an IDLE task for each core */
-    for(BaseType_t xCoreID = 0; xCoreID < configNUM_CORES; xCoreID++)
+    for( BaseType_t xCoreID = 0; xCoreID < configNUM_CORES; xCoreID++ )
 #endif //ESP_PLATFORM
     /* Add the idle task at the lowest priority. */
     #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
@@ -2449,12 +2460,12 @@ void vTaskSuspendAll( void )
      * BaseType_t.  Please read Richard Barry's reply in the following link to a
      * post in the FreeRTOS support forum before reporting this as a bug! -
      * https://goo.gl/wu4acr */
-#ifdef ESP_PLATFORM
-    /* For SMP, although each core has their own uxSchedulerSuspended, we still
-     * need to disable interrupts or enter a critical section when accessing. */
-    unsigned state;
-    state = portSET_INTERRUPT_MASK_FROM_ISR();
-#endif
+
+    #if ( configNUM_CORES > 1 )
+        /* For SMP, although each core has their own uxSchedulerSuspended, we still
+         * need enter a critical section when accessing. */
+        taskENTER_CRITICAL( &xKernelLock );
+    #endif
 
     /* portSOFRWARE_BARRIER() is only implemented for emulated/simulated ports that
      * do not otherwise exhibit real time behaviour. */
@@ -2468,9 +2479,9 @@ void vTaskSuspendAll( void )
      * the above increment elsewhere. */
     portMEMORY_BARRIER();
 
-#ifdef ESP_PLATFORM
-    portCLEAR_INTERRUPT_MASK_FROM_ISR( state );
-#endif
+    #if ( configNUM_CORES > 1 )
+        taskEXIT_CRITICAL( &xKernelLock );
+    #endif
 }
 /*----------------------------------------------------------*/
 
@@ -2558,12 +2569,9 @@ BaseType_t xTaskResumeAll( void )
      * tasks from this list into their appropriate ready list. */
     taskENTER_CRITICAL( &xKernelLock );
     {
-#ifdef ESP_PLATFORM
         /* Minor optimization. Core ID can't change while inside a critical section */
         BaseType_t xCoreID = xPortGetCoreID();
-#else
-        BaseType_t xCoreID = 0;
-#endif
+
         --uxSchedulerSuspended[ xCoreID ];
 
         if( uxSchedulerSuspended[ xCoreID ] == ( UBaseType_t ) pdFALSE )
@@ -2606,11 +2614,9 @@ BaseType_t xTaskResumeAll( void )
                  * they should be processed now.  This ensures the tick count does
                  * not  slip, and that any delayed tasks are resumed at the correct
                  * time. */
-#ifdef ESP_PLATFORM
                 /* Core 0 is solely responsible for managing tick count, thus it
                  * must be the only core to unwind the pended ticks */
                 if ( xCoreID == 0 )
-#endif
                 {
                     TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 
@@ -2668,7 +2674,12 @@ TickType_t xTaskGetTickCount( void )
 {
     TickType_t xTicks;
 
-    xTicks = xTickCount;
+    /* Critical section required if running on a 16 bit processor. */
+    portTICK_TYPE_ENTER_CRITICAL();
+    {
+        xTicks = xTickCount;
+    }
+    portTICK_TYPE_EXIT_CRITICAL();
 
     return xTicks;
 }
@@ -2677,7 +2688,6 @@ TickType_t xTaskGetTickCount( void )
 TickType_t xTaskGetTickCountFromISR( void )
 {
     TickType_t xReturn;
-    UBaseType_t uxSavedInterruptStatus;
 
     /* RTOS ports that support interrupt nesting have the concept of a maximum
      * system call (or maximum API call) interrupt priority.  Interrupts that are
@@ -2695,11 +2705,21 @@ TickType_t xTaskGetTickCountFromISR( void )
      * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
     portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 
-    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
+    #if ( configNUM_CORES > 1 )
+        /* We need a critical section here as we are about to access kernel data structures */
+        taskENTER_CRITICAL_ISR( &xKernelLock );
+    #else
+        UBaseType_t uxSavedInterruptStatus;
+        uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
+    #endif
     {
         xReturn = xTickCount;
     }
-    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
+    #if ( configNUM_CORES > 1 )
+        taskEXIT_CRITICAL_ISR( &xKernelLock );
+    #else
+        portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
+    #endif
 
     return xReturn;
 }
@@ -3470,28 +3490,26 @@ BaseType_t xTaskIncrementTick( void )
     {
         TCB_t * pxTCB;
         TaskHookFunction_t xReturn;
-#ifndef ESP_PLATFORM
-        UBaseType_t uxSavedInterruptStatus;
-#endif
 
         /* If xTask is NULL then set the calling task's hook. */
         pxTCB = prvGetTCBFromHandle( xTask );
 
         /* Save the hook function in the TCB.  A critical section is required as
          * the value can be accessed from an interrupt. */
-#ifdef ESP_PLATFORM
-        taskENTER_CRITICAL_ISR( &xKernelLock );
-#else
-        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
-#endif
+        #if ( configNUM_CORES > 1 )
+            taskENTER_CRITICAL_ISR( &xKernelLock );
+        #else
+            UBaseType_t uxSavedInterruptStatus;
+            uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
+        #endif
         {
             xReturn = pxTCB->pxTaskTag;
         }
-#ifdef ESP_PLATFORM
-        taskEXIT_CRITICAL_ISR( &xKernelLock );
-#else
-        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
-#endif
+        #if ( configNUM_CORES > 1 )
+            taskEXIT_CRITICAL_ISR( &xKernelLock );
+        #else
+            portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
+        #endif
 
         return xReturn;
     }
@@ -4079,6 +4097,7 @@ BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
              * around and gone past again. This passed since vTaskSetTimeout()
              * was called. */
             xReturn = pdTRUE;
+            *pxTicksToWait = ( TickType_t ) 0;
         }
         else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
         {
@@ -4089,7 +4108,7 @@ BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
         }
         else
         {
-            *pxTicksToWait = 0;
+            *pxTicksToWait = ( TickType_t ) 0;
             xReturn = pdTRUE;
         }
     }
@@ -4526,9 +4545,8 @@ static void prvCheckTasksWaitingTermination( void )
         pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
         pxTaskStatus->pxStackBase = pxTCB->pxStack;
         pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
-
         #if ( configTASKLIST_INCLUDE_COREID == 1 )
-        pxTaskStatus->xCoreID = pxTCB->xCoreID;
+            pxTaskStatus->xCoreID = pxTCB->xCoreID;
         #endif /* configTASKLIST_INCLUDE_COREID */
 
         #if ( configUSE_MUTEXES == 1 )
@@ -4907,6 +4925,7 @@ static void prvResetNextTaskUnblockTime( void )
         BaseType_t xReturn;
         unsigned state;
 
+        /* Known issue. This should use critical sections. See IDF-5889 */
         state = portSET_INTERRUPT_MASK_FROM_ISR();
         if( xSchedulerRunning == pdFALSE )
         {
@@ -5541,13 +5560,17 @@ static void prvResetNextTaskUnblockTime( void )
 TickType_t uxTaskResetEventItemValue( void )
 {
     TickType_t uxReturn;
+    TCB_t *pxCurTCB;
 
     taskENTER_CRITICAL( &xKernelLock );
-    uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB[ xPortGetCoreID() ]->xEventListItem ) );
+    pxCurTCB = pxCurrentTCB[ xPortGetCoreID() ];
+
+    uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurTCB->xEventListItem ) );
 
     /* Reset the event list item to its normal value - so it can be used with
      * queues and semaphores. */
-    listSET_LIST_ITEM_VALUE( &( pxCurrentTCB[ xPortGetCoreID() ]->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB[ xPortGetCoreID() ]->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
+    listSET_LIST_ITEM_VALUE( &( pxCurTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
+
     taskEXIT_CRITICAL( &xKernelLock );
 
     return uxReturn;
@@ -6189,13 +6212,15 @@ static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
     const TickType_t xConstTickCount = xTickCount;
     BaseType_t xCurCoreID = xPortGetCoreID();
 
-    if( ( configNUM_CORES > 1 ) && listIS_CONTAINED_WITHIN( &xTasksWaitingTermination, &( pxCurrentTCB[ xCurCoreID ]->xStateListItem ) ) )
-    {
-        /* vTaskDelete() has been called to delete this task. This would have happened from the other core while this task was spinning on xTaskQueueMutex,
-           so don't move the running task to the delayed list - as soon as this core re-enables interrupts this task will
-           be suspended permanently */
-        return;
-    }
+    #if ( configNUM_CORES > 1 )
+        if( listIS_CONTAINED_WITHIN( &xTasksWaitingTermination, &( pxCurrentTCB[ xCurCoreID ]->xStateListItem ) ) == pdTRUE )
+        {
+            /* vTaskDelete() has been called to delete this task. This would have happened from the other core while this task was spinning on xTaskQueueMutex,
+               so don't move the running task to the delayed list - as soon as this core re-enables interrupts this task will
+               be suspended permanently. Todo: IDF-5844. */
+            return;
+        }
+    #endif
 
     #if ( INCLUDE_xTaskAbortDelay == 1 )
         {

From 95c057861d4dc5c9b4a77ea6a96196377b06fa80 Mon Sep 17 00:00:00 2001
From: Rahul Tank <rahul.tank@espressif.com>
Date: Wed, 31 Aug 2022 13:53:25 +0530
Subject: [PATCH 389/665] Nimble: Added check to not include VHCI buffer
 handling code if         controller support is disabled

---
 components/bt/host/nimble/nimble | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/bt/host/nimble/nimble b/components/bt/host/nimble/nimble
index 9bcd57d5fa..eb1314cfd3 160000
--- a/components/bt/host/nimble/nimble
+++ b/components/bt/host/nimble/nimble
@@ -1 +1 @@
-Subproject commit 9bcd57d5fa1164073dc1578abce653356c5a4608
+Subproject commit eb1314cfd3d04a6cc6b64e7500fec90718366025

From 3a429b8b7a422d23d26a83a465111839822a25c4 Mon Sep 17 00:00:00 2001
From: Omar Chebib <omar.chebib@espressif.com>
Date: Wed, 7 Sep 2022 11:55:39 +0800
Subject: [PATCH 390/665] Bootloader: print date and time to the banner on boot

* Closes https://github.com/espressif/esp-idf/issues/9718
---
 components/bootloader_support/src/bootloader_init.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/bootloader_support/src/bootloader_init.c b/components/bootloader_support/src/bootloader_init.c
index b4f112e383..7567511180 100644
--- a/components/bootloader_support/src/bootloader_init.c
+++ b/components/bootloader_support/src/bootloader_init.c
@@ -91,6 +91,6 @@ void bootloader_print_banner(void)
 {
     ESP_LOGI(TAG, "ESP-IDF %s 2nd stage bootloader", IDF_VER);
 #ifndef CONFIG_APP_REPRODUCIBLE_BUILD
-    ESP_LOGI(TAG, "compile time " __TIME__);
+    ESP_LOGI(TAG, "compile time " __DATE__ " " __TIME__);
 #endif
 }

From 50739cd8102c20b4a9bd5b180c3384b85dda0196 Mon Sep 17 00:00:00 2001
From: Shen Weilong <shenweilong@foxmail.com>
Date: Tue, 6 Sep 2022 21:13:44 +0800
Subject: [PATCH 391/665] use nimble host by default

---
 examples/bluetooth/blufi/sdkconfig.defaults.esp32c2 | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/examples/bluetooth/blufi/sdkconfig.defaults.esp32c2 b/examples/bluetooth/blufi/sdkconfig.defaults.esp32c2
index b00342ef4e..aa4d6be851 100644
--- a/examples/bluetooth/blufi/sdkconfig.defaults.esp32c2
+++ b/examples/bluetooth/blufi/sdkconfig.defaults.esp32c2
@@ -3,9 +3,10 @@
 #
 CONFIG_PARTITION_TABLE_SINGLE_APP_LARGE=y
 CONFIG_BT_ENABLED=y
-CONFIG_BT_BLE_BLUFI_ENABLE=y
+CONFIG_BT_NIMBLE_BLUFI_ENABLE=y
 # CONFIG_BT_GATTC_ENABLE is not set
 # CONFIG_BT_BLE_SMP_ENABLE is not set
 # CONFIG_BT_BLE_50_FEATURES_SUPPORTED is not set
 CONFIG_BT_BLE_42_FEATURES_SUPPORTED=y
 CONFIG_MBEDTLS_DHM_C=y
+CONFIG_BT_NIMBLE_ENABLED=y

From 72acbeb921f608a204b7e57125ff6c6f6f160bd6 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Martin=20Ga=C5=88o?= <martin.gano@espressif.com>
Date: Tue, 6 Sep 2022 16:08:18 +0200
Subject: [PATCH 392/665] fatfsparse.py: enable automatic detection of lfn

---
 components/fatfs/fatfsparse.py                    | 7 +++----
 components/fatfs/test_fatfsgen/test_fatfsparse.py | 2 +-
 docs/en/api-reference/storage/fatfs.rst           | 2 +-
 docs/zh_CN/api-reference/storage/fatfs.rst        | 2 +-
 4 files changed, 6 insertions(+), 7 deletions(-)

diff --git a/components/fatfs/fatfsparse.py b/components/fatfs/fatfsparse.py
index ad8195798f..fcc267e94a 100755
--- a/components/fatfs/fatfsparse.py
+++ b/components/fatfs/fatfsparse.py
@@ -55,9 +55,8 @@ def traverse_folder_tree(directory_bytes_: bytes,
         try:
             obj_: dict = Entry.ENTRY_FORMAT_SHORT_NAME.parse(
                 directory_bytes_[obj_address_: obj_address_ + FATDefaults.ENTRY_SIZE])
-        except (construct.core.ConstError, UnicodeDecodeError) as e:
-            if not args.long_name_support:
-                raise e
+        except (construct.core.ConstError, UnicodeDecodeError):
+            args.long_name_support = True
             continue
 
         if obj_['DIR_Attr'] == 0:  # empty entry
@@ -90,7 +89,7 @@ if __name__ == '__main__':
                                  help='Path to the image that will be parsed and extracted.')
     argument_parser.add_argument('--long-name-support',
                                  action='store_true',
-                                 help='Set flag to enable long names support.')
+                                 help=argparse.SUPPRESS)
 
     argument_parser.add_argument('--wear-leveling',
                                  action='store_true',
diff --git a/components/fatfs/test_fatfsgen/test_fatfsparse.py b/components/fatfs/test_fatfsgen/test_fatfsparse.py
index 648926ca44..f2a5b59c89 100755
--- a/components/fatfs/test_fatfsgen/test_fatfsparse.py
+++ b/components/fatfs/test_fatfsgen/test_fatfsparse.py
@@ -320,7 +320,7 @@ class FatFSGen(unittest.TestCase):
             f'{os.path.join(os.path.dirname(__file__), "..", "fatfsgen.py")}',
             'testf', '--long_name_support'
         ], stderr=STDOUT)
-        run(['python', '../fatfsparse.py', 'fatfs_image.img', '--long-name-support'], stderr=STDOUT)
+        run(['python', '../fatfsparse.py', 'fatfs_image.img'], stderr=STDOUT)
         assert compare_folders('testf', 'Espressif')
 
 
diff --git a/docs/en/api-reference/storage/fatfs.rst b/docs/en/api-reference/storage/fatfs.rst
index b00691ad76..1b99c61a1b 100644
--- a/docs/en/api-reference/storage/fatfs.rst
+++ b/docs/en/api-reference/storage/fatfs.rst
@@ -144,4 +144,4 @@ It is a reverse tool of (:component_file:`fatfsgen.py<fatfs/fatfsgen.py>`), i.e.
 
 Usage::
 
-    ./fatfsparse.py [-h] [--long-name-support] [--wear-leveling] fatfs_image.img
+    ./fatfsparse.py [-h] [--wear-leveling] fatfs_image.img
diff --git a/docs/zh_CN/api-reference/storage/fatfs.rst b/docs/zh_CN/api-reference/storage/fatfs.rst
index 5cddab2e3b..fdc3a7a0f9 100644
--- a/docs/zh_CN/api-reference/storage/fatfs.rst
+++ b/docs/zh_CN/api-reference/storage/fatfs.rst
@@ -144,4 +144,4 @@ FatFs 分区分析器
 
 您可以使用::
 
-    ./fatfsparse.py [-h] [--long-name-support] [--wear-leveling] fatfs_image.img
+    ./fatfsparse.py [-h] [--wear-leveling] fatfs_image.img

From 6539aa2275b4fa6f474287a289f84f9d4453a712 Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Wed, 31 Aug 2022 18:31:47 +0800
Subject: [PATCH 393/665] pcnt: support esp32c6

---
 .../test_apps/pulse_cnt/main/test_pulse_cnt.c |   5 +-
 .../hal/esp32c6/include/hal/clk_gate_ll.h     |   8 +
 components/hal/esp32c6/include/hal/pcnt_ll.h  | 426 ++++++++++++++++++
 components/soc/esp32c6/CMakeLists.txt         |   1 +
 .../esp32c6/include/soc/Kconfig.soc_caps.in   |  24 +
 .../soc/esp32c6/include/soc/gpio_pins.h       |   4 +-
 .../soc/esp32c6/include/soc/periph_defs.h     |   1 +
 components/soc/esp32c6/include/soc/soc_caps.h |   8 +
 components/soc/esp32c6/pcnt_periph.c          |  67 +++
 .../esp32s3/include/soc/Kconfig.soc_caps.in   |   4 +-
 components/soc/esp32s3/include/soc/soc_caps.h |   2 +-
 11 files changed, 544 insertions(+), 6 deletions(-)
 create mode 100644 components/hal/esp32c6/include/hal/pcnt_ll.h
 create mode 100644 components/soc/esp32c6/pcnt_periph.c

diff --git a/components/driver/test_apps/pulse_cnt/main/test_pulse_cnt.c b/components/driver/test_apps/pulse_cnt/main/test_pulse_cnt.c
index ff617383bf..e94944a8f3 100644
--- a/components/driver/test_apps/pulse_cnt/main/test_pulse_cnt.c
+++ b/components/driver/test_apps/pulse_cnt/main/test_pulse_cnt.c
@@ -281,8 +281,11 @@ TEST_CASE("pcnt_quadrature_decode_event", "[pcnt]")
     TEST_ASSERT_EQUAL(ESP_ERR_INVALID_STATE, pcnt_unit_add_watch_point(unit, 50));
     TEST_ASSERT_EQUAL(ESP_ERR_INVALID_STATE, pcnt_unit_add_watch_point(unit, 100));
 
-    // Clear internal counter, and make the watch points take effect
+#if !SOC_PCNT_SUPPORT_RUNTIME_THRES_UPDATE
+    // the above added watch point won't take effect at once, unless we clear the internal counter manually
     TEST_ESP_OK(pcnt_unit_clear_count(unit));
+#endif
+
     // start unit should fail if it's not enabled yet
     TEST_ASSERT_EQUAL(ESP_ERR_INVALID_STATE, pcnt_unit_start(unit));
     TEST_ESP_OK(pcnt_unit_enable(unit));
diff --git a/components/hal/esp32c6/include/hal/clk_gate_ll.h b/components/hal/esp32c6/include/hal/clk_gate_ll.h
index 66f22ed76e..50fb6b6795 100644
--- a/components/hal/esp32c6/include/hal/clk_gate_ll.h
+++ b/components/hal/esp32c6/include/hal/clk_gate_ll.h
@@ -24,6 +24,8 @@ static inline uint32_t periph_ll_get_clk_en_mask(periph_module_t periph)
             return PCR_SARADC_CLK_EN;
         case PERIPH_RMT_MODULE:
             return PCR_RMT_CLK_EN;
+        case PERIPH_PCNT_MODULE:
+            return PCR_PCNT_CLK_EN;
         case PERIPH_LEDC_MODULE:
             return PCR_LEDC_CLK_EN;
         case PERIPH_UART0_MODULE:
@@ -88,6 +90,8 @@ static inline uint32_t periph_ll_get_rst_en_mask(periph_module_t periph, bool en
             return PCR_SARADC_RST_EN;
         case PERIPH_RMT_MODULE:
             return PCR_RMT_RST_EN;
+        case PERIPH_PCNT_MODULE:
+            return PCR_PCNT_RST_EN;
         case PERIPH_LEDC_MODULE:
             return PCR_LEDC_RST_EN;
         case PERIPH_UART0_MODULE:
@@ -176,6 +180,8 @@ static uint32_t periph_ll_get_clk_en_reg(periph_module_t periph)
             return PCR_SARADC_CONF_REG;
         case PERIPH_RMT_MODULE:
             return PCR_RMT_CONF_REG;
+        case PERIPH_PCNT_MODULE:
+            return PCR_PCNT_CONF_REG;
         case PERIPH_LEDC_MODULE:
             return PCR_LEDC_CONF_REG;
         case PERIPH_UART0_MODULE:
@@ -226,6 +232,8 @@ static uint32_t periph_ll_get_rst_en_reg(periph_module_t periph)
             return PCR_SARADC_CONF_REG;
         case PERIPH_RMT_MODULE:
             return PCR_RMT_CONF_REG;
+        case PERIPH_PCNT_MODULE:
+            return PCR_PCNT_CONF_REG;
         case PERIPH_LEDC_MODULE:
             return PCR_LEDC_CONF_REG;
         case PERIPH_UART0_MODULE:
diff --git a/components/hal/esp32c6/include/hal/pcnt_ll.h b/components/hal/esp32c6/include/hal/pcnt_ll.h
new file mode 100644
index 0000000000..963fbf7c73
--- /dev/null
+++ b/components/hal/esp32c6/include/hal/pcnt_ll.h
@@ -0,0 +1,426 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+/*******************************************************************************
+ * NOTICE
+ * The hal is not public api, don't use in application code.
+ * See readme.md in hal/include/hal/readme.md
+ ******************************************************************************/
+
+// The LL layer for ESP32-C6 PCNT register operations
+
+#pragma once
+
+#include <limits.h>
+#include <stdlib.h>
+#include <stdbool.h>
+#include "soc/pcnt_struct.h"
+#include "hal/pcnt_types.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#define PCNT_LL_GET_HW(num)      (((num) == 0) ? (&PCNT) : NULL)
+#define PCNT_LL_MAX_GLITCH_WIDTH 1023
+#define PCNT_LL_MAX_LIM          SHRT_MAX
+#define PCNT_LL_MIN_LIN          SHRT_MIN
+
+typedef enum {
+    PCNT_LL_WATCH_EVENT_INVALID = -1,
+    PCNT_LL_WATCH_EVENT_THRES1,
+    PCNT_LL_WATCH_EVENT_THRES0,
+    PCNT_LL_WATCH_EVENT_LOW_LIMIT,
+    PCNT_LL_WATCH_EVENT_HIGH_LIMIT,
+    PCNT_LL_WATCH_EVENT_ZERO_CROSS,
+    PCNT_LL_WATCH_EVENT_MAX
+} pcnt_ll_watch_event_id_t;
+
+#define PCNT_LL_WATCH_EVENT_MASK          ((1 << PCNT_LL_WATCH_EVENT_MAX) - 1)
+#define PCNT_LL_UNIT_WATCH_EVENT(unit_id) (1 << (unit_id))
+
+/**
+ * @brief Set PCNT channel edge action
+ *
+ * @param hw Peripheral PCNT hardware instance address.
+ * @param unit PCNT unit number
+ * @param channel PCNT channel number
+ * @param pos_act Counter action when detecting positive edge
+ * @param neg_act Counter action when detecting negative edge
+ */
+static inline void pcnt_ll_set_edge_action(pcnt_dev_t *hw, uint32_t unit, uint32_t channel, pcnt_channel_edge_action_t pos_act, pcnt_channel_edge_action_t neg_act)
+{
+    if (channel == 0) {
+        hw->conf_unit[unit].conf0.ch0_pos_mode = pos_act;
+        hw->conf_unit[unit].conf0.ch0_neg_mode = neg_act;
+    } else {
+        hw->conf_unit[unit].conf0.ch1_pos_mode = pos_act;
+        hw->conf_unit[unit].conf0.ch1_neg_mode = neg_act;
+    }
+}
+
+/**
+ * @brief Set PCNT channel level action
+ *
+ * @param hw Peripheral PCNT hardware instance address.
+ * @param unit PCNT unit number
+ * @param channel PCNT channel number
+ * @param high_act Counter action when control signal is high level
+ * @param low_act Counter action when control signal is low level
+ */
+static inline void pcnt_ll_set_level_action(pcnt_dev_t *hw, uint32_t unit, uint32_t channel, pcnt_channel_level_action_t high_act, pcnt_channel_level_action_t low_act)
+{
+    if (channel == 0) {
+        hw->conf_unit[unit].conf0.ch0_hctrl_mode = high_act;
+        hw->conf_unit[unit].conf0.ch0_lctrl_mode = low_act;
+    } else {
+        hw->conf_unit[unit].conf0.ch1_hctrl_mode = high_act;
+        hw->conf_unit[unit].conf0.ch1_lctrl_mode = low_act;
+    }
+}
+
+/**
+ * @brief Get pulse counter value
+ *
+ * @param hw Peripheral PCNT hardware instance address.
+ * @param unit  Pulse Counter unit number
+ * @return PCNT count value (a signed integer)
+ */
+__attribute__((always_inline))
+static inline int pcnt_ll_get_count(pcnt_dev_t *hw, uint32_t unit)
+{
+    pcnt_un_cnt_reg_t cnt_reg = hw->cnt_unit[unit];
+    int16_t value = cnt_reg.pulse_cnt;
+    return value;
+}
+
+/**
+ * @brief Pause PCNT counter of PCNT unit
+ *
+ * @param hw Peripheral PCNT hardware instance address.
+ * @param unit PCNT unit number
+ */
+__attribute__((always_inline))
+static inline void pcnt_ll_stop_count(pcnt_dev_t *hw, uint32_t unit)
+{
+    hw->ctrl.val |= 1 << (2 * unit + 1);
+}
+
+/**
+ * @brief Resume counting for PCNT counter
+ *
+ * @param hw Peripheral PCNT hardware instance address.
+ * @param unit PCNT unit number, select from uint32_t
+ */
+__attribute__((always_inline))
+static inline void pcnt_ll_start_count(pcnt_dev_t *hw, uint32_t unit)
+{
+    hw->ctrl.val &= ~(1 << (2 * unit + 1));
+}
+
+/**
+ * @brief Clear PCNT counter value to zero
+ *
+ * @param hw Peripheral PCNT hardware instance address.
+ * @param  unit PCNT unit number, select from uint32_t
+ */
+__attribute__((always_inline))
+static inline void pcnt_ll_clear_count(pcnt_dev_t *hw, uint32_t unit)
+{
+    hw->ctrl.val |= 1 << (2 * unit);
+    hw->ctrl.val &= ~(1 << (2 * unit));
+}
+
+/**
+ * @brief Enable PCNT interrupt for PCNT unit
+ * @note  Each PCNT unit has five watch point events that share the same interrupt bit.
+ *
+ * @param hw Peripheral PCNT hardware instance address.
+ * @param unit_mask PCNT units mask
+ * @param enable True to enable interrupt, False to disable interrupt
+ */
+static inline void pcnt_ll_enable_intr(pcnt_dev_t *hw, uint32_t unit_mask, bool enable)
+{
+    if (enable) {
+        hw->int_ena.val |= unit_mask;
+    } else {
+        hw->int_ena.val &= ~unit_mask;
+    }
+}
+
+/**
+ * @brief Get PCNT interrupt status
+ *
+ * @param hw Peripheral PCNT hardware instance address.
+ * @return Interrupt status word
+ */
+__attribute__((always_inline))
+static inline uint32_t pcnt_ll_get_intr_status(pcnt_dev_t *hw)
+{
+    return hw->int_st.val;
+}
+
+/**
+ * @brief Clear PCNT interrupt status
+ *
+ * @param hw Peripheral PCNT hardware instance address.
+ * @param status value to clear interrupt status
+ */
+__attribute__((always_inline))
+static inline void pcnt_ll_clear_intr_status(pcnt_dev_t *hw, uint32_t status)
+{
+    hw->int_clr.val = status;
+}
+
+/**
+ * @brief Enable PCNT high limit event
+ *
+ * @param hw Peripheral PCNT hardware instance address.
+ * @param unit PCNT unit number
+ * @param enable true to enable, false to disable
+ */
+static inline void pcnt_ll_enable_high_limit_event(pcnt_dev_t *hw, uint32_t unit, bool enable)
+{
+    hw->conf_unit[unit].conf0.thr_h_lim_en = enable;
+}
+
+/**
+ * @brief Enable PCNT low limit event
+ *
+ * @param hw Peripheral PCNT hardware instance address.
+ * @param unit PCNT unit number
+ * @param enable true to enable, false to disable
+ */
+static inline void pcnt_ll_enable_low_limit_event(pcnt_dev_t *hw, uint32_t unit, bool enable)
+{
+    hw->conf_unit[unit].conf0.thr_l_lim_en = enable;
+}
+
+/**
+ * @brief Enable PCNT zero cross event
+ *
+ * @param hw Peripheral PCNT hardware instance address.
+ * @param unit PCNT unit number
+ * @param enable true to enable, false to disable
+ */
+static inline void pcnt_ll_enable_zero_cross_event(pcnt_dev_t *hw, uint32_t unit, bool enable)
+{
+    hw->conf_unit[unit].conf0.thr_zero_en = enable;
+}
+
+/**
+ * @brief Enable PCNT threshold event
+ *
+ * @param hw Peripheral PCNT hardware instance address.
+ * @param unit PCNT unit number
+ * @param thres Threshold ID
+ * @param enable true to enable, false to disable
+ */
+static inline void pcnt_ll_enable_thres_event(pcnt_dev_t *hw, uint32_t unit, uint32_t thres, bool enable)
+{
+    if (thres == 0) {
+        hw->conf_unit[unit].conf0.thr_thres0_en = enable;
+    } else {
+        hw->conf_unit[unit].conf0.thr_thres1_en = enable;
+    }
+}
+
+/**
+ * @brief Disable all PCNT threshold events
+ *
+ * @param hw Peripheral PCNT hardware instance address.
+ * @param unit unit number
+ */
+static inline void pcnt_ll_disable_all_events(pcnt_dev_t *hw, uint32_t unit)
+{
+    hw->conf_unit[unit].conf0.val &= ~(PCNT_LL_WATCH_EVENT_MASK << 11);
+}
+
+/**
+ * @brief Set PCNT high limit value
+ *
+ * @param hw Peripheral PCNT hardware instance address.
+ * @param unit PCNT unit number
+ * @param value PCNT high limit value
+ */
+static inline void pcnt_ll_set_high_limit_value(pcnt_dev_t *hw, uint32_t unit, int value)
+{
+    pcnt_un_conf2_reg_t conf2_reg = hw->conf_unit[unit].conf2;
+    conf2_reg.cnt_h_lim = value;
+    hw->conf_unit[unit].conf2 = conf2_reg;
+}
+
+/**
+ * @brief Set PCNT low limit value
+ *
+ * @param hw Peripheral PCNT hardware instance address.
+ * @param unit PCNT unit number
+ * @param value PCNT low limit value
+ */
+static inline void pcnt_ll_set_low_limit_value(pcnt_dev_t *hw, uint32_t unit, int value)
+{
+    pcnt_un_conf2_reg_t conf2_reg = hw->conf_unit[unit].conf2;
+    conf2_reg.cnt_l_lim = value;
+    hw->conf_unit[unit].conf2 = conf2_reg;
+}
+
+/**
+ * @brief Set PCNT threshold value
+ *
+ * @param hw Peripheral PCNT hardware instance address.
+ * @param unit PCNT unit number
+ * @param thres Threshold ID
+ * @param value PCNT threshold value
+ */
+static inline void pcnt_ll_set_thres_value(pcnt_dev_t *hw, uint32_t unit, uint32_t thres, int value)
+{
+    pcnt_un_conf1_reg_t conf1_reg = hw->conf_unit[unit].conf1;
+    if (thres == 0) {
+        conf1_reg.cnt_thres0 = value;
+    } else {
+        conf1_reg.cnt_thres1 = value;
+    }
+    hw->conf_unit[unit].conf1 = conf1_reg;
+}
+
+/**
+ * @brief Get PCNT high limit value
+ *
+ * @param hw Peripheral PCNT hardware instance address.
+ * @param unit PCNT unit number
+ * @return PCNT high limit value
+ */
+static inline int pcnt_ll_get_high_limit_value(pcnt_dev_t *hw, uint32_t unit)
+{
+    pcnt_un_conf2_reg_t conf2_reg = hw->conf_unit[unit].conf2;
+    int16_t value = conf2_reg.cnt_h_lim ;
+    return value;
+}
+
+/**
+ * @brief Get PCNT low limit value
+ *
+ * @param hw Peripheral PCNT hardware instance address.
+ * @param unit PCNT unit number
+ * @return PCNT high limit value
+ */
+static inline int pcnt_ll_get_low_limit_value(pcnt_dev_t *hw, uint32_t unit)
+{
+    pcnt_un_conf2_reg_t conf2_reg = hw->conf_unit[unit].conf2;
+    int16_t value = conf2_reg.cnt_l_lim ;
+    return value;
+}
+
+/**
+ * @brief Get PCNT threshold value
+ *
+ * @param hw Peripheral PCNT hardware instance address.
+ * @param unit PCNT unit number
+ * @param thres Threshold ID
+ * @return PCNT threshold value
+ */
+static inline int pcnt_ll_get_thres_value(pcnt_dev_t *hw, uint32_t unit, uint32_t thres)
+{
+    int16_t value;
+    pcnt_un_conf1_reg_t conf1_reg = hw->conf_unit[unit].conf1;
+    if (thres == 0) {
+        value = conf1_reg.cnt_thres0 ;
+    } else {
+        value = conf1_reg.cnt_thres1 ;
+    }
+    return value;
+}
+
+/**
+ * @brief Get PCNT unit runtime status
+ *
+ * @param hw Peripheral PCNT hardware instance address.
+ * @param unit PCNT unit number
+ * @return PCNT unit runtime status
+ */
+static inline uint32_t pcnt_ll_get_unit_status(pcnt_dev_t *hw, uint32_t unit)
+{
+    return hw->status_unit[unit].val;
+}
+
+/**
+ * @brief Get PCNT zero cross mode
+ *
+ * @param hw Peripheral PCNT hardware instance address.
+ * @param unit PCNT unit number
+ * @return Zero cross mode
+ */
+__attribute__((always_inline))
+static inline pcnt_unit_zero_cross_mode_t pcnt_ll_get_zero_cross_mode(pcnt_dev_t *hw, uint32_t unit)
+{
+    return hw->status_unit[unit].val & 0x03;
+}
+
+/**
+ * @brief Get PCNT event status
+ *
+ * @param hw Peripheral PCNT hardware instance address.
+ * @param unit PCNT unit number
+ * @return Event status word
+ */
+__attribute__((always_inline))
+static inline uint32_t pcnt_ll_get_event_status(pcnt_dev_t *hw, uint32_t unit)
+{
+    return hw->status_unit[unit].val >> 2;
+}
+
+/**
+ * @brief Set PCNT glitch filter threshold
+ *
+ * @param hw Peripheral PCNT hardware instance address.
+ * @param unit PCNT unit number
+ * @param filter_val PCNT signal filter value, counter in APB_CLK cycles.
+ *        Any pulses lasting shorter than this will be ignored when the filter is enabled.
+ */
+static inline void pcnt_ll_set_glitch_filter_thres(pcnt_dev_t *hw, uint32_t unit, uint32_t filter_val)
+{
+    hw->conf_unit[unit].conf0.filter_thres = filter_val;
+}
+
+/**
+ * @brief Get PCNT glitch filter threshold
+ *
+ * @param hw Peripheral PCNT hardware instance address.
+ * @param unit PCNT unit number
+ * @return glitch filter threshold
+ */
+static inline uint32_t pcnt_ll_get_glitch_filter_thres(pcnt_dev_t *hw, uint32_t unit)
+{
+    return hw->conf_unit[unit].conf0.filter_thres ;
+}
+
+/**
+ * @brief Enable PCNT glitch filter
+ *
+ * @param hw Peripheral PCNT hardware instance address.
+ * @param unit PCNT unit number
+ * @param enable True to enable the filter, False to disable the filter
+ */
+static inline void pcnt_ll_enable_glitch_filter(pcnt_dev_t *hw, uint32_t unit, bool enable)
+{
+    hw->conf_unit[unit].conf0.filter_en = enable;
+}
+
+/**
+ * @brief Get interrupt status register address.
+ *
+ * @param hw Beginning address of the peripheral registers.
+ *
+ * @return Interrupt status register address
+ */
+static inline volatile void *pcnt_ll_get_intr_status_reg(pcnt_dev_t *hw)
+{
+    return &hw->int_st.val;
+}
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/CMakeLists.txt b/components/soc/esp32c6/CMakeLists.txt
index f0f65ec9d9..56d16c0e71 100644
--- a/components/soc/esp32c6/CMakeLists.txt
+++ b/components/soc/esp32c6/CMakeLists.txt
@@ -7,6 +7,7 @@ set(srcs
     "interrupts.c"
     "spi_periph.c"
     "ledc_periph.c"
+    "pcnt_periph.c"
     "rmt_periph.c"
     "i2s_periph.c"
     "i2c_periph.c"
diff --git a/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in b/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
index 3d05f821e8..36725e73cc 100644
--- a/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
@@ -7,6 +7,10 @@ config SOC_GDMA_SUPPORTED
     bool
     default y
 
+config SOC_PCNT_SUPPORTED
+    bool
+    default y
+
 config SOC_BT_SUPPORTED
     bool
     default y
@@ -343,6 +347,26 @@ config SOC_MPU_REGION_WO_SUPPORTED
     bool
     default n
 
+config SOC_PCNT_GROUPS
+    int
+    default 1
+
+config SOC_PCNT_UNITS_PER_GROUP
+    int
+    default 4
+
+config SOC_PCNT_CHANNELS_PER_UNIT
+    int
+    default 2
+
+config SOC_PCNT_THRES_POINT_PER_UNIT
+    int
+    default 2
+
+config SOC_PCNT_SUPPORT_RUNTIME_THRES_UPDATE
+    bool
+    default y
+
 config SOC_RMT_GROUPS
     int
     default 1
diff --git a/components/soc/esp32c6/include/soc/gpio_pins.h b/components/soc/esp32c6/include/soc/gpio_pins.h
index 7ff04cf5dc..78af5a05dc 100644
--- a/components/soc/esp32c6/include/soc/gpio_pins.h
+++ b/components/soc/esp32c6/include/soc/gpio_pins.h
@@ -11,8 +11,8 @@
 extern "C" {
 #endif
 
-#define GPIO_MATRIX_CONST_ONE_INPUT   (0x1E)
-#define GPIO_MATRIX_CONST_ZERO_INPUT  (0x1F)
+#define GPIO_MATRIX_CONST_ONE_INPUT   (0x38)
+#define GPIO_MATRIX_CONST_ZERO_INPUT  (0x3C)
 
 #ifdef __cplusplus
 }
diff --git a/components/soc/esp32c6/include/soc/periph_defs.h b/components/soc/esp32c6/include/soc/periph_defs.h
index 822a9e5214..2360268684 100644
--- a/components/soc/esp32c6/include/soc/periph_defs.h
+++ b/components/soc/esp32c6/include/soc/periph_defs.h
@@ -21,6 +21,7 @@ typedef enum {
     PERIPH_TIMG1_MODULE,
     PERIPH_UHCI0_MODULE,
     PERIPH_RMT_MODULE,
+    PERIPH_PCNT_MODULE,
     PERIPH_SPI_MODULE,  //SPI1
     PERIPH_SPI2_MODULE, //SPI2
     PERIPH_TWAI0_MODULE,
diff --git a/components/soc/esp32c6/include/soc/soc_caps.h b/components/soc/esp32c6/include/soc/soc_caps.h
index ed64d6dab6..976f582eb4 100644
--- a/components/soc/esp32c6/include/soc/soc_caps.h
+++ b/components/soc/esp32c6/include/soc/soc_caps.h
@@ -28,6 +28,7 @@
 // #define SOC_ADC_SUPPORTED               1 // TODO: IDF-5310
 // #define SOC_DEDICATED_GPIO_SUPPORTED    1 // TODO: IDF-5331
 #define SOC_GDMA_SUPPORTED              1
+#define SOC_PCNT_SUPPORTED              1
 // #define SOC_TWAI_SUPPORTED              1 // TODO: IDF-5313
 #define SOC_BT_SUPPORTED                1
 #define SOC_ASYNC_MEMCPY_SUPPORTED      1
@@ -206,6 +207,13 @@
 #define SOC_MPU_REGION_RO_SUPPORTED               0
 #define SOC_MPU_REGION_WO_SUPPORTED               0
 
+/*-------------------------- PCNT CAPS ---------------------------------------*/
+#define SOC_PCNT_GROUPS                       1U
+#define SOC_PCNT_UNITS_PER_GROUP              4
+#define SOC_PCNT_CHANNELS_PER_UNIT            2
+#define SOC_PCNT_THRES_POINT_PER_UNIT         2
+#define SOC_PCNT_SUPPORT_RUNTIME_THRES_UPDATE 1
+
 // TODO: IDF-5320 (Copy from esp32c3, need check)
 /*--------------------------- RMT CAPS ---------------------------------------*/
 #define SOC_RMT_GROUPS                        1U /*!< One RMT group */
diff --git a/components/soc/esp32c6/pcnt_periph.c b/components/soc/esp32c6/pcnt_periph.c
new file mode 100644
index 0000000000..83c3424a0f
--- /dev/null
+++ b/components/soc/esp32c6/pcnt_periph.c
@@ -0,0 +1,67 @@
+/*
+ * SPDX-FileCopyrightText: 2020-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "soc/pcnt_periph.h"
+#include "soc/gpio_sig_map.h"
+
+const pcnt_signal_conn_t pcnt_periph_signals = {
+    .groups = {
+        [0] = {
+            .module = PERIPH_PCNT_MODULE,
+            .irq = ETS_PCNT_INTR_SOURCE,
+            .units = {
+                [0] = {
+                    .channels = {
+                        [0] = {
+                            .control_sig = PCNT_CTRL_CH0_IN0_IDX,
+                            .pulse_sig = PCNT_SIG_CH0_IN0_IDX
+                        },
+                        [1] = {
+                            .control_sig = PCNT_CTRL_CH1_IN0_IDX,
+                            .pulse_sig = PCNT_SIG_CH1_IN0_IDX
+                        }
+                    }
+                },
+                [1] = {
+                    .channels = {
+                        [0] = {
+                            .control_sig = PCNT_CTRL_CH0_IN1_IDX,
+                            .pulse_sig = PCNT_SIG_CH0_IN1_IDX
+                        },
+                        [1] = {
+                            .control_sig = PCNT_CTRL_CH1_IN1_IDX,
+                            .pulse_sig = PCNT_SIG_CH1_IN1_IDX
+                        }
+                    }
+                },
+                [2] = {
+                    .channels = {
+                        [0] = {
+                            .control_sig = PCNT_CTRL_CH0_IN2_IDX,
+                            .pulse_sig = PCNT_SIG_CH0_IN2_IDX
+                        },
+                        [1] = {
+                            .control_sig = PCNT_CTRL_CH1_IN2_IDX,
+                            .pulse_sig = PCNT_SIG_CH1_IN2_IDX
+                        }
+                    }
+                },
+                [3] = {
+                    .channels = {
+                        [0] = {
+                            .control_sig = PCNT_CTRL_CH0_IN3_IDX,
+                            .pulse_sig = PCNT_SIG_CH0_IN3_IDX
+                        },
+                        [1] = {
+                            .control_sig = PCNT_CTRL_CH1_IN3_IDX,
+                            .pulse_sig = PCNT_SIG_CH1_IN3_IDX
+                        }
+                    }
+                }
+            }
+        }
+    }
+};
diff --git a/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in b/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
index ad284aa329..a74f7262fa 100644
--- a/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
@@ -500,8 +500,8 @@ config SOC_MCPWM_SWSYNC_CAN_PROPAGATE
     default y
 
 config SOC_PCNT_GROUPS
-    bool
-    default y
+    int
+    default 1
 
 config SOC_PCNT_UNITS_PER_GROUP
     int
diff --git a/components/soc/esp32s3/include/soc/soc_caps.h b/components/soc/esp32s3/include/soc/soc_caps.h
index 30979008f0..8eea8ffb94 100644
--- a/components/soc/esp32s3/include/soc/soc_caps.h
+++ b/components/soc/esp32s3/include/soc/soc_caps.h
@@ -209,7 +209,7 @@
 #include "mpu_caps.h"
 
 /*-------------------------- PCNT CAPS ---------------------------------------*/
-#define SOC_PCNT_GROUPS               (1)
+#define SOC_PCNT_GROUPS               (1U)
 #define SOC_PCNT_UNITS_PER_GROUP      (4)
 #define SOC_PCNT_CHANNELS_PER_UNIT    (2)
 #define SOC_PCNT_THRES_POINT_PER_UNIT (2)

From 5934ba731eb230ff48e7b47971c05ad8da7614b2 Mon Sep 17 00:00:00 2001
From: gaoxu <gaoxu@espressif.com>
Date: Wed, 7 Sep 2022 19:20:10 +0800
Subject: [PATCH 394/665] SPI: Fix SPI wrong dummy bits on ESP32H2

---
 components/hal/esp32h2/include/hal/spi_ll.h | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/hal/esp32h2/include/hal/spi_ll.h b/components/hal/esp32h2/include/hal/spi_ll.h
index d63b3a9e5c..2881407dd9 100644
--- a/components/hal/esp32h2/include/hal/spi_ll.h
+++ b/components/hal/esp32h2/include/hal/spi_ll.h
@@ -1173,7 +1173,7 @@ static inline uint16_t spi_ll_get_slave_hd_command(spi_command_t cmd_t, spi_line
  */
 static inline int spi_ll_get_slave_hd_dummy_bits(spi_line_mode_t line_mode)
 {
-    return 4;
+    return 8;
 }
 
 #ifdef __cplusplus

From 49aaea75095c85eef7ec01bffedd8af3a21638b8 Mon Sep 17 00:00:00 2001
From: daiziyan <daiziyan@madcowdeMacBook-Air-96.local>
Date: Mon, 5 Sep 2022 16:23:54 +0800
Subject: [PATCH 395/665] docs: updated gpio and sync up line numbers

---
 components/driver/include/driver/gpio.h       |   3 +-
 .../peripherals/adc_continuous.rst            |   1 +
 .../api-reference/peripherals/adc_oneshot.rst |   1 +
 docs/en/api-reference/peripherals/gpio.rst    |   3 +-
 .../esp32/user-guide-devkitm-1.rst            |   2 +-
 docs/zh_CN/api-guides/wifi.rst                |  11 +-
 docs/zh_CN/api-reference/peripherals/gpio.rst |   3 +-
 docs/zh_CN/get-started/linux-macos-setup.rst  |   1 -
 .../esp32/user-guide-devkitm-1.rst            | 212 +++++++++---------
 9 files changed, 119 insertions(+), 118 deletions(-)

diff --git a/components/driver/include/driver/gpio.h b/components/driver/include/driver/gpio.h
index 7a0c749169..1da2d34a14 100644
--- a/components/driver/include/driver/gpio.h
+++ b/components/driver/include/driver/gpio.h
@@ -93,8 +93,7 @@ esp_err_t gpio_set_intr_type(gpio_num_t gpio_num, gpio_int_type_t intr_type);
  * @note ESP32: Please do not use the interrupt of GPIO36 and GPIO39 when using ADC or Wi-Fi and Bluetooth with sleep mode enabled.
  *       Please refer to the comments of `adc1_get_raw`.
  *       Please refer to Section 3.11 of <a href="https://espressif.com/sites/default/files/documentation/eco_and_workarounds_for_bugs_in_esp32_en.pdf">ESP32 ECO and Workarounds for Bugs</a> for the description of this issue.
- *       As a workaround, call adc_power_acquire() in the app. This will result in higher power consumption (by ~1mA),
- *       but will remove the glitches on GPIO36 and GPIO39.
+
  *
  * @param  gpio_num GPIO number. If you want to enable an interrupt on e.g. GPIO16, gpio_num should be GPIO_NUM_16 (16);
  *
diff --git a/docs/en/api-reference/peripherals/adc_continuous.rst b/docs/en/api-reference/peripherals/adc_continuous.rst
index af75f7b460..f6f313b821 100644
--- a/docs/en/api-reference/peripherals/adc_continuous.rst
+++ b/docs/en/api-reference/peripherals/adc_continuous.rst
@@ -200,6 +200,7 @@ Dmax    Maximum of the output ADC raw digital reading result, which is 2^bitwidt
 
 To do further calbration to convert the ADC raw result to voltage in mV, please refer to calibration doc :doc:`adc_calibration`.
 
+.. _hardware_limitations_adc_continuous:
 
 Hardware Limitations
 ^^^^^^^^^^^^^^^^^^^^
diff --git a/docs/en/api-reference/peripherals/adc_oneshot.rst b/docs/en/api-reference/peripherals/adc_oneshot.rst
index 6362c2572c..f8cd4c5336 100644
--- a/docs/en/api-reference/peripherals/adc_oneshot.rst
+++ b/docs/en/api-reference/peripherals/adc_oneshot.rst
@@ -143,6 +143,7 @@ Read Raw Result
     ESP_ERROR_CHECK(adc_oneshot_read(adc1_handle, EXAMPLE_ADC1_CHAN1, &adc_raw[0][1]));
     ESP_LOGI(TAG, "ADC%d Channel[%d] Raw Data: %d", ADC_UNIT_1 + 1, EXAMPLE_ADC1_CHAN1, adc_raw[0][1]);
 
+.. _hardware_limitations_adc_oneshot:
 
 Hardware Limitations
 ^^^^^^^^^^^^^^^^^^^^
diff --git a/docs/en/api-reference/peripherals/gpio.rst b/docs/en/api-reference/peripherals/gpio.rst
index 19ff5f0184..531d8f40ae 100644
--- a/docs/en/api-reference/peripherals/gpio.rst
+++ b/docs/en/api-reference/peripherals/gpio.rst
@@ -198,7 +198,8 @@ Overview
         - JTAG: GPIO12-15 are usually used for inline debug.
         - GPI: GPIO34-39 can only be set as input mode and do not have software-enabled pullup or pulldown functions.
         - TXD & RXD are usually used for flashing and debugging.
-        - ADC2: ADC2 pins cannot be used when Wi-Fi is used. So, if you are having trouble getting the value from an ADC2 GPIO while using Wi-Fi, you may consider using an ADC1 GPIO instead, which should solve your problem. For more details, please refer to `ADC limitations <https://docs.espressif.com/projects/esp-idf/en/latest/esp32/api-reference/peripherals/adc.html#adc-limitations>`_.
+        - ADC2: ADC2 pins cannot be used when Wi-Fi is used. So, if you are having trouble getting the value from an ADC2 GPIO while using Wi-Fi, you may consider using an ADC1 GPIO instead, which should solve your problem. For more details, please refer to :ref:`Hardware Limitations of ADC Continuous Mode <hardware_limitations_adc_continuous>` and :ref:`Hardware Limitations of ADC Oneshot Mode <hardware_limitations_adc_oneshot>`.
+        - Please do not use the interrupt of GPIO36 and GPIO39 when using ADC or Wi-Fi and Bluetooth with sleep mode enabled. Please refer to `ESP32 ECO and Workarounds for Bugs <https://espressif.com/sites/default/files/documentation/eco_and_workarounds_for_bugs_in_esp32_en.pdf>`_ > Section 3.11 for the detailed description of the issue.
 
 
 .. only:: esp32s2
diff --git a/docs/en/hw-reference/esp32/user-guide-devkitm-1.rst b/docs/en/hw-reference/esp32/user-guide-devkitm-1.rst
index 7941fae53f..16f62cc634 100644
--- a/docs/en/hw-reference/esp32/user-guide-devkitm-1.rst
+++ b/docs/en/hw-reference/esp32/user-guide-devkitm-1.rst
@@ -329,4 +329,4 @@ Related Documents
 * `ESP32 Datasheet <https://www.espressif.com/sites/default/files/documentation/esp32_datasheet_en.pdf>`_ (PDF)
 * `ESP Product Selector <https://products.espressif.com/#/product-selector?names=>`_
 
-For other design documentation for the board, please contact us at sales@espressif.com.
\ No newline at end of file
+For other design documentation for the board, please contact us at sales@espressif.com.
diff --git a/docs/zh_CN/api-guides/wifi.rst b/docs/zh_CN/api-guides/wifi.rst
index 97c1ba952c..d2388e03e5 100644
--- a/docs/zh_CN/api-guides/wifi.rst
+++ b/docs/zh_CN/api-guides/wifi.rst
@@ -9,7 +9,7 @@
 
 .. only:: esp32 or esp32s2 or esp32c3 or esp32s3
 
-    - 支持 4 个虚拟接口，即STA、AP、Sniffer 和 reserved。
+    - 支持 4 个虚拟接口，即 STA、AP、Sniffer 和 reserved。
     - 支持仅 station 模式、仅 AP 模式、station/AP 共存模式
     - 支持使用 IEEE 802.11b、IEEE 802.11g、IEEE 802.11n 和 API 配置协议模式
     - 支持 WPA/WPA2/WPA3/WPA2-企业版/WPA3-企业版/WAPI/WPS 和 DPP
@@ -1395,6 +1395,7 @@ Wi-Fi 国家/地区代码
      - 该 station 与 station 模式、WIFI_COUNTRY_POLICY_MANUAL 策略下使用的国家/地区信息相同。
        该 AP 与 AP 模式、WIFI_COUNTRY_POLICY_MANUAL 策略下使用的国家/地区信息相同。
 
+
 主信道
 *************************
 
@@ -1542,7 +1543,7 @@ AP 睡眠
          - iperf example
          - 15575346
 
-    使用 iperf example 测试吞吐量时，sdkconfig 是 :idf_file:` 示例/wifi/iperf/sdkconfig.defaults.esp32`。
+    使用 iperf example 测试吞吐量时，sdkconfig 是 :idf_file:`examples/wifi/iperf/sdkconfig.defaults.esp32`。
 
 .. only:: esp32s2
 
@@ -1586,7 +1587,7 @@ AP 睡眠
           - iperf example
           - 15575346
 
-    使用 iperf example 测试吞吐量时，sdkconfig 是 :idf_file:` 示例/wifi/iperf/sdkconfig.defaults.esp32s2`。
+    使用 iperf example 测试吞吐量时，sdkconfig 是 :idf_file:`examples/wifi/iperf/sdkconfig.defaults.esp32s2`。
 
 .. only:: esp32c3
 
@@ -1630,7 +1631,7 @@ AP 睡眠
           - iperf example
           - 15575346
 
-    使用 iperf example 测试吞吐量时，sdkconfig 是 :idf_file:` 示例/wifi/iperf/sdkconfig.defaults.esp32c3`。
+    使用 iperf example 测试吞吐量时，sdkconfig 是 :idf_file:`examples/wifi/iperf/sdkconfig.defaults.esp32c3`。
 
 .. only:: esp32s3
 
@@ -1674,7 +1675,7 @@ AP 睡眠
           - iperf example
           - 15575346
 
-    使用 iperf example 测试吞吐量时，sdkconfig 是 :idf_file:` 示例/wifi/iperf/sdkconfig.defaults.esp32s3`。
+    使用 iperf example 测试吞吐量时，sdkconfig 是 :idf_file:`examples/wifi/iperf/sdkconfig.defaults.esp32s3`。
 
 Wi-Fi 80211 数据包发送
 ---------------------------
diff --git a/docs/zh_CN/api-reference/peripherals/gpio.rst b/docs/zh_CN/api-reference/peripherals/gpio.rst
index f7b34b9bf4..59b943fb71 100644
--- a/docs/zh_CN/api-reference/peripherals/gpio.rst
+++ b/docs/zh_CN/api-reference/peripherals/gpio.rst
@@ -198,7 +198,8 @@ GPIO & RTC GPIO
         - JTAG：GPIO12-15 通常用于在线调试。
         - GPI：GPIO34-39 只能设置为输入模式，不具备软件使能的上拉或下拉功能。
         - TXD & RXD 通常用于烧录和调试。
-        - ADC2：使用 Wi-Fi 时不能使用 ADC2 管脚。因此，如果您在使用 Wi-Fi 时无法从 ADC2 GPIO 获取值，可以考虑使用 ADC1 GPIO 来解决该问题。更多详情请参考 `ADC 限制 <https://docs.espressif.com/projects/esp-idf/en/latest/esp32/api-reference/peripherals/adc.html#adc-limitations>`_。
+        - ADC2：使用 Wi-Fi 时不能使用 ADC2 管脚。因此，如果您在使用 Wi-Fi 时无法从 ADC2 GPIO 获取值，可以考虑使用 ADC1 GPIO 来解决该问题。更多详情请参考 :ref:`ADC 连续转换模式下的硬件限制 <hardware_limitations_adc_continuous>` 以及 :ref:`ADC 单次转换模式下的硬件限制<hardware_limitations_adc_oneshot>`。
+        - 使用 ADC 或睡眠模式下使用 Wi-Fi 和蓝牙时，请不要使用 GPIO36 和 GPIO39 的中断。有关问题的详细描述，请参考 `ESP32 ECO 和 Bug 解决方法 <https://espressif.com/sites/default/files/documentation/eco_and_workarounds_for_bugs_in_esp32_cn.pdf>`_ > 中的第 3.11 节。
 
 
 .. only:: esp32s2
diff --git a/docs/zh_CN/get-started/linux-macos-setup.rst b/docs/zh_CN/get-started/linux-macos-setup.rst
index cc758651f1..f724de92df 100644
--- a/docs/zh_CN/get-started/linux-macos-setup.rst
+++ b/docs/zh_CN/get-started/linux-macos-setup.rst
@@ -189,7 +189,6 @@ ESP-IDF 将下载至 ``~/esp/esp-idf``。
 
     可运行您电脑 Python 文件夹中的 ``Install Certificates.command`` 安装证书。了解更多信息，请参考 `安装 ESP-IDF 工具时出现的下载错误 <https://github.com/espressif/esp-idf/issues/4775>`_。
 
-
 下载工具备选方案
 ~~~~~~~~~~~~~~~~~~~~~~~~~~
 
diff --git a/docs/zh_CN/hw-reference/esp32/user-guide-devkitm-1.rst b/docs/zh_CN/hw-reference/esp32/user-guide-devkitm-1.rst
index 006a4036a1..3fcf02d0ca 100644
--- a/docs/zh_CN/hw-reference/esp32/user-guide-devkitm-1.rst
+++ b/docs/zh_CN/hw-reference/esp32/user-guide-devkitm-1.rst
@@ -10,9 +10,9 @@ ESP32-DevKitM-1 是乐鑫推出的一款基于 ESP32-MINI-1(1U) 模组的入门
 
 
 +------------------------+-------------------------+
-| |ESP32-DevKitM-1-正面| | |ESP32-DevKitM-1-侧面|  | 
+| |ESP32-DevKitM-1-正面| | |ESP32-DevKitM-1-侧面|  |
 +------------------------+-------------------------+
-|  ESP32-DevKitM-1-正面  |  ESP32-DevKitM-1-侧面   | 
+|  ESP32-DevKitM-1-正面  |  ESP32-DevKitM-1-侧面   |
 +------------------------+-------------------------+
 
 .. |ESP32-DevKitM-1-正面| image:: ../../../_static/esp32-DevKitM-1-front.png
@@ -63,7 +63,7 @@ ESP32-DevKitM-1 开发板是一款小巧实用的开发板，具备以下特色
 
 批量订单请前往 https://www.espressif.com/zh-hans/contact-us/sales-questions。
 
-组件介绍 
+组件介绍
 -----------
 
 ESP32-DevKitM-1 开发板的主要组件、接口及控制方式见下图。下文以板载 ESP32-MINI-1 的开发板为例进行说明。
@@ -135,10 +135,10 @@ ESP32-DevKitM-1 的主要组件和连接方式如下图所示。
 
 .. figure:: ../../../_static/esp32-DevKitM-1_v1_SystemBlock.png
     :align: center
-    :alt: ESP32-DevKitM-1 
+    :alt: ESP32-DevKitM-1
     :figclass: align-center
 
-    ESP32-DevKitM-1 
+    ESP32-DevKitM-1
 
 
 电源选项
@@ -161,142 +161,142 @@ ESP32-DevKitM-1 的主要组件和连接方式如下图所示。
 
 开发板两侧 I/O 管脚，其具体名称和功能见下表。外设管脚分配请参考 `《ESP32 技术规格书》`_。
 
-.. list-table::     
-   :header-rows: 1      
-   :widths: 10 12 12 66            
-      
-      
+.. list-table::
+   :header-rows: 1
+   :widths: 10 12 12 66
+
+
    * - 编号
-     - 名称 
+     - 名称
      - 类型 [1]_
-     - 功能     
+     - 功能
    * - 1
-     - GND 
-     - P 
-     - 接地     
+     - GND
+     - P
+     - 接地
    * - 2
-     - 3V3 
-     - P 
-     - 3.3 V 电源     
+     - 3V3
+     - P
+     - 3.3 V 电源
    * - 3
-     - I36 
-     - I 
-     - GPIO36, ADC1_CH0, RTC_GPIO0      
+     - I36
+     - I
+     - GPIO36, ADC1_CH0, RTC_GPIO0
    * - 4
-     - I37 
-     - I 
-     - GPIO37, ADC1_CH1, RTC_GPIO1       
+     - I37
+     - I
+     - GPIO37, ADC1_CH1, RTC_GPIO1
    * - 5
-     - I38 
-     - I 
-     - GPIO38, ADC1_CH2, RTC_GPIO2       
+     - I38
+     - I
+     - GPIO38, ADC1_CH2, RTC_GPIO2
    * - 6
-     - I39 
-     - I 
-     - GPIO39, ADC1_CH3, RTC_GPIO3       
+     - I39
+     - I
+     - GPIO39, ADC1_CH3, RTC_GPIO3
    * - 7
      - RST
      - I
-     - 复位；高电平：使能；低电平：关闭       
+     - 复位；高电平：使能；低电平：关闭
    * - 8
-     - I34 
-     - I 
-     - GPIO34, ADC1_CH6, RTC_GPIO4       
+     - I34
+     - I
+     - GPIO34, ADC1_CH6, RTC_GPIO4
    * - 9
-     - I35 
-     - I 
-     - GPIO35, ADC1_CH7, RTC_GPIO5       
+     - I35
+     - I
+     - GPIO35, ADC1_CH7, RTC_GPIO5
    * - 10
-     - IO32 
-     - I/O 
-     - GPIO32, XTAL_32K_P (32.768 kHz crystal oscillator input), ADC1_CH4, TOUCH9, RTC_GPIO9       
+     - IO32
+     - I/O
+     - GPIO32, XTAL_32K_P (32.768 kHz crystal oscillator input), ADC1_CH4, TOUCH9, RTC_GPIO9
    * - 11
-     - IO33 
-     - I/O 
-     - GPIO33, XTAL_32K_N (32.768 kHz crystal oscillator output), ADC1_CH5, TOUCH8, RTC_GPIO8     
+     - IO33
+     - I/O
+     - GPIO33, XTAL_32K_N (32.768 kHz crystal oscillator output), ADC1_CH5, TOUCH8, RTC_GPIO8
    * - 12
-     - IO25 
-     - I/O 
-     - GPIO25, DAC_1, ADC2_CH8, RTC_GPIO6, EMAC_RXD0       
+     - IO25
+     - I/O
+     - GPIO25, DAC_1, ADC2_CH8, RTC_GPIO6, EMAC_RXD0
    * - 13
-     - IO26 
-     - I/O 
-     - GPIO26, DAC_2, ADC2_CH9, RTC_GPIO7, EMAC_RXD1       
+     - IO26
+     - I/O
+     - GPIO26, DAC_2, ADC2_CH9, RTC_GPIO7, EMAC_RXD1
    * - 14
-     - IO27 
-     - I/O 
-     - GPIO27, ADC2_CH7, TOUCH7, RTC_GPIO17, EMAC_RX_DV      
+     - IO27
+     - I/O
+     - GPIO27, ADC2_CH7, TOUCH7, RTC_GPIO17, EMAC_RX_DV
    * - 15
-     - IO14 
-     - I/O 
-     - GPIO14, ADC2_CH6, TOUCH6, RTC_GPIO16, MTMS, HSPICLK, HS2_CLK, SD_CLK, EMAC_TXD2      
+     - IO14
+     - I/O
+     - GPIO14, ADC2_CH6, TOUCH6, RTC_GPIO16, MTMS, HSPICLK, HS2_CLK, SD_CLK, EMAC_TXD2
    * - 16
      - 5V
-     - P 
-     - 5 V 电源      
+     - P
+     - 5 V 电源
    * - 17
-     - IO12 
-     - I/O 
-     - GPIO12, ADC2_CH5, TOUCH5, RTC_GPIO15, MTDI [2]_, HSPIQ, HS2_DATA2, SD_DATA2, EMAC_TXD3       
+     - IO12
+     - I/O
+     - GPIO12, ADC2_CH5, TOUCH5, RTC_GPIO15, MTDI [2]_, HSPIQ, HS2_DATA2, SD_DATA2, EMAC_TXD3
    * - 18
-     - IO13 
-     - I/O 
-     - GPIO13, ADC2_CH4, TOUCH4, RTC_GPIO14, MTCK, HSPID, HS2_DATA3, SD_DATA3, EMAC_RX_ER      
+     - IO13
+     - I/O
+     - GPIO13, ADC2_CH4, TOUCH4, RTC_GPIO14, MTCK, HSPID, HS2_DATA3, SD_DATA3, EMAC_RX_ER
    * - 19
-     - IO15 
-     - I/O 
-     - GPIO15, ADC2_CH3, TOUCH3, RTC_GPIO13, MTDO [2]_, HSPICS0, HS2_CMD, SD_CMD, EMAC_RXD3      
+     - IO15
+     - I/O
+     - GPIO15, ADC2_CH3, TOUCH3, RTC_GPIO13, MTDO [2]_, HSPICS0, HS2_CMD, SD_CMD, EMAC_RXD3
    * - 20
-     - IO2 
-     - I/O 
-     - GPIO2 [2]_, ADC2_CH2, TOUCH2, RTC_GPIO12, HSPIWP, HS2_DATA0, SD_DATA0      
+     - IO2
+     - I/O
+     - GPIO2 [2]_, ADC2_CH2, TOUCH2, RTC_GPIO12, HSPIWP, HS2_DATA0, SD_DATA0
    * - 21
-     - IO0 
-     - I/O 
-     - GPIO0 [2]_, ADC2_CH1, TOUCH1, RTC_GPIO11, CLK_OUT1, EMAC_TX_CLK      
+     - IO0
+     - I/O
+     - GPIO0 [2]_, ADC2_CH1, TOUCH1, RTC_GPIO11, CLK_OUT1, EMAC_TX_CLK
    * - 22
-     - IO4 
-     - I/O 
-     - GPIO4, ADC2_CH0, TOUCH0, RTC_GPIO10, HSPIHD, HS2_DATA1, SD_DATA1, EMAC_TX_ER      
+     - IO4
+     - I/O
+     - GPIO4, ADC2_CH0, TOUCH0, RTC_GPIO10, HSPIHD, HS2_DATA1, SD_DATA1, EMAC_TX_ER
    * - 23
-     - IO9 
-     - I/O 
-     - GPIO9, HS1_DATA2, U1RXD, SD_DATA2       
+     - IO9
+     - I/O
+     - GPIO9, HS1_DATA2, U1RXD, SD_DATA2
    * - 24
-     - IO10 
-     - I/O 
-     - GPIO10, HS1_DATA3, U1TXD, SD_DATA3     
+     - IO10
+     - I/O
+     - GPIO10, HS1_DATA3, U1TXD, SD_DATA3
    * - 25
-     - IO5 
-     - I/O 
-     - GPIO5 [2]_, HS1_DATA6, VSPICS0, EMAC_RX_CLK      
+     - IO5
+     - I/O
+     - GPIO5 [2]_, HS1_DATA6, VSPICS0, EMAC_RX_CLK
    * - 26
-     - IO18 
-     - I/O 
-     - GPIO18, HS1_DATA7, VSPICLK      
+     - IO18
+     - I/O
+     - GPIO18, HS1_DATA7, VSPICLK
    * - 27
-     - IO23 
-     - I/O 
-     - GPIO23, HS1_STROBE, VSPID       
+     - IO23
+     - I/O
+     - GPIO23, HS1_STROBE, VSPID
    * - 28
-     - IO19 
-     - I/O 
-     - GPIO19, VSPIQ, U0CTS, EMAC_TXD0       
+     - IO19
+     - I/O
+     - GPIO19, VSPIQ, U0CTS, EMAC_TXD0
    * - 29
-     - IO22 
-     - I/O 
-     - GPIO22, VSPIWP, U0RTS, EMAC_TXD1      
+     - IO22
+     - I/O
+     - GPIO22, VSPIWP, U0RTS, EMAC_TXD1
    * - 30
-     - IO21 
-     - I/O 
-     - GPIO21, VSPIHD, EMAC_TX_EN     
+     - IO21
+     - I/O
+     - GPIO21, VSPIHD, EMAC_TX_EN
    * - 31
-     - TXD0 
-     - I/O 
-     - GPIO1, U0TXD, CLK_OUT3, EMAC_RXD2      
+     - TXD0
+     - I/O
+     - GPIO1, U0TXD, CLK_OUT3, EMAC_RXD2
    * - 32
-     - RXD0 
-     - I/O 
+     - RXD0
+     - I/O
      - GPIO3, U0RXD, CLK_OUT2
 
 .. [1] P：电源；I：输入；O：输出。
@@ -305,8 +305,6 @@ ESP32-DevKitM-1 的主要组件和连接方式如下图所示。
 管脚布局
 ^^^^^^^^
 
-ESP32-DevKitM-1 的主要组件和连接方式如下图所示。
-
 .. figure:: ../../../_static/ESP32_DevKitM-1_pinlayout.png
     :align: center
     :scale: 43%
@@ -331,4 +329,4 @@ ESP32-DevKitM-1 的主要组件和连接方式如下图所示。
 * `乐鑫产品选型工具 <https://products.espressif.com/#/product-selector?names=>`_
 * `《ESP32 技术规格书》 <https://www.espressif.com/sites/default/files/documentation/esp32_datasheet_cn.pdf>`_ (PDF)
 
-有关本开发板的更多设计文档，请联系我们的商务部门 sales@espressif.com。
\ No newline at end of file
+有关本开发板的更多设计文档，请联系我们的商务部门 sales@espressif.com。

From eda74cf4c1e173fff4b4989b5f718aa9dc086b96 Mon Sep 17 00:00:00 2001
From: wangziyan <wangziyan@Wang-Ziyans-MacBook-Pro.local>
Date: Tue, 23 Aug 2022 17:51:03 +0800
Subject: [PATCH 396/665] docs: translate networking.rst and storage.rst

---
 .../release-5.x/networking.rst                |  95 ++++++-------
 .../migration-guides/release-5.x/storage.rst  | 128 +++++++++---------
 .../release-5.x/networking.rst                | 112 +++++++--------
 .../migration-guides/release-5.x/storage.rst  | 125 ++++++++++++++++-
 4 files changed, 293 insertions(+), 167 deletions(-)

diff --git a/docs/en/migration-guides/release-5.x/networking.rst b/docs/en/migration-guides/release-5.x/networking.rst
index e843d2ca80..8e8d3381e5 100644
--- a/docs/en/migration-guides/release-5.x/networking.rst
+++ b/docs/en/migration-guides/release-5.x/networking.rst
@@ -4,69 +4,64 @@ Networking
 :link_to_translation:`zh_CN:[中文]`
 
 Ethernet
-**********
+********
 
 esp_eth_ioctl() API
 -------------------
 
-:cpp:func:`esp_eth_ioctl` third argument could take `int` (`bool`) number as an input in some cases. However, it was not properly documented and, in addition, the number had to be "unnaturally" type casted to `void *` datatype to prevent compiler warnings as shown in below example:
+Previously, the :cpp:func:`esp_eth_ioctl` API had the following issues:
 
-.. highlight:: c
+    - The third parameter (which is of type ``void *``) would accept an ``int``/``bool`` type arguments (i.e., not pointers) as input in some cases. However, these cases were not documented properly.
+    - To pass ``int``/``bool`` type argument as the third parameter, the argument had to be "unnaturally" casted to a ``void *`` type, to prevent a compiler warning as demonstrated in the code snippet below. This casting could lead to misuse of the :cpp:func:`esp_eth_ioctl` function.
 
-::
+.. code-block:: c
 
     esp_eth_ioctl(eth_handle, ETH_CMD_S_FLOW_CTRL, (void *)true);
 
-
-This could lead to misuse of the :cpp:func:`esp_eth_ioctl`. Therefore, ESP-IDF 5.0 unified usage of :cpp:func:`esp_eth_ioctl`. Its third argument now always acts as pointer to a memory location of specific type from/to where the configuration option is read/stored.
+Therefore, the usage of :cpp:func:`esp_eth_ioctl` is now unified. Arguments to the third parameter must be passed as pointers to a specific data type to/from where data will be stored/read by :cpp:func:`esp_eth_ioctl`. The code snippets below demonstrate the usage of :cpp:func:`esp_eth_ioctl`.
 
 Usage example to set Ethernet configuration:
 
-.. highlight:: c
-
-::
+.. code-block:: c
 
     eth_duplex_t new_duplex_mode = ETH_DUPLEX_HALF;
     esp_eth_ioctl(eth_handle, ETH_CMD_S_DUPLEX_MODE, &new_duplex_mode);
 
 Usage example to get Ethernet configuration:
 
-.. highlight:: c
-
-::
-
+.. code-block:: c
+    
     eth_duplex_t duplex_mode;
     esp_eth_ioctl(eth_handle, ETH_CMD_G_DUPLEX_MODE, &duplex_mode);
 
-
 KSZ8041/81 and LAN8720 Driver Update
 ------------------------------------
 
-KSZ8041/81 and LAN8720 Drivers were updated to support more devices (generations) from associated product family. The drivers are able to recognize particular chip number and its potential support by the driver.
+The KSZ8041/81 and LAN8720 drivers are updated to support more devices (i.e., generations) from their associated product families. The drivers can recognize particular chip numbers and their potential support by the driver.
 
-As a result, the specific "chip number" functions calls were replaced by generic ones as follows:
+As a result, the specific "chip number" functions calls are replaced by generic ones as follows:
 
-* `esp_eth_phy_new_ksz8041` and `esp_eth_phy_new_ksz8081` were removed, use :cpp:func:`esp_eth_phy_new_ksz80xx` instead
-* `esp_eth_phy_new_lan8720` was removed, use :cpp:func:`esp_eth_phy_new_lan87xx` instead
+* Removed ``esp_eth_phy_new_ksz8041()`` and ``esp_eth_phy_new_ksz8081()``, and use :cpp:func:`esp_eth_phy_new_ksz80xx` instead
+* Removed ``esp_eth_phy_new_lan8720()``, and use :cpp:func:`esp_eth_phy_new_lan87xx` instead
 
 
 ESP NETIF Glue Event Handlers
 -----------------------------
 
-``esp_eth_set_default_handlers()`` and ``esp_eth_clear_default_handlers()`` functions were removed. Registration of the default IP layer handlers for Ethernet is now handled automatically. If users have already followed the recommendation to fully initialize the Ethernet driver and network interface prior to registering their Ethernet/IP event handlers, then no action is required (except for deleting the affected functions). Otherwise, users should ensure that they register the user event handlers as the last thing prior to starting the Ethernet driver.
+``esp_eth_set_default_handlers()`` and ``esp_eth_clear_default_handlers()`` functions are removed. Registration of the default IP layer handlers for Ethernet is now handled automatically. If you have already followed the suggestion to fully initialize the Ethernet driver and network interface before registering their Ethernet/IP event handlers, then no action is required (except for deleting the affected functions). Otherwise, you may start the Ethernet driver right after they register the user event handler.
 
 PHY Address Auto-detect
 -----------------------
 
-Ethernet PHY address auto-detect function ``esp_eth_detect_phy_addr`` was renamed to :cpp:func:`esp_eth_phy_802_3_detect_phy_addr` and its header declaration was moved to :component_file:`esp_eth/include/esp_eth_phy_802_3.h`.
+The Ethernet PHY address auto-detect function ``esp_eth_detect_phy_addr()`` is renamed to :cpp:func:`esp_eth_phy_802_3_detect_phy_addr` and its header declaration is moved to :component_file:`esp_eth/include/esp_eth_phy_802_3.h`.
 
 
-SPI-Ethernet Modules Initialization
+SPI-Ethernet Module Initialization
 -----------------------------------
 
-The SPI-Ethernet Module's initialization has been simplified. The previous initialization process required you to manually allocate an SPI device using :cpp:func:`spi_bus_add_device` before instantiating the SPI-Ethernet MAC.
+The SPI-Ethernet Module initialization is now simplified. Previously, you had to manually allocate an SPI device using :cpp:func:`spi_bus_add_device` before instantiating the SPI-Ethernet MAC.
 
-Now, you no longer need to call :cpp:func:`spi_bus_add_device` as the allocation of the SPI device is done internally. As a result, the :cpp:class:`eth_dm9051_config_t`, :cpp:class:`eth_w5500_config_t`, and :cpp:class:`eth_ksz8851snl_config_t` configuration structures were updated to include members for SPI device configuration (e.g., to allow fine tuning of SPI timing which may be dependent on PCB design). Likewise, the ``ETH_DM9051_DEFAULT_CONFIG``, ``ETH_W5500_DEFAULT_CONFIG``, and ``ETH_KSZ8851SNL_DEFAULT_CONFIG`` configuration initialization macros have been updated to accept new input parameters. Refer to the :doc:`Ethernet API-Reference Guide<../../api-reference/network/esp_eth>` for an example of SPI-Ethernet Module initialization 
+Now, you no longer need to call :cpp:func:`spi_bus_add_device` as SPI devices are allocated internally. As a result, the :cpp:class:`eth_dm9051_config_t`, :cpp:class:`eth_w5500_config_t`, and :cpp:class:`eth_ksz8851snl_config_t` configuration structures are updated to include members for SPI device configuration (e.g., to allow fine tuning of SPI timing which may be dependent on PCB design). Likewise, the ``ETH_DM9051_DEFAULT_CONFIG``, ``ETH_W5500_DEFAULT_CONFIG``, and ``ETH_KSZ8851SNL_DEFAULT_CONFIG`` configuration initialization macros are updated to accept new input parameters. Refer to :doc:`Ethernet API Reference Guide<../../api-reference/network/esp_eth>` for an example of SPI-Ethernet Module initialization.
 
 
 .. _tcpip-adapter:
@@ -74,41 +69,40 @@ Now, you no longer need to call :cpp:func:`spi_bus_add_device` as the allocation
 TCP/IP Adapter
 *****************
 
-TCP/IP Adapter was a network interface abstraction component used in ESP-IDF prior to v4.1. This page outlines migration from tcpip_adapter API to its successor :doc:`/api-reference/network/esp_netif`.
+The TCP/IP Adapter was a network interface abstraction component used in ESP-IDF prior to v4.1. This section outlines migration from tcpip_adapter API to its successor :doc:`/api-reference/network/esp_netif`.
 
 
-Updating network connection code
+Updating Network Connection Code
 --------------------------------
 
 
-Network stack initialization
+Network Stack Initialization
 ^^^^^^^^^^^^^^^^^^^^^^^^^^^^
 
-Simply replace ``tcpip_adapter_init()`` with ``esp_netif_init()``. Please note that the :doc:`/api-reference/network/esp_netif` initialization API returns standard error code and the ``esp_netif_deinit()`` for un-initialization is available.
-
-Also replace ``#include "tcpip_adapter.h"`` with ``#include "esp_netif.h"``.
+- You may simply replace ``tcpip_adapter_init()`` with ``esp_netif_init()``. However, please should note that the ``esp_netif_init()`` function now returns standard error codes. See :doc:`/api-reference/network/esp_netif` for more details.
+- The ``esp_netif_deinit()`` function is provided to de-initialize the network stack.
+- You should also replace ``#include "tcpip_adapter.h"`` with ``#include "esp_netif.h"``.
 
 
-Network interface creation
+Network Interface Creation
 ^^^^^^^^^^^^^^^^^^^^^^^^^^
 
-TCP/IP Adapter defined these three interfaces statically:
+Previously, the TCP/IP Adapter defined the following network interfaces statically:
 
 - WiFi Station
 - WiFi Access Point
 - Ethernet
 
-Network interface instance shall be explicitly constructed for the :doc:`/api-reference/network/esp_netif` to enable its connection to the TCP/IP stack.
-For example initialization code for WiFi has to explicitly call ``esp_netif_create_default_wifi_sta();`` or ``esp_netif_create_default_wifi_ap();`` after the TCP/IP stack and the event loop have been initialized.
-Please consult an example initialization code for these three interfaces:
+This now changes. Network interface instance should be explicitly constructed, so that the :doc:`/api-reference/network/esp_netif` can connect to the TCP/IP stack. For example, after the TCP/IP stack and the event loop are initialized, the initialization code for WiFi must explicitly call ``esp_netif_create_default_wifi_sta();`` or ``esp_netif_create_default_wifi_ap();``.
+
+Please refer to the example initialization code for these three interfaces:
 
 - WiFi Station: :example_file:`wifi/getting_started/station/main/station_example_main.c`
 - WiFi Access Point: :example_file:`wifi/getting_started/softAP/main/softap_example_main.c`
 - Ethernet: :example_file:`ethernet/basic/main/ethernet_example_main.c`
 
-
-Replacing other tcpip_adapter API
-^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
+Other tcpip_adapter API Replacement
+^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
 
 All the tcpip_adapter functions have their esp-netif counter-part. Please refer to the esp_netif.h grouped into these sections:
 
@@ -117,13 +111,13 @@ All the tcpip_adapter functions have their esp-netif counter-part. Please refer
 *  :component_file:`DNS <esp_netif/include/esp_netif.h#L516>`
 *  :component_file:`IP address <esp_netif/include/esp_netif.h#L568>`
 
-
-Default event handlers
+Default Event Handlers
 ^^^^^^^^^^^^^^^^^^^^^^
 
-Event handlers are moved from tcpip_adapter to appropriate driver code. There is no change from application code perspective, all events shall be handled in the same way.
-Please note that within IP related event handlers, application code usually receives IP addresses in a form of esp-netif specific struct (not the LwIP structs, but binary compatible).
-This is the preferred way of printing the address:
+Event handlers are moved from tcpip_adapter to appropriate driver code. There is no change from application code perspective, as all events should be handled in the same way. Please note that for IP-related event handlers, application code usually receives IP addresses in the form of an esp-netif specific struct instead of the LwIP structs. However, both structs are binary compatible.
+
+
+This is the preferred way to print the address:
 
 .. code-block:: c
 
@@ -135,19 +129,18 @@ Instead of
 
            ESP_LOGI(TAG, "got ip:%s\n", ip4addr_ntoa(&event->ip_info.ip));
 
-Since ``ip4addr_ntoa()`` is a LwIP API, the esp-netif provides ``esp_ip4addr_ntoa()`` as a replacement, but the above method is generally preferred.
+Since ``ip4addr_ntoa()`` is a LwIP API, the esp-netif provides ``esp_ip4addr_ntoa()`` as a replacement. However, the above method using ``IP2STR()`` is generally preferred.
 
-
-IP addresses
+IP Addresses
 ^^^^^^^^^^^^
 
-It is preferred to use esp-netif defined IP structures. Please note that the LwIP structs will still work when default compatibility enabled.
+You are advised to use esp-netif defined IP structures. Please note that with default compatibility enabled, the LwIP structs will still work.
+
 *  :component_file:`esp-netif IP address definitions <esp_netif/include/esp_netif_ip_addr.h#L96>`
 
-
-Next steps
+Next Steps
 ^^^^^^^^^^
 
-Additional step in porting an application to fully benefit from the :doc:`/api-reference/network/esp_netif` is to disable the tcpip_adapter compatibility layer in the component configuration:
-``ESP NETIF Adapter`` -> ``Enable backward compatible tcpip_adapter interface`` and check if the project compiles.
-TCP/IP adapter brings many include dependencies and this step might help in decoupling the application from using specific TCP/IP stack API directly.
+To port an application which may fully benefit from the :doc:`/api-reference/network/esp_netif`, you also need to disable the tcpip_adapter compatibility layer in the component configuration option. Please go to ``ESP NETIF Adapter`` > ``Enable backward compatible tcpip_adapter interface``. After that, check if your project compiles.
+
+The TCP/IP adapter includes many dependencies. Thus, disabling its compatibility might help separate the application from using specific TCP/IP stack API directly.
diff --git a/docs/en/migration-guides/release-5.x/storage.rst b/docs/en/migration-guides/release-5.x/storage.rst
index 6af864b457..1797a8d672 100644
--- a/docs/en/migration-guides/release-5.x/storage.rst
+++ b/docs/en/migration-guides/release-5.x/storage.rst
@@ -1,90 +1,91 @@
 Storage
 =======
 
-Breaking changes:
-~~~~~~~~~~~~~~~~~
+FatFs
+-----
 
-f_mkfs() signature change in FATFS v0.14
-----------------------------------------
+FatFs is now updated to v0.14. As a result, the function signature of ``f_mkfs()`` has changed. The new signature is ``FRESULT f_mkfs (const TCHAR* path, const MKFS_PARM* opt, void* work, UINT len);`` which uses ``MKFS_PARM`` struct as a second argument.
 
-New signature is ``FRESULT f_mkfs (const TCHAR* path, const MKFS_PARM* opt, void* work, UINT len);`` which now uses ``MKFS_PARM`` struct as a second argument.
+Partition Table
+---------------
 
-Partition table generation no longer supports misaligned partitions
--------------------------------------------------------------------
+The partition table generator no longer supports misaligned partitions. When generating a partition table, ``esp-idf`` only accepts partitions with offsets that align to 4 KB. This change only affects generating new partition tables. Reading and writing to already existing partitions remains unchanged.
 
-When generating a partiton table, ``esp-idf`` will no longer accept partitions which offset does not align to 4kB. This change only affects generating new partition tables, reading and writing to already existing partitions remains unchanged.
 
-esp_vfs_semihost_register() signature change
---------------------------------------------
-
-New signature is ``esp_err_t esp_vfs_semihost_register(const char* base_path);`` Absolute path as a second parameter will no longer in use. Instead, the OpenOCD command ``ESP_SEMIHOST_BASEDIR`` should be used to set the full path on the host.
-
-NVS
+VFS
 ---
 
-``nvs_entry_find()``, ``nvs_entry_next()`` and ``nvs_entry_info()`` always return ``esp_err_t`` now instead of ``void`` or ``nvs_iterator_t``. This provides better error reporting when parameters are invalid or something goes wrong internally than returning ``nullptr`` instead of a valid iterator or checking parameters with ``assert``. ``nvs_entry_find()`` and ``nvs_entry_next()`` modify iterators via parameters now instead of returning an iterator.
+The ``esp_vfs_semihost_register()`` function signature is changed as follows:
+
+- The new signature is ``esp_err_t esp_vfs_semihost_register(const char* base_path);``
+- The ``host_path`` parameter of the old signature no longer exists. Instead, the OpenOCD command ``ESP_SEMIHOST_BASEDIR`` should be used to set the full path on the host.
+
+Function Signature Changes
+^^^^^^^^^^^^^^^^^^^^^^^^^^
+
+The following functions now return ``esp_err_t`` instead of ``void`` or ``nvs_iterator_t``. Previously, when parameters were invalid or when something goes wrong internally, these functions would ``assert()`` or return a ``nullptr``. With an ``esp_err_t`` returned, you can get better error reporting.
+
+- :cpp:func:`nvs_entry_find`
+- :cpp:func:`nvs_entry_next`
+- :cpp:func:`nvs_entry_info`
+
+Because the ``esp_err_t`` return type changes, the usage patterns of ``nvs_entry_find()`` and ``nvs_entry_next()`` become different. Both functions now modify iterators via parameters instead of returning an iterator.
 
 The old programming pattern to iterate over an NVS partition was as follows:
 
-.. highlight:: c
-
-::
+.. code-block:: c
 
     nvs_iterator_t it = nvs_entry_find(<nvs_partition_name>, <namespace>, NVS_TYPE_ANY);
     while (it != NULL) {
             nvs_entry_info_t info;
             nvs_entry_info(it, &info);
             it = nvs_entry_next(it);
-            printf("key '%s', type '%d' \n", info.key, info.type);
+            printf("key '%s', type '%d'", info.key, info.type);
     };
 
 The new programming pattern to iterate over an NVS partition is now:
 
-.. highlight:: c
-
-::
+.. code-block:: c
 
     nvs_iterator_t it = nullptr;
     esp_err_t res = nvs_entry_find(<nvs_partition_name>, <namespace>, NVS_TYPE_ANY, &it);
     while(res == ESP_OK) {
         nvs_entry_info_t info;
         nvs_entry_info(it, &info); // Can omit error check if parameters are guaranteed to be non-NULL
-        printf("key '%s', type '%d' \n", info.key, info.type);
+        printf("key '%s', type '%d'", info.key, info.type);
         res = nvs_entry_next(&it);
     }
     nvs_release_iterator(it);
 
-Signature Changes
-^^^^^^^^^^^^^^^^^
-
-``nvs_iterator_t nvs_entry_find(const char *part_name, const char *namespace_name, nvs_type_t type)`` changes to ``esp_err_t nvs_entry_find(const char *part_name, const char *namespace_name, nvs_type_t type, nvs_iterator_t *output_iterator)``. The iterator is returned via the parameter ``output_iterator`` instead of a return value. This allows reporting additional errors, like e.g. memory errors, via the new return value.
-
-``nvs_iterator_t nvs_entry_next(nvs_iterator_t iterator)`` changes to ``esp_err_t nvs_entry_next(nvs_iterator_t *it)``. This allows reporting parameter errors and internal errors, like e.g. flash errors.
-
-``void nvs_entry_info(nvs_iterator_t iterator, nvs_entry_info_t *out_info)`` changes to ``esp_err_t nvs_entry_info(const nvs_iterator_t iterator, nvs_entry_info_t *out_info)`` to allow reporting parameter errors.
-
 Iterator Validity
 ^^^^^^^^^^^^^^^^^
 
-Note that due to the new signatures, it is possible to have an invalid iterator from ``nvs_entry_find()``, if there is a parameter errors. Hence, it is important to initialize the iterator with ``NULL`` before using ``nvs_entry_find()`` to avoid complex error checking before calling ``nvs_release_iterator()``. A good example is the programming pattern above.
+Note that because the function signature changes, if there is a parameter error, you may get an invalid iterator from ``nvs_entry_find()``. Hence, it is important to initialize the iterator to ``NULL`` before using ``nvs_entry_find()``, so that you can avoid complex error checking before calling ``nvs_release_iterator()``. A good example is the programming pattern above.
 
-Removed SDSPI deprecated API
+
+Removed SDSPI Deprecated API
 ----------------------------
 
-Removed structure ``sdspi_slot_config_t`` and fuction ``sdspi_host_init_slot``. These were replaced by a structure ``sdspi_device_config_t`` and a fuction ``sdspi_host_init_device`` respectively.
+Structure ``sdspi_slot_config_t`` and function ``sdspi_host_init_slot()`` are removed, and replaced by structure ``sdspi_device_config_t`` and function ``sdspi_host_init_device()`` respectively.
 
-SPI Flash Interface
--------------------
+ROM SPI Flash
+^^^^^^^^^^^^^
 
-Version before v5.0, spi flash functions in rom can be included by ``esp32**/rom/spi_flash.h``. However, your code written for different chips may be filled with ROM headers of different versions. At the meantime not all the APIs can be used on all chips.
+In versions before v5.0, ROM SPI flash functions were included via ``esp32**/rom/spi_flash.h``. Thus, code written to support different ESP chips might be filled with ROM headers of different targets. Furthermore, not all of the APIs could be used on all ESP chips.
 
-Therefore, the common APIs are extracted to ``esp_rom_spiflash.h``. Although it's not a breaking change, it is strongly recommended to only use the functions with prefix ``esp_rom_spiflash`` included by ``esp_rom_spiflash.h`` for better cross-compatibility.
+Now, the common APIs are extracted to ``esp_rom_spiflash.h``. Although it is not a breaking change, you are strongly recommended to only use the functions from this header (i.e., prefixed with ``esp_rom_spiflash`` and included by ``esp_rom_spiflash.h``) for better cross-compatibility between ESP chips.
 
-To make the API clearer, we renamed the function ``esp_rom_spiflash_lock`` to ``esp_rom_spiflash_set_bp``. We renamed ``esp_rom_spiflash_unlock`` to ``esp_rom_spiflash_clear_bp``.
+To make ROM SPI flash APIs clearer, the following functions are also renamed:
 
-ENUM type ``esp_flash_speed_t`` has been deprecated. From now on, you can directly parse the real clock frequency value to the flash initialization structure. For example, if you want the flash frequency is 80M, you can write the code like:
+- ``esp_rom_spiflash_lock()`` to ``esp_rom_spiflash_set_bp()``
+- ``esp_rom_spiflash_unlock()`` to ``esp_rom_spiflash_clear_bp()``
 
-.. code:: c
+SPI Flash Driver
+^^^^^^^^^^^^^^^^
+
+The ``esp_flash_speed_t`` ``enum`` type is now deprecated. Instead, you may now directly pass the real clock frequency value to the flash configuration structure. The following example demonstrates how to configure a flash frequency of 80MHz:
+
+.. code-block:: c
 
     esp_flash_spi_device_config_t dev_cfg = {
         // Other members
@@ -92,29 +93,32 @@ ENUM type ``esp_flash_speed_t`` has been deprecated. From now on, you can direct
         // Other members
     };
 
-Breaking changes in legacy APIs
-~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
+Legacy SPI Flash Driver
+^^^^^^^^^^^^^^^^^^^^^^^
 
-In order to make spi_flash driver more stable, legacy spi_flash driver is removed on v5.0. Legacy spi_flash driver refers to default spi_flash driver since v3.0 and spi_flash driver with configuration option ``CONFIG_SPI_FLASH_USE_LEGACY_IMPL`` switched on on v4.0 series. The major breaking change is legacy spi_flash driver is not supported on new version anymore. Therefore, the configuration option ``CONFIG_SPI_FLASH_USE_LEGACY_IMPL`` is removed. After that, following functions will no longer exist. But meanwhile, you can use our new APIs instead.
+To make SPI flash drivers more stable, the legacy SPI flash driver is removed from v5.0. The legacy SPI flash driver refers to default spi_flash driver since v3.0, and the SPI flash driver with configuration option ``CONFIG_SPI_FLASH_USE_LEGACY_IMPL`` enabled since v4.0. The major breaking change here is that the legacy spi_flash driver is no longer supported from v5.0. Therefore, the legacy driver APIs and the ``CONFIG_SPI_FLASH_USE_LEGACY_IMPL`` configuration option are both removed. Please use the new spi_flash driver's APIs instead.
 
-+---------------------------------+-------------------------------+
-|         Removed items           |          Replacement          |
-+=================================+===============================+
-| ``spi_flash_erase_sector()``    | ``esp_flash_erase_region``    |
-+---------------------------------+-------------------------------+
-| ``spi_flash_erase_range()``     | ``esp_flash_erase_region``    |
-+---------------------------------+-------------------------------+
-| ``spi_flash_write``             | ``esp_flash_write``           |
-+---------------------------------+-------------------------------+
-| ``spi_flash_read()``            | ``esp_flash_read``            |
-+---------------------------------+-------------------------------+
-| ``spi_flash_write_encrypted()`` | ``esp_flash_write_encrypted`` |
-+---------------------------------+-------------------------------+
-| ``spi_flash_read_encrypted``    | ``esp_flash_read_encrypted``  |
-+---------------------------------+-------------------------------+
+.. list-table::
+    :widths: 50 50
+    :header-rows: 1
+
+    * - Removed items
+      - Replacement
+    * - ``spi_flash_erase_sector()``
+      - ``esp_flash_erase_region()``
+    * - ``spi_flash_erase_range()``
+      - ``esp_flash_erase_region()``
+    * - ``spi_flash_write()``
+      - ``esp_flash_write()``
+    * - ``spi_flash_read()``
+      - ``esp_flash_read()``
+    * - ``spi_flash_write_encrypted()``
+      - ``esp_flash_write_encrypted()``
+    * - ``spi_flash_read_encrypted()``
+      - ``esp_flash_read_encrypted()``
 
 .. note::
 
-    New functions with prefix ``esp_flash`` accept an additional ``esp_flash_t*`` parameter.  You can simply set it to NULL means that the function will operate the main flash(``esp_flash_default_chip``)
+    New functions with prefix ``esp_flash`` accept an additional ``esp_flash_t*`` parameter. You can simply set it to NULL. This will make the function to run the main flash (``esp_flash_default_chip``).
 
-Header ``esp_spi_flash.h`` has been deprecated, system functions are no longer public. To make use of flash memory mapping APIs, you should include ``spi_flash_mmap.h`` instead.
+The ``esp_spi_flash.h`` header is deprecated as system functions are no longer public. To use flash memory mapping APIs, you may include ``spi_flash_mmap.h`` instead.
diff --git a/docs/zh_CN/migration-guides/release-5.x/networking.rst b/docs/zh_CN/migration-guides/release-5.x/networking.rst
index c14e0d2622..712f529ab0 100644
--- a/docs/zh_CN/migration-guides/release-5.x/networking.rst
+++ b/docs/zh_CN/migration-guides/release-5.x/networking.rst
@@ -1,67 +1,75 @@
-Networking
+网络
 ===========
 
 :link_to_translation:`en:[English]`
 
-Ethernet
-**********
+以太网
+**************
 
 esp_eth_ioctl() API
 -------------------
-:cpp:func:`esp_eth_ioctl` third argument could take `int` (`bool`) number as an input in some cases. However, it was not properly documented and, in addition, the number had to be "unnaturally" type casted to `void *` datatype to prevent compiler warnings as shown in below example:
 
-.. highlight:: c
+此前，:cpp:func:`esp_eth_ioctl` API 存在以下问题：
 
-::
+    - 在某些情况下，第三个参数（数据类型为 ``void /*``）可以接受 ``int``/``bool`` 类型实参（而非指针）作为输入。然而，文档中未描述这些情况。
+    - 为了将 ``int``/``bool`` 类型实参作为第三个参数传递，实参将被强制转换为 ``void *`` 类型，以防出现如下所示的编译器警告。此等转换可能引起 :cpp:func:`esp_eth_ioctl` 函数的滥用。
+
+.. code-block:: c
 
     esp_eth_ioctl(eth_handle, ETH_CMD_S_FLOW_CTRL, (void *)true);
 
+因此，我们统一了 :cpp:func:`esp_eth_ioctl` 的用法。现在，该结构体的第三个参数在传递时必须作为指向特定数据类型的指针，表示 :cpp:func:`esp_eth_ioctl` 读取/存储数据的位置。:cpp:func:`esp_eth_ioctl` 的用法如下列代码所示。
 
-This could lead to misuse of the :cpp:func:`esp_eth_ioctl`. Therefore, ESP-IDF 5.0 unified usage of :cpp:func:`esp_eth_ioctl`. Its third argument now always acts as pointer to a memory location of specific type from/to where the configuration option is read/stored.
+设置以太网配置的用例如下：
 
-Usage example to set Ethernet configuration:
-
-.. highlight:: c
-
-::
+.. code-block:: c
 
     eth_duplex_t new_duplex_mode = ETH_DUPLEX_HALF;
     esp_eth_ioctl(eth_handle, ETH_CMD_S_DUPLEX_MODE, &new_duplex_mode);
 
-Usage example to get Ethernet configuration:
-
-.. highlight:: c
-
-::
+获取以太网配置的用例如下：
 
+.. code-block:: c
+    
     eth_duplex_t duplex_mode;
     esp_eth_ioctl(eth_handle, ETH_CMD_G_DUPLEX_MODE, &duplex_mode);
 
+KSZ8041/81 和 LAN8720 驱动更新
+--------------------------------------------
 
-KSZ8041/81 and LAN8720 Driver Update
-------------------------------------
-KSZ8041/81 and LAN8720 Drivers were updated to support more devices (generations) from associated product family. The drivers are able to recognize particular chip number and its potential support by the driver.
+KSZ8041/81 和 LAN8720 驱动现已更新，以支持相关产品系列中的更多设备（如新一代设备）。上述驱动能够识别特定芯片编号及驱动提供的潜在支持。
 
-As a result, the specific "chip number" functions calls were replaced by generic ones as follows:
+更新之后，通用函数将替代特定“芯片编号”函数得以调用：
 
-* `esp_eth_phy_new_ksz8041` and `esp_eth_phy_new_ksz8081` were removed, use :cpp:func:`esp_eth_phy_new_ksz80xx` instead
-* `esp_eth_phy_new_lan8720` was removed, use :cpp:func:`esp_eth_phy_new_lan87xx` instead
+* 删除 ``esp_eth_phy_new_ksz8041()`` 以及 ``esp_eth_phy_new_ksz8081()``，转而使用 :cpp:func:`esp_eth_phy_new_ksz80xx`
+* 删除 ``esp_eth_phy_new_lan8720()``，转而使用 :cpp:func:`esp_eth_phy_new_lan87xx`
 
 
-ESP NETIF Glue Event Handlers
------------------------------
-``esp_eth_set_default_handlers()`` and ``esp_eth_clear_default_handlers()`` functions were removed. Registration of the default IP layer handlers for Ethernet is now handled automatically. If users have already followed the recommendation to fully initialize the Ethernet driver and network interface prior to registering their Ethernet/IP event handlers, then no action is required (except for deleting the affected functions). Otherwise, users should ensure that they register the user event handlers as the last thing prior to starting the Ethernet driver.
+ESP NETIF Glue 时间处理程序
+-----------------------------------
+
+``esp_eth_set_default_handlers()`` 和 ``esp_eth_clear_default_handlers()`` 函数现已删除。现在可以自动处理以太网默认 IP 层处理程序的注册。如您在注册以太网/IP 事件处理程序之前已经按照建议完全初始化以太网驱动和网络接口，则无需执行任何操作（除了删除受影响的函数）。否则，在注册用户事件处理程序后，应随即启动以太网驱动。
+
+PHY 地址自动检测
+---------------------------
+
+以太网 PHY 地址自动检测函数 ``esp_eth_detect_phy_addr()`` 已重命名为 :cpp:func:`esp_eth_phy_802_3_detect_phy_addr`，其声明移至 :component_file:`esp_eth/include/esp_eth_phy_802_3.h`。
+
+
+SPI 以太网模块初始化
+--------------------------------------
+
+SPI 以太网模块的初始化过程已经简化。此前，您需要在实例化 SPI 以太网 MAC 之前，使用 :cpp:func:`spi_bus_add_device` 手动分配 SPI 设备。
+
+现在，由于 SPI 设备已在内部分配，您无需再调用 :cpp:func:`spi_bus_add_device`。:cpp:class:`eth_dm9051_config_t`、:cpp:class:`eth_w5500_config_t` 和 :cpp:class:`eth_ksz8851snl_config_t` 配置结构体现已包含 SPI 设备配置成员（例如，可以微调可能依赖 PCB 设计的 SPI 时序）。``ETH_DM9051_DEFAULT_CONFIG``、``ETH_W5500_DEFAULT_CONFIG`` 和 ``ETH_KSZ8851SNL_DEFAULT_CONFIG`` 配置初始化宏也已接受新的参数输入。了解 SPI 以太网模块初始化示例，请查看 :doc:`以太网 API 参考指南<../../api-reference/network/esp_eth>`。
 
-PHY Address Auto-detect
------------------------
-Ethernet PHY address auto-detect function ``esp_eth_detect_phy_addr`` was renamed to :cpp:func:`esp_eth_phy_802_3_detect_phy_addr` and its header declaration was moved to :component_file:`esp_eth/include/esp_eth_phy_802_3.h`.
 
 .. _tcpip-adapter:
 
 TCP/IP 适配器
-*************
+****************
 
-TCP/IP 适配器是在 ESP-IDF v4.1 之前使用的网络接口抽象组件。本文档概述了从 tcpip_adapter 移出至其后继者 :doc:`/api-reference/network/esp_netif` 的过程。
+TCP/IP 适配器是在 ESP-IDF v4.1 之前使用的网络接口抽象组件。本文档概述了从 tcpip_adapter API 迁移至 :doc:`/api-reference/network/esp_netif` 的过程。
 
 
 更新网络连接代码
@@ -71,45 +79,44 @@ TCP/IP 适配器是在 ESP-IDF v4.1 之前使用的网络接口抽象组件。
 网络软件栈初始化
 ^^^^^^^^^^^^^^^^^^^^^^^^^^^^
 
-只需将 ``tcpip_adapter_init()`` 替换为 ``esp_netif_init()``。请注意，:doc:`/api-reference/network/esp_netif` 初始化 API 可返回标准错误代码，还可以使用 ``esp_netif_deinit()`` 进行去初始化。
-
-此外，还需将 ``#include "tcpip_adapter.h"`` 替换为 ``#include "esp_netif.h"``。
+- 您只需用 ``esp_netif_init()`` 替换 ``tcpip_adapter_init()``，注意 ``esp_netif_init()`` 函数现将返回标准错误代码。了解详细信息，请参考 :doc:`/api-reference/network/esp_netif`。
+- ``esp_netif_deinit()`` 函数用于反初始化网络软件栈。
+- 您还需用 ``#include "esp_netif.h"`` 替换 ``#include "tcpip_adapter.h"``。
 
 
 创建网络接口
 ^^^^^^^^^^^^^^^^^^^^^^^^^^
 
-TCP/IP 适配器静态定义了三个接口：
+更新之前，TCP/IP 适配器静态定义了以下三个接口：
 
 - Wi-Fi Station
 - Wi-Fi AP
 - 以太网
 
-网络接口的设计应严格参考 :doc:`/api-reference/network/esp_netif`，以使其能够连接到 TCP/IP 软件栈。
-例如，在 TCP/IP 软件栈和事件循环初始化完成后，Wi-Fi 的初始化代码必须显示调用 ``esp_netif_create_default_wifi_sta();`` 或 ``esp_netif_create_default_wifi_ap();``。
-请参阅这三个接口的初始化代码示例：
+接口定义现已更新。网络接口的设计应严格参考 :doc:`/api-reference/network/esp_netif`，使其能够连接至 TCP/IP 软件栈。例如，在 TCP/IP 软件栈和事件循环初始化完成后，Wi-Fi 的初始化代码必须显示调用 ``esp_netif_create_default_wifi_sta();`` 或 ``esp_netif_create_default_wifi_ap();``。
 
-- Wi-Fi Station: :example_file:`wifi/getting_started/station/main/station_example_main.c`
-- Wi-Fi AP: :example_file:`wifi/getting_started/softAP/main/softap_example_main.c`
-- 以太网: :example_file:`ethernet/basic/main/ethernet_example_main.c`
+请参考上述三个接口的初始化代码示例：
 
+- Wi-Fi Station：:example_file:`wifi/getting_started/station/main/station_example_main.c`
+- Wi-Fi AP：:example_file:`wifi/getting_started/softAP/main/softap_example_main.c`
+- 以太网：:example_file:`ethernet/basic/main/ethernet_example_main.c`
 
-更换 tcpip_adapter API
+其他 tcpip_adapter API 更换
 ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
 
-所有 tcpip_adapter 函数都有对应的 esp-netif。请参阅 esp_netif.h 查看更多信息：
+所有 tcpip_adapter 函数都有对应的 esp-netif。请参考以下章节中的 esp_netif.h 部分，了解更多信息：
 
 * :component_file:`Setters/Getters <esp_netif/include/esp_netif.h#L241>`
 * :component_file:`DHCP <esp_netif/include/esp_netif.h#L387>`
 * :component_file:`DNS <esp_netif/include/esp_netif.h#L516>`
 * :component_file:`IP address <esp_netif/include/esp_netif.h#L568>`
 
-
 默认事件处理程序
 ^^^^^^^^^^^^^^^^^^^^^^
 
-事件处理程序已经从 tcpip_adapter 移动到相应的驱动程序代码。从应用程序的角度来看，这不会带来任何影响，所有事件仍以相同的方式处理。
-请注意，在与 IP 相关的事件处理程序中，应用程序代码通常以 esp-netif 结构体的形式接收 IP 地址，该结构体并非 LwIP 结构，但兼容二进制格式。
+事件处理程序已从 tcpip_adapter 移至相应驱动程序代码。从应用程序的角度来看，这一变更不会产生任何影响，所有事件仍将以相同的方式处理。请注意，在与 IP 相关的事件处理程序中，应用程序代码通常以 esp-netif 结构体而非 LwIP 结构体的形式接收 IP 地址。两种结构体均兼容二进制格式。
+
+
 打印地址的首选方式如下所示：
 
 .. code-block:: c
@@ -122,19 +129,18 @@ TCP/IP 适配器静态定义了三个接口：
 
     ESP_LOGI(TAG, "got ip:%s\n", ip4addr_ntoa(&event->ip_info.ip));
 
-由于 ``ip4addr_ntoa()`` 为 LwIP API，因此 esp-netif 还提供了替代函数 ``esp_ip4addr_ntoa()``，但整体而言，仍推荐使用第一种方法。
-
+``ip4addr_ntoa()`` 为 LwIP API，因此 esp-netif 还提供了替代函数 ``esp_ip4addr_ntoa()``，然而总得来说仍推荐使用 ``IP2STR()`` 这一方法。
 
 IP 地址
 ^^^^^^^^^^^^
 
 推荐使用 esp-netif 定义的 IP 结构。请注意，在启用默认兼容性时，LwIP 结构体仍然可以工作。
+
 * :component_file:`esp-netif IP address definitions <esp_netif/include/esp_netif_ip_addr.h#L96>`
 
+后续步骤
+^^^^^^^^^^^^^^
 
-下一步
-^^^^^^^^^^
+为了令移植应用程序可以使用 :doc:`/api-reference/network/esp_netif`，还需在组件配置中禁用 tcpip_adapter 兼容层。请前往 ``ESP NETIF Adapter`` > ``Enable backward compatible tcpip_adapter interface`` 进行设置，并检查项目是否编译成功。
 
-为了令移植应用程序可以使用 :doc:`/api-reference/network/esp_netif`，还需在组件配置中禁用 tcpip_adapter 兼容层。
-方法为：``ESP NETIF Adapter`` -> ``Enable backward compatible tcpip_adapter interface``，并检查工程是否编译成功。
-TCP/IP 适配器涉及大量依赖项，这一步可能有助于将应用程序与使用特定 TCP/IP 软件栈的 API 分离开来。
+TCP/IP 适配器涉及大量依赖项，禁用兼容层可能有助于将应用程序与使用特定 TCP/IP 软件栈的 API 分离开来。
diff --git a/docs/zh_CN/migration-guides/release-5.x/storage.rst b/docs/zh_CN/migration-guides/release-5.x/storage.rst
index 5022a34040..d3e963a804 100644
--- a/docs/zh_CN/migration-guides/release-5.x/storage.rst
+++ b/docs/zh_CN/migration-guides/release-5.x/storage.rst
@@ -1 +1,124 @@
-.. include:: ../../../en/migration-guides/release-5.x/storage.rst
\ No newline at end of file
+存储
+=======
+
+FatFs
+-----
+
+FatFs 已更新至 v0.14， ``f_mkfs()`` 函数签名也已变更。新签名为 ``FRESULT f_mkfs (const TCHAR* path, const MKFS_PARM* opt, void* work, UINT len);``，使用 ``MKFS_PARM`` 结构体作为第二个实参。
+
+分区表
+---------------
+
+分区表生成器不再支持未对齐的分区。生成分区表时， ``esp-idf`` 将只接受偏移量与 4 KB 对齐的分区。此变更仅影响新生成的分区表，不影响读写现有分区。
+
+
+VFS
+---
+
+``esp_vfs_semihost_register()`` 函数签名有所更改：
+
+- 新签名为 ``esp_err_t esp_vfs_semihost_register(const char* base_path);``
+- 旧签名的 ``host_path`` 参数不再存在，请使用 OpenOCD 命令 ``ESP_SEMIHOST_BASEDIR`` 设置主机上的完整路径。
+
+函数签名更改
+^^^^^^^^^^^^^^^^^^^^^^^^^^
+
+以下函数现将返回 ``esp_err_t``，而非 ``void`` 或 ``nvs_iterator_t``。此前，当参数无效或内部出现问题时，这些函数将 ``assert()`` 或返回 ``nullptr``。通过返回 ``esp_err_t``，您将获得更加实用的错误报告。
+
+- :cpp:func:`nvs_entry_find`
+- :cpp:func:`nvs_entry_next`
+- :cpp:func:`nvs_entry_info`
+
+由于 ``esp_err_t`` 返回类型的更改， ``nvs_entry_find()`` 和 ``nvs_entry_next()`` 的使用模式也发生了变化。上述函数现均通过参数修改迭代器，而非返回一个迭代器。
+
+迭代 NVS 分区的旧编程模式如下所示：
+
+.. code-block:: c
+
+    nvs_iterator_t it = nvs_entry_find(<nvs_partition_name>, <namespace>, NVS_TYPE_ANY);
+    while (it != NULL) {
+            nvs_entry_info_t info;
+            nvs_entry_info(it, &info);
+            it = nvs_entry_next(it);
+            printf("key '%s', type '%d'", info.key, info.type);
+    };
+
+现在，迭代 NVS 分区的编程模式已更新为：
+
+.. code-block:: c
+
+    nvs_iterator_t it = nullptr;
+    esp_err_t res = nvs_entry_find(<nvs_partition_name>, <namespace>, NVS_TYPE_ANY, &it);
+    while(res == ESP_OK) {
+        nvs_entry_info_t info;
+        nvs_entry_info(it, &info); // Can omit error check if parameters are guaranteed to be non-NULL
+        printf("key '%s', type '%d'", info.key, info.type);
+        res = nvs_entry_next(&it);
+    }
+    nvs_release_iterator(it);
+
+迭代器有效性
+^^^^^^^^^^^^^^^^^
+
+请注意，由于函数签名的改动，如果存在参数错误，则可能从 ``nvs_entry_find()`` 获得无效迭代器。因此，请务必在使用 ``nvs_entry_find()`` 之前将迭代器初始化为 ``NULL``，以免在调用 ``nvs_release_iterator()`` 之前进行复杂的错误检查。上述编程模式便是一个很好的例子。
+
+
+删除 SDSPI 弃用的 API
+-------------------------------------
+
+结构体 ``sdspi_slot_config_t`` 和函数 ``sdspi_host_init_slot()`` 现已删除，并由结构体 ``sdspi_device_config_t`` 和函数 ``sdspi_host_init_device()`` 替代。
+
+ROM SPI flash
+^^^^^^^^^^^^^
+
+在 v5.0 之前的版本中，ROM SPI flash 函数一般通过 ``esp32**/rom/spi_flash.h`` 得以体现。因此，为支持不同 ESP 芯片而编写的代码可能会填充不同目标的 ROM 头文件。此外，并非所有 API 都可以在全部的 ESP 芯片上使用。
+
+现在，常用 API 被提取至 ``esp_rom_spiflash.h``。尽管这不能算作重大变更，我们强烈建议您仅使用此头文件中的函数（即以 ``esp_rom_spiflash`` 为前缀并包含在 ``esp_rom_spiflash.h`` 中），以获得不同 ESP 芯片之间更佳的交叉兼容性。
+
+为了提高 ROM SPI flash API 的可读性，以下函数也被重命名：
+
+- ``esp_rom_spiflash_lock()`` 更名为 ``esp_rom_spiflash_set_bp()``
+- ``esp_rom_spiflash_unlock()`` 更名为 ``esp_rom_spiflash_clear_bp()``
+
+SPI flash 驱动
+^^^^^^^^^^^^^^^^^^^^^^
+
+``esp_flash_speed_t`` ``enum`` 类型现已弃用。现在，您可以直接将实际时钟频率值传递给 flash 配置结构。下为配置 80MHz flash 频率的示例：
+
+.. code-block:: c
+  
+    esp_flash_spi_device_config_t dev_cfg = {
+        // Other members
+        .freq_mhz = 80,
+        // Other members
+    };
+
+旧版 SPI flash 驱动
+^^^^^^^^^^^^^^^^^^^^^^^
+
+为了使 SPI flash 驱动更为稳定，v5.0 已经删除旧版 SPI flash 驱动。旧版 SPI flash 驱动程序是指自 v3.0 以来的默认 SPI flash 驱动程序，以及自 v4.0 以来启用配置选项 ``CONFIG_SPI_FLASH_USE_LEGACY_IMPL`` 的 SPI flash 驱动。从 v5.0 开始，我们将不再支持旧版 SPI flash 驱动程序。因此，旧版驱动 API 和 ``CONFIG_SPI_FLASH_USE_LEGACY_IMPL`` 配置选项均被删除，请改用新 SPI flash 驱动的 API。
+
+.. list-table::
+    :widths: 50 50
+    :header-rows: 1
+
+    * - 删除项目
+      - 替代项目
+    * - ``spi_flash_erase_sector()``
+      - ``esp_flash_erase_region()``
+    * - ``spi_flash_erase_range()``
+      - ``esp_flash_erase_region()``
+    * - ``spi_flash_write()``
+      - ``esp_flash_write()``
+    * - ``spi_flash_read()``
+      - ``esp_flash_read()``
+    * - ``spi_flash_write_encrypted()``
+      - ``esp_flash_write_encrypted()``
+    * - ``spi_flash_read_encrypted()``
+      - ``esp_flash_read_encrypted()``
+
+.. note::
+
+    带有前缀 ``esp_flash`` 的新函数接受额外的 ``esp_flash_t*`` 参数。您可以直接将其设置为 NULL，从而使函数运行主 flash (``esp_flash_default_chip``)。
+
+由于系统函数不再是公共函数， ``esp_spi_flash.h`` 头文件已停止使用。若要使用 flash 映射 API，请使用 ``spi_flash_mmap.h``。

From 91c2928ff5cb2c9ee1f4d1d3bebb052f1c8104f5 Mon Sep 17 00:00:00 2001
From: laokaiyao <laokaiyao@espressif.com>
Date: Fri, 9 Sep 2022 14:56:46 +0800
Subject: [PATCH 397/665] touch_sensor: add esp_timer error check

---
 components/driver/esp32/touch_sensor.c | 27 +++++++++++++-------------
 1 file changed, 14 insertions(+), 13 deletions(-)

diff --git a/components/driver/esp32/touch_sensor.c b/components/driver/esp32/touch_sensor.c
index f2c49e5fb8..3e65a7fcf2 100644
--- a/components/driver/esp32/touch_sensor.c
+++ b/components/driver/esp32/touch_sensor.c
@@ -457,12 +457,11 @@ esp_err_t touch_pad_filter_start(uint32_t filter_period_ms)
     ESP_RETURN_ON_FALSE(filter_period_ms >= portTICK_PERIOD_MS, ESP_ERR_INVALID_ARG, TOUCH_TAG,  "Touch pad filter period error");
     ESP_RETURN_ON_FALSE(rtc_touch_mux, ESP_ERR_INVALID_STATE, TOUCH_TAG,  "Touch pad not initialized");
 
+    esp_err_t ret = ESP_OK;
     xSemaphoreTake(rtc_touch_mux, portMAX_DELAY);
     if (s_touch_pad_filter == NULL) {
         s_touch_pad_filter = (touch_pad_filter_t *) calloc(1, sizeof(touch_pad_filter_t));
-        if (s_touch_pad_filter == NULL) {
-            goto err_no_mem;
-        }
+        ESP_GOTO_ON_FALSE(s_touch_pad_filter, ESP_ERR_NO_MEM, err_no_mem, TOUCH_TAG, "no memory for filter");
     }
     if (s_touch_pad_filter->timer == NULL) {
         esp_timer_create_args_t timer_cfg = {
@@ -472,23 +471,25 @@ esp_err_t touch_pad_filter_start(uint32_t filter_period_ms)
             .name = "touch filter timer",
             .skip_unhandled_events = true,
         };
-        esp_timer_create(&timer_cfg, &(s_touch_pad_filter->timer));
-        if (s_touch_pad_filter->timer == NULL) {
-            free(s_touch_pad_filter);
-            s_touch_pad_filter = NULL;
-            goto err_no_mem;
-        }
+        ESP_GOTO_ON_ERROR(esp_timer_create(&timer_cfg, &(s_touch_pad_filter->timer)),
+                          err_timer_create, TOUCH_TAG, "failed to create the filter timer");
         s_touch_pad_filter->period = filter_period_ms;
         touch_pad_filter_cb(NULL); // Trigger once immediately to get the initial raw value
-        esp_timer_start_periodic(s_touch_pad_filter->timer, filter_period_ms * 1000);
+        ESP_GOTO_ON_ERROR(esp_timer_start_periodic(s_touch_pad_filter->timer, filter_period_ms * 1000),
+                          err_timer_start, TOUCH_TAG, "failed to start the filter timer");
     }
+
     xSemaphoreGive(rtc_touch_mux);
+    return ret;
 
-    return ESP_OK;
-
+err_timer_start:
+    esp_timer_delete(s_touch_pad_filter->timer);
+err_timer_create:
+    free(s_touch_pad_filter);
+    s_touch_pad_filter = NULL;
 err_no_mem:
     xSemaphoreGive(rtc_touch_mux);
-    return ESP_ERR_NO_MEM;
+    return ret;
 }
 
 esp_err_t touch_pad_filter_stop(void)

From b3c39d2324630724e60e6c4731e8b3e9e16457f3 Mon Sep 17 00:00:00 2001
From: Abhik Roy <abhik.roy@espressif.com>
Date: Thu, 8 Sep 2022 16:11:14 +0530
Subject: [PATCH 398/665] examples/socket: Fix for send() failure handling.

Closes https://github.com/espressif/esp-idf/issues/9475
---
 examples/protocols/sockets/tcp_server/main/tcp_server.c | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/examples/protocols/sockets/tcp_server/main/tcp_server.c b/examples/protocols/sockets/tcp_server/main/tcp_server.c
index 6f73e85901..157a19784e 100644
--- a/examples/protocols/sockets/tcp_server/main/tcp_server.c
+++ b/examples/protocols/sockets/tcp_server/main/tcp_server.c
@@ -53,6 +53,8 @@ static void do_retransmit(const int sock)
                 int written = send(sock, rx_buffer + (len - to_write), to_write, 0);
                 if (written < 0) {
                     ESP_LOGE(TAG, "Error occurred during sending: errno %d", errno);
+                    // Failed to retransmit, giving up
+                    return;
                 }
                 to_write -= written;
             }

From 6dfac0dd682bda0e52d64259758505b95409ab34 Mon Sep 17 00:00:00 2001
From: Omar Chebib <omar.chebib@espressif.com>
Date: Wed, 7 Sep 2022 14:20:00 +0800
Subject: [PATCH 399/665] example: add an example to show how to wrap functions
 in IDF and bootloader

A section in the documentation has also been added to talk about the wrap feature of the linker.
---
 docs/en/api-guides/build-system.rst           | 15 +++++
 examples/build_system/wrappers/CMakeLists.txt |  6 ++
 examples/build_system/wrappers/README.md      | 57 +++++++++++++++++++
 .../my_boot_message/CMakeLists.txt            | 13 +++++
 .../my_boot_message/wrapper.c                 | 24 ++++++++
 .../build_system/wrappers/main/CMakeLists.txt |  9 +++
 .../build_system/wrappers/main/app_wrapper.c  | 33 +++++++++++
 7 files changed, 157 insertions(+)
 create mode 100644 examples/build_system/wrappers/CMakeLists.txt
 create mode 100644 examples/build_system/wrappers/README.md
 create mode 100644 examples/build_system/wrappers/bootloader_components/my_boot_message/CMakeLists.txt
 create mode 100644 examples/build_system/wrappers/bootloader_components/my_boot_message/wrapper.c
 create mode 100644 examples/build_system/wrappers/main/CMakeLists.txt
 create mode 100644 examples/build_system/wrappers/main/app_wrapper.c

diff --git a/docs/en/api-guides/build-system.rst b/docs/en/api-guides/build-system.rst
index 1a83795142..f38e0c81ad 100644
--- a/docs/en/api-guides/build-system.rst
+++ b/docs/en/api-guides/build-system.rst
@@ -655,6 +655,21 @@ Take care when adding configuration values in this file, as they will be include
 
 ``project_include.cmake`` files are used inside ESP-IDF, for defining project-wide build features such as ``esptool.py`` command line arguments and the ``bootloader`` "special app".
 
+Wrappers to redefine or extend existing functions
+-------------------------------------------------
+
+Thanks to the linker's wrap feature, it is possible to redefine or extend the behavior of an existing ESP-IDF function. To do so, you will need to provide the following CMake declaration in your project's ``CMakeLists.txt`` file:
+
+.. code-block:: cmake
+
+    target_link_libraries(${COMPONENT_LIB} INTERFACE "-Wl,--wrap=function_to_redefine")
+
+Where ``function_to_redefine`` is the name of the function to redefine or extend. This option will let the linker replace all the calls to ``function_to_redefine`` functions in the binary libraries be changed to calls to ``__wrap_function_to_redefine`` function. Thus, you must define this new symbol in your application.
+
+The linker will provide a new symbol named ``__real_function_to_redefine`` which points to the former implementation of the function to redefine. It can be called from the new implementation, making it an extension of the former one.
+
+This mechanism is shown in the example :example:`build_system/wrappers`. Check its ``README.md`` for more details.
+
 .. _config_only_component:
 
 Configuration-Only Components
diff --git a/examples/build_system/wrappers/CMakeLists.txt b/examples/build_system/wrappers/CMakeLists.txt
new file mode 100644
index 0000000000..1457f6eb9b
--- /dev/null
+++ b/examples/build_system/wrappers/CMakeLists.txt
@@ -0,0 +1,6 @@
+# The following lines of boilerplate have to be in your project's
+# CMakeLists in this exact order for cmake to work correctly
+cmake_minimum_required(VERSION 3.16)
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+project(wrappers)
diff --git a/examples/build_system/wrappers/README.md b/examples/build_system/wrappers/README.md
new file mode 100644
index 0000000000..05d28f1ac9
--- /dev/null
+++ b/examples/build_system/wrappers/README.md
@@ -0,0 +1,57 @@
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- |
+
+# Using wrapper to redefine IDF functions
+
+This examples shows a linker feature that will let anyone redefine or override any public function included in both ESP-IDF and the bootloader.
+
+Thanks to this, it is possible to modify the default behavior of a function or extend it.
+
+## Building this example
+
+To build this example, set the target first:
+```
+# Build for ESP32-C3 for example 
+idf.py set-target esp32c3
+```
+
+Launch the build:
+```
+idf.py build
+```
+
+Finally, flash it and check the monitor:
+```
+idf.py flash monitor
+```
+
+## Expected output
+
+This example will redefine the bootloader's `bootloader_print_banner` function and IDF's `esp_restart` function.
+
+Thus in the monitor, the following messages should appear:
+```
+I (30) boot-wrapper: message from a bootloader wrapper
+[...]
+Restarting in 5 seconds...
+Restarting is progress...
+[...]
+```
+
+This shows that functions have been redefined successfully.
+
+## How does it work?
+
+When redefining a function, the option `-Wl,--wrap=a_common_idf_function` will tell the linker to replace all the occurrences of `a_common_idf_function` function calls in the code and precompiled libraries to `__wrap_a_common_idf_function`. Thus, the application should now provide such symbol.
+
+Moreover, the linker will also provide a new symbol, `__real_a_common_idf_function`, which points to the former function implementation. This is very handy if the new redefinition needs to call the former implementation at some point.
+
+## Limitations
+
+Because the wrapping system happens at link time, the function to redefine must be global. Indeed, functions marked as `static` won't be visible by the linker and thus, cannot be replaced.
+
+Moreover, even though it is not recommended, it is also possible to wrap IDF internal functions that are not marked as `static`. However, keep in mind that such function may be renamed or removed from one IDF version to another. Therefore, after upgrading IDF, make sure the functions you redefine have not been renamed or removed.
+
+Finally, wrapping certain functions may lead to bugs or undefined behavior, for example, redefining a function in IRAM by a function in flash may lead to exceptions at runtime.
+
+Overall, this wrapping method should be used at your own risk.
diff --git a/examples/build_system/wrappers/bootloader_components/my_boot_message/CMakeLists.txt b/examples/build_system/wrappers/bootloader_components/my_boot_message/CMakeLists.txt
new file mode 100644
index 0000000000..c8683aa677
--- /dev/null
+++ b/examples/build_system/wrappers/bootloader_components/my_boot_message/CMakeLists.txt
@@ -0,0 +1,13 @@
+# Since the IDF bootloader is part of a project different from the application one, we cannot put bootloader wrappers
+# inside the application. Thus, we need to create this bootloader component, which will be included inside the
+# final bootloader binary, to store our wrappers.
+idf_component_register(SRCS "wrapper.c"
+                       # Since our source file doesn't contain any symbol strictly required by the linker, the latter
+                       # may completely omit it and discard out wrapper. Thus, the following option will force it to
+                       # include our object file inside the final binary.
+                       WHOLE_ARCHIVE)
+
+# Tell the linker that we want to redefine the function named `bootloader_print_banner`.
+# We must now define a function named __wrap_bootloader_print_banner, which has the same
+# signature as the former implementation.
+target_link_libraries(${COMPONENT_LIB} INTERFACE "-Wl,--wrap=bootloader_print_banner")
diff --git a/examples/build_system/wrappers/bootloader_components/my_boot_message/wrapper.c b/examples/build_system/wrappers/bootloader_components/my_boot_message/wrapper.c
new file mode 100644
index 0000000000..b972017fdf
--- /dev/null
+++ b/examples/build_system/wrappers/bootloader_components/my_boot_message/wrapper.c
@@ -0,0 +1,24 @@
+/*
+ * SPDX-FileCopyrightText: 2010-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: CC0-1.0
+ */
+#include "esp_log.h"
+
+static const char *TAG = "boot-wrapper";
+
+/**
+ * Declare the following symbol in order to have access to the original function implementation
+ */
+extern void __real_bootloader_print_banner(void);
+
+/**
+ * Extend the bootloader's print banner function.
+ */
+void __wrap_bootloader_print_banner(void)
+{
+    /* Let's first let the original code run */
+    __real_bootloader_print_banner();
+    /* and then extend it by printing another message */
+    ESP_LOGI(TAG, "message from a bootloader wrapper");
+}
diff --git a/examples/build_system/wrappers/main/CMakeLists.txt b/examples/build_system/wrappers/main/CMakeLists.txt
new file mode 100644
index 0000000000..438e36444a
--- /dev/null
+++ b/examples/build_system/wrappers/main/CMakeLists.txt
@@ -0,0 +1,9 @@
+# For this component, contraty to the bootloader's one, we don't need the WHOLE_ARCHIVE option.
+# This is due to the fact that this source file, app_wrapper.c, contains a strong symbol that is required by the linker
+# in order to generate the final binary: `app_main`. Thus, the whole app_wrapper object file, including the wrapper
+# it contains, will be included inside the application binary.
+idf_component_register(SRCS "app_wrapper.c")
+
+# Tell the linker that we want to redefine the function named `esp_restart`.
+# We must now define a function named __wrap_esp_restart, which has the same signature as the former implementation.
+target_link_libraries(${COMPONENT_LIB} INTERFACE "-Wl,--wrap=esp_restart")
diff --git a/examples/build_system/wrappers/main/app_wrapper.c b/examples/build_system/wrappers/main/app_wrapper.c
new file mode 100644
index 0000000000..64a210bdeb
--- /dev/null
+++ b/examples/build_system/wrappers/main/app_wrapper.c
@@ -0,0 +1,33 @@
+/*
+ * SPDX-FileCopyrightText: 2010-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: CC0-1.0
+ */
+
+#include <stdio.h>
+#include "sdkconfig.h"
+#include "freertos/FreeRTOS.h"
+#include "freertos/task.h"
+
+/**
+ * Declare the symbol pointing to the former implementation of esp_restart function
+ */
+extern void __real_esp_restart(void);
+
+
+/**
+ * Redefine esp_restart function to print a message before actually restarting
+ */
+void __wrap_esp_restart(void)
+{
+    printf("Restarting in progress...\n");
+    /* Call the former implementation to actually restart the board */
+    __real_esp_restart();
+}
+
+void app_main(void)
+{
+    printf("Restarting in 5 seconds...\n");
+    vTaskDelay(5000 / portTICK_PERIOD_MS);
+    esp_restart();
+}

From be389496e14df713c4ec79dcf9fe6c659a34a5c6 Mon Sep 17 00:00:00 2001
From: Shang Zhou <shangzhou@espressif.com>
Date: Thu, 1 Sep 2022 17:33:46 +0800
Subject: [PATCH 400/665] docs: sync up CN and EN versions for build-system and
 partition-tables

---
 docs/en/api-guides/build-system.rst        | 49 +++++++++++-----------
 docs/en/api-guides/partition-tables.rst    | 10 ++---
 docs/zh_CN/api-guides/build-system.rst     | 22 +++++-----
 docs/zh_CN/api-guides/partition-tables.rst |  5 +++
 4 files changed, 45 insertions(+), 41 deletions(-)

diff --git a/docs/en/api-guides/build-system.rst b/docs/en/api-guides/build-system.rst
index 1a83795142..f441e4ef2b 100644
--- a/docs/en/api-guides/build-system.rst
+++ b/docs/en/api-guides/build-system.rst
@@ -80,7 +80,7 @@ If using CMake with ``ninja`` or ``make``, there are also targets for more of th
 
 .. _flash-with-ninja-or-make:
 
-Flashing with ninja or make
+Flashing with Ninja or Make
 ^^^^^^^^^^^^^^^^^^^^^^^^^^^
 
 It's possible to build and flash directly from ninja or make by running a target like::
@@ -129,7 +129,7 @@ If using an IDE with CMake, setting the ``PYTHON`` value as a CMake cache overri
 
 To manage the Python version more generally via the command line, check out the tools pyenv_ or virtualenv_. These let you change the default Python version.
 
-Possible issues
+Possible Issues
 ^^^^^^^^^^^^^^^^^^^^^
 
 The user of ``idf.py`` may sometimes experience ``ImportError`` described below.
@@ -234,7 +234,7 @@ To set these variables, use the `cmake set command <cmake set_>`_ ie ``set(VARIA
 
 .. _rename-main:
 
-Renaming ``main`` component
+Renaming ``main`` Component
 ----------------------------
 
 The build system provides special treatment to the ``main`` component. It is a component that gets automatically added to the build provided that it is in the expected location, PROJECT_DIR/main. All other components in the build are also added as its dependencies, saving the user from hunting down dependencies and providing a build that works right out of the box. Renaming the ``main`` component causes the loss of these behind-the-scenes heavy lifting, requiring the user to specify the location of the newly renamed component and manually specifying its dependencies. Specifically, the steps to renaming ``main`` are as follows:
@@ -244,7 +244,7 @@ The build system provides special treatment to the ``main`` component. It is a c
 3. Specify the dependencies in the renamed component's CMakeLists.txt file via REQUIRES or PRIV_REQUIRES arguments :ref:`on component registration<cmake_minimal_component_cmakelists>`.
 
 
-Overriding default build specifications
+Overriding Default Build Specifications
 ---------------------------------------
 
 The build sets some global build specifications (compile flags, definitions, etc.) that gets used in compiling all sources from all components.
@@ -281,7 +281,7 @@ When CMake runs to configure the project, it logs the components included in the
 
 .. _cmake-components-same-name:
 
-Multiple components with the same name
+Multiple Components with the Same Name
 --------------------------------------
 
 When ESP-IDF is collecting all the components to compile, it will do this in the order specified by ``COMPONENT_DIRS``; by default, this means ESP-IDF's internal components first (``IDF_PATH/components``), then any components in directories specified in ``EXTRA_COMPONENT_DIRS``, and finally the project's components (``PROJECT_DIR/components``). If two or more of these directories contain component sub-directories with the same name, the component in the last place searched is used. This allows, for example, overriding ESP-IDF components with a modified version by copying that component from the ESP-IDF components directory to the project components directory and then modifying it there. If used in this way, the ESP-IDF directory itself can remain untouched.
@@ -333,8 +333,7 @@ The following variables are set at the project level, but available for use in c
 Build/Project Variables
 ------------------------
 
-The following are some project/build variables that are available as build properties and whose values can be queried using ``idf_build_get_property``
-from the component CMakeLists.txt:
+The following are some project/build variables that are available as build properties and whose values can be queried using ``idf_build_get_property`` from the component CMakeLists.txt:
 
 - ``PROJECT_NAME``: Name of the project, as set in project CMakeLists.txt file.
 - ``PROJECT_DIR``: Absolute path of the project directory containing the project CMakeLists. Same as the ``CMAKE_SOURCE_DIR`` variable.
@@ -403,7 +402,7 @@ Component Requirements
 
 When compiling each component, the ESP-IDF build system recursively evaluates its dependencies. This means each component needs to declare the components that it depends on ("requires").
 
-When writing a component
+When Writing a Component
 ------------------------
 
 .. code-block:: cmake
@@ -426,7 +425,7 @@ If a components only supports some target chips (values of ``IDF_TARGET``) then
 
 .. _example component requirements:
 
-Example of component requirements
+Example of Component Requirements
 ---------------------------------
 
 Imagine there is a ``car`` component, which uses the ``engine`` component, which uses the ``spark_plug`` component:
@@ -445,7 +444,7 @@ Imagine there is a ``car`` component, which uses the ``engine`` component, which
                                               - spark_plug.c
                                               - spark_plug.h
 
-Car component
+Car Component
 ^^^^^^^^^^^^^
 
 .. highlight:: c
@@ -476,7 +475,7 @@ This means the ``car/CMakeLists.txt`` file needs to declare that ``car`` require
 - ``INCLUDE_DIRS`` gives the list of public include directories for this component. Because the public interface is ``car.h``, the directory containing ``car.h`` is listed here.
 - ``REQUIRES`` gives the list of components required by the public interface of this component. Because ``car.h`` is a public header and includes a header from ``engine``, we include ``engine`` here. This makes sure that any other component which includes ``car.h`` will be able to recursively include the required ``engine.h`` also.
 
-Engine component
+Engine Component
 ^^^^^^^^^^^^^^^^
 
 .. highlight:: c
@@ -537,21 +536,21 @@ Each component's source file is compiled with these include path directories, as
 - The ``INCLUDE_DIRS`` belonging to all other components listed in the ``REQUIRES`` and ``PRIV_REQUIRES`` parameters (ie all the current component's public and private dependencies).
 - Recursively, all of the ``INCLUDE_DIRS`` of those components ``REQUIRES`` lists (ie all public dependencies of this component's dependencies, recursively expanded).
 
-Main component requirements
+Main Component Requirements
 ---------------------------
 
 The component named ``main`` is special because it automatically requires all other components in the build. So it's not necessary to pass ``REQUIRES`` or ``PRIV_REQUIRES`` to this component. See :ref:`renaming main <rename-main>` for a description of what needs to be changed if no longer using the ``main`` component.
 
 .. _component-common-requirements:
 
-Common component requirements
+Common Component Requirements
 -----------------------------
 
 To avoid duplication, every component automatically requires some "common" IDF components even if they are not mentioned explicitly. Headers from these components can always be included.
 
 The list of common components is: cxx, newlib, freertos, esp_hw_support, heap, log, soc, hal, esp_rom, esp_common, esp_system, xtensa/riscv.
 
-Including components in the build
+Including Components in the Build
 ----------------------------------
 
 - By default, every component is included in the build.
@@ -607,7 +606,7 @@ See the `target_link_libraries`_ documentation for more information about this C
 
 .. _component-requirements-implementation:
 
-Requirements in the build system implementation
+Requirements in the Build System Implementation
 -----------------------------------------------
 
 - Very early in the CMake configuration process, the script ``expand_requirements.cmake`` is run. This script does a partial evaluation of all component CMakeLists.txt files and builds a graph of component requirements (this :ref:`graph may have cycles <component-circular-dependencies>`). The graph is used to generate a file ``component_depends.cmake`` in the build directory.
@@ -699,7 +698,7 @@ Here are some more advanced examples of component CMakeLists files.
 
 .. _add_conditional_config:
 
-Adding conditional configuration
+Adding Conditional Configuration
 --------------------------------
 
 The configuration system can be used to conditionally compile some files depending on the options selected in the project configuration.
@@ -765,7 +764,7 @@ This can also be used to select or stub out an implementation, as such:
     idf_component_register(SRCS "${srcs}"
                         ...)
 
-Conditions which depend on the target
+Conditions Which Depend on the Target
 -------------------------------------
 
 The current target is available to CMake files via ``IDF_TARGET`` variable.
@@ -861,7 +860,7 @@ ESP-IDF has a feature called linker script generation that enables components to
 
 .. _component-build-full-override:
 
-Fully Overriding The Component Build Process
+Fully Overriding the Component Build Process
 --------------------------------------------
 
 .. highlight:: cmake
@@ -908,8 +907,8 @@ Obviously, there are cases where all these recipes are insufficient for a certai
 
 .. _ADDITIONAL_MAKE_CLEAN_FILES_note:
 
-ExternalProject dependencies, clean builds
-^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
+ExternalProject Dependencies and Clean Builds
+^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
 
 CMake has some unusual behaviour around external project builds:
 
@@ -924,7 +923,7 @@ The best of these approaches for building an external project will depend on the
 
 .. _custom-sdkconfig-defaults:
 
-Custom sdkconfig defaults
+Custom Sdkconfig Defaults
 =========================
 
 For example projects or other projects where you don't want to specify a full sdkconfig configuration, but you do want to override some key values from the ESP-IDF defaults, it is possible to create a file ``sdkconfig.defaults`` in the project directory. This file will be used when creating a new config from scratch, or when any new config value hasn't yet been set in the ``sdkconfig`` file.
@@ -935,7 +934,7 @@ When specifying multiple files, use a semicolon as the list separator. Files lis
 
 Some of the IDF examples include a ``sdkconfig.ci`` file. This is part of the continuous integration (CI) test framework and is ignored by the normal build process.
 
-Target-dependent sdkconfig defaults
+Target-dependent Sdkconfig Defaults
 -----------------------------------
 
 In addition to ``sdkconfig.defaults`` file, build system will also load defaults from ``sdkconfig.defaults.TARGET_NAME`` file, where ``TARGET_NAME`` is the value of ``IDF_TARGET``. For example, for ``esp32`` target, default settings will be taken from ``sdkconfig.defaults`` first, and then from ``sdkconfig.defaults.esp32``.
@@ -946,7 +945,7 @@ For example, if ``SDKCONFIG_DEFAULTS="sdkconfig.defaults;sdkconfig_devkit1"``, a
 
 .. _flash_parameters:
 
-Flash arguments
+Flash Arguments
 ===============
 
 There are some scenarios that we want to flash the target board without IDF. For this case we want to save the built binaries, esptool.py and esptool write_flash arguments. It's simple to write a script to save binaries and esptool.py.
@@ -1025,7 +1024,7 @@ It is also possible to wrap a third-party library to be used as a component in t
 
 The CMake variable ``ESP_PLATFORM`` is set to 1 whenever the ESP-IDF build system is being used. Tests such as ``if (ESP_PLATFORM)`` can be used in generic CMake code if special IDF-specific logic is required.
 
-Using ESP-IDF components from external libraries
+Using ESP-IDF Components from External Libraries
 ------------------------------------------------
 
 The above example assumes that the external library ``foo`` (or ``tinyxml`` in the case of the ``import_lib`` example) doesn't need to use any ESP-IDF APIs apart from common APIs such as libc, libstdc++, etc. If the external library needs to use APIs provided by other ESP-IDF components, this needs to be specified in the external CMakeLists.txt file by adding a dependency on the library target ``idf::<componentname>``.
@@ -1480,7 +1479,7 @@ No Longer Necessary
 - In the legacy Make-based build system, it is required to also set ``COMPONENT_SRCDIRS`` if ``COMPONENT_SRCS`` is set. In CMake, the equivalent is not necessary i.e. specifying ``SRC_DIRS`` to ``idf_component_register`` if ``SRCS`` is also specified (in fact, ``SRCS`` is ignored if ``SRC_DIRS`` is specified).
 
 
-Flashing from make
+Flashing from Make
 ------------------
 
 ``make flash`` and similar targets still work to build and flash. However, project ``sdkconfig`` no longer specifies serial port and baud rate. Environment variables can be used to override these. See :ref:`flash-with-ninja-or-make` for more details.
diff --git a/docs/en/api-guides/partition-tables.rst b/docs/en/api-guides/partition-tables.rst
index 6abf0e643a..0fb17fbeb9 100644
--- a/docs/en/api-guides/partition-tables.rst
+++ b/docs/en/api-guides/partition-tables.rst
@@ -66,12 +66,12 @@ The CSV format is the same format as printed in the summaries shown above. Howev
 * Each non-comment line in the CSV file is a partition definition.
 * The "Offset" field for each partition is empty. The gen_esp32part.py tool fills in each blank offset, starting after the partition table and making sure each partition is aligned correctly.
 
-Name field
+Name Field
 ~~~~~~~~~~
 
 Name field can be any meaningful name. It is not significant to the {IDF_TARGET_NAME}. The maximum length of names is 16 bytes, including one null terminator. Names longer than the maximum length will be truncated.
 
-Type field
+Type Field
 ~~~~~~~~~~
 
 Partition type field can be specified as ``app`` (0x00) or ``data`` (0x01). Or it can be a number 0-254 (or as hex 0x00-0xFE). Types 0x00-0x3F are reserved for ESP-IDF core functions.
@@ -134,7 +134,7 @@ See enum :cpp:type:`esp_partition_subtype_t` for the full list of subtypes defin
 Extra Partition SubTypes
 ~~~~~~~~~~~~~~~~~~~~~~~~
 
-A component can define a new partition subtype by setting the ``EXTRA_PARTITION_SUBTYPES`` property. This property is a CMake list, each entry of which is a comma separated string with ``<type>, <subtype>, <value>`` format. The build system uses this property to add extra subtypes and creates fields named ``ESP_PARTITION_SUBTYPE_<type>_<subtype>`` in :cpp:type:`esp_partition_type_t`. The project can use this subtype to define partitions in the partitions table CSV file and use the new fields in :cpp:type:`esp_partition_type_t`.
+A component can define a new partition subtype by setting the ``EXTRA_PARTITION_SUBTYPES`` property. This property is a CMake list, each entry of which is a comma separated string with ``<type>, <subtype>, <value>`` format. The build system uses this property to add extra subtypes and creates fields named ``ESP_PARTITION_SUBTYPE_<type>_<subtype>`` in :cpp:type:`esp_partition_subtype_t`. The project can use this subtype to define partitions in the partitions table CSV file and use the new fields in :cpp:type:`esp_partition_subtype_t`.
 
 Offset & Size
 ~~~~~~~~~~~~~
@@ -189,7 +189,7 @@ Currently these checks are performed for the following binaries:
 
    Although the build process will fail if the size check returns an error, the binary files are still generated and can be flashed (although they may not work if they are too large for the available space.)
 
-MD5 checksum
+MD5 Checksum
 ~~~~~~~~~~~~
 
 The binary format of the partition table contains an MD5 checksum computed based on the partition table. This checksum is used for checking the integrity of the partition table during the boot.
@@ -203,7 +203,7 @@ The binary format of the partition table contains an MD5 checksum computed based
     The MD5 checksum generation can be disabled by the ``--disable-md5sum`` option of ``gen_esp32part.py`` or by the :ref:`CONFIG_PARTITION_TABLE_MD5` option.
 
 
-Flashing the partition table
+Flashing the Partition Table
 ----------------------------
 
 * ``idf.py partition-table-flash``: will flash the partition table with esptool.py.
diff --git a/docs/zh_CN/api-guides/build-system.rst b/docs/zh_CN/api-guides/build-system.rst
index e760b8746d..df5b52a40a 100644
--- a/docs/zh_CN/api-guides/build-system.rst
+++ b/docs/zh_CN/api-guides/build-system.rst
@@ -335,7 +335,6 @@ ESP-IDF 在搜索所有待构建的组件时，会按照 ``COMPONENT_DIRS`` 指
 
 以下是可作为构建属性的构建/项目变量，可通过组件 CMakeLists.txt 中的 ``idf_build_get_property`` 查询其变量值。
 
-
 - ``PROJECT_NAME``：项目名，在项目 CMakeLists.txt 文件中设置。
 - ``PROJECT_DIR``：项目目录（包含项目 CMakeLists 文件）的绝对路径，与 ``CMAKE_SOURCE_DIR`` 变量相同。
 - ``COMPONENTS``：此次构建中包含的所有组件的名称，具体格式为用分号隔开的 CMake 列表。
@@ -343,6 +342,7 @@ ESP-IDF 在搜索所有待构建的组件时，会按照 ``COMPONENT_DIRS`` 指
 - ``IDF_VERSION_MAJOR``、 ``IDF_VERSION_MINOR``、 ``IDF_VERSION_PATCH``: ESP-IDF 的组件版本，可用于条件表达式。请注意这些信息的精确度不如 ``IDF_VER`` 变量，版本号 ``v4.0-dev-*``， ``v4.0-beta1``， ``v4.0-rc1`` 和 ``v4.0`` 对应的 ``IDF_VERSION_*`` 变量值是相同的，但是 ``IDF_VER`` 的值是不同的。
 - ``IDF_TARGET``：项目的硬件目标名称。
 - ``PROJECT_VER``：项目版本号。
+- ``EXTRA_PARTITION_SUBTYPES``：CMake 列表，用于创建额外的分区子类型。子类型的描述由字符串组成，以逗号为分隔，格式为 ``type_name, subtype_name, numeric_value``。组件可通过此列表，添加新的子类型。
 
   * 如果设置 :ref:`CONFIG_APP_PROJECT_VER_FROM_CONFIG` 选项，将会使用 :ref:`CONFIG_APP_PROJECT_VER` 的值。
   * 或者，如果在项目 CMakeLists.txt 文件中设置了 ``PROJECT_VER`` 变量，则该变量值可以使用。
@@ -626,12 +626,12 @@ CMake 通常会在链接器命令行上重复两次组件库名称来自动处
 .. _override_project_config:
 
 覆盖项目的部分设置
-------------------
+=====================
 
 .. _project_include.cmake:
 
 project_include.cmake
-^^^^^^^^^^^^^^^^^^^^^
+---------------------
 
 如果组件的某些构建行为需要在组件 CMakeLists 文件之前被执行，您可以在组件目录下创建名为 ``project_include.cmake`` 的文件，``project.cmake`` 在运行过程中会导入此 CMake 文件。
 
@@ -646,7 +646,7 @@ project_include.cmake
 在 ``project_include.cmake`` 文件中设置变量或目标时要格外小心，这些值被包含在项目的顶层 CMake 文件中，因此他们会影响或破坏所有组件的功能。
 
 KConfig.projbuild
-^^^^^^^^^^^^^^^^^
+-----------------
 
 与 ``project_include.cmake`` 类似，也可以为组件定义一个 KConfig 文件以实现全局的 :ref:`component-configuration`。如果要在 menuconfig 的顶层添加配置选项，而不是在 “Component Configuration” 子菜单中，则可以在 ``CMakeLists.txt`` 文件所在目录的 KConfig.projbuild 文件中定义这些选项。
 
@@ -657,12 +657,12 @@ KConfig.projbuild
 .. _config_only_component:
 
 仅配置组件
-^^^^^^^^^^
+===========
 
 仅配置组件是一类不包含源文件的特殊组件，仅包含 ``Kconfig.projbuild``、``KConfig`` 和 ``CMakeLists.txt`` 文件，该 ``CMakeLists.txt`` 文件仅有一行代码，调用了 ``idf_component_register()`` 函数。此函数会将组件导入到项目构建中，但不会构建任何库，也不会将头文件添加到任何 include 搜索路径中。
 
 CMake 调试
-----------
+===========
 
 请查看 `CMake v3.16 官方文档`_ 获取更多关于 CMake_ 和 CMake 命令的信息。
 
@@ -679,7 +679,7 @@ CMake 调试
 .. _warn-undefined-variables:
 
 警告未定义的变量
-^^^^^^^^^^^^^^^^
+------------------
 
 默认情况下，``idf.py`` 在调用 CMake_ 时会给它传递 ``--warn-uninitialized`` 标志，如果在构建的过程中引用了未定义的变量，CMake_ 会打印警告。这对查找有错误的 CMake 文件非常有用。
 
@@ -1100,7 +1100,7 @@ ESP-IDF 提供了一个模板 CMake 项目，可以基于此轻松创建应用
 ESP-IDF CMake 构建系统 API
 ==============================
 
-idf 构建命令
+ESP-IDF 构建命令
 ------------------
 
 .. code-block:: none
@@ -1163,7 +1163,7 @@ idf 构建命令
 
 .. _cmake-build-properties:
 
-idf 构建属性
+ESP-IDF 构建属性
 --------------------
 
 可以通过使用构建命令 ``idf_build_get_property`` 来获取构建属性的值。例如，以下命令可以获取构建过程中使用的 Python 解释器的相关信息。
@@ -1201,7 +1201,7 @@ idf 构建属性
 - SDKCONFIG_JSON - 包含组件配置的 JSON 文件的完整路径；由 ``idf_build_process`` 设置。
 - SDKCONFIG_JSON_MENUS - 包含配置菜单的 JSON 文件的完整路径；由 ``idf_build_process`` 设置。
 
-idf 组件命令
+ESP-IDF 组件命令
 ----------------------
 
 .. code-block:: none
@@ -1262,7 +1262,7 @@ idf 组件命令
 
 .. _cmake-component-properties:
 
-idf 组件属性
+ESP-IDF 组件属性
 ------------------------
 
 组件的属性值可以通过使用构建命令 ``idf_component_get_property`` 来获取。例如，以下命令可以获取 ``freertos`` 组件的目录。
diff --git a/docs/zh_CN/api-guides/partition-tables.rst b/docs/zh_CN/api-guides/partition-tables.rst
index 5378660f20..ee5db60474 100644
--- a/docs/zh_CN/api-guides/partition-tables.rst
+++ b/docs/zh_CN/api-guides/partition-tables.rst
@@ -131,6 +131,11 @@ SubType 字段长度为 8 bit，内容与具体分区 Type 有关。目前，esp
 
 请注意如果用 C++ 编写，应用程序定义的子类型值需要转换为 :cpp:type:`esp_partition_type_t`，从而与 :ref:`分区 API<api-reference-partition-table>` 一起使用。
 
+额外分区 SubType 字段
+~~~~~~~~~~~~~~~~~~~~~~~~
+
+组件可以通过设置 ``EXTRA_PARTITION_SUBTYPES`` 属性来定义额外的分区子类型。 ``EXTRA_PARTITION_SUBTYPES`` 是一个 CMake 列表，其中的每个条目由字符串组成，以逗号为分隔，格式为 ``<type>, <subtype>, <value>``。构建系统通过该属性会自动添加额外的子类型，并在 :cpp:type:`esp_partition_subtype_t` 中插入名为 ``ESP_PARTITION_SUBTYPE_<type>_<subtype>`` 的字段。项目可以使用这个子类型来定义分区表 CSV 文件中的分区，并使用 :cpp:type:`esp_partition_subtype_t` 中的新字段。
+
 Offset 和 Size 字段
 ~~~~~~~~~~~~~~~~~~~
 

From 5aa688ad4ab48901bcf9fed019e034515d5463ae Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Fri, 9 Sep 2022 17:33:33 +0200
Subject: [PATCH 401/665] tools: update bundled root certificate in
 idf_tools.py

dl.espressif.com is now using the same root certificate as github.com.
This commit replaces the previously-used ISRG X1 root certificate
with the DigiCert Root CA certificate.
As a result, even if the certificates are not installed (as it happens
on macOS with python.org installers, if the user forgets to run
'Install Certificates.command'), the download is successful.

Related to https://github.com/espressif/esp-idf/issues/4081
---
 tools/idf_tools.py | 58 ++++++++++++++++++++--------------------------
 1 file changed, 25 insertions(+), 33 deletions(-)

diff --git a/tools/idf_tools.py b/tools/idf_tools.py
index f07786784c..cdaf963742 100755
--- a/tools/idf_tools.py
+++ b/tools/idf_tools.py
@@ -193,37 +193,29 @@ CURRENT_PLATFORM = Platforms.get(PYTHON_PLATFORM)
 EXPORT_SHELL = 'shell'
 EXPORT_KEY_VALUE = 'key-value'
 
-ISRG_X1_ROOT_CERT = u"""
+# "DigiCert Global Root CA"
+DIGICERT_ROOT_CERT = u"""
 -----BEGIN CERTIFICATE-----
-MIIFazCCA1OgAwIBAgIRAIIQz7DSQONZRGPgu2OCiwAwDQYJKoZIhvcNAQELBQAw
-TzELMAkGA1UEBhMCVVMxKTAnBgNVBAoTIEludGVybmV0IFNlY3VyaXR5IFJlc2Vh
-cmNoIEdyb3VwMRUwEwYDVQQDEwxJU1JHIFJvb3QgWDEwHhcNMTUwNjA0MTEwNDM4
-WhcNMzUwNjA0MTEwNDM4WjBPMQswCQYDVQQGEwJVUzEpMCcGA1UEChMgSW50ZXJu
-ZXQgU2VjdXJpdHkgUmVzZWFyY2ggR3JvdXAxFTATBgNVBAMTDElTUkcgUm9vdCBY
-MTCCAiIwDQYJKoZIhvcNAQEBBQADggIPADCCAgoCggIBAK3oJHP0FDfzm54rVygc
-h77ct984kIxuPOZXoHj3dcKi/vVqbvYATyjb3miGbESTtrFj/RQSa78f0uoxmyF+
-0TM8ukj13Xnfs7j/EvEhmkvBioZxaUpmZmyPfjxwv60pIgbz5MDmgK7iS4+3mX6U
-A5/TR5d8mUgjU+g4rk8Kb4Mu0UlXjIB0ttov0DiNewNwIRt18jA8+o+u3dpjq+sW
-T8KOEUt+zwvo/7V3LvSye0rgTBIlDHCNAymg4VMk7BPZ7hm/ELNKjD+Jo2FR3qyH
-B5T0Y3HsLuJvW5iB4YlcNHlsdu87kGJ55tukmi8mxdAQ4Q7e2RCOFvu396j3x+UC
-B5iPNgiV5+I3lg02dZ77DnKxHZu8A/lJBdiB3QW0KtZB6awBdpUKD9jf1b0SHzUv
-KBds0pjBqAlkd25HN7rOrFleaJ1/ctaJxQZBKT5ZPt0m9STJEadao0xAH0ahmbWn
-OlFuhjuefXKnEgV4We0+UXgVCwOPjdAvBbI+e0ocS3MFEvzG6uBQE3xDk3SzynTn
-jh8BCNAw1FtxNrQHusEwMFxIt4I7mKZ9YIqioymCzLq9gwQbooMDQaHWBfEbwrbw
-qHyGO0aoSCqI3Haadr8faqU9GY/rOPNk3sgrDQoo//fb4hVC1CLQJ13hef4Y53CI
-rU7m2Ys6xt0nUW7/vGT1M0NPAgMBAAGjQjBAMA4GA1UdDwEB/wQEAwIBBjAPBgNV
-HRMBAf8EBTADAQH/MB0GA1UdDgQWBBR5tFnme7bl5AFzgAiIyBpY9umbbjANBgkq
-hkiG9w0BAQsFAAOCAgEAVR9YqbyyqFDQDLHYGmkgJykIrGF1XIpu+ILlaS/V9lZL
-ubhzEFnTIZd+50xx+7LSYK05qAvqFyFWhfFQDlnrzuBZ6brJFe+GnY+EgPbk6ZGQ
-3BebYhtF8GaV0nxvwuo77x/Py9auJ/GpsMiu/X1+mvoiBOv/2X/qkSsisRcOj/KK
-NFtY2PwByVS5uCbMiogziUwthDyC3+6WVwW6LLv3xLfHTjuCvjHIInNzktHCgKQ5
-ORAzI4JMPJ+GslWYHb4phowim57iaztXOoJwTdwJx4nLCgdNbOhdjsnvzqvHu7Ur
-TkXWStAmzOVyyghqpZXjFaH3pO3JLF+l+/+sKAIuvtd7u+Nxe5AW0wdeRlN8NwdC
-jNPElpzVmbUq4JUagEiuTDkHzsxHpFKVK7q4+63SM1N95R1NbdWhscdCb+ZAJzVc
-oyi3B43njTOQ5yOf+1CceWxG1bQVs5ZufpsMljq4Ui0/1lvh+wjChP4kqKOJ2qxq
-4RgqsahDYVvTH9w7jXbyLeiNdd8XM2w9U/t7y0Ff/9yi0GE44Za4rF2LN9d11TPA
-mRGunUHBcnWEvgJBQl9nJEiU0Zsnvgc/ubhPgXRR4Xq37Z0j4r7g1SgEEzwxA57d
-emyPxgcYxn/eR44/KJ4EBs+lVDR3veyJm+kXQ99b21/+jh5Xos1AnX5iItreGCc=
+MIIDrzCCApegAwIBAgIQCDvgVpBCRrGhdWrJWZHHSjANBgkqhkiG9w0BAQUFADBh
+MQswCQYDVQQGEwJVUzEVMBMGA1UEChMMRGlnaUNlcnQgSW5jMRkwFwYDVQQLExB3
+d3cuZGlnaWNlcnQuY29tMSAwHgYDVQQDExdEaWdpQ2VydCBHbG9iYWwgUm9vdCBD
+QTAeFw0wNjExMTAwMDAwMDBaFw0zMTExMTAwMDAwMDBaMGExCzAJBgNVBAYTAlVT
+MRUwEwYDVQQKEwxEaWdpQ2VydCBJbmMxGTAXBgNVBAsTEHd3dy5kaWdpY2VydC5j
+b20xIDAeBgNVBAMTF0RpZ2lDZXJ0IEdsb2JhbCBSb290IENBMIIBIjANBgkqhkiG
+9w0BAQEFAAOCAQ8AMIIBCgKCAQEA4jvhEXLeqKTTo1eqUKKPC3eQyaKl7hLOllsB
+CSDMAZOnTjC3U/dDxGkAV53ijSLdhwZAAIEJzs4bg7/fzTtxRuLWZscFs3YnFo97
+nh6Vfe63SKMI2tavegw5BmV/Sl0fvBf4q77uKNd0f3p4mVmFaG5cIzJLv07A6Fpt
+43C/dxC//AH2hdmoRBBYMql1GNXRor5H4idq9Joz+EkIYIvUX7Q6hL+hqkpMfT7P
+T19sdl6gSzeRntwi5m3OFBqOasv+zbMUZBfHWymeMr/y7vrTC0LUq7dBMtoM1O/4
+gdW7jVg/tRvoSSiicNoxBN33shbyTApOB6jtSj1etX+jkMOvJwIDAQABo2MwYTAO
+BgNVHQ8BAf8EBAMCAYYwDwYDVR0TAQH/BAUwAwEB/zAdBgNVHQ4EFgQUA95QNVbR
+TLtm8KPiGxvDl7I90VUwHwYDVR0jBBgwFoAUA95QNVbRTLtm8KPiGxvDl7I90VUw
+DQYJKoZIhvcNAQEFBQADggEBAMucN6pIExIK+t1EnE9SsPTfrgT1eXkIoyQY/Esr
+hMAtudXH/vTBH1jLuG2cenTnmCmrEbXjcKChzUyImZOMkXDiqw8cvpOp/2PV5Adg
+06O/nVsJ8dWO41P0jmP6P6fbtGbfYmbW0W5BjfIttep3Sp+dWOIrWcBAI+0tKIJF
+PnlUkiaY4IBIqDfv8NZ5YBberOgOzW6sRBc4L0na4UU+Krk2U886UAb3LujEV0ls
+YSEY1QSteDwsOoBrp+uvFRTp2InBuThs4pFsiv9kuXclVzDAGySj4dzp30d8tbQk
+CAUw7C29C79Fv1C5qfPrmAESrciIxpg0X40KPMbp1ZWVbd4=
 -----END CERTIFICATE-----
 """
 
@@ -413,12 +405,12 @@ def download(url, destination):  # type: (str, str) -> None
     info(f'Destination: {destination}')
     try:
         ctx = None
-        # For dl.espressif.com, add the ISRG x1 root certificate.
+        # For dl.espressif.com and github.com, add the DigiCert root certificate.
         # This works around the issue with outdated certificate stores in some installations.
-        if 'dl.espressif.com' in url:
+        if 'dl.espressif.com' in url or 'github.com' in url:
             try:
                 ctx = ssl.create_default_context()
-                ctx.load_verify_locations(cadata=ISRG_X1_ROOT_CERT)
+                ctx.load_verify_locations(cadata=DIGICERT_ROOT_CERT)
             except AttributeError:
                 # no ssl.create_default_context or load_verify_locations cadata argument
                 # in Python <=2.7.8

From 89d132fe42a6f372a723025dbc87b03cd06aa30c Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Tue, 30 Aug 2022 02:26:32 +0200
Subject: [PATCH 402/665] tools: fix {install,export}.ps1 for IDF_PATH with
 spaces

Usage of IDF_PATH has to be quoted in case it contains spaces.
---
 export.ps1  | 10 +++++-----
 install.ps1 |  4 ++--
 2 files changed, 7 insertions(+), 7 deletions(-)

diff --git a/export.ps1 b/export.ps1
index 1843c81376..3ddbe32a0f 100644
--- a/export.ps1
+++ b/export.ps1
@@ -1,18 +1,18 @@
 #!/usr/bin/env pwsh
 $S = [IO.Path]::PathSeparator # path separator. WIN:';', UNIX:":"
 
-$IDF_PATH = $PSScriptRoot
+$IDF_PATH = "$PSScriptRoot"
 
 Write-Output "Setting IDF_PATH: $IDF_PATH"
-$env:IDF_PATH = $IDF_PATH
+$env:IDF_PATH = "$IDF_PATH"
 
 Write-Output "Checking Python compatibility"
-python $IDF_PATH/tools/python_version_checker.py
+python "$IDF_PATH/tools/python_version_checker.py"
 
 Write-Output "Adding ESP-IDF tools to PATH..."
 $OLD_PATH = $env:PATH.split($S) | Select-Object -Unique # array without duplicates
 # using idf_tools.py to get $envars_array to set
-$envars_raw = python $IDF_PATH/tools/idf_tools.py export --format key-value
+$envars_raw = python "$IDF_PATH/tools/idf_tools.py" export --format key-value
 if ($LASTEXITCODE -ne 0) { exit $LASTEXITCODE } # if error
 
 $envars_array = @() # will be filled like:
@@ -75,7 +75,7 @@ Write-Output "Checking if Python packages are up to date..."
 Start-Process -Wait -NoNewWindow -FilePath "python" -Args "`"$IDF_PATH/tools/idf_tools.py`" check-python-dependencies"
 if ($LASTEXITCODE -ne 0) { exit $LASTEXITCODE } # if error
 
-$uninstall = python $IDF_PATH/tools/idf_tools.py uninstall --dry-run
+$uninstall = python "$IDF_PATH/tools/idf_tools.py" uninstall --dry-run
 
 if (![string]::IsNullOrEmpty($uninstall)){
     Write-Output ""
diff --git a/install.ps1 b/install.ps1
index 8460c26d61..7f9c3c63b9 100644
--- a/install.ps1
+++ b/install.ps1
@@ -4,14 +4,14 @@ $IDF_PATH = $PSScriptRoot
 $TARGETS = (python "$IDF_PATH/tools/install_util.py" extract targets "$args")
 
 Write-Output "Installing ESP-IDF tools"
-$proces_tools = Start-Process -Wait -PassThru -NoNewWindow -FilePath "python" -Args "$IDF_PATH/tools/idf_tools.py install --targets=${TARGETS}"
+$proces_tools = Start-Process -Wait -PassThru -NoNewWindow -FilePath "python" -Args "`"$IDF_PATH/tools/idf_tools.py`" install --targets=${TARGETS}"
 $exit_code_tools = $proces_tools.ExitCode
 if ($exit_code_tools -ne 0) { exit $exit_code_tools }  # if error
 
 $FEATURES = (python "$IDF_PATH/tools/install_util.py" extract features "$args")
 
 Write-Output "Setting up Python environment"
-$proces_py_env = Start-Process -Wait -PassThru  -NoNewWindow -FilePath "python" -Args "$IDF_PATH/tools/idf_tools.py install-python-env --features=${FEATURES}"
+$proces_py_env = Start-Process -Wait -PassThru  -NoNewWindow -FilePath "python" -Args "`"$IDF_PATH/tools/idf_tools.py`" install-python-env --features=${FEATURES}"
 $exit_code_py_env = $proces_py_env.ExitCode
 if ($exit_code_py_env -ne 0) { exit $exit_code_py_env } # if error
 

From f3cc6d4b59d400c3f745bf151d07a706115c4964 Mon Sep 17 00:00:00 2001
From: Abhik Roy <abhik.roy@espressif.com>
Date: Tue, 23 Aug 2022 01:05:30 +0530
Subject: [PATCH 403/665] network examples: Multiple ethernet interfaces and
 VLAN support.

Closes https://github.com/espressif/esp-idf/issues/8807
---
 examples/network/vlan_support/CMakeLists.txt  |  20 ++
 examples/network/vlan_support/README.md       | 114 ++++++++++
 .../network/vlan_support/main/CMakeLists.txt  |   2 +
 .../vlan_support/main/Kconfig.projbuild       |  60 ++++++
 .../vlan_support/main/eth_vlan_utils.c        | 113 ++++++++++
 .../vlan_support/main/eth_vlan_utils.h        |  50 +++++
 .../network/vlan_support/main/vlan_hooks.h    |  53 +++++
 .../vlan_support/main/vlan_support_main.c     | 196 ++++++++++++++++++
 .../network/vlan_support/sdkconfig.defaults   |   4 +
 9 files changed, 612 insertions(+)
 create mode 100644 examples/network/vlan_support/CMakeLists.txt
 create mode 100644 examples/network/vlan_support/README.md
 create mode 100644 examples/network/vlan_support/main/CMakeLists.txt
 create mode 100644 examples/network/vlan_support/main/Kconfig.projbuild
 create mode 100644 examples/network/vlan_support/main/eth_vlan_utils.c
 create mode 100644 examples/network/vlan_support/main/eth_vlan_utils.h
 create mode 100644 examples/network/vlan_support/main/vlan_hooks.h
 create mode 100644 examples/network/vlan_support/main/vlan_support_main.c
 create mode 100644 examples/network/vlan_support/sdkconfig.defaults

diff --git a/examples/network/vlan_support/CMakeLists.txt b/examples/network/vlan_support/CMakeLists.txt
new file mode 100644
index 0000000000..4ed01ae191
--- /dev/null
+++ b/examples/network/vlan_support/CMakeLists.txt
@@ -0,0 +1,20 @@
+# For more information about build system see
+# https://docs.espressif.com/projects/esp-idf/en/latest/api-guides/build-system.html
+# The following five lines of boilerplate have to be in your project's
+# CMakeLists in this exact order for cmake to work correctly
+cmake_minimum_required(VERSION 3.16)
+
+set(EXTRA_COMPONENT_DIRS $ENV{IDF_PATH}/examples/ethernet/basic/components/ethernet_init)
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+
+project(vlan_support)
+
+
+# Enabling Vlan by injecting vlan hooks into lwip.
+idf_component_get_property(lwip lwip COMPONENT_LIB)
+target_compile_options(${lwip} PRIVATE "-I${PROJECT_DIR}/main")
+
+target_compile_definitions(${lwip} PRIVATE "-DESP_IDF_LWIP_HOOK_FILENAME=\"vlan_hooks.h\""
+                                            "-DETHARP_SUPPORT_VLAN=1"
+                                            "-DLWIP_HOOK_VLAN_CHECK=lwip_vlan_check"
+                                            "-DLWIP_HOOK_VLAN_SET=lwip_vlan_set")
diff --git a/examples/network/vlan_support/README.md b/examples/network/vlan_support/README.md
new file mode 100644
index 0000000000..6177d7b935
--- /dev/null
+++ b/examples/network/vlan_support/README.md
@@ -0,0 +1,114 @@
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- |
+
+# Ethernet VLAN Support Example
+
+See the [README.md](../../ethernet/README.md) file in the upper level [examples](../../ethernet) directory for more information about examples.
+
+## Overview
+
+This example demonstrates the creation of one virtual network interface over Ethernet, an additional VLAN interface(disabled by default), and an interface without vlan tag. The work flow of the example could be as follows:
+
+1. Install Ethernet driver for standard interface and both the virtual network interface.
+2. Setup static IP address to both the virtual network interface.
+3. Send DHCP requests and wait for a DHCP lease on the standard interface
+4. If get IP address successfully, then you will be able to ping the standard interface of the device.
+5. The virtual interfaces can be pinged over the configured static IP address.
+
+Note: The code in vlan_support_main.c can be modified to add more vlan interfaces. The maximum number of interfaces that can be added is specified by the macro `MAX_ETH_NETIF_COUNT`.
+## How to use example
+
+### Hardware Required
+
+To run this example, it's recommended that you have an official ESP32 Ethernet development board - [ESP32-Ethernet-Kit](https://docs.espressif.com/projects/esp-idf/en/latest/hw-reference/get-started-ethernet-kit.html). This example should also work for 3rd party ESP32 board as long as it's integrated with a supported Ethernet PHY chip.
+
+### Configure the project
+
+```
+idf.py menuconfig
+```
+See common configurations for Ethernet examples from [upper level](../../ethernet/README.md#common-configurations).
+
+The Virtual network interface is enabled by default.
+An additional virtual network interface can also be enabled.
+The VLAN tag, Static IP address, network mask and default gateway of these interfaces are also configurable.
+
+To configure the virtual network interfaces select:
+```
+Example Configuration  --->
+```
+
+### Build, Flash, and Run
+
+Build the project and flash it to the board, then run monitor tool to view serial output:
+
+```
+idf.py -p PORT build flash monitor
+```
+
+(Replace PORT with the name of the serial port to use.)
+
+(To exit the serial monitor, type ``Ctrl-]``.)
+
+See the [Getting Started Guide](https://docs.espressif.com/projects/esp-idf/en/latest/get-started/index.html) for full steps to configure and use ESP-IDF to build projects.
+
+## Example Output
+
+```
+I (0) cpu_start: Starting scheduler on APP CPU.
+I (423) system_api: Base MAC address is not set
+I (423) system_api: read default base MAC address from EFUSE
+I (443) esp_eth.netif.netif_glue: 24:d7:eb:bb:f2:1b
+I (443) esp_eth.netif.netif_glue: ethernet attached to netif
+I (443) esp_eth.netif.netif_glue: 24:d7:eb:bb:f2:1b
+I (443) esp_eth.netif.netif_glue: ethernet attached to netif
+I (453) esp_eth.netif.netif_glue: 24:d7:eb:bb:f2:1b
+I (463) esp_eth.netif.netif_glue: ethernet attached to netif
+I (3563) eth_vlan_example: Ethernet Started
+I (3563) eth_vlan_example: Ethernet Link Up
+I (3563) eth_vlan_example: Ethernet HW Addr 24:d7:eb:bb:f2:1b
+I (3563) eth_vlan_example: Ethernet interface(24:d7:eb:bb:f2:1b): ETH_VLAN20, Got IP Address
+I (3573) eth_vlan_example: ~~~~~~~~~~~
+I (3573) eth_vlan_example: ETHIP:192.168.20.10
+I (3583) eth_vlan_example: ETHMASK:192.168.20.1
+I (3583) eth_vlan_example: ETHGW:255.255.255.0
+I (3593) eth_vlan_example: ~~~~~~~~~~~
+I (3593) esp_netif_handlers: eth ip: 192.168.20.10, mask: 192.168.20.1, gw: 255.255.255.0
+I (3603) eth_vlan_example: Ethernet interface(24:d7:eb:bb:f2:1b): ETH_VLAN30, Got IP Address
+I (3613) eth_vlan_example: ~~~~~~~~~~~
+I (3623) eth_vlan_example: ETHIP:192.168.30.10
+I (3623) eth_vlan_example: ETHMASK:192.168.30.1
+I (3633) eth_vlan_example: ETHGW:255.255.255.0
+I (3633) eth_vlan_example: ~~~~~~~~~~~
+I (3643) esp_netif_handlers: eth ip: 192.168.30.10, mask: 192.168.30.1, gw: 255.255.255.0
+I (7943) eth_vlan_example: Ethernet interface(24:d7:eb:bb:f2:1b): ETH_DEF, Got IP Address
+I (7943) eth_vlan_example: ~~~~~~~~~~~
+I (7943) eth_vlan_example: ETHIP:192.168.10.100
+I (7943) eth_vlan_example: ETHMASK:255.255.255.0
+I (7953) eth_vlan_example: ETHGW:192.168.10.1
+I (7953) eth_vlan_example: ~~~~~~~~~~~
+I (7963) esp_netif_handlers: eth ip: 192.168.10.100, mask: 255.255.255.0, gw: 192.168.10.1
+```
+
+Now you can ping your ESP32 in the terminal.
+You can ping the ESP32 VLAN interface from the VLAN interface of your system with default VLAN tag 20.
+
+## Troubleshooting
+### Setup VLAN on Linux
+```
+vconfig add eth0 20
+ip addr add 192.168.20.30/24 dev eth0.20
+ip link set eth0.20 up
+```
+Replace interface eth0 with your system ethernet interface.
+### Setup VLAN on Mac
+```
+sudo ifconfig vlan20 create
+sudo ifconfig vlan20 vlan 20 vlandev en5
+sudo ifconfig vlan20 inet 192.168.20.30 netmask 255.255.255.0
+```
+Replace interface en5 with your system ethernet interface.
+
+See common troubleshooting for Ethernet examples from [upper level](../../ethernet/README.md#common-troubleshooting).
+
+(For any technical queries, please open an [issue](https://github.com/espressif/esp-idf/issues) on GitHub. We will get back to you as soon as possible.)
diff --git a/examples/network/vlan_support/main/CMakeLists.txt b/examples/network/vlan_support/main/CMakeLists.txt
new file mode 100644
index 0000000000..ab2281f9d9
--- /dev/null
+++ b/examples/network/vlan_support/main/CMakeLists.txt
@@ -0,0 +1,2 @@
+idf_component_register(SRCS "vlan_support_main.c" "eth_vlan_utils.c"
+                    INCLUDE_DIRS ".")
diff --git a/examples/network/vlan_support/main/Kconfig.projbuild b/examples/network/vlan_support/main/Kconfig.projbuild
new file mode 100644
index 0000000000..aa2ad4903f
--- /dev/null
+++ b/examples/network/vlan_support/main/Kconfig.projbuild
@@ -0,0 +1,60 @@
+menu "Example Configuration"
+
+    comment "Virtual Ethernet Interface Configuration"
+
+    config EXAMPLE_ETHERNET_VLAN_ID
+        int "VLAN identifier"
+        range 1 4094
+        default 20
+        help
+            Set the VLAN Id to the virtual interface
+
+    config EXAMPLE_VLAN_STATIC_IPV4_ADDR
+        string "IPV4 Address"
+        default "192.168.20.10"
+        help
+            The example will set this IPV4 address to this interface.
+
+    config EXAMPLE_VLAN_STATIC_ADDR_MASK
+        string "Subnet Mask"
+        default "255.255.255.0"
+
+    config EXAMPLE_VLAN_STATIC_ADDR_DEF_GW
+        string "IPV4 Default Gateway"
+        default "192.168.20.1"
+
+    config EXAMPLE_EXTRA_VLAN_INTERFACE
+        bool "Additional Vlan Interface"
+        default n
+        help
+            Enables an additional VLAN interface
+
+    if EXAMPLE_EXTRA_VLAN_INTERFACE
+        config EXAMPLE_EXTRA_ETHERNET_VLAN_ID
+            int "VLAN identifier"
+            range 1 4094
+            default 30
+            depends on EXAMPLE_EXTRA_VLAN_INTERFACE
+            help
+                Set the VLAN Id to the additional virtual interface
+
+        config EXAMPLE_EXTRA_VLAN_STATIC_IPV4_ADDR
+            string "IPV4 Address"
+            default "192.168.30.10"
+            depends on EXAMPLE_EXTRA_VLAN_INTERFACE
+            help
+                The example will set this IPV4 address to this interface.
+
+        config EXAMPLE_EXTRA_VLAN_STATIC_ADDR_MASK
+            string "Subnet Mask"
+            default "255.255.255.0"
+            depends on EXAMPLE_EXTRA_VLAN_INTERFACE
+
+        config EXAMPLE_EXTRA_VLAN_STATIC_ADDR_DEF_GW
+            string "IPV4 Default Gateway"
+            default "192.168.30.1"
+            depends on EXAMPLE_EXTRA_VLAN_INTERFACE
+
+    endif #EXAMPLE_EXTRA_VLAN_INTERFACE
+
+endmenu
diff --git a/examples/network/vlan_support/main/eth_vlan_utils.c b/examples/network/vlan_support/main/eth_vlan_utils.c
new file mode 100644
index 0000000000..49ad7cb38e
--- /dev/null
+++ b/examples/network/vlan_support/main/eth_vlan_utils.c
@@ -0,0 +1,113 @@
+/*
+ * SPDX-FileCopyrightText: 2019-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#include "esp_netif.h"
+#include "esp_eth_netif_glue.h"
+#include "esp_netif_net_stack.h"
+#include "esp_event.h"
+#include "esp_log.h"
+#include "esp_check.h"
+#include "lwip/esp_netif_net_stack.h"
+#include "sdkconfig.h"
+#include "lwip/prot/ethernet.h"
+#include "lwip/prot/ieee.h"
+#include "eth_vlan_utils.h"
+#if CONFIG_ESP_NETIF_L2_TAP
+#include "esp_vfs_l2tap.h"
+#endif
+
+
+/**
+ * @brief This function gets invoked when Ethernet receive a new packets.
+ *
+ * @note This function is to be registered as a callback function which get invoked when Ethernet receive a new packets.
+ *
+ * @param eth_handle handle of Ethernet driver
+ * @param buffer buffer of the received packet
+ * @param length length of the received packet
+ * @param priv private pointer
+ *
+ * @return
+ *      - ESP_OK: input frame buffer to upper stack successfully
+ *      - ESP_FAIL: error occurred when inputting buffer to upper stack
+ */
+esp_err_t eth_input_to_netif(esp_eth_handle_t eth_handle, uint8_t *buffer, uint32_t length, void *priv)
+{
+    struct netif *lwip_netif;
+    u16_t netif_vlan_id;
+    struct eth_hdr *ethhdr = (struct eth_hdr *)buffer;
+    struct eth_vlan_hdr *vlan;
+    esp_vlan_netifs *vlan_netifs = (esp_vlan_netifs *)priv;
+
+    if (PP_HTONS(ETHTYPE_VLAN) != ethhdr->type) {
+        // L2 tap after VLAN is not supported.
+#if CONFIG_ESP_NETIF_L2_TAP
+        esp_err_t ret = ESP_OK;
+        ret = esp_vfs_l2tap_eth_filter(eth_handle, buffer, (size_t *)&length);
+        if (length == 0) {
+            return ret;
+        }
+#endif
+        return esp_netif_receive(vlan_netifs->esp_netif[0], buffer, length, NULL);
+    } else {
+        for (int i = 1; i < vlan_netifs->netif_count; i++) {
+            lwip_netif = esp_netif_get_netif_impl(vlan_netifs->esp_netif[i]);
+            netif_vlan_id =  *((uint16_t *)netif_get_client_data(lwip_netif, LWIP_NETIF_CLIENT_DATA_INDEX_MAX + 1));
+
+            vlan = (struct eth_vlan_hdr *)(((char *)ethhdr) + SIZEOF_ETH_HDR);
+
+            if (VLAN_ID(vlan) == netif_vlan_id) {
+                return esp_netif_receive(vlan_netifs->esp_netif[i], buffer, length, NULL);
+            }
+        }
+
+        // If the vlan id of the incoming frame doesn't match with any of the interface send it to the default interface.
+        return esp_netif_receive(vlan_netifs->esp_netif[0], buffer, length, NULL);
+    }
+}
+
+
+/**
+ * @brief This function creates configuration for esp-netif Ethernet
+ *
+ * @param vlan_id handle of Ethernet driver, used to name the interface key.
+ * @param vlan_eth_cfg_o output parameter returning the esp-netif ethernet configuration.
+ *
+ * @return ESP_OK or ESP_FAIL
+ */
+esp_err_t get_vlan_netif_config(uint16_t vlan_id, esp_netif_config_t *vlan_eth_cfg_o)
+{
+    // Create new default instance of VLAN esp-netif for Ethernet
+    char *if_key;
+    if (asprintf(&if_key, "ETH_VLAN%d", vlan_id) == -1) {
+        return ESP_FAIL;
+    }
+
+    esp_netif_inherent_config_t *esp_eth_vlan_base_config = malloc(sizeof(esp_netif_inherent_config_t));
+    if (NULL == esp_eth_vlan_base_config) {
+        return ESP_FAIL;
+    }
+    *esp_eth_vlan_base_config = (esp_netif_inherent_config_t)ESP_NETIF_INHERENT_DEFAULT_ETH();
+    esp_eth_vlan_base_config->if_key = if_key;
+
+    vlan_eth_cfg_o->base = esp_eth_vlan_base_config;
+    vlan_eth_cfg_o->driver = NULL;
+    vlan_eth_cfg_o->stack = ESP_NETIF_NETSTACK_DEFAULT_ETH;
+
+    return ESP_OK;
+}
+
+/**
+ * @brief This function frees the memory allocated for configuration for esp-netif Ethernet
+ *
+ * @param vlan_eth_cfg configuration for esp-netif Ethernet
+ */
+void free_vlan_config(esp_netif_config_t *vlan_eth_cfg)
+{
+    if ((NULL != vlan_eth_cfg) && (NULL != vlan_eth_cfg->base)) {
+        free((void *)(vlan_eth_cfg->base->if_key));
+        free((void *)(vlan_eth_cfg->base));
+    }
+}
diff --git a/examples/network/vlan_support/main/eth_vlan_utils.h b/examples/network/vlan_support/main/eth_vlan_utils.h
new file mode 100644
index 0000000000..43ebbedb08
--- /dev/null
+++ b/examples/network/vlan_support/main/eth_vlan_utils.h
@@ -0,0 +1,50 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+
+
+// Maximum number of interface that can be added
+#define MAX_ETH_NETIF_COUNT     (10)
+
+typedef struct {
+    esp_netif_t *esp_netif[MAX_ETH_NETIF_COUNT];
+    uint8_t netif_count;
+} esp_vlan_netifs;
+
+
+/**
+ * @brief This function gets invoked when Ethernet receive a new packets.
+ *
+ * @note This function is to be registered as a callback function which get invoked when Ethernet receive a new packets.
+ *
+ * @param eth_handle handle of Ethernet driver
+ * @param buffer buffer of the received packet
+ * @param length length of the received packet
+ * @param priv private pointer
+ *
+ * @return
+ *      - ESP_OK: input frame buffer to upper stack successfully
+ *      - ESP_FAIL: error occurred when inputting buffer to upper stack
+ */
+esp_err_t eth_input_to_netif(esp_eth_handle_t eth_handle, uint8_t *buffer, uint32_t length, void *priv);
+
+
+/**
+ * @brief This function creates configuration for esp-netif Ethernet
+ *
+ * @param vlan_id handle of Ethernet driver, used to name the interface key.
+ * @param vlan_eth_cfg_o output parameter returning the esp-netif ethernet configuration.
+ *
+ * @return ESP_OK or ESP_FAIL
+ */
+esp_err_t get_vlan_netif_config(uint16_t vlan_id, esp_netif_config_t *vlan_eth_cfg_o);
+
+
+/**
+ * @brief This function frees the memory allocated for configuration for esp-netif Ethernet
+ *
+ * @param vlan_eth_cfg configuration for esp-netif Ethernet
+ */
+void free_vlan_config(esp_netif_config_t *vlan_eth_cfg);
diff --git a/examples/network/vlan_support/main/vlan_hooks.h b/examples/network/vlan_support/main/vlan_hooks.h
new file mode 100644
index 0000000000..eb97125c6a
--- /dev/null
+++ b/examples/network/vlan_support/main/vlan_hooks.h
@@ -0,0 +1,53 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+
+#include "lwip/netif.h"
+#include "lwip/pbuf.h"
+#include "lwip/prot/ethernet.h"
+
+/**
+ * @brief Returns the custom data stored in the supplied `netif` struct representing its vlan tag
+ *
+ * @param netif The lwIP network interface on which to send the packet
+ * @param p The packet to send. pbuf layer must be @ref PBUF_LINK.
+ * @param src The source MAC address to be copied into the ethernet header
+ * @param dst The destination MAC address to be copied into the ethernet header
+ * @param eth_type Ethernet type (@ref lwip_ieee_eth_type)
+ *
+ * @return Returns the vlan tag of the interface or -1.
+ */
+static inline int lwip_vlan_set(struct netif *netif, struct pbuf *p,
+                                const struct eth_addr *src, const struct eth_addr *dst,
+                                u16_t eth_type)
+{
+    u16_t vlan_id =  *((uint16_t *)netif_get_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_MAX + 1));
+
+    if (0xFFF == vlan_id) {
+        return -1;
+    } else {
+        return vlan_id;
+    }
+}
+
+/**
+ * @brief Checks if the vlan tag in the frame matches the vlan tag of the interface.
+ *
+ * @param netif: struct netif on which the packet has been received
+ * @param eth_hdr: struct eth_hdr of the packet
+ * @param vlan_hdr: struct eth_vlan_hdr of the packet
+ *
+ * @return Returns true if the vlan tag in the frame matches the vlan tag of the interface, else returns false.
+ */
+static inline bool lwip_vlan_check(struct netif *netif, struct eth_hdr *eth_hdr, struct eth_vlan_hdr *vlan_hdr)
+{
+    u16_t vlan_id =  *((uint16_t *)netif_get_client_data(netif, LWIP_NETIF_CLIENT_DATA_INDEX_MAX + 1));
+
+    if (vlan_id == VLAN_ID(vlan_hdr)) {
+        return true;
+    }
+
+    return false;
+}
diff --git a/examples/network/vlan_support/main/vlan_support_main.c b/examples/network/vlan_support/main/vlan_support_main.c
new file mode 100644
index 0000000000..bae06eeec8
--- /dev/null
+++ b/examples/network/vlan_support/main/vlan_support_main.c
@@ -0,0 +1,196 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+/* Ethernet Basic Example with an additional VLAN interface. */
+#include <stdio.h>
+#include <string.h>
+#include <sys/socket.h>
+#include "esp_netif.h"
+#include "esp_eth.h"
+#include "ethernet_init.h"
+#include "esp_event.h"
+#include "esp_log.h"
+#include "eth_vlan_utils.h"
+#include "sdkconfig.h"
+#include "lwip/prot/ethernet.h"
+#include "lwip/prot/ieee.h"
+#include "esp_netif_net_stack.h"
+
+
+static const char *TAG = "eth_vlan_example";
+
+/**
+ * @brief Event handler for Ethernet events
+ *
+ * @note This function is not required for core functionality.
+ *
+ * @param arg
+ * @param event_base the base ID of the event to register the handler for
+ * @param event_id the ID of the event with which to unregister the handler
+ * @param event_data the data, specific to the event occurrence, that gets passed to the handler
+ */
+void eth_event_handler(void *arg, esp_event_base_t event_base,
+                       int32_t event_id, void *event_data)
+{
+    uint8_t mac_addr[6] = {0};
+    /* we can get the ethernet driver handle from event data */
+    esp_eth_handle_t eth_handle = *(esp_eth_handle_t *)event_data;
+
+    switch (event_id) {
+    case ETHERNET_EVENT_CONNECTED:
+        esp_eth_ioctl(eth_handle, ETH_CMD_G_MAC_ADDR, mac_addr);
+        ESP_LOGI(TAG, "Ethernet Link Up");
+        ESP_LOGI(TAG, "Ethernet HW Addr %02x:%02x:%02x:%02x:%02x:%02x",
+                 mac_addr[0], mac_addr[1], mac_addr[2], mac_addr[3], mac_addr[4], mac_addr[5]);
+        break;
+    case ETHERNET_EVENT_DISCONNECTED:
+        ESP_LOGI(TAG, "Ethernet Link Down");
+        break;
+    case ETHERNET_EVENT_START:
+        ESP_LOGI(TAG, "Ethernet Started");
+        break;
+    case ETHERNET_EVENT_STOP:
+        ESP_LOGI(TAG, "Ethernet Stopped");
+        break;
+    default:
+        ESP_LOGI(TAG, "Default Event");
+        break;
+    }
+}
+
+
+/**
+ * @brief Event handler for IP_EVENT_ETH_GOT_IP
+ *
+ * @note This function is not required for core functionality.
+ *
+ * @param arg
+ * @param event_base the base ID of the event to register the handler for
+ * @param event_id the ID of the event with which to unregister the handler
+ * @param event_data the data, specific to the event occurrence, that gets passed to the handler
+ */
+void got_ip_event_handler(void *arg, esp_event_base_t event_base,
+                          int32_t event_id, void *event_data)
+{
+    ip_event_got_ip_t *event = (ip_event_got_ip_t *) event_data;
+    const esp_netif_ip_info_t *ip_info = &event->ip_info;
+    u8_t hwaddr[NETIF_MAX_HWADDR_LEN];
+
+    esp_netif_get_mac(event->esp_netif, hwaddr);
+    ESP_LOGI(TAG, "Ethernet interface(%"X8_F":%"X8_F":%"X8_F":%"X8_F":%"X8_F":%"X8_F"): %s, Got IP Address",
+             hwaddr[0], hwaddr[1], hwaddr[2], hwaddr[3], hwaddr[4], hwaddr[5], esp_netif_get_ifkey(event->esp_netif));
+    ESP_LOGI(TAG, "~~~~~~~~~~~");
+    ESP_LOGI(TAG, "ETHIP:" IPSTR, IP2STR(&ip_info->ip));
+    ESP_LOGI(TAG, "ETHMASK:" IPSTR, IP2STR(&ip_info->netmask));
+    ESP_LOGI(TAG, "ETHGW:" IPSTR, IP2STR(&ip_info->gw));
+    ESP_LOGI(TAG, "~~~~~~~~~~~");
+}
+
+
+void app_main(void)
+{
+    static esp_vlan_netifs vlan_netif_list;
+
+    // Initialize Ethernet driver
+    uint8_t eth_port_cnt = 0;
+    esp_eth_handle_t *eth_handle;
+    ESP_ERROR_CHECK(example_eth_init(&eth_handle, &eth_port_cnt));
+
+    // Check or multiple ethernet interface
+    if (1 < eth_port_cnt) {
+        ESP_LOGW(TAG, "Multiple Ethernet Interface detected: Only the first initialized interface is going to be used.");
+    }
+
+    // Initialize TCP/IP network interface (should be called only once in application)
+    ESP_ERROR_CHECK(esp_netif_init());
+
+    // Create default event loop that running in background
+    ESP_ERROR_CHECK(esp_event_loop_create_default());
+
+    // Register user defined event handers
+    ESP_ERROR_CHECK(esp_event_handler_register(ETH_EVENT, ESP_EVENT_ANY_ID, &eth_event_handler, NULL));
+    ESP_ERROR_CHECK(esp_event_handler_register(IP_EVENT, IP_EVENT_ETH_GOT_IP, &got_ip_event_handler, NULL));
+
+    static uint16_t vlan_id[MAX_ETH_NETIF_COUNT];
+    vlan_netif_list.netif_count = 0;
+
+    // Create new default instance of default esp-netif for Ethernet.
+    // vlan_netif_list.esp_netif[0] must be used as default esp-netif for Ethernet,
+    // and all untagged and unsupported tagged frames will go to this interface.
+    esp_netif_config_t eth_cfg = ESP_NETIF_DEFAULT_ETH();
+    vlan_netif_list.esp_netif[vlan_netif_list.netif_count] = esp_netif_new(&eth_cfg);
+
+    // Attach Ethernet drivers to TCP/IP stack
+    esp_eth_netif_glue_handle_t eth_glue = esp_eth_new_netif_glue(eth_handle[0]);
+    ESP_ERROR_CHECK(esp_netif_attach(vlan_netif_list.esp_netif[vlan_netif_list.netif_count], eth_glue));
+
+    // Set VLAN tag in data of lwip netif.
+    // VLAN tag 0xFFF can be used to indicate a wildcard match in management operations or filtering database entries.
+    vlan_id[vlan_netif_list.netif_count] = 0xFFF;
+    struct netif *lwip_netif = esp_netif_get_netif_impl(vlan_netif_list.esp_netif[vlan_netif_list.netif_count]);
+    netif_set_client_data(lwip_netif, LWIP_NETIF_CLIENT_DATA_INDEX_MAX + 1, (void *)&vlan_id[vlan_netif_list.netif_count]);
+    vlan_netif_list.netif_count++;
+
+
+    // Create new instance of esp-netif for Ethernet vlan interface
+    esp_netif_config_t vlan_eth_cfg;
+    ESP_ERROR_CHECK(get_vlan_netif_config(CONFIG_EXAMPLE_ETHERNET_VLAN_ID, &vlan_eth_cfg));
+    vlan_netif_list.esp_netif[vlan_netif_list.netif_count] = esp_netif_new(&vlan_eth_cfg);
+    free_vlan_config(&vlan_eth_cfg);
+
+    // Attach vlan Ethernet drivers to TCP/IP stack
+    esp_eth_netif_glue_handle_t vlan_glue = esp_eth_new_netif_glue(eth_handle[0]);
+    ESP_ERROR_CHECK(esp_netif_attach(vlan_netif_list.esp_netif[vlan_netif_list.netif_count], vlan_glue));
+
+    // Set VLAN tag in data of lwip netif
+    vlan_id[vlan_netif_list.netif_count] = CONFIG_EXAMPLE_ETHERNET_VLAN_ID;
+    lwip_netif = esp_netif_get_netif_impl(vlan_netif_list.esp_netif[vlan_netif_list.netif_count]);
+    netif_set_client_data(lwip_netif, LWIP_NETIF_CLIENT_DATA_INDEX_MAX + 1, (void *)&vlan_id[vlan_netif_list.netif_count]);
+
+    // Set static IP to the ETH_VLAN interface
+    esp_netif_dhcpc_stop(vlan_netif_list.esp_netif[vlan_netif_list.netif_count]);
+
+    esp_netif_ip_info_t info_t;
+    memset(&info_t, 0, sizeof(esp_netif_ip_info_t));
+    inet_aton(CONFIG_EXAMPLE_VLAN_STATIC_IPV4_ADDR, &info_t.ip.addr);
+    inet_aton(CONFIG_EXAMPLE_VLAN_STATIC_ADDR_MASK, &info_t.gw.addr);
+    inet_aton(CONFIG_EXAMPLE_VLAN_STATIC_ADDR_DEF_GW, &info_t.netmask.addr);
+    esp_netif_set_ip_info(vlan_netif_list.esp_netif[vlan_netif_list.netif_count], &info_t);
+    vlan_netif_list.netif_count++;
+
+
+
+#if defined(CONFIG_EXAMPLE_EXTRA_VLAN_INTERFACE)
+    // Create an additional instance of esp-netif for Ethernet vlan interface
+    ESP_ERROR_CHECK(get_vlan_netif_config(CONFIG_EXAMPLE_EXTRA_ETHERNET_VLAN_ID, &vlan_eth_cfg));
+    vlan_netif_list.esp_netif[vlan_netif_list.netif_count] = esp_netif_new(&vlan_eth_cfg);
+    free_vlan_config(&vlan_eth_cfg);
+
+    // Attach vlan Ethernet drivers to TCP/IP stack
+    vlan_glue = esp_eth_new_netif_glue(eth_handle[0]);
+    ESP_ERROR_CHECK(esp_netif_attach(vlan_netif_list.esp_netif[vlan_netif_list.netif_count], vlan_glue));
+
+    // Set VLAN tag in data of lwip netif
+    vlan_id[vlan_netif_list.netif_count] = CONFIG_EXAMPLE_EXTRA_ETHERNET_VLAN_ID;
+    lwip_netif = esp_netif_get_netif_impl(vlan_netif_list.esp_netif[vlan_netif_list.netif_count]);
+    netif_set_client_data(lwip_netif, LWIP_NETIF_CLIENT_DATA_INDEX_MAX + 1, (void *)&vlan_id[vlan_netif_list.netif_count]);
+
+    // Set static IP to the ETH_VLAN interface
+    esp_netif_dhcpc_stop(vlan_netif_list.esp_netif[vlan_netif_list.netif_count]);
+
+    memset(&info_t, 0, sizeof(esp_netif_ip_info_t));
+    inet_aton(CONFIG_EXAMPLE_EXTRA_VLAN_STATIC_IPV4_ADDR, &info_t.ip.addr);
+    inet_aton(CONFIG_EXAMPLE_EXTRA_VLAN_STATIC_ADDR_MASK, &info_t.gw.addr);
+    inet_aton(CONFIG_EXAMPLE_EXTRA_VLAN_STATIC_ADDR_DEF_GW, &info_t.netmask.addr);
+    esp_netif_set_ip_info(vlan_netif_list.esp_netif[vlan_netif_list.netif_count], &info_t);
+    vlan_netif_list.netif_count++;
+#endif  //CONFIG_EXAMPLE_EXTRA_VLAN_INTERFACE
+
+    // Update input path of the ethernet driver
+    esp_eth_update_input_path(eth_handle[0], eth_input_to_netif, &vlan_netif_list);
+
+    // start Ethernet driver state machine
+    ESP_ERROR_CHECK(esp_eth_start(eth_handle[0]));
+}
diff --git a/examples/network/vlan_support/sdkconfig.defaults b/examples/network/vlan_support/sdkconfig.defaults
new file mode 100644
index 0000000000..19f33526c0
--- /dev/null
+++ b/examples/network/vlan_support/sdkconfig.defaults
@@ -0,0 +1,4 @@
+# This file was generated using idf.py save-defconfig. It can be edited manually.
+# Espressif IoT Development Framework (ESP-IDF) Project Minimal Configuration
+#
+CONFIG_LWIP_NUM_NETIF_CLIENT_DATA=1

From 0332b8db07ffe6dca34a2dbfdbd2431f339fe5dc Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Mon, 12 Sep 2022 19:53:09 +0800
Subject: [PATCH 404/665] Revert "Merge branch
 'feature/freertos_10.4.3_sync_various_functions' into 'master'"

This reverts merge request !19761
---
 .../Sample/OS/SEGGER_SYSVIEW_FreeRTOS.h       |   2 +-
 .../freertos/FreeRTOS-Kernel/event_groups.c   |  16 +-
 .../linux/include/freertos/portmacro.h        |   1 -
 .../riscv/include/freertos/portmacro.h        |   1 -
 .../xtensa/include/freertos/portmacro.h       |   1 -
 components/freertos/FreeRTOS-Kernel/queue.c   | 107 ++--
 .../freertos/FreeRTOS-Kernel/stream_buffer.c  |   9 +-
 components/freertos/FreeRTOS-Kernel/tasks.c   | 456 ++++++++----------
 8 files changed, 277 insertions(+), 316 deletions(-)

diff --git a/components/app_trace/sys_view/Sample/OS/SEGGER_SYSVIEW_FreeRTOS.h b/components/app_trace/sys_view/Sample/OS/SEGGER_SYSVIEW_FreeRTOS.h
index b03fba82cd..82e6859a59 100644
--- a/components/app_trace/sys_view/Sample/OS/SEGGER_SYSVIEW_FreeRTOS.h
+++ b/components/app_trace/sys_view/Sample/OS/SEGGER_SYSVIEW_FreeRTOS.h
@@ -220,7 +220,7 @@ Notes:
 #if ( configUSE_QUEUE_SETS != 1 )
   #define traceQUEUE_SEND( pxQueue )                SYSVIEW_RecordU32x4(apiFastID_OFFSET + apiID_XQUEUEGENERICSEND, SEGGER_SYSVIEW_ShrinkId((U32)pxQueue), (U32)pvItemToQueue, xTicksToWait, xCopyPosition)
 #else
-  #define traceQUEUE_SEND( pxQueue )                SYSVIEW_RecordU32x4(apiFastID_OFFSET + apiID_XQUEUEGENERICSEND, SEGGER_SYSVIEW_ShrinkId((U32)pxQueue), 0, 0, 0)
+  #define traceQUEUE_SEND( pxQueue )                SYSVIEW_RecordU32x4(apiFastID_OFFSET + apiID_XQUEUEGENERICSEND, SEGGER_SYSVIEW_ShrinkId((U32)pxQueue), 0, 0, xCopyPosition)
 #endif
 
 #endif // CONFIG_FREERTOS_SMP
diff --git a/components/freertos/FreeRTOS-Kernel/event_groups.c b/components/freertos/FreeRTOS-Kernel/event_groups.c
index d1b6ba4987..eb52cb8b03 100644
--- a/components/freertos/FreeRTOS-Kernel/event_groups.c
+++ b/components/freertos/FreeRTOS-Kernel/event_groups.c
@@ -214,7 +214,9 @@ EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup,
 {
     EventBits_t uxOriginalBitValue, uxReturn;
     EventGroup_t * pxEventBits = xEventGroup;
+#ifndef ESP_PLATFORM
     BaseType_t xAlreadyYielded;
+#endif // ESP_PLATFORM
     BaseType_t xTimeoutOccurred = pdFALSE;
 
     configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
@@ -274,13 +276,15 @@ EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup,
     }
 #ifdef ESP_PLATFORM // IDF-3755
     taskEXIT_CRITICAL( &( pxEventBits->xEventGroupLock ) );
-    xAlreadyYielded = pdFALSE;
 #else
     xAlreadyYielded = xTaskResumeAll();
 #endif // ESP_PLATFORM
 
     if( xTicksToWait != ( TickType_t ) 0 )
     {
+#ifdef ESP_PLATFORM
+        portYIELD_WITHIN_API();
+#else
         if( xAlreadyYielded == pdFALSE )
         {
             portYIELD_WITHIN_API();
@@ -289,6 +293,7 @@ EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup,
         {
             mtCOVERAGE_TEST_MARKER();
         }
+#endif // ESP_PLATFORM
 
         /* The task blocked to wait for its required bits to be set - at this
          * point either the required bits were set or the block time expired.  If
@@ -347,7 +352,11 @@ EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup,
 {
     EventGroup_t * pxEventBits = xEventGroup;
     EventBits_t uxReturn, uxControlBits = 0;
+#ifdef ESP_PLATFORM
+    BaseType_t xWaitConditionMet;
+#else
     BaseType_t xWaitConditionMet, xAlreadyYielded;
+#endif // ESP_PLATFORM
     BaseType_t xTimeoutOccurred = pdFALSE;
 
     /* Check the user is not attempting to wait on the bits used by the kernel
@@ -435,13 +444,15 @@ EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup,
     }
 #ifdef ESP_PLATFORM // IDF-3755
     taskEXIT_CRITICAL( &( pxEventBits->xEventGroupLock ) );
-    xAlreadyYielded = pdFALSE;
 #else
     xAlreadyYielded = xTaskResumeAll();
 #endif // ESP_PLATFORM
 
     if( xTicksToWait != ( TickType_t ) 0 )
     {
+#ifdef ESP_PLATFORM
+        portYIELD_WITHIN_API();
+#else
         if( xAlreadyYielded == pdFALSE )
         {
             portYIELD_WITHIN_API();
@@ -450,6 +461,7 @@ EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup,
         {
             mtCOVERAGE_TEST_MARKER();
         }
+#endif // ESP_PLATFORM
 
         /* The task blocked to wait for its required bits to be set - at this
          * point either the required bits were set or the block time expired.  If
diff --git a/components/freertos/FreeRTOS-Kernel/portable/linux/include/freertos/portmacro.h b/components/freertos/FreeRTOS-Kernel/portable/linux/include/freertos/portmacro.h
index bbd9d43c17..9d4cde1871 100644
--- a/components/freertos/FreeRTOS-Kernel/portable/linux/include/freertos/portmacro.h
+++ b/components/freertos/FreeRTOS-Kernel/portable/linux/include/freertos/portmacro.h
@@ -14,7 +14,6 @@ extern "C" {
 #endif
 
 #define portBYTE_ALIGNMENT			16
-#define portTICK_TYPE_IS_ATOMIC		1
 
 /* Type definitions. */
 #define portCHAR		uint8_t
diff --git a/components/freertos/FreeRTOS-Kernel/portable/riscv/include/freertos/portmacro.h b/components/freertos/FreeRTOS-Kernel/portable/riscv/include/freertos/portmacro.h
index 82446da536..0a31a1a6b1 100644
--- a/components/freertos/FreeRTOS-Kernel/portable/riscv/include/freertos/portmacro.h
+++ b/components/freertos/FreeRTOS-Kernel/portable/riscv/include/freertos/portmacro.h
@@ -108,7 +108,6 @@ typedef uint32_t TickType_t;
 #define portSTACK_GROWTH                (-1)
 #define portTICK_PERIOD_MS              ((TickType_t) (1000 / configTICK_RATE_HZ))
 #define portBYTE_ALIGNMENT              16
-#define portTICK_TYPE_IS_ATOMIC         1
 #define portNOP() __asm volatile        (" nop ")
 
 
diff --git a/components/freertos/FreeRTOS-Kernel/portable/xtensa/include/freertos/portmacro.h b/components/freertos/FreeRTOS-Kernel/portable/xtensa/include/freertos/portmacro.h
index 06b52e908e..a2780e2cd4 100644
--- a/components/freertos/FreeRTOS-Kernel/portable/xtensa/include/freertos/portmacro.h
+++ b/components/freertos/FreeRTOS-Kernel/portable/xtensa/include/freertos/portmacro.h
@@ -140,7 +140,6 @@ typedef uint32_t TickType_t;
 #define portSTACK_GROWTH                ( -1 )
 #define portTICK_PERIOD_MS              ( ( TickType_t ) 1000 / configTICK_RATE_HZ )
 #define portBYTE_ALIGNMENT              4
-#define portTICK_TYPE_IS_ATOMIC         1
 #define portNOP()                       XT_NOP()
 
 
diff --git a/components/freertos/FreeRTOS-Kernel/queue.c b/components/freertos/FreeRTOS-Kernel/queue.c
index 6c473aa822..5d797765a2 100644
--- a/components/freertos/FreeRTOS-Kernel/queue.c
+++ b/components/freertos/FreeRTOS-Kernel/queue.c
@@ -220,7 +220,7 @@ static void prvCopyDataFromQueue( Queue_t * const pxQueue,
  * Checks to see if a queue is a member of a queue set, and if so, notifies
  * the queue set that the queue contains data.
  */
-    static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue ) PRIVILEGED_FUNCTION;
+    static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition ) PRIVILEGED_FUNCTION;
 #endif
 
 /*
@@ -362,8 +362,10 @@ BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                  * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                  * the real queue and semaphore structures. */
                 volatile size_t xSize = sizeof( StaticQueue_t );
-                configASSERT( xSize == sizeof( Queue_t ) );
-                ( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
+
+                /* This assertion cannot be branch covered in unit tests */
+                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
+                ( void ) xSize;                             /* Keeps lint quiet when configASSERT() is not defined. */
             }
         #endif /* configASSERT_DEFINED */
 
@@ -403,22 +405,30 @@ BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                                        const UBaseType_t uxItemSize,
                                        const uint8_t ucQueueType )
     {
-        Queue_t * pxNewQueue;
+        Queue_t * pxNewQueue = NULL;
         size_t xQueueSizeInBytes;
         uint8_t * pucQueueStorage;
 
         configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 
-        /* Allocate enough space to hold the maximum number of items that
-         * can be in the queue at any time.  It is valid for uxItemSize to be
-         * zero in the case the queue is used as a semaphore. */
-        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
+        if( uxItemSize == ( UBaseType_t ) 0 )
+        {
+            /* There is not going to be a queue storage area. */
+            xQueueSizeInBytes = ( size_t ) 0;
+        }
+        else
+        {
+            /* Allocate enough space to hold the maximum number of items that
+             * can be in the queue at any time.  It is valid for uxItemSize to be
+             * zero in the case the queue is used as a semaphore. */
+            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
+        }
 
         /* Check for multiplication overflow. */
         configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 
         /* Check for addition overflow. */
-        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
+        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) > xQueueSizeInBytes );
 
         /* Allocate the queue and storage area.  Justification for MISRA
          * deviation as follows:  pvPortMalloc() always ensures returned memory
@@ -588,7 +598,10 @@ static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
          * calling task is the mutex holder, but not a good way of determining the
          * identity of the mutex holder, as the holder may change between the
          * following critical section exiting and the function returning. */
-        taskENTER_CRITICAL( &( pxSemaphore->xQueueLock ) );
+#ifdef ESP_PLATFORM
+        Queue_t * const pxQueue = (Queue_t *)pxSemaphore;
+#endif
+        taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
         {
             if( pxSemaphore->uxQueueType == queueQUEUE_IS_MUTEX )
             {
@@ -599,7 +612,7 @@ static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                 pxReturn = NULL;
             }
         }
-        taskEXIT_CRITICAL( &( pxSemaphore->xQueueLock ) );
+        taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
 
         return pxReturn;
     } /*lint !e818 xSemaphore cannot be a pointer to const because it is a typedef. */
@@ -737,7 +750,7 @@ static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                                        const UBaseType_t uxInitialCount,
                                                        StaticQueue_t * pxStaticQueue )
     {
-        QueueHandle_t xHandle;
+        QueueHandle_t xHandle = NULL;
 
         configASSERT( uxMaxCount != 0 );
         configASSERT( uxInitialCount <= uxMaxCount );
@@ -766,7 +779,7 @@ static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
     QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount,
                                                  const UBaseType_t uxInitialCount )
     {
-        QueueHandle_t xHandle;
+        QueueHandle_t xHandle = NULL;
 
         configASSERT( uxMaxCount != 0 );
         configASSERT( uxInitialCount <= uxMaxCount );
@@ -831,7 +844,7 @@ BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
 
                 #if ( configUSE_QUEUE_SETS == 1 )
                     {
-                        const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
+                        UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 
                         xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 
@@ -844,7 +857,7 @@ BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                                  * in the queue has not changed. */
                                 mtCOVERAGE_TEST_MARKER();
                             }
-                            else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
+                            else if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
                             {
                                 /* The queue is a member of a queue set, and posting
                                  * to the queue set caused a higher priority task to
@@ -1066,7 +1079,6 @@ BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
         if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
         {
             const int8_t cTxLock = pxQueue->cTxLock;
-            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 
             traceQUEUE_SEND_FROM_ISR( pxQueue );
 
@@ -1085,14 +1097,7 @@ BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                     {
                         if( pxQueue->pxQueueSetContainer != NULL )
                         {
-                            if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
-                            {
-                                /* Do not notify the queue set as an existing item
-                                 * was overwritten in the queue so the number of items
-                                 * in the queue has not changed. */
-                                mtCOVERAGE_TEST_MARKER();
-                            }
-                            else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
+                            if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
                             {
                                 /* The queue is a member of a queue set, and posting
                                  * to the queue set caused a higher priority task to
@@ -1165,9 +1170,6 @@ BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                         {
                             mtCOVERAGE_TEST_MARKER();
                         }
-
-                        /* Not used in this path. */
-                        ( void ) uxPreviousMessagesWaiting;
                     }
                 #endif /* configUSE_QUEUE_SETS */
             }
@@ -1265,7 +1267,7 @@ BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
                     {
                         if( pxQueue->pxQueueSetContainer != NULL )
                         {
-                            if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
+                            if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
                             {
                                 /* The semaphore is a member of a queue set, and
                                  * posting to the queue set caused a higher priority
@@ -1345,8 +1347,6 @@ BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
             {
                 /* Increment the lock count so the task that unlocks the queue
                  * knows that data was posted while it was locked. */
-                configASSERT( cTxLock != queueINT8_MAX );
-
                 pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
             }
 
@@ -2007,8 +2007,6 @@ BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
             {
                 /* Increment the lock count so the task that unlocks the queue
                  * knows that data was removed while it was locked. */
-                configASSERT( cRxLock != queueINT8_MAX );
-
                 pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
             }
 
@@ -2087,14 +2085,15 @@ BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,
 UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
 {
     UBaseType_t uxReturn;
+    Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 
     configASSERT( xQueue );
 
-    taskENTER_CRITICAL( &( ( ( Queue_t * ) xQueue )->xQueueLock ) );
+    taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
     {
         uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
     }
-    taskEXIT_CRITICAL( &( ( ( Queue_t * ) xQueue )->xQueueLock ) );
+    taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
 
     return uxReturn;
 } /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
@@ -2354,7 +2353,7 @@ static void prvUnlockQueue( Queue_t * const pxQueue )
                 {
                     if( pxQueue->pxQueueSetContainer != NULL )
                     {
-                        if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
+                        if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
                         {
                             /* The queue is a member of a queue set, and posting to
                              * the queue set caused a higher priority task to unblock.
@@ -2497,9 +2496,6 @@ static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
 {
     BaseType_t xReturn;
 
-#ifndef ESP_PLATFORM
-    taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
-#endif
     {
         if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
         {
@@ -2510,9 +2506,6 @@ static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
             xReturn = pdFALSE;
         }
     }
-#ifndef ESP_PLATFORM
-    taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
-#endif
 
     return xReturn;
 }
@@ -2984,8 +2977,11 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
                                QueueSetHandle_t xQueueSet )
     {
         BaseType_t xReturn;
+#ifdef ESP_PLATFORM
+        Queue_t * pxQueue = (Queue_t * )xQueueOrSemaphore;
+#endif
 
-        taskENTER_CRITICAL( &( ( ( Queue_t * ) xQueueOrSemaphore )->xQueueLock ) );
+        taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
         {
             if( ( ( Queue_t * ) xQueueOrSemaphore )->pxQueueSetContainer != NULL )
             {
@@ -3004,7 +3000,7 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
                 xReturn = pdPASS;
             }
         }
-        taskEXIT_CRITICAL( &( ( ( Queue_t * ) xQueueOrSemaphore )->xQueueLock ) );
+        taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
 
         return xReturn;
     }
@@ -3034,12 +3030,15 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
         }
         else
         {
-            taskENTER_CRITICAL( &( ( ( Queue_t * ) pxQueueOrSemaphore )->xQueueLock ) );
+#ifdef ESP_PLATFORM
+            Queue_t* pxQueue = (Queue_t*)pxQueueOrSemaphore;
+#endif
+            taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
             {
                 /* The queue is no longer contained in the set. */
                 pxQueueOrSemaphore->pxQueueSetContainer = NULL;
             }
-            taskEXIT_CRITICAL( &( ( ( Queue_t * ) pxQueueOrSemaphore )->xQueueLock ) );
+            taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
             xReturn = pdPASS;
         }
 
@@ -3078,16 +3077,20 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
 
 #if ( configUSE_QUEUE_SETS == 1 )
 
-    static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue )
+    static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue,
+                                                  const BaseType_t xCopyPosition )
     {
         Queue_t * pxQueueSetContainer = pxQueue->pxQueueSetContainer;
         BaseType_t xReturn = pdFALSE;
 
         /* This function must be called form a critical section. */
 
-        configASSERT( pxQueueSetContainer );
+        /* The following line is not reachable in unit tests because every call
+         * to prvNotifyQueueSetContainer is preceded by a check that
+         * pxQueueSetContainer != NULL */
+        configASSERT( pxQueueSetContainer ); /* LCOV_EXCL_BR_LINE */
 
-        /* Acquire the Queue set's spinlock */
+        //Acquire the Queue set's spinlock
         taskENTER_CRITICAL( &( pxQueueSetContainer->xQueueLock ) );
 
         configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
@@ -3096,10 +3099,10 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
         {
             const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 
-            traceQUEUE_SET_SEND( pxQueueSetContainer );
+            traceQUEUE_SEND( pxQueueSetContainer );
 
             /* The data copied is the handle of the queue that contains data. */
-            xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, queueSEND_TO_BACK );
+            xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
 
             if( cTxLock == queueUNLOCKED )
             {
@@ -3122,8 +3125,6 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
             }
             else
             {
-                configASSERT( cTxLock != queueINT8_MAX );
-
                 pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
             }
         }
@@ -3132,7 +3133,7 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
             mtCOVERAGE_TEST_MARKER();
         }
 
-        /* Release the Queue set's spinlock */
+        //Release the Queue set's spinlock
         taskEXIT_CRITICAL( &( pxQueueSetContainer->xQueueLock ) );
 
         return xReturn;
diff --git a/components/freertos/FreeRTOS-Kernel/stream_buffer.c b/components/freertos/FreeRTOS-Kernel/stream_buffer.c
index 38c4fef59c..f10b24437e 100644
--- a/components/freertos/FreeRTOS-Kernel/stream_buffer.c
+++ b/components/freertos/FreeRTOS-Kernel/stream_buffer.c
@@ -588,14 +588,15 @@ size_t xStreamBufferSend( StreamBufferHandle_t xStreamBuffer,
     size_t xReturn, xSpace = 0;
     size_t xRequiredSpace = xDataLengthBytes;
     TimeOut_t xTimeOut;
-
-    /* The maximum amount of space a stream buffer will ever report is its length
-     * minus 1. */
-    const size_t xMaxReportedSpace = pxStreamBuffer->xLength - ( size_t ) 1;
+    size_t xMaxReportedSpace = 0;
 
     configASSERT( pvTxData );
     configASSERT( pxStreamBuffer );
 
+    /* The maximum amount of space a stream buffer will ever report is its length
+     * minus 1. */
+    xMaxReportedSpace = pxStreamBuffer->xLength - ( size_t ) 1;
+
     /* This send function is used to write to both message buffers and stream
      * buffers.  If this is a message buffer then the space needed must be
      * increased by the amount of bytes needed to store the length of the
diff --git a/components/freertos/FreeRTOS-Kernel/tasks.c b/components/freertos/FreeRTOS-Kernel/tasks.c
index f705d7634a..1cfd3c5eff 100644
--- a/components/freertos/FreeRTOS-Kernel/tasks.c
+++ b/components/freertos/FreeRTOS-Kernel/tasks.c
@@ -259,15 +259,6 @@ extern void esp_vApplicationIdleHook(void);
     #define taskCAN_RUN_ON_CORE( xCore, xCoreID )   ( pdTRUE )
 #endif /* configNUM_CORES > 1 */
 
-/* Check if a task is a currently running task. */
-#if ( configNUM_CORES > 1 )
-    #define taskIS_CURRENTLY_RUNNING( pxTCB )                   ( ( ( pxTCB ) == pxCurrentTCB[ 0 ] ) || ( ( pxTCB ) == pxCurrentTCB[ 1 ] ) )
-    #define taskIS_CURRENTLY_RUNNING_ON_CORE( pxTCB, xCoreID )  ( ( pxTCB ) == pxCurrentTCB[ ( xCoreID ) ] )
-#else
-    #define taskIS_CURRENTLY_RUNNING( pxTCB )                   ( ( pxTCB ) == pxCurrentTCB[ 0 ] )
-    #define taskIS_CURRENTLY_RUNNING_ON_CORE( pxTCB, xCoreID )  taskIS_CURRENTLY_RUNNING( ( pxTCB ) )
-#endif /* configNUM_CORES > 1 */
-
 /*
  * Several functions take a TaskHandle_t parameter that can optionally be NULL,
  * where NULL is used to indicate that the handle of the currently executing
@@ -699,21 +690,21 @@ static BaseType_t prvCheckForYieldUsingPrioritySMP( UBaseType_t uxTaskPriority,
 
 #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
 
-    TaskHandle_t xTaskCreateStaticPinnedToCore( TaskFunction_t pxTaskCode,
+    TaskHandle_t xTaskCreateStaticPinnedToCore( TaskFunction_t pvTaskCode,
                                                 const char * const pcName,
                                                 const uint32_t ulStackDepth,
                                                 void * const pvParameters,
                                                 UBaseType_t uxPriority,
-                                                StackType_t * const puxStackBuffer,
+                                                StackType_t * const pxStackBuffer,
                                                 StaticTask_t * const pxTaskBuffer,
                                                 const BaseType_t xCoreID )
     {
     TCB_t *pxNewTCB;
     TaskHandle_t xReturn;
 
-        configASSERT( portVALID_STACK_MEM( puxStackBuffer ) );
-        configASSERT( portVALID_TCB_MEM( pxTaskBuffer ) );
-        configASSERT( ( ( xCoreID >= 0 ) && ( xCoreID < configNUM_CORES ) ) || ( xCoreID == tskNO_AFFINITY ) );
+        configASSERT( portVALID_TCB_MEM(pxTaskBuffer) );
+        configASSERT( portVALID_STACK_MEM(pxStackBuffer) );
+        configASSERT( (xCoreID>=0 && xCoreID<configNUM_CORES) || (xCoreID==tskNO_AFFINITY) );
 
         #if ( configASSERT_DEFINED == 1 )
             {
@@ -726,12 +717,13 @@ static BaseType_t prvCheckForYieldUsingPrioritySMP( UBaseType_t uxTaskPriority,
             }
         #endif /* configASSERT_DEFINED */
 
-        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
+
+        if( ( pxTaskBuffer != NULL ) && ( pxStackBuffer != NULL ) )
         {
             /* The memory used for the task's TCB and stack are passed into this
              * function - use them. */
             pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
-            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
+            pxNewTCB->pxStack = ( StackType_t * ) pxStackBuffer;
 
             #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
                 {
@@ -741,7 +733,7 @@ static BaseType_t prvCheckForYieldUsingPrioritySMP( UBaseType_t uxTaskPriority,
                 }
             #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */
 
-            prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL, xCoreID );
+            prvInitialiseNewTask( pvTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL, xCoreID );
             prvAddNewTaskToReadyList( pxNewTCB );
         }
         else
@@ -856,13 +848,13 @@ static BaseType_t prvCheckForYieldUsingPrioritySMP( UBaseType_t uxTaskPriority,
 
 #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
 
-    BaseType_t xTaskCreatePinnedToCore( TaskFunction_t pxTaskCode,
-                                        const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
-                                        const configSTACK_DEPTH_TYPE usStackDepth,
-                                        void * const pvParameters,
-                                        UBaseType_t uxPriority,
-                                        TaskHandle_t * const pxCreatedTask,
-                                        const BaseType_t xCoreID)
+    BaseType_t xTaskCreatePinnedToCore( TaskFunction_t pvTaskCode,
+                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
+                            const uint32_t usStackDepth,
+                            void * const pvParameters,
+                            UBaseType_t uxPriority,
+                            TaskHandle_t * const pvCreatedTask,
+                            const BaseType_t xCoreID)
     {
         TCB_t * pxNewTCB;
         BaseType_t xReturn;
@@ -933,7 +925,7 @@ static BaseType_t prvCheckForYieldUsingPrioritySMP( UBaseType_t uxTaskPriority,
                 }
             #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */
 
-            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL, xCoreID );
+            prvInitialiseNewTask( pvTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pvCreatedTask, pxNewTCB, NULL, xCoreID );
             prvAddNewTaskToReadyList( pxNewTCB );
             xReturn = pdPASS;
         }
@@ -961,10 +953,8 @@ static void prvInitialiseNewTask( TaskFunction_t pxTaskCode,
     StackType_t * pxTopOfStack;
     UBaseType_t x;
 
-    #if ( configNUM_CORES == 1 )
-    {
-        xCoreID = 0;
-    }
+    #if (configNUM_CORES < 2)
+    xCoreID = 0;
     #endif
 
     #if ( portUSING_MPU_WRAPPERS == 1 )
@@ -1373,17 +1363,14 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
     void vTaskDelete( TaskHandle_t xTaskToDelete )
     {
         TCB_t * pxTCB;
-        BaseType_t xFreeNow;
+        TCB_t * curTCB;
+        BaseType_t core;
+        BaseType_t xFreeNow = 0;
 
         taskENTER_CRITICAL( &xKernelLock );
         {
-            BaseType_t xCurCoreID;
-            #if ( configNUM_CORES > 1 )
-                xCurCoreID = xPortGetCoreID();
-            #else
-                xCurCoreID = 0;
-                ( void ) xCurCoreID;
-            #endif
+            core = xPortGetCoreID();
+            curTCB = pxCurrentTCB[core];
 
             /* If null is passed in here then it is the calling task that is
              * being deleted. */
@@ -1415,19 +1402,12 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
              * not return. */
             uxTaskNumber++;
 
-            /*
-             * We cannot immediately a task that is
-             * - Currently running on either core
-             * - If the task is not currently running but is pinned to the other (due to FPU cleanup)
-             * Todo: Allow deletion of tasks pinned to other core (IDF-5803)
-             */
-            #if ( configNUM_CORES > 1 )
-                xFreeNow = ( taskIS_CURRENTLY_RUNNING( pxTCB ) || ( pxTCB->xCoreID == !xCurCoreID ) ) ? pdFALSE : pdTRUE;
-            #else
-                xFreeNow = ( taskIS_CURRENTLY_RUNNING( pxTCB ) ) ? pdFALSE : pdTRUE;
-            #endif /* configNUM_CORES > 1 */
-
-            if( xFreeNow == pdFALSE )
+            if( pxTCB == curTCB ||
+                /* in SMP, we also can't immediately delete the task active on the other core */
+                (configNUM_CORES > 1 && pxTCB == pxCurrentTCB[ !core ]) ||
+                /* ... and we can't delete a non-running task pinned to the other core, as
+                   FPU cleanup has to happen on the same core */
+                (configNUM_CORES > 1 && pxTCB->xCoreID == (!core)) )
             {
                 /* A task is deleting itself.  This cannot complete within the
                  * task itself, as a context switch to another task is required.
@@ -1441,47 +1421,43 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
                  * check the xTasksWaitingTermination list. */
                 ++uxDeletedTasksWaitingCleanUp;
 
-                /* Call the delete hook before portPRE_TASK_DELETE_HOOK() as
-                 * portPRE_TASK_DELETE_HOOK() does not return in the Win32 port. */
-                traceTASK_DELETE( pxTCB );
-
                 /* The pre-delete hook is primarily for the Windows simulator,
                  * in which Windows specific clean up operations are performed,
                  * after which it is not possible to yield away from this task -
                  * hence xYieldPending is used to latch that a context switch is
                  * required. */
-                portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending[ xCurCoreID ] );
+                portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending[core] );
 
-                #if ( configNUM_CORES > 1 )
-                    if( taskIS_CURRENTLY_RUNNING_ON_CORE( pxTCB, !xCurCoreID ) )
-                    {
-                        /* SMP case of deleting a task running on a different core. Same issue
-                        as a task deleting itself, but we need to send a yield to this task now
-                        before we release xKernelLock.
+                if (configNUM_CORES > 1 && pxTCB == pxCurrentTCB[ !core ])
+                {
+                    /* SMP case of deleting a task running on a different core. Same issue
+                    as a task deleting itself, but we need to send a yield to this task now
+                    before we release xKernelLock.
 
-                        Specifically there is a case where the other core may already be spinning on
-                        xKernelLock waiting to go into a blocked state. A check is added in
-                        prvAddCurrentTaskToDelayedList() to prevent it from removing itself from
-                        xTasksWaitingTermination list in this case (instead it will immediately
-                        release xKernelLock again and be yielded before the FreeRTOS function
-                        returns.) */
-                        vPortYieldOtherCore( !xCurCoreID );
-                    }
-                #endif /* configNUM_CORES > 1 */
+                    Specifically there is a case where the other core may already be spinning on
+                    xKernelLock waiting to go into a blocked state. A check is added in
+                    prvAddCurrentTaskToDelayedList() to prevent it from removing itself from
+                    xTasksWaitingTermination list in this case (instead it will immediately
+                    release xKernelLock again and be yielded before the FreeRTOS function
+                    returns.) */
+                    vPortYieldOtherCore( !core );
+                }
             }
             else
             {
                 --uxCurrentNumberOfTasks;
-                traceTASK_DELETE( pxTCB );
+                xFreeNow = pdTRUE;
 
                 /* Reset the next expected unblock time in case it referred to
                  * the task that has just been deleted. */
                 prvResetNextTaskUnblockTime();
             }
+
+            traceTASK_DELETE( pxTCB );
         }
         taskEXIT_CRITICAL( &xKernelLock );
 
-        if( xFreeNow == pdTRUE ) {
+        if(xFreeNow == pdTRUE) {
             #if ( configNUM_THREAD_LOCAL_STORAGE_POINTERS > 0 ) && ( configTHREAD_LOCAL_STORAGE_DELETE_CALLBACKS )
                 prvDeleteTLS( pxTCB );
             #endif
@@ -1493,8 +1469,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
          * been deleted. */
         if( xSchedulerRunning != pdFALSE )
         {
-            taskENTER_CRITICAL( &xKernelLock );
-            if( taskIS_CURRENTLY_RUNNING_ON_CORE( pxTCB, xPortGetCoreID() ) )
+            if( pxTCB == curTCB )
             {
                 configASSERT( xTaskGetSchedulerState() != taskSCHEDULER_SUSPENDED );
                 portYIELD_WITHIN_API();
@@ -1503,7 +1478,6 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
             {
                 mtCOVERAGE_TEST_MARKER();
             }
-            taskEXIT_CRITICAL( &xKernelLock );
         }
     }
 
@@ -1525,7 +1499,11 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
                                 const TickType_t xTimeIncrement )
     {
         TickType_t xTimeToWake;
+#ifdef ESP_PLATFORM
+        BaseType_t xShouldDelay = pdFALSE;
+#else
         BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
+#endif // ESP_PLATFORM
 
         configASSERT( pxPreviousWakeTime );
         configASSERT( ( xTimeIncrement > 0U ) );
@@ -1593,13 +1571,15 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
         }
 #ifdef ESP_PLATFORM // IDF-3755
         taskEXIT_CRITICAL( &xKernelLock );
-        xAlreadyYielded = pdFALSE;
 #else
         xAlreadyYielded = xTaskResumeAll();
 #endif // ESP_PLATFORM
 
         /* Force a reschedule if xTaskResumeAll has not already done so, we may
          * have put ourselves to sleep. */
+#ifdef ESP_PLATFORM
+        portYIELD_WITHIN_API();
+#else
         if( xAlreadyYielded == pdFALSE )
         {
             portYIELD_WITHIN_API();
@@ -1608,7 +1588,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
         {
             mtCOVERAGE_TEST_MARKER();
         }
-
+#endif // ESP_PLATFORM
         return xShouldDelay;
     }
 
@@ -1619,8 +1599,6 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
 
     void vTaskDelay( const TickType_t xTicksToDelay )
     {
-        BaseType_t xAlreadyYielded = pdFALSE;
-
         /* A delay time of zero just forces a reschedule. */
         if( xTicksToDelay > ( TickType_t ) 0U )
         {
@@ -1644,7 +1622,6 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
             }
 #ifdef ESP_PLATFORM // IDF-3755
             taskEXIT_CRITICAL( &xKernelLock );
-            xAlreadyYielded = pdFALSE;
 #else
             xAlreadyYielded = xTaskResumeAll();
 #endif // ESP_PLATFORM
@@ -1654,16 +1631,8 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
             mtCOVERAGE_TEST_MARKER();
         }
 
-        /* Force a reschedule if xTaskResumeAll has not already done so, we may
-         * have put ourselves to sleep. */
-        if( xAlreadyYielded == pdFALSE )
-        {
-            portYIELD_WITHIN_API();
-        }
-        else
-        {
-            mtCOVERAGE_TEST_MARKER();
-        }
+        /* Force a reschedule, we may have put ourselves to sleep. */
+        portYIELD_WITHIN_API();
     }
 
 #endif /* INCLUDE_vTaskDelay */
@@ -1680,11 +1649,18 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
         configASSERT( pxTCB );
 
         taskENTER_CRITICAL( &xKernelLock );     //Need critical section incase either core context switches in between
-        if( taskIS_CURRENTLY_RUNNING( pxTCB ) )
+        if( pxTCB == pxCurrentTCB[xPortGetCoreID()])
         {
             /* The task calling this function is querying its own state. */
             eReturn = eRunning;
         }
+        #if (configNUM_CORES > 1)
+        else if (pxTCB == pxCurrentTCB[!xPortGetCoreID()])
+        {
+            /* The task calling this function is querying its own state. */
+            eReturn = eRunning;
+        }
+        #endif
         else
         {
             pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
@@ -1871,7 +1847,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
                  * priority than the calling task. */
                 if( uxNewPriority > uxCurrentBasePriority )
                 {
-                    if( !taskIS_CURRENTLY_RUNNING( pxTCB ) )
+                    if( pxTCB != pxCurrentTCB[ xPortGetCoreID() ] )
                     {
                         /* The priority of a task other than the currently
                          * running task is being raised.  Is the priority being
@@ -1892,22 +1868,13 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
                          * priority task able to run so no yield is required. */
                     }
                 }
-                else if( taskIS_CURRENTLY_RUNNING_ON_CORE( pxTCB, 0 ) )
+                else if( pxTCB == pxCurrentTCB[ xPortGetCoreID() ] )
                 {
                     /* Setting the priority of the running task down means
                      * there may now be another task of higher priority that
                      * is ready to execute. */
                     xYieldRequired = pdTRUE;
                 }
-                #if ( configNUM_CORES > 1 )
-                    else if( taskIS_CURRENTLY_RUNNING_ON_CORE( pxTCB, 1 ) )
-                    {
-                        /* Setting the priority of the running task on the other
-                         * core down means there may now be another task of
-                         * higher priority that is ready to execute. */
-                        vPortYieldOtherCore( 1 );
-                    }
-                #endif /* configNUM_CORES > 1 */
                 else
                 {
                     /* Setting the priority of any other task down does not
@@ -2006,6 +1973,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
     void vTaskSuspend( TaskHandle_t xTaskToSuspend )
     {
         TCB_t * pxTCB;
+        TCB_t * curTCB;
 
         taskENTER_CRITICAL( &xKernelLock );
         {
@@ -2037,6 +2005,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
             }
 
             vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
+            curTCB = pxCurrentTCB[ xPortGetCoreID() ];
 
             #if ( configUSE_TASK_NOTIFICATIONS == 1 )
                 {
@@ -2053,70 +2022,76 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
                     }
                 }
             #endif /* if ( configUSE_TASK_NOTIFICATIONS == 1 ) */
+        }
+        taskEXIT_CRITICAL( &xKernelLock );
 
+        if( xSchedulerRunning != pdFALSE )
+        {
+            /* Reset the next expected unblock time in case it referred to the
+             * task that is now in the Suspended state. */
+            taskENTER_CRITICAL( &xKernelLock );
+            {
+                prvResetNextTaskUnblockTime();
+            }
+            taskEXIT_CRITICAL( &xKernelLock );
+        }
+        else
+        {
+            mtCOVERAGE_TEST_MARKER();
+        }
+
+        if( pxTCB == curTCB )
+        {
             if( xSchedulerRunning != pdFALSE )
             {
-                /* Reset the next expected unblock time in case it referred to the
-                 * task that is now in the Suspended state. */
-                prvResetNextTaskUnblockTime();
+                /* The current task has just been suspended. */
+                taskENTER_CRITICAL( &xKernelLock );
+                BaseType_t suspended = uxSchedulerSuspended[xPortGetCoreID()];
+                taskEXIT_CRITICAL( &xKernelLock );
+
+                configASSERT( suspended == 0 );
+                (void)suspended;
+                portYIELD_WITHIN_API();
             }
             else
             {
-                mtCOVERAGE_TEST_MARKER();
-            }
-
-            if( taskIS_CURRENTLY_RUNNING_ON_CORE( pxTCB, xPortGetCoreID() ) )
-            {
-                if( xSchedulerRunning != pdFALSE )
+                /* The scheduler is not running, but the task that was pointed
+                 * to by pxCurrentTCB has just been suspended and pxCurrentTCB
+                 * must be adjusted to point to a different task. */
+                if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
                 {
-                    /* The current task has just been suspended. */
-                    configASSERT( uxSchedulerSuspended[ xPortGetCoreID() ] == 0 );
-                    portYIELD_WITHIN_API();
+                    /* No other tasks are ready, so set pxCurrentTCB back to
+                     * NULL so when the next task is created pxCurrentTCB will
+                     * be set to point to it no matter what its relative priority
+                     * is. */
+                    taskENTER_CRITICAL( &xKernelLock );
+                    pxCurrentTCB[ xPortGetCoreID() ] = NULL;
+                    taskEXIT_CRITICAL( &xKernelLock );
                 }
                 else
                 {
-                    /* The scheduler is not running, but the task that was pointed
-                     * to by pxCurrentTCB has just been suspended and pxCurrentTCB
-                     * must be adjusted to point to a different task. */
-                    if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
-                    {
-                        /* No other tasks are ready, so set pxCurrentTCB back to
-                         * NULL so when the next task is created pxCurrentTCB will
-                         * be set to point to it no matter what its relative priority
-                         * is. */
-                        pxCurrentTCB[ xPortGetCoreID() ] = NULL;
-                    }
-                    else
-                    {
-                        vTaskSwitchContext();
-                    }
+                    vTaskSwitchContext();
                 }
             }
-            #if ( configNUM_CORES > 1 )
-                else if( taskIS_CURRENTLY_RUNNING_ON_CORE( pxTCB, !xPortGetCoreID() ) )
+        }
+        else
+        {
+            if( xSchedulerRunning != pdFALSE )
+            {
+                /* A task other than the currently running task was suspended,
+                 * reset the next expected unblock time in case it referred to the
+                 * task that is now in the Suspended state. */
+                taskENTER_CRITICAL( &xKernelLock );
                 {
-                    /* The other core's current task has just been suspended */
-                    if( xSchedulerRunning != pdFALSE )
-                    {
-                        vPortYieldOtherCore( !xPortGetCoreID() );
-                    }
-                    else
-                    {
-                        /* The scheduler is not running, but the task that was pointed
-                         * to by pxCurrentTCB[ otherCore ] has just been suspended.
-                         * We simply set the pxCurrentTCB[ otherCore ] to NULL for now.
-                         * Todo: Update vTaskSwitchContext() to be runnable on
-                         * behalf of the other core. */
-                        pxCurrentTCB[ !xPortGetCoreID() ] = NULL;
-                    }
+                    prvResetNextTaskUnblockTime();
                 }
-            #endif /* configNUM_CORES > 1 */
+                taskEXIT_CRITICAL( &xKernelLock );
+            }
             else
             {
                 mtCOVERAGE_TEST_MARKER();
             }
         }
-        taskEXIT_CRITICAL( &xKernelLock );
     }
 
 #endif /* INCLUDE_vTaskSuspend */
@@ -2139,12 +2114,8 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
         if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
         {
             /* Has the task already been resumed from within an ISR? */
-            #if ( configNUM_CORES > 1 )
-                if(    ( listIS_CONTAINED_WITHIN( &xPendingReadyList[ 0 ], &( pxTCB->xEventListItem ) ) == pdFALSE )
-                    && ( listIS_CONTAINED_WITHIN( &xPendingReadyList[ 1 ], &( pxTCB->xEventListItem ) ) == pdFALSE ) )
-            #else
-                if( listIS_CONTAINED_WITHIN( &xPendingReadyList[ 0 ], &( pxTCB->xEventListItem ) ) == pdFALSE )
-            #endif
+            if( listIS_CONTAINED_WITHIN( &xPendingReadyList[xPortGetCoreID()], &( pxTCB->xEventListItem )) == pdFALSE &&
+                listIS_CONTAINED_WITHIN( &xPendingReadyList[!xPortGetCoreID()], &( pxTCB->xEventListItem ))  == pdFALSE )
             {
                 /* Is it in the suspended list because it is in the Suspended
                  * state, or because is is blocked with no timeout? */
@@ -2186,7 +2157,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
         {
             /* The parameter cannot be NULL as it is impossible to resume the
              * currently executing task. */
-            if( !taskIS_CURRENTLY_RUNNING( pxTCB ) && ( pxTCB != NULL ) )
+            if( ( pxTCB != pxCurrentTCB[xPortGetCoreID()] ) && ( pxTCB != NULL ) )
             {
                 if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
                 {
@@ -2261,7 +2232,6 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
                 traceTASK_RESUME_FROM_ISR( pxTCB );
 
                 /* Check the ready lists can be accessed. */
-                /* Known issue IDF-5856. We also need to check if the other core is suspended */
                 if( uxSchedulerSuspended[ xPortGetCoreID() ] == ( UBaseType_t ) pdFALSE )
                 {
                     /* Ready lists can be accessed so move the task from the
@@ -2310,7 +2280,7 @@ void vTaskStartScheduler( void )
 
 #ifdef ESP_PLATFORM
     /* Create an IDLE task for each core */
-    for( BaseType_t xCoreID = 0; xCoreID < configNUM_CORES; xCoreID++ )
+    for(BaseType_t xCoreID = 0; xCoreID < configNUM_CORES; xCoreID++)
 #endif //ESP_PLATFORM
     /* Add the idle task at the lowest priority. */
     #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
@@ -2460,12 +2430,12 @@ void vTaskSuspendAll( void )
      * BaseType_t.  Please read Richard Barry's reply in the following link to a
      * post in the FreeRTOS support forum before reporting this as a bug! -
      * https://goo.gl/wu4acr */
-
-    #if ( configNUM_CORES > 1 )
-        /* For SMP, although each core has their own uxSchedulerSuspended, we still
-         * need enter a critical section when accessing. */
-        taskENTER_CRITICAL( &xKernelLock );
-    #endif
+#ifdef ESP_PLATFORM
+    /* For SMP, although each core has their own uxSchedulerSuspended, we still
+     * need to disable interrupts or enter a critical section when accessing. */
+    unsigned state;
+    state = portSET_INTERRUPT_MASK_FROM_ISR();
+#endif
 
     /* portSOFRWARE_BARRIER() is only implemented for emulated/simulated ports that
      * do not otherwise exhibit real time behaviour. */
@@ -2479,53 +2449,55 @@ void vTaskSuspendAll( void )
      * the above increment elsewhere. */
     portMEMORY_BARRIER();
 
-    #if ( configNUM_CORES > 1 )
-        taskEXIT_CRITICAL( &xKernelLock );
-    #endif
+#ifdef ESP_PLATFORM
+    portCLEAR_INTERRUPT_MASK_FROM_ISR( state );
+#endif
 }
 /*----------------------------------------------------------*/
 
 #if ( configUSE_TICKLESS_IDLE != 0 )
 
+#if ( configNUM_CORES > 1 )
+
+    static BaseType_t xHaveReadyTasks( void )
+    {
+        for (int i = tskIDLE_PRIORITY + 1; i < configMAX_PRIORITIES; ++i)
+        {
+            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ i ] ) ) > 0 )
+            {
+                return pdTRUE;
+            }
+            else
+            {
+                mtCOVERAGE_TEST_MARKER();
+            }
+        }
+        return pdFALSE;
+    }
+
+#endif // configNUM_CORES > 1
+
     static TickType_t prvGetExpectedIdleTime( void )
     {
-        TickType_t xReturn;
-        UBaseType_t uxHigherPriorityReadyTasks = pdFALSE;
+    TickType_t xReturn;
+
 
-        /* We need a critical section here as we are about to access kernel data structures */
         taskENTER_CRITICAL( &xKernelLock );
-
-        /* uxHigherPriorityReadyTasks takes care of the case where
-         * configUSE_PREEMPTION is 0, so there may be tasks above the idle priority
-         * task that are in the Ready state, even though the idle task is
-         * running. */
-        #if ( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 )
-            {
-                if( uxTopReadyPriority > tskIDLE_PRIORITY )
-                {
-                    uxHigherPriorityReadyTasks = pdTRUE;
-                }
-            }
-        #else
-            {
-                const UBaseType_t uxLeastSignificantBit = ( UBaseType_t ) 0x01;
-
-                /* When port optimised task selection is used the uxTopReadyPriority
-                 * variable is used as a bit map.  If bits other than the least
-                 * significant bit are set then there are tasks that have a priority
-                 * above the idle priority that are in the Ready state.  This takes
-                 * care of the case where the co-operative scheduler is in use. */
-                if( uxTopReadyPriority > uxLeastSignificantBit )
-                {
-                    uxHigherPriorityReadyTasks = pdTRUE;
-                }
-            }
-        #endif /* if ( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 ) */
-
         if( pxCurrentTCB[ xPortGetCoreID() ]->uxPriority > tskIDLE_PRIORITY )
         {
             xReturn = 0;
         }
+#if configNUM_CORES > 1
+        /* This function is called from Idle task; in single core case this
+         * means that no higher priority tasks are ready to run, and we can
+         * enter sleep. In SMP case, there might be ready tasks waiting for
+         * the other CPU, so need to check all ready lists.
+         */
+        else if( xHaveReadyTasks() )
+        {
+            xReturn = 0;
+        }
+#endif // configNUM_CORES > 1
         else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > configNUM_CORES )
         {
             /* There are other idle priority tasks in the ready state.  If
@@ -2533,18 +2505,10 @@ void vTaskSuspendAll( void )
              * processed. */
             xReturn = 0;
         }
-        else if( uxHigherPriorityReadyTasks != pdFALSE )
-        {
-            /* There are tasks in the Ready state that have a priority above the
-             * idle priority.  This path can only be reached if
-             * configUSE_PREEMPTION is 0. */
-            xReturn = 0;
-        }
         else
         {
             xReturn = xNextTaskUnblockTime - xTickCount;
         }
-
         taskEXIT_CRITICAL( &xKernelLock );
 
         return xReturn;
@@ -2569,9 +2533,12 @@ BaseType_t xTaskResumeAll( void )
      * tasks from this list into their appropriate ready list. */
     taskENTER_CRITICAL( &xKernelLock );
     {
+#ifdef ESP_PLATFORM
         /* Minor optimization. Core ID can't change while inside a critical section */
         BaseType_t xCoreID = xPortGetCoreID();
-
+#else
+        BaseType_t xCoreID = 0;
+#endif
         --uxSchedulerSuspended[ xCoreID ];
 
         if( uxSchedulerSuspended[ xCoreID ] == ( UBaseType_t ) pdFALSE )
@@ -2614,9 +2581,11 @@ BaseType_t xTaskResumeAll( void )
                  * they should be processed now.  This ensures the tick count does
                  * not  slip, and that any delayed tasks are resumed at the correct
                  * time. */
+#ifdef ESP_PLATFORM
                 /* Core 0 is solely responsible for managing tick count, thus it
                  * must be the only core to unwind the pended ticks */
                 if ( xCoreID == 0 )
+#endif
                 {
                     TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 
@@ -2674,12 +2643,7 @@ TickType_t xTaskGetTickCount( void )
 {
     TickType_t xTicks;
 
-    /* Critical section required if running on a 16 bit processor. */
-    portTICK_TYPE_ENTER_CRITICAL();
-    {
-        xTicks = xTickCount;
-    }
-    portTICK_TYPE_EXIT_CRITICAL();
+    xTicks = xTickCount;
 
     return xTicks;
 }
@@ -2688,6 +2652,7 @@ TickType_t xTaskGetTickCount( void )
 TickType_t xTaskGetTickCountFromISR( void )
 {
     TickType_t xReturn;
+    UBaseType_t uxSavedInterruptStatus;
 
     /* RTOS ports that support interrupt nesting have the concept of a maximum
      * system call (or maximum API call) interrupt priority.  Interrupts that are
@@ -2705,21 +2670,11 @@ TickType_t xTaskGetTickCountFromISR( void )
      * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
     portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 
-    #if ( configNUM_CORES > 1 )
-        /* We need a critical section here as we are about to access kernel data structures */
-        taskENTER_CRITICAL_ISR( &xKernelLock );
-    #else
-        UBaseType_t uxSavedInterruptStatus;
-        uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
-    #endif
+    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
     {
         xReturn = xTickCount;
     }
-    #if ( configNUM_CORES > 1 )
-        taskEXIT_CRITICAL_ISR( &xKernelLock );
-    #else
-        portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
-    #endif
+    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 
     return xReturn;
 }
@@ -3490,26 +3445,28 @@ BaseType_t xTaskIncrementTick( void )
     {
         TCB_t * pxTCB;
         TaskHookFunction_t xReturn;
+#ifndef ESP_PLATFORM
+        UBaseType_t uxSavedInterruptStatus;
+#endif
 
         /* If xTask is NULL then set the calling task's hook. */
         pxTCB = prvGetTCBFromHandle( xTask );
 
         /* Save the hook function in the TCB.  A critical section is required as
          * the value can be accessed from an interrupt. */
-        #if ( configNUM_CORES > 1 )
-            taskENTER_CRITICAL_ISR( &xKernelLock );
-        #else
-            UBaseType_t uxSavedInterruptStatus;
-            uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
-        #endif
+#ifdef ESP_PLATFORM
+        taskENTER_CRITICAL_ISR( &xKernelLock );
+#else
+        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
+#endif
         {
             xReturn = pxTCB->pxTaskTag;
         }
-        #if ( configNUM_CORES > 1 )
-            taskEXIT_CRITICAL_ISR( &xKernelLock );
-        #else
-            portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
-        #endif
+#ifdef ESP_PLATFORM
+        taskEXIT_CRITICAL_ISR( &xKernelLock );
+#else
+        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
+#endif
 
         return xReturn;
     }
@@ -4097,7 +4054,6 @@ BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
              * around and gone past again. This passed since vTaskSetTimeout()
              * was called. */
             xReturn = pdTRUE;
-            *pxTicksToWait = ( TickType_t ) 0;
         }
         else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
         {
@@ -4108,7 +4064,7 @@ BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
         }
         else
         {
-            *pxTicksToWait = ( TickType_t ) 0;
+            *pxTicksToWait = 0;
             xReturn = pdTRUE;
         }
     }
@@ -4545,8 +4501,9 @@ static void prvCheckTasksWaitingTermination( void )
         pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
         pxTaskStatus->pxStackBase = pxTCB->pxStack;
         pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
+
         #if ( configTASKLIST_INCLUDE_COREID == 1 )
-            pxTaskStatus->xCoreID = pxTCB->xCoreID;
+        pxTaskStatus->xCoreID = pxTCB->xCoreID;
         #endif /* configTASKLIST_INCLUDE_COREID */
 
         #if ( configUSE_MUTEXES == 1 )
@@ -4925,7 +4882,6 @@ static void prvResetNextTaskUnblockTime( void )
         BaseType_t xReturn;
         unsigned state;
 
-        /* Known issue. This should use critical sections. See IDF-5889 */
         state = portSET_INTERRUPT_MASK_FROM_ISR();
         if( xSchedulerRunning == pdFALSE )
         {
@@ -5560,17 +5516,13 @@ static void prvResetNextTaskUnblockTime( void )
 TickType_t uxTaskResetEventItemValue( void )
 {
     TickType_t uxReturn;
-    TCB_t *pxCurTCB;
 
     taskENTER_CRITICAL( &xKernelLock );
-    pxCurTCB = pxCurrentTCB[ xPortGetCoreID() ];
-
-    uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurTCB->xEventListItem ) );
+    uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB[ xPortGetCoreID() ]->xEventListItem ) );
 
     /* Reset the event list item to its normal value - so it can be used with
      * queues and semaphores. */
-    listSET_LIST_ITEM_VALUE( &( pxCurTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
-
+    listSET_LIST_ITEM_VALUE( &( pxCurrentTCB[ xPortGetCoreID() ]->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB[ xPortGetCoreID() ]->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
     taskEXIT_CRITICAL( &xKernelLock );
 
     return uxReturn;
@@ -6212,15 +6164,13 @@ static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
     const TickType_t xConstTickCount = xTickCount;
     BaseType_t xCurCoreID = xPortGetCoreID();
 
-    #if ( configNUM_CORES > 1 )
-        if( listIS_CONTAINED_WITHIN( &xTasksWaitingTermination, &( pxCurrentTCB[ xCurCoreID ]->xStateListItem ) ) == pdTRUE )
-        {
-            /* vTaskDelete() has been called to delete this task. This would have happened from the other core while this task was spinning on xTaskQueueMutex,
-               so don't move the running task to the delayed list - as soon as this core re-enables interrupts this task will
-               be suspended permanently. Todo: IDF-5844. */
-            return;
-        }
-    #endif
+    if( ( configNUM_CORES > 1 ) && listIS_CONTAINED_WITHIN( &xTasksWaitingTermination, &( pxCurrentTCB[ xCurCoreID ]->xStateListItem ) ) )
+    {
+        /* vTaskDelete() has been called to delete this task. This would have happened from the other core while this task was spinning on xTaskQueueMutex,
+           so don't move the running task to the delayed list - as soon as this core re-enables interrupts this task will
+           be suspended permanently */
+        return;
+    }
 
     #if ( INCLUDE_xTaskAbortDelay == 1 )
         {

From 37178dfa746638f337e18c9a1e1f9d8488f4f851 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Martin=20Ga=C5=88o?= <martin.gano@espressif.com>
Date: Thu, 8 Sep 2022 14:28:12 +0200
Subject: [PATCH 405/665] fatfsparse.py: limit the file content size to correct
 number

---
 components/fatfs/fatfs_utils/entry.py       | 13 ++++++---
 components/fatfs/fatfs_utils/fat.py         | 29 ++++++++++++---------
 components/fatfs/fatfs_utils/fatfs_state.py | 13 ++++++---
 components/fatfs/fatfs_utils/utils.py       |  1 +
 components/fatfs/fatfsparse.py              |  5 ++--
 5 files changed, 40 insertions(+), 21 deletions(-)

diff --git a/components/fatfs/fatfs_utils/entry.py b/components/fatfs/fatfs_utils/entry.py
index c33bd9e834..23d2304453 100644
--- a/components/fatfs/fatfs_utils/entry.py
+++ b/components/fatfs/fatfs_utils/entry.py
@@ -34,8 +34,9 @@ class Entry:
     # one entry can hold 13 characters with size 2 bytes distributed in three regions of the 32 bytes entry
     CHARS_PER_ENTRY: int = LDIR_Name1_SIZE + LDIR_Name2_SIZE + LDIR_Name3_SIZE
 
+    # the last 16 bytes record in the LFN entry has first byte masked with the following value
+    LAST_RECORD_LFN_ENTRY: int = 0x40
     SHORT_ENTRY: int = -1
-
     # this value is used for short-like entry but with accepted lower case
     SHORT_ENTRY_LN: int = 0
 
@@ -103,7 +104,7 @@ class Entry:
         00002040: 54 48 49 53 49 53 7E 31 54 58 54 20 00 00 00 00    THISIS~1TXT.....
         00002050: 21 00 00 00 00 00 00 00 21 00 02 00 15 00 00 00    !.......!.......
         """
-        order |= (0x40 if is_last else 0x00)
+        order |= (Entry.LAST_RECORD_LFN_ENTRY if is_last else 0x00)
         long_entry: bytes = (Int8ul.build(order) +  # order of the long name entry (possibly masked with 0x40)
                              names[0] +  # first 5 characters (10 bytes) of the name part
                              Int8ul.build(Entry.ATTR_LONG_NAME) +  # one byte entity type ATTR_LONG_NAME
@@ -124,7 +125,13 @@ class Entry:
             return {}
         names1 = entry_bytes_[14:26]
         names2 = entry_bytes_[28:32]
-        return {'order': order_, 'name1': names0, 'name2': names1, 'name3': names2, 'is_last': bool(order_ & 0x40 == 0x40)}
+        return {
+            'order': order_,
+            'name1': names0,
+            'name2': names1,
+            'name3': names2,
+            'is_last': bool(order_ & Entry.LAST_RECORD_LFN_ENTRY == Entry.LAST_RECORD_LFN_ENTRY)
+        }
 
     @property
     def entry_bytes(self) -> bytes:
diff --git a/components/fatfs/fatfs_utils/fat.py b/components/fatfs/fatfs_utils/fat.py
index 4d5571c45f..80a5fb4842 100644
--- a/components/fatfs/fatfs_utils/fat.py
+++ b/components/fatfs/fatfs_utils/fat.py
@@ -1,7 +1,7 @@
 # SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
 # SPDX-License-Identifier: Apache-2.0
 
-from typing import List
+from typing import List, Optional
 
 from .cluster import Cluster
 from .exceptions import NoFreeClusterException
@@ -39,22 +39,25 @@ class FAT:
         is_cluster_last_: bool = value_ == (1 << self.boot_sector_state.fatfs_type) - 1
         return is_cluster_last_
 
-    def chain_content(self, cluster_id_: int) -> bytearray:
-        bin_im: bytearray = self.boot_sector_state.binary_image
-        if self.is_cluster_last(cluster_id_):
-            data_address_ = Cluster.compute_cluster_data_address(self.boot_sector_state, cluster_id_)
-            content_: bytearray = bin_im[data_address_: data_address_ + self.boot_sector_state.sector_size]
-            return content_
-        fat_value_: int = self.get_cluster_value(cluster_id_)
+    def get_chained_content(self, cluster_id_: int, size: Optional[int] = None) -> bytearray:
+        """
+        The purpose of the method is retrieving the content from chain of clusters when the FAT FS partition
+        is analyzed. The file entry provides the reference to the first cluster, this method
+        traverses linked list of clusters and append partial results to the content.
+        """
+        binary_image: bytearray = self.boot_sector_state.binary_image
+
         data_address_ = Cluster.compute_cluster_data_address(self.boot_sector_state, cluster_id_)
-        content_ = bin_im[data_address_: data_address_ + self.boot_sector_state.sector_size]
+        content_ = binary_image[data_address_: data_address_ + self.boot_sector_state.sector_size]
 
         while not self.is_cluster_last(cluster_id_):
-            cluster_id_ = fat_value_
-            fat_value_ = self.get_cluster_value(cluster_id_)
+            cluster_id_ = self.get_cluster_value(cluster_id_)
             data_address_ = Cluster.compute_cluster_data_address(self.boot_sector_state, cluster_id_)
-            content_ += bin_im[data_address_: data_address_ + self.boot_sector_state.sector_size]
-        return content_
+            content_ += binary_image[data_address_: data_address_ + self.boot_sector_state.sector_size]
+        # the size is None if the object is directory
+        if size is None:
+            return content_
+        return content_[:size]
 
     def find_free_cluster(self) -> Cluster:
         # finds first empty cluster and allocates it
diff --git a/components/fatfs/fatfs_utils/fatfs_state.py b/components/fatfs/fatfs_utils/fatfs_state.py
index 45d1c7e519..22af7bfb0d 100644
--- a/components/fatfs/fatfs_utils/fatfs_state.py
+++ b/components/fatfs/fatfs_utils/fatfs_state.py
@@ -5,8 +5,9 @@ from textwrap import dedent
 from typing import Optional
 
 from .exceptions import InconsistentFATAttributes
-from .utils import (ALLOWED_SECTOR_SIZES, FAT12, FAT12_MAX_CLUSTERS, FAT16, FAT16_MAX_CLUSTERS, FATDefaults,
-                    get_fat_sectors_count, get_fatfs_type, get_non_data_sectors_cnt, number_of_clusters)
+from .utils import (ALLOWED_SECTOR_SIZES, FAT12, FAT12_MAX_CLUSTERS, FAT16, FAT16_MAX_CLUSTERS,
+                    RESERVED_CLUSTERS_COUNT, FATDefaults, get_fat_sectors_count, get_fatfs_type,
+                    get_non_data_sectors_cnt, number_of_clusters)
 
 
 class FATFSState:
@@ -133,7 +134,13 @@ class BootSectorState:
 
     @property
     def clusters(self) -> int:
-        clusters_cnt_: int = number_of_clusters(self.data_sectors, self.sectors_per_cluster)
+        """
+        The actual number of clusters is calculated by `number_of_clusters`,
+        however, the initial two blocks of FAT are reserved (device type and root directory),
+        despite they don't refer to the data region.
+        Since that, two clusters are added to use the full potential of the FAT file system partition.
+        """
+        clusters_cnt_: int = number_of_clusters(self.data_sectors, self.sectors_per_cluster) + RESERVED_CLUSTERS_COUNT
         return clusters_cnt_
 
     @property
diff --git a/components/fatfs/fatfs_utils/utils.py b/components/fatfs/fatfs_utils/utils.py
index e869a64064..0dec3801cd 100644
--- a/components/fatfs/fatfs_utils/utils.py
+++ b/components/fatfs/fatfs_utils/utils.py
@@ -12,6 +12,7 @@ from construct import BitsInteger, BitStruct, Int16ul
 
 FAT12_MAX_CLUSTERS: int = 4085
 FAT16_MAX_CLUSTERS: int = 65525
+RESERVED_CLUSTERS_COUNT: int = 2
 PAD_CHAR: int = 0x20
 FAT12: int = 12
 FAT16: int = 16
diff --git a/components/fatfs/fatfsparse.py b/components/fatfs/fatfsparse.py
index fcc267e94a..df846bc43f 100755
--- a/components/fatfs/fatfsparse.py
+++ b/components/fatfs/fatfsparse.py
@@ -67,14 +67,15 @@ def traverse_folder_tree(directory_bytes_: bytes,
                                       entry_position_=i,
                                       lfn_checksum_=lfn_checksum(obj_['DIR_Name'] + obj_['DIR_Name_ext']))
         if obj_['DIR_Attr'] == Entry.ATTR_ARCHIVE:
-            content_ = fat_.chain_content(cluster_id_=Entry.get_cluster_id(obj_)).rstrip(chr(0x00).encode())
+            content_ = fat_.get_chained_content(cluster_id_=Entry.get_cluster_id(obj_),
+                                                size=obj_['DIR_FileSize'])
             with open(os.path.join(name, obj_name_), 'wb') as new_file:
                 new_file.write(content_)
         elif obj_['DIR_Attr'] == Entry.ATTR_DIRECTORY:
             # avoid creating symlinks to itself and parent folder
             if obj_name_ in ('.', '..'):
                 continue
-            child_directory_bytes_ = fat_.chain_content(cluster_id_=obj_['DIR_FstClusLO'])
+            child_directory_bytes_ = fat_.get_chained_content(cluster_id_=obj_['DIR_FstClusLO'])
             traverse_folder_tree(directory_bytes_=child_directory_bytes_,
                                  name=os.path.join(name, obj_name_),
                                  state_=state_,

From 723adae0eca9acccc32c29b6af3d4320fdd1f863 Mon Sep 17 00:00:00 2001
From: "radek.tandler" <radek.tandler@espressif.com>
Date: Thu, 25 Aug 2022 15:23:59 +0200
Subject: [PATCH 406/665] spiffs: convert host tests from Make to CMake

---
 .gitlab/ci/host-test.yml                      |  12 +-
 components/README.md                          |   1 +
 components/spiffs/.build-test-rules.yml       |   4 +
 components/spiffs/CMakeLists.txt              |  30 ++--
 components/spiffs/esp_spiffs.c                |   3 +
 components/spiffs/host_test/CMakeLists.txt    |  25 ++++
 components/spiffs/host_test/README.md         |  17 +++
 .../spiffs/host_test/main/CMakeLists.txt      |   3 +
 .../main/host_test_spiffs.c}                  | 136 +++++++++++-------
 .../partition_table.csv                       |   0
 .../spiffs/host_test/sdkconfig.defaults       |   8 ++
 components/spiffs/spiffs_api.c                |   1 -
 components/spiffs/spiffs_api.h                |   5 +-
 components/spiffs/test_spiffs_host/Makefile   | 105 --------------
 .../spiffs/test_spiffs_host/Makefile.files    |  43 ------
 .../spiffs/test_spiffs_host/component.mk      |  17 ---
 components/spiffs/test_spiffs_host/main.cpp   |   7 -
 .../test_spiffs_host/sdkconfig/sdkconfig.h    |  35 -----
 components/vfs/CMakeLists.txt                 |  21 +--
 19 files changed, 188 insertions(+), 285 deletions(-)
 create mode 100644 components/spiffs/.build-test-rules.yml
 create mode 100644 components/spiffs/host_test/CMakeLists.txt
 create mode 100644 components/spiffs/host_test/README.md
 create mode 100644 components/spiffs/host_test/main/CMakeLists.txt
 rename components/spiffs/{test_spiffs_host/test_spiffs.cpp => host_test/main/host_test_spiffs.c} (63%)
 rename components/spiffs/{test_spiffs_host => host_test}/partition_table.csv (100%)
 create mode 100644 components/spiffs/host_test/sdkconfig.defaults
 delete mode 100644 components/spiffs/test_spiffs_host/Makefile
 delete mode 100644 components/spiffs/test_spiffs_host/Makefile.files
 delete mode 100644 components/spiffs/test_spiffs_host/component.mk
 delete mode 100644 components/spiffs/test_spiffs_host/main.cpp
 delete mode 100644 components/spiffs/test_spiffs_host/sdkconfig/sdkconfig.h

diff --git a/.gitlab/ci/host-test.yml b/.gitlab/ci/host-test.yml
index 43c28abc7e..10096fce8f 100644
--- a/.gitlab/ci/host-test.yml
+++ b/.gitlab/ci/host-test.yml
@@ -125,9 +125,7 @@ test_lwip_dhcps_fuzzer_on_host:
 test_spiffs_on_host:
   extends: .host_test_template
   script:
-    - cd components/spiffs/test_spiffs_host/
-    - make test
-    - cd ../test_spiffsgen
+    - cd components/spiffs/test_spiffsgen/
     - ./test_spiffsgen.py
 
 test_fatfsgen_on_host:
@@ -447,6 +445,14 @@ test_partition_api_host:
     - timeout 5 ./build/partition_api_test.elf >test.log
     - grep " 0 Failures" test.log
 
+test_spiffs_host:
+  extends: .host_test_template
+  script:
+    - cd ${IDF_PATH}/components/spiffs/host_test
+    - idf.py build
+    - timeout 5 ./build/host_test_spiffs.elf >test.log
+    - grep " 0 Failures" test.log
+
 test_gen_soc_caps_kconfig:
   extends: .host_test_template
   script:
diff --git a/components/README.md b/components/README.md
index b913c28026..6178c853c9 100644
--- a/components/README.md
+++ b/components/README.md
@@ -1,3 +1,4 @@
+
 # Core Components
 
 ## Overview
diff --git a/components/spiffs/.build-test-rules.yml b/components/spiffs/.build-test-rules.yml
new file mode 100644
index 0000000000..eec002ed8a
--- /dev/null
+++ b/components/spiffs/.build-test-rules.yml
@@ -0,0 +1,4 @@
+components/spiffs/host_test:
+  enable:
+    - if: IDF_TARGET == "linux"
+      reason: only test on linux
diff --git a/components/spiffs/CMakeLists.txt b/components/spiffs/CMakeLists.txt
index a5e032dc2c..1b8817c244 100644
--- a/components/spiffs/CMakeLists.txt
+++ b/components/spiffs/CMakeLists.txt
@@ -1,14 +1,22 @@
-idf_component_register(SRCS "esp_spiffs.c"
-                            "spiffs_api.c"
-                            "spiffs/src/spiffs_cache.c"
-                            "spiffs/src/spiffs_check.c"
-                            "spiffs/src/spiffs_gc.c"
-                            "spiffs/src/spiffs_hydrogen.c"
-                            "spiffs/src/spiffs_nucleus.c"
-                    INCLUDE_DIRS "include"
-                    PRIV_INCLUDE_DIRS "." "spiffs/src"
-                    REQUIRES spi_flash
-                    PRIV_REQUIRES bootloader_support esptool_py vfs)
+idf_build_get_property(target IDF_TARGET)
+
+list(APPEND srcs "spiffs_api.c"
+                 "spiffs/src/spiffs_cache.c"
+                 "spiffs/src/spiffs_check.c"
+                 "spiffs/src/spiffs_gc.c"
+                 "spiffs/src/spiffs_hydrogen.c"
+                 "spiffs/src/spiffs_nucleus.c")
+
+if(NOT ${target} STREQUAL "linux")
+    list(APPEND pr bootloader_support esptool_py vfs)
+    list(APPEND srcs "esp_spiffs.c")
+endif()
+
+idf_component_register(SRCS ${srcs}
+                       INCLUDE_DIRS "include"
+                       PRIV_INCLUDE_DIRS "." "spiffs/src"
+                       REQUIRES spi_flash
+                       PRIV_REQUIRES ${pr})
 
 if(CMAKE_C_COMPILER_ID MATCHES "GNU")
     set_source_files_properties(spiffs/src/spiffs_nucleus.c PROPERTIES COMPILE_FLAGS -Wno-stringop-truncation)
diff --git a/components/spiffs/esp_spiffs.c b/components/spiffs/esp_spiffs.c
index aecd8f4184..56654786bb 100644
--- a/components/spiffs/esp_spiffs.c
+++ b/components/spiffs/esp_spiffs.c
@@ -37,6 +37,9 @@ _Static_assert(CONFIG_SPIFFS_META_LENGTH >= sizeof(spiffs_time_t),
         "SPIFFS_META_LENGTH size should be >= sizeof(spiffs_time_t)");
 #endif //CONFIG_SPIFFS_USE_MTIME
 
+_Static_assert(ESP_SPIFFS_PATH_MAX == ESP_VFS_PATH_MAX,
+               "SPIFFS max path length has to be aligned with the VFS max path length");
+
 /**
  * @brief SPIFFS DIR structure
  */
diff --git a/components/spiffs/host_test/CMakeLists.txt b/components/spiffs/host_test/CMakeLists.txt
new file mode 100644
index 0000000000..03f7125aed
--- /dev/null
+++ b/components/spiffs/host_test/CMakeLists.txt
@@ -0,0 +1,25 @@
+cmake_minimum_required(VERSION 3.16)
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+set(COMPONENTS main)
+# Freertos is included via common components, however, currently only the mock component is compatible with linux
+# target.
+list(APPEND EXTRA_COMPONENT_DIRS "$ENV{IDF_PATH}/tools/mocks/freertos/")
+
+project(host_test_spiffs)
+
+# Custom procedure to build/clean image.bin
+add_custom_target(image.bin)
+
+# Expand image.bin to the same size as "spiffs" partition in partition_table.csv - 2*1024*1024 = 2097152 = 2M
+add_custom_command(
+    TARGET image.bin
+    POST_BUILD
+    COMMAND python ../../spiffsgen.py 2097152 ../../spiffs ../image.bin
+)
+
+set_property(
+    DIRECTORY
+    APPEND PROPERTY ADDITIONAL_CLEAN_FILES "../image.bin")
+
+add_dependencies(host_test_spiffs.elf partition-table image.bin)
diff --git a/components/spiffs/host_test/README.md b/components/spiffs/host_test/README.md
new file mode 100644
index 0000000000..dc6f6df5fd
--- /dev/null
+++ b/components/spiffs/host_test/README.md
@@ -0,0 +1,17 @@
+| Supported Targets | Linux |
+| ----------------- | ----- |
+
+This is a test project for spiffs-related APIs on Linux target (CONFIG_IDF_TARGET_LINUX).
+
+# Build
+Source the IDF environment as usual.
+
+Once this is done, build the application:
+```bash
+idf.py build
+```
+
+# Run
+```bash
+build/host_test_spiffs.elf
+```
diff --git a/components/spiffs/host_test/main/CMakeLists.txt b/components/spiffs/host_test/main/CMakeLists.txt
new file mode 100644
index 0000000000..544f56e7fe
--- /dev/null
+++ b/components/spiffs/host_test/main/CMakeLists.txt
@@ -0,0 +1,3 @@
+idf_component_register(SRCS "host_test_spiffs.c"
+                       PRIV_INCLUDE_DIRS "../.." "../../spiffs/src"
+                       REQUIRES spiffs unity)
diff --git a/components/spiffs/test_spiffs_host/test_spiffs.cpp b/components/spiffs/host_test/main/host_test_spiffs.c
similarity index 63%
rename from components/spiffs/test_spiffs_host/test_spiffs.cpp
rename to components/spiffs/host_test/main/host_test_spiffs.c
index 85961b6059..33845f9fe2 100644
--- a/components/spiffs/test_spiffs_host/test_spiffs.cpp
+++ b/components/spiffs/host_test/main/host_test_spiffs.c
@@ -14,47 +14,64 @@
 #include <limits.h>
 #include <unistd.h>
 
+#include "Mockqueue.h"
+
 #include "esp_partition.h"
 #include "spiffs.h"
 #include "spiffs_nucleus.h"
 #include "spiffs_api.h"
 
-#include "catch.hpp"
+#include "unity.h"
+#include "unity_fixture.h"
 
-extern "C" void _spi_flash_init(const char* chip_size, size_t block_size, size_t sector_size, size_t page_size, const char* partition_bin);
+TEST_GROUP(spiffs);
+
+TEST_SETUP(spiffs)
+{
+    // CMock init for spiffs xSemaphore* use
+    xQueueSemaphoreTake_IgnoreAndReturn(0);
+    xQueueGenericSend_IgnoreAndReturn(0);
+}
+
+TEST_TEAR_DOWN(spiffs)
+{
+}
 
 static void init_spiffs(spiffs *fs, uint32_t max_files)
 {
-    spiffs_config cfg;
+    spiffs_config cfg = {};
     s32_t spiffs_res;
+    u32_t flash_sector_size;
 
     const esp_partition_t *partition = esp_partition_find_first(ESP_PARTITION_TYPE_DATA, ESP_PARTITION_SUBTYPE_DATA_SPIFFS, "storage");
-    REQUIRE(partition);
+    TEST_ASSERT_NOT_NULL(partition);
 
     // Configure objects needed by SPIFFS
-    esp_spiffs_t *user_data = (esp_spiffs_t*) calloc(1, sizeof(*user_data));
+    esp_spiffs_t *user_data = (esp_spiffs_t *) calloc(1, sizeof(*user_data));
     user_data->partition = partition;
-    fs->user_data = (void*)user_data;
+    fs->user_data = (void *)user_data;
+
+    flash_sector_size = 4096;
 
     cfg.hal_erase_f = spiffs_api_erase;
     cfg.hal_read_f = spiffs_api_read;
     cfg.hal_write_f = spiffs_api_write;
-    cfg.log_block_size = CONFIG_WL_SECTOR_SIZE;
+    cfg.log_block_size = flash_sector_size;
     cfg.log_page_size = CONFIG_SPIFFS_PAGE_SIZE;
     cfg.phys_addr = 0;
-    cfg.phys_erase_block = CONFIG_WL_SECTOR_SIZE;
+    cfg.phys_erase_block = flash_sector_size;
     cfg.phys_size = partition->size;
 
     uint32_t work_sz = cfg.log_page_size * 2;
-    uint8_t *work = (uint8_t*) malloc(work_sz);
+    uint8_t *work = (uint8_t *) malloc(work_sz);
 
     uint32_t fds_sz = max_files * sizeof(spiffs_fd);
-    uint8_t *fds = (uint8_t*) malloc(fds_sz);
+    uint8_t *fds = (uint8_t *) malloc(fds_sz);
 
 #if CONFIG_SPIFFS_CACHE
     uint32_t cache_sz = sizeof(spiffs_cache) + max_files * (sizeof(spiffs_cache_page)
-                          + cfg.log_page_size);
-    uint8_t *cache = (uint8_t*) malloc(cache_sz);
+                        + cfg.log_page_size);
+    uint8_t *cache = (uint8_t *) malloc(cache_sz);
 #else
     uint32_t cache_sz = 0;
     uint8_t cache = NULL;
@@ -63,17 +80,17 @@ static void init_spiffs(spiffs *fs, uint32_t max_files)
     // Special mounting procedure: mount, format, mount as per
     // https://github.com/pellepl/spiffs/wiki/Using-spiffs
     spiffs_res = SPIFFS_mount(fs, &cfg, work, fds, fds_sz,
-                            cache, cache_sz, spiffs_api_check);
+                              cache, cache_sz, spiffs_api_check);
 
     if (spiffs_res == SPIFFS_ERR_NOT_A_FS) {
         spiffs_res = SPIFFS_format(fs);
-        REQUIRE(spiffs_res >= SPIFFS_OK);
+        TEST_ASSERT_TRUE(spiffs_res >= SPIFFS_OK);
 
         spiffs_res = SPIFFS_mount(fs, &cfg, work, fds, fds_sz,
-                                cache, cache_sz, spiffs_api_check);
+                                  cache, cache_sz, spiffs_api_check);
     }
 
-    REQUIRE(spiffs_res >= SPIFFS_OK);
+    TEST_ASSERT_TRUE(spiffs_res >= SPIFFS_OK);
 }
 
 static void deinit_spiffs(spiffs *fs)
@@ -89,7 +106,7 @@ static void deinit_spiffs(spiffs *fs)
 #endif
 }
 
-static void check_spiffs_files(spiffs *fs, const char *base_path, char* cur_path)
+static void check_spiffs_files(spiffs *fs, const char *base_path, char *cur_path)
 {
     DIR *dir;
     struct dirent *entry;
@@ -101,7 +118,7 @@ static void check_spiffs_files(spiffs *fs, const char *base_path, char* cur_path
     }
 
     dir = opendir(cur_path);
-    REQUIRE(dir != 0);
+    TEST_ASSERT_TRUE(dir != 0);
 
     while ((entry = readdir(dir)) != NULL) {
         char *name = entry->d_name;
@@ -117,20 +134,21 @@ static void check_spiffs_files(spiffs *fs, const char *base_path, char* cur_path
         stat(path, &sb);
 
         if (S_ISDIR(sb.st_mode)) {
-            if (!strcmp(name, ".") || !strcmp(name, ".."))
+            if (!strcmp(name, ".") || !strcmp(name, "..")) {
                 continue;
+            }
             cur_path[len] = '/';
             strcpy(cur_path + len + 1, name);
             check_spiffs_files(fs, base_path, cur_path);
             cur_path[len] = '\0';
         } else {
-            FILE* f = fopen(path , "r");
-            REQUIRE(f);
+            FILE *f = fopen(path, "r");
+            TEST_ASSERT_NOT_NULL(f);
             fseek(f, 0, SEEK_END);
             long sz = ftell(f);
             fseek(f, 0, SEEK_SET);
 
-            char *f_contents = (char*) malloc(sz);
+            char *f_contents = (char *) malloc(sz);
             fread(f_contents, 1, sz, f);
             fclose(f);
 
@@ -140,22 +158,22 @@ static void check_spiffs_files(spiffs *fs, const char *base_path, char* cur_path
             char *spiffs_path = path + strlen(base_path);
             spiffs_res = SPIFFS_open(fs, spiffs_path, SPIFFS_RDONLY, 0);
 
-            REQUIRE(spiffs_res > SPIFFS_OK);
+            TEST_ASSERT_TRUE(spiffs_res > SPIFFS_OK);
 
             spiffs_file fd = spiffs_res;
 
             spiffs_stat stat;
             spiffs_res = SPIFFS_stat(fs, spiffs_path, &stat);
 
-            char *spiffs_f_contents = (char*) malloc(stat.size);
+            char *spiffs_f_contents = (char *) malloc(stat.size);
             spiffs_res = SPIFFS_read(fs, fd, spiffs_f_contents, stat.size);
-            REQUIRE(spiffs_res == stat.size);
+            TEST_ASSERT_TRUE(spiffs_res == stat.size);
 
             // Compare the contents
-            REQUIRE(sz == stat.size);
+            TEST_ASSERT_TRUE(sz == stat.size);
 
             bool same = memcmp(f_contents, spiffs_f_contents, sz) == 0;
-            REQUIRE(same);
+            TEST_ASSERT_TRUE(same);
 
             free(f_contents);
             free(spiffs_f_contents);
@@ -164,10 +182,8 @@ static void check_spiffs_files(spiffs *fs, const char *base_path, char* cur_path
     closedir(dir);
 }
 
-TEST_CASE("format disk, open file, write and read file", "[spiffs]")
+TEST(spiffs, format_disk_open_file_write_and_read_file)
 {
-    _spi_flash_init(CONFIG_ESPTOOLPY_FLASHSIZE, CONFIG_WL_SECTOR_SIZE * 16, CONFIG_WL_SECTOR_SIZE, CONFIG_WL_SECTOR_SIZE, "partition_table.bin");
-
     spiffs fs;
     s32_t spiffs_res;
 
@@ -175,40 +191,39 @@ TEST_CASE("format disk, open file, write and read file", "[spiffs]")
 
     // Open test file
     spiffs_res = SPIFFS_open(&fs, "test.txt", SPIFFS_O_CREAT | SPIFFS_O_RDWR, 0);
-    REQUIRE(spiffs_res >= SPIFFS_OK);
+    TEST_ASSERT_TRUE(spiffs_res >= SPIFFS_OK);
 
     // Generate data
     spiffs_file file = spiffs_res;
 
     uint32_t data_size = 100000;
 
-    char *data = (char*) malloc(data_size);
-    char *read = (char*) malloc(data_size);
+    char *data = (char *) malloc(data_size);
+    char *read = (char *) malloc(data_size);
 
-    for(uint32_t i = 0; i < data_size; i += sizeof(i))
-    {
-        *((uint32_t*)(data + i)) = i;
+    for (uint32_t i = 0; i < data_size; i += sizeof(i)) {
+        *((uint32_t *)(data + i)) = i;
     }
 
     // Write data to file
-    spiffs_res = SPIFFS_write(&fs, file, (void*)data, data_size);
-    REQUIRE(spiffs_res >= SPIFFS_OK);
-    REQUIRE(spiffs_res == data_size);
+    spiffs_res = SPIFFS_write(&fs, file, (void *)data, data_size);
+    TEST_ASSERT_TRUE(spiffs_res >= SPIFFS_OK);
+    TEST_ASSERT_TRUE(spiffs_res == data_size);
 
     // Set the file object pointer to the beginning
     spiffs_res = SPIFFS_lseek(&fs, file, 0, SPIFFS_SEEK_SET);
-    REQUIRE(spiffs_res >= SPIFFS_OK);
+    TEST_ASSERT_TRUE(spiffs_res >= SPIFFS_OK);
 
     // Read the file
-    spiffs_res = SPIFFS_read(&fs, file, (void*)read, data_size);
-    REQUIRE(spiffs_res >= SPIFFS_OK);
-    REQUIRE(spiffs_res == data_size);
+    spiffs_res = SPIFFS_read(&fs, file, (void *)read, data_size);
+    TEST_ASSERT_TRUE(spiffs_res >= SPIFFS_OK);
+    TEST_ASSERT_TRUE(spiffs_res == data_size);
 
     // Close the test file
     spiffs_res = SPIFFS_close(&fs, file);
-    REQUIRE(spiffs_res >= SPIFFS_OK);
+    TEST_ASSERT_TRUE(spiffs_res >= SPIFFS_OK);
 
-    REQUIRE(memcmp(data, read, data_size) == 0);
+    TEST_ASSERT_TRUE(memcmp(data, read, data_size) == 0);
 
     deinit_spiffs(&fs);
 
@@ -216,28 +231,26 @@ TEST_CASE("format disk, open file, write and read file", "[spiffs]")
     free(data);
 }
 
-TEST_CASE("can read spiffs image", "[spiffs]")
+TEST(spiffs, can_read_spiffs_image)
 {
-    _spi_flash_init(CONFIG_ESPTOOLPY_FLASHSIZE, CONFIG_WL_SECTOR_SIZE * 16, CONFIG_WL_SECTOR_SIZE, CONFIG_WL_SECTOR_SIZE, "partition_table.bin");
-
     spiffs fs;
     s32_t spiffs_res;
 
     const esp_partition_t *partition = esp_partition_find_first(ESP_PARTITION_TYPE_DATA, ESP_PARTITION_SUBTYPE_DATA_SPIFFS, "storage");
 
     // Write the contents of the image file to partition
-    FILE* img_file = fopen("image.bin", "r");
-    REQUIRE(img_file);
+    FILE *img_file = fopen("image.bin", "r");
+    TEST_ASSERT_NOT_NULL(img_file);
 
     fseek(img_file, 0, SEEK_END);
     long img_size = ftell(img_file);
     fseek(img_file, 0, SEEK_SET);
 
-    char *img = (char*) malloc(img_size);
+    char *img = (char *) malloc(img_size);
     fread(img, 1, img_size, img_file);
     fclose(img_file);
 
-    REQUIRE(partition->size == img_size);
+    TEST_ASSERT_TRUE(partition->size == img_size);
 
     esp_partition_erase_range(partition, 0, partition->size);
     esp_partition_write(partition, 0, img, img_size);
@@ -250,7 +263,7 @@ TEST_CASE("can read spiffs image", "[spiffs]")
 
     // Check spiffs consistency
     spiffs_res = SPIFFS_check(&fs);
-    REQUIRE(spiffs_res == SPIFFS_OK);
+    TEST_ASSERT_TRUE(spiffs_res == SPIFFS_OK);
 
     char path_buf[PATH_MAX];
 
@@ -260,3 +273,20 @@ TEST_CASE("can read spiffs image", "[spiffs]")
 
     deinit_spiffs(&fs);
 }
+
+TEST_GROUP_RUNNER(spiffs)
+{
+    RUN_TEST_CASE(spiffs, format_disk_open_file_write_and_read_file);
+    RUN_TEST_CASE(spiffs, can_read_spiffs_image);
+}
+
+static void run_all_tests(void)
+{
+    RUN_TEST_GROUP(spiffs);
+}
+
+int main(int argc, char **argv)
+{
+    UNITY_MAIN_FUNC(run_all_tests);
+    return 0;
+}
diff --git a/components/spiffs/test_spiffs_host/partition_table.csv b/components/spiffs/host_test/partition_table.csv
similarity index 100%
rename from components/spiffs/test_spiffs_host/partition_table.csv
rename to components/spiffs/host_test/partition_table.csv
diff --git a/components/spiffs/host_test/sdkconfig.defaults b/components/spiffs/host_test/sdkconfig.defaults
new file mode 100644
index 0000000000..275e768c6c
--- /dev/null
+++ b/components/spiffs/host_test/sdkconfig.defaults
@@ -0,0 +1,8 @@
+CONFIG_IDF_TARGET="linux"
+CONFIG_COMPILER_CXX_EXCEPTIONS=y
+CONFIG_UNITY_ENABLE_IDF_TEST_RUNNER=n
+CONFIG_UNITY_ENABLE_FIXTURE=y
+CONFIG_PARTITION_TABLE_CUSTOM=y
+CONFIG_PARTITION_TABLE_CUSTOM_FILENAME="partition_table.csv"
+CONFIG_ESPTOOLPY_FLASHSIZE="4MB"
+CONFIG_ESPTOOLPY_FLASHSIZE_4MB=y
diff --git a/components/spiffs/spiffs_api.c b/components/spiffs/spiffs_api.c
index aa7f4ddc63..03e3c4893c 100644
--- a/components/spiffs/spiffs_api.c
+++ b/components/spiffs/spiffs_api.c
@@ -8,7 +8,6 @@
 #include "esp_log.h"
 #include "esp_partition.h"
 #include "esp_spiffs.h"
-#include "esp_vfs.h"
 #include "spiffs_api.h"
 
 static const char* TAG = "SPIFFS";
diff --git a/components/spiffs/spiffs_api.h b/components/spiffs/spiffs_api.h
index 7a9cb8ef5f..512598a7d2 100644
--- a/components/spiffs/spiffs_api.h
+++ b/components/spiffs/spiffs_api.h
@@ -12,13 +12,14 @@
 #include "freertos/task.h"
 #include "freertos/semphr.h"
 #include "spiffs.h"
-#include "esp_vfs.h"
 #include "esp_compiler.h"
 
 #ifdef __cplusplus
 extern "C" {
 #endif
 
+#define ESP_SPIFFS_PATH_MAX 15
+
 /**
  * @brief SPIFFS definition structure
  */
@@ -26,7 +27,7 @@ typedef struct {
     spiffs *fs;                             /*!< Handle to the underlying SPIFFS */
     SemaphoreHandle_t lock;                 /*!< FS lock */
     const esp_partition_t* partition;       /*!< The partition on which SPIFFS is located */
-    char base_path[ESP_VFS_PATH_MAX+1];     /*!< Mount point */
+    char base_path[ESP_SPIFFS_PATH_MAX+1];  /*!< Mount point */
     bool by_label;                          /*!< Partition was mounted by label */
     spiffs_config cfg;                      /*!< SPIFFS Mount configuration */
     uint8_t *work;                          /*!< Work Buffer */
diff --git a/components/spiffs/test_spiffs_host/Makefile b/components/spiffs/test_spiffs_host/Makefile
deleted file mode 100644
index df5e9b5ed3..0000000000
--- a/components/spiffs/test_spiffs_host/Makefile
+++ /dev/null
@@ -1,105 +0,0 @@
-ifndef COMPONENT
-COMPONENT := spiffs
-endif
-
-COMPONENT_LIB := lib$(COMPONENT).a
-TEST_PROGRAM := test_$(COMPONENT)
-
-STUBS_LIB_DIR := ../../../components/spi_flash/sim/stubs
-STUBS_LIB_BUILD_DIR := $(STUBS_LIB_DIR)/build
-STUBS_LIB := libstubs.a
-
-SPI_FLASH_SIM_DIR := ../../../components/spi_flash/sim
-SPI_FLASH_SIM_BUILD_DIR := $(SPI_FLASH_SIM_DIR)/build
-SPI_FLASH_SIM_LIB := libspi_flash.a
-
-include Makefile.files
-
-all: test
-
-ifndef SDKCONFIG
-SDKCONFIG_DIR := $(dir $(realpath sdkconfig/sdkconfig.h))
-SDKCONFIG := $(SDKCONFIG_DIR)sdkconfig.h
-else
-SDKCONFIG_DIR := $(dir $(realpath $(SDKCONFIG)))
-endif
-
-INCLUDE_FLAGS := $(addprefix -I, $(INCLUDE_DIRS) $(SDKCONFIG_DIR) ../../../tools/catch)
-
-CPPFLAGS += $(INCLUDE_FLAGS) -g -m32
-CXXFLAGS += $(INCLUDE_FLAGS) -std=c++11 -g -m32
-
-# Build libraries that this component is dependent on
-$(STUBS_LIB_BUILD_DIR)/$(STUBS_LIB): force
-	$(MAKE) -C $(STUBS_LIB_DIR) lib SDKCONFIG=$(SDKCONFIG)
-
-$(SPI_FLASH_SIM_BUILD_DIR)/$(SPI_FLASH_SIM_LIB): force
-	$(MAKE) -C $(SPI_FLASH_SIM_DIR) lib SDKCONFIG=$(SDKCONFIG)
-
-# Create target for building this component as a library
-CFILES := $(filter %.c, $(SOURCE_FILES))
-CPPFILES := $(filter %.cpp, $(SOURCE_FILES))
-
-CTARGET = ${2}/$(patsubst %.c,%.o,$(notdir ${1}))
-CPPTARGET = ${2}/$(patsubst %.cpp,%.o,$(notdir ${1}))
-
-ifndef BUILD_DIR
-BUILD_DIR := build
-endif
-
-OBJ_FILES := $(addprefix $(BUILD_DIR)/, $(filter %.o, $(notdir $(SOURCE_FILES:.cpp=.o) $(SOURCE_FILES:.c=.o))))
-
-define COMPILE_C
-$(call CTARGET, ${1}, $(BUILD_DIR)) : ${1} $(SDKCONFIG)
-	mkdir -p $(BUILD_DIR)
-	$(CC) $(CPPFLAGS) $(CFLAGS) -c -o $(call CTARGET, ${1}, $(BUILD_DIR)) ${1}
-endef
-
-define COMPILE_CPP
-$(call CPPTARGET, ${1}, $(BUILD_DIR)) : ${1} $(SDKCONFIG)
-	mkdir -p $(BUILD_DIR)
-	$(CXX) $(CPPFLAGS) $(CXXFLAGS) -c -o $(call CPPTARGET, ${1}, $(BUILD_DIR)) ${1}
-endef
-
-$(BUILD_DIR)/$(COMPONENT_LIB): $(OBJ_FILES) $(SDKCONFIG)
-	mkdir -p $(BUILD_DIR)
-	$(AR) rcs $@ $^
-
-clean:
-	$(MAKE) -C $(STUBS_LIB_DIR) clean
-	$(MAKE) -C $(SPI_FLASH_SIM_DIR) clean
-	rm -f $(OBJ_FILES) $(TEST_OBJ_FILES) $(TEST_PROGRAM) $(COMPONENT_LIB) partition_table.bin image.bin
-
-lib: $(BUILD_DIR)/$(COMPONENT_LIB)
-
-$(foreach cfile, $(CFILES), $(eval $(call COMPILE_C, $(cfile))))
-$(foreach cxxfile, $(CPPFILES), $(eval $(call COMPILE_CPP, $(cxxfile))))
-
-# Create target for building this component as a test
-TEST_SOURCE_FILES = \
-	test_spiffs.cpp \
-	main.cpp \
-
-TEST_OBJ_FILES = $(filter %.o, $(TEST_SOURCE_FILES:.cpp=.o) $(TEST_SOURCE_FILES:.c=.o))
-
-$(TEST_PROGRAM): lib $(TEST_OBJ_FILES) $(SPI_FLASH_SIM_BUILD_DIR)/$(SPI_FLASH_SIM_LIB) $(STUBS_LIB_BUILD_DIR)/$(STUBS_LIB) partition_table.bin $(SDKCONFIG)
-	g++ $(LDFLAGS) $(CXXFLAGS) -o $@  $(TEST_OBJ_FILES) -L$(BUILD_DIR) -l:$(COMPONENT_LIB) -L$(SPI_FLASH_SIM_BUILD_DIR) -l:$(SPI_FLASH_SIM_LIB) -L$(STUBS_LIB_BUILD_DIR) -l:$(STUBS_LIB)
-
-# Use spiffs source directory as the test image
-spiffs_image: ../spiffs $(shell find ../spiffs -type d) $(shell find ../spiffs -type -f -name '*')
-	# Creation of test symlinks unfortunately causes rerun of spiffsgen.py every make invoke
-	rm -f ../spiffs/include ../spiffs/CMakeLists.txt
-	ln -s ../include ../spiffs/include
-	ln -s ../CMakeLists.txt ../spiffs/CMakeLists.txt
-	../spiffsgen.py --follow-symlinks 2097152 ../spiffs image.bin
-
-test: $(TEST_PROGRAM) spiffs_image
-	./$(TEST_PROGRAM)
-
-# Create other necessary targets
-partition_table.bin: partition_table.csv
-	python ../../../components/partition_table/gen_esp32part.py --verify $< $@
-
-force:
-
-.PHONY: all lib test clean force
diff --git a/components/spiffs/test_spiffs_host/Makefile.files b/components/spiffs/test_spiffs_host/Makefile.files
deleted file mode 100644
index b8269837c5..0000000000
--- a/components/spiffs/test_spiffs_host/Makefile.files
+++ /dev/null
@@ -1,43 +0,0 @@
-SOURCE_FILES := \
-	../spiffs_api.c \
-	$(addprefix ../spiffs/src/, \
-	spiffs_cache.c \
-	spiffs_check.c \
-	spiffs_gc.c \
-	spiffs_hydrogen.c \
-	spiffs_nucleus.c \
-	)
-
-INCLUDE_DIRS := \
-	. \
-	.. \
-	../spiffs/src \
-	../include \
-	$(addprefix ../../spi_flash/sim/stubs/, \
-	app_update/include \
-	driver/include \
-	freertos/include \
-	newlib/include \
-	sdmmc/include \
-	vfs/include \
-	) \
-	$(addprefix ../../../components/, \
-	esp_rom/include \
-	esp_common/include \
-	esp_hw_support/include \
-	esp_hw_support/include/soc \
-	esp_system/include \
-	log/include \
-	xtensa/include \
-	xtensa/esp32/include \
-	soc/esp32/include \
-      	heap/include \
-	soc/include \
-	esp32/include \
-	bootloader_support/include \
-	bootloader_support/bootloader_flash/include \
-	app_update/include \
-	spi_flash/include \
-	hal/include \
-	wear_levelling/include \
-	)
diff --git a/components/spiffs/test_spiffs_host/component.mk b/components/spiffs/test_spiffs_host/component.mk
deleted file mode 100644
index 928f5343aa..0000000000
--- a/components/spiffs/test_spiffs_host/component.mk
+++ /dev/null
@@ -1,17 +0,0 @@
-include $(COMPONENT_PATH)/Makefile.files
-
-COMPONENT_OWNBUILDTARGET := 1
-COMPONENT_OWNCLEANTARGET := 1
-
-COMPONENT_ADD_INCLUDEDIRS := $(INCLUDE_DIRS)
-
-.PHONY: build
-build: $(SDKCONFIG_HEADER)
-	$(MAKE) -C $(COMPONENT_PATH) lib SDKCONFIG=$(SDKCONFIG_HEADER) BUILD_DIR=$(COMPONENT_BUILD_DIR) COMPONENT=$(COMPONENT_NAME)
-
-CLEAN_FILES := component_project_vars.mk
-.PHONY: clean
-clean:
-	$(summary) RM $(CLEAN_FILES)
-	rm -f $(CLEAN_FILES)
-	$(MAKE) -C $(COMPONENT_PATH) clean SDKCONFIG=$(SDKCONFIG_HEADER) BUILD_DIR=$(COMPONENT_BUILD_DIR) COMPONENT=$(COMPONENT_NAME)
diff --git a/components/spiffs/test_spiffs_host/main.cpp b/components/spiffs/test_spiffs_host/main.cpp
deleted file mode 100644
index 42286b7501..0000000000
--- a/components/spiffs/test_spiffs_host/main.cpp
+++ /dev/null
@@ -1,7 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2016-2022 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-#define CATCH_CONFIG_MAIN
-#include "catch.hpp"
diff --git a/components/spiffs/test_spiffs_host/sdkconfig/sdkconfig.h b/components/spiffs/test_spiffs_host/sdkconfig/sdkconfig.h
deleted file mode 100644
index 5324b5aee2..0000000000
--- a/components/spiffs/test_spiffs_host/sdkconfig/sdkconfig.h
+++ /dev/null
@@ -1,35 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2016-2022 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-#pragma once
-#define CONFIG_IDF_TARGET_ESP32 1
-#define CONFIG_SPIFFS_USE_MAGIC_LENGTH 1
-#define CONFIG_SPIFFS_MAX_PARTITIONS 3
-#define CONFIG_SPIFFS_OBJ_NAME_LEN 32
-#define CONFIG_SPIFFS_PAGE_SIZE 256
-#define CONFIG_SPIFFS_GC_MAX_RUNS 10
-#define CONFIG_SPIFFS_CACHE_WR 1
-#define CONFIG_SPIFFS_CACHE 1
-#define CONFIG_SPIFFS_META_LENGTH 4
-#define CONFIG_SPIFFS_USE_MAGIC 1
-#define CONFIG_SPIFFS_PAGE_CHECK 1
-#define CONFIG_SPIFFS_USE_MTIME 1
-
-#define CONFIG_WL_SECTOR_SIZE 4096
-
-// for log component with linux target
-#define CONFIG_LOG_DEFAULT_LEVEL 3
-#define CONFIG_LOG_MAXIMUM_LEVEL 3
-#define CONFIG_LOG_TIMESTAMP_SOURCE_RTOS 1
-
-#define CONFIG_PARTITION_TABLE_OFFSET 0x8000
-
-#define CONFIG_ESPTOOLPY_FLASHSIZE "8MB"
-//currently use the legacy implementation, since the stubs for new HAL are not done yet
-#define CONFIG_SPI_FLASH_USE_LEGACY_IMPL 1
-#define CONFIG_MMU_PAGE_SIZE 0X10000 // 64KB
-
-#undef _Static_assert
-#define _Static_assert(cond, message)
diff --git a/components/vfs/CMakeLists.txt b/components/vfs/CMakeLists.txt
index f21385edce..058d7f3a93 100644
--- a/components/vfs/CMakeLists.txt
+++ b/components/vfs/CMakeLists.txt
@@ -1,11 +1,16 @@
-idf_component_register(SRCS "vfs.c"
-                            "vfs_eventfd.c"
-                            "vfs_uart.c"
-                            "vfs_semihost.c"
-                            "vfs_console.c"
-                    INCLUDE_DIRS include
-                    PRIV_INCLUDE_DIRS private_include
-                    PRIV_REQUIRES driver esp_timer)
+list(APPEND sources "vfs.c"
+                    "vfs_eventfd.c"
+                    "vfs_uart.c"
+                    "vfs_semihost.c"
+                    "vfs_console.c")
+
+list(APPEND pr driver
+               esp_timer)
+
+idf_component_register(SRCS ${sources}
+                       INCLUDE_DIRS include
+                       PRIV_INCLUDE_DIRS private_include
+                       PRIV_REQUIRES ${pr})
 
 if(CONFIG_ESP_CONSOLE_USB_CDC)
     target_sources(${COMPONENT_LIB} PRIVATE "vfs_cdcacm.c")

From 0c41149b9b120a90ea5ee70779095d429650f71a Mon Sep 17 00:00:00 2001
From: Roland Dobai <roland@espressif.com>
Date: Mon, 12 Sep 2022 14:26:59 +0200
Subject: [PATCH 407/665] Tools: Install dbus-python on Linux only

---
 tools/requirements/requirements.pytest.txt | 2 +-
 tools/requirements/requirements.ttfw.txt   | 2 +-
 2 files changed, 2 insertions(+), 2 deletions(-)

diff --git a/tools/requirements/requirements.pytest.txt b/tools/requirements/requirements.pytest.txt
index fb84dc624f..5e7e2cd746 100644
--- a/tools/requirements/requirements.pytest.txt
+++ b/tools/requirements/requirements.pytest.txt
@@ -14,5 +14,5 @@ scapy
 websocket-client
 netifaces
 rangehttpserver
-dbus-python; sys_platform != 'win32'
+dbus-python; sys_platform == 'linux'
 protobuf
diff --git a/tools/requirements/requirements.ttfw.txt b/tools/requirements/requirements.ttfw.txt
index e100531d57..6203f1dfc2 100644
--- a/tools/requirements/requirements.ttfw.txt
+++ b/tools/requirements/requirements.ttfw.txt
@@ -17,7 +17,7 @@ pygdbmi
 
 # ble
 future
-dbus-python; sys_platform != 'win32'
+dbus-python; sys_platform == 'linux'
 pygobject; sys_platform != 'win32'
 
 # iperf_test_util

From 56f20013174a352edebf5c9d983002237734c1a2 Mon Sep 17 00:00:00 2001
From: Martin Vychodil <martin@Martins-MBP.homenet.telecomitalia.it>
Date: Wed, 13 Jul 2022 00:00:46 +0200
Subject: [PATCH 408/665] sdmmc/sdspi: allow custom setup of SD card frequency

In order to allow flexible setup of SD card frequency, sdmmc_host_t.max_freq_khz is used as a limit

Closes https://github.com/espressif/arduino-esp32/issues/6225
---
 components/driver/include/driver/sdmmc_host.h | 18 +++++
 .../driver/include/driver/sdmmc_types.h       |  2 +
 components/driver/include/driver/sdspi_host.h | 13 ++++
 components/driver/include/driver/spi_master.h | 12 +++
 components/driver/sdmmc_host.c                | 74 ++++++++++++++-----
 components/driver/sdspi_host.c                | 10 +++
 components/driver/spi_master.c                | 13 ++++
 components/sdmmc/sdmmc_common.c               | 47 +++++-------
 components/sdmmc/sdmmc_sd.c                   |  2 +-
 components/sdmmc/test/test_sd.c               | 35 ++++++++-
 .../api-reference/peripherals/sdmmc_host.rst  |  3 +
 .../migration-guides/release-5.x/storage.rst  |  8 ++
 .../sd_card/sdmmc/main/sd_card_example_main.c |  4 +
 .../sd_card/sdspi/main/sd_card_example_main.c |  4 +
 14 files changed, 195 insertions(+), 50 deletions(-)

diff --git a/components/driver/include/driver/sdmmc_host.h b/components/driver/include/driver/sdmmc_host.h
index cab4c82955..1a4beb892a 100644
--- a/components/driver/include/driver/sdmmc_host.h
+++ b/components/driver/include/driver/sdmmc_host.h
@@ -45,6 +45,7 @@ extern "C" {
     .io_int_enable = sdmmc_host_io_int_enable, \
     .io_int_wait = sdmmc_host_io_int_wait, \
     .command_timeout_ms = 0, \
+    .get_real_freq = &sdmmc_host_get_real_freq \
 }
 
 /**
@@ -259,6 +260,23 @@ esp_err_t sdmmc_host_io_int_wait(int slot, TickType_t timeout_ticks);
  */
 esp_err_t sdmmc_host_deinit(void);
 
+/**
+ * @brief Provides a real frequency used for an SD card installed on specific slot
+ * of SD/MMC host controller
+ *
+ * This function calculates real working frequency given by current SD/MMC host
+ * controller setup for required slot: it reads associated host and card dividers
+ * from corresponding SDMMC registers, calculates respective frequency and stores
+ * the value into the 'real_freq_khz' parameter
+ *
+ * @param slot slot number (SDMMC_HOST_SLOT_0 or SDMMC_HOST_SLOT_1)
+ * @param[out] real_freq_khz output parameter for the result frequency (in kHz)
+ * @return
+ *      - ESP_OK on success
+ *      - ESP_ERR_INVALID_ARG on real_freq_khz == NULL or invalid slot number used
+ */
+esp_err_t sdmmc_host_get_real_freq(int slot, int* real_freq_khz);
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/driver/include/driver/sdmmc_types.h b/components/driver/include/driver/sdmmc_types.h
index b53e85f762..8a38d792e3 100644
--- a/components/driver/include/driver/sdmmc_types.h
+++ b/components/driver/include/driver/sdmmc_types.h
@@ -183,6 +183,7 @@ typedef struct {
     esp_err_t (*io_int_enable)(int slot); /*!< Host function to enable SDIO interrupt line */
     esp_err_t (*io_int_wait)(int slot, TickType_t timeout_ticks); /*!< Host function to wait for SDIO interrupt line to be active */
     int command_timeout_ms;     /*!< timeout, in milliseconds, of a single command. Set to 0 to use the default value. */
+    esp_err_t (*get_real_freq)(int slot, int* real_freq); /*!< Host function to provide real working freq, based on SDMMC controller setup */
 } sdmmc_host_t;
 
 /**
@@ -202,6 +203,7 @@ typedef struct {
     sdmmc_ext_csd_t ext_csd;    /*!< decoded EXT_CSD (Extended Card Specific Data) register value */
     uint16_t rca;               /*!< RCA (Relative Card Address) */
     uint16_t max_freq_khz;      /*!< Maximum frequency, in kHz, supported by the card */
+    int real_freq_khz;          /*!< Real working frequency, in kHz, configured on the host controller */
     uint32_t is_mem : 1;        /*!< Bit indicates if the card is a memory card */
     uint32_t is_sdio : 1;       /*!< Bit indicates if the card is an IO card */
     uint32_t is_mmc : 1;        /*!< Bit indicates if the card is MMC */
diff --git a/components/driver/include/driver/sdspi_host.h b/components/driver/include/driver/sdspi_host.h
index 63ad84aeab..6025b4f2e3 100644
--- a/components/driver/include/driver/sdspi_host.h
+++ b/components/driver/include/driver/sdspi_host.h
@@ -50,6 +50,7 @@ typedef int sdspi_dev_handle_t;
     .io_int_enable = &sdspi_host_io_int_enable, \
     .io_int_wait = &sdspi_host_io_int_wait, \
     .command_timeout_ms = 0, \
+    .get_real_freq = &sdspi_host_get_real_freq \
 }
 
 /**
@@ -156,6 +157,18 @@ esp_err_t sdspi_host_do_transaction(sdspi_dev_handle_t handle, sdmmc_command_t *
  */
 esp_err_t sdspi_host_set_card_clk(sdspi_dev_handle_t host, uint32_t freq_khz);
 
+/**
+ * @brief Calculate working frequency for specific device
+ *
+ * @param handle SDSPI device handle
+ * @param[out] real_freq_khz output parameter to hold the calculated frequency (in kHz)
+ *
+ * @return
+ *      - ESP_ERR_INVALID_ARG : ``handle`` is NULL or invalid or ``real_freq_khz`` parameter is NULL
+ *      - ESP_OK : Success
+ */
+esp_err_t sdspi_host_get_real_freq(sdspi_dev_handle_t handle, int* real_freq_khz);
+
 /**
  * @brief Release resources allocated using sdspi_host_init
  *
diff --git a/components/driver/include/driver/spi_master.h b/components/driver/include/driver/spi_master.h
index 6623a9b5d0..7a1c8ff184 100644
--- a/components/driver/include/driver/spi_master.h
+++ b/components/driver/include/driver/spi_master.h
@@ -332,6 +332,18 @@ esp_err_t spi_device_acquire_bus(spi_device_handle_t device, TickType_t wait);
  */
 void spi_device_release_bus(spi_device_handle_t dev);
 
+/**
+ * @brief Calculate working frequency for specific device
+ *
+ * @param handle SPI device handle
+ * @param[out] freq_khz output parameter to hold calculated frequency in kHz
+ *
+ * @return
+ *      - ESP_ERR_INVALID_ARG : ``handle`` or ``freq_khz`` parameter is NULL
+ *      - ESP_OK : Success
+ */
+esp_err_t spi_device_get_actual_freq(spi_device_handle_t handle, int* freq_khz);
+
 /**
  * @brief Calculate the working frequency that is most close to desired frequency.
  *
diff --git a/components/driver/sdmmc_host.c b/components/driver/sdmmc_host.c
index 41438d930f..4c7fc7c4b2 100644
--- a/components/driver/sdmmc_host.c
+++ b/components/driver/sdmmc_host.c
@@ -171,12 +171,47 @@ static void sdmmc_host_clock_update_command(int slot)
     }
 }
 
+void sdmmc_host_get_clk_dividers(const uint32_t freq_khz, int *host_div, int *card_div)
+{
+    // Calculate new dividers
+    if (freq_khz >= SDMMC_FREQ_HIGHSPEED) {
+        *host_div = 4;       // 160 MHz / 4 = 40 MHz
+        *card_div = 0;
+    } else if (freq_khz == SDMMC_FREQ_DEFAULT) {
+        *host_div = 8;       // 160 MHz / 8 = 20 MHz
+        *card_div = 0;
+    } else if (freq_khz == SDMMC_FREQ_PROBING) {
+        *host_div = 10;      // 160 MHz / 10 / (20 * 2) = 400 kHz
+        *card_div = 20;
+    } else {
+        /*
+         * for custom frequencies use maximum range of host divider (1-16), find the closest <= div. combination
+         * if exceeded, combine with the card divider to keep reasonable precision (applies mainly to low frequencies)
+         * effective frequency range: 400 kHz - 32 MHz (32.1 - 39.9 MHz cannot be covered with given divider scheme)
+         */
+        *host_div = (2 * APB_CLK_FREQ) / (freq_khz * 1000);
+        if (*host_div > 15 ) {
+            *host_div = 2;
+            *card_div = APB_CLK_FREQ / (2 * freq_khz * 1000);
+            if ( (APB_CLK_FREQ % (2 * freq_khz * 1000)) > 0 ) {
+                (*card_div)++;
+            }
+        } else if ( ((2 * APB_CLK_FREQ) % (freq_khz * 1000)) > 0 ) {
+            (*host_div)++;
+        }
+    }
+}
+
+static int sdmmc_host_calc_freq(const int host_div, const int card_div)
+{
+    return 2 * APB_CLK_FREQ / host_div / ((card_div == 0) ? 1 : card_div * 2) / 1000;
+}
+
 esp_err_t sdmmc_host_set_card_clk(int slot, uint32_t freq_khz)
 {
     if (!(slot == 0 || slot == 1)) {
         return ESP_ERR_INVALID_ARG;
     }
-    const int clk40m = 40000;
 
     // Disable clock first
     SDMMC.clkena.cclk_enable &= ~BIT(slot);
@@ -184,25 +219,10 @@ esp_err_t sdmmc_host_set_card_clk(int slot, uint32_t freq_khz)
 
     int host_div = 0;   /* clock divider of the host (SDMMC.clock) */
     int card_div = 0;   /* 1/2 of card clock divider (SDMMC.clkdiv) */
+    sdmmc_host_get_clk_dividers(freq_khz, &host_div, &card_div);
 
-    // Calculate new dividers
-    if (freq_khz >= SDMMC_FREQ_HIGHSPEED) {
-        host_div = 4;       // 160 MHz / 4 = 40 MHz
-        card_div = 0;
-    } else if (freq_khz == SDMMC_FREQ_DEFAULT) {
-        host_div = 8;       // 160 MHz / 8 = 20 MHz
-        card_div = 0;
-    } else if (freq_khz == SDMMC_FREQ_PROBING) {
-        host_div = 10;      // 160 MHz / 10 / (20 * 2) = 400 kHz
-        card_div = 20;
-    } else {
-        host_div = 2;
-        card_div = (clk40m + freq_khz * 2 - 1) / (freq_khz * 2); // round up
-    }
-
-    ESP_LOGD(TAG, "slot=%d host_div=%d card_div=%d freq=%dkHz",
-            slot, host_div, card_div,
-            2 * APB_CLK_FREQ / host_div / ((card_div == 0) ? 1 : card_div * 2) / 1000);
+    int real_freq = sdmmc_host_calc_freq(host_div, card_div);
+    ESP_LOGD(TAG, "slot=%d host_div=%d card_div=%d freq=%dkHz (max %" PRIu32 "kHz)", slot, host_div, card_div, real_freq, freq_khz);
 
     // Program CLKDIV and CLKSRC, send them to the CIU
     switch(slot) {
@@ -236,6 +256,22 @@ esp_err_t sdmmc_host_set_card_clk(int slot, uint32_t freq_khz)
     return ESP_OK;
 }
 
+esp_err_t sdmmc_host_get_real_freq(int slot, int* real_freq_khz)
+{
+    if (real_freq_khz == NULL) {
+        return ESP_ERR_INVALID_ARG;
+    }
+    if (!(slot == 0 || slot == 1)) {
+        return ESP_ERR_INVALID_ARG;
+    }
+
+    int host_div = SDMMC.clock.div_factor_p + 1;
+    int card_div = slot == 0 ? SDMMC.clkdiv.div0 : SDMMC.clkdiv.div1;
+    *real_freq_khz = sdmmc_host_calc_freq(host_div, card_div);
+
+    return ESP_OK;
+}
+
 esp_err_t sdmmc_host_start_command(int slot, sdmmc_hw_cmd_t cmd, uint32_t arg) {
     if (!(slot == 0 || slot == 1)) {
         return ESP_ERR_INVALID_ARG;
diff --git a/components/driver/sdspi_host.c b/components/driver/sdspi_host.c
index d188e272cc..b94f13869d 100644
--- a/components/driver/sdspi_host.c
+++ b/components/driver/sdspi_host.c
@@ -299,6 +299,16 @@ esp_err_t sdspi_host_set_card_clk(sdspi_dev_handle_t handle, uint32_t freq_khz)
     return configure_spi_dev(slot, freq_khz * 1000);
 }
 
+esp_err_t sdspi_host_get_real_freq(sdspi_dev_handle_t handle, int* real_freq_khz)
+{
+    slot_info_t *slot = get_slot_info(handle);
+    if (slot == NULL) {
+        return ESP_ERR_INVALID_ARG;
+    }
+
+    return spi_device_get_actual_freq(slot->spi_handle, real_freq_khz);
+}
+
 static void gpio_intr(void* arg)
 {
     BaseType_t awoken = pdFALSE;
diff --git a/components/driver/spi_master.c b/components/driver/spi_master.c
index f61e035ebb..0abe451cef 100644
--- a/components/driver/spi_master.c
+++ b/components/driver/spi_master.c
@@ -462,6 +462,19 @@ esp_err_t spi_bus_remove_device(spi_device_handle_t handle)
     return ESP_OK;
 }
 
+esp_err_t spi_device_get_actual_freq(spi_device_handle_t handle, int* freq_khz)
+{
+    if ((spi_device_t*)handle == NULL || freq_khz == NULL) {
+        return ESP_ERR_INVALID_ARG;
+    }
+
+    int dev_required_freq = ((spi_device_t*)handle)->cfg.clock_speed_hz;
+    int dev_duty_cycle = ((spi_device_t*)handle)->cfg.duty_cycle_pos;
+    *freq_khz = spi_get_actual_clock(esp_clk_apb_freq(), dev_required_freq, dev_duty_cycle);
+
+    return ESP_OK;
+}
+
 int spi_get_actual_clock(int fapb, int hz, int duty_cycle)
 {
     return spi_hal_master_cal_clock(fapb, hz, duty_cycle);
diff --git a/components/sdmmc/sdmmc_common.c b/components/sdmmc/sdmmc_common.c
index 341a0f4a9c..302901b4c6 100644
--- a/components/sdmmc/sdmmc_common.c
+++ b/components/sdmmc/sdmmc_common.c
@@ -197,34 +197,18 @@ esp_err_t sdmmc_init_host_frequency(sdmmc_card_t* card)
 {
     assert(card->max_freq_khz <= card->host.max_freq_khz);
 
-    /* Find highest frequency in the following list,
-     * which is below card->max_freq_khz.
-     */
-    const uint32_t freq_values[] = {
-            SDMMC_FREQ_52M,
-            SDMMC_FREQ_HIGHSPEED,
-            SDMMC_FREQ_26M,
-            SDMMC_FREQ_DEFAULT
-            //NOTE: in sdspi mode, 20MHz may not work. in that case, add 10MHz here.
-    };
-    const int n_freq_values = sizeof(freq_values) / sizeof(freq_values[0]);
-
-    uint32_t selected_freq = SDMMC_FREQ_PROBING;
-    for (int i = 0; i < n_freq_values; ++i) {
-        uint32_t freq = freq_values[i];
-        if (card->max_freq_khz >= freq) {
-            selected_freq = freq;
-            break;
-        }
-    }
-
-    ESP_LOGD(TAG, "%s: using %d kHz bus frequency", __func__, selected_freq);
-    if (selected_freq > SDMMC_FREQ_PROBING) {
-        esp_err_t err = (*card->host.set_card_clk)(card->host.slot, selected_freq);
+    if (card->max_freq_khz > SDMMC_FREQ_PROBING) {
+        esp_err_t err = (*card->host.set_card_clk)(card->host.slot, card->max_freq_khz);
         if (err != ESP_OK) {
             ESP_LOGE(TAG, "failed to switch bus frequency (0x%x)", err);
             return err;
         }
+
+        err = (*card->host.get_real_freq)(card->host.slot, &(card->real_freq_khz));
+        if (err != ESP_OK) {
+            ESP_LOGE(TAG, "failed to get real working frequency (0x%x)", err);
+            return err;
+        }
     }
 
     if (card->is_ddr) {
@@ -258,7 +242,9 @@ void sdmmc_card_print_info(FILE* stream, const sdmmc_card_t* card)
     bool print_scr = false;
     bool print_csd = false;
     const char* type;
+
     fprintf(stream, "Name: %s\n", card->cid.name);
+
     if (card->is_sdio) {
         type = "SDIO";
         print_scr = true;
@@ -271,12 +257,17 @@ void sdmmc_card_print_info(FILE* stream, const sdmmc_card_t* card)
         print_csd = true;
     }
     fprintf(stream, "Type: %s\n", type);
-    if (card->max_freq_khz < 1000) {
-        fprintf(stream, "Speed: %d kHz\n", card->max_freq_khz);
+
+    if (card->real_freq_khz == 0) {
+        fprintf(stream, "Speed: N/A\n");
     } else {
-        fprintf(stream, "Speed: %d MHz%s\n", card->max_freq_khz / 1000,
-                card->is_ddr ? ", DDR" : "");
+        const char *freq_unit = card->real_freq_khz < 1000 ? "kHz" : "MHz";
+        const float freq = card->real_freq_khz < 1000 ? card->real_freq_khz : card->real_freq_khz / 1000.0;
+        const char *max_freq_unit = card->max_freq_khz < 1000 ? "kHz" : "MHz";
+        const float max_freq = card->max_freq_khz < 1000 ? card->max_freq_khz : card->max_freq_khz / 1000.0;
+        fprintf(stream, "Speed: %.2f %s (limit: %.2f %s)%s\n", freq, freq_unit, max_freq, max_freq_unit, card->is_ddr ? ", DDR" : "");
     }
+
     fprintf(stream, "Size: %lluMB\n", ((uint64_t) card->csd.capacity) * card->csd.sector_size / (1024 * 1024));
 
     if (print_csd) {
diff --git a/components/sdmmc/sdmmc_sd.c b/components/sdmmc/sdmmc_sd.c
index 15bc866357..5b33cb7e45 100644
--- a/components/sdmmc/sdmmc_sd.c
+++ b/components/sdmmc/sdmmc_sd.c
@@ -292,7 +292,7 @@ esp_err_t sdmmc_enable_hs_mode_and_check(sdmmc_card_t* card)
         return ESP_ERR_NOT_SUPPORTED;
     }
 
-    card->max_freq_khz = SDMMC_FREQ_HIGHSPEED;
+    card->max_freq_khz = MIN(card->host.max_freq_khz, SDMMC_FREQ_HIGHSPEED);
     return ESP_OK;
 }
 
diff --git a/components/sdmmc/test/test_sd.c b/components/sdmmc/test/test_sd.c
index 642ed37a3b..af990a8bee 100644
--- a/components/sdmmc/test/test_sd.c
+++ b/components/sdmmc/test/test_sd.c
@@ -132,6 +132,17 @@ static void probe_sd(int slot, int width, int freq_khz, int ddr)
     free(card);
     sd_test_board_power_off();
 }
+
+extern void sdmmc_host_get_clk_dividers(const int freq_khz, int *host_div, int *card_div);
+
+static void sd_test_check_clk_dividers(const int freq_khz, const int expected_host_div, const int expected_card_div)
+{
+    printf("    %6d      |         %2d        |         %2d\n", freq_khz, expected_host_div, expected_card_div);
+    int host_divider, card_divider;
+    sdmmc_host_get_clk_dividers(freq_khz, &host_divider, &card_divider);
+    TEST_ASSERT_EQUAL(host_divider, expected_host_div);
+    TEST_ASSERT_EQUAL(card_divider, expected_card_div);
+}
 #endif //WITH_SD_TEST || WITH_EMMC_TEST
 
 #if WITH_SD_TEST
@@ -140,6 +151,8 @@ TEST_CASE("probe SD, slot 1, 4-bit", "[sd][test_env=UT_T1_SDMODE]")
     probe_sd(SDMMC_HOST_SLOT_1, 4, SDMMC_FREQ_PROBING, 0);
     probe_sd(SDMMC_HOST_SLOT_1, 4, SDMMC_FREQ_DEFAULT, 0);
     probe_sd(SDMMC_HOST_SLOT_1, 4, SDMMC_FREQ_HIGHSPEED, 0);
+    //custom frequency test
+    probe_sd(SDMMC_HOST_SLOT_1, 4, 10000, 0);
 }
 
 TEST_CASE("probe SD, slot 1, 1-bit", "[sd][test_env=UT_T1_SDMODE]")
@@ -163,6 +176,21 @@ TEST_CASE("probe SD, slot 0, 1-bit", "[sd][ignore]")
     probe_sd(SDMMC_HOST_SLOT_0, 1, SDMMC_FREQ_DEFAULT, 0);
     probe_sd(SDMMC_HOST_SLOT_0, 1, SDMMC_FREQ_HIGHSPEED, 0);
 }
+
+TEST_CASE("SD clock dividers calculation", "[sd][test_env=UT_T1_SDMODE]")
+{
+    printf("Frequency (kHz) | Expected host.div | Expected card.div\n");
+    sd_test_check_clk_dividers(SDMMC_FREQ_PROBING, 10, 20);
+    sd_test_check_clk_dividers(SDMMC_FREQ_DEFAULT, 8, 0);
+    sd_test_check_clk_dividers(SDMMC_FREQ_HIGHSPEED, 4, 0);
+    sd_test_check_clk_dividers(36000, 5, 0);
+    sd_test_check_clk_dividers(30000, 6, 0);
+    sd_test_check_clk_dividers(16000, 10, 0);
+    sd_test_check_clk_dividers(10000, 2, 4);
+    sd_test_check_clk_dividers(6000, 2, 7);
+    sd_test_check_clk_dividers(1000, 2, 40);
+    sd_test_check_clk_dividers(600, 2, 67);
+}
 #endif //WITH_SD_TEST
 
 #if WITH_EMMC_TEST
@@ -218,10 +246,11 @@ static void test_sdspi_deinit_bus(spi_host_device_t host)
     TEST_ESP_OK(err);
 }
 
-static void probe_core(int slot)
+static void probe_core(int slot, int freq_khz)
 {
     sdmmc_host_t config = SDSPI_HOST_DEFAULT();
     config.slot = slot;
+    config.max_freq_khz = freq_khz;
 
     sdmmc_card_t* card = malloc(sizeof(sdmmc_card_t));
     TEST_ASSERT_NOT_NULL(card);
@@ -242,7 +271,7 @@ static void probe_spi(int freq_khz, int pin_miso, int pin_mosi, int pin_sck, int
     TEST_ESP_OK(sdspi_host_init());
     TEST_ESP_OK(sdspi_host_init_device(&dev_config, &handle));
 
-    probe_core(handle);
+    probe_core(handle, freq_khz);
 
     TEST_ESP_OK(sdspi_host_deinit());
     test_sdspi_deinit_bus(dev_config.host_id);
@@ -253,6 +282,8 @@ static void probe_spi(int freq_khz, int pin_miso, int pin_mosi, int pin_sck, int
 TEST_CASE("probe SD in SPI mode", "[sd][test_env=UT_T1_SPIMODE]")
 {
     probe_spi(SDMMC_FREQ_DEFAULT, SDSPI_TEST_MISO_PIN, SDSPI_TEST_MOSI_PIN, SDSPI_TEST_SCLK_PIN, SDSPI_TEST_CS_PIN);
+    //custom frequency test
+    probe_spi(10000, SDSPI_TEST_MISO_PIN, SDSPI_TEST_MOSI_PIN, SDSPI_TEST_SCLK_PIN, SDSPI_TEST_CS_PIN);
 }
 
 // No runner for this
diff --git a/docs/en/api-reference/peripherals/sdmmc_host.rst b/docs/en/api-reference/peripherals/sdmmc_host.rst
index 15b4955cdc..1469e86f1f 100644
--- a/docs/en/api-reference/peripherals/sdmmc_host.rst
+++ b/docs/en/api-reference/peripherals/sdmmc_host.rst
@@ -94,6 +94,9 @@ In the designs where communication at 40 MHz frequency can be achieved, it is po
     sdmmc_host_t host = SDMMC_HOST_DEFAULT();
     host.max_freq_khz = SDMMC_FREQ_HIGHSPEED;
 
+If you need a specific frequency other than standard speeds, you are free to use any value from within appropriate range of the SD interface given (SDMMC or SDSPI). However, the real clock frequency shall be calculated by the underlying driver and the value can be different from the one required.
+For the SDMMC, ``max_freq_khz`` works as the upper limit so the final frequency value shall be always lower or equal. For the SDSPI, the nearest fitting frequency is supplied and thus the value can be greater than / equal to / lower than ``max_freq_khz``.
+
 To configure the bus width, set the ``width`` field of :cpp:class:`sdmmc_slot_config_t`. For example, to set 1-line mode::
 
     sdmmc_slot_config_t slot = SDMMC_SLOT_CONFIG_DEFAULT();
diff --git a/docs/en/migration-guides/release-5.x/storage.rst b/docs/en/migration-guides/release-5.x/storage.rst
index 1797a8d672..0109f98e2b 100644
--- a/docs/en/migration-guides/release-5.x/storage.rst
+++ b/docs/en/migration-guides/release-5.x/storage.rst
@@ -1,6 +1,14 @@
 Storage
 =======
 
+SDMMC/SDSPI
+-----------
+
+SD card frequency on SDMMC/SDSPI interface can be now configured to a specific value, not only ``SDMMC_FREQ_PROBING`` (400 kHz), ``SDMMC_FREQ_DEFAULT`` (20 MHz) or ``SDMMC_FREQ_HIGHSPEED`` (40 MHz).
+The frequency setting is available through ``sdmmc_host_t.max_freq_khz``. Previously, in case you have specified a custom frequency other than any of the above-mentioned values, the closest lower-or-equal one was selected anyway.
+Now, the underlaying drivers calculate the nearest fitting value, given by available frequency dividers instead of an enumeration item selection. This could cause troubles in communication with your SD card without a change of the existing application code.
+If you encounter such an issue, please, keep trying different frequencies around your desired value unless you find the one working well. To check the frequency value calculated and actually applied, use ``void sdmmc_card_print_info(FILE* stream, const sdmmc_card_t* card)`` function.
+
 FatFs
 -----
 
diff --git a/examples/storage/sd_card/sdmmc/main/sd_card_example_main.c b/examples/storage/sd_card/sdmmc/main/sd_card_example_main.c
index 9f7ef71c76..153fd4c52b 100644
--- a/examples/storage/sd_card/sdmmc/main/sd_card_example_main.c
+++ b/examples/storage/sd_card/sdmmc/main/sd_card_example_main.c
@@ -46,6 +46,10 @@ void app_main(void)
     // production applications.
 
     ESP_LOGI(TAG, "Using SDMMC peripheral");
+
+    // By default, SD card frequency is initialized to SDMMC_FREQ_DEFAULT (20MHz)
+    // For setting a specific frequency, use host.max_freq_khz (range 400kHz - 40MHz for SDMMC)
+    // Example: for fixed frequency of 10MHz, use host.max_freq_khz = 10000;
     sdmmc_host_t host = SDMMC_HOST_DEFAULT();
 
     // This initializes the slot without card detect (CD) and write protect (WP) signals.
diff --git a/examples/storage/sd_card/sdspi/main/sd_card_example_main.c b/examples/storage/sd_card/sdspi/main/sd_card_example_main.c
index f18094cd2d..341855dfb8 100644
--- a/examples/storage/sd_card/sdspi/main/sd_card_example_main.c
+++ b/examples/storage/sd_card/sdspi/main/sd_card_example_main.c
@@ -52,7 +52,11 @@ void app_main(void)
     // production applications.
     ESP_LOGI(TAG, "Using SPI peripheral");
 
+    // By default, SD card frequency is initialized to SDMMC_FREQ_DEFAULT (20MHz)
+    // For setting a specific frequency, use host.max_freq_khz (range 400kHz - 20MHz for SDSPI)
+    // Example: for fixed frequency of 10MHz, use host.max_freq_khz = 10000;
     sdmmc_host_t host = SDSPI_HOST_DEFAULT();
+
     spi_bus_config_t bus_cfg = {
         .mosi_io_num = PIN_NUM_MOSI,
         .miso_io_num = PIN_NUM_MISO,

From a1030307f1ed4908427a277210adcf625d3263c4 Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Wed, 13 Jul 2022 13:17:32 +0800
Subject: [PATCH 409/665] gptimer: bringup driver on esp32c6

---
 components/driver/deprecated/timer_legacy.c   |  2 +-
 components/driver/gptimer.c                   | 22 ++++++++---
 components/hal/esp32/include/hal/timer_ll.h   | 16 ++++++++
 components/hal/esp32c2/include/hal/timer_ll.h | 13 +++++++
 components/hal/esp32c3/include/hal/timer_ll.h | 13 +++++++
 components/hal/esp32c6/include/hal/timer_ll.h | 38 ++++++++++++++++---
 components/hal/esp32h2/include/hal/timer_ll.h | 13 +++++++
 components/hal/esp32s2/include/hal/timer_ll.h | 16 ++++++++
 components/hal/esp32s3/include/hal/timer_ll.h | 16 ++++++++
 components/hal/include/hal/timer_hal.h        |  7 ++++
 components/hal/timer_hal.c                    | 26 +++++++++++++
 .../esp32c6/include/soc/Kconfig.soc_caps.in   |  8 ++++
 .../soc/esp32c6/include/soc/clk_tree_defs.h   | 17 +++++++--
 components/soc/esp32c6/include/soc/soc_caps.h |  3 +-
 14 files changed, 194 insertions(+), 16 deletions(-)

diff --git a/components/driver/deprecated/timer_legacy.c b/components/driver/deprecated/timer_legacy.c
index d18713d465..405d337f73 100644
--- a/components/driver/deprecated/timer_legacy.c
+++ b/components/driver/deprecated/timer_legacy.c
@@ -359,9 +359,9 @@ esp_err_t timer_deinit(timer_group_t group_num, timer_idx_t timer_num)
     timer_hal_context_t *hal = &p_timer_obj[group_num][timer_num]->hal;
 
     TIMER_ENTER_CRITICAL(&timer_spinlock[group_num]);
-    timer_ll_enable_counter(hal->dev, timer_num, false);
     timer_ll_enable_intr(hal->dev, TIMER_LL_EVENT_ALARM(timer_num), false);
     timer_ll_clear_intr_status(hal->dev, TIMER_LL_EVENT_ALARM(timer_num));
+    timer_hal_deinit(hal);
     TIMER_EXIT_CRITICAL(&timer_spinlock[group_num]);
 
     free(p_timer_obj[group_num][timer_num]);
diff --git a/components/driver/gptimer.c b/components/driver/gptimer.c
index 04e2962b17..358d2e7d9a 100644
--- a/components/driver/gptimer.c
+++ b/components/driver/gptimer.c
@@ -78,9 +78,10 @@ struct gptimer_t {
     timer_hal_context_t hal;
     gptimer_fsm_t fsm;
     intr_handle_t intr;
-    portMUX_TYPE spinlock; // to protect per-timer resources concurent accessed by task and ISR handler
+    portMUX_TYPE spinlock; // to protect per-timer resources concurrent accessed by task and ISR handler
     gptimer_alarm_cb_t on_alarm;
     void *user_ctx;
+    gptimer_clock_source_t clk_src;
     esp_pm_lock_handle_t pm_lock; // power management lock
 #if CONFIG_PM_ENABLE
     char pm_lock_name[GPTIMER_PM_LOCK_NAME_LEN_MAX]; // pm lock name
@@ -176,10 +177,6 @@ esp_err_t gptimer_new_timer(const gptimer_config_t *config, gptimer_handle_t *re
 
     // initialize HAL layer
     timer_hal_init(&timer->hal, group_id, timer_id);
-    // stop counter, alarm, auto-reload
-    timer_ll_enable_counter(timer->hal.dev, timer_id, false);
-    timer_ll_enable_auto_reload(timer->hal.dev, timer_id, false);
-    timer_ll_enable_alarm(timer->hal.dev, timer_id, false);
     // select clock source, set clock resolution
     ESP_GOTO_ON_ERROR(gptimer_select_periph_clock(timer, config->clk_src, config->resolution_hz), err, TAG, "set periph clock failed");
     // initialize counter value to zero
@@ -216,6 +213,13 @@ esp_err_t gptimer_del_timer(gptimer_handle_t timer)
     int group_id = group->group_id;
     int timer_id = timer->timer_id;
     ESP_LOGD(TAG, "del timer (%d,%d)", group_id, timer_id);
+    timer_hal_deinit(&timer->hal);
+    // [refactor-todo]: replace the following code with clk_tree_acquire/release, and call them in gptimer_enable/disable
+#if SOC_TIMER_GROUP_SUPPORT_RC_FAST
+    if (timer->clk_src == GPTIMER_CLK_SRC_RC_FAST) {
+        periph_rtc_dig_clk8m_disable();
+    }
+#endif
     // recycle memory resource
     ESP_RETURN_ON_ERROR(gptimer_destory(timer), TAG, "destory gptimer failed");
     return ESP_OK;
@@ -471,11 +475,19 @@ static esp_err_t gptimer_select_periph_clock(gptimer_t *timer, gptimer_clock_sou
         counter_src_hz = esp_clk_xtal_freq();
         break;
 #endif // SOC_TIMER_GROUP_SUPPORT_XTAL
+#if SOC_TIMER_GROUP_SUPPORT_RC_FAST
+    case GPTIMER_CLK_SRC_RC_FAST:
+        // periph_rtc_dig_clk8m_enable must be called before periph_rtc_dig_clk8m_get_freq, to ensure a calibration is done
+        periph_rtc_dig_clk8m_enable();
+        periph_src_clk_hz = periph_rtc_dig_clk8m_get_freq();
+        break;
+#endif // SOC_TIMER_GROUP_SUPPORT_RC_FAST
     default:
         ESP_RETURN_ON_FALSE(false, ESP_ERR_NOT_SUPPORTED, TAG, "clock source %d is not support", src_clk);
         break;
     }
     timer_ll_set_clock_source(timer->hal.dev, timer_id, src_clk);
+    timer->clk_src = src_clk;
     unsigned int prescale = counter_src_hz / resolution_hz; // potential resolution loss here
     timer_ll_set_clock_prescale(timer->hal.dev, timer_id, prescale);
     timer->resolution_hz = counter_src_hz / prescale; // this is the real resolution
diff --git a/components/hal/esp32/include/hal/timer_ll.h b/components/hal/esp32/include/hal/timer_ll.h
index 7ceccbe954..63ba28801a 100644
--- a/components/hal/esp32/include/hal/timer_ll.h
+++ b/components/hal/esp32/include/hal/timer_ll.h
@@ -40,6 +40,22 @@ static inline void timer_ll_set_clock_source(timg_dev_t *hw, uint32_t timer_num,
     }
 }
 
+/**
+ * @brief Enable Timer Group (GPTimer) module clock
+ *
+ * @note This function is not optional, created for backward compatible.
+ *
+ * @param hw Timer Group register base address
+ * @param timer_num Timer index in the group
+ * @param en true to enable, false to disable
+ */
+static inline void timer_ll_enable_clock(timg_dev_t *hw, uint32_t timer_num, bool en)
+{
+    (void)hw;
+    (void)timer_num;
+    (void)en;
+}
+
 /**
  * @brief Enable alarm event
  *
diff --git a/components/hal/esp32c2/include/hal/timer_ll.h b/components/hal/esp32c2/include/hal/timer_ll.h
index 4391314822..f77d5fc641 100644
--- a/components/hal/esp32c2/include/hal/timer_ll.h
+++ b/components/hal/esp32c2/include/hal/timer_ll.h
@@ -44,6 +44,19 @@ static inline void timer_ll_set_clock_source(timg_dev_t *hw, uint32_t timer_num,
     }
 }
 
+/**
+ * @brief Enable Timer Group (GPTimer) module clock
+ *
+ * @param hw Timer Group register base address
+ * @param timer_num Timer index in the group
+ * @param en true to enable, false to disable
+ */
+static inline void timer_ll_enable_clock(timg_dev_t *hw, uint32_t timer_num, bool en)
+{
+    (void)timer_num; // only one timer in the group
+    hw->regclk.timer_clk_is_active = en;
+}
+
 /**
  * @brief Enable alarm event
  *
diff --git a/components/hal/esp32c3/include/hal/timer_ll.h b/components/hal/esp32c3/include/hal/timer_ll.h
index 2be3160b15..2c9ed9395d 100644
--- a/components/hal/esp32c3/include/hal/timer_ll.h
+++ b/components/hal/esp32c3/include/hal/timer_ll.h
@@ -44,6 +44,19 @@ static inline void timer_ll_set_clock_source(timg_dev_t *hw, uint32_t timer_num,
     }
 }
 
+/**
+ * @brief Enable Timer Group (GPTimer) module clock
+ *
+ * @param hw Timer Group register base address
+ * @param timer_num Timer index in the group
+ * @param en true to enable, false to disable
+ */
+static inline void timer_ll_enable_clock(timg_dev_t *hw, uint32_t timer_num, bool en)
+{
+    (void)timer_num; // only one timer in the group
+    hw->regclk.timer_clk_is_active = en;
+}
+
 /**
  * @brief Enable alarm event
  *
diff --git a/components/hal/esp32c6/include/hal/timer_ll.h b/components/hal/esp32c6/include/hal/timer_ll.h
index fc40a312e8..1b4eb005b7 100644
--- a/components/hal/esp32c6/include/hal/timer_ll.h
+++ b/components/hal/esp32c6/include/hal/timer_ll.h
@@ -13,6 +13,7 @@
 #include "hal/misc.h"
 #include "hal/timer_types.h"
 #include "soc/timer_group_struct.h"
+#include "soc/pcr_struct.h"
 
 #ifdef __cplusplus
 extern "C" {
@@ -31,17 +32,44 @@ extern "C" {
  */
 static inline void timer_ll_set_clock_source(timg_dev_t *hw, uint32_t timer_num, gptimer_clock_source_t clk_src)
 {
+    (void)timer_num; // only one timer in each group
+    uint8_t clk_id = 0;
     switch (clk_src) {
-    case GPTIMER_CLK_SRC_APB:
-        hw->hw_timer[timer_num].config.tx_use_xtal = 0;
-        break;
     case GPTIMER_CLK_SRC_XTAL:
-        hw->hw_timer[timer_num].config.tx_use_xtal = 1;
+        clk_id = 0;
+        break;
+    case GPTIMER_CLK_SRC_APB:
+        clk_id = 1;
+        break;
+    case GPTIMER_CLK_SRC_RC_FAST:
+        clk_id = 2;
         break;
     default:
-        HAL_ASSERT(false && "unsupported clock source");
+        HAL_ASSERT(false);
         break;
     }
+    if (hw == &TIMERG0) {
+        PCR.timergroup0_timer_clk_conf.tg0_timer_clk_sel = clk_id;
+    } else {
+        PCR.timergroup1_timer_clk_conf.tg1_timer_clk_sel = clk_id;
+    }
+}
+
+/**
+ * @brief Enable Timer Group (GPTimer) module clock
+ *
+ * @param hw Timer Group register base address
+ * @param timer_num Timer index in the group
+ * @param en true to enable, false to disable
+ */
+static inline void timer_ll_enable_clock(timg_dev_t *hw, uint32_t timer_num, bool en)
+{
+    (void)timer_num; // only one timer in each group
+    if (hw == &TIMERG0) {
+        PCR.timergroup0_timer_clk_conf.tg0_timer_clk_en = en;
+    } else {
+        PCR.timergroup1_timer_clk_conf.tg1_timer_clk_en = en;
+    }
 }
 
 /**
diff --git a/components/hal/esp32h2/include/hal/timer_ll.h b/components/hal/esp32h2/include/hal/timer_ll.h
index 5c04ef1012..b0fe1c7b6a 100644
--- a/components/hal/esp32h2/include/hal/timer_ll.h
+++ b/components/hal/esp32h2/include/hal/timer_ll.h
@@ -44,6 +44,19 @@ static inline void timer_ll_set_clock_source(timg_dev_t *hw, uint32_t timer_num,
     }
 }
 
+/**
+ * @brief Enable Timer Group (GPTimer) module clock
+ *
+ * @param hw Timer Group register base address
+ * @param timer_num Timer index in the group
+ * @param en true to enable, false to disable
+ */
+static inline void timer_ll_enable_clock(timg_dev_t *hw, uint32_t timer_num, bool en)
+{
+    (void)timer_num; // only one timer in the group
+    hw->regclk.timer_clk_is_active = en;
+}
+
 /**
  * @brief Enable alarm event
  *
diff --git a/components/hal/esp32s2/include/hal/timer_ll.h b/components/hal/esp32s2/include/hal/timer_ll.h
index a38ade4331..42daa564e3 100644
--- a/components/hal/esp32s2/include/hal/timer_ll.h
+++ b/components/hal/esp32s2/include/hal/timer_ll.h
@@ -44,6 +44,22 @@ static inline void timer_ll_set_clock_source(timg_dev_t *hw, uint32_t timer_num,
     }
 }
 
+/**
+ * @brief Enable Timer Group (GPTimer) module clock
+ *
+ * @note This function is not optional, created for backward compatible.
+ *
+ * @param hw Timer Group register base address
+ * @param timer_num Timer index in the group
+ * @param en true to enable, false to disable
+ */
+static inline void timer_ll_enable_clock(timg_dev_t *hw, uint32_t timer_num, bool en)
+{
+    (void)hw;
+    (void)timer_num;
+    (void)en;
+}
+
 /**
  * @brief Enable alarm event
  *
diff --git a/components/hal/esp32s3/include/hal/timer_ll.h b/components/hal/esp32s3/include/hal/timer_ll.h
index 57f8ee29b6..f6bebcceea 100644
--- a/components/hal/esp32s3/include/hal/timer_ll.h
+++ b/components/hal/esp32s3/include/hal/timer_ll.h
@@ -44,6 +44,22 @@ static inline void timer_ll_set_clock_source(timg_dev_t *hw, uint32_t timer_num,
     }
 }
 
+/**
+ * @brief Enable Timer Group (GPTimer) module clock
+ *
+ * @note This function is not optional, created for backward compatible.
+ *
+ * @param hw Timer Group register base address
+ * @param timer_num Timer index in the group
+ * @param en true to enable, false to disable
+ */
+static inline void timer_ll_enable_clock(timg_dev_t *hw, uint32_t timer_num, bool en)
+{
+    (void)hw;
+    (void)timer_num;
+    (void)en;
+}
+
 /**
  * @brief Enable alarm event
  *
diff --git a/components/hal/include/hal/timer_hal.h b/components/hal/include/hal/timer_hal.h
index e3d6469e40..02220ffa36 100644
--- a/components/hal/include/hal/timer_hal.h
+++ b/components/hal/include/hal/timer_hal.h
@@ -37,6 +37,13 @@ typedef struct {
  */
 void timer_hal_init(timer_hal_context_t *hal, uint32_t group_num, uint32_t timer_num);
 
+/**
+ * @brief Deinit timer hal context.
+ *
+ * @param hal Context of HAL layer
+ */
+void timer_hal_deinit(timer_hal_context_t *hal);
+
 /**
  * @brief Load counter value into time-base counter
  *
diff --git a/components/hal/timer_hal.c b/components/hal/timer_hal.c
index d7bbd387be..ae4e55467d 100644
--- a/components/hal/timer_hal.c
+++ b/components/hal/timer_hal.c
@@ -4,11 +4,37 @@
  * SPDX-License-Identifier: Apache-2.0
  */
 
+#include <stdlib.h>
 #include "hal/timer_hal.h"
 #include "hal/timer_ll.h"
+#include "soc/soc_caps.h"
 
 void timer_hal_init(timer_hal_context_t *hal, uint32_t group_num, uint32_t timer_num)
 {
     hal->dev = TIMER_LL_GET_HW(group_num);
     hal->timer_id = timer_num;
+    // enable peripheral clock
+    timer_ll_enable_clock(hal->dev, timer_num, true);
+    // stop counter, alarm, auto-reload at first place
+    timer_ll_enable_counter(hal->dev, timer_num, false);
+    timer_ll_enable_auto_reload(hal->dev, timer_num, false);
+    timer_ll_enable_alarm(hal->dev, timer_num, false);
+    // enable RTM subsystem if available
+#if SOC_TIMER_SUPPORT_ETM
+    timer_ll_enable_etm(hal->dev, true);
+#endif
+}
+
+void timer_hal_deinit(timer_hal_context_t *hal)
+{
+    // disable peripheral clock
+    timer_ll_enable_clock(hal->dev, hal->timer_id, false);
+    // ensure counter, alarm, auto-reload are disabled
+    timer_ll_enable_counter(hal->dev, hal->timer_id, false);
+    timer_ll_enable_auto_reload(hal->dev, hal->timer_id, false);
+    timer_ll_enable_alarm(hal->dev, hal->timer_id, false);
+#if SOC_TIMER_SUPPORT_ETM
+    timer_ll_enable_etm(hal->dev, false);
+#endif
+    hal->dev = NULL;
 }
diff --git a/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in b/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
index 36725e73cc..c654e5472c 100644
--- a/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
@@ -603,10 +603,18 @@ config SOC_TIMER_GROUP_SUPPORT_APB
     bool
     default y
 
+config SOC_TIMER_GROUP_SUPPORT_RC_FAST
+    bool
+    default y
+
 config SOC_TIMER_GROUP_TOTAL_TIMERS
     int
     default 2
 
+config SOC_TIMER_SUPPORT_ETM
+    bool
+    default y
+
 config SOC_TWAI_BRP_MIN
     int
     default 2
diff --git a/components/soc/esp32c6/include/soc/clk_tree_defs.h b/components/soc/esp32c6/include/soc/clk_tree_defs.h
index f67ce27baf..737c140943 100644
--- a/components/soc/esp32c6/include/soc/clk_tree_defs.h
+++ b/components/soc/esp32c6/include/soc/clk_tree_defs.h
@@ -128,15 +128,24 @@ typedef enum {
  * }
  * @endcode
  */
-#define SOC_GPTIMER_CLKS {SOC_MOD_CLK_APB, SOC_MOD_CLK_XTAL}
+#if CONFIG_IDF_ENV_FPGA
+#define SOC_GPTIMER_CLKS {SOC_MOD_CLK_XTAL}
+#else
+#define SOC_GPTIMER_CLKS {SOC_MOD_CLK_APB, SOC_MOD_CLK_XTAL, SOC_MOD_CLK_RC_FAST}
+#endif
 
 /**
  * @brief Type of GPTimer clock source
  */
 typedef enum {
-    GPTIMER_CLK_SRC_APB = SOC_MOD_CLK_APB,     /*!< Select APB as the source clock */
-    GPTIMER_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL,   /*!< Select XTAL as the source clock */
-    GPTIMER_CLK_SRC_DEFAULT = SOC_MOD_CLK_APB, /*!< Select APB as the default choice */
+    GPTIMER_CLK_SRC_APB = SOC_MOD_CLK_APB,         /*!< Select APB as the source clock */
+    GPTIMER_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL,       /*!< Select XTAL as the source clock */
+    GPTIMER_CLK_SRC_RC_FAST = SOC_MOD_CLK_RC_FAST, /*!< Select RC_FAST as the source clock */
+#if CONFIG_IDF_ENV_FPGA
+    GPTIMER_CLK_SRC_DEFAULT = SOC_MOD_CLK_XTAL,    /*!< Select XTAL as the default choice */
+#else
+    GPTIMER_CLK_SRC_DEFAULT = SOC_MOD_CLK_APB,     /*!< Select APB as the default choice */
+#endif
 } soc_periph_gptimer_clk_src_t;
 
 /**
diff --git a/components/soc/esp32c6/include/soc/soc_caps.h b/components/soc/esp32c6/include/soc/soc_caps.h
index 976f582eb4..46836c604f 100644
--- a/components/soc/esp32c6/include/soc/soc_caps.h
+++ b/components/soc/esp32c6/include/soc/soc_caps.h
@@ -322,14 +322,15 @@
 #define SOC_SYSTIMER_INT_LEVEL              1  // Systimer peripheral uses level interrupt
 #define SOC_SYSTIMER_ALARM_MISS_COMPENSATE  1  // Systimer peripheral can generate interrupt immediately if t(target) > t(current)
 
-// TODO: IDF-5332 (Copy from esp32c3, need check)
 /*--------------------------- TIMER GROUP CAPS ---------------------------------------*/
 #define SOC_TIMER_GROUPS                  (2)
 #define SOC_TIMER_GROUP_TIMERS_PER_GROUP  (1U)
 #define SOC_TIMER_GROUP_COUNTER_BIT_WIDTH (54)
 #define SOC_TIMER_GROUP_SUPPORT_XTAL      (1)
 #define SOC_TIMER_GROUP_SUPPORT_APB       (1)
+#define SOC_TIMER_GROUP_SUPPORT_RC_FAST   (1)
 #define SOC_TIMER_GROUP_TOTAL_TIMERS      (2)
+#define SOC_TIMER_SUPPORT_ETM             (1)
 
 // TODO: IDF-5313 (Copy from esp32c3, need check)
 /*-------------------------- TWAI CAPS ---------------------------------------*/

From de0401047c478816bc874699368632f53f86f6fa Mon Sep 17 00:00:00 2001
From: Song Ruo Jing <songruojing@espressif.com>
Date: Tue, 6 Sep 2022 18:24:31 +0800
Subject: [PATCH 410/665] rtcio: Disable USB Serial JTAG pad when setting pins
 19 and 20 as RTC function on ESP32S3

Similar to the fix in gpio lower layers, USB Serial JTAG pad should be disabled when the DM and DP pins want to be used as rtcio pins.
---
 components/hal/esp32s3/include/hal/rtc_io_ll.h | 7 +++++++
 1 file changed, 7 insertions(+)

diff --git a/components/hal/esp32s3/include/hal/rtc_io_ll.h b/components/hal/esp32s3/include/hal/rtc_io_ll.h
index cc28c93d13..92d684c13b 100644
--- a/components/hal/esp32s3/include/hal/rtc_io_ll.h
+++ b/components/hal/esp32s3/include/hal/rtc_io_ll.h
@@ -17,6 +17,7 @@
 #include "hal/gpio_types.h"
 #include "soc/io_mux_reg.h"
 #include "soc/usb_serial_jtag_reg.h"
+#include "soc/usb_serial_jtag_struct.h"
 
 #ifdef __cplusplus
 extern "C" {
@@ -50,6 +51,10 @@ typedef enum {
 static inline void rtcio_ll_function_select(int rtcio_num, rtcio_ll_func_t func)
 {
     if (func == RTCIO_FUNC_RTC) {
+        // Disable USB Serial JTAG if pin 19 or pin 20 needs to select the rtc function
+        if (rtcio_num == rtc_io_num_map[USB_DM_GPIO_NUM] || rtcio_num == rtc_io_num_map[USB_DP_GPIO_NUM]) {
+            USB_SERIAL_JTAG.conf0.usb_pad_enable = 0;
+        }
         SENS.sar_peri_clk_gate_conf.iomux_clk_en = 1;
         // 0: GPIO connected to digital GPIO module. 1: GPIO connected to analog RTC module.
         SET_PERI_REG_MASK(rtc_io_desc[rtcio_num].reg, (rtc_io_desc[rtcio_num].mux));
@@ -58,6 +63,8 @@ static inline void rtcio_ll_function_select(int rtcio_num, rtcio_ll_func_t func)
     } else if (func == RTCIO_FUNC_DIGITAL) {
         CLEAR_PERI_REG_MASK(rtc_io_desc[rtcio_num].reg, (rtc_io_desc[rtcio_num].mux));
         SENS.sar_peri_clk_gate_conf.iomux_clk_en = 0;
+        // USB Serial JTAG pad re-enable won't be done here (it requires both DM and DP pins not in rtc function)
+        // Instead, USB_SERIAL_JTAG_USB_PAD_ENABLE needs to be guaranteed to be set in usb_serial_jtag driver
     }
 }
 

From ad8d6cdedd45fa2813d8c2fcae162c1c27f985d4 Mon Sep 17 00:00:00 2001
From: wangyuanze <wangyuanze@espressif.com>
Date: Fri, 19 Aug 2022 12:28:08 +0800
Subject: [PATCH 411/665] rtcio: Move rtcio test cases from unit-test-app to
 gpio test_app, and enable the tests for ESP32S3

---
 .../driver/test_apps/gpio/main/CMakeLists.txt |  4 ++
 .../gpio/main}/test_rtcio.c                   | 61 +++++++++++++------
 2 files changed, 48 insertions(+), 17 deletions(-)
 rename components/driver/{test => test_apps/gpio/main}/test_rtcio.c (87%)

diff --git a/components/driver/test_apps/gpio/main/CMakeLists.txt b/components/driver/test_apps/gpio/main/CMakeLists.txt
index c010006435..60cb6effa6 100644
--- a/components/driver/test_apps/gpio/main/CMakeLists.txt
+++ b/components/driver/test_apps/gpio/main/CMakeLists.txt
@@ -9,6 +9,10 @@ if(CONFIG_SOC_SDM_SUPPORTED)
     list(APPEND srcs "test_sigma_delta_legacy.c")
 endif()
 
+if(CONFIG_SOC_RTCIO_INPUT_OUTPUT_SUPPORTED)
+    list(APPEND srcs "test_rtcio.c")
+endif()
+
 # In order for the cases defined by `TEST_CASE` to be linked into the final elf,
 # the component can be registered as WHOLE_ARCHIVE
 idf_component_register(SRCS ${srcs}
diff --git a/components/driver/test/test_rtcio.c b/components/driver/test_apps/gpio/main/test_rtcio.c
similarity index 87%
rename from components/driver/test/test_rtcio.c
rename to components/driver/test_apps/gpio/main/test_rtcio.c
index 10cf1ffb0d..c6a3023309 100644
--- a/components/driver/test/test_rtcio.c
+++ b/components/driver/test_apps/gpio/main/test_rtcio.c
@@ -3,10 +3,6 @@
  *
  * SPDX-License-Identifier: Apache-2.0
  */
-/**
- * About test environment UT_T1_GPIO:
- * Please connect GPIO18 and GPIO19
- */
 #include <stdio.h>
 #include <string.h>
 #include "esp_system.h"
@@ -21,8 +17,6 @@
 #include "esp_log.h"
 #include "soc/rtc_io_periph.h"
 
-#if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32S3, ESP32C3, ESP32C2)
-
 #define RTCIO_CHECK(condition) TEST_ASSERT_MESSAGE((condition == ESP_OK), "ret is not ESP_OK")
 #define RTCIO_VERIFY(condition, msg) TEST_ASSERT_MESSAGE((condition), msg)
 
@@ -77,14 +71,41 @@ const int s_test_map[TEST_GPIO_PIN_COUNT] = {
     GPIO_NUM_20,   //GPIO20
     GPIO_NUM_21,   //GPIO21
 };
+#elif defined CONFIG_IDF_TARGET_ESP32S3
+#define TEST_GPIO_PIN_COUNT 21
+const int s_test_map[TEST_GPIO_PIN_COUNT] = {
+    // GPIO_NUM_0,    //GPIO0   // Workaround: GPIO0 is strap pin, can not be used pullup/pulldown test.
+    GPIO_NUM_1,    //GPIO1
+    GPIO_NUM_2,    //GPIO2
+    GPIO_NUM_3,    //GPIO3
+    GPIO_NUM_4,    //GPIO4
+    GPIO_NUM_5,    //GPIO5
+    GPIO_NUM_6,    //GPIO6
+    GPIO_NUM_7,    //GPIO7
+    GPIO_NUM_8,    //GPIO8
+    GPIO_NUM_9,    //GPIO9
+    GPIO_NUM_10,   //GPIO10
+    GPIO_NUM_11,   //GPIO11
+    GPIO_NUM_12,   //GPIO12
+    GPIO_NUM_13,   //GPIO13
+    GPIO_NUM_14,   //GPIO14
+    GPIO_NUM_15,   //GPIO15
+    GPIO_NUM_16,   //GPIO16
+    GPIO_NUM_17,   //GPIO17
+    GPIO_NUM_18,   //GPIO18
+    GPIO_NUM_19,   //GPIO19
+    GPIO_NUM_20,   //GPIO20
+    GPIO_NUM_21,   //GPIO21
+};
 #endif
 
 /*
  * Test output/input function.
  */
-TEST_CASE("RTCIO input/output test", "[rtcio]")
+TEST_CASE("RTCIO_input/output_test", "[rtcio]")
 {
     ESP_LOGI(TAG, "RTCIO input/output test");
+
     // init rtcio
     for (int i = 0; i < GPIO_PIN_COUNT; i++) {
         if (GPIO_IS_VALID_OUTPUT_GPIO(i) && rtc_gpio_is_valid_gpio(i)) {
@@ -97,7 +118,7 @@ TEST_CASE("RTCIO input/output test", "[rtcio]")
     }
 
     for (int cnt = 0; cnt < TEST_COUNT; cnt++) {
-        uint32_t level = cnt % 2;
+        int level = cnt % 2;
         ESP_LOGI(TAG, "RTCIO output level %d", level);
         for (int i = 0; i < GPIO_PIN_COUNT; i++) {
             if (GPIO_IS_VALID_OUTPUT_GPIO(i) && rtc_gpio_is_valid_gpio(i)) {
@@ -105,6 +126,7 @@ TEST_CASE("RTCIO input/output test", "[rtcio]")
                 vTaskDelay(10 / portTICK_PERIOD_MS);
                 if (rtc_gpio_get_level(i) != level) {
                     ESP_LOGE(TAG, "RTCIO input/output test err, gpio%d", i);
+                    TEST_FAIL();
                 }
             }
         }
@@ -124,9 +146,10 @@ TEST_CASE("RTCIO input/output test", "[rtcio]")
  * Test pullup/pulldown function.
  * Note: extern circuit should not connect.
  */
-TEST_CASE("RTCIO pullup/pulldown test", "[rtcio]")
+TEST_CASE("RTCIO_pullup/pulldown_test", "[rtcio]")
 {
     ESP_LOGI(TAG, "RTCIO pullup/pulldown test");
+
     // init rtcio
     for (int i = 0; i < TEST_GPIO_PIN_COUNT; i++) {
         int num = rtc_io_number_get(s_test_map[i]);
@@ -140,7 +163,7 @@ TEST_CASE("RTCIO pullup/pulldown test", "[rtcio]")
     }
 
     for (int cnt = 0; cnt < TEST_COUNT; cnt++) {
-        uint32_t level = cnt % 2;
+        int level = cnt % 2;
         ESP_LOGI(TAG, "RTCIO pull level %d", level);
         for (int i = 0; i < TEST_GPIO_PIN_COUNT; i++) {
             int num = rtc_io_number_get(s_test_map[i]);
@@ -155,6 +178,7 @@ TEST_CASE("RTCIO pullup/pulldown test", "[rtcio]")
                 vTaskDelay(20 / portTICK_PERIOD_MS);
                 if (rtc_gpio_get_level(s_test_map[i]) != level) {
                     ESP_LOGE(TAG, "RTCIO pullup/pulldown test err, gpio%d", s_test_map[i]);
+                    TEST_FAIL();
                 }
             }
         }
@@ -174,9 +198,10 @@ TEST_CASE("RTCIO pullup/pulldown test", "[rtcio]")
 /*
  * Test output OD function.
  */
-TEST_CASE("RTCIO output OD test", "[rtcio]")
+TEST_CASE("RTCIO_output_OD_test", "[rtcio]")
 {
     ESP_LOGI(TAG, "RTCIO output OD test");
+
     // init rtcio
     for (int i = 0; i < GPIO_PIN_COUNT; i++) {
         if (GPIO_IS_VALID_OUTPUT_GPIO(i) && rtc_gpio_is_valid_gpio(i)) {
@@ -189,7 +214,7 @@ TEST_CASE("RTCIO output OD test", "[rtcio]")
     }
 
     for (int cnt = 0; cnt < TEST_COUNT; cnt++) {
-        uint32_t level = cnt % 2;
+        int level = cnt % 2;
         ESP_LOGI(TAG, "RTCIO output level %d", level);
         for (int i = 0; i < GPIO_PIN_COUNT; i++) {
             if (GPIO_IS_VALID_OUTPUT_GPIO(i) && rtc_gpio_is_valid_gpio(i)) {
@@ -197,6 +222,7 @@ TEST_CASE("RTCIO output OD test", "[rtcio]")
                 vTaskDelay(10 / portTICK_PERIOD_MS);
                 if (rtc_gpio_get_level(i) != level) {
                     ESP_LOGE(TAG, "RTCIO output OD test err, gpio%d", i);
+                    TEST_FAIL();
                 }
             }
         }
@@ -215,9 +241,10 @@ TEST_CASE("RTCIO output OD test", "[rtcio]")
 /*
  * Test rtcio hold function.
  */
-TEST_CASE("RTCIO output hold test", "[rtcio]")
+TEST_CASE("RTCIO_output_hold_test", "[rtcio]")
 {
     ESP_LOGI(TAG, "RTCIO output hold test");
+
     // init rtcio
     for (int i = 0; i < GPIO_PIN_COUNT; i++) {
         if (GPIO_IS_VALID_OUTPUT_GPIO(i) && rtc_gpio_is_valid_gpio(i)) {
@@ -240,11 +267,12 @@ TEST_CASE("RTCIO output hold test", "[rtcio]")
             vTaskDelay(10 / portTICK_PERIOD_MS);
             if (rtc_gpio_get_level(i) == 0) {
                 ESP_LOGE(TAG, "RTCIO hold test err, gpio%d", i);
+                TEST_FAIL();
             }
         }
     }
 
-    //unhold all rtcio.
+    // unhold all rtcio.
     for (int i = 0; i < GPIO_PIN_COUNT; i++) {
         if (GPIO_IS_VALID_OUTPUT_GPIO(i) && rtc_gpio_is_valid_gpio(i)) {
             RTCIO_CHECK( rtc_gpio_hold_dis(i) );
@@ -253,7 +281,7 @@ TEST_CASE("RTCIO output hold test", "[rtcio]")
 
     // check the unhold status
     for (int cnt = 0; cnt < 4; cnt++) {
-        uint32_t level = cnt % 2;
+        int level = cnt % 2;
         ESP_LOGI(TAG, "RTCIO output level %d", level);
         for (int i = 0; i < GPIO_PIN_COUNT; i++) {
             if (GPIO_IS_VALID_OUTPUT_GPIO(i) && rtc_gpio_is_valid_gpio(i)) {
@@ -261,6 +289,7 @@ TEST_CASE("RTCIO output hold test", "[rtcio]")
                 vTaskDelay(10 / portTICK_PERIOD_MS);
                 if (rtc_gpio_get_level(i) != level) {
                     ESP_LOGE(TAG, "RTCIO output OD test err, gpio%d", i);
+                    TEST_FAIL();
                 }
             }
         }
@@ -275,5 +304,3 @@ TEST_CASE("RTCIO output hold test", "[rtcio]")
     }
     ESP_LOGI(TAG, "RTCIO hold test over");
 }
-
-#endif

From ce321837497bb701d22d3aaf3fcd8e26e310d21f Mon Sep 17 00:00:00 2001
From: Aditya Patwardhan <aditya.patwardhan@espressif.com>
Date: Tue, 6 Sep 2022 08:54:04 +0530
Subject: [PATCH 412/665] tcp_transport: Add support of setting the common name
 fot the TLS context

---
 .../tcp_transport/include/esp_transport_ssl.h | 29 ++++++++++---------
 components/tcp_transport/transport_ssl.c      |  6 ++++
 tools/ci/check_copyright_ignore.txt           |  1 -
 3 files changed, 22 insertions(+), 14 deletions(-)

diff --git a/components/tcp_transport/include/esp_transport_ssl.h b/components/tcp_transport/include/esp_transport_ssl.h
index b31e5b4495..30e6db9e65 100644
--- a/components/tcp_transport/include/esp_transport_ssl.h
+++ b/components/tcp_transport/include/esp_transport_ssl.h
@@ -1,16 +1,8 @@
-// Copyright 2015-2018 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 #ifndef _ESP_TRANSPORT_SSL_H_
 #define _ESP_TRANSPORT_SSL_H_
@@ -142,6 +134,17 @@ void esp_transport_ssl_set_alpn_protocol(esp_transport_handle_t t, const char **
  */
 void esp_transport_ssl_skip_common_name_check(esp_transport_handle_t t);
 
+/**
+ * @brief      Set the server certificate's common name field
+ *
+ * @note
+ *             If non-NULL, server certificate CN must match this name,
+ *             If NULL, server certificate CN must match hostname.
+ * @param      t             ssl transport
+ *             common_name   A string containing the common name to be set
+ */
+void esp_transport_ssl_set_common_name(esp_transport_handle_t t, const char *common_name);
+
 /**
  * @brief      Set the ssl context to use secure element (atecc608a) for client(device) private key and certificate
  *
diff --git a/components/tcp_transport/transport_ssl.c b/components/tcp_transport/transport_ssl.c
index bd86b37a2c..15753156d2 100644
--- a/components/tcp_transport/transport_ssl.c
+++ b/components/tcp_transport/transport_ssl.c
@@ -408,6 +408,12 @@ void esp_transport_ssl_skip_common_name_check(esp_transport_handle_t t)
     ssl->cfg.skip_common_name = true;
 }
 
+void esp_transport_ssl_set_common_name(esp_transport_handle_t t, const char *common_name)
+{
+    GET_SSL_FROM_TRANSPORT_OR_RETURN(ssl, t);
+    ssl->cfg.common_name = common_name;
+}
+
 #ifdef CONFIG_ESP_TLS_USE_SECURE_ELEMENT
 void esp_transport_ssl_use_secure_element(esp_transport_handle_t t)
 {
diff --git a/tools/ci/check_copyright_ignore.txt b/tools/ci/check_copyright_ignore.txt
index ddae9105ce..ee8ade8aac 100644
--- a/tools/ci/check_copyright_ignore.txt
+++ b/tools/ci/check_copyright_ignore.txt
@@ -1260,7 +1260,6 @@ components/spi_flash/test/test_mmap.c
 components/spi_flash/test/test_out_of_bounds_write.c
 components/spi_flash/test/test_partition_ext.c
 components/spi_flash/test/test_spi_flash.c
-components/tcp_transport/include/esp_transport_ssl.h
 components/tcp_transport/include/esp_transport_tcp.h
 components/tcp_transport/include/esp_transport_ws.h
 components/tcp_transport/test/tcp_transport_fixtures.h

From 4904d57fd98a787e41c268cfa19f590a0607b3c9 Mon Sep 17 00:00:00 2001
From: Aditya Patwardhan <aditya.patwardhan@espressif.com>
Date: Tue, 6 Sep 2022 09:00:57 +0530
Subject: [PATCH 413/665] esp_http_client: Added support to set server common
 name.

---
 components/esp_http_client/esp_http_client.c         | 4 ++++
 components/esp_http_client/include/esp_http_client.h | 3 +++
 2 files changed, 7 insertions(+)

diff --git a/components/esp_http_client/esp_http_client.c b/components/esp_http_client/esp_http_client.c
index 221cc64526..e97291331a 100644
--- a/components/esp_http_client/esp_http_client.c
+++ b/components/esp_http_client/esp_http_client.c
@@ -670,6 +670,10 @@ esp_http_client_handle_t esp_http_client_init(const esp_http_client_config_t *co
     if (config->skip_cert_common_name_check) {
         esp_transport_ssl_skip_common_name_check(ssl);
     }
+
+    if (config->common_name) {
+        esp_transport_ssl_set_common_name(ssl, config->common_name);
+    }
 #endif
 
     if (_set_config(client, config) != ESP_OK) {
diff --git a/components/esp_http_client/include/esp_http_client.h b/components/esp_http_client/include/esp_http_client.h
index 586b38f6fe..e5e91650fc 100644
--- a/components/esp_http_client/include/esp_http_client.h
+++ b/components/esp_http_client/include/esp_http_client.h
@@ -129,6 +129,9 @@ typedef struct {
     bool                        is_async;                 /*!< Set asynchronous mode, only supported with HTTPS for now */
     bool                        use_global_ca_store;      /*!< Use a global ca_store for all the connections in which this bool is set. */
     bool                        skip_cert_common_name_check;    /*!< Skip any validation of server certificate CN field */
+    const char                  *common_name;             /*!< Pointer to the string containing server certificate common name.
+                                                               If non-NULL, server certificate CN must match this name,
+                                                               If NULL, server certificate CN must match hostname. */
     esp_err_t (*crt_bundle_attach)(void *conf);      /*!< Function pointer to esp_crt_bundle_attach. Enables the use of certification
                                                           bundle for server verification, must be enabled in menuconfig */
     bool                        keep_alive_enable;   /*!< Enable keep-alive timeout */

From a9bd454529e0e3a7b9207b079d8d511e1ca76a07 Mon Sep 17 00:00:00 2001
From: Alexey Lapshin <alexey.lapshin@espressif.com>
Date: Mon, 29 Aug 2022 22:01:20 +0400
Subject: [PATCH 414/665] tools: update esp32ulp-elf to v2.35_20220830

Closes https://github.com/espressif/esp-idf/issues/6432
Closes https://github.com/espressif/binutils-esp32ulp/issues/23
---
 components/ulp/cmake/CMakeLists.txt           |   4 +-
 .../ulp/cmake/toolchain-esp32-ulp.cmake       |   7 +-
 .../ulp/cmake/toolchain-esp32s2-ulp.cmake     |   8 +-
 .../ulp/cmake/toolchain-esp32s3-ulp.cmake     |  12 +-
 docs/en/api-guides/tools/idf-tools-notes.inc  |   5 -
 docs/en/api-reference/system/ulp.rst          |   2 +-
 .../api-guides/tools/idf-tools-notes.inc      |   5 -
 docs/zh_CN/api-reference/system/ulp.rst       |   2 +-
 tools/test_idf_tools/test_idf_tools.py        |  49 ++----
 tools/tools.json                              | 143 +++++-------------
 10 files changed, 63 insertions(+), 174 deletions(-)

diff --git a/components/ulp/cmake/CMakeLists.txt b/components/ulp/cmake/CMakeLists.txt
index 4d4f530dd0..93db9abd46 100644
--- a/components/ulp/cmake/CMakeLists.txt
+++ b/components/ulp/cmake/CMakeLists.txt
@@ -6,7 +6,7 @@ add_executable(${ULP_APP_NAME})
 
 option(ULP_COCPU_IS_RISCV "Use RISC-V based ULP" OFF)
 
-set(version_pattern "[a-z0-9\.-]+")
+set(version_pattern "[a-z0-9\.-_]+")
 
 # Check assembler version
 execute_process(
@@ -23,7 +23,7 @@ message(STATUS "Building ULP app ${ULP_APP_NAME}")
 # Check the supported assembler version
 if(NOT ULP_COCPU_IS_RISCV)
     message(STATUS "ULP assembler version: ${as_version}")
-    set(as_supported_version 2.28.51-esp-20191205)
+    set(as_supported_version 2.35_20220830)
 
     if(NOT as_version STREQUAL as_supported_version)
         message(WARNING "WARNING: ULP assembler version ${as_version} is not supported. Expected to see version: \
diff --git a/components/ulp/cmake/toolchain-esp32-ulp.cmake b/components/ulp/cmake/toolchain-esp32-ulp.cmake
index 56d53c07fb..401de56062 100644
--- a/components/ulp/cmake/toolchain-esp32-ulp.cmake
+++ b/components/ulp/cmake/toolchain-esp32-ulp.cmake
@@ -1,19 +1,16 @@
 # CMake toolchain file for ULP
-
 set(CMAKE_SYSTEM_NAME Generic)
 
 # Compiler is only used for preprocessing
 set(CMAKE_C_COMPILER "xtensa-esp32-elf-gcc")
+set(CMAKE_CXX_COMPILER "xtensa-esp32-elf-g++")
 
 set(CMAKE_ASM_COMPILER "esp32ulp-elf-as")
 set(CMAKE_LINKER "esp32ulp-elf-ld")
 
-if(NOT ASM_DIALECT)
-    set(ASM_DIALECT "")
-endif()
 
 set(CMAKE_ASM${ASM_DIALECT}_COMPILE_OBJECT "${CMAKE_ASM${ASM_DIALECT}_COMPILER} \
-                                    <DEFINES> <INCLUDES> -o <OBJECT> -c <SOURCE>")
+                                    --mcpu=esp32 <DEFINES> <INCLUDES> -o <OBJECT> -c <SOURCE>")
 set(CMAKE_EXE_LINKER_FLAGS "-A elf32-esp32ulp -nostdlib" CACHE STRING "ULP Linker Base Flags")
 set(CMAKE_ASM_LINK_EXECUTABLE "${CMAKE_LINKER} <FLAGS> <CMAKE_ASM_LINK_FLAGS> \
                                 <LINK_FLAGS> <OBJECTS> -o <TARGET> <LINK_LIBRARIES>")
diff --git a/components/ulp/cmake/toolchain-esp32s2-ulp.cmake b/components/ulp/cmake/toolchain-esp32s2-ulp.cmake
index 4383d5432a..a2f81eb832 100644
--- a/components/ulp/cmake/toolchain-esp32s2-ulp.cmake
+++ b/components/ulp/cmake/toolchain-esp32s2-ulp.cmake
@@ -1,15 +1,15 @@
 # CMake toolchain file for ULP
-
 set(CMAKE_SYSTEM_NAME Generic)
 
 # Compiler is only used for preprocessing
 set(CMAKE_C_COMPILER "xtensa-esp32s2-elf-gcc")
+set(CMAKE_CXX_COMPILER "xtensa-esp32s2-elf-g++")
 
-set(CMAKE_ASM_COMPILER "esp32s2ulp-elf-as")
-set(CMAKE_LINKER "esp32s2ulp-elf-ld")
+set(CMAKE_ASM_COMPILER "esp32ulp-elf-as")
+set(CMAKE_LINKER "esp32ulp-elf-ld")
 
 set(CMAKE_ASM${ASM_DIALECT}_COMPILE_OBJECT "${CMAKE_ASM${ASM_DIALECT}_COMPILER} \
-                                    <DEFINES> <INCLUDES> -o <OBJECT> -c <SOURCE>")
+                                    --mcpu=esp32s2 <DEFINES> <INCLUDES> -o <OBJECT> -c <SOURCE>")
 set(CMAKE_EXE_LINKER_FLAGS "-A elf32-esp32s2ulp -nostdlib" CACHE STRING "ULP Linker Base Flags")
 set(CMAKE_ASM_LINK_EXECUTABLE "${CMAKE_LINKER} <FLAGS> <CMAKE_ASM_LINK_FLAGS> \
                                 <LINK_FLAGS> <OBJECTS> -o <TARGET> <LINK_LIBRARIES>")
diff --git a/components/ulp/cmake/toolchain-esp32s3-ulp.cmake b/components/ulp/cmake/toolchain-esp32s3-ulp.cmake
index 4f1995966a..0e2c218509 100644
--- a/components/ulp/cmake/toolchain-esp32s3-ulp.cmake
+++ b/components/ulp/cmake/toolchain-esp32s3-ulp.cmake
@@ -1,16 +1,16 @@
 # CMake toolchain file for ULP
-
 set(CMAKE_SYSTEM_NAME Generic)
 
 # Compiler is only used for preprocessing
-#TODO: Update toolchain to be used once esp32s3 support is added to binutils
-set(CMAKE_C_COMPILER "xtensa-esp32s2-elf-gcc")
+set(CMAKE_C_COMPILER "xtensa-esp32s3-elf-gcc")
+set(CMAKE_CXX_COMPILER "xtensa-esp32s3-elf-g++")
 
-set(CMAKE_ASM_COMPILER "esp32s2ulp-elf-as")
-set(CMAKE_LINKER "esp32s2ulp-elf-ld")
+set(CMAKE_ASM_COMPILER "esp32ulp-elf-as")
+set(CMAKE_LINKER "esp32ulp-elf-ld")
 
+# Use ESP32-S2 ULP tools here, because ESP32-S3 uses the same ULP coprocessor type
 set(CMAKE_ASM${ASM_DIALECT}_COMPILE_OBJECT "${CMAKE_ASM${ASM_DIALECT}_COMPILER} \
-                                    <DEFINES> <INCLUDES> -o <OBJECT> -c <SOURCE>")
+                                    --mcpu=esp32s2 <DEFINES> <INCLUDES> -o <OBJECT> -c <SOURCE>")
 set(CMAKE_EXE_LINKER_FLAGS "-A elf32-esp32s2ulp -nostdlib" CACHE STRING "ULP Linker Base Flags")
 set(CMAKE_ASM_LINK_EXECUTABLE "${CMAKE_LINKER} <FLAGS> <CMAKE_ASM_LINK_FLAGS> \
                                 <LINK_FLAGS> <OBJECTS> -o <TARGET> <LINK_LIBRARIES>")
diff --git a/docs/en/api-guides/tools/idf-tools-notes.inc b/docs/en/api-guides/tools/idf-tools-notes.inc
index 99ed36d383..3f5fa241a0 100644
--- a/docs/en/api-guides/tools/idf-tools-notes.inc
+++ b/docs/en/api-guides/tools/idf-tools-notes.inc
@@ -35,11 +35,6 @@
 .. tool-esp32ulp-elf-notes
 
 
----
-
-.. tool-esp32s2ulp-elf-notes
-
-
 ---
 
 .. tool-openocd-esp32-notes
diff --git a/docs/en/api-reference/system/ulp.rst b/docs/en/api-reference/system/ulp.rst
index 6349bf2e42..665b5176a0 100644
--- a/docs/en/api-reference/system/ulp.rst
+++ b/docs/en/api-reference/system/ulp.rst
@@ -184,4 +184,4 @@ API Reference
 .. include-build-file:: inc/ulp_common.inc
 .. include-build-file:: inc/ulp_common_defs.inc
 
-.. _binutils-esp32ulp toolchain: https://github.com/espressif/binutils-esp32ulp
+.. _binutils-esp32ulp toolchain: https://github.com/espressif/binutils-gdb
diff --git a/docs/zh_CN/api-guides/tools/idf-tools-notes.inc b/docs/zh_CN/api-guides/tools/idf-tools-notes.inc
index 5af2e9a693..6f03f311af 100644
--- a/docs/zh_CN/api-guides/tools/idf-tools-notes.inc
+++ b/docs/zh_CN/api-guides/tools/idf-tools-notes.inc
@@ -37,11 +37,6 @@
 .. tool-esp32ulp-elf-notes
 
 
----
-
-.. tool-esp32s2ulp-elf-notes
-
-
 ---
 
 .. tool-openocd-esp32-notes
diff --git a/docs/zh_CN/api-reference/system/ulp.rst b/docs/zh_CN/api-reference/system/ulp.rst
index 36ef43741f..66f6ce7a0d 100644
--- a/docs/zh_CN/api-reference/system/ulp.rst
+++ b/docs/zh_CN/api-reference/system/ulp.rst
@@ -184,4 +184,4 @@ API 参考
 .. include-build-file:: inc/ulp_common.inc
 .. include-build-file:: inc/ulp_common_defs.inc
 
-.. _binutils-esp32ulp 工具链: https://github.com/espressif/binutils-esp32ulp
+.. _binutils-esp32ulp 工具链: https://github.com/espressif/binutils-gdb
diff --git a/tools/test_idf_tools/test_idf_tools.py b/tools/test_idf_tools/test_idf_tools.py
index 6385ceb38a..44a6eb0ac2 100755
--- a/tools/test_idf_tools/test_idf_tools.py
+++ b/tools/test_idf_tools/test_idf_tools.py
@@ -38,9 +38,6 @@ except ImportError:
     import idf_tools
 
 ESP32ULP = 'esp32ulp-elf'
-ESP32ULP_ARCHIVE = 'binutils-esp32ulp'
-ESP32S2ULP = 'esp32s2ulp-elf'
-ESP32S2ULP_ARCHIVE = 'binutils-esp32s2ulp'
 OPENOCD = 'openocd-esp32'
 RISCV_ELF = 'riscv32-esp-elf'
 XTENSA_ESP32_ELF = 'xtensa-esp32-elf'
@@ -66,7 +63,6 @@ def get_version_dict():
 version_dict = get_version_dict()
 
 ESP32ULP_VERSION = version_dict[ESP32ULP]
-ESP32S2ULP_VERSION = version_dict[ESP32S2ULP]
 OPENOCD_VERSION = version_dict[OPENOCD]
 RISCV_ELF_VERSION = version_dict[RISCV_ELF]
 XTENSA_ESP32_ELF_VERSION = version_dict[XTENSA_ESP32_ELF]
@@ -136,8 +132,6 @@ class TestUsage(unittest.TestCase):
         output = self.run_idf_tools_with_action(['list'])
         self.assertIn('* %s:' % ESP32ULP, output)
         self.assertIn('- %s (recommended)' % ESP32ULP_VERSION, output)
-        self.assertIn('* %s:' % ESP32S2ULP, output)
-        self.assertIn('- %s (recommended)' % ESP32S2ULP_VERSION, output)
         self.assertIn('* %s:' % OPENOCD, output)
         self.assertIn('- %s (recommended)' % OPENOCD_VERSION, output)
         self.assertIn('* %s:' % RISCV_ELF, output)
@@ -149,15 +143,14 @@ class TestUsage(unittest.TestCase):
         self.assertIn('* %s:' % XTENSA_ESP32S3_ELF, output)
         self.assertIn('- %s (recommended)' % XTENSA_ESP32S3_ELF_VERSION, output)
 
-        required_tools_installed = 9
+        required_tools_installed = 8
         output = self.run_idf_tools_with_action(['install'])
         self.assert_tool_installed(output, OPENOCD, OPENOCD_VERSION)
         self.assert_tool_installed(output, RISCV_ELF, RISCV_ELF_VERSION)
         self.assert_tool_installed(output, XTENSA_ESP32_ELF, XTENSA_ESP32_ELF_VERSION)
         self.assert_tool_installed(output, XTENSA_ESP32S2_ELF, XTENSA_ESP32S2_ELF_VERSION)
         self.assert_tool_installed(output, XTENSA_ESP32S3_ELF, XTENSA_ESP32S3_ELF_VERSION)
-        self.assert_tool_installed(output, ESP32ULP, ESP32ULP_VERSION, ESP32ULP_ARCHIVE)
-        self.assert_tool_installed(output, ESP32S2ULP, ESP32S2ULP_VERSION, ESP32S2ULP_ARCHIVE)
+        self.assert_tool_installed(output, ESP32ULP, ESP32ULP_VERSION)
         self.assert_tool_installed(output, XTENSA_ESP_GDB, XTENSA_ESP_GDB_VERSION)
         self.assert_tool_installed(output, RISCV_ESP_GDB, RISCV_ESP_GDB_VERSION)
         self.assertIn('Destination: {}'.format(os.path.join(self.temp_tools_dir, 'dist')), output)
@@ -165,7 +158,6 @@ class TestUsage(unittest.TestCase):
 
         output = self.run_idf_tools_with_action(['check'])
         self.assertIn('version installed in tools directory: ' + ESP32ULP_VERSION, output)
-        self.assertIn('version installed in tools directory: ' + ESP32S2ULP_VERSION, output)
         self.assertIn('version installed in tools directory: ' + OPENOCD_VERSION, output)
         self.assertIn('version installed in tools directory: ' + RISCV_ELF_VERSION, output)
         self.assertIn('version installed in tools directory: ' + XTENSA_ESP32_ELF_VERSION, output)
@@ -175,7 +167,7 @@ class TestUsage(unittest.TestCase):
         self.assertIn('version installed in tools directory: ' + RISCV_ESP_GDB_VERSION, output)
 
         output = self.run_idf_tools_with_action(['export'])
-        self.assertIn('%s/tools/esp32ulp-elf/%s/esp32ulp-elf-binutils/bin' %
+        self.assertIn('%s/tools/esp32ulp-elf/%s/esp32ulp-elf/bin' %
                       (self.temp_tools_dir, ESP32ULP_VERSION), output)
         self.assertIn('%s/tools/xtensa-esp32-elf/%s/xtensa-esp32-elf/bin' %
                       (self.temp_tools_dir, XTENSA_ESP32_ELF_VERSION), output)
@@ -183,8 +175,6 @@ class TestUsage(unittest.TestCase):
                       (self.temp_tools_dir, OPENOCD_VERSION), output)
         self.assertIn('%s/tools/riscv32-esp-elf/%s/riscv32-esp-elf/bin' %
                       (self.temp_tools_dir, RISCV_ELF_VERSION), output)
-        self.assertIn('%s/tools/esp32s2ulp-elf/%s/esp32s2ulp-elf-binutils/bin' %
-                      (self.temp_tools_dir, ESP32S2ULP_VERSION), output)
         self.assertIn('%s/tools/xtensa-esp32s2-elf/%s/xtensa-esp32s2-elf/bin' %
                       (self.temp_tools_dir, XTENSA_ESP32S2_ELF_VERSION), output)
         self.assertIn('%s/tools/xtensa-esp32s3-elf/%s/xtensa-esp32s3-elf/bin' %
@@ -199,12 +189,11 @@ class TestUsage(unittest.TestCase):
         output = self.run_idf_tools_with_action(['install', '--targets=esp32'])
         self.assert_tool_installed(output, XTENSA_ESP32_ELF, XTENSA_ESP32_ELF_VERSION)
         self.assert_tool_installed(output, OPENOCD, OPENOCD_VERSION)
-        self.assert_tool_installed(output, ESP32ULP, ESP32ULP_VERSION, ESP32ULP_ARCHIVE)
+        self.assert_tool_installed(output, ESP32ULP, ESP32ULP_VERSION)
         self.assert_tool_installed(output, XTENSA_ESP_GDB, XTENSA_ESP_GDB_VERSION)
         self.assert_tool_not_installed(output, RISCV_ELF, RISCV_ELF_VERSION)
         self.assert_tool_not_installed(output, XTENSA_ESP32S2_ELF, XTENSA_ESP32S2_ELF_VERSION)
         self.assert_tool_not_installed(output, XTENSA_ESP32S3_ELF, XTENSA_ESP32S3_ELF_VERSION)
-        self.assert_tool_not_installed(output, ESP32S2ULP, ESP32S2ULP_VERSION, ESP32S2ULP_ARCHIVE)
         self.assert_tool_not_installed(output, RISCV_ESP_GDB, RISCV_ESP_GDB_VERSION)
         self.assertIn('Destination: {}'.format(os.path.join(self.temp_tools_dir, 'dist')), output)
         self.assertEqual(required_tools_installed, output.count('Done'))
@@ -216,7 +205,7 @@ class TestUsage(unittest.TestCase):
         self.assertIn('version installed in tools directory: ' + XTENSA_ESP_GDB_VERSION, output)
 
         output = self.run_idf_tools_with_action(['export'])
-        self.assertIn('%s/tools/esp32ulp-elf/%s/esp32ulp-elf-binutils/bin' %
+        self.assertIn('%s/tools/esp32ulp-elf/%s/esp32ulp-elf/bin' %
                       (self.temp_tools_dir, ESP32ULP_VERSION), output)
         self.assertIn('%s/tools/xtensa-esp32-elf/%s/xtensa-esp32-elf/bin' %
                       (self.temp_tools_dir, XTENSA_ESP32_ELF_VERSION), output)
@@ -226,8 +215,6 @@ class TestUsage(unittest.TestCase):
                       (self.temp_tools_dir, XTENSA_ESP_GDB_VERSION), output)
         self.assertNotIn('%s/tools/riscv32-esp-elf/%s/riscv32-esp-elf/bin' %
                          (self.temp_tools_dir, RISCV_ELF_VERSION), output)
-        self.assertNotIn('%s/tools/esp32s2ulp-elf/%s/esp32s2ulp-elf-binutils/bin' %
-                         (self.temp_tools_dir, ESP32S2ULP_VERSION), output)
         self.assertNotIn('%s/tools/xtensa-esp32s2-elf/%s/xtensa-esp32s2-elf/bin' %
                          (self.temp_tools_dir, XTENSA_ESP32S2_ELF_VERSION), output)
         self.assertNotIn('%s/tools/xtensa-esp32s3-elf/%s/xtensa-esp32s3-elf/bin' %
@@ -244,8 +231,7 @@ class TestUsage(unittest.TestCase):
         self.assert_tool_not_installed(output, XTENSA_ESP32_ELF, XTENSA_ESP32_ELF_VERSION)
         self.assert_tool_not_installed(output, XTENSA_ESP32S2_ELF, XTENSA_ESP32S2_ELF_VERSION)
         self.assert_tool_not_installed(output, XTENSA_ESP32S3_ELF, XTENSA_ESP32S3_ELF_VERSION)
-        self.assert_tool_not_installed(output, ESP32ULP, ESP32ULP_VERSION, ESP32ULP_ARCHIVE)
-        self.assert_tool_not_installed(output, ESP32S2ULP, ESP32S2ULP_VERSION, ESP32S2ULP_ARCHIVE)
+        self.assert_tool_not_installed(output, ESP32ULP, ESP32ULP_VERSION)
         self.assert_tool_not_installed(output, XTENSA_ESP_GDB_VERSION, XTENSA_ESP_GDB_VERSION)
         self.assertIn('Destination: {}'.format(os.path.join(self.temp_tools_dir, 'dist')), output)
         self.assertEqual(required_tools_installed, output.count('Done'))
@@ -260,12 +246,10 @@ class TestUsage(unittest.TestCase):
                       (self.temp_tools_dir, OPENOCD_VERSION), output)
         self.assertIn('%s/tools/riscv32-esp-elf/%s/riscv32-esp-elf/bin' %
                       (self.temp_tools_dir, RISCV_ELF_VERSION), output)
-        self.assertNotIn('%s/tools/esp32ulp-elf/%s/esp32ulp-elf-binutils/bin' %
+        self.assertNotIn('%s/tools/esp32ulp-elf/%s/esp32ulp-elf/bin' %
                          (self.temp_tools_dir, ESP32ULP_VERSION), output)
         self.assertNotIn('%s/tools/xtensa-esp32-elf/%s/xtensa-esp32-elf/bin' %
                          (self.temp_tools_dir, XTENSA_ESP32_ELF_VERSION), output)
-        self.assertNotIn('%s/tools/esp32s2ulp-elf/%s/esp32s2ulp-elf-binutils/bin' %
-                         (self.temp_tools_dir, ESP32S2ULP_VERSION), output)
         self.assertNotIn('%s/tools/xtensa-esp32s2-elf/%s/xtensa-esp32s2-elf/bin' %
                          (self.temp_tools_dir, XTENSA_ESP32S2_ELF_VERSION), output)
         self.assertNotIn('%s/tools/xtensa-esp32s3-elf/%s/xtensa-esp32s3-elf/bin' %
@@ -279,30 +263,26 @@ class TestUsage(unittest.TestCase):
         self.assert_tool_installed(output, XTENSA_ESP32S2_ELF, XTENSA_ESP32S2_ELF_VERSION)
         self.assert_tool_installed(output, OPENOCD, OPENOCD_VERSION)
         self.assert_tool_installed(output, RISCV_ELF, RISCV_ELF_VERSION)
+        self.assert_tool_installed(output, ESP32ULP, ESP32ULP_VERSION)
         self.assert_tool_installed(output, XTENSA_ESP_GDB, XTENSA_ESP_GDB_VERSION)
         self.assert_tool_not_installed(output, RISCV_ESP_GDB, RISCV_ESP_GDB_VERSION)
         self.assert_tool_not_installed(output, XTENSA_ESP32_ELF, XTENSA_ESP32_ELF_VERSION)
         self.assert_tool_not_installed(output, XTENSA_ESP32S3_ELF, XTENSA_ESP32S3_ELF_VERSION)
-        self.assert_tool_not_installed(output, ESP32ULP, ESP32ULP_VERSION, ESP32ULP_ARCHIVE)
-        self.assert_tool_installed(output, ESP32S2ULP, ESP32S2ULP_VERSION, ESP32S2ULP_ARCHIVE)
         self.assertIn('Destination: {}'.format(os.path.join(self.temp_tools_dir, 'dist')), output)
         self.assertEqual(required_tools_installed, output.count('Done'))
 
         output = self.run_idf_tools_with_action(['check'])
-        self.assertIn('version installed in tools directory: ' + ESP32S2ULP_VERSION, output)
         self.assertIn('version installed in tools directory: ' + OPENOCD_VERSION, output)
         self.assertIn('version installed in tools directory: ' + XTENSA_ESP32S2_ELF_VERSION, output)
         self.assertIn('version installed in tools directory: ' + XTENSA_ESP_GDB_VERSION, output)
 
         output = self.run_idf_tools_with_action(['export'])
-        self.assertIn('%s/tools/esp32s2ulp-elf/%s/esp32s2ulp-elf-binutils/bin' %
-                      (self.temp_tools_dir, ESP32S2ULP_VERSION), output)
         self.assertIn('%s/tools/xtensa-esp32s2-elf/%s/xtensa-esp32s2-elf/bin' %
                       (self.temp_tools_dir, XTENSA_ESP32S2_ELF_VERSION), output)
         self.assertIn('%s/tools/openocd-esp32/%s/openocd-esp32/bin' %
                       (self.temp_tools_dir, OPENOCD_VERSION), output)
-        self.assertNotIn('%s/tools/esp32ulp-elf/%s/esp32ulp-elf-binutils/bin' %
-                         (self.temp_tools_dir, ESP32ULP_VERSION), output)
+        self.assertIn('%s/tools/esp32ulp-elf/%s/esp32ulp-elf/bin' %
+                      (self.temp_tools_dir, ESP32ULP_VERSION), output)
         self.assertNotIn('%s/tools/xtensa-esp32-elf/%s/xtensa-esp32-elf/bin' %
                          (self.temp_tools_dir, XTENSA_ESP32_ELF_VERSION), output)
         self.assertIn('%s/tools/riscv32-esp-elf/%s/riscv32-esp-elf/bin' %
@@ -320,12 +300,11 @@ class TestUsage(unittest.TestCase):
         self.assert_tool_installed(output, XTENSA_ESP32S3_ELF, XTENSA_ESP32S3_ELF_VERSION)
         self.assert_tool_installed(output, OPENOCD, OPENOCD_VERSION)
         self.assert_tool_installed(output, RISCV_ELF, RISCV_ELF_VERSION)
+        self.assert_tool_installed(output, ESP32ULP, ESP32ULP_VERSION)
         self.assert_tool_installed(output, XTENSA_ESP_GDB, XTENSA_ESP_GDB_VERSION)
         self.assert_tool_not_installed(output, RISCV_ESP_GDB, RISCV_ESP_GDB_VERSION)
         self.assert_tool_not_installed(output, XTENSA_ESP32_ELF, XTENSA_ESP32_ELF_VERSION)
         self.assert_tool_not_installed(output, XTENSA_ESP32S2_ELF, XTENSA_ESP32S2_ELF_VERSION)
-        self.assert_tool_not_installed(output, ESP32ULP, ESP32ULP_VERSION, ESP32ULP_ARCHIVE)
-        self.assert_tool_installed(output, ESP32S2ULP, ESP32S2ULP_VERSION, ESP32S2ULP_ARCHIVE)
         self.assertIn('Destination: {}'.format(os.path.join(self.temp_tools_dir, 'dist')), output)
         self.assertEqual(required_tools_installed, output.count('Done'))
 
@@ -340,14 +319,12 @@ class TestUsage(unittest.TestCase):
                       (self.temp_tools_dir, OPENOCD_VERSION), output)
         self.assertIn('%s/tools/xtensa-esp32s3-elf/%s/xtensa-esp32s3-elf/bin' %
                       (self.temp_tools_dir, XTENSA_ESP32S3_ELF_VERSION), output)
-        self.assertNotIn('%s/tools/esp32ulp-elf/%s/esp32ulp-elf-binutils/bin' %
-                         (self.temp_tools_dir, ESP32ULP_VERSION), output)
+        self.assertIn('%s/tools/esp32ulp-elf/%s/esp32ulp-elf/bin' %
+                      (self.temp_tools_dir, ESP32ULP_VERSION), output)
         self.assertNotIn('%s/tools/xtensa-esp32-elf/%s/xtensa-esp32-elf/bin' %
                          (self.temp_tools_dir, XTENSA_ESP32_ELF_VERSION), output)
         self.assertIn('%s/tools/riscv32-esp-elf/%s/riscv32-esp-elf/bin' %
                       (self.temp_tools_dir, RISCV_ELF_VERSION), output)
-        self.assertIn('%s/tools/esp32s2ulp-elf/%s/esp32s2ulp-elf-binutils/bin' %
-                      (self.temp_tools_dir, ESP32S2ULP_VERSION), output)
         self.assertNotIn('%s/tools/xtensa-esp32s2-elf/%s/xtensa-esp32s2-elf/bin' %
                          (self.temp_tools_dir, XTENSA_ESP32S2_ELF_VERSION), output)
         self.assertIn('%s/tools/xtensa-esp-elf-gdb/%s/xtensa-esp-elf-gdb/bin' %
diff --git a/tools/tools.json b/tools/tools.json
index 0594cb59a0..4f5ec16ad8 100644
--- a/tools/tools.json
+++ b/tools/tools.json
@@ -503,143 +503,68 @@
       "description": "Toolchain for ESP32 ULP coprocessor",
       "export_paths": [
         [
-          "esp32ulp-elf-binutils",
+          "esp32ulp-elf",
           "bin"
         ]
       ],
       "export_vars": {},
-      "info_url": "https://github.com/espressif/binutils-esp32ulp",
+      "info_url": "https://github.com/espressif/binutils-gdb",
       "install": "always",
-      "license": "GPL-2.0-or-later",
+      "license": "GPL-3.0-or-later",
       "name": "esp32ulp-elf",
-      "platform_overrides": [
-        {
-          "install": "never",
-          "platforms": [
-            "linux-i686",
-            "linux-arm64"
-          ]
-        }
-      ],
       "supported_targets": [
-        "esp32"
+        "esp32",
+        "esp32s2",
+        "esp32s3"
       ],
       "version_cmd": [
         "esp32ulp-elf-as",
         "--version"
       ],
-      "version_regex": "\\(GNU Binutils\\)\\s+([0-9a-z\\.\\-]+)",
+      "version_regex": "\\(GNU Binutils\\)\\s+([a-z0-9.-_]+)",
       "versions": [
         {
           "linux-amd64": {
-            "sha256": "3016c4fc551181175bd9979869bc1d1f28fa8efa25a0e29ad7f833fca4bc03d7",
-            "size": 8248656,
-            "url": "https://github.com/espressif/binutils-esp32ulp/releases/download/v2.28.51-esp-20191205/binutils-esp32ulp-linux-amd64-2.28.51-esp-20191205.tar.gz"
+            "sha256": "b1f7801c3a16162e72393ebb772c0cbfe4d22d907be7c2c2dac168736e9195fd",
+            "size": 10685282,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp32ulp-elf-v2.35_20220830/esp32ulp-elf-2.35_20220830-linux-amd64.tar.gz"
+          },
+          "linux-arm64": {
+            "sha256": "d6671b31bab31b9b13aea25bb7d60f15484cb8bf961ddbf67a62867e5563eae5",
+            "size": 10052225,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp32ulp-elf-v2.35_20220830/esp32ulp-elf-2.35_20220830-linux-arm64.tar.gz"
           },
           "linux-armel": {
-            "sha256": "88967c086a6e71834282d9ae05841ee74dae1815f27807b25cdd3f7775a47101",
-            "size": 8033639,
-            "url": "https://github.com/espressif/binutils-esp32ulp/releases/download/v2.28.51-esp-20191205/binutils-esp32ulp-linux-armel-2.28.51-esp-20191205.tar.gz"
+            "sha256": "e107e7a9cd50d630b034f435a16a52db5a57388dc639a99c4c393c5e429711e9",
+            "size": 10087257,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp32ulp-elf-v2.35_20220830/esp32ulp-elf-2.35_20220830-linux-armel.tar.gz"
           },
           "linux-armhf": {
-            "sha256": "88967c086a6e71834282d9ae05841ee74dae1815f27807b25cdd3f7775a47101",
-            "size": 8033639,
-            "url": "https://github.com/espressif/binutils-esp32ulp/releases/download/v2.28.51-esp-20191205/binutils-esp32ulp-linux-armel-2.28.51-esp-20191205.tar.gz"
+            "sha256": "6c6dd25477b2e758d4669da3774bf664d1f012442c880f17dfdf0339e9c3dae9",
+            "size": 9591791,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp32ulp-elf-v2.35_20220830/esp32ulp-elf-2.35_20220830-linux-armhf.tar.gz"
           },
           "macos": {
-            "sha256": "a35d9e7a0445247c7fc9dccd3fbc35682f0fafc28beeb10c94b59466317190c4",
-            "size": 8872874,
-            "url": "https://github.com/espressif/binutils-esp32ulp/releases/download/v2.28.51-esp-20191205/binutils-esp32ulp-macos-2.28.51-esp-20191205.tar.gz"
+            "sha256": "5a952087b621ced16af1e375feac1371a61cb51ab7e7b44cbefb5afda2d573de",
+            "size": 16028909,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp32ulp-elf-v2.35_20220830/esp32ulp-elf-2.35_20220830-macos.tar.gz"
           },
           "macos-arm64": {
-            "sha256": "a35d9e7a0445247c7fc9dccd3fbc35682f0fafc28beeb10c94b59466317190c4",
-            "size": 8872874,
-            "url": "https://github.com/espressif/binutils-esp32ulp/releases/download/v2.28.51-esp-20191205/binutils-esp32ulp-macos-2.28.51-esp-20191205.tar.gz"
+            "sha256": "73bda8476ef92d4f4abee96519abbba40e5ee32f368427469447b83cc7bb9b42",
+            "size": 15045401,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp32ulp-elf-v2.35_20220830/esp32ulp-elf-2.35_20220830-macos-arm64.tar.gz"
           },
-          "name": "2.28.51-esp-20191205",
+          "name": "2.35_20220830",
           "status": "recommended",
           "win32": {
-            "sha256": "bade309353a9f0a4e5cc03bfe84845e33205f05502c4b199195e871ded271ab5",
-            "size": 12234162,
-            "url": "https://github.com/espressif/binutils-esp32ulp/releases/download/v2.28.51-esp-20191205/binutils-esp32ulp-win32-2.28.51-esp-20191205.zip"
+            "sha256": "77344715ea7d7a7a9fd0b27653f880efaf3bcc1ac843f61492d8a0365d91f731",
+            "size": 14651337,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp32ulp-elf-v2.35_20220830/esp32ulp-elf-2.35_20220830-win32.zip"
           },
           "win64": {
-            "sha256": "bade309353a9f0a4e5cc03bfe84845e33205f05502c4b199195e871ded271ab5",
-            "size": 12234162,
-            "url": "https://github.com/espressif/binutils-esp32ulp/releases/download/v2.28.51-esp-20191205/binutils-esp32ulp-win32-2.28.51-esp-20191205.zip"
-          }
-        }
-      ]
-    },
-    {
-      "description": "Toolchain for ESP32-S2 and ESP32-S3 ULP coprocessors",
-      "export_paths": [
-        [
-          "esp32s2ulp-elf-binutils",
-          "bin"
-        ]
-      ],
-      "export_vars": {},
-      "info_url": "https://github.com/espressif/binutils-esp32ulp",
-      "install": "always",
-      "license": "GPL-2.0-or-later",
-      "name": "esp32s2ulp-elf",
-      "platform_overrides": [
-        {
-          "install": "never",
-          "platforms": [
-            "linux-i686",
-            "linux-arm64"
-          ]
-        }
-      ],
-      "supported_targets": [
-        "esp32s2",
-        "esp32s3"
-      ],
-      "version_cmd": [
-        "esp32s2ulp-elf-as",
-        "--version"
-      ],
-      "version_regex": "\\(GNU Binutils\\)\\s+([0-9a-z\\.\\-]+)",
-      "versions": [
-        {
-          "linux-amd64": {
-            "sha256": "df7b2ff6c7c718a7cbe3b4b6dbcd68180d835d164d1913bc4698fd3781b9a466",
-            "size": 8254018,
-            "url": "https://github.com/espressif/binutils-esp32ulp/releases/download/v2.28.51-esp-20191205/binutils-esp32s2ulp-linux-amd64-2.28.51-esp-20191205.tar.gz"
-          },
-          "linux-armel": {
-            "sha256": "893b213c8f716d455a6efb2b08b6cf1bc34d08b78ee19c31e82ac44b1b45417e",
-            "size": 8034624,
-            "url": "https://github.com/espressif/binutils-esp32ulp/releases/download/v2.28.51-esp-20191205/binutils-esp32s2ulp-linux-armel-2.28.51-esp-20191205.tar.gz"
-          },
-          "linux-armhf": {
-            "sha256": "893b213c8f716d455a6efb2b08b6cf1bc34d08b78ee19c31e82ac44b1b45417e",
-            "size": 8034624,
-            "url": "https://github.com/espressif/binutils-esp32ulp/releases/download/v2.28.51-esp-20191205/binutils-esp32s2ulp-linux-armel-2.28.51-esp-20191205.tar.gz"
-          },
-          "macos": {
-            "sha256": "5a9bb678a5246638cbda303f523d9bb8121a9a24dc01ecb22c21c46c41184155",
-            "size": 8876194,
-            "url": "https://github.com/espressif/binutils-esp32ulp/releases/download/v2.28.51-esp-20191205/binutils-esp32s2ulp-macos-2.28.51-esp-20191205.tar.gz"
-          },
-          "macos-arm64": {
-            "sha256": "5a9bb678a5246638cbda303f523d9bb8121a9a24dc01ecb22c21c46c41184155",
-            "size": 8876194,
-            "url": "https://github.com/espressif/binutils-esp32ulp/releases/download/v2.28.51-esp-20191205/binutils-esp32s2ulp-macos-2.28.51-esp-20191205.tar.gz"
-          },
-          "name": "2.28.51-esp-20191205",
-          "status": "recommended",
-          "win32": {
-            "sha256": "587de59fbb469a39f96168ae3eaa9f06b2601e6e0543c87eaf1bd97f23e5c4ca",
-            "size": 12239199,
-            "url": "https://github.com/espressif/binutils-esp32ulp/releases/download/v2.28.51-esp-20191205/binutils-esp32s2ulp-win32-2.28.51-esp-20191205.zip"
-          },
-          "win64": {
-            "sha256": "587de59fbb469a39f96168ae3eaa9f06b2601e6e0543c87eaf1bd97f23e5c4ca",
-            "size": 12239199,
-            "url": "https://github.com/espressif/binutils-esp32ulp/releases/download/v2.28.51-esp-20191205/binutils-esp32s2ulp-win32-2.28.51-esp-20191205.zip"
+            "sha256": "525e5b4c8299869a3fdddb51baad76612c5c104bd96952ae6460ad7e5b5a4e21",
+            "size": 15399090,
+            "url": "https://github.com/espressif/binutils-gdb/releases/download/esp32ulp-elf-v2.35_20220830/esp32ulp-elf-2.35_20220830-win64.zip"
           }
         }
       ]

From 421e77d773633526bdc10a4abd1f5aac0dedd656 Mon Sep 17 00:00:00 2001
From: Cao Sen Miao <caosenmiao@espressif.com>
Date: Tue, 23 Aug 2022 18:53:37 +0800
Subject: [PATCH 415/665] spi_flash: Add several flash chips  HPM(120M) support

---
 .../spi_flash/include/spi_flash_override.h    |   3 +-
 components/spi_flash/spi_flash_hpm_enable.c   | 107 +++++++++++++-----
 2 files changed, 82 insertions(+), 28 deletions(-)

diff --git a/components/spi_flash/include/spi_flash_override.h b/components/spi_flash/include/spi_flash_override.h
index 5e763c9bca..7f01576dee 100644
--- a/components/spi_flash/include/spi_flash_override.h
+++ b/components/spi_flash/include/spi_flash_override.h
@@ -29,6 +29,7 @@ typedef struct {
 typedef enum {
     SPI_FLASH_HPM_CMD_NEEDED,      // Means that in the certain condition, flash needs to enter the high performance mode by command.
     SPI_FLASH_HPM_DUMMY_NEEDED,    // Means that in the certain condition, flash needs to enter the high performance mode by adjusting dummy.
+    SPI_FLASH_HPM_WRITE_SR_NEEDED, // Means that in the certain condition, flash needs to enter the high performance mode by writing status register.
     SPI_FLASH_HPM_UNNEEDED,           // Means that flash doesn't need to enter the high performance mode.
     SPI_FLASH_HPM_BEYOND_LIMIT,       // Means that flash has no capability to meet that condition.
 } spi_flash_requirement_t;
@@ -41,7 +42,7 @@ typedef spi_flash_requirement_t (*spi_flash_hpm_chip_requirement_check_t)(uint32
 
 typedef struct __attribute__((packed))
 {
-    const char *manufacturer;      /* Flash vendor */
+    const char *method;      /* Flash HPM method */
     spi_flash_hpm_probe_fn_t probe;
     spi_flash_hpm_chip_requirement_check_t chip_hpm_requirement_check;
     spi_flash_hpm_enable_fn_t flash_hpm_enable;
diff --git a/components/spi_flash/spi_flash_hpm_enable.c b/components/spi_flash/spi_flash_hpm_enable.c
index 9c808c1cff..81659a2e03 100644
--- a/components/spi_flash/spi_flash_hpm_enable.c
+++ b/components/spi_flash/spi_flash_hpm_enable.c
@@ -48,6 +48,8 @@ extern uint32_t bootloader_flash_execute_command_common(
     uint8_t mosi_len, uint32_t mosi_data,
     uint8_t miso_len);
 
+extern uint32_t IRAM_ATTR bootloader_flash_read_sfdp(uint32_t sfdp_addr, unsigned int miso_byte_num);
+
 //-----------------For flash chips which enter HPM via command-----------------------//
 
 /**
@@ -61,7 +63,14 @@ static esp_err_t spi_flash_hpm_probe_chip_with_cmd(uint32_t flash_id)
     /* The flash listed here should enter the HPM with command 0xA3 */
     case 0xC84016:
     case 0xC84017:
-        break;
+        // Read BYTE4 in SFDP, 0 means C series, 6 means E series
+        uint32_t gd_sfdp = bootloader_flash_read_sfdp(0x4, 1);
+        if (gd_sfdp == 0x0) {
+            break;
+        } else {
+            ret = ESP_ERR_NOT_FOUND;
+            break;
+        }
     default:
         ret = ESP_ERR_NOT_FOUND;
         break;
@@ -75,18 +84,10 @@ static spi_flash_requirement_t spi_flash_hpm_chip_hpm_requirement_check_with_cmd
     (void)voltage_mv;
     (void)temperautre;
     spi_flash_requirement_t chip_cap = SPI_FLASH_HPM_UNNEEDED;
-    switch (flash_id) {
-    /* The flash listed here should enter the HPM with command 0xA3 */
-    case 0xC84016:
-    case 0xC84017:
-        if (freq_mhz > 80) {
-            chip_cap = SPI_FLASH_HPM_CMD_NEEDED;
-        }
-        break;
-    default:
-        chip_cap = SPI_FLASH_HPM_UNNEEDED;
-        break;
+    if (freq_mhz > 80) {
+        chip_cap = SPI_FLASH_HPM_CMD_NEEDED;
     }
+    ESP_EARLY_LOGD(HPM_TAG, "HPM with command, status is %d", chip_cap);
     return chip_cap;
 }
 
@@ -130,6 +131,17 @@ static esp_err_t spi_flash_hpm_probe_chip_with_dummy(uint32_t flash_id)
     case 0x204017:
     case 0x204018:
         break;
+    // GD chips.
+    case 0xC84017:
+    case 0xC84018:
+        // Read BYTE4 in SFDP, 0 means C series, 6 means E series
+        uint32_t gd_sfdp = bootloader_flash_read_sfdp(0x4, 1);
+        if (gd_sfdp == 0x6) {
+            break;
+        } else {
+            ret = ESP_ERR_NOT_FOUND;
+            break;
+        }
     default:
         ret = ESP_ERR_NOT_FOUND;
         break;
@@ -143,18 +155,11 @@ static spi_flash_requirement_t spi_flash_hpm_chip_hpm_requirement_check_with_dum
     (void)voltage_mv;
     (void)temperautre;
     spi_flash_requirement_t chip_cap = SPI_FLASH_HPM_UNNEEDED;
-    switch (flash_id) {
-    /* The flash listed here should enter the HPM with command 0xA3 */
-    case 0x204017:
-    case 0x204018:
-        if (freq_mhz >= 104) {
-            chip_cap = SPI_FLASH_HPM_DUMMY_NEEDED;
-        }
-        break;
-    default:
-        chip_cap = SPI_FLASH_HPM_UNNEEDED;
-        break;
+
+    if (freq_mhz >= 104) {
+        chip_cap = SPI_FLASH_HPM_DUMMY_NEEDED;
     }
+    ESP_EARLY_LOGD(HPM_TAG, "HPM with dummy, status is %d", chip_cap);
     return chip_cap;
 }
 
@@ -194,6 +199,53 @@ static void spi_flash_hpm_get_dummy_xmc(spi_flash_hpm_dummy_conf_t *dummy_conf)
     dummy_conf->fastrd_dummy = SPI_FLASH_FASTRD_DUMMY_BITLEN;
 }
 
+//-----------------For flash chips which enter HPM via write status register-----------------------//
+
+/**
+ * @brief Probe the chip whether to write status register to enable HPM mode. Take ZB as an example:
+ *        Write status register bits to enable HPM mode of the flash. If ZB works under 80MHz, the register value
+ *        would be 0, but when works under 120MHz, the register value would be 1.
+ */
+static esp_err_t spi_flash_hpm_probe_chip_with_write_hpf_bit_5(uint32_t flash_id)
+{
+    esp_err_t ret = ESP_OK;
+    switch (flash_id) {
+    /* The flash listed here should enter the HPM by adjusting dummy cycles */
+    // ZB chips.
+    case 0x5E4016:
+        break;
+    default:
+        ret = ESP_ERR_NOT_FOUND;
+        break;
+    }
+    return ret;
+}
+
+static spi_flash_requirement_t spi_flash_hpm_chip_hpm_requirement_check_with_write_hpf_bit_5(uint32_t flash_id, uint32_t freq_mhz, int voltage_mv, int temperautre)
+{
+    // voltage and temperature are not been used now, to be completed in the future.
+    (void)voltage_mv;
+    (void)temperautre;
+    spi_flash_requirement_t chip_cap = SPI_FLASH_HPM_UNNEEDED;
+
+    if (freq_mhz >= 104) {
+        chip_cap = SPI_FLASH_HPM_WRITE_SR_NEEDED;
+    }
+    ESP_EARLY_LOGD(HPM_TAG, "HPM with dummy, status is %d", chip_cap);
+    return chip_cap;
+}
+
+/**
+ * @brief Write bit 5 in status 3
+ */
+static void spi_flash_turn_high_performance_write_hpf_bit_5(void)
+{
+    uint8_t old_status_3 = bootloader_read_status_8b_rdsr3();
+    uint8_t new_status = (old_status_3 | 0x10);
+    bootloader_execute_flash_command(CMD_WRENVSR, 0, 0, 0);
+    bootloader_write_status_8b_wrsr3(new_status);
+    esp_rom_spiflash_wait_idle(&g_rom_flashchip);
+}
 
 //-----------------------generic functions-------------------------------------//
 
@@ -212,8 +264,9 @@ void __attribute__((weak)) spi_flash_hpm_get_dummy_generic(spi_flash_hpm_dummy_c
 
 const spi_flash_hpm_info_t __attribute__((weak)) spi_flash_hpm_enable_list[] = {
     /* vendor, chip_id, freq_threshold,  temperature threshold,   operation for setting high performance,         reading HPF status,                         get dummy        */
-    { "GD",    spi_flash_hpm_probe_chip_with_cmd,     spi_flash_hpm_chip_hpm_requirement_check_with_cmd,        spi_flash_enable_high_performance_send_cmd,       spi_flash_high_performance_check_hpf_bit_5,  spi_flash_hpm_get_dummy_generic },
-    { "XMC",   spi_flash_hpm_probe_chip_with_dummy,     spi_flash_hpm_chip_hpm_requirement_check_with_dummy,    spi_flash_turn_high_performance_reconfig_dummy,   spi_flash_high_performance_check_dummy_sr,  spi_flash_hpm_get_dummy_xmc},
+    { "command",    spi_flash_hpm_probe_chip_with_cmd,     spi_flash_hpm_chip_hpm_requirement_check_with_cmd,        spi_flash_enable_high_performance_send_cmd,       spi_flash_high_performance_check_hpf_bit_5,  spi_flash_hpm_get_dummy_generic },
+    { "dummy",   spi_flash_hpm_probe_chip_with_dummy,     spi_flash_hpm_chip_hpm_requirement_check_with_dummy,    spi_flash_turn_high_performance_reconfig_dummy,   spi_flash_high_performance_check_dummy_sr,  spi_flash_hpm_get_dummy_xmc},
+    { "write sr3-bit5", spi_flash_hpm_probe_chip_with_write_hpf_bit_5, spi_flash_hpm_chip_hpm_requirement_check_with_write_hpf_bit_5, spi_flash_turn_high_performance_write_hpf_bit_5, spi_flash_high_performance_check_hpf_bit_5, spi_flash_hpm_get_dummy_generic},
     // default: do nothing, but keep the dummy get function. The first item with NULL as its probe will be the fallback.
     { "NULL",  NULL,                        NULL,              NULL,                            NULL,                             spi_flash_hpm_get_dummy_generic},
 };
@@ -250,8 +303,8 @@ esp_err_t spi_flash_enable_high_performance_mode(void)
     }
 
     hpm_requirement_check = chip_hpm->chip_hpm_requirement_check(flash_chip_id, flash_freq, voltage, temperature);
-    if ((hpm_requirement_check == SPI_FLASH_HPM_CMD_NEEDED) || (hpm_requirement_check == SPI_FLASH_HPM_DUMMY_NEEDED)) {
-        ESP_EARLY_LOGI(HPM_TAG, "Enabling high speed mode for chip %s", chip_hpm->manufacturer);
+    if ((hpm_requirement_check == SPI_FLASH_HPM_CMD_NEEDED) || (hpm_requirement_check == SPI_FLASH_HPM_DUMMY_NEEDED) || (hpm_requirement_check == SPI_FLASH_HPM_WRITE_SR_NEEDED)) {
+        ESP_EARLY_LOGI(HPM_TAG, "Enabling flash high speed mode by %s", chip_hpm->method);
         chip_hpm->flash_hpm_enable();
         ESP_EARLY_LOGD(HPM_TAG, "Checking whether HPM has been executed");
 

From 241f18240877b0fcff15425b6c19faa799e2c34f Mon Sep 17 00:00:00 2001
From: wanlei <wanlei@espressif.com>
Date: Wed, 31 Aug 2022 21:09:56 +0800
Subject: [PATCH 416/665] spi_master: add test for spi_bus_add_device() more
 than 3 device

1.add 6 devices freely to check master can mount 6 devices
2.replace each one by a real device to check they can work
---
 components/driver/test/test_spi_master.c | 129 +++++++++++++++++++++--
 1 file changed, 122 insertions(+), 7 deletions(-)

diff --git a/components/driver/test/test_spi_master.c b/components/driver/test/test_spi_master.c
index d62aa4c679..d6c4994073 100644
--- a/components/driver/test/test_spi_master.c
+++ b/components/driver/test/test_spi_master.c
@@ -17,20 +17,19 @@
 #include "freertos/semphr.h"
 #include "freertos/queue.h"
 #include "unity.h"
+#include "sdkconfig.h"
 #include "driver/spi_master.h"
 #include "driver/spi_slave.h"
-#include "esp_heap_caps.h"
-#include "esp_log.h"
-#include "soc/spi_periph.h"
-#include "test_utils.h"
-#include "test/test_common_spi.h"
+#include "driver/gpio.h"
 #include "soc/gpio_periph.h"
-#include "sdkconfig.h"
-#include "esp_private/cache_utils.h"
 #include "soc/soc_memory_layout.h"
+#include "esp_private/cache_utils.h"
 #include "esp_private/spi_common_internal.h"
 #include "esp_private/esp_clk.h"
+#include "esp_heap_caps.h"
+#include "esp_log.h"
 #include "test_utils.h"
+#include "test/test_common_spi.h"
 
 
 const static char TAG[] = "test_spi";
@@ -1458,3 +1457,119 @@ TEST_CASE("spi_speed", "[spi]")
 
 #endif // CONFIG_FREERTOS_CHECK_PORT_CRITICAL_COMPLIANCE
 #endif // !(CONFIG_SPIRAM) || (CONFIG_SPIRAM_MALLOC_ALWAYSINTERNAL >= 16384)
+
+//****************************************spi master add device test************************************//
+//add dummy devices first
+#if CONFIG_IDF_TARGET_ESP32
+#define DUMMY_CS_PINS() {25, 26, 27}
+#else
+#define DUMMY_CS_PINS() {0, 1, 4, 5, 8, 9}
+#endif //CONFIG_IDF_TARGET_ESP32
+
+#define CS_REAL_DEV  SPI2_IOMUX_PIN_NUM_CS
+#define TEST_TRANS_LEN    48
+
+void test_add_device_master(void)
+{
+    spi_device_handle_t devs[SOC_SPI_MAX_CS_NUM] = {};
+    uint8_t cs_pins[SOC_SPI_MAX_CS_NUM] = DUMMY_CS_PINS();
+
+    uint8_t master_sendbuf[TEST_TRANS_LEN] = {0};
+    uint8_t master_recvbuf[TEST_TRANS_LEN] = {0};
+    uint8_t master_expect[TEST_TRANS_LEN] = {0};
+
+    spi_bus_config_t bus_cfg = SPI_BUS_TEST_DEFAULT_CONFIG();
+    ESP_ERROR_CHECK(spi_bus_initialize(TEST_SPI_HOST, &bus_cfg, SPI_DMA_CH_AUTO));
+
+    spi_device_interface_config_t dev_cfg = {
+        .clock_speed_hz = 1 * 1000 * 1000,
+        .queue_size = 3,
+    };
+
+    for (uint8_t i = 0; i < SOC_SPI_MAX_CS_NUM; i++) {
+        dev_cfg.spics_io_num = cs_pins[i];
+        TEST_ESP_OK(spi_bus_add_device(TEST_SPI_HOST, &dev_cfg, &devs[i]));
+    }
+
+    spi_transaction_t trans = {};
+    trans.length = sizeof(master_sendbuf) * 8;
+    trans.tx_buffer = master_sendbuf;
+    trans.rx_buffer = master_recvbuf;
+
+    for (uint8_t i = 0; i < SOC_SPI_MAX_CS_NUM; i++) {
+        //1. add max dummy devices
+        //2. replace devs[i] as a real device, than start a transaction
+        //3. free devs[i] after transaction to release the real CS pin for using again by another dev,
+        //So it will loop to check every gpio_sigal one by one use one physical pin
+        spi_bus_remove_device(devs[i]);
+        dev_cfg.spics_io_num = CS_REAL_DEV;
+        TEST_ESP_OK(spi_bus_add_device(TEST_SPI_HOST, &dev_cfg, &devs[i]));
+
+        memset(master_recvbuf, 0, sizeof(master_recvbuf));
+        get_tx_buffer(21, master_sendbuf, master_expect, TEST_TRANS_LEN);
+
+        unity_send_signal("Master ready");
+        unity_wait_for_signal("Slave ready");
+        spi_device_transmit(devs[i], &trans);
+
+        ESP_LOGI("Master", "dev %d communication:", i);
+        ESP_LOG_BUFFER_HEX("Tx", master_sendbuf, sizeof(master_sendbuf));
+        // ESP_LOG_BUFFER_HEX("Rx", master_recvbuf, sizeof(master_recvbuf));
+        spitest_cmp_or_dump(master_expect, master_recvbuf, TEST_TRANS_LEN);
+
+        //swap self as a dummy device to free real cs line
+        spi_bus_remove_device(devs[i]);
+        dev_cfg.spics_io_num = cs_pins[i];
+        TEST_ESP_OK(spi_bus_add_device(TEST_SPI_HOST, &dev_cfg, &devs[i]));
+    }
+
+    for (uint8_t i = 0; i < SOC_SPI_MAX_CS_NUM; i++) {
+        spi_bus_remove_device(devs[i]);
+    }
+    spi_bus_free(TEST_SPI_HOST);
+}
+
+void test_add_device_slave(void)
+{
+    uint8_t slave_sendbuf[TEST_TRANS_LEN] = {0};
+    uint8_t slave_recvbuf[TEST_TRANS_LEN] = {0};
+    uint8_t slave_expect[TEST_TRANS_LEN] = {0};
+
+    spi_bus_config_t bus_cfg = SPI_BUS_TEST_DEFAULT_CONFIG();
+    spi_slave_interface_config_t slvcfg = {
+        .spics_io_num = CS_REAL_DEV,
+        .queue_size = 3,
+    };
+#if CONFIG_IDF_TARGET_ESP32
+    //now esp32 runners use SPI3 pin group to test gpio matrix together on CI.
+    bus_cfg.miso_io_num = SPI3_IOMUX_PIN_NUM_MISO;
+    bus_cfg.mosi_io_num = SPI3_IOMUX_PIN_NUM_MOSI;
+    bus_cfg.sclk_io_num = SPI3_IOMUX_PIN_NUM_CLK;
+    slvcfg.spics_io_num = SPI3_IOMUX_PIN_NUM_CS;
+#endif
+    TEST_ESP_OK(spi_slave_initialize(TEST_SPI_HOST, &bus_cfg, &slvcfg, SPI_DMA_CH_AUTO));
+
+    spi_slave_transaction_t slave_trans = {};
+    slave_trans.length = sizeof(slave_sendbuf) * 8;
+    slave_trans.tx_buffer = slave_sendbuf;
+    slave_trans.rx_buffer = slave_recvbuf;
+
+    for (uint8_t i = 0; i < SOC_SPI_MAX_CS_NUM; i++) {
+        memset(slave_recvbuf, 0, sizeof(slave_recvbuf));
+        get_tx_buffer(21, slave_expect, slave_sendbuf, TEST_TRANS_LEN);
+
+        unity_wait_for_signal("Master ready");
+        unity_send_signal("Slave ready");
+        spi_slave_transmit(TEST_SPI_HOST, &slave_trans, portMAX_DELAY);
+
+        ESP_LOGI("Slave", "dev %d communication:", i);
+        ESP_LOG_BUFFER_HEX("Tx", slave_sendbuf, sizeof(slave_sendbuf));
+        // ESP_LOG_BUFFER_HEX("Rx", slave_recvbuf, sizeof(slave_recvbuf));
+        spitest_cmp_or_dump(slave_expect, slave_recvbuf, TEST_TRANS_LEN);
+    }
+
+    spi_slave_free(TEST_SPI_HOST);
+    spi_bus_free(TEST_SPI_HOST);
+}
+
+TEST_CASE_MULTIPLE_DEVICES("SPI_Master:Test multiple devices", "[spi_ms][test_env=Example_SPI_Multi_device]", test_add_device_master, test_add_device_slave);

From b2a1b13958a3251d579873137893283a919670f8 Mon Sep 17 00:00:00 2001
From: jiangguangming <jiangguangming@espressif.com>
Date: Wed, 14 Sep 2022 10:38:54 +0800
Subject: [PATCH 417/665] esp_rom: update esp32c6 rom caps

---
 components/esp_rom/esp32c6/Kconfig.soc_caps.in | 4 ----
 components/esp_rom/esp32c6/esp_rom_caps.h      | 1 -
 2 files changed, 5 deletions(-)

diff --git a/components/esp_rom/esp32c6/Kconfig.soc_caps.in b/components/esp_rom/esp32c6/Kconfig.soc_caps.in
index c6beb32f11..157ee04b80 100644
--- a/components/esp_rom/esp32c6/Kconfig.soc_caps.in
+++ b/components/esp_rom/esp32c6/Kconfig.soc_caps.in
@@ -27,10 +27,6 @@ config ESP_ROM_HAS_RETARGETABLE_LOCKING
     bool
     default y
 
-config ESP_ROM_HAS_ERASE_0_REGION_BUG
-    bool
-    default y
-
 config ESP_ROM_GET_CLK_FREQ
     bool
     default y
diff --git a/components/esp_rom/esp32c6/esp_rom_caps.h b/components/esp_rom/esp32c6/esp_rom_caps.h
index 3e502fdb16..76073921ec 100644
--- a/components/esp_rom/esp32c6/esp_rom_caps.h
+++ b/components/esp_rom/esp32c6/esp_rom_caps.h
@@ -12,5 +12,4 @@
 #define ESP_ROM_UART_CLK_IS_XTAL            (1) // UART clock source is selected to XTAL in ROM
 #define ESP_ROM_USB_SERIAL_DEVICE_NUM       (3) // UART uses USB_SERIAL_JTAG port in ROM.
 #define ESP_ROM_HAS_RETARGETABLE_LOCKING    (1) // ROM was built with retargetable locking
-#define ESP_ROM_HAS_ERASE_0_REGION_BUG      (1) // ROM has esp_flash_erase_region(size=0) bug
 #define ESP_ROM_GET_CLK_FREQ                (1) // Get clk frequency with rom function `ets_get_cpu_frequency`

From 1fc458b3f7ab1fc6e15eed7e0d6a4f0f6cb24281 Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Wed, 14 Sep 2022 11:34:56 +0800
Subject: [PATCH 418/665] mcpwm: check sync direction is valid

---
 components/driver/deprecated/driver/mcpwm.h        |  4 ++--
 components/driver/mcpwm/mcpwm_timer.c              | 12 ++++++++++++
 components/soc/esp32s3/include/soc/clk_tree_defs.h |  2 +-
 3 files changed, 15 insertions(+), 3 deletions(-)

diff --git a/components/driver/deprecated/driver/mcpwm.h b/components/driver/deprecated/driver/mcpwm.h
index e8ff38778f..a85c1951bb 100644
--- a/components/driver/deprecated/driver/mcpwm.h
+++ b/components/driver/deprecated/driver/mcpwm.h
@@ -344,8 +344,8 @@ esp_err_t mcpwm_carrier_output_invert(mcpwm_unit_t mcpwm_num, mcpwm_timer_t time
  * @param mcpwm_num set MCPWM unit(0-1)
  * @param timer_num set timer number(0-2) of MCPWM, each MCPWM unit has 3 timers
  * @param dt_mode set deadtime mode
- * @param red set rising edge delay = red*100ns
- * @param fed set rising edge delay = fed*100ns
+ * @param red set rising edge delay = (red + 1) * MCPWM Group Resolution (default to 100ns, can be changed by `mcpwm_group_set_resolution`)
+ * @param fed set rising edge delay = (fed + 1) * MCPWM Group Resolution (default to 100ns, can be changed by `mcpwm_group_set_resolution`)
  *
  * @return
  *     - ESP_OK Success
diff --git a/components/driver/mcpwm/mcpwm_timer.c b/components/driver/mcpwm/mcpwm_timer.c
index 31ff2ded68..6d516a9256 100644
--- a/components/driver/mcpwm/mcpwm_timer.c
+++ b/components/driver/mcpwm/mcpwm_timer.c
@@ -273,6 +273,18 @@ esp_err_t mcpwm_timer_set_phase_on_sync(mcpwm_timer_handle_t timer, const mcpwm_
     int group_id = group->group_id;
     int timer_id = timer->timer_id;
     mcpwm_sync_handle_t sync_source = config->sync_src;
+    // check if the sync direction is valid
+    bool valid_direction = true;
+    if (timer->count_mode == MCPWM_TIMER_COUNT_MODE_UP) {
+        valid_direction = config->direction == MCPWM_TIMER_DIRECTION_UP;
+    } else if (timer->count_mode == MCPWM_TIMER_COUNT_MODE_DOWN) {
+        valid_direction = config->direction == MCPWM_TIMER_DIRECTION_DOWN;
+    } else if (timer->count_mode == MCPWM_TIMER_COUNT_MODE_PAUSE) {
+        valid_direction = false;
+    } else {
+        valid_direction = true;
+    }
+    ESP_RETURN_ON_FALSE(valid_direction, ESP_ERR_INVALID_ARG, TAG, "invalid sync direction");
 
     // enable sync feature and set sync phase
     if (sync_source) {
diff --git a/components/soc/esp32s3/include/soc/clk_tree_defs.h b/components/soc/esp32s3/include/soc/clk_tree_defs.h
index f3dceb9f86..4a55c25b75 100644
--- a/components/soc/esp32s3/include/soc/clk_tree_defs.h
+++ b/components/soc/esp32s3/include/soc/clk_tree_defs.h
@@ -224,7 +224,7 @@ typedef enum {
 /**
  * @brief Array initializer for all supported clock sources of MCPWM Timer
  */
-#define SOC_MCPWM_TIMER_CLKS {SOC_MOD_CLK_PLL_D2}
+#define SOC_MCPWM_TIMER_CLKS {SOC_MOD_CLK_PLL_F160M}
 
 /**
  * @brief Type of MCPWM timer clock source

From bfa96bc5976417f2f9cc67dccda32956264b4f25 Mon Sep 17 00:00:00 2001
From: Chen Yudong <chenyudong@espressif.com>
Date: Wed, 14 Sep 2022 02:43:40 +0800
Subject: [PATCH 419/665] CI: optimize ATS ci flow

---
 .gitlab/ci/assign-test.yml       |  9 +++---
 .gitlab/ci/target-test.yml       | 22 ++++++-------
 tools/ci/checkout_project_ref.py | 55 ++++++++++++++++----------------
 3 files changed, 43 insertions(+), 43 deletions(-)

diff --git a/.gitlab/ci/assign-test.yml b/.gitlab/ci/assign-test.yml
index a775bf3d4e..fd616f929a 100644
--- a/.gitlab/ci/assign-test.yml
+++ b/.gitlab/ci/assign-test.yml
@@ -100,12 +100,13 @@ assign_integration_test:
     INTEGRATION_TEST_CASE_PATH: "${CI_PROJECT_DIR}/auto_test_script/TestCaseFiles"
     ASSIGN_TEST_CASE_SCRIPT: "${CI_PROJECT_DIR}/auto_test_script/bin/CIAssignTestCases.py"
     PYTHONPATH: ${CI_PROJECT_DIR}/auto_test_script/packages
+    GIT_LFS_SKIP_SMUDGE: 1
   script:
     - add_gitlab_ssh_keys
     # clone test script to assign tests
-    # can not retry if downing git lfs files failed, so using empty_branch first.
-    - retry_failed git clone ${CI_AUTO_TEST_SCRIPT_REPO_URL} -b empty_branch
-    - retry_failed git -C auto_test_script checkout -f ${CI_AUTO_TEST_SCRIPT_REPO_BRANCH}
-    - python $CHECKOUT_REF_SCRIPT auto_test_script auto_test_script --customized_only
+    - retry_failed git clone ${CI_AUTO_TEST_SCRIPT_REPO_URL} auto_test_script
+    - python $CHECKOUT_REF_SCRIPT auto_test_script auto_test_script
+    - cd auto_test_script
+    - ./tools/ci/setup_idfci.sh
     # assign integration test cases
     - python ${ASSIGN_TEST_CASE_SCRIPT} -t ${INTEGRATION_TEST_CASE_PATH} -c $CI_TARGET_TEST_CONFIG_FILE -b ${BUILD_DIR} -o $TEST_DIR/test_configs
diff --git a/.gitlab/ci/target-test.yml b/.gitlab/ci/target-test.yml
index a3fefcdd34..190d4a732e 100644
--- a/.gitlab/ci/target-test.yml
+++ b/.gitlab/ci/target-test.yml
@@ -1129,8 +1129,8 @@ UT_S3_FLASH:
     CI_RUNNER_SCRIPT: "${CI_PROJECT_DIR}/auto_test_script/bin/CIRunner.py"
     PREPARE_TEST_BIN_SCRIPT: "${CI_PROJECT_DIR}/tools/ci/integration_test/prepare_test_bins.py"
     PYTHONPATH: "${CI_PROJECT_DIR}/auto_test_script/packages:${CI_PROJECT_DIR}/tools/ci/python_packages:${PYTHONPATH}"
-    SETUP_SCRIPT: "${CI_PROJECT_DIR}/auto_test_script/tools/ci/setup_idfci.sh"
     INITIAL_CONDITION_RETRY_COUNT: "1"
+    GIT_LFS_SKIP_SMUDGE: 1
   script:
     - *define_config_file_name
     # first test if config file exists, if not exist, exit 0
@@ -1140,11 +1140,11 @@ UT_S3_FLASH:
     - retry_failed git clone $TEST_ENV_CONFIG_REPO
     - python $CHECKOUT_REF_SCRIPT ci-test-runner-configs ci-test-runner-configs
     # clone test bench
-    # can not retry if downing git lfs files failed, so using empty_branch first.
-    - retry_failed git clone ${CI_AUTO_TEST_SCRIPT_REPO_URL} -b empty_branch
-    - retry_failed git -C auto_test_script checkout -f ${CI_AUTO_TEST_SCRIPT_REPO_BRANCH}
-    - python $CHECKOUT_REF_SCRIPT auto_test_script auto_test_script --customized_only
-    - if [ -f ${SETUP_SCRIPT} ]; then ${SETUP_SCRIPT}; fi
+    - retry_failed git clone ${CI_AUTO_TEST_SCRIPT_REPO_URL} auto_test_script
+    - python $CHECKOUT_REF_SCRIPT auto_test_script auto_test_script
+    - cd auto_test_script
+    - ./tools/ci/setup_idfci.sh
+    # Merge known issues
     - cat ${KNOWN_ISSUE_FILE} >> ${TEST_CASE_FILE_PATH}/KnownIssues
     # run test
     - python ${PREPARE_TEST_BIN_SCRIPT} $CONFIG_FILE
@@ -1176,13 +1176,11 @@ nvs_compatible_test:
     - retry_failed git clone $TEST_ENV_CONFIG_REPO
     - python $CHECKOUT_REF_SCRIPT ci-test-runner-configs ci-test-runner-configs
     # clone test bench
-    # can not retry if downing git lfs files failed, so using empty_branch first.
-    - retry_failed git clone ${CI_AUTO_TEST_SCRIPT_REPO_URL} -b empty_branch
-    - retry_failed git -C auto_test_script checkout -f ${CI_AUTO_TEST_SCRIPT_REPO_BRANCH}
-    - if [ -f ${SETUP_SCRIPT} ]; then ${SETUP_SCRIPT}; fi
-    - python $CHECKOUT_REF_SCRIPT auto_test_script auto_test_script --customized_only
-    # prepare nvs bins
+    - retry_failed git clone ${CI_AUTO_TEST_SCRIPT_REPO_URL} auto_test_script
+    - python $CHECKOUT_REF_SCRIPT auto_test_script auto_test_script
     - cd auto_test_script
+    - ./tools/ci/setup_idfci.sh
+    # prepare nvs bins
     - ./tools/prepare_nvs_bin.sh
     # run test
     - python ${PREPARE_TEST_BIN_SCRIPT} $CONFIG_FILE
diff --git a/tools/ci/checkout_project_ref.py b/tools/ci/checkout_project_ref.py
index 10af27c760..4a987c2eee 100755
--- a/tools/ci/checkout_project_ref.py
+++ b/tools/ci/checkout_project_ref.py
@@ -10,10 +10,25 @@ import json
 import os
 import re
 import subprocess
-from typing import List
+from typing import List, Tuple
 
 IDF_GIT_DESCRIBE_PATTERN = re.compile(r'^v(\d)\.(\d)')
-RETRY_COUNT = 3
+
+
+def _idf_version_from_cmake() -> Tuple[int, int]:
+    version_path = os.path.join(os.environ['IDF_PATH'], 'tools/cmake/version.cmake')
+    regex = re.compile(r'^\s*set\s*\(\s*IDF_VERSION_([A-Z]{5})\s+(\d+)')
+    try:
+        ver = {}
+        with open(version_path) as f:
+            for line in f:
+                m = regex.match(line)
+                if m:
+                    ver[m.group(1)] = m.group(2)
+        return (int(ver['MAJOR']), int(ver['MINOR']))
+    except (KeyError, OSError):
+        print('WARNING: Cannot find ESP-IDF version in version.cmake')
+        return (0, 0)
 
 
 def get_customized_project_revision(proj_name: str) -> str:
@@ -47,20 +62,12 @@ def target_branch_candidates(proj_name: str) -> List:
         candidates.insert(0, customized_candidate)
 
     # branch name read from IDF
-    try:
-        git_describe = subprocess.check_output(['git', 'describe', 'HEAD'])
-        match = IDF_GIT_DESCRIBE_PATTERN.search(git_describe.decode())
-        if match:
-            major_revision = match.group(1)
-            minor_revision = match.group(2)
-            # release branch
-            candidates.append('release/v{}.{}'.format(major_revision, minor_revision))
-            # branch to match all major branches, like v3.x or v3
-            candidates.append('release/v{}.x'.format(major_revision))
-            candidates.append('release/v{}'.format(major_revision))
-    except subprocess.CalledProcessError:
-        # this should not happen as IDF should have describe message
-        pass
+    major_revision, minor_revision = _idf_version_from_cmake()
+    # release branch
+    candidates.append('release/v{}.{}'.format(major_revision, minor_revision))
+    # branch to match all major branches, like v3.x or v3
+    candidates.append('release/v{}.x'.format(major_revision))
+    candidates.append('release/v{}'.format(major_revision))
 
     return [c for c in candidates if c]  # filter out null value
 
@@ -103,16 +110,10 @@ if __name__ == '__main__':
             continue
 
     if ref_to_use:
-        for _ in range(RETRY_COUNT):
-            # Add retry for projects with git-lfs
-            try:
-                subprocess.check_call(['git', 'checkout', '-f', ref_to_use], stdout=subprocess.PIPE)  # not print the stdout
-                print('CI using ref {} for project {}'.format(ref_to_use, args.project))
-                break
-            except subprocess.CalledProcessError:
-                pass
-        else:
-            print('Failed to use ref {} for project {}'.format(ref_to_use, args.project))
-            exit(1)
+        try:
+            subprocess.check_call(['git', 'checkout', '-f', ref_to_use], stdout=subprocess.PIPE)  # not print the stdout
+            print('CI using ref {} for project {}'.format(ref_to_use, args.project))
+        except subprocess.CalledProcessError:
+            pass
     else:
         print('using default branch')

From aaf8b5d98e82cee36c0031b31ed4654e6bed9042 Mon Sep 17 00:00:00 2001
From: "harshal.patil" <harshal.patil@espressif.com>
Date: Wed, 14 Sep 2022 11:43:13 +0530
Subject: [PATCH 420/665] ci: Migrate esp-tls unit tests from unit-test-app to
 component-test-app

---
 components/esp-tls/test/CMakeLists.txt        |  3 -
 components/esp-tls/test_apps/CMakeLists.txt   |  7 +++
 components/esp-tls/test_apps/README.md        |  2 +
 .../esp-tls/test_apps/main/CMakeLists.txt     |  3 +
 components/esp-tls/test_apps/main/app_main.c  | 60 +++++++++++++++++++
 .../{test => test_apps/main}/test_esp_tls.c   | 40 ++-----------
 .../esp-tls/test_apps/pytest_esp-tls.py       | 12 ++++
 .../esp-tls/test_apps/sdkconfig.defaults      | 10 ++++
 tools/unit-test-app/configs/default_2         |  2 +-
 tools/unit-test-app/configs/default_2_c3      |  2 +-
 tools/unit-test-app/configs/default_2_s2      |  2 +-
 tools/unit-test-app/configs/default_2_s3      |  2 +-
 tools/unit-test-app/configs/esp_tls           |  5 --
 tools/unit-test-app/configs/psram             |  2 +-
 tools/unit-test-app/configs/release_2         |  2 +-
 tools/unit-test-app/configs/single_core_2     |  2 +-
 16 files changed, 105 insertions(+), 51 deletions(-)
 delete mode 100644 components/esp-tls/test/CMakeLists.txt
 create mode 100644 components/esp-tls/test_apps/CMakeLists.txt
 create mode 100644 components/esp-tls/test_apps/README.md
 create mode 100644 components/esp-tls/test_apps/main/CMakeLists.txt
 create mode 100644 components/esp-tls/test_apps/main/app_main.c
 rename components/esp-tls/{test => test_apps/main}/test_esp_tls.c (82%)
 create mode 100644 components/esp-tls/test_apps/pytest_esp-tls.py
 create mode 100644 components/esp-tls/test_apps/sdkconfig.defaults
 delete mode 100644 tools/unit-test-app/configs/esp_tls

diff --git a/components/esp-tls/test/CMakeLists.txt b/components/esp-tls/test/CMakeLists.txt
deleted file mode 100644
index 049495b636..0000000000
--- a/components/esp-tls/test/CMakeLists.txt
+++ /dev/null
@@ -1,3 +0,0 @@
-idf_component_register(SRC_DIRS "."
-                        PRIV_REQUIRES test_utils esp-tls)
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/components/esp-tls/test_apps/CMakeLists.txt b/components/esp-tls/test_apps/CMakeLists.txt
new file mode 100644
index 0000000000..086455137b
--- /dev/null
+++ b/components/esp-tls/test_apps/CMakeLists.txt
@@ -0,0 +1,7 @@
+#This is the project CMakeLists.txt file for the test subproject
+cmake_minimum_required(VERSION 3.16)
+
+set(EXTRA_COMPONENT_DIRS "$ENV{IDF_PATH}/tools/unit-test-app/components")
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+project(esp-tls_test)
diff --git a/components/esp-tls/test_apps/README.md b/components/esp-tls/test_apps/README.md
new file mode 100644
index 0000000000..b5be4985c5
--- /dev/null
+++ b/components/esp-tls/test_apps/README.md
@@ -0,0 +1,2 @@
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- |
diff --git a/components/esp-tls/test_apps/main/CMakeLists.txt b/components/esp-tls/test_apps/main/CMakeLists.txt
new file mode 100644
index 0000000000..d57cfd5249
--- /dev/null
+++ b/components/esp-tls/test_apps/main/CMakeLists.txt
@@ -0,0 +1,3 @@
+idf_component_register(SRC_DIRS "."
+                        PRIV_REQUIRES test_utils esp-tls unity
+                        WHOLE_ARCHIVE)
diff --git a/components/esp-tls/test_apps/main/app_main.c b/components/esp-tls/test_apps/main/app_main.c
new file mode 100644
index 0000000000..050d90b205
--- /dev/null
+++ b/components/esp-tls/test_apps/main/app_main.c
@@ -0,0 +1,60 @@
+/*
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "freertos/FreeRTOS.h"
+#include "freertos/task.h"
+#include "unity.h"
+#include "memory_checks.h"
+#include "soc/soc_caps.h"
+#if SOC_SHA_SUPPORT_PARALLEL_ENG
+#include "sha/sha_parallel_engine.h"
+#elif SOC_SHA_SUPPORT_DMA
+#include "sha/sha_dma.h"
+#else
+#include "sha/sha_block.h"
+#endif
+
+#if SOC_SHA_SUPPORT_SHA512
+#define SHA_TYPE SHA2_512
+#else
+#define SHA_TYPE SHA2_256
+#endif //SOC_SHA_SUPPORT_SHA512
+
+/* setUp runs before every test */
+void setUp(void)
+{
+    // Execute esp_sha operation to allocate internal SHA semaphore memory
+    // which is considered as leaked otherwise
+    const uint8_t input_buffer[64] = {0};
+    uint8_t output_buffer[64];
+    esp_sha(SHA_TYPE, input_buffer, sizeof(input_buffer), output_buffer);
+    test_utils_record_free_mem();
+    TEST_ESP_OK(test_utils_set_leak_level(0, ESP_LEAK_TYPE_CRITICAL, ESP_COMP_LEAK_GENERAL));
+    TEST_ESP_OK(test_utils_set_leak_level(0, ESP_LEAK_TYPE_WARNING, ESP_COMP_LEAK_GENERAL));
+
+}
+
+/* tearDown runs after every test */
+void tearDown(void)
+{
+    /* some FreeRTOS stuff is cleaned up by idle task */
+    vTaskDelay(5);
+
+    /* clean up some of the newlib's lazy allocations */
+    esp_reent_cleanup();
+
+    /* check if unit test has caused heap corruption in any heap */
+    TEST_ASSERT_MESSAGE( heap_caps_check_integrity(MALLOC_CAP_INVALID, true), "The test has corrupted the heap");
+
+    test_utils_finish_and_evaluate_leaks(test_utils_get_leak_level(ESP_LEAK_TYPE_WARNING, ESP_COMP_LEAK_ALL),
+            test_utils_get_leak_level(ESP_LEAK_TYPE_CRITICAL, ESP_COMP_LEAK_ALL));
+
+}
+
+void app_main(void)
+{
+    unity_run_menu();
+}
diff --git a/components/esp-tls/test/test_esp_tls.c b/components/esp-tls/test_apps/main/test_esp_tls.c
similarity index 82%
rename from components/esp-tls/test/test_esp_tls.c
rename to components/esp-tls/test_apps/main/test_esp_tls.c
index a2cf344463..e245fc7e8b 100644
--- a/components/esp-tls/test/test_esp_tls.c
+++ b/components/esp-tls/test_apps/main/test_esp_tls.c
@@ -11,14 +11,6 @@
 #include "esp_log.h"
 #include "esp_mac.h"
 #include "sys/socket.h"
-#if SOC_SHA_SUPPORT_PARALLEL_ENG
-#include "sha/sha_parallel_engine.h"
-#elif SOC_SHA_SUPPORT_DMA
-#include "sha/sha_dma.h"
-#else
-#include "sha/sha_block.h"
-#endif
-#include "test_utils.h"
 
 const char *test_cert_pem =   "-----BEGIN CERTIFICATE-----\n"\
                               "MIICrDCCAZQCCQD88gCs5AFs/jANBgkqhkiG9w0BAQsFADAYMRYwFAYDVQQDDA1F\n"\
@@ -67,40 +59,16 @@ const char *test_key_pem =    "-----BEGIN PRIVATE KEY-----\n"\
                               "Aogx44Fozd1t2hYcozPuZD4s\n"\
                               "-----END PRIVATE KEY-----\n";
 
-#if SOC_SHA_SUPPORT_SHA512
-#define SHA_TYPE SHA2_512
-#else
-#define SHA_TYPE SHA2_256
-#endif //SOC_SHA_SUPPORT_SHA512
-
-static void test_leak_setup(const char *file, long line)
+TEST_CASE("esp-tls init deinit", "[esp-tls]")
 {
-    uint8_t mac[6];
-    struct timeval te;
-    gettimeofday(&te, NULL); // get current time
-    esp_read_mac(mac, ESP_MAC_WIFI_STA);
-    printf("%s:%ld: time=%jd.%lds, mac:" MACSTR "\n", file, line, (intmax_t)te.tv_sec, te.tv_usec, MAC2STR(mac));
-    // Execute esp_sha operation to allocate internal SHA semaphore memory
-    // which is considered as leaked otherwise
-    const uint8_t input_buffer[64];
-    uint8_t output_buffer[64];
-    esp_sha(SHA_TYPE, input_buffer, sizeof(input_buffer), output_buffer);
-    test_utils_record_free_mem();
-}
-
-
-TEST_CASE("esp-tls init deinit", "[esp-tls][leaks=0]")
-{
-    test_leak_setup(__FILE__, __LINE__);
     struct esp_tls *tls = esp_tls_init();
     TEST_ASSERT_NOT_NULL(tls);
     int ret = esp_tls_conn_destroy(tls);
     TEST_ASSERT_EQUAL(0, ret);
 }
 
-TEST_CASE("esp-tls global_ca_store set free", "[esp-tls][leaks=0]")
+TEST_CASE("esp-tls global_ca_store set free", "[esp-tls]")
 {
-    test_leak_setup(__FILE__, __LINE__);
     esp_err_t ret = esp_tls_init_global_ca_store();
     TEST_ASSERT_EQUAL(ESP_OK, ret);
     ret = esp_tls_set_global_ca_store((const unsigned char *)test_cert_pem, strlen(test_cert_pem) + 1);
@@ -109,9 +77,8 @@ TEST_CASE("esp-tls global_ca_store set free", "[esp-tls][leaks=0]")
 }
 
 #ifdef CONFIG_ESP_TLS_SERVER
-TEST_CASE("esp_tls_server session create delete", "[esp-tls][leaks=0]")
+TEST_CASE("esp_tls_server session create delete", "[esp-tls]")
 {
-    test_leak_setup(__FILE__, __LINE__);
     struct esp_tls *tls = esp_tls_init();
     TEST_ASSERT_NOT_NULL(tls);
     esp_tls_cfg_server_t cfg = {
@@ -126,5 +93,6 @@ TEST_CASE("esp_tls_server session create delete", "[esp-tls][leaks=0]")
     TEST_ASSERT_LESS_THAN_INT(0, ret);
     // free the allocated memory.
     esp_tls_server_session_delete(tls);
+
 }
 #endif
diff --git a/components/esp-tls/test_apps/pytest_esp-tls.py b/components/esp-tls/test_apps/pytest_esp-tls.py
new file mode 100644
index 0000000000..d1ea54c669
--- /dev/null
+++ b/components/esp-tls/test_apps/pytest_esp-tls.py
@@ -0,0 +1,12 @@
+# SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: Apache-2.0
+import pytest
+from pytest_embedded import Dut
+
+
+@pytest.mark.supported_targets
+@pytest.mark.generic
+def test_esp_tls(dut: Dut) -> None:
+    dut.expect_exact('Press ENTER to see the list of tests')
+    dut.write('*')
+    dut.expect_unity_test_output()
diff --git a/components/esp-tls/test_apps/sdkconfig.defaults b/components/esp-tls/test_apps/sdkconfig.defaults
new file mode 100644
index 0000000000..c1398bba5f
--- /dev/null
+++ b/components/esp-tls/test_apps/sdkconfig.defaults
@@ -0,0 +1,10 @@
+# General options for additional checks
+CONFIG_HEAP_POISONING_COMPREHENSIVE=y
+CONFIG_COMPILER_WARN_WRITE_STRINGS=y
+CONFIG_BOOTLOADER_LOG_LEVEL_WARN=y
+CONFIG_FREERTOS_WATCHPOINT_END_OF_STACK=y
+CONFIG_COMPILER_STACK_CHECK_MODE_STRONG=y
+CONFIG_COMPILER_STACK_CHECK=y
+
+CONFIG_ESP_TASK_WDT=n
+CONFIG_ESP_TLS_SERVER=y
diff --git a/tools/unit-test-app/configs/default_2 b/tools/unit-test-app/configs/default_2
index 95651230a2..6dce46209c 100644
--- a/tools/unit-test-app/configs/default_2
+++ b/tools/unit-test-app/configs/default_2
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be excluded (esp32, esp32s2)
 CONFIG_IDF_TARGET="esp32"
-TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_ipc esp_pm esp_system esp_timer driver heap pthread soc spi_flash vfs test_utils experimental_cpp_component esp-tls
+TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_ipc esp_pm esp_system esp_timer driver heap pthread soc spi_flash vfs test_utils experimental_cpp_component
diff --git a/tools/unit-test-app/configs/default_2_c3 b/tools/unit-test-app/configs/default_2_c3
index 3bffa218fe..c298798436 100644
--- a/tools/unit-test-app/configs/default_2_c3
+++ b/tools/unit-test-app/configs/default_2_c3
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be excluded
 CONFIG_IDF_TARGET="esp32c3"
-TEST_EXCLUDE_COMPONENTS=bt app_update esp_pm freertos esp_hw_support esp_ipc esp_system esp_timer driver heap pthread soc spi_flash vfs lwip spiffs experimental_cpp_component perfmon esp-tls test_utils
+TEST_EXCLUDE_COMPONENTS=bt app_update esp_pm freertos esp_hw_support esp_ipc esp_system esp_timer driver heap pthread soc spi_flash vfs lwip spiffs experimental_cpp_component perfmon test_utils
diff --git a/tools/unit-test-app/configs/default_2_s2 b/tools/unit-test-app/configs/default_2_s2
index fd7703e798..2094ab1dd5 100644
--- a/tools/unit-test-app/configs/default_2_s2
+++ b/tools/unit-test-app/configs/default_2_s2
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be excluded (esp32, esp32s2)
 CONFIG_IDF_TARGET="esp32s2"
-TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_ipc esp_pm esp_system esp_timer driver heap pthread soc spi_flash vfs experimental_cpp_component esp-tls
+TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_ipc esp_pm esp_system esp_timer driver heap pthread soc spi_flash vfs experimental_cpp_component
diff --git a/tools/unit-test-app/configs/default_2_s3 b/tools/unit-test-app/configs/default_2_s3
index 9c6dc06a2c..2a8cd2d170 100644
--- a/tools/unit-test-app/configs/default_2_s3
+++ b/tools/unit-test-app/configs/default_2_s3
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be excluded (esp32, esp32s2)
 CONFIG_IDF_TARGET="esp32s3"
-TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp32s3 esp_ipc esp_pm esp_system esp_timer driver heap pthread soc spi_flash vfs experimental_cpp_component esp-tls test_utils
+TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp32s3 esp_ipc esp_pm esp_system esp_timer driver heap pthread soc spi_flash vfs experimental_cpp_component test_utils
diff --git a/tools/unit-test-app/configs/esp_tls b/tools/unit-test-app/configs/esp_tls
deleted file mode 100644
index 39a2f95ef6..0000000000
--- a/tools/unit-test-app/configs/esp_tls
+++ /dev/null
@@ -1,5 +0,0 @@
-# As this is protocol specific, only test for one target.
-CONFIG_IDF_TARGET="esp32"
-TEST_COMPONENTS=esp-tls
-TEST_EXCLUDE_COMPONENTS=bt
-CONFIG_ESP_TLS_SERVER=y
diff --git a/tools/unit-test-app/configs/psram b/tools/unit-test-app/configs/psram
index af93785ac8..fe89f7ceb9 100644
--- a/tools/unit-test-app/configs/psram
+++ b/tools/unit-test-app/configs/psram
@@ -1,5 +1,5 @@
 CONFIG_IDF_TARGET="esp32"
-TEST_EXCLUDE_COMPONENTS=bt app_update driver esp_hw_support esp_ipc esp_pm esp_system esp_timer mbedtls spi_flash test_utils heap pthread soc experimental_cpp_component esp-tls freertos sdmmc
+TEST_EXCLUDE_COMPONENTS=bt app_update driver esp_hw_support esp_ipc esp_pm esp_system esp_timer mbedtls spi_flash test_utils heap pthread soc experimental_cpp_component freertos sdmmc
 CONFIG_SPIRAM=y
 CONFIG_ESP_INT_WDT_TIMEOUT_MS=800
 CONFIG_SPIRAM_OCCUPY_NO_HOST=y
diff --git a/tools/unit-test-app/configs/release_2 b/tools/unit-test-app/configs/release_2
index dc94dfb218..ff6954dd54 100644
--- a/tools/unit-test-app/configs/release_2
+++ b/tools/unit-test-app/configs/release_2
@@ -1,6 +1,6 @@
 # This config is split between targets since different component needs to be included (esp32, esp32s2)
 CONFIG_IDF_TARGET="esp32"
-TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_ipc esp_pm esp_system esp_timer driver heap pthread soc spi_flash vfs test_utils experimental_cpp_component esp-tls
+TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_ipc esp_pm esp_system esp_timer driver heap pthread soc spi_flash vfs test_utils experimental_cpp_component
 CONFIG_COMPILER_OPTIMIZATION_SIZE=y
 CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE=y
 CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_SILENT=y
diff --git a/tools/unit-test-app/configs/single_core_2 b/tools/unit-test-app/configs/single_core_2
index de47f6c720..01fe4ee3bb 100644
--- a/tools/unit-test-app/configs/single_core_2
+++ b/tools/unit-test-app/configs/single_core_2
@@ -1,6 +1,6 @@
 # This config is split between targets since different component needs to be excluded (esp32, esp32s2)
 CONFIG_IDF_TARGET="esp32"
-TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_system esp_pm esp_ipc esp_timer driver heap pthread soc spi_flash vfs test_utils experimental_cpp_component esp-tls
+TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_system esp_pm esp_ipc esp_timer driver heap pthread soc spi_flash vfs test_utils experimental_cpp_component
 CONFIG_MEMMAP_SMP=n
 CONFIG_FREERTOS_UNICORE=y
 CONFIG_ESP32_RTCDATA_IN_FAST_MEM=y

From d78fddd81a25fc87eae4523faddd59f6736095c0 Mon Sep 17 00:00:00 2001
From: Harshit Malpani <harshit.malpani@espressif.com>
Date: Wed, 24 Aug 2022 15:57:57 +0530
Subject: [PATCH 421/665] mbedtls: fix custom certificate bundle test case

---
 components/mbedtls/test/test_esp_crt_bundle.c | 88 +++++++++++++------
 1 file changed, 63 insertions(+), 25 deletions(-)

diff --git a/components/mbedtls/test/test_esp_crt_bundle.c b/components/mbedtls/test/test_esp_crt_bundle.c
index 1c0e3e57a2..1080863105 100644
--- a/components/mbedtls/test/test_esp_crt_bundle.c
+++ b/components/mbedtls/test/test_esp_crt_bundle.c
@@ -29,6 +29,7 @@
 
 #include "unity.h"
 #include "test_utils.h"
+#include "unity_test_utils.h"
 
 #define SERVER_ADDRESS "localhost"
 #define SERVER_PORT "4433"
@@ -51,6 +52,7 @@ extern const uint8_t wrong_sig_crt_pem_end[]   asm("_binary_wrong_sig_crt_esp32_
 extern const uint8_t correct_sig_crt_pem_start[] asm("_binary_correct_sig_crt_esp32_com_pem_start");
 extern const uint8_t correct_sig_crt_pem_end[]   asm("_binary_correct_sig_crt_esp32_com_pem_end");
 
+#define SEM_TIMEOUT 10000
 typedef struct {
     mbedtls_ssl_context ssl;
     mbedtls_net_context listen_fd;
@@ -187,7 +189,7 @@ void server_task(void *pvParameters)
 exit:
     endpoint_teardown(&server);
     xSemaphoreGive(*sema);
-    vTaskDelete(NULL);
+    vTaskSuspend(NULL);
 }
 
 
@@ -250,25 +252,58 @@ esp_err_t client_setup(mbedtls_endpoint_t *client)
     return ESP_OK;
 }
 
-int client_task(const uint8_t *bundle, size_t bundle_size, esp_crt_validate_res_t *res)
+void client_task(void *pvParameters)
 {
+    SemaphoreHandle_t *client_signal_sem = (SemaphoreHandle_t *) pvParameters;
     int ret = ESP_FAIL;
 
     mbedtls_endpoint_t client;
-
-    *res = ESP_CRT_VALIDATE_UNKNOWN;
+    esp_crt_validate_res_t res = ESP_CRT_VALIDATE_UNKNOWN;
 
     if (client_setup(&client) != ESP_OK) {
         ESP_LOGE(TAG, "SSL client setup failed");
         goto exit;
     }
 
-    esp_crt_bundle_attach(&client.conf);
-    if (bundle) {
-        /* Set a bundle different from the menuconfig bundle */
-        esp_crt_bundle_set(bundle, bundle_size);
+    /* Test with default crt bundle that doesnt contain the ca crt */
+    ESP_LOGI(TAG, "Connecting to %s:%s...", SERVER_ADDRESS, SERVER_PORT);
+    if ((ret = mbedtls_net_connect(&client.client_fd, SERVER_ADDRESS, SERVER_PORT, MBEDTLS_NET_PROTO_TCP)) != 0) {
+        ESP_LOGE(TAG, "mbedtls_net_connect returned -%x", -ret);
+        goto exit;
     }
 
+    ESP_LOGI(TAG, "Connected.");
+    mbedtls_ssl_set_bio(&client.ssl, &client.client_fd, mbedtls_net_send, mbedtls_net_recv, NULL);
+
+    ESP_LOGI(TAG, "Performing the SSL/TLS handshake with bundle that is missing the server root certificate");
+    while ( ( ret = mbedtls_ssl_handshake( &client.ssl ) ) != 0 ) {
+        if ( ret != MBEDTLS_ERR_SSL_WANT_READ && ret != MBEDTLS_ERR_SSL_WANT_WRITE ) {
+            printf( "mbedtls_ssl_handshake failed with -0x%x\n", -ret );
+            break;
+        }
+    }
+
+    ESP_LOGI(TAG, "Verifying peer X.509 certificate for bundle ...");
+    ret  = mbedtls_ssl_get_verify_result(&client.ssl);
+
+    res = (ret == 0) ? ESP_CRT_VALIDATE_OK : ESP_CRT_VALIDATE_FAIL;
+
+    if (res == ESP_CRT_VALIDATE_OK) {
+        ESP_LOGI(TAG, "Certificate verification passed!");
+    } else {
+        ESP_LOGE(TAG, "Certificate verification failed!");
+    }
+    TEST_ASSERT(res == ESP_CRT_VALIDATE_FAIL);
+
+    // Reset session before new connection
+    mbedtls_ssl_close_notify(&client.ssl);
+    mbedtls_ssl_session_reset(&client.ssl);
+    mbedtls_net_free( &client.client_fd);
+
+    /* Test with bundle that does contain the CA crt */
+    esp_crt_bundle_attach(&client.conf);
+    esp_crt_bundle_set(server_cert_bundle_start, server_cert_bundle_end - server_cert_bundle_start);
+
     ESP_LOGI(TAG, "Connecting to %s:%s...", SERVER_ADDRESS, SERVER_PORT);
     if ((ret = mbedtls_net_connect(&client.client_fd, SERVER_ADDRESS, SERVER_PORT, MBEDTLS_NET_PROTO_TCP)) != 0) {
         ESP_LOGE(TAG, "mbedtls_net_connect returned -%x", -ret);
@@ -289,14 +324,14 @@ int client_task(const uint8_t *bundle, size_t bundle_size, esp_crt_validate_res_
     ESP_LOGI(TAG, "Verifying peer X.509 certificate for bundle ...");
     ret  = mbedtls_ssl_get_verify_result(&client.ssl);
 
-    *res = (ret == 0) ? ESP_CRT_VALIDATE_OK : ESP_CRT_VALIDATE_FAIL;
+    res = (ret == 0) ? ESP_CRT_VALIDATE_OK : ESP_CRT_VALIDATE_FAIL;
 
-    if (*res == ESP_CRT_VALIDATE_OK) {
+    if (res == ESP_CRT_VALIDATE_OK) {
         ESP_LOGI(TAG, "Certificate verification passed!");
     } else {
         ESP_LOGE(TAG, "Certificate verification failed!");
     }
-
+    TEST_ASSERT(res == ESP_CRT_VALIDATE_OK);
 
     // Reset session before new connection
     mbedtls_ssl_close_notify(&client.ssl);
@@ -309,42 +344,45 @@ exit:
     mbedtls_ssl_session_reset(&client.ssl);
     esp_crt_bundle_detach(&client.conf);
     endpoint_teardown(&client);
-
-    return ret;
+    xSemaphoreGive(*client_signal_sem);
+    vTaskSuspend(NULL);
 }
 
 
 TEST_CASE("custom certificate bundle", "[mbedtls]")
 {
-   esp_crt_validate_res_t validate_res;
-
    test_case_uses_tcpip();
 
    SemaphoreHandle_t signal_sem = xSemaphoreCreateBinary();
    TEST_ASSERT_NOT_NULL(signal_sem);
 
    exit_flag = false;
-   xTaskCreate(server_task, "server task", 8192, &signal_sem, 10, NULL);
+   TaskHandle_t server_task_handle;
+   xTaskCreate(server_task, "server task", 8192, &signal_sem, 10, &server_task_handle);
 
    // Wait for the server to start up
-   if (!xSemaphoreTake(signal_sem, 10000 / portTICK_PERIOD_MS)) {
+   if (!xSemaphoreTake(signal_sem, SEM_TIMEOUT / portTICK_PERIOD_MS)) {
        TEST_FAIL_MESSAGE("signal_sem not released, server start failed");
    }
 
-   /* Test with default crt bundle that doesnt contain the ca crt */
-   client_task(NULL, 0, &validate_res);
-   TEST_ASSERT(validate_res == ESP_CRT_VALIDATE_FAIL);
+   SemaphoreHandle_t client_signal_sem = xSemaphoreCreateBinary();
+   TEST_ASSERT_NOT_NULL(client_signal_sem);
 
-   /* Test with bundle that does contain the CA crt */
-   client_task(server_cert_bundle_start, server_cert_bundle_end - server_cert_bundle_start, &validate_res);
-   TEST_ASSERT(validate_res == ESP_CRT_VALIDATE_OK);
+   TaskHandle_t client_task_handle;
+   xTaskCreate(client_task, "client task", 8192, &client_signal_sem, 10, &client_task_handle);
+
+   if (!xSemaphoreTake(client_signal_sem, SEM_TIMEOUT / portTICK_PERIOD_MS)) {
+       TEST_FAIL_MESSAGE("client_signal_sem not released, client exit failed");
+   }
+   unity_utils_task_delete(client_task_handle);
 
    exit_flag = true;
 
-   if (!xSemaphoreTake(signal_sem, 10000 / portTICK_PERIOD_MS)) {
+   if (!xSemaphoreTake(signal_sem, SEM_TIMEOUT / portTICK_PERIOD_MS)) {
        TEST_FAIL_MESSAGE("signal_sem not released, server exit failed");
    }
-
+   unity_utils_task_delete(server_task_handle);
+   vSemaphoreDelete(client_signal_sem);
    vSemaphoreDelete(signal_sem);
 }
 

From 20487e7a06135db993886129d6316f973f82f7b8 Mon Sep 17 00:00:00 2001
From: Morgan Harris <gormster@users.noreply.github.com>
Date: Thu, 8 Sep 2022 10:51:07 +1000
Subject: [PATCH 422/665] Tools: Fix export.sh failure if python is unavailable

In the latest release of macOS (and probable some other recent *nixes as well?) `python` is no longer available by default, only `python3`. This causes `export.sh` to fail as it still had a reference to plain `python`. This now works as expected.

Merges https://github.com/espressif/esp-idf/pull/9749
---
 export.fish | 2 +-
 export.sh   | 3 +--
 2 files changed, 2 insertions(+), 3 deletions(-)

diff --git a/export.fish b/export.fish
index 755aacf0d1..8944c598ad 100644
--- a/export.fish
+++ b/export.fish
@@ -47,7 +47,7 @@ function __main
     set -x PATH "$IDF_ADD_PATHS_EXTRAS":"$PATH"
 
     echo "Checking if Python packages are up to date..."
-    python "$IDF_PATH"/tools/idf_tools.py check-python-dependencies || return 1
+    "$ESP_PYTHON" "$IDF_PATH"/tools/idf_tools.py check-python-dependencies || return 1
 
     set added_path_variables
     for entry in $PATH;
diff --git a/export.sh b/export.sh
index 9eefa41549..259b1b965a 100644
--- a/export.sh
+++ b/export.sh
@@ -134,9 +134,8 @@ __main() {
     eval "${idf_exports}"
     export PATH="${IDF_ADD_PATHS_EXTRAS}:${PATH}"
 
-    __verbose "Using Python interpreter in $(which python)"
     __verbose "Checking if Python packages are up to date..."
-    python "${IDF_PATH}/tools/idf_tools.py" check-python-dependencies || return 1
+    "$ESP_PYTHON" "${IDF_PATH}/tools/idf_tools.py" check-python-dependencies || return 1
 
     if [ -n "$BASH" ]
     then

From 9f940f14f66b66402a2c6fec9e1509072784e992 Mon Sep 17 00:00:00 2001
From: zwl <zhaoweiliang@espressif.com>
Date: Wed, 14 Sep 2022 17:22:07 +0800
Subject: [PATCH 423/665] change block1 size and num for esp ble controller

---
 components/bt/host/nimble/Kconfig.in | 6 ++++--
 1 file changed, 4 insertions(+), 2 deletions(-)

diff --git a/components/bt/host/nimble/Kconfig.in b/components/bt/host/nimble/Kconfig.in
index ffdedab576..8c174af5c3 100644
--- a/components/bt/host/nimble/Kconfig.in
+++ b/components/bt/host/nimble/Kconfig.in
@@ -240,7 +240,8 @@ config BT_NIMBLE_SVC_GAP_APPEARANCE
 menu "Memory Settings"
     config BT_NIMBLE_MSYS_1_BLOCK_COUNT
         int "MSYS_1 Block Count"
-        default 12
+        default 24 if SOC_ESP_NIMBLE_CONTROLLER
+        default 12 if !SOC_ESP_NIMBLE_CONTROLLER
         help
             MSYS is a system level mbuf registry. For prepare write & prepare
             responses MBUFs are allocated out of msys_1 pool. For NIMBLE_MESH
@@ -249,7 +250,8 @@ menu "Memory Settings"
 
     config BT_NIMBLE_MSYS_1_BLOCK_SIZE
         int    "MSYS_1 Block Size"
-        default 256
+        default 128 if SOC_ESP_NIMBLE_CONTROLLER
+        default 256 if !SOC_ESP_NIMBLE_CONTROLLER
         help
                 Dynamic memory size of block 1
 

From 7edf5090ab859b11fca88a390126e92333cbaf8a Mon Sep 17 00:00:00 2001
From: Mo Fei Fei <mofeifei@espressif.com>
Date: Wed, 14 Sep 2022 21:33:50 +0800
Subject: [PATCH 424/665] Docs: Update cn trans for migration-guides/system.rst
 and api-reference/system/ulp-risc-v.rst

---
 docs/en/api-reference/system/ulp-risc-v.rst       |  4 ++--
 docs/en/migration-guides/release-5.x/system.rst   |  2 +-
 docs/zh_CN/api-reference/system/ulp-risc-v.rst    | 15 ++++++++++++++-
 .../zh_CN/migration-guides/release-5.x/system.rst | 12 ++++++++++++
 4 files changed, 29 insertions(+), 4 deletions(-)

diff --git a/docs/en/api-reference/system/ulp-risc-v.rst b/docs/en/api-reference/system/ulp-risc-v.rst
index 8978383baf..124e530e0e 100644
--- a/docs/en/api-reference/system/ulp-risc-v.rst
+++ b/docs/en/api-reference/system/ulp-risc-v.rst
@@ -101,12 +101,12 @@ To access the ULP RISC-V program variables from the main program, the generated
 Mutual Exclusion
 ^^^^^^^^^^^^^^^^
 
-If mutual exclusion is needed when accessing a variable shared between the main program and ULP then this can be achieved by using the ULP RISC-V lock API:
+If mutual exclusion is needed when accessing a variable shared between the main program and ULP, then this can be achieved by using the ULP RISC-V lock API:
 
  * :cpp:func:`ulp_riscv_lock_acquire`
  * :cpp:func:`ulp_riscv_lock_release`
 
-The ULP does not have any hardware instructions to facilitate mutual exclusion so the lock API achieves this through a software algorithm (`Peterson's algorithm <https://en.wikipedia.org/wiki/Peterson%27s_algorithm>`_).
+The ULP does not have any hardware instructions to facilitate mutual exclusion, so the lock API achieves this through a software algorithm (`Peterson's algorithm <https://en.wikipedia.org/wiki/Peterson%27s_algorithm>`_).
 
 The locks are intended to only be called from a single thread in the main program, and will not provide mutual exclusion if used simultaneously from multiple threads.
 
diff --git a/docs/en/migration-guides/release-5.x/system.rst b/docs/en/migration-guides/release-5.x/system.rst
index 81534abbc8..9c075ee0f3 100644
--- a/docs/en/migration-guides/release-5.x/system.rst
+++ b/docs/en/migration-guides/release-5.x/system.rst
@@ -153,7 +153,7 @@ The file ``portmacro_deprecated.h`` which was added to maintain backward compati
 App Update
 ----------
 
-- The functions :cpp:func:`esp_ota_get_app_description` and :cpp:func:`esp_ota_get_app_elf_sha256` have been termed as deprecated. Please use the alternative functions :cpp:func:`esp_app_get_description` and :cpp:func:`esp_app_get_elf_sha256` respectively. These functions have now been moved to a new component :component:`esp_app_format`. (Refer header file :component_file:`esp_app_desc.h <esp_app_format/include/esp_app_desc.h>`)
+- The functions :cpp:func:`esp_ota_get_app_description` and :cpp:func:`esp_ota_get_app_elf_sha256` have been termed as deprecated. Please use the alternative functions :cpp:func:`esp_app_get_description` and :cpp:func:`esp_app_get_elf_sha256` respectively. These functions have now been moved to a new component :component:`esp_app_format`. Please refer to the header file :component_file:`esp_app_desc.h <esp_app_format/include/esp_app_desc.h>`.
 
 Bootloader Support
 ------------------
diff --git a/docs/zh_CN/api-reference/system/ulp-risc-v.rst b/docs/zh_CN/api-reference/system/ulp-risc-v.rst
index 5c9156e243..da720f2b84 100644
--- a/docs/zh_CN/api-reference/system/ulp-risc-v.rst
+++ b/docs/zh_CN/api-reference/system/ulp-risc-v.rst
@@ -98,6 +98,18 @@ ULP RISC-V 协处理器代码以 C 语言（或汇编语言）编写，使用基
         ulp_measurement_count = 64;
     }
 
+互斥
+^^^^^^^
+
+如果想要互斥地访问被主程序和 ULP 程序共享的变量，则可以通过 ULP RISC-V Lock API 来实现：
+
+ * :cpp:func:`ulp_riscv_lock_acquire`
+ * :cpp:func:`ulp_riscv_lock_release`
+
+ULP 中的所有硬件指令都不支持互斥，所以 Lock API 需通过一种软件算法（`Peterson 算法 <https://zh.wikipedia.org/wiki/Peterson%E7%AE%97%E6%B3%95>`_ ）来实现互斥。
+
+注意，只能从主程序的单个线程中调用这些锁，如果多个线程同时调用，将无法启用互斥功能。
+
 启动 ULP RISC-V 程序
 -------------------------------
 
@@ -152,7 +164,6 @@ ULP RISC-V 协处理器由定时器启动，调用 :cpp:func:`ulp_riscv_run` 即
 
  * 陷阱信号：ULP RISC-V 有一个硬件陷阱，将在特定条件下触发，例如非法指令。这将导致主 CPU 被 :cpp:enumerator:`ESP_SLEEP_WAKEUP_COCPU_TRAP_TRIG` 唤醒。
 
-
 应用示例
 --------------------
 
@@ -164,3 +175,5 @@ API 参考
 -------------
 
 .. include-build-file:: inc/ulp_riscv.inc
+.. include-build-file:: inc/ulp_riscv_lock_shared.inc
+.. include-build-file:: inc/ulp_riscv_lock.inc
diff --git a/docs/zh_CN/migration-guides/release-5.x/system.rst b/docs/zh_CN/migration-guides/release-5.x/system.rst
index 9fa7bb5903..342052b249 100644
--- a/docs/zh_CN/migration-guides/release-5.x/system.rst
+++ b/docs/zh_CN/migration-guides/release-5.x/system.rst
@@ -149,3 +149,15 @@ FreeRTOS 移植相关的宏
 - ``vPortCPUAcquireMutex()`` 已被移除，请使用 ``spinlock_acquire()`` 函数。
 - ``vPortCPUAcquireMutexTimeout()`` 已被移除，请使用 ``spinlock_acquire()`` 函数。
 - ``vPortCPUReleaseMutex()`` 已被移除，请使用 ``spinlock_release()`` 函数。
+
+应用程序更新
+------------
+
+- 函数 :cpp:func:`esp_ota_get_app_description` 和 :cpp:func:`esp_ota_get_app_elf_sha256` 已被弃用，请分别使用 :cpp:func:`esp_app_get_description` 和 :cpp:func:`esp_app_get_elf_sha256` 函数来代替。这些函数已被移至新组件 :component:`esp_app_format`。请参考头文件 :component_file:`esp_app_desc.h <esp_app_format/include/esp_app_desc.h>`。
+
+引导加载程序支持
+----------------
+
+- :cpp:type:`esp_app_desc_t` 结构体此前在 :component_file:`esp_app_format.h <bootloader_support/include/esp_app_format.h>` 中声明，现在在 :component_file:`esp_app_desc.h <esp_app_format/include/esp_app_desc.h>` 中声明。
+
+- 函数 :cpp:func:`bootloader_common_get_partition_description` 已更新为私有函数，请使用代替函数 :cpp:func:`esp_ota_get_partition_description`。注意，此函数的第一个参数为 :cpp:type:`esp_partition_t`，而非 :cpp:type:`esp_partition_pos_t`。

From 77600531384f84ab5b95f057c0c7bd878f317266 Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Wed, 14 Sep 2022 13:42:11 +0800
Subject: [PATCH 425/665] gptimer: incerase example test threshold

---
 .../peripherals/timer_group/gptimer/pytest_gptimer_example.py   | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/examples/peripherals/timer_group/gptimer/pytest_gptimer_example.py b/examples/peripherals/timer_group/gptimer/pytest_gptimer_example.py
index 0aa647f6aa..309beee822 100644
--- a/examples/peripherals/timer_group/gptimer/pytest_gptimer_example.py
+++ b/examples/peripherals/timer_group/gptimer/pytest_gptimer_example.py
@@ -12,7 +12,7 @@ def test_gptimer_example(dut: Dut) -> None:
     dut.expect_exact('Start timer, stop it at alarm event', timeout=5)
     res = dut.expect(r'Timer stopped, count=(\d+)', timeout=30)
     stopped_count = res.group(1).decode('utf8')
-    assert (1000000 - 10) < int(stopped_count) < (1000000 + 10)
+    assert (1000000 - 20) < int(stopped_count) < (1000000 + 20)
 
     dut.expect_exact('Set count value')
     dut.expect_exact('Get count value')

From 5f550b2a134f7eec33271e7a8cacaf93e219e6ce Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Tue, 13 Sep 2022 15:54:05 +0800
Subject: [PATCH 426/665] rmt,gptimer: don't support rc_fast clock source for
 c6 and h2

The RC_FAST clock source on ESP32C6 and ESP32H2 can't be calibrated.
Which makes it impossible to work stable for peripherals like timer, RMT
---
 components/driver/gptimer.c                         | 13 -------------
 components/hal/esp32h2/include/hal/rmt_ll.h         |  6 ------
 .../soc/esp32c6/include/soc/Kconfig.soc_caps.in     |  8 --------
 components/soc/esp32c6/include/soc/clk_tree_defs.h  |  3 +--
 components/soc/esp32c6/include/soc/soc_caps.h       |  2 --
 .../soc/esp32h2/include/soc/Kconfig.soc_caps.in     |  4 ----
 components/soc/esp32h2/include/soc/clk_tree_defs.h  |  3 +--
 components/soc/esp32h2/include/soc/soc_caps.h       |  1 -
 8 files changed, 2 insertions(+), 38 deletions(-)

diff --git a/components/driver/gptimer.c b/components/driver/gptimer.c
index 358d2e7d9a..a278ee3888 100644
--- a/components/driver/gptimer.c
+++ b/components/driver/gptimer.c
@@ -214,12 +214,6 @@ esp_err_t gptimer_del_timer(gptimer_handle_t timer)
     int timer_id = timer->timer_id;
     ESP_LOGD(TAG, "del timer (%d,%d)", group_id, timer_id);
     timer_hal_deinit(&timer->hal);
-    // [refactor-todo]: replace the following code with clk_tree_acquire/release, and call them in gptimer_enable/disable
-#if SOC_TIMER_GROUP_SUPPORT_RC_FAST
-    if (timer->clk_src == GPTIMER_CLK_SRC_RC_FAST) {
-        periph_rtc_dig_clk8m_disable();
-    }
-#endif
     // recycle memory resource
     ESP_RETURN_ON_ERROR(gptimer_destory(timer), TAG, "destory gptimer failed");
     return ESP_OK;
@@ -475,13 +469,6 @@ static esp_err_t gptimer_select_periph_clock(gptimer_t *timer, gptimer_clock_sou
         counter_src_hz = esp_clk_xtal_freq();
         break;
 #endif // SOC_TIMER_GROUP_SUPPORT_XTAL
-#if SOC_TIMER_GROUP_SUPPORT_RC_FAST
-    case GPTIMER_CLK_SRC_RC_FAST:
-        // periph_rtc_dig_clk8m_enable must be called before periph_rtc_dig_clk8m_get_freq, to ensure a calibration is done
-        periph_rtc_dig_clk8m_enable();
-        periph_src_clk_hz = periph_rtc_dig_clk8m_get_freq();
-        break;
-#endif // SOC_TIMER_GROUP_SUPPORT_RC_FAST
     default:
         ESP_RETURN_ON_FALSE(false, ESP_ERR_NOT_SUPPORTED, TAG, "clock source %d is not support", src_clk);
         break;
diff --git a/components/hal/esp32h2/include/hal/rmt_ll.h b/components/hal/esp32h2/include/hal/rmt_ll.h
index 5e9a3f38e0..5d18929689 100644
--- a/components/hal/esp32h2/include/hal/rmt_ll.h
+++ b/components/hal/esp32h2/include/hal/rmt_ll.h
@@ -98,9 +98,6 @@ static inline void rmt_ll_set_group_clock_src(rmt_dev_t *dev, uint32_t channel,
     case RMT_CLK_SRC_AHB:
         dev->sys_conf.sclk_sel = 1;
         break;
-    case RMT_CLK_SRC_RC_FAST:
-        dev->sys_conf.sclk_sel = 2;
-        break;
     case RMT_CLK_SRC_XTAL:
         dev->sys_conf.sclk_sel = 3;
         break;
@@ -742,9 +739,6 @@ static inline rmt_clock_source_t rmt_ll_get_group_clock_src(rmt_dev_t *dev, uint
     case 1:
         clk_src = RMT_CLK_SRC_AHB;
         break;
-    case 2:
-        clk_src = RMT_CLK_SRC_RC_FAST;
-        break;
     case 3:
         clk_src = RMT_CLK_SRC_XTAL;
         break;
diff --git a/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in b/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
index c654e5472c..e0f924e5ba 100644
--- a/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
@@ -419,10 +419,6 @@ config SOC_RMT_SUPPORT_APB
     bool
     default y
 
-config SOC_RMT_SUPPORT_RC_FAST
-    bool
-    default y
-
 config SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH
     int
     default 128
@@ -603,10 +599,6 @@ config SOC_TIMER_GROUP_SUPPORT_APB
     bool
     default y
 
-config SOC_TIMER_GROUP_SUPPORT_RC_FAST
-    bool
-    default y
-
 config SOC_TIMER_GROUP_TOTAL_TIMERS
     int
     default 2
diff --git a/components/soc/esp32c6/include/soc/clk_tree_defs.h b/components/soc/esp32c6/include/soc/clk_tree_defs.h
index 737c140943..07e8e9b0c5 100644
--- a/components/soc/esp32c6/include/soc/clk_tree_defs.h
+++ b/components/soc/esp32c6/include/soc/clk_tree_defs.h
@@ -131,7 +131,7 @@ typedef enum {
 #if CONFIG_IDF_ENV_FPGA
 #define SOC_GPTIMER_CLKS {SOC_MOD_CLK_XTAL}
 #else
-#define SOC_GPTIMER_CLKS {SOC_MOD_CLK_APB, SOC_MOD_CLK_XTAL, SOC_MOD_CLK_RC_FAST}
+#define SOC_GPTIMER_CLKS {SOC_MOD_CLK_APB, SOC_MOD_CLK_XTAL}
 #endif
 
 /**
@@ -140,7 +140,6 @@ typedef enum {
 typedef enum {
     GPTIMER_CLK_SRC_APB = SOC_MOD_CLK_APB,         /*!< Select APB as the source clock */
     GPTIMER_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL,       /*!< Select XTAL as the source clock */
-    GPTIMER_CLK_SRC_RC_FAST = SOC_MOD_CLK_RC_FAST, /*!< Select RC_FAST as the source clock */
 #if CONFIG_IDF_ENV_FPGA
     GPTIMER_CLK_SRC_DEFAULT = SOC_MOD_CLK_XTAL,    /*!< Select XTAL as the default choice */
 #else
diff --git a/components/soc/esp32c6/include/soc/soc_caps.h b/components/soc/esp32c6/include/soc/soc_caps.h
index 46836c604f..a68587ac8c 100644
--- a/components/soc/esp32c6/include/soc/soc_caps.h
+++ b/components/soc/esp32c6/include/soc/soc_caps.h
@@ -229,7 +229,6 @@
 #define SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY  1  /*!< TX carrier can be modulated to data phase only */
 #define SOC_RMT_SUPPORT_XTAL                  1  /*!< Support set XTAL clock as the RMT clock source */
 #define SOC_RMT_SUPPORT_APB                   1  /*!< Support set APB as the RMT clock source */
-#define SOC_RMT_SUPPORT_RC_FAST               1  /*!< Support set RC_FAST clock as the RMT clock source */
 
 // TODO: IDF-5348 (Copy from esp32c3, need check)
 /*-------------------------- RTC CAPS --------------------------------------*/
@@ -328,7 +327,6 @@
 #define SOC_TIMER_GROUP_COUNTER_BIT_WIDTH (54)
 #define SOC_TIMER_GROUP_SUPPORT_XTAL      (1)
 #define SOC_TIMER_GROUP_SUPPORT_APB       (1)
-#define SOC_TIMER_GROUP_SUPPORT_RC_FAST   (1)
 #define SOC_TIMER_GROUP_TOTAL_TIMERS      (2)
 #define SOC_TIMER_SUPPORT_ETM             (1)
 
diff --git a/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in b/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in
index 00ba06cf98..f1c61bf610 100644
--- a/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in
@@ -451,10 +451,6 @@ config SOC_RMT_SUPPORT_AHB
     bool
     default y
 
-config SOC_RMT_SUPPORT_RC_FAST
-    bool
-    default y
-
 config SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH
     int
     default 128
diff --git a/components/soc/esp32h2/include/soc/clk_tree_defs.h b/components/soc/esp32h2/include/soc/clk_tree_defs.h
index 1b19e0c78f..9b8afbcb92 100644
--- a/components/soc/esp32h2/include/soc/clk_tree_defs.h
+++ b/components/soc/esp32h2/include/soc/clk_tree_defs.h
@@ -158,14 +158,13 @@ typedef enum {
 /**
  * @brief Array initializer for all supported clock sources of RMT
  */
-#define SOC_RMT_CLKS {SOC_MOD_CLK_AHB, SOC_MOD_CLK_RC_FAST, SOC_MOD_CLK_XTAL}
+#define SOC_RMT_CLKS {SOC_MOD_CLK_AHB, SOC_MOD_CLK_XTAL}
 
 /**
  * @brief Type of RMT clock source
  */
 typedef enum {
     RMT_CLK_SRC_AHB = SOC_MOD_CLK_AHB,         /*!< Select AHB clock as the source clock */
-    RMT_CLK_SRC_RC_FAST = SOC_MOD_CLK_RC_FAST, /*!< Select RC_FAST as the source clock */
     RMT_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL,       /*!< Select XTAL as the source clock */
     RMT_CLK_SRC_DEFAULT = SOC_MOD_CLK_AHB,     /*!< Select AHB as the default choice */
 } soc_periph_rmt_clk_src_t;
diff --git a/components/soc/esp32h2/include/soc/soc_caps.h b/components/soc/esp32h2/include/soc/soc_caps.h
index 41348c93f8..6980f32fcb 100644
--- a/components/soc/esp32h2/include/soc/soc_caps.h
+++ b/components/soc/esp32h2/include/soc/soc_caps.h
@@ -218,7 +218,6 @@
 #define SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY  1  /*!< TX carrier can be modulated to data phase only */
 #define SOC_RMT_SUPPORT_XTAL                  1  /*!< Support set XTAL clock as the RMT clock source */
 #define SOC_RMT_SUPPORT_AHB                   1  /*!< Support set AHB clock as the RMT clock source */
-#define SOC_RMT_SUPPORT_RC_FAST               1  /*!< Support set RC_FAST clock as the RMT clock source */
 
 /*-------------------------- RTC CAPS --------------------------------------*/
 #define SOC_RTC_CNTL_CPU_PD_DMA_BUS_WIDTH       (128)

From 131b28314e783cab0049de9a6bd6e64ade588e1b Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Martin=20Ga=C5=88o?= <martin.gano@espressif.com>
Date: Tue, 13 Sep 2022 20:09:40 +0200
Subject: [PATCH 427/665] fatfsgen.py: fixed missing NULL terminator

---
 components/fatfs/fatfs_utils/fs_object.py           | 2 +-
 components/fatfs/fatfs_utils/long_filename_utils.py | 7 ++++++-
 components/fatfs/fatfs_utils/utils.py               | 7 ++-----
 3 files changed, 9 insertions(+), 7 deletions(-)

diff --git a/components/fatfs/fatfs_utils/fs_object.py b/components/fatfs/fatfs_utils/fs_object.py
index 9d68eb27b5..61a0f3a57f 100644
--- a/components/fatfs/fatfs_utils/fs_object.py
+++ b/components/fatfs/fatfs_utils/fs_object.py
@@ -210,7 +210,7 @@ class Directory:
         entries_count: int = get_required_lfn_entries_count(lfn_full_name)
 
         # entries in long file name entries chain starts with the last entry
-        split_names_reversed = reversed(list(enumerate(split_name_to_lfn_entries(lfn_full_name, entries_count))))
+        split_names_reversed = list(reversed(list(enumerate(split_name_to_lfn_entries(lfn_full_name, entries_count)))))
         for i, name_split_to_entry in split_names_reversed:
             order: int = i + 1
             blocks_: List[bytes] = split_name_to_lfn_entry_blocks(name_split_to_entry)
diff --git a/components/fatfs/fatfs_utils/long_filename_utils.py b/components/fatfs/fatfs_utils/long_filename_utils.py
index ccd63b5317..f28816d74c 100644
--- a/components/fatfs/fatfs_utils/long_filename_utils.py
+++ b/components/fatfs/fatfs_utils/long_filename_utils.py
@@ -85,4 +85,9 @@ def build_lfn_full_name(name: str, extension: str) -> str:
     The extension is optional, and the long filename entry explicitly specifies it,
     on the opposite as for short file names.
     """
-    return f'{name}.{extension}' if len(extension) > 0 else name
+    lfn_record: str = f'{name}.{extension}' if len(extension) > 0 else name
+    # the name must be terminated with NULL terminator
+    # if it doesn't fit into the set of long name directory entries
+    if len(lfn_record) % Entry.CHARS_PER_ENTRY != 0:
+        return lfn_record + chr(0)
+    return lfn_record
diff --git a/components/fatfs/fatfs_utils/utils.py b/components/fatfs/fatfs_utils/utils.py
index 0dec3801cd..72e3e0dee5 100644
--- a/components/fatfs/fatfs_utils/utils.py
+++ b/components/fatfs/fatfs_utils/utils.py
@@ -119,14 +119,11 @@ def lfn_checksum(short_entry_name: str) -> int:
 
 def convert_to_utf16_and_pad(content: str,
                              expected_size: int,
-                             pad: bytes = FULL_BYTE,
-                             terminator: bytes = b'\x00\x00') -> bytes:
+                             pad: bytes = FULL_BYTE) -> bytes:
     # we need to get rid of the Byte order mark 0xfeff or 0xfffe, fatfs does not use it
     bom_utf16: bytes = b'\xfe\xff'
     encoded_content_utf16: bytes = content.encode(LONG_NAMES_ENCODING)[len(bom_utf16):]
-    terminated_encoded_content_utf16: bytes = (encoded_content_utf16 + terminator) if (2 * expected_size > len(
-        encoded_content_utf16) > 0) else encoded_content_utf16
-    return terminated_encoded_content_utf16.ljust(2 * expected_size, pad)
+    return encoded_content_utf16.ljust(2 * expected_size, pad)
 
 
 def split_to_name_and_extension(full_name: str) -> Tuple[str, str]:

From fd325c9fa2891b974de4b3c15fedf46019dd1535 Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Thu, 15 Sep 2022 10:53:35 +0800
Subject: [PATCH 428/665] fast_gpio: bring up fast gpio driver on esp32c6

---
 .../esp32c6/include/hal/dedic_gpio_cpu_ll.h   | 55 +++++++++++++++++++
 components/soc/esp32c6/CMakeLists.txt         |  1 -
 .../esp32c6/include/soc/Kconfig.soc_caps.in   |  4 ++
 components/soc/esp32c6/include/soc/soc_caps.h |  3 +-
 4 files changed, 60 insertions(+), 3 deletions(-)
 create mode 100644 components/hal/esp32c6/include/hal/dedic_gpio_cpu_ll.h

diff --git a/components/hal/esp32c6/include/hal/dedic_gpio_cpu_ll.h b/components/hal/esp32c6/include/hal/dedic_gpio_cpu_ll.h
new file mode 100644
index 0000000000..0b08505346
--- /dev/null
+++ b/components/hal/esp32c6/include/hal/dedic_gpio_cpu_ll.h
@@ -0,0 +1,55 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#include <stdint.h>
+#include "riscv/csr.h"
+
+/*fast gpio*/
+#define CSR_GPIO_OEN_USER   0x803
+#define CSR_GPIO_IN_USER    0x804
+#define CSR_GPIO_OUT_USER   0x805
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+__attribute__((always_inline))
+static inline void dedic_gpio_cpu_ll_enable_output(uint32_t mask)
+{
+    RV_WRITE_CSR(CSR_GPIO_OEN_USER, mask);
+}
+
+static inline void dedic_gpio_cpu_ll_write_all(uint32_t value)
+{
+    RV_WRITE_CSR(CSR_GPIO_OUT_USER, value);
+}
+
+__attribute__((always_inline))
+static inline uint32_t dedic_gpio_cpu_ll_read_in(void)
+{
+    uint32_t value = RV_READ_CSR(CSR_GPIO_IN_USER);
+    return value;
+}
+
+__attribute__((always_inline))
+static inline uint32_t dedic_gpio_cpu_ll_read_out(void)
+{
+    uint32_t value = RV_READ_CSR(CSR_GPIO_OUT_USER);
+    return value;
+}
+
+__attribute__((always_inline))
+static inline void dedic_gpio_cpu_ll_write_mask(uint32_t mask, uint32_t value)
+{
+    RV_SET_CSR(CSR_GPIO_OUT_USER, mask & value);
+    RV_CLEAR_CSR(CSR_GPIO_OUT_USER, mask & ~(value));
+}
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/CMakeLists.txt b/components/soc/esp32c6/CMakeLists.txt
index 56d16c0e71..be4b01b78f 100644
--- a/components/soc/esp32c6/CMakeLists.txt
+++ b/components/soc/esp32c6/CMakeLists.txt
@@ -18,7 +18,6 @@ set(srcs
 # ESP32C6-TODO
 list(REMOVE_ITEM srcs
         "adc_periph.c"                  # TODO: IDF-5310
-        "dedic_gpio_periph.c"           # TODO: IDF-5331
         "ledc_periph.c"                 # TODO: IDF-5328
         "i2s_periph.c"                  # TODO: IDF-5314
         "i2c_periph.c"                  # TODO: IDF-5326
diff --git a/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in b/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
index c654e5472c..80d7c073a7 100644
--- a/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
@@ -3,6 +3,10 @@
 # using gen_soc_caps_kconfig.py, do not edit manually
 #####################################################
 
+config SOC_DEDICATED_GPIO_SUPPORTED
+    bool
+    default y
+
 config SOC_GDMA_SUPPORTED
     bool
     default y
diff --git a/components/soc/esp32c6/include/soc/soc_caps.h b/components/soc/esp32c6/include/soc/soc_caps.h
index 46836c604f..1732c80996 100644
--- a/components/soc/esp32c6/include/soc/soc_caps.h
+++ b/components/soc/esp32c6/include/soc/soc_caps.h
@@ -26,7 +26,7 @@
 
 /*-------------------------- COMMON CAPS ---------------------------------------*/
 // #define SOC_ADC_SUPPORTED               1 // TODO: IDF-5310
-// #define SOC_DEDICATED_GPIO_SUPPORTED    1 // TODO: IDF-5331
+#define SOC_DEDICATED_GPIO_SUPPORTED    1
 #define SOC_GDMA_SUPPORTED              1
 #define SOC_PCNT_SUPPORTED              1
 // #define SOC_TWAI_SUPPORTED              1 // TODO: IDF-5313
@@ -161,7 +161,6 @@
 // Support to configure sleep status
 #define SOC_GPIO_SUPPORT_SLP_SWITCH  (1)
 
-// TODO: IDF-5331 (Copy from esp32c3, need check)
 /*-------------------------- Dedicated GPIO CAPS -----------------------------*/
 #define SOC_DEDIC_GPIO_OUT_CHANNELS_NUM (8) /*!< 8 outward channels on each CPU core */
 #define SOC_DEDIC_GPIO_IN_CHANNELS_NUM  (8) /*!< 8 inward channels on each CPU core */

From 53c7dd4efc619342ddebd3c938547044506bef84 Mon Sep 17 00:00:00 2001
From: Omar Chebib <omar.chebib@espressif.com>
Date: Thu, 7 Jul 2022 14:54:15 +0800
Subject: [PATCH 429/665] WDT: implement interrupt wdt and task wdt for
 ESP32-C2

ESP32-C2 has a single group timer, thus it will use it for the interrupt watchdog,
which is more critical than the task watchdog. The latter is implement in
software thanks to the `esp_timer`component.
---
 .gitlab/ci/target-test.yml                    |   2 +-
 components/esp_event/test/test_event.c        |   3 -
 components/esp_hw_support/sleep_modes.c       |  16 +
 components/esp_pm/linker.lf                   |   5 +-
 components/esp_system/CMakeLists.txt          |   5 +-
 components/esp_system/Kconfig                 |  36 ++-
 components/esp_system/crosscore_int.c         |   4 +
 .../include/esp_private/esp_int_wdt.h         |  22 ++
 .../include/esp_private/esp_task_wdt.h        |  46 +++
 .../include/esp_private/system_internal.h     |  32 +-
 components/esp_system/include/esp_task_wdt.h  |  14 +-
 components/esp_system/int_wdt.c               |  22 +-
 components/esp_system/panic.c                 |   1 +
 .../esp_system/port/arch/riscv/panic_arch.c   |   3 +-
 components/esp_system/task_wdt.c              | 302 +++++++++++++-----
 .../esp_system/test/test_reset_reason.c       |   2 +
 components/esp_system/test/test_task_wdt.c    |  12 +-
 components/esp_timer/src/esp_timer.c          |  43 +++
 components/espcoredump/src/core_dump_common.c |   4 +
 .../FreeRTOS-Kernel-SMP/portable/riscv/port.c |   6 +-
 .../portable/xtensa/port.c                    |   2 +-
 .../FreeRTOS-Kernel/portable/port_common.c    |   2 +-
 components/mbedtls/test/test_rsa.c            |   8 +-
 components/riscv/vectors.S                    |   4 +-
 components/soc/esp32/include/soc/soc.h        |   3 +
 components/soc/esp32c2/include/soc/soc.h      |   5 +-
 .../esp32c2/include/soc/timer_group_struct.h  |   8 +-
 components/soc/esp32c3/include/soc/soc.h      |   3 +
 components/soc/esp32h2/include/soc/soc.h      |   3 +
 components/soc/esp32s2/include/soc/soc.h      |   3 +
 components/soc/esp32s3/include/soc/soc.h      |   3 +
 docs/docs_not_updated/esp32c2.txt             |   1 -
 docs/en/api-reference/system/wdts.rst         |  17 +-
 .../migration-guides/release-5.x/system.rst   |   2 +
 .../main/task_watchdog_example_main.c         |   8 +-
 tools/ci/check_copyright_ignore.txt           |   1 -
 tools/unit-test-app/sdkconfig.defaults        |   2 +-
 37 files changed, 500 insertions(+), 155 deletions(-)
 create mode 100644 components/esp_system/include/esp_private/esp_task_wdt.h

diff --git a/.gitlab/ci/target-test.yml b/.gitlab/ci/target-test.yml
index a3fefcdd34..cc588b04a7 100644
--- a/.gitlab/ci/target-test.yml
+++ b/.gitlab/ci/target-test.yml
@@ -1015,7 +1015,7 @@ UT_S2_SDSPI:
 
 UT_C2:
   extends: .unit_test_esp32c2_template
-  parallel: 21
+  parallel: 22
   tags:
     - ESP32C2_IDF
     - UT_T1_1
diff --git a/components/esp_event/test/test_event.c b/components/esp_event/test/test_event.c
index bea936eb9e..4e60673273 100644
--- a/components/esp_event/test/test_event.c
+++ b/components/esp_event/test/test_event.c
@@ -22,8 +22,6 @@
 #include "test_utils.h"
 
 
-#if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)
-//IDF-4035
 static const char* TAG = "test_event";
 
 #define TEST_CONFIG_ITEMS_TO_REGISTER        5
@@ -2021,4 +2019,3 @@ TEST_CASE("can post events from interrupt handler", "[event]")
 }
 
 #endif // CONFIG_ESP_EVENT_POST_FROM_ISR
-#endif //!TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)
diff --git a/components/esp_hw_support/sleep_modes.c b/components/esp_hw_support/sleep_modes.c
index 304c7090ed..e2c35afa0c 100644
--- a/components/esp_hw_support/sleep_modes.c
+++ b/components/esp_hw_support/sleep_modes.c
@@ -48,6 +48,7 @@
 #include "esp_private/sleep_retention.h"
 #include "esp_private/esp_clk.h"
 #include "esp_private/startup_internal.h"
+#include "esp_private/esp_task_wdt.h"
 
 #ifdef CONFIG_IDF_TARGET_ESP32
 #include "esp32/rom/cache.h"
@@ -663,6 +664,13 @@ static inline bool can_power_down_vddsdio(const uint32_t vddsdio_pd_sleep_durati
 
 esp_err_t esp_light_sleep_start(void)
 {
+#if CONFIG_ESP_TASK_WDT_USE_ESP_TIMER
+    esp_err_t timerret = ESP_OK;
+
+    /* If a task watchdog timer is running, we have to stop it. */
+    timerret = esp_task_wdt_stop();
+#endif // CONFIG_ESP_TASK_WDT_USE_ESP_TIMER
+
     s_config.ccount_ticks_record = esp_cpu_get_cycle_count();
     static portMUX_TYPE light_sleep_lock = portMUX_INITIALIZER_UNLOCKED;
     portENTER_CRITICAL(&light_sleep_lock);
@@ -821,6 +829,14 @@ esp_err_t esp_light_sleep_start(void)
     }
     portEXIT_CRITICAL(&light_sleep_lock);
     s_config.sleep_time_overhead_out = (esp_cpu_get_cycle_count() - s_config.ccount_ticks_record) / (esp_clk_cpu_freq() / 1000000ULL);
+
+#if CONFIG_ESP_TASK_WDT_USE_ESP_TIMER
+    /* Restart the Task Watchdog timer as it was stopped before sleeping. */
+    if (timerret == ESP_OK) {
+        esp_task_wdt_restart();
+    }
+#endif // CONFIG_ESP_TASK_WDT_USE_ESP_TIMER
+
     return err;
 }
 
diff --git a/components/esp_pm/linker.lf b/components/esp_pm/linker.lf
index aa1fd12da9..35cdb1141e 100644
--- a/components/esp_pm/linker.lf
+++ b/components/esp_pm/linker.lf
@@ -33,7 +33,7 @@ entries:
         freertos_hooks:esp_vApplicationIdleHook (noflash)
     if PM_SLP_IRAM_OPT = y:
         task_wdt:idle_hook_cb (noflash)
-        task_wdt:reset_hw_timer (noflash)
+        task_wdt:task_wdt_timer_feed (noflash)
         task_wdt:find_entry_and_check_all_reset (noflash)
         task_wdt:find_entry_from_task_handle_and_check_all_reset (noflash)
         task_wdt:esp_task_wdt_reset (noflash)
@@ -43,6 +43,9 @@ entries:
 archive: libesp_timer.a
 entries:
     if PM_SLP_IRAM_OPT = y:
+        # esp_timer_feed is called from task_wdt_timer_feed, so put it
+        # in IRAM if task_wdt_timer_feed itself is in IRAM.
+        esp_timer:esp_timer_feed (noflash)
         if ESP_TIMER_IMPL_TG0_LAC = y:
             esp_timer_impl_lac:esp_timer_impl_lock (noflash)
             esp_timer_impl_lac:esp_timer_impl_unlock (noflash)
diff --git a/components/esp_system/CMakeLists.txt b/components/esp_system/CMakeLists.txt
index 5e7e8e3c2f..b2f63c7d37 100644
--- a/components/esp_system/CMakeLists.txt
+++ b/components/esp_system/CMakeLists.txt
@@ -21,11 +21,14 @@ else()
             "startup.c"
             "system_time.c"
             "stack_check.c"
-            "task_wdt.c"
             "ubsan.c"
             "xt_wdt.c"
             "debug_stubs.c")
 
+    if(CONFIG_ESP_TASK_WDT)
+        list(APPEND srcs "task_wdt.c")
+    endif()
+
     if(CONFIG_ESP_SYSTEM_USE_EH_FRAME)
         list(APPEND srcs "eh_frame_parser.c")
     endif()
diff --git a/components/esp_system/Kconfig b/components/esp_system/Kconfig
index 255bb490b6..357f364b2a 100644
--- a/components/esp_system/Kconfig
+++ b/components/esp_system/Kconfig
@@ -370,7 +370,6 @@ menu "ESP System Settings"
 
     config ESP_INT_WDT
         bool "Interrupt watchdog"
-        default n if IDF_TARGET_ESP32C2 # add support in IDF-4114
         default y
         help
             This watchdog timer can detect if the FreeRTOS tick interrupt has not been called for a certain time,
@@ -395,18 +394,35 @@ menu "ESP System Settings"
             Also detect if interrupts on CPU 1 are disabled for too long.
 
     config ESP_TASK_WDT
-        bool "Initialize Task Watchdog Timer on startup"
+        bool "Enable Task Watchdog Timer"
         default y
         select FREERTOS_ENABLE_TASK_SNAPSHOT
         help
             The Task Watchdog Timer can be used to make sure individual tasks are still
-            running. Enabling this option will cause the Task Watchdog Timer to be
-            initialized automatically at startup. The Task Watchdog timer can be
-            initialized after startup as well (see Task Watchdog Timer API Reference)
+            running. Enabling this option will enable the Task Watchdog Timer. It can be
+            either initialized automatically at startup or initialized after startup
+            (see Task Watchdog Timer API Reference)
+
+    config ESP_TASK_WDT_USE_ESP_TIMER
+        # Software implementation of Task Watchdog, handy for targets with only a single
+        # Timer Group, such as the ESP32-C2
+        bool
+        depends on ESP_TASK_WDT
+        default y if IDF_TARGET_ESP32C2
+        default n if !IDF_TARGET_ESP32C2
+        select ESP_TIMER_SUPPORTS_ISR_DISPATCH_METHOD
+
+    config ESP_TASK_WDT_INIT
+        bool "Initialize Task Watchdog Timer on startup"
+        depends on ESP_TASK_WDT
+        default y
+        help
+            Enabling this option will cause the Task Watchdog Timer to be initialized
+            automatically at startup.
 
     config ESP_TASK_WDT_PANIC
         bool "Invoke panic handler on Task Watchdog timeout"
-        depends on ESP_TASK_WDT
+        depends on ESP_TASK_WDT_INIT
         default n
         help
             If this option is enabled, the Task Watchdog Timer will be configured to
@@ -415,7 +431,7 @@ menu "ESP System Settings"
 
     config ESP_TASK_WDT_TIMEOUT_S
         int "Task Watchdog timeout period (seconds)"
-        depends on ESP_TASK_WDT
+        depends on ESP_TASK_WDT_INIT
         range 1 60
         default 5
         help
@@ -424,7 +440,7 @@ menu "ESP System Settings"
 
     config ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0
         bool "Watch CPU0 Idle Task"
-        depends on ESP_TASK_WDT
+        depends on ESP_TASK_WDT_INIT
         default y
         help
             If this option is enabled, the Task Watchdog Timer will watch the CPU0
@@ -435,10 +451,10 @@ menu "ESP System Settings"
 
     config ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1
         bool "Watch CPU1 Idle Task"
-        depends on ESP_TASK_WDT && !FREERTOS_UNICORE
+        depends on ESP_TASK_WDT_INIT && !FREERTOS_UNICORE
         default y
         help
-            If this option is enabled, the Task Wtachdog Timer will wach the CPU1
+            If this option is enabled, the Task Watchdog Timer will wach the CPU1
             Idle Task.
 
     config ESP_XT_WDT
diff --git a/components/esp_system/crosscore_int.c b/components/esp_system/crosscore_int.c
index 9f7535c785..3799ddfbc4 100644
--- a/components/esp_system/crosscore_int.c
+++ b/components/esp_system/crosscore_int.c
@@ -96,12 +96,14 @@ static void IRAM_ATTR esp_crosscore_isr(void *arg) {
         esp_backtrace_print(100);
     }
 
+#if CONFIG_ESP_TASK_WDT
     if (my_reason_val & REASON_TWDT_ABORT) {
         extern void task_wdt_timeout_abort_xtensa(bool);
         /* Called from a crosscore interrupt, thus, we are not the core that received
          * the TWDT interrupt, call the function with `false` as a parameter. */
         task_wdt_timeout_abort_xtensa(false);
     }
+#endif // CONFIG_ESP_TASK_WDT
 #endif // CONFIG_IDF_TARGET_ARCH_XTENSA
 }
 
@@ -171,7 +173,9 @@ void IRAM_ATTR esp_crosscore_int_send_print_backtrace(int core_id)
     esp_crosscore_int_send(core_id, REASON_PRINT_BACKTRACE);
 }
 
+#if CONFIG_ESP_TASK_WDT
 void IRAM_ATTR esp_crosscore_int_send_twdt_abort(int core_id) {
     esp_crosscore_int_send(core_id, REASON_TWDT_ABORT);
 }
+#endif // CONFIG_ESP_TASK_WDT
 #endif
diff --git a/components/esp_system/include/esp_private/esp_int_wdt.h b/components/esp_system/include/esp_private/esp_int_wdt.h
index 38cd30bb7b..18746d0298 100644
--- a/components/esp_system/include/esp_private/esp_int_wdt.h
+++ b/components/esp_system/include/esp_private/esp_int_wdt.h
@@ -6,10 +6,32 @@
 
 #pragma once
 
+#include "system_internal.h"
+#include "soc/periph_defs.h"
+
 #ifdef __cplusplus
 extern "C" {
 #endif
 
+#if SOC_TIMER_GROUPS > 1
+
+/* If we have two hardware timer groups, use the second one for interrupt watchdog. */
+#define WDT_LEVEL_INTR_SOURCE   ETS_TG1_WDT_LEVEL_INTR_SOURCE
+#define IWDT_PRESCALER          MWDT1_TICK_PRESCALER   // Tick period of 500us if WDT source clock is 80MHz
+#define IWDT_TICKS_PER_US       MWDT1_TICKS_PER_US
+#define IWDT_INSTANCE           WDT_MWDT1
+#define IWDT_INITIAL_TIMEOUT_S  5
+
+#else
+
+#define WDT_LEVEL_INTR_SOURCE   ETS_TG0_WDT_LEVEL_INTR_SOURCE
+#define IWDT_PRESCALER          MWDT0_TICK_PRESCALER   // Tick period of 500us if WDT source clock is 80MHz
+#define IWDT_TICKS_PER_US       MWDT0_TICKS_PER_US
+#define IWDT_INSTANCE           WDT_MWDT0
+#define IWDT_INITIAL_TIMEOUT_S  5
+
+#endif // SOC_TIMER_GROUPS > 1
+
 /**
  * @brief Initialize the non-CPU-specific parts of interrupt watchdog.
  *
diff --git a/components/esp_system/include/esp_private/esp_task_wdt.h b/components/esp_system/include/esp_private/esp_task_wdt.h
new file mode 100644
index 0000000000..ecbbdd04d1
--- /dev/null
+++ b/components/esp_system/include/esp_private/esp_task_wdt.h
@@ -0,0 +1,46 @@
+/*
+ * SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#include "sdkconfig.h"
+#include "esp_err.h"
+
+#if CONFIG_ESP_TASK_WDT
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/**
+ * @brief   Stop the Task Watchdog Timer (TWDT)
+ *
+ * This function will temporarily stop the timer until it is restarted/resumed by a call to esp_task_wdt_restart().
+
+ * @note esp_task_wdt_stop() must not be called by multiple tasks simultaneously.
+ * @return
+ *  - ESP_OK: TWDT successfully stopped
+ *  - Other: Failed to stop the TWDT
+ */
+esp_err_t esp_task_wdt_stop(void);
+
+/**
+ * @brief   Restart the Task Watchdog Timer (TWDT)
+ *
+ * This function will restart/resume the timer after it has been stopped by esp_task_wdt_stop().
+
+ * @note esp_task_wdt_restart() must not be called by multiple tasks simultaneously.
+ * @return
+ *  - ESP_OK: TWDT successfully stopped
+ *  - Other: Failed to stop the TWDT
+ */
+esp_err_t esp_task_wdt_restart(void);
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif // CONFIG_ESP_TASK_WDT
diff --git a/components/esp_system/include/esp_private/system_internal.h b/components/esp_system/include/esp_private/system_internal.h
index 2125fa7ff4..1e3f1f1410 100644
--- a/components/esp_system/include/esp_private/system_internal.h
+++ b/components/esp_system/include/esp_private/system_internal.h
@@ -1,16 +1,8 @@
-// Copyright 2018 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2018-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 #pragma once
 
@@ -20,11 +12,25 @@ extern "C" {
 
 #include "esp_system.h"
 
+#if !CONFIG_ESP_TASK_WDT_USE_ESP_TIMER
+
+/* All the targets that have more than one timer group are using
+ * APB clock by default, which frequency is 80MHz.
+ * Thus, we can determine the default parameter for the prescaler here */
 #define MWDT0_TICK_PRESCALER    40000
 #define MWDT0_TICKS_PER_US      500
 #define MWDT1_TICK_PRESCALER    40000
 #define MWDT1_TICKS_PER_US      500
 
+#else
+
+/* The targets that have a single timer group use XTAL clock as the
+ * default clock. XTAL clock frequency is 40MHz. */
+#define MWDT0_TICK_PRESCALER    20000
+#define MWDT0_TICKS_PER_US      500
+
+#endif
+
 /**
  * @brief  Internal function to restart PRO and APP CPUs.
  *
diff --git a/components/esp_system/include/esp_task_wdt.h b/components/esp_system/include/esp_task_wdt.h
index 3ca1b86b00..42ff54963b 100644
--- a/components/esp_system/include/esp_task_wdt.h
+++ b/components/esp_system/include/esp_task_wdt.h
@@ -36,7 +36,8 @@ typedef struct esp_task_wdt_user_handle_s * esp_task_wdt_user_handle_t;
  * this function will update the TWDT's current configuration. This funciton will also subscribe the idle tasks if
  * configured to do so. For other tasks, users can subscribe them using esp_task_wdt_add() or esp_task_wdt_add_user().
  *
- * @note esp_task_wdt_init() must only be called after the scheduler is started
+ * @note esp_task_wdt_init() must only be called after the scheduler is started. Moreover, it must not be called by
+ *       multiple tasks simultaneously.
  * @param[in] config Configuration structure
  * @return
  *  - ESP_OK: Initialization was successful
@@ -51,6 +52,7 @@ esp_err_t esp_task_wdt_init(const esp_task_wdt_config_t *config);
  * are still subscribed to the TWDT, or when the TWDT is already deinitialized, will result in an error code being
  * returned.
  *
+ * @note esp_task_wdt_deinit() must not be called by multiple tasks simultaneously.
  * @return
  *  - ESP_OK: TWDT successfully deinitialized
  *  - Other: Failed to deinitialize TWDT
@@ -150,6 +152,16 @@ esp_err_t esp_task_wdt_delete_user(esp_task_wdt_user_handle_t user_handle);
  */
 esp_err_t esp_task_wdt_status(TaskHandle_t task_handle);
 
+/**
+ * @brief User ISR callback placeholder
+ *
+ * This function is called by task_wdt_isr function (ISR for when TWDT times out). It can be defined in user code to
+ * handle TWDT events.
+ *
+ * @note It has the same limitations as the interrupt function. Do not use ESP_LOGx functions inside.
+ */
+void __attribute__((weak)) esp_task_wdt_isr_user_handler(void);
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/esp_system/int_wdt.c b/components/esp_system/int_wdt.c
index 298ba92b0d..c1f2afd1b4 100644
--- a/components/esp_system/int_wdt.c
+++ b/components/esp_system/int_wdt.c
@@ -20,16 +20,9 @@
 #include "esp_freertos_hooks.h"
 #include "esp_private/periph_ctrl.h"
 #include "esp_private/esp_int_wdt.h"
-#include "esp_private/system_internal.h"
 
 #if CONFIG_ESP_INT_WDT
 
-#define WDT_INT_NUM             ETS_T1_WDT_INUM
-#define IWDT_INSTANCE           WDT_MWDT1
-#define IWDT_PRESCALER          MWDT1_TICK_PRESCALER   // Tick period of 500us if WDT source clock is 80MHz
-#define IWDT_TICKS_PER_US       MWDT1_TICKS_PER_US
-#define IWDT_INITIAL_TIMEOUT_S  5
-
 static wdt_hal_context_t iwdt_context;
 
 #if CONFIG_ESP32_ECO3_CACHE_LOCK_FIX
@@ -131,7 +124,6 @@ void esp_int_wdt_init(void)
 
 void esp_int_wdt_cpu_init(void)
 {
-#if SOC_TIMER_GROUPS > 1
     assert((CONFIG_ESP_INT_WDT_TIMEOUT_MS >= (portTICK_PERIOD_MS << 1)) && "Interrupt watchdog timeout needs to be at least twice the RTOS tick period!");
     // Register tick hook for current CPU to feed the INT WDT
     esp_register_freertos_tick_hook_for_cpu(tick_hook, esp_cpu_get_core_id());
@@ -139,11 +131,11 @@ void esp_int_wdt_cpu_init(void)
      * Register INT WDT interrupt for current CPU. We do this manually as the timeout interrupt should call an assembly
      * panic handler (see riscv/vector.S and xtensa_vectors.S).
      */
-    esp_intr_disable_source(WDT_INT_NUM);
-    esp_rom_route_intr_matrix(esp_cpu_get_core_id(), ETS_TG1_WDT_LEVEL_INTR_SOURCE, WDT_INT_NUM);
+    esp_intr_disable_source(ETS_INT_WDT_INUM);
+    esp_rom_route_intr_matrix(esp_cpu_get_core_id(), WDT_LEVEL_INTR_SOURCE, ETS_INT_WDT_INUM);
 #if SOC_CPU_HAS_FLEXIBLE_INTC
-    esp_cpu_intr_set_type(WDT_INT_NUM, INTR_TYPE_LEVEL);
-    esp_cpu_intr_set_priority(WDT_INT_NUM, SOC_INTERRUPT_LEVEL_MEDIUM);
+    esp_cpu_intr_set_type(ETS_INT_WDT_INUM, INTR_TYPE_LEVEL);
+    esp_cpu_intr_set_priority(ETS_INT_WDT_INUM, SOC_INTERRUPT_LEVEL_MEDIUM);
 #endif
 #if CONFIG_ESP32_ECO3_CACHE_LOCK_FIX
     /*
@@ -157,11 +149,7 @@ void esp_int_wdt_cpu_init(void)
         _lx_intr_livelock_max = CONFIG_ESP_INT_WDT_TIMEOUT_MS / IWDT_LIVELOCK_TIMEOUT_MS - 1;
     }
 #endif
-    esp_intr_enable_source(WDT_INT_NUM);
-#else // SOC_TIMER_GROUPS > 1
-    // TODO: Clean up code for ESP32-C2, IDF-4114
-    ESP_EARLY_LOGW("INT_WDT", "ESP32-C2 only has one timer group");
-#endif // SOC_TIMER_GROUPS > 1
+    esp_intr_enable_source(ETS_INT_WDT_INUM);
 }
 
 #endif // CONFIG_ESP_INT_WDT
diff --git a/components/esp_system/panic.c b/components/esp_system/panic.c
index 51a1801f46..57c07fc9e1 100644
--- a/components/esp_system/panic.c
+++ b/components/esp_system/panic.c
@@ -17,6 +17,7 @@
 #include "hal/timer_hal.h"
 #include "hal/wdt_types.h"
 #include "hal/wdt_hal.h"
+#include "esp_private/esp_int_wdt.h"
 
 #include "esp_private/panic_internal.h"
 #include "port/panic_funcs.h"
diff --git a/components/esp_system/port/arch/riscv/panic_arch.c b/components/esp_system/port/arch/riscv/panic_arch.c
index 2fb3bd0dda..cf9b7c363b 100644
--- a/components/esp_system/port/arch/riscv/panic_arch.c
+++ b/components/esp_system/port/arch/riscv/panic_arch.c
@@ -13,6 +13,7 @@
 #include "esp_private/panic_reason.h"
 #include "riscv/rvruntime-frames.h"
 #include "esp_private/cache_err_int.h"
+#include "soc/timer_periph.h"
 
 #if CONFIG_ESP_SYSTEM_MEMPROT_FEATURE
 #if CONFIG_IDF_TARGET_ESP32C2
@@ -289,7 +290,7 @@ void panic_soc_fill_info(void *f, panic_info_t *info)
         info->reason = pseudo_reason[PANIC_RSN_CACHEERR];
         info->details = print_cache_err_details;
 
-    } else if (frame->mcause == ETS_T1_WDT_INUM) {
+    } else if (frame->mcause == ETS_INT_WDT_INUM) {
         /* Watchdog interrupt occured, get the core on which it happened
          * and update the reason/message accordingly. */
 
diff --git a/components/esp_system/task_wdt.c b/components/esp_system/task_wdt.c
index 58d1247bf0..bf287a1e9e 100644
--- a/components/esp_system/task_wdt.c
+++ b/components/esp_system/task_wdt.c
@@ -24,11 +24,13 @@
 #include "esp_private/system_internal.h"
 #include "esp_private/crosscore_int.h"
 #include "freertos/task_snapshot.h"
+#include "esp_timer.h"
 
 #if CONFIG_ESP_SYSTEM_USE_EH_FRAME
 #include "esp_private/eh_frame_parser.h"
 #endif // CONFIG_ESP_SYSTEM_USE_EH_FRAME
 
+
 #if CONFIG_IDF_TARGET_ARCH_RISCV && !CONFIG_ESP_SYSTEM_USE_EH_FRAME
 /* Function used to print all the registers pointed by the given frame .*/
 extern void panic_print_registers(const void *frame, int core);
@@ -50,10 +52,15 @@ bool g_twdt_isr = false;
 
 // ----------------------- Macros --------------------------
 
-// HAL related variables and constants
+// Use a hardware timer implementation or a software implementation
+#define TWDT_HARDWARE_IMPL      !CONFIG_ESP_TASK_WDT_USE_ESP_TIMER
+
+#if TWDT_HARDWARE_IMPL
+// HAL related variables and constants only defined in a hardware implementation
 #define TWDT_INSTANCE           WDT_MWDT0
 #define TWDT_TICKS_PER_US       MWDT0_TICKS_PER_US
 #define TWDT_PRESCALER          MWDT0_TICK_PRESCALER   // Tick period of 500us if WDT source clock is 80MHz
+#endif // TWDT_HARDWARE_IMPL
 
 // ---------------------- Typedefs -------------------------
 
@@ -71,11 +78,16 @@ struct twdt_entry {
 // Structure used to hold run time configuration of the TWDT
 typedef struct twdt_obj twdt_obj_t;
 struct twdt_obj {
+#if TWDT_HARDWARE_IMPL
     wdt_hal_context_t hal;
+    intr_handle_t intr_handle;
+#else // TWDT_HARDWARE_IMPL
+    esp_timer_handle_t sw_timer; // We use esp_timer to simulate a hardware WDT
+    uint32_t period_ms;
+#endif // TWDT_HARDWARE_IMPL
     SLIST_HEAD(entry_list_head, twdt_entry) entries_slist;
     uint32_t idle_core_mask;    // Current core's who's idle tasks are subscribed
     bool panic; // Flag to trigger panic when TWDT times out
-    intr_handle_t intr_handle;
 };
 
 // ----------------------- Objects -------------------------
@@ -94,19 +106,6 @@ static char core_user_names[portNUM_PROCESSORS][CORE_USER_NAME_LEN];
 
 // ---------------------- Callbacks ------------------------
 
-/**
- * @brief User ISR callback placeholder
- *
- * This function is called by task_wdt_isr function (ISR for when TWDT times out). It can be redefined in user code to
- * handle TWDT events.
- *
- * @note It has the same limitations as the interrupt function. Do not use ESP_LOGI functions inside.
- */
-void __attribute__((weak)) esp_task_wdt_isr_user_handler(void)
-{
-
-}
-
 /**
  * @brief Idle hook callback
  *
@@ -118,23 +117,95 @@ static bool idle_hook_cb(void)
 {
 #if CONFIG_FREERTOS_SMP
     esp_task_wdt_reset_user(core_user_handles[xPortGetCoreID()]);
-#else
+#else // CONFIG_FREERTOS_SMP
     esp_task_wdt_reset();
-#endif
+#endif // CONFIG_FREERTOS_SMP
     return true;
 }
 
 // ----------------------- Helpers -------------------------
 
+#if !TWDT_HARDWARE_IMPL
+
 /**
- * @brief Reset hardware timer and reset flags of each entry
+ * Private API provided by esp_timer component to feed a timer without
+ * the need of disabling it, removing it and inserting it manually.
  */
-static void reset_hw_timer(void)
+esp_err_t esp_timer_feed(esp_timer_handle_t timer);
+
+#endif // !TWDT_HARDWARE_IMPL
+
+
+static esp_err_t task_wdt_timer_stop(twdt_obj_t *obj)
 {
+    esp_err_t ret = ESP_OK;
+
+    if (obj == NULL) {
+        return ESP_ERR_INVALID_STATE;
+    }
+
+#if TWDT_HARDWARE_IMPL
+    // All tasks have reset; Feed the underlying timer.
+    wdt_hal_write_protect_disable(&obj->hal);
+    wdt_hal_disable(&obj->hal);
+    wdt_hal_write_protect_enable(&obj->hal);
+#else // TWDT_HARDWARE_IMPL
+    if (obj->sw_timer == NULL) {
+        ret = ESP_ERR_INVALID_STATE;
+    }
+
+    if (ret == ESP_OK) {
+        esp_timer_stop(obj->sw_timer);
+    }
+#endif // TWDT_HARDWARE_IMPL
+
+    return ret;
+}
+
+
+static esp_err_t task_wdt_timer_restart(twdt_obj_t *obj)
+{
+    esp_err_t ret = ESP_OK;
+
+    if (obj == NULL) {
+        return ESP_ERR_INVALID_STATE;
+    }
+
+#if TWDT_HARDWARE_IMPL
+    // All tasks have reset; Feed the underlying timer.
+    wdt_hal_write_protect_disable(&obj->hal);
+    wdt_hal_enable(&obj->hal);
+    wdt_hal_feed(&obj->hal);
+    wdt_hal_write_protect_enable(&obj->hal);
+#else // TWDT_HARDWARE_IMPL
+    if (obj->sw_timer == NULL) {
+        ret = ESP_ERR_INVALID_STATE;
+    }
+
+    if (ret == ESP_OK) {
+        esp_timer_start_periodic(obj->sw_timer, obj->period_ms * 1000);
+    }
+#endif // TWDT_HARDWARE_IMPL
+
+    return ret;
+}
+
+/**
+ * @brief Reset the timer and reset flags of each entry
+ * When entering this function, the spinlock has already been taken, no need to take it back.
+ */
+static void task_wdt_timer_feed(void)
+{
+#if TWDT_HARDWARE_IMPL
     // All tasks have reset; time to reset the hardware timer.
     wdt_hal_write_protect_disable(&p_twdt_obj->hal);
     wdt_hal_feed(&p_twdt_obj->hal);
     wdt_hal_write_protect_enable(&p_twdt_obj->hal);
+#else // TWDT_HARDWARE_IMPL
+    /* No matter if feeding succeeded or not, we have to reset each list entry's flags.
+     * Thus, ignore the return value. */
+    esp_timer_feed(p_twdt_obj->sw_timer);
+#endif // TWDT_HARDWARE_IMPL
     //Clear the has_reset flag in each entry
     twdt_entry_t *entry;
     SLIST_FOREACH(entry, &p_twdt_obj->entries_slist, slist_entry) {
@@ -230,7 +301,7 @@ static esp_err_t add_entry(bool is_task, void *entry_data, twdt_entry_t **entry_
     // Add entry to list
     SLIST_INSERT_HEAD(&p_twdt_obj->entries_slist, entry, slist_entry);
     if (all_reset) {   //Reset hardware timer if all other tasks in list have reset in
-        reset_hw_timer();
+        task_wdt_timer_feed();
     }
     portEXIT_CRITICAL(&spinlock);
     *entry_ret = entry;
@@ -271,7 +342,7 @@ static esp_err_t delete_entry(bool is_task, void *entry_data)
     SLIST_REMOVE(&p_twdt_obj->entries_slist, entry, twdt_entry, slist_entry);
     // Reset hardware timer if all remaining tasks have reset
     if (all_reset) {
-        reset_hw_timer();
+        task_wdt_timer_feed();
     }
     portEXIT_CRITICAL(&spinlock);
     free(entry);
@@ -297,12 +368,12 @@ static void unsubscribe_idle(uint32_t core_mask)
             esp_deregister_freertos_idle_hook_for_cpu(idle_hook_cb, core_num);
             ESP_ERROR_CHECK(esp_task_wdt_delete_user(core_user_handles[core_num]));
             core_user_handles[core_num] = NULL;
-#else
+#else // CONFIG_FREERTOS_SMP
             TaskHandle_t idle_task_handle = xTaskGetIdleTaskHandleForCPU(core_num);
             assert(idle_task_handle);
             esp_deregister_freertos_idle_hook_for_cpu(idle_hook_cb, core_num);
             ESP_ERROR_CHECK(esp_task_wdt_delete(idle_task_handle));
-#endif
+#endif // CONFIG_FREERTOS_SMP
         }
         core_mask >>= 1;
         core_num++;
@@ -324,12 +395,12 @@ static void subscribe_idle(uint32_t core_mask)
             snprintf(core_user_names[core_num], CORE_USER_NAME_LEN, "CPU %d", (uint8_t)core_num);
             ESP_ERROR_CHECK(esp_task_wdt_add_user((const char *)core_user_names[core_num], &core_user_handles[core_num]));
             ESP_ERROR_CHECK(esp_register_freertos_idle_hook_for_cpu(idle_hook_cb, core_num));
-#else
+#else // CONFIG_FREERTOS_SMP
             TaskHandle_t idle_task_handle = xTaskGetIdleTaskHandleForCPU(core_num);
             assert(idle_task_handle);
             ESP_ERROR_CHECK(esp_task_wdt_add(idle_task_handle));
             ESP_ERROR_CHECK(esp_register_freertos_idle_hook_for_cpu(idle_hook_cb, core_num));
-#endif
+#endif // CONFIG_FREERTOS_SMP
         }
         core_mask >>= 1;
         core_num++;
@@ -509,10 +580,13 @@ static void task_wdt_timeout_handling(int cores_fail, bool panic)
 static void task_wdt_isr(void *arg)
 {
     portENTER_CRITICAL_ISR(&spinlock);
+#if TWDT_HARDWARE_IMPL
     // Reset hardware timer so that 2nd stage timeout is not reached (will trigger system reset)
     wdt_hal_write_protect_disable(&p_twdt_obj->hal);
     wdt_hal_handle_intr(&p_twdt_obj->hal);  // Feeds WDT and clears acknowledges interrupt
     wdt_hal_write_protect_enable(&p_twdt_obj->hal);
+#endif // TWDT_HARDWARE_IMPL
+
     // If there are no entries, there's nothing to do.
     if (SLIST_EMPTY(&p_twdt_obj->entries_slist)) {
         portEXIT_CRITICAL_ISR(&spinlock);
@@ -578,52 +652,121 @@ static void task_wdt_isr(void *arg)
     }
     portEXIT_CRITICAL_ISR(&spinlock);
 
-    // Run user ISR handler
-    esp_task_wdt_isr_user_handler();
+    /* Run user ISR handler.
+     * This function has been declared as weak, thus, it may be possible that it was not defines.
+     * to check this, we can directly test its address. In any case, the linker will get rid of
+     * this `if` when linking, this means that if the function was not defined, the whole `if`
+     * block will be discarded (zero runtime overhead), else only the function call will be kept.
+     */
+    if (esp_task_wdt_isr_user_handler != NULL) {
+        esp_task_wdt_isr_user_handler();
+    }
 
     // Trigger configured timeout behavior (e.g., panic or print backtrace)
     assert(cpus_fail != 0);
     task_wdt_timeout_handling(cpus_fail, panic);
 }
 
+static esp_err_t task_wdt_timer_allocate(twdt_obj_t *obj, const esp_task_wdt_config_t *config)
+{
+#if TWDT_HARDWARE_IMPL
+    esp_err_t ret = esp_intr_alloc(ETS_TG0_WDT_LEVEL_INTR_SOURCE, 0, task_wdt_isr, NULL, &obj->intr_handle);
+
+    if (ret == ESP_OK) {
+        periph_module_enable(PERIPH_TIMG0_MODULE);
+        wdt_hal_init(&obj->hal, TWDT_INSTANCE, TWDT_PRESCALER, true);
+        // Assign the driver object
+        wdt_hal_write_protect_disable(&obj->hal);
+        // Configure 1st stage timeout and behavior
+        wdt_hal_config_stage(&obj->hal, WDT_STAGE0, config->timeout_ms * (1000 / TWDT_TICKS_PER_US), WDT_STAGE_ACTION_INT);
+        // Configure 2nd stage timeout and behavior
+        wdt_hal_config_stage(&obj->hal, WDT_STAGE1, config->timeout_ms * (2 * 1000 / TWDT_TICKS_PER_US), WDT_STAGE_ACTION_RESET_SYSTEM);
+        // Enable the WDT
+        wdt_hal_enable(&obj->hal);
+        wdt_hal_write_protect_enable(&obj->hal);
+    }
+
+    return ret;
+#else // TWDT_HARDWARE_IMPL
+
+    const esp_timer_create_args_t timer_args = {
+        .callback = task_wdt_isr,
+        .arg = NULL,
+        .dispatch_method = ESP_TIMER_ISR,
+        .name = "Task software watchdog",
+        .skip_unhandled_events = true
+    };
+
+    /* Software Task timer. As we don't have a spare hardware watchdog timer, we will use esp_timer to simulate one. */
+    esp_err_t ret = esp_timer_create(&timer_args, &obj->sw_timer);
+    ESP_GOTO_ON_FALSE((ret == ESP_OK), ret, reterr, TAG, "could not start periodic timer");
+
+    /* Configure it as a periodic timer, so that we check the Tasks everytime it is triggered.
+     * Its parameter is in microseconds, but the config's is in milliseconds, convert it. */
+    obj->period_ms = config->timeout_ms;
+    ret = esp_timer_start_periodic(obj->sw_timer, config->timeout_ms * 1000);
+    ESP_GOTO_ON_FALSE((ret == ESP_OK), ret, freeret, TAG, "could not start periodic timer");
+
+    return ret;
+freeret:
+    /* If we reach this point, it means that we were unable to program the timer as a periodic one, so
+     * no need to stop it before deleting it. */
+    esp_timer_delete(obj->sw_timer);
+reterr:
+    return ret;
+#endif // TWDT_HARDWARE_IMPL
+}
+
+static void task_wdt_timer_disable(twdt_obj_t *obj)
+{
+    esp_err_t ret = ESP_OK;
+    ret = task_wdt_timer_stop(obj);
+#if TWDT_HARDWARE_IMPL
+    // Stop hardware timer and the interrupt associated
+    wdt_hal_deinit(&obj->hal);
+    esp_intr_disable(obj->intr_handle);
+#endif // TWDT_HARDWARE_IMPL
+    assert(ret == ESP_OK);
+}
+
+
+static void task_wdt_timer_free(twdt_obj_t *obj)
+{
+#if TWDT_HARDWARE_IMPL
+    ESP_ERROR_CHECK(esp_intr_free(obj->intr_handle));   // Deregister interrupt
+#else // TWDT_HARDWARE_IMPL
+    esp_timer_delete(obj->sw_timer);
+#endif // TWDT_HARDWARE_IMPL
+}
+
 // ----------------------------------------------------- Public --------------------------------------------------------
 
 esp_err_t esp_task_wdt_init(const esp_task_wdt_config_t *config)
 {
     ESP_RETURN_ON_FALSE((config != NULL && config->idle_core_mask < (1 << portNUM_PROCESSORS)), ESP_ERR_INVALID_ARG, TAG, "Invalid arguments");
     ESP_RETURN_ON_FALSE(p_twdt_obj == NULL, ESP_ERR_INVALID_STATE, TAG, "TWDT already initialized");
-    esp_err_t ret;
-
+    esp_err_t ret = ESP_OK;
     twdt_obj_t *obj = NULL;
-    if (p_twdt_obj == NULL) {
-        // Allocate and initialize TWDT driver object
-        obj = calloc(1, sizeof(twdt_obj_t));
-        ESP_GOTO_ON_FALSE((obj != NULL), ESP_ERR_NO_MEM, err, TAG, "insufficient memory");
-        SLIST_INIT(&obj->entries_slist);
-        obj->panic = config->trigger_panic;
-        ESP_ERROR_CHECK(esp_intr_alloc(ETS_TG0_WDT_LEVEL_INTR_SOURCE, 0, task_wdt_isr, NULL, &obj->intr_handle));
-        portENTER_CRITICAL(&spinlock);
-        // Configure hardware timer
-        periph_module_enable(PERIPH_TIMG0_MODULE);
-        wdt_hal_init(&obj->hal, TWDT_INSTANCE, TWDT_PRESCALER, true);
-        // Assign the driver object
-        p_twdt_obj = obj;
-        portEXIT_CRITICAL(&spinlock);
+    uint32_t old_core_mask = 0;
+
+    // Allocate and initialize the global object
+    obj = calloc(1, sizeof(twdt_obj_t));
+    ESP_GOTO_ON_FALSE((obj != NULL), ESP_ERR_NO_MEM, err, TAG, "insufficient memory");
+    SLIST_INIT(&obj->entries_slist);
+    obj->panic = config->trigger_panic;
+
+    // Allocate the timer itself
+    ret = task_wdt_timer_allocate(obj, config);
+    if (ret != ESP_OK) {
+        goto err;
     }
 
-    portENTER_CRITICAL(&spinlock);
-    wdt_hal_write_protect_disable(&p_twdt_obj->hal);
-    // Configure 1st stage timeout and behavior
-    wdt_hal_config_stage(&p_twdt_obj->hal, WDT_STAGE0, config->timeout_ms * (1000 / TWDT_TICKS_PER_US), WDT_STAGE_ACTION_INT);
-    // Configure 2nd stage timeout and behavior
-    wdt_hal_config_stage(&p_twdt_obj->hal, WDT_STAGE1, config->timeout_ms * (2 * 1000 / TWDT_TICKS_PER_US), WDT_STAGE_ACTION_RESET_SYSTEM);
-    // Enable the WDT
-    wdt_hal_enable(&p_twdt_obj->hal);
-    wdt_hal_write_protect_enable(&p_twdt_obj->hal);
+    // No error so far, we can assign it to the driver object
+    p_twdt_obj = obj;
+
     // Update which core's idle tasks are subscribed
-    uint32_t old_core_mask = p_twdt_obj->idle_core_mask;
+    old_core_mask = p_twdt_obj->idle_core_mask;
     p_twdt_obj->idle_core_mask = config->idle_core_mask;
-    portEXIT_CRITICAL(&spinlock);
     if (old_core_mask) {
         // Unsubscribe all previously watched core idle tasks
         unsubscribe_idle(old_core_mask);
@@ -633,40 +776,55 @@ esp_err_t esp_task_wdt_init(const esp_task_wdt_config_t *config)
         subscribe_idle(config->idle_core_mask);
     }
 
-    ret = ESP_OK;
+    return ESP_OK;
 err:
+    free(obj);
+    return ret;
+}
+
+esp_err_t esp_task_wdt_stop(void)
+{
+    esp_err_t ret = ESP_OK;
+    portENTER_CRITICAL(&spinlock);
+    ret = task_wdt_timer_stop(p_twdt_obj);
+    portEXIT_CRITICAL(&spinlock);
+    return ret;
+}
+
+esp_err_t esp_task_wdt_restart(void)
+{
+    esp_err_t ret = ESP_OK;
+    portENTER_CRITICAL(&spinlock);
+    ret = task_wdt_timer_restart(p_twdt_obj);
+    portEXIT_CRITICAL(&spinlock);
     return ret;
 }
 
 esp_err_t esp_task_wdt_deinit(void)
 {
+    esp_err_t ret;
+
     ESP_RETURN_ON_FALSE(p_twdt_obj != NULL, ESP_ERR_INVALID_STATE, TAG, "TWDT was never initialized");
 
-    esp_err_t ret;
     // Unsubscribe all previously watched core idle tasks
     unsubscribe_idle(p_twdt_obj->idle_core_mask);
 
-    portENTER_CRITICAL(&spinlock);
     // Check TWDT state
     ESP_GOTO_ON_FALSE_ISR(SLIST_EMPTY(&p_twdt_obj->entries_slist), ESP_ERR_INVALID_STATE, err, TAG, "Tasks/users still subscribed");
-    // Disable hardware timer and the interrupt
-    wdt_hal_write_protect_disable(&p_twdt_obj->hal);
-    wdt_hal_disable(&p_twdt_obj->hal);
-    wdt_hal_write_protect_enable(&p_twdt_obj->hal);
-    wdt_hal_deinit(&p_twdt_obj->hal);
-    esp_intr_disable(p_twdt_obj->intr_handle);
-    // Unassign driver object
-    twdt_obj_t *obj = p_twdt_obj;
-    p_twdt_obj = NULL;
-    portEXIT_CRITICAL(&spinlock);
+
+    // Disable the timer
+    task_wdt_timer_disable(p_twdt_obj);
 
     // Free driver resources
-    ESP_ERROR_CHECK(esp_intr_free(obj->intr_handle));   // Deregister interrupt
-    free(obj);  // Free p_twdt_obj
+    task_wdt_timer_free(p_twdt_obj);
+
+    // Free the global object
+    free(p_twdt_obj);
+    p_twdt_obj = NULL;
+
     return ESP_OK;
 
 err:
-    portEXIT_CRITICAL(&spinlock);
     subscribe_idle(p_twdt_obj->idle_core_mask); // Resubscribe idle tasks
     return ret;
 }
@@ -713,7 +871,7 @@ esp_err_t esp_task_wdt_reset(void)
     // Mark entry as reset and issue timer reset if all entries have been reset
     entry->has_reset = true;    // Reset the task if it's on the task list
     if (all_reset) {    // Reset if all other tasks in list have reset in
-        reset_hw_timer();
+        task_wdt_timer_feed();
     }
     ret = ESP_OK;
 err:
@@ -737,7 +895,7 @@ esp_err_t esp_task_wdt_reset_user(esp_task_wdt_user_handle_t user_handle)
     // Mark entry as reset and issue timer reset if all entries have been reset
     entry->has_reset = true;    // Reset the task if it's on the task list
     if (all_reset) {    // Reset if all other tasks in list have reset in
-        reset_hw_timer();
+        task_wdt_timer_feed();
     }
     ret = ESP_OK;
 err:
diff --git a/components/esp_system/test/test_reset_reason.c b/components/esp_system/test/test_reset_reason.c
index 9347b8b013..4b0895eef4 100644
--- a/components/esp_system/test/test_reset_reason.c
+++ b/components/esp_system/test/test_reset_reason.c
@@ -222,6 +222,7 @@ TEST_CASE_MULTIPLE_STAGES("reset reason ESP_RST_INT_WDT after interrupt watchdog
         do_int_wdt_hw,
         check_reset_reason_int_wdt);
 
+#if CONFIG_ESP_TASK_WDT
 static void do_task_wdt(void)
 {
     setup_values();
@@ -251,6 +252,7 @@ TEST_CASE_MULTIPLE_STAGES("reset reason ESP_RST_TASK_WDT after task watchdog",
         "[reset_reason][reset="RESET"]",
         do_task_wdt,
         check_reset_reason_task_wdt);
+#endif // CONFIG_ESP_TASK_WDT
 
 static void do_rtc_wdt(void)
 {
diff --git a/components/esp_system/test/test_task_wdt.c b/components/esp_system/test/test_task_wdt.c
index b80ccae0be..6d3bb6bc10 100644
--- a/components/esp_system/test/test_task_wdt.c
+++ b/components/esp_system/test/test_task_wdt.c
@@ -4,6 +4,10 @@
  * SPDX-License-Identifier: Unlicense OR CC0-1.0
  */
 
+#include "sdkconfig.h"
+
+#if CONFIG_ESP_TASK_WDT
+
 #include <stdbool.h>
 #include "unity.h"
 #include "esp_rom_sys.h"
@@ -19,8 +23,6 @@ void esp_task_wdt_isr_user_handler(void)
     timeout_flag = true;
 }
 
-#if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)
-//IDF-5055
 TEST_CASE("Task WDT task timeout", "[task_wdt]")
 {
     timeout_flag = false;
@@ -37,7 +39,6 @@ TEST_CASE("Task WDT task timeout", "[task_wdt]")
     TEST_ASSERT_EQUAL(ESP_OK, esp_task_wdt_delete(NULL));
     TEST_ASSERT_EQUAL(ESP_OK, esp_task_wdt_deinit());
 }
-#endif //!TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)
 
 TEST_CASE("Task WDT task feed", "[task_wdt]")
 {
@@ -58,8 +59,6 @@ TEST_CASE("Task WDT task feed", "[task_wdt]")
     TEST_ASSERT_EQUAL(ESP_OK, esp_task_wdt_deinit());
 }
 
-#if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)
-//IDF-5055
 TEST_CASE("Task WDT user timeout", "[task_wdt]")
 {
     const char *user_name = "test_user";
@@ -78,7 +77,6 @@ TEST_CASE("Task WDT user timeout", "[task_wdt]")
     TEST_ASSERT_EQUAL(ESP_OK, esp_task_wdt_delete_user(user_handle));
     TEST_ASSERT_EQUAL(ESP_OK, esp_task_wdt_deinit());
 }
-#endif //!TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)
 
 TEST_CASE("Task WDT user feed", "[task_wdt]")
 {
@@ -100,3 +98,5 @@ TEST_CASE("Task WDT user feed", "[task_wdt]")
     TEST_ASSERT_EQUAL(ESP_OK, esp_task_wdt_delete_user(user_handle));
     TEST_ASSERT_EQUAL(ESP_OK, esp_task_wdt_deinit());
 }
+
+#endif // CONFIG_ESP_TASK_WDT
diff --git a/components/esp_timer/src/esp_timer.c b/components/esp_timer/src/esp_timer.c
index 1c7ca76263..bca212d253 100644
--- a/components/esp_timer/src/esp_timer.c
+++ b/components/esp_timer/src/esp_timer.c
@@ -143,6 +143,49 @@ esp_err_t esp_timer_create(const esp_timer_create_args_t* args,
     return ESP_OK;
 }
 
+/**
+ * Function to feed a timer. It is not part of the public header
+ * file on purpose as it shall only be used by the Task WDT component.
+ */
+esp_err_t esp_timer_feed(esp_timer_handle_t timer)
+{
+    esp_err_t ret = ESP_OK;
+
+    if (timer == NULL) {
+        return ESP_ERR_INVALID_ARG;
+    }
+
+    if (!is_initialized() || !timer_armed(timer) || timer->period == 0 ) {
+        return ESP_ERR_INVALID_STATE;
+    }
+
+    esp_timer_dispatch_t dispatch_method = timer->flags & FL_ISR_DISPATCH_METHOD;
+    timer_list_lock(dispatch_method);
+
+    const int64_t now = esp_timer_impl_get_time();
+    const uint64_t period = timer->period;
+    /* Currently we are guaranteed that the remaining delay between now and the timer's
+     * alarm is less than the period, so the following won't cause the alarm to be
+     * triggered earlier than before feeding occurs. */
+    const uint64_t alarm = now + period;
+
+    /* We need to remove the timer to the list of timers and reinsert it at
+     * the right position. In fact, the timers are sorted by their alarm value
+     * (earliest first) */
+    ret = timer_remove(timer);
+
+    if (ret == ESP_OK) {
+        /* Remove function got rid of the alarm and period fields, restore them */
+        timer->alarm = alarm;
+        timer->period = period;
+        ret = timer_insert(timer, false);
+    }
+
+    timer_list_unlock(dispatch_method);
+
+    return ret;
+}
+
 esp_err_t IRAM_ATTR esp_timer_start_once(esp_timer_handle_t timer, uint64_t timeout_us)
 {
     if (timer == NULL) {
diff --git a/components/espcoredump/src/core_dump_common.c b/components/espcoredump/src/core_dump_common.c
index 2ea3502701..b5b0658363 100644
--- a/components/espcoredump/src/core_dump_common.c
+++ b/components/espcoredump/src/core_dump_common.c
@@ -286,6 +286,7 @@ inline bool esp_core_dump_tcb_addr_is_sane(uint32_t addr)
 
 inline bool esp_core_dump_in_isr_context(void)
 {
+#if CONFIG_ESP_TASK_WDT
     /* This function will be used to check whether a panic occurred in an ISR.
      * In that case, the execution frame must be switch to the interrupt stack.
      * However, in case where the task watchdog ISR calls the panic handler,
@@ -295,6 +296,9 @@ inline bool esp_core_dump_in_isr_context(void)
      * TODO: IDF-5694. */
     extern bool g_twdt_isr;
     return xPortInterruptedFromISRContext() && !g_twdt_isr;
+#else // CONFIG_ESP_TASK_WDT
+    return xPortInterruptedFromISRContext();
+#endif // CONFIG_ESP_TASK_WDT
 }
 
 inline core_dump_task_handle_t esp_core_dump_get_current_task_handle()
diff --git a/components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/port.c b/components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/port.c
index 021daa96a9..4ef74de440 100644
--- a/components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/port.c
+++ b/components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/port.c
@@ -252,7 +252,7 @@ static void main_task(void *args)
 #endif
 
     //Initialize task wdt if configured to do so
-#if CONFIG_ESP_TASK_WDT
+#if CONFIG_ESP_TASK_WDT_INIT
     esp_task_wdt_config_t twdt_config = {
         .timeout_ms = CONFIG_ESP_TASK_WDT_TIMEOUT_S * 1000,
         .idle_core_mask = 0,
@@ -267,7 +267,7 @@ static void main_task(void *args)
     twdt_config.idle_core_mask |= (1 << 1);
 #endif
     ESP_ERROR_CHECK(esp_task_wdt_init(&twdt_config));
-#endif // CONFIG_ESP_TASK_WDT
+#endif // CONFIG_ESP_TASK_WDT_INIT
 
     app_main();
     vTaskDelete(NULL);
@@ -275,7 +275,7 @@ static void main_task(void *args)
 
 void esp_startup_start_app_common(void)
 {
-#if CONFIG_ESP_INT_WDT
+#if CONFIG_ESP_INT_WDT_INIT
     esp_int_wdt_init();
     //Initialize the interrupt watch dog for CPU0.
     esp_int_wdt_cpu_init();
diff --git a/components/freertos/FreeRTOS-Kernel-SMP/portable/xtensa/port.c b/components/freertos/FreeRTOS-Kernel-SMP/portable/xtensa/port.c
index 769ef7dc92..0cb2482f6b 100644
--- a/components/freertos/FreeRTOS-Kernel-SMP/portable/xtensa/port.c
+++ b/components/freertos/FreeRTOS-Kernel-SMP/portable/xtensa/port.c
@@ -331,7 +331,7 @@ static void main_task(void *args)
 #endif
 
     //Initialize TWDT if configured to do so
-#if CONFIG_ESP_TASK_WDT
+#if CONFIG_ESP_TASK_WDT_INIT
     esp_task_wdt_config_t twdt_config = {
         .timeout_ms = CONFIG_ESP_TASK_WDT_TIMEOUT_S * 1000,
         .idle_core_mask = 0,
diff --git a/components/freertos/FreeRTOS-Kernel/portable/port_common.c b/components/freertos/FreeRTOS-Kernel/portable/port_common.c
index 15c74fe939..420ad29ded 100644
--- a/components/freertos/FreeRTOS-Kernel/portable/port_common.c
+++ b/components/freertos/FreeRTOS-Kernel/portable/port_common.c
@@ -111,7 +111,7 @@ static void main_task(void* args)
 #endif
 
     //Initialize TWDT if configured to do so
-#if CONFIG_ESP_TASK_WDT
+#if CONFIG_ESP_TASK_WDT_INIT
     esp_task_wdt_config_t twdt_config = {
         .timeout_ms = CONFIG_ESP_TASK_WDT_TIMEOUT_S * 1000,
         .idle_core_mask = 0,
diff --git a/components/mbedtls/test/test_rsa.c b/components/mbedtls/test/test_rsa.c
index 9f85458f2c..dd0800161d 100644
--- a/components/mbedtls/test/test_rsa.c
+++ b/components/mbedtls/test/test_rsa.c
@@ -570,7 +570,7 @@ TEST_CASE("mbedtls RSA Generate Key", "[mbedtls][timeout=60]")
     const unsigned int key_size = 2048;
     const int exponent = 65537;
 
-#if CONFIG_MBEDTLS_MPI_USE_INTERRUPT
+#if CONFIG_MBEDTLS_MPI_USE_INTERRUPT && CONFIG_ESP_TASK_WDT && !CONFIG_ESP_TASK_WDT_INIT
     /* Check that generating keys doesnt starve the watchdog if interrupt-based driver is used */
     esp_task_wdt_config_t twdt_config = {
         .timeout_ms = 1000,
@@ -578,7 +578,7 @@ TEST_CASE("mbedtls RSA Generate Key", "[mbedtls][timeout=60]")
         .trigger_panic = true,
     };
     TEST_ASSERT_EQUAL(ESP_OK, esp_task_wdt_init(&twdt_config));
-#endif //CONFIG_MBEDTLS_MPI_USE_INTERRUPT
+#endif // CONFIG_MBEDTLS_MPI_USE_INTERRUPT && CONFIG_ESP_TASK_WDT && !CONFIG_ESP_TASK_WDT_INIT
 
     mbedtls_rsa_init(&ctx);
     mbedtls_ctr_drbg_init(&ctr_drbg);
@@ -592,9 +592,9 @@ TEST_CASE("mbedtls RSA Generate Key", "[mbedtls][timeout=60]")
     mbedtls_ctr_drbg_free(&ctr_drbg);
     mbedtls_entropy_free(&entropy);
 
-#if CONFIG_MBEDTLS_MPI_USE_INTERRUPT
+#if CONFIG_MBEDTLS_MPI_USE_INTERRUPT && CONFIG_ESP_TASK_WDT && !CONFIG_ESP_TASK_WDT_INIT
     TEST_ASSERT_EQUAL(ESP_OK, esp_task_wdt_deinit());
-#endif //CONFIG_MBEDTLS_MPI_USE_INTERRUPT
+#endif // CONFIG_MBEDTLS_MPI_USE_INTERRUPT && CONFIG_ESP_TASK_WDT && !CONFIG_ESP_TASK_WDT_INIT
 
 }
 
diff --git a/components/riscv/vectors.S b/components/riscv/vectors.S
index 9b868280db..56d0a2c85f 100644
--- a/components/riscv/vectors.S
+++ b/components/riscv/vectors.S
@@ -121,10 +121,10 @@ _vector_table:
     .option push
     .option norvc
     j _panic_handler			/* exception handler, entry 0 */
-    .rept (ETS_T1_WDT_INUM - 1)
+    .rept (ETS_INT_WDT_INUM - 1)
     j _interrupt_handler		/* 24 identical entries, all pointing to the interrupt handler */
     .endr
-    j _panic_handler			/* Call panic handler for ETS_T1_WDT_INUM interrupt (soc-level panic)*/
+    j _panic_handler			/* Call panic handler for ETS_INT_WDT_INUM interrupt (soc-level panic)*/
     j _panic_handler			/* Call panic handler for ETS_CACHEERR_INUM interrupt (soc-level panic)*/
     #ifdef CONFIG_ESP_SYSTEM_MEMPROT_FEATURE
     j _panic_handler			/* Call panic handler for ETS_MEMPROT_ERR_INUM interrupt (soc-level panic)*/
diff --git a/components/soc/esp32/include/soc/soc.h b/components/soc/esp32/include/soc/soc.h
index e7cb5f33e9..d0640ac6cf 100644
--- a/components/soc/esp32/include/soc/soc.h
+++ b/components/soc/esp32/include/soc/soc.h
@@ -403,3 +403,6 @@
 
 //Invalid interrupt for number interrupt matrix
 #define ETS_INVALID_INUM                        6
+
+// Interrupt number for the Interrupt watchdog
+#define ETS_INT_WDT_INUM                         (ETS_T1_WDT_INUM)
diff --git a/components/soc/esp32c2/include/soc/soc.h b/components/soc/esp32c2/include/soc/soc.h
index e7c9bdc5fc..e57de6148e 100644
--- a/components/soc/esp32c2/include/soc/soc.h
+++ b/components/soc/esp32c2/include/soc/soc.h
@@ -211,7 +211,7 @@
 
 //CPU0 Interrupt number reserved in riscv/vector.S, not touch this.
 
-#define ETS_T1_WDT_INUM                         24 // Remove TODO: IDF-4246
+#define ETS_T0_WDT_INUM                         24
 #define ETS_CACHEERR_INUM                       25
 #define ETS_MEMPROT_ERR_INUM                    26
 #define ETS_DPORT_INUM                          28
@@ -234,3 +234,6 @@
 
 //Interrupt medium level, used for INT WDT for example
 #define SOC_INTERRUPT_LEVEL_MEDIUM              4
+
+// Interrupt number for the Interrupt watchdog
+#define ETS_INT_WDT_INUM                         (ETS_T0_WDT_INUM)
diff --git a/components/soc/esp32c2/include/soc/timer_group_struct.h b/components/soc/esp32c2/include/soc/timer_group_struct.h
index 34cba27ee6..0cec799d5d 100644
--- a/components/soc/esp32c2/include/soc/timer_group_struct.h
+++ b/components/soc/esp32c2/include/soc/timer_group_struct.h
@@ -173,11 +173,7 @@ typedef union {
  */
 typedef union {
     struct {
-        uint32_t reserved_0:12;
-        /** wdt_appcpu_reset_en : R/W; bitpos: [12]; default: 0;
-         *  WDT reset CPU enable.
-         */
-        uint32_t wdt_appcpu_reset_en:1;
+        uint32_t reserved_0:13;
         /** wdt_procpu_reset_en : R/W; bitpos: [13]; default: 0;
          *  WDT reset CPU enable.
          */
@@ -239,7 +235,7 @@ typedef union {
         uint32_t wdt_divcnt_rst:1;
         uint32_t reserved_1:15;
         /** wdt_clk_prescale : R/W; bitpos: [31:16]; default: 1;
-         *  MWDT clock prescaler value. MWDT clock period = 12.5 ns *
+         *  MWDT clock prescaler value. MWDT clock period = 25 ns *
          *  TIMG_WDT_CLK_PRESCALE.
          */
         uint32_t wdt_clk_prescale:16;
diff --git a/components/soc/esp32c3/include/soc/soc.h b/components/soc/esp32c3/include/soc/soc.h
index dc8be888d8..a16ce05da3 100644
--- a/components/soc/esp32c3/include/soc/soc.h
+++ b/components/soc/esp32c3/include/soc/soc.h
@@ -235,3 +235,6 @@
 
 //Interrupt medium level, used for INT WDT for example
 #define SOC_INTERRUPT_LEVEL_MEDIUM              4
+
+// Interrupt number for the Interrupt watchdog
+#define ETS_INT_WDT_INUM                         (ETS_T1_WDT_INUM)
diff --git a/components/soc/esp32h2/include/soc/soc.h b/components/soc/esp32h2/include/soc/soc.h
index 8118b8662f..e36b6550db 100644
--- a/components/soc/esp32h2/include/soc/soc.h
+++ b/components/soc/esp32h2/include/soc/soc.h
@@ -235,3 +235,6 @@
 
 //Interrupt medium level, used for INT WDT for example
 #define SOC_INTERRUPT_LEVEL_MEDIUM              4
+
+// Interrupt number for the Interrupt watchdog
+#define ETS_INT_WDT_INUM                         (ETS_T1_WDT_INUM)
diff --git a/components/soc/esp32s2/include/soc/soc.h b/components/soc/esp32s2/include/soc/soc.h
index ceebf485e4..560c3ac101 100644
--- a/components/soc/esp32s2/include/soc/soc.h
+++ b/components/soc/esp32s2/include/soc/soc.h
@@ -265,3 +265,6 @@
 
 //Invalid interrupt for number interrupt matrix
 #define ETS_INVALID_INUM                        6
+
+// Interrupt number for the Interrupt watchdog
+#define ETS_INT_WDT_INUM                         (ETS_T1_WDT_INUM)
diff --git a/components/soc/esp32s3/include/soc/soc.h b/components/soc/esp32s3/include/soc/soc.h
index 0517b54e81..eeb49ac16e 100644
--- a/components/soc/esp32s3/include/soc/soc.h
+++ b/components/soc/esp32s3/include/soc/soc.h
@@ -287,3 +287,6 @@
 
 //Invalid interrupt for number interrupt matrix
 #define ETS_INVALID_INUM                        6
+
+// Interrupt number for the Interrupt watchdog
+#define ETS_INT_WDT_INUM                         (ETS_T1_WDT_INUM)
diff --git a/docs/docs_not_updated/esp32c2.txt b/docs/docs_not_updated/esp32c2.txt
index d670a5d640..b938ea37db 100644
--- a/docs/docs_not_updated/esp32c2.txt
+++ b/docs/docs_not_updated/esp32c2.txt
@@ -3,5 +3,4 @@ api-guides/esp-ble-mesh/ble-mesh-feature-list
 api-guides/esp-ble-mesh/ble-mesh-terminology
 api-guides/esp-ble-mesh/ble-mesh-architecture
 api-guides/esp-ble-mesh/ble-mesh-faq
-api-reference/system/wdts
 api-reference/bluetooth/esp-ble-mesh
diff --git a/docs/en/api-reference/system/wdts.rst b/docs/en/api-reference/system/wdts.rst
index f8e536cc0c..280e2a705e 100644
--- a/docs/en/api-reference/system/wdts.rst
+++ b/docs/en/api-reference/system/wdts.rst
@@ -19,13 +19,15 @@ The various watchdog timers can be enabled using the :ref:`project-configuration
 Interrupt Watchdog Timer (IWDT)
 -------------------------------
 
+{IDF_IWDT_TIMER_GROUP:default="Timer Group 1", esp32c2="Timer Group 0"}
+
 The purpose of the IWDT is to ensure that interrupt service routines (ISRs) are not blocked from running for a prolonged period of time (i.e., the IWDT timeout period). Blocking ISRs from running in a timely manner is undesirable as it can increases ISR latency, and also prevents task switching (as task switching is executed form an ISR). The things that can block ISRs from running include:
 
 - Disabling interrupts
 - Critical Sections (also disables interrupts)
 - Other same/higher priority ISRs (will block same/lower priority ISRs from running it completes execution)
 
-The IWDT utilizes the watchdog timer in Timer Group 1 as its underlying hardware timer and leverages the FreeRTOS tick interrupt on each CPU to feed the watchdog timer. If the tick interrupt on a particular CPU is not run at within the IWDT timeout period, it is indicative that something is blocking ISRs from being run on that CPU (see the list of reasons above).
+The IWDT utilizes the watchdog timer in {IDF_IWDT_TIMER_GROUP} as its underlying hardware timer and leverages the FreeRTOS tick interrupt on each CPU to feed the watchdog timer. If the tick interrupt on a particular CPU is not run at within the IWDT timeout period, it is indicative that something is blocking ISRs from being run on that CPU (see the list of reasons above).
 
 When the IWDT times out, the default action is to invoke the panic handler and display the panic reason as ``Interrupt wdt timeout on CPU0`` or ``Interrupt wdt timeout on CPU1`` (as applicable). Depending on the panic handler's configured behavior (see :ref:`CONFIG_ESP_SYSTEM_PANIC`), users can then debug the source of the IWDT timeout (via the backtrace, OpenOCD, gdbstub etc) or simply reset the chip (which may be preferred in a production environment).
 
@@ -59,7 +61,13 @@ Task Watchdog Timer (TWDT)
 
 The Task Watchdog Timer (TWDT) is used to monitor particular tasks, ensuring that they are able to execute within a given timeout period. The TWDT primarily watches the {IDF_TARGET_IDLE_TASKS}, however any task can subscribe to be watched by the TWDT. By watching the {IDF_TARGET_IDLE_TASKS}, the TWDT can detect instances of tasks running for a prolonged period of time wihtout yielding. This can be an indicator of poorly written code that spinloops on a peripheral, or a task that is stuck in an infinite loop.
 
-The TWDT is built around the Hardware Watchdog Timer in Timer Group 0. When a timeout occurs, an interrupt is triggered. Users can redefine the function `esp_task_wdt_isr_user_handler` in the user code, in order to receive the timeout event and handle it differently.
+.. only:: not esp32c2
+
+    The TWDT is built around the Hardware Watchdog Timer in Timer Group 0. When a timeout occurs, an interrupt is triggered. Users can define the function `esp_task_wdt_isr_user_handler` in the user code, in order to receive the timeout event and extend the default behavior.
+
+.. only:: esp32c2
+
+    The {IDF_TARGET_NAME} has only a single Timer Group, used by Interrupt Watchdog (IWDT). Thus, the Task Watchdog is built around the `esp_timer` component in order to implement a software timer. When a timeout occurs, an interrupt is triggered, notifying the `esp_timer`'s main task. The later will then execute the TWDT callback previously registered. Users can define the function `esp_task_wdt_isr_user_handler` in the user code, in order to receive the timeout event and extend the default behavior.
 
 Usage
 ^^^^^
@@ -93,13 +101,14 @@ The default timeout period for the TWDT is set using config item :ref:`CONFIG_ES
 
     For more information, you can refer to :doc:`SPI Flash <../storage/spi_flash>`.
 
-The following config options control TWDT configuration at startup. They are all enabled by default:
+The following config options control TWDT configuration. They are all enabled by default:
 
 {IDF_TARGET_IDLE_TASK:default="Idle task", esp32="CPU0 Idle task", esp32s3="CPU0 Idle task"}
 
 .. list::
 
-    - :ref:`CONFIG_ESP_TASK_WDT` - the TWDT is initialized automatically during startup. If this option is disabled, it is still possible to initialize the Task WDT at runtime by calling :cpp:func:`esp_task_wdt_init`.
+    - :ref:`CONFIG_ESP_TASK_WDT` - enables TWDT feature. If this option is disabled, TWDT cannot be used, even if initialized at runtime.
+    - :ref:`CONFIG_ESP_TASK_WDT_INIT` - the TWDT is initialized automatically during startup. If this option is disabled, it is still possible to initialize the Task WDT at runtime by calling :cpp:func:`esp_task_wdt_init`.
     - :ref:`CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0` - {IDF_TARGET_IDLE_TASK} is subscribed to the TWDT during startup. If this option is disabled, it is still possible to subscribe the idle task by calling :cpp:func:`esp_task_wdt_init` again.
     :not CONFIG_FREERTOS_UNICORE: - :ref:`CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1` - CPU1 Idle task is subscribed to the TWDT during startup.
 
diff --git a/docs/en/migration-guides/release-5.x/system.rst b/docs/en/migration-guides/release-5.x/system.rst
index 9c075ee0f3..3dc6c8afad 100644
--- a/docs/en/migration-guides/release-5.x/system.rst
+++ b/docs/en/migration-guides/release-5.x/system.rst
@@ -115,6 +115,8 @@ Task Watchdog Timers
     - Configuration is now passed as a configuration structure.
     - The function will now handle subscribing of the idle tasks if configured to do so.
 
+- The former :ref:`CONFIG_ESP_TASK_WDT` configuration option has been renamed to :ref:`CONFIG_ESP_TASK_WDT_INIT` and a new :ref:`CONFIG_ESP_TASK_WDT` option has been introduced.
+
 FreeRTOS
 --------
 
diff --git a/examples/system/task_watchdog/main/task_watchdog_example_main.c b/examples/system/task_watchdog/main/task_watchdog_example_main.c
index 2ff643b2cb..2a3a8bb588 100644
--- a/examples/system/task_watchdog/main/task_watchdog_example_main.c
+++ b/examples/system/task_watchdog/main/task_watchdog_example_main.c
@@ -71,7 +71,7 @@ void task_func(void *arg)
 
 void app_main(void)
 {
-#if !CONFIG_ESP_TASK_WDT
+#if !CONFIG_ESP_TASK_WDT_INIT
     // If the TWDT was not initialized automatically on startup, manually intialize it now
     esp_task_wdt_config_t twdt_config = {
         .timeout_ms = TWDT_TIMEOUT_MS,
@@ -80,7 +80,7 @@ void app_main(void)
     };
     ESP_ERROR_CHECK(esp_task_wdt_init(&twdt_config));
     printf("TWDT initialized\n");
-#endif // CONFIG_ESP_TASK_WDT
+#endif // CONFIG_ESP_TASK_WDT_INIT
 
     // Create a task
     run_loop = true;
@@ -94,10 +94,10 @@ void app_main(void)
     run_loop = false;
     ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
 
-#if !CONFIG_ESP_TASK_WDT
+#if !CONFIG_ESP_TASK_WDT_INIT
     // If we manually initialized the TWDT, deintialize it now
     ESP_ERROR_CHECK(esp_task_wdt_deinit());
     printf("TWDT deinitialized\n");
-#endif // CONFIG_ESP_TASK_WDT
+#endif // CONFIG_ESP_TASK_WDT_INIT
     printf("Example complete\n");
 }
diff --git a/tools/ci/check_copyright_ignore.txt b/tools/ci/check_copyright_ignore.txt
index 253b8bec16..fedd5c9045 100644
--- a/tools/ci/check_copyright_ignore.txt
+++ b/tools/ci/check_copyright_ignore.txt
@@ -612,7 +612,6 @@ components/esp_system/include/esp_freertos_hooks.h
 components/esp_system/include/esp_int_wdt.h
 components/esp_system/include/esp_private/dbg_stubs.h
 components/esp_system/include/esp_private/panic_internal.h
-components/esp_system/include/esp_private/system_internal.h
 components/esp_system/include/esp_task.h
 components/esp_system/port/arch/riscv/expression_with_stack.c
 components/esp_system/port/arch/xtensa/expression_with_stack.c
diff --git a/tools/unit-test-app/sdkconfig.defaults b/tools/unit-test-app/sdkconfig.defaults
index 486727de5a..9623e9f19d 100644
--- a/tools/unit-test-app/sdkconfig.defaults
+++ b/tools/unit-test-app/sdkconfig.defaults
@@ -11,7 +11,7 @@ CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS=3
 CONFIG_FREERTOS_USE_TRACE_FACILITY=y
 CONFIG_HEAP_POISONING_COMPREHENSIVE=y
 CONFIG_SPI_FLASH_ENABLE_COUNTERS=y
-CONFIG_ESP_TASK_WDT=n
+CONFIG_ESP_TASK_WDT_INIT=n
 CONFIG_SPI_FLASH_DANGEROUS_WRITE_FAILS=y
 CONFIG_FREERTOS_QUEUE_REGISTRY_SIZE=7
 CONFIG_COMPILER_STACK_CHECK_MODE_STRONG=y

From 30d12af19115f5a6b9f59bf6fd159b8f9eb9f8fc Mon Sep 17 00:00:00 2001
From: Omar Chebib <omar.chebib@espressif.com>
Date: Fri, 12 Aug 2022 18:27:11 +0800
Subject: [PATCH 430/665] TWDT: refactor the TWDT to be driver agnostic

This refactoring brings a private API for the TWDT implementation, which
can now use a hardware timer (Timer Group) or a software timer (esp_timer)
---
 components/esp_pm/linker.lf                   |   7 +-
 components/esp_system/CMakeLists.txt          |   8 +-
 .../include/esp_private/crosscore_int.h       |   5 +-
 .../include/esp_private/esp_task_wdt.h        |  11 +
 .../include/esp_private/esp_task_wdt_impl.h   | 101 +++++
 .../include/esp_private/system_internal.h     |   8 +-
 components/esp_system/include/esp_task_wdt.h  |  21 +-
 .../esp_system/{ => task_wdt}/task_wdt.c      | 351 +++++++-----------
 .../task_wdt/task_wdt_impl_esp_timer.c        | 155 ++++++++
 .../task_wdt/task_wdt_impl_timergroup.c       | 184 +++++++++
 components/esp_system/test/test_task_wdt.c    |  54 +++
 components/esp_timer/test/test_esp_timer.c    |  43 +++
 12 files changed, 721 insertions(+), 227 deletions(-)
 create mode 100644 components/esp_system/include/esp_private/esp_task_wdt_impl.h
 rename components/esp_system/{ => task_wdt}/task_wdt.c (81%)
 create mode 100644 components/esp_system/task_wdt/task_wdt_impl_esp_timer.c
 create mode 100644 components/esp_system/task_wdt/task_wdt_impl_timergroup.c

diff --git a/components/esp_pm/linker.lf b/components/esp_pm/linker.lf
index 35cdb1141e..95e8b48069 100644
--- a/components/esp_pm/linker.lf
+++ b/components/esp_pm/linker.lf
@@ -38,6 +38,10 @@ entries:
         task_wdt:find_entry_from_task_handle_and_check_all_reset (noflash)
         task_wdt:esp_task_wdt_reset (noflash)
         task_wdt:esp_task_wdt_reset_user (noflash)
+        if ESP_TASK_WDT_USE_ESP_TIMER = y:
+            task_wdt_impl_esp_timer:esp_task_wdt_impl_timer_feed (noflash)
+        else:
+            task_wdt_impl_timergroup:esp_task_wdt_impl_timer_feed (noflash)
 
 [mapping:esp_timer_pm]
 archive: libesp_timer.a
@@ -45,7 +49,8 @@ entries:
     if PM_SLP_IRAM_OPT = y:
         # esp_timer_feed is called from task_wdt_timer_feed, so put it
         # in IRAM if task_wdt_timer_feed itself is in IRAM.
-        esp_timer:esp_timer_feed (noflash)
+        if ESP_TASK_WDT_USE_ESP_TIMER = y:
+            esp_timer:esp_timer_feed (noflash)
         if ESP_TIMER_IMPL_TG0_LAC = y:
             esp_timer_impl_lac:esp_timer_impl_lock (noflash)
             esp_timer_impl_lac:esp_timer_impl_unlock (noflash)
diff --git a/components/esp_system/CMakeLists.txt b/components/esp_system/CMakeLists.txt
index b2f63c7d37..a0f6d2cea3 100644
--- a/components/esp_system/CMakeLists.txt
+++ b/components/esp_system/CMakeLists.txt
@@ -26,7 +26,13 @@ else()
             "debug_stubs.c")
 
     if(CONFIG_ESP_TASK_WDT)
-        list(APPEND srcs "task_wdt.c")
+        list(APPEND srcs "task_wdt/task_wdt.c")
+
+        if(CONFIG_ESP_TASK_WDT_USE_ESP_TIMER)
+            list(APPEND srcs "task_wdt/task_wdt_impl_esp_timer.c")
+        else()
+            list(APPEND srcs "task_wdt/task_wdt_impl_timergroup.c")
+        endif()
     endif()
 
     if(CONFIG_ESP_SYSTEM_USE_EH_FRAME)
diff --git a/components/esp_system/include/esp_private/crosscore_int.h b/components/esp_system/include/esp_private/crosscore_int.h
index 5a37780911..aed9169bfd 100644
--- a/components/esp_system/include/esp_private/crosscore_int.h
+++ b/components/esp_system/include/esp_private/crosscore_int.h
@@ -61,6 +61,7 @@ void esp_crosscore_int_send_gdb_call(int core_id);
  */
 void esp_crosscore_int_send_print_backtrace(int core_id);
 
+#if CONFIG_ESP_TASK_WDT
 /**
  * Send an interrupt to a CPU indicating it call `task_wdt_timeout_abort_xtensa`.
  * This will make the CPU abort, using the interrupted task frame.
@@ -72,7 +73,9 @@ void esp_crosscore_int_send_print_backtrace(int core_id);
  * @param core_id Core that should abort
  */
 void esp_crosscore_int_send_twdt_abort(int core_id);
-#endif
+
+#endif // CONFIG_ESP_TASK_WDT
+#endif // !CONFIG_IDF_TARGET_ESP32C3 && !CONFIG_IDF_TARGET_ESP32H2 && !CONFIG_IDF_TARGET_ESP32C2
 
 #ifdef __cplusplus
 }
diff --git a/components/esp_system/include/esp_private/esp_task_wdt.h b/components/esp_system/include/esp_private/esp_task_wdt.h
index ecbbdd04d1..a9d376f272 100644
--- a/components/esp_system/include/esp_private/esp_task_wdt.h
+++ b/components/esp_system/include/esp_private/esp_task_wdt.h
@@ -15,6 +15,17 @@
 extern "C" {
 #endif
 
+/**
+ * @brief Type used to define the context of a Task WatchDog Timer implementation.
+ *        This is used internally in the TWDT driver, it is implementation specific.
+ */
+typedef void* twdt_ctx_t;
+
+/**
+ * @brief Type of the function used as an ISR callback.
+ */
+typedef void (*twdt_isr_callback)(void*);
+
 /**
  * @brief   Stop the Task Watchdog Timer (TWDT)
  *
diff --git a/components/esp_system/include/esp_private/esp_task_wdt_impl.h b/components/esp_system/include/esp_private/esp_task_wdt_impl.h
new file mode 100644
index 0000000000..43adc3238f
--- /dev/null
+++ b/components/esp_system/include/esp_private/esp_task_wdt_impl.h
@@ -0,0 +1,101 @@
+/*
+ * SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#include "esp_err.h"
+#include "../esp_task_wdt.h"
+#include "esp_private/esp_task_wdt.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+
+/**
+ * @brief   Allocate and initialize the Task Watchdog Timer (TWDT) with the given configuration.
+ *
+ * @param[in] config Pointer to the configuration structure
+ * @param[out] obj Abstract context for the current timer, this will be passed to all the other functions
+ *
+ * @return
+ *  - ESP_OK: Successfully initialized and configured the timer
+ *  - Other: Failed to initialize the timer
+ */
+esp_err_t esp_task_wdt_impl_timer_allocate(const esp_task_wdt_config_t *config,
+                                           twdt_isr_callback callback,
+                                           twdt_ctx_t *obj);
+
+
+/**
+ * @brief   Reconfigure a timer.
+ *
+ * The timer must be stopped when calling this function. The timer will not be restarted at the end of this
+ * function.
+ *
+ * @param[in] config Pointer to the configuration structure
+ *
+ * @return
+ *  - ESP_OK: Successfully reconfigured the timer
+ *  - Other: Failed to reconfigure the timer
+ */
+esp_err_t esp_task_wdt_impl_timer_reconfigure(twdt_ctx_t obj, const esp_task_wdt_config_t *config);
+
+/**
+ * @brief   Free the Task Watchdog Timer (TWDT).
+ *
+ * @param[in] obj Abstract implementation context
+ *
+ */
+void esp_task_wdt_impl_timer_free(twdt_ctx_t obj);
+
+
+/**
+ * @brief   Feed the Task Watchdog Timer (TWDT)
+ *
+ * Feed the timer underneath to prevent it from triggering for the next period (configured at initialization).
+ *
+ * @param[in] obj Abstract implementation context
+ * @return
+ *  - ESP_OK: timer successfully feeded
+ *  - Other: failed to feed the timer
+ */
+esp_err_t esp_task_wdt_impl_timer_feed(twdt_ctx_t obj);
+
+
+/**
+ * @brief   Function invoked as soon as the Task Watchdog Timer (TWDT) ISR callback is called.
+ *
+ * @param[in] obj Abstract implementation context
+ */
+void esp_task_wdt_impl_timeout_triggered(twdt_ctx_t obj);
+
+
+/**
+ * @brief   Stop the Task Watchdog Timer (TWDT).
+ *
+ * @param[in] obj Abstract implementation context
+ *
+ */
+esp_err_t esp_task_wdt_impl_timer_stop(twdt_ctx_t obj);
+
+
+/**
+ * @brief   Restart the Task Watchdog Timer (TWDT)
+ *
+ * This function will restart/resume the timer after it has been stopped.
+ *
+ * @param[in] obj Abstract implementation context
+ * @return
+ *  - ESP_OK: timer successfully stopped
+ *  - Other: failed to stop the timer
+ */
+esp_err_t esp_task_wdt_impl_timer_restart(twdt_ctx_t obj);
+
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/esp_system/include/esp_private/system_internal.h b/components/esp_system/include/esp_private/system_internal.h
index 1e3f1f1410..6851a3fc85 100644
--- a/components/esp_system/include/esp_private/system_internal.h
+++ b/components/esp_system/include/esp_private/system_internal.h
@@ -11,8 +11,9 @@ extern "C" {
 #endif
 
 #include "esp_system.h"
+#include "soc/soc_caps.h"
 
-#if !CONFIG_ESP_TASK_WDT_USE_ESP_TIMER
+#if SOC_TIMER_GROUPS >= 2
 
 /* All the targets that have more than one timer group are using
  * APB clock by default, which frequency is 80MHz.
@@ -24,8 +25,9 @@ extern "C" {
 
 #else
 
-/* The targets that have a single timer group use XTAL clock as the
- * default clock. XTAL clock frequency is 40MHz. */
+/* The targets that have a single timer group use a 40MHz clock for the
+ * Timer Group 0. Let's adapt the prescaler value accordingly.
+ */
 #define MWDT0_TICK_PRESCALER    20000
 #define MWDT0_TICKS_PER_US      500
 
diff --git a/components/esp_system/include/esp_task_wdt.h b/components/esp_system/include/esp_task_wdt.h
index 42ff54963b..c5c1d5fa11 100644
--- a/components/esp_system/include/esp_task_wdt.h
+++ b/components/esp_system/include/esp_task_wdt.h
@@ -32,19 +32,36 @@ typedef struct esp_task_wdt_user_handle_s * esp_task_wdt_user_handle_t;
 /**
  * @brief  Initialize the Task Watchdog Timer (TWDT)
  *
- * This function configures and initializes the TWDT. If the TWDT is already initialized when this function is called,
- * this function will update the TWDT's current configuration. This funciton will also subscribe the idle tasks if
+ * This function configures and initializes the TWDT. This function will subscribe the idle tasks if
  * configured to do so. For other tasks, users can subscribe them using esp_task_wdt_add() or esp_task_wdt_add_user().
+ * This function won't start the timer if no task have been registered yet.
  *
  * @note esp_task_wdt_init() must only be called after the scheduler is started. Moreover, it must not be called by
  *       multiple tasks simultaneously.
  * @param[in] config Configuration structure
  * @return
  *  - ESP_OK: Initialization was successful
+ *  - ESP_ERR_INVALID_STATE: Already initialized
  *  - Other: Failed to initialize TWDT
  */
 esp_err_t esp_task_wdt_init(const esp_task_wdt_config_t *config);
 
+/**
+ * @brief Reconfigure the Task Watchdog Timer (TWDT)
+ *
+ * The function reconfigures the running TWDT. It must already be initialized when this function is called.
+ *
+ * @note esp_task_wdt_reconfigure() must not be called by multiple tasks simultaneously.
+ *
+ * @param[in] config Configuration structure
+ *
+ * @return
+ *  - ESP_OK: Reconfiguring was successful
+ *  - ESP_ERR_INVALID_STATE: TWDT not initialized yet
+ *  - Other: Failed to initialize TWDT
+ */
+esp_err_t esp_task_wdt_reconfigure(const esp_task_wdt_config_t *config);
+
 /**
  * @brief   Deinitialize the Task Watchdog Timer (TWDT)
  *
diff --git a/components/esp_system/task_wdt.c b/components/esp_system/task_wdt/task_wdt.c
similarity index 81%
rename from components/esp_system/task_wdt.c
rename to components/esp_system/task_wdt/task_wdt.c
index bf287a1e9e..9bd7770ca2 100644
--- a/components/esp_system/task_wdt.c
+++ b/components/esp_system/task_wdt/task_wdt.c
@@ -11,20 +11,18 @@
 #include "sdkconfig.h"
 #include "freertos/FreeRTOS.h"
 #include "freertos/task.h"
-#include "hal/wdt_hal.h"
+#include "freertos/task_snapshot.h"
 #include "esp_err.h"
 #include "esp_attr.h"
 #include "esp_check.h"
 #include "esp_log.h"
-#include "esp_intr_alloc.h"
 #include "esp_debug_helpers.h"
 #include "esp_freertos_hooks.h"
 #include "esp_task_wdt.h"
-#include "esp_private/periph_ctrl.h"
 #include "esp_private/system_internal.h"
 #include "esp_private/crosscore_int.h"
-#include "freertos/task_snapshot.h"
-#include "esp_timer.h"
+#include "esp_private/esp_task_wdt.h"
+#include "esp_private/esp_task_wdt_impl.h"
 
 #if CONFIG_ESP_SYSTEM_USE_EH_FRAME
 #include "esp_private/eh_frame_parser.h"
@@ -40,6 +38,9 @@ extern void panic_print_registers(const void *frame, int core);
  * a different context than the one it's called from. */
 extern void xt_unhandled_exception(void *frame);
 
+/* Forward declaration of the idle hook callback */
+static bool idle_hook_cb(void);
+
 /* Global flag set to make the `panic` mechanism think a real `abort()` was
  * called. This is used in the ISR handler, in case we have to panic when
  * a task doesn't feed its timer. */
@@ -50,18 +51,6 @@ bool g_twdt_isr = false;
 
 // --------------------------------------------------- Definitions -----------------------------------------------------
 
-// ----------------------- Macros --------------------------
-
-// Use a hardware timer implementation or a software implementation
-#define TWDT_HARDWARE_IMPL      !CONFIG_ESP_TASK_WDT_USE_ESP_TIMER
-
-#if TWDT_HARDWARE_IMPL
-// HAL related variables and constants only defined in a hardware implementation
-#define TWDT_INSTANCE           WDT_MWDT0
-#define TWDT_TICKS_PER_US       MWDT0_TICKS_PER_US
-#define TWDT_PRESCALER          MWDT0_TICK_PRESCALER   // Tick period of 500us if WDT source clock is 80MHz
-#endif // TWDT_HARDWARE_IMPL
-
 // ---------------------- Typedefs -------------------------
 
 /**
@@ -78,16 +67,11 @@ struct twdt_entry {
 // Structure used to hold run time configuration of the TWDT
 typedef struct twdt_obj twdt_obj_t;
 struct twdt_obj {
-#if TWDT_HARDWARE_IMPL
-    wdt_hal_context_t hal;
-    intr_handle_t intr_handle;
-#else // TWDT_HARDWARE_IMPL
-    esp_timer_handle_t sw_timer; // We use esp_timer to simulate a hardware WDT
-    uint32_t period_ms;
-#endif // TWDT_HARDWARE_IMPL
+    twdt_ctx_t impl_ctx;
     SLIST_HEAD(entry_list_head, twdt_entry) entries_slist;
     uint32_t idle_core_mask;    // Current core's who's idle tasks are subscribed
     bool panic; // Flag to trigger panic when TWDT times out
+    bool waiting_for_task; // Flag to start the timer as soon as a task is added
 };
 
 // ----------------------- Objects -------------------------
@@ -104,109 +88,17 @@ static char core_user_names[portNUM_PROCESSORS][CORE_USER_NAME_LEN];
 
 // ----------------------------------------------------- Private -------------------------------------------------------
 
-// ---------------------- Callbacks ------------------------
-
-/**
- * @brief Idle hook callback
- *
- * Idle hook callback called by the idle tasks to feed the TWDT
- *
- * @return Whether the idle tasks should continue idling
- */
-static bool idle_hook_cb(void)
-{
-#if CONFIG_FREERTOS_SMP
-    esp_task_wdt_reset_user(core_user_handles[xPortGetCoreID()]);
-#else // CONFIG_FREERTOS_SMP
-    esp_task_wdt_reset();
-#endif // CONFIG_FREERTOS_SMP
-    return true;
-}
-
 // ----------------------- Helpers -------------------------
 
-#if !TWDT_HARDWARE_IMPL
-
-/**
- * Private API provided by esp_timer component to feed a timer without
- * the need of disabling it, removing it and inserting it manually.
- */
-esp_err_t esp_timer_feed(esp_timer_handle_t timer);
-
-#endif // !TWDT_HARDWARE_IMPL
-
-
-static esp_err_t task_wdt_timer_stop(twdt_obj_t *obj)
-{
-    esp_err_t ret = ESP_OK;
-
-    if (obj == NULL) {
-        return ESP_ERR_INVALID_STATE;
-    }
-
-#if TWDT_HARDWARE_IMPL
-    // All tasks have reset; Feed the underlying timer.
-    wdt_hal_write_protect_disable(&obj->hal);
-    wdt_hal_disable(&obj->hal);
-    wdt_hal_write_protect_enable(&obj->hal);
-#else // TWDT_HARDWARE_IMPL
-    if (obj->sw_timer == NULL) {
-        ret = ESP_ERR_INVALID_STATE;
-    }
-
-    if (ret == ESP_OK) {
-        esp_timer_stop(obj->sw_timer);
-    }
-#endif // TWDT_HARDWARE_IMPL
-
-    return ret;
-}
-
-
-static esp_err_t task_wdt_timer_restart(twdt_obj_t *obj)
-{
-    esp_err_t ret = ESP_OK;
-
-    if (obj == NULL) {
-        return ESP_ERR_INVALID_STATE;
-    }
-
-#if TWDT_HARDWARE_IMPL
-    // All tasks have reset; Feed the underlying timer.
-    wdt_hal_write_protect_disable(&obj->hal);
-    wdt_hal_enable(&obj->hal);
-    wdt_hal_feed(&obj->hal);
-    wdt_hal_write_protect_enable(&obj->hal);
-#else // TWDT_HARDWARE_IMPL
-    if (obj->sw_timer == NULL) {
-        ret = ESP_ERR_INVALID_STATE;
-    }
-
-    if (ret == ESP_OK) {
-        esp_timer_start_periodic(obj->sw_timer, obj->period_ms * 1000);
-    }
-#endif // TWDT_HARDWARE_IMPL
-
-    return ret;
-}
-
 /**
  * @brief Reset the timer and reset flags of each entry
  * When entering this function, the spinlock has already been taken, no need to take it back.
  */
 static void task_wdt_timer_feed(void)
 {
-#if TWDT_HARDWARE_IMPL
-    // All tasks have reset; time to reset the hardware timer.
-    wdt_hal_write_protect_disable(&p_twdt_obj->hal);
-    wdt_hal_feed(&p_twdt_obj->hal);
-    wdt_hal_write_protect_enable(&p_twdt_obj->hal);
-#else // TWDT_HARDWARE_IMPL
-    /* No matter if feeding succeeded or not, we have to reset each list entry's flags.
-     * Thus, ignore the return value. */
-    esp_timer_feed(p_twdt_obj->sw_timer);
-#endif // TWDT_HARDWARE_IMPL
-    //Clear the has_reset flag in each entry
+    esp_task_wdt_impl_timer_feed(p_twdt_obj->impl_ctx);
+
+    /* Clear the has_reset flag in each entry */
     twdt_entry_t *entry;
     SLIST_FOREACH(entry, &p_twdt_obj->entries_slist, slist_entry) {
         entry->has_reset = false;
@@ -300,6 +192,11 @@ static esp_err_t add_entry(bool is_task, void *entry_data, twdt_entry_t **entry_
     }
     // Add entry to list
     SLIST_INSERT_HEAD(&p_twdt_obj->entries_slist, entry, slist_entry);
+    // Start the timer if it has not been started yet and was waiting on a task to registered
+    if (p_twdt_obj->waiting_for_task) {
+        esp_task_wdt_impl_timer_restart(p_twdt_obj->impl_ctx);
+        p_twdt_obj->waiting_for_task = false;
+    }
     if (all_reset) {   //Reset hardware timer if all other tasks in list have reset in
         task_wdt_timer_feed();
     }
@@ -340,8 +237,15 @@ static esp_err_t delete_entry(bool is_task, void *entry_data)
     }
     // Remove entry
     SLIST_REMOVE(&p_twdt_obj->entries_slist, entry, twdt_entry, slist_entry);
-    // Reset hardware timer if all remaining tasks have reset
-    if (all_reset) {
+    /* Stop the timer if we don't have any more tasks/objects to watch */
+    if (SLIST_EMPTY(&p_twdt_obj->entries_slist)) {
+        p_twdt_obj->waiting_for_task = true;
+        esp_task_wdt_impl_timer_stop(p_twdt_obj->impl_ctx);
+    } else {
+        p_twdt_obj->waiting_for_task = false;
+    }
+    /* Reset hardware timer if all remaining tasks have reset and if the list of tasks is not empty */
+    if (!p_twdt_obj->waiting_for_task && all_reset) {
         task_wdt_timer_feed();
     }
     portEXIT_CRITICAL(&spinlock);
@@ -569,6 +473,25 @@ static void task_wdt_timeout_handling(int cores_fail, bool panic)
 #endif // CONFIG_IDF_TARGET_ARCH_RISCV
 
 
+// ---------------------- Callbacks ------------------------
+
+/**
+ * @brief Idle hook callback
+ *
+ * Idle hook callback called by the idle tasks to feed the TWDT
+ *
+ * @return Whether the idle tasks should continue idling
+ */
+static bool idle_hook_cb(void)
+{
+#if CONFIG_FREERTOS_SMP
+    esp_task_wdt_reset_user(core_user_handles[xPortGetCoreID()]);
+#else // CONFIG_FREERTOS_SMP
+    esp_task_wdt_reset();
+#endif // CONFIG_FREERTOS_SMP
+    return true;
+}
+
 /**
  * @brief TWDT timeout ISR function
  *
@@ -580,12 +503,7 @@ static void task_wdt_timeout_handling(int cores_fail, bool panic)
 static void task_wdt_isr(void *arg)
 {
     portENTER_CRITICAL_ISR(&spinlock);
-#if TWDT_HARDWARE_IMPL
-    // Reset hardware timer so that 2nd stage timeout is not reached (will trigger system reset)
-    wdt_hal_write_protect_disable(&p_twdt_obj->hal);
-    wdt_hal_handle_intr(&p_twdt_obj->hal);  // Feeds WDT and clears acknowledges interrupt
-    wdt_hal_write_protect_enable(&p_twdt_obj->hal);
-#endif // TWDT_HARDWARE_IMPL
+    esp_task_wdt_impl_timeout_triggered(p_twdt_obj->impl_ctx);
 
     // If there are no entries, there's nothing to do.
     if (SLIST_EMPTY(&p_twdt_obj->entries_slist)) {
@@ -667,78 +585,6 @@ static void task_wdt_isr(void *arg)
     task_wdt_timeout_handling(cpus_fail, panic);
 }
 
-static esp_err_t task_wdt_timer_allocate(twdt_obj_t *obj, const esp_task_wdt_config_t *config)
-{
-#if TWDT_HARDWARE_IMPL
-    esp_err_t ret = esp_intr_alloc(ETS_TG0_WDT_LEVEL_INTR_SOURCE, 0, task_wdt_isr, NULL, &obj->intr_handle);
-
-    if (ret == ESP_OK) {
-        periph_module_enable(PERIPH_TIMG0_MODULE);
-        wdt_hal_init(&obj->hal, TWDT_INSTANCE, TWDT_PRESCALER, true);
-        // Assign the driver object
-        wdt_hal_write_protect_disable(&obj->hal);
-        // Configure 1st stage timeout and behavior
-        wdt_hal_config_stage(&obj->hal, WDT_STAGE0, config->timeout_ms * (1000 / TWDT_TICKS_PER_US), WDT_STAGE_ACTION_INT);
-        // Configure 2nd stage timeout and behavior
-        wdt_hal_config_stage(&obj->hal, WDT_STAGE1, config->timeout_ms * (2 * 1000 / TWDT_TICKS_PER_US), WDT_STAGE_ACTION_RESET_SYSTEM);
-        // Enable the WDT
-        wdt_hal_enable(&obj->hal);
-        wdt_hal_write_protect_enable(&obj->hal);
-    }
-
-    return ret;
-#else // TWDT_HARDWARE_IMPL
-
-    const esp_timer_create_args_t timer_args = {
-        .callback = task_wdt_isr,
-        .arg = NULL,
-        .dispatch_method = ESP_TIMER_ISR,
-        .name = "Task software watchdog",
-        .skip_unhandled_events = true
-    };
-
-    /* Software Task timer. As we don't have a spare hardware watchdog timer, we will use esp_timer to simulate one. */
-    esp_err_t ret = esp_timer_create(&timer_args, &obj->sw_timer);
-    ESP_GOTO_ON_FALSE((ret == ESP_OK), ret, reterr, TAG, "could not start periodic timer");
-
-    /* Configure it as a periodic timer, so that we check the Tasks everytime it is triggered.
-     * Its parameter is in microseconds, but the config's is in milliseconds, convert it. */
-    obj->period_ms = config->timeout_ms;
-    ret = esp_timer_start_periodic(obj->sw_timer, config->timeout_ms * 1000);
-    ESP_GOTO_ON_FALSE((ret == ESP_OK), ret, freeret, TAG, "could not start periodic timer");
-
-    return ret;
-freeret:
-    /* If we reach this point, it means that we were unable to program the timer as a periodic one, so
-     * no need to stop it before deleting it. */
-    esp_timer_delete(obj->sw_timer);
-reterr:
-    return ret;
-#endif // TWDT_HARDWARE_IMPL
-}
-
-static void task_wdt_timer_disable(twdt_obj_t *obj)
-{
-    esp_err_t ret = ESP_OK;
-    ret = task_wdt_timer_stop(obj);
-#if TWDT_HARDWARE_IMPL
-    // Stop hardware timer and the interrupt associated
-    wdt_hal_deinit(&obj->hal);
-    esp_intr_disable(obj->intr_handle);
-#endif // TWDT_HARDWARE_IMPL
-    assert(ret == ESP_OK);
-}
-
-
-static void task_wdt_timer_free(twdt_obj_t *obj)
-{
-#if TWDT_HARDWARE_IMPL
-    ESP_ERROR_CHECK(esp_intr_free(obj->intr_handle));   // Deregister interrupt
-#else // TWDT_HARDWARE_IMPL
-    esp_timer_delete(obj->sw_timer);
-#endif // TWDT_HARDWARE_IMPL
-}
-
 // ----------------------------------------------------- Public --------------------------------------------------------
 
 esp_err_t esp_task_wdt_init(const esp_task_wdt_config_t *config)
@@ -747,56 +593,123 @@ esp_err_t esp_task_wdt_init(const esp_task_wdt_config_t *config)
     ESP_RETURN_ON_FALSE(p_twdt_obj == NULL, ESP_ERR_INVALID_STATE, TAG, "TWDT already initialized");
     esp_err_t ret = ESP_OK;
     twdt_obj_t *obj = NULL;
-    uint32_t old_core_mask = 0;
 
-    // Allocate and initialize the global object
+    /* Allocate and initialize the global object */
     obj = calloc(1, sizeof(twdt_obj_t));
     ESP_GOTO_ON_FALSE((obj != NULL), ESP_ERR_NO_MEM, err, TAG, "insufficient memory");
     SLIST_INIT(&obj->entries_slist);
     obj->panic = config->trigger_panic;
 
-    // Allocate the timer itself
-    ret = task_wdt_timer_allocate(obj, config);
+    /* Allocate the timer itself, NOT STARTED */
+    ret = esp_task_wdt_impl_timer_allocate(config, task_wdt_isr, &obj->impl_ctx);
     if (ret != ESP_OK) {
         goto err;
     }
 
-    // No error so far, we can assign it to the driver object
+    /* No error so far, we can assign it to the driver object */
     p_twdt_obj = obj;
 
-    // Update which core's idle tasks are subscribed
-    old_core_mask = p_twdt_obj->idle_core_mask;
+    /* Update which core's idle tasks are subscribed */
     p_twdt_obj->idle_core_mask = config->idle_core_mask;
-    if (old_core_mask) {
-        // Unsubscribe all previously watched core idle tasks
-        unsubscribe_idle(old_core_mask);
-    }
     if (config->idle_core_mask) {
-        // Subscribe the new cores idle tasks
+        /* Subscribe the new cores idle tasks */
         subscribe_idle(config->idle_core_mask);
     }
 
+    /* Start the timer only if we are watching some tasks */
+    if (!SLIST_EMPTY(&p_twdt_obj->entries_slist)) {
+        p_twdt_obj->waiting_for_task = false;
+        esp_task_wdt_impl_timer_restart(p_twdt_obj->impl_ctx);
+    } else {
+        p_twdt_obj->waiting_for_task = true;
+    }
+
     return ESP_OK;
 err:
     free(obj);
     return ret;
 }
 
+esp_err_t esp_task_wdt_reconfigure(const esp_task_wdt_config_t *config)
+{
+    ESP_RETURN_ON_FALSE((config != NULL && config->idle_core_mask < (1 << portNUM_PROCESSORS)), ESP_ERR_INVALID_ARG, TAG, "Invalid arguments");
+    ESP_RETURN_ON_FALSE(p_twdt_obj != NULL, ESP_ERR_INVALID_STATE, TAG, "TWDT not initialized yet");
+    uint32_t old_core_mask = 0;
+    esp_err_t ret = ESP_OK;
+
+    /* Stop the timer to make sure we don't get into the ISR while reconfiguring the TWDT */
+    portENTER_CRITICAL(&spinlock);
+    ret = esp_task_wdt_impl_timer_stop(p_twdt_obj->impl_ctx);
+    if (ret != ESP_OK) {
+        goto err;
+    }
+
+    /* We can start reconfiguring the tasks */
+    p_twdt_obj->panic = config->trigger_panic;
+
+    /* Reconfigure the timer underneath (without restarting it) */
+    ret = esp_task_wdt_impl_timer_reconfigure(p_twdt_obj->impl_ctx, config);
+    if (ret != ESP_OK) {
+        goto err;
+    }
+
+    old_core_mask = p_twdt_obj->idle_core_mask;
+    /* If the new mask is different than the old one, we have to subscribe the new idle tasks */
+    if (old_core_mask != config->idle_core_mask) {
+        p_twdt_obj->idle_core_mask = config->idle_core_mask;
+
+        /* Unsubscribe all previously watched core idle tasks */
+        unsubscribe_idle(old_core_mask);
+
+        if (config->idle_core_mask) {
+            /* Subscribe the new cores idle tasks */
+            subscribe_idle(config->idle_core_mask);
+        }
+    }
+
+    /* Start the timer only if we are watching some tasks */
+    if (!SLIST_EMPTY(&p_twdt_obj->entries_slist)) {
+        esp_task_wdt_impl_timer_restart(p_twdt_obj->impl_ctx);
+    }
+
+    portEXIT_CRITICAL(&spinlock);
+err:
+    return ESP_OK;
+}
+
 esp_err_t esp_task_wdt_stop(void)
 {
     esp_err_t ret = ESP_OK;
-    portENTER_CRITICAL(&spinlock);
-    ret = task_wdt_timer_stop(p_twdt_obj);
-    portEXIT_CRITICAL(&spinlock);
+
+    /* If the timer has not been initialized, do not attempt to stop it */
+    if (p_twdt_obj == NULL) {
+        ret = ESP_ERR_INVALID_STATE;
+    }
+
+    if (ret == ESP_OK) {
+        portENTER_CRITICAL(&spinlock);
+        ret = esp_task_wdt_impl_timer_stop(p_twdt_obj->impl_ctx);
+        portEXIT_CRITICAL(&spinlock);
+    }
+
     return ret;
 }
 
 esp_err_t esp_task_wdt_restart(void)
 {
     esp_err_t ret = ESP_OK;
-    portENTER_CRITICAL(&spinlock);
-    ret = task_wdt_timer_restart(p_twdt_obj);
-    portEXIT_CRITICAL(&spinlock);
+
+    /* If the timer has not been initialized, do not attempt to stop it */
+    if (p_twdt_obj == NULL) {
+        ret = ESP_ERR_INVALID_STATE;
+    }
+
+    if (ret == ESP_OK) {
+        portENTER_CRITICAL(&spinlock);
+        ret = esp_task_wdt_impl_timer_restart(p_twdt_obj->impl_ctx);
+        portEXIT_CRITICAL(&spinlock);
+    }
+
     return ret;
 }
 
@@ -813,10 +726,10 @@ esp_err_t esp_task_wdt_deinit(void)
     ESP_GOTO_ON_FALSE_ISR(SLIST_EMPTY(&p_twdt_obj->entries_slist), ESP_ERR_INVALID_STATE, err, TAG, "Tasks/users still subscribed");
 
     // Disable the timer
-    task_wdt_timer_disable(p_twdt_obj);
+    esp_task_wdt_impl_timer_stop(p_twdt_obj->impl_ctx);
 
     // Free driver resources
-    task_wdt_timer_free(p_twdt_obj);
+    esp_task_wdt_impl_timer_free(p_twdt_obj->impl_ctx);
 
     // Free the global object
     free(p_twdt_obj);
diff --git a/components/esp_system/task_wdt/task_wdt_impl_esp_timer.c b/components/esp_system/task_wdt/task_wdt_impl_esp_timer.c
new file mode 100644
index 0000000000..35bc61bc3e
--- /dev/null
+++ b/components/esp_system/task_wdt/task_wdt_impl_esp_timer.c
@@ -0,0 +1,155 @@
+/*
+ * SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <stdint.h>
+#include <stdbool.h>
+#include <stdio.h>
+#include "sdkconfig.h"
+#include "hal/wdt_hal.h"
+#include "esp_err.h"
+#include "esp_attr.h"
+#include "esp_check.h"
+#include "esp_log.h"
+#include "esp_debug_helpers.h"
+#include "esp_timer.h"
+#include "esp_private/esp_task_wdt_impl.h"
+
+/**
+ * Private API provided by esp_timer component to feed a timer without
+ * the need of disabling it, removing it and inserting it manually.
+ */
+esp_err_t esp_timer_feed(esp_timer_handle_t timer);
+
+/**
+ * Context for the software implementation of the Task WatchDog Timer.
+ * This will be passed as a parameter to public functions below. */
+typedef struct {
+    esp_timer_handle_t sw_timer;
+    uint32_t period_ms;
+} twdt_ctx_soft_t;
+
+/**
+ * Declare the initial context as static. It will be passed to the
+ * task_wdt implementation as the implementation context in the
+ * init function. */
+static twdt_ctx_soft_t init_context;
+
+static const char *TAG = "task_wdt_impl_soft";
+
+
+esp_err_t esp_task_wdt_impl_timer_allocate(const esp_task_wdt_config_t *config,
+                                           twdt_isr_callback callback,
+                                           twdt_ctx_t *obj)
+{
+    twdt_ctx_soft_t *ctx = &init_context;
+    const esp_timer_create_args_t timer_args = {
+        .callback = callback,
+        .arg = NULL,
+        .dispatch_method = ESP_TIMER_ISR,
+        .name = "Task software watchdog",
+        .skip_unhandled_events = true
+    };
+
+    /* Software Task timer. As we don't have a spare hardware watchdog timer, we will use esp_timer to simulate one */
+    esp_err_t ret = esp_timer_create(&timer_args, &ctx->sw_timer);
+    ESP_GOTO_ON_FALSE((ret == ESP_OK), ret, reterr, TAG, "could not start periodic timer");
+
+    /* Configure it as a periodic timer, so that we check the Tasks everytime it is triggered.
+     * No need to start the timer here, it will be started later with `esp_task_wdt_impl_timer_restart` */
+    ctx->period_ms = config->timeout_ms;
+
+    /* Return our context to the caller */
+    *obj = (twdt_ctx_t) ctx;
+
+reterr:
+    return ret;
+}
+
+esp_err_t esp_task_wdt_impl_timer_reconfigure(twdt_ctx_t obj, const esp_task_wdt_config_t *config)
+{
+    esp_err_t ret = ESP_OK;
+    twdt_ctx_soft_t* ctx = (twdt_ctx_soft_t*) obj;
+
+    if (config == NULL || ctx == NULL) {
+        ret = ESP_ERR_INVALID_STATE;
+    }
+
+    if (ret == ESP_OK) {
+        /* The timer is stopped, we only need to update the period in our context, next time we start the
+         * timer with `esp_task_wdt_impl_timer_restart`, we will pass the context's period to the
+         * underlying esp_timer instance. */
+        ctx->period_ms = config->timeout_ms;
+    }
+
+    return ret;
+}
+
+
+void esp_task_wdt_impl_timer_free(twdt_ctx_t obj)
+{
+    const twdt_ctx_soft_t* ctx = (twdt_ctx_soft_t*) obj;
+
+    if (ctx != NULL && ctx->sw_timer != NULL) {
+        ESP_ERROR_CHECK(esp_timer_delete(ctx->sw_timer));
+    }
+}
+
+
+esp_err_t esp_task_wdt_impl_timer_feed(twdt_ctx_t obj)
+{
+    esp_err_t ret = ESP_OK;
+    const twdt_ctx_soft_t* ctx = (twdt_ctx_soft_t*) obj;
+
+    if (ctx == NULL) {
+        ret = ESP_ERR_INVALID_STATE;
+    }
+
+    if (ret == ESP_OK) {
+        ret = esp_timer_feed(ctx->sw_timer);
+    }
+
+    return ret;
+}
+
+
+void esp_task_wdt_impl_timeout_triggered(twdt_ctx_t obj)
+{
+    (void) obj;
+}
+
+
+esp_err_t esp_task_wdt_impl_timer_stop(twdt_ctx_t obj)
+{
+    esp_err_t ret = ESP_OK;
+    const twdt_ctx_soft_t* ctx = (twdt_ctx_soft_t*) obj;
+
+    if (ctx == NULL || ctx->sw_timer == NULL) {
+        ret = ESP_ERR_INVALID_STATE;
+    }
+
+    if (ret == ESP_OK) {
+        ret = esp_timer_stop(ctx->sw_timer);
+    }
+
+    return ret;
+}
+
+
+esp_err_t esp_task_wdt_impl_timer_restart(twdt_ctx_t obj)
+{
+    esp_err_t ret = ESP_OK;
+    twdt_ctx_soft_t* ctx = (twdt_ctx_soft_t*) obj;
+
+    if (ctx == NULL || ctx->sw_timer == NULL) {
+        ret = ESP_ERR_INVALID_STATE;
+    }
+
+    if (ret == ESP_OK) {
+        esp_timer_start_periodic(ctx->sw_timer, ctx->period_ms * 1000);
+    }
+
+    return ret;
+}
diff --git a/components/esp_system/task_wdt/task_wdt_impl_timergroup.c b/components/esp_system/task_wdt/task_wdt_impl_timergroup.c
new file mode 100644
index 0000000000..57af2cd7e0
--- /dev/null
+++ b/components/esp_system/task_wdt/task_wdt_impl_timergroup.c
@@ -0,0 +1,184 @@
+/*
+ * SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <stdint.h>
+#include <stdbool.h>
+#include <stdio.h>
+#include "sdkconfig.h"
+#include "hal/wdt_hal.h"
+#include "esp_err.h"
+#include "esp_attr.h"
+#include "esp_intr_alloc.h"
+#include "esp_private/system_internal.h"
+#include "esp_private/periph_ctrl.h"
+#include "esp_private/esp_task_wdt_impl.h"
+
+#define TWDT_INSTANCE           WDT_MWDT0
+#define TWDT_TICKS_PER_US       MWDT0_TICKS_PER_US
+#define TWDT_PRESCALER          MWDT0_TICK_PRESCALER   // Tick period of 500us if WDT source clock is 80MHz
+#define TWDT_PERIPH_MODULE      PERIPH_TIMG0_MODULE
+#define TWDT_INTR_SOURCE        ETS_TG0_WDT_LEVEL_INTR_SOURCE
+
+/**
+ * Context for the software implementation of the Task WatchDog Timer.
+ * This will be passed as a parameter to public functions below. */
+typedef struct {
+    wdt_hal_context_t hal;
+    intr_handle_t intr_handle;
+} twdt_ctx_hard_t;
+
+/**
+ * Declare the initial context as static. It will be passed to the
+ * task_wdt implementation as the implementation context in the
+ * init function. */
+static twdt_ctx_hard_t init_context;
+
+
+
+esp_err_t esp_task_wdt_impl_timer_allocate(const esp_task_wdt_config_t *config,
+                                           twdt_isr_callback callback,
+                                           twdt_ctx_t *obj)
+{
+    esp_err_t ret = ESP_OK;
+    twdt_ctx_hard_t *ctx = &init_context;
+
+    if (config == NULL || obj == NULL) {
+        ret = ESP_ERR_INVALID_STATE;
+    }
+
+    if (ret == ESP_OK) {
+        esp_intr_alloc(TWDT_INTR_SOURCE, 0, callback, NULL, &ctx->intr_handle);
+    }
+
+    if (ret == ESP_OK) {
+        periph_module_enable(TWDT_PERIPH_MODULE);
+        wdt_hal_init(&ctx->hal, TWDT_INSTANCE, TWDT_PRESCALER, true);
+
+        wdt_hal_write_protect_disable(&ctx->hal);
+        // Configure 1st stage timeout and behavior
+        wdt_hal_config_stage(&ctx->hal, WDT_STAGE0, config->timeout_ms * (1000 / TWDT_TICKS_PER_US), WDT_STAGE_ACTION_INT);
+        // Configure 2nd stage timeout and behavior
+        wdt_hal_config_stage(&ctx->hal, WDT_STAGE1, config->timeout_ms * (2 * 1000 / TWDT_TICKS_PER_US), WDT_STAGE_ACTION_RESET_SYSTEM);
+        // No need to enable to enable the WDT here, it will be enabled with `esp_task_wdt_impl_timer_restart`
+        wdt_hal_write_protect_enable(&ctx->hal);
+
+        /* Return the implementation context to the caller */
+        *obj = (twdt_ctx_t) ctx;
+    }
+
+    return ret;
+}
+
+
+esp_err_t esp_task_wdt_impl_timer_reconfigure(twdt_ctx_t obj, const esp_task_wdt_config_t *config)
+{
+    esp_err_t ret = ESP_OK;
+
+    twdt_ctx_hard_t* ctx = (twdt_ctx_hard_t*) obj;
+
+    if (config == NULL || ctx == NULL) {
+        ret = ESP_ERR_INVALID_STATE;
+    }
+
+    if (ret == ESP_OK) {
+        wdt_hal_write_protect_disable(&ctx->hal);
+        /* Reconfigure the 1st and 2nd stage timeout */
+        wdt_hal_config_stage(&ctx->hal, WDT_STAGE0, config->timeout_ms * (1000 / TWDT_TICKS_PER_US), WDT_STAGE_ACTION_INT);
+        wdt_hal_config_stage(&ctx->hal, WDT_STAGE1, config->timeout_ms * (2 * 1000 / TWDT_TICKS_PER_US), WDT_STAGE_ACTION_RESET_SYSTEM);
+        wdt_hal_write_protect_enable(&ctx->hal);
+    }
+
+    return ret;
+}
+
+
+void esp_task_wdt_impl_timer_free(twdt_ctx_t obj)
+{
+    twdt_ctx_hard_t* ctx = (twdt_ctx_hard_t*) obj;
+
+    if (ctx != NULL) {
+        /* Stop hardware timer and the interrupt associated */
+        wdt_hal_deinit(&ctx->hal);
+        ESP_ERROR_CHECK(esp_intr_disable(ctx->intr_handle));
+
+        /* Disable the Timer Group module */
+        periph_module_enable(TWDT_PERIPH_MODULE);
+
+        /* Deregister interrupt */
+        ESP_ERROR_CHECK(esp_intr_free(ctx->intr_handle));
+    }
+}
+
+
+esp_err_t esp_task_wdt_impl_timer_feed(twdt_ctx_t obj)
+{
+    esp_err_t ret = ESP_OK;
+    twdt_ctx_hard_t* ctx = (twdt_ctx_hard_t*) obj;
+
+    if (ctx == NULL) {
+        ret = ESP_ERR_INVALID_STATE;
+    }
+
+    if (ret == ESP_OK) {
+        wdt_hal_write_protect_disable(&ctx->hal);
+        wdt_hal_feed(&ctx->hal);
+        wdt_hal_write_protect_enable(&ctx->hal);
+    }
+
+    return ret;
+}
+
+
+void esp_task_wdt_impl_timeout_triggered(twdt_ctx_t obj)
+{
+    twdt_ctx_hard_t* ctx = (twdt_ctx_hard_t*) obj;
+
+    if (ctx != NULL) {
+        /* Reset hardware timer so that 2nd stage timeout is not reached (will trigger system reset) */
+        wdt_hal_write_protect_disable(&ctx->hal);
+        wdt_hal_handle_intr(&ctx->hal);  // Feeds WDT and clears acknowledges interrupt
+        wdt_hal_write_protect_enable(&ctx->hal);
+    }
+}
+
+
+esp_err_t esp_task_wdt_impl_timer_stop(twdt_ctx_t obj)
+{
+    esp_err_t ret = ESP_OK;
+    twdt_ctx_hard_t* ctx = (twdt_ctx_hard_t*) obj;
+
+    if (ctx == NULL) {
+        ret = ESP_ERR_INVALID_STATE;
+    }
+
+    if (ret == ESP_OK) {
+        wdt_hal_write_protect_disable(&ctx->hal);
+        wdt_hal_disable(&ctx->hal);
+        wdt_hal_write_protect_enable(&ctx->hal);
+    }
+
+    return ret;
+}
+
+
+esp_err_t esp_task_wdt_impl_timer_restart(twdt_ctx_t obj)
+{
+    esp_err_t ret = ESP_OK;
+    twdt_ctx_hard_t* ctx = (twdt_ctx_hard_t*) obj;
+
+    if (ctx == NULL) {
+        ret = ESP_ERR_INVALID_STATE;
+    }
+
+    if (ret == ESP_OK) {
+        wdt_hal_write_protect_disable(&ctx->hal);
+        wdt_hal_enable(&ctx->hal);
+        wdt_hal_feed(&ctx->hal);
+        wdt_hal_write_protect_enable(&ctx->hal);
+    }
+
+    return ret;
+}
diff --git a/components/esp_system/test/test_task_wdt.c b/components/esp_system/test/test_task_wdt.c
index 6d3bb6bc10..6684066707 100644
--- a/components/esp_system/test/test_task_wdt.c
+++ b/components/esp_system/test/test_task_wdt.c
@@ -40,6 +40,60 @@ TEST_CASE("Task WDT task timeout", "[task_wdt]")
     TEST_ASSERT_EQUAL(ESP_OK, esp_task_wdt_deinit());
 }
 
+TEST_CASE("Task WDT inactive when no task to watch", "[task_wdt]")
+{
+    /* Make sure a timeout is NOT trigger when we have no task to watch */
+    timeout_flag = false;
+    esp_task_wdt_config_t twdt_config = {
+        .timeout_ms = TASK_WDT_TIMEOUT_MS,
+        .idle_core_mask = 0,
+        .trigger_panic = false,
+    };
+    TEST_ASSERT_EQUAL(ESP_OK, esp_task_wdt_init(&twdt_config));
+    esp_rom_delay_us(2 * TASK_WDT_TIMEOUT_MS * 1000);
+    TEST_ASSERT_EQUAL(false, timeout_flag);
+    /* Add a task to watch, it should start the watchdog */
+    TEST_ASSERT_EQUAL(ESP_OK, esp_task_wdt_add(NULL));
+    esp_rom_delay_us(TASK_WDT_TIMEOUT_MS * 1000);
+    TEST_ASSERT_EQUAL(true, timeout_flag);
+    /* Remove the task we just addded and make sure the WDT is stopped*/
+    timeout_flag = false;
+    TEST_ASSERT_EQUAL(ESP_OK, esp_task_wdt_delete(NULL));
+    esp_rom_delay_us(2 * TASK_WDT_TIMEOUT_MS * 1000);
+    TEST_ASSERT_EQUAL(false, timeout_flag);
+    /* Success, terminate the test */
+    TEST_ASSERT_EQUAL(ESP_OK, esp_task_wdt_deinit());
+}
+
+TEST_CASE("Task WDT can be reconfigured", "[task_wdt]")
+{
+    /* Make sure a timeout is NOT trigger when we have no task to watch */
+    timeout_flag = false;
+    esp_task_wdt_config_t twdt_config = {
+        .timeout_ms = TASK_WDT_TIMEOUT_MS / 2,
+        .idle_core_mask = 0,
+        .trigger_panic = false,
+    };
+    TEST_ASSERT_EQUAL(ESP_OK, esp_task_wdt_init(&twdt_config));
+    TEST_ASSERT_EQUAL(ESP_OK, esp_task_wdt_add(NULL));
+    /* Timer started, check that a timeout is raised after a while */
+    esp_rom_delay_us((TASK_WDT_TIMEOUT_MS / 2 + 1) * 1000);
+    TEST_ASSERT_EQUAL(true, timeout_flag);
+    /* Reconfigure the timer with a bigger timeout. The timer is restarted
+     * after reconfiguring it. */
+    twdt_config.timeout_ms = TASK_WDT_TIMEOUT_MS;
+    timeout_flag = false;
+    TEST_ASSERT_EQUAL(ESP_OK, esp_task_wdt_reconfigure(&twdt_config));
+    esp_rom_delay_us((TASK_WDT_TIMEOUT_MS / 2 + 1) * 1000);
+    TEST_ASSERT_EQUAL(false, timeout_flag);
+    /* Should be triggered now, we've spent TASK_WDT_TIMEOUT_MS waiting */
+    esp_rom_delay_us((TASK_WDT_TIMEOUT_MS / 2 + 1) * 1000);
+    TEST_ASSERT_EQUAL(true, timeout_flag);
+    /* Success, terminate the test */
+    TEST_ASSERT_EQUAL(ESP_OK, esp_task_wdt_delete(NULL));
+    TEST_ASSERT_EQUAL(ESP_OK, esp_task_wdt_deinit());
+}
+
 TEST_CASE("Task WDT task feed", "[task_wdt]")
 {
     timeout_flag = false;
diff --git a/components/esp_timer/test/test_esp_timer.c b/components/esp_timer/test/test_esp_timer.c
index bb24c44ac4..e26b0c40c2 100644
--- a/components/esp_timer/test/test_esp_timer.c
+++ b/components/esp_timer/test/test_esp_timer.c
@@ -866,6 +866,49 @@ TEST_CASE("Test a latency between a call of callback and real event", "[esp_time
     TEST_ESP_OK(esp_timer_delete(periodic_timer));
 }
 
+static void test_periodic_timer_feed(void* timer1_fed)
+{
+    *((int*) timer1_fed) = 1;
+}
+
+/**
+ * Feed function is not part of the esp_timer header file: it's a public in the sense that it is not static,
+ * but it is only meant to be used in IDF components.
+ */
+esp_err_t esp_timer_feed(esp_timer_handle_t timer);
+
+TEST_CASE("periodic esp_timer can be fed", "[esp_timer]")
+{
+    const int delay_ms = 100;
+    int timer_fed = 0;
+    esp_timer_handle_t timer1;
+    esp_timer_create_args_t create_args = {
+            .callback = &test_periodic_timer_feed,
+            .arg = &timer_fed,
+            .name = "timer1",
+    };
+    TEST_ESP_OK(esp_timer_create(&create_args, &timer1));
+    TEST_ESP_OK(esp_timer_start_periodic(timer1, delay_ms * 1000));
+    /* Sleep for delay_ms/2 and feed the timer */
+    vTaskDelay((delay_ms / 2) * portTICK_PERIOD_MS);
+    /* Check that the alarm was not triggered */
+    TEST_ASSERT_EQUAL(0, timer_fed);
+    /* Reaching this point, the timer will be triggered in delay_ms/2.
+     * Let's feed the timer now. */
+    TEST_ESP_OK(esp_timer_feed(timer1));
+    /* Sleep for a bit more than delay_ms/2 */
+    vTaskDelay(((delay_ms / 2) + 1) * portTICK_PERIOD_MS);
+    /* If the alarm was triggered, feed didn't work */
+    TEST_ASSERT_EQUAL(0, timer_fed);
+    /* Else, wait for another delay_ms/2, which should trigger the alarm */
+    vTaskDelay(((delay_ms / 2) + 1) * portTICK_PERIOD_MS);
+    TEST_ASSERT_EQUAL(1, timer_fed);
+
+    TEST_ESP_OK( esp_timer_stop(timer1) );
+    TEST_ESP_OK( esp_timer_delete(timer1) );
+}
+
+
 #ifdef CONFIG_ESP_TIMER_SUPPORTS_ISR_DISPATCH_METHOD
 static int64_t old_time[2];
 

From 6798bfc4b0756d43e4d5a176d7ddf51f648f1ab3 Mon Sep 17 00:00:00 2001
From: Omar Chebib <omar.chebib@espressif.com>
Date: Tue, 23 Aug 2022 17:58:14 +0800
Subject: [PATCH 431/665] TWDT: the Kconfig option ESP_TASK_WDT_EN is now used
 to enable Task Watchdog

---
 components/esp_system/CMakeLists.txt                      | 2 +-
 components/esp_system/Kconfig                             | 6 +++---
 components/esp_system/crosscore_int.c                     | 8 ++++----
 components/esp_system/include/esp_private/crosscore_int.h | 4 ++--
 components/esp_system/include/esp_private/esp_task_wdt.h  | 8 ++++----
 components/esp_system/sdkconfig.rename                    | 1 +
 components/esp_system/test/test_reset_reason.c            | 4 ++--
 components/esp_system/test/test_task_wdt.c                | 4 ++--
 components/espcoredump/src/core_dump_common.c             | 6 +++---
 components/mbedtls/test/test_rsa.c                        | 8 ++++----
 docs/en/api-reference/system/wdts.rst                     | 2 +-
 docs/en/migration-guides/release-5.x/system.rst           | 2 +-
 examples/system/task_watchdog/README.md                   | 2 +-
 13 files changed, 29 insertions(+), 28 deletions(-)

diff --git a/components/esp_system/CMakeLists.txt b/components/esp_system/CMakeLists.txt
index a0f6d2cea3..d8da31a837 100644
--- a/components/esp_system/CMakeLists.txt
+++ b/components/esp_system/CMakeLists.txt
@@ -25,7 +25,7 @@ else()
             "xt_wdt.c"
             "debug_stubs.c")
 
-    if(CONFIG_ESP_TASK_WDT)
+    if(CONFIG_ESP_TASK_WDT_EN)
         list(APPEND srcs "task_wdt/task_wdt.c")
 
         if(CONFIG_ESP_TASK_WDT_USE_ESP_TIMER)
diff --git a/components/esp_system/Kconfig b/components/esp_system/Kconfig
index 357f364b2a..1fbb378ad2 100644
--- a/components/esp_system/Kconfig
+++ b/components/esp_system/Kconfig
@@ -393,7 +393,7 @@ menu "ESP System Settings"
         help
             Also detect if interrupts on CPU 1 are disabled for too long.
 
-    config ESP_TASK_WDT
+    config ESP_TASK_WDT_EN
         bool "Enable Task Watchdog Timer"
         default y
         select FREERTOS_ENABLE_TASK_SNAPSHOT
@@ -407,14 +407,14 @@ menu "ESP System Settings"
         # Software implementation of Task Watchdog, handy for targets with only a single
         # Timer Group, such as the ESP32-C2
         bool
-        depends on ESP_TASK_WDT
+        depends on ESP_TASK_WDT_EN
         default y if IDF_TARGET_ESP32C2
         default n if !IDF_TARGET_ESP32C2
         select ESP_TIMER_SUPPORTS_ISR_DISPATCH_METHOD
 
     config ESP_TASK_WDT_INIT
         bool "Initialize Task Watchdog Timer on startup"
-        depends on ESP_TASK_WDT
+        depends on ESP_TASK_WDT_EN
         default y
         help
             Enabling this option will cause the Task Watchdog Timer to be initialized
diff --git a/components/esp_system/crosscore_int.c b/components/esp_system/crosscore_int.c
index 3799ddfbc4..2fda084714 100644
--- a/components/esp_system/crosscore_int.c
+++ b/components/esp_system/crosscore_int.c
@@ -96,14 +96,14 @@ static void IRAM_ATTR esp_crosscore_isr(void *arg) {
         esp_backtrace_print(100);
     }
 
-#if CONFIG_ESP_TASK_WDT
+#if CONFIG_ESP_TASK_WDT_EN
     if (my_reason_val & REASON_TWDT_ABORT) {
         extern void task_wdt_timeout_abort_xtensa(bool);
         /* Called from a crosscore interrupt, thus, we are not the core that received
          * the TWDT interrupt, call the function with `false` as a parameter. */
         task_wdt_timeout_abort_xtensa(false);
     }
-#endif // CONFIG_ESP_TASK_WDT
+#endif // CONFIG_ESP_TASK_WDT_EN
 #endif // CONFIG_IDF_TARGET_ARCH_XTENSA
 }
 
@@ -173,9 +173,9 @@ void IRAM_ATTR esp_crosscore_int_send_print_backtrace(int core_id)
     esp_crosscore_int_send(core_id, REASON_PRINT_BACKTRACE);
 }
 
-#if CONFIG_ESP_TASK_WDT
+#if CONFIG_ESP_TASK_WDT_EN
 void IRAM_ATTR esp_crosscore_int_send_twdt_abort(int core_id) {
     esp_crosscore_int_send(core_id, REASON_TWDT_ABORT);
 }
-#endif // CONFIG_ESP_TASK_WDT
+#endif // CONFIG_ESP_TASK_WDT_EN
 #endif
diff --git a/components/esp_system/include/esp_private/crosscore_int.h b/components/esp_system/include/esp_private/crosscore_int.h
index aed9169bfd..ea2737513c 100644
--- a/components/esp_system/include/esp_private/crosscore_int.h
+++ b/components/esp_system/include/esp_private/crosscore_int.h
@@ -61,7 +61,7 @@ void esp_crosscore_int_send_gdb_call(int core_id);
  */
 void esp_crosscore_int_send_print_backtrace(int core_id);
 
-#if CONFIG_ESP_TASK_WDT
+#if CONFIG_ESP_TASK_WDT_EN
 /**
  * Send an interrupt to a CPU indicating it call `task_wdt_timeout_abort_xtensa`.
  * This will make the CPU abort, using the interrupted task frame.
@@ -74,7 +74,7 @@ void esp_crosscore_int_send_print_backtrace(int core_id);
  */
 void esp_crosscore_int_send_twdt_abort(int core_id);
 
-#endif // CONFIG_ESP_TASK_WDT
+#endif // CONFIG_ESP_TASK_WDT_EN
 #endif // !CONFIG_IDF_TARGET_ESP32C3 && !CONFIG_IDF_TARGET_ESP32H2 && !CONFIG_IDF_TARGET_ESP32C2
 
 #ifdef __cplusplus
diff --git a/components/esp_system/include/esp_private/esp_task_wdt.h b/components/esp_system/include/esp_private/esp_task_wdt.h
index a9d376f272..ab9548e544 100644
--- a/components/esp_system/include/esp_private/esp_task_wdt.h
+++ b/components/esp_system/include/esp_private/esp_task_wdt.h
@@ -9,7 +9,7 @@
 #include "sdkconfig.h"
 #include "esp_err.h"
 
-#if CONFIG_ESP_TASK_WDT
+#if CONFIG_ESP_TASK_WDT_EN
 
 #ifdef __cplusplus
 extern "C" {
@@ -29,7 +29,7 @@ typedef void (*twdt_isr_callback)(void*);
 /**
  * @brief   Stop the Task Watchdog Timer (TWDT)
  *
- * This function will temporarily stop the timer until it is restarted/resumed by a call to esp_task_wdt_restart().
+ * This function will temporarily stop the timer until it is restarted by a call to esp_task_wdt_restart().
 
  * @note esp_task_wdt_stop() must not be called by multiple tasks simultaneously.
  * @return
@@ -41,7 +41,7 @@ esp_err_t esp_task_wdt_stop(void);
 /**
  * @brief   Restart the Task Watchdog Timer (TWDT)
  *
- * This function will restart/resume the timer after it has been stopped by esp_task_wdt_stop().
+ * This function will restart the timer after it has been stopped by esp_task_wdt_stop().
 
  * @note esp_task_wdt_restart() must not be called by multiple tasks simultaneously.
  * @return
@@ -54,4 +54,4 @@ esp_err_t esp_task_wdt_restart(void);
 }
 #endif
 
-#endif // CONFIG_ESP_TASK_WDT
+#endif // CONFIG_ESP_TASK_WDT_EN
diff --git a/components/esp_system/sdkconfig.rename b/components/esp_system/sdkconfig.rename
index 5a9dc895b7..826f9cb0a3 100644
--- a/components/esp_system/sdkconfig.rename
+++ b/components/esp_system/sdkconfig.rename
@@ -26,6 +26,7 @@ CONFIG_TASK_WDT_PANIC                                   CONFIG_ESP_TASK_WDT_PANI
 CONFIG_TASK_WDT_TIMEOUT_S                               CONFIG_ESP_TASK_WDT_TIMEOUT_S
 CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU0                    CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0
 CONFIG_TASK_WDT_CHECK_IDLE_TASK_CPU1                    CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1
+CONFIG_ESP_TASK_WDT                                     CONFIG_ESP_TASK_WDT_INIT
 CONFIG_ESP32_DEBUG_STUBS_ENABLE                         CONFIG_ESP_DEBUG_STUBS_ENABLE
 
 CONFIG_BROWNOUT_DET                                     CONFIG_ESP_BROWNOUT_DET
diff --git a/components/esp_system/test/test_reset_reason.c b/components/esp_system/test/test_reset_reason.c
index 4b0895eef4..6afc9b6f78 100644
--- a/components/esp_system/test/test_reset_reason.c
+++ b/components/esp_system/test/test_reset_reason.c
@@ -222,7 +222,7 @@ TEST_CASE_MULTIPLE_STAGES("reset reason ESP_RST_INT_WDT after interrupt watchdog
         do_int_wdt_hw,
         check_reset_reason_int_wdt);
 
-#if CONFIG_ESP_TASK_WDT
+#if CONFIG_ESP_TASK_WDT_EN
 static void do_task_wdt(void)
 {
     setup_values();
@@ -252,7 +252,7 @@ TEST_CASE_MULTIPLE_STAGES("reset reason ESP_RST_TASK_WDT after task watchdog",
         "[reset_reason][reset="RESET"]",
         do_task_wdt,
         check_reset_reason_task_wdt);
-#endif // CONFIG_ESP_TASK_WDT
+#endif // CONFIG_ESP_TASK_WDT_EN
 
 static void do_rtc_wdt(void)
 {
diff --git a/components/esp_system/test/test_task_wdt.c b/components/esp_system/test/test_task_wdt.c
index 6684066707..858dcd9ecf 100644
--- a/components/esp_system/test/test_task_wdt.c
+++ b/components/esp_system/test/test_task_wdt.c
@@ -6,7 +6,7 @@
 
 #include "sdkconfig.h"
 
-#if CONFIG_ESP_TASK_WDT
+#if CONFIG_ESP_TASK_WDT_EN
 
 #include <stdbool.h>
 #include "unity.h"
@@ -153,4 +153,4 @@ TEST_CASE("Task WDT user feed", "[task_wdt]")
     TEST_ASSERT_EQUAL(ESP_OK, esp_task_wdt_deinit());
 }
 
-#endif // CONFIG_ESP_TASK_WDT
+#endif // CONFIG_ESP_TASK_WDT_EN
diff --git a/components/espcoredump/src/core_dump_common.c b/components/espcoredump/src/core_dump_common.c
index b5b0658363..a1ea9261b0 100644
--- a/components/espcoredump/src/core_dump_common.c
+++ b/components/espcoredump/src/core_dump_common.c
@@ -286,7 +286,7 @@ inline bool esp_core_dump_tcb_addr_is_sane(uint32_t addr)
 
 inline bool esp_core_dump_in_isr_context(void)
 {
-#if CONFIG_ESP_TASK_WDT
+#if CONFIG_ESP_TASK_WDT_EN
     /* This function will be used to check whether a panic occurred in an ISR.
      * In that case, the execution frame must be switch to the interrupt stack.
      * However, in case where the task watchdog ISR calls the panic handler,
@@ -296,9 +296,9 @@ inline bool esp_core_dump_in_isr_context(void)
      * TODO: IDF-5694. */
     extern bool g_twdt_isr;
     return xPortInterruptedFromISRContext() && !g_twdt_isr;
-#else // CONFIG_ESP_TASK_WDT
+#else // CONFIG_ESP_TASK_WDT_EN
     return xPortInterruptedFromISRContext();
-#endif // CONFIG_ESP_TASK_WDT
+#endif // CONFIG_ESP_TASK_WDT_EN
 }
 
 inline core_dump_task_handle_t esp_core_dump_get_current_task_handle()
diff --git a/components/mbedtls/test/test_rsa.c b/components/mbedtls/test/test_rsa.c
index dd0800161d..d6337dba5c 100644
--- a/components/mbedtls/test/test_rsa.c
+++ b/components/mbedtls/test/test_rsa.c
@@ -570,7 +570,7 @@ TEST_CASE("mbedtls RSA Generate Key", "[mbedtls][timeout=60]")
     const unsigned int key_size = 2048;
     const int exponent = 65537;
 
-#if CONFIG_MBEDTLS_MPI_USE_INTERRUPT && CONFIG_ESP_TASK_WDT && !CONFIG_ESP_TASK_WDT_INIT
+#if CONFIG_MBEDTLS_MPI_USE_INTERRUPT && CONFIG_ESP_TASK_WDT_EN && !CONFIG_ESP_TASK_WDT_INIT
     /* Check that generating keys doesnt starve the watchdog if interrupt-based driver is used */
     esp_task_wdt_config_t twdt_config = {
         .timeout_ms = 1000,
@@ -578,7 +578,7 @@ TEST_CASE("mbedtls RSA Generate Key", "[mbedtls][timeout=60]")
         .trigger_panic = true,
     };
     TEST_ASSERT_EQUAL(ESP_OK, esp_task_wdt_init(&twdt_config));
-#endif // CONFIG_MBEDTLS_MPI_USE_INTERRUPT && CONFIG_ESP_TASK_WDT && !CONFIG_ESP_TASK_WDT_INIT
+#endif // CONFIG_MBEDTLS_MPI_USE_INTERRUPT && CONFIG_ESP_TASK_WDT_EN && !CONFIG_ESP_TASK_WDT_INIT
 
     mbedtls_rsa_init(&ctx);
     mbedtls_ctr_drbg_init(&ctr_drbg);
@@ -592,9 +592,9 @@ TEST_CASE("mbedtls RSA Generate Key", "[mbedtls][timeout=60]")
     mbedtls_ctr_drbg_free(&ctr_drbg);
     mbedtls_entropy_free(&entropy);
 
-#if CONFIG_MBEDTLS_MPI_USE_INTERRUPT && CONFIG_ESP_TASK_WDT && !CONFIG_ESP_TASK_WDT_INIT
+#if CONFIG_MBEDTLS_MPI_USE_INTERRUPT && CONFIG_ESP_TASK_WDT_EN && !CONFIG_ESP_TASK_WDT_INIT
     TEST_ASSERT_EQUAL(ESP_OK, esp_task_wdt_deinit());
-#endif // CONFIG_MBEDTLS_MPI_USE_INTERRUPT && CONFIG_ESP_TASK_WDT && !CONFIG_ESP_TASK_WDT_INIT
+#endif // CONFIG_MBEDTLS_MPI_USE_INTERRUPT && CONFIG_ESP_TASK_WDT_EN && !CONFIG_ESP_TASK_WDT_INIT
 
 }
 
diff --git a/docs/en/api-reference/system/wdts.rst b/docs/en/api-reference/system/wdts.rst
index 280e2a705e..40c42cf8a2 100644
--- a/docs/en/api-reference/system/wdts.rst
+++ b/docs/en/api-reference/system/wdts.rst
@@ -107,7 +107,7 @@ The following config options control TWDT configuration. They are all enabled by
 
 .. list::
 
-    - :ref:`CONFIG_ESP_TASK_WDT` - enables TWDT feature. If this option is disabled, TWDT cannot be used, even if initialized at runtime.
+    - :ref:`CONFIG_ESP_TASK_WDT_EN` - enables TWDT feature. If this option is disabled, TWDT cannot be used, even if initialized at runtime.
     - :ref:`CONFIG_ESP_TASK_WDT_INIT` - the TWDT is initialized automatically during startup. If this option is disabled, it is still possible to initialize the Task WDT at runtime by calling :cpp:func:`esp_task_wdt_init`.
     - :ref:`CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0` - {IDF_TARGET_IDLE_TASK} is subscribed to the TWDT during startup. If this option is disabled, it is still possible to subscribe the idle task by calling :cpp:func:`esp_task_wdt_init` again.
     :not CONFIG_FREERTOS_UNICORE: - :ref:`CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU1` - CPU1 Idle task is subscribed to the TWDT during startup.
diff --git a/docs/en/migration-guides/release-5.x/system.rst b/docs/en/migration-guides/release-5.x/system.rst
index 3dc6c8afad..bde5a39d9c 100644
--- a/docs/en/migration-guides/release-5.x/system.rst
+++ b/docs/en/migration-guides/release-5.x/system.rst
@@ -115,7 +115,7 @@ Task Watchdog Timers
     - Configuration is now passed as a configuration structure.
     - The function will now handle subscribing of the idle tasks if configured to do so.
 
-- The former :ref:`CONFIG_ESP_TASK_WDT` configuration option has been renamed to :ref:`CONFIG_ESP_TASK_WDT_INIT` and a new :ref:`CONFIG_ESP_TASK_WDT` option has been introduced.
+- The former ``CONFIG_ESP_TASK_WDT`` configuration option has been renamed to :ref:`CONFIG_ESP_TASK_WDT_INIT` and a new :ref:`CONFIG_ESP_TASK_WDT_EN` option has been introduced.
 
 FreeRTOS
 --------
diff --git a/examples/system/task_watchdog/README.md b/examples/system/task_watchdog/README.md
index 7c4a9d631e..e04259d6fc 100644
--- a/examples/system/task_watchdog/README.md
+++ b/examples/system/task_watchdog/README.md
@@ -21,7 +21,7 @@ Before project configuration and build, be sure to set the correct chip target u
 
 ### Configure the project
 
-Program should run correctly without needing any special configuration. However, users can disable `CONFIG_ESP_TASK_WDT` which will prevent the TWDT from being automatically initialized on startup. If disabled, the example will manually initialize the TWDT.
+Program should run correctly without needing any special configuration. However, users can disable `CONFIG_ESP_TASK_WDT_INIT` which will prevent the TWDT from being automatically initialized on startup. If disabled, the example will manually initialize the TWDT.
 
 ### Build and Flash
 

From 79598b1db7f640cb86a78679139f3917817473d0 Mon Sep 17 00:00:00 2001
From: Omar Chebib <omar.chebib@espressif.com>
Date: Mon, 5 Sep 2022 12:25:36 +0800
Subject: [PATCH 432/665] Flash: fix flash_suspend example to include worst
 case

flash_suspend example will now test the worst case in order to be able
to detect real regression:
- shorter response time is acceptable, as the tested function may be in the cache already
- response time longer than 120us will be considered a potential regression
---
 examples/system/flash_suspend/pytest_flash_suspend.py | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/examples/system/flash_suspend/pytest_flash_suspend.py b/examples/system/flash_suspend/pytest_flash_suspend.py
index 0929a6b6ad..603233dc52 100644
--- a/examples/system/flash_suspend/pytest_flash_suspend.py
+++ b/examples/system/flash_suspend/pytest_flash_suspend.py
@@ -14,7 +14,7 @@ def test_flash_suspend_example(dut: Dut) -> None:
     dut.expect_exact('found partition')
     res = dut.expect(r'During Erase, ISR callback function\(in flash\) response time:\s+(\d+(\.\d{1,2})) us')
     response_time = res.group(1).decode('utf8')
-    assert 0 <= float(response_time) < 40
+    assert 0 <= float(response_time) < 120
 
     res = dut.expect(r'During Erase, ISR callback function\(in iram\) response time:\s+(\d+(\.\d{1,2})) us')
     response_time = res.group(1).decode('utf8')

From fed3d613db09af73faaf596d28dfd744481ad5a9 Mon Sep 17 00:00:00 2001
From: Isha Pardikar <isha.pardikar@espressif.com>
Date: Fri, 8 Jul 2022 16:45:33 +0530
Subject: [PATCH 433/665] NimBLE: Added example framework for BLE PHY

---
 examples/bluetooth/.build-test-rules.yml      |   6 +
 .../nimble/ble_phy/phy_cent/CMakeLists.txt    |   8 +
 .../nimble/ble_phy/phy_cent/README.md         | 169 ++++++
 .../ble_phy/phy_cent/main/CMakeLists.txt      |   4 +
 .../ble_phy/phy_cent/main/Kconfig.projbuild   |  16 +
 .../nimble/ble_phy/phy_cent/main/main.c       | 499 ++++++++++++++++++
 .../nimble/ble_phy/phy_cent/main/phy_cent.h   |  29 +
 .../ble_phy/phy_cent/sdkconfig.defaults       |  13 +
 .../nimble/ble_phy/phy_prph/CMakeLists.txt    |   8 +
 .../nimble/ble_phy/phy_prph/README.md         | 171 ++++++
 .../ble_phy/phy_prph/main/CMakeLists.txt      |   5 +
 .../ble_phy/phy_prph/main/Kconfig.projbuild   |  55 ++
 .../nimble/ble_phy/phy_prph/main/gatt_svr.c   | 125 +++++
 .../nimble/ble_phy/phy_prph/main/main.c       | 440 +++++++++++++++
 .../nimble/ble_phy/phy_prph/main/phy_prph.h   |  32 ++
 .../ble_phy/phy_prph/sdkconfig.defaults       |  13 +
 16 files changed, 1593 insertions(+)
 create mode 100644 examples/bluetooth/nimble/ble_phy/phy_cent/CMakeLists.txt
 create mode 100644 examples/bluetooth/nimble/ble_phy/phy_cent/README.md
 create mode 100644 examples/bluetooth/nimble/ble_phy/phy_cent/main/CMakeLists.txt
 create mode 100644 examples/bluetooth/nimble/ble_phy/phy_cent/main/Kconfig.projbuild
 create mode 100644 examples/bluetooth/nimble/ble_phy/phy_cent/main/main.c
 create mode 100644 examples/bluetooth/nimble/ble_phy/phy_cent/main/phy_cent.h
 create mode 100644 examples/bluetooth/nimble/ble_phy/phy_cent/sdkconfig.defaults
 create mode 100644 examples/bluetooth/nimble/ble_phy/phy_prph/CMakeLists.txt
 create mode 100644 examples/bluetooth/nimble/ble_phy/phy_prph/README.md
 create mode 100644 examples/bluetooth/nimble/ble_phy/phy_prph/main/CMakeLists.txt
 create mode 100644 examples/bluetooth/nimble/ble_phy/phy_prph/main/Kconfig.projbuild
 create mode 100644 examples/bluetooth/nimble/ble_phy/phy_prph/main/gatt_svr.c
 create mode 100644 examples/bluetooth/nimble/ble_phy/phy_prph/main/main.c
 create mode 100644 examples/bluetooth/nimble/ble_phy/phy_prph/main/phy_prph.h
 create mode 100644 examples/bluetooth/nimble/ble_phy/phy_prph/sdkconfig.defaults

diff --git a/examples/bluetooth/.build-test-rules.yml b/examples/bluetooth/.build-test-rules.yml
index ab53dcd219..217d571da1 100644
--- a/examples/bluetooth/.build-test-rules.yml
+++ b/examples/bluetooth/.build-test-rules.yml
@@ -99,6 +99,12 @@ examples/bluetooth/nimble/ble_l2cap_coc:
       temporary: true
       reason: the other targets are not tested yet
 
+examples/bluetooth/nimble/ble_phy:
+  enable:
+    - if: IDF_TARGET in ["esp32c2", "esp32c3", "esp32s3"]
+      temporary: true
+      reason: the other targets are not tested yet
+
 examples/bluetooth/nimble/ble_spp:
   enable:
     - if: IDF_TARGET in ["esp32", "esp32c3", "esp32s3"]
diff --git a/examples/bluetooth/nimble/ble_phy/phy_cent/CMakeLists.txt b/examples/bluetooth/nimble/ble_phy/phy_cent/CMakeLists.txt
new file mode 100644
index 0000000000..06b2dba673
--- /dev/null
+++ b/examples/bluetooth/nimble/ble_phy/phy_cent/CMakeLists.txt
@@ -0,0 +1,8 @@
+# The following lines of boilerplate have to be in your project's
+# CMakeLists in this exact order for cmake to work correctly
+cmake_minimum_required(VERSION 3.16)
+
+set(EXTRA_COMPONENT_DIRS $ {CMAKE_CURRENT_LIST_DIR} / .. / .. / common / nimble_central_utils)
+
+include($ENV{IDF_PATH} / tools / cmake / project.cmake)
+project(phy_cent)
diff --git a/examples/bluetooth/nimble/ble_phy/phy_cent/README.md b/examples/bluetooth/nimble/ble_phy/phy_cent/README.md
new file mode 100644
index 0000000000..e82e7cc550
--- /dev/null
+++ b/examples/bluetooth/nimble/ble_phy/phy_cent/README.md
@@ -0,0 +1,169 @@
+| Supported Targets | ESP32-C2 | ESP32-C3 | ESP32-S3 |
+| ----------------- | -------- | -------- | -------- |
+
+# BLE Central PHY Example
+
+(See the README.md file in the upper level 'examples' directory for more information about examples.)
+
+This example performs below functionalities:
+
+* Establishes a connection on LE 1M PHY and switch to LE 2M PHY once connection is established. Then perform GATT read operation against the specified peer. Disconnect the link once this is completed.
+
+* Change the default LE PHY to 2M/Coded and establish a connection on that PHY. Then perform GATT read operation against the specified peer. Disconnect the link once this is completed.
+
+This example aims at understanding how to establish connections on preferred PHY and changing LE PHY once the connection is established.
+
+To test this demo, use any BLE GATT server app that advertises support for the LE PHY service (0xABF2) and includes it in the GATT database. Also make sure device supports extended advertising.
+
+Note :
+
+* Make sure to run `python -m pip install --user -r $IDF_PATH/requirements.txt -r $IDF_PATH/tools/ble/requirements.txt` to install the dependency packages needed.
+* Currently this Python utility is only supported on Linux (BLE communication is via BLuez + DBus).
+
+## How to Use Example
+
+Before project configuration and build, be sure to set the correct chip target using:
+
+```bash
+idf.py set-target <chip_name>
+```
+
+### Hardware Required
+
+* A development board with ESP32-C3 SoC (e.g., ESP-WROVER-KIT, etc.)
+* A USB cable for Power supply and programming
+
+See [Development Boards](https://www.espressif.com/en/products/devkits) for more information about it.
+
+### Configure the Project
+
+Open the project configuration menu:
+
+```bash
+idf.py menuconfig
+```
+
+### Build and Flash
+
+Run `idf.py -p PORT flash monitor` to build, flash and monitor the project.
+
+(To exit the serial monitor, type ``Ctrl-]``.)
+
+See the [Getting Started Guide](https://idf.espressif.com/) for full steps to configure and use ESP-IDF to build projects.
+
+## Example Output
+
+This is the console output on successful connection:
+
+```
+I (315) BTDM_INIT: BT controller compile version [05195c9]
+I (315) phy_init: phy_version 912,d001756,Jun  2 2022,16:28:07
+I (355) system_api: Base MAC address is not set
+I (355) system_api: read default base MAC address from EFUSE
+I (355) BTDM_INIT: Bluetooth MAC: 84:f7:03:08:4d:8e
+
+I (355) NimBLE_BLE_PHY_CENT: BLE Host Task Started
+I (465) NimBLE: Connection established
+I (465) NimBLE:
+
+I (465) NimBLE: Prefered LE PHY set to LE_PHY_2M successfully
+I (465) NimBLE: GATT procedure initiated: discover all services
+
+I (565) NimBLE: GATT procedure initiated: discover all characteristics;
+I (565) NimBLE: start_handle=1 end_handle=5
+
+I (765) NimBLE: GATT procedure initiated: discover all characteristics;
+I (765) NimBLE: start_handle=6 end_handle=9
+
+I (965) NimBLE: GATT procedure initiated: discover all characteristics;
+I (965) NimBLE: start_handle=10 end_handle=65535
+
+I (1015) NimBLE: LE PHY Update completed; status=0 conn_handle=1 tx_phy=2 rx_phy = 2
+
+I (1165) NimBLE: GATT procedure initiated: discover all descriptors;
+I (1165) NimBLE: chr_val_handle=8 end_handle=9
+
+I (1265) NimBLE: GATT procedure initiated: discover all descriptors;
+I (1265) NimBLE: chr_val_handle=12 end_handle=65535
+
+I (1365) NimBLE: Service discovery complete; status=0 conn_handle=1
+
+I (1365) NimBLE: GATT procedure initiated: read;
+I (1365) NimBLE: att_handle=12
+
+I (1375) NimBLE: GAP procedure initiated: terminate connection; conn_handle=1 hci_reason=19
+
+I (1415) NimBLE: disconnect; reason=534
+I (1415) NimBLE:
+
+I (1415) NimBLE: Default LE PHY set successfully; tx_phy = 2, rx_phy = 2
+I (1505) NimBLE: Connection established
+I (1505) NimBLE:
+
+I (1505) NimBLE: GATT procedure initiated: discover all services
+
+I (1615) NimBLE: GATT procedure initiated: discover all characteristics;
+I (1615) NimBLE: start_handle=1 end_handle=5
+
+I (1815) NimBLE: GATT procedure initiated: discover all characteristics;
+I (1815) NimBLE: start_handle=6 end_handle=9
+
+I (2015) NimBLE: LE PHY Update completed; status=0 conn_handle=1 tx_phy=2 rx_phy = 2
+
+I (2015) NimBLE: GATT procedure initiated: discover all characteristics;
+I (2025) NimBLE: start_handle=10 end_handle=65535
+
+I (2215) NimBLE: GATT procedure initiated: discover all descriptors;
+I (2215) NimBLE: chr_val_handle=8 end_handle=9
+
+I (2315) NimBLE: GATT procedure initiated: discover all descriptors;
+I (2315) NimBLE: chr_val_handle=12 end_handle=65535
+
+I (2415) NimBLE: Service discovery complete; status=0 conn_handle=1
+
+I (2415) NimBLE: GATT procedure initiated: read;
+I (2415) NimBLE: att_handle=12
+
+I (2425) NimBLE: GAP procedure initiated: terminate connection; conn_handle=1 hci_reason=19
+
+I (2465) NimBLE: disconnect; reason=534
+I (2465) NimBLE:
+
+I (2465) NimBLE: Default LE PHY set successfully; tx_phy = 4, rx_phy = 4
+I (2555) NimBLE: Connection established
+I (2555) NimBLE:
+
+I (2555) NimBLE: GATT procedure initiated: discover all services
+
+I (2665) NimBLE: GATT procedure initiated: discover all characteristics;
+I (2665) NimBLE: start_handle=1 end_handle=5
+
+I (2865) NimBLE: GATT procedure initiated: discover all characteristics;
+I (2865) NimBLE: start_handle=6 end_handle=9
+
+I (3065) NimBLE: LE PHY Update completed; status=0 conn_handle=1 tx_phy=3 rx_phy = 3
+
+I (3065) NimBLE: GATT procedure initiated: discover all characteristics;
+I (3075) NimBLE: start_handle=10 end_handle=65535
+
+I (3265) NimBLE: GATT procedure initiated: discover all descriptors;
+I (3265) NimBLE: chr_val_handle=8 end_handle=9
+
+I (3365) NimBLE: GATT procedure initiated: discover all descriptors;
+I (3365) NimBLE: chr_val_handle=12 end_handle=65535
+
+I (3465) NimBLE: Service discovery complete; status=0 conn_handle=1
+
+I (3465) NimBLE: GATT procedure initiated: read;
+I (3465) NimBLE: att_handle=12
+
+I (3475) NimBLE: GAP procedure initiated: terminate connection; conn_handle=1 hci_reason=19
+
+I (3515) NimBLE: disconnect; reason=534
+I (3515) NimBLE:
+
+```
+
+## Troubleshooting
+
+For any technical queries, please open an [issue](https://github.com/espressif/esp-idf/issues) on GitHub. We will get back to you soon.
diff --git a/examples/bluetooth/nimble/ble_phy/phy_cent/main/CMakeLists.txt b/examples/bluetooth/nimble/ble_phy/phy_cent/main/CMakeLists.txt
new file mode 100644
index 0000000000..18d510d988
--- /dev/null
+++ b/examples/bluetooth/nimble/ble_phy/phy_cent/main/CMakeLists.txt
@@ -0,0 +1,4 @@
+set(srcs "main.c")
+
+idf_component_register(SRCS "${srcs}"
+                       INCLUDE_DIRS ".")
diff --git a/examples/bluetooth/nimble/ble_phy/phy_cent/main/Kconfig.projbuild b/examples/bluetooth/nimble/ble_phy/phy_cent/main/Kconfig.projbuild
new file mode 100644
index 0000000000..3f37c35634
--- /dev/null
+++ b/examples/bluetooth/nimble/ble_phy/phy_cent/main/Kconfig.projbuild
@@ -0,0 +1,16 @@
+menu "Example Configuration"
+
+    config EXAMPLE_PEER_ADDR
+        string "Peer Address"
+        default "ADDR_ANY"
+        help
+            Enter the peer address in aa:bb:cc:dd:ee:ff form to connect to a specific peripheral
+
+    config EXAMPLE_EXTENDED_ADV
+        bool
+        default y
+        prompt "Enable Extended Adv"
+        help
+            Use this option to enable extended advertising in the example
+
+endmenu
diff --git a/examples/bluetooth/nimble/ble_phy/phy_cent/main/main.c b/examples/bluetooth/nimble/ble_phy/phy_cent/main/main.c
new file mode 100644
index 0000000000..95d7184f5c
--- /dev/null
+++ b/examples/bluetooth/nimble/ble_phy/phy_cent/main/main.c
@@ -0,0 +1,499 @@
+/*
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+
+#include "esp_log.h"
+#include "nvs_flash.h"
+/* BLE */
+#include "nimble/nimble_port.h"
+#include "nimble/nimble_port_freertos.h"
+#include "host/ble_hs.h"
+#include "host/util/util.h"
+#include "console/console.h"
+#include "services/gap/ble_svc_gap.h"
+#include "phy_cent.h"
+
+static const char *tag = "NimBLE_BLE_PHY_CENT";
+static int blecent_gap_event(struct ble_gap_event *event, void *arg);
+static uint8_t peer_addr[6];
+static void blecent_scan(void);
+
+static uint8_t s_current_phy;
+void ble_store_config_init(void);
+
+/**
+ * Performs GATT operation against the specified peer:
+ * 1. Reads the Supported LE PHY characteristic.
+ *
+ * If the peer does not support a required service, characteristic, or
+ * descriptor, then the peer lied when it claimed support for the alert
+ * notification service!  When this happens, or if a GATT procedure fails,
+ * this function immediately terminates the connection.
+ */
+static void
+blecent_read(const struct peer *peer)
+{
+    const struct peer_chr *chr;
+    int rc;
+
+    /* Read the supported-new-alert-category characteristic. */
+    chr = peer_chr_find_uuid(peer,
+                             BLE_UUID16_DECLARE(LE_PHY_UUID16),
+                             BLE_UUID16_DECLARE(LE_PHY_CHR_UUID16));
+    if (chr == NULL) {
+        MODLOG_DFLT(ERROR, "Error: Peer doesn't support the Supported "
+                    "LE PHY characteristic\n");
+        goto err;
+    }
+
+    rc = ble_gattc_read(peer->conn_handle, chr->chr.val_handle,
+                        NULL, NULL);
+    if (rc != 0) {
+        MODLOG_DFLT(ERROR, "Error: Failed to read characteristic; rc=%d\n",
+                    rc);
+        goto err;
+    }
+
+    return;
+err:
+    /* Terminate the connection. */
+    ble_gap_terminate(peer->conn_handle, BLE_ERR_REM_USER_CONN_TERM);
+}
+
+/**
+ * Called when service discovery of the specified peer has completed.
+ */
+static void
+blecent_on_disc_complete(const struct peer *peer, int status, void *arg)
+{
+
+    if (status != 0) {
+        /* Service discovery failed.  Terminate the connection. */
+        MODLOG_DFLT(ERROR, "Error: Service discovery failed; status=%d "
+                    "conn_handle=%d\n", status, peer->conn_handle);
+        ble_gap_terminate(peer->conn_handle, BLE_ERR_REM_USER_CONN_TERM);
+        return;
+    }
+
+    /* Service discovery has completed successfully.  Now we have a complete
+     * list of services, characteristics, and descriptors that the peer
+     * supports.
+     */
+    MODLOG_DFLT(INFO, "Service discovery complete; status=%d "
+                "conn_handle=%d\n", status, peer->conn_handle);
+
+    /* Now perform GATT procedure against the peer: read
+     */
+    blecent_read(peer);
+
+    /* Terminate the connection once GATT procedure is completed */
+    ble_gap_terminate(peer->conn_handle, BLE_ERR_REM_USER_CONN_TERM);
+}
+
+/* Set preferred LE PHY after connection is established */
+void set_prefered_le_phy_after_conn(uint16_t conn_handle)
+{
+    uint8_t tx_phys_mask = 0, rx_phys_mask = 0;
+
+    tx_phys_mask = BLE_HCI_LE_PHY_2M_PREF_MASK;
+
+    rx_phys_mask = BLE_HCI_LE_PHY_2M_PREF_MASK;
+
+    int rc = ble_gap_set_prefered_le_phy(conn_handle, tx_phys_mask, rx_phys_mask, 0);
+    if (rc == 0) {
+        MODLOG_DFLT(INFO, "Prefered LE PHY set to LE_PHY_2M successfully");
+    } else {
+        MODLOG_DFLT(ERROR, "Failed to set prefered LE_PHY_2M");
+    }
+}
+
+/* Set default LE PHY before establishing connection */
+void set_default_le_phy_before_conn(uint8_t tx_phys_mask, uint8_t rx_phys_mask)
+{
+    int rc = ble_gap_set_prefered_default_le_phy(tx_phys_mask, rx_phys_mask);
+    if (rc == 0) {
+        MODLOG_DFLT(INFO, "Default LE PHY set successfully; tx_phy = %d, rx_phy = %d",
+                    tx_phys_mask, rx_phys_mask);
+    } else {
+        MODLOG_DFLT(ERROR, "Failed to set default LE PHY");
+    }
+}
+
+/**
+ * Initiates the GAP general discovery procedure.
+ */
+static void
+blecent_scan(void)
+{
+    uint8_t own_addr_type;
+    struct ble_gap_disc_params disc_params;
+    int rc;
+
+    /* Figure out address to use while advertising (no privacy for now) */
+    rc = ble_hs_id_infer_auto(0, &own_addr_type);
+    if (rc != 0) {
+        MODLOG_DFLT(ERROR, "error determining address type; rc=%d\n", rc);
+        return;
+    }
+
+    /* Tell the controller to filter duplicates; we don't want to process
+     * repeated advertisements from the same device.
+     */
+    disc_params.filter_duplicates = 1;
+
+    /**
+     * Perform a passive scan.  I.e., don't send follow-up scan requests to
+     * each advertiser.
+     */
+    disc_params.passive = 1;
+
+    /* Use defaults for the rest of the parameters. */
+    disc_params.itvl = 0;
+    disc_params.window = 0;
+    disc_params.filter_policy = 0;
+    disc_params.limited = 0;
+
+    rc = ble_gap_disc(own_addr_type, BLE_HS_FOREVER, &disc_params,
+                      blecent_gap_event, NULL);
+    if (rc != 0) {
+        MODLOG_DFLT(ERROR, "Error initiating GAP discovery procedure; rc=%d\n",
+                    rc);
+    }
+}
+
+/**
+ * Indicates whether we should try to connect to the sender of the specified
+ * advertisement.  The function returns a positive result if the device
+ * advertises connectability and support for the LE PHY service.
+ */
+#if CONFIG_EXAMPLE_EXTENDED_ADV
+static int
+ext_blecent_should_connect(const struct ble_gap_ext_disc_desc *disc)
+{
+    int offset = 0;
+    int ad_struct_len = 0;
+
+    if (disc->legacy_event_type != BLE_HCI_ADV_RPT_EVTYPE_ADV_IND &&
+            disc->legacy_event_type != BLE_HCI_ADV_RPT_EVTYPE_DIR_IND) {
+        return 0;
+    }
+    if (strlen(CONFIG_EXAMPLE_PEER_ADDR) && (strncmp(CONFIG_EXAMPLE_PEER_ADDR, "ADDR_ANY", strlen    ("ADDR_ANY")) != 0)) {
+        ESP_LOGI(tag, "Peer address from menuconfig: %s", CONFIG_EXAMPLE_PEER_ADDR);
+        /* Convert string to address */
+        sscanf(CONFIG_EXAMPLE_PEER_ADDR, "%hhx:%hhx:%hhx:%hhx:%hhx:%hhx",
+               &peer_addr[5], &peer_addr[4], &peer_addr[3],
+               &peer_addr[2], &peer_addr[1], &peer_addr[0]);
+        if (memcmp(peer_addr, disc->addr.val, sizeof(disc->addr.val)) != 0) {
+            return 0;
+        }
+    }
+
+    /* The device has to advertise support LE PHY UUID (0xABF2).
+    */
+    do {
+        ad_struct_len = disc->data[offset];
+
+        if (!ad_struct_len) {
+            break;
+        }
+
+        /* Search if LE PHY UUID is advertised */
+        if (disc->data[offset] == 0x03 && disc->data[offset + 1] == 0x03) {
+            if ( disc->data[offset + 2] == 0xAB && disc->data[offset + 3] == 0xF2 ) {
+                return 1;
+            }
+        }
+
+        offset += ad_struct_len + 1;
+
+    } while ( offset < disc->length_data );
+    return 0;
+}
+#else
+static int
+blecent_should_connect(const struct ble_gap_disc_desc *disc)
+{
+    struct ble_hs_adv_fields fields;
+    int rc;
+    int i;
+
+    /* The device has to be advertising connectability. */
+    if (disc->event_type != BLE_HCI_ADV_RPT_EVTYPE_ADV_IND &&
+            disc->event_type != BLE_HCI_ADV_RPT_EVTYPE_DIR_IND) {
+        return 0;
+    }
+
+    rc = ble_hs_adv_parse_fields(&fields, disc->data, disc->length_data);
+    if (rc != 0) {
+        return rc;
+    }
+
+    if (strlen(CONFIG_EXAMPLE_PEER_ADDR) && (strncmp(CONFIG_EXAMPLE_PEER_ADDR, "ADDR_ANY", strlen("ADDR_ANY")) != 0)) {
+        ESP_LOGI(tag, "Peer address from menuconfig: %s", CONFIG_EXAMPLE_PEER_ADDR);
+        /* Convert string to address */
+        sscanf(CONFIG_EXAMPLE_PEER_ADDR, "%hhx:%hhx:%hhx:%hhx:%hhx:%hhx",
+               &peer_addr[5], &peer_addr[4], &peer_addr[3],
+               &peer_addr[2], &peer_addr[1], &peer_addr[0]);
+        if (memcmp(peer_addr, disc->addr.val, sizeof(disc->addr.val)) != 0) {
+            return 0;
+        }
+    }
+
+    /* The device has to advertise support for LE PHY UUID (0xABF2)
+     */
+    for (i = 0; i < fields.num_uuids16; i++) {
+        if (ble_uuid_u16(&fields.uuids16[i].u) == LE_PHY_UUID16) {
+            return 1;
+        }
+    }
+
+    return 0;
+}
+#endif
+
+/**
+ * Connects to the sender of the specified advertisement of it looks
+ * interesting.  A device is "interesting" if it advertises connectability and
+ * support for the LE PHY service.
+ */
+static void
+blecent_connect_if_interesting(void *disc)
+{
+    uint8_t own_addr_type;
+    int rc;
+    ble_addr_t *addr;
+
+    /* Don't do anything if we don't care about this advertiser. */
+#if CONFIG_EXAMPLE_EXTENDED_ADV
+    if (!ext_blecent_should_connect((struct ble_gap_ext_disc_desc *)disc)) {
+        return;
+    }
+#else
+    if (!blecent_should_connect((struct ble_gap_disc_desc *)disc)) {
+        return;
+    }
+#endif
+
+    /* Scanning must be stopped before a connection can be initiated. */
+    rc = ble_gap_disc_cancel();
+    if (rc != 0) {
+        MODLOG_DFLT(DEBUG, "Failed to cancel scan; rc=%d\n", rc);
+        return;
+    }
+
+    /* Figure out address to use for connect (no privacy for now) */
+    rc = ble_hs_id_infer_auto(0, &own_addr_type);
+    if (rc != 0) {
+        MODLOG_DFLT(ERROR, "error determining address type; rc=%d\n", rc);
+        return;
+    }
+
+    /* Try to connect the the advertiser.  Allow 30 seconds (30000 ms) for
+     * timeout.
+     */
+#if CONFIG_EXAMPLE_EXTENDED_ADV
+    addr = &((struct ble_gap_ext_disc_desc *)disc)->addr;
+#else
+    addr = &((struct ble_gap_disc_desc *)disc)->addr;
+#endif
+
+    rc = ble_gap_connect(own_addr_type, addr, 30000, NULL,
+                         blecent_gap_event, NULL);
+    if (rc != 0) {
+        MODLOG_DFLT(ERROR, "Error: Failed to connect to device; addr_type=%d "
+                    "addr=%s; rc=%d\n",
+                    addr->type, addr_str(addr->val), rc);
+        return;
+    }
+}
+
+/**
+ * The nimble host executes this callback when a GAP event occurs.  The
+ * application associates a GAP event callback with each connection that is
+ * established.  blecent uses the same callback for all connections.
+ *
+ * @param event                 The event being signalled.
+ * @param arg                   Application-specified argument; unused by
+ *                                  blecent.
+ *
+ * @return                      0 if the application successfully handled the
+ *                                  event; nonzero on failure.  The semantics
+ *                                  of the return code is specific to the
+ *                                  particular GAP event being signalled.
+ */
+static int
+blecent_gap_event(struct ble_gap_event *event, void *arg)
+{
+    struct ble_gap_conn_desc desc;
+    struct ble_hs_adv_fields fields;
+    int rc;
+
+    switch (event->type) {
+    case BLE_GAP_EVENT_DISC:
+        rc = ble_hs_adv_parse_fields(&fields, event->disc.data,
+                                     event->disc.length_data);
+        if (rc != 0) {
+            return 0;
+        }
+
+        /* An advertisment report was received during GAP discovery. */
+        print_adv_fields(&fields);
+
+        /* Try to connect to the advertiser if it looks interesting. */
+        blecent_connect_if_interesting(&event->disc);
+        return 0;
+
+    case BLE_GAP_EVENT_CONNECT:
+        /* A new connection was established or a connection attempt failed. */
+        if (event->connect.status == 0) {
+            /* Connection successfully established. */
+            MODLOG_DFLT(INFO, "Connection established ");
+
+            rc = ble_gap_conn_find(event->connect.conn_handle, &desc);
+            assert(rc == 0);
+            print_conn_desc(&desc);
+            MODLOG_DFLT(INFO, "\n");
+
+            /* Remember peer. */
+            rc = peer_add(event->connect.conn_handle);
+            if (rc != 0) {
+                MODLOG_DFLT(ERROR, "Failed to add peer; rc=%d\n", rc);
+                return 0;
+            }
+
+            if (s_current_phy == BLE_HCI_LE_PHY_1M_PREF_MASK) {
+                /* Update LE PHY from 1M to 2M */
+                set_prefered_le_phy_after_conn(event->connect.conn_handle);
+            }
+            /* Perform service discovery. */
+            rc = peer_disc_all(event->connect.conn_handle,
+                               blecent_on_disc_complete, NULL);
+            if (rc != 0) {
+                MODLOG_DFLT(ERROR, "Failed to discover services; rc=%d\n", rc);
+                return 0;
+            }
+        } else {
+            /* Connection attempt failed; resume scanning. */
+            MODLOG_DFLT(ERROR, "Error: Connection failed; status=%d\n",
+                        event->connect.status);
+            blecent_scan();
+        }
+
+        return 0;
+
+    case BLE_GAP_EVENT_DISCONNECT:
+        /* Connection terminated. */
+        MODLOG_DFLT(INFO, "disconnect; reason=%d ", event->disconnect.reason);
+        print_conn_desc(&event->disconnect.conn);
+        MODLOG_DFLT(INFO, "\n");
+
+        /* Forget about peer. */
+        peer_delete(event->disconnect.conn.conn_handle);
+
+        switch (s_current_phy) {
+        case BLE_HCI_LE_PHY_1M_PREF_MASK:
+            /* Setting current phy to create connection on 2M PHY */
+            s_current_phy = BLE_HCI_LE_PHY_2M_PREF_MASK;
+            break;
+
+        case BLE_HCI_LE_PHY_2M_PREF_MASK:
+            /* Setting current phy to create connection on CODED PHY */
+            s_current_phy = BLE_HCI_LE_PHY_CODED_PREF_MASK;
+            break;
+
+        case BLE_HCI_LE_PHY_CODED_PREF_MASK:
+            return 0;
+        }
+        set_default_le_phy_before_conn(s_current_phy, s_current_phy);
+        blecent_scan();
+        return 0;
+
+    case BLE_GAP_EVENT_DISC_COMPLETE:
+        MODLOG_DFLT(INFO, "discovery complete; reason=%d\n",
+                    event->disc_complete.reason);
+        return 0;
+
+#if CONFIG_EXAMPLE_EXTENDED_ADV
+    case BLE_GAP_EVENT_EXT_DISC:
+        /* An advertisment report was received during GAP discovery. */
+        ext_print_adv_report(&event->disc);
+
+        blecent_connect_if_interesting(&event->disc);
+        return 0;
+#endif
+
+    case BLE_GAP_EVENT_PHY_UPDATE_COMPLETE:
+        MODLOG_DFLT(INFO, "LE PHY Update completed; status=%d conn_handle=%d tx_phy=%d "
+                    "rx_phy = %d\n", event->phy_updated.status,
+                    event->phy_updated.conn_handle, event->phy_updated.tx_phy,
+                    event->phy_updated.rx_phy);
+        return 0;
+
+    default:
+        return 0;
+    }
+}
+
+static void
+blecent_on_reset(int reason)
+{
+    MODLOG_DFLT(ERROR, "Resetting state; reason=%d\n", reason);
+}
+
+static void
+blecent_on_sync(void)
+{
+    int rc;
+
+    /* Make sure we have proper identity address set (public preferred) */
+    rc = ble_hs_util_ensure_addr(0);
+    assert(rc == 0);
+
+    s_current_phy = BLE_HCI_LE_PHY_1M_PREF_MASK;
+    /* Begin scanning for a peripheral to connect to. */
+    blecent_scan();
+}
+
+void blecent_host_task(void *param)
+{
+    ESP_LOGI(tag, "BLE Host Task Started");
+    /* This function will return only when nimble_port_stop() is executed */
+    nimble_port_run();
+
+    nimble_port_freertos_deinit();
+}
+
+void
+app_main(void)
+{
+    int rc;
+    /* Initialize NVS — it is used to store PHY calibration data */
+    esp_err_t ret = nvs_flash_init();
+    if  (ret == ESP_ERR_NVS_NO_FREE_PAGES || ret == ESP_ERR_NVS_NEW_VERSION_FOUND) {
+        ESP_ERROR_CHECK(nvs_flash_erase());
+        ret = nvs_flash_init();
+    }
+    ESP_ERROR_CHECK(ret);
+
+    nimble_port_init();
+    /* Configure the host. */
+    ble_hs_cfg.reset_cb = blecent_on_reset;
+    ble_hs_cfg.sync_cb = blecent_on_sync;
+    ble_hs_cfg.store_status_cb = ble_store_util_status_rr;
+
+    /* Initialize data structures to track connected peers. */
+    rc = peer_init(MYNEWT_VAL(BLE_MAX_CONNECTIONS), 64, 64, 64);
+    assert(rc == 0);
+
+    /* Set the default device name. */
+    rc = ble_svc_gap_device_name_set("blecent-phy");
+    assert(rc == 0);
+
+    /* XXX Need to have template for store */
+    ble_store_config_init();
+
+    nimble_port_freertos_init(blecent_host_task);
+
+}
diff --git a/examples/bluetooth/nimble/ble_phy/phy_cent/main/phy_cent.h b/examples/bluetooth/nimble/ble_phy/phy_cent/main/phy_cent.h
new file mode 100644
index 0000000000..1db6bfccc8
--- /dev/null
+++ b/examples/bluetooth/nimble/ble_phy/phy_cent/main/phy_cent.h
@@ -0,0 +1,29 @@
+/*
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+
+#ifndef H_PHY_CENT_
+#define H_PHY_CENT_
+
+#include "modlog/modlog.h"
+#include "esp_central.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+struct ble_hs_adv_fields;
+struct ble_gap_conn_desc;
+struct ble_hs_cfg;
+union ble_store_value;
+union ble_store_key;
+
+#define LE_PHY_UUID16               0xABF2
+#define LE_PHY_CHR_UUID16           0xABF3
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif
diff --git a/examples/bluetooth/nimble/ble_phy/phy_cent/sdkconfig.defaults b/examples/bluetooth/nimble/ble_phy/phy_cent/sdkconfig.defaults
new file mode 100644
index 0000000000..81960c1079
--- /dev/null
+++ b/examples/bluetooth/nimble/ble_phy/phy_cent/sdkconfig.defaults
@@ -0,0 +1,13 @@
+# Override some defaults so BT stack is enabled
+# in this example
+
+#
+# BT config
+#
+CONFIG_BT_ENABLED=y
+CONFIG_BTDM_CTRL_MODE_BLE_ONLY=y
+CONFIG_BTDM_CTRL_MODE_BR_EDR_ONLY=n
+CONFIG_BTDM_CTRL_MODE_BTDM=n
+CONFIG_BT_BLUEDROID_ENABLED=n
+CONFIG_BT_NIMBLE_ENABLED=y
+CONFIG_BT_NIMBLE_EXT_ADV=y
diff --git a/examples/bluetooth/nimble/ble_phy/phy_prph/CMakeLists.txt b/examples/bluetooth/nimble/ble_phy/phy_prph/CMakeLists.txt
new file mode 100644
index 0000000000..550d0a0827
--- /dev/null
+++ b/examples/bluetooth/nimble/ble_phy/phy_prph/CMakeLists.txt
@@ -0,0 +1,8 @@
+# The following lines of boilerplate have to be in your project's
+# CMakeLists in this exact order for cmake to work correctly
+cmake_minimum_required(VERSION 3.16)
+
+set(EXTRA_COMPONENT_DIRS $ {CMAKE_CURRENT_LIST_DIR} / .. / .. / common / nimble_peripheral_utils)
+
+include($ENV{IDF_PATH} / tools / cmake / project.cmake)
+project(phy_prph)
diff --git a/examples/bluetooth/nimble/ble_phy/phy_prph/README.md b/examples/bluetooth/nimble/ble_phy/phy_prph/README.md
new file mode 100644
index 0000000000..4438e147e8
--- /dev/null
+++ b/examples/bluetooth/nimble/ble_phy/phy_prph/README.md
@@ -0,0 +1,171 @@
+| Supported Targets | ESP32-C2 | ESP32-C3 | ESP32-S3 |
+| ----------------- | -------- | -------- | -------- |
+
+# BLE Peripheral PHY Example
+
+(See the README.md file in the upper level 'examples' directory for more information about examples.)
+
+This example performs below functionalities:
+
+* Establishes a connection on LE 1M PHY and switch to LE 2M PHY once connection is established. Then perform GATT read operation against the specified peer. Disconnect the link once this is completed.
+
+* Change the default LE PHY to 2M/Coded and establish a connection on that PHY. Then perform GATT read operation against the specified peer. Disconnect the link once this is completed.
+
+This example aims at understanding how to establish connections on preferred PHY and changing LE PHY once the connection is established.
+
+To test this demo, use any BLE GATT server app that advertises support for the LE PHY service (0xABF2) and includes it in the GATT database. Also make sure device supports extended advertising.
+
+Note :
+
+* Make sure to run `python -m pip install --user -r $IDF_PATH/requirements.txt -r $IDF_PATH/tools/ble/requirements.txt` to install the dependency packages needed.
+* Currently this Python utility is only supported on Linux (BLE communication is via BLuez + DBus).
+
+## How to Use Example
+
+Before project configuration and build, be sure to set the correct chip target using:
+
+```bash
+idf.py set-target <chip_name>
+```
+
+### Hardware Required
+
+* A development board with ESP32-C3 SoC (e.g., ESP-WROVER-KIT, etc.)
+* A USB cable for Power supply and programming
+
+See [Development Boards](https://www.espressif.com/en/products/devkits) for more information about it.
+
+### Configure the Project
+
+Open the project configuration menu:
+
+```bash
+idf.py menuconfig
+```
+
+### Build and Flash
+
+Run `idf.py -p PORT flash monitor` to build, flash and monitor the project.
+
+(To exit the serial monitor, type ``Ctrl-]``.)
+
+See the [Getting Started Guide](https://idf.espressif.com/) for full steps to configure and use ESP-IDF to build projects.
+
+## Example Output
+
+This is the console output on successful connection:
+
+```
+I (322) BTDM_INIT: BT controller compile version [05195c9]
+I (322) phy_init: phy_version 912,d001756,Jun  2 2022,16:28:07
+I (362) system_api: Base MAC address is not set
+I (362) system_api: read default base MAC address from EFUSE
+I (362) BTDM_INIT: Bluetooth MAC: 84:f7:03:05:a5:f6
+
+I (362) NimBLE_BLE_PHY_PRPH: BLE Host Task Started
+I (372) NimBLE: Device Address:
+I (372) NimBLE: 84:f7:03:05:a5:f6
+I (382) NimBLE:
+
+I (382) uart: queue free spaces: 8
+I (4782) NimBLE: connection established; status=0
+I (4782) NimBLE: handle=1 our_ota_addr_type=0 our_ota_addr=
+I (4782) NimBLE: 84:f7:03:05:a5:f6
+I (4782) NimBLE:  our_id_addr_type=0 our_id_addr=
+I (4792) NimBLE: 84:f7:03:05:a5:f6
+I (4792) NimBLE:  peer_ota_addr_type=0 peer_ota_addr=
+I (4802) NimBLE: 84:f7:03:08:4d:8e
+I (4802) NimBLE:  peer_id_addr_type=0 peer_id_addr=
+I (4812) NimBLE: 84:f7:03:08:4d:8e
+I (4812) NimBLE:  conn_itvl=40 conn_latency=0 supervision_timeout=256 encrypted=0 authenticated=0 bonded=0
+
+I (4822) NimBLE:
+
+I (4822) NimBLE: advertise complete; reason=0
+I (4832) NimBLE: LE PHY Update completed; status=0 conn_handle=1 tx_phy=1 rx_phy = 0
+
+I (5322) NimBLE: LE PHY Update completed; status=0 conn_handle=1 tx_phy=2 rx_phy = 2
+
+I (5732) NimBLE: disconnect; reason=531
+I (5732) NimBLE: handle=1 our_ota_addr_type=0 our_ota_addr=
+I (5732) NimBLE: 84:f7:03:05:a5:f6
+I (5732) NimBLE:  our_id_addr_type=0 our_id_addr=
+I (5742) NimBLE: 84:f7:03:05:a5:f6
+I (5742) NimBLE:  peer_ota_addr_type=0 peer_ota_addr=
+I (5752) NimBLE: 84:f7:03:08:4d:8e
+I (5752) NimBLE:  peer_id_addr_type=0 peer_id_addr=
+I (5762) NimBLE: 84:f7:03:08:4d:8e
+I (5762) NimBLE:  conn_itvl=40 conn_latency=0 supervision_timeout=256 encrypted=0 authenticated=0 bonded=0
+
+I (5772) NimBLE:
+
+I (5772) NimBLE: Default LE PHY set successfully
+I (5822) NimBLE: connection established; status=0
+I (5822) NimBLE: handle=1 our_ota_addr_type=0 our_ota_addr=
+I (5822) NimBLE: 84:f7:03:05:a5:f6
+I (5822) NimBLE:  our_id_addr_type=0 our_id_addr=
+I (5832) NimBLE: 84:f7:03:05:a5:f6
+I (5832) NimBLE:  peer_ota_addr_type=0 peer_ota_addr=
+I (5842) NimBLE: 84:f7:03:08:4d:8e
+I (5842) NimBLE:  peer_id_addr_type=0 peer_id_addr=
+I (5852) NimBLE: 84:f7:03:08:4d:8e
+I (5852) NimBLE:  conn_itvl=40 conn_latency=0 supervision_timeout=256 encrypted=0 authenticated=0 bonded=0
+
+I (5862) NimBLE:
+
+I (5862) NimBLE: advertise complete; reason=0
+I (5872) NimBLE: LE PHY Update completed; status=0 conn_handle=1 tx_phy=1 rx_phy = 0
+
+I (6322) NimBLE: LE PHY Update completed; status=0 conn_handle=1 tx_phy=2 rx_phy = 2
+
+I (6782) NimBLE: disconnect; reason=531
+I (6782) NimBLE: handle=1 our_ota_addr_type=0 our_ota_addr=
+I (6782) NimBLE: 84:f7:03:05:a5:f6
+I (6782) NimBLE:  our_id_addr_type=0 our_id_addr=
+I (6792) NimBLE: 84:f7:03:05:a5:f6
+I (6792) NimBLE:  peer_ota_addr_type=0 peer_ota_addr=
+I (6802) NimBLE: 84:f7:03:08:4d:8e
+I (6802) NimBLE:  peer_id_addr_type=0 peer_id_addr=
+I (6812) NimBLE: 84:f7:03:08:4d:8e
+I (6812) NimBLE:  conn_itvl=40 conn_latency=0 supervision_timeout=256 encrypted=0 authenticated=0 bonded=0
+
+I (6822) NimBLE:
+
+I (6822) NimBLE: Default LE PHY set successfully
+I (6872) NimBLE: connection established; status=0
+I (6872) NimBLE: handle=1 our_ota_addr_type=0 our_ota_addr=
+I (6872) NimBLE: 84:f7:03:05:a5:f6
+I (6872) NimBLE:  our_id_addr_type=0 our_id_addr=
+I (6882) NimBLE: 84:f7:03:05:a5:f6
+I (6882) NimBLE:  peer_ota_addr_type=0 peer_ota_addr=
+I (6892) NimBLE: 84:f7:03:08:4d:8e
+I (6892) NimBLE:  peer_id_addr_type=0 peer_id_addr=
+I (6902) NimBLE: 84:f7:03:08:4d:8e
+I (6902) NimBLE:  conn_itvl=40 conn_latency=0 supervision_timeout=256 encrypted=0 authenticated=0 bonded=0
+
+I (6912) NimBLE:
+
+I (6912) NimBLE: advertise complete; reason=0
+I (6922) NimBLE: LE PHY Update completed; status=0 conn_handle=1 tx_phy=1 rx_phy = 0
+
+I (7372) NimBLE: LE PHY Update completed; status=0 conn_handle=1 tx_phy=3 rx_phy = 3
+
+I (7832) NimBLE: disconnect; reason=531
+I (7832) NimBLE: handle=1 our_ota_addr_type=0 our_ota_addr=
+I (7832) NimBLE: 84:f7:03:05:a5:f6
+I (7832) NimBLE:  our_id_addr_type=0 our_id_addr=
+I (7842) NimBLE: 84:f7:03:05:a5:f6
+I (7842) NimBLE:  peer_ota_addr_type=0 peer_ota_addr=
+I (7852) NimBLE: 84:f7:03:08:4d:8e
+I (7852) NimBLE:  peer_id_addr_type=0 peer_id_addr=
+I (7862) NimBLE: 84:f7:03:08:4d:8e
+I (7862) NimBLE:  conn_itvl=40 conn_latency=0 supervision_timeout=256 encrypted=0 authenticated=0 bonded=0
+
+I (7872) NimBLE:
+
+
+```
+
+## Troubleshooting
+
+For any technical queries, please open an [issue](https://github.com/espressif/esp-idf/issues) on GitHub. We will get back to you soon.
diff --git a/examples/bluetooth/nimble/ble_phy/phy_prph/main/CMakeLists.txt b/examples/bluetooth/nimble/ble_phy/phy_prph/main/CMakeLists.txt
new file mode 100644
index 0000000000..0d03be369b
--- /dev/null
+++ b/examples/bluetooth/nimble/ble_phy/phy_prph/main/CMakeLists.txt
@@ -0,0 +1,5 @@
+set(srcs "main.c"
+    "gatt_svr.c")
+
+idf_component_register(SRCS "${srcs}"
+                       INCLUDE_DIRS ".")
diff --git a/examples/bluetooth/nimble/ble_phy/phy_prph/main/Kconfig.projbuild b/examples/bluetooth/nimble/ble_phy/phy_prph/main/Kconfig.projbuild
new file mode 100644
index 0000000000..de90ea8627
--- /dev/null
+++ b/examples/bluetooth/nimble/ble_phy/phy_prph/main/Kconfig.projbuild
@@ -0,0 +1,55 @@
+menu "Example Configuration"
+
+    choice EXAMPLE_USE_IO_TYPE
+        prompt "I/O Capability"
+        default BLE_SM_IO_CAP_NO_IO
+        help
+            I/O capability of device.
+
+        config BLE_SM_IO_CAP_DISP_ONLY
+            bool "DISPLAY ONLY"
+        config BLE_SM_IO_CAP_DISP_YES_NO
+            bool "DISPLAY YESNO"
+        config BLE_SM_IO_CAP_KEYBOARD_ONLY
+            bool "KEYBOARD ONLY"
+        config BLE_SM_IO_CAP_NO_IO
+            bool "Just works"
+        config BLE_SM_IO_CAP_KEYBOARD_DISP
+            bool "Both KEYBOARD & DISPLAY"
+    endchoice
+
+    config EXAMPLE_IO_TYPE
+        int
+        default 0 if BLE_SM_IO_CAP_DISP_ONLY
+        default 1 if BLE_SM_IO_CAP_DISP_YES_NO
+        default 2 if BLE_SM_IO_CAP_KEYBOARD_ONLY
+        default 3 if BLE_SM_IO_CAP_NO_IO
+        default 4 if BLE_SM_IO_CAP_KEYBOARD_DISP
+
+    config EXAMPLE_BONDING
+        bool
+        prompt "Use Bonding"
+        help
+            Use this option to enable/disable bonding.
+
+    config EXAMPLE_MITM
+        bool
+        prompt "MITM security"
+        help
+            Use this option to enable/disable MITM security.
+
+    config EXAMPLE_USE_SC
+        bool
+        depends on BT_NIMBLE_SM_SC
+        prompt "Use Secure Connection feature"
+        help
+            Use this option to enable/disable Security Manager Secure Connection 4.2 feature.
+
+    config EXAMPLE_EXTENDED_ADV
+        bool
+        default y
+        prompt "Enable Extended Adv"
+        help
+            Use this option to enable extended advertising in the example
+
+endmenu
diff --git a/examples/bluetooth/nimble/ble_phy/phy_prph/main/gatt_svr.c b/examples/bluetooth/nimble/ble_phy/phy_prph/main/gatt_svr.c
new file mode 100644
index 0000000000..ce3db2a024
--- /dev/null
+++ b/examples/bluetooth/nimble/ble_phy/phy_prph/main/gatt_svr.c
@@ -0,0 +1,125 @@
+/*
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+
+#include <assert.h>
+#include <stdio.h>
+#include <string.h>
+#include "host/ble_hs.h"
+#include "host/ble_uuid.h"
+#include "services/gap/ble_svc_gap.h"
+#include "services/gatt/ble_svc_gatt.h"
+#include "phy_prph.h"
+
+static int
+gatt_svr_chr_access_le_phy(uint16_t conn_handle, uint16_t attr_handle,
+                           struct ble_gatt_access_ctxt *ctxt,
+                           void *arg);
+
+static const struct ble_gatt_svc_def gatt_svr_svcs_le_phy[] = {
+    {
+        /*** Service: LE PHY. */
+        .type = BLE_GATT_SVC_TYPE_PRIMARY,
+        .uuid = BLE_UUID16_DECLARE(LE_PHY_UUID16),
+        .characteristics = (struct ble_gatt_chr_def[])
+        { {
+                /*** Characteristic */
+                .uuid = BLE_UUID16_DECLARE(LE_PHY_CHR_UUID16),
+                .access_cb = gatt_svr_chr_access_le_phy,
+                .flags = BLE_GATT_CHR_F_READ | BLE_GATT_CHR_F_READ_ENC,
+            }, {
+                0, /* No more characteristics in this service. */
+            }
+        },
+    },
+
+    {
+        0, /* No more services. */
+    },
+};
+
+static int
+gatt_svr_chr_access_le_phy(uint16_t conn_handle, uint16_t attr_handle,
+                           struct ble_gatt_access_ctxt *ctxt,
+                           void *arg)
+{
+    const ble_uuid_t *uuid;
+    int rand_num;
+    int rc;
+
+    uuid = ctxt->chr->uuid;
+
+    /* Determine which characteristic is being accessed by examining its
+     * 128-bit UUID.
+     */
+
+    if (ble_uuid_cmp(uuid, BLE_UUID16_DECLARE(LE_PHY_CHR_UUID16)) == 0) {
+        assert(ctxt->op == BLE_GATT_ACCESS_OP_READ_CHR);
+
+        /* Respond with a 32-bit random number. */
+        rand_num = rand();
+        rc = os_mbuf_append(ctxt->om, &rand_num, sizeof rand_num);
+        return rc == 0 ? 0 : BLE_ATT_ERR_INSUFFICIENT_RES;
+    }
+
+    /* Unknown characteristic; the nimble stack should not have called this
+     * function.
+     */
+    assert(0);
+    return BLE_ATT_ERR_UNLIKELY;
+}
+
+void
+gatt_svr_register_cb(struct ble_gatt_register_ctxt *ctxt, void *arg)
+{
+    char buf[BLE_UUID_STR_LEN];
+
+    switch (ctxt->op) {
+    case BLE_GATT_REGISTER_OP_SVC:
+        MODLOG_DFLT(DEBUG, "registered service %s with handle=%d\n",
+                    ble_uuid_to_str(ctxt->svc.svc_def->uuid, buf),
+                    ctxt->svc.handle);
+        break;
+
+    case BLE_GATT_REGISTER_OP_CHR:
+        MODLOG_DFLT(DEBUG, "registering characteristic %s with "
+                    "def_handle=%d val_handle=%d\n",
+                    ble_uuid_to_str(ctxt->chr.chr_def->uuid, buf),
+                    ctxt->chr.def_handle,
+                    ctxt->chr.val_handle);
+        break;
+
+    case BLE_GATT_REGISTER_OP_DSC:
+        MODLOG_DFLT(DEBUG, "registering descriptor %s with handle=%d\n",
+                    ble_uuid_to_str(ctxt->dsc.dsc_def->uuid, buf),
+                    ctxt->dsc.handle);
+        break;
+
+    default:
+        assert(0);
+        break;
+    }
+}
+
+int
+gatt_svr_init_le_phy(void)
+{
+    int rc;
+
+    ble_svc_gap_init();
+    ble_svc_gatt_init();
+
+    rc = ble_gatts_count_cfg(gatt_svr_svcs_le_phy);
+    if (rc != 0) {
+        return rc;
+    }
+
+    rc = ble_gatts_add_svcs(gatt_svr_svcs_le_phy);
+    if (rc != 0) {
+        return rc;
+    }
+
+    return 0;
+}
diff --git a/examples/bluetooth/nimble/ble_phy/phy_prph/main/main.c b/examples/bluetooth/nimble/ble_phy/phy_prph/main/main.c
new file mode 100644
index 0000000000..2b34bdd16e
--- /dev/null
+++ b/examples/bluetooth/nimble/ble_phy/phy_prph/main/main.c
@@ -0,0 +1,440 @@
+/*
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+
+#include "esp_log.h"
+#include "nvs_flash.h"
+/* BLE */
+#include "nimble/nimble_port.h"
+#include "nimble/nimble_port_freertos.h"
+#include "host/ble_hs.h"
+#include "host/util/util.h"
+#include "console/console.h"
+#include "services/gap/ble_svc_gap.h"
+#include "phy_prph.h"
+
+#if CONFIG_EXAMPLE_EXTENDED_ADV
+static uint8_t ext_adv_pattern_1M[] = {
+    0x02, 0x01, 0x06,
+    0x03, 0x03, 0xab, 0xcd,
+    0x03, 0x03, 0xAB, 0xF2,
+    0x0e, 0X09, 'b', 'l', 'e', 'p', 'r', 'p', 'h', '-', 'p', 'h', 'y', '-', '1', 'M',
+};
+
+static uint8_t ext_adv_pattern_2M[] = {
+    0x02, 0x01, 0x06,
+    0x03, 0x03, 0xab, 0xcd,
+    0x03, 0x03, 0xAB, 0xF2,
+    0x0e, 0X09, 'b', 'l', 'e', 'p', 'r', 'p', 'h', '-', 'p', 'h', 'y', '-', '2', 'M',
+};
+
+static uint8_t ext_adv_pattern_coded[] = {
+    0x02, 0x01, 0x06,
+    0x03, 0x03, 0xab, 0xcd,
+    0x03, 0x03, 0xAB, 0xF2,
+    0x11, 0X09, 'b', 'l', 'e', 'p', 'r', 'p', 'h', '-', 'p', 'h', 'y', '-', 'c', 'o', 'd', 'e',
+    'd',
+};
+#endif
+
+static const char *tag = "NimBLE_BLE_PHY_PRPH";
+static int bleprph_gap_event(struct ble_gap_event *event, void *arg);
+static uint8_t own_addr_type;
+
+static uint8_t s_current_phy;
+void ble_store_config_init(void);
+
+/* Set default LE PHY before establishing connection */
+void set_default_le_phy_before_conn(uint8_t tx_phys_mask, uint8_t rx_phys_mask)
+{
+    int rc = ble_gap_set_prefered_default_le_phy(tx_phys_mask, rx_phys_mask);
+    if (rc == 0) {
+        MODLOG_DFLT(INFO, "Default LE PHY set successfully");
+    } else {
+        MODLOG_DFLT(ERROR, "Failed to set default LE PHY");
+    }
+}
+
+/**
+ * Logs information about a connection to the console.
+ */
+static void
+bleprph_print_conn_desc(struct ble_gap_conn_desc *desc)
+{
+    MODLOG_DFLT(INFO, "handle=%d our_ota_addr_type=%d our_ota_addr=",
+                desc->conn_handle, desc->our_ota_addr.type);
+    print_addr(desc->our_ota_addr.val);
+    MODLOG_DFLT(INFO, " our_id_addr_type=%d our_id_addr=",
+                desc->our_id_addr.type);
+    print_addr(desc->our_id_addr.val);
+    MODLOG_DFLT(INFO, " peer_ota_addr_type=%d peer_ota_addr=",
+                desc->peer_ota_addr.type);
+    print_addr(desc->peer_ota_addr.val);
+    MODLOG_DFLT(INFO, " peer_id_addr_type=%d peer_id_addr=",
+                desc->peer_id_addr.type);
+    print_addr(desc->peer_id_addr.val);
+    MODLOG_DFLT(INFO, " conn_itvl=%d conn_latency=%d supervision_timeout=%d "
+                "encrypted=%d authenticated=%d bonded=%d\n",
+                desc->conn_itvl, desc->conn_latency,
+                desc->supervision_timeout,
+                desc->sec_state.encrypted,
+                desc->sec_state.authenticated,
+                desc->sec_state.bonded);
+}
+
+#if CONFIG_EXAMPLE_EXTENDED_ADV
+static struct os_mbuf *
+ext_get_data(uint8_t ext_adv_pattern[], int size)
+{
+    struct os_mbuf *data;
+    int rc;
+    data = os_msys_get_pkthdr(size, 0);
+    assert(data);
+    rc = os_mbuf_append(data, ext_adv_pattern, size);
+    assert(rc == 0);
+    return data;
+}
+
+/**
+ * Enables advertising with the following parameters:
+ *     o General discoverable mode.
+ *     o Undirected connectable mode.
+ */
+static void
+ext_bleprph_advertise(void)
+{
+    struct ble_gap_ext_adv_params params;
+    struct os_mbuf *data = NULL;
+    uint8_t instance = 1;
+    int rc;
+
+    /* use defaults for non-set params */
+    memset (&params, 0, sizeof(params));
+
+    /* enable connectable advertising */
+    params.connectable = 1;
+    params.scannable = 1;
+    params.legacy_pdu = 1;
+
+    /* advertise using random addr */
+    params.own_addr_type = BLE_OWN_ADDR_PUBLIC;
+
+    /* Set current phy; get mbuf for scan rsp data; fill mbuf with scan rsp data */
+    switch (s_current_phy) {
+    case BLE_HCI_LE_PHY_1M_PREF_MASK:
+        params.primary_phy = BLE_HCI_LE_PHY_1M;
+        params.secondary_phy = BLE_HCI_LE_PHY_1M;
+        data = ext_get_data(ext_adv_pattern_1M, sizeof(ext_adv_pattern_1M));
+        break;
+
+    case BLE_HCI_LE_PHY_2M_PREF_MASK:
+        params.primary_phy = BLE_HCI_LE_PHY_1M;
+        params.secondary_phy = BLE_HCI_LE_PHY_2M;
+        data = ext_get_data(ext_adv_pattern_2M, sizeof(ext_adv_pattern_2M));
+        break;
+
+    case BLE_HCI_LE_PHY_CODED_PREF_MASK:
+        params.primary_phy = BLE_HCI_LE_PHY_CODED;
+        params.secondary_phy = BLE_HCI_LE_PHY_CODED;
+        data = ext_get_data(ext_adv_pattern_coded, sizeof(ext_adv_pattern_coded));
+        break;
+    }
+
+    //params.tx_power = 127;
+    params.sid = 1;
+
+    params.itvl_min = BLE_GAP_ADV_FAST_INTERVAL1_MIN;
+    params.itvl_max = BLE_GAP_ADV_FAST_INTERVAL1_MIN;
+
+    /* configure instance 0 */
+    rc = ble_gap_ext_adv_configure(instance, &params, NULL,
+                                   bleprph_gap_event, NULL);
+    assert (rc == 0);
+
+    rc = ble_gap_ext_adv_set_data(instance, data);
+    assert (rc == 0);
+
+    /* start advertising */
+    rc = ble_gap_ext_adv_start(instance, 0, 0);
+    assert (rc == 0);
+}
+#else
+/**
+ * Enables advertising with the following parameters:
+ *     o General discoverable mode.
+ *     o Undirected connectable mode.
+ */
+static void
+bleprph_advertise(void)
+{
+    struct ble_gap_adv_params adv_params;
+    struct ble_hs_adv_fields fields;
+    const char *name;
+    int rc;
+
+    /**
+     *  Set the advertisement data included in our advertisements:
+     *     o Flags (indicates advertisement type and other general info).
+     *     o Advertising tx power.
+     *     o Device name.
+     *     o 16-bit service UUIDs (alert notifications).
+     */
+
+    memset(&fields, 0, sizeof fields);
+
+    /* Advertise two flags:
+     *     o Discoverability in forthcoming advertisement (general)
+     *     o BLE-only (BR/EDR unsupported).
+     */
+    fields.flags = BLE_HS_ADV_F_DISC_GEN |
+                   BLE_HS_ADV_F_BREDR_UNSUP;
+
+    /* Indicate that the TX power level field should be included; have the
+     * stack fill this value automatically.  This is done by assigning the
+     * special value BLE_HS_ADV_TX_PWR_LVL_AUTO.
+     */
+    fields.tx_pwr_lvl_is_present = 1;
+    fields.tx_pwr_lvl = BLE_HS_ADV_TX_PWR_LVL_AUTO;
+
+    name = ble_svc_gap_device_name();
+    fields.name = (uint8_t *)name;
+    fields.name_len = strlen(name);
+    fields.name_is_complete = 1;
+
+    fields.uuids16 = (ble_uuid16_t[]) {
+        BLE_UUID16_INIT(LE_PHY_UUID16)
+    };
+    fields.num_uuids16 = 1;
+    fields.uuids16_is_complete = 1;
+
+    rc = ble_gap_adv_set_fields(&fields);
+    if (rc != 0) {
+        MODLOG_DFLT(ERROR, "error setting advertisement data; rc=%d\n", rc);
+        return;
+    }
+
+    /* Begin advertising. */
+    memset(&adv_params, 0, sizeof adv_params);
+    adv_params.conn_mode = BLE_GAP_CONN_MODE_UND;
+    adv_params.disc_mode = BLE_GAP_DISC_MODE_GEN;
+    rc = ble_gap_adv_start(own_addr_type, NULL, BLE_HS_FOREVER,
+                           &adv_params, bleprph_gap_event, NULL);
+    if (rc != 0) {
+        MODLOG_DFLT(ERROR, "error enabling advertisement; rc=%d\n", rc);
+        return;
+    }
+}
+#endif
+/**
+ * The nimble host executes this callback when a GAP event occurs.  The
+ * application associates a GAP event callback with each connection that forms.
+ * bleprph uses the same callback for all connections.
+ *
+ * @param event                 The type of event being signalled.
+ * @param ctxt                  Various information pertaining to the event.
+ * @param arg                   Application-specified argument; unused by
+ *                                  bleprph.
+ *
+ * @return                      0 if the application successfully handled the
+ *                                  event; nonzero on failure.  The semantics
+ *                                  of the return code is specific to the
+ *                                  particular GAP event being signalled.
+ */
+static int
+bleprph_gap_event(struct ble_gap_event *event, void *arg)
+{
+    struct ble_gap_conn_desc desc;
+    int rc;
+
+    switch (event->type) {
+    case BLE_GAP_EVENT_CONNECT:
+        /* A new connection was established or a connection attempt failed. */
+        MODLOG_DFLT(INFO, "connection %s; status=%d ",
+                    event->connect.status == 0 ? "established" : "failed",
+                    event->connect.status);
+        if (event->connect.status == 0) {
+            rc = ble_gap_conn_find(event->connect.conn_handle, &desc);
+            assert(rc == 0);
+            bleprph_print_conn_desc(&desc);
+        }
+        MODLOG_DFLT(INFO, "\n");
+
+        if (event->connect.status != 0) {
+            /* Connection failed; resume advertising. */
+#if CONFIG_EXAMPLE_EXTENDED_ADV
+            ext_bleprph_advertise();
+#else
+            bleprph_advertise();
+#endif
+        }
+        return 0;
+
+    case BLE_GAP_EVENT_DISCONNECT:
+        MODLOG_DFLT(INFO, "disconnect; reason=%d ", event->disconnect.reason);
+        bleprph_print_conn_desc(&event->disconnect.conn);
+        MODLOG_DFLT(INFO, "\n");
+
+        /* Connection terminated; resume advertising. */
+
+#if CONFIG_EXAMPLE_EXTENDED_ADV
+        switch (s_current_phy) {
+        case BLE_HCI_LE_PHY_1M_PREF_MASK:
+            /* Setting current phy to create connection on 2M PHY */
+            s_current_phy = BLE_HCI_LE_PHY_2M_PREF_MASK;
+            break;
+
+        case BLE_HCI_LE_PHY_2M_PREF_MASK:
+            /* Setting current phy to create connection on CODED PHY */
+            s_current_phy = BLE_HCI_LE_PHY_CODED_PREF_MASK;
+            break;
+
+        case BLE_HCI_LE_PHY_CODED_PREF_MASK:
+            return 0;
+
+        default:
+            return 0;
+        }
+        set_default_le_phy_before_conn(s_current_phy, s_current_phy);
+        ext_bleprph_advertise();
+#else
+        bleprph_advertise();
+#endif
+        return 0;
+
+    case BLE_GAP_EVENT_CONN_UPDATE:
+        /* The central has updated the connection parameters. */
+        MODLOG_DFLT(INFO, "connection updated; status=%d ",
+                    event->conn_update.status);
+        rc = ble_gap_conn_find(event->conn_update.conn_handle, &desc);
+        assert(rc == 0);
+        bleprph_print_conn_desc(&desc);
+        MODLOG_DFLT(INFO, "\n");
+        return 0;
+
+    case BLE_GAP_EVENT_ADV_COMPLETE:
+        MODLOG_DFLT(INFO, "advertise complete; reason=%d",
+                    event->adv_complete.reason);
+#if !CONFIG_EXAMPLE_EXTENDED_ADV
+        bleprph_advertise();
+#endif
+        return 0;
+
+    case BLE_GAP_EVENT_PHY_UPDATE_COMPLETE:
+        MODLOG_DFLT(INFO, "LE PHY Update completed; status=%d conn_handle=%d tx_phy=%d "
+                    "rx_phy = %d\n", event->phy_updated.status,
+                    event->phy_updated.conn_handle, event->phy_updated.tx_phy,
+                    event->phy_updated.rx_phy);
+        return 0;
+    }
+
+    return 0;
+}
+
+static void
+bleprph_on_reset(int reason)
+{
+    MODLOG_DFLT(ERROR, "Resetting state; reason=%d\n", reason);
+}
+
+static void
+bleprph_on_sync(void)
+{
+    int rc;
+
+    /* Make sure we have proper identity address set (public preferred) */
+    rc = ble_hs_util_ensure_addr(0);
+    assert(rc == 0);
+
+    /* Figure out address to use while advertising (no privacy for now) */
+    rc = ble_hs_id_infer_auto(0, &own_addr_type);
+    if (rc != 0) {
+        MODLOG_DFLT(ERROR, "error determining address type; rc=%d\n", rc);
+        return;
+    }
+
+    /* Printing ADDR */
+    uint8_t addr_val[6] = {0};
+    rc = ble_hs_id_copy_addr(own_addr_type, addr_val, NULL);
+
+    MODLOG_DFLT(INFO, "Device Address: ");
+    print_addr(addr_val);
+    MODLOG_DFLT(INFO, "\n");
+
+    s_current_phy = BLE_HCI_LE_PHY_1M_PREF_MASK;
+
+    /* Begin advertising. */
+#if CONFIG_EXAMPLE_EXTENDED_ADV
+    ext_bleprph_advertise();
+#else
+    bleprph_advertise();
+#endif
+}
+
+void bleprph_host_task(void *param)
+{
+    ESP_LOGI(tag, "BLE Host Task Started");
+    /* This function will return only when nimble_port_stop() is executed */
+    nimble_port_run();
+
+    nimble_port_freertos_deinit();
+}
+
+void
+app_main(void)
+{
+    int rc;
+
+    /* Initialize NVS — it is used to store PHY calibration data */
+    esp_err_t ret = nvs_flash_init();
+    if (ret == ESP_ERR_NVS_NO_FREE_PAGES || ret == ESP_ERR_NVS_NEW_VERSION_FOUND) {
+        ESP_ERROR_CHECK(nvs_flash_erase());
+        ret = nvs_flash_init();
+    }
+    ESP_ERROR_CHECK(ret);
+
+    //ESP_ERROR_CHECK(esp_nimble_hci_and_controller_init());
+
+    nimble_port_init();
+    /* Initialize the NimBLE host configuration. */
+    ble_hs_cfg.reset_cb = bleprph_on_reset;
+    ble_hs_cfg.sync_cb = bleprph_on_sync;
+    ble_hs_cfg.gatts_register_cb = gatt_svr_register_cb;
+    ble_hs_cfg.store_status_cb = ble_store_util_status_rr;
+
+    ble_hs_cfg.sm_io_cap = CONFIG_EXAMPLE_IO_TYPE;
+#ifdef CONFIG_EXAMPLE_BONDING
+    ble_hs_cfg.sm_bonding = 1;
+#endif
+#ifdef CONFIG_EXAMPLE_MITM
+    ble_hs_cfg.sm_mitm = 1;
+#endif
+#ifdef CONFIG_EXAMPLE_USE_SC
+    ble_hs_cfg.sm_sc = 1;
+#else
+    ble_hs_cfg.sm_sc = 0;
+#endif
+#ifdef CONFIG_EXAMPLE_BONDING
+    ble_hs_cfg.sm_our_key_dist = 1;
+    ble_hs_cfg.sm_their_key_dist = 1;
+#endif
+
+    rc = gatt_svr_init_le_phy();
+    assert(rc == 0);
+
+    /* Set the default device name. */
+    rc = ble_svc_gap_device_name_set("bleprph-phy");
+    assert(rc == 0);
+
+    /* XXX Need to have template for store */
+    ble_store_config_init();
+
+    nimble_port_freertos_init(bleprph_host_task);
+
+    /* Initialize command line interface to accept input from user */
+    rc = scli_init();
+    if (rc != ESP_OK) {
+        ESP_LOGE(tag, "scli_init() failed");
+    }
+}
diff --git a/examples/bluetooth/nimble/ble_phy/phy_prph/main/phy_prph.h b/examples/bluetooth/nimble/ble_phy/phy_prph/main/phy_prph.h
new file mode 100644
index 0000000000..b9f8a667e0
--- /dev/null
+++ b/examples/bluetooth/nimble/ble_phy/phy_prph/main/phy_prph.h
@@ -0,0 +1,32 @@
+/*
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+
+#ifndef H_PHY_PRPH_
+#define H_PHY_PRPH_
+
+#include <stdbool.h>
+#include "nimble/ble.h"
+#include "modlog/modlog.h"
+#include "esp_peripheral.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+struct ble_hs_cfg;
+struct ble_gatt_register_ctxt;
+
+/** Making sure client connects to server having LE PHY UUID */
+#define LE_PHY_UUID16               0xABF2
+#define LE_PHY_CHR_UUID16           0xABF3
+
+void gatt_svr_register_cb(struct ble_gatt_register_ctxt *ctxt, void *arg);
+int gatt_svr_init_le_phy(void);
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif
diff --git a/examples/bluetooth/nimble/ble_phy/phy_prph/sdkconfig.defaults b/examples/bluetooth/nimble/ble_phy/phy_prph/sdkconfig.defaults
new file mode 100644
index 0000000000..81960c1079
--- /dev/null
+++ b/examples/bluetooth/nimble/ble_phy/phy_prph/sdkconfig.defaults
@@ -0,0 +1,13 @@
+# Override some defaults so BT stack is enabled
+# in this example
+
+#
+# BT config
+#
+CONFIG_BT_ENABLED=y
+CONFIG_BTDM_CTRL_MODE_BLE_ONLY=y
+CONFIG_BTDM_CTRL_MODE_BR_EDR_ONLY=n
+CONFIG_BTDM_CTRL_MODE_BTDM=n
+CONFIG_BT_BLUEDROID_ENABLED=n
+CONFIG_BT_NIMBLE_ENABLED=y
+CONFIG_BT_NIMBLE_EXT_ADV=y

From 39e0d72c053f6177f5612d9a58ff27bd720f4b96 Mon Sep 17 00:00:00 2001
From: ajit1433 <ajit1433@iiitd.ac.in>
Date: Fri, 3 Jun 2022 20:03:02 +0530
Subject: [PATCH 434/665] Update uart_events_example_main.c

Spelling correction
---
 .../uart/uart_events/main/uart_events_example_main.c            | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/examples/peripherals/uart/uart_events/main/uart_events_example_main.c b/examples/peripherals/uart/uart_events/main/uart_events_example_main.c
index c4f12db2fa..dcf2614b14 100644
--- a/examples/peripherals/uart/uart_events/main/uart_events_example_main.c
+++ b/examples/peripherals/uart/uart_events/main/uart_events_example_main.c
@@ -69,7 +69,7 @@ static void uart_event_task(void *pvParameters)
                 //Event of UART ring buffer full
                 case UART_BUFFER_FULL:
                     ESP_LOGI(TAG, "ring buffer full");
-                    // If buffer full happened, you should consider encreasing your buffer size
+                    // If buffer full happened, you should consider increasing your buffer size
                     // As an example, we directly flush the rx buffer here in order to read more data.
                     uart_flush_input(EX_UART_NUM);
                     xQueueReset(uart0_queue);

From 7cef82e0df2e823c53a61e27983af3e4921e0e03 Mon Sep 17 00:00:00 2001
From: Marius Vikhammer <marius.vikhammer@espressif.com>
Date: Wed, 14 Sep 2022 16:18:15 +0800
Subject: [PATCH 435/665] bootloader support: move unit tests to pytest

---
 .../bootloader_support/test/CMakeLists.txt    |  4 --
 .../bootloader_support/CMakeLists.txt         |  6 +++
 .../test_apps/bootloader_support/README.md    |  2 +
 .../bootloader_support/main/CMakeLists.txt    |  3 ++
 .../bootloader_support/main/test_app_main.c   | 45 +++++++++++++++++++
 .../main}/test_verify_image.c                 |  3 --
 .../pytest_bootloader_support.py              | 13 ++++++
 tools/unit-test-app/configs/default_2_c2      |  2 +-
 tools/unit-test-app/configs/default_3_c2      |  2 +-
 9 files changed, 71 insertions(+), 9 deletions(-)
 delete mode 100644 components/bootloader_support/test/CMakeLists.txt
 create mode 100644 components/bootloader_support/test_apps/bootloader_support/CMakeLists.txt
 create mode 100644 components/bootloader_support/test_apps/bootloader_support/README.md
 create mode 100644 components/bootloader_support/test_apps/bootloader_support/main/CMakeLists.txt
 create mode 100644 components/bootloader_support/test_apps/bootloader_support/main/test_app_main.c
 rename components/bootloader_support/{test => test_apps/bootloader_support/main}/test_verify_image.c (97%)
 create mode 100644 components/bootloader_support/test_apps/bootloader_support/pytest_bootloader_support.py

diff --git a/components/bootloader_support/test/CMakeLists.txt b/components/bootloader_support/test/CMakeLists.txt
deleted file mode 100644
index 16963ea6bb..0000000000
--- a/components/bootloader_support/test/CMakeLists.txt
+++ /dev/null
@@ -1,4 +0,0 @@
-idf_component_register(SRC_DIRS "."
-                    PRIV_INCLUDE_DIRS "."
-                    PRIV_REQUIRES cmock bootloader_support app_update)
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/components/bootloader_support/test_apps/bootloader_support/CMakeLists.txt b/components/bootloader_support/test_apps/bootloader_support/CMakeLists.txt
new file mode 100644
index 0000000000..07ef465a67
--- /dev/null
+++ b/components/bootloader_support/test_apps/bootloader_support/CMakeLists.txt
@@ -0,0 +1,6 @@
+# The following lines of boilerplate have to be in your project's
+# CMakeLists in this exact order for cmake to work correctly
+cmake_minimum_required(VERSION 3.16)
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+project(test_bootloader_support)
diff --git a/components/bootloader_support/test_apps/bootloader_support/README.md b/components/bootloader_support/test_apps/bootloader_support/README.md
new file mode 100644
index 0000000000..b5be4985c5
--- /dev/null
+++ b/components/bootloader_support/test_apps/bootloader_support/README.md
@@ -0,0 +1,2 @@
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- |
diff --git a/components/bootloader_support/test_apps/bootloader_support/main/CMakeLists.txt b/components/bootloader_support/test_apps/bootloader_support/main/CMakeLists.txt
new file mode 100644
index 0000000000..1d67beb656
--- /dev/null
+++ b/components/bootloader_support/test_apps/bootloader_support/main/CMakeLists.txt
@@ -0,0 +1,3 @@
+idf_component_register(SRCS "test_app_main.c" "test_verify_image.c"
+                       INCLUDE_DIRS "."
+                       WHOLE_ARCHIVE)
diff --git a/components/bootloader_support/test_apps/bootloader_support/main/test_app_main.c b/components/bootloader_support/test_apps/bootloader_support/main/test_app_main.c
new file mode 100644
index 0000000000..52a9e14b82
--- /dev/null
+++ b/components/bootloader_support/test_apps/bootloader_support/main/test_app_main.c
@@ -0,0 +1,45 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "unity.h"
+#include "unity_test_runner.h"
+#include "esp_heap_caps.h"
+
+
+// Some resources are lazy allocated (newlib locks) in the bootloader support code, the threshold is left for that case
+#define TEST_MEMORY_LEAK_THRESHOLD (-550)
+
+static size_t before_free_8bit;
+static size_t before_free_32bit;
+
+static void check_leak(size_t before_free, size_t after_free, const char *type)
+{
+    ssize_t delta = after_free - before_free;
+    printf("MALLOC_CAP_%s: Before %u bytes free, After %u bytes free (delta %d)\n", type, before_free, after_free, delta);
+    TEST_ASSERT_MESSAGE(delta >= TEST_MEMORY_LEAK_THRESHOLD, "memory leak");
+}
+
+void setUp(void)
+{
+    before_free_8bit = heap_caps_get_free_size(MALLOC_CAP_8BIT);
+    before_free_32bit = heap_caps_get_free_size(MALLOC_CAP_32BIT);
+}
+
+
+
+void tearDown(void)
+{
+    size_t after_free_8bit = heap_caps_get_free_size(MALLOC_CAP_8BIT);
+    size_t after_free_32bit = heap_caps_get_free_size(MALLOC_CAP_32BIT);
+    check_leak(before_free_8bit, after_free_8bit, "8BIT");
+    check_leak(before_free_32bit, after_free_32bit, "32BIT");
+}
+
+void app_main(void)
+{
+    printf("Running bootloader support component tests\n");
+    unity_run_menu();
+}
diff --git a/components/bootloader_support/test/test_verify_image.c b/components/bootloader_support/test_apps/bootloader_support/main/test_verify_image.c
similarity index 97%
rename from components/bootloader_support/test/test_verify_image.c
rename to components/bootloader_support/test_apps/bootloader_support/main/test_verify_image.c
index a73a8d10f1..1313c03e6e 100644
--- a/components/bootloader_support/test/test_verify_image.c
+++ b/components/bootloader_support/test_apps/bootloader_support/main/test_verify_image.c
@@ -37,8 +37,6 @@ TEST_CASE("Verify bootloader image in flash", "[bootloader_support]")
     TEST_ASSERT_EQUAL(data.image_len, bootloader_length);
 }
 
-#if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)
-//IDF-5145
 TEST_CASE("Verify unit test app image", "[bootloader_support]")
 {
     esp_image_metadata_t data = { 0 };
@@ -53,7 +51,6 @@ TEST_CASE("Verify unit test app image", "[bootloader_support]")
     TEST_ASSERT_NOT_EQUAL(0, data.image_len);
     TEST_ASSERT_TRUE(data.image_len <= running->size);
 }
-#endif //!TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)
 
 void check_label_search (int num_test, const char *list, const char *t_label, bool result)
 {
diff --git a/components/bootloader_support/test_apps/bootloader_support/pytest_bootloader_support.py b/components/bootloader_support/test_apps/bootloader_support/pytest_bootloader_support.py
new file mode 100644
index 0000000000..ab6afdc475
--- /dev/null
+++ b/components/bootloader_support/test_apps/bootloader_support/pytest_bootloader_support.py
@@ -0,0 +1,13 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: CC0-1.0
+
+import pytest
+from pytest_embedded import Dut
+
+
+@pytest.mark.generic
+@pytest.mark.supported_targets
+def test_bootloader_support(dut: Dut) -> None:
+    dut.expect_exact('Press ENTER to see the list of tests')
+    dut.write('*')
+    dut.expect_unity_test_output(timeout=300)
diff --git a/tools/unit-test-app/configs/default_2_c2 b/tools/unit-test-app/configs/default_2_c2
index a327c05f6d..ebb6bdf144 100644
--- a/tools/unit-test-app/configs/default_2_c2
+++ b/tools/unit-test-app/configs/default_2_c2
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be included
 CONFIG_IDF_TARGET="esp32c2"
-TEST_COMPONENTS=app_trace bootloader_support console efuse esp_common esp_eth esp_event esp_hid esp_netif esp_phy esp_ringbuf esp_rom esp_wifi espcoredump hal lwip mbedtls mdns mqtt newlib nvs_flash partition_table sdmmc spiffs
+TEST_COMPONENTS=app_trace console efuse esp_common esp_eth esp_event esp_hid esp_netif esp_phy esp_ringbuf esp_rom esp_wifi espcoredump hal lwip mbedtls mdns mqtt newlib nvs_flash partition_table sdmmc spiffs
diff --git a/tools/unit-test-app/configs/default_3_c2 b/tools/unit-test-app/configs/default_3_c2
index 47d36b7bfa..da4a7937bb 100644
--- a/tools/unit-test-app/configs/default_3_c2
+++ b/tools/unit-test-app/configs/default_3_c2
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be included
 CONFIG_IDF_TARGET="esp32c2"
-TEST_EXCLUDE_COMPONENTS=app_trace bootloader_support console efuse esp_common esp_eth esp_event esp_hid esp_netif esp_phy esp_ringbuf esp_rom esp_wifi espcoredump hal lwip mbedtls mdns mqtt newlib nvs_flash partition_table sdmmc spiffs freertos esp_hw_support esp_ipc esp_system esp_timer driver heap pthread soc spi_flash vfs
+TEST_EXCLUDE_COMPONENTS=app_trace console efuse esp_common esp_eth esp_event esp_hid esp_netif esp_phy esp_ringbuf esp_rom esp_wifi espcoredump hal lwip mbedtls mdns mqtt newlib nvs_flash partition_table sdmmc spiffs freertos esp_hw_support esp_ipc esp_system esp_timer driver heap pthread soc spi_flash vfs

From f736d9cb3f8a68bb3c16efe8db2c74ff611687d9 Mon Sep 17 00:00:00 2001
From: wangjialiang <wangjialiang@espressif.com>
Date: Wed, 24 Aug 2022 15:50:16 +0800
Subject: [PATCH 436/665] ble_mesh: stack: Fix friend relay lpn message when
 relay disable.

---
 components/bt/esp_ble_mesh/mesh_core/net.c | 12 ++++++------
 1 file changed, 6 insertions(+), 6 deletions(-)

diff --git a/components/bt/esp_ble_mesh/mesh_core/net.c b/components/bt/esp_ble_mesh/mesh_core/net.c
index a6c86b3f48..40520f2e05 100644
--- a/components/bt/esp_ble_mesh/mesh_core/net.c
+++ b/components/bt/esp_ble_mesh/mesh_core/net.c
@@ -1188,8 +1188,7 @@ static bool relay_to_adv(enum bt_mesh_net_if net_if)
     case BLE_MESH_NET_IF_LOCAL:
         return true;
     case BLE_MESH_NET_IF_ADV:
-        return ((bt_mesh_relay_get() == BLE_MESH_RELAY_ENABLED) ||
-                (bt_mesh_friend_get() == BLE_MESH_FRIEND_ENABLED));
+        return (bt_mesh_relay_get() == BLE_MESH_RELAY_ENABLED);
     case BLE_MESH_NET_IF_PROXY:
         return (bt_mesh_gatt_proxy_get() == BLE_MESH_GATT_PROXY_ENABLED);
     default:
@@ -1221,9 +1220,9 @@ static void bt_mesh_net_relay(struct net_buf_simple *sbuf,
     }
 
     if (rx->net_if == BLE_MESH_NET_IF_ADV &&
+            !rx->friend_cred &&
             bt_mesh_relay_get() != BLE_MESH_RELAY_ENABLED &&
-            bt_mesh_gatt_proxy_get() != BLE_MESH_GATT_PROXY_ENABLED &&
-            bt_mesh_friend_get() != BLE_MESH_FRIEND_ENABLED) {
+            bt_mesh_gatt_proxy_get() != BLE_MESH_GATT_PROXY_ENABLED) {
         return;
     }
 
@@ -1234,7 +1233,7 @@ static void bt_mesh_net_relay(struct net_buf_simple *sbuf,
      * Anything else (like GATT to adv, or locally originated packets)
      * use the Network Transmit state.
      */
-    if (rx->net_if == BLE_MESH_NET_IF_ADV) {
+    if (rx->net_if == BLE_MESH_NET_IF_ADV && !rx->friend_cred) {
         transmit = bt_mesh_relay_retransmit_get();
     } else {
         transmit = bt_mesh_net_transmit_get();
@@ -1304,6 +1303,7 @@ static void bt_mesh_net_relay(struct net_buf_simple *sbuf,
      */
     if (IS_ENABLED(CONFIG_BLE_MESH_GATT_PROXY_SERVER) &&
             (bt_mesh_gatt_proxy_get() == BLE_MESH_GATT_PROXY_ENABLED ||
+             rx->friend_cred ||
              rx->net_if == BLE_MESH_NET_IF_LOCAL)) {
         if (bt_mesh_proxy_server_relay(&buf->b, rx->ctx.recv_dst) &&
                 BLE_MESH_ADDR_IS_UNICAST(rx->ctx.recv_dst)) {
@@ -1311,7 +1311,7 @@ static void bt_mesh_net_relay(struct net_buf_simple *sbuf,
         }
     }
 
-    if (relay_to_adv(rx->net_if)) {
+    if (relay_to_adv(rx->net_if) || rx->friend_cred) {
 #if !defined(CONFIG_BLE_MESH_RELAY_ADV_BUF)
         bt_mesh_adv_send(buf, NULL, NULL);
 #else

From 5242f630800d407f8db6159caadfc8cf0810f563 Mon Sep 17 00:00:00 2001
From: wangjialiang <wangjialiang@espressif.com>
Date: Tue, 23 Aug 2022 11:25:41 +0800
Subject: [PATCH 437/665] ble_mesh: stack: Add option for lpn auto sub
 all-nodes.

---
 components/bt/esp_ble_mesh/Kconfig.in       |  7 +++++++
 components/bt/esp_ble_mesh/mesh_core/main.c | 11 +++++++++++
 2 files changed, 18 insertions(+)

diff --git a/components/bt/esp_ble_mesh/Kconfig.in b/components/bt/esp_ble_mesh/Kconfig.in
index b7a0db84de..521d7a03ae 100644
--- a/components/bt/esp_ble_mesh/Kconfig.in
+++ b/components/bt/esp_ble_mesh/Kconfig.in
@@ -803,6 +803,13 @@ if BLE_MESH
             help
                 Maximum number of groups to which the LPN can subscribe.
 
+        config BLE_MESH_LPN_SUB_ALL_NODES_ADDR
+            bool "Automatically subscribe all nodes address"
+            default n
+            help
+                Automatically subscribe all nodes address when friendship
+                established.
+
     endif # BLE_MESH_LOW_POWER
 
     config BLE_MESH_FRIEND
diff --git a/components/bt/esp_ble_mesh/mesh_core/main.c b/components/bt/esp_ble_mesh/mesh_core/main.c
index 150c458b76..01bebb04be 100644
--- a/components/bt/esp_ble_mesh/mesh_core/main.c
+++ b/components/bt/esp_ble_mesh/mesh_core/main.c
@@ -78,6 +78,11 @@ int bt_mesh_provision(const uint8_t net_key[16], uint16_t net_idx,
 
     memcpy(bt_mesh.dev_key, dev_key, 16);
 
+    if (IS_ENABLED(CONFIG_BLE_MESH_LOW_POWER) &&
+        IS_ENABLED(CONFIG_BLE_MESH_LPN_SUB_ALL_NODES_ADDR)) {
+        bt_mesh_lpn_group_add(BLE_MESH_ADDR_ALL_NODES);
+    }
+
     if (IS_ENABLED(CONFIG_BLE_MESH_SETTINGS)) {
         BT_DBG("Storing network information persistently");
         bt_mesh_store_net();
@@ -110,6 +115,12 @@ void bt_mesh_node_reset(void)
     bt_mesh_tx_reset();
 
     if (IS_ENABLED(CONFIG_BLE_MESH_LOW_POWER)) {
+        if (IS_ENABLED(CONFIG_BLE_MESH_LPN_SUB_ALL_NODES_ADDR)) {
+            uint16_t group = BLE_MESH_ADDR_ALL_NODES;
+
+            bt_mesh_lpn_group_del(&group, 1);
+        }
+
         bt_mesh_lpn_disable(true);
     }
 

From 30dd0fbf30555ad30669be151276f7f4bc10f964 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Martin=20Ga=C5=88o?= <martin.gano@espressif.com>
Date: Fri, 9 Sep 2022 11:32:21 +0200
Subject: [PATCH 438/665] fatfsparse.py: enable automatic WL detection

---
 components/fatfs/fatfsparse.py                | 44 ++++++++++++++++++-
 .../fatfs/test_fatfsgen/test_fatfsparse.py    |  6 +--
 docs/en/api-reference/storage/fatfs.rst       |  2 +-
 docs/zh_CN/api-reference/storage/fatfs.rst    |  2 +-
 4 files changed, 47 insertions(+), 7 deletions(-)

diff --git a/components/fatfs/fatfsparse.py b/components/fatfs/fatfsparse.py
index df846bc43f..72be656feb 100755
--- a/components/fatfs/fatfsparse.py
+++ b/components/fatfs/fatfsparse.py
@@ -83,6 +83,25 @@ def traverse_folder_tree(directory_bytes_: bytes,
                                  binary_array_=binary_array_)
 
 
+def remove_wear_levelling_if_exists(fs_: bytes) -> bytes:
+    """
+    Detection of the wear levelling layer is performed in two steps:
+    1) check if the first sector is a valid boot sector
+    2) check if the size defined in the boot sector is the same as the partition size:
+        - if it is, there is no wear levelling layer
+        - otherwise, we need to remove wl for further processing
+    """
+    try:
+        boot_sector__ = BootSector()
+        boot_sector__.parse_boot_sector(fs_)
+        if boot_sector__.boot_sector_state.size == len(fs_):
+            return fs_
+    except construct.core.ConstError:
+        pass
+    plain_fs: bytes = remove_wl(fs_)
+    return plain_fs
+
+
 if __name__ == '__main__':
     desc = 'Tool for parsing fatfs image and extracting directory structure on host.'
     argument_parser: argparse.ArgumentParser = argparse.ArgumentParser(description=desc)
@@ -92,12 +111,29 @@ if __name__ == '__main__':
                                  action='store_true',
                                  help=argparse.SUPPRESS)
 
+    # ensures backward compatibility
     argument_parser.add_argument('--wear-leveling',
                                  action='store_true',
-                                 help='Set flag to parse an image encoded using wear levelling.')
+                                 help=argparse.SUPPRESS)
+    argument_parser.add_argument('--wl-layer',
+                                 choices=['detect', 'enabled', 'disabled'],
+                                 default=None,
+                                 help="If detection doesn't work correctly, "
+                                      'you can force analyzer to or not to assume WL.')
 
     args = argument_parser.parse_args()
 
+    # if wear levelling is detected or user explicitly sets the parameter `--wl_layer enabled`
+    # the partition with wear levelling is transformed to partition without WL for convenient parsing
+    # in some cases the partitions with and without wear levelling can be 100% equivalent
+    # and only user can break this tie by explicitly setting
+    # the parameter --wl-layer to enabled, respectively disabled
+    if args.wear_leveling and args.wl_layer:
+        raise NotImplementedError('Argument --wear-leveling cannot be combined with --wl-layer!')
+    if args.wear_leveling:
+        args.wl_layer = 'enabled'
+    args.wl_layer = args.wl_layer or 'detect'
+
     fs = read_filesystem(args.input_image)
 
     # An algorithm for removing wear levelling:
@@ -109,8 +145,12 @@ if __name__ == '__main__':
     # 2. remove state sectors (trivial)
     # 3. remove cfg sector (trivial)
     # 4. valid fs is then old_fs[-mc:] + old_fs[:-mc]
-    if args.wear_leveling:
+    if args.wl_layer == 'enabled':
         fs = remove_wl(fs)
+    elif args.wl_layer != 'disabled':
+        # wear levelling is removed to enable parsing using common algorithm
+        fs = remove_wear_levelling_if_exists(fs)
+
     boot_sector_ = BootSector()
     boot_sector_.parse_boot_sector(fs)
     fat = FAT(boot_sector_.boot_sector_state, init_=False)
diff --git a/components/fatfs/test_fatfsgen/test_fatfsparse.py b/components/fatfs/test_fatfsgen/test_fatfsparse.py
index f2a5b59c89..aa5f28dfb7 100755
--- a/components/fatfs/test_fatfsgen/test_fatfsparse.py
+++ b/components/fatfs/test_fatfsgen/test_fatfsparse.py
@@ -146,7 +146,7 @@ class FatFSGen(unittest.TestCase):
             f'{os.path.join(os.path.dirname(__file__), "..", "wl_fatfsgen.py")}',
             'testf'
         ], stderr=STDOUT)
-        run(['python', '../fatfsparse.py', '--wear-leveling', 'fatfs_image.img'], stderr=STDOUT)
+        run(['python', '../fatfsparse.py', 'fatfs_image.img'], stderr=STDOUT)
         assert compare_folders('testf', 'Espressif')
 
     def test_e2e_deeper(self) -> None:
@@ -185,7 +185,7 @@ class FatFSGen(unittest.TestCase):
             f'{os.path.join(os.path.dirname(__file__), "..", "wl_fatfsgen.py")}',
             'testf'
         ], stderr=STDOUT)
-        run(['python', '../fatfsparse.py', '--wear-leveling', 'fatfs_image.img'], stderr=STDOUT)
+        run(['python', '../fatfsparse.py', 'fatfs_image.img'], stderr=STDOUT)
         assert compare_folders('testf', 'Espressif')
 
     def test_e2e_deeper_large(self) -> None:
@@ -241,7 +241,7 @@ class FatFSGen(unittest.TestCase):
             f'{os.path.join(os.path.dirname(__file__), "..", "wl_fatfsgen.py")}',
             'testf'
         ], stderr=STDOUT)
-        run(['python', '../fatfsparse.py', '--wear-leveling', 'fatfs_image.img'], stderr=STDOUT)
+        run(['python', '../fatfsparse.py', 'fatfs_image.img'], stderr=STDOUT)
         assert compare_folders('testf', 'Espressif')
 
     def test_e2e_very_deep(self) -> None:
diff --git a/docs/en/api-reference/storage/fatfs.rst b/docs/en/api-reference/storage/fatfs.rst
index 1b99c61a1b..f9abc95813 100644
--- a/docs/en/api-reference/storage/fatfs.rst
+++ b/docs/en/api-reference/storage/fatfs.rst
@@ -144,4 +144,4 @@ It is a reverse tool of (:component_file:`fatfsgen.py<fatfs/fatfsgen.py>`), i.e.
 
 Usage::
 
-    ./fatfsparse.py [-h] [--wear-leveling] fatfs_image.img
+    ./fatfsparse.py [-h] [--wl-layer {detect,enabled,disabled}] fatfs_image.img
diff --git a/docs/zh_CN/api-reference/storage/fatfs.rst b/docs/zh_CN/api-reference/storage/fatfs.rst
index fdc3a7a0f9..9f84ef9b1b 100644
--- a/docs/zh_CN/api-reference/storage/fatfs.rst
+++ b/docs/zh_CN/api-reference/storage/fatfs.rst
@@ -144,4 +144,4 @@ FatFs 分区分析器
 
 您可以使用::
 
-    ./fatfsparse.py [-h] [--wear-leveling] fatfs_image.img
+    ./fatfsparse.py [-h] [--wl-layer {detect,enabled,disabled}] fatfs_image.img

From 7197e987cb1e4ec1ebb245495ae017e089a7342d Mon Sep 17 00:00:00 2001
From: laokaiyao <laokaiyao@espressif.com>
Date: Thu, 15 Sep 2022 17:27:57 +0800
Subject: [PATCH 439/665] i2s: add XTAL clock source

---
 components/driver/deprecated/i2s_legacy.c     |  5 +--
 components/driver/i2s/i2s_common.c            | 21 ++++++++++-
 components/driver/i2s/i2s_pdm.c               | 12 ++-----
 components/driver/i2s/i2s_private.h           |  9 +++--
 components/driver/i2s/i2s_std.c               |  6 +---
 components/driver/i2s/i2s_tdm.c               |  7 +---
 .../i2s_test_apps/i2s/main/test_i2s.c         | 13 ++++++-
 components/hal/esp32/include/hal/i2s_ll.h     |  1 -
 components/hal/esp32c3/include/hal/i2s_ll.h   | 32 ++++++++++++++---
 components/hal/esp32h2/include/hal/i2s_ll.h   | 33 +++++++++++++----
 components/hal/esp32s2/include/hal/i2s_ll.h   |  2 --
 components/hal/esp32s3/include/hal/i2s_ll.h   | 35 ++++++++++++++-----
 .../esp32c3/include/soc/Kconfig.soc_caps.in   |  4 +++
 .../soc/esp32c3/include/soc/clk_tree_defs.h   |  3 +-
 .../soc/esp32c3/include/soc/i2s_struct.h      |  4 +--
 components/soc/esp32c3/include/soc/soc_caps.h |  1 +
 .../esp32c6/include/soc/Kconfig.soc_caps.in   |  4 +++
 components/soc/esp32c6/include/soc/soc_caps.h |  1 +
 .../esp32h2/include/soc/Kconfig.soc_caps.in   |  4 +++
 .../soc/esp32h2/include/soc/clk_tree_defs.h   |  3 +-
 .../soc/esp32h2/include/soc/i2s_struct.h      |  4 +--
 components/soc/esp32h2/include/soc/soc_caps.h |  1 +
 .../esp32s3/include/soc/Kconfig.soc_caps.in   |  4 +++
 .../soc/esp32s3/include/soc/clk_tree_defs.h   |  3 +-
 .../soc/esp32s3/include/soc/i2s_struct.h      |  4 +--
 components/soc/esp32s3/include/soc/soc_caps.h |  1 +
 26 files changed, 156 insertions(+), 61 deletions(-)

diff --git a/components/driver/deprecated/i2s_legacy.c b/components/driver/deprecated/i2s_legacy.c
index 2e36ab2608..dc09444210 100644
--- a/components/driver/deprecated/i2s_legacy.c
+++ b/components/driver/deprecated/i2s_legacy.c
@@ -47,6 +47,7 @@
 #include "esp_efuse.h"
 #include "esp_rom_gpio.h"
 #include "esp_private/periph_ctrl.h"
+#include "esp_private/esp_clk.h"
 
 static const char *TAG = "i2s(legacy)";
 
@@ -650,12 +651,12 @@ static uint32_t i2s_config_source_clock(i2s_port_t i2s_num, bool use_apll, uint3
         /* In APLL mode, there is no sclk but only mclk, so return 0 here to indicate APLL mode */
         return real_freq;
     }
-    return I2S_LL_BASE_CLK;
+    return esp_clk_apb_freq() * 2; // [clk_tree] TODO: replace the following switch table by clk_tree API
 #else
     if (use_apll) {
         ESP_LOGW(TAG, "APLL not supported on current chip, use I2S_CLK_SRC_DEFAULT as default clock source");
     }
-    return I2S_LL_BASE_CLK;
+    return esp_clk_apb_freq() * 2; // [clk_tree] TODO: replace the following switch table by clk_tree API
 #endif
 }
 
diff --git a/components/driver/i2s/i2s_common.c b/components/driver/i2s/i2s_common.c
index 3bd24a1ec7..c7f9f2d059 100644
--- a/components/driver/i2s/i2s_common.c
+++ b/components/driver/i2s/i2s_common.c
@@ -35,6 +35,7 @@
 
 #include "esp_private/i2s_platform.h"
 #include "esp_private/periph_ctrl.h"
+#include "esp_private/esp_clk.h"
 
 #include "driver/gpio.h"
 #include "driver/i2s_common.h"
@@ -444,7 +445,7 @@ err:
 }
 
 #if SOC_I2S_SUPPORTS_APLL
-uint32_t i2s_set_get_apll_freq(uint32_t mclk_freq_hz)
+static uint32_t i2s_set_get_apll_freq(uint32_t mclk_freq_hz)
 {
     /* Calculate the expected APLL  */
     int mclk_div = (int)((SOC_APLL_MIN_HZ / mclk_freq_hz) + 1);
@@ -473,6 +474,24 @@ uint32_t i2s_set_get_apll_freq(uint32_t mclk_freq_hz)
 }
 #endif
 
+uint32_t i2s_get_source_clk_freq(i2s_clock_src_t clk_src, uint32_t mclk_freq_hz)
+{
+    switch (clk_src)
+    {
+#if SOC_I2S_SUPPORTS_APLL
+    case I2S_CLK_SRC_APLL:
+        return i2s_set_get_apll_freq(mclk_freq_hz);
+#endif
+#if SOC_I2S_SUPPORTS_XTAL
+    case I2S_CLK_SRC_XTAL:
+        (void)mclk_freq_hz;
+        return esp_clk_xtal_freq();
+#endif
+    default: // I2S_CLK_SRC_PLL_160M
+        return esp_clk_apb_freq() * 2; // [clk_tree] TODO: replace the following switch table by clk_tree API
+    }
+}
+
 #if SOC_GDMA_SUPPORTED
 static bool IRAM_ATTR i2s_dma_rx_callback(gdma_channel_handle_t dma_chan, gdma_event_data_t *event_data, void *user_data)
 {
diff --git a/components/driver/i2s/i2s_pdm.c b/components/driver/i2s/i2s_pdm.c
index cb3b2e8c36..6863453d23 100644
--- a/components/driver/i2s/i2s_pdm.c
+++ b/components/driver/i2s/i2s_pdm.c
@@ -38,11 +38,7 @@ static esp_err_t i2s_pdm_tx_calculate_clock(i2s_chan_handle_t handle, const i2s_
     clk_info->bclk = rate * I2S_LL_PDM_BCK_FACTOR * pdm_tx_clk->up_sample_fp / pdm_tx_clk->up_sample_fs;
     clk_info->bclk_div = 8;
     clk_info->mclk = clk_info->bclk * clk_info->bclk_div;
-#if SOC_I2S_SUPPORTS_APLL
-    clk_info->sclk = (clk_cfg->clk_src == I2S_CLK_SRC_APLL) ? i2s_set_get_apll_freq(clk_info->mclk) : I2S_LL_BASE_CLK;
-#else
-    clk_info->sclk = I2S_LL_BASE_CLK;
-#endif
+    clk_info->sclk = i2s_get_source_clk_freq(clk_cfg->clk_src, clk_info->mclk);
     clk_info->mclk_div = clk_info->sclk / clk_info->mclk;
 
     /* Check if the configuration is correct */
@@ -326,11 +322,7 @@ static esp_err_t i2s_pdm_rx_calculate_clock(i2s_chan_handle_t handle, const i2s_
     clk_info->bclk = rate * I2S_LL_PDM_BCK_FACTOR * (pdm_rx_clk->dn_sample_mode == I2S_PDM_DSR_16S ? 2 : 1);
     clk_info->bclk_div = 8;
     clk_info->mclk = clk_info->bclk * clk_info->bclk_div;
-#if SOC_I2S_SUPPORTS_APLL
-    clk_info->sclk = (clk_cfg->clk_src == I2S_CLK_SRC_APLL) ? i2s_set_get_apll_freq(clk_info->mclk) : I2S_LL_BASE_CLK;
-#else
-    clk_info->sclk = I2S_LL_BASE_CLK;
-#endif
+    clk_info->sclk = i2s_get_source_clk_freq(clk_cfg->clk_src, clk_info->mclk);
     clk_info->mclk_div = clk_info->sclk / clk_info->mclk;
 
     /* Check if the configuration is correct */
diff --git a/components/driver/i2s/i2s_private.h b/components/driver/i2s/i2s_private.h
index e58b55e24f..5c2369cdf0 100644
--- a/components/driver/i2s/i2s_private.h
+++ b/components/driver/i2s/i2s_private.h
@@ -161,16 +161,15 @@ esp_err_t i2s_alloc_dma_desc(i2s_chan_handle_t handle, uint32_t num, uint32_t bu
  */
 uint32_t i2s_get_buf_size(i2s_chan_handle_t handle, uint32_t data_bit_width, uint32_t dma_frame_num);
 
-#if SOC_I2S_SUPPORTS_APLL
 /**
- * @brief Set mclk frequency and get the actuall APLL frequency
+ * @brief Get the frequency of the source clock
  *
+ * @param clk_src       clock source
  * @param mclk_freq_hz  Expected mclk frequenct in Hz
  * @return
- *  - Actuall APLL frequency
+ *      - Actual source clock frequency
  */
-uint32_t i2s_set_get_apll_freq(uint32_t mclk_freq_hz);
-#endif
+uint32_t i2s_get_source_clk_freq(i2s_clock_src_t clk_src, uint32_t mclk_freq_hz);
 
 /**
  * @brief Check gpio validity and attach to corresponding signal
diff --git a/components/driver/i2s/i2s_std.c b/components/driver/i2s/i2s_std.c
index ba1097e908..cdfb85b51f 100644
--- a/components/driver/i2s/i2s_std.c
+++ b/components/driver/i2s/i2s_std.c
@@ -45,11 +45,7 @@ static esp_err_t i2s_std_calculate_clock(i2s_chan_handle_t handle, const i2s_std
         clk_info->bclk = rate * handle->total_slot * slot_bits;
         clk_info->mclk = clk_info->bclk * clk_info->bclk_div;
     }
-#if SOC_I2S_SUPPORTS_APLL
-    clk_info->sclk = (clk_cfg->clk_src == I2S_CLK_SRC_APLL) ? i2s_set_get_apll_freq(clk_info->mclk) : I2S_LL_BASE_CLK;
-#else
-    clk_info->sclk = I2S_LL_BASE_CLK;
-#endif
+    clk_info->sclk = i2s_get_source_clk_freq(clk_cfg->clk_src, clk_info->mclk);
     clk_info->mclk_div = clk_info->sclk / clk_info->mclk;
 
     /* Check if the configuration is correct */
diff --git a/components/driver/i2s/i2s_tdm.c b/components/driver/i2s/i2s_tdm.c
index fdbb9b0174..65a4cdb757 100644
--- a/components/driver/i2s/i2s_tdm.c
+++ b/components/driver/i2s/i2s_tdm.c
@@ -54,12 +54,7 @@ static esp_err_t i2s_tdm_calculate_clock(i2s_chan_handle_t handle, const i2s_tdm
         clk_info->bclk = rate * handle->total_slot * slot_bits;
         clk_info->mclk = clk_info->bclk * clk_info->bclk_div;
     }
-
-#if SOC_I2S_SUPPORTS_APLL
-    clk_info->sclk = clk_cfg->clk_src == I2S_CLK_SRC_APLL ? i2s_set_get_apll_freq(clk_info->mclk) : I2S_LL_BASE_CLK;
-#else
-    clk_info->sclk = I2S_LL_BASE_CLK;
-#endif
+    clk_info->sclk = i2s_get_source_clk_freq(clk_cfg->clk_src, clk_info->mclk);
     clk_info->mclk_div = clk_info->sclk / clk_info->mclk;
 
     /* Check if the configuration is correct */
diff --git a/components/driver/test_apps/i2s_test_apps/i2s/main/test_i2s.c b/components/driver/test_apps/i2s_test_apps/i2s/main/test_i2s.c
index c787c0f79a..20d753fb64 100644
--- a/components/driver/test_apps/i2s_test_apps/i2s/main/test_i2s.c
+++ b/components/driver/test_apps/i2s_test_apps/i2s/main/test_i2s.c
@@ -751,7 +751,14 @@ static void i2s_test_common_sample_rate(i2s_chan_handle_t rx_chan, i2s_std_clk_c
                             32000, 44100, 48000, 64000, 88200, 96000,
                             128000, 144000, 196000};
     int real_pulse = 0;
-    for (int i = 0; i < 15; i++) {
+    int case_cnt = 15;
+#if SOC_I2S_HW_VERSION_2
+    // Can't support a very high sample rate while using XTAL as clock source
+    if (clk_cfg->clk_src == I2S_CLK_SRC_XTAL) {
+        case_cnt = 9;
+    }
+#endif
+    for (int i = 0; i < case_cnt; i++) {
         int expt_pulse = (int)((float)test_freq[i] * (TEST_I2S_PERIOD_MS / 1000.0));
         clk_cfg->sample_rate_hz = test_freq[i];
         TEST_ESP_OK(i2s_channel_reconfig_std_clock(rx_chan, clk_cfg));
@@ -789,6 +796,10 @@ TEST_CASE("I2S_default_PLL_clock_test", "[i2s]")
     TEST_ESP_OK(i2s_channel_init_std_mode(rx_handle, &std_cfg));
 
     i2s_test_common_sample_rate(rx_handle, &std_cfg.clk_cfg);
+#if SOC_I2S_HW_VERSION_2
+    std_cfg.clk_cfg.clk_src = I2S_CLK_SRC_XTAL;
+    i2s_test_common_sample_rate(rx_handle, &std_cfg.clk_cfg);
+#endif
     TEST_ESP_OK(i2s_del_channel(rx_handle));
 }
 
diff --git a/components/hal/esp32/include/hal/i2s_ll.h b/components/hal/esp32/include/hal/i2s_ll.h
index 37b15698b2..b54bf1eac0 100644
--- a/components/hal/esp32/include/hal/i2s_ll.h
+++ b/components/hal/esp32/include/hal/i2s_ll.h
@@ -29,7 +29,6 @@ extern "C" {
 
 #define I2S_LL_AD_BCK_FACTOR           (2)
 #define I2S_LL_PDM_BCK_FACTOR          (64)
-#define I2S_LL_BASE_CLK                (2 * APB_CLK_FREQ)
 
 #define I2S_LL_MCLK_DIVIDER_BIT_WIDTH  (6)
 #define I2S_LL_MCLK_DIVIDER_MAX        ((1 << I2S_LL_MCLK_DIVIDER_BIT_WIDTH) - 1)
diff --git a/components/hal/esp32c3/include/hal/i2s_ll.h b/components/hal/esp32c3/include/hal/i2s_ll.h
index 579f356768..3ebe214372 100644
--- a/components/hal/esp32c3/include/hal/i2s_ll.h
+++ b/components/hal/esp32c3/include/hal/i2s_ll.h
@@ -14,6 +14,7 @@
 #pragma once
 #include <stdbool.h>
 #include "hal/misc.h"
+#include "hal/assert.h"
 #include "soc/i2s_periph.h"
 #include "soc/i2s_struct.h"
 #include "hal/i2s_types.h"
@@ -23,11 +24,10 @@
 extern "C" {
 #endif
 
-#define I2S_LL_GET_HW(num)             (&I2S0)
+#define I2S_LL_GET_HW(num)             (((num) == 0)? (&I2S0) : NULL)
 
 #define I2S_LL_TDM_CH_MASK             (0xffff)
 #define I2S_LL_PDM_BCK_FACTOR          (64)
-#define I2S_LL_BASE_CLK                (2*APB_CLK_FREQ)
 
 #define I2S_LL_MCLK_DIVIDER_BIT_WIDTH  (9)
 #define I2S_LL_MCLK_DIVIDER_MAX        ((1 << I2S_LL_MCLK_DIVIDER_BIT_WIDTH) - 1)
@@ -193,18 +193,40 @@ static inline void i2s_ll_rx_reset_fifo(i2s_dev_t *hw)
  */
 static inline void i2s_ll_tx_clk_set_src(i2s_dev_t *hw, i2s_clock_src_t src)
 {
-    hw->tx_clkm_conf.tx_clk_sel = 2;
+    switch (src)
+    {
+    case I2S_CLK_SRC_XTAL:
+        hw->tx_clkm_conf.tx_clk_sel = 0;
+        break;
+    case I2S_CLK_SRC_PLL_160M:
+        hw->tx_clkm_conf.tx_clk_sel = 2;
+        break;
+    default:
+        HAL_ASSERT(false && "unsupported clock source");
+        break;
+    }
 }
 
 /**
  * @brief Set RX source clock
  *
  * @param hw Peripheral I2S hardware instance address.
- * @param src I2S source clock,  ESP32-C3 only support `I2S_CLK_SRC_PLL_160M`
+ * @param src I2S source clock
  */
 static inline void i2s_ll_rx_clk_set_src(i2s_dev_t *hw, i2s_clock_src_t src)
 {
-    hw->rx_clkm_conf.rx_clk_sel = 2;
+    switch (src)
+    {
+    case I2S_CLK_SRC_XTAL:
+        hw->rx_clkm_conf.rx_clk_sel = 0;
+        break;
+    case I2S_CLK_SRC_PLL_160M:
+        hw->rx_clkm_conf.rx_clk_sel = 2;
+        break;
+    default:
+        hw->rx_clkm_conf.rx_clk_sel = 2;
+        break;
+    }
 }
 
 /**
diff --git a/components/hal/esp32h2/include/hal/i2s_ll.h b/components/hal/esp32h2/include/hal/i2s_ll.h
index edbafcc252..515f6e266d 100644
--- a/components/hal/esp32h2/include/hal/i2s_ll.h
+++ b/components/hal/esp32h2/include/hal/i2s_ll.h
@@ -15,6 +15,7 @@
 #pragma once
 #include <stdbool.h>
 #include "hal/misc.h"
+#include "hal/assert.h"
 #include "soc/i2s_periph.h"
 #include "soc/i2s_struct.h"
 #include "hal/i2s_types.h"
@@ -24,12 +25,10 @@
 extern "C" {
 #endif
 
-#define I2S_LL_GET_HW(num)             (&I2S0)
+#define I2S_LL_GET_HW(num)             (((num) == 0)? (&I2S0) : NULL)
 
 #define I2S_LL_TDM_CH_MASK             (0xffff)
 #define I2S_LL_PDM_BCK_FACTOR          (64)
-// [clk_tree] TODO: replace the following switch table by clk_tree API
-#define I2S_LL_BASE_CLK                (96*1000000)
 
 #define I2S_LL_MCLK_DIVIDER_BIT_WIDTH  (9)
 #define I2S_LL_MCLK_DIVIDER_MAX        ((1 << I2S_LL_MCLK_DIVIDER_BIT_WIDTH) - 1)
@@ -195,18 +194,40 @@ static inline void i2s_ll_rx_reset_fifo(i2s_dev_t *hw)
  */
 static inline void i2s_ll_tx_clk_set_src(i2s_dev_t *hw, i2s_clock_src_t src)
 {
-    hw->tx_clkm_conf.tx_clk_sel = 2;
+    switch (src)
+    {
+    case I2S_CLK_SRC_XTAL:
+        hw->tx_clkm_conf.tx_clk_sel = 0;
+        break;
+    case I2S_CLK_SRC_PLL_96M:
+        hw->tx_clkm_conf.tx_clk_sel = 2;
+        break;
+    default:
+        HAL_ASSERT(false && "unsupported clock source");
+        break;
+    }
 }
 
 /**
  * @brief Set RX source clock
  *
  * @param hw Peripheral I2S hardware instance address.
- * @param src I2S source clock, ESP32-H2 only support `I2S_CLK_SRC_PLL_96M` for now
+ * @param src I2S source clock
  */
 static inline void i2s_ll_rx_clk_set_src(i2s_dev_t *hw, i2s_clock_src_t src)
 {
-    hw->rx_clkm_conf.rx_clk_sel = 2;
+    switch (src)
+    {
+    case I2S_CLK_SRC_XTAL:
+        hw->rx_clkm_conf.rx_clk_sel = 0;
+        break;
+    case I2S_CLK_SRC_PLL_96M:
+        hw->rx_clkm_conf.rx_clk_sel = 2;
+        break;
+    default:
+        hw->rx_clkm_conf.rx_clk_sel = 2;
+        break;
+    }
 }
 
 /**
diff --git a/components/hal/esp32s2/include/hal/i2s_ll.h b/components/hal/esp32s2/include/hal/i2s_ll.h
index 9483235b46..1b64000b10 100644
--- a/components/hal/esp32s2/include/hal/i2s_ll.h
+++ b/components/hal/esp32s2/include/hal/i2s_ll.h
@@ -28,8 +28,6 @@ extern "C" {
 // Get I2S hardware instance with giving i2s num
 #define I2S_LL_GET_HW(num)             (((num) == 0) ? (&I2S0) : NULL)
 
-#define I2S_LL_BASE_CLK                (2 * APB_CLK_FREQ)
-
 #define I2S_LL_BCK_MAX_PRESCALE  (64)
 
 #define I2S_LL_MCLK_DIVIDER_BIT_WIDTH  (6)
diff --git a/components/hal/esp32s3/include/hal/i2s_ll.h b/components/hal/esp32s3/include/hal/i2s_ll.h
index 14b4e6d4e7..5a592e33d9 100644
--- a/components/hal/esp32s3/include/hal/i2s_ll.h
+++ b/components/hal/esp32s3/include/hal/i2s_ll.h
@@ -14,6 +14,7 @@
 #pragma once
 #include <stdbool.h>
 #include "hal/misc.h"
+#include "hal/assert.h"
 #include "soc/i2s_periph.h"
 #include "soc/i2s_struct.h"
 #include "hal/i2s_types.h"
@@ -28,7 +29,6 @@ extern "C" {
 
 #define I2S_LL_TDM_CH_MASK (0xffff)
 #define I2S_LL_PDM_BCK_FACTOR          (64)
-#define I2S_LL_BASE_CLK                (2*APB_CLK_FREQ)
 
 #define I2S_LL_MCLK_DIVIDER_BIT_WIDTH  (9)
 #define I2S_LL_MCLK_DIVIDER_MAX        ((1 << I2S_LL_MCLK_DIVIDER_BIT_WIDTH) - 1)
@@ -190,26 +190,45 @@ static inline void i2s_ll_rx_reset_fifo(i2s_dev_t *hw)
  * @brief Set TX source clock
  *
  * @param hw Peripheral I2S hardware instance address.
- * @param src I2S source clock,  ESP32-S3 only support `I2S_CLK_SRC_PLL_160M`
- *            TX and RX share the same clock setting
+ * @param src I2S source clock.
  */
 static inline void i2s_ll_tx_clk_set_src(i2s_dev_t *hw, i2s_clock_src_t src)
 {
-    hw->tx_clkm_conf.tx_clk_sel = 2;
+    switch (src)
+    {
+    case I2S_CLK_SRC_XTAL:
+        hw->tx_clkm_conf.tx_clk_sel = 0;
+        break;
+    case I2S_CLK_SRC_PLL_160M:
+        hw->tx_clkm_conf.tx_clk_sel = 2;
+        break;
+    default:
+        HAL_ASSERT(false && "unsupported clock source");
+        break;
+    }
 }
 
 /**
  * @brief Set RX source clock
  *
  * @param hw Peripheral I2S hardware instance address.
- * @param src I2S source clock,  ESP32-S3 only support `I2S_CLK_SRC_PLL_160M`
- *            TX and RX share the same clock setting
+ * @param src I2S source clock
  */
 static inline void i2s_ll_rx_clk_set_src(i2s_dev_t *hw, i2s_clock_src_t src)
 {
-    hw->rx_clkm_conf.rx_clk_sel = 2;
+    switch (src)
+    {
+    case I2S_CLK_SRC_XTAL:
+        hw->rx_clkm_conf.rx_clk_sel = 0;
+        break;
+    case I2S_CLK_SRC_PLL_160M:
+        hw->rx_clkm_conf.rx_clk_sel = 2;
+        break;
+    default:
+        hw->rx_clkm_conf.rx_clk_sel = 2;
+        break;
+    }
 }
-
 /**
  * @brief Set I2S tx bck div num
  *
diff --git a/components/soc/esp32c3/include/soc/Kconfig.soc_caps.in b/components/soc/esp32c3/include/soc/Kconfig.soc_caps.in
index 9396c57eeb..80f2d191a9 100644
--- a/components/soc/esp32c3/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32c3/include/soc/Kconfig.soc_caps.in
@@ -363,6 +363,10 @@ config SOC_I2S_HW_VERSION_2
     bool
     default y
 
+config SOC_I2S_SUPPORTS_XTAL
+    bool
+    default y
+
 config SOC_I2S_SUPPORTS_PCM
     bool
     default y
diff --git a/components/soc/esp32c3/include/soc/clk_tree_defs.h b/components/soc/esp32c3/include/soc/clk_tree_defs.h
index b6c88ee00f..c9203c587a 100644
--- a/components/soc/esp32c3/include/soc/clk_tree_defs.h
+++ b/components/soc/esp32c3/include/soc/clk_tree_defs.h
@@ -206,7 +206,7 @@ typedef enum {
 /**
  * @brief Array initializer for all supported clock sources of I2S
  */
-#define SOC_I2S_CLKS {SOC_MOD_CLK_PLL_F160M}
+#define SOC_I2S_CLKS {SOC_MOD_CLK_PLL_F160M, SOC_MOD_CLK_XTAL}
 
 /**
  * @brief I2S clock source enum
@@ -214,6 +214,7 @@ typedef enum {
 typedef enum {
     I2S_CLK_SRC_DEFAULT = SOC_MOD_CLK_PLL_F160M,                /*!< Select PLL_F160M as the default source clock  */
     I2S_CLK_SRC_PLL_160M = SOC_MOD_CLK_PLL_F160M,               /*!< Select PLL_F160M as the source clock */
+    I2S_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL,                        /*!< Select XTAL as the source clock */
 } soc_periph_i2s_clk_src_t;
 
 /////////////////////////////////////////////////I2C////////////////////////////////////////////////////////////////////
diff --git a/components/soc/esp32c3/include/soc/i2s_struct.h b/components/soc/esp32c3/include/soc/i2s_struct.h
index de550a6c58..8e27e2b702 100644
--- a/components/soc/esp32c3/include/soc/i2s_struct.h
+++ b/components/soc/esp32c3/include/soc/i2s_struct.h
@@ -140,7 +140,7 @@ typedef volatile struct i2s_dev_s {
             uint32_t rx_clkm_div_num: 8;             /*Integral I2S clock divider value*/
             uint32_t reserved8:      18;             /*Reserved*/
             uint32_t rx_clk_active:   1;             /*I2S Rx module clock enable signal.*/
-            uint32_t rx_clk_sel:      2;             /*Select I2S Rx module source clock. 0: no clock. 1: APLL. 2: CLK160. 3: I2S_MCLK_in.*/
+            uint32_t rx_clk_sel:      2;             /*Select I2S Rx module source clock. 0: XTAL clock. 1: PLL240M. 2: PLL160M. 3: I2S_MCLK_in.*/
             uint32_t mclk_sel:        1;             /*0: UseI2S Tx module clock as I2S_MCLK_OUT.  1: UseI2S Rx module clock as I2S_MCLK_OUT.*/
             uint32_t reserved30:      2;             /*Reserved*/
         };
@@ -151,7 +151,7 @@ typedef volatile struct i2s_dev_s {
             uint32_t tx_clkm_div_num: 8;             /*Integral I2S TX clock divider value. f_I2S_CLK = f_I2S_CLK_S/(N+b/a). There will be (a-b) * n-div and b * (n+1)-div.  So the average combination will be:  for b <= a/2  z * [x * n-div + (n+1)-div] + y * n-div. For b > a/2  z * [n-div + x * (n+1)-div] + y * (n+1)-div.*/
             uint32_t reserved8:      18;             /*Reserved*/
             uint32_t tx_clk_active:   1;             /*I2S Tx module clock enable signal.*/
-            uint32_t tx_clk_sel:      2;             /*Select I2S Tx module source clock. 0: XTAL clock. 1: APLL. 2: CLK160. 3: I2S_MCLK_in.*/
+            uint32_t tx_clk_sel:      2;             /*Select I2S Tx module source clock. 0: XTAL clock. 1: PLL240M. 2: PLL160M. 3: I2S_MCLK_in.*/
             uint32_t clk_en:          1;             /*Set this bit to enable clk gate*/
             uint32_t reserved30:      2;             /*Reserved*/
         };
diff --git a/components/soc/esp32c3/include/soc/soc_caps.h b/components/soc/esp32c3/include/soc/soc_caps.h
index 1f0da5868f..815c4cf75f 100644
--- a/components/soc/esp32c3/include/soc/soc_caps.h
+++ b/components/soc/esp32c3/include/soc/soc_caps.h
@@ -179,6 +179,7 @@
 /*-------------------------- I2S CAPS ----------------------------------------*/
 #define SOC_I2S_NUM                 (1)
 #define SOC_I2S_HW_VERSION_2        (1)
+#define SOC_I2S_SUPPORTS_XTAL       (1)
 #define SOC_I2S_SUPPORTS_PCM        (1)
 #define SOC_I2S_SUPPORTS_PDM        (1)
 #define SOC_I2S_SUPPORTS_PDM_TX     (1)
diff --git a/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in b/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
index e0f924e5ba..0d3d313211 100644
--- a/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
@@ -287,6 +287,10 @@ config SOC_I2S_HW_VERSION_2
     bool
     default y
 
+config SOC_I2S_SUPPORTS_XTAL
+    bool
+    default y
+
 config SOC_I2S_SUPPORTS_PCM
     bool
     default y
diff --git a/components/soc/esp32c6/include/soc/soc_caps.h b/components/soc/esp32c6/include/soc/soc_caps.h
index a68587ac8c..fc88f9c9e7 100644
--- a/components/soc/esp32c6/include/soc/soc_caps.h
+++ b/components/soc/esp32c6/include/soc/soc_caps.h
@@ -185,6 +185,7 @@
 /*-------------------------- I2S CAPS ----------------------------------------*/
 #define SOC_I2S_NUM                 (1)
 #define SOC_I2S_HW_VERSION_2        (1)
+#define SOC_I2S_SUPPORTS_XTAL       (1)
 #define SOC_I2S_SUPPORTS_PCM        (1)
 #define SOC_I2S_SUPPORTS_PDM        (1)
 #define SOC_I2S_SUPPORTS_PDM_TX     (1)
diff --git a/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in b/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in
index f1c61bf610..07bc6db086 100644
--- a/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in
@@ -339,6 +339,10 @@ config SOC_I2S_HW_VERSION_2
     bool
     default y
 
+config SOC_I2S_SUPPORTS_XTAL
+    bool
+    default y
+
 config SOC_I2S_SUPPORTS_PCM
     bool
     default y
diff --git a/components/soc/esp32h2/include/soc/clk_tree_defs.h b/components/soc/esp32h2/include/soc/clk_tree_defs.h
index 9b8afbcb92..db53424894 100644
--- a/components/soc/esp32h2/include/soc/clk_tree_defs.h
+++ b/components/soc/esp32h2/include/soc/clk_tree_defs.h
@@ -211,7 +211,7 @@ typedef enum {
 /**
  * @brief Array initializer for all supported clock sources of
  */
-#define SOC_I2S_CLKS {SOC_MOD_CLK_PLL}
+#define SOC_I2S_CLKS {SOC_MOD_CLK_PLL, SOC_MOD_CLK_XTAL}
 
 /**
  * @brief I2S clock source enum
@@ -219,6 +219,7 @@ typedef enum {
 typedef enum {
     I2S_CLK_SRC_DEFAULT = SOC_MOD_CLK_PLL,        /*!< Select SOC_MOD_CLK_PLL as the default source clock  */
     I2S_CLK_SRC_PLL_96M = SOC_MOD_CLK_PLL,        /*!< Select PLL as the source clock */
+    I2S_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL,          /*!< Select XTAL as the source clock */
 } soc_periph_i2s_clk_src_t;
 
 /////////////////////////////////////////////////I2C////////////////////////////////////////////////////////////////////
diff --git a/components/soc/esp32h2/include/soc/i2s_struct.h b/components/soc/esp32h2/include/soc/i2s_struct.h
index f58a924987..fac2c8af11 100644
--- a/components/soc/esp32h2/include/soc/i2s_struct.h
+++ b/components/soc/esp32h2/include/soc/i2s_struct.h
@@ -141,7 +141,7 @@ typedef volatile struct i2s_dev_s {
             uint32_t rx_clkm_div_num: 8;             /*Integral I2S clock divider value*/
             uint32_t reserved8:      18;             /*Reserved*/
             uint32_t rx_clk_active:   1;             /*I2S Rx module clock enable signal.*/
-            uint32_t rx_clk_sel:      2;             /*Select I2S Rx module source clock. 0: no clock. 1: APLL. 2: CLK160. 3: I2S_MCLK_in.*/
+            uint32_t rx_clk_sel:      2;             /*Select I2S Rx module source clock. 0: XTAL clock. 1: PLL240M. 2: PLL160M. 3: I2S_MCLK_in.*/
             uint32_t mclk_sel:        1;             /*0: UseI2S Tx module clock as I2S_MCLK_OUT.  1: UseI2S Rx module clock as I2S_MCLK_OUT.*/
             uint32_t reserved30:      2;             /*Reserved*/
         };
@@ -152,7 +152,7 @@ typedef volatile struct i2s_dev_s {
             uint32_t tx_clkm_div_num: 8;             /*Integral I2S TX clock divider value. f_I2S_CLK = f_I2S_CLK_S/(N+b/a). There will be (a-b) * n-div and b * (n+1)-div.  So the average combination will be:  for b <= a/2  z * [x * n-div + (n+1)-div] + y * n-div. For b > a/2  z * [n-div + x * (n+1)-div] + y * (n+1)-div.*/
             uint32_t reserved8:      18;             /*Reserved*/
             uint32_t tx_clk_active:   1;             /*I2S Tx module clock enable signal.*/
-            uint32_t tx_clk_sel:      2;             /*Select I2S Tx module source clock. 0: XTAL clock. 1: APLL. 2: CLK160. 3: I2S_MCLK_in.*/
+            uint32_t tx_clk_sel:      2;             /*Select I2S Tx module source clock. 0: XTAL clock. 1: PLL240M. 2: PLL160M. 3: I2S_MCLK_in.*/
             uint32_t clk_en:          1;             /*Set this bit to enable clk gate*/
             uint32_t reserved30:      2;             /*Reserved*/
         };
diff --git a/components/soc/esp32h2/include/soc/soc_caps.h b/components/soc/esp32h2/include/soc/soc_caps.h
index 6980f32fcb..3422839a4e 100644
--- a/components/soc/esp32h2/include/soc/soc_caps.h
+++ b/components/soc/esp32h2/include/soc/soc_caps.h
@@ -184,6 +184,7 @@
 /*-------------------------- I2S CAPS ----------------------------------------*/
 #define SOC_I2S_NUM                 (1)
 #define SOC_I2S_HW_VERSION_2        (1)
+#define SOC_I2S_SUPPORTS_XTAL       (1)
 #define SOC_I2S_SUPPORTS_PCM        (1)
 #define SOC_I2S_SUPPORTS_PDM        (1)
 #define SOC_I2S_SUPPORTS_PDM_TX     (1)
diff --git a/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in b/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
index 8c81c1f9ea..30046b2cef 100644
--- a/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
@@ -431,6 +431,10 @@ config SOC_I2S_HW_VERSION_2
     bool
     default y
 
+config SOC_I2S_SUPPORTS_XTAL
+    bool
+    default y
+
 config SOC_I2S_SUPPORTS_PCM
     bool
     default y
diff --git a/components/soc/esp32s3/include/soc/clk_tree_defs.h b/components/soc/esp32s3/include/soc/clk_tree_defs.h
index 4a55c25b75..7b96225a53 100644
--- a/components/soc/esp32s3/include/soc/clk_tree_defs.h
+++ b/components/soc/esp32s3/include/soc/clk_tree_defs.h
@@ -252,7 +252,7 @@ typedef enum {
 /**
  * @brief Array initializer for all supported clock sources of I2S
  */
-#define SOC_I2S_CLKS {SOC_MOD_CLK_PLL_F160M}
+#define SOC_I2S_CLKS {SOC_MOD_CLK_PLL_F160M, SOC_MOD_CLK_XTAL}
 
 /**
  * @brief I2S clock source enum
@@ -260,6 +260,7 @@ typedef enum {
 typedef enum {
     I2S_CLK_SRC_DEFAULT = SOC_MOD_CLK_PLL_F160M,                    /*!< Select PLL_F160M as the default source clock  */
     I2S_CLK_SRC_PLL_160M = SOC_MOD_CLK_PLL_F160M,                   /*!< Select PLL_F160M as the source clock */
+    I2S_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL,                            /*!< Select XTAL as the source clock */
 } soc_periph_i2s_clk_src_t;
 
 /////////////////////////////////////////////////I2C////////////////////////////////////////////////////////////////////
diff --git a/components/soc/esp32s3/include/soc/i2s_struct.h b/components/soc/esp32s3/include/soc/i2s_struct.h
index 587011c4b6..b048961085 100644
--- a/components/soc/esp32s3/include/soc/i2s_struct.h
+++ b/components/soc/esp32s3/include/soc/i2s_struct.h
@@ -142,7 +142,7 @@ typedef volatile struct i2s_dev_s {
             uint32_t rx_clkm_div_num               :    8;  /*Integral I2S clock divider value*/
             uint32_t reserved8                     :    18;  /* Reserved*/
             uint32_t rx_clk_active                 :    1;  /*I2S Rx module clock enable signal.*/
-            uint32_t rx_clk_sel                    :    2;  /*Select I2S Rx module source clock. 0: no clock. 1: APLL. 2: CLK160. 3: I2S_MCLK_in.*/
+            uint32_t rx_clk_sel                    :    2;  /*Select I2S Rx module source clock. 0: XTAL clock. 1: PLL240M. 2: PLL160M. 3: I2S_MCLK_in.*/
             uint32_t mclk_sel                      :    1;  /* 0: UseI2S Tx module clock as I2S_MCLK_OUT.  1: UseI2S Rx module clock as I2S_MCLK_OUT. */
             uint32_t reserved30                    :    2;  /* Reserved*/
         };
@@ -153,7 +153,7 @@ typedef volatile struct i2s_dev_s {
             uint32_t tx_clkm_div_num               :    8;  /*Integral I2S TX clock divider value. f_I2S_CLK = f_I2S_CLK_S/(N+b/a). There will be (a-b) * n-div and b * (n+1)-div.  So the average combination will be:  for b <= a/2, z * [x * n-div + (n+1)-div] + y * n-div. For b > a/2, z * [n-div + x * (n+1)-div] + y * (n+1)-div. */
             uint32_t reserved8                     :    18;  /* Reserved*/
             uint32_t tx_clk_active                 :    1;  /*I2S Tx module clock enable signal.*/
-            uint32_t tx_clk_sel                    :    2;  /*Select I2S Tx module source clock. 0: XTAL clock. 1: APLL. 2: CLK160. 3: I2S_MCLK_in.*/
+            uint32_t tx_clk_sel                    :    2;  /*Select I2S Tx module source clock. 0: XTAL clock. 1: PLL240M. 2: PLL160M. 3: I2S_MCLK_in.*/
             uint32_t clk_en                        :    1;  /*Set this bit to enable clk gate*/
             uint32_t reserved30                    :    2;  /* Reserved*/
         };
diff --git a/components/soc/esp32s3/include/soc/soc_caps.h b/components/soc/esp32s3/include/soc/soc_caps.h
index ebbb1e1e7d..a0858494bc 100644
--- a/components/soc/esp32s3/include/soc/soc_caps.h
+++ b/components/soc/esp32s3/include/soc/soc_caps.h
@@ -182,6 +182,7 @@
 /*-------------------------- I2S CAPS ----------------------------------------*/
 #define SOC_I2S_NUM                 (2)
 #define SOC_I2S_HW_VERSION_2        (1)
+#define SOC_I2S_SUPPORTS_XTAL       (1)
 #define SOC_I2S_SUPPORTS_PCM        (1)
 #define SOC_I2S_SUPPORTS_PDM        (1)
 #define SOC_I2S_SUPPORTS_PDM_TX     (1)

From bae4944b908c0c3d3f54a984a3aa96db0ece2a96 Mon Sep 17 00:00:00 2001
From: laokaiyao <laokaiyao@espressif.com>
Date: Thu, 15 Sep 2022 17:28:32 +0800
Subject: [PATCH 440/665] i2s: bringup i2s on esp32c6

---
 components/driver/deprecated/i2s_legacy.c     |    5 +-
 components/driver/i2s/i2s_common.c            |    3 +-
 .../i2s_test_apps/test_inc/test_i2s.h         |    2 +-
 components/hal/esp32/include/hal/i2s_ll.h     |    4 +-
 components/hal/esp32c3/include/hal/i2s_ll.h   |    4 +-
 components/hal/esp32c6/include/hal/i2s_ll.h   | 1166 +++++++++++++++++
 components/hal/esp32h2/include/hal/i2s_ll.h   |    4 +-
 components/hal/esp32s2/include/hal/i2s_ll.h   |    4 +-
 components/hal/esp32s3/include/hal/i2s_ll.h   |    4 +-
 components/soc/esp32c6/CMakeLists.txt         |    1 -
 .../esp32c6/include/soc/Kconfig.soc_caps.in   |    4 +
 .../soc/esp32c6/include/soc/clk_tree_defs.h   |   11 +-
 .../soc/esp32c6/include/soc/i2s_struct.h      |   16 +-
 .../soc/esp32c6/include/soc/pcr_struct.h      |    4 +-
 components/soc/esp32c6/include/soc/soc_caps.h |    3 +-
 .../main/i2s_es7210_record_example.c          |    2 +-
 16 files changed, 1208 insertions(+), 29 deletions(-)
 create mode 100644 components/hal/esp32c6/include/hal/i2s_ll.h

diff --git a/components/driver/deprecated/i2s_legacy.c b/components/driver/deprecated/i2s_legacy.c
index dc09444210..701a713c9f 100644
--- a/components/driver/deprecated/i2s_legacy.c
+++ b/components/driver/deprecated/i2s_legacy.c
@@ -625,6 +625,7 @@ err:
 /*-------------------------------------------------------------
                    I2S clock operation
   -------------------------------------------------------------*/
+  // [clk_tree] TODO: replace the following switch table by clk_tree API
 static uint32_t i2s_config_source_clock(i2s_port_t i2s_num, bool use_apll, uint32_t mclk)
 {
 #if SOC_I2S_SUPPORTS_APLL
@@ -651,12 +652,12 @@ static uint32_t i2s_config_source_clock(i2s_port_t i2s_num, bool use_apll, uint3
         /* In APLL mode, there is no sclk but only mclk, so return 0 here to indicate APLL mode */
         return real_freq;
     }
-    return esp_clk_apb_freq() * 2; // [clk_tree] TODO: replace the following switch table by clk_tree API
+    return esp_clk_apb_freq() * 2;
 #else
     if (use_apll) {
         ESP_LOGW(TAG, "APLL not supported on current chip, use I2S_CLK_SRC_DEFAULT as default clock source");
     }
-    return esp_clk_apb_freq() * 2; // [clk_tree] TODO: replace the following switch table by clk_tree API
+    return esp_clk_apb_freq() * 2;
 #endif
 }
 
diff --git a/components/driver/i2s/i2s_common.c b/components/driver/i2s/i2s_common.c
index c7f9f2d059..a985698adc 100644
--- a/components/driver/i2s/i2s_common.c
+++ b/components/driver/i2s/i2s_common.c
@@ -474,6 +474,7 @@ static uint32_t i2s_set_get_apll_freq(uint32_t mclk_freq_hz)
 }
 #endif
 
+// [clk_tree] TODO: replace the following switch table by clk_tree API
 uint32_t i2s_get_source_clk_freq(i2s_clock_src_t clk_src, uint32_t mclk_freq_hz)
 {
     switch (clk_src)
@@ -488,7 +489,7 @@ uint32_t i2s_get_source_clk_freq(i2s_clock_src_t clk_src, uint32_t mclk_freq_hz)
         return esp_clk_xtal_freq();
 #endif
     default: // I2S_CLK_SRC_PLL_160M
-        return esp_clk_apb_freq() * 2; // [clk_tree] TODO: replace the following switch table by clk_tree API
+        return esp_clk_apb_freq() * 2;
     }
 }
 
diff --git a/components/driver/test_apps/i2s_test_apps/test_inc/test_i2s.h b/components/driver/test_apps/i2s_test_apps/test_inc/test_i2s.h
index cf346b3518..528a47e477 100644
--- a/components/driver/test_apps/i2s_test_apps/test_inc/test_i2s.h
+++ b/components/driver/test_apps/i2s_test_apps/test_inc/test_i2s.h
@@ -44,7 +44,7 @@ extern "C" {
 #define SLAVE_WS_IO 15
 #define DATA_IN_IO 19
 #define DATA_OUT_IO 18
-#elif CONFIG_IDF_TARGET_ESP32H2
+#elif CONFIG_IDF_TARGET_ESP32H2 || CONFIG_IDF_TARGET_ESP32C6
 #define MASTER_MCK_IO 0
 #define MASTER_BCK_IO 4
 #define MASTER_WS_IO 5
diff --git a/components/hal/esp32/include/hal/i2s_ll.h b/components/hal/esp32/include/hal/i2s_ll.h
index b54bf1eac0..70e9a79442 100644
--- a/components/hal/esp32/include/hal/i2s_ll.h
+++ b/components/hal/esp32/include/hal/i2s_ll.h
@@ -286,7 +286,7 @@ static inline void i2s_ll_tx_set_bck_div_num(i2s_dev_t *hw, uint32_t val)
  * @note mclk on ESP32 is shared by both TX and RX channel
  *
  * @param hw Peripheral I2S hardware instance address.
- * @param sclk system clock, 0 means use apll
+ * @param sclk system clock
  * @param mclk module clock
  * @param mclk_div integer part of the division from sclk to mclk
  */
@@ -362,7 +362,7 @@ static inline void i2s_ll_rx_set_bck_div_num(i2s_dev_t *hw, uint32_t val)
  * @note mclk on ESP32 is shared by both TX and RX channel
  *
  * @param hw Peripheral I2S hardware instance address.
- * @param sclk system clock, 0 means use apll
+ * @param sclk system clock
  * @param mclk module clock
  * @param mclk_div integer part of the division from sclk to mclk
  */
diff --git a/components/hal/esp32c3/include/hal/i2s_ll.h b/components/hal/esp32c3/include/hal/i2s_ll.h
index 3ebe214372..4448f0ef95 100644
--- a/components/hal/esp32c3/include/hal/i2s_ll.h
+++ b/components/hal/esp32c3/include/hal/i2s_ll.h
@@ -224,7 +224,7 @@ static inline void i2s_ll_rx_clk_set_src(i2s_dev_t *hw, i2s_clock_src_t src)
         hw->rx_clkm_conf.rx_clk_sel = 2;
         break;
     default:
-        hw->rx_clkm_conf.rx_clk_sel = 2;
+        HAL_ASSERT(false && "unsupported clock source");
         break;
     }
 }
@@ -278,7 +278,7 @@ static inline void i2s_ll_rx_set_raw_clk_div(i2s_dev_t *hw, uint32_t x, uint32_t
  * @brief Configure I2S TX module clock divider
  *
  * @param hw Peripheral I2S hardware instance address.
- * @param sclk system clock, 0 means use apll
+ * @param sclk system clock
  * @param mclk module clock
  * @param mclk_div integer part of the division from sclk to mclk
  */
diff --git a/components/hal/esp32c6/include/hal/i2s_ll.h b/components/hal/esp32c6/include/hal/i2s_ll.h
new file mode 100644
index 0000000000..0d8786eae4
--- /dev/null
+++ b/components/hal/esp32c6/include/hal/i2s_ll.h
@@ -0,0 +1,1166 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+// The LL layer for I2S register operations
+/*******************************************************************************
+ * NOTICE
+ * The hal is not public api, don't use in application code.
+ * See readme.md in hal/include/hal/readme.md
+ ******************************************************************************/
+
+#pragma once
+#include <stdbool.h>
+#include "hal/misc.h"
+#include "hal/assert.h"
+#include "soc/i2s_periph.h"
+#include "soc/i2s_struct.h"
+#include "soc/pcr_struct.h"
+#include "hal/i2s_types.h"
+
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#define I2S_LL_GET_HW(num)             (((num) == 0)? (&I2S0) : NULL)
+
+#define I2S_LL_TDM_CH_MASK             (0xffff)
+#define I2S_LL_PDM_BCK_FACTOR          (64)
+
+#define I2S_LL_MCLK_DIVIDER_BIT_WIDTH  (9)
+#define I2S_LL_MCLK_DIVIDER_MAX        ((1 << I2S_LL_MCLK_DIVIDER_BIT_WIDTH) - 1)
+
+/* I2S clock configuration structure */
+typedef struct {
+    uint16_t mclk_div; // I2S module clock divider, Fmclk = Fsclk /(mclk_div+b/a)
+    uint16_t a;
+    uint16_t b;        // The decimal part of module clock divider, the decimal is: b/a
+} i2s_ll_mclk_div_t;
+
+/**
+ * @brief I2S module general init, enable I2S clock.
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ */
+static inline void i2s_ll_enable_clock(i2s_dev_t *hw)
+{
+    // The clock gate enabling is moved to `periph_module_enable`
+    (void *)hw;
+}
+
+/**
+ * @brief I2S module disable I2S clock.
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ */
+static inline void i2s_ll_disable_clock(i2s_dev_t *hw)
+{
+    // The clock gate disabling is moved to `periph_module_disable`
+    (void *)hw;
+}
+
+/**
+ * @brief Enable I2S tx module clock
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ */
+static inline void i2s_ll_tx_enable_clock(i2s_dev_t *hw)
+{
+    (void *)hw;
+    PCR.i2s_tx_clkm_conf.i2s_tx_clkm_en = 1;
+}
+
+/**
+ * @brief Enable I2S rx module clock
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ */
+static inline void i2s_ll_rx_enable_clock(i2s_dev_t *hw)
+{
+    (void *)hw;
+    PCR.i2s_rx_clkm_conf.i2s_rx_clkm_en = 1;
+}
+
+/**
+ * @brief Disable I2S tx module clock
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ */
+static inline void i2s_ll_tx_disable_clock(i2s_dev_t *hw)
+{
+    (void *)hw;
+    PCR.i2s_tx_clkm_conf.i2s_tx_clkm_en = 0;
+}
+
+/**
+ * @brief Disable I2S rx module clock
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ */
+static inline void i2s_ll_rx_disable_clock(i2s_dev_t *hw)
+{
+    (void *)hw;
+    PCR.i2s_rx_clkm_conf.i2s_rx_clkm_en = 0;
+}
+
+/**
+ * @brief I2S mclk use tx module clock
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ */
+static inline void i2s_ll_mclk_bind_to_tx_clk(i2s_dev_t *hw)
+{
+    (void *)hw;
+    PCR.i2s_rx_clkm_conf.i2s_mclk_sel = 0;
+}
+
+/**
+ * @brief I2S mclk use rx module clock
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ */
+static inline void i2s_ll_mclk_bind_to_rx_clk(i2s_dev_t *hw)
+{
+    (void *)hw;
+    PCR.i2s_rx_clkm_conf.i2s_mclk_sel = 1;
+}
+
+/**
+ * @brief Enable I2S TX slave mode
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param slave_en Set true to enable slave mode
+ */
+static inline void i2s_ll_tx_set_slave_mod(i2s_dev_t *hw, bool slave_en)
+{
+    hw->tx_conf.tx_slave_mod = slave_en;
+}
+
+/**
+ * @brief Enable I2S RX slave mode
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param slave_en Set true to enable slave mode
+ */
+static inline void i2s_ll_rx_set_slave_mod(i2s_dev_t *hw, bool slave_en)
+{
+    hw->rx_conf.rx_slave_mod = slave_en;
+}
+
+/**
+ * @brief Reset I2S TX module
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ */
+static inline void i2s_ll_tx_reset(i2s_dev_t *hw)
+{
+    hw->tx_conf.tx_reset = 1;
+    hw->tx_conf.tx_reset = 0;
+}
+
+/**
+ * @brief Reset I2S RX module
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ */
+static inline void i2s_ll_rx_reset(i2s_dev_t *hw)
+{
+    hw->rx_conf.rx_reset = 1;
+    hw->rx_conf.rx_reset = 0;
+}
+
+/**
+ * @brief Reset I2S TX FIFO
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ */
+static inline void i2s_ll_tx_reset_fifo(i2s_dev_t *hw)
+{
+    hw->tx_conf.tx_fifo_reset = 1;
+    hw->tx_conf.tx_fifo_reset = 0;
+}
+
+/**
+ * @brief Reset I2S RX FIFO
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ */
+static inline void i2s_ll_rx_reset_fifo(i2s_dev_t *hw)
+{
+    hw->rx_conf.rx_fifo_reset = 1;
+    hw->rx_conf.rx_fifo_reset = 0;
+}
+
+/**
+ * @brief Set TX source clock
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param src I2S source clock.
+ */
+static inline void i2s_ll_tx_clk_set_src(i2s_dev_t *hw, i2s_clock_src_t src)
+{
+    (void *)hw;
+    switch (src)
+    {
+    case I2S_CLK_SRC_XTAL:
+        PCR.i2s_tx_clkm_conf.i2s_tx_clkm_sel = 0;
+        break;
+    case I2S_CLK_SRC_PLL_160M:
+        PCR.i2s_tx_clkm_conf.i2s_tx_clkm_sel = 2;
+        break;
+    default:
+        HAL_ASSERT(false && "unsupported clock source");
+        break;
+    }
+}
+
+/**
+ * @brief Set RX source clock
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param src I2S source clock
+ */
+static inline void i2s_ll_rx_clk_set_src(i2s_dev_t *hw, i2s_clock_src_t src)
+{
+    (void *)hw;
+    switch (src)
+    {
+    case I2S_CLK_SRC_XTAL:
+        PCR.i2s_rx_clkm_conf.i2s_rx_clkm_sel = 0;
+        break;
+    case I2S_CLK_SRC_PLL_160M:
+        PCR.i2s_rx_clkm_conf.i2s_rx_clkm_sel = 2;
+        break;
+    default:
+        HAL_ASSERT(false && "unsupported clock source");
+        break;
+    }
+}
+
+/**
+ * @brief Set I2S tx bck div num
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param val value to set tx bck div num
+ */
+static inline void i2s_ll_tx_set_bck_div_num(i2s_dev_t *hw, uint32_t val)
+{
+    hw->tx_conf1.tx_bck_div_num = val - 1;
+}
+
+/**
+ * @brief Set I2S tx raw clock division
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param x  div x
+ * @param y  div y
+ * @param z  div z
+ * @param yn1 yn1
+ */
+static inline void i2s_ll_tx_set_raw_clk_div(i2s_dev_t *hw, uint32_t x, uint32_t y, uint32_t z, uint32_t yn1)
+{
+    (void *)hw;
+    PCR.i2s_tx_clkm_div_conf.i2s_tx_clkm_div_x = x;
+    PCR.i2s_tx_clkm_div_conf.i2s_tx_clkm_div_y = y;
+    PCR.i2s_tx_clkm_div_conf.i2s_tx_clkm_div_z = z;
+    PCR.i2s_tx_clkm_div_conf.i2s_tx_clkm_div_yn1 = yn1;
+}
+
+/**
+ * @brief Set I2S rx raw clock division
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param x  div x
+ * @param y  div y
+ * @param z  div z
+ * @param yn1 yn1
+ */
+static inline void i2s_ll_rx_set_raw_clk_div(i2s_dev_t *hw, uint32_t x, uint32_t y, uint32_t z, uint32_t yn1)
+{
+    (void *)hw;
+    PCR.i2s_rx_clkm_div_conf.i2s_rx_clkm_div_x = x;
+    PCR.i2s_rx_clkm_div_conf.i2s_rx_clkm_div_y = y;
+    PCR.i2s_rx_clkm_div_conf.i2s_rx_clkm_div_z = z;
+    PCR.i2s_rx_clkm_div_conf.i2s_rx_clkm_div_yn1 = yn1;
+}
+
+/**
+ * @brief Configure I2S TX module clock divider
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param sclk system clock
+ * @param mclk module clock
+ * @param mclk_div integer part of the division from sclk to mclk
+ */
+static inline void i2s_ll_tx_set_mclk(i2s_dev_t *hw, uint32_t sclk, uint32_t mclk, uint32_t mclk_div)
+{
+    (void *)hw;
+    int ma = 0;
+    int mb = 0;
+    int denominator = 1;
+    int numerator = 0;
+
+    uint32_t freq_diff = abs((int)sclk - (int)(mclk * mclk_div));
+    if (!freq_diff) {
+        goto finish;
+    }
+    float decimal = freq_diff / (float)mclk;
+    // Carry bit if the decimal is greater than 1.0 - 1.0 / (63.0 * 2) = 125.0 / 126.0
+    if (decimal > 125.0 / 126.0) {
+        mclk_div++;
+        goto finish;
+    }
+    uint32_t min = ~0;
+    for (int a = 2; a <= I2S_LL_MCLK_DIVIDER_MAX; a++) {
+        int b = (int)(a * (freq_diff / (double)mclk) + 0.5);
+        ma = freq_diff * a;
+        mb = mclk * b;
+        if (ma == mb) {
+            denominator = a;
+            numerator = b;
+            goto finish;
+        }
+        if (abs((mb - ma)) < min) {
+            denominator = a;
+            numerator = b;
+            min = abs(mb - ma);
+        }
+    }
+finish:
+    if (denominator == 0 || numerator == 0) {
+        PCR.i2s_tx_clkm_div_conf.i2s_tx_clkm_div_x = 0;
+        PCR.i2s_tx_clkm_div_conf.i2s_tx_clkm_div_y = 0;
+        PCR.i2s_tx_clkm_div_conf.i2s_tx_clkm_div_z = 0;
+    } else {
+        if (numerator > denominator / 2) {
+            PCR.i2s_tx_clkm_div_conf.i2s_tx_clkm_div_x = denominator / (denominator - numerator) - 1;
+            PCR.i2s_tx_clkm_div_conf.i2s_tx_clkm_div_y = denominator % (denominator - numerator);
+            PCR.i2s_tx_clkm_div_conf.i2s_tx_clkm_div_z = denominator - numerator;
+            PCR.i2s_tx_clkm_div_conf.i2s_tx_clkm_div_yn1 = 1;
+        } else {
+            PCR.i2s_tx_clkm_div_conf.i2s_tx_clkm_div_x = denominator / numerator - 1;
+            PCR.i2s_tx_clkm_div_conf.i2s_tx_clkm_div_y = denominator % numerator;
+            PCR.i2s_tx_clkm_div_conf.i2s_tx_clkm_div_z = numerator;
+            PCR.i2s_tx_clkm_div_conf.i2s_tx_clkm_div_yn1 = 0;
+        }
+    }
+    HAL_FORCE_MODIFY_U32_REG_FIELD(PCR.i2s_tx_clkm_conf, i2s_tx_clkm_div_num, mclk_div);
+}
+
+/**
+ * @brief Set I2S rx bck div num
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param val value to set rx bck div num
+ */
+static inline void i2s_ll_rx_set_bck_div_num(i2s_dev_t *hw, uint32_t val)
+{
+    hw->rx_conf1.rx_bck_div_num = val - 1;
+}
+
+/**
+ * @brief Configure I2S RX module clock divider
+ * @note mclk on ESP32 is shared by both TX and RX channel
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param sclk system clock, 0 means use apll
+ * @param mclk module clock
+ * @param mclk_div integer part of the division from sclk to mclk
+ */
+static inline void i2s_ll_rx_set_mclk(i2s_dev_t *hw, uint32_t sclk, uint32_t mclk, uint32_t mclk_div)
+{
+    (void *)hw;
+    int ma = 0;
+    int mb = 0;
+    int denominator = 1;
+    int numerator = 0;
+
+    uint32_t freq_diff = abs((int)sclk - (int)(mclk * mclk_div));
+    if (!freq_diff) {
+        goto finish;
+    }
+    float decimal = freq_diff / (float)mclk;
+    // Carry bit if the decimal is greater than 1.0 - 1.0 / (63.0 * 2) = 125.0 / 126.0
+    if (decimal > 125.0 / 126.0) {
+        mclk_div++;
+        goto finish;
+    }
+    uint32_t min = ~0;
+    for (int a = 2; a <= I2S_LL_MCLK_DIVIDER_MAX; a++) {
+        int b = (int)(a * (freq_diff / (double)mclk) + 0.5);
+        ma = freq_diff * a;
+        mb = mclk * b;
+        if (ma == mb) {
+            denominator = a;
+            numerator = b;
+            goto finish;
+        }
+        if (abs((mb - ma)) < min) {
+            denominator = a;
+            numerator = b;
+            min = abs(mb - ma);
+        }
+    }
+finish:
+    if (denominator == 0 || numerator == 0) {
+        PCR.i2s_rx_clkm_div_conf.i2s_rx_clkm_div_x = 0;
+        PCR.i2s_rx_clkm_div_conf.i2s_rx_clkm_div_y = 0;
+        PCR.i2s_rx_clkm_div_conf.i2s_rx_clkm_div_z = 0;
+    } else {
+        if (numerator > denominator / 2) {
+            PCR.i2s_rx_clkm_div_conf.i2s_rx_clkm_div_x = denominator / (denominator - numerator) - 1;
+            PCR.i2s_rx_clkm_div_conf.i2s_rx_clkm_div_y = denominator % (denominator - numerator);
+            PCR.i2s_rx_clkm_div_conf.i2s_rx_clkm_div_z = denominator - numerator;
+            PCR.i2s_rx_clkm_div_conf.i2s_rx_clkm_div_yn1 = 1;
+        } else {
+            PCR.i2s_rx_clkm_div_conf.i2s_rx_clkm_div_x = denominator / numerator - 1;
+            PCR.i2s_rx_clkm_div_conf.i2s_rx_clkm_div_y = denominator % numerator;
+            PCR.i2s_rx_clkm_div_conf.i2s_rx_clkm_div_z = numerator;
+            PCR.i2s_rx_clkm_div_conf.i2s_rx_clkm_div_yn1 = 0;
+        }
+    }
+    HAL_FORCE_MODIFY_U32_REG_FIELD(PCR.i2s_rx_clkm_conf, i2s_rx_clkm_div_num, mclk_div);
+}
+
+/**
+ * @brief Start I2S TX
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ */
+static inline void i2s_ll_tx_start(i2s_dev_t *hw)
+{
+    hw->tx_conf.tx_update = 0;
+    hw->tx_conf.tx_update = 1;
+    hw->tx_conf.tx_start = 1;
+}
+
+/**
+ * @brief Start I2S RX
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ */
+static inline void i2s_ll_rx_start(i2s_dev_t *hw)
+{
+    hw->rx_conf.rx_update = 0;
+    hw->rx_conf.rx_update = 1;
+    hw->rx_conf.rx_start = 1;
+}
+
+/**
+ * @brief Stop I2S TX
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ */
+static inline void i2s_ll_tx_stop(i2s_dev_t *hw)
+{
+    hw->tx_conf.tx_start = 0;
+}
+
+/**
+ * @brief Stop I2S RX
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ */
+static inline void i2s_ll_rx_stop(i2s_dev_t *hw)
+{
+    hw->rx_conf.rx_start = 0;
+}
+
+/**
+ * @brief Configure TX WS signal width
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param width WS width in BCK cycle
+ */
+static inline void i2s_ll_tx_set_ws_width(i2s_dev_t *hw, int width)
+{
+    hw->tx_conf1.tx_tdm_ws_width = width - 1;
+}
+
+/**
+ * @brief Configure RX WS signal width
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param width WS width in BCK cycle
+ */
+static inline void i2s_ll_rx_set_ws_width(i2s_dev_t *hw, int width)
+{
+    hw->rx_conf1.rx_tdm_ws_width = width - 1;
+}
+
+/**
+ * @brief Configure the received length to trigger in_suc_eof interrupt
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param eof_num the byte length to trigger in_suc_eof interrupt
+ */
+static inline void i2s_ll_rx_set_eof_num(i2s_dev_t *hw, int eof_num)
+{
+    hw->rx_eof_num.rx_eof_num = eof_num;
+}
+
+/**
+ * @brief Congfigure TX chan bit and audio data bit
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param chan_bit The chan bit width
+ * @param data_bit The audio data bit width
+ */
+static inline void i2s_ll_tx_set_sample_bit(i2s_dev_t *hw, uint8_t chan_bit, int data_bit)
+{
+    hw->tx_conf1.tx_bits_mod = data_bit - 1;
+    hw->tx_conf1.tx_tdm_chan_bits = chan_bit - 1;
+}
+
+/**
+ * @brief Congfigure RX chan bit and audio data bit
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param chan_bit The chan bit width
+ * @param data_bit The audio data bit width
+ */
+static inline void i2s_ll_rx_set_sample_bit(i2s_dev_t *hw, uint8_t chan_bit, int data_bit)
+{
+    hw->rx_conf1.rx_bits_mod = data_bit - 1;
+    hw->rx_conf1.rx_tdm_chan_bits = chan_bit - 1;
+}
+
+/**
+ * @brief Configure RX half_sample_bit
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param half_sample_bits half sample bit width
+ */
+static inline void i2s_ll_tx_set_half_sample_bit(i2s_dev_t *hw, int half_sample_bits)
+{
+    hw->tx_conf1.tx_half_sample_bits = half_sample_bits - 1;
+}
+
+/**
+ * @brief Configure RX half_sample_bit
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param half_sample_bits half sample bit width
+ */
+static inline void i2s_ll_rx_set_half_sample_bit(i2s_dev_t *hw, int half_sample_bits)
+{
+    hw->rx_conf1.rx_half_sample_bits = half_sample_bits - 1;
+}
+
+/**
+ * @brief Enable TX MSB shift, the data will be launch at the first BCK clock
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param msb_shift_enable Set true to enable MSB shift
+ */
+static inline void i2s_ll_tx_enable_msb_shift(i2s_dev_t *hw, bool msb_shift_enable)
+{
+    hw->tx_conf1.tx_msb_shift = msb_shift_enable;
+}
+
+/**
+ * @brief Enable RX MSB shift, the data will be launch at the first BCK clock
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param msb_shift_enable Set true to enable MSB shift
+ */
+static inline void i2s_ll_rx_enable_msb_shift(i2s_dev_t *hw, bool msb_shift_enable)
+{
+    hw->rx_conf1.rx_msb_shift = msb_shift_enable;
+}
+
+/**
+ * @brief Configure TX total chan number
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param total_num Total chan number
+ */
+static inline void i2s_ll_tx_set_chan_num(i2s_dev_t *hw, int total_num)
+{
+    hw->tx_tdm_ctrl.tx_tdm_tot_chan_num = total_num - 1;
+}
+
+/**
+ * @brief Configure RX total chan number
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param total_num Total chan number
+ */
+static inline void i2s_ll_rx_set_chan_num(i2s_dev_t *hw, int total_num)
+{
+    hw->rx_tdm_ctrl.rx_tdm_tot_chan_num = total_num - 1;
+}
+
+/**
+ * @brief Set the bimap of the active TX chan, only the active chan can launch audio data.
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param chan_mask mask of tx active chan
+ */
+static inline void i2s_ll_tx_set_active_chan_mask(i2s_dev_t *hw, uint32_t chan_mask)
+{
+    typeof(hw->tx_tdm_ctrl) tdm_ctrl_reg = hw->tx_tdm_ctrl;
+    tdm_ctrl_reg.val &= ~I2S_LL_TDM_CH_MASK;
+    tdm_ctrl_reg.val |= chan_mask & I2S_LL_TDM_CH_MASK;
+    hw->tx_tdm_ctrl.val = tdm_ctrl_reg.val;
+}
+
+/**
+ * @brief Set the bimap of the active RX chan, only the active chan can receive audio data.
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param chan_mask mask of rx active chan
+ */
+static inline void i2s_ll_rx_set_active_chan_mask(i2s_dev_t *hw, uint32_t chan_mask)
+{
+    typeof(hw->rx_tdm_ctrl) tdm_ctrl_reg = hw->rx_tdm_ctrl;
+    tdm_ctrl_reg.val &= ~I2S_LL_TDM_CH_MASK;
+    tdm_ctrl_reg.val |= chan_mask & I2S_LL_TDM_CH_MASK;
+    hw->rx_tdm_ctrl.val = tdm_ctrl_reg.val;
+}
+
+/**
+ * @brief Set I2S tx chan mode
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param slot_mask select slot to send data
+ */
+static inline void i2s_ll_tx_select_std_slot(i2s_dev_t *hw, i2s_std_slot_mask_t slot_mask)
+{
+    /* In mono mode, there only should be one slot enabled, another inactive slot will transmit same data as enabled slot
+     * Otherwise always enable the first two slots */
+    hw->tx_tdm_ctrl.tx_tdm_tot_chan_num = 1;  // tx_tdm_tot_chan_num = 2 slots - 1 = 1
+    hw->tx_tdm_ctrl.val &= ~I2S_LL_TDM_CH_MASK;
+    switch (slot_mask)
+    {
+    case I2S_STD_SLOT_LEFT:
+        hw->tx_tdm_ctrl.val |= 0x01;
+        break;
+    case I2S_STD_SLOT_RIGHT:
+        hw->tx_tdm_ctrl.val |= 0x02;
+        break;
+    case I2S_STD_SLOT_BOTH:
+        hw->tx_tdm_ctrl.val |= 0x03;
+        break;
+    default:
+        break;
+    }
+}
+
+/**
+ * @brief Set I2S rx chan mode
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param slot_mask select slot to receive data
+ */
+static inline void i2s_ll_rx_select_std_slot(i2s_dev_t *hw, i2s_std_slot_mask_t slot_mask)
+{
+    /* In mono mode, there only should be one slot enabled, another inactive slot will transmit same data as enabled slot
+     * Otherwise always enable the first two slots */
+    hw->rx_tdm_ctrl.rx_tdm_tot_chan_num = 1;  // rx_tdm_tot_chan_num = 2 slots - 1 = 1
+    hw->rx_tdm_ctrl.val &= ~I2S_LL_TDM_CH_MASK;
+    switch (slot_mask)
+    {
+    case I2S_STD_SLOT_LEFT:
+        hw->rx_tdm_ctrl.val |= 0x01;
+        break;
+    case I2S_STD_SLOT_RIGHT:
+        hw->rx_tdm_ctrl.val |= 0x02;
+        break;
+    case I2S_STD_SLOT_BOTH:
+        hw->rx_tdm_ctrl.val |= 0x03;
+        break;
+    default:
+        break;
+    }
+}
+
+/**
+ * @brief PDM slot mode
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param mod Channel mode
+ *            while tx_ws_idle_pol = 0:
+ *            0: stereo
+ *            1: Both slots transmit left
+ *            2: Both slots transmit right
+ *            3: Left transmits `conf_single_data` right transmits data
+ *            4: Right transmits `conf_single_data` left transmits data
+ *            while tx_ws_idle_pol = 1:
+              0: stereo
+ *            1: Both slots transmit right
+ *            2: Both slots transmit left
+ *            3: Right transmits `conf_single_data` left transmits data
+ *            4: Left transmits `conf_single_data` right transmits data
+ */
+static inline void i2s_ll_tx_set_pdm_chan_mod(i2s_dev_t *hw, uint32_t mod)
+{
+    hw->tx_conf.tx_chan_mod = mod;
+}
+
+/**
+ * @brief Set TX WS signal pol level
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param ws_pol_level pin level of WS(output) when receiving left channel data
+ */
+static inline void i2s_ll_tx_set_ws_idle_pol(i2s_dev_t *hw, bool ws_pol_level)
+{
+    hw->tx_conf.tx_ws_idle_pol = ws_pol_level;
+}
+
+/**
+ * @brief Set RX WS signal pol level
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param ws_pol_level pin level of WS(input) when receiving left channel data
+ */
+static inline void i2s_ll_rx_set_ws_idle_pol(i2s_dev_t *hw, bool ws_pol_level)
+{
+    hw->rx_conf.rx_ws_idle_pol = ws_pol_level;
+}
+
+/**
+ * @brief Enable I2S TX TDM mode
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ */
+static inline void i2s_ll_tx_enable_tdm(i2s_dev_t *hw)
+{
+    hw->tx_conf.tx_pdm_en = false;
+    hw->tx_conf.tx_tdm_en = true;
+    hw->tx_pcm2pdm_conf.pcm2pdm_conv_en = false;
+}
+
+/**
+ * @brief Enable I2S RX TDM mode
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ */
+static inline void i2s_ll_rx_enable_tdm(i2s_dev_t *hw)
+{
+    hw->rx_conf.rx_pdm_en = false;
+    hw->rx_conf.rx_tdm_en = true;
+}
+
+/**
+ * @brief Enable I2S TX STD mode
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ */
+static inline void i2s_ll_tx_enable_std(i2s_dev_t *hw)
+{
+    i2s_ll_tx_enable_tdm(hw);
+}
+
+/**
+ * @brief Enable I2S RX STD mode
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ */
+static inline void i2s_ll_rx_enable_std(i2s_dev_t *hw)
+{
+    i2s_ll_rx_enable_tdm(hw);
+}
+
+/**
+ * @brief Enable TX PDM mode.
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ */
+static inline void i2s_ll_tx_enable_pdm(i2s_dev_t *hw)
+{
+    hw->tx_conf.tx_pdm_en = true;
+    hw->tx_conf.tx_tdm_en = false;
+    hw->tx_pcm2pdm_conf.pcm2pdm_conv_en = true;
+}
+
+/**
+ * @brief Set I2S TX PDM prescale
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param prescale I2S TX PDM prescale
+ */
+static inline void i2s_ll_tx_set_pdm_prescale(i2s_dev_t *hw, bool prescale)
+{
+    HAL_FORCE_MODIFY_U32_REG_FIELD(hw->tx_pcm2pdm_conf, tx_pdm_prescale, prescale);
+}
+
+/**
+ * @brief Set I2S TX PDM high pass filter scaling
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param sig_scale I2S TX PDM signal scaling before transmit to the filter
+ */
+static inline void i2s_ll_tx_set_pdm_hp_scale(i2s_dev_t *hw, i2s_pdm_sig_scale_t sig_scale)
+{
+    hw->tx_pcm2pdm_conf.tx_pdm_hp_in_shift = sig_scale;
+}
+
+/**
+ * @brief Set I2S TX PDM low pass filter scaling
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param sig_scale I2S TX PDM signal scaling before transmit to the filter
+ */
+static inline void i2s_ll_tx_set_pdm_lp_scale(i2s_dev_t *hw, i2s_pdm_sig_scale_t sig_scale)
+{
+    hw->tx_pcm2pdm_conf.tx_pdm_lp_in_shift = sig_scale;
+}
+
+/**
+ * @brief Set I2S TX PDM sinc filter scaling
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param sig_scale I2S TX PDM signal scaling before transmit to the filter
+ */
+static inline void i2s_ll_tx_set_pdm_sinc_scale(i2s_dev_t *hw, i2s_pdm_sig_scale_t sig_scale)
+{
+    hw->tx_pcm2pdm_conf.tx_pdm_sinc_in_shift = sig_scale;
+}
+
+/**
+ * @brief Set I2S TX PDM sigma-delta filter scaling
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param sig_scale I2S TX PDM signal scaling before transmit to the filter
+ */
+static inline void i2s_ll_tx_set_pdm_sd_scale(i2s_dev_t *hw, i2s_pdm_sig_scale_t sig_scale)
+{
+    hw->tx_pcm2pdm_conf.tx_pdm_sigmadelta_in_shift = sig_scale;
+}
+
+/**
+ * @brief Set I2S TX PDM high pass filter param0
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param param The fourth parameter of PDM TX IIR_HP filter stage 1 is (504 + I2S_TX_IIR_HP_MULT12_0[2:0])
+ */
+static inline void i2s_ll_tx_set_pdm_hp_filter_param0(i2s_dev_t *hw, uint32_t param)
+{
+    hw->tx_pcm2pdm_conf1.tx_iir_hp_mult12_0 = param;
+}
+
+/**
+ * @brief Set I2S TX PDM high pass filter param5
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param param The fourth parameter of PDM TX IIR_HP filter stage 2 is (504 + I2S_TX_IIR_HP_MULT12_5[2:0])
+ */
+static inline void i2s_ll_tx_set_pdm_hp_filter_param5(i2s_dev_t *hw, uint32_t param)
+{
+    hw->tx_pcm2pdm_conf1.tx_iir_hp_mult12_5 = param;
+}
+
+/**
+ * @brief Enable I2S TX PDM high pass filter
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param enable Set true to enable I2S TX PDM high pass filter, set false to bypass it
+ */
+static inline void i2s_ll_tx_enable_pdm_hp_filter(i2s_dev_t *hw, bool enable)
+{
+    hw->tx_pcm2pdm_conf.tx_pdm_hp_bypass = !enable;
+}
+
+/**
+ * @brief Set I2S TX PDM sigma-delta codec dither
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param dither I2S TX PDM sigmadelta dither value
+ */
+static inline void i2s_ll_tx_set_pdm_sd_dither(i2s_dev_t *hw, uint32_t dither)
+{
+    hw->tx_pcm2pdm_conf.tx_pdm_sigmadelta_dither = dither;
+}
+
+/**
+ * @brief Set I2S TX PDM sigma-delta codec dither
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param dither2 I2S TX PDM sigmadelta dither2 value
+ */
+static inline void i2s_ll_tx_set_pdm_sd_dither2(i2s_dev_t *hw, uint32_t dither2)
+{
+    hw->tx_pcm2pdm_conf.tx_pdm_sigmadelta_dither2 = dither2;
+}
+
+/**
+ * @brief Configure I2S TX PDM sample rate
+ *        Fpdm = 64*Fpcm*fp/fs
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param fp The fp value of TX PDM filter module group0.
+ * @param fs The fs value of TX PDM filter module group0.
+ */
+static inline void i2s_ll_tx_set_pdm_fpfs(i2s_dev_t *hw, uint32_t fp, uint32_t fs)
+{
+    hw->tx_pcm2pdm_conf1.tx_pdm_fp = fp;
+    hw->tx_pcm2pdm_conf1.tx_pdm_fs = fs;
+    hw->tx_pcm2pdm_conf.tx_pdm_sinc_osr2 = fp / fs;
+}
+
+/**
+ * @brief Get I2S TX PDM fp configuration paramater
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @return
+ *        - fp configuration paramater
+ */
+static inline uint32_t i2s_ll_tx_get_pdm_fp(i2s_dev_t *hw)
+{
+    return hw->tx_pcm2pdm_conf1.tx_pdm_fp;
+}
+
+/**
+ * @brief Get I2S TX PDM fs configuration paramater
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @return
+ *        - fs configuration paramater
+ */
+static inline uint32_t i2s_ll_tx_get_pdm_fs(i2s_dev_t *hw)
+{
+    return hw->tx_pcm2pdm_conf1.tx_pdm_fs;
+}
+
+/**
+ * @brief Enable RX PDM mode.
+ * @note  ESP32-C6 doesn't support pdm in rx mode, disable anyway
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param pdm_enable Set true to RX enable PDM mode (ignored)
+ */
+static inline void i2s_ll_rx_enable_pdm(i2s_dev_t *hw, bool pdm_enable)
+{
+    hw->rx_conf.rx_pdm_en = 0;
+    hw->rx_conf.rx_tdm_en = 1;
+}
+
+/**
+ * @brief Configura TX a/u-law decompress or compress
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param pcm_cfg PCM configuration paramater
+ */
+static inline void i2s_ll_tx_set_pcm_type(i2s_dev_t *hw, i2s_pcm_compress_t pcm_cfg)
+{
+    hw->tx_conf.tx_pcm_conf = pcm_cfg;
+    hw->tx_conf.tx_pcm_bypass = !pcm_cfg;
+}
+
+/**
+ * @brief Configure RX a/u-law decompress or compress
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param pcm_cfg PCM configuration paramater
+ */
+static inline void i2s_ll_rx_set_pcm_type(i2s_dev_t *hw, i2s_pcm_compress_t pcm_cfg)
+{
+    hw->rx_conf.rx_pcm_conf = pcm_cfg;
+    hw->rx_conf.rx_pcm_bypass = !pcm_cfg;
+}
+
+/**
+ * @brief Enable TX audio data left alignment
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param ena Set true to enable left alignment
+ */
+static inline void i2s_ll_tx_enable_left_align(i2s_dev_t *hw, bool ena)
+{
+    hw->tx_conf.tx_left_align = ena;
+}
+
+/**
+ * @brief Enable RX audio data left alignment
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param ena Set true to enable left alignment
+ */
+static inline void i2s_ll_rx_enable_left_align(i2s_dev_t *hw, bool ena)
+{
+    hw->rx_conf.rx_left_align = ena;
+}
+
+/**
+ * @brief Enable TX big endian mode
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param ena Set true to enable big endian mode
+ */
+static inline void i2s_ll_rx_enable_big_endian(i2s_dev_t *hw, bool ena)
+{
+    hw->rx_conf.rx_big_endian = ena;
+}
+
+/**
+ * @brief Enable RX big endian mode
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param ena Set true to enable big endian mode
+ */
+static inline void i2s_ll_tx_enable_big_endian(i2s_dev_t *hw, bool ena)
+{
+    hw->tx_conf.tx_big_endian = ena;
+}
+
+/**
+ * @brief Configure TX bit order
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param lsb_order_ena Set true to enable LSB bit order
+ */
+static inline void i2s_ll_tx_set_bit_order(i2s_dev_t *hw, bool lsb_order_ena)
+{
+    hw->tx_conf.tx_bit_order = lsb_order_ena;
+}
+
+/**
+ * @brief Configure RX bit order
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param lsb_order_ena Set true to enable LSB bit order
+ */
+static inline void i2s_ll_rx_set_bit_order(i2s_dev_t *hw, bool lsb_order_ena)
+{
+    hw->rx_conf.rx_bit_order = lsb_order_ena;
+}
+
+/**
+ * @brief Configure TX skip mask enable
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param skip_mask_ena Set true to skip inactive channels.
+ */
+static inline void i2s_ll_tx_set_skip_mask(i2s_dev_t *hw, bool skip_mask_ena)
+{
+    hw->tx_tdm_ctrl.tx_tdm_skip_msk_en = skip_mask_ena;
+}
+
+
+/**
+ * @brief Configure single data
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param data Single data to be set
+ */
+static inline void i2s_ll_set_single_data(i2s_dev_t *hw, uint32_t data)
+{
+    hw->conf_single_data.val = data;
+}
+
+/**
+ * @brief Enable TX mono mode
+ * @note MONO in hardware means only one channel got data, but another doesn't
+ *       MONO in software means two channel share same data
+ *       This function aims to use MONO in software meaning
+ *       so 'tx_mono' and 'tx_chan_equal' should be enabled at the same time
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param mono_ena Set true to enable mono mde.
+ */
+static inline void i2s_ll_tx_enable_mono_mode(i2s_dev_t *hw, bool mono_ena)
+{
+    hw->tx_conf.tx_mono = mono_ena;
+    hw->tx_conf.tx_chan_equal = mono_ena;
+}
+
+/**
+ * @brief Enable RX mono mode
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param mono_ena Set true to enable mono mde.
+ */
+static inline void i2s_ll_rx_enable_mono_mode(i2s_dev_t *hw, bool mono_ena)
+{
+    hw->rx_conf.rx_mono = mono_ena;
+    hw->rx_conf.rx_mono_fst_vld = mono_ena;
+}
+
+/**
+ * @brief Enable loopback mode
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param ena Set true to share BCK and WS signal for tx module and rx module.
+ */
+static inline void i2s_ll_share_bck_ws(i2s_dev_t *hw, bool ena)
+{
+    hw->tx_conf.sig_loopback = ena;
+}
+
+/**
+ * @brief PDM TX DMA data take mode
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param is_mono   The DMA data only has one slot (mono) or contains two slots (stereo)
+ * @param is_fst_valid  Whether take the DMA data at the first half period
+ *                      Only take effet when 'is_mono' is true
+ */
+static inline void i2s_ll_tx_pdm_dma_take_mode(i2s_dev_t *hw, bool is_mono, bool is_fst_valid)
+{
+    hw->tx_conf.tx_mono = is_mono;
+    hw->tx_conf.tx_mono_fst_vld = is_fst_valid;
+}
+
+/**
+ * @brief PDM TX slot mode
+ * @note     Mode     Left Slot       Right Slot      Chan Mode       WS Pol
+ *          -----------------------------------------------------------------
+ *           Stereo   Left            Right           0               x
+ *          -----------------------------------------------------------------
+ *           Mono     Left            Left            1               0
+ *           Mono     Right           Right           2               0
+ *           Mono     Single          Right           3               0
+ *           Mono     Left            Single          4               0
+ *          -----------------------------------------------------------------
+ *           Mono     Right           Right           1               1
+ *           Mono     Left            Left            2               1
+ *           Mono     Left            Single          3               1
+ *           Mono     Single          Right           4               1
+ * @note  The 'Single' above means always sending the value of `conf_single_data` reg
+ *        The default value of `conf_single_data` reg is '0', it is not public for now
+ *
+ * @param hw Peripheral I2S hardware instance address.
+ * @param is_mono   The DMA data only has one slot (mono) or contains two slots (stereo)
+ * @param is_copy   Whether the un-selected slot copies the data from the selected one
+ *                  If not, the un-selected slot will transmit the data from 'conf_single_data'
+ * @param mask      The slot mask to selet the slot
+ */
+static inline void i2s_ll_tx_pdm_slot_mode(i2s_dev_t *hw, bool is_mono, bool is_copy, i2s_pdm_slot_mask_t mask)
+{
+    if (is_mono) {
+        /* The default tx_ws_idle_pol is false */
+        if (is_copy) {
+            hw->tx_conf.tx_chan_mod = mask == I2S_PDM_SLOT_LEFT ? 1 : 2;
+        } else {
+            hw->tx_conf.tx_chan_mod = mask == I2S_PDM_SLOT_LEFT ? 4 : 3;
+        }
+    } else {
+        hw->tx_conf.tx_chan_mod = 0;
+    }
+}
+
+/**
+ * @brief PDM TX line mode
+ * @note    Mode         DAC Mode        2 lines output
+ *          -------------------------------------------
+ *          PDM codec    0               1
+ *          DAC 1-line   1               0
+ *          DAC 2-line   1               1
+ *
+ * @param hw    Peripheral I2S hardware instance address.
+ * @param line_mode    PDM TX line mode
+ */
+static inline void i2s_ll_tx_pdm_line_mode(i2s_dev_t *hw, i2s_pdm_tx_line_mode_t line_mode)
+{
+    hw->tx_pcm2pdm_conf.tx_pdm_dac_mode_en = line_mode > I2S_PDM_TX_ONE_LINE_CODEC;
+    hw->tx_pcm2pdm_conf.tx_pdm_dac_2out_en = line_mode != I2S_PDM_TX_ONE_LINE_DAC;
+}
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/hal/esp32h2/include/hal/i2s_ll.h b/components/hal/esp32h2/include/hal/i2s_ll.h
index 515f6e266d..5a508057b4 100644
--- a/components/hal/esp32h2/include/hal/i2s_ll.h
+++ b/components/hal/esp32h2/include/hal/i2s_ll.h
@@ -225,7 +225,7 @@ static inline void i2s_ll_rx_clk_set_src(i2s_dev_t *hw, i2s_clock_src_t src)
         hw->rx_clkm_conf.rx_clk_sel = 2;
         break;
     default:
-        hw->rx_clkm_conf.rx_clk_sel = 2;
+        HAL_ASSERT(false && "unsupported clock source");
         break;
     }
 }
@@ -279,7 +279,7 @@ static inline void i2s_ll_rx_set_raw_clk_div(i2s_dev_t *hw, uint32_t x, uint32_t
  * @brief Configure I2S TX module clock divider
  *
  * @param hw Peripheral I2S hardware instance address.
- * @param sclk system clock, 0 means use apll
+ * @param sclk system clock
  * @param mclk module clock
  * @param mclk_div integer part of the division from sclk to mclk
  */
diff --git a/components/hal/esp32s2/include/hal/i2s_ll.h b/components/hal/esp32s2/include/hal/i2s_ll.h
index 1b64000b10..773c94e453 100644
--- a/components/hal/esp32s2/include/hal/i2s_ll.h
+++ b/components/hal/esp32s2/include/hal/i2s_ll.h
@@ -278,7 +278,7 @@ static inline void i2s_ll_tx_set_bck_div_num(i2s_dev_t *hw, uint32_t val)
  * @note mclk on ESP32S2 is shared by both TX and RX channel
  *
  * @param hw Peripheral I2S hardware instance address.
- * @param sclk system clock, 0 means use apll
+ * @param sclk system clock
  * @param mclk module clock
  * @param mclk_div integer part of the division from sclk to mclk
  */
@@ -354,7 +354,7 @@ static inline void i2s_ll_rx_set_bck_div_num(i2s_dev_t *hw, uint32_t val)
  * @note mclk on ESP32S2 is shared by both TX and RX channel
  *
  * @param hw Peripheral I2S hardware instance address.
- * @param sclk system clock, 0 means use apll
+ * @param sclk system clock
  * @param mclk module clock
  * @param mclk_div integer part of the division from sclk to mclk
  */
diff --git a/components/hal/esp32s3/include/hal/i2s_ll.h b/components/hal/esp32s3/include/hal/i2s_ll.h
index 5a592e33d9..0f35ff0be3 100644
--- a/components/hal/esp32s3/include/hal/i2s_ll.h
+++ b/components/hal/esp32s3/include/hal/i2s_ll.h
@@ -225,7 +225,7 @@ static inline void i2s_ll_rx_clk_set_src(i2s_dev_t *hw, i2s_clock_src_t src)
         hw->rx_clkm_conf.rx_clk_sel = 2;
         break;
     default:
-        hw->rx_clkm_conf.rx_clk_sel = 2;
+        HAL_ASSERT(false && "unsupported clock source");
         break;
     }
 }
@@ -278,7 +278,7 @@ static inline void i2s_ll_rx_set_raw_clk_div(i2s_dev_t *hw, uint32_t x, uint32_t
  * @brief Configure I2S TX module clock divider
  *
  * @param hw Peripheral I2S hardware instance address.
- * @param sclk system clock, 0 means use apll
+ * @param sclk system clock
  * @param mclk module clock
  * @param mclk_div integer part of the division from sclk to mclk
  */
diff --git a/components/soc/esp32c6/CMakeLists.txt b/components/soc/esp32c6/CMakeLists.txt
index 56d16c0e71..47a2cb12aa 100644
--- a/components/soc/esp32c6/CMakeLists.txt
+++ b/components/soc/esp32c6/CMakeLists.txt
@@ -20,7 +20,6 @@ list(REMOVE_ITEM srcs
         "adc_periph.c"                  # TODO: IDF-5310
         "dedic_gpio_periph.c"           # TODO: IDF-5331
         "ledc_periph.c"                 # TODO: IDF-5328
-        "i2s_periph.c"                  # TODO: IDF-5314
         "i2c_periph.c"                  # TODO: IDF-5326
         "temperature_sensor_periph.c"   # TODO: IDF-5322
         )
diff --git a/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in b/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
index 0d3d313211..54bdb92aed 100644
--- a/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
@@ -43,6 +43,10 @@ config SOC_RTC_MEM_SUPPORTED
     bool
     default y
 
+config SOC_I2S_SUPPORTED
+    bool
+    default y
+
 config SOC_SYSTIMER_SUPPORTED
     bool
     default y
diff --git a/components/soc/esp32c6/include/soc/clk_tree_defs.h b/components/soc/esp32c6/include/soc/clk_tree_defs.h
index 07e8e9b0c5..126288f8e3 100644
--- a/components/soc/esp32c6/include/soc/clk_tree_defs.h
+++ b/components/soc/esp32c6/include/soc/clk_tree_defs.h
@@ -215,14 +215,23 @@ typedef enum {
 /**
  * @brief Array initializer for all supported clock sources of I2S
  */
-#define SOC_I2S_CLKS {SOC_MOD_CLK_PLL_F160M}
+#if CONFIG_IDF_ENV_FPGA
+#define SOC_I2S_CLKS {SOC_MOD_CLK_XTAL}
+#else
+#define SOC_I2S_CLKS {SOC_MOD_CLK_PLL_F160M, SOC_MOD_CLK_XTAL}
+#endif
 
 /**
  * @brief I2S clock source enum
  */
 typedef enum {
+#if CONFIG_IDF_ENV_FPGA
+    I2S_CLK_SRC_DEFAULT = SOC_MOD_CLK_XTAL,
+#else
     I2S_CLK_SRC_DEFAULT = SOC_MOD_CLK_PLL_F160M,                /*!< Select PLL_F160M as the default source clock  */
+#endif
     I2S_CLK_SRC_PLL_160M = SOC_MOD_CLK_PLL_F160M,               /*!< Select PLL_F160M as the source clock */
+    I2S_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL,                        /*!< Select XTAL as the source clock */
 } soc_periph_i2s_clk_src_t;
 
 /////////////////////////////////////////////////I2C////////////////////////////////////////////////////////////////////
diff --git a/components/soc/esp32c6/include/soc/i2s_struct.h b/components/soc/esp32c6/include/soc/i2s_struct.h
index 6938b75407..4b019c334a 100644
--- a/components/soc/esp32c6/include/soc/i2s_struct.h
+++ b/components/soc/esp32c6/include/soc/i2s_struct.h
@@ -255,7 +255,7 @@ typedef union {
          */
         uint32_t rx_clk_active:1;
         /** rx_clk_sel : R/W; bitpos: [28:27]; default: 0;
-         *  Select I2S Rx module source clock. 0: no clock. 1: APLL. 2: CLK160. 3: I2S_MCLK_in.
+         *  Select I2S Rx module source clock. 0: XTAL clock. 1: PLL240M. 2: PLL160M. 3: I2S_MCLK_in.
          */
         uint32_t rx_clk_sel:2;
         /** mclk_sel : R/W; bitpos: [29]; default: 0;
@@ -448,7 +448,7 @@ typedef union {
     uint32_t val;
 } i2s_rx_tdm_ctrl_reg_t;
 
-/** Type of rxeof_num register
+/** Type of rx_eof_num register
  *  I2S RX data number control register.
  */
 typedef union {
@@ -461,7 +461,7 @@ typedef union {
         uint32_t reserved_12:20;
     };
     uint32_t val;
-} i2s_rxeof_num_reg_t;
+} i2s_rx_eof_num_reg_t;
 
 
 /** Group: TX Control and configuration registers */
@@ -627,7 +627,7 @@ typedef union {
          */
         uint32_t tx_clk_active:1;
         /** tx_clk_sel : R/W; bitpos: [28:27]; default: 0;
-         *  Select I2S Tx module source clock. 0: XTAL clock. 1: APLL. 2: CLK160. 3:
+         *  Select I2S Tx module source clock. 0: XTAL clock. 1: PLL240M. 2: PLL160M. 3:
          *  I2S_MCLK_in.
          */
         uint32_t tx_clk_sel:2;
@@ -914,7 +914,7 @@ typedef union {
     uint32_t val;
 } i2s_lc_hung_conf_reg_t;
 
-/** Type of conf_sigle_data register
+/** Type of conf_single_data register
  *  I2S signal data register
  */
 typedef union {
@@ -925,7 +925,7 @@ typedef union {
         uint32_t single_data:32;
     };
     uint32_t val;
-} i2s_conf_sigle_data_reg_t;
+} i2s_conf_single_data_reg_t;
 
 
 /** Group: TX status registers */
@@ -1005,8 +1005,8 @@ typedef struct i2s_dev_t {
     volatile i2s_rx_timing_reg_t rx_timing;
     volatile i2s_tx_timing_reg_t tx_timing;
     volatile i2s_lc_hung_conf_reg_t lc_hung_conf;
-    volatile i2s_rxeof_num_reg_t rxeof_num;
-    volatile i2s_conf_sigle_data_reg_t conf_sigle_data;
+    volatile i2s_rx_eof_num_reg_t rx_eof_num;
+    volatile i2s_conf_single_data_reg_t conf_single_data;
     volatile i2s_state_reg_t state;
     volatile i2s_etm_conf_reg_t etm_conf;
     uint32_t reserved_074[3];
diff --git a/components/soc/esp32c6/include/soc/pcr_struct.h b/components/soc/esp32c6/include/soc/pcr_struct.h
index a6e5d06edc..e7a1a13fa8 100644
--- a/components/soc/esp32c6/include/soc/pcr_struct.h
+++ b/components/soc/esp32c6/include/soc/pcr_struct.h
@@ -607,7 +607,7 @@ typedef union {
          */
         uint32_t i2s_tx_clkm_div_num:8;
         /** i2s_tx_clkm_sel : R/W; bitpos: [21:20]; default: 0;
-         *  Select I2S Tx module source clock. 0: XTAL clock. 1: APLL. 2: CLK160. 3:
+         *  Select I2S Tx module source clock. 0: XTAL clock. 1: PLL240M. 2: PLL160M. 3:
          *  I2S_MCLK_in.
          */
         uint32_t i2s_tx_clkm_sel:2;
@@ -661,7 +661,7 @@ typedef union {
          */
         uint32_t i2s_rx_clkm_div_num:8;
         /** i2s_rx_clkm_sel : R/W; bitpos: [21:20]; default: 0;
-         *  Select I2S Rx module source clock. 0: no clock. 1: APLL. 2: CLK160. 3: I2S_MCLK_in.
+         *  Select I2S Rx module source clock. 0: XTAL clock. 1: PLL240M. 2: PLL160M. 3: I2S_MCLK_in.
          */
         uint32_t i2s_rx_clkm_sel:2;
         /** i2s_rx_clkm_en : R/W; bitpos: [22]; default: 1;
diff --git a/components/soc/esp32c6/include/soc/soc_caps.h b/components/soc/esp32c6/include/soc/soc_caps.h
index fc88f9c9e7..e5e2292693 100644
--- a/components/soc/esp32c6/include/soc/soc_caps.h
+++ b/components/soc/esp32c6/include/soc/soc_caps.h
@@ -40,7 +40,7 @@
 #define SOC_EFUSE_KEY_PURPOSE_FIELD     1
 #define SOC_RTC_FAST_MEM_SUPPORTED      1
 #define SOC_RTC_MEM_SUPPORTED           1
-// #define SOC_I2S_SUPPORTED               1 // TODO: IDF-5314
+#define SOC_I2S_SUPPORTED               1
 // #define SOC_RMT_SUPPORTED               1 // TODO: IDF-5320
 // #define SOC_SDM_SUPPORTED               1 // TODO: IDF-5318
 // #define SOC_LEDC_SUPPORTED              1 // TODO: IDF-5328
@@ -181,7 +181,6 @@
 #define SOC_I2C_SUPPORT_XTAL        (1)
 #define SOC_I2C_SUPPORT_RTC         (1)
 
-// TODO: IDF-5314 (Copy from esp32c3, need check)
 /*-------------------------- I2S CAPS ----------------------------------------*/
 #define SOC_I2S_NUM                 (1)
 #define SOC_I2S_HW_VERSION_2        (1)
diff --git a/examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/main/i2s_es7210_record_example.c b/examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/main/i2s_es7210_record_example.c
index 87eb8c5cb8..15c855f916 100644
--- a/examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/main/i2s_es7210_record_example.c
+++ b/examples/peripherals/i2s/i2s_codec/i2s_es7210_tdm/main/i2s_es7210_record_example.c
@@ -30,7 +30,7 @@
 #define EXAMPLE_SD_SPI_MOSI_IO     (17)
 #define EXAMPLE_SD_SPI_MISO_IO     (16)
 #define EXAMPLE_SD_SPI_CS_IO       (15)
-#elif CONFIG_IDF_TARGET_ESP32C3
+#elif CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32C6
 #define EXAMPLE_I2C_NUM            (0)
 #define EXAMPLE_I2C_SDA_IO         (3)
 #define EXAMPLE_I2C_SCL_IO         (2)

From 1befb078cd6a46fdedaa11bd7ea3b22f54b78317 Mon Sep 17 00:00:00 2001
From: AndriiFilippov <andrii.filippov@espressif.com>
Date: Wed, 8 Jun 2022 09:50:56 +0200
Subject: [PATCH 441/665] Create TCP Client using TCP TRANSPORT instead of
 socket Update error logs with returned values. Add transport_tcp_init() error
 check.Clean up

---
 .../tcp_transport_client/CMakeLists.txt       | 10 +++
 .../sockets/tcp_transport_client/README.md    | 59 +++++++++++++
 .../tcp_transport_client/main/CMakeLists.txt  |  2 +
 .../main/Kconfig.projbuild                    | 16 ++++
 .../main/tcp_transport_client.c               | 85 +++++++++++++++++++
 5 files changed, 172 insertions(+)
 create mode 100644 examples/protocols/sockets/tcp_transport_client/CMakeLists.txt
 create mode 100644 examples/protocols/sockets/tcp_transport_client/README.md
 create mode 100644 examples/protocols/sockets/tcp_transport_client/main/CMakeLists.txt
 create mode 100644 examples/protocols/sockets/tcp_transport_client/main/Kconfig.projbuild
 create mode 100644 examples/protocols/sockets/tcp_transport_client/main/tcp_transport_client.c

diff --git a/examples/protocols/sockets/tcp_transport_client/CMakeLists.txt b/examples/protocols/sockets/tcp_transport_client/CMakeLists.txt
new file mode 100644
index 0000000000..888ca62b16
--- /dev/null
+++ b/examples/protocols/sockets/tcp_transport_client/CMakeLists.txt
@@ -0,0 +1,10 @@
+# The following five lines of boilerplate have to be in your project's
+# CMakeLists in this exact order for cmake to work correctly
+cmake_minimum_required(VERSION 3.5)
+
+# (Not part of the boilerplate)
+# This example uses an extra component for common functions such as Wi-Fi and Ethernet connection.
+set(EXTRA_COMPONENT_DIRS $ENV{IDF_PATH}/examples/common_components/protocol_examples_common)
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+project(tcp_transport_client)
diff --git a/examples/protocols/sockets/tcp_transport_client/README.md b/examples/protocols/sockets/tcp_transport_client/README.md
new file mode 100644
index 0000000000..6f3649b29d
--- /dev/null
+++ b/examples/protocols/sockets/tcp_transport_client/README.md
@@ -0,0 +1,59 @@
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- |
+
+
+# TCP TRANSPORT Client example
+
+(See the README.md file in the upper level 'examples' directory for more information about examples.)
+
+The application creates a TCP transport connection and tries to connect to the server with predefined IP address and port number. When a connection is successfully established, the application sends message and waits for the answer. After the server's reply, application prints received reply as ASCII text, waits for 2 seconds and sends another message.
+
+## How to use example
+
+In order to create TCP server that communicates with TCP TRANSPORT Client example, choose one of the following options.
+
+There are many host-side tools which can be used to interact with the UDP/TCP server/client. 
+One command line tool is [netcat](http://netcat.sourceforge.net) which can send and receive many kinds of packets. 
+Note: please replace `192.168.0.167 3333` with desired IPV4/IPV6 address (displayed in monitor console) and port number in the following command.
+
+In addition to those tools, simple Python scripts can be found under sockets/scripts directory. Every script is designed to interact with one of the examples.
+
+### TCP server using netcat
+```
+nc -l 192.168.0.167 3333
+```
+
+## Hardware Required
+
+This example can be run on any commonly available ESP32 development board.
+
+## Configure the project
+
+```
+idf.py menuconfig
+```
+
+Set following parameters under Example Configuration Options:
+
+* Set `IPV4 Address` that represents remote host the example will connect to.
+
+* Set `Port` number that represents remote port the example will connect to.
+
+Configure Wi-Fi or Ethernet under "Example Connection Configuration" menu. See "Establishing Wi-Fi or Ethernet Connection" section in [examples/protocols/README.md](../../README.md) for more details.
+
+## Build and Flash
+
+Build the project and flash it to the board, then run monitor tool to view serial output:
+
+```
+idf.py -p PORT flash monitor
+```
+
+(To exit the serial monitor, type ``Ctrl-]``.)
+
+See the Getting Started Guide for full steps to configure and use ESP-IDF to build projects.
+
+
+## Troubleshooting
+
+Start server first, to receive data sent from the client (application).
diff --git a/examples/protocols/sockets/tcp_transport_client/main/CMakeLists.txt b/examples/protocols/sockets/tcp_transport_client/main/CMakeLists.txt
new file mode 100644
index 0000000000..1365c27b1e
--- /dev/null
+++ b/examples/protocols/sockets/tcp_transport_client/main/CMakeLists.txt
@@ -0,0 +1,2 @@
+idf_component_register(SRCS "tcp_transport_client.c"
+                       )
diff --git a/examples/protocols/sockets/tcp_transport_client/main/Kconfig.projbuild b/examples/protocols/sockets/tcp_transport_client/main/Kconfig.projbuild
new file mode 100644
index 0000000000..3bee48e876
--- /dev/null
+++ b/examples/protocols/sockets/tcp_transport_client/main/Kconfig.projbuild
@@ -0,0 +1,16 @@
+menu "Example Configuration"
+
+    config EXAMPLE_IPV4_ADDR
+        string "IPV4 Address"
+        default "192.168.0.165"
+        help
+            The example will connect to this IPV4 address.
+
+    config EXAMPLE_PORT
+        int "Port"
+        range 0 65535
+        default 3333
+        help
+            The remote port to which the client example will connect to.
+
+endmenu
diff --git a/examples/protocols/sockets/tcp_transport_client/main/tcp_transport_client.c b/examples/protocols/sockets/tcp_transport_client/main/tcp_transport_client.c
new file mode 100644
index 0000000000..c6b10e0b13
--- /dev/null
+++ b/examples/protocols/sockets/tcp_transport_client/main/tcp_transport_client.c
@@ -0,0 +1,85 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+#include <string.h>
+#include <sys/param.h>
+#include "freertos/FreeRTOS.h"
+#include "freertos/task.h"
+#include "esp_system.h"
+#include "esp_wifi.h"
+#include "esp_event.h"
+#include "esp_log.h"
+#include "nvs_flash.h"
+#include "esp_netif.h"
+#include "protocol_examples_common.h"
+#include "esp_transport.h"
+#include "esp_transport_tcp.h"
+
+
+#define HOST_IP_ADDR CONFIG_EXAMPLE_IPV4_ADDR
+
+#define PORT CONFIG_EXAMPLE_PORT
+
+static const char *TAG = "tcp_transport_client";
+static const char *payload = "Message from ESP32";
+
+static void tcp_transport_client_task(void *pvParameters)
+{
+    char rx_buffer[128];
+    char host_ip[] = HOST_IP_ADDR;
+    esp_transport_handle_t tcp = esp_transport_tcp_init();
+    while (1) {
+        if (tcp == NULL) {
+            ESP_LOGE(TAG, "Error occurred during esp_transport_tcp_init()");
+            break;
+        }
+        int err = esp_transport_connect(tcp, HOST_IP_ADDR, PORT, -1);
+        if (err != 0) {
+            ESP_LOGE(TAG, "Client unable to connect: errno %d", errno);
+            break;
+        }
+        ESP_LOGI(TAG, "Successfully connected");
+
+        while (1) {
+            int bytes_written = esp_transport_write(tcp, payload, strlen(payload), 0);
+            if (bytes_written < 0) {
+                ESP_LOGE(TAG, "Error occurred during sending: esp_transport_write() returned %d, errno %d", bytes_written, errno);
+                break;
+            }
+            int len = esp_transport_read(tcp, rx_buffer, sizeof(rx_buffer) - 1, 0);
+            // Error occurred during receiving
+            if (len < 0) {
+                ESP_LOGE(TAG, "recv failed: esp_transport_read() returned %d, errno %d", len, errno);
+                break;
+            }
+            // Data received
+                rx_buffer[len] = 0; // Null-terminate whatever we received and treat like a string
+                ESP_LOGI(TAG, "Received %d bytes from %s:", len, host_ip);
+                ESP_LOGI(TAG, "%s", rx_buffer);
+
+            vTaskDelay(2000 / portTICK_PERIOD_MS);
+        }
+
+            ESP_LOGE(TAG, "Shutting down TCP and restarting...");
+            esp_transport_close(tcp);
+    }
+    esp_transport_destroy(tcp);
+    vTaskDelete(NULL);
+}
+
+void app_main(void)
+{
+    ESP_ERROR_CHECK(nvs_flash_init());
+    ESP_ERROR_CHECK(esp_netif_init());
+    ESP_ERROR_CHECK(esp_event_loop_create_default());
+
+    /* This helper function configures Wi-Fi or Ethernet, as selected in menuconfig.
+     * Read "Establishing Wi-Fi or Ethernet Connection" section in
+     * examples/protocols/README.md for more information about this function.
+     */
+    ESP_ERROR_CHECK(example_connect());
+
+    xTaskCreate(tcp_transport_client_task, "tcp_transport_client", 4096, NULL, 5, NULL);
+}

From bfc17ce35a162e11cefd9ad02bdccaf81883007f Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Fri, 9 Sep 2022 16:52:47 +0200
Subject: [PATCH 442/665] tools: default to text output format in 'idf.py size'

---
 tools/cmake/run_size_tool.cmake  | 14 ++++++++++----
 tools/idf_py_actions/core_ext.py | 14 +++++++-------
 2 files changed, 17 insertions(+), 11 deletions(-)

diff --git a/tools/cmake/run_size_tool.cmake b/tools/cmake/run_size_tool.cmake
index f38b1e19a3..648f8bcc0b 100644
--- a/tools/cmake/run_size_tool.cmake
+++ b/tools/cmake/run_size_tool.cmake
@@ -1,4 +1,4 @@
-# A CMake script to run size tool commands supporting OUTPUT_FORMAT and
+# A CMake script to run size tool commands supporting SIZE_OUTPUT_FORMAT and
 # OUTPUT_JSON environment variables from within ninja or make or another
 # cmake-based build runner.
 #
@@ -12,10 +12,16 @@ cmake_minimum_required(VERSION 3.16)
 
 set(IDF_SIZE_CMD ${IDF_SIZE_TOOL})
 
-if(DEFINED ENV{SIZE_OUTPUT_FORMAT})
+if(NOT DEFINED ENV{SIZE_OUTPUT_FORMAT} OR "$ENV{SIZE_OUTPUT_FORMAT}" STREQUAL "default")
+    # Format not passed to "idf.py size" explicitly, or this target was invoked
+    # from make/ninja directly (without idf.py)
+    if(DEFINED OUTPUT_JSON AND OUTPUT_JSON)
+        # honor the legacy OUTPUT_JSON variable, if set
+        list(APPEND IDF_SIZE_CMD "--format=json")
+    endif()
+elseif(DEFINED ENV{SIZE_OUTPUT_FORMAT})
+    # specific format was requested
     list(APPEND IDF_SIZE_CMD "--format=$ENV{SIZE_OUTPUT_FORMAT}")
-elseif(DEFINED OUTPUT_JSON AND OUTPUT_JSON)
-    list(APPEND IDF_SIZE_CMD "--format=json")
 endif()
 
 if(DEFINED IDF_SIZE_MODE)
diff --git a/tools/idf_py_actions/core_ext.py b/tools/idf_py_actions/core_ext.py
index 2b0e734ec9..f6abf137b7 100644
--- a/tools/idf_py_actions/core_ext.py
+++ b/tools/idf_py_actions/core_ext.py
@@ -44,8 +44,7 @@ def action_extensions(base_actions: Dict, project_path: str) -> Any:
             for hint in generate_hints(stdout, stderr):
                 yellow_print(hint)
 
-        if output_format:
-            os.environ['SIZE_OUTPUT_FORMAT'] = output_format
+        os.environ['SIZE_OUTPUT_FORMAT'] = output_format
         ensure_build_directory(args, ctx.info_name)
         run_target('all', args, force_progression=GENERATORS[args.generator].get('force_progression', False),
                    custom_error_handler=tool_error_handler)
@@ -338,12 +337,13 @@ def action_extensions(base_actions: Dict, project_path: str) -> Any:
         'global_action_callbacks': [validate_root_options],
     }
 
-    # Default value is intentionally blank, so that we know if the user explicitly specified
-    # the format and override the OUTPUT_JSON variable if it is set
+    # 'default' is introduced instead of simply setting 'text' as the default so that we know
+    # if the user explicitly specified the format or not. If the format is not specified, then
+    # the legacy OUTPUT_JSON CMake variable will be taken into account.
     size_options = [{'names': ['--format', 'output_format'],
-                     'type': click.Choice(['text', 'csv', 'json']),
-                     'help': 'Specify output format: text, csv or json.',
-                     'default': ''}]
+                     'type': click.Choice(['default', 'text', 'csv', 'json']),
+                     'help': 'Specify output format: text (same as "default"), csv or json.',
+                     'default': 'default'}]
 
     build_actions = {
         'actions': {

From 26f7f105c3bfa0a7a9ac461c484d472e9ba747a6 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Martin=20Ga=C5=88o?= <martin.gano@espressif.com>
Date: Wed, 14 Sep 2022 08:58:27 +0200
Subject: [PATCH 443/665] fatfsparse.py: Fixed ignoring first file in directory

Closes IDF-5968
---
 components/fatfs/fatfs_utils/entry.py | 2 ++
 components/fatfs/fatfsparse.py        | 4 +++-
 2 files changed, 5 insertions(+), 1 deletion(-)

diff --git a/components/fatfs/fatfs_utils/entry.py b/components/fatfs/fatfs_utils/entry.py
index 23d2304453..ec986a39c8 100644
--- a/components/fatfs/fatfs_utils/entry.py
+++ b/components/fatfs/fatfs_utils/entry.py
@@ -31,6 +31,8 @@ class Entry:
     LDIR_Name3_IDX: int = 28
     LDIR_Name3_SIZE: int = 2
 
+    # short entry in long file names
+    LDIR_DIR_NTRES: int = 0x18
     # one entry can hold 13 characters with size 2 bytes distributed in three regions of the 32 bytes entry
     CHARS_PER_ENTRY: int = LDIR_Name1_SIZE + LDIR_Name2_SIZE + LDIR_Name3_SIZE
 
diff --git a/components/fatfs/fatfsparse.py b/components/fatfs/fatfsparse.py
index 72be656feb..f9bc82bd39 100755
--- a/components/fatfs/fatfsparse.py
+++ b/components/fatfs/fatfsparse.py
@@ -24,7 +24,9 @@ def get_obj_name(obj_: dict, directory_bytes_: bytes, entry_position_: int, lfn_
     ext_ = f'.{obj_ext_}' if len(obj_ext_) > 0 else ''
     obj_name_: str = obj_['DIR_Name'].rstrip(chr(PAD_CHAR)) + ext_  # short entry name
 
-    if not args.long_name_support:
+    # if LFN was detected, the record is considered as single SFN record only if DIR_NTRes == 0x18 (LDIR_DIR_NTRES)
+    # if LFN was not detected, the record cannot be part of the LFN, no matter the value of DIR_NTRes
+    if not args.long_name_support or obj_['DIR_NTRes'] == Entry.LDIR_DIR_NTRES:
         return obj_name_
 
     full_name = {}

From 0503cb52eb02393dcde778a0e5c52d6ec2dceac8 Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Tue, 9 Aug 2022 02:11:57 +0200
Subject: [PATCH 444/665] build system: add the initial set of pytest-based
 build system tests

---
 .gitlab/CODEOWNERS                            |   2 +
 .gitlab/ci/build.yml                          |  15 ++
 .gitlab/ci/rules.yml                          |   1 +
 tools/test_build_system/MIGRATION.md          | 107 +++++++++++
 tools/test_build_system/README.md             | 166 ++++++++++++++++++
 .../build_test_app/CMakeLists.txt             |   9 +
 .../build_test_app/README.md                  |   1 +
 .../build_test_app/main/CMakeLists.txt        |   5 +
 .../build_test_app/main/build_test_app.c      |  12 ++
 tools/test_build_system/conftest.py           | 142 +++++++++++++++
 tools/test_build_system/pytest.ini            |  19 ++
 .../test_build_system_helpers/__init__.py     |  11 ++
 .../test_build_system_helpers/editing.py      |  17 ++
 .../test_build_system_helpers/idf_utils.py    |  87 +++++++++
 .../test_build_system_helpers/snapshot.py     |  61 +++++++
 tools/test_build_system/test_common.py        |  57 ++++++
 tools/test_build_system/test_rebuild.py       | 139 +++++++++++++++
 17 files changed, 851 insertions(+)
 create mode 100644 tools/test_build_system/MIGRATION.md
 create mode 100644 tools/test_build_system/README.md
 create mode 100644 tools/test_build_system/build_test_app/CMakeLists.txt
 create mode 100644 tools/test_build_system/build_test_app/README.md
 create mode 100644 tools/test_build_system/build_test_app/main/CMakeLists.txt
 create mode 100644 tools/test_build_system/build_test_app/main/build_test_app.c
 create mode 100644 tools/test_build_system/conftest.py
 create mode 100644 tools/test_build_system/pytest.ini
 create mode 100644 tools/test_build_system/test_build_system_helpers/__init__.py
 create mode 100644 tools/test_build_system/test_build_system_helpers/editing.py
 create mode 100644 tools/test_build_system/test_build_system_helpers/idf_utils.py
 create mode 100644 tools/test_build_system/test_build_system_helpers/snapshot.py
 create mode 100644 tools/test_build_system/test_common.py
 create mode 100644 tools/test_build_system/test_rebuild.py

diff --git a/.gitlab/CODEOWNERS b/.gitlab/CODEOWNERS
index 21af3d87db..b95f279fe9 100644
--- a/.gitlab/CODEOWNERS
+++ b/.gitlab/CODEOWNERS
@@ -198,6 +198,8 @@
 
 /tools/test_apps/**/*.py             @esp-idf-codeowners/ci @esp-idf-codeowners/tools
 
+/tools/test_build_system/     @esp-idf-codeowners/tools @esp-idf-codeowners/build-config
+
 /tools/unit-test-app/         @esp-idf-codeowners/system @esp-idf-codeowners/tools
 
 # sort-order-reset
diff --git a/.gitlab/ci/build.yml b/.gitlab/ci/build.yml
index 990b1495f0..fddaaaef7c 100644
--- a/.gitlab/ci/build.yml
+++ b/.gitlab/ci/build.yml
@@ -563,6 +563,21 @@ test_build_system_spaces:
   variables:
     SHELL_TEST_SCRIPT: test_build_system_spaces.py
 
+pytest_build_system:
+  extends: .test_build_system_template
+  artifacts:
+    paths:
+      - XUNIT_RESULT.xml
+      - test_build_system
+    when: always
+    expire_in: 2 days
+    reports:
+      junit: XUNIT_RESULT.xml
+  script:
+    - ${IDF_PATH}/tools/ci/test_configure_ci_environment.sh
+    - cd ${IDF_PATH}/tools/test_build_system
+    - pytest --work-dir ${CI_PROJECT_DIR}/test_build_system --junitxml=${CI_PROJECT_DIR}/XUNIT_RESULT.xml
+
 build_docker:
   extends:
     - .before_script_minimal
diff --git a/.gitlab/ci/rules.yml b/.gitlab/ci/rules.yml
index 70ab941386..bdf2687d80 100644
--- a/.gitlab/ci/rules.yml
+++ b/.gitlab/ci/rules.yml
@@ -50,6 +50,7 @@
   - "tools/ci/test_build_system*.sh"
   - "tools/ci/test_build_system*.py"
   - "tools/ci/ci_build_apps.py"
+  - "tools/test_build_system/**/*"
 
 .patterns-custom_test: &patterns-custom_test
   - "components/espcoredump/**/*"
diff --git a/tools/test_build_system/MIGRATION.md b/tools/test_build_system/MIGRATION.md
new file mode 100644
index 0000000000..57827ad396
--- /dev/null
+++ b/tools/test_build_system/MIGRATION.md
@@ -0,0 +1,107 @@
+# Migration from test_build_system_cmake.sh to pytest
+
+This table tracks migration of tests from [test_build_system_cmake.sh](../ci/test_build_system_cmake.sh) and [test_build_system_spaces.py](../ci/test_build_system_spaces.py) to pytest.
+
+When all tests are migrated to pytest, remove the original tests, corresponding CI jobs, and this file.
+
+Legacy test name | New test name | Comments
+-----------------|---------------|---------
+Initial clean build | test_rebuild::test_rebuild_no_changes |
+Updating component source file rebuilds component | test_rebuild::test_rebuild_source_files |
+Bootloader source file rebuilds bootloader | test_rebuild::test_rebuild_source_files |
+Partition CSV file rebuilds partitions | test_rebuild::test_rebuild_source_files |
+Partial build doesn't compile anything by default | test_rebuild::test_rebuild_no_changes |
+Rebuild when app version was changed | |
+Change app version | |
+Re-building does not change app.bin | |
+Get the version of app from git describe. Project is not inside IDF and do not have a tag only a hash commit. | |
+Get the version of app from Kconfig option | |
+Use IDF version variables in component CMakeLists.txt file | |
+Project is in ESP-IDF which has a custom tag | |
+Moving BUILD_DIR_BASE out of tree | |
+BUILD_DIR_BASE inside default build directory | |
+Can still clean build if all text files are CRLFs | |
+Updating rom ld file should re-link app and bootloader | test_rebuild::test_rebuild_linker |
+Updating app-only ld file should only re-link app | test_rebuild::test_rebuild_linker |
+Updating ld file should only re-link app | test_rebuild::test_rebuild_linker |
+Updating fragment file should only re-link app | test_rebuild::test_rebuild_linker |
+sdkconfig update triggers full recompile | test_rebuild::test_rebuild_source_files |
+Updating project CMakeLists.txt triggers full recompile | test_rebuild::test_rebuild_source_files |
+Can build with Ninja (no idf.py) | |
+Can build with GNU Make (no idf.py) | |
+idf.py can build with Ninja | |
+idf.py can build with Unix Makefiles | |
+Can build with IDF_PATH set via cmake cache not environment | |
+Can build with IDF_PATH unset and inferred by build system | |
+Can build with IDF_PATH unset and inferred by cmake when Kconfig needs it to be set | |
+can build with phy_init_data | |
+can build with ethernet component disabled | |
+Compiler flags on build command line are taken into account | |
+Compiler flags cannot be overwritten | |
+Can override IDF_TARGET from environment | |
+Can set target using idf.py -D | |
+Can set target using -D as subcommand parameter for idf.py | |
+Can set target using idf.py set-target | |
+idf.py understands alternative target names | |
+Can guess target from sdkconfig, if CMakeCache does not exist | |
+Can set the default target using sdkconfig.defaults | |
+IDF_TARGET takes precedence over the value of CONFIG_IDF_TARGET in sdkconfig.defaults | |
+idf.py fails if IDF_TARGET settings don't match in sdkconfig, CMakeCache.txt, and the environment | |
+Setting EXTRA_COMPONENT_DIRS works | |
+Non-existent paths in EXTRA_COMPONENT_DIRS are not allowed | |
+Component names may contain spaces | |
+sdkconfig should have contents of all files: sdkconfig, sdkconfig.defaults, sdkconfig.defaults.IDF_TARGET | |
+Test if it can build the example to run on host | |
+Test build ESP-IDF as a library to a custom CMake projects for all targets | |
+Building a project with CMake library imported and PSRAM workaround, all files compile with workaround | |
+Test for external libraries in custom CMake projects with ESP-IDF components linked | |
+Test for external libraries in custom CMake projects with PSRAM strategy $strat | |
+Cleaning Python bytecode | |
+Displays partition table when executing target partition_table | |
+Make sure a full build never runs '/usr/bin/env python' or similar | |
+Handling deprecated Kconfig options | |
+Handling deprecated Kconfig options in sdkconfig.defaults | |
+Confserver can be invoked by idf.py | |
+Check ccache is used to build | |
+Custom bootloader overrides original | |
+Empty directory not treated as a component | |
+If a component directory is added to COMPONENT_DIRS, its subdirectories are not added | |
+If a component directory is added to COMPONENT_DIRS, its sibling directories are not added | |
+toolchain prefix is set in project description file | |
+Can set options to subcommands: print_filter for monitor | |
+Fail on build time works | |
+Component properties are set | |
+should be able to specify multiple sdkconfig default files | |
+Supports git worktree | |
+idf.py fallback to build system target | |
+Build fails if partitions don't fit in flash | |
+Warning is given if smallest partition is nearly full | |
+Flash size is correctly set in the bootloader image header | |
+DFU build works | |
+UF2 build works | |
+Loadable ELF build works | |
+Defaults set properly for unspecified idf_build_process args | |
+Getting component overriden dir | |
+Overriding Kconfig | |
+Project components prioritized over EXTRA_COMPONENT_DIRS | |
+Components in EXCLUDE_COMPONENTS not passed to idf_component_manager | |
+Create project using idf.py and build it | |
+Create component using idf.py, create project using idf.py. | |
+Add the component to the created project and build the project. | |
+Check that command for creating new project will fail if the target folder is not empty. | |
+Check that command for creating new project will fail if the target path is file. | |
+Check docs command | |
+Deprecation warning check | |
+Save-defconfig checks | |
+test_build | |
+test_build_ulp_fsm | |
+test_build_ulp_riscv | |
+test_spiffsgen | |
+test_flash_encryption | |
+test_secure_boot_v1 | |
+test_secure_boot_v2 | |
+test_app_signing | |
+test_secure_boot_release_mode | |
+test_x509_cert_bundle | |
+test_dfu | |
+test_uf2 | |
diff --git a/tools/test_build_system/README.md b/tools/test_build_system/README.md
new file mode 100644
index 0000000000..0563d75ffa
--- /dev/null
+++ b/tools/test_build_system/README.md
@@ -0,0 +1,166 @@
+# Tools & Build System Tests
+
+This directory contains tests for the build system and build-related tools. These tests are meant to be used both by developers and in CI. Please check the sections below for details on:
+
+- Running the tests locally
+- Debugging test failures
+- Adding new tests
+- Fixtures and helper functions
+
+## Running the tests locally
+
+1. Install pytest using `install.{sh,bat,ps1,fish} --enable-pytest`.
+1. Activate the IDF shell environment using `export.{sh,bat,ps1,fish}`.
+1. To run all the tests, go to `$IDF_PATH/tools/test_build_system` directory, then run:
+    ```
+    pytest
+    ```
+1. To run one specific test, use `-k` flag of pytest, for example
+    ```
+    pytest -k test_compile_commands_json_updated_by_reconfigure
+    ```
+1. To speed up the builds you can install Ccache and set the following environment variables:
+    ```
+    export IDF_CCACHE_ENABLE=1
+    export CCACHE_NOHASHDIR=1
+    ```
+
+## Debugging test failures
+
+If you are working on a bug fix or a feature and one of the tests starts to fail, you should try to reproduce the failure locally.
+
+1. Find the name of the failing test in the CI job log
+1. Follow the steps in the section above to run that one test
+1. By default, the fixtures which create temporary directories will remove them after the test. To prevent the directories from being removed, run `pytest` with `--work-dir /some/path` flag. The temporary directories will be created under `/some/path`, and you will be able to inspect them once the test fails.
+1. You can increase the logging level to see the commands being executed by the test by running `pytest` with `--log-cli-level DEBUG` argument.
+
+## Adding new tests
+
+1. When adding a new test, think of the developer who might have to run this test locally.
+   - Avoid adding tests which take a long time to run. Running the entire test suite should be possible!
+   - Remember that developers run these tests in their IDF work directories. Be careful with destructive actions, especially removing directories recursively. Developers might have untracked files in the directory you are removing! Prefer using the `idf_copy` fixture to make a copy of the IDF directory, when doing some modifications to IDF source. If this is too expensive, do the modification in place but make sure to clean up the changes you perform using a try/finally block. This especially applies to the newly created files.
+1. Read through the test cases and try to find a test which does something similar to what you need to test. This will usually be a good starting point. Also read through the section below, which explains fixtures and utility functions.
+1. The tests need to run on Windows, Linux and macOS. Avoid calling OS-specific programs such as `sed` or `awk` in tests. If you need to perform some complex file modification in the test case, consider writing a Python helper function for that.
+
+## Fixtures and helper functions
+
+If you aren't yet familiar with Pytest fixtures, please take a few moments and read a Pytest tutorial or watch the training, before moving on to the next section.
+
+### `test_app_copy` fixture
+
+This fixture selects the app (inside IDF) to be used by the test and copies this app to a temporary directory, recursively. The working directory is set to the root of the copied app. The directory is removed once the test is finished.
+
+```python
+def test_something(test_app_copy):
+    assert test_app_copy == os.getcwd()
+    # the current working directory now contains the copy of the test app
+```
+
+If the test case doesn't use the `test_app_copy` argument, pylint will typically warn about an unused argument, even if the fixture is actually used. To avoid the warning, use the following pattern:
+```python
+@pytest.mark.usefixtures('test_app_copy')
+def test_something(idf_py):
+    idf_py('build')
+```
+
+By default, the source app is `tools/test_build_system/build_test_app` and the destination directory name is derived from the test case name. (See more about this test app [here](#application-under-test).) This can be overridden using a `@pytest.mark.test_app_copy` decorator, as shown below. The first argument is the path of the source app. The second argument is the name of the temporary directory to create. The second argument is optional, it is mostly useful to test handling of special characters (such as spaces) in the path.
+
+```python
+@pytest.mark.test_app_copy('examples/get-started/blink', 'custom dir name')
+@pytest.mark.usefixtures('test_app_copy')
+def test_something():
+    pass
+```
+
+### `idf_py` fixture
+
+This fixture runs `idf.py` with IDF environment set up.
+
+```python
+@pytest.mark.usefixtures('test_app_copy')
+def test_something(idf_py)
+    # 1. 'test_app_copy' fixture has copied the test app into a temporary directory and
+    #    set the working directory there.
+    # 2. 'idf_py' fixture is a function which calls idf.py:
+    idf_py('fullclean')
+
+    # 3. It accepts multiple arguments and returns a subprocess.CompletedProcess
+    #    instance. It can be used to check the process output.
+    output = idf_py('-DIDF_TARGET=esp32c3', 'reconfigure')
+    assert 'CONFIG_IDF_TARGET="esp32c3"' in Path('sdkconfig').read_text()
+    assert 'Building ESP-IDF components for target esp32c3' in output.stdout
+
+    # 4. Raises subprocess.CalledProcessError on failure
+    with(pytest.raises(subprocess.CalledProcessError)) as exc_info:
+        idf_py('unknown_command')
+    assert 'command "unknown_command" is not known to idf.py' in exc_info.value.stderr
+```
+
+### `default_idf_env` fixture
+
+Returns a dictionary of environment variables required for the IDF build environment. It is similar to the output of `env` command after running the `export` script.
+
+```python
+@pytest.mark.usefixtures('test_app_copy')
+def test_cmake(default_idf_env):
+    with tempfile.TemporaryDirectory() as build_dir:
+        # default_idf_env can be passed to subprocess APIs to run other tools
+        subprocess.run(['cmake', '-B', build_dir, '.'], env=default_idf_env, check=True)
+```
+
+Note, `default_idf_env` sets up the environment based on the `IDF_PATH` environment variable set before launching `pytest`.
+
+### `idf_copy` fixture
+
+Copies IDF from `IDF_PATH` into a new temporary directory. `@pytest.mark.idf_copy('name prefix')` can be used to specify the name prefix of the temporary directory.
+
+For the duration of the test, `IDF_PATH` environment variable is set to the newly created copy.
+
+```python
+@pytest.mark.usefixtures('test_app_copy')
+def test_idf_copy(idf_copy):
+    # idf_copy is the temporary IDF copy.
+    # For example, we can check if idf.py build can work without the .git directory:
+    shutil.rmtree(os.path.join(idf_copy, '.git'), ignore_errors=True)
+    # Note that we can't use idf_py fixture, since it uses the default IDF path.
+    # We can use 'get_idf_build_env' with 'run_idf_py', instead:
+    env = get_idf_build_env(idf_copy)
+    run_idf_py('build', env=env)
+```
+
+### Build snapshots
+
+`get_snapshot(list_of_globs)` function takes a list of glob expressions, finds the files matching these expressions, and returns a `Snapshot` instance. `Snapshot` instances record file names and their modification timestamps. Two `Snapshot` instances can be compared using `assert_same` and `assert_different` methods:
+
+```python
+@pytest.mark.usefixtures('test_app_copy')
+def test_build_jsons_updated_by_reconfigure(idf_py):
+    globs = ['build/*.json']
+    
+    idf_py('reconfigure')
+    snapshot_1 = get_snapshot(globs)
+    snapshot_2 = get_snapshot(globs)
+    snapshot_2.assert_same(snapshot_1)
+
+    idf_py('reconfigure')
+    snapshot_3 = get_snapshot(globs)
+    snapshot_3.assert_different(snapshot_2)
+```
+
+### Helper functions for file modifications
+
+A few extra functions are provided to make simple file modifications:
+
+* `append_to_file(filename: typing.Union[str, Path], what: str) -> None` — appends the given string to a file.
+* `replace_in_file(filename: typing.Union[str, Path], search: str, replace: str) -> None` — searches the file for occurrences of the string `search` and replaces all of them with `replace`, then writes the result back to the file.
+
+### Application under test
+
+Most build system tests should use the included [`build_test_app`](build_test_app/), if possible.
+
+Using other test apps and examples for the purpose of testing the build system is okay as long as you keep the following in mind:
+
+* Don't use the build system tests to compile examples or test apps under a particular combination of sdkconfig options. Use the `sdkconfig.ci.*` files for that, instead.
+* Examples or test apps may be changed, renamed or removed. If you add a dependency on another example or a test app, your test case might need to be rewritten if someone has to modify or remove the example or a test app your test case depends on.
+
+For convenience, the `build_test_app` app included here provides several placeholders which can be modified using the `replace_in_file` function. You can find the placeholders by running `grep -r placeholder_ build_test_app`.
diff --git a/tools/test_build_system/build_test_app/CMakeLists.txt b/tools/test_build_system/build_test_app/CMakeLists.txt
new file mode 100644
index 0000000000..d73b116405
--- /dev/null
+++ b/tools/test_build_system/build_test_app/CMakeLists.txt
@@ -0,0 +1,9 @@
+cmake_minimum_required(VERSION 3.16)
+
+# placeholder_before_include_project_cmake
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+
+# placeholder_after_include_project_cmake
+
+project(build_test_app)
diff --git a/tools/test_build_system/build_test_app/README.md b/tools/test_build_system/build_test_app/README.md
new file mode 100644
index 0000000000..faf3c22837
--- /dev/null
+++ b/tools/test_build_system/build_test_app/README.md
@@ -0,0 +1 @@
+Information about this test app can be found [here](../README.md#application-under-test).
diff --git a/tools/test_build_system/build_test_app/main/CMakeLists.txt b/tools/test_build_system/build_test_app/main/CMakeLists.txt
new file mode 100644
index 0000000000..a72bec5a39
--- /dev/null
+++ b/tools/test_build_system/build_test_app/main/CMakeLists.txt
@@ -0,0 +1,5 @@
+# placeholder_before_idf_component_register
+
+idf_component_register(SRCS "build_test_app.c"
+                       # placeholder_inside_idf_component_register
+)
diff --git a/tools/test_build_system/build_test_app/main/build_test_app.c b/tools/test_build_system/build_test_app/main/build_test_app.c
new file mode 100644
index 0000000000..89169f848a
--- /dev/null
+++ b/tools/test_build_system/build_test_app/main/build_test_app.c
@@ -0,0 +1,12 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#include <stdio.h>
+// placeholder_before_main
+
+void app_main(void)
+{
+    // placeholder_inside_main
+}
diff --git a/tools/test_build_system/conftest.py b/tools/test_build_system/conftest.py
new file mode 100644
index 0000000000..a575cf5696
--- /dev/null
+++ b/tools/test_build_system/conftest.py
@@ -0,0 +1,142 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: Apache-2.0
+import datetime
+import logging
+import os
+import shutil
+import subprocess
+import typing
+from pathlib import Path
+from tempfile import mkdtemp
+
+import pytest
+from _pytest.fixtures import FixtureRequest
+from test_build_system_helpers import EXT_IDF_PATH, EnvDict, IdfPyFunc, get_idf_build_env, run_idf_py
+
+
+# Pytest hook used to check if the test has passed or failed, from a fixture.
+# Based on https://docs.pytest.org/en/latest/example/simple.html#making-test-result-information-available-in-fixtures
+@pytest.hookimpl(tryfirst=True, hookwrapper=True)
+def pytest_runtest_makereport(item: typing.Any, call: typing.Any) -> typing.Generator[None, pytest.TestReport, None]:  # pylint: disable=unused-argument
+    outcome = yield  # Execute all other hooks to obtain the report object
+    report = outcome.get_result()
+    if report.when == 'call' and report.passed:
+        # set an attribute which can be checked using 'should_clean_test_dir' function below
+        setattr(item, 'passed', True)
+
+
+def should_clean_test_dir(request: FixtureRequest) -> bool:
+    # Only remove the test directory if the test has passed
+    return getattr(request.node, 'passed', False)
+
+
+def pytest_addoption(parser: pytest.Parser) -> None:
+    parser.addoption(
+        '--work-dir', action='store', default=None,
+        help='Directory for temporary files. If not specified, an OS-specific '
+             'temporary directory will be used.'
+    )
+
+
+@pytest.fixture(name='session_work_dir', scope='session', autouse=True)
+def fixture_session_work_dir(request: FixtureRequest) -> typing.Generator[Path, None, None]:
+    work_dir = request.config.getoption('--work-dir')
+    if work_dir:
+        work_dir = os.path.join(work_dir, datetime.datetime.utcnow().strftime('%Y-%m-%d_%H-%M-%S'))
+        logging.debug(f'using work directory: {work_dir}')
+        os.makedirs(work_dir, exist_ok=True)
+        clean_dir = None
+    else:
+        work_dir = mkdtemp()
+        logging.debug(f'created temporary work directory: {work_dir}')
+        clean_dir = work_dir
+
+    yield Path(work_dir)
+
+    if clean_dir:
+        logging.debug(f'cleaning up {clean_dir}')
+        shutil.rmtree(clean_dir, ignore_errors=True)
+
+
+@pytest.fixture
+def test_app_copy(session_work_dir: Path, request: FixtureRequest) -> typing.Generator[Path, None, None]:
+    # by default, use hello_world app and copy it to a temporary directory with
+    # the name resembling that of the test
+    copy_from = 'tools/test_build_system/build_test_app'
+    copy_to = request.node.name + '_app'
+
+    # allow overriding source and destination via pytest.mark.test_app_copy()
+    mark = request.node.get_closest_marker('test_app_copy')
+    if mark:
+        copy_from = mark.args[0]
+        if len(mark.args) > 1:
+            copy_to = mark.args[1]
+
+    path_from = Path(os.environ['IDF_PATH']) / copy_from
+    path_to = session_work_dir / copy_to
+
+    # if the new directory inside the original directory,
+    # make sure not to go into recursion.
+    ignore = shutil.ignore_patterns(
+        path_to.name,
+        # also ignore files which may be present in the work directory
+        'build', 'sdkconfig')
+
+    logging.debug(f'copying {path_from} to {path_to}')
+    shutil.copytree(path_from, path_to, ignore=ignore, symlinks=True)
+
+    old_cwd = Path.cwd()
+    os.chdir(path_to)
+
+    yield Path(path_to)
+
+    os.chdir(old_cwd)
+
+    if should_clean_test_dir(request):
+        logging.debug('cleaning up work directory after a successful test: {}'.format(path_to))
+        shutil.rmtree(path_to, ignore_errors=True)
+
+
+@pytest.fixture
+def idf_copy(session_work_dir: Path, request: FixtureRequest) -> typing.Generator[Path, None, None]:
+    copy_to = request.node.name + '_idf'
+
+    # allow overriding the destination via pytest.mark.idf_copy()
+    mark = request.node.get_closest_marker('idf_copy')
+    if mark:
+        copy_to = mark.args[0]
+
+    path_from = EXT_IDF_PATH
+    path_to = session_work_dir / copy_to
+
+    # if the new directory inside the original directory,
+    # make sure not to go into recursion.
+    ignore = shutil.ignore_patterns(
+        path_to.name,
+        # also ignore the build directories which may be quite large
+        '**/build')
+
+    logging.debug(f'copying {path_from} to {path_to}')
+    shutil.copytree(path_from, path_to, ignore=ignore, symlinks=True)
+
+    orig_idf_path = os.environ['IDF_PATH']
+
+    yield Path(path_to)
+
+    os.environ['IDF_PATH'] = orig_idf_path
+
+    if should_clean_test_dir(request):
+        logging.debug('cleaning up work directory after a successful test: {}'.format(path_to))
+        shutil.rmtree(path_to, ignore_errors=True)
+
+
+@pytest.fixture(name='default_idf_env')
+def fixture_default_idf_env() -> EnvDict:
+    return get_idf_build_env(os.environ['IDF_PATH'])  # type: ignore
+
+
+@pytest.fixture
+def idf_py(default_idf_env: EnvDict) -> IdfPyFunc:
+    def result(*args: str) -> subprocess.CompletedProcess:
+        return run_idf_py(*args, env=default_idf_env, workdir=os.getcwd())  # type: ignore
+    return result
diff --git a/tools/test_build_system/pytest.ini b/tools/test_build_system/pytest.ini
new file mode 100644
index 0000000000..4ceee1e0a8
--- /dev/null
+++ b/tools/test_build_system/pytest.ini
@@ -0,0 +1,19 @@
+[pytest]
+addopts = -s -p no:pytest-embedded
+
+# log related
+log_cli = True
+log_cli_level = INFO
+log_cli_format = %(asctime)s %(levelname)s %(message)s
+log_cli_date_format = %Y-%m-%d %H:%M:%S
+
+# junit related
+junit_family = xunit1
+
+## log all to `system-out` when case fail
+junit_logging = stdout
+junit_log_passing_tests = False
+
+markers =
+    test_app_copy: specify relative path of the app to copy, and the prefix of the destination directory name
+    idf_copy: specify the prefix of the destination directory where IDF should be copied
diff --git a/tools/test_build_system/test_build_system_helpers/__init__.py b/tools/test_build_system/test_build_system_helpers/__init__.py
new file mode 100644
index 0000000000..90d69c3dc6
--- /dev/null
+++ b/tools/test_build_system/test_build_system_helpers/__init__.py
@@ -0,0 +1,11 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: Apache-2.0
+from .editing import append_to_file, replace_in_file
+from .idf_utils import EXT_IDF_PATH, EnvDict, IdfPyFunc, get_idf_build_env, run_idf_py
+from .snapshot import Snapshot, get_snapshot
+
+__all__ = [
+    'append_to_file', 'replace_in_file',
+    'get_idf_build_env', 'run_idf_py', 'EXT_IDF_PATH', 'EnvDict', 'IdfPyFunc',
+    'Snapshot', 'get_snapshot'
+]
diff --git a/tools/test_build_system/test_build_system_helpers/editing.py b/tools/test_build_system/test_build_system_helpers/editing.py
new file mode 100644
index 0000000000..7f21d52822
--- /dev/null
+++ b/tools/test_build_system/test_build_system_helpers/editing.py
@@ -0,0 +1,17 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: Apache-2.0
+import typing
+from pathlib import Path
+
+
+def append_to_file(filename: typing.Union[str, Path], what: str) -> None:
+    with open(filename, 'a', encoding='utf-8') as f:
+        f.write(what)
+
+
+def replace_in_file(filename: typing.Union[str, Path], search: str, replace: str) -> None:
+    with open(filename, 'r', encoding='utf-8') as f:
+        data = f.read()
+    result = data.replace(search, replace)
+    with open(filename, 'w', encoding='utf-8') as f:
+        f.write(result)
diff --git a/tools/test_build_system/test_build_system_helpers/idf_utils.py b/tools/test_build_system/test_build_system_helpers/idf_utils.py
new file mode 100644
index 0000000000..96cc33db9a
--- /dev/null
+++ b/tools/test_build_system/test_build_system_helpers/idf_utils.py
@@ -0,0 +1,87 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: Apache-2.0
+import logging
+import os
+import shutil
+import subprocess
+import sys
+import typing
+from pathlib import Path
+
+try:
+    EXT_IDF_PATH = os.environ['IDF_PATH']  # type: str
+except KeyError:
+    print('IDF_PATH must be set before running this test', file=sys.stderr)
+    exit(1)
+
+
+EnvDict = typing.Dict[str, str]
+IdfPyFunc = typing.Callable[..., subprocess.CompletedProcess]
+
+
+def find_python(path_var: str) -> str:
+    """
+    Find python interpreter in the paths specified in the given PATH variable.
+    Returns the full path to the interpreter.
+    """
+    res = shutil.which('python', path=path_var)
+    if res is None:
+        raise ValueError('python not found')
+    return res
+
+
+def get_idf_build_env(idf_path: str) -> EnvDict:
+    """
+    Get environment variables (as set by export.sh) for the specific IDF copy
+    :param idf_path: path of the IDF copy to use
+    :return: dictionary of environment variables and their values
+    """
+    cmd = [
+        sys.executable,
+        os.path.join(idf_path, 'tools', 'idf_tools.py'),
+        'export',
+        '--format=key-value'
+    ]
+    keys_values = subprocess.check_output(cmd, stderr=subprocess.PIPE).decode()
+    env_vars = {key: os.path.expandvars(value) for key, value in
+                [line.split('=') for line in keys_values.splitlines()]}
+    # not set by idf_tools.py, normally set by export.sh
+    env_vars['IDF_PATH'] = idf_path
+
+    return env_vars
+
+
+def run_idf_py(*args: str,
+               env: typing.Optional[EnvDict] = None,
+               idf_path: typing.Optional[typing.Union[str,Path]] = None,
+               workdir: typing.Optional[str] = None) -> subprocess.CompletedProcess:
+    """
+    Run idf.py command with given arguments, raise an exception on failure
+    :param args: arguments to pass to idf.py
+    :param env: environment variables to run the build with; if not set, the default environment is used
+    :param idf_path: path to the IDF copy to use; if not set, IDF_PATH from the 'env' argument is used
+    :param workdir: directory where to run the build; if not set, the current directory is used
+    """
+    env_dict = dict(**os.environ)
+    if env is not None:
+        env_dict.update(env)
+    if not workdir:
+        workdir = os.getcwd()
+    # order: function argument -> value in env dictionary -> system environment
+    if idf_path is None:
+        idf_path = env_dict.get('IDF_PATH')
+        if not idf_path:
+            raise ValueError('IDF_PATH must be set in the env array if idf_path argument is not set')
+
+    python = find_python(env_dict['PATH'])
+
+    cmd = [
+        python,
+        os.path.join(idf_path, 'tools', 'idf.py')
+    ]
+    cmd += args  # type: ignore
+    logging.debug('running {} in {}'.format(' '.join(cmd), workdir))
+    return subprocess.run(
+        cmd, env=env_dict, cwd=workdir,
+        check=True, stdout=subprocess.PIPE, stderr=subprocess.PIPE,
+        text=True, encoding='utf-8', errors='backslashreplace')
diff --git a/tools/test_build_system/test_build_system_helpers/snapshot.py b/tools/test_build_system/test_build_system_helpers/snapshot.py
new file mode 100644
index 0000000000..79ee0ffa70
--- /dev/null
+++ b/tools/test_build_system/test_build_system_helpers/snapshot.py
@@ -0,0 +1,61 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: Apache-2.0
+import fnmatch
+import glob
+import os
+from typing import List, Optional, Tuple, Union
+
+
+class Snapshot:
+    """
+    Helper class for working with build snapshots.
+    A snapshot is a set of files along with their modification timestamps.
+    """
+    def __init__(self, files: List[str]) -> None:
+        """Create a snapshot of the given list of files, recording their mtimes"""
+        self.info: List[Tuple[str, int]] = []
+        for file in sorted(files):
+            st = os.stat(file)
+            self.info.append((file, st.st_mtime_ns))
+
+    def assert_same(self, other: 'Snapshot') -> None:
+        """Assert that this snapshot has the same files and mtimes as the other snapshot"""
+        for my_info, other_info in zip(self.info, other.info):
+            assert my_info[0] == other_info[0], f'Snapshots mismatch, expected file {my_info[0]}, found {other_info[0]}'
+            assert my_info[1] == other_info[1], f'File {my_info[0]} timestamp has changed! diff={(other_info[1]-my_info[1])/10**9}'
+
+    def assert_different(self, other: 'Snapshot') -> None:
+        """Assert that this snapshot has the same files as the other snapshot, but all mtimes are different"""
+        for my_info, other_info in zip(self.info, other.info):
+            assert my_info[0] == other_info[0], f'Snapshots mismatch, expected file {my_info[0]}, found {other_info[0]}'
+            assert my_info[1] != other_info[1], f'File {my_info[0]} timestamp has not changed! ({my_info[1]})'
+
+
+def get_snapshot(glob_patterns: Union[str, List[str]],
+                 exclude_patterns: Optional[Union[str, List[str]]] = None) -> Snapshot:
+    """Return a snapshot including the files matched by glob_patterns, and excluding those matched by exclude_patterns"""
+    if isinstance(glob_patterns, str):
+        glob_patterns = [glob_patterns]
+
+    if isinstance(exclude_patterns, str):
+        exclude_patterns_list = [exclude_patterns]
+    elif exclude_patterns is None:
+        exclude_patterns_list = []
+    elif isinstance(exclude_patterns, list):
+        exclude_patterns_list = exclude_patterns
+    else:
+        raise ValueError(f'Unexpcted type of exclude_patterns: ({type(exclude_patterns)}')
+
+    # whether the path found by glob.glob should be excluded?
+    def should_exclude(filename: str) -> bool:
+        return os.path.isdir(filename) or \
+            any((fnmatch.fnmatch(filename, pattern) for pattern in exclude_patterns_list))
+
+    files_to_snapshot: List[str] = []
+    for pattern in glob_patterns:
+        found = filter(lambda f: not should_exclude(f),
+                       glob.glob(pattern, recursive=True))
+        if not found:
+            raise RuntimeError(f'failed to match any files with pattern {pattern}')
+        files_to_snapshot.extend(found)
+    return Snapshot(files_to_snapshot)
diff --git a/tools/test_build_system/test_common.py b/tools/test_build_system/test_common.py
new file mode 100644
index 0000000000..bd50aeb8f1
--- /dev/null
+++ b/tools/test_build_system/test_common.py
@@ -0,0 +1,57 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: Apache-2.0
+import shutil
+import subprocess
+from pathlib import Path
+
+import pytest
+from test_build_system_helpers import EnvDict, IdfPyFunc, get_snapshot, replace_in_file
+
+
+@pytest.mark.usefixtures('test_app_copy')
+@pytest.mark.test_app_copy('examples/get-started/blink')
+def test_compile_commands_json_updated_by_reconfigure(idf_py: IdfPyFunc) -> None:
+    output = idf_py('reconfigure')
+    assert 'Building ESP-IDF components for target esp32' in output.stdout
+    snapshot_1 = get_snapshot(['build/compile_commands.json'])
+    snapshot_2 = get_snapshot(['build/compile_commands.json'])
+    snapshot_2.assert_same(snapshot_1)
+    idf_py('reconfigure')
+    snapshot_3 = get_snapshot(['build/compile_commands.json'])
+    snapshot_3.assert_different(snapshot_2)
+
+
+@pytest.mark.usefixtures('test_app_copy')
+def test_of_test_app_copy(idf_py: IdfPyFunc) -> None:
+    p = Path('main/idf_component.yml')
+    p.write_text('syntax_error\n')
+    try:
+        with (pytest.raises(subprocess.CalledProcessError)) as exc_info:
+            idf_py('reconfigure')
+        assert 'ERROR: Unknown format of the manifest file:' in exc_info.value.stderr
+    finally:
+        p.unlink()
+
+
+@pytest.mark.usefixtures('test_app_copy')
+def test_hints_no_color_output_when_noninteractive(idf_py: EnvDict) -> None:
+    """Check that idf.py hints don't include color escape codes in non-interactive builds"""
+
+    # make the build fail in such a way that idf.py shows a hint
+    replace_in_file('main/build_test_app.c', '// placeholder_inside_main',
+                    'esp_chip_info_t chip_info; esp_chip_info(&chip_info);')
+
+    with (pytest.raises(subprocess.CalledProcessError)) as exc_info:
+        idf_py('build')
+
+    # Should not actually include a color escape sequence!
+    # Change the assert to the correct value once the bug is fixed.
+    assert '\x1b[0;33mHINT: esp_chip_info.h' in exc_info.value.stderr
+
+
+@pytest.mark.usefixtures('test_app_copy')
+def test_idf_copy(idf_copy: Path, idf_py: IdfPyFunc) -> None:
+    # idf_copy is the temporary IDF copy.
+    # For example, we can check if idf.py build can work without the .git directory:
+    shutil.rmtree(idf_copy / '.git', ignore_errors=True)
+    idf_py('build')
diff --git a/tools/test_build_system/test_rebuild.py b/tools/test_build_system/test_rebuild.py
new file mode 100644
index 0000000000..c3ddd95890
--- /dev/null
+++ b/tools/test_build_system/test_rebuild.py
@@ -0,0 +1,139 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: Apache-2.0
+# These tests check whether the build system rebuilds some files or not
+# depending on the changes to the project.
+import logging
+import os
+from pathlib import Path
+from typing import List, Union
+
+import pytest
+from test_build_system_helpers import IdfPyFunc, get_snapshot, replace_in_file
+
+BOOTLOADER_BINS = ['build/bootloader/bootloader.elf', 'build/bootloader/bootloader.bin']
+APP_BINS = ['build/build_test_app.elf', 'build/build_test_app.bin']
+PARTITION_BIN = ['build/partition_table/partition-table.bin']
+JSON_METADATA = ['build/project_description.json', 'build/flasher_args.json', 'build/config/kconfig_menus.json', 'build/config/sdkconfig.json']
+ALL_ARTIFACTS = [
+    *BOOTLOADER_BINS,
+    *APP_BINS,
+    *PARTITION_BIN,
+    *JSON_METADATA
+]
+
+
+@pytest.mark.usefixtures('test_app_copy')
+def test_rebuild_no_changes(idf_py: IdfPyFunc) -> None:
+    logging.info('initial build')
+    idf_py('build')
+    logging.info('get the first snapshot')
+    # excluding the 'log' subdirectory here since it changes after every build
+    all_build_files = get_snapshot('build/**/*', exclude_patterns='build/log/*')
+
+    logging.info('check that all build artifacts were generated')
+    for artifact in ALL_ARTIFACTS:
+        assert Path(artifact).exists()
+
+    logging.info('build again with no changes')
+    idf_py('build')
+    # if there are no changes, nothing gets rebuilt
+    all_build_files_after_rebuild = get_snapshot('build/**/*', exclude_patterns='build/log/*')
+    all_build_files_after_rebuild.assert_same(all_build_files)
+
+
+def rebuild_and_check(idf_py: IdfPyFunc,
+                      should_be_rebuilt: Union[str, List[str]],
+                      should_not_be_rebuilt: Union[str, List[str]]) -> None:
+    """
+    Helper function for the test cases below.
+    Asserts that the files matching 'should_be_rebuilt' patterns are rebuilt
+    and files matching 'should_not_be_rebuilt' patterns aren't, after
+    touching (updating the mtime) of the given 'file_to_touch' and rebuilding.
+    """
+    snapshot_should_be_rebuilt = get_snapshot(should_be_rebuilt)
+    snapshot_should_not_be_rebuilt = get_snapshot(should_not_be_rebuilt)
+    idf_py('build')
+    snapshot_should_be_rebuilt.assert_different(get_snapshot(should_be_rebuilt))
+    snapshot_should_not_be_rebuilt.assert_same(get_snapshot(should_not_be_rebuilt))
+
+
+# For this and the following test function, there are actually multiple logical
+# tests in one test function. It would be better to have every check in a separate
+# test case, but that would mean doing a full clean build each time. Having a few
+# related checks per test function looks like a reasonable compromise.
+# If the test function grows too big, try splitting it into two or more functions.
+@pytest.mark.usefixtures('test_app_copy')
+def test_rebuild_source_files(idf_py: IdfPyFunc) -> None:
+    idf_path = Path(os.environ['IDF_PATH'])
+    logging.info('initial build')
+    idf_py('build')
+
+    logging.info('updating a component source file rebuilds only that component')
+    component_files_patterns = [
+        'build/esp-idf/esp_system/libesp_system.a',
+        'build/esp-idf/esp_system/CMakeFiles/__idf_esp_system.dir/port/cpu_start.c.obj']
+    other_files_patterns = [
+        'build/esp-idf/lwip/liblwip.a',
+        'build/esp-idf/freertos/libfreertos.a',
+        *BOOTLOADER_BINS,
+        *PARTITION_BIN]
+    (idf_path / 'components/esp_system/port/cpu_start.c').touch()
+    rebuild_and_check(idf_py,
+                      component_files_patterns, other_files_patterns)
+
+    logging.info('changing a bootloader source file rebuilds the bootloader')
+    (idf_path / 'components/bootloader/subproject/main/bootloader_start.c').touch()
+    rebuild_and_check(idf_py,
+                      BOOTLOADER_BINS, APP_BINS + PARTITION_BIN)
+
+    logging.info('changing the partitions CSV file rebuilds only the partition table')
+    (idf_path / 'components/partition_table/partitions_singleapp.csv').touch()
+    rebuild_and_check(idf_py,
+                      PARTITION_BIN, APP_BINS + BOOTLOADER_BINS)
+
+    logging.info('sdkconfig update triggers full recompile')
+    # pick on .c, .cpp, .S file which includes sdkconfig.h:
+    obj_files = [
+        'build/esp-idf/newlib/CMakeFiles/__idf_newlib.dir/newlib_init.c.obj',
+        'build/esp-idf/nvs_flash/CMakeFiles/__idf_nvs_flash.dir/src/nvs_api.cpp.obj'
+        'build/esp-idf/esp_system/CMakeFiles/__idf_esp_system.dir/port/arch/xtensa/panic_handler_asm.S.obj'
+    ]
+    sdkconfig_files = [
+        'build/config/sdkconfig.h',
+        'build/config/sdkconfig.json'
+    ]
+    replace_in_file('sdkconfig', '# CONFIG_FREERTOS_UNICORE is not set', 'CONFIG_FREERTOS_UNICORE=y')
+    rebuild_and_check(idf_py, APP_BINS + BOOTLOADER_BINS + obj_files + sdkconfig_files, PARTITION_BIN)
+
+    logging.info('Updating project CMakeLists.txt triggers app recompile')
+    replace_in_file('CMakeLists.txt',
+                    '# placeholder_after_include_project_cmake',
+                    'add_compile_options("-DUSELESS_MACRO_DOES_NOTHING=1")')
+    rebuild_and_check(idf_py, APP_BINS + obj_files, PARTITION_BIN + BOOTLOADER_BINS + sdkconfig_files)
+
+
+@pytest.mark.usefixtures('test_app_copy')
+def test_rebuild_linker(idf_py: IdfPyFunc) -> None:
+    idf_path = Path(os.environ['IDF_PATH'])
+    logging.info('initial build')
+    idf_py('build')
+
+    logging.info('Updating rom ld file should re-link app and bootloader')
+    (idf_path / 'components/esp_rom/esp32/ld/esp32.rom.ld').touch()
+    rebuild_and_check(idf_py,
+                      APP_BINS + BOOTLOADER_BINS, PARTITION_BIN)
+
+    logging.info('Updating app-only sections ld file should only re-link the app')
+    (idf_path / 'components/esp_system/ld/esp32/sections.ld.in').touch()
+    rebuild_and_check(idf_py,
+                      APP_BINS, BOOTLOADER_BINS + PARTITION_BIN)
+
+    logging.info('Updating app-only memory ld file should only re-link the app')
+    (idf_path / 'components/esp_system/ld/esp32/memory.ld.in').touch()
+    rebuild_and_check(idf_py,
+                      APP_BINS, BOOTLOADER_BINS + PARTITION_BIN)
+
+    logging.info('Updating fragment file should only re-link the app')
+    (idf_path / 'components/esp_common/common.lf').touch()
+    rebuild_and_check(idf_py,
+                      APP_BINS, BOOTLOADER_BINS + PARTITION_BIN)

From 31aa922d6707ab6d00152b0a0625355d4b8c15d2 Mon Sep 17 00:00:00 2001
From: Linda <zhangxiaoyan@espressif.com>
Date: Wed, 31 Aug 2022 17:53:33 +0800
Subject: [PATCH 445/665] docs: provide CN translation for peripherals in
 migration guides

---
 .../release-5.x/peripherals.rst               | 398 ++++++++-----
 .../release-5.x/peripherals.rst               | 541 +++++++++++++++++-
 2 files changed, 802 insertions(+), 137 deletions(-)

diff --git a/docs/en/migration-guides/release-5.x/peripherals.rst b/docs/en/migration-guides/release-5.x/peripherals.rst
index f9217c7101..495649109b 100644
--- a/docs/en/migration-guides/release-5.x/peripherals.rst
+++ b/docs/en/migration-guides/release-5.x/peripherals.rst
@@ -1,6 +1,8 @@
 Peripherals
 ===========
 
+:link_to_translation:`zh_CN:[中文]`
+
 Peripheral Clock Gating
 -----------------------
 
@@ -16,16 +18,57 @@ RTC control APIs have been moved from ``driver/rtc_cntl.h`` to ``esp_private/rtc
 ADC
 ---
 
-- ADC oneshot mode driver has been redesigned. New driver is in ``esp_adc`` component and the include path is ``esp_adc/adc_oneshot.h``. Legacy driver is still available in the previous include path ``driver/adc.h``. However, by default, including ``driver/adc.h`` will bring a build warning like `legacy adc driver is deprecated, please migrate to use esp_adc/adc_oneshot.h and esp_adc/adc_continuous.h for oneshot mode and continuous mode drivers respectively`. The warning can be suppressed by the Kconfig option :ref:`CONFIG_ADC_SUPPRESS_DEPRECATE_WARN`.
-- ADC continuous mode driver has been moved from ``driver`` component to ``esp_adc`` component. Include path has been changed from ``driver/adc.h`` to ``esp_adc/adc_continuous.h``. Legacy driver is still available in the previous include path ``driver/adc.h``. Similarly, including it will bring a build warning, and it can be suppressed by the Kconfig option :ref:`CONFIG_ADC_SUPPRESS_DEPRECATE_WARN`.
-- ADC calibration driver has been redesigned. New driver is in ``esp_adc`` component and the include path is ``esp_adc/adc_cali.h`` and ``esp_adc/adc_cali_scheme.h``. Legacy driver is still available by including ``esp_adc_cal.h``. However, you should add ``esp_adc`` component to the list of component requirements in CMakeLists.txt. By default, including ``esp_adc_cal.h`` will bring a build warning like `legacy adc calibration driver is deprecated, please migrate to use esp_adc/adc_cali.h and esp_adc/adc_cali_scheme.h`. The warning can be suppressed by the Kconfig option :ref:`CONFIG_ADC_CALI_SUPPRESS_DEPRECATE_WARN`.
-- API ``adc_power_acquire`` and ``adc_power_release`` have been deprecated. These two are used by other drivers to maintain ADC power due to hardware limitation. After this change, ADC power will still be handled by the drivers. However, for users who are interested in this, the include path has been changed from ``driver/adc.h`` to ``esp_private/adc_share_hw_ctrl.h``.
-- Previous ``driver/adc2_wifi_private.h`` has been moved to ``esp_private/adc_share_hw_ctrl.h``.
-- Enums ``ADC_UNIT_BOTH``, ``ADC_UNIT_ALTER`` and ``ADC_UNIT_MAX`` in ``adc_unit_t`` have been removed.
-- Enum ``ADC_CHANNEL_MAX`` in ``adc_channel_t`` has been removed. Some channels are not supported on some chips, driver will give a dynamic error if an unsupported channels are used.
-- Enum ``ADC_ATTEN_MAX``  has been removed. Some attenuations are not supported on some chips, driver will give a dynamic error if an unsupported attenuation is used.
-- Enum ``ADC_CONV_UNIT_MAX``  has been removed. Some convert mode are not supported on some chips, driver will give a dynamic error if an unsupported convert mode is used.
-- API ``hall_sensor_read`` on ESP32 has been removed. Hall sensor is no more supported on ESP32.
+ADC Oneshot & Continuous Mode drivers
+^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
+
+The ADC oneshot mode driver has been redesigned. 
+
+- The new driver is in ``esp_adc`` component and the include path is ``esp_adc/adc_oneshot.h``. 
+- The legacy driver is still available in the previous include path ``driver/adc.h``.
+
+The ADC continuous mode driver has been moved from ``driver`` component to ``esp_adc`` component.
+
+- The include path has been changed from ``driver/adc.h`` to ``esp_adc/adc_continuous.h``.
+
+Attempting to use the legacy include path ``driver/adc.h`` of either driver will trigger the build warning below by default. However, the warning can be suppressed by enabling the :ref:`CONFIG_ADC_SUPPRESS_DEPRECATE_WARN` Kconfig option.
+
+.. code-block:: text
+
+    legacy adc driver is deprecated, please migrate to use esp_adc/adc_oneshot.h and esp_adc/adc_continuous.h for oneshot mode and continuous mode drivers respectively
+
+ADC Calibration Driver
+^^^^^^^^^^^^^^^^^^^^^^
+
+The ADC calibration driver has been redesigned.
+
+- The new driver is in ``esp_adc`` component and the include path is ``esp_adc/adc_cali.h`` and ``esp_adc/adc_cali_scheme.h``.
+
+Legacy driver is still available by including ``esp_adc_cal.h``. However, if users still would like to use the include path of the legacy driver, users should add ``esp_adc`` component to the list of component requirements in CMakeLists.txt.
+
+Attempting to use the legacy include path ``esp_adc_cal.h`` will trigger the build warning below by default. However, the warning can be suppressed by enabling the :ref:`CONFIG_ADC_CALI_SUPPRESS_DEPRECATE_WARN` Kconfig option.
+
+.. code-block:: text
+
+    legacy adc calibration driver is deprecated, please migrate to use esp_adc/adc_cali.h and esp_adc/adc_cali_scheme.h
+
+API Changes
+^^^^^^^^^^^
+
+- The ADC power management APIs ``adc_power_acquire`` and ``adc_power_release`` have made private and moved to ``esp_private/adc_share_hw_ctrl.h``.
+
+    - The two APIs were previously made public due to a HW errata workaround. 
+    - Now, ADC power management is completely handled internally by drivers. 
+    - Users who still require this API can include ``esp_private/adc_share_hw_ctrl.h`` to continue using these functions.
+
+- ``driver/adc2_wifi_private.h`` has been moved to ``esp_private/adc_share_hw_ctrl.h``.
+- Enums ``ADC_UNIT_BOTH``, ``ADC_UNIT_ALTER``, and ``ADC_UNIT_MAX`` in ``adc_unit_t`` have been removed.
+- The following enumerations have been removed as some of their enumeration values are not supported on all chips. This would lead to the driver triggering a runtime error if an unsupported value is used.
+
+    - Enum ``ADC_CHANNEL_MAX``
+    - Enum ``ADC_ATTEN_MAX``
+    - Enum ``ADC_CONV_UNIT_MAX``
+
+- API ``hall_sensor_read`` on ESP32 has been removed. Hall sensor is no longer supported on ESP32.
 - API ``adc_set_i2s_data_source`` and ``adc_i2s_mode_init`` have been deprecated. Related enum ``adc_i2s_source_t`` has been deprecated. Please migrate to use ``esp_adc/adc_continuous.h``.
 
 GPIO
@@ -33,10 +76,10 @@ GPIO
 
 - The previous Kconfig option `RTCIO_SUPPORT_RTC_GPIO_DESC` has been removed, thus the ``rtc_gpio_desc`` array is unavailable. Please use ``rtc_io_desc`` array instead.
 
-- GPIO interrupt users callbacks should no longer read the GPIO interrupt status register to get the triggered GPIO's pin number. Users should use the callback argument to determine the GPIO's pin number instead.
+- The user callback of a GPIO interrupt should no longer read the GPIO interrupt status register to get the GPIO's pin number of triggering the interrupt. You should use the callback argument to determine the GPIO's pin number instead.
 
-    - Previously, when a GPIO interrupt occurs, the GPIO's interrupt status register is cleared after calling the user callbacks. Thus, it was possible for users to read the GPIO's interrupt status register inside the callback to determine which GPIO was triggered.
-    - However, clearing the interrupt status after the user callbacks can potentially cause edge-triggered interrupts to be lost. For example, if an edge-triggered interrupt (re)triggers while the user callbacks are being called, that interrupt will be cleared without its registered user callback being handled.
+    - Previously, when a GPIO interrupt occurs, the GPIO's interrupt status register is cleared after calling the user callbacks. Thus, it was possible for users to read the GPIO's interrupt status register inside the callback to determine which GPIO was used to trigger the interrupt.
+    - However, clearing the interrupt status register after calling the user callbacks can potentially cause edge-triggered interrupts to be lost. For example, if an edge-triggered interrupt (re)is triggered while the user callbacks are being called, that interrupt will be cleared without its registered user callback being handled.
     - Now, the GPIO's interrupt status register is cleared **before** invoking the user callbacks. Thus, users can no longer read the GPIO interrupt status register to determine which pin has triggered the interrupt. Instead, users should use the callback argument to pass the pin number.
 
 .. only:: SOC_SDM_SUPPORTED
@@ -44,86 +87,121 @@ GPIO
     Sigma-Delta Modulator
     ---------------------
 
-    The Sigma-Delta Modulator driver has been redesigned into :doc:`SDM <../../api-reference/peripherals/sdm>`. The new driver implements a factory pattern, where the SDM channels are managed in a pool internally, thus you don't have to fix a SDM channel to a GPIO manually. All SDM channels can be allocated dynamically. Although it's recommended to use the new driver APIs, the legacy driver is still available in the previous include path ``driver/sigmadelta.h``. However, by default, including ``driver/sigmadelta.h`` will bring a build warning like ``The legacy sigma-delta driver is deprecated, please use driver/sdm.h``. The warning can be suppressed by Kconfig option :ref:`CONFIG_SDM_SUPPRESS_DEPRECATE_WARN`.
+    The Sigma-Delta Modulator driver has been redesigned into :doc:`SDM <../../api-reference/peripherals/sdm>`. 
+    
+    - The new driver implements a factory pattern, where the SDM channels are managed in a pool internally, thus users don't have to fix a SDM channel to a GPIO manually. 
+    - All SDM channels can be allocated dynamically. 
+    
+    Although it's recommended to use the new driver APIs, the legacy driver is still available in the previous include path ``driver/sigmadelta.h``. However, by default, including ``driver/sigmadelta.h`` will trigger the build warning below. The warning can be suppressed by Kconfig option :ref:`CONFIG_SDM_SUPPRESS_DEPRECATE_WARN`.
+
+    .. code-block:: text
+
+        The legacy sigma-delta driver is deprecated, please use driver/sdm.h
 
     The major breaking changes in concept and usage are listed as follows:
 
     Breaking Changes in Concepts
-    ~~~~~~~~~~~~~~~~~~~~~~~~~~~~
+    ^^^^^^^^^^^^^^^^^^^^^^^^^^^^
 
     - SDM channel representation has changed from ``sigmadelta_channel_t`` to :cpp:type:`sdm_channel_handle_t`, which is an opaque pointer.
     - SDM channel configurations are stored in :cpp:type:`sdm_config_t` now, instead the previous ``sigmadelta_config_t``.
-    - In the legacy driver, you don't have to set the clock source for SDM channel. But in the new driver, you need to set a proper one in the :cpp:member:`sdm_config_t::clk_src`. The available clock sources are listed in the :cpp:type:`soc_periph_sdm_clk_src_t`.
-    - In the legacy driver, you need to set a ``prescale`` for the channel, which will reflected into the frequency the modulator output a pulse. In the new driver, you should use :cpp:member:`sdm_config_t::sample_rate_hz`.
+    - In the legacy driver, users don't have to set the clock source for SDM channel. But in the new driver, users need to set a proper one in the :cpp:member:`sdm_config_t::clk_src`. The available clock sources are listed in the :cpp:type:`soc_periph_sdm_clk_src_t`.
+    - In the legacy driver, users need to set a ``prescale`` for the channel, which reflects the frequency in which the modulator outputs a pulse. In the new driver, users should use :cpp:member:`sdm_config_t::sample_rate_hz`.
 
     Breaking Changes in Usage
-    ~~~~~~~~~~~~~~~~~~~~~~~~~
+    ^^^^^^^^^^^^^^^^^^^^^^^^^
 
     - Channel configuration was done by channel allocation, in :cpp:func:`sdm_new_channel`. In the new driver, only the ``duty`` can be changed at runtime, by :cpp:func:`sdm_channel_set_duty`. Other parameters like ``gpio number`` and ``prescale`` are only allowed to set during channel allocation.
-    - Before further channel operations, you should **enable** the channel in advance, by calling :cpp:func:`sdm_channel_enable`. This function will help to manage some system level services, like **Power Management**.
+    - Before further channel operations, users should **enable** the channel in advance, by calling :cpp:func:`sdm_channel_enable`. This function will help to manage some system level services, like **Power Management**.
 
 Timer Group Driver
 ------------------
 
-Timer Group driver has been redesigned into :doc:`GPTimer <../../api-reference/peripherals/gptimer>`, which aims to unify and simplify the usage of general purpose timer. Although it's recommended to use the the new driver APIs, the legacy driver is still available in the previous include path ``driver/timer.h``. However, by default, including ``driver/timer.h`` will bring a build warning like ``legacy timer group driver is deprecated, please migrate to driver/gptimer.h``. The warning can be suppressed by the Kconfig option :ref:`CONFIG_GPTIMER_SUPPRESS_DEPRECATE_WARN`.
+Timer Group driver has been redesigned into :doc:`GPTimer <../../api-reference/peripherals/gptimer>`, which aims to unify and simplify the usage of general purpose timer. 
+
+Although it's recommended to use the the new driver APIs, the legacy driver is still available in the previous include path ``driver/timer.h``. However, by default, including ``driver/timer.h`` will trigger the build warning below. The warning can be suppressed by the Kconfig option :ref:`CONFIG_GPTIMER_SUPPRESS_DEPRECATE_WARN`.
+
+.. code-block:: text
+
+    legacy timer group driver is deprecated, please migrate to driver/gptimer.h
 
 The major breaking changes in concept and usage are listed as follows:
 
 Breaking Changes in Concepts
-~~~~~~~~~~~~~~~~~~~~~~~~~~~~
+^^^^^^^^^^^^^^^^^^^^^^^^^^^^
 
 -  ``timer_group_t`` and ``timer_idx_t`` which used to identify the hardware timer are removed from user's code. In the new driver, a timer is represented by :cpp:type:`gptimer_handle_t`.
--  Definition of timer source clock is moved to :cpp:type:`gptimer_clock_source_t`, the previous ``timer_src_clk_t`` is not used.
+-  Definition of timer clock source is moved to :cpp:type:`gptimer_clock_source_t`, the previous ``timer_src_clk_t`` is not used.
 -  Definition of timer count direction is moved to :cpp:type:`gptimer_count_direction_t`, the previous ``timer_count_dir_t`` is not used.
 -  Only level interrupt is supported, ``timer_intr_t`` and ``timer_intr_mode_t`` are not used.
 -  Auto-reload is enabled by set the :cpp:member:`gptimer_alarm_config_t::auto_reload_on_alarm` flag. ``timer_autoreload_t`` is not used.
 
 Breaking Changes in Usage
-~~~~~~~~~~~~~~~~~~~~~~~~~
+^^^^^^^^^^^^^^^^^^^^^^^^^
 
--  Timer initialization is done by creating a timer instance from :cpp:func:`gptimer_new_timer`. Basic configurations like clock source, resolution and direction should be set in :cpp:type:`gptimer_config_t`. Note that, alarm event specific configurations are not needed during the driver install stage.
+-  Timer initialization is done by creating a timer instance from :cpp:func:`gptimer_new_timer`. Basic configurations like clock source, resolution and direction should be set in :cpp:type:`gptimer_config_t`. Note that, specific configurations of alarm events are not needed during the installation stage of the driver.
 -  Alarm event is configured by :cpp:func:`gptimer_set_alarm_action`, with parameters set in the :cpp:type:`gptimer_alarm_config_t`.
--  Setting and getting count value are done by :cpp:func:`gptimer_get_raw_count` and :cpp:func:`gptimer_set_raw_count`. The driver doesn't help convert the raw value into UTC time-stamp. Instead, the conversion should be done form user's side as the timer resolution is also known to the user.
--  The driver will install the interrupt service as well if :cpp:member:`gptimer_event_callbacks_t::on_alarm` is set to a valid callback function. In the callback, user doesn't have to deal with the low level registers (like "clear interrupt status", "re-enable alarm event" and so on). So functions like ``timer_group_get_intr_status_in_isr`` and ``timer_group_get_auto_reload_in_isr`` are not used anymore.
+-  Setting and getting count value are done by :cpp:func:`gptimer_get_raw_count` and :cpp:func:`gptimer_set_raw_count`. The driver doesn't help convert the raw value into UTC time-stamp. Instead, the conversion should be done from user's side as the timer resolution is also known to the user.
+-  The driver will install the interrupt service as well if :cpp:member:`gptimer_event_callbacks_t::on_alarm` is set to a valid callback function. In the callback, users do not have to deal with the low level registers (like "clear interrupt status", "re-enable alarm event" and so on). So functions like ``timer_group_get_intr_status_in_isr`` and ``timer_group_get_auto_reload_in_isr`` are not used anymore.
 -  To update the alarm configurations when alarm event happens, one can call :cpp:func:`gptimer_set_alarm_action` in the interrupt callback, then the alarm will be re-enabled again.
 -  Alarm will always be re-enabled by the driver if :cpp:member:`gptimer_alarm_config_t::auto_reload_on_alarm` is set to true.
 
 UART
 ----
 
-+-----------------------------------------------+-----------------------------------------------+----------------------------------------------------------+
-| Removed/Deprecated items                      | Replacement                                   | Remarks                                                  |
-+===============================================+===============================================+==========================================================+
-| ``uart_isr_register()``                       | None                                          | UART interrupt handling is implemented by driver itself. |
-+-----------------------------------------------+-----------------------------------------------+----------------------------------------------------------+
-| ``uart_isr_free()``                           | None                                          | UART interrupt handling is implemented by driver itself. |
-+-----------------------------------------------+-----------------------------------------------+----------------------------------------------------------+
-| ``use_ref_tick`` in :cpp:type:`uart_config_t` | :cpp:member:`uart_config_t::source_clk`       | Select the clock source.                                 |
-+-----------------------------------------------+-----------------------------------------------+----------------------------------------------------------+
-| ``uart_enable_pattern_det_intr()``            | :cpp:func:`uart_enable_pattern_det_baud_intr` | Enable pattern detection interrupt.                      |
-+-----------------------------------------------+-----------------------------------------------+----------------------------------------------------------+
+.. list-table:: 
+    :width: 700 px 
+    :header-rows: 1
+
+    * - Removed/Deprecated items
+      - Replacement
+      - Remarks
+    * - ``uart_isr_register()``
+      - None
+      - UART interrupt handling is implemented by driver itself.
+    * - ``uart_isr_free()``
+      - None
+      - UART interrupt handling is implemented by driver itself.
+    * - ``use_ref_tick`` in :cpp:type:`uart_config_t` 
+      - :cpp:member:`uart_config_t::source_clk`
+      - Select the clock source. 
+    * - ``uart_enable_pattern_det_intr()``
+      - :cpp:func:`uart_enable_pattern_det_baud_intr` 
+      - Enable pattern detection interrupt.  
 
 I2C
 ---
 
-+--------------------------+-------------+---------------------------------------------------------+
-| Removed/Deprecated items | Replacement | Remarks                                                 |
-+==========================+=============+=========================================================+
-| ``i2c_isr_register()``   | None        | I2C interrupt handling is implemented by driver itself. |
-+--------------------------+-------------+---------------------------------------------------------+
-| ``i2c_isr_register()``   | None        | I2C interrupt handling is implemented by driver itself. |
-+--------------------------+-------------+---------------------------------------------------------+
-| ``i2c_opmode_t``         | None        | It's not used anywhere in esp-idf.                      |
-+--------------------------+-------------+---------------------------------------------------------+
+.. list-table::
+    :width: 700 px 
+    :header-rows: 1
+
+    * - Removed/Deprecated items
+      - Replacement
+      - Remarks
+    * - ``i2c_isr_register()``
+      - None
+      - I2C interrupt handling is implemented by driver itself.
+    * - ``i2c_isr_register()`` 
+      - None
+      - I2C interrupt handling is implemented by driver itself.
+    * - ``i2c_opmode_t``
+      - None
+      - It's not used anywhere in esp-idf.
 
 SPI
 ---
 
-+--------------------------+----------------------------------+---------------------------------+
-| Removed/Deprecated items | Replacement                      | Remarks                         |
-+==========================+==================================+=================================+
-| ``spi_cal_clock()``      | :cpp:func:`spi_get_actual_clock` | Get SPI real working frequency. |
-+--------------------------+----------------------------------+---------------------------------+
+.. list-table:: 
+    :width: 700 px 
+    :header-rows: 1
+
+    * - Removed/Deprecated items
+      - Replacement
+      - Remarks
+    * - ``spi_cal_clock()``
+      - :cpp:func:`spi_get_actual_clock` 
+      - Get SPI real working frequency.
 
 - The internal header file ``spi_common_internal.h`` has been moved to ``esp_private/spi_common_internal.h``.
 
@@ -132,42 +210,61 @@ SPI
     SDMMC
     -----
 
-    +----------------------------+----------------------------------------------+--------------------------+
-    | Removed/Deprecated items   | Replacement                                  | Remarks                  |
-    +============================+==============================================+==========================+
-    | ``sdmmc_host_pullup_en()`` | set ``SDMMC_SLOT_FLAG_INTERNAL_PULLUP`` flag | Enable internal pull up. |
-    |                            | in :cpp:member:`sdmmc_slot_config_t::flags`  |                          |
-    +----------------------------+----------------------------------------------+--------------------------+
+    .. list-table:: 
+        :width: 700 px 
+        :header-rows: 1
+
+        * - Removed/Deprecated items
+          - Replacement
+          - Remarks
+        * - ``sdmmc_host_pullup_en()``
+          - set ``SDMMC_SLOT_FLAG_INTERNAL_PULLUP`` flag in :cpp:member:`sdmmc_slot_config_t::flags` 
+          - Enable internal pull up.
 
 LEDC
 -----
 
-+------------------------------------------------+----------------------------------------------------+-----------------------------------+
-| Removed/Deprecated items                       | Replacement                                        | Remarks                           |
-+================================================+====================================================+===================================+
-| ``bit_num`` in :cpp:type:`ledc_timer_config_t` | :cpp:member:`ledc_timer_config_t::duty_resolution` | Set resolution of the duty cycle. |
-+------------------------------------------------+----------------------------------------------------+-----------------------------------+
+.. list-table:: 
+    :width: 700 px 
+    :header-rows: 1
+
+    * - Removed/Deprecated items
+      - Replacement
+      - Remarks
+    * - ``bit_num`` in :cpp:type:`ledc_timer_config_t`
+      - :cpp:member:`ledc_timer_config_t::duty_resolution`
+      - Set resolution of the duty cycle. 
 
 .. only:: SOC_PCNT_SUPPORTED
 
     Pulse Counter Driver
     --------------------
 
-    Pulse counter driver has been redesigned (see :doc:`PCNT <../../api-reference/peripherals/pcnt>`), which aims to unify and simplify the usage of PCNT peripheral. Although it's recommended to use the new driver APIs, the legacy driver is still available in the previous include path ``driver/pcnt.h``. However, by default, including ``driver/pcnt.h`` will bring a build warning like `legacy pcnt driver is deprecated, please migrate to use driver/pulse_cnt.h`. The warning can be suppressed by the Kconfig option :ref:`CONFIG_PCNT_SUPPRESS_DEPRECATE_WARN`.
+    Pulse counter driver has been redesigned (see :doc:`PCNT <../../api-reference/peripherals/pcnt>`), which aims to unify and simplify the usage of PCNT peripheral. 
+    
+    Although it's recommended to use the new driver APIs, the legacy driver is still available in the previous include path ``driver/pcnt.h``. However, including ``driver/pcnt.h`` will trigger the build warning below by default. The warning can be suppressed by the Kconfig option :ref:`CONFIG_PCNT_SUPPRESS_DEPRECATE_WARN`.
+
+    .. code-block:: text
+
+        legacy pcnt driver is deprecated, please migrate to use driver/pulse_cnt.h
 
     The major breaking changes in concept and usage are listed as follows:
 
     Breaking Changes in Concepts
-    ~~~~~~~~~~~~~~~~~~~~~~~~~~~~
+    ^^^^^^^^^^^^^^^^^^^^^^^^^^^^
 
     - ``pcnt_port_t``, ``pcnt_unit_t`` and ``pcnt_channel_t`` which used to identify the hardware unit and channel are removed from user's code. In the new driver, PCNT unit is represented by :cpp:type:`pcnt_unit_handle_t`, likewise, PCNT channel is represented by :cpp:type:`pcnt_channel_handle_t`. Both of them are opaque pointers.
     - ``pcnt_evt_type_t`` is not used any more, they have been replaced by a universal **Watch Point Event**. In the event callback :cpp:type:`pcnt_watch_cb_t`, it's still possible to distinguish different watch points from :cpp:type:`pcnt_watch_event_data_t`.
     - ``pcnt_count_mode_t`` is replaced by :cpp:type:`pcnt_channel_edge_action_t`, and ``pcnt_ctrl_mode_t`` is replaced by :cpp:type:`pcnt_channel_level_action_t`.
 
     Breaking Changes in Usage
-    ~~~~~~~~~~~~~~~~~~~~~~~~~
+    ^^^^^^^^^^^^^^^^^^^^^^^^^
+
+    - Previously, the PCNT unit configuration and channel configuration were combined into a single function: ``pcnt_unit_config``. They are now split into the two factory APIs: :cpp:func:`pcnt_new_unit` and :cpp:func:`pcnt_new_channel` respectively.
+    
+        - Only the count range is necessary for initializing a PCNT unit. GPIO number assignment has been moved to :cpp:func:`pcnt_new_channel`.
+        - High/Low control mode and positive/negative edge count mode are set by stand-alone functions: :cpp:func:`pcnt_channel_set_edge_action` and :cpp:func:`pcnt_channel_set_level_action`.
 
-    - In the legacy driver, the PCNT unit configuration and channel configuration were combined into a single function: ``pcnt_unit_config``. Now this is split into two factory APIs: :cpp:func:`pcnt_new_unit` and :cpp:func:`pcnt_new_channel`. Only the count range is necessary for initializing a PCNT unit. GPIO number assignment has been moved to :cpp:func:`pcnt_new_channel`. High/Low control mode and positive/negative edge count mode are set by stand-alone functions: :cpp:func:`pcnt_channel_set_edge_action` and :cpp:func:`pcnt_channel_set_level_action`.
     - ``pcnt_get_counter_value`` is replaced by :cpp:func:`pcnt_unit_get_count`.
     - ``pcnt_counter_pause`` is replaced by :cpp:func:`pcnt_unit_stop`.
     - ``pcnt_counter_resume`` is replaced by :cpp:func:`pcnt_unit_start`.
@@ -176,9 +273,9 @@ LEDC
     - ``pcnt_event_enable`` and ``pcnt_event_disable`` are removed. In the new driver, the PCNT events are enabled/disabled by adding/removing watch points :cpp:func:`pcnt_unit_add_watch_point`, :cpp:func:`pcnt_unit_remove_watch_point`.
     - ``pcnt_set_event_value`` is removed. In the new driver, event value is also set when adding watch point by :cpp:func:`pcnt_unit_add_watch_point`.
     - ``pcnt_get_event_value`` and ``pcnt_get_event_status`` are removed. In the new driver, these information are provided by event callback :cpp:type:`pcnt_watch_cb_t` in the :cpp:type:`pcnt_watch_event_data_t`.
-    - ``pcnt_isr_register`` and ``pcnt_isr_unregister`` are removed. Register of the ISR handler from user code is no longer permitted. Users should register event callbacks instead by calling :cpp:func:`pcnt_unit_register_event_callbacks`.
-    - ``pcnt_set_pin`` is removed and the new driver no longer allows the switching of the GPIO at runtime. If you want to change to other GPIOs, please delete the existing PCNT channel by :cpp:func:`pcnt_del_channel` and reinstall with the new GPIO number by :cpp:func:`pcnt_new_channel`.
-    - ``pcnt_filter_enable``, ``pcnt_filter_disable``, and ``pcnt_set_filter_value`` are replaced by :cpp:func:`pcnt_unit_set_glitch_filter`. Meanwhile, ``pcnt_get_filter_value`` has been removed.
+    - ``pcnt_isr_register`` and ``pcnt_isr_unregister`` are removed. Register of the ISR handler from user's code is no longer permitted. Users should register event callbacks instead by calling :cpp:func:`pcnt_unit_register_event_callbacks`.
+    - ``pcnt_set_pin`` is removed and the new driver no longer allows the switching of the GPIO at runtime. If users want to change to other GPIOs, please delete the existing PCNT channel by :cpp:func:`pcnt_del_channel` and reinstall with the new GPIO number by :cpp:func:`pcnt_new_channel`.
+    - ``pcnt_filter_enable``, ``pcnt_filter_disable`` and ``pcnt_set_filter_value`` are replaced by :cpp:func:`pcnt_unit_set_glitch_filter`. Meanwhile, ``pcnt_get_filter_value`` has been removed.
     - ``pcnt_set_mode`` is replaced by :cpp:func:`pcnt_channel_set_edge_action` and :cpp:func:`pcnt_channel_set_level_action`.
     - ``pcnt_isr_service_install``, ``pcnt_isr_service_uninstall``, ``pcnt_isr_handler_add`` and ``pcnt_isr_handler_remove`` are replaced by :cpp:func:`pcnt_unit_register_event_callbacks`. The default ISR handler is lazy installed in the new driver.
 
@@ -187,38 +284,50 @@ LEDC
     Temperature Sensor Driver
     -------------------------
 
-    - Old API header ``temp_sensor.h`` has been redesigned as ``temperature_sensor.h``, it is recommended to use the new driver and the old driver is not allowed to be used at the same time.
-    - Although it's recommended to use the new driver APIs, the legacy driver is still available in the previous include path ``driver/temp_sensor.h``. However, by default, including ``driver/temp_sensor.h`` will bring a build warning like "legacy temperature sensor driver is deprecated, please migrate to driver/temperature_sensor.h". The warning can be suppressed by enabling the menuconfig option :ref:`CONFIG_TEMP_SENSOR_SUPPRESS_DEPRECATE_WARN`.
-    - Configuration contents has been changed. In old version, user need to configure the ``clk_div`` and ``dac_offset``. While in new version, user only need to choose ``tsens_range``
-    - The process of using temperature sensor has been changed. In old version, user can use ``config->start->read_celsius`` to get value. In the new version, user must install the temperature sensor driver firstly, by ``temperature_sensor_install`` and uninstall it when finished. For more information, you can refer to :doc:`Temperature Sensor <../../api-reference/peripherals/temp_sensor>` .
+    The temperature sensor driver has been redesigned and it is recommended to use the new driver. However, the old driver is still available but cannot be used with the new driver simultaneously.
+
+    The new driver can be included via ``driver/temperature_sensor.h``. The old driver is still available in the previous include path ``driver/temp_sensor.h``. However, including ``driver/temp_sensor.h`` will trigger the build warning below by default. The warning can be suppressed by enabling the menuconfig option :ref:`CONFIG_TEMP_SENSOR_SUPPRESS_DEPRECATE_WARN`.
+
+    .. code-block:: text
+
+        legacy temperature sensor driver is deprecated, please migrate to driver/temperature_sensor.h
+
+    Configuration contents has been changed. In the old version, users need to configure ``clk_div`` and ``dac_offset``. While in the new version, users only need to choose ``tsens_range``.
+
+    The process of using temperature sensor has been changed. In the old version, users can use ``config->start->read_celsius`` to get value. In the new version, users should install the temperature sensor driver firstly, by ``temperature_sensor_install`` and uninstall it when finished. For more information, please refer to :doc:`Temperature Sensor <../../api-reference/peripherals/temp_sensor>` .
 
 .. only:: SOC_RMT_SUPPORTED
 
     RMT Driver
     ----------
 
-    RMT driver has been redesigned (see :doc:`RMT transceiver <../../api-reference/peripherals/rmt>`), which aims to unify and extend the usage of RMT peripheral. Although it's recommended to use the new driver APIs, the legacy driver is still available in the previous include path ``driver/rmt.h``. However, by default, including ``driver/rmt.h`` will bring a build warning like `The legacy RMT driver is deprecated, please use driver/rmt_tx.h and/or driver/rmt_rx.h`. The warning can be suppressed by the Kconfig option :ref:`CONFIG_RMT_SUPPRESS_DEPRECATE_WARN`.
+    RMT driver has been redesigned (see :doc:`RMT transceiver <../../api-reference/peripherals/rmt>`), which aims to unify and extend the usage of RMT peripheral. 
+    
+    Although it's recommended to use the new driver APIs, the legacy driver is still available in the previous include path ``driver/rmt.h``. However, including ``driver/rmt.h`` will trigger the build warning below by default. The warning can be suppressed by the Kconfig option :ref:`CONFIG_RMT_SUPPRESS_DEPRECATE_WARN`.
+
+    .. code-block:: text
+
+        The legacy RMT driver is deprecated, please use driver/rmt_tx.h and/or driver/rmt_rx.h
 
     The major breaking changes in concept and usage are listed as follows:
 
     Breaking Changes in Concepts
-    ~~~~~~~~~~~~~~~~~~~~~~~~~~~~
+    ^^^^^^^^^^^^^^^^^^^^^^^^^^^^
 
-    - ``rmt_channel_t`` which used to identify the hardware channel are removed from user space. In the new driver, RMT channel is represented by :cpp:type:`rmt_channel_handle_t`. The channel is dynamic allocated by the driver, instead of designated by user.
+    - ``rmt_channel_t`` which used to identify the hardware channel are removed from user space. In the new driver, RMT channel is represented by :cpp:type:`rmt_channel_handle_t`. The channel is dynamically allocated by the driver, instead of designated by user.
     - ``rmt_item32_t`` is replaced by :cpp:type:`rmt_symbol_word_t`, which avoids a nested union inside a struct.
     - ``rmt_mem_t`` is removed, as we don't allow users to access RMT memory block (a.k.an RMTMEM) directly. Direct access to RMTMEM doesn't make sense but make mistakes, especially when the RMT channel also connected with a DMA channel.
-    - ``rmt_mem_owner_t`` is removed, as the ownership is controller by driver, not by user anymore.
-    - ``rmt_source_clk_t`` is replaced by :cpp:type:`rmt_clock_source_t`, note they're not binary compatible.
+    - ``rmt_mem_owner_t`` is removed, as the ownership is controlled by driver, not by user anymore.
+    - ``rmt_source_clk_t`` is replaced by :cpp:type:`rmt_clock_source_t`, and note they're not binary compatible.
     - ``rmt_data_mode_t`` is removed, the RMT memory access mode is configured to always use Non-FIFO and DMA mode.
     - ``rmt_mode_t`` is removed, as the driver has stand alone install functions for TX and RX channels.
     - ``rmt_idle_level_t`` is removed, setting IDLE level for TX channel is available in :cpp:member:`rmt_transmit_config_t::eot_level`.
     - ``rmt_carrier_level_t`` is removed, setting carrier polarity is available in :cpp:member:`rmt_carrier_config_t::polarity_active_low`.
     - ``rmt_channel_status_t`` and ``rmt_channel_status_result_t`` are removed, they're not used anywhere.
-    - transmitting by RMT channel doesn't expect user to prepare the RMT symbols, instead, user needs to provide an RMT Encoder to tell the driver how to convert user data into RMT symbols.
-
+    - Transmitting by RMT channel doesn't expect user to prepare the RMT symbols, instead, user needs to provide an RMT Encoder to tell the driver how to convert user data into RMT symbols.
 
     Breaking Changes in Usage
-    ~~~~~~~~~~~~~~~~~~~~~~~~~
+    ^^^^^^^^^^^^^^^^^^^^^^^^^
 
     - Channel installation has been separated for TX and RX channels into :cpp:func:`rmt_new_tx_channel` and :cpp:func:`rmt_new_rx_channel`.
     - ``rmt_set_clk_div`` and ``rmt_get_clk_div`` are removed. Channel clock configuration can only be done during channel installation.
@@ -254,12 +363,12 @@ LEDC
 LCD
 ---
 
-- The LCD panel initialization flow is slightly changed. Now the :cpp:func:`esp_lcd_panel_init` won't turn on the display automatically. User needs to call :cpp:func:`esp_lcd_panel_disp_on_off` to manually turn on the display. Note, this is different from turning on backlight. With this breaking change, user can flush a predefined pattern to the screen before turning on the screen. This can help avoid random noise on the screen after a power on reset.
+- The LCD panel initialization flow is slightly changed. Now the :cpp:func:`esp_lcd_panel_init` won't turn on the display automatically. User needs to call :cpp:func:`esp_lcd_panel_disp_on_off` to manually turn on the display. Note, this is different from turning on backlight. With this breaking change, user can flash a predefined pattern to the screen before turning on the screen. This can help avoid random noise on the screen after a power on reset.
 - :cpp:func:`esp_lcd_panel_disp_off` is deprecated, please use :cpp:func:`esp_lcd_panel_disp_on_off` instead.
-- ``dc_as_cmd_phase`` is removed. The SPI LCD driver currently doesn't support a 9bit SPI LCD. Please always use a dedicated GPIO to control the LCD D/C line.
+- ``dc_as_cmd_phase`` is removed. The SPI LCD driver currently doesn't support a 9-bit SPI LCD. Please always use a dedicated GPIO to control the LCD D/C line.
 - The way to register RGB panel event callbacks has been moved from the :cpp:type:`esp_lcd_rgb_panel_config_t` into a separate API :cpp:func:`esp_lcd_rgb_panel_register_event_callbacks`. However, the event callback signature is not changed.
 - Previous ``relax_on_idle`` flag in :cpp:type:`esp_lcd_rgb_panel_config_t` has been renamed into :cpp:member:`esp_lcd_rgb_panel_config_t::refresh_on_demand`, which expresses the same meaning but with a clear name.
-- If the RGB LCD is created with the ``refresh_on_demand`` flag enabled, the driver won't start a refresh in the :cpp:func:`esp_lcd_panel_draw_bitmap`. Now you have to call :cpp:func:`esp_lcd_rgb_panel_refresh` to refresh the screen by yourself.
+- If the RGB LCD is created with the ``refresh_on_demand`` flag enabled, the driver won't start a refresh in the :cpp:func:`esp_lcd_panel_draw_bitmap`. Now users have to call :cpp:func:`esp_lcd_rgb_panel_refresh` to refresh the screen by themselves.
 - :cpp:type:`esp_lcd_color_space_t` is deprecated, please use :cpp:type:`lcd_color_space_t` to describe the color space, and use :cpp:type:`lcd_color_rgb_endian_t` to describe the data order of RGB color.
 
 .. only:: SOC_MCPWM_SUPPORTED
@@ -267,18 +376,26 @@ LCD
     MCPWM
     -----
 
-    MCPWM driver was redesigned (see :doc:`MCPWM <../../api-reference/peripherals/mcpwm>`), meanwhile, the legacy driver is deprecated. The new driver's aim is to make each MCPWM submodule independent to each other, and give the freedom of resource connection back to users. Although it's recommended to use the new driver APIs, the legacy driver is still available in the previous include path ``driver/mcpwm.h``. However, by default, using legacy driver will bring compile warnings like ``legacy MCPWM driver is deprecated, please migrate to the new driver (include driver/mcpwm_prelude.h)``. This warning can be suppressed by the Kconfig option :ref:`CONFIG_MCPWM_SUPPRESS_DEPRECATE_WARN`.
+    MCPWM driver was redesigned (see :doc:`MCPWM <../../api-reference/peripherals/mcpwm>`), meanwhile, the legacy driver is deprecated. 
+    
+    The new driver's aim is to make each MCPWM submodule independent to each other, and give the freedom of resource connection back to users. 
+    
+    Although it's recommended to use the new driver APIs, the legacy driver is still available in the previous include path ``driver/mcpwm.h``. However, using legacy driver will rigger the build warning below by default. This warning can be suppressed by the Kconfig option :ref:`CONFIG_MCPWM_SUPPRESS_DEPRECATE_WARN`.
+
+    .. code-block:: text
+
+        legacy MCPWM driver is deprecated, please migrate to the new driver (include driver/mcpwm_prelude.h)
 
     The major breaking changes in concept and usage are listed as follows:
 
     Breaking Changes in Concepts
-    ~~~~~~~~~~~~~~~~~~~~~~~~~~~~
+    ^^^^^^^^^^^^^^^^^^^^^^^^^^^^
 
     The new MCPWM driver is object-oriented, where most of the MCPWM submodule has a driver object associated with it. The driver object is created by factory function like :cpp:func:`mcpwm_new_timer`. IO control function always needs an object handle, in the first place.
 
     The legacy driver has an inappropriate assumption, that is the MCPWM operator should be connected to different MCPWM timer. In fact, the hardware doesn't have such limitation. In the new driver, a MCPWM timer can be connected to multiple operators, so that the operators can achieve the best synchronization performance.
 
-    The legacy driver preset the way to generate a PWM waveform into a so called ``mcpwm_duty_type_t``, however, the duty cycle modes listed there are far from sufficient. Likewise, legacy driver has several preset ``mcpwm_deadtime_type_t``, which also doesn't cover all the use cases. What's more, user usually gets confused by the name of the duty cycle mode and dead-time mode. In the new driver, there're no such limitation, but user has to construct the generator behavior from scratch.
+    The legacy driver presets the way to generate a PWM waveform into a so called ``mcpwm_duty_type_t``. However, the duty cycle modes listed there are far from sufficient. Likewise, legacy driver has several preset ``mcpwm_deadtime_type_t``, which also doesn't cover all the use cases. What's more, user usually gets confused by the name of the duty cycle mode and dead-time mode. In the new driver, there're no such limitation, but user has to construct the generator behavior from scratch.
 
     In the legacy driver, the ways to synchronize the MCPWM timer by GPIO, software and other timer module are not unified. It increased learning costs for users. In the new driver, the synchronization APIs are unified.
 
@@ -292,18 +409,18 @@ LCD
     - ``mcpwm_capture_signal_t`` is not used. A capture channel is represented by :cpp:type:`mcpwm_cap_channel_handle_t`.
 
     Breaking Changes in Usage
-    ~~~~~~~~~~~~~~~~~~~~~~~~~
+    ^^^^^^^^^^^^^^^^^^^^^^^^^
 
     - ``mcpwm_gpio_init`` and ``mcpwm_set_pin``: GPIO configurations are moved to submodule's own configuration. e.g. set the PWM GPIO in :cpp:member:`mcpwm_generator_config_t::gen_gpio_num`.
-    - ``mcpwm_init``: To get an expected PWM waveform, you need to allocated at least one MCPWM timer and MCPWM operator, then connect them by calling :cpp:func:`mcpwm_operator_connect_timer`. After that, you should set the generator's actions on various events by calling e.g. :cpp:func:`mcpwm_generator_set_actions_on_timer_event`, :cpp:func:`mcpwm_generator_set_actions_on_compare_event`.
+    - ``mcpwm_init``: To get an expected PWM waveform, users need to allocated at least one MCPWM timer and MCPWM operator, then connect them by calling :cpp:func:`mcpwm_operator_connect_timer`. After that, users should set the generator's actions on various events by calling e.g. :cpp:func:`mcpwm_generator_set_actions_on_timer_event`, :cpp:func:`mcpwm_generator_set_actions_on_compare_event`.
     - ``mcpwm_group_set_resolution``: in the new driver, the group resolution is fixed to the maximum, usually it's 80MHz.
     - ``mcpwm_timer_set_resolution``: MCPWM Timer resolution is set in :cpp:member:`mcpwm_timer_config_t::resolution_hz`.
     - ``mcpwm_set_frequency``: PWM frequency is determined by :cpp:member:`mcpwm_timer_config_t::resolution_hz`, :cpp:member:`mcpwm_timer_config_t::count_mode` and :cpp:member:`mcpwm_timer_config_t::period_ticks`.
-    - ``mcpwm_set_duty``: To set the PWM duty cycle, you should call :cpp:func:`mcpwm_comparator_set_compare_value` to change comparator's threshold.
-    - ``mcpwm_set_duty_type``: There won't be any preset duty types, the duty type is configured by setting different generator actions. e.g. :cpp:func:`mcpwm_generator_set_actions_on_timer_event`.
+    - ``mcpwm_set_duty``: To set the PWM duty cycle, users should call :cpp:func:`mcpwm_comparator_set_compare_value` to change comparator's threshold.
+    - ``mcpwm_set_duty_type``: There won't be any preset duty cycle types, the duty cycle type is configured by setting different generator actions. e.g. :cpp:func:`mcpwm_generator_set_actions_on_timer_event`.
     - ``mcpwm_set_signal_high`` and ``mcpwm_set_signal_low`` are replaced by :cpp:func:`mcpwm_generator_set_force_level`. In the new driver, it's implemented by setting force action for the generator, instead of changing the duty cycle to 0% or 100% at the background.
     - ``mcpwm_start`` and ``mcpwm_stop`` are replaced by :cpp:func:`mcpwm_timer_start_stop`. You have more modes to start and stop the MCPWM timer, see :cpp:type:`mcpwm_timer_start_stop_cmd_t`.
-    - ``mcpwm_carrier_init``: It's replaced by :cpp:func:`mcpwm_operator_apply_carrier`.
+    - ``mcpwm_carrier_init`` is replaced by :cpp:func:`mcpwm_operator_apply_carrier`.
     - ``mcpwm_carrier_enable`` and ``mcpwm_carrier_disable``: Enabling and disabling carrier submodule is done automatically by checking whether the carrier configuration structure :cpp:type:`mcpwm_carrier_config_t` is NULL.
     - ``mcpwm_carrier_set_period`` is replaced by :cpp:member:`mcpwm_carrier_config_t::frequency_hz`.
     - ``mcpwm_carrier_set_duty_cycle`` is replaced by :cpp:member:`mcpwm_carrier_config_t::duty_cycle`.
@@ -323,85 +440,94 @@ LCD
     - ``mcpwm_set_timer_sync_output`` is replaced by :cpp:func:`mcpwm_new_timer_sync_src`.
     - ``mcpwm_timer_trigger_soft_sync`` is replaced by :cpp:func:`mcpwm_soft_sync_activate`.
     - ``mcpwm_sync_invert_gpio_synchro`` is equivalent to setting :cpp:member:`mcpwm_gpio_sync_src_config_t::active_neg`.
-    - ``mcpwm_isr_register`` is removed. You can register various event callbacks instead. For example, to register capture event callback, you can use :cpp:func:`mcpwm_capture_channel_register_event_callbacks`.
+    - ``mcpwm_isr_register`` is removed. You can register various event callbacks instead. For example, to register capture event callback, users can use :cpp:func:`mcpwm_capture_channel_register_event_callbacks`.
 
 .. only:: SOC_DEDICATED_GPIO_SUPPORTED
 
     Dedicated GPIO Driver
     ---------------------
 
-    - All of the dedicated GPIO related LL functionsn in ``cpu_ll.h`` have been moved to ``dedic_gpio_cpu_ll.h`` and renamed.
+    - All of the dedicated GPIO related Low Level (LL) functions in ``cpu_ll.h`` have been moved to ``dedic_gpio_cpu_ll.h`` and renamed.
 
 .. only:: SOC_I2S_SUPPORTED
 
     I2S driver
     ----------
 
-    Shortcomings are exposed when supporting all the new features of ESP32-C3 & ESP32-S3 by the old I2S driver, so it is re-designed to make it more compatible and flexible to all the communication modes. New APIs are available by including corresponding mode header files :component_file:`driver/include/driver/i2s_std.h`, :component_file:`driver/include/driver/i2s_pdm.h` or :component_file:`driver/include/driver/i2s_tdm.h`. Meanwhile, the old APIs in :component_file:`driver/deprecated/driver/i2s.h` are still supported for backward compatibility. But there will be warnings if you keep using the old APIs in your project, these warnings can be suppressed by the Kconfig option :ref:`CONFIG_I2S_SUPPRESS_DEPRECATE_WARN`. Here is the general overview of the current I2S files:
+    The I2S driver has been redesigned (see :doc:`I2S Driver <../../api-reference/peripherals/i2s>`), which aims to rectify the shortcomings of the driver that were exposed when supporting all the new features of ESP32-C3 & ESP32-S3. The new driver's APIs are available by including corresponding I2S mode's header files :component_file:`driver/include/driver/i2s_std.h`, :component_file:`driver/include/driver/i2s_pdm.h`, or :component_file:`driver/include/driver/i2s_tdm.h`. 
+    
+    Meanwhile, the old driver's APIs in :component_file:`driver/deprecated/driver/i2s.h` are still supported for backward compatibility. But there will be warnings if users keep using the old APIs in their projects, these warnings can be suppressed by the Kconfig option :ref:`CONFIG_I2S_SUPPRESS_DEPRECATE_WARN`. 
+    
+    Here is the general overview of the current I2S files:
 
     .. figure:: ../../../_static/diagrams/i2s/i2s_file_structure.png
         :align: center
         :alt: I2S File Structure
 
     Breaking changes in Concepts
-    ~~~~~~~~~~~~~~~~~~~~~~~~~~~~
+    ^^^^^^^^^^^^^^^^^^^^^^^^^^^^
 
-    - The minimum control unit in new I2S driver will be tx/rx channel instead of a whole I2S controller.
+    Independent TX/RX channels
+    """"""""""""""""""""""""""
 
-        1. The tx/rx channel in a same I2S controller can be controlled separately, that means they will be initialized, started or stopped separately. Especially for ESP32-C3 and ESP32-S3, tx and rx channels in one controller can be configured to different clocks or modes now, they are able to work in a totally separate way which can help to save the resources of I2S controller. But for ESP32 and ESP32-S2, though their tx/rx can be controlled separately, some hardware resources are still shared by tx and rx, they might affect each other if they are configured to different configurations;
-        2. The channels can be registered to an available I2S controller automatically by setting :cpp:enumerator:`i2s_port_t::I2S_NUM_AUTO` as I2S port id. The driver will help you to search for the available tx/rx channel. Of cause, driver can still support to be installed by a specific port;
-        3. :c:type:`i2s_chan_handle_t` is the handle that used for identifying the I2S channels. All the APIs will require the channel handle, users need to maintain the channel handles by themselves;
-        4. In order to distinguish tx/rx channel and sound channel, now the word 'channel' is only stand for the tx/rx channel in new driver, meanwhile the sound channel will be called 'slot'.
+    The minimum control unit in new I2S driver are now individual TX/RX channels instead of an entire I2S controller (that consistes of multiple channels).
 
-    - I2S communication modes are extracted into three modes.
+    - The TX and RX channels of the same I2S controller can be controlled separately, meaning that they are configured such that they can be started or stopped separately.
+    - The c:type:`i2s_chan_handle_t` handle type is used to uniquely identify I2S channels. All the APIs will require the channel handle and users need to maintain the channel handles by themselves.
+    - On the ESP32-C3 and ESP32-S3, TX and RX channels in the same controller can be configured to different clocks or modes.
+    - However, on the ESP32 and ESP32-S2, the TX and RX channels of the same controller still share some hardware resources. Thus, configurations may cause one channel to affect another channel in the same controller.
+    - The channels can be registered to an available I2S controller automatically by setting :cpp:enumerator:`i2s_port_t::I2S_NUM_AUTO` as I2S port ID which will cause the driver to search for the available TX/RX channels. However, the driver also supports registering channels to a specific port.
+    - In order to distinguish between TX/RX channels and sound channels, the term 'channel' in the context of the I2S driver will only refer to TX/RX channels. Meanwhile, sound channels will be referred to as "slots".
 
-        1. **Standard mode**: Standard mode always has two slots, it can support Philip, MSB and PCM(short sync) format, please refer to :component_file:`driver/include/driver/i2s_std.h` for details;
-        2. **PDM mode**: PDM mode only support two slots with 16 bits data width, but the configurations of PDM TX and PDM RX are little bit different. For PDM TX, the sample rate can be set by :cpp:member:`i2s_pdm_tx_clk_config_t::sample_rate`, and its clock frequency is depended on the up-sampling configuration. For PDM RX, the sample rate can be set by :cpp:member:`i2s_pdm_rx_clk_config_t::sample_rate`, and its clock frequency is depended on the down-sampling configuration. Please refer to :component_file:`driver/include/driver/i2s_pdm.h` for details;
-        3. **TDM mode**: TDM mode can support upto 16 slots. It can work in Philip, MSB, PCM(short sync) and PCM(long sync) format, please refer to :component_file:`driver/include/driver/i2s_tdm.h` for details;
-        4. When allocating a new channel in a specific mode, must initialize this channel by corresponding function. It is strongly recommended to use the helper macros to generate the default configurations, in case the default values will be changed one day.
+    I2S Mode Categorization
+    """"""""""""""""""""""""
+
+    I2S communication modes are categorized into the following three modes. Note that:
+
+    - **Standard mode**: Standard mode always has two slots, it can support Philips, MSB, and PCM (short frame sync) formats. Please refer to :component_file:`driver/include/driver/i2s_std.h` for more details.
+    - **PDM mode**: PDM mode only supports two slots with 16-bit data width, but the configurations of PDM TX and PDM RX are slightly different. For PDM TX, the sample rate can be set by :cpp:member:`i2s_pdm_tx_clk_config_t::sample_rate`, and its clock frequency depends on the up-sampling configuration. For PDM RX, the sample rate can be set by :cpp:member:`i2s_pdm_rx_clk_config_t::sample_rate`, and its clock frequency depends on the down-sampling configuration. Please refer to :component_file:`driver/include/driver/i2s_pdm.h` for details.
+    - **TDM mode**: TDM mode can support up to 16 slots. It can work in Philips, MSB, PCM (short frame sync), and PCM (long frame sync) formats. Please refer to :component_file:`driver/include/driver/i2s_tdm.h` for details.
+
+    When allocating a new channel in a specific mode, users should initialize that channel by its corresponding function. It is strongly recommended to use the helper macros to generate the default configurations in case the default values are changed in the future.
+
+    Independent Slot and Clock Configuration
+    """"""""""""""""""""""""""""""""""""""""
+
+    The slot configurations and clock configurations can be configured separately.
+
+    - Call :cpp:func:`i2s_channel_init_std_mode`, :cpp:func:`i2s_channel_init_pdm_rx_mode`, :cpp:func:`i2s_channel_init_pdm_tx_mode`, or :cpp:func:`i2s_channel_init_tdm_mode` to initialize the slot/clock/gpio_pin configurations.
+    - Calling :cpp:func:`i2s_channel_reconfig_std_slot`, :cpp:func:`i2s_channel_reconfig_pdm_rx_slot`, :cpp:func:`i2s_channel_reconfig_pdm_tx_slot`, or :cpp:func:`i2s_channel_reconfig_tdm_slot` can change the slot configurations after initialization.
+    - Calling :cpp:func:`i2s_channel_reconfig_std_clock`, :cpp:func:`i2s_channel_reconfig_pdm_rx_clock`, :cpp:func:`i2s_channel_reconfig_pdm_tx_clock`, or :cpp:func:`i2s_channel_reconfig_tdm_clock` can change the clock configurations after initialization.
+    - Calling :cpp:func:`i2s_channel_reconfig_std_gpio`, :cpp:func:`i2s_channel_reconfig_pdm_rx_gpio`, :cpp:func:`i2s_channel_reconfig_pdm_tx_gpio`, or :cpp:func:`i2s_channel_reconfig_tdm_gpio` can change the GPIO configurations after initialization.
+        
+    Misc
+    """"
 
     - States and state-machine are adopted in the new I2S driver to avoid APIs called in wrong state.
-
-    - The slot configurations and clock configurations can be configured separately.
-
-        1. Calling :cpp:func:`i2s_channel_init_std_mode`, :cpp:func:`i2s_channel_init_pdm_rx_mode`, :cpp:func:`i2s_channel_init_pdm_tx_mode` or :cpp:func:`i2s_channel_init_tdm_mode` to initialize the slot/clock/gpio_pin configurations;
-        2. Calling :cpp:func:`i2s_channel_reconfig_std_slot`, :cpp:func:`i2s_channel_reconfig_pdm_rx_slot`, :cpp:func:`i2s_channel_reconfig_pdm_tx_slot` or :cpp:func:`i2s_channel_reconfig_tdm_slot` can change the slot configurations after initialization;
-        3. Calling :cpp:func:`i2s_channel_reconfig_std_clock`, :cpp:func:`i2s_channel_reconfig_pdm_rx_clock`, :cpp:func:`i2s_channel_reconfig_pdm_tx_clock` or :cpp:func:`i2s_channel_reconfig_tdm_clock` can change the clock configurations after initialization;
-        4. Calling :cpp:func:`i2s_channel_reconfig_std_gpio`, :cpp:func:`i2s_channel_reconfig_pdm_rx_gpio`, :cpp:func:`i2s_channel_reconfig_pdm_tx_gpio` or :cpp:func:`i2s_channel_reconfig_tdm_gpio` can change the gpio configurations after initialization.
-
-    - ADC and DAC modes are removed. They will only be supported in their own driver and legacy I2S driver.
-
-    - :cpp:func:`i2s_channel_write` and :cpp:func:`i2s_channel_read` can be aborted by :cpp:func:`i2s_channel_abort_reading_writing` now.
+    - ADC and DAC modes are removed. They will only be supported in their own drivers and the legacy I2S driver.
 
     Breaking Changes in Usage
-    ~~~~~~~~~~~~~~~~~~~~~~~~~
+    ^^^^^^^^^^^^^^^^^^^^^^^^^
 
     To use the new I2S driver, please follow these steps:
 
-    1. Calling :cpp:func:`i2s_new_channel` to aquire the channel handles. We should specify the work role and I2S port in this step. Besides, the tx or rx channel handles will be generated by the driver. Inputting both two tx and rx handles is not necessary but at least one handle is needed. In the case of inputting both two handles, the driver will work at duplex mode, both tx and rx channel will be avaliable on a same port, and they will share the MCLK, BCLK and WS signal. But if only one of the tx or rx handle is inputted, this channel will only work in simplex mode.
+    1. Call :cpp:func:`i2s_new_channel` to acquire channel handles. We should specify the work role and I2S port in this step. Besides, the TX or RX channel handle will be generated by the driver. Inputting both two TX and RX channel handles is not necessary but at least one handle is needed. In the case of inputting both two handles, the driver will work at the duplex mode. Both TX and RX channels will be avaliable on a same port, and they will share the MCLK, BCLK and WS signal. But if only one of the TX or RX channel handle is inputted, this channel will only work in the simplex mode.
+    2. Call :func:`i2s_channel_init_std_mode`, :func:`i2s_channel_init_pdm_rx_mode`, :func:`i2s_channel_init_pdm_tx_mode` or :func:`i2s_channel_init_tdm_mode` to initialize the channel to the specified mode. Corresponding slot, clock and GPIO configurations are needed in this step.
+    3. (Optional) Call :cpp:func:`i2s_channel_register_event_callback` to register the ISR event callback functions. I2S events now can be received by the callback function synchronously, instead of from the event queue asynchronously.
+    4. Call :cpp:func:`i2s_channel_enable` to start the hardware of I2S channel. In the new driver, I2S won't start automatically after installed, and users are supposed to know clearly whether the channel has started or not.
+    5. Read or write data by :cpp:func:`i2s_channel_read` or :cpp:func:`i2s_channel_write`. Certainly, only the RX channel handle is suppoesd to be inputted in :cpp:func:`i2s_channel_read` and the TX channel handle in :cpp:func:`i2s_channel_write`.
+    6. (Optional) The slot, clock and GPIO configurations can be changed by corresponding 'reconfig' functions, but :cpp:func:`i2s_channel_disable` must be called before updating the configurations.
+    7. Call :cpp:func:`i2s_channel_disable` to stop the hardware of I2S channel.
+    8. Call :cpp:func:`i2s_del_channel` to delete and release the resources of the channel if it is not needed any more, but the channel must be disabled before deleting it.
 
-    2. Calling :func:`i2s_channel_init_std_mode`, :func:`i2s_channel_init_pdm_rx_mode`, :func:`i2s_channel_init_pdm_tx_mode` or :func:`i2s_channel_init_tdm_mode` to initialize the channel to the specified mode. Corresponding slot, clock and gpio configurations are needed in this step.
-
-    3. (Optional) Calling :cpp:func:`i2s_channel_register_event_callback` to register the ISR event callback functions. I2S events now can be received by the callback function synchronously, instead of from event queue asynchronously.
-
-    4. Calling :cpp:func:`i2s_channel_enable` to start the hardware of I2S channel. In the new driver, I2S won't start automatically after installed anymore, users are supposed to know clearly whether the channel has started or not.
-
-    5. Reading or writing data by :cpp:func:`i2s_channel_read` or :cpp:func:`i2s_channel_write`. Certainly, only rx channel handle is suppoesd to be inputted in :cpp:func:`i2s_channel_read` and tx channel handle in :cpp:func:`i2s_channel_write`.
-
-    6. (Optional) The slot, clock and gpio configurations can be changed by corresponding 'reconfig' functions, but :cpp:func:`i2s_channel_disable` must be called before updating the configurations.
-
-    7. Calling :cpp:func:`i2s_channel_disable` to stop the hardware of I2S channel.
-
-    8. Calling :cpp:func:`i2s_del_channel` to delete and release the resources of the channel if it is not needed any more, but the channel must be disabled before deleting it.
-
-Register access macros
+Register Access Macros
 ----------------------
 
 Previously, all register access macros could be used as expressions, so the following was allowed::
 
     uint32_t val = REG_SET_BITS(reg, mask);
 
-In IDF v5.0, register access macros which write or read-modify-write the register can no longer be used as expressions, and can only be used as statements. This applies to the following macros: ``REG_WRITE``, ``REG_SET_BIT``, ``REG_CLR_BIT``, ``REG_SET_BITS``, ``REG_SET_FIELD``, ``WRITE_PERI_REG``, ``CLEAR_PERI_REG_MASK``, ``SET_PERI_REG_MASK``, ``SET_PERI_REG_BITS``.
+In ESP-IDF v5.0, register access macros which write or read-modify-write the register can no longer be used as expressions, and can only be used as statements. This applies to the following macros: ``REG_WRITE``, ``REG_SET_BIT``, ``REG_CLR_BIT``, ``REG_SET_BITS``, ``REG_SET_FIELD``, ``WRITE_PERI_REG``, ``CLEAR_PERI_REG_MASK``, ``SET_PERI_REG_MASK``, ``SET_PERI_REG_BITS``.
 
 To store the value which would have been written into the register, split the operation as follows::
 
@@ -411,4 +537,4 @@ To store the value which would have been written into the register, split the op
 To get the value of the register after modification (which may be different from the value written), add an explicit read::
 
     REG_SET_BITS(reg, mask);
-    uint32_t new_val = REG_READ(reg);
+    uint32_t new_val = REG_READ(reg);
\ No newline at end of file
diff --git a/docs/zh_CN/migration-guides/release-5.x/peripherals.rst b/docs/zh_CN/migration-guides/release-5.x/peripherals.rst
index 0f56c38001..180bc75d5b 100644
--- a/docs/zh_CN/migration-guides/release-5.x/peripherals.rst
+++ b/docs/zh_CN/migration-guides/release-5.x/peripherals.rst
@@ -1 +1,540 @@
-.. include:: ../../../en/migration-guides/release-5.x/peripherals.rst
+外设
+============
+
+:link_to_translation:`en:[English]`
+
+外设时钟门控
+------------------------------
+
+与更新之前相同，外设的时钟仍由驱动处理，用户无需对外设模块的时钟门控进行设置。
+
+但是，如果用户想基于组件 ``hal`` 和 ``soc`` 开发自己的驱动，请注意时钟门控的头文件引用路径已由 ``driver/periph_ctrl.h`` 更新为 ``esp_private/periph_ctrl.h``。
+
+RTC 子系统控制
+----------------------------------
+
+RTC 控制 API 已经从 ``driver/rtc_cntl.h`` 移动到了 ``esp_private/rtc_ctrl.h``。
+
+ADC
+-----------------
+
+ADC 单次模式及连续模式驱动
+^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
+
+ADC 单次模式的驱动已更新。
+
+- 新的驱动位于组件 ``esp_adc`` 中，头文件引用路径为 ``esp_adc/adc_oneshot.h``。
+- 旧版驱动仍然可用，其头文件引用路径为 ``driver/adc.h``。
+
+对于 ADC 连续模式驱动，其位置已由组件 ``driver`` 更新为 ``esp_adc``。
+
+- 头文件引用路径由 ``driver/adc.h`` 更新为 ``esp_adc/adc_continuous.h``。
+
+但是，引用两种模式的旧版路径 ``driver/adc.h`` 会默认触发如下编译警告，可通过配置 Kconfig 选项 :ref:`CONFIG_ADC_SUPPRESS_DEPRECATE_WARN` 关闭该警告。
+
+.. code-block:: text
+
+    legacy adc driver is deprecated, please migrate to use esp_adc/adc_oneshot.h and esp_adc/adc_continuous.h for oneshot mode and continuous mode drivers respectively
+
+ADC 校准驱动
+^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
+
+ADC 校准驱动已更新。
+
+- 新的驱动位于组件 ``esp_adc`` 中，头文件引用路径为 ``esp_adc/adc_cali.h`` 和 ``esp_adc/adc_cali_scheme.h``。
+
+旧版驱动仍然可用，其头文件引用路径为 ``esp_adc_cal.h``。如果用户要使用旧版路径，需要将组件 ``esp_adc`` 添加到文件 CMakeLists.txt 的组件需求表中。
+
+默认情况下，引用路径 ``esp_adc_cal.h`` 会默认触发如下编译警告，可通过配置 Kconfig 选项 :ref:`CONFIG_ADC_CALI_SUPPRESS_DEPRECATE_WARN` 关闭该警告。
+
+.. code-block:: text
+
+    legacy adc calibration driver is deprecated, please migrate to use esp_adc/adc_cali.h and esp_adc/adc_cali_scheme.h
+
+API 更新
+^^^^^^^^^^^^^^^^^^^^^
+
+- ADC 电源管理 API ``adc_power_acquire`` 和 ``adc_power_release`` 已被移至 ``esp_private/adc_share_hw_ctrl.h``，用于内部功能。
+
+    - 更新前，由于硬件勘误表的工作原理，这两个 API 可以被用户调用。
+    - 更新后，ADC 电源管理完全由驱动在内部实现。
+    - 如果用户仍需调用这个 API，可以通过引用路径 ``esp_private/adc_share_hw_ctrl.h`` 来调用它。
+
+- 更新后， ``driver/adc2_wifi_private.h`` 已被移至 ``esp_private/adc_share_hw_ctrl.h``。
+- ``adc_unit_t`` 中的枚举 ``ADC_UNIT_BOTH``， ``ADC_UNIT_ALTER`` 及 ``ADC_UNIT_MAX`` 已被删除。
+- 由于只有部分芯片支持下列枚举的某些取值，因此将下列枚举删除。如果用户使用了不支持的取值，会造成驱动运行错误。
+
+    - 枚举 ``ADC_CHANNEL_MAX``
+    - 枚举 ``ADC_ATTEN_MAX``
+    - 枚举 ``ADC_CONV_UNIT_MAX``
+
+- ESP32 中的 API ``hall_sensor_read`` 已被删除，因此 ESP32 不再支持霍尔传感器。
+- API ``adc_set_i2s_data_source`` 和 ``adc_i2s_mode_init`` 已被弃用，相关的枚举 ``adc_i2s_source_t`` 也已被弃用，请使用 ``esp_adc/adc_continuous.h`` 进行迁移。
+
+GPIO
+----------
+
+- 之前的 Kconfig 选项 `RTCIO_SUPPORT_RTC_GPIO_DESC` 已被删除，因此数组 ``rtc_gpio_desc`` 已不可用，请使用替代数组 ``rtc_io_desc``。
+
+- 更新后，用户回调函数无法再通过读取 GPIO 中断的状态寄存器来获取用于触发中断的 GPIO 管脚的编号。但是，用户可以通过使用回调函数变量来确定该管脚编号。
+
+    - 更新前，GPIO 中断发生时，GPIO 中断状态寄存器调用用户回调函数之后，会被清空。因此，用户可以在回调函数中读取 GPIO 中断状态寄存器，以便确定触发中断的 GPIO 管脚。
+    - 但是，在调用回调函数后清空中断状态寄存器可能会导致边沿触发的中断丢失。例如，在调用用户回调函数时，如果某个边沿触发的中断 (re) 被触发，该中断会被清除，并且其注册的用户回调函数还未被处理。
+    - 更新后，GPIO 的中断状态寄存器在调用用户回调函数 **之前** 被清空。因此，用户无法读取 GPIO 中断状态寄存器来确定哪个管脚触发了中断。但是，用户可以通过回调函数变量来传递被触发的管脚编号。
+
+.. only:: SOC_SDM_SUPPORTED
+
+    Sigma-Delta 调制器
+    ---------------------------------
+
+    Sigma-Delta 调制器的驱动现已更新为 :doc:`SDM <../../api-reference/peripherals/sdm>`。
+    
+    - 新驱动中实现了工厂模式，SDM 通道都位于内部通道池中，因此用户无需手动将 SDM 通道配置到 GPIO 管脚。
+    - SDM 通道会被自动分配。
+    
+    尽管我们推荐用户使用新的驱动 API，旧版驱动仍然可用，位于头文件引用路径 ``driver/sigmadelta.h`` 中。但是，引用 ``driver/sigmadelta.h`` 会默认触发如下编译警告，可通过配置 Kconfig 选项 :ref:`CONFIG_SDM_SUPPRESS_DEPRECATE_WARN` 关闭该警告。
+    
+    .. code-block:: text
+
+        The legacy sigma-delta driver is deprecated, please use driver/sdm.h
+
+    概念与使用方法上的主要更新如下所示：
+
+    主要概念更新
+    ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
+
+    - SDM 通道名称已由 ``sigmadelta_channel_t`` 更新为 :cpp:type:`sdm_channel_handle_t`，后者为一个不透明指针。
+    - SDM 通道配置原来存放于 ``sigmadelta_config_t``，现存放于 :cpp:type:`sdm_config_t`。
+    - 旧版驱动中，用户无需为 SDM 通道设置时钟源。但是在新驱动中，用户需要在 :cpp:member:`sdm_config_t::clk_src` 为 SDM 通道设置合适的时钟源，:cpp:type:`soc_periph_sdm_clk_src_t` 中列出了可用的时钟源。
+    - 旧版驱动中，用户需要为通道设置 ``prescale``，该参数会影响调制器输出脉冲的频率。在新的驱动中，用户需要使用 :cpp:member:`sdm_config_t::sample_rate_hz` 实现该功能。
+
+    主要使用方法更新
+    ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
+
+    - 更新前，通道配置由通道分配在 :cpp:func:`sdm_new_channel` 完成。在新驱动中，只有 ``duty`` 可在运行时由 :cpp:func:`sdm_channel_set_duty` 更新。其他参数如 ``gpio number``、 ``prescale`` 只能在通道分配时进行设置。
+    - 在进行下一步通道操作前，用户应通过调用 :cpp:func:`sdm_channel_enable` 提前 **使能** 该通道。该函数有助于管理一些系统级服务，如 **电源管理**。
+
+定时器组驱动
+-----------------------------------------
+
+为统一和简化通用定时器的使用，定时器组驱动已更新为 :doc:`GPTimer <../../api-reference/peripherals/gptimer>`。
+
+尽管我们推荐使用新的驱动 API， 旧版驱动仍然可用，其头文件引用路径为 ``driver/timer.h``。但是，引用 ``driver/timer.h`` 会默认触发如下编译警告，可通过配置 Kconfig 选项 :ref:`CONFIG_GPTIMER_SUPPRESS_DEPRECATE_WARN` 关闭该警告。
+
+.. code-block:: text
+
+    legacy timer group driver is deprecated, please migrate to driver/gptimer.h
+
+概念和使用方法上的主要更新如下所示：
+
+主要概念更新
+^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
+
+-  用于识别定时器的 ``timer_group_t`` 和 ``timer_idx_t`` 已被删除。在新驱动中，定时器用参数 :cpp:type:`gptimer_handle_t` 表示。
+-  更新后，定时器的时钟源由 :cpp:type:`gptimer_clock_source_t` 定义，之前的时钟源参数 ``timer_src_clk_t`` 不再使用。
+-  更新后，定时器计数方向由 :cpp:type:`gptimer_count_direction_t` 定义，之前的计数方向参数 ``timer_count_dir_t`` 不再使用。
+-  更新后，仅支持电平触发的中断， ``timer_intr_t`` 和 ``timer_intr_mode_t`` 不再使用。
+-  更新后，通过设置标志位 :cpp:member:`gptimer_alarm_config_t::auto_reload_on_alarm`， 可以使能自动加载。 ``timer_autoreload_t`` 不再使用。
+
+主要使用方法更新
+^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
+
+-  更新后，通过从 :cpp:func:`gptimer_new_timer` 创建定时器示例可以初始化定时器。用户可以在 :cpp:type:`gptimer_config_t` 进行一些基本设置，如时钟源，分辨率和计数方向。请注意，无需在驱动安装阶段进行报警事件的特殊设置。
+-  更新后，报警事件在 :cpp:func:`gptimer_set_alarm_action` 中进行设置，参数在 :cpp:type:`gptimer_alarm_config_t` 中进行设置。
+-  更新后，通过 :cpp:func:`gptimer_get_raw_count` 设置计数数值，通过 :cpp:func:`gptimer_set_raw_count` 获取计数数值。驱动不会自动将原始数据同步到 UTC 时间戳。由于定时器的分辨率已知，用户可以自行转换数据。
+-  更新后，如果 :cpp:member:`gptimer_event_callbacks_t::on_alarm` 被设置为有效的回调函数，驱动程序也会安装中断服务。在回调函数中，用户无需配置底层寄存器，如用于“清除中断状态”，“重新使能事件”的寄存器等。因此， ``timer_group_get_intr_status_in_isr`` 与 ``timer_group_get_auto_reload_in_isr`` 这些函数不再使用。
+-  更新后，当报警事件发生时，为更新报警配置，用户可以在中断回调中调用 :cpp:func:`gptimer_set_alarm_action`，这样报警事件会被重新使能。
+-  更新后，如果用户将 :cpp:member:`gptimer_alarm_config_t::auto_reload_on_alarm` 设置为 true，报警事件将会一直被驱动程序使能。
+
+UART
+------------
+
+.. list-table::
+    :width: 700 px 
+    :header-rows: 1
+
+    * - 删除/弃用项目
+      - 替代
+      - 备注
+    * - ``uart_isr_register()``
+      - 无
+      - 更新后，UART 中断由驱动处理。
+    * - ``uart_isr_free()``
+      - 无
+      - 更新后，UART 中断由驱动处理。
+    * - :cpp:type:`uart_config_t` 中的 ``use_ref_tick`` 
+      - :cpp:member:`uart_config_t::source_clk`
+      - 选择时钟源。
+    * - ``uart_enable_pattern_det_intr()``
+      - :cpp:func:`uart_enable_pattern_det_baud_intr` 
+      - 使能模式检测中断。
+
+I2C
+-------
+
+.. list-table::
+    :width: 700 px
+    :header-rows: 1
+
+    * - 删除/弃用项目
+      - 替代
+      - 备注
+    * - ``i2c_isr_register()``
+      - 无
+      - 更新后，I2C 中断由驱动处理。
+    * - ``i2c_isr_register()`` 
+      - 无
+      - 更新后，I2C 中断由驱动处理。
+    * - ``i2c_opmode_t``
+      - 无
+      - 更新后，该项不再在 esp-idf 中使用。
+
+SPI
+---
+
+.. list-table:: 
+    :width: 700 px
+    :header-rows: 1
+
+    * - 删除/弃用项目
+      - 替代
+      - 备注
+    * - ``spi_cal_clock()``
+      - :cpp:func:`spi_get_actual_clock` 
+      - 获取 SPI 真实的工作频率。
+
+- 内部头文件 ``spi_common_internal.h`` 已被移至 ``esp_private/spi_common_internal.h``。
+
+.. only:: SOC_SDMMC_HOST_SUPPORTED
+
+    SDMMC
+    -----
+
+    .. list-table::
+        :width: 700 px 
+        :header-rows: 1
+
+        * - 删除/弃用项目
+          - 替代
+          - 备注
+        * - ``sdmmc_host_pullup_en()``
+          - 在 :cpp:member:`sdmmc_slot_config_t::flags` 设置标志位 ``SDMMC_SLOT_FLAG_INTERNAL_PULLUP``
+          - 使能内部上拉。
+
+LEDC
+-----
+
+.. list-table::
+    :width: 700 px
+    :header-rows: 1
+
+    * - 删除/弃用项目
+      - 替代
+      - 备注
+    * - :cpp:type:`ledc_timer_config_t` 中的 ``bit_num``
+      - :cpp:member:`ledc_timer_config_t::duty_resolution`
+      - 设置占空比分辨率。
+
+.. only:: SOC_PCNT_SUPPORTED
+
+    脉冲计数器 (PCNT) 驱动
+    ----------------------------------
+    
+    为统一和简化 PCNT 外设，PCNT 驱动已更新，详见 :doc:`PCNT <../../api-reference/peripherals/pcnt>`。
+    
+    尽管我们推荐使用新的驱动 API，旧版驱动仍然可用，保留在头文件引用路径 ``driver/pcnt.h`` 中。但是，引用路径 ``driver/pcnt.h`` 会默认触发如下编译警告，可通过配置 Kconfig 选项 :ref:`CONFIG_PCNT_SUPPRESS_DEPRECATE_WARN` 来关闭该警告。
+
+    .. code-block:: text
+
+        legacy pcnt driver is deprecated, please migrate to use driver/pulse_cnt.h 
+
+    主要概念和使用方法上的更新如下所示：
+
+    主要概念更新
+    ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
+
+    - 更新后， ``pcnt_port_t``、 ``pcnt_unit_t`` 和 ``pcnt_channel_t`` 这些用于识别 PCNT 单元和通道的参数已被删除。在新的驱动中，PCNT 单元由参数 :cpp:type:`pcnt_unit_handle_t` 表示，PCNT 通道由参数 :cpp:type:`pcnt_channel_handle_t` 表示，这两个参数都是不透明指针。
+    - 更新后，不再使用 ``pcnt_evt_type_t``，它们由统一的 **观察点事件** 表示。在事件回调函数 :cpp:type:`pcnt_watch_cb_t` 中，通过 :cpp:type:`pcnt_watch_event_data_t` 可以分辨不同观察点。
+    - ``pcnt_count_mode_t`` 更新为:cpp:type:`pcnt_channel_edge_action_t`， ``pcnt_ctrl_mode_t`` 更新为 :cpp:type:`pcnt_channel_level_action_t`。
+
+    主要使用方法更新
+    ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
+
+    - 更新前，PCNT 的单元配置和通道配置都通过函数 ``pcnt_unit_config`` 实现。更新后，PCNT 的单元配置通过工厂 API :cpp:func:`pcnt_new_unit` 完成，通道配置通过工厂 API :cpp:func:`pcnt_new_channel` 完成。
+    
+        - 只需配置计数范围即可初始化一个 PCNT 单元。更新后，GPIO 管脚分配通过 :cpp:func:`pcnt_new_channel` 完成。
+        - 高/低电平控制模式和上升沿/下降沿计数模式分别通过函数 :cpp:func:`pcnt_channel_set_edge_action` 和 :cpp:func:`pcnt_channel_set_level_action` 进行设置。
+
+    - ``pcnt_get_counter_value`` 更新为 :cpp:func:`pcnt_unit_get_count`。
+    - ``pcnt_counter_pause`` 更新为 :cpp:func:`pcnt_unit_stop`。
+    - ``pcnt_counter_resume`` 更新为 :cpp:func:`pcnt_unit_start`。
+    - ``pcnt_counter_clear`` 更新为 :cpp:func:`pcnt_unit_clear_count`。
+    - 更新后， ``pcnt_intr_enable`` 与 ``pcnt_intr_disable`` 已被删除。新的驱动中，通过注册时间回调函数 :cpp:func:`pcnt_unit_register_event_callbacks` 来使能中断。
+    - 更新后， ``pcnt_event_enable`` 与 ``pcnt_event_disable`` 已被删除。新的驱动中，可通过 :cpp:func:`pcnt_unit_add_watch_point` 和 :cpp:func:`pcnt_unit_remove_watch_point` 来增加/删除观察点，以使能/停用 PCNT 事件。
+    - 更新后， ``pcnt_set_event_value`` 已被删除。新的驱动中，通过 :cpp:func:`pcnt_unit_add_watch_point` 增加观察点时，也同时设置了事件的数值。
+    - 更新后， ``pcnt_get_event_value`` 与 ``pcnt_get_event_status`` 已被删除。在新的驱动中，这些信息存储在 :cpp:type:`pcnt_watch_event_data_t` 的回调函数 :cpp:type:`pcnt_watch_cb_t` 中。
+    - 更新后， ``pcnt_isr_register`` 与 ``pcnt_isr_unregister`` 已被删除，不允许注册 ISR 句柄。 用户可以通过调用:cpp:func:`pcnt_unit_register_event_callbacks` 来注册事件回调函数。
+    - 更新后， ``pcnt_set_pin`` 已被删除，新的驱动不再允许在运行时切换 GPIO 管脚。如果用户想切换为其他 GPIO 管脚，可通过:cpp:func:`pcnt_del_channel` 删除当前的 PCNT 通道，然后通过:cpp:func:`pcnt_new_channel` 安装新的 GPIO 管脚。
+    - ``pcnt_filter_enable``， ``pcnt_filter_disable`` 与 ``pcnt_set_filter_value`` 更新为 :cpp:func:`pcnt_unit_set_glitch_filter`。同时， ``pcnt_get_filter_value`` 已被删除。
+    - ``pcnt_set_mode`` 更新为 :cpp:func:`pcnt_channel_set_edge_action` 与 :cpp:func:`pcnt_channel_set_level_action`。   
+    - ``pcnt_isr_service_install``， ``pcnt_isr_service_uninstall``， ``pcnt_isr_handler_add`` 与 ``pcnt_isr_handler_remove`` 更新为 :cpp:func:`pcnt_unit_register_event_callbacks`。默认的 ISR 句柄已安装在新的驱动中。
+
+.. only:: SOC_TEMP_SENSOR_SUPPORTED
+
+    温度传感器驱动
+    ------------------------------------------------------------
+
+    温度传感器的驱动已更新，推荐用户使用新驱动。旧版驱动仍然可用，但是无法与新驱动同时使用。
+
+    新驱动的头文件引用路径为 ``driver/temperature_sensor.h``。旧版驱动仍然可用，保留在引用路径 ``driver/temp_sensor.h`` 中。但是，引用路径 ``driver/temp_sensor.h`` 会默认触发如下编译警告，可通过设置 Kconfig 选项 :ref:`CONFIG_TEMP_SENSOR_SUPPRESS_DEPRECATE_WARN` 来关闭该警告。
+
+    .. code-block:: text
+
+        legacy temperature sensor driver is deprecated, please migrate to driver/temperature_sensor.h
+
+    配置内容已更新。更新前，用户需要设置 ``clk_div`` 与 ``dac_offset``。更新后，用户仅需设置 ``tsens_range``。
+
+    温度传感器的使用过程也已更新。更新前，用户可通过 ``config->start->read_celsius`` 获取数据。更新后，用户需要通过 ``temperature_sensor_install`` 先安装温度传感器的驱动，测量完成后需卸载驱动，详情请参考 :doc:`Temperature Sensor <../../api-reference/peripherals/temp_sensor>`。
+
+.. only:: SOC_RMT_SUPPORTED
+
+    RMT 驱动
+    ----------------------
+
+    为统一和扩展 RMT 外设的使用，RMT 驱动已更新，详见 :doc:`RMT transceiver <../../api-reference/peripherals/rmt>`。
+    
+    尽管我们建议使用新的驱动 API，旧版驱动仍然可用，保留在头文件引用路径 ``driver/rmt.h``中。但是，引用路径 ``driver/rmt.h`` 会默认触发如下编译警告，可通过配置 Kconfig 选项 :ref:`CONFIG_RMT_SUPPRESS_DEPRECATE_WARN` 来关闭该警告。
+    
+    .. code-block:: text
+
+        The legacy RMT driver is deprecated, please use driver/rmt_tx.h and/or driver/rmt_rx.h
+
+    主要概念和使用方法更新如下所示：
+
+    主要概念更新
+    ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
+
+    - 更新后，用于识别硬件通道的 ``rmt_channel_t`` 已删除。在新的驱动中，RMT 通道用参数 :cpp:type:`rmt_channel_handle_t` 表示，该通道由驱动程序动态分配，而不是由用户指定。
+    - ``rmt_item32_t`` 更新为 :cpp:type:`rmt_symbol_word_t`，以避免在结构体中出现嵌套的共用体。
+    - 更新后， ``rmt_mem_t`` 已被删除，因为我们不允许用户直接访问 RMT 内存块（即 RMTMEM）。直接访问 RMTMEM 没有意义，反而会引发错误，特别是当 RMT 通道与 DMA 通道相连时。
+    - 更新后，由于 ``rmt_mem_owner_t`` 由驱动控制，而不是用户，因此 ``rmt_mem_owner_t`` 已被删除。
+    - ``rmt_source_clk_t`` 更新为 :cpp:type:`rmt_clock_source_t`，后者不支持二进制兼容。
+    - 更新后， ``rmt_data_mode_t`` 已被删除，RMT 内存访问模式配置为始终使用 Non-FIFO 和 DMA 模式。
+    - 更新后，由于驱动有独立的发送和接收通道安装函数，因此 ``rmt_mode_t`` 已被删除。
+    - 更新后， ``rmt_idle_level_t`` 已被删除，在 :cpp:member:`rmt_transmit_config_t::eot_level` 中可为发送通道设置空闲状态电平。
+    - 更新后， ``rmt_carrier_level_t`` 已被删除，可在 :cpp:member:`rmt_carrier_config_t::polarity_active_low` 设置载流子极性。
+    - 更新后， ``rmt_channel_status_t`` 与 ``rmt_channel_status_result_t`` 已被删除，不再使用。
+    - 通过 RMT 通道发送并不需要用户提供 RMT 符号，但是用户需要提供一个 RMT 编码器用来告诉驱动如何将用户数据转换成 RMT 符号。
+
+    主要使用方法更新
+    ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
+
+    - 更新后，分别通过 :cpp:func:`rmt_new_tx_channel` 和 :cpp:func:`rmt_new_rx_channel` 安装发送通道和接收通道。
+    - 更新后， ``rmt_set_clk_div`` 和 ``rmt_get_clk_div`` 已被删除。通道时钟配置只能在通道安装时完成。
+    - 更新后， ``rmt_set_rx_idle_thresh`` 和 ``rmt_get_rx_idle_thresh`` 已被删除。新驱动中，接收通道的空闲状态阈值定义为 :cpp:member:`rmt_receive_config_t::signal_range_max_ns`。
+    - 更新后， ``rmt_set_mem_block_num`` 和 ``rmt_get_mem_block_num`` 已被删除。新驱动中，内存块的数量由 :cpp:member:`rmt_tx_channel_config_t::mem_block_symbols` 与 :cpp:member:`rmt_rx_channel_config_t::mem_block_symbols` 决定。
+    - 更新后， ``rmt_set_tx_carrier`` 已被删除。新驱动使用 :cpp:func:`rmt_apply_carrier` 来设置载波动作。
+    - 更新后， ``rmt_set_mem_pd`` 和 ``rmt_get_mem_pd`` 已被删除，驱动程序自动调整内存的功率。
+    - 更新后， ``rmt_memory_rw_rst``， ``rmt_tx_memory_reset`` 和 ``rmt_rx_memory_reset`` 已被删除，驱动程序自动进行内存重置。
+    - 更新后， ``rmt_tx_start`` 和 ``rmt_rx_start`` 被合并为函数 :cpp:func:`rmt_enable`，该函数同时适用于发射通道和接收通道。
+    - 更新后， ``rmt_tx_stop`` 和 ``rmt_rx_stop`` 被合并为函数 :cpp:func:`rmt_disable`，该函数同时适用于发射通道和接收通道。
+    - 更新后， ``rmt_set_memory_owner`` 和 ``rmt_get_memory_owner`` 已被删除，驱动程序自动添加 RMT 内存保护。
+    - 更新后， ``rmt_set_tx_loop_mode`` 和 ``rmt_get_tx_loop_mode`` 已被删除。新驱动中，在 :cpp:member:`rmt_transmit_config_t::loop_count` 中设置循环模式。
+    - 更新后， ``rmt_set_source_clk`` 和 ``rmt_get_source_clk`` 已被删除。仅能在通道安装时通过 :cpp:member:`rmt_tx_channel_config_t::clk_src` 和 :cpp:member:`rmt_rx_channel_config_t::clk_src` 设置时钟源。
+    - 更新后， ``rmt_set_rx_filter`` 已被删除。新驱动中，过滤阈值定义为 :cpp:member:`rmt_receive_config_t::signal_range_min_ns`。
+    - 更新后， ``rmt_set_idle_level`` 和 ``rmt_get_idle_level`` 已被删除，可在 :cpp:member:`rmt_transmit_config_t::eot_level` 中设置发射通道的空闲状态电平。
+    - 更新后， ``rmt_set_rx_intr_en``， ``rmt_set_err_intr_en``， ``rmt_set_tx_intr_en``， ``rmt_set_tx_thr_intr_en`` 和 ``rmt_set_rx_thr_intr_en`` 已被删除。新驱动不允许用户在用户端开启/关闭中断，而是提供了回调函数。
+    - 更新后， ``rmt_set_gpio`` 和 ``rmt_set_pin`` 已被删除。新驱动不支持运行时动态切换 GPIO 管脚。
+    - 更新后， ``rmt_config`` 已被删除。新驱动中，基础配置在通道安装阶段完成。
+    - 更新后， ``rmt_isr_register`` 和 ``rmt_isr_deregister`` 已被删除，驱动程序负责分配中断。
+    - ``rmt_driver_install`` 更新为 :cpp:func:`rmt_new_tx_channel` 与 :cpp:func:`rmt_new_rx_channel`。
+    - ``rmt_driver_uninstall`` 更新为 :cpp:func:`rmt_del_channel`。
+    - 更新后， ``rmt_fill_tx_items``， ``rmt_write_items`` 和 ``rmt_write_sample`` 已被删除。新驱动中，用户需要提供一个编码器用来将用户数据“翻译”为 RMT 符号。
+    - 更新后，由于用户可以通过 :cpp:member:`rmt_tx_channel_config_t::resolution_hz` 配置通道的时钟分辨率， ``rmt_get_counter_clock`` 已被删除。
+    - ``rmt_wait_tx_done`` 更新为 :cpp:func:`rmt_tx_wait_all_done`。
+    - 更新后， ``rmt_translator_init``， ``rmt_translator_set_context`` 和 ``rmt_translator_get_context`` 已被删除。新驱动中，翻译器更新为 RMT 译码器。
+    - 更新后， ``rmt_get_ringbuf_handle`` 已被删除。新驱动程序不再使用 Ringbuffer 来保存 RMT 符号。输入数据会直接保存到用户提供的缓冲区中，这些缓冲区甚至可以直接被挂载到 DMA 链接内部。
+    - ``rmt_register_tx_end_callback`` 更新为 :cpp:func:`rmt_tx_register_event_callbacks`，用户可以在这个参数里面注册事件回调函数 :cpp:member:`rmt_tx_event_callbacks_t::on_trans_done`。
+    - 更新后， ``rmt_set_intr_enable_mask`` 和 ``rmt_clr_intr_enable_mask`` 已被删除。由于驱动程序负责处理中断，因此用户无需进行处理。
+    - ``rmt_add_channel_to_group`` 和 ``rmt_remove_channel_from_group`` 更新为 RMT 同步管理器，详见 :cpp:func:`rmt_new_sync_manager`。
+    - 更新后， ``rmt_set_tx_loop_count`` 已被删除。新驱动中，循环计数在 :cpp:member:`rmt_transmit_config_t::loop_count` 进行配置。
+    - 更新后， ``rmt_enable_tx_loop_autostop`` 已被删除。新驱动中，发射循环自动终止一直使能，用户无法进行配置。
+
+LCD
+-----
+
+- LCD 面板的初始化流程也有一些更新。更新后，:cpp:func:`esp_lcd_panel_init` 不再会自动打开显示器。用户需要调用 :cpp:func:`esp_lcd_panel_disp_on_off` 来手动打开显示器。请注意，打开显示器与打开背光是不同的。更新后，打开屏幕前，用户可以烧录一个预定义的图案，这可以避免开机复位后屏幕上的随机噪音。
+- 更新后， :cpp:func:`esp_lcd_panel_disp_off` 已被弃用，请使用 :cpp:func:`esp_lcd_panel_disp_on_off` 作为替代。
+- 更新后， ``dc_as_cmd_phase`` 已被删除，SPI LCD 驱动不再支持 9-bit 的 SPI LCD。请使用专用的 GPIO 管脚来控制 LCD D/C 线。
+- 更新后，用于注册 RGB 面板的事件回调函数已从 :cpp:type:`esp_lcd_rgb_panel_config_t` 更新为单独的 API :cpp:func:`esp_lcd_rgb_panel_register_event_callbacks`。但是，事件回调签名仍保持不变。
+- 更新后， :cpp:type:`esp_lcd_rgb_panel_config_t` 中的标志位 ``relax_on_idle`` 被重命名为 :cpp:member:`esp_lcd_rgb_panel_config_t::refresh_on_demand`，后者虽表达了同样的含义，但是其命名更有意义。
+- 更新后，如果创建 RGB LCD 时，标志位 ``refresh_on_demand`` 使能，驱动不会在 :cpp:func:`esp_lcd_panel_draw_bitmap` 中进行刷新，用户需要调用 :cpp:func:`esp_lcd_rgb_panel_refresh` 来刷新屏幕。
+- 更新后，:cpp:type:`esp_lcd_color_space_t` 已被弃用，请使用 :cpp:type:`lcd_color_space_t` 来描述色彩空间，使用 :cpp:type:`lcd_color_rgb_endian_t` 来描述 RGB 颜色的排列顺序。
+
+.. only:: SOC_MCPWM_SUPPORTED
+
+    MCPWM
+    -----
+
+    MCPWM 驱动已更新（详见 :doc:`MCPWM <../../api-reference/peripherals/mcpwm>`）。同时，旧版驱动已被弃用。
+    
+    新驱动中，每个 MCPWM 子模块相互独立，用户可以自由进行资源连接。
+    
+    尽管我们推荐使用新的驱动 API，旧版驱动仍然可用，其引用路径为 ``driver/mcpwm.h``。但是，使用旧版驱动会默认触发如下编译警告，可以通过配置 Kconfig 选项 :ref:`CONFIG_MCPWM_SUPPRESS_DEPRECATE_WARN` 来关闭该警告。
+
+    .. code-block:: text
+
+        legacy MCPWM driver is deprecated, please migrate to the new driver (include driver/mcpwm_prelude.h)
+
+    主要概念和使用方法上的更新如下所示：
+
+    主要概念更新
+    ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
+
+    更新后，MCPWM 驱动是面向对象的，大多数 MCPWM 子模块都有一个与之相关的驱动对象。驱动对象是由工厂函数创建的，如 :cpp:func:`mcpwm_new_timer`。IO 控制函数总是需要对象句柄。
+
+    旧版驱动有一个不恰当的假设，即 MCPWM 运算器应连接到不同的 MCPWM 定时器上。但是，硬件上并没有这样的限制。新驱动中，同一个 MCPWM 定时器可以连接多个运算器，这样运算器可以获得最佳的同步性能。
+
+    更新前，驱动将生成 PWM 波形的方法预设为所谓的 ``mcpwm_duty_type_t``，但是，列出的占空比模式远远不够。类似的，旧版驱动有一些预设的 ``mcpwm_deadtime_type_t`` 也没有包含所有的使用场景。更重要的是，用户通常会被占空比模式和死区时间模式的名称所迷惑。更新后，驱动没有这些限制，但是用户必须从头开始构建发生器的行为。
+
+    在旧版驱动中，通过 GPIO 管脚，软件和其他定时器模块同步 MCPWM 定时器的方法并不统一。这增加了用户的学习成本，因此新驱动统一了同步 API。
+
+    旧版驱动混淆了“故障检测器”和“故障处理器”的概念。这让用户对 API 感到非常困惑。新驱动中，故障对象只代表一个故障源，而且我们引入了一个新概念， **制动器**，来表示故障处理器。而且，新驱动支持软件故障。
+
+    旧版驱动只为获取子模块提供了回调函数，而新驱动为 MCPWM 子模块提供多种回调函数，如停止定时器，比较匹配，故障进入，紧急停止等。
+
+    - 更新后，不再使用 ``mcpwm_io_signals_t`` 和 ``mcpwm_pin_config_t``， GPIO 管脚配置被移至子模块的配置结构中。
+    - 更新后，不再使用 ``mcpwm_timer_t`` 和 ``mcpwm_generator_t``，定时器和发生器分别用 :cpp:type:`mcpwm_timer_handle_t` 和:cpp:type:`mcpwm_gen_handle_t` 表示。
+    - 更新后，不再使用 ``mcpwm_fault_signal_t`` 和 ``mcpwm_sync_signal_t``，故障和同步源分别用 :cpp:type:`mcpwm_fault_handle_t` 和:cpp:type:`mcpwm_sync_handle_t` 表示。
+    - 更新后，不再使用 ``mcpwm_capture_signal_t``，获取通道用 :cpp:type:`mcpwm_cap_channel_handle_t` 表示。
+
+    主要使用方法更新
+    ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
+
+    - ``mcpwm_gpio_init`` 和 ``mcpwm_set_pin``：GPIO 管脚配置在子模块配置中完成，例如在 :cpp:member:`mcpwm_generator_config_t::gen_gpio_num` 中设置 PWM GPIO 管脚。
+    - ``mcpwm_init``：为得到预期的 PWM 波形，用户需要至少分配一个 MCPWM 定时器和 MCPWM 运算器，然后通过调用 :cpp:func:`mcpwm_operator_connect_timer` 将二者连接起来。然后，用户需要调用如:cpp:func:`mcpwm_generator_set_actions_on_timer_event`， :cpp:func:`mcpwm_generator_set_actions_on_compare_event` 来设置发生器对不同事件的动作。
+    - ``mcpwm_group_set_resolution``：新驱动中，群组分辨率固定为最大值，通常为 80 MHz。
+    - ``mcpwm_timer_set_resolution``：MCPWM 定时器的分辨率在 :cpp:member:`mcpwm_timer_config_t::resolution_hz` 中进行设置。
+    - ``mcpwm_set_frequency``：PWM 频率由 :cpp:member:`mcpwm_timer_config_t::resolution_hz` ，:cpp:member:`mcpwm_timer_config_t::count_mode` 和:cpp:member:`mcpwm_timer_config_t::period_ticks` 决定。
+    - ``mcpwm_set_duty``：为设置 PWM 占空比，用户应调用 :cpp:func:`mcpwm_comparator_set_compare_value` 来改变比较器的阈值。
+    - ``mcpwm_set_duty_type``：新驱动中没有预设的占空比模式，通过设置不同的发生器行为，如 :cpp:func:`mcpwm_generator_set_actions_on_timer_event`，来配置占空比模式。
+    - ``mcpwm_set_signal_high`` 和 ``mcpwm_set_signal_low`` 更新为 :cpp:func:`mcpwm_generator_set_force_level`。新驱动中，这是通过为发生器设置力作用来实现的，而不是在后台将占空比改为 0% 或 100%。
+    - ``mcpwm_start`` 和 ``mcpwm_stop`` 更新为 :cpp:func:`mcpwm_timer_start_stop`。用户可以用更多的模式来启动和停止 MCPWM 定时器，详见 :cpp:type:`mcpwm_timer_start_stop_cmd_t`。
+    - ``mcpwm_carrier_init`` 更新为 :cpp:func:`mcpwm_operator_apply_carrier`。
+    - ``mcpwm_carrier_enable`` 与 ``mcpwm_carrier_disable``：通过检查载波设置结构 :cpp:type:`mcpwm_carrier_config_t` 是否为空集来自动使能和停用载波子模块。
+    - ``mcpwm_carrier_set_period`` 更新为 :cpp:member:`mcpwm_carrier_config_t::frequency_hz`。
+    - ``mcpwm_carrier_set_duty_cycle`` 更新为 :cpp:member:`mcpwm_carrier_config_t::duty_cycle`。
+    - ``mcpwm_carrier_oneshot_mode_enable`` 更新为 :cpp:member:`mcpwm_carrier_config_t::first_pulse_duration_us`。
+    - 更新后， ``mcpwm_carrier_oneshot_mode_disable`` 被删除。硬件不支持停用第一个载波脉冲（即一次性脉冲）。
+    - ``mcpwm_carrier_output_invert`` 更新为 :cpp:member:`mcpwm_carrier_config_t::invert_before_modulate` 和 :cpp:member:`mcpwm_carrier_config_t::invert_after_modulate`。
+    - ``mcpwm_deadtime_enable`` 与 ``mcpwm_deadtime_disable`` 更新为 :cpp:func:`mcpwm_generator_set_dead_time`。
+    - ``mcpwm_fault_init`` 更新为 :cpp:func:`mcpwm_new_gpio_fault`。
+    - ``mcpwm_fault_set_oneshot_mode`` 与 ``mcpwm_fault_set_cyc_mode`` 更新为 :cpp:func:`mcpwm_operator_set_brake_on_fault` 与 :cpp:func:`mcpwm_generator_set_actions_on_brake_event`。
+    - 由于 ``mcpwm_capture_enable`` 与 :cpp:func:`mcpwm_capture_enable_channel` 重复，因此在更新后被删除。
+    - 由于 ``mcpwm_capture_disable`` 与 :cpp:func:`mcpwm_capture_capture_disable_channel` 重复，因此在更新后被删除。
+    - ``mcpwm_capture_enable_channel`` 与 ``mcpwm_capture_disable_channel`` 更新为 :cpp:func:`mcpwm_capture_channel_enable` 与 :cpp:func:`mcpwm_capture_channel_disable`。
+    - ``mcpwm_capture_signal_get_value`` 与 ``mcpwm_capture_signal_get_edge``：通过 :cpp:type:`mcpwm_capture_event_data_t`，获取事件回调函数中提供了计时器的数值和边缘电平。只有获取事件发生时，获取数据才有意义，提供单一的 API 来获取捕获数据是没有意义的。
+    - 由于 ``mcpwm_sync_enable`` 与 :cpp:func:`mcpwm_sync_configure` 重复，因此更新后被删除。
+    - ``mcpwm_sync_configure`` 更新为 :cpp:func:`mcpwm_timer_set_phase_on_sync`。
+    - ``mcpwm_sync_disable`` 相当于将 :cpp:member:`mcpwm_timer_sync_phase_config_t::sync_src` 设置为 ``NULL``。
+    - ``mcpwm_set_timer_sync_output`` 更新为 :cpp:func:`mcpwm_new_timer_sync_src`。
+    - ``mcpwm_timer_trigger_soft_sync`` 更新为 :cpp:func:`mcpwm_soft_sync_activate`。
+    - ``mcpwm_sync_invert_gpio_synchro`` 与设置 :cpp:member:`mcpwm_gpio_sync_src_config_t::active_neg` 功能相同。
+    - 更新后， ``mcpwm_isr_register`` 已被删除。用户可以注册不同的事件回调函数来替代其功能，例如，可以使用 :cpp:func:`mcpwm_capture_channel_register_event_callbacks` 注册获取事件注册函数。
+
+.. only:: SOC_DEDICATED_GPIO_SUPPORTED
+
+    专用的 GPIO 驱动
+    -------------------------------------
+
+    - 更新后，所有与专用 GPIO 管脚相关的底层 (LL) 函数从 ``cpu_ll.h`` 中被移至 ``dedic_gpio_cpu_ll.h``，并重新命名。
+
+.. only:: SOC_I2S_SUPPORTED
+
+    I2S 驱动
+    -----------------------
+
+    旧版 I2S 驱动在支持 ESP32-C3 和 ESP32-S3 新功能时暴露了很多缺点，为解决这些缺点，I2S 驱动已更新（请参考:doc:`I2S Driver <../../api-reference/peripherals/i2s>`）。用户可以通过引用不同 I2S 模式对应的头文件来使用新版驱动的 API，如 :component_file:`driver/include/driver/i2s_std.h`， :component_file:`driver/include/driver/i2s_pdm.h` 以及 :component_file:`driver/include/driver/i2s_tdm.h`。 
+    
+    为保证前向兼容，旧版驱动的 API 仍然在 :component_file:`driver/deprecated/driver/i2s.h` 中可用。但使用旧版 API 会触发编译警告，该警告可通过配置 Kconfig 选项 :ref:`CONFIG_I2S_SUPPRESS_DEPRECATE_WARN` 来关闭。
+    
+    以下是更新后的 I2S 文件概况。
+
+    .. figure:: ../../../_static/diagrams/i2s/i2s_file_structure.png
+        :align: center
+        :alt: I2S File Structure
+
+    主要概念更新
+    ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
+
+    独立的发送通道和接收通道
+    """"""""""""""""""""""""""""""""""""""""""""""""""""""""
+
+    更新后，I2S 驱动的最小控制单元是发送/接收通道，而不是整个 I2S 控制器（控制器包括多个通道）。
+
+    - 用户可以分别控制同一个 I2S 控制器的发送通道和接收通道，即可以通过配置实现分别开启和关闭发送通道和接收通道。
+    - :c:type:`i2s_chan_handle_t` 句柄类型用于唯一地识别 I2S 通道。所有的 API 都需要该通道句柄，用户需要对这些通道句柄进行维护。
+    - 对于 ESP32-C3 和 ESP32-S3，同一个控制器中的发送通道和接收通道可以配置为不同的时钟或不同的模式。
+    - 但是对于 ESP32 和 ESP32-S2， 同一个控制器中的发送通道和接收通道共享某些硬件资源。因此，配置可能会造成一个通道影响同一个控制器中的另一个通道。
+    - 通过将 :cpp:enumerator:`i2s_port_t::I2S_NUM_AUTO` 设置为 I2S 端口 ID，驱动会搜索可用的发送/接收通道，之后通道会被自动注册到可用的 I2S 控制器上。但是，驱动仍然支持将通道注册到一个特定的端口上。
+    - 为区分发送/接收通道和声音通道，在更新后的驱动中，“通道 (channel)”一词仅代表发送/接收通道，用“声道 (slot)”来表示声音通道。
+
+    I2S 模式分类
+    """"""""""""""""""""""""""""""""
+
+    I2S 通信模式包括以下三种模式，请注意：
+
+    - **标准模式**：标准模式通常包括两个声道，支持 Philip，MSB 和 PCM（短帧同步）格式，详见 :component_file:`driver/include/driver/i2s_std.h`。
+    - **PDM模式**：PDM 模式仅支持两个声道，16 bit 数据位宽，但是 PDM TX 和 PDM RX 的配置略有不同。对于 PDM TX，采样率可通过 :cpp:member:`i2s_pdm_tx_clk_config_t::sample_rate` 进行设置，其时钟频率取决于上采样的配置。对于 PDM RX，采样率可通过 :cpp:member:`i2s_pdm_rx_clk_config_t::sample_rate` 进行设置，其时钟频率取决于下采样的配置，详见 :component_file:`driver/include/driver/i2s_pdm.h`。
+    - **TDM 模式**：TDM 模式可支持高达 16 声道，该模式可工作在 Philip，MSB，PCM（短帧同步）和PCM（长帧同步）格式下，详见 :component_file:`driver/include/driver/i2s_tdm.h`。
+
+    在某个模式下分配新通道时，必须通过相应的函数初始化这个通道。我们强烈建议使用辅助宏来生成默认配置，以避免默认值被改动。
+
+    独立的声道配置和时钟配置
+    """"""""""""""""""""""""""""""""""""""""""""""""""""
+
+    可以单独进行声道配置和时钟配置。
+
+    - 通过调用 :cpp:func:`i2s_channel_init_std_mode`， :cpp:func:`i2s_channel_init_pdm_rx_mode`， :cpp:func:`i2s_channel_init_pdm_tx_mode` 或:cpp:func:`i2s_channel_init_tdm_mode` 初始化声道/时钟/GPIO 管脚配置。
+    - 通过调用 :cpp:func:`i2s_channel_reconfig_std_slot`， :cpp:func:`i2s_channel_reconfig_pdm_rx_slot`， :cpp:func:`i2s_channel_reconfig_pdm_tx_slot` 或 :cpp:func:`i2s_channel_reconfig_tdm_slot` 可以在初始化之后改变声道配置。
+    - 通过调用 :cpp:func:`i2s_channel_reconfig_std_clock`， :cpp:func:`i2s_channel_reconfig_pdm_rx_clock`， :cpp:func:`i2s_channel_reconfig_pdm_tx_clock` 或 :cpp:func:`i2s_channel_reconfig_tdm_clock` 可以在初始化之后改变时钟配置。
+    - 通过调用 :cpp:func:`i2s_channel_reconfig_std_gpio`， :cpp:func:`i2s_channel_reconfig_pdm_rx_gpio`， :cpp:func:`i2s_channel_reconfig_pdm_tx_gpio` 或 :cpp:func:`i2s_channel_reconfig_tdm_gpio` 可以在初始化之后改变 GPIO 管脚配置。
+
+    Misc
+    """"
+    
+    - 更新后，I2S 驱动利用状态和状态机避免在错误状态下调用 API。
+    - 更新后，ADC 和 DAC 模式已被删除，只有它们各自专用的驱动及 I2S 旧版驱动还支持这两种模式。
+
+    主要使用方法更新
+    ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
+
+    请参考以下步骤使用更新后的 I2S 驱动：
+
+    1. 通过调用 :cpp:func:`i2s_new_channel` 来获取通道句柄。我们应该在此步骤中指定外设为主机还是从机以及 I2S 端口。此外，驱动负责生成发送通道或接收通道的句柄。不需要同时输入发送通道和接收通道句柄，但需要输入至少一个句柄。输入两个句柄时，驱动会工作在双工模式。在同一端口上，发送通道和接收通道同时可用，并且共享 MCLK，BCLK 和 WS 信号。如果只输入了发送通道句柄或接收通道句柄，该通道只能工作在单工模式。
+    2. 通过调用 :func:`i2s_channel_init_std_mode`， :func:`i2s_channel_init_pdm_rx_mode`， :func:`i2s_channel_init_pdm_tx_mode` 或 :func:`i2s_channel_init_tdm_mode` 将通道初始化为指定模式。进行相应的声道、时钟和 GPIO 管脚配置。
+    3. （可选）通过调用 :cpp:func:`i2s_channel_register_event_callback` 注册 ISR 事件回调函数。I2S 事件由回调函数同步接收，而不是从事件队列中异步接收。
+    4. 通过调用 :cpp:func:`i2s_channel_enable` 来开启 I2S 通道的硬件资源。在更新后的驱动中，I2S 在安装后不会再自动开启，用户需要确定通道是否已经开启。
+    5. 分别通过 :cpp:func:`i2s_channel_read` 和 :cpp:func:`i2s_channel_write` 来读取和写入数据。当然，在 :cpp:func:`i2s_channel_read` 中只能输入接收通道句柄，在 :cpp:func:`i2s_channel_write` 中只能输入发送通道句柄。   
+    6. （可选）通过相应的 'reconfig' 函数可以更改声道、时钟和 GPIO 管脚配置，但是更改配置前必须调用 :cpp:func:`i2s_channel_disable`。
+    7. 通过调用 :cpp:func:`i2s_channel_disable` 可以停止使用 I2S 通道的硬件资源。
+    8. 不再使用某通道时，通过调用 :cpp:func:`i2s_del_channel` 可以删除和释放该通道资源，但是删除之前必须先停用该通道。
+    
+用于访问寄存器的宏
+---------------------------------------------
+
+更新前，所有用于访问寄存器的宏都可以作为表达式来使用，所以以下命令是允许的::
+
+    uint32_t val = REG_SET_BITS(reg, mask);
+
+在 ESP-IDF v5.0 中，用于写入或读取-修改-写入寄存器的宏不能再作为表达式使用，而只能作为语句使用，这适用于以下宏： ``REG_WRITE``， ``REG_SET_BIT``， ``REG_CLR_BIT``， ``REG_SET_BITS``， ``REG_SET_FIELD``， ``WRITE_PERI_REG``， ``CLEAR_PERI_REG_MASK``， ``SET_PERI_REG_MASK``， ``SET_PERI_REG_BITS``。
+
+为存储要写入寄存器的值，请按以下步骤完成操作::
+
+    uint32_t new_val = REG_READ(reg) | mask;
+    REG_WRITE(reg, new_val);
+
+要获得修改后的寄存器的值（该值可能与写入的值不同），要增加一个显示的读取命令::
+
+    REG_SET_BITS(reg, mask);
+    uint32_t new_val = REG_READ(reg);
\ No newline at end of file

From eee5085281bccade9117136c76a2870ecb29b532 Mon Sep 17 00:00:00 2001
From: Armando <douyiwen@espressif.com>
Date: Tue, 13 Sep 2022 11:35:13 +0800
Subject: [PATCH 446/665] ci: use adc dedicated test runners for adc tests

---
 .gitlab/ci/target-test.yml                    | 40 +++++++++++++++++++
 .../legacy_adc_driver/pytest_legacy_adc.py    |  2 +-
 .../esp_adc/test_apps/adc/pytest_adc.py       |  4 +-
 pytest.ini                                    |  1 +
 4 files changed, 44 insertions(+), 3 deletions(-)

diff --git a/.gitlab/ci/target-test.yml b/.gitlab/ci/target-test.yml
index cc588b04a7..d244bc6a77 100644
--- a/.gitlab/ci/target-test.yml
+++ b/.gitlab/ci/target-test.yml
@@ -228,6 +228,14 @@ component_ut_pytest_esp32_generic:
     - build_pytest_components_esp32
   tags: [ esp32, generic ]
 
+component_ut_pytest_esp32_adc:
+  extends:
+    - .pytest_components_dir_template
+    - .rules:test:component_ut-esp32
+  needs:
+    - build_pytest_components_esp32
+  tags: [ esp32, adc ]
+
 component_ut_pytest_esp32_ip101:
   extends:
     - .pytest_components_dir_template
@@ -268,6 +276,14 @@ component_ut_pytest_esp32s2_generic:
     - build_pytest_components_esp32s2
   tags: [ esp32s2, generic ]
 
+component_ut_pytest_esp32s2_adc:
+  extends:
+    - .pytest_components_dir_template
+    - .rules:test:component_ut-esp32s2
+  needs:
+    - build_pytest_components_esp32s2
+  tags: [ esp32s2, adc ]
+
 component_ut_pytest_esp32s2_flash_multi:
   extends:
     - .pytest_components_dir_template
@@ -284,6 +300,14 @@ component_ut_pytest_esp32s3_generic:
     - build_pytest_components_esp32s3
   tags: [ esp32s3, generic ]
 
+component_ut_pytest_esp32s3_adc:
+  extends:
+    - .pytest_components_dir_template
+    - .rules:test:component_ut-esp32s3
+  needs:
+    - build_pytest_components_esp32s3
+  tags: [ esp32s3, adc ]
+
 component_ut_pytest_esp32s3_octal_psram:
   extends:
     - .pytest_components_dir_template
@@ -324,6 +348,14 @@ component_ut_pytest_esp32c2_generic:
     - build_pytest_components_esp32c2
   tags: [ esp32c2, generic, xtal_40mhz ]
 
+component_ut_pytest_esp32c2_adc:
+  extends:
+    - .pytest_components_dir_template
+    - .rules:test:component_ut-esp32c2
+  needs:
+    - build_pytest_components_esp32c2
+  tags: [ esp32c2, adc ]
+
 component_ut_pytest_esp32c2_xtal_26mhz:
   extends:
     - .pytest_components_dir_template
@@ -340,6 +372,14 @@ component_ut_pytest_esp32c3_generic:
     - build_pytest_components_esp32c3
   tags: [ esp32c3, generic ]
 
+component_ut_pytest_esp32c3_adc:
+  extends:
+    - .pytest_components_dir_template
+    - .rules:test:component_ut-esp32c3
+  needs:
+    - build_pytest_components_esp32c3
+  tags: [ esp32c3, adc ]
+
 component_ut_pytest_esp32c3_flash_encryption:
   extends:
     - .pytest_components_dir_template
diff --git a/components/driver/test_apps/legacy_adc_driver/pytest_legacy_adc.py b/components/driver/test_apps/legacy_adc_driver/pytest_legacy_adc.py
index 9718e7ecee..881f8e0f6b 100644
--- a/components/driver/test_apps/legacy_adc_driver/pytest_legacy_adc.py
+++ b/components/driver/test_apps/legacy_adc_driver/pytest_legacy_adc.py
@@ -10,7 +10,7 @@ from pytest_embedded import Dut
 @pytest.mark.esp32s3
 @pytest.mark.esp32c3
 @pytest.mark.esp32c2
-@pytest.mark.generic
+@pytest.mark.adc
 @pytest.mark.parametrize(
     'config',
     [
diff --git a/components/esp_adc/test_apps/adc/pytest_adc.py b/components/esp_adc/test_apps/adc/pytest_adc.py
index 6bbeb4d5fa..bf7d2fb093 100644
--- a/components/esp_adc/test_apps/adc/pytest_adc.py
+++ b/components/esp_adc/test_apps/adc/pytest_adc.py
@@ -7,10 +7,10 @@ from pytest_embedded import Dut
 
 @pytest.mark.esp32
 @pytest.mark.esp32s2
-@pytest.mark.esp32c3
 @pytest.mark.esp32s3
+@pytest.mark.esp32c3
 @pytest.mark.esp32c2
-@pytest.mark.generic
+@pytest.mark.adc
 @pytest.mark.parametrize('config', [
     'iram_safe',
     'release',
diff --git a/pytest.ini b/pytest.ini
index 18a3d1222c..5ea8072872 100644
--- a/pytest.ini
+++ b/pytest.ini
@@ -62,6 +62,7 @@ markers =
   MSPI_F4R8: runner with Quad Flash and Octal PSRAM
   MSPI_F4R4: runner with Quad Flash and Quad PSRAM
   test_jtag_arm: runner where the chip is accessible through JTAG as well
+  adc: ADC related tests should run on adc runners
 
   # multi-dut markers
   multi_dut_generic: tests should be run on generic runners, at least have two duts connected.

From 7be7a3e996058117308234a4e7f821b1288d5809 Mon Sep 17 00:00:00 2001
From: Armando <douyiwen@espressif.com>
Date: Tue, 13 Sep 2022 11:39:12 +0800
Subject: [PATCH 447/665] esp_adc: added comments to c3 test thresh, also sync
 to legacy tests

---
 .../legacy_adc_driver/main/test_legacy_adc.c         | 12 +++---------
 .../esp_adc/test_apps/adc/main/test_common_adc.h     |  4 ++--
 2 files changed, 5 insertions(+), 11 deletions(-)

diff --git a/components/driver/test_apps/legacy_adc_driver/main/test_legacy_adc.c b/components/driver/test_apps/legacy_adc_driver/main/test_legacy_adc.c
index c635e9d518..d877a1d661 100644
--- a/components/driver/test_apps/legacy_adc_driver/main/test_legacy_adc.c
+++ b/components/driver/test_apps/legacy_adc_driver/main/test_legacy_adc.c
@@ -27,14 +27,14 @@
 
 #elif CONFIG_IDF_TARGET_ESP32S2
 #define ADC_TEST_LOW_VAL         0
-#define ADC_TEST_LOW_THRESH      25
+#define ADC_TEST_LOW_THRESH      35
 
 #define ADC_TEST_HIGH_VAL        8191
 #define ADC_TEST_HIGH_THRESH     10
 
 #elif CONFIG_IDF_TARGET_ESP32C3
 #define ADC_TEST_LOW_VAL         0
-#define ADC_TEST_LOW_THRESH      50
+#define ADC_TEST_LOW_THRESH      60     //This is due to ADC2 accuracy is not as good as ADC1, and also we use weak pulldown
 
 #define ADC_TEST_HIGH_VAL        4095
 #define ADC_TEST_HIGH_THRESH     10
@@ -48,17 +48,11 @@
 
 #elif CONFIG_IDF_TARGET_ESP32C2
 #define ADC_TEST_LOW_VAL         2147
-#define ADC_TEST_LOW_THRESH      50
+#define ADC_TEST_LOW_THRESH      100
 
 #define ADC_TEST_HIGH_VAL        4095
 #define ADC_TEST_HIGH_THRESH     0
 
-#elif CONFIG_IDF_TARGET_ESP32H2
-#define ADC_TEST_LOW_VAL         2147
-#define ADC_TEST_LOW_THRESH      50
-
-#define ADC_TEST_HIGH_VAL        4095
-#define ADC_TEST_HIGH_THRESH     0
 #endif
 
 //ADC Channels
diff --git a/components/esp_adc/test_apps/adc/main/test_common_adc.h b/components/esp_adc/test_apps/adc/main/test_common_adc.h
index 740c1093cc..99b80a0eb1 100644
--- a/components/esp_adc/test_apps/adc/main/test_common_adc.h
+++ b/components/esp_adc/test_apps/adc/main/test_common_adc.h
@@ -72,7 +72,7 @@ void test_adc_calibration_deinit(adc_cali_handle_t handle);
 
 #elif CONFIG_IDF_TARGET_ESP32C3
 #define ADC_TEST_LOW_VAL         0
-#define ADC_TEST_LOW_THRESH      60
+#define ADC_TEST_LOW_THRESH      60     //This is due to ADC2 accuracy is not as good as ADC1, and also we use weak pulldown
 
 #define ADC_TEST_HIGH_VAL        4095
 #define ADC_TEST_HIGH_VAL_DMA    4095
@@ -88,7 +88,7 @@ void test_adc_calibration_deinit(adc_cali_handle_t handle);
 
 #elif CONFIG_IDF_TARGET_ESP32C2
 #define ADC_TEST_LOW_VAL         2147
-#define ADC_TEST_LOW_THRESH      50
+#define ADC_TEST_LOW_THRESH      100
 
 #define ADC_TEST_HIGH_VAL        4095
 #define ADC_TEST_HIGH_THRESH     0

From 28aff8d08bd412e1369dfc4f687310cbe4a6cb7d Mon Sep 17 00:00:00 2001
From: Armando <douyiwen@espressif.com>
Date: Wed, 14 Sep 2022 19:00:52 +0800
Subject: [PATCH 448/665] ci: add adc test pattern

---
 .gitlab/ci/dependencies/dependencies.yml |   1 +
 .gitlab/ci/rules.yml                     | 300 +++++++++++++++++++++++
 .gitlab/ci/target-test.yml               |  10 +-
 3 files changed, 306 insertions(+), 5 deletions(-)

diff --git a/.gitlab/ci/dependencies/dependencies.yml b/.gitlab/ci/dependencies/dependencies.yml
index 71dbe58a7f..11ccd47784 100644
--- a/.gitlab/ci/dependencies/dependencies.yml
+++ b/.gitlab/ci/dependencies/dependencies.yml
@@ -131,6 +131,7 @@ build:integration_test:
       - sdio      # UT_044, UT_045
       - usb       # USB Device & Host tests
       - spi_multi # UT_C2_SPI_DUAL
+      - adc       # component_ut_pytest_esp32x_adc
   patterns:
     - "{0}-{1}-{2}"
     - "{0}-{2}"
diff --git a/.gitlab/ci/rules.yml b/.gitlab/ci/rules.yml
index 70ab941386..264599334a 100644
--- a/.gitlab/ci/rules.yml
+++ b/.gitlab/ci/rules.yml
@@ -233,8 +233,16 @@
 .patterns-unit_test-spi_multi: &patterns-unit_test-spi_multi
   - "components/esp_serial_slave_link/**/*"
   - "components/driver/**/*"
+  - "components/hal/**/*"
   - "examples/peripherals/spi_slave*/**/*"
 
+# for jobs: component_ut_pytest_esp32x_adc:
+.patterns-component_ut-adc: &patterns-component_ut-adc
+  - "components/esp_adc/**/*"
+  - "components/driver/**/*"
+  - "components/hal/**/*"
+  - "components/esp_hw_support/**/*"
+  - "components/efuse/**/*"
 
 ##############
 # if anchors #
@@ -513,6 +521,8 @@
       changes: *patterns-build_system
     - <<: *if-dev-push
       changes: *patterns-component_ut
+    - <<: *if-dev-push
+      changes: *patterns-component_ut-adc
 
 .rules:build:component_ut-esp32:
   rules:
@@ -532,6 +542,8 @@
       changes: *patterns-build_system
     - <<: *if-dev-push
       changes: *patterns-component_ut
+    - <<: *if-dev-push
+      changes: *patterns-component_ut-adc
 
 .rules:build:component_ut-esp32c2:
   rules:
@@ -547,6 +559,8 @@
       changes: *patterns-build_components
     - <<: *if-dev-push
       changes: *patterns-build_system
+    - <<: *if-dev-push
+      changes: *patterns-component_ut-adc
 
 .rules:build:component_ut-esp32c3:
   rules:
@@ -565,6 +579,8 @@
       changes: *patterns-build_system
     - <<: *if-dev-push
       changes: *patterns-component_ut
+    - <<: *if-dev-push
+      changes: *patterns-component_ut-adc
 
 .rules:build:component_ut-esp32h2:
   rules:
@@ -583,6 +599,8 @@
       changes: *patterns-build_system
     - <<: *if-dev-push
       changes: *patterns-component_ut
+    - <<: *if-dev-push
+      changes: *patterns-component_ut-adc
 
 .rules:build:component_ut-esp32s2:
   rules:
@@ -601,6 +619,8 @@
       changes: *patterns-build_system
     - <<: *if-dev-push
       changes: *patterns-component_ut
+    - <<: *if-dev-push
+      changes: *patterns-component_ut-adc
 
 .rules:build:component_ut-esp32s3:
   rules:
@@ -619,6 +639,8 @@
       changes: *patterns-build_system
     - <<: *if-dev-push
       changes: *patterns-component_ut
+    - <<: *if-dev-push
+      changes: *patterns-component_ut-adc
 
 .rules:build:custom_test:
   rules:
@@ -1011,6 +1033,8 @@
       changes: *patterns-build_system
     - <<: *if-dev-push
       changes: *patterns-component_ut
+    - <<: *if-dev-push
+      changes: *patterns-component_ut-adc
     - <<: *if-dev-push
       changes: *patterns-custom_test
     - <<: *if-dev-push
@@ -1236,6 +1260,19 @@
     - <<: *if-dev-push
       changes: *patterns-component_ut
 
+.rules:test:component_ut-esp32-adc:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-component_ut
+    - <<: *if-label-component_ut_esp32
+    - <<: *if-label-target_test
+    - <<: *if-dev-push
+      changes: *patterns-component_ut-adc
+
 .rules:test:component_ut-esp32-bt:
   rules:
     - <<: *if-revert-branch
@@ -1312,6 +1349,19 @@
     - <<: *if-label-component_ut_esp32c2
     - <<: *if-label-unit_test_esp32c2
 
+.rules:test:component_ut-esp32c2-adc:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-component_ut
+    - <<: *if-label-component_ut_esp32c2
+    - <<: *if-label-target_test
+    - <<: *if-dev-push
+      changes: *patterns-component_ut-adc
+
 .rules:test:component_ut-esp32c2-bt:
   rules:
     - <<: *if-revert-branch
@@ -1393,6 +1443,19 @@
     - <<: *if-dev-push
       changes: *patterns-component_ut
 
+.rules:test:component_ut-esp32c3-adc:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-component_ut
+    - <<: *if-label-component_ut_esp32c3
+    - <<: *if-label-target_test
+    - <<: *if-dev-push
+      changes: *patterns-component_ut-adc
+
 .rules:test:component_ut-esp32c3-bt:
   rules:
     - <<: *if-revert-branch
@@ -1474,6 +1537,19 @@
     - <<: *if-dev-push
       changes: *patterns-component_ut
 
+.rules:test:component_ut-esp32h2-adc:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-component_ut
+    - <<: *if-label-component_ut_esp32h2
+    - <<: *if-label-target_test
+    - <<: *if-dev-push
+      changes: *patterns-component_ut-adc
+
 .rules:test:component_ut-esp32h2-bt:
   rules:
     - <<: *if-revert-branch
@@ -1555,6 +1631,19 @@
     - <<: *if-dev-push
       changes: *patterns-component_ut
 
+.rules:test:component_ut-esp32s2-adc:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-component_ut
+    - <<: *if-label-component_ut_esp32s2
+    - <<: *if-label-target_test
+    - <<: *if-dev-push
+      changes: *patterns-component_ut-adc
+
 .rules:test:component_ut-esp32s2-bt:
   rules:
     - <<: *if-revert-branch
@@ -1636,6 +1725,19 @@
     - <<: *if-dev-push
       changes: *patterns-component_ut
 
+.rules:test:component_ut-esp32s3-adc:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-component_ut
+    - <<: *if-label-component_ut_esp32s3
+    - <<: *if-label-target_test
+    - <<: *if-dev-push
+      changes: *patterns-component_ut-adc
+
 .rules:test:component_ut-esp32s3-bt:
   rules:
     - <<: *if-revert-branch
@@ -1715,6 +1817,17 @@
     - <<: *if-dev-push
       changes: *patterns-custom_test
 
+.rules:test:custom_test-esp32-adc:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-custom_test
+    - <<: *if-label-custom_test_esp32
+    - <<: *if-label-target_test
+
 .rules:test:custom_test-esp32-bt:
   rules:
     - <<: *if-revert-branch
@@ -1790,6 +1903,17 @@
       when: never
     - <<: *if-label-custom_test_esp32c2
 
+.rules:test:custom_test-esp32c2-adc:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-custom_test
+    - <<: *if-label-custom_test_esp32c2
+    - <<: *if-label-target_test
+
 .rules:test:custom_test-esp32c2-bt:
   rules:
     - <<: *if-revert-branch
@@ -1869,6 +1993,17 @@
     - <<: *if-dev-push
       changes: *patterns-custom_test
 
+.rules:test:custom_test-esp32c3-adc:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-custom_test
+    - <<: *if-label-custom_test_esp32c3
+    - <<: *if-label-target_test
+
 .rules:test:custom_test-esp32c3-bt:
   rules:
     - <<: *if-revert-branch
@@ -1948,6 +2083,17 @@
     - <<: *if-dev-push
       changes: *patterns-custom_test
 
+.rules:test:custom_test-esp32h2-adc:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-custom_test
+    - <<: *if-label-custom_test_esp32h2
+    - <<: *if-label-target_test
+
 .rules:test:custom_test-esp32h2-bt:
   rules:
     - <<: *if-revert-branch
@@ -2027,6 +2173,17 @@
     - <<: *if-dev-push
       changes: *patterns-custom_test
 
+.rules:test:custom_test-esp32s2-adc:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-custom_test
+    - <<: *if-label-custom_test_esp32s2
+    - <<: *if-label-target_test
+
 .rules:test:custom_test-esp32s2-bt:
   rules:
     - <<: *if-revert-branch
@@ -2106,6 +2263,17 @@
     - <<: *if-dev-push
       changes: *patterns-custom_test
 
+.rules:test:custom_test-esp32s3-adc:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-custom_test
+    - <<: *if-label-custom_test_esp32s3
+    - <<: *if-label-target_test
+
 .rules:test:custom_test-esp32s3-bt:
   rules:
     - <<: *if-revert-branch
@@ -2187,6 +2355,17 @@
     - <<: *if-dev-push
       changes: *patterns-example_test
 
+.rules:test:example_test-esp32-adc:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-example_test
+    - <<: *if-label-example_test_esp32
+    - <<: *if-label-target_test
+
 .rules:test:example_test-esp32-bt:
   rules:
     - <<: *if-revert-branch
@@ -2279,6 +2458,17 @@
       when: never
     - <<: *if-label-example_test_esp32c2
 
+.rules:test:example_test-esp32c2-adc:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-example_test
+    - <<: *if-label-example_test_esp32c2
+    - <<: *if-label-target_test
+
 .rules:test:example_test-esp32c2-bt:
   rules:
     - <<: *if-revert-branch
@@ -2368,6 +2558,17 @@
     - <<: *if-dev-push
       changes: *patterns-example_test
 
+.rules:test:example_test-esp32c3-adc:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-example_test
+    - <<: *if-label-example_test_esp32c3
+    - <<: *if-label-target_test
+
 .rules:test:example_test-esp32c3-bt:
   rules:
     - <<: *if-revert-branch
@@ -2466,6 +2667,17 @@
     - <<: *if-dev-push
       changes: *patterns-example_test
 
+.rules:test:example_test-esp32h2-adc:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-example_test
+    - <<: *if-label-example_test_esp32h2
+    - <<: *if-label-target_test
+
 .rules:test:example_test-esp32h2-bt:
   rules:
     - <<: *if-revert-branch
@@ -2555,6 +2767,17 @@
     - <<: *if-dev-push
       changes: *patterns-example_test
 
+.rules:test:example_test-esp32s2-adc:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-example_test
+    - <<: *if-label-example_test_esp32s2
+    - <<: *if-label-target_test
+
 .rules:test:example_test-esp32s2-bt:
   rules:
     - <<: *if-revert-branch
@@ -2644,6 +2867,17 @@
     - <<: *if-dev-push
       changes: *patterns-example_test
 
+.rules:test:example_test-esp32s3-adc:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-example_test
+    - <<: *if-label-example_test_esp32s3
+    - <<: *if-label-target_test
+
 .rules:test:example_test-esp32s3-bt:
   rules:
     - <<: *if-revert-branch
@@ -2765,6 +2999,17 @@
     - <<: *if-dev-push
       changes: *patterns-unit_test
 
+.rules:test:unit_test-esp32-adc:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-target_test
+    - <<: *if-label-unit_test
+    - <<: *if-label-unit_test_esp32
+
 .rules:test:unit_test-esp32-bt:
   rules:
     - <<: *if-revert-branch
@@ -2844,6 +3089,17 @@
       when: never
     - <<: *if-label-unit_test_esp32c2
 
+.rules:test:unit_test-esp32c2-adc:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-target_test
+    - <<: *if-label-unit_test
+    - <<: *if-label-unit_test_esp32c2
+
 .rules:test:unit_test-esp32c2-bt:
   rules:
     - <<: *if-revert-branch
@@ -2927,6 +3183,17 @@
     - <<: *if-dev-push
       changes: *patterns-unit_test
 
+.rules:test:unit_test-esp32c3-adc:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-target_test
+    - <<: *if-label-unit_test
+    - <<: *if-label-unit_test_esp32c3
+
 .rules:test:unit_test-esp32c3-bt:
   rules:
     - <<: *if-revert-branch
@@ -3010,6 +3277,17 @@
     - <<: *if-dev-push
       changes: *patterns-unit_test
 
+.rules:test:unit_test-esp32h2-adc:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-target_test
+    - <<: *if-label-unit_test
+    - <<: *if-label-unit_test_esp32h2
+
 .rules:test:unit_test-esp32h2-bt:
   rules:
     - <<: *if-revert-branch
@@ -3093,6 +3371,17 @@
     - <<: *if-dev-push
       changes: *patterns-unit_test
 
+.rules:test:unit_test-esp32s2-adc:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-target_test
+    - <<: *if-label-unit_test
+    - <<: *if-label-unit_test_esp32s2
+
 .rules:test:unit_test-esp32s2-bt:
   rules:
     - <<: *if-revert-branch
@@ -3176,6 +3465,17 @@
     - <<: *if-dev-push
       changes: *patterns-unit_test
 
+.rules:test:unit_test-esp32s3-adc:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-target_test
+    - <<: *if-label-unit_test
+    - <<: *if-label-unit_test_esp32s3
+
 .rules:test:unit_test-esp32s3-bt:
   rules:
     - <<: *if-revert-branch
diff --git a/.gitlab/ci/target-test.yml b/.gitlab/ci/target-test.yml
index d244bc6a77..6f82490889 100644
--- a/.gitlab/ci/target-test.yml
+++ b/.gitlab/ci/target-test.yml
@@ -231,7 +231,7 @@ component_ut_pytest_esp32_generic:
 component_ut_pytest_esp32_adc:
   extends:
     - .pytest_components_dir_template
-    - .rules:test:component_ut-esp32
+    - .rules:test:component_ut-esp32-adc
   needs:
     - build_pytest_components_esp32
   tags: [ esp32, adc ]
@@ -279,7 +279,7 @@ component_ut_pytest_esp32s2_generic:
 component_ut_pytest_esp32s2_adc:
   extends:
     - .pytest_components_dir_template
-    - .rules:test:component_ut-esp32s2
+    - .rules:test:component_ut-esp32s2-adc
   needs:
     - build_pytest_components_esp32s2
   tags: [ esp32s2, adc ]
@@ -303,7 +303,7 @@ component_ut_pytest_esp32s3_generic:
 component_ut_pytest_esp32s3_adc:
   extends:
     - .pytest_components_dir_template
-    - .rules:test:component_ut-esp32s3
+    - .rules:test:component_ut-esp32s3-adc
   needs:
     - build_pytest_components_esp32s3
   tags: [ esp32s3, adc ]
@@ -351,7 +351,7 @@ component_ut_pytest_esp32c2_generic:
 component_ut_pytest_esp32c2_adc:
   extends:
     - .pytest_components_dir_template
-    - .rules:test:component_ut-esp32c2
+    - .rules:test:component_ut-esp32c2-adc
   needs:
     - build_pytest_components_esp32c2
   tags: [ esp32c2, adc ]
@@ -375,7 +375,7 @@ component_ut_pytest_esp32c3_generic:
 component_ut_pytest_esp32c3_adc:
   extends:
     - .pytest_components_dir_template
-    - .rules:test:component_ut-esp32c3
+    - .rules:test:component_ut-esp32c3-adc
   needs:
     - build_pytest_components_esp32c3
   tags: [ esp32c3, adc ]

From 3c5c108fa825c6dfc1c7366ced7ce29021059123 Mon Sep 17 00:00:00 2001
From: Kapil Gupta <kapil.gupta@espressif.com>
Date: Fri, 16 Sep 2022 10:58:03 +0530
Subject: [PATCH 449/665] wpa_supplicat: Use same channel as found in WPS scan
 for WPS connect

---
 components/wpa_supplicant/esp_supplicant/src/esp_wps.c | 1 +
 1 file changed, 1 insertion(+)

diff --git a/components/wpa_supplicant/esp_supplicant/src/esp_wps.c b/components/wpa_supplicant/esp_supplicant/src/esp_wps.c
index 40b08a343f..9304c910f4 100644
--- a/components/wpa_supplicant/esp_supplicant/src/esp_wps.c
+++ b/components/wpa_supplicant/esp_supplicant/src/esp_wps.c
@@ -1576,6 +1576,7 @@ wifi_wps_scan_done(void *arg, STATUS status)
         os_memcpy(wifi_config.sta.bssid, sm->bssid, ETH_ALEN);
         os_memcpy(wifi_config.sta.ssid, (char *)sm->ssid[0], sm->ssid_len[0]);
         wifi_config.sta.bssid_set = 1;
+        wifi_config.sta.channel = sm->channel;
         wpa_printf(MSG_INFO, "WPS: connecting to %s, bssid=" MACSTR,
                    (char *)sm->ssid[0], MAC2STR(wifi_config.sta.bssid));
         esp_wifi_set_config(0, &wifi_config);

From 07ebc527d5667fcae3f6e35d63f7602b59c2cdaf Mon Sep 17 00:00:00 2001
From: Xu Si Yu <xusiyu@espressif.com>
Date: Wed, 17 Aug 2022 10:57:39 +0800
Subject: [PATCH 450/665] openthread:add openthread CI

---
 .gitlab/ci/build.yml                         |   8 +
 .gitlab/ci/dependencies/dependencies.yml     |  13 ++
 .gitlab/ci/rules.yml                         |  28 +++
 .gitlab/ci/target-test.yml                   |  11 +
 examples/openthread/.build-test-rules.yml    |   4 +
 examples/openthread/ot_br/sdkconfig.ci.br    |   0
 examples/openthread/ot_br/sdkconfig.defaults |   1 -
 examples/openthread/ot_ci_function.py        | 222 ++++++++++++++++++
 examples/openthread/ot_cli/sdkconfig.ci.cli  |   3 +
 examples/openthread/ot_rcp/sdkconfig.ci.rcp  |   3 +
 examples/openthread/pytest_otbr.py           | 223 +++++++++++++++++++
 pytest.ini                                   |   1 +
 12 files changed, 516 insertions(+), 1 deletion(-)
 create mode 100644 examples/openthread/ot_br/sdkconfig.ci.br
 create mode 100644 examples/openthread/ot_ci_function.py
 create mode 100644 examples/openthread/ot_cli/sdkconfig.ci.cli
 create mode 100644 examples/openthread/ot_rcp/sdkconfig.ci.rcp
 create mode 100644 examples/openthread/pytest_otbr.py

diff --git a/.gitlab/ci/build.yml b/.gitlab/ci/build.yml
index 990b1495f0..1cc046d2c9 100644
--- a/.gitlab/ci/build.yml
+++ b/.gitlab/ci/build.yml
@@ -155,6 +155,14 @@ build_pytest_examples_esp32c2:
     IDF_TARGET: esp32c2
     TEST_DIR: examples
 
+build_pytest_examples_esp32h2:
+  extends:
+    - .build_pytest_template
+    - .rules:build:example_test-esp32h2
+  variables:
+    IDF_TARGET: esp32h2
+    TEST_DIR: examples
+
 build_pytest_components_esp32:
   extends:
     - .build_pytest_template
diff --git a/.gitlab/ci/dependencies/dependencies.yml b/.gitlab/ci/dependencies/dependencies.yml
index 71dbe58a7f..7e0f261dad 100644
--- a/.gitlab/ci/dependencies/dependencies.yml
+++ b/.gitlab/ci/dependencies/dependencies.yml
@@ -157,6 +157,19 @@ build:integration_test:
     - "build:example_test"
     - build:target_test
 
+# For i154 runners
+"test:example_test-i154":
+  patterns:
+    - "target_test-i154"
+  labels:
+    - target_test
+    - example_test
+  included_in:
+    - "build:example_test-esp32h2"
+    - "build:example_test-esp32s3"
+    - "build:example_test"
+    - build:target_test
+
 # due to the lack of runners, c2 tests will only be triggered by label
 "test:{0}-esp32c2":
   matrix:
diff --git a/.gitlab/ci/rules.yml b/.gitlab/ci/rules.yml
index 70ab941386..706f4b3819 100644
--- a/.gitlab/ci/rules.yml
+++ b/.gitlab/ci/rules.yml
@@ -79,6 +79,14 @@
 
   - "components/**/*"
 
+.patterns-target_test-i154: &patterns-target_test-i154
+  - "components/esp_netif/**/*"
+  - "components/esp_phy/**/*"
+  - "components/ieee802154/**/*"
+  - "components/lwip/**/*"
+  - "examples/common_components/iperf/**/*"
+  - "examples/openthread/**/*"
+
 .patterns-integration_test: &patterns-integration_test
   - "tools/ci/python_packages/gitlab_api.py"
   - "tools/ci/integration_test/**/*"
@@ -781,6 +789,8 @@
       changes: *patterns-example_test-usb
     - <<: *if-dev-push
       changes: *patterns-example_test-wifi
+    - <<: *if-dev-push
+      changes: *patterns-target_test-i154
 
 .rules:build:example_test-esp32:
   rules:
@@ -884,6 +894,8 @@
       changes: *patterns-example_test-usb
     - <<: *if-dev-push
       changes: *patterns-example_test-wifi
+    - <<: *if-dev-push
+      changes: *patterns-target_test-i154
 
 .rules:build:example_test-esp32s2:
   rules:
@@ -936,6 +948,8 @@
       changes: *patterns-example_test-usb
     - <<: *if-dev-push
       changes: *patterns-example_test-wifi
+    - <<: *if-dev-push
+      changes: *patterns-target_test-i154
 
 .rules:build:integration_test:
   rules:
@@ -1025,6 +1039,8 @@
       changes: *patterns-example_test-wifi
     - <<: *if-dev-push
       changes: *patterns-integration_test
+    - <<: *if-dev-push
+      changes: *patterns-target_test-i154
     - <<: *if-dev-push
       changes: *patterns-unit_test
     - <<: *if-dev-push
@@ -2718,6 +2734,18 @@
     - <<: *if-dev-push
       changes: *patterns-example_test-wifi
 
+.rules:test:example_test-i154:
+  rules:
+    - <<: *if-revert-branch
+      when: never
+    - <<: *if-protected
+    - <<: *if-label-build-only
+      when: never
+    - <<: *if-label-example_test
+    - <<: *if-label-target_test
+    - <<: *if-dev-push
+      changes: *patterns-target_test-i154
+
 .rules:test:host_test:
   rules:
     - <<: *if-revert-branch
diff --git a/.gitlab/ci/target-test.yml b/.gitlab/ci/target-test.yml
index cc588b04a7..096ac51479 100644
--- a/.gitlab/ci/target-test.yml
+++ b/.gitlab/ci/target-test.yml
@@ -356,6 +356,17 @@ component_ut_pytest_esp32c3_flash_multi:
     - build_pytest_components_esp32c3
   tags: [ esp32c3, flash_mutli ]
 
+example_test_pytest_openthread_br:
+  extends:
+    - .pytest_examples_dir_template
+    - .rules:test:example_test-i154
+  needs:
+    - build_pytest_examples_esp32s3
+    - build_pytest_examples_esp32h2
+  tags:
+    - esp32h2
+    - i154_multi_dut
+
 .pytest_test_apps_dir_template:
   extends: .pytest_template
   variables:
diff --git a/examples/openthread/.build-test-rules.yml b/examples/openthread/.build-test-rules.yml
index 374b79845a..c357600b06 100644
--- a/examples/openthread/.build-test-rules.yml
+++ b/examples/openthread/.build-test-rules.yml
@@ -5,6 +5,10 @@ examples/openthread/ot_br:
     - if: IDF_TARGET == "esp32c2"
       temporary: true
       reason: target esp32c2 is not supported yet
+  disable_test:
+    - if: IDF_TARGET in ["esp32", "esp32c3", "esp32s2"]
+      temporary: true
+      reason: only test on esp32s3
 
 examples/openthread/ot_cli:
   enable:
diff --git a/examples/openthread/ot_br/sdkconfig.ci.br b/examples/openthread/ot_br/sdkconfig.ci.br
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/examples/openthread/ot_br/sdkconfig.defaults b/examples/openthread/ot_br/sdkconfig.defaults
index e8dddfb481..369bdb00f6 100644
--- a/examples/openthread/ot_br/sdkconfig.defaults
+++ b/examples/openthread/ot_br/sdkconfig.defaults
@@ -17,7 +17,6 @@ CONFIG_PARTITION_TABLE_MD5=y
 #
 # mbedTLS
 #
-
 CONFIG_MBEDTLS_CMAC_C=y
 CONFIG_MBEDTLS_SSL_PROTO_DTLS=y
 CONFIG_MBEDTLS_KEY_EXCHANGE_ECJPAKE=y
diff --git a/examples/openthread/ot_ci_function.py b/examples/openthread/ot_ci_function.py
new file mode 100644
index 0000000000..b71e7f19e7
--- /dev/null
+++ b/examples/openthread/ot_ci_function.py
@@ -0,0 +1,222 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: Unlicense OR CC0-1.0
+# !/usr/bin/env python3
+# this file defines some functions for testing cli and br under pytest framework
+
+import re
+import subprocess
+import time
+from typing import Tuple, Union
+
+import netifaces
+import pexpect
+from pytest_embedded_idf.dut import IdfDut
+
+
+def reset_thread(dut:IdfDut) -> None:
+    time.sleep(1)
+    dut.write('factoryreset')
+    time.sleep(3)
+    dut.expect('OpenThread attached to netif', timeout=10)
+    dut.write(' ')
+    dut.write('state')
+
+
+# config thread
+def config_thread(dut:IdfDut, model:str, dataset:str='0') -> Union[str, None]:
+    if model == 'random':
+        dut.write('dataset init new')
+        dut.expect('Done', timeout=2)
+        dut.write('dataset commit active')
+        dut.expect('Done', timeout=2)
+        dut.write('ifconfig up')
+        dut.expect('Done', timeout=2)
+        dut.write('dataset active -x')          # get dataset
+        dut_data = dut.expect(r'\n(\w{212})\r', timeout=5)[1].decode()
+        return str(dut_data)
+    if model == 'appointed':
+        tmp = 'dataset set active ' + str(dataset)
+        dut.write(tmp)
+        dut.expect('Done', timeout=2)
+        dut.write('ifconfig up')
+        dut.expect('Done', timeout=2)
+        return None
+    return None
+
+
+# get the mleid address of the thread
+def get_mleid_addr(dut:IdfDut) -> str:
+    dut_adress = ''
+    clean_buffer(dut)
+    dut.write('ipaddr mleid')
+    dut_adress = dut.expect(r'\n((?:\w+:){7}\w+)\r', timeout=5)[1].decode()
+    return dut_adress
+
+
+# get the rloc address of the thread
+def get_rloc_addr(dut:IdfDut) -> str:
+    dut_adress = ''
+    clean_buffer(dut)
+    dut.write('ipaddr rloc')
+    dut_adress = dut.expect(r'\n((?:\w+:){7}\w+)\r', timeout=5)[1].decode()
+    return dut_adress
+
+
+# get the linklocal address of the thread
+def get_linklocal_addr(dut:IdfDut) -> str:
+    dut_adress = ''
+    clean_buffer(dut)
+    dut.write('ipaddr linklocal')
+    dut_adress = dut.expect(r'\n((?:\w+:){7}\w+)\r', timeout=5)[1].decode()
+    return dut_adress
+
+
+# get the global unicast address of the thread:
+def get_global_unicast_addr(dut:IdfDut, br:IdfDut) -> str:
+    dut_adress = ''
+    clean_buffer(br)
+    br.write('br omrprefix')
+    omrprefix = br.expect(r'\n((?:\w+:){4}):/\d+\r', timeout=5)[1].decode()
+    clean_buffer(dut)
+    dut.write('ipaddr')
+    dut_adress = dut.expect(r'(%s(?:\w+:){3}\w+)\r' % str(omrprefix), timeout=5)[1].decode()
+    return dut_adress
+
+
+# start thread
+def start_thread(dut:IdfDut) -> str:
+    role = ''
+    dut.write('thread start')
+    tmp = dut.expect(r'Role detached -> (\w+)\W', timeout=20)[0]
+    role = re.findall(r'Role detached -> (\w+)\W', str(tmp))[0]
+    return role
+
+
+# config br and cli manually
+def form_network_using_manual_configuration(leader:IdfDut, child:IdfDut, leader_name:str, thread_dataset_model:str,
+                                            thread_dataset:str, wifi:IdfDut, wifi_ssid:str, wifi_psk:str) -> str:
+    time.sleep(3)
+    leader.expect('OpenThread attached to netif', timeout=10)
+    leader.write(' ')
+    leader.write('state')
+    child.expect('OpenThread attached to netif', timeout=10)
+    child.write(' ')
+    child.write('state')
+    reset_thread(leader)
+    reset_thread(child)
+    leader.write('channel 12')
+    leader.expect('Done', timeout=2)
+    child.write('channel 12')
+    child.expect('Done', timeout=2)
+    res = '0000'
+    if wifi_psk != '0000':
+        res = connect_wifi(wifi, wifi_ssid, wifi_psk, 10)[0]
+    leader_data = ''
+    if thread_dataset_model == 'random':
+        leader_data = str(config_thread(leader, 'random'))
+    else:
+        config_thread(leader, 'appointed', thread_dataset)
+    if leader_name == 'br':
+        leader.write('bbr enable')
+        leader.expect('Done', timeout=2)
+    role = start_thread(leader)
+    assert role == 'leader'
+    if thread_dataset_model == 'random':
+        config_thread(child, 'appointed', leader_data)
+    else:
+        config_thread(child, 'appointed', thread_dataset)
+    if leader_name != 'br':
+        child.write('bbr enable')
+        child.expect('Done', timeout=2)
+    role = start_thread(child)
+    assert role == 'child'
+    return res
+
+
+# ping of thread
+def ot_ping(dut:IdfDut, target:str, times:int) -> Tuple[int, int]:
+    command = 'ping ' + str(target) + ' 0 ' + str(times)
+    dut.write(command)
+    transmitted = dut.expect(r'(\d+) packets transmitted', timeout=30)[1].decode()
+    tx_count = int(transmitted)
+    received = dut.expect(r'(\d+) packets received', timeout=30)[1].decode()
+    rx_count = int(received)
+    return tx_count, rx_count
+
+
+# connect Wi-Fi
+def connect_wifi(dut:IdfDut, ssid:str, psk:str, nums:int) -> Tuple[str, int]:
+    clean_buffer(dut)
+    ip_address = ''
+    information = ''
+    for order in range(1, nums):
+        dut.write('wifi connect -s ' + str(ssid) + ' -p ' + str(psk))
+        tmp = dut.expect(pexpect.TIMEOUT, timeout=5)
+        ip_address = re.findall(r'sta ip: (\w+.\w+.\w+.\w+),', str(tmp))[0]
+        information = dut.expect(r'wifi sta (\w+ \w+ \w+)\W', timeout=5)[1].decode()
+        if information == 'is connected successfully':
+            break
+    assert information == 'is connected successfully'
+    return ip_address, order
+
+
+def reset_host_interface() -> None:
+    interface_name = get_host_interface_name()
+    flag = False
+    try:
+        command = 'ifconfig ' + interface_name + ' down'
+        subprocess.call(command, shell=True, timeout=5)
+        time.sleep(10)
+        command = 'ifconfig ' + interface_name + ' up'
+        subprocess.call(command, shell=True, timeout=10)
+        time.sleep(20)
+        flag = True
+    finally:
+        time.sleep(10)
+        assert flag
+
+
+def set_interface_sysctl_options() -> None:
+    interface_name = get_host_interface_name()
+    flag = False
+    try:
+        command = 'sysctl -w net/ipv6/conf/' + interface_name + '/accept_ra=2'
+        subprocess.call(command, shell=True, timeout=5)
+        time.sleep(1)
+        command = 'sysctl -w net/ipv6/conf/' + interface_name + '/accept_ra_rt_info_max_plen=128'
+        subprocess.call(command, shell=True, timeout=5)
+        time.sleep(5)
+        flag = True
+    finally:
+        time.sleep(5)
+        assert flag
+
+
+def init_interface_ipv6_address() -> None:
+    interface_name = get_host_interface_name()
+    flag = False
+    try:
+        command = 'ip -6 route | grep ' + interface_name + " | grep ra | awk {'print $1'} | xargs -I {} ip -6 route del {}"
+        subprocess.call(command, shell=True, timeout=5)
+        time.sleep(0.5)
+        subprocess.call(command, shell=True, timeout=5)
+        time.sleep(1)
+        command = 'ip -6 address show dev ' + interface_name + \
+            " scope global | grep 'inet6' | awk {'print $2'} | xargs -I {} ip -6 addr del {} dev " + interface_name
+        subprocess.call(command, shell=True, timeout=5)
+        time.sleep(1)
+        flag = True
+    finally:
+        time.sleep(5)
+        assert flag
+
+
+def get_host_interface_name() -> str:
+    interfaces = netifaces.interfaces()
+    interface_name = [s for s in interfaces if 'wl' in s][0]
+    return str(interface_name)
+
+
+def clean_buffer(dut:IdfDut) -> None:
+    str_length = str(len(dut.expect(pexpect.TIMEOUT, timeout=0.1)))
+    dut.expect(r'[\s\S]{%s}' % str(str_length), timeout=10)
diff --git a/examples/openthread/ot_cli/sdkconfig.ci.cli b/examples/openthread/ot_cli/sdkconfig.ci.cli
new file mode 100644
index 0000000000..3151ae4eaf
--- /dev/null
+++ b/examples/openthread/ot_cli/sdkconfig.ci.cli
@@ -0,0 +1,3 @@
+CONFIG_IDF_TARGET="esp32h2"
+CONFIG_IDF_TARGET_ESP32H2=y
+CONFIG_IDF_TARGET_ESP32H2_BETA_VERSION_2=y
diff --git a/examples/openthread/ot_rcp/sdkconfig.ci.rcp b/examples/openthread/ot_rcp/sdkconfig.ci.rcp
new file mode 100644
index 0000000000..98376e6808
--- /dev/null
+++ b/examples/openthread/ot_rcp/sdkconfig.ci.rcp
@@ -0,0 +1,3 @@
+CONFIG_OPENTHREAD_UART_PIN_MANUAL=y
+CONFIG_OPENTHREAD_UART_RX_PIN=4
+CONFIG_OPENTHREAD_UART_TX_PIN=5
diff --git a/examples/openthread/pytest_otbr.py b/examples/openthread/pytest_otbr.py
new file mode 100644
index 0000000000..2130183641
--- /dev/null
+++ b/examples/openthread/pytest_otbr.py
@@ -0,0 +1,223 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: Unlicense OR CC0-1.0
+# !/usr/bin/env python3
+
+
+import os.path
+import re
+import socket
+import struct
+import subprocess
+import time
+from typing import Tuple
+
+import ot_ci_function as ocf
+import pytest
+from pytest_embedded_idf.dut import IdfDut
+
+# This file contains the test scripts for Thread:
+
+# Case 1: Thread network formation and attaching
+#         A Thread Border Router forms a Thread network, a Thread device attaches to it, then test ping connection between them.
+
+# Case 2: Bidirectional IPv6 connectivity
+#         Test IPv6 ping connection between Thread device and Linux Host (via Thread Border Router).
+
+# Case 3: Multicast forwarding from Wi-Fi to Thread network
+#         Thread device joins the multicast group, then test group communication from Wi-Fi to Thread network.
+
+# Case 4: Multicast forwarding from Thread to Wi-Fi network
+#         Linux Host joins the multicast group, test group communication from Thread to Wi-Fi network.
+
+
+@pytest.fixture(name='Init_interface')
+def fixture_Init_interface() -> bool:
+    ocf.init_interface_ipv6_address()
+    ocf.reset_host_interface()
+    ocf.set_interface_sysctl_options()
+    return True
+
+
+# Case 1: Thread network formation and attaching
+@pytest.mark.esp32s3
+@pytest.mark.esp32h2
+@pytest.mark.i154_multi_dut
+@pytest.mark.flaky(reruns=2, reruns_delay=10)
+@pytest.mark.parametrize(
+    'port, config, count, app_path, beta_target, target', [
+        ('/dev/USB_BR|/dev/USB_CLI|/dev/USB_RCP', 'br|cli|rcp', 3,
+         f'{os.path.join(os.path.dirname(__file__), "ot_br")}'
+         f'|{os.path.join(os.path.dirname(__file__), "ot_cli")}'
+         f'|{os.path.join(os.path.dirname(__file__), "ot_rcp")}',
+         'esp32s3|esp32h2beta2|esp32h2beta2', 'esp32s3|esp32h2|esp32h2'),
+    ],
+    indirect=True,
+)
+def test_thread_connect(dut:Tuple[IdfDut, IdfDut]) -> None:
+    br = dut[0]
+    cli  = dut[1]
+
+    dataset = '-1'
+    ocf.form_network_using_manual_configuration(br, cli, 'br', 'random', dataset, br, 'OTCITE', '0000')
+    time.sleep(1)
+    flag = False
+    try:
+        cli_mleid_addr = ocf.get_mleid_addr(cli)
+        br_mleid_addr = ocf.get_mleid_addr(br)
+        rx_nums = ocf.ot_ping(cli, br_mleid_addr, 5)[1]
+        assert rx_nums != 0
+        rx_nums = ocf.ot_ping(br, cli_mleid_addr, 5)[1]
+        assert rx_nums != 0
+        flag = True
+    finally:
+        br.write('factoryreset')
+        cli.write('factoryreset')
+        time.sleep(3)
+        assert flag
+
+
+# Case 2: Bidirectional IPv6 connectivity
+@pytest.mark.esp32s3
+@pytest.mark.esp32h2
+@pytest.mark.i154_multi_dut
+@pytest.mark.flaky(reruns=5, reruns_delay=10)
+@pytest.mark.parametrize(
+    'port, config, count, app_path, beta_target, target', [
+        ('/dev/USB_BR|/dev/USB_CLI|/dev/USB_RCP', 'br|cli|rcp', 3,
+         f'{os.path.join(os.path.dirname(__file__), "ot_br")}'
+         f'|{os.path.join(os.path.dirname(__file__), "ot_cli")}'
+         f'|{os.path.join(os.path.dirname(__file__), "ot_rcp")}',
+         'esp32s3|esp32h2beta2|esp32h2beta2', 'esp32s3|esp32h2|esp32h2'),
+    ],
+    indirect=True,
+)
+def test_Bidirectional_IPv6_connectivity(Init_interface:bool, dut: Tuple[IdfDut, IdfDut]) -> None:
+    br = dut[0]
+    cli  = dut[1]
+    assert Init_interface
+
+    dataset = '-1'
+    ocf.form_network_using_manual_configuration(br, cli, 'br', 'random', dataset, br, 'OTCITE', 'otcitest888')
+    time.sleep(5)
+    cli_global_unicast_addr = ocf.get_global_unicast_addr(cli, br)
+    flag = False
+    try:
+        command = 'ping ' + str(cli_global_unicast_addr) + ' -c 10'
+        out_bytes = subprocess.check_output(command, shell=True, timeout=60)
+        out_str = out_bytes.decode('utf-8')
+        role = re.findall(r' (\d+)%', str(out_str))[0]
+        assert role != '100'
+        interface_name = ocf.get_host_interface_name()
+        command = 'ifconfig ' + interface_name
+        out_bytes = subprocess.check_output(command, shell=True, timeout=5)
+        out_str = out_bytes.decode('utf-8')
+        host_global_unicast_addr = re.findall(r'inet6 ((?:\w+:){7}\w+)  prefixlen 64  scopeid 0x0<global>', str(out_str))
+        rx_nums = 0
+        for ip_addr in host_global_unicast_addr:
+            txrx_nums = ocf.ot_ping(cli, str(ip_addr), 5)
+            rx_nums = rx_nums + int(txrx_nums[1])
+        assert rx_nums != 0
+        flag = True
+    finally:
+        br.write('factoryreset')
+        cli.write('factoryreset')
+        time.sleep(3)
+        assert flag
+
+
+# Case 3: Multicast forwarding from Wi-Fi to Thread network
+@pytest.mark.esp32s3
+@pytest.mark.esp32h2
+@pytest.mark.i154_multi_dut
+@pytest.mark.flaky(reruns=5, reruns_delay=10)
+@pytest.mark.parametrize(
+    'port, config, count, app_path, beta_target, target', [
+        ('/dev/USB_BR|/dev/USB_CLI|/dev/USB_RCP', 'br|cli|rcp', 3,
+         f'{os.path.join(os.path.dirname(__file__), "ot_br")}'
+         f'|{os.path.join(os.path.dirname(__file__), "ot_cli")}'
+         f'|{os.path.join(os.path.dirname(__file__), "ot_rcp")}',
+         'esp32s3|esp32h2beta2|esp32h2beta2', 'esp32s3|esp32h2|esp32h2'),
+    ],
+    indirect=True,
+)
+def test_multicast_forwarding_A(Init_interface:bool, dut: Tuple[IdfDut, IdfDut]) -> None:
+    br = dut[0]
+    cli  = dut[1]
+    assert Init_interface
+
+    dataset = '-1'
+    ocf.form_network_using_manual_configuration(br, cli, 'br', 'random', dataset, br, 'OTCITE', 'otcitest888')
+    time.sleep(5)
+    flag = False
+    try:
+        br.write('bbr')
+        br.expect('server16', timeout=2)
+        cli.write('mcast join ff04::125')
+        cli.expect('Done', timeout=2)
+        time.sleep(1)
+        interface_name = ocf.get_host_interface_name()
+        command = 'ping -I ' + str(interface_name) + ' -t 64 ff04::125 -c 10'
+        out_bytes = subprocess.check_output(command, shell=True, timeout=60)
+        out_str = out_bytes.decode('utf-8')
+        role = re.findall(r' (\d+)%', str(out_str))[0]
+        assert role != '100'
+        flag = True
+    finally:
+        br.write('factoryreset')
+        cli.write('factoryreset')
+        time.sleep(3)
+        assert flag
+
+
+# Case 4: Multicast forwarding from Thread to Wi-Fi network
+@pytest.mark.esp32s3
+@pytest.mark.esp32h2
+@pytest.mark.i154_multi_dut
+@pytest.mark.flaky(reruns=5, reruns_delay=5)
+@pytest.mark.parametrize(
+    'port, config, count, app_path, beta_target, target', [
+        ('/dev/USB_BR|/dev/USB_CLI|/dev/USB_RCP', 'br|cli|rcp', 3,
+         f'{os.path.join(os.path.dirname(__file__), "ot_br")}'
+         f'|{os.path.join(os.path.dirname(__file__), "ot_cli")}'
+         f'|{os.path.join(os.path.dirname(__file__), "ot_rcp")}',
+         'esp32s3|esp32h2beta2|esp32h2beta2', 'esp32s3|esp32h2|esp32h2'),
+    ],
+    indirect=True,
+)
+def test_multicast_forwarding_B(Init_interface:bool, dut: Tuple[IdfDut, IdfDut]) -> None:
+    br = dut[0]
+    cli  = dut[1]
+    assert Init_interface
+
+    dataset = '-1'
+    ocf.form_network_using_manual_configuration(br, cli, 'br', 'random', dataset, br, 'OTCITE', 'otcitest888')
+    time.sleep(5)
+    br.write('bbr')
+    br.expect('server16', timeout=2)
+    interface_name = ocf.get_host_interface_name()
+    if_index = socket.if_nametoindex(interface_name)
+    sock = socket.socket(socket.AF_INET6, socket.SOCK_DGRAM)
+    sock.bind(('::', 5090))
+    sock.setsockopt(
+        socket.IPPROTO_IPV6, socket.IPV6_JOIN_GROUP,
+        struct.pack('16si', socket.inet_pton(socket.AF_INET6, 'ff04::125'),
+                    if_index))
+    time.sleep(1)
+    cli.write('udp open')
+    cli.expect('Done', timeout=2)
+    cli.write('udp send ff04::125 5090 hello')
+    cli.expect('Done', timeout=2)
+    data = b''
+    try:
+        print('The host start to receive message!')
+        sock.settimeout(5)
+        data = (sock.recvfrom(1024))[0]
+        print('The host has received message!')
+    except socket.error:
+        print('The host did not received message!')
+    finally:
+        sock.close()
+        br.write('factoryreset')
+        cli.write('factoryreset')
+        time.sleep(3)
+    assert data == b'hello'
diff --git a/pytest.ini b/pytest.ini
index 18a3d1222c..7178904e65 100644
--- a/pytest.ini
+++ b/pytest.ini
@@ -64,6 +64,7 @@ markers =
   test_jtag_arm: runner where the chip is accessible through JTAG as well
 
   # multi-dut markers
+  i154_multi_dut: tests should be used for i154, such as openthread.
   multi_dut_generic: tests should be run on generic runners, at least have two duts connected.
 
   # host_test markers

From c63ec6cf085ef7005ad5ee98ff3761d0fe87e3fc Mon Sep 17 00:00:00 2001
From: Marek Fiala <marek.fiala@espressif.com>
Date: Tue, 9 Aug 2022 18:13:29 +0200
Subject: [PATCH 451/665] Tools: Support ESP-IDF installed in system-wide
 shared directory for all users

Closes: https://github.com/espressif/esp-idf/issues/9329
Closes: https://github.com/espressif/esp-idf/pull/9328
---
 export.fish                            |   8 +-
 export.sh                              |   6 +-
 tools/idf_tools.py                     | 266 ++++++++++++-------------
 tools/test_idf_tools/test_idf_tools.py |  21 +-
 4 files changed, 149 insertions(+), 152 deletions(-)

diff --git a/export.fish b/export.fish
index 8944c598ad..905d3a4cd8 100644
--- a/export.fish
+++ b/export.fish
@@ -1,6 +1,6 @@
 # This script should be sourced, not executed.
 
-# `idf_tools.py export --unset` create statement, with keyword unset, but fish shell support only `set --erase variable`
+# `idf_tools.py export --deactivate` create statement, with keyword unset, but fish shell support only `set --erase variable`
 function unset
     set --erase $argv
 end
@@ -28,8 +28,8 @@ function __main
     "$ESP_PYTHON" "$IDF_PATH"/tools/python_version_checker.py
 
     echo "Checking other ESP-IDF version."
-    set idf_unset ("$ESP_PYTHON" "$IDF_PATH"/tools/idf_tools.py export --unset) || return 1
-    eval "$idf_unset"
+    set idf_deactivate ("$ESP_PYTHON" "$IDF_PATH"/tools/idf_tools.py export --deactivate) || return 1
+    eval "$idf_deactivate"
 
     echo "Adding ESP-IDF tools to PATH..."
     # Call idf_tools.py to export tool paths
@@ -85,7 +85,7 @@ function __main
     set -e ESP_PYTHON
     set -e uninstall
     set -e script_dir
-    set -e idf_unset
+    set -e idf_deactivate
 
 
     # Not unsetting IDF_PYTHON_ENV_PATH, it can be used by IDF build system
diff --git a/export.sh b/export.sh
index 259b1b965a..2db9f123e4 100644
--- a/export.sh
+++ b/export.sh
@@ -116,8 +116,8 @@ __main() {
     "$ESP_PYTHON" "${IDF_PATH}/tools/python_version_checker.py"
 
     __verbose "Checking other ESP-IDF version."
-    idf_unset=$("$ESP_PYTHON" "${IDF_PATH}/tools/idf_tools.py" export --unset) || return 1
-    eval "${idf_unset}"
+    idf_deactivate=$("$ESP_PYTHON" "${IDF_PATH}/tools/idf_tools.py" export --deactivate) || return 1
+    eval "${idf_deactivate}"
 
     __verbose "Adding ESP-IDF tools to PATH..."
     # Call idf_tools.py to export tool paths
@@ -183,7 +183,7 @@ __cleanup() {
     unset path_entry
     unset IDF_ADD_PATHS_EXTRAS
     unset idf_exports
-    unset idf_unset
+    unset idf_deactivate
     unset ESP_PYTHON
     unset SOURCE_ZSH
     unset SOURCE_BASH
diff --git a/tools/idf_tools.py b/tools/idf_tools.py
index cdaf963742..8e0dd745e2 100755
--- a/tools/idf_tools.py
+++ b/tools/idf_tools.py
@@ -44,6 +44,7 @@ import ssl
 import subprocess
 import sys
 import tarfile
+import tempfile
 import time
 from collections import OrderedDict, namedtuple
 from json import JSONEncoder
@@ -1013,6 +1014,16 @@ class IDFRecord:
     def __repr__(self) -> str:
         return self.__str__()
 
+    def __eq__(self, other: object) -> bool:
+        if not isinstance(other, IDFRecord):
+            return False
+        return all(getattr(self, x) == getattr(other, x) for x in ('version', 'path', 'features', 'targets'))
+
+    def __ne__(self, other: object) -> bool:
+        if not isinstance(other, IDFRecord):
+            return False
+        return not self.__eq__(other)
+
     @property
     def features(self) -> List[str]:
         return self._features
@@ -1060,74 +1071,24 @@ class IDFRecord:
         idf_record_obj.update_features(record_dict.get('features', []))
         idf_record_obj.extend_targets(record_dict.get('targets', []))
 
-        unset = record_dict.get('unset')
-        # Records with unset are type SelectedIDFRecord
-        if unset:
-            return SelectedIDFRecord(idf_record_obj, unset)
-
-        return idf_record_obj
-
-
-class SelectedIDFRecord(IDFRecord):
-    """
-    SelectedIDFRecord extends IDFRecord by unset attribute
-    * unset - global variables that need to be removed from env when the active esp-idf environment is beiing deactivated
-    """
-
-    # No constructor from parent IDFRecord class is called because that conctructor create instance with default values,
-    # meanwhile SelectedIDFRecord constructor is called only to expand existing IDFRecord instance.
-    def __init__(self, idf_record_obj: IDFRecord, unset: Dict[str, Any]):
-        self.version = idf_record_obj.version
-        self.path = idf_record_obj.path
-        self._targets = idf_record_obj.targets
-        self._features = idf_record_obj.features
-        self.unset = unset
-
-    def __iter__(self):  # type: ignore
-        yield from {
-            'version': self.version,
-            'path': self.path,
-            'features': self._features,
-            'targets': self._targets,
-            'unset': self.unset
-        }.items()
-
-    def __str__(self) -> str:
-        return json.dumps(dict(self), ensure_ascii=False, indent=4)  # type: ignore
-
-    def __repr__(self) -> str:
-        return self.__str__()
-
-    # When there is no need to store unset attr with IDF record, cast it back SelectedIDFRecord -> IDFRecord
-    def cast_to_idf_record(self) -> IDFRecord:
-        idf_record_obj = IDFRecord()
-        idf_record_obj.version = self.version
-        idf_record_obj.path = self.path
-        idf_record_obj._targets = self._targets
-        idf_record_obj._features = self._features
         return idf_record_obj
 
 
 class IDFEnv:
     """
-    IDFEnv represents ESP-IDF Environments installed on system. All information are saved and loaded from IDF_ENV_FILE
+    IDFEnv represents ESP-IDF Environments installed on system and is responsible for loading and saving structured data
+    All information is saved and loaded from IDF_ENV_FILE
     Contains:
-        * idf_selected_id - ID of selected ESP-IDF from idf_installed. ID is combination of ESP-IDF absolute path and version
         * idf_installed - all installed environments of ESP-IDF on system
-        * idf_previous_id - ID of ESP-IDF which was active before switching to idf_selected_id
     """
 
     def __init__(self) -> None:
         active_idf_id = active_repo_id()
-        self.idf_selected_id = active_idf_id  # type: str
         self.idf_installed = {active_idf_id: IDFRecord.get_active_idf_record()}  # type: Dict[str, IDFRecord]
-        self.idf_previous_id = ''  # type: str
 
     def __iter__(self):  # type: ignore
         yield from {
-            'idfSelectedId': self.idf_selected_id,
             'idfInstalled': self.idf_installed,
-            'idfPreviousId': self.idf_previous_id
         }.items()
 
     def __str__(self) -> str:
@@ -1137,30 +1098,27 @@ class IDFEnv:
         return self.__str__()
 
     def save(self) -> None:
-        try:
-            if global_idf_tools_path:  # mypy fix for Optional[str] in the next call
-                # the directory doesn't exist if this is run on a clean system the first time
-                mkdir_p(global_idf_tools_path)
-            with open(os.path.join(global_idf_tools_path or '', IDF_ENV_FILE), 'w') as w:
-                json.dump(dict(self), w, cls=IDFEnvEncoder, ensure_ascii=False, indent=4)  # type: ignore
-        except (IOError, OSError):
-            fatal('File {} is not accessible to write. '.format(os.path.join(global_idf_tools_path or '', IDF_ENV_FILE)))
-            raise SystemExit(1)
+        """
+        Diff current class instance with instance loaded from IDF_ENV_FILE and save only if are different
+        """
+        # It is enough to compare just active records because others can't be touched by the running script
+        if self.get_active_idf_record() != self.get_idf_env().get_active_idf_record():
+            idf_env_file_path = os.path.join(global_idf_tools_path or '', IDF_ENV_FILE)
+            try:
+                if global_idf_tools_path:  # mypy fix for Optional[str] in the next call
+                    # the directory doesn't exist if this is run on a clean system the first time
+                    mkdir_p(global_idf_tools_path)
+                with open(idf_env_file_path, 'w') as w:
+                    info('Updating {}'.format(idf_env_file_path))
+                    json.dump(dict(self), w, cls=IDFEnvEncoder, ensure_ascii=False, indent=4)  # type: ignore
+            except (IOError, OSError):
+                if not os.access(global_idf_tools_path or '', os.W_OK):
+                    raise OSError('IDF_TOOLS_PATH {} is not accessible to write. Required changes have not been saved'.format(global_idf_tools_path or ''))
+                raise OSError('File {} is not accessible to write or corrupted. Required changes have not been saved'.format(idf_env_file_path))
 
     def get_active_idf_record(self) -> IDFRecord:
         return self.idf_installed[active_repo_id()]
 
-    def get_selected_idf_record(self) -> IDFRecord:
-        return self.idf_installed[self.idf_selected_id]
-
-    def get_previous_idf_record(self) -> Union[IDFRecord, str]:
-        if self.idf_previous_id != '':
-            return self.idf_installed[self.idf_previous_id]
-        return ''
-
-    def idf_installed_update(self, idf_name: str, idf_value: IDFRecord) -> None:
-        self.idf_installed[idf_name] = idf_value
-
     @classmethod
     def get_idf_env(cls):  # type: () -> IDFEnv
         # IDFEnv class is used to process IDF_ENV_FILE file. The constructor is therefore called only in this method that loads the file and checks its contents
@@ -1188,12 +1146,6 @@ class IDFEnv:
                     # If the active record is already in idf_installed, it is not overwritten
                     idf_env_obj.idf_installed = dict(idf_env_obj.idf_installed, **idf_installed_verified)
 
-                for file_var_name, class_var_name in [('idfSelectedId', 'idf_selected_id'), ('idfPreviousId', 'idf_previous_id')]:
-                    idf_env_value = idf_env_json.get(file_var_name)
-                    # Update the variable only if it meets the given conditions, otherwise keep default value from constructor
-                    if idf_env_value in idf_env_obj.idf_installed and idf_env_value != 'sha':
-                        idf_env_obj.__setattr__(class_var_name, idf_env_value)
-
         except (IOError, OSError, ValueError):
             # If no, empty or not-accessible to read IDF_ENV_FILE found, use default values from constructor
             pass
@@ -1201,6 +1153,50 @@ class IDFEnv:
         return idf_env_obj
 
 
+class ENVState:
+    """
+    ENVState is used to handle IDF global variables that are set in environment and need to be removed when switching between ESP-IDF versions in opened shell
+    Every opened shell/terminal has it's own temporary file to store these variables
+    The temporary file's name is generated automatically with suffix 'idf_ + opened shell ID'. Path to this tmp file is stored as env global variable (env_key)
+    The shell ID is crucial, since in one terminal can be opened more shells
+    * env_key - global variable name/key
+    * deactivate_file_path - global variable value (generated tmp file name)
+    * idf_variables - loaded IDF variables from file
+    """
+    env_key = 'IDF_DEACTIVATE_FILE_PATH'
+    deactivate_file_path = os.environ.get(env_key, '')
+
+    def __init__(self) -> None:
+        self.idf_variables = {}  # type: Dict[str, Any]
+
+    @classmethod
+    def get_env_state(cls):  # type: () -> ENVState
+        env_state_obj = cls()
+
+        if cls.deactivate_file_path:
+            try:
+                with open(cls.deactivate_file_path, 'r') as fp:
+                    env_state_obj.idf_variables = json.load(fp)
+            except (IOError, OSError, ValueError):
+                pass
+        return env_state_obj
+
+    def save(self) -> str:
+        try:
+            if self.deactivate_file_path and os.path.basename(self.deactivate_file_path).endswith('idf_' + str(os.getppid())):
+                # If exported file path/name exists and belongs to actual opened shell
+                with open(self.deactivate_file_path, 'w') as w:
+                    json.dump(self.idf_variables, w, ensure_ascii=False, indent=4)  # type: ignore
+            else:
+                with tempfile.NamedTemporaryFile(delete=False, suffix='idf_' + str(os.getppid())) as fp:
+                    self.deactivate_file_path = fp.name
+                    fp.write(json.dumps(self.idf_variables, ensure_ascii=False, indent=4).encode('utf-8'))
+        except (IOError, OSError):
+            warn('File storing IDF env variables {} is not accessible to write. '
+                 'Potentional switching ESP-IDF versions may cause problems'.format(self.deactivate_file_path))
+        return self.deactivate_file_path
+
+
 def load_tools_info():  # type: () -> dict[str, IDFTool]
     """
     Load tools metadata from tools.json, return a dictionary: tool name - tool info
@@ -1373,58 +1369,45 @@ def filter_tools_info(idf_env_obj, tools_info):  # type: (IDFEnv, OrderedDict[st
         return OrderedDict(filtered_tools_spec)
 
 
-def add_unset(idf_env_obj, new_unset_vars, args):  # type: (IDFEnv, dict[str, Any], list[str]) -> None
+def add_variables_to_deactivate_file(args, new_idf_vars):  # type: (list[str], dict[str, Any]) -> str
     """
-    Add global variables that need to be removed when the active esp-idf environment is deactivated.
+    Add IDF global variables that need to be removed when the active esp-idf environment is deactivated.
     """
-    if 'PATH' in new_unset_vars:
-        new_unset_vars['PATH'] = new_unset_vars['PATH'].split(':')[:-1]  # PATH is stored as list of sub-paths without '$PATH'
+    if 'PATH' in new_idf_vars:
+        new_idf_vars['PATH'] = new_idf_vars['PATH'].split(':')[:-1]  # PATH is stored as list of sub-paths without '$PATH'
 
-    new_unset_vars['PATH'] = new_unset_vars.get('PATH', [])
+    new_idf_vars['PATH'] = new_idf_vars.get('PATH', [])
     args_add_paths_extras = vars(args).get('add_paths_extras')  # remove mypy error with args
-    new_unset_vars['PATH'] = new_unset_vars['PATH'] + args_add_paths_extras.split(':') if args_add_paths_extras else new_unset_vars['PATH']
+    new_idf_vars['PATH'] = new_idf_vars['PATH'] + args_add_paths_extras.split(':') if args_add_paths_extras else new_idf_vars['PATH']
 
-    selected_idf = idf_env_obj.get_selected_idf_record()
-    # Detection if new variables are being added to the active ESP-IDF environment, or new terminal without active ESP-IDF environment is exporting.
-    if 'IDF_PYTHON_ENV_PATH' in os.environ:
-        # Adding new variables to SelectedIDFRecord (ESP-IDF env already activated)
+    env_state_obj = ENVState.get_env_state()
 
-        if not isinstance(selected_idf, SelectedIDFRecord):
-            # Versions without feature Switching between ESP-IDF versions (version <= 4.4) don't have SelectedIDFRecord -> set new one
-            idf_env_obj.idf_installed_update(idf_env_obj.idf_selected_id, SelectedIDFRecord(selected_idf, new_unset_vars))
-        else:
-            # SelectedIDFRecord detected -> update
-            exported_unset_vars = selected_idf.unset
-            new_unset_vars['PATH'] = list(set(new_unset_vars['PATH'] + exported_unset_vars.get('PATH', [])))  # remove duplicates
-            selected_idf.unset = dict(exported_unset_vars, **new_unset_vars)  # merge two dicts
-            idf_env_obj.idf_installed_update(idf_env_obj.idf_selected_id, selected_idf)
+    if env_state_obj.idf_variables:
+        exported_idf_vars = env_state_obj.idf_variables
+        new_idf_vars['PATH'] = list(set(new_idf_vars['PATH'] + exported_idf_vars.get('PATH', [])))  # remove duplicates
+        env_state_obj.idf_variables = dict(exported_idf_vars, **new_idf_vars)  # merge two dicts
     else:
-        # Resetting new SelectedIDFRecord (new ESP-IDF env is being activated)
-        idf_env_obj.idf_installed_update(idf_env_obj.idf_selected_id, SelectedIDFRecord(selected_idf, new_unset_vars))
+        env_state_obj.idf_variables = new_idf_vars
+    deactivate_file_path = env_state_obj.save()
 
-    previous_idf = idf_env_obj.get_previous_idf_record()
-    # If new ESP-IDF environment was activated, the previous one can't be SelectedIDFRecord anymore
-    if isinstance(previous_idf, SelectedIDFRecord):
-        idf_env_obj.idf_installed_update(idf_env_obj.idf_previous_id, previous_idf.cast_to_idf_record())
-
-    return
+    return deactivate_file_path
 
 
-def deactivate_statement(idf_env_obj, args):  # type: (IDFEnv, list[str]) -> None
+def deactivate_statement(args):  # type: (list[str]) -> None
     """
-    Deactivate statement is sequence of commands, that remove some global variables from enviroment,
+    Deactivate statement is sequence of commands, that remove IDF global variables from enviroment,
         so the environment gets to the state it was before calling export.{sh/fish} script.
     """
-    selected_idf = idf_env_obj.get_selected_idf_record()
-    if not isinstance(selected_idf, SelectedIDFRecord):
-        warn('No IDF variables to unset found. Deactivation of previous esp-idf version was unsuccessful.')
+    env_state_obj = ENVState.get_env_state()
+    if not env_state_obj.idf_variables:
+        warn('No IDF variables to remove from environment found. Deactivation of previous esp-idf version was not successful.')
         return
-    unset = selected_idf.unset
+    unset_vars = env_state_obj.idf_variables
     env_path = os.getenv('PATH')  # type: Optional[str]
     if env_path:
-        cleared_env_path = ':'.join([k for k in env_path.split(':') if k not in unset['PATH']])
+        cleared_env_path = ':'.join([k for k in env_path.split(':') if k not in unset_vars['PATH']])
 
-    unset_list = [k for k in unset.keys() if k != 'PATH']
+    unset_list = [k for k in unset_vars.keys() if k != 'PATH']
     unset_format, sep = get_unset_format_and_separator(args)
     unset_statement = sep.join([unset_format.format(k) for k in unset_list])
 
@@ -1434,6 +1417,9 @@ def deactivate_statement(idf_env_obj, args):  # type: (IDFEnv, list[str]) -> Non
     deactivate_statement_str = sep.join([unset_statement, export_statement])
 
     print(deactivate_statement_str)
+    # After deactivation clear old variables
+    env_state_obj.idf_variables.clear()
+    env_state_obj.save()
     return
 
 
@@ -1519,15 +1505,12 @@ def action_check(args):  # type: ignore
 
 
 def action_export(args):  # type: ignore
-    idf_env_obj = IDFEnv.get_idf_env()
-    if args.unset:
-        if different_idf_detected():
-            deactivate_statement(idf_env_obj, args)
-        idf_env_obj.save()
+    if args.deactivate and different_idf_detected():
+        deactivate_statement(args)
         return
 
     tools_info = load_tools_info()
-    tools_info = filter_tools_info(idf_env_obj, tools_info)
+    tools_info = filter_tools_info(IDFEnv.get_idf_env(), tools_info)
     all_tools_found = True
     export_vars = {}
     paths_to_export = []
@@ -1630,18 +1613,12 @@ def action_export(args):  # type: ignore
     if paths_to_export:
         export_vars['PATH'] = path_sep.join(to_shell_specific_paths(paths_to_export) + [old_path])
 
-    export_statements = export_sep.join([export_format.format(k, v) for k, v in export_vars.items()])
-
-    active_idf_id = active_repo_id()
-    if idf_env_obj.idf_selected_id != active_idf_id:
-        idf_env_obj.idf_previous_id = idf_env_obj.idf_selected_id
-        idf_env_obj.idf_selected_id = active_idf_id
-
-    if export_statements:
+    if export_vars:
+        # if not copy of export_vars is given to function, it brekas the formatting string for 'export_statements'
+        deactivate_file_path = add_variables_to_deactivate_file(args, export_vars.copy())
+        export_vars[ENVState.env_key] = deactivate_file_path
+        export_statements = export_sep.join([export_format.format(k, v) for k, v in export_vars.items()])
         print(export_statements)
-        add_unset(idf_env_obj, export_vars, args)
-
-    idf_env_obj.save()
 
     if not all_tools_found:
         raise SystemExit(1)
@@ -1751,7 +1728,12 @@ def action_download(args):  # type: ignore
     if 'required' in tools_spec:
         idf_env_obj = IDFEnv.get_idf_env()
         targets = add_and_check_targets(idf_env_obj, args.targets)
-        idf_env_obj.save()
+        try:
+            idf_env_obj.save()
+        except OSError as err:
+            if args.targets in targets:
+                targets.remove(args.targets)
+            warn('Downloading tools for targets was not successful with error: {}'.format(err))
 
     tools_spec, tools_info_for_platform = get_tools_spec_and_platform_info(args.platform, targets, args.tools)
 
@@ -1790,7 +1772,12 @@ def action_install(args):  # type: ignore
     if 'required' in tools_spec or 'all' in tools_spec:
         idf_env_obj = IDFEnv.get_idf_env()
         targets = add_and_check_targets(idf_env_obj, args.targets)
-        idf_env_obj.save()
+        try:
+            idf_env_obj.save()
+        except OSError as err:
+            if args.targets in targets:
+                targets.remove(args.targets)
+            warn('Installing targets was not successful with error: {}'.format(err))
         info('Selected targets are: {}'.format(', '.join(targets)))
 
         # Installing tools for defined ESP_targets
@@ -1859,7 +1846,12 @@ def get_wheels_dir():  # type: () -> Optional[str]
 def get_requirements(new_features):  # type: (str) -> list[str]
     idf_env_obj = IDFEnv.get_idf_env()
     features = process_and_check_features(idf_env_obj, new_features)
-    idf_env_obj.save()
+    try:
+        idf_env_obj.save()
+    except OSError as err:
+        if new_features in features:
+            features.remove(new_features)
+        warn('Updating features was not successful with error: {}'.format(err))
     return [feature_to_requirements_path(feature) for feature in features]
 
 
@@ -2381,8 +2373,9 @@ def main(argv):  # type: (list[str]) -> None
                                                 'but has an unsupported version, a version from the tools directory ' +
                                                 'will be used instead. If this flag is given, the version in PATH ' +
                                                 'will be used.', action='store_true')
-    export.add_argument('--unset', help='Output command for unsetting tool paths, previously set with export', action='store_true')
-    export.add_argument('--add_paths_extras', help='Add idf-related path extras for unset option')
+    export.add_argument('--deactivate', help='Output command for deactivate different ESP-IDF version, previously set with export', action='store_true')
+    export.add_argument('--unset', help=argparse.SUPPRESS, action='store_true')
+    export.add_argument('--add_paths_extras', help='Add idf-related path extras for deactivate option')
     install = subparsers.add_parser('install', help='Download and install tools into the tools directory')
     install.add_argument('tools', metavar='TOOL', nargs='*', default=['required'],
                          help='Tools to install. ' +
@@ -2472,6 +2465,9 @@ def main(argv):  # type: (list[str]) -> None
         global global_non_interactive
         global_non_interactive = True
 
+    if 'unset' in args and args.unset:
+        args.deactivate = True
+
     global global_idf_path
     global_idf_path = os.environ.get('IDF_PATH')
     if args.idf_path:
diff --git a/tools/test_idf_tools/test_idf_tools.py b/tools/test_idf_tools/test_idf_tools.py
index 44a6eb0ac2..5a9e5b165b 100755
--- a/tools/test_idf_tools/test_idf_tools.py
+++ b/tools/test_idf_tools/test_idf_tools.py
@@ -337,9 +337,13 @@ class TestUsage(unittest.TestCase):
         output = self.run_idf_tools_with_action(['uninstall', '--dry-run'])
         self.assertEqual(output, '')
 
+        self.assertTrue(os.path.isfile(self.idf_env_json), 'File {} was not found. '.format(self.idf_env_json))
+        self.assertNotEqual(os.stat(self.idf_env_json).st_size, 0, 'File {} is empty. '.format(self.idf_env_json))
         with open(self.idf_env_json, 'r') as idf_env_file:
             idf_env_json = json.load(idf_env_file)
-        idf_env_json['idfInstalled'][idf_env_json['idfSelectedId']]['targets'].remove('esp32')
+        # outside idf_tools.py we dont know the active idf key, but can determine it since in new idf_env_file is only one record
+        active_idf_key = list(idf_env_json['idfInstalled'].keys())[0]
+        idf_env_json['idfInstalled'][active_idf_key]['targets'].remove('esp32')
         with open(self.idf_env_json, 'w') as w:
             json.dump(idf_env_json, w)
 
@@ -349,16 +353,13 @@ class TestUsage(unittest.TestCase):
         output = self.run_idf_tools_with_action(['uninstall', '--dry-run'])
         self.assertEqual(output, '')
 
-    def test_unset(self):
+    def test_deactivate(self):
         self.run_idf_tools_with_action(['install'])
-        self.run_idf_tools_with_action(['export'])
-        self.assertTrue(os.path.isfile(self.idf_env_json), 'File {} was not found. '.format(self.idf_env_json))
-        self.assertNotEqual(os.stat(self.idf_env_json).st_size, 0, 'File {} is empty. '.format(self.idf_env_json))
-        with open(self.idf_env_json, 'r') as idf_env_file:
-            idf_env_json = json.load(idf_env_file)
-            selected_idf = idf_env_json['idfSelectedId']
-            self.assertIn('unset', idf_env_json['idfInstalled'][selected_idf],
-                          'Unset was not created for active environment in {}.'.format(self.idf_env_json))
+        output = self.run_idf_tools_with_action(['export'])
+        self.assertIn('export IDF_DEACTIVATE_FILE_PATH=', output, 'No IDF_DEACTIVATE_FILE_PATH exported into environment')
+        deactivate_file = re.findall(r'(?:IDF_DEACTIVATE_FILE_PATH=")(.*)(?:")', output)[0]
+        self.assertTrue(os.path.isfile(deactivate_file), 'File {} was not found. '.format(deactivate_file))
+        self.assertNotEqual(os.stat(self.idf_env_json).st_size, 0, 'File {} is empty. '.format(deactivate_file))
 
 
 class TestMaintainer(unittest.TestCase):

From e9f4a4e92d5b9e6e480ebeb0ec420c7bfa76fd1a Mon Sep 17 00:00:00 2001
From: zwj <zhiweijian@espressif.com>
Date: Thu, 15 Sep 2022 21:57:02 +0800
Subject: [PATCH 452/665] Fixed extend adv tx power range error

---
 .../bt/host/bluedroid/api/include/api/esp_gap_ble_api.h     | 3 +++
 components/bt/host/bluedroid/bta/include/bta/bta_api.h      | 2 +-
 components/bt/host/bluedroid/stack/hcic/hciblecmds.c        | 4 ++--
 .../bt/host/bluedroid/stack/include/stack/btm_ble_api.h     | 2 +-
 components/bt/host/bluedroid/stack/include/stack/hcimsgs.h  | 2 +-
 .../ble50_security_server/main/ble50_sec_gatts_demo.c       | 3 ++-
 .../bluedroid/ble_50/multi-adv/main/multi_adv_demo.c        | 6 +++++-
 .../bluedroid/ble_50/peroidic_adv/main/periodic_adv_demo.c  | 3 ++-
 8 files changed, 17 insertions(+), 8 deletions(-)

diff --git a/components/bt/host/bluedroid/api/include/api/esp_gap_ble_api.h b/components/bt/host/bluedroid/api/include/api/esp_gap_ble_api.h
index 34beebdf2e..57bd34e687 100644
--- a/components/bt/host/bluedroid/api/include/api/esp_gap_ble_api.h
+++ b/components/bt/host/bluedroid/api/include/api/esp_gap_ble_api.h
@@ -760,6 +760,9 @@ typedef uint8_t esp_ble_gap_sync_t;
 
 typedef uint8_t esp_ble_gap_adv_type_t;
 
+/// Extend advertising tx power, range: [-127, +126] dBm
+#define EXT_ADV_TX_PWR_NO_PREFERENCE                      (127) /*!< host has no preference for tx power */
+
 /**
 * @brief ext adv parameters
 */
diff --git a/components/bt/host/bluedroid/bta/include/bta/bta_api.h b/components/bt/host/bluedroid/bta/include/bta/bta_api.h
index c3609ff16c..6eea241d77 100644
--- a/components/bt/host/bluedroid/bta/include/bta/bta_api.h
+++ b/components/bt/host/bluedroid/bta/include/bta/bta_api.h
@@ -1469,7 +1469,7 @@ typedef struct {
     tBLE_ADDR_TYPE peer_addr_type;
     BD_ADDR peer_addr;
     tBTA_BLE_AFP filter_policy;
-    UINT8 tx_power;
+    INT8 tx_power;
     tBTA_DM_BLE_GAP_PHY primary_phy;
     UINT8 max_skip;
     tBTA_DM_BLE_GAP_PHY secondary_phy;
diff --git a/components/bt/host/bluedroid/stack/hcic/hciblecmds.c b/components/bt/host/bluedroid/stack/hcic/hciblecmds.c
index 4369ecc2c8..8aaab5ea2a 100644
--- a/components/bt/host/bluedroid/stack/hcic/hciblecmds.c
+++ b/components/bt/host/bluedroid/stack/hcic/hciblecmds.c
@@ -1214,7 +1214,7 @@ UINT8 btsnd_hcic_ble_set_extend_rand_address(UINT8 adv_handle, BD_ADDR rand_addr
 UINT8 btsnd_hcic_ble_set_ext_adv_params(UINT8 adv_handle, UINT16 properties, UINT32 interval_min,
                                           UINT32 interval_max, UINT8 channel_map, UINT8 own_addr_type,
                                           UINT8 peer_addr_type, BD_ADDR peer_addr,
-                                          UINT8 adv_filter_policy, UINT8 adv_tx_power,
+                                          UINT8 adv_filter_policy, INT8 adv_tx_power,
                                           UINT8 primary_adv_phy, UINT8 secondary_adv_max_skip,
                                           UINT8 secondary_adv_phy,
                                           UINT8 adv_sid, UINT8 scan_req_ntf_enable)
@@ -1244,7 +1244,7 @@ UINT8 btsnd_hcic_ble_set_ext_adv_params(UINT8 adv_handle, UINT16 properties, UIN
     UINT8_TO_STREAM(pp, peer_addr_type);
     BDADDR_TO_STREAM (pp, peer_addr);
     UINT8_TO_STREAM(pp, adv_filter_policy);
-    UINT8_TO_STREAM(pp, adv_tx_power);
+    INT8_TO_STREAM(pp, adv_tx_power);
     UINT8_TO_STREAM(pp, primary_adv_phy);
     UINT8_TO_STREAM(pp, secondary_adv_max_skip);
     UINT8_TO_STREAM(pp, secondary_adv_phy);
diff --git a/components/bt/host/bluedroid/stack/include/stack/btm_ble_api.h b/components/bt/host/bluedroid/stack/include/stack/btm_ble_api.h
index f7cac0ecd8..b20b861a28 100644
--- a/components/bt/host/bluedroid/stack/include/stack/btm_ble_api.h
+++ b/components/bt/host/bluedroid/stack/include/stack/btm_ble_api.h
@@ -767,7 +767,7 @@ typedef struct {
     tBLE_ADDR_TYPE peer_addr_type;
     BD_ADDR peer_addr;
     tBTM_BLE_AFP filter_policy;
-    UINT8 tx_power;
+    INT8 tx_power;
     tBTM_BLE_GAP_PHY primary_phy;
     UINT8 max_skip;
     tBTM_BLE_GAP_PHY secondary_phy;
diff --git a/components/bt/host/bluedroid/stack/include/stack/hcimsgs.h b/components/bt/host/bluedroid/stack/include/stack/hcimsgs.h
index 0286ae8a8c..ba5e66e7d9 100644
--- a/components/bt/host/bluedroid/stack/include/stack/hcimsgs.h
+++ b/components/bt/host/bluedroid/stack/include/stack/hcimsgs.h
@@ -962,7 +962,7 @@ UINT8 btsnd_hcic_ble_set_extend_rand_address(UINT8 adv_handle, BD_ADDR rand_addr
 UINT8 btsnd_hcic_ble_set_ext_adv_params(UINT8 adv_handle, UINT16 properties, UINT32 interval_min,
                                           UINT32 interval_max, UINT8 channel_map, UINT8 own_addr_type,
                                           UINT8 peer_addr_type, BD_ADDR peer_addr,
-                                          UINT8 adv_filter_policy, UINT8 adv_tx_power,
+                                          UINT8 adv_filter_policy, INT8 adv_tx_power,
                                           UINT8 primary_adv_phy, UINT8 secondary_adv_max_skip,
                                           UINT8 secondary_adv_phy,
                                           UINT8 adv_sid, UINT8 scan_req_ntf_enable);
diff --git a/examples/bluetooth/bluedroid/ble_50/ble50_security_server/main/ble50_sec_gatts_demo.c b/examples/bluetooth/bluedroid/ble_50/ble50_security_server/main/ble50_sec_gatts_demo.c
index b7503e7c18..b3ac9f7160 100644
--- a/examples/bluetooth/bluedroid/ble_50/ble50_security_server/main/ble50_sec_gatts_demo.c
+++ b/examples/bluetooth/bluedroid/ble_50/ble50_security_server/main/ble50_sec_gatts_demo.c
@@ -1,5 +1,5 @@
 /*
- * SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
  *
  * SPDX-License-Identifier: Unlicense OR CC0-1.0
  */
@@ -55,6 +55,7 @@ esp_ble_gap_ext_adv_params_t ext_adv_params_2M = {
     .sid = 0,
     .scan_req_notif = false,
     .own_addr_type = BLE_ADDR_TYPE_PUBLIC,
+    .tx_power = EXT_ADV_TX_PWR_NO_PREFERENCE,
 };
 
 struct gatts_profile_inst {
diff --git a/examples/bluetooth/bluedroid/ble_50/multi-adv/main/multi_adv_demo.c b/examples/bluetooth/bluedroid/ble_50/multi-adv/main/multi_adv_demo.c
index 8cb211a098..42e75b09cb 100644
--- a/examples/bluetooth/bluedroid/ble_50/multi-adv/main/multi_adv_demo.c
+++ b/examples/bluetooth/bluedroid/ble_50/multi-adv/main/multi_adv_demo.c
@@ -1,5 +1,5 @@
 /*
- * SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
  *
  * SPDX-License-Identifier: Unlicense OR CC0-1.0
  */
@@ -64,6 +64,7 @@ esp_ble_gap_ext_adv_params_t ext_adv_params_1M = {
     .sid = 0,
     .scan_req_notif = false,
     .own_addr_type = BLE_ADDR_TYPE_RANDOM,
+    .tx_power = EXT_ADV_TX_PWR_NO_PREFERENCE,
 };
 
 esp_ble_gap_ext_adv_params_t ext_adv_params_2M = {
@@ -78,6 +79,7 @@ esp_ble_gap_ext_adv_params_t ext_adv_params_2M = {
     .sid = 1,
     .scan_req_notif = false,
     .own_addr_type = BLE_ADDR_TYPE_RANDOM,
+    .tx_power = EXT_ADV_TX_PWR_NO_PREFERENCE,
 };
 
 esp_ble_gap_ext_adv_params_t legacy_adv_params = {
@@ -92,6 +94,7 @@ esp_ble_gap_ext_adv_params_t legacy_adv_params = {
     .sid = 2,
     .scan_req_notif = false,
     .own_addr_type = BLE_ADDR_TYPE_RANDOM,
+    .tx_power = EXT_ADV_TX_PWR_NO_PREFERENCE,
 };
 
 esp_ble_gap_ext_adv_params_t ext_adv_params_coded = {
@@ -106,6 +109,7 @@ esp_ble_gap_ext_adv_params_t ext_adv_params_coded = {
     .sid = 3,
     .scan_req_notif = false,
     .own_addr_type = BLE_ADDR_TYPE_RANDOM,
+    .tx_power = EXT_ADV_TX_PWR_NO_PREFERENCE,
 };
 
 static uint8_t raw_adv_data_1m[] = {
diff --git a/examples/bluetooth/bluedroid/ble_50/peroidic_adv/main/periodic_adv_demo.c b/examples/bluetooth/bluedroid/ble_50/peroidic_adv/main/periodic_adv_demo.c
index 7adb5fa67e..60f497e719 100644
--- a/examples/bluetooth/bluedroid/ble_50/peroidic_adv/main/periodic_adv_demo.c
+++ b/examples/bluetooth/bluedroid/ble_50/peroidic_adv/main/periodic_adv_demo.c
@@ -1,5 +1,5 @@
 /*
- * SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
  *
  * SPDX-License-Identifier: Unlicense OR CC0-1.0
  */
@@ -65,6 +65,7 @@ esp_ble_gap_ext_adv_params_t ext_adv_params_2M = {
     .sid = 0,
     .scan_req_notif = false,
     .own_addr_type = BLE_ADDR_TYPE_RANDOM,
+    .tx_power = EXT_ADV_TX_PWR_NO_PREFERENCE,
 };
 
 static esp_ble_gap_periodic_adv_params_t periodic_adv_params = {

From 1406c01f3ffaf11d5c5304593bf0870f8f97948b Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Tue, 30 Aug 2022 17:11:19 +0200
Subject: [PATCH 453/665] ci: trigger build jobs from changes in tools.json

---
 .gitlab/ci/dependencies/dependencies.yml |  5 ++
 .gitlab/ci/docs.yml                      |  2 +
 .gitlab/ci/rules.yml                     | 71 +++++++++++++++++++++++-
 3 files changed, 77 insertions(+), 1 deletion(-)

diff --git a/.gitlab/ci/dependencies/dependencies.yml b/.gitlab/ci/dependencies/dependencies.yml
index 11ccd47784..02ef39323f 100644
--- a/.gitlab/ci/dependencies/dependencies.yml
+++ b/.gitlab/ci/dependencies/dependencies.yml
@@ -21,6 +21,7 @@
   patterns:
     - build_components
     - build_system
+    - downloadable-tools
   included_in:
     - build:target_test
 
@@ -34,6 +35,8 @@
   patterns:
     - docker
     - submodule
+    - build_system
+    - downloadable-tools
 
 "build:windows":
   labels:
@@ -51,6 +54,7 @@
   patterns:
     - build_system
     - macos
+    - downloadable-tools
 
 # ---------------
 # Build Test Jobs
@@ -65,6 +69,7 @@
     - build_components
     - build_system
     - build_target_test
+    - downloadable-tools
   included_in:
     - "build:{0}"
     - build:target_test
diff --git a/.gitlab/ci/docs.yml b/.gitlab/ci/docs.yml
index 88bfa3ac48..82eea28027 100644
--- a/.gitlab/ci/docs.yml
+++ b/.gitlab/ci/docs.yml
@@ -6,6 +6,8 @@
   - "components/**/CMakeList.txt"
   - "components/**/sdkconfig*"
   - "tools/kconfig_new/**/*"
+  - "tools/tools.json"
+  - "tools/idf_tools.py"
   - "CONTRIBUTING.rst"
 
 .patterns-docs-preview: &patterns-docs-preview
diff --git a/.gitlab/ci/rules.yml b/.gitlab/ci/rules.yml
index 264599334a..39305222ae 100644
--- a/.gitlab/ci/rules.yml
+++ b/.gitlab/ci/rules.yml
@@ -42,10 +42,13 @@
   - "components/**/*"
   - "examples/cxx/experimental/experimental_cpp_component/*"
 
+.patterns-downloadable-tools: &patterns-downloadable-tools
+  - "tools/idf_tools.py"
+  - "tools/tools.json"
+
 .patterns-build_system: &patterns-build_system
   - "tools/cmake/**/*"
   - "tools/kconfig_new/**/*"
-  - "tools/tools.json"
   - "tools/requirements.json"
   - "tools/ci/test_build_system*.sh"
   - "tools/ci/test_build_system*.py"
@@ -492,6 +495,8 @@
       changes: *patterns-build_components
     - <<: *if-dev-push
       changes: *patterns-build_system
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
 
 .rules:build:component_ut:
   rules:
@@ -523,6 +528,8 @@
       changes: *patterns-component_ut
     - <<: *if-dev-push
       changes: *patterns-component_ut-adc
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
 
 .rules:build:component_ut-esp32:
   rules:
@@ -544,6 +551,8 @@
       changes: *patterns-component_ut
     - <<: *if-dev-push
       changes: *patterns-component_ut-adc
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
 
 .rules:build:component_ut-esp32c2:
   rules:
@@ -561,6 +570,8 @@
       changes: *patterns-build_system
     - <<: *if-dev-push
       changes: *patterns-component_ut-adc
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
 
 .rules:build:component_ut-esp32c3:
   rules:
@@ -581,6 +592,8 @@
       changes: *patterns-component_ut
     - <<: *if-dev-push
       changes: *patterns-component_ut-adc
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
 
 .rules:build:component_ut-esp32h2:
   rules:
@@ -601,6 +614,8 @@
       changes: *patterns-component_ut
     - <<: *if-dev-push
       changes: *patterns-component_ut-adc
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
 
 .rules:build:component_ut-esp32s2:
   rules:
@@ -621,6 +636,8 @@
       changes: *patterns-component_ut
     - <<: *if-dev-push
       changes: *patterns-component_ut-adc
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
 
 .rules:build:component_ut-esp32s3:
   rules:
@@ -641,6 +658,8 @@
       changes: *patterns-component_ut
     - <<: *if-dev-push
       changes: *patterns-component_ut-adc
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
 
 .rules:build:custom_test:
   rules:
@@ -663,6 +682,8 @@
       changes: *patterns-build_system
     - <<: *if-dev-push
       changes: *patterns-custom_test
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
 
 .rules:build:custom_test-esp32:
   rules:
@@ -680,6 +701,8 @@
       changes: *patterns-build_system
     - <<: *if-dev-push
       changes: *patterns-custom_test
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
 
 .rules:build:custom_test-esp32c2:
   rules:
@@ -694,6 +717,8 @@
       changes: *patterns-build_components
     - <<: *if-dev-push
       changes: *patterns-build_system
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
 
 .rules:build:custom_test-esp32c3:
   rules:
@@ -710,6 +735,8 @@
       changes: *patterns-build_system
     - <<: *if-dev-push
       changes: *patterns-custom_test
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
 
 .rules:build:custom_test-esp32h2:
   rules:
@@ -726,6 +753,8 @@
       changes: *patterns-build_system
     - <<: *if-dev-push
       changes: *patterns-custom_test
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
 
 .rules:build:custom_test-esp32s2:
   rules:
@@ -742,6 +771,8 @@
       changes: *patterns-build_system
     - <<: *if-dev-push
       changes: *patterns-custom_test
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
 
 .rules:build:custom_test-esp32s3:
   rules:
@@ -758,6 +789,8 @@
       changes: *patterns-build_system
     - <<: *if-dev-push
       changes: *patterns-custom_test
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
 
 .rules:build:docker:
   rules:
@@ -766,8 +799,12 @@
     - <<: *if-protected
     - <<: *if-label-build
     - <<: *if-label-docker
+    - <<: *if-dev-push
+      changes: *patterns-build_system
     - <<: *if-dev-push
       changes: *patterns-docker
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
     - <<: *if-dev-push
       changes: *patterns-submodule
 
@@ -793,6 +830,8 @@
       changes: *patterns-build_components
     - <<: *if-dev-push
       changes: *patterns-build_system
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
     - <<: *if-dev-push
       changes: *patterns-example_test
     - <<: *if-dev-push
@@ -821,6 +860,8 @@
       changes: *patterns-build_components
     - <<: *if-dev-push
       changes: *patterns-build_system
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
     - <<: *if-dev-push
       changes: *patterns-example_test
     - <<: *if-dev-push
@@ -845,6 +886,8 @@
       changes: *patterns-build_components
     - <<: *if-dev-push
       changes: *patterns-build_system
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
     - <<: *if-dev-push
       changes: *patterns-example_test-bt
     - <<: *if-dev-push
@@ -870,6 +913,8 @@
       changes: *patterns-build_components
     - <<: *if-dev-push
       changes: *patterns-build_system
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
     - <<: *if-dev-push
       changes: *patterns-example_test
     - <<: *if-dev-push
@@ -896,6 +941,8 @@
       changes: *patterns-build_components
     - <<: *if-dev-push
       changes: *patterns-build_system
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
     - <<: *if-dev-push
       changes: *patterns-example_test
     - <<: *if-dev-push
@@ -922,6 +969,8 @@
       changes: *patterns-build_components
     - <<: *if-dev-push
       changes: *patterns-build_system
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
     - <<: *if-dev-push
       changes: *patterns-example_test
     - <<: *if-dev-push
@@ -948,6 +997,8 @@
       changes: *patterns-build_components
     - <<: *if-dev-push
       changes: *patterns-build_system
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
     - <<: *if-dev-push
       changes: *patterns-example_test
     - <<: *if-dev-push
@@ -984,6 +1035,8 @@
     - <<: *if-label-macos_test
     - <<: *if-dev-push
       changes: *patterns-build_system
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
 
 .rules:build:target_test:
   rules:
@@ -1037,6 +1090,8 @@
       changes: *patterns-component_ut-adc
     - <<: *if-dev-push
       changes: *patterns-custom_test
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
     - <<: *if-dev-push
       changes: *patterns-example_test
     - <<: *if-dev-push
@@ -1075,6 +1130,8 @@
       changes: *patterns-build_components
     - <<: *if-dev-push
       changes: *patterns-build_system
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
     - <<: *if-dev-push
       changes: *patterns-unit_test
     - <<: *if-dev-push
@@ -1096,6 +1153,8 @@
       changes: *patterns-build_components
     - <<: *if-dev-push
       changes: *patterns-build_system
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
     - <<: *if-dev-push
       changes: *patterns-unit_test
     - <<: *if-dev-push
@@ -1116,6 +1175,8 @@
       changes: *patterns-build_components
     - <<: *if-dev-push
       changes: *patterns-build_system
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
     - <<: *if-dev-push
       changes: *patterns-unit_test-sdio
     - <<: *if-dev-push
@@ -1134,6 +1195,8 @@
       changes: *patterns-build_components
     - <<: *if-dev-push
       changes: *patterns-build_system
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
     - <<: *if-dev-push
       changes: *patterns-unit_test
     - <<: *if-dev-push
@@ -1154,6 +1217,8 @@
       changes: *patterns-build_components
     - <<: *if-dev-push
       changes: *patterns-build_system
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
     - <<: *if-dev-push
       changes: *patterns-unit_test
     - <<: *if-dev-push
@@ -1174,6 +1239,8 @@
       changes: *patterns-build_components
     - <<: *if-dev-push
       changes: *patterns-build_system
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
     - <<: *if-dev-push
       changes: *patterns-unit_test
     - <<: *if-dev-push
@@ -1194,6 +1261,8 @@
       changes: *patterns-build_components
     - <<: *if-dev-push
       changes: *patterns-build_system
+    - <<: *if-dev-push
+      changes: *patterns-downloadable-tools
     - <<: *if-dev-push
       changes: *patterns-unit_test
     - <<: *if-dev-push

From d8d4e3acb085b955622abee8b0fa80a66035d9c6 Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Thu, 15 Sep 2022 20:43:18 +0800
Subject: [PATCH 454/665] usb_host: Rename struct/ll/hal files to use "usb_dwc"
 prefix

This commit updates the DWC_OTG based struct/ll/hal file names to
use the prefix "usb_dwc". This naming scheme reduces ambiguity if
another USB controller implementation is added.

As a result, "hcd.c" has been renamed to "hcd_dwc.c"
---
 components/hal/CMakeLists.txt                  |  4 ++--
 .../include/hal/{usbh_hal.h => usb_dwc_hal.h}  |  4 ++--
 .../include/hal/{usbh_ll.h => usb_dwc_ll.h}    |  2 +-
 components/hal/{usbh_hal.c => usb_dwc_hal.c}   |  4 ++--
 .../soc/{usbh_struct.h => usb_dwc_struct.h}    | 18 +++++-------------
 .../soc/{usbh_struct.h => usb_dwc_struct.h}    | 18 +++++-------------
 components/usb/CMakeLists.txt                  |  2 +-
 components/usb/{hcd.c => hcd_dwc.c}            |  2 +-
 8 files changed, 19 insertions(+), 35 deletions(-)
 rename components/hal/include/hal/{usbh_hal.h => usb_dwc_hal.h} (99%)
 rename components/hal/include/hal/{usbh_ll.h => usb_dwc_ll.h} (99%)
 rename components/hal/{usbh_hal.c => usb_dwc_hal.c} (99%)
 rename components/soc/esp32s2/include/soc/{usbh_struct.h => usb_dwc_struct.h} (98%)
 rename components/soc/esp32s3/include/soc/{usbh_struct.h => usb_dwc_struct.h} (98%)
 rename components/usb/{hcd.c => hcd_dwc.c} (99%)

diff --git a/components/hal/CMakeLists.txt b/components/hal/CMakeLists.txt
index 1aa677b0b0..deb55e1ea1 100644
--- a/components/hal/CMakeLists.txt
+++ b/components/hal/CMakeLists.txt
@@ -126,7 +126,7 @@ if(NOT BOOTLOADER_BUILD)
                     "esp32s2/cp_dma_hal.c"
                     "esp32s2/touch_sensor_hal.c"
                     "esp32s2/dac_hal.c"
-                    "usbh_hal.c")
+                    "usb_dwc_hal.c")
     endif()
 
     if(${target} STREQUAL "esp32s3")
@@ -143,7 +143,7 @@ if(NOT BOOTLOADER_BUILD)
             "esp32s3/hmac_hal.c"
             "esp32s3/touch_sensor_hal.c"
             "esp32s3/rtc_cntl_hal.c"
-            "usbh_hal.c")
+            "usb_dwc_hal.c")
     endif()
 
     if(${target} STREQUAL "esp32c3")
diff --git a/components/hal/include/hal/usbh_hal.h b/components/hal/include/hal/usb_dwc_hal.h
similarity index 99%
rename from components/hal/include/hal/usbh_hal.h
rename to components/hal/include/hal/usb_dwc_hal.h
index 5326deb2dc..6fd2123a84 100644
--- a/components/hal/include/hal/usbh_hal.h
+++ b/components/hal/include/hal/usb_dwc_hal.h
@@ -17,8 +17,8 @@ NOTE: Thread safety is the responsibility fo the HAL user. All USB Host HAL
 
 #include <stdlib.h>
 #include <stddef.h>
-#include "soc/usbh_struct.h"
-#include "hal/usbh_ll.h"
+#include "soc/usb_dwc_struct.h"
+#include "hal/usb_dwc_ll.h"
 #include "hal/usb_types_private.h"
 #include "hal/assert.h"
 
diff --git a/components/hal/include/hal/usbh_ll.h b/components/hal/include/hal/usb_dwc_ll.h
similarity index 99%
rename from components/hal/include/hal/usbh_ll.h
rename to components/hal/include/hal/usb_dwc_ll.h
index 4320ead0a3..47d03868bb 100644
--- a/components/hal/include/hal/usbh_ll.h
+++ b/components/hal/include/hal/usb_dwc_ll.h
@@ -12,7 +12,7 @@ extern "C" {
 
 #include <stdint.h>
 #include <stdbool.h>
-#include "soc/usbh_struct.h"
+#include "soc/usb_dwc_struct.h"
 #include "hal/usb_types_private.h"
 #include "hal/misc.h"
 
diff --git a/components/hal/usbh_hal.c b/components/hal/usb_dwc_hal.c
similarity index 99%
rename from components/hal/usbh_hal.c
rename to components/hal/usb_dwc_hal.c
index b4a10ca5c5..47c0f6fee6 100644
--- a/components/hal/usbh_hal.c
+++ b/components/hal/usb_dwc_hal.c
@@ -8,8 +8,8 @@
 #include <stdint.h>
 #include <string.h>
 #include "sdkconfig.h"
-#include "hal/usbh_hal.h"
-#include "hal/usbh_ll.h"
+#include "hal/usb_dwc_hal.h"
+#include "hal/usb_dwc_ll.h"
 #include "hal/assert.h"
 
 // ------------------------------------------------ Macros and Types ---------------------------------------------------
diff --git a/components/soc/esp32s2/include/soc/usbh_struct.h b/components/soc/esp32s2/include/soc/usb_dwc_struct.h
similarity index 98%
rename from components/soc/esp32s2/include/soc/usbh_struct.h
rename to components/soc/esp32s2/include/soc/usb_dwc_struct.h
index 182a6034d1..a1a48f9157 100644
--- a/components/soc/esp32s2/include/soc/usbh_struct.h
+++ b/components/soc/esp32s2/include/soc/usb_dwc_struct.h
@@ -1,16 +1,8 @@
-// Copyright 2015-2020 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 #pragma once
 
diff --git a/components/soc/esp32s3/include/soc/usbh_struct.h b/components/soc/esp32s3/include/soc/usb_dwc_struct.h
similarity index 98%
rename from components/soc/esp32s3/include/soc/usbh_struct.h
rename to components/soc/esp32s3/include/soc/usb_dwc_struct.h
index 3a52bf9952..ffae18fb0a 100644
--- a/components/soc/esp32s3/include/soc/usbh_struct.h
+++ b/components/soc/esp32s3/include/soc/usb_dwc_struct.h
@@ -1,16 +1,8 @@
-// Copyright 2015-2020 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 #pragma once
 
diff --git a/components/usb/CMakeLists.txt b/components/usb/CMakeLists.txt
index 35f5d24277..5ff63af4d7 100644
--- a/components/usb/CMakeLists.txt
+++ b/components/usb/CMakeLists.txt
@@ -7,7 +7,7 @@ set(priv_include)
 set(priv_require driver) # usb_phy driver relies on gpio driver API
 
 if(CONFIG_USB_OTG_SUPPORTED)
-    list(APPEND srcs "hcd.c"
+    list(APPEND srcs "hcd_dwc.c"
                      "hub.c"
                      "usb_helpers.c"
                      "usb_host.c"
diff --git a/components/usb/hcd.c b/components/usb/hcd_dwc.c
similarity index 99%
rename from components/usb/hcd.c
rename to components/usb/hcd_dwc.c
index 59828b27f8..0cea6859cf 100644
--- a/components/usb/hcd.c
+++ b/components/usb/hcd_dwc.c
@@ -14,7 +14,7 @@
 #include "esp_intr_alloc.h"
 #include "esp_err.h"
 #include "esp_rom_gpio.h"
-#include "hal/usbh_hal.h"
+#include "hal/usb_dwc_hal.h"
 #include "hal/usb_types_private.h"
 #include "soc/gpio_pins.h"
 #include "soc/gpio_sig_map.h"

From d333833f599674b0f0167571e805af635d9436de Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Thu, 15 Sep 2022 21:26:00 +0800
Subject: [PATCH 455/665] usb_host: Rename struct/ll/hal symbols to use
 "usb_dwc" prefix

Following the file renaming to use the "usb_dwc" prefix, this commit
updates the symbol names of those files to use the "usb_dwc" as well.

Some LL functions were also renamed so that the register name is
mentioned.
---
 components/hal/include/hal/usb_dwc_hal.h      | 274 ++++++-------
 components/hal/include/hal/usb_dwc_ll.h       | 381 +++++++++---------
 components/hal/usb_dwc_hal.c                  | 264 ++++++------
 .../soc/esp32s2/include/soc/usb_dwc_struct.h  | 353 ++++++++--------
 .../soc/esp32s2/ld/esp32s2.peripherals.ld     |   2 +-
 .../soc/esp32s3/include/soc/usb_dwc_struct.h  | 354 ++++++++--------
 .../soc/esp32s3/ld/esp32s3.peripherals.ld     |   2 +-
 components/usb/hcd_dwc.c                      | 266 ++++++------
 8 files changed, 945 insertions(+), 951 deletions(-)

diff --git a/components/hal/include/hal/usb_dwc_hal.h b/components/hal/include/hal/usb_dwc_hal.h
index 6fd2123a84..d52e882cb9 100644
--- a/components/hal/include/hal/usb_dwc_hal.h
+++ b/components/hal/include/hal/usb_dwc_hal.h
@@ -26,11 +26,11 @@ NOTE: Thread safety is the responsibility fo the HAL user. All USB Host HAL
 
 // ------------------ Constants/Configs --------------------
 
-#define USBH_HAL_DMA_MEM_ALIGN              512
-#define USBH_HAL_FRAME_LIST_MEM_ALIGN       512     //The frame list needs to be 512 bytes aligned (contrary to the databook)
-#define USBH_HAL_NUM_CHAN                   8
-#define USBH_HAL_XFER_DESC_SIZE             (sizeof(usbh_ll_dma_qtd_t))
-#define USBH_HAL_FIFO_TOTAL_USABLE_LINES    200     //Although we have a 256 lines, only 200 lines are usuable due to EPINFO_CTL
+#define USB_DWC_HAL_DMA_MEM_ALIGN              512
+#define USB_DWC_HAL_FRAME_LIST_MEM_ALIGN       512     //The frame list needs to be 512 bytes aligned (contrary to the databook)
+#define USB_DWC_HAL_NUM_CHAN                   8
+#define USB_DWC_HAL_XFER_DESC_SIZE             (sizeof(usb_dwc_ll_dma_qtd_t))
+#define USB_DWC_HAL_FIFO_TOTAL_USABLE_LINES    200     //Although we have a 256 lines, only 200 lines are usuable due to EPINFO_CTL
 
 /**
  * @brief FIFO size configuration structure
@@ -39,7 +39,7 @@ typedef struct {
     uint32_t rx_fifo_lines;                 /**< Size of the RX FIFO in terms the number of FIFO lines */
     uint32_t nptx_fifo_lines;               /**< Size of the Non-periodic FIFO in terms the number of FIFO lines */
     uint32_t ptx_fifo_lines;                /**< Size of the Periodic FIFO in terms the number of FIFO lines */
-} usbh_hal_fifo_config_t;
+} usb_dwc_hal_fifo_config_t;
 
 // --------------------- HAL Events ------------------------
 
@@ -47,25 +47,25 @@ typedef struct {
  * @brief Host port HAL events
  */
 typedef enum {
-    USBH_HAL_PORT_EVENT_NONE,               /**< No event occurred, or could not decode interrupt */
-    USBH_HAL_PORT_EVENT_CHAN,               /**< A channel event has occurred. Call the the channel event handler instead */
-    USBH_HAL_PORT_EVENT_CONN,               /**< The host port has detected a connection */
-    USBH_HAL_PORT_EVENT_DISCONN,            /**< The host port has been disconnected */
-    USBH_HAL_PORT_EVENT_ENABLED,            /**< The host port has been enabled (i.e., connected to a device that has been reset. Started sending SOFs) */
-    USBH_HAL_PORT_EVENT_DISABLED,           /**< The host port has been disabled (no more SOFs). Could be due to disable/reset request, or a port error (e.g. port babble condition. See 11.8.1 of USB2.0 spec) */
-    USBH_HAL_PORT_EVENT_OVRCUR,             /**< The host port has encountered an overcurrent condition */
-    USBH_HAL_PORT_EVENT_OVRCUR_CLR,         /**< The host port has been cleared of the overcurrent condition */
-} usbh_hal_port_event_t;
+    USB_DWC_HAL_PORT_EVENT_NONE,            /**< No event occurred, or could not decode interrupt */
+    USB_DWC_HAL_PORT_EVENT_CHAN,            /**< A channel event has occurred. Call the the channel event handler instead */
+    USB_DWC_HAL_PORT_EVENT_CONN,            /**< The host port has detected a connection */
+    USB_DWC_HAL_PORT_EVENT_DISCONN,         /**< The host port has been disconnected */
+    USB_DWC_HAL_PORT_EVENT_ENABLED,         /**< The host port has been enabled (i.e., connected to a device that has been reset. Started sending SOFs) */
+    USB_DWC_HAL_PORT_EVENT_DISABLED,        /**< The host port has been disabled (no more SOFs). Could be due to disable/reset request, or a port error (e.g. port babble condition. See 11.8.1 of USB2.0 spec) */
+    USB_DWC_HAL_PORT_EVENT_OVRCUR,          /**< The host port has encountered an overcurrent condition */
+    USB_DWC_HAL_PORT_EVENT_OVRCUR_CLR,      /**< The host port has been cleared of the overcurrent condition */
+} usb_dwc_hal_port_event_t;
 
 /**
  * @brief Channel events
  */
 typedef enum {
-    USBH_HAL_CHAN_EVENT_CPLT,               /**< The channel has completed execution of a transfer descriptor that had the USBH_HAL_XFER_DESC_FLAG_HOC flag set. Channel is now halted */
-    USBH_HAL_CHAN_EVENT_ERROR,              /**< The channel has encountered an error. Channel is now halted. */
-    USBH_HAL_CHAN_EVENT_HALT_REQ,           /**< The channel has been successfully halted as requested */
-    USBH_HAL_CHAN_EVENT_NONE,               /**< No event (interrupt ran for internal processing) */
-} usbh_hal_chan_event_t;
+    USB_DWC_HAL_CHAN_EVENT_CPLT,            /**< The channel has completed execution of a transfer descriptor that had the USB_DWC_HAL_XFER_DESC_FLAG_HOC flag set. Channel is now halted */
+    USB_DWC_HAL_CHAN_EVENT_ERROR,           /**< The channel has encountered an error. Channel is now halted. */
+    USB_DWC_HAL_CHAN_EVENT_HALT_REQ,        /**< The channel has been successfully halted as requested */
+    USB_DWC_HAL_CHAN_EVENT_NONE,            /**< No event (interrupt ran for internal processing) */
+} usb_dwc_hal_chan_event_t;
 
 // --------------------- HAL Errors ------------------------
 
@@ -73,20 +73,20 @@ typedef enum {
  * @brief Channel errors
  */
 typedef enum {
-    USBH_HAL_CHAN_ERROR_XCS_XACT = 0,       /**< Excessive (three consecutive) transaction errors (e.g., no response, bad CRC etc */
-    USBH_HAL_CHAN_ERROR_BNA,                /**< Buffer Not Available error (i.e., An inactive transfer descriptor was fetched by the channel) */
-    USBH_HAL_CHAN_ERROR_PKT_BBL,            /**< Packet babbler error (packet exceeded MPS) */
-    USBH_HAL_CHAN_ERROR_STALL,              /**< STALL response received */
-} usbh_hal_chan_error_t;
+    USB_DWC_HAL_CHAN_ERROR_XCS_XACT = 0,    /**< Excessive (three consecutive) transaction errors (e.g., no response, bad CRC etc */
+    USB_DWC_HAL_CHAN_ERROR_BNA,             /**< Buffer Not Available error (i.e., An inactive transfer descriptor was fetched by the channel) */
+    USB_DWC_HAL_CHAN_ERROR_PKT_BBL,         /**< Packet babbler error (packet exceeded MPS) */
+    USB_DWC_HAL_CHAN_ERROR_STALL,           /**< STALL response received */
+} usb_dwc_hal_chan_error_t;
 
 // ------------- Transfer Descriptor Related ---------------
 
 /**
  * @brief Flags used to describe the type of transfer descriptor to fill
  */
-#define USBH_HAL_XFER_DESC_FLAG_IN          0x01    /**< Indicates this transfer descriptor is of the IN direction */
-#define USBH_HAL_XFER_DESC_FLAG_SETUP       0x02    /**< Indicates this transfer descriptor is an OUT setup */
-#define USBH_HAL_XFER_DESC_FLAG_HOC         0x04    /**< Indicates that the channel will be halted after this transfer descriptor completes */
+#define USB_DWC_HAL_XFER_DESC_FLAG_IN       0x01    /**< Indicates this transfer descriptor is of the IN direction */
+#define USB_DWC_HAL_XFER_DESC_FLAG_SETUP    0x02    /**< Indicates this transfer descriptor is an OUT setup */
+#define USB_DWC_HAL_XFER_DESC_FLAG_HOC      0x04    /**< Indicates that the channel will be halted after this transfer descriptor completes */
 
 /**
  * @brief Status value of a transfer descriptor
@@ -95,10 +95,10 @@ typedef enum {
  * or an error). Therefore, if a channel halt is requested before a transfer descriptor completes, the transfer
  * descriptor remains unexecuted.
  */
-#define USBH_HAL_XFER_DESC_STS_SUCCESS      USBH_LL_QTD_STATUS_SUCCESS
-#define USBH_HAL_XFER_DESC_STS_PKTERR       USBH_LL_QTD_STATUS_PKTERR
-#define USBH_HAL_XFER_DESC_STS_BUFFER_ERR   USBH_LL_QTD_STATUS_BUFFER
-#define USBH_HAL_XFER_DESC_STS_NOT_EXECUTED USBH_LL_QTD_STATUS_NOT_EXECUTED
+#define USB_DWC_HAL_XFER_DESC_STS_SUCCESS       USB_DWC_LL_QTD_STATUS_SUCCESS
+#define USB_DWC_HAL_XFER_DESC_STS_PKTERR        USB_DWC_LL_QTD_STATUS_PKTERR
+#define USB_DWC_HAL_XFER_DESC_STS_BUFFER_ERR    USB_DWC_LL_QTD_STATUS_BUFFER
+#define USB_DWC_HAL_XFER_DESC_STS_NOT_EXECUTED  USB_DWC_LL_QTD_STATUS_NOT_EXECUTED
 
 // -------------------- Object Types -----------------------
 
@@ -122,7 +122,7 @@ typedef struct {
         usb_hal_interval_t interval;        /**< The interval of the endpoint */
         uint32_t phase_offset_frames;       /**< Phase offset in number of frames */
     } periodic;     /**< Characteristic for periodic (interrupt/isochronous) endpoints only */
-} usbh_hal_ep_char_t;
+} usb_dwc_hal_ep_char_t;
 
 /**
  * @brief Channel object
@@ -139,18 +139,18 @@ typedef struct {
         };
         uint32_t val;
     } flags;                                /**< Flags regarding channel's status and information */
-    usb_host_chan_regs_t *regs;             /**< Pointer to the channel's register set */
-    usbh_hal_chan_error_t error;            /**< The last error that occurred on the channel */
+    usb_dwc_host_chan_regs_t *regs;            /**< Pointer to the channel's register set */
+    usb_dwc_hal_chan_error_t error;            /**< The last error that occurred on the channel */
     usb_priv_xfer_type_t type;              /**< The transfer type of the channel */
     void *chan_ctx;                         /**< Context variable for the owner of the channel */
-} usbh_hal_chan_t;
+} usb_dwc_hal_chan_t;
 
 /**
  * @brief HAL context structure
  */
 typedef struct {
     //Context
-    usbh_dev_t *dev;                            /**< Pointer to base address of DWC_OTG registers */
+    usb_dwc_dev_t *dev;                            /**< Pointer to base address of DWC_OTG registers */
     //Host Port related
     uint32_t *periodic_frame_list;              /**< Pointer to scheduling frame list */
     usb_hal_frame_list_len_t frame_list_len;    /**< Length of the periodic scheduling frame list */
@@ -168,9 +168,9 @@ typedef struct {
     struct {
         int num_allocd;                             /**< Number of channels currently allocated */
         uint32_t chan_pend_intrs_msk;               /**< Bit mask of channels with pending interrupts */
-        usbh_hal_chan_t *hdls[USBH_HAL_NUM_CHAN];   /**< Handles of each channel. Set to NULL if channel has not been allocated */
+        usb_dwc_hal_chan_t *hdls[USB_DWC_HAL_NUM_CHAN];   /**< Handles of each channel. Set to NULL if channel has not been allocated */
     } channels;
-} usbh_hal_context_t;
+} usb_dwc_hal_context_t;
 
 // -------------------------------------------------- Core (Global) ----------------------------------------------------
 
@@ -188,12 +188,12 @@ typedef struct {
  * - Sets default values to some global and OTG registers (GAHBCFG and GUSBCFG)
  * - Umask global interrupt signal
  * - Put DWC_OTG into host mode. Require 25ms delay before this takes effect.
- * - State -> USBH_HAL_PORT_STATE_OTG
+ * - State -> USB_DWC_HAL_PORT_STATE_OTG
  * - Interrupts cleared. Users can now enable their ISR
  *
  * @param[inout] hal Context of the HAL layer
  */
-void usbh_hal_init(usbh_hal_context_t *hal);
+void usb_dwc_hal_init(usb_dwc_hal_context_t *hal);
 
 /**
  * @brief Deinitialize the HAL context
@@ -206,20 +206,20 @@ void usbh_hal_init(usbh_hal_context_t *hal);
  *
  * @param hal Context of the HAL layer
  */
-void usbh_hal_deinit(usbh_hal_context_t *hal);
+void usb_dwc_hal_deinit(usb_dwc_hal_context_t *hal);
 
 /**
  * @brief Issue a soft reset to the controller
  *
  * This should be called when the host port encounters an error event or has been disconnected. Before calling this,
  * users are responsible for safely freeing all channels as a soft reset will wipe all host port and channel registers.
- * This function will result in the host port being put back into same state as after calling usbh_hal_init().
+ * This function will result in the host port being put back into same state as after calling usb_dwc_hal_init().
  *
  * @note This has nothing to do with a USB bus reset. It simply resets the peripheral
  *
  * @param hal Context of the HAL layer
  */
-void usbh_hal_core_soft_reset(usbh_hal_context_t *hal);
+void usb_dwc_hal_core_soft_reset(usb_dwc_hal_context_t *hal);
 
 /**
  * @brief Set FIFO sizes
@@ -229,14 +229,14 @@ void usbh_hal_core_soft_reset(usbh_hal_context_t *hal);
  * may be situations where this function may need to be called again to resize the FIFOs. If resizing FIFOs dynamically,
  * it is the user's responsibility to ensure there are no active channels when this function is called.
  *
- * @note The totol size of all the FIFOs must be less than or equal to USBH_HAL_FIFO_TOTAL_USABLE_LINES
+ * @note The totol size of all the FIFOs must be less than or equal to USB_DWC_HAL_FIFO_TOTAL_USABLE_LINES
  * @note After a port reset, the FIFO size registers will reset to their default values, so this function must be called
  *       again post reset.
  *
  * @param hal Context of the HAL layer
  * @param fifo_config FIFO configuration
  */
-void usbh_hal_set_fifo_size(usbh_hal_context_t *hal, const usbh_hal_fifo_config_t *fifo_config);
+void usb_dwc_hal_set_fifo_size(usb_dwc_hal_context_t *hal, const usb_dwc_hal_fifo_config_t *fifo_config);
 
 // ---------------------------------------------------- Host Port ------------------------------------------------------
 
@@ -249,11 +249,11 @@ void usbh_hal_set_fifo_size(usbh_hal_context_t *hal, const usbh_hal_fifo_config_
  *
  * @param hal Context of the HAL layer
  */
-static inline void usbh_hal_port_init(usbh_hal_context_t *hal)
+static inline void usb_dwc_hal_port_init(usb_dwc_hal_context_t *hal)
 {
     //Configure Host related interrupts
-    usbh_ll_haintmsk_dis_chan_intr(hal->dev, 0xFFFFFFFF);   //Disable interrupts for all channels
-    usb_ll_en_intrs(hal->dev, USB_LL_INTR_CORE_PRTINT | USB_LL_INTR_CORE_HCHINT);
+    usb_dwc_ll_haintmsk_dis_chan_intr(hal->dev, 0xFFFFFFFF);   //Disable interrupts for all channels
+    usb_dwc_ll_gintmsk_en_intrs(hal->dev, USB_DWC_LL_INTR_CORE_PRTINT | USB_DWC_LL_INTR_CORE_HCHINT);
 }
 
 /**
@@ -263,10 +263,10 @@ static inline void usbh_hal_port_init(usbh_hal_context_t *hal)
  *
  * @param hal Context of the HAL layer
  */
-static inline void usbh_hal_port_deinit(usbh_hal_context_t *hal)
+static inline void usb_dwc_hal_port_deinit(usb_dwc_hal_context_t *hal)
 {
     //Disable Host port and channel interrupts
-    usb_ll_dis_intrs(hal->dev, USB_LL_INTR_CORE_PRTINT | USB_LL_INTR_CORE_HCHINT);
+    usb_dwc_ll_gintmsk_dis_intrs(hal->dev, USB_DWC_LL_INTR_CORE_PRTINT | USB_DWC_LL_INTR_CORE_HCHINT);
 }
 
 /**
@@ -275,12 +275,12 @@ static inline void usbh_hal_port_deinit(usbh_hal_context_t *hal)
  * @param hal Context of the HAL layer
  * @param power_on Whether to power ON or OFF the port
  */
-static inline void usbh_hal_port_toggle_power(usbh_hal_context_t *hal, bool power_on)
+static inline void usb_dwc_hal_port_toggle_power(usb_dwc_hal_context_t *hal, bool power_on)
 {
     if (power_on) {
-        usbh_ll_hprt_en_pwr(hal->dev);
+        usb_dwc_ll_hprt_en_pwr(hal->dev);
     } else {
-        usbh_ll_hprt_dis_pwr(hal->dev);
+        usb_dwc_ll_hprt_dis_pwr(hal->dev);
     }
 }
 
@@ -291,19 +291,19 @@ static inline void usbh_hal_port_toggle_power(usbh_hal_context_t *hal, bool powe
  * Entry:
  * - Host port detects a device connection or Host port is already enabled
  * Exit:
- * - On release of the reset signal, a USBH_HAL_PORT_EVENT_ENABLED will be generated
+ * - On release of the reset signal, a USB_DWC_HAL_PORT_EVENT_ENABLED will be generated
  *
  * @note If the host port is already enabled, then issuing a reset will cause it be disabled and generate a
- *       USBH_HAL_PORT_EVENT_DISABLED event. The host port will not be enabled until the reset signal is released (thus
- *       generating the USBH_HAL_PORT_EVENT_ENABLED event)
+ *       USB_DWC_HAL_PORT_EVENT_DISABLED event. The host port will not be enabled until the reset signal is released (thus
+ *       generating the USB_DWC_HAL_PORT_EVENT_ENABLED event)
  *
  * @param hal Context of the HAL layer
  * @param enable Enable/disable reset signal
  */
-static inline void usbh_hal_port_toggle_reset(usbh_hal_context_t *hal, bool enable)
+static inline void usb_dwc_hal_port_toggle_reset(usb_dwc_hal_context_t *hal, bool enable)
 {
     HAL_ASSERT(hal->channels.num_allocd == 0);  //Cannot reset if there are still allocated channels
-    usbh_ll_hprt_set_port_reset(hal->dev, enable);
+    usb_dwc_ll_hprt_set_port_reset(hal->dev, enable);
 }
 
 /**
@@ -317,7 +317,7 @@ static inline void usbh_hal_port_toggle_reset(usbh_hal_context_t *hal, bool enab
  *
  * @param hal Context of the HAL layer
  */
-void usbh_hal_port_enable(usbh_hal_context_t *hal);
+void usb_dwc_hal_port_enable(usb_dwc_hal_context_t *hal);
 
 /**
  * @brief Disable the host port
@@ -327,9 +327,9 @@ void usbh_hal_port_enable(usbh_hal_context_t *hal);
  *
  * @param hal Context of the HAL layer
  */
-static inline void usbh_hal_port_disable(usbh_hal_context_t *hal)
+static inline void usb_dwc_hal_port_disable(usb_dwc_hal_context_t *hal)
 {
-    usbh_ll_hprt_port_dis(hal->dev);
+    usb_dwc_ll_hprt_port_dis(hal->dev);
 }
 
 /**
@@ -337,9 +337,9 @@ static inline void usbh_hal_port_disable(usbh_hal_context_t *hal)
  *
  * @param hal Context of the HAL layers
  */
-static inline void usbh_hal_port_suspend(usbh_hal_context_t *hal)
+static inline void usb_dwc_hal_port_suspend(usb_dwc_hal_context_t *hal)
 {
-    usbh_ll_hprt_set_port_suspend(hal->dev);
+    usb_dwc_ll_hprt_set_port_suspend(hal->dev);
 }
 
 /**
@@ -352,12 +352,12 @@ static inline void usbh_hal_port_suspend(usbh_hal_context_t *hal)
  * @param hal Context of the HAL layer
  * @param enable Enable/disable resume signal
  */
-static inline void usbh_hal_port_toggle_resume(usbh_hal_context_t *hal, bool enable)
+static inline void usb_dwc_hal_port_toggle_resume(usb_dwc_hal_context_t *hal, bool enable)
 {
     if (enable) {
-        usbh_ll_hprt_set_port_resume(hal->dev);
+        usb_dwc_ll_hprt_set_port_resume(hal->dev);
     } else {
-        usbh_ll_hprt_clr_port_resume(hal->dev);
+        usb_dwc_ll_hprt_clr_port_resume(hal->dev);
     }
 }
 
@@ -371,9 +371,9 @@ static inline void usbh_hal_port_toggle_resume(usbh_hal_context_t *hal, bool ena
  * @return true Resume signal is still being driven
  * @return false Resume signal is no longer driven
  */
-static inline bool usbh_hal_port_check_resume(usbh_hal_context_t *hal)
+static inline bool usb_dwc_hal_port_check_resume(usb_dwc_hal_context_t *hal)
 {
-    return usbh_ll_hprt_get_port_resume(hal->dev);
+    return usb_dwc_ll_hprt_get_port_resume(hal->dev);
 }
 
 // ---------------- Host Port Scheduling -------------------
@@ -382,13 +382,13 @@ static inline bool usbh_hal_port_check_resume(usbh_hal_context_t *hal)
  * @brief Sets the periodic scheduling frame list
  *
  * @note This function must be called before attempting configuring any channels to be period via
- *       usbh_hal_chan_set_ep_char()
+ *       usb_dwc_hal_chan_set_ep_char()
  *
  * @param hal Context of the HAL layer
  * @param frame_list Base address of the frame list
  * @param frame_list_len Number of entries in the frame list (can only be 8, 16, 32, 64)
  */
-static inline void usbh_hal_port_set_frame_list(usbh_hal_context_t *hal, uint32_t *frame_list, usb_hal_frame_list_len_t len)
+static inline void usb_dwc_hal_port_set_frame_list(usb_dwc_hal_context_t *hal, uint32_t *frame_list, usb_hal_frame_list_len_t len)
 {
     //Clear and save frame list
     hal->periodic_frame_list = frame_list;
@@ -401,7 +401,7 @@ static inline void usbh_hal_port_set_frame_list(usbh_hal_context_t *hal, uint32_
  * @param hal Context of the HAL layer
  * @return uint32_t* Base address of the periodic scheduling frame list
  */
-static inline uint32_t *usbh_hal_port_get_frame_list(usbh_hal_context_t *hal)
+static inline uint32_t *usb_dwc_hal_port_get_frame_list(usb_dwc_hal_context_t *hal)
 {
     return hal->periodic_frame_list;
 }
@@ -409,18 +409,18 @@ static inline uint32_t *usbh_hal_port_get_frame_list(usbh_hal_context_t *hal)
 /**
  * @brief Enable periodic scheduling
  *
- * @note The periodic frame list must be set via usbh_hal_port_set_frame_list() should be set before calling this
+ * @note The periodic frame list must be set via usb_dwc_hal_port_set_frame_list() should be set before calling this
  *       function
  * @note This function must be called before activating any periodic channels
  *
  * @param hal Context of the HAL layer
  */
-static inline void usbh_hal_port_periodic_enable(usbh_hal_context_t *hal)
+static inline void usb_dwc_hal_port_periodic_enable(usb_dwc_hal_context_t *hal)
 {
     HAL_ASSERT(hal->periodic_frame_list != NULL);
-    usbh_ll_set_frame_list_base_addr(hal->dev, (uint32_t)hal->periodic_frame_list);
-    usbh_ll_hcfg_set_num_frame_list_entries(hal->dev, hal->frame_list_len);
-    usbh_ll_hcfg_en_perio_sched(hal->dev);
+    usb_dwc_ll_hflbaddr_set_base_addr(hal->dev, (uint32_t)hal->periodic_frame_list);
+    usb_dwc_ll_hcfg_set_num_frame_list_entries(hal->dev, hal->frame_list_len);
+    usb_dwc_ll_hcfg_en_perio_sched(hal->dev);
     hal->flags.periodic_sched_enabled = 1;
 }
 
@@ -435,16 +435,16 @@ static inline void usbh_hal_port_periodic_enable(usbh_hal_context_t *hal)
  *
  * @param hal Context of the HAL layer
  */
-static inline void usbh_hal_port_periodic_disable(usbh_hal_context_t *hal)
+static inline void usb_dwc_hal_port_periodic_disable(usb_dwc_hal_context_t *hal)
 {
     HAL_ASSERT(hal->flags.periodic_sched_enabled);
-    usbh_ll_hcfg_dis_perio_sched(hal->dev);
+    usb_dwc_ll_hcfg_dis_perio_sched(hal->dev);
     hal->flags.periodic_sched_enabled = 0;
 }
 
-static inline uint32_t usbh_hal_port_get_cur_frame_num(usbh_hal_context_t *hal)
+static inline uint32_t usb_dwc_hal_port_get_cur_frame_num(usb_dwc_hal_context_t *hal)
 {
-    return usbh_ll_get_frm_num(hal->dev);
+    return usb_dwc_ll_hfnum_get_frame_num(hal->dev);
 }
 
 // --------------- Host Port Status/State ------------------
@@ -453,19 +453,19 @@ static inline uint32_t usbh_hal_port_get_cur_frame_num(usbh_hal_context_t *hal)
  * @brief Check if a device is currently connected to the host port
  *
  * This function is intended to be called after one of the following events followed by an adequate debounce delay
- * - USBH_HAL_PORT_EVENT_CONN
- * - USBH_HAL_PORT_EVENT_DISCONN
+ * - USB_DWC_HAL_PORT_EVENT_CONN
+ * - USB_DWC_HAL_PORT_EVENT_DISCONN
  *
  * @note No other connection/disconnection event will occur again until the debounce lock is disabled via
- *       usbh_hal_disable_debounce_lock()
+ *       usb_dwc_hal_disable_debounce_lock()
  *
  * @param hal Context of the HAL layer
  * @return true A device is connected to the host port
  * @return false A device is not connected to the host port
  */
-static inline bool usbh_hal_port_check_if_connected(usbh_hal_context_t *hal)
+static inline bool usb_dwc_hal_port_check_if_connected(usb_dwc_hal_context_t *hal)
 {
-    return usbh_ll_hprt_get_conn_status(hal->dev);
+    return usb_dwc_ll_hprt_get_conn_status(hal->dev);
 }
 
 /**
@@ -476,27 +476,27 @@ static inline bool usbh_hal_port_check_if_connected(usbh_hal_context_t *hal)
  * @param hal Context of the HAL layer
  * @return usb_priv_speed_t Speed of the connected device (FS or LS only on the esp32-s2 and esp32-s3)
  */
-static inline usb_priv_speed_t usbh_hal_port_get_conn_speed(usbh_hal_context_t *hal)
+static inline usb_priv_speed_t usb_dwc_hal_port_get_conn_speed(usb_dwc_hal_context_t *hal)
 {
-    return usbh_ll_hprt_get_speed(hal->dev);
+    return usb_dwc_ll_hprt_get_speed(hal->dev);
 }
 
 /**
  * @brief Disable the debounce lock
  *
- * This function must be called after calling usbh_hal_port_check_if_connected() and will allow connection/disconnection
+ * This function must be called after calling usb_dwc_hal_port_check_if_connected() and will allow connection/disconnection
  * events to occur again. Any pending connection or disconenction interrupts are cleared.
  *
  * @param hal Context of the HAL layer
  */
-static inline void usbh_hal_disable_debounce_lock(usbh_hal_context_t *hal)
+static inline void usb_dwc_hal_disable_debounce_lock(usb_dwc_hal_context_t *hal)
 {
     hal->flags.dbnc_lock_enabled = 0;
     //Clear Conenction and disconenction interrupt in case it triggered again
-    usb_ll_intr_clear(hal->dev, USB_LL_INTR_CORE_DISCONNINT);
-    usbh_ll_hprt_intr_clear(hal->dev, USBH_LL_INTR_HPRT_PRTCONNDET);
+    usb_dwc_ll_gintsts_clear_intrs(hal->dev, USB_DWC_LL_INTR_CORE_DISCONNINT);
+    usb_dwc_ll_hprt_intr_clear(hal->dev, USB_DWC_LL_INTR_HPRT_PRTCONNDET);
     //Reenable the hprt (connection) and disconnection interrupts
-    usb_ll_en_intrs(hal->dev, USB_LL_INTR_CORE_PRTINT | USB_LL_INTR_CORE_DISCONNINT);
+    usb_dwc_ll_gintmsk_en_intrs(hal->dev, USB_DWC_LL_INTR_CORE_PRTINT | USB_DWC_LL_INTR_CORE_DISCONNINT);
 }
 
 // ----------------------------------------------------- Channel -------------------------------------------------------
@@ -512,7 +512,7 @@ static inline void usbh_hal_disable_debounce_lock(usbh_hal_context_t *hal)
  * @return true Channel successfully allocated
  * @return false Failed to allocate channel
  */
-bool usbh_hal_chan_alloc(usbh_hal_context_t *hal, usbh_hal_chan_t *chan_obj, void *chan_ctx);
+bool usb_dwc_hal_chan_alloc(usb_dwc_hal_context_t *hal, usb_dwc_hal_chan_t *chan_obj, void *chan_ctx);
 
 /**
  * @brief Free a channel
@@ -520,7 +520,7 @@ bool usbh_hal_chan_alloc(usbh_hal_context_t *hal, usbh_hal_chan_t *chan_obj, voi
  * @param[in] hal Context of the HAL layer
  * @param[in] chan_obj Channel object
  */
-void usbh_hal_chan_free(usbh_hal_context_t *hal, usbh_hal_chan_t *chan_obj);
+void usb_dwc_hal_chan_free(usb_dwc_hal_context_t *hal, usb_dwc_hal_chan_t *chan_obj);
 
 // ---------------- Channel Configuration ------------------
 
@@ -530,7 +530,7 @@ void usbh_hal_chan_free(usbh_hal_context_t *hal, usbh_hal_chan_t *chan_obj);
  * @param[in] chan_obj Channel object
  * @return void* The context variable of the channel
  */
-static inline void *usbh_hal_chan_get_context(usbh_hal_chan_t *chan_obj)
+static inline void *usb_dwc_hal_chan_get_context(usb_dwc_hal_chan_t *chan_obj)
 {
     return chan_obj->chan_ctx;
 }
@@ -547,7 +547,7 @@ static inline void *usbh_hal_chan_get_context(usbh_hal_chan_t *chan_obj)
  * @param chan_obj Channel object
  * @param ep_char Endpoint characteristics
  */
-void usbh_hal_chan_set_ep_char(usbh_hal_context_t *hal, usbh_hal_chan_t *chan_obj, usbh_hal_ep_char_t *ep_char);
+void usb_dwc_hal_chan_set_ep_char(usb_dwc_hal_context_t *hal, usb_dwc_hal_chan_t *chan_obj, usb_dwc_hal_ep_char_t *ep_char);
 
 /**
  * @brief Set the direction of the channel
@@ -561,11 +561,11 @@ void usbh_hal_chan_set_ep_char(usbh_hal_context_t *hal, usbh_hal_chan_t *chan_ob
  * @param chan_obj Channel object
  * @param is_in Whether the direction is IN
  */
-static inline void usbh_hal_chan_set_dir(usbh_hal_chan_t *chan_obj, bool is_in)
+static inline void usb_dwc_hal_chan_set_dir(usb_dwc_hal_chan_t *chan_obj, bool is_in)
 {
     //Cannot change direction whilst channel is still active or in error
     HAL_ASSERT(!chan_obj->flags.active);
-    usbh_ll_chan_set_dir(chan_obj->regs, is_in);
+    usb_dwc_ll_hcchar_set_dir(chan_obj->regs, is_in);
 }
 
 /**
@@ -580,12 +580,12 @@ static inline void usbh_hal_chan_set_dir(usbh_hal_chan_t *chan_obj, bool is_in)
  * @param chan_obj Channel object
  * @param pid PID of the next DATA packet (DATA0 or DATA1)
  */
-static inline void usbh_hal_chan_set_pid(usbh_hal_chan_t *chan_obj, int pid)
+static inline void usb_dwc_hal_chan_set_pid(usb_dwc_hal_chan_t *chan_obj, int pid)
 {
     //Cannot change pid whilst channel is still active or in error
     HAL_ASSERT(!chan_obj->flags.active);
     //Update channel object and set the register
-    usbh_ll_chan_set_pid(chan_obj->regs, pid);
+    usb_dwc_ll_hctsiz_set_pid(chan_obj->regs, pid);
 }
 
 /**
@@ -598,10 +598,10 @@ static inline void usbh_hal_chan_set_pid(usbh_hal_chan_t *chan_obj, int pid)
  * @param chan_obj Channel object
  * @return uint32_t Starting PID of the next transfer (DATA0 or DATA1)
  */
-static inline uint32_t usbh_hal_chan_get_pid(usbh_hal_chan_t *chan_obj)
+static inline uint32_t usb_dwc_hal_chan_get_pid(usb_dwc_hal_chan_t *chan_obj)
 {
     HAL_ASSERT(!chan_obj->flags.active);
-    return usbh_ll_chan_get_pid(chan_obj->regs);
+    return usb_dwc_ll_hctsiz_get_pid(chan_obj->regs);
 }
 
 // ------------------- Channel Control ---------------------
@@ -619,7 +619,7 @@ static inline uint32_t usbh_hal_chan_get_pid(usbh_hal_chan_t *chan_obj)
  * @param desc_list_len Transfer descriptor list length
  * @param start_idx Index of the starting transfer descriptor in the list
  */
-void usbh_hal_chan_activate(usbh_hal_chan_t *chan_obj, void *xfer_desc_list, int desc_list_len, int start_idx);
+void usb_dwc_hal_chan_activate(usb_dwc_hal_chan_t *chan_obj, void *xfer_desc_list, int desc_list_len, int start_idx);
 
 /**
  * @brief Get the index of the current transfer descriptor
@@ -627,9 +627,9 @@ void usbh_hal_chan_activate(usbh_hal_chan_t *chan_obj, void *xfer_desc_list, int
  * @param chan_obj Channel object
  * @return int Descriptor index
  */
-static inline int usbh_hal_chan_get_qtd_idx(usbh_hal_chan_t *chan_obj)
+static inline int usb_dwc_hal_chan_get_qtd_idx(usb_dwc_hal_chan_t *chan_obj)
 {
-    return usbh_ll_chan_get_ctd(chan_obj->regs);
+    return usb_dwc_ll_hcdam_get_cur_qtd_idx(chan_obj->regs);
 }
 
 /**
@@ -637,24 +637,24 @@ static inline int usbh_hal_chan_get_qtd_idx(usbh_hal_chan_t *chan_obj)
  *
  * This function should be called in order to halt a channel. If the channel is already halted, this function will
  * return true. If the channel is still active, this function will return false and users must wait for the
- * USBH_HAL_CHAN_EVENT_HALT_REQ event before treating the channel as halted.
+ * USB_DWC_HAL_CHAN_EVENT_HALT_REQ event before treating the channel as halted.
  *
  * @note When a transfer is in progress (i.e., the channel is active) and a halt is requested, the channel will halt
  *       after the next USB packet is completed. If the transfer has more pending packets, the transfer will just be
- *       marked as USBH_HAL_XFER_DESC_STS_NOT_EXECUTED.
+ *       marked as USB_DWC_HAL_XFER_DESC_STS_NOT_EXECUTED.
  *
  * @param chan_obj Channel object
  * @return true The channel is already halted
- * @return false The halt was requested, wait for USBH_HAL_CHAN_EVENT_HALT_REQ
+ * @return false The halt was requested, wait for USB_DWC_HAL_CHAN_EVENT_HALT_REQ
  */
-bool usbh_hal_chan_request_halt(usbh_hal_chan_t *chan_obj);
+bool usb_dwc_hal_chan_request_halt(usb_dwc_hal_chan_t *chan_obj);
 
 /**
  * @brief Indicate that a channel is halted after a port error
  *
  * When a port error occurs (e.g., discconect, overcurrent):
  * - Any previously active channels will remain active (i.e., they will not receive a channel interrupt)
- * - Attempting to disable them using usbh_hal_chan_request_halt() will NOT generate an interrupt for ISOC channels
+ * - Attempting to disable them using usb_dwc_hal_chan_request_halt() will NOT generate an interrupt for ISOC channels
  *   (probalby something to do with the periodic scheduling)
  *
  * However, the channel's enable bit can be left as 1 since after a port error, a soft reset will be done anyways.
@@ -663,7 +663,7 @@ bool usbh_hal_chan_request_halt(usbh_hal_chan_t *chan_obj);
  *
  * @param chan_obj Channel object
  */
-static inline void usbh_hal_chan_mark_halted(usbh_hal_chan_t *chan_obj)
+static inline void usb_dwc_hal_chan_mark_halted(usb_dwc_hal_chan_t *chan_obj)
 {
     chan_obj->flags.active = 0;
 }
@@ -672,9 +672,9 @@ static inline void usbh_hal_chan_mark_halted(usbh_hal_chan_t *chan_obj)
  * @brief Get a channel's error
  *
  * @param chan_obj Channel object
- * @return usbh_hal_chan_error_t The type of error the channel has encountered
+ * @return usb_dwc_hal_chan_error_t The type of error the channel has encountered
  */
-static inline usbh_hal_chan_error_t usbh_hal_chan_get_error(usbh_hal_chan_t *chan_obj)
+static inline usb_dwc_hal_chan_error_t usb_dwc_hal_chan_get_error(usb_dwc_hal_chan_t *chan_obj)
 {
     return chan_obj->error;
 }
@@ -688,8 +688,8 @@ static inline usbh_hal_chan_error_t usbh_hal_chan_get_error(usbh_hal_chan_t *cha
  *      - A stage of a transfer (for control transfers)
  *      - A frame of a transfer interval (for interrupt and isoc)
  *      - An entire transfer (for bulk transfers)
- * - Check the various USBH_HAL_XFER_DESC_FLAG_ flags for filling a specific type of descriptor
- * - For IN transfer entries, set the USBH_HAL_XFER_DESC_FLAG_IN. The transfer size must also be an integer multiple of
+ * - Check the various USB_DWC_HAL_XFER_DESC_FLAG_ flags for filling a specific type of descriptor
+ * - For IN transfer entries, set the USB_DWC_HAL_XFER_DESC_FLAG_IN. The transfer size must also be an integer multiple of
  *   the endpoint's MPS
  *
  * @note Critical section is not required for this function
@@ -700,19 +700,19 @@ static inline usbh_hal_chan_error_t usbh_hal_chan_get_error(usbh_hal_chan_t *cha
  * @param xfer_len Transfer length
  * @param flags Transfer flags
  */
-static inline void usbh_hal_xfer_desc_fill(void *desc_list, uint32_t desc_idx, uint8_t *xfer_data_buff, int xfer_len, uint32_t flags)
+static inline void usb_dwc_hal_xfer_desc_fill(void *desc_list, uint32_t desc_idx, uint8_t *xfer_data_buff, int xfer_len, uint32_t flags)
 {
-    usbh_ll_dma_qtd_t *qtd_list = (usbh_ll_dma_qtd_t *)desc_list;
-    if (flags & USBH_HAL_XFER_DESC_FLAG_IN) {
-        usbh_ll_set_qtd_in(&qtd_list[desc_idx],
+    usb_dwc_ll_dma_qtd_t *qtd_list = (usb_dwc_ll_dma_qtd_t *)desc_list;
+    if (flags & USB_DWC_HAL_XFER_DESC_FLAG_IN) {
+        usb_dwc_ll_qtd_set_in(&qtd_list[desc_idx],
                            xfer_data_buff, xfer_len,
-                           flags & USBH_HAL_XFER_DESC_FLAG_HOC);
+                           flags & USB_DWC_HAL_XFER_DESC_FLAG_HOC);
     } else {
-        usbh_ll_set_qtd_out(&qtd_list[desc_idx],
+        usb_dwc_ll_qtd_set_out(&qtd_list[desc_idx],
                             xfer_data_buff,
                             xfer_len,
-                            flags & USBH_HAL_XFER_DESC_FLAG_HOC,
-                            flags & USBH_HAL_XFER_DESC_FLAG_SETUP);
+                            flags & USB_DWC_HAL_XFER_DESC_FLAG_HOC,
+                            flags & USB_DWC_HAL_XFER_DESC_FLAG_SETUP);
     }
 }
 
@@ -722,10 +722,10 @@ static inline void usbh_hal_xfer_desc_fill(void *desc_list, uint32_t desc_idx, u
  * @param desc_list Transfer descriptor list
  * @param desc_idx Transfer descriptor index
  */
-static inline void usbh_hal_xfer_desc_clear(void *desc_list, uint32_t desc_idx)
+static inline void usb_dwc_hal_xfer_desc_clear(void *desc_list, uint32_t desc_idx)
 {
-    usbh_ll_dma_qtd_t *qtd_list = (usbh_ll_dma_qtd_t *)desc_list;
-    usbh_ll_set_qtd_null(&qtd_list[desc_idx]);
+    usb_dwc_ll_dma_qtd_t *qtd_list = (usb_dwc_ll_dma_qtd_t *)desc_list;
+    usb_dwc_ll_qtd_set_null(&qtd_list[desc_idx]);
 }
 
 /**
@@ -738,12 +738,12 @@ static inline void usbh_hal_xfer_desc_clear(void *desc_list, uint32_t desc_idx)
  *
  * @note Critical section is not required for this function
  */
-static inline void usbh_hal_xfer_desc_parse(void *desc_list, uint32_t desc_idx, int *xfer_rem_len, int *xfer_status)
+static inline void usb_dwc_hal_xfer_desc_parse(void *desc_list, uint32_t desc_idx, int *xfer_rem_len, int *xfer_status)
 {
-    usbh_ll_dma_qtd_t *qtd_list = (usbh_ll_dma_qtd_t *)desc_list;
-    usbh_ll_get_qtd_status(&qtd_list[desc_idx], xfer_rem_len, xfer_status);
+    usb_dwc_ll_dma_qtd_t *qtd_list = (usb_dwc_ll_dma_qtd_t *)desc_list;
+    usb_dwc_ll_qtd_get_status(&qtd_list[desc_idx], xfer_rem_len, xfer_status);
     //Clear the QTD to prevent it from being read again
-    usbh_ll_set_qtd_null(&qtd_list[desc_idx]);
+    usb_dwc_ll_qtd_set_null(&qtd_list[desc_idx]);
 }
 
 // ------------------------------------------------- Event Handling ----------------------------------------------------
@@ -757,9 +757,9 @@ static inline void usbh_hal_xfer_desc_parse(void *desc_list, uint32_t desc_idx,
  * @note This should be the first interrupt decode function to be run
  *
  * @param hal Context of the HAL layer
- * @return usbh_hal_port_event_t Host port event
+ * @return usb_dwc_hal_port_event_t Host port event
  */
-usbh_hal_port_event_t usbh_hal_decode_intr(usbh_hal_context_t *hal);
+usb_dwc_hal_port_event_t usb_dwc_hal_decode_intr(usb_dwc_hal_context_t *hal);
 
 /**
  * @brief Gets the next channel with a pending interrupt
@@ -768,9 +768,9 @@ usbh_hal_port_event_t usbh_hal_decode_intr(usbh_hal_context_t *hal);
  * interrupt, this function returns one of the channel's objects. Call this function repeatedly until it returns NULL.
  *
  * @param hal Context of the HAL layer
- * @return usbh_hal_chan_t* Channel object. NULL if no channel are pending an interrupt.
+ * @return usb_dwc_hal_chan_t* Channel object. NULL if no channel are pending an interrupt.
  */
-usbh_hal_chan_t *usbh_hal_get_chan_pending_intr(usbh_hal_context_t *hal);
+usb_dwc_hal_chan_t *usb_dwc_hal_get_chan_pending_intr(usb_dwc_hal_context_t *hal);
 
 /**
  * @brief Decode a particular channel's interrupt
@@ -781,9 +781,9 @@ usbh_hal_chan_t *usbh_hal_get_chan_pending_intr(usbh_hal_context_t *hal);
  * @param chan_obj Channel object
  * @note If the host port has an error (e.g., a sudden disconnect or an port error), any active channels will not
  *       receive an interrupt. Each active channel must be manually halted.
- * @return usbh_hal_chan_event_t Channel event
+ * @return usb_dwc_hal_chan_event_t Channel event
  */
-usbh_hal_chan_event_t usbh_hal_chan_decode_intr(usbh_hal_chan_t *chan_obj);
+usb_dwc_hal_chan_event_t usb_dwc_hal_chan_decode_intr(usb_dwc_hal_chan_t *chan_obj);
 
 #ifdef __cplusplus
 }
diff --git a/components/hal/include/hal/usb_dwc_ll.h b/components/hal/include/hal/usb_dwc_ll.h
index 47d03868bb..3bbaeca4c2 100644
--- a/components/hal/include/hal/usb_dwc_ll.h
+++ b/components/hal/include/hal/usb_dwc_ll.h
@@ -24,48 +24,48 @@ extern "C" {
 /*
  * Interrupt bit masks of the GINTSTS and GINTMSK registers
  */
-#define USB_LL_INTR_CORE_WKUPINT        (1 << 31)
-#define USB_LL_INTR_CORE_SESSREQINT     (1 << 30)
-#define USB_LL_INTR_CORE_DISCONNINT     (1 << 29)
-#define USB_LL_INTR_CORE_CONIDSTSCHNG   (1 << 28)
-#define USB_LL_INTR_CORE_PTXFEMP        (1 << 26)
-#define USB_LL_INTR_CORE_HCHINT         (1 << 25)
-#define USB_LL_INTR_CORE_PRTINT         (1 << 24)
-#define USB_LL_INTR_CORE_RESETDET       (1 << 23)
-#define USB_LL_INTR_CORE_FETSUSP        (1 << 22)
-#define USB_LL_INTR_CORE_INCOMPIP       (1 << 21)
-#define USB_LL_INTR_CORE_INCOMPISOIN    (1 << 20)
-#define USB_LL_INTR_CORE_OEPINT         (1 << 19)
-#define USB_LL_INTR_CORE_IEPINT         (1 << 18)
-#define USB_LL_INTR_CORE_EPMIS          (1 << 17)
-#define USB_LL_INTR_CORE_EOPF           (1 << 15)
-#define USB_LL_INTR_CORE_ISOOUTDROP     (1 << 14)
-#define USB_LL_INTR_CORE_ENUMDONE       (1 << 13)
-#define USB_LL_INTR_CORE_USBRST         (1 << 12)
-#define USB_LL_INTR_CORE_USBSUSP        (1 << 11)
-#define USB_LL_INTR_CORE_ERLYSUSP       (1 << 10)
-#define USB_LL_INTR_CORE_GOUTNAKEFF     (1 << 7)
-#define USB_LL_INTR_CORE_GINNAKEFF      (1 << 6)
-#define USB_LL_INTR_CORE_NPTXFEMP       (1 << 5)
-#define USB_LL_INTR_CORE_RXFLVL         (1 << 4)
-#define USB_LL_INTR_CORE_SOF            (1 << 3)
-#define USB_LL_INTR_CORE_OTGINT         (1 << 2)
-#define USB_LL_INTR_CORE_MODEMIS        (1 << 1)
-#define USB_LL_INTR_CORE_CURMOD         (1 << 0)
+#define USB_DWC_LL_INTR_CORE_WKUPINT        (1 << 31)
+#define USB_DWC_LL_INTR_CORE_SESSREQINT     (1 << 30)
+#define USB_DWC_LL_INTR_CORE_DISCONNINT     (1 << 29)
+#define USB_DWC_LL_INTR_CORE_CONIDSTSCHNG   (1 << 28)
+#define USB_DWC_LL_INTR_CORE_PTXFEMP        (1 << 26)
+#define USB_DWC_LL_INTR_CORE_HCHINT         (1 << 25)
+#define USB_DWC_LL_INTR_CORE_PRTINT         (1 << 24)
+#define USB_DWC_LL_INTR_CORE_RESETDET       (1 << 23)
+#define USB_DWC_LL_INTR_CORE_FETSUSP        (1 << 22)
+#define USB_DWC_LL_INTR_CORE_INCOMPIP       (1 << 21)
+#define USB_DWC_LL_INTR_CORE_INCOMPISOIN    (1 << 20)
+#define USB_DWC_LL_INTR_CORE_OEPINT         (1 << 19)
+#define USB_DWC_LL_INTR_CORE_IEPINT         (1 << 18)
+#define USB_DWC_LL_INTR_CORE_EPMIS          (1 << 17)
+#define USB_DWC_LL_INTR_CORE_EOPF           (1 << 15)
+#define USB_DWC_LL_INTR_CORE_ISOOUTDROP     (1 << 14)
+#define USB_DWC_LL_INTR_CORE_ENUMDONE       (1 << 13)
+#define USB_DWC_LL_INTR_CORE_USBRST         (1 << 12)
+#define USB_DWC_LL_INTR_CORE_USBSUSP        (1 << 11)
+#define USB_DWC_LL_INTR_CORE_ERLYSUSP       (1 << 10)
+#define USB_DWC_LL_INTR_CORE_GOUTNAKEFF     (1 << 7)
+#define USB_DWC_LL_INTR_CORE_GINNAKEFF      (1 << 6)
+#define USB_DWC_LL_INTR_CORE_NPTXFEMP       (1 << 5)
+#define USB_DWC_LL_INTR_CORE_RXFLVL         (1 << 4)
+#define USB_DWC_LL_INTR_CORE_SOF            (1 << 3)
+#define USB_DWC_LL_INTR_CORE_OTGINT         (1 << 2)
+#define USB_DWC_LL_INTR_CORE_MODEMIS        (1 << 1)
+#define USB_DWC_LL_INTR_CORE_CURMOD         (1 << 0)
 
 /*
  * Bit mask of interrupt generating bits of the the HPRT register. These bits
- * are ORd into the USB_LL_INTR_CORE_PRTINT interrupt.
+ * are ORd into the USB_DWC_LL_INTR_CORE_PRTINT interrupt.
  *
  * Note: Some fields of the HPRT are W1C (write 1 clear), this we cannot do a
  * simple read and write-back to clear the HPRT interrupt bits. Instead we need
  * a W1C mask the non-interrupt related bits
  */
-#define USBH_LL_HPRT_W1C_MSK                (0x2E)
-#define USBH_LL_HPRT_ENA_MSK                (0x04)
-#define USBH_LL_INTR_HPRT_PRTOVRCURRCHNG    (1 << 5)
-#define USBH_LL_INTR_HPRT_PRTENCHNG         (1 << 3)
-#define USBH_LL_INTR_HPRT_PRTCONNDET        (1 << 1)
+#define USB_DWC_LL_HPRT_W1C_MSK             (0x2E)
+#define USB_DWC_LL_HPRT_ENA_MSK             (0x04)
+#define USB_DWC_LL_INTR_HPRT_PRTOVRCURRCHNG (1 << 5)
+#define USB_DWC_LL_INTR_HPRT_PRTENCHNG      (1 << 3)
+#define USB_DWC_LL_INTR_HPRT_PRTCONNDET     (1 << 1)
 
 /*
  * Bit mask of channel interrupts (HCINTi and HCINTMSKi registers)
@@ -78,22 +78,22 @@ extern "C" {
  * - XFERCOMPL
  * The remaining interrupt bits will still be set (when the corresponding event occurs)
  * but will not generate an interrupt. Therefore we must proxy through the
- * USBH_LL_INTR_CHAN_CHHLTD interrupt to check the other interrupt bits.
+ * USB_DWC_LL_INTR_CHAN_CHHLTD interrupt to check the other interrupt bits.
  */
-#define USBH_LL_INTR_CHAN_DESC_LS_ROLL      (1 << 13)
-#define USBH_LL_INTR_CHAN_XCS_XACT_ERR      (1 << 12)
-#define USBH_LL_INTR_CHAN_BNAINTR           (1 << 11)
-#define USBH_LL_INTR_CHAN_DATATGLERR        (1 << 10)
-#define USBH_LL_INTR_CHAN_FRMOVRUN          (1 << 9)
-#define USBH_LL_INTR_CHAN_BBLEER            (1 << 8)
-#define USBH_LL_INTR_CHAN_XACTERR           (1 << 7)
-#define USBH_LL_INTR_CHAN_NYET              (1 << 6)
-#define USBH_LL_INTR_CHAN_ACK               (1 << 5)
-#define USBH_LL_INTR_CHAN_NAK               (1 << 4)
-#define USBH_LL_INTR_CHAN_STALL             (1 << 3)
-#define USBH_LL_INTR_CHAN_AHBERR            (1 << 2)
-#define USBH_LL_INTR_CHAN_CHHLTD            (1 << 1)
-#define USBH_LL_INTR_CHAN_XFERCOMPL         (1 << 0)
+#define USB_DWC_LL_INTR_CHAN_DESC_LS_ROLL   (1 << 13)
+#define USB_DWC_LL_INTR_CHAN_XCS_XACT_ERR   (1 << 12)
+#define USB_DWC_LL_INTR_CHAN_BNAINTR        (1 << 11)
+#define USB_DWC_LL_INTR_CHAN_DATATGLERR     (1 << 10)
+#define USB_DWC_LL_INTR_CHAN_FRMOVRUN       (1 << 9)
+#define USB_DWC_LL_INTR_CHAN_BBLEER         (1 << 8)
+#define USB_DWC_LL_INTR_CHAN_XACTERR        (1 << 7)
+#define USB_DWC_LL_INTR_CHAN_NYET           (1 << 6)
+#define USB_DWC_LL_INTR_CHAN_ACK            (1 << 5)
+#define USB_DWC_LL_INTR_CHAN_NAK            (1 << 4)
+#define USB_DWC_LL_INTR_CHAN_STALL          (1 << 3)
+#define USB_DWC_LL_INTR_CHAN_AHBERR         (1 << 2)
+#define USB_DWC_LL_INTR_CHAN_CHHLTD         (1 << 1)
+#define USB_DWC_LL_INTR_CHAN_XFERCOMPL      (1 << 0)
 
 /*
  * QTD (Queue Transfer Descriptor) structure used in Scatter/Gather DMA mode.
@@ -150,7 +150,7 @@ typedef struct {
         uint32_t buffer_status_val;
     };
     uint8_t *buffer;
-} usbh_ll_dma_qtd_t;
+} usb_dwc_ll_dma_qtd_t;
 
 
 /* -----------------------------------------------------------------------------
@@ -159,61 +159,61 @@ typedef struct {
 
 // --------------------------- GAHBCFG Register --------------------------------
 
-static inline void usb_ll_en_dma_mode(usbh_dev_t *hw)
+static inline void usb_dwc_ll_gahbcfg_en_dma_mode(usb_dwc_dev_t *hw)
 {
     hw->gahbcfg_reg.dmaen = 1;
 }
 
-static inline void usb_ll_en_slave_mode(usbh_dev_t *hw)
+static inline void usb_dwc_ll_gahbcfg_en_slave_mode(usb_dwc_dev_t *hw)
 {
     hw->gahbcfg_reg.dmaen = 0;
 }
 
-static inline void usb_ll_set_hbstlen(usbh_dev_t *hw, uint32_t burst_len)
+static inline void usb_dwc_ll_gahbcfg_set_hbstlen(usb_dwc_dev_t *hw, uint32_t burst_len)
 {
     hw->gahbcfg_reg.hbstlen = burst_len;
 }
 
-static inline void usb_ll_en_global_intr(usbh_dev_t *hw)
+static inline void usb_dwc_ll_gahbcfg_en_global_intr(usb_dwc_dev_t *hw)
 {
     hw->gahbcfg_reg.glbllntrmsk = 1;
 }
 
-static inline void usb_ll_dis_global_intr(usbh_dev_t *hw)
+static inline void usb_dwc_ll_gahbcfg_dis_global_intr(usb_dwc_dev_t *hw)
 {
     hw->gahbcfg_reg.glbllntrmsk = 0;
 }
 
 // --------------------------- GUSBCFG Register --------------------------------
 
-static inline void usb_ll_set_host_mode(usbh_dev_t *hw)
+static inline void usb_dwc_ll_gusbcfg_force_host_mode(usb_dwc_dev_t *hw)
 {
     hw->gusbcfg_reg.forcehstmode = 1;
 }
 
-static inline void usb_ll_dis_hnp_cap(usbh_dev_t *hw)
+static inline void usb_dwc_ll_gusbcfg_dis_hnp_cap(usb_dwc_dev_t *hw)
 {
     hw->gusbcfg_reg.hnpcap = 0;
 }
 
-static inline void usb_ll_dis_srp_cap(usbh_dev_t *hw)
+static inline void usb_dwc_ll_gusbcfg_dis_srp_cap(usb_dwc_dev_t *hw)
 {
     hw->gusbcfg_reg.srpcap = 0;
 }
 
 // --------------------------- GRSTCTL Register --------------------------------
 
-static inline bool usb_ll_check_ahb_idle(usbh_dev_t *hw)
+static inline bool usb_dwc_ll_grstctl_is_ahb_idle(usb_dwc_dev_t *hw)
 {
     return hw->grstctl_reg.ahbidle;
 }
 
-static inline bool usb_ll_check_dma_req_in_progress(usbh_dev_t *hw)
+static inline bool usb_dwc_ll_grstctl_is_dma_req_in_progress(usb_dwc_dev_t *hw)
 {
     return hw->grstctl_reg.dmareq;
 }
 
-static inline void usb_ll_flush_nptx_fifo(usbh_dev_t *hw)
+static inline void usb_dwc_ll_grstctl_flush_nptx_fifo(usb_dwc_dev_t *hw)
 {
     hw->grstctl_reg.txfnum = 0;     //Set the TX FIFO number to 0 to select the non-periodic TX FIFO
     hw->grstctl_reg.txfflsh = 1;    //Flush the selected TX FIFO
@@ -223,7 +223,7 @@ static inline void usb_ll_flush_nptx_fifo(usbh_dev_t *hw)
     }
 }
 
-static inline void usb_ll_flush_ptx_fifo(usbh_dev_t *hw)
+static inline void usb_dwc_ll_grstctl_flush_ptx_fifo(usb_dwc_dev_t *hw)
 {
     hw->grstctl_reg.txfnum = 1;     //Set the TX FIFO number to 1 to select the periodic TX FIFO
     hw->grstctl_reg.txfflsh = 1;    //FLush the select TX FIFO
@@ -233,7 +233,7 @@ static inline void usb_ll_flush_ptx_fifo(usbh_dev_t *hw)
     }
 }
 
-static inline void usb_ll_flush_rx_fifo(usbh_dev_t *hw)
+static inline void usb_dwc_ll_grstctl_flush_rx_fifo(usb_dwc_dev_t *hw)
 {
     hw->grstctl_reg.rxfflsh = 1;
     //Wait for the flushing to complete
@@ -242,17 +242,17 @@ static inline void usb_ll_flush_rx_fifo(usbh_dev_t *hw)
     }
 }
 
-static inline void usb_ll_reset_frame_counter(usbh_dev_t *hw)
+static inline void usb_dwc_ll_grstctl_reset_frame_counter(usb_dwc_dev_t *hw)
 {
     hw->grstctl_reg.frmcntrrst = 1;
 }
 
-static inline void usb_ll_core_soft_reset(usbh_dev_t *hw)
+static inline void usb_dwc_ll_grstctl_core_soft_reset(usb_dwc_dev_t *hw)
 {
     hw->grstctl_reg.csftrst = 1;
 }
 
-static inline bool usb_ll_check_core_soft_reset(usbh_dev_t *hw)
+static inline bool usb_dwc_ll_grstctl_is_core_soft_reset_in_progress(usb_dwc_dev_t *hw)
 {
     return hw->grstctl_reg.csftrst;
 }
@@ -265,9 +265,9 @@ static inline bool usb_ll_check_core_soft_reset(usbh_dev_t *hw)
  * @param hw Start address of the DWC_OTG registers
  * @return uint32_t Mask of interrupts
  */
-static inline uint32_t usb_ll_intr_read_and_clear(usbh_dev_t *hw)
+static inline uint32_t usb_dwc_ll_gintsts_read_and_clear_intrs(usb_dwc_dev_t *hw)
 {
-    usb_gintsts_reg_t gintsts;
+    usb_dwc_gintsts_reg_t gintsts;
     gintsts.val = hw->gintsts_reg.val;
     hw->gintsts_reg.val = gintsts.val;  //Write back to clear
     return gintsts.val;
@@ -279,7 +279,7 @@ static inline uint32_t usb_ll_intr_read_and_clear(usbh_dev_t *hw)
  * @param hw Start address of the DWC_OTG registers
  * @param intr_msk Mask of interrupts to clear
  */
-static inline void usb_ll_intr_clear(usbh_dev_t *hw, uint32_t intr_msk)
+static inline void usb_dwc_ll_gintsts_clear_intrs(usb_dwc_dev_t *hw, uint32_t intr_msk)
 {
     //All GINTSTS fields are either W1C or read only. So safe to write directly
     hw->gintsts_reg.val = intr_msk;
@@ -287,19 +287,19 @@ static inline void usb_ll_intr_clear(usbh_dev_t *hw, uint32_t intr_msk)
 
 // --------------------------- GINTMSK Register --------------------------------
 
-static inline void usb_ll_en_intrs(usbh_dev_t *hw, uint32_t intr_mask)
+static inline void usb_dwc_ll_gintmsk_en_intrs(usb_dwc_dev_t *hw, uint32_t intr_mask)
 {
     hw->gintmsk_reg.val |= intr_mask;
 }
 
-static inline void usb_ll_dis_intrs(usbh_dev_t *hw, uint32_t intr_mask)
+static inline void usb_dwc_ll_gintmsk_dis_intrs(usb_dwc_dev_t *hw, uint32_t intr_mask)
 {
     hw->gintmsk_reg.val &= ~intr_mask;
 }
 
 // --------------------------- GRXFSIZ Register --------------------------------
 
-static inline void usb_ll_set_rx_fifo_size(usbh_dev_t *hw, uint32_t num_lines)
+static inline void usb_dwc_ll_grxfsiz_set_fifo_size(usb_dwc_dev_t *hw, uint32_t num_lines)
 {
     //Set size in words
     HAL_FORCE_MODIFY_U32_REG_FIELD(hw->grxfsiz_reg, rxfdep, num_lines);
@@ -307,20 +307,24 @@ static inline void usb_ll_set_rx_fifo_size(usbh_dev_t *hw, uint32_t num_lines)
 
 // -------------------------- GNPTXFSIZ Register -------------------------------
 
-static inline void usb_ll_set_nptx_fifo_size(usbh_dev_t *hw, uint32_t addr, uint32_t num_lines)
+static inline void usb_dwc_ll_gnptxfsiz_set_fifo_size(usb_dwc_dev_t *hw, uint32_t addr, uint32_t num_lines)
 {
-    usb_gnptxfsiz_reg_t gnptxfsiz;
+    usb_dwc_gnptxfsiz_reg_t gnptxfsiz;
     gnptxfsiz.val = hw->gnptxfsiz_reg.val;
     HAL_FORCE_MODIFY_U32_REG_FIELD(gnptxfsiz, nptxfstaddr, addr);
     HAL_FORCE_MODIFY_U32_REG_FIELD(gnptxfsiz, nptxfdep, num_lines);
     hw->gnptxfsiz_reg.val = gnptxfsiz.val;
 }
 
-static inline uint32_t usb_ll_get_controller_core_id(usbh_dev_t *hw)
+// --------------------------- GSNPSID Register --------------------------------
+
+static inline uint32_t usb_dwc_ll_gsnpsid_get_id(usb_dwc_dev_t *hw)
 {
     return hw->gsnpsid_reg.val;
 }
 
+// --------------------------- GHWCFGx Register --------------------------------
+
 /**
  * @brief Get the hardware configuration regiters of the DWC_OTG controller
  *
@@ -333,7 +337,7 @@ static inline uint32_t usb_ll_get_controller_core_id(usbh_dev_t *hw)
  * @param[out] ghwcfg3 Hardware configuration registesr 3
  * @param[out] ghwcfg4 Hardware configuration registesr 4
  */
-static inline void usb_ll_get_hardware_config(usbh_dev_t *hw, uint32_t *ghwcfg1, uint32_t *ghwcfg2, uint32_t *ghwcfg3, uint32_t *ghwcfg4)
+static inline void usb_dwc_ll_ghwcfg_get_hw_config(usb_dwc_dev_t *hw, uint32_t *ghwcfg1, uint32_t *ghwcfg2, uint32_t *ghwcfg3, uint32_t *ghwcfg4)
 {
     *ghwcfg1 = hw->ghwcfg1_reg.val;
     *ghwcfg2 = hw->ghwcfg2_reg.val;
@@ -343,9 +347,9 @@ static inline void usb_ll_get_hardware_config(usbh_dev_t *hw, uint32_t *ghwcfg1,
 
 // --------------------------- HPTXFSIZ Register -------------------------------
 
-static inline void usbh_ll_set_ptx_fifo_size(usbh_dev_t *hw, uint32_t addr, uint32_t num_lines)
+static inline void usb_dwc_ll_hptxfsiz_set_ptx_fifo_size(usb_dwc_dev_t *hw, uint32_t addr, uint32_t num_lines)
 {
-    usb_hptxfsiz_reg_t hptxfsiz;
+    usb_dwc_hptxfsiz_reg_t hptxfsiz;
     hptxfsiz.val = hw->hptxfsiz_reg.val;
     HAL_FORCE_MODIFY_U32_REG_FIELD(hptxfsiz, ptxfstaddr, addr);
     HAL_FORCE_MODIFY_U32_REG_FIELD(hptxfsiz, ptxfsize, num_lines);
@@ -358,12 +362,12 @@ static inline void usbh_ll_set_ptx_fifo_size(usbh_dev_t *hw, uint32_t addr, uint
 
 // ----------------------------- HCFG Register ---------------------------------
 
-static inline void usbh_ll_hcfg_en_perio_sched(usbh_dev_t *hw)
+static inline void usb_dwc_ll_hcfg_en_perio_sched(usb_dwc_dev_t *hw)
 {
     hw->hcfg_reg.perschedena = 1;
 }
 
-static inline void usbh_ll_hcfg_dis_perio_sched(usbh_dev_t *hw)
+static inline void usb_dwc_ll_hcfg_dis_perio_sched(usb_dwc_dev_t *hw)
 {
     hw->hcfg_reg.perschedena = 0;
 }
@@ -373,7 +377,7 @@ static inline void usbh_ll_hcfg_dis_perio_sched(usbh_dev_t *hw)
  *
  * @param num_entires Number of entires in the frame list
  */
-static inline void usbh_ll_hcfg_set_num_frame_list_entries(usbh_dev_t *hw, usb_hal_frame_list_len_t num_entries)
+static inline void usb_dwc_ll_hcfg_set_num_frame_list_entries(usb_dwc_dev_t *hw, usb_hal_frame_list_len_t num_entries)
 {
     uint32_t frlisten;
     switch (num_entries) {
@@ -393,17 +397,17 @@ static inline void usbh_ll_hcfg_set_num_frame_list_entries(usbh_dev_t *hw, usb_h
     hw->hcfg_reg.frlisten = frlisten;
 }
 
-static inline void usbh_ll_hcfg_en_scatt_gatt_dma(usbh_dev_t *hw)
+static inline void usb_dwc_ll_hcfg_en_scatt_gatt_dma(usb_dwc_dev_t *hw)
 {
     hw->hcfg_reg.descdma = 1;
 }
 
-static inline void usbh_ll_hcfg_set_fsls_supp_only(usbh_dev_t *hw)
+static inline void usb_dwc_ll_hcfg_set_fsls_supp_only(usb_dwc_dev_t *hw)
 {
     hw->hcfg_reg.fslssupp = 1;
 }
 
-static inline void usbh_ll_hcfg_set_fsls_pclk_sel(usbh_dev_t *hw)
+static inline void usb_dwc_ll_hcfg_set_fsls_pclk_sel(usb_dwc_dev_t *hw)
 {
     hw->hcfg_reg.fslspclksel = 1;
 }
@@ -414,7 +418,7 @@ static inline void usbh_ll_hcfg_set_fsls_pclk_sel(usbh_dev_t *hw)
  * @param hw Start address of the DWC_OTG registers
  * @param speed Speed to initialize the host port at
  */
-static inline void usbh_ll_hcfg_set_defaults(usbh_dev_t *hw, usb_priv_speed_t speed)
+static inline void usb_dwc_ll_hcfg_set_defaults(usb_dwc_dev_t *hw, usb_priv_speed_t speed)
 {
     hw->hcfg_reg.descdma = 1;   //Enable scatt/gatt
     hw->hcfg_reg.fslssupp = 1;  //FS/LS support only
@@ -429,9 +433,9 @@ static inline void usbh_ll_hcfg_set_defaults(usbh_dev_t *hw, usb_priv_speed_t sp
 
 // ----------------------------- HFIR Register ---------------------------------
 
-static inline void usbh_ll_hfir_set_defaults(usbh_dev_t *hw, usb_priv_speed_t speed)
+static inline void usb_dwc_ll_hfir_set_defaults(usb_dwc_dev_t *hw, usb_priv_speed_t speed)
 {
-    usb_hfir_reg_t hfir;
+    usb_dwc_hfir_reg_t hfir;
     hfir.val = hw->hfir_reg.val;
     hfir.hfirrldctrl = 0;       //Disable dynamic loading
     /*
@@ -445,49 +449,49 @@ static inline void usbh_ll_hfir_set_defaults(usbh_dev_t *hw, usb_priv_speed_t sp
 
 // ----------------------------- HFNUM Register --------------------------------
 
-static inline uint32_t usbh_ll_get_frm_time_rem(usbh_dev_t *hw)
+static inline uint32_t usb_dwc_ll_hfnum_get_frame_time_rem(usb_dwc_dev_t *hw)
 {
     return HAL_FORCE_READ_U32_REG_FIELD(hw->hfnum_reg, frrem);
 }
 
-static inline uint32_t usbh_ll_get_frm_num(usbh_dev_t *hw)
+static inline uint32_t usb_dwc_ll_hfnum_get_frame_num(usb_dwc_dev_t *hw)
 {
     return hw->hfnum_reg.frnum;
 }
 
 // ---------------------------- HPTXSTS Register -------------------------------
 
-static inline uint32_t usbh_ll_get_p_tx_queue_top(usbh_dev_t *hw)
+static inline uint32_t usb_dwc_ll_hptxsts_get_ptxq_top(usb_dwc_dev_t *hw)
 {
     return HAL_FORCE_READ_U32_REG_FIELD(hw->hptxsts_reg, ptxqtop);
 }
 
-static inline uint32_t usbh_ll_get_p_tx_queue_space_avail(usbh_dev_t *hw)
+static inline uint32_t usb_dwc_ll_hptxsts_get_ptxq_space_avail(usb_dwc_dev_t *hw)
 {
     return hw->hptxsts_reg.ptxqspcavail;
 }
 
-static inline uint32_t usbh_ll_get_p_tx_fifo_space_avail(usbh_dev_t *hw)
+static inline uint32_t usb_dwc_ll_ptxsts_get_ptxf_space_avail(usb_dwc_dev_t *hw)
 {
     return HAL_FORCE_READ_U32_REG_FIELD(hw->hptxsts_reg, ptxfspcavail);
 }
 
 // ----------------------------- HAINT Register --------------------------------
 
-static inline uint32_t usbh_ll_get_chan_intrs_msk(usbh_dev_t *hw)
+static inline uint32_t usb_dwc_ll_haint_get_chan_intrs(usb_dwc_dev_t *hw)
 {
     return HAL_FORCE_READ_U32_REG_FIELD(hw->haint_reg, haint);
 }
 
 // --------------------------- HAINTMSK Register -------------------------------
 
-static inline void usbh_ll_haintmsk_en_chan_intr(usbh_dev_t *hw, uint32_t mask)
+static inline void usb_dwc_ll_haintmsk_en_chan_intr(usb_dwc_dev_t *hw, uint32_t mask)
 {
 
     hw->haintmsk_reg.val |= mask;
 }
 
-static inline void usbh_ll_haintmsk_dis_chan_intr(usbh_dev_t *hw, uint32_t mask)
+static inline void usb_dwc_ll_haintmsk_dis_chan_intr(usb_dwc_dev_t *hw, uint32_t mask)
 {
     hw->haintmsk_reg.val &= ~mask;
 }
@@ -504,7 +508,7 @@ static inline void usbh_ll_haintmsk_dis_chan_intr(usbh_dev_t *hw, uint32_t mask)
  * @param hw Start address of the DWC_OTG registers
  * @param addr Base address of the scheduling frame list
  */
-static inline void usbh_ll_set_frame_list_base_addr(usbh_dev_t *hw, uint32_t addr)
+static inline void usb_dwc_ll_hflbaddr_set_base_addr(usb_dwc_dev_t *hw, uint32_t addr)
 {
     hw->hflbaddr_reg.hflbaddr = addr;
 }
@@ -515,14 +519,14 @@ static inline void usbh_ll_set_frame_list_base_addr(usbh_dev_t *hw, uint32_t add
  * @param hw Start address of the DWC_OTG registers
  * @return uint32_t Base address of the scheduling frame list
  */
-static inline uint32_t usbh_ll_get_frame_list_base_addr(usbh_dev_t *hw)
+static inline uint32_t usb_dwc_ll_hflbaddr_get_base_addr(usb_dwc_dev_t *hw)
 {
     return hw->hflbaddr_reg.hflbaddr;
 }
 
 // ----------------------------- HPRT Register ---------------------------------
 
-static inline usb_priv_speed_t usbh_ll_hprt_get_speed(usbh_dev_t *hw)
+static inline usb_priv_speed_t usb_dwc_ll_hprt_get_speed(usb_dwc_dev_t *hw)
 {
     usb_priv_speed_t speed;
     //esp32-s2 and esp32-s3 only support FS or LS
@@ -537,163 +541,163 @@ static inline usb_priv_speed_t usbh_ll_hprt_get_speed(usbh_dev_t *hw)
     return speed;
 }
 
-static inline uint32_t usbh_ll_hprt_get_test_ctl(usbh_dev_t *hw)
+static inline uint32_t usb_dwc_ll_hprt_get_test_ctl(usb_dwc_dev_t *hw)
 {
     return hw->hprt_reg.prttstctl;
 }
 
-static inline void usbh_ll_hprt_set_test_ctl(usbh_dev_t *hw, uint32_t test_mode)
+static inline void usb_dwc_ll_hprt_set_test_ctl(usb_dwc_dev_t *hw, uint32_t test_mode)
 {
-    usb_hprt_reg_t hprt;
+    usb_dwc_hprt_reg_t hprt;
     hprt.val = hw->hprt_reg.val;
     hprt.prttstctl = test_mode;
-    hw->hprt_reg.val = hprt.val & (~USBH_LL_HPRT_W1C_MSK);
+    hw->hprt_reg.val = hprt.val & (~USB_DWC_LL_HPRT_W1C_MSK);
 }
 
-static inline void usbh_ll_hprt_en_pwr(usbh_dev_t *hw)
+static inline void usb_dwc_ll_hprt_en_pwr(usb_dwc_dev_t *hw)
 {
-    usb_hprt_reg_t hprt;
+    usb_dwc_hprt_reg_t hprt;
     hprt.val = hw->hprt_reg.val;
     hprt.prtpwr = 1;
-    hw->hprt_reg.val = hprt.val & (~USBH_LL_HPRT_W1C_MSK);
+    hw->hprt_reg.val = hprt.val & (~USB_DWC_LL_HPRT_W1C_MSK);
 }
 
-static inline void usbh_ll_hprt_dis_pwr(usbh_dev_t *hw)
+static inline void usb_dwc_ll_hprt_dis_pwr(usb_dwc_dev_t *hw)
 {
-    usb_hprt_reg_t hprt;
+    usb_dwc_hprt_reg_t hprt;
     hprt.val = hw->hprt_reg.val;
     hprt.prtpwr = 0;
-    hw->hprt_reg.val = hprt.val & (~USBH_LL_HPRT_W1C_MSK);
+    hw->hprt_reg.val = hprt.val & (~USB_DWC_LL_HPRT_W1C_MSK);
 }
 
-static inline uint32_t usbh_ll_hprt_get_pwr_line_status(usbh_dev_t *hw)
+static inline uint32_t usb_dwc_ll_hprt_get_pwr_line_status(usb_dwc_dev_t *hw)
 {
     return hw->hprt_reg.prtlnsts;
 }
 
-static inline void usbh_ll_hprt_set_port_reset(usbh_dev_t *hw, bool reset)
+static inline void usb_dwc_ll_hprt_set_port_reset(usb_dwc_dev_t *hw, bool reset)
 {
-    usb_hprt_reg_t hprt;
+    usb_dwc_hprt_reg_t hprt;
     hprt.val = hw->hprt_reg.val;
     hprt.prtrst = reset;
-    hw->hprt_reg.val = hprt.val & (~USBH_LL_HPRT_W1C_MSK);
+    hw->hprt_reg.val = hprt.val & (~USB_DWC_LL_HPRT_W1C_MSK);
 }
 
-static inline bool usbh_ll_hprt_get_port_reset(usbh_dev_t *hw)
+static inline bool usb_dwc_ll_hprt_get_port_reset(usb_dwc_dev_t *hw)
 {
     return hw->hprt_reg.prtrst;
 }
 
-static inline void usbh_ll_hprt_set_port_suspend(usbh_dev_t *hw)
+static inline void usb_dwc_ll_hprt_set_port_suspend(usb_dwc_dev_t *hw)
 {
-    usb_hprt_reg_t hprt;
+    usb_dwc_hprt_reg_t hprt;
     hprt.val = hw->hprt_reg.val;
     hprt.prtsusp = 1;
-    hw->hprt_reg.val = hprt.val & (~USBH_LL_HPRT_W1C_MSK);
+    hw->hprt_reg.val = hprt.val & (~USB_DWC_LL_HPRT_W1C_MSK);
 }
 
-static inline bool usbh_ll_hprt_get_port_suspend(usbh_dev_t *hw)
+static inline bool usb_dwc_ll_hprt_get_port_suspend(usb_dwc_dev_t *hw)
 {
     return hw->hprt_reg.prtsusp;
 }
 
-static inline void usbh_ll_hprt_set_port_resume(usbh_dev_t *hw)
+static inline void usb_dwc_ll_hprt_set_port_resume(usb_dwc_dev_t *hw)
 {
-    usb_hprt_reg_t hprt;
+    usb_dwc_hprt_reg_t hprt;
     hprt.val = hw->hprt_reg.val;
     hprt.prtres = 1;
-    hw->hprt_reg.val = hprt.val & (~USBH_LL_HPRT_W1C_MSK);
+    hw->hprt_reg.val = hprt.val & (~USB_DWC_LL_HPRT_W1C_MSK);
 }
 
-static inline void usbh_ll_hprt_clr_port_resume(usbh_dev_t *hw)
+static inline void usb_dwc_ll_hprt_clr_port_resume(usb_dwc_dev_t *hw)
 {
-    usb_hprt_reg_t hprt;
+    usb_dwc_hprt_reg_t hprt;
     hprt.val = hw->hprt_reg.val;
     hprt.prtres = 0;
-    hw->hprt_reg.val = hprt.val & (~USBH_LL_HPRT_W1C_MSK);
+    hw->hprt_reg.val = hprt.val & (~USB_DWC_LL_HPRT_W1C_MSK);
 }
 
-static inline bool usbh_ll_hprt_get_port_resume(usbh_dev_t *hw)
+static inline bool usb_dwc_ll_hprt_get_port_resume(usb_dwc_dev_t *hw)
 {
     return hw->hprt_reg.prtres;
 }
 
-static inline bool usbh_ll_hprt_get_port_overcur(usbh_dev_t *hw)
+static inline bool usb_dwc_ll_hprt_get_port_overcur(usb_dwc_dev_t *hw)
 {
     return hw->hprt_reg.prtovrcurract;
 }
 
-static inline bool usbh_ll_hprt_get_port_en(usbh_dev_t *hw)
+static inline bool usb_dwc_ll_hprt_get_port_en(usb_dwc_dev_t *hw)
 {
     return hw->hprt_reg.prtena;
 }
 
-static inline void usbh_ll_hprt_port_dis(usbh_dev_t *hw)
+static inline void usb_dwc_ll_hprt_port_dis(usb_dwc_dev_t *hw)
 {
-    usb_hprt_reg_t hprt;
+    usb_dwc_hprt_reg_t hprt;
     hprt.val = hw->hprt_reg.val;
     hprt.prtena = 1;        //W1C to disable
     //we want to W1C ENA but not W1C the interrupt bits
-    hw->hprt_reg.val = hprt.val & ((~USBH_LL_HPRT_W1C_MSK) | USBH_LL_HPRT_ENA_MSK);
+    hw->hprt_reg.val = hprt.val & ((~USB_DWC_LL_HPRT_W1C_MSK) | USB_DWC_LL_HPRT_ENA_MSK);
 }
 
-static inline bool usbh_ll_hprt_get_conn_status(usbh_dev_t *hw)
+static inline bool usb_dwc_ll_hprt_get_conn_status(usb_dwc_dev_t *hw)
 {
     return hw->hprt_reg.prtconnsts;
 }
 
-static inline uint32_t usbh_ll_hprt_intr_read_and_clear(usbh_dev_t *hw)
+static inline uint32_t usb_dwc_ll_hprt_intr_read_and_clear(usb_dwc_dev_t *hw)
 {
-    usb_hprt_reg_t hprt;
+    usb_dwc_hprt_reg_t hprt;
     hprt.val = hw->hprt_reg.val;
     //We want to W1C the interrupt bits but not that ENA
-    hw->hprt_reg.val = hprt.val & (~USBH_LL_HPRT_ENA_MSK);
+    hw->hprt_reg.val = hprt.val & (~USB_DWC_LL_HPRT_ENA_MSK);
     //Return only the interrupt bits
-    return (hprt.val & (USBH_LL_HPRT_W1C_MSK & ~(USBH_LL_HPRT_ENA_MSK)));
+    return (hprt.val & (USB_DWC_LL_HPRT_W1C_MSK & ~(USB_DWC_LL_HPRT_ENA_MSK)));
 }
 
-static inline void usbh_ll_hprt_intr_clear(usbh_dev_t *hw, uint32_t intr_mask)
+static inline void usb_dwc_ll_hprt_intr_clear(usb_dwc_dev_t *hw, uint32_t intr_mask)
 {
-    usb_hprt_reg_t hprt;
+    usb_dwc_hprt_reg_t hprt;
     hprt.val = hw->hprt_reg.val;
-    hw->hprt_reg.val = ((hprt.val & ~USBH_LL_HPRT_ENA_MSK) & ~USBH_LL_HPRT_W1C_MSK) | intr_mask;
+    hw->hprt_reg.val = ((hprt.val & ~USB_DWC_LL_HPRT_ENA_MSK) & ~USB_DWC_LL_HPRT_W1C_MSK) | intr_mask;
 }
 
 //Per Channel registers
 
 // --------------------------- HCCHARi Register --------------------------------
 
-static inline void usbh_ll_chan_start(volatile usb_host_chan_regs_t *chan)
+static inline void usb_dwc_ll_hcchar_enable_chan(volatile usb_dwc_host_chan_regs_t *chan)
 {
     chan->hcchar_reg.chena = 1;
 }
 
-static inline bool usbh_ll_chan_is_active(volatile usb_host_chan_regs_t *chan)
+static inline bool usb_dwc_ll_hcchar_chan_is_enabled(volatile usb_dwc_host_chan_regs_t *chan)
 {
     return chan->hcchar_reg.chena;
 }
 
-static inline void usbh_ll_chan_halt(volatile usb_host_chan_regs_t *chan)
+static inline void usb_dwc_ll_hcchar_disable_chan(volatile usb_dwc_host_chan_regs_t *chan)
 {
     chan->hcchar_reg.chdis = 1;
 }
 
-static inline void usbh_ll_chan_xfer_odd_frame(volatile usb_host_chan_regs_t *chan)
+static inline void usb_dwc_ll_hcchar_set_odd_frame(volatile usb_dwc_host_chan_regs_t *chan)
 {
     chan->hcchar_reg.oddfrm = 1;
 }
 
-static inline void usbh_ll_chan_xfer_even_frame(volatile usb_host_chan_regs_t *chan)
+static inline void usb_dwc_ll_hcchar_set_even_frame(volatile usb_dwc_host_chan_regs_t *chan)
 {
     chan->hcchar_reg.oddfrm = 0;
 }
 
-static inline void usbh_ll_chan_set_dev_addr(volatile usb_host_chan_regs_t *chan, uint32_t addr)
+static inline void usb_dwc_ll_hcchar_set_dev_addr(volatile usb_dwc_host_chan_regs_t *chan, uint32_t addr)
 {
     chan->hcchar_reg.devaddr = addr;
 }
 
-static inline void usbh_ll_chan_set_ep_type(volatile usb_host_chan_regs_t *chan, usb_priv_xfer_type_t type)
+static inline void usb_dwc_ll_hcchar_set_ep_type(volatile usb_dwc_host_chan_regs_t *chan, usb_priv_xfer_type_t type)
 {
     uint32_t ep_type;
     switch (type) {
@@ -715,42 +719,42 @@ static inline void usbh_ll_chan_set_ep_type(volatile usb_host_chan_regs_t *chan,
 
 //Indicates whether channel is commuunicating with a LS device connected via a FS hub. Setting this bit to 1 will cause
 //each packet to be preceded by a PREamble packet
-static inline void usbh_ll_chan_set_lspddev(volatile usb_host_chan_regs_t *chan, bool is_ls)
+static inline void usb_dwc_ll_hcchar_set_lspddev(volatile usb_dwc_host_chan_regs_t *chan, bool is_ls)
 {
     chan->hcchar_reg.lspddev = is_ls;
 }
 
-static inline void usbh_ll_chan_set_dir(volatile usb_host_chan_regs_t *chan, bool is_in)
+static inline void usb_dwc_ll_hcchar_set_dir(volatile usb_dwc_host_chan_regs_t *chan, bool is_in)
 {
     chan->hcchar_reg.epdir = is_in;
 }
 
-static inline void usbh_ll_chan_set_ep_num(volatile usb_host_chan_regs_t *chan, uint32_t num)
+static inline void usb_dwc_ll_hcchar_set_ep_num(volatile usb_dwc_host_chan_regs_t *chan, uint32_t num)
 {
     chan->hcchar_reg.epnum = num;
 }
 
-static inline void usbh_ll_chan_set_mps(volatile usb_host_chan_regs_t *chan, uint32_t mps)
+static inline void usb_dwc_ll_hcchar_set_mps(volatile usb_dwc_host_chan_regs_t *chan, uint32_t mps)
 {
     chan->hcchar_reg.mps = mps;
 }
 
-static inline void usbh_ll_chan_hcchar_init(volatile usb_host_chan_regs_t *chan, int dev_addr, int ep_num, int mps, usb_priv_xfer_type_t type, bool is_in, bool is_ls)
+static inline void usb_dwc_ll_hcchar_init(volatile usb_dwc_host_chan_regs_t *chan, int dev_addr, int ep_num, int mps, usb_priv_xfer_type_t type, bool is_in, bool is_ls)
 {
     //Sets all persistent fields of the channel over its lifetimez
-    usbh_ll_chan_set_dev_addr(chan, dev_addr);
-    usbh_ll_chan_set_ep_type(chan, type);
-    usbh_ll_chan_set_lspddev(chan, is_ls);
-    usbh_ll_chan_set_dir(chan, is_in);
-    usbh_ll_chan_set_ep_num(chan, ep_num);
-    usbh_ll_chan_set_mps(chan, mps);
+    usb_dwc_ll_hcchar_set_dev_addr(chan, dev_addr);
+    usb_dwc_ll_hcchar_set_ep_type(chan, type);
+    usb_dwc_ll_hcchar_set_lspddev(chan, is_ls);
+    usb_dwc_ll_hcchar_set_dir(chan, is_in);
+    usb_dwc_ll_hcchar_set_ep_num(chan, ep_num);
+    usb_dwc_ll_hcchar_set_mps(chan, mps);
 }
 
 // ---------------------------- HCINTi Register --------------------------------
 
-static inline uint32_t usbh_ll_chan_intr_read_and_clear(volatile usb_host_chan_regs_t *chan)
+static inline uint32_t usb_dwc_ll_hcint_read_and_clear_intrs(volatile usb_dwc_host_chan_regs_t *chan)
 {
-    usb_hcint_reg_t hcint;
+    usb_dwc_hcint_reg_t hcint;
     hcint.val = chan->hcint_reg.val;
     chan->hcint_reg.val = hcint.val;
     return hcint.val;
@@ -758,14 +762,14 @@ static inline uint32_t usbh_ll_chan_intr_read_and_clear(volatile usb_host_chan_r
 
 // --------------------------- HCINTMSKi Register ------------------------------
 
-static inline void usbh_ll_chan_set_intr_mask(volatile usb_host_chan_regs_t *chan, uint32_t mask)
+static inline void usb_dwc_ll_hcintmsk_set_intr_mask(volatile usb_dwc_host_chan_regs_t *chan, uint32_t mask)
 {
     chan->hcintmsk_reg.val = mask;
 }
 
-// ---------------------- HCTSIZi and HCDMAi Registers -------------------------
+// ---------------------------- HCTSIZi Register -------------------------------
 
-static inline void usbh_ll_chan_set_pid(volatile usb_host_chan_regs_t *chan, uint32_t data_pid)
+static inline void usb_dwc_ll_hctsiz_set_pid(volatile usb_dwc_host_chan_regs_t *chan, uint32_t data_pid)
 {
     if (data_pid == 0) {
         chan->hctsiz_reg.pid = 0;
@@ -774,7 +778,8 @@ static inline void usbh_ll_chan_set_pid(volatile usb_host_chan_regs_t *chan, uin
     }
 }
 
-static inline uint32_t usbh_ll_chan_get_pid(volatile usb_host_chan_regs_t *chan) {
+static inline uint32_t usb_dwc_ll_hctsiz_get_pid(volatile usb_dwc_host_chan_regs_t *chan)
+{
     if (chan->hctsiz_reg.pid == 0) {
         return 0;   //DATA0
     } else {
@@ -782,9 +787,20 @@ static inline uint32_t usbh_ll_chan_get_pid(volatile usb_host_chan_regs_t *chan)
     }
 }
 
-static inline void usbh_ll_chan_set_dma_addr_non_iso(volatile usb_host_chan_regs_t *chan,
-                                                    void *dmaaddr,
-                                                    uint32_t qtd_idx)
+static inline void usb_dwc_ll_hctsiz_set_qtd_list_len(volatile usb_dwc_host_chan_regs_t *chan, int qtd_list_len)
+{
+    HAL_FORCE_MODIFY_U32_REG_FIELD(chan->hctsiz_reg, ntd, qtd_list_len - 1);    //Set the length of the descriptor list
+}
+
+static inline void usb_dwc_ll_hctsiz_init(volatile usb_dwc_host_chan_regs_t *chan)
+{
+    chan->hctsiz_reg.dopng = 0;         //Don't do ping
+    HAL_FORCE_MODIFY_U32_REG_FIELD(chan->hctsiz_reg, sched_info, 0xFF); //Schedinfo is always 0xFF for fullspeed. Not used in Bulk/Ctrl channels
+}
+
+// ---------------------------- HCDMAi Register --------------------------------
+
+static inline void usb_dwc_ll_hcdma_set_qtd_list_addr(volatile usb_dwc_host_chan_regs_t *chan, void *dmaaddr, uint32_t qtd_idx)
 {
     //Set HCDMAi
     chan->hcdma_reg.val = 0;
@@ -792,25 +808,14 @@ static inline void usbh_ll_chan_set_dma_addr_non_iso(volatile usb_host_chan_regs
     chan->hcdma_reg.non_iso.ctd = qtd_idx;
 }
 
-static inline int usbh_ll_chan_get_ctd(usb_host_chan_regs_t *chan)
+static inline int usb_dwc_ll_hcdam_get_cur_qtd_idx(usb_dwc_host_chan_regs_t *chan)
 {
     return chan->hcdma_reg.non_iso.ctd;
 }
 
-static inline void usbh_ll_chan_hctsiz_init(volatile usb_host_chan_regs_t *chan)
-{
-    chan->hctsiz_reg.dopng = 0;         //Don't do ping
-    HAL_FORCE_MODIFY_U32_REG_FIELD(chan->hctsiz_reg, sched_info, 0xFF); //Schedinfo is always 0xFF for fullspeed. Not used in Bulk/Ctrl channels
-}
-
-static inline void usbh_ll_chan_set_qtd_list_len(volatile usb_host_chan_regs_t *chan, int qtd_list_len)
-{
-    HAL_FORCE_MODIFY_U32_REG_FIELD(chan->hctsiz_reg, ntd, qtd_list_len - 1);    //Set the length of the descriptor list
-}
-
 // ---------------------------- HCDMABi Register -------------------------------
 
-static inline void *usbh_ll_chan_get_cur_buff_addr(volatile usb_host_chan_regs_t *chan)
+static inline void *usb_dwc_ll_hcdmab_get_buff_addr(volatile usb_dwc_host_chan_regs_t *chan)
 {
     return (void *)chan->hcdmab_reg.hcdmab;
 }
@@ -826,20 +831,20 @@ static inline void *usbh_ll_chan_get_cur_buff_addr(volatile usb_host_chan_regs_t
  *
  * @param dev Start address of the DWC_OTG registers
  * @param chan_idx The channel's index
- * @return usb_host_chan_regs_t* Pointer to channel's registers
+ * @return usb_dwc_host_chan_regs_t* Pointer to channel's registers
  */
-static inline usb_host_chan_regs_t *usbh_ll_get_chan_regs(usbh_dev_t *dev, int chan_idx)
+static inline usb_dwc_host_chan_regs_t *usb_dwc_ll_chan_get_regs(usb_dwc_dev_t *dev, int chan_idx)
 {
     return &dev->host_chans[chan_idx];
 }
 
 // ------------------------------ QTD related ----------------------------------
 
-#define USBH_LL_QTD_STATUS_SUCCESS      0x0     //If QTD was processed, it indicates the data was transmitted/received successfully
-#define USBH_LL_QTD_STATUS_PKTERR       0x1     //Data trasnmitted/received with errors (CRC/Timeout/Stuff/False EOP/Excessive NAK).
+#define USB_DWC_LL_QTD_STATUS_SUCCESS      0x0     //If QTD was processed, it indicates the data was transmitted/received successfully
+#define USB_DWC_LL_QTD_STATUS_PKTERR       0x1     //Data trasnmitted/received with errors (CRC/Timeout/Stuff/False EOP/Excessive NAK).
 //Note: 0x2 is reserved
-#define USBH_LL_QTD_STATUS_BUFFER       0x3     //AHB error occurred.
-#define USBH_LL_QTD_STATUS_NOT_EXECUTED 0x4     //QTD as never processed
+#define USB_DWC_LL_QTD_STATUS_BUFFER       0x3     //AHB error occurred.
+#define USB_DWC_LL_QTD_STATUS_NOT_EXECUTED 0x4     //QTD as never processed
 
 /**
  * @brief Set a QTD for a non isochronous IN transfer
@@ -850,7 +855,7 @@ static inline usb_host_chan_regs_t *usbh_ll_get_chan_regs(usbh_dev_t *dev, int c
  *                 Non zero length must be mulitple of the endpoint's MPS.
  * @param hoc Halt on complete (will generate an interrupt and halt the channel)
  */
-static inline void usbh_ll_set_qtd_in(usbh_ll_dma_qtd_t *qtd, uint8_t *data_buff, int xfer_len, bool hoc)
+static inline void usb_dwc_ll_qtd_set_in(usb_dwc_ll_dma_qtd_t *qtd, uint8_t *data_buff, int xfer_len, bool hoc)
 {
     qtd->buffer = data_buff;        //Set pointer to data buffer
     qtd->buffer_status_val = 0;     //Reset all flags to zero
@@ -873,7 +878,7 @@ static inline void usbh_ll_set_qtd_in(usbh_ll_dma_qtd_t *qtd, uint8_t *data_buff
  * @param is_setup Indicates whether this is a control transfer setup packet or a normal OUT Data transfer.
  *                 (As per the USB protocol, setup packets cannot be STALLd or NAKd by the device)
  */
-static inline void usbh_ll_set_qtd_out(usbh_ll_dma_qtd_t *qtd, uint8_t *data_buff, int xfer_len, bool hoc, bool is_setup)
+static inline void usb_dwc_ll_qtd_set_out(usb_dwc_ll_dma_qtd_t *qtd, uint8_t *data_buff, int xfer_len, bool hoc, bool is_setup)
 {
     qtd->buffer = data_buff;        //Set pointer to data buffer
     qtd->buffer_status_val = 0;     //Reset all flags to zero
@@ -896,7 +901,7 @@ static inline void usbh_ll_set_qtd_out(usbh_ll_dma_qtd_t *qtd, uint8_t *data_buf
  *
  * @param qtd Pointer to the QTD
  */
-static inline void usbh_ll_set_qtd_null(usbh_ll_dma_qtd_t *qtd)
+static inline void usb_dwc_ll_qtd_set_null(usb_dwc_ll_dma_qtd_t *qtd)
 {
     qtd->buffer = NULL;
     qtd->buffer_status_val = 0;     //Disable qtd by clearing it to zero. Used by interrupt/isoc as an unscheudled frame
@@ -911,12 +916,12 @@ static inline void usbh_ll_set_qtd_null(usbh_ll_dma_qtd_t *qtd)
  * @param[out] rem_len Number of bytes ramining in the QTD
  * @param[out] status Status of the QTD
  */
-static inline void usbh_ll_get_qtd_status(usbh_ll_dma_qtd_t *qtd, int *rem_len, int *status)
+static inline void usb_dwc_ll_qtd_get_status(usb_dwc_ll_dma_qtd_t *qtd, int *rem_len, int *status)
 {
     //Status is the same regardless of IN or OUT
     if (qtd->in_non_iso.active) {
         //QTD was never processed
-        *status = USBH_LL_QTD_STATUS_NOT_EXECUTED;
+        *status = USB_DWC_LL_QTD_STATUS_NOT_EXECUTED;
     } else {
         *status = qtd->in_non_iso.rx_status;
     }
diff --git a/components/hal/usb_dwc_hal.c b/components/hal/usb_dwc_hal.c
index 47c0f6fee6..ee0663dfce 100644
--- a/components/hal/usb_dwc_hal.c
+++ b/components/hal/usb_dwc_hal.c
@@ -30,108 +30,108 @@
 /**
  * The following core interrupts will be enabled (listed LSB to MSB). Some of these
  * interrupts are enabled later than others.
- * - USB_LL_INTR_CORE_PRTINT
- * - USB_LL_INTR_CORE_HCHINT
- * - USB_LL_INTR_CORE_DISCONNINT
+ * - USB_DWC_LL_INTR_CORE_PRTINT
+ * - USB_DWC_LL_INTR_CORE_HCHINT
+ * - USB_DWC_LL_INTR_CORE_DISCONNINT
  * The following PORT interrupts cannot be masked, listed LSB to MSB
- * - USBH_LL_INTR_HPRT_PRTCONNDET
- * - USBH_LL_INTR_HPRT_PRTENCHNG
- * - USBH_LL_INTR_HPRT_PRTOVRCURRCHNG
+ * - USB_DWC_LL_INTR_HPRT_PRTCONNDET
+ * - USB_DWC_LL_INTR_HPRT_PRTENCHNG
+ * - USB_DWC_LL_INTR_HPRT_PRTOVRCURRCHNG
  */
-#define CORE_INTRS_EN_MSK   (USB_LL_INTR_CORE_DISCONNINT)
+#define CORE_INTRS_EN_MSK   (USB_DWC_LL_INTR_CORE_DISCONNINT)
 
 //Interrupts that pertain to core events
-#define CORE_EVENTS_INTRS_MSK (USB_LL_INTR_CORE_DISCONNINT | \
-                               USB_LL_INTR_CORE_HCHINT)
+#define CORE_EVENTS_INTRS_MSK (USB_DWC_LL_INTR_CORE_DISCONNINT | \
+                               USB_DWC_LL_INTR_CORE_HCHINT)
 
 //Interrupt that pertain to host port events
-#define PORT_EVENTS_INTRS_MSK (USBH_LL_INTR_HPRT_PRTCONNDET | \
-                               USBH_LL_INTR_HPRT_PRTENCHNG | \
-                               USBH_LL_INTR_HPRT_PRTOVRCURRCHNG)
+#define PORT_EVENTS_INTRS_MSK (USB_DWC_LL_INTR_HPRT_PRTCONNDET | \
+                               USB_DWC_LL_INTR_HPRT_PRTENCHNG | \
+                               USB_DWC_LL_INTR_HPRT_PRTOVRCURRCHNG)
 
 /**
  * The following channel interrupt bits are currently checked (in order LSB to MSB)
- * - USBH_LL_INTR_CHAN_XFERCOMPL
- * - USBH_LL_INTR_CHAN_CHHLTD
- * - USBH_LL_INTR_CHAN_STALL
- * - USBH_LL_INTR_CHAN_BBLEER
- * - USBH_LL_INTR_CHAN_BNAINTR
- * - USBH_LL_INTR_CHAN_XCS_XACT_ERR
+ * - USB_DWC_LL_INTR_CHAN_XFERCOMPL
+ * - USB_DWC_LL_INTR_CHAN_CHHLTD
+ * - USB_DWC_LL_INTR_CHAN_STALL
+ * - USB_DWC_LL_INTR_CHAN_BBLEER
+ * - USB_DWC_LL_INTR_CHAN_BNAINTR
+ * - USB_DWC_LL_INTR_CHAN_XCS_XACT_ERR
  *
  * Note the following points about channel interrupts:
  * - Not all bits are unmaskable under scatter/gather
- * - Those bits proxy their interrupt through the USBH_LL_INTR_CHAN_CHHLTD bit
- * - USBH_LL_INTR_CHAN_XCS_XACT_ERR is always unmasked
- * - When USBH_LL_INTR_CHAN_BNAINTR occurs, USBH_LL_INTR_CHAN_CHHLTD will NOT.
- * - USBH_LL_INTR_CHAN_AHBERR doesn't actually ever happen on our system (i.e., ESP32-S2, ESP32-S3):
+ * - Those bits proxy their interrupt through the USB_DWC_LL_INTR_CHAN_CHHLTD bit
+ * - USB_DWC_LL_INTR_CHAN_XCS_XACT_ERR is always unmasked
+ * - When USB_DWC_LL_INTR_CHAN_BNAINTR occurs, USB_DWC_LL_INTR_CHAN_CHHLTD will NOT.
+ * - USB_DWC_LL_INTR_CHAN_AHBERR doesn't actually ever happen on our system (i.e., ESP32-S2, ESP32-S3):
  *      - If the QTD list's starting address is an invalid address (e.g., NULL), the core will attempt to fetch that
  *        address for a transfer descriptor and probably gets all zeroes. It will interpret the zero as a bad QTD and
- *        return a USBH_LL_INTR_CHAN_BNAINTR instead.
+ *        return a USB_DWC_LL_INTR_CHAN_BNAINTR instead.
  *      - If the QTD's buffer pointer is an invalid address, the core will attempt to read/write data to/from that
  *        invalid buffer address with NO INDICATION OF ERROR. The transfer will be acknowledged and treated as
  *        successful. Bad buffer pointers MUST BE CHECKED FROM HIGHER LAYERS INSTEAD.
  */
-#define CHAN_INTRS_EN_MSK   (USBH_LL_INTR_CHAN_XFERCOMPL | \
-                             USBH_LL_INTR_CHAN_CHHLTD | \
-                             USBH_LL_INTR_CHAN_BNAINTR)
+#define CHAN_INTRS_EN_MSK   (USB_DWC_LL_INTR_CHAN_XFERCOMPL | \
+                             USB_DWC_LL_INTR_CHAN_CHHLTD | \
+                             USB_DWC_LL_INTR_CHAN_BNAINTR)
 
-#define CHAN_INTRS_ERROR_MSK  (USBH_LL_INTR_CHAN_STALL | \
-                               USBH_LL_INTR_CHAN_BBLEER | \
-                               USBH_LL_INTR_CHAN_BNAINTR | \
-                               USBH_LL_INTR_CHAN_XCS_XACT_ERR)
+#define CHAN_INTRS_ERROR_MSK  (USB_DWC_LL_INTR_CHAN_STALL | \
+                               USB_DWC_LL_INTR_CHAN_BBLEER | \
+                               USB_DWC_LL_INTR_CHAN_BNAINTR | \
+                               USB_DWC_LL_INTR_CHAN_XCS_XACT_ERR)
 
 // -------------------------------------------------- Core (Global) ----------------------------------------------------
 
-static void set_defaults(usbh_hal_context_t *hal)
+static void set_defaults(usb_dwc_hal_context_t *hal)
 {
     //GAHBCFG register
-    usb_ll_en_dma_mode(hal->dev);
+    usb_dwc_ll_gahbcfg_en_dma_mode(hal->dev);
 #ifdef CONFIG_IDF_TARGET_ESP32S2
-    usb_ll_set_hbstlen(hal->dev, 1);    //Use INCR AHB burst. See the ESP32-S2 and later chip ERRATA.
+    usb_dwc_ll_gahbcfg_set_hbstlen(hal->dev, 1);    //Use INCR AHB burst. See the ESP32-S2 and later chip ERRATA.
 #elif CONFIG_IDF_TARGET_ESP32S3
-    usb_ll_set_hbstlen(hal->dev, 0);    //Do not use USB burst INCR mode for the ESP32-S3, to avoid interference with other peripherals.
+    usb_dwc_ll_gahbcfg_set_hbstlen(hal->dev, 0);    //Do not use USB burst INCR mode for the ESP32-S3, to avoid interference with other peripherals.
 #endif
     //GUSBCFG register
-    usb_ll_dis_hnp_cap(hal->dev);       //Disable HNP
-    usb_ll_dis_srp_cap(hal->dev);       //Disable SRP
+    usb_dwc_ll_gusbcfg_dis_hnp_cap(hal->dev);       //Disable HNP
+    usb_dwc_ll_gusbcfg_dis_srp_cap(hal->dev);       //Disable SRP
     //Enable interruts
-    usb_ll_dis_intrs(hal->dev, 0xFFFFFFFF);     //Mask all interrupts first
-    usb_ll_en_intrs(hal->dev, CORE_INTRS_EN_MSK);   //Unmask global interrupts
-    usb_ll_intr_read_and_clear(hal->dev);   //Clear interrupts
-    usb_ll_en_global_intr(hal->dev);        //Enable interrupt signal
+    usb_dwc_ll_gintmsk_dis_intrs(hal->dev, 0xFFFFFFFF);     //Mask all interrupts first
+    usb_dwc_ll_gintmsk_en_intrs(hal->dev, CORE_INTRS_EN_MSK);   //Unmask global interrupts
+    usb_dwc_ll_gintsts_read_and_clear_intrs(hal->dev);   //Clear interrupts
+    usb_dwc_ll_gahbcfg_en_global_intr(hal->dev);        //Enable interrupt signal
     //Enable host mode
-    usb_ll_set_host_mode(hal->dev);
+    usb_dwc_ll_gusbcfg_force_host_mode(hal->dev);
 }
 
-void usbh_hal_init(usbh_hal_context_t *hal)
+void usb_dwc_hal_init(usb_dwc_hal_context_t *hal)
 {
     //Check if a peripheral is alive by reading the core ID registers
-    usbh_dev_t *dev = &USBH;
-    uint32_t core_id = usb_ll_get_controller_core_id(dev);
+    usb_dwc_dev_t *dev = &USB_DWC;
+    uint32_t core_id = usb_dwc_ll_gsnpsid_get_id(dev);
     HAL_ASSERT(core_id == CORE_REG_GSNPSID);
     (void) core_id;     //Suppress unused variable warning if asserts are disabled
     //Initialize HAL context
-    memset(hal, 0, sizeof(usbh_hal_context_t));
+    memset(hal, 0, sizeof(usb_dwc_hal_context_t));
     hal->dev = dev;
     set_defaults(hal);
 }
 
-void usbh_hal_deinit(usbh_hal_context_t *hal)
+void usb_dwc_hal_deinit(usb_dwc_hal_context_t *hal)
 {
     //Disable and clear global interrupt
-    usb_ll_dis_intrs(hal->dev, 0xFFFFFFFF); //Disable all interrupts
-    usb_ll_intr_read_and_clear(hal->dev);   //Clear interrupts
-    usb_ll_dis_global_intr(hal->dev);       //Disable interrupt signal
+    usb_dwc_ll_gintmsk_dis_intrs(hal->dev, 0xFFFFFFFF); //Disable all interrupts
+    usb_dwc_ll_gintsts_read_and_clear_intrs(hal->dev);   //Clear interrupts
+    usb_dwc_ll_gahbcfg_dis_global_intr(hal->dev);       //Disable interrupt signal
     hal->dev = NULL;
 }
 
-void usbh_hal_core_soft_reset(usbh_hal_context_t *hal)
+void usb_dwc_hal_core_soft_reset(usb_dwc_hal_context_t *hal)
 {
-    usb_ll_core_soft_reset(hal->dev);
-    while (usb_ll_check_core_soft_reset(hal->dev)) {
+    usb_dwc_ll_grstctl_core_soft_reset(hal->dev);
+    while (usb_dwc_ll_grstctl_is_core_soft_reset_in_progress(hal->dev)) {
         ;   //Wait until core reset is done
     }
-    while (!usb_ll_check_ahb_idle(hal->dev)) {
+    while (!usb_dwc_ll_grstctl_is_ahb_idle(hal->dev)) {
         ;   //Wait until AHB Master bus is idle before doing any other operations
     }
     //Set the default bits
@@ -141,60 +141,60 @@ void usbh_hal_core_soft_reset(usbh_hal_context_t *hal)
     hal->flags.val = 0;
     hal->channels.num_allocd = 0;
     hal->channels.chan_pend_intrs_msk = 0;
-    memset(hal->channels.hdls, 0, sizeof(usbh_hal_chan_t *) * USBH_HAL_NUM_CHAN);
+    memset(hal->channels.hdls, 0, sizeof(usb_dwc_hal_chan_t *) * USB_DWC_HAL_NUM_CHAN);
 }
 
-void usbh_hal_set_fifo_size(usbh_hal_context_t *hal, const usbh_hal_fifo_config_t *fifo_config)
+void usb_dwc_hal_set_fifo_size(usb_dwc_hal_context_t *hal, const usb_dwc_hal_fifo_config_t *fifo_config)
 {
-    HAL_ASSERT((fifo_config->rx_fifo_lines + fifo_config->nptx_fifo_lines + fifo_config->ptx_fifo_lines) <= USBH_HAL_FIFO_TOTAL_USABLE_LINES);
+    HAL_ASSERT((fifo_config->rx_fifo_lines + fifo_config->nptx_fifo_lines + fifo_config->ptx_fifo_lines) <= USB_DWC_HAL_FIFO_TOTAL_USABLE_LINES);
     //Check that none of the channels are active
-    for (int i = 0; i < USBH_HAL_NUM_CHAN; i++) {
+    for (int i = 0; i < USB_DWC_HAL_NUM_CHAN; i++) {
         if (hal->channels.hdls[i] != NULL) {
             HAL_ASSERT(!hal->channels.hdls[i]->flags.active);
         }
     }
     //Set the new FIFO lengths
-    usb_ll_set_rx_fifo_size(hal->dev, fifo_config->rx_fifo_lines);
-    usb_ll_set_nptx_fifo_size(hal->dev, fifo_config->rx_fifo_lines, fifo_config->nptx_fifo_lines);
-    usbh_ll_set_ptx_fifo_size(hal->dev, fifo_config->rx_fifo_lines + fifo_config->nptx_fifo_lines, fifo_config->ptx_fifo_lines);
+    usb_dwc_ll_grxfsiz_set_fifo_size(hal->dev, fifo_config->rx_fifo_lines);
+    usb_dwc_ll_gnptxfsiz_set_fifo_size(hal->dev, fifo_config->rx_fifo_lines, fifo_config->nptx_fifo_lines);
+    usb_dwc_ll_hptxfsiz_set_ptx_fifo_size(hal->dev, fifo_config->rx_fifo_lines + fifo_config->nptx_fifo_lines, fifo_config->ptx_fifo_lines);
     //Flush the FIFOs
-    usb_ll_flush_nptx_fifo(hal->dev);
-    usb_ll_flush_ptx_fifo(hal->dev);
-    usb_ll_flush_rx_fifo(hal->dev);
+    usb_dwc_ll_grstctl_flush_nptx_fifo(hal->dev);
+    usb_dwc_ll_grstctl_flush_ptx_fifo(hal->dev);
+    usb_dwc_ll_grstctl_flush_rx_fifo(hal->dev);
     hal->flags.fifo_sizes_set = 1;
 }
 
 // ---------------------------------------------------- Host Port ------------------------------------------------------
 
-static inline void debounce_lock_enable(usbh_hal_context_t *hal)
+static inline void debounce_lock_enable(usb_dwc_hal_context_t *hal)
 {
     //Disable the hprt (connection) and disconnection interrupts to prevent repeated triggerings
-    usb_ll_dis_intrs(hal->dev, USB_LL_INTR_CORE_PRTINT | USB_LL_INTR_CORE_DISCONNINT);
+    usb_dwc_ll_gintmsk_dis_intrs(hal->dev, USB_DWC_LL_INTR_CORE_PRTINT | USB_DWC_LL_INTR_CORE_DISCONNINT);
     hal->flags.dbnc_lock_enabled = 1;
 }
 
-void usbh_hal_port_enable(usbh_hal_context_t *hal)
+void usb_dwc_hal_port_enable(usb_dwc_hal_context_t *hal)
 {
-    usb_priv_speed_t speed = usbh_ll_hprt_get_speed(hal->dev);
+    usb_priv_speed_t speed = usb_dwc_ll_hprt_get_speed(hal->dev);
     //Host Configuration
-    usbh_ll_hcfg_set_defaults(hal->dev, speed);
+    usb_dwc_ll_hcfg_set_defaults(hal->dev, speed);
     //Configure HFIR
-    usbh_ll_hfir_set_defaults(hal->dev, speed);
+    usb_dwc_ll_hfir_set_defaults(hal->dev, speed);
 }
 
 // ----------------------------------------------------- Channel -------------------------------------------------------
 
 // ----------------- Channel Allocation --------------------
 
-bool usbh_hal_chan_alloc(usbh_hal_context_t *hal, usbh_hal_chan_t *chan_obj, void *chan_ctx)
+bool usb_dwc_hal_chan_alloc(usb_dwc_hal_context_t *hal, usb_dwc_hal_chan_t *chan_obj, void *chan_ctx)
 {
     HAL_ASSERT(hal->flags.fifo_sizes_set);  //FIFO sizes should be set befor attempting to allocate a channel
     //Attempt to allocate channel
-    if (hal->channels.num_allocd == USBH_HAL_NUM_CHAN) {
+    if (hal->channels.num_allocd == USB_DWC_HAL_NUM_CHAN) {
         return false;    //Out of free channels
     }
     int chan_idx = -1;
-    for (int i = 0; i < USBH_HAL_NUM_CHAN; i++) {
+    for (int i = 0; i < USB_DWC_HAL_NUM_CHAN; i++) {
         if (hal->channels.hdls[i] == NULL) {
             hal->channels.hdls[i] = chan_obj;
             chan_idx = i;
@@ -204,21 +204,21 @@ bool usbh_hal_chan_alloc(usbh_hal_context_t *hal, usbh_hal_chan_t *chan_obj, voi
     }
     HAL_ASSERT(chan_idx != -1);
     //Initialize channel object
-    memset(chan_obj, 0, sizeof(usbh_hal_chan_t));
+    memset(chan_obj, 0, sizeof(usb_dwc_hal_chan_t));
     chan_obj->flags.chan_idx = chan_idx;
-    chan_obj->regs = usbh_ll_get_chan_regs(hal->dev, chan_idx);
+    chan_obj->regs = usb_dwc_ll_chan_get_regs(hal->dev, chan_idx);
     chan_obj->chan_ctx = chan_ctx;
     //Note: EP characteristics configured separately
     //Clean and unmask the channel's interrupt
-    usbh_ll_chan_intr_read_and_clear(chan_obj->regs);            //Clear the interrupt bits for that channel
-    usbh_ll_haintmsk_en_chan_intr(hal->dev, 1 << chan_obj->flags.chan_idx);
-    usbh_ll_chan_set_intr_mask(chan_obj->regs, CHAN_INTRS_EN_MSK);  //Unmask interrupts for this channel
-    usbh_ll_chan_set_pid(chan_obj->regs, 0);        //Set the initial PID to zero
-    usbh_ll_chan_hctsiz_init(chan_obj->regs);       //Set the non changing parts of the HCTSIZ registers (e.g., do_ping and sched info)
+    usb_dwc_ll_hcint_read_and_clear_intrs(chan_obj->regs);            //Clear the interrupt bits for that channel
+    usb_dwc_ll_haintmsk_en_chan_intr(hal->dev, 1 << chan_obj->flags.chan_idx);
+    usb_dwc_ll_hcintmsk_set_intr_mask(chan_obj->regs, CHAN_INTRS_EN_MSK);  //Unmask interrupts for this channel
+    usb_dwc_ll_hctsiz_set_pid(chan_obj->regs, 0);        //Set the initial PID to zero
+    usb_dwc_ll_hctsiz_init(chan_obj->regs);       //Set the non changing parts of the HCTSIZ registers (e.g., do_ping and sched info)
     return true;
 }
 
-void usbh_hal_chan_free(usbh_hal_context_t *hal, usbh_hal_chan_t *chan_obj)
+void usb_dwc_hal_chan_free(usb_dwc_hal_context_t *hal, usb_dwc_hal_chan_t *chan_obj)
 {
     if (chan_obj->type == USB_PRIV_XFER_TYPE_INTR || chan_obj->type == USB_PRIV_XFER_TYPE_ISOCHRONOUS) {
         //Unschedule this channel
@@ -229,7 +229,7 @@ void usbh_hal_chan_free(usbh_hal_context_t *hal, usbh_hal_chan_t *chan_obj)
     //Can only free a channel when in the disabled state and descriptor list released
     HAL_ASSERT(!chan_obj->flags.active);
     //Disable channel's interrupt
-    usbh_ll_haintmsk_dis_chan_intr(hal->dev, 1 << chan_obj->flags.chan_idx);
+    usb_dwc_ll_haintmsk_dis_chan_intr(hal->dev, 1 << chan_obj->flags.chan_idx);
     //Deallocate channel
     hal->channels.hdls[chan_obj->flags.chan_idx] = NULL;
     hal->channels.num_allocd--;
@@ -238,12 +238,12 @@ void usbh_hal_chan_free(usbh_hal_context_t *hal, usbh_hal_chan_t *chan_obj)
 
 // ---------------- Channel Configuration ------------------
 
-void usbh_hal_chan_set_ep_char(usbh_hal_context_t *hal, usbh_hal_chan_t *chan_obj, usbh_hal_ep_char_t *ep_char)
+void usb_dwc_hal_chan_set_ep_char(usb_dwc_hal_context_t *hal, usb_dwc_hal_chan_t *chan_obj, usb_dwc_hal_ep_char_t *ep_char)
 {
     //Cannot change ep_char whilst channel is still active or in error
     HAL_ASSERT(!chan_obj->flags.active);
     //Set the endpoint characteristics of the pipe
-    usbh_ll_chan_hcchar_init(chan_obj->regs,
+    usb_dwc_ll_hcchar_init(chan_obj->regs,
                              ep_char->dev_addr,
                              ep_char->bEndpointAddress & BENDPOINTADDRESS_NUM_MSK,
                              ep_char->mps,
@@ -266,24 +266,24 @@ void usbh_hal_chan_set_ep_char(usbh_hal_context_t *hal, usbh_hal_chan_t *chan_ob
 
 // ------------------- Channel Control ---------------------
 
-void usbh_hal_chan_activate(usbh_hal_chan_t *chan_obj, void *xfer_desc_list, int desc_list_len, int start_idx)
+void usb_dwc_hal_chan_activate(usb_dwc_hal_chan_t *chan_obj, void *xfer_desc_list, int desc_list_len, int start_idx)
 {
     //Cannot activate a channel that has already been enabled or is pending error handling
     HAL_ASSERT(!chan_obj->flags.active);
     //Set start address of the QTD list and starting QTD index
-    usbh_ll_chan_set_dma_addr_non_iso(chan_obj->regs, xfer_desc_list, start_idx);
-    usbh_ll_chan_set_qtd_list_len(chan_obj->regs, desc_list_len);
-    usbh_ll_chan_start(chan_obj->regs); //Start the channel
+    usb_dwc_ll_hcdma_set_qtd_list_addr(chan_obj->regs, xfer_desc_list, start_idx);
+    usb_dwc_ll_hctsiz_set_qtd_list_len(chan_obj->regs, desc_list_len);
+    usb_dwc_ll_hcchar_enable_chan(chan_obj->regs); //Start the channel
     chan_obj->flags.active = 1;
 }
 
-bool usbh_hal_chan_request_halt(usbh_hal_chan_t *chan_obj)
+bool usb_dwc_hal_chan_request_halt(usb_dwc_hal_chan_t *chan_obj)
 {
     //Cannot request halt on a channel that is pending error handling
-    if (usbh_ll_chan_is_active(chan_obj->regs)) {
+    if (usb_dwc_ll_hcchar_chan_is_enabled(chan_obj->regs)) {
         //If the register indicates that the channel is still active, the active flag must have been previously set
         HAL_ASSERT(chan_obj->flags.active);
-        usbh_ll_chan_halt(chan_obj->regs);
+        usb_dwc_ll_hcchar_disable_chan(chan_obj->regs);
         chan_obj->flags.halt_requested = 1;
         return false;
     } else {
@@ -295,54 +295,54 @@ bool usbh_hal_chan_request_halt(usbh_hal_chan_t *chan_obj)
 
 // ------------------------------------------------- Event Handling ----------------------------------------------------
 
-usbh_hal_port_event_t usbh_hal_decode_intr(usbh_hal_context_t *hal)
+usb_dwc_hal_port_event_t usb_dwc_hal_decode_intr(usb_dwc_hal_context_t *hal)
 {
-    uint32_t intrs_core = usb_ll_intr_read_and_clear(hal->dev);  //Read and clear core interrupts
+    uint32_t intrs_core = usb_dwc_ll_gintsts_read_and_clear_intrs(hal->dev);  //Read and clear core interrupts
     uint32_t intrs_port = 0;
-    if (intrs_core & USB_LL_INTR_CORE_PRTINT) {
+    if (intrs_core & USB_DWC_LL_INTR_CORE_PRTINT) {
         //There are host port interrupts. Read and clear those as well.
-        intrs_port = usbh_ll_hprt_intr_read_and_clear(hal->dev);
+        intrs_port = usb_dwc_ll_hprt_intr_read_and_clear(hal->dev);
     }
     //Note: Do not change order of checks. Regressing events (e.g. enable -> disabled, connected -> connected)
     //always take precedence. ENABLED < DISABLED < CONN < DISCONN < OVRCUR
-    usbh_hal_port_event_t event = USBH_HAL_PORT_EVENT_NONE;
+    usb_dwc_hal_port_event_t event = USB_DWC_HAL_PORT_EVENT_NONE;
 
     //Check if this is a core or port event
     if ((intrs_core & CORE_EVENTS_INTRS_MSK) || (intrs_port & PORT_EVENTS_INTRS_MSK)) {
         //Do not change the order of the following checks. Some events/interrupts take precedence over others
-        if (intrs_core & USB_LL_INTR_CORE_DISCONNINT) {
-            event = USBH_HAL_PORT_EVENT_DISCONN;
+        if (intrs_core & USB_DWC_LL_INTR_CORE_DISCONNINT) {
+            event = USB_DWC_HAL_PORT_EVENT_DISCONN;
             debounce_lock_enable(hal);
             //Mask the port connection and disconnection interrupts to prevent repeated triggering
-        } else if (intrs_port & USBH_LL_INTR_HPRT_PRTOVRCURRCHNG) {
+        } else if (intrs_port & USB_DWC_LL_INTR_HPRT_PRTOVRCURRCHNG) {
             //Check if this is an overcurrent or an overcurrent cleared
-            if (usbh_ll_hprt_get_port_overcur(hal->dev)) {
-                event = USBH_HAL_PORT_EVENT_OVRCUR;
+            if (usb_dwc_ll_hprt_get_port_overcur(hal->dev)) {
+                event = USB_DWC_HAL_PORT_EVENT_OVRCUR;
             } else {
-                event = USBH_HAL_PORT_EVENT_OVRCUR_CLR;
+                event = USB_DWC_HAL_PORT_EVENT_OVRCUR_CLR;
             }
-        } else if (intrs_port & USBH_LL_INTR_HPRT_PRTENCHNG) {
-            if (usbh_ll_hprt_get_port_en(hal->dev)) {   //Host port was enabled
-                event = USBH_HAL_PORT_EVENT_ENABLED;
+        } else if (intrs_port & USB_DWC_LL_INTR_HPRT_PRTENCHNG) {
+            if (usb_dwc_ll_hprt_get_port_en(hal->dev)) {   //Host port was enabled
+                event = USB_DWC_HAL_PORT_EVENT_ENABLED;
             } else {    //Host port has been disabled
-                event = USBH_HAL_PORT_EVENT_DISABLED;
+                event = USB_DWC_HAL_PORT_EVENT_DISABLED;
             }
-        } else if (intrs_port & USBH_LL_INTR_HPRT_PRTCONNDET && !hal->flags.dbnc_lock_enabled) {
-            event = USBH_HAL_PORT_EVENT_CONN;
+        } else if (intrs_port & USB_DWC_LL_INTR_HPRT_PRTCONNDET && !hal->flags.dbnc_lock_enabled) {
+            event = USB_DWC_HAL_PORT_EVENT_CONN;
             debounce_lock_enable(hal);
         }
     }
     //Port events always take precedence over channel events
-    if (event == USBH_HAL_PORT_EVENT_NONE && (intrs_core & USB_LL_INTR_CORE_HCHINT)) {
+    if (event == USB_DWC_HAL_PORT_EVENT_NONE && (intrs_core & USB_DWC_LL_INTR_CORE_HCHINT)) {
         //One or more channels have pending interrupts. Store the mask of those channels
-        hal->channels.chan_pend_intrs_msk = usbh_ll_get_chan_intrs_msk(hal->dev);
-        event = USBH_HAL_PORT_EVENT_CHAN;
+        hal->channels.chan_pend_intrs_msk = usb_dwc_ll_haint_get_chan_intrs(hal->dev);
+        event = USB_DWC_HAL_PORT_EVENT_CHAN;
     }
 
     return event;
 }
 
-usbh_hal_chan_t *usbh_hal_get_chan_pending_intr(usbh_hal_context_t *hal)
+usb_dwc_hal_chan_t *usb_dwc_hal_get_chan_pending_intr(usb_dwc_hal_context_t *hal)
 {
     int chan_num = __builtin_ffs(hal->channels.chan_pend_intrs_msk);
     if (chan_num) {
@@ -353,52 +353,52 @@ usbh_hal_chan_t *usbh_hal_get_chan_pending_intr(usbh_hal_context_t *hal)
     }
 }
 
-usbh_hal_chan_event_t usbh_hal_chan_decode_intr(usbh_hal_chan_t *chan_obj)
+usb_dwc_hal_chan_event_t usb_dwc_hal_chan_decode_intr(usb_dwc_hal_chan_t *chan_obj)
 {
-    uint32_t chan_intrs = usbh_ll_chan_intr_read_and_clear(chan_obj->regs);
-    usbh_hal_chan_event_t chan_event;
-    //Note: We don't assert on (chan_obj->flags.active) here as it could have been already cleared by usbh_hal_chan_request_halt()
+    uint32_t chan_intrs = usb_dwc_ll_hcint_read_and_clear_intrs(chan_obj->regs);
+    usb_dwc_hal_chan_event_t chan_event;
+    //Note: We don't assert on (chan_obj->flags.active) here as it could have been already cleared by usb_dwc_hal_chan_request_halt()
 
     if (chan_intrs & CHAN_INTRS_ERROR_MSK) {    //Note: Errors are uncommon, so we check against the entire interrupt mask to reduce frequency of entering this call path
-        HAL_ASSERT(chan_intrs & USBH_LL_INTR_CHAN_CHHLTD);  //An error should have halted the channel
+        HAL_ASSERT(chan_intrs & USB_DWC_LL_INTR_CHAN_CHHLTD);  //An error should have halted the channel
         //Store the error in hal context
-        usbh_hal_chan_error_t error;
-        if (chan_intrs & USBH_LL_INTR_CHAN_STALL) {
-            error = USBH_HAL_CHAN_ERROR_STALL;
-        } else if (chan_intrs & USBH_LL_INTR_CHAN_BBLEER) {
-            error = USBH_HAL_CHAN_ERROR_PKT_BBL;
-        } else if (chan_intrs & USBH_LL_INTR_CHAN_BNAINTR) {
-            error = USBH_HAL_CHAN_ERROR_BNA;
-        } else {    //USBH_LL_INTR_CHAN_XCS_XACT_ERR
-            error = USBH_HAL_CHAN_ERROR_XCS_XACT;
+        usb_dwc_hal_chan_error_t error;
+        if (chan_intrs & USB_DWC_LL_INTR_CHAN_STALL) {
+            error = USB_DWC_HAL_CHAN_ERROR_STALL;
+        } else if (chan_intrs & USB_DWC_LL_INTR_CHAN_BBLEER) {
+            error = USB_DWC_HAL_CHAN_ERROR_PKT_BBL;
+        } else if (chan_intrs & USB_DWC_LL_INTR_CHAN_BNAINTR) {
+            error = USB_DWC_HAL_CHAN_ERROR_BNA;
+        } else {    //USB_DWC_LL_INTR_CHAN_XCS_XACT_ERR
+            error = USB_DWC_HAL_CHAN_ERROR_XCS_XACT;
         }
         //Update flags
         chan_obj->error = error;
         chan_obj->flags.active = 0;
         //Save the error to be handled later
-        chan_event = USBH_HAL_CHAN_EVENT_ERROR;
-    } else if (chan_intrs & USBH_LL_INTR_CHAN_CHHLTD) {
+        chan_event = USB_DWC_HAL_CHAN_EVENT_ERROR;
+    } else if (chan_intrs & USB_DWC_LL_INTR_CHAN_CHHLTD) {
         if (chan_obj->flags.halt_requested) {
             chan_obj->flags.halt_requested = 0;
-            chan_event = USBH_HAL_CHAN_EVENT_HALT_REQ;
+            chan_event = USB_DWC_HAL_CHAN_EVENT_HALT_REQ;
         } else {
             //Must have been halted due to QTD HOC
-            chan_event = USBH_HAL_CHAN_EVENT_CPLT;
+            chan_event = USB_DWC_HAL_CHAN_EVENT_CPLT;
         }
         chan_obj->flags.active = 0;
-    } else if (chan_intrs & USBH_LL_INTR_CHAN_XFERCOMPL) {
+    } else if (chan_intrs & USB_DWC_LL_INTR_CHAN_XFERCOMPL) {
         /*
         A transfer complete interrupt WITHOUT the channel halting only occurs when receiving a short interrupt IN packet
         and the underlying QTD does not have the HOC bit set. This signifies the last packet of the Interrupt transfer
         as all interrupt packets must MPS sized except the last.
         */
         //The channel isn't halted yet, so we need to halt it manually to stop the execution of the next QTD/packet
-        usbh_ll_chan_halt(chan_obj->regs);
+        usb_dwc_ll_hcchar_disable_chan(chan_obj->regs);
         /*
         After setting the halt bit, this will generate another channel halted interrupt. We treat this interrupt as
         a NONE event, then cycle back with the channel halted interrupt to handle the CPLT event.
         */
-        chan_event = USBH_HAL_CHAN_EVENT_NONE;
+        chan_event = USB_DWC_HAL_CHAN_EVENT_NONE;
     } else {
         abort();    //Should never reach this point
     }
diff --git a/components/soc/esp32s2/include/soc/usb_dwc_struct.h b/components/soc/esp32s2/include/soc/usb_dwc_struct.h
index a1a48f9157..e2e86bf94f 100644
--- a/components/soc/esp32s2/include/soc/usb_dwc_struct.h
+++ b/components/soc/esp32s2/include/soc/usb_dwc_struct.h
@@ -40,7 +40,7 @@ typedef union {
         uint32_t reserved10: 10;
     };
     uint32_t val;
-} usb_gotgctl_reg_t;
+} usb_dwc_gotgctl_reg_t;
 
 typedef union {
     struct {
@@ -56,7 +56,7 @@ typedef union {
         uint32_t reserved12: 12;
     };
     uint32_t val;
-} usb_gotgint_reg_t;
+} usb_dwc_gotgint_reg_t;
 
 typedef union {
         struct {
@@ -75,7 +75,7 @@ typedef union {
     };
     uint32_t val;
     //Checked
-} usb_gahbcfg_reg_t;
+} usb_dwc_gahbcfg_reg_t;
 
 typedef union {
     struct {
@@ -97,7 +97,7 @@ typedef union {
         uint32_t corrupttxpkt: 1;
     };
     uint32_t val;
-} usb_gusbcfg_reg_t;
+} usb_dwc_gusbcfg_reg_t;
 
 typedef union {
     struct {
@@ -113,7 +113,7 @@ typedef union {
         uint32_t ahbidle: 1;
     };
     uint32_t val;
-} usb_grstctl_reg_t;
+} usb_dwc_grstctl_reg_t;
 
 typedef union {
     struct {
@@ -150,7 +150,7 @@ typedef union {
         uint32_t wkupint: 1;
     };
     uint32_t val;
-} usb_gintsts_reg_t;
+} usb_dwc_gintsts_reg_t;
 
 typedef union {
     struct {
@@ -187,7 +187,7 @@ typedef union {
         uint32_t wkupintmsk: 1;
     };
     uint32_t val;
-} usb_gintmsk_reg_t;
+} usb_dwc_gintmsk_reg_t;
 
 typedef union {
     struct {
@@ -199,7 +199,7 @@ typedef union {
         uint32_t reserved7: 7;
     };
     uint32_t val;
-} usb_grxstsr_reg_t;
+} usb_dwc_grxstsr_reg_t;
 
 typedef union {
     struct {
@@ -211,7 +211,7 @@ typedef union {
         uint32_t reserved7: 7;
     };
     uint32_t val;
-} usb_grxstsp_reg_t;
+} usb_dwc_grxstsp_reg_t;
 
 typedef union {
     struct {
@@ -219,7 +219,7 @@ typedef union {
         uint32_t reserved16: 16;
     };
     uint32_t val;
-} usb_grxfsiz_reg_t;
+} usb_dwc_grxfsiz_reg_t;
 
 typedef union {
     struct {
@@ -227,7 +227,7 @@ typedef union {
         uint32_t nptxfdep: 16;
     };
     uint32_t val;
-} usb_gnptxfsiz_reg_t;
+} usb_dwc_gnptxfsiz_reg_t;
 
 typedef union {
     struct {
@@ -238,21 +238,21 @@ typedef union {
         uint32_t reserved1: 1;
     };
     uint32_t val;
-} usb_gnptxsts_reg_t;
+} usb_dwc_gnptxsts_reg_t;
 
 typedef union {
     struct {
         uint32_t synopsysid;
     };
     uint32_t val;
-} usb_gsnpsid_reg_t;
+} usb_dwc_gsnpsid_reg_t;
 
 typedef union {
     struct {
         uint32_t epdir;
     };
     uint32_t val;
-} usb_ghwcfg1_reg_t;
+} usb_dwc_ghwcfg1_reg_t;
 
 typedef union {
     struct {
@@ -273,7 +273,7 @@ typedef union {
         uint32_t reserved1b: 1;
     };
     uint32_t val;
-} usb_ghwcfg2_reg_t;
+} usb_dwc_ghwcfg2_reg_t;
 
 typedef union {
     struct {
@@ -291,7 +291,7 @@ typedef union {
         uint32_t dfifodepth: 16;
     };
     uint32_t val;
-} usb_ghwcfg3_reg_t;
+} usb_dwc_ghwcfg3_reg_t;
 
 typedef union {
     struct {
@@ -316,7 +316,7 @@ typedef union {
         uint32_t g_descdma: 1;
     };
     uint32_t val;
-} usb_ghwcfg4_reg_t;
+} usb_dwc_ghwcfg4_reg_t;
 
 typedef union {
     struct {
@@ -325,7 +325,7 @@ typedef union {
 
     };
     uint32_t val;
-} usb_gdfifocfg_reg_t;
+} usb_dwc_gdfifocfg_reg_t;
 
 typedef union {
     struct {
@@ -333,7 +333,7 @@ typedef union {
         uint32_t ptxfsize: 16;
     };
     uint32_t val;
-} usb_hptxfsiz_reg_t;
+} usb_dwc_hptxfsiz_reg_t;
 
 typedef union {
     struct {
@@ -341,7 +341,7 @@ typedef union {
         uint32_t inep1txfdep: 16;
     };
     uint32_t val;
-} usb_dieptxfi_reg_t;
+} usb_dwc_dieptxfi_reg_t;
 
 typedef union {
     struct {
@@ -359,7 +359,7 @@ typedef union {
         uint32_t modechtimen: 1;
     };
     uint32_t val;
-} usb_hcfg_reg_t;
+} usb_dwc_hcfg_reg_t;
 
 typedef union {
     struct {
@@ -368,7 +368,7 @@ typedef union {
         uint32_t reserved15: 15;
     };
     uint32_t val;
-} usb_hfir_reg_t;
+} usb_dwc_hfir_reg_t;
 
 typedef union {
     struct {
@@ -377,7 +377,7 @@ typedef union {
         uint32_t frrem: 16;
     };
     uint32_t val;
-} usb_hfnum_reg_t;
+} usb_dwc_hfnum_reg_t;
 
 typedef union {
     struct {
@@ -387,7 +387,7 @@ typedef union {
         uint32_t ptxqtop: 8;
     };
     uint32_t val;
-} usb_hptxsts_reg_t;
+} usb_dwc_hptxsts_reg_t;
 
 typedef union {
     struct {
@@ -395,7 +395,7 @@ typedef union {
         uint32_t reserved24: 24;
     };
     uint32_t val;
-} usb_haint_reg_t;
+} usb_dwc_haint_reg_t;
 
 typedef union {
     struct {
@@ -403,14 +403,14 @@ typedef union {
         uint32_t reserved24: 24;
     };
     uint32_t val;
-} usb_haintmsk_reg_t;
+} usb_dwc_haintmsk_reg_t;
 
 typedef union {
     struct {
         uint32_t hflbaddr;
     };
     uint32_t val;
-} usb_hflbaddr_reg_t;
+} usb_dwc_hflbaddr_reg_t;
 
 typedef union {
     struct {
@@ -431,7 +431,7 @@ typedef union {
         uint32_t reserved13: 13;
     };
     uint32_t val;
-} usb_hprt_reg_t;
+} usb_dwc_hprt_reg_t;
 
 typedef union {
     struct {
@@ -448,8 +448,7 @@ typedef union {
         uint32_t chena: 1;
     };
     uint32_t val;
-    //Checked with changes
-} usb_hcchar_reg_t;
+} usb_dwc_hcchar_reg_t;
 
 typedef union {
     struct {
@@ -470,8 +469,7 @@ typedef union {
         uint32_t reserved18: 18;
     };
     uint32_t val;
-    //Checked
-} usb_hcint_reg_t;
+} usb_dwc_hcint_reg_t;
 
 typedef union {
     struct {
@@ -492,8 +490,7 @@ typedef union {
         uint32_t reserved18: 18;
     };
     uint32_t val;
-    //Checked
-} usb_hcintmsk_reg_t;
+} usb_dwc_hcintmsk_reg_t;
 
 typedef union {
     struct {
@@ -505,8 +502,7 @@ typedef union {
         uint32_t dopng: 1;
     };
     uint32_t val;
-    //Checked
-} usb_hctsiz_reg_t;
+} usb_dwc_hctsiz_reg_t;
 
 typedef union {
     struct {
@@ -519,15 +515,14 @@ typedef union {
         uint32_t dmaaddr_ctd: 29;
     } iso;
     uint32_t val;
-    //Checked
-} usb_hcdma_reg_t;
+} usb_dwc_hcdma_reg_t;
 
 typedef union {
     struct {
         uint32_t hcdmab;
     };
     uint32_t val;
-} usb_hcdmab_reg_t;
+} usb_dwc_hcdmab_reg_t;
 
 typedef union {
     struct {
@@ -546,7 +541,7 @@ typedef union {
         uint32_t resvalid: 6;
     };
     uint32_t val;
-} usb_dcfg_reg_t;
+} usb_dwc_dcfg_reg_t;
 
 typedef union {
     struct {
@@ -569,7 +564,7 @@ typedef union {
         uint32_t reserved3: 13;
     };
     uint32_t val;
-} usb_dctl_reg_t;
+} usb_dwc_dctl_reg_t;
 
 typedef union {
     struct {
@@ -582,7 +577,7 @@ typedef union {
         uint32_t reserved8: 8;
     };
     uint32_t val;
-} usb_dsts_reg_t;
+} usb_dwc_dsts_reg_t;
 
 typedef union {
     struct {
@@ -601,7 +596,7 @@ typedef union {
         uint32_t reserved18: 18;
     };
     uint32_t val;
-} usb_diepmsk_reg_t;
+} usb_dwc_diepmsk_reg_t;
 
 typedef union {
     struct {
@@ -622,7 +617,7 @@ typedef union {
         uint32_t reserved17: 17;
     };
     uint32_t val;
-} usb_doepmsk_reg_t;
+} usb_dwc_doepmsk_reg_t;
 
 typedef union {
     struct {
@@ -644,7 +639,7 @@ typedef union {
         uint32_t reserved9b: 9;
     };
     uint32_t val;
-} usb_daint_reg_t;
+} usb_dwc_daint_reg_t;
 
 typedef union {
     struct {
@@ -666,7 +661,7 @@ typedef union {
         uint32_t reserved9b: 9;
     };
     uint32_t val;
-} usb_daintmsk_reg_t;
+} usb_dwc_daintmsk_reg_t;
 
 typedef union {
     struct {
@@ -674,7 +669,7 @@ typedef union {
         uint32_t reserved16: 16;
     };
     uint32_t val;
-} usb_dvbusdis_reg_t;
+} usb_dwc_dvbusdis_reg_t;
 
 typedef union {
     struct {
@@ -682,7 +677,7 @@ typedef union {
         uint32_t reserved20: 20;
     };
     uint32_t val;
-} usb_dvbuspulse_reg_t;
+} usb_dwc_dvbuspulse_reg_t;
 
 typedef union {
     struct {
@@ -698,7 +693,7 @@ typedef union {
         uint32_t reserved4: 4;
     };
     uint32_t val;
-} usb_dthrctl_reg_t;
+} usb_dwc_dthrctl_reg_t;
 
 typedef union {
     struct {
@@ -706,7 +701,7 @@ typedef union {
         uint32_t reserved16: 16;
     };
     uint32_t val;
-} usb_diepempmsk_reg_t;
+} usb_dwc_diepempmsk_reg_t;
 
 typedef union {
     struct {
@@ -727,7 +722,7 @@ typedef union {
         uint32_t epena0: 1;
     };
     uint32_t val;
-} usb_diepctl0_reg_t;
+} usb_dwc_diepctl0_reg_t;
 
 typedef union {
     struct {
@@ -749,7 +744,7 @@ typedef union {
         uint32_t reserved17: 17;
     };
     uint32_t val;
-} usb_diepint0_reg_t;
+} usb_dwc_diepint0_reg_t;
 
 typedef union {
     struct {
@@ -759,14 +754,14 @@ typedef union {
         uint32_t reserved11: 11;
     };
     uint32_t val;
-} usb_dieptsiz0_reg_t;
+} usb_dwc_dieptsiz0_reg_t;
 
 typedef union {
     struct {
         uint32_t dmaaddr0;
     };
     uint32_t val;
-} usb_diepdma0_reg_t;
+} usb_dwc_diepdma0_reg_t;
 
 typedef union {
     struct {
@@ -774,14 +769,14 @@ typedef union {
         uint32_t reserved16: 16;
     };
     uint32_t val;
-} usb_dtxfsts0_reg_t;
+} usb_dwc_dtxfsts0_reg_t;
 
 typedef union {
     struct {
         uint32_t dmabufferaddr0;
     };
     uint32_t val;
-} usb_diepdmab0_reg_t;
+} usb_dwc_diepdmab0_reg_t;
 
 typedef union {
     struct {
@@ -803,7 +798,7 @@ typedef union {
         uint32_t epena: 1;
     };
     uint32_t val;
-} usb_diepctl_reg_t;
+} usb_dwc_diepctl_reg_t;
 
 typedef union {
     struct {
@@ -825,7 +820,7 @@ typedef union {
         uint32_t reserved15: 17;
     };
     uint32_t val;
-} usb_diepint_reg_t;
+} usb_dwc_diepint_reg_t;
 
 typedef union {
     struct {
@@ -835,14 +830,14 @@ typedef union {
         uint32_t reserved11: 11;
     };
     uint32_t val;
-} usb_dieptsiz_reg_t;
+} usb_dwc_dieptsiz_reg_t;
 
 typedef union {
     struct {
         uint32_t dmaddr1;
     };
     uint32_t val;
-} usb_diepdma_reg_t;
+} usb_dwc_diepdma_reg_t;
 
 typedef union {
     struct {
@@ -850,14 +845,14 @@ typedef union {
         uint32_t reserved16: 16;
     };
     uint32_t val;
-} usb_dtxfsts_reg_t;
+} usb_dwc_dtxfsts_reg_t;
 
 typedef union {
     struct {
         uint32_t dmabufferaddr1;
     };
     uint32_t val;
-} usb_diepdmab_reg_t;
+} usb_dwc_diepdmab_reg_t;
 
 typedef union {
     struct {
@@ -877,7 +872,7 @@ typedef union {
         uint32_t epena0: 1;
     };
     uint32_t val;
-} usb_doepctl0_reg_t;
+} usb_dwc_doepctl0_reg_t;
 
 typedef union {
     struct {
@@ -900,7 +895,7 @@ typedef union {
         uint32_t reserved16: 16;
     };
     uint32_t val;
-} usb_doepint0_reg_t;
+} usb_dwc_doepint0_reg_t;
 
 typedef union {
     struct {
@@ -912,21 +907,21 @@ typedef union {
         uint32_t reserved1: 1;
     };
     uint32_t val;
-} usb_doeptsiz0_reg_t;
+} usb_dwc_doeptsiz0_reg_t;
 
 typedef union {
     struct {
         uint32_t dmaaddr0;
     };
     uint32_t val;
-} usb_doepdma0_reg_t;
+} usb_dwc_doepdma0_reg_t;
 
 typedef union {
     struct {
         uint32_t dmabufferaddr0;
     };
     uint32_t val;
-} usb_doepdmab0_reg_t;
+} usb_dwc_doepdmab0_reg_t;
 
 typedef union {
     struct {
@@ -947,7 +942,7 @@ typedef union {
         uint32_t epena: 1;
     };
     uint32_t val;
-} usb_doepctl_reg_t;
+} usb_dwc_doepctl_reg_t;
 
 typedef union {
     struct {
@@ -970,7 +965,7 @@ typedef union {
         uint32_t reserved16: 16;
     };
     uint32_t val;
-} usb_doepint_reg_t;
+} usb_dwc_doepint_reg_t;
 
 typedef union {
     struct {
@@ -982,21 +977,21 @@ typedef union {
         uint32_t reserved1: 1;
     };
     uint32_t val;
-} usb_doeptsiz_reg_t;
+} usb_dwc_doeptsiz_reg_t;
 
 typedef union {
     struct {
         uint32_t dmaaddr;
     };
     uint32_t val;
-} usb_doepdma_reg_t;
+} usb_dwc_doepdma_reg_t;
 
 typedef union {
     struct {
         uint32_t dmabufferaddr;
     };
     uint32_t val;
-} usb_doepdmab_reg_t;
+} usb_dwc_doepdmab_reg_t;
 
 typedef union {
     struct {
@@ -1011,143 +1006,143 @@ typedef union {
         uint32_t reserved23: 23;
     };
     uint32_t val;
-} usb_pcgcctl_reg_t;
+} usb_dwc_pcgcctl_reg_t;
 
 /* --------------------------- Register Groups ------------------------------ */
 
 typedef struct {
-    volatile usb_hcchar_reg_t hcchar_reg;    //0x00
-    uint32_t reserved_0x04_0x08[1]; //0x04
-    volatile usb_hcint_reg_t hcint_reg;      //0x08
-    volatile usb_hcintmsk_reg_t hcintmsk_reg;    //0x0c
-    volatile usb_hctsiz_reg_t hctsiz_reg;    //0x10
-    volatile usb_hcdma_reg_t hcdma_reg;      //0x14
-    uint32_t reserved_0x14_0x14[1]; //0x18*
-    volatile usb_hcdmab_reg_t hcdmab_reg;    //0x1c
-} usb_host_chan_regs_t;
+    volatile usb_dwc_hcchar_reg_t hcchar_reg;       // 0x00
+    uint32_t reserved_0x04_0x08[1];                 // 0x04
+    volatile usb_dwc_hcint_reg_t hcint_reg;         // 0x08
+    volatile usb_dwc_hcintmsk_reg_t hcintmsk_reg;   // 0x0c
+    volatile usb_dwc_hctsiz_reg_t hctsiz_reg;       // 0x10
+    volatile usb_dwc_hcdma_reg_t hcdma_reg;         // 0x14
+    uint32_t reserved_0x14_0x14[1];                 // 0x18
+    volatile usb_dwc_hcdmab_reg_t hcdmab_reg;       // 0x1c
+} usb_dwc_host_chan_regs_t;
 
 typedef struct {
-    volatile usb_diepctl_reg_t diepctl_reg;  //0x00
-    uint32_t reserved_0x04_0x08[1]; //0x04
-    volatile usb_diepint_reg_t diepint_reg;  //0x08
-    uint32_t reserved_0x0c_0x10[1]; //0x0c
-    volatile usb_dieptsiz_reg_t dieptsiz_reg;    //0x010
-    volatile usb_diepdma_reg_t diepdma_reg;  //0x14
-    volatile usb_dtxfsts_reg_t dtxfsts_reg;  //0x18
-    volatile usb_diepdmab_reg_t diepdmab_reg;    //0x1c
-} usb_in_ep_regs_t;
+    volatile usb_dwc_diepctl_reg_t diepctl_reg;     // 0x00
+    uint32_t reserved_0x04_0x08[1];                 // 0x04
+    volatile usb_dwc_diepint_reg_t diepint_reg;     // 0x08
+    uint32_t reserved_0x0c_0x10[1];                 // 0x0c
+    volatile usb_dwc_dieptsiz_reg_t dieptsiz_reg;   // 0x010
+    volatile usb_dwc_diepdma_reg_t diepdma_reg;     // 0x14
+    volatile usb_dwc_dtxfsts_reg_t dtxfsts_reg;     // 0x18
+    volatile usb_dwc_diepdmab_reg_t diepdmab_reg;   // 0x1c
+} usb_dwc_in_ep_regs_t;
 
 typedef struct {
-    volatile usb_doepctl_reg_t doepctl_reg;  //0x00
-    uint32_t reserved_0x04_0x08[1]; //0x04
-    volatile usb_doepint_reg_t doepint_reg;  //0x08
-    uint32_t reserved_0x0c_0x10[1]; //0x0c
-    volatile usb_doeptsiz_reg_t doeptsiz_reg;    //0x10
-    volatile usb_doepdma_reg_t doepdma_reg;  //0x14
-    uint32_t reserved_0x18_0x1c[1]; //0x18
-    volatile usb_doepdmab_reg_t doepdmab_reg;    //0x1c
-} usb_out_ep_regs_t;
+    volatile usb_dwc_doepctl_reg_t doepctl_reg;     // 0x00
+    uint32_t reserved_0x04_0x08[1];                 // 0x04
+    volatile usb_dwc_doepint_reg_t doepint_reg;     // 0x08
+    uint32_t reserved_0x0c_0x10[1];                 // 0x0c
+    volatile usb_dwc_doeptsiz_reg_t doeptsiz_reg;   // 0x10
+    volatile usb_dwc_doepdma_reg_t doepdma_reg;     // 0x14
+    uint32_t reserved_0x18_0x1c[1];                 // 0x18
+    volatile usb_dwc_doepdmab_reg_t doepdmab_reg;   // 0x1c
+} usb_dwc_out_ep_regs_t;
 
 /* --------------------------- Register Layout ------------------------------ */
 
 typedef struct {
     //Global Registers
-    volatile usb_gotgctl_reg_t gotgctl_reg;             //0x0000
-    volatile usb_gotgint_reg_t gotgint_reg;             //0x0004
-    volatile usb_gahbcfg_reg_t gahbcfg_reg;             //0x0008
-    volatile usb_gusbcfg_reg_t gusbcfg_reg;             //0x000c
-    volatile usb_grstctl_reg_t grstctl_reg;             //0x0010
-    volatile usb_gintsts_reg_t gintsts_reg;             //0x0014
-    volatile usb_gintmsk_reg_t gintmsk_reg;             //0x0018
-    volatile usb_grxstsr_reg_t grxstsr_reg;             //0x001c
-    volatile usb_grxstsp_reg_t grxstsp_reg;             //0x0020
-    volatile usb_grxfsiz_reg_t grxfsiz_reg;             //0x0024
-    volatile usb_gnptxfsiz_reg_t gnptxfsiz_reg;         //0x0028
-    volatile usb_gnptxsts_reg_t gnptxsts_reg;           //0x002c
-    uint32_t reserved_0x0030_0x0040[4];                 //0x0030 to 0x0040
-    volatile usb_gsnpsid_reg_t gsnpsid_reg;             //0x0040
-    volatile usb_ghwcfg1_reg_t ghwcfg1_reg;             //0x0044
-    volatile usb_ghwcfg2_reg_t ghwcfg2_reg;             //0x0048
-    volatile usb_ghwcfg3_reg_t ghwcfg3_reg;             //0x004c
-    volatile usb_ghwcfg4_reg_t ghwcfg4_reg;             //0x0050
-    uint32_t reserved_0x0054_0x005c[2];                 //0x0054 to 0x005c
+    volatile usb_dwc_gotgctl_reg_t gotgctl_reg;             // 0x0000
+    volatile usb_dwc_gotgint_reg_t gotgint_reg;             // 0x0004
+    volatile usb_dwc_gahbcfg_reg_t gahbcfg_reg;             // 0x0008
+    volatile usb_dwc_gusbcfg_reg_t gusbcfg_reg;             // 0x000c
+    volatile usb_dwc_grstctl_reg_t grstctl_reg;             // 0x0010
+    volatile usb_dwc_gintsts_reg_t gintsts_reg;             // 0x0014
+    volatile usb_dwc_gintmsk_reg_t gintmsk_reg;             // 0x0018
+    volatile usb_dwc_grxstsr_reg_t grxstsr_reg;             // 0x001c
+    volatile usb_dwc_grxstsp_reg_t grxstsp_reg;             // 0x0020
+    volatile usb_dwc_grxfsiz_reg_t grxfsiz_reg;             // 0x0024
+    volatile usb_dwc_gnptxfsiz_reg_t gnptxfsiz_reg;         // 0x0028
+    volatile usb_dwc_gnptxsts_reg_t gnptxsts_reg;           // 0x002c
+    uint32_t reserved_0x0030_0x0040[4];                     // 0x0030 to 0x0040
+    volatile usb_dwc_gsnpsid_reg_t gsnpsid_reg;             // 0x0040
+    volatile usb_dwc_ghwcfg1_reg_t ghwcfg1_reg;             // 0x0044
+    volatile usb_dwc_ghwcfg2_reg_t ghwcfg2_reg;             // 0x0048
+    volatile usb_dwc_ghwcfg3_reg_t ghwcfg3_reg;             // 0x004c
+    volatile usb_dwc_ghwcfg4_reg_t ghwcfg4_reg;             // 0x0050
+    uint32_t reserved_0x0054_0x005c[2];                     // 0x0054 to 0x005c
 
     //FIFO Configurations
-    volatile usb_gdfifocfg_reg_t gdfifocfg_reg;         //0x005c
-    uint32_t reserved_0x0060_0x0100[40];                //0x0060 to 0x0100
-    volatile usb_hptxfsiz_reg_t hptxfsiz_reg;           //0x0100
-    volatile usb_dieptxfi_reg_t dieptxfi_regs[4];       //0x0104 to 0x0114
-    usb_dieptxfi_reg_t reserved_0x0114_0x0140[11];      //0x0114 to 0x0140
-    uint32_t reserved_0x140_0x400[176];                 //0x0140 to 0x0400
+    volatile usb_dwc_gdfifocfg_reg_t gdfifocfg_reg;         // 0x005c
+    uint32_t reserved_0x0060_0x0100[40];                    // 0x0060 to 0x0100
+    volatile usb_dwc_hptxfsiz_reg_t hptxfsiz_reg;           // 0x0100
+    volatile usb_dwc_dieptxfi_reg_t dieptxfi_regs[4];       // 0x0104 to 0x0114
+    usb_dwc_dieptxfi_reg_t reserved_0x0114_0x0140[11];      // 0x0114 to 0x0140
+    uint32_t reserved_0x140_0x400[176];                     // 0x0140 to 0x0400
 
     //Host Mode Registers
-    volatile usb_hcfg_reg_t hcfg_reg;                   //0x0400
-    volatile usb_hfir_reg_t hfir_reg;                   //0x0404
-    volatile usb_hfnum_reg_t hfnum_reg;                 //0x0408
-    uint32_t reserved_0x40c_0x410[1];                   //0x040c to 0x0410
-    volatile usb_hptxsts_reg_t hptxsts_reg;             //0x0410
-    volatile usb_haint_reg_t haint_reg;                 //0x0414
-    volatile usb_haintmsk_reg_t haintmsk_reg;           //0x0418
-    volatile usb_hflbaddr_reg_t hflbaddr_reg;           //0x041c
-    uint32_t reserved_0x420_0x440[8];                   //0x0420 to 0x0440
-    volatile usb_hprt_reg_t hprt_reg;                   //0x0440
-    uint32_t reserved_0x0444_0x0500[47];                //0x0444 to 0x0500
-    usb_host_chan_regs_t host_chans[8];                 //0x0500 to 0x0600
-    usb_host_chan_regs_t reserved_0x0600_0x0700[8];     //0x0600 to 0x0700
-    uint32_t reserved_0x0700_0x0800[64];                //0x0700 to 0x0800
-    volatile usb_dcfg_reg_t dcfg_reg;                   //0x0800
-    volatile usb_dctl_reg_t dctl_reg;                   //0x0804
-    volatile usb_dsts_reg_t dsts_reg;                   //0x0808
-    uint32_t reserved_0x080c_0x0810[1];                 //0x080c to 0x0810
+    volatile usb_dwc_hcfg_reg_t hcfg_reg;                   // 0x0400
+    volatile usb_dwc_hfir_reg_t hfir_reg;                   // 0x0404
+    volatile usb_dwc_hfnum_reg_t hfnum_reg;                 // 0x0408
+    uint32_t reserved_0x40c_0x410[1];                       // 0x040c to 0x0410
+    volatile usb_dwc_hptxsts_reg_t hptxsts_reg;             // 0x0410
+    volatile usb_dwc_haint_reg_t haint_reg;                 // 0x0414
+    volatile usb_dwc_haintmsk_reg_t haintmsk_reg;           // 0x0418
+    volatile usb_dwc_hflbaddr_reg_t hflbaddr_reg;           // 0x041c
+    uint32_t reserved_0x420_0x440[8];                       // 0x0420 to 0x0440
+    volatile usb_dwc_hprt_reg_t hprt_reg;                   // 0x0440
+    uint32_t reserved_0x0444_0x0500[47];                    // 0x0444 to 0x0500
+    usb_dwc_host_chan_regs_t host_chans[8];                 // 0x0500 to 0x0600
+    usb_dwc_host_chan_regs_t reserved_0x0600_0x0700[8];     // 0x0600 to 0x0700
+    uint32_t reserved_0x0700_0x0800[64];                    // 0x0700 to 0x0800
+    volatile usb_dwc_dcfg_reg_t dcfg_reg;                   // 0x0800
+    volatile usb_dwc_dctl_reg_t dctl_reg;                   // 0x0804
+    volatile usb_dwc_dsts_reg_t dsts_reg;                   // 0x0808
+    uint32_t reserved_0x080c_0x0810[1];                     // 0x080c to 0x0810
 
     //Device Mode Registers
-    volatile usb_diepmsk_reg_t diepmsk_reg;             //0x810
-    volatile usb_doepmsk_reg_t doepmsk_reg;             //0x0814
-    volatile usb_daint_reg_t daint_reg;                 //0x0818
-    volatile usb_daintmsk_reg_t daintmsk_reg;           //0x081c
-    uint32_t reserved_0x0820_0x0828[2];                 //0x0820 to 0x0828
-    volatile usb_dvbusdis_reg_t dvbusdis_reg;           //0x0828
-    volatile usb_dvbuspulse_reg_t dvbuspulse_reg;       //0x082c
-    volatile usb_dthrctl_reg_t dthrctl_reg;             //0x0830
-    volatile usb_diepempmsk_reg_t diepempmsk_reg;       //0x0834
-    uint32_t reserved_0x0838_0x0900[50];                //0x0838 to 0x0900
+    volatile usb_dwc_diepmsk_reg_t diepmsk_reg;             // 0x810
+    volatile usb_dwc_doepmsk_reg_t doepmsk_reg;             // 0x0814
+    volatile usb_dwc_daint_reg_t daint_reg;                 // 0x0818
+    volatile usb_dwc_daintmsk_reg_t daintmsk_reg;           // 0x081c
+    uint32_t reserved_0x0820_0x0828[2];                     // 0x0820 to 0x0828
+    volatile usb_dwc_dvbusdis_reg_t dvbusdis_reg;           // 0x0828
+    volatile usb_dwc_dvbuspulse_reg_t dvbuspulse_reg;       // 0x082c
+    volatile usb_dwc_dthrctl_reg_t dthrctl_reg;             // 0x0830
+    volatile usb_dwc_diepempmsk_reg_t diepempmsk_reg;       // 0x0834
+    uint32_t reserved_0x0838_0x0900[50];                    // 0x0838 to 0x0900
 
     //Deivce: IN EP0 reigsters
-    volatile usb_diepctl0_reg_t diepctl0_reg;           //0x0900
-    uint32_t reserved_0x0904_0x0908[1];                 //0x0904 to 0x0908
-    volatile usb_diepint0_reg_t diepint0_reg;           //0x0908
-    uint32_t reserved_0x090c_0x0910[1];                 //0x090c to 0x0910
-    volatile usb_dieptsiz0_reg_t dieptsiz0_reg;         //0x0910
-    volatile usb_diepdma0_reg_t diepdma0_reg;           //0x0914
-    volatile usb_dtxfsts0_reg_t dtxfsts0_reg;           //0x0918
-    volatile usb_diepdmab0_reg_t diepdmab0_reg;         //0x091c
+    volatile usb_dwc_diepctl0_reg_t diepctl0_reg;           // 0x0900
+    uint32_t reserved_0x0904_0x0908[1];                     // 0x0904 to 0x0908
+    volatile usb_dwc_diepint0_reg_t diepint0_reg;           // 0x0908
+    uint32_t reserved_0x090c_0x0910[1];                     // 0x090c to 0x0910
+    volatile usb_dwc_dieptsiz0_reg_t dieptsiz0_reg;         // 0x0910
+    volatile usb_dwc_diepdma0_reg_t diepdma0_reg;           // 0x0914
+    volatile usb_dwc_dtxfsts0_reg_t dtxfsts0_reg;           // 0x0918
+    volatile usb_dwc_diepdmab0_reg_t diepdmab0_reg;         // 0x091c
 
     //Deivce: IN EP registers
-    usb_in_ep_regs_t in_eps[6];                         //0x0920 to 0x09e0
-    usb_in_ep_regs_t reserved_0x09e0_0x0b00[9];         //0x09e0 to 0x0b00
+    usb_dwc_in_ep_regs_t in_eps[6];                         // 0x0920 to 0x09e0
+    usb_dwc_in_ep_regs_t reserved_0x09e0_0x0b00[9];         // 0x09e0 to 0x0b00
 
     //Device: OUT EP0 reigsters
-    volatile usb_doepctl0_reg_t doepctl0_reg;           //0x0b00
-    uint32_t reserved_0x0b04_0x0b08[1];                 //0x0b04 to 0x0b08
-    volatile usb_doepint0_reg_t doepint0_reg;           //0b0b08
-    uint32_t reserved_0x0b0c_0x0b10[1];                 //0x0b0c to 0x0b10
-    volatile usb_doeptsiz0_reg_t doeptsiz0_reg;         //0x0b10
-    volatile usb_doepdma0_reg_t doepdma0_reg;           //0x0b14
-    uint32_t reserved_0x0b18_0x0b1c[1];                 //0x0b18 to 0x0b1c
-    volatile usb_doepdmab0_reg_t doepdmab0_reg;         //0x0b1c
+    volatile usb_dwc_doepctl0_reg_t doepctl0_reg;           // 0x0b00
+    uint32_t reserved_0x0b04_0x0b08[1];                     // 0x0b04 to 0x0b08
+    volatile usb_dwc_doepint0_reg_t doepint0_reg;           // 0b0b08
+    uint32_t reserved_0x0b0c_0x0b10[1];                     // 0x0b0c to 0x0b10
+    volatile usb_dwc_doeptsiz0_reg_t doeptsiz0_reg;         // 0x0b10
+    volatile usb_dwc_doepdma0_reg_t doepdma0_reg;           // 0x0b14
+    uint32_t reserved_0x0b18_0x0b1c[1];                     // 0x0b18 to 0x0b1c
+    volatile usb_dwc_doepdmab0_reg_t doepdmab0_reg;         // 0x0b1c
 
     //Deivce: OUT EP registers
-    usb_out_ep_regs_t out_eps[6];                       //0xb1c
-    usb_out_ep_regs_t reserved_0x0be0_0x0d00[9];        //0x0be0 to 0x0d00
-    uint32_t reserved_0x0d00_0x0e00[64];                //0x0d00 to 0x0e00
-    volatile usb_pcgcctl_reg_t pcgcctl_reg;             //0x0e00
-    uint32_t reserved_0x0e04_0x0e08[1];                 //0x0d00 to 0x0e00
-} usbh_dev_t;
+    usb_dwc_out_ep_regs_t out_eps[6];                       // 0xb1c
+    usb_dwc_out_ep_regs_t reserved_0x0be0_0x0d00[9];        // 0x0be0 to 0x0d00
+    uint32_t reserved_0x0d00_0x0e00[64];                    // 0x0d00 to 0x0e00
+    volatile usb_dwc_pcgcctl_reg_t pcgcctl_reg;             // 0x0e00
+    uint32_t reserved_0x0e04_0x0e08[1];                     // 0x0d00 to 0x0e00
+} usb_dwc_dev_t;
 
 
-_Static_assert(sizeof(usbh_dev_t) == 0xe08, "USB new struct should be 0xe08 large");
+_Static_assert(sizeof(usb_dwc_dev_t) == 0xe08, "Invalid size of usb_dwc_dev_t structure");
 
-extern usbh_dev_t USBH;
+extern usb_dwc_dev_t USB_DWC;
 
 
 #ifdef __cplusplus
diff --git a/components/soc/esp32s2/ld/esp32s2.peripherals.ld b/components/soc/esp32s2/ld/esp32s2.peripherals.ld
index 52ee92b278..014be6dea9 100644
--- a/components/soc/esp32s2/ld/esp32s2.peripherals.ld
+++ b/components/soc/esp32s2/ld/esp32s2.peripherals.ld
@@ -36,5 +36,5 @@ PROVIDE ( TWAI = 0x3f42B000 );
 PROVIDE ( APB_SARADC = 0x3f440000 );
 PROVIDE ( DEDIC_GPIO = 0x3f4cf000 );
 PROVIDE ( USB0     = 0x60080000 );
-PROVIDE ( USBH     = 0x60080000 );
+PROVIDE ( USB_DWC  = 0x60080000 );
 PROVIDE ( USB_WRAP = 0x3f439000 );
diff --git a/components/soc/esp32s3/include/soc/usb_dwc_struct.h b/components/soc/esp32s3/include/soc/usb_dwc_struct.h
index ffae18fb0a..e2e86bf94f 100644
--- a/components/soc/esp32s3/include/soc/usb_dwc_struct.h
+++ b/components/soc/esp32s3/include/soc/usb_dwc_struct.h
@@ -6,7 +6,6 @@
 
 #pragma once
 
-#include <stdint.h>
 #ifdef __cplusplus
 extern "C" {
 #endif
@@ -41,7 +40,7 @@ typedef union {
         uint32_t reserved10: 10;
     };
     uint32_t val;
-} usb_gotgctl_reg_t;
+} usb_dwc_gotgctl_reg_t;
 
 typedef union {
     struct {
@@ -57,7 +56,7 @@ typedef union {
         uint32_t reserved12: 12;
     };
     uint32_t val;
-} usb_gotgint_reg_t;
+} usb_dwc_gotgint_reg_t;
 
 typedef union {
         struct {
@@ -76,7 +75,7 @@ typedef union {
     };
     uint32_t val;
     //Checked
-} usb_gahbcfg_reg_t;
+} usb_dwc_gahbcfg_reg_t;
 
 typedef union {
     struct {
@@ -98,7 +97,7 @@ typedef union {
         uint32_t corrupttxpkt: 1;
     };
     uint32_t val;
-} usb_gusbcfg_reg_t;
+} usb_dwc_gusbcfg_reg_t;
 
 typedef union {
     struct {
@@ -114,7 +113,7 @@ typedef union {
         uint32_t ahbidle: 1;
     };
     uint32_t val;
-} usb_grstctl_reg_t;
+} usb_dwc_grstctl_reg_t;
 
 typedef union {
     struct {
@@ -151,7 +150,7 @@ typedef union {
         uint32_t wkupint: 1;
     };
     uint32_t val;
-} usb_gintsts_reg_t;
+} usb_dwc_gintsts_reg_t;
 
 typedef union {
     struct {
@@ -188,7 +187,7 @@ typedef union {
         uint32_t wkupintmsk: 1;
     };
     uint32_t val;
-} usb_gintmsk_reg_t;
+} usb_dwc_gintmsk_reg_t;
 
 typedef union {
     struct {
@@ -200,7 +199,7 @@ typedef union {
         uint32_t reserved7: 7;
     };
     uint32_t val;
-} usb_grxstsr_reg_t;
+} usb_dwc_grxstsr_reg_t;
 
 typedef union {
     struct {
@@ -212,7 +211,7 @@ typedef union {
         uint32_t reserved7: 7;
     };
     uint32_t val;
-} usb_grxstsp_reg_t;
+} usb_dwc_grxstsp_reg_t;
 
 typedef union {
     struct {
@@ -220,7 +219,7 @@ typedef union {
         uint32_t reserved16: 16;
     };
     uint32_t val;
-} usb_grxfsiz_reg_t;
+} usb_dwc_grxfsiz_reg_t;
 
 typedef union {
     struct {
@@ -228,7 +227,7 @@ typedef union {
         uint32_t nptxfdep: 16;
     };
     uint32_t val;
-} usb_gnptxfsiz_reg_t;
+} usb_dwc_gnptxfsiz_reg_t;
 
 typedef union {
     struct {
@@ -239,21 +238,21 @@ typedef union {
         uint32_t reserved1: 1;
     };
     uint32_t val;
-} usb_gnptxsts_reg_t;
+} usb_dwc_gnptxsts_reg_t;
 
 typedef union {
     struct {
         uint32_t synopsysid;
     };
     uint32_t val;
-} usb_gsnpsid_reg_t;
+} usb_dwc_gsnpsid_reg_t;
 
 typedef union {
     struct {
         uint32_t epdir;
     };
     uint32_t val;
-} usb_ghwcfg1_reg_t;
+} usb_dwc_ghwcfg1_reg_t;
 
 typedef union {
     struct {
@@ -274,7 +273,7 @@ typedef union {
         uint32_t reserved1b: 1;
     };
     uint32_t val;
-} usb_ghwcfg2_reg_t;
+} usb_dwc_ghwcfg2_reg_t;
 
 typedef union {
     struct {
@@ -292,7 +291,7 @@ typedef union {
         uint32_t dfifodepth: 16;
     };
     uint32_t val;
-} usb_ghwcfg3_reg_t;
+} usb_dwc_ghwcfg3_reg_t;
 
 typedef union {
     struct {
@@ -317,7 +316,7 @@ typedef union {
         uint32_t g_descdma: 1;
     };
     uint32_t val;
-} usb_ghwcfg4_reg_t;
+} usb_dwc_ghwcfg4_reg_t;
 
 typedef union {
     struct {
@@ -326,7 +325,7 @@ typedef union {
 
     };
     uint32_t val;
-} usb_gdfifocfg_reg_t;
+} usb_dwc_gdfifocfg_reg_t;
 
 typedef union {
     struct {
@@ -334,7 +333,7 @@ typedef union {
         uint32_t ptxfsize: 16;
     };
     uint32_t val;
-} usb_hptxfsiz_reg_t;
+} usb_dwc_hptxfsiz_reg_t;
 
 typedef union {
     struct {
@@ -342,7 +341,7 @@ typedef union {
         uint32_t inep1txfdep: 16;
     };
     uint32_t val;
-} usb_dieptxfi_reg_t;
+} usb_dwc_dieptxfi_reg_t;
 
 typedef union {
     struct {
@@ -360,7 +359,7 @@ typedef union {
         uint32_t modechtimen: 1;
     };
     uint32_t val;
-} usb_hcfg_reg_t;
+} usb_dwc_hcfg_reg_t;
 
 typedef union {
     struct {
@@ -369,7 +368,7 @@ typedef union {
         uint32_t reserved15: 15;
     };
     uint32_t val;
-} usb_hfir_reg_t;
+} usb_dwc_hfir_reg_t;
 
 typedef union {
     struct {
@@ -378,7 +377,7 @@ typedef union {
         uint32_t frrem: 16;
     };
     uint32_t val;
-} usb_hfnum_reg_t;
+} usb_dwc_hfnum_reg_t;
 
 typedef union {
     struct {
@@ -388,7 +387,7 @@ typedef union {
         uint32_t ptxqtop: 8;
     };
     uint32_t val;
-} usb_hptxsts_reg_t;
+} usb_dwc_hptxsts_reg_t;
 
 typedef union {
     struct {
@@ -396,7 +395,7 @@ typedef union {
         uint32_t reserved24: 24;
     };
     uint32_t val;
-} usb_haint_reg_t;
+} usb_dwc_haint_reg_t;
 
 typedef union {
     struct {
@@ -404,14 +403,14 @@ typedef union {
         uint32_t reserved24: 24;
     };
     uint32_t val;
-} usb_haintmsk_reg_t;
+} usb_dwc_haintmsk_reg_t;
 
 typedef union {
     struct {
         uint32_t hflbaddr;
     };
     uint32_t val;
-} usb_hflbaddr_reg_t;
+} usb_dwc_hflbaddr_reg_t;
 
 typedef union {
     struct {
@@ -432,7 +431,7 @@ typedef union {
         uint32_t reserved13: 13;
     };
     uint32_t val;
-} usb_hprt_reg_t;
+} usb_dwc_hprt_reg_t;
 
 typedef union {
     struct {
@@ -449,8 +448,7 @@ typedef union {
         uint32_t chena: 1;
     };
     uint32_t val;
-    //Checked with changes
-} usb_hcchar_reg_t;
+} usb_dwc_hcchar_reg_t;
 
 typedef union {
     struct {
@@ -471,8 +469,7 @@ typedef union {
         uint32_t reserved18: 18;
     };
     uint32_t val;
-    //Checked
-} usb_hcint_reg_t;
+} usb_dwc_hcint_reg_t;
 
 typedef union {
     struct {
@@ -493,8 +490,7 @@ typedef union {
         uint32_t reserved18: 18;
     };
     uint32_t val;
-    //Checked
-} usb_hcintmsk_reg_t;
+} usb_dwc_hcintmsk_reg_t;
 
 typedef union {
     struct {
@@ -506,8 +502,7 @@ typedef union {
         uint32_t dopng: 1;
     };
     uint32_t val;
-    //Checked
-} usb_hctsiz_reg_t;
+} usb_dwc_hctsiz_reg_t;
 
 typedef union {
     struct {
@@ -520,15 +515,14 @@ typedef union {
         uint32_t dmaaddr_ctd: 29;
     } iso;
     uint32_t val;
-    //Checked
-} usb_hcdma_reg_t;
+} usb_dwc_hcdma_reg_t;
 
 typedef union {
     struct {
         uint32_t hcdmab;
     };
     uint32_t val;
-} usb_hcdmab_reg_t;
+} usb_dwc_hcdmab_reg_t;
 
 typedef union {
     struct {
@@ -547,7 +541,7 @@ typedef union {
         uint32_t resvalid: 6;
     };
     uint32_t val;
-} usb_dcfg_reg_t;
+} usb_dwc_dcfg_reg_t;
 
 typedef union {
     struct {
@@ -570,7 +564,7 @@ typedef union {
         uint32_t reserved3: 13;
     };
     uint32_t val;
-} usb_dctl_reg_t;
+} usb_dwc_dctl_reg_t;
 
 typedef union {
     struct {
@@ -583,7 +577,7 @@ typedef union {
         uint32_t reserved8: 8;
     };
     uint32_t val;
-} usb_dsts_reg_t;
+} usb_dwc_dsts_reg_t;
 
 typedef union {
     struct {
@@ -602,7 +596,7 @@ typedef union {
         uint32_t reserved18: 18;
     };
     uint32_t val;
-} usb_diepmsk_reg_t;
+} usb_dwc_diepmsk_reg_t;
 
 typedef union {
     struct {
@@ -623,7 +617,7 @@ typedef union {
         uint32_t reserved17: 17;
     };
     uint32_t val;
-} usb_doepmsk_reg_t;
+} usb_dwc_doepmsk_reg_t;
 
 typedef union {
     struct {
@@ -645,7 +639,7 @@ typedef union {
         uint32_t reserved9b: 9;
     };
     uint32_t val;
-} usb_daint_reg_t;
+} usb_dwc_daint_reg_t;
 
 typedef union {
     struct {
@@ -667,7 +661,7 @@ typedef union {
         uint32_t reserved9b: 9;
     };
     uint32_t val;
-} usb_daintmsk_reg_t;
+} usb_dwc_daintmsk_reg_t;
 
 typedef union {
     struct {
@@ -675,7 +669,7 @@ typedef union {
         uint32_t reserved16: 16;
     };
     uint32_t val;
-} usb_dvbusdis_reg_t;
+} usb_dwc_dvbusdis_reg_t;
 
 typedef union {
     struct {
@@ -683,7 +677,7 @@ typedef union {
         uint32_t reserved20: 20;
     };
     uint32_t val;
-} usb_dvbuspulse_reg_t;
+} usb_dwc_dvbuspulse_reg_t;
 
 typedef union {
     struct {
@@ -699,7 +693,7 @@ typedef union {
         uint32_t reserved4: 4;
     };
     uint32_t val;
-} usb_dthrctl_reg_t;
+} usb_dwc_dthrctl_reg_t;
 
 typedef union {
     struct {
@@ -707,7 +701,7 @@ typedef union {
         uint32_t reserved16: 16;
     };
     uint32_t val;
-} usb_diepempmsk_reg_t;
+} usb_dwc_diepempmsk_reg_t;
 
 typedef union {
     struct {
@@ -728,7 +722,7 @@ typedef union {
         uint32_t epena0: 1;
     };
     uint32_t val;
-} usb_diepctl0_reg_t;
+} usb_dwc_diepctl0_reg_t;
 
 typedef union {
     struct {
@@ -750,7 +744,7 @@ typedef union {
         uint32_t reserved17: 17;
     };
     uint32_t val;
-} usb_diepint0_reg_t;
+} usb_dwc_diepint0_reg_t;
 
 typedef union {
     struct {
@@ -760,14 +754,14 @@ typedef union {
         uint32_t reserved11: 11;
     };
     uint32_t val;
-} usb_dieptsiz0_reg_t;
+} usb_dwc_dieptsiz0_reg_t;
 
 typedef union {
     struct {
         uint32_t dmaaddr0;
     };
     uint32_t val;
-} usb_diepdma0_reg_t;
+} usb_dwc_diepdma0_reg_t;
 
 typedef union {
     struct {
@@ -775,14 +769,14 @@ typedef union {
         uint32_t reserved16: 16;
     };
     uint32_t val;
-} usb_dtxfsts0_reg_t;
+} usb_dwc_dtxfsts0_reg_t;
 
 typedef union {
     struct {
         uint32_t dmabufferaddr0;
     };
     uint32_t val;
-} usb_diepdmab0_reg_t;
+} usb_dwc_diepdmab0_reg_t;
 
 typedef union {
     struct {
@@ -804,7 +798,7 @@ typedef union {
         uint32_t epena: 1;
     };
     uint32_t val;
-} usb_diepctl_reg_t;
+} usb_dwc_diepctl_reg_t;
 
 typedef union {
     struct {
@@ -826,7 +820,7 @@ typedef union {
         uint32_t reserved15: 17;
     };
     uint32_t val;
-} usb_diepint_reg_t;
+} usb_dwc_diepint_reg_t;
 
 typedef union {
     struct {
@@ -836,14 +830,14 @@ typedef union {
         uint32_t reserved11: 11;
     };
     uint32_t val;
-} usb_dieptsiz_reg_t;
+} usb_dwc_dieptsiz_reg_t;
 
 typedef union {
     struct {
         uint32_t dmaddr1;
     };
     uint32_t val;
-} usb_diepdma_reg_t;
+} usb_dwc_diepdma_reg_t;
 
 typedef union {
     struct {
@@ -851,14 +845,14 @@ typedef union {
         uint32_t reserved16: 16;
     };
     uint32_t val;
-} usb_dtxfsts_reg_t;
+} usb_dwc_dtxfsts_reg_t;
 
 typedef union {
     struct {
         uint32_t dmabufferaddr1;
     };
     uint32_t val;
-} usb_diepdmab_reg_t;
+} usb_dwc_diepdmab_reg_t;
 
 typedef union {
     struct {
@@ -878,7 +872,7 @@ typedef union {
         uint32_t epena0: 1;
     };
     uint32_t val;
-} usb_doepctl0_reg_t;
+} usb_dwc_doepctl0_reg_t;
 
 typedef union {
     struct {
@@ -901,7 +895,7 @@ typedef union {
         uint32_t reserved16: 16;
     };
     uint32_t val;
-} usb_doepint0_reg_t;
+} usb_dwc_doepint0_reg_t;
 
 typedef union {
     struct {
@@ -913,21 +907,21 @@ typedef union {
         uint32_t reserved1: 1;
     };
     uint32_t val;
-} usb_doeptsiz0_reg_t;
+} usb_dwc_doeptsiz0_reg_t;
 
 typedef union {
     struct {
         uint32_t dmaaddr0;
     };
     uint32_t val;
-} usb_doepdma0_reg_t;
+} usb_dwc_doepdma0_reg_t;
 
 typedef union {
     struct {
         uint32_t dmabufferaddr0;
     };
     uint32_t val;
-} usb_doepdmab0_reg_t;
+} usb_dwc_doepdmab0_reg_t;
 
 typedef union {
     struct {
@@ -948,7 +942,7 @@ typedef union {
         uint32_t epena: 1;
     };
     uint32_t val;
-} usb_doepctl_reg_t;
+} usb_dwc_doepctl_reg_t;
 
 typedef union {
     struct {
@@ -971,7 +965,7 @@ typedef union {
         uint32_t reserved16: 16;
     };
     uint32_t val;
-} usb_doepint_reg_t;
+} usb_dwc_doepint_reg_t;
 
 typedef union {
     struct {
@@ -983,21 +977,21 @@ typedef union {
         uint32_t reserved1: 1;
     };
     uint32_t val;
-} usb_doeptsiz_reg_t;
+} usb_dwc_doeptsiz_reg_t;
 
 typedef union {
     struct {
         uint32_t dmaaddr;
     };
     uint32_t val;
-} usb_doepdma_reg_t;
+} usb_dwc_doepdma_reg_t;
 
 typedef union {
     struct {
         uint32_t dmabufferaddr;
     };
     uint32_t val;
-} usb_doepdmab_reg_t;
+} usb_dwc_doepdmab_reg_t;
 
 typedef union {
     struct {
@@ -1012,143 +1006,143 @@ typedef union {
         uint32_t reserved23: 23;
     };
     uint32_t val;
-} usb_pcgcctl_reg_t;
+} usb_dwc_pcgcctl_reg_t;
 
 /* --------------------------- Register Groups ------------------------------ */
 
 typedef struct {
-    volatile usb_hcchar_reg_t hcchar_reg;    //0x00
-    uint32_t reserved_0x04_0x08[1]; //0x04
-    volatile usb_hcint_reg_t hcint_reg;      //0x08
-    volatile usb_hcintmsk_reg_t hcintmsk_reg;    //0x0c
-    volatile usb_hctsiz_reg_t hctsiz_reg;    //0x10
-    volatile usb_hcdma_reg_t hcdma_reg;      //0x14
-    uint32_t reserved_0x14_0x14[1]; //0x18*
-    volatile usb_hcdmab_reg_t hcdmab_reg;    //0x1c
-} usb_host_chan_regs_t;
+    volatile usb_dwc_hcchar_reg_t hcchar_reg;       // 0x00
+    uint32_t reserved_0x04_0x08[1];                 // 0x04
+    volatile usb_dwc_hcint_reg_t hcint_reg;         // 0x08
+    volatile usb_dwc_hcintmsk_reg_t hcintmsk_reg;   // 0x0c
+    volatile usb_dwc_hctsiz_reg_t hctsiz_reg;       // 0x10
+    volatile usb_dwc_hcdma_reg_t hcdma_reg;         // 0x14
+    uint32_t reserved_0x14_0x14[1];                 // 0x18
+    volatile usb_dwc_hcdmab_reg_t hcdmab_reg;       // 0x1c
+} usb_dwc_host_chan_regs_t;
 
 typedef struct {
-    volatile usb_diepctl_reg_t diepctl_reg;  //0x00
-    uint32_t reserved_0x04_0x08[1]; //0x04
-    volatile usb_diepint_reg_t diepint_reg;  //0x08
-    uint32_t reserved_0x0c_0x10[1]; //0x0c
-    volatile usb_dieptsiz_reg_t dieptsiz_reg;    //0x010
-    volatile usb_diepdma_reg_t diepdma_reg;  //0x14
-    volatile usb_dtxfsts_reg_t dtxfsts_reg;  //0x18
-    volatile usb_diepdmab_reg_t diepdmab_reg;    //0x1c
-} usb_in_ep_regs_t;
+    volatile usb_dwc_diepctl_reg_t diepctl_reg;     // 0x00
+    uint32_t reserved_0x04_0x08[1];                 // 0x04
+    volatile usb_dwc_diepint_reg_t diepint_reg;     // 0x08
+    uint32_t reserved_0x0c_0x10[1];                 // 0x0c
+    volatile usb_dwc_dieptsiz_reg_t dieptsiz_reg;   // 0x010
+    volatile usb_dwc_diepdma_reg_t diepdma_reg;     // 0x14
+    volatile usb_dwc_dtxfsts_reg_t dtxfsts_reg;     // 0x18
+    volatile usb_dwc_diepdmab_reg_t diepdmab_reg;   // 0x1c
+} usb_dwc_in_ep_regs_t;
 
 typedef struct {
-    volatile usb_doepctl_reg_t doepctl_reg;  //0x00
-    uint32_t reserved_0x04_0x08[1]; //0x04
-    volatile usb_doepint_reg_t doepint_reg;  //0x08
-    uint32_t reserved_0x0c_0x10[1]; //0x0c
-    volatile usb_doeptsiz_reg_t doeptsiz_reg;    //0x10
-    volatile usb_doepdma_reg_t doepdma_reg;  //0x14
-    uint32_t reserved_0x18_0x1c[1]; //0x18
-    volatile usb_doepdmab_reg_t doepdmab_reg;    //0x1c
-} usb_out_ep_regs_t;
+    volatile usb_dwc_doepctl_reg_t doepctl_reg;     // 0x00
+    uint32_t reserved_0x04_0x08[1];                 // 0x04
+    volatile usb_dwc_doepint_reg_t doepint_reg;     // 0x08
+    uint32_t reserved_0x0c_0x10[1];                 // 0x0c
+    volatile usb_dwc_doeptsiz_reg_t doeptsiz_reg;   // 0x10
+    volatile usb_dwc_doepdma_reg_t doepdma_reg;     // 0x14
+    uint32_t reserved_0x18_0x1c[1];                 // 0x18
+    volatile usb_dwc_doepdmab_reg_t doepdmab_reg;   // 0x1c
+} usb_dwc_out_ep_regs_t;
 
 /* --------------------------- Register Layout ------------------------------ */
 
 typedef struct {
     //Global Registers
-    volatile usb_gotgctl_reg_t gotgctl_reg;             //0x0000
-    volatile usb_gotgint_reg_t gotgint_reg;             //0x0004
-    volatile usb_gahbcfg_reg_t gahbcfg_reg;             //0x0008
-    volatile usb_gusbcfg_reg_t gusbcfg_reg;             //0x000c
-    volatile usb_grstctl_reg_t grstctl_reg;             //0x0010
-    volatile usb_gintsts_reg_t gintsts_reg;             //0x0014
-    volatile usb_gintmsk_reg_t gintmsk_reg;             //0x0018
-    volatile usb_grxstsr_reg_t grxstsr_reg;             //0x001c
-    volatile usb_grxstsp_reg_t grxstsp_reg;             //0x0020
-    volatile usb_grxfsiz_reg_t grxfsiz_reg;             //0x0024
-    volatile usb_gnptxfsiz_reg_t gnptxfsiz_reg;         //0x0028
-    volatile usb_gnptxsts_reg_t gnptxsts_reg;           //0x002c
-    uint32_t reserved_0x0030_0x0040[4];                 //0x0030 to 0x0040
-    volatile usb_gsnpsid_reg_t gsnpsid_reg;             //0x0040
-    volatile usb_ghwcfg1_reg_t ghwcfg1_reg;             //0x0044
-    volatile usb_ghwcfg2_reg_t ghwcfg2_reg;             //0x0048
-    volatile usb_ghwcfg3_reg_t ghwcfg3_reg;             //0x004c
-    volatile usb_ghwcfg4_reg_t ghwcfg4_reg;             //0x0050
-    uint32_t reserved_0x0054_0x005c[2];                 //0x0054 to 0x005c
+    volatile usb_dwc_gotgctl_reg_t gotgctl_reg;             // 0x0000
+    volatile usb_dwc_gotgint_reg_t gotgint_reg;             // 0x0004
+    volatile usb_dwc_gahbcfg_reg_t gahbcfg_reg;             // 0x0008
+    volatile usb_dwc_gusbcfg_reg_t gusbcfg_reg;             // 0x000c
+    volatile usb_dwc_grstctl_reg_t grstctl_reg;             // 0x0010
+    volatile usb_dwc_gintsts_reg_t gintsts_reg;             // 0x0014
+    volatile usb_dwc_gintmsk_reg_t gintmsk_reg;             // 0x0018
+    volatile usb_dwc_grxstsr_reg_t grxstsr_reg;             // 0x001c
+    volatile usb_dwc_grxstsp_reg_t grxstsp_reg;             // 0x0020
+    volatile usb_dwc_grxfsiz_reg_t grxfsiz_reg;             // 0x0024
+    volatile usb_dwc_gnptxfsiz_reg_t gnptxfsiz_reg;         // 0x0028
+    volatile usb_dwc_gnptxsts_reg_t gnptxsts_reg;           // 0x002c
+    uint32_t reserved_0x0030_0x0040[4];                     // 0x0030 to 0x0040
+    volatile usb_dwc_gsnpsid_reg_t gsnpsid_reg;             // 0x0040
+    volatile usb_dwc_ghwcfg1_reg_t ghwcfg1_reg;             // 0x0044
+    volatile usb_dwc_ghwcfg2_reg_t ghwcfg2_reg;             // 0x0048
+    volatile usb_dwc_ghwcfg3_reg_t ghwcfg3_reg;             // 0x004c
+    volatile usb_dwc_ghwcfg4_reg_t ghwcfg4_reg;             // 0x0050
+    uint32_t reserved_0x0054_0x005c[2];                     // 0x0054 to 0x005c
 
     //FIFO Configurations
-    volatile usb_gdfifocfg_reg_t gdfifocfg_reg;         //0x005c
-    uint32_t reserved_0x0060_0x0100[40];                //0x0060 to 0x0100
-    volatile usb_hptxfsiz_reg_t hptxfsiz_reg;           //0x0100
-    volatile usb_dieptxfi_reg_t dieptxfi_regs[4];       //0x0104 to 0x0114
-    usb_dieptxfi_reg_t reserved_0x0114_0x0140[11];      //0x0114 to 0x0140
-    uint32_t reserved_0x140_0x400[176];                 //0x0140 to 0x0400
+    volatile usb_dwc_gdfifocfg_reg_t gdfifocfg_reg;         // 0x005c
+    uint32_t reserved_0x0060_0x0100[40];                    // 0x0060 to 0x0100
+    volatile usb_dwc_hptxfsiz_reg_t hptxfsiz_reg;           // 0x0100
+    volatile usb_dwc_dieptxfi_reg_t dieptxfi_regs[4];       // 0x0104 to 0x0114
+    usb_dwc_dieptxfi_reg_t reserved_0x0114_0x0140[11];      // 0x0114 to 0x0140
+    uint32_t reserved_0x140_0x400[176];                     // 0x0140 to 0x0400
 
     //Host Mode Registers
-    volatile usb_hcfg_reg_t hcfg_reg;                   //0x0400
-    volatile usb_hfir_reg_t hfir_reg;                   //0x0404
-    volatile usb_hfnum_reg_t hfnum_reg;                 //0x0408
-    uint32_t reserved_0x40c_0x410[1];                   //0x040c to 0x0410
-    volatile usb_hptxsts_reg_t hptxsts_reg;             //0x0410
-    volatile usb_haint_reg_t haint_reg;                 //0x0414
-    volatile usb_haintmsk_reg_t haintmsk_reg;           //0x0418
-    volatile usb_hflbaddr_reg_t hflbaddr_reg;           //0x041c
-    uint32_t reserved_0x420_0x440[8];                   //0x0420 to 0x0440
-    volatile usb_hprt_reg_t hprt_reg;                   //0x0440
-    uint32_t reserved_0x0444_0x0500[47];                //0x0444 to 0x0500
-    usb_host_chan_regs_t host_chans[8];                 //0x0500 to 0x0600
-    usb_host_chan_regs_t reserved_0x0600_0x0700[8];     //0x0600 to 0x0700
-    uint32_t reserved_0x0700_0x0800[64];                //0x0700 to 0x0800
-    volatile usb_dcfg_reg_t dcfg_reg;                   //0x0800
-    volatile usb_dctl_reg_t dctl_reg;                   //0x0804
-    volatile usb_dsts_reg_t dsts_reg;                   //0x0808
-    uint32_t reserved_0x080c_0x0810[1];                 //0x080c to 0x0810
+    volatile usb_dwc_hcfg_reg_t hcfg_reg;                   // 0x0400
+    volatile usb_dwc_hfir_reg_t hfir_reg;                   // 0x0404
+    volatile usb_dwc_hfnum_reg_t hfnum_reg;                 // 0x0408
+    uint32_t reserved_0x40c_0x410[1];                       // 0x040c to 0x0410
+    volatile usb_dwc_hptxsts_reg_t hptxsts_reg;             // 0x0410
+    volatile usb_dwc_haint_reg_t haint_reg;                 // 0x0414
+    volatile usb_dwc_haintmsk_reg_t haintmsk_reg;           // 0x0418
+    volatile usb_dwc_hflbaddr_reg_t hflbaddr_reg;           // 0x041c
+    uint32_t reserved_0x420_0x440[8];                       // 0x0420 to 0x0440
+    volatile usb_dwc_hprt_reg_t hprt_reg;                   // 0x0440
+    uint32_t reserved_0x0444_0x0500[47];                    // 0x0444 to 0x0500
+    usb_dwc_host_chan_regs_t host_chans[8];                 // 0x0500 to 0x0600
+    usb_dwc_host_chan_regs_t reserved_0x0600_0x0700[8];     // 0x0600 to 0x0700
+    uint32_t reserved_0x0700_0x0800[64];                    // 0x0700 to 0x0800
+    volatile usb_dwc_dcfg_reg_t dcfg_reg;                   // 0x0800
+    volatile usb_dwc_dctl_reg_t dctl_reg;                   // 0x0804
+    volatile usb_dwc_dsts_reg_t dsts_reg;                   // 0x0808
+    uint32_t reserved_0x080c_0x0810[1];                     // 0x080c to 0x0810
 
     //Device Mode Registers
-    volatile usb_diepmsk_reg_t diepmsk_reg;             //0x810
-    volatile usb_doepmsk_reg_t doepmsk_reg;             //0x0814
-    volatile usb_daint_reg_t daint_reg;                 //0x0818
-    volatile usb_daintmsk_reg_t daintmsk_reg;           //0x081c
-    uint32_t reserved_0x0820_0x0828[2];                 //0x0820 to 0x0828
-    volatile usb_dvbusdis_reg_t dvbusdis_reg;           //0x0828
-    volatile usb_dvbuspulse_reg_t dvbuspulse_reg;       //0x082c
-    volatile usb_dthrctl_reg_t dthrctl_reg;             //0x0830
-    volatile usb_diepempmsk_reg_t diepempmsk_reg;       //0x0834
-    uint32_t reserved_0x0838_0x0900[50];                //0x0838 to 0x0900
+    volatile usb_dwc_diepmsk_reg_t diepmsk_reg;             // 0x810
+    volatile usb_dwc_doepmsk_reg_t doepmsk_reg;             // 0x0814
+    volatile usb_dwc_daint_reg_t daint_reg;                 // 0x0818
+    volatile usb_dwc_daintmsk_reg_t daintmsk_reg;           // 0x081c
+    uint32_t reserved_0x0820_0x0828[2];                     // 0x0820 to 0x0828
+    volatile usb_dwc_dvbusdis_reg_t dvbusdis_reg;           // 0x0828
+    volatile usb_dwc_dvbuspulse_reg_t dvbuspulse_reg;       // 0x082c
+    volatile usb_dwc_dthrctl_reg_t dthrctl_reg;             // 0x0830
+    volatile usb_dwc_diepempmsk_reg_t diepempmsk_reg;       // 0x0834
+    uint32_t reserved_0x0838_0x0900[50];                    // 0x0838 to 0x0900
 
     //Deivce: IN EP0 reigsters
-    volatile usb_diepctl0_reg_t diepctl0_reg;           //0x0900
-    uint32_t reserved_0x0904_0x0908[1];                 //0x0904 to 0x0908
-    volatile usb_diepint0_reg_t diepint0_reg;           //0x0908
-    uint32_t reserved_0x090c_0x0910[1];                 //0x090c to 0x0910
-    volatile usb_dieptsiz0_reg_t dieptsiz0_reg;         //0x0910
-    volatile usb_diepdma0_reg_t diepdma0_reg;           //0x0914
-    volatile usb_dtxfsts0_reg_t dtxfsts0_reg;           //0x0918
-    volatile usb_diepdmab0_reg_t diepdmab0_reg;         //0x091c
+    volatile usb_dwc_diepctl0_reg_t diepctl0_reg;           // 0x0900
+    uint32_t reserved_0x0904_0x0908[1];                     // 0x0904 to 0x0908
+    volatile usb_dwc_diepint0_reg_t diepint0_reg;           // 0x0908
+    uint32_t reserved_0x090c_0x0910[1];                     // 0x090c to 0x0910
+    volatile usb_dwc_dieptsiz0_reg_t dieptsiz0_reg;         // 0x0910
+    volatile usb_dwc_diepdma0_reg_t diepdma0_reg;           // 0x0914
+    volatile usb_dwc_dtxfsts0_reg_t dtxfsts0_reg;           // 0x0918
+    volatile usb_dwc_diepdmab0_reg_t diepdmab0_reg;         // 0x091c
 
     //Deivce: IN EP registers
-    usb_in_ep_regs_t in_eps[6];                         //0x0920 to 0x09e0
-    usb_in_ep_regs_t reserved_0x09e0_0x0b00[9];         //0x09e0 to 0x0b00
+    usb_dwc_in_ep_regs_t in_eps[6];                         // 0x0920 to 0x09e0
+    usb_dwc_in_ep_regs_t reserved_0x09e0_0x0b00[9];         // 0x09e0 to 0x0b00
 
     //Device: OUT EP0 reigsters
-    volatile usb_doepctl0_reg_t doepctl0_reg;           //0x0b00
-    uint32_t reserved_0x0b04_0x0b08[1];                 //0x0b04 to 0x0b08
-    volatile usb_doepint0_reg_t doepint0_reg;           //0b0b08
-    uint32_t reserved_0x0b0c_0x0b10[1];                 //0x0b0c to 0x0b10
-    volatile usb_doeptsiz0_reg_t doeptsiz0_reg;         //0x0b10
-    volatile usb_doepdma0_reg_t doepdma0_reg;           //0x0b14
-    uint32_t reserved_0x0b18_0x0b1c[1];                 //0x0b18 to 0x0b1c
-    volatile usb_doepdmab0_reg_t doepdmab0_reg;         //0x0b1c
+    volatile usb_dwc_doepctl0_reg_t doepctl0_reg;           // 0x0b00
+    uint32_t reserved_0x0b04_0x0b08[1];                     // 0x0b04 to 0x0b08
+    volatile usb_dwc_doepint0_reg_t doepint0_reg;           // 0b0b08
+    uint32_t reserved_0x0b0c_0x0b10[1];                     // 0x0b0c to 0x0b10
+    volatile usb_dwc_doeptsiz0_reg_t doeptsiz0_reg;         // 0x0b10
+    volatile usb_dwc_doepdma0_reg_t doepdma0_reg;           // 0x0b14
+    uint32_t reserved_0x0b18_0x0b1c[1];                     // 0x0b18 to 0x0b1c
+    volatile usb_dwc_doepdmab0_reg_t doepdmab0_reg;         // 0x0b1c
 
     //Deivce: OUT EP registers
-    usb_out_ep_regs_t out_eps[6];                       //0xb1c
-    usb_out_ep_regs_t reserved_0x0be0_0x0d00[9];        //0x0be0 to 0x0d00
-    uint32_t reserved_0x0d00_0x0e00[64];                //0x0d00 to 0x0e00
-    volatile usb_pcgcctl_reg_t pcgcctl_reg;             //0x0e00
-    uint32_t reserved_0x0e04_0x0e08[1];                 //0x0d00 to 0x0e00
-} usbh_dev_t;
+    usb_dwc_out_ep_regs_t out_eps[6];                       // 0xb1c
+    usb_dwc_out_ep_regs_t reserved_0x0be0_0x0d00[9];        // 0x0be0 to 0x0d00
+    uint32_t reserved_0x0d00_0x0e00[64];                    // 0x0d00 to 0x0e00
+    volatile usb_dwc_pcgcctl_reg_t pcgcctl_reg;             // 0x0e00
+    uint32_t reserved_0x0e04_0x0e08[1];                     // 0x0d00 to 0x0e00
+} usb_dwc_dev_t;
 
 
-_Static_assert(sizeof(usbh_dev_t) == 0xe08, "USB new struct should be 0xe08 large");
+_Static_assert(sizeof(usb_dwc_dev_t) == 0xe08, "Invalid size of usb_dwc_dev_t structure");
 
-extern usbh_dev_t USBH;
+extern usb_dwc_dev_t USB_DWC;
 
 
 #ifdef __cplusplus
diff --git a/components/soc/esp32s3/ld/esp32s3.peripherals.ld b/components/soc/esp32s3/ld/esp32s3.peripherals.ld
index 2eb4198691..3d69f72f43 100644
--- a/components/soc/esp32s3/ld/esp32s3.peripherals.ld
+++ b/components/soc/esp32s3/ld/esp32s3.peripherals.ld
@@ -46,6 +46,6 @@ PROVIDE ( APB_SARADC = 0x60040000 );
 PROVIDE ( LCD_CAM    = 0x60041000 );
 PROVIDE ( USB_SERIAL_JTAG  = 0x60038000 );
 PROVIDE ( USB0     = 0x60080000 );
-PROVIDE ( USBH     = 0x60080000 );
+PROVIDE ( USB_DWC  = 0x60080000 );
 PROVIDE ( USB_WRAP = 0x60039000 );
 PROVIDE ( WORLD_CONTROLLER = 0x600D0000 );
diff --git a/components/usb/hcd_dwc.c b/components/usb/hcd_dwc.c
index 0cea6859cf..4af0e84fcd 100644
--- a/components/usb/hcd_dwc.c
+++ b/components/usb/hcd_dwc.c
@@ -52,7 +52,7 @@ typedef struct {
  *
  * RXFIFO
  * - Recommended: ((LPS/4) * 2) + 2
- * - Actual: Whatever leftover size: USBH_HAL_FIFO_TOTAL_USABLE_LINES(200) - 48 - 48 = 104
+ * - Actual: Whatever leftover size: USB_DWC_HAL_FIFO_TOTAL_USABLE_LINES(200) - 48 - 48 = 104
  * - Worst case can accommodate two packets of 204 bytes, or one packet of 408
  * NPTXFIFO
  * - Recommended: (LPS/4) * 2
@@ -63,7 +63,7 @@ typedef struct {
  * - Actual: Assume LPS is 64, and 3 packets: (64/4) * 3 = 48
  * - Worst case can accommodate three packets of 64 bytes or one packet of 192
  */
-const usbh_hal_fifo_config_t fifo_config_default = {
+const usb_dwc_hal_fifo_config_t fifo_config_default = {
     .rx_fifo_lines = 104,
     .nptx_fifo_lines = 48,
     .ptx_fifo_lines = 48,
@@ -80,7 +80,7 @@ const fifo_mps_limits_t mps_limits_default = {
  *
  * RXFIFO
  * - Recommended: ((LPS/4) * 2) + 2
- * - Actual: Whatever leftover size: USBH_HAL_FIFO_TOTAL_USABLE_LINES(200) - 32 - 16 = 152
+ * - Actual: Whatever leftover size: USB_DWC_HAL_FIFO_TOTAL_USABLE_LINES(200) - 32 - 16 = 152
  * - Worst case can accommodate two packets of 300 bytes or one packet of 600 bytes
  * NPTXFIFO
  * - Recommended: (LPS/4) * 2
@@ -91,7 +91,7 @@ const fifo_mps_limits_t mps_limits_default = {
  * - Actual: Assume LPS is 64, and 3 packets: (64/4) * 2 = 32
  * - Worst case can accommodate two packets of 64 bytes or one packet of 128
  */
-const usbh_hal_fifo_config_t fifo_config_bias_rx = {
+const usb_dwc_hal_fifo_config_t fifo_config_bias_rx = {
     .rx_fifo_lines = 152,
     .nptx_fifo_lines = 16,
     .ptx_fifo_lines = 32,
@@ -116,10 +116,10 @@ const fifo_mps_limits_t mps_limits_bias_rx = {
  * - Worst case can accommodate one packet of 64 bytes
  * PTXFIFO
  * - Recommended: (LPS/4) * 2
- * - Actual: Whatever leftover size: USBH_HAL_FIFO_TOTAL_USABLE_LINES(200) - 34 - 16 = 150
+ * - Actual: Whatever leftover size: USB_DWC_HAL_FIFO_TOTAL_USABLE_LINES(200) - 34 - 16 = 150
  * - Worst case can accommodate two packets of 300 bytes or one packet of 600 bytes
  */
-const usbh_hal_fifo_config_t fifo_config_bias_ptx = {
+const usb_dwc_hal_fifo_config_t fifo_config_bias_ptx = {
     .rx_fifo_lines = 34,
     .nptx_fifo_lines = 16,
     .ptx_fifo_lines = 150,
@@ -248,8 +248,8 @@ struct pipe_obj {
         uint32_t val;
     } multi_buffer_control;
     //HAL related
-    usbh_hal_chan_t *chan_obj;
-    usbh_hal_ep_char_t ep_char;
+    usb_dwc_hal_chan_t *chan_obj;
+    usb_dwc_hal_ep_char_t ep_char;
     //Port related
     port_t *port;                           //The port to which this pipe is routed through
     TAILQ_ENTRY(pipe_obj) tailq_entry;      //TailQ entry for port's list of pipes
@@ -278,7 +278,7 @@ struct pipe_obj {
  * @brief Object representing a port in the HCD layer
  */
 struct port_obj {
-    usbh_hal_context_t *hal;
+    usb_dwc_hal_context_t *hal;
     void *frame_list;
     //Pipes routed through this port
     TAILQ_HEAD(tailhead_pipes_idle, pipe_obj) pipes_idle_tailq;
@@ -304,7 +304,7 @@ struct port_obj {
     } flags;
     bool initialized;
     //FIFO biasing related
-    const usbh_hal_fifo_config_t *fifo_config;
+    const usb_dwc_hal_fifo_config_t *fifo_config;
     const fifo_mps_limits_t *fifo_mps_limits;
     //Port callback and context
     hcd_port_callback_t callback;
@@ -389,7 +389,7 @@ static void _buffer_exec(pipe_t *pipe);
 /**
  * @brief Check if a buffer as completed execution
  *
- * This should only be called after receiving a USBH_HAL_CHAN_EVENT_CPLT event to check if a buffer is actually
+ * This should only be called after receiving a USB_DWC_HAL_CHAN_EVENT_CPLT event to check if a buffer is actually
  * done.
  *
  * @param pipe Pipe object
@@ -489,7 +489,7 @@ static bool _buffer_flush_all(pipe_t *pipe, bool canceled);
  * @param chan_error The HAL channel error
  * @return hcd_pipe_event_t The corresponding pipe error event
  */
-static inline hcd_pipe_event_t pipe_decode_error_event(usbh_hal_chan_error_t chan_error);
+static inline hcd_pipe_event_t pipe_decode_error_event(usb_dwc_hal_chan_error_t chan_error);
 
 /**
  * @brief Halt a pipe
@@ -764,30 +764,30 @@ static bool _internal_pipe_event_notify(pipe_t *pipe, bool from_isr)
  * @param[out] yield Set to true if a yield is required as a result of handling the interrupt
  * @return hcd_port_event_t  Returns a port event, or HCD_PORT_EVENT_NONE if no port event occurred
  */
-static hcd_port_event_t _intr_hdlr_hprt(port_t *port, usbh_hal_port_event_t hal_port_event, bool *yield)
+static hcd_port_event_t _intr_hdlr_hprt(port_t *port, usb_dwc_hal_port_event_t hal_port_event, bool *yield)
 {
     hcd_port_event_t port_event = HCD_PORT_EVENT_NONE;
     switch (hal_port_event) {
-        case USBH_HAL_PORT_EVENT_CONN: {
+        case USB_DWC_HAL_PORT_EVENT_CONN: {
             //Don't update state immediately, we still need to debounce.
             port_event = HCD_PORT_EVENT_CONNECTION;
             break;
         }
-        case USBH_HAL_PORT_EVENT_DISCONN: {
+        case USB_DWC_HAL_PORT_EVENT_DISCONN: {
             port->state = HCD_PORT_STATE_RECOVERY;
             port_event = HCD_PORT_EVENT_DISCONNECTION;
             port->flags.conn_dev_ena = 0;
             break;
         }
-        case USBH_HAL_PORT_EVENT_ENABLED: {
-            usbh_hal_port_enable(port->hal);  //Initialize remaining host port registers
-            port->speed = (usbh_hal_port_get_conn_speed(port->hal) == USB_PRIV_SPEED_FULL) ? USB_SPEED_FULL : USB_SPEED_LOW;
+        case USB_DWC_HAL_PORT_EVENT_ENABLED: {
+            usb_dwc_hal_port_enable(port->hal);  //Initialize remaining host port registers
+            port->speed = (usb_dwc_hal_port_get_conn_speed(port->hal) == USB_PRIV_SPEED_FULL) ? USB_SPEED_FULL : USB_SPEED_LOW;
             port->state = HCD_PORT_STATE_ENABLED;
             port->flags.conn_dev_ena = 1;
             //This was triggered by a command, so no event needs to be propagated.
             break;
         }
-        case USBH_HAL_PORT_EVENT_DISABLED: {
+        case USB_DWC_HAL_PORT_EVENT_DISABLED: {
             port->flags.conn_dev_ena = 0;
             //Disabled could be due to a disable request or reset request, or due to a port error
             if (port->state != HCD_PORT_STATE_RESETTING) {  //Ignore the disable event if it's due to a reset request
@@ -804,11 +804,11 @@ static hcd_port_event_t _intr_hdlr_hprt(port_t *port, usbh_hal_port_event_t hal_
             }
             break;
         }
-        case USBH_HAL_PORT_EVENT_OVRCUR:
-        case USBH_HAL_PORT_EVENT_OVRCUR_CLR: {  //Could occur if a quick overcurrent then clear happens
+        case USB_DWC_HAL_PORT_EVENT_OVRCUR:
+        case USB_DWC_HAL_PORT_EVENT_OVRCUR_CLR: {  //Could occur if a quick overcurrent then clear happens
             if (port->state != HCD_PORT_STATE_NOT_POWERED) {
                 //We need to power OFF the port to protect it
-                usbh_hal_port_toggle_power(port->hal, false);
+                usb_dwc_hal_port_toggle_power(port->hal, false);
                 port->state = HCD_PORT_STATE_RECOVERY;
                 port_event = HCD_PORT_EVENT_OVERCURRENT;
             }
@@ -834,13 +834,13 @@ static hcd_port_event_t _intr_hdlr_hprt(port_t *port, usbh_hal_port_event_t hal_
  * @param[out] yield Set to true if a yield is required as a result of handling the interrupt
  * @return hcd_pipe_event_t The pipe event
  */
-static hcd_pipe_event_t _intr_hdlr_chan(pipe_t *pipe, usbh_hal_chan_t *chan_obj, bool *yield)
+static hcd_pipe_event_t _intr_hdlr_chan(pipe_t *pipe, usb_dwc_hal_chan_t *chan_obj, bool *yield)
 {
-    usbh_hal_chan_event_t chan_event = usbh_hal_chan_decode_intr(chan_obj);
+    usb_dwc_hal_chan_event_t chan_event = usb_dwc_hal_chan_decode_intr(chan_obj);
     hcd_pipe_event_t event = HCD_PIPE_EVENT_NONE;
 
     switch (chan_event) {
-        case USBH_HAL_CHAN_EVENT_CPLT: {
+        case USB_DWC_HAL_CHAN_EVENT_CPLT: {
             if (!_buffer_check_done(pipe)) {
                 _buffer_exec_cont(pipe);
                 break;
@@ -848,7 +848,7 @@ static hcd_pipe_event_t _intr_hdlr_chan(pipe_t *pipe, usbh_hal_chan_t *chan_obj,
             pipe->last_event = HCD_PIPE_EVENT_URB_DONE;
             event = pipe->last_event;
             //Mark the buffer as done
-            int stop_idx = usbh_hal_chan_get_qtd_idx(chan_obj);
+            int stop_idx = usb_dwc_hal_chan_get_qtd_idx(chan_obj);
             _buffer_done(pipe, stop_idx, pipe->last_event, false);
             //First check if there is another buffer we can execute. But we only want to execute if there's still a valid device
             if (_buffer_can_exec(pipe) && pipe->port->flags.conn_dev_ena) {
@@ -864,27 +864,27 @@ static hcd_pipe_event_t _intr_hdlr_chan(pipe_t *pipe, usbh_hal_chan_t *chan_obj,
             }
             break;
         }
-        case USBH_HAL_CHAN_EVENT_ERROR: {
+        case USB_DWC_HAL_CHAN_EVENT_ERROR: {
             //Get and store the pipe error event
-            usbh_hal_chan_error_t chan_error = usbh_hal_chan_get_error(chan_obj);
+            usb_dwc_hal_chan_error_t chan_error = usb_dwc_hal_chan_get_error(chan_obj);
             pipe->last_event = pipe_decode_error_event(chan_error);
             event = pipe->last_event;
             pipe->state = HCD_PIPE_STATE_HALTED;
             //Mark the buffer as done with an error
-            int stop_idx = usbh_hal_chan_get_qtd_idx(chan_obj);
+            int stop_idx = usb_dwc_hal_chan_get_qtd_idx(chan_obj);
             _buffer_done(pipe, stop_idx, pipe->last_event, false);
             //Parse the buffer
             _buffer_parse(pipe);
             break;
         }
-        case USBH_HAL_CHAN_EVENT_HALT_REQ: {
+        case USB_DWC_HAL_CHAN_EVENT_HALT_REQ: {
             assert(pipe->cs_flags.waiting_halt);
             //We've halted a transfer, so we need to trigger the pipe callback
             pipe->last_event = HCD_PIPE_EVENT_URB_DONE;
             event = pipe->last_event;
             //Halt request event is triggered when packet is successful completed. But just treat all halted transfers as errors
             pipe->state = HCD_PIPE_STATE_HALTED;
-            int stop_idx = usbh_hal_chan_get_qtd_idx(chan_obj);
+            int stop_idx = usb_dwc_hal_chan_get_qtd_idx(chan_obj);
             _buffer_done(pipe, stop_idx, HCD_PIPE_EVENT_NONE, true);
             //Parse the buffer
             _buffer_parse(pipe);
@@ -892,7 +892,7 @@ static hcd_pipe_event_t _intr_hdlr_chan(pipe_t *pipe, usbh_hal_chan_t *chan_obj,
             *yield |= _internal_pipe_event_notify(pipe, true);
             break;
         }
-        case USBH_HAL_CHAN_EVENT_NONE: {
+        case USB_DWC_HAL_CHAN_EVENT_NONE: {
             break;  //Nothing to do
         }
         default:
@@ -919,12 +919,12 @@ static void intr_hdlr_main(void *arg)
     bool yield = false;
 
     HCD_ENTER_CRITICAL_ISR();
-    usbh_hal_port_event_t hal_port_evt = usbh_hal_decode_intr(port->hal);
-    if (hal_port_evt == USBH_HAL_PORT_EVENT_CHAN) {
+    usb_dwc_hal_port_event_t hal_port_evt = usb_dwc_hal_decode_intr(port->hal);
+    if (hal_port_evt == USB_DWC_HAL_PORT_EVENT_CHAN) {
         //Channel event. Cycle through each pending channel
-        usbh_hal_chan_t *chan_obj = usbh_hal_get_chan_pending_intr(port->hal);
+        usb_dwc_hal_chan_t *chan_obj = usb_dwc_hal_get_chan_pending_intr(port->hal);
         while (chan_obj != NULL) {
-            pipe_t *pipe = (pipe_t *)usbh_hal_chan_get_context(chan_obj);
+            pipe_t *pipe = (pipe_t *)usb_dwc_hal_chan_get_context(chan_obj);
             hcd_pipe_event_t event = _intr_hdlr_chan(pipe, chan_obj, &yield);
             //Run callback if a pipe event has occurred and the pipe also has a callback
             if (event != HCD_PIPE_EVENT_NONE && pipe->callback != NULL) {
@@ -933,9 +933,9 @@ static void intr_hdlr_main(void *arg)
                 HCD_ENTER_CRITICAL_ISR();
             }
             //Check for more channels with pending interrupts. Returns NULL if there are no more
-            chan_obj = usbh_hal_get_chan_pending_intr(port->hal);
+            chan_obj = usb_dwc_hal_get_chan_pending_intr(port->hal);
         }
-    } else if (hal_port_evt != USBH_HAL_PORT_EVENT_NONE) {  //Port event
+    } else if (hal_port_evt != USB_DWC_HAL_PORT_EVENT_NONE) {  //Port event
         hcd_port_event_t port_event = _intr_hdlr_hprt(port, hal_port_evt, &yield);
         if (port_event != HCD_PORT_EVENT_NONE) {
             port->last_event = port_event;
@@ -959,8 +959,8 @@ static void intr_hdlr_main(void *arg)
 static port_t *port_obj_alloc(void)
 {
     port_t *port = calloc(1, sizeof(port_t));
-    usbh_hal_context_t *hal = malloc(sizeof(usbh_hal_context_t));
-    void *frame_list = heap_caps_aligned_calloc(USBH_HAL_FRAME_LIST_MEM_ALIGN, FRAME_LIST_LEN,sizeof(uint32_t), MALLOC_CAP_DMA);
+    usb_dwc_hal_context_t *hal = malloc(sizeof(usb_dwc_hal_context_t));
+    void *frame_list = heap_caps_aligned_calloc(USB_DWC_HAL_FRAME_LIST_MEM_ALIGN, FRAME_LIST_LEN,sizeof(uint32_t), MALLOC_CAP_DMA);
     SemaphoreHandle_t port_mux = xSemaphoreCreateMutex();
     if (port == NULL || hal == NULL || frame_list == NULL || port_mux == NULL) {
         free(port);
@@ -1081,7 +1081,7 @@ static bool _port_persist_all_pipes(port_t *port)
     }
     TAILQ_FOREACH(pipe, &port->pipes_idle_tailq, tailq_entry) {
         pipe->cs_flags.reset_lock = 1;
-        usbh_hal_chan_free(port->hal, pipe->chan_obj);
+        usb_dwc_hal_chan_free(port->hal, pipe->chan_obj);
     }
     return true;
 }
@@ -1092,8 +1092,8 @@ static void _port_recover_all_pipes(port_t *port)
     TAILQ_FOREACH(pipe, &port->pipes_idle_tailq, tailq_entry) {
         pipe->cs_flags.persist = 0;
         pipe->cs_flags.reset_lock = 0;
-        usbh_hal_chan_alloc(port->hal, pipe->chan_obj, (void *)pipe);
-        usbh_hal_chan_set_ep_char(port->hal, pipe->chan_obj, &pipe->ep_char);
+        usb_dwc_hal_chan_alloc(port->hal, pipe->chan_obj, (void *)pipe);
+        usb_dwc_hal_chan_set_ep_char(port->hal, pipe->chan_obj, &pipe->ep_char);
     }
 }
 
@@ -1126,14 +1126,14 @@ static bool _port_debounce(port_t *port)
     vTaskDelay(pdMS_TO_TICKS(DEBOUNCE_DELAY_MS));
     HCD_ENTER_CRITICAL();
     //Check the post-debounce state of the bus (i.e., whether it's actually connected/disconnected)
-    bool is_connected = usbh_hal_port_check_if_connected(port->hal);
+    bool is_connected = usb_dwc_hal_port_check_if_connected(port->hal);
     if (is_connected) {
         port->state = HCD_PORT_STATE_DISABLED;
     } else {
         port->state = HCD_PORT_STATE_DISCONNECTED;
     }
     //Disable debounce lock
-    usbh_hal_disable_debounce_lock(port->hal);
+    usb_dwc_hal_disable_debounce_lock(port->hal);
     return is_connected;
 }
 
@@ -1145,8 +1145,8 @@ static esp_err_t _port_cmd_power_on(port_t *port)
     //Port can only be powered on if it's currently unpowered
     if (port->state == HCD_PORT_STATE_NOT_POWERED) {
         port->state = HCD_PORT_STATE_DISCONNECTED;
-        usbh_hal_port_init(port->hal);
-        usbh_hal_port_toggle_power(port->hal, true);
+        usb_dwc_hal_port_init(port->hal);
+        usb_dwc_hal_port_toggle_power(port->hal, true);
         ret = ESP_OK;
     } else {
         ret = ESP_ERR_INVALID_STATE;
@@ -1160,8 +1160,8 @@ static esp_err_t _port_cmd_power_off(port_t *port)
     //Port can only be unpowered if already powered
     if (port->state != HCD_PORT_STATE_NOT_POWERED) {
         port->state = HCD_PORT_STATE_NOT_POWERED;
-        usbh_hal_port_deinit(port->hal);
-        usbh_hal_port_toggle_power(port->hal, false);
+        usb_dwc_hal_port_deinit(port->hal);
+        usb_dwc_hal_port_toggle_power(port->hal, false);
         //If a device is currently connected, this should trigger a disconnect event
         ret = ESP_OK;
     } else {
@@ -1187,7 +1187,7 @@ static esp_err_t _port_cmd_reset(port_t *port)
     //All pipes (if any_) are guaranteed to be persistent at this point. Proceed to resetting the bus
     port->state = HCD_PORT_STATE_RESETTING;
     //Put and hold the bus in the reset state. If the port was previously enabled, a disabled event will occur after this
-    usbh_hal_port_toggle_reset(port->hal, true);
+    usb_dwc_hal_port_toggle_reset(port->hal, true);
     HCD_EXIT_CRITICAL();
     vTaskDelay(pdMS_TO_TICKS(RESET_HOLD_MS));
     HCD_ENTER_CRITICAL();
@@ -1197,7 +1197,7 @@ static esp_err_t _port_cmd_reset(port_t *port)
         goto bailout;
     }
     //Return the bus to the idle state and hold it for the required reset recovery time. Port enabled event should occur
-    usbh_hal_port_toggle_reset(port->hal, false);
+    usb_dwc_hal_port_toggle_reset(port->hal, false);
     HCD_EXIT_CRITICAL();
     vTaskDelay(pdMS_TO_TICKS(RESET_RECOVERY_MS));
     HCD_ENTER_CRITICAL();
@@ -1207,10 +1207,10 @@ static esp_err_t _port_cmd_reset(port_t *port)
         goto bailout;
     }
     //Set FIFO sizes based on the selected biasing
-    usbh_hal_set_fifo_size(port->hal, port->fifo_config);
+    usb_dwc_hal_set_fifo_size(port->hal, port->fifo_config);
     //We start periodic scheduling only after a RESET command since SOFs only start after a reset
-    usbh_hal_port_set_frame_list(port->hal, port->frame_list, FRAME_LIST_LEN);
-    usbh_hal_port_periodic_enable(port->hal);
+    usb_dwc_hal_port_set_frame_list(port->hal, port->frame_list, FRAME_LIST_LEN);
+    usb_dwc_hal_port_periodic_enable(port->hal);
     ret = ESP_OK;
 bailout:
     if (is_runtime_reset) {
@@ -1229,7 +1229,7 @@ static esp_err_t _port_cmd_bus_suspend(port_t *port)
         goto exit;
     }
     //All pipes are guaranteed halted at this point. Proceed to suspend the port
-    usbh_hal_port_suspend(port->hal);
+    usb_dwc_hal_port_suspend(port->hal);
     port->state = HCD_PORT_STATE_SUSPENDED;
     ret = ESP_OK;
 exit:
@@ -1245,13 +1245,13 @@ static esp_err_t _port_cmd_bus_resume(port_t *port)
         goto exit;
     }
     //Put and hold the bus in the K state.
-    usbh_hal_port_toggle_resume(port->hal, true);
+    usb_dwc_hal_port_toggle_resume(port->hal, true);
     port->state = HCD_PORT_STATE_RESUMING;
     HCD_EXIT_CRITICAL();
     vTaskDelay(pdMS_TO_TICKS(RESUME_HOLD_MS));
     HCD_ENTER_CRITICAL();
     //Return and hold the bus to the J state (as port of the LS EOP)
-    usbh_hal_port_toggle_resume(port->hal, false);
+    usb_dwc_hal_port_toggle_resume(port->hal, false);
     if (port->state != HCD_PORT_STATE_RESUMING || !port->flags.conn_dev_ena) {
         //Port state unexpectedly changed
         ret = ESP_ERR_INVALID_RESPONSE;
@@ -1285,7 +1285,7 @@ static esp_err_t _port_cmd_disable(port_t *port)
     }
     //All pipes are guaranteed to be halted or freed at this point. Proceed to disable the port
     port->flags.disable_requested = 1;
-    usbh_hal_port_disable(port->hal);
+    usb_dwc_hal_port_disable(port->hal);
     _internal_port_event_wait(port);
     if (port->state != HCD_PORT_STATE_DISABLED) {
         //Port state unexpectedly changed
@@ -1305,7 +1305,7 @@ esp_err_t hcd_port_init(int port_number, const hcd_port_config_t *port_config, h
     HCD_CHECK(port_number <= NUM_PORTS, ESP_ERR_NOT_FOUND);
 
     //Get a pointer to the correct FIFO bias constant values
-    const usbh_hal_fifo_config_t *fifo_config;
+    const usb_dwc_hal_fifo_config_t *fifo_config;
     const fifo_mps_limits_t *mps_limits;
     switch (port_config->fifo_bias) {
         case HCD_PORT_FIFO_BIAS_BALANCED:
@@ -1340,7 +1340,7 @@ esp_err_t hcd_port_init(int port_number, const hcd_port_config_t *port_config, h
     port_obj->callback = port_config->callback;
     port_obj->callback_arg = port_config->callback_arg;
     port_obj->context = port_config->context;
-    usbh_hal_init(port_obj->hal);
+    usb_dwc_hal_init(port_obj->hal);
     port_obj->initialized = true;
     //Clear the frame list. We set the frame list register and enable periodic scheduling after a successful reset
     memset(port_obj->frame_list, 0, FRAME_LIST_LEN * sizeof(uint32_t));
@@ -1364,7 +1364,7 @@ esp_err_t hcd_port_deinit(hcd_port_handle_t port_hdl)
                         ESP_ERR_INVALID_STATE);
     port->initialized = false;
     esp_intr_disable(s_hcd_obj->isr_hdl);
-    usbh_hal_deinit(port->hal);
+    usb_dwc_hal_deinit(port->hal);
     HCD_EXIT_CRITICAL();
 
     return ESP_OK;
@@ -1428,7 +1428,7 @@ esp_err_t hcd_port_get_speed(hcd_port_handle_t port_hdl, usb_speed_t *speed)
     HCD_ENTER_CRITICAL();
     //Device speed is only valid if there is device connected to the port that has been reset
     HCD_CHECK_FROM_CRIT(port->flags.conn_dev_ena, ESP_ERR_INVALID_STATE);
-    usb_priv_speed_t hal_speed = usbh_hal_port_get_conn_speed(port->hal);
+    usb_priv_speed_t hal_speed = usb_dwc_hal_port_get_conn_speed(port->hal);
     if (hal_speed == USB_PRIV_SPEED_FULL) {
         *speed = USB_SPEED_FULL;
     } else {
@@ -1483,12 +1483,12 @@ esp_err_t hcd_port_recover(hcd_port_handle_t port_hdl)
                         ESP_ERR_INVALID_STATE);
     //We are about to do a soft reset on the peripheral. Disable the peripheral throughout
     esp_intr_disable(s_hcd_obj->isr_hdl);
-    usbh_hal_core_soft_reset(port->hal);
+    usb_dwc_hal_core_soft_reset(port->hal);
     port->state = HCD_PORT_STATE_NOT_POWERED;
     port->last_event = HCD_PORT_EVENT_NONE;
     port->flags.val = 0;
     //Soft reset wipes all registers so we need to reinitialize the HAL
-    usbh_hal_init(port->hal);
+    usb_dwc_hal_init(port->hal);
     //Clear the frame list. We set the frame list register and enable periodic scheduling after a successful reset
     memset(port->frame_list, 0, FRAME_LIST_LEN * sizeof(uint32_t));
     esp_intr_enable(s_hcd_obj->isr_hdl);
@@ -1510,7 +1510,7 @@ esp_err_t hcd_port_set_fifo_bias(hcd_port_handle_t port_hdl, hcd_port_fifo_bias_
 {
     esp_err_t ret;
     //Get a pointer to the correct FIFO bias constant values
-    const usbh_hal_fifo_config_t *fifo_config;
+    const usb_dwc_hal_fifo_config_t *fifo_config;
     const fifo_mps_limits_t *mps_limits;
     switch (bias) {
         case HCD_PORT_FIFO_BIAS_BALANCED:
@@ -1537,7 +1537,7 @@ esp_err_t hcd_port_set_fifo_bias(hcd_port_handle_t port_hdl, hcd_port_fifo_bias_
     HCD_ENTER_CRITICAL();
     //Check that port is in the correct state to update FIFO sizes
     if (port->initialized && !port->flags.event_pending && port->num_pipes_idle == 0 && port->num_pipes_queued == 0) {
-        usbh_hal_set_fifo_size(port->hal, fifo_config);
+        usb_dwc_hal_set_fifo_size(port->hal, fifo_config);
         port->fifo_config = fifo_config;
         port->fifo_mps_limits = mps_limits;
         ret = ESP_OK;
@@ -1553,20 +1553,20 @@ esp_err_t hcd_port_set_fifo_bias(hcd_port_handle_t port_hdl, hcd_port_fifo_bias_
 
 // ----------------------- Private -------------------------
 
-static inline hcd_pipe_event_t pipe_decode_error_event(usbh_hal_chan_error_t chan_error)
+static inline hcd_pipe_event_t pipe_decode_error_event(usb_dwc_hal_chan_error_t chan_error)
 {
     hcd_pipe_event_t event = HCD_PIPE_EVENT_NONE;
     switch (chan_error) {
-        case USBH_HAL_CHAN_ERROR_XCS_XACT:
+        case USB_DWC_HAL_CHAN_ERROR_XCS_XACT:
             event = HCD_PIPE_EVENT_ERROR_XFER;
             break;
-        case USBH_HAL_CHAN_ERROR_BNA:
+        case USB_DWC_HAL_CHAN_ERROR_BNA:
             event = HCD_PIPE_EVENT_ERROR_URB_NOT_AVAIL;
             break;
-        case USBH_HAL_CHAN_ERROR_PKT_BBL:
+        case USB_DWC_HAL_CHAN_ERROR_PKT_BBL:
             event = HCD_PIPE_EVENT_ERROR_OVERFLOW;
             break;
-        case USBH_HAL_CHAN_ERROR_STALL:
+        case USB_DWC_HAL_CHAN_ERROR_STALL:
             event = HCD_PIPE_EVENT_ERROR_STALL;
             break;
     }
@@ -1591,7 +1591,7 @@ static dma_buffer_block_t *buffer_block_alloc(usb_transfer_type_t type)
         break;
     }
     dma_buffer_block_t *buffer = calloc(1, sizeof(dma_buffer_block_t));
-    void *xfer_desc_list = heap_caps_aligned_calloc(USBH_HAL_DMA_MEM_ALIGN, desc_list_len, sizeof(usbh_ll_dma_qtd_t), MALLOC_CAP_DMA);
+    void *xfer_desc_list = heap_caps_aligned_calloc(USB_DWC_HAL_DMA_MEM_ALIGN, desc_list_len, sizeof(usb_dwc_ll_dma_qtd_t), MALLOC_CAP_DMA);
     if (buffer == NULL || xfer_desc_list == NULL) {
         free(buffer);
         heap_caps_free(xfer_desc_list);
@@ -1649,7 +1649,7 @@ static bool pipe_alloc_check_args(const hcd_pipe_config_t *pipe_config, usb_spee
     return (pipe_config->ep_desc->wMaxPacketSize <= limit);
 }
 
-static void pipe_set_ep_char(const hcd_pipe_config_t *pipe_config, usb_transfer_type_t type, bool is_default_pipe, int pipe_idx, usb_speed_t port_speed, usbh_hal_ep_char_t *ep_char)
+static void pipe_set_ep_char(const hcd_pipe_config_t *pipe_config, usb_transfer_type_t type, bool is_default_pipe, int pipe_idx, usb_speed_t port_speed, usb_dwc_hal_ep_char_t *ep_char)
 {
     //Initialize EP characteristics
     usb_priv_xfer_type_t hal_xfer_type;
@@ -1722,7 +1722,7 @@ static esp_err_t _pipe_cmd_halt(pipe_t *pipe)
     }
     //If the pipe's port is invalid, we just mark the pipe as halted without needing to halt the underlying channel
     if (pipe->port->flags.conn_dev_ena //Skip halting the underlying channel if the port is invalid
-        && !usbh_hal_chan_request_halt(pipe->chan_obj)) {   //Check if the channel is already halted
+        && !usb_dwc_hal_chan_request_halt(pipe->chan_obj)) {   //Check if the channel is already halted
             //Channel is not halted, we need to request and wait for a haltWe need to wait for channel to be halted.
             pipe->cs_flags.waiting_halt = 1;
             _internal_pipe_event_wait(pipe);
@@ -1730,7 +1730,7 @@ static esp_err_t _pipe_cmd_halt(pipe_t *pipe)
             assert(pipe->state == HCD_PIPE_STATE_HALTED);
     } else {
         //We are already halted, just need to update the state
-        usbh_hal_chan_mark_halted(pipe->chan_obj);
+        usb_dwc_hal_chan_mark_halted(pipe->chan_obj);
         pipe->state = HCD_PIPE_STATE_HALTED;
     }
     ret = ESP_OK;
@@ -1842,7 +1842,7 @@ esp_err_t hcd_pipe_alloc(hcd_port_handle_t port_hdl, const hcd_pipe_config_t *pi
     esp_err_t ret;
     //Allocate the pipe resources
     pipe_t *pipe = calloc(1, sizeof(pipe_t));
-    usbh_hal_chan_t *chan_obj = calloc(1, sizeof(usbh_hal_chan_t));
+    usb_dwc_hal_chan_t *chan_obj = calloc(1, sizeof(usb_dwc_hal_chan_t));
     dma_buffer_block_t *buffers[NUM_BUFFERS] = {0};
     if (pipe == NULL|| chan_obj == NULL) {
         ret = ESP_ERR_NO_MEM;
@@ -1865,9 +1865,9 @@ esp_err_t hcd_pipe_alloc(hcd_port_handle_t port_hdl, const hcd_pipe_config_t *pi
     pipe->multi_buffer_control.buffer_num_to_fill = NUM_BUFFERS;
     pipe->port = port;
     pipe->chan_obj = chan_obj;
-    usbh_hal_ep_char_t ep_char;
+    usb_dwc_hal_ep_char_t ep_char;
     pipe_set_ep_char(pipe_config, type, is_default, pipe_idx, port_speed, &ep_char);
-    memcpy(&pipe->ep_char, &ep_char, sizeof(usbh_hal_ep_char_t));
+    memcpy(&pipe->ep_char, &ep_char, sizeof(usb_dwc_hal_ep_char_t));
     pipe->state = HCD_PIPE_STATE_ACTIVE;
     pipe->callback = pipe_config->callback;
     pipe->callback_arg = pipe_config->callback_arg;
@@ -1880,13 +1880,13 @@ esp_err_t hcd_pipe_alloc(hcd_port_handle_t port_hdl, const hcd_pipe_config_t *pi
         ret = ESP_ERR_INVALID_STATE;
         goto err;
     }
-    bool chan_allocated = usbh_hal_chan_alloc(port->hal, pipe->chan_obj, (void *) pipe);
+    bool chan_allocated = usb_dwc_hal_chan_alloc(port->hal, pipe->chan_obj, (void *) pipe);
     if (!chan_allocated) {
         HCD_EXIT_CRITICAL();
         ret = ESP_ERR_NOT_SUPPORTED;
         goto err;
     }
-    usbh_hal_chan_set_ep_char(port->hal, pipe->chan_obj, &pipe->ep_char);
+    usb_dwc_hal_chan_set_ep_char(port->hal, pipe->chan_obj, &pipe->ep_char);
     //Add the pipe to the list of idle pipes in the port object
     TAILQ_INSERT_TAIL(&port->pipes_idle_tailq, pipe, tailq_entry);
     port->num_pipes_idle++;
@@ -1916,7 +1916,7 @@ esp_err_t hcd_pipe_free(hcd_pipe_handle_t pipe_hdl)
     //Remove pipe from the list of idle pipes (it must be in the idle list because it should have no queued URBs)
     TAILQ_REMOVE(&pipe->port->pipes_idle_tailq, pipe, tailq_entry);
     pipe->port->num_pipes_idle--;
-    usbh_hal_chan_free(pipe->port->hal, pipe->chan_obj);
+    usb_dwc_hal_chan_free(pipe->port->hal, pipe->chan_obj);
     HCD_EXIT_CRITICAL();
 
     //Free pipe resources
@@ -1939,7 +1939,7 @@ esp_err_t hcd_pipe_update_mps(hcd_pipe_handle_t pipe_hdl, int mps)
                         ESP_ERR_INVALID_STATE);
     pipe->ep_char.mps = mps;
     //Update the underlying channel's registers
-    usbh_hal_chan_set_ep_char(pipe->port->hal, pipe->chan_obj, &pipe->ep_char);
+    usb_dwc_hal_chan_set_ep_char(pipe->port->hal, pipe->chan_obj, &pipe->ep_char);
     HCD_EXIT_CRITICAL();
     return ESP_OK;
 }
@@ -1955,7 +1955,7 @@ esp_err_t hcd_pipe_update_dev_addr(hcd_pipe_handle_t pipe_hdl, uint8_t dev_addr)
                         ESP_ERR_INVALID_STATE);
     pipe->ep_char.dev_addr = dev_addr;
     //Update the underlying channel's registers
-    usbh_hal_chan_set_ep_char(pipe->port->hal, pipe->chan_obj, &pipe->ep_char);
+    usb_dwc_hal_chan_set_ep_char(pipe->port->hal, pipe->chan_obj, &pipe->ep_char);
     HCD_EXIT_CRITICAL();
     return ESP_OK;
 }
@@ -2060,20 +2060,20 @@ static inline void _buffer_fill_ctrl(dma_buffer_block_t *buffer, usb_transfer_t
     bool data_stg_in = (setup_pkt->bmRequestType & USB_BM_REQUEST_TYPE_DIR_IN);
     bool data_stg_skip = (setup_pkt->wLength == 0);
     //Fill setup stage
-    usbh_hal_xfer_desc_fill(buffer->xfer_desc_list, 0, transfer->data_buffer, sizeof(usb_setup_packet_t),
-                            USBH_HAL_XFER_DESC_FLAG_SETUP | USBH_HAL_XFER_DESC_FLAG_HOC);
+    usb_dwc_hal_xfer_desc_fill(buffer->xfer_desc_list, 0, transfer->data_buffer, sizeof(usb_setup_packet_t),
+                            USB_DWC_HAL_XFER_DESC_FLAG_SETUP | USB_DWC_HAL_XFER_DESC_FLAG_HOC);
     //Fill data stage
     if (data_stg_skip) {
         //Not data stage. Fill with an empty descriptor
-        usbh_hal_xfer_desc_clear(buffer->xfer_desc_list, 1);
+        usb_dwc_hal_xfer_desc_clear(buffer->xfer_desc_list, 1);
     } else {
         //Fill data stage. Note that we still fill with transfer->num_bytes instead of setup_pkt->wLength as it's possible to require more bytes than wLength
-        usbh_hal_xfer_desc_fill(buffer->xfer_desc_list, 1, transfer->data_buffer + sizeof(usb_setup_packet_t), transfer->num_bytes - sizeof(usb_setup_packet_t),
-                                ((data_stg_in) ? USBH_HAL_XFER_DESC_FLAG_IN : 0) | USBH_HAL_XFER_DESC_FLAG_HOC);
+        usb_dwc_hal_xfer_desc_fill(buffer->xfer_desc_list, 1, transfer->data_buffer + sizeof(usb_setup_packet_t), transfer->num_bytes - sizeof(usb_setup_packet_t),
+                                ((data_stg_in) ? USB_DWC_HAL_XFER_DESC_FLAG_IN : 0) | USB_DWC_HAL_XFER_DESC_FLAG_HOC);
     }
     //Fill status stage (i.e., a zero length packet). If data stage is skipped, the status stage is always IN.
-    usbh_hal_xfer_desc_fill(buffer->xfer_desc_list, 2, NULL, 0,
-                            ((data_stg_in && !data_stg_skip) ? 0 : USBH_HAL_XFER_DESC_FLAG_IN) | USBH_HAL_XFER_DESC_FLAG_HOC);
+    usb_dwc_hal_xfer_desc_fill(buffer->xfer_desc_list, 2, NULL, 0,
+                            ((data_stg_in && !data_stg_skip) ? 0 : USB_DWC_HAL_XFER_DESC_FLAG_IN) | USB_DWC_HAL_XFER_DESC_FLAG_HOC);
     //Update buffer flags
     buffer->flags.ctrl.data_stg_in = data_stg_in;
     buffer->flags.ctrl.data_stg_skip = data_stg_skip;
@@ -2086,16 +2086,16 @@ static inline void _buffer_fill_bulk(dma_buffer_block_t *buffer, usb_transfer_t
     //Minor optimization: Do the mod operation last
     bool zero_len_packet = !is_in && (transfer->flags & USB_TRANSFER_FLAG_ZERO_PACK) && (transfer->num_bytes % mps == 0);
     if (is_in) {
-        usbh_hal_xfer_desc_fill(buffer->xfer_desc_list, 0, transfer->data_buffer, transfer->num_bytes,
-                                USBH_HAL_XFER_DESC_FLAG_IN | USBH_HAL_XFER_DESC_FLAG_HOC);
+        usb_dwc_hal_xfer_desc_fill(buffer->xfer_desc_list, 0, transfer->data_buffer, transfer->num_bytes,
+                                USB_DWC_HAL_XFER_DESC_FLAG_IN | USB_DWC_HAL_XFER_DESC_FLAG_HOC);
     } else { //OUT
         if (zero_len_packet) {
             //Adding a zero length packet, so two descriptors are used.
-            usbh_hal_xfer_desc_fill(buffer->xfer_desc_list, 0, transfer->data_buffer, transfer->num_bytes, 0);
-            usbh_hal_xfer_desc_fill(buffer->xfer_desc_list, 1, NULL, 0, USBH_HAL_XFER_DESC_FLAG_HOC);
+            usb_dwc_hal_xfer_desc_fill(buffer->xfer_desc_list, 0, transfer->data_buffer, transfer->num_bytes, 0);
+            usb_dwc_hal_xfer_desc_fill(buffer->xfer_desc_list, 1, NULL, 0, USB_DWC_HAL_XFER_DESC_FLAG_HOC);
         } else {
             //Zero length packet not required. One descriptor is enough
-            usbh_hal_xfer_desc_fill(buffer->xfer_desc_list, 0, transfer->data_buffer, transfer->num_bytes, USBH_HAL_XFER_DESC_FLAG_HOC);
+            usb_dwc_hal_xfer_desc_fill(buffer->xfer_desc_list, 0, transfer->data_buffer, transfer->num_bytes, USB_DWC_HAL_XFER_DESC_FLAG_HOC);
         }
     }
     //Update buffer flags
@@ -2119,24 +2119,24 @@ static inline void _buffer_fill_intr(dma_buffer_block_t *buffer, usb_transfer_t
     }
     assert((zero_len_packet) ? num_qtds + 1 : num_qtds <= XFER_LIST_LEN_INTR); //Check that the number of QTDs doesn't exceed the QTD list's length
 
-    uint32_t xfer_desc_flags = (is_in) ? USBH_HAL_XFER_DESC_FLAG_IN : 0;
+    uint32_t xfer_desc_flags = (is_in) ? USB_DWC_HAL_XFER_DESC_FLAG_IN : 0;
     int bytes_filled = 0;
     //Fill all but last QTD
     for (int i = 0; i < num_qtds - 1; i++) {
-        usbh_hal_xfer_desc_fill(buffer->xfer_desc_list, i, &transfer->data_buffer[bytes_filled], mps, xfer_desc_flags);
+        usb_dwc_hal_xfer_desc_fill(buffer->xfer_desc_list, i, &transfer->data_buffer[bytes_filled], mps, xfer_desc_flags);
         bytes_filled += mps;
     }
     //Fill last QTD and zero length packet
     if (zero_len_packet) {
         //Fill in last data packet without HOC flag
-        usbh_hal_xfer_desc_fill(buffer->xfer_desc_list, num_qtds - 1, &transfer->data_buffer[bytes_filled], transfer->num_bytes - bytes_filled,
+        usb_dwc_hal_xfer_desc_fill(buffer->xfer_desc_list, num_qtds - 1, &transfer->data_buffer[bytes_filled], transfer->num_bytes - bytes_filled,
                                 xfer_desc_flags);
         //HOC flag goes to zero length packet instead
-        usbh_hal_xfer_desc_fill(buffer->xfer_desc_list, num_qtds, NULL, 0, USBH_HAL_XFER_DESC_FLAG_HOC);
+        usb_dwc_hal_xfer_desc_fill(buffer->xfer_desc_list, num_qtds, NULL, 0, USB_DWC_HAL_XFER_DESC_FLAG_HOC);
     } else {
         //Zero length packet not required. Fill in last QTD with HOC flag
-        usbh_hal_xfer_desc_fill(buffer->xfer_desc_list, num_qtds - 1, &transfer->data_buffer[bytes_filled], transfer->num_bytes - bytes_filled,
-                                xfer_desc_flags | USBH_HAL_XFER_DESC_FLAG_HOC);
+        usb_dwc_hal_xfer_desc_fill(buffer->xfer_desc_list, num_qtds - 1, &transfer->data_buffer[bytes_filled], transfer->num_bytes - bytes_filled,
+                                xfer_desc_flags | USB_DWC_HAL_XFER_DESC_FLAG_HOC);
     }
 
     //Update buffer members and flags
@@ -2154,19 +2154,19 @@ static inline void _buffer_fill_isoc(dma_buffer_block_t *buffer, usb_transfer_t
     //For each packet, fill in a descriptor and a interval-1 blank descriptor after it
     for (int pkt_idx = 0; pkt_idx < transfer->num_isoc_packets; pkt_idx++) {
         int xfer_len = transfer->isoc_packet_desc[pkt_idx].num_bytes;
-        uint32_t flags = (is_in) ? USBH_HAL_XFER_DESC_FLAG_IN : 0;
+        uint32_t flags = (is_in) ? USB_DWC_HAL_XFER_DESC_FLAG_IN : 0;
         if (pkt_idx == transfer->num_isoc_packets - 1) {
             //Last packet, set the the HOC flag
-            flags |= USBH_HAL_XFER_DESC_FLAG_HOC;
+            flags |= USB_DWC_HAL_XFER_DESC_FLAG_HOC;
         }
-        usbh_hal_xfer_desc_fill(buffer->xfer_desc_list, desc_idx, &transfer->data_buffer[bytes_filled], xfer_len, flags);
+        usb_dwc_hal_xfer_desc_fill(buffer->xfer_desc_list, desc_idx, &transfer->data_buffer[bytes_filled], xfer_len, flags);
         bytes_filled += xfer_len;
         if (++desc_idx >= XFER_LIST_LEN_ISOC) {
             desc_idx = 0;
         }
         //Clear descriptors for unscheduled frames
         for (int i = 0; i < interval - 1; i++) {
-            usbh_hal_xfer_desc_clear(buffer->xfer_desc_list, desc_idx);
+            usb_dwc_hal_xfer_desc_clear(buffer->xfer_desc_list, desc_idx);
             if (++desc_idx >= XFER_LIST_LEN_ISOC) {
                 desc_idx = 0;
             }
@@ -2204,7 +2204,7 @@ static void _buffer_fill(pipe_t *pipe)
             uint32_t start_idx;
             if (pipe->multi_buffer_control.buffer_num_to_exec == 0) {
                 //There are no more previously filled buffers to execute. We need to calculate a new start index based on HFNUM and the pipe's schedule
-                uint32_t cur_frame_num = usbh_hal_port_get_cur_frame_num(pipe->port->hal);
+                uint32_t cur_frame_num = usb_dwc_hal_port_get_cur_frame_num(pipe->port->hal);
                 uint32_t cur_mod_idx_no_offset = (cur_frame_num - pipe->ep_char.periodic.phase_offset_frames) & (XFER_LIST_LEN_ISOC - 1);    //Get the modulated index (i.e., the Nth desc in the descriptor list)
                 //This is the non-offset modulated QTD index of the last scheduled interval
                 uint32_t last_interval_mod_idx_no_offset = (cur_mod_idx_no_offset / pipe->ep_char.periodic.interval) * pipe->ep_char.periodic.interval; //Floor divide and the multiply again
@@ -2260,8 +2260,8 @@ static void _buffer_exec(pipe_t *pipe)
             start_idx = 0;
             desc_list_len = XFER_LIST_LEN_CTRL;
             //Set the channel's direction to OUT and PID to 0 respectively for the the setup stage
-            usbh_hal_chan_set_dir(pipe->chan_obj, false);   //Setup stage is always OUT
-            usbh_hal_chan_set_pid(pipe->chan_obj, 0);   //Setup stage always has a PID of DATA0
+            usb_dwc_hal_chan_set_dir(pipe->chan_obj, false);   //Setup stage is always OUT
+            usb_dwc_hal_chan_set_pid(pipe->chan_obj, 0);   //Setup stage always has a PID of DATA0
             break;
         }
         case USB_PRIV_XFER_TYPE_ISOCHRONOUS: {
@@ -2289,7 +2289,7 @@ static void _buffer_exec(pipe_t *pipe)
     //Update buffer and multi buffer flags
     buffer_to_exec->status_flags.executing = 1;
     pipe->multi_buffer_control.buffer_is_executing = 1;
-    usbh_hal_chan_activate(pipe->chan_obj, buffer_to_exec->xfer_desc_list, desc_list_len, start_idx);
+    usb_dwc_hal_chan_activate(pipe->chan_obj, buffer_to_exec->xfer_desc_list, desc_list_len, start_idx);
 }
 
 static void _buffer_exec_cont(pipe_t *pipe)
@@ -2318,9 +2318,9 @@ static void _buffer_exec_cont(pipe_t *pipe)
         buffer_inflight->flags.ctrl.cur_stg = 2;
     }
     //Continue the control transfer
-    usbh_hal_chan_set_dir(pipe->chan_obj, next_dir_is_in);
-    usbh_hal_chan_set_pid(pipe->chan_obj, next_pid);
-    usbh_hal_chan_activate(pipe->chan_obj, buffer_inflight->xfer_desc_list, XFER_LIST_LEN_CTRL, buffer_inflight->flags.ctrl.cur_stg);
+    usb_dwc_hal_chan_set_dir(pipe->chan_obj, next_dir_is_in);
+    usb_dwc_hal_chan_set_pid(pipe->chan_obj, next_pid);
+    usb_dwc_hal_chan_activate(pipe->chan_obj, buffer_inflight->xfer_desc_list, XFER_LIST_LEN_CTRL, buffer_inflight->flags.ctrl.cur_stg);
 }
 
 static inline void _buffer_parse_ctrl(dma_buffer_block_t *buffer)
@@ -2334,15 +2334,15 @@ static inline void _buffer_parse_ctrl(dma_buffer_block_t *buffer)
         //Parse the data stage for the remaining length
         int rem_len;
         int desc_status;
-        usbh_hal_xfer_desc_parse(buffer->xfer_desc_list, 1, &rem_len, &desc_status);
-        assert(desc_status == USBH_HAL_XFER_DESC_STS_SUCCESS);
+        usb_dwc_hal_xfer_desc_parse(buffer->xfer_desc_list, 1, &rem_len, &desc_status);
+        assert(desc_status == USB_DWC_HAL_XFER_DESC_STS_SUCCESS);
         assert(rem_len <= (transfer->num_bytes - sizeof(usb_setup_packet_t)));
         transfer->actual_num_bytes = transfer->num_bytes - rem_len;
     }
     //Update URB status
     transfer->status = USB_TRANSFER_STATUS_COMPLETED;
     //Clear the descriptor list
-    memset(buffer->xfer_desc_list, 0, XFER_LIST_LEN_CTRL * sizeof(usbh_ll_dma_qtd_t));
+    memset(buffer->xfer_desc_list, 0, XFER_LIST_LEN_CTRL * sizeof(usb_dwc_ll_dma_qtd_t));
 }
 
 static inline void _buffer_parse_bulk(dma_buffer_block_t *buffer)
@@ -2351,14 +2351,14 @@ static inline void _buffer_parse_bulk(dma_buffer_block_t *buffer)
     //Update URB's actual number of bytes
     int rem_len;
     int desc_status;
-    usbh_hal_xfer_desc_parse(buffer->xfer_desc_list, 0, &rem_len, &desc_status);
-    assert(desc_status == USBH_HAL_XFER_DESC_STS_SUCCESS);
+    usb_dwc_hal_xfer_desc_parse(buffer->xfer_desc_list, 0, &rem_len, &desc_status);
+    assert(desc_status == USB_DWC_HAL_XFER_DESC_STS_SUCCESS);
     assert(rem_len <= transfer->num_bytes);
     transfer->actual_num_bytes = transfer->num_bytes - rem_len;
     //Update URB's status
     transfer->status = USB_TRANSFER_STATUS_COMPLETED;
     //Clear the descriptor list
-    memset(buffer->xfer_desc_list, 0, XFER_LIST_LEN_BULK * sizeof(usbh_ll_dma_qtd_t));
+    memset(buffer->xfer_desc_list, 0, XFER_LIST_LEN_BULK * sizeof(usb_dwc_ll_dma_qtd_t));
 }
 
 static inline void _buffer_parse_intr(dma_buffer_block_t *buffer, bool is_in, int mps)
@@ -2371,12 +2371,12 @@ static inline void _buffer_parse_intr(dma_buffer_block_t *buffer, bool is_in, in
             int rem_len;
             int desc_status;
             for (int i = 0; i < intr_stop_idx - 1; i++) {    //Check all packets before the short
-                usbh_hal_xfer_desc_parse(buffer->xfer_desc_list, i, &rem_len, &desc_status);
-                assert(rem_len == 0 && desc_status == USBH_HAL_XFER_DESC_STS_SUCCESS);
+                usb_dwc_hal_xfer_desc_parse(buffer->xfer_desc_list, i, &rem_len, &desc_status);
+                assert(rem_len == 0 && desc_status == USB_DWC_HAL_XFER_DESC_STS_SUCCESS);
             }
             //Check the short packet
-            usbh_hal_xfer_desc_parse(buffer->xfer_desc_list, intr_stop_idx - 1, &rem_len, &desc_status);
-            assert(rem_len > 0 && desc_status == USBH_HAL_XFER_DESC_STS_SUCCESS);
+            usb_dwc_hal_xfer_desc_parse(buffer->xfer_desc_list, intr_stop_idx - 1, &rem_len, &desc_status);
+            assert(rem_len > 0 && desc_status == USB_DWC_HAL_XFER_DESC_STS_SUCCESS);
             //Update actual bytes
             transfer->actual_num_bytes = (mps * intr_stop_idx - 2) + (mps - rem_len);
         } else {
@@ -2384,14 +2384,14 @@ static inline void _buffer_parse_intr(dma_buffer_block_t *buffer, bool is_in, in
             for (int i = 0; i < buffer->flags.intr.num_qtds - 1; i++) {
                 int rem_len;
                 int desc_status;
-                usbh_hal_xfer_desc_parse(buffer->xfer_desc_list, i, &rem_len, &desc_status);
-                assert(rem_len == 0 && desc_status == USBH_HAL_XFER_DESC_STS_SUCCESS);
+                usb_dwc_hal_xfer_desc_parse(buffer->xfer_desc_list, i, &rem_len, &desc_status);
+                assert(rem_len == 0 && desc_status == USB_DWC_HAL_XFER_DESC_STS_SUCCESS);
             }
             //Check the last packet
             int last_packet_rem_len;
             int last_packet_desc_status;
-            usbh_hal_xfer_desc_parse(buffer->xfer_desc_list, buffer->flags.intr.num_qtds - 1, &last_packet_rem_len, &last_packet_desc_status);
-            assert(last_packet_desc_status == USBH_HAL_XFER_DESC_STS_SUCCESS);
+            usb_dwc_hal_xfer_desc_parse(buffer->xfer_desc_list, buffer->flags.intr.num_qtds - 1, &last_packet_rem_len, &last_packet_desc_status);
+            assert(last_packet_desc_status == USB_DWC_HAL_XFER_DESC_STS_SUCCESS);
             //All packets except last MUST be MPS. So just deduct the remaining length of the last packet to get actual number of bytes
             transfer->actual_num_bytes = transfer->num_bytes - last_packet_rem_len;
         }
@@ -2400,15 +2400,15 @@ static inline void _buffer_parse_intr(dma_buffer_block_t *buffer, bool is_in, in
         for (int i = 0 ; i < buffer->flags.intr.num_qtds; i++) {
             int rem_len;
             int desc_status;
-            usbh_hal_xfer_desc_parse(buffer->xfer_desc_list, i, &rem_len, &desc_status);
-            assert(rem_len == 0 && desc_status == USBH_HAL_XFER_DESC_STS_SUCCESS);
+            usb_dwc_hal_xfer_desc_parse(buffer->xfer_desc_list, i, &rem_len, &desc_status);
+            assert(rem_len == 0 && desc_status == USB_DWC_HAL_XFER_DESC_STS_SUCCESS);
         }
         transfer->actual_num_bytes = transfer->num_bytes;
     }
     //Update URB's status
     transfer->status = USB_TRANSFER_STATUS_COMPLETED;
     //Clear the descriptor list
-    memset(buffer->xfer_desc_list, 0, XFER_LIST_LEN_INTR * sizeof(usbh_ll_dma_qtd_t));
+    memset(buffer->xfer_desc_list, 0, XFER_LIST_LEN_INTR * sizeof(usb_dwc_ll_dma_qtd_t));
 }
 
 static inline void _buffer_parse_isoc(dma_buffer_block_t *buffer, bool is_in)
@@ -2420,15 +2420,15 @@ static inline void _buffer_parse_isoc(dma_buffer_block_t *buffer, bool is_in)
         //Clear the filled descriptor
         int rem_len;
         int desc_status;
-        usbh_hal_xfer_desc_parse(buffer->xfer_desc_list, desc_idx, &rem_len, &desc_status);
-        usbh_hal_xfer_desc_clear(buffer->xfer_desc_list, desc_idx);
+        usb_dwc_hal_xfer_desc_parse(buffer->xfer_desc_list, desc_idx, &rem_len, &desc_status);
+        usb_dwc_hal_xfer_desc_clear(buffer->xfer_desc_list, desc_idx);
         assert(rem_len == 0 || is_in);
-        assert(desc_status == USBH_HAL_XFER_DESC_STS_SUCCESS || USBH_HAL_XFER_DESC_STS_NOT_EXECUTED);
+        assert(desc_status == USB_DWC_HAL_XFER_DESC_STS_SUCCESS || USB_DWC_HAL_XFER_DESC_STS_NOT_EXECUTED);
         assert(rem_len <= transfer->isoc_packet_desc[pkt_idx].num_bytes);    //Check for DMA errata
         //Update ISO packet actual length and status
         transfer->isoc_packet_desc[pkt_idx].actual_num_bytes = transfer->isoc_packet_desc[pkt_idx].num_bytes - rem_len;
         total_actual_num_bytes += transfer->isoc_packet_desc[pkt_idx].actual_num_bytes;
-        transfer->isoc_packet_desc[pkt_idx].status = (desc_status == USBH_HAL_XFER_DESC_STS_NOT_EXECUTED) ? USB_TRANSFER_STATUS_SKIPPED : USB_TRANSFER_STATUS_COMPLETED;
+        transfer->isoc_packet_desc[pkt_idx].status = (desc_status == USB_DWC_HAL_XFER_DESC_STS_NOT_EXECUTED) ? USB_TRANSFER_STATUS_SKIPPED : USB_TRANSFER_STATUS_COMPLETED;
         //A descriptor is also allocated for unscheduled frames. We need to skip over them
         desc_idx += buffer->flags.isoc.interval;
         if (desc_idx >= XFER_LIST_LEN_INTR) {

From 0c97fbd5ba5497d72ba13dae641446c81ccf1e94 Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Tue, 26 Jul 2022 22:07:58 +0800
Subject: [PATCH 456/665] riscv: Remove redundant riscv_interrupts.h header

This commit removes the riscv_interrupts.h header is it has become redundant. The previously
exposed API has been handled as follows:

- "riscv_interrupt_enable()" and "riscv_interrupt_disable()" have been removed. These functions
  were declarations only and never had any implementation.
- "riscv_global_interrupts_enable()" and "riscv_global_interrupts_disable()" renamed to
  "rv_utils_intr_global_enable()" and "rv_utils_intr_global_disable()" respectively and now
  placed in rv_utils.h
---
 components/README.md                          |  2 +-
 .../port/soc/esp32c2/system_internal.c        |  5 +--
 .../port/soc/esp32c3/system_internal.c        |  5 +--
 .../port/soc/esp32h2/system_internal.c        |  5 +--
 .../esp_system/test/test_reset_reason.c       |  6 +--
 components/esp_wifi/esp32c2/esp_adapter.c     |  1 -
 components/esp_wifi/esp32c3/esp_adapter.c     |  1 -
 .../FreeRTOS-Kernel-SMP/portable/riscv/port.c |  4 +-
 .../FreeRTOS-Kernel/portable/riscv/port.c     |  4 +-
 .../riscv/include/riscv/riscv_interrupts.h    | 45 -------------------
 components/riscv/include/riscv/rv_utils.h     | 14 +++++-
 components/riscv/interrupt.c                  | 10 -----
 tools/ci/check_copyright_ignore.txt           |  1 -
 13 files changed, 26 insertions(+), 77 deletions(-)
 delete mode 100644 components/riscv/include/riscv/riscv_interrupts.h

diff --git a/components/README.md b/components/README.md
index 6178c853c9..40b96b5a8a 100644
--- a/components/README.md
+++ b/components/README.md
@@ -43,7 +43,7 @@ This can also contain files provided by the architecture vendor.
 Example:
 
 - `xt_set_exception_handler`
-- `riscv_global_interrupts_enable`
+- `rv_utils_intr_enable`
 - `ERI_PERFMON_MAX`
 
 #### `esp_common`
diff --git a/components/esp_system/port/soc/esp32c2/system_internal.c b/components/esp_system/port/soc/esp32c2/system_internal.c
index 551b4a672f..f14e225df4 100644
--- a/components/esp_system/port/soc/esp32c2/system_internal.c
+++ b/components/esp_system/port/soc/esp32c2/system_internal.c
@@ -11,8 +11,7 @@
 #include "esp_attr.h"
 #include "esp_efuse.h"
 #include "esp_log.h"
-#include "riscv/riscv_interrupts.h"
-#include "riscv/interrupt.h"
+#include "riscv/rv_utils.h"
 #include "esp_rom_uart.h"
 #include "soc/gpio_reg.h"
 #include "soc/rtc_cntl_reg.h"
@@ -35,7 +34,7 @@
 void IRAM_ATTR esp_restart_noos(void)
 {
     // Disable interrupts
-    riscv_global_interrupts_disable();
+    rv_utils_intr_global_disable();
     // Enable RTC watchdog for 1 second
     wdt_hal_context_t rtc_wdt_ctx;
     wdt_hal_init(&rtc_wdt_ctx, WDT_RWDT, 0, false);
diff --git a/components/esp_system/port/soc/esp32c3/system_internal.c b/components/esp_system/port/soc/esp32c3/system_internal.c
index 950538da0f..f5ca5ddda0 100644
--- a/components/esp_system/port/soc/esp32c3/system_internal.c
+++ b/components/esp_system/port/soc/esp32c3/system_internal.c
@@ -11,8 +11,7 @@
 #include "esp_attr.h"
 #include "esp_efuse.h"
 #include "esp_log.h"
-#include "riscv/riscv_interrupts.h"
-#include "riscv/interrupt.h"
+#include "riscv/rv_utils.h"
 #include "esp_rom_uart.h"
 #include "soc/gpio_reg.h"
 #include "soc/rtc_cntl_reg.h"
@@ -36,7 +35,7 @@
 void IRAM_ATTR esp_restart_noos(void)
 {
     // Disable interrupts
-    riscv_global_interrupts_disable();
+    rv_utils_intr_global_disable();
     // Enable RTC watchdog for 1 second
     wdt_hal_context_t rtc_wdt_ctx;
     wdt_hal_init(&rtc_wdt_ctx, WDT_RWDT, 0, false);
diff --git a/components/esp_system/port/soc/esp32h2/system_internal.c b/components/esp_system/port/soc/esp32h2/system_internal.c
index f335416a35..a7dd7548f3 100644
--- a/components/esp_system/port/soc/esp32h2/system_internal.c
+++ b/components/esp_system/port/soc/esp32h2/system_internal.c
@@ -11,8 +11,7 @@
 #include "esp_attr.h"
 #include "esp_efuse.h"
 #include "esp_log.h"
-#include "riscv/riscv_interrupts.h"
-#include "riscv/interrupt.h"
+#include "riscv/rv_utils.h"
 #include "esp_rom_uart.h"
 #include "soc/gpio_reg.h"
 #include "soc/rtc_cntl_reg.h"
@@ -35,7 +34,7 @@
 void IRAM_ATTR esp_restart_noos(void)
 {
     // Disable interrupts
-    riscv_global_interrupts_disable();
+    rv_utils_intr_global_disable();
     // Enable RTC watchdog for 1 second
     wdt_hal_context_t rtc_wdt_ctx;
     wdt_hal_init(&rtc_wdt_ctx, WDT_RWDT, 0, false);
diff --git a/components/esp_system/test/test_reset_reason.c b/components/esp_system/test/test_reset_reason.c
index 6afc9b6f78..60b1c343a4 100644
--- a/components/esp_system/test/test_reset_reason.c
+++ b/components/esp_system/test/test_reset_reason.c
@@ -2,11 +2,11 @@
 #include "esp_system.h"
 #include "esp_task_wdt.h"
 #include "esp_attr.h"
+#include "esp_sleep.h"
 #include "soc/rtc.h"
 #include "hal/wdt_hal.h"
-#include "esp_sleep.h"
 #if CONFIG_IDF_TARGET_ARCH_RISCV
-#include "riscv/riscv_interrupts.h"
+#include "riscv/rv_utils.h"
 #endif
 
 #define RTC_BSS_ATTR __attribute__((section(".rtc.bss")))
@@ -199,7 +199,7 @@ static void do_int_wdt_hw(void)
 {
     setup_values();
 #if CONFIG_IDF_TARGET_ARCH_RISCV
-    riscv_global_interrupts_disable();
+    rv_utils_intr_global_disable();
 #else
     XTOS_SET_INTLEVEL(XCHAL_NMILEVEL);
 #endif
diff --git a/components/esp_wifi/esp32c2/esp_adapter.c b/components/esp_wifi/esp32c2/esp_adapter.c
index 2b7827683a..96b32a1f7d 100644
--- a/components/esp_wifi/esp32c2/esp_adapter.c
+++ b/components/esp_wifi/esp32c2/esp_adapter.c
@@ -18,7 +18,6 @@
 #include "freertos/event_groups.h"
 #include "freertos/portmacro.h"
 #include "riscv/interrupt.h"
-#include "riscv/riscv_interrupts.h"
 #include "esp_types.h"
 #include "esp_random.h"
 #include "esp_mac.h"
diff --git a/components/esp_wifi/esp32c3/esp_adapter.c b/components/esp_wifi/esp32c3/esp_adapter.c
index 65f594dc00..c5d1d7c5ab 100644
--- a/components/esp_wifi/esp32c3/esp_adapter.c
+++ b/components/esp_wifi/esp32c3/esp_adapter.c
@@ -18,7 +18,6 @@
 #include "freertos/event_groups.h"
 #include "freertos/portmacro.h"
 #include "riscv/interrupt.h"
-#include "riscv/riscv_interrupts.h"
 #include "esp_types.h"
 #include "esp_random.h"
 #include "esp_mac.h"
diff --git a/components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/port.c b/components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/port.c
index 4ef74de440..9dcb30587c 100644
--- a/components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/port.c
+++ b/components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/port.c
@@ -12,7 +12,7 @@
 #include "hal/systimer_hal.h"
 #include "hal/systimer_ll.h"
 #include "riscv/rvruntime-frames.h"
-#include "riscv/riscv_interrupts.h"
+#include "riscv/rv_utils.h"
 #include "riscv/interrupt.h"
 #include "esp_private/crosscore_int.h"
 #include "esp_private/esp_int_wdt.h"
@@ -417,7 +417,7 @@ BaseType_t xPortStartScheduler(void)
     vPortSetupTimer();
 
     esprv_intc_int_set_threshold(1); /* set global INTC masking level */
-    riscv_global_interrupts_enable();
+    rv_utils_intr_global_enable();
 
     vPortYield();
 
diff --git a/components/freertos/FreeRTOS-Kernel/portable/riscv/port.c b/components/freertos/FreeRTOS-Kernel/portable/riscv/port.c
index c493ded1f2..51c9d9ef49 100644
--- a/components/freertos/FreeRTOS-Kernel/portable/riscv/port.c
+++ b/components/freertos/FreeRTOS-Kernel/portable/riscv/port.c
@@ -44,7 +44,7 @@
 #include "hal/systimer_hal.h"
 #include "hal/systimer_ll.h"
 #include "riscv/rvruntime-frames.h"
-#include "riscv/riscv_interrupts.h"
+#include "riscv/rv_utils.h"
 #include "riscv/interrupt.h"
 #include "esp_private/crosscore_int.h"
 #include "esp_attr.h"
@@ -99,7 +99,7 @@ BaseType_t xPortStartScheduler(void)
     vPortSetupTimer();
 
     esprv_intc_int_set_threshold(1); /* set global INTC masking level */
-    riscv_global_interrupts_enable();
+    rv_utils_intr_global_enable();
 
     vPortYield();
 
diff --git a/components/riscv/include/riscv/riscv_interrupts.h b/components/riscv/include/riscv/riscv_interrupts.h
deleted file mode 100644
index b3d225d58c..0000000000
--- a/components/riscv/include/riscv/riscv_interrupts.h
+++ /dev/null
@@ -1,45 +0,0 @@
-// Copyright 2015-2020 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
-
-#pragma once
-
-#ifdef __cplusplus
-extern "C" {
-#endif
-
-/**
- * Enable CPU interrupt
- * @param rv_int_num  CPU interrupt number
- */
-void riscv_interrupt_enable(int rv_int_num);
-
-/**
- * Disable CPU interrupt
- * @param rv_int_num  CPU interrupt number
- */
-void riscv_interrupt_disable(int rv_int_num);
-
-/**
- * Globally enable CPU interrupts
- */
-void riscv_global_interrupts_enable(void);
-
-/**
- * Globally disable CPU interrupts
- */
-void riscv_global_interrupts_disable(void);
-
-#ifdef __cplusplus
-}
-#endif
diff --git a/components/riscv/include/riscv/rv_utils.h b/components/riscv/include/riscv/rv_utils.h
index d0f9e5dc97..335ed00b41 100644
--- a/components/riscv/include/riscv/rv_utils.h
+++ b/components/riscv/include/riscv/rv_utils.h
@@ -83,7 +83,7 @@ FORCE_INLINE_ATTR void rv_utils_set_mtvec(uint32_t mtvec_val)
 
 FORCE_INLINE_ATTR void rv_utils_intr_enable(uint32_t intr_mask)
 {
-    //Disable all interrupts to make updating of the interrupt mask atomic.
+    // Disable all interrupts to make updating of the interrupt mask atomic.
     unsigned old_mstatus = RV_CLEAR_CSR(mstatus, MSTATUS_MIE);
     esprv_intc_int_enable(intr_mask);
     RV_SET_CSR(mstatus, old_mstatus & MSTATUS_MIE);
@@ -91,7 +91,7 @@ FORCE_INLINE_ATTR void rv_utils_intr_enable(uint32_t intr_mask)
 
 FORCE_INLINE_ATTR void rv_utils_intr_disable(uint32_t intr_mask)
 {
-    //Disable all interrupts to make updating of the interrupt mask atomic.
+    // Disable all interrupts to make updating of the interrupt mask atomic.
     unsigned old_mstatus = RV_CLEAR_CSR(mstatus, MSTATUS_MIE);
     esprv_intc_int_disable(intr_mask);
     RV_SET_CSR(mstatus, old_mstatus & MSTATUS_MIE);
@@ -107,6 +107,16 @@ FORCE_INLINE_ATTR void rv_utils_intr_edge_ack(int intr_num)
     REG_SET_BIT(INTERRUPT_CORE0_CPU_INT_CLEAR_REG, intr_num);
 }
 
+FORCE_INLINE_ATTR void rv_utils_intr_global_enable(void)
+{
+    RV_SET_CSR(mstatus, MSTATUS_MIE);
+}
+
+FORCE_INLINE_ATTR void rv_utils_intr_global_disable(void)
+{
+    RV_CLEAR_CSR(mstatus, MSTATUS_MIE);
+}
+
 /* -------------------------------------------------- Memory Ports -----------------------------------------------------
  *
  * ------------------------------------------------------------------------------------------------------------------ */
diff --git a/components/riscv/interrupt.c b/components/riscv/interrupt.c
index 24b4d5d033..5984d0d374 100644
--- a/components/riscv/interrupt.c
+++ b/components/riscv/interrupt.c
@@ -67,16 +67,6 @@ void intr_matrix_route(int intr_src, int intr_num)
     REG_WRITE(DR_REG_INTERRUPT_BASE + 4 * intr_src, intr_num);
 }
 
-void riscv_global_interrupts_enable(void)
-{
-    RV_SET_CSR(mstatus, MSTATUS_MIE);
-}
-
-void riscv_global_interrupts_disable(void)
-{
-    RV_CLEAR_CSR(mstatus, MSTATUS_MIE);
-}
-
 uint32_t esprv_intc_get_interrupt_unmask(void)
 {
     return REG_READ(INTERRUPT_CORE0_CPU_INT_ENABLE_REG);
diff --git a/tools/ci/check_copyright_ignore.txt b/tools/ci/check_copyright_ignore.txt
index fedd5c9045..1a83f09b8f 100644
--- a/tools/ci/check_copyright_ignore.txt
+++ b/tools/ci/check_copyright_ignore.txt
@@ -923,7 +923,6 @@ components/pthread/test/test_pthread_local_storage.c
 components/riscv/include/riscv/csr.h
 components/riscv/include/riscv/encoding.h
 components/riscv/include/riscv/instruction_decode.h
-components/riscv/include/riscv/riscv_interrupts.h
 components/riscv/include/riscv/rvruntime-frames.h
 components/riscv/instruction_decode.c
 components/sdmmc/sdmmc_common.c

From abf0bc13e6622be3e14207793b830b0c43819e33 Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Wed, 27 Jul 2022 16:54:24 +0800
Subject: [PATCH 457/665] riscv: Fix esprv_intc_int_set_threshold() naming

This commit fixes the function declaration naming from esprv_intc_set_threshold()
to esprv_intc_int_set_threshold(), thus allowing the underlying ROM funciton to be
exposed via the header.
---
 components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/port.c | 1 -
 components/freertos/FreeRTOS-Kernel/portable/riscv/port.c     | 1 -
 components/riscv/include/riscv/interrupt.h                    | 2 +-
 3 files changed, 1 insertion(+), 3 deletions(-)

diff --git a/components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/port.c b/components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/port.c
index 9dcb30587c..0f045a05c9 100644
--- a/components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/port.c
+++ b/components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/port.c
@@ -406,7 +406,6 @@ void vPortYieldFromISR( void )
 
 // ----------------- Scheduler Start/End -------------------
 
-extern void esprv_intc_int_set_threshold(int); // FIXME, this function is in ROM only
 BaseType_t xPortStartScheduler(void)
 {
     uxInterruptNesting = 0;
diff --git a/components/freertos/FreeRTOS-Kernel/portable/riscv/port.c b/components/freertos/FreeRTOS-Kernel/portable/riscv/port.c
index 51c9d9ef49..f001259166 100644
--- a/components/freertos/FreeRTOS-Kernel/portable/riscv/port.c
+++ b/components/freertos/FreeRTOS-Kernel/portable/riscv/port.c
@@ -88,7 +88,6 @@ StackType_t *xIsrStackTop = &xIsrStack[0] + (configISR_STACK_SIZE & (~((portPOIN
 
 // ----------------- Scheduler Start/End -------------------
 
-extern void esprv_intc_int_set_threshold(int); // FIXME, this function is in ROM only
 BaseType_t xPortStartScheduler(void)
 {
     uxInterruptNesting = 0;
diff --git a/components/riscv/include/riscv/interrupt.h b/components/riscv/include/riscv/interrupt.h
index e98115410d..c3b88084b9 100644
--- a/components/riscv/include/riscv/interrupt.h
+++ b/components/riscv/include/riscv/interrupt.h
@@ -115,7 +115,7 @@ int esprv_intc_int_get_priority(int rv_int_num);
  *
  * @param priority_threshold  Interrupt priority threshold, 0 to 7
  */
-void esprv_intc_set_threshold(int priority_threshold);
+void esprv_intc_int_set_threshold(int priority_threshold);
 
 /**
  * @brief Get interrupt unmask

From 8598610ccdeb4e4d4c5b594e854448ba6b8a93d0 Mon Sep 17 00:00:00 2001
From: chenjianhua <chenjianhua@espressif.com>
Date: Wed, 17 Aug 2022 16:58:54 +0800
Subject: [PATCH 458/665] bluedroid: fix ble rpa generate and update by host

---
 .../host/bluedroid/stack/btm/btm_ble_addr.c   | 20 +------
 .../bt/host/bluedroid/stack/btm/btm_ble_gap.c | 53 +++++++++++++++++++
 .../bluedroid/stack/btm/include/btm_ble_int.h |  1 +
 3 files changed, 56 insertions(+), 18 deletions(-)

diff --git a/components/bt/host/bluedroid/stack/btm/btm_ble_addr.c b/components/bt/host/bluedroid/stack/btm/btm_ble_addr.c
index 52e79692ee..036377c4a5 100644
--- a/components/bt/host/bluedroid/stack/btm/btm_ble_addr.c
+++ b/components/bt/host/bluedroid/stack/btm/btm_ble_addr.c
@@ -56,8 +56,9 @@ static void btm_gen_resolve_paddr_cmpl(tSMP_ENC *p)
         p_cb->private_addr[5] = p->param_buf[0];
         p_cb->private_addr[4] = p->param_buf[1];
         p_cb->private_addr[3] = p->param_buf[2];
+
         /* set it to controller */
-        btsnd_hcic_ble_set_random_addr(p_cb->private_addr);
+        btm_ble_set_random_addr(p_cb->private_addr);
 
         p_cb->exist_addr_bit |= BTM_BLE_GAP_ADDR_BIT_RESOLVABLE;
         memcpy(p_cb->resolvale_addr, p_cb->private_addr, BD_ADDR_LEN);
@@ -66,23 +67,6 @@ static void btm_gen_resolve_paddr_cmpl(tSMP_ENC *p)
             p_cb->set_local_privacy_cback = NULL;
         }
 
-        if (btm_cb.ble_ctr_cb.inq_var.adv_mode == BTM_BLE_ADV_ENABLE){
-            BTM_TRACE_DEBUG("Advertise with new resolvable private address, now.");
-            /**
-             * Restart advertising, using new resolvable private address
-             */
-            btm_ble_stop_adv();
-            btm_ble_start_adv();
-        }
-        if (btm_cb.ble_ctr_cb.inq_var.state == BTM_BLE_SCANNING){
-            BTM_TRACE_DEBUG("Scan with new resolvable private address, now.");
-            /**
-             * Restart scaning, using new resolvable private address
-             */
-            btm_ble_stop_scan();
-            btm_ble_start_scan();
-        }
-
         /* start a periodical timer to refresh random addr */
         btu_stop_timer_oneshot(&p_cb->raddr_timer_ent);
 #if (BTM_BLE_CONFORMANCE_TESTING == TRUE)
diff --git a/components/bt/host/bluedroid/stack/btm/btm_ble_gap.c b/components/bt/host/bluedroid/stack/btm/btm_ble_gap.c
index ab7c1a5e28..329ecd3e60 100644
--- a/components/bt/host/bluedroid/stack/btm/btm_ble_gap.c
+++ b/components/bt/host/bluedroid/stack/btm/btm_ble_gap.c
@@ -4119,6 +4119,59 @@ tBTM_STATUS btm_ble_stop_adv(void)
     return rt;
 }
 
+tBTM_STATUS btm_ble_set_random_addr(BD_ADDR random_bda)
+{
+    tBTM_STATUS rt = BTM_SUCCESS;
+
+    osi_mutex_lock(&adv_enable_lock, OSI_MUTEX_MAX_TIMEOUT);
+    osi_mutex_lock(&scan_enable_lock, OSI_MUTEX_MAX_TIMEOUT);
+
+    if (btm_cb.ble_ctr_cb.inq_var.adv_mode == BTM_BLE_ADV_ENABLE) {
+        if (btsnd_hcic_ble_set_adv_enable (BTM_BLE_ADV_DISABLE)) {
+            osi_sem_take(&adv_enable_sem, OSI_SEM_MAX_TIMEOUT);
+            rt = adv_enable_status;
+        } else {
+            rt = BTM_BAD_VALUE_RET;
+        }
+    }
+
+    if (BTM_BLE_IS_DISCO_ACTIVE(btm_cb.ble_ctr_cb.scan_activity)) {
+        if (btsnd_hcic_ble_set_scan_enable (BTM_BLE_SCAN_DISABLE, BTM_BLE_SCAN_DUPLICATE_DISABLE)) {
+            osi_sem_take(&scan_enable_sem, OSI_SEM_MAX_TIMEOUT);
+            rt = scan_enable_status;
+        } else {
+            rt = BTM_BAD_VALUE_RET;
+        }
+    }
+
+    if (rt == BTM_SUCCESS) {
+        btsnd_hcic_ble_set_random_addr(random_bda);
+    }
+
+    if (btm_cb.ble_ctr_cb.inq_var.adv_mode == BTM_BLE_ADV_ENABLE) {
+        if (btsnd_hcic_ble_set_adv_enable (BTM_BLE_ADV_ENABLE)) {
+            osi_sem_take(&adv_enable_sem, OSI_SEM_MAX_TIMEOUT);
+            rt = adv_enable_status;
+        } else {
+            rt = BTM_BAD_VALUE_RET;
+        }
+    }
+
+    if (BTM_BLE_IS_DISCO_ACTIVE(btm_cb.ble_ctr_cb.scan_activity)) {
+        if (btsnd_hcic_ble_set_scan_enable (BTM_BLE_SCAN_ENABLE, btm_cb.ble_ctr_cb.inq_var.scan_duplicate_filter)) {
+            osi_sem_take(&scan_enable_sem, OSI_SEM_MAX_TIMEOUT);
+            rt = scan_enable_status;
+        } else {
+            rt = BTM_BAD_VALUE_RET;
+        }
+    }
+
+    osi_mutex_unlock(&adv_enable_lock);
+    osi_mutex_unlock(&scan_enable_lock);
+
+    return rt;
+}
+
 
 /*******************************************************************************
 **
diff --git a/components/bt/host/bluedroid/stack/btm/include/btm_ble_int.h b/components/bt/host/bluedroid/stack/btm/include/btm_ble_int.h
index 3d33a3566f..12d95f97f3 100644
--- a/components/bt/host/bluedroid/stack/btm/include/btm_ble_int.h
+++ b/components/bt/host/bluedroid/stack/btm/include/btm_ble_int.h
@@ -419,6 +419,7 @@ tBTM_STATUS btm_ble_stop_adv(void);
 tBTM_STATUS btm_ble_start_scan(void);
 void btm_ble_create_ll_conn_complete (UINT8 status);
 void btm_ble_create_conn_cancel_complete (UINT8 *p);
+tBTM_STATUS btm_ble_set_random_addr(BD_ADDR random_bda);
 
 /* LE security function from btm_sec.c */
 #if SMP_INCLUDED == TRUE

From 4d0ac129b46d10bf920228fcf0147a36b4008d42 Mon Sep 17 00:00:00 2001
From: wangyuanze <wangyuanze@espressif.com>
Date: Thu, 1 Sep 2022 12:25:26 +0800
Subject: [PATCH 459/665] test: add i2s tdm full duplex multi device test app

---
 .gitlab/ci/target-test.yml                    |   8 +
 components/driver/.build-test-rules.yml       |   8 +
 .../i2s_test_apps/i2s_tdm/CMakeLists.txt      |   6 +
 .../test_apps/i2s_test_apps/i2s_tdm/README.md |   3 +
 .../i2s_test_apps/i2s_tdm/main/CMakeLists.txt |   4 +
 .../i2s_tdm/main/test_app_main.c              |  41 +++
 .../i2s_tdm/main/test_i2s_tdm_full_duplex.c   | 322 ++++++++++++++++++
 .../i2s_tdm/pytest_i2s_tdm_full_duplex.py     |  40 +++
 .../i2s_test_apps/i2s_tdm/sdkconfig.defaults  |   2 +
 pytest.ini                                    |   1 +
 10 files changed, 435 insertions(+)
 create mode 100644 components/driver/test_apps/i2s_test_apps/i2s_tdm/CMakeLists.txt
 create mode 100644 components/driver/test_apps/i2s_test_apps/i2s_tdm/README.md
 create mode 100644 components/driver/test_apps/i2s_test_apps/i2s_tdm/main/CMakeLists.txt
 create mode 100644 components/driver/test_apps/i2s_test_apps/i2s_tdm/main/test_app_main.c
 create mode 100644 components/driver/test_apps/i2s_test_apps/i2s_tdm/main/test_i2s_tdm_full_duplex.c
 create mode 100644 components/driver/test_apps/i2s_test_apps/i2s_tdm/pytest_i2s_tdm_full_duplex.py
 create mode 100644 components/driver/test_apps/i2s_test_apps/i2s_tdm/sdkconfig.defaults

diff --git a/.gitlab/ci/target-test.yml b/.gitlab/ci/target-test.yml
index 6f82490889..66908cd81c 100644
--- a/.gitlab/ci/target-test.yml
+++ b/.gitlab/ci/target-test.yml
@@ -340,6 +340,14 @@ component_ut_pytest_esp32s3_flash_multi:
     - build_pytest_components_esp32s3
   tags: [ esp32s3, flash_mutli ]
 
+component_ut_pytest_esp32s3_generic_multi_device:
+  extends:
+    - .pytest_components_dir_template
+    - .rules:test:component_ut-esp32s3
+  needs:
+    - build_pytest_components_esp32s3
+  tags: [ esp32s3, Example_SPI_Quad_Multi_device, generic_multi_device ]
+
 component_ut_pytest_esp32c2_generic:
   extends:
     - .pytest_components_dir_template
diff --git a/components/driver/.build-test-rules.yml b/components/driver/.build-test-rules.yml
index a2f4dbc567..307e94b829 100644
--- a/components/driver/.build-test-rules.yml
+++ b/components/driver/.build-test-rules.yml
@@ -4,6 +4,14 @@ components/driver/test_apps/i2s_test_apps:
   disable:
     - if: SOC_I2S_SUPPORTED != 1
 
+components/driver/test_apps/i2s_test_apps/i2s_tdm:
+  disable:
+    - if: SOC_I2S_SUPPORTS_TDM != 1
+  disable_test:
+    - if: IDF_TARGET != "esp32s3"
+      temporary: true
+      reason: lack of runners
+
 components/driver/test_apps/i2s_test_apps/legacy_i2s_adc_dac:
   disable:
     - if: SOC_I2S_SUPPORTS_ADC_DAC != 1
diff --git a/components/driver/test_apps/i2s_test_apps/i2s_tdm/CMakeLists.txt b/components/driver/test_apps/i2s_test_apps/i2s_tdm/CMakeLists.txt
new file mode 100644
index 0000000000..4f993f8d1f
--- /dev/null
+++ b/components/driver/test_apps/i2s_test_apps/i2s_tdm/CMakeLists.txt
@@ -0,0 +1,6 @@
+# The following lines of boilerplate have to be in your project's CMakeLists
+# in this exact order for cmake to work correctly
+cmake_minimum_required(VERSION 3.16)
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+project(i2s_tdm_full_duplex_test)
diff --git a/components/driver/test_apps/i2s_test_apps/i2s_tdm/README.md b/components/driver/test_apps/i2s_test_apps/i2s_tdm/README.md
new file mode 100644
index 0000000000..0eb37997ef
--- /dev/null
+++ b/components/driver/test_apps/i2s_test_apps/i2s_tdm/README.md
@@ -0,0 +1,3 @@
+| Supported Targets | ESP32-C3 | ESP32-S3 |
+| ----------------- | -------- | -------- |
+
diff --git a/components/driver/test_apps/i2s_test_apps/i2s_tdm/main/CMakeLists.txt b/components/driver/test_apps/i2s_test_apps/i2s_tdm/main/CMakeLists.txt
new file mode 100644
index 0000000000..e86a24fe8e
--- /dev/null
+++ b/components/driver/test_apps/i2s_test_apps/i2s_tdm/main/CMakeLists.txt
@@ -0,0 +1,4 @@
+idf_component_register(SRCS "test_app_main.c" "test_i2s_tdm_full_duplex.c"
+                       INCLUDE_DIRS "."
+                       WHOLE_ARCHIVE
+)
diff --git a/components/driver/test_apps/i2s_test_apps/i2s_tdm/main/test_app_main.c b/components/driver/test_apps/i2s_test_apps/i2s_tdm/main/test_app_main.c
new file mode 100644
index 0000000000..ff68044bfe
--- /dev/null
+++ b/components/driver/test_apps/i2s_test_apps/i2s_tdm/main/test_app_main.c
@@ -0,0 +1,41 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+#include "unity.h"
+#include "unity_test_runner.h"
+#include "esp_heap_caps.h"
+#include "freertos/FreeRTOS.h"
+#include "freertos/task.h"
+
+#define TEST_MEMORY_LEAK_THRESHOLD (-300)
+
+static size_t before_free_8bit;
+static size_t before_free_32bit;
+
+static void check_leak(size_t before_free, size_t after_free, const char *type)
+{
+    ssize_t delta = after_free - before_free;
+    printf("MALLOC_CAP_%s: Before %u bytes free, After %u bytes free (delta %d)\n", type, before_free, after_free, delta);
+    TEST_ASSERT_MESSAGE(delta >= TEST_MEMORY_LEAK_THRESHOLD, "memory leak");
+}
+
+void setUp(void)
+{
+    before_free_8bit = heap_caps_get_free_size(MALLOC_CAP_8BIT);
+    before_free_32bit = heap_caps_get_free_size(MALLOC_CAP_32BIT);
+}
+
+void tearDown(void)
+{
+    size_t after_free_8bit = heap_caps_get_free_size(MALLOC_CAP_8BIT);
+    size_t after_free_32bit = heap_caps_get_free_size(MALLOC_CAP_32BIT);
+    check_leak(before_free_8bit, after_free_8bit, "8BIT");
+    check_leak(before_free_32bit, after_free_32bit, "32BIT");
+}
+
+void app_main(void)
+{
+    unity_run_menu();
+}
diff --git a/components/driver/test_apps/i2s_test_apps/i2s_tdm/main/test_i2s_tdm_full_duplex.c b/components/driver/test_apps/i2s_test_apps/i2s_tdm/main/test_i2s_tdm_full_duplex.c
new file mode 100644
index 0000000000..afca3306c6
--- /dev/null
+++ b/components/driver/test_apps/i2s_test_apps/i2s_tdm/main/test_i2s_tdm_full_duplex.c
@@ -0,0 +1,322 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+#include <stdio.h>
+#include <string.h>
+#include "freertos/FreeRTOS.h"
+#include "freertos/queue.h"
+#include "freertos/task.h"
+#include "esp_log.h"
+#include "unity.h"
+#include "driver/gpio.h"
+#include "driver/i2s_tdm.h"
+
+static const char *TAG = "i2s_tdm_full_duplex_test";
+
+#define TEST_I2S_FRAME_SIZE     (128)
+#define TEST_I2S_PACKET_COUNT   (512)
+
+#define TEST_I2S_NUM            (I2S_NUM_0) // ESP32-C3 has only I2S0
+#define TEST_I2S_BCK_IO         (GPIO_NUM_4)
+#define TEST_I2S_WS_IO          (GPIO_NUM_5)
+#define TEST_I2S_DO_IO          (GPIO_NUM_6)
+#define TEST_I2S_DI_IO          (GPIO_NUM_7) // DI and DO gpio will be reversed on slave runner
+
+typedef struct {
+    TaskHandle_t maintask_handle;
+    QueueHandle_t tx_queue;
+    i2s_chan_handle_t tx_channel_handle;
+    i2s_data_bit_width_t tx_data_bit_width;
+    i2s_tdm_slot_mask_t tdm_slot_mask;
+} test_i2s_tdm_write_task_args_t;
+
+typedef struct {
+    uint32_t *buffer;
+    uint32_t buffer_size;
+} test_i2s_tdm_write_buffer_t;
+
+static void test_i2s_tdm_master_write_task(void *args)
+{
+    test_i2s_tdm_write_task_args_t *task_args = (test_i2s_tdm_write_task_args_t*)args;
+
+    /* Allocate I2S tx buffer */
+    uint32_t channel_count = 32 - __builtin_clz(task_args->tdm_slot_mask);
+    uint32_t tx_buffer_size = TEST_I2S_FRAME_SIZE * channel_count * (task_args->tx_data_bit_width / 8);
+    ESP_LOGI(TAG, "Allocating I2S TDM master tx buffer, size=%ld", tx_buffer_size);
+    uint32_t *tx_buffer = malloc(tx_buffer_size);
+    TEST_ASSERT(tx_buffer);
+
+    uint32_t data_cnt = 0;
+    size_t bytes_written = 0;
+    ESP_LOGI(TAG, "I2S TDM master send start");
+    TEST_ESP_OK(i2s_channel_enable(task_args->tx_channel_handle));
+    while (xTaskNotifyWait(0, ULONG_MAX, NULL, 0) == pdFALSE) { // if main task sends terminate signal, exit the loop
+        /* Fill in the tx buffer */
+        for (uint32_t i = 0; i < tx_buffer_size / sizeof(uint32_t); i ++) {
+            tx_buffer[i] = data_cnt;
+            data_cnt ++;
+        }
+        TEST_ESP_OK(i2s_channel_write(task_args->tx_channel_handle, tx_buffer, tx_buffer_size,
+                                      &bytes_written, portMAX_DELAY));
+        TEST_ASSERT_EQUAL(tx_buffer_size, bytes_written);
+    }
+    ESP_LOGI(TAG, "I2S TDM master send stop");
+    TEST_ESP_OK(i2s_channel_disable(task_args->tx_channel_handle));
+    ESP_LOGI(TAG, "Freeing I2S TDM master tx buffer");
+    free(tx_buffer);
+
+    xTaskNotifyGive(task_args->maintask_handle); // notify main task that cleanup is done
+    vTaskSuspend(NULL); // wait to be deleted
+}
+
+static void test_i2s_tdm_master(uint32_t sample_rate, i2s_data_bit_width_t bit_width, i2s_tdm_slot_mask_t slot_mask)
+{
+    i2s_chan_handle_t i2s_tdm_tx_handle = NULL;
+    i2s_chan_handle_t i2s_tdm_rx_handle = NULL;
+
+    /* Create I2S tx and rx channels */
+    i2s_chan_config_t i2s_channel_config = {
+        .id = TEST_I2S_NUM,
+        .role = I2S_ROLE_MASTER,
+        .dma_desc_num = 4,
+        .dma_frame_num = TEST_I2S_FRAME_SIZE,
+        .auto_clear = false
+    };
+    TEST_ESP_OK(i2s_new_channel(&i2s_channel_config, &i2s_tdm_tx_handle, &i2s_tdm_rx_handle));
+
+    /* Configure channels to TDM mode */
+    i2s_tdm_config_t i2s_tdm_config = {
+        .clk_cfg = I2S_TDM_CLK_DEFAULT_CONFIG(sample_rate),
+        .slot_cfg = I2S_TDM_PHILIP_SLOT_DEFAULT_CONFIG(bit_width, I2S_SLOT_MODE_STEREO, slot_mask),
+        .gpio_cfg = {
+            .mclk = GPIO_NUM_NC,
+            .bclk = TEST_I2S_BCK_IO,
+            .ws = TEST_I2S_WS_IO,
+            .dout = TEST_I2S_DO_IO,
+            .din = TEST_I2S_DI_IO
+        },
+    };
+    TEST_ESP_OK(i2s_channel_init_tdm_mode(i2s_tdm_tx_handle, &i2s_tdm_config));
+    TEST_ESP_OK(i2s_channel_init_tdm_mode(i2s_tdm_rx_handle, &i2s_tdm_config));
+
+    /* Create TDM write task */
+    TaskHandle_t subtask_handle = NULL;
+    test_i2s_tdm_write_task_args_t task_args = {
+        .tx_channel_handle = i2s_tdm_tx_handle,
+        .maintask_handle = xTaskGetCurrentTaskHandle(),
+        .tx_data_bit_width = bit_width,
+        .tdm_slot_mask = slot_mask
+    };
+    xTaskCreate(test_i2s_tdm_master_write_task, "I2S TDM Write Task", 4096, &task_args, 5, &subtask_handle);
+
+    /* Allocate I2S rx buffer */
+    uint32_t channel_count = 32 - __builtin_clz(slot_mask);
+    uint32_t rx_buffer_size = channel_count * TEST_I2S_FRAME_SIZE * (bit_width / 8);
+    ESP_LOGI(TAG, "Allocating I2S TDM master rx buffer, size=%"PRIu32, rx_buffer_size);
+    uint32_t *rx_buffer = malloc(rx_buffer_size);
+    TEST_ASSERT(rx_buffer);
+
+    uint8_t is_packet_valid = 0;
+    uint32_t good_packet_cnt = 0;
+    size_t bytes_read = 0;
+    ESP_LOGI(TAG, "I2S TDM master receive start");
+    TEST_ESP_OK(i2s_channel_enable(i2s_tdm_rx_handle));
+    for(uint32_t packet_cnt = 0; packet_cnt < TEST_I2S_PACKET_COUNT; packet_cnt ++) {
+        TEST_ESP_OK(i2s_channel_read(i2s_tdm_rx_handle, rx_buffer, rx_buffer_size,
+                                         &bytes_read, portMAX_DELAY));
+        TEST_ASSERT_EQUAL(rx_buffer_size, bytes_read);
+
+        /* Check for empty packet */
+        if (rx_buffer[0] == 0) { // empty packet
+            if (is_packet_valid == 0) { // omit leading empty packets
+                packet_cnt = 0;
+            } else {
+                ESP_LOGW(TAG, "empty packet %"PRIu32, packet_cnt);
+            }
+            continue;
+        }
+        is_packet_valid = 1;
+        /* Check received packet */
+        uint8_t is_good_packet = 1;
+        uint32_t last_value = rx_buffer[0];
+        for (uint32_t j = 1; j < rx_buffer_size / sizeof(uint32_t); j ++) {
+            if (rx_buffer[j] == last_value + 1) { // increased by 1
+                last_value = rx_buffer[j];
+            } else {
+                is_good_packet = 0;
+                ESP_LOGW(TAG, "corrupted packet %"PRIu32, packet_cnt);
+                break; // corrupted packet
+            }
+        }
+        if (is_good_packet) {
+            good_packet_cnt ++;
+        }
+    }
+
+    ESP_LOGI(TAG, "Send signal to terminate subtask");
+    xTaskNotifyGive(subtask_handle); // notify subtask to exit
+    xTaskNotifyWait(0, ULONG_MAX, NULL, portMAX_DELAY); // wait subtask to do some cleanups
+    ESP_LOGI(TAG, "Deleting subtask");
+    vTaskDelete(subtask_handle); // delete subtask
+
+    ESP_LOGI(TAG, "I2S TDM master receive stop");
+    TEST_ESP_OK(i2s_channel_disable(i2s_tdm_rx_handle));
+
+    ESP_LOGI(TAG, "Freeing I2S TDM master rx buffer");
+    free(rx_buffer);
+    ESP_LOGI(TAG, "Deleting i2s tx and rx channels");
+    TEST_ESP_OK(i2s_del_channel(i2s_tdm_rx_handle));
+    TEST_ESP_OK(i2s_del_channel(i2s_tdm_tx_handle));
+
+    if (good_packet_cnt < TEST_I2S_PACKET_COUNT-4) { // if there are enough good packets
+        ESP_LOGE(TAG, "Good packet count(%"PRIu32") less than threshold", good_packet_cnt);
+        TEST_FAIL();
+    } else {
+        ESP_LOGI(TAG, "Good packet count: %"PRIu32, good_packet_cnt);
+    }
+}
+
+static void test_i2s_tdm_slave(uint32_t sample_rate, i2s_data_bit_width_t bit_width, i2s_tdm_slot_mask_t slot_mask)
+{
+    i2s_chan_handle_t i2s_tdm_tx_handle = NULL;
+    i2s_chan_handle_t i2s_tdm_rx_handle = NULL;
+
+    /* Create I2S tx and rx channels */
+    i2s_chan_config_t i2s_channel_config = {
+        .id = TEST_I2S_NUM,
+        .role = I2S_ROLE_SLAVE,
+        .dma_desc_num = 4,
+        .dma_frame_num = TEST_I2S_FRAME_SIZE,
+        .auto_clear = false
+    };
+    TEST_ESP_OK(i2s_new_channel(&i2s_channel_config, &i2s_tdm_tx_handle, &i2s_tdm_rx_handle));
+
+    /* Configure channels to TDM mode */
+    i2s_tdm_config_t i2s_tdm_config = {
+        .clk_cfg = I2S_TDM_CLK_DEFAULT_CONFIG(sample_rate),
+        .slot_cfg = I2S_TDM_PHILIP_SLOT_DEFAULT_CONFIG(bit_width, I2S_SLOT_MODE_STEREO, slot_mask),
+        .gpio_cfg = {
+            .mclk = GPIO_NUM_NC,
+            .bclk = TEST_I2S_BCK_IO,
+            .ws = TEST_I2S_WS_IO,
+            .dout = TEST_I2S_DI_IO,
+            .din = TEST_I2S_DO_IO // on slave, swap DI and DO pin
+        },
+    };
+    TEST_ESP_OK(i2s_channel_init_tdm_mode(i2s_tdm_tx_handle, &i2s_tdm_config));
+    TEST_ESP_OK(i2s_channel_init_tdm_mode(i2s_tdm_rx_handle, &i2s_tdm_config));
+
+    /* Allocate I2S rx buffer */
+    uint32_t channel_count = 32 - __builtin_clz(slot_mask);
+    uint32_t rx_buffer_size = TEST_I2S_FRAME_SIZE * channel_count * (bit_width / 8);
+    ESP_LOGI(TAG, "Allocating I2S TDM slave buffer, size=%ld", rx_buffer_size);
+    uint32_t *rx_buffer = malloc(rx_buffer_size);
+    TEST_ASSERT(rx_buffer);
+
+    ESP_LOGI(TAG, "I2S TDM slave receive & send start");
+    TEST_ESP_OK(i2s_channel_enable(i2s_tdm_rx_handle));
+    TEST_ESP_OK(i2s_channel_enable(i2s_tdm_tx_handle));
+    uint32_t packet_cnt = 0;
+    size_t bytes_read = 0, bytes_written = 0;
+    while (packet_cnt < TEST_I2S_PACKET_COUNT) {
+        TEST_ESP_OK(i2s_channel_read(i2s_tdm_rx_handle, rx_buffer, rx_buffer_size,
+                                         &bytes_read, portMAX_DELAY));
+        TEST_ASSERT_EQUAL(rx_buffer_size, bytes_read);
+
+        TEST_ESP_OK(i2s_channel_write(i2s_tdm_tx_handle, rx_buffer, rx_buffer_size,
+                                      &bytes_written, portMAX_DELAY));
+        TEST_ASSERT_EQUAL(rx_buffer_size, bytes_written);
+        if (rx_buffer[0]) { // packet is not empty
+            packet_cnt ++;
+        }
+    }
+
+    /* Send empty buffers to flush DMA ringbuffer until timeout */
+    memset(rx_buffer, 0, rx_buffer_size);
+    while (i2s_channel_write(i2s_tdm_tx_handle, rx_buffer, rx_buffer_size,
+                             &bytes_written, pdMS_TO_TICKS(200)) != ESP_ERR_TIMEOUT);
+
+    ESP_LOGI(TAG, "I2S TDM slave receive stop");
+    TEST_ESP_OK(i2s_channel_disable(i2s_tdm_rx_handle));
+    TEST_ESP_OK(i2s_channel_disable(i2s_tdm_tx_handle));
+
+    ESP_LOGI(TAG, "Freeing I2S TDM slave buffer");
+    free(rx_buffer);
+
+    ESP_LOGI(TAG, "Deleting i2s tx and rx channels");
+    TEST_ESP_OK(i2s_del_channel(i2s_tdm_rx_handle));
+    TEST_ESP_OK(i2s_del_channel(i2s_tdm_tx_handle));
+}
+
+static void test_i2s_tdm_master_48k_32bits_4slots(void)
+{
+    test_i2s_tdm_master(48000, I2S_DATA_BIT_WIDTH_32BIT, I2S_TDM_SLOT0 | I2S_TDM_SLOT1 | I2S_TDM_SLOT2 | I2S_TDM_SLOT3);
+}
+
+static void test_i2s_tdm_slave_48k_32bits_4slots(void)
+{
+    test_i2s_tdm_slave(48000, I2S_DATA_BIT_WIDTH_32BIT, I2S_TDM_SLOT0 | I2S_TDM_SLOT1 | I2S_TDM_SLOT2 | I2S_TDM_SLOT3);
+}
+
+TEST_CASE_MULTIPLE_DEVICES("I2S TDM full duplex multiple device test (48k, 32bits, 4slots)", "[I2S_TDM]",
+                          test_i2s_tdm_master_48k_32bits_4slots, test_i2s_tdm_slave_48k_32bits_4slots);
+
+
+static void test_i2s_tdm_master_48k_16bits_4slots(void)
+{
+    test_i2s_tdm_master(48000, I2S_DATA_BIT_WIDTH_16BIT, I2S_TDM_SLOT0 | I2S_TDM_SLOT1 | I2S_TDM_SLOT2 | I2S_TDM_SLOT3);
+}
+
+static void test_i2s_tdm_slave_48k_16bits_4slots(void)
+{
+    test_i2s_tdm_slave(48000, I2S_DATA_BIT_WIDTH_16BIT, I2S_TDM_SLOT0 | I2S_TDM_SLOT1 | I2S_TDM_SLOT2 | I2S_TDM_SLOT3);
+}
+
+TEST_CASE_MULTIPLE_DEVICES("I2S TDM full duplex multiple device test (48k, 16bits, 4slots)", "[I2S_TDM]",
+                          test_i2s_tdm_master_48k_16bits_4slots, test_i2s_tdm_slave_48k_16bits_4slots);
+
+
+static void test_i2s_tdm_master_48k_8bits_4slots(void)
+{
+    test_i2s_tdm_master(48000, I2S_DATA_BIT_WIDTH_8BIT, I2S_TDM_SLOT0 | I2S_TDM_SLOT1 | I2S_TDM_SLOT2 | I2S_TDM_SLOT3);
+}
+
+static void test_i2s_tdm_slave_48k_8bits_4slots(void)
+{
+    test_i2s_tdm_slave(48000, I2S_DATA_BIT_WIDTH_8BIT, I2S_TDM_SLOT0 | I2S_TDM_SLOT1 | I2S_TDM_SLOT2 | I2S_TDM_SLOT3);
+}
+
+TEST_CASE_MULTIPLE_DEVICES("I2S TDM full duplex multiple device test (48k, 8bits, 4slots)", "[I2S_TDM]",
+                          test_i2s_tdm_master_48k_8bits_4slots, test_i2s_tdm_slave_48k_8bits_4slots);
+
+
+static void test_i2s_tdm_master_48k_16bits_8slots(void)
+{
+    test_i2s_tdm_master(48000, I2S_DATA_BIT_WIDTH_16BIT, I2S_TDM_SLOT0 | I2S_TDM_SLOT1 | I2S_TDM_SLOT2 | I2S_TDM_SLOT3 |
+                        I2S_TDM_SLOT4 | I2S_TDM_SLOT5 | I2S_TDM_SLOT6 | I2S_TDM_SLOT7);
+}
+
+static void test_i2s_tdm_slave_48k_16bits_8slots(void)
+{
+    test_i2s_tdm_slave(48000, I2S_DATA_BIT_WIDTH_16BIT, I2S_TDM_SLOT0 | I2S_TDM_SLOT1 | I2S_TDM_SLOT2 | I2S_TDM_SLOT3 |
+                        I2S_TDM_SLOT4 | I2S_TDM_SLOT5 | I2S_TDM_SLOT6 | I2S_TDM_SLOT7);
+}
+
+TEST_CASE_MULTIPLE_DEVICES("I2S TDM full duplex multiple device test (48k, 16bits, 8slots)", "[I2S_TDM]",
+                          test_i2s_tdm_master_48k_16bits_8slots, test_i2s_tdm_slave_48k_16bits_8slots);
+
+
+static void test_i2s_tdm_master_96k_16bits_4slots(void)
+{
+    test_i2s_tdm_master(96000, I2S_DATA_BIT_WIDTH_16BIT, I2S_TDM_SLOT0 | I2S_TDM_SLOT1 | I2S_TDM_SLOT2 | I2S_TDM_SLOT3);
+}
+
+static void test_i2s_tdm_slave_96k_16bits_8slots(void)
+{
+    test_i2s_tdm_slave(96000, I2S_DATA_BIT_WIDTH_16BIT, I2S_TDM_SLOT0 | I2S_TDM_SLOT1 | I2S_TDM_SLOT2 | I2S_TDM_SLOT3);
+}
+
+TEST_CASE_MULTIPLE_DEVICES("I2S TDM full duplex multiple device test (96k, 16bits, 4slots)", "[I2S_TDM]",
+                          test_i2s_tdm_master_96k_16bits_4slots, test_i2s_tdm_slave_96k_16bits_8slots);
diff --git a/components/driver/test_apps/i2s_test_apps/i2s_tdm/pytest_i2s_tdm_full_duplex.py b/components/driver/test_apps/i2s_test_apps/i2s_tdm/pytest_i2s_tdm_full_duplex.py
new file mode 100644
index 0000000000..a3b0c6a854
--- /dev/null
+++ b/components/driver/test_apps/i2s_test_apps/i2s_tdm/pytest_i2s_tdm_full_duplex.py
@@ -0,0 +1,40 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: Unlicense OR CC0-1.0
+from typing import Tuple
+
+import pytest
+from pytest_embedded import Dut
+
+
+def run_multi_device_case(master: Dut, slave: Dut, case_name: str) -> None:
+    master.write(case_name)
+    slave.write(case_name)
+
+    slave.expect(r'\t\(2\)\s+\".+\"')
+    slave.write('2')
+    master.expect(r'\t\(2\)\s+\".+\"')
+    master.write('1')
+
+    master.expect_unity_test_output()
+    slave.expect_unity_test_output()
+
+    master.expect_exact("Enter next test, or 'enter' to see menu")
+    slave.expect_exact("Enter next test, or 'enter' to see menu")
+
+
+@pytest.mark.esp32s3
+@pytest.mark.Example_SPI_Quad_Multi_device  # to be changed to `generic_multi_device` in the future
+@pytest.mark.parametrize('count', [
+    2,
+], indirect=True)
+def test_i2s_tdm_full_duplex(dut: Tuple[Dut, Dut]) -> None:
+    master = dut[0]
+    slave = dut[1]
+    master.expect_exact('Press ENTER to see the list of tests')
+    slave.expect_exact('Press ENTER to see the list of tests')
+
+    run_multi_device_case(master, slave, '"I2S TDM full duplex multiple device test (48k, 32bits, 4slots)"')
+    run_multi_device_case(master, slave, '"I2S TDM full duplex multiple device test (48k, 16bits, 4slots)"')
+    run_multi_device_case(master, slave, '"I2S TDM full duplex multiple device test (48k, 8bits, 4slots)"')
+    run_multi_device_case(master, slave, '"I2S TDM full duplex multiple device test (48k, 16bits, 8slots)"')
+    run_multi_device_case(master, slave, '"I2S TDM full duplex multiple device test (96k, 16bits, 4slots)"')
diff --git a/components/driver/test_apps/i2s_test_apps/i2s_tdm/sdkconfig.defaults b/components/driver/test_apps/i2s_test_apps/i2s_tdm/sdkconfig.defaults
new file mode 100644
index 0000000000..b308cb2ddd
--- /dev/null
+++ b/components/driver/test_apps/i2s_test_apps/i2s_tdm/sdkconfig.defaults
@@ -0,0 +1,2 @@
+CONFIG_FREERTOS_HZ=1000
+CONFIG_ESP_TASK_WDT=n
diff --git a/pytest.ini b/pytest.ini
index 5ea8072872..67a29756f6 100644
--- a/pytest.ini
+++ b/pytest.ini
@@ -66,6 +66,7 @@ markers =
 
   # multi-dut markers
   multi_dut_generic: tests should be run on generic runners, at least have two duts connected.
+  Example_SPI_Quad_Multi_device: SPI multi device marker
 
   # host_test markers
   host_test: tests which shouldn not be built at the build stage, and instead built in host_test stage.

From af0c0bd8cef5a10278a94f1692c61dd32964b663 Mon Sep 17 00:00:00 2001
From: laokaiyao <laokaiyao@espressif.com>
Date: Mon, 5 Sep 2022 15:22:52 +0800
Subject: [PATCH 460/665] i2s: fix the data lagging of slave role

Closes https://github.com/espressif/esp-idf/issues/9513
---
 .gitlab/ci/target-test.yml                                | 2 +-
 components/driver/.build-test-rules.yml                   | 4 ----
 components/driver/i2s/i2s_tdm.c                           | 8 ++++++--
 components/driver/include/driver/i2s_tdm.h                | 4 +++-
 .../i2s_test_apps/i2s_tdm/main/test_i2s_tdm_full_duplex.c | 6 +++++-
 .../i2s_test_apps/i2s_tdm/pytest_i2s_tdm_full_duplex.py   | 3 ++-
 docs/en/api-reference/peripherals/i2s.rst                 | 8 +++++++-
 pytest.ini                                                | 2 +-
 8 files changed, 25 insertions(+), 12 deletions(-)

diff --git a/.gitlab/ci/target-test.yml b/.gitlab/ci/target-test.yml
index 66908cd81c..c1d9b4a942 100644
--- a/.gitlab/ci/target-test.yml
+++ b/.gitlab/ci/target-test.yml
@@ -346,7 +346,7 @@ component_ut_pytest_esp32s3_generic_multi_device:
     - .rules:test:component_ut-esp32s3
   needs:
     - build_pytest_components_esp32s3
-  tags: [ esp32s3, Example_SPI_Quad_Multi_device, generic_multi_device ]
+  tags: [ esp32s3, generic_multi_device ]
 
 component_ut_pytest_esp32c2_generic:
   extends:
diff --git a/components/driver/.build-test-rules.yml b/components/driver/.build-test-rules.yml
index 307e94b829..0521ccfeda 100644
--- a/components/driver/.build-test-rules.yml
+++ b/components/driver/.build-test-rules.yml
@@ -7,10 +7,6 @@ components/driver/test_apps/i2s_test_apps:
 components/driver/test_apps/i2s_test_apps/i2s_tdm:
   disable:
     - if: SOC_I2S_SUPPORTS_TDM != 1
-  disable_test:
-    - if: IDF_TARGET != "esp32s3"
-      temporary: true
-      reason: lack of runners
 
 components/driver/test_apps/i2s_test_apps/legacy_i2s_adc_dac:
   disable:
diff --git a/components/driver/i2s/i2s_tdm.c b/components/driver/i2s/i2s_tdm.c
index 65a4cdb757..921d05804f 100644
--- a/components/driver/i2s/i2s_tdm.c
+++ b/components/driver/i2s/i2s_tdm.c
@@ -49,8 +49,12 @@ static esp_err_t i2s_tdm_calculate_clock(i2s_chan_handle_t handle, const i2s_tdm
             }
         } while (clk_info->bclk_div <= 2);
     } else {
-        /* For slave mode, mclk >= bclk * 8, so fix bclk_div to 2 first */
-        clk_info->bclk_div = 8;
+        if (clk_cfg->bclk_div < 8) {
+            ESP_LOGW(TAG, "the current bclk division is too small, adjust the bclk division to 8");
+            clk_info->bclk_div = 8;
+        } else {
+            clk_info->bclk_div = clk_cfg->bclk_div;
+        }
         clk_info->bclk = rate * handle->total_slot * slot_bits;
         clk_info->mclk = clk_info->bclk * clk_info->bclk_div;
     }
diff --git a/components/driver/include/driver/i2s_tdm.h b/components/driver/include/driver/i2s_tdm.h
index 9a7db55478..00bc448f5f 100644
--- a/components/driver/include/driver/i2s_tdm.h
+++ b/components/driver/include/driver/i2s_tdm.h
@@ -118,6 +118,7 @@ extern "C" {
     .sample_rate_hz = rate, \
     .clk_src = I2S_CLK_SRC_DEFAULT, \
     .mclk_multiple = I2S_MCLK_MULTIPLE_256, \
+    .bclk_div = 8, \
 }
 
 /**
@@ -150,7 +151,8 @@ typedef struct {
     /* General fields */
     uint32_t                sample_rate_hz;     /*!< I2S sample rate */
     i2s_clock_src_t         clk_src;            /*!< Choose clock source */
-    i2s_mclk_multiple_t     mclk_multiple;      /*!< The multiple of mclk to the sample rate */
+    i2s_mclk_multiple_t     mclk_multiple;      /*!< The multiple of mclk to the sample rate, only take effect for master role */
+    uint32_t                bclk_div;           /*!< The division from mclk to bclk, only take effect for slave role, it shouldn't be smaller than 8. Increase this field when data sent by slave lag behind */
 } i2s_tdm_clk_config_t;
 
 /**
diff --git a/components/driver/test_apps/i2s_test_apps/i2s_tdm/main/test_i2s_tdm_full_duplex.c b/components/driver/test_apps/i2s_test_apps/i2s_tdm/main/test_i2s_tdm_full_duplex.c
index afca3306c6..3f1772a538 100644
--- a/components/driver/test_apps/i2s_test_apps/i2s_tdm/main/test_i2s_tdm_full_duplex.c
+++ b/components/driver/test_apps/i2s_test_apps/i2s_tdm/main/test_i2s_tdm_full_duplex.c
@@ -10,6 +10,7 @@
 #include "freertos/task.h"
 #include "esp_log.h"
 #include "unity.h"
+#include "unity_test_utils.h"
 #include "driver/gpio.h"
 #include "driver/i2s_tdm.h"
 
@@ -159,7 +160,7 @@ static void test_i2s_tdm_master(uint32_t sample_rate, i2s_data_bit_width_t bit_w
     xTaskNotifyGive(subtask_handle); // notify subtask to exit
     xTaskNotifyWait(0, ULONG_MAX, NULL, portMAX_DELAY); // wait subtask to do some cleanups
     ESP_LOGI(TAG, "Deleting subtask");
-    vTaskDelete(subtask_handle); // delete subtask
+    unity_utils_task_delete(subtask_handle); // delete subtask
 
     ESP_LOGI(TAG, "I2S TDM master receive stop");
     TEST_ESP_OK(i2s_channel_disable(i2s_tdm_rx_handle));
@@ -205,6 +206,9 @@ static void test_i2s_tdm_slave(uint32_t sample_rate, i2s_data_bit_width_t bit_wi
             .din = TEST_I2S_DO_IO // on slave, swap DI and DO pin
         },
     };
+    if (sample_rate >= 96000) {
+        i2s_tdm_config.clk_cfg.bclk_div = 12;
+    }
     TEST_ESP_OK(i2s_channel_init_tdm_mode(i2s_tdm_tx_handle, &i2s_tdm_config));
     TEST_ESP_OK(i2s_channel_init_tdm_mode(i2s_tdm_rx_handle, &i2s_tdm_config));
 
diff --git a/components/driver/test_apps/i2s_test_apps/i2s_tdm/pytest_i2s_tdm_full_duplex.py b/components/driver/test_apps/i2s_test_apps/i2s_tdm/pytest_i2s_tdm_full_duplex.py
index a3b0c6a854..1c5321a710 100644
--- a/components/driver/test_apps/i2s_test_apps/i2s_tdm/pytest_i2s_tdm_full_duplex.py
+++ b/components/driver/test_apps/i2s_test_apps/i2s_tdm/pytest_i2s_tdm_full_duplex.py
@@ -23,7 +23,8 @@ def run_multi_device_case(master: Dut, slave: Dut, case_name: str) -> None:
 
 
 @pytest.mark.esp32s3
-@pytest.mark.Example_SPI_Quad_Multi_device  # to be changed to `generic_multi_device` in the future
+@pytest.mark.esp32c3
+@pytest.mark.generic_multi_device
 @pytest.mark.parametrize('count', [
     2,
 ], indirect=True)
diff --git a/docs/en/api-reference/peripherals/i2s.rst b/docs/en/api-reference/peripherals/i2s.rst
index 54abfe0645..2c5cb35aa5 100644
--- a/docs/en/api-reference/peripherals/i2s.rst
+++ b/docs/en/api-reference/peripherals/i2s.rst
@@ -108,7 +108,7 @@ Overview of All Modes
 =========  ========  ========  ========  ========  ========  ==========
 ESP32      I2S 0/1    I2S 0     I2S 0      none     I2S 0      I2S 0
 ESP32S2     I2S 0     none      none       none     none       I2S 0
-ESP32C3     I2S 0     I2S 0     none      I2S0      none       none
+ESP32C3     I2S 0     I2S 0     none      I2S 0     none       none
 ESP32S3    I2S 0/1    I2S 0     I2S 0    I2S 0/1    none       none
 =========  ========  ========  ========  ========  ========  ==========
 
@@ -723,6 +723,12 @@ Here is the table of the data that received in the buffer with different :cpp:me
     Please refer to :ref:`i2s-api-reference-i2s_tdm` for TDM API information.
     And for more details, please refer to :component_file:`driver/include/driver/i2s_tdm.h`.
 
+    .. note::
+
+        When setting the clock configuration for a slave role, please be aware that :cpp:member:`i2s_tdm_clk_config_t::bclk_div` should not be smaller than 8 (hardware limitation), increase this field can reduce the data lagging that sent from the slave. In the high sample rate case, the data might lag behind more than one ``bclk`` which will lead data malposition, you can try to increase :cpp:member:`i2s_tdm_clk_config_t::bclk_div` gradually to correct it.
+
+        As :cpp:member:`i2s_tdm_clk_config_t::bclk_div` is the division of ``mclk`` to ``bclk``, increase it will also increase the ``mclk`` frequency, therefore, the clock calculation might failed if the ``mclk`` is too high to divide from the source clock, which means :cpp:member:`i2s_tdm_clk_config_t::bclk_div` is not the bigger the better.
+
     TDM TX Mode
     ~~~~~~~~~~~
 
diff --git a/pytest.ini b/pytest.ini
index 67a29756f6..63227180dd 100644
--- a/pytest.ini
+++ b/pytest.ini
@@ -66,7 +66,7 @@ markers =
 
   # multi-dut markers
   multi_dut_generic: tests should be run on generic runners, at least have two duts connected.
-  Example_SPI_Quad_Multi_device: SPI multi device marker
+  generic_multi_device: generic multiple devices whose corresponding gpio pins are connected to each other.
 
   # host_test markers
   host_test: tests which shouldn not be built at the build stage, and instead built in host_test stage.

From 77689055c2398433eb1d3c4a43ea3825493447aa Mon Sep 17 00:00:00 2001
From: laokaiyao <laokaiyao@espressif.com>
Date: Fri, 16 Sep 2022 12:10:40 +0800
Subject: [PATCH 461/665] ci: add generic_multi_device for pytest

---
 .gitlab/ci/target-test.yml | 40 ++++++++++++++++++++++++++++++--------
 1 file changed, 32 insertions(+), 8 deletions(-)

diff --git a/.gitlab/ci/target-test.yml b/.gitlab/ci/target-test.yml
index c1d9b4a942..7be525c928 100644
--- a/.gitlab/ci/target-test.yml
+++ b/.gitlab/ci/target-test.yml
@@ -228,6 +228,14 @@ component_ut_pytest_esp32_generic:
     - build_pytest_components_esp32
   tags: [ esp32, generic ]
 
+component_ut_pytest_esp32_generic_multi_device:
+  extends:
+    - .pytest_components_dir_template
+    - .rules:test:component_ut-esp32
+  needs:
+    - build_pytest_components_esp32
+  tags: [ esp32, generic_multi_device ]
+
 component_ut_pytest_esp32_adc:
   extends:
     - .pytest_components_dir_template
@@ -276,6 +284,14 @@ component_ut_pytest_esp32s2_generic:
     - build_pytest_components_esp32s2
   tags: [ esp32s2, generic ]
 
+component_ut_pytest_esp32s2_generic_multi_device:
+  extends:
+    - .pytest_components_dir_template
+    - .rules:test:component_ut-esp32s2
+  needs:
+    - build_pytest_components_esp32s2
+  tags: [ esp32s2, generic_multi_device ]
+
 component_ut_pytest_esp32s2_adc:
   extends:
     - .pytest_components_dir_template
@@ -300,6 +316,14 @@ component_ut_pytest_esp32s3_generic:
     - build_pytest_components_esp32s3
   tags: [ esp32s3, generic ]
 
+component_ut_pytest_esp32s3_generic_multi_device:
+  extends:
+    - .pytest_components_dir_template
+    - .rules:test:component_ut-esp32s3
+  needs:
+    - build_pytest_components_esp32s3
+  tags: [ esp32s3, generic_multi_device ]
+
 component_ut_pytest_esp32s3_adc:
   extends:
     - .pytest_components_dir_template
@@ -340,14 +364,6 @@ component_ut_pytest_esp32s3_flash_multi:
     - build_pytest_components_esp32s3
   tags: [ esp32s3, flash_mutli ]
 
-component_ut_pytest_esp32s3_generic_multi_device:
-  extends:
-    - .pytest_components_dir_template
-    - .rules:test:component_ut-esp32s3
-  needs:
-    - build_pytest_components_esp32s3
-  tags: [ esp32s3, generic_multi_device ]
-
 component_ut_pytest_esp32c2_generic:
   extends:
     - .pytest_components_dir_template
@@ -380,6 +396,14 @@ component_ut_pytest_esp32c3_generic:
     - build_pytest_components_esp32c3
   tags: [ esp32c3, generic ]
 
+component_ut_pytest_esp32c3_generic_multi_device:
+  extends:
+    - .pytest_components_dir_template
+    - .rules:test:component_ut-esp32c3
+  needs:
+    - build_pytest_components_esp32c3
+  tags: [ esp32c3, generic_multi_device ]
+
 component_ut_pytest_esp32c3_adc:
   extends:
     - .pytest_components_dir_template

From 4723974419fab8b6637771ec9d98b216ddb9ffae Mon Sep 17 00:00:00 2001
From: Linda <zhangxiaoyan@espressif.com>
Date: Thu, 15 Sep 2022 15:15:12 +0800
Subject: [PATCH 462/665] docs: update gpios serving as wakeup source in
 esp32s2 and esp32s3

---
 components/esp_hw_support/include/esp_sleep.h | 16 +++++++++++-----
 1 file changed, 11 insertions(+), 5 deletions(-)

diff --git a/components/esp_hw_support/include/esp_sleep.h b/components/esp_hw_support/include/esp_sleep.h
index b793e20db7..3fd106cc67 100644
--- a/components/esp_hw_support/include/esp_sleep.h
+++ b/components/esp_hw_support/include/esp_sleep.h
@@ -180,10 +180,13 @@ bool esp_sleep_is_valid_wakeup_gpio(gpio_num_t gpio_num);
  *       configured in esp_deep_sleep_start/esp_light_sleep_start,
  *       immediately before entering sleep mode.
  *
- * @note On ESP32, ext0 wakeup source can not be used together with touch or ULP wakeup sources.
+ * @note ESP32: ext0 wakeup source can not be used together with touch or ULP wakeup sources.
  *
- * @param gpio_num  GPIO number used as wakeup source. Only GPIOs which are have RTC
- *             functionality can be used: 0,2,4,12-15,25-27,32-39.
+ * @param gpio_num  GPIO number used as wakeup source. Only GPIOs with the RTC
+ *        functionality can be used. For different SoCs, the related GPIOs are:
+ *          - ESP32: 0, 2, 4, 12-15, 25-27, 32-39;
+ *          - ESP32-S2: 0-21;
+ *          - ESP32-S3: 0-21.
  * @param level  input level which will trigger wakeup (0=low, 1=high)
  * @return
  *      - ESP_OK on success
@@ -213,8 +216,11 @@ esp_err_t esp_sleep_enable_ext0_wakeup(gpio_num_t gpio_num, int level);
  *       kept enabled using esp_sleep_pd_config function.
  *
  * @param mask  bit mask of GPIO numbers which will cause wakeup. Only GPIOs
- *              which have RTC functionality can be used in this bit map:
- *              0,2,4,12-15,25-27,32-39.
+ *              which have RTC functionality can be used in this bit map.
+ *              For different SoCs, the related GPIOs are:
+ *                - ESP32: 0, 2, 4, 12-15, 25-27, 32-39;
+ *                - ESP32-S2: 0-21;
+ *                - ESP32-S3: 0-21.
  * @param mode select logic function used to determine wakeup condition:
  *            - ESP_EXT1_WAKEUP_ALL_LOW: wake up when all selected GPIOs are low
  *            - ESP_EXT1_WAKEUP_ANY_HIGH: wake up when any of the selected GPIOs is high

From 6e79d058141b9fba480ba5b1ad10a2c5f984929d Mon Sep 17 00:00:00 2001
From: wangjialiang <wangjialiang@espressif.com>
Date: Thu, 11 Aug 2022 17:21:27 +0800
Subject: [PATCH 463/665] ble_mesh: docs: Remove BLE Mesh related reference for
 C2

---
 components/soc/esp32/include/soc/Kconfig.soc_caps.in   |  4 ++++
 components/soc/esp32/include/soc/soc_caps.h            |  1 +
 components/soc/esp32c2/include/soc/Kconfig.soc_caps.in |  4 ++++
 components/soc/esp32c2/include/soc/soc_caps.h          |  1 +
 components/soc/esp32c3/include/soc/Kconfig.soc_caps.in |  4 ++++
 components/soc/esp32c3/include/soc/soc_caps.h          |  1 +
 components/soc/esp32h2/include/soc/Kconfig.soc_caps.in |  4 ++++
 components/soc/esp32h2/include/soc/soc_caps.h          |  1 +
 components/soc/esp32s3/include/soc/Kconfig.soc_caps.in |  4 ++++
 components/soc/esp32s3/include/soc/soc_caps.h          |  1 +
 docs/conf_common.py                                    | 10 ++++++++--
 docs/docs_not_updated/esp32c2.txt                      |  6 ------
 docs/en/api-guides/index.rst                           |  2 +-
 docs/en/api-reference/bluetooth/index.rst              |  2 +-
 docs/zh_CN/api-guides/index.rst                        |  2 +-
 docs/zh_CN/api-reference/bluetooth/index.rst           |  2 +-
 16 files changed, 37 insertions(+), 12 deletions(-)

diff --git a/components/soc/esp32/include/soc/Kconfig.soc_caps.in b/components/soc/esp32/include/soc/Kconfig.soc_caps.in
index 4e06167f72..6042a66a83 100644
--- a/components/soc/esp32/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32/include/soc/Kconfig.soc_caps.in
@@ -743,6 +743,10 @@ config SOC_BLE_SUPPORTED
     bool
     default y
 
+config SOC_BLE_MESH_SUPPORTED
+    bool
+    default y
+
 config SOC_BT_CLASSIC_SUPPORTED
     bool
     default y
diff --git a/components/soc/esp32/include/soc/soc_caps.h b/components/soc/esp32/include/soc/soc_caps.h
index 14e7800234..5779264058 100644
--- a/components/soc/esp32/include/soc/soc_caps.h
+++ b/components/soc/esp32/include/soc/soc_caps.h
@@ -393,4 +393,5 @@
 
 /*---------------------------------- Bluetooth CAPS ----------------------------------*/
 #define SOC_BLE_SUPPORTED               (1)    /*!< Support Bluetooth Low Energy hardware */
+#define SOC_BLE_MESH_SUPPORTED          (1)    /*!< Support BLE MESH */
 #define SOC_BT_CLASSIC_SUPPORTED        (1)    /*!< Support Bluetooth Classic hardware */
diff --git a/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in b/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in
index 80c2af11eb..9278e15638 100644
--- a/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in
@@ -591,6 +591,10 @@ config SOC_BLE_SUPPORTED
     bool
     default y
 
+config SOC_BLE_MESH_SUPPORTED
+    bool
+    default n
+
 config SOC_ESP_NIMBLE_CONTROLLER
     bool
     default y
diff --git a/components/soc/esp32c2/include/soc/soc_caps.h b/components/soc/esp32c2/include/soc/soc_caps.h
index fba25509fd..9d8cf560f0 100644
--- a/components/soc/esp32c2/include/soc/soc_caps.h
+++ b/components/soc/esp32c2/include/soc/soc_caps.h
@@ -280,4 +280,5 @@
 
 /*---------------------------------- Bluetooth CAPS ----------------------------------*/
 #define SOC_BLE_SUPPORTED               (1)    /*!< Support Bluetooth Low Energy hardware */
+#define SOC_BLE_MESH_SUPPORTED          (0)    /*!< Support BLE MESH */
 #define SOC_ESP_NIMBLE_CONTROLLER       (1)    /*!< Support BLE EMBEDDED controller V1 */
diff --git a/components/soc/esp32c3/include/soc/Kconfig.soc_caps.in b/components/soc/esp32c3/include/soc/Kconfig.soc_caps.in
index 80f2d191a9..b144b3a2c2 100644
--- a/components/soc/esp32c3/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32c3/include/soc/Kconfig.soc_caps.in
@@ -834,3 +834,7 @@ config SOC_WIFI_MESH_SUPPORT
 config SOC_BLE_SUPPORTED
     bool
     default y
+
+config SOC_BLE_MESH_SUPPORTED
+    bool
+    default y
diff --git a/components/soc/esp32c3/include/soc/soc_caps.h b/components/soc/esp32c3/include/soc/soc_caps.h
index 815c4cf75f..377714e7c0 100644
--- a/components/soc/esp32c3/include/soc/soc_caps.h
+++ b/components/soc/esp32c3/include/soc/soc_caps.h
@@ -382,3 +382,4 @@
 
 /*---------------------------------- Bluetooth CAPS ----------------------------------*/
 #define SOC_BLE_SUPPORTED               (1)    /*!< Support Bluetooth Low Energy hardware */
+#define SOC_BLE_MESH_SUPPORTED          (1)    /*!< Support BLE MESH */
diff --git a/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in b/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in
index 07bc6db086..cbf87da64b 100644
--- a/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in
@@ -755,6 +755,10 @@ config SOC_BLE_SUPPORTED
     bool
     default y
 
+config SOC_BLE_MESH_SUPPORTED
+    bool
+    default y
+
 config SOC_ESP_NIMBLE_CONTROLLER
     bool
     default y
diff --git a/components/soc/esp32h2/include/soc/soc_caps.h b/components/soc/esp32h2/include/soc/soc_caps.h
index 3422839a4e..43d9d20bd1 100644
--- a/components/soc/esp32h2/include/soc/soc_caps.h
+++ b/components/soc/esp32h2/include/soc/soc_caps.h
@@ -364,4 +364,5 @@
 
 /*---------------------------------- Bluetooth CAPS ----------------------------------*/
 #define SOC_BLE_SUPPORTED               (1)    /*!< Support Bluetooth Low Energy hardware */
+#define SOC_BLE_MESH_SUPPORTED          (1)    /*!< Support BLE MESH */
 #define SOC_ESP_NIMBLE_CONTROLLER       (1)    /*!< Support BLE EMBEDDED controller V1 */
diff --git a/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in b/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
index 30046b2cef..7ed70824f1 100644
--- a/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
@@ -1063,6 +1063,10 @@ config SOC_BLE_SUPPORTED
     bool
     default y
 
+config SOC_BLE_MESH_SUPPORTED
+    bool
+    default y
+
 config SOC_TWAI_BRP_MIN
     int
     default 2
diff --git a/components/soc/esp32s3/include/soc/soc_caps.h b/components/soc/esp32s3/include/soc/soc_caps.h
index a0858494bc..df685cd925 100644
--- a/components/soc/esp32s3/include/soc/soc_caps.h
+++ b/components/soc/esp32s3/include/soc/soc_caps.h
@@ -454,3 +454,4 @@
 
 /*---------------------------------- Bluetooth CAPS ----------------------------------*/
 #define SOC_BLE_SUPPORTED               (1)    /*!< Support Bluetooth Low Energy hardware */
+#define SOC_BLE_MESH_SUPPORTED          (1)    /*!< Support BLE MESH */
diff --git a/docs/conf_common.py b/docs/conf_common.py
index 12302226cc..c0b54db4ff 100644
--- a/docs/conf_common.py
+++ b/docs/conf_common.py
@@ -20,7 +20,6 @@ if os.environ.get('IDF_PATH') is None:
     raise RuntimeError('IDF_PATH should be set, run export.sh before building docs')
 
 BT_DOCS = ['api-guides/blufi.rst',
-           'api-guides/esp-ble-mesh/**',
            'api-reference/bluetooth/bt_le.rst',
            'api-reference/bluetooth/esp_bt_defs.rst',
            'api-reference/bluetooth/esp_bt_device.rst',
@@ -32,11 +31,17 @@ BT_DOCS = ['api-guides/blufi.rst',
            'api-reference/bluetooth/esp_gatts.rst',
            'api-reference/bluetooth/esp_gattc.rst',
            'api-reference/bluetooth/esp_blufi.rst',
-           'api-reference/bluetooth/esp-ble-mesh.rst',
            'api-reference/bluetooth/index.rst',
            'api-reference/bluetooth/nimble/index.rst',
            'migration-guides/release-5.x/bluetooth-low-energy.rst']
 
+BLE_MESH_DOCS = ['api-guides/esp-ble-mesh/ble-mesh-index.rst',
+                 'api-guides/esp-ble-mesh/ble-mesh-feature-list.rst',
+                 'api-guides/esp-ble-mesh/ble-mesh-terminology.rst',
+                 'api-guides/esp-ble-mesh/ble-mesh-architecture.rst',
+                 'api-guides/esp-ble-mesh/ble-mesh-faq.rst',
+                 'api-reference/bluetooth/esp-ble-mesh.rst']
+
 CLASSIC_BT_DOCS = ['api-reference/bluetooth/classic_bt.rst',
                    'api-reference/bluetooth/esp_a2dp.rst',
                    'api-reference/bluetooth/esp_avrc.rst',
@@ -144,6 +149,7 @@ ESP32C3_DOCS = ['hw-reference/esp32c3/**',
 
 # format: {tag needed to include: documents to included}, tags are parsed from sdkconfig and peripheral_caps.h headers
 conditional_include_dict = {'SOC_BT_SUPPORTED':BT_DOCS,
+                            'SOC_BLE_MESH_SUPPORTED':BLE_MESH_DOCS,
                             'SOC_WIFI_SUPPORTED':WIFI_DOCS,
                             'SOC_BT_CLASSIC_SUPPORTED':CLASSIC_BT_DOCS,
                             'SOC_SUPPORT_COEXISTENCE':COEXISTENCE_DOCS,
diff --git a/docs/docs_not_updated/esp32c2.txt b/docs/docs_not_updated/esp32c2.txt
index b938ea37db..e69de29bb2 100644
--- a/docs/docs_not_updated/esp32c2.txt
+++ b/docs/docs_not_updated/esp32c2.txt
@@ -1,6 +0,0 @@
-api-guides/esp-ble-mesh/ble-mesh-index
-api-guides/esp-ble-mesh/ble-mesh-feature-list
-api-guides/esp-ble-mesh/ble-mesh-terminology
-api-guides/esp-ble-mesh/ble-mesh-architecture
-api-guides/esp-ble-mesh/ble-mesh-faq
-api-reference/bluetooth/esp-ble-mesh
diff --git a/docs/en/api-guides/index.rst b/docs/en/api-guides/index.rst
index 5024b3fcb6..ef0891f243 100644
--- a/docs/en/api-guides/index.rst
+++ b/docs/en/api-guides/index.rst
@@ -14,7 +14,7 @@ API Guides
    :SOC_RTC_MEM_SUPPORTED: deep-sleep-stub
    :SOC_USB_OTG_SUPPORTED: dfu
    error-handling
-   :SOC_BT_SUPPORTED: esp-ble-mesh/ble-mesh-index
+   :SOC_BLE_MESH_SUPPORTED: esp-ble-mesh/ble-mesh-index
    freertos-smp
    :SOC_WIFI_MESH_SUPPORT: esp-wifi-mesh
    event-handling
diff --git a/docs/en/api-reference/bluetooth/index.rst b/docs/en/api-reference/bluetooth/index.rst
index 8863d35595..3ce38bac69 100644
--- a/docs/en/api-reference/bluetooth/index.rst
+++ b/docs/en/api-reference/bluetooth/index.rst
@@ -10,7 +10,7 @@ Bluetooth API
     bt_le
     :SOC_BT_CLASSIC_SUPPORTED: classic_bt
     controller_vhci
-    esp-ble-mesh
+    :SOC_BLE_MESH_SUPPORTED: esp-ble-mesh
     nimble/index
 
 ESP-IDF currently supports two host stacks. The Bluedroid based stack (default) supports classic Bluetooth as well as BLE. On the other hand, Apache NimBLE based stack is BLE only. For users to make a choice:
diff --git a/docs/zh_CN/api-guides/index.rst b/docs/zh_CN/api-guides/index.rst
index e7d7d175eb..31c1530961 100644
--- a/docs/zh_CN/api-guides/index.rst
+++ b/docs/zh_CN/api-guides/index.rst
@@ -14,7 +14,7 @@ API 指南
    :SOC_RTC_MEM_SUPPORTED: deep-sleep-stub
    :SOC_USB_OTG_SUPPORTED: dfu
    error-handling
-   :SOC_BT_SUPPORTED: esp-ble-mesh/ble-mesh-index
+   :SOC_BLE_MESH_SUPPORTED: esp-ble-mesh/ble-mesh-index
    freertos-smp
    :SOC_WIFI_MESH_SUPPORT: esp-wifi-mesh
    event-handling
diff --git a/docs/zh_CN/api-reference/bluetooth/index.rst b/docs/zh_CN/api-reference/bluetooth/index.rst
index 088c2975b4..46f147f751 100644
--- a/docs/zh_CN/api-reference/bluetooth/index.rst
+++ b/docs/zh_CN/api-reference/bluetooth/index.rst
@@ -10,7 +10,7 @@
    bt_le
    :SOC_BT_CLASSIC_SUPPORTED: classic_bt
    controller_vhci
-   esp-ble-mesh
+   :SOC_BLE_MESH_SUPPORTED: esp-ble-mesh
    nimble/index
 
 ESP-IDF 目前支持两个主机堆栈。基于 Bluedroid 的堆栈（默认）支持传统蓝牙和 BLE，而基于 Apache NimBLE 的堆栈仅支持 BLE。用户可参考如下信息进行选择：

From 53c2ea2d080d845fa698c1728d5ab3db5520c8cb Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Martin=20Ga=C5=88o?= <martin.gano@espressif.com>
Date: Wed, 14 Sep 2022 12:26:25 +0200
Subject: [PATCH 464/665] fatfsgen.py: enable multiple dots in the long file
 name

---
 components/fatfs/fatfs_utils/fs_object.py           | 12 +++++++-----
 components/fatfs/fatfs_utils/long_filename_utils.py |  4 ++--
 components/fatfs/fatfs_utils/utils.py               |  4 ++++
 3 files changed, 13 insertions(+), 7 deletions(-)

diff --git a/components/fatfs/fatfs_utils/fs_object.py b/components/fatfs/fatfs_utils/fs_object.py
index 61a0f3a57f..00de17676c 100644
--- a/components/fatfs/fatfs_utils/fs_object.py
+++ b/components/fatfs/fatfs_utils/fs_object.py
@@ -12,8 +12,8 @@ from .fatfs_state import FATFSState
 from .long_filename_utils import (build_lfn_full_name, build_lfn_unique_entry_name_order,
                                   get_required_lfn_entries_count, split_name_to_lfn_entries,
                                   split_name_to_lfn_entry_blocks)
-from .utils import (DATETIME, MAX_EXT_SIZE, MAX_NAME_SIZE, FATDefaults, build_lfn_short_entry_name, lfn_checksum,
-                    required_clusters_count, split_content_into_sectors, split_to_name_and_extension)
+from .utils import (DATETIME, MAX_EXT_SIZE, MAX_NAME_SIZE, FATDefaults, build_lfn_short_entry_name, build_name,
+                    lfn_checksum, required_clusters_count, split_content_into_sectors, split_to_name_and_extension)
 
 
 class File:
@@ -45,7 +45,8 @@ class File:
         self._first_cluster = value
 
     def name_equals(self, name: str, extension: str) -> bool:
-        return self.name == name and self.extension == extension
+        equals_: bool = build_name(name, extension) == build_name(self.name, self.extension)
+        return equals_
 
     def write(self, content: bytes) -> None:
         self.entry.update_content_size(len(content))
@@ -112,7 +113,8 @@ class Directory:
         self._first_cluster = value
 
     def name_equals(self, name: str, extension: str) -> bool:
-        return self.name == name and self.extension == extension
+        equals_: bool = build_name(name, extension) == build_name(self.name, self.extension)
+        return equals_
 
     @property
     def entries_count(self) -> int:
@@ -141,7 +143,7 @@ class Directory:
 
     def lookup_entity(self, object_name: str, extension: str):  # type: ignore
         for entity in self.entities:
-            if entity.name == object_name and entity.extension == extension:
+            if build_name(entity.name, entity.extension) == build_name(object_name, extension):
                 return entity
         return None
 
diff --git a/components/fatfs/fatfs_utils/long_filename_utils.py b/components/fatfs/fatfs_utils/long_filename_utils.py
index f28816d74c..0e1521c612 100644
--- a/components/fatfs/fatfs_utils/long_filename_utils.py
+++ b/components/fatfs/fatfs_utils/long_filename_utils.py
@@ -3,7 +3,7 @@
 from typing import List
 
 from .entry import Entry
-from .utils import convert_to_utf16_and_pad
+from .utils import build_name, convert_to_utf16_and_pad
 
 #  File name with long filenames support can be as long as memory allows. It is split into entries
 #  holding 13 characters of the filename, thus the number of required entries is ceil(len(long_name) / 13).
@@ -85,7 +85,7 @@ def build_lfn_full_name(name: str, extension: str) -> str:
     The extension is optional, and the long filename entry explicitly specifies it,
     on the opposite as for short file names.
     """
-    lfn_record: str = f'{name}.{extension}' if len(extension) > 0 else name
+    lfn_record: str = build_name(name, extension)
     # the name must be terminated with NULL terminator
     # if it doesn't fit into the set of long name directory entries
     if len(lfn_record) % Entry.CHARS_PER_ENTRY != 0:
diff --git a/components/fatfs/fatfs_utils/utils.py b/components/fatfs/fatfs_utils/utils.py
index 72e3e0dee5..06beb6c752 100644
--- a/components/fatfs/fatfs_utils/utils.py
+++ b/components/fatfs/fatfs_utils/utils.py
@@ -222,6 +222,10 @@ TIME_ENTRY = BitStruct(
 )
 
 
+def build_name(name: str, extension: str) -> str:
+    return f'{name}.{extension}' if len(extension) > 0 else name
+
+
 def build_date_entry(year: int, mon: int, mday: int) -> int:
     """
     :param year: denotes year starting from 1980 (0 ~ 1980, 1 ~ 1981, etc), valid values are 1980 + 0..127 inclusive

From f95c347013e0dda3821f4715552446df3b95b92a Mon Sep 17 00:00:00 2001
From: zwj <zhiweijian@espressif.com>
Date: Fri, 16 Sep 2022 16:14:35 +0800
Subject: [PATCH 465/665] update BLE lib for ESP32C3 and ESP32S3

Fixed BLE disconnection issue when channel map update failed due to bad channels
---
 components/bt/controller/lib_esp32c3_family | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/bt/controller/lib_esp32c3_family b/components/bt/controller/lib_esp32c3_family
index 2a91d90e33..420ae1726d 160000
--- a/components/bt/controller/lib_esp32c3_family
+++ b/components/bt/controller/lib_esp32c3_family
@@ -1 +1 @@
-Subproject commit 2a91d90e33b3b1104daf1bff898fe5bc3f814811
+Subproject commit 420ae1726dede6bbd4f3393744a8f3a252330b6a

From c71bd0e4fa4f55cd81a6db1fce8ab3223d2eef31 Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Tue, 13 Sep 2022 15:54:05 +0800
Subject: [PATCH 466/665] rmt: disable rc_fast clock when it's used up

---
 components/driver/rmt/rmt_common.c | 11 +++++++++++
 1 file changed, 11 insertions(+)

diff --git a/components/driver/rmt/rmt_common.c b/components/driver/rmt/rmt_common.c
index 09911b729c..e3dc6ed448 100644
--- a/components/driver/rmt/rmt_common.c
+++ b/components/driver/rmt/rmt_common.c
@@ -74,6 +74,7 @@ rmt_group_t *rmt_acquire_group_handle(int group_id)
 void rmt_release_group_handle(rmt_group_t *group)
 {
     int group_id = group->group_id;
+    rmt_clock_source_t clk_src = group->clk_src;
     bool do_deinitialize = false;
 
     _lock_acquire(&s_platform.mutex);
@@ -88,6 +89,16 @@ void rmt_release_group_handle(rmt_group_t *group)
     }
     _lock_release(&s_platform.mutex);
 
+    switch (clk_src) {
+#if SOC_RMT_SUPPORT_RC_FAST
+    case RMT_CLK_SRC_RC_FAST:
+        periph_rtc_dig_clk8m_disable();
+        break;
+#endif // SOC_RMT_SUPPORT_RC_FAST
+    default:
+        break;
+    }
+
     if (do_deinitialize) {
         ESP_LOGD(TAG, "del group(%d)", group_id);
     }

From b562754a2f818914d60c4b5ec89bb6e8bba29ccf Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Fri, 16 Sep 2022 14:25:28 +0800
Subject: [PATCH 467/665] rmt: support esp32c6

---
 components/hal/esp32/include/hal/rmt_ll.h     |  14 +
 components/hal/esp32c3/include/hal/rmt_ll.h   |  13 +-
 components/hal/esp32c6/include/hal/rmt_ll.h   | 849 ++++++++++++++++++
 components/hal/esp32h2/include/hal/rmt_ll.h   |  13 +-
 components/hal/esp32s2/include/hal/rmt_ll.h   |  14 +
 components/hal/esp32s3/include/hal/rmt_ll.h   |  13 +-
 components/hal/rmt_hal.c                      |   2 +
 .../esp32c6/include/soc/Kconfig.soc_caps.in   |   8 +
 .../soc/esp32c6/include/soc/clk_tree_defs.h   |  11 +-
 components/soc/esp32c6/include/soc/rmt_reg.h  | 520 +++++------
 components/soc/esp32c6/include/soc/soc_caps.h |   4 +-
 examples/peripherals/.build-test-rules.yml    |   4 +-
 12 files changed, 1193 insertions(+), 272 deletions(-)
 create mode 100644 components/hal/esp32c6/include/hal/rmt_ll.h

diff --git a/components/hal/esp32/include/hal/rmt_ll.h b/components/hal/esp32/include/hal/rmt_ll.h
index 9936a5cf78..e16763ccd5 100644
--- a/components/hal/esp32/include/hal/rmt_ll.h
+++ b/components/hal/esp32/include/hal/rmt_ll.h
@@ -99,6 +99,20 @@ static inline void rmt_ll_set_group_clock_src(rmt_dev_t *dev, uint32_t channel,
     }
 }
 
+/**
+ * @brief Enable RMT peripheral source clock
+ *
+ * @note RMT doesn't support enable/disable clock source, this function is only for compatibility
+ *
+ * @param dev Peripheral instance address
+ * @param en True to enable, False to disable
+ */
+static inline void rmt_ll_enable_group_clock(rmt_dev_t *dev, bool en)
+{
+    (void)dev;
+    (void)en;
+}
+
 ////////////////////////////////////////TX Channel Specific/////////////////////////////////////////////////////////////
 
 /**
diff --git a/components/hal/esp32c3/include/hal/rmt_ll.h b/components/hal/esp32c3/include/hal/rmt_ll.h
index 2658a453bf..7b8106dfe0 100644
--- a/components/hal/esp32c3/include/hal/rmt_ll.h
+++ b/components/hal/esp32c3/include/hal/rmt_ll.h
@@ -90,7 +90,6 @@ static inline void rmt_ll_set_group_clock_src(rmt_dev_t *dev, uint32_t channel,
     // Formula: rmt_sclk = module_clock_src / (1 + div_num + div_a / div_b)
     (void)channel; // the source clock is set for all channels
     HAL_ASSERT(divider_integral >= 1);
-    dev->sys_conf.sclk_active = 0;
     HAL_FORCE_MODIFY_U32_REG_FIELD(dev->sys_conf, sclk_div_num, divider_integral - 1);
     dev->sys_conf.sclk_div_a = divider_numerator;
     dev->sys_conf.sclk_div_b = divider_denominator;
@@ -108,7 +107,17 @@ static inline void rmt_ll_set_group_clock_src(rmt_dev_t *dev, uint32_t channel,
         HAL_ASSERT(false && "unsupported RMT clock source");
         break;
     }
-    dev->sys_conf.sclk_active = 1;
+}
+
+/**
+ * @brief Enable RMT peripheral source clock
+ *
+ * @param dev Peripheral instance address
+ * @param en True to enable, False to disable
+ */
+static inline void rmt_ll_enable_group_clock(rmt_dev_t *dev, bool en)
+{
+    dev->sys_conf.sclk_active = en;
 }
 
 ////////////////////////////////////////TX Channel Specific/////////////////////////////////////////////////////////////
diff --git a/components/hal/esp32c6/include/hal/rmt_ll.h b/components/hal/esp32c6/include/hal/rmt_ll.h
new file mode 100644
index 0000000000..35beca2c9c
--- /dev/null
+++ b/components/hal/esp32c6/include/hal/rmt_ll.h
@@ -0,0 +1,849 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+/**
+ * @note TX and RX channels are index from 0 in the LL driver, i.e. tx_channel = [0,1], rx_channel = [0,1]
+ */
+
+#pragma once
+
+#include <stdint.h>
+#include <stdbool.h>
+#include <stddef.h>
+#include "hal/misc.h"
+#include "hal/assert.h"
+#include "hal/rmt_types.h"
+#include "soc/rmt_struct.h"
+#include "soc/pcr_struct.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#define RMT_LL_EVENT_TX_DONE(channel)     (1 << (channel))
+#define RMT_LL_EVENT_TX_THRES(channel)    (1 << ((channel) + 8))
+#define RMT_LL_EVENT_TX_LOOP_END(channel) (1 << ((channel) + 12))
+#define RMT_LL_EVENT_TX_ERROR(channel)    (1 << ((channel) + 4))
+#define RMT_LL_EVENT_RX_DONE(channel)     (1 << ((channel) + 2))
+#define RMT_LL_EVENT_RX_THRES(channel)    (1 << ((channel) + 10))
+#define RMT_LL_EVENT_RX_ERROR(channel)    (1 << ((channel) + 6))
+#define RMT_LL_EVENT_TX_MASK(channel)     (RMT_LL_EVENT_TX_DONE(channel) | RMT_LL_EVENT_TX_THRES(channel) | RMT_LL_EVENT_TX_LOOP_END(channel))
+#define RMT_LL_EVENT_RX_MASK(channel)     (RMT_LL_EVENT_RX_DONE(channel) | RMT_LL_EVENT_RX_THRES(channel))
+
+#define RMT_LL_MAX_LOOP_COUNT_PER_BATCH   1023
+
+typedef enum {
+    RMT_LL_MEM_OWNER_SW = 0,
+    RMT_LL_MEM_OWNER_HW = 1,
+} rmt_ll_mem_owner_t;
+
+/**
+ * @brief Enable clock gate for register and memory
+ *
+ * @param dev Peripheral instance address
+ * @param enable True to enable, False to disable
+ */
+static inline void rmt_ll_enable_periph_clock(rmt_dev_t *dev, bool enable)
+{
+    dev->sys_conf.clk_en = enable; // register clock gating
+    dev->sys_conf.mem_clk_force_on = enable; // memory clock gating
+}
+
+/**
+ * @brief Power down memory
+ *
+ * @param dev Peripheral instance address
+ * @param enable True to power down, False to power up
+ */
+static inline void rmt_ll_power_down_mem(rmt_dev_t *dev, bool enable)
+{
+    dev->sys_conf.mem_force_pu = !enable;
+    dev->sys_conf.mem_force_pd = enable;
+}
+
+/**
+ * @brief Enable APB accessing RMT memory in nonfifo mode
+ *
+ * @param dev Peripheral instance address
+ * @param enable True to enable, False to disable
+ */
+static inline void rmt_ll_enable_mem_access_nonfifo(rmt_dev_t *dev, bool enable)
+{
+    dev->sys_conf.apb_fifo_mask = enable;
+}
+
+/**
+ * @brief Set clock source and divider for RMT channel group
+ *
+ * @param dev Peripheral instance address
+ * @param channel not used as clock source is set for all channels
+ * @param src Clock source
+ * @param divider_integral Integral part of the divider
+ * @param divider_denominator Denominator part of the divider
+ * @param divider_numerator Numerator part of the divider
+ */
+static inline void rmt_ll_set_group_clock_src(rmt_dev_t *dev, uint32_t channel, rmt_clock_source_t src,
+        uint32_t divider_integral, uint32_t divider_denominator, uint32_t divider_numerator)
+{
+    // Formula: rmt_sclk = module_clock_src / (1 + div_num + div_a / div_b)
+    (void)channel; // the source clock is set for all channels
+    HAL_ASSERT(divider_integral >= 1);
+    HAL_FORCE_MODIFY_U32_REG_FIELD(PCR.rmt_sclk_conf, rmt_sclk_div_num, divider_integral - 1);
+    PCR.rmt_sclk_conf.rmt_sclk_div_a = divider_numerator;
+    PCR.rmt_sclk_conf.rmt_sclk_div_b = divider_denominator;
+    switch (src) {
+    case RMT_CLK_SRC_APB:
+        PCR.rmt_sclk_conf.rmt_sclk_sel = 1;
+        break;
+    case RMT_CLK_SRC_XTAL:
+        PCR.rmt_sclk_conf.rmt_sclk_sel = 3;
+        break;
+    default:
+        HAL_ASSERT(false);
+        break;
+    }
+}
+
+/**
+ * @brief Enable RMT peripheral source clock
+ *
+ * @param dev Peripheral instance address
+ * @param en True to enable, False to disable
+ */
+static inline void rmt_ll_enable_group_clock(rmt_dev_t *dev, bool en)
+{
+    (void)dev;
+    PCR.rmt_sclk_conf.rmt_sclk_en = en;
+}
+
+////////////////////////////////////////TX Channel Specific/////////////////////////////////////////////////////////////
+
+/**
+ * @brief Reset clock divider for TX channels by mask
+ *
+ * @param dev Peripheral instance address
+ * @param channel_mask Mask of TX channels
+ */
+static inline void rmt_ll_tx_reset_channels_clock_div(rmt_dev_t *dev, uint32_t channel_mask)
+{
+    // write 1 to reset
+    dev->ref_cnt_rst.val |= channel_mask & 0x03;
+}
+
+/**
+ * @brief Set TX channel clock divider
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT TX channel number
+ * @param div Division value
+ */
+static inline void rmt_ll_tx_set_channel_clock_div(rmt_dev_t *dev, uint32_t channel, uint32_t div)
+{
+    HAL_ASSERT(div >= 1 && div <= 256 && "divider out of range");
+    // limit the maximum divider to 256
+    if (div >= 256) {
+        div = 0; // 0 means 256 division
+    }
+    HAL_FORCE_MODIFY_U32_REG_FIELD(dev->chnconf0[channel], div_cnt_chn, div);
+}
+
+/**
+ * @brief Reset RMT reading pointer for TX channel
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT TX channel number
+ */
+__attribute__((always_inline))
+static inline void rmt_ll_tx_reset_pointer(rmt_dev_t *dev, uint32_t channel)
+{
+    dev->chnconf0[channel].mem_rd_rst_chn = 1;
+    dev->chnconf0[channel].mem_rd_rst_chn = 0;
+    dev->chnconf0[channel].apb_mem_rst_chn = 1;
+    dev->chnconf0[channel].apb_mem_rst_chn = 0;
+}
+
+/**
+ * @brief Start transmitting for TX channel
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT TX channel number
+ */
+__attribute__((always_inline))
+static inline void rmt_ll_tx_start(rmt_dev_t *dev, uint32_t channel)
+{
+    // update other configuration registers before start transmitting
+    dev->chnconf0[channel].conf_update_chn = 1;
+    dev->chnconf0[channel].tx_start_chn = 1;
+}
+
+/**
+ * @brief Stop transmitting for TX channel
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT TX channel number
+ */
+__attribute__((always_inline))
+static inline void rmt_ll_tx_stop(rmt_dev_t *dev, uint32_t channel)
+{
+    dev->chnconf0[channel].tx_stop_chn = 1;
+    // stop won't take place until configurations updated
+    dev->chnconf0[channel].conf_update_chn = 1;
+}
+
+/**
+ * @brief Set memory block number for TX channel
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT TX channel number
+ * @param block_num memory block number
+ */
+static inline void rmt_ll_tx_set_mem_blocks(rmt_dev_t *dev, uint32_t channel, uint8_t block_num)
+{
+    dev->chnconf0[channel].mem_size_chn = block_num;
+}
+
+/**
+ * @brief Enable TX wrap
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT TX channel number
+ * @param enable True to enable, False to disable
+ */
+static inline void rmt_ll_tx_enable_wrap(rmt_dev_t *dev, uint32_t channel, bool enable)
+{
+    dev->chnconf0[channel].mem_tx_wrap_en_chn = enable;
+}
+
+/**
+ * @brief Enable transmitting in a loop
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT TX channel number
+ * @param enable True to enable, False to disable
+ */
+__attribute__((always_inline))
+static inline void rmt_ll_tx_enable_loop(rmt_dev_t *dev, uint32_t channel, bool enable)
+{
+    dev->chnconf0[channel].tx_conti_mode_chn = enable;
+}
+
+/**
+ * @brief Set loop count for TX channel
+ *
+ * @param dev  Peripheral instance address
+ * @param channel RMT TX channel number
+ * @param count TX loop count
+ */
+__attribute__((always_inline))
+static inline void rmt_ll_tx_set_loop_count(rmt_dev_t *dev, uint32_t channel, uint32_t count)
+{
+    HAL_ASSERT(count <= RMT_LL_MAX_LOOP_COUNT_PER_BATCH && "loop count out of range");
+    dev->chn_tx_lim[channel].tx_loop_num_chn = count;
+}
+
+/**
+ * @brief Reset loop count for TX channel
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT TX channel number
+ */
+__attribute__((always_inline))
+static inline void rmt_ll_tx_reset_loop_count(rmt_dev_t *dev, uint32_t channel)
+{
+    dev->chn_tx_lim[channel].loop_count_reset_chn = 1;
+    dev->chn_tx_lim[channel].loop_count_reset_chn = 0;
+}
+
+/**
+ * @brief Enable loop count for TX channel
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT TX channel number
+ * @param enable True to enable, False to disable
+ */
+__attribute__((always_inline))
+static inline void rmt_ll_tx_enable_loop_count(rmt_dev_t *dev, uint32_t channel, bool enable)
+{
+    dev->chn_tx_lim[channel].tx_loop_cnt_en_chn = enable;
+}
+
+/**
+ * @brief Enable loop stop at count value automatically
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT TX channel number
+ * @param enable True to enable, False to disable
+ */
+__attribute__((always_inline))
+static inline void rmt_ll_tx_enable_loop_autostop(rmt_dev_t *dev, uint32_t channel, bool enable)
+{
+    dev->chn_tx_lim[channel].loop_stop_en_chn = enable;
+}
+
+/**
+ * @brief Enable transmit multiple channels synchronously
+ *
+ * @param dev Peripheral instance address
+ * @param enable True to enable, False to disable
+ */
+static inline void rmt_ll_tx_enable_sync(rmt_dev_t *dev, bool enable)
+{
+    dev->tx_sim.tx_sim_en = enable;
+}
+
+/**
+ * @brief Clear the TX channels synchronous group
+ *
+ * @param dev Peripheral instance address
+ */
+static inline void rmt_ll_tx_clear_sync_group(rmt_dev_t *dev)
+{
+    dev->tx_sim.val &= ~(0x03);
+}
+
+/**
+ * @brief Add TX channels to the synchronous group
+ *
+ * @param dev Peripheral instance address
+ * @param channel_mask Mask of TX channels to be added to the synchronous group
+ */
+static inline void rmt_ll_tx_sync_group_add_channels(rmt_dev_t *dev, uint32_t channel_mask)
+{
+    dev->tx_sim.val |= (channel_mask & 0x03);
+}
+
+/**
+ * @brief Remove TX channels from the synchronous group
+ *
+ * @param dev Peripheral instance address
+ * @param channel_mask Mask of TX channels to be removed from the synchronous group
+ */
+static inline void rmt_ll_tx_sync_group_remove_channels(rmt_dev_t *dev, uint32_t channel_mask)
+{
+    dev->tx_sim.val &= ~channel_mask;
+}
+
+/**
+ * @brief Fix the output level when TX channel is in IDLE state
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT TX channel number
+ * @param level IDLE level (1 => high, 0 => low)
+ * @param enable True to fix the IDLE level, otherwise the IDLE level is determined by EOF encoder
+ */
+__attribute__((always_inline))
+static inline void rmt_ll_tx_fix_idle_level(rmt_dev_t *dev, uint32_t channel, uint8_t level, bool enable)
+{
+    dev->chnconf0[channel].idle_out_en_chn = enable;
+    dev->chnconf0[channel].idle_out_lv_chn = level;
+}
+
+/**
+ * @brief Set the amount of RMT symbols that can trigger the limitation interrupt
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT TX channel number
+ * @param limit Specify the number of symbols
+ */
+static inline void rmt_ll_tx_set_limit(rmt_dev_t *dev, uint32_t channel, uint32_t limit)
+{
+    dev->chn_tx_lim[channel].tx_lim_chn = limit;
+}
+
+/**
+ * @brief Set high and low duration of carrier signal
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT TX channel number
+ * @param high_ticks Duration of high level
+ * @param low_ticks Duration of low level
+ */
+static inline void rmt_ll_tx_set_carrier_high_low_ticks(rmt_dev_t *dev, uint32_t channel, uint32_t high_ticks, uint32_t low_ticks)
+{
+    HAL_ASSERT(high_ticks >= 1 && high_ticks <= 65536 && low_ticks >= 1 && low_ticks <= 65536 && "out of range high/low ticks");
+    // ticks=0 means 65536 in hardware
+    if (high_ticks >= 65536) {
+        high_ticks = 0;
+    }
+    if (low_ticks >= 65536) {
+        low_ticks = 0;
+    }
+    HAL_FORCE_MODIFY_U32_REG_FIELD(dev->chncarrier_duty[channel], carrier_high_chn, high_ticks);
+    HAL_FORCE_MODIFY_U32_REG_FIELD(dev->chncarrier_duty[channel], carrier_low_chn, low_ticks);
+}
+
+/**
+ * @brief Enable modulating carrier signal to TX channel
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT TX channel number
+ * @param enable True to enable, False to disable
+ */
+static inline void rmt_ll_tx_enable_carrier_modulation(rmt_dev_t *dev, uint32_t channel, bool enable)
+{
+    dev->chnconf0[channel].carrier_en_chn = enable;
+}
+
+/**
+ * @brief Set on high or low to modulate the carrier signal
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT TX channel number
+ * @param level Which level to modulate on (0=>low level, 1=>high level)
+ */
+static inline void rmt_ll_tx_set_carrier_level(rmt_dev_t *dev, uint32_t channel, uint8_t level)
+{
+    dev->chnconf0[channel].carrier_out_lv_chn = level;
+}
+
+/**
+ * @brief Enable to always output carrier signal, regardless of a valid data transmission
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT TX channel number
+ * @param enable True to output carrier signal in all RMT state, False to only ouput carrier signal for effective data
+ */
+static inline void rmt_ll_tx_enable_carrier_always_on(rmt_dev_t *dev, uint32_t channel, bool enable)
+{
+    dev->chnconf0[channel].carrier_eff_en_chn = !enable;
+}
+
+////////////////////////////////////////RX Channel Specific/////////////////////////////////////////////////////////////
+
+/**
+ * @brief Reset clock divider for RX channels by mask
+ *
+ * @param dev Peripheral instance address
+ * @param channel_mask Mask of RX channels
+ */
+static inline void rmt_ll_rx_reset_channels_clock_div(rmt_dev_t *dev, uint32_t channel_mask)
+{
+    // write 1 to reset
+    dev->ref_cnt_rst.val |= ((channel_mask & 0x03) << 2);
+}
+
+/**
+ * @brief Set RX channel clock divider
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT RX channel number
+ * @param div Division value
+ */
+static inline void rmt_ll_rx_set_channel_clock_div(rmt_dev_t *dev, uint32_t channel, uint32_t div)
+{
+    HAL_ASSERT(div >= 1 && div <= 256 && "divider out of range");
+    // limit the maximum divider to 256
+    if (div >= 256) {
+        div = 0; // 0 means 256 division
+    }
+    HAL_FORCE_MODIFY_U32_REG_FIELD(dev->chmconf[channel].conf0, div_cnt_chm, div);
+}
+
+/**
+ * @brief Reset RMT writing pointer for RX channel
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT RX channel number
+ */
+static inline void rmt_ll_rx_reset_pointer(rmt_dev_t *dev, uint32_t channel)
+{
+    dev->chmconf[channel].conf1.mem_wr_rst_chm = 1;
+    dev->chmconf[channel].conf1.mem_wr_rst_chm = 0;
+    dev->chmconf[channel].conf1.apb_mem_rst_chm = 1;
+    dev->chmconf[channel].conf1.apb_mem_rst_chm = 0;
+}
+
+/**
+ * @brief Enable receiving for RX channel
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT RX channel number
+ * @param enable True to enable, False to disable
+ */
+__attribute__((always_inline))
+static inline void rmt_ll_rx_enable(rmt_dev_t *dev, uint32_t channel, bool enable)
+{
+    dev->chmconf[channel].conf1.rx_en_chm = enable;
+    // rx won't be enabled until configurations updated
+    dev->chmconf[channel].conf1.conf_update_chm = 1;
+}
+
+/**
+ * @brief Set memory block number for RX channel
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT RX channel number
+ * @param block_num memory block number
+ */
+static inline void rmt_ll_rx_set_mem_blocks(rmt_dev_t *dev, uint32_t channel, uint8_t block_num)
+{
+    dev->chmconf[channel].conf0.mem_size_chm = block_num;
+}
+
+/**
+ * @brief Set the time length for RX channel before going into IDLE state
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT RX channel number
+ * @param thres Time length threshold
+ */
+static inline void rmt_ll_rx_set_idle_thres(rmt_dev_t *dev, uint32_t channel, uint32_t thres)
+{
+    dev->chmconf[channel].conf0.idle_thres_chm = thres;
+}
+
+/**
+ * @brief Set RMT memory owner for RX channel
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT RX channel number
+ * @param owner Memory owner
+ */
+__attribute__((always_inline))
+static inline void rmt_ll_rx_set_mem_owner(rmt_dev_t *dev, uint32_t channel, rmt_ll_mem_owner_t owner)
+{
+    dev->chmconf[channel].conf1.mem_owner_chm = owner;
+}
+
+/**
+ * @brief Enable filter for RX channel
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT RX chanenl number
+ * @param enable True to enable, False to disable
+ */
+static inline void rmt_ll_rx_enable_filter(rmt_dev_t *dev, uint32_t channel, bool enable)
+{
+    dev->chmconf[channel].conf1.rx_filter_en_chm = enable;
+}
+
+/**
+ * @brief Set RX channel filter threshold (i.e. the maximum width of one pulse signal that would be treated as a noise)
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT RX channel number
+ * @param thres Filter threshold
+ */
+static inline void rmt_ll_rx_set_filter_thres(rmt_dev_t *dev, uint32_t channel, uint32_t thres)
+{
+    HAL_FORCE_MODIFY_U32_REG_FIELD(dev->chmconf[channel].conf1, rx_filter_thres_chm, thres);
+}
+
+/**
+ * @brief Get RMT memory write cursor offset
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT RX channel number
+ * @return writer offset
+ */
+__attribute__((always_inline))
+static inline uint32_t rmt_ll_rx_get_memory_writer_offset(rmt_dev_t *dev, uint32_t channel)
+{
+    return dev->chmstatus[channel].mem_waddr_ex_chm - (channel + 2) * 48;
+}
+
+/**
+ * @brief Set the amount of RMT symbols that can trigger the limitation interrupt
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT RX channel number
+ * @param limit Specify the number of symbols
+ */
+static inline void rmt_ll_rx_set_limit(rmt_dev_t *dev, uint32_t channel, uint32_t limit)
+{
+    dev->chm_rx_lim[channel].rmt_rx_lim_chm = limit;
+}
+
+/**
+ * @brief Set high and low duration of carrier signal
+ *
+ * @param dev dev Peripheral instance address
+ * @param channel RMT TX channel number
+ * @param high_ticks Duration of high level
+ * @param low_ticks Duration of low level
+ */
+static inline void rmt_ll_rx_set_carrier_high_low_ticks(rmt_dev_t *dev, uint32_t channel, uint32_t high_ticks, uint32_t low_ticks)
+{
+    HAL_ASSERT(high_ticks >= 1 && high_ticks <= 65536 && low_ticks >= 1 && low_ticks <= 65536 && "out of range high/low ticks");
+    HAL_FORCE_MODIFY_U32_REG_FIELD(dev->chm_rx_carrier_rm[channel], carrier_high_thres_chm, high_ticks - 1);
+    HAL_FORCE_MODIFY_U32_REG_FIELD(dev->chm_rx_carrier_rm[channel], carrier_low_thres_chm, low_ticks - 1);
+}
+
+/**
+ * @brief Enable demodulating the carrier on RX channel
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT RX channel number
+ * @param enable True to enable, False to disable
+ */
+static inline void rmt_ll_rx_enable_carrier_demodulation(rmt_dev_t *dev, uint32_t channel, bool enable)
+{
+    dev->chmconf[channel].conf0.carrier_en_chm = enable;
+}
+
+/**
+ * @brief Set on high or low to demodulate the carrier signal
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT RX channel number
+ * @param level Which level to demodulate (0=>low level, 1=>high level)
+ */
+static inline void rmt_ll_rx_set_carrier_level(rmt_dev_t *dev, uint32_t channel, uint8_t level)
+{
+    dev->chmconf[channel].conf0.carrier_out_lv_chm = level;
+}
+
+/**
+ * @brief Enable RX wrap
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT RX channel number
+ * @param enable True to enable, False to disable
+ */
+static inline void rmt_ll_rx_enable_wrap(rmt_dev_t *dev, uint32_t channel, bool enable)
+{
+    dev->chmconf[channel].conf1.mem_rx_wrap_en_chm = enable;
+}
+
+//////////////////////////////////////////Interrupt Specific////////////////////////////////////////////////////////////
+
+/**
+ * @brief Enable RMT interrupt for specific event mask
+ *
+ * @param dev Peripheral instance address
+ * @param mask Event mask
+ * @param enable True to enable, False to disable
+ */
+__attribute__((always_inline))
+static inline void rmt_ll_enable_interrupt(rmt_dev_t *dev, uint32_t mask, bool enable)
+{
+    if (enable) {
+        dev->int_ena.val |= mask;
+    } else {
+        dev->int_ena.val &= ~mask;
+    }
+}
+
+/**
+ * @brief Clear RMT interrupt status by mask
+ *
+ * @param dev Peripheral instance address
+ * @param mask Interupt status mask
+ */
+__attribute__((always_inline))
+static inline void rmt_ll_clear_interrupt_status(rmt_dev_t *dev, uint32_t mask)
+{
+    dev->int_clr.val = mask;
+}
+
+/**
+ * @brief Get interrupt status register address
+ *
+ * @param dev Peripheral instance address
+ * @return Register address
+ */
+static inline volatile void *rmt_ll_get_interrupt_status_reg(rmt_dev_t *dev)
+{
+    return &dev->int_st;
+}
+
+/**
+ * @brief Get interrupt status for TX channel
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT TX channel number
+ * @return Interrupt status
+ */
+__attribute__((always_inline))
+static inline uint32_t rmt_ll_tx_get_interrupt_status(rmt_dev_t *dev, uint32_t channel)
+{
+    return dev->int_st.val & RMT_LL_EVENT_TX_MASK(channel);
+}
+
+/**
+ * @brief Get interrupt raw status for TX channel
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT TX channel number
+ * @return Interrupt raw status
+ */
+static inline uint32_t rmt_ll_tx_get_interrupt_status_raw(rmt_dev_t *dev, uint32_t channel)
+{
+    return dev->int_raw.val & (RMT_LL_EVENT_TX_MASK(channel) | RMT_LL_EVENT_TX_ERROR(channel));
+}
+
+/**
+ * @brief Get interrupt raw status for RX channel
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT RX channel number
+ * @return Interrupt raw status
+ */
+static inline uint32_t rmt_ll_rx_get_interrupt_status_raw(rmt_dev_t *dev, uint32_t channel)
+{
+    return dev->int_raw.val & (RMT_LL_EVENT_RX_MASK(channel) | RMT_LL_EVENT_RX_ERROR(channel));
+}
+
+/**
+ * @brief Get interrupt status for RX channel
+ *
+ * @param dev Peripheral instance address
+ * @param channel RMT RX channel number
+ * @return Interrupt status
+ */
+__attribute__((always_inline))
+static inline uint32_t rmt_ll_rx_get_interrupt_status(rmt_dev_t *dev, uint32_t channel)
+{
+    return dev->int_st.val & RMT_LL_EVENT_RX_MASK(channel);
+}
+
+//////////////////////////////////////////Deprecated Functions//////////////////////////////////////////////////////////
+/////////////////////////////The following functions are only used by the legacy driver/////////////////////////////////
+/////////////////////////////They might be removed in the next major release (ESP-IDF 6.0)//////////////////////////////
+////////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
+
+__attribute__((always_inline))
+static inline uint32_t rmt_ll_tx_get_status_word(rmt_dev_t *dev, uint32_t channel)
+{
+    return dev->chnstatus[channel].val;
+}
+
+__attribute__((always_inline))
+static inline uint32_t rmt_ll_rx_get_status_word(rmt_dev_t *dev, uint32_t channel)
+{
+    return dev->chmstatus[channel].val;
+}
+
+__attribute__((always_inline))
+static inline uint32_t rmt_ll_tx_get_channel_clock_div(rmt_dev_t *dev, uint32_t channel)
+{
+    uint32_t div = HAL_FORCE_READ_U32_REG_FIELD(dev->chnconf0[channel], div_cnt_chn);
+    return div == 0 ? 256 : div;
+}
+
+__attribute__((always_inline))
+static inline uint32_t rmt_ll_rx_get_channel_clock_div(rmt_dev_t *dev, uint32_t channel)
+{
+    uint32_t div = HAL_FORCE_READ_U32_REG_FIELD(dev->chmconf[channel].conf0, div_cnt_chm);
+    return div == 0 ? 256 : div;
+}
+
+__attribute__((always_inline))
+static inline uint32_t rmt_ll_rx_get_idle_thres(rmt_dev_t *dev, uint32_t channel)
+{
+    return dev->chmconf[channel].conf0.idle_thres_chm;
+}
+
+__attribute__((always_inline))
+static inline uint32_t rmt_ll_tx_get_mem_blocks(rmt_dev_t *dev, uint32_t channel)
+{
+    return dev->chnconf0[channel].mem_size_chn;
+}
+
+__attribute__((always_inline))
+static inline uint32_t rmt_ll_rx_get_mem_blocks(rmt_dev_t *dev, uint32_t channel)
+{
+    return dev->chmconf[channel].conf0.mem_size_chm;
+}
+
+__attribute__((always_inline))
+static inline bool rmt_ll_tx_is_loop_enabled(rmt_dev_t *dev, uint32_t channel)
+{
+    return dev->chnconf0[channel].tx_conti_mode_chn;
+}
+
+__attribute__((always_inline))
+static inline rmt_clock_source_t rmt_ll_get_group_clock_src(rmt_dev_t *dev, uint32_t channel)
+{
+    rmt_clock_source_t clk_src = RMT_CLK_SRC_APB;
+    switch (PCR.rmt_sclk_conf.rmt_sclk_sel) {
+    case 1:
+        clk_src = RMT_CLK_SRC_APB;
+        break;
+    case 3:
+        clk_src = RMT_CLK_SRC_XTAL;
+        break;
+    }
+    return clk_src;
+}
+
+__attribute__((always_inline))
+static inline bool rmt_ll_tx_is_idle_enabled(rmt_dev_t *dev, uint32_t channel)
+{
+    return dev->chnconf0[channel].idle_out_en_chn;
+}
+
+__attribute__((always_inline))
+static inline uint32_t rmt_ll_tx_get_idle_level(rmt_dev_t *dev, uint32_t channel)
+{
+    return dev->chnconf0[channel].idle_out_lv_chn;
+}
+
+static inline bool rmt_ll_is_mem_powered_down(rmt_dev_t *dev)
+{
+    // the RTC domain can also power down RMT memory
+    // so it's probably not enough to detect whether it's powered down or not
+    // mem_force_pd has higher priority than mem_force_pu
+    return (dev->sys_conf.mem_force_pd) || !(dev->sys_conf.mem_force_pu);
+}
+
+__attribute__((always_inline))
+static inline uint32_t rmt_ll_rx_get_mem_owner(rmt_dev_t *dev, uint32_t channel)
+{
+    return dev->chmconf[channel].conf1.mem_owner_chm;
+}
+
+__attribute__((always_inline))
+static inline uint32_t rmt_ll_rx_get_limit(rmt_dev_t *dev, uint32_t channel)
+{
+    return dev->chm_rx_lim[channel].rmt_rx_lim_chm;
+}
+
+__attribute__((always_inline))
+static inline uint32_t rmt_ll_get_tx_end_interrupt_status(rmt_dev_t *dev)
+{
+    return dev->int_st.val & 0x03;
+}
+
+__attribute__((always_inline))
+static inline uint32_t rmt_ll_get_rx_end_interrupt_status(rmt_dev_t *dev)
+{
+    return (dev->int_st.val >> 2) & 0x03;
+}
+
+__attribute__((always_inline))
+static inline uint32_t rmt_ll_get_tx_err_interrupt_status(rmt_dev_t *dev)
+{
+    return (dev->int_st.val >> 4) & 0x03;
+}
+
+__attribute__((always_inline))
+static inline uint32_t rmt_ll_get_rx_err_interrupt_status(rmt_dev_t *dev)
+{
+    return (dev->int_st.val >> 6) & 0x03;
+}
+
+__attribute__((always_inline))
+static inline uint32_t rmt_ll_get_tx_thres_interrupt_status(rmt_dev_t *dev)
+{
+    return (dev->int_st.val >> 8) & 0x03;
+}
+
+__attribute__((always_inline))
+static inline uint32_t rmt_ll_get_rx_thres_interrupt_status(rmt_dev_t *dev)
+{
+    return (dev->int_st.val >> 10) & 0x03;
+}
+
+__attribute__((always_inline))
+static inline uint32_t rmt_ll_get_tx_loop_interrupt_status(rmt_dev_t *dev)
+{
+    return (dev->int_st.val >> 12) & 0x03;
+}
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/hal/esp32h2/include/hal/rmt_ll.h b/components/hal/esp32h2/include/hal/rmt_ll.h
index 5d18929689..826227ffa9 100644
--- a/components/hal/esp32h2/include/hal/rmt_ll.h
+++ b/components/hal/esp32h2/include/hal/rmt_ll.h
@@ -90,7 +90,6 @@ static inline void rmt_ll_set_group_clock_src(rmt_dev_t *dev, uint32_t channel,
     // Formula: rmt_sclk = module_clock_src / (1 + div_num + div_a / div_b)
     (void)channel; // the source clock is set for all channels
     HAL_ASSERT(divider_integral >= 1);
-    dev->sys_conf.sclk_active = 0;
     HAL_FORCE_MODIFY_U32_REG_FIELD(dev->sys_conf, sclk_div_num, divider_integral - 1);
     dev->sys_conf.sclk_div_a = divider_numerator;
     dev->sys_conf.sclk_div_b = divider_denominator;
@@ -105,7 +104,17 @@ static inline void rmt_ll_set_group_clock_src(rmt_dev_t *dev, uint32_t channel,
         HAL_ASSERT(false && "unsupported RMT clock source");
         break;
     }
-    dev->sys_conf.sclk_active = 1;
+}
+
+/**
+ * @brief Enable RMT peripheral source clock
+ *
+ * @param dev Peripheral instance address
+ * @param en True to enable, False to disable
+ */
+static inline void rmt_ll_enable_group_clock(rmt_dev_t *dev, bool en)
+{
+    dev->sys_conf.sclk_active = en;
 }
 
 ////////////////////////////////////////TX Channel Specific/////////////////////////////////////////////////////////////
diff --git a/components/hal/esp32s2/include/hal/rmt_ll.h b/components/hal/esp32s2/include/hal/rmt_ll.h
index 49ad57b9f0..23510d674a 100644
--- a/components/hal/esp32s2/include/hal/rmt_ll.h
+++ b/components/hal/esp32s2/include/hal/rmt_ll.h
@@ -104,6 +104,20 @@ static inline void rmt_ll_set_group_clock_src(rmt_dev_t *dev, uint32_t channel,
     }
 }
 
+/**
+ * @brief Enable RMT peripheral source clock
+ *
+ * @note RMT doesn't support enable/disable clock source, this function is only for compatibility
+ *
+ * @param dev Peripheral instance address
+ * @param en True to enable, False to disable
+ */
+static inline void rmt_ll_enable_group_clock(rmt_dev_t *dev, bool en)
+{
+    (void)dev;
+    (void)en;
+}
+
 ////////////////////////////////////////TX Channel Specific/////////////////////////////////////////////////////////////
 
 /**
diff --git a/components/hal/esp32s3/include/hal/rmt_ll.h b/components/hal/esp32s3/include/hal/rmt_ll.h
index 2096a92624..9489593940 100644
--- a/components/hal/esp32s3/include/hal/rmt_ll.h
+++ b/components/hal/esp32s3/include/hal/rmt_ll.h
@@ -90,7 +90,6 @@ static inline void rmt_ll_set_group_clock_src(rmt_dev_t *dev, uint32_t channel,
     // Formula: rmt_sclk = module_clock_src / (1 + div_num + div_a / div_b)
     (void)channel; // the source clock is set for all channels
     HAL_ASSERT(divider_integral >= 1);
-    dev->sys_conf.sclk_active = 0;
     HAL_FORCE_MODIFY_U32_REG_FIELD(dev->sys_conf, sclk_div_num, divider_integral - 1);
     dev->sys_conf.sclk_div_a = divider_numerator;
     dev->sys_conf.sclk_div_b = divider_denominator;
@@ -108,7 +107,17 @@ static inline void rmt_ll_set_group_clock_src(rmt_dev_t *dev, uint32_t channel,
         HAL_ASSERT(false && "unsupported RMT clock source");
         break;
     }
-    dev->sys_conf.sclk_active = 1;
+}
+
+/**
+ * @brief Enable RMT peripheral source clock
+ *
+ * @param dev Peripheral instance address
+ * @param en True to enable, False to disable
+ */
+static inline void rmt_ll_enable_group_clock(rmt_dev_t *dev, bool en)
+{
+    dev->sys_conf.sclk_active = en;
 }
 
 ////////////////////////////////////////TX Channel Specific/////////////////////////////////////////////////////////////
diff --git a/components/hal/rmt_hal.c b/components/hal/rmt_hal.c
index d83e5952da..c14c8501cc 100644
--- a/components/hal/rmt_hal.c
+++ b/components/hal/rmt_hal.c
@@ -14,6 +14,7 @@ void rmt_hal_init(rmt_hal_context_t *hal)
     rmt_ll_enable_mem_access_nonfifo(hal->regs, true);     // APB access the RMTMEM in nonfifo mode
     rmt_ll_enable_interrupt(hal->regs, UINT32_MAX, false); // disable all interupt events
     rmt_ll_clear_interrupt_status(hal->regs, UINT32_MAX);  // clear all pending events
+    rmt_ll_enable_group_clock(hal->regs, true);            // enable clock source
 #if SOC_RMT_SUPPORT_TX_SYNCHRO
     rmt_ll_tx_clear_sync_group(hal->regs);
 #endif // SOC_RMT_SUPPORT_TX_SYNCHRO
@@ -24,6 +25,7 @@ void rmt_hal_deinit(rmt_hal_context_t *hal)
     rmt_ll_enable_interrupt(hal->regs, UINT32_MAX, false); // disable all interupt events
     rmt_ll_clear_interrupt_status(hal->regs, UINT32_MAX);  // clear all pending events
     rmt_ll_power_down_mem(hal->regs, true);                // turn off RMTMEM power domain
+    rmt_ll_enable_group_clock(hal->regs, false);           // disable clock source
     hal->regs = NULL;
 }
 
diff --git a/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in b/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
index e9053f90bf..d40af008cb 100644
--- a/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
@@ -51,6 +51,10 @@ config SOC_I2S_SUPPORTED
     bool
     default y
 
+config SOC_RMT_SUPPORTED
+    bool
+    default y
+
 config SOC_SYSTIMER_SUPPORTED
     bool
     default y
@@ -415,6 +419,10 @@ config SOC_RMT_SUPPORT_TX_LOOP_COUNT
     bool
     default y
 
+config SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP
+    bool
+    default y
+
 config SOC_RMT_SUPPORT_TX_SYNCHRO
     bool
     default y
diff --git a/components/soc/esp32c6/include/soc/clk_tree_defs.h b/components/soc/esp32c6/include/soc/clk_tree_defs.h
index 126288f8e3..220706dc38 100644
--- a/components/soc/esp32c6/include/soc/clk_tree_defs.h
+++ b/components/soc/esp32c6/include/soc/clk_tree_defs.h
@@ -161,16 +161,23 @@ typedef enum {
 /**
  * @brief Array initializer for all supported clock sources of RMT
  */
-#define SOC_RMT_CLKS {SOC_MOD_CLK_APB, SOC_MOD_CLK_RC_FAST, SOC_MOD_CLK_XTAL}
+#if CONFIG_IDF_ENV_FPGA
+#define SOC_RMT_CLKS {SOC_MOD_CLK_XTAL}
+#else
+#define SOC_RMT_CLKS {SOC_MOD_CLK_APB, SOC_MOD_CLK_XTAL}
+#endif
 
 /**
  * @brief Type of RMT clock source
  */
 typedef enum {
     RMT_CLK_SRC_APB = SOC_MOD_CLK_APB,         /*!< Select APB as the source clock */
-    RMT_CLK_SRC_RC_FAST = SOC_MOD_CLK_RC_FAST, /*!< Select RC_FAST as the source clock */
     RMT_CLK_SRC_XTAL = SOC_MOD_CLK_XTAL,       /*!< Select XTAL as the source clock */
+#if CONFIG_IDF_ENV_FPGA
+    RMT_CLK_SRC_DEFAULT = SOC_MOD_CLK_XTAL,    /*!< Select XTAL as the default choice */
+#else
     RMT_CLK_SRC_DEFAULT = SOC_MOD_CLK_APB,     /*!< Select APB as the default choice */
+#endif
 } soc_periph_rmt_clk_src_t;
 
 /**
diff --git a/components/soc/esp32c6/include/soc/rmt_reg.h b/components/soc/esp32c6/include/soc/rmt_reg.h
index 6d409a9c8e..0bc75f17fc 100644
--- a/components/soc/esp32c6/include/soc/rmt_reg.h
+++ b/components/soc/esp32c6/include/soc/rmt_reg.h
@@ -1,7 +1,7 @@
 /**
  * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
  *
- *  SPDX-License-Identifier: Apache-2.0
+ * SPDX-License-Identifier: Apache-2.0
  */
 #pragma once
 
@@ -183,121 +183,121 @@ extern "C" {
  *  Channel 1 configure register 0
  */
 #define RMT_CH1CONF0_REG (DR_REG_RMT_BASE + 0x14)
-/** RMT_TX_START_CH0 : WT; bitpos: [0]; default: 0;
+/** RMT_TX_START_CH1 : WT; bitpos: [0]; default: 0;
  *  Set this bit to start sending data on CHANNEL1.
  */
-#define RMT_TX_START_CH0    (BIT(0))
-#define RMT_TX_START_CH0_M  (RMT_TX_START_CH0_V << RMT_TX_START_CH0_S)
-#define RMT_TX_START_CH0_V  0x00000001U
-#define RMT_TX_START_CH0_S  0
-/** RMT_MEM_RD_RST_CH0 : WT; bitpos: [1]; default: 0;
+#define RMT_TX_START_CH1    (BIT(0))
+#define RMT_TX_START_CH1_M  (RMT_TX_START_CH1_V << RMT_TX_START_CH1_S)
+#define RMT_TX_START_CH1_V  0x00000001U
+#define RMT_TX_START_CH1_S  0
+/** RMT_MEM_RD_RST_CH1 : WT; bitpos: [1]; default: 0;
  *  Set this bit to reset read ram address for CHANNEL1 by accessing transmitter.
  */
-#define RMT_MEM_RD_RST_CH0    (BIT(1))
-#define RMT_MEM_RD_RST_CH0_M  (RMT_MEM_RD_RST_CH0_V << RMT_MEM_RD_RST_CH0_S)
-#define RMT_MEM_RD_RST_CH0_V  0x00000001U
-#define RMT_MEM_RD_RST_CH0_S  1
-/** RMT_APB_MEM_RST_CH0 : WT; bitpos: [2]; default: 0;
+#define RMT_MEM_RD_RST_CH1    (BIT(1))
+#define RMT_MEM_RD_RST_CH1_M  (RMT_MEM_RD_RST_CH1_V << RMT_MEM_RD_RST_CH1_S)
+#define RMT_MEM_RD_RST_CH1_V  0x00000001U
+#define RMT_MEM_RD_RST_CH1_S  1
+/** RMT_APB_MEM_RST_CH1 : WT; bitpos: [2]; default: 0;
  *  Set this bit to reset W/R ram address for CHANNEL1 by accessing apb fifo.
  */
-#define RMT_APB_MEM_RST_CH0    (BIT(2))
-#define RMT_APB_MEM_RST_CH0_M  (RMT_APB_MEM_RST_CH0_V << RMT_APB_MEM_RST_CH0_S)
-#define RMT_APB_MEM_RST_CH0_V  0x00000001U
-#define RMT_APB_MEM_RST_CH0_S  2
-/** RMT_TX_CONTI_MODE_CH0 : R/W; bitpos: [3]; default: 0;
+#define RMT_APB_MEM_RST_CH1    (BIT(2))
+#define RMT_APB_MEM_RST_CH1_M  (RMT_APB_MEM_RST_CH1_V << RMT_APB_MEM_RST_CH1_S)
+#define RMT_APB_MEM_RST_CH1_V  0x00000001U
+#define RMT_APB_MEM_RST_CH1_S  2
+/** RMT_TX_CONTI_MODE_CH1 : R/W; bitpos: [3]; default: 0;
  *  Set this bit to restart transmission  from the first data to the last data in
  *  CHANNEL1.
  */
-#define RMT_TX_CONTI_MODE_CH0    (BIT(3))
-#define RMT_TX_CONTI_MODE_CH0_M  (RMT_TX_CONTI_MODE_CH0_V << RMT_TX_CONTI_MODE_CH0_S)
-#define RMT_TX_CONTI_MODE_CH0_V  0x00000001U
-#define RMT_TX_CONTI_MODE_CH0_S  3
-/** RMT_MEM_TX_WRAP_EN_CH0 : R/W; bitpos: [4]; default: 0;
+#define RMT_TX_CONTI_MODE_CH1    (BIT(3))
+#define RMT_TX_CONTI_MODE_CH1_M  (RMT_TX_CONTI_MODE_CH1_V << RMT_TX_CONTI_MODE_CH1_S)
+#define RMT_TX_CONTI_MODE_CH1_V  0x00000001U
+#define RMT_TX_CONTI_MODE_CH1_S  3
+/** RMT_MEM_TX_WRAP_EN_CH1 : R/W; bitpos: [4]; default: 0;
  *  This is the channel 1 enable bit for wraparound mode: it will resume sending at the
  *  start when the data to be sent is more than its memory size.
  */
-#define RMT_MEM_TX_WRAP_EN_CH0    (BIT(4))
-#define RMT_MEM_TX_WRAP_EN_CH0_M  (RMT_MEM_TX_WRAP_EN_CH0_V << RMT_MEM_TX_WRAP_EN_CH0_S)
-#define RMT_MEM_TX_WRAP_EN_CH0_V  0x00000001U
-#define RMT_MEM_TX_WRAP_EN_CH0_S  4
-/** RMT_IDLE_OUT_LV_CH0 : R/W; bitpos: [5]; default: 0;
+#define RMT_MEM_TX_WRAP_EN_CH1    (BIT(4))
+#define RMT_MEM_TX_WRAP_EN_CH1_M  (RMT_MEM_TX_WRAP_EN_CH1_V << RMT_MEM_TX_WRAP_EN_CH1_S)
+#define RMT_MEM_TX_WRAP_EN_CH1_V  0x00000001U
+#define RMT_MEM_TX_WRAP_EN_CH1_S  4
+/** RMT_IDLE_OUT_LV_CH1 : R/W; bitpos: [5]; default: 0;
  *  This bit configures the level of output signal in CHANNEL1 when the latter is in
  *  IDLE state.
  */
-#define RMT_IDLE_OUT_LV_CH0    (BIT(5))
-#define RMT_IDLE_OUT_LV_CH0_M  (RMT_IDLE_OUT_LV_CH0_V << RMT_IDLE_OUT_LV_CH0_S)
-#define RMT_IDLE_OUT_LV_CH0_V  0x00000001U
-#define RMT_IDLE_OUT_LV_CH0_S  5
-/** RMT_IDLE_OUT_EN_CH0 : R/W; bitpos: [6]; default: 0;
+#define RMT_IDLE_OUT_LV_CH1    (BIT(5))
+#define RMT_IDLE_OUT_LV_CH1_M  (RMT_IDLE_OUT_LV_CH1_V << RMT_IDLE_OUT_LV_CH1_S)
+#define RMT_IDLE_OUT_LV_CH1_V  0x00000001U
+#define RMT_IDLE_OUT_LV_CH1_S  5
+/** RMT_IDLE_OUT_EN_CH1 : R/W; bitpos: [6]; default: 0;
  *  This is the output enable-control bit for CHANNEL1 in IDLE state.
  */
-#define RMT_IDLE_OUT_EN_CH0    (BIT(6))
-#define RMT_IDLE_OUT_EN_CH0_M  (RMT_IDLE_OUT_EN_CH0_V << RMT_IDLE_OUT_EN_CH0_S)
-#define RMT_IDLE_OUT_EN_CH0_V  0x00000001U
-#define RMT_IDLE_OUT_EN_CH0_S  6
-/** RMT_TX_STOP_CH0 : R/W/SC; bitpos: [7]; default: 0;
+#define RMT_IDLE_OUT_EN_CH1    (BIT(6))
+#define RMT_IDLE_OUT_EN_CH1_M  (RMT_IDLE_OUT_EN_CH1_V << RMT_IDLE_OUT_EN_CH1_S)
+#define RMT_IDLE_OUT_EN_CH1_V  0x00000001U
+#define RMT_IDLE_OUT_EN_CH1_S  6
+/** RMT_TX_STOP_CH1 : R/W/SC; bitpos: [7]; default: 0;
  *  Set this bit to stop the transmitter of CHANNEL1 sending data out.
  */
-#define RMT_TX_STOP_CH0    (BIT(7))
-#define RMT_TX_STOP_CH0_M  (RMT_TX_STOP_CH0_V << RMT_TX_STOP_CH0_S)
-#define RMT_TX_STOP_CH0_V  0x00000001U
-#define RMT_TX_STOP_CH0_S  7
-/** RMT_DIV_CNT_CH0 : R/W; bitpos: [15:8]; default: 2;
+#define RMT_TX_STOP_CH1    (BIT(7))
+#define RMT_TX_STOP_CH1_M  (RMT_TX_STOP_CH1_V << RMT_TX_STOP_CH1_S)
+#define RMT_TX_STOP_CH1_V  0x00000001U
+#define RMT_TX_STOP_CH1_S  7
+/** RMT_DIV_CNT_CH1 : R/W; bitpos: [15:8]; default: 2;
  *  This register is used to configure the divider for clock of CHANNEL1.
  */
-#define RMT_DIV_CNT_CH0    0x000000FFU
-#define RMT_DIV_CNT_CH0_M  (RMT_DIV_CNT_CH0_V << RMT_DIV_CNT_CH0_S)
-#define RMT_DIV_CNT_CH0_V  0x000000FFU
-#define RMT_DIV_CNT_CH0_S  8
-/** RMT_MEM_SIZE_CH0 : R/W; bitpos: [18:16]; default: 1;
+#define RMT_DIV_CNT_CH1    0x000000FFU
+#define RMT_DIV_CNT_CH1_M  (RMT_DIV_CNT_CH1_V << RMT_DIV_CNT_CH1_S)
+#define RMT_DIV_CNT_CH1_V  0x000000FFU
+#define RMT_DIV_CNT_CH1_S  8
+/** RMT_MEM_SIZE_CH1 : R/W; bitpos: [18:16]; default: 1;
  *  This register is used to configure the maximum size of memory allocated to CHANNEL1.
  */
-#define RMT_MEM_SIZE_CH0    0x00000007U
-#define RMT_MEM_SIZE_CH0_M  (RMT_MEM_SIZE_CH0_V << RMT_MEM_SIZE_CH0_S)
-#define RMT_MEM_SIZE_CH0_V  0x00000007U
-#define RMT_MEM_SIZE_CH0_S  16
-/** RMT_CARRIER_EFF_EN_CH0 : R/W; bitpos: [20]; default: 1;
+#define RMT_MEM_SIZE_CH1    0x00000007U
+#define RMT_MEM_SIZE_CH1_M  (RMT_MEM_SIZE_CH1_V << RMT_MEM_SIZE_CH1_S)
+#define RMT_MEM_SIZE_CH1_V  0x00000007U
+#define RMT_MEM_SIZE_CH1_S  16
+/** RMT_CARRIER_EFF_EN_CH1 : R/W; bitpos: [20]; default: 1;
  *  1: Add carrier modulation on the output signal only at the send data state for
  *  CHANNEL1. 0: Add carrier modulation on the output signal at all state for CHANNEL1.
  *  Only valid when RMT_CARRIER_EN_CH1 is 1.
  */
-#define RMT_CARRIER_EFF_EN_CH0    (BIT(20))
-#define RMT_CARRIER_EFF_EN_CH0_M  (RMT_CARRIER_EFF_EN_CH0_V << RMT_CARRIER_EFF_EN_CH0_S)
-#define RMT_CARRIER_EFF_EN_CH0_V  0x00000001U
-#define RMT_CARRIER_EFF_EN_CH0_S  20
-/** RMT_CARRIER_EN_CH0 : R/W; bitpos: [21]; default: 1;
+#define RMT_CARRIER_EFF_EN_CH1    (BIT(20))
+#define RMT_CARRIER_EFF_EN_CH1_M  (RMT_CARRIER_EFF_EN_CH1_V << RMT_CARRIER_EFF_EN_CH1_S)
+#define RMT_CARRIER_EFF_EN_CH1_V  0x00000001U
+#define RMT_CARRIER_EFF_EN_CH1_S  20
+/** RMT_CARRIER_EN_CH1 : R/W; bitpos: [21]; default: 1;
  *  This is the carrier modulation enable-control bit for CHANNEL1. 1: Add carrier
  *  modulation in the output signal. 0: No carrier modulation in sig_out.
  */
-#define RMT_CARRIER_EN_CH0    (BIT(21))
-#define RMT_CARRIER_EN_CH0_M  (RMT_CARRIER_EN_CH0_V << RMT_CARRIER_EN_CH0_S)
-#define RMT_CARRIER_EN_CH0_V  0x00000001U
-#define RMT_CARRIER_EN_CH0_S  21
-/** RMT_CARRIER_OUT_LV_CH0 : R/W; bitpos: [22]; default: 1;
+#define RMT_CARRIER_EN_CH1    (BIT(21))
+#define RMT_CARRIER_EN_CH1_M  (RMT_CARRIER_EN_CH1_V << RMT_CARRIER_EN_CH1_S)
+#define RMT_CARRIER_EN_CH1_V  0x00000001U
+#define RMT_CARRIER_EN_CH1_S  21
+/** RMT_CARRIER_OUT_LV_CH1 : R/W; bitpos: [22]; default: 1;
  *  This bit is used to configure the position of carrier wave for CHANNEL1.
  *
  *  1'h0: add carrier wave on low level.
  *
  *  1'h1: add carrier wave on high level.
  */
-#define RMT_CARRIER_OUT_LV_CH0    (BIT(22))
-#define RMT_CARRIER_OUT_LV_CH0_M  (RMT_CARRIER_OUT_LV_CH0_V << RMT_CARRIER_OUT_LV_CH0_S)
-#define RMT_CARRIER_OUT_LV_CH0_V  0x00000001U
-#define RMT_CARRIER_OUT_LV_CH0_S  22
-/** RMT_AFIFO_RST_CH0 : WT; bitpos: [23]; default: 0;
+#define RMT_CARRIER_OUT_LV_CH1    (BIT(22))
+#define RMT_CARRIER_OUT_LV_CH1_M  (RMT_CARRIER_OUT_LV_CH1_V << RMT_CARRIER_OUT_LV_CH1_S)
+#define RMT_CARRIER_OUT_LV_CH1_V  0x00000001U
+#define RMT_CARRIER_OUT_LV_CH1_S  22
+/** RMT_AFIFO_RST_CH1 : WT; bitpos: [23]; default: 0;
  *  Reserved
  */
-#define RMT_AFIFO_RST_CH0    (BIT(23))
-#define RMT_AFIFO_RST_CH0_M  (RMT_AFIFO_RST_CH0_V << RMT_AFIFO_RST_CH0_S)
-#define RMT_AFIFO_RST_CH0_V  0x00000001U
-#define RMT_AFIFO_RST_CH0_S  23
-/** RMT_CONF_UPDATE_CH0 : WT; bitpos: [24]; default: 0;
+#define RMT_AFIFO_RST_CH1    (BIT(23))
+#define RMT_AFIFO_RST_CH1_M  (RMT_AFIFO_RST_CH1_V << RMT_AFIFO_RST_CH1_S)
+#define RMT_AFIFO_RST_CH1_V  0x00000001U
+#define RMT_AFIFO_RST_CH1_S  23
+/** RMT_CONF_UPDATE_CH1 : WT; bitpos: [24]; default: 0;
  *  synchronization bit for CHANNEL1
  */
-#define RMT_CONF_UPDATE_CH0    (BIT(24))
-#define RMT_CONF_UPDATE_CH0_M  (RMT_CONF_UPDATE_CH0_V << RMT_CONF_UPDATE_CH0_S)
-#define RMT_CONF_UPDATE_CH0_V  0x00000001U
-#define RMT_CONF_UPDATE_CH0_S  24
+#define RMT_CONF_UPDATE_CH1    (BIT(24))
+#define RMT_CONF_UPDATE_CH1_M  (RMT_CONF_UPDATE_CH1_V << RMT_CONF_UPDATE_CH1_S)
+#define RMT_CONF_UPDATE_CH1_V  0x00000001U
+#define RMT_CONF_UPDATE_CH1_S  24
 
 /** RMT_CH2CONF0_REG register
  *  Channel 2 configure register 0
@@ -423,121 +423,121 @@ extern "C" {
  *  Channel 3 configure register 0
  */
 #define RMT_CH3CONF0_REG (DR_REG_RMT_BASE + 0x20)
-/** RMT_DIV_CNT_CH2 : R/W; bitpos: [7:0]; default: 2;
+/** RMT_DIV_CNT_CH3 : R/W; bitpos: [7:0]; default: 2;
  *  This register is used to configure the divider for clock of CHANNEL3.
  */
-#define RMT_DIV_CNT_CH2    0x000000FFU
-#define RMT_DIV_CNT_CH2_M  (RMT_DIV_CNT_CH2_V << RMT_DIV_CNT_CH2_S)
-#define RMT_DIV_CNT_CH2_V  0x000000FFU
-#define RMT_DIV_CNT_CH2_S  0
-/** RMT_IDLE_THRES_CH2 : R/W; bitpos: [22:8]; default: 32767;
+#define RMT_DIV_CNT_CH3    0x000000FFU
+#define RMT_DIV_CNT_CH3_M  (RMT_DIV_CNT_CH3_V << RMT_DIV_CNT_CH3_S)
+#define RMT_DIV_CNT_CH3_V  0x000000FFU
+#define RMT_DIV_CNT_CH3_S  0
+/** RMT_IDLE_THRES_CH3 : R/W; bitpos: [22:8]; default: 32767;
  *  When no edge is detected on the input signal and continuous clock cycles is longer
  *  than this register value, received process is finished.
  */
-#define RMT_IDLE_THRES_CH2    0x00007FFFU
-#define RMT_IDLE_THRES_CH2_M  (RMT_IDLE_THRES_CH2_V << RMT_IDLE_THRES_CH2_S)
-#define RMT_IDLE_THRES_CH2_V  0x00007FFFU
-#define RMT_IDLE_THRES_CH2_S  8
-/** RMT_MEM_SIZE_CH2 : R/W; bitpos: [25:23]; default: 1;
+#define RMT_IDLE_THRES_CH3    0x00007FFFU
+#define RMT_IDLE_THRES_CH3_M  (RMT_IDLE_THRES_CH3_V << RMT_IDLE_THRES_CH3_S)
+#define RMT_IDLE_THRES_CH3_V  0x00007FFFU
+#define RMT_IDLE_THRES_CH3_S  8
+/** RMT_MEM_SIZE_CH3 : R/W; bitpos: [25:23]; default: 1;
  *  This register is used to configure the maximum size of memory allocated to CHANNEL3.
  */
-#define RMT_MEM_SIZE_CH2    0x00000007U
-#define RMT_MEM_SIZE_CH2_M  (RMT_MEM_SIZE_CH2_V << RMT_MEM_SIZE_CH2_S)
-#define RMT_MEM_SIZE_CH2_V  0x00000007U
-#define RMT_MEM_SIZE_CH2_S  23
-/** RMT_CARRIER_EN_CH2 : R/W; bitpos: [28]; default: 1;
+#define RMT_MEM_SIZE_CH3    0x00000007U
+#define RMT_MEM_SIZE_CH3_M  (RMT_MEM_SIZE_CH3_V << RMT_MEM_SIZE_CH3_S)
+#define RMT_MEM_SIZE_CH3_V  0x00000007U
+#define RMT_MEM_SIZE_CH3_S  23
+/** RMT_CARRIER_EN_CH3 : R/W; bitpos: [28]; default: 1;
  *  This is the carrier modulation enable-control bit for CHANNEL3. 1: Add carrier
  *  modulation in the output signal. 0: No carrier modulation in sig_out.
  */
-#define RMT_CARRIER_EN_CH2    (BIT(28))
-#define RMT_CARRIER_EN_CH2_M  (RMT_CARRIER_EN_CH2_V << RMT_CARRIER_EN_CH2_S)
-#define RMT_CARRIER_EN_CH2_V  0x00000001U
-#define RMT_CARRIER_EN_CH2_S  28
-/** RMT_CARRIER_OUT_LV_CH2 : R/W; bitpos: [29]; default: 1;
+#define RMT_CARRIER_EN_CH3    (BIT(28))
+#define RMT_CARRIER_EN_CH3_M  (RMT_CARRIER_EN_CH3_V << RMT_CARRIER_EN_CH3_S)
+#define RMT_CARRIER_EN_CH3_V  0x00000001U
+#define RMT_CARRIER_EN_CH3_S  28
+/** RMT_CARRIER_OUT_LV_CH3 : R/W; bitpos: [29]; default: 1;
  *  This bit is used to configure the position of carrier wave for CHANNEL3.
  *
  *  1'h0: add carrier wave on low level.
  *
  *  1'h1: add carrier wave on high level.
  */
-#define RMT_CARRIER_OUT_LV_CH2    (BIT(29))
-#define RMT_CARRIER_OUT_LV_CH2_M  (RMT_CARRIER_OUT_LV_CH2_V << RMT_CARRIER_OUT_LV_CH2_S)
-#define RMT_CARRIER_OUT_LV_CH2_V  0x00000001U
-#define RMT_CARRIER_OUT_LV_CH2_S  29
+#define RMT_CARRIER_OUT_LV_CH3    (BIT(29))
+#define RMT_CARRIER_OUT_LV_CH3_M  (RMT_CARRIER_OUT_LV_CH3_V << RMT_CARRIER_OUT_LV_CH3_S)
+#define RMT_CARRIER_OUT_LV_CH3_V  0x00000001U
+#define RMT_CARRIER_OUT_LV_CH3_S  29
 
 /** RMT_CH3CONF1_REG register
  *  Channel 3 configure register 1
  */
 #define RMT_CH3CONF1_REG (DR_REG_RMT_BASE + 0x24)
-/** RMT_RX_EN_CH2 : R/W; bitpos: [0]; default: 0;
+/** RMT_RX_EN_CH3 : R/W; bitpos: [0]; default: 0;
  *  Set this bit to enable receiver to receive data on CHANNEL3.
  */
-#define RMT_RX_EN_CH2    (BIT(0))
-#define RMT_RX_EN_CH2_M  (RMT_RX_EN_CH2_V << RMT_RX_EN_CH2_S)
-#define RMT_RX_EN_CH2_V  0x00000001U
-#define RMT_RX_EN_CH2_S  0
-/** RMT_MEM_WR_RST_CH2 : WT; bitpos: [1]; default: 0;
+#define RMT_RX_EN_CH3    (BIT(0))
+#define RMT_RX_EN_CH3_M  (RMT_RX_EN_CH3_V << RMT_RX_EN_CH3_S)
+#define RMT_RX_EN_CH3_V  0x00000001U
+#define RMT_RX_EN_CH3_S  0
+/** RMT_MEM_WR_RST_CH3 : WT; bitpos: [1]; default: 0;
  *  Set this bit to reset write ram address for CHANNEL3 by accessing receiver.
  */
-#define RMT_MEM_WR_RST_CH2    (BIT(1))
-#define RMT_MEM_WR_RST_CH2_M  (RMT_MEM_WR_RST_CH2_V << RMT_MEM_WR_RST_CH2_S)
-#define RMT_MEM_WR_RST_CH2_V  0x00000001U
-#define RMT_MEM_WR_RST_CH2_S  1
-/** RMT_APB_MEM_RST_CH2 : WT; bitpos: [2]; default: 0;
+#define RMT_MEM_WR_RST_CH3    (BIT(1))
+#define RMT_MEM_WR_RST_CH3_M  (RMT_MEM_WR_RST_CH3_V << RMT_MEM_WR_RST_CH3_S)
+#define RMT_MEM_WR_RST_CH3_V  0x00000001U
+#define RMT_MEM_WR_RST_CH3_S  1
+/** RMT_APB_MEM_RST_CH3 : WT; bitpos: [2]; default: 0;
  *  Set this bit to reset W/R ram address for CHANNEL3 by accessing apb fifo.
  */
-#define RMT_APB_MEM_RST_CH2    (BIT(2))
-#define RMT_APB_MEM_RST_CH2_M  (RMT_APB_MEM_RST_CH2_V << RMT_APB_MEM_RST_CH2_S)
-#define RMT_APB_MEM_RST_CH2_V  0x00000001U
-#define RMT_APB_MEM_RST_CH2_S  2
-/** RMT_MEM_OWNER_CH2 : R/W/SC; bitpos: [3]; default: 1;
+#define RMT_APB_MEM_RST_CH3    (BIT(2))
+#define RMT_APB_MEM_RST_CH3_M  (RMT_APB_MEM_RST_CH3_V << RMT_APB_MEM_RST_CH3_S)
+#define RMT_APB_MEM_RST_CH3_V  0x00000001U
+#define RMT_APB_MEM_RST_CH3_S  2
+/** RMT_MEM_OWNER_CH3 : R/W/SC; bitpos: [3]; default: 1;
  *  This register marks the ownership of CHANNEL3's ram block.
  *
  *  1'h1: Receiver is using the ram.
  *
  *  1'h0: APB bus is using the ram.
  */
-#define RMT_MEM_OWNER_CH2    (BIT(3))
-#define RMT_MEM_OWNER_CH2_M  (RMT_MEM_OWNER_CH2_V << RMT_MEM_OWNER_CH2_S)
-#define RMT_MEM_OWNER_CH2_V  0x00000001U
-#define RMT_MEM_OWNER_CH2_S  3
-/** RMT_RX_FILTER_EN_CH2 : R/W; bitpos: [4]; default: 0;
+#define RMT_MEM_OWNER_CH3    (BIT(3))
+#define RMT_MEM_OWNER_CH3_M  (RMT_MEM_OWNER_CH3_V << RMT_MEM_OWNER_CH3_S)
+#define RMT_MEM_OWNER_CH3_V  0x00000001U
+#define RMT_MEM_OWNER_CH3_S  3
+/** RMT_RX_FILTER_EN_CH3 : R/W; bitpos: [4]; default: 0;
  *  This is the receive filter's enable bit for CHANNEL3.
  */
-#define RMT_RX_FILTER_EN_CH2    (BIT(4))
-#define RMT_RX_FILTER_EN_CH2_M  (RMT_RX_FILTER_EN_CH2_V << RMT_RX_FILTER_EN_CH2_S)
-#define RMT_RX_FILTER_EN_CH2_V  0x00000001U
-#define RMT_RX_FILTER_EN_CH2_S  4
-/** RMT_RX_FILTER_THRES_CH2 : R/W; bitpos: [12:5]; default: 15;
+#define RMT_RX_FILTER_EN_CH3    (BIT(4))
+#define RMT_RX_FILTER_EN_CH3_M  (RMT_RX_FILTER_EN_CH3_V << RMT_RX_FILTER_EN_CH3_S)
+#define RMT_RX_FILTER_EN_CH3_V  0x00000001U
+#define RMT_RX_FILTER_EN_CH3_S  4
+/** RMT_RX_FILTER_THRES_CH3 : R/W; bitpos: [12:5]; default: 15;
  *  Ignores the input pulse when its width is smaller than this register value in APB
  *  clock periods (in receive mode).
  */
-#define RMT_RX_FILTER_THRES_CH2    0x000000FFU
-#define RMT_RX_FILTER_THRES_CH2_M  (RMT_RX_FILTER_THRES_CH2_V << RMT_RX_FILTER_THRES_CH2_S)
-#define RMT_RX_FILTER_THRES_CH2_V  0x000000FFU
-#define RMT_RX_FILTER_THRES_CH2_S  5
-/** RMT_MEM_RX_WRAP_EN_CH2 : R/W; bitpos: [13]; default: 0;
+#define RMT_RX_FILTER_THRES_CH3    0x000000FFU
+#define RMT_RX_FILTER_THRES_CH3_M  (RMT_RX_FILTER_THRES_CH3_V << RMT_RX_FILTER_THRES_CH3_S)
+#define RMT_RX_FILTER_THRES_CH3_V  0x000000FFU
+#define RMT_RX_FILTER_THRES_CH3_S  5
+/** RMT_MEM_RX_WRAP_EN_CH3 : R/W; bitpos: [13]; default: 0;
  *  This is the channel 3 enable bit for wraparound mode: it will resume receiving at
  *  the start when the data to be received is more than its memory size.
  */
-#define RMT_MEM_RX_WRAP_EN_CH2    (BIT(13))
-#define RMT_MEM_RX_WRAP_EN_CH2_M  (RMT_MEM_RX_WRAP_EN_CH2_V << RMT_MEM_RX_WRAP_EN_CH2_S)
-#define RMT_MEM_RX_WRAP_EN_CH2_V  0x00000001U
-#define RMT_MEM_RX_WRAP_EN_CH2_S  13
-/** RMT_AFIFO_RST_CH2 : WT; bitpos: [14]; default: 0;
+#define RMT_MEM_RX_WRAP_EN_CH3    (BIT(13))
+#define RMT_MEM_RX_WRAP_EN_CH3_M  (RMT_MEM_RX_WRAP_EN_CH3_V << RMT_MEM_RX_WRAP_EN_CH3_S)
+#define RMT_MEM_RX_WRAP_EN_CH3_V  0x00000001U
+#define RMT_MEM_RX_WRAP_EN_CH3_S  13
+/** RMT_AFIFO_RST_CH3 : WT; bitpos: [14]; default: 0;
  *  Reserved
  */
-#define RMT_AFIFO_RST_CH2    (BIT(14))
-#define RMT_AFIFO_RST_CH2_M  (RMT_AFIFO_RST_CH2_V << RMT_AFIFO_RST_CH2_S)
-#define RMT_AFIFO_RST_CH2_V  0x00000001U
-#define RMT_AFIFO_RST_CH2_S  14
-/** RMT_CONF_UPDATE_CH2 : WT; bitpos: [15]; default: 0;
+#define RMT_AFIFO_RST_CH3    (BIT(14))
+#define RMT_AFIFO_RST_CH3_M  (RMT_AFIFO_RST_CH3_V << RMT_AFIFO_RST_CH3_S)
+#define RMT_AFIFO_RST_CH3_V  0x00000001U
+#define RMT_AFIFO_RST_CH3_S  14
+/** RMT_CONF_UPDATE_CH3 : WT; bitpos: [15]; default: 0;
  *  synchronization bit for CHANNEL3
  */
-#define RMT_CONF_UPDATE_CH2    (BIT(15))
-#define RMT_CONF_UPDATE_CH2_M  (RMT_CONF_UPDATE_CH2_V << RMT_CONF_UPDATE_CH2_S)
-#define RMT_CONF_UPDATE_CH2_V  0x00000001U
-#define RMT_CONF_UPDATE_CH2_S  15
+#define RMT_CONF_UPDATE_CH3    (BIT(15))
+#define RMT_CONF_UPDATE_CH3_M  (RMT_CONF_UPDATE_CH3_V << RMT_CONF_UPDATE_CH3_S)
+#define RMT_CONF_UPDATE_CH3_V  0x00000001U
+#define RMT_CONF_UPDATE_CH3_S  15
 
 /** RMT_CH0STATUS_REG register
  *  Channel 0 status register
@@ -601,59 +601,59 @@ extern "C" {
  *  Channel 1 status register
  */
 #define RMT_CH1STATUS_REG (DR_REG_RMT_BASE + 0x2c)
-/** RMT_MEM_RADDR_EX_CH0 : RO; bitpos: [8:0]; default: 0;
+/** RMT_MEM_RADDR_EX_CH1 : RO; bitpos: [8:0]; default: 0;
  *  This register records the memory address offset when transmitter of CHANNEL1 is
  *  using the RAM.
  */
-#define RMT_MEM_RADDR_EX_CH0    0x000001FFU
-#define RMT_MEM_RADDR_EX_CH0_M  (RMT_MEM_RADDR_EX_CH0_V << RMT_MEM_RADDR_EX_CH0_S)
-#define RMT_MEM_RADDR_EX_CH0_V  0x000001FFU
-#define RMT_MEM_RADDR_EX_CH0_S  0
-/** RMT_STATE_CH0 : RO; bitpos: [11:9]; default: 0;
+#define RMT_MEM_RADDR_EX_CH1    0x000001FFU
+#define RMT_MEM_RADDR_EX_CH1_M  (RMT_MEM_RADDR_EX_CH1_V << RMT_MEM_RADDR_EX_CH1_S)
+#define RMT_MEM_RADDR_EX_CH1_V  0x000001FFU
+#define RMT_MEM_RADDR_EX_CH1_S  0
+/** RMT_STATE_CH1 : RO; bitpos: [11:9]; default: 0;
  *  This register records the FSM status of CHANNEL1.
  */
-#define RMT_STATE_CH0    0x00000007U
-#define RMT_STATE_CH0_M  (RMT_STATE_CH0_V << RMT_STATE_CH0_S)
-#define RMT_STATE_CH0_V  0x00000007U
-#define RMT_STATE_CH0_S  9
-/** RMT_APB_MEM_WADDR_CH0 : RO; bitpos: [20:12]; default: 0;
+#define RMT_STATE_CH1    0x00000007U
+#define RMT_STATE_CH1_M  (RMT_STATE_CH1_V << RMT_STATE_CH1_S)
+#define RMT_STATE_CH1_V  0x00000007U
+#define RMT_STATE_CH1_S  9
+/** RMT_APB_MEM_WADDR_CH1 : RO; bitpos: [20:12]; default: 0;
  *  This register records the memory address offset when writes RAM over APB bus.
  */
-#define RMT_APB_MEM_WADDR_CH0    0x000001FFU
-#define RMT_APB_MEM_WADDR_CH0_M  (RMT_APB_MEM_WADDR_CH0_V << RMT_APB_MEM_WADDR_CH0_S)
-#define RMT_APB_MEM_WADDR_CH0_V  0x000001FFU
-#define RMT_APB_MEM_WADDR_CH0_S  12
-/** RMT_APB_MEM_RD_ERR_CH0 : RO; bitpos: [21]; default: 0;
+#define RMT_APB_MEM_WADDR_CH1    0x000001FFU
+#define RMT_APB_MEM_WADDR_CH1_M  (RMT_APB_MEM_WADDR_CH1_V << RMT_APB_MEM_WADDR_CH1_S)
+#define RMT_APB_MEM_WADDR_CH1_V  0x000001FFU
+#define RMT_APB_MEM_WADDR_CH1_S  12
+/** RMT_APB_MEM_RD_ERR_CH1 : RO; bitpos: [21]; default: 0;
  *  This status bit will be set if the offset address out of memory size when reading
  *  via APB bus.
  */
-#define RMT_APB_MEM_RD_ERR_CH0    (BIT(21))
-#define RMT_APB_MEM_RD_ERR_CH0_M  (RMT_APB_MEM_RD_ERR_CH0_V << RMT_APB_MEM_RD_ERR_CH0_S)
-#define RMT_APB_MEM_RD_ERR_CH0_V  0x00000001U
-#define RMT_APB_MEM_RD_ERR_CH0_S  21
-/** RMT_MEM_EMPTY_CH0 : RO; bitpos: [22]; default: 0;
+#define RMT_APB_MEM_RD_ERR_CH1    (BIT(21))
+#define RMT_APB_MEM_RD_ERR_CH1_M  (RMT_APB_MEM_RD_ERR_CH1_V << RMT_APB_MEM_RD_ERR_CH1_S)
+#define RMT_APB_MEM_RD_ERR_CH1_V  0x00000001U
+#define RMT_APB_MEM_RD_ERR_CH1_S  21
+/** RMT_MEM_EMPTY_CH1 : RO; bitpos: [22]; default: 0;
  *  This status bit will be set when the data to be set is more than memory size and
  *  the wraparound mode is disabled.
  */
-#define RMT_MEM_EMPTY_CH0    (BIT(22))
-#define RMT_MEM_EMPTY_CH0_M  (RMT_MEM_EMPTY_CH0_V << RMT_MEM_EMPTY_CH0_S)
-#define RMT_MEM_EMPTY_CH0_V  0x00000001U
-#define RMT_MEM_EMPTY_CH0_S  22
-/** RMT_APB_MEM_WR_ERR_CH0 : RO; bitpos: [23]; default: 0;
+#define RMT_MEM_EMPTY_CH1    (BIT(22))
+#define RMT_MEM_EMPTY_CH1_M  (RMT_MEM_EMPTY_CH1_V << RMT_MEM_EMPTY_CH1_S)
+#define RMT_MEM_EMPTY_CH1_V  0x00000001U
+#define RMT_MEM_EMPTY_CH1_S  22
+/** RMT_APB_MEM_WR_ERR_CH1 : RO; bitpos: [23]; default: 0;
  *  This status bit will be set if the offset address out of memory size when writes
  *  via APB bus.
  */
-#define RMT_APB_MEM_WR_ERR_CH0    (BIT(23))
-#define RMT_APB_MEM_WR_ERR_CH0_M  (RMT_APB_MEM_WR_ERR_CH0_V << RMT_APB_MEM_WR_ERR_CH0_S)
-#define RMT_APB_MEM_WR_ERR_CH0_V  0x00000001U
-#define RMT_APB_MEM_WR_ERR_CH0_S  23
-/** RMT_APB_MEM_RADDR_CH0 : RO; bitpos: [31:24]; default: 0;
+#define RMT_APB_MEM_WR_ERR_CH1    (BIT(23))
+#define RMT_APB_MEM_WR_ERR_CH1_M  (RMT_APB_MEM_WR_ERR_CH1_V << RMT_APB_MEM_WR_ERR_CH1_S)
+#define RMT_APB_MEM_WR_ERR_CH1_V  0x00000001U
+#define RMT_APB_MEM_WR_ERR_CH1_S  23
+/** RMT_APB_MEM_RADDR_CH1 : RO; bitpos: [31:24]; default: 0;
  *  This register records the memory address offset when reading RAM over APB bus.
  */
-#define RMT_APB_MEM_RADDR_CH0    0x000000FFU
-#define RMT_APB_MEM_RADDR_CH0_M  (RMT_APB_MEM_RADDR_CH0_V << RMT_APB_MEM_RADDR_CH0_S)
-#define RMT_APB_MEM_RADDR_CH0_V  0x000000FFU
-#define RMT_APB_MEM_RADDR_CH0_S  24
+#define RMT_APB_MEM_RADDR_CH1    0x000000FFU
+#define RMT_APB_MEM_RADDR_CH1_M  (RMT_APB_MEM_RADDR_CH1_V << RMT_APB_MEM_RADDR_CH1_S)
+#define RMT_APB_MEM_RADDR_CH1_V  0x000000FFU
+#define RMT_APB_MEM_RADDR_CH1_S  24
 
 /** RMT_CH2STATUS_REG register
  *  Channel 2 status register
@@ -708,50 +708,50 @@ extern "C" {
  *  Channel 3 status register
  */
 #define RMT_CH3STATUS_REG (DR_REG_RMT_BASE + 0x34)
-/** RMT_MEM_WADDR_EX_CH2 : RO; bitpos: [8:0]; default: 0;
+/** RMT_MEM_WADDR_EX_CH3 : RO; bitpos: [8:0]; default: 0;
  *  This register records the memory address offset when receiver of CHANNEL3 is using
  *  the RAM.
  */
-#define RMT_MEM_WADDR_EX_CH2    0x000001FFU
-#define RMT_MEM_WADDR_EX_CH2_M  (RMT_MEM_WADDR_EX_CH2_V << RMT_MEM_WADDR_EX_CH2_S)
-#define RMT_MEM_WADDR_EX_CH2_V  0x000001FFU
-#define RMT_MEM_WADDR_EX_CH2_S  0
-/** RMT_APB_MEM_RADDR_CH2 : RO; bitpos: [20:12]; default: 0;
+#define RMT_MEM_WADDR_EX_CH3    0x000001FFU
+#define RMT_MEM_WADDR_EX_CH3_M  (RMT_MEM_WADDR_EX_CH3_V << RMT_MEM_WADDR_EX_CH3_S)
+#define RMT_MEM_WADDR_EX_CH3_V  0x000001FFU
+#define RMT_MEM_WADDR_EX_CH3_S  0
+/** RMT_APB_MEM_RADDR_CH3 : RO; bitpos: [20:12]; default: 0;
  *  This register records the memory address offset when reads RAM over APB bus.
  */
-#define RMT_APB_MEM_RADDR_CH2    0x000001FFU
-#define RMT_APB_MEM_RADDR_CH2_M  (RMT_APB_MEM_RADDR_CH2_V << RMT_APB_MEM_RADDR_CH2_S)
-#define RMT_APB_MEM_RADDR_CH2_V  0x000001FFU
-#define RMT_APB_MEM_RADDR_CH2_S  12
-/** RMT_STATE_CH2 : RO; bitpos: [24:22]; default: 0;
+#define RMT_APB_MEM_RADDR_CH3    0x000001FFU
+#define RMT_APB_MEM_RADDR_CH3_M  (RMT_APB_MEM_RADDR_CH3_V << RMT_APB_MEM_RADDR_CH3_S)
+#define RMT_APB_MEM_RADDR_CH3_V  0x000001FFU
+#define RMT_APB_MEM_RADDR_CH3_S  12
+/** RMT_STATE_CH3 : RO; bitpos: [24:22]; default: 0;
  *  This register records the FSM status of CHANNEL3.
  */
-#define RMT_STATE_CH2    0x00000007U
-#define RMT_STATE_CH2_M  (RMT_STATE_CH2_V << RMT_STATE_CH2_S)
-#define RMT_STATE_CH2_V  0x00000007U
-#define RMT_STATE_CH2_S  22
-/** RMT_MEM_OWNER_ERR_CH2 : RO; bitpos: [25]; default: 0;
+#define RMT_STATE_CH3    0x00000007U
+#define RMT_STATE_CH3_M  (RMT_STATE_CH3_V << RMT_STATE_CH3_S)
+#define RMT_STATE_CH3_V  0x00000007U
+#define RMT_STATE_CH3_S  22
+/** RMT_MEM_OWNER_ERR_CH3 : RO; bitpos: [25]; default: 0;
  *  This status bit will be set when the ownership of memory block is wrong.
  */
-#define RMT_MEM_OWNER_ERR_CH2    (BIT(25))
-#define RMT_MEM_OWNER_ERR_CH2_M  (RMT_MEM_OWNER_ERR_CH2_V << RMT_MEM_OWNER_ERR_CH2_S)
-#define RMT_MEM_OWNER_ERR_CH2_V  0x00000001U
-#define RMT_MEM_OWNER_ERR_CH2_S  25
-/** RMT_MEM_FULL_CH2 : RO; bitpos: [26]; default: 0;
+#define RMT_MEM_OWNER_ERR_CH3    (BIT(25))
+#define RMT_MEM_OWNER_ERR_CH3_M  (RMT_MEM_OWNER_ERR_CH3_V << RMT_MEM_OWNER_ERR_CH3_S)
+#define RMT_MEM_OWNER_ERR_CH3_V  0x00000001U
+#define RMT_MEM_OWNER_ERR_CH3_S  25
+/** RMT_MEM_FULL_CH3 : RO; bitpos: [26]; default: 0;
  *  This status bit will be set if the receiver receives more data than the memory size.
  */
-#define RMT_MEM_FULL_CH2    (BIT(26))
-#define RMT_MEM_FULL_CH2_M  (RMT_MEM_FULL_CH2_V << RMT_MEM_FULL_CH2_S)
-#define RMT_MEM_FULL_CH2_V  0x00000001U
-#define RMT_MEM_FULL_CH2_S  26
-/** RMT_APB_MEM_RD_ERR_CH2 : RO; bitpos: [27]; default: 0;
+#define RMT_MEM_FULL_CH3    (BIT(26))
+#define RMT_MEM_FULL_CH3_M  (RMT_MEM_FULL_CH3_V << RMT_MEM_FULL_CH3_S)
+#define RMT_MEM_FULL_CH3_V  0x00000001U
+#define RMT_MEM_FULL_CH3_S  26
+/** RMT_APB_MEM_RD_ERR_CH3 : RO; bitpos: [27]; default: 0;
  *  This status bit will be set if the offset address out of memory size when reads via
  *  APB bus.
  */
-#define RMT_APB_MEM_RD_ERR_CH2    (BIT(27))
-#define RMT_APB_MEM_RD_ERR_CH2_M  (RMT_APB_MEM_RD_ERR_CH2_V << RMT_APB_MEM_RD_ERR_CH2_S)
-#define RMT_APB_MEM_RD_ERR_CH2_V  0x00000001U
-#define RMT_APB_MEM_RD_ERR_CH2_S  27
+#define RMT_APB_MEM_RD_ERR_CH3    (BIT(27))
+#define RMT_APB_MEM_RD_ERR_CH3_M  (RMT_APB_MEM_RD_ERR_CH3_V << RMT_APB_MEM_RD_ERR_CH3_S)
+#define RMT_APB_MEM_RD_ERR_CH3_V  0x00000001U
+#define RMT_APB_MEM_RD_ERR_CH3_S  27
 
 /** RMT_INT_RAW_REG register
  *  Raw interrupt status
@@ -786,28 +786,28 @@ extern "C" {
 #define RMT_CH3_RX_END_INT_RAW_V  0x00000001U
 #define RMT_CH3_RX_END_INT_RAW_S  3
 /** RMT_CH0_ERR_INT_RAW : R/WTC/SS; bitpos: [4]; default: 0;
- *  The interrupt raw bit for CHANNEL$m. Triggered when error occurs.
+ *  The interrupt raw bit for CHANNEL0. Triggered when error occurs.
  */
 #define RMT_CH0_ERR_INT_RAW    (BIT(4))
 #define RMT_CH0_ERR_INT_RAW_M  (RMT_CH0_ERR_INT_RAW_V << RMT_CH0_ERR_INT_RAW_S)
 #define RMT_CH0_ERR_INT_RAW_V  0x00000001U
 #define RMT_CH0_ERR_INT_RAW_S  4
 /** RMT_CH1_ERR_INT_RAW : R/WTC/SS; bitpos: [5]; default: 0;
- *  The interrupt raw bit for CHANNEL$m. Triggered when error occurs.
+ *  The interrupt raw bit for CHANNEL1. Triggered when error occurs.
  */
 #define RMT_CH1_ERR_INT_RAW    (BIT(5))
 #define RMT_CH1_ERR_INT_RAW_M  (RMT_CH1_ERR_INT_RAW_V << RMT_CH1_ERR_INT_RAW_S)
 #define RMT_CH1_ERR_INT_RAW_V  0x00000001U
 #define RMT_CH1_ERR_INT_RAW_S  5
 /** RMT_CH2_ERR_INT_RAW : R/WTC/SS; bitpos: [6]; default: 0;
- *  The interrupt raw bit for CHANNEL$m. Triggered when error occurs.
+ *  The interrupt raw bit for CHANNEL2. Triggered when error occurs.
  */
 #define RMT_CH2_ERR_INT_RAW    (BIT(6))
 #define RMT_CH2_ERR_INT_RAW_M  (RMT_CH2_ERR_INT_RAW_V << RMT_CH2_ERR_INT_RAW_S)
 #define RMT_CH2_ERR_INT_RAW_V  0x00000001U
 #define RMT_CH2_ERR_INT_RAW_S  6
 /** RMT_CH3_ERR_INT_RAW : R/WTC/SS; bitpos: [7]; default: 0;
- *  The interrupt raw bit for CHANNEL$m. Triggered when error occurs.
+ *  The interrupt raw bit for CHANNEL3. Triggered when error occurs.
  */
 #define RMT_CH3_ERR_INT_RAW    (BIT(7))
 #define RMT_CH3_ERR_INT_RAW_M  (RMT_CH3_ERR_INT_RAW_V << RMT_CH3_ERR_INT_RAW_S)
@@ -1196,22 +1196,22 @@ extern "C" {
  *  Channel 1 duty cycle configuration register
  */
 #define RMT_CH1CARRIER_DUTY_REG (DR_REG_RMT_BASE + 0x4c)
-/** RMT_CARRIER_LOW_CH0 : R/W; bitpos: [15:0]; default: 64;
+/** RMT_CARRIER_LOW_CH1 : R/W; bitpos: [15:0]; default: 64;
  *  This register is used to configure carrier wave 's low level clock period for
  *  CHANNEL1.
  */
-#define RMT_CARRIER_LOW_CH0    0x0000FFFFU
-#define RMT_CARRIER_LOW_CH0_M  (RMT_CARRIER_LOW_CH0_V << RMT_CARRIER_LOW_CH0_S)
-#define RMT_CARRIER_LOW_CH0_V  0x0000FFFFU
-#define RMT_CARRIER_LOW_CH0_S  0
-/** RMT_CARRIER_HIGH_CH0 : R/W; bitpos: [31:16]; default: 64;
+#define RMT_CARRIER_LOW_CH1    0x0000FFFFU
+#define RMT_CARRIER_LOW_CH1_M  (RMT_CARRIER_LOW_CH1_V << RMT_CARRIER_LOW_CH1_S)
+#define RMT_CARRIER_LOW_CH1_V  0x0000FFFFU
+#define RMT_CARRIER_LOW_CH1_S  0
+/** RMT_CARRIER_HIGH_CH1 : R/W; bitpos: [31:16]; default: 64;
  *  This register is used to configure carrier wave 's high level clock period for
  *  CHANNEL1.
  */
-#define RMT_CARRIER_HIGH_CH0    0x0000FFFFU
-#define RMT_CARRIER_HIGH_CH0_M  (RMT_CARRIER_HIGH_CH0_V << RMT_CARRIER_HIGH_CH0_S)
-#define RMT_CARRIER_HIGH_CH0_V  0x0000FFFFU
-#define RMT_CARRIER_HIGH_CH0_S  16
+#define RMT_CARRIER_HIGH_CH1    0x0000FFFFU
+#define RMT_CARRIER_HIGH_CH1_M  (RMT_CARRIER_HIGH_CH1_V << RMT_CARRIER_HIGH_CH1_S)
+#define RMT_CARRIER_HIGH_CH1_V  0x0000FFFFU
+#define RMT_CARRIER_HIGH_CH1_S  16
 
 /** RMT_CH2_RX_CARRIER_RM_REG register
  *  Channel 2 carrier remove register
@@ -1238,22 +1238,22 @@ extern "C" {
  *  Channel 3 carrier remove register
  */
 #define RMT_CH3_RX_CARRIER_RM_REG (DR_REG_RMT_BASE + 0x54)
-/** RMT_CARRIER_LOW_THRES_CH2 : R/W; bitpos: [15:0]; default: 0;
+/** RMT_CARRIER_LOW_THRES_CH3 : R/W; bitpos: [15:0]; default: 0;
  *  The low level period in a carrier modulation mode is
  *  (REG_RMT_REG_CARRIER_LOW_THRES_CH3 + 1) for channel 3.
  */
-#define RMT_CARRIER_LOW_THRES_CH2    0x0000FFFFU
-#define RMT_CARRIER_LOW_THRES_CH2_M  (RMT_CARRIER_LOW_THRES_CH2_V << RMT_CARRIER_LOW_THRES_CH2_S)
-#define RMT_CARRIER_LOW_THRES_CH2_V  0x0000FFFFU
-#define RMT_CARRIER_LOW_THRES_CH2_S  0
-/** RMT_CARRIER_HIGH_THRES_CH2 : R/W; bitpos: [31:16]; default: 0;
+#define RMT_CARRIER_LOW_THRES_CH3    0x0000FFFFU
+#define RMT_CARRIER_LOW_THRES_CH3_M  (RMT_CARRIER_LOW_THRES_CH3_V << RMT_CARRIER_LOW_THRES_CH3_S)
+#define RMT_CARRIER_LOW_THRES_CH3_V  0x0000FFFFU
+#define RMT_CARRIER_LOW_THRES_CH3_S  0
+/** RMT_CARRIER_HIGH_THRES_CH3 : R/W; bitpos: [31:16]; default: 0;
  *  The high level period in a carrier modulation mode is
  *  (REG_RMT_REG_CARRIER_HIGH_THRES_CH3 + 1) for channel 3.
  */
-#define RMT_CARRIER_HIGH_THRES_CH2    0x0000FFFFU
-#define RMT_CARRIER_HIGH_THRES_CH2_M  (RMT_CARRIER_HIGH_THRES_CH2_V << RMT_CARRIER_HIGH_THRES_CH2_S)
-#define RMT_CARRIER_HIGH_THRES_CH2_V  0x0000FFFFU
-#define RMT_CARRIER_HIGH_THRES_CH2_S  16
+#define RMT_CARRIER_HIGH_THRES_CH3    0x0000FFFFU
+#define RMT_CARRIER_HIGH_THRES_CH3_M  (RMT_CARRIER_HIGH_THRES_CH3_V << RMT_CARRIER_HIGH_THRES_CH3_S)
+#define RMT_CARRIER_HIGH_THRES_CH3_V  0x0000FFFFU
+#define RMT_CARRIER_HIGH_THRES_CH3_S  16
 
 /** RMT_CH0_TX_LIM_REG register
  *  Channel 0 Tx event configuration register
@@ -1301,43 +1301,43 @@ extern "C" {
  *  Channel 1 Tx event configuration register
  */
 #define RMT_CH1_TX_LIM_REG (DR_REG_RMT_BASE + 0x5c)
-/** RMT_TX_LIM_CH0 : R/W; bitpos: [8:0]; default: 128;
+/** RMT_TX_LIM_CH1 : R/W; bitpos: [8:0]; default: 128;
  *  This register is used to configure the maximum entries that CHANNEL1 can send out.
  */
-#define RMT_TX_LIM_CH0    0x000001FFU
-#define RMT_TX_LIM_CH0_M  (RMT_TX_LIM_CH0_V << RMT_TX_LIM_CH0_S)
-#define RMT_TX_LIM_CH0_V  0x000001FFU
-#define RMT_TX_LIM_CH0_S  0
-/** RMT_TX_LOOP_NUM_CH0 : R/W; bitpos: [18:9]; default: 0;
+#define RMT_TX_LIM_CH1    0x000001FFU
+#define RMT_TX_LIM_CH1_M  (RMT_TX_LIM_CH1_V << RMT_TX_LIM_CH1_S)
+#define RMT_TX_LIM_CH1_V  0x000001FFU
+#define RMT_TX_LIM_CH1_S  0
+/** RMT_TX_LOOP_NUM_CH1 : R/W; bitpos: [18:9]; default: 0;
  *  This register is used to configure the maximum loop count when tx_conti_mode is
  *  valid.
  */
-#define RMT_TX_LOOP_NUM_CH0    0x000003FFU
-#define RMT_TX_LOOP_NUM_CH0_M  (RMT_TX_LOOP_NUM_CH0_V << RMT_TX_LOOP_NUM_CH0_S)
-#define RMT_TX_LOOP_NUM_CH0_V  0x000003FFU
-#define RMT_TX_LOOP_NUM_CH0_S  9
-/** RMT_TX_LOOP_CNT_EN_CH0 : R/W; bitpos: [19]; default: 0;
+#define RMT_TX_LOOP_NUM_CH1    0x000003FFU
+#define RMT_TX_LOOP_NUM_CH1_M  (RMT_TX_LOOP_NUM_CH1_V << RMT_TX_LOOP_NUM_CH1_S)
+#define RMT_TX_LOOP_NUM_CH1_V  0x000003FFU
+#define RMT_TX_LOOP_NUM_CH1_S  9
+/** RMT_TX_LOOP_CNT_EN_CH1 : R/W; bitpos: [19]; default: 0;
  *  This register is the enabled bit for loop count.
  */
-#define RMT_TX_LOOP_CNT_EN_CH0    (BIT(19))
-#define RMT_TX_LOOP_CNT_EN_CH0_M  (RMT_TX_LOOP_CNT_EN_CH0_V << RMT_TX_LOOP_CNT_EN_CH0_S)
-#define RMT_TX_LOOP_CNT_EN_CH0_V  0x00000001U
-#define RMT_TX_LOOP_CNT_EN_CH0_S  19
-/** RMT_LOOP_COUNT_RESET_CH0 : WT; bitpos: [20]; default: 0;
+#define RMT_TX_LOOP_CNT_EN_CH1    (BIT(19))
+#define RMT_TX_LOOP_CNT_EN_CH1_M  (RMT_TX_LOOP_CNT_EN_CH1_V << RMT_TX_LOOP_CNT_EN_CH1_S)
+#define RMT_TX_LOOP_CNT_EN_CH1_V  0x00000001U
+#define RMT_TX_LOOP_CNT_EN_CH1_S  19
+/** RMT_LOOP_COUNT_RESET_CH1 : WT; bitpos: [20]; default: 0;
  *  This register is used to reset the loop count when tx_conti_mode is valid.
  */
-#define RMT_LOOP_COUNT_RESET_CH0    (BIT(20))
-#define RMT_LOOP_COUNT_RESET_CH0_M  (RMT_LOOP_COUNT_RESET_CH0_V << RMT_LOOP_COUNT_RESET_CH0_S)
-#define RMT_LOOP_COUNT_RESET_CH0_V  0x00000001U
-#define RMT_LOOP_COUNT_RESET_CH0_S  20
-/** RMT_LOOP_STOP_EN_CH0 : R/W; bitpos: [21]; default: 0;
+#define RMT_LOOP_COUNT_RESET_CH1    (BIT(20))
+#define RMT_LOOP_COUNT_RESET_CH1_M  (RMT_LOOP_COUNT_RESET_CH1_V << RMT_LOOP_COUNT_RESET_CH1_S)
+#define RMT_LOOP_COUNT_RESET_CH1_V  0x00000001U
+#define RMT_LOOP_COUNT_RESET_CH1_S  20
+/** RMT_LOOP_STOP_EN_CH1 : R/W; bitpos: [21]; default: 0;
  *  This bit is used to enable the loop send stop function after the loop counter
  *  counts to  loop number for CHANNEL1.
  */
-#define RMT_LOOP_STOP_EN_CH0    (BIT(21))
-#define RMT_LOOP_STOP_EN_CH0_M  (RMT_LOOP_STOP_EN_CH0_V << RMT_LOOP_STOP_EN_CH0_S)
-#define RMT_LOOP_STOP_EN_CH0_V  0x00000001U
-#define RMT_LOOP_STOP_EN_CH0_S  21
+#define RMT_LOOP_STOP_EN_CH1    (BIT(21))
+#define RMT_LOOP_STOP_EN_CH1_M  (RMT_LOOP_STOP_EN_CH1_V << RMT_LOOP_STOP_EN_CH1_S)
+#define RMT_LOOP_STOP_EN_CH1_V  0x00000001U
+#define RMT_LOOP_STOP_EN_CH1_S  21
 
 /** RMT_CH2_RX_LIM_REG register
  *  Channel 2 Rx event configuration register
diff --git a/components/soc/esp32c6/include/soc/soc_caps.h b/components/soc/esp32c6/include/soc/soc_caps.h
index 92e70c7fba..e7da19ada6 100644
--- a/components/soc/esp32c6/include/soc/soc_caps.h
+++ b/components/soc/esp32c6/include/soc/soc_caps.h
@@ -41,7 +41,7 @@
 #define SOC_RTC_FAST_MEM_SUPPORTED      1
 #define SOC_RTC_MEM_SUPPORTED           1
 #define SOC_I2S_SUPPORTED               1
-// #define SOC_RMT_SUPPORTED               1 // TODO: IDF-5320
+#define SOC_RMT_SUPPORTED               1
 // #define SOC_SDM_SUPPORTED               1 // TODO: IDF-5318
 // #define SOC_LEDC_SUPPORTED              1 // TODO: IDF-5328
 // #define SOC_I2C_SUPPORTED               1 // TODO: IDF-5326
@@ -213,7 +213,6 @@
 #define SOC_PCNT_THRES_POINT_PER_UNIT         2
 #define SOC_PCNT_SUPPORT_RUNTIME_THRES_UPDATE 1
 
-// TODO: IDF-5320 (Copy from esp32c3, need check)
 /*--------------------------- RMT CAPS ---------------------------------------*/
 #define SOC_RMT_GROUPS                        1U /*!< One RMT group */
 #define SOC_RMT_TX_CANDIDATES_PER_GROUP       2  /*!< Number of channels that capable of Transmit */
@@ -224,6 +223,7 @@
 #define SOC_RMT_SUPPORT_RX_DEMODULATION       1  /*!< Support signal demodulation on RX path (i.e. remove carrier) */
 #define SOC_RMT_SUPPORT_TX_ASYNC_STOP         1  /*!< Support stop transmission asynchronously */
 #define SOC_RMT_SUPPORT_TX_LOOP_COUNT         1  /*!< Support transmit specified number of cycles in loop mode */
+#define SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP     1  /*!< Hardware support of auto-stop in loop mode */
 #define SOC_RMT_SUPPORT_TX_SYNCHRO            1  /*!< Support coordinate a group of TX channels to start simultaneously */
 #define SOC_RMT_SUPPORT_TX_CARRIER_DATA_ONLY  1  /*!< TX carrier can be modulated to data phase only */
 #define SOC_RMT_SUPPORT_XTAL                  1  /*!< Support set XTAL clock as the RMT clock source */
diff --git a/examples/peripherals/.build-test-rules.yml b/examples/peripherals/.build-test-rules.yml
index 9fa2752d25..bed4e447d7 100644
--- a/examples/peripherals/.build-test-rules.yml
+++ b/examples/peripherals/.build-test-rules.yml
@@ -115,8 +115,8 @@ examples/peripherals/rmt/onewire_ds18b20:
     - if: SOC_RMT_SUPPORTED != 1
 
 examples/peripherals/rmt/stepper_motor:
-  enable:
-    - if: SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP == 1
+  disable:
+    - if: SOC_RMT_SUPPORT_TX_LOOP_AUTO_STOP != 1
 
 examples/peripherals/sdio:
   disable:

From f6eba4ccfef2185d711100ea18877cde705e9183 Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Sat, 17 Sep 2022 16:13:28 +0800
Subject: [PATCH 468/665] gpio_sdm: bring up SDM driver on esp32c6

---
 components/hal/esp32c6/include/hal/sdm_ll.h   | 58 +++++++++++++++++++
 .../esp32c6/include/soc/Kconfig.soc_caps.in   |  4 ++
 components/soc/esp32c6/include/soc/soc_caps.h |  3 +-
 3 files changed, 63 insertions(+), 2 deletions(-)
 create mode 100644 components/hal/esp32c6/include/hal/sdm_ll.h

diff --git a/components/hal/esp32c6/include/hal/sdm_ll.h b/components/hal/esp32c6/include/hal/sdm_ll.h
new file mode 100644
index 0000000000..fbf387e258
--- /dev/null
+++ b/components/hal/esp32c6/include/hal/sdm_ll.h
@@ -0,0 +1,58 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#include <stdbool.h>
+#include "hal/misc.h"
+#include "hal/assert.h"
+#include "soc/gpio_ext_struct.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/**
+ * @brief Set Sigma-delta enable
+ *
+ * @param hw Peripheral SIGMADELTA hardware instance address.
+ * @param en Sigma-delta enable value
+ */
+static inline void sdm_ll_enable_clock(gpio_sd_dev_t *hw, bool en)
+{
+    hw->misc.function_clk_en = en;
+}
+
+/**
+ * @brief Set Sigma-delta channel duty.
+ *
+ * @param hw Peripheral SIGMADELTA hardware instance address.
+ * @param channel Sigma-delta channel number
+ * @param duty Sigma-delta duty of one channel, the value ranges from -128 to 127, recommended range is -90 ~ 90.
+ *             The waveform is more like a random one in this range.
+ */
+__attribute__((always_inline))
+static inline void sdm_ll_set_duty(gpio_sd_dev_t *hw, int channel, int8_t duty)
+{
+    HAL_FORCE_MODIFY_U32_REG_FIELD(hw->channel[channel], duty, (uint32_t)duty);
+}
+
+/**
+ * @brief Set Sigma-delta channel's clock pre-scale value.
+ *
+ * @param hw Peripheral SIGMADELTA hardware instance address.
+ * @param channel Sigma-delta channel number
+ * @param prescale The divider of source clock, ranges from 1 to 256
+ */
+static inline void sdm_ll_set_prescale(gpio_sd_dev_t *hw, int channel, uint32_t prescale)
+{
+    HAL_ASSERT(prescale && prescale <= 256);
+    HAL_FORCE_MODIFY_U32_REG_FIELD(hw->channel[channel], prescale, prescale - 1);
+}
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in b/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
index d40af008cb..3b2894c0ed 100644
--- a/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
@@ -55,6 +55,10 @@ config SOC_RMT_SUPPORTED
     bool
     default y
 
+config SOC_SDM_SUPPORTED
+    bool
+    default y
+
 config SOC_SYSTIMER_SUPPORTED
     bool
     default y
diff --git a/components/soc/esp32c6/include/soc/soc_caps.h b/components/soc/esp32c6/include/soc/soc_caps.h
index e7da19ada6..5ef41b3666 100644
--- a/components/soc/esp32c6/include/soc/soc_caps.h
+++ b/components/soc/esp32c6/include/soc/soc_caps.h
@@ -42,7 +42,7 @@
 #define SOC_RTC_MEM_SUPPORTED           1
 #define SOC_I2S_SUPPORTED               1
 #define SOC_RMT_SUPPORTED               1
-// #define SOC_SDM_SUPPORTED               1 // TODO: IDF-5318
+#define SOC_SDM_SUPPORTED               1
 // #define SOC_LEDC_SUPPORTED              1 // TODO: IDF-5328
 // #define SOC_I2C_SUPPORTED               1 // TODO: IDF-5326
 #define SOC_SYSTIMER_SUPPORTED          1
@@ -268,7 +268,6 @@
 #define SOC_SHA_SUPPORT_SHA224          (1)
 #define SOC_SHA_SUPPORT_SHA256          (1)
 
-// TODO: IDF-5318 (Copy from esp32c3, need check)
 /*-------------------------- Sigma Delta Modulator CAPS -----------------*/
 #define SOC_SDM_GROUPS             1U
 #define SOC_SDM_CHANNELS_PER_GROUP 4

From 146f1012896b0a1191697984e0db343a56988ee4 Mon Sep 17 00:00:00 2001
From: "harshal.patil" <harshal.patil@espressif.com>
Date: Wed, 7 Sep 2022 16:23:54 +0530
Subject: [PATCH 469/665] ci: Migrate mbedtls unit tests from unit-test-app to
 component-test-app

---
 components/mbedtls/test_apps/CMakeLists.txt   |   7 ++
 components/mbedtls/test_apps/README.md        |   2 +
 .../{test => test_apps/main}/CMakeLists.txt   |   5 +-
 components/mbedtls/test_apps/main/app_main.c  |  19 ++++++
 .../main}/crts/bad_md_crt.pem                 |   0
 .../main}/crts/correct_sig_crt_esp32_com.pem  |   0
 .../{test => test_apps/main}/crts/prvtkey.pem |   0
 .../main}/crts/server_cert_bundle             | Bin
 .../main}/crts/server_cert_chain.pem          |   0
 .../main}/crts/server_root.pem                |   0
 .../main}/crts/wrong_sig_crt_esp32_com.pem    |   0
 .../{test => test_apps/main}/test_aes.c       |   5 ++
 .../{test => test_apps/main}/test_aes_gcm.c   |   0
 .../{test => test_apps/main}/test_aes_perf.c  |   5 ++
 .../main}/test_aes_sha_parallel.c             |   0
 .../main}/test_aes_sha_rsa.c                  |   0
 .../main}/test_apb_dport_access.c             |   5 ++
 .../main}/test_apb_dport_access.h             |   5 ++
 .../{test => test_apps/main}/test_ecp.c       |   0
 .../main}/test_esp_crt_bundle.c               |   0
 .../{test => test_apps/main}/test_mbedtls.c   |   5 ++
 .../main}/test_mbedtls_mpi.c                  |   0
 .../main}/test_mbedtls_sha.c                  |   0
 .../main}/test_mbedtls_utils.c                |   0
 .../main}/test_mbedtls_utils.h                |   0
 .../{test => test_apps/main}/test_rsa.c       |  28 ++++----
 .../{test => test_apps/main}/test_sha.c       |   0
 .../{test => test_apps/main}/test_sha_perf.c  |   0
 .../mbedtls/test_apps/pytest_mbedtls_ut.py    |  64 ++++++++++++++++++
 .../mbedtls/test_apps/sdkconfig.ci.aes_no_hw  |   2 +
 .../mbedtls/test_apps/sdkconfig.ci.default    |   0
 .../mbedtls/test_apps/sdkconfig.ci.psram      |   1 +
 .../test_apps/sdkconfig.ci.psram_all_ext      |   4 ++
 .../test_apps/sdkconfig.ci.psram_esp32        |   3 +
 .../mbedtls/test_apps/sdkconfig.defaults      |   9 +++
 .../test_apps/sdkconfig.defaults.esp32        |   3 +
 .../test_apps/sdkconfig.defaults.esp32c2      |   2 +
 .../test_apps/sdkconfig.defaults.esp32c3      |   1 +
 .../test_apps/sdkconfig.defaults.esp32s2      |   2 +
 .../test_apps/sdkconfig.defaults.esp32s3      |   2 +
 tools/unit-test-app/configs/aes_no_hw         |   5 --
 tools/unit-test-app/configs/aes_no_hw_c3      |   5 --
 tools/unit-test-app/configs/aes_no_hw_s2      |   5 --
 tools/unit-test-app/configs/aes_no_hw_s3      |   5 --
 tools/unit-test-app/configs/default_2_c2      |   2 +-
 tools/unit-test-app/configs/default_3_c2      |   2 +-
 tools/unit-test-app/configs/psram             |   2 +-
 tools/unit-test-app/configs/psram_2           |   2 +-
 tools/unit-test-app/configs/psram_all_ext_2   |   2 +-
 tools/unit-test-app/configs/psram_s2_base     |   2 +-
 tools/unit-test-app/configs/psram_s3_base     |   2 +-
 51 files changed, 171 insertions(+), 42 deletions(-)
 create mode 100644 components/mbedtls/test_apps/CMakeLists.txt
 create mode 100644 components/mbedtls/test_apps/README.md
 rename components/mbedtls/{test => test_apps/main}/CMakeLists.txt (89%)
 create mode 100644 components/mbedtls/test_apps/main/app_main.c
 rename components/mbedtls/{test => test_apps/main}/crts/bad_md_crt.pem (100%)
 rename components/mbedtls/{test => test_apps/main}/crts/correct_sig_crt_esp32_com.pem (100%)
 rename components/mbedtls/{test => test_apps/main}/crts/prvtkey.pem (100%)
 rename components/mbedtls/{test => test_apps/main}/crts/server_cert_bundle (100%)
 rename components/mbedtls/{test => test_apps/main}/crts/server_cert_chain.pem (100%)
 rename components/mbedtls/{test => test_apps/main}/crts/server_root.pem (100%)
 rename components/mbedtls/{test => test_apps/main}/crts/wrong_sig_crt_esp32_com.pem (100%)
 rename components/mbedtls/{test => test_apps/main}/test_aes.c (99%)
 rename components/mbedtls/{test => test_apps/main}/test_aes_gcm.c (100%)
 rename components/mbedtls/{test => test_apps/main}/test_aes_perf.c (94%)
 rename components/mbedtls/{test => test_apps/main}/test_aes_sha_parallel.c (100%)
 rename components/mbedtls/{test => test_apps/main}/test_aes_sha_rsa.c (100%)
 rename components/mbedtls/{test => test_apps/main}/test_apb_dport_access.c (90%)
 rename components/mbedtls/{test => test_apps/main}/test_apb_dport_access.h (82%)
 rename components/mbedtls/{test => test_apps/main}/test_ecp.c (100%)
 rename components/mbedtls/{test => test_apps/main}/test_esp_crt_bundle.c (100%)
 rename components/mbedtls/{test => test_apps/main}/test_mbedtls.c (90%)
 rename components/mbedtls/{test => test_apps/main}/test_mbedtls_mpi.c (100%)
 rename components/mbedtls/{test => test_apps/main}/test_mbedtls_sha.c (100%)
 rename components/mbedtls/{test => test_apps/main}/test_mbedtls_utils.c (100%)
 rename components/mbedtls/{test => test_apps/main}/test_mbedtls_utils.h (100%)
 rename components/mbedtls/{test => test_apps/main}/test_rsa.c (97%)
 rename components/mbedtls/{test => test_apps/main}/test_sha.c (100%)
 rename components/mbedtls/{test => test_apps/main}/test_sha_perf.c (100%)
 create mode 100644 components/mbedtls/test_apps/pytest_mbedtls_ut.py
 create mode 100644 components/mbedtls/test_apps/sdkconfig.ci.aes_no_hw
 create mode 100644 components/mbedtls/test_apps/sdkconfig.ci.default
 create mode 100644 components/mbedtls/test_apps/sdkconfig.ci.psram
 create mode 100644 components/mbedtls/test_apps/sdkconfig.ci.psram_all_ext
 create mode 100644 components/mbedtls/test_apps/sdkconfig.ci.psram_esp32
 create mode 100644 components/mbedtls/test_apps/sdkconfig.defaults
 create mode 100644 components/mbedtls/test_apps/sdkconfig.defaults.esp32
 create mode 100644 components/mbedtls/test_apps/sdkconfig.defaults.esp32c2
 create mode 100644 components/mbedtls/test_apps/sdkconfig.defaults.esp32c3
 create mode 100644 components/mbedtls/test_apps/sdkconfig.defaults.esp32s2
 create mode 100644 components/mbedtls/test_apps/sdkconfig.defaults.esp32s3
 delete mode 100644 tools/unit-test-app/configs/aes_no_hw
 delete mode 100644 tools/unit-test-app/configs/aes_no_hw_c3
 delete mode 100644 tools/unit-test-app/configs/aes_no_hw_s2
 delete mode 100644 tools/unit-test-app/configs/aes_no_hw_s3

diff --git a/components/mbedtls/test_apps/CMakeLists.txt b/components/mbedtls/test_apps/CMakeLists.txt
new file mode 100644
index 0000000000..16481610bb
--- /dev/null
+++ b/components/mbedtls/test_apps/CMakeLists.txt
@@ -0,0 +1,7 @@
+#This is the project CMakeLists.txt file for the test subproject
+cmake_minimum_required(VERSION 3.16)
+
+set(EXTRA_COMPONENT_DIRS "$ENV{IDF_PATH}/tools/unit-test-app/components")
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+project(mbedtls_test)
diff --git a/components/mbedtls/test_apps/README.md b/components/mbedtls/test_apps/README.md
new file mode 100644
index 0000000000..b5be4985c5
--- /dev/null
+++ b/components/mbedtls/test_apps/README.md
@@ -0,0 +1,2 @@
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- |
diff --git a/components/mbedtls/test/CMakeLists.txt b/components/mbedtls/test_apps/main/CMakeLists.txt
similarity index 89%
rename from components/mbedtls/test/CMakeLists.txt
rename to components/mbedtls/test_apps/main/CMakeLists.txt
index d51cbed59a..533724e2a6 100644
--- a/components/mbedtls/test/CMakeLists.txt
+++ b/components/mbedtls/test_apps/main/CMakeLists.txt
@@ -7,8 +7,9 @@ set(TEST_CRTS "crts/server_cert_chain.pem"
 
 idf_component_register(SRC_DIRS "."
                     PRIV_INCLUDE_DIRS "."
-                    PRIV_REQUIRES cmock test_utils mbedtls esp_timer
-                    EMBED_TXTFILES ${TEST_CRTS})
+                    PRIV_REQUIRES cmock test_utils mbedtls esp_timer unity
+                    EMBED_TXTFILES ${TEST_CRTS}
+                    WHOLE_ARCHIVE)
 target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
 
 idf_component_get_property(mbedtls mbedtls COMPONENT_LIB)
diff --git a/components/mbedtls/test_apps/main/app_main.c b/components/mbedtls/test_apps/main/app_main.c
new file mode 100644
index 0000000000..317c70567e
--- /dev/null
+++ b/components/mbedtls/test_apps/main/app_main.c
@@ -0,0 +1,19 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+#include "freertos/FreeRTOS.h"
+#include "freertos/task.h"
+#include "test_utils.h"
+
+static void test_task(void *pvParameters)
+{
+    vTaskDelay(2); /* Delay a bit to let the main task be deleted */
+    unity_run_menu();
+}
+
+void app_main(void)
+{
+    xTaskCreatePinnedToCore(test_task, "testTask", UNITY_FREERTOS_STACK_SIZE, NULL, UNITY_FREERTOS_PRIORITY, NULL, UNITY_FREERTOS_CPU);
+}
diff --git a/components/mbedtls/test/crts/bad_md_crt.pem b/components/mbedtls/test_apps/main/crts/bad_md_crt.pem
similarity index 100%
rename from components/mbedtls/test/crts/bad_md_crt.pem
rename to components/mbedtls/test_apps/main/crts/bad_md_crt.pem
diff --git a/components/mbedtls/test/crts/correct_sig_crt_esp32_com.pem b/components/mbedtls/test_apps/main/crts/correct_sig_crt_esp32_com.pem
similarity index 100%
rename from components/mbedtls/test/crts/correct_sig_crt_esp32_com.pem
rename to components/mbedtls/test_apps/main/crts/correct_sig_crt_esp32_com.pem
diff --git a/components/mbedtls/test/crts/prvtkey.pem b/components/mbedtls/test_apps/main/crts/prvtkey.pem
similarity index 100%
rename from components/mbedtls/test/crts/prvtkey.pem
rename to components/mbedtls/test_apps/main/crts/prvtkey.pem
diff --git a/components/mbedtls/test/crts/server_cert_bundle b/components/mbedtls/test_apps/main/crts/server_cert_bundle
similarity index 100%
rename from components/mbedtls/test/crts/server_cert_bundle
rename to components/mbedtls/test_apps/main/crts/server_cert_bundle
diff --git a/components/mbedtls/test/crts/server_cert_chain.pem b/components/mbedtls/test_apps/main/crts/server_cert_chain.pem
similarity index 100%
rename from components/mbedtls/test/crts/server_cert_chain.pem
rename to components/mbedtls/test_apps/main/crts/server_cert_chain.pem
diff --git a/components/mbedtls/test/crts/server_root.pem b/components/mbedtls/test_apps/main/crts/server_root.pem
similarity index 100%
rename from components/mbedtls/test/crts/server_root.pem
rename to components/mbedtls/test_apps/main/crts/server_root.pem
diff --git a/components/mbedtls/test/crts/wrong_sig_crt_esp32_com.pem b/components/mbedtls/test_apps/main/crts/wrong_sig_crt_esp32_com.pem
similarity index 100%
rename from components/mbedtls/test/crts/wrong_sig_crt_esp32_com.pem
rename to components/mbedtls/test_apps/main/crts/wrong_sig_crt_esp32_com.pem
diff --git a/components/mbedtls/test/test_aes.c b/components/mbedtls/test_apps/main/test_aes.c
similarity index 99%
rename from components/mbedtls/test/test_aes.c
rename to components/mbedtls/test_apps/main/test_aes.c
index 4d5e4872d9..925e4a82f2 100644
--- a/components/mbedtls/test/test_aes.c
+++ b/components/mbedtls/test_apps/main/test_aes.c
@@ -1,3 +1,8 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
 /* mbedTLS AES test
 */
 #include <string.h>
diff --git a/components/mbedtls/test/test_aes_gcm.c b/components/mbedtls/test_apps/main/test_aes_gcm.c
similarity index 100%
rename from components/mbedtls/test/test_aes_gcm.c
rename to components/mbedtls/test_apps/main/test_aes_gcm.c
diff --git a/components/mbedtls/test/test_aes_perf.c b/components/mbedtls/test_apps/main/test_aes_perf.c
similarity index 94%
rename from components/mbedtls/test/test_aes_perf.c
rename to components/mbedtls/test_apps/main/test_aes_perf.c
index 00a6247bf4..6ba8f15c10 100644
--- a/components/mbedtls/test/test_aes_perf.c
+++ b/components/mbedtls/test_apps/main/test_aes_perf.c
@@ -1,3 +1,8 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
 /* mbedTLS AES performance test
 */
 #include <string.h>
diff --git a/components/mbedtls/test/test_aes_sha_parallel.c b/components/mbedtls/test_apps/main/test_aes_sha_parallel.c
similarity index 100%
rename from components/mbedtls/test/test_aes_sha_parallel.c
rename to components/mbedtls/test_apps/main/test_aes_sha_parallel.c
diff --git a/components/mbedtls/test/test_aes_sha_rsa.c b/components/mbedtls/test_apps/main/test_aes_sha_rsa.c
similarity index 100%
rename from components/mbedtls/test/test_aes_sha_rsa.c
rename to components/mbedtls/test_apps/main/test_aes_sha_rsa.c
diff --git a/components/mbedtls/test/test_apb_dport_access.c b/components/mbedtls/test_apps/main/test_apb_dport_access.c
similarity index 90%
rename from components/mbedtls/test/test_apb_dport_access.c
rename to components/mbedtls/test_apps/main/test_apb_dport_access.c
index 07203ac1ea..34cb956872 100644
--- a/components/mbedtls/test/test_apb_dport_access.c
+++ b/components/mbedtls/test_apps/main/test_apb_dport_access.c
@@ -1,3 +1,8 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
 /* Implementation of utility functions to verify
    unit tests aren't performing SMP-unsafe DPORT reads.
 */
diff --git a/components/mbedtls/test/test_apb_dport_access.h b/components/mbedtls/test_apps/main/test_apb_dport_access.h
similarity index 82%
rename from components/mbedtls/test/test_apb_dport_access.h
rename to components/mbedtls/test_apps/main/test_apb_dport_access.h
index 8f30e0465a..3231d745e2 100644
--- a/components/mbedtls/test/test_apb_dport_access.h
+++ b/components/mbedtls/test_apps/main/test_apb_dport_access.h
@@ -1,3 +1,8 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
 /* Utility functions to test that APB access is still safe
    while the other CPU performs some set of DPORT accesses
 
diff --git a/components/mbedtls/test/test_ecp.c b/components/mbedtls/test_apps/main/test_ecp.c
similarity index 100%
rename from components/mbedtls/test/test_ecp.c
rename to components/mbedtls/test_apps/main/test_ecp.c
diff --git a/components/mbedtls/test/test_esp_crt_bundle.c b/components/mbedtls/test_apps/main/test_esp_crt_bundle.c
similarity index 100%
rename from components/mbedtls/test/test_esp_crt_bundle.c
rename to components/mbedtls/test_apps/main/test_esp_crt_bundle.c
diff --git a/components/mbedtls/test/test_mbedtls.c b/components/mbedtls/test_apps/main/test_mbedtls.c
similarity index 90%
rename from components/mbedtls/test/test_mbedtls.c
rename to components/mbedtls/test_apps/main/test_mbedtls.c
index 70eeac5b6b..a35ba2140b 100644
--- a/components/mbedtls/test/test_mbedtls.c
+++ b/components/mbedtls/test_apps/main/test_mbedtls.c
@@ -1,3 +1,8 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
 /* mbedTLS self-tests as unit tests
 
    Focus on testing functionality where we use ESP32 hardware
diff --git a/components/mbedtls/test/test_mbedtls_mpi.c b/components/mbedtls/test_apps/main/test_mbedtls_mpi.c
similarity index 100%
rename from components/mbedtls/test/test_mbedtls_mpi.c
rename to components/mbedtls/test_apps/main/test_mbedtls_mpi.c
diff --git a/components/mbedtls/test/test_mbedtls_sha.c b/components/mbedtls/test_apps/main/test_mbedtls_sha.c
similarity index 100%
rename from components/mbedtls/test/test_mbedtls_sha.c
rename to components/mbedtls/test_apps/main/test_mbedtls_sha.c
diff --git a/components/mbedtls/test/test_mbedtls_utils.c b/components/mbedtls/test_apps/main/test_mbedtls_utils.c
similarity index 100%
rename from components/mbedtls/test/test_mbedtls_utils.c
rename to components/mbedtls/test_apps/main/test_mbedtls_utils.c
diff --git a/components/mbedtls/test/test_mbedtls_utils.h b/components/mbedtls/test_apps/main/test_mbedtls_utils.h
similarity index 100%
rename from components/mbedtls/test/test_mbedtls_utils.h
rename to components/mbedtls/test_apps/main/test_mbedtls_utils.h
diff --git a/components/mbedtls/test/test_rsa.c b/components/mbedtls/test_apps/main/test_rsa.c
similarity index 97%
rename from components/mbedtls/test/test_rsa.c
rename to components/mbedtls/test_apps/main/test_rsa.c
index d6337dba5c..f69a0238f8 100644
--- a/components/mbedtls/test/test_rsa.c
+++ b/components/mbedtls/test_apps/main/test_rsa.c
@@ -20,6 +20,7 @@
 #include "freertos/FreeRTOS.h"
 #include "unity.h"
 #include "test_utils.h"
+#include "memory_checks.h"
 #include "ccomp_timer.h"
 
 #define PRINT_DEBUG_INFO
@@ -423,23 +424,24 @@ static void print_rsa_details(mbedtls_rsa_context *rsa)
 }
 #endif
 
-/** NOTE:
-* For ESP32-S3, CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG is enabled
-* by default; allocating a lock of 92 bytes, which is never freed.
-*
-* MR !18574 adds the MPI crypto lock for S3 increasing the leakage by
-* 92 bytes. This caused the RSA UT to fail with a leakage more than
-* 1024 bytes.
-*
-* The allocations made by ESP32-S2 (944 bytes) and ESP32-S3 are the same,
-* except for the JTAG lock (92 + 944 > 1024).
-*/
 #if CONFIG_FREERTOS_SMP // IDF-5260
-TEST_CASE("test performance RSA key operations", "[bignum][leaks=1088][timeout=60]")
+TEST_CASE("test performance RSA key operations", "[bignum][timeout=60]")
 #else
-TEST_CASE("test performance RSA key operations", "[bignum][leaks=1088]")
+TEST_CASE("test performance RSA key operations", "[bignum]")
 #endif
 {
+    /** NOTE:
+    * For ESP32-S3, CONFIG_ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG is enabled
+    * by default; allocating a lock of 92 bytes, which is never freed.
+    *
+    * MR !18574 adds the MPI crypto lock for S3 increasing the leakage by
+    * 92 bytes. This caused the RSA UT to fail with a leakage more than
+    * 1024 bytes.
+    *
+    * The allocations made by ESP32-S2 (944 bytes) and ESP32-S3 are the same,
+    * except for the JTAG lock (92 + 944 > 1024).
+    */
+    TEST_ESP_OK(test_utils_set_leak_level(1088, ESP_LEAK_TYPE_CRITICAL, ESP_COMP_LEAK_GENERAL));
     for (int keysize = 2048; keysize <= SOC_RSA_MAX_BIT_LEN; keysize += 1024) {
         rsa_key_operations(keysize, true, false);
     }
diff --git a/components/mbedtls/test/test_sha.c b/components/mbedtls/test_apps/main/test_sha.c
similarity index 100%
rename from components/mbedtls/test/test_sha.c
rename to components/mbedtls/test_apps/main/test_sha.c
diff --git a/components/mbedtls/test/test_sha_perf.c b/components/mbedtls/test_apps/main/test_sha_perf.c
similarity index 100%
rename from components/mbedtls/test/test_sha_perf.c
rename to components/mbedtls/test_apps/main/test_sha_perf.c
diff --git a/components/mbedtls/test_apps/pytest_mbedtls_ut.py b/components/mbedtls/test_apps/pytest_mbedtls_ut.py
new file mode 100644
index 0000000000..43dd24d909
--- /dev/null
+++ b/components/mbedtls/test_apps/pytest_mbedtls_ut.py
@@ -0,0 +1,64 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: CC0-1.0
+
+import pytest
+from pytest_embedded import Dut
+
+
+@pytest.mark.supported_targets
+@pytest.mark.generic
+def test_mbedtls(dut: Dut) -> None:
+    dut.expect_exact('Press ENTER to see the list of tests')
+    dut.write('*')
+    dut.expect_unity_test_output(timeout=120)
+
+
+@pytest.mark.esp32
+@pytest.mark.esp32s2
+@pytest.mark.esp32s3
+@pytest.mark.esp32c3
+@pytest.mark.generic
+@pytest.mark.parametrize(
+    'config',
+    [
+        'aes_no_hw',
+    ],
+    indirect=True,
+)
+def test_mbedtls_aes_no_hw(dut: Dut) -> None:
+    dut.expect_exact('Press ENTER to see the list of tests')
+    dut.write('*')
+    dut.expect_unity_test_output(timeout=120)
+
+
+@pytest.mark.esp32
+@pytest.mark.esp32s2
+@pytest.mark.esp32s3
+@pytest.mark.generic
+@pytest.mark.parametrize(
+    'config',
+    [
+        'psram',
+    ],
+    indirect=True,
+)
+def test_mbedtls_psram(dut: Dut) -> None:
+    dut.expect_exact('Press ENTER to see the list of tests')
+    dut.write('*')
+    dut.expect_unity_test_output(timeout=120)
+
+
+@pytest.mark.esp32
+@pytest.mark.generic
+@pytest.mark.parametrize(
+    'config',
+    [
+        'psram_esp32',
+        'psram_all_ext',
+    ],
+    indirect=True,
+)
+def test_mbedtls_psram_esp32(dut: Dut) -> None:
+    dut.expect_exact('Press ENTER to see the list of tests')
+    dut.write('*')
+    dut.expect_unity_test_output(timeout=120)
diff --git a/components/mbedtls/test_apps/sdkconfig.ci.aes_no_hw b/components/mbedtls/test_apps/sdkconfig.ci.aes_no_hw
new file mode 100644
index 0000000000..aadb89a893
--- /dev/null
+++ b/components/mbedtls/test_apps/sdkconfig.ci.aes_no_hw
@@ -0,0 +1,2 @@
+CONFIG_MBEDTLS_HARDWARE_AES=n
+CONFIG_MBEDTLS_MPI_USE_INTERRUPT=n
diff --git a/components/mbedtls/test_apps/sdkconfig.ci.default b/components/mbedtls/test_apps/sdkconfig.ci.default
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/components/mbedtls/test_apps/sdkconfig.ci.psram b/components/mbedtls/test_apps/sdkconfig.ci.psram
new file mode 100644
index 0000000000..cc641ea603
--- /dev/null
+++ b/components/mbedtls/test_apps/sdkconfig.ci.psram
@@ -0,0 +1 @@
+CONFIG_SPIRAM=y
diff --git a/components/mbedtls/test_apps/sdkconfig.ci.psram_all_ext b/components/mbedtls/test_apps/sdkconfig.ci.psram_all_ext
new file mode 100644
index 0000000000..ad3452cf7b
--- /dev/null
+++ b/components/mbedtls/test_apps/sdkconfig.ci.psram_all_ext
@@ -0,0 +1,4 @@
+CONFIG_SPIRAM=y
+CONFIG_ESP_INT_WDT_TIMEOUT_MS=800
+CONFIG_SPIRAM_ALLOW_STACK_EXTERNAL_MEMORY=y
+CONFIG_SPIRAM_MALLOC_ALWAYSINTERNAL=0
diff --git a/components/mbedtls/test_apps/sdkconfig.ci.psram_esp32 b/components/mbedtls/test_apps/sdkconfig.ci.psram_esp32
new file mode 100644
index 0000000000..5acbcfd7fc
--- /dev/null
+++ b/components/mbedtls/test_apps/sdkconfig.ci.psram_esp32
@@ -0,0 +1,3 @@
+CONFIG_SPIRAM=y
+CONFIG_ESP_INT_WDT_TIMEOUT_MS=800
+CONFIG_SPIRAM_ALLOW_STACK_EXTERNAL_MEMORY=y
diff --git a/components/mbedtls/test_apps/sdkconfig.defaults b/components/mbedtls/test_apps/sdkconfig.defaults
new file mode 100644
index 0000000000..ec826a5a16
--- /dev/null
+++ b/components/mbedtls/test_apps/sdkconfig.defaults
@@ -0,0 +1,9 @@
+# General options for additional checks
+CONFIG_HEAP_POISONING_COMPREHENSIVE=y
+CONFIG_COMPILER_WARN_WRITE_STRINGS=y
+CONFIG_BOOTLOADER_LOG_LEVEL_WARN=y
+CONFIG_FREERTOS_WATCHPOINT_END_OF_STACK=y
+CONFIG_COMPILER_STACK_CHECK_MODE_STRONG=y
+CONFIG_COMPILER_STACK_CHECK=y
+
+CONFIG_ESP_TASK_WDT=n
diff --git a/components/mbedtls/test_apps/sdkconfig.defaults.esp32 b/components/mbedtls/test_apps/sdkconfig.defaults.esp32
new file mode 100644
index 0000000000..59093635f0
--- /dev/null
+++ b/components/mbedtls/test_apps/sdkconfig.defaults.esp32
@@ -0,0 +1,3 @@
+CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_240=y
+CONFIG_XTAL_FREQ_AUTO=y
+CONFIG_SPI_FLASH_SHARE_SPI1_BUS=y
diff --git a/components/mbedtls/test_apps/sdkconfig.defaults.esp32c2 b/components/mbedtls/test_apps/sdkconfig.defaults.esp32c2
new file mode 100644
index 0000000000..bb33cff20a
--- /dev/null
+++ b/components/mbedtls/test_apps/sdkconfig.defaults.esp32c2
@@ -0,0 +1,2 @@
+CONFIG_ESP_SYSTEM_MEMPROT_FEATURE=n
+CONFIG_ESPTOOLPY_FLASHSIZE_2MB=y
diff --git a/components/mbedtls/test_apps/sdkconfig.defaults.esp32c3 b/components/mbedtls/test_apps/sdkconfig.defaults.esp32c3
new file mode 100644
index 0000000000..d0ea27a6c6
--- /dev/null
+++ b/components/mbedtls/test_apps/sdkconfig.defaults.esp32c3
@@ -0,0 +1 @@
+CONFIG_ESP_SYSTEM_MEMPROT_FEATURE=n
diff --git a/components/mbedtls/test_apps/sdkconfig.defaults.esp32s2 b/components/mbedtls/test_apps/sdkconfig.defaults.esp32s2
new file mode 100644
index 0000000000..da22be442b
--- /dev/null
+++ b/components/mbedtls/test_apps/sdkconfig.defaults.esp32s2
@@ -0,0 +1,2 @@
+CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_240=y
+CONFIG_ESP_SYSTEM_MEMPROT_FEATURE=n
diff --git a/components/mbedtls/test_apps/sdkconfig.defaults.esp32s3 b/components/mbedtls/test_apps/sdkconfig.defaults.esp32s3
new file mode 100644
index 0000000000..da22be442b
--- /dev/null
+++ b/components/mbedtls/test_apps/sdkconfig.defaults.esp32s3
@@ -0,0 +1,2 @@
+CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ_240=y
+CONFIG_ESP_SYSTEM_MEMPROT_FEATURE=n
diff --git a/tools/unit-test-app/configs/aes_no_hw b/tools/unit-test-app/configs/aes_no_hw
deleted file mode 100644
index 43b13b84a0..0000000000
--- a/tools/unit-test-app/configs/aes_no_hw
+++ /dev/null
@@ -1,5 +0,0 @@
-CONFIG_IDF_TARGET="esp32"
-TEST_EXCLUDE_COMPONENTS=bt app_update test_utils
-TEST_COMPONENTS=mbedtls
-CONFIG_MBEDTLS_HARDWARE_AES=n
-CONFIG_MBEDTLS_MPI_USE_INTERRUPT=n
diff --git a/tools/unit-test-app/configs/aes_no_hw_c3 b/tools/unit-test-app/configs/aes_no_hw_c3
deleted file mode 100644
index 0c4c811177..0000000000
--- a/tools/unit-test-app/configs/aes_no_hw_c3
+++ /dev/null
@@ -1,5 +0,0 @@
-CONFIG_IDF_TARGET="esp32c3"
-TEST_EXCLUDE_COMPONENTS=bt app_update test_utils
-TEST_COMPONENTS=mbedtls
-CONFIG_MBEDTLS_HARDWARE_AES=n
-CONFIG_MBEDTLS_MPI_USE_INTERRUPT=n
diff --git a/tools/unit-test-app/configs/aes_no_hw_s2 b/tools/unit-test-app/configs/aes_no_hw_s2
deleted file mode 100644
index d180c5169d..0000000000
--- a/tools/unit-test-app/configs/aes_no_hw_s2
+++ /dev/null
@@ -1,5 +0,0 @@
-CONFIG_IDF_TARGET="esp32s2"
-TEST_EXCLUDE_COMPONENTS=bt app_update test_utils
-TEST_COMPONENTS=mbedtls
-CONFIG_MBEDTLS_HARDWARE_AES=n
-CONFIG_MBEDTLS_MPI_USE_INTERRUPT=n
diff --git a/tools/unit-test-app/configs/aes_no_hw_s3 b/tools/unit-test-app/configs/aes_no_hw_s3
deleted file mode 100644
index a33e4669aa..0000000000
--- a/tools/unit-test-app/configs/aes_no_hw_s3
+++ /dev/null
@@ -1,5 +0,0 @@
-CONFIG_IDF_TARGET="esp32s3"
-TEST_EXCLUDE_COMPONENTS=bt app_update test_utils
-TEST_COMPONENTS=mbedtls
-CONFIG_MBEDTLS_HARDWARE_AES=n
-CONFIG_MBEDTLS_MPI_USE_INTERRUPT=n
diff --git a/tools/unit-test-app/configs/default_2_c2 b/tools/unit-test-app/configs/default_2_c2
index ebb6bdf144..56520c011b 100644
--- a/tools/unit-test-app/configs/default_2_c2
+++ b/tools/unit-test-app/configs/default_2_c2
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be included
 CONFIG_IDF_TARGET="esp32c2"
-TEST_COMPONENTS=app_trace console efuse esp_common esp_eth esp_event esp_hid esp_netif esp_phy esp_ringbuf esp_rom esp_wifi espcoredump hal lwip mbedtls mdns mqtt newlib nvs_flash partition_table sdmmc spiffs
+TEST_COMPONENTS=app_trace bootloader_support console efuse esp_common esp_eth esp_event esp_hid esp_netif esp_phy esp_ringbuf esp_rom esp_wifi espcoredump hal lwip mdns mqtt newlib nvs_flash partition_table sdmmc spiffs
diff --git a/tools/unit-test-app/configs/default_3_c2 b/tools/unit-test-app/configs/default_3_c2
index da4a7937bb..3e5ad002b1 100644
--- a/tools/unit-test-app/configs/default_3_c2
+++ b/tools/unit-test-app/configs/default_3_c2
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be included
 CONFIG_IDF_TARGET="esp32c2"
-TEST_EXCLUDE_COMPONENTS=app_trace console efuse esp_common esp_eth esp_event esp_hid esp_netif esp_phy esp_ringbuf esp_rom esp_wifi espcoredump hal lwip mbedtls mdns mqtt newlib nvs_flash partition_table sdmmc spiffs freertos esp_hw_support esp_ipc esp_system esp_timer driver heap pthread soc spi_flash vfs
+TEST_EXCLUDE_COMPONENTS=app_trace bootloader_support console efuse esp_common esp_eth esp_event esp_hid esp_netif esp_phy esp_ringbuf esp_rom esp_wifi espcoredump hal lwip mdns mqtt newlib nvs_flash partition_table sdmmc spiffs freertos esp_hw_support esp_ipc esp_system esp_timer driver heap pthread soc spi_flash vfs
diff --git a/tools/unit-test-app/configs/psram b/tools/unit-test-app/configs/psram
index fe89f7ceb9..7f7b946125 100644
--- a/tools/unit-test-app/configs/psram
+++ b/tools/unit-test-app/configs/psram
@@ -1,5 +1,5 @@
 CONFIG_IDF_TARGET="esp32"
-TEST_EXCLUDE_COMPONENTS=bt app_update driver esp_hw_support esp_ipc esp_pm esp_system esp_timer mbedtls spi_flash test_utils heap pthread soc experimental_cpp_component freertos sdmmc
+TEST_EXCLUDE_COMPONENTS=bt app_update driver esp_hw_support esp_ipc esp_pm esp_system esp_timer spi_flash test_utils heap pthread soc experimental_cpp_component esp-tls freertos sdmmc
 CONFIG_SPIRAM=y
 CONFIG_ESP_INT_WDT_TIMEOUT_MS=800
 CONFIG_SPIRAM_OCCUPY_NO_HOST=y
diff --git a/tools/unit-test-app/configs/psram_2 b/tools/unit-test-app/configs/psram_2
index 401588ab20..a00291e6ca 100644
--- a/tools/unit-test-app/configs/psram_2
+++ b/tools/unit-test-app/configs/psram_2
@@ -1,5 +1,5 @@
 CONFIG_IDF_TARGET="esp32"
-TEST_COMPONENTS=esp_hw_support esp_ipc esp_system esp_timer mbedtls spi_flash heap pthread soc
+TEST_COMPONENTS=esp_hw_support esp_ipc esp_system esp_timer spi_flash heap pthread soc
 CONFIG_SPIRAM=y
 CONFIG_ESP_INT_WDT_TIMEOUT_MS=800
 CONFIG_SPIRAM_OCCUPY_NO_HOST=y
diff --git a/tools/unit-test-app/configs/psram_all_ext_2 b/tools/unit-test-app/configs/psram_all_ext_2
index f1d455e5a3..dd3db07122 100644
--- a/tools/unit-test-app/configs/psram_all_ext_2
+++ b/tools/unit-test-app/configs/psram_all_ext_2
@@ -1,5 +1,5 @@
 CONFIG_IDF_TARGET="esp32"
-TEST_COMPONENTS=heap mbedtls soc spi_flash
+TEST_COMPONENTS=heap soc spi_flash
 CONFIG_SPIRAM=y
 CONFIG_ESP_INT_WDT_TIMEOUT_MS=800
 CONFIG_SPIRAM_OCCUPY_NO_HOST=y
diff --git a/tools/unit-test-app/configs/psram_s2_base b/tools/unit-test-app/configs/psram_s2_base
index c40a661415..b9faef087c 100644
--- a/tools/unit-test-app/configs/psram_s2_base
+++ b/tools/unit-test-app/configs/psram_s2_base
@@ -1,3 +1,3 @@
 CONFIG_IDF_TARGET="esp32s2"
-TEST_COMPONENTS=esp_hw_support mbedtls esp_system
+TEST_COMPONENTS=esp_hw_support esp_system
 CONFIG_SPIRAM=y
diff --git a/tools/unit-test-app/configs/psram_s3_base b/tools/unit-test-app/configs/psram_s3_base
index bf9a2e9dba..898ea06ce5 100644
--- a/tools/unit-test-app/configs/psram_s3_base
+++ b/tools/unit-test-app/configs/psram_s3_base
@@ -1,3 +1,3 @@
 CONFIG_IDF_TARGET="esp32s3"
-TEST_COMPONENTS=esp_hw_support mbedtls esp_system
+TEST_COMPONENTS=esp_hw_support esp_system
 CONFIG_SPIRAM=y

From 317eeddce47fc122075f8c1c44896abf04b67882 Mon Sep 17 00:00:00 2001
From: "harshal.patil" <harshal.patil@espressif.com>
Date: Fri, 9 Sep 2022 14:53:55 +0530
Subject: [PATCH 470/665] fix: memory leaks check added

---
 components/mbedtls/test_apps/main/app_main.c  | 31 +++++++++++++++++--
 .../components/test_utils/memory_checks.c     |  5 +++
 2 files changed, 34 insertions(+), 2 deletions(-)

diff --git a/components/mbedtls/test_apps/main/app_main.c b/components/mbedtls/test_apps/main/app_main.c
index 317c70567e..0716defabf 100644
--- a/components/mbedtls/test_apps/main/app_main.c
+++ b/components/mbedtls/test_apps/main/app_main.c
@@ -5,7 +5,34 @@
  */
 #include "freertos/FreeRTOS.h"
 #include "freertos/task.h"
-#include "test_utils.h"
+#include "unity.h"
+#include "memory_checks.h"
+
+/* setUp runs before every test */
+void setUp(void)
+{
+    test_utils_record_free_mem();
+    test_utils_set_leak_level(CONFIG_UNITY_CRITICAL_LEAK_LEVEL_GENERAL, ESP_LEAK_TYPE_CRITICAL, ESP_COMP_LEAK_GENERAL);
+    test_utils_set_leak_level(CONFIG_UNITY_WARN_LEAK_LEVEL_GENERAL, ESP_LEAK_TYPE_WARNING, ESP_COMP_LEAK_GENERAL);
+    test_utils_set_leak_level(0, ESP_LEAK_TYPE_CRITICAL, ESP_COMP_LEAK_LWIP);
+}
+
+/* tearDown runs after every test */
+void tearDown(void)
+{
+    /* some FreeRTOS stuff is cleaned up by idle task */
+    vTaskDelay(5);
+
+    /* clean up some of the newlib's lazy allocations */
+    esp_reent_cleanup();
+
+    /* check if unit test has caused heap corruption in any heap */
+    TEST_ASSERT_MESSAGE( heap_caps_check_integrity(MALLOC_CAP_INVALID, true), "The test has corrupted the heap");
+
+    test_utils_finish_and_evaluate_leaks(test_utils_get_leak_level(ESP_LEAK_TYPE_WARNING, ESP_COMP_LEAK_ALL),
+            test_utils_get_leak_level(ESP_LEAK_TYPE_CRITICAL, ESP_COMP_LEAK_ALL));
+
+}
 
 static void test_task(void *pvParameters)
 {
@@ -15,5 +42,5 @@ static void test_task(void *pvParameters)
 
 void app_main(void)
 {
-    xTaskCreatePinnedToCore(test_task, "testTask", UNITY_FREERTOS_STACK_SIZE, NULL, UNITY_FREERTOS_PRIORITY, NULL, UNITY_FREERTOS_CPU);
+    xTaskCreatePinnedToCore(test_task, "testTask", CONFIG_UNITY_FREERTOS_STACK_SIZE, NULL, CONFIG_UNITY_FREERTOS_PRIORITY, NULL, CONFIG_UNITY_FREERTOS_CPU);
 }
diff --git a/tools/unit-test-app/components/test_utils/memory_checks.c b/tools/unit-test-app/components/test_utils/memory_checks.c
index f845eab5ca..170f4ca926 100644
--- a/tools/unit-test-app/components/test_utils/memory_checks.c
+++ b/tools/unit-test-app/components/test_utils/memory_checks.c
@@ -82,6 +82,11 @@ static void check_leak(size_t before_free,
     if (leaked <= warn_threshold) {
         return;
     }
+    else {
+        printf("The test leaked more memory than warn threshold: Leaked: %d Warn threshold: -%u \n",
+        leaked,
+        warn_threshold);
+    }
 
     printf("MALLOC_CAP_%s %s leak: Before %u bytes free, After %u bytes free (delta %u)\n",
            type,

From 68a7da3f0be8b74a9e4eba450ba45a92e6b18dff Mon Sep 17 00:00:00 2001
From: "harshal.patil" <harshal.patil@espressif.com>
Date: Wed, 14 Sep 2022 15:06:50 +0530
Subject: [PATCH 471/665] test_utils: reset critical lwip leap level Test cases
 calling test_case_uses_tcpip() set critical lwip leak level to 4095, but do
 not reset it to default. Hence, 4095 used to get added while calculating the
 critical threshold for the testcases following them.

---
 tools/unit-test-app/components/test_utils/test_runner.c | 1 +
 1 file changed, 1 insertion(+)

diff --git a/tools/unit-test-app/components/test_utils/test_runner.c b/tools/unit-test-app/components/test_utils/test_runner.c
index f9e1422361..79e918544e 100644
--- a/tools/unit-test-app/components/test_utils/test_runner.c
+++ b/tools/unit-test-app/components/test_utils/test_runner.c
@@ -58,6 +58,7 @@ void setUp(void)
     test_utils_record_free_mem();
     test_utils_set_leak_level(CONFIG_UNITY_CRITICAL_LEAK_LEVEL_GENERAL, ESP_LEAK_TYPE_CRITICAL, ESP_COMP_LEAK_GENERAL);
     test_utils_set_leak_level(CONFIG_UNITY_WARN_LEAK_LEVEL_GENERAL, ESP_LEAK_TYPE_WARNING, ESP_COMP_LEAK_GENERAL);
+    test_utils_set_leak_level(0, ESP_LEAK_TYPE_CRITICAL, ESP_COMP_LEAK_LWIP);
 }
 
 typedef enum {

From 83504f96d4c550a84e35180390ae19cbda543bd7 Mon Sep 17 00:00:00 2001
From: "harshal.patil" <harshal.patil@espressif.com>
Date: Wed, 14 Sep 2022 15:53:50 +0530
Subject: [PATCH 472/665] ci: UT job parallel decreased

---
 .gitlab/ci/target-test.yml | 25 +++++++------------------
 1 file changed, 7 insertions(+), 18 deletions(-)

diff --git a/.gitlab/ci/target-test.yml b/.gitlab/ci/target-test.yml
index 5cd24ddd22..875bf5199d 100644
--- a/.gitlab/ci/target-test.yml
+++ b/.gitlab/ci/target-test.yml
@@ -871,7 +871,7 @@ test_app_test_esp32_generic:
 
 UT_001:
   extends: .unit_test_esp32_template
-  parallel: 50
+  parallel: 44
   tags:
     - ESP32_IDF
     - UT_T1_1
@@ -880,7 +880,7 @@ UT_001:
 
 UT_002:
   extends: .unit_test_esp32_template
-  parallel: 21
+  parallel: 16
   tags:
     - ESP32_IDF
     - UT_T1_1
@@ -915,18 +915,10 @@ UT_006:
 
 UT_007:
   extends: .unit_test_esp32_template
-  parallel: 2
   tags:
     - ESP32_IDF
     - UT_T1_1
 
-UT_008:
-  extends: .unit_test_esp32_template
-  tags:
-    - ESP32_IDF
-    - UT_T1_GPIO
-    - psram
-
 UT_014:
   extends: .unit_test_esp32_template
   tags:
@@ -978,14 +970,13 @@ UT_033:
 
 UT_034:
   extends: .unit_test_esp32_template
-  parallel: 2
   tags:
     - ESP32_IDF
     - UT_T1_ESP_FLASH
 
 UT_035:
   extends: .unit_test_esp32s2_template
-  parallel: 50
+  parallel: 44
   tags:
     - ESP32S2_IDF
     - UT_T1_1
@@ -999,7 +990,6 @@ UT_036:
 
 UT_038:
   extends: .unit_test_esp32s2_template
-  parallel: 2
   tags:
     - ESP32S2_IDF
     - UT_T1_ESP_FLASH
@@ -1087,7 +1077,7 @@ UT_S2_SDSPI:
 
 UT_C2:
   extends: .unit_test_esp32c2_template
-  parallel: 22
+  parallel: 19
   tags:
     - ESP32C2_IDF
     - UT_T1_1
@@ -1119,14 +1109,13 @@ UT_C2_FLASH:
 
 UT_C3:
   extends: .unit_test_esp32c3_template
-  parallel: 31
+  parallel: 27
   tags:
     - ESP32C3_IDF
     - UT_T1_1
 
 UT_C3_FLASH:
   extends: .unit_test_esp32c3_template
-  parallel: 2
   tags:
     - ESP32C3_IDF
     - UT_T1_ESP_FLASH
@@ -1157,14 +1146,14 @@ UT_C3_SDSPI:
 
 UT_S3:
   extends: .unit_test_esp32s3_template
-  parallel: 29
+  parallel: 25
   tags:
     - ESP32S3_IDF
     - UT_T1_1
 
 UT_S3_QUAD_PSRAM:
   extends: .unit_test_esp32s3_template
-  parallel: 4
+  parallel: 2
   tags:
     - ESP32S3_IDF
     - UT_T1_1

From 8540e7a77264130ab4e9f1c3e5f9b1d4d9d9aa39 Mon Sep 17 00:00:00 2001
From: Marius Vikhammer <marius.vikhammer@espressif.com>
Date: Sun, 18 Sep 2022 15:02:21 +0800
Subject: [PATCH 473/665] docs: fixed misc broken links

---
 components/esp_lcd/include/esp_lcd_panel_rgb.h |  1 +
 .../esp-ble-mesh/ble-mesh-feature-list.rst     |  4 ++--
 docs/en/api-reference/peripherals/mcpwm.rst    |  2 +-
 docs/en/get-started/start-project.rst          | 18 +++++++++---------
 .../api-guides/esp-ble-mesh/ble-mesh-index.rst |  4 ++--
 docs/zh_CN/get-started/start-project.rst       | 18 +++++++++---------
 6 files changed, 24 insertions(+), 23 deletions(-)

diff --git a/components/esp_lcd/include/esp_lcd_panel_rgb.h b/components/esp_lcd/include/esp_lcd_panel_rgb.h
index 004cf7b5a7..a4ec006fa2 100644
--- a/components/esp_lcd/include/esp_lcd_panel_rgb.h
+++ b/components/esp_lcd/include/esp_lcd_panel_rgb.h
@@ -89,6 +89,7 @@ typedef bool (*esp_lcd_rgb_panel_vsync_cb_t)(esp_lcd_panel_handle_t panel, const
 /**
  * @brief Prototype for function to re-fill a bounce buffer, rather than copying from the frame buffer
  *
+ * @param[in] panel LCD panel handle, returned from `esp_lcd_new_rgb_panel()`
  * @param[in] bounce_buf Bounce buffer to write data into
  * @param[in] pos_px How many pixels already were sent to the display in this frame, in other words,
  *                   at what pixel the routine should start putting data into bounce_buf
diff --git a/docs/en/api-guides/esp-ble-mesh/ble-mesh-feature-list.rst b/docs/en/api-guides/esp-ble-mesh/ble-mesh-feature-list.rst
index 63e92d12c0..017af20fa4 100644
--- a/docs/en/api-guides/esp-ble-mesh/ble-mesh-feature-list.rst
+++ b/docs/en/api-guides/esp-ble-mesh/ble-mesh-feature-list.rst
@@ -123,11 +123,11 @@ Mesh Applications
     * :example_file:`Fast Provisioning Client Model Tutorial <bluetooth/esp_ble_mesh/ble_mesh_fast_provision/fast_prov_client/tutorial/BLE_Mesh_Fast_Prov_Client_Example_Walkthrough.md>`
     * :example_file:`Fast Provisioning Server Model Tutorial <bluetooth/esp_ble_mesh/ble_mesh_fast_provision/fast_prov_server/tutorial/BLE_Mesh_Fast_Prov_Server_Example_Walkthrough.md>`
     * :example:`Example <bluetooth/esp_ble_mesh/ble_mesh_fast_provision>`
-    * `Demo Video <https://download.espressif.com/BLE_MESH/BLE_Mesh_Demo/V0.4_Demo_Fast_Provision/ESP32_BLE_Mesh_Fast_Provision.mp4>`__
+    * `Demo Video <https://dl.espressif.com/BLE/public/ESP32_BLE_Mesh_Fast_Provision.mp4>`__
 * ESP-BLE-MESH and Wi-Fi Coexistence
     * :example_file:`Tutorial <bluetooth/esp_ble_mesh/ble_mesh_wifi_coexist/tutorial/BLE_Mesh_WiFi_Coexist_Example_Walkthrough.md>`
     * :example:`Example <bluetooth/esp_ble_mesh/ble_mesh_wifi_coexist>`
-    * `Demo Video <https://download.espressif.com/BLE_MESH/BLE_Mesh_Demo/V0.5_Demo_Coexistence/ESP_BLE_MESH_%26_WIFI_Coexistence.mp4>`__
+    * `Demo Video <https://dl.espressif.com/BLE/public/ESP_BLE_MESH_WIFI_Coexistence.mp4>`__
 * ESP-BLE-MESH Console Commands
     * :example:`Example <bluetooth/esp_ble_mesh/ble_mesh_console>`
 
diff --git a/docs/en/api-reference/peripherals/mcpwm.rst b/docs/en/api-reference/peripherals/mcpwm.rst
index 28ecc4489d..f33cdf94bf 100644
--- a/docs/en/api-reference/peripherals/mcpwm.rst
+++ b/docs/en/api-reference/peripherals/mcpwm.rst
@@ -33,7 +33,7 @@ Description of the MCPWM functionality is divided into the following sections:
 
 -  `Resource Allocation and Initialization <#resource-allocation-and-initialization>`__ - covers how to allocate various MCPWM objects, like timers, operators, comparators, generators and so on. These objects are the basis of the following IO setting and control functions.
 -  `Timer Operations and Events <#timer-operations-and-events>`__ - describes control functions and event callbacks that supported by the MCPWM timer.
--  `Comparator Operations and Events <comparator-operations-and-events>`__ - describes control functions and event callbacks that supported by the MCPWM comparator.
+-  `Comparator Operations and Events <#comparator-operations-and-events>`__ - describes control functions and event callbacks that supported by the MCPWM comparator.
 -  `Generator Actions on Events <#generator-actions-on-events>`__ - describes how to set actions for MCPWM generators on particular events that generated by the MCPWM timer and comparators.
 -  `Classical PWM Waveforms and Generator Configurations <#classical-pwm-waveforms-and-generator-configurations>`__ - demonstrates some classical PWM waveforms that can be achieved by configuring generator actions.
 -  `Dead Time <#dead-time>`__ - describes how to set dead time for MCPWM generators.
diff --git a/docs/en/get-started/start-project.rst b/docs/en/get-started/start-project.rst
index 2cfa540f9b..3d84cecc60 100644
--- a/docs/en/get-started/start-project.rst
+++ b/docs/en/get-started/start-project.rst
@@ -381,31 +381,31 @@ ESP-IDF supports Python 3.7 or newer. It is recommended to upgrade your operatin
 
     A BSP typically supports all of the hardware components provided on development board. Apart from the pinout definition and initialization functions, a BSP ships with drivers for the external components such as sensors, displays, audio codecs etc.
 
-    The BSPs are distributed via `IDF Component Manager <../api-guides/tools/idf-component-manager>`_, so they can be found in `IDF Component Registry <https://components.espressif.com>`_.
+    The BSPs are distributed via :doc:`IDF Component Manager </api-guides/tools/idf-component-manager>`, so they can be found in `IDF Component Registry <https://components.espressif.com>`_.
 
     .. only:: esp32
 
         **Here's an example of how to add ESP-WROVER-KIT BSP to your project:**
-        
+
         .. code-block:: bash
-        
-            idf.py add-dependency esp_wrover_kit 
+
+            idf.py add-dependency esp_wrover_kit
 
     .. only:: esp32s2
 
         **Here's an example of how to add ESP32-S2-Kaluga-Kit BSP to your project:**
-        
+
         .. code-block:: bash
-        
+
             idf.py add-dependency esp32_s2_kaluga_kit
 
     .. only:: esp32s3
 
         **Here's an example of how to add ESP-BOX BSP to your project:**
-        
+
         .. code-block:: bash
-        
-            idf.py add-dependency esp-box 
+
+            idf.py add-dependency esp-box
 
     More examples of BSP usage can be found in `BSP examples folder <https://github.com/espressif/esp-bsp/tree/master/examples>`_.
 
diff --git a/docs/zh_CN/api-guides/esp-ble-mesh/ble-mesh-index.rst b/docs/zh_CN/api-guides/esp-ble-mesh/ble-mesh-index.rst
index 5afeac626d..37d1f2fdc3 100644
--- a/docs/zh_CN/api-guides/esp-ble-mesh/ble-mesh-index.rst
+++ b/docs/zh_CN/api-guides/esp-ble-mesh/ble-mesh-index.rst
@@ -231,8 +231,8 @@ ESP-BLE-MESH 演示视频
 ======================
 
 * `Provisioning of ESP-BLE-MESH nodes using Smartphone App <https://download.espressif.com/BLE_MESH/Docs4Customers/esp-ble-mesh-demo.mp4>`_
-* `Espressif Fast Provisioning using ESP-BLE-MESH App <https://download.espressif.com/BLE_MESH/BLE_Mesh_Demo/V0.4_Demo_Fast_Provision/ESP32_BLE_Mesh_Fast_Provision.mp4>`_
-* `Espressif ESP-BLE-MESH and Wi-Fi Coexistence <https://download.espressif.com/BLE_MESH/BLE_Mesh_Demo/V0.5_Demo_Coexistence/ESP_BLE_MESH_%26_WIFI_Coexistence.mp4>`_
+* `Espressif Fast Provisioning using ESP-BLE-MESH App <https://dl.espressif.com/BLE/public/ESP32_BLE_Mesh_Fast_Provision.mp4>`_
+* `Espressif ESP-BLE-MESH and Wi-Fi Coexistence <https://dl.espressif.com/BLE/public/ESP_BLE_MESH_WIFI_Coexistence.mp4>`_
 
 
 ESP-BLE-MESH 常见问题手册
diff --git a/docs/zh_CN/get-started/start-project.rst b/docs/zh_CN/get-started/start-project.rst
index 751cba1078..9e5800b277 100644
--- a/docs/zh_CN/get-started/start-project.rst
+++ b/docs/zh_CN/get-started/start-project.rst
@@ -381,31 +381,31 @@ ESP-IDF 支持 Python 3.7 及以上版本，建议升级操作系统到最新版
 
     一般来说，BSP 支持开发板上所有硬件组件。除了管脚定义和初始化功能外，BSP 还附带如传感器、显示器、音频编解码器等外部元件的驱动程序。
 
-    BSP 通过 `IDF 组件管理器 <../api-guides/tools/idf-component-manager>`_ 发布，您可以前往 `IDF 组件注册器 <https://components.espressif.com>`_ 进行下载。
+    BSP 通过 :doc:`IDF 组件管理器 </api-guides/tools/idf-component-manager>` 发布，您可以前往 `IDF 组件注册器 <https://components.espressif.com>`_ 进行下载。
 
     .. only:: esp32
 
         **以下示例演示了如何将 ESP-WROVER-KIT BSP 添加到项目中：**
-        
+
         .. code-block:: bash
-        
-            idf.py add-dependency esp_wrover_kit 
+
+            idf.py add-dependency esp_wrover_kit
 
     .. only:: esp32s2
 
         **以下示例演示了如何将 ESP32-S2-Kaluga-Kit BSP 添加到项目中：**
-        
+
         .. code-block:: bash
-        
+
             idf.py add-dependency esp32_s2_kaluga_kit
 
     .. only:: esp32s3
 
         **以下示例演示了如何将 ESP-BOX BSP 添加到项目中：**
-        
+
         .. code-block:: bash
-        
-            idf.py add-dependency esp-box 
+
+            idf.py add-dependency esp-box
 
     更多有关使用 BSP 的示例，请前往 `BSP 示例文件夹 <https://github.com/espressif/esp-bsp/tree/master/examples>`_。
 

From e147629a02237a11e7f02b3aa7c3d1508d9ffd71 Mon Sep 17 00:00:00 2001
From: jiangguangming <jiangguangming@espressif.com>
Date: Mon, 19 Sep 2022 11:45:42 +0800
Subject: [PATCH 474/665] tinyusb: fix typo naming of ACM

---
 components/tinyusb/additions/include/tusb_cdc_acm.h | 2 +-
 components/tinyusb/additions/include_private/cdc.h  | 4 ++--
 components/tinyusb/additions/src/tusb_cdc_acm.c     | 2 +-
 3 files changed, 4 insertions(+), 4 deletions(-)

diff --git a/components/tinyusb/additions/include/tusb_cdc_acm.h b/components/tinyusb/additions/include/tusb_cdc_acm.h
index da197a67f0..266ca86c82 100644
--- a/components/tinyusb/additions/include/tusb_cdc_acm.h
+++ b/components/tinyusb/additions/include/tusb_cdc_acm.h
@@ -88,7 +88,7 @@ typedef void(*tusb_cdcacm_callback_t)(int itf, cdcacm_event_t *event);
 typedef struct {
     tinyusb_usbdev_t usb_dev; /*!< Usb device to set up */
     tinyusb_cdcacm_itf_t cdc_port;  /*!< CDC port */
-    size_t rx_unread_buf_sz; /*!< Amount of data that can be passed to the AMC at once */
+    size_t rx_unread_buf_sz; /*!< Amount of data that can be passed to the ACM at once */
     tusb_cdcacm_callback_t callback_rx;  /*!< Pointer to the function with the `tusb_cdcacm_callback_t` type that will be handled as a callback */
     tusb_cdcacm_callback_t callback_rx_wanted_char; /*!< Pointer to the function with the `tusb_cdcacm_callback_t` type that will be handled as a callback */
     tusb_cdcacm_callback_t callback_line_state_changed; /*!< Pointer to the function with the `tusb_cdcacm_callback_t` type that will be handled as a callback */
diff --git a/components/tinyusb/additions/include_private/cdc.h b/components/tinyusb/additions/include_private/cdc.h
index e3c85f9570..c6eb923180 100644
--- a/components/tinyusb/additions/include_private/cdc.h
+++ b/components/tinyusb/additions/include_private/cdc.h
@@ -32,7 +32,7 @@ typedef struct {
     tinyusb_usbdev_t usb_dev;                           /*!< USB device to set up */
     tusb_class_code_t cdc_class;                 /*!< CDC device class : Communications or Data device */
     union {
-        cdc_comm_sublcass_type_t comm_subclass; /*!< Communications device subclasses: AMC, ECM, etc. */
+        cdc_comm_sublcass_type_t comm_subclass; /*!< Communications device subclasses: ACM, ECM, etc. */
         cdc_data_sublcass_type_t data_subclass; /*!< Data device has only one subclass.*/
     } cdc_subclass;                                     /*!< CDC device subclass according to Class Definitions for Communications Devices the CDC v.1.20 */
 } tinyusb_config_cdc_t;                                 /*!< Main configuration structure of a CDC device */
@@ -41,7 +41,7 @@ typedef struct {
     tinyusb_usbdev_t usb_dev;                           /*!< USB device used for the instance */
     tusb_class_code_t type;
     union {
-        cdc_comm_sublcass_type_t comm_subclass; /*!< Communications device subclasses: AMC, ECM, etc. */
+        cdc_comm_sublcass_type_t comm_subclass; /*!< Communications device subclasses: ACM, ECM, etc. */
         cdc_data_sublcass_type_t data_subclass; /*!< Data device has only one subclass.*/
     } cdc_subclass;                                     /*!< CDC device subclass according to Class Definitions for Communications Devices the CDC v.1.20 */
     void *subclass_obj;  /*!< Dynamically allocated subclass specific object */
diff --git a/components/tinyusb/additions/src/tusb_cdc_acm.c b/components/tinyusb/additions/src/tusb_cdc_acm.c
index b046ce5050..725426ead8 100644
--- a/components/tinyusb/additions/src/tusb_cdc_acm.c
+++ b/components/tinyusb/additions/src/tusb_cdc_acm.c
@@ -30,7 +30,7 @@ typedef struct {
     tusb_cdcacm_callback_t callback_rx_wanted_char;
     tusb_cdcacm_callback_t callback_line_state_changed;
     tusb_cdcacm_callback_t callback_line_coding_changed;
-} esp_tusb_cdcacm_t; /*!< CDC_AMC object */
+} esp_tusb_cdcacm_t; /*!< CDC_ACM object */
 
 static const char *TAG = "tusb_cdc_acm";
 

From 940ee1f7f4453733e7cb1b7e63ee457c0955780b Mon Sep 17 00:00:00 2001
From: chenjianhua <chenjianhua@espressif.com>
Date: Mon, 19 Sep 2022 11:23:05 +0800
Subject: [PATCH 475/665] fix ble adv tx power map

---
 .../host/bluedroid/common/include/common/bt_target.h | 12 ++++++++++++
 .../host/bluedroid/stack/include/stack/btm_ble_api.h |  2 +-
 2 files changed, 13 insertions(+), 1 deletion(-)

diff --git a/components/bt/host/bluedroid/common/include/common/bt_target.h b/components/bt/host/bluedroid/common/include/common/bt_target.h
index 35a9104ea1..e86e1380d2 100644
--- a/components/bt/host/bluedroid/common/include/common/bt_target.h
+++ b/components/bt/host/bluedroid/common/include/common/bt_target.h
@@ -1197,15 +1197,27 @@
 #endif
 
 #ifndef BTM_BLE_ADV_TX_POWER
+#ifdef CONFIG_IDF_TARGET_ESP32
 #define BTM_BLE_ADV_TX_POWER {-12, -9, -6, -3, 0, 3, 6, 9}
+#else
+#define BTM_BLE_ADV_TX_POWER {-24, -21, -18, -15, -12, -9, -6, -3, 0, 3, 6, 9, 12, 15, 18, 21}
+#endif
 #endif
 
 #ifndef BTM_TX_POWER
+#ifdef CONFIG_IDF_TARGET_ESP32
 #define BTM_TX_POWER {-12, -9, -6, -3, 0, 3, 6, 9}
+#else
+#define BTM_TX_POWER {-24, -21, -18, -15, -12, -9, -6, -3, 0, 3, 6, 9, 12, 15, 18, 21}
+#endif
 #endif
 
 #ifndef BTM_TX_POWER_LEVEL_MAX
+#ifdef CONFIG_IDF_TARGET_ESP32
 #define BTM_TX_POWER_LEVEL_MAX 7
+#else
+#define BTM_TX_POWER_LEVEL_MAX 15
+#endif
 #endif
 
 
diff --git a/components/bt/host/bluedroid/stack/include/stack/btm_ble_api.h b/components/bt/host/bluedroid/stack/include/stack/btm_ble_api.h
index f7cac0ecd8..0370ec6d8b 100644
--- a/components/bt/host/bluedroid/stack/include/stack/btm_ble_api.h
+++ b/components/bt/host/bluedroid/stack/include/stack/btm_ble_api.h
@@ -385,7 +385,7 @@ typedef UINT8   tBTM_BLE_AD_TYPE;
 
 /* adv tx power level */
 #define BTM_BLE_ADV_TX_POWER_MIN        0           /* minimum tx power */
-#define BTM_BLE_ADV_TX_POWER_MAX        7           /* maximum tx power */
+#define BTM_BLE_ADV_TX_POWER_MAX        BTM_TX_POWER_LEVEL_MAX           /* maximum tx power */
 typedef UINT8 tBTM_BLE_ADV_TX_POWER;
 
 /* adv tx power in dBm */

From 0909f5b230eade48426f25cd15f818cb7b2aa950 Mon Sep 17 00:00:00 2001
From: gaoxu <gaoxu@espressif.com>
Date: Mon, 19 Sep 2022 12:23:23 +0800
Subject: [PATCH 476/665] system: don't disable cache if Flash .text and
 .rodata are moved to PSRAM

---
 components/spi_flash/spi_flash_os_func_app.c | 5 +++--
 1 file changed, 3 insertions(+), 2 deletions(-)

diff --git a/components/spi_flash/spi_flash_os_func_app.c b/components/spi_flash/spi_flash_os_func_app.c
index 75824da138..f9fc95fdc2 100644
--- a/components/spi_flash/spi_flash_os_func_app.c
+++ b/components/spi_flash/spi_flash_os_func_app.c
@@ -22,6 +22,7 @@
 
 #include "esp_private/spi_common_internal.h"
 
+#define SPI_FLASH_CACHE_NO_DISABLE  (CONFIG_SPI_FLASH_AUTO_SUSPEND || (CONFIG_SPIRAM_FETCH_INSTRUCTIONS && CONFIG_SPIRAM_RODATA))
 static const char TAG[] = "spi_flash";
 
 /*
@@ -60,14 +61,14 @@ static inline bool on_spi1_check_yield(spi1_app_func_arg_t* ctx);
 
 IRAM_ATTR static void cache_enable(void* arg)
 {
-#ifndef CONFIG_SPI_FLASH_AUTO_SUSPEND
+#if !SPI_FLASH_CACHE_NO_DISABLE
     spi_flash_enable_interrupts_caches_and_other_cpu();
 #endif
 }
 
 IRAM_ATTR static void cache_disable(void* arg)
 {
-#ifndef CONFIG_SPI_FLASH_AUTO_SUSPEND
+#if !SPI_FLASH_CACHE_NO_DISABLE
     spi_flash_disable_interrupts_caches_and_other_cpu();
 #endif
 }

From 47c02efa72f3f7985aade52addfb0b444d47ffa5 Mon Sep 17 00:00:00 2001
From: gaoxu <gaoxu@espressif.com>
Date: Mon, 19 Sep 2022 12:25:30 +0800
Subject: [PATCH 477/665] system: add an example and pytest to showing moving
 Flash content to PSRAM feature.

---
 .gitlab/ci/target-test.yml                    |   8 ++
 examples/system/.build-test-rules.yml         |   7 ++
 examples/system/xip_from_psram/CMakeLists.txt |   8 ++
 examples/system/xip_from_psram/README.md      | 112 ++++++++++++++++++
 .../system/xip_from_psram/main/CMakeLists.txt |   2 +
 .../main/xip_from_psram_example_main.c        |  95 +++++++++++++++
 examples/system/xip_from_psram/partitions.csv |   6 +
 .../xip_from_psram/pytest_xip_from_psram.py   |  49 ++++++++
 .../xip_from_psram/sdkconfig.ci.esp32s3_f4r8  |   1 +
 .../xip_from_psram/sdkconfig.ci.generic       |   0
 .../system/xip_from_psram/sdkconfig.defaults  |   7 ++
 .../unit-test-app/configs/spi_flash_config_s3 |   5 +
 12 files changed, 300 insertions(+)
 create mode 100644 examples/system/xip_from_psram/CMakeLists.txt
 create mode 100644 examples/system/xip_from_psram/README.md
 create mode 100644 examples/system/xip_from_psram/main/CMakeLists.txt
 create mode 100644 examples/system/xip_from_psram/main/xip_from_psram_example_main.c
 create mode 100644 examples/system/xip_from_psram/partitions.csv
 create mode 100644 examples/system/xip_from_psram/pytest_xip_from_psram.py
 create mode 100644 examples/system/xip_from_psram/sdkconfig.ci.esp32s3_f4r8
 create mode 100644 examples/system/xip_from_psram/sdkconfig.ci.generic
 create mode 100644 examples/system/xip_from_psram/sdkconfig.defaults
 create mode 100644 tools/unit-test-app/configs/spi_flash_config_s3

diff --git a/.gitlab/ci/target-test.yml b/.gitlab/ci/target-test.yml
index a3fefcdd34..c09096827d 100644
--- a/.gitlab/ci/target-test.yml
+++ b/.gitlab/ci/target-test.yml
@@ -71,6 +71,14 @@ example_test_pytest_esp32s3_generic:
     - build_pytest_examples_esp32s3
   tags: [ esp32s3, generic ]
 
+example_test_pytest_esp32s3_f4r8:
+  extends:
+    - .pytest_examples_dir_template
+    - .rules:test:example_test-esp32s3
+  needs:
+    - build_pytest_examples_esp32s3
+  tags: [ esp32s3, MSPI_F4R8 ]
+
 example_test_pytest_esp32c2_generic:
   extends:
     - .pytest_examples_dir_template
diff --git a/examples/system/.build-test-rules.yml b/examples/system/.build-test-rules.yml
index f2efe5d5f3..ad857e1386 100644
--- a/examples/system/.build-test-rules.yml
+++ b/examples/system/.build-test-rules.yml
@@ -195,3 +195,10 @@ examples/system/ulp_riscv/i2c:
 examples/system/ulp_riscv/uart_print:
   enable:
     - if: SOC_RISCV_COPROC_SUPPORTED == 1
+examples/system/xip_from_psram:
+  enable:
+    - if: SOC_SPIRAM_SUPPORTED == 1
+      reason: this feature is supported on chips that have PSRAM
+  disable:
+    - if: IDF_TARGET == "esp32"
+      reason: target esp32 doesn't support this feature.
diff --git a/examples/system/xip_from_psram/CMakeLists.txt b/examples/system/xip_from_psram/CMakeLists.txt
new file mode 100644
index 0000000000..2fab110f0a
--- /dev/null
+++ b/examples/system/xip_from_psram/CMakeLists.txt
@@ -0,0 +1,8 @@
+# For more information about build system see
+# https://docs.espressif.com/projects/esp-idf/en/latest/api-guides/build-system.html
+# The following five lines of boilerplate have to be in your project's
+# CMakeLists in this exact order for cmake to work correctly
+cmake_minimum_required(VERSION 3.16)
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+project(xip_from_psram)
diff --git a/examples/system/xip_from_psram/README.md b/examples/system/xip_from_psram/README.md
new file mode 100644
index 0000000000..5afc68ebd2
--- /dev/null
+++ b/examples/system/xip_from_psram/README.md
@@ -0,0 +1,112 @@
+| Supported Targets | ESP32-S2 | ESP32-S3 |
+| ----------------- | -------- | -------- |
+
+# XIP (Execute-In-Place) From PSRAM Example
+
+This example illustrates a typical usage of XIP (Execute-In-Place) From PSRAM. With this feature:
+- You can optimize internal RAM usage
+- System can avoid disabling the Cache during an SPI1 Flash operation.
+
+## Overview
+
+Here we define two sets of operations related to external memory:
+SET1:  Operations where CPU fetches data and instructions from external memory. 
+SET2: `ESP Flash` driver operations and other operations from drivers based on `ESP Flash` (NVS, Partition drivers, etc.).
+
+By default, during `SET2` operations, concurrent access requests to the Flash and PSRAM (`SET1` operations) will be disabled otherwise both the `SET1` and `SET2` operations are not guaranteed to be safe (this is an undefined behaviour).
+
+Only ISRs in internal RAM will get executed during `SET2` operations. Besides, if any functions or data are accessed in these ISRs (usually this happens in ISR callbacks), they need to be placed into internal RAM as well. For interrupt handlers which need to execute when the cache is disabled (e.g., for low latency operations), you need to set the ESP_INTR_FLAG_IRAM flag when the interrupt handler is registered.
+
+When **CONFIG_SPIRAM_FETCH_INSTRUCTIONS** and **CONFIG_SPIRAM_RODATA** are both enabled,  the `flash.text` sections (for instructions) and the `.rodata` section (read only data) will be moved to PSRAM. Corresponding virtual memory range will be re-mapped to PSRAM. Under this condition, ESP-IDF won't disable concurrent accesses to external memory (`SET1` operations) anymore.
+
+By using this feature, during `SET2` operations, placement of ISRs, ISR callbacks, and related data are no longer limited to internal RAM.
+
+## Example Process
+
+To show this feature, in this example we go through the following steps:
+
+`General Steps`:
+1. Create a partition for Flash Erase Operation
+2. Create an esp_timer in one-shot mode 
+
+`PSRAM Steps`:
+3. Do a Flash erase operation, and start the timer
+4. ESP-Timer callback is dispatched and it calls a function in PSRAM during the flash erase operation 
+5. The Flash erase operation finishes
+6. Show the result about the callback(in PSRAM) response and execute time
+
+`IRAM Steps`:
+7. Do a Flash erase operation, and start the timer
+8. ESP-Timer callback is dispatched and it calls a function in IRAM during the flash erase operation 
+9. The flash erase operation finishes
+10. Show the result about the callback(in IRAM) response and execute time
+
+### Timeline
+
+Initialization and config -> Flash erase start -> ESP-Timer callback(in PSRAM) appear -> Flash erase finish -> Flash erase start -> ESP-Timer callback(in IRAM) appear -> Flash erase finish
+
+                       ISR         CPU
+                        |           | 
+                        |           |
+                        |           |           
+                        |           * <----flash operation starts 
+                        |           *
+      callback starts   * --------> *              
+         (in PSRAM)     *           *              
+      callback finishes * <-------- *       
+                        |           *
+                        |           *
+                        |           * <----flash operation finishes
+                        |           |
+                        |           |
+                        |           |
+                        |           | 
+                        |           |
+                        |           |           
+                        |           * <----flash operation starts 
+                        |           *
+      callback starts   * --------> *              
+         (in IRAM)      *           *              
+      callback finishes * <-------- *       
+                        |           *
+                        |           *
+                        |           * <----flash operation finishes
+                        |           |
+                        |           |
+
+## Example Result
+
+The ISR which call a function in IRAM happening during Flash erase operations. CPU fetches instructions and data from internal RAM.
+The ISR which call a function in PSRAM happening during Flash erase operations and its response time is longer than calling a function in IRAM. That's because fetching instructions from PSRAM takes more time than fetching from IRAM.
+
+## Configure the project
+
+Open the project configuration menu (`idf.py menuconfig`).
+
+1. Set the `Partition Table -> Custom partition table CSV` to `y`.
+2. Set the `Component config -> High resolution timer -> Support ISR dispatch method` to `y`.
+3. Set the `Component config -> ESP PSRAM -> SPI RAM config` to `y` then set `Cache fetch instructions from SPI RAM` and `Cache load read only data from SPI RAM` to `y`.
+
+
+## Build and Flash
+
+Run `idf.py -p PORT flash monitor` to build and flash the project..
+
+(To exit the serial monitor, type ``Ctrl-]``.)
+
+See the [Getting Started Guide](https://docs.espressif.com/projects/esp-idf/en/latest/get-started/index.html) for full steps to configure and use ESP-IDF to build projects.
+
+## Example Output
+
+```
+I (742) esp_psram: Reserving pool of 32K of internal memory for DMA/internal allocations
+I (742) example: found partition 'storage1' at offset 0x110000 with size 0x10000
+
+I (1152) example: callback(in PSRAM) response time: 7 us
+I (1362) example: callback(in IRAM) response time: 5 us
+
+```
+
+## Troubleshooting
+
+For any technical queries, please open an [issue](https://github.com/espressif/esp-idf/issues) on GitHub. We will get back to you soon.
diff --git a/examples/system/xip_from_psram/main/CMakeLists.txt b/examples/system/xip_from_psram/main/CMakeLists.txt
new file mode 100644
index 0000000000..298ffae6d6
--- /dev/null
+++ b/examples/system/xip_from_psram/main/CMakeLists.txt
@@ -0,0 +1,2 @@
+idf_component_register(SRCS "xip_from_psram_example_main.c"
+                    INCLUDE_DIRS ".")
diff --git a/examples/system/xip_from_psram/main/xip_from_psram_example_main.c b/examples/system/xip_from_psram/main/xip_from_psram_example_main.c
new file mode 100644
index 0000000000..a9c9639c42
--- /dev/null
+++ b/examples/system/xip_from_psram/main/xip_from_psram_example_main.c
@@ -0,0 +1,95 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+#include <stdio.h>
+#include <stdlib.h>
+#include <stdbool.h>
+#include "sdkconfig.h"
+#include "esp_log.h"
+#include "esp_cpu.h"
+#include "esp_err.h"
+#include "esp_partition.h"
+#include "esp_flash.h"
+#include "esp_timer.h"
+
+static void oneshot_timer_callback(void* arg);
+static void cb_in_psram(void);
+static void cb_in_iram(void);
+static const esp_partition_t *s_get_partition(void);
+
+static int time_cb_start;                    //Time when ISR callback start
+static int time_cb_end;                      //Time when ISR callback end
+
+const static char *TAG = "example";
+
+void app_main(void)
+{
+    bool instructions_in_psram = true;  //Flags to indicate where the instructions in
+
+    esp_timer_handle_t oneshot_timer;
+    const esp_timer_create_args_t oneshot_timer_args = {
+        .callback = &oneshot_timer_callback,
+        .arg = &instructions_in_psram,
+        .dispatch_method = ESP_TIMER_ISR,
+        .name = "one-shot"
+    };
+    ESP_ERROR_CHECK(esp_timer_create(&oneshot_timer_args, &oneshot_timer));
+
+    const esp_partition_t *part = s_get_partition();
+    ESP_LOGI(TAG, "found partition '%s' at offset 0x%"PRIx32" with size 0x%"PRIx32, part->label, part->address, part->size);
+    ESP_ERROR_CHECK(esp_flash_erase_region(part->flash_chip, part->address, part->size));
+
+    ESP_ERROR_CHECK(esp_timer_start_once(oneshot_timer, 1 * 10 * 1000));
+    ESP_ERROR_CHECK(esp_flash_erase_region(part->flash_chip, part->address, part->size));
+
+    ESP_LOGI(TAG, "callback(in PSRAM) response time: %d us", time_cb_end - time_cb_start);
+
+    instructions_in_psram = false;
+
+    ESP_ERROR_CHECK(esp_timer_start_once(oneshot_timer, 1 * 10 * 1000));
+    ESP_ERROR_CHECK(esp_flash_erase_region(part->flash_chip, part->address, part->size));
+
+    ESP_LOGI(TAG, "callback(in IRAM) response time: %d us", time_cb_end - time_cb_start);
+
+    ESP_ERROR_CHECK(esp_timer_delete(oneshot_timer));
+}
+
+static IRAM_ATTR void NOINLINE_ATTR oneshot_timer_callback(void* arg)
+{
+    bool in_psram = (bool*) arg;
+    time_cb_start = esp_timer_get_time();
+    if (in_psram == true) {
+        cb_in_psram();
+     } else {
+        cb_in_iram();
+    }
+}
+
+static IRAM_ATTR NOINLINE_ATTR void cb_in_iram(void)
+{
+    for (int i = 0; i < 100; i++) {
+        asm volatile("nop");
+    }
+    time_cb_end = esp_timer_get_time();
+}
+
+static NOINLINE_ATTR void cb_in_psram(void)
+{
+    for (int i = 0; i < 100; i++) {
+        asm volatile("nop");
+    }
+    time_cb_end = esp_timer_get_time();
+}
+
+static const esp_partition_t *s_get_partition(void)
+{
+    //Find the "storage1" partition defined in `partitions.csv`
+    const esp_partition_t *result = esp_partition_find_first(ESP_PARTITION_TYPE_DATA, ESP_PARTITION_SUBTYPE_ANY, "storage1");
+    if (!result) {
+        ESP_LOGE(TAG, "Can't find the partition, please define it correctly in `partitions.csv`");
+        abort();
+    }
+    return result;
+}
diff --git a/examples/system/xip_from_psram/partitions.csv b/examples/system/xip_from_psram/partitions.csv
new file mode 100644
index 0000000000..34c6c64f04
--- /dev/null
+++ b/examples/system/xip_from_psram/partitions.csv
@@ -0,0 +1,6 @@
+# Name,   Type, SubType, Offset,  Size, Flags
+# Note: if you have increased the bootloader size, make sure to update the offsets to avoid overlap
+nvs,        data, nvs,      0x9000,  0x6000,
+phy_init,   data, phy,      0xf000,  0x1000,
+factory,    app,  factory,  0x10000, 1M,
+storage1,   data, fat,             , 64K,
diff --git a/examples/system/xip_from_psram/pytest_xip_from_psram.py b/examples/system/xip_from_psram/pytest_xip_from_psram.py
new file mode 100644
index 0000000000..9af84289d6
--- /dev/null
+++ b/examples/system/xip_from_psram/pytest_xip_from_psram.py
@@ -0,0 +1,49 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: CC0-1.0
+
+import pytest
+from pytest_embedded.dut import Dut
+
+
+@pytest.mark.esp32s2
+@pytest.mark.esp32s3
+@pytest.mark.generic
+# in order to build the default sdkconfig(the CI won't build the sdkconfig.defaults if there is a sdkconfig.ci.xx)
+@pytest.mark.parametrize(
+    'config',
+    [
+        'generic',
+    ],
+    indirect=True,
+)
+def test_xip_from_psram_example_generic(dut: Dut) -> None:
+    dut.expect_exact('found partition')
+
+    res = dut.expect(r'callback\(in PSRAM\) response time: (\d{1,3}) us')
+    response_time = res.group(1).decode('utf8')
+    assert float(response_time) <= 12
+
+    res = dut.expect(r'callback\(in IRAM\) response time: (\d{1,3}) us')
+    response_time = res.group(1).decode('utf8')
+    assert float(response_time) <= 12
+
+
+@pytest.mark.esp32s3
+@pytest.mark.MSPI_F4R8
+@pytest.mark.parametrize(
+    'config',
+    [
+        'esp32s3_f4r8',
+    ],
+    indirect=True,
+)
+def test_xip_from_psram_example_f4r8(dut: Dut) -> None:
+    dut.expect_exact('found partition')
+
+    res = dut.expect(r'callback\(in PSRAM\) response time: (\d{1,3}) us')
+    response_time = res.group(1).decode('utf8')
+    assert float(response_time) <= 12
+
+    res = dut.expect(r'callback\(in IRAM\) response time: (\d{1,3}) us')
+    response_time = res.group(1).decode('utf8')
+    assert float(response_time) <= 12
diff --git a/examples/system/xip_from_psram/sdkconfig.ci.esp32s3_f4r8 b/examples/system/xip_from_psram/sdkconfig.ci.esp32s3_f4r8
new file mode 100644
index 0000000000..f1e352e8e0
--- /dev/null
+++ b/examples/system/xip_from_psram/sdkconfig.ci.esp32s3_f4r8
@@ -0,0 +1 @@
+CONFIG_SPIRAM_MODE_OCT=y
diff --git a/examples/system/xip_from_psram/sdkconfig.ci.generic b/examples/system/xip_from_psram/sdkconfig.ci.generic
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/examples/system/xip_from_psram/sdkconfig.defaults b/examples/system/xip_from_psram/sdkconfig.defaults
new file mode 100644
index 0000000000..1fd37b3537
--- /dev/null
+++ b/examples/system/xip_from_psram/sdkconfig.defaults
@@ -0,0 +1,7 @@
+CONFIG_PARTITION_TABLE_CUSTOM=y
+CONFIG_PARTITION_TABLE_CUSTOM_FILENAME="partitions.csv"
+CONFIG_PARTITION_TABLE_FILENAME="partitions.csv"
+CONFIG_ESP_TIMER_SUPPORTS_ISR_DISPATCH_METHOD=y
+CONFIG_SPIRAM=y
+CONFIG_SPIRAM_FETCH_INSTRUCTIONS=y
+CONFIG_SPIRAM_RODATA=y
diff --git a/tools/unit-test-app/configs/spi_flash_config_s3 b/tools/unit-test-app/configs/spi_flash_config_s3
new file mode 100644
index 0000000000..e3710e87a8
--- /dev/null
+++ b/tools/unit-test-app/configs/spi_flash_config_s3
@@ -0,0 +1,5 @@
+TEST_COMPONENTS=spi_flash
+CONFIG_SPIRAM=y
+CONFIG_SPIRAM_FETCH_INSTRUCTIONS=y
+CONFIG_SPIRAM_RODATA=y
+CONFIG_IDF_TARGET="esp32s3"

From 77b8276578fdf6c2db8ea8a1ed9a941002a13826 Mon Sep 17 00:00:00 2001
From: "satish.solanke" <satish.solanke@espressif.com>
Date: Fri, 16 Sep 2022 16:34:03 +0530
Subject: [PATCH 478/665] Fix: blufi example memory leak while init and deinit

---
 components/bt/controller/esp32c2/bt.c | 13 +++++++++++++
 1 file changed, 13 insertions(+)

diff --git a/components/bt/controller/esp32c2/bt.c b/components/bt/controller/esp32c2/bt.c
index 65cfc8b2ac..fe9400f909 100644
--- a/components/bt/controller/esp32c2/bt.c
+++ b/components/bt/controller/esp32c2/bt.c
@@ -552,6 +552,19 @@ void controller_sleep_deinit(void)
     r_ble_rtc_wake_up_state_clr();
 #endif
     esp_sleep_pd_config(ESP_PD_DOMAIN_XTAL, ESP_PD_OPTION_AUTO);
+
+    /*lock should release first and then delete*/
+    if (s_pm_lock_acquired) {
+        if(s_light_sleep_pm_lock != NULL)
+	    esp_pm_lock_release(s_light_sleep_pm_lock);
+	}
+
+        if(s_pm_lock != NULL) {
+            esp_pm_lock_release(s_pm_lock);
+	}
+        s_pm_lock_acquired = false;
+    }
+
     if (!s_btdm_allow_light_sleep) {
         if (s_light_sleep_pm_lock != NULL) {
             esp_pm_lock_delete(s_light_sleep_pm_lock);

From 4959b0a21349560df4fa35c8ca36973e6b5a1d6e Mon Sep 17 00:00:00 2001
From: David Cermak <cermak@espressif.com>
Date: Mon, 19 Sep 2022 07:01:50 +0200
Subject: [PATCH 479/665] lwip: Fix close() might block forever if SO_LINGER=y

* Update submodule: git log --oneline ec115c720b8909364ec5898dc5cc430cc898192d..316cfc17ce24f2d5d65c9f28251ec43a59a74cb1

Detailed description of the changes:
  - tcp/close: Fix clean socket closure when lignering (espressif/esp-lwip@316cfc17)
  - tcp_in: Fix incomplete closure if linger active (espressif/esp-lwip@8b599aa1)
  - ci: Introduce lwip test apps (espressif/esp-lwip@0866f578)
---
 components/lwip/lwip | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/lwip/lwip b/components/lwip/lwip
index ec115c720b..316cfc17ce 160000
--- a/components/lwip/lwip
+++ b/components/lwip/lwip
@@ -1 +1 @@
-Subproject commit ec115c720b8909364ec5898dc5cc430cc898192d
+Subproject commit 316cfc17ce24f2d5d65c9f28251ec43a59a74cb1

From ca851c87cf6f82708fd4d4fe1fd8f7c1b745da7e Mon Sep 17 00:00:00 2001
From: Mahavir Jain <mahavir@espressif.com>
Date: Mon, 19 Sep 2022 11:43:34 +0530
Subject: [PATCH 480/665] esptool: (re)populate the secure boot signing key
 path

For project with reduced component list, secure boot signing key
path was not getting correctly. This change sets the secure boot
signing key path explicitly based on the relevant config option.

Closes https://github.com/espressif/esp-idf/issues/9578
Close IDFGH-8075
---
 components/esptool_py/project_include.cmake | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/components/esptool_py/project_include.cmake b/components/esptool_py/project_include.cmake
index 50c6b74190..72f5aabab4 100644
--- a/components/esptool_py/project_include.cmake
+++ b/components/esptool_py/project_include.cmake
@@ -140,6 +140,8 @@ endif()
 if(NOT BOOTLOADER_BUILD AND CONFIG_SECURE_SIGNED_APPS)
     if(CONFIG_SECURE_BOOT_BUILD_SIGNED_BINARIES)
         # for locally signed secure boot image, add a signing step to get from unsigned app to signed app
+        get_filename_component(secure_boot_signing_key "${CONFIG_SECURE_BOOT_SIGNING_KEY}"
+            ABSOLUTE BASE_DIR "${project_dir}")
         add_custom_command(OUTPUT "${build_dir}/.signed_bin_timestamp"
             COMMAND ${ESPSECUREPY} sign_data --version ${secure_boot_version} --keyfile ${secure_boot_signing_key}
                 -o "${build_dir}/${PROJECT_BIN}" "${build_dir}/${unsigned_project_binary}"

From eb477293012f297d27919e9f7a6ea6b889f9695d Mon Sep 17 00:00:00 2001
From: Harshit Malpani <harshit.malpani@espressif.com>
Date: Mon, 22 Aug 2022 16:00:24 +0530
Subject: [PATCH 481/665] example: Updated https_request example to fail when
 time is not synced. Also added additional server for syncing time

---
 .../main/https_request_example_main.c         |  2 +-
 .../https_request/main/include/time_sync.h    |  4 +--
 .../protocols/https_request/main/time_sync.c  | 26 ++++++++++++++-----
 .../https_request/sdkconfig.defaults          |  1 +
 4 files changed, 23 insertions(+), 10 deletions(-)

diff --git a/examples/protocols/https_request/main/https_request_example_main.c b/examples/protocols/https_request/main/https_request_example_main.c
index 86ab25ded8..70e7f9b398 100644
--- a/examples/protocols/https_request/main/https_request_example_main.c
+++ b/examples/protocols/https_request/main/https_request_example_main.c
@@ -280,7 +280,7 @@ void app_main(void)
     }
 
     const esp_timer_create_args_t nvs_update_timer_args = {
-            .callback = &fetch_and_store_time_in_nvs,
+            .callback = (void *)&fetch_and_store_time_in_nvs,
     };
 
     esp_timer_handle_t nvs_update_timer;
diff --git a/examples/protocols/https_request/main/include/time_sync.h b/examples/protocols/https_request/main/include/time_sync.h
index 38f8d6089f..1052eee969 100644
--- a/examples/protocols/https_request/main/include/time_sync.h
+++ b/examples/protocols/https_request/main/include/time_sync.h
@@ -1,5 +1,5 @@
 /*
- * SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
  *
  * SPDX-License-Identifier: Apache-2.0
  */
@@ -20,7 +20,7 @@ esp_err_t update_time_from_nvs(void);
  * @brief Fetch the current time from SNTP and stores it in NVS.
  *
  */
-void fetch_and_store_time_in_nvs(void*);
+esp_err_t fetch_and_store_time_in_nvs(void*);
 
 #ifdef __cplusplus
 }
diff --git a/examples/protocols/https_request/main/time_sync.c b/examples/protocols/https_request/main/time_sync.c
index 653889617d..faeca0d484 100644
--- a/examples/protocols/https_request/main/time_sync.c
+++ b/examples/protocols/https_request/main/time_sync.c
@@ -1,5 +1,5 @@
 /*
- * SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
  *
  * SPDX-License-Identifier: Apache-2.0
  */
@@ -34,14 +34,15 @@ void initialize_sntp(void)
 {
     ESP_LOGI(TAG, "Initializing SNTP");
     sntp_setoperatingmode(SNTP_OPMODE_POLL);
-    sntp_setservername(0, "pool.ntp.org");
+    sntp_setservername(0, "time.windows.com");
+    sntp_setservername(1, "pool.ntp.org");
 #ifdef CONFIG_SNTP_TIME_SYNC_METHOD_SMOOTH
     sntp_set_sync_mode(SNTP_SYNC_MODE_SMOOTH);
 #endif
     sntp_init();
 }
 
-static void obtain_time(void)
+static esp_err_t obtain_time(void)
 {
     /**
      * NTP server address could be aquired via DHCP,
@@ -58,12 +59,18 @@ static void obtain_time(void)
         ESP_LOGI(TAG, "Waiting for system time to be set... (%d/%d)", retry, retry_count);
         vTaskDelay(2000 / portTICK_PERIOD_MS);
     }
+    if (retry == retry_count) {
+        return ESP_FAIL;
+    }
+    return ESP_OK;
 }
 
-void fetch_and_store_time_in_nvs(void *args)
+esp_err_t fetch_and_store_time_in_nvs(void *args)
 {
     initialize_sntp();
-    obtain_time();
+    if (obtain_time() != ESP_OK) {
+        return ESP_FAIL;
+    }
 
     nvs_handle_t my_handle;
     esp_err_t err;
@@ -97,6 +104,7 @@ exit:
     } else {
         ESP_LOGI(TAG, "Updated time in NVS");
     }
+    return err;
 }
 
 esp_err_t update_time_from_nvs(void)
@@ -114,8 +122,12 @@ esp_err_t update_time_from_nvs(void)
 
     err = nvs_get_i64(my_handle, "timestamp", &timestamp);
     if (err == ESP_ERR_NVS_NOT_FOUND) {
-        fetch_and_store_time_in_nvs(NULL);
-        err = ESP_OK;
+        ESP_LOGI(TAG, "Time not found in NVS. Syncing time from SNTP server.");
+        if (fetch_and_store_time_in_nvs(NULL) != ESP_OK) {
+            err = ESP_FAIL;
+        } else {
+            err = ESP_OK;
+        }
     } else if (err == ESP_OK) {
         struct timeval get_nvs_time;
         get_nvs_time.tv_sec = timestamp;
diff --git a/examples/protocols/https_request/sdkconfig.defaults b/examples/protocols/https_request/sdkconfig.defaults
index eab29d35fa..4fe81b2f33 100644
--- a/examples/protocols/https_request/sdkconfig.defaults
+++ b/examples/protocols/https_request/sdkconfig.defaults
@@ -1 +1,2 @@
 CONFIG_MBEDTLS_HAVE_TIME_DATE=y
+CONFIG_LWIP_SNTP_MAX_SERVERS=2

From c351548ca5b8023147cb23be2ab5524973b05f67 Mon Sep 17 00:00:00 2001
From: Harshit Malpani <harshit.malpani@espressif.com>
Date: Mon, 22 Aug 2022 16:02:35 +0530
Subject: [PATCH 482/665] Update pytest example for https_request to erase
 flash before start of test

---
 examples/protocols/https_request/pytest_https_request.py | 3 +++
 1 file changed, 3 insertions(+)

diff --git a/examples/protocols/https_request/pytest_https_request.py b/examples/protocols/https_request/pytest_https_request.py
index a672edc2fc..176ea0de2b 100644
--- a/examples/protocols/https_request/pytest_https_request.py
+++ b/examples/protocols/https_request/pytest_https_request.py
@@ -61,6 +61,7 @@ def start_https_server(server_file: str, key_file: str, server_ip: str, server_p
 @pytest.mark.esp32s3
 @pytest.mark.ethernet
 @pytest.mark.parametrize('config', ['cli_ses_tkt',], indirect=True)
+@pytest.mark.parametrize('erase_nvs', ['y'], indirect=True)
 def test_examples_protocol_https_request_cli_session_tickets(dut: Dut) -> None:
     logging.info("Testing for \"esp_tls client session tickets\"")
 
@@ -123,6 +124,7 @@ def test_examples_protocol_https_request_cli_session_tickets(dut: Dut) -> None:
 @pytest.mark.esp32s3
 @pytest.mark.ethernet
 @pytest.mark.parametrize('config', ['ssldyn',], indirect=True)
+@pytest.mark.parametrize('erase_nvs', ['y'], indirect=True)
 def test_examples_protocol_https_request_dynamic_buffers(dut: Dut) -> None:
     # Check for connection using crt bundle with mbedtls dynamic resource enabled
     # check and log bin size
@@ -153,6 +155,7 @@ def test_examples_protocol_https_request_dynamic_buffers(dut: Dut) -> None:
 
 @pytest.mark.supported_targets
 @pytest.mark.ethernet
+@pytest.mark.parametrize('erase_nvs', ['y'], indirect=True)
 def test_examples_protocol_https_request(dut: Dut) -> None:
 
     """

From dd441ef71323ebca58d82315840d785a4ccc2483 Mon Sep 17 00:00:00 2001
From: Euripedes Rocha <rocha.euripedes@espressif.com>
Date: Tue, 13 Sep 2022 14:52:47 +0200
Subject: [PATCH 483/665] Makes COMPONENT_LIB available for mock components

- COMPONENT_LIB wasn't available for parent scope
---
 tools/cmake/component.cmake | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/tools/cmake/component.cmake b/tools/cmake/component.cmake
index cea0084bf7..9dac5fe409 100644
--- a/tools/cmake/component.cmake
+++ b/tools/cmake/component.cmake
@@ -564,6 +564,8 @@ function(idf_component_mock)
                         INCLUDE_DIRS ${__INCLUDE_DIRS}
                         REQUIRES ${__REQUIRES})
 
+
+    set(COMPONENT_LIB ${COMPONENT_LIB} PARENT_SCOPE)
     add_custom_command(
         OUTPUT ruby_found SYMBOLIC
         COMMAND "ruby" "-v"

From 736424c3662532c63bc7fa4b94c2c102ee74a1c6 Mon Sep 17 00:00:00 2001
From: Euripedes Rocha <rocha.euripedes@espressif.com>
Date: Mon, 5 Sep 2022 15:46:10 +0200
Subject: [PATCH 484/665] [MQTT] Simplifies MQTT CMakeLists file

- Uses mocks from tools instead of creating them.
- Move host based definition to test code.
---
 components/mqtt/CMakeLists.txt                | 119 +-----------------
 components/mqtt/host_test/CMakeLists.txt      |  10 +-
 components/mqtt/host_test/main/CMakeLists.txt |   2 +-
 .../mqtt/host_test/main/test_mqtt_client.cpp  |   3 -
 .../mocks/include/local_FreeRTOS_config.h     |   6 -
 components/mqtt/test/test_mqtt.c              |   1 +
 .../tcp_transport/include/esp_transport_tcp.h |  19 +--
 tools/ci/check_copyright_ignore.txt           |   1 -
 tools/mocks/esp-tls/CMakeLists.txt            |  12 ++
 tools/mocks/esp-tls/mock/mock_config.yaml     |  16 +++
 tools/mocks/esp_event/CMakeLists.txt          |  10 ++
 tools/mocks/esp_event/mock/mock_config.yaml   |   9 ++
 tools/mocks/esp_hw_support/CMakeLists.txt     |  10 ++
 .../esp_hw_support/mock/mock_config.yaml      |   7 ++
 tools/mocks/freertos/CMakeLists.txt           |   4 +-
 tools/mocks/freertos/include/FreeRTOSConfig.h |  25 ++++
 tools/mocks/freertos/mock/mock_config.yaml    |  43 +++----
 tools/mocks/http_parser/CMakeLists.txt        |   8 ++
 tools/mocks/http_parser/mock/mock_config.yaml |   9 ++
 tools/mocks/lwip/CMakeLists.txt               |  10 ++
 tools/mocks/lwip/mock/mock_config.yaml        |   9 ++
 tools/mocks/tcp_transport/CMakeLists.txt      |  13 ++
 .../mocks/tcp_transport/mock/mock_config.yaml |   9 ++
 23 files changed, 190 insertions(+), 165 deletions(-)
 delete mode 100644 components/mqtt/host_test/mocks/include/local_FreeRTOS_config.h
 create mode 100644 tools/mocks/esp-tls/CMakeLists.txt
 create mode 100644 tools/mocks/esp-tls/mock/mock_config.yaml
 create mode 100644 tools/mocks/esp_event/CMakeLists.txt
 create mode 100644 tools/mocks/esp_event/mock/mock_config.yaml
 create mode 100644 tools/mocks/esp_hw_support/CMakeLists.txt
 create mode 100644 tools/mocks/esp_hw_support/mock/mock_config.yaml
 create mode 100644 tools/mocks/freertos/include/FreeRTOSConfig.h
 create mode 100644 tools/mocks/http_parser/CMakeLists.txt
 create mode 100644 tools/mocks/http_parser/mock/mock_config.yaml
 create mode 100644 tools/mocks/lwip/CMakeLists.txt
 create mode 100644 tools/mocks/lwip/mock/mock_config.yaml
 create mode 100644 tools/mocks/tcp_transport/CMakeLists.txt
 create mode 100644 tools/mocks/tcp_transport/mock/mock_config.yaml

diff --git a/components/mqtt/CMakeLists.txt b/components/mqtt/CMakeLists.txt
index 15aea3d745..29aa3497d5 100644
--- a/components/mqtt/CMakeLists.txt
+++ b/components/mqtt/CMakeLists.txt
@@ -7,122 +7,7 @@ endif()
 idf_component_register(SRCS "${srcs}"
                     INCLUDE_DIRS esp-mqtt/include
                     PRIV_INCLUDE_DIRS "esp-mqtt/lib/include"
-                    PRIV_REQUIRES esp_timer
+                    REQUIRES esp_event tcp_transport
+                    PRIV_REQUIRES esp_timer http_parser esp_hw_support
                     )
 target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
-
-if(TEST_BUILD)
-message(STATUS "building MOCKS")
-idf_component_get_property(tcp_transport_dir tcp_transport COMPONENT_DIR)
-idf_component_get_property(esp_hw_support_dir esp_hw_support COMPONENT_DIR)
-idf_component_get_property(esp_event_dir esp_event COMPONENT_DIR)
-idf_component_get_property(log_dir log COMPONENT_DIR)
-idf_component_get_property(freertos_dir freertos COMPONENT_OVERRIDEN_DIR)
-idf_component_get_property(http_parser_dir http_parser COMPONENT_DIR)
-idf_component_get_property(esp_wifi_dir esp_wifi COMPONENT_DIR)
-idf_component_get_property(esp_tls_dir esp-tls COMPONENT_DIR)
-idf_component_get_property(esp_netif_dir esp_netif COMPONENT_DIR)
-idf_component_get_property(esp_common_dir esp_common COMPONENT_DIR)
-idf_component_get_property(esp_rom_dir esp_rom COMPONENT_DIR)
-idf_component_get_property(esp_system_dir esp_system COMPONENT_DIR)
-idf_component_get_property(mbedtls_dir mbedtls COMPONENT_DIR)
-
- idf_component_get_property(cmock_lib cmock COMPONENT_LIB)
- set(IDF_PATH $ENV{IDF_PATH})
- set(CMOCK_DIR "${IDF_PATH}/components/cmock/CMock")
- set(MOCK_GEN_DIR "${CMAKE_CURRENT_BINARY_DIR}/mocks")
- set(ENV{UNITY_DIR} "$ENV{IDF_PATH}/components/cmock/CMock")
- file(MAKE_DIRECTORY ${MOCK_GEN_DIR})
-
- set(MOCK_OUTPUT
-     "${MOCK_GEN_DIR}/Mockesp_transport.c" "${MOCK_GEN_DIR}/Mockesp_transport.h"
-     "${MOCK_GEN_DIR}/Mockesp_transport_ssl.c" "${MOCK_GEN_DIR}/Mockesp_transport_ssl.h"
-     "${MOCK_GEN_DIR}/Mockesp_transport_ws.c" "${MOCK_GEN_DIR}/Mockesp_transport_ws.h"
-     "${MOCK_GEN_DIR}/Mockesp_transport_tcp.c" "${MOCK_GEN_DIR}/Mockesp_transport_tcp.h"
-     "${MOCK_GEN_DIR}/Mockesp_event.c" "${MOCK_GEN_DIR}/Mockesp_event.h"
-     "${MOCK_GEN_DIR}/Mockesp_mac.c" "${MOCK_GEN_DIR}/Mockesp_mac.h"
-     "${MOCK_GEN_DIR}/Mockesp_random.c" "${MOCK_GEN_DIR}/Mockesp_random.h"
-     "${MOCK_GEN_DIR}/Mockesp_system.c" "${MOCK_GEN_DIR}/Mockesp_system.h"
-     "${MOCK_GEN_DIR}/Mockesp_tls.c" "${MOCK_GEN_DIR}/Mockesp_tls.h"
-     "${MOCK_GEN_DIR}/Mockevent_groups.c" "${MOCK_GEN_DIR}/Mockevent_groups.h"
-     "${MOCK_GEN_DIR}/Mockqueue.c" "${MOCK_GEN_DIR}/Mockqueue.h"
-     "${MOCK_GEN_DIR}/Mocktask.c" "${MOCK_GEN_DIR}/Mocktask.h"
-     "${MOCK_GEN_DIR}/Mockesp_log.c" "${MOCK_GEN_DIR}/Mockesp_log.h"
-     "${MOCK_GEN_DIR}/Mockhttp_parser.c" "${MOCK_GEN_DIR}/Mockhttp_parser.h"
-     )
-
- set(HEADERS_TO_MOCK
-     ${tcp_transport_dir}/include/esp_transport_tcp.h
-     ${tcp_transport_dir}/include/esp_transport_ws.h
-     ${tcp_transport_dir}/include/esp_transport_ssl.h
-     ${tcp_transport_dir}/include/esp_transport.h
-     ${esp_event_dir}/include/esp_event.h
-     ${esp_hw_support_dir}/include/esp_mac.h
-     ${esp_hw_support_dir}/include/esp_random.h
-     ${freertos_dir}/FreeRTOS-Kernel/include/freertos/event_groups.h
-     ${log_dir}/include/esp_log.h
-     ${http_parser_dir}/http_parser.h
-     )
-
- set(srcs
-     ${MOCK_GEN_DIR}/Mockesp_transport.c
-     ${MOCK_GEN_DIR}/Mockesp_transport_ws.c
-     ${MOCK_GEN_DIR}/Mockesp_transport_ssl.c
-     ${MOCK_GEN_DIR}/Mockesp_transport_tcp.c
-     ${MOCK_GEN_DIR}/Mockesp_transport_tcp.c
-     ${MOCK_GEN_DIR}/Mockesp_event.c
-     ${MOCK_GEN_DIR}/Mockesp_mac.c
-     ${MOCK_GEN_DIR}/Mockesp_random.c
-     ${MOCK_GEN_DIR}/Mockesp_log.c
-     ${MOCK_GEN_DIR}/Mockhttp_parser.c
-     ${MOCK_GEN_DIR}/Mockevent_groups.c
-    )
-
- add_custom_command(
-     OUTPUT ruby_found SYMBOLIC
-     COMMAND "ruby" "-v"
-     COMMENT "Try to find ruby. If this fails, you need to install ruby"
- )
-
- add_custom_command(
-     OUTPUT ${MOCK_OUTPUT}
-     DEPENDS ruby_found
-     COMMAND ${CMAKE_COMMAND} -E env "UNITY_DIR=${IDF_PATH}/components/unity/unity"
-         ruby
-         ${CMOCK_DIR}/lib/cmock.rb
-         -o${CMAKE_CURRENT_SOURCE_DIR}/host_test/mocks/config.yaml
-         ${HEADERS_TO_MOCK}
-   )
-
- add_library(mocks ${srcs})
- target_include_directories(mocks PUBLIC
-    ${CMAKE_CURRENT_SOURCE_DIR}/host_test/mocks/include
-    ${tcp_transport_dir}/include
-    ${esp_tls_dir}
-    ${freertos_dir}/FreeRTOS-Kernel/include
-    ${esp_event_dir}/include
-    ${esp_system_dir}/include
-    ${esp_common_dir}/include
-    ${esp_wifi_dir}/include
-    ${esp_hw_support_dir}/include
-    ${esp_netif_dir}/include
-    ${log_dir}/include
-    ${esp_rom_dir}/include
-    ${mbedtls_dir}/port/include
-    ${http_parser_dir}
-    ${mbedtls_dir}/mbedtls/include
-    ${freertos_dir}/FreeRTOS-Kernel/include/freertos
-    esp-mqtt/lib/include
-    ${MOCK_GEN_DIR}
-    )
- target_link_libraries(mocks PUBLIC ${cmock_lib})
- target_compile_definitions(mocks PUBLIC
-     CONFIG_LOG_TIMESTAMP_SOURCE_RTOS)
- target_link_options(${COMPONENT_LIB} INTERFACE -fsanitize=address)
-
- target_link_libraries(${COMPONENT_LIB} PUBLIC mocks)
-
-else()
-    idf_component_optional_requires(PUBLIC esp_event tcp_transport)
-    idf_component_optional_requires(PRIVATE http_parser)
-endif()
diff --git a/components/mqtt/host_test/CMakeLists.txt b/components/mqtt/host_test/CMakeLists.txt
index 7137910836..d1c1ac6ab8 100644
--- a/components/mqtt/host_test/CMakeLists.txt
+++ b/components/mqtt/host_test/CMakeLists.txt
@@ -2,9 +2,15 @@ cmake_minimum_required(VERSION 3.16)
 
 include($ENV{IDF_PATH}/tools/cmake/project.cmake)
 set(COMPONENTS main)
-list(APPEND EXTRA_COMPONENT_DIRS "$ENV{IDF_PATH}/tools/mocks/freertos/"
+list(APPEND EXTRA_COMPONENT_DIRS
+                                 "$ENV{IDF_PATH}/tools/mocks/esp_hw_support/"
+                                 "$ENV{IDF_PATH}/tools/mocks/freertos/"
                                  "$ENV{IDF_PATH}/tools/mocks/esp_timer/"
+                                 "$ENV{IDF_PATH}/tools/mocks/esp_event/"
+                                 "$ENV{IDF_PATH}/tools/mocks/lwip/"
+                                 "$ENV{IDF_PATH}/tools/mocks/esp-tls/"
+                                 "$ENV{IDF_PATH}/tools/mocks/http_parser/"
+                                 "$ENV{IDF_PATH}/tools/mocks/tcp_transport/"
                                  )
 
-option(TEST_BUILD "" ON)
 project(host_mqtt_client_test)
diff --git a/components/mqtt/host_test/main/CMakeLists.txt b/components/mqtt/host_test/main/CMakeLists.txt
index 90692f6cce..6c4a9c708a 100644
--- a/components/mqtt/host_test/main/CMakeLists.txt
+++ b/components/mqtt/host_test/main/CMakeLists.txt
@@ -1,3 +1,3 @@
 idf_component_register(SRCS  "test_mqtt_client.cpp"
                        INCLUDE_DIRS "$ENV{IDF_PATH}/tools/catch"
-                       REQUIRES cmock mqtt esp_timer)
+                       REQUIRES cmock mqtt esp_timer esp_hw_support http_parser log)
diff --git a/components/mqtt/host_test/main/test_mqtt_client.cpp b/components/mqtt/host_test/main/test_mqtt_client.cpp
index 4979c194f1..8ebbf1eefc 100644
--- a/components/mqtt/host_test/main/test_mqtt_client.cpp
+++ b/components/mqtt/host_test/main/test_mqtt_client.cpp
@@ -3,7 +3,6 @@
 
 extern "C" {
 #include "Mockesp_event.h"
-#include "Mockesp_log.h"
 #include "Mockesp_mac.h"
 #include "Mockesp_transport.h"
 #include "Mockesp_transport_ssl.h"
@@ -37,14 +36,12 @@ struct ClientInitializedFixture {
         int transport;
         int event_group;
         uint8_t mac[] = {0xAA, 0x55, 0xAA, 0x55, 0xAA, 0x55};
-        esp_log_write_Ignore();
         esp_timer_get_time_IgnoreAndReturn(0);
         xQueueTakeMutexRecursive_IgnoreAndReturn(true);
         xQueueGiveMutexRecursive_IgnoreAndReturn(true);
         xQueueCreateMutex_ExpectAnyArgsAndReturn(
             reinterpret_cast<QueueHandle_t>(&mtx));
         xEventGroupCreate_IgnoreAndReturn(reinterpret_cast<EventGroupHandle_t>(&event_group));
-        esp_log_timestamp_IgnoreAndReturn(0);
         esp_transport_list_init_IgnoreAndReturn(reinterpret_cast<esp_transport_list_handle_t>(&transport_list));
         esp_transport_tcp_init_IgnoreAndReturn(reinterpret_cast<esp_transport_handle_t>(&transport));
         esp_transport_ssl_init_IgnoreAndReturn(reinterpret_cast<esp_transport_handle_t>(&transport));
diff --git a/components/mqtt/host_test/mocks/include/local_FreeRTOS_config.h b/components/mqtt/host_test/mocks/include/local_FreeRTOS_config.h
deleted file mode 100644
index e7e1014beb..0000000000
--- a/components/mqtt/host_test/mocks/include/local_FreeRTOS_config.h
+++ /dev/null
@@ -1,6 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-#define configUSE_TRACE_FACILITY 1
diff --git a/components/mqtt/test/test_mqtt.c b/components/mqtt/test/test_mqtt.c
index 2494d03c8a..d997bceb98 100644
--- a/components/mqtt/test/test_mqtt.c
+++ b/components/mqtt/test/test_mqtt.c
@@ -104,4 +104,5 @@ TEST_CASE("mqtt broker tests", "[mqtt][test_env=UT_T2_Ethernet]")
 
     connect_test_fixture_teardown();
 }
+
 #endif // SOC_EMAC_SUPPORTED
diff --git a/components/tcp_transport/include/esp_transport_tcp.h b/components/tcp_transport/include/esp_transport_tcp.h
index 6941820f0e..e5b0a46638 100644
--- a/components/tcp_transport/include/esp_transport_tcp.h
+++ b/components/tcp_transport/include/esp_transport_tcp.h
@@ -1,22 +1,15 @@
-// Copyright 2015-2018 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 #ifndef _ESP_TRANSPORT_TCP_H_
 #define _ESP_TRANSPORT_TCP_H_
 
 #include "esp_transport.h"
 #include <sys/socket.h>
+#include <net/if.h>
 
 #ifdef __cplusplus
 extern "C" {
diff --git a/tools/ci/check_copyright_ignore.txt b/tools/ci/check_copyright_ignore.txt
index 1a83f09b8f..7160ebc59e 100644
--- a/tools/ci/check_copyright_ignore.txt
+++ b/tools/ci/check_copyright_ignore.txt
@@ -1254,7 +1254,6 @@ components/spi_flash/test/test_mmap.c
 components/spi_flash/test/test_out_of_bounds_write.c
 components/spi_flash/test/test_partition_ext.c
 components/spi_flash/test/test_spi_flash.c
-components/tcp_transport/include/esp_transport_tcp.h
 components/tcp_transport/include/esp_transport_ws.h
 components/tcp_transport/test/tcp_transport_fixtures.h
 components/tcp_transport/test/test_transport_basic.c
diff --git a/tools/mocks/esp-tls/CMakeLists.txt b/tools/mocks/esp-tls/CMakeLists.txt
new file mode 100644
index 0000000000..ffe9866874
--- /dev/null
+++ b/tools/mocks/esp-tls/CMakeLists.txt
@@ -0,0 +1,12 @@
+# NOTE: This kind of mocking currently works on Linux targets only.
+#       On Espressif chips, too many dependencies are missing at the moment.
+message(STATUS "building ESP-TLS MOCKS")
+
+idf_component_get_property(original_esp_tls_dir esp-tls COMPONENT_OVERRIDEN_DIR)
+
+idf_component_mock(INCLUDE_DIRS "${original_esp_tls_dir}"
+                                "${original_esp_tls_dir}/esp-tls-crypto"
+                   MOCK_HEADER_FILES ${original_esp_tls_dir}/esp_tls.h
+                                     ${original_esp_tls_dir}/esp-tls-crypto/esp_tls_crypto.h
+                   )
+target_compile_options(${COMPONENT_LIB} PRIVATE -Wno-array-parameter)
diff --git a/tools/mocks/esp-tls/mock/mock_config.yaml b/tools/mocks/esp-tls/mock/mock_config.yaml
new file mode 100644
index 0000000000..60a445dc0c
--- /dev/null
+++ b/tools/mocks/esp-tls/mock/mock_config.yaml
@@ -0,0 +1,16 @@
+
+:cmock:
+  :plugins:
+    - expect
+    - expect_any_args
+    - return_thru_ptr
+    - ignore
+    - ignore_arg
+  :when_ptr: :compare_ptr
+  :strippables:
+    - '(?:esp_tls_cfg_server_session_tickets_init\s*\(+.*?\)+)'
+    - '(?:esp_tls_cfg_server_session_tickets_free\s*\(+.*?\)+)'
+    - '(?:esp_tls_server_session_create\s*\(+.*?\)+)'
+    - '(?:esp_tls_get_global_ca_store\s*\(+.*?\)+)'
+    - '(?:esp_tls_get_client_session\s*\(+.*?\)+)'
+    - '(?:esp_tls_free_client_session\s*\(+.*?\)+)'
diff --git a/tools/mocks/esp_event/CMakeLists.txt b/tools/mocks/esp_event/CMakeLists.txt
new file mode 100644
index 0000000000..24629a6ef6
--- /dev/null
+++ b/tools/mocks/esp_event/CMakeLists.txt
@@ -0,0 +1,10 @@
+# NOTE: This kind of mocking currently works on Linux targets only.
+#       On Espressif chips, too many dependencies are missing at the moment.
+message(STATUS "building ESP EVENT MOCKS")
+
+idf_component_get_property(original_esp_event_dir esp_event COMPONENT_OVERRIDEN_DIR)
+
+idf_component_mock(INCLUDE_DIRS "${original_esp_event_dir}/include"
+                   MOCK_HEADER_FILES ${original_esp_event_dir}/include/esp_event.h
+                                     ${original_esp_event_dir}/include/esp_event_base.h
+    )
diff --git a/tools/mocks/esp_event/mock/mock_config.yaml b/tools/mocks/esp_event/mock/mock_config.yaml
new file mode 100644
index 0000000000..596255b0ce
--- /dev/null
+++ b/tools/mocks/esp_event/mock/mock_config.yaml
@@ -0,0 +1,9 @@
+        :cmock:
+          :plugins:
+            - expect
+            - expect_any_args
+            - return_thru_ptr
+            - array
+            - ignore
+            - ignore_arg
+            - callback
diff --git a/tools/mocks/esp_hw_support/CMakeLists.txt b/tools/mocks/esp_hw_support/CMakeLists.txt
new file mode 100644
index 0000000000..724c3b42a4
--- /dev/null
+++ b/tools/mocks/esp_hw_support/CMakeLists.txt
@@ -0,0 +1,10 @@
+# NOTE: This kind of mocking currently works on Linux targets only.
+#       On Espressif chips, too many dependencies are missing at the moment.
+message(STATUS "building ESP HW SUPPORT MOCKS")
+
+idf_component_get_property(original_esp_hw_support_dir esp_hw_support COMPONENT_OVERRIDEN_DIR)
+
+idf_component_mock(INCLUDE_DIRS "${original_esp_hw_support_dir}/include"
+                   MOCK_HEADER_FILES ${original_esp_hw_support_dir}/include/esp_mac.h
+                                     ${original_esp_hw_support_dir}/include/esp_random.h
+    )
diff --git a/tools/mocks/esp_hw_support/mock/mock_config.yaml b/tools/mocks/esp_hw_support/mock/mock_config.yaml
new file mode 100644
index 0000000000..e250ea354d
--- /dev/null
+++ b/tools/mocks/esp_hw_support/mock/mock_config.yaml
@@ -0,0 +1,7 @@
+        :cmock:
+          :plugins:
+            - expect
+            - expect_any_args
+            - ignore
+            - ignore_arg
+            - return_thru_ptr
diff --git a/tools/mocks/freertos/CMakeLists.txt b/tools/mocks/freertos/CMakeLists.txt
index 4409be36f3..410855eace 100644
--- a/tools/mocks/freertos/CMakeLists.txt
+++ b/tools/mocks/freertos/CMakeLists.txt
@@ -1,10 +1,11 @@
 # NOTE: This kind of mocking currently works on Linux targets only.
 #       On Espressif chips, too many dependencies are missing at the moment.
-message(STATUS "building FREERTOS MOCKS (only task and queue)")
+message(STATUS "building FREERTOS MOCKS (only task, event-groups and queue)")
 
 idf_component_get_property(original_freertos_dir freertos COMPONENT_OVERRIDEN_DIR)
 
 set(include_dirs
+    "include"
     "${original_freertos_dir}/FreeRTOS-Kernel/include"
     "${original_freertos_dir}/esp_additions/include"
     "${original_freertos_dir}/esp_additions/include/freertos"
@@ -15,4 +16,5 @@ idf_component_mock(INCLUDE_DIRS ${include_dirs}
     REQUIRES esp_common
     MOCK_HEADER_FILES
     ${original_freertos_dir}/FreeRTOS-Kernel/include/freertos/task.h
+    ${original_freertos_dir}/FreeRTOS-Kernel/include/freertos/event_groups.h
     ${original_freertos_dir}/FreeRTOS-Kernel/include/freertos/queue.h)
diff --git a/tools/mocks/freertos/include/FreeRTOSConfig.h b/tools/mocks/freertos/include/FreeRTOSConfig.h
new file mode 100644
index 0000000000..eb1f4defe2
--- /dev/null
+++ b/tools/mocks/freertos/include/FreeRTOSConfig.h
@@ -0,0 +1,25 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#define STACK_OVERHEAD_CHECKER                          256
+#define STACK_OVERHEAD_OPTIMIZATION                     320
+#define STACK_OVERHEAD_APPTRACE                         1280
+#define STACK_OVERHEAD_WATCHPOINT                       60
+#define configSTACK_OVERHEAD_TOTAL (                              \
+                                    STACK_OVERHEAD_CHECKER +      \
+                                    STACK_OVERHEAD_OPTIMIZATION + \
+                                    STACK_OVERHEAD_APPTRACE +     \
+                                    STACK_OVERHEAD_WATCHPOINT     \
+                                                            )
+#define configMINIMAL_STACK_SIZE                        ( 768 + configSTACK_OVERHEAD_TOTAL )
+#define configMAX_PRIORITIES                            ( 25 )  //This has impact on speed of search for highest priority
+#define configUSE_PREEMPTION                            1
+#define configUSE_IDLE_HOOK                             CONFIG_FREERTOS_USE_IDLE_HOOK
+#define configUSE_TICK_HOOK                             CONFIG_FREERTOS_USE_TICK_HOOK
+#define configUSE_16_BIT_TICKS                          0
+#define configUSE_TRACE_FACILITY 1
+#define configSUPPORT_DYNAMIC_ALLOCATION                1
+#define configUSE_MUTEXES                               1
+#define configUSE_RECURSIVE_MUTEXES                     1
diff --git a/tools/mocks/freertos/mock/mock_config.yaml b/tools/mocks/freertos/mock/mock_config.yaml
index dad1a6e2a4..9b7eab92eb 100644
--- a/tools/mocks/freertos/mock/mock_config.yaml
+++ b/tools/mocks/freertos/mock/mock_config.yaml
@@ -1,21 +1,22 @@
-        :cmock:
-          :includes_h_pre_orig_header:
-            - FreeRTOS.h
-          :plugins:
-            - expect
-            - expect_any_args
-            - return_thru_ptr
-            - array
-            - ignore
-            - ignore_arg
-            - callback
-          :strippables:
-            - '(?:__attribute__\s*\(+.*?\)+)'
-              # following functions are disabled by configQUEUE_REGISTRY_SIZE
-            - '(?:vQueueAddToRegistry\s*\([\s\w\*_,]*\))'
-            - '(?:vQueueUnregisterQueue\s*\([\s\w\*_,]*\))'
-            - '(?:pcQueueGetName\s*\([\s\w\*_,]*\))'
-              # following function is disabled by configTHREAD_LOCAL_STORAGE_DELETE_CALLBACKS
-            - '(?:vTaskSetThreadLocalStoragePointerAndDelCallback\s*\([\s\w\*_,]*\))'
-            - PRIVILEGED_FUNCTION
-            - portDONT_DISCARD
+:cmock:
+  :includes_h_pre_orig_header:
+    - FreeRTOSConfig.h
+    - FreeRTOS.h
+  :plugins:
+    - expect
+    - expect_any_args
+    - return_thru_ptr
+    - array
+    - ignore
+    - ignore_arg
+    - callback
+  :strippables:
+    - '(?:__attribute__\s*\(+.*?\)+)'
+      # following functions are disabled by configQUEUE_REGISTRY_SIZE
+    - '(?:vQueueAddToRegistry\s*\([\s\w\*_,]*\))'
+    - '(?:vQueueUnregisterQueue\s*\([\s\w\*_,]*\))'
+    - '(?:pcQueueGetName\s*\([\s\w\*_,]*\))'
+      # following function is disabled by configTHREAD_LOCAL_STORAGE_DELETE_CALLBACKS
+    - '(?:vTaskSetThreadLocalStoragePointerAndDelCallback\s*\([\s\w\*_,]*\))'
+    - PRIVILEGED_FUNCTION
+    - portDONT_DISCARD
diff --git a/tools/mocks/http_parser/CMakeLists.txt b/tools/mocks/http_parser/CMakeLists.txt
new file mode 100644
index 0000000000..7050914da3
--- /dev/null
+++ b/tools/mocks/http_parser/CMakeLists.txt
@@ -0,0 +1,8 @@
+# NOTE: This kind of mocking currently works on Linux targets only.
+#       On Espressif chips, too many dependencies are missing at the moment.
+message(STATUS "building HTTP PARSER MOCKS")
+
+idf_component_get_property(original_http_parser_dir http_parser COMPONENT_OVERRIDEN_DIR)
+
+idf_component_mock(INCLUDE_DIRS "${original_http_parser_dir}"
+    MOCK_HEADER_FILES ${original_http_parser_dir}/http_parser.h)
diff --git a/tools/mocks/http_parser/mock/mock_config.yaml b/tools/mocks/http_parser/mock/mock_config.yaml
new file mode 100644
index 0000000000..1923353c61
--- /dev/null
+++ b/tools/mocks/http_parser/mock/mock_config.yaml
@@ -0,0 +1,9 @@
+:cmock:
+  :plugins:
+    - expect
+    - expect_any_args
+    - return_thru_ptr
+    - array
+    - ignore
+    - ignore_arg
+    - callback
diff --git a/tools/mocks/lwip/CMakeLists.txt b/tools/mocks/lwip/CMakeLists.txt
new file mode 100644
index 0000000000..ea9f075886
--- /dev/null
+++ b/tools/mocks/lwip/CMakeLists.txt
@@ -0,0 +1,10 @@
+# NOTE: This kind of mocking currently works on Linux targets only.
+#       On Espressif chips, too many dependencies are missing at the moment.
+message(STATUS "building LWIP MOCKS (only netdb)")
+
+idf_component_get_property(original_lwip_dir lwip COMPONENT_OVERRIDEN_DIR)
+
+idf_component_mock(INCLUDE_DIRS "${original_lwip_dir}/port"
+                                "${original_lwip_dir}/include/lwip"
+                                "${original_lwip_dir}/lwip/src/include"
+  MOCK_HEADER_FILES ${original_lwip_dir}/lwip/src/include/lwip/netdb.h  )
diff --git a/tools/mocks/lwip/mock/mock_config.yaml b/tools/mocks/lwip/mock/mock_config.yaml
new file mode 100644
index 0000000000..596255b0ce
--- /dev/null
+++ b/tools/mocks/lwip/mock/mock_config.yaml
@@ -0,0 +1,9 @@
+        :cmock:
+          :plugins:
+            - expect
+            - expect_any_args
+            - return_thru_ptr
+            - array
+            - ignore
+            - ignore_arg
+            - callback
diff --git a/tools/mocks/tcp_transport/CMakeLists.txt b/tools/mocks/tcp_transport/CMakeLists.txt
new file mode 100644
index 0000000000..9ff6b93510
--- /dev/null
+++ b/tools/mocks/tcp_transport/CMakeLists.txt
@@ -0,0 +1,13 @@
+# NOTE: This kind of mocking currently works on Linux targets only.
+#       On Espressif chips, too many dependencies are missing at the moment.
+message(STATUS "building TCP TRANSPORT MOCKS")
+
+idf_component_get_property(original_tcp_transport_dir tcp_transport COMPONENT_OVERRIDEN_DIR)
+
+idf_component_mock(INCLUDE_DIRS "${original_tcp_transport_dir}/include"
+                   MOCK_HEADER_FILES ${original_tcp_transport_dir}/include/esp_transport.h
+                                     ${original_tcp_transport_dir}/include/esp_transport_tcp.h
+                                     ${original_tcp_transport_dir}/include/esp_transport_ssl.h
+                                     ${original_tcp_transport_dir}/include/esp_transport_ws.h
+                   REQUIRES esp-tls
+    )
diff --git a/tools/mocks/tcp_transport/mock/mock_config.yaml b/tools/mocks/tcp_transport/mock/mock_config.yaml
new file mode 100644
index 0000000000..fcf2722bc1
--- /dev/null
+++ b/tools/mocks/tcp_transport/mock/mock_config.yaml
@@ -0,0 +1,9 @@
+:cmock:
+  :plugins:
+    - expect
+    - expect_any_args
+    - return_thru_ptr
+    - ignore
+    - ignore_arg
+    - callback
+  :when_ptr: :compare_ptr

From 46c092c04a211ee4a0252d311578f6e5f653372c Mon Sep 17 00:00:00 2001
From: Marius Vikhammer <marius.vikhammer@espressif.com>
Date: Fri, 16 Sep 2022 15:38:27 +0800
Subject: [PATCH 485/665] pthread: migrate unit tests to pytest test app

---
 components/pthread/test/CMakeLists.txt        |  9 ----
 .../pthread_unity_tests/CMakeLists.txt        |  8 ++++
 .../test_apps/pthread_unity_tests/README.md   |  2 +
 .../pthread_unity_tests/main/CMakeLists.txt   | 11 +++++
 .../pthread_unity_tests/main/test_app_main.c  | 45 +++++++++++++++++++
 .../main}/test_cxx_cond_var.cpp               |  5 +++
 .../main}/test_cxx_std_future.cpp             |  5 +++
 .../pthread_unity_tests/main}/test_pthread.c  |  5 +++
 .../main}/test_pthread_cond_var.c             |  5 +++
 .../main}/test_pthread_cxx.cpp                |  8 ++++
 .../main}/test_pthread_local_storage.c        |  8 +++-
 .../main}/test_pthread_rwlock.c               | 10 +----
 .../pytest_pthread_unity_tests.py             | 35 +++++++++++++++
 .../pthread_unity_tests/sdkconfig.ci.default  |  0
 .../sdkconfig.ci.single_core_esp32            |  2 +
 .../sdkconfig.ci.single_core_esp32s3          |  2 +
 .../pthread_unity_tests/sdkconfig.defaults    |  2 +
 tools/unit-test-app/configs/default_2         |  2 +-
 tools/unit-test-app/configs/default_2_c2      |  2 +-
 tools/unit-test-app/configs/default_2_c3      |  2 +-
 tools/unit-test-app/configs/default_2_s2      |  2 +-
 tools/unit-test-app/configs/default_2_s3      |  2 +-
 tools/unit-test-app/configs/default_32_2      |  2 +-
 tools/unit-test-app/configs/default_3_c2      |  2 +-
 tools/unit-test-app/configs/default_c2        |  2 +-
 tools/unit-test-app/configs/default_c3        |  2 +-
 tools/unit-test-app/configs/default_s2_2      |  2 +-
 tools/unit-test-app/configs/default_s3        |  2 +-
 tools/unit-test-app/configs/psram             |  2 +-
 tools/unit-test-app/configs/psram_2           |  2 +-
 tools/unit-test-app/configs/release           |  2 +-
 tools/unit-test-app/configs/release_2         |  2 +-
 tools/unit-test-app/configs/release_2_s2      |  2 +-
 tools/unit-test-app/configs/release_c2        |  2 +-
 tools/unit-test-app/configs/release_c3        |  2 +-
 tools/unit-test-app/configs/release_s2        |  2 +-
 tools/unit-test-app/configs/release_s3        |  2 +-
 tools/unit-test-app/configs/single_core       |  2 +-
 tools/unit-test-app/configs/single_core_2     |  2 +-
 tools/unit-test-app/configs/single_core_2_s2  |  2 +-
 40 files changed, 167 insertions(+), 41 deletions(-)
 delete mode 100644 components/pthread/test/CMakeLists.txt
 create mode 100644 components/pthread/test_apps/pthread_unity_tests/CMakeLists.txt
 create mode 100644 components/pthread/test_apps/pthread_unity_tests/README.md
 create mode 100644 components/pthread/test_apps/pthread_unity_tests/main/CMakeLists.txt
 create mode 100644 components/pthread/test_apps/pthread_unity_tests/main/test_app_main.c
 rename components/pthread/{test => test_apps/pthread_unity_tests/main}/test_cxx_cond_var.cpp (96%)
 rename components/pthread/{test => test_apps/pthread_unity_tests/main}/test_cxx_std_future.cpp (87%)
 rename components/pthread/{test => test_apps/pthread_unity_tests/main}/test_pthread.c (98%)
 rename components/pthread/{test => test_apps/pthread_unity_tests/main}/test_pthread_cond_var.c (95%)
 rename components/pthread/{test => test_apps/pthread_unity_tests/main}/test_pthread_cxx.cpp (95%)
 rename components/pthread/{test => test_apps/pthread_unity_tests/main}/test_pthread_local_storage.c (97%)
 rename components/pthread/{test => test_apps/pthread_unity_tests/main}/test_pthread_rwlock.c (96%)
 create mode 100644 components/pthread/test_apps/pthread_unity_tests/pytest_pthread_unity_tests.py
 create mode 100644 components/pthread/test_apps/pthread_unity_tests/sdkconfig.ci.default
 create mode 100644 components/pthread/test_apps/pthread_unity_tests/sdkconfig.ci.single_core_esp32
 create mode 100644 components/pthread/test_apps/pthread_unity_tests/sdkconfig.ci.single_core_esp32s3
 create mode 100644 components/pthread/test_apps/pthread_unity_tests/sdkconfig.defaults

diff --git a/components/pthread/test/CMakeLists.txt b/components/pthread/test/CMakeLists.txt
deleted file mode 100644
index 17bc3e8954..0000000000
--- a/components/pthread/test/CMakeLists.txt
+++ /dev/null
@@ -1,9 +0,0 @@
-set(sources "test_pthread.c"
-            "test_pthread_cond_var.c"
-            "test_pthread_local_storage.c"
-            "test_pthread_cxx.cpp"
-            "test_pthread_rwlock.c")
-
-idf_component_register(SRCS ${sources}
-                    PRIV_REQUIRES cmock test_utils pthread esp_timer)
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/components/pthread/test_apps/pthread_unity_tests/CMakeLists.txt b/components/pthread/test_apps/pthread_unity_tests/CMakeLists.txt
new file mode 100644
index 0000000000..510842cb6b
--- /dev/null
+++ b/components/pthread/test_apps/pthread_unity_tests/CMakeLists.txt
@@ -0,0 +1,8 @@
+# The following lines of boilerplate have to be in your project's
+# CMakeLists in this exact order for cmake to work correctly
+cmake_minimum_required(VERSION 3.16)
+
+set(EXTRA_COMPONENT_DIRS "$ENV{IDF_PATH}/tools/unit-test-app/components")
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+project(test_pthread)
diff --git a/components/pthread/test_apps/pthread_unity_tests/README.md b/components/pthread/test_apps/pthread_unity_tests/README.md
new file mode 100644
index 0000000000..b5be4985c5
--- /dev/null
+++ b/components/pthread/test_apps/pthread_unity_tests/README.md
@@ -0,0 +1,2 @@
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- |
diff --git a/components/pthread/test_apps/pthread_unity_tests/main/CMakeLists.txt b/components/pthread/test_apps/pthread_unity_tests/main/CMakeLists.txt
new file mode 100644
index 0000000000..80ad2a8722
--- /dev/null
+++ b/components/pthread/test_apps/pthread_unity_tests/main/CMakeLists.txt
@@ -0,0 +1,11 @@
+set(sources "test_app_main.c"
+            "test_pthread.c"
+            "test_pthread_cond_var.c"
+            "test_pthread_local_storage.c"
+            "test_pthread_cxx.cpp"
+            "test_pthread_rwlock.c")
+
+idf_component_register(SRCS ${sources}
+                       INCLUDE_DIRS "."
+                       REQUIRES pthread esp_timer test_utils
+                       WHOLE_ARCHIVE)
diff --git a/components/pthread/test_apps/pthread_unity_tests/main/test_app_main.c b/components/pthread/test_apps/pthread_unity_tests/main/test_app_main.c
new file mode 100644
index 0000000000..80036e7b9d
--- /dev/null
+++ b/components/pthread/test_apps/pthread_unity_tests/main/test_app_main.c
@@ -0,0 +1,45 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "unity.h"
+#include "unity_test_runner.h"
+#include "esp_heap_caps.h"
+
+
+// Some resources are lazy allocated (e.g. newlib locks), the threshold is left for that case
+#define TEST_MEMORY_LEAK_THRESHOLD (-200)
+
+static size_t before_free_8bit;
+static size_t before_free_32bit;
+
+static void check_leak(size_t before_free, size_t after_free, const char *type)
+{
+    ssize_t delta = after_free - before_free;
+    printf("MALLOC_CAP_%s: Before %u bytes free, After %u bytes free (delta %d)\n", type, before_free, after_free, delta);
+    TEST_ASSERT_MESSAGE(delta >= TEST_MEMORY_LEAK_THRESHOLD, "memory leak");
+}
+
+void setUp(void)
+{
+    before_free_8bit = heap_caps_get_free_size(MALLOC_CAP_8BIT);
+    before_free_32bit = heap_caps_get_free_size(MALLOC_CAP_32BIT);
+}
+
+
+
+void tearDown(void)
+{
+    size_t after_free_8bit = heap_caps_get_free_size(MALLOC_CAP_8BIT);
+    size_t after_free_32bit = heap_caps_get_free_size(MALLOC_CAP_32BIT);
+    check_leak(before_free_8bit, after_free_8bit, "8BIT");
+    check_leak(before_free_32bit, after_free_32bit, "32BIT");
+}
+
+void app_main(void)
+{
+    printf("Running pthread component unity tests\n");
+    unity_run_menu();
+}
diff --git a/components/pthread/test/test_cxx_cond_var.cpp b/components/pthread/test_apps/pthread_unity_tests/main/test_cxx_cond_var.cpp
similarity index 96%
rename from components/pthread/test/test_cxx_cond_var.cpp
rename to components/pthread/test_apps/pthread_unity_tests/main/test_cxx_cond_var.cpp
index 0225f60710..18c1e2692b 100644
--- a/components/pthread/test/test_cxx_cond_var.cpp
+++ b/components/pthread/test_apps/pthread_unity_tests/main/test_cxx_cond_var.cpp
@@ -1,3 +1,8 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
 #include <iostream>
 #include <thread>
 #include <condition_variable>
diff --git a/components/pthread/test/test_cxx_std_future.cpp b/components/pthread/test_apps/pthread_unity_tests/main/test_cxx_std_future.cpp
similarity index 87%
rename from components/pthread/test/test_cxx_std_future.cpp
rename to components/pthread/test_apps/pthread_unity_tests/main/test_cxx_std_future.cpp
index 792ee89d41..58f4fcb0ba 100644
--- a/components/pthread/test/test_cxx_std_future.cpp
+++ b/components/pthread/test_apps/pthread_unity_tests/main/test_cxx_std_future.cpp
@@ -1,3 +1,8 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
 #include <iostream>
 #include <future>
 #include <thread>
diff --git a/components/pthread/test/test_pthread.c b/components/pthread/test_apps/pthread_unity_tests/main/test_pthread.c
similarity index 98%
rename from components/pthread/test/test_pthread.c
rename to components/pthread/test_apps/pthread_unity_tests/main/test_pthread.c
index f58bbf849a..675d4208b2 100644
--- a/components/pthread/test/test_pthread.c
+++ b/components/pthread/test_apps/pthread_unity_tests/main/test_pthread.c
@@ -1,3 +1,8 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
 #include <errno.h>
 
 #include "freertos/FreeRTOS.h"
diff --git a/components/pthread/test/test_pthread_cond_var.c b/components/pthread/test_apps/pthread_unity_tests/main/test_pthread_cond_var.c
similarity index 95%
rename from components/pthread/test/test_pthread_cond_var.c
rename to components/pthread/test_apps/pthread_unity_tests/main/test_pthread_cond_var.c
index 6cd18f5a61..00ad4d4f3a 100644
--- a/components/pthread/test/test_pthread_cond_var.c
+++ b/components/pthread/test_apps/pthread_unity_tests/main/test_pthread_cond_var.c
@@ -1,3 +1,8 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
 #include <pthread.h>
 #include "unity.h"
 
diff --git a/components/pthread/test/test_pthread_cxx.cpp b/components/pthread/test_apps/pthread_unity_tests/main/test_pthread_cxx.cpp
similarity index 95%
rename from components/pthread/test/test_pthread_cxx.cpp
rename to components/pthread/test_apps/pthread_unity_tests/main/test_pthread_cxx.cpp
index f7131bbf74..27dabd5e00 100644
--- a/components/pthread/test/test_pthread_cxx.cpp
+++ b/components/pthread/test_apps/pthread_unity_tests/main/test_pthread_cxx.cpp
@@ -1,3 +1,8 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
 #include <iostream>
 #include <sstream>
 #include <thread>
@@ -135,5 +140,8 @@ TEST_CASE("pthread mix C/C++", "[pthread]")
         std::cout << "Join thread " << std::hex << t1.get_id() << std::endl;
         t1.join();
     }
+
+    /* Short delay to allow cleanup, avoid leaks */
+    vTaskDelay(10);
 }
 #endif
diff --git a/components/pthread/test/test_pthread_local_storage.c b/components/pthread/test_apps/pthread_unity_tests/main/test_pthread_local_storage.c
similarity index 97%
rename from components/pthread/test/test_pthread_local_storage.c
rename to components/pthread/test_apps/pthread_unity_tests/main/test_pthread_local_storage.c
index 1047f2f175..1ad96af5a5 100644
--- a/components/pthread/test/test_pthread_local_storage.c
+++ b/components/pthread/test_apps/pthread_unity_tests/main/test_pthread_local_storage.c
@@ -1,5 +1,11 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
 // Test pthread_create_key, pthread_delete_key, pthread_setspecific, pthread_getspecific
 #include <pthread.h>
+#include <inttypes.h>
 #include "unity.h"
 #include "freertos/FreeRTOS.h"
 #include "freertos/task.h"
@@ -36,7 +42,7 @@ TEST_CASE("pthread local storage unique keys", "[pthread]")
 
     for (int i = 0; i < NUM_KEYS; i++) {
         TEST_ASSERT_EQUAL(0, pthread_key_create(&keys[i], NULL));
-        printf("New key %d = %d\n", i, keys[i]);
+        printf("New key %d = %"PRIu32"\n", i, keys[i]);
     }
 
     for (int i = 0; i < NUM_KEYS; i++) {
diff --git a/components/pthread/test/test_pthread_rwlock.c b/components/pthread/test_apps/pthread_unity_tests/main/test_pthread_rwlock.c
similarity index 96%
rename from components/pthread/test/test_pthread_rwlock.c
rename to components/pthread/test_apps/pthread_unity_tests/main/test_pthread_rwlock.c
index ce2a7a6330..06df0fcd8a 100644
--- a/components/pthread/test/test_pthread_rwlock.c
+++ b/components/pthread/test_apps/pthread_unity_tests/main/test_pthread_rwlock.c
@@ -1,13 +1,7 @@
 /*
- * SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
  *
- * SPDX-License-Identifier: CC0
- *
- * This example code is in the Public Domain (or CC0 licensed, at your option.)
- *
- * Unless required by applicable law or agreed to in writing, this
- * software is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
- * CONDITIONS OF ANY KIND, either express or implied.
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
  */
 
 #include "sdkconfig.h"
diff --git a/components/pthread/test_apps/pthread_unity_tests/pytest_pthread_unity_tests.py b/components/pthread/test_apps/pthread_unity_tests/pytest_pthread_unity_tests.py
new file mode 100644
index 0000000000..85722ea21b
--- /dev/null
+++ b/components/pthread/test_apps/pthread_unity_tests/pytest_pthread_unity_tests.py
@@ -0,0 +1,35 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: CC0-1.0
+
+import pytest
+from pytest_embedded import Dut
+
+
+@pytest.mark.generic
+@pytest.mark.supported_targets
+@pytest.mark.parametrize(
+    'config',
+    [
+        'default',
+    ],
+    indirect=True,
+)
+def test_pthread(dut: Dut) -> None:
+    dut.expect_exact('Press ENTER to see the list of tests')
+    dut.write('*')
+    dut.expect_unity_test_output(timeout=300)
+
+
+@pytest.mark.generic
+@pytest.mark.parametrize(
+    'config',
+    [
+        pytest.param('single_core_esp32', marks=[pytest.mark.esp32]),
+        pytest.param('single_core_esp32s3', marks=[pytest.mark.esp32s3]),
+    ],
+    indirect=True,
+)
+def test_pthread_single_core(dut: Dut) -> None:
+    dut.expect_exact('Press ENTER to see the list of tests')
+    dut.write('*')
+    dut.expect_unity_test_output(timeout=300)
diff --git a/components/pthread/test_apps/pthread_unity_tests/sdkconfig.ci.default b/components/pthread/test_apps/pthread_unity_tests/sdkconfig.ci.default
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/components/pthread/test_apps/pthread_unity_tests/sdkconfig.ci.single_core_esp32 b/components/pthread/test_apps/pthread_unity_tests/sdkconfig.ci.single_core_esp32
new file mode 100644
index 0000000000..5262d9dafb
--- /dev/null
+++ b/components/pthread/test_apps/pthread_unity_tests/sdkconfig.ci.single_core_esp32
@@ -0,0 +1,2 @@
+CONFIG_IDF_TARGET="esp32"
+CONFIG_FREERTOS_UNICORE=y
diff --git a/components/pthread/test_apps/pthread_unity_tests/sdkconfig.ci.single_core_esp32s3 b/components/pthread/test_apps/pthread_unity_tests/sdkconfig.ci.single_core_esp32s3
new file mode 100644
index 0000000000..625306512f
--- /dev/null
+++ b/components/pthread/test_apps/pthread_unity_tests/sdkconfig.ci.single_core_esp32s3
@@ -0,0 +1,2 @@
+CONFIG_IDF_TARGET="esp32s3"
+CONFIG_FREERTOS_UNICORE=y
diff --git a/components/pthread/test_apps/pthread_unity_tests/sdkconfig.defaults b/components/pthread/test_apps/pthread_unity_tests/sdkconfig.defaults
new file mode 100644
index 0000000000..7b19867521
--- /dev/null
+++ b/components/pthread/test_apps/pthread_unity_tests/sdkconfig.defaults
@@ -0,0 +1,2 @@
+# Some of the tests will starve the watchdog
+CONFIG_ESP_TASK_WDT=n
diff --git a/tools/unit-test-app/configs/default_2 b/tools/unit-test-app/configs/default_2
index 6dce46209c..bbf1475f3e 100644
--- a/tools/unit-test-app/configs/default_2
+++ b/tools/unit-test-app/configs/default_2
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be excluded (esp32, esp32s2)
 CONFIG_IDF_TARGET="esp32"
-TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_ipc esp_pm esp_system esp_timer driver heap pthread soc spi_flash vfs test_utils experimental_cpp_component
+TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_ipc esp_pm esp_system esp_timer driver heap soc spi_flash vfs test_utils experimental_cpp_component
diff --git a/tools/unit-test-app/configs/default_2_c2 b/tools/unit-test-app/configs/default_2_c2
index 56520c011b..72a2c93879 100644
--- a/tools/unit-test-app/configs/default_2_c2
+++ b/tools/unit-test-app/configs/default_2_c2
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be included
 CONFIG_IDF_TARGET="esp32c2"
-TEST_COMPONENTS=app_trace bootloader_support console efuse esp_common esp_eth esp_event esp_hid esp_netif esp_phy esp_ringbuf esp_rom esp_wifi espcoredump hal lwip mdns mqtt newlib nvs_flash partition_table sdmmc spiffs
+TEST_COMPONENTS=app_trace console efuse esp_common esp_eth esp_event esp_hid esp_netif esp_phy esp_ringbuf esp_rom esp_wifi espcoredump hal lwip mdns mqtt newlib nvs_flash partition_table sdmmc spiffs
diff --git a/tools/unit-test-app/configs/default_2_c3 b/tools/unit-test-app/configs/default_2_c3
index c298798436..01cf74a066 100644
--- a/tools/unit-test-app/configs/default_2_c3
+++ b/tools/unit-test-app/configs/default_2_c3
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be excluded
 CONFIG_IDF_TARGET="esp32c3"
-TEST_EXCLUDE_COMPONENTS=bt app_update esp_pm freertos esp_hw_support esp_ipc esp_system esp_timer driver heap pthread soc spi_flash vfs lwip spiffs experimental_cpp_component perfmon test_utils
+TEST_EXCLUDE_COMPONENTS=bt app_update esp_pm freertos esp_hw_support esp_ipc esp_system esp_timer driver heap soc spi_flash vfs lwip spiffs experimental_cpp_component perfmon test_utils
diff --git a/tools/unit-test-app/configs/default_2_s2 b/tools/unit-test-app/configs/default_2_s2
index 2094ab1dd5..2a34eb0c6b 100644
--- a/tools/unit-test-app/configs/default_2_s2
+++ b/tools/unit-test-app/configs/default_2_s2
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be excluded (esp32, esp32s2)
 CONFIG_IDF_TARGET="esp32s2"
-TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_ipc esp_pm esp_system esp_timer driver heap pthread soc spi_flash vfs experimental_cpp_component
+TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_ipc esp_pm esp_system esp_timer driver heap soc spi_flash vfs experimental_cpp_component
diff --git a/tools/unit-test-app/configs/default_2_s3 b/tools/unit-test-app/configs/default_2_s3
index 2a8cd2d170..0cf5359969 100644
--- a/tools/unit-test-app/configs/default_2_s3
+++ b/tools/unit-test-app/configs/default_2_s3
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be excluded (esp32, esp32s2)
 CONFIG_IDF_TARGET="esp32s3"
-TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp32s3 esp_ipc esp_pm esp_system esp_timer driver heap pthread soc spi_flash vfs experimental_cpp_component test_utils
+TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp32s3 esp_ipc esp_pm esp_system esp_timer driver heap soc spi_flash vfs experimental_cpp_component test_utils
diff --git a/tools/unit-test-app/configs/default_32_2 b/tools/unit-test-app/configs/default_32_2
index 4daf14d44d..7195921f25 100644
--- a/tools/unit-test-app/configs/default_32_2
+++ b/tools/unit-test-app/configs/default_32_2
@@ -1,4 +1,4 @@
 # continue from default
 CONFIG_IDF_TARGET="esp32"
-TEST_COMPONENTS=pthread soc spi_flash vfs
+TEST_COMPONENTS=soc spi_flash vfs
 CONFIG_ESP_TIMER_SUPPORTS_ISR_DISPATCH_METHOD=y
diff --git a/tools/unit-test-app/configs/default_3_c2 b/tools/unit-test-app/configs/default_3_c2
index 3e5ad002b1..d516eea21d 100644
--- a/tools/unit-test-app/configs/default_3_c2
+++ b/tools/unit-test-app/configs/default_3_c2
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be included
 CONFIG_IDF_TARGET="esp32c2"
-TEST_EXCLUDE_COMPONENTS=app_trace bootloader_support console efuse esp_common esp_eth esp_event esp_hid esp_netif esp_phy esp_ringbuf esp_rom esp_wifi espcoredump hal lwip mdns mqtt newlib nvs_flash partition_table sdmmc spiffs freertos esp_hw_support esp_ipc esp_system esp_timer driver heap pthread soc spi_flash vfs
+TEST_EXCLUDE_COMPONENTS=app_trace console efuse esp_common esp_eth esp_event esp_hid esp_netif esp_phy esp_ringbuf esp_rom esp_wifi espcoredump hal lwip mdns mqtt newlib nvs_flash partition_table sdmmc spiffs freertos esp_hw_support esp_ipc esp_system esp_timer driver heap soc spi_flash vfs
diff --git a/tools/unit-test-app/configs/default_c2 b/tools/unit-test-app/configs/default_c2
index d99387e17e..3033b1cef8 100644
--- a/tools/unit-test-app/configs/default_c2
+++ b/tools/unit-test-app/configs/default_c2
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be included
 CONFIG_IDF_TARGET="esp32c2"
-TEST_COMPONENTS=freertos esp_hw_support esp_ipc esp_system esp_timer driver heap pthread soc spi_flash vfs
+TEST_COMPONENTS=freertos esp_hw_support esp_ipc esp_system esp_timer driver heap soc spi_flash vfs
diff --git a/tools/unit-test-app/configs/default_c3 b/tools/unit-test-app/configs/default_c3
index 199f9b9b73..fe48965abf 100644
--- a/tools/unit-test-app/configs/default_c3
+++ b/tools/unit-test-app/configs/default_c3
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be included
 CONFIG_IDF_TARGET="esp32c3"
-TEST_COMPONENTS=freertos esp_hw_support esp_ipc esp_system esp_timer driver heap pthread
+TEST_COMPONENTS=freertos esp_hw_support esp_ipc esp_system esp_timer driver heap
diff --git a/tools/unit-test-app/configs/default_s2_2 b/tools/unit-test-app/configs/default_s2_2
index 2b6e575693..6184e20dd3 100644
--- a/tools/unit-test-app/configs/default_s2_2
+++ b/tools/unit-test-app/configs/default_s2_2
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be included (esp32, esp32s2)
 CONFIG_IDF_TARGET="esp32s2"
-TEST_COMPONENTS=pthread soc spi_flash vfs
+TEST_COMPONENTS=soc spi_flash vfs
diff --git a/tools/unit-test-app/configs/default_s3 b/tools/unit-test-app/configs/default_s3
index ba02479cdd..d39dd39f8e 100644
--- a/tools/unit-test-app/configs/default_s3
+++ b/tools/unit-test-app/configs/default_s3
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be included
 CONFIG_IDF_TARGET="esp32s3"
-TEST_COMPONENTS=freertos esp_hw_support esp_ipc esp_system esp_timer driver heap pthread soc spi_flash vfs
+TEST_COMPONENTS=freertos esp_hw_support esp_ipc esp_system esp_timer driver heap soc spi_flash vfs
diff --git a/tools/unit-test-app/configs/psram b/tools/unit-test-app/configs/psram
index 7f7b946125..b5d8dc18b5 100644
--- a/tools/unit-test-app/configs/psram
+++ b/tools/unit-test-app/configs/psram
@@ -1,5 +1,5 @@
 CONFIG_IDF_TARGET="esp32"
-TEST_EXCLUDE_COMPONENTS=bt app_update driver esp_hw_support esp_ipc esp_pm esp_system esp_timer spi_flash test_utils heap pthread soc experimental_cpp_component esp-tls freertos sdmmc
+TEST_EXCLUDE_COMPONENTS=bt app_update driver esp_hw_support esp_ipc esp_pm esp_system esp_timer spi_flash test_utils heap soc experimental_cpp_component esp-tls freertos sdmmc
 CONFIG_SPIRAM=y
 CONFIG_ESP_INT_WDT_TIMEOUT_MS=800
 CONFIG_SPIRAM_OCCUPY_NO_HOST=y
diff --git a/tools/unit-test-app/configs/psram_2 b/tools/unit-test-app/configs/psram_2
index a00291e6ca..69f028cacf 100644
--- a/tools/unit-test-app/configs/psram_2
+++ b/tools/unit-test-app/configs/psram_2
@@ -1,5 +1,5 @@
 CONFIG_IDF_TARGET="esp32"
-TEST_COMPONENTS=esp_hw_support esp_ipc esp_system esp_timer spi_flash heap pthread soc
+TEST_COMPONENTS=esp_hw_support esp_ipc esp_system esp_timer spi_flash heap soc
 CONFIG_SPIRAM=y
 CONFIG_ESP_INT_WDT_TIMEOUT_MS=800
 CONFIG_SPIRAM_OCCUPY_NO_HOST=y
diff --git a/tools/unit-test-app/configs/release b/tools/unit-test-app/configs/release
index d9047f3af3..d6739ff95f 100644
--- a/tools/unit-test-app/configs/release
+++ b/tools/unit-test-app/configs/release
@@ -1,5 +1,5 @@
 CONFIG_IDF_TARGET="esp32"
-TEST_COMPONENTS=freertos esp_hw_support esp_system esp_ipc esp_timer driver heap pthread soc spi_flash vfs
+TEST_COMPONENTS=freertos esp_hw_support esp_system esp_ipc esp_timer driver heap soc spi_flash vfs
 CONFIG_COMPILER_OPTIMIZATION_SIZE=y
 CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE=y
 CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_SILENT=y
diff --git a/tools/unit-test-app/configs/release_2 b/tools/unit-test-app/configs/release_2
index ff6954dd54..bfe8572019 100644
--- a/tools/unit-test-app/configs/release_2
+++ b/tools/unit-test-app/configs/release_2
@@ -1,6 +1,6 @@
 # This config is split between targets since different component needs to be included (esp32, esp32s2)
 CONFIG_IDF_TARGET="esp32"
-TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_ipc esp_pm esp_system esp_timer driver heap pthread soc spi_flash vfs test_utils experimental_cpp_component
+TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_ipc esp_pm esp_system esp_timer driver heap soc spi_flash vfs test_utils experimental_cpp_component
 CONFIG_COMPILER_OPTIMIZATION_SIZE=y
 CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE=y
 CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_SILENT=y
diff --git a/tools/unit-test-app/configs/release_2_s2 b/tools/unit-test-app/configs/release_2_s2
index e6ccd822d1..8cefb25eba 100644
--- a/tools/unit-test-app/configs/release_2_s2
+++ b/tools/unit-test-app/configs/release_2_s2
@@ -1,6 +1,6 @@
 # This config is split between targets since different component needs to be excluded (esp32, esp32s2)
 CONFIG_IDF_TARGET="esp32s2"
-TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_ipc esp_pm esp_system esp_timer driver heap pthread soc spi_flash vfs test_utils experimental_cpp_component
+TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_ipc esp_pm esp_system esp_timer driver heap soc spi_flash vfs test_utils experimental_cpp_component
 CONFIG_COMPILER_OPTIMIZATION_SIZE=y
 CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE=y
 CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_SILENT=y
diff --git a/tools/unit-test-app/configs/release_c2 b/tools/unit-test-app/configs/release_c2
index 820ad4f26e..7005427151 100644
--- a/tools/unit-test-app/configs/release_c2
+++ b/tools/unit-test-app/configs/release_c2
@@ -1,5 +1,5 @@
 CONFIG_IDF_TARGET="esp32c2"
-TEST_COMPONENTS=freertos esp_hw_support esp_system esp_ipc esp_timer driver heap pthread soc spi_flash vfs sdmmc
+TEST_COMPONENTS=freertos esp_hw_support esp_system esp_ipc esp_timer driver heap soc spi_flash vfs sdmmc
 CONFIG_COMPILER_OPTIMIZATION_SIZE=y
 CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_SILENT=y
 CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE=y
diff --git a/tools/unit-test-app/configs/release_c3 b/tools/unit-test-app/configs/release_c3
index d020583b8e..4f96f6e161 100644
--- a/tools/unit-test-app/configs/release_c3
+++ b/tools/unit-test-app/configs/release_c3
@@ -1,5 +1,5 @@
 CONFIG_IDF_TARGET="esp32c3"
-TEST_COMPONENTS=freertos esp_hw_support esp_ipc esp_system esp_timer driver heap pthread
+TEST_COMPONENTS=freertos esp_hw_support esp_ipc esp_system esp_timer driver heap
 CONFIG_COMPILER_OPTIMIZATION_SIZE=y
 CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_SILENT=y
 CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE=y
diff --git a/tools/unit-test-app/configs/release_s2 b/tools/unit-test-app/configs/release_s2
index e90ddd2d7a..8ef561462d 100644
--- a/tools/unit-test-app/configs/release_s2
+++ b/tools/unit-test-app/configs/release_s2
@@ -1,6 +1,6 @@
 # This config is split between targets since different component needs to be included (esp32, esp32s2)
 CONFIG_IDF_TARGET="esp32s2"
-TEST_COMPONENTS=freertos esp_hw_support esp_system esp_timer driver heap pthread soc spi_flash vfs
+TEST_COMPONENTS=freertos esp_hw_support esp_system esp_timer driver heap soc spi_flash vfs
 CONFIG_COMPILER_OPTIMIZATION_SIZE=y
 CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE=y
 CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_SILENT=y
diff --git a/tools/unit-test-app/configs/release_s3 b/tools/unit-test-app/configs/release_s3
index 3d7d7a0a1b..022c6665f4 100644
--- a/tools/unit-test-app/configs/release_s3
+++ b/tools/unit-test-app/configs/release_s3
@@ -1,5 +1,5 @@
 CONFIG_IDF_TARGET="esp32s3"
-TEST_COMPONENTS=freertos esp_hw_support esp_system esp_ipc esp_timer driver heap pthread soc spi_flash vfs
+TEST_COMPONENTS=freertos esp_hw_support esp_system esp_ipc esp_timer driver heap soc spi_flash vfs
 CONFIG_COMPILER_OPTIMIZATION_SIZE=y
 CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE=y
 CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_SILENT=y
diff --git a/tools/unit-test-app/configs/single_core b/tools/unit-test-app/configs/single_core
index 9e4a54c0f0..fc734c5df7 100644
--- a/tools/unit-test-app/configs/single_core
+++ b/tools/unit-test-app/configs/single_core
@@ -1,6 +1,6 @@
 # This config is split between targets since different component needs to be included (esp32, esp32s2)
 CONFIG_IDF_TARGET="esp32"
-TEST_COMPONENTS=freertos esp_hw_support esp_system esp_timer driver heap pthread soc spi_flash vfs
+TEST_COMPONENTS=freertos esp_hw_support esp_system esp_timer driver heap soc spi_flash vfs
 CONFIG_MEMMAP_SMP=n
 CONFIG_FREERTOS_UNICORE=y
 CONFIG_ESP32_IRAM_AS_8BIT_ACCESSIBLE_MEMORY=y
diff --git a/tools/unit-test-app/configs/single_core_2 b/tools/unit-test-app/configs/single_core_2
index 01fe4ee3bb..4df28be5ea 100644
--- a/tools/unit-test-app/configs/single_core_2
+++ b/tools/unit-test-app/configs/single_core_2
@@ -1,6 +1,6 @@
 # This config is split between targets since different component needs to be excluded (esp32, esp32s2)
 CONFIG_IDF_TARGET="esp32"
-TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_system esp_pm esp_ipc esp_timer driver heap pthread soc spi_flash vfs test_utils experimental_cpp_component
+TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_system esp_pm esp_ipc esp_timer driver heap soc spi_flash vfs test_utils experimental_cpp_component
 CONFIG_MEMMAP_SMP=n
 CONFIG_FREERTOS_UNICORE=y
 CONFIG_ESP32_RTCDATA_IN_FAST_MEM=y
diff --git a/tools/unit-test-app/configs/single_core_2_s2 b/tools/unit-test-app/configs/single_core_2_s2
index 8c04334541..241a56affb 100644
--- a/tools/unit-test-app/configs/single_core_2_s2
+++ b/tools/unit-test-app/configs/single_core_2_s2
@@ -1,6 +1,6 @@
 # This config is split between targets since different component needs to be excluded (esp32, esp32s2)
 CONFIG_IDF_TARGET="esp32s2"
-TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_ipc esp_system esp_pm esp_timer driver heap pthread soc spi_flash vfs experimental_cpp_component
+TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_ipc esp_system esp_pm esp_timer driver heap soc spi_flash vfs experimental_cpp_component
 CONFIG_MEMMAP_SMP=n
 CONFIG_FREERTOS_UNICORE=y
 CONFIG_ESP32S2_RTCDATA_IN_FAST_MEM=y

From 77f2eba57e0da36ef72498813d92a410786cc114 Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Wed, 24 Aug 2022 21:02:43 +0800
Subject: [PATCH 486/665] freeRTOS: Synchronize queue functions to v10.4.3

This commit synchronizes multiple functions in queue.c with upstream v10.4.3.
Multi-core modifications are then reapplied to these functions. The following
functions were modified:

prvNotifyQueueSetContainer()
xQueueGenericCreateStatic()
xQueueGenericCreate()
xQueueGetMutexHolder()
xQueueCreateCountingSemaphoreStatic()
xQueueCreateCountingSemaphore()
xQueueGenericSend()
xQueueGenericSendFromISR()
xQueueReceiveFromISR()
uxQueueMessagesWaiting()
prvUnlockQueue()
prvIsQueueFull()
xQueueAddToSet()
xQueueRemoveFromSet()
prvNotifyQueueSetContainer()

Note: The SEGGER_SYSVIEW traceQUEUE_SEND() macro was updated as the
      xCopyPosition argument is no longer available in scenarios where the
      macro is called.
---
 .../Sample/OS/SEGGER_SYSVIEW_FreeRTOS.h       |   2 +-
 components/freertos/FreeRTOS-Kernel/queue.c   | 107 +++++++++---------
 2 files changed, 54 insertions(+), 55 deletions(-)

diff --git a/components/app_trace/sys_view/Sample/OS/SEGGER_SYSVIEW_FreeRTOS.h b/components/app_trace/sys_view/Sample/OS/SEGGER_SYSVIEW_FreeRTOS.h
index 82e6859a59..b03fba82cd 100644
--- a/components/app_trace/sys_view/Sample/OS/SEGGER_SYSVIEW_FreeRTOS.h
+++ b/components/app_trace/sys_view/Sample/OS/SEGGER_SYSVIEW_FreeRTOS.h
@@ -220,7 +220,7 @@ Notes:
 #if ( configUSE_QUEUE_SETS != 1 )
   #define traceQUEUE_SEND( pxQueue )                SYSVIEW_RecordU32x4(apiFastID_OFFSET + apiID_XQUEUEGENERICSEND, SEGGER_SYSVIEW_ShrinkId((U32)pxQueue), (U32)pvItemToQueue, xTicksToWait, xCopyPosition)
 #else
-  #define traceQUEUE_SEND( pxQueue )                SYSVIEW_RecordU32x4(apiFastID_OFFSET + apiID_XQUEUEGENERICSEND, SEGGER_SYSVIEW_ShrinkId((U32)pxQueue), 0, 0, xCopyPosition)
+  #define traceQUEUE_SEND( pxQueue )                SYSVIEW_RecordU32x4(apiFastID_OFFSET + apiID_XQUEUEGENERICSEND, SEGGER_SYSVIEW_ShrinkId((U32)pxQueue), 0, 0, 0)
 #endif
 
 #endif // CONFIG_FREERTOS_SMP
diff --git a/components/freertos/FreeRTOS-Kernel/queue.c b/components/freertos/FreeRTOS-Kernel/queue.c
index 5d797765a2..6c473aa822 100644
--- a/components/freertos/FreeRTOS-Kernel/queue.c
+++ b/components/freertos/FreeRTOS-Kernel/queue.c
@@ -220,7 +220,7 @@ static void prvCopyDataFromQueue( Queue_t * const pxQueue,
  * Checks to see if a queue is a member of a queue set, and if so, notifies
  * the queue set that the queue contains data.
  */
-    static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue, const BaseType_t xCopyPosition ) PRIVILEGED_FUNCTION;
+    static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue ) PRIVILEGED_FUNCTION;
 #endif
 
 /*
@@ -362,10 +362,8 @@ BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                  * variable of type StaticQueue_t or StaticSemaphore_t equals the size of
                  * the real queue and semaphore structures. */
                 volatile size_t xSize = sizeof( StaticQueue_t );
-
-                /* This assertion cannot be branch covered in unit tests */
-                configASSERT( xSize == sizeof( Queue_t ) ); /* LCOV_EXCL_BR_LINE */
-                ( void ) xSize;                             /* Keeps lint quiet when configASSERT() is not defined. */
+                configASSERT( xSize == sizeof( Queue_t ) );
+                ( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
             }
         #endif /* configASSERT_DEFINED */
 
@@ -405,30 +403,22 @@ BaseType_t xQueueGenericReset( QueueHandle_t xQueue,
                                        const UBaseType_t uxItemSize,
                                        const uint8_t ucQueueType )
     {
-        Queue_t * pxNewQueue = NULL;
+        Queue_t * pxNewQueue;
         size_t xQueueSizeInBytes;
         uint8_t * pucQueueStorage;
 
         configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 
-        if( uxItemSize == ( UBaseType_t ) 0 )
-        {
-            /* There is not going to be a queue storage area. */
-            xQueueSizeInBytes = ( size_t ) 0;
-        }
-        else
-        {
-            /* Allocate enough space to hold the maximum number of items that
-             * can be in the queue at any time.  It is valid for uxItemSize to be
-             * zero in the case the queue is used as a semaphore. */
-            xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
-        }
+        /* Allocate enough space to hold the maximum number of items that
+         * can be in the queue at any time.  It is valid for uxItemSize to be
+         * zero in the case the queue is used as a semaphore. */
+        xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 
         /* Check for multiplication overflow. */
         configASSERT( ( uxItemSize == 0 ) || ( uxQueueLength == ( xQueueSizeInBytes / uxItemSize ) ) );
 
         /* Check for addition overflow. */
-        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) > xQueueSizeInBytes );
+        configASSERT( ( sizeof( Queue_t ) + xQueueSizeInBytes ) >  xQueueSizeInBytes );
 
         /* Allocate the queue and storage area.  Justification for MISRA
          * deviation as follows:  pvPortMalloc() always ensures returned memory
@@ -598,10 +588,7 @@ static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
          * calling task is the mutex holder, but not a good way of determining the
          * identity of the mutex holder, as the holder may change between the
          * following critical section exiting and the function returning. */
-#ifdef ESP_PLATFORM
-        Queue_t * const pxQueue = (Queue_t *)pxSemaphore;
-#endif
-        taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
+        taskENTER_CRITICAL( &( pxSemaphore->xQueueLock ) );
         {
             if( pxSemaphore->uxQueueType == queueQUEUE_IS_MUTEX )
             {
@@ -612,7 +599,7 @@ static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                 pxReturn = NULL;
             }
         }
-        taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
+        taskEXIT_CRITICAL( &( pxSemaphore->xQueueLock ) );
 
         return pxReturn;
     } /*lint !e818 xSemaphore cannot be a pointer to const because it is a typedef. */
@@ -750,7 +737,7 @@ static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
                                                        const UBaseType_t uxInitialCount,
                                                        StaticQueue_t * pxStaticQueue )
     {
-        QueueHandle_t xHandle = NULL;
+        QueueHandle_t xHandle;
 
         configASSERT( uxMaxCount != 0 );
         configASSERT( uxInitialCount <= uxMaxCount );
@@ -779,7 +766,7 @@ static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength,
     QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount,
                                                  const UBaseType_t uxInitialCount )
     {
-        QueueHandle_t xHandle = NULL;
+        QueueHandle_t xHandle;
 
         configASSERT( uxMaxCount != 0 );
         configASSERT( uxInitialCount <= uxMaxCount );
@@ -844,7 +831,7 @@ BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
 
                 #if ( configUSE_QUEUE_SETS == 1 )
                     {
-                        UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
+                        const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 
                         xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 
@@ -857,7 +844,7 @@ BaseType_t xQueueGenericSend( QueueHandle_t xQueue,
                                  * in the queue has not changed. */
                                 mtCOVERAGE_TEST_MARKER();
                             }
-                            else if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
+                            else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
                             {
                                 /* The queue is a member of a queue set, and posting
                                  * to the queue set caused a higher priority task to
@@ -1079,6 +1066,7 @@ BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
         if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
         {
             const int8_t cTxLock = pxQueue->cTxLock;
+            const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 
             traceQUEUE_SEND_FROM_ISR( pxQueue );
 
@@ -1097,7 +1085,14 @@ BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                     {
                         if( pxQueue->pxQueueSetContainer != NULL )
                         {
-                            if( prvNotifyQueueSetContainer( pxQueue, xCopyPosition ) != pdFALSE )
+                            if( ( xCopyPosition == queueOVERWRITE ) && ( uxPreviousMessagesWaiting != ( UBaseType_t ) 0 ) )
+                            {
+                                /* Do not notify the queue set as an existing item
+                                 * was overwritten in the queue so the number of items
+                                 * in the queue has not changed. */
+                                mtCOVERAGE_TEST_MARKER();
+                            }
+                            else if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
                             {
                                 /* The queue is a member of a queue set, and posting
                                  * to the queue set caused a higher priority task to
@@ -1170,6 +1165,9 @@ BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue,
                         {
                             mtCOVERAGE_TEST_MARKER();
                         }
+
+                        /* Not used in this path. */
+                        ( void ) uxPreviousMessagesWaiting;
                     }
                 #endif /* configUSE_QUEUE_SETS */
             }
@@ -1267,7 +1265,7 @@ BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
                     {
                         if( pxQueue->pxQueueSetContainer != NULL )
                         {
-                            if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
+                            if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
                             {
                                 /* The semaphore is a member of a queue set, and
                                  * posting to the queue set caused a higher priority
@@ -1347,6 +1345,8 @@ BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue,
             {
                 /* Increment the lock count so the task that unlocks the queue
                  * knows that data was posted while it was locked. */
+                configASSERT( cTxLock != queueINT8_MAX );
+
                 pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
             }
 
@@ -2007,6 +2007,8 @@ BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue,
             {
                 /* Increment the lock count so the task that unlocks the queue
                  * knows that data was removed while it was locked. */
+                configASSERT( cRxLock != queueINT8_MAX );
+
                 pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
             }
 
@@ -2085,15 +2087,14 @@ BaseType_t xQueuePeekFromISR( QueueHandle_t xQueue,
 UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
 {
     UBaseType_t uxReturn;
-    Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 
     configASSERT( xQueue );
 
-    taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
+    taskENTER_CRITICAL( &( ( ( Queue_t * ) xQueue )->xQueueLock ) );
     {
         uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
     }
-    taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
+    taskEXIT_CRITICAL( &( ( ( Queue_t * ) xQueue )->xQueueLock ) );
 
     return uxReturn;
 } /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
@@ -2353,7 +2354,7 @@ static void prvUnlockQueue( Queue_t * const pxQueue )
                 {
                     if( pxQueue->pxQueueSetContainer != NULL )
                     {
-                        if( prvNotifyQueueSetContainer( pxQueue, queueSEND_TO_BACK ) != pdFALSE )
+                        if( prvNotifyQueueSetContainer( pxQueue ) != pdFALSE )
                         {
                             /* The queue is a member of a queue set, and posting to
                              * the queue set caused a higher priority task to unblock.
@@ -2496,6 +2497,9 @@ static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
 {
     BaseType_t xReturn;
 
+#ifndef ESP_PLATFORM
+    taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
+#endif
     {
         if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
         {
@@ -2506,6 +2510,9 @@ static BaseType_t prvIsQueueFull( const Queue_t * pxQueue )
             xReturn = pdFALSE;
         }
     }
+#ifndef ESP_PLATFORM
+    taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
+#endif
 
     return xReturn;
 }
@@ -2977,11 +2984,8 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
                                QueueSetHandle_t xQueueSet )
     {
         BaseType_t xReturn;
-#ifdef ESP_PLATFORM
-        Queue_t * pxQueue = (Queue_t * )xQueueOrSemaphore;
-#endif
 
-        taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
+        taskENTER_CRITICAL( &( ( ( Queue_t * ) xQueueOrSemaphore )->xQueueLock ) );
         {
             if( ( ( Queue_t * ) xQueueOrSemaphore )->pxQueueSetContainer != NULL )
             {
@@ -3000,7 +3004,7 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
                 xReturn = pdPASS;
             }
         }
-        taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
+        taskEXIT_CRITICAL( &( ( ( Queue_t * ) xQueueOrSemaphore )->xQueueLock ) );
 
         return xReturn;
     }
@@ -3030,15 +3034,12 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
         }
         else
         {
-#ifdef ESP_PLATFORM
-            Queue_t* pxQueue = (Queue_t*)pxQueueOrSemaphore;
-#endif
-            taskENTER_CRITICAL( &( pxQueue->xQueueLock ) );
+            taskENTER_CRITICAL( &( ( ( Queue_t * ) pxQueueOrSemaphore )->xQueueLock ) );
             {
                 /* The queue is no longer contained in the set. */
                 pxQueueOrSemaphore->pxQueueSetContainer = NULL;
             }
-            taskEXIT_CRITICAL( &( pxQueue->xQueueLock ) );
+            taskEXIT_CRITICAL( &( ( ( Queue_t * ) pxQueueOrSemaphore )->xQueueLock ) );
             xReturn = pdPASS;
         }
 
@@ -3077,20 +3078,16 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
 
 #if ( configUSE_QUEUE_SETS == 1 )
 
-    static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue,
-                                                  const BaseType_t xCopyPosition )
+    static BaseType_t prvNotifyQueueSetContainer( const Queue_t * const pxQueue )
     {
         Queue_t * pxQueueSetContainer = pxQueue->pxQueueSetContainer;
         BaseType_t xReturn = pdFALSE;
 
         /* This function must be called form a critical section. */
 
-        /* The following line is not reachable in unit tests because every call
-         * to prvNotifyQueueSetContainer is preceded by a check that
-         * pxQueueSetContainer != NULL */
-        configASSERT( pxQueueSetContainer ); /* LCOV_EXCL_BR_LINE */
+        configASSERT( pxQueueSetContainer );
 
-        //Acquire the Queue set's spinlock
+        /* Acquire the Queue set's spinlock */
         taskENTER_CRITICAL( &( pxQueueSetContainer->xQueueLock ) );
 
         configASSERT( pxQueueSetContainer->uxMessagesWaiting < pxQueueSetContainer->uxLength );
@@ -3099,10 +3096,10 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
         {
             const int8_t cTxLock = pxQueueSetContainer->cTxLock;
 
-            traceQUEUE_SEND( pxQueueSetContainer );
+            traceQUEUE_SET_SEND( pxQueueSetContainer );
 
             /* The data copied is the handle of the queue that contains data. */
-            xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, xCopyPosition );
+            xReturn = prvCopyDataToQueue( pxQueueSetContainer, &pxQueue, queueSEND_TO_BACK );
 
             if( cTxLock == queueUNLOCKED )
             {
@@ -3125,6 +3122,8 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
             }
             else
             {
+                configASSERT( cTxLock != queueINT8_MAX );
+
                 pxQueueSetContainer->cTxLock = ( int8_t ) ( cTxLock + 1 );
             }
         }
@@ -3133,7 +3132,7 @@ BaseType_t xQueueIsQueueFullFromISR( const QueueHandle_t xQueue )
             mtCOVERAGE_TEST_MARKER();
         }
 
-        //Release the Queue set's spinlock
+        /* Release the Queue set's spinlock */
         taskEXIT_CRITICAL( &( pxQueueSetContainer->xQueueLock ) );
 
         return xReturn;

From 5352ba06fac71c158031a41098f5dadc2a50bc19 Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Wed, 24 Aug 2022 21:06:04 +0800
Subject: [PATCH 487/665] freertos: Synchronize xStreamBufferSend() to v10.4.3

This commit synchronizes xStreamBufferSend() with upstream v10.4.3.
---
 components/freertos/FreeRTOS-Kernel/stream_buffer.c | 9 ++++-----
 1 file changed, 4 insertions(+), 5 deletions(-)

diff --git a/components/freertos/FreeRTOS-Kernel/stream_buffer.c b/components/freertos/FreeRTOS-Kernel/stream_buffer.c
index f10b24437e..38c4fef59c 100644
--- a/components/freertos/FreeRTOS-Kernel/stream_buffer.c
+++ b/components/freertos/FreeRTOS-Kernel/stream_buffer.c
@@ -588,14 +588,13 @@ size_t xStreamBufferSend( StreamBufferHandle_t xStreamBuffer,
     size_t xReturn, xSpace = 0;
     size_t xRequiredSpace = xDataLengthBytes;
     TimeOut_t xTimeOut;
-    size_t xMaxReportedSpace = 0;
-
-    configASSERT( pvTxData );
-    configASSERT( pxStreamBuffer );
 
     /* The maximum amount of space a stream buffer will ever report is its length
      * minus 1. */
-    xMaxReportedSpace = pxStreamBuffer->xLength - ( size_t ) 1;
+    const size_t xMaxReportedSpace = pxStreamBuffer->xLength - ( size_t ) 1;
+
+    configASSERT( pvTxData );
+    configASSERT( pxStreamBuffer );
 
     /* This send function is used to write to both message buffers and stream
      * buffers.  If this is a message buffer then the space needed must be

From 15d8fc0722ea01523f4647443f83beed29275507 Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Wed, 24 Aug 2022 21:45:56 +0800
Subject: [PATCH 488/665] freertos: Restore xAlreadyYielded usage in
 event_groups

This commit restores xAlreadyYielded in various event_group functions to
synchronize with upstream v10.4.3.
---
 .../freertos/FreeRTOS-Kernel/event_groups.c      | 16 ++--------------
 1 file changed, 2 insertions(+), 14 deletions(-)

diff --git a/components/freertos/FreeRTOS-Kernel/event_groups.c b/components/freertos/FreeRTOS-Kernel/event_groups.c
index eb52cb8b03..d1b6ba4987 100644
--- a/components/freertos/FreeRTOS-Kernel/event_groups.c
+++ b/components/freertos/FreeRTOS-Kernel/event_groups.c
@@ -214,9 +214,7 @@ EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup,
 {
     EventBits_t uxOriginalBitValue, uxReturn;
     EventGroup_t * pxEventBits = xEventGroup;
-#ifndef ESP_PLATFORM
     BaseType_t xAlreadyYielded;
-#endif // ESP_PLATFORM
     BaseType_t xTimeoutOccurred = pdFALSE;
 
     configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
@@ -276,15 +274,13 @@ EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup,
     }
 #ifdef ESP_PLATFORM // IDF-3755
     taskEXIT_CRITICAL( &( pxEventBits->xEventGroupLock ) );
+    xAlreadyYielded = pdFALSE;
 #else
     xAlreadyYielded = xTaskResumeAll();
 #endif // ESP_PLATFORM
 
     if( xTicksToWait != ( TickType_t ) 0 )
     {
-#ifdef ESP_PLATFORM
-        portYIELD_WITHIN_API();
-#else
         if( xAlreadyYielded == pdFALSE )
         {
             portYIELD_WITHIN_API();
@@ -293,7 +289,6 @@ EventBits_t xEventGroupSync( EventGroupHandle_t xEventGroup,
         {
             mtCOVERAGE_TEST_MARKER();
         }
-#endif // ESP_PLATFORM
 
         /* The task blocked to wait for its required bits to be set - at this
          * point either the required bits were set or the block time expired.  If
@@ -352,11 +347,7 @@ EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup,
 {
     EventGroup_t * pxEventBits = xEventGroup;
     EventBits_t uxReturn, uxControlBits = 0;
-#ifdef ESP_PLATFORM
-    BaseType_t xWaitConditionMet;
-#else
     BaseType_t xWaitConditionMet, xAlreadyYielded;
-#endif // ESP_PLATFORM
     BaseType_t xTimeoutOccurred = pdFALSE;
 
     /* Check the user is not attempting to wait on the bits used by the kernel
@@ -444,15 +435,13 @@ EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup,
     }
 #ifdef ESP_PLATFORM // IDF-3755
     taskEXIT_CRITICAL( &( pxEventBits->xEventGroupLock ) );
+    xAlreadyYielded = pdFALSE;
 #else
     xAlreadyYielded = xTaskResumeAll();
 #endif // ESP_PLATFORM
 
     if( xTicksToWait != ( TickType_t ) 0 )
     {
-#ifdef ESP_PLATFORM
-        portYIELD_WITHIN_API();
-#else
         if( xAlreadyYielded == pdFALSE )
         {
             portYIELD_WITHIN_API();
@@ -461,7 +450,6 @@ EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup,
         {
             mtCOVERAGE_TEST_MARKER();
         }
-#endif // ESP_PLATFORM
 
         /* The task blocked to wait for its required bits to be set - at this
          * point either the required bits were set or the block time expired.  If

From 5742c194e1c975fa1ae191284e6de513d2260cfc Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Wed, 24 Aug 2022 16:25:21 +0800
Subject: [PATCH 489/665] freertos: Synchronize tasks.c functions (major
 changes) to v10.4.3

This commit synchronizes multiple functions that contain major differences with
upstream v10.4.3. Multi-core modifications are then reapplied to the function.

Vanilla code uses "pxTCB == pxCurrentTCB" to check whether a task is currently
running. This commit adds the following macros instead.

- taskIS_CURRENTLY_RUNNING()
- taskIS_CURRENTLY_RUNNING_ON_CORE()

The following functions have been updated to use those macros instead.

- eTaskGetState()
- vTaskPrioritySet()
- vTaskResume()

The following functions have been synchronized with upstream v10.4.3.
Multi-core modifications are then reapplied.

- vTaskSuspend()
- vTaskDelete()
- prvGetExpectedIdleTime()
---
 components/freertos/FreeRTOS-Kernel/tasks.c | 297 +++++++++++---------
 1 file changed, 161 insertions(+), 136 deletions(-)

diff --git a/components/freertos/FreeRTOS-Kernel/tasks.c b/components/freertos/FreeRTOS-Kernel/tasks.c
index 1cfd3c5eff..c82c2cab96 100644
--- a/components/freertos/FreeRTOS-Kernel/tasks.c
+++ b/components/freertos/FreeRTOS-Kernel/tasks.c
@@ -259,6 +259,15 @@ extern void esp_vApplicationIdleHook(void);
     #define taskCAN_RUN_ON_CORE( xCore, xCoreID )   ( pdTRUE )
 #endif /* configNUM_CORES > 1 */
 
+/* Check if a task is a currently running task. */
+#if ( configNUM_CORES > 1 )
+    #define taskIS_CURRENTLY_RUNNING( pxTCB )                   ( ( ( pxTCB ) == pxCurrentTCB[ 0 ] ) || ( ( pxTCB ) == pxCurrentTCB[ 1 ] ) )
+    #define taskIS_CURRENTLY_RUNNING_ON_CORE( pxTCB, xCoreID )  ( ( pxTCB ) == pxCurrentTCB[ ( xCoreID ) ] )
+#else
+    #define taskIS_CURRENTLY_RUNNING( pxTCB )                   ( ( pxTCB ) == pxCurrentTCB[ 0 ] )
+    #define taskIS_CURRENTLY_RUNNING_ON_CORE( pxTCB, xCoreID )  taskIS_CURRENTLY_RUNNING( ( pxTCB ) )
+#endif /* configNUM_CORES > 1 */
+
 /*
  * Several functions take a TaskHandle_t parameter that can optionally be NULL,
  * where NULL is used to indicate that the handle of the currently executing
@@ -1363,14 +1372,17 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
     void vTaskDelete( TaskHandle_t xTaskToDelete )
     {
         TCB_t * pxTCB;
-        TCB_t * curTCB;
-        BaseType_t core;
-        BaseType_t xFreeNow = 0;
+        BaseType_t xFreeNow;
 
         taskENTER_CRITICAL( &xKernelLock );
         {
-            core = xPortGetCoreID();
-            curTCB = pxCurrentTCB[core];
+            BaseType_t xCurCoreID;
+            #if ( configNUM_CORES > 1 )
+                xCurCoreID = xPortGetCoreID();
+            #else
+                xCurCoreID = 0;
+                ( void ) xCurCoreID;
+            #endif
 
             /* If null is passed in here then it is the calling task that is
              * being deleted. */
@@ -1402,12 +1414,19 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
              * not return. */
             uxTaskNumber++;
 
-            if( pxTCB == curTCB ||
-                /* in SMP, we also can't immediately delete the task active on the other core */
-                (configNUM_CORES > 1 && pxTCB == pxCurrentTCB[ !core ]) ||
-                /* ... and we can't delete a non-running task pinned to the other core, as
-                   FPU cleanup has to happen on the same core */
-                (configNUM_CORES > 1 && pxTCB->xCoreID == (!core)) )
+            /*
+             * We cannot immediately a task that is
+             * - Currently running on either core
+             * - If the task is not currently running but is pinned to the other (due to FPU cleanup)
+             * Todo: Allow deletion of tasks pinned to other core (IDF-5803)
+             */
+            #if ( configNUM_CORES > 1 )
+                xFreeNow = ( taskIS_CURRENTLY_RUNNING( pxTCB ) || ( pxTCB->xCoreID == !xCurCoreID ) ) ? pdFALSE : pdTRUE;
+            #else
+                xFreeNow = ( taskIS_CURRENTLY_RUNNING( pxTCB ) ) ? pdFALSE : pdTRUE;
+            #endif /* configNUM_CORES > 1 */
+
+            if( xFreeNow == pdFALSE )
             {
                 /* A task is deleting itself.  This cannot complete within the
                  * task itself, as a context switch to another task is required.
@@ -1421,43 +1440,47 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
                  * check the xTasksWaitingTermination list. */
                 ++uxDeletedTasksWaitingCleanUp;
 
+                /* Call the delete hook before portPRE_TASK_DELETE_HOOK() as
+                 * portPRE_TASK_DELETE_HOOK() does not return in the Win32 port. */
+                traceTASK_DELETE( pxTCB );
+
                 /* The pre-delete hook is primarily for the Windows simulator,
                  * in which Windows specific clean up operations are performed,
                  * after which it is not possible to yield away from this task -
                  * hence xYieldPending is used to latch that a context switch is
                  * required. */
-                portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending[core] );
+                portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending[ xCurCoreID ] );
 
-                if (configNUM_CORES > 1 && pxTCB == pxCurrentTCB[ !core ])
-                {
-                    /* SMP case of deleting a task running on a different core. Same issue
-                    as a task deleting itself, but we need to send a yield to this task now
-                    before we release xKernelLock.
+                #if ( configNUM_CORES > 1 )
+                    if( taskIS_CURRENTLY_RUNNING_ON_CORE( pxTCB, !xCurCoreID ) )
+                    {
+                        /* SMP case of deleting a task running on a different core. Same issue
+                        as a task deleting itself, but we need to send a yield to this task now
+                        before we release xKernelLock.
 
-                    Specifically there is a case where the other core may already be spinning on
-                    xKernelLock waiting to go into a blocked state. A check is added in
-                    prvAddCurrentTaskToDelayedList() to prevent it from removing itself from
-                    xTasksWaitingTermination list in this case (instead it will immediately
-                    release xKernelLock again and be yielded before the FreeRTOS function
-                    returns.) */
-                    vPortYieldOtherCore( !core );
-                }
+                        Specifically there is a case where the other core may already be spinning on
+                        xKernelLock waiting to go into a blocked state. A check is added in
+                        prvAddCurrentTaskToDelayedList() to prevent it from removing itself from
+                        xTasksWaitingTermination list in this case (instead it will immediately
+                        release xKernelLock again and be yielded before the FreeRTOS function
+                        returns.) */
+                        vPortYieldOtherCore( !xCurCoreID );
+                    }
+                #endif /* configNUM_CORES > 1 */
             }
             else
             {
                 --uxCurrentNumberOfTasks;
-                xFreeNow = pdTRUE;
+                traceTASK_DELETE( pxTCB );
 
                 /* Reset the next expected unblock time in case it referred to
                  * the task that has just been deleted. */
                 prvResetNextTaskUnblockTime();
             }
-
-            traceTASK_DELETE( pxTCB );
         }
         taskEXIT_CRITICAL( &xKernelLock );
 
-        if(xFreeNow == pdTRUE) {
+        if( xFreeNow == pdTRUE ) {
             #if ( configNUM_THREAD_LOCAL_STORAGE_POINTERS > 0 ) && ( configTHREAD_LOCAL_STORAGE_DELETE_CALLBACKS )
                 prvDeleteTLS( pxTCB );
             #endif
@@ -1469,7 +1492,8 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
          * been deleted. */
         if( xSchedulerRunning != pdFALSE )
         {
-            if( pxTCB == curTCB )
+            taskENTER_CRITICAL( &xKernelLock );
+            if( taskIS_CURRENTLY_RUNNING_ON_CORE( pxTCB, xPortGetCoreID() ) )
             {
                 configASSERT( xTaskGetSchedulerState() != taskSCHEDULER_SUSPENDED );
                 portYIELD_WITHIN_API();
@@ -1478,6 +1502,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
             {
                 mtCOVERAGE_TEST_MARKER();
             }
+            taskEXIT_CRITICAL( &xKernelLock );
         }
     }
 
@@ -1649,18 +1674,11 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
         configASSERT( pxTCB );
 
         taskENTER_CRITICAL( &xKernelLock );     //Need critical section incase either core context switches in between
-        if( pxTCB == pxCurrentTCB[xPortGetCoreID()])
+        if( taskIS_CURRENTLY_RUNNING( pxTCB ) )
         {
             /* The task calling this function is querying its own state. */
             eReturn = eRunning;
         }
-        #if (configNUM_CORES > 1)
-        else if (pxTCB == pxCurrentTCB[!xPortGetCoreID()])
-        {
-            /* The task calling this function is querying its own state. */
-            eReturn = eRunning;
-        }
-        #endif
         else
         {
             pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
@@ -1847,7 +1865,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
                  * priority than the calling task. */
                 if( uxNewPriority > uxCurrentBasePriority )
                 {
-                    if( pxTCB != pxCurrentTCB[ xPortGetCoreID() ] )
+                    if( !taskIS_CURRENTLY_RUNNING( pxTCB ) )
                     {
                         /* The priority of a task other than the currently
                          * running task is being raised.  Is the priority being
@@ -1868,13 +1886,22 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
                          * priority task able to run so no yield is required. */
                     }
                 }
-                else if( pxTCB == pxCurrentTCB[ xPortGetCoreID() ] )
+                else if( taskIS_CURRENTLY_RUNNING_ON_CORE( pxTCB, 0 ) )
                 {
                     /* Setting the priority of the running task down means
                      * there may now be another task of higher priority that
                      * is ready to execute. */
                     xYieldRequired = pdTRUE;
                 }
+                #if ( configNUM_CORES > 1 )
+                    else if( taskIS_CURRENTLY_RUNNING_ON_CORE( pxTCB, 1 ) )
+                    {
+                        /* Setting the priority of the running task on the other
+                         * core down means there may now be another task of
+                         * higher priority that is ready to execute. */
+                        vPortYieldOtherCore( 1 );
+                    }
+                #endif /* configNUM_CORES > 1 */
                 else
                 {
                     /* Setting the priority of any other task down does not
@@ -1973,7 +2000,6 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
     void vTaskSuspend( TaskHandle_t xTaskToSuspend )
     {
         TCB_t * pxTCB;
-        TCB_t * curTCB;
 
         taskENTER_CRITICAL( &xKernelLock );
         {
@@ -2005,7 +2031,6 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
             }
 
             vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
-            curTCB = pxCurrentTCB[ xPortGetCoreID() ];
 
             #if ( configUSE_TASK_NOTIFICATIONS == 1 )
                 {
@@ -2022,76 +2047,70 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
                     }
                 }
             #endif /* if ( configUSE_TASK_NOTIFICATIONS == 1 ) */
-        }
-        taskEXIT_CRITICAL( &xKernelLock );
 
-        if( xSchedulerRunning != pdFALSE )
-        {
-            /* Reset the next expected unblock time in case it referred to the
-             * task that is now in the Suspended state. */
-            taskENTER_CRITICAL( &xKernelLock );
-            {
-                prvResetNextTaskUnblockTime();
-            }
-            taskEXIT_CRITICAL( &xKernelLock );
-        }
-        else
-        {
-            mtCOVERAGE_TEST_MARKER();
-        }
-
-        if( pxTCB == curTCB )
-        {
             if( xSchedulerRunning != pdFALSE )
             {
-                /* The current task has just been suspended. */
-                taskENTER_CRITICAL( &xKernelLock );
-                BaseType_t suspended = uxSchedulerSuspended[xPortGetCoreID()];
-                taskEXIT_CRITICAL( &xKernelLock );
-
-                configASSERT( suspended == 0 );
-                (void)suspended;
-                portYIELD_WITHIN_API();
-            }
-            else
-            {
-                /* The scheduler is not running, but the task that was pointed
-                 * to by pxCurrentTCB has just been suspended and pxCurrentTCB
-                 * must be adjusted to point to a different task. */
-                if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
-                {
-                    /* No other tasks are ready, so set pxCurrentTCB back to
-                     * NULL so when the next task is created pxCurrentTCB will
-                     * be set to point to it no matter what its relative priority
-                     * is. */
-                    taskENTER_CRITICAL( &xKernelLock );
-                    pxCurrentTCB[ xPortGetCoreID() ] = NULL;
-                    taskEXIT_CRITICAL( &xKernelLock );
-                }
-                else
-                {
-                    vTaskSwitchContext();
-                }
-            }
-        }
-        else
-        {
-            if( xSchedulerRunning != pdFALSE )
-            {
-                /* A task other than the currently running task was suspended,
-                 * reset the next expected unblock time in case it referred to the
+                /* Reset the next expected unblock time in case it referred to the
                  * task that is now in the Suspended state. */
-                taskENTER_CRITICAL( &xKernelLock );
-                {
-                    prvResetNextTaskUnblockTime();
-                }
-                taskEXIT_CRITICAL( &xKernelLock );
+                prvResetNextTaskUnblockTime();
             }
             else
             {
                 mtCOVERAGE_TEST_MARKER();
             }
+
+            if( taskIS_CURRENTLY_RUNNING_ON_CORE( pxTCB, xPortGetCoreID() ) )
+            {
+                if( xSchedulerRunning != pdFALSE )
+                {
+                    /* The current task has just been suspended. */
+                    configASSERT( uxSchedulerSuspended[ xPortGetCoreID() ] == 0 );
+                    portYIELD_WITHIN_API();
+                }
+                else
+                {
+                    /* The scheduler is not running, but the task that was pointed
+                     * to by pxCurrentTCB has just been suspended and pxCurrentTCB
+                     * must be adjusted to point to a different task. */
+                    if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
+                    {
+                        /* No other tasks are ready, so set pxCurrentTCB back to
+                         * NULL so when the next task is created pxCurrentTCB will
+                         * be set to point to it no matter what its relative priority
+                         * is. */
+                        pxCurrentTCB[ xPortGetCoreID() ] = NULL;
+                    }
+                    else
+                    {
+                        vTaskSwitchContext();
+                    }
+                }
+            }
+            #if ( configNUM_CORES > 1 )
+                else if( taskIS_CURRENTLY_RUNNING_ON_CORE( pxTCB, !xPortGetCoreID() ) )
+                {
+                    /* The other core's current task has just been suspended */
+                    if( xSchedulerRunning != pdFALSE )
+                    {
+                        vPortYieldOtherCore( !xPortGetCoreID() );
+                    }
+                    else
+                    {
+                        /* The scheduler is not running, but the task that was pointed
+                         * to by pxCurrentTCB[ otherCore ] has just been suspended.
+                         * We simply set the pxCurrentTCB[ otherCore ] to NULL for now.
+                         * Todo: Update vTaskSwitchContext() to be runnable on
+                         * behalf of the other core. */
+                        pxCurrentTCB[ !xPortGetCoreID() ] = NULL;
+                    }
+                }
+            #endif /* configNUM_CORES > 1 */
+            else
+            {
+                mtCOVERAGE_TEST_MARKER();
+            }
         }
+        taskEXIT_CRITICAL( &xKernelLock );
     }
 
 #endif /* INCLUDE_vTaskSuspend */
@@ -2157,7 +2176,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
         {
             /* The parameter cannot be NULL as it is impossible to resume the
              * currently executing task. */
-            if( ( pxTCB != pxCurrentTCB[xPortGetCoreID()] ) && ( pxTCB != NULL ) )
+            if( !taskIS_CURRENTLY_RUNNING( pxTCB ) && ( pxTCB != NULL ) )
             {
                 if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
                 {
@@ -2457,47 +2476,45 @@ void vTaskSuspendAll( void )
 
 #if ( configUSE_TICKLESS_IDLE != 0 )
 
-#if ( configNUM_CORES > 1 )
-
-    static BaseType_t xHaveReadyTasks( void )
-    {
-        for (int i = tskIDLE_PRIORITY + 1; i < configMAX_PRIORITIES; ++i)
-        {
-            if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ i ] ) ) > 0 )
-            {
-                return pdTRUE;
-            }
-            else
-            {
-                mtCOVERAGE_TEST_MARKER();
-            }
-        }
-        return pdFALSE;
-    }
-
-#endif // configNUM_CORES > 1
-
     static TickType_t prvGetExpectedIdleTime( void )
     {
-    TickType_t xReturn;
-
+        TickType_t xReturn;
+        UBaseType_t uxHigherPriorityReadyTasks = pdFALSE;
 
+        /* We need a critical section here as we are about to access kernel data structures */
         taskENTER_CRITICAL( &xKernelLock );
+
+        /* uxHigherPriorityReadyTasks takes care of the case where
+         * configUSE_PREEMPTION is 0, so there may be tasks above the idle priority
+         * task that are in the Ready state, even though the idle task is
+         * running. */
+        #if ( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 )
+            {
+                if( uxTopReadyPriority > tskIDLE_PRIORITY )
+                {
+                    uxHigherPriorityReadyTasks = pdTRUE;
+                }
+            }
+        #else
+            {
+                const UBaseType_t uxLeastSignificantBit = ( UBaseType_t ) 0x01;
+
+                /* When port optimised task selection is used the uxTopReadyPriority
+                 * variable is used as a bit map.  If bits other than the least
+                 * significant bit are set then there are tasks that have a priority
+                 * above the idle priority that are in the Ready state.  This takes
+                 * care of the case where the co-operative scheduler is in use. */
+                if( uxTopReadyPriority > uxLeastSignificantBit )
+                {
+                    uxHigherPriorityReadyTasks = pdTRUE;
+                }
+            }
+        #endif /* if ( configUSE_PORT_OPTIMISED_TASK_SELECTION == 0 ) */
+
         if( pxCurrentTCB[ xPortGetCoreID() ]->uxPriority > tskIDLE_PRIORITY )
         {
             xReturn = 0;
         }
-#if configNUM_CORES > 1
-        /* This function is called from Idle task; in single core case this
-         * means that no higher priority tasks are ready to run, and we can
-         * enter sleep. In SMP case, there might be ready tasks waiting for
-         * the other CPU, so need to check all ready lists.
-         */
-        else if( xHaveReadyTasks() )
-        {
-            xReturn = 0;
-        }
-#endif // configNUM_CORES > 1
         else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > configNUM_CORES )
         {
             /* There are other idle priority tasks in the ready state.  If
@@ -2505,10 +2522,18 @@ void vTaskSuspendAll( void )
              * processed. */
             xReturn = 0;
         }
+        else if( uxHigherPriorityReadyTasks != pdFALSE )
+        {
+            /* There are tasks in the Ready state that have a priority above the
+             * idle priority.  This path can only be reached if
+             * configUSE_PREEMPTION is 0. */
+            xReturn = 0;
+        }
         else
         {
             xReturn = xNextTaskUnblockTime - xTickCount;
         }
+
         taskEXIT_CRITICAL( &xKernelLock );
 
         return xReturn;

From aa5d74410bd7d91851865edd521a8e00005d3051 Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Mon, 5 Sep 2022 17:31:22 +0800
Subject: [PATCH 490/665] freertos: Synchronize tasks.c functions (minor
 changes) to v10.4.3

This commit synchronizes multiple functions in tasks.c with upstream v10.4.3
that contain minor differences.

The following functions have had their parameter names or code formatting
updated:

- xTaskCreateStaticPinnedToCore()
- xTaskCreatePinnedToCore()
- prvInitialiseNewTask()
- prvTaskIsTaskSuspended()
- vTaskStartScheduler()
- xTaskResumeAll()
- xTaskCheckForTimeOut()
- uxTaskResetEventItemValue()

The following functions have had their missing "xAlreadyYielded" restored

- xTaskDelayUntil()
- vTaskDelay()

The following functions have had their critical section/interrupt disdable
usage update

- vTaskSuspendAll()
- xTaskGetTickCountFromISR()
- xTaskGetApplicationTaskTagFromISR()
---
 .../linux/include/freertos/portmacro.h        |   1 +
 .../riscv/include/freertos/portmacro.h        |   1 +
 .../xtensa/include/freertos/portmacro.h       |   1 +
 components/freertos/FreeRTOS-Kernel/tasks.c   | 177 ++++++++++--------
 4 files changed, 104 insertions(+), 76 deletions(-)

diff --git a/components/freertos/FreeRTOS-Kernel/portable/linux/include/freertos/portmacro.h b/components/freertos/FreeRTOS-Kernel/portable/linux/include/freertos/portmacro.h
index 9d4cde1871..bbd9d43c17 100644
--- a/components/freertos/FreeRTOS-Kernel/portable/linux/include/freertos/portmacro.h
+++ b/components/freertos/FreeRTOS-Kernel/portable/linux/include/freertos/portmacro.h
@@ -14,6 +14,7 @@ extern "C" {
 #endif
 
 #define portBYTE_ALIGNMENT			16
+#define portTICK_TYPE_IS_ATOMIC		1
 
 /* Type definitions. */
 #define portCHAR		uint8_t
diff --git a/components/freertos/FreeRTOS-Kernel/portable/riscv/include/freertos/portmacro.h b/components/freertos/FreeRTOS-Kernel/portable/riscv/include/freertos/portmacro.h
index 0a31a1a6b1..82446da536 100644
--- a/components/freertos/FreeRTOS-Kernel/portable/riscv/include/freertos/portmacro.h
+++ b/components/freertos/FreeRTOS-Kernel/portable/riscv/include/freertos/portmacro.h
@@ -108,6 +108,7 @@ typedef uint32_t TickType_t;
 #define portSTACK_GROWTH                (-1)
 #define portTICK_PERIOD_MS              ((TickType_t) (1000 / configTICK_RATE_HZ))
 #define portBYTE_ALIGNMENT              16
+#define portTICK_TYPE_IS_ATOMIC         1
 #define portNOP() __asm volatile        (" nop ")
 
 
diff --git a/components/freertos/FreeRTOS-Kernel/portable/xtensa/include/freertos/portmacro.h b/components/freertos/FreeRTOS-Kernel/portable/xtensa/include/freertos/portmacro.h
index a2780e2cd4..06b52e908e 100644
--- a/components/freertos/FreeRTOS-Kernel/portable/xtensa/include/freertos/portmacro.h
+++ b/components/freertos/FreeRTOS-Kernel/portable/xtensa/include/freertos/portmacro.h
@@ -140,6 +140,7 @@ typedef uint32_t TickType_t;
 #define portSTACK_GROWTH                ( -1 )
 #define portTICK_PERIOD_MS              ( ( TickType_t ) 1000 / configTICK_RATE_HZ )
 #define portBYTE_ALIGNMENT              4
+#define portTICK_TYPE_IS_ATOMIC         1
 #define portNOP()                       XT_NOP()
 
 
diff --git a/components/freertos/FreeRTOS-Kernel/tasks.c b/components/freertos/FreeRTOS-Kernel/tasks.c
index c82c2cab96..f705d7634a 100644
--- a/components/freertos/FreeRTOS-Kernel/tasks.c
+++ b/components/freertos/FreeRTOS-Kernel/tasks.c
@@ -699,21 +699,21 @@ static BaseType_t prvCheckForYieldUsingPrioritySMP( UBaseType_t uxTaskPriority,
 
 #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
 
-    TaskHandle_t xTaskCreateStaticPinnedToCore( TaskFunction_t pvTaskCode,
+    TaskHandle_t xTaskCreateStaticPinnedToCore( TaskFunction_t pxTaskCode,
                                                 const char * const pcName,
                                                 const uint32_t ulStackDepth,
                                                 void * const pvParameters,
                                                 UBaseType_t uxPriority,
-                                                StackType_t * const pxStackBuffer,
+                                                StackType_t * const puxStackBuffer,
                                                 StaticTask_t * const pxTaskBuffer,
                                                 const BaseType_t xCoreID )
     {
     TCB_t *pxNewTCB;
     TaskHandle_t xReturn;
 
-        configASSERT( portVALID_TCB_MEM(pxTaskBuffer) );
-        configASSERT( portVALID_STACK_MEM(pxStackBuffer) );
-        configASSERT( (xCoreID>=0 && xCoreID<configNUM_CORES) || (xCoreID==tskNO_AFFINITY) );
+        configASSERT( portVALID_STACK_MEM( puxStackBuffer ) );
+        configASSERT( portVALID_TCB_MEM( pxTaskBuffer ) );
+        configASSERT( ( ( xCoreID >= 0 ) && ( xCoreID < configNUM_CORES ) ) || ( xCoreID == tskNO_AFFINITY ) );
 
         #if ( configASSERT_DEFINED == 1 )
             {
@@ -726,13 +726,12 @@ static BaseType_t prvCheckForYieldUsingPrioritySMP( UBaseType_t uxTaskPriority,
             }
         #endif /* configASSERT_DEFINED */
 
-
-        if( ( pxTaskBuffer != NULL ) && ( pxStackBuffer != NULL ) )
+        if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
         {
             /* The memory used for the task's TCB and stack are passed into this
              * function - use them. */
             pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
-            pxNewTCB->pxStack = ( StackType_t * ) pxStackBuffer;
+            pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 
             #if ( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
                 {
@@ -742,7 +741,7 @@ static BaseType_t prvCheckForYieldUsingPrioritySMP( UBaseType_t uxTaskPriority,
                 }
             #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */
 
-            prvInitialiseNewTask( pvTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL, xCoreID );
+            prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL, xCoreID );
             prvAddNewTaskToReadyList( pxNewTCB );
         }
         else
@@ -857,13 +856,13 @@ static BaseType_t prvCheckForYieldUsingPrioritySMP( UBaseType_t uxTaskPriority,
 
 #if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
 
-    BaseType_t xTaskCreatePinnedToCore( TaskFunction_t pvTaskCode,
-                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
-                            const uint32_t usStackDepth,
-                            void * const pvParameters,
-                            UBaseType_t uxPriority,
-                            TaskHandle_t * const pvCreatedTask,
-                            const BaseType_t xCoreID)
+    BaseType_t xTaskCreatePinnedToCore( TaskFunction_t pxTaskCode,
+                                        const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
+                                        const configSTACK_DEPTH_TYPE usStackDepth,
+                                        void * const pvParameters,
+                                        UBaseType_t uxPriority,
+                                        TaskHandle_t * const pxCreatedTask,
+                                        const BaseType_t xCoreID)
     {
         TCB_t * pxNewTCB;
         BaseType_t xReturn;
@@ -934,7 +933,7 @@ static BaseType_t prvCheckForYieldUsingPrioritySMP( UBaseType_t uxTaskPriority,
                 }
             #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */
 
-            prvInitialiseNewTask( pvTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pvCreatedTask, pxNewTCB, NULL, xCoreID );
+            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL, xCoreID );
             prvAddNewTaskToReadyList( pxNewTCB );
             xReturn = pdPASS;
         }
@@ -962,8 +961,10 @@ static void prvInitialiseNewTask( TaskFunction_t pxTaskCode,
     StackType_t * pxTopOfStack;
     UBaseType_t x;
 
-    #if (configNUM_CORES < 2)
-    xCoreID = 0;
+    #if ( configNUM_CORES == 1 )
+    {
+        xCoreID = 0;
+    }
     #endif
 
     #if ( portUSING_MPU_WRAPPERS == 1 )
@@ -1524,11 +1525,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
                                 const TickType_t xTimeIncrement )
     {
         TickType_t xTimeToWake;
-#ifdef ESP_PLATFORM
-        BaseType_t xShouldDelay = pdFALSE;
-#else
         BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
-#endif // ESP_PLATFORM
 
         configASSERT( pxPreviousWakeTime );
         configASSERT( ( xTimeIncrement > 0U ) );
@@ -1596,15 +1593,13 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
         }
 #ifdef ESP_PLATFORM // IDF-3755
         taskEXIT_CRITICAL( &xKernelLock );
+        xAlreadyYielded = pdFALSE;
 #else
         xAlreadyYielded = xTaskResumeAll();
 #endif // ESP_PLATFORM
 
         /* Force a reschedule if xTaskResumeAll has not already done so, we may
          * have put ourselves to sleep. */
-#ifdef ESP_PLATFORM
-        portYIELD_WITHIN_API();
-#else
         if( xAlreadyYielded == pdFALSE )
         {
             portYIELD_WITHIN_API();
@@ -1613,7 +1608,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
         {
             mtCOVERAGE_TEST_MARKER();
         }
-#endif // ESP_PLATFORM
+
         return xShouldDelay;
     }
 
@@ -1624,6 +1619,8 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
 
     void vTaskDelay( const TickType_t xTicksToDelay )
     {
+        BaseType_t xAlreadyYielded = pdFALSE;
+
         /* A delay time of zero just forces a reschedule. */
         if( xTicksToDelay > ( TickType_t ) 0U )
         {
@@ -1647,6 +1644,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
             }
 #ifdef ESP_PLATFORM // IDF-3755
             taskEXIT_CRITICAL( &xKernelLock );
+            xAlreadyYielded = pdFALSE;
 #else
             xAlreadyYielded = xTaskResumeAll();
 #endif // ESP_PLATFORM
@@ -1656,8 +1654,16 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
             mtCOVERAGE_TEST_MARKER();
         }
 
-        /* Force a reschedule, we may have put ourselves to sleep. */
-        portYIELD_WITHIN_API();
+        /* Force a reschedule if xTaskResumeAll has not already done so, we may
+         * have put ourselves to sleep. */
+        if( xAlreadyYielded == pdFALSE )
+        {
+            portYIELD_WITHIN_API();
+        }
+        else
+        {
+            mtCOVERAGE_TEST_MARKER();
+        }
     }
 
 #endif /* INCLUDE_vTaskDelay */
@@ -2133,8 +2139,12 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
         if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
         {
             /* Has the task already been resumed from within an ISR? */
-            if( listIS_CONTAINED_WITHIN( &xPendingReadyList[xPortGetCoreID()], &( pxTCB->xEventListItem )) == pdFALSE &&
-                listIS_CONTAINED_WITHIN( &xPendingReadyList[!xPortGetCoreID()], &( pxTCB->xEventListItem ))  == pdFALSE )
+            #if ( configNUM_CORES > 1 )
+                if(    ( listIS_CONTAINED_WITHIN( &xPendingReadyList[ 0 ], &( pxTCB->xEventListItem ) ) == pdFALSE )
+                    && ( listIS_CONTAINED_WITHIN( &xPendingReadyList[ 1 ], &( pxTCB->xEventListItem ) ) == pdFALSE ) )
+            #else
+                if( listIS_CONTAINED_WITHIN( &xPendingReadyList[ 0 ], &( pxTCB->xEventListItem ) ) == pdFALSE )
+            #endif
             {
                 /* Is it in the suspended list because it is in the Suspended
                  * state, or because is is blocked with no timeout? */
@@ -2251,6 +2261,7 @@ static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
                 traceTASK_RESUME_FROM_ISR( pxTCB );
 
                 /* Check the ready lists can be accessed. */
+                /* Known issue IDF-5856. We also need to check if the other core is suspended */
                 if( uxSchedulerSuspended[ xPortGetCoreID() ] == ( UBaseType_t ) pdFALSE )
                 {
                     /* Ready lists can be accessed so move the task from the
@@ -2299,7 +2310,7 @@ void vTaskStartScheduler( void )
 
 #ifdef ESP_PLATFORM
     /* Create an IDLE task for each core */
-    for(BaseType_t xCoreID = 0; xCoreID < configNUM_CORES; xCoreID++)
+    for( BaseType_t xCoreID = 0; xCoreID < configNUM_CORES; xCoreID++ )
 #endif //ESP_PLATFORM
     /* Add the idle task at the lowest priority. */
     #if ( configSUPPORT_STATIC_ALLOCATION == 1 )
@@ -2449,12 +2460,12 @@ void vTaskSuspendAll( void )
      * BaseType_t.  Please read Richard Barry's reply in the following link to a
      * post in the FreeRTOS support forum before reporting this as a bug! -
      * https://goo.gl/wu4acr */
-#ifdef ESP_PLATFORM
-    /* For SMP, although each core has their own uxSchedulerSuspended, we still
-     * need to disable interrupts or enter a critical section when accessing. */
-    unsigned state;
-    state = portSET_INTERRUPT_MASK_FROM_ISR();
-#endif
+
+    #if ( configNUM_CORES > 1 )
+        /* For SMP, although each core has their own uxSchedulerSuspended, we still
+         * need enter a critical section when accessing. */
+        taskENTER_CRITICAL( &xKernelLock );
+    #endif
 
     /* portSOFRWARE_BARRIER() is only implemented for emulated/simulated ports that
      * do not otherwise exhibit real time behaviour. */
@@ -2468,9 +2479,9 @@ void vTaskSuspendAll( void )
      * the above increment elsewhere. */
     portMEMORY_BARRIER();
 
-#ifdef ESP_PLATFORM
-    portCLEAR_INTERRUPT_MASK_FROM_ISR( state );
-#endif
+    #if ( configNUM_CORES > 1 )
+        taskEXIT_CRITICAL( &xKernelLock );
+    #endif
 }
 /*----------------------------------------------------------*/
 
@@ -2558,12 +2569,9 @@ BaseType_t xTaskResumeAll( void )
      * tasks from this list into their appropriate ready list. */
     taskENTER_CRITICAL( &xKernelLock );
     {
-#ifdef ESP_PLATFORM
         /* Minor optimization. Core ID can't change while inside a critical section */
         BaseType_t xCoreID = xPortGetCoreID();
-#else
-        BaseType_t xCoreID = 0;
-#endif
+
         --uxSchedulerSuspended[ xCoreID ];
 
         if( uxSchedulerSuspended[ xCoreID ] == ( UBaseType_t ) pdFALSE )
@@ -2606,11 +2614,9 @@ BaseType_t xTaskResumeAll( void )
                  * they should be processed now.  This ensures the tick count does
                  * not  slip, and that any delayed tasks are resumed at the correct
                  * time. */
-#ifdef ESP_PLATFORM
                 /* Core 0 is solely responsible for managing tick count, thus it
                  * must be the only core to unwind the pended ticks */
                 if ( xCoreID == 0 )
-#endif
                 {
                     TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 
@@ -2668,7 +2674,12 @@ TickType_t xTaskGetTickCount( void )
 {
     TickType_t xTicks;
 
-    xTicks = xTickCount;
+    /* Critical section required if running on a 16 bit processor. */
+    portTICK_TYPE_ENTER_CRITICAL();
+    {
+        xTicks = xTickCount;
+    }
+    portTICK_TYPE_EXIT_CRITICAL();
 
     return xTicks;
 }
@@ -2677,7 +2688,6 @@ TickType_t xTaskGetTickCount( void )
 TickType_t xTaskGetTickCountFromISR( void )
 {
     TickType_t xReturn;
-    UBaseType_t uxSavedInterruptStatus;
 
     /* RTOS ports that support interrupt nesting have the concept of a maximum
      * system call (or maximum API call) interrupt priority.  Interrupts that are
@@ -2695,11 +2705,21 @@ TickType_t xTaskGetTickCountFromISR( void )
      * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
     portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 
-    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
+    #if ( configNUM_CORES > 1 )
+        /* We need a critical section here as we are about to access kernel data structures */
+        taskENTER_CRITICAL_ISR( &xKernelLock );
+    #else
+        UBaseType_t uxSavedInterruptStatus;
+        uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
+    #endif
     {
         xReturn = xTickCount;
     }
-    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
+    #if ( configNUM_CORES > 1 )
+        taskEXIT_CRITICAL_ISR( &xKernelLock );
+    #else
+        portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
+    #endif
 
     return xReturn;
 }
@@ -3470,28 +3490,26 @@ BaseType_t xTaskIncrementTick( void )
     {
         TCB_t * pxTCB;
         TaskHookFunction_t xReturn;
-#ifndef ESP_PLATFORM
-        UBaseType_t uxSavedInterruptStatus;
-#endif
 
         /* If xTask is NULL then set the calling task's hook. */
         pxTCB = prvGetTCBFromHandle( xTask );
 
         /* Save the hook function in the TCB.  A critical section is required as
          * the value can be accessed from an interrupt. */
-#ifdef ESP_PLATFORM
-        taskENTER_CRITICAL_ISR( &xKernelLock );
-#else
-        uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
-#endif
+        #if ( configNUM_CORES > 1 )
+            taskENTER_CRITICAL_ISR( &xKernelLock );
+        #else
+            UBaseType_t uxSavedInterruptStatus;
+            uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
+        #endif
         {
             xReturn = pxTCB->pxTaskTag;
         }
-#ifdef ESP_PLATFORM
-        taskEXIT_CRITICAL_ISR( &xKernelLock );
-#else
-        portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
-#endif
+        #if ( configNUM_CORES > 1 )
+            taskEXIT_CRITICAL_ISR( &xKernelLock );
+        #else
+            portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
+        #endif
 
         return xReturn;
     }
@@ -4079,6 +4097,7 @@ BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
              * around and gone past again. This passed since vTaskSetTimeout()
              * was called. */
             xReturn = pdTRUE;
+            *pxTicksToWait = ( TickType_t ) 0;
         }
         else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
         {
@@ -4089,7 +4108,7 @@ BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut,
         }
         else
         {
-            *pxTicksToWait = 0;
+            *pxTicksToWait = ( TickType_t ) 0;
             xReturn = pdTRUE;
         }
     }
@@ -4526,9 +4545,8 @@ static void prvCheckTasksWaitingTermination( void )
         pxTaskStatus->uxCurrentPriority = pxTCB->uxPriority;
         pxTaskStatus->pxStackBase = pxTCB->pxStack;
         pxTaskStatus->xTaskNumber = pxTCB->uxTCBNumber;
-
         #if ( configTASKLIST_INCLUDE_COREID == 1 )
-        pxTaskStatus->xCoreID = pxTCB->xCoreID;
+            pxTaskStatus->xCoreID = pxTCB->xCoreID;
         #endif /* configTASKLIST_INCLUDE_COREID */
 
         #if ( configUSE_MUTEXES == 1 )
@@ -4907,6 +4925,7 @@ static void prvResetNextTaskUnblockTime( void )
         BaseType_t xReturn;
         unsigned state;
 
+        /* Known issue. This should use critical sections. See IDF-5889 */
         state = portSET_INTERRUPT_MASK_FROM_ISR();
         if( xSchedulerRunning == pdFALSE )
         {
@@ -5541,13 +5560,17 @@ static void prvResetNextTaskUnblockTime( void )
 TickType_t uxTaskResetEventItemValue( void )
 {
     TickType_t uxReturn;
+    TCB_t *pxCurTCB;
 
     taskENTER_CRITICAL( &xKernelLock );
-    uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB[ xPortGetCoreID() ]->xEventListItem ) );
+    pxCurTCB = pxCurrentTCB[ xPortGetCoreID() ];
+
+    uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurTCB->xEventListItem ) );
 
     /* Reset the event list item to its normal value - so it can be used with
      * queues and semaphores. */
-    listSET_LIST_ITEM_VALUE( &( pxCurrentTCB[ xPortGetCoreID() ]->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB[ xPortGetCoreID() ]->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
+    listSET_LIST_ITEM_VALUE( &( pxCurTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
+
     taskEXIT_CRITICAL( &xKernelLock );
 
     return uxReturn;
@@ -6189,13 +6212,15 @@ static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
     const TickType_t xConstTickCount = xTickCount;
     BaseType_t xCurCoreID = xPortGetCoreID();
 
-    if( ( configNUM_CORES > 1 ) && listIS_CONTAINED_WITHIN( &xTasksWaitingTermination, &( pxCurrentTCB[ xCurCoreID ]->xStateListItem ) ) )
-    {
-        /* vTaskDelete() has been called to delete this task. This would have happened from the other core while this task was spinning on xTaskQueueMutex,
-           so don't move the running task to the delayed list - as soon as this core re-enables interrupts this task will
-           be suspended permanently */
-        return;
-    }
+    #if ( configNUM_CORES > 1 )
+        if( listIS_CONTAINED_WITHIN( &xTasksWaitingTermination, &( pxCurrentTCB[ xCurCoreID ]->xStateListItem ) ) == pdTRUE )
+        {
+            /* vTaskDelete() has been called to delete this task. This would have happened from the other core while this task was spinning on xTaskQueueMutex,
+               so don't move the running task to the delayed list - as soon as this core re-enables interrupts this task will
+               be suspended permanently. Todo: IDF-5844. */
+            return;
+        }
+    #endif
 
     #if ( INCLUDE_xTaskAbortDelay == 1 )
         {

From 7e49d67badd3eb4ef2c3404f38bdf0d9ce600660 Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Mon, 19 Sep 2022 23:35:25 +0800
Subject: [PATCH 491/665] freertos: Move some port functions into flash by
 default

This commit places some functions in port.c and port_common.c into flash by
default. These functions are mostly called once during startup, thus shouldn't
affect applications much when placed into flash instead of the default IRAM.
---
 components/freertos/linker.lf | 9 ++++++++-
 1 file changed, 8 insertions(+), 1 deletion(-)

diff --git a/components/freertos/linker.lf b/components/freertos/linker.lf
index 173a62af78..1c27b25384 100644
--- a/components/freertos/linker.lf
+++ b/components/freertos/linker.lf
@@ -127,7 +127,14 @@ entries:
             queue: uxQueueGetQueueNumber (default)
             queue: vQueueSetQueueNumber (default)
             queue: ucQueueGetQueueType (default)
-    port_common:main_task (default)
+    # port.c Functions
     port: esp_startup_start_app (default)
     if ESP_SYSTEM_SINGLE_CORE_MODE = n:
         port: esp_startup_start_app_other_cores (default)
+    # port_common.c Functions
+    port_common:main_task (default)
+    port_common:esp_startup_start_app_common (default)
+    port_common:vApplicationGetIdleTaskMemory (default)
+    port_common:vApplicationGetTimerTaskMemory (default)
+    if FREERTOS_UNICORE = n:
+        port_common:other_cpu_startup_idle_hook_cb (default)

From f42eed949118793a7cef378927ed1f76d8b03e45 Mon Sep 17 00:00:00 2001
From: zwl <zhaoweiliang@espressif.com>
Date: Mon, 19 Sep 2022 21:32:54 +0800
Subject: [PATCH 492/665] fixed ble can't enter light sleep

---
 components/bt/controller/esp32c2/bt.c | 1 +
 1 file changed, 1 insertion(+)

diff --git a/components/bt/controller/esp32c2/bt.c b/components/bt/controller/esp32c2/bt.c
index fe9400f909..a36d72b6b2 100644
--- a/components/bt/controller/esp32c2/bt.c
+++ b/components/bt/controller/esp32c2/bt.c
@@ -550,6 +550,7 @@ void controller_sleep_deinit(void)
 #ifdef CONFIG_PM_ENABLE
 #ifdef CONFIG_BT_LE_WAKEUP_SOURCE_BLE_RTC_TIMER
     r_ble_rtc_wake_up_state_clr();
+    esp_sleep_disable_bt_wakeup();
 #endif
     esp_sleep_pd_config(ESP_PD_DOMAIN_XTAL, ESP_PD_OPTION_AUTO);
 

From b5b1a1f31d71d26377e410294ced9bea2eb96c0a Mon Sep 17 00:00:00 2001
From: jgujarathi <jash.gujarathi@espressif.com>
Date: Tue, 13 Sep 2022 12:02:21 +0530
Subject: [PATCH 493/665] esp-wifi : Adds the status connected for station,
 when the station is already connected to the ap of the same bss- wifi-4785

---
 components/esp_wifi/lib | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/esp_wifi/lib b/components/esp_wifi/lib
index 4a6d15c134..9c8dbff7bf 160000
--- a/components/esp_wifi/lib
+++ b/components/esp_wifi/lib
@@ -1 +1 @@
-Subproject commit 4a6d15c134f162876951e068fd706a54563b6d9c
+Subproject commit 9c8dbff7bfe6b8ab5621527584bb4eb1c720dc2f

From 9e44dde2cd8b1c31ab8af97978e670732d3bcbca Mon Sep 17 00:00:00 2001
From: jgujarathi <jash.gujarathi@espressif.com>
Date: Mon, 19 Sep 2022 09:45:31 +0530
Subject: [PATCH 494/665] esp_wifi : updated the wifi lib to fix the printf
 issue on esp32c2

---
 components/esp_wifi/lib | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/esp_wifi/lib b/components/esp_wifi/lib
index 9c8dbff7bf..c327dc40f2 160000
--- a/components/esp_wifi/lib
+++ b/components/esp_wifi/lib
@@ -1 +1 @@
-Subproject commit 9c8dbff7bfe6b8ab5621527584bb4eb1c720dc2f
+Subproject commit c327dc40f2fa708c0b0c535465a08496ff92eed2

From aca27c8db23a3afb4e65de0f8e38e6b17f2262d4 Mon Sep 17 00:00:00 2001
From: "harshal.patil" <harshal.patil@espressif.com>
Date: Tue, 13 Sep 2022 14:07:14 +0530
Subject: [PATCH 495/665] parttool: fix extra_partition_subtypes attribute
 parsing

---
 components/partition_table/gen_extra_subtypes_inc.py | 2 +-
 components/partition_table/parttool.py               | 2 +-
 2 files changed, 2 insertions(+), 2 deletions(-)

diff --git a/components/partition_table/gen_extra_subtypes_inc.py b/components/partition_table/gen_extra_subtypes_inc.py
index 1bc62734fb..45e4751a47 100755
--- a/components/partition_table/gen_extra_subtypes_inc.py
+++ b/components/partition_table/gen_extra_subtypes_inc.py
@@ -14,7 +14,7 @@ def gen_header_file(path: str, subtypes: str) -> None:
             f.write('/*\n\t' + PARTTOOL_USAGE + '\n\t')
             f.write('--extra-partition-subtypes ')
             for line_no in subtypes:
-                f.write(line_no + ' ')
+                f.write(f'"{line_no}" ')
             f.write('\n*/\n\n')
         f.write('#pragma once\n\n')
         for line_no in subtypes:
diff --git a/components/partition_table/parttool.py b/components/partition_table/parttool.py
index 847d4bc0a9..3c30d850cc 100755
--- a/components/partition_table/parttool.py
+++ b/components/partition_table/parttool.py
@@ -252,6 +252,7 @@ def main():
                                            using the same fallback logic as the IDF bootloader', action='store_true')
 
     partition_selection_parser.add_argument('--partition-subtype', '-s', help='subtype of the partition')
+    partition_selection_parser.add_argument('--extra-partition-subtypes', help='Extra partition subtype entries', nargs='*')
 
     subparsers = parser.add_subparsers(dest='operation', help='run parttool -h for additional help')
 
@@ -270,7 +271,6 @@ def main():
     print_partition_info_subparser.add_argument('--info', help='type of partition information to get',
                                                 choices=['name', 'type', 'subtype', 'offset', 'size', 'encrypted'], default=['offset', 'size'], nargs='+')
     print_partition_info_subparser.add_argument('--part_list', help='Get a list of partitions suitable for a given type', action='store_true')
-    print_partition_info_subparser.add_argument('--extra-partition-subtypes', help='Extra partition subtype entries', nargs='*')
 
     args = parser.parse_args()
     quiet = args.quiet

From b95decd465309bc01994003cbe50ed35ca714fb5 Mon Sep 17 00:00:00 2001
From: "harshal.patil" <harshal.patil@espressif.com>
Date: Thu, 15 Sep 2022 19:03:11 +0530
Subject: [PATCH 496/665] parttool: added tests to check the external interface
 (parsing) of the parttool commands The existing tests detect errors in the
 internal interface (eg. parttool read-write functions) and did not check for
 any possible breakages in the args parsing of the parttool commands.

---
 .../storage/parttool/partitions_example.csv   |  1 +
 .../parttool/pytest_parttool_example.py       | 19 +++++++++++++++++++
 2 files changed, 20 insertions(+)

diff --git a/examples/storage/parttool/partitions_example.csv b/examples/storage/parttool/partitions_example.csv
index d39fab4bb2..6c09529c47 100644
--- a/examples/storage/parttool/partitions_example.csv
+++ b/examples/storage/parttool/partitions_example.csv
@@ -3,4 +3,5 @@
 nvs,      data, nvs,     0x9000,  0x6000,
 phy_init, data, phy,     0xf000,  0x1000,
 factory,  app,  factory, 0x10000, 1M,
+custom,   data, nvs,     ,        0x1000,
 storage,  data, spiffs,  ,        0x10000,
diff --git a/examples/storage/parttool/pytest_parttool_example.py b/examples/storage/parttool/pytest_parttool_example.py
index a53ba47103..9f984cfc1a 100644
--- a/examples/storage/parttool/pytest_parttool_example.py
+++ b/examples/storage/parttool/pytest_parttool_example.py
@@ -26,3 +26,22 @@ def test_examples_parttool(dut: Dut) -> None:
     script_path = os.path.join(idf_path, 'examples', 'storage', 'parttool', 'parttool_example.py')
     binary_path = os.path.join(dut.app.binary_path, 'parttool.bin')
     subprocess.check_call([sys.executable, script_path, '--binary', binary_path, '--port', dut.serial.port])
+
+    # following tests check the external interface (parsing) of the parttool commands
+    with open('custom.bin', 'wb') as f:
+        f.write(b'0' * 1024 * 4)
+
+    PARTTOOL = os.path.join(idf_path, 'components', 'partition_table', 'parttool.py')
+    BASE_CMD = [sys.executable, PARTTOOL, '--port', dut.serial.port]
+
+    cmds = ['read_partition --partition-type=data --partition-subtype=nvs --output custom1.bin',
+            'erase_partition --partition-name=custom',
+            'write_partition --partition-name=custom --input custom.bin',
+            'get_partition_info --partition-boot-default --info size']
+
+    for cmd in cmds:
+        subprocess.check_call(BASE_CMD + cmd.split())
+
+    clean_files = ['custom.bin', 'custom1.bin']
+    for clean_file in clean_files:
+        os.unlink(clean_file)

From d12351f7a6e973aa6b08640d2e833d7442b48d0e Mon Sep 17 00:00:00 2001
From: Shreyas Sheth <shreyas.sheth@espressif.com>
Date: Tue, 20 Sep 2022 10:49:48 +0530
Subject: [PATCH 497/665] esp_wifi: bugfix wps connect to open AP

Set Mac address in correct field
---
 components/wpa_supplicant/esp_supplicant/src/esp_wps.c | 1 +
 1 file changed, 1 insertion(+)

diff --git a/components/wpa_supplicant/esp_supplicant/src/esp_wps.c b/components/wpa_supplicant/esp_supplicant/src/esp_wps.c
index 40b08a343f..23a2dfade7 100644
--- a/components/wpa_supplicant/esp_supplicant/src/esp_wps.c
+++ b/components/wpa_supplicant/esp_supplicant/src/esp_wps.c
@@ -1404,6 +1404,7 @@ wifi_station_wps_init(void)
     sm = gWpsSm;
 
     esp_wifi_get_macaddr_internal(WIFI_IF_STA, sm->ownaddr);
+    os_memcpy(gWpaSm.own_addr, sm->ownaddr, ETH_ALEN);
 
     sm->identity_len = WSC_ID_ENROLLEE_LEN;
     os_memcpy(sm->identity, WSC_ID_ENROLLEE, sm->identity_len);

From 16c8a369e6eae32657355d03e835cf179b9c1b98 Mon Sep 17 00:00:00 2001
From: zwl <zhaoweiliang@espressif.com>
Date: Mon, 19 Sep 2022 21:40:12 +0800
Subject: [PATCH 498/665] fixed wifi can't be connected after enable bt sleep
 mode

---
 components/bt/controller/esp32c2/bt.c | 30 ++++++++++++++++++++-------
 1 file changed, 22 insertions(+), 8 deletions(-)

diff --git a/components/bt/controller/esp32c2/bt.c b/components/bt/controller/esp32c2/bt.c
index a36d72b6b2..1b42a55ffa 100644
--- a/components/bt/controller/esp32c2/bt.c
+++ b/components/bt/controller/esp32c2/bt.c
@@ -171,6 +171,8 @@ static DRAM_ATTR bool s_btdm_allow_light_sleep;
 // pm_lock to prevent light sleep when using main crystal as Bluetooth low power clock
 static DRAM_ATTR esp_pm_lock_handle_t s_light_sleep_pm_lock;
 #define BTDM_MIN_TIMER_UNCERTAINTY_US      (200)
+#else
+static bool s_bt_phy_enabled = false;
 #endif /* #ifdef CONFIG_PM_ENABLE */
 
 #ifdef CONFIG_BT_LE_WAKEUP_SOURCE_BLE_RTC_TIMER
@@ -431,7 +433,8 @@ IRAM_ATTR void controller_sleep_cb(uint32_t enable_tick, void *arg)
         esp_pm_lock_release(s_pm_lock);
         s_pm_lock_acquired = false;
     }
-
+#else
+    s_bt_phy_enabled = false;
 #endif // CONFIG_PM_ENABLE
 }
 
@@ -445,6 +448,8 @@ IRAM_ATTR void controller_wakeup_cb(void *arg)
         s_pm_lock_acquired = true;
         esp_pm_lock_acquire(s_pm_lock);
     }
+#else
+    s_bt_phy_enabled = true;
 #endif //CONFIG_PM_ENABLE
 }
 
@@ -468,6 +473,8 @@ void controller_sleep_init(void)
 
 #ifdef CONFIG_PM_ENABLE
     s_btdm_allow_light_sleep = false;
+#else
+    s_bt_phy_enabled = true;
 #endif // CONFIG_PM_ENABLE
 
 #ifdef CONFIG_BT_LE_SLEEP_ENABLE
@@ -556,13 +563,13 @@ void controller_sleep_deinit(void)
 
     /*lock should release first and then delete*/
     if (s_pm_lock_acquired) {
-        if(s_light_sleep_pm_lock != NULL)
-	    esp_pm_lock_release(s_light_sleep_pm_lock);
-	}
+        if (s_light_sleep_pm_lock != NULL) {
+            esp_pm_lock_release(s_light_sleep_pm_lock);
+        }
 
-        if(s_pm_lock != NULL) {
+        if (s_pm_lock != NULL) {
             esp_pm_lock_release(s_pm_lock);
-	}
+        }
         s_pm_lock_acquired = false;
     }
 
@@ -583,7 +590,15 @@ void controller_sleep_deinit(void)
         s_btdm_slp_tmr = NULL;
     }
 #endif
-    s_pm_lock_acquired = false;
+    if (s_pm_lock_acquired) {
+        esp_phy_disable();
+        s_pm_lock_acquired = false;
+    }
+#else
+    if (s_bt_phy_enabled) {
+        esp_phy_disable();
+        s_bt_phy_enabled = false;
+    }
 #endif
 
 }
@@ -732,7 +747,6 @@ esp_err_t esp_bt_controller_deinit(void)
 
     npl_freertos_mempool_deinit();
 
-    esp_phy_disable();
     esp_phy_pd_mem_deinit();
 
     ble_controller_status = ESP_BT_CONTROLLER_STATUS_IDLE;

From fa42826c4cddeb537a2e47e7ccb8252f543f6a4a Mon Sep 17 00:00:00 2001
From: Isha Pardikar <isha.pardikar@espressif.com>
Date: Tue, 20 Sep 2022 14:15:50 +0530
Subject: [PATCH 499/665] NimBLE: Fixed README file for BLE PHY prph example

---
 examples/bluetooth/nimble/ble_phy/phy_prph/README.md | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/examples/bluetooth/nimble/ble_phy/phy_prph/README.md b/examples/bluetooth/nimble/ble_phy/phy_prph/README.md
index 4438e147e8..562f185257 100644
--- a/examples/bluetooth/nimble/ble_phy/phy_prph/README.md
+++ b/examples/bluetooth/nimble/ble_phy/phy_prph/README.md
@@ -13,7 +13,7 @@ This example performs below functionalities:
 
 This example aims at understanding how to establish connections on preferred PHY and changing LE PHY once the connection is established.
 
-To test this demo, use any BLE GATT server app that advertises support for the LE PHY service (0xABF2) and includes it in the GATT database. Also make sure device supports extended advertising.
+To test this demo, use any BLE GATT client app that supports extended advertising.
 
 Note :
 

From 188c21319d241c7abf931d8639a6fb1c4ca3089b Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Mon, 19 Sep 2022 19:17:51 +0800
Subject: [PATCH 500/665] freertos: Add test reorganization README.md and
 portTestMacro.h

This commit adds a README.md containing guidelines on how to refactor the
FreeRTOS unit tests for upstreaming. A portTestMacro.h header was also added
which contains port implementation specific macros used by the test cases.
---
 components/freertos/test/CMakeLists.txt       |  5 +-
 .../freertos/test/integration/README.md       | 73 +++++++++++++++++++
 .../freertos/test/integration/portTestMacro.h | 13 ++++
 3 files changed, 90 insertions(+), 1 deletion(-)
 create mode 100644 components/freertos/test/integration/README.md
 create mode 100644 components/freertos/test/integration/portTestMacro.h

diff --git a/components/freertos/test/CMakeLists.txt b/components/freertos/test/CMakeLists.txt
index 6e81913af4..f7958de644 100644
--- a/components/freertos/test/CMakeLists.txt
+++ b/components/freertos/test/CMakeLists.txt
@@ -1,3 +1,6 @@
+# For refactored FreeRTOS unit tests, we need to support #include "xxx.h" of FreeRTOS headers
+idf_component_get_property(FREERTOS_ORIG_INCLUDE_PATH freertos ORIG_INCLUDE_PATH)
+
 idf_component_register(SRC_DIRS integration/event_groups
                                 integration/queue
                                 integration/stream_buffer
@@ -6,6 +9,6 @@ idf_component_register(SRC_DIRS integration/event_groups
                                 miscellaneous
                                 performance
                                 port
-                       PRIV_INCLUDE_DIRS .
+                       PRIV_INCLUDE_DIRS . ./integration "${FREERTOS_ORIG_INCLUDE_PATH}"
                        PRIV_REQUIRES cmock test_utils esp_system driver esp_timer)
 target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/components/freertos/test/integration/README.md b/components/freertos/test/integration/README.md
new file mode 100644
index 0000000000..6eabb0d7d8
--- /dev/null
+++ b/components/freertos/test/integration/README.md
@@ -0,0 +1,73 @@
+# FreeRTOS Tests Guidelines
+
+The FreeRTOS tests are currently being refactored/reorganized with the goal of being upstreamed. This document describes the set of guidelines to which the tests are refactored/reorganized according to.
+
+## Unity Port
+
+These test cases assume that the FreeRTOS port has also ported the [Unity Test Framework](https://github.com/ThrowTheSwitch/Unity). Because each FreeRTOS test case will require the scheduler to be started, the way that each test case is invoked will differ form regular Unity ports.
+
+Regular Unity ports will assume that the `main()` function invokes each test using the `RUN_TEST()` macro. However, these test cases assume the following about the Unity port:
+
+- Each test case is invoked from a `UnityTask` instead of `main()`. Thus each test case is run from the context of the `UnityTask`.
+  - The `UnityTask` is created using `xTaskCreate...()` (and pinned to core 0 if SMP) from the port's startup (i.e., `main()`)
+  - The port's startup (i.e., `main()`) should also start the scheduler using `vTaskStartScheduler()`
+  - Note that this is similar to the startup of most FreeRTOS Demos.
+- Each test case is defined using the `TEST_CASE(name, ...)` macro. The `VA_ARGS` of the macro allows each port to specify a set of extra arguments (such as test case labels/tags) to be used into their CI pipelines.
+- A `portTestMacro.h` must be provided by each port. This header will contain
+  - Some constants used by test cases such as default task stack sizes (e.g., `configTEST_DEFAULT_STACK_SIZE`)
+  - Some port implementation specific functions/macros required by test cases such as getting current system time (e.g., `portTEST_GET_TIME()`).
+
+## Test Organization
+
+- Test cases are grouped into sub-directories roughly matching the header files of FreeRTOS (e.g., task, queue, semaphore, event groups etc).
+- Each source file should ideally test a particular behavior (e.g., priority scheduling, queue send, scheduler suspend). This should usually result in one test case per behavior, thus one test case per source file
+- Some test case behaviors may depend on configuration (e.g., priority scheduling in single core vs SMP). In such cases
+  - If the affect is small, use an `#if (config... == 1)` to wrap the affected areas
+  - If the affect is large, write a separate test case in a separate source file and wrap the entire test case with `#if (config... == 1)`.
+
+## Test Case Template
+
+Each test case should have the following:
+
+- Test case description describing
+  - Purpose of the test case
+  - Test case procedure
+  - Excepted outcome/behavior of the test case
+- The test case code wrapped in its required `config...` macros
+- The expected outcomes should be tested using the `TEST_ASSERT_...()` macros provided by unity
+
+```c
+// In test_priority_scheduling.c
+
+/*
+Test Priority Scheduling (Single Core)
+
+Purpose:
+    - Test that the single-core scheduler always schedules the highest priority ready task
+Procedure:
+    - Raise the unityTask priority to (configMAX_PRIORITIES - 1)
+    - unityTask creates the following lower priority tasks
+        - task_A (configMAX_PRIORITIES - 2)
+        - task_B (configMAX_PRIORITIES - 3)
+    - UnityTask blocks for a short period of time to allow task_A to run
+    - Clean up and restore unityTask's original priority
+Expected:
+    - task_A should run after unityTask blocks
+    - task_B should never have run
+*/
+#if ( configNUM_CORES == 1 )
+
+static BaseType_t test_static_var = 0;
+
+static void test_static_func(void)
+{
+    ...
+}
+
+TEST_CASE("Tasks: Priority scheduling single core", "[freertos]")
+{
+    ...
+}
+
+#endif /* configNUM_CORES == 1 */
+```
diff --git a/components/freertos/test/integration/portTestMacro.h b/components/freertos/test/integration/portTestMacro.h
new file mode 100644
index 0000000000..42bfb2662c
--- /dev/null
+++ b/components/freertos/test/integration/portTestMacro.h
@@ -0,0 +1,13 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "test_utils.h"
+#include "esp_cpu.h"
+
+#define configTEST_DEFAULT_STACK_SIZE               4096
+#define configTEST_UNITY_TASK_PRIORITY              UNITY_FREERTOS_PRIORITY
+
+#define portTEST_GET_TIME()                         ((UBaseType_t) esp_cpu_get_cycle_count())

From 882515fcef9ae4d668024bf66614291f0910a046 Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Mon, 19 Sep 2022 20:20:19 +0800
Subject: [PATCH 501/665] freertos: Add priority scheduling unit tests

This commit adds a priority scheduling unit test to test that the scheduler
always schedules the highest priority ready state task. Single core and SMP
variants of the test are both added.
---
 .../tasks/test_priority_scheduling.c          |  82 ++++++++++++++
 .../tasks/test_priority_scheduling_smp.c      | 102 ++++++++++++++++++
 2 files changed, 184 insertions(+)
 create mode 100644 components/freertos/test/integration/tasks/test_priority_scheduling.c
 create mode 100644 components/freertos/test/integration/tasks/test_priority_scheduling_smp.c

diff --git a/components/freertos/test/integration/tasks/test_priority_scheduling.c b/components/freertos/test/integration/tasks/test_priority_scheduling.c
new file mode 100644
index 0000000000..a9b7e76fa8
--- /dev/null
+++ b/components/freertos/test/integration/tasks/test_priority_scheduling.c
@@ -0,0 +1,82 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "FreeRTOS.h"
+#include "task.h"
+#include "unity.h"
+#include "portTestMacro.h"
+
+/* ------------------------------------------------------------------------------------------------------------------ */
+
+/*
+Test Priority Scheduling (Single Core)
+
+Purpose:
+    - Test that the single-core scheduler always schedules the highest priority ready task
+Procedure:
+    - Raise the unityTask priority to (configMAX_PRIORITIES - 1)
+    - unityTask creates the following lower priority tasks
+        - task_A (configMAX_PRIORITIES - 2)
+        - task_B (configMAX_PRIORITIES - 3)
+    - UnityTask blocks for a short period of time to allow task_A to run
+    - Clean up and restore unityTask's original priority
+Expected:
+    - task_A should run after unityTask blocks
+    - task_B should never have run
+*/
+
+#if ( configNUM_CORES == 1 )
+
+#define UNITY_TASK_DELAY_TICKS      10
+
+static BaseType_t task_A_ran;
+static BaseType_t task_B_ran;
+
+static void task_A(void *arg)
+{
+    task_A_ran = pdTRUE;
+    /* Keeping spinning to prevent the lower priority task_B from running */
+    while (1) {
+        ;
+    }
+}
+
+static void task_B(void *arg)
+{
+    /* The following should never run due to task_B having a lower priority */
+    task_B_ran = pdTRUE;
+    while (1) {
+        ;
+    }
+}
+
+TEST_CASE("Tasks: Test priority scheduling", "[freertos]")
+{
+    TaskHandle_t task_A_handle;
+    TaskHandle_t task_B_handle;
+    task_A_ran = pdFALSE;
+    task_B_ran = pdFALSE;
+
+    /* Raise the priority of the unityTask */
+    vTaskPrioritySet(NULL, configMAX_PRIORITIES - 1);
+    /* Create task_A and task_B */
+    xTaskCreate(task_A, "task_A", configTEST_DEFAULT_STACK_SIZE, (void *)xTaskGetCurrentTaskHandle(), configMAX_PRIORITIES - 2, &task_A_handle);
+    xTaskCreate(task_B, "task_B", configTEST_DEFAULT_STACK_SIZE, (void *)xTaskGetCurrentTaskHandle(), configMAX_PRIORITIES - 3, &task_B_handle);
+
+    /* Block to allow task_A to be scheduled */
+    vTaskDelay(UNITY_TASK_DELAY_TICKS);
+
+    /* Test that only task_A has run */
+    TEST_ASSERT_EQUAL(pdTRUE, task_A_ran);
+    TEST_ASSERT_EQUAL(pdFALSE, task_B_ran);
+
+    vTaskDelete(task_A_handle);
+    vTaskDelete(task_B_handle);
+    /* Restore the priority of the unityTask */
+    vTaskPrioritySet(NULL, configTEST_UNITY_TASK_PRIORITY);
+}
+
+#endif /* configNUM_CORES == 1 */
diff --git a/components/freertos/test/integration/tasks/test_priority_scheduling_smp.c b/components/freertos/test/integration/tasks/test_priority_scheduling_smp.c
new file mode 100644
index 0000000000..2f4b0cad9a
--- /dev/null
+++ b/components/freertos/test/integration/tasks/test_priority_scheduling_smp.c
@@ -0,0 +1,102 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "sdkconfig.h"
+#include <string.h>
+#include "FreeRTOS.h"
+#include "task.h"
+#include "semphr.h"
+#include "unity.h"
+#include "portTestMacro.h"
+
+/* ------------------------------------------------------------------------------------------------------------------ */
+
+/*
+Test Priority Scheduling SMP
+
+Purpose:
+    - Test that the SMP scheduler always schedules the highest priority ready tasks for each core
+Procedure:
+    - Raise the unityTask priority to (configMAX_PRIORITIES - 1)
+    - unityTask creates the following lower priority tasks for each core
+        - task_A (configMAX_PRIORITIES - 2) for each core
+        - task_B (configMAX_PRIORITIES - 3) for each core
+    - unityTask blocks for a short period of time to allow all of the task_As to run
+    - Clean up and restore unityTask's original priority
+Expected:
+    - All of the task_As should be run by the scheduler
+    - None of the task_Bs should have run
+*/
+
+#if    ( defined( CONFIG_FREERTOS_SMP ) && ( configNUM_CORES > 1 ) && ( configRUN_MULTIPLE_PRIORITIES == 1 ) ) \
+    || ( !defined( CONFIG_FREERTOS_SMP ) && ( configNUM_CORES > 1 ) )
+
+#define UNITY_TASK_DELAY_TICKS      10
+
+static BaseType_t task_A_ran[configNUM_CORES];
+static BaseType_t task_B_ran[configNUM_CORES];
+
+static void task_A(void *arg)
+{
+    BaseType_t task_idx = (BaseType_t) arg;
+    task_A_ran[task_idx] = pdTRUE;
+    /* Keeping spinning to prevent the lower priority task_B from running */
+    while (1) {
+        ;
+    }
+}
+
+static void task_B(void *arg)
+{
+    /* The following should never be run due to task_B having a lower priority */
+    BaseType_t task_idx = (BaseType_t) arg;
+    task_B_ran[task_idx] = pdTRUE;
+    while (1) {
+        ;
+    }
+}
+
+TEST_CASE("Tasks: Test priority scheduling (SMP)", "[freertos]")
+{
+    TaskHandle_t task_A_handles[configNUM_CORES];
+    TaskHandle_t task_B_handles[configNUM_CORES];
+    memset(task_A_ran, pdFALSE, sizeof(task_A_ran));
+    memset(task_B_ran, pdFALSE, sizeof(task_B_ran));
+
+    /* Raise the priority of the unityTask */
+    vTaskPrioritySet(NULL, configMAX_PRIORITIES - 1);
+
+    /* Create task_A for each core */
+    for (UBaseType_t x = 0; x < configNUM_CORES; x++) {
+        xTaskCreate(task_A, "task_A", configTEST_DEFAULT_STACK_SIZE, (void *)x, configMAX_PRIORITIES - 2, &task_A_handles[x]);
+    }
+
+    /* Create task_B for each core */
+    for (UBaseType_t x = 0; x < configNUM_CORES; x++) {
+        xTaskCreate(task_B, "task_B", configTEST_DEFAULT_STACK_SIZE, (void *)x, configMAX_PRIORITIES - 3, &task_B_handles[x]);
+    }
+
+    /* Block to ensure all the task_As to be scheduled */
+    vTaskDelay(UNITY_TASK_DELAY_TICKS);
+
+    /* Check that all the task_As have run, and none of the task_Bs have run */
+    for (UBaseType_t x = 0; x < configNUM_CORES; x++) {
+        TEST_ASSERT_EQUAL(pdTRUE, task_A_ran[x]);
+        TEST_ASSERT_EQUAL(pdFALSE, task_B_ran[x]);
+    }
+
+    /* Cleanup */
+    for (UBaseType_t x = 0; x < configNUM_CORES; x++) {
+        vTaskDelete(task_A_handles[x]);
+        vTaskDelete(task_B_handles[x]);
+    }
+
+    /* Restore the priority of the unityTask */
+    vTaskPrioritySet(NULL, configTEST_UNITY_TASK_PRIORITY);
+}
+
+#endif /*    ( defined( CONFIG_FREERTOS_SMP ) && ( configNUM_CORES > 1 ) && ( configRUN_MULTIPLE_PRIORITIES == 1 ) )
+          || ( !defined( CONFIG_FREERTOS_SMP ) && ( configNUM_CORES > 1 ) ) */

From c126b910b685c24316c2cbb62cdc34c408192196 Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Mon, 19 Sep 2022 20:52:54 +0800
Subject: [PATCH 502/665] freertos: Expand CONFIG_FREERTOS_SMP description

This commit adds more details to the CONFIG_FREERTOS_SMP option's description.
---
 components/freertos/Kconfig | 14 +++++++++++---
 1 file changed, 11 insertions(+), 3 deletions(-)

diff --git a/components/freertos/Kconfig b/components/freertos/Kconfig
index 7927e5cf75..a97e5ad06e 100644
--- a/components/freertos/Kconfig
+++ b/components/freertos/Kconfig
@@ -4,11 +4,19 @@ menu "FreeRTOS"
         # Upstream FreeRTOS configurations go here
 
         config FREERTOS_SMP
-            bool "Run the SMP FreeRTOS kernel instead (FEATURE UNDER DEVELOPMENT)"
+            bool "Run the Amazon SMP FreeRTOS kernel instead (FEATURE UNDER DEVELOPMENT)"
             default  "n"
             help
-                This will cause the FreeRTOS component to compile with the SMP FreeRTOS kernel instead.
-                THIS FEATURE IS UNDER ACTIVE DEVELOPMENT, users use this at their own risk.
+                Amazon has released an SMP version of the FreeRTOS Kernel which can be found via the following link:
+                https://github.com/FreeRTOS/FreeRTOS-Kernel/tree/smp
+
+                IDF has added an experimental port of this SMP kernel located in
+                components/freertos/FreeRTOS-Kernel-SMP. Enabling this option will cause IDF to use the Amazon SMP
+                kernel. Note that THIS FEATURE IS UNDER ACTIVE DEVELOPMENT, users use this at their own risk.
+
+                Leaving this option disabled will mean the IDF FreeRTOS kernel is used instead, which is located in:
+                components/freertos/FreeRTOS-Kernel. Both kernel versions are SMP capable, but differ in
+                their implementation and features.
 
         config FREERTOS_UNICORE
             # Todo: Replace with CONFIG_NUM_CORES (IDF-4986)

From 72b8ff7f8736efcdc23fb27fc9ed5d97fdf6cb45 Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Sun, 28 Aug 2022 17:01:57 +0200
Subject: [PATCH 503/665] cmake: use the ternary generator expressions
 supported since 3.8

Now that the supported CMake version is >=3.16, this code can be
simplified.
---
 components/esptool_py/project_include.cmake | 43 +--------------------
 1 file changed, 2 insertions(+), 41 deletions(-)

diff --git a/components/esptool_py/project_include.cmake b/components/esptool_py/project_include.cmake
index 50c6b74190..9b1bb2568a 100644
--- a/components/esptool_py/project_include.cmake
+++ b/components/esptool_py/project_include.cmake
@@ -323,43 +323,6 @@ function(esptool_py_flash_target_image target_name image_name offset image)
     endif()
 endfunction()
 
-# Use this function to generate a ternary expression that will be evaluated.
-# - retexpr is the expression returned by the function
-# - condition is the expression evaluated to a boolean
-# - condtrue is the expression to evaluate if condition is true
-# - condfalse is the expression to evaluate if condition is false
-# This function can be summarized as:
-#   retexpr = condition ? condtrue : condfalse
-function(if_expr_generator retexpr condition condtrue condfalse)
-    # CMake version 3.8 and above provide a ternary operator for expression
-    # generator. For version under, we must simulate this behaviour
-    if(${CMAKE_VERSION} VERSION_LESS "3.8.0")
-
-        # If condtrue is not empty, then we have to do something in case the
-        # condition is true. Generate the expression that will be used in that
-        # case
-        if(condtrue)
-            set(iftrue "$<${condition}:${condtrue}>")
-        endif()
-
-        # Same for condfalse. If it is empty, it is useless to create an
-        # expression that will be evaluated later
-        if(condfalse)
-            set(iffalse "$<$<NOT:${condition}>:${condfalse}>")
-        endif()
-
-        # Concatenate the previously generated expressions. If one of them was
-        # not initialized (because of empty condtrue/condfalse) it will be
-        # replaced by an empty string
-        set(${retexpr} "${iftrue}${iffalse}" PARENT_SCOPE)
-
-    else()
-        # CMake 3.8 and above implement what we want, making the expression
-        # simpler
-        set(${retexpr} "$<IF:${condition},${condtrue},${condfalse}>" PARENT_SCOPE)
-    endif()
-endfunction()
-
 
 function(esptool_py_flash_target target_name main_args sub_args)
     set(single_value OFFSET IMAGE) # template file to use to be able to
@@ -442,8 +405,7 @@ $<JOIN:$<TARGET_PROPERTY:${target_name},IMAGES>,\n>")
 encrypted-${target_name},NON_ENCRYPTED_IMAGES>>")
 
         # Prepare esptool arguments (--encrypt or --encrypt-files)
-        if_expr_generator(if_non_enc_expr ${has_non_encrypted_images}
-                          "" "--encrypt")
+        set(if_non_enc_expr "$<IF:${has_non_encrypted_images},,--encrypt>")
         set_target_properties(encrypted-${target_name} PROPERTIES SUB_ARGS
                              "${sub_args}; ${if_non_enc_expr}")
 
@@ -455,8 +417,7 @@ encrypted-${target_name},NON_ENCRYPTED_IMAGES>,\n>")
 
         # Put both lists together, use --encrypted-files if we do also have
         # plain images to flash
-        if_expr_generator(if_enc_expr ${has_non_encrypted_images}
-                          "--encrypt-files\n" "")
+        set(if_enc_expr "$<IF:${has_non_encrypted_images},--encrypt-files\n,>")
         set(flash_args_content "$<JOIN:$<TARGET_PROPERTY:\
 encrypted-${target_name},SUB_ARGS>, >\
 ${non_encrypted_files}\n\

From 237b2ce40c04ba7feb141e56c91fe3a0c25b6926 Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Sun, 28 Aug 2022 17:07:49 +0200
Subject: [PATCH 504/665] cmake: use target_link_options and _directories
 supported since 3.13

Now that the supported CMake version is >=3.16, this code can be
simplified.

The code to deduplicate the directories can be removed since this is
handled by target_link_directories.
---
 components/bt/CMakeLists.txt         | 10 +++++-----
 components/esp_phy/CMakeLists.txt    |  6 +++---
 components/esp_wifi/CMakeLists.txt   |  2 +-
 components/ieee802154/CMakeLists.txt |  2 +-
 tools/cmake/build.cmake              |  3 +--
 tools/cmake/project.cmake            |  8 ++++++--
 tools/cmake/utilities.cmake          | 26 ++++++++++----------------
 7 files changed, 27 insertions(+), 30 deletions(-)

diff --git a/components/bt/CMakeLists.txt b/components/bt/CMakeLists.txt
index 47d99d3cb6..9518f7b66c 100644
--- a/components/bt/CMakeLists.txt
+++ b/components/bt/CMakeLists.txt
@@ -687,17 +687,17 @@ idf_component_register(SRCS "${srcs}"
 if(CONFIG_BT_ENABLED)
     target_compile_options(${COMPONENT_LIB} PRIVATE -Wno-implicit-fallthrough -Wno-unused-const-variable)
     if(CONFIG_IDF_TARGET_ESP32)
-        target_link_libraries(${COMPONENT_LIB} INTERFACE "-L${CMAKE_CURRENT_LIST_DIR}/controller/lib_esp32/esp32")
+        target_link_directories(${COMPONENT_LIB} INTERFACE "${CMAKE_CURRENT_LIST_DIR}/controller/lib_esp32/esp32")
         target_link_libraries(${COMPONENT_LIB} PUBLIC btdm_app)
 
         target_link_libraries(${COMPONENT_LIB} INTERFACE "-u ld_include_hli_vectors_bt")
     elseif(CONFIG_IDF_TARGET_ESP32C3)
-        target_link_libraries(${COMPONENT_LIB} INTERFACE
-                "-L${CMAKE_CURRENT_LIST_DIR}/controller/lib_esp32c3_family/esp32c3")
+        target_link_directories(${COMPONENT_LIB} INTERFACE
+                "${CMAKE_CURRENT_LIST_DIR}/controller/lib_esp32c3_family/esp32c3")
         target_link_libraries(${COMPONENT_LIB} PUBLIC btdm_app)
     elseif(CONFIG_IDF_TARGET_ESP32S3)
-        target_link_libraries(${COMPONENT_LIB} INTERFACE
-                "-L${CMAKE_CURRENT_LIST_DIR}/controller/lib_esp32c3_family/esp32s3")
+        target_link_directories(${COMPONENT_LIB} INTERFACE
+                "${CMAKE_CURRENT_LIST_DIR}/controller/lib_esp32c3_family/esp32s3")
         target_link_libraries(${COMPONENT_LIB} PUBLIC btdm_app)
     elseif(CONFIG_IDF_TARGET_ESP32H2)
         if(CONFIG_IDF_TARGET_ESP32H2_BETA_VERSION_1)
diff --git a/components/esp_phy/CMakeLists.txt b/components/esp_phy/CMakeLists.txt
index 10550e7fd8..cd35c9b460 100644
--- a/components/esp_phy/CMakeLists.txt
+++ b/components/esp_phy/CMakeLists.txt
@@ -39,13 +39,13 @@ idf_component_register(SRCS "${srcs}"
 set(target_name "${idf_target}")
 if(IDF_TARGET STREQUAL "esp32h2")
     if(CONFIG_IDF_TARGET_ESP32H2_BETA_VERSION_2)
-        target_link_libraries(${COMPONENT_LIB} PUBLIC "-L \"${CMAKE_CURRENT_SOURCE_DIR}/lib/${target_name}/rev2\"")
+        target_link_directories(${COMPONENT_LIB} PUBLIC "${CMAKE_CURRENT_SOURCE_DIR}/lib/${target_name}/rev2")
     endif()
     if(CONFIG_IDF_TARGET_ESP32H2_BETA_VERSION_1)
-        target_link_libraries(${COMPONENT_LIB} PUBLIC "-L \"${CMAKE_CURRENT_SOURCE_DIR}/lib/${target_name}/rev1\"")
+        target_link_directories(${COMPONENT_LIB} PUBLIC "${CMAKE_CURRENT_SOURCE_DIR}/lib/${target_name}/rev1")
     endif()
 else()
-    target_link_libraries(${COMPONENT_LIB} PUBLIC "-L \"${CMAKE_CURRENT_SOURCE_DIR}/lib/${target_name}\"")
+    target_link_directories(${COMPONENT_LIB} PUBLIC "${CMAKE_CURRENT_SOURCE_DIR}/lib/${target_name}")
 endif()
 
 # Override functions in PHY lib with the functions in 'phy_override.c'
diff --git a/components/esp_wifi/CMakeLists.txt b/components/esp_wifi/CMakeLists.txt
index 1323d51e3f..5722e0a00c 100644
--- a/components/esp_wifi/CMakeLists.txt
+++ b/components/esp_wifi/CMakeLists.txt
@@ -39,7 +39,7 @@ if(CONFIG_ESP32_WIFI_ENABLED)
     idf_build_get_property(build_dir BUILD_DIR)
 
     set(target_name "${idf_target}")
-    target_link_libraries(${COMPONENT_LIB} PUBLIC "-L \"${CMAKE_CURRENT_SOURCE_DIR}/lib/${target_name}\"")
+    target_link_directories(${COMPONENT_LIB} PUBLIC "${CMAKE_CURRENT_SOURCE_DIR}/lib/${target_name}")
 
     if(link_binary_libs)
         if(CONFIG_IDF_TARGET_ESP32C2)
diff --git a/components/ieee802154/CMakeLists.txt b/components/ieee802154/CMakeLists.txt
index 65f3f1760d..c96b558752 100644
--- a/components/ieee802154/CMakeLists.txt
+++ b/components/ieee802154/CMakeLists.txt
@@ -22,7 +22,7 @@ if(CONFIG_IEEE802154_ENABLED)
                             "-L ${CMAKE_CURRENT_SOURCE_DIR}/lib/${idf_target}/rev2")
             endif()
         else()
-            target_link_libraries(${COMPONENT_LIB} INTERFACE "-L ${CMAKE_CURRENT_SOURCE_DIR}/lib/${idf_target}")
+            target_link_directories(${COMPONENT_LIB} INTERFACE "${CMAKE_CURRENT_SOURCE_DIR}/lib/${idf_target}")
         endif()
         target_link_libraries(${COMPONENT_LIB} INTERFACE $<TARGET_FILE:${esp_phy_lib}> lib802154.a libphy.a libbtbb.a
                             $<TARGET_FILE:${esp_phy_lib}>)
diff --git a/tools/cmake/build.cmake b/tools/cmake/build.cmake
index 265aaafbf6..e467a06700 100644
--- a/tools/cmake/build.cmake
+++ b/tools/cmake/build.cmake
@@ -612,8 +612,7 @@ endmacro()
 function(idf_build_executable elf)
     # Set additional link flags for the executable
     idf_build_get_property(link_options LINK_OPTIONS)
-    # Using LINK_LIBRARIES here instead of LINK_OPTIONS, as the latter is not in CMake 3.5.
-    set_property(TARGET ${elf} APPEND PROPERTY LINK_LIBRARIES "${link_options}")
+    set_property(TARGET ${elf} APPEND PROPERTY LINK_OPTIONS "${link_options}")
 
     # Propagate link dependencies from component library targets to the executable
     idf_build_get_property(link_depends __LINK_DEPENDS)
diff --git a/tools/cmake/project.cmake b/tools/cmake/project.cmake
index 99230900ee..1604b9840d 100644
--- a/tools/cmake/project.cmake
+++ b/tools/cmake/project.cmake
@@ -524,8 +524,12 @@ macro(project project_name)
         set(mapfile "${CMAKE_BINARY_DIR}/${CMAKE_PROJECT_NAME}.map")
         set(idf_target "${IDF_TARGET}")
         string(TOUPPER ${idf_target} idf_target)
-        target_link_libraries(${project_elf} PRIVATE "-Wl,--cref" "-Wl,--defsym=IDF_TARGET_${idf_target}=0"
-        "-Wl,--Map=\"${mapfile}\"")
+        # Add cross-reference table to the map file
+        target_link_options(${project_elf} PRIVATE "-Wl,--cref")
+        # Add this symbol as a hint for idf_size.py to guess the target name
+        target_link_options(${project_elf} PRIVATE "-Wl,--defsym=IDF_TARGET_${idf_target}=0")
+        # Enable map file output
+        target_link_options(${project_elf} PRIVATE "-Wl,--Map=${mapfile}")
         unset(idf_target)
     endif()
 
diff --git a/tools/cmake/utilities.cmake b/tools/cmake/utilities.cmake
index b035f278c7..9d1a301b9f 100644
--- a/tools/cmake/utilities.cmake
+++ b/tools/cmake/utilities.cmake
@@ -152,24 +152,18 @@ function(target_linker_script target deptype scriptfiles)
         get_filename_component(search_dir "${abs_script}" DIRECTORY)
         get_filename_component(scriptname "${abs_script}" NAME)
 
-        if(deptype STREQUAL INTERFACE OR deptype STREQUAL PUBLIC)
-            get_target_property(link_libraries "${target}" INTERFACE_LINK_LIBRARIES)
-        else()
-            get_target_property(link_libraries "${target}" LINK_LIBRARIES)
-        endif()
-
-        list(FIND "${link_libraries}" "-L \"${search_dir}\"" found_search_dir)
-        if(found_search_dir EQUAL "-1")  # not already added as a search path
-            target_link_libraries("${target}" "${deptype}" "-L \"${search_dir}\"")
-        endif()
-
-        target_link_libraries("${target}" "${deptype}" "-T ${scriptname}")
+        target_link_directories("${target}" "${deptype}" ${search_dir})
+        # Regarding the usage of SHELL, see
+        # https://cmake.org/cmake/help/latest/command/target_link_options.html#option-de-duplication
+        target_link_options("${target}" "${deptype}" "SHELL:-T ${scriptname}")
 
         # Note: In ESP-IDF, most targets are libraries and libary LINK_DEPENDS don't propagate to
-        # executable(s) the library is linked to. Attach manually to executable once it is known.
-        #
-        # Property INTERFACE_LINK_DEPENDS is available in CMake 3.13 which should propagate link
-        # dependencies.
+        # executable(s) the library is linked to. Since CMake 3.13, INTERFACE_LINK_DEPENDS is
+        # available to solve this. However, when GNU Make generator is used, this property also
+        # propagates INTERFACE_LINK_DEPENDS dependencies to other static libraries.
+        # TODO: see if this is an expected behavior and possibly report this as a bug to CMake.
+        # For the time being, record all linker scripts in __LINK_DEPENDS and attach manually to
+        # the executable target once it is known.
         if(NOT __PROCESS)
             idf_build_set_property(__LINK_DEPENDS ${abs_script} APPEND)
         endif()

From 49dedb77aca89aec353d8c7001d638bf020ad5e8 Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Sun, 28 Aug 2022 17:02:21 +0200
Subject: [PATCH 505/665] cmake: use add_compile_definitions supported since
 3.12

Now that the supported CMake version is >=3.16, this code can be
simplified.
---
 tools/cmake/component.cmake | 10 ++--------
 1 file changed, 2 insertions(+), 8 deletions(-)

diff --git a/tools/cmake/component.cmake b/tools/cmake/component.cmake
index cea0084bf7..4ca2e44edf 100644
--- a/tools/cmake/component.cmake
+++ b/tools/cmake/component.cmake
@@ -453,6 +453,7 @@ function(idf_component_register)
     # idf_build_process
     idf_build_get_property(include_directories INCLUDE_DIRECTORIES GENERATOR_EXPRESSION)
     idf_build_get_property(compile_options COMPILE_OPTIONS GENERATOR_EXPRESSION)
+    idf_build_get_property(compile_definitions COMPILE_DEFINITIONS GENERATOR_EXPRESSION)
     idf_build_get_property(c_compile_options C_COMPILE_OPTIONS GENERATOR_EXPRESSION)
     idf_build_get_property(cxx_compile_options CXX_COMPILE_OPTIONS GENERATOR_EXPRESSION)
     idf_build_get_property(asm_compile_options ASM_COMPILE_OPTIONS GENERATOR_EXPRESSION)
@@ -460,18 +461,11 @@ function(idf_component_register)
 
     include_directories("${include_directories}")
     add_compile_options("${compile_options}")
+    add_compile_definitions("${compile_definitions}")
     add_c_compile_options("${c_compile_options}")
     add_cxx_compile_options("${cxx_compile_options}")
     add_asm_compile_options("${asm_compile_options}")
 
-    # Unfortunately add_definitions() does not support generator expressions. A new command
-    # add_compile_definition() does but is only available on CMake 3.12 or newer. This uses
-    # add_compile_options(), which can add any option as the workaround.
-    #
-    # TODO: Use add_compile_definitions() once minimum supported version is 3.12 or newer.
-    idf_build_get_property(compile_definitions COMPILE_DEFINITIONS GENERATOR_EXPRESSION)
-    add_compile_options("${compile_definitions}")
-
     if(common_reqs) # check whether common_reqs exists, this may be the case in minimalistic host unit test builds
         list(REMOVE_ITEM common_reqs ${component_lib})
     endif()

From c392c06216c5894267f398df56657cb3e415fbfa Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Sun, 28 Aug 2022 21:20:48 +0200
Subject: [PATCH 506/665] cmake: remove -D prefix from COMPILE_DEFINITIONS
 property

Unlike COMPILE_OPTIONS, COMPILE_DEFINITIONS CMake property assumes
values without the -D prefix, such as NAME or NAME=VAL.
Previously, IDF build system was passing COMPILE_DEFINITIONS build
property to CMake COMPILE_OPTIONS property, so -D prefix was not
a problem.
Now that COMPILE_DEFINITIONS CMake property is used, -D prefix has
to be removed.

(Note that this doesn't affect 'target_compile_definitions' function,
which strips -D prefix before adding the definition to the property.)
---
 components/bootloader/subproject/CMakeLists.txt             | 2 +-
 components/nvs_flash/host_test/nvs_page_test/CMakeLists.txt | 2 +-
 components/pthread/CMakeLists.txt                           | 2 +-
 tools/cmake/build.cmake                                     | 6 +++---
 tools/mocks/driver/CMakeLists.txt                           | 2 +-
 5 files changed, 7 insertions(+), 7 deletions(-)

diff --git a/components/bootloader/subproject/CMakeLists.txt b/components/bootloader/subproject/CMakeLists.txt
index 5428ec2463..2daf4d90eb 100644
--- a/components/bootloader/subproject/CMakeLists.txt
+++ b/components/bootloader/subproject/CMakeLists.txt
@@ -57,7 +57,7 @@ idf_build_set_property(__COMPONENT_REQUIRES_COMMON "${common_req}")
 idf_build_set_property(__OUTPUT_SDKCONFIG 0)
 project(bootloader)
 
-idf_build_set_property(COMPILE_DEFINITIONS "-DBOOTLOADER_BUILD=1" APPEND)
+idf_build_set_property(COMPILE_DEFINITIONS "BOOTLOADER_BUILD=1" APPEND)
 idf_build_set_property(COMPILE_OPTIONS "-fno-stack-protector" APPEND)
 
 idf_component_get_property(main_args esptool_py FLASH_ARGS)
diff --git a/components/nvs_flash/host_test/nvs_page_test/CMakeLists.txt b/components/nvs_flash/host_test/nvs_page_test/CMakeLists.txt
index 7cbfe573bb..6d51e4612e 100644
--- a/components/nvs_flash/host_test/nvs_page_test/CMakeLists.txt
+++ b/components/nvs_flash/host_test/nvs_page_test/CMakeLists.txt
@@ -7,7 +7,7 @@ list(APPEND EXTRA_COMPONENT_DIRS "$ENV{IDF_PATH}/tools/mocks/driver/")
 list(APPEND EXTRA_COMPONENT_DIRS "$ENV{IDF_PATH}/tools/mocks/freertos/")
 list(APPEND EXTRA_COMPONENT_DIRS "$ENV{IDF_PATH}/tools/mocks/spi_flash/")
 
-idf_build_set_property(COMPILE_DEFINITIONS "-DNO_DEBUG_STORAGE" APPEND)
+idf_build_set_property(COMPILE_DEFINITIONS "NO_DEBUG_STORAGE" APPEND)
 project(test_nvs_page_host)
 
 
diff --git a/components/pthread/CMakeLists.txt b/components/pthread/CMakeLists.txt
index 1db395070e..e7336108c0 100644
--- a/components/pthread/CMakeLists.txt
+++ b/components/pthread/CMakeLists.txt
@@ -6,7 +6,7 @@ set(sources "pthread.c"
 idf_component_register(SRCS ${sources}
                     INCLUDE_DIRS include)
 
-idf_build_set_property(COMPILE_DEFINITIONS "-D_POSIX_READER_WRITER_LOCKS" APPEND)
+idf_build_set_property(COMPILE_DEFINITIONS "_POSIX_READER_WRITER_LOCKS" APPEND)
 
 set(extra_link_flags "-u pthread_include_pthread_impl")
 list(APPEND extra_link_flags "-u pthread_include_pthread_cond_impl")
diff --git a/tools/cmake/build.cmake b/tools/cmake/build.cmake
index e467a06700..ac76846edd 100644
--- a/tools/cmake/build.cmake
+++ b/tools/cmake/build.cmake
@@ -73,7 +73,7 @@ function(__build_get_idf_git_revision)
     endif()
     # cut IDF_VER to required 32 characters.
     string(SUBSTRING "${idf_ver_t}" 0 31 idf_ver)
-    idf_build_set_property(COMPILE_DEFINITIONS "-DIDF_VER=\"${idf_ver}\"" APPEND)
+    idf_build_set_property(COMPILE_DEFINITIONS "IDF_VER=\"${idf_ver}\"" APPEND)
     git_submodule_check("${idf_path}")
     idf_build_set_property(IDF_VER ${idf_ver})
 endfunction()
@@ -90,7 +90,7 @@ function(__build_set_default_build_specifications)
     unset(c_compile_options)
     unset(cxx_compile_options)
 
-    list(APPEND compile_definitions "-D_GNU_SOURCE")
+    list(APPEND compile_definitions "_GNU_SOURCE")
 
     list(APPEND compile_options     "-ffunction-sections"
                                     "-fdata-sections"
@@ -592,7 +592,7 @@ macro(idf_build_process target)
 
     # All targets built under this scope is with the ESP-IDF build system
     set(ESP_PLATFORM 1)
-    idf_build_set_property(COMPILE_DEFINITIONS "-DESP_PLATFORM" APPEND)
+    idf_build_set_property(COMPILE_DEFINITIONS "ESP_PLATFORM" APPEND)
 
     # Perform component processing (inclusion of project_include.cmake, adding component
     # subdirectories, creating library targets, linking libraries, etc.)
diff --git a/tools/mocks/driver/CMakeLists.txt b/tools/mocks/driver/CMakeLists.txt
index cb68badac0..58d2c0bddb 100644
--- a/tools/mocks/driver/CMakeLists.txt
+++ b/tools/mocks/driver/CMakeLists.txt
@@ -21,4 +21,4 @@ idf_component_mock(INCLUDE_DIRS ${include_dirs}
     ${original_driver_dir}/include/driver/i2c.h
     ${original_driver_dir}/include/driver/gpio.h)
 
-idf_build_set_property(COMPILE_DEFINITIONS "-DSPI_MOCK" APPEND)
+idf_build_set_property(COMPILE_DEFINITIONS "SPI_MOCK" APPEND)

From 66554aa2150918ad933cc5ec4d78d751c88c6657 Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Sun, 28 Aug 2022 21:22:10 +0200
Subject: [PATCH 507/665] cmake: remove unused defines from several host test
 apps

These macros are seemingly only used in the NVS host test, and are not
necessary in the other host test apps.
---
 .../esp_event/host_test/esp_event_unit_test/CMakeLists.txt      | 1 -
 .../experimental_cpp_component/host_test/gpio/CMakeLists.txt    | 2 --
 .../experimental_cpp_component/host_test/i2c/CMakeLists.txt     | 2 --
 .../experimental_cpp_component/host_test/spi/CMakeLists.txt     | 2 --
 tools/mocks/driver/CMakeLists.txt                               | 2 --
 5 files changed, 9 deletions(-)

diff --git a/components/esp_event/host_test/esp_event_unit_test/CMakeLists.txt b/components/esp_event/host_test/esp_event_unit_test/CMakeLists.txt
index e5f85c0de4..a013fc3920 100644
--- a/components/esp_event/host_test/esp_event_unit_test/CMakeLists.txt
+++ b/components/esp_event/host_test/esp_event_unit_test/CMakeLists.txt
@@ -3,6 +3,5 @@ cmake_minimum_required(VERSION 3.16)
 include($ENV{IDF_PATH}/tools/cmake/project.cmake)
 set(COMPONENTS main)
 
-idf_build_set_property(COMPILE_DEFINITIONS "-DNO_DEBUG_STORAGE" APPEND)
 list(APPEND EXTRA_COMPONENT_DIRS "$ENV{IDF_PATH}/tools/mocks/freertos/")
 project(test_esp_event_host)
diff --git a/examples/cxx/experimental/experimental_cpp_component/host_test/gpio/CMakeLists.txt b/examples/cxx/experimental/experimental_cpp_component/host_test/gpio/CMakeLists.txt
index c640f7dfed..37c11659fa 100644
--- a/examples/cxx/experimental/experimental_cpp_component/host_test/gpio/CMakeLists.txt
+++ b/examples/cxx/experimental/experimental_cpp_component/host_test/gpio/CMakeLists.txt
@@ -3,8 +3,6 @@ cmake_minimum_required(VERSION 3.16)
 include($ENV{IDF_PATH}/tools/cmake/project.cmake)
 set(COMPONENTS main)
 
-idf_build_set_property(COMPILE_DEFINITIONS "-DNO_DEBUG_STORAGE" APPEND)
-
 # Overriding components which should be mocked
 list(APPEND EXTRA_COMPONENT_DIRS "$ENV{IDF_PATH}/tools/mocks/driver/")
 list(APPEND EXTRA_COMPONENT_DIRS "$ENV{IDF_PATH}/tools/mocks/freertos/")
diff --git a/examples/cxx/experimental/experimental_cpp_component/host_test/i2c/CMakeLists.txt b/examples/cxx/experimental/experimental_cpp_component/host_test/i2c/CMakeLists.txt
index 625bcfd457..948f0697f5 100644
--- a/examples/cxx/experimental/experimental_cpp_component/host_test/i2c/CMakeLists.txt
+++ b/examples/cxx/experimental/experimental_cpp_component/host_test/i2c/CMakeLists.txt
@@ -3,8 +3,6 @@ cmake_minimum_required(VERSION 3.16)
 include($ENV{IDF_PATH}/tools/cmake/project.cmake)
 set(COMPONENTS main)
 
-idf_build_set_property(COMPILE_DEFINITIONS "-DNO_DEBUG_STORAGE" APPEND)
-
 # Overriding components which should be mocked
 list(APPEND EXTRA_COMPONENT_DIRS "$ENV{IDF_PATH}/tools/mocks/driver/")
 list(APPEND EXTRA_COMPONENT_DIRS "$ENV{IDF_PATH}/tools/mocks/freertos/")
diff --git a/examples/cxx/experimental/experimental_cpp_component/host_test/spi/CMakeLists.txt b/examples/cxx/experimental/experimental_cpp_component/host_test/spi/CMakeLists.txt
index e330769f08..b0d4046a8d 100644
--- a/examples/cxx/experimental/experimental_cpp_component/host_test/spi/CMakeLists.txt
+++ b/examples/cxx/experimental/experimental_cpp_component/host_test/spi/CMakeLists.txt
@@ -3,8 +3,6 @@ cmake_minimum_required(VERSION 3.16)
 include($ENV{IDF_PATH}/tools/cmake/project.cmake)
 set(COMPONENTS main)
 
-idf_build_set_property(COMPILE_DEFINITIONS "-DNO_DEBUG_STORAGE" APPEND)
-
 # Overriding components which should be mocked
 list(APPEND EXTRA_COMPONENT_DIRS "$ENV{IDF_PATH}/tools/mocks/driver/")
 list(APPEND EXTRA_COMPONENT_DIRS "$ENV{IDF_PATH}/tools/mocks/freertos/")
diff --git a/tools/mocks/driver/CMakeLists.txt b/tools/mocks/driver/CMakeLists.txt
index 58d2c0bddb..218f7deb18 100644
--- a/tools/mocks/driver/CMakeLists.txt
+++ b/tools/mocks/driver/CMakeLists.txt
@@ -20,5 +20,3 @@ idf_component_mock(INCLUDE_DIRS ${include_dirs}
     ${original_driver_dir}/include/driver/spi_common.h
     ${original_driver_dir}/include/driver/i2c.h
     ${original_driver_dir}/include/driver/gpio.h)
-
-idf_build_set_property(COMPILE_DEFINITIONS "SPI_MOCK" APPEND)

From adcf07b3b8adacc223aa5257ab703ee92b8c087a Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Sun, 28 Aug 2022 22:16:23 +0200
Subject: [PATCH 508/665] cmake: strip -D prefix from COMPILE_DEFINITIONS
 property values

---
 tools/cmake/build.cmake | 18 ++++++++++++++++++
 1 file changed, 18 insertions(+)

diff --git a/tools/cmake/build.cmake b/tools/cmake/build.cmake
index ac76846edd..7045bea6a1 100644
--- a/tools/cmake/build.cmake
+++ b/tools/cmake/build.cmake
@@ -30,6 +30,9 @@ endfunction()
 function(idf_build_set_property property value)
     cmake_parse_arguments(_ "APPEND" "" "" ${ARGN})
 
+    # Fixup property value, e.g. for compatibility. (Overwrites variable 'value'.)
+    __build_fixup_property("${property}" "${value}" value)
+
     if(__APPEND)
         set_property(TARGET __idf_build_target APPEND PROPERTY ${property} ${value})
     else()
@@ -164,6 +167,21 @@ function(__build_set_lang_version)
     idf_build_set_property(CXX_COMPILE_OPTIONS "-std=${cxx_std}" APPEND)
 endfunction()
 
+#
+# Perform any fixes or adjustments to the values stored in IDF build properties.
+# This function only gets called from 'idf_build_set_property' and doesn't affect
+# the properties set directly via 'set_property'.
+#
+function(__build_fixup_property property value out_var)
+
+    # Fixup COMPILE_DEFINITIONS property to support -D prefix, which had to be used in IDF v4.x projects.
+    if(property STREQUAL "COMPILE_DEFINITIONS" AND NOT "${value}" STREQUAL "")
+        string(REGEX REPLACE "^-D" "" stripped_value "${value}")
+        set("${out_var}" "${stripped_value}" PARENT_SCOPE)
+    endif()
+
+endfunction()
+
 #
 # Initialize the build. This gets called upon inclusion of idf.cmake to set internal
 # properties used for the processing phase of the build.

From 707d49e161b8e51ac1e4e0ebdd588e0221114770 Mon Sep 17 00:00:00 2001
From: Krzysztof <krzychb@gazeta.pl>
Date: Mon, 19 Sep 2022 13:13:59 +0800
Subject: [PATCH 509/665] docs: Provide instructions on how to resolve issue
 with 'raggedright' when building openocd from sources

---
 docs/en/api-guides/jtag-debugging/building-openocd-macos.rst | 5 +++++
 1 file changed, 5 insertions(+)

diff --git a/docs/en/api-guides/jtag-debugging/building-openocd-macos.rst b/docs/en/api-guides/jtag-debugging/building-openocd-macos.rst
index 52b6c985c5..9b7b724d11 100644
--- a/docs/en/api-guides/jtag-debugging/building-openocd-macos.rst
+++ b/docs/en/api-guides/jtag-debugging/building-openocd-macos.rst
@@ -41,6 +41,11 @@ Optionally you can add ``sudo make install`` step at the end. Skip it, if you ha
 .. note::
 
     * Should an error occur, resolve it and try again until the command ``make`` works.
+    * Error ``Unknown command 'raggedright'`` may indicate that the required version of ``texinfo`` was not installed on your computer or installed but was not linked to your PATH. To resolve this issue make sure ``texinfo`` is installed and PATH is adjusted prior to the ``./bootstrap`` by running::
+
+        brew install texinfo
+        export PATH=/usr/local/opt/texinfo/bin:$PATH
+
     * If there is a submodule problem from OpenOCD, please ``cd`` to the ``openocd-esp32`` directory and input ``git submodule update --init``.
     * If the ``./configure`` is successfully run, information of enabled JTAG will be printed under ``OpenOCD configuration summary``.
     * If the information of your device is not shown in the log, use ``./configure`` to enable it as described in  ``../openocd-esp32/doc/INSTALL.txt``.

From 9246600b119f0444b60d3939d2c9813d0b124ef3 Mon Sep 17 00:00:00 2001
From: Wang Ning <wangning@espressif.com>
Date: Tue, 20 Sep 2022 20:39:53 +0800
Subject: [PATCH 510/665] Docs: Updated ESP32-S2-DevKitM-1 User Guide for ECO1

---
 .../esp32-s2-devkitm-1-v1-block-diagram.png   | Bin 73968 -> 74964 bytes
 docs/en/get-started/index.rst                 |   2 +-
 .../esp32s2/user-guide-devkitm-1-v1.rst       | 124 ++++++++++++-----
 docs/zh_CN/get-started/index.rst              |   2 +-
 .../esp32s2/user-guide-devkitm-1-v1.rst       | 128 ++++++++++++------
 5 files changed, 178 insertions(+), 78 deletions(-)

diff --git a/docs/_static/esp32-s2-devkitm-1-v1-block-diagram.png b/docs/_static/esp32-s2-devkitm-1-v1-block-diagram.png
index 8219120531f38b303819115d38349d3701629aa9..5cdeade38270399fda513c9968e0bf17085fdc8c 100644
GIT binary patch
literal 74964
zcmeAS@N?(olHy`uVBq!ia0y~yV0K_&VBEmL#=yY%J=63F0|NtRfk$L91A~wn2s4VW
z?F?dIRB7{caSW+od^4AG&(y>Jk3Y}v-;|=cNhLZ^r7O(!o6@2`Z#1LJoTjyKOr0x~
zdNNGY>r_~ji>7Xi5SOUeiZ`47?0<jq`;6Zu=XO57Q~l2N`JLZ$ufLv?KJVuI^ERK)
z)THk_UG@LZ=YH+g?{>f6cY9L$?V{7V`%hm_kI|2pp10<1=<2Y)X*V~e-v0CV`~BAw
z);YCu?a$lwa@p!>da+Tek^5qLv?t4cIct7D<nR9fzxUT`g{}D^yx{-0+xgOef4yEW
zTC|awD?51R8wI&2ySta%|3BY<{|7g-QuyQ3IqZx-md~%-mA%-l_ujeC55bw?Gv6&Z
z)+@b#Di_DjIciV&s$MRg9`$zr|9|g|825iXCe3dA&@A`Xm$PrT->>`l<KyG#4|nq~
zEjjr_w(LgY#V02x&(?|BlF`o0XYpXJlxdbu#p|`(rRsk^oo@Z=@0QHVQZ?Uhrtf~U
z{eGQs+5Ot@Kda)`$L*b2{bu9w<D1jZud^<HcPFa){oe1ttKV+D-u`~?_j`8owO=mI
zD}8lkX7KK^xBPa0J{;bAum1nvz1i2+Smxia{XW-KCi6?(zdt{BpPylvynmvyyPWsj
zs{NnOS?k+;IKaGIFJ?!<^OeEN<veazw!QfK=xF!$`p;+0XNRo}N_}~dUH;FpNvhtf
zd}o=gylHkjXY-p0&U})`H#Z*?i_ZCYSkPVOBNz9i!pFyC7k#(?^Wm`A`aPdc37%<O
z8@*j_YtqrKv+;F5pDLT*Oqo2t-}2cE@%n#1pZmtud_0<LcBkO*{eJs@Kc0iU-<!Gm
z-uk$`Rezt)umAVs+uPgxo;#bPwq|{uv@g>n>TgW+mJCC?J<As#s=oK+LvG%M1qV&)
zW~o)hZ_m4X^N&g0{Mv7o{qyf#&iwPG?!4{yKOOV$U4HpT=<emfKPGln{>T5mum4{i
z_IP#Z>TN1}mOnmJZKVe??Dtvo`!%i={_d^crStcE)PD#{4*O@FTlmk(I^)NOhq*_2
zuOGX$wM0;3OS7NF!<NLKd$_b>EsW!(Wv7&AKfFJ;ZAoTR+S9j1W)*F7KCLrtO8Hds
z{Z4Vev`xi^$@vQ>zgKRV7rnD+>Fy_!yzeOY+dR4!nJ!y?kX3xg@_ALKPL_H3*#<;r
zpNW!HSuJzlvgFEvM&`ROm(Q20ewKH4mu2M9AJq%>@9h14PrBRK|D?i(F!qx{*Uru~
zK7KLqkCXap>FeuacN?7equO&IO4jB1iBo4eWgkfx*8ciZ7#>sD`ufJk#noRfy5Dpv
z-1M$|)0UD=Qy;ze-qHJX*N?4M940A|Zyk63`}I2c!H1oX+ZPuX{MS?1v)|-@O6ts4
zi<Wwvl`_kTIHyzgV!@K$%152*=LEjHOq{o+#fY;(HDpuqrJt%{Wr19M)=h_+&e?oE
zbNr>kHtPi|I<3E637)^}ai8@%zIXo<UBh{%e^J$R+gUk(>jl27%gfGk%nPz+-d}QT
zWehuy#0Aeg41Z>p8K<9{vUX>cvF7(bpU=N9|8_Ioe$n@t>$IJpiay^w`va@)mgcyM
zhpmr=Y#lsH`M!RAclY<H^!c^l>VMpH;C;`jt-tO9pHS0RmBQv=)|RQV?;dsQmwmrm
z9-pJQP}{B}_R##gUzz2fPO7Wxgju(<OpmL2Y0D}6EP~~H`Dxwl7M4lhUG}|+vA+4X
zeA7Xh!%q7+-YsmG>$<C6-LgdX%d6Gv<<9B7zMa4Su7|^3i%7>Kwf}xT-*-tmZ^yxt
zd!FuSd-&s}1xL)yP2UTDsV{yqzu*3!#lrygSgp)0dvfBmLsvan6~11sn$f!CMZlA1
zN31#?C!W)<`}6U**A%m~Gcy(+>3uk(;oQSDPIuZa&U#|=EdA!M?*~n|%0HhqxBh7Y
z3dnOOcXmxS7MDMFUvKxDM}Ie^%5xtMj(EOg)-s2MOACtMZoO`IYjgVf&0DnY#!fU=
z<Nc(c_r}fU@2{_)_Z#R;w7=%4B4LsdkQ3j2PO;~(`8t^$g}u8XH>c$)t=_d&%|ptO
zz4Yy^t0x=hs%M?lemQr}SC{USw|{Ra_Ijk4Br9SYl;9Hh@b&urbs49p=^iignCizI
zSN+y>{+x3MPrh6+dGcAKtCs%`{`+hFbV_hn&7N~Lb50z!(wOC7-P0FTZ{ln9y+~!Q
z-={5?^y2s3$@l*H{{H><d&*y4I;!s?vGUEK*Uz8rdcCfA`@O2w`m<fR?H|tdUcJtx
zlQrf4QcsciD<4{9m#`i(U+^zxPoIS0A<nhWW-m*y|M%nZzUB(eCr^tKXPq^>eWv`@
z+wJ$?t=su*R!q$jrd+Kp&G%}*-~G$|q@!55CHvCV@Hsk?+?UQJo(tZdbye&A(&B<y
zZ5J0Szj(EJec2zQ7uROBcSmkJzU2a6(nNt&Ce5^?(`<QJxZWz<m}F$gzVzZUqsd?T
z?f(@>=WK9%Q)$t8?Yu$bnMSKq$(>5`oUAoc{JWlPz3n6*P-fzvbi~{3`HJN2ju9Kb
zY&)>^0$<dI1jk+`%Sm@QY)vdZOByw9?%NqAp{Op(p_6RxmGmOHb+NjPWv5kpO>5bN
zfFGL<Z#sTF%5&3d9Wg2OZvMwhjH|tVE%6S{FeqH#{<G+=zO{CrzjSr}1|E*uCvp`J
z7|%BpzuWoz*eri3ztySghuRGnwLH97`~UCvjV2W!A7pMeWq%s|oMFWV-QvPS^WHp{
zuzGQbTmMU<&d2Mq<+0zdhQ}Ay2tV$K%HR8SPQm<jS1nVtwlr_Mows{^%}dXJOTPb~
zc=7}P&DGsYxzrC_koOL7vwgT+`^)DY0%u=2m2I{E|0lTl`Yy3sj&qi*o2o4&(6d28
z_dr;G&7wPD(Ya5<wLV!sRxz7&Igi_U!3Dmg$su>9w~C7NPCp;qxS;5Q<$vANTsD;-
z^SItFm|J%1Wp_f0%G$Le){2S}E9Xd_6g*|V>Ch^v_laJU6jkGDTU$kMId*u7gmoNC
zFFx&ld%~%mL5t2^G%9)-mBIe^%VmGj;*|%VuGMWVo3Q43YU8$p@=tkZ#8lpMvhG;?
zF68-wn93EKuJk!sYs9<pZ;9BF{Ah2)#gdPgTuz^SR=ZGEq(4w)Hm_gU_6FJ8iftBs
z&pnE-MW$CeHn?OydU`r6VxjDmwQZtH@AaD9Iw5>?_q$!$m)>|}KIzup()>f^$***W
zgKk0-0v9TK9$p;&?O;l~iqxFR-&@NjY>Tq)T0Q3{xBuUn{hLoW#If`$ul*%o_v2yl
z5!*9=FS^UyO4)KJMxLE*KEI)^)nLsI{iZ8VyDzVvCL3q!w>~jO?-%!51y<fx0h<P!
zh#aG3#jmcfw~sAL-ySTM*eky1YskY5e<s?L^cm!B+4*|iZaw#n%!wDzP2@fNHQ_t&
zSJnx7q08Uu=+v%y$)&w~%Omc$3b`F~qQ4x`-*f!?qFiVBl3!n5e!Vzr;h)<_iuKp{
z*Irn)&|0vh#~{B)A^uB^=V`61=NZzKmRodqyW>oI_j$A~?SH2K_P3L@hdjrI%sY3>
z@7G3dnJ6W$ANTl)%oF`bn*N6uJr(&bw;{2>(UkjD{G+Muw<He9SHIcF_tU{i<d)+{
zIiu-^r-WJtN@rhPWjfvB*#(!(BF#M)_)dNGchGB$6w1}y(!3(%h=)tU!)MZ7ix|Vw
zidcePDZHNZL}6OWo2pNo+9yA4jxvj?{~Y;P|G`p|rcGT%f?DZIHH7%1FItvN`rxW_
z{`$@>K4lXOIJl<2wW@b+UU)ZP#!GWuC;R6v(~NF9_9(EN3yAHEFE=S-`e-5@sAkQ<
z6H;!rSku?1NUL(@+XZu+c1rYmu5Jz~Z+tiN>94=W=WU9Mb}&Xqy%n9B>wNQ8)w`X~
z{ZfP@-nTA&&0_LvlX~Y)CbJ0_JJx^C_~*)Ou>1cEqXqGoUn#tms8xLP&;IOz1fipk
zj|ltM_-%aD_3!$Jd3~Jk`)$A7nE23Eohh?4V8+cqs{IWHO?IiWA)hS7SF>4Z1V?jb
z_ZfFzl{qcry5InZP^bZ4;hz2fex1(##w*<I#@jxR@!a2uTU{naU3qN%^IY4>GxHN!
zxJo8$_-VB<@PVY(6ASAw(X3g4lReoV23+qkQ-3{2!bSC&<^@Nm((1k$8M#XSubL0_
zhFYDBIjJ15p!r3^hRII$QLBz5d7j*UB1@yep^;BXO-6O0eYn+fo6J8;?O!a|6J7gs
z)&x<9X;Y%JS&pve*t_&m+=U%4_O^&uuGG_s(A4~VdDrRNrc3!272nu)e1%Z8$A?3O
z=kHDXbU2mEqT*S?%t`07b5erCE9S4<WfXdDf6{bUEk48Az*Mp7YZ;1~r2;b-F}S{8
z%zC>vO~7MkbI@8p3F)~#TI#<<xpXWH%A1AQAKv`-=x66C=gpob>(=by$@tBCb(!mY
z<9oG-_#SO;QgkSszm)63-|zR|>+ODH6yLw<$dk4Y-FmxDoDAEgp66P)*4cR7uETuR
zZ;U<nyWL*Hc5LS<vp+FEj~wef={G?__)gT7?KRPpw*Kau6lc4?`1!fot;#O*zZ$=~
zzS`{3{r7ACr*-kol6E<J@~o7*`hz1*i^ILwJe;xhV4@C}cp2aKl_h*H-TLKXS1*}<
z^UCB^!pEkpdRY>%YjJzo4?ZDP`@b(0n7C$7a5gLtyncVSO<?=fDf?=FFS4~WTeM_x
z?ec{Vp<hH?Ha~g#H*fb_v*k;q-&u3;Nyuu(yi{2marmp<p00+E>mTm@by0Thuf?Ua
zJ1j)zPj^+1TB~*<YmLjdeUHvLp0rY(&Nxl{w7!qam7~2<PmfOcW4rtPC!aVyQRmPf
zg>Nn_=Ii+pFg<$Lc@4Fis3o)2uYM`C*0_3R=cGPSC2jXGPaVH4#ToO<r0QDQUD++}
zF|D(h8@ynF(2kQK?5ZkTxUx5&$!t~CG?{nqpy7MbXD)^zI-OdVyIDmpD!X4kx^;fY
zf;7$dx)0qmoD!B<t#Dv1n{3IlrrD@Hb&ZPMYKytAlLTEqM6e%a^j&hje6s&T^}<D5
zES<VHmnQ96?$vmpKL3Tx#TjqTesEau*k#xG*P5b-zwZ0|!ee9A``!tEX6LT;K4#_N
z!gXIjZ7=V&Rf>)cb;*Y_GB?;<pOtDids)$+dpzEs6K7reaGLL6*vgU#28wwS>us%y
zuB5drJNQM@@A21FA3v^>e7!(3c-a<>cP;iQCnkJLKHitxxnp0B<XzeI2bT(NJ8$>f
z$8)LN&8zoqBCWRVy)irFxF5Gv!%>ID+ZQi+7I5@Wld$O3S!)iMCd-B_xT19LfRcCE
znTJQTA9d^RyP+Fbv99%C!RCsON%lccieGNKTNb_ks(7EK)r(cD*A+$Q?=3wOxAw)X
zj^0%-Hm59U{$cWV-|u%9H`&G-B_HE4&%L#U>C1^I&S0Ji`QK%Jepx!hs`{juZj{LC
znCV|j`26g%@7MjlFSokws1fVDo{|Y64Mklyz6m^C{PFvb$Nk@LzZU2_DJ8f?eP#HW
zi2NzuvzK~G&t7<<rzBv{ww9>+n^l^p{lsis)vi2#sPyz`lkqLbml=O~r3JHnx#SWh
zJUQGdL?*3S5pr2od-0Y>M%Nr48oFef+C}-V%Jndf-SQ{rPWqbWO&5QB3Rqqm(D!{)
z>4egNmkJEJV%Lsbvfp!jzSpdbc{%r|&lF^t+d8*k#kZ7a=APw`d(D5vZ#(F}^q<jX
zN1HV_Wc;7b{JgBVVusOGNB#YOHr;>hwdLap=HflPzr`mt{d^GgYQcxwy>s^OxLWg=
z^SM;k58lU&4wqdHDuBAc>x7cuY=3<H2OF={iEDSauvN`}75YkZLdYqdg7xMF+aGz%
z*XUh#wl&*J*2VeaFYB5gAGUoe+jrV_!Mws_lKu~-$1<*e7+zMeU0qK1K+9tf^*Kw$
zPhR^~keCqDlO?wCsoJ$eVR>%PC%EygO}YK<$8$}4+0~Pugu2_l@-OjK^<A{*CYS%p
z<_isu%on>9-M+laN>1eFGyPNd>*ey@LjE(f`dn2v&uPA+|M~FI628ipGAa^Jek7=0
zTI@Qbz$(zfwEn>Sb>1dHhl@Od_g0lAp8vgPSKITd<x8(Pa&5Dl61Thb^)=_eF|Mlr
zm&Y9bQsnYMC~?yvEraIMACJ@=O11vyz3$bKJx`@y`9J5nut8_>Kh;P(tM)BFlgiYW
z@_Btbuu~*F;(5zrRrwI3=G>XD7Q|FV8eJ5#<hp;~N<-LVnuFw_grIKL>7@aj4YNCy
zLK&-PUi&qhb3xHco{gVlEhjd`gsq6L|NC{@3Z}D5&8C0dc0*jxziI~KCs5aiPcw3B
z*46wA(^vbtr|Wg~Dmr&^i?5z_Y@KRz1Mh-K2TdO@HPV>TIH5H~;Gwu|%JihQoL}GO
z%sV^Ba`Qaic|Feaw>U^Ucs@M2_Qa{F+V$rjBrZ#IJM@V2`wOpxV&m;m(RNYE%o_Z^
zXYyvUO)$HgChNNB%X+g0FZs_sS2CK_lnumo3rIU0ZM(pwk<anr;~^L0<EP9TPDQ`J
z{aH+!aoYJ)lM|U&+$e}*d@9Mv7SJPcR#AcLsqLAC+oFO`88UIED||^(II>XY%*uq8
z4YpG0lXh|ntL=DpcDA~AQem6JJ%tGc3@iOoBi|p5_}?0Ni}T}?W4+SPU804iecH1~
za-Nv1+M*4|I*X*Q@2jmY`Lo-xneFGE{r~^%7GAn6?x_AMzSO@j?$vzuRhRkXH|66K
z-iT`f&I(-)hZvV|rXF|P>lad7S$}s|X>#JL#19YdRlm38En1Xt^|z#r#grM3L%0hf
z15dt@KlSgFDpM<;LYl&y6G4_H*$ek@u8rEobNE_tuas%cEcN*{m$WZWy<Dgtd%~8@
zRwMc5rqnp@=^R2kI)&AL{dxG{3+s*fiWAZ~M64PX>08b+m-NW66P~$)slWPG=5our
zk8?CO_plm&Uh!;8#DYqmMjMv~#**}1Z{za!eobn27s-n&{CYKfd8peA`@6e78`?&(
zf4+J_t|ZTBZvM|3@-uUcnOArha!olHyynl*mA5}hG2L`)V4PCep2b`k&9PTy^<G&q
zSM3Ww3~Vlc(>Sz=`}1N8i}_RZ#J<`5l={Cu?NU&FU1FR0WYZNlm^rqw6=s)7Em33Z
zlW2YEv(#O#^2urWnh%b-mcf%^KblrOKKvtv_w-VWml2Zj**SrWvSMSbYx6Fq{;~QM
z`0VWLaN$VV-t$YpMMrz_H74;d$hbTs_TTsY|82c3n%h_N$^A*R`QB=Imo>$h*}i>u
zPILEE-s@{3H*eiExoyiOHubcLb2;Yx{F22U64GyRk$-d8z7)ocwn@eMig&O5o_z50
zkH`J<SIYBVyjG`CdGyTm8Dh3?OdoM3C#Y&)esqeB$yLr_PXI^p%ABsO^`}g9Zbbim
zxqN=jMx!4|M~_R}xJ-&;pU7u%XmME-r}x#9iXUe=ud6rixH<Ru;z~&yskCPIi5mZ=
z@;`8wuYGcasqeqRr^1@oYq#H-VVJzf(c_ndyM^EHxW6%-!QJN<RbRNxt7s#fx0bP`
zM0wFc^?4PKia%-{*d}yZGEL}_{m&<pg|_kuOYsUCKCAH65)fM!9&nhYGi`q4<}_2m
z-7Wc(%!I!PyskVYB(3zjz;wGA(<0V&&mOkR+fA4F=~4M+@ydw84lXD8HLE+q<0_Bx
z%P|>#&^%?Ad~?U~w(etvQ_HX1E}3X|?!|+JZ<v@pe5U=^$_h1CVp5l3In?_3cUwl_
z<cWLJI=pviSpK`EKEeKxr}(|iR}$NV!sdDB?R+||y0iOxP?zZIY}a-F!ydi9y85{4
z%F9n9W^fqvTRh^(-zID9$s@H<<y~aAi{*0Rjp^lwdCglQAN~4%xBULekGCYu3%MF+
z>S(vV`efAkV&@$3M@!`Aen>3&Ah2vTN9FP)&y;QbKR>#>Hx1&cSZ%)eIukR;)5V=$
z=?tCSxndpbl5Z+od`dlZ*irnfKKp9clDM{yMr*%4ahKR#kQigM|HOamz(o%Y;;$}t
z=fA!(SUtbGhcRSrl<D@AlS1}WPY0dm*SNW(;hR_3lB1GLu1*UMFnEPISyXtm?|NeW
ze$VHwjEYT0UDC^KN_gb%sLjrKbp3GDx-G7IH<}tUnpGric(O%(POsPIh5q(`OD3-N
zu4Hh{_ArZfy?pEMEe?k_k0ieQh+NgNO}6|&Bm1t!{dTu}=h@usl-t4NVp!9%$kZxK
z;^(?OpS;w&e$`5R|0THd-LBVna<|`oRw?u_HsqS7&(?b-mwoRsF?lcaxjD7pbk&^7
zE}I4s^_M0uH~*hjCN=L}=(eup(}znwi<$4O`Pmiia_gsJ+0|YN!$WH$HXgcvN^Ixq
z$j!^#EH@r}^H<>5V)y>O*2jXsE;>FxJJ<ZWZrqj|!dGT3aBk;&cP%>q>z$8@l`>LX
z-#gT|v_8A=#Io@0v&1Sb29MwOCVk)HIb+)mW(}P)e^x3B2<<*DSDmAi{9}`_2K#0^
zJ)iZRH$x8Q?)&*{UD(+usW<D3_B>dBBE7XQw=QPSr$Z&r{CPpScmKa%*>|t3+7!~}
zaMO9g4Q7sSQ#Y}9+Xm_>G4x*FU7qj%-8AdUiO#hK+Y25#<y!}dy#B2=neBM!Jzssx
zwIynaIj!Ath4T7czwU0oU-!D~R;GGi@*VU0HIF|p`yBp;QAO=%o#6IDtEtbNqZoh7
z+cGcSdx~E@-OK#@o134b&h7M=%=t_I`bUoQ=|($)#inT&rG2hkIN9=r+q8MHyGja^
zW}n^vWeI=zMF|}X3-PFJIWO7xWL{X6y?Jp&VE%H!llr@l8`jUatKE~q=d{4J@Ti=F
z>PBhy4XUm;jw`b~W>kM3{MW)^n%`%eJc+BybLUu>CSN$95G}{Xe}2wMN9W2{i=L`k
zai=&x*?3$|+hKca7VCwLf~7oiGR^GjYtsImx-S|YBly`^qVP=Es{n6-rLv}aRl468
zxP0^6xX(YYeyR~JXD+K##VeWe`KRUQg>QM}WV{Uy-jCmTyx;j`Zv@xZ9IKqK+w<<;
zl3ydd{uT3s`N=nrzbXFxcKh$8v(Nu|KR;qeLBZAqGVX8w?P8a&G3fDoq5qA6>t>bE
zwMhp#SSKn?b(~;u&ey`(kyo6*{vfM(%7$x;L`C%iA6#@6xfgR$@B-uFaNW*>&CP)#
z;-8%5N-j8VY;=>^>~Fy=*!KI~?)TR!p4eYK=-igXuVDI0X7%2VdA(-0JS>|2JwEKc
zU1Fcsp&c(b7e>tBX7-q_(NS{yf#-Jj&&stM*#)LuH2Sz=CEvUcua(cN*!Rkyhr#dO
zSxKg)jSd^x1s?G)y?CK!J@ZqUmsWN>f1H@i?;0KYaw0TzO@txODb0Gboq<7&PPev)
zZA#)-xX8IZVQo;i<O1*cNn*n0)iwf;)XpR%1a7^h!8?`H#waq3ZQ;q^i@IzZT08^8
zeB$5D`0nxK0dq>ygBQuEn{;$9uamstGC`LAcGM>Gm3Nc^-biMgnxe^jTDR)kgQs$h
zN&E_y)ia~s1)4CN(q%d-=b)6WXC>_ww$Y>V)!h1@uZ8SB?Pou!dD2f+TYGMikl8V%
zuKEdDK~r{1_04ooIMySXxBu_AZqYq8Ka0X8HmB+o9@+f$TJ-UV@PD!v6Gh6RLs+_O
znG@IUSTQwv-w}?S?RU#ql|uPl8V`u%Pnq8HB*VaHx+P1OZNn_{d^^SBvl}OgFg`R4
zS--z+*Lg0NB?XsPg|3d!y0}c_^X%n6I7F%$Hg+n!bC~t%{VeNkcGH7PIDhT0zwkgg
z>9n$I-G5Hs<DrkQ>MuIENGjpzvpbJX=Kay%^Wjk89rw#ErCkA6w<TF^S~+8ejMFXC
zr54}c?SB8Rzbr7(Y|giH*6(E&Je(E2zNP%_t<W2<^4_n?6v&n^NN`wwb#?gq^@*yL
zytif7%XRjP%b4p#M!uXPyuE<?3&=gK`Y9bRFD><6-4X32p>NOZ@%UxL!&(2l-wOsE
zmgk$7@vkD&#6J88_k@d)dn!JDn{s|HN9a};`|bNYwwTK3B-ULFD6ZX}cehGGL%fZ9
z|J|SGZNJ~?Oq}tPm(g{>fzyi`U&b7s?j0ZU>Ggwy@@>Wa!LeK)A9d*K*k=~Znt$-{
z->1{#>%_zN9`C<gQq?P7_V?@c`;Ua(|FtyS*AfcR+723^i%aU*nfv|S-TXy&H}yoH
zWe~43OU(YgGU<oTN2w+9-QN0pLqvYuDc0=S|0rx?*pxTj(;iQr-#PvKp&<7KH<&$U
zsI)JQo4eG9m2qRrzZEYS*Xtxnh8tJx_;m20x^>q5uDv&Nzc^3ys@zn)eNG9lwAq}Z
z1B~o@KEGJpKX0m+op-PWI8l96H}Yop)!C!vJyDD4A-CK)qlm*7jNa{fz3%kY`7c&g
zmZqh;UEX5$TSMsRZn0_x!-^kL%PuWEn!W0&8A}m2<Fw01<s58+EGmw$xGtR@SG7{q
zZQGH*{C=%}zu*5K`={mXT<h)AGD23a{#Xr~P6SUZO6hM)_$IQH@3%@<{r|t;zd!R{
z^>NXkhkI?m-}$V3R=!vKsqkjd*j@PJn-iOhojzYSyEQ{&-d*b)h0H&oSrU%!l3DXp
zCq_vAunF9A;^BVXtjYT>RHWs6@yMvNb0~WDdFnC$83qe2cXxI^GQ7v?yX@m4n`E8S
zR%iQ#L<Ifs1wD4<KKokdp-J4ES2C=+D$8Qngv+i3y7xM6p41UD$3gC5U6sifQR|sU
zx@SGSC>?s^#rB7X+qSFLJvlM)_@_r(a&MPee9XPIMe^X8ACJ2A<(&6qMCKm0wO)Qi
zzWh$1{)D(Ct<l2%wi?-%&t@dYsmK{y?J-`||A6Ds!j%*K#P+f+?l}HP{_WL@Lk4S=
zpGU5Lpw90db+NmE<6p(c9FM)A`Q2<AwJH~$nmNzXA9vo3?rr}k=Bk>1q+7f&U$AW7
z0d1cHT%K-h0Y72|_D0)Z5;*il>R08=pRI`t=N~+v&%^zf$E+?f;)TA>JjTQNXM}%o
zcc(ji;Qrk5@6e;ePxEYQ4i#^$_{hWY>hRI-a8-@YN0J71#Z7;BW~6+4n3uKZmt?@n
zPwgg~pQSsju;1dnG%;~cTVVSyNr6|_vn9?qTqxMv_HohL(v5AeO#}Dv$vrB3ebTD3
z_x!)lY>Z|SQ}!h;Ut9F_)cxnak55N98{08YHLNLmRk$i_?JwTb6DxX?W~xP*ZSNCL
zPgHFO_3jRvC94|WF8FX}>eH?j3)Y@G<ILJ(xM2Y^NAtf6J9<nHaCvn!@GfY%@Wij>
z)xG3`j;(ujEqGclEN|rzvv_pTw{c!k-L5^S=c;S$*4@ZBg}wH4kF#+p=kW!CuWRgu
z+v180&wZ6F5n%2yC|(M(@6zF2H%vGBByUSRupzYfQ+1m9#<JMC8<N5kSeNuR@GjV*
zcsh<PO=4Plpj7+8l+FHSzmBp6lojX~t=&}<EY)Gmcl(&0(VU~_GMHD~5SUiS$Rl@G
zXT!|pUq13@Z($T!G*P{7TF$P^$25O|=ChxAUOpXToXhYuae9~T>>0XzKX!cjAb84W
zaxTNu%<xw{Q<k6AH$Hpr2Se49iSFmzl7yDo7*<_nxw`+y!<^hpOHQV2oV?j%XUxSH
zhb7yOndjd6;yX=6il1F~jkeVNMXuc+=d@=0S-pN=l|@Y=NZ6%x(T~IY_J2YpgxUG!
zYJ@5uNIjQf?Ti0(;9>XP#fr{tTdr65L>zkHVIy<Mqt)*JpU=mI`&U@yGszs6;&0b`
zD8+w~zghKTfyV!j$K|Cpw*R`Y(E0X3PF*kiI3+p0^fP-72>RANvV7loaB{_=h<yhO
zd*>UN2~@0e`FJMGU`CcrMf2`w?EVE;D=ZE^<hWk3?POxX)rv0*y0>mWCe@$!1-zgk
z%jTNRGT+(P96ld@$#;DBGku-9dwVKP)6dS@y8c=FM~S|gv+)r&O8<(Vomsi~=i)nm
zj!aYwtSNbtp2MJ+)R1xLX8QcU9btzW0_}Obe!bk0A@P0IG{%WK^Td~1eB86+<R@{l
z^9MYq*~k59lg|6G+fJU@e3pFJ|CEnB9KF}IQ&;TYP{G!->}vLm`HYJnR`EWTH28C9
z!-e<=o9CfbX`<`@9C`#=(a;|sk^VwoXJ6UdTk_z1V^#X<%tP@u*S}vB(+gVCQy4xT
zb*pP(IxESPD$B^`zd7x!T4#3H8%CDNi?uj3Umv*nS(2%Xq4_yzl55!w<`pVu?qn;!
z&Ej}s#B@ET_-yV`Ifpeji+?Jv&24k=R6KCZbt8L#r|G#<rYuFWjAo7!4m;H@*Y4Z$
za$yYn`CI863mA^4DOB_GG%6`Id|R=D+2hJ1tA)99G88;_zL;lQZMBA>BW%u;&n55f
z-2D3Xw)xX9(=G^{P-Q9M+#WXD<@{`6J|=lR^_PAfs_HRJemhv^6bM;7WGO3hdY8iG
z%)V9l?rA?h-?=Zsi<Q1Sb;-N`d@8fL`g3PL9T#iMTDQ9U)0M4u)Y$wyBgyo$%fV|l
z$DS`m*B-az-s9x%lIMu<o-Ca1)A-{cGegk^k<CrZ8csA$7Pd|E^I2fAvFAavq|Krj
z{%_*jf4|$E9kg4Dsj~fmT=koeg?Civd`LPf=Vnrw<aw}@r%PDQT)igJ@5jzRIZ9qk
z$uEz%O}Jh8eD20o4_e&Ma?b7*-lwZR%Vh4G>DGeQWs448US9v{r2605>3XqAKhGv}
zJdtMl`s(Uz$#RC)lAerLU(O$W5XfHJlAIPO{!7xv;^FB};g%b}hW{1*y5ZH<)ru3g
zbEw1~a{T=u;*jWd&h|~he@`6MJ@!eO$+FeqkS|Nr$+kv~tna*HWu@=a-2|`6e!t+%
zUn$jA@Iv{nNJ3`WDb3{zR-bt&Zf!oV?9n{OCB~DUo!2y3W7y^}i$md?Kso2~ryXy4
zzIXj;7Z&dJOHrSr!T!Cuo#W8L=|_?pmrwSy{Tg!im7n!n6ZIn1f9ltG?wmEh|7Hhh
zRn5jf8;?9QWceh(n9?r9r*QY!wdY9;4{jWa+mO&G>^tM%Jl|HA)0-Qa*?*ZloG<Z4
zcY=M7@qWb#{vhwDRtc0n>3ZBXd%s0#y7u}rw~nf-Y`$8tGQ3arn!u6B9A~|-wX-?O
zpG7=Qdmd43bV=sizE2l7rkIP%Gv)+tY<VqYf6IxN(OE%~X@!A@2eazwjKa1C#Rmz6
zr{~xR%*wbhO>!0kkE5TMe)Rpx^Xq=SJeK$?=-X|n{ZknAxvz?53M*c0Uc8AjHZ?q^
z@aWt}>o_i-w49*6Ncd=b=Gpjlf+tR;b<6DE^Yu!wzp1DAPf6pnH`70=#*}=xpi#1Y
zB~!_x`hP#4`_A}hRr<<A;jY{CvR~=*Dxakko>%zY$Y*HBR>N_j_IUAw_LTy%d5JZd
z+b_S;u4Q?4e*XUIW9$?5CH%5zX5+Pry`!-A`i~k3n_Fq?E*@-bDxb%?`X+;9FaPIR
z`*V~gTvU~bPfED7+G$y{`{A#vKK?8^%Ee@FGJjF5NO1R-*d1s2kCxO(%s(Meu+L`o
zR%25Zqg|a7qNc7~I!S+bdeYRT^CvHzf4+rhQpBRN=kx3Ly}rJF{`2jV559Q3=%utt
z#se4D_35Tv%ceh_CjP;Dt?D`1q7#abJ*@NY>~Nlud*OhVj;FO?TUYEljcGiOIgP`=
z3En8bUz?s<!x=8L!O+3w>1yH6ZSy9IriEO*IA?>_#qzhR$({yDM>zB?yHj!kWsLcL
zO4!60s-M^ASsk+SQh%aN;WMLVhaZe0dvE%M@bBgl)!K1fzWz?>iwg(qGrlrQU8^{$
zI(<j=`@PrMSN>l%JFn>O?sERgqNn?%9xCxGOf$UFH!oqG>P8c1rZAnL>Io~HrySb-
z`J8qBTFDLznU{$fqI!|_=Xq4S?k2xHnXk8BfWy9_#^vSZ?Dc!iz6tQiiC*bp{r6gt
zul(at@!#6b?4_*J<Lh?r*MAp3aazHOkEs_NEX21nc79?GS|7LfPqPwRBg4HeQSCdD
z>2n^sDorR-?cHUtS7+%S3CqId<9($ywFR5*d<wt0?#uNT^Iw$Th(B^>dADj?<Mum6
z-pey;tiJQx{YU_nBk!LXCLg;p(J$V3)@98FbC!rk6|&EKD6U$4=L2)avzh6?mS}9a
zc+l~_vX$`pm)48kGkl*ZWphQmT==0|p;1u&B({Iw+t}6~u4y+(IeTH+hYRv5+S|Ub
zTD`7os$%<Q!~Hr_lm1;;{POURiaNukf@$49Q&$=&l}%PW-zpww@#pFE_<PFEN2l&g
za_M)=k+n-bHATzoeH;HOeS3L_Uz7VEotmn>cNGI0i+r$4`jx`|<ZGS34u5yNEdIP}
z=CrSem`X03h}u}ar_r%yPl0YT)5i6OcXqVdemKB<_x=9=|D;`w{c|p4&RO#N`Mm0P
zKj+^QFB8pU)AtkP)40i7thGHP;$O-~VRgSdc9At!g^T#su<tMVH0Ao1O`4k<Yo>&&
zSJf>vu9>p$k8bofpD9}$tnwm0t>peI6?R8^TMrk{f(-|H&2GIgXXD<|cgZq_lmBvS
zov**dzo@NQe>HFKe%+S2s4g(~>zX$+mM)2(y?(;G0|)Q+>{?TN&hq%l)9*twJ!|8v
z#4@8q=6rd7|Nh+ScRMd?y|r@}==dIZcH*+7S9-QiE6_QA<fminQWLL(hhmC11{}-K
zUK3)vX{qteJ3EVo`2tP_F+6OYeA}t=;e@)U-Yt1nX2Sdaev958+Uupe^0GPq-%^V&
z7i0?#FxusYSX@xwVDG$O2FIGMog1pYzWTa2HEB{H$D?jnJr}!Qhy5=6h|b^p)v9p&
zE8FlJyAS{N`8~1js$_?;Vrj<TiR&BZmwx#F<8gnVuJ^en3vZ)zjwvimpBn4bU-B%R
znzT4rq}}A|OxMHKWp6A5CO1~aUkYdA_nX$faaBOhA^*7rc0Y_2*!cZ^Ts1kh&a$sz
zjmy1LZo;iSJJxA@?TTt<)#O#++W+_4?cJXapZ95vU2sXp=F04@)nRLAJx<sAFCZ{+
z+7`=2n}1Hp)_oY1+f#Ele6#0-tSawt0mc`mb6u~VpSm{O?|f>y(K4f%1!ap`=9MIs
z-0XZ>6o122JoZUS`Q_JY&vTqJ!uYl(i)QX@$>00+THI!x5@qlEa<)}JX3lg@FEcAl
zlDW0;gX?Wk?GrYff)Uxmiiuv`CoGuuJosZF`TW<_@OZ=1yX|U!9VzMC%&GKcdGdw_
zUwl~XV?>J*UVnWTTXr+`-@hf3{gh5wFZBN_x@~&E>YNp&-|jE@_vwUk{|`oywwd;p
zOcP8s^&d_WPu=)ZX+eC|xeXtRJ5Dqz{5tg0P<Y{l`JcIW7(U?SKEHq8&u7x>uS`1F
ze)-d(GJ)fMs?on*wOl^LA5k)QwzeEox48a2J9V~zeQRsG*?&uIQ?gZkt{|~=>Km~`
zIxG8bKHGR)?sMXjr|j_xn}ztkCTy@aEHH`Vm+ox8IB6zl?uJ7_Po`I_I^AzmWcNHp
zed-d!<!}5pHUxcn(hyO9Y5CM|mX-e86Lhz=cymRbbZyhO+PdP>sTY}+%?#qc{t{gO
zHdZxui_1@2nx1U;aeuwWi95yTZ4WQl@l?bk!JJh<<CB_GW6+yp0vgLXOmc1%c=_o(
zJf->X+l|V;hK|6RJZ6pa))!~Zw`IxUoNoJO?Xx6>4Jjvuw%;wgee{R?R*f>*n+gZZ
z@~7;(Y%+7tEj1^#i(58%$uOQfVX*Y`pU>y3)soH~oM7a7zSZjPwc~wLJ@|gCt-D*Q
z()(t~&cl4xXXN#gr-@kad+|SQw|%Vov+7y5h4f;toGPrEcw?^a9PUzM*2X;tbdQ?6
zxDj%?`_`4G4<wVXFT5<tagI0e*TZA|^6>}cM4u;o^qJC@y5!aWU$571-^w_JMfc|{
z&-yiqkxl#oC3;(g3g5q;-Cf~6DJNBn>!~h>-LxalogM#PN3FZ@$hUjql!J|>M=rdy
zytZ!lyI1U-UG4(R?%`}cN4drIzNBaJC_H@p<&OO6X}X`o9v?0W`uhBhkYB|XwdKDA
zUM}+vZPi}$s-rODXYB5>y|L$F^O8Swge~~&^5~1>7w3$c$i1Ih#SO*k8*VIe?ViC=
zrZz9UAV)d1Z^@ea)I&jfWsiH!<Fwb#Yk$eJ*h(a2_s!*NV|SM|+FS_y)Ag#TOxQ8*
z(=pfD6)8V0eEp7cN}p9d<W}4u<5s6ulkq)UZf<YO+GX>neBIJEefnyhcCK~PyM8{f
zs+c6IylSd!)+v|CxtmfVJ0B-!dGD~ez%6}t?;*F#jG8e&<{r_VXIEQQTXN*2_)qVW
zq|@RbrdvenYBX~kkX|8Ge#61yQHS!LjoBAN-|f6qe!sR{{qLi+v$I4WKWkXcd`&}T
zQsRZyr=0ujO{^C3arfE<em^4Y|D(c8ozMPHfqDKto9*}Oe!EUyTdHsMYTq`-En+&^
zOf9|73~PAg)-5`lZWTU<cb=)mlrQ#LCrTJLHXca0kSeiAR_E%3zfIc`J-44VyItWr
zOJaZ8O}5>WtR5{WkJ_5`G{8s6sYL22dw*V|u*R2&m}hq)+UjjBceiw#naID7uY5YS
z?9)-1S^c@^r<(cCGC7%Vyg9N#OWVadKxlGD-a)RKySqwdd3K#J>+EWrv1L<U@ZpQ+
zc*J&<->)^_)@xh&>B$r}{-4EZ!i;w>J!)&=51k>Omm2XeG<J2JW5Qqm6w^H$jEp7q
zz4yP`Ro&{-xATi2$IOI>TFcivt4l3T+J3?Fm4KjQbnuHC_l_xANR*zjcs0w!Ggjl<
z)$n**8}(@gN}ZMSIhuK&DLy%U(X&MN#b=SK(9*SB0eU=gxm!A<=V-?7QU7$;Yr9>4
zEVoj_-PJ;p4!fd5H|%;+zA3$anLw5QpV?UspRW8rYE&SQ>E_4AXmT^|+oW0lm!9bJ
zFYB#JU7ogj>lT3%GgV`(zLkUs_=awOb<e)}`LEaO&vzaSj*`vznj+q~=Z?z-M&^=*
z7bLzPQax~Vj$(ioM}qY#muUq{Fa0VC;M|=1<DkYl<?i0_Ga+KjJA}^8ex3B!V4>UG
zoL>FSj3TZ}Ti!kV;d>plF8b=qVD-B>g_qMet=S<u<?w+yv4<9}U!x*(>c!@VQ>N?O
z-F1^qKkHsb>`Wc)sItnv=V$u1WU!y$+>##G(>8s1bz;odIRbO7%j-7g-`{s!<oV6i
zpU-w`KArG!`pwPh`7v`g>AbJ!=y<zaIhXUhyqx7zVb!0qExxG>C0_2@xr0~uR(e;|
zA&tDqY5(n6j$}Q0X4dfUu=4YoL%&o1PA=a2DZaU=jPrZE@agUAZB9r(E#`mzM$O5t
zdDh8o-QNOcHyUwfw4JtkwPNwH2=-KoD?VcB-aC92&HTAZAbTU@l*$<6utmBLjo4B<
zMOu!!Njs=A<)(3MmDDh{m=>bBtur9#MB0iNX$MKBO)XuLhDk2cvm3oQ?kp1P)>><@
zo@3%%>3hqyw1jlkb)5gMoVN7k+b99XX*bLoxRNFbm!GgWTI_Lm*<+!p&XO;uP4(OR
zR5kbZw%qpH45uF6yEfhCrh~`QpGhLOvS(KQ|NA}IGcPm9<-obdAQmm@lL3yanb}<>
z4;>C$lJ@7v<NkF)OTFS`Lnd-<@Zl5`;I-Gk$umV@-WxZY?{|tfvWb*_2w+H4ELAAF
zzpFIcJnM?ao@ZU14A)-eGKdNvnRKepG&i;=aaP^WPfuM}aiumbe0_a=d`0%ZBn5@8
zZ~dDYLwFdxjkKHH_Z8f8GGAuZ^~ykH&%-w9D(?I8bw3t9PS-Q$xM3NPR-m&nNa3IH
z!wrqedY?Huv>rS*wqkBg=l`@+_~?Y{T8${x|3b03uQTUp?ETGH8?~tH>wD1tjENbO
z@2rg7UFMv6wtmr?tI5B&B&Ft@H>lrZvgq;;o{I<mTU=<VTpTdbFElOF+GOuF@1IYU
z;~sC3nb<BK`)TQNpSW8KLd9RtT3OU}wZmx6%yNsx%p9q2OtY>;Fr<BqbBR0C$jn|Q
zqB}{Nd-+EzW%oXtX<HUK=N<r!<#ayEkK7dhdTYIL#UXLaIH^xrQfvEPzqq)#KP{nC
zFXiIz4QDsq+gly)8O3J&lJl|qj0nr!3~N{LC<xkA_iwn+*><{}-|EGJ&cq1MUtcS`
zqTQFB(#*3yRrJp+_g2q|7YvUQJg?o}-~H&l`3r}OxgSL0^WXZ!<(28Ve173@v2>3l
zuY#Y?yS>Yp8}^n4O8s*;sW<W6)3=ak<NV0CuU4<$_xNGE{I^}P+wWDq&iC}*o#LJ)
zT6b~so~_$DB{{OWTR=Vj-G#C?6(2m0Y(BPBW?o}KahpSj!?E*?ZT#~0%&eF@>zad)
zo|?H`d$Io7j633|MVH&I{GN3Bllj-rmo9n82F!~0i9FN4EHP8eF5qaFXuZ(U$MF-V
z9n@s`QmUissa|rREh*^3f&6_xmu1ahx6gT*H07Ien%k>T)58}_%JMl{I69UsO_ZG5
zX!qkm^Q}KCTBgUo*>b1mjN$P;8mD&Ozxq_FkVh`!AZXxv`ckRW+r{H+K1ysnY2^Hc
zL8o)NeVmlY?TP+p{+_*bP_-;&SIO&ZYuQsfyjEDocpeXZQ|PC<cN^<|4TJj07Csh5
zS1ta$n(_Avs9kDM`oYII{oESy^>*_DW9C;BCeE0~YNiwFy8jS!Qmw<6<>oWjyc99t
zyFL3A$A^PwUoa$XXt~<Gak2ClJE`L@d_|T&Jo#xd+ilyd{qCPz^ru~uTz1jm((%vj
ziBZe+n7{5@vVPAM9m|#Njt3Higk^p^AMX6Pd{%f|W$OD6mcm=z+1X9x<Q3i>{gJ1;
zZqYNZFFiGT+!yT;i?d)#KGtKYwU~Lu2Q6LKRU99h_@zu<l*E;7G%ab#Yk09{l9wfq
z*v3oSV*mg9d;Vw(Pi4faR|mY7@_0{{V6<lU>hTRrK4<lMjl1jQjJcQn?P~?TNa)))
zb8eojQ@QYUP^N-+N?nOb>WwrHtrbh>wVhR)-57Lybx6>wHy=Rr7p|=(LiTH8eEnb5
zYK50||CktNo|*G=8duTD%NtflzhPA2y5Rc%=fd^s>rW-|Hg0NnaNF|f#skf2{Wjac
zERK{n3Zi8)h4D+m)-E+-`6SP15&57*^P3Q#hJ;O0Qee-Ky~PgyoRj?%I8@vj(iqwJ
zR~i{LXlTgTyy;&bwKXfaY=S~uzs;u;(;o^o<gzJEWA@p&VGm=v<B{TTOv!RlejU#Z
zgxNwOnmfdu_bRV!E_n2?LLmE2y^x>H(}ESQdyf=*a9ayJ71F;n_xxYbs`87={B2w;
zSroD(9&tABO@DJ^qwYuHZ9kvQUccb36o10wW4+cck6qo;El-E{rthwJbfl9#(<a?r
zH+q}Q>W>>FI&XeUlj1+lVpAsd|L61h;q#4By_|cWJM4_yoHkkLX!!cLzn|N9rTs2e
z+?ZgYed!Nqoq-cypYYMcYY!gWdhGBX?J${d7ys;julVt+(DCc*Vt+I9tuo!;5&!1w
zy9Lksj|H2RX4s@hn`U2|v;1eK_4x@Jb)Yrf_J6-zjy2s^_xIQ3^1G$i{Z0Ra=4Lvk
zPB><saUo$=gux%5$M>sVuRT_9B%|i>vEKW)3XjX~zw(1qSj`07SoIaLulw^u?2F=?
zOl~oq6$gKJoW8*j6?|t_eVotU<&J^%6%ms9aqK)lA00K`uqZWe+s!m>)7%P=)rmYD
zU)$GMNgd-}U$?jIt8r@fj<~}WY%OiCO?%QEGQb>`{RTQ;#KrdC&f8sk2r>)uyrv_5
zhWZzAF@2_n_n)~xx710LPK`9b_xbQzunNd%@ck8mi?@R(Qy33}CR0G`<`3BF#r=-j
zl3`fqn{)8Lkfa0a>J8S;3*IPgm^a6I%H8Fg)s0y;^)PJ8{}Zw4(AV|PYZ5m<(7Ty3
z*|+Z5aii^^`H=RH&&*j)X)$eU(q3(weSWGb%LMJ#Cp~^<J_emqN9Dx#>u$gE$@-Fk
zreoRW^%MDiColS>dq?1eD@zX3siScl&7P_<fp;LjytFiQ%SRuD4~Ml~54W(GF8NrM
z+H}!G=G_9#7H82@j|$p5yH9#vzI|0dL!09UOGsGNrFqJ)IULp+a275)&8a8M#~!^o
z?d&acFW#fsYl3WF$Q(Goa^s5<v9((^zdq)jpV;QGPdPz2VBhxzTkX>Y5-tUBy#Vcp
z6bjRqS}yGE!Q0xa_LkrN&j!{tp<Z7%h^nuev)$;Fy346Qsl1G{8%{;_-}?N7g~_VX
z;OB<DY^+<}Zo6H_YhN@)>e5=PFFiuXQ<g**S$;IQ#^Jo6MPLKxik610NxY1y8V~NU
zXLX!x<>Wm3ful~rgQ@lK5*Hg0e&K#!yKnENh_mD{Y3bYMo}X#TG9zF?-WEn54<ENv
zMQ4{RDJ(N(IVH?w#yEBPy>01dwV397Rrn}#x2gG4V3y`;-Yuti8-v^qs4WO$yR%Ar
zKZnYq67bF_Gsda+zb~?}-|6e{bm#ZCH@!s}w>|pz>-GB5z+J5iw4w_%o_LuUPR)9}
z#>iQLo8tz{6xIuCPkriUn9SStH*9^}-nyTz2j|@ph-h~3^K)2n%=Nfgv&dGpH6qd5
z^K7}UuFhz6xxsHQ^!Ub)Bj+D4aQ)P4e$PT8lIzckeAnL9S<_WyU!H8AU!<XbrvFwL
z3**Vn85bAHZcv`3Q9o5HbXroY%^ClyPZQh03hotr(VW~a`tf1A{J*S4e{9&#Pxkwl
zd3l*BgYl<=XCH25ua|B67HU^>C3t<@-kA}54#%$yS}GsCHS4R8ntbHU$?9j$C;kM_
z6QwCmJmEh@-t_E>cr|;c$tQL{NY8$`bb4G?>7S3s?fYkXeOk;U5xW0}p+@bU!sB}t
z-tD+w_d9oSMxDhGw_d5MvrLxws@iL{J~UXY)8lCmnn3#8W25~uP_ZY@>`%n6?Cb09
z2Hf(9J}LanU7K;$;(ohdFD|aASL46Ym^h>U%ZrQdi}%g?^ZEJt`?be<B!54AzJ~qk
z#T!>syL)ZE*uH0|t4%*Bv1aklPIcL=#SbSPmS2^5?avp(THm@5-o;VU`=7aA*3x<K
z<oFTIZ4Do@|9zMnzoX#cIf(~;Q|v>GW%d6*g6%48`{{i3<c2xP%PrQ}%NV<!lwXzA
zXP)MC^<061T;UPH^(|l9-`A|z7X6Vs)V)1x-`Ahcp_eyYNOqm{z3Y2-mDAO$D@>n9
zPs=!S<aED*(Xo#j+-oH=irrEz@4FZ9g{Cgf7btxh!M!qI;i2_UIFHLbp762b)tC7C
zzgwAp9xk_w`xjtpo^|OWTW?lr$coAH-)~;UwA^<KZ|{|i4mpd01owNA2JM3F?>Tm?
zJiU^$!;}4VYt5C?)(#g-d#N*rvknXYJh?jag7`WA_rgy(56_%nVk;afF}=&)r0Oio
zbgy{^zBA@?>h*XZJ)iLSxbcUJ-m3h~uJbL=oM)NoRrlp<b{!kH{kxwpmQR|`sTNnq
zmc8re#;TM3pCoctK1px7^y}~+o^2tYj2$!UT0DOio?kNGt4>Vu<0s*1UjHr>*a*wm
z>*`Pa^U(S{%klLqe$IRlw9?o|c;9DG5L)TKn~~VWb9-8seaO{wAg8z_t6lxG@YMf+
zt2V+RT3?MFGv(Xg*R1;KJehUjsy|<^$Jdue)F1DYWzVv;`ne(Es2s;bOGCzmMJ&~9
zZ+f$n-)3=0Fts%(27D7p_>@@Q$QtM8;~;Znn(d6Yoji=r2LudQ9w{Dpa+uHYn!19N
z;MDGp>j~V(EMO@OYYqq2)LN!T3TxgtWcepSOq!s@<l~UOY}O8yOPt?Z3|M79_<2s5
zd(i0qq)mJFzUG;h=_(1fFi)@{x{ve4#vCPu$^2L6Pd{t6B;fncNypR{h%{_cX=_kS
z;8@bcaHlBpev|joh0~4+7=UbDkfYe36Bs2tfkR|x<>zOXf+ZzNF;8166&`m4v~$Q?
z34SY9vU%>Z;UZ^#{lwQhLA!B5yK2qtpLRWnx?{m@0y5-)fQBW@9-9EGqunX{g&%sU
z3vKXwQdSf8Fsa+u<%et4-Odjale2R#EO7KYBWNw?P^6Umeu<NM(9d<=)AinMI;~f%
zRPwAv_)zDEpf!@-({w)ml&}2~sJ^DkPvyW|5B1%Q%xpWd*YCXs8lGKO|NkGy&!ewY
zd4IZeTsk>(Qoj7x^D~W)PuCXu=-2Xg&J3?IrHk)evhH%~@5=XIlk^!J9SIy$q?j^7
zJi3{ZE(w|%vr1_M-LG?Mm?fYY_5b&`+xfBma<+3;h<Eym_}KZxDSdr2uj-ZN_2vHZ
z@qQLR1r)rb=6d|xC8`~^BiPUK=-sN<Yu~j==M{iz4C|jyCjXtv$x(hQbNSBI>vo;$
zloG1f*NT|4qO~A)cUh@;T*X5E$Nnmh?*4o}|GkT8oA6X)zmUWmPlTP1+kj(biXGDm
zPOogHE<ZbypO5?P`?kuwVmHsbvm;_g-et$aj=RG0e5$RNE$TnNzpp<3Px&={t6fQf
z^XvcZ{N7$UujbRq2#F9r;r<n^1&g>fr}e+xKGQgT*JXcu+c5d)nrGmYWx%qjok45E
zrCAM|u3y=j&8M!Ew6G{|_uFk-g}peQdtUrfC>*swF#(j|99Akc+}ok#>#%5v@ix)z
zACF1@HWq)FQLt#r`T0jXjwPr^1^lh#?_t^DE?0S^^OS7;Kc%iWF*D*!&RAXSc;n(Y
zU)Z(7j?XLYPz&d~H=ECw{r&Z|m|eDH!t%Tm(>3@`xo_EEb#cY(l?H)bFTdT+-@oJQ
zZ-?K|^nZejDdV92C6+BkPrb_je!X6;#`si8`0c8BrykU_zcrY_<8pN0{1BH18g7jm
zpBt7vk9qlQcK)|?>+ty6t^Ugk=dd5Va3DoZYNPG<*i9CJ#_x_yX|8_MsUGwF-QCAV
zIvIZ>9q(wFLelF84v|Pck2f|uqVsmD>h&0~cKqc~H&dIl!t8s_xgS42Z1xo^4bb)x
zv)C9dnC#cF%=@|BsT&^-vdgQiv7cL{yA~Q&X#xkr!Y67hs5ry%P?B5z&xOvtoYz-}
z>z`-hl{WRee7I|E-C5?@+pJc|%WQJrVUTOW=VvYR=9b0NY2D%b{S)d_*%%+rIkP7q
zYNq4zC-N?3mjBj2$=)b+N{Gp6%9MF#Z?xC%F<N~ib@#tDb~To(=Ddw7UfRx}B>ar0
zagjoUqL+q3^iC00+tbOQh-**`NMX4&jajS6*VD+Ut#h-d0jHZ-DoDy9(pe$bmqV4&
zLC@DNeNN%AA1i~Go9TBxKhtjHy5fcy)6WZm*W8>J@F+CsT5Nl;=~WxQyq<94?T3lV
z3%Xo7U+i6EmL5Ctt>v@R`upz~PVHQke}CWHlec#kKi}tiQs0N?weo2e?aIpH6L~X@
zS$G;vIZjk)l>6xNN}I|2|M9qAJ|^n@ff<I$eW!l0sI<>G{K!}D`<>$ROBo9P|NS0+
z#B^7v`kH%(a=ts}J}Owmwn9l*AkoL6^=bU%)Bn1g8EPkK{O^%8{wB;TV%&MZ`u*Pf
z;t!v?E_Uy?n^i3sCsw;{e~!%A_`OwM&x`BD>@a?K@>6h|rSpO%f*e<Srk2Fs)RW&k
zdlSR`1tzxxQ!E$wm>J!BBCPxWZu$MY^Ea?^i(SdMx92CzA0>w9)Z?<{e}wEsf|hzs
zt@8<)_Do#&#%xfpSbV~A(770KRWFx*e_$SN!Xok>G>!XYcHXX)yLoO%NVZOmo+uvu
z^VjS3@>;jfY`<CcdhPzDVu^>}+n2q$F)eEGw1c*PFYc@Tt=OV^YW>eQpeo{L?|}yg
zoBdB&u^!1X|HGlVWS5ng>au#f?{|vTv!v9dFSUqFm{I*B`Z4$E`m?6j?<~uF6IH}9
zr|Q*8|IV~->lKdb@*CfVOs~D~)+@Dlt?Bu>*4xGEE+%Z8tI@ajNxOXAji%ofKRM0Q
zIV6};nHddxH*38X4%nP_R?YQckDuDbig$<KZr}g^U-euAU#*{qzpVU~8l<DZ(Y>=%
zcl(`7?VPEh2Uw0gIXOA@@v&Z6wvV90LzqGr=y{YrX%#$qO8suX{l6EjmG%FArf=I=
zbFJd(VtxMF>W_00g!L^JCk9O4Tm60Cq+BzuG(*MbS<AbkmNqV$m$`Vurl_r1XP?en
zJ>$a*wKU^jy%L6teE0m><olsy#`QmK4T=-?b9CH0XBauZLCtSYMZiC&AMvL*+PC!C
z@Z5Wtk}BVA^M23gJx-xa2A+x{j*Xo<(>4h3ry4i9sIS^k)5Y;PwffA-ZxM`}C0j!#
zmu<O`S=BZ_t>sjpeR!;Zi@E^s^(~9yKZt#8zn-zn;M|`!2QxvBEetl#W+c~aj^J6e
zKWJ`_q4mwGPuqJgUr0=qx@@?R`}n4|<EuBHo*H{ce*gc#gpJ*wp8x#({P+9DXJ?mY
zpF6?W8Myl=7f-bQ-Cd=x7k>X)l$sQvK1XGpb30$0=IXYWqONOq_}l-zB7OgGziW8U
z57puu!A-9e*9J)3>w5F*>grmtp6@SP+MU9Am}i0V%_T>Li%bHsGbAqa?B^|Nc`&c;
zS7v_B<ZG>kFHX7StF1cBReaIP^ZXGJUUz-9utggcCS<RR-CgGF-OJRpbQh>Uc9=te
z)hX@eT~i;sBhjnvudiDndvK3Mbk>Zo``+z(J*Ob|XPS`SZI3wbA4@#5%R~(|`>G%J
zn%{{`pZoN$#LdU9$)!U3YFyN`;%{8p8&+^N*FEY?@PvI)TeJ9z#jf-oR&gy!eX88`
z!#w}qo?T8$w+TIK+;PQIuv<6CEbxBavVtpnwP#(l*9c;qc2Yotkwr+CAu{Aun8kh0
ziH2Xco>sCpV{AR^D8j^j;Z0P^sf89&-WPXTFrMtYn6}i2@g)2A^2oL8^>gZ8A2bkX
zieBv2%bKLPbyZv95|6(-%S6*Un0$klE@wGq8KUENgZu8{e!ExiH=dZa$~$D=39q%G
zEk0b?t(guM8xxPsiPw5J!I>{o<JQU5?w7mfE^EBFA?MENn>YEAzJA-7ao1?(`Q%N<
zpX{=9RuE-r5xV*If;0bDYyBkSoUWeB+cug0E7hu8oGGNsAlV+EpcMDuNzLVx(<WE{
zd^(*w<$9~;^OMET&J<qEXXrHTO%v&h&)3%F$-lK_W&gFKdR&WJZ(oV6`FQl6-t1>*
zm%avdP%18QW`Isv@lQLyck9JXoBp|{{XY9J?!tzY>&*N%1+T2%?<qduE?>K4xty8%
zW##XRvY`dWU+%jU-O$_ZIs1>y*~y*1RlTRZ(YbP1>XWK4>$FCrBU65zdzgHpt|U0I
zS5Bxc^|n46_w&=o7tLKGcAxvU(v=7G)e90^e)2Y2aI_fdD-~bc;5k_>{$%9Y$w_I;
zCi_U$A2}&xu5pjaIELYsndMA>tCvfdQd?efxv-e8T*5i&`Bd|jG6Iu(3SvXK=67^5
z-RuL8Wlav05dSst^925yt*b&;*D1fsowoygUddx;`;VX!@p0meU#X!1l~+~-uH89Z
zJmnMU6rTgr&i-}gw=H=K+Vigc@50hmer|m1{?n$XugzWRlgW}`A9m|CpWTmydNCH)
zmPXr$_qb=jj@Zd@eEQ^*yBsR^96rv(>GjZ!#q<7@w@2Q3EnGEa)s6>E+*KdEH8-jn
zu}o4>u-2Df_G_(2P>-u9bK?>p4)Fdc=XSnaaozcy?mB(*7CxMFGh}5@s%F!IH!m|Q
zR)wERPU@ascWX-~?~H~A^O}0ieYD$iZGTSm-{EymeD$jDCoO}6y7bmKZ_EDoC~jN+
zGrJE5m~&H8ZNp#9)G0OLyDWPAd`g>VVWNAP63=Uc)V^kJKZ~Ptau|QCwa(mbeyaTU
z+wIlGPYSNAJp3X4{5;#eCyOk%d`|aY)3s!7-_`5#^?x23m^#j|1a}8Mu{P>%yYZ;K
zMg9$FHKV*q#)X$B@=hGATn#?jfsvW5L?|}%@?mzD69Sep+iuNJ5HJF5feQN9;r{hN
zYbt11Dr(V5O&|3ox%PF55s7t{A^YdXC%)_w=085GXp7H$yS)s>40j9;O?jBwx`KK0
z6RXYxipN=+h5HUfSmfMmIqcf3S)3^FA=9Pon18|V_xtzn-);|fT9Is{a-YScsV%|+
zz3r6@r<A9%JC<@yZe8<ew~=6M-Os1xcPpRI4R5Kmj=!)ofB(L}=hS=Fnn(yAX}H0e
zIBV0B>A6nZxc({|7M@U%t+ugv=yd$aVMnX#W2bE0Z60oj?Pf^N*(Bt3HrQ#==X2tW
z%X@w86lXm%XX)x^xRdqt=)&*o($3CW`fG>h_6J?JgdPU%nkz5#UWvbWnb+aqdzbxf
zYrCd#yUPfN*_c|*Qk%a%r~jz+f+sVbX38%VOYT2e7Io#|qm`SSgO~Yyyd~hleD(18
zIf@A!DRPX~@~3Q;T@;#Zr062Nyn6pdH|f7(sd^6HrCVgw7G})2`@fw*XP#pB_j<!;
z-r|gRukn0#OkB3gjngb&jDJ)4TbI}g!jlih>G5p!UUcf7c=sMwr-O%Xz25G6c-Iwv
z>9ra8-?wkt`qu9MpW^rP4HBEOZ*E$;ysB0CqG|rUJMHcDC*~EZdF*yRzBzPF#6|sp
z55nh}T(_OI4PBc#G2D5naJTZdR@ZG_i?8j<vdngkXi%KM$g=O>uh+Sg^A4si=yU3J
zu->|Zo!d8qlc$kKLEvveaLTHzDITZYXMVPx;k8BQZ@}xRB_~Q0SWfJWeKBLkgBp=&
z4LgZ6kyFn04?@FZTfJ)J<)(=~JFd@Fdh<}<QrkZt4$qw-|Iz8f#VrOK1H^jteC$?Q
zT#TFNW#paAA;QfVSzvnp7mG^sf5zDjU03_3?VQ2!!o|rj(9~;%TcgvVgIen|e{N{^
zJJbBb!qEO9pY<C9^*M{`K6x%H>O9HW#hJyizo6FY;jt19)ht^dxmPAVoh_SPZzdMZ
zwJI%AI`MX;;l-uPJ-K5}va9Mo5@0>Fv-7%L$cY)oEM8KLLU)_Iw|+FT_$QsXGEHk?
zNk-y>IjX^%98|CPXm69?Xu0%Qq`5{+{)<c2lm|&uSc4j+ZVIJZzgxHaT~U0^$JTz~
zKo<YZI~9+6`{Y-JyZD_2tq<9FvZcl2@Zy<FH}!X@1o~+gmCoDzu}gbh$K2No9kx|}
zf5-Z%tvBIOWAUWUK2A0*t(lK?0(-32g~r)T4LEs9lfO`Dwnf~PXD0gm=c9to&*&<>
zDwOEt@x3vnRsFHLxte0+-)$b-|4y^37kJ<-d%iV2XXT2(q(fY%lYVoHxBYCesGoA)
zUpA!2YKJs;@e8hCaX+i1Iflm;EPDIm`uYVahd@hZemrzC4T_5Uvg)bJ;nTnN<}|O<
zf28JT(Qx|L;%O&7f0S#Vr6v^Gw5VxK{z1>=`F>X%xXmG*8jaZ;TQV*t)m&3w5c0I=
zRGRpWV93ybo!|!D9iMK#|8@o3;Y^WbOm;d^B_6@d!|1#~M@gVa|5MGO8xJgXq|Ni*
zRDFFVdO2&-o12=-HtoWznbwuPy>)aFch9t$YyM5@b51P1w*5g%u!lse-tOH?<gc9q
zTfV?VkVBpSi(OJrknEdp?((%IJxApiJ}9}8dAIC#uA!UIlj8{++mk1Ia=AxN=`0fs
z{oVRzhSe>%9kaS0$f=&J{r#;}!<O&%x=N#3QQzNZ|78a*^Y-6pQ*!Jk%M_)EX=els
zSU#~aPL+2qX4@2Np~hFb;cmBDUH$Hl$E2&*{*;>jrfW^qiK85@s>_0H+LbpY+^_u}
z>%+}H*~en0Myi;omzvDRhD#}@x9jdm*_%^XC@3ImlIy~HmirUae_gGNSseTSPswmH
zS<c=4q3_7vzu#{6J~<kv7qz##qjyQQsqQlamuIUKrOun4S@*NIVTH&lO)-o4!nRpk
zzj_vhE}wPc*U^ek+wT;ePF1>G+QlK&f3+<Ak<?WA?rEJmk%2O6e#=^weE5`kV*SFC
z%x`~eus>{d?n#TxEQwpi{X7*%PVcn+bV8ZcB-Nl((c7%xfkS)1)(FFb#qRxOyWj7t
z4xAOT#O7E_fXa<i`D%urcQ>zCa5FwEB(5SN%=eM5#$nYoL$>aMXMPJ*jMTrMPN<A&
z(cP}J*3ZG{hW>Qjrt;iRn$hnstqNUjCT?3i``PW_lV(@i771lO_St5=#OhE{=uZP-
zmlqo(#Y!(4U6{4dC_8bEU&*Rtnp^gCy;|-kYyET4(Jg*!xXvy4@lc@UT$^zB74J>^
zSk+Tr%)MFhqvUnU(JANTa(6wQ?((ZXbj^O%)r-_-YQ*!r(w%fQh_P0GQIp#ghLFfr
zPrC~bOunMOdgad~o%P$-Y&-Yo$z=aBVPoM<s(+8OeW@&YbjhadY&^@id)4n(Cb8bo
zw=4RqSv1w?bm<+VoBPtv&hkC=i{;94|M_||YgSCs;dU<g`6OuK8vo~&DPOnpMW+WC
zcs(`vnNSofl5)>&Pr=VUN59Q}QyQ<_zId<8*RzYSC{~}I|LKq;=SeT!*Y9Jk&gW+G
zHo9;WOjFu+;m@~gwcqbPkE?#Wl__1X^HZwT9OF3?v`&TmH1OM!clXxT{QLJhCkCl&
zb^ZCAwy5TI(`lBjrz?2Q)jFMW4Y?3=>T!JS*Q@0p4$DU!7Hy967hIP2=Eg?dtNG#1
z3ikycEbf0+u;X|^!Pb?{J0D!~*8lokt4QzJ&Wkt7l=*it{M?##^_0I<!I8vC$xlv9
zymzH-j_1#sB}a4E=HzUe{NVDbrn~b$_DGqYdM&voZtt$_%gcJ#i!Ec{_V|SR-O|_B
zO6Q0to+<kMc6)h7oc)&z&cd@E?0DEFy=R}p3<-<*Nlue<KixP2TCM-H=;HL5oasIs
zGaW9TGGO6pEb3&K)@8Zlx$^oxP6p;lGVioq4~1DwZnC=TDfslb)RU>V7M*`TBe}1z
z;K)R_V@;KxpZzqsQFe%>!_S39>$K^=;`6rG{q6kielAJZa1hkvJGZU&+s)&@FUoRQ
zS17d?Mdw5t{ya0^{=T}ivDNntY1~I2RegCeQKS0SLvAsh6%)U%6}b3I+pB)}{V8Ry
zKdUh7&)e5=E5)*>e8THj3AIZOe^qsLF0M$>xY8;d{Cw7)JMl+P+zMUfdn-65$*rPq
zjgY_2_XQFROZymlm@_1<7kV=rd|-ENQgq;9`S<7Z`F*iTHM(oRZLHPvk@f4T_*HXU
zu6oV%w~ZGYI=i)nnXd@mZkXf$dOMpNYp(FNMKg{pxD+C%5$Jq^d8*1Wm%EwE=RSL4
zbG~!K3V*%y-F@@tFpICMv<>`u@k9B&%I6Jh{2dnU`gbg5W`o6ffk{=;e5YL%R&VxU
zVqUx;_0_*UpU)L9+?Eu#>ifOw^CunGZQmy87quql%hOXKe^ZyrNXC?=6r4+2+Qw*6
z+~$y}B#<T1e{FSG{^1V=F~*e-gbI&1e*M5LJGqamzwIH%+*RC`cT9M^_qFcakQ)%B
z`u0;Ew;#i={ytsDk_T6W<bE<b`Pu*YaF~C-a!yyX*9NP26Z!Ms@7LdtUT5>^gfe#s
zduHA{dzK~nRUd!rAK5AFXYp|UhkM|D_H7OcVW%ba37UN@sZY$ZSk?wD^?KK9ey^aV
zJEwQ@;mYHVs(*g}QCRu<%F4&<cE7V~XOR5(@Rf>k?<Obkc;X2qCeYf9314+B0%Z%m
z#SAq*uIe@_T(Lp2_wfgCGfRRgm6tIwzFz&c@PvZU67B2*w?HGY4*!%Co^M>8Xe##b
z^Pk!do$WDK3fAha;oQa=F5x6LzntSlWWdU;mFMPI)~()hMayTS(v9N4+ezy(I69v7
ziMgK6+<D1S;r$GOOO+Ph(fb4>%yJ@D8m!P*wW;(^hmXTtmy8cj|NZ?fzx3hFeO(G4
z9u{r;(N*BLZiZRzEwP(<{a5ojRGc1M_P4)l`Z^jkIx8wT{q}CPtdw;v-OKK99-94s
z{*#DxCTk{?b)30a+N!egg^8emWY5?6)$extrOY-+JTy`1^~RTKvvW3SolWvmv7F4$
zx;|!S(Pz*I<lGaDJh~IR)&w{&n8CsEy5jE|e}@->r`tJSbgIuY*tBPceoW*^yX<Rg
z+?v^VvoxzV-I6anB6v9c+?<<BGA}Pn-t@QTknYVemfiXesY3QMCA3p_`-bgToWQ|&
zyUDwyr&XHCQ(#5>{(mluQoC2L)QGP&^}H0+n{{*3(+@#wFK8LFbTu{@DvB`MoX+9^
z%~QB;)=0Yms{e(bE}NfH%dI#6jNuLIWR4b&6D(7{eiYtz{7;*Monk}asWtoyY79N5
z`^#qM>dJ!VBxUEUowlj7A@|_avvpgSYpH_7R2QtBWz^YVs5s?h-qv<4U6waIE4ED7
zR&`2=Ny%Vu`nBy3tV&*dn6ZN|RWPA?*{0rxK!?=b^>1H#i7^`5Z}z{Yt`JyVxXjl<
z_4dWEs*8dd7Z)7`jY7)JSiv$e(R){g(A<b%m(M>Bc7769-Lt_=G%U??%gPN_y7vS+
zloFx~0$twR6X;M-n8i0sxMk{zlDql)|F(sm6npthTc=iU+sX}Q(R&mHTo23;Sk!T2
zui^v-Mjz4TudnD7?fMzyJHI>EYwO!-=LA;7?*7IedB17*_j}d)8`l}IeBx}BExU0r
zw)m{+y5i^OHl}r3G|slE+$3!MedC5pUqH)h{np&xy|eiFuH5Z+#ZH};t@&^;?_d*a
z-t)QTdS{nK#I`wjadccfYZ*De;fT<STFtH3gd~|P8yKc#ZA_9bEx%W}T=;JGy4>5_
z@_u}{bhYF10!L>1pRrXhmu^fuX*qHGBI|?$4BH>JN$<MsXRRxiF6XQuF0es&N6ZV>
zZ09(|4L8$fTRyBSe!Xt@HnDl22?*V7Hx^x)?>=SWE?%=63VC~v%h&JO{p;20T&Aw>
zKGrm0P}5HBS6F$R(gCyC83(?}{}GR`G5p4p6nDe1)1h$6HsQ|#eV^6NwK%15uBqCV
zb@f#3_q*jw@2admFQ6g9xN&)?`s?Td^|>XN5(?EtZ$)`0a6I8)TEFL!?>mtU-)-mW
zwg`d_6s}4RPu#xkq<ULhWf5;9zuk`oW!KaffI6_-IW?}w@n-vrG;)b*xir7ICt$$R
z)#%`tfAHkAL-zA)zunXWl^p`LZjX-jNETn2=q~rusL*$o$;?0BZs(i-`u%?Yb-}}h
z>2oTd&Fnwj_2IwCe3?W4_FeX~t~IRx_vh|OZS5P%M}nTL2Cdxqe%aqXGzPTMIU;Rp
z^Al~*9QMEG^XubcE!xG-%{E{E474$8<Fv)sQ@$<__S>@ditaSi`epO%|NT(@w``x8
z(mB&8xg8yy&yIB+&0fE^Y{ri3Cr%k>?1=bovk^43c0IoS@72V;r>E=R&w9Of`@d;l
zW{K6mIPv>IGk=^x;iDtX^QvC03_hCm=5k`qzTdM!d&*}jWNmt$Z0)n{nOBdl-!Fs6
zuVU#OPfVCB&$k$qytq&noxAmFk?X{h9ueO6ZxkMv-ERY0x%g(^?{}Zq@BMab-X{I~
zE|-t&KGptUdwku`)Z|A$COq2z|KD%@U!e1<0$y>iUXwL*Yt`3R^Cz24T(=(NFTT<i
zKXnGRc6Pan2Tp2dK?~OsCW(~YlKOD=wBz?@w{te1-84IY-%mEnn0?KE9;O`nyYKfq
z>+ElDZk8^d%r;psF}~*GQNJaRy<~qB`b2<ctU~@CXuV_n^Tf|XRgeBXv72Z8@rdyJ
z$Kv0D_mupU3KMEta`dRut@THB&wr9;y6KPr8s5@>9bJ%g>&F)t{`0GByclagpEVEN
zUGnnM^F`fyyW&6p{qeYes@dI=%c0)W_0}#*d|3MQ)YRF9{H;g0>L2%-|7-p8=SRi%
z{QGqrA8X#Y_sLZ1T$#%EX;<m%bI+80Y~)kY-llvtwmhQU{>MilrtnSux{pWyryC_G
z39ef`_3En7XeX_Q8-6u@`}6Pjd+AGgY6=gJ{o>}*({c52dw+WGvWuOemtQPd9M0>W
z%2T;+|G!_+Gg20cnD%9hbjSR$Xn$+EUonB>i5^q+yPeP7Bj-1`*gZVyBCzqVU~H{3
z=Z2@ve=eL<pZ|wPK7HG{9|4~~`iF=;e7$D#x%-=@|JRleS2OQ<cy)DnzFJ{T#YfPV
z*0Z<scE6RXtLa#%(!n3Q>6h@-!`H$WdA55_I~k}cyu*3MnwIKJ@51|>*RN`at_q1f
zC3gEzD|h)a-FVP(QddfUy<E<JiBl^_xlZjOsP(Hf*KbAQEVo{%ljok^?mc91X`)<h
zVt|jLs04qv!TO)PpowJ<(Z)IVn!3Lqyu$uC$L()S_19OWQ}4|Oo#OT3^6wX>I@`<N
z-wV&Gkyw}5x$fjE|K)QI-HO^-^z{AVPXTvU<*tg_`pP^}=HbUvvrRICjL!-$<Nuqp
zu=V>wc`ofe*EcN+Ki9n|G4-jPRbw&#)*DVDQ<r`2xma}Rq_nTJZue%dZOeaueO+EB
zvHW?(t@iUapU<2$zgrSqzHR>E)LVNM17>kNF%fpkWJ)ZRWNKAB;2wLq!0p5n<yrh@
zD<d{O^8Z!XE|gmRZCZ5R&VAM2-<dlu1+Pe3QS7@oHRVy&i-qm`{44{`&9C`%GH+4a
za<T8ArCCpJ-HR=|`E>L8eZR7-51o}{+SzgdG*NW=m)IS}b{QkTJBmA5dbS=F=ui^y
zQ}DO@`6ScFsYAeFY1S=ny&Vr6cQAso)v4$6s`Kg(S<b%l!zUgT{LWi_W)y)YJi0T*
zd9)I%Gn4P{tF=}xUjFiJ7DtLS<Bmz2?HE&Ug?Vjr-1_UZ9MgvNuaC?5xt`Pg`estG
zm70n~tc&BzT(8QS-*2}^A5LJF-sZ<<aG*!ldfU<+8;`nnnzg1HNFLJT3ti%4u*P6v
z!wdmaUG9B%%Wl6F-n)IZ;sjlm9B#en6VZDsTO0C9RkODExh2}jOkSk;`<y|~Np0cD
z{HboYLqLmR4sS^Aw=GlIzoG7r!R8O$ZMXL-2HfJ<^W~EF+D(3pA1^Gji<_})-@R>H
z7&rU^H`@$YHZ?n(^KtO8JF%nVwvu%~#9HuxfCSUh&I6z^+Bm-e2b(Q^b|-eJBrn$U
zZCIlR9tY%UJfnD^@&#xR_|(ef^L~jeeRhUrNxy`j-HQU@$8ou?OaFLt=z>nJ(Z2A%
z?U#&Pi?a@2)Wc;5`e)6W9$)v<<4Kf2f-3)|-&?b;&gz!8%|0$ue5U(w8?QCv-s~r!
zmC@h-eK^ej{ZN0GoQYyVNB4m&6MHF<8{x}+Wi-@J`Ac1zRKI@jw_gSC_kORF-+v?L
zr!&tq-sOC+l<e1R=BRiCT8Yx97E!+Vr=_#S!xrJTPRWMk1jfE+?#ax%ZXV!RbK-pC
z=YPN7|JSSIJMpl^=`wTsvnT(*T=p-Y3)(gD=L_RYi{$}p`9FSYHjG$4Nq(J9OO)pH
zPbUvM+O&W9k*Me<VYcS~f@Z#1JMNa<u632$Vya*u{j5E^2y}A3%BlVjx;hu1ER;FL
z{aIOhYs$$<Sx?$sCC_c$Q1@za+@}q;Jq{&{{sg=iR`bb_d-lAtGVjxZMID=G8tk9p
znbEP&@lykHMa$3E*Vo(EUXLyRYZ6#DgIB;qjlamwz@z2o%lu!xfA+ZV@i)*^c;mCH
z;LHcP4|X5oKGscCmoYB*C|mpG;^M=9lImB;6}e1do&6KE@R{%P;v`nh@>7=#LHl*&
z``P$EDP;5pnAI671|}Zq5X=?ol{}{S*f8)PcqNp0T*X6+W2TR1TdkaJ_Tajqan_X;
z*H&y<<oD#q1+gZ1$Lx?gRVm{d_aF0APVp~GXx?D4+v1An{fq5CzRq=D&C#9n%H{Y|
z&=LF()aR8Lv@3Y@+uyT}kElyIU~ya7zUf=9w0WKO8haVz_`07@`(AYLyyiddv!`4x
z&CulR1ogN&mLJ>i*Zn?vW#!L<Q_T$jC0uaaF+YETpPfzhIbR18FIoLHzeIK3IhS4f
z`|Wl<oBg4mFWO!T{gl*Ma@^4J!{PG@o>SC$(uEXl*J=Dbd^l0fy>80U1kTr<PtrF`
zloNlJzCq=baNB3csL8i2*|_cZ@?Tc{v|1?QlZa}4g~0iQ$J71(@`U-uPx-@RcJ@5W
z)EAb*t?fT0b2=}na-}yta+jX*LU^gSNZo@*cE6|Yb!t0YULGn4HFup?aK^x~^`+3y
z!+$b(0(q5u0y;mnJWP^!U-{}-V%JRhI<*-Fu}bxe{=BI4nWD~<e|OhcjaP>kw#<;P
zV_AE+r1MYbr^T_Vf%6RJaCZGFC{X(pUA#RlFl@&D9X}5n9%ebZeuLHFZ^j2Re}#Nr
zoa^@4;O7eaJ<q<dh?rdg_258DHBz}jOB2KDZ(Rm2ahYJwu|_>zv+{C8_6o%b>p2S2
zB)MAJ&L6yH80`o;-=*<WLqnj$(}mODN^Wjy@Ut>lbim}0V#S`ef{Jqwb=rR$=og4d
z=+AAH1ohmYYaUZ%8P()0=5BaCCF2sO^vNejY}v#tr|bu{o?l*Bd6^;fweT|2{fYt8
zK#LxAzAm%%z9yLPsnJ+3OJ?Fp7QNFIye*;<Wl4_`yzQRPDVE#!X4C0+ZMODL0(z!j
zKg82m16smZ^UgNA+E0<;YBP_o$JY&ekGV9ty$UEUyHTJfzvkAY@Rf?|0$fh)xTzwt
zDD~f_mIhyk)RpFMBR91%L~RuO*TS?&Fu=w~?nL#AFex7nDS5Lgot>U+mp@r`8Zu6t
z=E;$G++god-o{N$AdO4a-&$_!YVb2MVR{&}CA%P1$niGIb4RO{F4A06TSRQ43`>*_
zJ<`1;_sBQm;-9j7jwjkoW{gj>&qwYq=3-nSp&=Ktpa#^inK>a~d$X6sm8&Y*I>N%M
zN&}uYWof7>o=On%ns)vXPh*Yy0ks7+?;W%2&nX-@vhWOh&eGQCA`>Am^|<7j4IJ%^
zjk??AY^zFkzuWaX@9L&UPd6GkFVIm)5DtiZ;ac4`$C=@j`}Xrw1Ql)gFR@K-+pH*(
z@oHN1_Po1QbL#*7{3~Rrn-RBLis@%xgRjHSd(GGW&2d?fbhOLf@n*rc#nDARW(L{^
zzJ5Dne11;Nwa9eaQ(<?fMd$sL&9qQY;_ln5yzOz(r-N$(+Z@;gH*jh+CqxCdH7GUA
zWYdsdA)zMuG><!S%lcifR>d7jyw&j5`o`9o3rzZ_rG`5%Sfd1T;@imTb!(IsOyTYA
zD3@E(+pP8I4!c*UvHS|f-p#8O1Fi{f;9Rlh`v%+iYl02NdN%x4f4^L2j|I&aDOPkP
zI`y8ea$d{W=Aa2$lB>y_cXg^g%Z<L^X<4@XOsv};PY?{c_V!bIk8NQkC=@^aW4rNr
zx&>3taZT^7MoIyi4;5dRb($a1GGHm<VVvDiw8nXjWvV!%+Wde(P2mYItF(9j&Giqn
zU@~JA?VGsNfW@fE!Qy9tg0Rq<>n|Ekd$5LefKGk9!7?RXHtp=$corwIoLa7w)+w>k
zhu>szAg#(RWeKq`&EYU>@_Aw6a^%lbPEdXe&cD4mO|-G!?pMb7wcBoG?c5Yw%=YD8
z_4~JnO;_`7KE>OpqnIEZFs)&G)@gaB42vJ%Zs%{e12ypz);$ERpP9JfQ+tc;M#T+m
zjI$fw_!_Wy2{M|<?)iMqn*Ghj<8uFRJPGbP5FKjS+2HG7c~keA2Dl17WyfS`&j^}A
z6<5~WmvFF23UstU)&Jl3|IeFintg5G=VxbEcgl-h107a$_2Y5*|KP(yes4Z+_j~`|
z@ArQH-TUp<Yv(_rS|LBS`pz~}jsx8baly%F9;om3ZH{H}s|V^mI}GaQT9rP#0$MEp
zDSyjFxBar^cM2yx+5abJ{(`MD{(u@xZRhR(|M|E!YHQWXpru~+la{BQo%K0k{n7pR
zs$T!CeAKCK=PsS8T^V3!S^Vrw)epn%HYq12eCzzQe)qdw^;@&A=Vi>0zd2FTIPHyl
z-8o@4ez}@Upf$i++F7q$-qts>@h*G#TvY8YXy)AFPS}rwlR_=(9(k7ENNnGG?3GM?
zuav2nOu+%h_bor;tKV)t957|3Mt!%K?lI-J{_{Xvkpd^H`Kq=5Jl-#VpGlYDN&J?K
zi+q#S{quyb-QQFBnRA2Y<n-Tfx5wYvl6l!&_-Q<-@0h>uXWC^0`>%oem8(KlZu;_|
znZHi?jDPJFZ@Cty`xTFSn-BlllWhHN$K&Zw9QAK2w#yjlo%w$)I^Q(yv`%2%2e$H0
z7x=%p&!`8@C|}@oulwb=<GxI-{=583tv?gJK$|b)I6wQ(x7%wMC4A!lVSf9ZkEgWP
z%YfGe&DtNgx5~J6)vp;g2G(2h?p9qXK5tvTs83R4Zc^dYKLw9_rA$|q{y6t}-=}+R
zKihew%MQJ|y8600e|qSg#MYmZ;ywJIT9VreJ#H$y^<*^nDt~H8e%5dQ??%Fp4-az>
zm+#x~=ZdeiMz`6;ZHxQus=h3nowuv&S7n*Of%VC0pykWSJQHjl&glGpZgGG9{=eU5
zJJuPn-Zo4=CbPBZ>8Z0P{-0Ez|K{7f-S6M^$A6Zuda-bQ@iO;$bIb2lK5S%{vk<la
zxP<#S4;%Y(zqwTjGwf@gKYm*O_v>~3*nKrW!=4=6@o<V}u$0;<`TR3JGYl45Mp>K?
z&Og)gzGiFI)oCW#*K&ex{Oc4}m-})xJU-X`pQ`t?5KsqX^M-$*l}&p=-G0Y;70GSi
z7UyxjeU~6~{^=8zD+`_5kN;Ru^5#aNg1%b&mZ}2j_llERGwt@Oc|}Lm%vi5-No@NW
zgZdZzw_~IJReU|pt({f<XsW2bPT<d%OMFAzHhq|+v44XRcX$8wdoGnGG3!5m5(<l`
zN&I=}&qDh^J6?UA+{BMjeu>w8rUpmY9ueQZZqkYPJ4UO+*Z=#u^ZC5n^I5HgH7A#f
zbkCX7aBEwx^_;7My{V~Zr(Wd^msxFE_hX?|N!T;HiStDzKU%DiuKN*rQ1z5>+vZ!!
zwt8pIXX*P)Ke7J2b6r^WpAVaFc}-F0@t-pPq@~aF6X(0;{3-~r_;c-!>M<Q1ZZ6Nu
z;;Qx{ozL2XI8XZ>UH_gjRYcXETWYPmm+n-n!zOFQeg?9Mgh@>AlILod|G99&5s$g=
ztKVHd%ilW1OHL#I)bWi%Puu0WH1GbAxbb+pUtO7;M}M+=ll;Gs<32Own`{4^*nf~s
z`p-nK-wP*r^fw=Rxc!-)>6ycSBDO!B?)R_YjKjkZ-s<)u)0RC?KIi{FxUx<|#}{Na
zXu-BTmu8RmQT{j|yDbmb?S8lG52(+?(-m?1h-tc-!Z!0C8#bm2)a4vLHtRlQsj<R;
zffqM7Ki~Q%!*a^hF1aUXSdK(;PWJ!jn5}CDnZWd5WjuGra{BW>lfPJgJh=batn57D
za$ha}giL7n<&!Yuw)jMa%h%FtnVM$n<V-L-vkuyWN#$oe_vpc?$1z&3g#~mjZ?Kq-
zvgEqKgG;6;a(=_R{r~@UAGs^Pexg_!XlW#PrS^)@)z|L)`}=$T?5ms{jX^AHPRZ^0
z<^nbNq`-sU^RIGhOnL5kEub5^R8=FIL*e$!tDG;^@BbGiURTg!cv@`BHxsxPhqHlU
z>I)V+w{KhAxG*Gl6I(QB?STYSo5M{92HQFxhxD}9g)X)}PwQ2aHeYKKng92r$mK{Q
za8b|GC?fFS_IZ{s5nP$xDxEKmXiY5gUU1>K_W~d7OQ4`^Eb3-B#lC45Yk1zo?d*{G
z*Ez};wq{?yoy(;4T))wFA9#K0O$UeV4>kpEznTg4X`kQ$9j{X&7asT9zdItdxZOMF
z=8naER;yeV2y@rG`*d2rJjwd-Nx8(0uXa42SAA#c^tf3YdT!_Mzso5(!{DA0G!nen
z7}soFX2W>5;&HFvnTTY!8=ZXe>S~K(@9(QMzGq|@^;F#|FsSRHminvR-7)Ud^<stm
z9DHnStG;Ly-JEt2<O4?M1ur-fA`G8$c4Qs-wPO9-nd$Qi7r9*debj2{?`N~~H|V@_
zIXFkS`i&op&)u}yxzCQY?Gj#Hv99j#uXXYJ>;8GE&HOp%#?ta6#q<72NefO)|9U%r
zzvWHwFLkHHb#LDDpRsJAoM1vx(*8SVXBZy7u4?vd<D?h$N&5HZR=rx8cVU5}oqoO5
zL_zhie|Mtu_dc!q{_gF9hBKhSa>WFWDRxZSVQX&KtmWh|KIFra6n3@t<5BUv6B86c
zL&Sb>e(t!q*nRixyj>^#nQXWwyKT?AJ7<PrnZNyCle87dlTZA5z5e~Pb8}y>)R-G_
z;_wrrq9-2PANN`Ba_tt|`T3mndH<LruCkM-N^B_J|K}6;vt6}Yg1nQe_c#<8I=*>t
zUHa+?=$at)U(fGM_P2{v=)DVW-6wENkz@Mw_W%AZY70P1za3uBXqaV|`|2=g<<$Sc
z_DeI3QoCN?+q>KTbYhZF?sdDfvgLOkuHSyAsC$3bj{Ot&tIw-oy8YGfO!04p6;h|V
zpD#!$kj~$;aely`v-|58CF|`e&ENNP+3v5`qHRN6WRv<2=|*l^;vlu#5Rx@DY+3Yn
zzuC0=@~nnMzLS~$Y`c>_zxLUW7w6~M-p<|qcH6vP57%^XX1%<$)J{6O&@}5x!J_YH
zW2@h81r2@Qlb=?3r|`ICOR!~j)Yh!2$)|a?Kb;o+YZE)4jD&aH{o3z8H*1_L`t{}I
z<CRM<`&pljExj5Fnn&GOQt|ChvH$U#pwo70D!#tD`uFNTXfoW?++ffdJL?mRNz##y
ztx-GgRlWXMJpW)b`|eh5@v5vAmjH*Hg9leENVod@{Cs)va=)+7&E@O=Y)sdCutu$9
zk@SiD)wbVmB-dH{ZGS#ZKmOgk+HaBdX^SgoRM`D^z<k{0NXwxz*_iyt$9lVSzh2}k
zy`8hUclW1L+IQRK>vmjYS(*u6$J^GR7+}S*WGn0OYY{fbRhCR{IwoK7pz)rxZTH0j
zr9_^DppNHOB`-FFZP3v9n#e9w;Lu~dF4lVeX_IMUUYb13KN-UpI<a0~;K=;GUC0Qu
zTo<$sHkPG@e?izOk$|$<Q5(wC*01Q95ai7oyl!W6<{?-?@=ig)U0MF=Q<f>#0#V-3
zK<R2~=y)IETg~)n535*Csez=*Ew9TaOH21cH*Q2nU5&JbmQt=R3%sUkd0(E_u)=%$
z?g_ge=A_=*k_jrsiw(3C#J@c1)~||O`0efO-^&a=6}d~k-AuQBQl4POaryiE`}dbS
zA7<KQ+bynNwtoM=U7$ry{`|=YTgBsMnDjAe$XhP5Dt)!XF!|UIn-=%ipbe9pW-#BW
zva~p!z0Isu^ff%Du=RHS{=a)JXyjbW@VJq=e6EeT)S)FZ{}$Wxt!4Ak%5ax3%b79#
z@Wn54p6~g7ubS_i1xr-oTQ@)UnaWQZ5}u|xB^vGi|L?c(v5D^{y32ixDfG!mdUGy2
zv0<roRK4fRjoL;NAVp4NQQHB~opsI=H5R;HzyF?dD_hg%b5^Hof4y8D_d>*P>tuhs
zn~LX~o%`6Yy_g<fcXQ!i2Tj>W0Ty1r+<K*U_Q_iBGQU@GSo6Dd)pL*j2`h`XD&FYw
z7JDvy;=bkcIgj`HRCT_(zNHMhzd)mw#U<FUU&+^D)k%e%qODn14@JLsSHA<gi0tYY
zgGj~Ghr^`&E*CF5GVR{>`*pJm&t91_dqv%S4y3&hNAERtU(edMC*;SMtKspb?XqPv
zR)?;hw)<h5v`y-fY0)pX-OjU~Kd<CPX7{G>_RQ`__8*T3PrepE#YndwT>iH?d=wB^
zYkq&ZFXO@!#;?lmmWJ<N>Q?dg*4AVnt~-l=N<H+S(qE+4!e?%hwwblPd--JEP}>~=
z-|w_=3fDwzvaopIq-P-^_vq?-?oIa23f&xA^6vh+sS}nTD$Nw>?jUh-n@=^9*Y>L~
z+L|L7&)(2rP5q?lJN@l1@6VB^vtx^9SjN3^H$A`ox&6Zy;cF|tpV;2!eoNcON%%?6
zHdmD!dAyBFI68iu+axr<A;a--8}DEJ%xo_MquXDnKUf@jv8mxkZ`9)7Coi1fVrr`o
zOE~}A>*<~P*FiHIKFMiTH|%j>IOi!5duA#hQ^B4jo=bBS14LL_JkQ)_-nCg{rt!q*
zi~H?XsXqOqY}I&ehTU10g<);bFgd5Jz>|L6fwA;tnD@rZ$>*T;(H}(xo>be-yI9q&
zo|Z9{U7Yv9^=I?_c{f1Pji0(3@(!l*Hg3OPw_9-PZI&rp^)_^YN8L|wG2O5KU;A`T
zki(*`<9<DxFMSPL3AX8`s{>C*-Sn%R8oT@Vm%RnuL}{PhKCNFMF;xCPcvpnoyleA7
z75b*$291UH)K?2n*l?!GanA%Hp~gdd?SH@79Ltd2t-I}qqlvnYhv*8>24}9H6Z`}}
zbBA_Kns1ZwR4@PClwiMuSB|nheY^8*CFq>HYL1SnP2V?LF`9y!)?Yrd^U2&O{PW|Z
zE}z|x2j&}QTwmnc{c+K@lqokPtkh<iRo!3eJ>5<`zUE`C>sfi-^Y3^WofrI3EI1~a
z-ZS5-H0$%HZ%;P;__zO3%`>4uw^`?yJKWx=e!OI!cjt$$;o<_#!e(}UyUw<MpxZ+`
ze$U>ZzyD9rl~ZqjsMeJxiL7s&(N;0#_n}YOa=WEKd(;G69m<%mt&iWoulm)><%<GS
zzs2>*d;Ptsx8p$*`(`i3qqm#7+nI!?O3cY#A6*Jw#tS}BIPsP<pJmFOe*1qBo@a{g
zOSe7lf7XBOcI__?hq+zz_O4%SX@0-vv*;q1GU166zDHLj31`(B>il5WnZ6`;XVKHN
zoYhW$@0H)L6>tA}bk^IA@ArH@#|YY@U=;WdG&scQtWYml@t~1i@60QfEr<E6b((f*
z@;L2KO}Obj%`b;v^-9sIpX@vm7d%hD0F8Qmy=_{{0y_J(*H7!q!e5%6K6!u6sVJ@c
zt~NX8(`G%Bj_g}oUd{&fIhzbueLiRXeqr6;UvvE}y4ek{?&|_obC*>E>n?%U{Qq%R
zcpY5;n*E%^)nlM01L|KX>mOn7y1G5@VCUI|hktf-UcIU;Jay^McF=hcfl}P(WtajS
z7ERAJy~5X{0-mVVjeX;KHF43!>b+sBLSDLmRX@ERQak<ZWw_t5Cdgrz(Y3W(D+*ri
zJoj$*d%Jj3^^RJ_n~lHox!?W!{eHj3uDOd-TYs+K`E1s0lRN8F+YeN|Ui)4B+r6WA
zWrExS79_2IDYUi{G;Vxk&hK?O+d(&)M*jZxwq0Pl#{OrUSA(X`?3sFgukmx}RH%8e
zu>IU)_dPOfe*E@H7j2SWtP9(5NX>5UpNpT~*co#e{M_JM{%mG?SH;E0=|QhRN1uA!
zm_CPfV&9I{>-YWY1C3vZ*2V1klb!Si)Nwe)!~~k?1?3~Tr-!*LV^ohbTP>+Oa_4)@
z(j^|Vz5Z3CMnyamcrd43K7{x8o;fcI#8l>($+vGku)*QKAlvM{^VpA_-hVYLT9^Mb
zxF_;SnlbVBJ>}KH7o_v|6dK6OrqmY6dfk-!wCreVs$BM}Eq6~=PFWqav}>|44`_P%
zr-kL}qO4tWOcvfQzh8Uz%uM6M3h(vT)Chsr??z9Vx_N5Ezl@((SBIAeFY_skXzI1H
z{8C;NC&qj3#oie=ZV0O}FD;o@`E2H7@DU)1z3O{5oDzC^{S(*e{EwizUY^5X*=8%o
zmB*U?G-wxUzrMEib;|0KCnKl$Z~1)AdN*jBI%whQzqp3J)U-naj*;q<^K^7V`(@4@
z_m!H)Z~x!d{O%Kzo?lnw&5PNXz+)m?W`MfU+`mP&#9yU?y7=uOJWPi-WMtc|o3gp!
z;i0*YpB}GL5{{g44>XoMVL!(P<4IRJHSUSU*c}30o?sOyFOt1$&7-+B2Fc$Sx~C+~
zx#7g$9Q4U}W^Cb6(RZ)c?=L%a?@f!ZWuD!{iJvkbxlIdDkm-sldBJ~p(Zk(uHl40-
z_&eKRmfD&1b-SgQcD6X|k>!YVIXdfvAIokPi^O$>_J2M!-#;l(>8jonys@NW->+Az
znXJW^Ol<zOwM=(W>7?ndX%c<$PjX_OpPSox&a-`nTbTL+*KV=53`QrIpQ<=%nq?j9
zk@O3D{*QIRV^`G)udl8S*D3#zw82#^re@=g5ZgtPhxVr^Eq!ZXE9>X*>EXAd9Mc#4
zelppA&Iy;LQEQfhcH1N=3A{7dz+Cw6=kwp5&gX1nPfydG%MtNgDuw%2{?+VX1>P~|
zyg{p1r+><8ohF#OtF8N)#FLLQ+;I~td(=*MR%d3HZGT`PJR$V&+=V<G?7^0eeskP1
zo*(P%3bdJXKH=ro`v3nt{{CK)Xcu_kxu4z76!jkAjY%eP>o<1P+wNL4Nq0@eloiTF
zO59K1m#QA+>JqQJx+>I<??-axS<r^QrOggIm_MG@-+x3+K1+P3yZR!ILg`7FuP-dx
zc4odaXr#u{n(^<i*Xu>S<}xMSkGI?M-(4SciuaD1p7|4Vmu~ex^SCVd8&jfO#jlsk
zW52(<%WcBM#-bskA-wI8+3g%-_2&w#CmtFw-%ek|ny_}N-=<HkPG3rm3m@j~|6BIo
z$e8nC%VeFhR0fXQn|FV?<Xt=CuOw5O!$~E9eD<VAM>^;Ix-jeLpDk5$Yby4}A8{3s
z>}-8q(Z{Otv1PZ`kA)SB{6Z$UHW$6Bd)#aOZ|M~^1s2!GFEdYTx=b=zmVJGlA4}xi
zjAvy^<xkEhDr_t~^z!NV@|$AKUY6hQ6mze!a*?>UT)5P!&ebIUo=v^{KUMAekB^Sd
z%ewSsR@nQ)pgX1Kya?uQ?s_`C?zJKh^WCmck2WLw9}k+%yO<738;8shP3A~pX{@jo
z&~dTc9~i#ePxig-+bx&>Y;T@jz}@GneZ^~0tbnfj`jyKrf7w~#`aXH3j{|72hb}0W
zmL8X@e&b;wAF}%EionHDr@j8pi(yfZoBg6>g+k!l$DS`2_gS4%7f$0^VY&Z3_vD6x
z!lT;`v~1Q66G=B$`YXS?zv|IceXC1%Zfs0m?D<f_xqjCEwuv$^U0OdQ0wU^lHVE_=
zeE2$L>P^#GI^k*xk}vN5yr`EcJo%#UEw|lLOfMBa91-@9QA-nl=cn$!Xv@hmg_PsR
z=imI)d*G#>+m<zx7KHU#zuR%+oyV4aF+1`vEI7DDXnw=I`hPzk&#YOpd451=MQsJ+
zi`JUp{^pNnb%Dnd<>mjc2>xUvHSdL8l-(!SMK7z@K8acvXUh2U@P-TPGato1os$`E
z>F`%QE=I5Iq)Umi{Vlcj?e(39BKJJwX`BKcwu$|dV)*BJ>Gjz1n=6;k+vV1#wDeA=
zaI3YzqJ#JI58o|3E?ZYE_e|wxSy!r<rN{E!%8OW!81o)c`v28uhJoU=HigX1{TFNg
zs}+Mr&UIweRDQmz+Ib{q*_4#mALcI+o-ikSjk<QL@somTYZLM1+U<>xJkM2ryI=pm
zeDP%djD-Oqe6Rk!7IeM5ZfRe`3B6h^AI00J5_W#xcwBDxnk&))EnND0J{*!0k1e^#
zyJ^**&~4V&be#mJEuEvRkgopv+lz~j?dpo!elLG>EoKg%%0=0>0`^6*yUX6S2>TUm
zdj0r(?S#jm`#1i)>j?O;E_8L+##J}=_3JHKl<A?<RdfB;*9%TtbPW_vJUTPqJv&A(
z?&9T{1x!uSys@^o3QCGkzWS4Cc&TJno9gaG8>J?%&e#Atjqh(oW@xLQQssh@R{qxG
zb=nvA?XiiAy}03i{r|m98#LEh^7gn*yIdWnQnatc(mvAi@BQ5EcgwcxI9yYEy{V($
z&nhyfDKwT%a035tugIFYn$u>ucU<^#D_Vwgp5?B?0(Tn|jCQ<QwK{3%R3;%yi{tt;
zy{D)}EuS_~Bj$1O+pe##TZ9FqmM`X=_PIZp<xHH9&cz)c<i1(m6#MBFa{P~qR_3bq
z!iDiHM$<oD<UZ_V|Itax-ZbOFg3H27g&8mGO%b(;Syz2x=9%K6x{G=`$`j+~JrsY`
zlASZ7VCvkB7u}?P{&snJnYaF7t9Vjmz{1Hdo+`*zZ(aCUrgLi0+gn=?KM4BTyuILE
z%&GMu+I~TinX`HPE{Sw&F>`P%KESWEzTEBev$O6~8;_sd?fyVoxSXj;*J@&;`9mh@
zsXpbiPb|pMk`MjwD*CBd;?@Li=Qd8YKq(D94OPpId`<mRESETUKg!!AR2OIGarB>4
zx9mdUADMqYynC(Xdbq2|_TP`k$>~muHr@u!2E;i`5e<CdA%1tcYeMdg4T*iWDaD{#
zw~{5taB`(jcTmzDPK}vg150Xo<!pYaXdRx%9BukzW7A2|<#l(HqJ?*T+y7?&uk{;i
zrd&@;;-6$JdCF_ga*dlg9bNyw->Y7~FF<s4lgi8wPMv?_)zsv3d2VrEIXLg^L51o=
z8*;C&4nKcidGq3T$E5R1oI2OK&N}^Xi~X4v);Zr6`Z9*)rEomhC;aweR7)(RE5Xe&
z!}^h*!^ds+zjXfk_V)JAImPEHBi<((HC*oXT<JU8OxeU{>T17$&T|b47oRl$=1%ue
z()<$`v8?8Zbg_PPXsF))Kc5aBs=8y-<9}7Zz0JI1-x9ec=S{?C%;^1awjp=6uBn=Q
zOgo>f%oG9kehouWK1cl>T5fk@o}QX2+dlnIK~v-8%@UyTi1mlsPjbJL{Bp=q6|}&h
zk5fyIeV+aS$k59PN0x6l)8~JG<ma#@G=i<Qa<TvP4R>#p99$70(Ka(X^6dGRrN5f_
z?N-dq`NZ}4p})z;467A#5j(!x-3zsFpLWWzlKatvTiw&u;vzC9JXpmWEjqdDtN-@b
z>vmT$n%*s&{8^iQwQALZ3lkcgKZM+Rt}bPgtz6Mn{o|qO=epy4vUk@+ZmyBAT5@4g
zg7Ad)!yq>)_zO&E{dtem{>CP&{hJ~;r%isMT(!MmdTt?TA=R$e>vrq4YjxVqzp;H~
zIA~vKQO3W<8k_Cn3s<RLH2L`Me${JT|Dy@oYH>A*ll@Kjm(5w6cymwqHji5hYtG(d
zY1T-HUG3S@Dr0!4_Jz8_q0sx%GgE#WP77C8W(ugw0Cyl8Yn&7wip{ZO;bH&t#qMV5
z!6sJImenb$n{1P2tX-5Nx%TLz9y!oq15bY`_gOre3Ocw-Fs(^e)A%CGlr{Tmx(^G;
zIAwj5xt(it@c1H^L-&n!6PEPpT9rON)>|B4|DsK}EO7r)_Tw@klX7~qj3C{q37<Jm
zDE*q#A`%c7#s9fUX3>8&o3E=UJQVCbqkX6-!7t(3<jsB37T%MlR_{01x8|qi{=jy<
z6)rKkP2Jn?E_`Wu{oug~4c}sT+hb>MR+u7IWc%@maIMUoYS5Vx3dI~7SoM??W@=yX
zisELxIP<3cV&MrMLjPH%&8AG?X!*Axtk<!@<L5ngW@g6|zgYrP53NqO`6#E>6Ko&C
zzkdby+S!Y8f1gyJ|HU(8ah}QEyV6Xc;fM*z?b#RGS0rz)So+jG@8-m)*ju`yHIIuA
ziY`~o*?VxFZS}V|yYlz{Ez3F2IW60=V1N8+G1j``RPUDp@3@oQF4#Q%*fm#RX@h~z
zQmGxMmBqfDX>-U_P*`<Xt@A?d<V!17@3}rPkV}JQbKc!un}4<@F8WZEE+N@+^+&bZ
zibGH85AAt+_5UgD^;539Z+~va!qaHf)1b5Faki7j%JhAo&snd35FYe2dS{!15=%m`
zyJPZ;T`@P0etmcK_H0kFW0LZ!ySVqNdge{}bj9XG_R0qaFD<$!ujN*svd^E%+Ey&{
z=B~y>7nAagYd1o3q%1E!65Q?ny4B#}kLne%ThiWazhC$6Zu$M*rJS}~G;`PsXWU;P
zd!>6@%EZ~lD=L)Ma^&x3=C?5jV@X_cIa^2RQKEIklV3usCUmK6k9JnbWpQDySS_@;
zAt=)~v1!H1DT$dpjUj>@ybYOh3oqF&fB5(N`kS(Civzy>pL?p{<HoS#?$IvHHtb4k
z-k(TMOp6rxYIW|Fi|f??JGvJ|pLY;?cGYM`jY-YVPfz_!&it;<IkiCl!{UCsPj37V
zi(DR9%oE<Z{f3K&O;~}j<=h!UN8Jz4JY%q;<AaIt1klk60s?8PFGkL709~oQcZnS6
ziiaRahGTqzDbn7jSQa!L-guzi_E5xQ)&{{pp$`-O1UN-3ocjId@|M+xGlkt`*N4e}
z^|{jSyjAE5Kc7}xr|!hVMQXWWH#drEhpBkIvfO#(!}Qr^xlxBq5?ef$@4g;if44ZI
z?cp<X7Ngz<oflr^+<Lzl7KuK%oH66BG?Qv8!>-RiRyGUGG)!(=?zAB9N1}<3iAuIm
z{^?ffZ8u#MZr?5lwANd4T+?;2d}W~b)5DMdo|Mcu<Hs$0Vs`$%my<Ik?`&WN9Y}HX
z^t;11?j816m@%t-(aF1=p^4(JWO<AanR;5=|9m36{dV5&*1*EQ8@_)&d|;8K^8yvY
z358#R!Za0bH))@Iw{_EEjw835lzW40w8Phx%sC7?Q2gQXkA}w<9_LTpv@rQn!fU?D
zwfF0OpLO5Zs{W~9qo=33rjqCRYxDBn7tU+pQrq_C#{=ie1*UU#%?#t;2i#pUneED?
zZN=a3mY2uZd~99sufz4bNZ8jwMTqqf-{kWTRh}E4j^9!%l^5>3V2PlFX;#SVHGU38
zE2d5V;vDs}&B2J}2SYcXW4=-3lk0zuTm8{EKKZOtoc*&GpAHwP_7(8`KfGDk*Zoh2
zpz<E2C=E@SC_R^n>*n9!04*m^ek#;|?|^}Q;wynkEejPzy;?o{KC5n7=^nf2)8dzJ
z?g^YQVKR!_w3}7E`O#M&`;fxZ!o4?+>MH4fPIneqyQQ(o+xHB^@l{8ASZ^J5ZC`NR
zhi~dZMw?GzCuOvz2DG<KD+)aKy7Xh`oeoe>TR2$ppZmXecXx|xv~_a+_FuH&dgse@
z|BnVA=agLXtow9GhW!kWg^#}W(vSrc>hl*&ve@4hl=|_KP+Q!gf+XK5=MEXK7u|1@
zG;7tS=WBu-c5Y*xu9flhW9zB!>1|#YH%r%wz0uluwAEL&<m<xl{Fj%O`h|G>R9R>g
zdG>JVlowTD=@BaeZ#EsevGen@V_QO6G8fkgo+wjx@B5PO4?4Q0`pZT4+DRF)J`Nw}
zEIT}hy>9E4)ei&Qyc#oSO#6H_Jl^tRg#30p-^JnQ4lX!wYW3pyv!c9>A>tpMYSZI{
zoi5JG*~!y5$+dyG{;5>=wIgO>HpODU3j3Emm+LcsTJ?Be*x9Im?fVUm|K!_$L3Oou
z;4XvyU(Rn|N-g`j{cc(GaendM%O+K=yU)*244A~hp?r47njnW|P0LkwUq1z&H&rMX
z6tLXhyxEGe^TKTLi(;N{SMKDVycM)(l84b*;W9@`EjQoY0-Gtm4m00HX`cs=Xx?#i
zkjOlDLW?yex?tzurij<z2?PyI78jm}AJ_OfEaJ}At~dzV)cD@(mEzhM=*;9DXV7q!
z($89r4HBwTs`cBqo&Xy+$xUIk$OMiDylqTcFWa|#0yk(3Sc<qC*JL|wIH|rpjw8EQ
zF@ZxwzH!A{O_Q(%$N6(#eLCyCB2IJ7Ors;4wun!-_95hR)~^?$tlJN_@fJI`@pQVS
zKCJ_-Vc6`&_;i+9%bG7up`fEvQu!JKKI(QQJ)LuVA?xGk^Xv7B&qrNh7up(fKE0G_
zRrvaQK8u^WZq-f$`ScSb<C)YIar=GEZXOACSP>NDx*@<VBf$UaME=>qtHalSi`?Pf
z8gg}2XtL{qv$Car5`H1VDiW41_Z9hU+pfn|ul*ihdNuT2pY^*B(;6?H>05Uwa&y|x
z9h3e%zCHgcr$-6f%tK2jy-C!*EnvX1sfj`UgI(>f9iUAE+B1%xaeFbtq=YFcTX$af
zt@W2oZs%<7oo$ji$$YC_;Uky!${+D{Kac80Z8?#+Mqur$8S~wPty42>HBRT=+q2VL
z_R`wu?GYByEjOkf()l~bvN-1Lt*u*E3GMCr`D<h3+=d+PbuPcJbD6X7H0mfe)H#~I
zYu_5v!=qO8dj0;oJ1YvL`&q046Hmzozh0QU$okog<UMVrhc2$tOV_#Qvu7D-1I*r?
z0z7K}zFv>t_^CtQs$_+KSkz?xsRvo-UgcZ?TG?|;Y|i`g-^MJbM40+*K6zY!d3m{c
z^^b?`{in9F3-><Yee$?wSpcK>sjwUORWI6Y+xY0_q*EcWURML;%vQ{JW5C-#b3%09
z&ZGVY65%0lpD&qhS*#}Be)H=r)9hnD2b_K1?*ISKZk@^hP5W5eJ+ED=Nm#x52M5Q_
z|E+soSfAp`>6)=JPeeDcXWdrIcRL=(B_wq3Y*PD_v|oGmLHm>gN4`lOnNm`^QD&C`
zPxrLs??2lca=ypZf4^J){lc{Fot@!V=4Xd*WG=O{zg7C_r26-%Ctoa@G^@wx@0*BA
ztyxkQ1q<fqZ18VAY^8rYCuhBB-klq_7dQQW*JFIHAmZZNySuk%Utc%Z`SQ;_m7njl
zipRaky1MG=`iCvkUVc;4)?Y0$VM6WOj5!UP+WvW83+g^?#Wd&U$%SeA*TwF>cW;U3
z<df!i3J#xrl*b``?8)IHN;*rVPdL7OZ*{UmSIY3r&b#4DKrOBL-OspB8`S?(XfTbm
zG{50-uXoSX=aV~E7~2Pki#<Jd)K&g=@F@iWUGH3zms5WjCLeQ|T&cbLqLB%|FxNAa
zC1>kiugSZ+tIu;~{{4OPHYFPEe7$aW&CDO{JQ5Ffen==eU}N1^@M(i+yZrK}zh?*i
zm|V3vo8LpO?ru<p-)bdijuWRc#U}F~eb_F<)jiGmf-GnWM>J>itBV#7H@&<HI;;q^
zDk}KUz1r`0|E5+i+js1?X}#cqS!)V5|5JOuQ#7UZuD4xT__N!WIjlbj+g5$Ch@O|q
z8y#sVuQ2hhW>=`SPnD_<-{YMk1s_jwd`?K)>pfkM^;5~aH_rp)+g6sBE^Ljrcy}dH
z$gU*uXJUot&wkLcijhkjKDn~?*BH#^)UQ83=~c%ht?7)atLKQ#)QacR_g|!AyFHmz
zc$)6-^W7=`fBs_Tvv@EUbY`T0-<<AFak2BOP0x$R*KC}eBcGD8puKdq{cnz#%BNGq
zKR(`@VD#(DWq<GXxvMz(=e_h?&f%-^J+kGKwbp9k2^+NDoo@H^IB|359qCQ$?*{vP
zG4s26C1;(@=_#7QUQ0A<5>od6Tm-&mq)^&bTX5ZcW{$=AH{+((zFhhv)xIiw+x;Uv
zUn4Ktl*N|`ELh+A>TIN!hsEAyoib;(Y-+Bkv-7;R{lOE3HEI{0{$g>FekfJ>YUT0|
z&w5XPX*t>6I-QNd<=BI|o3HojvpC<d(Vy5^#ecK=TQwtSo79JU)$iXb8wsrEWUbT`
z(T~nwKCddPj#1KX$xq%!2F8^1yuDw;+I4sjEz7Xc$mV;?YxFMmXqTw*uMGXYUxHSz
z33B+kiFJD5mCrj29&W3goog0p8&~}8X1YC-GgJR!Vd2S>c#iBZyPdn;|3+5yh6G1m
zHTg>hk)3s`t3d-{`8&<iIi6TEZ8Cmjk^S=i{{8bCp4|O*i#4HH&sY8S-FcIHvzN)H
z*XX3oY}xnkS9bfd7N4Eh)<*ZAdc~r$n%#cssWZQVm&u(vrD@4>4|Ha3fWd}v=a+AG
zJnoARnq6>S=9s8in8p&&{#<9!axjOl0_*xpN?%=>x%hjTDa$8GMm2d2=2BVfvM-0`
zS}}fob@eppLSE3q6N9G}m9h_oN)Oq-x{$^oZSwBr^7&=A^LDS5HqDx{`%#zn9y8`c
ziBsJsJKo-w8+&=#y!!Tp^HsikugBN#U7!Et#KgFpn%9&2ZLgjFXP~LHMoZ_J9luQR
zA)QB{akLp+a`GSF%TE?Ba#5dC(8Mp8y%cnyP~i%`Ump(h*Ur!}IjnQ^+vl|>Ua_b&
zY=5TNBcxRpKP`&!>+9?D&*`rT*pVK`|K7Uf#fONB_5U)gctP7b@;O?V<|W=Pb$XQC
z%V%L3_o3?clQma@y$}6)Fhis2+nbkhbw5+htG;BYM_;O2l(5NR!W5$?bFTQiWvmy=
zGgObM;^VzJ<ups%gq1o!YN8?@o@Ac-=>RkTk19>^vVw<RrQG6rB}QtsRVj^+cCztG
zStQDRdR60R|F>lO&u6oLo1OG?+w(+{`}8Z8mNOp5<{jZO0<G&<Fh$_Uv)TD`3?3d?
z>&vo5_I6>;#fJfNnMIqWt;^Od*9n-t`QtI^-v<8{G!?9x#-8OR+O%jT!^6NWq7Ir1
z)7ZoJR+S!q;(YV*@&50^Y{DXmb39M#wa(w*(VfXYS7vAb^N`6*S7zmHH54p7xAkV)
z?48-`cB;i~Q)>5&-n_a;L~oVS_IpO)nZXIFEVInx7hf@svK2nCz_EGGoaSST5)y>2
zy8N@_=~wl5AZY5gQDRHf`T6$ugYBd^jtZSO{3&wu<hGsXkFhM_JGHv{`@6i4kB;))
zT<l|Y@W~rc6RF2!^4-X~Q<EBRew|Z%Zs*=VHXCg-*C`%&XcL`~boJ)KJHqAHBGW62
z*_E;$+&C80E}wfjXZO-qH@XhjFr^#G{Of+D70*_>VsYKoX$@-?Wo~VlX|Q0D%kK^~
z-<Mpj>d*J|<vN*UB`<3%+VW-!m#6YXjuU*K1o7vGyhGd4i_i9WNu6J%$bUe~Q?~9~
zuCr#^lBt$^j%<{2yjm3)Zn|%R(YNyFbIb1?>o0fzc5}Uca({aNWOa@O$Jl0DTg_|L
zJZ{W<q2|h+j2{o%<=?ero2=#RcxxciV>C06?>>WChji;g$J4Hd8Sk^2<er~lc({0V
z;v~kh%)rv8fhnK7js}X|62G8*{F_qg2i~r%vwAtw`crqA^j?{GS9eFu<Bnes+vT6!
z-hY&zE5I{ut8!#)LQGd@+w_L1qPyk=m~=R|S|!ffr*eBrek!-xfA!yQwrA}w<#v4k
zHj8753DfGZwO!Gy$ur_#B(QPFPUg~+xjpCVio-{ot~lNW?OqRvU`sa(6hG$vc!zs@
z%nK9SJ0+@5C;UI7#X2QBx?rky_&>P~53dO=ZF%dRY}C{v_V&WOlC-UdyPVbKZ!w9g
zzViL^Fx6&m;1bREetcg4r=3ifRVxCI*~xP(-~`Q*f0*%qPIo|}hNrqRi{{d~(ycPu
zGxIjDyW?tfW2OBXW;351={Zcl_(gBZ*L&*t%~Pt~>~$l&e(KcZnrTb^Z<+yW78Y?d
zuE{^hsr{(ivgLS`@4>i<8{Fq9$!H{B>(XgtXt_L1H+oyx$@w*(JQ*FgY!#ZanITdC
z?|Xr@b8L6pt^@6NIHAR=;uNNCz|AH9`$G(4sJg6WOwazE(M-IqR#JxpRyc>Ro3=qp
zWujn~F?iXFL!_g_xtW_*b2{2>d;MH!2E(M6-+X2m9Ne6qwewULr?u*H+ZD$iTnOO*
zYoNl)&gGO-a4<n!&NK5|7i3vlK$w6-vR9bqf=%n1*h3|p0!1t06K;o`ZuZeiGCuAt
znXP2<D#?2uXGdq|(^FIDT@8Nx7SvX5bBJ_sh`4(G%qx~J|9-!Je^xAJ-NxkfRmBfi
z>z~<_xMx?wNjHHrkR?T_qM$H2dGlCYLv)z>f=$03-6#exi3^Bfd0=)<i#6oh_6J?J
z9jAe&Wj8fDEbFyQd#+iuJIp0!lNDp<l6+Q$Nr%5}b*(Fww$7fbIAJr#feTE^-8&a4
zCgl8cJ*;~-Ch~rhv|*Bqv{detfL*caFCQy1aPOA7(j`9s<OccrKNpJ)7p=3KE;E_`
z*M6h5J1wTqyLc<8OyGnT>y+0`D^i!wKK*TS$FAQi4_&yl$7H_H(*Bw^#kovQ%%8sB
zua93PJmJI!UtQlfYu9aRWZ=n&oZC<oD(Zjp#l26TMUoUZxn|n0og?_id9ISr+~Dfi
zTY83q8yYn>#>U>-5mDRbu!_Ux$Af0^lv1Wsrm0I#HXPoiz_jog597uFN#S=wpHHRB
zRKMBi|Aa})Y2wi(Q;$|XO-`!28FwS*g+#V<49gJ~-}`I)9Fng8S-eB{^hO6kzP({A
z&efZqPV!%uc(`pFlU^eqs8X7DC24o*>udJmY6^x`Wy`m{J}Mq>b5u>i_3*l#9S+yF
zKL8J`775PCn0-X-w@RSbEfuM}?@xspH!^PCY4`K}{{Qog%@kZV{Rzqy58r4W9Jpo2
zf04GC_XSRfvOIZH78j<upypQ7>8XC3%TmM}L7TfCFP~TSD#1`?M_<nVxoXRd+Bn?r
zJe#T&8a46mG|TeGz2<QWt55B({`%_b?_1gH_xfyEaebQWJVTC@-N|eI?cg{w*Lr(c
zn7V?c%3on4oxImN7X(f?vK-O*r2qBxb$S2G_bQ*yO#|)kvJ9W4`G}`BvpeF<8}&CY
zn2VOiUgL9CkYlR(59*k*UU>e<^vofi#u^8QDJTEU<$t@yOp0k|M?(a2g!yXW2{KdU
zm|3svDt#TelVifxlL8)X4T0}ZUf5{itYFD>=*raCY6sBC+-fIhXKZY9c&Bur()-=E
zb5Us=Pt2Gi(+``8+JHN;lR!I4ifVMO33#+Q?63QK?))pUJ9{cWXKm_LymVV$J$uDb
zNsz63cJI8QlRa5+f;gyioOf+a<nN{_z7CZi_eCfxb8M*SV!62%bY61Dfj2idzfPOV
zv`Ke|NcE{nPgOwMfl{_dEdIpO2--If3Y(Un2Tt9H{QRVMW15?w0hdNs$6aYAO{EWq
z`R#KiUggX<F+uTd=ITHv&2KYQPiwNIJWLS|@cY_fsy1IhAXrU%lNF<E-H(Usp9v>i
z3v*U*Ik4@4lgXKUjwS63kJVQT2RuDBb-(}mlhbYqoRDS7VLCN;--c;V<e9eLExT<R
zIk&+_GV|YFlWULu3vA$gVXt#0onuM2!}WEs`R8A;gn$OS%{nf>HS?aY&2eM*Y;D`b
zw<p|LB<v&SHt<<IXej?AXpy~Hk%7sK@n&@bhlp&WR_H37v#(fEq6=K#+nkR4#8LC_
z=ku%IZ)LCN4~<cX>wP}AJnnqO!xqK34;S6#-|hsh&!4E_yX)b~EuN?TtOcEudQ5w_
z$}N%ga@@u&T+R<>=kHrN>ndl*!GzT(4(&SmXmcyW<o*cJyE`ntCYRYw_9`#l=zH|w
z@lVs@SrVL1zhb!p>UumCudDtP<F2rz=7>OS)LGHfEA46{+@e@jJY=R#*Ut625W;Q7
zGD&GdspFN4i{0gYxsR^-_+p9fRu9lBwGRvbf4#oLI*Kz|H9EmhePK&ym*B+iT&-h|
zBd!&7I9!`Lab48btjk3myKOgtS86?#YXlwTS{=6ife)+y&U*IGLJgp!7IL@WHFJA-
zB5vDc=Fsi`e!WirTFJ&Q_vYQM*Lvz&es^rY-+BDxkLK#P8&B~zrf}TR&|58hL4AJB
zCTZR~x!dpBL6(abu`;U7k}bb;@$bju@*CA2-cM-ez4Lzm|99&*b_9J{v-{nych{ox
zOD`|;EiUqV(r5cELS3ff-RARl+DF48Lfaf(fl?@F;P~$RXSZ0UR4tD@^+svK-Ll(1
z`D<=)sm-_l|L1b(s*sbM*JC6?wdy7=FNm-ExfFD3-+KQY-gj37E{=JBZ|~jE@YttS
zUtfi4z1`r&(^w*KKp_)6aOu5#w@$8}!T}bM^Nx*c;`Um_g><$%Hokl!99H&pYPgb4
zwr~JP*Uw_MM$p-<XJ4^QG4_aX=4liWyis58zvZ~E?v$E4A13j{Y)a|0e!XV1P}oGh
z)n$j8bPfreFkk|mjZ_9oq{2>Z)mOT-3t7~BW=z<?cQeRCB0NYiI(O^T=sgvMhaP!P
z617QODwfExq@ls!Qw?YcBK7pN<lv0us)j5@Y>X1TH?q2m_SF7<yS;GxL9bm8rSo<y
zl(s5aA^f<naCKDv-Zgw5cjRtzaAsiHw63S*_1f+KuI)M`a6+A>?$1Ye`=2^dTTbNe
z|NCv<%lG^L@4KBozjjW+*OaG$prsDwXAF<;0CgK3{(_Q$@ZCbzLvN0OiquVd?4aSX
zPg)VyL9Ps4O`XdsKR?TRbfnWR`u4Wm&1OF@G^}2~@7CR#&u8a7d~ia!zXUY5Tm5`)
z`JFQ}jW;_@UD~yDsrG%2I|YY%&C{pat&iLL>-p2&+;3if7Hv#Pcf47lCV8fBzNNE5
zyugWHVlju?c$Yunj=1Ir9c??KxZ$W+^q&c#Tqm|YFuFc7Ea;>n!(+x%u9pjs)lTD!
znzqeGNg?{^)Xi3ms!V@7)#q6}K4W~o#zsoNea&(3R-$#g-~C#-LgJ?D<J()a%|muH
z+$xqozb^oEdyOq<N2c1p4Tt%v-+sLwZ!hxyald`tGs*NhA6e=`nz_AS7hSoVyz)J0
zv8-8K<PzVodaI`{r>B2zwO{Tt^HM;H@4cn-N@SllaxXh~@;B%l4w09C<gLrzSOoAb
z2|qjEzWzICE!S00F=;5%abuO@+-=NPCGM=2wk&$GG56LM$&XJa`_C(TwQ{-L(uW_{
zO%XgRuODmInz+8}ThX)NE1a&UPkbr9EO*f6^3kZuHiwmp0b8@K=5MlM6kW!tc#qvT
zr2ESuttH1gXZ_)l&foJ<zaZqwn#jxCNiFgZ1(n^lK!%N&cK!Ku`hC^!x7(#BPB$vM
zSNXiviZM~9v-ACz%l`5$D+?0y|Hi7EG4J^1miTpfRNpk|ZC}q>zu&W{?(eV5_iH|%
zT?Sg4w<fczC>FGmaM6?^S5V=)|LwNh>k>Z&KF&%wnzCAW!nFQYr#P;?=}F=Bd$ilG
zvGK{=_&CX1Z>M=&&A#^99}nA;{_E~^y^?bN#FJ*%D=C?mdaXYkU|xReXYl8e&#f;t
zmG_wMSDe7hGEFZwN_Dlcz!VPc=Os@X)qH1N>FIQ4Jp9FAb+O$OE5=Nj@URatKWA+C
z6#mLxQsIY#!^a72C)-yS2*@r7Vf?<(J8b`^smp`>B9{GHzvEGtHF)z{>*1`X7h<1l
zovru(c+@>N>-xIC2j^H8zv9^awtL3L3;hDWrpz+UHp>L<X3wykuq`@o=hN~<l0QG4
z*4zCi@6bYlgBhQmob+{>{rTBk>+*Npu9{L){FUOaZ2JN_9s53q{fv)l371w0SI+nf
zT7q*ceSYmX<wxhPeb`jQ`r9YU_$-Uw<KzAL6FZC6@Hi{n=5XLhDP@Y<SMxLMq=SS(
zg2QryeZkB9n14+8l$cOjd5~4y<^<P#-9-kmFT^E#_wGzrT`m9h;o<h}qO85)o&VPD
zpTZT;)wLzSt8<$l*J}H#MJv?j?S48fdY!y++L^#3hMaNbcT2Ymu^n~;Ux&4HvbE99
zjJP$Y+HNQNxPVrtrMt_PUXhqv<8k_$Ld9ps$1_`Vzqd_bdV6hcG=E@R<<e>1aj#Om
z0}d|=*I3goU-v`i(CJ4kBDHb5L4&Pl6cs*Y$8NS_Y?VJy(Jz|MbSrcD+<gy}&tK!0
ze+E8)<<q8D?W>vW<rCJuTA*{~yr`B33zzoauh-*We@eVobEMPf_=o57>;F}(V0kw+
zkjeh7@6x(UZl@bBT{!8vMg6~{&C5l8x7SVKn8IZ>d4`GW!zV)9ew_IHa{2sIfmhbe
zH#)fQ`@QPl8J0d$0d_u%a*T~4vt_P>RyqiN-ORdNWcIP*IF+EUn?7I5TXAFZ&MCPz
zh1#ZeU9D}muYw2aO9Xd-wpE>e#d74DQ17$Fa_c_^FZZ)Gkg5Zn#m=I7<e-)PqnlQb
znoqSHs;yXeXs^|_;3I$kTyW-}>mIS#t@j@2LhpD{X)Rt0dBr|X2X(GX9lcXu?|3w$
zforvWpyiowUX33g`kOG?{(7-EZnMgHhq*a>3y;2Z;VdlzUB{xY^*#FVjty#MXaAqp
z-(T}Y&|T)^sWp+Czoo7=s+ndGYh(XZw(7;g^_y8eY<jp8cWH<v&Vin9!p^wQH*#)6
z0>^@booWjz_zxd12VJ;w@ZhqKJ}N8U^lolFnz-kde9~;*b>^oMKRsl=vnq7;^er*#
z<`lMkZ@oHy#hja))35WM_I$GZk6!GqFBi)kZf4%9`ughZ5&qW0-|l#-&oz<o3V6Kp
z9q25coqSRzFG@7TW^g6wDXcLlzu?I3`y}T11ZO_U<JaO%YDKy;_JAg}8x$vKF}<-%
zEoIWm;r6@P`L*$Z&|?{9uLRJ#%VM@Kpo?sdS++`Tzr5w+y4qh~ULIoqwdeD>YK~Rz
zAycn3ck{h7zf`Pu#Q*c5f(3PZ)mGcjE!twU<E~5Uzx?~P-|tQ{5Z~asEZs1mG-vuj
zg@W&Q%j4B{9T&^C(~#FVl9Fz6Xw`1Pmkaip$cN9+JHVjj`TEiiG2N&WF?Rb{dHAK$
z!of9(Q7^-B&d9k9Lbd|h1t|fGK5pnQ`oR10*hBL-r*cv?Rb8t-EqrD@YkKv$CO^xk
zQ<f)2HC&BK?fr0kwSJuB$ye>aJh#f6;=6n(;=+!?$J-BCxgP#>ZBF>Xoo#>kqI;$I
zze~@ltvYY|>y1HVf!h|)`qGK>gZlK&P1gvYDS3ij+d9=?qj0<Y@!Gq)O4EPOR;hou
zS;cc&dEkZ_hixUz<{0mEc^@%D?~8NmrGE7}1&1~m?9upFk;_zXp`zKp*(T+{ht0bW
zIH|@}N49)<ef@pSrJ2SoUeb(Zt(&YEUoI@0B9ydLe%-gnjLk9qT+`b=T5%lSaN+zk
z5fN7jw%=toV($!mugI_eS8`f&&Dtv`XY%aN_&X<5^KjF#quT5J=2{j1$duaKmfH3+
zA)EjG!)2FkPOeLwm-6zHq28YWXVLD^E9);=Mn9hUFs^0Sxg#ttm5H+xRy^F(XSOjS
zA@OLW>PrjulsTEzH+O~Fe|*N%n4_p5_2fRN84KQCeDZb*x5(=2pzh43x0BmGJF`ri
zx|3y9Nx$v49};5U-`(AP-(?o4f)tD18*uZEuznu@pP5AgHc?_B>y0)Dux;g5UHh@j
zl%<H3ao^v_xeZ*4i;7q^vfY2WF|6}^I){aGh2**d<08Gvk4MGtAO9(<^E#*2@TbO9
z#@9B_%Q?*BD;~D;7ku-$_sGhm=0I2f27?gEPYF{voB7@*6?|@9sA_XvCvWex`vNCK
zm^x;plrnj3VV%B`eM=EfqmP0>UO8wBm=w3VnuLYO%$gO>k=G_(=Q{uCL6C~C#I#Pc
zgIfKzqNjwa9m)&bRy@@@+AJe3BE3uCWA>g{-o_Y*2M5{Z_b99u4%pLtF^1vTtppAg
zCx$My9%0{`o4B_>d@prO?Dn0V#n~@yZ|6VUHn&auJD0J~+NiD1g7~zimT1q`j&901
z>NwFbF)OC<^_D+v4r+oA_MUmgvV^IBW{rmSY0wPxi|3#=r`*yQ4c@s06Sg*GGHbDG
zv6TAH`RX94xVZI>*ryO5j*O)ZTV>D6<{VAk)f;us_`FTA(VFiYt{*;D|8D2=Z|()r
zprMi{TughGgQwN>!sA%8-IZ8w*aa_4xbz`0{M*;de%5b2xA++dF5Ks7I%Bgf`)d2!
zaRyo&E;T0$n&pVr_=Uu4J>0_C_|QQ2Q$fMugMnQcOmD8v5OI8LaAndm)w#bwCkF{L
z-g~&l&*5fG#p>Gv9;}TOZ{8)^@%>r6i>))gi0ksh`}zC-rnwyMDw0p#zr1I{TDgZ$
zUDS*YmAJ0F{Yipprc;CNlQn)0fj{T_*v^;=S|AKs#&(-SVcUeOoE#N5jN4sJw=dju
z4Lo9#z>y-vxNX&DJH~@Xr}kAS{kEQ2lc0SXR0A+NEBxkA*v%$ha!q{!=>Cfnb~4wP
zz{Lbl<0U7CrN?KSKlzL02y^l!$%R%Xj?={$!eHBp$^-&#=UN&vCZ3bL%<aaT`aE?*
z6ffxPDGgqh3&A%wrJmlH@nZSDIWrnEI{fTzY&dAgmk3%+1iJO;6d%(I)hj34m!F!+
z*>UWEXyetOt9m}rGthY&|F|)1)^l#-$?T6i^ue<ziz&!9%tRnF&u7~rHrBQKFE96B
zzrM&hBcP$jnM0ud>#M8w`8PH^oD#74(2b4B(T5V<<*qD9urxW-|1<N=t_kda<Ic`9
zoh|ZgzD409M+rG)@U)Py+k2s>%Vkb^Pm!;UDX4AvX{g+{(cseu85{o@^M9?FZnLHN
zTg%VNxOvurb@Qe_SL3&6aG$Xs)DSEO-2`~Df5{)vVRfHC7k4BHI#}tPsrz(NefPuT
zTsm&A4*mK4e*gd7GtAWOt&Ue5JoG0c_1GWF$_pF@X=i3E_OtnT<axk;N4YoG6gt}E
zo$GE0J55x-HTPt*qAkz6)}I@fZU$Y`rpCX`<-*1``Q$3l3gi<8_F4G`ihgx#?k%#N
zWwJz-KdboLz3TVhKPvAy`Mb@}wCCGI_S!s&GhCl9yWR4Vd$o-BN2YMD_mugpS3ze8
zC`mM%RvzHv`S|(X;$6?5PLH=MI@%>VJ2?Hvxy|u*B`+?NWyBtkGN^oE{Y$|9ajVVx
zJ)ceq_RP$vd*s=^@ObXFn`x4D_iXPSG^n>od$jj+;y>B)J0HD8*0lXR-YZ>xVpHnr
zZ43WZ{FF@YG5vIau~loGfqinzMyG!j?`@t%2e8c6uxHZ}*N@v{`|~1`Vd9~dXFtCF
zJZ#uJOR1&k@GrwV$6w8{`FO9ACuvo!>Xt;AvKxu(mrl07H{;=A9&v-xMdkv*vOh}C
zw7hknAlZHHO6RBBpyLZn-m|`UH?hBU(@^bX_1WLP^D2_rc;#LgtJLo?6n>Vz#~@FG
zTQmgJyAXVqz9*0^)v)ge+s9bu|9N+JedRdYCeU_zC1-~3<ZFLE8!}3~`=QZRxbjE$
zBz2wb8~(H&ZBL!LW&e&`O`ZD0kFB=zpIy&3+1vKoR4V????b1qR_qnqzHiYp{@46}
zS56C`VzY8utkla(ne}_Nd^~ihY`JiJ#H|f?LjESsTp0iP|Kn@_&Q0uN?ON6u_jszX
zukibQD}Fwjx->Cyrp_q=lcN%8peyl=erE6bFl)20KyS#>{xxDhGY^-B9;j8SUs1&3
z)fjK})7f?98nK^CC(CzvT;BZ3`^q_&him-6d;S-dbRK$H@U}!_4d^_gu!pzO!m|JD
z(D$kf%U)I07Fr+SuT-C*JLRgF{j2svUZ4Y#wz^ftWN?bDQumpDg1>c(+V<jr^i{dD
zuEs60Nvy~aH9Nz9ReYKE6aKa5+uqyES}XjN^YFqATmA-k{P|)BI<R1M=qHh<bK9LR
z{py+ox`3|o`N9ob>NM84oS&(&M<ZEHhnuTYKDXfz*JGidSNnu3zpYkJcB}glT>Jd+
zAC3J_-Rm@#xRka%JT71V=kt=|t;uRv%k2W|R;&w|^6uFemMv^zzs*5YQU?Syx;bvJ
zgossNop%ycU^Ut}98g<e^Fk$i5qPvFRgiIZ!>Oe8w~WC>-2`@yHR^M?D=+v!<=Yw*
z1>_kmJ_tBo&_1S^$l5=@>TSRbJptuLLFS`33gnbNP3U1Rd>f>51Y|lRsPDZ&c1O)i
z&Ftl1^V=H4xm$1i{P+94c6$pSi@!$K6uuDqzh8on26QnTVt>iYv3Q<sbzFCgD`;fS
zeUB#6eNcHy2`mA5-@3P+f|&gvo<$)iAiVdJI>+2c0@f=VylSJ)TRxxj`2*+_33<_*
z9p4vy;B@sVbDF|6334S{;~kd+91HHe5zn3qcFt2N#?<u7ljXMDQL}n@QCOP6Ir>9%
z{@$w+Osb&_fmXjj_r{ijnuTruLAzEh)^OWP_5NJQJMGs6e>YojcjuVabgfI%AnR1`
zIDkxl!Jgd;HodJufnnpq<+hz2a;g<mZZz7i-Jxy--Usn#h5VxIudlAYPR@GNCY`rq
z=5Gy0m)i<$3N32>^X{mGOv{yp9xE{6Hirb`l-qxk*Mbj6SP-Mgu(9#3O~i#m?Cmca
zd3k4--FUSoaPhIG4^Lb<#n+wSX#M1vX!-GvK+uM5jvfnH8nsi)-`&~y{^#@g_xsHP
z)pROud<#kHSS{ovCAPkX8*JzSffKqcJq)MT{@ZX3ydOSbonXU{8Mf7Bv8rYa&B0<F
zay~Liw<a2J@bye{o}jTYIOL|n6orCW&N~GhW}M&i>6CW$e9%#dA#0<)N~hHQs0E$k
z1m0u0C3g#>6K5;u6I1X+O@rbDd60kP|E8=3Uv9S`MuEYxQMR&!*Dr1d|IOP9R#RL-
zo1|}lI&c5~%nO@u-|yG2ciwwFrub~`^|<O>|EXVZ*8P4fUd$xAt(WiOx2fIdHnu}d
z>QR_*v2$@xLQ;Ps<V1!EsVoXQ7NwlC84qs09#>sEV^vOoR+qq(t-g`(oLD&oqE9_)
zW7`q8w<@;u+01mieW1fS1aqTr_<fcJ?Wart4S%~aJT3bVUB6|(!o-pg-fVDDfkV}H
zsiu!4Q`DV=!rKLhdF!wL5ikOsym`p>saCi2k!zr<9oMyij#<16DjLDZ<^}dY+YZ{z
z2Rf(XpJD<_z`w6Ew?cNn7Iivk$RFwCJ;l9<OHd&xA@T9@O^#gCHl1E6BlvJiqnLSU
z`dXd56XLq@`)ahG)Ov`oZ8s=x16?{O!Su7ULD1pn&HQUw;AX}tS*AJP92UIj^yOe^
z=|9D$nlzF7^6Gd|g#{<TXIN<(wkWaGeSCFk4{SH}34fLzhEwP3HitpI{ioX@ag(D;
z^IKp4Iwwo{M+);S0v~OEzwh_CUw=NIUp>2rA9RHT52N#f98iwD`6j$t3t~4f(}rV(
zMZ%%}Yd1M+IIjp;cxe3}2G(yD9rHk2=B(drI2`9Z)$HM_yxS=?4u_!=W8#d;4X5(%
z-<k|AaRT%N0<Kwv&OPfaEVk-AU*m<#bHN8eJ@cGqcP6_IY!6T4ANK<s3;w)!u7<X)
z7#$gu+&ZNh9!_!Jx@+aEY*ww1I)P^wD|UnDzY{p7#Ip1-Xzi}e_6MI!;;_?2L9~@)
z)gOj!+jkZ}zh<;;d(qETH=L!J+8iuh4{$6fy7lqf4R8QY31yk^@n-t`+I!vee!0vS
zcj9d2SmJ*~PyB51cd!Bprl0+w7`Wg5jRh*;>hb_|QuqeYxQkn_)YV;}1z%ztB~F7a
zZ%~}z4$1@Wb5ngyp@p&x<BgkXXJ@HOt^GcC>KhRcQF)vHe?A|V{uperZrUMGao4!1
zsX@>o6?DcLcrl>?iw%>2nS{?=P%aHgc4jHO^!fSx`gQIyZvKHyA3%rwt_oayjOh@M
z6*SB~H8%)4JYBy2ttX^aY0jY`xTWOfC9Q|f?>8Qo`(N|t<8jf$2C&3GMIRJo@qcsu
zvmx0j0Y**92FYB%o6nyQ69ShS2^?TOUYqxWW|Lll?;c*<Yxb*mP5Ru@Ym57BzeTYB
z0qr6B`~7bD{i7eIgKl&d<&d_m`f?FGX!IvMrts)oP;>C<kABN%GsM9s)z;+%yxIAD
zp8Uh(i8J?r&Q$m)Uvj}wSlxHl6`udP+wT<p1?`*C{s$Tut5=_2^U3(f#<YKLx8Kj}
zl|TNs{C@3r)qe+@+2@1jK7Lexd2#VAsK}MHf9eN1GO6y>?Xugs`;Ybiezki2w#&c8
zbfbE%mzdwL`OFKtdCYN^qI268`<F{5vpqiE@!-?b)7uaA-%gvIJ1w&syz%t^_x=BE
zy??CTey{2-=mJyjf6IJl?^}6(YtGG0xnC+ff4^AV|7}g^>T5B7Kn<sb7NGs6<=S=n
z`~Q5J*p=PNC0ge?Rrh5fXal;_FHX?;RW;{88+SSCK3!t}5je5ChT-4U)#2;GhY2;x
ze?Q1Bf8}2G`n`5X>Oo^Z{||BN%e4Q$<gLH=IjH31`M-MozN#Ofp&zcgd#rEs-<97?
zoqk?SCnA9PKj;|Jd*Is9z7phs-5=iX{eJH~=*+?25B|SizyDfn{@$<uj`YvAsVowH
zBKD#E{dLfo^%2nMwc5krWj>iVRs=5I{_*j@ACLQaLFL@lAFr>iwT?dhZ05n<f(;k8
zHB8(#(Zb-*+wJ$w4*h>NJKrq#(vp)Ye`Kx8WPX6E)7Jl2g8ge>om8K1!}}k6J69w4
zpsT(;(s?@`zW?$1>S}Xg#*#mv(VRsy_$3S$O#XJ%&-(3`)^CC@Cmg?ESMze|^eE8A
znZ=y%FD><+4+=Q0KWn46%YA*+tuNPHe{WBv=~vl@|6Z@(e{Wi0r@f5vp3lF|8H#<0
z?b)~aM$^S|iQELx32U93*6sWC%DU?7t5VUrTQ0Xh)PFjuzWXg`eCp%lX*!WXprcoQ
zbNxTaF8}8k=(4Q``(G}bz3cT1X{(Y9YuRp&m#-yMV=dC=)%|)IT$1zs&CSnIvY)?j
z);d=m6R-U67&Mr-_ltDVox<aL4U&#@n6<RO2VFW@bOhAVF?x8hT+DJtE4TPNpF6?+
zwxzE$m(TfR@(*;l@vQ9id$+0A-P^wXUe#*Dx?AVU+3fSq&9N*6jV?3(+m?Hq&wVAs
zzi$0~KlW9>-}_zY&%+rHV=sR1wRlo$5Ye?iet+Hb`Q`U2`5*3oKCfEu>i6xSv6y@H
z|Nrjg{0}+;JhJ?5>HkCh+{b->oC7((d0xe%PGb+_(pOiQrOk3ISnb~wo?v;o!#%R8
zjvu^R>d)u%@7=BTJ)a&^baL;HpK2d+5A<_CZTm6pqp$Lu@;T+Q^%iN%d}m*K(7?=B
z(Ow|)-uf}$|GM9A&6A&<nfdj@_jh-Hd)=%4!_3b2rlZa35BRt@@WI$W3Lnnkynl1`
zx?QWpQzx{2pJ4&M?m70xf4gJ--e2ZEuiX!7UrcV>$UpB#`HjSOSMWinKMF;)!~S@R
z`WWa*&TnZ?Zp$|*R(LqS?$^t8yWeiRt^T91TU`Gh=ypBt5AsDP6d&KKc--6k@xI2o
z>hJH&AA&|F{Bo|ZyBqN5qT%5=2k$t>{5aQ^-1c7MJzJ*4{hs1KJ6!Hp9@Bn2&E#-9
ze}45LPIaEc`+q*0y&kk=XxoAQ$JLA9Osx@rnSJQ6;o;wHb0i<Gh~npc_et-wpRl{^
zmDc#{f<M69#rf?2d<g&Oew-(wNwe_bjKn>L?>N(ajLbeR{!}}+^x98pd%ZvBKKFfG
zCs+p>od0ovnLnnZ9(2tKzwMU`*FPGENf`eqtoi?g?@|4SgY5b*?(8g%2gUd7BilO*
zWWHYJ`y;IGXR`vdG3&$p;&Yb#_Mc8Dr$2sv+qwSHe7oAJzihlxK8O1s*CyAt*8l(e
zy}leYu=~*8ByG~(&7iQ4yk@#)y~gxUE7|Se9ha|PbELW-+%E@>kpBI6zwo$hxbeFW
zo8?mO9ozr++im?g(4l`n3N@k*{*$P?X1a#?V|?*h)9rWbe!q?V__<dOG*R&5r`o67
zBmK#LKKlHK-j-uoc4tRn`vXu9@&muL*_#$&f18h%e^z{ZzV~py_tUvgYm?V0*cLMt
zGuO%7m*407gWvkihU;<lf4@3^+^m;U+c7`izL??PS+m<YPrF35&5rjc$DXVb{=dMn
z+0Xv%mdo>woZsBc_^;s1gz4!DGRJqdZ56I7STuLd+!>2Y&InCk6|H}@<*BW#Jfj_(
zPM(5GiBf9Q1=dALOSmofUf1Tfj6IVn5iVBrE0E*x$IlZx+6vD*`H2@_tcX3~dbrYa
zY6ItE36aiM*IQ#|$k~HbyFM-n>T26O;quWKiQ`Usfq!>R;J*C$`BVQX?&3ukZ3N`K
z8d?ek_&QHr0&9`)bg3*+6hC_yWNM-e_fD78qt*LQoc=vsqhIgIA*&C@CqHzz70U}1
zB-%_~<kypE!M)Sv>uV=HpZ@utVdBLXEn+=f4=XPC;d(gx+8Rs!z`vcxc!XyQy}kHp
zN<x2|@y3tcZJU31gzVRQvZylR#LFZ-sp%PKJ|u=Sshl|sa-P?Q_Lm=>H>jTy7CM}0
zr=~i0#-ReSBB=A~HyJMG-kBjMR<vsd_v1sYArgJ|7p=Ju`py17mGM)z!P(U;yYIag
zW$K%Mul>5qd2rAqR*4mLetH3Nq5LCf&IuVYiwv0=7rRu?XlKn{^h>z*c_hdgI@};9
zJ?uQj1NBgp823(>$|*lOo_U(2DclgAI`xJ1c_+O<x!4n~ul-HZ6dnjoJ-Wy=itoFQ
zk?_;NN6NGKn_@e^8SpjP21W|J@!HZ}8IhuXirG<iS!n$x!^6i~mvOJpIrowK@CWA<
zl~wVb{TcI8lGW~(PwVY;`RY8!_4TuT&h32tAG^ib8AbJF7R`(|={tMH<?Cj--eu3_
zlB@#fmE4as^AeuQS}3=^&a7AXY2sp|xOt$p=I8XKjxTdwwCM&5XgA3sp+%Fo3QI?S
zyp%CR(4oua$*FfDyPpf_)L2Zp)T^>N8q&xD4cCEh{yrdZ!iZ^(o3l)@&>79i^EMsN
zo+ju}7?60qH8!Tq#mTJQ!c!N#xdTau0ZS1B;|;OI`AaqD{3@KpZN03^AVav9AxNbu
zd(q;(3Z0eUh8xs;Fs0xw=#a)OX`3>6Vr<w<n_1Z`7xvF(yRTAn-~|5)gY3R<%T1x<
zlAuvSXv2}qk-@U~NYtW}Jq$uF0tZ|#vqV)n^~wiscykZb(nN95Cw@kemIW&Xj_SKH
zc>Z5FS8d+4d4FC<Wp9Lba1oS?po6cC6wk#);qN#VuJA0{CN-O5*$0JRt8VN?C<3<=
z1Iz>hL~lKv#c+s0vu%dKw#*~`H!C*2)r2|^Mm1J&tO)#4<jauQ5VH39G3JwpU@~wQ
zF33?>a4ht+DdU$no6rAy|75a%o!gz0;A2~LrDL=G6VckI5=?<C5$`{1UuOvr5dlp&
z!c77PPvfS}1E38a8K9$p9T@%wo5^qduw01i!bjonXZG(uWE|P$!ZAl*kYBZHO95Jh
zE6nE50rk#$7Tw|uFsnZJ3cPy=Y%J80#vsQ75f8jr(^f;rMvx?n7#sEX{YY94I;%59
z-C^ei>1%9g790@J2xPfe_xr6|`kcaJ!fp&xHO_?XKnvOgjweh^s;8JhYlqd{eG2Dq
zE_-_`@6L|GyxF<iI;H1lH*VP)x;pG#zx}@g>$h7b|Ni}c|J_Bd-E$=TN<llWcRy(2
z-gNEB*K5(|ulrkHDg+(wmc)FrQ>x(ly4c+%o1&u7T&1vHP-CO;g16i6-xKCiwA%mw
z-|pK<-MV)cw#&V`SN(o(#FbT{t3gLzflsspovC$wO{DSmx7%+2`eA;*=JMY^pU=PR
zQ10tkDt^!Q`{RE5szWZ!u8W(6&+@$kHJlx%SeCts*k16^DSWAyX!)Oy$9MOd-@9@A
zVqbV%<<YC_<L}?^moPl^`)l0kKc7zPgN_-Aoo$wThg*Nof`k8l9bo3)!L7gNLg?D4
zt6Ot#Ujt1P=bf2h2)g?+Z~NV{?xl0B%h%QGb!Zswd*aqB_4M)e$aLA`n=elL`~CiX
z*@6R%cK%wKNv-U1^U@dhniZX$ZO-pBceYV#7w9~Lq=>a~dvBTM-nvry^3u_c`Ai-+
zLEEsvi5%Qpa)@+u$ZeP=!6?G|zFoeqU{U#P(3v86`~QCXd=YdS?Cs=!+dJRy*S}}u
zm3pGL>xGhe?XQyS8xozjm%I%6e$icir>gg~iqNafY&-?B)@3CER=ZBTzrTOK_47H!
zprv<r8rkJuRDFH*lylnNZ?{ehtDLv}KF9jojbvFCzo)0B-aW`J|E5#KuRtNIpjXQD
zQwtAE^p&?e9{0Wb^?H3d==ehWk2foy&%JxFUFMCHdDa_0n~yH@{XaXT$P}M31TUQe
z?b2e~UHxw7aodkag!|H;igbQ^ux`gAu6VPD0zrq{`O85^9M>N^bgAUs9m}wNRVzU4
z`_kIq-%6j)?{~|3-l==*%ZtVRSw{W}MZb!V%a$KGbOt)X0uCe4D8`ghmL~!ad>8Wj
z=@>F)JUunFu5rCX-iCv0>*DrS^-Z4XHC5~9gWvCVpD#Rh$kSu8ns1H75q=imqg|rl
zrB@0`^D3W7mVdn(z8iGt9B9Q*onZWOKiTrbyyg{597##%ZNHa<$5k%f{rB7Lzn$K#
zT%var+hrDA{r&p1{{A;d7$!AOI0!mI``tO~_h0_G)Z12lDfn~6aYErG=W5XCWcgXs
z>pSMzR%exXh2Ofp+<$(=t;EA^KZ6bDi7W9>*YUMsdNC!~uh2OC+!vQ8pf%;ILRUZI
zT;w;`YA2tp)eobC-6rw1U#G&Zenk{y3-%}|u*-G(TRdz@RCQwjO$+>cq9VCq_nS@K
z{dI4*UQc2XU|j6p|4rTE_nXcA{m)rg&CD`4sN3DE{T_Qhi|r#*wloVTcePB50O+)-
zenH_o{W6x9cxA1wyxskNU*6F!QI<-jgVjQR3X4ka6do5<C{oZlXZJg&{8r}jooCJO
z-?9Dw=kq*<roTMjPwVeL;?+Di_tTS;8>_$W`SGZGUHSWa|3W$qBK|D%oh_z(hQnKx
z_oWlN+?)xrrB?#^-Xtj3JelZTBQ$UR<Td<uKMpwdfR5dQmUj^9lrYoMb4=p=F)8WK
z&dhx52f7S-xsHZM#n-FhcN5!XpKVq&Kawf9CU!%KCU@-hb+NT}Pa+j^3XXuzzC69X
z;MYRFL##h%uibV_%Z(v3W|4MI(T0a}>wdj_x9xVG_5>cKM|(b>`>d1alC$gOvU#m<
zA9d@0%PDAaWH~geJtz1@g`D3(g_;75kOv{`WtJ(O1t%~4VB!2Xq1vgBYo=<%--0<&
zjy87RZX_Er89J76qZitzRG2`cR!V}Vl95X44)g2(Ri0X~P_!?&^N`FDw*40l@*UTI
zW%2jNkH`Is4{rP&TYmSdwn_)9%0~tL=9nNYJ|#7|>L?TaO&)Wu94Yo<Q1xE?^WUG(
z{$H*B2m~>+^Oc;4-uvZ}_rEJWECTf!_6E=~QbfK8XK`ssHQFzv*l<dFMXRlO)@u3s
zKZWgof|RCv&8n!JxU=fV!}h-?gEZ1b_1Ct72hiY}C77P_HqJ?C)XrZ3Ivw0^&3U!j
zHzAjfXeXT3-Tq~h*T+XX&|R!Z711??04;TgIaLRyiCU#(TsYQt%t-9-GcKhDn}EB!
zN|Uwrb051k7o*Zy(tP0mzwi6ge@^9MEP32(UL`4VCHnEdf4}qd7l=%~Dxv4Plkr>j
znZNA}pKK(&P0_t6!F1I9L9h8eiyzBo=e>&4Vi7o-YPkMe{f_4)%)jk8Ui;57=~T!M
zPv3sG>~j~(ysB54`Nl8a?SB7l))fPrT@@db+Ix7I{@>tqI%+KSq+rEtH)a`i-#Ho!
zeHeIiKu42iZ4Kn@y*sbs>0~i$=NR)l1<v1pzu&(bv}@IOhQUG5Udg<hn^NNzGDN-P
zP?oj7l8}5vgtyQ}zKd<e>~yO~9m-vE`kx=<yTB?Q^WbXjVx~Q%udl@!%N<cJ4VFK@
z-mEUDvhEayuco+z7o54i=u2Db#*kPeyojm2b`EIw>hHjtJ+kvJI6COW@4K^h|G!_L
z<8S#MuaJ;F`eKDu4(ryetEaN7Z`Xdmdlz&(_^+?8!ySU}ES(<ric{h2;_Dm!<nRA`
z&GyR$=XY<n-!J2pGWp=SL6ha7b7e+oFuNjCVasDlg=rh^3uh(YE<7%~*D#Djq15&4
z@}FN<l@|AB<#p(DC<wmrdi`^&4QzZAUS&OHZ463nWDenw-Rd1IaY8({WTJYV$M>hx
z<9|Kzoo%K&f!FlnoTf8#t*@^X4Dy@m)Xw#~LQiMD@M6%;+}-bXot|6yZ00>bzN{_U
zAuBe7T?6e$J(LjG>>%8|X`_Kni)(D)=hmkMvqY_K9rqOQGxYlU^Kj7_jB!MEmKL#_
zj(oOKQ*UtwSS@h6v10d|O{ecPFfxN%7QC&8xQ?wnz4Q6J*PS8}PYm)-Y5H}G>DnkZ
z&w9Dgxqa8~_xt0!H4Au8KUd-0dhzbA(&8(ve;2G?x9im3Pp9?$`c5XP+p%(;*f{&N
z{(hUa&(Cjs7F~=elfl`cQOMoF#cdYH^&7@Zofvv03=hq}Ch{#LY3^0unMOyit_W0~
zCNfjLL+HktwDa@cx>TGzn6|Cpq0{z{$E1IkoVcgJ-0X91lB)NfH{hd!PdBb`e8(=n
zzUGnQvbg%crTW@iuE$mH{P_6z@1kS9($7!dD!ZLqyZeN^)sw~md)ZwRmEEmO?mW~A
zUl+5a<_RnNE8h^e>+53gMyAho4SF9`S?8M#S$u?W^@2T$0jqQh0<W!cNl*?JPW^gm
zi-6OKryshlZk$u7u=v=R;PC9(=JR%+-()Oy>+KSB=seXv!Rp(MWNs1e?C6Zm>T$bY
zU0)xsz;C`a`+8sN#b=A2EN<BFrXqEL(;RudtIxl8z6I~?5n`NJy+-erf&66N`D}~c
zJlUW8VNOo&KeJVFd#m=JWZB`yVOlT0_{^3V3!{JclKXA%2`;slO>zF%ZS*<en*wNA
z#bu5ur#J&L6$<Xxez&Z9dUfje=lbja=ADl%6A)OcEC27??fmS%t*6f=-<&ML)T;F1
z-|zR^cl>zNZC~~4<?`zpURoyYs^H$wf((w1M;rc6mEw-MI4ff(I4m^mIgVI=4J^C$
zskzBEv(oWFzx_Xr4=X<2`_IJr<`}4d)5xO$UTJmY%DI)P&sa2=XG92s2kxKnFm2eD
zq<wadVt|<7ffCm#99rGyGtZ}RNHFbeZFnL0<I|L2ze*{l7ypY^XD+=y3v||&|3two
zUAB;Tk*PO}z1OF$22ZL&YCf=Y3|PE`8Iv1@w}6ho=>IWQ?L*jfjN)^O9TWH#Ik#S^
zy|L>eA57sAF`GO&usi(M-2_wU3<f-hwmD=f6r50O?|B@)j#DA9{%`k<TR*EN`<ngS
zY2vWm3Ti8YQn2QD@z8yzTEmfV=RN9fzHGX)?(5z1`?=o^F!SHhV9U53QF`|6v#8fb
zEe$u;Mb$oR6)zL7j-G53vP2ZQndac97_g3W!NbGt+uz>U_}HOP_V%`1Yn$a&YNva5
z{(iT+noID?j-aJpemz%GcbbOPW-2JKS={Zn|M#Nh#am4+rP)*5=7zN+dwppugOdKA
zQ>Kh6S{CLJp!L5olNswzs!qS7-R7p>H~rcFfA9bQyO}yY)(({U-`V~D^Z9q7yngJi
z#4X(4Y!vP6@~*A9x#ZHi_}kH&(|pyt6ZdY-mUMHt;$)>*b^3$wt;Nv#P=uB7F_$J+
z*3aq7Z3-Iqe7zRk`+n#1dETc@8JC14tXlt~^7-8F0iX>n{FjsWtaa~~yQ?q>d}^wE
z<&%k<txI2-DEI`6)L&ladp{<9Zt1^ypmi_c$pOiwk@bPMaw-wQz2J>vLX2YSdjG}#
zA#pn#_Wk*ES{8Jzgwsy7hO~2YBHx1szTbkDM{fbmsCDh*S$W5KNy+<rf7LqXy}G)(
zz7Dj1xT$Jy#jCC0jUkqbzaBL6XQ^xdzEgbut$q5rIaUEHXXovDxhf^|@=E(iOR;p0
zDPm0E%R`cn^;l|M{Z;q(>vgV2b$7E?ubsBpP(c4a==!^PpoyZJdw*>XT^*+H>YoHU
zr&T-c?5wT&(h^JlzS(@ftTX&vn{?g}YxP~Ai*uI0Ubp*Q{F2JITd(u|{`q{qxu)OW
zkFPcvfIEPnco`pao!l<xy?5`^R&E!5dr&l9c_$~+Y?^T)Au5nlp?2%4(AC>ojF$P&
zkNZD0JkC-{j&Vum<XCndi3=|uw#(Z+2XzlwoU|fu8R!LnZBLzbUqFMC1+-456g0K-
zW`6y@PRYbH9izN$H<G&LZ%p8Lomz9R<g)MG`_=FF*1o#B+I+Gh+r#yl;0p)y_I|zg
z`o!sHPE&royuCgDIcN#$LoK6Rd!^6p-kG3lS7d5F9L&$KjM@MD-ELjb{Uu2!C#hZq
z&tPoX?Ak5%`1SSm_Ip=+ZGSo&v;_|uqnp|ffL7u>oUkxP*ujf6ZIv`=BBgl~=;G(~
zc7MNIj$O>X^Su54JyzYDH4+bNitIl3CZV{g<W}Z#TkyKU>3O>seSN>}cHVrK(+T3g
zZ|Cp7YbBNUz0Dz0vEf%`;_@9jYxtvM1RSFC_kP`;<JD65!{6@blk~iuPp7?3WN+<w
z_;~AKK5HGJ+|u{^{{Q=3J-^@(=izzP?{*3={s|gyXSjA{^Es>6fhk`O{W#Vuy<c>_
z-ldG#@YvE&{SJj=%i5L(*GJ6%i5NIi*v-)+ZT?Q+n#j{x3_`u(Q^j<nR9>%;72CK%
zGi&;W$+e(4rStC!L2Cu)m0a>{)_e_`N)ws3Qm5cz!KDMw4*MB<@w4$tl~m1GZ&1JJ
z*J0UjhfZy%a8|f3_+SZpZtonXjfoD`Hv=RLlU!z3yn0jr>*ew;3G3uLg|8;R`fO-d
z{rz37>PzR!eI>8`x7v9lwFQ?pH^|jZ$!2=7bb4GCtLTY$#tkBDf2H&H6dG8cT+-b8
zeD(T$xAI<HS;@ZXf>KYgbj0-!%U|<>2FVqhz{@5A?@d}`A2?SmkK>6D)1i91^@)eu
zf)j!l$L7RsC=^)V+hXho-gNNs5$L9s&p(cKJ2NY1eFBY7oAvlF|7U;_P~`#|*I5LX
zn}O!_H-Sd}J+7$=m~n))XHIZj5wr8tchCs}petn8@;ny$d9&4Ror08o>ZvJh8$LPM
z99$&Udp_jv#iF<OK>K8#ou9wox~OdbpHHWcZMaa#RdUAg_?{C#o{Dhnx8qNCyRz+_
zed3{(XD8S)D=K=Ihfb_Gbsx0KVY8+oXd#*UyoyJ~Ez5)LU!H{)X`nR(d5RxEqh9Op
zY(B8?W9IDKZINLS*Ed`Unl}5;CADt*4+of+AL~wcpB=x);*e2j{i09CvU*Oh@;*K~
zx-ReTuDs`S%lo4Lyt=x2?wkXb7jHf7v-_2y&XTHgw@Xxej*iXTjMqg@3wF&dyLA#Y
zBjzWz$gWmrVTH@T!<}yH4Nm;l^iT1flku!riF<2U&8CJ&+u~18o6Nqw=4TOTphmqY
zUMl9ntQCJ%CVij0uYA$OGo5Zm>bEY>$?(^nV1Kh$<B^83Th8w<FE2kmrM>=5?;pt4
zuBclTWo8Be7EIhSZwgmzYia!gIzjmb==6*~pc?{b@GPz<yi#~fGTo-J=7PI??H2XS
zODpZ;W{RaDM*42LH!!!e%T+u$R8-3ZD&TbrZoc34C!<kE%$8Ak*6usJ=63|PUsS4p
z`h?}&anMqgc^(svuFk%{Z?Eu8Rdt<CKfk+o)Mn>Aa#`52``N5)ftGTo4OW5i?_6Hb
zJ+Hky%g?0B^5To9E{nt0=yk9Lay@*)a-efzw0e=kya+DNwGodxmallr-z}J1=O+?%
zq)D#&jbZt-nd!&gU7ft*?~!hwnZjZE>QX1?%#pDQ6nfyIaR2e*pBHcY@0e3$5x8sN
z!GFJ=&#!-G%gDkl?d2Shc3}_bTBXLesCzdK2q+b6`_(5zJ~qj?x+-+GQhR&hBc_HW
zh0Lp^Pg+iG4V`v*Nyw{k-;#_}pT$<*;2p}K(G>}%r40;Rhki`WX5uj2kx_Q5`u*Pf
z`mATxb~y<&BnTYdl=tDm!Fd8)lR*<}8PAFqv7P~4q3mZ;*Lo4;*_#{n1(ul~3VUJq
z=Y#Y2KcCNAUldz*P_;~yH+9~Rl~G$)H9H7a3SHlr>|TC=k=-J2lHm4xDQ~Yo-}mvD
zv@N5En8K0W>J2W{QHP%MUw*!7{^N|gi{BEvpU*A7XQ?11x3~V|QStuHHq~A2D>Qw=
z_@iU~2u&5_^<Vxk1H31M(RqQ5(gZ$s7o{4PvRfy=UpIWeDe{Dxrt}hb+0rS`=XE^u
z4oTk?qa4L|M>A)GTJbEiNU29tvX$eiZmB;Ko4452yn$Q${G-Rp3)<zM&SF>vx}^Hg
zBj=QbOM4l(YdWNF?kxxPazGQ3b2b?4RP&v+L$>_R#ZEE3|J~R1BF-ulUFno*x3?5B
z)2N^16uH##Pr)sfL*MsFZdl!^80~-IBxmbnVV3`mZEy8MLD8C_^7*8za^$L;I&&4F
zeensGIhGt|Wc=RTA$Vk-`<eC~e6m&xCY&m6=<r$I|Nr0b_j3!lED~payCc7d^UCJF
z{0#@$?D7{`U4ANcv1mm&PtNgMqURT9E}o-xam$8X-D(Nq`nKma)qLih=-I8m|IelL
z+`GHBs{dQ`^hRwF%eFg3r{90Ooxfjl<@zI&rca-~(Ti1zJ0`E>zUuUtM?W?$W{ws&
zGST^$DC?ZY0XmJ+{(-A?c%$2C%|_vA%OfOmN(5Y!Brdmea!*$8u;`sw*S|E_|7e$}
z?Zc(tUH5K!&GPz|Z26ssE(!O=54*oQ#I0X)sQA^>xpB2$uWs!U&rRuzw{f4{y7#o}
ze9O2f*zz*)Rp22O3P;qUdzhW3+_9MWxnxlb*He=?H?x|!8wWvy8s$et!!67l6PMS&
z-Fp3yO5{T+&u?>BrM|!S-Sp*G&W8P)pLw+IwU3j1YWQZuVZQ3#_?>DEX16jH-%r@+
zd8F=ex1ze>_hi$3Hv3duYtx>D7R1+lbUmaLFsUK=xbqXUJD_ns`;a#iJ{){>q%Ho%
zkqK+UxfE{g{L{W6^YZ^K(u+M5FY57pGGDas&ipe4UPtu2u5@aBjtB_6<)8Ls?vVr2
zl9zLCGp$?r_(^-efqLv8r|B8uos)GgdOWL06LDU^0lPS)0dzrM$8pBS9Q`Bwe3FsZ
z1Um1`Ex-5j$I;@O52SuRY?tRMSmkm%R6;v;#=PfJMkyW7wH|ie*|PJBz=gy8MxG3b
z3?X7SZl6B1y;;YCUs&<?s?MG!CkDlgxl%dPv_x4V&e;F`a{1jwclpw!Etg^o4zjXt
zTKLpgRH5UU-ukyabNM2!9P5*Pt>7kC_v0Z`<&K9Y?2?LtP30%PE_oETE=E$h=fV*-
zZz(R(Njn#9ssHlg;yU+!xq0s5OZl8))`zklzm{>-+0vz%jn}6CQ&guCW5y=o-juj~
z?k1C5lipqfb)P_;n-lpgmmW4aXbSPMdTuz@&d2JuVc*f>4aW+j7U_kq6Wp>P?Udt%
z);U^<JJ)1CDr|4bTvV6%^b?D~`82&+mQx~(D&3DuT_XOi3pfy2cK1KeR<~AxiT66@
z3rsxoW8%%m4?Diy%Kn?s{#W~z%js$N_d4pau_u1|eBR#LFWbWNVX{D}0CSDajh`LI
z)PFTh@_VvJM&7!kFC=Ey+xTrckv$8fO|wE`9<^8fjBvi8c>3_mYl~dFgEIS=wdd@)
zKF@W6@a7yV#Urmy9&?Je+?uVwylD3YG0T}!8tQR#H{Dzpv+6f!&|FRZxcOzZnGVl6
zv!6Ur?z2eRvBLDf!t`62x!@~%6mElZbmO+`UQ@L!O-?FlH#aGk#_lR9{Bx!D@7L>j
zyWeiRe4FWd$WFJQxy!jl<~>l0oXfdMg{N(;d@84fh0B?xeGPM_*`8kSBj7OS-Iuqw
zw{Jete}~)g@X9`(COh!%^Ue<W1(%XHTuIzKWu+2>WAhpA{UtI^y?=sA1z7(Wy}gua
zAC)e!z~|`4jePbuR&I&kGSRZ`qs*#<Kc}`#7T(UbNx5{-iR7)*FRy;38t7iB5nQH|
z&1G1ky#GTb^P!9x0&ench0nlif)y@voJgt*pQ!rR<%#RRTj}#_mu)sI{_(J#UpTtd
z+bA|%?Ns-1Mn-MR?)sFRn?5ePwTt$ixw#Ou(KPB-%Hba_|1_?9EGoIl)!xhZQ{Jq*
zFr&#;c<#<Cf-|g2Uo~#>taQ95?4YD^KV-$Li<_haI*(6}y%r9>AaTNbO&&fChl@8%
z<5=EY_n#70CROJnlK!yGA=1SmLPWb;sNHVS(RV6|&sR@7W!x3@sqasaXLjZ_g#|4W
zZ%A52iYYm}{5)=T^2beHb8xq$tGS_Q56Ab@yEdntwVH4rv?i;6n&$oa_N}>pWq-=q
zYCAnT+<NtobnoeFrgH2o+;tXi7rq^PDfnvPVm{_48y@Zd_v`h#`v3nfW~?vKnD=O5
z$xb(+!uc7kim$5@Gbe^V3-ONK^F^RRpnlW2(%f5HE-oqaWo`tm;Q4bU*ne(R3KPf9
zS)gr4Eo`O}Z?2HIrt97p&)Hg){`}nB-^-jjS}KFTb~pU>D|++YD(vCO=F|$oj%-Dy
z$KAoY&Mc3<Pl{zSRH}dDA!xT*_C`qK=8{w?#>9=k|Giqh{@o#e`6<C+Gj(R4=)6#P
z=-0KpmzS2ZawsP^1~0i5<1A*;E7<G$S+V3s;Z)8V-uF#zr$VpHj_Z^vEpBtDba8n0
zxYvdCgZ<NwH;bRnY;}mr|Mlf%@6XOPub3CfmQGzUQBHOC8E3CWy+@xmG|2Ml7MzqR
zI;OaAve(>`r!Ma(IpwLY`*iv2xZ5e$uLx)uamyUxd-XVFQ{IdftJd%Pm1WJLP`6<b
zc=bo3xAzpgxdoQ<?)ZpBpXUs%*Z7&zp0tx=fxPY~*~^zS+qWFD-}xQ1TyHhUGJT)v
z42LWhOT4Rj@@#hgK1VUrWS7t3Zee;(7p_iZea5-z_dk2XS(c!Qw!G=@idDV!Zw2Rx
zJY|V>`Ig3G#935Zc$nAxk7=Y_w=qkC>eRUh&3|?Zb)FU#<XAk@INdCIYt~fz#;YGb
z)rs=9uIE~PvU}5l>h*h)6VK;!ENN;ub8tVWc5rLRrKnkp6cv`A+uAx~rtn$aH_6&h
zt4*D*m7VYAd856Evvlp(o)hciWY4C5Z*#CyQph^IeU5p4+}SOD4FOULyBQxZ^PN3y
zmdQ>9<tWQt4l)iJDwB_UvMC+krgUc8+7*2JK7#g*H<tx0TVZP#pL4{<FYeH!se=0J
zYJY!o{vm3*KSFMu@}W2SA7bWIIleh5_-yef!${Hf`wV>g9%TLXelbVI<@~(FIlmMe
zuFPMly=VWTs7hhQ4Sr9=r)is&)d?P6ynci8U(m8o`D0JJ<gFc*yeDq4l;K}ImG`%0
ztL2vS3umT&dUEofp2MauhaNq>wKe;B{ffCJ&jZ{(_DhJ&&WI3kNqE2ayI-~QvINdD
za97MBO>jc#<@bwnOBbB^sNWHGB|K1Q>P@LNCe8}q1s$wSp5<RsYOpYTIQ`w@ub>5Q
zbuXWJPm7CiH4{ku)c9x8Qte)gvV+rgB7=NQrrbU2-`89JsH7vkjWr;Kb>hk$=^q{(
zlzq6@cdPFu&*Rh7yc<p^<mfQH=h!R1K6lFE0)3AT-`RJ|Zu>TGuJc`D%9ef6=}6^S
z{SWNjJ>i$OCAm9v*ybmgW;%6)SA2uUX+KFYUUd1@dE!sWsmJacmPs=mb$hU6vY(XB
z?3>P)l^R@vFQzNyYzq?mk}YlNc}eBr<r?NP3(MLc(US|4K7Twe|6b84YdHtEuWbiM
z*<^pv_ROD|yC&@ctqk2MpcY>K_SV<3NR#DTyL;bEj8N{Ab-hsbq+f6EmrK<atU|S)
z?K>RLpU&Jb;JCkQ&y}5jzEmEOc)o3gklW#D877$${RWdBznC~Ptx-7cM)s03^KSKh
z&?@4TKlSm)=0j5EJ`v39Uc05PuaCdqxglbP&ho$2?{+RXcj?k$y>;_S?%uE0{O(2P
z&-S>duim8}b9Yy%Y*gAIVTDhHr$j#S1hX}@pPglT`B74MW&U0_v4bXJZS2ylb6g5H
zwM-LxXj!^Mv@AgVedBujGYwO-E5#2hz}EFb2NF{R7_YtVc)G-uVWFUJME$MpSyx{z
zUGb>dC3mvx*P2fXtA%}=-|(obB^_D0N#-=4b0_00$qDZT%N7f__WwJZG0*4TX~7S-
z1){CrZn-SJa>Lrz((rXLKdU)*S(UyzBe>htyxG&L$YGPh|EO1W4e=4{5;peQ{4aEp
z*s9(6I5YFJeX8T%Je#)~UCCcxU6oaLw0^UpneFH5J)7Sx>eefADyY8gz;cLbIp5dm
zPY&*5aFK7BWThC9TxsItcV<tnypET<=_ZcC*au%YA9ZgEOymqKdC<t7We7Swf-lj}
zQn4f{JY84XePhcraCHqzDc}Je4I`#3CUsq=j$0O*j?8m1I(9j?ygWb2HKDa)?S#AE
zQ;V)t$u3uXc+!8*76IWy>q<7<kX_m9whgqCZ^GSgo|~NQqj|iy`MGb7-t$Sg)$xnN
z0hKO)F})&w<CfAaTaA+`FE8~9>rCs6397Gq`OH`KujTVO#n$^nE<G!n<)Tw?sOv?a
z%_k5483nHnz4U(J@-9o)$?b7Fzx=yS`5Vui9<^8aO}KEzY33`12!*<q`Bl25Qx?S>
zl6F7p#^`tXQT~k$iqp5wxpAw|xt&jU(%Yu3T$>rd^&Z%71}r>{OdK6X%V!p3EcImw
z?Aq}Cj}Duj{u6e=1Dt&v*YeLy6k6`G;iPD*!3t0(XnyUtn|c{DoOgnc;W@SLr;=Zj
zTaUy=Hm8*bf<->Nt#k;fTr8$P_mR=kt9o;-baNkagscub8(aBw>bozO{lBlty(n{o
z-{VQb{KK4z?-E)k3-4v}w6x@!JFRt2h>7iT=MxGmg%=m!>-KHlS^PY!;LWMdsTpb?
zkA&!4umO*^LsOyzlccjl%4_>);VMiTIjlKRbH24C9{qZn@2AL?eG5POmi>}HbVIXr
zL4?B<i})#A*%GfdflmLMv0;+zK~2%+0ZQ*bcF(D^xwATa{c44Tg!8*U9O9N|=y<g4
z=BMd;OakH(yxemI9?g5v80#BSZM`v4*iHOZyYAbGjQu+{ThHyiGYyo4_uT29Q(>j}
zP4@bQgLdCfC{OzLX7gSl)}Bd<;VnKB_munH+Za*wq*1Q^Poa7g_uLf{rO)S8uM@ud
z_TQ1t$*L1Ii__;6wh14ypLQJ0Z!?`8`0cxV8B*7IvU)#a;S{}osO!rXj*jn>Tpy__
zeJ{M%z{qUX*>n8)9InoT$3zqLY)hSTx9Rwte-`5PIB-|P9iiiK6855xBX=J@cFh0s
z4b$&}0!M}Yo~(UjCUS^L`xNLniKvf<+ju`OH(B&*x5FHXH6;Q*0vbE~WUYV7zsXp%
z<Phjo$3i0&HwW85)h<P@71!Tg@w{}J|EHqj6<bH;O}Ttw)|Kvi_w)<g*q6g0Q<tQE
zdivg+n?~xVjBIX8w@kK#B{2nY!3jT0P2V;>c6`1iCTIE9l|ML6C^o-;{b>4>*{TOt
zvdK=|%rfE7u?51s(bK=ayZif8;p1bnO0Q<DpATvYCS7>_|F*U85A9{&`{xHt%9&~=
zqN<{JD<ymTk|kI5MQ;jE)m8dARdx3i7meTdCwXm|Xcj$NRZDBhd>7S~BD!Dd?;So_
zlmET${olOW=|AUO&we+@y7<`{%l9*_zuSDad0xr)J=JK}wu8B>Op3nqY<3#%J7Ap5
zH2q@ns+w;C2L3I5s*5?V-}o4$bnx(<R<<VJH-^5mOguNAyrXHA#1wf(ExmBToU`HF
zEQ;J(;vD|Z{$7~5H*;39PFlzUPOr^@@h%Q5Af(VQWWe3VR=FiJYZ^yN2ZP_~h);VM
zo>aHqob78i|Hz~5OSiwfzW)AO7QbHI=9ja5J?!tRZC!s%hmTQv=H#{;R$pRSY#8TA
zZ-@wa_~7h}on__ELNDC>vo+!E=}cWFB?TCou$$$~%@AvyGoN}HrUb@_WiOq7bkk1m
z<y@Q7&#%iZb~1bX?Uvff{||hhp1FKWTSszj^ix-bX$<FhBc`}0Z0C&Fkd=OZ?~=0z
zwixG}YTBtD$1z<m_7$lA$MM19SH|saxdQCkF^N^r75;^7&AK{grbauz=j8N#_dY#6
z&77-excQQ|w0U01vXA_yq9(lj(xrB1`ow*$+9zM_JbUGqZo~$K6_?JeWqv>9;jiS+
z&%T;)oawP#Z~pb^(o=_8xn=p{W|(`-GS8o9oWJs%3^Qxv{N&dk?-!n*zeX?K?5gRx
zs2%$+RL$1(T-CmE4o61=#}iH_pUDT!9U4U&7W7=>U}x9)xT0U$eBI5`>#^Sj)XI*i
zbcMU!1_!>qV1nG81&+;gcK+ah<gJ=z?Pn#>Fhf3Fzp2S#?~cm!2fYDJ7cTBD&reS~
z<QR~+N5P0gUDb-ciS3p@+Y1#Rm)t{{6SnW1Zhhyd@r3OaDUCZ{e7|4+UPq-dxh{69
zR%p|v{Jmep0<QgA(PUZi<*3j6yPHx^GrjMr@LdzU+%LdvZ~vJuy1UQ$?mjcIfA{Zq
zyPMSxiMVTZw(J1SEc41*nP_-RKAJeO;C#ORXC^rglO+W*Cid=z*RoZgMs3fNjR{X$
zQ24K+G*Is<i!@8pqgjUTM%Pp<u2zNkfznn{H$&X~NUkjmQ+VF}`uh6&QAsAb$CIXB
ztrHYr6g=V2@*&8g;K6|<zQ?*3T6S{!SPHfrIvFQmIlKI2-tM<%*Egs8r!%fPyt~=q
zQ0KYChXPGjg?|E9hpjzuSn=bQGl$cq_&X~iR2(+49xdb9aFNF}|DKINSAm4kH386&
zKWIUm;~M=f9w&p`eoveGoNs&YKjX?d5~&v6oxU8M9QONS-u!d9Kl65nL5Et~uYTKa
zH(Xqe_sS-&&c42Grd=F+R|7|fL!45A{>whlfS!KG7KSHF59}#Pydnm6KOa-}^>ud>
z>qOVvow?%SGu35>V|24ZlXe-~wdHe)yb?BDUG6V`eA2|0XGh}<Slbt*9x_&Tn&w~O
z3%dE5>FwnPM&>5QJ!fz8lug$RRx>#0yjW1I?ndUv2Tev-W_q2<xWDQ1orm8*Yw<Ql
z6cnUCyLs;WR3nbq9e3O<QtT4l=Il`jI4Gqnu<_WL$bbhusx|M{Jma)F`$#xSzF6VO
z{w#3j``OiSG-(ZJ(cm3{OhyilZ^u5$RNwxw?Ckv?TJf=treUCHx}@k}qqRlr<D|3A
zcLdc}yZ6iWwLaK;WWAH~L5Evvox9dXZ)a<NY*+W@#zwyPZ4X7vj&kLz_X~WzQ+)pD
z-0x0*bYjjf-g@8+uduGqsu}8s=ZHQN{CQ;G?7Ur?2EUy;4(XhqJ=M_t`0N`$KdmuT
zbY5^8>az*%limJo`uF!Y`^TeFrdc8)nKw2h9%%SC`)1jjM9=-xwL(ul43a-MRpG+p
z<Nf}^EtY$^CVljNAMsY0QBa`qkH-ORd!v6_&i3#1y^wY#;fRFM^`oa%8B`mVoK;d_
z`Z>vAbK2RmGn$@P7$1d3=4?sWCy>o{apS>?i&qv*eQ?(PS=f>7pE%Dp%-{ZK`_X7)
z^%sl#?TW;nSX~HtU}QI^K)(L8?sk^9A142QzvFSAgZ0+h-`^7Ygo;}W6y^Om{EvL>
z^5yW2d>I{fUiP-!e_6)OIX5@GyHk9g_ZjoSMuihB&c{^kof6Z8KR37W%fHjx`9!Gw
z=fd)R6XI%Le)N8C0ri8|fq(K{vnxw~dT=|$ah+K&UKqYbn%_m%y6leV@=KOQGa0T&
zX-2WkP`|RwclLoLoC_0gY)G_boMB&Im$0wx8b_{kn$YLE8SaM;$V~sp!DzSe=ZDWt
ze%5bI+NT@Js61dv`1R#wqvkw)>D|XFnWPq0a0>6~`KG)3oa}nroW*-*e2lbcS6E<l
zCVE@WOO6k7WM4k&)(0)VDL5`u+++P@g7c)XnR5G=u&;JV;h51p>2mJ6dv9-V%heW|
z>9=}uWf#N2$o2bvy}F&t_o8Qw*_l1LX6kGiOIQ`Ee{cQ$?Ck8b&fn(E?&O~mx`Op(
zh4I{-sUIF3{QIUce1`c3FV^`CpS8}gWMps8yZbNtLv{3r>KXGYrS_(8=rK1xv%sxK
z;^D7vZ(j=(B?WIxI?5Ehi(S6P;N8C)pFZxJU-@ii<LzglbuJP=+D{u?Z-3j*Q*}gC
zGe*VW@uAr=nrm{o%>H~n_`q)Fww8mnZok_&Bg^Jk-??_frnqrNaI2@x=ei_W?<3RB
zzxWQChZK-YY?oXzi6dodL*=Qxr&|_GF5EWp)t}vK<^><`ZcsmPIx?=~X2q9x;&BxZ
zMfTfn&fZ)kkz1_K-?xRq#Xx0=gSYGjwp6h+M;kuP+c7)LG&*X7=esOW5I!)cOI3NL
z_jJ8J)vHrx78@AUKc8DZX<pM$cb%J4jV^6}V`uKiACV-iR;IIYrBf?c<Ly@;%6yn3
z4{>fj{Kbb~cgObM51RQ8wX^)JD195Eak4FBUE(CIE!Oje6t2zXb@-h5`s$lMUJshM
z^*9cxq=f(O7SsL3Zs@42%WyOLWG9QKX>s@Z&D?8V2{M98D*+gJqMGGQ;kkOHe5UdP
zjO=T+?%*!|bnj_kH>fs(Gzh@trpXOwC(g-#$nncHiuuV>hnWXbpRZlI3q_T}d%+cP
zdw+@ROcZM{s5PFx(El`x-ut@?vL=Em!HxzfnWE0P{!hmihL)eReI9K3ye%je(JD}2
zQkr1SIV1hD@6%ILe;Zz6nlPOym1(+pe$ZAgP|*apZ&P;z>!P}5)k{nPWd}oSQA|)^
zs+@h`#6;!W27gsAF$rv}7x}NAe}6^RT&M#&9JX+Rj-`AzJAYp%_rj8wmp}(P=KcTs
z-GB4{z2EN@+yDQwd3F5$ea7qeXMRil)}4P`&|OAwj&Ypr{=eU%1wNm7bauz)b5`1M
z6J_pyd)#loYo>AfF0Ig27N4u8J$`=LU;W0e((H#{UtfPOoynN-=tyV!w^vtR+i};G
zKbB0NW2k8#>##Kx;hjYe4?w4nH?#2;J==TQH0MTv`}F$1U&FuOOrO8A^7Av++vn{6
z*Q8&TZn9~t2i+F@9kgtESLy3_7HZm(_xrTh?=ea=c=Z48`+CsTbL#>YI=x%J|KF)o
zFO6z-{^ng@7rOzpfqmw><qC2yrpiwgYq+*9w)%j0d`;lr>G5@%fdcxQeyPA3W(rKK
ztp`Ah^4R!fB(_`se!G2s_0Ol%?}Dx|(7CX8_t$IDcTY{#o?H2g_f)@}?XBEfTTX&T
z>GMua(agKGB{T1E8}GWJr>EAXo}TvZK{J0}bbeXhpI58b-}&<L^4;n2buYc9XgriM
z$#~#r`}K;+@*khi+uxPW-}6vRCqiJ${5sjnCll9|zP^?R8ny|Zrhmn}^i|0Aw6jv>
z7aZ9wXW!oxJo7_aN^Zs9uh;KBJ3D(WD|hJ>S<|eL0t=>8M~`Jkt;LLYfQwHZ4)Ks$
zcsdto)DYUhxYl^{vIVa>xR+SJ+i@6lu3n?qijb8-?{>XjSA4(r``p(zHYOYF$iKgD
zFKBIIbJ6vf;$G|DZ#LiEQTVtid2;Oy?k^4wo#F35iySgPe|UI!?pbTjGhcpvef@lv
zdHy@Qzh8o{uZi63z~Q{&^~J^Q&dsgImif)K0xw4Qooxm_W&Q5%a(<TG;_)?x8P@6>
z66S%1W7m01R9fdh-_9{MWBv;3c{>wU<vQ$UJ$+h#{~g61MIW=QD;dk}o?howiwN6X
z{dk)Pw?kQTNZt3l<<h2kcPfgOdQC0cm;Cwl)zICp;Oq*@Ckq+`EB<^uF6+Ig<k!pP
zyPwaiJ{P(oK=Ix?+1qOV^X8;E^b0fzG>WNSZAmD7yY>1p-F=0RkD1&~KR-{F!(LQ7
ztR(qZ&&`eJkIn02ZCsjuejca+^={qncSWG3`t7o15dnRcJ{cQlJl~Rc*J^vp$w>*;
zx3pX4e|ma)_tVqU*`Jl|OJbS6ul6@v)7<;hCYlwTnWh_kXYcoW(pyen4-B{#_fs&F
z@kCz7Ezp)|;T;F3F@yx<<$iSr=Zggkgg10P`z@*;R}<^_KE3Sgd9^xm!`$QB?v~wt
zyZ+58WAj&@`R{yJy*+5?5GL$&`NBfy$6?LK*p~CyRW3Zbu2I@7XU6?K$-N9No3bB+
z2D1*B<j=4D#<|7bH0ugS%R;l<TP#h2pSwIj*=fVEn)CVGW`8~xUI}z>-TzKt&ZMo0
z=WV~=DU5l3Zf^M#?x1I&&F-gJP6tgCYuF<aF+p$5FD0hRi433LywSaS@Y{xe$8u&|
z-Y4h1@nGjGgW2zrCad{cHD{f<ect5rx6NjOQ!VTsJ`7(Ux0nC)6wS>>ftI=AjDjbm
zS<a-q<oI2?eWpR8Q}t}~z`IeRJq&Mi|GP;0JnQRTyQfjjd2Pg&jEf)5+Eb?4uShvL
zY4w?(mtSw|0nPAE`J*TCv+n6p({mhE-`~k{=vovw%=pNepL-_o(3LkAocVcM=1=ys
z(logHIrW29`%Rh7B9(acdGFrs`<*8~Z~o?zmqFLpMsHs*=l_SNf^#lqGfQdAKXhoq
z{V;)R%UZKDKhKWq+QJYbptt0g0#oJG2H!_E*VU%=Ev)^<Zhc$sQ~d42ze1`R<Tt(F
z_j}!Z>+(F`YT@tO?d%=ZgVsKtTYfJyDgW`VTk^-<(`E(e$CZNid6uRH|6Q<CKQ^bi
zaewcT$D&uv1O*yn{lKdizuZXf|7z;E{O+Tp-T!NA_nnRw>J`4#^7B&K-%C?f?>w$&
zSv*lqqIX(?h}z_zH4hK9$`%)2kSKk1<>c1f+hy*l8TnCLG6XI19UdH*JvVl;NtEnv
zwZ=4#$tGv+eW>|<Lb;!1S-x`{52w$^f*%irpVff+#m4hBubMsBwR?g3W7}(6ib9oi
z8D_3N@?U{9>Q#f;iUsi{U;SCiL>Ye<>sH>YeBNvK;Q({^ZRvGIX;mM;XKQC40G%eZ
z)z?Bc=i6oe{a>#|KUc{Lc6+tKzA+DU@kw!Ud6m%D=qi(#_nT5rYk{`re*Zk}vf55F
z?)SlQEG`P)IUnfV*s{5Lwp;o9kf_fG+2u_(oqTsYSaY?}N?`-xmA1YTcW<wAHQcSX
z`?=^@0p_}CJu181FNwGtPtq`at~zy!mo;cT%l6ve=eDO^Ul%LuUB#)+uJiGd?e{yI
zFQ=K<ZoD;bE?2ABl1pt@SBJOvX;eh638+w%&SX4shu<&NpyUvzdQH#=y^U2WOgr5V
z+>2Pd(f<718t$A=&+5`n6=|$f&uvQ2-<*FhLF@1BzyB&;_gqQLzqqYm)_NQ3{!|w2
z>ciinZX7x5!{>Hs-oa+}_`}Wm_kM2i1^J9aL^~{JcV<R@66f|qG1sn{3h%fEI>2*(
z($OyGKX%3Kf7batu<3pB`se58*ZF22m?>5_*Y|*Ya@;YunbOZVK{wrBd$M&!3&)ds
zCU7aSBIo8N`<b^7fBgBs=vlAajQ4+6idF8YyO-f>5|yYH9}H>&)-OKv^kSa<&nJ_o
z&*XGywJd&i#Yp<u-LuPf{s0x$Uyca-|FO8LroQ^HT6bMnwzqfr4DE~4&o1_7es$~%
zZ?Scg?D4F&AlvPyIvY5i@HHm)+m@+yXBOmt(cQ59b!#1HiPyi~*G_WI*!l6f8q3?v
zWdSQ!T1^UHDWo((pL0fAUgG+=z3;j~T|!XX=)CQo+}qm@T?ttoru+R6w|<KM(p9Q@
zj7&RkF1RQ8S*eiw$tSnX$##6jCeNP8l;0`*oVVj)8~Y*OO%27Tb1yx+D|YpFckwyP
z=W9RM%|GuWE5`lM?-}pR?hC)ZmHjAck@LA9P#ImY{o1~~wXO~<pY$0`_JP_<djG#A
zT;G1@+4MgfU!PxP+~sgj`M``8P#dV(pxFM$GsSk9PuuMe?kS&pMM?0)be0+4leZmn
z)@}M~)vZ!1ax3h<pox85+=a~LbIqFHX0&&lPEC`zeMaW7?Y7h{e0_?B;vM%*Zpodw
zYf!uS#e?VR*M8r*zx7oxxWHDh<`mf69%1$DVe#^;vqyJs7EgEFaDHx?*a6;U7kT1j
z9&_rwQPo>tKDELnJhpVI@p0A0cB`1m$Gd(vvdbON&YqXEFTBnriXmyiQ}*b}Pg*Mj
zl_vOeMm%}ZDaN~d5^IWdT7FhNPx)b+D>;e3m7C>W1}-U>ctEC^{nA<U`!)ReWq<E1
z?78;veB*}JZ_h!8B;@54uU6tvy=3$=d5ajhv3tXm<wHr^QVzpRy`4`cDQsA|_m5Zc
zC(xd&yCs)>8?SF(zyDvAd%^{iR;~-;dyXVN<(&RUf#Km3#&rH~O_yf|E4#l@zVz(u
z?B;K`WvY)GrJkB%Q$Drg;wkQnTgqeRWv87pJK^1E)Ob4b+$!5yEIO0E2Hgo>eyRHR
z;@#6#x8=CK;*h_+)O)(1&cobO-Qc$H6FtW2gHPWaEmrt*L*mTMnzK82H(5%Zi;J-=
zo+mtIslaj2>G<cKRVDqK`^;hs-<9-vjLmPq-G6xIclv_42SQ6MBG*`?PvZd9%aVGh
z56I`|Y`<UkyRYo$u1w=~t7?_f_}{I3zyJTg1#j!Dvu9s__U8Y^sd}-u1iws)uveL_
zF1_QxwgTRBhfGseoPSn&btb#LdCiZ4_L(+J&p^{gprxM+-i6pL^Pm3?)E&<#o^i^-
zR^<`<#k80Lekl_Tfhz)a0yloV6JEEc(>p~j?(T8<<u*sJ%kT5PX5pFCxrJeix5sN0
z<d*rlIhS|vN}E~u+!5lmmlKv^6T5V*S30(pOO&bDGA6M6{k^;5#jmfgFArTER_ZQW
zD&m*VwArdmX-z`h@muOGT&He+VL!9x@3SeVlwxL7ZjIhuwzm5J-|w+^ca@gQ^gnQD
z2sGZ#*J4(zEVt$QA<G@<^J}k_zPnTD9=W-%fWyL!_wd@7okkA~tH0%hFZY}4ut358
zl+S#@B^OTAd^)NAZbow7&BAjb#$pK;7al3Fl)kxfF>zUkrgUSNpjM$OXlW|@)z+QA
ze!blPUi<j7qb)OSrYTMoYv}m9_=kPv$8RCCL5(hO>x)aOF=(k5Yi!bje~0<)cQo@^
zX(Wp8|M7_1T}R$Ho3BNtMY6blp4*Ry3B@np&a3;CS$-`to%NvG%<w0dW6SS8-F#4r
zSJ2T>*Ti|&+ZxZXX$SwFxBo9Alg?LHW;Ks@#-_c$Uaf8vX#CJDIYXS|593s=&|99(
zPrtWbf3`zi;DOPtbZ)gdnh%f9zy0W&<+E=GzFhLw=iQPT9#iO=u<FI>mg^at&aAN&
z__IUI-}dVjzgoWO=il1IWy~y>$z<d(-+3=r&#<xR_o5en5OEg}z&Yc)?)62k-06k4
z=Nwfi;uh2CxE;DhUToPB-S~Yr7Zy}pHk*B2l0$q(RI9KQ|D@{@KWllO1^b>nb*W59
zO68W|?6fm89tu>Q`JM4#>D0e7Ium!b7dI3f+S9+USIYF1qQFt_nQx76EnTB_=1<l4
zcW=+s?gE`bU;U_4ooVf*cKNy&e`?k)bZ%!;Yn$<5;akvI(_#L*z5BkO>i6JwcviYt
z$LT`q^w@7t^cJq0oTAOhJ>mJ8;)n%a&)8?heM&u?TA?s=`lbi$^X^4!)bnIj7jKmD
z`Q}_2x5%aQK}6k`Jqv?`8eLf4^hW4!X5KHZ&i`$>+5LYv;?30g*N3l(C=6Vbyd@S?
z&T%O*{&PS3($^sV*u2hjhZHSlZ<hSiuOwnHy}eTVjkIxEkM;LE#mqcBn=USUv-Nu1
zy4c-ijSDtbeSLM{u|)PU#th#gEyMFC9=+Syt+z|#g3?0Km9e|a5)QRR-kYTAJ?E%%
z$@978^NjhIAB<7_)w!W<xk-1m_?e{#ou!I1b<*zgJv`1-&wkeJb?M#G>#VoW`e+O2
zl%>uWw9#Eq@!%@2uasJ=3QO2J=ZlM6?>;#>nfa}3?WTsu=WO;_$wY5x5x%uxgPGnQ
zee=(0Y?V)T6h5Bi8pZG_C?PM7W3KgQmVom{Ki{3wUe9yo-pi{`PJdc()NlF`7FW4h
zV(ZlcqBryIPN;kF@W>Kxxeyh(vWm5qPp1SoncFUQ@8_%g^CtW1s;SbJMJXRHJlj2q
z<A{*K?3Yg8+%{Ns|K0dz!&wJ|NB(o|d8XaiK6~TW7rR0I@F(d^84?i{8#9_OK1fw_
z;@4L$EIRPt<ouC>S65a}PJUQl{pd(%-qls1>moKLHHxts8?va)HwaJ86JY*w!=&!d
z4-=`GJyTo{Bt~vba!rtOlP*}*a8sI({Sc>qna+$~hU?pZ8lO>g>OM4QX~C+PottiN
zO6`7}s$1MsVd;I!W4>g4fV<B250#UiUR(k?YP!*w^I6Q#mTP>Q4@PcIV?8IDq2H%+
z$@|arr$<w2Z65x5y}sVy64QiAamy=jWL_u#OUqB1{`4sK)acwz?Z>>Toj30H?U;RU
zU+wSkoC5n(bx*R3SKHn!jgy<i%+A*nJ@>Cd({@>#GXcqq6`iJ@?U!kMzW4jR+b=ET
z{FcnKt+u+yV7OB7ym6fCp397uTMo)?I)8Karv1{Bou3D6wRC4Vm~nZTZ(pl@h!0nV
z@(Gt)YyQl98q*!R85E8wa~aO>N;xNxbiQf3@&EhMyU*7jU+A#t%8tUvCcBM-uE|I2
ztNH05{AB;~?QScawWsJ9nse#~?wR5>zc69K)t2^sE}V_aJSVGlmOY>S7TntE@c6pp
z)KT7TEDPqokFA~@z+!$($4u~@W_*){9;>gxqI}SH=<26a!<)97t}!fh{_${OO4FwI
zb$3jiME|`Dj92DR^m%(KWu3Y8<~OH`U&X8x{-9RyP}%47=XTC(?{6Hrd;QGga~Z#T
z*KWHX6Byt2+wV~S@`YPLe(7l7NSVv9k?kx~#&>WR{*2YRAEpV{gzEkO-ILOmxap9$
zd9P^2@jZ*DoWE~dd@#EF%GHY52VMGF=Ko8XtgPAI?ZKk(UbQXPONoJTw#o0EoGW7A
zoPC^8{C}5U2)uMIvt_J4co%eNhQ4bQ!zs@<GqyZQ`D+<#u2zuN6>L=_r~g90;gs6H
ze#6oizdqD)&-l8JldrvX`_tur?(8gP{vCa*XV&(ZokfkB(oBN$qGmjvtnu)={O%;7
zv|=wM0kwo#^Ew~ChgR_&4IFQ(n4Z;s$erCDst-y)Qa|~F6x0ebn#=yCp4gq9b8XE{
zi!*o5<dv4JSunXgdhX6?h7ScMZxvK_V-daaSD<3rV{Su^8Rnq7Z4UU&Y)DIEn(@rV
z!c#%ZWS!ppnopkL`|JLi{Ql|+DxIKSRQS$$<IgQqvEwfngUZHb1#Nq8=BEljNPGHE
z^<=cJgk8;#qm`>&JEK4Uc-*hfbKz(px47P&!h$`UEOZX+Rh7G&^!LW&ueq<Ut!-?d
zE@xYH<m<Usaj8Am9vIudX-zxsITd*b@kA-4jef$W_)kNd^7Zv?QWG?pETj`WRa2Mb
z?D^GUd0-LJ*pku&d(MalH}lU<{ka+3nbr{A@uyOF^;JY&0~!O=VqCK?0@Ndu|1Mgg
zpFCH~Vk&5qAKZ=;Xj~x}u_a?7XsqVSuC@Q388N=w{l*89c0K>;+~f=^?F2WlKtqlW
zj*10uw_d+zRPo_K9cZvRM=p=sYx|Y{8Yj?=8!B>-ujSp{_1D~bR*vJl|4Q>xm#`}6
zvz}tnv(D4Js>q}?VJ=I-zQlW)n>U}b3BKOM%H7dBC8%bt&E*#{IiMqKn<P@joVCQG
zC+=PT>|fX^d6ukeYb+1jEHFDEzcy6cRiT#Y?d|RLt)PL*UmaV*LD5tu%XrW0=)AQG
zd_tY8w^n{m1097BzA@?O4ZYXZJdM24W;;x?uk9#(eQoEe(ACG@=vu@-zWbkbdHJhO
z&<vEKLEfDmY0IwGSilB1*Wa0x)z0BE`@n%l=GC^}ZX_#<>Bq&~PV#yiCXjhUq0XFp
znheXOsQq<&Hy`|K)_rorT7_?>*1uYIUi|d*ba&A7nesb9M@?0}SlBM6ah0>lf2vmK
zvl*4ATW=opDFp{&70a9b>GwfL9CmJDFsc3Z<ud40wb^<5em<-2;G8070GYs;qY|(x
zWaax`-`++iob{PuAFw`d@6=-k0u2c#8$dV3>Sr&DeO)vuw{Gq3`2BVLwVzI^$JYM#
z72dL&H7@V+hQz~$b+fNQQo>5%58$f(+w<tULoJ-?rLV5M{CVZ#$`mCgpP=OXb1aKx
zCSRLUG_QfRP&XjIxp>};a}%Oje0EgdF>zpTIln*k^fcT2Js*#WxAVzX`Bm)xbg+2K
zzO(*!75`MIfv#8mY@B}1=7QSCe-F1q=cOk|F>bL39W-SO9(E3PUKVtc!{+lDW7cnP
zOE>My-p|qDki>L(nQwO9ta;s!r_L}+_1e5K`FL60#YIPpKYnvBoz2;%f8_P=W4+Sd
zo6k2{Z|~e551!R^U=b3YVO^eg_TAmx{9RiZzC7-?pT^v>bSJ3OW@xDQ7LuV(@GurX
z3An-b<|UVT?XNGDiwYkfTih+Gy-m^hxkkou&;?`PZ~VXP*!e3pUq5>P&u6n`XPf8C
zg?o6F%-II&QaD`Uta$1UnsL#N-0$4ZmzMe=h~3h;<CnkFU(kpXC)12$vm$e(E^k+K
zZo6}A&H_2xsxN0di=TbBTEG9_ui24@{u*q4^j1t@LqNssPmp++sVtDmc*47Jrt|W}
zkn+XI`M{ppGe57Nd$%rqnVzgNbl`ZU&<8^YWnG4)T;5M13ODsPa5}W=XfCPwrWooA
zF-}v!p!oGkv+r9HVfn1p+RYWDUST$ez;h2dp3R)gRzbqUW9ETIcDWt99GlsKm30}e
zt_)7U7VK|ZnhClGV405}D`c#5lM92e#bt)SQ<r*`Y=BiG6B@wX$yFgMFKyS6Oj-U2
zVtu4S1Dl6hK_tTpXNYDa*9A#OyH4NQn*BWs=Az*56ZnKcbBaEK6Bwpw=2&@va;=L(
zH_NN5tG_FHFJWCUN!5GZ%D~0Pmao}-BDftC_6;0MJRZmkTUa`JOq|{YDSuM<Au}CU
zwq#!39=VBqWfs(9tqmp)D+7Wg!80+9bCe)KY}9yq<!$e;pn2v4=UDy~Ht+q+mkZG$
z&?uwwAi2RUis6*wzEx2W_b@WfJfO<37&N`9q`+k9mGJ4w$=>|kZ?{=1=`vJm8n}C|
zE`r!#!t&3sakBIqlaMcvib7#I=bE^^zYfeaPQTW>g~25I+8Qh8cD}b+nHq+TMN+$7
ziGz#Uf_L(~69PabKm$j|0X@|R;Ms$Hf4|-KI&b&;O)Kb}9u-c9-CzD)KI!7XqU7Ts
zwSXhOrWD*(E}971Sg3VwhT-EaklOs{>jlA}uyT09@#is%W8Mbk@~2l5K~6jo%Oqd-
zBXRG!xz_gLnT#1vPfbmIc6N68osY-m|3|*Ov^4zbJJpLfL2;%a#o{$pYwISLPNA;-
z(;82M?$vRX)L6F&62pZY;4H8}GkBTFn+pq@D-YJKWOjH|a7hhhk3gdZi<C)*LFuh6
znO`5jIdx)Lx^a+2+|6HKU;EFtD$Q!H`2Fe7wwy;IB})SqI?cQ`>uIT9<-@3zyh;j8
z7ZoAVbaCgMS1Up3EQOzO&x;g)-^kUf>$fNe>VNY3{mIK(sPIx5$f_HnEHykAJh&Zp
zGi^Di2+AaZ3ISU(0zn5eJg*4<ek)u5`*HdDCqF8SUa>ry5}Xpc9%QJBdcmue%lCZ;
z9n}dNPEy^U7~%wub8z?4#ewCMabq*TT}9>XZMpH?TNpxChpn}AZsU0ww!7@@&7VJ$
zR=ov<#)No|KfhkD&%3n5Gw<Xi)x5)Pyzd&A`3kPC3N04vJ0PkVq_V%n`K<^zu1~bH
z?D?d8iRr?_cKLs%-gbNHvNnMn^hBDeTTHhoeSYn>%{Q_^gAMOCoz^P`ofFhDUsOBH
zqS*UY)weg2Z`Oyep9i}3RXcK1%D$KJWo9LZS~$-&6<c?QJ}kSPYhM1Kk=^RdKb@+b
zw|5jS2F<U;{{Hs%?gGbVrPCVLm8<mx1sXF1HKMn@@wZss2^~puef=yv-_?PoOtvv>
zZPd<-i`{oWpI?8k^v#XJ<-*}B0uEkX8+|>t{BG&NefRcOTNh7$o44<0nt8&3hPkK2
zukadVU0&8}{p-czyI)>j23>3{T=un7eO^K8sVRl-GKDR(t;^SGhpmY?wCNT&ij+R+
zGq%h>!R-J#jDJ1oeAi1p2G{;|yIF#wRG{&VLPNme1M?hzb*j&s5j2&<_Uh{Ja`Bjg
zM&syQ&~W;czSHMh+4y8$tlRr7$~@=B1_$eDYxF@q?|^k~y;A3rZtRq=`*HB?_WN}w
z`7VRky>!@s3kkLtYc`*obwKFnZbt@iamdbL^Yu#by1>P5n%wsLIK}3ly<7EqEuXKu
zqj&@8gq8BkzUHiIO*7b*%`)h(e!X_PjMSFfdAoHDI=#O}fLlwAD}+JQtRgp71}}de
zU-7WD4|H$P>A?MxSL#9DIpN1-VR~ZC>8!rPBI_0`e|mcQZr$i@JCge>)egtnKAGUm
z^x0g-O9N7tsi;HBAEwEBYj4;7{`R(Yl5#L7$QXgf9)TVIe!ae{yZw&PjDvH_?^SBb
zSKY7uzH@%vuamZ)PAF^2Pmbp{y8aw=!`U~bb9bxX@0EOY?8HRnyUToMGqnpzS_QO%
zv-TpEWqxySEvWzhuT~jcgf05sunW9!#nOwRoh_rNprzpBQSsf&=hs=?{VeG5bx!fQ
z!r)~-h5GydY|6gAE_T;b?o;PZPFCNo6}pOrPr&ZqkH-gIM{nBqQ1g6Jq{SK5^}AlJ
zN;$eU9-NsDaNIb(b<^c#zN_Uk8BeG^ySBytiMNhz?z+h5ug*ax4o}1}{r&Z|n8WGY
zoYGb<(IU|L<;^>%zXKhGRQ-PMcJL6?@3-4QUJ`%v{_5)K&I${1LWIuAU3daIEy^Gh
zbX3*dzu)h_pJkRii;Zzj!Hk0Qw%>OgYUSQ7X`E)!oi%S+&pt>AtD*)eU(e+2I`z2U
zzV0b#Al8{F;L&W?YH*U!X6X{seHB;p@o2)rd0$^&->tvzhZ09iSGmQWqlyx)mWm%9
zYRyS~d1>jnf3urzc-*i39&6x!V$U=-!zl%-eH&bC6jY%RCb*$;I(zh+omJpA_zc4m
zEpR9+O%P@J{ciVq>z_|1Zw_*8wEMQ<Fdz3b=F}3ufX22(=Rirp!A!s)yE*u5$&aNT
z+zz1qB>%oGd%MAFs#a~bp~$sV=I~HRRzfWGV}~?L7H|ry&1n_MSjp@#DOTO**|A>f
z>pGE^`|mHR>NmOl?&-hZphLxPuLxWm<vYjXqtB~fPp8LwMewx$2c5+fA9-QFIOr59
z|C-4Cer0}}7v8V<@vyx<H%&$UcJ$S+|90H?x~uf{x8!q^XZne3KDo_1;!Mk<^EZkf
zzPJDPBYCI4{ogHZJ2P~X;=05luY5duvX4_<e)f5v|A$Lc(yN6EO^v6#J=!h)e{Iap
zBKup?ulS3+4fwX7Z<4dycs;KAuUy*0&oTbpTZ=UB@!Y(&tMv8tnGf2luHRGAxBY&n
z`2L5~%h9uEo?V!HtS9s3=^IO49Y53hQS86%y{g;Wa;teHjh4**zNq5a%yhpeaed)t
zS93o<KX2d0`t8}H@4rL(gLmFhZ`j<darX8}osVZ{n=gOzL}ByS-;a%6*WHm{5AGX_
zq%chsYY+%HXZQQfM-IW2F)3_Q#n%2#JY|%>B4T6G>`T_5lf>ke7$T><YX+S`)ejo6
zbe0GyihIO2^X%_5lK_jPiWdvp*DYSRdi}m%7eSLYk6-(~pCfISbECac`|IydVx@og
zOw*0-duT1C$1**1b=cHx3o7eD_i5cXToAt@!O^ruitTsW^m@mLAI<?*?{++XrW?I&
zjZ&!shfKwT#?|7wQ6)?M7P7njD!)^BJh%4Omz|UUu3WO_i@o|S=h?!At{$LcEIfbx
zzMa2cbh*y;oEH}s#-8oITCneZmq=cGx0vp+MN4_+PtU%;CUSG(ilUo!XHBp3$eCmW
zlz%ew-1Yo0zkQAF@54+1Cnu?1S12hyEBHtA_2oI1#aTbAXXn1(^Vx55%AtLgFRG^g
zK6^dUFuLws7XwQ&i~cKRGjV;^n!8cYZJA16Uz^*hKKD+Z<l7T(&6bqc&D;C%@3%t=
zmp4v4^fkpq{&ruF+<I`^H$Z?xfZ61eTER2d^z5|zANnN>7kR%~U~;jyv7zxpGh1t8
zX^tgJSLNqtvY=D@>c72M+#gr_<)XX(n_F97U${~9a_;3vxi%dFtp!IPNc1}PN}1ZZ
z{xIbCVFq0g7JcaJ!mmjUCoe7WoLnxkXOsNe#!4xx2ba9{!6!%i2v4i|_~@v+LO|q|
zkJdR(@78l<KeQ5ly7|)oIT`*r)|Ve!fqG%mCK(2z{*C8tKA&-YR{C<wjmJOFEwO6h
zX1OP%>h(uxy-!(=^9ob`C}GgS9O8^-^9)YaK45)yW{&W}@;^U5ri1p-n@3bB#L03*
zbJ#yUJv}~gWz8O=liO;4KAj%A^ZMkem;deYY>42h+?-muI&@FLt4m8ycYy9ed&YWt
zU7l={|Jtan&uo6b*)0C<Rq^W@aI51w$AUQq>Be)F)-rwyN?4^<FmrE**u!eO{8xes
z5_>+C*?sf1j1tfHnlkhAo6YC#q%Hca41ArUAG1p6mF@65717iC`DR<#0q(|(tPJgE
zAs<a_GMauEKlQf>T`T$gM9%->Rkm9+uYwje_=9%R-cpJv;?@1IAoX_7lZq{(8M-Il
zZ#*t{dj}gwf6eg_fyR?IW_v%}NbZllx;A>d;)duwDIW!=YKQ)7GqO{hbFb?4+VZKI
z!D*_sed%eSwJ6gM9XXTKGUvp<#KUc|bvIL|+rE6wvHtAhYtC`ZU#>;x&prIrbba*i
zUq*2sY#;X+t0nfm-2VIP63@x!94bKj!QZ=Ijs&&B>f~R8+Q>iTY^!XX>d(X$K0d=`
z2x?IneVgYl;La>=H~*8;g!!BcDyMIlF@ODnTY5}N0TVbPKD<l?Eua#xV&jpxAbr-`
zO+WAHsZ92b8;=`{Hy<>*Ey?g%P1cvExIyAa>uKW&E((WwIDMICt^80o|Nr`>%zPFJ
zYyX2*a_pU{{pldP{G2z>8w?b_9}0MUtXKW_rYX+MPxo)mySL}(>>18KKg*U}aI{ys
zR4~JQ(QJt&%6}r(bUm+FEV)j5Z%x|o`N3~J*RTEf4YVSu>we!!rOIakpuL~%#d~Ko
zKmNWsZg17sMh@1wR;5*P!gek5%kS527ref&boI6M$__t1U3u8*yG8F~%Y0Dd+PV2f
z|3j%1m(woN7G}1>7V+lUY&nP9`S<@g#I0W=);M=(c%9vaYipyqqjM&0*KFthd84}P
ztrsXgLF$nS;*d&2fo<i?+Umb&&F_c!U1jN$ZrHSb&nK_nH)c1Q|MRg+zsHuAuhV(&
zjIqVBHz%(jOsTzh!T7?q1x@ddXHBiKyvB3m@9nZ{{B}PceBJZ#c%jq%eYL-%HypZs
z`02^TN^kD%{jG3jorS&=zgpEp&Yv9q8FP~QT{*b3Wj8JUzj8}^*^*n!ZkVb6diUIU
zqrC3f+4=i!${cKcf98IYqP%`$R~y5Tt?mmBU%A*MaWChk+$m%6p4W{HlIJ<uQZIBY
zSov_@2m6>U0U6%}A|7-4%1ocyGQs=qm$!R9pOb$3oLTXP@`Hu0PRvhP-`^-s{chT^
zHvT@SO$2H2D=cR5ny$CEtMaEcZ;WwNV4dE3_Q{r+Oy;1|IC`Z_tHk|$O!|3uoLVr0
z(TH0um_u@g!o!Wa+jNTagG6@;gj~=tbZ1u7u9+*4cEMv|Xo4R5^RG-7KzG@SFAL+T
zGkpE(=H}-Itl#h1%+Du%sPu=86yyB<?dP)o8{d+<HDQhK$6GTqq;E|NTN~AzWdAI3
z#+HW_ho&FjXD_NKHLXJSNc4T(?RSdIOBa1SxTN>@;_&rx-+x*qUl%jjv}^ynGs_R{
zWK_$t@OrRIL8f(U?Z)Hj->lW9%y{?Xrvpb6NBx;%Ckfy6_ulMbdpXzrH>jZl^>Zjw
z&rZ-F;KQS9K??v>KR=tMb*18|!Tdwo(ou41i;~#d6@;%XDv)W8Y~lTsQIymwzb##5
zp<+V7S(ef{G6spVy%X0rTPoelp7A~J*zDRjN`h8182Xc0<Lx%T23Jaxv+M<Y1pe&E
zlR3OV-jSu)wMFpR%>{QIKev^&Z0FpU*P^uVaSzjH`}Y@^c=?YP=v-$xIAv!DXjp0I
zzZ)UfGTvTr`1bz({`a86Vf%Mo;8RR!HEr2gda-O<qLt)s{d?uFoEnba5zbXiUBO(u
z@5?#i^?JET<Cu4#4ZZ?FnKI!y6T2tn@ClSYEM*T?YT@6)cINAj|NnmHr`!wNQ@l_%
zA<i|dRsNORhQqza%R+gc{N1BaAIG+7hOwc7x|rZ?&^b<W9QIEx3aEZ!I97Mx{L{%G
za1QRw&0mz=X>h`{xw%~AVgJz<0e6OsmZZ5p0d3ixi#d}_ekMme&XPLLm=XHp+@1wJ
z7E>Nb%r}UA@-InGI?8#AW5&Bb|8AH*wfz5ddc0ka>co|)KP)63sP=!}5c|3AP|1|`
z1JCEz*Xb}->hR7p+!K@JC#kk$<L|}aYz5UVKHPq4dE~RwL{IHyC&2q?pDC`3*|~{l
zzwfgLTXS!JGc`G5vG3#gsUbHO?L4+RT`M)z4b(8_l4|teb^y)BXWy|kK7Vkw<<j!T
znIh*V#m#j2Ex{siyG1o{X2tEzMSg4w8FL~YU6tL<>)5GUR$W$e-sgYuCfmq|uPPNR
zmZ=x~DB759KVPk^`bYJux6P}|iyri=>v1)${r~Rz43|wm-aj;L*06Wi*)!Ls_)J97
z_Rn(<MlE{$XsZ7<-u&{Dr!wmADINGMoLltu)z$qR);x(0pgT9hl)?lGkAseWVo+>&
z9_06pq5N{`t1B~GkIk*|o2RW@s{Y7D_RQzQcSP12e12ZB?#B-|i_4k!_x;uWbIzdA
z_W7LRdykfKeio?QCVZZ0Ht6=B{~~?d|K&J$H+1TpEB@onb3g4_o)^O>6VSSa4lc%d
zi$V3lkKku(XYqfKoZ7v<4m3jKP$q2g^T}lU12et%RL!(+&(x6efA4m0`fU69e})-)
zGbVQ|liL1s%Ex)^wU*aTp86E@da}QrW#gt97Z$BlON&f1{d;BdT}@lRJzoyGNPSNI
zU&NZOe8$yfagTyX9{;l~|0JG?J=$cyXa3K%91bl89woVlo=yb~3N<$QHE60wNI<3z
z9rxdOH6J`mV8XbioWt^;&1|z=t+r`Qxhhh8dpO%#<=?Mh)m571X(A0eWHwS}(}Prj
zx6i`kYfD9*C9a(I)aIVH>MVgX4HsAZFnjvcwEol#kIQa4!Zp#H^#}e0*ti|y>^q{K
z{7*3|<4nn3?b`Yt=<x7I&IdQeiywJ#JNRVrCvCnFBXQ5_nETSTkP71@$C+8CtNDu0
z)L60zv?y&c%Q?JRl}Ye(jKmw`8Sci8b5?%XBYwtyX7cen*3UE--SpV1(^zj<z5D&X
z-&KiXZRNiA=k3{)CMWB?=i3zR@OSQ8A`;j4oiR;GtW&!s!(^na5nFQ6^?XHsx5ZUS
z>$05g4}~9JT{i>utvam0y?KTs^2YhsXLx8aYP_=N{2I^VqM*%EaNbYhSw-ms59a*I
zyiz7Jx>n9EpVd&@vf;zy{;!5-1!jPz>*i0t9v)Zu^zlcFg@%W3tHjAxTA$owV`II@
zF}Y4OdyBo!!+#GG*x9*c+Hc-jxqRNQxQhMY)~W*2f1!x2S)rN7{)78;KlH_(Ldw!j
zlNtQ1{xsaL_DLz|Ph<BLSa+vZ#^_x4>pJ^H`S3rIn$mgZpVJQA|6C>4UzxFg#_G)l
z4-YNQ)c@RSAbq4*<yp<)Hs0Mf+vNXDyc`~L+4#Cv+5Uaq;Q5t5-VFhA7X6)D7+mIv
z?Rh8AV{*;+%l;KpAVr*qo5I9Qapq!^H#1ILT^Czz_EkhT>I=V#qlM-HpWYc^4}TS2
z^lM1F^K-MUa%!QYzXqevI}3BEx;+b9U!PxHx&CKTlU`cBMS((|xRlAA8^^o%w?1fj
zshHOM@!RvO`&NNhjZct<3|a|%d*snraf;C+FNR|-ctz4DV@9^uIx}B7uX=ZHrS;WK
zGp?MSX}mlv?bhVU$Cn&>*`>X%qDgg|Z0xQQ$%8_>ZEu$UyB{%WDs)H&Tman&GG?4E
z!5O&w!z=K}9Hf)p(ZJ!-$xy7rsR`OZW6YDEB)GJD{XS5Z1cwPomBST|2R+YME}yr{
z<PwvB_}|Uv?X35?^-9eb3gDA|wc;)Zx`B-h55+-?l9ns$GsxEe`8dB<(s<d@ISMWh
zw}s0iS^*9$i#!@`6oKm>mbZO-7>@83yxaMF-^2Wtr>Cb!YqT{_|NTA+5;q`sfF1NC
zo~i!NNB2ORNkU~0Pbl}ts4!}j=pOHtzP_gN^Rs-R>cmr1G<mtj_4b%<iH-!NVaU)2
zh-|EJdT`m_er@2cl9!<^dpM8Jnam)vtHH(S{;tyOhw=4)OY1r96%9_I`rb})L)F(;
z%$?lr+n-NVcHid6z-1oG6fmRhX{Tb~rj(PWIdZmDUn<u|ZIyBj*!z5b{l3ZkLE^<7
zsDaqP@x-VxbamLwL(9Kt&5`}{zW)E}2`emx8iXcpe0zlR*1p>6g`kGqllyhQ*Y42Y
zRr2!E;VyCgf6@hi%|NT-Ac-GBmgzRW-}n371+CCkIzL~p-(U9n#>U6oEb~D3#nk(*
z7Zqx_wD|LRyJsw|-Dl@oZ+`~5<n`i}mBG??YQNvz{^iZhVuj!BJd&5*zFNJ$Zi<cY
znti`stzLX$a+iqaCf3hZpWg5LowvA+SK3dp{%UBrty#&73+tY6p84|WwEld5x!FgB
z{VW~|e_8_C5%AjfDtIE}&CSi(oBz(Mez)`Ive|jNrvKS|-mdzgt9a}eo}Ztdo(5mS
z!l&eatNecL_52$f66HT-Y>V2KW7+m+?e=?B;<XC(puvPW28o9vp9p@^3SIR@xAM}a
z)YDpFD*_(YKbdWk`RUw~lar+<^UwbeIz`rJOWC&R+Trhxi)x2WQTKo37PCF?Zrzjk
z`oCYVWn4RPzwCBy`JKw=b8AlozXvUtoMQ9b`pX69{mTA}Z2wumonw-DNit{o-+vYB
zHzr&E{rdc|wM{_tr02JOmffp<zt<deBKh|Xvg?e~&#m#Emweb>ZXLTE^UdR>N)yC>
z-rHNv|KZOEoku&1*6v7~qWCc4aD2a@vRlc=>o52He)sz6`gl+`^2h5_TNm-y%fG#I
zT)w_$(SG@VpXdMoGk?GTx;>vx9sm3H@ZT5j!PA?w_upT^{PyW0*X}+Q`-%?_vj5bA
z?lFw31q~OZRll+AmVB`-_jXe{OYx%*bNzR&i`~sv`{(2F^(ys0pHAloEh<{4U=Qj)
zgHA;3ty$>Qy6v-ql0WD+MDaRM&-Wz1l*x+S_US*&i;oDp>wL>y67$3S@ZW1I0vDIx
zya(z>g7yc7KDoU$`}-^H^?NSO+f$zDKd(jeb=~i`+xu!jGgRk5RnX55wzKc$w<Z5I
zl`+i<(T?jVsF`n9`)<$cb-VLa``sl&UO%z_|L1dZzxBHvl}|kP|M}$2DW9@4Zf})*
z-It5*>KkhhG%)V{Yulc-v-tVB^Bd>RNckuC)cW`(_D^$~izmLny*>Xw=wL6iPrcIS
z^ZuN(es7|9e)hU9QEfeC|6kv3=WB!RcK1Fxzw}z9u$teT3bmgfY`fWg?ytX5Emq9<
zU)t}>?1y!aE8X^5Ot5@1!Fiv$f7GTF&#8y`?f+zd0$n&(@jqwbdxM1EpnGyF)J^t;
zd^)f3El|94l00Y~0jT_R{0BP2ZX>AGKhfRVKK<OBs3-Nee?)(*?Rvkt(Wdjc$us^Z
zpbhPp{{OxI|8M&r(eRj$E&J=2`_2x#fB$;M|G$6zcCHFtUH5YS!-w~Me$0DnelmaZ
zC(wDHaYwsEZ@bJpl0WmlN#(x@@iiZha-WDVyP4|GCvEno=#z2U84J)+qx1dd9pT=-
zzxZ6}>ag5{hg!M&pIO&GySuww-eq3({QC@*|2~N8$JMY@2K_KUTzl~E!LqvdTV~hH
zHp_L}_w818?#c7B&EH%6k9qw2*4AwP59jwz_Op7a{NIM>f7+q*KTl27uK)b?dc6F(
zjVej6bMNh`^#5eDc(z&YFSE*9e9oU9-aiB0Omic-|L>f)OH8w`P0<NlbVUEj&-;Hr
z9Oi#L@ww#bTJL|L9W>yv_><E$gVUb++y4!jW~2FM_QL)zQ{VpI`Xu*%W#5ng>p@F4
z1^(}M+nK-b=dw-z?|Xll&1wI<^7Njfr>Bf$ycfMSP&r@k0-E_zKEE@Qx$>R)yyZ`R
z`g2&vK8h;xz1i;h@5jf-=he>tJy$RK)BJwT=1S1O+NA!!XD^8VI<jy1{JLM0y7l)}
zSp58u-*%s6Kkv5uTU%D%0A=HeHl6o{_G^9;k106Vt-tq65c{Wx)n<R@Jg>XIqww*)
zDT*Kee9XVoxw&a|;x^%=CvDPs6%96t?sh+)Ocp+2tXaE$@3&ubZ93CS-rm}pKKZ#+
z@!FH|RWFzN+k%#5Ppk*+=&^mf<#O5t_11c0pMvAN#c#9o$=ulN-Y?fb;ko^!jbfGa
zJZ)y5nEdTd@%gjS+j2CW=6z&;EbyuG-OU@%|IDxdxAS-2?zi8>j~D0{`%kX_@vwdU
z*JS5^%0JhqS$`M*E(wlb<6k|-=Vlx!yLGN!wepyE&+HTD=iC3E0XlltabC;J@RdPJ
z>(uH`X)fP$p1b<f!}~nv<>oo&^#47pvMc@Y{+VCqea?v9W7P2a(AS4Hf86gCoz^X%
z{QTx=;~6%omTfki-P-@OPkxR+S8w(6-{0Tg_x}BM`}ait|7kz`KP}5Ccy8bHQSI^J
z4>Q^yPg-g_N%X?Mxtt#YKJ#z;5chA&ANk-4>&pMk-FMH;pDBN)_4~&O9RD{Q{{6>6
zZ%?mHbCvyu{=3iFi#Fcg>G?N7Z%=<?@S@MZ8N+wjRI(M-8Hn#b&;KN8yYYn2%{xEX
z$t~$T_ny7z;io5ikLi_J-~a2NS0;a`UEJZ&Z;3x@R`&Km_AmJ44?E~xG^|q)*Ylre
zZ)QJ(`+c&(tQC54YIO$Uc5Ur0i<191=*7&lVOG}XIr`4~i^0S5N4R4jCQF=9wc0O#
zqV@FT^Jntg8t2HLX?>lnF#W|Juu*n<@B2hF@X5Cyc-#8!L)pJSLUZr)KRNXD<Y)Ew
z?8O^@|8dYNv##gS*?3#>kBZfPal52`#{~b99`PH={hnWDCn`)|p=Up#du?}P4A=qR
zW=QAn`B*pY#@nOc_5MXK+9h$~=fRjC7A)Ufj#o6=#>}f(R6VUR1}eV8j*X|Y?<4ch
zg33=kPyQt6mBlamFBw;|;m9=i1pksc{SC+ECf_Tb$C#T_xepRpb!<hjz>)+R{brxb
zeo40CB{x2C-0VCz|AqPFd&T$opCp|>>~N0%*`ePc@7w#$Jd|21=kD9t_wi7>{_E?V
zb;cY9ov)HEylE|q=YRcW-se3#c&2{^wI}{Liv7R4Uh<E+mA!s@L`~#=yRTP*?|YZ<
z9BR}TkNbS7Pj%1P=X(#l+yA?CQMK9L=Qf8X+S~1Uwv^kuV)l9UUuQpDYCbysb9T!f
zm%pI<%ltn+J(S%NIqieleE*X3|NeI0{0Va5JaMai_dd*;zD?(0uHAWW{`vgtD=!`w
zy5}};`pwQ?^3i5D%Q+oRa%AoYb;#iDzYd2+MFqwc2V%TRT|m8SNQ($WDo8R?N&Sca
Zb}s*yaPG~#$-uzC;OXk;vd$@?2>=Uq)a3vG

literal 73968
zcmeAS@N?(olHy`uVBq!ia0y~yU{+vYVBEyP#=yXs?KWXP0|NtRfk$L91A~wn2s4VW
z?F?dIR9NKc;uuoF_+~EWo~f6wAOG%sYKoVWiio7wWKAc@NBQeks06DR@lRC@4r=33
z+?;Y|&5{WdG-oafI@aORc0y$4{jYZ;kMBEQdv53RIo0QOKEJp7+w<aco9Efu@BjNI
z{cYmgtyzCQpSM33^HCvSamA{jeY5`D|Nl4s(b-AU-~2x{J^JX<bwa#O$t}GCd)Hf3
z80+u!GU4bAoGGoCvrX%wf{j4$ro(*JdrV4SUHO)n&ndsn=tAf+M~2;-%-PNdER}k)
z<+9)IN$so7tn)HGAsQZ2Se2U9Q~3B;shGLmn&PQh6FwZ&VwTP2d6mN(l%nh2tfCeY
zdF`#E=XKlDTc+tWHGG}Gp&(j2J7a?Ry^6!RTd#)YZM_;+tUjlp>Gi$6yR+}^+PXS$
zaog|D=k0~R?)i2r`);TDycs*pm9}%JNVOb0@b|~#epN3H>1KxP9-$9U{-|A4c%pNf
zzf;bz=0|~f!U2Z(2kr88FU;;$Bp)wb+-p|!_V)I4p=qB_MYK%}y!Peg<-2!w7T-;q
zo%_t}MgsHo{q^<V|9-!}`_|U%%_a~3{d%q6FPZr4Q?o;-+@)=~(Z}^mN?%{|y`#7P
z&!>6&p3kcms%ur?v-xnKUasoJ!a3rqKdnw~Uoq`f=7dG70?q}lPm!GVLNWE~-<{9r
zz1DcQQz5SMnZeYrt|z|Dyj*p!N2=x6g}v<y0#Es#`cT!j<Jzo?-)`ss|Fj}-ai37!
zw{^clr)RtIGHK+n9BthE|KIQ3>ho(Z?fv#EdtK=1u)Nc{+e^ytmQK&UzHY9(m;JvV
zkMr)jz5cZ!<CpcjJ&!+3kFTq&{*%eGG*v(`C;Mlra%aXOt*ZH39QXbCbb70_S<ViF
zyJzQpe0<!RjlqPi@8QSQ>-W97SM%Aoe*g8j>Yv$n<}aBk`8@ti??I8o^S0kh_GIk%
zdM)~V?YEoh^U|jLdbj&#Y2JN>z1834bk}V^@B7d0=M!Pcn|U8RclA12wH;l!`~Sb+
zhi?ac@io6|^5T^C`aLiHe!uVkGxzO<g@>Q>N||U(-FHE5cFv}g_FrFJjs9~=d;O0^
zrE=fiY(Bp$w(RCn+Ybkr@5NVbpL{;|+SSjzMZe!}m;ZP~*#FJXyXE)S>b=`-uzjib
z^mRYZn%_6cxVY%(`}Fy>W&aQJ+yCJ@v~od%q}$go=k5Q$x!<>T`@LJTwO=m!eflzg
zldAW$DIL{k43G0X4L@Z3?Ag!f^W&!{=KBOV?rjo3e%;k>t?H@!dAr~KslBq_Wr;~%
zO>>Lw!+!gJ5sr7{FK%&ct+}xO`_hJ}^tq)r=U?33zP?{w*|_{}>2=r5r+>`zXX%?K
zaY^UxhI?Ya-fq8N*XN(nFK0XFi_3q_vpWuOc?EQ}XCz-RKB9YeOWZE8vd?GDe=pg7
zr^tI*<dI|7{guL(c6uc5`F^kZUVrE6Z&6YmtU*7d^7?JR6--w1{bW+#B42QTvGX@i
z$CUXucs_OZMy+x*2{Y?mnEAQ#>O6sI8(%J){VO{5*1~d^*c%cp7gwCQ(tTDncY=xb
ztn1rV*D&)gw0*pEdR&pxr^ok;zBaqB-E>MTZ|Bo##r6OHZvXxDdi>o}+Uw_d80X!I
zxW2P^y20t3mqGJi<`_>ZS^7aczj?}Hy{G=Wu0>_58qGA%pEtR&J)g(s@Vp~(=jWE+
zo7kZ}KUqD#;Yh8a;M8S~Thtlk_A;v%tJXj5KgJ>3kS+BzTPki%uj5}W-)4;&N6W7I
zYYHcB)7xSHYQ^F^rq^R0v+>EiaO;zKxq8jVQ>*F&O*_uy-kYA7)7x+NYei<H==o5K
z&nrtl&$1{?;%?xd`^`y;dHMGXw<H4V-%Z{bW9kvbugZUZ!xk3h$(_$+ccrN&&Q@8S
zvG32~ub$iIY`XVjhvSj(_}ZsV`^3Y;)=8=8z2EZZ-Hyk7hc9<Uq)dFl$+Q0UmdwZ3
zH%4vEdYX1_&P!J3l&80JV}8ijFMhQqVaipBBiiB3GF2}YZdy=%ePPO!b*G;QFRV1n
zyyS9n(XLHO3;K>7xG1rs?(eUktN*Rt^=g&ZvOUvQI~wKkWKBA&zDVNQrl3VL4j(8o
z_27FQn7OHm|JkXNrz5pidtFr6bp6A@mCNTvt@`xz>jeLYmwY~-Sk|5%<hD*~$&nM9
zk*tsIb)*zJ|6jdsm)5tfbBxo^g`Kzg>@$6`pH*gng#8lv>NgvmQ~8spFLZAI#`m{-
z>bcP7kQ1Lx^Y8uPty{@;zx;mf`$yBY{0v(|U$JSbDHMl_XHSSxoVmD0E4TTC&(0&S
z8hoyJeKeF5oGNjQgTMQ!tK}gh^_wBL*dD$-T)No8WC`P}mGye<t7oO#t(&^bal$!w
zul-s(z3wWQwDHu=?b$ME+sU2J=V{LlE*E>-7P940s#(VgzqxKo6F0w7Y|6iVYL3IR
zjOB5y^UpAriGJrX`FN=Kk<wemAiLvtTqOLiRk$Q=`O0&%ZtCBqvT=v>XQ@^B&k5-h
z4KFR6um9I)qoQg3znb2tE7y&rpM1IO|Gg;Um&oO1zPJ6PQ*P&OuMPcs-unF>?!#;s
zk2x^#JMPg8UiL<(nzPt)wr}$Tbp=zt%K>8F4c=I&txYY|)t+PVb6#k$+q&49yh6GG
zDqnV;_Pde#i0zc)y!j#$f<_UlEI}_H_gTNI%GHVd_-E#yCvzTknoRkor`x>8L;Vn!
z>e5#xPNqAi-BjSJ=wR(VSSulRDRG8J{Th*Fd;feo{rk1;e4C|TrOvwlU3~p++3mNP
zk)QHfLsV`1{1Z+3_K8&WwuwKkoyi;2Gj*Atzy04Yc~RSU98>U-4qq>|f5!T$+Z?+j
zuY9_4R%(gOi>HcfO+Dlsbp5AYQ+VpA&!3siarm_JwrQ!`I6`L19l9VUpmn)JYu!by
z+U6ssE~&H1U8I*@GUu>$l5TBZeWus(uXb(o2Z6-JH`KXZx(>AV2C-Z{xr-}wQTvO_
z;ot5ZEMAf`Vg3GpRlbGsubFR~Zs*ugq?dP-@q7JdzncozBzERDWaM2ureKrV9P;g=
z*O!OgU+ccTxmhH&{%Foxd0rvw(CP0D3zH6;eB6Ki|F=M8#<FNLCT=mE43XRkn}Q>I
z_9zP6HT^nYhfiJUpyPUnqe5Dmbw3`m$8-KH`FVNWiW|<gI_;k=x%2eQIaWO5IeXT;
zBj==5-H!i%-`95@doa(<Y5s|i$K~JG|F1j6VKkkYWeGFKlmFF0n?La$I=k_>+-o*|
zxi{wzE@Yb~znAT=;uoPnug71zE;z3V6xnwtUYNJ&aj&^rkvp#rQyRN$NdTwr(l1lC
z-><V4Jm2w2S>PLAk++G*jIFC0dsp?So)e4C5p>fPnR_lnfA%hsyBrhQI@gLE3tZ$>
zbkk<zQqNw8AUPplw`7IiDqgW>A!oTdZtwYg&U$ut(WcZ>8!pXW?y}iUI(F$4ttnN<
zvo30XZTKj+QNPY4>y3K1hfmnGxazn1ph{Wo#8)o+o$rr|$KMI;Yqu3Ut0Mk=4bPm?
zYmws0|4&b1(r?_+Uo^4Y@cBeB{)db%tM*u4uBw%oIs4A~l8RK8w&W+Owp@&Ff)*QG
zeEH()v44Nh-{)MrG*RyVGXFh}i{5ALe04#>X8W1%uR4A^e(ZRw*e#|T<*b}imHJ{$
zU*OG|>GL$Z4qNRG>0S8otCsNj{ZsX>y{`R!_j%Q~H!rVpFVYH#i~H}?<+Aj4;c?ly
zHNJbSdN-L^DD08@CUjq6)t}b(aMxp>j;Y_f5wf7ASV&9Q>WgBRPX3Fj3;zF=Tdt!#
z*P@f>vroYE4IIl@{>+%avd**TF2{j)m%Q~$S9JTjJ7+#V*6TfI@`{7oXE(XLzSXb2
zcFU#p7e4S^j8WbdbZye<@a%`z*F<h+QNEWpJ9nS>+8opLv$I?SG~4B(?@efzue;Iu
z%i&PROBqoQb-x+ucA2k)az#!}UfR#{K_lSYmE3(lpS^F%oN(G}&(cMPj#G^5x5;^>
zzT5Zvo%4k}S+}rXTd&8h{;ePTXzj#_GbcaXWd29#rR=NYFCBls+1x+dAhAj9{12}A
zyZ-%pJy$08L*~iP6P)=9&rDyy`TW*WZ*lXoHxcsge|K~SPko{+dQg7xwGDw@9|WYD
ztqxsy$|%e`HE(Yw&zx0v(k2Rp&pY-(@`U`Y(jO-;+^#<P;{4TBp{G~ZFE#veQDQ~&
z)3u@7|NVNsd-Zy`hx@;-+B@afLMfZz>HTu27cO1GyGT@|_HFJ|y*BNH)sr_X%zGj&
zYgNUfw~FuEWq*6##g$gGk7-Qx?6Wx%aZo!kOts2GLV;hyV#-Z#qj#=T6!W7ZLT+tY
z)pV6*)6U0V*VTVG$bRqj_WO08_o`jVIlGOKd(n;$#?Nex{s=c`{6Dax_=!!~q8C4Z
z8|+`g%QTr^S&Vt@s)Vh2rrFm@Zb|%Dm>#EN^&?@5%I2W8y^YJinY2CbVdy^S**|Ul
z8@b6_^gOeVwzw*bo(>J;_X=@sG4Q&RoqQy78=tb6cXGh;7vUP2%>^kvTi1MW?9uCN
zsAIagNH>`6zh}zUq)$&y+9{b78}FUwv-geO9Fa$pw>VmrzA~}ARaGcC?Ye*E)VR~L
z<JDfeK0NUL)6ZY|9${{e?v~%*>%#Mw<&uQO-s>J#f!9|5TE0syS777cLhn^AjyLL^
z7aTC=oLM9g@WO54!`ibdUwgi`t;}xt#<$o1xzu#Ew@=F>`CiQSQ+(RHcyGY^r)Sp-
zycE}ui&<p8;LHE%@pXlpg5HK6y%fw4FQRR+^~B**trABxH&=O9cbut8ooBkud!{9e
z;1}K>kGl2m2)fHW+&@1;D?ohvmj#I{*WKis9Q-tLo`GR)h>~S*qwrV7f2ZQVd_LNw
zynluF?Dhpr%Cju){x(cLW^rxjBJH_PXS`Ii6McDY;ie<Ws}*DJ`rUG7xiD>}-IRTz
zH!eI4zj`Ow-}Y&_b@9iTTd!5m-#r{RX^W%FjD;CTyj^ad-L$fTh0`$dy3d)9N82*5
zgcQ1Lp6KTNI;u}@p2`1TUtiZtv#I3@JY@fLX!_0)r#MY_zr@6wmrh<e(&hQ_b1G{^
z!K#{6v-<6C{ADI-`MI`rn(n@S_|s%F4~dl#FE>dwSBV!V2iQmcnZo+=t9|P+P=m4h
z_@<aQ_Sq~)lwPD|ntEJQjX2aJ(DCWj5?d8!xk-VnMWQo*wN|=Tn?${DS@?cwVSwR^
z=qs<nd9IgUkNy66gPf<dN>517788d>Q9d4v^Nw@~E^jGJ39@o_^K@OlU3{f*;pHv=
zJf&5B9m{M=+Pz70>Y0r*RbKm_Z0bH_zw7M8Eshphs(FrqSFAi$-|hV#x7@Aq@gkAx
z<bdY|K__Z2u{koe#w}VEeQ|EZVP5ku&e<y>3dC05lAWi{ER(eC5#OccE3?ufU)2BC
zIv^{4?xJ3a!6g2lf2V8B>-z2EntUo<>s9EN@1D{wjP5U@zA?_*^<q)?xr1BGH*MFL
zzhvVCKS6W$oAC`Ip8Kj9zcLjr{1u*hU`b=!#J~T3zc+PV^-;*RqvXP-Nm2fPgJMsv
zwt2Ynl9-Xs+o$D*yYB{SAA2OOEVgmRPN}+vQ~8H^&F8cmY&#~L{C>B?|1X#Qw|;cD
z6MrCLbLoWC^{1a!zN|bZnI5z1<qo0tB9lCcu(>am*tW<izEfiLkaj-E?Rd%J<T|PF
z!%tV-VfcDkyLaisSJPj4)l4z&p6z61xBO8a$7O-`s?&16=AW3;`6cyK>3W0Qg)g>L
zcF1H(J2i`}N}4%saqsf$8Oamow>gR@CkL!w;eE^b&|;2@E@ktrS$?c}-KbIIdrQF}
z`{u(*bB~LA=NCU+XLr>~edF5Q<u@cWrCS`bd;aXxuYSMx`;iPz&uR~oMR&#77=wkQ
zCFZQ1;?>nqyRmD<!x?5vSNU0V`HP-ERMg&3I^j-Y<hwa97*1MswneIInxBzOO^{Vl
z-tkF3(z<DyNLj~(YX!TXi8H=d_<7WP^_{iKDXh_PLXqqzxz{{BZ6cEvnXV~6?Wu3B
z?2<hk&lLBTcG)z{N}U#2F5u#NWbVw=ozu<;XmGJSJ2zMR*e3H?v)33!mJ7U=IjLa!
z|5OXZT<4JW9nYrjpVq&+JWO^;_VsoB9j~RPFZ?OVG?lk8Wp4BH1<gzD%;~C*cqvnn
zK1WYa|6_GP-QCG8Gq)>FC}(jw-P^I{+7IJ(3xZ^pl)t~1_vOV!zn0XyUE1qj+}e`)
zc)iNLce`Hinb))X-LBKOw;bRX<xNUDb5gNzz4}y(<#UR<gx}8a3z=qRtEn865H~k-
zg=^23XFQEvZVZ2u0}p1c4PMFT^xPqv_g7h}>Cw9-mwo;ExOcqY|Nq`>%R@W3+2RW}
z$-IoOvO280{m!Ee)=KO;wd{)Xw3e&PTQO62VUoXgLb&sSMS>X@792D``6^&l^MX9_
zuTM+(?ie1Id0c<t6?<>@z4p3{yT>}Wbu6;aeyN>Re^snecl({9s!i?sR~-Wc`W~;g
z&$ytVp1xd0>%_IlblH5VoC6L2-aTlp-nr1Z-OAGPg=md@&4+`2(@xJ>!=ZAj^WNdW
zWqxyKahM+x&=6y>V3~AA!D}VoqN#j4nddSu*WdAKL$bwEy*DyHT;H3nJ+?k8{Nj~4
zt6jUB9F?>71<S?iMYwA1Sio=pr{Hmj>=B1kfy@iT_ieHWSwB0vjbWGAq{N9+npM0T
z>^C_*I(2oUlkAa|r%t6xSZRM=sAf35bju#Deg?KBlcvrJWxseP;Ou#!nfDeyWJ#_n
zk+Tv^Q$M<w<?rY7_UpBN&8u%ztK(anm+>(*Zt}``GcB{zR=>Nu%l^ZGX8scU&ppQa
zm5(~rzll8d>F>Hd--lD)tmMW`oB1`B@<LlrcBfu__ri#K%`?G($!kyLb91;Jlh3R5
zfBb4jD0|>L!7@IhaPP^tIA6&8$gX*jRI)Z|+pNxY_Ul%8$9^l@mCWgTXW@^_mMeD8
zm}%Xxx>O)wg;ZaE`6l&~tC~SQ`J_8Jm%mR+owag*iN^kvGorWO<QQxcXt*eR<?F_s
zE2_0NsXSliKmXm4Epvpu)ADX?NUYoHYqfCqheO<RZ{!!L&n*dB7V3~$mo0Si*^8ic
zNpIhpTd|kC=-Ruvy;Rq2mf1YR;<oJD%hu-K4v(+BI=AN2$#=cx_X=h_o@&dfeoLq3
zs`Fy=maUn$kIjB5+V`&PcB%RIv*w=L^^K~&q|9zfnN-H^cvb1w(Tc*9{3mKc&tIiJ
ze0nTKFI;9>Q6bM^gVTah+DnT!RBCQZtyzBXPur{q388Dt-rm~Bd~xC=%f!F+-Z%bF
zEw?))@Mz<4xopj-dH4Lnrv04m=3ueua1!UTkPLq-_P(k9Itp^7R|4~{tO!&U5^}SW
zxgJy6C)9f6&JVst&Ps<C>;GN5{a(!%sq8gBd4GAB+9nrI;V9H+^Vz*->$O|)ZBc2i
zrB9c)%a+|RZI`e6Av&uq`}VfndNI~p@+S?_Zcb)vd_KRv?$NtFpU-{%ay2~ut;^QB
zMa>)Z5C7wyJw4(|s<UxP317^rbB;SodY<l>c75vh=BeBNB>Cw7j*UM(>EEoAua?O>
z?rr<{LdN2)j8Tg}OLoK|<#v~l!>Kd2zE?OSI%9>xx7CeCK0DoflKb9YUjAP9)$;JS
zGI#Pfom}?5)AC8VY0v5vLb3LH!lQDwuUl1O748zg!DP+5bJp*_IBOl4+Wu*o<3qVi
zovF^n5^AhMF&>w1Y~8@I<dsb8TF*SM&$23h&fozM_D>O2f|r-B&Mtg$O;q@1`RmFF
z8P6|N?A-P3)m80@Q=?`dW4@_>Y%|aH7ZR5y3V+n<T447pHRY&Jc)^p$kK6fL1l#A&
zSX>aX@?JtS?;Z8|HIG)yEIX)dBG@e(f22HR<AJLygO8WKzjycYBKMn}Oxg48rdk%A
z3TYQu)%W?TzWnu5hZ0Ylvj6;cJO8!&LE#PmFY*cTYCqY#ucuXK^O{W+f~?Z&&o0!u
zbG-JD*kAkY=5fW(Wv|z6xBB@&WfRY30sU7gKW`@5Tb7jY9s9f}+v-c-(xWP!@hk_G
z*5ryDa|$_S{MNH-hLKEC>%W;7rXI9&R6Fl{XM?c<<61o#`}V>IO$#3%4HZ9j*#B)z
z@_8$%Wpfu7Ki8YJ=Zfj9Wg#s#6&}+4r=7PwJr^WaZ`D3?iX}Uz@^a_XH~WuY?wqdG
z7qaP#x>0D8m(a5Kx;T%(l=q;qr1%#X{x|d66}-K*wb-cSs8wV9yCZ8%+KTn}|M}!1
zB^N1X`bVHAHQ&(iVanAr{MRM6y)@8nX-f=S?zj8*o-Jn#_8j=~PjsW=oR`M0F4e{C
zT4QlSDtpaFk2_L@l40fhKX}_F9AG%kFaGQFrVa09er*1<Y<2#f_RJmWb*<5<Q$vMf
zj#R7s^gil3NoD1?d$QJLHF}a9k);!MRC;b=I&)vZqpd+NZi?u=mBH%fm7kutm^@45
zF`c|~)1k#LpBT*VNIrTxSyf+kmUn@E{9!F)8=(iR|NS_>e3cV6xbbx2<HJc`3XW(V
zd>pP>bZ19l`{|mO-(uEUyxsHp9QTtQWs7qhA9Z|>&fgoVRr&Z>@7#{1zt1N3?3b_q
z^RaL7{W&G6eA`N12Ibq#ZS9*7J^hr%F=oxK6z#~!(g`z+PCY%^SF+Q{W0J*Ox8=nr
zB4Q0<uf1ISJ#=R=L-g}=bKgIh&T^<{uklNnhmTstM9TPh`FFC<Wp01RT=yzs*R_W$
zel4w@diDkX<fCU-HMi)8Z0a%oc>Qma&!s7%(`{Qz=9cmG%I^)Y-#v}Las9qur`B%0
z7S-ufBIx*`Y}5Q_-)<!Hmw&%oZY?PHMW(Tp`&(1q?zd*`A*}81QsU3O-@;v94jKkM
z{bYXqzsgRV$Tt@6c0B&0<f){<I`Pd05zkGp6f{q*3Ul0481AhyBVN?hW9{mz&FMck
zl=N)~p1@meY+>eCxlvG8$a&+v{zPFb-XjxqCOx{>Kh@sMa(BtgNAC}xYh*8qIq|MA
z)pf$T@M*%F{1cn9ey7FkS!3m~N?+%W>beCfb%)gYmv29Ad7#Hm;q;<iuaudl_@x|q
zG)e4;zgpM+=;tSRUTv^-o)z;&WBW6SHf`CxSuuMz{p_;-bVB*+>NDDEn<u-TTGgy_
zny0?9AxG`Qe_plbGon2Qv@cqISbgH0<IkCOJRZsGeh36?eqLyLdR6m>q?DV2k6s0&
z{&7+jdub!G=w7O)-15o&GhDt`ow?K*eZpdDs_~4&MJEeRu4;aA>(tf`6`NUWnr{B;
z-g7zs=CZSDv1U?E5ql?x&g6BKdp$Yl)D@E_#ZRY(>!r*13Z8s3t2j_Nvec`-Q=@m6
zTWazpk08}WOE&Y&J=gq9YktY8Re6P*9w`+4`N&bYJ=}c5o66N{Oef7aD{rl_>d@FB
zmn*v@YoE@y5LLkwtC~;z{P@{BExEkS;i;>_^I`!@<GRGBt&5Yg|Gno*$Wc|%S({q)
z$wA5DoMN|1k+=Mls(BLOVWl5VcQtpIab3Lj>D9KYj0<XPA5Tzpz5|*o+3fz^kn50f
z;U&hJFKf5mI+e}3GIH~>-+#Z~-+LfV?Po;H^CCNT!D@xu5*wa6KRC!P?^812_4@sG
ztIq^XU7}U|LPln<>2ymbrMZfSB)8UgdCwGO7mN-4`pC$5{};g-rrBXin>;S7z3}M>
z2o-wy<wdSqWkgK=)&;djdXqxg1>d&b*WR#t?Y3L}kHQ}RyZ`a)f7y}?j^8`2Jsv;c
zKl^Ss$HZQtmuHk0-YgJ#&VG5$E1~Owmpc~Be6#TD{+RbWvm%rJdYSdlzpKg<{A<<f
zb(47C2Cu)g>%sah8O%Q&V`Trh6!^7x?~me^T3)z7((cs68{r{Q4aJH|UVH2GL_#y>
zO%W~?68qY<_jylO4&OUbX^nZSRE;8c{G9H>;A^W|`)~JYQ2x4HANkk4buM#!9G9r(
zvf_?Y7s@|eKgXzh%hIag=)%d~X8is=WfM{to-2KQ?XBa)e<GYO|9>e=bn|vu<bTbg
ziuZFvZ&3N67b#Nh**_i`9p^e6wJpcen?-B=c~^GM&u6DSQ$C=7`^&U-Dojd&f66@P
z|9`jXmBN43a=)GIbq~G8jx`?Z;=i6!=u}@)v@%Zb(u&KQEZ#1!s}c>J!aL>Js-Fit
ze>@b=YJXxkv%8MLCHg_gS^daaC4WPe?Yfwbto7J;E7O$UBJ7TFmPNS8-_Ghzeoh%-
z@3rRlYl`Cw%|Aapxz!>dqAYZA<VWG{IaifG6-1U!h}o+%ahJ&1T*Z0*Tc+0RDtLIP
z?UC3eM+4rCDJLg|GAK^|6ul+GP`dWy5@FYS>6aZBoL$;~U{B>|voo3Op8GSpC0!kS
z-CBN&T;w}gpf^jeivRn8{O5Da=Pi=;HZjR-m|w^r;Bo(H%xX^8_d6c<E!z0ysO;tS
zZAVR5y7(JIcE7k{wpvk)b8GPib)|Qv8%wO8-K&28_T+VeqeT&!P17Ft>-*0(%eBr>
zd+xJtq2Y3c<EqzN(_A})V=wTSx*UGsb%Dor!qw@M)3luz_jm7PGnrhsamj8$lWkrn
z#HDmUCwZq-XIMVA;bd4~`0nr{#w|B0_fIUe+tP6>{&Wqy6er`6j0LVWe@tR|oh^b*
zuHJ97pY=BI6)$M^^ZnN6^Q!F_&l+#~#L8R#K%4Ju@x}&*vo?&Z4=>ovm$@11X!fJ7
z-R&#SVcm>*tZNojip^!-c#8e_0r|DRVt19)vdn7b4`W~Gy7c8s9Uq7J#pf)=JI($$
zUYN0N$D2*3*_@1d4l@XB(U@QD@GWJR<LQgnmS1?q<U4!czhAGTox7J!+#Vs>oOfx-
z$>Thp3o`jb92||83q|W~T~KK!Yvi=~*NIn(CU5nurd@B&ySL}(oSU1|w>LbKoEh$T
zdg854VKtu{>`~JW98bK$A@y_r#l`O5+m_{KC}(WsE}oaOi?4B+Zf0=Ctr^?ejxh+G
z=i(I?=Vm$oK~6pTo+{7uQufGccM{(`Gksy0d`#vH|19x#?LM|RH_M)TIqOO+68WY_
zzvPi(->}+f?;$SjKMT)y#HlTfoEtogzvmJU>l888!sMyb9xvVgky+dDaV@KThT+3n
zKKmEm`g_0d)Lrm-_R}%hvs>FQ$Ku_-o+7<FJYv4exmW%_?zhidRI<Wm0xSF1>s5vE
zXSQ53zq+-}#$i<fw=v5qQ>LfS6s}6yR{zlIZz!Fhl$~_!#6_*v!&5S5+<gx1`M$mL
z*s4wKn!#(0E{})nt~qkGmtLB5=_SLFhv{=wG<zyJH}Fjok1#$zMLgcx%fvMCn&F}q
zBG2wwc_bG2MS9(^TqJwY!rkk|C%Ft+mG=V6!yRrII{69xT0VX9(Nn5S*BpyF)A&AJ
zI=3*UwfeP+C4<>%oi)uVoH6?*wa!&s@;P+g)7estuN78)Tsa}&sgg+E+$B!46arV2
zPGAvnlVDmZxPdQ7YBJaN#_St+79W~@F#Ld(N8uLdl~El#YBcRXYuGS7eWkD{%`L?6
z@7|b)t8-PQm|7hbUh@^bSlE6qb?#z=-jt;wGE9-B0)bOCXBq8}SpH~LuBtRh(Q3XV
zkbLse5F4h*(g|Jbw_QCTa6*>pMYsc}XH4HU$43E%`?FddHl1VSD47tXeuJyW&&kla
z@$}Y5JdFJgT379lIlfU{`Hf=%pP3}bHOEPc$^WjhHHLi3>*NbsA7`sxW*;!O|5~ZK
z*ESo62qU4Rm-)Qive)fgCY-G7w`EDP9)sg9mX0HWPZRx0Y%3S*Ey}pn8D#qXVY|H5
zMful<g(mhIuyk=Wrq8QPyPm@JL`b&f7oUv9h0brb*LRg>-)D6Bzk0TDI-l2(J8sgs
zPpprZUXOk5QoiQB%%XrZotX^kx0vqUEx-TPdP2s(;zg3@+q=zd)n{Fuo3XWc(Ty{`
zQl_gq5;m@qU^*?}am|uL_oCwq8H*i<LG#ouu}g(Zr|)AvAlqm8OoGSdmqk*_vCdV#
z_XRuZ53-8?;A@C9IQ#hb`~BsM-d+BmqV(kN+w%e%W-QD6=kHs(<7MGjuM&Z_@K+@-
zOp2a(d@Wj(Z06|PF>&S*0q@7%KRSi)uJtSVvTL4g^{*c#5<ab-`nnVE<?%EoIVxmD
ztE~xN)cl~+&@)h`x9+-u-z}55%;Hfwy|*rUTN`(0aENd;ZfTEbX5;-NT$*U<w`Ga-
z#WnBLZ!oj*6tv3}afJ2G$@uln*+6HN(Uz>++t$wS=~gSSudM&^u>EiH$#+ZUf9RJm
zJhVLZMA|t44L25}d+ZZG&e*>5@7?nImFtwMzWpue64h%9UKDn}b6UQC@zTj1t18vi
z1m;N0C@JAGG=JdIy7%&yqZ~a~PYN(J_L|@OaX7_eibT>uMJIJLxtjDBmzVc{7c&n1
zcWRRU>0LZ4k4%x+=5&WmI_JRyn?=X&%a+|pth>s+PRUIFkWQ}|OBWxbseyF(Mj=@j
zo>@~m4xbY3n=W^J0=M|BuW6m(Yg(%6Ejay-Jp4QLVMJ*GyIjSCdTA%issw|x?)#!_
zf9^OtDfDz$Rs7ublKdN28Asf-`|ZqcJ0<s0({kb0K7MPWb$|a7-Sg#<_J%c{yEwVU
z;%7(pa&<5~dw-->GCZYIF)W7VvoXsmE2d39u2@NmubjZAH2H7+k%W|kh5NtV%I=L8
zlll5c-yrh&f@e=(DMY9qjWcIcbY}i`Cs{@)d(j$!j%=w`&$w$Vrr!;>WhvTMF_B9t
zEYfv{+2j6%d+INh7MBXkvN(TxWViG6y4`$hLswtRx8a%V{LSwl|Ld)**K9g9DTF^F
zFwr>uY>w&w%RhUqyF_o^+gsf)cJkTL8J^4bU8z2HMsn@#ZJEE-(k2<^@BRPpcem*a
z_wVah{EFJS(>390X!u{t$iAnK6jDx|mJfY&Kr-I8MQQh2p{MizYhOEe(0EJM&8%l$
z+Uvfo?)doMB;~|};*GI=_GznMet5s{^SiVgF~|38wc~&IY!w?*Ptzn@&z)8sX*#nT
zxiuT6dvYgLu=+j^*ng_vZq4Vj_ZQAnlG?l~r>Tys_JSk(UG+oLzbA3edH(b5_WLc4
zdXFcx%wBzm<4JADRPTyirLUiv%bmA=Z&UvJ?e^Vlyiz|tt41B${eItTv)ehw^$o9k
z&F_8ql<?`2)x(H)UE1pla-+5v=AW%Ny*2OZt&<lx-YxJ9j&tp)x9j?_#d&_&t<3N)
z>)cmYR=)K-@%60v{hZx@zun&7Q(<y_ieyy6Qb&g;e9Ki==j^ob*yMBi@%gsdU0Vun
zbUBC5ul*L8Gfh0cX5)1B%Ll&SufBgjd-;XcZOeCcT{&>cV9vRNd&^k%w$&xpEWYgQ
z@T@xT#)ZUx0<wqJ)!ezYJ^%eulOG2@CLZQ*e=)fyNJ!rP4~P3Pe$7I=2|Ei)UtRgB
z7-=V2Dqt2eqvP^pm!2oO`&OJZI(IGp;KQ0zz2^5`Fj~D@u~=xi;Bvp(i^T#*k{CGq
zn71D+^pSA%EI!)JAaD5h!NqGbFZaFOcKZ%!hSksFAB(=LTzK`NSJ&6SZ?@RjRZ_Vw
zW@meZ&!L%1=2blEyuQpTW>RkJ&!7`K?!Ddhdfh*r&N+f*GW&#{-pISPCA0IK<G<Qp
zUrKcZ?-w4I{nvh<Q+>_@i{Spr?O($sg??s#@xL_JF6YLE)0-ptcs?iTr{68T9{b_V
z=JV^se}$+2n&>WPxhebly6sC3HT2JTWxeCstn53U>T{p8pWI^Wv|c=}A~C1vP(gvL
z%<|CUr>E|)&ooLsbxwcJheLj!T;*hRzpUT?FKS-r>W~%d+D`7AxX|nQBQELC_65pw
znbi+Vebp<R+86c6u4ntLtkpj^T+r|FdCu|vv~&HxpU-<!{H7G^Ma{DcO^LE>wED4T
z^EoM3Sr_+%=c4oXmY#Zb!E)WMS6biiRlm19Ck~q2@4U#s`P1RiarTMYef;;A&##*$
z(N=lB=-<YumEFb{*JSBLZOQ13ExY+Nl1Z-S!@<1G>F4tV-BtxIJ~sal*Ywic1`pz+
z;yeNqK0V&FJ?PJ~b8~m^+;G6MFg|17uJiW)Yog-sB=_51tJk$i7b=|-5z_fEBO>y9
z;a4qf-<XPZpE^(P-t?=JA%!>a!p6NCe?6>T_S#7|O+Fd3sXu1ZkDI^F&$r)Sc!{s*
zsA%|{b&{7S3*7qkYW4bSNiU~`&fR(~>h<cBrkEwdrVd+O*Y<x|eN(q3l}~i7dU|$U
z;dMS)t0U)kC{N7a^-}Hs)CT1f0mtf1Q!bzT82Tt6Y<=9`Id9hPaO;(_ygB1byqs*D
z>!wY&nG_WcFYv1Tq5f3BJFMy4t|ybc&#@eC<rX(v;_PtP^2k)n&h+Jxcl4JCPP6Qg
zFPU?Bz1|!ZJ)3j<wlNzL=I$xx=&t0PlX`NJ>b%nm*F(4G-QDrzSvtp*PKTM3zwA()
zqLClLIgz{Yt48BlL&@ZM3S6@5IJ~c%6a4kG%dN7dBtl(AccSWYiRWi$Kez6AQ&n9*
zt?A;Xpo@O$6Fx2cnEuo9v3=nqm*b0?=k0OH6`C6>qV_x0=k1S8PBT0XUrc>?tFxc!
z{8H~lN?ecK`sLmp>y_3%K6Cdkix$I=uK#CP^{)S3=G(_mop91=auLVH2|w7K_0Ftm
zmF?g)VYJWXo3Q4=raxbgPE<_jTrsCHeEY9gt9Kipx4FDgK8VNf^`5h4w|^}4@k_Ym
z_~Ci$(=SVVF4u;>yt6jy@Al4}_v?PEURt2y{Q1)Jq_^_s+1GTwehUBAb*kv`vEI)z
z<(HOt*6moe+9P%8X~&97JG1#d=}m3z3Gn*4^zp=;e~!17$hJ7lZFlJAy4d?Pb<Yxk
zxy_$06|R{pzW8?f{MtXq#OF3W^_J1!bLR4&M@?^3EhA08RNI(nt+q^*dUU9^jZgMf
zO6A?y+OJpR66IH$&-u+iSFZe+|K~-@Eq<cu3tsq#-HTb(SvX_et_!Jr8!s_3o#kJ2
z>3KuRqp<51B^-0k+_gDALDhf#w$P6b@rH#j7;=g}H9u>e_VkO3)Y*2vMf$&Q=kM=b
z6Rmm9i9M*DrRi9>{kr}C|5Y!#bK(ArRE{NcmPmW-bZ(d)8|$%J{`9n0>%)1Ie=M!r
z6u$Ugr}iAD!yn(=shp{$_Ts|)>X;YpP9HziMe_U(XSwlM`1{^_?boL`uQ5nk_wq$r
z{JPKmr_b|c9$h#|-d^(E)}+S<_B+$(ua-&u;rnc>?ID@C%BNGyPVVq%EfHW`zhLrq
zfgY!eCwOarzujJ!aoEP?$bVbkpTA7g`O`l=IT^Q&=f45(VV$z+&gx3v;#Az*GgpRf
zieMCJ^p2l)?0WW$^nDpt?KKm=oe%$a^Vw+wlUt6HO8HK$n7}vb?cvb2l07XJR*Y3g
zFDM?1<NJ5$*xsyg%Y)ChKG%=faNzf4!5b_~oik@`Og_Ggna|?D!c$ZK%1!yP@=Ml^
zH@=Zk%cgn9t@(G+@yyiTh6sZf8t-=Qm;q|`YPQcWV*eXe+}iB&S8&_pr$<}tgBTN~
z-nxXe8kBm78QkQTt;|+`D0Phgv7~H2Lv_tZ#bb_>9tP#rzZIyu%JWq&ugNF!g^ADl
zL<tk&uN#V&SO;GJ^F`|H_FeatSI*;MeynhEg5m$HW(U7-j;na1zAa#NY*4<mt6<@r
zUSmfcmj@<uiWNGZ8u&Z^u`PLH{!*wcrb5D8RQJ+x<4LX3?4E5sKcCAoKJ(@=y&j!!
z+rE-lOxbDqXRUJ$8`@picYZ!+Ex77ynTd7jt0#+v`~8l2x-Q{8^w~AB?&OP*ORui(
zYd*0t&a$fLO)r<+_o9T?dNW`Ay2iD1s;OV-u2UDE-aitMeaSOR?R?jiZ7;a9H@{pq
z`<#dR+#)_Jk2%URd`*mzGP75nc(hSVqU*+rtBmVrmhpYsswk#$#Ny{C59vSU5;}XP
z3+LQkzwww<_bk)wZ;n2fyxyxCMXr9ik$La4M+;q6-izL}-#9+(#XYa7@`trctK4GW
z@656|tX-=0V&(Ukt&<(Ss|!!w5dCWBp(m~GqBi%ehgEw|Y-_Rp^YSN$sxNLaociYw
zpUAWLo0*m^-xjZE&z-UUxqxS9;m=dn*MBbhYdlkM?jngK#nvc6zrMG12OBqn7NYhk
z_gOspwtQYyR{37>hX-^mOu_`eu3D9P>SCC_>4AM0etdjvT<7ERZ(^0-aYOyY$<uhR
zZ<3kx%Jr_}sj7yW*2QaGKZ~iBx@(-BntbHp-iuG&8>VW`?PyOAk&sG!5^56ui?5~S
z)4b|;FZFi4P_k#A$Uk*@*)xHglPAynvTNfOGY`3hnUcrl1f^HX*L-M{uQE*cJTCfG
zKzlCx28&Q;#z28b@+tRgzkfY-e};X58|z$V<MeZ15;M-ZtZ6egkkJrc_pYB`pyQv;
z6vjz?mE6mXw-yWdJ-;BTYsK!)ajDSE)1Q5*&Le~RNzMMfn>?a)C)fP_di@`(*iChH
zt1UwM#TA=^8Xq1_59O+5-t#5qVyl|gsyP`CH8*xG%?uECeZKJUM*T%|T@O!=y&hA1
zcKzhm&=WE)TL1WeZ7V67v!>|Pdj3;idyLN&EJ|Ve>eTtvzE^zjvus8Mo%H2%%c3Ue
zY4cwWb)U6RNPmOX(y7%e><>+|;JvP0cX9KtA1j@A^Y#T#o@rrd_d9LV56ia-dw!hc
z>iTus`>VLD%k>?L9~ORpacI|<OWw8YigPn6znoh8_|c>3=e)u;ZJGJw`DLkGwXYj?
z+*AzMpg8Tzmo4Wi1^lgp)#59^e7#rwey<$smv4(=&dpH_h+{G6nWED_r)WY-tIOZ5
z#V&s*-_`C8z2<H6TIS>hqyIjF4tHXoS)ZPENU2kMNwdqVgzcdMjD6cqy;u-rGjqk^
zw-a(!Ubph-o3+7c<t0Z?*~xcntopXP^>2H&dC#XObJrA4SYA5elfv)(sEPJcira#|
zol?=BrkL7U(cC9%T{p>dS4NCv*)@T{PE(hP_op)=HdR}-uVLBdCl+`2kL%pED{Aij
z`nu!!x(|FxvmVHc?3_ERaH@8HyrSuh6Tg11{A09oy`Epkum458&L;AL?^aLt{3-U`
zp2bDn;qU)<UO}Sw99=d#e4iA$O0Im-!hbfFAA;ZUH?Ppy>;FxB+DqfLau=Td(ai0b
zTI_Lpe&YVRzim_O#h<tF%il8={~7Y!hHD#t&|JrD>Ff7!bX<K>KKbgtL+ueKwbK5z
zIV=<qxGXYXP5ZQ!hf&Iz{kIenoY!PszVdCsO@)NXUvdIAn_OjMocK?a^Ji(YYeQ~F
zXl@*H^@S9Uf<3paJd8@XUg$s42=A3Jd^9D*b(ylD?(Aky{*R{xuPiOvw<vU#k<J<w
zCbJ`2o$jr7ZU6mvT-_<9n6IU~PDtsg%=6e&{^w%6&CYuLd@Q&%Q9}BpjW@_np@NX!
z*(tLUF1<|&Wp2G=<2u)>w9aGN<g<>G6ep+GZxnm;w!A|%F`rFw_M>&X-&wUQ28*mJ
zY?EHf`pn2ZVfWi@v#04yEuD~Z;>pGN(<6ItCn!I8GTHxIl#P+DQ0-O=5sSslT$3+9
zGjc!B7BMq<+I5jt-eKG~E1%Dudgg`Hyq6gl7C5?P>VB%{SRr=yf6c$eJ<WgGT^%)_
zamlE<U1rbvv$;^|!;63eZHKSz+WAIcMeOcx{wIT?*ge~P=KcLTr*_-i=2w}|8^o@f
z#+*rQbhy_RVVrg*<L{fz=ifQaO}SM0^y~HbdYR|d@Av=zCuelbj<?=Yz;t41wV}<<
zX*<?`5dQl0Ql|H}D86&uYVXD4tKV+T?NB~-^vQ<U<IfiqMqN{EmnkaOa*a=l{mN3P
zymGovTzJ6es6~(BP5zqC->hTa?&YnScU=7IydRI|U9H}GujcdF+Lga|KA$&R_+!bH
zq-RM>Jq@mE-P$^b<4LZ(%a%KDeU4xFC0l-{@cQT17Zx7=Tr{Ud-E6N*{Hpk<g~c7R
z92X^i-mEI=Yh-4RQ_EYh%=X2C=68#WPn`bTzhd4W*ODFUn0)1qaGsuYRqEuo<5wTK
zu$;5|{U&kI%6zrCLFMj&em1$cuDrdt-Mj9_KZ{>47Uy5&bF!S`7;(6b_o&_JLv42+
zKS{XUaiQ*n(fv37QZvoe^GmfR^XNuzi<uSsc2&Ms*`=d<W!oKgwnscX-Kt~}XH@s&
za%A3)hi!Ft?iZi8-RolhS}Kau@`bU&8-)VVOQ2c)*{}RI_MA^<e=aq>=4HjAOGUmJ
zpVWM|$nHB}d&ljLVpQ7udwboTFE?K4*DlnQjuMfYaw%=Woe3Y33U<EAIQl{7XaKw2
zmde)(zmmFm->==U^&s=>)5j)s&!59TJ^8tM-0juj>#I51nKP{36>h&*l|7%=?8XD(
zo@*UZ7kg7q7Uj2joObg5zj&r#e4D+I*n1tVuk!`BYv18~r!?!x{Ar={gt~ZKetw*|
zsAiqqvBC#DON;-Wf8H)%H{tJMEBh0Z-gy20DHSRzc;dDI_l7OTE%6U0sPWBhu2{W(
z->-6>TqiyUi@wA&OFSoklQ7A+aG~n!E8S!Kd;(=EpAIZzuUo`gWBhJmDu2SAiSBZh
z(wSEdwpN_nneI_^TG#w*>oUH?c|VR?Ziz84N!B~^M}6wT<2$}Q3$GM7aa%?9p>-XX
z>yJmRCJ!I(T`|Wp`0|UXURt_kisu5O)?eIYp(goE(@h~<ecidrl<7Y!e5H>CTWOiB
z_*dn6&+~Hk)6hs~kG!0?$4iTAUoM?~q~{)=zH6?0ke;lZp7`507i%8&Jt}j4xoO9?
zmdR~fN>Z#!OnUFCyC;AaWlh)Fa;JDgie$Lz|CmxfgNv<<RxGlue2cZqN+tv@c9WgT
zS9av;Nh|4C&|>pGzDa&j-N8bPb3ae}5?huotHL+c=GVqOKF0-^4b}I5y%wFTp%u!k
zx|&OtCwouCNg?BtZ+o*<oLA-i-^07{l-{i*7r_O^57a+}hktHP%bdBI@BM;c%eL^A
zZrdJb(|PA6u34<1^fLalm8buHDY44}8h$Jf4(a?ma`jwWMB$1V@mrk~BA+v~tg+(I
zR$qB0EL6MXZQ^PZ(AcV#`~QD`^~JC6_gb9HAO03J3D+>Ij4v$t#?-W?n_IK5yB{g2
z7SCY$KVg2;GUts+%)JM{_1pj3!MSC|$GQDEVkLKXmF`bZ=ARW?wC>HB&2v`neth9X
zxNgLT1%f8l?>|2~ds|?Zr&g+iGWW4dnp<Y5RZN*%_5$3Z0T0rr9TswQdBMoc#^e5m
zwd%%(#Ps=~CC$#ttO`m`%^g5{57@uHxcIp41!&y{!#q(bMR&{dhODzbtz`f5=jUf>
z<!ZLG$6l;jz3!LsmK#j*6Kh2?=1r`XE_<`k{^yg)yb+Vz+r0C4KAm=X;Y5Li_sp|I
z#WyPcWBD?}FqzNIig8x0e2dA#c0O6F7jufw?c|unKl8>*3)v`_N9!F|G5*?cm~Z!F
zPrEG|2ju?WNbY~j-8+L%JNJUpbyIFj)r@a*1(=(b@k(rWRu(<@+3~YaQN`>2`}P0#
zs+madd*knTx^im10B4if?@7fsTUzgBtzLWYz#j&aO9DC$4)O&D82RnLTySQ0QeLjU
z?0c2dWw|ZfCU0G;9WU2yQ8t-<sP@;Fy{u6>kLAv7cIub6ud_FF{44R*eUHlAd-F@#
zFP=GkRl@M??a;rWr>0lmJ<}u>E#|xPQAOvpz;m_#|9&r>dW>n^C5HH^F9Y7R@vT39
z+TArXPG)IjVc@R^&HQqQ`D>oMcw72s!9=$Q>}T73?9)KaC(l10_J2NS&HtGFZ1-W&
z_6aYIPH8t}tTdU#?bWV7J@1UrvaecYR%`a#1#imUY3;G8=j?rf6<iz<>?^s}W}Kg3
z&XUCueJ1+Zw2g`h91=`z4p&_dxJ86+&wYE6htc_fzzJ=pV-BCV)~Cir3MO1vnZ2u>
z`|iyp+fCXWQk@P+c%)|OuFj4V^f+d6DUoYd*!mEYxh0jg3a9S~oG=Dy<k^rKZz<sM
z^&$V^NAuX+1dX_R&zpYf_s*_sb4Yaq8IWhYy84_zN8O95oJ)coB&OFas$4p`{iq>}
zmNL^Z2d(7Qk#o7*9Au1le7WR(UZ6ZPqH{uL%Re`1rcg=7WQEY3rEhO;a#Ki=DLnJ=
zjPdzBF2>s<+m#ZpziMkRobc+}qi=g8l^L2FI$L~PjXRU|q|(Bj7pziF;90V2`v%*1
zKY;)>p|rMmnPASx61f~9sVqH>Ay2PuO+PKkRA}6rvU$=R(JV<xCfB|O!wE|H3ajG^
z6(;1c1<7pP93{ad+T36`q3hsXueB{4FN&r{F#dKwldpc|LD(Vpjat%7mW~TFBu;>K
zgR$(I7Wkw0QL&ZQsXKvh)_L8H)Qi}Za#Bls{hm+y7w*^n&aGWz;k@{Ptm@qh5=-t@
zJnpq`nP-|E=ACoM`TR`d<v*Xz&i}_}l6EI>8ei{SpEq$%{_|{h3U^&z7+A3Hyxnh~
zhPnrh?7PZAlf5qj9Dnqh->Z0IcwDAf_@Bfn*K%`{wrau8Epm1>KNzO0a^{ybdJ-eD
z)_H#Ix0{Cp_VCr-%3L1Xd8zaTcoWQ&&CcK7-K{p+X0fpP+nY*#t~(2Nm%KC*yZhjR
zMtS|8kH^0^xoxzmI<&BoZyvjpcfLku`>{n|v)Aw4##_=Yrkl2SgRIn<1AJ1hUtS2c
z#}%J7-GA(ljY-$@i`sm?))(Y1Y`HwY{$FJB&ZpCUOSiteVR>}E`IK!gjkaF*7G}m@
za=gAi{(rQ{KIi1^X%7#z@-7U_>MyF!@G%S0&zSP`{2a^8qF+G!B#pLtEwnCs^W)Cv
z^Y-@{rFO5_qFJ)sZ?4*61vx3#cfx8uH`r%wbBVMuStk2_-|u(M3j#mYzh1ljTO;4p
z`}{H%AB=7Z{{MX5zJ9}%<K_Fh_4obIxg}WNV>rM1-A?BP7y0{&Dql=gcAwYqv^XPY
z)3=wGpNGAuez$Y^^eD6Cx`7G(|AqZ+Ha?H5e*4wJgiX+(hvDxj?e$x3=k0#G%rQA~
zz3*(Zd`JKJcD3G99yx<@=WO%*do_F}Zo&rh82&z;9>1<P)jp#~Ey0FyR#{ZxQPJs6
zpB=VHzIBmy5*Dw0b>YdzYf;&?tbaip93zr@O~o9OCoBwH?8d#|@ILe8XFb=zOA+l$
z@0Z=qjc<K6GebXPp6K7#7m|<LUD{gwTrYWH<@w6{3oHM>WWSJjfA_;S>0gPua-h9r
zuR?mf94@PQoN&AxCf?D!j8|}f+p=6k7sk8W^Y72j-}Q1?@`6h73lI6uT08A;=i}u{
zNR?YG`Xjh}9^<U^M>iK_E(h-|&A7!``}cx`>w?||mB%xcGw#)vtZ=@pE~Xo`g{>rm
zrLk;*?T7fxrBmyU8km{X^8Ni6lj&af<!pTY-%{0#UpiJ#7aIOMP(E$n<M;<Me?mE!
ze?IQFe<B<EkbkZHG^-zl=bMW{9TpV6$}jmS)zEPB_pz=m;TaacpU<z43w><B5g^5_
z?3Mh~HB<6s{-TnMNmKY%{fnp%lyX~X!V{9o#^PoF<3aP?DaW+BX4&t3IxV{InR`Tr
z3{$r9pAYgj6(4>k$v(5m(3$k1IW6G;|13sk`;0YPJ~Z3CTCv#eWAifO&&|hn_3XQ!
z^_I1sjpfz-b+Nm{r?gGfS{s(!ah}2R?`)IIPa7{~uiyJ^y4UKjl8+AGxH`XjvE#y`
zM*`n$XPn-oUdXp>u}QPo(!@;$vp%1*e(&`4^s}e}wnN@hM*TTjxtZW{)qrJ_dqb#D
zknxOJ7KM-Qtzk-?9DPuN<20|&{SuaGzNxys(DL}5K*Gwt_|;)+Q%Wn+R{Ip|NiZks
zPA}c*qn+`Q7gRzUuzc!vFgw#MCEC*{@%hAi?u4DvOl=K{6LgvU?S4M_@6ny$pjIi;
z)2Lu5kasCH$g?{eRM0mlPOxX0aPPEQxkQKf_A_dQYMCvS0(%uwQ-kz7e=qp6D}BbX
zMPP#hQUx4J>}R)Y-r!N0eJWDQ`G9}{3s2)8<q4Nn*HnFdWoc>fEL(Teqr8`wmRi;_
zS!z6a;xKhGvq4@nuUUc8>-nMolpeo%@}PfmbJWsHrx)s~w@;jN!fHB~F+bF#{{kmU
z-a7}Y&28N9M1?(Qj!*8KIWlFv(&lC7Z9ex*7T)jYS88o}_QfpI>}M`*H%_h$P*?A|
z>u3G;$&-|2lZ6lX`7!Jc4U0Uw_v^K2KfmN%o|Dyf-Yvg>ce=M+(W9#;IdjxMow(=!
z&BNlvlT6DsPoGR#sXuws(<RF$2cKH!)+;qHF=xv~H$T62E6dC{rQCiw+dF%|-#e}7
zqQ2awx3Z$-&3UkYuW&2~Y>=3#m#UhokaFxrtRJ^?6`P`Zf~>t|*!#SFKhuu8&zEdj
z!C8=dds}Hy%Kf|b|Nr`3vHP*5=-J`rQ-cq1K5JypoEpg^WpV;EGifJRzbH-F@$|}=
z^CnMP)=$2C>|Xp8-XE)1-10awIe3QO6<LeG=tnczd$^A!p9497(Ro1*OTbr`HFFFm
z9PJjLt`%tigQX)+R9^1a$%_^5kLx(heIfcu#Yep)(dr`m)8;Grvvao<{&D#~>2~`3
zy)`pltmB+Kz2p2R(M;ET-=<87&l;@LD<!}wMWk_#exj=GN(aV8JAA)+{+g!YJJW~L
ze`lgvijQ(v*IjTjm>|bwdDrE-(oG+6-HCo%oUJb2d6mw(h%=~}yKe8NQ`&#`c^>56
z#sp52D-LlicxyiUxc5$Wr?y2wH#)z?=o_+rzHl}#aNpBc*VaCEVcnd(-YKN(_h0rj
z&PBCXJ6{Q@XPx}}?*wQ&jLX%n!llpruIN>-)HFNPX<hXtLtSg%+!x6c|Gcsa-1_c&
z;0@`En_O5oo`3!2vOj3zZ@zHvO1}`}-=A*$zfckN?#jyG%?A%%0(&k%SMWsG(dwBz
zDmO0)1O<4c<?hb4R=+I&Ur=0{G4IZf!gq(b^-HXRFaG7;IQ>C7f5+Xfx6LlfifTGq
zD}}!cEb7{Ir1tDAQ|~*k=W$&M+p(j_TV;bZG~q7cc#_JgeKl>D#G=9^hEw4l-_^?Q
zmWHz*7MN&YpY8Z2%>J7cdtv;Xd!Uu||K{1-Rv&u9vb^v}f=_2Pueh??J^QG2-?!}d
zYHzslbcdJ9&uN~1B86{{KDf*d8aXU$pRV;|=aDIgf+9IH)S0)(Ywyqss}WRGa5soM
zvCJy<oP*KH5T3UwLbmCJ+N<u&v293wB3SX|qPu_NgEtd*-ceQvWBq%;Pem>L!~&hf
z724lbBm1WEGWK|<2B%AOY-gC^`^e`~LLuMf-kD1_?zk$<IJYqD{POengHNwHxt{OI
zdY02WHz`e+uDT|ssqt)4<RmSQ&8JfL>gt0%zsicqwVrQ@#Ef>2!m|RRT9&cfw6BSK
zv+zHQDLg9rf9@-tYh6)$c^I7+91@&inCzCVrC5E<c*nBWT;B{`eSGeGi`od@EPHY7
z*46itUxoRt`+o6vO1R+9zdK`hm#t5kTz061bM2<kJ2TeU9euU`q}pr~bGD#0Ym>if
z=`($*6JMO!@yRZ1<(E%;wN9++ebc`-cGU+H8?Ivx8#?9Ip6}M*x8pIN^_veu{~~mz
z7^~m!$Ud<5#g$hZ-)_6TPixmUyN7b>NxO^QJbwQ)!EWUxz3$xqGZhq0Y3KJGdw*~5
z?u?Gg1;0U!s5NbZ{_jEUq*#}S&rThh@%>`K#0j%+@2~%VdME$mV|TNqc1tncR0z1r
z-h4=9bEE2Nlc{x_ulIhxcUy$*&>1E+!9@z`fnk=Qv522PpU)5H{X6yAmQPN(N=Zkq
zKdAqDHGKY_m&<1FTVD8PmK0+umrr7%)S}Fv%s~mK<M^`vIZJm$3+cJaRX&-xz4p^d
zb?G;|-|y>h{deT~Je$c&ePgA$O<8yvos<H;%zp7Jkkj#I;c?mcC-e9xXWV}K<DB*T
zoO8DF^9$GxxqI=6*U5CvQuWr(di-61zj&v!gNbbay4c;{{2%J5-kP^4?U{*}$Xn*)
z<u5O#u9+q`J?!wCEDi~#qm2%im-*VCTBgPteaPznpU>>=q9WCbyIa2pMs4|ZZ+)Fk
z^2vwGi@)w$vqegO^6DCyxji$4Jr7m;U0mEGr+bj!_REC+X5J|?jnk`U1%FqcU$ZGZ
zcm9b7@k~>--DL_}oGn%OB5TgAU2uuDeXmGQe6Nh<rTd@7pMhpxch~*>wUgKU&V_}i
zR9_vkaz9*DsLy_`PI$MrZvO7K+ms_WO*;GYK5P5+Lz3)IJ94LMf8{D}?DN)k;!(ZI
zC2(<$Vgg5q29tFDo{#M}Llz|PJYg!l8L}ZDGjG?+WkNhI?=1`ezg#}wDreFI3(J1j
zqo56^A3Zj;KmNOM?x)NC_Lg=(7CN7``L%mWV}a2Bce~&F83?>tp)kMx?bhpRI@)fZ
z-Na`|?DfCmZ+D?H_*Y`&&IO@T&Yy+;CT*RPW~trB=rXhO-tx&|pSP`6oWRc_!LiD@
zx%JKYmuu}qI#aKN$5kF(9clG!MsiJrMT57Qg-TzBO2O;(`|FhU8_caTI&j(Q1MiEg
ztEZbES^n^7k?t#1ou3=7x!ryY8alIR=zO=zmFeH(qfBwDs#aLWuR9~Pp@M_?;K}w&
z@qq`MZcXF2`*Gm5m!PKM`}5s1PaWhin9#Z{neY7Ef<v5f%Ox^rEKP{vZY%!#^}6~g
zuc`A}C7IeBJXs_-vg}n|*yCT^e%!2oe~Al|&YDZ@i<x)qIH*`?kRWa}A;apdMWn3B
z9*K3Xn>+QErOfU~yUTvR?)O{WBhM;3AO3jQF8?mt+vm={&>Ws6fs5Vx1i9p2GcvQO
zT*+K;oBQnH?{|v(&DTnseKWlt^LVOz(x0xI>{=EVbY%8zhzL5;r0gBileXbf$I1tP
zzu&+ATzke3oj{|N`sQ*PtFPST-FE+CRL|9;pR8`K-Vriw_BoAwyQiN2FL~?#^`H0l
z<fkWznY@i9f(Lk5_})I)WdHnS<>zNRZNJ?(eEHUTyFVZHhswM?{P01+=Cfv>KL-EJ
z+!a#jA|JWx0T<`w##gUI_WXLaT0b~!Mw)KXwiZ=~>$z7~UG-sn-hXp*`t}J+=P!+7
zfAe<Hn(mqGb(aL*XGLs`31nF5m%F`~fAWKN;Y{W7dzH^CrDnfhm>j8f?&Py#&Nih<
z-gdKI)M|;w#_!9xr<336_qesLaLbK?NUc>rvRw~r&1&Qju2qUsuPndkV7fmmqOa|C
z?N?`qC5HAB>vrxt^R9mXlS$scJpS+2mKJ$Z`~Bn&Bag!u+ZXg(zq3$(`lHrM{=@tD
zI}Z$a+S?3!Wv#chm}_%psD!JhZ?rl2Pjy<%#!FJ~%Cq)#?K_oq-0X_t<(VE$jWQJv
z8u?F(ykV#nP?>ijK6JU?T=^^dH%s5|{XXx+v2Ux_@7tAo$J6c28zoQGnEJyRa>dWj
z-R0oaK3Cy#_|d!8z_p5H&Nj+j+~M|;zFQ{rF1%S4FT4KGiEy6z(JX>_0&e9wFTw>)
zg32%b<a>2v<KvbMHI?ks*K)Saa|@4Vak;(izun2L%ihG^(frN%{KTfq_mbR_@^&q7
zVUK=T>#^B<p`KMkx3rAg<BVH7vLpDm^>kfKJ!SDlvW8hvQPhZ^$x<O~f8F2w)Vc3-
z851OLUkmvkH?!1W_k-pGYn+z!=JmUH-Z8T7OxD|E6U_chX>nuyljcu%o}8R)ebVhq
z{G)h(H+JD82SOfwv6?xz_S?<BsW;Olqy3-6&3bWj^Yhbh_PRK4$XEK>Ta{jN{zU4r
zGm`J#@BjC0QlL)!-haPdtA0vIwpk@o@NCV@yeC_g_d2c-n#f(E?6&vUN9}+@&u+n~
zZ&$1FZeehK5YLkGbNj@`Kna$R&FwReRj5rCvSk+3Y?MCAab?rinF?ET1ZuUCmgRnE
z>hzgoQJ6nbL#qDg)9K%*zkD#&@rseBgo})_lzHA79q+Q*mOV!|B_?G$r`dI<-e0&k
z&8FhRgV`yccdfrSy>x2k`}so8=hsX2t=E3Vf9kZ&mOH|I_6MUgrwD(0cRPRo*LwzH
z-yB;Ms|w>KPTa~~|JJo(;*ndW(_{Zi>3Ew;Tsm}V@tjBBypwO3CGPD0D|qk-uYBE3
z<I`PT+hTbcofYPDe5gIAR)5|>$}DHcg#O>k{Wh0MUtCz&Jj3_IvUiCOHwm%6*?itk
zI6(E%%HZWEKPAekopzDlY%|sG;K?UFM^)b4us9}kHaN}m_=oOa>bu1`HTG*x(b==-
z-y$#7iL5=&^A6rWKi}T|A^$-(>od&9Z!IsV+Mic-Lb1KV{@|7Prwl2F?pdcb-QJS<
z8nn<6)YYg_Zs@2pORZpA#JRid?Jo}dz5ZpXGd<UcUQ2E}l(tjHa|`cxuK>kE|2SW|
zekpC~IpQz+aYx$8PpfnOo#AmYT(aJ5lH@6yLz0J+`)!{c=A2wBr$6cT&f@fX2|+=p
zGry9w<ILYo)O_AP!(ds{?d|?P`?REOELY~Am}2T28B}VJG1oOq#?0}svE{4v;g_`c
zCLCmHpJ95v{C@3q@573_BzL7e-EdIf>h_;Eg0p6(TrrGDFi<$Xn{)HIDZP(lCopeX
zmwvukrkUl>N%tk9wL7jE_B>|(_cvKNOttIFT<*hD)6%4;ehGX%S8BOd4EIXyRay_G
zzLMms<69E9x2oH9Rf4IO>fBu$Wwu4fTQ$hHwX>fHu~bTYl=M9)$Tq^TtuyW6jjYyx
zo9<8UXs$4@mpS7syXf$a56KGE=29_l*VhDGZ4~rwJ>1S;zN!E56WPiA1?jwHi*Bho
zc28(s?#W#IV8gOK>+kWONtAmN4LVi9@1B3Zy?47s%D>4|7xOSbJ0GOlXLM-GkCXf6
zo^LmJbyO#Wf0B@#)r@wdz6<hJv&@BT|2V}QGMUAHhFMc7koSp2^MRa5*F%SYOr5DW
zW!kM%J%MVa?z>&oKAPrrN_JGGRZSHv?kttIl-TZO!hhGh^H=!uYP*DIlavpzo0QZj
zJgu2%zr4Brhhpz<k5}xWQwo0V)ktG4nso2roz%9Nroz{2+&=eew;S8d5q)rAhSe#K
z%d6~-MbG^=I2==a*7U0Nw^PMJ=C39_mF->rJ;V3G&Lf|ei>r#RG?NdxI-}igeQa^N
z!?Nf0Tb|4@5IC!I)zptkJG6#-^*s)knd})Zf4|tx^jO+9Sxh$N)sGX)iW03Jy|nFF
zp<`b6=ZA~PlYdt;<rb-g>=pX?Nbnf%V-+R#mS>_Bl|svw`hA&JIjNZM8BgOT0gWF*
zVUeO;ZKpH5?)_f1u|>4jY_~ZJs3mNq9I&ofp|#>eQi7b)$1evu)#pX57C0Y$G4;ge
ze_<C(Pq_ZndECMmYP@2xz)8pBY39F0b99Q|wVf?la_7pz<s1{Uw(uy-Xn1^Jh8$0F
zz0;Ld74>HGE~blFrRf$v-LSl|!mO`$#*569KR12cCn(L)U0}q#)#691^i!L~97`?k
z?tW+|)o!!c@A1m|$nR3?H^ndI?-yP=|9AWEo~eIleu}JbDLr+|_|P(;(i2zOf=<d!
zKEB+6f0|bCnPfxF&1S;uH6Lo;I`Bc+M>TMD|0C<49V#kww|sgS*HIU6ae|MWhtkG_
zJj@gM9zRLh_xi@h#s4dmpD=9Zl=V?qCu7MzHGwDa?dim-b3abpRQrBJ*#C#BR$#Y0
z+w=t&d)rpc35d?=<R}YfVw~X~a@4<*qinK+f^4Q~<#%%h$BRY+=cb03FncOwxh!>S
z*lfINau0iB;EI-z9|@-_E@YfJW@Oy+cH8Z9##}Eo_(Fdhm6pHBJz!%nvFnr1oQN$Y
zCr>#F@f<6BHZxt#rC@R9$>vD@j|S`tX1O+(7p^OO_w)Ju?~nE`EDP@yKRbKZY-5(9
z&IaAYr$WA`SFaG@u-~;P<UFsG$%*qeAy@xJrq2y^Qqqp9G+SZHKZ8lW*l^+-(c6O4
zBTw#nz3%nVYRkh5^&%~2UEh#+SjJvLbnza8wa*UfwEWPSIQ8iTzV2x^UaV1zym#?W
z!1~3d%0B1PT^HZjt0>Ujkh|#kp`>|JWf|wXy3ALeVsU9h%B6@o=R2P@2kqV@a{HrV
zzqb0U>C@!noHN%L?7OsZ$<$vH=QX!h$sgnV92WKXW$o%|YlSkeo?qAIV8wA_-o5&y
zu9qr5%>532b8u<>zJljfY9P2<euA6nWQ(qajMS`BkFbi6&y2tG7I|OjZ0k$$4Ekl9
z-NVNgq;|qNVcT&Xu44`^{B`qfY__Lnf<}uRj&U5}jLuM#;YmHY(Yc+kFEUq6zP#sH
zVZr2Lixt+l%5LZW-LxoU=U1WnMfn$2>m-$V-#9bVcx%LdmadTdVbQrypFG%le|GcE
z4fV(E;_l>FOx!W2MK^J(u!DCVhXm7A;YJI##$!x#BK&=&MUI>l)OEMzdzQCxBcJkt
zjr`ZQ=f{8l@wmTQHs{UUxrN6h?R>tk6?h@ASv>A6Ur=Mm{YQ5H{}k7seLg>T(R1Ou
zTC=uytn8aU{k!~^2XjC>T0Gsg6qQ88{r(ulec9LL6uMN-JA`+w(&9Vvi@z0}veFL7
z5OAqj(4r^(Q)7Rp<4ULN%6C6)sOZS}8C!n$>Er@8&#4hf`Y#?d^M89jH6daSb5r4m
z;Nv{al012@*KYUIh`RcrChn-;C9Nm=o7bz(oD#f2RflI<O4b^c$?O|<%v4s8-urtY
zOR!7y@=l@S)r&2Uv?i~MaC2XjQ1Q;~)1>`+lkC?ne)(qK4ncv-m%LpbF24SxbE^Ht
zX|_uuvURKu)d@{}#q27ObhE&QUDQ`CXW?&oiMhecjXCx{m-0Q|7;^XjgvVTc@h=i2
zUb$HBR2Q7k!R5K&v`&xrkr#XY=d{~LUb;Oo$9Qh1NKfO5W0x;89jkw1#;=evTUA*$
z<*jzJ^Ah85W!Jg33##JXT)w-{tl3l$x&N<s$ijTJ%b%{gd`eGCJ#hAwM1O<C<lP<d
zH5o^LJ$q%l{>JhZGE37>S$tW^b<Ck_YNdw2)sJ4YZNA?rmQC#~jg{p6%D|i^X3)3H
zcXpkKxS!0+8?#TaJ^U84(>$F+M43s4zf~)1N4lry`I`b_TW3!?SzJ&dy7BdeiThU_
z+4*+c?L9Xe>;C>yU36rs<T6heAEy90@7M^F);?>8*(#Y{`M-<>Q<iN%b0P55jsL7-
zJ&h(A7aYD#+n4zv{-T>GGn4F5zS;=>Y0D4&&e+kG`fE|9)ov-KRtL~d!7pyNza;z3
zG*bBFde~!u^KQ*eQ=VV_^!k(Nq=*YustYg8n#XUUw0E(4|F<ai6O%s~q}IMz*#2wN
z7yrvGsmqdAv&!b{l;-YyIxTMdETf(aYQ56}=V`CzytzbQf|;||Cp9?GI~kl?c5#%v
zzIL|s{k^*<=grN&xTw{Cnf%9;vfv3dLCepmo$K$-+oCXm|6AgY_L&Nqt+C>U-{1OK
zJY<<a_1WY#XEx<*T@b|nIMX!y+Lxb4Z!WoLHT`+i7w?FhMLRw<Ogg{imr+~lgXMkV
zT$(&rH{9A&S)8xfC&(3itsrY{=Bmq~^Y%|Gd9(DP@%44F)(cI|znI?=IKjsFw<0@g
zFaP=A6?a7*wWJ$eIh8VJe%nMg+jI+4Z=SV3<tv{|yi>Kj?oP(cmp8I5O159Km7Q&J
z+Uv}l`{x>$G)}L1@L#xn!VhLP9*Me}sndCVlrwJyZdvHLAbZNm8NL$cZ<$s_xFoKq
z=aIGgl40pk+8%L1`=VXwo4~h)JdKN77o?t^b~4m;`HIqm(>5IIkt{CgsuD5rnDT^o
zFX#-GljRE)n>%h7oG$-)bk6=YtpC%3%#Pl13fumwrD0B)f9^74P6^gzg~I1Nldfpy
z-}~hFKfhO#eQAq#*ec1ezX8(gcv`e)#ah;O3I9Iaxj`o6@FoLrg&V_hLnv(LgVQz}
zjoJ-T=ge<AZPfcX9Xy)anB=_Rh55y&k7r%JSijM<;p*}t#RF+7Lb^vE-Ix(u`E+Xc
zQY+V3{*5j-cCOHlNSQi$=_8|TmE|9<D^JQ$`M2iG3CETu-Nep}*=ru~SX*n{_Hb4Z
zW4!6p|MmRR=eP6sznx{0`6%^w@yz^fm4Wg{d`me^Zr5D$RR8U-y5#;P&*Z{YW=zG;
z&Sahw7Sm<k`QuUdd95_IqDP(TVQ<Zs2-)0q=C=)*5V=aDZ;!9tjlH0=#OADQ)#Tq(
z^x}=G=lyxc+-ea4aw@vH+dw|tcEZ!@^_Hg$>xI;&2A|ry_0}TAuc;FSzGTT<SwA7%
zQf1qt?Dc!E#hn&;dEj-+LD}`+%S>6g8XIyKi8G~YFZNOh@L^`Vn7L)kj90;`Qa9w3
zl389|UA^7nvCE_d3DpYK?{+>Hz8P`>GMt*g@kE?)W8aS~GgXnE#tzkWdpE6Iu+$I~
z+y?|s=re6=nHpcCTMii`)L}ZgC2#uI1FW+fPk6o+J-w=@6+D!jz#$^XDERiD^6Vh)
zV-5y$Z>@>k%)e>n61X|?Oi7cr3-3(VIu~ugrnD^L{`Si+epWN;q=U`f<f;&SY~fQ8
z(0oV0iMODUsy2s0MT6R3UvyVajIf(C&+{zTF$aUjRb}PID;FF!W!dD~5c!^6zUG3?
z?JrACUp?R+GG)r?Yn<Ptj_e3r{mG_#sVU1O#R+S7erz(Fka>Ao?({XEp5=2q5oWwu
z?R?w8&Gm`5`c#7@J+BmfE^rDTX<5a&Fr{UV>p2$2=tHMibi1S13Q8EIbXdRN^I66$
zI_=DihbblRL5q^P4nFDD-&bH{{e4;B_Z!Ll>Ysjy2JvfesZvgO?y#!-_wCEeI}dz1
zt^fXQIB4ooHK^qMy}RJ^VM45?d^rF7Y}V?v&+7hsbpL)*ef|`UwwwOTjHe1o-sn}F
zpvdGq+w8B#VHLZogVQz?<yPCwZr^HhRhn^Q<%2eUc{%Pw%=|VFs=mH@`flg*c{e`9
zR3F-qAXk|8<iy0fn_WxIi`yI&1#W<*n$Iko(_}b-k(uqt_d7XRxtTnTIsyXG?C+Ym
z^$OJImP}e5xcJHH_!oiyL5IiPxZiPmw&lYX;T*O}uD_!uy%F4?y5`Ns%~P&&Fv@=I
zmo`6l-fY{ws%-Ou2M3z!H%yPtvpjF()+_b&*O!-%qZ5`+4J(qb`;mC?bx`lD`*Nn7
zOxrr=u}FM2V|gU-;?B;^kHas%Td}yW=+7BRCeh9V*W>H=sy$u5^VzKU^q~GppMUrS
zrAd7M^?JR%-<_|Cn^v#e_3FxHKkK)r_I|td`s0QAM@KrV*YErF>b_#L{~YagJ06v6
zymsx;=kxaQ<#S7~{bZV1<@@<+c>LO<iV{;AeP<e_rf)3%`x!JLy*Tacto`7lnvQ<^
zx(d8u%Jf=9^2J9-yI(K#dkPxTEdfnPUyrMPtADs?q5ZEHi<e2~Zn=18vcKKWSD>?x
zHLK09q+VR)nmwWIllk3};FFK``o6xt{=e?Oi#CUz|9aRi|H@~s)mGcW71MJb{S)n-
z|7zZzbN2uL95gD5>#guH4eZ^YaIncOeNN%Ar8bA3PLIDQ?_=@#K-4qvDJd7-<%>V7
zPLC;4D>V6kT&_Cj{@-u6^KH(XB^~JqzGA=U-{0@|PX`|V@Q3;QS>w+-Q-s?lhUHZL
zcapxi@8Sl7_fD7hC?_;Y=y-=5eXwaQ`}-urEB9Xom<m>WK5KsaQ_9S9E?mbP`t1Mx
zc)f_Hh3opd*x%|BY$Y##+>kFmV`wg0ctmjfXYRub4x1!hT`MO0=6Za6Y$yL4@DO|9
zt1Bx%A8z3k{&q8Udh9&W>dTu!iMj7beAUaP=?nhL{f)WP-p6ky?`d~SBJ!c~nuoU4
z-}Zb5?c#}>CjakPe}$CT-eb1nAAcSwdwD5!jn2XnH9nuds>2DcMj0n2sd|Sg>Ps-5
zU(fTr*ZkfMuW8Y7?S(G(m$G=+o>iPRy*_8lC9kd1*6n_`YySMoXEUdt_;e;U%6|rX
zgv)EGd#^XQ))}15n3=fal1;na;$NXprfz!@KC$$|rppKYAK$tvpkcx^(}-_v{6Pti
zWwIJQ`fB#uGw<*F8)D-2@6&00?cmCdiFIr3T27qzzx3mj4ae=IZryunpX>hp`PrK&
zXVA*6zvqL^#=W%)XPOU3ZhH4;^)qKVCB|YV`>)L}?-m^9{rl|f?Cpw`2OMVHHF$N+
z=qt1DEYPmIWih_;d+okn3Eq9!=0kgB!BV~_tjvv!+p?}^E%V@6dwqZX|I<Gigw{JY
zv)w;2=`?67j_!pb&+g`%LG1->P4*u@T-W}{XYrt+owK{T?9XDoyf)F^#ox`m!c^X5
zafIlxgv?9=Er&=C`rKqF@OQ$}Xv;_UE1%D8m#uoSusnD3S+n(>Z(kYS$^HeJ$97rz
zb(Ob|mG^_gKmUHee?4_(_folc?EG>y`;I+tZl8az_-^g@yYrJY-+)d-Zmgcc$<tE(
z=x|Nl|G(d7wXE!ZCMf&$UfJzj_fuBiSAe$9hR<a@a6rmD&*uM!!~FY`FD>z`o*=%N
zf1b3}naMLx{d&Fr|H~U2lXoBR=`c<|H|N=r;Nxc;B`5tVOy%tRF(r6=-re`6I`3|p
z>g?I{Mf{%e=82!VH!b>hf0C4Of8F0-cLk0a-x4rj(c)*~>Ds(9_n-vF;#V20{<dGQ
ztp4HpcPGF7f;*sXY3-l8xexP$x?-(~R(GovbiO>do0;4u(DpI$+Lo8ACU@9f2d`VS
zKO6q}aol`OJ)Zp;aR$P^_22K7%P)GFFw5)v%gf)z>h2gbbGxocOp?;S8T$Epfkejr
zeYN>w*QcwRe0_fEO8Dbq3D2pUS_`!%-OJs6cOKt-$v;zmE{)co=J@~5=YCPE@^?mN
zcTEaEE-Doad}Lp`;Lw>#jeNgTmaqoP`m|JTynbX~;*0bxiUDyfRwXY!)R=)L>N`$#
zTmx0OAvR3M<*MKGzP!T3*i!OH)ao2)UTd*lZkznmsI6Ilj~!^c8M8g_uH2r#-){GJ
zd=~C(iJnoKcVo%P<7=a)$#JB9vPq1+wI%bj*dYlH4F!cy9}e@&U)Y*`-QC1K^~~Dn
z?ei4bWp{5rzBIAS6x8jV%Y0IG*0k`ct_`YZx<PAVzRkTMZ2kMq=Jt;p48-iN1lrFy
zbzz}1yW)z#xMzZ_qR$SVdAxS}y{zU<7t7w>+Uq1U<IKJ4_qK+YX9k(n?>1+-<m&L{
zkgvCSp2YeDV*ycNZf^5i0vaq#*6(&a?vCR7#y273@w}N+&v}40#tC{C1lm7R<U8|8
z!?<;B`MpZ6x}60E+TXq%>zCg@e~z8}%DEDZyi<>zcD0<=t{5Q3<gsR&sJh;s1fG_c
zRWYn*&I_DSX9AzEd-Bu%kH@6@pNh8~|GAREO+sJVDoXsw8q@hJzRdqsy!GjQ0p7)*
z8ySR_-LL(A_tit8EGtk`LgDM=cWNb8qT4On8o*00b~-jR-?;fC#DI<Ib3)X)l^=4n
zvS4dBJ~cC3YM8V6w8{4-LjkR{Gs>5rZTtb&_k^8s$)AAZM=ph$ooS8|ozmE1P;h9b
zbCyhr^IbQIv@Kwx+Z^fy90FW?q-)GFE-YAR(En*lP$G|uzlHQ?4gb%PQQ%gNk+Xu9
z#iYnrlQwGiG)`I5c2^QKSD(NUVg_2IwoPpFFDZ~ffC|Tz3B6O4R(6FRhAtB@QcN(O
zaOz4_SUA|AE)K?I1=lMQVWMEJmM~~tU2t|}EO<;nLy4uQQ6w-qBD9O2F?8FERcSX$
zEZ=N6{LV-8_#vLgRUHk66IR_=_08w0n}Y1Ig{=v1C(3`%I_wOZAw*g)C(-C5;U4pB
ziMg6kd(Y2MSCAWzhHXth#nou>Y$Bg=$1-EJNuqzItq@X5;8`MMHY?QfJBQ0m2df_E
z?1hDgZF)L2tjgA&;*elod1`I;`Dvm|rvyA?j9OD>X4b5GdBlHO|4(VAsl1HI3RBk}
zU9+#!(ZT-TDIN`#*ffVdPp3t{d%yqRuk6Z8<{1|rNN@3dzI4&Fm5Ko_91_f$i;itr
z6{5p*(|~{NN6<n~nVuG#eLtVgW_y(%?z}(?v=&fn`#Rg`Fb<b=ImP78G>Kkm-tE=M
zQac4K9(5?^$=g<yyf>I^eBS1>P+|J2`9|W&DqS71t3d&}DmeT0=4Gu7My$PO{<*y<
zf4Ow}yoHIc)`x%HzFILrR=|KQNH*%`Ji~03Q?nuk^3Et{SLi0Hx*w46P|bH(U6&}>
z5IN;&2v@YS_E~`y7NF3R`4(2B>fj*hW^p>;R+{|O1&nLEDqRmqc*H&2dS*2f(<y^R
z=O>-9mpcEBw{cY$D3)$*`W9p9uCS{ll}F{dKy=$w9#C+tIk;w*XtTqV$`BvjH6hLm
zc7WUx^EPoSxY54gl0pK{l1nC2L$82RPvaxds?Nf#?N^t12<~{h?RK9?dGy4v^Q%%h
zLO4L_hNVn<%O=GOyUX8S{Nq!yebd%CSIy^hNHCvN-!-j#s`CMr^{Zkg-(sH1%$Th3
zl;Qj&NE)3hsKLdy>7?51J^Np;+ih12I=yps<mPAZ_y7GCtt&b^<w*N|`T9Q_nZ9VP
zUbE@R^!U0+$*Qkc!~f@fe022dg6om#bM?jaVr~djfmU&Y8pAmZzMxeVj>a$2&d#d+
z@UUGzk7w^uvFJUv)!*KTU5L)#`}KAHo{z`EE?B?WaM(L|xnC~--rIS*ZU3GzKL3Vm
z@B4kf?aUGnwbU-yUHbal1808Q5``}d+vTdR-z~pi%kkx+yL|0w(ES1Izm5p|?<sq7
zVxqc(d^u?ALe7QdbIWc`4Ua9oy7EH${Mv6Dz=h=tMd!9T)%Pl&$8ywyW_9EZ5)Kq(
zd{WSV0a{spb-Dli=!NfhKA#uYE>m>k?gf7PKOY#`<tiRHU+B00_ahE;*rv-1M8odO
zlarIJ-|qYU&foEKjg9)3FE1}|zXMv1+)(#?Zn;_hy*)o=UVs*LdtP4VYv05c{-O2X
zzu)g)Ut1lXZ}{cXQt$8>&;q>HWx_8%@oh7l7GL*s{}ng3fA;_Xd|tIh*5sSfwTR?i
z*9)N44OP8Trcn&O*13B=9+P)EKg)ErYA(y)SF6|O?LKREdk@>+JH_Wq-+*>(T=2K~
zcx2xH-}nE|YpHv+a(UVND=ROjy!iO|_<Q$i$NTmF|Jv><fB%o+3uvnPM`F8dnfe#d
zLJG)g)Gr-^%6^tVpG;og=63m=Wcr*!%`ZQn&$s`<RCs}zoo^41YS#tzxh0oO!{cke
zp1iPpUe&A6@VLsSnHT>4`nvlesNK&u>#5#1-vywhsqaDS!Q0+lT6+41yIkcG?Jx7H
z-~D8H%X)WX^6}@(d}eMk{!(^3*ZeK0B`voLv?g=!&u6o97n<MB*<7Bf{6b7O>P+45
zx7)Wjuo-V?j?3Ts)o!+ZeO>Yk)9W#xU$5WyD@*sq)v)Nd$K~sOEaWrEb(3!jbB<VL
zFlk#%<<qJ4Kfhj&4{uVt>u>)zL^_H$6})uy_WOOm^GaWAcyF3{>B-~D&(Cr@?7!B&
z-}~LH^_gYbnHd+Qs(!!SUSD}@OXh9I&v!tZz}Yiy6@i*a4(0FeRNh(KZ@0_d<Oe7b
zvO8V|&E+SUXWaU<ZudJYkzM)s_nF@>I<4#OeAy1v5$U|J<@Se%huIx2&l8WUcvyMi
zi}f#glehlXPM_m0^j+AapOMnGOt;_a)r!CiTT<7@?S0p{OqU<jY+P6=|NU0>`r`{T
zPlLCwzX*@3Tq>K(Wm|mhOxW7!t@9XtXMe11S|)Fjcc;S6<Ztt~W>9<hdftr<51le@
zt<Sr=>%Q~nUeH>f=}y`AL5Fi?uiJ2ltNy~eFPE)KU;Sb5{U2NXcI*B(_xJCwiPC#N
z-@7e5k!Oi}zufozpq&#8A3^i{E$xdwzdWpIaEH0)mwx1?6w#%XjZ^<U>ejy&I7>Vt
z^X%;EQ$h7s^DnL6|L@l|ul-*xd0T7z{c_p={W25zWRTittj~_y>KoW+#3j^Su$gWr
zEiYa7gJ0V0O-|i~=ku!H3DjLMF|mIk>}Qdv0#UT*z@G(QS=+9OOU&wD@#w_y(3jud
z-u4fzI<32X&blw4h1PwSYB;7`6Q5!8m9>p8KH;6|zPg?dhga^uc-pGk@Dao2<#84>
zP8*%tDPRAm&~&M@b0l~H_gDVka?Jc+LCr_=;92|DnVbm(FGc<NWb*&usyjOh=T6=C
z{a$tTr^o*q+2vlW`v+P#koafE{-4ig|Nhjx@7b(uzent~pux2#?6wsj9(?}k2;Nrl
zx!LaNlwh|H&34~zB<DY2ul@0`{r*9IDMl{QMHW9EG#~$Pcz^cwb^R}XpKWk>32HfY
zU3z<KYqjgkFx}|0A+s3QUNWd#ns~+Q^TTkdwgn|?qqf!s&#GGDeAuVc`?rxtgWmep
z25e1pTVrfpDjhd`0XJhpN?B%H{m^qJC_?c7OL67=oey|gG(|<tp9S7qwi%)%rH_Hf
zW#(~r`C1k2tG@Q9Y^JAba-DOC=u7HUzReYF1#WEcG~Q9zaM4ZrEbsLFMrXGs@U-~G
zn`PfLIkjby*nLoi!|1H=onuOSWx(tvLxCkhht7Vu<D6&-t~C-kQo0T-aBObtlAe-j
z^++5v+;d`Cr4D3e>`&K*WTu;4Kg3!Z6~3Li$un)kC+^m#pveT#+E-4d4zBcSyCn)d
zEE5g+CZ&D~5W5bsZh-;En;nn)^t)~wUcSV2$iX6Ka^_K;eb9DUq5ubfKzdM;qXftC
z?<+-?8yK&gbJP?%x@FIF(<@oDrBUZkQlhhh0o$bi;s?D9K#~f<ECGL;_%`}nKIri8
zq)FhikFK6k%RIRx|NrNToG~>OJSe<TvBBtKj-<y%+wQB!p^j<b5cw(;##p#v5p-3s
zkqd+G=?unm29Xc>gwmo6yYoSM8x#X1Sg!o@ShiF&McDSTS7Z$|bPp*uTwIys)t#!a
zsK|EW^oU1Ai;im*&gWj_)+^-~!jb&o<Vi+n^=Yp*otjp4>Q-z{)W#)khI4Khd^Q0&
z`+&d?en!8=|I4S_iJo?tFiYrjkDa*PC4&j;_y4=q`7%s>_g6o^Y1W3_ua0b*D?E8l
z#KGc22W^xe9M+vxK6gfEX;R_o_U$=0FLg?W$m^+D&W$*BNNT?D=I)5I#YtM%>fbz7
zoHHY?G|Be-a^cO({dDH+Z055%(dii-&mP$Q=!n#e$(qyG&z~`;G>Px}<tTB(moJa3
z$^4}e;RE*EDnq6lnWxf}ZKpMA^d)8A?tG}OZZ^@@S>Um9#O9);f0sIabM1eL|GxcC
zD=l>Hj8$Lc%QmLJJ#ue@@b9~Q1skQ`9bsB{KJ3ggtBvk&ethU&>G}Q5=JUID7C*N#
z)P8;B+eYEd6W*P-|NrIXk(i~zwO{l8e!X74e($$g!p5upd~R87JorXZOfpDa#>d6S
z&uXLMn<H~l4&7(JH6NN%f>^GcDZ9ks$&@77aYOL?W|o^%zsu(Yet(_7rDNN9D_))L
z!CZ;X?>#LykDZvPe0NLc<r=|Fv)><i*1mkE?SllCg~>NN=bw<>{qFAW-#2|E)|vFM
zAMar@PddU8-!2|kaqw=%V)N)XzrMYFJ!54++qqfSqOx`6@Bf1)lT&UFt_1t<UG*kn
zY4Q;x0SSi9%%x|f)coeWnBJ%6JFCU9$~^0e#`UG%;@@8^?%!2<J@&eOZss5Px*rES
zPr8&}k1gK`T1~(A@7I05-+ewEXwVKCA~u#c6nLLtV{u8fc*@=N@%G=Z1pDuNc6PS<
zqP067b-mkgn6J27Ot<L!z3TPK^DM!!#MAgi;KXU6X<~O*hwJapIa2!n@AvQbX6J5;
zOq$=gmuDtZWqlg^o7o$_94!hiVV?Jw=bPJ)2aj)f#OLq*YQvmV-?~?*RA>6eIY&Q<
z<{fNewaZVF&<R~R+bGp*(VWBl_IEnp3i57R4GnWijyKzG=lM?;R5i0GV_W3ynAoMi
z?}yT!uO_DhEF@a30=Z+HjJzIaScK1TyK?ks^5dAhpv!;yY`3j{v-(S@emvhx&;c*|
zU-~r|_OsZyffoo*5Mxr>b47D)$3%~fJSsxVo$`+NNCq#u^Xu#D-LYji*S5%;d$e!O
zzJ5;eZz_1|fYDi@nB~*1mZ_Dcr{*(tuDP(Wv0o(Y%EmcMPbXe9fXwwD5I7;vq?xV|
z9#hz=KePXfV!O<w{ZUIMe$L<j_u0Mb|F$8AmJ8lq1a?3I$CB=b9M(VORW^5Bg!EOJ
z9cN|U*-;qxXw@SBvf_%upHHWqe{fM}6*Lg6I66XJ%M||a+_r48$D<`F3N>3MF0=Z0
zMELK_UP<G$9n0s}-QtxnP$*=YTeR=*x9IJ^UakJUBPVI`vX;#%9?6QHM|TSP%~a02
zy)oHce_!>VkH>#Iw|JBmCI}vHv&g)%HTU+lvvVvj&#inmbDz(WwcBnaar1tg{ryUR
zd_<m7lOVWykYGwxQjl^o(>D(CX_>;)BFRy;s_y4g@$#Qfr~iI3=imi?+i;mei^~Ti
z1^pVYuZ_O``}6U3Sx&u&d3~Q%PAQb#%2cn9Yp(v(xNybed6QqSUbk!2>uYOgpXXn;
zw6DPLxN_~)4T*<u6q&Ar^id61f|M2RU-|F$Zsp=>9KI(VzTHUfKk_m!$dK9c-Htj{
zqX%qk%~q3``E4$=FRW52xnKKzZn&>e&5sW)<t5I0($3E6G~nP9&)fNQn(CiJvu|z9
z{%x$Z@)Yl5>0C(ZD$sub)DDff^Yi1vleNJ{6LzGSX03U!H*!+dr<3Zk?Ceh^_E>+v
zQ+$_AI_H6?=Av&ZCH*#^I>H;9R6^Iqt|}^yo%S>xWRydw%Y#GQ`ZoH{d7kWgy-vGP
zRLk$i{R0bY#h-T0F}YvyxOZ=rP)XRrI|8g7J6>L1{`+<1^SRH>A8)@~7XAHB@%f#+
z=65cv+^5yM*gK@Ezb!sZa))?)%|*}=&fZN686)m)JTCXTG}-m^)q>s7N^(lCL)^3t
zi%$D!uiX;VIV)%X-*27OW~XnSPY^q_kEPGIpmeTv`L`u)n#C6^GHx7wS-Ycuk@WKw
zmYkt;HH5pSy*A#o->bEuBXhmV=9A$rzYlaxUG-?{noXDX%Zb~TEDzh16<zwd=fLjw
z`?PPZG^;khoK&=H*^y^ut~<K4wkyrsx@sEdXMwk8byvUoEPA@Q(<Q|?S>fm<siVRC
zf(2FTvm-tHBt1SJNHkrU!|~!w^Gu!J+0Tml86JIk#?xrQ;*yygwnt&LOQEQNy|aQi
z#{nCG^JdelSwg&wzFS83O_gP|{QN!K>^uYWNw0tAlMkiT?iTy#YVv)%&!xy1X!-L;
zS>gAIO-)mOMowrt<Iq$1<Ui{MA#gEyLX2_ai(O|Ng4-lTS{hGOPW&IZ9(3D~e_Din
zH>{<Q&f>D+(Yl;24G!kSc6*flEdf`&BYLIH=gqI@2%4^NO150mvgnEF%H+_Q7gW{f
z6gb6O{;=G9%4VW%hhhT96W&J9{di7hGsRQbf_S_m4%z4l#KxVC-kvv?*Kev;ug&wI
z%6kVFJ=j#dbk&Z~YoH-amPT-YFNaHygIO^2{e4&M<5N8UPK(alx!+Z_rq;6d-`-zG
zV~=`0+`HJV*UD?lf4z$zN-hh@KWn`9VAVU9zjaLWSN&V_t>!9!<7I#QzyCOe)k@aC
z^4Htk#C~K&e7}=TdZ2zHc(nIu<AS8*Mek~50|Pfjynp=YQThGa@3JND_kRD@a&5=U
zWvacP;(Wy)j*iZbsNL`PRZo@UNowwVuJi4h)(M^^YgBbEHh*=sP-fhs;Vz=u>wDhv
z`JC=W4ab)D9^3f)3WpA;?JjvWR<L*Ly{gx>YF&oUzkxOYA37p-<{juztU}Np!;^bu
ze*G3Qy^!=}wdi*lw^!HK-{;kh+A_no<i!QYm6wF>gH~;eurpaHoZn)`nyBzH#A}L<
zo``bbqU4R={0l!Go%FDHQCH&L9R|Lqi>9@;pN@Hze!YU_NYIl@b;rN%ZoF`9ZPfW0
zhQ)5#85`~Gh27TixV$;+b4mOysH)o<yxec{(OFLz!QJoNTiYsMe`cM({`RKS(~$-<
z9h=#BeWy*^a~8B3`lG^u1phm3Gq0^s;8B_TSzgEWpv{jLFPt4d|Ni}c|MciR6@|86
z`{PV?<t=!Hv%9J_a<5<EFeq+_%vdvF->+Az{qwG^xyioeu&?>ulAdFXuU7^y-*z7~
zI{fUZGOvA_!lF(4l^5MUc_~Y-477m%kwb&%yqv5c0XC!DTU*|)xC837>aLrVq_=(l
zimv}t4P+mFIv6yoxA>;X?d5B>95Z<&pf&%#r~2HIv*0fD=H2^hf8SfP6SN8E?UcH2
zH`B`-J3$Lev*YXkem$PKTh)8@OXzz3hHp20vV#TKJ{{(_ztXu{!iT9|qI<^CSW7*=
zI(PZnFS=)(4t*%O+?LsMj;|4P$)d!vmc%<%uh-UIdH;I-{<z>b*Z=D*>kbdM-|KdH
z)qYU%yr4or!lK|o>La$asKreN6LzSs*<=wXA(twb7_p2$=cBQ6!_$@0`FlP_q>1aK
zc4lt_4ZR#Yw)<HL=y1R7pzB4C*q%v!wr1wqh;v=ut1}@^Z9V|%*^1~g3pzXcHhAgC
z)Wz6L_!~aiTYv8r&~y~1@$OF>T~cn$Ejp#?XZG#xyy|x^Q^cNvHe#iD+bKRPDKrxP
zq*mkFb@IOZ{|<He2QB4yY?n2s$}e(}**md+!|VI|_h0^WWq$VecX#jV?S3Ov^>j*`
z;0BY@Gls|SxE#CTGtIect+YwT2j5Li+wK&dewpuAzghQTVdhhvb3G}UXF<IeEw;uS
z_NS~f8x68przNE-@Y{T7xShZMuMm&Rw4^(r(?BIpfM#&_{d^{^KKn=BWnc5sMM6i7
zd2R-jDXo3-@89cu_RkFu_x$_ydTG@B3Ponl_w|3jhJ%`CmJ-)?6h0QpG|jhZ<CT3j
z^YrZey)O^%E`R+l<@^cLxcwWmH!XaAy0c`b!VQV*HPim=Ntp`nkAe<veE+&n)_U7%
zZ~eVnntz=<ct%*-G;52)d%^pEKOE*a@AK|1nRaY5s7)op&!oTa$D_VSac8!;u_h`M
zdPmF*+oJTSd#c|5k8#PprZV<FckBXPFkvk4O8K<OzNp8?`^&Q~+fJ@}xA*(KcW2G-
zf9cVj<@b5t|9`*#>bSq(=&f(HZjO$+>*Oa-;@;fZzecjvr0$SUz0IEwhu>c)SQlu0
z>PVuP(6Pp2_Os$m`tC|I?R0t2CY@JM<aRRsBu~5w%iKAEULps(n&x~dlg`=DINPFd
z(dxkDo6iH%f3FM^U!={Mvg+j)hKmKS)6UMCy281gPj*hm<qHoM?RvN6vY&p6F}EfM
z^F`iIQ^VtaPG97-w&&Cbr_L(T|BUG`yJkABkJ~G>vL$)<{(rwtcTSlp9IC_lzob($
zcv(f-2GAzinY=xYvYVA|{w};8Q`{Tx6kHFgWF4wFPDrY%r%#zPC$Ol<?c_;GRrSpY
z>PpY@9`~AmtF1ma$FfeKT{HD(!>^uFR)wptoOVoFu=Qd|)%`7=!RqX}!lg4l++g{y
zyD<LnoUW6phiz8WJ4$pE{JcEz$fF68t!1EH+oHFh?wfIUk!yF&*OcNLonB(sw`PZz
zpSS&9VL$WRPwnqtUtj;OpYS8;1-In)n#;@m%ZnP$gLV<--7URdy8GR()zKRg9F<mG
zim&}T^(Ke^f}|G336e~26pgB%ALns7r%}nK)c#C}r@2nod;Pm_xAVVOFPyT#_@7U>
zxJhip=?#2EFF?meoLisLQmCapSDfuok8+Il^wb%0hhEOs_L!5Pr^e>Q>_7LH(rLqe
zT{^+0`S)VJsUF+4G5PpT>vua2=Z9@hXKW5&TXg>LnwE)tdZL#v{D^s~Ft7UO)9G_%
z=6$)>)8VB4%IS~p^$D7-g*|30JdIa43_b`a^6fvbkv^s7f6d#i*JVz7TBI>=N`DTT
z*mQ|MVt@N8>!p>K8JFEFw*7QM`EH=QtZ0=etL}Y?pCzJ=p0`1}=eK|-V6RNlFbXt`
z`Kmu{^_<Lv-g|$)-InjOWs{1Sv0(Y`l9#Wp#T5Ih`<!1N&nIc55|}%6&#tG_qJ^YC
zbRMYZyqWN=T5ZoB(2=%_;!m}2cye`_?`)Tn7q|0vpWUCpd0s~NQef1Hojp^x-$?3?
zcsk8ePtVNyW{G^!pO44q%deW-*_$!1&4Eu~g0Yw1ISose<SPeFTml#F7yat-Zj!fN
z;Tn?-DY{Nd_u}pUJ$%))%)j(%$;n3s2d+3KZ?X`5`2WY_{`XUTcUsPEJaPQ%9quD1
z*&kU+9z5T;I#BbAk|*=piN37d6WiF9CPp5f@|m|T-r25TU&bF-<_(i4U+>FYpTYa>
zU(Slv!m9n8^<OV*>#y+8-I+eG@)&3FSMSg>DH9%W-Ti#t{=G}o+3MEH$Ab6n7e1Hu
z<0)zN48Ek~xb0ivaanUmv(MX978#u08?1Js_<^v$&BfT9sdJnSiyXdi2?oBK|6ED;
zw^!GJL#^D`C#%jse=4}va`BTVJ(JEi-R$UC_FGlun{MIj_51fp+g5E6X3lx{`Mmx2
zx`**Qb_x7S_wE+xir;q5tajg}lYy=3n@(D%^R(3RnQT6_?7inD3FX7579175cy5+y
zcGWh0>9G2ihew@GSGM0+b;Q%J!zD21j)i|*LTx8!`ZVEK?bgoDFO&S`&RXy3U)HV7
zzaMlUj`htc@!Pa#=mfF;K7HnGNnKEHeM)k1V1?MSrqyXj#Tl6vIh5L6o$z$oa+mc{
z;xEmg3LRQle^OHQ{&&!N6qgmpjr&3UCB?TV?3U~*2@^Nr%X}g*&tK|Sp$UU}>33u4
zz~fKsem)V7eEH+-Z}H3VJEw1OnUzsFZQir<^Y2HPmA$`H`F!s3CBGXsUEFg2X8L?v
zo@0Wka!)>9aORhtkryYXZ_aUI(v2;f&sn`z5!9`5I=3!o-t3s-`Q2+c`vqd7mv>di
zr)BdN#Wy{TxG6Z{=FfLU45ggs72DJElh?+@%<OOdXfbWV)s2DY>e%~I)9v2q=x)|O
zSbK-dVbj&tg3yLP5`SF&&N9n=l{>AVji>!Y!Ny%HD(ZH9{bDR&w)g3r!%C4+k)16{
zy#+`9{eJ&{g-qV-m@qeutCQVo8NP}syY*P8>eXpgE4<(Ld)=GZ{BL<NyH?2i_}z&Q
ztl!=5?r?6|8S!WDTE(BR{4CqF#lp@mEwT1#?9O<<|KB%l)6sc1b+1X_Im?K954n%r
zxU{2Wo@;B8iQexyR;Q2mOM2{RT9v-~kmUYly>X8p9r+2m@#EqW*UIze_OrVx*_vME
zrpnFY+{_gzEW&xY)LWnDpEReZ_LZt+2M@E^RjRioL<RO=s#$z}?Y3L5cxPJKF>m&o
z7H9E2wdh4ULuRT;?6(Wfk6wN{+rYSd{?+CF_q`WAO{<od^Gniv1v-C=ed3~@C&MN@
z7T>kwuzO;KU8dwg-^qeOt^FTTH|I^Rv0MH$cB{aI!xiQybRO(j^)=+^cax`4hkkvz
z?0>!APU!NH-0gS2g{G-pG<Y|YcLHCgwghM4<3~$BExweIeRP5Kw+o3;o8JAD$#gM2
zQMhS&(b@^83+Jzuw)@l7{nPVT{h{C$H=l{i`9*!W$#h)N!R*#zzw`Yq{|ejt4;3ut
zWpsXE&vHpt=il^0D{=%^1TR0we{;!K;|VF8i9CzWEoM8zGWG6}$;`#~yLQ~3e_@W!
zb9bA%A4e^3nyhNAUmLa6>#f{G^F)J1@At>2nQ*OKn|Qcwu5MYs{UqPz%UY&iKdJM=
z+VEi1{yje@*x5)N(P_E-!XwvE)~&S3hyAYg`#q1ltDa1B|MT+e+U@stxm-NaEgY^g
zsiw}S{$_^zSH>(+r^-)4oNteTMkgC(lpE&l&e`;Zhh>?<x+}*;&#qp@ASk@d=+?Y;
z6;bc#nIhA&_*pJ*F4B9LD_DFt^z4O26ZqMb*cO>BlCj*nm-+R)!cw15e#@VBvD4;!
zn-+N`e9}MG&fUqYe!OhkDAH=7FC@Cj<cax(3A*k+(<iUX0d2akj=ROwyYs~rr_`o%
z4IIzUv>SMwuLxLj!tsz{@-Yhu-ZLG4&VZ-E12|YFeQelt>KhM>;O(p7@qc$4Z0hNV
z4|~>V&(_>=e3F=!=aH>EkC!hB)(k#U=Ms53e$&UVljhutQx289xS__c{w8~3n?lU(
z`6mS&8P;F+O0(z`UU!9Et?*vu^Pj5<H^s_+dS<{sC+|_=F_(}%74{)>I$jhj^?l!B
z5AJn-YH^rjxTB=&6OW7A<!(?RE}C-qmEMdamd|;lZtX0dzVRZ@jpYr61s(x*4WD|e
zvu=hPNEsIC&))v_W7hqBf3J8<(C)5uc`SZ-Z<oNL3_-Srs?sA2g15P4tMczvJnp@)
zT10pAo+FZiX(kp&{++lD>KI8dwK_O#7c$a4Z7d+PalNAYy6S0D8HJ*6sEeCB@}2Ey
zxFWjT{c?xe&3Bt*iVePPbe;00J7BG+NnYxn>&=cDRxVc?ZQ|b~m%O`kv-IVqquPln
z`Yv<l9Qbx-nR~z7zZR?I2~W4|$iBL2YIu2*)QcUxmA>&;*Mm;DJFZ&e_aWgW|Cvak
zBbsifE|~svm#=MkE4hEq2|MA3yHq5!mM^IdDQ#W$bk-V~w7D6g2TnF<FZ_4A`p<9o
zNTtj$r)HzN7s1YjY9?Rb-PpMJI?w7uVrRT6<xj*vZuzNocA<Hs(6?r>ubWqcR>8Q`
zUe+jdPo3r8)R;0U;7x?jl)&vg`+mpoyO}n7&-KOb=YN~*mHG8jLH1$YJNeo#7ysVW
z_uSgD^rhD6sfRtQ3_AMy9%`1pxDuo;lsfN8^1<WHsro$b4>veBv^rmzvp~4}FTdZ~
zPY<gfwu%eMyUFjI^>1OYhRt4no(Id%G#`$CaASLZeE$R^;hW~go0dP@`1FYWzc;=g
z3!iN<-0U>*kMn}V?@f;$lny@^SN-<sv$M0Ge@;FrH1$E%2c22$-V-;azt}tR*5um5
z86x%iP3reV8lrag^omq`+V`;JrZI=t1e^88yeqgC{%EP2I#tZ3{&7fo#=ixd?7UZ1
zomSX8<wD@9A5S?aKmDf6eavBn#%6xAt^Ky&c1ZWx{hBd*a%h}gm+w`%4iEjazGCY)
z{cz`3Z~b~KX`z+n{Y6Wh|MT_*8uA_Od2!fDSzq4qNOhr3qwDm8H4T3&StgVvtF?R8
zew+Si4oA|De%1CPSDaE-)QW}*8}P^6X&3vyqe!6Z!a=6$*i}9KKLXuvuSzzX`KI~&
z%8VY#rN0Z+<*Y9Ms5oXhuRBtQN!q~B;LsDpOqcZ`F_XMrs;`!_{SkWVlz8USr+1^w
ztWIvIGd1doSF)NE1fG49oSC~qG$A;~uP4sgg^#W4+s*S!KL6Cu4oy%{WjOIE4RjuF
zrn0f*LH*M)tI9S7^hjp+>wGjwntpRl_};U}<&RG92z>06*09KnMX(^l{@6CI(``E*
z9&Z1w{c3mQszVd|tt0|sEP42TY>d%lQonbmFed7cz}aWVFR6IPuAH-CcA?JF*z&uj
zOBcDm4%Kpc(D+4OsAks@HaP=<8ScAyv`(Bmk=4fV`{tYM^j|lgCMk%h$^Hoc=DH=p
z>_(zS(X_<;jjVNRdN$ZST>h{uwv9nvtM1t&!4AE|&LR(ev9-V2INW_%<f~)8D4*<*
zc4V2xSy&Tb%2(BW&gQev@lQg1lD$?T)tkSFhWEYbDmKc{+W22^S?W)o_J>L?8zYZ7
z?P!|mX5?OXh1aoXMfYiIDfjn+#}a1hzPhz7SNiLwYUc$aOc^2<Jsnma5RrSDrchX!
zEZj1`t+0(nDlh?*TPAQa8E}8=DhcWPmXyYHQYPs_%^t~#%6V&zMRJ@CloRz`=GOh#
zdHhE}jOC4~6BsAnx4&2tb9l=_`=<uG8!}HGykW3H#CPVIO)g#=T_QH^@pk$3z0FpR
zZ%0?qWub#s&e{(%&D$JU8gpi_M?Pt7ba~~bevfhgsx33+YTb69*JXMrBxd<p@!j3s
z<xPScjxRi;vM%M@T)iC+np|pTaP*nfthqWd{{=_4cDt%Un(3(y1Lrkq?T5d38Sg$Q
z=4!>4cC7KrCyP%B`(0lj->FpG=CDstgM-=d*u?i~YodNCuabIRlCLNwmdYg6cO~SC
zYPa;UZteD)Jo`7zdDg#xMX1c;O2_KU1>ba>jtkAT>RtT(p=j`$tUl8(?P+aC^h<WB
z3;mMJ<!}+4(Ad7GY-auv@s>sx?d<Q+!Rw>V42S%0URkEVqcT-*4bquBMePU9Suf9b
zFwohmz{4_IK5?O_tMW=EFH!APKbod$pWo?KdHo7^Sfus|ffE9ZmZyvN&p8}fHbedJ
zmaB%lIwsH8Z`Vs-R`qRB+##>DV3n)PPpy0$Yyz)sV}EXSKj{qrvxDBjJ*B6Y_$|Bi
z#Qx%Ajl96AY7w^{FIX&Ba&!*Es^C+Xj*6Y#Zgl6g<EeK=X$y@)wjO$YV!=#X+lvb>
zT85_fSw5SQx_oA^YZs^X37#bq(>6RfklHBG++P`Lz;yAmLWsKG)sB@WD<8CJ6?|MF
zVia!1^m5&fg0%H-?sy&7;9!1eQuT7t+2aBy_!=!jl`qa&wb^U3hFDoX$COrwK>fr*
ztG#R3HxxK4@HKw0=~!t}xNNV&J5|H|MamnV&C0Hu>#N2(vr*)*P?*_+h*@3k3cFfT
zwS1?o^zPiovnu$@29?B&>af~`i#y8lIa~w<jM=kY|6bau&%qp-*ed$ZW4V#oaRCi(
z#^6k${($rIZ2vCX`ReYYCwp#GboA%!Yja>>eB;=8dWL+;9EG5~sO`Jo?RssT>AJ-O
zlmrVnyA}L0kFS*KRPnwOCO%bd`P{NuyWj8oEwsvKLub*emCMx%3=Ro+v^Koa)|;<o
z6B*$sabk*QaM?1Zn{r{EVU?fP-{P3zHF;9iu0z-Qf-{@$3KzFIm~o^mKGssib;!ZR
zcAM<4lgmPNAydn&4h}h&dW5fAUS7m?$iZi3(z3Hjkh7LFWSC~ipI^46$v|ME;$F$A
zlY=+CPYd>h?)q6L5HR)otobwUetWh|Q24l+cVyp}H%C`?-&<X8b$#aMv|SUg_xX5V
zF1GraD!qKg^bK}@zg+%WX^^aN(`@}xV-}vq7^MX~42xqqWD?ZXWS>p+ll}MacYgjv
zqn_@}<cV&)du7;@7VGKh7Ou#j^3nD3wC8naW*D+}OHa;}W1ZP}LnsXD&IJM-D~>Up
zx+K~0;$1PXlu5yj$(G-4B;V~2RKB!|>kP;5Z;NcM6~=K+KDI(==i@%>JABq}9?YwF
z#Ce_rbU1#%-ey*>oNM1-UOxW3|EtHN&aBe!pHAynOMl<}W>a^6v*G5g*W;|$R;389
z3|}AjT|}2T5;P(zw<>OLRrlsf3vb9CC_O<A_s_;@=QJjMUBCa|tCX8}e;-VEB;he5
zPWZHg<;E?oN*B)C{XR3>@88Gc^0gwq#ZM->t38S>x#;Q_mSJ;vLjR84U#~^i#_+YB
z+R1a?rexcar%xV7UGa_pE%4uFv*oPIr;A^vEmsVvW3gaYSodX?*U!y*r(}X^r)<<+
zuNS%JLcAn%rjs$3f#Md$#exf>x981D?R@?3_xtzjc0QB(eoA}2#l;&FJ??Kx^_E|s
zdwZMeBk|k4x{0FE-69+8HtFqd>RIO}_<8l@r$^@t>RL(ZUH&NzvUzg$)m2|-A3Lfa
z?K^K)d#pAaW90YvuTz5kDxb89$GuST);fIj+_3{)D?MKZJ)Jwpy#C)G-X|u1Lz&t6
zY}S_aJo=o-$>qjyIHLaVS6TW08<UT#rAe>2eOyp)m9tEgXoS-3n$KtNDz?i!O1D}O
zKRua0?`mlH*TR#V1^i|#_~2rk8O^a~wU4A}_O(B?pxqALxvk6Fcz0(6fKHo}_}kY8
zIzaDs-QQn#3vTCbm*wP02W=<#wCI0KD#J=P{zE4sZ@tZ%`15_Jq+I!x6@kk?Enb&C
zxAa;A=ycCdNo&8C->-fCr5UtD$NF2)w)=I}`+w>->xFO6i{0?u>U4<z%o`6s%znA(
z%!Sf7Hw-rh{(HOqzStK-@HrrxG&d+13j{Bl;d}Xs`Pt(0w$}qgVq>;mkE^!T%UcgR
z3GL8?#v`r5{S&*4CY;vWos(d;c-kMknNR0&F-n|R<l61^_Sh+%l=ZXo_f<Nq+9E2e
zCjWwM=L%+tBbHMS&9W>`Q~EJIzRvT4m&@hXwmy!Tz1F3#LR7tD7JuZ}^ZA_hU;UmR
zm%Q~`w^uF(T?J=7`waIXhi!MuZijDPIcMofc_yP<m3{J?`%g|*FHhR3rL%U;2ZMDN
zr?NAerKh^=mo}Zo|Lm6$Q{AIxe!Ckv%jcF=#qdqusxeLdqUxG;vAge?mb|#2yyRZJ
zxcA*vNw!^8oU3OnUB6*{Pv@CapMpT=A@Ii(9u>7M3cU|HyXm{P-p(gyKvxzy3r62D
zn3Zo5GfhxW&M4)?&MlfHCj0J&%dxoRe7y{s|0&MWd3FD_Xz<z8ZMV;CsSsc13O?5O
z=9I7rk{*WoiGTn7e!q3Y`WQ){lrEp2$FG>rZtGiS`T2~oeq{OGQv2yP>s$Mbno}Mg
zZsWC<&Xm1kKf7<U#;U2`_xa7Wa#c;rKeKql`$=a$v84tlIZAYRsMO5zeX8U8Pr%~&
zoMOFIphJLsXPNxmQUCwnbkO-fI!j-Mm_=F?KH2i7=+KEQr`g6VU80R)Yom5XZch6d
z{BX{PXHU$%D_V<kmhAuc>$RmW-)FX6`iEYYNuGGBQvde*%(Q8<FP+x78Zu)FV*o3Q
zvaKrnvM{ICgNOO;YZ^L)_BorTTwZT`J>_A`$yt@gaTXcHZ4QP?1uvIQuhP`Gy9RW%
z++W*CK^A|W%Ibxdx@1h8!4*3ve$J_hE9BE1oTjfilkzVy>IEye*pJH}k38?;e6;_P
z_~MJ3cI97N6B#Bc+R`ZUStu+lBYdKZlIf-pzoYlW?D{%n_pSL}_^@ST{G!4)S)eVb
zn^>ZqlwR$4+*kakz<?u7z4+OgkL-W)_Wv!*&z>h}TNbv#`LO$};1_}Rm)t}9IwnlG
zUVK#1DP#tZoXw5-{}tY;&CYprum1nvpwupv#oFG!o{Qaj?;I76e-k=y!TRi9Utap1
zpS0kbOBkbulDglk9iC<&m$k5;-vry`rXbGIQL*c~;nLF%XPgogEZ&?rEOTh`i$MF5
z5ZBPY1-rYJs;;y65^wlhA%BK@%uEA;F9`=%OtMUqvGTrDF*|S9%HJ=S&%g6(_4;?9
z#mp(5#^0tFE$L9Q^~jjUVVvjh4LZ&BsY}C6=M{|8`#*+;$3A`XCOGF@6-U4~HsObX
z`z@v_M>L7NJmE5Hg#+L6(~nR2xci>0dcF3!-TyzIUG9m;RV);C6tg!zb@iXS(r2BH
zrZW!nDxb}aT{-)v+xbPUI-QCM94S2vQUyPM)ct%q-EQrQoR72es=vH=m@c8TZC2qt
zm5yM`q63WV7SlFv@b2#t67>1_>fzRglvJ(aOBENjZ`E4P(MV6+^DRz9zw4I5_L7&E
zGOiTePdEO(;6jsufF$P>izQ+2mT%?JvSr$2_U8G!MbBUOTr4liTw1SC-LS~%0cbUf
z{=OecNt`P(FE7h`cW39mzIM5)j6?B%FRiVab4qa9<Xc;_r=JkMt+eB6SoGQ78~;r4
zow=|qKFvSp+2U)l)3>_t+|OULJo<ac$AFU6)mK+Oay`s-$YIqivA7V^_=1D1buNn=
z9;qAa?k)Wk=(8g2-;>GyciN=$UWCO}rnYCb+}m4iea+#lrTVJ?y@%=%e-1BGT<lid
z=Ab9A<LR{MB;CJ;UC+g>{=Rs8+|5Go9RGidsmetXGZzT;{S_`POnqh7bF4Ei(dN~Z
zw6v-G>YL}<ZaTSLfyd>H*|tSRpz}Rv`l=RBbQ77a`{>Of@bctW)<qN3P59kxBw7v{
zJ`%j^RQHPWvqO^8_2j@!Z7xTrMdwMLRa#puyLY+h&QC7C?B5t<xUaOix^0#e(^PrJ
zm*q=SXI-vX(_}EAHC`vjBUWotW57NS{VVs9`)$=6&GYV5*qvfr`1xVl`FXyQd9!o3
zeH1%2r7}P)(Wi3e%#_D2o0L}{JGX32&C)<MjZ518-L@^~n%Q`(f_Xj^>{E$%joJrV
zcgMmgvc%2x*JKynhp_@|lg<iFtMT~vFnrNA%RPe8%)PD?@Awv-_~>r7s_5+v1>v>J
z^KNa)T$(0zq9D0-jn!_=;AJ@tddpt*G}`V~4A9{?G3ob;MX3r(GdGAibTUp|e~Fc+
zRPyC9Uv)X}h(*c!_noLXf0V6l-X4*eZwp^8Id8)Edc~nRbIw%Ec`;LSqRhtq&(6-C
z{$X{V`7xVS(cQN{iy1Sy?rl+(ziiep{j85l_=3$bs;52IKh@eF@^eF9e~<Y$Rw=Wb
z7f*LseqH6mtZcl~hGohsJ+U<K!j4Fe1=l?8tWQ1K-6sB4C~V83r+d$vetz&I^Tm^%
zZu{OYc`bo}MQooBEL3i{6_~Q~;gNrB!lf_fZG#LLX-P3o6!@z;JJQ2Z!o#(B^6O6*
zr%vunPX2M;{{I=3PRJ6&1qmEAKOVMArw2zkN_5BttURH*Cg;FL6L7C3gq`Jv^tor2
z+=m>V<Q(z78FCJ?Ay=TCAu8|e()NZIFMq9FGs9z#*jpj7ZK|iL7`V+@xH=s|F2*UI
z-nQvfyF;i2d#D{t(fnVhwAb6{&W_<WV&15_CTG^Ns%4Hp@2*@vZ`Swr`rmK2%bJOG
z9bMSsf8<X0Qme53thR<PJ6CV2e9~kvA?Nz_O_d7X!Ipvonx^ZMrp#=d<8l7A^Mb`4
zMz5}|oqfIN(pi~hol9+W&dfAs(PC;`6nDsoEl6;^%Tul56B88Qp0oXaC%mQcNt~_&
zOBZMv*~$uC{Vr+y4wldpYtOXJ3M^23rTl!d-1-UaTb#P38ZQWCs)_2J;8}8G`UZm^
zO`;o<%7e~tJ(~0E_R+ZWIj_{iwChFJ?umPuX7<w9b8*!Umy=JMK?}$&XD&JG9%K3B
zRp_^lyB&{R-J{Zs9{pS~;c4Vsff-h%S-*4Sb}8_<=+yk3;`@|q;<FZEKa2V&CnmOP
zth$q$P(1V3H0#A#a~fwzy<N~>f4B5H@2U(oqr5ve?nTYN>~CM&Q}V?0>%DcL3oSHW
zsjdMnAl4NTm^n>(@x_@*O`D3Bz0|3D>f*o?aW~e-RNm&tp(8I`r{tSyEZY?s3qB$S
z;-gbcCl9UWW7_0XvUtU`$T*R#Z$i5b`0M_BJU+XN^U`;%SDdb_=aP+n{f>4Cj^3Ja
z@lokbpZH*%JGHTaUpE%5R%g07hmmn*lfi^nH&wn}Ioi>%;=}h<6Wx0x3?tT@2>tQz
z_|xg}bpjR}^^NQP{CKr?(N2l@8CgN<C9GYy)h-{`<zO}xRhwzneH3y!O#w&8r|WAs
zYpzw`ak;v4d*<b5Yjd<R;X9t%L0!a^jw}Dz?t7X8$`RlbW|f@uKdCb7pEjv=OjFp_
zGBtB^1Y~I{SNj3b;)KkLMiW}O#j8$xB_(7gK2+E^3A{4LfaQ|of)&#@q@9~{v#Z^J
zZIWMblni)em8-kqMVqj%)$7zXE$60f;JWP>HVeG)&9&X(@v+|L>5v)TuELmoFD7i}
zf(!<q75o9(`jE!#=qPalbYH=OqHQzh`3gru&Z_;??Et#g<HWL-CW8rc%Wl1F&CyDS
zd#v9fP&*jBqW`2lOIQ=wGEnC*2DEr0b@Dn`n>GSs7+15y{<^<;CzdT~GMJEdc9v-C
z)9pD7o1mGrl%=bR)B8$leauzq1M?sU$DZmsaL)R@jq2=O;wfxN-VrxVdY5YIGo^O+
zP8Y2^rMbLk$E#JV{dDtf>;8VdKJ`e*TW#;@dcLXe|1t-@{8twfS^akF^~XC`xX0Xk
zmd?>|VDovq-QH#%A}x&_jdR{_S~+K_A&Zs}<Hpc^;d*v=4EiHCr)@p+Ez<7CgXXlI
zE8Mp|jo!7Y9~60sYnHq+Z?sL^sHDIiX}oII8J0OUTa3LXYi&Ab6BbkGs;*ua?5Zm|
z?R3?YQ+I558jF+yCP;SZCQjWvRi|>Q1H&`LW!c76Vv>?+BKMV~nQkg9xaDNz8!f;#
zDRU`&0rf+HjGLR5uGy5f?@W{cTauO!*LS4|&y|7+mf2TB!%M%ux>~%+{Q14Q-?`u4
z?S8+@*Zi(Y=^>leQ*L{Af4h}^*GqftlXp8F^OYZ9WPh?!<@7ZHkG_U4&AOA?)%Z0z
zm;;mFZWEuhM^R^q0f)}^J4JfC)Hi**mA(7s=JegB*CG}hO#QK4<P{UMv|&=q_nj{m
zb<6zLpQ%?Yy5&+>#8ekhire@5-R`TaRbG7yn99`{>~DMZyxF3upsfvaSKKb#|0l?z
z*BUhD{rge3zRVf#yOz)AJQmZ9dXjSBY08GB_sUFJKJ_tN<1oygo#}|^bAN7RP_7kh
z?>+mg-~M06*Yne#8=tocZmP_%yi$19^m<8r{ok!sH?Inuux2{k&MzOZg(v0TpPzAM
zf{Rrv-4AgYuxxTj*m^bWv{L9d&jg{9cg*kCOx8K^hqrN$0%#4|`#qn}J+s+rIAPD0
zy{WU*m_XA&Qo++AC$~LSR=CR3%v)OA=Aa1K%H36MeAy_MQ#<&GPTf-1gi}*A{j54C
zp9^{<DOdBsvHaQ0^l2YXe?JRa#|Ro+IPO;U;@zIle(I~XI_odyZQP^0;pwz!zw>Eg
zK>}=_Zs+g6%G4OOHS6!Ra+Ng<&I+7N9q+p0G}Uh{ynAM*@!l6X_xIJ_eR6X0-943`
zCoMVEZ~nB<<HP#>|GW$YRSx#qe!J0>_w4!empa!^wSkVPPS@dJo;dOTIgzy4FBc@N
zQxbFt`S$1Y`SQQNzn9zp{W2MJfWn=#=J#V1LnryYz7}6!t6tr*?+<9z_zd^fEiIz6
zbeUKa73Nx%&YF|UsykP4LN-fSL?UbX*Q?>rt!}UR^!v+Y|IJ?MouHwVfGej&rh|4p
z75&^WZ8|htzZ0kcos^$GIodHz;p7xe&>;=WUA23CTlRjxSFQA04Rm9LENCT-@XTBH
z%R#HwJnu*vr)}XYy?$Eg!16`^9zHaXKb3uX+1cpqwOg-+FZ>Vc=oWrHYhLf}q7lq>
zGg&_3ikFO@^xXM(>VCg<?+7`wepbIu^_6ESf7k7P_p9fZ>-vYqiZ?HSHYqJCytG$c
zzqZV`7<7f>y<MfRB{%im*OGFRxpW0|4*rMBCNb(hGdA$AI{5ff%SSceSzFq7c)t4n
ze18442a+yNk99t{588<*b!_S<(Bjs`uBs=}7S?aPaCFgx2}`y7W`X){yp4HxciGPH
zoy&E|A!<v8q4m0=<@4))iAtR2Jp99<J8sc;vs)R9cdE~?`E<4BNb25SpTKj9%S)~&
z*t=fd`0?{4Z~eCg4;tC+Saj8^uY>!X_mjGHU7U~HjyB1?^=0wS;^%o=KsU0#UbFd}
z_!I5CV7qlsM5nDb+2(zM`!{#Zil;4~^yk<A`?+h0c&K={n0{Ogzwq8C&ijfc{qXi(
z9llon`xVetf@}AK?lP!&v+?-1s}?WgPHO*oaQF=95JG`tTFYn7zqX-(%S-B0ztM!+
z?{~i&{xRh(xguNh;b8KyUg_(ReyQu%B!VtWWy}GsY1;e_bmdVXn^Prtqn$xjA$#Vo
zQ+2)jX5X~yUr`wE6&3h;Ua;xMo7awCl4J^GIrQG$MCWR)qlCv|w_Y)o)kltW3V-iw
zGraZo&d$#kmQ$;_5~s%$ot$a2;Mi(VmpRdD$?lHR?0qv2gEzVPIJl_%SK~d?F?pJS
z(!0ZZcJRycG;R3-TBx@DbKskso1gCm@AZ;sY%Bay4;o!)6s(;Q_i{s>Qs(BGUMbUm
zEe}6@ROfrz5xwT)<(=y`ozn82QYjGsT4?&T{%dnAi)VGucDCrT)SLIqcdpgezu<!x
zzCY~g-gVd~K}pK|-7V0z?irk7!pxqn{&$R@oPIwwJWg<SP->KlPgKo1iO5S#Ity+o
zA5gH77T`MMFiAI2b+v)9*tCg<`g2zGGgj*?>PljDJNQfR%H{V{Hh#Spy?<WT71_1z
z9YOar-bMWR+N`m>S-RxKg@={Br*+(pPQI#tbLy|$9S_?+&$xKtL_*G)oF4|k_r>FD
z3f*T&E%PtkA|)$$!t<qk<fP<h3!i4lq;^#KgLk!YoDSd?)5$nuySe{hGkZ6~rJv0^
z`*(qwP^^z<Zcf{FYu(+l%O-!;Y(BSZ#>~EZ%XbCYwYx>C`G~IH)p~G3WZs&*^SS4v
zD+MNO4!FB%Wv-(HhqwJnt>yCeyw97>i=Lbij!+5;-qEvXx&Qoqs=t+w{Qmp>ezqKF
z<EHcBIX^xa?Y^+*OP6QRqYd8=iXOkmy16m6eChwlUry%#K+83G7TQ*Q*&(lXX@O&N
zzRCRg_5UhEEi1}8PrTi(G1qy|`E9rJers)(NJ|D?gHRuvwrE|^f}EY8Ep#`P`)xjL
z16@Y1vuN4#H=r#>S$+?W^EiDBsNehPq5Av@Cyk^z+(oDO{+(<na8|oY)->x%;7g<U
zZ*vnSEOzgICwunzJ6=ZT1r>rFb@rFmW;#lo2#e1B>b8liRerC*xy%0cduQJ}taD@k
zgu~&|tLA%^$rhh6G;clAT=417$K&$h$v0g;r)#!NR8X!@(>}s%vd-e#*ZkdYw<*v3
z`@!*e|Jfq9XI9Y%`uRV!ipN#l1NSITJI~POonEuW=22VUQoSoTjW;jcw`-1@jEaIB
zXlgZbR&!$j+v(I<a%`vO@qSI6CMqg*q2i+UnXZYfH(s7`dwj%pcUx<?i6*Fm3U=C`
zV&c>PbXLm4XP`YxM>`$9{GO1f%YDefDE82!$84JunCG%5T6XvAT(Z+)y}BmybGb^>
zB7RS+zYUw89KOdfd!NqJ4fhXh@&oNtyjUU?{{DW&<KDFq?}F;>ei%sqy>ZCE?)RI`
zUrpweFv#D_j=QM6D{V&Q0f!UDH+4GpBqWr+zV<in^MuVzubmI49I>6{S9!#J7MCdN
znV1{Whx}uARW_KO$p>w|l#ETAU-RiC+bs6*Z;@Z-^?uv*&C6sRbSZ0ssQT<%A}x(6
zQHFeSd7%BUuY4N$wUj>z``dhsatWOLl>M+nS4W_Yx80jSg?Yz#m^d|57EW4vG(O#{
z{BG&>g^%7H@>iV+S_Zr|;=cd)!`@Lcyv&!I(^SqIiB_}h`pH-P=;sc((kp?BCwzN#
zZ|`sBBmKL;C%FWrJ?zntQs1*&Ce5Sf#^k4x$NCq~Y~1*z)q%0v`M7-jpVEah^nJpn
z-=5H6{c_3Vb)Bb={{fvUSs|FP)#<yp@yb+32@fq%HLG3My*@jFc293t^_4Ko039$O
z+ACh(n%S}Q(tK0d%_3%N5>>Pgt$I1hkZEd+)1>YlI@*HMZTa7s=4VJa?^xM8->Ucc
z)M8z&L#O94Ra;7(Q`>q8wAM=gMK$OOlxM<wFP%8TIsJeM-@l8`off?XZPST(oKltQ
z@4U3(z@+CKw<kZ{2)e~t{gdmdoC6JvhmCa)Kayr@b2zGWAh0zjD?os4(d$PYMr~7j
z>fRhOi2cU(cfrwBcS8Rx`gf<htIPh8%Hp7@!e`q9t7B?hI)A!8K7RN3QvS!CCoe5o
zesWRf;_puu*XeX-?t3NP=Db>N(~gQ);&IVib4-nGm=6ifSRof5{MewI`*cwK-dFdg
z+zbB_I&<^2=7XHgB76OxpW3u+$J)!Cv$g!T=y7-(7zlNDWGm0>O_4Xwot8C|QF({p
zS$)xO;7P0{-45H{hdN4}_<p}W-uy26#)_lu493bT8-Hw2T`fB)`(d5OrV7!A>*qE<
zb@`St;nC%)4L+w1IKSWN_V<P~_u<pd*|8^>+nAUW^LbC&wWwa1?>OmL@9fBF%lW2V
z6X;MnaB1_7$&3D_-W6|YZ1I*$4LxzFo1gJp+No7n*F<iPnkKq@(cz1F8-BmrZSQJp
zk$Zos_w<c-x^K_zFP$_0UH8T}GqRq|c)3|obVcTc84ahTuN+ahxV*>t@Y^hoC(?}5
zes@o6T=AsOEA*)}&*}RD9D*Fv`z9Pw=6SYIKFf-aiD}N?&R>SV6>8VbaE}mAlfA-P
zSom$$1d$X@F<qYI<9%<PW>`8e5a4)GJwG#&b!KCM#)K|O=9610b?Wp4IIP*_KLkvf
z{U=e)<6Ud&(VwjkZ(fQL|7IKE=Nzc|yz5Bp3MP&#6Dt%qpWJ5SozAhO`M_!Y{W_C=
z-QGXP?~Z|=qeO>pV(SFy*gy`2OKVb#>)1c09a$!L)$J8usdAuw@BG)=UKXX2-OY<%
z2ysvCllpwZ^wG3<EtZg}fvYSE6Il}#tU}$7n5`3fmd^1+xbZ{s8m;FSLk=i<o^q`=
zzQxyP_v=OUqPmu1jj1*z-x}ieWH$@^YBREM*<Czy|I<{CDXk9M-j_K_aIl}LV3^%G
z<!X=Eylj?9r93L@7bO<fT>;&Yw_<X4mFwxt)h_dc=dxU@*tw$lX(GoHp~fZyfn=GT
zIYy^XgO^C%QJV0UXSV{6%J%-Oo#4J`0!Y=1#>XX}^*ERxrWjYP33xm)@2Ji^MbLn3
zn?s_&iED2_mY@0`a63RkV~q&7+so5fBIr;n+?8~>SN@nb2lGOQlD`YuISzXzvi6uk
zwrZ}hU}@u(w$iwL3A8*!K`k-zTu}7Wn_;&uK`ovl&v@lW$-6tLIom8nr!=mZQ@w5K
z))MgGkp$CD#|4p_)8u>P?d$e`dJ-1Ewn)@9g=e>zgnN)ZXpuAM%o7nlM$@eDc|zJP
zjV}&r_%RnZWUbwL?bj+B{=`i1Ss?~2mz)_kGuBiWC+=SEB++4~rlq7O&_1^ld{@#6
z{WGkE_w8zb-Qnsj-RI0_`6TZJs5#xh%y08S@rC-liX?xXr;f^p_ng+-ZNuIBan;*x
zxAUY-UTwS$I-|zqR>;PA?6&p){v3O~e*eGa7a~Ml=9-y^eZA1ja`t8Nn@P@#6-~F)
zp5x(~Ei@;lO>Nz(-432|Jc9LG1cLcYv`jSQrOx%2x@KHiu-J=v)-L4~hO@?sQS4_o
z7fA?Ly}9AOYf~C$FVlf}w$=BzYe92kH$hG33)f@I?|xkItl`*;D=(MNuVXcNb;jTF
z=@h{W;_)>fBO@YP+{A_7GT0V8IB;5T@0Ux)3pNTCe7zbzp9g$n(#0_D-g_E3Yn+pf
zB&xq&h^S5R;^~b{x)#20rS*A+v&J8DE^HC@y0ait{mn7w{B1YW-YbbR-Cg22xgUIh
z*o7^;(=IPC+_xp;;v&-p8>Kwk8;-3p^j>;lg<JZ0-dVNgCH{p=eSa#-o?u{;I@<Px
zaW7~l9(*rULmcS9g5+&HzO&EHwJulA_!5@*pG9iw`^(Gy?+Z!Ib+QpQIrVax@9b@|
zCg=bD`Fy^-;a>51+xZ6)q)fb|1C{xGqwkg9uVr_<JZ<~^y5EA3BNmQH=i7)$Su29p
zhO$acRhO`A22WaPq_iy4W#^Zxu`_viq*-n5ElEZDPe<o(JCb7f1+<a>@q%W)UHr4Q
z-KqcoSH5+b?)MwX{hk*xrXA=pG`ZDfxP!HK0*~9{1?lHz-CR|=`kL{A%KL%s{C{tz
z&tH3eN8#h27ZP}`U07iq^m_h`if50PEt{9QU)6is8mDT<<dSUAK_Glm(au|BP5z3@
zCSL$wQ22E1g+1PTf-h_lUiEolCEqRXs!vZ&&Mmv0yM6h>tA9*Q-kZI*_yXDuFVVJd
z!B4$JJLy^PMVGBw__HtZo21p7>MfuxOvQr#zz29NbZ+NsI(F`yXn0Jal}YWiecZlv
zPq=+8r?C6}yuxhtrdpzE@x33PWo-DrfLh*{K<6+izqh@AWp@6)o%#{4%y;a$&XuYV
z64xs-x8M+`^3R9ue>t~0Ha-ivI<M*gBfHI+({3_W3oqS}3Xh6Uc(f&N?;BRo5d=~3
z2^n?)v&1|NmsV;{eYSXsNoEgQ>#0s=`K75_%k{SGkyxe8scZ1*;N>3+GarC1BnbF_
z;lY(FD}!&Zw(oJtd~-^h*ErNF<aQlsC)X4A8!s*{uKwJ-544%#V{@9o0sdKz4E8UI
z&)b%B*k?#^@Xc~;nw6aP;Q)XAmFu6I-DaxTzmT)7x^tetYX9GF((B(_l?6`$Ipa)l
zCY!xi^39;kYqzGhDQfo~bzORqb=el9%2y4+^^2$1{@!#@vF5$!eC_auJSyS*Nk5@m
zSw+MclNDNz-u5yEm0Al<flik>WwI2!MNWdL6?A@0;>T^5z@vaGj6lcz82M)MCxHeO
z9TEjsC<^hl>RyCsJ^(6WAvav{G-h=-tW5~Ly=*%>c(f8pj;p`H*MX~l=hO_4Aq|jn
z7DR<av*a)Z<<7n*cL!ur;~m8dD*_j@W>}q7IUaB_QthSAI*4M2r)~$-6sGR}yXG6X
zv=otHymI9Eq6;ZMZyZq(e-R}I5!GihW7NF2ZR0F(c^e?Yp)y<J$?BrS$}DT0_|!<y
z{0FFvZ*@PQrqFu)ju&`~{el;Q9O{fOL(FE!c9)zwP_T8{d|$~~*VciJlwdmA+~Dib
zwOn_N8dxC2g6X9XmqEn;>+$uv@%K(0^VJBNx<0Y+<*8_KZ&0hctwAxs0^}`=HEUJC
zHAj~eqwIs@p+<8Z>sNibXp?<q#mDEMqja3E*z2fA*8OPzxTx~RUZ_V4l@o*~Jj#<_
zJr^v%>fGR1TXJE3&Vu`^!`D}X4`$sq_4nuV_SsWHr%n6&pqanyHK>hxb6V<4aFiLa
zba6AzZV(Btj>rWItO#H!xiEi?&_z$@O%*qPv{$x&eQ|B=?dFHIW|h&95mTPVM~(;7
z6pmgN3loMoS*)?3Xu_IFppAhS_f&qiJbB3Z|E5ou3uafetdPtFMWe%2hXZN~p^IhT
zYJ#mfA<bkZ*`cj)o72f8c9qeiQ>Ku46`saZ-3`7DTKTsl&w{Hc4Gt!&$P1oMZ*Og_
z{{`w6b!*2wKGM2UzWuyq%ewC|i&K5(+tr@lmV0}j<S|3gL2{rrbe2Mb@Pt(t`@V^Q
zqv44x<6IRNZm;x9g3G|GmoEIyn0K+dHyv`I7Ej|UP_(V`i@r4(oa_S%Sd8Y@xM;6<
znfpl4^%$rdcR*mpE{+>4OI~eTYdaGh*p==Loy~qqTQ-DD?#zg}w4`f&<*lorgvsc<
z;1$^Z%hSH8fb9?AV4CTpVAL6{$e-LQ1v=#`f#ZoR<LrhfvPs(Dq~G|ez2R+1$bPf!
z>fq*qLM%%T(<HqhG4PNxqw@kEmPcxGvpf#xh`R`G1nu>bV7e;IIJ+U_eA)Kp5G~I+
zUa%}))6<zgdBUcEO$FenS*6Eh#<+4<Zni&o)(e!4z&=di5RnBX|6OVup=0irf(hZu
zcVj1<`q>he4c5!k7z6S~%z_NawPFbz6)ZDaK*#c{&#n1%GW@t>(xULf6*C|wC|m`l
zqmcFAwk<aWl@to^Ip&mH^1S}xa+BH3l*#p=x%K~-t6@!(kbF?0-+TN1ynB!!1BU{r
zaL~|TGGp{)`VKnU>rSx0?N;l9r**gAxer<%7A*Dkr270n^Dlu9EDD+RW69%rKbADt
z{d&2)9F)p!ukC)j?e=BUtSdi+|EJHdEt?K9MePe{xPEEa+Nk}G_MjuJr|ZS;QYvZZ
zlbr{?)3CMf<5BVQm`y1swIGK}fsP?Pe?fo$pHJUFC-r7s03UD%Izv?G1!(Ul=%%48
z=k59T>#{(}vT2@K?yWNWKOdZBUw~RbQJ~3*hPtm;!?(wR7E-+c?LN3#_4So*8)!yg
z`@e6u^ItpXZ@n6pzh>hxsqO`!p^c~J_iHXQ?8?2pEq~q4XS3p+&(APi{B?SK-A=QT
z)nRMX%yMoND1Nz}zkl!1=kx3L>3tE4&iVLl*Xwn^Ex&+<lj^_SOn>cYo`0|AT-EEf
z-zC57e!p+`&E@m!cG-PNo1OdZ9q5=w%`Iz|<Qe7P+rzui{C>^naw+pX8~I<LvrxZG
z_P4vqP<7eYyf(j?*X#$&uV#L`jBg*0%bPcX7O>mr+}iTe{X+5cb9X!BP3l@4g{PZb
zc;Xm$;q&wJ`F}unQ}OxEoWi>|;b4;+s2E_p3o4p*qqfZ8{d-hAevNVVwKdZ&@Ltc{
zu_5$ynDN4cY&{FEM`f>Fe+$%9{Bk|Me($r{`TK5)?Q(2pyPpHTD_C4NYRfU{{5=~(
zwf_J5`nn#pd~Cm;%&iIAT9)x<dS~34v#ovE+05#UdxG~wp@iu@%Zz)P_jF%?uBKcH
z3Mu9<UE1q*Y)L-eci!>;x7+z!Aty<3X|MTk95jH-^93}T{|9tBmm?_3>q}o<$uu%q
zWHDLI_ZIW4V&>{M8;`4G$oy*wU$$@i-*30~@41z=`me{|_{yhK%kJ0zuZ?|C_V(7^
zAkaCN3&D4;gXbg`Zoio}`+8V>?br7UGUIPaT3z0E{P*E%ms?KX_JWQ$y8vo5YJLZG
zwtp<{x69(%3p!TkDSNMc;wQbIbskcGUS9u_pYbW6{+Iq=iT_UDZ1*MCoY$ECUi!Xe
z#;q>1=4ER$j5BUcGizIxo0*)k?{H23!b<T9^#%3+em)Nc9n~tk;Pb`r|9(8~7X>f$
zIB6eV+rQ_<<f>)uc0TdP=G*ziw=Ih~)xPX}u${?$rhS|jo<6L8z*hHUa?ksxtKNS+
z`}DSVWKH)^HRt7*k3V4i!1U<(?DwgczOV4Vas1FecK_DxLhN!p`fY9Ohr1U(y!jz7
zqrz;Dbk)N{t-R^y=G^4kWmB_$LT$gH@Oy#Me@~~!ht)l76)$T_>p2?1J!_+QvO&hN
zl%BH-Bo7-->;5I4e1CD@)Pq-7@Jv19F8g!GhmAM#_y0XM`TviPkH7E!^Xc?&V~)Gk
z@As;gy}MHxV|Qw+4Y+myAJzjdIvQh?4;+epeQj;JfnwUn23J|Nj-7hy;y*)obDju~
zuiYwU`~x&>Uh(hebN(=anH?`uT>c)q%lq~5tTXm^R5>4S{v~`*doQRXv$~|>s_4@T
z{88Zx7XRCIO6=?Psc%;7UsvP)w{)q^tM%Hi1M6cK_W%0)$^GvR_VQR;&cl(J7q3pc
zFn_9K>|D;juJiuX)-9Abu@>DGE!eg(YKiumh4njvq<?LWTB5ysq5W>TUAKjPUEcZF
z>W9_qHJ@4c8|ZzxmA(FN>K*GNd_i;UwKvWDvH7*2`24BYE$Yi`AN{%cwc~U8R*iG>
zuP(Bv5A%Bb=cmQ7pUr_gqz~=gmGZHB?faKqJFZ2q-_^A4d(~CZ^1auyQ(so=+<C#b
z=-OOu>+U~KVv7>xQ=W#Fn;ib}rs@Ot-vyuVevkOtSH1lP$mHwF=jO-uThxceJ^oXC
z_4|#|j??zjYyHdh7UwRuo*P&nYuWcJ{nYo8qgJ#0jrL7nz3=$Cx-CBMCVw<9+gJMC
z+Gl$HzVNX7+^?DDu6e)l^}<W+iBe^@AyJB7+&4Kcm3I2?^E1x%>)xrL{kuEt4zH`5
zV?Rl|@ZZsE-yf{rWh}bwG-y{i59kKpV>>}-7$|B93Ln!niPcq8P@h-vXlutU@YPB#
zq9xH=FC;`)g6mUg6$ZNAT2WBKAmKnkT}R^T8Fh-M`?Xhl`8!zjAIw>wc6Qc&Q1M;8
zQYTwR;2HQh52X4pB$OqDsm)l|qsl<?Ay1O4kJqXvEG&{1d_sy^MxcWPSH0>^IS)SR
z2}xH<6N6H!#x+Ns*Puhc?tyxoGnbrqy`yE$n0VdUbi;y^9;SXznRHG=&+a?`tKC*`
zam19}OlAIRc|%n5$&8(+d>sOAciyt&GZPi^$aR3#i*TP!Wo6uQ;FaXWlrEW~zdE5=
zOigxaY6^w3+KYJSJjL)!8OyKl@9QmRJ>8HPydr&NknjX{`I-&Uppn;u9MMLl(_5LY
zodTZ^33reIixxA}$&l#htKWf4KljJ@oW<jyt$K6xFX+TW>VHsm49;N-Rw;aVGTHxM
z{(0N)HBNWt6`J`M{hb5S<~R?$Ffyh&<tMlm4Qen$qbO9Ak;lGR!}c6QiQT-NUcL@o
zw$-QIn<M5y<zbYAq9ADTto>7ks)eUgn1WUZv_9QE2Xxbfno>k~;aacrQ`7JKoAT%X
zsba}#(1tHGMjR$81-x*rQB&~l7U}L;t*R8^=d!`0JnLBJ>ij15rx$mJ-#@-x9l3+C
zpi23`&rA^u(N{91Q-uz$y0^a17S+rK#R-;7K6V$BW>=ni6Lf<`#rlrURB(e2=HLd!
z09An%9D-}K80Xlwph+cgh}bh_zHb1nHh2eW^?!89Ub}VL?ZkH3J8aT90f+WS<ln3R
zUt9k9toiPp#m{$L4U0Z|vTX9}+uPT#4qg4>`G@-7Z_Uk%o_K7JUVb-b^|ZB@+TJ{$
zUte~2S81_x8&6?$?$*#-FLf57*(=b_u+9G8&*$_1cXOX^kG~~6!Lgam((udkW4+SP
zUvJE~s02PZYMO5JuixwU{W`UF%O$U$E0TA9{`33&{@A;_N@EYV@!s{;-}^+$B;!Hd
zkB98#*CNw*iiXEr{FoyiTN1eQ^huTGrQXwb{rmfSclNrSYKu8LBsvSF^L8xswKHP8
z{RrBwg{EK?*9Tj#$K8H5CD>0=@tw%IW|iI<iyOA6D@@t`=hNxkQ^VtKir?K)m|Xs-
zQ+=0Z@v|MX^LCxw`}v%8-f7+KB}tAKWlJtNzB?{oUt*edrJ(-b&*j3O-@V&-T&}oi
z)4kG{myX(gK4YBs@zGJc{hpK6EN7NlvRwn6o_YTFo6YCT!ea_se?Oa@|Htp>larJG
zuClMx+kU6$-TM9iio|0I8m<5T`FyuW(l}<eS?-+=4-d<}{P*KA|M#cU<E_fluT1Ql
z%Y0{&s`nq3C4O_Q`eNrEY-aymC2;H<$E+>KdL$oLeS6b6z1-&b&gb)9pH5!1_1mrN
z-|2JhYIpg2*Uos*BX582?T*KNdUGvinTLP)`Qb2st<^mK?-!i;f2Om|2i;@*`{S9<
z&(D|Z@B6W6|8{7<2a(tIaMXOiTfW+Vwpp(Ax~FHg=YEm&b&%j$zv+~gT|C>bKN1G<
zbw8ihIe?D3+<k9v_3n+y@`ZD)%RQ%@f0DHK>$T658=~`e9_4=^sF>tX`|+swZa!J7
zAD!HjCBwe2-}A}KyyQiI{m&i0-|fD;uwCv|+Syr8x7|qUcDd<e0J?Uk{7&KV%Kgjd
zRh<H@Q|>f!ZaT@hTfwI(rR@2<`hS(*|9-#!TjT63(_+vCkn?3)Gfyq@{C-S2Uu6;K
zeDu8KbIXc+rfr$G^3jIbOZZ}DUXdw2W5`!?;OhzH{u1@MB|%A_K7Kl_znfcs&jtSw
zlewU28l*Cbr}2|gz!s$ln;UY~Zyu_1os^p-%W}uhx>Q4OY3=WCety??w{nZ`D!mqY
zoPUX6rINiG^AF<(X-<dEaoHc4T=0hH!LdHs*XjcQ-2QQhukNkV7M@tgY2{V$F8Rue
zz&_7Y`+mQRR+`~xH@VULe$C~p>tc7iNSMEQU{Kk)>+QDN>srJo^WR~YubD8TVM&*;
zpM!?@MYA%isxL1ds=IV_$JTzmYUh8h+n_UflCqoF-uZteA$>V$nwMbO>G0rjzkQw(
z_oux_?p_A9@QNp<ud*?^#ppRzF!A}E;y(Eopi9}`owI%qI=HdudR+C|`%f*tUJ3sD
zq`9KQYvZN<7Z(q*%fAW#FStDG`a0Qzd8ejm{yQcA++>Es24SPBFB#WY1S;=$KE(LW
z{C?Htzn{O`+vW92X{%gv=>(mZ)$PBLyLqA0kpmVLc7=~zj<4%wczblmjGThL)EgTT
z^ERI~D=v~aE?f8G;XkRflRLSSV%ufQX561Uk?r$t^W$>WYs6)h>sDFV|NRo&sbgLG
z>Ioa4%nNnJ|KIEXKezk&WU|YTy5Db~t7pHNFataygcNs0oeeq*%t32D^ro<Wy560|
zbm-yRO?)$p7tFrP!xyo6@qtKImrW8E+-0AuOQhs)I;m!taXWW=DQLI4eegj`p3+&*
z_4ogI<k74lHksqDtb?)mzeFkD)#2yn1?ZO<#Z^3Ht*@B3;n~^Qzc*`1^>3D&VqE<#
z=f85zvokaI#eIE!{d&f~s?)mWCsQ8Q+u4_u3b1!Snykf_9&kY8ib5IaT(r$Pb9@sw
zwIsW@o;;bkeD1UNZ=v05xGzqqGP!Cu9Zj%_J-(#zZf{7RC*%GL8;d8MDf}^)`Cj1h
z1^aVvZwq{Xqx#(Hk~cRl{!dc=^ZMo@SMKBfcc0D9UzgIkx~qHYhn_o2x(+|AymMt`
z@L!eYlUF3u=R7>$lwmeUIk3<KwABx(ngp$~)n-ZI*>$OjmD}aQii=E=(f?<yu9^IF
za<Jf<l-3Z{dcOV2v!<R}Dy;5vUQ)6w4zgn!$%s}rhjS_A6FwhXbmm*9?M>d3<v-0B
zPnsW^wjZsM2spygk+j0|P16a<m-o2>&#qBd`1<Oq_lixt+NU1oZ80tUws@CSkIbT9
z;>yi8ybRHs86w(Dix^(YTRLsr67cnO6_XRIp+d*QgBJ`xIxN+DE^Q&vH!JpBo`J@E
zgT$uoFB^3yuHXOfmhJaD#ePrD*2G-7k@Ui#L`DYGQ~m4saqqWVr=|5>RCU>}8EVYX
zdB6Q$)#+#(_cfhX3#!UnMZ-QM`As?bb4tJ6uM_f<+?mC+@-8;C+VWlbSF|kUdTjaE
zP{n?q%WHPMS`~L#?3=@(FQ1>C{apIY!FtwOiw?P6A?Kwb*9w3~o4}2j0|F;RnUeG#
z*G~;%>25TeEV!nzIAKnsee+LH2ROOe@SroF<q_$d$qeTd{$6yKFOA(@R(d_Qe6IWl
z(AKHdcU)a{%M1*>IzAp?<CWTR+28(dbWHlE0}J2o*fVoVLU8j*=4)qeE_LkH%c?lK
z3AATr;(Gq4#*#_pi;AD0%LARGxXmGN=U1`qpU+ua8#=!4l`=~F@u*wh$gjC7Zr*HJ
z0X6drSGaS2eSQ6WL*pU7lc3wm3_YJ$7JqGuv_mvLz!C4z(J<rOj7re7$4S#K=fz{!
z$xirwzyAL1br((<1}2Cnu3oz>NWVU{X`$F@c3!C`>dZ+WR5mgfd^)NAdoI(P<~h~x
zcGfu^N_q74dVG1tl|y$c9{0wvuHVo3@6eu)Zd3IOXGVbb;BXomswuqM;Je7oz3SVW
zm+H#j?^Wj?Iw8MX_l68-tXbxvFIR+lV=UGjNM@WDD<Knh|8i~I`~$E<En#8bD5I#r
z{h!;lYvq#%=I)ipQ-jxWa+ulZ?S8XqM~(N7g<WBDS8X}Uq2R`G)vz#eI>T@ARiCEI
zHiJ&m)VOgo!RgRDmlucjY+Pbj@gX5U-ev6)etEk+M^rR@q%TSQKYb;25}UO0$r!cs
zvvv4CBRBRyxq6f1f=gWqOMh>O;K{$WWu^Gurm%Jik#vQEj_lkm7v1h9Rrbr-?vXFE
zys`DbG<T!&BZBT0I!jg;+Oz%L_4(4S((L>n`jNM~zMTJ7slDl3*fx|L<#5%(!N;Sf
z^;hh=)`~?>PJc?BvajOfBcmjX;|uK1rLhTfo(oecE`EOQEBjHyQ|(ua=bTu&b8(;5
zsq7n%?DX>0<mP<tu-ZDSuYQZ&n?o(uhDUb3TDAHQ|E$h{WtkQ+a?3a~KOHH25gTiD
zes$qn$hAnR&JIWXeur+eimv4awHa3UaddoIv3&z$(2DePRZNr4bG=&d|K;-e-;_c-
zthVOtZ2kRu{r;eL4No@v{XDaKmu<e?#w~kz8$T&2oKjpT#45Rbin+XZyig<P<np#j
zc4grjEG~x<THb7#AGPAs8qgZv6*U|om4a)0W~FSuTUPvMRrl(=^U<-luFl(Br1;_4
z?EH73JF{}Onz95bAF$39o^VAXa)n|7hlp6?qC1S5IxNuTz9$784B3)qKI3UT)pTIx
z@_Da7Yd=l}#jaisQq0IS=l=v{=9$?kr#8LwaoBdoDEFeO@Nb3N-GWE5pYA!)`S$kq
z`kgPdBIbzx+Gepjb*m9*j1d&S;54Se!erEzr=Of5>2$wrNzcON&vyH$Dda!fJ;CXz
ze#2hPZJusot8BEPhxEd=t$4%H5%}hoe9Z?(<8`eS)3j8ZRLh*UfsbeIuugrwc6;4k
z0fs0^^t_kqwm`{cgO+ie>MPKGxoe=a*|tBAQaX?ab`7+&0aFTMjE0;W1s{cXBzBfv
z+qrRK(Tm8XW#Fz*qIE<Vy2-5y2Uwmw>ejc*1}!N&sHPxk)|l}(;{C&Rc{_(YhZpT!
zc54-b<=-!t=g%}qJftUiDE*=~Cljd2%N!n4=-TfU6uWvEB8iGvGPTAXSs!Gr0J@t@
z?-l#{TP2r$?|Yju?gY&!ot<O3IrN8ILfJf%=)9dzzkr6N1lp#ygO8jO)P9|uxA*Hc
zJD)zT(0A|m|KG>-^<M4wyLY!<kBgq?zF~`N3+TerA8&*GZA0U4Z4VO+J-rG%@6(_d
zz{a#lVfodw=J#v1)$Tvduu6#K`kKhk+xOM}=DVFT**7h$>D98>qoCDTS3zg0YvkQq
zwR+vJ;#-`Xdm@&qDZD&$?}lRKvzh5-vY;y(%yMt<Va?;Vi@uO?tVeRKztzhn*<!j;
zTiApJ`L=YkeyiVf<m$x<zu)bCpB%fptkxxLje5t#gUh)C^R|863Y#zo)wA*}ZhbPA
z5n>a*#TTD71&tPc4(@n5tDGfe&5M2ieq|qb2@<QYe!lkrlh_B)D#;Dc=T+M&=J_AH
z{8Mk2m#+h8_;xC2KUL|`+I^S2wExcHvUzelYHQBZ^z|{{?^VC=Y-Zz?I>k6=ai3LI
z$nLVYah0G^;NE8+Z)LB~Ee1_9pULkvy%r(Dd;PcVw;Rbp&1}5;cD`P>n=jOU-OXvz
z&k~^*iZp=kySHPRQ8OdO>1nq4+KnDc7Bf9w<xbtTY;(u_)9mYlgeQPTH=Qff^XL4V
zZY&aRa4|t#c^B`|Z&yIa=*wA^yjYMTJYn;ByXqU->-SuG2Wpp2%1fRanz!p`gpIR8
zG|P>@$(QE%RarI{RUK~Q6<12yaY}2oj$=7^T&i{1U(jre^PG>X*YAsZ4Qi5>f!2&J
zNsIxX)t}sNyKVg%m9;zX*ZuBIFE`-fe<@{}^{2AYLX6|Xe$c__Y0-Hz)?Y-V@Bl-O
zkd>Srb1Exdf$oFY2^x=2<yKF7F<mEelNV?pJ?YcOr_<xton6=Q%p5#kylHOLp;xQd
z|C{@ZU&0{a2WZTe{kh!*C5KsGugCun=GA{Kr91tucv<42moskU?0&m#z1!cn_XITb
znS54M@*l2A*_y|eKHa6Ra`KMPf#5;>+4=i^TEDUKn`g6Acu`wKuxmHl-*nKB<#q5q
zU^cFNyWZD+zgvC*wA&oCn7IDp2GAnN<FaKp9;)uWo_%{;?tL53M$4$&tyk-&TwR_$
zb5Ba}x@WMdBv6^G(Rl!LiP-*6dXJ``G5i`kbyfptaeMuA)vBpde9!sp|9r3pkIO!3
zxOnzRs_TyyVLyqLFD;ylK#c^8Clj3C<y~5G^7xNny~+G)dUJj&tSNtgZ?UPb)%A>>
zK1Pe050-q|Xwl}ND420&#l<Gjbq43kZs(e>4PNdydFGN0(uY`DWKU+q+JWvgI}W;W
z$VbDf?9GoD6PqgVOyv5%4S!5+E*F_1cfS^xFy-FbQpwFJziz2>@%!MVY6>&Y+_N}r
zSoY?Io<rA;6WscHHV8ATU(EYpy;~Z*fUQM$|DR9w8$WUNUKYK*tMql9{4e2YZ|<-s
zzPh9v{`mG)0gW=2fNKVsmzLPhm~grMf)?o3*Y~1p&4oGDWZ&N2KHn<k#DwC-58q_D
z{N0fr)NG-$C@!&L*VDF4*diIwZQ++V4(y(2pdmX+e!i9|W9H3GPuGBM;5ce38B_G*
z^^v39;@7zk3(9+j$8<Scb<A+N`e%_V_r#UKewL{&GqzuPsvG`!<7&l#91ie(rsX$N
zr>6@>FUePEJNjgfr|o3kwfff0Uu=);yrRG7SZ9JFQ>WJf(2WNlKzC>Ho=;gCofpxD
zoQ|a$eZ)R`FF$u@xtFhl1<UEgcOeEjprs(oxb(Gq8ZUgio&UecL~hfkKa2iV#osG3
zmESGJbhHJ$f97TC^jNbAb_bs{?^2v}bf>_%Vu8Aos?+D3Jj4*a`(m+tsx9|(cZ&mc
zpi8TovfhB!J8)%Q(%ru1k1lx98<e~ZSmtE!@H^Z(*ScKp_*Q|6kd>Ss3)AykGZr{a
zQ~c(CXLkO+m-i~4%c=`63vzvYe@|tx`yTUq6^GkTb8WqywR-KG74~I|)}A=Ya<=yO
z+wGlOKvzWwKc3K89VuJB=%YrVylRT*UE9B3E`v4=cCsD4mmd7wV6ij5?Uj=cu2tLq
zda>Bg#HjTk=dLwXpWiH6aT2s{b&j;x5^vWIHBHbG`=wn$TN3O4|NUNc>0SPwuh*h;
zF9ei=2HvloDw2Bzn(>hE4V@lW^-{9w^}qLfzu#N-a^CL?HD9#e-;sF%ntZ#$Cu?Oh
zKW}FZ|1!|3-=rzCrX!6LEHGi3vE;&HPFN~Udhk5^Tw=jl+mLC=GE6=mDMzIbcl)J$
z@phSbSHu3mv3S0((>a6-rPZ~csQx+9*S$J?{k-quh0^D4PvJQKwf9EG$I1MG?_a&!
z^V#qEVt0P^sM&Moy!VU>iP_t!Gi%lyo(*$5<SZ>;2Po}*(_?v2<*Cb;j?X-*hr0f<
zT|BhIYEgxw+UnfLhpzO?^4C?(f1@RQ?(U@4hxN~9rpF!ffBa-s%-Qp>)d6h|rS1zZ
zbpHU2obK{tSo2OlP;vhL%*)ICT$2AV#9ZOG4t)5`MR?}=rWHzMe=e17I`p>g_giyy
zH^t9(KS5oEIT>2T(K#DicfVNF9Wz}o_K#m*M%1VClk?_ws?VAwG@0+xY<REyQ>VkO
z-Jf(ew7#32zpwE3`~CZ8o8`{>p0?1xtP^y}$&>eyD#C?P>RC61PoC1!jy=hGR{f^a
zJh2rYzu3L2`up|z?z+Ffc7_zDE<E%3=V|@@Hct;F#r(T^k$-mdoTpEsI-ajL5*9Fd
z<1@n`QNCxE;wQmXZ&*A`o~_yOsLPw1F{@O|naAuG|Mgz;doKhug*Hmtcm5DB{=aZ?
z=!YXqTs8{!x_eFA@#&(lE)S=DnedTq-jCuq?PgtCRyF%$=s6(^LFJ+(p7YCHr+DY=
z1f3AHyOEjQ%JRCv?DS1lpD*^^X6-tA1U?7UD5EeT$3XtwspP%V<(GZUEd!h19bNJG
z$J7j#uaB;G2%ev3d%HWPJ+wz#d;TQu!l$iYIbZJBp<{Ar^Tag|ZZ4iAkyy1@cJj{U
z7rCM}bXJ{VVfoGU_xJbxG7l`aNKO5ncQtEfj`X$J+^l)2+U-}FWFGk!@&#(o@p<wm
z^vVCf3~@XTzYbb6|G4ncQJ`ADFJyP6;o5>j0^c_(yak;g;SxP*wtf9R>(^^G&skAg
z3K|2Ov39xZ+>N(OF8gjg_~`xRwZ;?st>0P9*Z;yMopWGmOR~@*<BgkyN(;X}lj+IG
z`t&@0MSDh8m)hoPXK34Xfda>ox2F!zo>9|r?fenRa~Y`uiqCA))z(dz#69y$_l`v~
zPWUeoU`|&*p{B4>(8aT-V^R0Y-M_0>9GZSb^OSg$rkcW~!dIsb<hwt)nCiCs-2D1~
zk<GIGA1+?pquf6K_2YI$$GXHH@Av<YGu~sq%Y^BTO~H;opbgsj`~Q|DEpqfZct^JO
z%SF43jO;QG*8Au@`LJ<v^D#f2?YqTvqblnECP#~@i#@)4Yi-1?l9juk&#SJHvi-mD
zq}ptYjfM~ZKKf_0_VbRy$9H(m?>tZ!PujUVWSY^$Qt8|+6YuZ*`Rnz1@44BUQypwv
zf`uo?)z4!oG${*540`-@Q@9&j`LsOAWSh&>2a$zd@h;MnCNrN@eWa$Xt+g{iDbO-+
z($wQel<sy4DLvfu;mr+R$1^_1RiCa1o9e5j^kJ)u%X-G^PBtll{th>;I@GFbS=fWt
zp{E4=;x1#jut}Jez58VA9jmTs@uKf8p4jp_Z}+anzhz>*Qo5c$-op~L>4?{|`WQPV
zA0I!vpDEkFUW>L?6IhrmbWrcuhQz~8`Tpv^Hz;s@eYgAlue-fLok=!ED>vU*@ZnMH
zmF`ZDIgfp~g|z}dzdFCUL$`ZJ#?n6)J^jh1E0oj~K)WcEl2Y4!=2&c8p0ViG6sx;c
zuh&*{-|Ke{ci(<Ju6nQj{YhzGUtj+p_U4Dpmh*PM@2EcF3|_4)_U#O48PQe&kMi)i
zeYJIp0=kpuY+VzYeN#gCo~)Liqj&0^clIlePHn9ZDPr6ovm@nc>Ll|?Qa*MU-egYh
zzj7k+x!$fF^Q~NeI&~K@9nxcO`wiZFbo1(g4G%!~KJ7SjDLz@~P-WkX<m5)l51=bB
z6HR)m)ihdJ%+~QuJ?MXBgXOu>C9f^^s7-tPSAVWa&7Y#Tm)05=EjY1y+EWYWL;5AD
zSEIL>EL^MUGigEUb3MoBT@y~0#Rl#um@uc>Dk5ydw&|aBPCwUrziJl$eW9C))@|`W
zdNw`&+UVo;?q>P@+V^=^R$M%uI0I4(y9iD&UiR6=XU9gJ8GE(v_Zcp-NbOm%;J=>K
z`bF;^mpzrNG2SV#cw?QrgV@TL5_6ZH-BytsPOi9BIEh;_b;9x!KC3LIcV$@YR#<uE
z|MQhxQ}v=F|J=<v(jl1S|9gsH>xS6r*H~H_tM4qZzy9LXgMy`?j)lU+gYpMjocNq-
zmDSkv1a=;kHWZw{%0_4AVn%O1o%J%}{wWO8XH?y@NIA29lcK`zM&G0NPE6h;y|wqs
z-WH9dJDca!e!IEYWlql99R{C^L5CZheX`iP;?Iwd?Hr%?#_v;9Jz~zQ49?z8ED;x`
z{C;}m+=a3~Z2WRHYuipId>6mTS|1~3@@|sxgnn_a#S^BjzrG{3vh2C!jMGf(@2^Z(
zS1EZTv_Nm3@q|LX@JZY!KP@~HFi9!Y#<1YEs_2$^7kAA0J>h8f`l~|Gsn1TiJ-F;|
zANwEFch`<`JRWv}rDd~-a~qFk_z{b5v0E}ON_{d~bK(gzZxGLerNOqx67$vAQ|<kJ
z8CpCx1Rd?J^l6juN(&C-4?T_3b1x=!Z{KJc5azdO?hk49^YT?M7Bai;eU%}&^yi8-
zCSrLUA#N<!qVxCmw=|aUz1C}f@odrGw;ztn*Y9cXNHpa;?85R+<EKS<wV=*X7nhCu
zCX1fg$Rm)#`nmPRqb`YaZ{(ydUnwawWzkY*@}8zs_$f9+ZGX@t=BXbmyY`;jG-21K
zgjxmrS6Yis=bz*|xwlAfYntBcxOuUaTas3$t=VC<@Q-Rq>QvEVzOKt>`|tXwp*?xW
z%2#QL=R#L-Onc$=uKwN5=X{Bm1ao<QcC2mUV2(CXDk?ry`Fw8q!V@RsrFy5ov}KQT
z>HB}mU9NJ8wzYzh^L!`SlmlOqLMDesRwmcZ^z4z?QLTBG^TdwA<lQ_{CFfih$v%7r
z>i&tO`<&8RzNTQJ<(;^&VE*ZcFSDQU`g*iozV3%;>QYbhm~-(u6Ynn2k60-hd$0V|
zIscRTuDc{7_h_{?bO@dW_3_z1U1mQV1*&@YRD-rkuZl0-b87o53q!V_n{*aU(X9`c
zW!#j$?h?laA)P;um@VgT^PF0DfypkWoln+I{B8T|7T2z_mFH6y74GjyxvP6BIIS)5
z!lvZAcCXUEw>cOpDm+hleey?W+sxd1LKD9p{kbmMiN%}k%<sh9ANSWDo$^%anab_>
z^hKA#*beqD>yZ)mkW4Dv^$>LI3&V38m)Qq*bp)I|^*HqI?(%wvZ3gwCvR5Tv8;MpP
z%gi{l$fK+%sY~za*VpU4!=K#YFv_>tpHUofB*lg2&K-tWEyo9n@(bLA)q3o|Y&@>^
zt?K>W@6+Zw@g4f?cq;Ege9-+~(DlELf0~T`{R@}-8h7!>)Qsy2dk&olX=_>`vT5a-
zq$8P+I>MsD{_lNg&o^~xk#YLjlC{xW%W8jpDg4y8v@0t0@D0l;Cx1*1{l<8?W<%NA
zTeg$aLb}0g;2dUhbnM+|csqap-{9MMyWbkW^vIYpbD^sNOBVy<#k5^(B_`K7-I@2M
z?a6Mh&c;<MGG0$P_rzKIh{OL5<-Q%Zx6d8lDHN7rYM*lc2Is@&bu;5m248kLs&&P_
ziud)wbNwCbO_Ivp*CfwxK5-Lt^pG!`!TJe)+f=s;#9msQes<Q@RFnBB-xnQw$069b
z(<ZWl@2~Ku6|<giK5zGWYw(Fx6;ZEJOk?-0E0of;5IOg-KvKiHa`~hv2lv}z?DwAj
zalZ6Q(EZlk<K9v)?=w_huZ^j!4|Y2mp}1~Mg{JXF2XFzx)2P+l@Zkz$=(EH(jy#R^
zf-4LJ!Dkw{Zqd3sZ9?el`7U2?RmOrwN-i7Ba2M6vtZpb$Zggu+hx)H2#|>AkkKFw1
zy_C6p_{9eo0*}mfNxUZ8UjF9B$DJjo5+12;ns8m|pKA@@YWd116Stpaf5vsOW3z$?
zvvBtH{L?Kd+G^%jHw7nd*|w>=WQ9$!`OT}5=26RJp6!ec+4szc#XBrU?6qG1G}Y2S
z!D^oRo4)QoE>~@%VQncqzv|UW*^6b0JF>Sd+H*|OFzLei6z6R_=XPAJ6s?l5pE6f|
z{k!QWo8L9`$l2a{Uu59uFn7V8<bM|;=Y0KA{eJKD+ZGphFf<+04}AS*?b_3lT<Y4<
z_ug?>T`2VFu@F&T<iqJJb&1XH4BFVVk-Nf1=0gkfdH#0twiur})z;ZECwGVE8~Yg9
z?UxnW*WDA#zI;8|cj7_YGMi<7b8pS#^j;sgcUt5u?bQ=>4jpZ{H@97`>P2i}sn;}F
zVU>;lelA{-CEa&JwEgvAPxnnFuk>dz-Fu?`Jkc-IzN~DS@9b-w)jX5x{hq!syI1kJ
z+~rEnCY~wp9~o?#7Ad(dP**hSd5T-ly!wAXmsB11>`qjjsk1A#{O;B(jwUw`78OnN
z=>DMfgU{|qf;xNuTptPHe*#94rBhmy7b&i0@H@wxXn*+kOZi19D|DyawQARx0lESN
zJPHYFHLhY}%9ylPKv0M6?VQ&FzuBiNMzxBq(O9rz@?_^Q;r09f{d#<aBi2i?hOfAI
zMKoLc`GOU5JUMm?zmRY{E8ZTn=;!lCc9T!CKP`OL60djanoUaU-~5|_vyS-xEh-h2
zx&2&gz0-4H^(I%@l%!XDmQMuKtFG>S=(KjaME7TFfhzgET^e(~3-!8PRLDPRGp8Y;
zheJI}(EI4qH=TYCag|5CZ(F|X@Z-~)-qjst&!c*aWr>K%vqaF!VbDmJ1k+Rz#)<DL
zLYJhMiEllcFY-uG$XX%l254+Zmi^M#eS5C+n%#IH?6T;FU}F12(6!=Rx}h&5r#W9a
z-u-c&{Hf@+W%^&<_@3UH{f$H6o=V%p8ny@xe%WKqL6$dti=WRa?h`(n?x%LvZ%gyf
z7aawiZ)XU3-u$beXRW+Mn3c;;M!B)0ab>cSi_MWOGkO$$wK~V|>UdCjQD4pN*(!M^
z^E(C2vn`9$PO(pyjZo+2w>#%=|M!WD$W{NenK7rgpX)4>IX-jE3dRj7m8ajWah|_l
zXHtdWfei(LuV1>nx$=?kwBKrB!!tKLjWb^e?>V2e<x;ndlADH?_MtbYmKaygi<xSf
zbwwjSJ@QY{^_XJcOPeEf4DOU%_WdV$Lo~Eito&Z(^7~h9UM`t@2UMdUHk@Ns{Viv|
zv=(>P(s|J$Gb(;FZJDa!_VHoi&naFr4n2O<t^chwY5O(E8N^3B7-p?caV#%d_$n-m
zX;OdFO+g1|(WD5OS8gTVY;*To)F15Qey$rdRl9kA)RAN*;jHaUD?lgpn<QQ+zVUN{
z=xfP0TMB%q&TkFnVLIuuL4srB>J2ZK%}xt3T(h^RAlBu*%oeLk@i`erpPBi;PL{Pk
z&cIb~dHXSYN(*SWv7gBT%RtAs=leSzF@C>We*b61MNWZqABh(yRAM)8%{Fy%*z&D1
z(C(b<*38>#-%idp%Y60M)p~*WSL+W4nCH%6Ebfpjn%7zEF-JSe!8ZMzjQXp|wSRW(
z5wG7a@tZep$^=fc=G2Wf?;jV3d6upGJ5yD#{p)+xV~1VV?#!s&?Rn1itM3*6b1y9e
z+a8wxKhh>F#Uxwj)8$ffCGo;)o#`(>KUw7S>c~!=dBW|vVjsG#)RH739`7tzG*`or
z@!+k`%=|VANmHv;)D)7mPra`&N=)2zNJYJ5QR7Abv>6_+SXA`p8~Dof{^fmDe~44v
zA~64@`aCnnPUlrsKQ|^!IK}4v)oJl3Tiv(ep|K0aKXMx}UOe`w!TeEdQ9#wCHCFSr
zj$QG4@`hC@D#9xLn`rqzr!^MqJ6GLXF-=d+V2<WQM#ucfsdd3@3*(=C?&-8^k2Q8y
z2zGXSV|POF{|%=_Q5%jhES<dB?Vq@B!Q)<YwLKC`3_c3{Ht^e;DyZ>(+Wngj;dbec
z1#hZ0JUV%Pj-r5TgQxTAX=@kV>#V+~zmf5YsOE-S=bkXDKi|G5h(nEQ&9m-PhmWwh
z2)loNHaDe7L1}HDqXBbdS)#-gV~c6567xge*jW5rSLMpnZ)2oq$e7sPa*~}{?o`Ne
zKl!gh6K@!)E6lX>*E@Bk>ebft^YiLH9hB57Gj=|%(tq-}BfIRAce~&3Gtf{yo2RjR
zuEwH-fW}ANF_yR5za856;m}TFF*l>aqP`3M0xPAhkG?t4A+b4GsPnP($#s0W=Qo3H
z)vUXyn&qN5*+@6<pTLC97e9;YzL^J3j@PbV8gcHY8^gt%TY+N6?N4{FaeCfw$<yao
zpzCszb#B88=0y7^n@;OVgV%+M-Tcib;UHoyH5+thk8jBCDaTUNo!R=e3pPamJ*2&=
znDhAh3!ArZkaH6^XUf>sWVrd!NfzfB4eJer`O6&ic06F(uN8a8KXI!z8w+UD;*ljv
zYx*N1zVDWOlh?6g<@^h;&dKb~G|)4-+<A!KJnhU3gUqHh_kLLm8SAn)6$TUCVojqS
z21MQsR8zHbbXR2h>bS&X%LhxgR}YU^_N;E5FwN1%nkz8SwO2UKxOQI56v=7)XCKT;
ze|vZL_HdzvyC)RQyTJc${f<Xm|7|Xotb8}K#jtW=tU!PD|G(eoN=){is`A!A&FfFW
z9Q|&seI8Q<h3(W<&#(E^dH-zH!&dQ{l2^wi%_6rH`}heM3-5bbuN3*<-LBVq_BRt5
zkH>seY$$Z9^sg3)KfA`Q?SK)B%fd^$7u78HU-)6g1kMgS8Ed6YRi7>Fzjp7|i`tUG
zyCrYq<HlVvYRVap4&AbBzjgDkf~>WI(kz2{*)ev{!uJX$OlVxuZRxzghQr{6ubSVA
zpW8An9y(d>oiDs<jv#x|gA-k5lNoIPFA=oVKH%aeYb`(Le}Z`6d5cVm@W_=#MHv^m
zMNTd1lV4$M;hI`{#doIB(Ly)ZvdMoJ%)aYV##;F1SV5c0D+}{Ol@oL3tB1~fIYs(f
zyDY0($)dbF>%V-KDOz{I|J9MYDZ<jeiC?y4l!@L56*~5MW5S{1ElYI5#o|(z`is`x
z&fWg=<nf#7^XJ|;sbp7rbenMQ!E?NC`<R7~yo8KL1jw;)?d^zPC_JI0Q7Ev{HNscj
zZnB`uMhhMN)wk+fDmfm{P&C^9yS>g$8njYqf;Y=4p{0`Md23!@TDsbPw#xHsH5cFP
z+W7lmzbtQ=(G6Bd7w)LJD;)h-{_L$tdVXAxf1=h@)%2^<_2)DUPl6`I_Ecp(+HBo$
z!*8;h@17UaG8B&NZb_cBaJQB!(-XDX&pns>obn9K+ag!``daCO&K(ygC_3-Cp}He&
z({6#YldC@^96FZAF<DwIGj*rWtJtu(iv{NvKAe%@I=5><*RCHf0!d4sfu}Gv^qG_{
z{hO`RP<wjop30?@_XYVl9AZy261vx3vM@bA@g~SW4qqJ_ipA%w?kJYwdw*wV_k4*H
zlIHUL&W}3I6~uMQvYI3-W*t?qnp1P+srd8bugsIeGRmB;bju2rMO$b$dGuvS`1sga
zWSo7{94r24W79c**;|_f&P+I!`pagghH+%AKz#CaC*CzhC!`He#aQqyziif#61L<p
z$E%OW<=?w_FS-BoQRGe0<mbJy{l|KxrweReePUPC&9(-`fKma0RJq`YC;C@}Lw9j{
zXeC(aHyzVmxAIZs4DjUWOr--YOoekp{K6OCocrMWQSta6#td2QY-_WNpP$n;{di%|
z(T?m@Z)zoyBA;|ihzm<uT0d7e?+{<LD)MZLtoTK{72B7t3-rxjs`Tge#FL+&tn%rS
zv#Z&0|7Kv!$7FGqi`r!_hn~CM7MXQOV0qAS$Ks2-A`bb#iTKI6plg0+%(^3~i;nem
z%rib{uP6WKa^Z@%%XkH*dtcvZe2o91){(tp`v0!^8(i!Xlbfb~f5W_&&+<QlBc(%0
z!TR~`F1Ew&M@o;j#hch%{|*{RE?c`|*_s&UG|&QEhp#RQGB=iWGrXE_DG@jAv|7GP
zyTymI`ZFIJ81IkSSu#(3dTP--#a9C6&R6rUB;Iy^`#U2dCiakL_c8AEFP{l7^K{*O
zS|t2_NTx~8UB0@LG24Esoj(5ubd1F>r3R<vpo4TwL*GovS6Ow1#pQ~9*%aNXi>IpU
z`4dl_e=2Qr`aW#AGql;c;tj{2_x1m)jaGG<%|9QqR83*UlcQ-I*K3;6D#1AdyqE>j
z#0zC*H0--ABP=QL@7RIzee+jCmJI*?|Lq*JUzgI~`)eCGw3sGsUeMqr<j5-O;(Bnh
zu<$=035W9qYzFLp7meqvm|?5z5hT)R+#n?CXwc9!sd<5lYNtX+!@v8>|6aevW4zmV
zxAETHd+-0MN!z__*{)r`Ue23a_u6;nK8u~Q_nkz3x4p8^IcA)A;_Z%G`u911e2nyL
zn)2TGBFmoV^QzDJbIp+DQqr0jINK?Xf6g4;h_?LO{t+4b=9}NESbTj|=<3)uPm{8l
zMyWQx6F>YFN&0K<llyKW%Y-APGyV#MnFo4Aa;Lug-Cy(X=W{vBqK;Q3M+Dv97`4y2
zx1`9fXKG*aq^)x-C(mZtKgGpT|HICMlJlJ2$<O(qY4N`P(@FJx%=?Xx9=hISqxIzN
zfp(Q`6P`@y`52=;UDEcR#m3*M-{%#aKBF0zR-!cLVe_Tk<?nYaoF2YD?(N;=%5EvM
zoEh)=KHr?X*zR|CL+$bQs1GfA^;=h{F}+kx5d3rRMD{$%?oHvB|7|Zd-Td&nO2d+h
zT8}i3I05bc+xE{ZHQ&k2d{-ts&riZfR8XMtjNpNnvkSKW{q^-TU;e)8jOf0Y^?A1S
zOrV`c@_N$()+@XBeG!(_i`jAE{JYvW8;}3uzq0Mul&O-o_ijjE%l}Z|^zQ2F>E$O?
zr~lwT?b5PHptk$X?VQeCN0}`ouU}si`B;7P>wACKdxSqrdEx$C$w*vqQ^kR0yzS|7
zTRN9b4fgz6bE(khnadUJbCaEvj$V(eKD(a%zd}c(iTM9L8OQw(aVk6!QuHZo=Ubj)
zxk31ES4ty?4u>{}<-tvrpVR&uvv{gE9FbPv;lJk>XsO|O`Si*rNrj4I!VWX;_edJo
zwEw8s8SfEtGDcA1?RLF;3$KJ7;Mnozd5t=!#X=>fmr4#AWn#1M+D@BZcsTAz{}i?(
zM#ryhtUvRAgF%~e_a=r()1?D`cQtS<aeJ_!neWpqv&>lq>PFG^9}cqDeNhU#tvhAM
zeR1|or!}7f4rSS0?32)rNIHJ(p$ucAM}!T_X9erxXFmTI&S_6}VhPsSxjNm^a?do~
z=&Hl*{b#%~+S^(L4*kg}^a($~b#6}%qq;kz%GJ-F#|`h=+!Z@s*TTO=Or?ZJti`59
z>r*S}4!VQ=o7M`y>=HOWzxLbA^{!lQvrm;BSFv-+cvKbWk>vSq(wt8xRSehc>S*BT
zaJa=G&~*LZ|C?23C(ciu{z)m8y=Mx8(6%qr)^#r^ba7ze(r*M!0(r0Cn8&(P`a)TP
zp36SI7WPeH!3OgW*>p|V`ed7eX5t>FeF9;7G-uc>{HQST;kC8Vd$;A@{`Ig%^17;E
z%(k4F$7>8Uqqb&Em2c!ORt#^djg|iWNub~D;VJF)C1*Leubk&^)hB5^^LGCJyN_e^
z_kIbwoK|vz%hh`wkKDV948?XUMOqA6#Mf~@EByTY{P$Ji>*t*k;QXzm@o~|D+>_a#
zj<m2}VpmdNQkvk+^v(L}p)&#ZrERN9+~+MXw)DBQ+trI<qx|blX;lfGb^QM?B^~)c
z#e}s~gi%nSF-GXY!s(%J-*_!{>;03`xQ^e_=7Z~jJ8Yj7?kThI$l2T|{kZ)Hm%@o1
zP0yNbL?0jP?S3uqu#WS}#~;x%j29kn{&i(#aP531^S0Z5b1W{N|K)ouS8mtIO>c{m
z7xW$kW!Q3-`iXbu`IjAk5@9K8ZXs{N#Zi)?->&-Hu}+|6*F4+ms`7i4=^LtpO8?kg
z&=M4r6yvDbaB}4mqxW-;U3w1olRV2IP@-c<vhQ;*e{<tv%l3jL+yCrvEb$Q(Xl!y-
zP!FCpQQ1AB?33}{b+NmDd48E;YiUyv@T}FXx#vZOqrpY4H233*lJXPZoXXvP_t{1M
z$yz?EH7wFE_vv#u@$J((cc0-c!#?@a*Vn%KZqGTGw*8@?(VQ^VZ-?*9@i#jD#Nwu`
zd6}Gwl8UC{vapn?+dsUvyS^t&e21Au<6>UN9f}hi{8Xn_J~t6dEC12pGxO6&Jx-Ck
zbsW|rO@b@HNi0!SK$B4==jGZBaV2M?SzHuqSw8GOuwE(dpyr<9=f*V$8J-9KdZ^OJ
zTyb)e>R*o#mt%*nbhW=&@If$tPetwz-GsE#yQSBEE{n_XI5X|~_oo{U$f*69Gf}nX
z!JeKEjn`W1gw=dL#OK8<N{=l(8qfE7o$U@^P<e6Y!N=y(GuJN!J@9ru=vh0z_8Vu}
z$x_+pCF^`|^xf0n`(@Jli#z{(s=r}cbECZGcznjsPf!2VfELDIT@!g(Jf^s|=vE+$
zivvp%M?}jpzC^u8?p_R?i7U5*W5tk(LuAJ5l<-$qS3j@sDQmiZYN~dvJcEhw6wrF?
z=q(u+^P1YFcNacBR=5Anzl3Q=cg!eERN9(yQYe0h;-qQZrmw%bKQ>A|CGx#&du~p~
z{kv9w{<npkQ;$9V<U;MQFCR^<`?Pa291Zq5DGS-eFY*-(GoO(v=l=Qi`u%m&x24ao
zy(Z2u_orm?E~j`FQxm19r>B>njoVYW$?nX;OM5Dd|4Sw4iLX~+N#b*#X;Zn$y~O0q
z3k$nLdV>3eTIKu9=iPE~U~y59WLlOxKj+r<XWJfZG?@9X@~tp9rgYbT*t(yi!{MQ-
zK+Oi<Z#t_&S3k3Edw#{<JUQ8_<*@mBm)5BzaWAz_&hfYEm(*V`$p5(IR<Ca8>aedB
ztloQevb0W1h!6KKleuocT$jmh&(CAG`9JTT<MZLs+vR400*rzlQyX;Ca*wrJUHw~h
z+dhbiW8q<)J5M!rqqh7|+U~GrJ_jh_G(braRi;FJP}m!aey!?WX}?V4u7OoJ$QS`e
z5b5FaVCVCBpFgu6t&3acBWXW_F|Ez<v$xWTsTzTYK(mlZ<tMLJm)9)%bkx{3W>3Y&
z{5a1NTOakqIy2VatA4*X?)SI1dpDo6(mvxXz9Tu3p~rRmoubo+a}LjlS;8`5!_w^r
zdK3B-nLx3w03vs)HrPu{`~X_8D|_$H`4#1$3eK%p>gm^4S5NPLGReE9UX#fxU|Y`3
zN4fX+*=}#YooioSQ}p(Tu!8^-M_Az{PxV&4hBcA9kJ*1aH`iLVVa9_*LDBrXZ<*3o
zC<ZZktc}{bZ}*!`r{fZ5E5=EMfl?qSvK&~rWEq`o%yTc9WZ(PIZTsbdvs|OjiPg>l
zyh<O>&apIJ%|BJS&*G4B1rwv{3;zU`Z;GenZ}pbA&b$3|!M9_Zihf(xa@-1B6JdD2
zoa?QR!F!=5=2=oL+LP8#V($Fo;KJ(iSV-q^JOB3+Yh4yyleI3ZSR1wV(_$gE-#e=O
zj;r}t{!3myuWFS%*PP^u{TT<FSR;Q<xf9WvD*a8VZV8LPZpmkR{(L%pm+SP=Yc{S9
zFjp(^Ftz-S+h4c0eueLBv!9A<PC9QXeH{k6sUh;>4>7%%7atSeb3NR1(l>Zl$xEGw
zDbLo-jN82I>>kg_YL(v8^-5zm-;JyL`82MTOSJ6uXV5K(myT_eHp_XTF8=q$;(ky?
z`D^~<=8j4w3xTuziVZGnGjb|EtPft^cfbEc+4Y#>-tC2t-Qp8&ZOfg#zEaV~(ut!<
znANfCW0UIC<ioAkXXo#G$tz=VLA-~nxW$Tl!bZ-|+S?q}X0CGgV&IIfI(^0U;tqJ!
zD^2iYTJ!Jofp=U{Jb&zu^-4bvT^DoH^!VLt>*MdAcYbW=GWpV)NaOr}e}1mhJpLB6
zbgKK?p|=ea1bgmXUw{8}UBxHRF)P;3=M=}7*L!cVH{ne_*7Nbq^XvQzeRpK}?6`2J
z=I__*b?0QP^6%}rdH?y;@VJklU0LhP-`|To#4bPK%;&k~_in0c#cn!&ET*Sv+tc0e
z7bTVypD{e{WBAaxHc_b7sq?>!7sJi$^?U1#zdmH!*6ANPAD*2on6?GQ-220L&e(X)
zXWgzRD&G5ctbW_|dWG&Yv-!7P{W;?|*NWHV@{)dTVWG|M&zDA|%l-Kr_3cJ-{|@IP
zS-h)4S3mrISaI$g>w`@*C8UInw|>vLcysfS%DBtRd}|d?WrknqV>ukYyWr00X}a8e
zPp>E6o@8rwOWeyqed7Iqj{hxtJLEMPkGv69pHa23MseT2S-Ut|oDK-hy}CvILV3<n
zjnfJ@>SX>|{QvX0okz;##i2QB6VLpcwmEU%%A>DmCqK@dCh%_W4MY3?e?CuZIcK)~
zNb0gf>xF;syw}~pv1EFKrP%a27KKUbzy0D8R-aoQ@#$31M)wUi48cjazx>l@dVOu}
zYS5<J*mJMfhy8afY5Y6C`s|r%wy0&ljvhQ8;@`_qCkom$T>k&>_uo=oa<)|!N4v$p
zpPh4|W<r8U`_K5gpGV~-HXH3;|Mx^}hRKDB00Zg6bJi3;KPUGr9<;6N{`+gu`Co;n
zU+VwZq<S;ino(uP`d2FjJEkyzww4O(^vq(7sd%l^GVw~litQXCyi6P~S+X{S?y3Cd
zZ<6hKYLm|QJs*!r%WrL;BIMl8XKOCloATW}`nIv|nn&i-<Ek?4gX_cH4siBm3I?)$
zoL6_S?5e8+%O&Rq_AO6OPfwl}bl*f~cg_Dx#Voy#I3hG|{_?l``Q+}NnAvOJyx+nR
z>_0oX#PIqw`P<9qRh=p~$iK6rFsS{xqMUkec*la!RbTQptujwIz;M6*$XD+zXJ7uX
z*tvLXffUa%&;Z0AamA`a4)esDzpwBA_cU_d_BDqE%*2-$`<&SK_gnP(pru{=jvc9K
ztaUFwrZUHX^|O9lx0vpy{?_&Ed|ze+)PB7h{_h&^oHH9Q-ZI#?w7y`s=&#&%KG}Qx
zcETyYT9i~9{(QTgUp;ejXymq;Y|B5oF4!Ps;C@I~J8aF0Ji`a|WzQ4r&5pjE|7YSJ
z^W}T`W2*P$Zu&jD_U#+%cRL<4YL_eAP<XK8V}`S})0x8Vbw-D`W@|GkO|WBfQCF(o
zv-X7ki`(1tnT_LDcFdf*R&IX&#MY==6E}$|Tq?h^$a0dc&3eP)1&MS2-OFtF>F&cF
zwBy^YY<IT%?XmVxCO8LKsqB+ISoGzhJNx~#tCK}DimdF;y<Ho<{hX9}#K9w)*2d~*
zcAa=A7=1$XkoGnK&YtiMPrlvg{KnlEJLA<i`-cVGr)%a<jY~{%=?Ax~!)D~IdGjpG
zFU2=E^#Pyo9j~<O{_~gm9r!bGTWsM`QT`jw2hLpie(sE1+UeifTeGf)8Cf}j7F=80
zlk+)sGwY?@kAOt0sdpy^-@G64qMT3K>`hMfkC%yBAH?6bXRK@WT64;NXEVQDMdA#@
z<D0G3Yt@)s8yjl(U!U>pBWK*f&!)yx-SYSU{dQDsj>?r9w%_7Ucm4f;y9#uCwTbXG
z$7dFQ*R9=<uYJm<<lRNZhNVq^`G3s*dCx}nSfr~L!%XA!a|>&Kec5@_OWx^I8>0c&
z@rqwBmsii0ee!auR_Le2Q7#YXa2>Lo5mkP=-~L~O)WLHh7v^#wnlpo$so|!fe8Ot4
zZrx2Mnf_Sbxs&7iT)6w4;khd}*`quTF9o&PO6$|RN-w&K^Zt3%tsfOraFDgxH+SFj
z4ngH}9DS>IadbHR6WDOHA>YTl(s=!!nT`)FSItzHjjBjnJ+sT<6ReTE@Iuzt_xJx#
z0v(pLf@Q*!e5>oiTeY{%(t4?wkoEnl+KsEe=QCbPAAMG`>89#;^(XUM^=+>8_WXP_
zN!9z+qt$`ia&FGg*#5%eck~g#&DXR(Z*FzD;}Na(`?7qnj`yV$K?V6ebCaVuj$WJQ
z^Q!LF&lp!0Q01&(%JjqKL5Q!%t(TXV|Mt7pa_Z<!DfQf`O^yumQ!_6ws}w6a`rX~~
z)r!S`j`Xo6m+d~+boA)P<m0nkqknG{v&^}=ZvL|Wv5@A*mw3Kj4W^mu1s{)!@9+94
zJgXz(_=n4W)^B4MC0HgNR+?yIopNHr=iOy*tsYzrkKa4v=F(03t)*-1IQSYrG)hiu
z4cl|NcG+5R>&c;r#Y3vYzr|LkDvjwGXc6bWr%aW49-Go<rQLt{XW8t$PiK@=b~<uL
z>Msf}eSPh$^1}zA;jy6!>7bR2Rm)y}zqKXvaiOh8kB4-nbH@?au%AsK9bG5i|9)|C
zv9%Y2=f_h5bJ^XaoT{Tzn!akjTlY>WAcZ3#t953mpSn%OhX>phN56TO{eMvREc=SW
zkGN7$gH53E3de;1O+EKq+KMC(NjAoar~H4`cxR2npV0El8P%n)|E+A9Z&kYL{{`<O
z>RZ%V)Hk&I{y%78!K@S%nILdpsq+{Ai4<=2M8%tjJEdF`n7uary>sKt_Vn}f=2==*
zAMFzTJolWh@V@9IC#5LCw_Qt`QVgEgtl$5y>i^M*Gr3Q_?zdh9H4FC~m#@FWe?I$s
z?Z1UZR{n>c&uZ;)-w}KI<)fKp_pU3=v|kdw*p1ixZq9ZNKG492<PE0Su=qteiUQlR
zub-2bet1|%(Wbj++STKK*8j<fKeKxQrvkX4%G~rJF;K&&Li(=Ygvjt1QLvxEO;wE}
zEO!5XB**_yV6F)G!7)$hVdDLo&u7=D9eO$I*zL_R-f5e@?lI52r1Ia`XvSuve7ntZ
z{BQLxUENdp`OhComt{^I3(m|jy_|h*%gp`yj{_#Xb>9)q{qtSq6W9Kp=Xv*(-TM?C
zEdmWnt=X`H!@H%o?s2cVjnkVTgLtJ|B9Uj#mS3Dd`*MRqg9We0rstgt4&A9dnEBv9
z<30hA**q8RE1K-L-z}Tnt|@x+f@j-_i1ayyZTcq^mc&**o%(Oy#+^<T`8&7$`CL#d
zB%>5Ri}PUi_0vxdCs`-2RW>qQ=)tLw=$$`vhk{fvI7fh6fJvNFbbh8UIORLr>}cJV
z)777!f8N|GUvPkNUgn0{hliaORo~qmKk+I*Z^u)=&(2rxm0pjn)8qZFxKG93=3`6s
z>&S@2`)9ZpszywD32r{U<28Q$^_=DNIS<~+-MsoS(Qv=h`KE<GmU(hW`Tba6+$2~h
zVkz1p)UtTaxyi|aC;m5ThU9Ta_31`$tMHv=@=+^%-J8O?>}zXos!s2eo~_b3<CtR0
z!|c;L)mG;gCbw+dDx<x;WhbbKqSC{?BpKdn>TtNh60!IBLit`+HHT?WO1Eo1P<EQf
z&As;B`YpnDCmlMRpYzahM$pEjqp@~Q1|G{)F0YT;YJYZ?&X(2lRSYcjinl1J@0&Tb
zHT%1L)ZVJn4c+m_V>olq?EQYv+i&(=yXA^kKcCUt?s13tNam3zyq9%NEHlcZwq!g^
z-1O|s6@%l4zB8ZYJ1MKX-EB@Fm*3>fBWh>oT7MT15^XnJ?ZK(AjO(?)vM*xCST7m6
zIIvuDKd@=fbd%_3>(BlxUy;jxZCz}&<1e@C9-v0-gh-}u4KHT%#FpJmy$4!`$*m|B
zd*S=*1M-ZM7X&T!s+>0Mz~+p$xaa5Q*4`J`RBipA%S8Ey_5$7m$D4Yd&D8o46=5KJ
zzR2k(|3llVFCUc45`P`}*m)zh)3Elf$8^2e8hc@*o@kGZ_y(obmi%8`z84)j4%#^E
zKi$wQ|K6L~rmdCpIDA#YT_O%G0qvImtn*~w`|!hecCe+Sx&Ls;c(Uh$*~g;Rx@pR1
z_UZ~mPvV)q^Uj_PYQma~M?y+3+x_`)`0;GB++WKdCPj#p&RN2dAbnDc%`g7jgXsnG
z*Y$5OimI0_vDmkfY08QSBis5^j;-sS&iQb4(T%Jm<8I-(T^uu#pB<d``<Y%GqtyP{
zxt~ma8_Fa(otoEJ77FUIEI1%=AiR;iglppZ3vCZ><TjT7Y5z7+*}dvq$Z6kO|E^c=
zF|Y((F70c*>0Eh(oN3mS_X6*JZIrdI+Y`R3WM#tScy|xS-H*IB{e98@;c)iHM@RR4
zw(<L5F>Ch8e(7`f`DCrGJZ}B)q;9|N)~5B59A!tQa4RyrW$t^$5j7>{yl~xzQ@IC4
zc>fDlUpsTDY(b;r;=^ALTyK8PS3dWVEW6^y1yeVOe^gd&xZ(R_^2$SYS{dS|Z+=cF
zyk)etE@5WW{f+f5w-4FXEqWX&5%zz+bfCf}VTTy|kTdP(|ASL^{`vh>?xOX&-S4dK
zbMia3?6~zz<EcE~?C>k+ELJAY&Xn9%o5<SOQa|PH?(*+%jW_C+uDa*)Iiz}`%7*24
z{nu6=ooD-f0;g&n&-WYWzr=wu_@{0L?&39nK6@=&@b<yf*urx!Hr7g+=k4(h-t@Q0
zI`P|-o|nRbt142%FDQJF5m^7EWS+&==SwZze^n$u2#JsA)_te9<M+GW)th-A%P6Tf
zwCL__Eo>|*<}vcw|K*bR-R9r3dY{h%?PHR-x#BIik?D^}$F<4<5B|6%cCVVYp;nKH
z?LR~0*~Cz`c0HLx`+h!?7P_B0SLpweJN6k$X%8N_ZQ(lfcx8vfgod>qxf^%<T6}im
zhm7cjtKYRmU-_r%HHD)rG#2Cy7Y7z4*8?@7({2=BvQ3;DvV=uo@*44IkDYcohnXTG
z`jYuWMbB<|sTFt7a<a&}n4LxSEVsF;WN(MRaqiUa`}@55{odyry=w1OK7XrJb7UU-
z{nf|is?TgUS51lk_-Nv;zsdgL?}deb98Nk}pXMpvo=}uJ>+;rv>(Un6+_y|;yB#VH
zt``IvR|s)b3)%<yC#00u{dm}(fAY&&$2CuU<duUTKbB7}T+u#(b$8X*S9K9Q-cyV(
z%{jQ~dU;xw(@qKT-(D<yTclMyw1SuQ*mLFH6m|NUsK4uaT(#$q6MP{p_Qt-)%r@V@
zYkX+=ieO==Wm7mKG#>V*IU3E*J!SnosU1>w?|dM8OK+NJ=~UOa3g*e$n<vkayVdAy
zA#gK#<H>SC6`lXx?`MDxG5g(@xN+mLyHhSq0JYj9B|~F(Zvz!B;K324fGL~_^YYW)
z^d3qQ&}2LkcGx_*?x>kg1M5eN?Ca~+1_(TV`m9AVL`k0Ka>CBMIwh6s{T<>hyOm$D
zO7Sd;6=<H_wAOB>hrj*b68k%{oQ)p8oHO=(eSQ7+LiTok`FHNW6@+sPB!jOV3=xEQ
z1~iJR<fZV&^^XUq0%+IM6W4Ar*$|iabD8RI`P+V-BEL-UqKlwPm#Fr$qp#DSCEav8
zmlSWJAhPL*-)yt9{JtJ5tPlMYy4Ali6x5IdS6eO)ET5)3Kw4ve_Lj81f1&cubD7F*
z{fiMl+P381zgMsNYH=B&S{G=v=bT~r`*-3m3wJMui@qwLVIoM7uuf#yxkl%Ox8s~y
z&q6#n3;dU^j!3zvoWJ8?+wrw`5+v`~dtcwtd8`xMIhe+=>K3RVf;fVK>HnYS_V2fG
z)a;M^FlDcc3(F->(CNQFj^=G%V8j2UH0JY6-Taw%qBov>9dYsvsAH{iFl}$u*Innm
z^ml8-t1>&(g1od~g@A-*QA_x`m`c#Fi|f-V!B*$p<!i5iE@z!mVWgV%YL0Lt8?V%v
zEf2I~i(V~1@2X(W3F)e*e0_B_6tw^IvX0dy<DZp+r8$BEjV}ZgG#}nfpC9|ezr)62
zbNcyj#Sct!Zd~Y>3xDCS)vLat^mW+zrWrpL?#aHgV&buhrc*$TQIQ&^`?cR=L3iEX
zJb(A*;jF8xzQ!&~mw^m9UKV$M+}*&@;(uV%l76Fwi|c;4pL-)1zUIT{zAEdoHy?5~
z9@`w_IMX&kQMwj1P}^gkbK`;Fso4o)ftq(N2U?2HZRhB4NaHv&)A;!X>HIw(FFNzv
zmh`bq5RqKWC}~}`hSed<ew)`+t<}MIV()@Nxk1Lrw!)PYbX1IW+3Rb%uNAKpu~x3%
z^U2HD$9Yl7yq&hw|NZ@a|I34B{%?i9qcz@tUF_DoDrMpB@?B=RAOjRmK{_35Eb<f9
z#qQ>l0L?i#xczkVe7^JHfg=^k$9g`#X;hi(EdF)lE2aY<bzd2j{QK$Lu%T=Fy{gv@
zHx@_VUNBMF-K;NHKkL1D-kpeZLJRC9Y~Gi?zBU!Km-7GZ-R193H@{ug4VtM5;mo<c
zZLJF5i?D0cbs{g->z#SB(+x64^`w=vIH!1z&GhgY$FFR3abP*5_~8IEzfG!CKi5Y0
z+1BNGi$Pb3*1TLgJ#Fou<KHy7-h<Bi4=;arXXowwhp*S~zqdDdxnFbCmW+>qfe#iG
zi!cgm++tDln{#7b^6|cHZSv=o{^k8I;kK?T-g4*isrRjaZA|Jx>HmZ_<K~yPNe3Dj
zud7J4PyK&xuJw2Q@O5`)xzsMYlV`tU?wOqJ!HbGbs$VF|*M157>N0;dxY%9f^kB(k
zKdJ3$XJ>V#o}Ttsv!}Rg3d16w7m0U_tlBs_91;~1&b3^Aet!Ob_kw+CX+Pa_qCb3I
z6q0{^-CgUAI!Bgk+-0-^jRCtasQCEES}SD5hHHDze=!SU@|bOwtM>3{{O+>1so=2$
zNM?eN3S5vFV+h(+@=~{5rs%{SjXNAx>>#f|29pIC1v#1>7Q6NCtNe6QeSNa@v5)ZD
zse}hb-3b*&?*qI3+{#{Gt2OyJN1v=F<C6!?{Baf6W6S@}&i$YQE8JlPRfj*cnELwa
zYIM#0+V5Yx`oq>j$_Y5Rk)^=F{@sqpc6_G=ZG)IRZd{6fbM$gGip?51EIQ9GicePa
z%@V%0M_ILDie~V$^f?!9wy_2rN0f`8qVbRq)Xufh+yAu~>}mbUcHs^v@j?OwGzoBu
z1>!^3pT{oj?1YWFcQk+osAR25D*pG||GS}Dn5%Z)CWy&H%`r0v#W5X9jhUC1$%4js
z?6aS~THJ3}6}9ZVA;js+^!tuMt2js~H2Mhtc)5K3DbQt;?VHbj*(hNj#B`!Z(s<VW
zvfH`*kvrE`etu?rh+zd%>l>8%6V(L3<IEF4hvHtku`&7f_cu2`Z#+~Zobe7Gb|8j;
zSmRRf>DMHUQcnB~YrC>CI6ZS&zcfl2gVe5H#(8G8`TB>T4VU&}E<z4LOa6lPf6AEU
z+_)Lm2D;tiw@7(-Imp8rA}rhT?nb@pvwl~RaHxe-{m-x0>#LVry!7RjGMO>|kzM3n
z&|dI(e~X7LocuN)4#+O`ntE&2S4S7E<#Wq!Nefzv&TRvggDSq@D9Ln4J3p^h;#s(g
z@)U+iUu>86DJd|u_Am%~rJbF1RfYfZJ$?S)RWi~K)1RH0>HFEp&+7Zzi;LawgSOzd
zmGu0)k=$Q;@~nmVor1%UYkz-xJ8^dH)_#!rPt+O3wuP;Y3cY%2m4VoFNaQ|!-n%Hd
zyMaR_mT6-Y|7EX=tyx!3X-s&(@AtXQkJDt8%lIPYp9H6Z?h<}>dEsWh(=sXzDGvi&
zSzHzf2>y7nxc^q!n;V5&ruNzRr&qn2DCDp$|9)K3-Cd>Z5s~4GTsq&*Y+L>jl&%&i
z2sr$hVQ+suEYx#u)6CpTZZRE?Rr!uDLiX3y8ftQgI~5Bs3TlY3_}Tq@VmRA8|DHL|
zTXqK})rKB<`+r9amTq?{bkCdwib_a>0yM45+i3g!&gbv7-)=sip0jJo*To*33hHx9
zE?GEzoTeR~=NzS(X#kF+CoEy>VqWq}nVk6j;V{4L=FeZh-7SyjU+XqqFV-gdr`D77
z>EB<zzp?SKv2;fM{=c7|$W8v<nZW|mdxD+m{r>-T?FQgRwupXQjr-9q(d$nRmtIx`
zd+dPVkH`J?pz~4AOIww!03Bgg#c%&-L-}dl?I~xAFE8`G2b!LUeB!V^Vq?-hcKMnI
zvXxIJM$UKNd1-yT{rg+l>%abuI<xY=eSY-c&!BPB^K~7z#?Qar+M4~GSKjW9cJ#KK
zDS<EUfGX_+*_W1_Tq7P|^N(v=;)4!w^8nVxb5Ss7nWi8A4s=#p-0f|-wk#7XTCe^C
z9i>+9JJ053_T61uLHnI6_4j;m+VgH=#%#OVUFByCk5}kMZTWC*P2}U5dy5Z!u6n(8
zyUl0KFXwDN`@BDEe&6SYzdR^wI3%hEtc}___3rNYk4X{F1vMF;Y&gs}`|lB9|CsY;
zIt^BRpj0N}!jxg7vvA7#s~%}}pcAC_f4aY~w)*{#$Nk@Rr1Ok+i>|Wk7T5pA+7CM5
z^*Y;Alb@T<S)GpFUA7i9tTMknmGfMtc&#3&snj~j;YRn5i9!x1{ubUXy>1(+v3`%5
zE=VR*X+z1&Ap4}LPmg+Jx_n;zSu144gS~&h-JU4oAXoWBuz$kQ8H-e-&n&-S9t|GT
zNuOUE_AKILQ?R|DK%<lEf~>8pR-dzY+#{HCct!=JMP~q;&RZ$8!6j&(tI5Y{I+2qu
zt=s?SQ}_0|zg6`|?U%}Odp^&-y{%Ggk?qr)N?QV&Dg%P#T&%&t!>D#)i|6H;&pwx>
zMFjUuVQ~7#Z>&7y3?gJqm{h%|efjrweSPJcTaR1%CYKsL{c_p=d%=-+cXyW?-Q|v*
zpLcgxrN#XJ-}nFjx^B;>Q%j!x|NVY{wZGlZCGRK1E%lnZ<XfORC{b$UKr5_En^I4o
z2c2vAnCrId^%_uuRJhCXZr|@bd+VyzVQcrCn`>R2zvrXdp{xHlCLga_R`vZ%&(+@#
z+vPWvp7Hx`b6AG|`RDMs%A@65)HnZT=C_&f_F>@@(AhZQ`)Vrr-Lya%P9T)&38UgH
zo!bWIpyjuOxW{o&#n^a9XvddJ-nMb;_y60a-?Jue@2$=968{^einZga-)wAu|Gx1)
z$3OW%{SOY>CFd-k|9D<^Lb1IfJf^U9y{eLyMBl5!ZM>hI#TR=@Sr#oRKg6l-BHMk=
zpT%WChp>Y1uWxT}2X7BNtGeBTQ(<Syg1ev`pm2%h-~0dn&OcuINu9CA>R#pZxjHiO
zbw8Jy=ijptK4DgQb@lZx^D3W7<{xNajGVt(36x#})f-qZx{Ak|TsY-=T(<nq@tJn_
zJvbFW)!6+<ci&IU%#ex)cl#8qSorM!6!cH;0w?BBre%Wn({FA{-Fma_ph6JSi7lCz
z`}RGXm7VkP)y(WOFN>li7)rs_|A~C2AI2sb7Zes>ejou3H3g=ND$vSle%-H?Z$OpV
z=Cd!qfo2{0=h;@<O$)ZSJFfSxncvQ$)k<p>s8f3bG(O(>edE%grC#>?zTL`xKJ)Ac
zmhX|9j$6Ima`_(U{678d9@?w#?n@K9@ZnDJd0DIMYircj_3E0R3ih`xU7KnZCz2Dt
zG0F8Sx89BfgU?%D=vMDKue0$+J4YI5Z;H(IX>ZKTpP#w$a*nqV&q?OwO8&eJYmOeC
zY`cBWx8l!6w?F#Y|Nm1wv*K~2U+ezadw<T}|M%PNIM8`O+dqId@BcRjjo#+%`FPA-
z*ZiPw-hNOXe|~Lkw6~(iblvE0>ev5W^45>3`}y?$hs(j@+F?1%ZF#OKWv~2gQ?|SK
z`MIR2+Ts5aK^4S@o1kMmSaOnntA4IK+{XLVV%krxKO0j|PrKClt@6df_PpJHzulI9
za%V+!<qP}&KhLi%eRU=B*W2y)<z{5q-}0WWx3~54HXH8n&qmgNs_y*WnsxP3aK21I
zn$wr;4KqJ%;1<*2FiYJdXWiZ-Z*Y|P0P}w_$dGH}9L^j6&-@Zoyuic~_w)X*udmbp
zu&V|!dE_nG{zgtFSznw#+$LhGX7ID;KR-V=@7U|`_;|nl#^mFDi*=bl{+OM&>*Yky
zJt#6V$`?19<=xrw|EPHUpI86?ecyjsx9<Nc(3NyQw&mWgD><n;{Y(AVtKs_V;`aXP
z+FATu?$U<D!<7~sh0PNRK0avXkLwWlbiV%I=ghw3zA5?&2MqRW1}~F&yv4!d`R4$?
zwjbR3dkO@;)gG)&4L|?ZGCfJ}jIp3|@q)F<GiSF)JbSeL#c^j_{_j^luP(4Jd3EKb
ztlXNp4-Rfku@igt<=wlxyZ4J|JM6M7e|hO??*axP8}^p&U_Z;J&7jO$xWP8UJ)`uH
z`v%*YR^KJQEB)`$`TY6k=JfM+J%7EXYHc;W_^<q4<@3K{fiL*px$aZ${H1#NT%}^g
zmDS<-hE3h63*+XUsdHV)f9oD-wylv<SZz+iq2u=w=UF$gbL+&sH|U>zd8420*DHZ{
zHd}r@{p9%>#mSGe!EMA7B8;b{L#Mljirr0~pKn}v#)DJg#=3>I8$Lz7y|s1vQt2Bz
z3LpC=`N%za94o`ZFLx)d>gCdR(>|<9*>wDV{r|t_QA?(tTk|0L#&M}DvrRIMxF0qf
zF7uyX$Fln772VEj-?G>5{ieyydGp>J4eQ!ZC)L+hzHols{K0X)W$`naS8^ql{R!9h
z*Z=pf(AXL<CpJjXp{V%W%vs#eC#~3Uim&_RWOe!O&mv3@{{4Rcz4-gP@I5cSIcikC
z+xdLmqlIGeiY-mw-rnwaeVwqAzi#3Dr;b15`O6K8|J?nTqq`+DpT)t%3p`2tW9DlA
zxmH_6nGP-Uo&Bv_)FwuLi(m}*x>(RLypQXg1WM-%2i;Qokn=e4-lA_`ir>auSMIY&
zvWgNtXSl+)uvX{Hi`4wRU#~^>oIGsJzw+JYlx-Q|bB>*N+Tr(fw@KEO6~V%9yBkg)
z)+lyX@VlZvwXEBz<XfP->{m@0P$SQDYHhbue2Zh9M%SU8YSn!o1SY3st^}{3dE=#E
z-u+{D--KJcJvbFII3qUZUt4oC{3Mrxb=ez@bIj3YH*~7byq?hknre6IR<>_t_c;?N
zz}9E;>BRX83D@L<V!Ryd-yG}y%M+~G!qviW=ln}2eBGV41<re0&#y7cytKrOLwrWi
z+SuLOoL*mBYwvg?Q9kT+^WV&3*3FV~VU_>4@BjPO_WHatX6Dc5tlX($94{1Dq`PKI
z?eDkc)`|@ZH6I1eo4Qmua36`t-}m#GWrkv0#lu$ZIhrD+a<_Du{K8u%F0d3=a|E@k
z_Zu{JrJwt9H9X!l`}(@OF6m4i4UI2D_f#fdYmuBUY$Z??ak8xGarOJX-_2X5S40WO
zozo6mv*X!Cclo`7n{D4&m-kH74i9twedMoY+L;-X^>@G76n-cDWZp#^i^OTQY3F9$
zG_huUvhVl1*RJ;eDmVJNKdeqwOuSxn|M0C-k6%iJBRV8+{1}Xj<`r+)c5qVKce$6j
zol_VlNx$U%JY#x%-OlK;2v7mB|Loz_mX+t8ADq8$#jlGF32BE{{rda;e*JRkW*5B-
zNr9Lc>FBT{l?FW9SYP)_nf_{P59{`}H^1Rmdv=zo=tZ{=4_>kGvMBa_?yvvz_~(s(
zd)$kgB87@oH=g-?-u^$ooL_8w*h$0Zh41f9du*O}=STLv=U?aCo$+!;x3u<hT`ARH
z3NfD?-kEUxVE^dw{!h6;h`<Yj?++92P1@S)(%{JP@ZenW>+@cptne#vWH=JiXBNI=
zo0#i!Zx)W4ZXNEgduIfezP(lIVB_0$`+TnM#hX>(>D~H)O7i?H@g}((avYv>_-_e)
zbFO$g%jmd^Q-#s>xf>^G-szrS_v>Zg7uO$NY4cNl7wBGKE4uH^;5lv9FKD;Y;T6jU
zr9{TNUdK!HG}LB!E@2S}o1ojhK2kgMpJF7tXARef=^iX6wkES3>atvY--09g-l0`H
zH{UG(TamD-=a8}iv-4+xm`1-R`yYJc&AZrDU?<bx?#;p^*ApvW6EGpDQ0&l`(?5k2
z6bhL^RjBR@Z&^jnYkhLUhTDtY9xI9dqhS#jciwVtabfZ4%x(wE!beBSzJP9lRWaet
zlb6egwcTO+pn>_?$GV4yTG=nNH$J^ve&06t$A^dMN_P|&*!}%-`M*oYp<~wb4jlh`
z>|fvK(D2x=GJO9tf&@Z7F76PGYAW{F+V`R4^I7xRvjgYPzPKr2($T#q3NLiU)PB8s
z{+P7!%-3@H`(1J~3g!sB-eSIP{pn@1PFUXm`q=LI(ccT^bIy{ub)jiPD7+7Uf~WD0
z&ZFn4Y7>PV3hteo@}<r4gzok`pA7g5X54sCBF%5J?LP<4m&c;({f%;G?0Im&Ctj{*
zwt2pt@{ag`$%mZH=O-RJ+HAys<y@xi4*w13WDF&_wjI6px#-->dERgCJlY$-CF7#w
zjHL^E50p1*_+&WV`FcP^`x*;xqo^*^--;FGk00G{6l3~q!{X(0<3dy7zbC&~wr8l$
z`QT{%=7P@xMn~^fGv?o4O4dEG|MTJS_6MsQ8=ANES}r#8HF1A7^-SsV_)V<6LUSy_
z_tiTV8<;ro+x>X(_VxAk`u%O1VG-rWcO37!{Ayug(OVbp#eECj-r6Dx875#9)c6A$
zmUs|wCQF;Y>tvji&^n8^j*Dsy);j)foNWD16?9AE{>p`{iAQC6xmR!D;I+A6#FywF
z$?9*C=J$3@lJHZu=W%oT3ca2)O0MNveRoERA)EG_3~htejz1RkPW@i7`b$mQV(U8D
zE5%wiA<v)9F*X!8zkcI&>xAQn^%e78HXB<yH5>0fRKs<!r9EQCr-r_nLTdgQZ5-cE
z)p4+wzP=XgH1|;549kVCg-r_lzYdE2vae42KmE0Hi*eu0#qRz4&hR!GU5w+<%jmPv
z`>x9Wc1D}(tA1vS>sKs~EN*l@;c>-Y_^nII<KGPoLNfE;b3F^5W6dO^U$bJz^oQOV
znKh+1j&r)56X9*VP*@aruPJ#oxTgearBAS9vhh#J612akqpaGHu&!lh@E+mb+~lJc
zH|I!Lv~0F-YU@7n`RVj{xxSZTY3882DtyECcSf{W_H?g!()Y4&>YB(IxB2%A#kr^+
zy3hPvp|AO|rS@4zb;TBeJh|=pi`IVb_xMtoQ=NCtQn<K~C;9pDugA*OPAF~TKVz1E
zZ;$@N)Q`*uZF*mya5jFHZFAuGyTjFsGHXpguTEPXzII(xLW6?D?ek}~cW0kAw6Jqz
zxiSB-@XuF^y7i<w`h5$0SiH;q4eu}Woqg`f=l%cpe*T|zZOz}<H<d}(S}o<A!lteY
z4KvUElwNQCEV)+x^~pbl8RfYv^Q6r(Ec&ZY&kQ;GuHWnfs6lDp(ix%4@w~57O#hgJ
z@$sLE21)1I0uI^R?Av{?aHrXuW`&oBJlXBT|N1lin16PT<>t%@?6(5nxxcGEquD7S
z{%4QImB)n-_v}3XLoXrg!2jL|u?+wD6^}Y!?+pLB|MY+FeT#Ki7KARf?^fvCQn~T*
zLROw<EnR<O-h;Yc3l<1GkW4?)@i6^Z^|g~nWRz7KJ}jQN=F73>=(wCu7rQ=qJzMnT
zYlMa8^C=T}b9vUMJez#m?&Q2;wP%yU+vXTc$vW-+<TZ_v|I0@HuLo-<&lR5~eCBi0
z?_*r@?~Fg~{!sM(X3{f}-TQyb#B)B^e|YPT+47&e>u%;=^i#3gcKiM2^LExkyh2fG
zMVk~h>^y(t(}VV((Q7zkHuSGvoT=2P$duqG`09?GYiaj3LEpIjb$|72_xzmyzrXJO
z&)@S{;t#yxWnAytEfx>jlcH;Uvg7rYwb9$Bdn(NoKbybnnM6N#^7@E<i>w?K4VJqG
zC_nFs?l>eO{MM*5?V?H%zp{?-Em>dlDC?Rv0txGORfWGTn_j$YkK+dZZ|g&UuYWSL
zl>d+S>RIcGFI#{UD<_l7^*48Z_6W|Du)a5AqL4#GrTQ7I+ZF1o%|QD~1RM@LS}4xg
z!oDM-cuh*b*NONo@-5bG-c#Pxx$c#JR^{k8^C**#nPAMt2@8F>vSwabF=?Zmy#W)0
z0#CA5#{r>~nLhS^F7NpErrn-Daq`D%r71-PYyPY_UeqW!%e;lVMfF`Ui-6C+56hbb
zm#y(@NK<U+D4QV&I@0>O;78pupL5;6=j+NC?-e*w7y|Bf-en1jJmP<Rqq1s)K&$%1
z_s&)cnLL65jYn7_0@dn0AIVwPA7V~g;~99adL{eC4|7&(9AZmb_(b$jPDe+c-;W25
zv)i+_gy`@4@kjKWj({TTer2WAiX{t7J(tNpE1Y3!#mm9u;dr58hjo+696t-CO$z^#
zW^fnvWt@)PVzEVfhFj9DsHI+0ufFLIXp|RL3sEVQ1&w6p#Xx2pvRDjmA6+viSK_%C
zWJnXXPQk&C<wNCxl(S!zgX9k>9AXIkc%t07PM(Feg`X*=WV_1Tb@tldZPq*%Z)D@T
z-<tAEFy%mRpulzx8PG8|Y3Alin|3-VZmf%*W6h`#6K~>t<fyv2@GY5plfyGVJUA%6
z!|qlWXc#tx<Ac4x<jWh*sRuD}e9N}jyNQ>3L7y_H>;2PLL1NnModR+{o4EBPe5Py%
zT}AX=x!<Np_-Bs6$w!|>wZlTvrFAlVE6)EvpYogayM9M$*yp6r|Ns2H|9@Y1!Chsy
z9t-Bl_FM9l-TO9V+)n4?SL1VaaQuCc`*NI#4`?St(XC}o73XG6=IChPc+v(PH2QEy
z|AltZ&YhZDz{8&@?hPk=Z31@Nt@-p=z&Au)>E=hv`GS{bx~vLY_pn~|A8&?-N0Ak%
z3CLOI_#%VJOy%-<+4HXQN4__A<Y#at2?y`m$C`LLpEWJQc-i@kK8B{psyn;a#BjU&
zR2q6JGccd@dDtG-`DCq-9oHezD>9%p7rqR^A(tXH_<q0f@mM!xtd4&LWQn~FlZ`?C
zjSUN9-h8~!@gZ_gdurH+O2IU-<*#_9uT52Nv8e2sv!3Iz>h1o0E%NH@!V?#qINQwD
z_U(^WpZB5$l@@dR_j^9aIUgt}K5}x7xSev#6tyc>^98?l8C?Guv8y&-_QR{A`*Z%K
z&Y!bLbk{#fEIBF{T=G=!RX$S@@wsaX!=ZjX`vn`HaU>qRQV34tK1@GKpM0x0+44Q@
zP0H_uteo0)HGa?M2#bGunb0PhKPT(zs<kc_o!=uDnQhVNv<u!13U3iMCY>!4()%X7
z+PIRz$nd`hr@|90g;U;Y4w*inp(+7b&E28Ycy)DnxFWkax2KRp(4IpUBJ;j&zkKiQ
z?d|#eMS@Fq?A`^M(1K4iI80P_IM8SR??-a~20xpiTTE9Ts7yUn`DxAOb5-8UA`<Vq
zK}H-wgKwZTn5g2gWdB5E_cAq}{IY*}FKs}hMh%LybFCONb<kb1G5Pp5^>mSo{|*V+
zJ&>?uJaShiWv6QAl|7Z8rNY)ml}^pRj<mua6gme!-`bvUZ{~AZ`?$>}rW2rbZjZPx
zE%%>4+w;)Y=ku!nz4METMzKbti)G)>XS3a0nAQX>J@pFI{TJdnC@0o`f=hwn&Bev;
z@$5qEUm4f)z36gKN<0#H5!uEC8iER*Z-0Dz?4NUU)6?faOYcn-b7%@E3{W@L-}p-1
zch;3<3y!SjKNkpDItL465AjAx<1~}^H#a{|R*8_cD0tv19#`>jLD<?TU*GFLcFHb4
z!J)wLi0MPo2GH{PJkW7HoV_PNLt`82|Noo*;pV5Or?VH#TNJn0t@kOo2Vx~zlzw*B
z)t0KOS)t)Op9CNA`}b<~`dJs_b{0LA2c2H3zw-Z&$Nf`xe7FMYSsmlF1vTXU-%Ot`
z>skHt)6?sqqhaO;{s&F(_{}zZoAD||2y_<d@<8>&2LE)fG;?kNH6PwTIXSt1Y3=>m
z?{|GTOkYKB%hBwe;JP<tWl;3(ZMnY%zk=@YdJh^~sdxoC;#mJUXdLg#_Po1MUDA_(
z-K&28_w~o)^8Xb}jimhNSZtL2Dx~U_WB>7p@bTdLJB!l|=S*9%c-!H+307t;dK?Ub
zCr+GpvTiL)Pxjc|9dOK|$6fwdVU~l+=eM`FPhT+iaZ$~yGwqdu>GRG^xBC3tX2tf*
z%V|L`FD>03(9S<+#bHLdE8tPrm}CAs4)&K>9G-3U%CjQ)`L2T66~(bJ%hJ~=U!PnC
zB7TX-*IZ0`duyxcisHLF|6SQBze9gT@%)1Q0nh(Ev|Ds<OXlU7=ki~^UcWzYPtwt@
zS6hnZi|m8ugVxlhY+B~`#C&?A<oxBJxvPbLLF4VQo72v|U%5Cbc3Vzl?kknd)v>$3
z8NC8sy!HV!H0H6l?(Z+|SJ&3=Zuxbnm770qPeq~aD|XqE3rcZUG9Mei`jRUDs^_fX
z3gd0wETHQ<uFtWp{+77KSp1pG+~P-fR%|wSU=+4KYU`?3XJ#7DzSNhsBXV<EeBl3w
z?ebc?&s>?R75Zx<Xf7@zesh}d(U+H(%RAcsxXZmQd__QFZnv23z6Jh{Ki*BO-5tBT
zOn4@LW%sdO>2jg3kB)Y~R}j|y3Tk$qH%vY@$7k+;fA#q_pCn#Q`F_8CKlAOTe|Kja
zrJgcev&ry!a-U@ySGWC@<$iN-Wj#LD`#bo#d%^#|-|u_;J-_BneOjsgs}+mwO3zK0
zU;nT2bm{ABvJUh2)O_DjzoTEG{dd>zZmU}#L$$+0m)=|AIXO~AY00^KhW)Hpg8#lV
z&ACw!H`l6k+9v&*52x!y22Hox`1SSG)!S!SdG4<WTz>ZG-R1hfFUb9Q$9ntZxqAy7
zn}2@M<hZ}r<-XxM#p{zQi_Y%+c4g<YcZ?m?E!C~xeEz>%`g-^A80(T3AMB#J?uYK%
zeC6jlD{bz5xAn{=@8|A&{AH#=;vr7(DC!mCkGrRLzL)#&yz|_dng4hG>0f&8f6_no
zVE<><VG;YPYwCZ>703O#_Gz~F-1|{=#Vgf6ubHv#{@w@1D(A&)k`3CK`79FVUQYV(
z`_G%r=i|=i8-8ByC;xBx-jBzmWABtMTB|VS5o@B*PgC|ywx3R|fBYJ0hYD!AESyQ_
zA83Ej_MNQJ=JTR+3g2^|+UCKn(5c6?`b^$Z%Ny*Pm)7>N-rl+6;8lU|l9$r<l!cvq
zymj+0;q`Mve^k6(bL)6^`d9ln>sw6~Z!=gQZQUFtvVQK=>lJS^OdoAMth|D^u;zx<
zTh9%>yDo1#vTgU&$2ZEBKkdvdk6L)6Z28~LT=&<4w~tjX@9p|~CUbq#?YmvoIlH5G
z_UD#s|K0dDgKbWk!VgJpgFI2S8|S)uqqlNyTRgEKsx!fQ^@==I(;Mfq)<jR_-L^UC
zbyz|3+dq$sqoyWUueSH&7S3^heNg*`o9x;C%l}yHop%eqzn2uMG4)&1x4X%%CinhC
zI`&@Yn_Tgh_2cgLYswY8v3J+j?EaqjI_%Wl>g}bgtKaRtz3kWB;#ry7_upQ0vg}sQ
z^<!dd+b`F#-wyu!ZlP+)tV0hh9N)TakUhKTvWwc~xC{HLJNG4L*gm?uJLA}+t?9qY
z^<(ebt_uusmfVx(w^%Y~aor(Kb)Syh$F;laz8n3$TYODs<MRox%GYeD`F^3wLc95a
z<?>&kxV1G2{J789@37dMWXE;h44Nmx-HV~iu^>fyV~5}b2BD4It1iPk|DYPRvB}4Q
z$-{A<)vVc|N*G!PHgLG~G_XwQhz*zvo{WPFi=;3KIdFZtdJ#N{h?wI~V)-Y}`7GR7
UzBKI;0|Nttr>mdKI;Vst0Ifk-c>n+a

diff --git a/docs/en/get-started/index.rst b/docs/en/get-started/index.rst
index 950af44d9a..90ba95231b 100644
--- a/docs/en/get-started/index.rst
+++ b/docs/en/get-started/index.rst
@@ -97,7 +97,7 @@ If you have one of {IDF_TARGET_NAME} official development boards listed below, y
         :maxdepth: 1
 
         ESP32-S2-Saola-1 <../hw-reference/esp32s2/user-guide-saola-1-v1.2>
-        ESP32-S2-DevKitM-1(U) <../hw-reference/esp32s2/user-guide-devkitm-1-v1>
+        ESP32-S2-DevKitM-1 <../hw-reference/esp32s2/user-guide-devkitm-1-v1>
         ESP32-S2-DevKitC-1 <../hw-reference/esp32s2/user-guide-s2-devkitc-1>
         ESP32-S2-Kaluga-Kit <../hw-reference/esp32s2/user-guide-esp32-s2-kaluga-1-kit>
 
diff --git a/docs/en/hw-reference/esp32s2/user-guide-devkitm-1-v1.rst b/docs/en/hw-reference/esp32s2/user-guide-devkitm-1-v1.rst
index f135f0babd..a4b04ccef5 100644
--- a/docs/en/hw-reference/esp32s2/user-guide-devkitm-1-v1.rst
+++ b/docs/en/hw-reference/esp32s2/user-guide-devkitm-1-v1.rst
@@ -1,14 +1,12 @@
-=====================
-ESP32-S2-DevKitM-1(U)
-=====================
+==================
+ESP32-S2-DevKitM-1
+==================
 
 :link_to_translation:`zh_CN:[中文]`
 
-This user guide provides information on Espressif's small-sized development board ESP32-S2-DevKitM-1(U).
+This user guide provides information on Espressif's small-sized development board ESP32-S2-DevKitM-1.
 
-ESP32-S2-DevKitM-1(U) is a general-purpose development board based on `ESP32-S2FH4 <https://www.espressif.com/sites/default/files/documentation/esp32-s2_datasheet_en.pdf>`__ chip, which falls into ESP32-S2 chip series. With a rich peripheral set and optimized pinout, this board allows rapid prototyping.
-
-ESP32-S2-DevKitM-1 is embedded with `ESP32-S2-MINI-1 <https://www.espressif.com/sites/default/files/documentation/esp32-s2-mini-1_esp32-s2-mini-1u_datasheet_en.pdf>`__ module (on-board PCB antenna), while ESP32-S2-DevKitM-1U with `ESP32-S2-MINI-1U <https://www.espressif.com/sites/default/files/documentation/esp32-s2-mini-1_esp32-s2-mini-1u_datasheet_en.pdf>`__ module (external antenna connector).
+ESP32-S2-DevKitM-1 is entry-level development board. Most of the I/O pins on the module are broken out to the pin headers on both sides for easy interfacing. Developers can either connect peripherals with jumper wires or mount ESP32-S2-DevKitM-1 on a breadboard.
 
 +----------------------+-----------------------+
 | |ESP32-S2-DevKitM-1| | |ESP32-S2-DevKitM-1U| |
@@ -22,32 +20,80 @@ ESP32-S2-DevKitM-1 is embedded with `ESP32-S2-MINI-1 <https://www.espressif.com/
 
 The document consists of the following major sections:
 
-- `Getting started`_: Provides an overview of the ESP32-S2-DevKitM-1(U) and hardware/software setup instructions to get started.
-- `Hardware reference`_: Provides more detailed information about the ESP32-S2-DevKitM-1(U)'s hardware.
-- `Hardware Revision Details`_: Revision history, known issues, and links to user guides for previous versions (if any) of ESP32-S2-DevKitM-1(U).
+- `Getting started`_: Provides an overview of the ESP32-S2-DevKitM-1 and hardware/software setup instructions to get started.
+- `Hardware reference`_: Provides more detailed information about the ESP32-S2-DevKitM-1's hardware.
+- `Hardware Revision Details`_: Revision history, known issues, and links to user guides for previous versions (if any) of ESP32-S2-DevKitM-1.
 - `Related Documents`_: Gives links to related documentation.
 
 Getting Started
 ===============
 
-This section describes how to get started with ESP32-S2-DevKitM-1(U). It begins with a few introductory sections about the ESP32-S2-DevKitM-1(U), then Section `Start Application Development`_ provides instructions on how to get the ESP32-S2-DevKitM-1(U) ready and flash firmware into it.
-
-Overview
---------
-
-ESP32-S2-DevKitM-1(U) is entry-level development board equipped with either ESP32-S2-MINI-1 or ESP32-S2-MINI-1U module. Most of the I/O pins on the module are broken out to the pin headers on both sides for easy interfacing. Developers can either connect peripherals with jumper wires or mount ESP32-S2-DevKitM-1(U) on a breadboard.
+This section describes how to get started with ESP32-S2-DevKitM-1. It begins with a few introductory sections about the ESP32-S2-DevKitM-1, then Section `Start Application Development`_ provides instructions on how to get the ESP32-S2-DevKitM-1 ready and flash firmware into it.
 
 Contents and Packaging
 ----------------------
 
+.. _user-guide-s2-devkitm-1-v1-ordering-info:
+
+Ordering Information
+^^^^^^^^^^^^^^^^^^^^
+
+The development board has a variety of variants to choose from, as shown in the table below.
+
+.. list-table::
+   :header-rows: 1
+   :widths: 41 24 9 8 18
+
+   * - Ordering Code
+     - On-board Module [#]_
+     - Flash
+     - PSRAM
+     - Antenna
+   * - ESP32-S2-DevKitM-1-N4R2
+     - ESP32-S2-MINI-2
+
+       (Recommended)
+     - 4 MB
+     - 2 MB
+     - PCB on-board antenna
+   * - ESP32-S2-DevKitM-1U-N4R2
+     - ESP32-S2-MINI-2U
+
+       (Recommended)
+     - 4 MB
+     - 2 MB
+     - External antenna connector
+   * - ESP32-S2-DevKitM-1
+     - ESP32-S2-MINI-1
+     - 4 MB
+     - ---
+     - PCB on-board antenna
+   * - ESP32-S2-DevKitM-1U
+     - ESP32-S2-MINI-1U
+     - 4 MB
+     - ---
+     - External antenna connector
+   * - ESP32-S2-DevKitM-1R
+     - ESP32-S2-MINI-1
+     - 4 MB
+     - 2 MB
+     - PCB on-board antenna     
+   * - ESP32-S2-DevKitM-1RU
+     - ESP32-S2-MINI-1U
+     - 4 MB
+     - 2 MB
+     - External antenna connector
+
+
+.. [#] The ESP32-S2-MINI-2 and ESP32-S2-MINI-2U modules use chip revision v1.0, and the rest use chip revision v0.0. For more information about chip revisions, please refer to `ESP32-S2 Series SoC Errata`_.
+
 Retail orders
 ^^^^^^^^^^^^^
 
-If you order a few samples, each ESP32-S2-DevKitM-1(U) comes in an individual package in either antistatic bag or any packaging depending on your retailer.
+If you order a few samples, each ESP32-S2-DevKitM-1 comes in an individual package in either antistatic bag or any packaging depending on your retailer.
 
 For retail orders, please go to https://www.espressif.com/en/contact-us/get-samples.
 
-
 Wholesale Orders
 ^^^^^^^^^^^^^^^^
 
@@ -82,8 +128,8 @@ The key components of the board are described in a clockwise direction.
 
    * - Key Component
      - Description
-   * - ESP32-S2-MINI-1 or ESP32-S2-MINI-1U
-     - ESP32-S2-MINI-1 and ESP32-S2-MINI-1U are two powerful, generic Wi-Fi MCU modules that integrate ESP32-S2FH4 chip. ESP32-S2-MINI-1 comes with a PCB antenna, and ESP32-S2-MINI-1U with an external antenna connector. They both feature a 4 MB external SPI flash.
+   * - On-board module (ESP32-S2-MINI-1 or ESP32-S2-MINI-1U in figures above)
+     - ESP32-S2-MINI series modules with an on-board PCB antenna or a connector for an external antenna. This series of modules, known for its small size, have a flash and/or a PSRAM integrated in the chip package. For more information, please refer to :ref:`user-guide-s2-devkitm-1-v1-ordering-info`.
    * - Pin Headers
      - All available GPIO pins (except for the SPI bus for flash) are broken out to the pin headers on the board. Users can program ESP32-S2FH4 chip to enable multiple functions such as SPI, I2S, UART, I2C, touch sensors, PWM etc. For details, please see :ref:`user-guide-devkitm-1-v1-header-blocks`.
    * - 3.3 V Power On LED
@@ -101,20 +147,17 @@ The key components of the board are described in a clockwise direction.
    * - 5 V to 3.3 V LDO
      - Power regulator that converts a 5 V supply into a 3.3 V output.
    * - External Antenna Connector
-     - On **ESP32-S2-MINI-1U** module only. For connector dimensions, please refer to Section External Antenna Connector Dimensions in `ESP32-S2-MINI-1 & ESP32-S2-MINI-1U Datasheet <https://www.espressif.com/sites/default/files/documentation/esp32-s2-mini-1_esp32-s2-mini-1u_datasheet_en.pdf>`_.
+     - On **ESP32-S2-MINI-2U** and **ESP32-S2-MINI-1U** module only. For connector dimensions, please refer to Section External Antenna Connector Dimensions in module datasheet.
 
 Start Application Development
 -----------------------------
 
-Before powering up your ESP32-S2-DevKitM-1(U), please make sure that it is in good condition with no obvious signs of damage.
+Before powering up your ESP32-S2-DevKitM-1, please make sure that it is in good condition with no obvious signs of damage.
 
 Required Hardware
 ^^^^^^^^^^^^^^^^^
 
-- ESP32-S2-DevKitM-1(U)
-
-  + For ESP32-S2-DevKitM-1U, an antenna is also required.
-
+- ESP32-S2-DevKitM-1
 - USB 2.0 cable (Standard-A to Micro-B)
 - Computer running Windows, Linux, or macOS
 
@@ -125,7 +168,7 @@ Required Hardware
 Software Setup
 ^^^^^^^^^^^^^^
 
-Please proceed to :doc:`../../get-started/index`, where Section :ref:`get-started-step-by-step` will quickly help you set up the development environment and then flash an application example into your ESP32-S2-DevKitM-1(U).
+Please proceed to :doc:`../../get-started/index`, where Section :ref:`get-started-step-by-step` will quickly help you set up the development environment and then flash an application example into your ESP32-S2-DevKitM-1.
 
 .. note::
 
@@ -142,10 +185,10 @@ A block diagram below shows the components of ESP32-S2-DevKitM-1 and their inter
 .. figure:: ../../../_static/esp32-s2-devkitm-1-v1-block-diagram.png
     :align: center
     :scale: 70%
-    :alt: ESP32-S2-DevKitM-1(U) (click to enlarge)
+    :alt: ESP32-S2-DevKitM-1 (click to enlarge)
     :figclass: align-center
 
-    ESP32-S2-DevKitM-1(U) (click to enlarge)
+    ESP32-S2-DevKitM-1 (click to enlarge)
 
 Power Supply Options
 ^^^^^^^^^^^^^^^^^^^^
@@ -163,7 +206,7 @@ It is recommended to use the first option: Micro-USB Port.
 Header Block
 ------------
 
-The two tables below provide the **Name** and **Function** of the pin headers on both sides of the board (J1 and J3). The pin header names are shown in :ref:`user-guide-devkitm-1-v1-board-front`. The numbering is the same as in the `ESP32-S2-DevKitM-1(U) Schematics <https://dl.espressif.com/dl/schematics/ESP32-S2-DevKitM-1_V1_Schematics.pdf>`_ (PDF).
+The two tables below provide the **Name** and **Function** of the pin headers on both sides of the board (J1 and J3). The pin header names are shown in :ref:`user-guide-devkitm-1-v1-board-front`. The numbering is the same as in the `ESP32-S2-DevKitM-1 Schematics <https://dl.espressif.com/dl/schematics/ESP32-S2-DevKitM-1_V1_Schematics.pdf>`_ (PDF).
 
 J1
 ^^^
@@ -228,10 +271,10 @@ Pin Layout
 .. figure:: ../../../_static/esp32-s2-devkitm-1-v1-pin-layout.png
     :align: center
     :scale: 15%
-    :alt: ESP32-S2-DevKitM-1(U) (click to enlarge)
+    :alt: ESP32-S2-DevKitM-1 (click to enlarge)
     :figclass: align-center
 
-    ESP32-S2-DevKitM-1(U) Pin Layout (click to enlarge)
+    ESP32-S2-DevKitM-1 Pin Layout (click to enlarge)
 
 Hardware Revision Details
 =========================
@@ -240,11 +283,18 @@ This is the first revision of this board released.
 
 Related Documents
 =================
-* `ESP32-S2-DevKitM-1(U) Schematics <https://dl.espressif.com/dl/schematics/ESP32-S2-DevKitM-1_V1_Schematics.pdf>`_ (PDF)
-* `ESP32-S2-DevKitM-1(U) PCB Layout <https://dl.espressif.com/dl/schematics/ESP32-S2-DevKitM-1_V1_PCB_Layout.pdf>`_ (PDF)
-* `ESP32-S2-DevKitM-1(U) Dimensions <https://dl.espressif.com/dl/schematics/ESP32-S2-DevKitM-1_V1_Dimensions.pdf>`_ (PDF)
-* `ESP32-S2 Series Datasheet <https://www.espressif.com/sites/default/files/documentation/esp32-s2_datasheet_en.pdf>`_ (PDF)
-* `ESP32-S2-MINI-1 & ESP32-S2-MINI-1U Datasheet <https://www.espressif.com/sites/default/files/documentation/esp32-s2-mini-1_esp32-s2-mini-1u_datasheet_en.pdf>`_ (PDF)
+* `ESP32-S2 Series Chip Revision v1.0 Datasheet`_ (PDF)
+* `ESP32-S2 Series Chip Revision v0.0 Datasheet <https://www.espressif.com/sites/default/files/documentation/esp32-s2_datasheet_en.pdf>`_ (PDF)
+* `ESP32-S2 Series SoC Errata`_ (PDF)
+* `ESP32-S2-MINI-2 & ESP32-S2-MINI-2U Module Datasheet <https://www.espressif.com/sites/default/files/documentation/esp32-s2-mini-2_esp32-s2-mini-2u_datasheet_en.pdf>`_ (PDF)
+* `ESP32-S2-MINI-1 & ESP32-S2-MINI-1U Module Datasheet <https://www.espressif.com/sites/default/files/documentation/esp32-s2-mini-1_esp32-s2-mini-1u_datasheet_en.pdf>`_ (PDF)
+* `ESP32-S2-DevKitM-1 Schematics <https://dl.espressif.com/dl/schematics/ESP32-S2-DevKitM-1_V1_Schematics.pdf>`_ (PDF)
+* `ESP32-S2-DevKitM-1 PCB Layout <https://dl.espressif.com/dl/schematics/ESP32-S2-DevKitM-1_V1_PCB_Layout.pdf>`_ (PDF)
+* `ESP32-S2-DevKitM-1 Dimensions <https://dl.espressif.com/dl/schematics/ESP32-S2-DevKitM-1_V1_Dimensions.pdf>`_ (PDF)
 * `ESP Product Selector <https://products.espressif.com/#/product-selector?names=>`_
 
 For other design documentation for the board, please contact us at `sales@espressif.com <sales@espressif.com>`_.
+
+.. _NRND: https://www.espressif.com/en/products/longevity-commitment?id=nrnd
+.. _ESP32-S2 Series Chip Revision v1.0 Datasheet: https://www.espressif.com/sites/default/files/documentation/esp32-s2-v1.0_datasheet_en.pdf
+.. _ESP32-S2 Series SoC Errata: https://espressif.com/sites/default/files/documentation/esp32-s2_errata_en.pdf
diff --git a/docs/zh_CN/get-started/index.rst b/docs/zh_CN/get-started/index.rst
index 9fc5370ad3..e58adb2fd1 100644
--- a/docs/zh_CN/get-started/index.rst
+++ b/docs/zh_CN/get-started/index.rst
@@ -97,7 +97,7 @@
         :maxdepth: 1
 
         ESP32-S2-Saola-1 <../hw-reference/esp32s2/user-guide-saola-1-v1.2>
-        ESP32-S2-DevKitM-1(U) <../hw-reference/esp32s2/user-guide-devkitm-1-v1>
+        ESP32-S2-DevKitM-1 <../hw-reference/esp32s2/user-guide-devkitm-1-v1>
         ESP32-S2-DevKitC-1 <../hw-reference/esp32s2/user-guide-s2-devkitc-1>
         ESP32-S2-Kaluga-Kit <../hw-reference/esp32s2/user-guide-esp32-s2-kaluga-1-kit>
 
diff --git a/docs/zh_CN/hw-reference/esp32s2/user-guide-devkitm-1-v1.rst b/docs/zh_CN/hw-reference/esp32s2/user-guide-devkitm-1-v1.rst
index f4e1670afb..962706ce0a 100644
--- a/docs/zh_CN/hw-reference/esp32s2/user-guide-devkitm-1-v1.rst
+++ b/docs/zh_CN/hw-reference/esp32s2/user-guide-devkitm-1-v1.rst
@@ -1,14 +1,12 @@
-=====================
-ESP32-S2-DevKitM-1(U)
-=====================
+==================
+ESP32-S2-DevKitM-1
+==================
 
 :link_to_translation:`en: [English]`
 
-本指南介绍了乐鑫的小型开发板 ESP32-S2-DevKitM-1(U)。
+本指南介绍了乐鑫的小型开发板 ESP32-S2-DevKitM-1。
 
-ESP32-S2-DevKitM-1(U) 是一款基于 `ESP32-S2FH4 <https://www.espressif.com/sites/default/files/documentation/esp32-s2_datasheet_cn.pdf>`__ 芯片（ESP32-S2 系列）的通用型开发板。该款开发板具有丰富的外设和优化的引脚布局，令产品开发更快捷。
-
-ESP32-S2-DevKitM-1 搭载的是 `ESP32-S2-MINI-1 <https://www.espressif.com/sites/default/files/documentation/esp32-s2-mini-1_esp32-s2-mini-1u_datasheet_cn.pdf>`__ 模组 （PCB 板载天线），ESP32-S2-DevKitM-1U 搭载的是 `ESP32-S2-MINI-1U <https://www.espressif.com/sites/default/files/documentation/esp32-s2-mini-1_esp32-s2-mini-1u_datasheet_cn.pdf>`__ 模组 （外部天线连接器）。
+ESP32-S2-DevKitM-1 是乐鑫一款入门级开发板。板上模组大部分管脚均已引出至两侧排针，开发人员可根据实际需求，轻松通过跳线连接多种外围设备，同时也可将开发板插在面包板上使用。
 
 +----------------------+-----------------------+
 | |ESP32-S2-DevKitM-1| | |ESP32-S2-DevKitM-1U| | 
@@ -22,36 +20,84 @@ ESP32-S2-DevKitM-1 搭载的是 `ESP32-S2-MINI-1 <https://www.espressif.com/site
 
 本指南包括如下内容：
 
-- `入门指南`_: 简要介绍了 ESP32-S2-DevKitM-1(U) 和硬件、软件设置指南。
-- `硬件参考`_: 详细介绍了 ESP32-S2-DevKitM-1(U) 的硬件。
+- `入门指南`_: 简要介绍了 ESP32-S2-DevKitM-1 和硬件、软件设置指南。
+- `硬件参考`_: 详细介绍了 ESP32-S2-DevKitM-1 的硬件。
 - `硬件版本`_：介绍硬件历史版本和已知问题，并提供链接至历史版本开发板的入门指南（如有）。
 - `相关文档`_: 列出了相关文档的链接。
 
 入门指南
 ========
 
-本节介绍了如何快速上手 ESP32-S2-DevKitM-1(U)。开头部分介绍了 ESP32-S2-DevKitM-1(U)，`开始开发应用`_ 小节介绍了怎样在 ESP32-S2-DevKitM-1(U) 上烧录固件及相关准备工作。
-
-概述
-----
-
-ESP32-S2-DevKitM-1(U) 是乐鑫一款搭载 ESP32-S2-MINI-1 或 ESP32-S2-MINI-1U 模组的入门级开发板。板上模组大部分管脚均已引出至两侧排针，开发人员可根据实际需求，轻松通过跳线连接多种外围设备，同时也可将开发板插在面包板上使用。
-
+本节介绍了如何快速上手 ESP32-S2-DevKitM-1。开头部分介绍了 ESP32-S2-DevKitM-1，`开始开发应用`_ 小节介绍了怎样在 ESP32-S2-DevKitM-1 上烧录固件及相关准备工作。
 
 内含组件和包装
 --------------
 
+.. _user-guide-devkitm-1-v1-ordering-info:
+
+订购信息
+^^^^^^^^
+
+该开发板有多种型号可供选择，详见下表。
+
+.. list-table::
+   :header-rows: 1
+   :widths: 30 30 10 10 20
+
+   * - 订购代码
+     - 搭载模组 [#]_
+     - Flash
+     - PSRAM
+     - 天线
+   * - ESP32-S2-DevKitM-1-N4R2
+     - ESP32-S2-MINI-1-2
+
+       （推荐）
+     - 4 MB
+     - 2 MB
+     - PCB 板载天线
+   * - ESP32-S2-DevKitM-1U-N4R2
+     - ESP32-S2-MINI-1-2U
+
+       （推荐）
+     - 4 MB
+     - 2 MB
+     - 外部天线连接器
+   * - ESP32-S2-DevKitM-1
+     - ESP32-S2-MINI-1
+     - 4 MB
+     - ---
+     - PCB 板载天线
+   * - ESP32-S2-DevKitM-1U
+     - ESP32-S2-MINI-1U
+     - 4 MB
+     - ---
+     - 外部天线连接器
+   * - ESP32-S2-DevKitM-1R
+     - ESP32-S2-MINI-1
+     - 4 MB
+     - 2 MB
+     - PCB 板载天线     
+   * - ESP32-S2-DevKitM-1RU
+     - ESP32-S2-MINI-1U
+     - 4 MB
+     - 2 MB
+     - 外部天线连接器
+
+
+.. [#] ESP32-S2-MINI-2 和 ESP32-S2-MINI-2U 模组使用 v1.0 版本芯片，其余模组使用 v0.0 版本芯片。更多关于芯片版本的信息，请参考 `《ESP32-S2 系列芯片勘误表》`_。
+
 零售订单
 ^^^^^^^^
 
-如购买样品，每个 ESP32-S2-DevKitM-1(U) 开发板将以防静电袋或零售商选择的其他方式包装。
+如购买样品，每个 ESP32-S2-DevKitM-1 开发板将以防静电袋或零售商选择的其他方式包装。
 
 零售订单请前往 https://www.espressif.com/zh-hans/company/contact/buy-a-sample。
 
 批量订单
 ^^^^^^^^
 
-如批量购买，ESP32-S2-DevKitM-1(U) 开发板将以大纸板箱包装。
+如批量购买，ESP32-S2-DevKitM-1 开发板将以大纸板箱包装。
 
 批量订单请前往 https://www.espressif.com/zh-hans/contact-us/sales-questions。
 
@@ -82,8 +128,8 @@ ESP32-S2-DevKitM-1(U) 是乐鑫一款搭载 ESP32-S2-MINI-1 或 ESP32-S2-MINI-1U
 
    * - 主要组件
      - 介绍
-   * - ESP32-S2-MINI-1 或 ESP32-S2-MINI-1U
-     - ESP32-S2-MINI-1 和 ESP32-S2-MINI-1U 是集成 ESP32-S2FH4 的通用型 Wi-Fi MCU 模组，ESP32-S2-MINI-1 采用 PCB 板载天线，ESP32-S2-MINI-1U 采用外部天线连接器。两款模组均配置了 4 MB SPI flash。
+   * - 板载模组（上图中为 ESP32-S2-MINI-1 或 ESP32-S2-MINI-1U）
+     - ESP32-S2-MINI 系列模组，可搭载 PCB 板载天线或外部天线连接器。该系列模组尺寸小，flash 和/或 PSRAM 集成在芯片封装内。更多信息，详见 :ref:`user-guide-devkitm-1-v1-ordering-info`。
    * - Pin Headers（排针）
      - 所有可用 GPIO 管脚（除 flash 的 SPI 总线）均已引出至开发板的排针。用户可对 ESP32-S2FH4 芯片编程，使能 SPI、I2S、UART、I2C、触摸传感器、PWM 等多种功能。请查看 :ref:`user-guide-devkitm-1-v1-header-blocks` 获取更多信息。
    * - 3.3 V Power On LED（3.3 V 电源指示灯）
@@ -101,20 +147,17 @@ ESP32-S2-DevKitM-1(U) 是乐鑫一款搭载 ESP32-S2-MINI-1 或 ESP32-S2-MINI-1U
    * - 5 V to 3.3 V LDO（5 V 转 3.3 V LDO）
      - 电源转换器，输入 5 V，输出 3.3 V。
    * - External Antenna Connector（外部天线连接器）
-     - 仅 **ESP32-S2-MINI-1U** 模组带有外部天线连接器。连接器尺寸，请参考 `《ESP32-S2-MINI-1 & ESP32-S2-MINI-1U 技术规格书》 <https://www.espressif.com/sites/default/files/documentation/esp32-s2-mini-1_esp32-s2-mini-1u_datasheet_cn.pdf>`_ 的外部天线连接器尺寸章节。
+     - 仅 **ESP32-S2-MINI-2U** 和 **ESP32-S2-MINI-1U** 模组带有外部天线连接器。连接器尺寸，请参考模组规格书的 外部天线连接器尺寸章节。
 
 开始开发应用
 ------------
 
-通电前，请确保 ESP32-S2-DevKitM-1(U) 完好无损。
+通电前，请确保 ESP32-S2-DevKitM-1 完好无损。
 
 必备硬件
 ^^^^^^^^
 
-- ESP32-S2-DevKitM-1(U)
-
-  + 如使用 ESP32-S2-DevKitM-1U，还需准备天线
-
+- ESP32-S2-DevKitM-1
 - USB 2.0 数据线（标准 A 型转 Micro-B 型）
 - 电脑 （Windows、Linux 或 macOS）
 
@@ -125,7 +168,7 @@ ESP32-S2-DevKitM-1(U) 是乐鑫一款搭载 ESP32-S2-MINI-1 或 ESP32-S2-MINI-1U
 软件设置
 ^^^^^^^^
 
-请前往 :doc:`../../get-started/index`，在 :ref:`get-started-step-by-step` 一节查看如何快速设置开发环境，将应用程序烧录至 ESP32-S2-DevKitM-1(U)。
+请前往 :doc:`../../get-started/index`，在 :ref:`get-started-step-by-step` 一节查看如何快速设置开发环境，将应用程序烧录至 ESP32-S2-DevKitM-1。
 
 .. 注解::
     
@@ -137,20 +180,20 @@ ESP32-S2-DevKitM-1(U) 是乐鑫一款搭载 ESP32-S2-MINI-1 或 ESP32-S2-MINI-1U
 功能框图
 --------
 
-ESP32-S2-DevKitM-1(U) 的主要组件和连接方式如下图所示。
+ESP32-S2-DevKitM-1 的主要组件和连接方式如下图所示。
 
 .. figure:: ../../../_static/esp32-s2-devkitm-1-v1-block-diagram.png
     :align: center
     :scale: 70%
-    :alt: ESP32-S2-DevKitM-1(U) （点击放大）
+    :alt: ESP32-S2-DevKitM-1 （点击放大）
     :figclass: align-center
 
-    ESP32-S2-DevKitM-1(U) （点击放大）
+    ESP32-S2-DevKitM-1 （点击放大）
 
 电源选项
 ^^^^^^^^
 
-您可从以下三种供电方式中任选其一给 ESP32-S2-DevKitM-1(U) 供电：
+您可从以下三种供电方式中任选其一给 ESP32-S2-DevKitM-1 供电：
 
 - Micro-USB 接口供电（默认）
 - 5V 和 GND 排针供电
@@ -163,7 +206,7 @@ ESP32-S2-DevKitM-1(U) 的主要组件和连接方式如下图所示。
 排针
 ----
 
-下表列出了开发板两侧排针（J1 和 J3）的 **名称** 和 **功能**，排针的名称如图 :ref:`user-guide-devkitm-1-v1-board-front` 所示，排针的序号与 `ESP32-S2-DevKitM-1(U) 原理图 <https://dl.espressif.com/dl/schematics/ESP32-S2-DevKitM-1_V1_Schematics.pdf>`_ (PDF)一致。
+下表列出了开发板两侧排针（J1 和 J3）的 **名称** 和 **功能**，排针的名称如图 :ref:`user-guide-devkitm-1-v1-board-front` 所示，排针的序号与 `ESP32-S2-DevKitM-1 原理图 <https://dl.espressif.com/dl/schematics/ESP32-S2-DevKitM-1_V1_Schematics.pdf>`_ (PDF)一致。
 
 J1
 ^^^
@@ -228,10 +271,10 @@ J3
 .. figure:: ../../../_static/esp32-s2-devkitm-1-v1-pin-layout.png
     :align: center
     :scale: 15%
-    :alt: ESP32-S2-DevKitM-1(U) 管脚布局（点击放大）
+    :alt: ESP32-S2-DevKitM-1 管脚布局（点击放大）
     :figclass: align-center
 
-    ESP32-S2-DevKitM-1(U) 管脚布局（点击放大）
+    ESP32-S2-DevKitM-1 管脚布局（点击放大）
 
 硬件版本
 ==========
@@ -240,11 +283,18 @@ J3
 
 相关文档
 ========
-* `ESP32-S2-DevKitM-1(U) 原理图 <https://dl.espressif.com/dl/schematics/ESP32-S2-DevKitM-1_V1_Schematics.pdf>`_ (PDF)
-* `ESP32-S2-DevKitM-1(U) PCB 布局 <https://dl.espressif.com/dl/schematics/ESP32-S2-DevKitM-1_V1_PCB_Layout.pdf>`_ (PDF)
-* `ESP32-S2-DevKitM-1(U) 尺寸图 <https://dl.espressif.com/dl/schematics/ESP32-S2-DevKitM-1_V1_Dimensions.pdf>`_ (PDF)
-* `ESP32-S2 系列技术规格书 <https://www.espressif.com/sites/default/files/documentation/esp32-s2_datasheet_cn.pdf>`_ (PDF)
-* `ESP32-S2-MINI-1 & ESP32-S2-MINI-1U 技术规格书 <https://www.espressif.com/sites/default/files/documentation/esp32-s2-mini-1_esp32-s2-mini-1u_datasheet_cn.pdf>`_ (PDF)
+* `ESP32-S2 系列芯片 v1.0 版本技术规格书`_ (PDF)
+* `ESP32-S2 系列芯片 v0.0 版本技术规格书 <https://www.espressif.com/sites/default/files/documentation/esp32-s2_datasheet_cn.pdf>`_ (PDF)
+* `《ESP32-S2 系列芯片勘误表》`_ (PDF)
+* `《ESP32-S2-MINI-2 & ESP32-S2-MINI-2U 技术规格书》 <https://www.espressif.com/sites/default/files/documentation/esp32-s2-mini-2_esp32-s2-mini-2u_datasheet_cn.pdf>`_ (PDF)
+* `《ESP32-S2-MINI-1 & ESP32-S2-MINI-1U 技术规格书》 <https://www.espressif.com/sites/default/files/documentation/esp32-s2-mini-1_esp32-s2-mini-1u_datasheet_cn.pdf>`_ (PDF)
+* `ESP32-S2-DevKitM-1 原理图 <https://dl.espressif.com/dl/schematics/ESP32-S2-DevKitM-1_V1_Schematics.pdf>`_ (PDF)
+* `ESP32-S2-DevKitM-1 PCB 布局 <https://dl.espressif.com/dl/schematics/ESP32-S2-DevKitM-1_V1_PCB_Layout.pdf>`_ (PDF)
+* `ESP32-S2-DevKitM-1 尺寸图 <https://dl.espressif.com/dl/schematics/ESP32-S2-DevKitM-1_V1_Dimensions.pdf>`_ (PDF)
 * `乐鑫产品选型工具 <https://products.espressif.com/#/product-selector?names=>`__ 
 
 有关本开发板的更多设计文档，请联系我们的商务部门 `sales@espressif.com <sales@espressif.com>`_。
+
+.. _不推荐用于新设计: https://www.espressif.com/zh-hans/products/longevity-commitment
+.. _ESP32-S2 系列芯片 v1.0 版本技术规格书: https://www.espressif.com/sites/default/files/documentation/esp32-s2-v1.0_datasheet_cn.pdf
+.. _《ESP32-S2 系列芯片勘误表》: https://espressif.com/sites/default/files/documentation/esp32-s2_errata_cn.pdf

From d7423ae38eff19135317a61d86e7115a13a50a4c Mon Sep 17 00:00:00 2001
From: Vilem Zavodny <vilem.zavodny@espressif.com>
Date: Tue, 20 Sep 2022 15:04:26 +0200
Subject: [PATCH 511/665] Fixed first character in LVGL OLED example.

---
 examples/peripherals/lcd/i2c_oled/main/lvgl_demo_ui.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/examples/peripherals/lcd/i2c_oled/main/lvgl_demo_ui.c b/examples/peripherals/lcd/i2c_oled/main/lvgl_demo_ui.c
index 28d9801515..fe165fde7d 100644
--- a/examples/peripherals/lcd/i2c_oled/main/lvgl_demo_ui.c
+++ b/examples/peripherals/lcd/i2c_oled/main/lvgl_demo_ui.c
@@ -12,6 +12,6 @@ void example_lvgl_demo_ui(lv_disp_t *disp)
     lv_obj_t *label = lv_label_create(scr);
     lv_label_set_long_mode(label, LV_LABEL_LONG_SCROLL_CIRCULAR); /* Circular scroll */
     lv_label_set_text(label, "Hello Espressif, Hello LVGL.");
-    lv_obj_set_width(label, 150);
+    lv_obj_set_width(label, 128);
     lv_obj_align(label, LV_ALIGN_TOP_MID, 0, 0);
 }

From 1c6edff560e6a548b0f06cf697db763f77a27096 Mon Sep 17 00:00:00 2001
From: Matus Fabo <matus.fabo@espressif.com>
Date: Thu, 14 Apr 2022 12:08:26 +0200
Subject: [PATCH 512/665] add: data classes for parsing NVS binary data add:
 functions to print formatted NVS data add: color support via ANSI escape
 sequences add: documentation

---
 .../nvs_flash/nvs_partition_parser/README.rst |  28 +
 .../nvs_partition_parser/README_CN.rst        |   0
 .../nvs_partition_parser/nvs_read.py          | 780 ++++++++++++++++++
 docs/en/api-reference/storage/index.rst       |   1 +
 .../storage/nvs_partition_parse.rst           |   1 +
 docs/zh_CN/api-reference/storage/index.rst    |   1 +
 .../storage/nvs_partition_parse.rst           |   1 +
 7 files changed, 812 insertions(+)
 create mode 100644 components/nvs_flash/nvs_partition_parser/README.rst
 create mode 100644 components/nvs_flash/nvs_partition_parser/README_CN.rst
 create mode 100644 components/nvs_flash/nvs_partition_parser/nvs_read.py
 create mode 100644 docs/en/api-reference/storage/nvs_partition_parse.rst
 create mode 100644 docs/zh_CN/api-reference/storage/nvs_partition_parse.rst

diff --git a/components/nvs_flash/nvs_partition_parser/README.rst b/components/nvs_flash/nvs_partition_parser/README.rst
new file mode 100644
index 0000000000..3422fe401d
--- /dev/null
+++ b/components/nvs_flash/nvs_partition_parser/README.rst
@@ -0,0 +1,28 @@
+NVS Partition Parser Utility
+============================
+
+Introduction
+------------
+
+The utility :component_file:`nvs_flash/nvs_partition_parser/nvs_read.py` loads and parses an NVS storage partition for easier debugging / data extraction.  
+The utility also has an integrity check feature which scans the partition for potential errors.
+
+Encrypted partitions
+--------------------
+
+This utility doesn't support decryption. To decrypt the NVS partition use the :doc:`NVS Partition Generator Utility </api-reference/storage/nvs_partition_gen>` which does support NVS partition encryption/decryption.
+
+Usage
+-----
+
+The utility provides 6 different output styles with `-d` or `--dump` option:
+    - `all` (default) - Prints all entries with metadata 
+    - `written` - Prints only written entries with metadata
+    - `minimal` - Prints written `namespace:key = value` pairs
+    - `namespaces` - Prints all written namespaces
+    - `blobs` - Prints all blobs & strings (reconstructs them if they are chunked)
+    - `storage_info` - Prints entry states count for every page
+
+.. note:: There is also `none` option which will not print anything. This can be used with the integrity check option if the contents of NVS partition are not relevant.
+
+The utility also provides an integrity check feature via `-i` or `--integrity-check` option. This option scans through the entire partition and prints potential errors. This option can be used with '-d none' option which will print only the potential errors.
\ No newline at end of file
diff --git a/components/nvs_flash/nvs_partition_parser/README_CN.rst b/components/nvs_flash/nvs_partition_parser/README_CN.rst
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/components/nvs_flash/nvs_partition_parser/nvs_read.py b/components/nvs_flash/nvs_partition_parser/nvs_read.py
new file mode 100644
index 0000000000..82baabfa67
--- /dev/null
+++ b/components/nvs_flash/nvs_partition_parser/nvs_read.py
@@ -0,0 +1,780 @@
+#!/usr/bin/env python3
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: Apache-2.0
+import argparse
+import sys
+import traceback
+from typing import Any, Dict, List
+from zlib import crc32
+
+
+class Logger:
+    ansi = {
+        'red': '\033[31m',
+        'green': '\033[32m',
+        'yellow': '\033[33m',
+        'blue': '\033[34m',
+        'cyan': '\033[36m',
+        'bold': '\033[1m',
+        'clear': '\033[0m'
+    }
+
+    def __init__(self, *, color:str='auto'):
+        self.color = color == 'always' or (color == 'auto' and sys.stdout.isatty())
+
+    def set_color(self, color:str) -> None:
+        self.color = color == 'always' or (color == 'auto' and sys.stdout.isatty())
+
+    def info(self, *args, **kwargs) -> None:  # type: ignore
+        kwargs['file'] = kwargs.get('file', sys.stdout)  # Set default output to be stdout, but can be overwritten
+        print(*args, **kwargs)
+
+    def error(self, *args, **kwargs) -> None:  # type: ignore
+        kwargs['file'] = kwargs.get('file', sys.stderr)  # Set default output to be stderr, but can be overwritten
+        print(*args, **kwargs)
+
+    def red(self, text:str) -> str:
+        if self.color:
+            return Logger.ansi['red'] + text + Logger.ansi['clear']
+        return text
+
+    def green(self, text:str) -> str:
+        if self.color:
+            return Logger.ansi['green'] + text + Logger.ansi['clear']
+        return text
+
+    def yellow(self, text:str) -> str:
+        if self.color:
+            return Logger.ansi['yellow'] + text + Logger.ansi['clear']
+        return text
+
+    def blue(self, text:str) -> str:
+        if self.color:
+            return Logger.ansi['blue'] + text + Logger.ansi['clear']
+        return text
+
+    def cyan(self, text:str) -> str:
+        if self.color:
+            return Logger.ansi['cyan'] + text + Logger.ansi['clear']
+        return text
+
+    def bold(self, text:str) -> str:
+        if self.color:
+            return Logger.ansi['bold'] + text + Logger.ansi['clear']
+        return text
+
+
+# Constants
+class Constants:
+    class ConstantError(AttributeError):
+        pass
+
+    def __init__(self) -> None:
+        self.page_size  = 4096
+        self.entry_size = 32
+        self.item_type = {
+            0x01: 'uint8_t',
+            0x11: 'int8_t',
+            0x02: 'uint16_t',
+            0x12: 'int16_t',
+            0x04: 'uint32_t',
+            0x14: 'int32_t',
+            0x08: 'uint64_t',
+            0x18: 'int64_t',
+            0x21: 'string',
+            0x41: 'blob',
+            0x42: 'blob_data',
+            0x48: 'blob_index',
+        }
+        self.page_status = {
+            0xffffffff: 'Empty',
+            0xfffffffe: 'Active',
+            0xfffffffc: 'Full',
+            0xfffffff8: 'Freeing',
+        }
+        self.entry_status = {
+            0b11: 'Empty',
+            0b10: 'Written',
+            0b00: 'Erased',
+        }
+
+    def __setattr__(self, key:str, val:Any) -> None:
+        if self.__dict__.get(key, None) is None:
+            self.__dict__[key] = val
+        else:
+            raise Constants.ConstantError('Cannot change a constant!')
+
+
+const = Constants()
+log = Logger()
+
+
+class NotAlignedError(ValueError):
+    pass
+
+
+class NVS_Partition:
+    def __init__(self, name:str, raw_data:bytearray):
+        if len(raw_data) % const.page_size != 0:
+            raise NotAlignedError(f'Given partition data is not aligned to page size ({len(raw_data)} % {const.page_size} = {len(raw_data)%const.page_size})')
+
+        # Divide partition into pages
+        self.name = name
+        self.pages = []
+        for i in range(0, len(raw_data), const.page_size):
+            self.pages.append(NVS_Page(raw_data[i:i + const.page_size], i))
+
+
+class NVS_Page:
+    def __init__(self, page_data:bytearray, address:int):
+        if len(page_data) != const.page_size:
+            raise NotAlignedError(f'Size of given page does not match page size ({len(page_data)} != {const.page_size})')
+
+        # Initialize class
+        self.is_empty      = page_data[0:const.entry_size] == bytearray({0xff}) * const.entry_size
+        self.start_address = address
+        self.raw_header    = page_data[0:const.entry_size]
+        self.raw_entry_state_bitmap = page_data[const.entry_size:2 * const.entry_size]
+        self.entries       = []
+
+        # Load header
+        self.header:Dict[str, Any] = {
+            'status': const.page_status.get(int.from_bytes(page_data[0:4], byteorder='little'), 'Invalid'),
+            'page_index': int.from_bytes(page_data[4:8], byteorder='little'),
+            'version': 256 - page_data[8],
+            'crc':{
+                'original': int.from_bytes(page_data[28:32], byteorder='little'),
+                'computed': crc32(page_data[4:28], 0xFFFFFFFF)
+            }
+        }
+
+        # Load entry state bitmap
+        entry_states = []
+        for c in self.raw_entry_state_bitmap:
+            for index in range(0, 8, 2):
+                entry_states.append(const.entry_status.get((c >> index) & 3, 'Invalid'))
+        entry_states = entry_states[:-2]
+
+        # Load entries
+        i = 2
+        while i < int(const.page_size / const.entry_size):  # Loop through every entry
+            span = page_data[(i * const.entry_size) + 2]
+            if span in [0xff, 0]:  # 'Default' span length to prevent span overflow
+                span = 1
+
+            # Load an entry
+            entry = NVS_Entry(i - 2, page_data[i * const.entry_size:(i + 1) * const.entry_size], entry_states[i - 2])
+            self.entries.append(entry)
+
+            # Load all children entries
+            if span != 1:
+                for span_idx in range(1, span):
+                    page_addr = i + span_idx
+                    entry_idx = page_addr - 2
+                    if page_addr * const.entry_size >= const.page_size:
+                        break
+                    child_entry = NVS_Entry(entry_idx, page_data[page_addr * const.entry_size:(page_addr + 1) * const.entry_size], entry_states[entry_idx])
+                    entry.child_assign(child_entry)
+                entry.compute_crc()
+            i += span
+
+
+class NVS_Entry:
+    def __init__(self, index:int, entry_data:bytearray, entry_state:str):
+        if len(entry_data) != const.entry_size:
+            raise NotAlignedError(f'Given entry is not aligned to entry size ({len(entry_data)} % {const.entry_size} = {len(entry_data)%const.entry_size})')
+
+        def item_convert(i_type:int, data:bytearray) -> Dict:
+            byte_size_mask = 0x0f
+            number_sign_mask = 0xf0
+            fixed_entry_length_threshold = 0x20  # Fixed length entry type number is always smaller than this
+            if i_type in const.item_type:
+                # Deal with non variable length entries
+                if i_type < fixed_entry_length_threshold:
+                    size = i_type & byte_size_mask
+                    num = int.from_bytes(data[:size], byteorder='little', signed=bool(i_type & number_sign_mask))
+                    return {'value':num}
+
+                # Deal with variable length entries
+                if const.item_type[i_type] in ['string', 'blob_data', 'blob']:
+                    size = int.from_bytes(data[:2], byteorder='little')
+                    crc = int.from_bytes(data[4:8], byteorder='little')
+                    return {'value': [size, crc],
+                            'size': size,
+                            'crc': crc}
+                if const.item_type[i_type] == 'blob_index':
+                    size = int.from_bytes(data[:4], byteorder='little')
+                    chunk_count = data[4]
+                    chunk_start = data[5]
+                    return {'value': [size, chunk_count, chunk_start],
+                            'size': size,
+                            'chunk_count': chunk_count,
+                            'chunk_start': chunk_start}
+            return {'value': log.red('Cannot parse')}
+
+        def key_decode(data:bytearray) -> str:
+            decoded = ''
+            for n in data:
+                char = chr(n)
+                if char.isprintable():
+                    decoded += char
+            return decoded
+
+        self.raw = entry_data
+        self.state = entry_state
+        self.is_empty = self.raw == bytearray({0xff}) * const.entry_size
+        self.index = index
+
+        namespace       = self.raw[0]
+        entry_type      = self.raw[1]
+        span            = self.raw[2]
+        chunk_index     = self.raw[3]
+        crc             = self.raw[4:8]
+        key             = self.raw[8:24]
+        data            = self.raw[24:32]
+        raw_without_crc = self.raw[:4] + self.raw[8:32]
+        self.metadata: Dict[str, Any] = {
+            'namespace': namespace,
+            'type': const.item_type.get(entry_type, f'0x{entry_type:02x}'),
+            'span': span,
+            'chunk_index': chunk_index,
+            'crc':{
+                'original': int.from_bytes(crc, byteorder='little'),
+                'computed': crc32(raw_without_crc,  0xFFFFFFFF),
+                'data_original': int.from_bytes(data[-4:], byteorder='little'),
+                'data_computed': 0
+            }
+        }
+        self.children: List['NVS_Entry'] = []
+        self.key = key_decode(key)
+        self.data = item_convert(entry_type, data)
+
+    def dump_raw(self) -> str:
+        hex_bytes = ''
+        decoded = ''
+        for i, c in enumerate(self.raw):
+            middle_index = int(len(self.raw) / 2)
+            if i == middle_index:  # Add a space in the middle
+                hex_bytes += ' '
+                decoded += ' '
+            hex_bytes += f'{c:02x} '
+            decoded += chr(c) if chr(c).isprintable() else '.'
+        return hex_bytes + ' ' + decoded
+
+    def child_assign(self, entry:'NVS_Entry') -> None:
+        if not isinstance(entry, type(self)):
+            raise ValueError('You can assign only NVS_Entry')
+        self.children.append(entry)
+
+    def compute_crc(self) -> None:
+        if self.metadata['span'] == 1:
+            return
+
+        # Merge entries into one buffer
+        children_data = bytearray()
+        for entry in self.children:
+            children_data += entry.raw
+        children_data = children_data[:self.data['size']]  # Discard padding
+
+        self.metadata['crc']['data_computed'] = crc32(children_data, 0xFFFFFFFF)
+
+
+def storage_stats(nvs_partition:NVS_Partition) -> None:
+    global_stats = {
+        'written_entries': 0,
+        'free_entries': 0,
+        'erased_entries': 0,
+        'invalid_entries': 0
+    }
+
+    for page in nvs_partition.pages:
+        written_e = 0
+        free_e = 0
+        erased_e = 0
+        invalid_e = 0
+        for entry in page.entries:
+            if entry.state == 'Written':
+                written_e += 1
+            elif entry.state == 'Empty':
+                free_e += 1
+            elif entry.state == 'Erased':
+                erased_e += 1
+            else:
+                invalid_e += 1
+
+        log.info(log.bold(f'Page {page.header["status"]}'))
+        log.info('  Found entries:')
+        log.info(f'    Written: {written_e: 5d}')
+        log.info(f'    Erased:  {erased_e: 5d}')
+        log.info(f'    Empty:   {free_e: 5d}')
+        log.info(f'    Invalid: {invalid_e: 5d}')
+        log.info(f'    Total:   {written_e + free_e + erased_e + invalid_e: 5d}')
+        log.info()
+        global_stats['written_entries'] += written_e
+        global_stats['erased_entries'] += erased_e
+        global_stats['free_entries'] += free_e
+        global_stats['invalid_entries'] += invalid_e
+
+    log.info(log.bold('Global'))
+    log.info('  Config:')
+    log.info(f'    Page size:   {const.page_size: 5d}')
+    log.info(f'    Entry size:  {const.entry_size: 5d}')
+    log.info(f'    Total pages: {len(nvs_partition.pages): 5d}')
+    log.info('  Entries:')
+    log.info(f'    Written: {global_stats["written_entries"]: 5d}')
+    log.info(f'    Erased:  {global_stats["erased_entries"]: 5d}')
+    log.info(f'    Empty:   {global_stats["free_entries"]: 5d}')
+    log.info(f'    Invalid: {global_stats["invalid_entries"]: 5d}')
+    log.info(f'    Total:   {sum([global_stats[key] for key in global_stats]): 5d}')
+    log.info()
+
+
+def dump_everything(nvs_partition:NVS_Partition, written_only:bool=False) -> None:
+    for page in nvs_partition.pages:
+        # Print page header
+        if page.is_empty:
+            log.info(log.bold(f'Page Empty, Page address: 0x{page.start_address:x}'))
+        else:
+            if page.header['crc']['original'] == page.header['crc']['computed']:  # Color CRC32
+                crc = log.green(f'{page.header["crc"]["original"]: >8x}')
+            else:
+                crc = log.red(f'{page.header["crc"]["original"]: >8x}')
+            log.info(log.bold(f'Page no. {page.header["page_index"]}'
+                              + f', Status: {page.header["status"]}'
+                              + f', Version: {page.header["version"]}'
+                              + f', CRC32: {crc}')
+                     + log.bold(f', Page address: 0x{page.start_address:x}'))
+
+        log.info(log.bold(' Entry state bitmap: '), end='')
+        for x in page.raw_entry_state_bitmap:
+            log.info(f'{x:02x} ', end='')
+        log.info()
+
+        # Dump entries
+        empty_entries = []
+        for entry in page.entries:
+            # Skip non-written entries if needed
+            if written_only and not entry.state == 'Written':
+                continue
+
+            # Compress all empty entries
+            if entry.state == 'Empty' and entry.is_empty:  # Gather all subsequent empty entries
+                empty_entries.append(entry)
+                continue
+            else:
+                # Print the empty entries
+                if len(empty_entries) >= 3:  # There is enough entries to compress
+                    log.info(log.bold(f' {empty_entries[0].index:03d}.'), 'Empty')
+                    log.info(log.bold(' ...'))
+                    log.info(log.bold(f' {empty_entries[-1].index:03d}.'), 'Empty')
+                else:  # No need for compression
+                    for e in empty_entries:
+                        log.info(log.bold(f' {e.index:03d}.'), 'Empty')
+                empty_entries.clear()
+
+            # Dump a single entry
+            status = entry.state
+            if status == 'Written':
+                status = log.green(f'{status: <7}')
+            elif status == 'Erased':
+                status = log.red(f'{status: <7}')
+
+            crc = ''
+            if entry.metadata['crc']['original'] == entry.metadata['crc']['computed']:  # Color CRC32
+                crc = log.green(f'{entry.metadata["crc"]["original"]: >8x}')
+            else:
+                crc = log.red(f'{entry.metadata["crc"]["original"]: >8x}')
+
+            log.info(log.bold(f' {entry.index:03d}.')
+                     + ' ' + status
+                     + f', Namespace Index: {entry.metadata["namespace"]:03d}'
+                     + f', Type: {entry.metadata["type"]:<10}'
+                     + f', Span: {entry.metadata["span"]:03d}'
+                     + f', Chunk Index: {entry.metadata["chunk_index"]:03d}'
+                     + f', CRC32: {crc}'
+                     + f' | {entry.key} : ', end='')
+
+            if entry.metadata['type'] not in ['string', 'blob_data', 'blob_index', 'blob']:  # Entry is non-variable length
+                log.info(entry.data['value'])
+            else:
+                if entry.metadata['type'] == 'blob_index':
+                    log.info(f'Size={entry.data["size"]}'
+                             + f', ChunkCount={entry.data["chunk_count"]}'
+                             + f', ChunkStart={entry.data["chunk_start"]}')
+                else:
+                    if entry.metadata['crc']['data_original'] == entry.metadata['crc']['data_computed']:  # Color CRC32
+                        crc = log.green(f'{entry.metadata["crc"]["data_original"]:x}')
+                    else:
+                        crc = log.red(f'{entry.metadata["crc"]["data_original"]:x}')
+                    log.info(f'Size={entry.data["size"]}, CRC32={crc}')
+
+            # Dump all children entries
+            if entry.metadata['span'] != 1:
+                for i, data in enumerate(entry.children):
+                    log.info(f'{"": >6}0x{(i*const.entry_size):03x}  {data.dump_raw()}')
+
+        # Dump trailing empty entries
+        if len(empty_entries) >= 3:
+            log.info(log.bold(f' {empty_entries[0].index:03d}.'), 'Empty')
+            log.info(log.bold(' ...'))
+            log.info(log.bold(f' {empty_entries[-1].index:03d}.'), 'Empty')
+        else:
+            for e in empty_entries:
+                log.info(log.bold(f' {e.index:03d}.'), 'Empty')
+        empty_entries.clear()
+        log.info()
+
+
+def dump_written_entries(nvs_partition:NVS_Partition) -> None:
+    dump_everything(nvs_partition, True)
+
+
+def list_namespaces(nvs_partition:NVS_Partition) -> None:
+    # Gather namespaces
+    ns = {}
+    for page in nvs_partition.pages:
+        for entry in page.entries:
+            if entry.state == 'Written' and entry.metadata['namespace'] == 0:
+                ns[entry.data['value']] = entry.key
+
+    # Print found namespaces
+    log.info(log.bold(f'Index : Namespace'))
+    for ns_index in sorted(ns):
+        log.info(f' {ns_index:03d}  :', log.cyan(ns[ns_index]))
+
+
+def dump_key_value_pairs(nvs_partition:NVS_Partition) -> None:
+    # Get namespace list
+    ns = {}
+    for page in nvs_partition.pages:
+        for entry in page.entries:
+            if entry.state == 'Written' and entry.metadata['namespace'] == 0:
+                ns[entry.data['value']] = entry.key
+
+    # Print key-value pairs
+    for page in nvs_partition.pages:
+        # Print page header
+        if page.is_empty:
+            log.info(log.bold('Page Empty'))
+        else:
+            log.info(log.bold(f'Page no. {page.header["page_index"]}'
+                              + f', Status: {page.header["status"]}'))
+
+        # Print entries
+        for entry in page.entries:
+            if entry.state == 'Written' and entry.metadata['namespace'] != 0:  # Ignore non-written entries
+                chunk_index = ''
+                data = ''
+                if entry.metadata['type'] not in ['string', 'blob_data', 'blob_index', 'blob']:  # Non-variable length entry
+                    data = entry.data['value']
+                elif entry.metadata['type'] == 'blob_index':
+                    continue
+                else:  # Variable length entries
+                    tmp = b''
+                    for e in entry.children:  # Merge all children entries
+                        tmp += bytes(e.raw)
+                    tmp = tmp[:entry.data['size']]  # Discard padding
+                    if entry.metadata['type'] == 'blob_data':
+                        if entry.metadata['chunk_index'] >= 128:  # Get real chunk index
+                            chunk_index = f'[{entry.metadata["chunk_index"] - 128}]'
+                        else:
+                            chunk_index = f'[{entry.metadata["chunk_index"]}]'
+                    data = str(tmp)
+
+                if entry.metadata['namespace'] not in ns:
+                    continue
+                else:
+                    log.info(' '
+                             + log.cyan(ns[entry.metadata['namespace']])
+                             + ':'
+                             + log.yellow(entry.key)
+                             + f'{chunk_index} = {data}')
+        log.info()
+
+
+def dump_written_blobs(nvs_partition:NVS_Partition) -> None:
+    blobs: Dict = {}
+    strings: List[NVS_Entry] = []
+    legacy_blobs: List[NVS_Entry] = []
+    ns = {}
+    empty_entry = NVS_Entry(-1, bytearray(32), 'Erased')
+
+    # Gather namespaces, blob indexes and legacy blobs
+    for page in nvs_partition.pages:
+        for entry in page.entries:
+            if entry.state == 'Written':
+                if entry.metadata['type'] == 'blob_index':
+                    blobs[f'{entry.metadata["namespace"]:03d}{entry.key}'] = [entry] + [empty_entry] * entry.data['chunk_count']
+                elif entry.metadata['type'] == 'blob':
+                    legacy_blobs.append(entry)
+                elif entry.metadata['type'] == 'string':
+                    strings.append(entry)
+                elif entry.metadata['namespace'] == 0:
+                    ns[entry.data['value']] = entry.key
+
+    # Dump blobs
+    for key in blobs:
+        for page in nvs_partition.pages:
+            for entry in page.entries:
+                # Gather all blob chunks
+                if entry.state == 'Written'                                               \
+                   and entry.metadata['type'] != 'blob_index'                             \
+                   and entry.metadata['namespace'] == blobs[key][0].metadata['namespace'] \
+                   and entry.key == blobs[key][0].key:
+                    blobs[key][1 + entry.metadata['chunk_index'] - blobs[key][0].data['chunk_start']] = entry
+
+        blob_index = blobs[key][0]
+        blob_chunks = blobs[key][1:]
+
+        # Print blob info
+        log.info(log.cyan(ns.get(blob_index.metadata['namespace'], blob_index.metadata['namespace']))
+                 + ':'
+                 + log.yellow(blob_index.key)
+                 + ' - '
+                 + f'Type: Blob (Version 2), '
+                 + f'Size: {blob_index.data["size"]}')
+
+        # Print blob data
+        raw_entries = []
+        for kid in blob_chunks:  # Gather all chunk entries
+            if kid is empty_entry:
+                raw_entries += [empty_entry]
+            else:
+                raw_entries += kid.children
+
+        for i, entry in enumerate(raw_entries):
+            if entry is empty_entry:
+                log.info(log.yellow(f'  {"":->63} Missing data {"":-<64}'))
+            else:
+                log.info(f'  0x{(i * const.entry_size):05x}  {entry.dump_raw()}')
+        log.info()
+
+    # Dump strings
+    for string in strings:
+        log.info(log.cyan(ns.get(string.metadata['namespace'], string.metadata['namespace']))
+                 + ':'
+                 + log.yellow(string.key)
+                 + ' - '
+                 + 'Type: String, '
+                 + f'Size: {string.data["size"]}')
+        for i, entry in enumerate(string.children):
+            log.info(f'  0x{(i * const.entry_size):05x}  {entry.dump_raw()}')
+        log.info()
+
+    # Dump legacy blobs
+    for blob in legacy_blobs:
+        log.info(log.cyan(ns.get(blob.metadata['namespace'], blob.metadata['namespace']))
+                 + ':'
+                 + log.yellow(blob.key)
+                 + ' - '
+                 + 'Type: Blob (Version 1), '
+                 + f'Size: {blob.data["size"]}')
+        for i, entry in enumerate(blob.children):
+            log.info(f'  0x{(i * const.entry_size):05x}  {entry.dump_raw()}')
+        log.info()
+
+
+def integrity_check(nvs_partition:NVS_Partition) -> None:
+    used_namespaces: Dict[int, None] = {}
+    found_namespaces: Dict[int, str] = {}
+    blobs:Dict = {}
+    blob_chunks: List[NVS_Entry] = []
+    empty_entry = NVS_Entry(-1, bytearray(32), 'Erased')
+
+    # Partition size
+    if len(nvs_partition.pages) < 3:
+        log.info(log.yellow('Partition has to have at least 3 pages to function properly!'))
+
+    for page in nvs_partition.pages:
+        # Print page header
+        if page.header['status'] == 'Empty':
+            log.info(log.cyan('Page Empty'))
+
+            # Check if page is truly empty
+            if page.raw_entry_state_bitmap != bytearray({0xff}) * const.entry_size:
+                log.info(log.red('Page is reported as empty but entry state bitmap is not empty!'))
+            if any([not e.is_empty for e in page.entries]):
+                log.info(log.red('Page is reported as emtpy but there is written data!'))
+        else:
+            # Check page header CRC32
+            if page.header['crc']['original'] == page.header['crc']['computed']:
+                log.info(log.cyan(f'Page no. {page.header["page_index"]}'))
+            else:
+                log.info(log.cyan(f'Page no. {page.header["page_index"]}'),
+                         f'Written CRC32:',
+                         log.red(f'{page.header["crc"]["original"]:x}'),
+                         f'Generated CRC32:',
+                         log.green(f'{page.header["crc"]["computed"]:x}'))
+
+        # Check all entries
+        for entry in page.entries:
+            # Entry state check
+            if entry.is_empty:
+                if entry.state == 'Written':
+                    log.info(log.red(f' Entry #{entry.index:03d} is reported as written but is empty!'))
+                    continue
+                elif entry.state == 'Erased':
+                    log.info(log.yellow(f' Entry #{entry.index:03d} is reported as erased but is empty!'))
+
+            if entry.state == 'Written':
+                # Entry CRC32 check
+                if entry.metadata['crc']['original'] != entry.metadata['crc']['computed']:
+                    log.info(log.red(f' Entry #{entry.index:03d} {entry.key} has wrong CRC32!{"": <5}'),
+                             f'Written:',
+                             log.red(f'{entry.metadata["crc"]["original"]:x}'),
+                             f'Generated:',
+                             log.green(f'{entry.metadata["crc"]["computed"]:x}'))
+
+                # Entry children CRC32 check
+                if entry.metadata['span'] > 1 and entry.metadata['crc']['data_original'] != entry.metadata['crc']['data_computed']:
+                    log.info(log.red(f' Entry #{entry.index:03d} {entry.key} data has wrong CRC32!'),
+                             f'Written:',
+                             log.red(f'{entry.metadata["crc"]["original"]:x}'),
+                             f'Generated:',
+                             log.green(f'{entry.metadata["crc"]["computed"]:x}'))
+
+                # Entry type check
+                if entry.metadata['type'] not in [const.item_type[key] for key in const.item_type]:
+                    log.info(log.yellow(f' Type of entry #{entry.index:03d} {entry.key} is unrecognized!'),
+                             f'Type: {entry.metadata["type"]}')
+
+                # Span check
+                if entry.index + entry.metadata['span'] - 1 >= int(const.page_size / const.entry_size) - 2:
+                    log.info(log.red(f' Variable length entry #{entry.index:03d} {entry.key} is out of bounds!'))
+                # Spanned entry state checks
+                elif entry.metadata['span'] > 1:
+                    parent_state = entry.state
+                    for kid in entry.children:
+                        if parent_state != kid.state:
+                            log.info(log.yellow(' Inconsistent data state!'),
+                                     f'Entry #{entry.index:03d} {entry.key} state: {parent_state},',
+                                     f'Data entry #{kid.index:03d} {entry.key} state: {kid.state}')
+
+                # Gather blobs & namespaces
+                if entry.metadata['type'] == 'blob_index':
+                    blobs[f'{entry.metadata["namespace"]:03d}{entry.key}'] = [entry] + [empty_entry] * entry.data['chunk_count']
+                elif entry.metadata['type'] == 'blob_data':
+                    blob_chunks.append(entry)
+
+                if entry.metadata['namespace'] == 0:
+                    found_namespaces[entry.data['value']] = entry.key
+                else:
+                    used_namespaces[entry.metadata['namespace']] = None
+    log.info()
+
+    # Assemble blobs
+    for chunk in blob_chunks:
+        parent = blobs.get(f'{chunk.metadata["namespace"]:03d}{chunk.key}', [empty_entry])[0]
+        if parent is empty_entry:
+            log.info(log.red(f'Blob {chunk.key} chunk has no blob index!'),
+                     f'Namespace index: {chunk.metadata["namespace"]:03d}',
+                     f'[{found_namespaces.get(chunk.metadata["namespace"], "undefined")}],',
+                     f'Chunk Index: {chunk.metadata["chunk_index"]:03d}')
+        else:
+            blob_key = f'{chunk.metadata["namespace"]:03d}{chunk.key}'
+            chunk_index = chunk.metadata['chunk_index'] - parent.data['chunk_start']
+            blobs[blob_key][chunk_index + 1] = chunk
+
+    # Check all blobs
+    for blob_key in blobs:
+        blob_index = blobs[blob_key][0]
+        blob_chunks = blobs[blob_key][1:]
+        blob_size = blob_index.data['size']
+
+        # Blob data check
+        for i, chunk in enumerate(blob_chunks):
+            if chunk is empty_entry:
+                log.info(log.red(f'Blob {blob_index.key} is missing a chunk!'),
+                         f'Namespace index: {blob_index.metadata["namespace"]:03d}',
+                         f'[{found_namespaces.get(blob_index.metadata["namespace"], "undefined")}],',
+                         f'Chunk Index: {i:03d}')
+            else:
+                blob_size -= len(chunk.children) * const.entry_size
+
+        if blob_size > 0:
+            log.info(log.red(f'Blob {blob_index.key} is missing {blob_size} B of data!'),
+                     f'Namespace index: {blob_index.metadata["namespace"]:03d}')
+
+    # Namespaces
+    for used_ns in used_namespaces:
+        key = found_namespaces.pop(used_ns, '')
+        if key == '':
+            log.info(log.red('Undefined namespace index!'),
+                     f'Namespace index: {used_ns:03d}',
+                     f'[undefined]')
+
+    for unused_ns in found_namespaces:
+        log.info(log.yellow('Found unused namespace.'),
+                 f'Namespace index: {unused_ns:03d}',
+                 f'[{found_namespaces[unused_ns]}]')
+
+
+def program_args() -> argparse.Namespace:
+    parser = argparse.ArgumentParser(description='Parse NVS partition')
+    parser.add_argument('file', help='Path to dumped NVS partition')
+    parser.add_argument('-i', '--integrity-check', action='store_true',
+                        help='Check partition for potential errors')
+    tmp = {'all': 'Print everything',
+           'written': 'Print only currently written entries',
+           'minimal': 'Print only namespace:key=value pairs',
+           'namespaces': 'List all written namespaces',
+           'blobs': 'Print all blobs and strings',
+           'storage_info': 'Print storage related information (free/used entries, etc)',
+           'none': 'Do not print anything (if you only want to do integrity check)'}
+    parser.add_argument('-d', '--dump', choices=tmp, default='all', metavar='type',
+                        help=f"type={{{str(list(tmp.keys()))[1:-1]}}} : {' ; '.join([f'{opt} - {tmp[opt]}' for opt in tmp])}")
+    parser.add_argument('--color', choices=['never', 'auto', 'always'], default='auto', help='Enable color (ANSI)')
+    return parser.parse_args()
+
+
+def main() -> None:
+    args = program_args()
+
+    if const.entry_size != 32:
+        raise ValueError(f'Entry size is not 32 B! This is currently non negotiable.')
+
+    log.set_color(args.color)
+
+    try:
+        with open(args.file, 'rb') as f:
+            partition = f.read()
+    except IndexError:
+        log.error('No file given')
+        raise
+    except FileNotFoundError:
+        log.error('Bad filename')
+        raise
+
+    nvs = NVS_Partition(args.file.split('/')[-1], bytearray(partition))
+
+    def noop(_:NVS_Partition) -> None:
+        pass
+
+    def not_implemented(_:NVS_Partition) -> None:
+        raise RuntimeError(f'{args.dump} is not implemented')
+
+    cmds = {
+        'all': dump_everything,
+        'written': dump_written_entries,
+        'minimal': dump_key_value_pairs,
+        'namespaces': list_namespaces,
+        'blobs': dump_written_blobs,
+        'storage_info': storage_stats,
+        'none': noop,
+    }
+    cmds.get(args.dump, not_implemented)(nvs)  # type: ignore
+
+    if args.integrity_check:
+        log.info()
+        integrity_check(nvs)
+
+
+if __name__ == '__main__':
+    try:
+        main()
+    except ValueError:
+        traceback.print_exc(file=sys.stderr)
+        sys.exit(1)
+    except Constants.ConstantError:
+        traceback.print_exc(file=sys.stderr)
+        sys.exit(1)
diff --git a/docs/en/api-reference/storage/index.rst b/docs/en/api-reference/storage/index.rst
index ead81fc6a1..d02dfecb71 100644
--- a/docs/en/api-reference/storage/index.rst
+++ b/docs/en/api-reference/storage/index.rst
@@ -10,6 +10,7 @@ Storage API
     mass_mfg.rst
     nvs_flash
     nvs_partition_gen.rst
+    nvs_partition_parse.rst
     sdmmc
     spi_flash
     spiffs
diff --git a/docs/en/api-reference/storage/nvs_partition_parse.rst b/docs/en/api-reference/storage/nvs_partition_parse.rst
new file mode 100644
index 0000000000..01a481fc9b
--- /dev/null
+++ b/docs/en/api-reference/storage/nvs_partition_parse.rst
@@ -0,0 +1 @@
+.. include:: /../../components/nvs_flash/nvs_partition_parser/README.rst
diff --git a/docs/zh_CN/api-reference/storage/index.rst b/docs/zh_CN/api-reference/storage/index.rst
index 5dfbfae2d5..26f2309b03 100644
--- a/docs/zh_CN/api-reference/storage/index.rst
+++ b/docs/zh_CN/api-reference/storage/index.rst
@@ -10,6 +10,7 @@
    mass_mfg.rst
    nvs_flash
    nvs_partition_gen.rst
+   nvs_partition_parse.rst
    sdmmc
    spi_flash
    spiffs
diff --git a/docs/zh_CN/api-reference/storage/nvs_partition_parse.rst b/docs/zh_CN/api-reference/storage/nvs_partition_parse.rst
new file mode 100644
index 0000000000..fb4477b66a
--- /dev/null
+++ b/docs/zh_CN/api-reference/storage/nvs_partition_parse.rst
@@ -0,0 +1 @@
+.. include:: /../../components/nvs_flash/nvs_partition_parser/README_CN.rst

From ec680a2a82c5ecb0a63e707aa607c6f15ebfd03c Mon Sep 17 00:00:00 2001
From: Mo Fei Fei <mofeifei@espressif.com>
Date: Tue, 20 Sep 2022 11:19:24 +0800
Subject: [PATCH 513/665] Docs: Add CN translation for
 nvs_partition_parser/README.rst

---
 .../nvs_flash/nvs_partition_parser/README.rst | 25 ++++++++--------
 .../nvs_partition_parser/README_CN.rst        | 29 +++++++++++++++++++
 2 files changed, 42 insertions(+), 12 deletions(-)

diff --git a/components/nvs_flash/nvs_partition_parser/README.rst b/components/nvs_flash/nvs_partition_parser/README.rst
index 3422fe401d..dee97a85e0 100644
--- a/components/nvs_flash/nvs_partition_parser/README.rst
+++ b/components/nvs_flash/nvs_partition_parser/README.rst
@@ -1,28 +1,29 @@
 NVS Partition Parser Utility
 ============================
 
+:link_to_translation:`zh_CN:[中文]`
+
 Introduction
 ------------
 
-The utility :component_file:`nvs_flash/nvs_partition_parser/nvs_read.py` loads and parses an NVS storage partition for easier debugging / data extraction.  
-The utility also has an integrity check feature which scans the partition for potential errors.
+The utility :component_file:`nvs_flash/nvs_partition_parser/nvs_read.py` loads and parses an NVS storage partition for easier debugging and data extraction. The utility also features integrity check which scans the partition for potential errors.
 
-Encrypted partitions
+Encrypted Partitions
 --------------------
 
-This utility doesn't support decryption. To decrypt the NVS partition use the :doc:`NVS Partition Generator Utility </api-reference/storage/nvs_partition_gen>` which does support NVS partition encryption/decryption.
+This utility does not support decryption. To decrypt the NVS partition, please use the :doc:`NVS Partition Generator Utility </api-reference/storage/nvs_partition_gen>` which does support NVS partition encryption and decryption.
 
 Usage
 -----
 
-The utility provides 6 different output styles with `-d` or `--dump` option:
-    - `all` (default) - Prints all entries with metadata 
-    - `written` - Prints only written entries with metadata
-    - `minimal` - Prints written `namespace:key = value` pairs
+The utility provides six different output styles with `-d` or `--dump` option:
+    - `all` (default) - Prints all entries with metadata.
+    - `written` - Prints only written entries with metadata.
+    - `minimal` - Prints written `namespace:key = value` pairs.
     - `namespaces` - Prints all written namespaces
-    - `blobs` - Prints all blobs & strings (reconstructs them if they are chunked)
-    - `storage_info` - Prints entry states count for every page
+    - `blobs` - Prints all blobs and strings (reconstructs them if they are chunked).
+    - `storage_info` - Prints entry states count for every page.
 
-.. note:: There is also `none` option which will not print anything. This can be used with the integrity check option if the contents of NVS partition are not relevant.
+.. note:: There is also a `none` option which will not print anything. This can be used with the integrity check option if the NVS partition contents are irrelevant.
 
-The utility also provides an integrity check feature via `-i` or `--integrity-check` option. This option scans through the entire partition and prints potential errors. This option can be used with '-d none' option which will print only the potential errors.
\ No newline at end of file
+The utility also provides an integrity check feature via the `-i` or `--integrity-check` option. This feature scans through the entire partition and prints potential errors. It can be used with the `-d none` option which will print only the potential errors.
diff --git a/components/nvs_flash/nvs_partition_parser/README_CN.rst b/components/nvs_flash/nvs_partition_parser/README_CN.rst
index e69de29bb2..a5d418e81e 100644
--- a/components/nvs_flash/nvs_partition_parser/README_CN.rst
+++ b/components/nvs_flash/nvs_partition_parser/README_CN.rst
@@ -0,0 +1,29 @@
+NVS 分区解析程序
+======================
+
+:link_to_translation:`en:[English]`
+
+介绍
+-------
+
+NVS 分区解析程序 :component_file:`nvs_flash/nvs_partition_parser/nvs_read.py` 加载并解析 NVS 存储分区，以便于调试和数据提取。该程序还支持完整性检查功能，可扫描分区中可能存在的错误。
+
+加密分区
+-----------
+
+此程序不支持解密。如需解密 NVS 分区，请使用 :doc:`NVS 分区生成程序 </api-reference/storage/nvs_partition_gen>`。该工具支持 NVS 分区加解密。
+
+使用方法
+-----------
+
+该程序通过 `-d` 或 `-dump` 选项提供了六种不同的输出方式：
+    - `all` (默认) - 打印所有带有元数据的条目。
+    - `written` - 只打印带有元数据的写入条目。
+    - `minimal` - 打印写入的 `namespace:key = value` 对。
+    - `namespaces` - 打印所有写入的命名空间。
+    - `blobs` - 打印所有 blob 和字符串（若 blob 和字符串是以分块的形式，则对其进行重组）。
+    - `storage_info` - 打印每一页面的条目状态计数。
+
+.. 注意:: 该程序还提供 `none` 选项，该选项不会打印任何东西。如果 NVS 分区的内容并不相关，可以将该选项和完整性检查选项一起使用。
+
+该程序支持完整性检查功能，选择选项 `-i` 或 `--integrity-check` 即可运行。此功能可扫描整个分区，并打印出可能存在的错误。当此功能和 `-d none` 一起使用时，可只打印可能存在的错误。

From 65767769a97fe41a7b988719d532c3ab631b499e Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Tue, 20 Sep 2022 18:01:12 +0800
Subject: [PATCH 514/665] esp_rom: migrate ut to pytest

---
 components/esp_rom/.build-test-rules.yml      |   6 +++
 components/esp_rom/test/CMakeLists.txt        |  11 -----
 components/esp_rom/test/logo.jpg              | Bin 7561 -> 0 bytes
 components/esp_rom/test_apps/CMakeLists.txt   |   5 +++
 components/esp_rom/test_apps/README.md        |   2 +
 .../esp_rom/test_apps/main/CMakeLists.txt     |   8 ++++
 .../esp_rom/test_apps/main/test_app_main.c    |  40 ++++++++++++++++++
 .../{test => test_apps/main}/test_libgcc.c    |   5 +++
 .../{test => test_apps/main}/test_miniz.c     |  27 +++---------
 .../esp_rom/test_apps/pytest_esp_rom.py       |  16 +++++++
 .../esp_rom/test_apps/sdkconfig.defaults      |   2 +
 tools/unit-test-app/configs/default_2_c2      |   2 +-
 tools/unit-test-app/configs/default_3_c2      |   2 +-
 13 files changed, 93 insertions(+), 33 deletions(-)
 delete mode 100644 components/esp_rom/test/CMakeLists.txt
 delete mode 100644 components/esp_rom/test/logo.jpg
 create mode 100644 components/esp_rom/test_apps/CMakeLists.txt
 create mode 100644 components/esp_rom/test_apps/README.md
 create mode 100644 components/esp_rom/test_apps/main/CMakeLists.txt
 create mode 100644 components/esp_rom/test_apps/main/test_app_main.c
 rename components/esp_rom/{test => test_apps/main}/test_libgcc.c (98%)
 rename components/esp_rom/{test => test_apps/main}/test_miniz.c (86%)
 create mode 100644 components/esp_rom/test_apps/pytest_esp_rom.py
 create mode 100644 components/esp_rom/test_apps/sdkconfig.defaults

diff --git a/components/esp_rom/.build-test-rules.yml b/components/esp_rom/.build-test-rules.yml
index 1ed5faae8e..8a19709b18 100644
--- a/components/esp_rom/.build-test-rules.yml
+++ b/components/esp_rom/.build-test-rules.yml
@@ -4,3 +4,9 @@ components/esp_rom/host_test/rom_test:
   enable:
     - if: IDF_TARGET == "linux"
       reason: only test on linux
+
+components/esp_rom/test_apps:
+  disable_test:
+    - if: IDF_TARGET in ["esp32", "esp32c2"]
+      temporary: false
+      reason: lack of memory for testing miniz compressing
diff --git a/components/esp_rom/test/CMakeLists.txt b/components/esp_rom/test/CMakeLists.txt
deleted file mode 100644
index 0edd942c0f..0000000000
--- a/components/esp_rom/test/CMakeLists.txt
+++ /dev/null
@@ -1,11 +0,0 @@
-idf_component_register(SRC_DIRS .
-                       PRIV_INCLUDE_DIRS . ${CMAKE_CURRENT_BINARY_DIR}
-                       PRIV_REQUIRES cmock test_utils)
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
-
-add_custom_command(OUTPUT "${CMAKE_CURRENT_BINARY_DIR}/test_tjpgd_logo.h"
-                COMMAND xxd -i "logo.jpg" "${CMAKE_CURRENT_BINARY_DIR}/test_tjpgd_logo.h"
-                WORKING_DIRECTORY ${COMPONENT_DIR}
-                DEPENDS "${CMAKE_CURRENT_LIST_DIR}/logo.jpg")
-add_custom_target(test_logo DEPENDS "${CMAKE_CURRENT_BINARY_DIR}/test_tjpgd_logo.h")
-add_dependencies(${COMPONENT_LIB} test_logo)
diff --git a/components/esp_rom/test/logo.jpg b/components/esp_rom/test/logo.jpg
deleted file mode 100644
index 2bd9e775eac4d4195d9d7465239fa007715ff428..0000000000000000000000000000000000000000
GIT binary patch
literal 0
HcmV?d00001

literal 7561
zcmex=<NpH&0WUXCHwH#VMg|WC4+e(+k9Z<Hot@(Yg8bb)eOwtB85tOOJbW_q@|gq}
z7;^JUih|so6e1#{6xh!(Ffnj4urU}iFeD}y7x)Idg)lHMFnGE;D-;L0JAv2;{OuY8
zBZzld*CRkd0mLE!3nmv7l`t?c1~4!%7^kEbCo?cGwlFX-<dl~bfW$vAFffQDWrNsE
zEFgAKL}U~L1Cs=Zoep8^fY?b8wgZTrlAD*pz`z7@b3saO3W$A#fq|i;tTZ)+fq~hF
zfq|i|EHky7fr0r70|SFfPHAo?0|WC9klx(X#9{^p79NmzNosNi0|Scz0|Nt3QAm(8
z0|Sc<0|N(7IubhxiCvOfQ3CS2bACZ(QD%BZiGoJ5rh=iRrG<h=YI#m-Nr`SiVsdt3
zQHp|der`cxUL^wq#LpmI3__r=Rq%9mHZ!y|Gt)KFGXx7m2)vRIB?QTc$S7$1d=3Q1
z8Kc-4gcw3QLM(p~1B1m^1_tH{2(hG@3=G>_85ksPA;eS`Ffj19FfeR8kK`XQP<qKI
zDJihh*Do(G*UL;z)&m77+#-Ss;3{!5knGa~*#{3h1((#c#L}D+1yHI^&d<p&Em9~h
zNK8&u&_z$gWNSon7Lq%3f>P5`i&FEFQx(E8Q_C~+(iNQZ^HMTPGV}8kGV^f7Fqztr
z+yG)i(lrAEgYc4n3?lJ*3<Bpx7?|IlVPFyFW?+t)$H2hA2#+@(&M*d0&I^}+4oUYQ
z6Tm40%s>!K{R|8YOvRb$;Pm4h6rzw^T2uy+2W3kJRt7Exeg+W+Nd`FvWd;ofT?Qit
za|UY$2L@LLF9v^x5Qa#GIEG|~42E2WB8GB?8iq!OHimA72@F#iW--iXSi-Q9VI9LJ
zhV2Y{7!EQVV>r!lf#E8{ZH5O7PZ?e_d|>#-@SBm5k)4s3QJ7JZQJztiQJc|-(Sp&A
z(UsAMF^DmeF@Z6iF^{p7v4*jkv72!c<1EI7j4K&8GVWwN$as?RBI8ZQhm0>7KQaDd
zVrJrD5@C{MQe)C*vS4y#@@5KQie*Y?DrBl+YGLYQn!&V)X${jhrh`nUnXWQDV0z8;
zm6?H=n^}xmky)47g4vnbpE-&-jk$=qj=76@8uKFNb<De%k27Cpe!%>O`6mk-i!h4<
zi!O^biw8?6OEOC#OC3uO%Pf`^EZbO)uv}(&$nt^ZA1g1b468P)6{{y}1Zz5LIcpp1
zG}dLTTUn2?US)mC`i+f^O^i*Q&794HEs`yZt(vWeZ7$n-wgYSz*&effWoKuXWY=c5
zW%p-KWG`WFW1q>shJ8Q#CHAN6KRCEK<T;Eu+&H2*@;I6}rg5y|*vD~+<2lD~P619;
zPAg7-&J@l{&VJ4%oVz&Bb3Wz#%_YdC&SlFL!j;9<$Tfp&9oJE=J6xZ+xw)0NEx7}^
zGr1eMXK-)eKEeHv`zMbOj~0(JPYh2fPan^6o&!8Lc|P;<@~ZJV@J8{L@b>Yp<UP!L
zkM{?kFrOZuCtnI*J>P7;ZG4yb-tlwttMWVY$MIM3PvhUrf1dx10H=VOfU`iNK%KyB
zft>=^1-=Rj3mOXg3+4*;2(A)5DfmK&T}VyHRVYQMMQE|mVWG#u%)-jT&ceyU&B9BB
zj|x8(VG~go@f67t=@wZla!%xfsF0|MXqae)=xouwq7THF#ni++#d5^@#Wsmu6Z<7D
zEAA+sD&8r+PW+PicL`|;2Z>aPE{XLLS0#Q)DoDCYW=l?#+%9=nibYCGDp0CiYM#_l
zsW;Lh($><+(p}P<q;JVE$!N(0$yCcMmN_HyRaQ>cUA91WrtD$aH*#Wf4suy?Q{?u^
zy_6T0x0BD5pCZ3s{*{8Lf}=u?!VHBY3Lg|@6g?D66&EU=Q~a%@t`w@&q_ke?t}>Uh
zg>stm6y-z8A5`R3d{t^xR;%1n<y5s$%}|}LdR+Cpnz~xJTD#hIwHN9V>YnOV>Z{f7
zXz*&-YZPiM(zv3@rfH#>tvOfof)<mOsaA&8Y_0R!OxkAJnc8!;FY2)BSnA~IEYi8I
z%cJY4Tc*2O_o1Gco{wIW-gdor`YQTS`V;k!>;E$_HOMhoVsP6~$k5BM$#9q9CnGJR
zWTV+eSB!a$-HhvvcNl*((KbmnnP+mtRM^zlwB7WO>0dK*vm&!~W-rZE%oEJ#m|wRL
zu?Vo}u{dGLYUyNIZ@I_vr<IviiPa{n_tv`B+19J9U)ZSIq}nX8d2Fj>n`pbx_JN&(
zU4q>Ly9f4)_KEh3>>oKOJES-)b9nBk>6qoX#_^q#fm4ywR;TaIR?fA~2V9t4++Dg{
z&bbP?hPuvjz2~OnmhQIN?Ss3id$s!k4^|IvkBJ`FJ!L(UJy&{u@G|$R^*Z9s;~nfh
z%lna!mQRt-E?*{JFW<?&cl=cS^8B{@Gx&S@PxikXpdL^duse_~Fd%St;IkmZpqilL
z!NS4u!K;G5g*b)uhujX;2rUgg6viJG6Sgw!d$>#Zr0@q3`VqAerz52zGb49Iu}6hP
zEsOdZ?HWBb`e}@5Ok2#gSoPS7*pqQmaXE2&<N4zg<2NU;CWI%fO8ArLpSURTYm#Tu
zoTLxQ&dJl0U#B>vOi6i}YMVMK^?90Y+N87>>9*;U(_d!TXH3g@lj)o}EAwNPN7nqT
z@7ey@%d`LIgy*c!<;YFQ-I*tpmz{ScUoO8Q|6+l5L0iFtLaV~5g&&H%i<T8L7RMIv
zC=n?sC^=KAQQBJiu*|M(cG-{eu=33nf)#lcXDYQSJ1d`8xm7K#W~olDK2)Pv(^&Jc
z*0FYB9b;Wm-JyEr`j+~q4ekvq8o3&?8_zZwG)-#y(j4Brt3|e@q2+O_d+X{pzP6&a
z>+RO<^E+5NGCR(78h6g@{MVJzb*kH-ds_FOp5&fWy@tIrdjI#O^_}ZC>z_A)Z9?9J
zYZL7!u9ze^scO>W$-a}fO;MQAHRa3H_^BtSnM|8MoojmO^anG1X6%@$GIPSrKeIAs
zU7hVTd;J`lIh}L9&rO+oX`aKpb@OHCchCQ|AalWuh3*TtEmB)FZ86*8vc=Dqge^I~
z)MDw%Wm3z!m;GIyxBS71pcO|}ny*~BN@i96YNpktt6#2(S#x2n%i105bk{9hFSfpW
z1H*>W4X-vPY`nI~d()xK7Ms^?QQb0UtMJyYZH(J0w|&^2vHii0$Q>7VdhI;4%X-(=
z-Fmy1?@`<{d#~u;{(W5gTK4_lU$y`1fr0~X4yGS`d?^0V?ZXj=uN(<Ha_*@2(G$nq
zjvYSkczpi}+Y@_ETAkc^%Hq`a(`Ki)oiRPL^{naHt>?_nZ98v%e#ZsN3%f4bT-<lb
z{?ftAE|-s8@w{^Ss^8U%*Fvw|xE^!;!Htv~FK*`C{CKPE*6-U5cUbRq-4(by?VilN
zMfWxDuYX|nVDCehhi4uIKf3)m`SI%~#ZUe`ZF$D~Y}#}A=PO?rz1Z{8?d646(XXDq
zE_nU>P1{?+w{zZUyxa2L;r*Ep5g(p@Ec*EWQ_p9~&&$7<d^z+r;Oo6_x!-<&@A@J6
zW5rL4pT~cN|9bwr{15w|8GkkZ?)vBb@6P|+|NsBrW^e}eGZ>Ko6POJmnP7mKnS~hy
zn3zBe77$=!W@TkzVFfWkhJf`jGBPnTGO;i-F@uCj!~YL32y!s!G3YTf3NkPWGBOJ?
z{y)MX!@$7E!VK=DK$<KJoUH5|T#QU?%>R!t7z!{jurV=$UB(WUXJle#VP#|I5M<yK
z5*ATZGISJGHWHIGbqY!>nYj7?5e7L%1}0P!**RDlS=cz4n7J7KA7QW*WB?n;#KO$V
z&I&RUY@{HYkRk)SA&0P%kz=5Ua-yhHQsYKWaS0V;lfs~)i3>0Ozs11A%*enb$SlZU
z&mfa`cipUWKIPehCQ~f?7WMhCDtaj?B}=%!VUX$Q_-9vj<+kyA1>xuG;{py#FJg7@
zWNu)e{EhiPgG0&Y;B|5N*H%Qy@@*{Kb?;4{>k?MAjXdw-uInuHepa;PNb6SzE=T4W
z&zUB)3K;eT2ng<7u<fqi)NaST)+aOjm{#Z<|H(6d=i?WgANT{m&t5n0a#`h9xkam+
zrrl+@tLkz|$*ExuQ;K??=K}_B!xIb>-2Eo=2v1Nlnp-TEzTK#*{jbBWx8WzOmHjq^
zWL)4<YU*0%&Mms5t7+$n5RMcVk6;b9fG3JR2`4hX)ZU3x+!}vyQMgL}+!O}`&gTzw
zn|sppELkQPxygp!sWpyVylQKEUZ|=1CXue}kS~|7ct|!)T5z)U2H!UxW&yKBn<rQ)
zSn_XL_aRI(x5!Lm+Tq=S9@SFDJWCDi9F1psrX5h@53*c+Nu~K-jeA4ZOK0gurYVO%
zUSxZEBQ}#&{H?alhHDNET8Wbjm2D>OP)J}`P<vFvIB(is<JXTbzrFS6S9GLv?DBV9
zza{ld4k+2nczxKs$F9=IX+fn5UzM<t@AE{}rK>-`NzcBf^`~i~8Q0Us?itoB%v;)9
zrEODodTipFQuicaflYzp2@a0dRV!a-q-RB4$#@#Cb)b#?jpGx+2mK09<Q!jKSTgNy
z;i9(ZxsxncrUiWT7FL<)(SG>2l2G6BcT4{E+mtMhi#^nTMRU$BhHvTS7hbxw|6KZ$
zk@3&pT}zD(r%T%LU-^4H?7K>@=0Og-#3#&O><h1~zamrIH}~|j+BxS9Ja2A&?WdLd
zDRkSc7f(IgVzztkGv*T2ES^2#+xsQL#_b6z0sHQD2s&|P%P*48&$%M(AH6C+@b{Du
zEtzALLZ_bR7@D)RmOt&gCN1RP-o*6x{Z*?)T+;lR)x|*xS8mNpU(!@K=}Jhz@pmz+
zukh5R7zj*AoVxd>xiY)s#j3X_r~PhBo?Ui0_nFJvk2A`=u5R^Lc-}iXNyhQf&W?&}
z9F~d^PHra|<5!C;@^Tm4m7<j@vS>DEYar7cKHHtUUjMRs-M4OM#FCX&ms&h0O0Qb?
zPSk7CsRPT*=I(Gks4U^JH|WKB->5|=msKk-{XNq)dGY1bf$|S!Lc&xgojBn$RoHQc
z*wP5E)HI#)vkC#tT3&bScRpK?#@Vv<eeTBI=aG5SF8;MJjC=X$$pX!?t1J&Ds9cIH
zh*CZ1`)UG*w#M`sD;NR<f4tbpURW~sng0!|Wiwx<)Y+~&v2F2RKJHYn&kZpemX9qZ
zef8odS>Ipy!oS#ByL|b+3&Az<JsYk`rne+)ixc_wDxi0Hfotu8)DD?1cT;3V&saI@
znr_&;Hf4@7=QH7(-cGr~+9wm|Y`M^+wI^!cqUDwk(|r6~<y~A=eIGb|aQdD4Ci_e7
zbq}xW@9ymU_IX#7nd;&xwLX<9s~;a=e<RXhyZz*r<12FcUomyf-zK*{k*zLy$(4dd
zOG}04utZ&07`AST{QQDDi*<^g-|Mo;W8*sT_x@JFdrz`Oq$X5*b}fqCIAe`{lEC-x
z=M{y%s%_kQa0UCs`AYGMeX&lR9V=&d^6}o$U^`lRY|e)7#U6GmHo9+n%3v8&mll$`
zu)r?uxZ&jIjZ=B2YLr>;*n8}Y>%Ajy;>%XK+_HQ0;^LXL?}D}b3R$mpo;=XnFY2*`
z%~2uM*k#7bx1NXm?o2$Tl<0XRW6k`Tti~Ubl@!=C{xtmg)9|O^ldNjVfi+M4C-A@i
zDx25zS^BVG=fBh%`6tr<8I-@icvALw$;DiY?Y=L{GgeHW+Vl9X+v&7@lOh&Wyf)mp
z&p7sOkl-h`zgsWZOzK?2JC#{5)Iwv*0UK`hTerBhX3H+RUl5Qq@2T=eJN}J+QX02k
zoI0;uqariy;On@$mG5u0onKRWZP5mwm*H6#zf8EC^K;SPm1QAoSM>CEs)#&TIgukJ
zW`d)nSlX>KueZ#I{Hptm^>SqF>Qx?QRgV>I*FBTSsZC!#S6G4PV!GH@W7!Yuf_GTV
zRAvyr-N<5T>AtKuB;M3?mPgdl4AYG=zgv7ZPC4GA8J2$jL-V)C=cA^-xt_P%e*MaI
z0^j9hm(5@6EU_#yBYjm@!NKjD&vLW2Cvq7)o_o9T(7YKu#ap6s@64RLKXmgvrKzi*
zb}ZAf-2H0a`JnyFigb!HYqdO`W*q+g)W^ZkePg$1Nf&E?qk_<kMBQK0J-@T6T%JBF
zSk~j`%2&cU%|9mmJR#GxG$pW2u}U>--i7a%FRl3!`{3={w^}-z3<TnIjel=h6FpJn
zK~3u(6XS)Q=YsW|8IC5toYQ^ldE&-%%b#*@`R9Hyw{yO2aIn$ZYYvyn&M;>gRP}B=
z^ZIkmnu8B3b&{Sx@Jedr3Q!amNz^UAUUuuR|1v!xlWkdxH_dW;a#;P6xc!%TOdtCk
z14KNxw6D`J*}wYTjl0&Tmt-g}d?!22(DYf~+_J+(i)Cyt%`^OTR`A(cwj!f5<y)Lw
zd%HXM?*G2r{atBBVB7VxM|T|0zW3zn%qi003*Yj)It3eXEDHGOn-~+C@w1L$k*kQ|
zo@*t^Urz@(nW$}Dc6CZ}E^Bp%)|G-q&XZ;C71&qK?Rd=p^x63^+jZ;yGYHL_m-n}K
ze_h_P%Ld-X8_(Q1^=0CN>(ND(sW-QIm7KJ0T5(&1v1;YAQ^ARb*Pi62vTbsiy!OiG
zv-^x#RallevMrxwy=9`p^p_t!WPUj?e*5y{$K$@qys6HjyQA;CczNR6rA(*B9#$cN
z#r+!?N_XX5iO-Xozj2m%;N4EsP_tX&6XrbGv7F;f@ww={cQw!L<L1XWYFpP`i0xPu
zq#Ey>de->HtAD?ezhB+XClxy@e6ERZ+)Y)nRSrsltpzP9tCq_@2vq1-P-32*IcwIc
zfA_B6e(M*ut!bflu)MXR+?Cmtr`Dw3EXy<dbl~HK=P?(fx7=T;Yq;Voi?;6c;9ILo
zo_d`UU3oUha?RqdgnRX3y}CyH_pIC5*%$3@s=oC8kD6%D*~;Y}D#mI1!_MgBNo)2^
zDD7|ZWf2owmvXSHQ|G9^XPn3CwtvlnfyUFX<bQsUe7W}7b)^H-Pd}ZxY;kbgT+zu2
z1@TW)ENsj!tlq8tVculB$5otPt`=OsoT1BlhjnXK<UbAFP*<%oW4$lkcX(w^@2qsG
zFIt?*yUovBsCW0#ANO~JEeP7K9<l67=eZk~7Sw!RxpSH3_Lt%j<sThZA2*%J$RI4q
z?qyak^Rnqs$>idbEz6iBmaAs%;;!3$$?(-%i>KL&&Zai2dmk+GcB$!k8d=~OIw5_6
zgwevAzR|1p8kg_dztQ$~gXi+><zlbTGSB_;Ugn0&>iz@#QoH;`PHw#=#~5@f+_LkC
zeR14{B1uV&FG;$R%#3WQD`(D_(H*QWS~9gR{_=IkufkuJD%~|<^-?HwOm6tkpv)eV
zuPa{g+wZ%$<9ide0P*kX?bc1gCs;2oK0mjo_{rCA?Ooe1m9IVVWwTex;w3xl*m4gD
z+V0!X@t?ue<JQrY%RId%Zt+;<-caRnrff#<oj3g{C(UO{tZ3hU*2!DV%g<-0=W2=F
zww05Lk{+z)U{JGP?b7L?c;Mdy5xYO77i;F(#@_5)ou}%(Re#5k4?G)skN;!#n!)_0
z@Lb{5Z!KG{ePjRaplPygZs(J}N#8PsOjtHwyy}t26_T?3XXK`vCmzgOsU8>*S}<#o
ztFUM?Yp~jejx~;!6Ac=V)Ya@1eB%CmUgb-MWfC)<zp1G|@%n=3%QClMg@+#}K5jVN
zfBEgNlIIC$9+zHwb3XFS6%nN;&$RjGZkW09Mv(TZd9F<pJ>IIl4%U!Zrq#0~TIQwn
ziDh4|XmN|!OwteDl^hiMGWtn*R)7SP^WvgS%1rC}mbZlkIkLZ>*mju5c}MNu4dvlZ
zp)Y(r&dUh5WIXG5loi#{QB}1=LLe+cg|Us}-qOeR-1FA#&%Xa7|LuIksEf8`o6>ZO
zW!vXHyv<@&oZ)|Gt1J7P>1k!=UXxO77H>N%rS<yOsV!P><}SO?7JH~Z^4zVk>=jGj
zu9>n+u5s1M9$mp7hixqiLOPQbcC)f>JK5AD^1Fva;Z@n$m#cPEZD@M`N;&vw&Mw=M
z(u?-nE(YI=vJ`VvWzE#~6`6Euh1#+y$8B^KBNpYiXkWe^Z~D4!>$mof>ACYhzWrE}
z*p+irSm}ttCY8)vXO48Oe=4$8S7gJ~M}C2kmvp#Xh4>4$Uz<KFTP@kQ?A!O{U%qFt
z9NJ|WXR&1J6$74iPv^LAnBbf`mCa4I@9C)xwh4BtzVMg)UjI5TOVi}8uTuE6prA`9
zE}CyQ5!5N@S~{~>*zH8GrPlLX{!PB?r5TUDxOOG$-}bV~;|1oiEk};;S=^QDq1`{@
z&MnWl=^M{k%$nl1;TEg0<j;E(KIz_;+?6r=$Rm3tKRz=n>7dM7+glzlW<3@@qdccY
zh;71_UgcFe=l<R(W$)p6Zt;BO`+&Xk-+eE&EsS|rrfVFf`)pHB*R;lKbAm1}5!f0X
zvO%E3qjQOnBwP58O;)VsQ_8jFzkOYqWV`HKR>GgC#TMmJFPBdKDz@V3pBvqk@g-mX
zoYM91l$c?rEqVA#=v;$|r`tLvL{D#fl#u$#Ha+J8Z{C&b_J@O}vCW$}vG(MYok`Id
zLQ0xCr&3SoEY5nO+}rW;`kSz&UyUQzTH7yoz4lJ3bXWYMxo3Iz&XS#YoY^CaYt_jq
zDtcQIOaiUVchs9OevJOlAQ=2l@IS*B?*(i1f9*f<pCRzFWyybr9Q$|j7rwR|^xGc#
z=bpnR+M~v_qF97|;t$4;eD$waZQ<SV<ZDFsLPO1f!p1N1e_t<O5Lpzaw&U0no8Y=l
zkFCF0r8${BcAH-qH{VhD6PLNw%64vr1)L3Ur)zc0;ZaCAdp;<vd+x2nQQNs)on4K7
zq^kN`oOsa3$DsVm!lqPsWzMhgsEDVRrB2-zt=$&HeK1h!v}EGLrtKQ9pQbpiTf)1>
zYG&T|L;o3yBCpJ=z518$=I-dLjp;MRHM3V&{qvh-=={@mW=rJs9R{D2lor_+3jXf+
z<oNH)x~a<Mt8+y|)}B7C!kCi$U6-@le%+h-*B7|N%`v&!D>QxEuib$+GA<-$X1wdw
zRpQ@L5T@#Oz=n7I<G!tWe^P%f_;u@Z^Ooa*OV6Fmc$#<XKf`(*fm3x|PeiV0g=Hq&
z6;1fj(I6=_!TY<$l>4@UyO&otFsCeByl6rSr$R&ZZ2vRnC*N6|?^&%W=dQeJzHgP%
z$0_g97VgioFxT#?o_opJeW#yWrlzY+j`2yJ2zlO##{-&<?cMi0W!A3PwZ`GmbEjV4
zxABhd=XGzURbJhH?d7LOrT)i%dZ~R>;Ahoze!TGLp;Zq{S7qIv@>XX}QDkS5|DDMv
zEtn^tJaFDebQQO1+g1O>4S~nK9T{$m2)Ipjmijx%<WT>W$LgnrDqmmQ%k@Wv|0TEc
z?3?o^1Qsugv$^!Ak^S#}*^<i+|K1<&XaCi=<Id}qM-A@pmTqt0zwmGI`u{fp9Fyzg

diff --git a/components/esp_rom/test_apps/CMakeLists.txt b/components/esp_rom/test_apps/CMakeLists.txt
new file mode 100644
index 0000000000..5df555b801
--- /dev/null
+++ b/components/esp_rom/test_apps/CMakeLists.txt
@@ -0,0 +1,5 @@
+# This is the project CMakeLists.txt file for the test subproject
+cmake_minimum_required(VERSION 3.16)
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+project(esp_rom_test)
diff --git a/components/esp_rom/test_apps/README.md b/components/esp_rom/test_apps/README.md
new file mode 100644
index 0000000000..b5be4985c5
--- /dev/null
+++ b/components/esp_rom/test_apps/README.md
@@ -0,0 +1,2 @@
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- |
diff --git a/components/esp_rom/test_apps/main/CMakeLists.txt b/components/esp_rom/test_apps/main/CMakeLists.txt
new file mode 100644
index 0000000000..1a8ffc6092
--- /dev/null
+++ b/components/esp_rom/test_apps/main/CMakeLists.txt
@@ -0,0 +1,8 @@
+set(srcs "test_app_main.c"
+         "test_libgcc.c"
+         "test_miniz.c")
+
+# In order for the cases defined by `TEST_CASE` to be linked into the final elf,
+# the component can be registered as WHOLE_ARCHIVE
+idf_component_register(SRCS ${srcs}
+                       WHOLE_ARCHIVE)
diff --git a/components/esp_rom/test_apps/main/test_app_main.c b/components/esp_rom/test_apps/main/test_app_main.c
new file mode 100644
index 0000000000..f739ea079f
--- /dev/null
+++ b/components/esp_rom/test_apps/main/test_app_main.c
@@ -0,0 +1,40 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+
+#include "unity.h"
+#include "unity_test_runner.h"
+#include "esp_heap_caps.h"
+
+#define TEST_MEMORY_LEAK_THRESHOLD (-100)
+
+static size_t before_free_8bit;
+static size_t before_free_32bit;
+
+static void check_leak(size_t before_free, size_t after_free, const char *type)
+{
+    ssize_t delta = after_free - before_free;
+    printf("MALLOC_CAP_%s: Before %u bytes free, After %u bytes free (delta %d)\n", type, before_free, after_free, delta);
+    TEST_ASSERT_MESSAGE(delta >= TEST_MEMORY_LEAK_THRESHOLD, "memory leak");
+}
+
+void setUp(void)
+{
+    before_free_8bit = heap_caps_get_free_size(MALLOC_CAP_8BIT);
+    before_free_32bit = heap_caps_get_free_size(MALLOC_CAP_32BIT);
+}
+
+void tearDown(void)
+{
+    size_t after_free_8bit = heap_caps_get_free_size(MALLOC_CAP_8BIT);
+    size_t after_free_32bit = heap_caps_get_free_size(MALLOC_CAP_32BIT);
+    check_leak(before_free_8bit, after_free_8bit, "8BIT");
+    check_leak(before_free_32bit, after_free_32bit, "32BIT");
+}
+
+void app_main(void)
+{
+    unity_run_menu();
+}
diff --git a/components/esp_rom/test/test_libgcc.c b/components/esp_rom/test_apps/main/test_libgcc.c
similarity index 98%
rename from components/esp_rom/test/test_libgcc.c
rename to components/esp_rom/test_apps/main/test_libgcc.c
index 143b06a1aa..d3b84a876f 100644
--- a/components/esp_rom/test/test_libgcc.c
+++ b/components/esp_rom/test_apps/main/test_libgcc.c
@@ -1,3 +1,8 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
 #include <complex.h>
 #include "unity.h"
 
diff --git a/components/esp_rom/test/test_miniz.c b/components/esp_rom/test_apps/main/test_miniz.c
similarity index 86%
rename from components/esp_rom/test/test_miniz.c
rename to components/esp_rom/test_apps/main/test_miniz.c
index 4744aba6a9..e5c34e6911 100644
--- a/components/esp_rom/test/test_miniz.c
+++ b/components/esp_rom/test_apps/main/test_miniz.c
@@ -1,27 +1,17 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
 #include <stdio.h>
 #include <stdlib.h>
 #include <string.h>
 #include <stdint.h>
 #include "sdkconfig.h"
 #include "unity.h"
+#include "rom/miniz.h"
 
-// compression/decompression will take off a bunch of memory
-// test it only with PSRAM enabled
-#ifdef CONFIG_SPIRAM
-
-#if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32)
-// miniz unit test can't pass on ESP32 non-ECO3 version IDF-1807
-
-#if CONFIG_IDF_TARGET_ESP32
-#include "esp32/rom/miniz.h"
-#elif CONFIG_IDF_TARGET_ESP32S2
-#include "esp32s2/rom/miniz.h"
-#else
-#error "unsupported target"
-#endif
-
-
-#define DATASIZE (1024 * 64)
+#define DATASIZE (1024 * 32)
 
 TEST_CASE("Test miniz compression/decompression", "[rom][miniz]")
 {
@@ -101,6 +91,3 @@ TEST_CASE("Test miniz compression/decompression", "[rom][miniz]")
     free(outbuf);
     free(decomp);
 }
-
-#endif //#if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32)
-#endif // CONFIG_SPIRAM
diff --git a/components/esp_rom/test_apps/pytest_esp_rom.py b/components/esp_rom/test_apps/pytest_esp_rom.py
new file mode 100644
index 0000000000..9ddf838c2b
--- /dev/null
+++ b/components/esp_rom/test_apps/pytest_esp_rom.py
@@ -0,0 +1,16 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: CC0-1.0
+
+import pytest
+from pytest_embedded import Dut
+
+
+@pytest.mark.esp32c3
+@pytest.mark.esp32s2
+@pytest.mark.esp32s3
+@pytest.mark.generic
+@pytest.mark.nightly_run
+def test_esp_rom(dut: Dut) -> None:
+    dut.expect('Press ENTER to see the list of tests')
+    dut.write('*')
+    dut.expect_unity_test_output()
diff --git a/components/esp_rom/test_apps/sdkconfig.defaults b/components/esp_rom/test_apps/sdkconfig.defaults
new file mode 100644
index 0000000000..b308cb2ddd
--- /dev/null
+++ b/components/esp_rom/test_apps/sdkconfig.defaults
@@ -0,0 +1,2 @@
+CONFIG_FREERTOS_HZ=1000
+CONFIG_ESP_TASK_WDT=n
diff --git a/tools/unit-test-app/configs/default_2_c2 b/tools/unit-test-app/configs/default_2_c2
index 72a2c93879..1bc68a1ce6 100644
--- a/tools/unit-test-app/configs/default_2_c2
+++ b/tools/unit-test-app/configs/default_2_c2
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be included
 CONFIG_IDF_TARGET="esp32c2"
-TEST_COMPONENTS=app_trace console efuse esp_common esp_eth esp_event esp_hid esp_netif esp_phy esp_ringbuf esp_rom esp_wifi espcoredump hal lwip mdns mqtt newlib nvs_flash partition_table sdmmc spiffs
+TEST_COMPONENTS=app_trace console efuse esp_common esp_eth esp_event esp_hid esp_netif esp_phy esp_ringbuf esp_wifi espcoredump hal lwip mdns mqtt newlib nvs_flash partition_table sdmmc spiffs
diff --git a/tools/unit-test-app/configs/default_3_c2 b/tools/unit-test-app/configs/default_3_c2
index d516eea21d..475aaf583a 100644
--- a/tools/unit-test-app/configs/default_3_c2
+++ b/tools/unit-test-app/configs/default_3_c2
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be included
 CONFIG_IDF_TARGET="esp32c2"
-TEST_EXCLUDE_COMPONENTS=app_trace console efuse esp_common esp_eth esp_event esp_hid esp_netif esp_phy esp_ringbuf esp_rom esp_wifi espcoredump hal lwip mdns mqtt newlib nvs_flash partition_table sdmmc spiffs freertos esp_hw_support esp_ipc esp_system esp_timer driver heap soc spi_flash vfs
+TEST_EXCLUDE_COMPONENTS=app_trace console efuse esp_common esp_eth esp_event esp_hid esp_netif esp_phy esp_ringbuf esp_wifi espcoredump hal lwip mdns mqtt newlib nvs_flash partition_table sdmmc spiffs freertos esp_hw_support esp_ipc esp_system esp_timer driver heap soc spi_flash vfs

From 05a2fbe8104dddcd3be01632ba9e4d6fd3076632 Mon Sep 17 00:00:00 2001
From: jingli <jingli@espressif.com>
Date: Thu, 11 Aug 2022 11:48:50 +0800
Subject: [PATCH 515/665] esp_hw_support/clk_cali: fix xtal32k error detect

---
 .../esp_hw_support/port/esp32/rtc_time.c      | 12 +++++++++++
 .../esp_hw_support/port/esp32c2/rtc_init.c    |  2 +-
 .../esp_hw_support/port/esp32c2/rtc_time.c    | 20 +++++++++++++++----
 .../esp_hw_support/port/esp32c3/rtc_time.c    | 11 ++++++++++
 .../esp_hw_support/port/esp32h2/rtc_time.c    | 12 +++++++++++
 .../esp_hw_support/port/esp32s2/rtc_time.c    | 15 ++++++++++++--
 .../esp_hw_support/port/esp32s3/rtc_time.c    | 12 +++++++++++
 components/esp_hw_support/test/test_rtc_clk.c |  6 +++---
 components/esp_system/port/soc/esp32c2/clk.c  |  2 +-
 components/soc/esp32/include/soc/rtc.h        |  5 +++++
 .../soc/esp32c2/include/soc/clk_tree_defs.h   |  2 +-
 components/soc/esp32c2/include/soc/rtc.h      |  7 ++++++-
 components/soc/esp32c3/include/soc/rtc.h      |  5 +++++
 components/soc/esp32h2/include/soc/rtc.h      |  5 +++++
 components/soc/esp32s2/include/soc/rtc.h      |  5 +++++
 components/soc/esp32s3/include/soc/rtc.h      |  5 +++++
 16 files changed, 113 insertions(+), 13 deletions(-)

diff --git a/components/esp_hw_support/port/esp32/rtc_time.c b/components/esp_hw_support/port/esp32/rtc_time.c
index 96d64a6d32..a92b88041f 100644
--- a/components/esp_hw_support/port/esp32/rtc_time.c
+++ b/components/esp_hw_support/port/esp32/rtc_time.c
@@ -115,10 +115,22 @@ uint32_t rtc_clk_cal_ratio(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles)
     return ratio;
 }
 
+static inline bool rtc_clk_cal_32k_valid(rtc_xtal_freq_t xtal_freq, uint32_t slowclk_cycles, uint64_t actual_xtal_cycles)
+{
+    uint64_t expected_xtal_cycles = (xtal_freq * 1000000ULL * slowclk_cycles) >> 15; // xtal_freq(hz) * slowclk_cycles / 32768
+    uint64_t delta = expected_xtal_cycles / 2000;                                    // 5/10000
+    return (actual_xtal_cycles >= (expected_xtal_cycles - delta)) && (actual_xtal_cycles <= (expected_xtal_cycles + delta));
+}
+
 uint32_t rtc_clk_cal(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles)
 {
     rtc_xtal_freq_t xtal_freq = rtc_clk_xtal_freq_get();
     uint64_t xtal_cycles = rtc_clk_cal_internal(cal_clk, slowclk_cycles);
+
+    if ((cal_clk == RTC_CAL_32K_XTAL) && !rtc_clk_cal_32k_valid(xtal_freq, slowclk_cycles, xtal_cycles)) {
+        return 0;
+    }
+
     uint64_t divider = ((uint64_t)xtal_freq) * slowclk_cycles;
     uint64_t period_64 = ((xtal_cycles << RTC_CLK_CAL_FRACT) + divider / 2 - 1) / divider;
     uint32_t period = (uint32_t)(period_64 & UINT32_MAX);
diff --git a/components/esp_hw_support/port/esp32c2/rtc_init.c b/components/esp_hw_support/port/esp32c2/rtc_init.c
index a3740c788e..5c9124d132 100644
--- a/components/esp_hw_support/port/esp32c2/rtc_init.c
+++ b/components/esp_hw_support/port/esp32c2/rtc_init.c
@@ -165,7 +165,7 @@ static void calibrate_ocode(void)
     soc_rtc_slow_clk_src_t slow_clk_src = rtc_clk_slow_src_get();
     rtc_cal_sel_t cal_clk = RTC_CAL_RTC_MUX;
     if (slow_clk_src == SOC_RTC_SLOW_CLK_SRC_OSC_SLOW) {
-        cal_clk = RTC_CAL_EXT_CLK;
+        cal_clk = RTC_CAL_EXT_32K;
     } else if (slow_clk_src == SOC_RTC_SLOW_CLK_SRC_RC_FAST_D256) {
         cal_clk  = RTC_CAL_8MD256;
     }
diff --git a/components/esp_hw_support/port/esp32c2/rtc_time.c b/components/esp_hw_support/port/esp32c2/rtc_time.c
index ad77188b05..e634eaaf2d 100644
--- a/components/esp_hw_support/port/esp32c2/rtc_time.c
+++ b/components/esp_hw_support/port/esp32c2/rtc_time.c
@@ -40,14 +40,14 @@ uint32_t rtc_clk_cal_internal(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles)
     if (cal_clk == RTC_CAL_RTC_MUX) {
         soc_rtc_slow_clk_src_t slow_clk_src = rtc_clk_slow_src_get();
         if (slow_clk_src == SOC_RTC_SLOW_CLK_SRC_OSC_SLOW) {
-            cal_clk = RTC_CAL_EXT_CLK;
+            cal_clk = RTC_CAL_EXT_32K;
         } else if (slow_clk_src == SOC_RTC_SLOW_CLK_SRC_RC_FAST_D256) {
             cal_clk = RTC_CAL_8MD256;
         }
     }
     /* Enable requested clock (150k clock is always on) */
     bool dig_ext_clk_enabled = clk_ll_xtal32k_digi_is_enabled();
-    if (cal_clk == RTC_CAL_EXT_CLK && !dig_ext_clk_enabled) {
+    if (cal_clk == RTC_CAL_EXT_32K && !dig_ext_clk_enabled) {
         clk_ll_xtal32k_digi_enable();
     }
 
@@ -78,7 +78,7 @@ uint32_t rtc_clk_cal_internal(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles)
 
     /* Set timeout reg and expect time delay*/
     uint32_t expected_freq;
-    if (cal_clk == RTC_CAL_EXT_CLK) {
+    if (cal_clk == RTC_CAL_EXT_32K) {
         REG_SET_FIELD(TIMG_RTCCALICFG2_REG(0), TIMG_RTC_CALI_TIMEOUT_THRES, RTC_SLOW_CLK_X32K_CAL_TIMEOUT_THRES(slowclk_cycles));
         expected_freq = SOC_CLK_OSC_SLOW_FREQ_APPROX;
     } else if (cal_clk == RTC_CAL_8MD256) {
@@ -109,7 +109,7 @@ uint32_t rtc_clk_cal_internal(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles)
     CLEAR_PERI_REG_MASK(TIMG_RTCCALICFG_REG(0), TIMG_RTC_CALI_START);
 
     /* if dig_ext_clk was originally off and enabled due to calibration, then set back to off state */
-    if (cal_clk == RTC_CAL_EXT_CLK && !dig_ext_clk_enabled) {
+    if (cal_clk == RTC_CAL_EXT_32K && !dig_ext_clk_enabled) {
         clk_ll_xtal32k_digi_disable();
     }
 
@@ -129,10 +129,22 @@ uint32_t rtc_clk_cal_ratio(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles)
     return ratio;
 }
 
+static inline bool rtc_clk_cal_32k_valid(rtc_xtal_freq_t xtal_freq, uint32_t slowclk_cycles, uint64_t actual_xtal_cycles)
+{
+    uint64_t expected_xtal_cycles = (xtal_freq * 1000000ULL * slowclk_cycles) >> 15; // xtal_freq(hz) * slowclk_cycles / 32768
+    uint64_t delta = expected_xtal_cycles / 2000;                                    // 5/10000
+    return (actual_xtal_cycles >= (expected_xtal_cycles - delta)) && (actual_xtal_cycles <= (expected_xtal_cycles + delta));
+}
+
 uint32_t rtc_clk_cal(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles)
 {
     rtc_xtal_freq_t xtal_freq = rtc_clk_xtal_freq_get();
     uint64_t xtal_cycles = rtc_clk_cal_internal(cal_clk, slowclk_cycles);
+
+    if ((cal_clk == RTC_CAL_EXT_32K) && !rtc_clk_cal_32k_valid(xtal_freq, slowclk_cycles, xtal_cycles)) {
+        return 0;
+    }
+
     uint64_t divider = ((uint64_t)xtal_freq) * slowclk_cycles;
     uint64_t period_64 = ((xtal_cycles << RTC_CLK_CAL_FRACT) + divider / 2 - 1) / divider;
     uint32_t period = (uint32_t)(period_64 & UINT32_MAX);
diff --git a/components/esp_hw_support/port/esp32c3/rtc_time.c b/components/esp_hw_support/port/esp32c3/rtc_time.c
index 8e9d9e7872..beaa4965e1 100644
--- a/components/esp_hw_support/port/esp32c3/rtc_time.c
+++ b/components/esp_hw_support/port/esp32c3/rtc_time.c
@@ -133,10 +133,21 @@ uint32_t rtc_clk_cal_ratio(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles)
     return ratio;
 }
 
+static bool rtc_clk_cal_32k_valid(rtc_xtal_freq_t xtal_freq, uint32_t slowclk_cycles, uint64_t actual_xtal_cycles)
+{
+    uint64_t expected_xtal_cycles = (xtal_freq * 1000000ULL * slowclk_cycles) >> 15; // xtal_freq(hz) * slowclk_cycles / 32768
+    uint64_t delta = expected_xtal_cycles / 2000;                                    // 5/10000
+    return (actual_xtal_cycles >= (expected_xtal_cycles - delta)) && (actual_xtal_cycles <= (expected_xtal_cycles + delta));
+}
+
 uint32_t rtc_clk_cal(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles)
 {
     rtc_xtal_freq_t xtal_freq = rtc_clk_xtal_freq_get();
     uint64_t xtal_cycles = rtc_clk_cal_internal(cal_clk, slowclk_cycles);
+
+    if ((cal_clk == RTC_CAL_32K_XTAL) && !rtc_clk_cal_32k_valid(xtal_freq, slowclk_cycles, xtal_cycles))
+        return 0;
+
     uint64_t divider = ((uint64_t)xtal_freq) * slowclk_cycles;
     uint64_t period_64 = ((xtal_cycles << RTC_CLK_CAL_FRACT) + divider / 2 - 1) / divider;
     uint32_t period = (uint32_t)(period_64 & UINT32_MAX);
diff --git a/components/esp_hw_support/port/esp32h2/rtc_time.c b/components/esp_hw_support/port/esp32h2/rtc_time.c
index 6c817b6315..88563ebc8b 100644
--- a/components/esp_hw_support/port/esp32h2/rtc_time.c
+++ b/components/esp_hw_support/port/esp32h2/rtc_time.c
@@ -126,10 +126,22 @@ uint32_t rtc_clk_cal_ratio(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles)
     return ratio;
 }
 
+static inline bool rtc_clk_cal_32k_valid(rtc_xtal_freq_t xtal_freq, uint32_t slowclk_cycles, uint64_t actual_xtal_cycles)
+{
+    uint64_t expected_xtal_cycles = (xtal_freq * 1000000ULL * slowclk_cycles) >> 15; // xtal_freq(hz) * slowclk_cycles / 32768
+    uint64_t delta = expected_xtal_cycles / 2000;                                    // 5/10000
+    return (actual_xtal_cycles >= (expected_xtal_cycles - delta)) && (actual_xtal_cycles <= (expected_xtal_cycles + delta));
+}
+
 uint32_t rtc_clk_cal(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles)
 {
     rtc_xtal_freq_t xtal_freq = rtc_clk_xtal_freq_get();
     uint64_t xtal_cycles = rtc_clk_cal_internal(cal_clk, slowclk_cycles);
+
+    if ((cal_clk == RTC_CAL_32K_XTAL) && !rtc_clk_cal_32k_valid(xtal_freq, slowclk_cycles, xtal_cycles)) {
+        return 0;
+    }
+
     uint64_t divider = ((uint64_t)xtal_freq) * slowclk_cycles;
     uint64_t period_64 = ((xtal_cycles << RTC_CLK_CAL_FRACT) + divider / 2 - 1) / divider;
     uint32_t period = (uint32_t)(period_64 & UINT32_MAX);
diff --git a/components/esp_hw_support/port/esp32s2/rtc_time.c b/components/esp_hw_support/port/esp32s2/rtc_time.c
index 3fd21be81b..c8e22bf8bf 100644
--- a/components/esp_hw_support/port/esp32s2/rtc_time.c
+++ b/components/esp_hw_support/port/esp32s2/rtc_time.c
@@ -194,11 +194,22 @@ uint32_t rtc_clk_cal_ratio(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles)
     return ratio;
 }
 
+static inline bool rtc_clk_cal_32k_valid(rtc_xtal_freq_t xtal_freq, uint32_t slowclk_cycles, uint64_t actual_xtal_cycles)
+{
+    uint64_t expected_xtal_cycles = (xtal_freq * 1000000ULL * slowclk_cycles) >> 15; // xtal_freq(hz) * slowclk_cycles / 32768
+    uint64_t delta = expected_xtal_cycles / 2000;                                    // 5/10000
+    return (actual_xtal_cycles >= (expected_xtal_cycles - delta)) && (actual_xtal_cycles <= (expected_xtal_cycles + delta));
+}
+
 uint32_t rtc_clk_cal(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles)
 {
     uint64_t xtal_cycles = rtc_clk_cal_internal(cal_clk, slowclk_cycles, RTC_TIME_CAL_ONEOFF_MODE);
-    uint32_t period = rtc_clk_xtal_to_slowclk(xtal_cycles, slowclk_cycles);
-    return period;
+
+    if ((cal_clk == RTC_CAL_32K_XTAL) && !rtc_clk_cal_32k_valid(rtc_clk_xtal_freq_get(), slowclk_cycles, xtal_cycles)) {
+        return 0;
+    }
+
+    return rtc_clk_xtal_to_slowclk(xtal_cycles, slowclk_cycles);
 }
 
 uint32_t rtc_clk_cal_cycling(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles)
diff --git a/components/esp_hw_support/port/esp32s3/rtc_time.c b/components/esp_hw_support/port/esp32s3/rtc_time.c
index 5e9bb8faf8..9c07e6a9d6 100644
--- a/components/esp_hw_support/port/esp32s3/rtc_time.c
+++ b/components/esp_hw_support/port/esp32s3/rtc_time.c
@@ -131,10 +131,22 @@ uint32_t rtc_clk_cal_ratio(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles)
     return ratio;
 }
 
+static inline bool rtc_clk_cal_32k_valid(rtc_xtal_freq_t xtal_freq, uint32_t slowclk_cycles, uint64_t actual_xtal_cycles)
+{
+    uint64_t expected_xtal_cycles = (xtal_freq * 1000000ULL * slowclk_cycles) >> 15; // xtal_freq(hz) * slowclk_cycles / 32768
+    uint64_t delta = expected_xtal_cycles / 2000;                                    // 5/10000
+    return (actual_xtal_cycles >= (expected_xtal_cycles - delta)) && (actual_xtal_cycles <= (expected_xtal_cycles + delta));
+}
+
 uint32_t rtc_clk_cal(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles)
 {
     rtc_xtal_freq_t xtal_freq = rtc_clk_xtal_freq_get();
     uint64_t xtal_cycles = rtc_clk_cal_internal(cal_clk, slowclk_cycles);
+
+    if ((cal_clk == RTC_CAL_32K_XTAL) && !rtc_clk_cal_32k_valid(xtal_freq, slowclk_cycles, xtal_cycles)) {
+        return 0;
+    }
+
     uint64_t divider = ((uint64_t)xtal_freq) * slowclk_cycles;
     uint64_t period_64 = ((xtal_cycles << RTC_CLK_CAL_FRACT) + divider / 2 - 1) / divider;
     uint32_t period = (uint32_t)(period_64 & UINT32_MAX);
diff --git a/components/esp_hw_support/test/test_rtc_clk.c b/components/esp_hw_support/test/test_rtc_clk.c
index 57a149c017..c45357ede3 100644
--- a/components/esp_hw_support/test/test_rtc_clk.c
+++ b/components/esp_hw_support/test/test_rtc_clk.c
@@ -83,7 +83,7 @@ TEST_CASE("RTC_SLOW_CLK sources calibration", "[rtc_clk]")
     CALIBRATE_ONE(RTC_CAL_8MD256);
 
 #if CONFIG_IDF_TARGET_ESP32C2
-    uint32_t cal_ext_slow_clk = CALIBRATE_ONE(RTC_CAL_EXT_CLK);
+    uint32_t cal_ext_slow_clk = CALIBRATE_ONE(RTC_CAL_EXT_32K);
     if (cal_ext_slow_clk == 0) {
         printf("EXT CLOCK by PIN has not started up");
     } else {
@@ -93,7 +93,7 @@ TEST_CASE("RTC_SLOW_CLK sources calibration", "[rtc_clk]")
 
         CALIBRATE_ONE(RTC_CAL_RTC_MUX);
         CALIBRATE_ONE(RTC_CAL_8MD256);
-        CALIBRATE_ONE(RTC_CAL_EXT_CLK);
+        CALIBRATE_ONE(RTC_CAL_EXT_32K);
     }
 #else
     uint32_t cal_32k = CALIBRATE_ONE(RTC_CAL_32K_XTAL);
@@ -116,7 +116,7 @@ TEST_CASE("RTC_SLOW_CLK sources calibration", "[rtc_clk]")
     CALIBRATE_ONE(RTC_CAL_RTC_MUX);
     CALIBRATE_ONE(RTC_CAL_8MD256);
 #if CONFIG_IDF_TARGET_ESP32C2
-    CALIBRATE_ONE(RTC_CAL_EXT_CLK);
+    CALIBRATE_ONE(RTC_CAL_EXT_32K);
 #else
     CALIBRATE_ONE(RTC_CAL_32K_XTAL);
 #endif
diff --git a/components/esp_system/port/soc/esp32c2/clk.c b/components/esp_system/port/soc/esp32c2/clk.c
index 814e3b96a1..e374419708 100644
--- a/components/esp_system/port/soc/esp32c2/clk.c
+++ b/components/esp_system/port/soc/esp32c2/clk.c
@@ -154,7 +154,7 @@ static void select_rtc_slow_clk(slow_clk_sel_t slow_clk)
 
             // When SLOW_CLK_CAL_CYCLES is set to 0, clock calibration will not be performed at startup.
             if (SLOW_CLK_CAL_CYCLES > 0) {
-                cal_val = rtc_clk_cal(RTC_CAL_EXT_CLK, SLOW_CLK_CAL_CYCLES);
+                cal_val = rtc_clk_cal(RTC_CAL_EXT_32K, SLOW_CLK_CAL_CYCLES);
                 if (cal_val == 0 || cal_val < MIN_32K_XTAL_CAL_VAL) {
                     if (retry_ext_clk-- > 0) {
                         continue;
diff --git a/components/soc/esp32/include/soc/rtc.h b/components/soc/esp32/include/soc/rtc.h
index aa2b6f7fc9..9f927aee69 100644
--- a/components/soc/esp32/include/soc/rtc.h
+++ b/components/soc/esp32/include/soc/rtc.h
@@ -394,6 +394,11 @@ uint32_t rtc_clk_apb_freq_get(void);
  * 32k XTAL is being calibrated, but the oscillator has not started up (due to
  * incorrect loading capacitance, board design issue, or lack of 32 XTAL on board).
  *
+ * @note When 32k CLK is being calibrated, this function will check the accuracy
+ * of the clock. Since the xtal 32k or ext osc 32k is generally very stable, if
+ * the check fails, then consider this an invalid 32k clock and return 0. This
+ * check can filter some jamming signal.
+ *
  * @param cal_clk  clock to be measured
  * @param slow_clk_cycles  number of slow clock cycles to average
  * @return average slow clock period in microseconds, Q13.19 fixed point format,
diff --git a/components/soc/esp32c2/include/soc/clk_tree_defs.h b/components/soc/esp32c2/include/soc/clk_tree_defs.h
index ac5e243457..dcae8277a6 100644
--- a/components/soc/esp32c2/include/soc/clk_tree_defs.h
+++ b/components/soc/esp32c2/include/soc/clk_tree_defs.h
@@ -51,7 +51,7 @@ typedef enum {
     SOC_ROOT_CLK_INT_RC_FAST,          /*!< Internal 17.5MHz RC oscillator */
     SOC_ROOT_CLK_INT_RC_SLOW,          /*!< Internal 136kHz RC oscillator */
     SOC_ROOT_CLK_EXT_XTAL,             /*!< External 26/40MHz crystal */
-    SOC_ROOT_CLK_EXT_OSC_SLOW,         /*!< External slow clock signal at pin0 */
+    SOC_ROOT_CLK_EXT_OSC_SLOW,         /*!< External slow clock signal at pin0, only support 32.768 KHz currently */
 } soc_root_clk_t;
 
 /**
diff --git a/components/soc/esp32c2/include/soc/rtc.h b/components/soc/esp32c2/include/soc/rtc.h
index 58a5cafd51..af35fc8441 100644
--- a/components/soc/esp32c2/include/soc/rtc.h
+++ b/components/soc/esp32c2/include/soc/rtc.h
@@ -153,7 +153,7 @@ typedef struct rtc_cpu_freq_config_s {
 typedef enum {
     RTC_CAL_RTC_MUX = 0,       //!< Currently selected RTC SLOW_CLK
     RTC_CAL_8MD256 = 1,        //!< Internal 8 MHz RC oscillator, divided by 256
-    RTC_CAL_EXT_CLK = 2        //!< External CLK
+    RTC_CAL_EXT_32K = 2        //!< External 32.768 KHz CLK
 } rtc_cal_sel_t;
 
 /**
@@ -403,6 +403,11 @@ uint32_t rtc_clk_cal_internal(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles);
  * 32k XTAL is being calibrated, but the oscillator has not started up (due to
  * incorrect loading capacitance, board design issue, or lack of 32 XTAL on board).
  *
+ * @note When 32k CLK is being calibrated, this function will check the accuracy
+ * of the clock. Since the xtal 32k or ext osc 32k is generally very stable, if
+ * the check fails, then consider this an invalid 32k clock and return 0. This
+ * check can filter some jamming signal.
+ *
  * @param cal_clk  clock to be measured
  * @param slow_clk_cycles  number of slow clock cycles to average
  * @return average slow clock period in microseconds, Q13.19 fixed point format,
diff --git a/components/soc/esp32c3/include/soc/rtc.h b/components/soc/esp32c3/include/soc/rtc.h
index a570d8bb25..a52ee8b75d 100644
--- a/components/soc/esp32c3/include/soc/rtc.h
+++ b/components/soc/esp32c3/include/soc/rtc.h
@@ -430,6 +430,11 @@ uint32_t rtc_clk_cal_internal(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles);
  * 32k XTAL is being calibrated, but the oscillator has not started up (due to
  * incorrect loading capacitance, board design issue, or lack of 32 XTAL on board).
  *
+ * @note When 32k CLK is being calibrated, this function will check the accuracy
+ * of the clock. Since the xtal 32k or ext osc 32k is generally very stable, if
+ * the check fails, then consider this an invalid 32k clock and return 0. This
+ * check can filter some jamming signal.
+ *
  * @param cal_clk  clock to be measured
  * @param slow_clk_cycles  number of slow clock cycles to average
  * @return average slow clock period in microseconds, Q13.19 fixed point format,
diff --git a/components/soc/esp32h2/include/soc/rtc.h b/components/soc/esp32h2/include/soc/rtc.h
index 4764b3a7f2..5373e0a371 100644
--- a/components/soc/esp32h2/include/soc/rtc.h
+++ b/components/soc/esp32h2/include/soc/rtc.h
@@ -446,6 +446,11 @@ uint32_t rtc_clk_cal_internal(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles);
  * 32k XTAL is being calibrated, but the oscillator has not started up (due to
  * incorrect loading capacitance, board design issue, or lack of 32 XTAL on board).
  *
+ * @note When 32k CLK is being calibrated, this function will check the accuracy
+ * of the clock. Since the xtal 32k or ext osc 32k is generally very stable, if
+ * the check fails, then consider this an invalid 32k clock and return 0. This
+ * check can filter some jamming signal.
+ *
  * @param cal_clk  clock to be measured
  * @param slow_clk_cycles  number of slow clock cycles to average
  * @return average slow clock period in microseconds, Q13.19 fixed point format,
diff --git a/components/soc/esp32s2/include/soc/rtc.h b/components/soc/esp32s2/include/soc/rtc.h
index d87ef3951f..35b75e9ecb 100644
--- a/components/soc/esp32s2/include/soc/rtc.h
+++ b/components/soc/esp32s2/include/soc/rtc.h
@@ -455,6 +455,11 @@ uint32_t rtc_clk_cal_internal(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles, ui
  * 32k XTAL is being calibrated, but the oscillator has not started up (due to
  * incorrect loading capacitance, board design issue, or lack of 32 XTAL on board).
  *
+ * @note When 32k CLK is being calibrated, this function will check the accuracy
+ * of the clock. Since the xtal 32k or ext osc 32k is generally very stable, if
+ * the check fails, then consider this an invalid 32k clock and return 0. This
+ * check can filter some jamming signal.
+ *
  * @param cal_clk  clock to be measured
  * @param slow_clk_cycles  number of slow clock cycles to average
  * @return average slow clock period in microseconds, Q13.19 fixed point format,
diff --git a/components/soc/esp32s3/include/soc/rtc.h b/components/soc/esp32s3/include/soc/rtc.h
index bd2ad0492d..fab75b0439 100644
--- a/components/soc/esp32s3/include/soc/rtc.h
+++ b/components/soc/esp32s3/include/soc/rtc.h
@@ -455,6 +455,11 @@ uint32_t rtc_clk_cal_internal(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles);
  * 32k XTAL is being calibrated, but the oscillator has not started up (due to
  * incorrect loading capacitance, board design issue, or lack of 32 XTAL on board).
  *
+ * @note When 32k CLK is being calibrated, this function will check the accuracy
+ * of the clock. Since the xtal 32k or ext osc 32k is generally very stable, if
+ * the check fails, then consider this an invalid 32k clock and return 0. This
+ * check can filter some jamming signal.
+ *
  * @param cal_clk  clock to be measured
  * @param slow_clk_cycles  number of slow clock cycles to average
  * @return average slow clock period in microseconds, Q13.19 fixed point format,

From 60c181143368029907af80ce85d18c877f14adaa Mon Sep 17 00:00:00 2001
From: jingli <jingli@espressif.com>
Date: Tue, 20 Sep 2022 20:01:17 +0800
Subject: [PATCH 516/665] esp_hw_support/clk_cali: remove redundant check for
 cali value

---
 components/esp_system/port/soc/esp32/clk.c   | 7 +------
 components/esp_system/port/soc/esp32c2/clk.c | 7 +------
 components/esp_system/port/soc/esp32c3/clk.c | 7 +------
 components/esp_system/port/soc/esp32h2/clk.c | 7 +------
 components/esp_system/port/soc/esp32s2/clk.c | 7 +------
 components/esp_system/port/soc/esp32s3/clk.c | 7 +------
 6 files changed, 6 insertions(+), 36 deletions(-)

diff --git a/components/esp_system/port/soc/esp32/clk.c b/components/esp_system/port/soc/esp32/clk.c
index 9396b9379c..fef50f109a 100644
--- a/components/esp_system/port/soc/esp32/clk.c
+++ b/components/esp_system/port/soc/esp32/clk.c
@@ -36,11 +36,6 @@ static const char* TAG = "clk";
 #define RTC_XTAL_CAL_RETRY 1
 #endif
 
-/* Lower threshold for a reasonably-looking calibration value for a 32k XTAL.
- * The ideal value (assuming 32768 Hz frequency) is 1000000/32768*(2**19) = 16*10^6.
- */
-#define MIN_32K_XTAL_CAL_VAL  15000000L
-
 /* Indicates that this 32k oscillator gets input from external oscillator, rather
  * than a crystal.
  */
@@ -84,7 +79,7 @@ static void select_rtc_slow_clk(slow_clk_sel_t slow_clk)
             // When SLOW_CLK_CAL_CYCLES is set to 0, clock calibration will not be performed at startup.
             if (SLOW_CLK_CAL_CYCLES > 0) {
                 cal_val = rtc_clk_cal(RTC_CAL_32K_XTAL, SLOW_CLK_CAL_CYCLES);
-                if (cal_val == 0 || cal_val < MIN_32K_XTAL_CAL_VAL) {
+                if (cal_val == 0) {
                     if (retry_32k_xtal-- > 0) {
                         continue;
                     }
diff --git a/components/esp_system/port/soc/esp32c2/clk.c b/components/esp_system/port/soc/esp32c2/clk.c
index e374419708..ebc800e576 100644
--- a/components/esp_system/port/soc/esp32c2/clk.c
+++ b/components/esp_system/port/soc/esp32c2/clk.c
@@ -35,11 +35,6 @@
 
 #define MHZ (1000000)
 
-/* Lower threshold for a reasonably-looking calibration value for a 32k XTAL.
- * The ideal value (assuming 32768 Hz frequency) is 1000000/32768*(2**19) = 16*10^6.
- */
-#define MIN_32K_XTAL_CAL_VAL  15000000L
-
 /* Indicates that this 32k oscillator gets input from external oscillator, rather
  * than a crystal.
  */
@@ -155,7 +150,7 @@ static void select_rtc_slow_clk(slow_clk_sel_t slow_clk)
             // When SLOW_CLK_CAL_CYCLES is set to 0, clock calibration will not be performed at startup.
             if (SLOW_CLK_CAL_CYCLES > 0) {
                 cal_val = rtc_clk_cal(RTC_CAL_EXT_32K, SLOW_CLK_CAL_CYCLES);
-                if (cal_val == 0 || cal_val < MIN_32K_XTAL_CAL_VAL) {
+                if (cal_val == 0) {
                     if (retry_ext_clk-- > 0) {
                         continue;
                     }
diff --git a/components/esp_system/port/soc/esp32c3/clk.c b/components/esp_system/port/soc/esp32c3/clk.c
index bf92e30f19..3f044443c1 100644
--- a/components/esp_system/port/soc/esp32c3/clk.c
+++ b/components/esp_system/port/soc/esp32c3/clk.c
@@ -36,11 +36,6 @@
 
 #define MHZ (1000000)
 
-/* Lower threshold for a reasonably-looking calibration value for a 32k XTAL.
- * The ideal value (assuming 32768 Hz frequency) is 1000000/32768*(2**19) = 16*10^6.
- */
-#define MIN_32K_XTAL_CAL_VAL  15000000L
-
 /* Indicates that this 32k oscillator gets input from external oscillator, rather
  * than a crystal.
  */
@@ -165,7 +160,7 @@ static void select_rtc_slow_clk(slow_clk_sel_t slow_clk)
             // When SLOW_CLK_CAL_CYCLES is set to 0, clock calibration will not be performed at startup.
             if (SLOW_CLK_CAL_CYCLES > 0) {
                 cal_val = rtc_clk_cal(RTC_CAL_32K_XTAL, SLOW_CLK_CAL_CYCLES);
-                if (cal_val == 0 || cal_val < MIN_32K_XTAL_CAL_VAL) {
+                if (cal_val == 0) {
                     if (retry_32k_xtal-- > 0) {
                         continue;
                     }
diff --git a/components/esp_system/port/soc/esp32h2/clk.c b/components/esp_system/port/soc/esp32h2/clk.c
index 60a2fdad13..de5612b7c2 100644
--- a/components/esp_system/port/soc/esp32h2/clk.c
+++ b/components/esp_system/port/soc/esp32h2/clk.c
@@ -36,11 +36,6 @@
 
 #define MHZ (1000000)
 
-/* Lower threshold for a reasonably-looking calibration value for a 32k XTAL.
- * The ideal value (assuming 32768 Hz frequency) is 1000000/32768*(2**19) = 16*10^6.
- */
-#define MIN_32K_XTAL_CAL_VAL  15000000L
-
 /* Indicates that this 32k oscillator gets input from external oscillator, rather
  * than a crystal.
  */
@@ -157,7 +152,7 @@ static void select_rtc_slow_clk(slow_clk_sel_t slow_clk)
             // When SLOW_CLK_CAL_CYCLES is set to 0, clock calibration will not be performed at startup.
             if (SLOW_CLK_CAL_CYCLES > 0) {
                 cal_val = rtc_clk_cal(RTC_CAL_32K_XTAL, SLOW_CLK_CAL_CYCLES);
-                if (cal_val == 0 || cal_val < MIN_32K_XTAL_CAL_VAL) {
+                if (cal_val == 0) {
                     if (retry_32k_xtal-- > 0) {
                         continue;
                     }
diff --git a/components/esp_system/port/soc/esp32s2/clk.c b/components/esp_system/port/soc/esp32s2/clk.c
index cbb6eae977..8461d16c83 100644
--- a/components/esp_system/port/soc/esp32s2/clk.c
+++ b/components/esp_system/port/soc/esp32s2/clk.c
@@ -42,11 +42,6 @@ static const char *TAG = "clk";
 #define RTC_XTAL_CAL_RETRY 1
 #endif
 
-/* Lower threshold for a reasonably-looking calibration value for a 32k XTAL.
- * The ideal value (assuming 32768 Hz frequency) is 1000000/32768*(2**19) = 16*10^6.
- */
-#define MIN_32K_XTAL_CAL_VAL  15000000L
-
 /* Indicates that this 32k oscillator gets input from external oscillator, rather
  * than a crystal.
  */
@@ -170,7 +165,7 @@ static void select_rtc_slow_clk(slow_clk_sel_t slow_clk)
             // When SLOW_CLK_CAL_CYCLES is set to 0, clock calibration will not be performed at startup.
             if (SLOW_CLK_CAL_CYCLES > 0) {
                 cal_val = rtc_clk_cal(RTC_CAL_32K_XTAL, SLOW_CLK_CAL_CYCLES);
-                if (cal_val == 0 || cal_val < MIN_32K_XTAL_CAL_VAL) {
+                if (cal_val == 0) {
                     if (retry_32k_xtal-- > 0) {
                         continue;
                     }
diff --git a/components/esp_system/port/soc/esp32s3/clk.c b/components/esp_system/port/soc/esp32s3/clk.c
index 0b102eb42f..8c3e1418e0 100644
--- a/components/esp_system/port/soc/esp32s3/clk.c
+++ b/components/esp_system/port/soc/esp32s3/clk.c
@@ -36,11 +36,6 @@ static const char *TAG = "clk";
 
 #define RTC_XTAL_CAL_RETRY 1
 
-/* Lower threshold for a reasonably-looking calibration value for a 32k XTAL.
- * The ideal value (assuming 32768 Hz frequency) is 1000000/32768*(2**19) = 16*10^6.
- */
-#define MIN_32K_XTAL_CAL_VAL  15000000L
-
 /* Indicates that this 32k oscillator gets input from external oscillator, rather
  * than a crystal.
  */
@@ -159,7 +154,7 @@ static void select_rtc_slow_clk(slow_clk_sel_t slow_clk)
             // When SLOW_CLK_CAL_CYCLES is set to 0, clock calibration will not be performed at startup.
             if (SLOW_CLK_CAL_CYCLES > 0) {
                 cal_val = rtc_clk_cal(RTC_CAL_32K_XTAL, SLOW_CLK_CAL_CYCLES);
-                if (cal_val == 0 || cal_val < MIN_32K_XTAL_CAL_VAL) {
+                if (cal_val == 0) {
                     if (retry_32k_xtal-- > 0) {
                         continue;
                     }

From ee6d3de12822d72d8671e425ef5eb676f2f5cdb2 Mon Sep 17 00:00:00 2001
From: wanlei <wanlei@espressif.com>
Date: Thu, 15 Sep 2022 15:56:25 +0800
Subject: [PATCH 517/665] spi_slave: add a flag SPI_SLAVE_NO_RETURN_RESULT to
 bypass return descriptor from ISR

if using this flag, driver willn't return the trans-done descriptor from ISR, so
`spi_slave_get_trans_result()` shouldn't be called.
besides, callback is the only way to know transaction status in that case, so a
`post_trans_cb` will be checked mandatory.
---
 components/driver/include/driver/spi_master.h |  1 +
 components/driver/include/driver/spi_slave.h  |  3 ++-
 components/driver/spi_master.c                | 21 ++++++++++++----
 components/driver/spi_slave.c                 | 25 +++++++++++++++----
 4 files changed, 39 insertions(+), 11 deletions(-)

diff --git a/components/driver/include/driver/spi_master.h b/components/driver/include/driver/spi_master.h
index 6623a9b5d0..1db5d34d13 100644
--- a/components/driver/include/driver/spi_master.h
+++ b/components/driver/include/driver/spi_master.h
@@ -224,6 +224,7 @@ esp_err_t spi_device_queue_trans(spi_device_handle_t handle, spi_transaction_t *
                         out.
  * @return
  *         - ESP_ERR_INVALID_ARG   if parameter is invalid
+ *         - ESP_ERR_NOT_SUPPORTED if flag `SPI_DEVICE_NO_RETURN_RESULT` is set
  *         - ESP_ERR_TIMEOUT       if there was no completed transaction before ticks_to_wait expired
  *         - ESP_OK                on success
  */
diff --git a/components/driver/include/driver/spi_slave.h b/components/driver/include/driver/spi_slave.h
index 92fa600486..a0a1cd4c2f 100644
--- a/components/driver/include/driver/spi_slave.h
+++ b/components/driver/include/driver/spi_slave.h
@@ -23,7 +23,7 @@ extern "C"
 #define SPI_SLAVE_TXBIT_LSBFIRST          (1<<0)  ///< Transmit command/address/data LSB first instead of the default MSB first
 #define SPI_SLAVE_RXBIT_LSBFIRST          (1<<1)  ///< Receive data LSB first instead of the default MSB first
 #define SPI_SLAVE_BIT_LSBFIRST            (SPI_SLAVE_TXBIT_LSBFIRST|SPI_SLAVE_RXBIT_LSBFIRST) ///< Transmit and receive LSB first
-
+#define SPI_SLAVE_NO_RETURN_RESULT        (1<<2)  ///< Don't return the descriptor to the host on completion (use `post_trans_cb` to notify instead)
 
 typedef struct spi_slave_transaction_t spi_slave_transaction_t;
 typedef void(*slave_transaction_cb_t)(spi_slave_transaction_t *trans);
@@ -158,6 +158,7 @@ esp_err_t spi_slave_queue_trans(spi_host_device_t host, const spi_slave_transact
  *                      out.
  * @return
  *         - ESP_ERR_INVALID_ARG   if parameter is invalid
+ *         - ESP_ERR_NOT_SUPPORTED if flag `SPI_SLAVE_NO_RETURN_RESULT` is set
  *         - ESP_OK                on success
  */
 esp_err_t spi_slave_get_trans_result(spi_host_device_t host, spi_slave_transaction_t **trans_desc, TickType_t ticks_to_wait);
diff --git a/components/driver/spi_master.c b/components/driver/spi_master.c
index f61e035ebb..65c9bddd54 100644
--- a/components/driver/spi_master.c
+++ b/components/driver/spi_master.c
@@ -381,10 +381,16 @@ esp_err_t spi_bus_add_device(spi_host_device_t host_id, const spi_device_interfa
 
     //Allocate queues, set defaults
     dev->trans_queue = xQueueCreate(dev_config->queue_size, sizeof(spi_trans_priv_t));
-    dev->ret_queue = xQueueCreate(dev_config->queue_size, sizeof(spi_trans_priv_t));
-    if (!dev->trans_queue || !dev->ret_queue) {
+    if (!dev->trans_queue) {
         goto nomem;
     }
+    //ret_queue nolonger needed if use flag SPI_DEVICE_NO_RETURN_RESULT
+    if (!(dev_config->flags & SPI_DEVICE_NO_RETURN_RESULT)) {
+        dev->ret_queue = xQueueCreate(dev_config->queue_size, sizeof(spi_trans_priv_t));
+        if (!dev->ret_queue) {
+            goto nomem;
+        }
+    }
 
     //We want to save a copy of the dev config in the dev struct.
     memcpy(&dev->cfg, dev_config, sizeof(spi_device_interface_config_t));
@@ -445,15 +451,17 @@ esp_err_t spi_bus_remove_device(spi_device_handle_t handle)
     //catch design errors and aren't meant to be triggered during normal operation.
     SPI_CHECK(uxQueueMessagesWaiting(handle->trans_queue)==0, "Have unfinished transactions", ESP_ERR_INVALID_STATE);
     SPI_CHECK(handle->host->cur_cs == DEV_NUM_MAX || handle->host->device[handle->host->cur_cs] != handle, "Have unfinished transactions", ESP_ERR_INVALID_STATE);
-    SPI_CHECK(uxQueueMessagesWaiting(handle->ret_queue)==0, "Have unfinished transactions", ESP_ERR_INVALID_STATE);
+    if (handle->ret_queue) {
+        SPI_CHECK(uxQueueMessagesWaiting(handle->ret_queue)==0, "Have unfinished transactions", ESP_ERR_INVALID_STATE);
+    }
 
     //return
     int spics_io_num = handle->cfg.spics_io_num;
     if (spics_io_num >= 0) spicommon_cs_free_io(spics_io_num);
 
     //Kill queues
-    vQueueDelete(handle->trans_queue);
-    vQueueDelete(handle->ret_queue);
+    if (handle->trans_queue) vQueueDelete(handle->trans_queue);
+    if (handle->ret_queue) vQueueDelete(handle->ret_queue);
     spi_bus_lock_unregister_dev(handle->dev_lock);
 
     assert(handle->host->device[handle->id] == handle);
@@ -852,6 +860,9 @@ esp_err_t SPI_MASTER_ATTR spi_device_get_trans_result(spi_device_handle_t handle
     spi_trans_priv_t trans_buf;
     SPI_CHECK(handle!=NULL, "invalid dev handle", ESP_ERR_INVALID_ARG);
 
+    //if SPI_DEVICE_NO_RETURN_RESULT is set, ret_queue will always be empty
+    SPI_CHECK(!(handle->cfg.flags & SPI_DEVICE_NO_RETURN_RESULT), "API not Supported!", ESP_ERR_NOT_SUPPORTED);
+
     //use the interrupt, block until return
     r=xQueueReceive(handle->ret_queue, (void*)&trans_buf, ticks_to_wait);
     if (!r) {
diff --git a/components/driver/spi_slave.c b/components/driver/spi_slave.c
index 12d98d38f5..a07f83fb57 100644
--- a/components/driver/spi_slave.c
+++ b/components/driver/spi_slave.c
@@ -125,6 +125,11 @@ esp_err_t spi_slave_initialize(spi_host_device_t host, const spi_bus_config_t *b
 #endif
     SPI_CHECK(slave_config->spics_io_num < 0 || GPIO_IS_VALID_GPIO(slave_config->spics_io_num), "spics pin invalid", ESP_ERR_INVALID_ARG);
 
+    //Check post_trans_cb status when `SPI_SLAVE_NO_RETURN_RESULT` flag is set.
+    if(slave_config->flags & SPI_SLAVE_NO_RETURN_RESULT) {
+        SPI_CHECK(slave_config->post_trans_cb != NULL, "use feature flag 'SPI_SLAVE_NO_RETURN_RESULT' but no post_trans_cb function sets", ESP_ERR_INVALID_ARG);
+    }
+
     spi_chan_claimed=spicommon_periph_claim(host, "spi slave");
     SPI_CHECK(spi_chan_claimed, "host already in use", ESP_ERR_INVALID_STATE);
 
@@ -183,11 +188,17 @@ esp_err_t spi_slave_initialize(spi_host_device_t host, const spi_bus_config_t *b
 
     //Create queues
     spihost[host]->trans_queue = xQueueCreate(slave_config->queue_size, sizeof(spi_slave_transaction_t *));
-    spihost[host]->ret_queue = xQueueCreate(slave_config->queue_size, sizeof(spi_slave_transaction_t *));
-    if (!spihost[host]->trans_queue || !spihost[host]->ret_queue) {
+    if (!spihost[host]->trans_queue) {
         ret = ESP_ERR_NO_MEM;
         goto cleanup;
     }
+    if(!(slave_config->flags & SPI_SLAVE_NO_RETURN_RESULT)) {
+        spihost[host]->ret_queue = xQueueCreate(slave_config->queue_size, sizeof(spi_slave_transaction_t *));
+        if (!spihost[host]->ret_queue) {
+            ret = ESP_ERR_NO_MEM;
+            goto cleanup;
+        }
+    }
 
     int flags = bus_config->intr_flags | ESP_INTR_FLAG_INTRDISABLED;
     err = esp_intr_alloc(spicommon_irqsource_for_host(host), flags, spi_intr, (void *)spihost[host], &spihost[host]->intr);
@@ -298,6 +309,9 @@ esp_err_t SPI_SLAVE_ATTR spi_slave_get_trans_result(spi_host_device_t host, spi_
     BaseType_t r;
     SPI_CHECK(is_valid_host(host), "invalid host", ESP_ERR_INVALID_ARG);
     SPI_CHECK(spihost[host], "host not slave", ESP_ERR_INVALID_ARG);
+    //if SPI_SLAVE_NO_RETURN_RESULT is set, ret_queue will always be empty
+    SPI_CHECK(!(spihost[host]->cfg.flags & SPI_SLAVE_NO_RETURN_RESULT), "API not Supported!", ESP_ERR_NOT_SUPPORTED);
+
     r = xQueueReceive(spihost[host]->ret_queue, (void *)trans_desc, ticks_to_wait);
     if (!r) return ESP_ERR_TIMEOUT;
     return ESP_OK;
@@ -349,9 +363,10 @@ static void SPI_SLAVE_ISR_ATTR spi_intr(void *arg)
             spicommon_dmaworkaround_req_reset(host->tx_dma_chan, spi_slave_restart_after_dmareset, host);
         }
         if (host->cfg.post_trans_cb) host->cfg.post_trans_cb(host->cur_trans);
-        //Okay, transaction is done.
-        //Return transaction descriptor.
-        xQueueSendFromISR(host->ret_queue, &host->cur_trans, &do_yield);
+
+        if(!(host->cfg.flags & SPI_SLAVE_NO_RETURN_RESULT)) {
+            xQueueSendFromISR(host->ret_queue, &host->cur_trans, &do_yield);
+        }
         host->cur_trans = NULL;
     }
     if (use_dma) {

From 63f7bf2be59a206f94ad58923a9d7eafd23d3401 Mon Sep 17 00:00:00 2001
From: Wang Ning <wangning@espressif.com>
Date: Wed, 21 Sep 2022 12:02:13 +0800
Subject: [PATCH 518/665] Docs: Updated ESP32-S2-DevKitC-1 User Guide for ECO1

---
 .../esp32-s2-devkitc-1-v1-block-diags.png     | Bin 98345 -> 73587 bytes
 docs/_static/esp32-s2-devkitc-1-v1-pinout.png | Bin 1510913 -> 506358 bytes
 .../esp32s2/user-guide-s2-devkitc-1.rst       | 131 ++++++++++++-----
 .../esp32s2/user-guide-s2-devkitc-1.rst       | 139 +++++++++++++-----
 4 files changed, 196 insertions(+), 74 deletions(-)

diff --git a/docs/_static/esp32-s2-devkitc-1-v1-block-diags.png b/docs/_static/esp32-s2-devkitc-1-v1-block-diags.png
index 7184d16e6ed1530e0489cc133d4b428c601c895e..a19c87eddcbec0a9c756ace2790cb1b404cd426d 100644
GIT binary patch
literal 73587
zcmeAS@N?(olHy`uVBq!ia0y~yU{+vYU|hz*#=yY%nel=U0|NtRfk$L91A~wn2s4VW
z?F?dIlvnk1aSW+od^4BzMu@BU@#n(KN5!lSH?XoE6=RlmJ?In=!ebB+7$_+05*V=2
z^^Ma(2Ny<BW@cgQ4I2zLFgsp+|A+0o)%&OK_U-<C?{4|yGoRnwt5!dE=I{Bv<<HK{
znelsm{lCJiV*7r-+pVfn6W;aRwp`O}RY2~n>~%Z;%`?poYd&xHJIB@PN&Wxd^KJV7
z|5+dK^{MmrRaQ^l@BcsVbu+(RMD6Oe+p2y&pI;xh<BC-?-<nl?58J}yYrpbKnPz>F
z&S$^ARBY8c=NAp@_y4PU8T6VX*Z-i^lUDJ#8!64aW)**z&##MWiNCze_kR83Uh`|y
z720ne*9=~^=1h5Qt7zDdKWEMF$LRZ1f4^IP{gL(g%YPoW%dZn#7P!xIvYPz)IhMuu
z^!NWM+WGZb^n2f>Ckx+hy<YeHcK-g@Pv7s?$0uyP8ur`3r}><_eC?K3;_)>b{}`Rt
z`F!<u{{Fpw9<yIBogVk=_0MOs^N$^uufL<>)6Dl}fpzY!EyuFgZoRf!G56NTpU>y7
zKVY%-l-BARp=FNgpPrn|*4c8wX}`|CACK<u|9-DJyKRfKS<a94mNwSc6MW5XK4Gnz
z+qJ{-T&6=sOy$$5%L{xvmKAQ^9Q@4Z@}4Ed#WJRT{ipSIzX^H7DYe|)s<`aboXpp2
zHlMrw^3s++Ox!vjsvjTgU4HapT;Wksd++eNUejwc=IHgFQ&_7fJL!t~jwNZ9ToJXh
zuP-UCG&{}k^3e~;%G|r^^J^xZTCUD3Wm51d>h)4tW)`8B0&jc1y}i9#P}yw<Gr!G+
zyLG?ct~@v4<KdIvFPGn{`~5b3u3(A77n6y6fs0Dm8qaYY{{4Rc{9Q6;IT5e!_&sw`
zn8+7d@v!x-_WC`CWbVsHZ^?K#ExxW&-Iz~(v(Wde;qf~qjnj7Q|Mx5VoS2Hp<%Q1e
z^=<s}^8~j3Kfw{JUeaxLPW6)Fp|8u{F+BJx?6$-wGB|TiO!eEX?@lQ9uMtca|F0M@
zov*Vt%j|Z}=Km{>&xuSw(jeq=b*VFxQSrP@ek$`<rOq<Xx6?c%`P?LS->+AztIJ<s
zd;7;Sd&QX<O{E-jcJ@dXUzYS-yNXZ3;K3Aby&VricKp^}x8u=_b+NnS{=Z(oUoXNl
zHh2PGXBk7jx77tc+b;p-hk4Dfc-Z}XGWqT#Z@rg(mQSZheJrwVnD6#(|NnpGFDsYI
zBwMq5`~UO#{QF-fdFxp|eAKOP=gGM5#iDMO)sywJZf|?rtdq#xcV<J1&;QCqhMlig
zt={FmLo1lwrLnt=?PZX^*6kA$m968eUM~Hc@>YFYaP`+$rQJ_n?s&KB^|Dh}9((%D
zPtJTU^Ihb&V$Oqt;1V`>)*0s>{5r@kpL2TRhtvA|bxeMrv9xkN-_9dhw4+6_>h4nS
z>BsYTy<GP8OH{wlO!?|JhU%qOH%}HD^c~5(k=$>ach;mWrs82M`^V&4t5dlOpDau<
zES^{S?5FXP^GS&vjx(m6ugqz0X<0Gh{g*2%gQusKn)p19vF<JoOS{Q3%dYm<pTzVD
zV%H^)oNk(ZyW(;0TphQflg<yG<bHU*^o#ht^c(AToSR{iIq7!6VcxkV3#^~dDUP|n
zueNrgUG1+OpU+wA>)0KyTq`RS{!k|5U+<5%+wV&)_4XG3|LL^;Z<U=7OCn#{)}1xI
zer8qSFNKq5jE;6^rWXirEoH0BdMjY0D*5DDk&^oSlZQ5bkKCqm_lIb(&Fa2x&FNiQ
zRqam-idVW#yLeKjxny0gepUOETL-dE$8VHX+FkXoftl}v@s8#5s!kbRIOTKx<hG5I
z@7k$vR<*C3@b>YQ?{<yn*1uMNUH|ox;-U3dZWYXQx?b^jsyNe@>2Xynm$pndV$}G3
z&va6FRHo|pzu)V&Ute#NowU+dt?QoRf2P$HDYYrLD&OsVK5ysyeZTL;MyIFvZecMN
z+w1&q?)mc{+ct33+%3JH`ln`2<+GX3#iS40|NnE@@a<U>Ny~>V!td&SJZ!(+y`*RN
z=X2J7`&M`ywy6B^r|!bC*?F&~Mdw+b|FFrO<+1hmJH@~ME)<Wi5!|S<{r9`wzoWIQ
z+E4JFdR{$GWZfp0$Is@L$L;q&6z6H@s1lOa$>C?`nyvf!eMIo%&yu<--afxi^=JHF
zQ2Or9PPb`|%<Q{_{cSE9ADo@PZ|DB-vkLR`)rHi*URNw?Hk~F{QT0md$;q667fUDS
z+&<yb6dx0yHpAqu?cR^aq_b0We@TDJe=9kEhm`J`P2Im<P0(t#{C!*3qdjNKMK`6-
zA5OX5G+&%lbnWNa^;?~9NKc%4OYe66{=dm5Zh>;8v=S57i%-5eACCz8Z<+RiWx~9w
zS1UIyEI+t1^p<3&O=zYyOI@RsK+7^?i|H$G#UDzjt-4cqoOfD*OyTXk-EV)?FW=O6
zPN8qZQL$(n<;3m@3un)r^k=`${rwvJo}XG?HzwWUn<%?ud&;k}?DzNf{?=S^zvlDV
zpe-Laoz{DOu)p{%PZ_UxWXi<(x3*@N|F8Xicf0sp!DYp9D-?=<_IjsI3%y?Lb6c_F
zsj}grXCgvxLY6$>moo8Kc2%8^OFLaV{PN)n>+`&gTVxNNi?<58c+O+``A5a>3c2l1
z{8rU@rwDzoc{0)c+wIEdbK9R@KIGJ~JT1%pXo<(N*;6`?pYVCP$?s~+wbg2=r-IjP
zS@l97(0}$k&I>^=d2U6B%1&Bo?4^6wYRQqRC6BD1#LJyJtoMB7%IXXJ^BA8+N!-31
zk;`$Zt1jxJ?4piECQ~#Q<ft6FJ#&+Y>e?(TmnC|}Oj>H@70yP_G~JSpmV4}|Qg~iC
zV_8_n(_+!-aaVRUm3FMFSKQHiP+UyWP+`F-Yn>pkh|Jl!+bV+&ncXo>b?cSdYONqw
z{bu9z#XkQpIP<?fcFO3b(iGj-b2f`x?L4Qp;n=ZFe!KQ`oKo7~^OS9kalt&je8WfF
z*AyFi*hEi%u70=kIrAN!xr#<X(cTqZQxg+UT$}Ru*}Nqir^wr#-SpBv>(P<UwJ&-M
zlaIYoN%UDAwpMMD`E&>MvNtzA^2ss0>Ylcg`Gtwf?bo}FGolY#v0PZ$Ae!7KWg<7h
zq;GM?yK~ca@hNR(e!;UyJf`4aeDjkve&26pum3&a*!d|tr--?6UsLp$p5VatTOq5(
z^~=@SMV||gg&Wu{E_3=ZrS+*sf7hLU`+qw${Ef|=r!14pHcn~I70Q{i#5l#d+A!tt
zw&qJuI?jsPrOxEJxx#k3g|pd;f{u{0XDpn}W^_3vGjNx0iuxeO?|aaS<)x76wMFg@
zSJguwf9X)2Tar1e-EhT(wj8nOoQ?7s&DWM6_i4)si!Hs{e`%|=w6odg^Y;HsOjDTW
zHkEdmUFzGZXiz?DWkO!aDGl@a?6b1n47?Xy4p@F{gQPF#@&~FHwuA_;dNq0JWG*!}
zO%|^=OIBI6MDqSHJ{`=q^~kTqzt~D=_<!*hkk#6HZh<Xpweyj*X*Ue5Ka|bAy#MR9
z=+|8y|E8ZgY3OuvO3-BsquQ3n$I|_Rrww@TF~~6n%g*faHp+dvS!5~i^mAvm>K6x@
zTv_<X*UEWrl3>2*F}aME+(mpA_4mvq!ltz^`g$qs)||fm594;G^JF`5$1O>abxLPo
z>V3koLWWaH+;-9Pb;X}Dq?oEVd!LWAn_TF*bn?o3K7V)@EL$BubEnT1Pw(URKQw6N
z-j`JBh?vgT8EbWwYm?2gu&B*v;xFE;nEmRKqTHPN@`ukDxQZn=8CkpUaZPbsa89;K
zOnaNy{mSRE>Q)W+=CpX2?V4v>y@=}>Z(`D67d!WTs{A$|8YW-8e`f8fM^~)MIoy&>
z<`f>2{3r5Nx32J@l``Md|BqhXQJnDTtU#;J`V$>p(_Y<>ExVBz_wwVH%l_ZFCOpx7
z5acVAEaltNwy3YTvxH-=qeDL5(HdUocD}2ZoyuHR^?6yW^lm?5XSwO0{d@-F#X<*G
z_E)d)Za=auT+-M#Meh7FL77bwTmHEBOw0`0cKk-)`E3O|pL*|cPB;>BfN{D2gHyT+
zC(qoTBmp({#aY)puLa9*5qdB1mM70`O?3UiOU`$CPX=|Gzf|`Y)A_bjzV64teq)Kw
zgA5VNCiJB(GkQA7%)OmKgU?gtj8Jsj-T-muB4>tZ9!A!mPh!?ybJ%{T=rpI$wkK&f
z-%tCHye+?ZP5M%Upv49*F4oQ!Gkel>v%LL7gB}QPJaHkK=h>ID8)sSWlPNCgU|MzD
zM|6REM*#zO+pKu;2O7_(Go{q33HMG2e6q)Pwi(}LFR7G^xqWWgQpayyI=rXU_IdEm
zyJfd+^`?dJ+rHg$`Iol^??IlF^RK+3PoKZ2IP1W~?X03Ns^9M|&le5jzPwe~VpBld
zLZ2{SQ~s#kRdVGbzwBn6580e{c1{nsrt-hSpRcX;{)AkT+@ikD_=<g3$pUHfyg8Ho
zN{)C|<|}pim+YFb(OKj}N$cT?X)|^{yDWMv-AeqI>7>QiO@&^+Z1PVs3q8Hu=IhR&
zbkh<B#h9}vu1G#PdqXkhgz1MP2GfpA6>dJ!7q91N=eaY*-zI<Ce3xSrRJ8o}I3N1k
zp256%@6L>!MLVW3?w!A7a{OGUN3ueEuS&Bbr;7RQaW>kkc=XVWgHzsb_t^6LV2Dp+
z#a;fykiSYA**Ot&#S-(r-zh$S)!^6tmBH%ew{y2Yy>q30`F+djmzjd@otF@PKjGHB
z3HAH8)^1gN*|$*e%*V&ayUh-7d+fZ-IM(t}sln0P{t^X;mvGNB3N3#WaNz$To1Z0a
z5&PCX?=0tF;(95?x**B=>8cBV%69EZv?;DntNC-`@q`0RX|8QYtXY^%A3m$?kZNe#
zESR|Jk9w=>Z=c|}Q<`&=%H7Pg8DB0tmgBu4e91!hez_SNiWa?p^u6bS?;^#Ie2zKx
zQJrz0+d$ok&D%v)Kh3LtchGcoyq;jOe_wv>I!5LhH)76gjoJ2d^GwM}?$%GYUXOFm
zyK%Sldh9-~jrz}QRS&Qf*X!_}bbeiSJJ<aEmNuUyofebM&#!1-QKImm-QR3$q3k}z
zg^Xuvte9uDzTtWCTq>eaVNS^<Pt&ebdw*veW``=z<Gv(ug|oBVBe%IK=yU1)UtE8@
z_c(hc-iki=cS=S31|_Y;sYPt6^S7lNUrSk}{j|0yr+vecGncHi_g*Y)2%7PIa>30T
z8<WeY7)-O6_VDK3)yK{~_&1qrqpZ@mli?0KBG_&n3^~GZcH+5<#a1kDBOV1j37N~y
zvQlu4+P|CW^F>eJnr-hL$$e8%;I`tgum^hr&3eCytUR*ysM2la4-!jOx(1zfPtS0F
zX=imcIz8n&XX3gWd>46go*JngsQvsiDr@D^eT)@?!m=wWzpR*hSa0F6n}+2qS*-e2
zY8oG2u6mTaX=a#JNml>*t<G8MfyVB(Wo}uOOVhefz1I53x3br84S&Uv180<yjz3vm
zQhM4YMRsP#p1FE^XMF4|_psfkm|1xGilm6v)N>1TJIgtCwJiK4H8tXdT;maImdvAX
zR&SpZ$RhM!z$9$()GMD$HI4-*KS<}&KWNVXxo%T<pz>b3TXQSg6<)@9J?@xMTQpOq
z?coydFp*cxzi(Ixzn>8Fiszk0aQcKeuepxZLhmOC&H1+MFHfsao~FbB9gp@G(n^=4
z=Ni0UZhrQfp4i<LCQ?79C7<ACp3ZOgBjI-a{<lRlimw|+nO!zLZKo9Z>C4*f_ikCn
z+C7=3dS~@9gUe5~!)hMob9n1A9Ly@z=+OD(KYOFidNc8j(MLsQX7i-I5>%cUQ|#im
zW8LM9!kC?!)1;1MKAkw@^<(iS@AM6KCVNJyor!<(`G|GPxdj)w_S|#0vPYZkh)KVk
zq2%hHUpu5#ZO?y|h;8={-xp%l{7vniV%6n#xvCeuI+v5{M2k1xkiYV=Ras%foc`Rn
zZ~li&?5ZVJKM_98ReWWKN<Qx~RYN7=^b>5!dNoRhaVMn(FCE*a9L=)E>+^?}%q!NF
zpPrcBxbK({^Hue*&7Plk7E5j7yzCP2&{kyjCCN>RY+TU?*b*Z8stlRDZgX8z)YzKw
zJi)NNST_EP#HswuIdY7lr?cnC9iGb2+b#F<OptNPVKKK|)r*Whv?JOxj+UL_ZCqvC
zG*jB<>D<}pcSW5${6%zrVcOm^aW`w8MBFQn_;KyF`05W5*S&cQL|4=t)73Q!7d-m>
zsQ1;NyuA$5mIYNiUSbG-ck$PU*BuMLUtZ!lxj*z*)Z;fZ<QS_RFC_;XY8D(nHQ}IZ
z_?ceOhi-3JHJMI)jb&Zjxo*ex^5|1*>#7}3tv$YGud5@2rR=r&rysE<o}DH-W06Ag
zR0*c0hFAGlj&o1?d}+}hnUbh;PdB}Ixn&Z6<dm&Cp$!hTdlZTfbg8yqkFUSmd8BiD
zSMNgo$lSu~vE_3QTP(X_{_$9nT-}ev^{4MH_m?;Sx_afiUy9eOqa<Vx%=7&H?d{&b
zm67*KHnBfAQr;<CE?ImfU9inz8^@F*+(J?N7C+o0)1usGaY+8Bv~5+%t3P`_pYxtu
ztn^9HFDKB-u>Qr`;15Lt-)`sItK0SN{mLbuSl{N*2h!{`Thg^6P=a$qN~`%K+iy3R
z_g}gf@#b;A{W}-4qn$@}^3!};O6FKt6e&qOxm-EZCHzKW!Zi6UeU{H=NVTOEA6XW+
zsr<!-g#y7Ro9><d@bIv9*{Ucb{f=)6{M#ayepF^Ww!}b3byCT@eZSv*=C55Jw|CAP
zzG`7>3)RX;o$4~j>;C?-EZqKPdB%;jsj0r|K_z+9W6M4&_gvC%Uu;wG^n%ZQx5|a5
zm#zJ2vLz)>U~bw;z4iO~<qDYotvR&d<B^qTUCw>H<9uLZ58K2no!!%&Z|5Dq<gmal
zZo-`Q<f*RbM2)s?nZ7V)?s8-G`87rB*TwGUI}y;XI@OTr>&K=iJmDe9kEe#m-Q<YX
zm?Fc*Cv!uXe_KZIijr0Dq~z=WeAMG#?q#{vU&j1sl10LShF}#Qhm%cn-|YYYuUc=;
zp)Bjd16@A$a*;)=E*Oc6Hr_a=o5j6p1&{eD@IcbpuFpab&C`B!P4$qoy7cAf1Djxh
zUWNBnB5Ly%TsEt5e{jz|&O}~Z&beyQj~8Y4Yrh+4eT#|Z`}oN1cALptM|Rl~?;OW&
z9Z43WeF`fw7jAN8f2<e%qh*S=d}N}OW@5j$-p(g1oYM>3Gu$qI{N>P+S#|tZ>ebgJ
z?m0G#1iR-g+>u_}P;;?eC-&x!AL4Np2Xi-_RD1XD_xp0C4bOSaHV3i2KYU7}T6anI
zh3StUH1qrIby(v0dvleggzb+&x7)I{6Z3aIo!0EJJwUio(Yb9-(Z{3W@e#&mH&^HM
zPC2$u0W`F;zGmUe2)VMH_(khi^4s}Nt^EE~=IHYe3bl@3o(jCabvEF)v$(O2^FM<L
z$F@e?o_B=%gk`W`&+Md26SGUipJdy1ecqOP+s-2E%8I)aJ*Ix?@94g_;*;#6+dtc$
zD0cJz`tbN#*MWPTY;k;tl>2{ZW$zI%zhARC?X!F3i|m-!N2mBNH;JuWI`#hb*E#*0
z_HVwwZudJYo!ft&PT-dfGkoz^s%rI%t&6s_uG3R;e(`5f{A#!Ci<@1ShnaPmU#M30
zUHc>}rdBpNenNcx-%`ii33Y!roLOBc^K;c=^;IutExW!)=E%#f%U*|@>h)TP)Kqv{
zO!wV)_sK&^-V3XOy=@eKC7tP8E7_kM-s@j}q`6~<{%8HxJsV8p_}1OLJN?_0iiM9d
zo_;QJSbiyv@6TGJ%MI^^j0^X-{5^l1*Ijv!ibdFyf9FBt6NhJV78W+{n;?Eh|LNxR
zHrLuS91q=_r~3U=SoZDGlck?O{y2R2rBcm`3W*No=<Jv`+(FrzCl{FO@fn_bnyvWy
z;bBv~*`Hp1dU4uu*N^;)j^r;-74%jrIAv-EUHW%rr^VH^A2%%#dZVJuWYn7L&SoOD
zShCWx<MQ<8&waAi_YQ8{=5YVbhQoaKHmY7us$`tIr(vVKSw?1jQHoaV7jc(-k3C1{
z{LF7IirW_|wN>_W?6bAKdCN*7_nn=Rllisbz~X+pS*t?h4qVx}k7ths%fqjK0{<WJ
z**EW5&6#SJlRKALiJT~BnYeIkg8tfjeha5h+$v{%jh`v?V^hKu%`MC!_5qP=k2)=w
zB9k!nDEFaP?i;O^PkG(=bIQwQ>0uuaxA)urIZ@PSvU$y?oy+If-8%V*<=>^?&jmLl
zzE&QcxL5rDaS205Gwr!Id`qNrHZ)fMd^+9M_;k?@Hp3@Rk1SjCIO0sf->=u_pYaMa
ze9iM(X!hj#l_f5bdlbA);vVhiOs`N6tvF{B^Q~>q=d)tEQ9q{2Y_xwlGvMab?@n`%
z%T=!tmQT<uDY)Vp=kotBuiwTUua^1GfA`sUhQYy;9&gVJ@;p82JSpni;;w&9Czwt)
z{EB&Yv^*tpufqGizwgcZ`APAMg`Z36jd!oB_rI%`{3&(qx1jz)sc#)Bb2O?o*~?#E
zda9PFW;|`}+DygIo$tI&a`t>YR?Ja8NnKC><H7{>pv!+as^4y%Zr@hzYPX2%|EVOF
zli!~va7KmSeDo`<t!SUfyJfTUKE(&6?zriba@=<Q0)6(>N=u7Vd4JCSvDh9E$1&w7
z_oVkm`OBs^=UF|UQ~Za!=-bWo-%B0M7N<Nu=kK~`c3bP4u(JQH?G}M<GrhSY{WUL(
z-JM^1MEa%eMYDUA&*#3GYH>67`>X43GG%JNT%7m(kfyEPwxf}1i?<3Nyc$wy)^IWO
zX8QcvnA6jA|F-F$KKLO~N%T=^pULKLTjfmWB}eX2xG3n7=kjjrx0hT$-FhT0+U<Gx
z!Dd$;UxU=4;$H15hI2z47QWJU-Bqa1{?_I}1M?sM+cNJmPq1J3*v<Wr&EVy&`46`Q
zoz9#EH7%>#E~momdC}pzbNu|1eCtjpbGQg<bc?e*+@5i`c&Fad(yuYMaw}iUH*TtM
zd?l}z?Pw^t;=N}2jw3Of^f`JgqnbOMl;3uytT0IC7T>&hjh?f@a`BdxeEh2qu?e4P
zuD;}{9(!hz*2f>at)5J9&U3k`nX=6Ccsy&+ycb;xTW>FLY>u2V@$9OfmO=&M8msyA
zPe$)i+jl7K__=?_?IU)q_OrXmn743`+l=jZ&K+crTYcwN?8~=jU$Sz>^EGr<8+_C{
zaaz##`ko3~CEmUKy^m)dFrC$<ar1>Kzu%5C(p`u5f4StXTYHe}M|V;n<Mt52?Gr9@
zACg_Ha&-E;L)`jrRPR;kKhVCvDs*+{T&vPuy=M)0gcqo)C5rZFEnw|9V;^6?G2S%9
z?D?)`&VADvbDezCMGn4BE}0pA`E3S=h*aa8c!9ZW9gN$#e_nKmYum7}YVACm!<r#8
z)^970<NMU2?2((Qb63DasBupG1QqS`)28jyxcN-~d(G6mwHxOATCNi(AW{7^_7vxx
znp?Bh&y7A3+Gq3W1h>nRM_X!Mi5`DhZ*){Nn(6bi;C(@-ryS)Lx^-aHmA)0PYp<5R
zcj#%jKKq|*?EAeFo}PZhYM6V-$&Sg*S{PIcNKBr$l3RD}1W;m4I=$zmJmZhHl9gNE
zu1(R>_6l3Rv1fi?+14Y|k8&p|dptWH7}pZQ_C;3U<+OHt(djQ+Hm!KF$b6w=>9w!B
zX7#6jY`Vb_^jo>B)KP{vu|e^A!$S62#|=uE5A9h_Jz_m5w!WqRU-q`StsE}y-7iXK
zm{+Z<)ZhQ-la%MnFE_GNRyB2Rs&G7V=orsi?w1$pQ_lX&E!=r6dSBJ|32nNGg@1m2
z+>&`&O8Je4+{g4EPkYVpRdA>UI%_5rp8U2!V&%P=KPy4AL$=@V6wg+aW3D|V*glap
zhben*mCD>A@Tlx2on3rMW--boJHK4=uGclIn|^uE-s<nu)V^u&SS0o}d+tuT*Fk32
zcbzh=2jv`JC)1v_+a?=KX^7~K$dvbYzwq(Vzn^7K_8*$=Y{I>}Tl-~f$b-N$r{}EE
zZ!c5W=TRY8vE%5U7p_UlFa0+fZe7tLe^S}*ws^&xjmNiz*Q;JpwG)({&}Oh)t9+$w
z)FW=u36+oU9ev><-t+q8msh1a51)T}P`rLiztN6e2jn*0xcVw=h1qoJyPGN;FK}Kw
zduYeG<5&3h3)Fm^SeH<7c4vlI+)+W#q`r=)#a9+=`MTocucDTZ9q+Pt$$fqLU{;{p
zWA4(BncFAS-8g1oceiqee7(WTPodd0k$V(=6@_H0->emvZ>;@(_j?}a?`cQ5gK8?)
z9LsWVn9j`ehIQpP^@H#1m6^UZrL-IuS}ohSv(<BT8IRVle~E`a%AWMyl+?QTYS+Gp
zE&1o%CbTf>iWcpWcyqqs$<YHhTJ_3e3Xh5&@A!F6+k5HSrFZzM9ldszf69^OO3SJ6
zn`cwW8^S8#STN`0GA+3t(9|INt4j+vU$a@g>POPIrjP{j$BEO<2ACNa9=x+6aPj>e
zzHS0;!j~i>wLV-E-mhBiDAc~igyWNvg6M(M2lRe}rVJPjWtIq)+zOS_)qNXwgFEQf
z-{9rf6qycB;rb|1F~K4_rF7K-F0R|$K@aEh%xC0hiWiz{z4}A6|C4WTSUp*eT~cH6
zcjBH{cJ1?}yuz1T&c#i*^s>8YD~qGw55a27qV^kc6Ydyl?-p8<(s?YgdsB7=r^${r
zaTC7Zuivl9qn`a+>($y<JLK#C6be7P{pj~^_K(TmEqS!Od=vKkdbPUV;Qyb`{?E0$
zCSBh1`J8ny&)U82vurG~yZOG~(TMoinyM+n>vn01S<-`uweD}?YTEo2d2K8EGORZB
zoU)0(Q>T0WnG9F#l8g5wjnmGw8;QmjehI!YTfz5A@_oU-ANL1rYO-%=%ktIAeYNPE
zeBF;k!$R9_Oi#D?uJLJP{Vl8We3A6$ce~%ObCuHxTy(t2!|t-yH`^4}?7&MGmL{fh
z_Z;A=l{6Jwx8>k8(e<w4(O-^>hDUrf{<NBpuZHK#1?PuHlk=BmUS9UzdG@bN_O}aT
zxAd1yTDC>hdk@os^G>tw>3iktXf?3!Xo*N#K69^30gHbDYy7EZ^U8zs>l)a$INf@&
zD<MMmuAJ$ib-BMDH1mfYw|S?#{Z5g9mD7~V0cQFf`~@pEE;nCpzNq1aX@l!$ot;l6
z-T!piMy4|0aJJl)49f$&p9|#9HgmX#^f=4Q=$>vC)jeMO@v=?fmdXh~TPqiBJ5-^#
zXiH_l&p^K^d-i0r#`w3CR4^`n`sLu&nl*K<pFb=BnYLIhDblig+G#d#yO4`77t~$Y
zVi$KtBe(F*PgeW0hYe@3-<7-i{$fpygC&1FU!2LW%{p-tY`@?6-1y<?1?kPn-#AXZ
z*j4atr|$B)H>V!4Rz7HC|F%VMwKS7aY0QQ^kyYzWE+0tRufX#;e~Q4BQ02UZO<k%j
zwI|J4|E;{C?{Ts@XeI9y@sx#Ld$&8?6}JiV+@qjm-tt^4%y`qT@WcaqpB}JS{=v&Z
zm*-XKR{2!XbFW)Mtoe4{s|TsGc`jcu^Rs2--hxeUUc6_{ZcI9MtaG>d^)->k-ye1B
z?_%b&IB;^);>k~=;@dWDdeW{OP<~vt+#+&ODKk4?$sU)aeQe%p>wIUM`Niyh+U4u|
zbb9LTqgt=px(bYS?57{$KD77Kg6`!p|CKs?HUBS2_L_WQUv0H|_SJt+AI#dbY59Sb
z_RlrE%m1}j{QY|U?gT|=fwyHzzm6|IUB?l*%IZX2`(A}g8%EX7O&7iupSLwH<<^bb
z;$i#8<y2IuR<H2Q;1v`7=J;Jqu{yYP_oq|Ze*?`X{n<F{f63wvvkXssy?1km?n-f$
z>(UqgY|31++_Y~|Sk&WPv-F>^MlPB4-hO^{`sE!<;skD1eht>V8CiC?jkoys+wJqE
zO)@6DzO!?)uppa#Zqv^+Db+=M_s;x(*e?I>2-|w$R)ze#G71lzpS=AZtQ*-`u<7Cq
zemhtF&Hw-XK0l?ky^<@?P<h=A&422dx5VRX3cYVu)>~%oTI#@WICoN|<2j4RJnEZl
z-@Vy<{+m8)4O^Yok<M;u+o~<X$(QQ5%C1GGSHAI3|FG!8B!Q^yd2i=cJmUOc)bVC&
z`khF{%X{pCIsbnw>JUCJl$UsR+1>K{wePNm$L9vG)aTfgqx!k&%iG)67wc~_nK%6c
z`|QVy`|Vy`uCR33rgk*@%A0kw!uN<w*_y!dq?_T;64lR5FMK<slj~Q-*Sd)rvcxL;
zeJ)DjTH1KgnR#`LQq8j?PP^T1UKBXN$*5mAH@LIvM9sa*=TBo-@0F=^PG|k^y5NTL
ziP=H<exK!@{1eRGCTGmj)ywcp_h_AC(LVPnNsEmB-V~U4_R!^&)~A1RK3!Ao*ZB10
z%c1K_^|Yg7SOWfO{S<dmbnImJHBa2rYCH4t3(3MInRPpN?tJ?2>ggt#qsdp-Gzpk3
zQf*{7m8SZ?$z|&mhjrQ4*Ih4m5%w>;fBwmw>CV$UtRHMQc*m;bzp+Wj`}C?W>lR<U
z=KNM<YMf84*9%wa0Bcv<lFet$s@Fy2ZmKGBXW061QoUn<>ecA(J~@lqD!mm~)GmHs
z_kOzb?Nf!9mUy0Z?aN_#zDK6~Zt3-ZJKCy09Av+}NNLSJUeE0TRU8YJ$9>Z0m~F~a
z>a%{4fLzUogXY5Fx4ji#P4+A4`MZz9`qZL7@1H#Ua^2~6r&a!xk}UJMWo2=@Dn2|o
z_-@DJzRy3G?6drI-1WnuQ*O7~_B=V0p1S;xUfqk+pNlwb6|F1GE?O{&g|FvGIJ59c
z{Dky*m1*57%YEPUceuy!+f?g(zgL}~qptAaME3#iFQ>HE?+Es@JZk&pf^(g_{Wb@I
zm3m9cZ)GkwbopGwa&pfc-W}VfE4wT;Isd%EF(B;tBIe7}%HH0(tN)0lI`i_(;MLJj
zf4|?qUv^zz;L|7E>np!>M9$1!xAWPG<UY%1T&e4xGT!!;mpeQCoyXr7i;R6er>o!o
z;cIqNW$M>0m;Da!Ub{c7-__^Ul1p(F4_TL2R!%&Uy5;q?wX?x16!xrm*COoa@pS9t
zLy8JwKAWT$y}r<r6DIH4`TneB+=LB&aeR?_qJhf~w+r+OS@Y+CCY4VfzS_RN`t&s2
z_)8Xo;+D>*jn`&?R(jkhOL}*Av3vh%lV0V^N@q^)`Sa<tuGy`O#o>pxTsZMbuKJCk
z(Guxrr@#G~=q~p$^6@gaM?Pw<Zt;A*H&Um^&e?P4U(k%)-gSjn&WXf7wdTA$cXQaZ
zY40yD@AuvM&-L4n$Nk^smq|IOS18U%ckO*%)hF)a-hVx=dhN|)()oWLdF$`JGD*DU
zjLnHP`yA$G=jbH%^tR8n;3+d)l#s&foOfiS&FMYSCXDaz6dsoi<`>Xse7WfR$4wc$
zeUIiCq@9^Dw;=8OX;bTG`|H2CtnlB$@_z60dDVQ%s=rh(u=_1bb^fm%xx;vEeBaqm
zD_y7Td?q;WiT<fmD{L&}rIv=UJ<c)ME>Zbda$&A?&W3}pZTxF=KKkl2txOkIPh|e|
z;&ZUqcgJW01M}nDPEBSJAu;C9W-Tb(y#Co9HM?`k6OFE4{KO^jG~%k`mWn4QCRP{t
z&0)JDSGqVrrP}qt_oiUa$$?8(XDIxd==-^7jz!_4NsD4Fe7|Y@YWaBavuJpXAVZCb
zkCo4!2>y~!M%DL{|NQuvcRP3c*H^o3tH1S#&3_yfcjo%Djx$P5@qId*rn!pQ^_?od
z_}pjX{JLK+*M4!Wc(?Pp8Fzk5e|kl%*Yk+Po?6GO>?L)Qi}-6-hpm0`bIy%b+deJ%
z?8^Ch<FlTt&il0X*eu}`z8hZR)Rt*iYxyPWn?u^^o!Koim6lDXdzQc0c3NwubCbm0
z@2B;4pV_ZaRR2$P;;)$h|Nj1Ds@nUl=ZMZl<%aq~&hpb+%F;ReAMgjh;oPGpKl@`!
z!b7K@5z}72-}Ct#vrAMpJ7@p0<_Z54PJDir(();bXN^nS$Hd6q>lUY;3P0HSxymu&
zK;?wiiMbsf2F`)Y{pRKgt9`f6v*;HyT-&tXaWZ%Hh6~fLE@rHpuxe|^ja^^cWSu^U
z+%Ugib9wcbLn{tnN&a%ssf^=8(S*s<oxNM+oog*C>P&1epLUenc=UBk|JR#=%clvR
zn!lN=^6l2^zdnEHuW0(vS~tz%f3LK;-kC{PErSp3i4$0ntX+1bLvR!SwK|sB@isR;
zH9Y;kitX&(q;B1Ljs2X9xQe9qNrW7DanQecp8My_U9yv19o*(AKY6-KuWyykj~&<6
zM*mhh`CMgw^26596Be2Iy^mQHI|8%n&pg*(FYdB7`L&*5u%g!V_RMb)GyJ_TO*y!!
z@=8JRtTml(@|8~}c3xT?l5|M?+w<v1{+{%@x7Db7M=($Eb%o`7lqT+xVUb+;$MEv}
zY03K9^8<p?>Mz}8Nc;c#F{|fwx$gCy4IeU>zukI0PW(#G+S^la7+WvM6Pctv_d3U<
zn6IsiRStjZ$+^D!^@T1riDjDuW^yR#hkw%V(EIr87VD;R<A(TkPj&VyF5uX(9wcmb
zt?z1cL&tZObEn&0oLrVyG4q>@f4J)ZCWXM2at)X6b*f4*u{tm;_XP=U3uve|pVa2C
zmSe%RfKU1y)^E1n^PHL@@Oj}sKiAWjI(_DtZ)rF6dbo8?M{$DXMd{nhzPXahstYRB
zeP%o`zvI%U+bWS3eRFEse)iiZB>tsUiZGX5NdCO#Mz!OnuF|Sijb96tg7<u0DfWDU
z>i?!AotLgNr>O?2TAyN3>8>pJ*st_R;NPrviOp+r3c6ah)H_xf{>Y5Gx&70#$j-+{
z1>0x6yWq_4`seWFqXzRmJbx4me*2=|RuTE>`q4j=*|)?SzV2RmdcVSv>3_JJLNxMb
zC+97CwW#2^gFyHhKbDs<`|JMh*_-qz#p=P@o61#+LDyV<PFFb79nI;+Gv%Pm6Xuhd
z^?F8uFHTy!iG7JT(Co_N(HHW5s&(sOXV}I02A{L1{o!^}{v7-2>b^IZmY%i`jOF(|
z{q)53$Xk=kT3G|7XR_%Y`J~V^o#!HGm~z>TZ<AybCQjN>{mraEZz@}5s`I({mxA?L
zQUQv6+>5@wUVM0ui@~Q4+{^uaR{m&R7!}WF@ZfRGCw-3_kw52kPbpO5ve248b)9U6
z&#Cb8%Ac?Hwcq1fov*}OBlYw3uc9TZFF)dLKVWoP=X2=E{R)L?^_v=9uB4Vb?hSYA
z6Hj3|xy)nk=K%S|9WDPA4|bJox*;W}vdPtG>i-SP8Up8L8#A@KHAFg`+^?|W-7{_$
zey!BhP?g0~KB`WSc~m>`!E_e4P`Q%hD<=D2u)5eNuuI+Ha9m%_gf;(-ZkTBQ6mK~z
z#dG8-*Yp>Y?dRl5njZV`WU~LR;&Ybjx09y%3kW10y{C0{cBlPnUY(iKe)Z3gxM4kW
zs_E4qN75MN*X{j&@Ag6ejX~<aobvXyectIR7I)-s+3nmu(d`SJ+pF5wM)|#d{Mh~f
zrVk7D%$8vGv<y8YslzR_Na@|tN0E$I4z#a*5-+gr_vcE-FKWe>hqhdE7cl-^-|2pT
z()(_UoF`9Tw41z7?zc6oW>wS+7As8BsM1@u{D0bB4V@-Ysc9>IRu~@o?4T@k{*!6#
zwwKFh|C;W6dc`u0)pawnAF*EAD}U;Q#`?&)E2^vwc^>Um>wXlb73c4@FZf9Cm6F^X
zJ$D|T1-rDpjAJiNoh+)h|4pZKro*v4{O=ZRzm=uk-o7e{_2mV&OMdpU+F^4&uPfWd
zyj#tE_QBH`%{<<hZm3PR`^q=v0;k|)n}~HKXJ?zQpJ;zY<muB3;!TSs{(jJJUt^SH
ze{g#8kp=f}1}nAb^SgO^{bOC(Ei+A`^|tk8?nB;!yh)X+QlTHR=g#VpGR+D&sI5Jj
zE99nUkDWzb%ZG<oZ+9G9x|{Fu*QX6_5zoKaFBO;DxF;Btq8`MYd)mD@Q17SidPM<O
zhSa^2>K&an+h3I4knOx+0>^@Pv7hukgcwwo#w!FbRGF1*a*Bmfr*qmLZY8GD`O`S(
zT|2|&%&;1iWfM+qI#jUzwx%+R*FV;Se-^jMpXLb8&bll3BmS=EmAOulGyYDDz2H5s
z_S?;~ssHw;-OazLA;Gj$F<_H2hqU_)i=($}j0|_)o%Ym><yD`<y|j9lEe<Zx|BBZr
zXU*ULSeNr;=oiJ5U^P>hthk#j!ust0cUms^DQjJ}$Jy!li?s{5WiE9ryS-I0fQRLi
z+3&-r7xtAJSpWKZJzoFpB#FLK1HYb*c8wQvw2chzJzn!HHRJ;O{Ng;J*Y_4CvIVmK
zWxBmbVqITT!w<t{UtISjT$-X89F{iK@ulnMX_rkS6t1nG)$sJnH?KVH&C};Bi})4r
zIMhq_^@{K6Da$TYU$9v;(`-(A_}mW(cdTS*Jc{_te<#*6g8$(WgZu9CwOdxT^mjCy
zB|VvwTp6umZvS|X5K~`s3d_78&hJ5*-y1$f`{{cuTVHCy)xyx~SK+i%BcqkyUY}jx
z%c5w4`j#*2mVKUT_wU%(J#+eJ7U(|zt@VA|bKUONViA#<eAaI^EPS;<*kH@zQjv?<
ztX<i@%6{%_zR#aNP<3pNeq7Q0^-f=#gQ4Jx$tLfG{cSE*wVQ3;%XF~4!?ag<>&HDD
zJMJY(wJ`fvu)7H@OG`>k-t?^7x=op*?pXIyZlUX9-Nr0MvywDp46Z$z@<btyWrjCr
z_QS7Xmn|Pvy*{PA-X_Xszg_#!fH@Uz?o$lv?^x<jj<`DEpjQ3X+ZMaT(m7I^8T^tz
zS2=#rJ>KtCVR<QZnSRTwl9tP>OHvnoys&=t&G{O>yUkcOIX0}Ui_`ZoJEGgK81Rmx
zL-q7}?|-Z(ufOr%S>|`8AbREf<BsgIBKaHFU6G#W`g>Yb*2;WP`d9ns%;UCPMPSp5
z{Zf$|xE8J2Z7Q^B&x-7yI;%BT=jcdG{ll$Pcjjo_*G<8vxgxW3Ton#zWu4rwkTh-S
z#=QzN=bLXlVYt0#i?PvjulZWD_w>4i<uP08DF_MfUw%HaRufd~aYWYMopf8a+i>gt
z6ib_}J7+~_ws$VRpW^wqH|BI`)jz9T5ixF=C%d~sr(aFxXyJIGn<XT)vDkS*kl=~P
zh>dm)4jqD?_kXRp{c24fOOaUldj1_H=KJhkZL?Y}&1g93Z}dsymn-gum7CwZdtIE#
zWA^kv+?#GBb^i^BXP8>GH}K}R4_31$nxB#1dp+lr`{|HJr6>0*Xn1=5*eP_-|IxfB
zj`Ny(Y<?6US=zlK`)5gsw&FgWGyfJ;=Uv(}Q{FtXujI#(6Xr3cS3~dZZ@VE{@T%K3
zK5A;%x+m@vyqNb0eE<Av_4;Ke?Ed|Dyz+C7|E}`)?>65$9VonUlYwp4V)wIt-Mg*6
z-AKM0>~Gtu@6xXSC8k+pi{-_eAN^Viv{Dkym{Jq>+_G9-#!_L)u|xH=`iCNcH&0h|
z#znqqe&BKOh;LR|OvO}gXSr#YKku3rZZ)++r+aRRvGuHf7gxUy%85O_JU=pZ$&^-|
zuo8I|PVWcr@9+PgDXivmLnv^{Oyl%(-S;@y)@}S%@t~3Y-nmZ(um4O*U$KPeRQMx?
zPkDv1cRGKnnr%PS&T=b%|KD#`i84<QEpYp6@^07bb=FKz>oU5$AEuh@^Pg{*bbQe=
zMQ-2C$(0HLVwd(@ocranpY>Y%51ZU{&q;{O*j9a6_h{eui`(y2Wyi*KfTmD8Tq{0(
zSRj1dl5uaRS?;YK<-Sc3=`-gV{g#)Sv(U3mb=vCn`*ukmdwC;p@0(4htJZ8jXZ7jd
zp1pjPN2K5NT{tWuckQ|Uz8{Y!cj%`b;4_l%0xhWglCk$r@-p$cf7V=TcnqqVuYv~>
z{~XD0KA84x?vDc>1UoOS-S&D?{IjQuF83X+mjy5P+g`YipMkH;Am2-dpM|ac>(QI_
z|Np+{lAk1JTNQI{srU5R8mBW3op9cnAz@kcL{8%FzAu-&`}41^y6U3iFsXgI^J~%k
z9m$=ybGP4>d(^>e@GZweKkUE?1~Fa3<Gb$H{pJ<6fAq-h&zj<l<ZZbRQV(o1TC86p
zqF-$}N1MCXiRWBmw6}FkSkAU*bNZgF{(ITqUiXlR_vK2<4HErND|Ajxj&F*8_OMaj
zq9DQll#u+gz_|4@+YEOloYsD&JAKoP=7|Q)e`3DBzP`Tv%TtR-9m?x2n~A=v`2BXf
z{D~J=_tpLujIaCowCGAFqkYR8r^#z)zFPiwPe8<#>7i?Uji0XFW@2|n)xN1kpIvqd
zzx8wVxh0p5$}E2LVUNs__R5`VU*6m-Rye+6i$UM?=9<FB>CF{q`$K<c>`RikmNw<F
z``xU@PbZZ7_e_i5Vq189Mz89;=_)?`aqXE`OX{u!y2l28(&vz6l5aZyD(jWZ?(4tY
z8M=R`er)<s^x*Bbpfx+M*I$q3-sHMKCr%)*ZTjP{*W>R$*m^xK``XUp=h2awO`S@;
zPc5#kxp^beQ=DzGsMMv1r4KoTd7Zn0FMxLvJ-cgVntYTiZF}M4W0yB9ICSWM_4_@W
z&7K;>usfd@dbj<4-ENh-fGbn9_V8a8bhDT?IWqK8W_Q<#nm-?p`#$Ivi?8|kzL3u(
z``Q||T|#WKFC4{xtx@T$UG;s%bekusueKZ!@~$~vCop^263twLM)u@|PIpsZ|J@{Y
zw28H%f!l^{b-|SMNGUrmHTlOGiqoDbu216R%?R|%Y}S?d|KTuy_sbLOau@Y(3Eg;P
z+ooB|Lv<oWemt9<KdtNVq?MX}(UGpf`@m|OO=omBJd4@&sY5p1hS@><*O!@6vP<f2
zIo`jt&O&D;_j=Yfeti;#i)_DpYs?mJIreC0m;CdFg$D|KA22>K|DE-%-h}^w``%}-
znAbl|IJf9&1lQB$l@_nKmlfKWTrB!kkSQm(FGFt4{m++eWWFX|vskm+<@8JMg_Ra=
zpFbph;{I%sd+W>J4_5Iyl>t9nw=4?cw^?z~>|@d=?$fRtpCpUvE|<5}J??Het6hBF
z{AUkW=yx4Ens}1kq_19kwYW?Eg}ye2jRG6Qmqd6(+opCl>{Up;nS1R;l463s$HocU
zs!j<t?o1V3rX!u#YsRulmN85t@{D6v)6`2Ea%-+Ag&yn=z4#)@*JOXJG}BI{1miU^
zf}8)eIoK*4Fbn?t?5z6BhJz0bGA}K8wq~1g!V86ucgyeVIvPtR+|Wwa?#&K6aI;8R
z|GF4Y<1U2+W{=nln>V#N2nselc8F`x4f*zWqGf`^&4R<c@mCpDbNHHBnAwa3d2~*6
zZ*V<RRu=Pb!<xC$OgBL~%`_tAoENYNBnUYC=vk)lx#fW5a~>g%l@r&^VU^)%Dk{(}
zkU#QxmG9}`b4`i?;Vd}}E47=#?g^}5XNhQQQck?k!0nh}n)SE6k@aMH?mRxds$6&H
z1?xC&Fa(9Otlgs+;Ll-D5n%etW5t^VkCqhbgy-)2`Rx3m!UeH`{=QqXv}G8j9kli|
zzx}2q&lvJ|!X_vGAm7{rwHuD4#<)NIUSE4}A+N&M&V5&NIaE3t_~a%WIlx%0aB8AT
zMDIi+mLQHB43nA;`SCP<a&71>l65$8>a5fzb)%g%?~g^r>46-vWL}Uy&x}2XWJJTV
z4D^?(t+Y@-ciU4e+c|>slEo1N!^f>R^&eR%-R{@aTH5@ua?Sk>-_{m-yh?EOc$qL=
z>a<<Nwu=_m&I-N+?Yp|K$hX=$=UmdG@RttKGdA2^TbQ-X`(=V1&s-L>VpG22*cp<C
zk4!(N$l21)wRG{d#v2^hEOg8gCvpadAK7Tr{6b4@!xX+C_Zu?qI-!rRh)lcW_(b$_
z+6<M;78%an--O&{Uj!7`d$s>QA|m<J)X%p<Q}!LFaZ<<SESaRO9Vafu^#*TF@M{0f
z;{7iA@d4(TEj-scZwRp4_cDjC5lOt|{dm!quQw;ACu{yRRf+#{(^0=A-LR%?!y=Jd
zy-23VH?Np|Iy0$#j}$v^hT~+5dEWDaUtKZ#B$I60y)855%gp}8XZJQUMr739w6V_m
z<a4?~d`Ihf)mpdvt>>4{T5{QJlg<faf!eZ)FoR}yyLpP==DjFitKV1l<>tegPj5bz
zy!NYNTczIDn-6zBk$q4ZdTUGTbITgNt3LBDJ)BqZ{7`!Pw~u+RHaq{GS<o=`(zBf@
zOowW-WzJ{j9%P$vOW>69+`fdjlD}(&<QiG{+b1pBY<WGo;@n}uv&Wr}=$|>>d`7>A
z`~2gK&jqfTp9@?cSM2!F`sL7Pi(5PnfmVCAT(q#O`r}mfuu>-1E+Eiq;Y$nM!|wg@
z9{M)dYZ7JT_iE(I8XT^v`SPQ+uqI&YGP%QFc36N!_MG^0$RZ~ttJ1dZWntm3H#UF2
zT+YtldNu6)1pAfg?fr6JIHJtu_ue%8e{^HYveRj^^mT;A#oet}rmLHXt|&Eb?Am5+
za&yJctnBhT#`5mg?`|G^v-jHK;~Vzvcy453yE1i#$|vsA*S^KHEt8z;cc*xzM4^mX
z&Ws<SH}fMTj_>4E2y}T>aJHxO=I(tFRuxwomx!9O6uCKAoN6uBOJU_{<l%5(=RfoO
zz||WJlNh(eO!^?Nn8@>{Nbjl6dc_GQOlA!#y(=zuD;;>?IEPmuFy+&pv=1jXuMjn6
z5ps2~c<9zCWRle8AjP6p%Mj`R?)H20B|HCT^{sojYV)kd6<eyOKW$~zdOPn;ofki2
zOPE$IgQo43wXSUrje-K7Rl7xZa4F|=SS&f6!|?OFqd=yLy3*QzUf&Go=rCId29`Lt
z^Ob@IpoKLh)q_I)%#Pii>~HsS+s!oT`QI0|%N6Z@yKVOF@As-}XZp>xvivCV`pAsA
zyZ`_D9sB*=-CDberw%=7vETowOWVeF;<SR?+uObtE_UnvRN`{wobBf`#vZ$NgsqL*
zIZ@f&YT~@2e!E{Qtbe^&TpK6YUGikPZp-s|)#q}z-Awbd*}lv8oW<eTiifRs_x`OC
zW)yrFyT|JNop-xta47suWj?XL<Fxm4`+YT6Qd3Hq*?0<)yid$6IK=6fa_p|%?>CRx
z*>1ir5RWaHD7=#8`XX2E;|zx$C?xHgH)%&sxzgu%>-PQ1GB0>=Af*1)14W}x?>3#*
z`~2nC_xJOqLaa(&Jjh^XzIIeR{>|ymo}H7Qa?EdcT;e<1Ebq>aLc89B&5bQzr1N$h
z<X7M+QqrEk>ayP|VaCS}t2W>7uD#x2cbnmp{wt;O_rJcqo&BmAG!xLdXNz#F+?mwh
zj;$_FRnFOb_EG1uw%c#<r7+3t_Wb>yPHF$s`1JkXiuy$*EyeQnCl#))kGEHUv~QkV
zX|{l5oxHp4qMRqsW~R$6XYMRgm=(SxcaFxorJoKqMi{WP6vtf&Fks>8Wys<-YxvW>
zNiV*2LHDt=ikIi7PPX`dr#LwC>?~97LLn*8I?q=t?Yk~rl&OrkcS%*xsPozC=P{rW
z`;eQn^LCw-t@&_pWwxJ-^i}<dcPpRIt^1&Gj*UNH0|S%M#vl1^NfRWPSe+Q&mP$J)
zJuv!woq=5`>u*)$hs87QmOXsn*xD{zc0-1l<KrUDcYT)6B>Z$Gm`nvWFfL(}DGPL9
z$zkYhIK4^ePDg}MY0{*Fow=IoYD#xx%kMn&v;7)U{&MN`N4)29x8E(Z>z|=lkR*I!
zBadm#kAnSz=kA?cyZzp)T_rCcfi}-w*(Bb4S$F%LN9*}5p9q|{-O#VNZNi@-vEPz9
z`JFcz)SvO+2@Q{(nkAdMe($%a?Qgf;-W6MZ_iFx!`?cTi`kCCnd$0PvEqnQ7tqk=_
zWrg2Co0rOcS{7i>8hK4;`8N5A2aV7%QvRs0?0p;wY)9E9n7rtmtNA}LjUmzaPXjYw
zfvj~|$)^Rsg>u%||9H?mk2_)hqSDvbG`&0m1DA!bkF(=D=fphwP0Po}$A34v<XHWD
zz4^S|?f2yhjN9Jt`~7Rj=5to3<-fk~Q11J%oTtE}YNg7IWw$pPa2ObFm|(;7{cidE
z-G9H`o~)iD(%sg;t01^yakXO7+)FR(+TPU%v=m#g?_g#6t?H4HId7hA^{<M5H#RF|
zNImz67EF=7DDQ9ox1_#>`{IWq!u~HZdpGgK@pxSjT|L{6=ls%7H#-#*I3$>kIxuwa
zH*2`Un0X|vwCq&-o*9k2<xLTNrAbb^W`st^wlydwa4aa>;IWinA>YgX|90)T1%Ait
z?3P?LDQaA0xCtyjg@<X!iWOfNmuMtBW_B>!dAjKERt<(o)wTx3fI^NBcQ-StH0JTn
zb#>%Rcdt-;ER&yeqbE?^`baBde$Jwf8!;l{>?zT1OE&*H(NLPVJ@2klP-?l}cSG-Y
zk9~Ibe?GnL<Fy3m0|Exc?>udol|Jp3D7oUS@O)F^yeO+?>x<cYx*pD&WWzFX%`QK)
z)6vEa8FG&f8^wed3+ztvULo#$)N#qfcfylpxjQqbo9$3P+C1N5*;)5p91>>^U0%d@
z;z(!2R*nOu`$7$m1<%z;lH2gGO?sc#E>`CQ0w;JGr@iZCKFPcJ#+@H+YKk%rCd!kz
zUe57(csS-z%&hSKnWr-5Wm!Fno6i6L#l^+tN9P+iuf1o_y!Hm4wI_SOZ26r+oqcN_
zGR4<^y~?YpZe=5zzwhU>W=rwMQ~A3TPu;Z)mnt)1;c5IMuz^v<{?0RvqwPM*_CKFY
z4*eo?|D4jS+aBwk-zm%37)`ynsccPWLs90Mqj@`@P7?<0CQWs@__^Y&>bH|>g?!Tw
zD%e$gc<}f^%8{@uhZgNtz83#)j{E0Z7X=Jhikus+iby*Y9o8``U+EFQ(6T>m7u(MR
zRf6~BY^yA$Y~wg`^3CnmXRkM^^t}9KaOC158OGe&FEJM`fbz)A&xJ+|zfAsZ;d>~t
zr;evhb27)GM*CUwF9qo-#jLutrNBXr?{NOCV;9-_1$eE^S&G~pdiMOAb(P@|+lH2-
zTe;@`JPTS->nfh4rEjp=dZSpiYUZr|E&BWa6j|<l=CLoi-}c)lgZLTip1*vh@^^8+
zT~z7Tt6{$b>=hm^GktkQG11_;luP!WwKZ?tUY5r8C9SLFHC+CW!#M861-^}EtoL8K
zQuea6RxZ%!%E9Cl6BLV0Tz4qsUlcd~%)`@iZ*TSaiT=t4sr}Dv_xTxIR{H*G^1EHH
z_3B+V&tN>=q?o`FV#f5wH_fzRNps^_?@R0U|NFHr>Gn&va}zxtJ=T?9@>Jb#&W)}e
z27CVfdM({iIpONfCr9SlNMBg=_HW~iZ#TrIX`Gq;F6PXl{b${)_WgV|dFlI`(#s!K
zZMR6g)%<0L>E{xY&7Id9yU&K}1ZGM8oRD{R!PLC<&YwkpaeQC6?EcEvTd&7`4$a&1
z@z}ei)8jrpzhwTe<FB3tD-)ZHq5b-1#=;rf`Y$zkAGF$_b9mxW_KXC6p5@UjeMb_F
zb*3NKchvIvoZ_h&-{cib->C3yI`%Bc?*5*nyk}ySaaN}mR4%e$UTygD#PnrTSKF|-
zByHGkbG`O-<R`)TPVe`Ak4vhqH(-zCRhXT#=_I$%lMN@ie`TED*>X2?`P^&&|9n1g
zKX*qPuk@*kPwvia6F#4_Ue8~cr2CDFjg9m1PBoofFBaJwC3LXw-+MIjvTDc9uDdJd
z85P?G?0NZh?%dNmcUXB&_M7tl&Kur<TMEn0<*V84y5}3SYr{b{={@UC)jw%m_T%1+
z>D!J>P29OSaIxF|Li?!l8U1IAH%6EGm1ug~`H3HrJ?UItIzzsy_Scu4aTd+ZS+4_L
zeyLA6P~*$CqBiBiT$xLq*2mpFO!oYE)O~S<RP#}p&i`&lE*`S?k~rk({@9dnasQtz
zZY7fqyLfVxkEEYs+xk@3WmiEW?~|E(efBu6({GM2pZKV&mX9lN`$ZF$Q=*LfrbqHB
zJUUhS{Daz8<y-4wcmFnx+bOtFb?c&Iov*JYe~Ib$I8$&BG}`dzOU&i3GuHX7on5p0
z&8E|b|7_`zE8T0oD{bA&hYuWOOw8|=Tz;O)`MmgD@|znQt&Ie><=y?osmrWuG2z2J
zQ(wC++(qYREjU&<h5u5Nk;59z&A00g@tO#0?~6Zupl~gZOzfeWt#kMP{dW6o*^R{Z
z@2QI`?ksR@PV@hotvy9imd}y-SwxE3!s-7`2#LfAn@)&lXYKX=q;Wb&{zS@x$Vn!f
zm#V(2=YKRkx9)U!49m8ARj-%-=ree^IISh9f`4YqD?9Pk0#-Yp+D_iP^JKs6w;SJ{
zTs1n>xZR~^cKPg1Ic-HBsiOri@A|kLEp6ubv3F-&;rn%avW4Z{-=~;1O!=OB?q=1J
z`9~(boh+>8b0f$n{=bslx$S{`ZpGc{2YZjCzCHaSV?y}j*HwESG;#AioUS|fmc^8u
zmn}bUn51iV*YZcEeevWGnz1nac3eebioNqR&R|zVL-|<~rXRf4Y1e9AsV_6D{O{~j
zIqGc=OdK8U=hl{d5HP>Id`r&FPfOk9YfIQYUU#+LX#U;N=zJ*q$Yz&y&Ft4Z3c9;r
z<|QBNx!IY$)Ll~aV7kzW11!3qB2Mr%F5**oQ?1c{sE%<ClhV|rncoZ|t@n5PerK1f
zNbrx`TrbGyGDnkl>eK1Hl^L6M&wW$0G3Dq!*JXD$>3`sw!^uDY$G?i0Z!G5$-nSaP
zd9Pq_z;dy{Z~Y4*@p8tU+FuVaD0!Rhn`yE1&=wm;<1bSC{(g&o-yFN%vhMR)b5oxa
zr@3GLJ&`OavHHl5WO2ir8#?AnGnG0uly3-K9VQ&<)GqM5-)lm7(D}p4sR1Ibzt!bZ
zgQv|nY%}Nc+{W&Qcc0!4xqi?&qaxnv!ZC4y_hQrbv^FPQP`VX;Zd&81#HZ1(z7-aH
z_nmE4sx;^E`k&mHg|bsidY&b&+>w2K-92-G%%dD@Hi(om9IR5_%x1S`#`gp_#m)E9
zZ*nKT%$Q&MZKr$M0oe)$KHD!Bq$M0C$=MXKPO}xen|^Uqfx)Bwk8^&W(5pOadR?Z~
zQs~m6YK2+*uk<ZEStXap#J`bk+WJGPI=;e3k4vdN`F<mrU-!|sJH_X(?3^pX<f$Z}
z-n000c%p5ANY&ZnzULRaPg`%|r)JxEw!%f|vSKesx}LDVeu0uqNY;l5@8?c_KU0{`
zYxQ^cPc83LdXMPnSM;Z*E?&XRQN7bu*1^DB@SM~IjkLFcW@*=_s!q<A2${jFkv3zA
zKz{Y6`*rW{NriK{o192B+c#yK>aOLBK29w&5&ksw+Tt?%LJox;PJ235pLbc|^erpD
z<Ft6M@Yc2|CX0Nu?&fa4`%FFUkfY_p1vO<47X%%B68-$V<*5bJx}K{{ndG9*tv`9z
z{1TVXhi&+6zf9QuZr5uMt*8mMch`4WHN5x~TG4*7S9=G)uXwwsYwrAOvtLh4T~qMj
z^wvF3%~^OFFF851q~=XMnHSDBF(+EANKk3+EUjg~dscE-UVOURK+h(8oqbRDy!6TH
zQEDf%uNa(q#60(juXt0K)yMlzS5i%Q8J!nw;1F>tSh_)Xo%|~e|Jw|c7`{EaRTgO>
z5V4Ep#8t0F)!*N}X*hq6b-ii%%d`o<HSQjZJk7)Ctf0)~vHK>&B*8^*gi4jyMKF7m
zt=$yU)}S~+gh}GQi0rmGx;iSM^(!xJWK?OKw=!Q?jq^^^L<1I32UMo+$3x~HsV9O;
zJzuZe{Vv+9LFK|*i87yt9*_b?=LI<e4pLXyCTx1Cmz`m$*l^L)P-IqCQ9GaPo+61$
zmJ-`UOqJHl3p_h~W9}_J;b0jHjn8d*icNWpi)ORSOt`ez`{FYdujv*d&Kp%4-Z`2i
z>|;|kH%xd1>STF|wOZ%51i!gsdBmSHN$0Be%B4mpIg?f`pI^62_^EY!U32RzXNHwg
z(hfo|%C9nOin|_S$-C)srHO&rB_w2W|IQ58-~9Ss={#JCc0RAW<3!3H&3PeTaW;ib
zPDf^O=a~l^kBUWK*&yLy{OHA_)viaqjyA0P{qeYbu<o+BSAq8pBf`a+r}^2K@5)}k
z*K8{PUS=29Ozx<2QYLX{@5L0IROJgcdo(X{bI2XRyA!g?f*X<wL#%w~t#r+0Sh>Uf
zZr+Lz!2@$zCD^~5J$z}S#ECT*Lrng<>Ytih{cfk-JjaA19fJ4lB)6S>AaUhRPlUsV
zN`s^F?%{v#TZr5?IC%cSL50Sbl1v}7_O)eO$d`x)_?%WhaJJ+6@tUq_p)<3lN%80g
zXDm;2zrZHox|q+MXZzLdN(*aLq`IeNd-^iE7CqIUxijqPueOMa()0HJYhJB9^g<==
zYv*HjbH!!mcb0fg4yyd}<c#t8l1JO`E^OpsZ|GI|82M<jruMYOcLUvJm)=Z%IjP_A
z(bMVi$F4HH<I9?|@I$Zpy%(2{Xsun|YPLCI_0g^^lX)LcshnN?Zl`*weu4EC&nY#w
z+neMi=k!Fbuw!Y_{&$3J0?RL1VO`D%D}^~D>nwuUHcl$4IDE$JK4S}GBvbwWY~8f4
z8)xu1%y@Zh{hkYZ<tG1@c${L)|2t(#vH-twRYz=5Y<wesS<HjS=lz{`)$HK9#-M&k
zKe*!(?`w~6zc~laPTcai&)TXkv1767sm*>oU2Qkt?BNpJz^Kybm#!;dWO4dY#ETCf
z4)ecP%6^`H`b@$63pu3=U+b#Xvhlq-e1&(}*RAi~ZomJ}(DwLJBQ`5Z8;j##%){os
zuKsZ0+s%stD^gf){NBo_(kK@u9e-5HA;aj|+M`q7h@3m>d9`xU5sT)}UYwf@tDDyR
z<bPCmC2m%cDv#JE!8-z$B~Sn5?RePcoVx5!&CVPCtEbd$`n@8LC5ORt#sBV|>`mfs
za~EcR{&;iE^P4h{|L~sZIdrnePPI_kE^-fRz!ATrJH_(aWWBZ5TokuTcr-sgqW_+;
zS;e7>bE*Ch{pv1O?ADWKIpTk8*P|D2@@{^PRM+|#yk_@=^t>4bKV**tRp=LL78b_r
zeYm^1^zQq8zt8>t*Kt}}{QK+t{ks^&`8+tik38jk{N(neT_OC70@p8G$um)Sn$*qp
zr&J5-IYKs+{Jc|qeyQ%MqK&)?nGa9eEetwRZYX)SzmZuz@Wl7U)dwCp9#ApmFE(VG
z@aE$7Ia3=BJnpyOx4dRc{?Dh=<Hgp!|2?tuRLrAiKa@5WZeR3bmyG;e8Ks+QG5hnE
z?O0UssNkG+$06|(Q#6C;Se*ELso47MmdV1$OaINC_`7IR(t{(Zt<l+Mx6a}5E1n{0
zQ?cRxYo|F<irl<~axR|EGSNDZs%n*GLKIClUJZ-hsp#BhvE<tocmAIOo5RX^yu$nU
zT>hc*^7{JulMfoJ{yY0%vL?sb`$o@CgxtDxN{UfVi;bOWk}1o&qn<tYWkiFo`Nd_Z
zr$y~qbhD9N?!{5ti6>SbX_!-A5&tRZukPulXNiU^OB<el60CEuxa-Ol;TpCi^<{~D
z-Ato)IoqksKR+Di-+M^SYxbl4Cr)-XyuP}6y87W19>J^~Y<8zKYP%Gj#C4sYH8Qhb
zld$RFe$8#$p=7EqGkLkEWlX^1Wl>=o8qZP~zBG#mRlJZ`%DpN5#nOKQhT{4g>k^zz
zcAK4Z{n8<}ol!-0mF1Ds%^RdPPuaEW$eC?kciuj7Ge4tW^y9s9)y&)jskstPOSjj4
zziU4A2=h|Lu)RUe8FBMf@;unvzN>rHn6gbZID2ljIAiDq7RIL{KQ?4PaF%2HE3jC>
z%i_g?=0Aa7Yj<2QdhyG}Ibwd50B9*pt=ZC*?jL{5(vmBZITX6|(PDM2V{1S1$lYX#
zslLrHi8pBLlY`r<bt7kRddUBKuCsdEpP84QDq69HA4r^6|J~tNTVdHeTc(Q#m48o~
zc3EJBAIllBFsHx!z|%<#69slgopfREkK&GC1NGWjgxn6S`KZS7qUf~lblLOM18NIX
zF4P*-vlgC+n4_4$A;QHNeaMR;@@B<6cB8K=52XF$5_;jGoX8=;6sg>BlwI0kQ=4|J
z+eX<fVk@UAotyp7Pxq(*sMfm4apKwUJ!TCzE`tU#+8o3<5^kS8RL`Na_sgaD+YF!N
z<tpcQF1=dby|Z&(x%1iuiU}M~S{-ULk3GM7LrGL9^=N($!%60xBZWuh4+lOf%rorj
zewN{W(Ia+xan6%u#c9Rd;K7X$Ev6YFS~nPk=1%;4@hHc<8$~m<Uj5VVzV)v#iSO4b
zgZUMn)xzBUi{|}*3)+y>o%SSn#>cvEH`C3<{d3M=5KQ7q$aLGcA^6dYF5BtnkIXyG
zC2>QzT5opi&(F61L1%#J?s(9&ze~Q=c~|M{vaOc{)$OBSFie`VuKm)s#o#fTr5z0!
zm)FN_U}TBsO_InpFkdHMqqCw&*KXSGF8wBH%lO1rQM==_bT?NPF8FL)xJY%c%Cv~1
zo#*6Y7Jom`K9hf|M$KK5sxL2MJFg44hwDD+df8y9)7g3L+v-OrmhYT)zv#5CdIDF>
z`o-?A#3sw_@1EH-{SjLSXftt0-9_J$i+N(@m;d^AU*cXb>2q~eo<#ohqwWo!44d8_
zU4JvngyocQV-ugk^SR~sa=Me7dMh%rkF$rqIWUJWBx%0uzTcbKMb?Q&=WLY!VbNXn
ze`XTPn?}cGwz(%vh5T}FZINu}=h-pg#REZiacSM8m^aLUC*$?9?n$S+Jbd7I7u?Hu
zbM?%l7+K+ilC5_HGYgz%^}jZ_a4n-Q!*D}}jk|@i?43iO%HpaxI+|8YKI!_>^h{I=
z#}o!8@IisB(hiH{Pl6UypZ9+s&EB73xA9BWx@QN~S)O0CnRU)kHkPg5VE#Pw%u7#_
zYur6{I6gko_3Yp8x7+U<?0t5^NJ>U<)49YNz2`cIJ!eewmOLG8#W6#7&83&z*`6;I
z52Wl$VD@-<_g%ei(odi17yfmxtvqIQt4GrK+2MQM-{0L`f9T(oX9s2mgU);^I=hKo
zdE>HHcWE0ZlQ(w+3|O={8Nbcowrkj6xK8frk@H8+fyO8|2m9N8WtvvQFqz+2`n7HK
zHyI7F#BjyFEz5jo@6+!~z4l;M19Q3W^TT@QdgB_zeyeyeA8-`V7fYU=5ZS%!fsxa?
zbhD*z{vSQ_lPC6)(CKNsUt-?8J8#yix#S2-sdw-5xXsJ+EO{B74+v<)v)tIO_k&>(
zvn$8sV~Kn}K*xk_Ja6~=N`cYAwz4~$rq0lM$1QtinQ_I2<qNjl&`IC_<kjl+@6@(^
ztnMn`9D386^Yz-(mTzXgtM8cmpZlk#t;+E)clsb%hMCD@iC7K8%R4(iuie$zGv(6j
z_51f71WjIV)BAnK`u!f`qrzeNC7LGk?w?$(9p}i*6+HIw;WeX28&cITO^dJlsc)gg
zbmr4!K7%8oS{n@GG;X<F2j}@9mxjMjn)nrT!as5|MpVDudcU*oMrozi8S#0?mu^lG
zS=#(V|LM0I$^8>AZkZ4_>3O%_t{45DmyDyp?wZ2P#47J_im_$awvV8rG+Cs&bvB*w
zFI}4Y)SI8N^lx;PuJ(JeP6n^a`wmmL&l6RUb`YxIu>1Sv@>B)kP!*qsEfZI`v*_)5
zv1r;N<15Q<_)cJ4eK@ZAt?8Z{U$biWR)4pPpEh;xzG=rqA8B~a-eX*UI__zM(*^Tc
zt?mcdCLBu6F`c5xwCUJyqy0%{`zt>`+us@TkZJp!BJa~l*H)LFj7uq>XyIb@^fhP+
zV|4cg6Kg3ZMJCsq%$(Y5t`tAE(b}5cT^-MF`z64gjXz8D^27gE+F5TDpR;`K^-6rT
zp!p33CLys)iUA^;Yf7d@?@>(PxZ;wq{chRr=J;A(xh>1=*w)U{xDmQjq2b(I-9*(3
z(eiaa9%fC5%-wp`&Zl7xw59(<@IcHIUIosQ%kTI9e>YuLNFh~)2b^NKSuPv|4dt#o
z^kR{giJHSX4+$pF5br0B1?}m~9!z(a+<MPB!AJ-a*1VvJs|%s8idD{4hB7_rZ2^~M
zs_hKN@^TqG7esG(%PJ}S+?U~umQtha4*UOqis$W!_S>%FCAr4$_|%iCdck*RzDTIu
z<=QRgdbRiD6*=$K_ADP>rZ9W_eVA_=Zpma-(Qzp*%;Us@M``EgSmuY#%sx3K`|hJi
z;kyFnd3Sc0nKfKt%A2b4c-0-Y2`pC8PrlvvZs?h~qKM_m;&&~^1<maIWjtcXWy|M)
z^81}XpU=mOq_pwNzdN#(>D|(~8H=q8dEXvsbqsv9&Fd6@Bk1_kY)~J>d>XTmLbA##
z3C752MTgsX56_I^YEAC5Jk~2^daCoYiTdWfAvKDA5*iXFhkhLmob}x5*Z24F9a_C<
zGnEs(BRESRgvZxz<ykT<GHvF1A*IZeRXmIz>rQ@}VEtl2bJiWp!rkxpRrl_2iaGGp
zrTNF@!be|prE;&gHMk!zyC_^G@L@imrnG|)(-yCjcdA~m_4_W>;P58M^5cz25tAcq
z)3a}HTPtjTJ@5D1?ccxd`}66vUyqg8(z?}4Yy>x`u3`D*du_#Xb%$df5=?$`*8hyJ
zb@=$8nSa@;y+0mx2R|=M;y9wH@a)I^O^hmhGi4r!flj6^(n-3>%V>Vy=JSbtKj(km
zkT@^bBWu6z{9T!k`>fwtnBCqMweOT0!}Nz{4Of!o_y2ykJKM8j`vhNybcX)Ujys~8
z=BZ?eGxw|9nkmw|#HHwSrho0Vx&GB_eO@Xi91{_KC0uxRr{0o;my1*aIVJ}rcb$C0
z&&eihV{)F)`pt(G70s_f^EQ3$eBZt;_nm!hhN{uhg_U1D_PO;+b#8f{-)nLGz?rgz
ztzy4gt0ZjLc%@2|+~mO<Y|`hJUb9^6-hXeZO~<3o9nT&``SmN-K01`0@zBR@&$GMg
zb~<I*cXxdi-r~5V>{->DjmNj;UtV_B;_Ur3k(;kSxB%K8FK2Z{`}Nz;<u5KI{)jEV
zyY+wF@3-bYpS9$a+<qMf9UvKZ#f9hRg2H2x>0fN$@A>?zAa32mWwY~MeLBo<uXD_H
zWBIoK|9;;OeN%nWEI|Lf<MBS(_YdaqAMRA2XVGCN#<}LQ-p(hJggf{TbE?lN@T|yv
zezm<}X0iW@^FIsHluB>sZZEy`#c!_F-DB;uvp@d320F^kKHk3P$lG17*Dc<ecVojt
zdFM7B%Q?!;$Jg)wx9h>;e!E@Fl^jPtKFq(f<Kvd<cRSPNAAv^!ErdWbW@{yFmif)y
z^#*jLu(w%qbw}O7Lh1ZHAG>RgxZZj$X7|eKgUji2%Rb%z4?17h`a9^1U^&gCrTQHu
z=RQ3ucoBEYvD&gr<AqLN)T;FJ^O!%*){)+*d2!KUKI<HfTqXYI<Di49t}q6l{+RgG
z=9XH9v4ic$Bf@J<^LNUfpZ4LT`usIcznA;W+_Wht;k4M1=G^d@!lUOWyjpy}{^!%_
zt@G;t{q!}zowND*iSp-j%jFpAd{`v*yx;r%-rmmh<}JAmY~Df_j(N=U(*i9wRI`f6
zuzwysf9h%-mKi3ugu<9=Pw~v3t}Ux6`dL*rSfJ(%=)jn_dHer<V+I{An+U3tFKw#1
zvsgZat<#y$^2ssXZ8siCo^`KvZs)Uo^Xv8c_oswJKk`V;IycdVnT^My_2%2Z-|ye&
z+pjuhVH}&01^Y$Y3GaW@9bS~GsV}`!-LRn3<U-`~IYp-!PL;g7^D``M`Ih)YkDoMq
zFVdU%AhI!=mzkaK%}IW%=-jPWFWdkB^ZC%MV-vT1aAaZL!E4vS6TlOqv+>AQO`Ukn
z=i2M{d=k0%{YGrfhWTd{Ha?ve?bqPF`2Gud*(s6>R81IO@8XjSd=v312GrPFzVGAX
z<N2#!YMi`PG<{Lxae>Cr@Yt`)(hg28pKRLy`iF<a|1*d^Vru=`RQ_Y$-CeO~OHU+b
zSh?F>s9O8w%ZiVM#|`?=m7P59Zmm}@AwDg2*{V#b^E?rcr$r=nzBh?`eCYLLKdYBX
zbxSnA3ohIL>(y%Mtes(NqkQ)~Y?J1@`uatni;w(c@m~Gy*=!{{xNr3;8y#gnJcnmN
zLAlPykI9!9(+@mwteZAt2G5nNjgq+ya*kgD((crLzxz9H*UM$+i)$bEn#(bXi}1;v
zxBY%6ZAqj7iwL8%gGi^9-2J-WZ%bA7#JU@W?eP-GxVPu$k{!`U7a7lqn{jPZ>gnl+
zUZ+lvEz7Ey`@V7uuT_Nuf1kORxljMHo26eB51eY`Rp9(;-OPU4b`AHYBNGH7m6JIn
znA#jX6)!CJpa1#B{gnKxY!g^^v#r!Tv2o?OHkH{|gxpjjS|=K@@Gv?rc){_)PJ7ba
zg)B>W6<A+zvGJcc#w+Kcx_09+smT+MB*inyD;?R`x#z{A?tdK~28A-<<5X|lP?>A-
zX|vkhEt!|UoA&Wm`K;8CHM5<#&uNqU;|XsP3l8UV7IvI?)K<Rp>9pTLFKfPBbYE@s
zL9u9c;hL?=tCp7tY<A58O$$c{J`Rh@T<R}qT=#zO_iI-y%>G8E1zO41d^q^3Aa%{n
zY?*4sH*Yf}EiBA#-t4%(BQz}Xsj$fNd-ebSE|Y3Mz*Oz$b^P|@iK+4~ex`h!8$r9!
z1COlgY&N@or~i_o{p?Fyd>=31u3dWAcB8q2wMk#KyA{{0BP)*tc|?CVIS`WB%)UcI
z_7_v0=pU1Jm;LQyJNNPxT(dA>(q77(`-}6XMsK&Bwa)TSi!Q(SYEN(PEt<#Q`x~^}
z@7J%_>!*iVeX;$mqnJC-KI7%)!^J0yz2<tg|6U?<e(Nzu@n2rE)2ID9{9Ndk&GZ-l
zGxojMd^nE(ebBOW_B{u9|4iZAp=2p>DX!?G>VDUhsM{wtA2vRaw&B>vHwvsC`-QfD
zyOq7)xxW3psuRDB_`_n!rM^<<^M1T>XikrrFFVhFp7*OOWuId<^?2Sk(fbus<iDqQ
zi}UTXdq3x0ihGn{|32@>n}Yd!+7ni7IoP~Sd+r3Yzej7E?C&e}T})v15Shpnf4MN^
zAluS;uP0X6@|Sv<^tDg4Vd;I$_(1&F#|K%v<PMj}>8<0Ob?z`|gP;YQL|vkto!p;8
zJ3hp`Y%N^4Y~Qlaj#szV^g91<j*l>dtVGfUsXyKuFLB(>e!qd9&Gk)*GV;+NLHEkC
zGxdc(FFbSYzw~gic<<xpQ~edW&J}Xv$Jw>K)Zg7q-0(#F5@-$7aog#I=lSGq>lAJ6
z+`NMO6RTomnAs~iX32ej^P%x_iEUfzqeq)+%RW`=NgC8HZZ0!UaC<!C#7FMiQuB^)
zjsCjyP>rXpwPLQU&6cx;?$QpA0ybKJyW>2KQGy#7mxOibG=p1YZ4NR_W(`LcCKZC)
zZ4yjdl?=9P7+jro(g>7wUMe-*6byCYi9X3zYWDg@q9kaV*YSYGgqRDP_Ov;4DjaBN
zG&$QQo%ciQl6fIB$0REc$-SRWX-g}fNciQcdZ|+M3Ximd)(YddVXK%K+4#1c2#n!<
zFR?LUo#0B>Dbm$ZG0K81OC*$bXi2*6VMSR|sKWBVNFdR5e^apqSIUozzZY<JGz+!&
z3I1YxVQg^Wz`_N>4v}Akoi@HwGQGQMWdLZ+;)TAgw^!M)NH7Fkczo`{eTSX>j?Uj5
z0<2^}E1Tcm+PZtb&5M8qEX!rMnK|!x<i2Cq$UZ1=f{jtyVUy#@PZCV3O$;)}@^-)d
zCcw-p!{)W*)Wi(o-DPj9Y@h37Ccc#DYi?}W6QO&drp$!pRaXPALaFP8Q_@VXP7Iqx
zc%%ws3q&)5UO%&B=3ZvKMYBNqRN;ZO37^{JpPKf|@;2^L0<GW_-14c-VWL37goF<X
z_Rj45k8WI7m?!U>7?2prJz1?lra+@WUZ*~Do|5U!RVxcXe)_<-?e=OL773OcHqXx;
zsuf`4+`)IGY~rq@0|z2h%=UtJ!f5kz?q2-M?Eu?^U+)-K-xoL`$hd=V+Ttw{CGsu3
zMNfTh{BPhkJm-9IQ}QIxT1u5!Zl?t_gqU~)LXH+q^GaJO$MLa1sX)#n?dAhUB{8nX
z2400$hpQP<Os-B12OE7qrO&HO<33U*8F7QTQG4g#Z@2kFKL2pd>I)4{<+#BRlq#FI
zJvx%ZAmKoxL59N2t)SY=VPn9~NvC#2@17mxe1L62&}+f$e#HswObaI|@~!ZBY{M_G
z*5e$=F~%uj2Lv>1S)6u96evqXx>RoX5|yR9N(JQiCHJ;e8?yX!RS3~C3E*jTQcPg>
zSUACS7ibae43o^D;y-Ktf4v@GyjZ#ET9x4H?W<OSDw0)O9>3kD&CU45cEh3S1B~o8
zpvFXASY&y6dGIQbdso>ezcpg{<lykdZqL?xHeFGI&I;))ISeNyH~rz-^Yhv4*Pa!h
zd(H1ffLbO0lP<c7{}p7nf4zSHKk1HGy-g>S>;?U;3g_2+I;mxxer}HV+N9pY%LE_I
zTq4|VtMbWbrcr8YZ#3vug2Pia)$}?R$Ca>7i_Y7rKNWnrf|lCenOn1DW}VH@(UzTZ
zp}<SzQe5WJsdlNkfA5yxkM;h%F{bHU<E4Wo$6|`le*L~`^}1gZk8PaObZGWHdv9Hh
zUA4bnF4xwS%`nfo@qvFyy9wW4HW>xYxhE&9uQ&XDr}+O>(D{j`@4EH(Mf^K1UmsI)
zxAb~#x5XR#hun`ppSO>9e7R=RDXsb7ez^0kEi<=i&joE-_k9&#`E=^?j63P`Yqu#$
zU%a5w_boa3)oK0xF@Bks#rFIwye}oblsE3dF<Y(NcYncmMy%a>tt$L+z%OR)rOk2d
z{?d<jO0{nh4GN2DOHY5;D*mssRW$6!9E+XjC2!hU>y+1m7N$=zJ1<|QY-4=HHB;EV
z?$pOOnbH+%m1a}<&g-04eS5*;mb>*rPnq*}?;U=eDV~2v|NGi42bp80@KrQMf4SLd
zH$8zR%uBt`?5{`tt71?4%lE(RzIOccf#QRo7ZzT8ZuD;E^Pi6`ucWs>pZt8v^U#+c
z-h8n69Fr|`-ulbdyEdC`cH1155?|_jb4NP6;QJ3dd+e-V&Z}fGs&IeVeXEIAVXI<D
z`xjw9i-$s->JR2WoKt+xQd?GYN!pL4-ug>_WLPi0zGdq+i%X9`iF~$u{HnkE^m5-o
ztBbE|GSak!FHP@1EB}P|@uO46mI{mau77LQS7!Egxpw%8AGhAAzWew1-BL5F);;YO
zw=RA=vei;=-L@hg2jjGJGv0r_9(R91>gj3vN3Z5Gd&p>&_9SmRtdsTNK%=c<>Hojq
zw+Bx;Bev-I8NWq^XDk*Kp7Hr1xV~hD?8}{UhfC7J1FZ_!FIuFX{c~v3nVKn(b+0>S
zY2>Eafkf<nwibex%%<&qqL^W298s4jvpM7HfonCO8bwCDl4BO1xw-YT{T4kUpSVA_
zK94f%;Z84}#b++G^z53M;5uznqKxsK3Fm4)pEXy$ovyxQGH>pu<F?jkW?c<kcWI$)
z)jH5p*z`Edbq4WwHZyNuXYy5IT4#6n;<;Bg3xAI}RCrOXX<PeL22<_Dg&<4s%uyG*
z(7AZ-`OVDc;!9=irdu5V9iYGd%iG)Ec{poL_siun1gZ#G#TB15b^mzrS!1fEy5c6c
zV*)3*7@s<9I+Zh%r%^}Xf%UNmjm4Y5y`xWy#Wpj#O!RnA@!=r*eVvC7SUe;-ofY(1
zQl7n^zTuNrPAh1VbHSWb4-U$4{$7)^l~IK`VW-O38HUOGYQNolJ}>4}M4YoiCQA>q
zr&Qo#an}b&#pCbH=>2nUuJ!#aW)G3MHtQv)mfx@a9#|>1J*mw>i9>>Y5=W1l3NzE~
zyxngre77;WOk8oe@Wq9N?Vx?t->){dh?=qpIXbjxEmL<o(ILSkDd6DpvrRhB;tJaY
z9);A|B{ve=dC!`ye`?Ia)!9&>VAdcal(6`%pu_U#KOXn*-*Sn4Lj9Wk$$~R9H-0|4
zEFvXRIf2<DvOGT06x2N2xBU|PgiWsmve$rD>+>&J#}V~2NAN~MGjH5>MwRF-I`b6+
z*f=^wrs*b5b+iw45<WjIf!Ra#%aXgziXZfuKA$l@KcB5lF@T4~pfriOLqT_${2U2h
zpG3W559iF_@r+e3H2VMNv$f&r2d_a>G@ymKpVe+JcIPj@nL7P!U>whS%a7a-zuhgr
zZ+S^)k(Gb|-x0P6uU@>W+VAZ%_XfkKd~*(oe?B5ichzR+JOYi8nHN3rFt7bpvi*MD
z@14u%*WJq9dNs`M{EEQEb6(W!=oD7p6}C3YQZTdFxs9jr?yl0}B+)Cj9}Y0*J?=Fx
zORBsqf3#=?=z4*>wcpQ9`!aRnZQ0T*fqrWqS#4bW_(;(@;cCx)b{kJVk*oa@Xn){>
z+QuiZ=2bqEeDm_ht}iP=%Uxq$Ut62KrTv@XkH{5qEIrIC@9oq7HaEWDAnWp53_^~3
z)6dUa=h`jicgA8j=sbzeLPPfN1&@2ptuB5qNP2#1Ywm5a?B#ivea%agKHV|RzILYb
zX3F&yfy(u|*UIlco1Om-G<LMo*_lTxspH(&mzR%E7yW$w-Ms2|g`k=2_0Ml*uP?2B
zw{!X8f0O;JP8yzYi0*j`J_Nn=?X9bz#jfkBzrUNeOyhHf6~En&1;WAS?D`x}IF%|Z
zFmni%iSaZxDHq(zT>f=C<CFLqM<Zs~3!k10+O7Uoz95kAOW~uJXW#Ds|Ibe+u1fF0
zm0<s`A8YO$joCf_Yxh)NdGowG7WFOJ9L+@*1zJ3OFD+WT_4nNnzn$1F`)4Af>zZr7
z4tl&fzl3dqu)od4VuPeRXa0V<?EellbDVs<k9YN!&sr`H(>A1qJj}hVd!3o-lka9#
zoujd5L|?y@IUcz=?We`GRc`%qZ{O|vou_Ve;oY{|dBu-vj>XpfeCjua^Y5jp5;C(F
z+uS+Mt-t5NIs5-L<v$*_?@sQwz1DebgYa<+yZ0@e!a=DL84?L6{1YU59bIJ%EDIeb
zpHg4;Xzq;UZ@;x%F8wP$Z)-j^PyK3V1Fyo>oA19CUjH<Alkb<31Kr>C|0}B3o|$22
zCq4T<zx|&L@vD;TAK$BfU&<r#CVImWm4B>rBqV1yt9VEK{q?o@@9*#5GeP5i!oGg$
z*&TLu%jcGPO^wW0*!m}7;p{h$t{>Xo?C82@&(cqYhm0hCtH0U0;Yiv+fenmD<~1fM
zg0`aP8JBO=(tcWX<m)q;v&rk7r_VK+*qdM1V&EI&oHfnzl8K{E#H-9#8tWW`pI0fl
zNq)VuapC!W?6bcnIxums>)0z;_~h~ABU5T-96h&Mgi+dI)t1MvA8sqG%w_hlWthM2
z)a<-nE8Qmj@GeVI+UGVWjz_}afOq}Nt+Kp~0s_7zx0yG(FVx^Taq6Umv_ltDY1vel
zogHkvQWj=kA2)e89C3|~nX0TH(_uMf)u;3Y5!>@;zYtu~y)Zyx<)&+=OT3!5if!Qu
z?QFPtXw|8__0wl>^Zg=mqcq=Hlxt#6&{7Ap(-&DCmx!+|VoKTx+MyWl=M?#2_xpXH
zt>j;1FSzY!@#%!J>~Gne4a(2DJM^sN`fb0>uzofpdCwOyrGpymN=r+>UJc)!yY1$&
z*9`@0Q%~OCQ(3%zd6UG4x7+W(`|O;3Qg!;5(wp%{94Gcga9=!LsVSM|rYg&{$;bNh
zy4~+)>BsImI$e)RNw#W|ZsO9H@}U|bOC4OwCT>c4Jc|)@yh+?dfr<Ct@Be?V`>WqP
zo159w?iU`HUE^AvTV{46GSBK^i*U^4Wxjh`rs^2)NIcwD`L<}worQ&`b+=cvx(2d*
zz7+PRena3nhO4{F^W)W%_G_=(vB<n#X_~>`hAk(Qx+`QS#+KhTJv%p|#Et`WW?Swj
z&GghFX9qR+&(FdR6;0=2y83`$C4J3euGWs@i$qQ=GgaDCbHh+y>0iTM3EeqP5&<8q
zA2cxUQM1~m2)cR0`pE?68ZpDTml6sF<%_<pI%oA-XFi)P6SJ_=Zk^?=jJ#!Ra%?6h
zPcpf;OgYW@`Br5ShfKwTMn6%n$&0h5I4p2(=VNn`R93iuXnzlLXGwxp>!GV*(Py)(
zKqmpeTi7o5>6!PH5Kj*#z19N^2a0ZNzhCz{q}cY%^w*Znt!%fPq;Dkb|9sB+uhEQU
zH!p&xP?8i9X1}mpaA#j_HT(90dzH^Cz4yLxG%#+BPS~j>1v*1-{<g<`*1sCvr*bU*
z`Dv%y7V+KTGxQho7Jhy1eEk%7$bW(^)28>o))p!-Mip|k?po=$&HR3i@rk!GzXfib
zJakL%81GH#M9%JpvI>&~i-`@9LcBS1+8ceV4z<hIz39){7JGVAifQSqknQhwy{^(N
z;W6EoclXxwt@hv!YFBH6L{IHCwh2}X&Z>QP6_0&#c2dhfmsbu(s~34RY&>~>A4l4=
zi{cw0v%ZFc0^3EaZ!rY9AMv;Q`NS&d#QGm;vvZ&Qh%^9?>DUPv*iQK6aQBr7n9C%v
zqRscqf6>MBB{~^5OO!^+f_uGFn3$^HY&`A}eaLHpdR+bAue_i!e#o?kGz)lG5;SSC
z+ht>c?#IY~ZcIyhAoCfijSWAPqfW6+VA<uh<<xt<XF}6%Jo%;Gm^Ph-)9`DOcfIOG
z;cFbu3g#?1!nWpnE<NkxlVeytb9d?Mvag}xu~%c)FLoC^D4O{olD9~cxp#%|YK^-^
zJC0c_1ua0=@Mrn=@AvziJ<Og9-Y=T{LVL}IL(d;+*SdOiPdt3_(XX(W74K{HukZi!
zsk>rr><jU8uAGH(8-G+8KA(ANLf%1ebO$*lfSQpY*SoLV`E1tBy1e9!PSN{*NrmMz
z_!O?kmfsaz#9}dF&F;6`ZaXI*@4IUlr4yw#D=zoCV!7D8-9>fa``wa+-!Odi|NrXu
z`~CMzKqqh=jQQO4@zi}o+p`XO&%WG#&=tH!;=hX8@8??_7q`C2;E-UF6cmu%(VfF^
zk|VIJb4Qua^v|Hq$QIAZYVzf8Z+)%$)L}X0>%Ge7bGNPsExlg9=abi(-Hy78<^2qw
z-}CRWnKyA=pI86&Mx`fTj?|p->ek=)<9kv_k-3Ex8-Kx#tkrAhiCL$58+&Mr-vDi5
zKC=9D_ui_nyC(G7Zw&snlvi%*zbiNXib^rw^OklHa+t~JWM33m6rI2KYcObE^|7S7
z6s^n+wKaDPm_J+z_Rp0)dw%P*#^_G(?H13Eu-#Z5owM<%@r}ov8^x6;zi;3_-CUr=
za}2b<JN={i{imQS{AM_E<hAToKMcxOpWGYDPqIz;^U-@Mk9~qm*Yks-Q>qi%)-=1X
zYM9fZ-}12LiHY89qgmJcHVX>e*Svks^m<Hv^Wql!qgEex?o!d{>w4z4XVz0Kv)>vY
zFS^UG-38jde?VxVp0d<5&=Nj*rbp_T+|mx84zF|5lv(}Z;H48U8Ww$&`FdECPwq&%
zmh-OGSsXlaHa{#3v+McYzgZlZoN8C-Sfgh7e184EmyfD`=$(@^u;`MX%73u(>D2If
zMum@#gbAq$<%5z*k^2MCe5lITi>LSQm>R&+XZ31D_Ln_&{jb+<k303`k8;1wqu5v5
za&BIFIGH7U$B&fhjpwX)bFF1RJ+EhS?+Yp4{>7@*9CrM1l7{;I`zx9XqW_(czb96>
zSDN?J!#=mCwY=_%dQJL{e<YP2F@Ey<W_hIgiDIFP`OTEc;!pnB3;UF*#lEXewQ!N%
z^7z6g3ugsumI(%18C9&;7(Ltds7t%=<cx)K!sRy-+22b}RP(UD+aai2ll`UnoM8Oh
zAI0a@P8`2|vTaNGnx)Jg9SYVrH+(z#)cKvQicx{#h78-A7uM<a*L{fGcIjZV(IfwV
z3o;__I;j5xuXB%|;hx!ASeC~j!E{skfOQJ9$G3{5XIK7~O%a&?s`hAh;`}W$yXQ3Y
zm)kvQFSR}M_4V!Zx_iG|(u`NCxs$s1-tU_8+aiB#JT_O)?(WA^9JY~mMVk`erX0R?
zvTf^R-q$%NBki0I2xtVe{CJmY+Hj(%&13$)opRq#8Xd@9zxSF?+6?`Zmrg`XW4pnS
z#_#Z_q5jaPhDVJ%w2XdLot;>ker^8Y9Xmenuo671qF>FosikP&y7G4Uf@_CWbp)2q
zywW3VbzHXmPQo<rDQaKapI_Y7U8<WqW3g7uhfjx{mHyo+Z1+~^JMd}RjgLw56{fPy
zwTODM|NXw-cgpYAKA*nQCFNS@z1DcK$-LR>(%1O-j)HeY*fBM;@md+KW>n$hij=Ah
zv7e>$@WdsL>Q9+6?vYZJ@zdO{UHIgoviHLw?%8|3T=F*hx1}Z%bZ(i?e7o9z0WZBj
zFSFkCuh++ZbB(NnlWyL%L;aS|W@s;vue)*i;%QU4iLq=N(|jdPtXLeoyX^bx+UH*S
zC;z-j%@8<hb$w&<@he7`KAqNof3M;(@AW;E#b+P&D;d3UQD<7YL8{qJX07`CnoB1i
zyu5OD-JRXb6{WBFnXUP2$vlzOdBG)t6)eAt7yY>I{pBK?%2o5byUX`$y=QD$DrGls
zlZjEtG`FhLLC3CpNOaD=`uWF<MTZ+^gx`qxsQAz7dd-K4Eua&C``zcscS^ENGRWUm
zd?a47!yuvKki=J|M&YSH{loX^eJt>wp)^tQhmfMI$mJvIzbYQhGR^)LH6!dyapZIV
z+>FDacWOSL1uZo6J9^go{hoQ=6C4dhk1HHFAjDg^MancQ<na96GZG7vp09Qbyt(1q
z9iQcXaUWK?MJ?m53@a0>+Ftkn@AuyB%!G;j&fQ|V^L9U(<o#`8`pa&g+$~#Pxh<IU
z_Wa4}U;Q=epa0!E{<Y?C8}I)UT?u#INbxny*Xh;K_f{4bSh+;#k;SGxt)0a#8m7K4
zbvB<dieKot=XzZAUH3S)hKGmS%Q-%0#$7tB;H^>pk+GfI;kCqNQJwj&ss9ceT`ZpI
znZNn>yWRaw$I5Q!ez$n0yQp%}^@5mBhH>miw`4@^NR;-~e)e_c@_Da*v^t8s&MFXF
zQv2zodg8PjpDm*H|NR!-yXQx<`UxKu(enouJN^przbuy;Fi&m9HHitA)ARxkoz~yK
zXJ$dteCK%wpPbTOe`m8psAQz`f+T?l(sQpe9ExkZXKL1-lKF&h2S3M&ODDvQnq%Xq
zxv6E!^<@Mn>oN5;)+9!Kk?EY3v2Taf&kvjbD|l<zE^w5#ICk=nu)KJH4tO?q*0&dn
z`%m52&@3Z&*YWY9<D1V}y_VT>Y+`la<%BSuMNh$3logn5ebB`HPik2w)17&T{O&1L
zal60S^ZDH2Lt8$?yoz?R+i;&F{rc|@hxzv__^h5%e3L)hCgsG0U{~uo6V)FV2c4*n
zE4k>pe>&qwg~~j6trT0g+X5>@SisX~o1`2B8n5)5#<c46%ACoGd7P4&q9&jAjoqYA
znb})J$L@fHn2PV`K1t)W<shG=a=NM=+;4hmPsFC)SzhkX<kz_$%AKWeV<gdXea_;G
zcedr;W?%d<rXDnOcCYI7+EPh@NVD$K%;v)3^ETbcOu8_cv8acKW&5cG8!BXacUTC9
z&sA-HAM>g3?Row^efIx;Oq%$iE4$dPkf+beA+GxE*5%KgmG2uFRlLn>cH8$tbl;t3
ze!ClD*H`)++n{1l{OnBSMymz)`Jx&Q@ZJ~ZNijN^Tt8`Vz$uRHd%3h_X3g)^JAHS`
z;}vFC7M%UwUBP`*@qmlXYDSl7#(EFLCmnqjFlF<C&4+9XpX-=s)@<2xthi^jv5d_L
zW#eO$EjP_PJn_H*<KJ)g^VaTtwt_!M!rgkx<^u;5y@Mi7rB1H-dNuriL;MW;s&hg!
zS_&^#>}~7Q+1|Skw3S5EbJOf2YL^$yn)Y%<u2TPnAHgkbySC=vuUoO^`uDRTdcm_i
zPA&A9e(F$K<q8*#uN5n`&VGO`h1KNEs#)0QE?4=aK0BdxmCAzbW_JcR&Uu^8ti8{<
zPgbYif414$LJf=NCri!d+I-@P?cTs!SYs>^afNTzv&R~zr|N6xh6P3R@n3#xW6Z?i
zx76<0%*|nbuWkzI?fG!%rq<Q}_pW`ro&Wy^XsX!n{iMIMIfd17eu7p2h?zggu(O?{
zuCx9lkIk8)5>D@L(Q*QZySgXpc_-~Yb-ZfYvtH{{44<a+NV#`Sxm8;D^5?OW-jBPB
zTsi|>w(QMVcc)o+@^d@iHP?Rm{!s3-Q3~a)k_R38A)I$G|Cs*HCzI^<zfs*8V}3T+
z<?Rsxk7kBLM!(h_a-ER->dMN~Z8t03of&10ygnSt8Kx^xvyi8mRcKCB-Io^^cPHIr
zTh~_HyFIy#<HOz6yBJwcGP1GzZ20_O<A1?er^5>J^7U5>SMvJJJ?iqg_QOH;)$WhK
zM5XOp{MF`e;l7{GX3zWbz%f=y^SSx8&`tr}Po~!*4&N<2F6%c<e6N$j?Dsqp1v>3=
zRV(BTT)NK9cAh9XS9l@2{-x^cvE`M0ZfB${DmgFT?K&#WWT|}M-imb*3$zX>H0epa
zm-Y_zXxdc6SHAE_<^ILmqO-(oPyKtWyvEGnfP&(x<`9$lvB#Ai>_u`JI<+K~ns#3a
z@~#!WZ}Qw=Qu&*W$K&SlvQOx9+f{L<;s3AK>$#VCtINIAyODCFC~ywX=T8e3p3pe$
zscZ(?p_Q4u%TYxqT<f`#=JVN$yjltr)aO+wnJtZZes1pFr_<y64r!cD^J`(4(-Hmq
z{$YOmHz|K_p0sP#2c0c!_3+-GoqLWfEvmlO$K}|tw;yyqG$R{t&isufOHUoq@jm+V
z#Kh;{!z%Os2mLNls@kol#r#s?p{%+u`>K+kS>645yvY+8*TsA*m~*Fn@?VKHj@A#$
z{#dKr?-B9bc<n7{)y@^uEsG{iN~|+FWxI6RqDudnZ#wJei1a4S5xFZituAHaxungr
z`HNThc-ScI(qUH=ZSCXmsyfP`9L4@^+Kjn6dp;bpKmDf0=(n!b4B4_9iO!kob*cpc
zEe?)bYAj>8#h*;&$kgs?lZv>OwBf+Bt1AK**KFDF>t4%AH|g9b0YM_EzViCUj`cPl
z4lr-sA<Nr%L|}sFsjOf3HYzQ6K2xjW>(y}cD>c2+=JUS2-F{zBa=QFg#<SDUnfu4=
zEGhg{>#fQeYu|7}&d;kSj!jd&+QN^`spMhMx5rPUCu>cAr*g($j!klH|KghULDyeq
zsL1l4bA9Y^=-A?d6Kr82GX*@k?5=H^a!K%A%H7iIwc0x2Z;H(}CiV+PPvd{`_R4u?
z@l7Xk_AG2()YsE>_gKxV#}CyCM9w@{P@FT>*)u@p+8mD=mJ>rhruju&6PhpGH{EI4
z^$AHIO%xOku@_(1$N`#RRPbCXe13x1<lP@;6;Io0p`<Al-exjqccIFLrU`oY-^lFz
z``PY;VY+6-v}1o;yuTIL2u5!G;C}P)M|X>|X_KD*eyE#zJ#6wb_4zf@*(uk*?{rHM
z)VtBI^@`!pEY<I-n{R}t#QtToJGRhBF>})tBaY8^7TvkJ$n2&1Cvhu-4jyT<oc$Z*
z%wA>Kzjf9T2z2;rEBH+N=x2@WHMuFA-3N3!6_if=TTyTG!)Sr^l5H)<C2OO%mo@ob
zOt-xyXD!9Fw2k500}h$W@DzUauXc%?vmITgJ@{kIeEndM(YD7en?Eso?%)#GYkqe9
z$456q{9nI4@qPCSW{*3wmfqVt>$%$;zsFu*D^4i3-#Oubd-@X{x6Em`CYDA$l=-{n
z<;&&szcstB+<Ng=GRGBB#z5vBPFI-Di5<O^x${y`b%D&s?!)&MzIph=(fM1!pG%_5
z9ug5%O^c6fWG-V=(Gj*4UoE$9Uq;Qs^*`T<mNInS3s6gSikx5HRohYY!@^i-dA7QD
z(L%?Q8f;HX_TEgJZCNMA)9B^;VCVCBx5Gr1_CNb~#O1QZ#hthO)Bf8(soJmf@MX6`
z#v*T@0;#ILVsqQ{ctJi@o>^{lYNGdiNtQUSwkz(mmj|zOsp4FxdHkTOtrzhs6neE~
zOmMT`qmx*8*(1T_G8d;?Y(}z$QS48jMSEVJirAwVpv$qqIb_weJl8w>dv&hX-P&LO
z-#P1b|BFio^0iEt!mH#ib#!0;qM`f9`04ecqjpMy;aeD&+%OM6^UEML=*+J*dd>@i
z1QJ#*pK)z^_Tk*=v1OJ1D%#U0-YgXt4BWqd+n=j*^qQmo>LrG9{g_eAe#UF3{BC~d
z1yO<mAHSNe{(7%?Z+@hc_B*wzb-X&$|Cm)w@%E3j=4EtN(1eaNaB4G}NOpGHcAVH%
z$fRoySx)(+oq=nXS;Ld|*xn%9sxLd%xVbdydu5*8abSDa6VRS97r_Iqt-K1HC4DEV
z<>xa<f)~)YIown@u&Ns*9A2xFsCpp>ENrO|@a*)l|HAq!HlOu*QgD9erdw)NY9&P;
z+TZ@U^Z9OG)7GFkfq`jTj*WW94l#4S6u+3FzJp?7(=?0qGFTy_BEc*hyz-bmnC32j
zXDp1gMD)X!EM^a;SkY38sSKWA+u9sFl@n&a;4JOWU8K&kWTGJpPva&>2OY8h88RMB
zcT;D-;B1IUR5{X>-D`blj(MK<$K98fcnYht{i@mZO!)pizdIYMjDJ2_eA`+%=<|b=
znrAc9_Xw|_rW<{2!D&~SyY~Nn9KKtAzxJN*M;TTXr!&)bPmilQIk)!PO}_Z=EIwV`
ztJCrs0&*OG?f{)@QTp=I(fRH57Sh7!ZqF^dmANi-by(u0x#65l)^E35mH;jA%=u&L
zZK22*<hIC3K%o5iy^R4C))tb#9=6NxnO|vR)y18@{HMY1-u&#3WiPKqW$S)_GTFbX
z_^y%VN51wCx{CL{$jH5WxAXbD32VyZL@xdPcwBz&jr7kyTdn6Eo}^u;{^9D`gvR;e
zHZLDOX06u`Ugq=BUiUbIu&jee@(0kS?m0V_eT&on7!tYC@k5SI-ki%(ch+6`&G+7W
z&YxIqnd9Y&GJW527&rw_ewJ}{l6LsSvfiotp+?5SRxz);vNDYFaZJW_U*nelJhFLd
z_LUVA`|H2mOqcy9_u<D1M)Sjeo~T~asP9?)`+_t7&cesXEdRLV?ECr5^iy%8|GW75
zzgLgff4S(sFZTDF&Hh;n7QS<AX0t2|HgJz*+XlMGuG2ef{<lNi`aeERwQ1<+zNP%s
z?zd4ySn`5?&bzxxt?l>JSI#>-BZ<Rf-}7xPQ}v6cM)S2h&d^eS;2jrZvYTD5;=pcZ
zvHE*;J72w8z5d&2e;%11M;o#a>=a;p?raq?VZK6;e&6)UXJ=;my%G3nv7^&sm&z%g
zi@Oz`$=tuq60`Ww&kl}dx6@|l%6O+=k>#zp)GaNd<~QfXktdZV)kotu`>4xb=-Pii
zChvmT#bQTo=Qy_{X%{1gkXBFaH5-~P^V@INk9#K*!}iXdvu1~+gM`VU8XmTqJ)MWs
zzX|)>JY*NLaRdzu<jt#m_VM4V<2{m(U!Jl5|7T;#^r$S&{r5lp{eJ&<jZUPX#DYG%
zUm5%Nn3lW<uorl_;HmMS-|n}|?v{qD`%OKRaebMubonvK^c`hyZ(Z%!-u=os;kazM
zOtyCf=a=0XD`#ciVJTRnBDAY>?e~`ZuaAny-|3W2w-@;H^ZEQ)A&*bA*Mnxf7Q6L+
zV&=HR<{keg(BOCa`<4>3JDfaPfxAG*p8JbWUsK2MV8u_(!*ZOn?=PQMwF)%Q{O8h*
zuh-+>OPS@oxY3<Bv&&Ze)(Jb#*&n5L^nZMO-1?$Z8M|DC!abJfHzr@)Q?@3D<sN9Y
zT@Hiig8tOv;>Vyp2J;zK?(saq{vf6D;q#NT9T>Te<?az(Fl&;^O5?g*8E^Oczh9^C
z{&-CKZ+nzQ*!&}Pt`ZMSBy5iL$-bUG%R|`y?n<2kg~X1<)|H=9zTYi3{bqewsjuYY
z(+9Vi#5aAp<o&zko2x`kgxF<9@U?e5ZHWmdyT6^h*YN!+uXxJBUjh?SZ;65&bl<x4
zRmto#$MXCeLhh-6mfSNYh1tFT<S9O7>#zL_CGS?8-ZoEldd#Qjn{RUWe7zQJuWI}#
zcgvhJb=&Xe?S3owJnBfS_@vZ@o;(k_b+_H%KQi@H(W7Ov^Sp|mah&;ac!AQEL>c)n
z=jK{3Uv%lBSL%ex6W&Q>uX*?*mFq&!C0DMVr)v#1yb%*m`FZH$=77B%H`J<}YU8zj
z%irBy?*F1sNbxcIgc=RoZ#R-}ch5VL8N0h|Z(Q09`*srvn*+1sUte20f5OdQ@4&~(
z#!UP*_pa)+2&KPQtW{E;w>2mRsIyeC_cE^(ZrRK|{nQ%s#%N7WA@G$%CN5Lnv7MZE
zz&vqrMTUF7+}_nM)b6PKW{N&3^{2Yu=F^FDPbQZB{ip2KlOg|XdogHiiH8YvG5AWe
z29<`jYn0`uG0a@!c_Qd={Gx`kOCOKR*Joa9J!P=?h0+}Gk%>P*$1f^9RNu=wkxz<u
zx>D3l{f#|Gjl|vMGAzW;rn`eolwtC@k;CB05HFZ3GaY2ynOUZ*8E?J+<8m`ctl9Hg
z>uH6@JD<<1Ue>Y6?gD77bi}+_R;8~tSv6>E-~R8{>-~ze_i-0lZ@PHf?;B5^>N=jh
z^RqHILRgr#wM-2#U$^Cw*L<clnVlsc3oAc&Mwea<wZBz%JNLNq_IOQ4ksIekPtJR(
z^!IYWnfg7g)AncB?Y99RZQ>>2vg5k>{hDIizMKW!|BlRCWW7=8x)^BL<_B=}NQhTW
z=r9wW_z<*yK0fWm#VtAO9`igo>3&N*HhpgC90^bFiJit9rhDl;IQiw}<?It}U25gr
zt8Rl&YyaF87W>Ao<68dpHixZ>;PK#GP<GvwA=<s~`k6{$g{h*QyR`I<NuCH^T&J<-
z<e5XaU8U@5D%LdaT_cq_lc!NeaL21vtIvtB9xZmU`SI_x{{EWvGTrKvVq1*<O<Z~*
zyybSTei)Nor%-I_)X+QX^Z$sieeY!wzwC9)sQ`I4JyXy@o_Tw}Ui)n2DmDFOM~1!E
z{F`iVHk?#Bn-1#B$abxL$u!wU+Tqf|$<BWkw#!vH^WF3|S}pbUa7}AYz;5u-QhA<h
z8f|-CMjEh8a(FO1f1l&*yZWALj{2NZNxBKjkz)TOqIlF6aT_}xIcz-Xn9_j>iq3oX
z>TGRn3sQS{Lb?Bod(Pz6t_2s3W^6ooilOYZMV7$3Tl0&iTxIY5b{up_*Ut%{(}>Q;
zC+}iQ4b{<T&vmm5J#ufa?bZnmv(7o5{QB{@{P)%TQSwiXHJ8k?{4Q|PYEFFdS<}sL
zy{<I6X^I{_5x2kY@3V|aQa3g;rtoFxDEYI@czCKM)o$Z@Q<oM+zEhKZ9vxj08=Sg-
z?c$mf^99bWD35TQZ&!QBJKxY@+T^?J@-+{1wHEK}KPmZV>4~gHbLr+|`#nT{Rd6L=
zFp6UPofP5U_L-mg>&L+3Rz`J+2Io8vWErWYr|@4(<Yk!rFCrl=;FwdR)Jf1%<hx<f
zxlhl&YcH`B7p%zNw=8^p+&z!wd~#QUXU`WunO&t2=<s=GnlY!rXU*uY)QW)edzI<-
z%AB{Cvwb_X!^=W^<+h!v@1Oh6%-pA-|HST*a`LvLhrM>}G}^&FbLx2!dv*5D!opgg
zPdZ%Mxo=kO?cD9Trx#3IS=SSj_2TyS^~wJyJeA9tBxtbo{5?gn{+U;kRT*BNlvs2{
zAiT}Q?#{&pUl;z=mkHF8JUr)ynsP#w+qAnfZe|-b7Bn9h4Uc*F@89qId^z<{1B-`q
z)4nopHqlut`0ZYGzP-f0f4^Qkp0o7-`R=CBwK+SU$OQK_yI*mbC-wjEP62)$ep#LT
zIgNYgFlv2d`owg0QD@Qn*(YrMAI79DxSt;NU$wvWiQt5TDQ!R0cG^{*x*518_e00x
zrU#vGZvJ3wR$a(ze&<4`rrdc`gMx%DMpBPXxqNn6?|T1avEIV@5@(esE3~s_+`RGa
zbi7i=qX$|BzK0K}ipe~iArK_?oq^+Q$6c#-cAq;O9ii;|&oA0?S@!9?{;iBEvR0Ny
z7S}60+`rP1FZJ`uQz!c4j)3lkx*!L-G$dTg=<w{rU=PfYpZAPo&EaE`H%@Qe7j&L~
z-YvJtunJEz+1uS45B6<(av}cl+YF8+&JOn+^QT7mysvPc@}udXkG*l#4mKWtBg4m0
z&M}g{-Ev!H+}BvHt~EMm%6qPPmjr{K)k~HA;Y`z=t8Q=0o%`nUucfQ5hDEPstDLqn
zh3Sp0&!+uOx2K*?WMWO9s<)szmD$6pq^QH4OS}C|XNs$}bgFfS;S7VvC(T|kOFZkB
zx^{Vs1#|VRFi-c$tccJx7k>3#_S&VtdwPl>hw6p}XO2%l5a%v&r7>J$d8Mgdl-ex6
zeHpb!Ha_%qkkXD)`=aYCH}yaed&-ek$J5=R?EBw{ExTH#$9KMN3*!>ADVsdPWm|PN
zsm)^5eJh=}<6*$f4YLEYCh2tE%Mk3i`5=&G!rHDbCkHn9+b;f#+*^G`bh@{9_O+Qc
zy9wo*OSOTH@_N$DFl|#W^GWud9y62p<U(?r-Ip-Gxg=n~($&}SX01&Ivj@`#`SLr3
zN{;3~c7T^r9S|^JImN`NlX{zBl0$gsny-dt4Jr&vK-<L{H#s&etp+uk^)Akwq0MMi
zs-`IYvUJ%*g~pwr+1Q(plsJV<gFtnj6u6N78}P>W%Z{{ej|cTm&k7}V&VlDBSp*Lh
zuP9XDWB@g?uU$Fk*{}>`I-~P~DS|U>DnChqj-zk}Z3Y!O?#Bt=VaCdo)SaygvVB!E
zzuk{#&3slbrXf4|wu}FY*<EYdCk1To?Ex=#t_1Z&DxJeOCurs@x}GyJR+6dBA&8@+
z^@07z8=dcavv>=Irh;e8wzW(>AgpM2Y_|${w^W-0r&7U>hwc0i!kc_oUswD3?(XjS
zyb7EpjW=G_YcU$R9RmAgljDJD8-!kIscbkh?ceVS!r$lI?oOV5URWtN1=4Nu1kD4V
z&l8M4epasP#lpLX9z8mAsd~5g^+}&wK7!|=+8k7s6yB9@-=MlirdrI8nN{kkkwj~;
zO5#n(zRhZuf~@cfj44w?!+xfmnxd(#?er*RAFq5=;ZBRN7`-~RJmGMG^-;y{pF4ja
zS$ZEdVtlmz{o^TrpH7b#iz+zCT7T8(k?H%N&*xR=881COQFXD#-SqjjWuJAo-8fXe
zynWe@v_EP(liyeFE_?e<+&}rW`_Zz)jw-XJ<;R9WqASQP;d*SjZ0rQamf3xE9zRcH
z$z02J2VEz6#yt60&rdVZv>td8{lxM0rLV8~cl@~F`snfZN8kge7rAy%U)=C+!(qOD
zx0huvE+p<arn~Wo(0$JcrKopDg#Be&D(<z4$KBALC02eHv}+?`+bp}<Uw<x^tkssv
zzYb2tAzDl|-?_{hJ{$~vaL)Su9=r58g>La|6A$l_Gusk>zi#jJxT=@ytG~Um4ES7d
zj^W_HL!k57-d<XI+SlLy@0YNoM6;(kGfd8|KW?$>mt%Ub-<)IqSN6y}%=)loX`y&*
z$;FeP>5RocpU<z~b<DNj{C>^ngSEfE*(TrGlG%II{fCTL+TnwNr$JLT-RI|67T-&q
z7WquOx7*t8&xgaiJt{2p&OYjDKd^TDy<3ro)*fAbG0TYMlr-bMYF23n2@|J^9nX#n
zU6>Y~XPF2(il@DVjiFCEcgsa>@OAHV4oht`QSG}I|ET%@)$n-T&2KiH_N)DT*8IBi
z+_qvDzM1^hQ}np>s^9PZz8A7N#N^3U$njdwWh8SVq-I+bCapGzy9_!jt{FU)8wWap
zPTDl<i}bsc#Xlc-E&90s|G(c%I(s+De1EaH|J{PzWp5TZHv6?~KE(3}wETSnuR@?p
zcYW>6)ahRXicQkJCp=Ga`xu>QD#i4)`9NrR?A5)X-4kqcm+J5T^C^DM$79m3&GYZo
z2vtfj9NIH0|L@o9^^dQ|*T+uaH*D@M5`DsZ-n8Ch`b`z%-(Rmqzdt*{>^XS#^hFCc
zNjCOJSGOMrEp^`h?6FPWPoK-0!q2W(^!3~S`%&gQ%jD+_+lBA$?&f|LUdn$tzVhkR
z-a`jfeKvpo<=DXJ^6SV+g&=$04N<&}Mh*%0YrpT^oxtqzBXH0AeZRj|{eHXs`o$fU
z&*zq_8JF3u37j)yZnm8TpWUwD<$keYj}IMe-c(rfbA~a)#B*#`(l6%-gAOucS9xRk
zJL{YMF@ez8a~RvoHuh}0>}TD}`FW{z`g^xSYKgx<Bk(Gx!*vdW4>``dH8ni0(&T%=
zDb3|P0-rh54K4blOtZ>;w<rHqVA#$*-E;n&f<v6sPZ(FP+VSR1y#3mZQM`?p+!ugO
z_2x2aICAz=qw=qh{ilzgKJEYT@!@sy<-Oef+3WXyvku&K@wLH!(7Zz5U%uF)sEmcJ
zb(}AiC65(}RjdE_dE%H)b;*YXcHbh?&d$23uqOJvB+t$2hsz7g*2J^KRlQs~?dxr(
z)prFn^jUtK6H8&xES0#iIbrf{$7Z(8Vv#8m=P!EOx;Q~H2R!jo(+%1yebJ^v@pYRO
zvs1~1S^4{Z=J48b&5D&~YI8WMa9~q?D4)WY2ame-|J5#=_vXsV%egP+=zy+i+%)n2
zhQ!16CicH|!Kbkos26BnJm~xxy5z{qm7%n=iBF+s$;^Y=4OYSFoSZAQ%%-vP%hlYu
z=q_Ko^j+bE=_Ym;qWY3&oO@;={V}oX%N*4e7AIF_?DM()CS0Lww%?KOpyL5W{hr)N
z?%(?dv=e<==d`7g;0?&091HFRTwqk;)48MYZqMg){Tnv=Sury+b1ZYT`~7CKXeakq
zlO1X;FS&I#9C&}^@1M`-x%p+SzHIpW{r-PFHd(Xd=JzTdi-Yb|ntOA4LhS6bfuEj9
zxA908S?s@XO!TX9fdbC~BeC2Kj4JUhYe8pLOi^a4+1+i|um;qb*);L&C;n4yyZ#(b
zIAB_(^um7$^Ott{x(J`IdJ$faX6^0z`1p8!_ew#Pd3yW*d`i|_|83Q!i>FlO)|Q^_
zzxHQ_VRBiLf(oCW>t*n&nKlPgg#+7nzhLG#@M^)qGxGv_vUl)_FkM`kz>uhr*l?lm
zK!Lbd`<Y*oIT62{t~2vJ0B;%C+HukDy3y9m#_WAD{T-a`r|PTtcV61~2V7cC(Pp}x
zv-#{~R#}G-`=-TBEZ+})61w&1(bH^>-|VxFP3-?1SN*nB{@KODj4YWe16~$vy&Cqr
z;LVMV){Cz8^{z@gJ8Q35&5sX!iffbRwznyFhc3Sg*;ZGpbfC<|kzL@M(uQT-Yc=yk
zqQhngy}Z6Y{{6qdzvsJwZd)^-p)6K4^JH;fku00IrN8*C?fLeP)@(j!#lFsUDy#GF
z=#Cdj=Ufimdzqmk+JAE@cvI$*7m~8zm0(`7ji5Djo{sDS3<qR9MLNXeYYHD{%+bqs
zef%}b{KnT=i*Fsfv||F>>^oBNFO<#p<S=NOoN~J_V8G(V*;sYcMPHR+QkJ(xfvW4}
z7vP0!0jD@V+||CNvv*44itO7t!h6?oL{)-1z2+=8>_8_9#T|a*$&}LL!l|SnXXL#h
z^qPwEf`5V*pykq_GlJ?mtk!xpESb0>o#l$n|0SN2W%ehrMv6J?+!k>)(zeav9>)!#
zuzMG->f8YB2F#UTqNet=PBra6djbC|`DGE`iy!xz%jq#mI(LP}Z;>mk-Ov=V;$Pqz
z-9J*k+DE>ER)?<>DCtdmD7eA*ON+s_gUX5u-aS2hN=I|9tz16uR(#2vW8FJ`A4$5l
zy0kNL!SkbSceg+Kv1aYDn->K-oEf5<x3!42`}7rV>zt>YFwIts(eUDC22S;P6^~*c
zvF-HCS;pkv6};9m##(%bmva0vjt48wgZ9R+ckh>*uIg~iBgB#kw1i5O!{vGA)L#uw
zZ%*m1{CcYL@lmnpoLO<VFA8)hZ8$Dh-Lr*JrOQk1I;fWYSShkusm+0x<%mQ2sjNfR
z@Aq7G+LOC4M%lSh|H#=-xlye?U2b=ZPV3%&u~nA0QG;n)r<|+G`RwRJr-UuE!<ZRA
z7G4gxqj3K0vAtf6S5E{y=$>a=J+Eq0i(c$5o3eA3&t)PXyy~f$32L};mM#DdA*W28
zEa-iChvTzw{Y20Pl&M{yUFXMqXPH!PkCRHAI*pfUdTd!FKWH)E?pfyfdaIZw&r)|d
z1wF1nj6()AC6>#e*}ZO)n-sVNiQ-7eybC(W>d20M76%j1n0r7N2WZp>JU-2s32MGA
z$Pt)P|L^B=Y4%AD<u}!;m=vTqL1{;uh0o$agLN*0=YrFH7LPh!tH?}b(1ebCM=BH?
z<~5he0u73nem-k1pTq3I<N(nq&EmtavT)rj!{lQ%oD+?VAi0&5X<O&K0P~w_RZb34
zk{}DDS+?CNI?cJQWvWAY?Z>0yry)D|LCtD2jv1!+T6SfD=5)*6-un8h<%A?ij{%F9
zTq9^lP$FoIy#&;9-N>lIsIa=@$Z7rkcNT#*n>?*Lt-tq6&}lK<s4FME^36&&>qzI$
zzVT{S=I`3TkX7GrnOziqRehP+ljDSzl5yUh9cDl8=skU9)$k<x`<a=>&(AJD8@9{{
zoK$~ZHM=Oxw2ABFm-qMYcS_%mdjF@1Td!dG+_I>(KZ{OI$h~`EO1h2srD@x_1S~*D
zvuspd!(#QT&-&eq8Ax*#1)y>BOwdshTOYPbSJ`uc8vCI=2OQaDpSUbKe{$Ze-7lBT
zj#=#1d#6KCxvQ<?2g5<}j^AIe$IrExQdIlvi)Pf_u)v>+pmP?!&fFnad;FWD5YuL_
zlN~DaUtd_*ENp*St`St7_R8DeyIc4B?Yjfa{5lp|j~Fj@svill6;}5vahENfvisSr
z?4ZK3B#stP8t8D7J(v4o1#?B%73B@r<Ekwu7OZMKw(WM_YbleAfDepMCc4WNg3eX#
z-4(qx>#4*M9SNqF0uHmzPul<*t=W^i=sCl*)LvHyl{ra|o!2RtIWtWxuy1DPpVvG|
zf^)9&IVB!O*9V|2w<p2pyd9rsTg|t|xllWc!=kWTru&fA>NP^r^HY|*dARd_{r|hV
z8xAm;o&Ys9JH6|!t~j7~N{aE}toNX!IrKnBqWXJ*&bdfpadEt`cFQF%zqC?Kk!vx<
zXDz2q3+m*YCsTAnG4G<Qc&YurAIV*><m>-Dto!%#`IW76C71$1-IFeldDpkKOjR!k
z(`jX>mX)vh&?xU>_xp|U_BWeO@8Y-rbD{HFxt718|BCM3FN^!_Ztea1?RMU)D=Ys+
zoUrOG1NX5wzs`qd)x-@PmJ^Z=Z9F36ePzNSt+cyg;gw1SM@7SBl0hSEcYnQJ|G%x}
zEAkwY6=>`i)VUIMdj?vEyGnrZ%w(0^MJmw}uQ$KTxt;OTOPukh`R|LM9Lrw$g5`un
zr<T(K-`Qr5pD^FEzaD+B@VM;pXHjai?C<Z&T_obVY1jH(VcUiOw)=i*X;`CV6mezk
z`n{Wft=ZkRYsaJfQqb`cM=d6>?6REC&sZl~_v__y*J+^Zp@cG=qJ-Y>`~5CT=$`NF
zg)TyMzu#_mQ!?AN!9(6xccNOPG3eYyW+rx-f&+8S8d4ZEZZC1>xBbG#+3xoFJ*bP*
zRq-Ti(SonLm+k#}E&BC2<MTH4leYbM)Lq}N8h_Dj9=BfGeXG}NKAY8vyDTaG3O=u4
zW4}oaXo<x}&=SxFZcoAWF=aDTr~S-2$SVG4YvSRy`i_sgRl(c7v)61qma?|_@rjAb
z-!ty-``ZE9xi)F_x?QV&UyIKFD>6^`c%SU<$9~ptO^%(Hdp7U)`uF?)*L~a|^E`34
z>yqNRPp3t{I~{Z9ThPAp_xJuD5jp-N^YSuN@J?(|=34HqxWm=+>;L`ax*lI&dp&Y<
znki`Y|N5nN@0g!^EooMsv3A$1Rq_+Xc#pkx72KHZyr52C$Gcsx`!+DDFunm_<@tzB
zz(e?ad&ugapU>Mr7o7P&a?#V>+=V*oUtV8d|6MYD&c*53Y!ZDn36d6SzO$~#^q$}S
zZddmI@VLs<#h|@cRsViIpTCZo>B}@whi)-5V{^Mkv+0s`jLd9v4z-K#;*mRL*tzxk
z{f=(##NGUMKOW3J8uUh2h_C9;$K%_pL5FbJ|NV0Ly!hV6{q4Nc+vc|<Uf?*tGwnd~
zhGd773!nx5y9LkB6D<7wX7hR53-4}ke=iBXB4|l$<<qI|#uop+UXM4O=lgMH;XzQJ
zwA*H?0Qkg?9sC6^Z)|)l>!a3H8-I&!9`CP!o%ZweZRF?aE(G0?p1nWw_lxbKVG$3D
z_ijrrRXR`{{8)9ZpTw)W>z9}N&$pMIdR(qLr+V&Q<I8P}6MlMa>9apN?_a0-JPVC=
zZ<bDvtFqDmQuTW6ceUpB8DI16gVs0Ct9&+7*X%|@^Yw>n8s?z(Scjl{=7&$`b!FVP
z=iObGwmFQQ*LG6;nQ$EeUGZ{Ihf)4ad*7xz%yXETg|8<Syw{U;I8^+ua`)S9)iFD@
zUtF37x~A&H0gu}q(xzEg-tpW0NQgeid7+<A?nt-u(%_#j9Xw(z+1H3~*u%lD`Ed7!
zc%!@G%x_)AV@ryJEHb3ORQ`F`E-%*nd9nQrg%5xBf{uxJw65~Z3`6U^pU+umgAU)A
z-X>GJY+F=Rs`3HjY-SIp+B2u;ykiy+_m}YwJhMVmyX{S%^|u?z`pY$c6>XZLDs@sj
z>vP4-qfW0}3=7Kdem-x%U-M%DE04|_`33DtQAfgs>fdg?E_YH$$bQ<1ZMU*kFE^|?
zc6?6Bj;Y6brTvpXJhY0Mwj<*~b3N$fl%xaAkE6=(mfmlYw*2{IvVKxSB<Q50l$}1O
z4{CyDjH?UnFEUPZoam@@d5!fgHJ@kNZ@nxI?cLb3!n^a1@ZViG(`MTqx0EneSij>@
z*ZkVASHn*mZ20%-v_3bljKv1^{X3p_742-<z{~RubZW&U9m`F3IOg`-{mKZP=l^P%
zyyTC}e7(|$d#79*(m|(A{F=UWR!PbYevauIZuBRdXX0zV59)KLn5}2_n4;Y<dBNg{
zs;Vy+-ODe`R9BkHBch`nXdZJS*xz>R)@{!0rqkSi=z?}0gCf@Z<3uM$5BAABHhDSs
z7Z`vxw#)l*=rvUI@o3dl{5YV%b3kEfszl6=d_%S$oj0O(1s+nIB_^lIF0Pa)@^Opz
z&e<R84jD}?I2R`%pE~W+gyqlYy-1gpcwt`$S~$z~M;<gZb>!sbNQrkX%$`ilw-%fi
z_73{<zzuv=Ah<JOlYH^HVP{pZTdKkVmn)!xc#>(-ALio|lay_)2q$tjO)vZTbozg$
za}AMc{c^T?-P+zV@&cc_&bQ5#^tr$+VO8=XF*<MOQx-e3H=!G*FFftx)$Z6-^k~8h
zhiP&X3LYizeLk<+&Y|+|W=95x(=G1bj5EG7^V@8A-oh!oZHXRRS8UnMr-^ncQTC}G
z&5OBCzqTwb-mlY{AtUd%L-N+41<bJqDVygtzB(!%e<$K|*sF>CTZ?AAvD7eM@twPz
z!OTYah+)9}s@H4hPQFvkaht*2%T_vn&&C7)A04w%E>HoF#;o7_Ez0<kjs%k;(<A3J
zU&!ey&kxI)HylWGG2gzjiC@p#`%U_XiD|rZeyGo{DU$9>e6aZZad|)HcdUNRecVge
z{ZMF6wRoO<m`8YBqi@+O6}xqOj}8lLn_VmZcgF$O0CSTma!)7BO1d1M88FXQZg1M$
z|7Xqb$MhfUu&`KkH9Y<=bF5gS*!N@XQziA8yQcNZZO*LU;-eX-{NR9)ymzIIwT|@0
zMBZ@Edhjv(kwPgaIcf@L_c$DVIz7Hl=k&BUOI0i53mV=ucDUYieOMt7)llprp?tEc
zC+w-hfg=|{v1a^dM%$B!*Zk`b7uzj*X!_hE%=Ph(XUU6{*2gHnJJtW$r%`g5mwD#C
zlF|&T<34ZuR$E(X_f1P*uN?JWZFbHlrwH{qVHI=V*?6hP?hESYXJwzTWbs~}a~}4F
z9k1+Ie#`kVfsg9p*-@aazvsgtHP1Wpr<1(eYem(xCae3$HK+QiaTh4^q&;CQXEQvT
z@9y02G)>w;sDf{XZTJ0Gw{NC<G|ZW}f{6vZYVUELaP16(d9`ZOln?KC@j!an)1p3;
z`On(9!~AA!bG_Z3VQPOi|M)An22Q@oQeaay&9zkzm<k<Dz9;CwG6y_f{fg_0+zkV_
zS6Ygb+>U`qZYMcAO!di}!K=Vo$}i-9;@xeANdgPNa$Z7=E!tQ9PvlkLEEANz)^K`~
z*rN%YlgvQF+6f$2w3#AQ4;ZZGlQTKSHlbxV%S+KCih}pgF3Fr*u+<GRVA`b6Fhx^o
zx5hU&)sHz0nhZ}O&b8{K*<UaLl^gPht@NUfzerob9kXT2#c!_0v5y62yL@jBoM&-F
zYvPg2OG{23mula~5+pF=y8_?FNVYZl`~MVKE^YQzo^o-+tJQ@PW=D+HU2@D3ncEE-
zi0V4#ni(wiSxkdVOZLpP4*`j<oE`@-xpcX|+#ui5r2I=ksy#_2%~yc+n#GpK7oUV%
zz1Y4$y0NAG*hZU<ZDwt1orj%19OBmhWBll_*YnB#c9E<#7nfexp^^K_^?wq0ygApW
zRUy`;x^pq#um0bGR(I5^^tSju&M^Kmm2b;V^LK%dca*#2Z>(He_~J^!G`E)v9v|Gy
zv`mWqTEe>28DAA|Nnh%#F006^sGH(<XY*m>LoDpUCQlBh@IBgn@ww3L^eNZPT;_Yv
zi<}pGYvET%=BNuQeO4E=6YB$BevtWW(~fi&03-8UMrZwZJ6XI9uKrqZwzyMHsPK#N
zF4Kpb4}U&TENC}fBQVLy?d5{)M~nq(^(w=rn4RZ4uX%p;J?@{C^Nek+ZNR4iM9IH>
zEcrZAU9ZpV`^jpL+gt2z`P`oBcc=KI@%h~=&#S&=U;JU`68)Jx-(OySzGrct)hnql
zlOKu9%Vl`jsU48;p}~Yr)G|q}DOqBXmCDxG_SEiDx!mBGy*HnoREwAStMcg4tG;8d
z>n~rGK6|{>L@)NH%A?O~wPzRIeA2nQz5Y&4>Qw{X_$b9*mGhbYTYN9R&Ut-$d(5^k
z-Bb1XgiFp#*kmv_yYJd|gJBZiOr|57mn=OUbw*$dm+f`sk5%X1sLbk@bTR3ZWZAzV
zr()fgLl$Z3fmVfE9!C9WO+EbC;?}~C&c5xJJFgvIGZTDI7I-JWhHToQi#sfCNw9>>
zs^ZCP_nI(E?w8s{iyfAAiIEwrW3|tUFFStpV5Q6Lvpy5zBgABtb=My^u+`Js61L#w
znZBQ`sWV-*udn%e=*x~BH=Y-@rp!BifpOL~*(kFM7CXeYPFhg7b*uI5boKe^a(&&u
zIB&^Wth;IW|LDQ9AGtqY{T6fVVqbOHqj}yIuDShkhj%@G^d)*xu7CL!Mip5jv3$^Z
zO$~|@1R13rj1DDtg1f|^?$icaO3#SiB5-+W<R0)G5!gx*21Xr*gfNeOP#x8BzwY<i
zK(o+=6}MK0ujejIIbpf&Q~=wv8NQXLp(A0+3EB}~?=pw&hZx~-RCz%UTUq|pn+*>Y
z?5@u~KJA_6@;OEg@~Me78|=GcZ-ADFcRrQZx$(s7`X_1d7=#W>52L2orLcae5uu6;
zeAxMTKZJHK{Ht+z;TdNRo@3wUgIa-Cj%e~R&a3%!GPlp}*9+}JsfCq=1q`-z2F8C3
zin}KB&0##ylTdWI%uU45T8gR7VWmO>kH^X{En5$RiaJK;1xf-9iU+vwibdyq<cWLk
zw9HwOFV*P7`-y%vuio$fKaX2Kt)l#P`Tg4W&z3VdPQEKLW3plLu{T#Xr=M>GT?-?0
z<nWRY&5{T88GAfl+;+^o0onn_)A-BjfW(AfPWN7!g0@;75Ln^ClE5<yv`c2iWkzAf
z#UI~nKA+duY$YK$gY}C;f$y56NJWJuhg(cCE+m9W@PGdF<+6W%>t+2p&tyw3IBo}@
zsP?K=uBZRqwgU_YI~=r^B!ZUDBye0&XFAq!Mg3RUc4$x?RXnin*b>jlvkr3<6n6wa
zJSZW{yRNj{<><1aRK5$0jVmwQ6}kG?;SSfbC#%=*i(*@*wq|~nE@VVdi$j7rNXs_y
zEqK4^0f7}9ED1c|lMg|Y=}W)1B^XWl=%GH%HBR(w&|iMt_14n6RxkP`f9lAJ9inIW
zdOWt&ElqZZj8`%;COdd76ko#&PD2t*qP-190;g(Tykq5Y*O<o2VW9ow`dq<Jhe9-*
zoonXo5KRhyQw3W1k-eEa_+rDYv!L0?NaX|`kI3@*ruU$cB_q(FI0Ll6ro-*+j>mn;
z$9tu(t6gE8X_gz6JmqLVXu#>;kH`IOZ*p3AIMT`zT@oU$><ZP$6I~j~HzPtCv^ca%
z(12}8)$e=n?m*4#;8>9%wkRS>ciQS}vE_HSm!!KqKCIl+(G|DypZnuuy~`8-a;26Z
zS?e?_G1A%`6rBr1KxT+kAH9_V$)W+G90#Vn=q)<u=RQZSqpLtM&9!cZP)%*i)2V&3
zkg3X2P>TL4x9J;rm_C6cM2AUhR;wTTnU-HHjRzZEJ~-AHT&R7P{WJL3n$V30ZuEje
zz!ek%uI20Rf`-~9K<QVR;W1+~<K>0ZHeJ~znwuW3VzM=Rx7^Zui?4z9*R9}XOm@g}
zK5+?bE9huwC4~d;+^#e#Uez*Qw5;sxsZc?y!>d3NO-czo9*z%9A3-Ci&B2IcgY%+)
z_LCN7gn(ygSID#UFs_upvo;JIrJ(giY)l<tidmw^Qzo=MT@9W#{roYI*=#q+KqHp}
z5)+Kxm}GB)CdH?U3%Fi_&R&}wTYk6n3%h*HhF@zUH%ldmW`nlPev~%49#i}`wz530
z92AgO+ZqfNu3mdwwjb&u)ouoBSpzBXpo2-#@3-6M7k#}N{=RX2|D@b4re{F$*C-=s
zz^3AUKxa3^&IZK*9hPS^)8|PVr=QD-So3R*9N6t$jSYqhM;&gy(y(C4-}m!bmHM25
zL#qBZA6;JW|Mx5VouIPYmiyK3_r7<{Nj%JJUNe;~rtas{<8sAk48#9?x$NH!zUoKl
zI%pF1obC5J#+LD*38;goKQyw-Rs7D~e)n4E4%2H9$wo;6;N7yI8Tv^(KxbLld<7pd
zq@d+^N3mU|=&`T)-7Be}zI@*wv%=?d%j4!7pSSrObFNUX?aw#U>oLV4pf0T1yH@eI
z8!3-_&FczpY)Jh5cK`o><$~s*qpLxuj<nAQUHZOq@(xAkHko@{v#-Bi4m!)S=(O&4
z)k5&3J!rhK{@nA~`F3g=pXKU)Jak^S``s?(4)9q_zyEwbAD(e}+1VW%laIgixU+0_
z-mgDLI)$UxZoL-uKFPIx$KP+a^KaZOzrR<%V#RsJ7jdAoK_;EsTi_2GPVRr)Z~rgo
z(E+LRXA^gWJ4gbOm7wn00>4jpK^+O}(pM$YKN^)G6Ug9Ug!=z~zsK-OnapsNDFN-)
z5w?g2opLwVEH~;gXwyjJ@Av!n%N9nkR{i~Y-F$&Ocy_bncJ24O?t#xQdF%iE3O*~g
z5WLUx*9_5=7sBQV2O5H_zP>6|d_KcG7t}Ze&rZkgD%sh&<G6f%jrFh38;{G~u4|Vq
ztC+F_RDCS~jih+Zz2bZ4!NKN!aDV$hXfeQ{|4fB@tG~ayzCHiGv4wiy7G^$+2j{Hc
z?O3c_7@;!@wD4kf{=T1^&)a-HBX;Cu*0<y<J1==@*IK2XnliQ1`pt&JZTAWe^R}Di
z-1yM{^78WY{xSRO{#MN|JSJId`5$yDU|iP9rTcb%yOrH<^J>N7b&BtPKA(So3+VbA
z_g<;3)wj3h%Bz5mNV&P(xt;Iu<6FFLr}cKf3Hjvs`^#m2`}xJM=75IAw>$)$%;_bQ
z3mT;fTe9|xdg1KcZ8wXroV4Bh{a$sp&~f9_#s~I(_7h}Rvza}onf(_}!u7@O{iiz?
z=Yr4d+ENOd7@oZYlo@sZa@M|5?5nnY)S<lY@xAGwQ+PX=vtJbZ$rmp<UukB^u6)n<
z1NbKFBc}QHYA$83->Y`_#v9XptViB%JT9laa&kKF`^QHv+TA*7*>z8*GR)ud=@iB}
zpLy1AyOkyXDMzN}!$EUlcC%aaWjY^AJ6N5U`q}wd(grjF@hIl@+09G7g1hnHS;)_N
z_e!tF{+^tF*7SPK`@i4s=by6Hemg~PmZAK4_4AtVzk!a95&Bv2{H6Im#`-@W-JKsD
zh%bCJo3XA&ywB#-iEPj3x0%lEv47wv^Vg&PL*8ZkBe7L4mmY8CzR%!tpu_s>m0<lB
z_xJzLob&nYg8Q28m5+X?eTw<)_i>K!@$w$4pKJyGM?UsGwS74I^j_iP+avC)Kk|57
zyR6@H`TrO0``+3-KXUQ>7xVi;_t+n$Y+oV$p7T7@d6vSO?yt3nmKeU5yq|N=`qJZD
zdoQ|4@BQ>@_4+&xIh*ZIvaheZ`<LJ5!-07<r>`nL0S#(-?2qp_t*8XLWOH84bB)8c
z#qWDGYr;FE&GTZUe|<iwKL5@#&_WS`^2fdAa)-(}|77qNipNzX>esS;{K*8m8Sd99
z?R7gINnCmveNS-T-Y@Efx=~vyX1-6k@lF<W&t55LZZ+OOZ$kg`#^*_(Qw2_bc9p4J
zeZNhA-;boqW76~V=NVs;WPW+RUB0eD{FTbPbJp)|8uAa`&fmY6?=e&1gM;OB(<gmw
zws_b4`=QK!Gy8u(9xwW$e4pvjwaE0j+a;%iSG7ni@3@`0eC{!Wy4JU8K084N;XS#1
z$h@rveA=*8pY!zcSEsbs+syhnujE6*pB>-tRe#UBzwa-{BZ+v4bnujX&*3AnrB_4m
zO3nw(TB*KBess?A`JBxqGS6)v)IN}X9;-gr@F}R@l{!0jTjium#zOGvu?a`b8}iu;
zzu2C4xREzcaGvNT$-}7|AD#!DrGEp|Fgvo5`_%S^^49XU9iYaVOTFFKE5Xsh>V@F5
zZ7(?U?`?d42;{a_i(>_{zZaa|(^36c&U1PGPdm`o*ZvFhk8I7k`Dy9&_`02}e@|?0
zu=v1ae#H4;tHnIaeT5gEL{D08zi6jo+Cc#gb(S9&ayJ}gTfct8A+Gtxmg$Ff->Z7P
z_awVnmAsEbiPOT&nmLOKm%Kdg^SLmENiwe3uI|r|+{J}Fa(@n0u!Ynm$}lhXQ!<^`
z$!@>**@-2lx7^ewT(tP~>cPRCY-$s#*14-yfCxUT$_o~3igQykWP}Chx@5(~?3N5!
zoa<7eB6VCrwzqj5->WEgceM!*O`rShSzPGzq9kZ}CQp@BL$*wFyPuM2A7{!ITbtyI
z7HX~+EizuHc)cvVaxzTfIE&GqXLAlV$4i`N2~wXZb-u+>eWKKH7NcA9c9a<hc0Oxv
z^NX4)=RWsNTcL(s`}H}-k=HmkFFSbW!{zKgAB9q(l^;O`k?qBA1~>bT9ZYb0yg*QV
z`I(k$2LosJ8TiedY`~}HCMnt5o*8h=@iCv(iv`g?UYZ_%yY2S7j~Ueh3%ia@G}rT+
zX@1F6WAgE>3127edCWUi@`{bj&wn4eAJ1@jr4sZw@fk?V-Ll(n7iLud=yQ8KV}tu+
zjq@)3$r3X<TCdO1{w#aUxbcbjv4bifxF086`O#YF)3NAn;w7ox=7T-Q9Non`oMsii
zy>_(EV7^{gOQDa%&(=bS+kNKzd}->gHsPX~QDe`siPKNY9XELK$Qu$YG2#mkRm`ZV
zOO)yM-?d@sN1eKlm$UnHCb{0`U>596Zd8_XuZ(^3D2Dm*u6eH~p4>L?^+eA-dIDK8
zK1}v|pK&Zcrr(nsXmm?X?e0a3uP244J(VfGanT~Sh3E17x?eBX9?Cu!IpMMRvG|&g
zN7X-aKTgQ_*;)u%CEpw`u^qICUo_Xe+x?=&DbQYs&n>Bz|3979pWc1!V2|tLgdd9w
z4Gz`J{%NN1`QYZW6%N*sD>|oj?w<F!vF~(BVVgs((t+b$j`OECH#YId-Z{R*?si5g
zq-Vv!lG6H%U-+OF%O<zW0tPIf934~*4{ZuOHesif^|CiRmTbP2&g0RsVD5Akrkv}C
z0*iG{vPCThHwQHYnErP~oC{a@<aQ0*_BtZy&@<t#?2&Vetv5x@G*swnk@e<ce4;ur
zGxa)iAzQMY*Q)9@hM=ig6_$T@84cN%cvM82f;Lp~Fm;^N{@l2Z^OyeNcK-JZuJken
zs=SE^;&4e-^<GtYO#;$rYiW4X;N$MN)#GX;NLvDjO5XwHew$6kr`|~XY7|_^l<XkX
zev{)_H-p!Mf-@(0-9#ULTAKM3;@WhUf2j^R>`UfYU%Ul6)Phf$AtL;+0$bRr9>$IB
zi&6v*#K=#JyP^_z(&UU(5~v~XV5_LWb3(o_Ea%lq%doZJ7G<S!gJ)`)Lqvudn@YaK
z>%9-WE;X%wwO5qW%;C&V%S1b&B^gVUIR2<!f2&kjmdPQ(q}tQanJ~5BdBkPVd{{cm
zmH3&43YN~{Myz7fro9O>TD!4r3Nw@O>4g)oxj7#Y_`%O8Az)~2*Dm}2f6<MZU^|~S
zGt~7JbmZ`O{QNR=>lIK~GdeFgCGaDh<@A&btJmCrTgKby<;w8>orRAH+mfK_8}Cj-
z6}=G@Fy3Q)q=?7*9%w(n0RfF_7Vs(O2O62HrI>@h#m>CLd#B{Guiu`&>k1mp^Rq84
z=>!$yG0kkeSxctAIyybR?&Xf@*W>H&cK-BIzq1W=gwq{1>70Ok-+f;$dB=W!b~g6)
zwY9}r&fnkNz3ZjD_K8cP_VS`>Hw6q>w3r(!pUr%JUeY-2OuS@yayjVcnyY;W%J0{1
zKLToS8M7_9HNWM-zw>s#bJVYe-P!$q-|OW6|9<Cx|9D(}H@Du718=w8&RZ9~J@4JB
z)n3u>V|8?PfTnptyG#6J9{l*-AlTUW>)-G9cbCtvdj*;Zd$6v%xayLp`p(7uc2??a
zEX$IQbO^rteBNH)PkF7F^8o=3OO_VKnVLKvhbLvvFg*bZr$!rri2S`@?;Y7b(NLkX
zA^fE4vsu}C+b=kAFU^}6`rG>5j>Dh}3~aw%3AO_@)XRUr+1x*0B6+8mh|1g<q2N>b
zK&{pPcZ<*4)@|Z<W>8k1cjoSS`~Pq5)&H;EeoQL6!fMT%!#toFXg`~IyZL0Tc4!7K
zvsk+GoYm_Jx1^b=(+WXT$@<6p4uEdp%Zx2Lsrv56<9`3GU;FL<6<l8CTih#UTBNjT
zLRb3p$BX;zisEa(PK{2P=z7Qee$C_8Z?CV9@A6dqJkee5W!}D@Y3#C+A7T%;@!nON
zo%2Y|ch-}%v$LMQcYY!^w<5FLxt;Ip^{r1Qo^)O%J11xB)i6-kqTtOXosCC??0A>;
zSBosw`F_Uu{11x{yI(BozGMA<&*McVHEh3)S$G;(IXILp%w=DqRdp-xlE4Z+mU|VC
zd%vc}ecNTIaP{K-$os0o$!Z^1)NWs1?*IMyY2EE}q;0FVNSo!%NH+i-Z>N5asaC3<
z-}cJ{P*Z+xg!zZbpFx}7zP`D6`EKd;*ms*w>lOe1egFR+j-dH=wKaF1PLF>lDe>|5
zL(mz5lCwaIXfB5>dLy-F$D^)yll|>3YMkddm~zDTR3ck~%)Gi^nfgsvR|czpznMP&
z=cbNHvQ;k@zU$In=W+4WGnbiyXHUQ5>bVTs$~{x<k@3@s;=bL#l)rON%e}p=^t|2g
zHT|z|ZC!o8Qp&n)&HiU~f|A1dAJ&29eNWwPRZQRr5oh}Uu3-j8SZV3*yK5B#Hgc@l
z`|Z~I6L)f4lO43Sb${M%sCL{cvwtxIvr~eqJ<sjj?Q@gAw}@6t%vimC-!0jq6N>BH
z`{mx<DL!ACKDTt*e4oQh6rx%xM9y#szhRfJxiGn@FoE6W@FZ`&m%qNfeXagO3bc3s
zn34RF&DD&}g@3<ZuU7LoUGV4I?R?qYhCaWJ_ezVaEj^d0vPf~&=8XrKxOaf|A#CJc
zqBz@TR=Ccs3O3Je3bNJ)FP4Lr8RZ>n;gmBki`sT0iM#wx;qje)vesFUVX&!64MMv*
z6GAhe-_Dh0676X4SfQiAz0O*SIjC`N^oeND;c<Uh_WRB@<2#xa_DN9Fsm9Z0ruC6U
z9I?AfK5GA%oxg9V_<pC5uGk4-YomU0{?S^!2Gn?ynJ=#P^j7xzue-Gk^k(O7n>pK}
zaMAUd4k@d`*T==Nbe}P>e0eCY`t4K6X=1ujJ0|<v-2@GA)oo{-JMHs1>+|o8w&dTx
zr@Qq^P~0ESIS+S$?kLyY^<t5qj!}gh1DhhxB8{h|?l;~xTE4iudwa6@<5}73JX24r
z`D<;SqY%Zm+2!|+`HakL70a4!-rm|;oM4=BVFCEE(Kd&vN({_OpDrz94qEy*e|s)R
zh!oSCI`HzRUdEMM=B+*a_fGx)zmn=dCb-!%8)|>CyU<(l=i~9c9zv&Hz2R$NG+bkT
zzvl9Ln*%ih7gPgl`Ob3tmN;*S_<BlveZ{O7Z5yN)@h~omIB)xX4rn9S)*CX%K|Ofi
zc{VqXZ+1TTe);^mPru||<g}c6-ceX6e`WiRN8Qz~)e>{{_x)JJ7F(7r!0NnmF2iQS
zq9-2peLKVzgXQKs{>%8i>9pSJ>2X(hc7aYpOrPda@p|p{J7%|Y9!stdakB<(AYSEm
zpv+;_uHSE;@iuljCxF%)AO6!260`l<+qM9U^JWK3w&dKr^#9USN5i?CWfD^6d2fCk
zW&L7uLSEN7PGaJY9~M?emM#{4=KiO1KAX$&u!uy~y*{#mV)x7M*9KoNRNwmaX2s*)
zT0;prmo)<4Z&kfsE9*0>t@L{A^^cpu2hTMqDcnD5pTq8Qal>N81db`zOv_s0-q~in
z)z@G$u+ey!&UN!i=QQ`qSkd2$Gs|+pRjml)&vSnicds=~bzVI4%`I@TY~<*`^Rq_l
znveBNj<A^}5w#|pgJguogm%}+@`!Enb-N9!V%QlI9WH>{5=FbNygMSWB8$Z(zG9b0
z>z)iAk5GHInfd?TY(9P8F!7o7nrf|Gx-&%{zm97TG+^=KXS{g+mPg5fZQ}Cwyk6@|
zr(RXs_+a~-nq(=EN0*0Pn|t;DU6YIp5Ar{{f0!ZhuVUxF=ww|3mQ~D*7x%|r{?icR
z9)JC%-prWvBA*ppPXpN-UnHayg?TJCu-$!Ju6l=j-H(GO9UiRp3FLcP_@^sjk@)h~
zz*`ZEof79LCk1FUFW&$0h_HXfT#-_f9iT%6Ek1obeCw*=ahb=zzQ2DzlTC&pNWbf2
zhugv>^So!yEx&j3x7ESJmcL}8^rsy>)+6~?Ry0Uo;?WYp%}2K0H4fXUBf+$^r{RU}
zTqV0KJ)Ng!VNtg?7=Si5eqX=kx7O6(g3mYY1ufxbTzW|^yInEhB*zS)D%J0KP2a<2
zCp+nc3(h#Qy4j(oHNne#@@A(Q+<#&c%D%5y+~>7bqImDZ{$7pTKa~kg;`MSBn(7N~
z^g7vW*-*BWvCT<0bm4i%%}pm0bSg3rtbD*K9`gWn)T#VbZ%K&>C62FEWs7$k*jad;
z`8MzJ#jO?23-$?4i0zl!w!tti@tE+d-QjEg#RwdDq!1=!>M}pGcRMJ>sPs2zE>!Q&
zbPZZ_)=<$}q2+=j=n%G7kBuy~Q;hsNqV5Ut&$P4q!=1S~y6EFk@oIa?A5sUGyKPQ8
zyN7?$2A=2HYqy4JaRqAbS?<0z#?^M!^I)~mll#>Jvt!r9Z4zFzBc=F!;H<J-jwxD9
z2J$~1Y)s&oBFv=79OU<Q+cqhtr+p0(PIJ}lp6VIOPAGbRQYf>21^dL_%}zcaH%;F7
zcH8Z$G^cG({^%WfIz8U*xNPed!Lz@9KA*o=y!6$<>Blvf&v{h$|8M#Cuh-+3m)Sg1
z2x1acpI4D|?RyN<*{y2ek#$HmQJkQ`^hh{&l|{7OMTrS6iEDL|Zd$1I6bsDg-R$&5
z|3bTiKJ)YX7ydC74_ohDROn&dC11G3^YH6mI|?7~na8nu{o~{P-%Sd{IAmr1J^a!C
zDbc~5rCv7i06+Ub_X4*W*^)0>_}DIAJP`PBVY}R`)ob6*JG|}YPH>YFI-)wYrJ*w+
zG$>!}MckrAPK8$&gbRvVUaFZnM^xz-%i)84?84<G`gVUlIP0r@ebCHb#l~V)xaH#x
zJ+9`cUVEje(hmpOmp^)RYNhdk5H-ul{Jmd;rvIG6nOU^I&}5cL=A$2in|3}AX?}AA
zl$}BMWPyf-xttD6xuCtm`1IE>Hh#G`KSG079IIZp?BCXEQ_x^KXiF7O;}?#OcOPE8
zy}eyNQ7Pi3;U*Dq2LRlVht5TKa4;Hjed&Mk?O!gBhf~8f=9$}<oU44j@Lp5M&%5RK
zb@j^LS$pn?b=kB}+e6h2+GqwF&gi`0o<KzI)~j})W0lNJ*p}SewcwoSe`S$>YmBD~
zDJuMPoA&DB;^Rk?M6=fzD8x_o*t|v(8emY0Q!&Bo1t()>$|OgJsgouxOoI%NL!D;8
z;>F82_x(*ikCk72rfze$d~`j&zLr_;oLBQh&^eE#KR!H^J^H7BSO3z~viYec_WwIn
zw@J!cl}KnUTj2X-eUH_-Sy`Y`u|Y9lABWFetJ0g`8wZmePHpGcUiCC-*|%iF{kNwj
z-|4+ua@jZb2=}j~S!(mH{Eq<b7;cIb%zqo7RbzMj-QC^sTS23eTK}x{G(v1ab$;XY
z*s_~DXXkF4c{^pY@2AXVQ#}P5#p5a-%71+L$v%<e`MYatZ~uf(;e%7_1hz&{8%V5s
z!Es6ENo)$;dU{Ntk=w0LCVAIs?=$(=wfbicr%~jb=b#1m-CyR{{mK+9^FDI$J}>C%
zanD0D+~q1$p6}Q+^HG8o=<cY0priI1Yg$*i-@dRaR9js*Zts@lzltBW8z}I;T3@vq
z)OP^K^$I%{AC}d>e(hQEUSju!M@QcO^ihhKksA#fYk%lw(e?S@`SQD^*Dr$i!+^Jm
zgKr$-T;5`Ss_&HHahYP*^Yd)k+dj^@Uwq#7cTCAeS9Q>tui4!eeqIah=T|M-@^;rQ
zfgg|i?WN*szh2#1G|eX6;8OM5t=DT;ui11;UD2yU(eBra#nw4H9=5Fq-B;gf;9LH3
z8fa+r&|HU436~01E}izvjmM%VzU*e|a`2$<p#{&Q+#}}C1^2K)S-sW4!S!7(`x1c{
zQfKD~2J~4xZwg8P4Pgl_d-!yEeBQ*|pZ<0~Q>KCknWOXfZY{pN%=iBJWib)wL5qn&
zWAD>>PV0h>F4ArmId;49sj|WSn$Krn+}is3Yt`~Mr`~QpZ})u;Xo;j;{hyE1v;Kfi
zaFkv4^N6s&ObKY*@Dga5oJX^xoJq!o&gXNA&qW44Q@*n_I=R<Wt=+nD%3RQ3vcK)u
zE7xY2wMYt1zUKV~G@x6&lGzH<Zv^FBC*=*G3ulz4`A;`yTXMle`tKTnfIf@Md>&R#
z;KNeEWBS(b_k30c&!lkc@7XZ@*<a8_IJ=(B%I-@_ooNwh@$VyOdGMB_V$n9mcM6a5
zz5^{5oV9&ha>RM@_?nG2lh158<0hT^rRzoc9)V*wD@zp)9I;Qa6OTw}yuY(pVzR+J
z@FWGtXT^udCMvtX`}pm4{(583xVz=2M79359kII#+WTrQfTwT32Oh}VR()A_;`+0o
z_G_t-*+|gT)dh|}p!I6Kp#4b64qUxkE}rLNbn#A*5m59DXE2=p``zw*{Y#Oob+6ZM
zzqa?)s@1zTKdJ_G|LQ)SRF8Lw+R@a*aV^kYw$xXn=_=?XI>GwHqci_poRDjKp?BKW
zY-a^&mIS*aMz<Ed37Sw3n&4V|#(h_;)t9LW6^p(qO!{#(JYKiiLM-#<6~U#6kj;Cb
z89hb81RiV92)r@dk_j5pZ`TMqFv`mIm9W0s|Nmc^0oyFQ_j^8{16^=8-zmlQ@uR*e
z+%u(Sh`Fo;Pk3K`dVcvlizu;ljw6a6&fEY0!#`KG>~#cd)r*DgW!a!Rqb~bdueI+n
zNd@nVx~nJKa}0E;MUscK;hLw@<NtL}(~aKu<>m7E>!$e1CRRdbI6>uRS7Srh9cktu
zo-J$pq6Am?vUGDst#wH<GReO7W~)IJ=s>FOcnR@&&!hc4lsk(9Gs?L2b}V>(XXj^`
zCoVC^?^eIx`{s*9V8pkVO8zg8v}_O-G*kbjnRnLoddZ^4k3g$8Ln<%1Hd>bIu72US
zrf=u5Ug_Pk<##T2vi}N++BG@mw&<mczrNqjw^v^_`LN3UZyRz|F4;w%EngJ#RxCQl
z(EaXK){DCfj2zeNM(<q;+Qa8tc?^8&V1QbD%0$<?Te;is$~mPo-xYXyeQ$j2*Q>nW
z@0Q=+ZT$9<Yd%BZdeExJD`(B`*L(oYdo7$07cKi@vCGRFTVeHOfCo#-zH}ZB#Xz%L
zk;)5X3a_zh*(ATexA(7#Z6BlH>R3OQ@;MftKJs*|so4!1q<Ht`@?WN1=`Kf1Hvazi
z`~BQC9lMuKkCPHU+_BEmF!jyF$)QE_^>*pbi+p)y<z(Tde|k<lyR>e?g_-H|UjF*}
z`uR*|!P;Vjz(uDgoD#~F=G?UEz01y9okd&I-CR^ocK#QScl(krbEZwB(mL?dx57W2
z?_6K)vGcz%SJ-&}?6rG7oeJI}`zFhyUgsZZd4XJN$;J3XMWWUvFSM85UYhLAFDtNA
zQjVQZ=EmgQw>hsW-tYZ>t!JC!l2pi20&rp!NQl|<`J6Ss0UNaRN(kBpT76jXpppIF
zxl_3w4JRdpcNv^Jm#(bvD9LY1Uo2<`!utLHW;M0W?eDkyb)wU+VRGoV5Sz($fl+?3
z-B0z(pG<VOGIW3AqOK@9|4FCCjFRVb%jexcIALm?x}SXP?{9DCzW97)h1xB%Tbie?
z`b}9qS0lW-&Bf(wjby4x%G3SF{$5dt=ojBq{Z%_{>0z}8uhpc)mo4^L_wt2iYi8BF
z&ddjUZ`OQ1JOApQ!s8qIc9e7*!`c;GoeX_TCi;2yFdk&HYhJhJ#<`6xU9I9S+%73k
zICJh4C(n2wG_gl7!uHUTl^s2M+9N||TI^kC?pKxZS?;K}%+<~lCrkt-CAF25?`Pjj
zk}ckQenV`Py;75r&a1uAmk<59v;Nk1alt9_E3AF`t&e|EH+oc<`BnD&_4xX;XJ6@P
z@14{Bw({-P>$5Iif26y|UE+M@e7o9n#%wBGr`}|jvE0zC`1Nx6TpQ=USe}dgA37JQ
zKRyz;c=w|&?VwiIpR14QF+PggWb{7e(=4IyN`5{(%TE<BEfzA;GZiw9srmc$`n;PN
z*VoMzURpc<^RL(I-5qZk+a_5kgwEQgSSHHb5pvK&u`d;LqA|E;HDEa<&RF(f=IiS-
zSgt)Sb1_*gKlzmf8;g5>M77|=iNT2u0n<b#PGogSNvRf;w47g+=<*@$EQ_eBm!Ra&
zs3S&M75m*bPAWOG@X(qQDX-1`Sfpfq_f(%-Vz`KNMrNwhe9e5b%$;}AJ^Wn)&WQ?6
zxo5y05#OZA?W(!xyVuPXwe@Qr9k84<?cDi>S^ri1HCcY~Ocat?`7mcfHQ(HSnbIfQ
zJG$b+e+L>AB{^A$vGuyUyQKWHZ9cf9?!|?Lrk@VGD9lsc?d>OFGyhmhoa7XP%^LRB
zCB`>eGcGP-Js&>f&5<J;goO|5-7d>~xOUsEQwKSG=UQDo`D&lrZqe|Vi=7u4w|_h)
zZ5=t|!^gth=ADn^Tz1~-p0t$XMkge*J9sK8?0(VP&M#l55vJw6Dlzn$#Ip!+11*m|
z%VY8sE*`C-`4Y^N-u5OYa#(*=GWs;Tqeo}O(+6!XDJh|6JQmGZ`OzmrQ2IjloV}eV
zPHe5%aI9zPvE#BUncdn=UObSTF?YuE`So?dWn2cV$NIQde|&R~N7CrY2hgs|brw;j
zox*}swkb7TYM14i;_J%tG+5A4a-mx4)Uq#eJKtZ}XV1fVZPAJKJ#KU6GcFCke;j=F
zOIh`Y{03F68j&}fPV4a>-|B4_CHrFXjxAX|yZ?MTZR@PCY0|q#-TGzGc{`Vau66yR
z=l=iS-@8_?*F5I4e^l`O_!s+_`}=BbFCWM|1lm+o>VDy~!yC@I{72@RC~Ok#vOBr?
zeO$#u*7BE2r|-HN9)Gv<1^+(npxvTTe*HJMb^m!&<TKCaCg`@*d5r;5GO3OSjKvl;
zoXyLa5%PG>wvM8$>046T&uA~cej?xiw?tCli+gc3S#MM&?y1P1?POiEF3y9Sxq4AY
z+uy6pd}j-8dhywHugM`TQx=}aE{6x8>r{i5Nc_s%b~CN+;3}oORcG>?j(x6o`TwEb
z=-c_bYopEgABfM|9+2<#V$B2NiDDBct`)FO5_k6XN{R|~amy2!I5AnoU<S+F9O3pI
zV#3T%=9X@6-C?o*icw;=$X!NBvz!}s29h&&A9=I%TC=9lniCsLU20_ZP7u6Qv{lxX
zB{g#fub|`3_`hx^vP#2qz8rR0`JU@V!TQ48CU0i7eEXZd+Bn$C=f1c8-YY?BE3yxM
zND%CbT`BO`=jmq8$)3-pEPgDO`}K0&?svE3SKAeSU-qRXTK=3~2PlnyDEf2bXac*l
zgvt7by@&a%D~@KrwC2CK=kuA@>OW&RlHb-VJ$g3v+)Y8ppE1oE2G$Z2G7{LCWGCb}
zZF@V*u6EaTUB{m>H5<=3&idAUXsht*fVl51+g{qb8lUD{mflhK@8@$7W+kOcKf6tQ
zY-`s!?o%)3K4#q~ZJy_!Xm*Qx@n)AP%if&3C*HfdB|B0kL+?hpSlU;kz49;HBR~08
zIIbzWtNPv6NzAs#Ft7l;3wNs$xXnKKe$?m4wnGXBZbY1FY%O`Vuk&rghNsQfU+$QF
zt)fiQK$x@nph}FIM|<nfnO~IWwK^GDF)lIu8OEl1hMW1|t6e<P>bp;zINhPr`ts$T
zAmw|mc7nW>R%iOf6EhU`rky-py6yYQEi2iNdAS5k3uO(y<ihgQ_)lC1$Ej{3#+s%b
zJE~hFnT5B$_up4@=*P#$+gm?g+ShUEfEHuiOlR3S8S`$fyP5my>gwyQZ@x54j?l2$
ze0}9!y(ylb&fGe6Nnahb*k_Yaz0Hj))Bb~I*x6!IuKsJj^~vpWYHEVr#&ug(zj5)6
zOYSwj*Rw3WTKD_z32T0oBu`Sy{bz8yXy+5>mr+wbZ`Nw+2-bKeqN~Dn=HiMy>$9_`
z&!{+iLrm+~oAukwg_RrYxb_<;)GbRr{3GVPy3dRalMQ5lpK_6@KAI_+5P4!pXjxwJ
z{`{TSB47PXEnju;wEq4*lJ+-0T6vebzZ0Fi`}a}(lM-d#UVHz77jl8x-<Mn&j$a1d
zy{c-+=EAlrIgw+=iLMhTJe7=$8f7`kEL~Ebm<UQ%M!UGRb)4{U7L>GPUdG7h;o_F(
zSl%L9d1T52*_7iB3!PK6MM9loytd6SOI&p7iEy@IhvLh3P17zbPp&`b-Xn3bZtvG?
z)ssE-&h+!Fdc44~@`d8H*4RJZdOM%69BI9D@$@&lm6K!n%9vePQj;Y(9+@nde27I#
zo<ZYDcFmU)dso)hPuUXa*8gnf+gW#I-x*)#W46-Vlw}wg)_D6u`PPe9N-~s!+T-~C
zp2`!cwE`VrRdmzvQDmbh*U?W~`gS}%%x}Mkd*0=j@iS~nax%<)mOPuDo;nY7%bt3o
z-|f@2TPKTtaW(B-oFn=^UYw2P*QVkEMf;_v_0C6Sul?HAF^gCD@+##gwH5xC-$Yb#
zoG><4+vTf!=7Utf%_k3bLCHJuVk+0BhyC~8mpRvUO+wDgyN-9GRJhr;Z(vs1bm+eH
z;y`nqwIyGb8tT-3t$4A?$UQNy$#3<W2z#kThiW<sZF-V<CdWSNKiR+3=2A-H>cu_b
z-0sg6e+cdZEqFK*WB%17_tux%XWl(`70-T<+3(~LaHP}TI8M2@X$f0yTHLZ+j?5c7
z6(^`Lb#^BxCLQjN<ta0m@Y4NGm-vLK1#=}fNu66VXSSnwvwYaZ0IPKOmc{p0@bsAO
ziO;sNX6w*@S-MQwTJ^YG^_!<}7H!b#KgXUFwr9^|HQy}II>-EWzhlSc>+h&Y8!pLt
zAM6tFtbJu-(wXC`x7<EFP(H-Y8Y}iL)UfNBYv(+EL3x!_hev;STu#6IYWw}pW`DJ3
z&YusyaV>8%(Vea=A6d6^%EdhftE%Rmoyf0ojORz={26cNYH0tRe~Rz8-u^$IP9K_?
z(Gl3-UH#?7#1-fGElw{fWv)xgSuo$G*f{mkua+&3=lkSprp)@{I#)(uk^G@|oQt9g
z8Eu7ia!+zqx}NyE$yn{5$*<4dyYG8-39J26sGC~iU#8#Yuu)(_VOsVQb&2U0^^Ybg
zml`ijzjx4Sd5_`rjW<01+!TsPNj*3<TTE$Yb;5%7qaKkwJAbWOz3$byM^Zk$MhdHx
zPsX%Xfme-aoIj+vYqCy}(D9n)iko|L8bwa>n%^l{p>rs=@lyU2M#a9J5});+3BOo%
zD&nimvk%~|ZljYzfPrdB%I=DW&6!&|0&LFf$HvY4;^Q@anzxO$)Sp8}21;+dT*}oB
z*~~nbz1zPm*yyhG7DMGVl{YNC!sV+({v0Yfa&t?LgnW5l-BHk4O#!(+9Jy)iE^3p`
zYsh}dHQ;NA<B?bW^g;0L&CSmbl<-WRcJ}EC8AELkn>kyjF14-M5@~zLpF=+GmhAHM
zLw>Ctx8CS1GJAVO>3ZCu55Gh;HfEIVc@xC5dhNQBmr6}nJyM?5tH#b-Zl5apN^|0D
zc{QK!djnq!8?E><@!+bq83|UqJdb;qUp>jVFkx1hee<?+Gb|5VyG=Q`T}fiXl8@$9
zpvm}34g)=-ZwD-Tq)fBEf8dMs*!%n4?(eSrLLZaFPD!jjad?NM7rVjv#N*6T1}2KK
z=LF5$P98Y<V(ay|>XaGh_AqktshDpt>B`{#c`dH`ZF$5Gm+vLFbGOUNn}1X8^R3Ld
zY$g`I@zcpX&xrQ9(oCMp4Xz>c&K_~uFez`rMQ=VvmmMMODtC{kP7MwF*&-@%<jSF0
zH~T~lm!4d6V1Ww1Zb|rr`_5BzqtlF+NS6EUeRJT2yOo~5#PKY@>+53Ii|gN%Z~IvI
z+<<*k)qe&1n}XIldj58Wo07lHezWYa{`^fx^^}|Ac<tp1`8b{~ez0Wy+!;P)+wYdm
zc77SnW~Tm&|J{ql{bd?;+|941K2E)U?&Ri&wH+PK3oY~9CG6TSJL-gI+9l4|J84e`
zi&f&4IXvh5W+cBCjs10kbMcF{)ekSmvR$&wh-v{h8<#dU=w!V0h~5w)xlMD+zLg(!
z-mJ6`Q@Z{{k@pxwCg(Xp*W*Dd&l3f_Yu4`Qdza8sDbb$jkdTnzFyUE1C*QG<63@eb
z=4>`ToTSt}^G8^-Vq&8pv(d#pWw{(GoebPZJv>5Hn45n1n-xv-WQuyVC1RzcVBC>O
zVoquz7xi!ToDdG%@Z-akGJcJd!D1Utzt}uTNc4+%x$<?M=)c$-OB?e_wyUp;&5=BQ
zG&;tH>5$E}R}BH)r@ZETU#Isd*^Y~?g&|mJ+H;%WqCX#x|F-zI<p1823B5Z$pR=CJ
zlXUO%&JKZ$EsJ@k?c#{|I%%r8dz@k4gj3G3i!Qu(`Ey|QOJ7xJ(^<8J!CKyg-B5i^
zdDi6%=~s%?ess7gep*{-AXV5_YGPaE(!>2&ZwF_>ncii^YyG-X6Vpp#s!aIW_rEDy
zAT4baaN%IOc(TF1Ym1(C70QZAF7qpUSm>g?+tP1I<g*O6$E`0OJn%oKpVDd9Ej(9B
z-6y_xPvET!sUN*14Ak4q_9RY`Vr}9+waG(`d%k1N*~=P#XRSP^zhmQpV~6Ij&Ft6>
zI-RHUNxS*N^&h9!q&%E)_uv)pKu`12-t&9sr0)B!GkJ;2T<K@G`)W>Y{CfI{?R`$0
zIj_In&i^kVAFw8^^yQ_eYC3(2W=D_nxNh4~_L0%eQ?^!2<m|#`4k@vV8_peFC7^Aw
zMkw`g!;!0rg)apKo^1?cZ+THE;8J$eTIP%RLHTnmoE9oP%_kh%r)#!1die{x>NxoS
zUB@n7Q6O&lEX3y8)+d&ors8u>rKp2Pny(l$MP$27Y5B<iH|R)HqQDJb2Yxa2(=W=e
zY@Mkipp<r0Non=57wrmRy^T_3i5E;A?L}h!A8lUQUv??3%<+b%qlm0#XRyERSEiXS
z>YFdl%6TE8)bDdYtAi)F{mlc5n|BM13csG|(21z34?SY|uY<2oSg^2N!oabl;E#pc
z8EI=<K3g}ZDcjySSY~tz%Bu5B7v3%~Z{o+9%Jox3Cw}SS@t9KA(h|?o^Xy=bUC(5L
zjrSN0dL~Oac8aZCkuAD&y$4&%yi;!Hgjg${$P4NU=|wy{VJa*1sW7p1z9?hl-?vA+
z`C>(mZ{aJ=iwN|07c*z(t2wfvp;bdn-gtvk3b)Q;l^a=Zd|{7w{(HCk{WOao51RAa
zG9NN~%vpBZFp}lN|G?SIPKjEzOFOcUvTjs(zHa9;sr{>3oSp2ZSV;D)<KR?&`FUfM
zYS)jt)b?1RQyB>X0+ng%b(MeoIQv$+TshEP)u|k$u3b0lY9Bbbr>HQkd6MMPZpnCU
z$&BC)JK9_h?0&y@x0qXb#LJ^mqUIA$-tehtj@ad-68YHRdjHJoXBr*~4(xw@rd*o2
zKV?$F0V{FtO<vu~yW}r8D>>D;<+LsJk<gm*JhAA|p09=HBviVWu3Tj~eXi8`oQ@f@
zzW1ws=2Z8YIeD(e@pZKlAL@_JXr8hD#e)a-=Q=fJofldvtKKJb>C{&nFZ*>hGuo?@
z8wEC|yo^@o-s5-V&fJcj$3@q6>}b+lIGxLC>&eKp#}hsrVCLU5_qU^EPp8>xnV9LH
z`8eMC8y(0=SlKLJw9G&>$I*Qzr`;q2X_>>nBJVa92KHG*tA3f#HaFePfo=5-S=Ni4
zD<3upTvV5l*eEN*_UOj9wAH^3^V@%sFP7ksH2iEOy(qlp>QpJE;1>-YO8bQ8TluAQ
z&s}q?a+iVOrTg>5{5T{f;wqnt{(qQyA;FyG{d36Bv4%KHic=@+G4-FWw`HVuoeT@H
zT-CkOL^9tsBtyr(clBG1w1@Y7r?Yo<#AGa8Jh^1g8R0*E?o;%HOOHt(*%-m2d|*b4
z<Cp9?2H}ZQuE&NH>SUZ==dU%_uwyRo#62IBj;(C5@n7_1DvuCD&*Yg*JfdejbAK9L
z)Mz((_B>+6+8eSHZavXSba=61#m$=+6c?7MM9(=@lQBp3xl4m?V!?dlqn2R}2HG8q
zkE_qCSY)bgc4FJ6SBJU;#jFDkOg{PEz3{27UOmgAMFB503_rRD+DN5*UF#;I?K$Jl
z)8&df?e92v*sbL(q+2#N6e`B?$X2kqoObNqlvwGz88nj#8bkZ4D4=fCBQfoVU-6*}
zKVx~z>^K%RKR!BLL^YD(YH<0to9WgU4}RPwEhXtb+hnFdb*!5NL(k$T(w8otZ<AY;
zuxa+QBUb5VH&2`Kb6-8=AQ!rk$0OHva<8*fs9JKV@{;yY&UIIJCN2|g+YqyLzVf`I
zr~K}`;>%R3`W!6sI_vnFnD_BAfmU^pxBw6PY)t#HETTFlye$6Tl-5P+hOzpOwtw$>
zaq0WfJ=$U?j&LpC{qx!Ey+Y>J-y-rvWM%g6P)&N^cjVAsr=2ezSX?|<xTx9KU3jyg
z`@F>$_6uIzG^>A`qLZt~^mdan3yws&KN+3=7V67>&Gk8BtE}R;t9GB)UuPEX!b4pt
z4x1)!PSM_M*51+~q9`vJJGI}+e9e{iB{ROa?&Gbq`6PHSiCtCeQ|Os((XrqR2?{<{
zr3F^&jS`Q{zsC3HoW<iF#j5q2HurA6`!PxFN1ma<=8j{}t6frN#CGgZaLbXICTb|y
z|H#torAFcA>;^~SH9Dti4s3j_Z)M?EQm{v^!y}=h=w_Gl@vC#!=~N~<aLoKP;asij
zX9d=V&g!zPRjMma)Vdle+&mR|>863wiHx?QS-%8MIGZ|K{Cob@%I27*InU*{Hs&lL
znwr~#rhyh9Ku6QKS{r=cNxNirzn?JQHRiA5MfsiKVPEAZd4A#fbV94{ea5|*^~Rk%
zi<ckNmzr^7^X>)KJc(9H(Nabiui3opyE(;I%YT<yh?h-}b415#54I&iRx4+{bGCd`
zQ|7RWQ+;>1GiV4NG;I;V(UEa6_L2UZ(2LV$&*r&re6_VoOPukFG<efn597)^c6zI=
zg<YSn|NZs#^=O-f`p_`m?Z>1*`{+P(QKDT3K=Wc@t@mc#4YO5jkhiQkA;}!%FPm`n
znhV2o_a8!z^B1RirN%ydeaPvrvO-$R+2=lg%bT~t9B@h?U}AN$!>Topy}y=e$Fi(W
zKHe9;xmH(9|Cw0p&!D$$t1`uxwSsnD*dG;qd12Mg%-w--*UuBY@N=G_!q+>3VSjU2
zrYNrqu{ol7f6HNh`#*=g_S)~(hp7bFmgSuAbZYoKrFpNuo3br2TcWd9gX6)10G$Y%
zpP*ama_d67n0AJOmuiB}?^Nk)=#*0D%e=<oy2s-6p085{xi_Er+{3tXz1)VXY=sLe
z0vF#msN8daiTh8S@<Bal#DT)}iJ(B><80R}KlFu7*X>`Y#s2Zp_xttxU$RN(eAs2E
z@b&wgh_j4L+H1F5TCVKgcSpHnQ!v7v8p13-S9bVVt(rG`rPB9f4OfcYBff4H3|Ol2
znK{WH(lmr7=Bb?x=f3wat~~QkclYj~z8!C*@_5Zy5Dqy2y2iP5cLI+`SV816C*=>I
zX_ykw?Jar_BaUq3ik*KEyx|NKIAC2GdQ2Ac?Ee4x>~GGtWXF!^+)RNVZ@1r<vi<#L
z^X&ise!u5lax&>6)OIM9+5=jUTKGIP>GE|@dwt*EZ?{#oKi+#Y541p4k|iuMRn$E7
z)RZkpj`d1EFT0V*{{2RB|IWMR_wSyaV|lsrY~}aw_v?3`xBGqO@B8}y#nWTUW`eFj
zw(a%#axFUF*5CaI>zyATAK%^g``znhzO$#Ts(!t8dl_iSUv$Ai*4jBb3qZSx&e#6?
z`Fy2K(#`Xrn~eFSW;$(qtLrAa<@2=Yyh3-`(kZ_m_uJp;(q8xC$fk+EpG@}uqdTYY
znB==Po6miU5MpfGoObrpk6%2Q|B4pQY-@1^ox{hfut4eiHs&D4xsjaP7szbXTo~?@
zf6G>asnt25RW$5`#ZA#dzw<3yvag>5&Gwi|6&)1~-;vyBc}#cn8KZTzzrWe(_TB4|
zG`^G6t^4fOmdwX&yi!kI@=6*VDSdnE>U7YVmv@x9bsm-7&NT;JZLlkFvD?mVxwm(L
z#{Is&xTqYO-Yup(M`zuR_xpb9iHh5v+_pE#djEscH#?ut+qc&s@crKJ^Mng;NS&QJ
zH)}qhntaU%$F)78t)LA-M>4NvOo^Ss!t|+b4roow?9F#4z3BaweFQW<<-Kn*v(eUs
zPft!}zX8q5_A;JqnY2`tm(e0A(ly)QI%wP67O%BRp!KcREOq~Wrh|5-S>8IU*ZgAQ
zPfz33Uuu7U`?~sz?<|wT+qwJa-cI_gd&lngo5zw9EV<YP?f-meUT$CetAw3-<KJ($
zttI$Chl1W++;8_PZ}(d>`=9&X?Rs5fvs-u8arYDVjnCUWj;nray8UsVbymomiJo=a
z-s+af8blh1ncpcmEOUmvSG?Xg@5YA2yw7LN%csW_b-up8zy6JF>qPT=70HiGoPU+Y
zNpW<%@2|`_`SG~?`(354!=!pQg^BPsu3oq6)O)?h%*(cUNt<LCWIt>b|F`p6&sM=r
zCC&<*EG}CXegw_Y6-?KQ&5KIvRK27xt`<1+B4~7MldA)pUirPs=czgNFB9kK@B4Ac
zm>)FQJ)dWO*{w{!DGIi|^Xq<{G-mKBxL5hSR62Ld#O8~jyNyk5$(P?P4L|;Vf-~R8
z-AcOA+rB7;ziAWL_v@AR^}W^Q`#&pnYt3VfEWcY?d+Wo)!?w&%^#A>ReRucv^eIJ|
z`HHU-wznPN3)s~VA+|8_aNEmGS30iOcwSl)*cc0{z#<hlyjr!o&IEL;<gtb+q1!|A
zl9z*a=Yi%+Hm(utGi6&+^!w(!GXfeWOrUb-cJ}(cF(*=V_W$|x?!#gJ^10UKWsh{u
zf@V-P*;t-6-kntP@J{jhuU7n%)qIQ2&NBUcGePgj>&@ajC*@DSJ~5*Btm$68BR4iC
z+y2$q%O`7fW}~;$yqw#o^*k58uK0epT-I8wW2I^Ctt+7Ih^BeW8+DFsxv-k?eh$+N
zbzkGzRl1;U)>G7&w2Jb1JTkxeU)}08b<(PL$KJMq?qX4Ax!~_G(?)N>=f-!(Z|CoS
z3);qE>C$rJuES2L*xsDOGt>X=-)r2sdu7(||LZ)KEn*BjIpL@1(ng~tMk%X&M5pq2
zE}bC2%fGbeC8uY{gh<Il%Bs#82H!q$%=BJ%N=NYjSKGa(>u;aidH%tj?Z$t;J>UF(
z@A+HVYxiC&e_Q>&bZzO{*Hu@|g%33qS^x5nN;3;vANN*7Gw6t+@%H87^Ofi9Fb_Fg
z_V(6OKC8zzS3ViNP7>d-{F<%CjXOJwWiLB^ID1W@V8?dt^?NR<$85ZCe=lp+WYDQ^
z+yALfvbp>7bqtG(LLtYEfAd%-9Lc=AV_oOej>)xxyTm@V{*!3mbVK*c9jE@v4-XEm
z0d4kP8<A_g_{i(tUFSX}tYltl_?pLP-~WHV{b%;wjWZ6iITdf0_VCMQx9|Tpylmk6
zUT!<{&>Gcc38ijRU;KW*pI_|lmel15g15KjzTUuo%dJP^;Rg3ztwHy;>}c1uXX4we
zxG-noHcyMnwxal>f{cP4{!DJFX8nQIwXRGaHQVA3O_iE^;O6G^@TW5hrgATKiaH@K
zGcEE>*`XOhzT&5nwm;a}D#t8u3d)jfK|HcnTXtUjAK&%ZXLCU1%s}@_?&Dtf?l^gF
z&cDAe=k2Yn)w8$d-`euB{hiH;?e6_@bI+Xk$Na8fZg&GmM*~NPgN=|uo82a9XK`QE
zh9k+ZRTF0RdL7l=9P!aV@}Sp&W4;r#W(q!3I=1IQKnu%a=J&;Ji6u|jd1Nd;%>4TL
zy7;H?vjLY%-roAUHS_Yat7hHP?;9^mRG)3i`TJz{%S%gB1?+lGUHI+ho8GnmkEj}x
zk^%^QbUE-NA}Y7WBvyw}WnPqS<LO<6kB>2lYKP64zd|d*jon85f5EYp*T1pk9cx)9
zwJI#^?yBJBezu@9Roo=}4Z3H2pZS$d`ERJ*6_d-${nw|;?8?o&vf|?LW6NE9KN<DC
zSCbH4dz+0{>dLA3dtAbdf&z?!0*w{Q38C*)8;(SuR?Vn<yJ!i^+IgF6etw$W^Yh%y
zZFM&ex|KeE*e);k`$02*os;|JxXXrSoD%)lN_*nlrOz&Ul6S^uLvT<@WN+$%mB*sL
z#ZJ`<o%LL=c1327@t*m;SvN21MsJhJsqrz1+g+A>@$78#=Z{_Ap7VbW@v@S@d6qM?
zwr{<?J%4`~lZVarB&Ml%y^c&g*RbG_sJ}(Qt`kmaWt(?wov*w5V`0ISUm_b4t&XuV
zCZEkPe-(5lOhHG%WRn>)<B<rbUl+OL&m>7``y3Teaq@NM1)V6&e`5Ack;et^n&S3W
zl_spRGRs;Y1d7}Sj*bI6g)K^61c)WC+tbA|p*Ve|%pwPc@O3fPz2SGKTeQuVox8Q*
z@{-a&k(<*(%g;A#nDKLAyPQ<}x&0q?H=LSwyd-D$4AyJ;H||><<7?cMdRou1z-8{a
zh=^USUu9Ljr~Nr-5pnu~SVQmhch@5$`n*K1t#<NE&d!{3^=kCSB-fWbl14JxvAe!-
zNv~TBPHqhxDol)N_Ond0&3u?Vl(wWXU3s`_^}1WlakWe#NApDsHdO3mRlThE&C<*G
z|DU?k9twrq^1iNJZ>Q|HtK?-(-<^URZMpTkdu1#yJr8I6&yiN!eO__4>FLhLTdv1d
z>n=FYHrsuVZ1J-*J6ETjoi(3T%Y3uqz3hXRZv5boJ9htw`M2$TN(xNRryp46JG)DY
zySMbLwch5LYx&Ope)Lnf=*qi1pO*beHP2<%hOND|<j&6G{7#kRGw$;(3J)2w*_`vr
z>nXP|PCN6#a?ch&yYpQltqjSD7Yv`BnG4!Uvh(Y;=*1Hr|3BaKOLDc}a^??#N4^Wq
zw|us{{#SM9`-MSEy)4s~{VBOqZ0p%;^LJ|J``?>VPtVD{z0ET1!xcj@g}<)cmS<Mo
z@n+zZoT;=-t+6=tpx4<=uFCn>YFw1(Z#i*zjeEf!r!K*HbEHhOERK2aHLm=Wvb^l=
zExvu+1rBYSjTZNnxLxFvw|leu-?!WO*7kqDOl~$d%LS!Cfz>Q$s#moLn!K8M^A(%4
zS&qgl-Q_QR{64m+{>uNHr*ByN><pW2^|v><ud}RfsP|^Q@G@R(Zzgi^N&Np`)AJvk
zp3mU4{MrnK@*c}#byL;}$@Q|I?;bzn=N`+ju#UsxT0Y<XQ=pYGKOZ#n%WOV&IrGkr
zjmBA5G?v%?{sub#PdJoO#q`sbw`VT?SXtDwUi<h8pTw$rJD*OA_LF~ob@g+fITjaX
zZJ!k1zCW2k$jHdm$CoKg$?t5n#`_bT2CI^<nfzc8NS=D~`CW;Fhi-hb^ZxNb&+Y38
zN&C7z!Rulym&fm~ORrqgw@1ZG6I8%lRCGw6cy4OtcH6|XI%}!+g*Ta==3LR!7SW5b
zSa(f|ZPn?WEz)V?v-qC)zB$~^pP$|`p)+)K*xxHH^EYd4F|>VmVPmS;yhxTbzb;Yj
zXEi^cPVWmm|4npv{{4M^$NOY!oqA^)mi2J0d0%auf6wOri9d5Ji#I5|kT8un&hzKz
zqsrFV3Ev;yKIXCCu=m~Xcd`}*2foW@UtZQ5UvjLrVX|rVwaeGfMEM<;5Gkzs{_d^z
z@t54|Cg<<_d2D6;{(boZ=dYQ1Pt)lubbBN5H7EW|E4TQsiZ}Q6-d-Ntu;B3at7~ja
z-tGM!7oOMW&*AhSu|Z(@N}hkLx7F&6Zmx`9zb{#5f>rVJb6+#H7wo*Sx4Qg(--m;2
z!Pc)6d)8Y_>E7UBer2-#&nJ`FRU2Hq0$wiiVpwhe^z?M|^Is2rity;jdUi@ji=|@W
z=BKBppEtCNu6e%a4|A^1?M*j#G(OU_G2@ugUt47ywf#U(PM`7Oz4K@B@6*|Q)a~*L
zk(DkDjiOe4#|n;oV3(^{(7w0#<%`&yeXieUN={_=eZIX<&_~a7@qX?z9)Fq5{ETFL
z-OFr@71G##hqLhB<6fq0b-%#cTfmqt^c}~MmYJV?W*W^c{rTkN<mHFY{4$SkuX%H0
z<8tc<F)35zzs7}B_gc+Jp0nGkTU_7Hc5<SQ&o8UvJUyUYM&}my+f_~5V32r-WqIP^
zwtdyDMe@-a$wGH;?k-=y{&W7}KeBtj8moP;ZQ_?=o^pJ*p+)<I#5vckj@^9o^7M+u
zl3(NIhcyO1{dzQ!;k@n-0|ATFQzFMBE`C|+eEY$?>USSGGY_}%7O#k35q+2a^{<M1
zWw&$peRIt1F*AHE<DadoAaJX<X!cg=ePs)HmF`|z?q4sX=)&Z&gk`GUDwdun^(&lO
zxwtLdOp{Z^M44XH&HDCn?~)!>jpwgcuP;0EVtTU7$DhkGw8Pic9IFjDZL};?_VI@I
zJ>qX9Cw@_0#xcY1sOM&ee`RIHOyBx+=SbfDefvznIs@4Wg=zD14ws5Fx~L{tdDPD=
zza{d`Wo@#?SEIT2+ukfZ;;Y$bzcucWa*oZX6UzIRl)Y74{QBD*?zGw!hi^HvZF!ON
z{pIE3=DY4M@f5!QhGVm|q;cApr-^@ze)iofm3#Mo@>%Ppzke7R)<<p6lMVTykhkEM
zVuHdC1LsHge$3l6(=oh!L%uFg;n{{Y>nERgy|#9Td79-6%fxT(yrvp0LdlgEEC2m`
zUaJ-N^Yim^b<dA;7@a;j+wwYcDe^rli{4qZG+(z{@K9~GRpk4mfA(*lcJ#R&{m536
z;>pm-F<;1aHUr<U8I!up_HCRrzmoCX(Hw0%`&HrV?YadUJ_nk`8T9<BG#8up|J&{S
zeF^o2Tw*#eE@zr9e!P6LQEK+Ghqe0pEPUUOd30s^-#^h~Z8Ph68e?4fw~S{i_ncEp
za66)B^w0m)jBR?kKI%qNRScmG#eX^G)~dI5G;pYBGg_T*X6OI5@}1G_#5H_Yp!1OO
z@3Jg=8Mr&ijG<J+>huc9k9S{QSlFB|GC%Nl`Tg4KhTP9<@5^4BDsk1|_=<CLH!|2w
z`Msd&=rd6nrmeh(1hWFmoJ-G~;jq*ZdVV`{b(n7T$?_#{)~s~s?Xrkbx66v=2)-h0
zs`u)^8@578hB@~2`#%48+;4r%X;Hpd#~Fbm9_RZCf)+S1-fybDHk;*kfW69k+v;yW
zuGK14EXZmN`1JL9{Nw#+(o@*(>8wa!?0Z9?AwpQ_WE!a1<KpC>xybK8N!~y9$;&4G
zV(hGHTr_84VEn1J#k>0Le!VCxzxM3tF3`Zj{3KT4?^`qGN52lyd@AiFQ(pC1$#U<H
zbF%Zqo~K3a@?IUb_MT67wd!fxo?nkSOLm@Bx-7cRby@V?ujcZ%{El(|v3+L%X<gbg
zt>9*TbwXJ|Cvww~>z?VdEMXf1;uk$W%`knV+>6<~8yEjAx$|<#=6?*OOCKHWwtlwz
z6=>nEov4afeg2&t7pJo~v0smH-c<bDZ@%bqo61i=u1#av&94<dMSIFjmRIRld+&Z-
zAF^^%K5qxFvb_oWjTPF5gqygGd9H{$>mB>~Msih_b=jK_oZ&jx%wILwg_^J!SpRr@
zZgS1cK%;j&HD6szdm0Z+F*{|Dc4me#3n!cC^)-=?4IU@z82z&Nar*GIgZH;4ByQWU
z&Zr`x8S5|16sBZ%efH1GzP8tGf{p+F`}<oz`PuOvjpgS0i%Wh?@i_ZiGhfi7vtj11
z>*k884!hKtlmx^Wea^Gpno+rY^6PsM&mCu&-#M13%lT^WJ6=(ZG`2Txax3(9UY)+@
z=h6~+7P<VI+1tO*2>N@c@b6hMg${$q3E~yIAKxy1)xBz3cx?CUf1i#_v8&dY9qaz6
zw>x3_tl2YN@8_n4#$7+IW~!<Eegdb&-ZOjBP8BTpY9L$WWG}clvG=h5w&x-(`xei<
zrkk<MbNS<%3p2LNO^ho#zGvpFU*cceUT%jr%RmX9iSbWT>FaB6Lpc>XFU;Z$U{B7s
zT5Q-G-j>W1@_dcf49%yr&vAu7`VC-GMUZi2f@)y$ap%yFa=BkjijO)+hPr{9+t5b$
z2hND8)n^-8&iiQwH8xD`5H1z0(ozVX25OTifU0UGfpC@{!3L*e_fMt^IXqf*Q)v5!
zFeSe`Qf=YJ$*=hMeU~5do+`7kw{-I6w;by3S3|v_#&={h?NBsOtN-r7(D^#eXU-w%
z$%Wxk$IJX@<nAz(-ELl(B^Kw~6TIx;v-zJ}Hg-)tr?ZS-zi`r#W1rl27Cr5ge(rgA
z(vnlFmO=fm!qQmt^HXlzmW+$CLJmTUEFbR|I@bL1>am3Z`j0bz+Mm>ENI5+%H@{m<
zx9V7Z_bN7o4+_*6R~P9sKJn4}RXUHugY~sd<Mmuu2No9yQs{+rI!&0?-Cp8z!0Sj<
z%RD3XSW!p_fqN#Z2{zZCgVvAk@?z+`F6OhL==u5i^_Qo|*HxA`GO?PeMO+P$h58%R
zmtk~HxWBLVrdz+<-3X=*x%L?f1qWHh=Op!a9$Fy)cUYpZftbwCzSq%mW;=iQeW<^t
z>AWc*a!<ua)B1lupQ{QvJlcI$c-a?e^E{n^okdS~1|9U8p%&^2arUH^1|17EPiOWO
zX%^Qs*PhzTGJ(NBbj~)GH;a~R*}M83tS_fju#P3=;KvwFHUD3WT)WpD{j`#0!jsI;
zGuEw~+F{BpbouO(L!IEn0_u=B9AV*;vzbx)>&wfnDh)0@0i26H7kE$CyL)nd%E?Lg
zJ3gPCW%~MH=<2Y$9gn5Tcbr3nq65pL?gQuT|JR(I>~Ht8k!8Y<tnE8=-cHkvUYCD+
zTkd{I<FqRVa{DeHPgM=cKnkkHVx@%8caOaoBn^{XCfon}p<KOS*7eol`Ioj{kJ~->
zwRPE>6TUSeRsVjyUf<0vuD9nMs1x{FF7f;H`$xs&|A;Ss8@f7dZtX=^@xQt6k50K*
ze!sT-^*r0^by^`SF8rFEw<~k!-n9NTuj04m+&p`GTkh_6ZPIx+0+#vAT>33)L$bzG
z)&An0?i-9;ep|_8U0r25*DOKp@!Re9^R6%PoGci*DaG>1Uh$8h8#`v*EBGr0PZf-U
z9z0B8Pwm#ROsJpPEBHme{?Epa{b?trXkHdP^!drj&!;CUyBj?WUsU}3T)vQ-y2L{8
z$o8DR!gF&h%PT)ySAKfZI@>(|9OzIWKhvx$GcK+QUF}%=>q}<8fuo#rJ6~>Jz{UOb
z|F3}t^fyh9t9rTC{C>^m&leZF8!Jtbu`1EvF6=RFc>h*#VaB5)onJlWGq{)T0jX;&
z-s!%edb!(=jmgK2Z2tfG{9n$dqQIMF*S)>f`+pqb*8k#r@=V_PxV=_e^6&5K-){5r
z(o*Y**5&VH(R|pU&s6#O*<Gu$H#gcJdoeJ6Y!#2Im~`=r!;YDXH+Gl5pE}bx-LA(W
z;j!W8jhUC1{jn~8cc%1a>h!nUAKv@pHC1bC(U}>B{RUF|6Am_Uaaf<7Z7zRnOXg+%
zMz>v{%bgA!Xk?xrxxcPfv2JnH5m2~%zZJ>fGNYASe42VscH_2y)7k0lN;}!VAN#Db
znICjMhwZyf0rhF}c0V38s~0~xvGI1T?w!w|EeDIr@7I3c$tP>|#c76d+RtM=(q?OJ
zs!osjl)hn)fS;6Ejz!(QJ(W|tL^MAoZ}_p?@1dDXopV#+rBXy%>=0%8!ufLY@wp6#
z9*J6Ce%RI-sefhu3JK*8CI139X5HEG@x|NQ+vB}s+#U<6u<=NISmWFMO85}h{+Cyb
zW*@X%{LVQ2+@ANlUaz~Ic6F^)>8mS`ANSkmwfr<lF3P)~+;3|(X~&tO4aMio>i+y_
zJ3Gr%`q*DF{kWJugDVFD?mxPdcP2~0r#0waz`MlHU*&d}zW%0__kQogKW+gttV*+F
zb%egWz5Tt_Ece!)$NF&_3@({xU3rlla<yVZ!tpbH8%n-a9qW<oH(LE<eQvHyb&Imx
z<;>>m@%4X2LtZE3u4lK-ySvNu{gacEUn@20$M5^I?A6uP=QlCMZP>C)kEzqI!BOPi
zQXUqYFBhC2SA2h9p>^@~+Fy`zVToO1>FaBvecp^uW@WGYd6P@zpF!=Hi|+l(2@9Bx
zzSwQeCmU{cl!G-Q?2%NHo7c~amg?_7d+vK9dCM+c{J1uF`ME3W_x*ac&TFdH+31}`
zsVlWYSJn8j&pBt89SUlJ&)Jc4#^KC7+ug71_y7CZov^v=?X5)%r<vcdy;FI+xJ8vk
z;J5V!K}Qx*jYn<9n;Slq{P^(jj9EMjXN!xRp0wDxjU_KHX*V5p4|p<fLt0q7tm3B9
z*Vq2u&0M?SV9&KKQEjha_wS{k77vTsfj9bDt8(5&q%HgMAT&I-b=B%*wtzd+OZ321
zodT1lP{(Q47gso@E(P7l#aO>}b;QO;f7s<J9$YrRSMfO2?J_74-a8Ydkn+LMH6wx7
z^X{%v_21s_^?9}~Sr@x|-!YE=)$jLyH!)VaGk=eSqRWqjwTD5gK>lg3-}A}JiQ{L@
z@3-5x7oM4*c-Zh-%Z3eeEn0S(f8toWXW^a0bJyFt-|ac~vyquyZ);*>-_6bG{})$(
ze;50v)asZ0-!H+A)~}m)iEU=xntgp<+GCg39Sv#eSxswyI(%r@I(Mzpi^OA`jIY*i
zzgKl~8s}8YHTj^sB<^2GJL9udCFfR&RaXPY9M6XTwQN2Ct4)qsa!Gu>l76mdVLY@#
z5}4x<qvtf=DD~7|4u!^5$K8dtF5{IpyW=n?f8Wn%W#9h({vLm9QE{4!#jP(-+@*fs
zzP~Z&<|glm+Z(d4ubXqf{{LTH4x^rT#-H-jxwOL9*_5B0q?-D7Y5Do4AG_tUDpv-p
ze0Nxy`R>lnsqgoEKDRzNseOS_{l7n5N4rFSuirjLM=5<7+r#FsdJ)WzI})DuR_pB-
z{Nm(!-sjo^$L6T5+1KB_eWp8$f3HPt!dLBED`IvQb>Cdsepdb=*E|k24imE&cR`Ob
zCZ2l>{7yRXGV8_3J*z)v&i#h>dOkFVbGS7$)}~#1oW;w*eWW?`Ozqr>`DNuZe%s9X
zBM_5yZOzY_)_ZM_drjLqCH1h9<+6}_#XH$$xze};Y@Ka+7V<E5&1~ip)zW$3sNm<7
zn%2uJb_g{6r}g#q_4%Na0P5P;Sr|L-EP8rtX3(vGbq}>$B$d*t-X#5Zc-iyoxLjHq
zQ!Kyg9o-o%Lh*$z3XvQi>}TkdhT6J<8zGmbG5pQ^wWv_FVTtadBfF(HGaOt~v@|5!
z>g^1pv|8@XoS+NMq}QBuRFJf*`5}C8O>82Ur0}r_e(k_TM_xUjSN$&b&*lPu7NvE|
zO}r-u-7N8iwQd|(Tokr(9$CsYO<Xg}!eVRnmy7Q1mFqV${G9A>S2@8{sw}Zs<J`YJ
z=Qv-MJnnvUN_+jC)4%#o>+k<l{(kSB{d-^TY-?4kKgWCb<)fD}?7a~z&J79InoN~`
zSS7k~n(Ef~u?3cHdY!aFTdglLxcTJ0dA8MME&>Z{A9XgL(t_qHPy!RMYTOaq@@`$y
zbiLSJn-gx%XE-#A^%_UQRxU;rk@R{W?uC6%%F0eeG0qWxq|RKte#Tc>)2u6t-xcjR
zzxU<FJx@yWJdWR<t2U=tEGk)VdW~S;Ay4VIJJ#q+S{6M?maqGf7@QWC&|+{Xr|oy#
z6ydga2G!?oNxj;Xc6QdIHER>aTG}tiT@OSK6hn>$tcMdygH|LgyjHAtjx$o@-lo*k
z2Up0xy}eyOdV_mI>)X8a&ba4oOVVZ8R(a1@liGGP=j9Ab38NGb?wt3Vk2RLcg9?f2
z#qRxiJ)+v5mTvZ|I=Au1Q62vM=byX%tekO!c`Ebr31`Xz#CQK&;@U0dyrIT5c8!aS
z#@<7aSckOa9?fPrHgkrE2N$DC%=4DG^mYruBSP0i!(%?q-hWf<{bGSLI~AWL2pZk1
z`F!@A{@yQ_qRnilEsc25H(6}W1%bY1n-=wKU+rmW4mmrWEtO&nKMQAkV?P~sW=Vpd
zc<J_lPa!hU3;=4GHvUjNFp1^LhsRM23xoGne}5<QZ^P{Zt9=ix)Ont~5oiR>qCJ+}
zSYB=S{hs}dVrLeCOH=gY>lRw;KC3w?{nb#quh>?*=EepWn|F718jHX7dbj)izL`P}
zLK|B{)nWEDrl?O4=)SOVMT<kj&1-hGzqTB|&MLPllB3VrswQen#ipYZ?EC*!dTN~e
z_r|&Llvww&xA|8Vf2jR<&iefp&4>*T{I_OZot3xVwdjbY+`L=w_kO=;`NXsCN&hVI
zWrd)%71yf7-4zP&H?zL|GtZ{7C|1Yw;fV{iwsGf|Hi@p+U0wv8I{{6fWU%Da>#s|9
zkTS_IXq5dbTNC3m%Vee8tFZ5PiqDIe<uY0ngoyVQJJl~s*tqOzS&BGEvBo*xNaMy?
zqD^N{P1W{(s3FiEuM?J@XkNM5kIB9A=jZ45pX?LgY;dOQ!A0wdX>My=*0{cSckS9v
zXio*yQ{!WtX8GWl;yPA=+cFl*RtGOX7xLSBX|mV3e;#1VzH_SEHgTN$b7OC1>WK*t
zBNWuT!sBbdu77jS<l~>+4vkFG&(F>d@046tv9A3Tta1WnqX+X3fcmww4HBK2TLc{b
zga<DC=)zEZT<6<!3IC^Ik;n<lNjYFo#Ya>3KADp$j4CE^T~kl7nC0G@BJbWGbkHmH
z!l^h!emEx#=_A>gHsn>SG49rQc_!em5Tjs6Dbul^D-N%Nl_yPt2OLDEWvMo>C@+1T
z>2$#B$Sg)r;XAuJIb3`el)SuD+@tw1?^uW1uMXqR#Vu~}Hw~|`%O)>0=<|}jy9hMu
z-S@Fs^sY~`iuq=-&-$Nz>gAM=1{%63Jmh>3A?>|R$U$h|%EybFbXFZd6|qQnT|fUX
zt)(0-eh+@VULS9kcV|bpv%lbe!(P`TJ*lUs-JNY){cZ2Dz?^$O)_OisHLu%pOX79+
z-&<R=zppTqw72>+XG##ri!$um5o@EiN~tiq_&fUu9QgTwTYt}m?@io#7NWweL5eO8
zER*In6!uwl9i5c6|J;vRuWs(E{oQwx<>(5}C+{vUc9(y3XJ_&Ag~w$6rblj0yF1;7
zCnQ`@pz(#!2CeTx4vS8Q?sWBV(25Xj3N{iHXbe#_D1LUPJ^k#g(CcY-DJLfIU0oGA
zJ4NO|UH)OAzZop+4AuST?dhnJ(r%T!wI$Oy@y3S4P@%o|R?X+=aCjxS;jb;H!ph?j
zmhFxQypANQ1crd}m4_&kd%xV-9JfF1mB#tEx4r#gS^VtD_crxM?>mLn%|PR8+PhwV
z`+7b8e)hHhTXJq}c$fg~peclaTk%=<^uMY$w0QY^44Qi2*4FIqur(2d|C(62wL~<7
zo*WO^JJU!U)Y}!|D0y)qaf+bRxv0{8xwp5~yx;TLuiRMpf@<rN!uppN7CKKaeS52P
z!Tzop9~h@<htErsVNjo998+H!I)kIb;S1-3jNJhXonEUpxXfQ$)YIVb?95F5$3Ja@
zm-)CWd8|_bC1U|oroX?x*I$?$`S4Jy|Jvy7dYN;Uq@A3U`v29{)y68u%;k4W^_Y|d
zY?)qPU$0;CxYvB$BnBbdWv5=saKx0~Exo<WcXrrsnN0yfps)cIY#^6Qs3m}g(vB1;
zs|H_uvq<G9qvx`)@K|`BnAF+u_Pr;A=d!T=hr6OWE!w(QEP}LgL4Dr_jycSYb1aMB
zRXy%CkDJC&#3wM-q>5!*&ds9Q&(F@b&sw{)uw<KRm8CYkpaWSNp)f(&z3*=9u9BB}
zj4EPL&Zz}`vewfM>U`44$vLau+Ma5PTrx<5Mr5M9k5|<8PMui_nr<{Z*1hr(vNK#f
z4y?M9&8Fhi;3XEz6sB}d>C20v&^%DML5F0tSuT{VjN1Athf`tWB_+=|K5apDOSaH>
zP-2HvDnip3`Zzv6Kfm9T$>We&VNGbx_jh+K+jym~^|Zb?cKF@AA6k38w2|xQ9)`BI
zXXoZdM>2UB1nruq#!~k7*3`|Q&g-=`k)Mq@6*8M*%mv}y-$oNva9}UdEW4{Cz_>Dj
zRcUbnA~HO9n7{*bhPRC0Whbg8={oiQUKYaYqVSAU2h{rjwP)Ue`)vVSv$ez5h1ynq
zc_HEzBmMjkx4uo~_q*lwm7mX=>u*kc{#zn%@7<@o?T$Lv?#7CP+VOMjne6}n`D{AZ
zs`Qm2<C8yI8{fTA3fPcvaQ?o3zg}Bg?rJIpH$4JXFRTt<&nIhL_C_*q8Mm0u4#PVp
zN1oS#4qtumammftcgfeX>54JniM1OGo!jHy*?_tN6Yj9^$ygM;oT3^0ZaTxHJLetG
zT$wlVL^C^onk}f;ZWyc~>cZlp@Q|b8zTwqXp~YHZYb3T-ottfbex_~px0ipM=B8TC
zRha4*wELdO?dbCNw!tg2PKB|!DD-iNXotPo-_9p{N{LaWPfB-U_pZv%&uXr&4xg_o
zy2d3h^{OvRQa{6?_CWTItb=!$JVK27lG0WN=68wnm-Z{UrK&P12|&iPRD24$=2?Np
zd#;>}-Pr}I?0&HP`#k@@1v5KeiI{HG6N#;i>e<)UoO`?d{<|$%S5K{s-Cg!W@>pP3
z@Nz#(?`b-P*VaTnma(t9b8@=={NR;As_MzddJ03hMMGI!6s~a?Fn>BOU!O9aK`2{y
z@{*?;g*K)+O!~qYu+>$ejl<^KjpTFc^J^aU$l2bSX;=FzQuX(r&*$gn+}!jtWcxC|
zxmDM`R`69kof<yp-QC^Ry;7z{XMXW6ckLG2_v+1!jfX2=uiZZ9-rj2Kr>CcXFEr#k
z`e^4Wt=$|Q2Pzdd)c^l?`dF{@_X#W$J~PB`x0&tm?#|9~Q1_R$FFiiA160v2;cYxM
zRonXI<>lo)eMJYP!&U|zy}3Pq{^t|Q{T55TrWS>*i;*<Q+Y@6^_^2g$kMQp_%QLrn
zH+SXUJL|VS?{3ZS4ngHPXJ#7zeiggOrE~KmEpR)WN$|(h>G7XzKA$mWR&8KWTJpg}
zwE%Qu(7j!yum3$eTyNu>zh*WlvmW>_7_qx-?dPlE@s{4x^>{lwH|ji%seZe)ZzJE+
zkQD)nOH4LOos3vh)bleY{mF@mj@>twcnUwioxi_yUd<=Z^pB5@IzHBJ0(m8ZDeP$+
zQ-|uJ$CauZs=mGwQuUr@A{Ajj<;g>v^{p4rx;n5-nsmVQdd%b3Ez*l6`aa$loO00L
z{%^ABpIxulaZ8zBQ<kwTI<oW2C2wcFXQJUT4`u9XES~)6(g5Xe0dO7l#pVbLqqg92
zm&6bbL4n34DhHH4D>}FR2w5HAzU$?(*-S+d+w<lY->?1t@cH4L|9-t@KGr>*JNMR>
z!e3urKIV}yI8gcRW_qyBwwDeT#|#%6*Zuh+^7!Q<kn<}zXMBGuw)xmQM^1$}qhGag
z91>UC7nR?uT>jDZ$Je>8-D0uTaa;>$cQtUR*fuWnoo%%>>uOQfwKXqiNJc(?xqSY&
zxyII?Ua#M8wK?r<(Y@O5vCADAna;KGO3$&W{G`IN8MHF(=il%5YgeV@@B6vz^F?=g
z%kTH9-%FN8@2}g-EN`6rc1_gQQ<`ymen?*b>I^Cbn*<%M%7G^KAVt}xl#@j#ZY-UD
z-q1I1#cWVv@4&!RaxC(3!gkQ~{_e83pVodqAS6<)l&7N;zb$9x`mEyT=St5w1*RYE
z616kl)5;}Ulyzmr!(y`;dUJR2b>8^5YBI+XRz~B3;^vvLaqG5wL|wRM+azSbZMof8
zRorBe64(+c;e=jyr8S>9*rl%>xUm(KZX8TNBkr6E7niKsqokG~u9_)Wb%bMT0E>$P
z6VvDC=lc~xAE<nOc9y%wux*{o?t3A+aj)c@&n{Th;cyAkH1NFsWn*Nbw&3x!mmyk$
z0*x+;2|j1%J$%BH|NPC$t+6E+UF(;J-Fx_C_O-9eayABiFR;*D2WnUdotUV6Jn!*`
zFQuFcD^Ex6Z1+fbeQj;!*`)K|!Ao&gSmkgV&IDJ84iPLp<?rJ_Lu%90cHg$Rv)f?J
zkwlkehtJpcSl+J}3vHQbX1Zuu=w8k0HCJs-E42It1sYFqJUKJ7czR*huT?A)PW;de
zox&+&TV=91@=t~FagFq~Z$LHE10E(0){ROMa{@Pn{F}Jut6%CGP%~74hbibF7xT15
z%j_DJT)Y14D1Lq}=HZ=}ACJrbKT)B(PkX7!v8c1&y;7#XW>{=aKfmtQ*6i!o_x*mi
zI~p`4*3EHxn(l48$7jDc>&5OWG56cSCvZ$mBmYsrHP8wC_n)4g9{<DtP5nQq%~Q<z
z<n8`&CYvrZxwa>7_uFmxy`nQ4k0oBue^(LFpdk13fXrRp?RP%?Ek1Ai{oT~?xSiK!
z^_PAwc;#ewamR9dwPR5i<{fI~UVnIz>*}zzY?9hmE1%6gbFco>lar;1&z>cpX^)Fr
zAGg=@m|=|L<B3%VUtC-)4Z2Y2{)KbkA(A7eewU3vt+ntcr>15<2Mu9Qx3+!GabQdH
z#=4T(wRS!69nJjqe?COa>-R`|wqv<rs@3z0?((v%^6zcGMuQSJsJYtN5W4d^kB8CL
zDxT|Cy^cK8aRMEl|0(DGzQ0k)dYeAQmf!sv>UDMZ$79mr6TdI<oc!wQ+UW94y}Of-
z_uVN8={4TScWht%*Q~3neoi^a{IvGXjg35@>eNyF`VYn%9_`c5ttyP#cJc?uj;d2r
zG{1vRZpxi;GV|V^p8+jhpfP6M<naBUKR!Nw`EsPWn(g}E9}e@+7W(#letp~}P*GX(
zWT$!RhE(nnp5=NMcd4gx9!UW;KvpO_iOYU7&Aujbd{yLvPwrBA@9SS&Sg2#xZ(IE>
zCUk4o)tel($29NwJYK%wg6i~`PwLk**<a;9?vu6t_E1bWipTNn`<2V*Ro!p<|6#xV
zlszlA7;?_gyW6?Yx!o)tG&S^1>TU0X$>#a@)^g0@7Smagu%6XQFLKk8HIWaZ3y<|k
zntsT3wh1X@IvTzMRCa;-YTS&Ek8J&5`~A-6R+b4VnI9$AFQ3{Gyn05-q?6T;kM*+p
z&9y3Ryy^GRy8PW8>la&;P8di#MR-NG@ksW4eSLksF4K``XJ>ylJmeeoc*`5($9r;i
zi6$7OovE1e*)aK-jg!r%KaaZg-#I>T{7~^`<8e13xAdRQ{B{*ZcXkx=Uo2GBxgq8k
zyQuX1lv78VHYFZzGtIueE!Y0m#-OEMpC6pbVV+xV_2}J~W77}t_~;pPAAG}9Di0d+
zI3skU;!KXD@PcB{tq+A9d}ep#1i#IQbhwe&)*Z?Bz9~G-MS!ofyTB!S;=Gw0-_G0r
z-^1m^dWhZFoWml{-eimUQ_ulHvkTIf9nIN)yXc4YG`-j=*Mm*0^;y@}+%!lQT@lpG
z#;f+Dd-;Yf>J6W@ug(6s8&uo<)ozwNQ}AoIT;`0zs2_Jgo1R~Q&LF+JuUzS@cGSzD
zM-w!Imnk>1^XJ{%QTX`co&K#xd+vj$Zv>A-njg0A-}UGB{r`3I{$C78%U|w4Kd!rG
zQ7HRUWhNzo`7A%yeVR9wL1_Nl=><!d6}!93lxkRQc^ERGZ`J-EH6oIV&!y%DSTWZA
z`jUB`hs}xOq0Y1=mqByV`yJb-8hpRDulBcHSZmkCFTS(Qo~E-kThuIhx#Ls6Nx_2y
z=^W0r?UJJBZoay*()cUriiTOAL1W-a$C`_GFZ6RcK6_8|%E>oP9$rz6`o876-^++a
zE}d6P9wi*%VR-Aret(mi?p%q-ww1g-E7?~Cm0X%Rvq4lV@5u7chl>xCzPEjOM8>j6
zWwNNnsj1rAZ_KNHeCz(1Sq8fw&Sjiwkm$tRBGTfz{zKyBBAv)hPx#;6*PN>yaw~F1
z!XYoOpD&_b2^h$otzX9c_T1d`cbiV@-9E3t^s4LIEzn5t)1NL2(l#{B^q*H)JvZ5_
zP+*@Vi^JWbS65b+?kJyWlsawK<@xK2>t!^&C#(6oeeip<_t<|0<*DEA*Z-da8lPe;
zk7NhURorA-aOuTA`T3T`&uV#$zP!1)S(*F(-Aqt>SAmJA0d(3~9H&B+SW;8NN258y
zn{!H>4vRW8txVXsE#>R0tEw+-ZhTePcB#f9QaxyY-QUiLv=8f?9TPa0-An!a=)^Am
z--d3r?dQzq23!;0;MZi)v&Y!@z+MgESI#Ta3VVBJ3RqA6<bT4xzIWw?te>Br-j?x<
zZMtiGqxSSP-Q7oG#p<6&Z_C>$x3I}5DBjIW(1oe@SCD**U7QO?<C(S#iHk2E^0|0v
zsrTt0!a5Q4hjoNf9THOK^3GL!WL))neNN+{oV}o_6ukhMLpz^u$-JCp{3!eC(>)(o
z_Mbgp?Ylp@oq>t@y_DCH|61p7rO&So6W;0=qQRNIpy9t~+MXG6oqZ=on%$aSezpGp
z@B2v{N(Ub)?6~z^@;y_C$Vq!KGdA0>bup1$n+_!Y|Mz$L$N%P8S5~+STCG`d<U!BP
zxM%-o{C|6@JbYfY`%Y`IkLO$%I$L+G;89Xw`sjQBv|O-rzM1!nNz0aTT?5UAy2rNn
zF(^-5As8{ECgkOhONuwQ=f|7bozmgie%;y9sQ5B?6!Pnhn|zlpGHy?^lT>}eTz{C?
zJSRb{q0chg^3PL$_4XbA)-60H=odRfljG^UJK9Ts|I+TZ=9#J$Vi@7>n9e6^!oq14
z%Mp<$&$8xf#Eyc*$`<`k3D1_)|NpnF|N1WbY~vY`NncDROjUZ7|DLz{Qb1Xn!3@L7
zCllR|-FW@4FU;YI)Lg%7T{GUwo;oNc^Zu7;OTd+k7e3e4#a2tbWZKGqealfZ#<ZJp
z^?$#H=V<<vPhHFRp7EaZnKFauQ$FhFU(PMR_tUhn@>t!UkH?j4(rs=_IB|%jKRVL+
zb#0b<R%K&LVf3^uHuEeBm1Mte{O<DNk-5!}{aYVyDEjOaIx&)O#|E}@>k2o2EENHD
zu%|$#=cj1AjG86rV36>w;j2W+jKez%6-0GDE%^KcG@qFoXd%|eC91VWj`6@;`&ULW
z)xY0vzwLU-F+pTrO<-)n^5=7A@?6;@VVb_=-l~?VTA^7>ck|3y{OI8EyVCFe^;U&j
zlqSACwDaEO+WK>Q_Xz5BiRtbtJJKQOduML_wT1)7th*0Nao)Pw$1_=7dF6{)$~6<}
zEmldN(YaW;Dro7c=VuBwx*fmY!`6LOvhmn`9_!6c9L8tz5)2p^FU?=7&BL>US0o@V
zx6`@dxp?A_Ms~R$BB5UMe0h8VoaYH@H++~a$rSQU!iGbYFEgn$c|wCDbNSDTcEjI|
z3H=G@dIVzbIJwQUsjPFHDrl<PqRl4%re}$@KByzy(O}QSbEgEf^o~WKzC>i&GnN+z
z7F8V)sb694zTN7|4i3qhkekk)!hZLj96ywu78P`A_PO3z?MXp<60RRw>AmHh=gdQ?
zO@4oWe0(guiG8*3^}SZl?wM%bl~3dk)hnMhzy9A(sqgt|W&!&P+iw<M`?MhIaNglX
zg-3o(tv;qIRjJiqtbCyOp`3<-d7ZMvVyOc@5{YvzJC^tVQ#MIvl1?<gV!>fv@=UPg
z#hJ^A>bYz3w%@CIUCzU1F#AN5&XuzUvl>^e+I>c1V#2qHyLKK1jrb@qX$n5LdvL)#
zmI;suPe_?H*Yzf^w3*EOH1lh{ptet&!v;qta}E~4YtcIo?|HuPh+{5)se1mc&p)kI
z`Oc*6NH>v?*|e|3Nz+(sn$Rw1#ibTX6Xvi4c)CBeT^84M@}|hDt*QsE?2B!0c-6;?
zIw`P^GvNg5R6iX-FNV(d+k94BTI`<_nzBKmb?u9mRSUF~K^-c{IE<%PgX#1)A@NKe
zlk8YF#^sju8LsdCUbO!1-w6HPr_>P&l^$5=SRFqhz?QbbAY-Nn!$y^o9!;iqt*1dZ
z=aj9H@f7G>sTPz7Y8*R&TXzbsOcD(TSFoR3cvn!hVMpc*8#T^^Z$igwBPJfa8SNt$
z)GCA+g;7y=u;*QVX@<dZaiMcF_8wyIP-#&4*(}6=_4&c0a{G0)mj%tQc+~mu2lqj}
z{acUcuYV2h6hi!<G~pLZ!If^|XP^e{Y|te0pZOd6%x}yE4eu^_ZRp<cRq@TcriaQ*
zyT5|gVc2F~T2fVEEoYJupe=Jwkl($%LT{c~Zd9&H@gaks;Dz~{ik_Yd`oW;U(|^a}
z=;6y-zb5od|B`oi*WOd5KCJSfH4A+2cgQDlI90Ihd)#L&_AqefhTZRWy<T1U`B~_$
zf4^RD&$+k9Qa%xM$Z3MD^5QVJh~<8Bs~&uvUA$-7V;P>^zjAMHd+RQd=J3(0$7@!p
zRGavtS65e`KXg;>yUM)@iq26FeBNJ=uiq=x-qw=nC7dlhXY&Gi_8tp?&HDmoh#ggD
zI`?BuL;GT98FewxsOQ$~>td?9X%p3bW?W#9+jgfySKc7uz~(bvhR&{gK&$l+>=bx@
zW#+DW(1iEnJ3SlL@B8&i@6XZ;Vb^B=ToJff?&x)fKWmszfmT-B0JT0UQnvZ=d<^Mp
zcKmd3<>PyMtJfddqp5FwsDS5qm7<KzqsqA(W|?N!wKa6TZ;Rbs_Ed$ZeexE=I{7uz
zf4#fAyS(z})9LpgSbgm1cXp|f5or5f`6V3GMmk;Pv|RS})z#*m)lvQ5_Ov`K0_}vc
zsbBK;(o*m5;JN8@oR6j6T7Z^na2{@a+QuuLci`9T(s>>41+LjY6e$Gt^*XPwiQJqB
zo-M06@StOoLHW+|cXwuLr=Od%TcbJlf&0x57T&ibFJG%zxju05F`idPY)`iDN-FKM
zSu;zy^6`;LukTFm=S-EbD#<85q#+&Vqp|wyd8fK3-gB?5jSintab;@y^j*>KKN@UI
zi+k9ZUReJ$Z9(Hq|4#??S$`cacsQ@+W6npp8(T7i>#R8r8vl6It^e)WuCHGmXD3&-
z8r%{)K4)vz)mi6uHyF&D8M-=bX4;-Y(f3S;GSY9&PR|8(A2^z|pFX)WYv$35EBDHu
zH+cGB=C=3hHv;13InQ&ybf~$U@&D~D{E1Wgi$3ukQ0Gm|dtU$N{lWe+8S}h5&N0vH
zMb7;>|H!%1;NSWk>i=)Qh!sBe-{$QxYlhIULl69|3(i?HZ=SKodCgbHd9Jr6m-C+I
z{+P3K?d6C=pj+*iM{UcolvuVwm1n=^xBs2rCBLT}=y*Q;^&atxb(QXy=Cyp3dpvIs
za{-H|#QPhdhW{b!>r(0uV{`t`=Xfmj|NI7J-nZ`7pYopnpKNez=C`uxv-6q%-=Cqp
zZQt?={%H0Ud&(>9Kj<pde`*wb&tCDN-bKPMpz{8OzCZf~%l`lU?*DM_kpnYJnQpI(
z-M#(o@9yua@6Yb5{k`u%b)U&KM*aIDGB!eO@yc_Y&ds;quk_ycP#eGeKbH5wKMqbb
zh|aS(Jlo*jVbBokk;-pxZvH>;B=hgDuj-%l6nHM5s@Qw{IrsbOLmzSv+irBrtkt-<
ztw#UD?F8#7KbkkbXOnsUY45|Ik1Unt_cd-&uah%4=_B#p`X1|#DG#gNBy1|y?>^02
z|J(KqXx-Dj(ml)tMcz`ky3AHbY<yI+Z+**D{rEb??@#Lc|2rP~v24S&hH~!r5}<nr
zwyyhTeXhLczviEmi^pQ(_tpIL{lfg=a`5)NyC+*7c1-?v2-M!YP_NL_XXck(xFy^D
z>;F`<PtUFX@BbtJneTzDtHk@zd+Teq|D3P1#%HFH_jKLpGGm)HJM(`j|2Uj<tl>}R
zapOaq4_V&-@a5%Y`Qw>JeA74=%f9^adH<pRJc-xBFM_5%4s>k*_qjkDu=a?5dUkgA
zRD*efzt5`0pJ@#?e|4ht*0k@;OssD`B}$*#c3)2XZTsN=`G5RE>Q{7QR|tywvn0)A
z(9bF>m;C9TRNj7Z<A%BH(thkmq}zmT^CdpMJ$+``QxEn_e`gn4-M(k=`%`)QXQmDE
zT+-*fXWsqy%;WgsGNs&#okdT@s!yNjJ}2!~^ZVn5Ov_7+CI6qz;ag(f)5pHsdQShQ
zzXrDp?Bu>N=N<l0al>y3@8Y?8QguM{r1uQ$F5NTuv_Zafw!FL5gm?Gn-1cj-p2N4~
zt;?+ftE6qlX@`G&*mV28%*!Jcr-L`8oRr^_Skkp8amn_%8t2}oSx0{}celFz?*5$5
z9}~*ke`{~w&(AnFwyZqLYVAFvO9wx-O*~c>b@yfN^J}tc)(77iSe@Q>IOnin-i^2U
zeg96KWxrGQBsZo-AYbxh$a`MpeftfxeQx}*h+249Hmy~-T*9eIG$qGkF7xfqEr}%x
zx$2kNE@pn6#xAdP&%i47p24RD%$c7zxm(G7yCb*voCT-*hJ@{f7MB{g%=M7=W4~0U
zlsm(IzFbMv-c*->&utUiMW^M~$^8AP5DDt(zq6Qgxv@k)LY3#?v9}VF3|i{S&b@VG
zzZ5N3|8$w~`(AgsvVfz{j!)!U^4t7*Nz~p%FqXJ^_aVe3mkZOj@3*|v_+{EeP)Ij2
z<x9MLyFl=H+2&^NZ|3gS98dX@3!3iAwk71SZ_BZ0j(-CVt9zfoBl!0=IDl+9*I#Ts
z<2heEsEPeO|D52HHw+8+UIUFyfkNoK&F3=?W#tl14cmJ-xbJPyUbo|sdA`I?(D3YL
zYx{FAk5nHP$l8<mZ_X5>69?b*bvvAX$LFk&P~QHK<!ZDWTmPQKC6;x6Dyqt(&PiVQ
z+NRjBq4KcuPhCb8p)4<?wg{*;7Z7CRR1i!IRzl3d2!LA89vmJFoh`F2b->qnf*CF@
z4on^{H>P-in;eja2WY8?5R;ID(!ymXAR{4@O<+<`Z~}vnpqVP7<pFMjbhI?EOz>Et
z*$W*@fm-6=!lKgP(&F3c0yh}UP*POD?)1k0>=DmDvgtkS%wb?)VDNPHb6Mw<&;$TM
CXm%6;

literal 98345
zcmeAS@N?(olHy`uVBq!ia0y~yU{+vYU|i3^#=yXMg|G1z0|NtRfk$L91A~wn2s4VW
z?F?dItiSE);uuoF_+~Ea44I=s$E7R#Sv)s9c=vAI!Mm}}1?A-)A0E7uYT9kBvSasd
z*6j{L6$gI*x4Lr4eCFQUcW>{#y?6D$eY<DA&7A$}<vKn2zwh_|=bQJ6ooVs)^8s1*
zlm7qvzJLG!kH_WzOQuc<{P*wm`u%QeYx|#mzmTbxvTSBrRr;=%%YHw2yZ!#W$}Jb&
zeowydWjvLC)2(YSOoWpTq?g)!I-zVU9$)kEcsBQ~Q&I0tgeNsEk5g|pEZfET^T*@<
z<^Jl+@4d@5Qas$o`+AYd8G+|37We(SKEM9o%C*%dv2HQ5tKB4DG3cCH`ZcP`?dG#v
za^-gl>mO9!n~^bF_w0l^)8DyyJ~oTr|NryczWz#z(+r-5OoylQrhBhHYrA<<X65P4
z*~RB)WmkW>=>Grkyy)ng*~Pi$-_P7St9|*Badq6wmXPiW$<~A0Q#Xm{pSJUUoBiNG
zqj#8<Vym58&4+^<jtF_T7#@>Q{`0>6Kld-D$D7~p`>p3=aF8X(^5gkW>9cdUeK;na
zFY;>p*WPW5cZhB)-M{q9_9v6P`EtIt=xo1J^zf*7e9vT~loJyc2>Vq0`FQ*=zx^M9
zd9~keZg|)xeT?(xzu)hj`{is8`P=^uIdvl|Y}vf<6T$wrTRm2*r~LTvF!5gHbKd>`
zer2;LO?I4>*e3bt{(1ZVGIjs|epk@ic~`x;@apFlolPf{{I^y)Et`?lRdC++d&|z}
z^Q>*Y-AGPs<~8G(>~B|D@oZ-Lp+nsIGW-7hdc9-n%N>&2jn$Uj%AD+L_Vag__BxH7
zk=rf?O}fQvey6~B_QRd4)=bFX_jB2Yy!wAX%Nfces(wD5{?;t+yxs3N8&2!(HaWTa
z8o#XM>Z>8Uw_ctlI_dY-H5(2Uo!#fNR&DW3Kj{~Vp<y2Pey`hjOltf6vfH`YawQiW
zkLT`sxh(v=>GhcPe}dPodHl)p`JCb#=d9n~F<;-`H)Hz+CvMxzSu&H@C1kVHXXo$x
z8F%4j_Px`3yK`2jIDP7xKBfH4#^Z8#w&&k>cFp|1qWOr#?svOhN4m?FUJ+Cc&70tK
zXg7Cgty7EnGf?1g|5>zl+pSldMC4?u_y7HN+o0sd1%t0wg4+v^NvhjTo1@gge!x>a
zt|HOm$Ajj}S%2)N?N^&A`^J5;Xw!qX^;I7p9GqP9^=h~<v&X&@n#<>W3a+r;&+{{N
z&c<UhudmmByZJojqVRnNnO6tu8TFF;ET83jCGY$FZnyEPBUeRct2YGyPJA{qz3=#w
z<@4*Tbaubl^l-~%KW^<c8=U5>SUN3AD`(ryv{tF&bC%C9gvZxz%~n+2Y58P=v)<dw
z%g>j2hV8zab#>ZS+3W?eu0HN!lX;^`Za1}xGF_No{cb0#OW^<h&Aa+0M$ang)onUC
zVMqCtV1L_E{TYeB4(&GL<ks16pg2Z6rr==u^th^*?wK*}_g`0kfA{x7r~14dJ8%7t
zb@=~a&*yW|?(q(Dcus9lD!ZM#U7^hJMsmMx(=T;vwXnXWNs|wLPVTc@wtedAr=?4$
zhV7cp|8?o~xLNKj?<?-^F8`l-h*SMfm`s=B_WO0erM~bkUo?m1?=;^78w?bESn9)G
zO!l{%*>zR1?8FO$`$0`zzt_d?=1XnT*#Ga>>-!ArF6^vr;Jt9`;jcs7`X&DLw{1gg
zjcV7fQOHZT`2Xkg;kw^%)B9gPt2!=QzNYTk%=CB1+)v*>BJBTX>Wft?Zw78^7P-T8
z{BPXes*m>)XJszybUpDr_Hw^&^!AfnC++5Bty*a}Gi8z|o3Y}faNX;7%v2s_*1me~
z>$WZSx9$@ey&VsjeoL<ZY9YzflUw<I?{~Y_-ye@jzh{4VfOBX4`@P@OemtEXf9&$-
zhmQ&-i?VD#u<Z=rhbNQ$k8w&GBskO@+y6{$$w@BFD;{|f%TD_5Kik;Ar)r<F`Q|Ls
zz}6g%e?dW;wU<m`)6)2?zer=@ri=+fUZ%RA9{1Z99q72t{Cii*%a0Qn77Ls87bHZ~
z{d{_O&E|7bJI_7tx35cSdAI-nzlX=9^LY#$wLKTjJhf`u+ikb|N;nwg#S1(l*Iq4r
zxbe80^`|R#zu#=$@N`<V+ntg>ACDgweBB_h@5iI=3u~jdfB5-)zOo7T_1JRR+W{8e
z?-V~S+<hth^6}tn$ERKQw+VS_oAJa(*5^^+t$U4A56E*K_&i<h2=i5sD8=?|%VaHt
zWQ$r&*hMC+ezBzB$HR8>@HLClnKI^gY5j{{nP0tj!o+Xq>W`Z|@=O1s=5l#)zum4a
z+ZHKqK4Ww`dd|Nif%6oikJlCNGe4O+&CFw>wob(k)(++pFRd#Z%Wgfs^-P;ZD{keR
z@>YkZXZU$9+)24$5aiwAbMF5G?gGwFl4@PbFLk%y5mKFXJ+3-;iTI6k-|m**_b~5>
zHxoL&?9IV#i=1Y!7w|o{yYlhd`}^x})PBD^`$W*CA}dkb3IF`wFPwbo{)vyCYRhMq
z-O7BNAI6lFI>~~I^}zn0&t@C;*GK-7tbDzG`@hfTcPbA5x$}IfZ26s!e1(c(&r8@1
zcRZVw-4+@ask+Xhg#AFEK<gJyetsFXYauf7HMW8`0vDZ1T(V3%<&vlR-%A>m)q)&a
z+a~8Ul~4V&e$)BczvmW-&(aQmx%rt|v)N3ZbppHA*xl<F<qAD_DrM1;n;oks7OCtI
zQc+XfYxn=p=g;OpcRjkS^*7n5OJJJrqX}BP3(w9@R65|UtJ-&4Wp`BN4n@=10<Tq`
z-+EMO+uc)q>&1k~^?SeFl6h;WC@VC>s-)-4KHbN@i7u}iKBk4LyJ*?pJ!11)LabCW
z`K5p>>jl9(N5l5;Zqwc=+_dKLyWQ{OT$vUmACt;n6F<}P#>X3>5*v;(|BBP$ID7E?
zU5Uf&@-+(8GhW(lc>bi(eTtRNxd*bVXD&JYE$&?lkCaIUXN$oJizU%tP29aZj2pU5
z0@HtM3b=JHw(Mh^dve3UyY>J7YByX6%yyi7=u>uK?d!GM(^k6fetS_(zV=;<OyLnh
z_qAKEMQxu~bV{>&vD*2<(#5@IyQXQcZnbASlTwiCs_1yx@O`n)RF%HH^Z!Kov(-B6
zEq=?v`Qxb{N4)H&;w>9pBWh2aHj>QopY-ajg5xDmO@;|_UQ<ifn4Euqx}9OS*Si)E
zHG{gi;s-r%Ql3oxyyuj{0lmrAic?Lm*KIv=RM+cvhy9i<5kmc9(sQ5uO!i)2s`7rP
z%jL?Orl%h}Tv1e8V#y&}`{m+u&+eiY2bJXs=jYklPiu+_d{^i<byn&|=F%UWnR!MH
zIeUHBk{#EtJ?zh+e@nwtXYoTj#Zr^#`hQ=aXUJALmB{>$?l5YKDe6eP;H~*bwg1O$
ziJ6Ob@@3}VeHeI1qrUtFC*u!|4T&04rdJ$mnNxZ#va<iS4S(+iK6}Lsu0{WvXPD`C
z`ii975)in*t$fmq%AP(u#lss4r|9Vk?UmomVE)zr(^83l?%yh-|F=C3oXq*~sbZ1J
zJ{j?Er<1yMzp;EO(UkRZTb^<L_3F97MlViZ)Nt=?eA?yB*U-@R_uK9KddBBPb=(Dq
ze{6pKWa^|%7Ru4bD++J^`Sy!<^ENf%L)<4tqN-T`|CQx4Y!D6l%ede(&pvUkGZ8!=
zrSpuK>QvIEu<tz7)wW#i$nCi&C$uHrl*&Evb!NoFj@ZO1FUCjl-63DOS38{&u-$O1
zY2vAklRs_=cUlrSnKLo<L(m?DZ*6y!^&fgoYWk%A>BWa*9r2rDF0QKl`}KPI_WM3_
zrXIKGsL3q8lXl*FZ{5$Q(<cXQoAFYbCwLzB%lC)2?iH5Ly{g`l+p527Z~VH8zwCcL
znS3<i{_`iR{5$;JQs*;Gc07Br^@djV!R)InOri0Lrjn_mQhz@j=3j1V`1#N0^Z#wK
zW`|~Md*xd)i__62>q7OTPIa-(zpHka&EkB>aV}7LR(tkd-<ICxmwh<&d+rIVo%_0G
z)|HiNEUmns?`OxS?2TP*r?^4+NAnKnRu9kV&-V5Nv6XrKu<kK>m0|JX&-S>7GZm)i
zZeE(c^xNr*+&M2z`&PF7z4cqJ;z6TPv&}yTyS`O^9D9^k<lPpku(aBkU6o&1X1dKQ
zZl>4#$lH~<w>Ep-&RaKcYi!njAGR7D3yG<I9(o@aolM|as&+%F*<1I{#nXn8dy<z5
z3q3Uc`{gpbA<JS>0ZFTaF0<J!dpgbT|A<vdJm2m))2es>-}pj~Em=+_H9VKnjvRF<
zQBh7$y?Aly4fTh!ve$8b;urGWSzx4WdtagSN<;4a<&Ok1uC{d8%DsIoz~E`T??U%a
z9m`KAl({SK{75ljbbr?$=F6cAYG*%eVCL({(|!`KeL^?*&aQ%;Ek8t({kEA29qW_$
z7H*t5+hv96mRY$`(YF}8vRtBOX2nPI%4VKAZs@s9fLA(D>cRU*-THbxqW()Ql2?99
ziD1u}E2|o6rMNS`kHL60L$H9&Qir0Jc}|Oe)GigCbX!R&_{avY^??l5LT}9T_WgWT
z`h@$*d#*jdpZL|}J(pG4yh^yqLqu6tjm3#w;%Q}UHt(Am33vDpIr(#LxV9zIzjU>g
zqQsmN{8wD}D75tLQ8_cKHZnuB?^L(mu8fjL>qABECf=!jzt{0oSHpj;z+X4BTJOuA
zY+3su=%nu)0Tb(<`HO=uN=}a{I(cn=-LIEZGE&xTK4)cqy8grsj*2H4^&dmSW54RX
z3ceSia!sy_t0iW`{mSd?auo`@W*vAqoyUvW?%~nmE{^%xvs~_<QF~-0t{&*e-c`(R
z`{lykOIB|S^;J6$e^Hc+&AQK`et~`V@2f{SA7-1~JL4)IyG6I**lWIe38g4^Gs!>8
z_VjIjzxZY&7k{PCoSt;EiC$;zl!WF_mA=7wa{Bjk=XvWNu(zm)&Ux{>`D%kTmtVrI
zrbouVuir@taJ!{q{kQndRxQ)rP5c+R9MgH4BewauwoX|8Lj3vCV83ZsJqn$2j4~$F
zN}9@5UjE5(*{pz(`9#?<u8lToy^NckR=Dp=;ctEJ^d;8eRoJ}MYDRutw>af%zXVP=
ze0D|h?w`+QFF*R~kzB3bJ#J6sbA7(^dGd;^9RAFD@Rnn_@eld5=&-pvSndCOIPAE?
zw5}y{?wi^<6LQq{&lH(*^@72f>UqyLP70_y9AkAh|DD_|##={)^n=%HmU5;}J{S>S
z`E=^e6uEypZT`(kPo6Fpbw%~x^U5RrGCwaKN;l8YeCpTn^57%3txMT1J+E)C5BHsQ
zf8zVp{q~j?E#)G2nm**$+`aO4^4|SBdp6y#yncuCq;`bYz4`yMcePx$I;5yuFPGWM
z^<H&y=WVu_jF?%6Gp~J<^v^Gtle_+SrSW+VmgFC659uYF@@XzrD^Sx}x+ml+=Sp@}
z%QM^t_6Nj8_ZZ*VcZxssi!Oh0@R962$GJ6sbe(+g#C`7GZ@0Ah-E^O6>UqhFK3acu
z<tpJ%uk+u&w_#ZRFSBXgMw>gwq9!d{aM#U#-;YmgO)_WSa@X1ttG)Jo`<}1YqQ5V$
z3sp~<v(epSua<1Y+SeOh9cSFy7P|J|lGys5J&d6>??lZPn+Y>DT3&P!u8n=;>R1<b
z@2pV3|2LmmYm~q3WBMvnBD35gL(Z@6=q>+3mLuZJrT#4_46zql<kPnAS;nihw>R?D
zPM^BHdE36Q($<9g0dH6X>Rw!5e}CiAdE%$<7oWHFf4pb?-+JX8Y)4N`JZ~v4<sk1G
zus35>+s;{ggk7gUHY)7k)8ajO`gUMRRA-B@qO_fm=u5@xl4-?%!#+obs<Xs}UDG(m
z*6r3M%YRaMsq}s~pK}wYi+KB}oZoW1&%$4g)!*V_%Vg254+Ksh@-#ZBlfTnnS-8Q!
zK-&A%uZrgk6MUmmlRp?{@a#{We>1;U!@98kMq>NX4~>s<j$f^KIyL-QKXd&ji@dga
z_mGg8=UQ{O-Bc4gc0InnHlp_H)wL@t*1l>var1A-_Rz~MyF987ouAgR%w0D~`qBMs
zYI7&7D%zxJ#<y}lpZ>QqpO&f@th4J07JaGy!JR4m<Wl!9Zm05HZf>hRw7%KfQR$iT
z{>vd(ITcTIvN9xZT_Rif|2$Wu)$I6}`GE)Qw~6Yno@3Z0dUZ*~sl}(gd@rYmta{Zl
zBY&;hV$ZrMMRDuDacaEWr<k|eN^wKfg9fuBv%?D~-0Ew4`68;YdsX}msnuqR8}3cy
zTNd-6%l$@z=uu9I?NQEhnNA6dg(ZZni~BZO-R@^>7e08|*Zl4ly%NTSl?f-E%MAn`
zvb}ZNJ;%3hE8Dfm+me}1dV9ZIx))#n`K!zQ`tN(6CI5NP`6cy}z`A8id;hyCUim+v
zeZD$_#d(|0dr~I3s0FRuAd=0PkYc(>@zu2-%O;h}WjYnS^>QvgV|P3|W1_~SSvl{w
z?`Jq%%euKfAm;4cowu$XNqKO4x;7Wzj;TxQ)~Yw#O(?ncShIU$=q$Hc0#cVOt3r69
z3pzL6%36Jw)0(AFSKH0y?9rR&60#?>ySKeD{vRvHQpDKdA^x*4EPKg}?Ln_66>x8J
z(mB8WsiQ)<)2Zx7_b<Kh`ulrz?mHDOxn=XX&YYMNSNW~nukMV{y4Q=|PBnX_6k6)^
zs<5>q_VX-0wawzq+fp9Q=lt#)@uo8Rd3dRlkL-%I@r!o;n>Cx~m8WC=vuCfif8D&w
zkK>-8O#7BRuGLnGEZ1}I7VIetRcGnC_hQC3Hr>2MCT$wtj*~Q)wsAgkKc|$(!XeA+
zaV2QBP5%0i;iXO&US+QrKlxgGp}?iXNu3j_PN;3t`Iz+dw$lDp!a@GpEDsDN9~re6
zpR-UFpQcpT-1F`ADXSe|DVHxN<!?<>s%^9oW!;rCN&ke?v_saS?{0rywn{ijo5j*3
zG3=xNQCkr^!(aF6|NnjYvsar_Ciu}p_N}2ml4jUH(3yO{qgs%0|DR8%iw_GoH%6`#
zlJk0e;$t`C_MPcRUu|)%3spZ7#v$i<vBUi#qxv+4dko!dKX<)eS1o)e;ZvpOzO)~S
zK~ekq?*EW~a%xFYk#@P!ite2Zd7l$%F3Hy}jrup`A@hu)Q=0ZiLv@oC*6$4tRcFzy
zFnM5kaLtZKUEgn>Hq_+Ou(#Zw7!hR`zU9r^@3!CXY~FNt`!)V*&1qpB0&Dhv+jnS2
z=qkPPX(toBlXhpk7th)9Zzj*Nn5&{r&32Lw3qL)H^VDvid;JZIz=~geS2+{HuCLdS
zUb<cI+r9Gpwc4i+Jz|vBnRnZ=!t3#ie7=Lz-d}&F_<(y!<qwlP!GG2XJ!A0Y(6F}N
zop|BgPx0K&w(6B-G8^<Kl(E#U-Q{+A;<kel87m*uG2bpr?!L0>e&3CC`V;yrR{!5~
zS+@MnMyoy66(x0RR^=>`&T3quW3=PzvXfanG1hiB@*O6f-F$z}(VwTagEMbWy|()5
zj19e__sf`aW=TY=zP~LqC+E(A3ki9Z->mufg)Q5;?Y7jkW7kvnWUl(n+H|z@k^tM>
zO*+93ZgDT29Hg^;iqX_<v6*|L`Z%RjZr6P)*FApLCgu0(f9JG=Pa8hnn!816#<Y(&
z-|vc3kf=+@PLSUnf4aRv?RINWYQxzVCWke0cRF-s%@dd2FXq0{eeK!#A-p_!xyro(
z_r*O@H-Gu4F7I#qx8(Bv`_s5nmP~xq6H+DMxX*}LZt{n)K70K;lNVfX+a57<7RyZ@
zR+-J5i&>`d6ec%miRwLl%4GQE{e63nhjvxZE=<%p5$;&x*#BDSqORlaLmsu|(|G!X
z=RS>H{d3;kW0HdWyJN*Wethx0#~GR~^s9B+j~lv;fkEXncXS@S+TC&SMS-UY*QzUp
zjGhlyOi2G~{n+&Vp8Jvy1KwFLzSMasYPX&MTW`MFo{&XVb=PCdSyx)P*}GbNU}Zk>
zKda<P_vYxP$tRSJ=ly-G#K63E`@Jf|n)8{<=ZfX+{d(<%Ty?u_S;skHRhjN}<)>Kv
zqNj_8r++zXc6-gj4Bf<K1z)d*i(fsTn=KKx+rIMqziDQ-Ya2Ik95L)Tu56c6R=4p-
zlg&BN4UJd49vkMIF+ASmu0JR2REpk-)iD<D_k3>pQpkMp_?LyQ`GrPzdY*nz^}qdf
zUI|aigxDbV?5}odd)}5lQAw{7Uf6$cTKxGBHVvN&CqI!=jXV3$nD5%9DOGnTe|35&
z7}2W2`rB#Vn%T`?c5?6kdrUDvkL81k^W1GQ3bChTpG@|*TRDNL+b%NCR(IP%t7`M`
zw}+p}P5b1-w}Nl-^67O;r+hW)WoOixWgwn?nl;F5%9+;;_bz{^Yc}oQaCotfjMC8;
z65I55xh-&NRgI|nb~C+Rc3rPULhP!Cf%|tdp4PwW!7aDo(R!};xdIi(Ws1)zMo2x3
z^4C)eOWJt4;-kdRPTN@wv1hlwKYvS{X~*s)meRcrE)(?6xF3C#uwhLGkNwW${?mWH
z@?u`|LC1GekDC?CF1K^jnF9qlR2Ba&arhEAY0f6sS*?qu=dJg*|NG^~n<bO|x|UtB
zC|6s%{a;n$uFU1#-z)zcJUr|t_<hF@ontEeyWLKG;#r=@#Zs`}BER<2tLnJF4h(BE
z%(kg<v&?oEJhcB|D^v8DxV=@ede>eHYU~zVz&lORddVfrm#a0-OnQ@if3D!^)TN$3
z7To;$kYxs+z$DK@yz6#8o3(vu>F0Nm98=t5rIYX0?@4+hnrrA^XQ{lgf6bFmr}g_|
zj3gK>E~)YJKQ1^hVfO(eHK#Q)PhBg!@7Y(ewD;D$*?8P+w?&S^%G^~y8BF)*A808$
ztDBL%+&J!M*p`L8fv3x_e>Yh(<(p-1z`B!6k`@IIChh17eA6Jh;mWbii&*_r&5vAF
zy~u5O@5JGsTYqKng(bY3yusdqk$3(Qnerox=DHa!(oem(;BwP0j?~=386UciE|Fk~
zzu6EeQR9*(G53;!jIYI}j>n(nWdrpleE%Z5rJ#QME~~!U@`tVB>-3I4^UV+wWA2=B
zb;*^p`y*Bx_P=<i@>O>IOZ(3~i}>x&9-IB7KIA`V;bpO{2@SqnTRu3yFIv_!>zdH-
zs;Yy}kBfDgA4xVd*~9Qb_Ji$)orVSPE*55;+}&Vy-?`Mrc2}5w_i4qyrMjsT3xW=w
zcACuEG?BOYcE#h~^$%ywo2=Wkq)+zu$DSn<X4UTW`nN&sdP(|`oBEa0F3k-U`q2Mz
zYGOCD`+;B|%cJSr4A%I)y54!zabHVg{fm8`x1YRLp4*V^?OFRkOzBS9?cBx(iv2d9
zJZ_{+_H8;OdBj1f{9a``Lve$tMO5v_qvAV#vmX9e<k=GO?y!&%>v3PpLldo<;-l|e
z<_ep9vi{NAoSr1+`v+b&Pi9x=5@X*Y?(X+zk<Pv!kNS=8v+UAgjLD5V^5?O6q=Ig5
zlQ>f}0}tnmyd!&xm(MM;63^#-BeT>i_n<*$Jj2xcZyaRSs?E;Xq%R`+d80C)^`i4i
z-MXJ#qPA`QekjQChWfFu4!o={t@UPJ$?tjF$Xpu|)ARSvt$$YDwZ-CR(x&e#mNItx
z7|gdlU83-2?MCg{lG375A~I8-uF&}REaX7`qm4P+@0JDLI5Salq4Ce63Xv!4)mF)@
z{GW8zeD?YuiJuRuXk|ARup~|Qhz{HHaP{T;Yj>tk44mJ3X;xX(s?&=UZceQh)>!nq
z^~=5B(*hURV}!2dty6t@u6OsRQ`-CWeigLlSek7P+1l~^rQpp|(Ftn1qw1D+H~)H;
zw`&b+lI-@YUstNnk1CnyDxT>SJmu2%j=hIPbrw%qBszVf$p2Ga+S3CC^<-j9cjSTQ
zKtO|(N^C0pyS(OXT(QHGC;06tMn%m|SHH*^+~KjMp*`_lcFzlTR2pbpuuzDRJnsF=
zapmNM#x2oZA@TAb%D3E{<syBAcR6qG^7QOmtI}eN|HoeEUNY$@;{=x%UstMaxV2eV
ztU*Gtkb@;r{hC}=_J+l-Ic!(*IhfViye@ncFRwOqP@cs(CH1&yvTBy;;d^fPd9A$P
zd@lHYxBU1~#&Un2DLWjF)O1?qzBuyq?X|5fN9{j{ZQjWow{#inv-k&<r>=cv^4uA*
zbYFzK_Ho0*lOo=K6f>>&))8o(y=neOt!>p0&3EN(SnpZzx+huvhS;eCQ#Q05QeU}N
zy!~su{`Kec>h;<pR=#Ep>YU}dmtn`=<BlqkQ_L?W9#%KG82j3`)6r;+>A|hhzw7>g
zxj(f`XMuaH{)B5u6F~j`cv<aLO`A&X<igXxoVb48kHx0WHlF32^!bu!_hS~ezQ6G9
zzw)Kxmi0HSw*J%gtm_fb=d5$q>5DqN_|7-o175NE6TA#L-lPd`;qR>d(^9s?gJBx?
zf-N>Jx<U6$^!M6-y%PLg$hTnHjbn>n#_T`!Y<7N~=&tZd>v<g9T%MfWQnT{=2HlNI
zjx+^Lx+`%-cAEM(W6%s6k0x)lFjL&WTZ?1di&~u`Ux@Vi2s};@-om!ztN`z&xSEeg
zBl>E7IXpXD$Y(7Rv09@#X=!I9V@q9FK-4R1lPpW_is0+qEwPrOV$-;CRJKp~tFH3H
z<LZwO37kn4OBKFcyb>P85-8Vni}TOdqDdj|{5O0`;CmMymASOq*DT@usl8s86>c3b
zh?#WD&*78)(laL}wXJCD?c5-|leeaRQc7^^CJv?E+OzEEe}9s;mb`U%nw!)0iuDgJ
zI(}N7agS%Ae^mC`t&cWexuRhA<N17xO!w8j&09E2r@t(5jR-30*{%8{*6q%gpBZ8|
z*||kmU((%nL+S0hf_|Cq{U$TdxEy+}u&q#pZTWfi`8A(nggKtXAGrAC?V3K;{uQrT
zlNd#FE-a1f%yUd=PI|gA+T3iJnz@2Z%JiqrPm)i2pVrxY#y#R<sBx#jJH<05t3+h#
z6Rw|AQ@a}!CdW{ix6Qb0sSfvnQ-`?xf}_rzTGHk}ExlCXUGIVId%kF;o<IE4`}3*2
z)2l9MRh9}o+SC!b=F%w+iOYuR8&)K`9(G|^&1nAk)4{vK>N;Gt3wPhpF<8f}9i;yB
z%tnI`wHyBb``!NCzQR7~Oo`05w^zS1Z48~m7qdF{{>KMtM;E8PnRLzj{mqG<D`rG&
z;%5xYjGJ`sipkO!AD&#z)#MKqwp=T5D`@Ar4>E5YZ)L4s`$+zK_4~c%(>J``cKg`s
zq)EqL|9n1Qe*K@#RT*i^HT~K9pXaEod>9+mUj6&qtE$EuTIcxoExlj$QzECCKk7ze
zh4<6ws&%n)vFrCoYdt@2&ByZQ_UhNHNvn4RZOA@u*}32Ab@kqJ+>B7o@Ah22vh&^^
zDVgKf9C)g(OscI`)fHH&^hIc@z2L=vN50<VsIym82u!{9^Mgpl>=lQ*J!Xl_+kdXv
z{*s`X!jx9w)^BRhHkmafg<n~azw_y|t%3c=topZ|xv(Na_Ix=<h%}Q`kbCyENn#xx
zi<mcd9Ts4lwoK&VGbMlRJiChjHzqD%>X$Y9^*2H`X<}+>YVk#3)5^G}R@HNdtM6<s
z=!rYvX}WCHm1M<FHJz%{B#ww$GI95?b_V!uIa=^UNXKKIdDfw(;F!()4RaUen7zs_
zIZ-&<zGaeF$IPCjDsB@4wT(8-ey2YB`xc%3aO6}XPybnV`5n4^?+oW{GCSbWl4_c{
z?CR63)JuEZ_8$K=sk~e-?C;rxNQst*i)SBVKfSTj;cPP-Z<LePee=z?i}xgLpRVxA
z_e|MFxg*Q|E@<Yn;=9eqIVbPwj5M~;O^1INvvR8Kka?)X&uNwFGb{6FT`9*FQI=DO
z6nMIh9{kwWKYy{X{MMP?x7hVXJ1lpI>sM9x#XU-mZwt9C=C)El-Gs-FKWD+xYhR1_
z8nYZ0<nTBx7qdPn=2E7Rx$o}u-4>V3tcBSw8fq^IdMm<LcmJEfhTfejQcK>pn=d+k
zuF28mHt*z5iLO;TpFC}R#2WXOo{<eWX|wWP^om_4eidBwdR2bKN;Gl8Hnz5xPqvrt
z@4YgA(e-U!(UD?pn>~~(n%t_MZ<EM&PMBb$7Z%NM{C5F|&F3q|-46nnuj`NKbNu6+
ztIsiG_sU&y3Vn{B?D?N~RIENz-4(oT+LpN&JFab9RUKDrlQC`4#|h!vm7mVk4T{wl
zIIi$>z6`gE|1KU`E0beMQ&^LG_POqHuQWWfe#(<g7Ae`6SoP(NcsVR8E8c88zUX7f
zN-amvV%bmEc)q@>YP4X>{CE5Cfs;AW8(QuZ9+#cHenMr}Og%R@m7L^fGm`s!I?w&S
z{73Q1SEh-&$M?UQI=6gX*FMW{FK?Wl{DjFY>a3{loX-w?v$%IgyiTlpoyo#-M&2n_
zU%)2kwxRd&&UG(z71uoJXj~!}zO;hZan<_AM+2s4`o{CD+|OxNnc6x*uHEQG{maFd
zUM96XFPwMLELY^S-MQjdX{Rsp)t*}YP~cYP>LV7W(<VMqlbJc?{v(5m{yk2g7R;Z1
zSM#$JQ}cq`shgXBajyE(5<g+(Q@$51FJ)}?o^ADbU3zDRfbQe1*W-SR<y;CZKKQq<
zPa#-f4_mE)lhuMZ8q!ZQBNA$EXn0;?%hi1L%l*Zahbc4vDO5y8OiA2W*#AxU)%Q)`
z?>VP!3cul`yi4ToiR?XpG`GkwAHBDFl6HaP!pVhN^G=%O$Q)=m>ZK!kn`2hC^j3wI
z!~@-D8FRBM^I~{*2)tjqbJyI5k<JMMc6l}@j1`|<n8n{XL#6ud*6S;MbmYy#PidH)
z(AMEI;5k^OaoYW~@tqF~{vBd(a5F6Rk!?HbYRBEa=?eShg4Bf<w*Ni0)&6bJe5)6;
z8n>>I{~Y3Pz18PUK@Nvbo|u&)TY>G82g|Q7R#yM@=>F&6a}H0QJ}y2Kli<|gTqGvm
zr*}r#$8W0N)T7^<(r4|mOFC<E+2{QR<)S4In0?bv^!abIs7O1$I_Kt>$Xji9(@)=i
zpA^3OIMZg=w91ziI_qzR8=D?@9~O68SC{YAh6Ou{d{~Q5d3ShUX6%?0qv?D6(Sv>K
z#5v@pyPK6;{+ONp@Onc0ak+oLKm2bB?YVz`oxkJ;cKsvkxN;qO9LhX-Hr@!#^yZrz
zpCnlO;UW9w+TUll3pdF|v~1x&-lKgirln8$0RM5zSB~t3OJ#2@j=i;9{@3Dop1nVA
z97uR`LWce1<C$B}wx1~EUE|KPXG^Yuu)BGV%YlLfb)HKr&PzyYf8xD2Jz2K9;n#)C
zkF}x=8J|w7{g+YJ5feE7rnZvbfK_bPC(dtSzxHi8oAl69-pxww)<WA2A`(KkS{F+u
zKk{IE#&lZy$+ssje?O9x^_lX0UyCRMbNc=3$6RjT{CT$ae%do}iA1}J-}hC1?hev<
z-#gj9Z;s4jN%ocN#7}f6wjFrz`P@+-nfkE4>}w9(jk7*(S$l`)^7#*P_1|W%et9oK
zPTmN_5@C+_tuMZI{@P>bO^>HdJv;4T^O?SreUrl4`!%B1Px+qu_{6reO^?stdNwO}
zc0u)@rKvfM(Q?ub+vJXKTElO&`T4f0rF-;KH|I|Ow6F5>Y4&+_PbzbtpVjYf-jsQ0
zlm6eg-}xBZ9he&14k(<g_<K$9!ZLvmte2KO$eVp`fw4$=q1w5x*Oa&LZkcFku5*9=
zS?2@d9-lvCu2{YyOEKf&KF1l-x<{NES3H|pvToX{E4OQ$85esse`O6)b-3njT#)%7
z$8pW(1PO5;z71S=^yVpFSu_3Pwci#sjaPp2Of|HNxUr%CVMC+lne`GkSo9RQ4~x4?
zGK2=kD?B~8`ki;P?gU4L%=Co@31WOjQ+LVN$nsqf_mK7T%5G2TZc!HPR=%2<oqK!k
z+I{*H_^ckwtbY*U*uLQA9mn|1&(=TXUh+&KZ$Dp;hr1}t*8XqOo{zu1;a*bseBIHB
z&fO=r-w4`g5ycXEk%@P^gOBWOj)321ch0uIcjeO>o+1X}S&?zueBx}iFUNoeqMpvU
zwC(@z`TyPQPkht+_U~-(?DR0bX#HI4=w+4`rs3yrW#;+hUNuYh2)?T?aPIu{*s_~p
zxAXV^W!0Q;dAh><``aAeY@fQZ>f4+e?ZZ=Rw3AEUWIbK8?(egxE%)v_YL~Y3MQ@9{
zwQlRgXNCDcV}5RaUbb~l(5-)|C-fgj%r4Wl$`jqNZ*y&=UHI$!ry_R8cuP*cy1DGt
z!rWsF!OW~7((>1L#VM=^R~AhxG>B-JzjePyx%{aKTAIO`w|9PZliu3-{ns|RU@qZ<
z1#kBJD?a|0KYGTeX<m(~x8g0oZpsZW_L;in?4u1wv)%_@=VrOuVe{bjgTJ?oSW*hi
z(oQek)8g3RI!kZTt~iB#7CE=H_Mckmy1M3j*uCP%*Y-S_<h|`)+U#7tXS}zv8qciQ
zcW<Tggx->M>lbefE!F6AJjK5JPxIcit+%ooBkJpNlR17cY05vC5fi<(ELvgHX}(S6
z$Amp6=$hRTzOlJ5M(NDs&?dbv9ZeRIEblpsN`=er*M3)semOz+^Y!`lt%2^+rWzA6
zCe)Trco(=v{m|)qTZ7}CPFxzjyyj!ro|3F}xAVALKAtYK`Zdk=(+Oq6EBwFT?ar@R
zTl?*1yTB#KWB)%UA9q!Ixomb`SGU)>>CIb$9v_-?w<yPb;o{~R$)iQ5^>*vb(|p7<
zabm!k*K7ViIel8(W9H<3X70`B^RKfe$?MDSu}Nv!ey>V<*ZC*R*R}Zg?S3RoNbl>g
zJz((Zji7j=O?C@2zm0)aPS}MDFT$tY|0R*Y%Ko#OtLRnOHtlmp4{rz@m2IA4?^{ux
z`JMI9@jTCWId9BPgnB11rU=Xb^HiUEMP)XtTKM0O{^@TOzT1D?d2WK^rpbrit4+1K
z$zQl}(Si+=_m-`W6BqZs=CC_SfKBmb>V!Rqj|E>V-E>k-d&>5sj%;z~ZF?IU{#5)F
zTz#frvGm}Tb=)jYvC9@t+z=Mir6B#P;P2P#?VzUpoT5{jiHm#9xIQhF?)MUSdO<cp
zn&U&<-l|sZ^?QWuBR)zT`z#(`BgmfTnCG5+hx_LVU15{A!7(@THuSaM&Aw<YwfED3
z8!okrr2c|djcA|l`F=5LOK5)Xg9G`0J|6!+uW;*YrbLEz*)oZF?2nr!Y<{`pw|v!$
zg$wiV?<?H6X5X(@4}U!F??0|x`JUTIllRjF!Pf%(&h8xtoEjR`_qFbkW2?N%ZRO0i
z^YW7JUH-S8?mo>~DsE9`>J_?Gtwr(EG3k7rdx7E{a*1bt#_iS@5M#=`mARbP{C-XG
zpADR^m}C_@)uNU@T(kKc*QPG+B6g|Hf>Ykt+q`|s_B8o5-e}*Ps*|i8{61XFombo=
zG=9G2%M+Z_mwu~zyUQWSsrJ0>_nu^@Hpb&zmF=<<KN&E(YYRoV+J!#0{crd0$K!%W
zo$772-)=0P@Z6lQu}ERUERF3~nH;}YSFCJi5tga@@o=e_{K`B3e!sU5nwM_D;?>Gv
zDAPOnY8W?*`^8kvvkyIOU)$`wBL1a_uko6L!>1jQuiDr&zbWmwtN(4y&Oe|I@PE)M
z!xhg?ZTTh{V`7>9`i_;(TGk}l>;ApVZgDkF;pKbmS}eEc+pTPKq3Dkqf*)T;IRBWb
zI_H)nyKKpwx7+XUYkTUw?ow!>>8V3uVcV~~zL`G%Z}`g8y)lm+4<wy6__QllL5#7}
z(I~-&RcM3oW{(g?jw6S>(hE04Jc!-?d}2>Q?xDEb>vp|bRW7)rO`>zs(>J~TcV4gC
zo#*_BQE0)_SF6|Gn^LaygD2eoD?6jpyPJQmyk$~k61>>YAaC~aQPEsC5oI4u(cZ5!
zs^9HQe=427r*QA%KI?Z2zTdB}ukyTlJ5)Qc>D2#)YQ2Xu7U_X<t8HP0!-IfhZMn9`
z-I^{KFn;|W`J;n}$>rjzYN;bh&mwK?q;1l6=<wC$?|!>Y{A2q0P1m{gb|}0`QFM>Y
zTDkO)>Gc@l3o>CXw>G@n^_tB!wktGXxw{a5wWMfu$m@xhlnY#53ZAs_Jm~y*>(cs`
zFGAw)GMZAFY$M)S6e=eP&FB+IeAl&HRb$)z;%BF-)<^Rk@;mb`d*hFs15aZFofd83
zI4x1xY2Z6$kG51!NVelMr%B1pKV%*%P5SY4TD0DtU$0gNW(xT}E<SH-zGnZwU%F*$
zjm!f$_+-LYo{BkrwXa*K!S7Ulyo|%bx?rhe>o+)j_;=QCIe(JDwg)dhe2^~xd8Bx=
zXS;h(_TMjGEvyRu9CS2#!5P(HQF?*R`t6p>J8vB<f12U4<LQ>Tdw-WskGoa9{cf3c
z@a~@)7i47IGpyI=cvq^;WHZiC@0W0T%nw>v8e{RO%r#bTZ}Nc+TtB;y$+<jnUukwn
zD<sTjD=&*n{Iw}N7ybMjePf|(<s6g4$!jX_?b_g=P<QgdnloQ_Jnpyd(3by^yZ!Dq
zHF=%%ETtJ<Ge3BhxxU?0d`a{CkHvdRmcM&2@A;+vsO|Cl>wd>oJZ!yv^PQLEou5nA
zn0)e>b31Z@*vx6Jo-DTo{ZId2e_{t{9c{N;_>Ha&9%gq-E*Jd&`<=a|Q^RZ0h4)VK
zKL2u>XD}8j+J3zf{BgxmC8y)sv$r(<2|vF3x7qES&6~qx3Xi_td_MY@?wKF25A)mG
ztex^`U*5``^vZS09|H{P)=qlSm3ZsVu5DNBK8Ct2a&*wvVX*tLcKf|wlXAD+dzMtQ
zt7w{<iV-)v4#VxKtW46^KC$siZDHYcYVcZI7U%oN$X&kn%R{U0_HGH)b053QJTf&>
znrZj>j4`+4m8PXR8!pILz0U7+=lpcQOFD1I!_qs>9j9+?m~U`MUd#OCDed)t+G4W$
z&Kr9#(u@=8-PrN>8JC-ZsF>~z5B~}K4{>Q1XsWD{{JGi1cC+7+dn)>x&yKyhr6U%$
zf4Zl3Wz!y`vrjXpztW0&A#t#L`Lk1|r;PW>mc?zbovnMHOIo$~m}WzMb9v+K^y2fI
zzx)kZo^-i=%iL@CmftJkl3)>2(N8;KD8Ii?NxnGe(kVTiY@M}BVyhMO&nG1rtX{L}
z)Ln)Sadu{b2lwpq`XV#i*Z93+(5S8H&srYW;+mX0@p$puA6*};&*|S0u8#Q?`ulZr
zOwHP@*Q)02dE>5`W4!&)k9}*7UVf9;=P2f`|AK$YyA3Wb(Gs_XdZ#Y)_Ik8o?~2DM
z-Ma%f9&6d^ru%J;;OEr8JLl*)%0H4gTXVQaVB5Y~?>l@aC!5bUV63y4SdepF#%uB8
z_{U4CD)VRPm`yvxq{z%S(bm9g-rNJ9cHGMUz2GFX!b>HO(~*^*JaimN-j<f!yjjCv
z*pu{KGBD}L{}RTg%$)5PH|l*~Eb`#7puf`|<x6FozDuMpbXw0UYshKB?yjG>W`*II
zi`<jr%QolT-QAk^I7H>b`Lf#!>y7P?*ro_8Uzwd#EoSbxev13@XHP9zJ$`;MOMIpt
zsgkp7!{Okj9dQjTK?yZI%TF?8W;U=aW}mII?M9OS28D=#niFr>k~;ma1l7)K&g#9l
z@zVvBH!2K0vK;G$IGB5HCwCt{wf)(uqml{#yFz8&?Rvd#!}ojD?1^(bLK9wZs@Tx#
zJ~^WMrnm>^fwVf7!_{$>pfxksH}$@${ADzM)BBq-Y<ZIv<gMQC`CPU{)6BW=aj>7|
z)8#S`XJ^Zq{h3>SPqJiEN7~gJe>!H0?3}pa-o;yDVqCAZ&6-!5skfv~i&T>-K4X};
zbZR))<6i5y;@Bs4!nV5(c$j$Po%B)D=YB23X;{Mg#q<5Wz4}iprfNoA^WPw-A-Su0
zTSSS>*__5HS0lJvQ(p*sZxHZEpI4c-CE&^-o`TIOI>K}9GQxRg9f>&he=84TU&PIz
ze!E{UE<M@!@}}{N;CCNok}8j`lc@yl6IswJ%)ItQ6KG1jIpfKRb?J>uGJigu-v3D_
zr>WqM;@Y+yoXb+ZcKZ9frzQ%7+0N<{csob?dUXC?>4`$kle}K;*lEPW_06zeXTqCz
zO;e|PUYni0d}+GO+)FAx5}AUZTq?xnGQ)N5{PumTpuqQV1E_>6HuPJ>qxqJz%w}F*
zi3+#Xp+cW-JDv&oozHYcWDOD=rX){XFYG1q!YTS*!C?<yu~#PLn-4H?+oYdA9i^bd
zr&YA%(Rr!F@7sT8#j0-jZIjF0Cn2G8_Ve#=%?!sM=`3C{>0(FZXZe#S`NWH#oy(~e
zW9Q^kK7N1Ck&j+J3)T8J?VoL<^N?M7i>P*XW5m*JI}Yt+O5W-kf6x7=fJ5KX{?EHV
zWt**C=z2k9sd?=kz5Nru9*kW2c~`80z?-Q$6H2c|KHt>0q)*Q=TO{UDZqS#wkZQ*Y
zO}%6j?_(E_KAW8{*E)a2iGmcBhhJGmB|9Rn<n&B9nygxt$>F-P{NK;#?3%S=DK19Z
z9nb4H?USwN{*Aw@C-6jbs!w0WqW<!msnhMIURitGs^E@_HJ8Pv1EQ05R6AyUy=cFY
z<K6;ZMLnj^Zknzq6n?D@2s?hiVY-CinZkvgywXdW<R3hH7}Qy8E2B8Y=wofol|Xk_
zbMHy<M_g}AGjOb4IF0jKo#x6UsU=g6tqygI^ZU1S#_FpX%-fjV9Q@x*beH1{%H~W8
zaoO&kG?m?Rg>qok`@P@Y-Y{KfUniqwQuATTQEMI+-3a!X{VZ!8-`r>_mk7SWVp34=
z@nS*hOv#Uqz5g>8ik<tn^+ne6x#fCmBU>+QZYu3|O!$0AadTtYHSJZuUi2+=K32%_
zyt3xQ4y&l#tydRitMmnLu%BP?s8hl9JcpLHx7>}xc6=!|P1#dEF8J0j*0@D3Nj^c*
zbLV2F<$c@diavSxQ+(ch{?urOfbHBYoNM$a2t0TjeJinD_R(53{kWr2{YH#+DPK>o
z$uX0+Iyz~m+oXUqo4D3Z<C2{FVVUBNh-b08h0pmfuSu<)vbbwyK|%GtJto)t9p$bI
zn0QDXSz_CGZAESJk5)G0zApy<CWSf0?&tFAy>#|<^SYR7l?<!ih4X*OPx}_X-CbwN
z*QrIDE{VTc^WB2M{XpByg1!2ERkM|!D3tm)d%R7)bxlv8Qd}~tsPURl(}i~hjJbD`
zay=I2neLg{FwfP+zcoMHvLa6UyxQO2-^D*?ZvJ=l)io{oN72WpHPtK*`&)9PEcouB
zT}Kr@J-C;pxpvLvT@v4ynF?FpulX#xwoh&r$4mBrds7y->jvCDt}3W@M(9Yas^!tM
zuG-r_Fl_O6(l}u|M|<7P<c=$*T!zw-B4N}1ge>=&Hf!S4ZW{(m_P0w<&RbqNW$iJw
z$=f2|e|LTB_$u>3O~TZk=lg!Yiw@lLFFJ79nk98ROK;=`{ATYCDDTo-_JhY?+g-~u
z@m+;a-|5`RpF9psOrLNqBDptXbJH=yh4LIBUN<;4u*h5G#J@ads@dJ!J;gIw#yvyu
z)xv%KO!7K0f{OwLCsf&pZ|mC_-f@vhTT)T!kc*S-1IA^Wm+d;LP~q#d(ZjN<OT*0R
ziT#%g&ZhIja}>W^T-$Hk(^6?0_~^>c|0-g>*&EoIpDVL6e+X2*uCQRj(cp*9ZW<hd
zeSevCqW?|U5-et>|A{Z;sGyiqqPvoQ@$(%I1XxaW#@@(YzgMZ}LY?ZvD@~tP{4KwB
zMZknZF7y&>(5n>B_7`^lx~8V5o9$KM$$7HN<dxFGZ3p|#Y`v4hr&;yw%}<Z0@NGQ(
z%lDt&+kWDiMXQU9p9qs<_wqx>`>ibE!c+c=rTmuvAE7hlDf9CRmj*=xe!)E{lVSp7
z(-kM4PZD@5Vkq)`#g+xTj|TSM|1!7Tv1E#j_qB%o9L;~-CDy!*T-zgl)%u?<^B#6p
zf!OKa6?7~n{R6FfdNnI`_OB4`x>K6VPNcazYnln0G#uP;vn5;IL}*jyIm_ogH$L}S
zztgaJ6p~>7O00Q??JnLeV&M@Bi(;kzrky<LBC_qH<HyD=u9qgJ3*|C3fBuyu_?c1M
zd&SfzOG_HPGdBmY999n2X6%me`t9*P(&S~nc7FIp{rz3fqRP6@ZqE>%b*=he!L^&|
zYmI+pEdK9!TPI+H%5m#8b{Acn%?`chard(;%CYOvQ&aOf(j^hFapDX?nTW|}8^0f&
z*79Jz1#gP+LkrI&!G#-EF0SC&A!7Xh=XC)S4!hjTj?=5w_a}+V>Yp>8{b)~BS^_ge
z;5Fusn5XkJ<N`O9ro>vb*=@MPZyCL9&i!8u>SBz4+BY~R9@ko4S3P~|#><=a_kDR}
zu~xFZMy%hz)=*4ItSRi(<>me+%dfUeE$&+wv^d#6WIJQ=qC%dq!-5Lk%_+;S6qU$*
zJz>#z>W}%Ro&0t`9(Xiw%+P6E+rqfGPO4kz@8&%r+a*{&N3Y@D+??0>wcA{z($B`*
z`f~pb)pTL&;;aDWCM&UrD~`s;3B8hAr+iAK@_f|f<(`tUTMqnRl5QIEw&&WcZB|~f
z5_~E<E4z-{ywE%|Kk%!0-mEQKljVBYywkjTx$HZwGSrG&|0yl)J|Ncm$L4tY%l&N&
z96y}QZu|W5LA27fV0oWQ34g8EM(2Om>8p|suI@j+r6bqSKrW*@=hU-ETkZ7oZ@uca
z`TUZewqt4A0>=#zn;EAUo3f`qz4CDrU!w?9%lZxXORJA~HP5(_aC&do0qMTN!0gE!
z*93)jUo(61Rho(Ekk!P*0|~Fo8XdeBY`Q4bamu<z<xkY*w(D<e1RPG}NbN1%?ch>!
zcA9&0$-bAL%=5B2I^;ChbRY7K=3lh*-;s3rYeACr_X-sn?zl=P?Uqdy?CE+cGt=tj
z$9;L?9F4_R=f3=&y@iEQGev0D0=>Q?FQ3JfbGv9)ioD>roM;zl^Fj8=@qhlsPWz`Z
zygx6?^wfz#{_wGrTA7U=A^YX$zS;NtUAjk6C8rtR6Tw=qpmWxoi49E(=ehzvE?c9r
zI5{HHQZ~YI+Xeov?SI#6Om>>t@@hv<wO!M{gv1oN-~R0mvmF$AO#&`4JzVT=<hw^;
z&pPF&ZcAs+{r6<D|2_8n_t)d=|FTUv%)9auf7rAF_9MLxyTgReW(qKDvWi?96jE(n
zo9y)d(WOZ?FK^9hUtaJoGAHAB(fx@+Oe?3E_4a+)*ZWEDh|$K4)3!KROjg{XJdOGL
zk){O41>X*`92R;kp&~o$@RILEYp!f4-@NJ5szUo~jXORr48FWkDJXQ+TQ0GtY}ean
z7Q0{NSjjuuE^RZgz9*L1ZFbvf;l*PC-P#|73x91-xH@51#MTB++buJ>W_w2|9Pv(g
z5X2c5J8#E#B?qqKic9S+%RbH)I9~H$iZaJ?ouB6xu1Wf*tGc@<_33=ij<k*H2VA@!
zD?OF~t-ty7{7N_Lv~^Lp8m^{oY1jD`m%yXrwr8LH=R3ySi@5H;;BGnlSpITM$+;Nu
z?#}hiM>LP`J3dK_LpbyCwEi2DccvE>ux?H$I<?pIl<oPoIZ^YKB`#)9ty?@NM@H{B
zlfbW5emSMN59U{tZ)as^TexOvt60Q~$ldu*Rx|xrbL+(8_bZayTQ-zyXEr9>UH-+k
zkmu&jrR(pv_ltcFI(N}#xufKbn%V!h`E6RbIJfXd@vT(B#?*{>H;eyIPo$pz`${0g
zn?u0u+%N6S#)!ne(2j=-Wf!=1=&7E6@cL%)qU%mulrvu5{(i$*eQwDkea>5)jeHC9
zo_<<auuDh&(7eSn{(f8Syg*lRLS410uE3P-3AKfB)7U?Rres`UUac)7`e4R^7lJ#&
zC3GC+b@u<+#P1=VCATB?(%$)7=7=w;(|V`BeBJa?jxAzLEL}~VF4n5L0vXItgpL?4
z7s?4gsu@3_l~Mdy#8e%DdCiPJ4k(`b8QUox*b}DH!I@i81e%siP>PIK)fM1cu600d
zvVqfGDev{i8kN@XEXtJKU(RubnWf`d&SQ<r#)#H!yJqbwjQ)E4-rpr@2j1FF3;HGg
zePe=gpw~|~E#-E;`!_0Hmo*-Ex7D%i%j!SDu5TN??gg*;kbmUk>p;)gS01Y$s$cB7
ztG)KV;OmD)Uhn$uJ-qv>tkHt^(x>I^>H;UHs^#oV`6v|hR`bK3?&+^${1+^I+xxn#
z@dm@+C>f@%$cjl%g716gnY3Lwdiq-E<l>!{M=t$w%(C9B@g%nKd;Ff`=RUG*Y}uQ6
zS8u{Ox8@ryQ;Mg~UUYZKzs-)S-OY6+Jr%wmdDE{b{aiPv&bsR6l-E()xtA>VZ`vRK
z*Qwz{{ft<HL%U)XR(@Xhi*;%L8f7PjgJpO1CtRrvcb~&jzx-D#!!l8`UAvAdtYl7<
zUK20Nl*`Cya&qnbU9k#g4*RWGZb>oCulu#~&8KC5rqsO#c`NA8<^w{4!c1NY0ls&)
zXoVcOadzdm1<KdwESx#hM*RKW$M%6gS~OqPHCpfn{c%nyJkeP$o|Lr2^VFh?LYtSe
zF0$f~xV-9P9Cz-LJ?Caz6mZvB?l|keNov1vN|QjJ?YA2eUcSeho@uAd3yL?ha1^Xa
zp2M3s6*L#RS+V2GIcwXc`z;yk{VX1~{BRFhS~RII%5dAlByF~&>=QHHEU#LZMD|5Q
zoc=V)ui4~7$Z5Id234}FxxO#Gv%%qjk_uB()h}@-ftRKG9p<q8EI-tBSCF}G_uFmU
zT(z=`?}}+ppML&PLZZOp{PVWodAiJJgs%yHCb;rO+@3tc6MsIR|G$U#(t2fQhF{J7
zF&7gbJ7<17HX&7cy3Rajo03WTeaj58I8t4WALm+?{AXqPps5!2-s8Xl=c=remO+j6
zMiDVnzE0t1lo8fCYH+Bu+p$1<O3|hdOOL*OV07Zn>?G;_*gZQ155-Qn^!~%I%lt=W
zlA;~vy(zwREzf4n9oNjq9tY>-TGxiH{k?wQudGL2w;$PBPd1EFEpUq5_)eTde&1dh
zyM~RO&-umXTnhQ|Ac^te+ld)Fba>)=T$RtAagn)r=7(ImP|ca=bIb4bEuUL<YhFd%
z!I@@nqi=JliH7_OtxGOC*?z7`QA4B2;)34WWS_(AZIAPw2>#$U-k(r0{Yc{WMX%+O
zlD}s^c4Sy@W%g><QH7c{W*+NmYHBvTnWw`ib9N)cj_1lp!}X7duJfGO^vFiKOt$pr
zkB_BaZe_1O+Zdc9#&fYKv%7i&Z+CA2H+TeS%SojK$E3Q>S_Z$}FV8QzpuKj>rM;jj
zl)4K{p%D+0PpnUUWc$IO_)(|&yYp=g!n}LV8N?ks#da~~|BfvaWlwlj%sr@mR&{#J
zCeywnAJf0RTD|^UX3&#ow_cn$pEjrPSozz(ugV&iyb|USTXV4ejM4`FYS1DJmb3?!
z@>cRMKx<H#ciZ^AIrE#Vbl=}^w>cwCww!+SK=KAhPh-{5m&@nxW7i8Pj5#yEXJX%B
zaf#f|2N(W3bNq0=otK?~ombiHE1|0Av*#9kJ+*NHzf}LPcDbsI`^<b64_NMPo|3H8
zE&u${4+~~J>D(<Bx9XI<D*JZy;2lQp!%C&Q9YpxDAG(Uie(_{Gv+nG~_G-I2yBNDS
zUnGt>HL@MdT{3m4O((0XY{&XH#@Vy`dp6a4ky*OKe{v${r+}vqDqLsZJlfd)drO?|
zyWij5R%^_AcW_a~t|!dlF8ALqJZd4d?TUH?v&ARD4H{2Ol7esZM6J3lId600wZBXU
zpNK_r2%lK8#KpWttuk`1@{0*Mk#&>T_}x0!q3(P8*^H#0N7r3z+d6aF=8wxNukJe@
zy>u(*wFmQ*S6Xs!Pd~b@LjSpBw~B7^mXKN3CEpjW$P?s!CD#05;iE`FpG%VJC-3j9
zRXFhRrWm{OircJ*9z@94R)4E;S*gC?){-TQld*5+&0xn^eSwC9j~>+QJ;){<!>``8
z+5TLsrTgJiPdz^W`~BWOKRxS?n^VgzJqC9sCOIn>Kk*ryOjCcgG%{;^*mH4jV??{N
z%YK)etrOI9WJ)J4j5uL&YZ?E}Q$GdP3AzjKh~0AX;sovE5-(Kx91PeO<Q6>hy<ISI
zL9N~YN1spH|NgRBbB4&{TY+txt{i;FEY-g4)4l26AN`$G9pAU`K<6(5$qM&-Q_I`p
z8mB#!{CoI7gCx`D=8usQ4At=o+}twHpB|V~^=)7N{=eVOobm1Ntg117YjU}6#`k>}
z8n&GO9kn90I$lDpK<o3f@6G)7Gv3|K-#2%{&*KZDSH3^J`(vN(S^du})%W&EK06U~
zS6_f_*WYiq;}e+KJj5c7fBNAObWP@G<nik@Ie#K$*B$ZlsXx5;)U{;657Vcep4Pa)
zc+t62OAof3NZy$G+Sl->$o!A#r909>b0&NYd0o4C;nql&o7*C1{8^fOs&BUIq+QRK
ztf_R~URC+Nd#-C%w&Tq=zn`6b&jX$lzh-v*&5TdauA9lO4$rBpoVVTLM1BYBAqQJa
zmRrnBi@9UBy6?ZY-1&gw1Azh#6AP9<Emt21zc~CpMxY^`Wj^yf(LG&X-YPbOrVmU5
ze`&bRnSSkSb-RPAKmkh-=aoHu&I@`K7&iYosXjkO<gN9)mtwYj6|)U)J`|nQULm~J
zs#2`t@RXGSJ5^U{D3)tJKB*Xx%VEK^(#&PAZM(x%g@&kIoZojWvg>o;%lxjjdQFk}
zrOYkGFZnWmmR^tDu6TuA==yQ_`kIehK?_W-+&wN={YKHlX|;(?{xQXXh6d#cOd5ZV
zDF(y~97qyf#T+K8c>SV<!EN;$p#chJNv9l^N_=HJ<QUsw6d5-C>c`d23$_Xruw07b
zsH$yu;8jdWbAQpi=yTQcx#jEHcona3hHzBPE#Y@M*dX?bd7Ah$Ck6i1@rM<wF3*)<
z>T|IA_~iF$b3T?0laD@N%wlqBYHyjs#klZ6G5cedQ;9s6Eb^Z#=Z0`tFlAnu`MI#%
zi^Cx_VJEv%<E4o7xuto>?u*XbCb(jG&RRcCh5DCftqsZ(%viUVKNDEN$6`=w_Eu|!
zV2thF&*!X-70p-r@!#umUXThhOwujxkYYf&z=2qXea;E73maSgh27;!&3$F-9Qqur
z{)qhME_2~X(CC=s{A%ap+Aj~?jn7+NpW|P8<olQMRr#R6e)Q+TODX@X6>*Q`{!Iz?
zyD5Fu+s6BFk;8$VC)H;2+^GNm*Z;@^ZvNsU5expDHNU@yZ{7uwv@)|-v2{P6?)`9}
zt$o|>ce}DfZT3D)n`h%UZ^}WnhPsT|HmsU^3Z}=FSxURdY}pIiBGp-}c{KEP(>B3%
za<yMBw%@OMy*B%yXYV%o+AkNETJDuAy%Oji!2b0-XcSVv=R$$_dCuwEzTZghzr6ic
z*6P!sMNrpIyxv)I-aUOrVOu%pmP6GWXTIHjzfL`|zTuSS^2Bv}rXPAQm+(fk_3>T4
zxWCh)^D0^28mwdHxA{;}@$*1ed1S`I)_IC@%!aZVvv(a?l~7Z5>DcP~sncV(i8{uu
zdHe70@BFsC%&C{RfhI?OPm2Sc7$SWmLB8-tV*A&FjpC)1{*NLV(vO{$nNxhu()#gI
zfr`n;s}orFU5~4to0TiSatr9Rn<G!vbB(X*ZoBd5)ZXv+ev3StUbIJC?)SRg|90`F
z&&zzaJ#+SVDT9OqYG>Gs7f9UE7MT9{K{LPIwPy$J)qcGizQ4Ib`V8ZT`?cTio=@P@
zaKFP_X(*%Qe&+cj!G6mJd*AJRK5uG#-Or~xCCxuO{ywvN>)MFg-AWDjL5trL@0>Z9
zxBG3Gn%w7{x{dM&XWp2ZK5ysjv-<ZL<StFzd%>*sgPi)@l1p`F?4aRgvlEFKrym^o
zey-fV`pH69v->rl_Z}!uD{i<ZA@+^m=EH$cHO*)Aa}C38vH4w(tA6WN(Hi1#u6RxE
zz3D%f`aWn8KQuKw?x)<n>6QuqUP$YA)_mV~jN_rh8vfb$Z|Co?<$Z8GqEYxM$GhNH
zzxKX-Hv8JvpGOzl-0xnyv0c8dLh{+e4~O~fZ#`RZ>Fa5^1GAo1C-Pm`bNF{d(gAs&
z+fU|JzuRg3@Wr}GU%P`X?%YsHe>^)Yv$}-kl2A)j#kptaj~`>3U!~;3d_7_Z3(tWy
zmNEH7{ZY%F3Vvv>HY@(OWBV?h9?-5D`$`>?bt={8o{1TMIe+Wn;jK2W--CLd?e?G6
z>U9^-&fT_i#-1&?ESsM^-TL>7vA_Ni<4IrHjU*?2&cCfw_V2{@Z<l_X>}lEBEFF=3
z{8;VP(D2;6%CNq(bM|l9`^7Hz_PwdS$8T-iw(;7zXB%gJp1!SJ>+P@C>+6{-!Ha>8
z)nD7zJG=L!Qvb~zH#{OgO!0kwVBYfFXlrJ6zL=sD>z#Mmet%PZ`qu6ZhEerl)6d>q
z#IPjycFmKs`qERjCjZ^|Flye`y|35po_AFK=e4-1`G-#4GTgp<%I3oO;<KjGpJ%5$
z{dTwfe%+sm)3@zCCY621FD~x30?WLKYh))J?wC{m`No-_%J**_+pXm>b<dXE>gy$Z
zId>{wi?^JTe;W}yL5ZE=(<RFd&nt^3Y_GGtae?jRtD=NQ{WjIpzu2vRJMEhO31;Qc
zZ)O77*ZfW2PL^rxX>fM^Z&|tN=MwoaSKdn1c86903DurY+nIVw*KXJqUd$oV%CPFO
zf_%-s;)d2oXR>};GHG({d&J*S%DR>D<Qu=&U58K3zaqz^lc6|4jQQ==I+c6Q?yU@k
z0-(9hp9%d3)w~}+D>Y#;nydElW|Y5*)ej}-|JNSL#=PFQ>c+pEENwP}HA%DYg;+Z`
z9My5}@@w4k*{0;nyN?+SI$FFUr>)CPSd3=f%ls4NzpQ1^)_04<-kKNwjqT>!bGEGU
zz<no$|GCrW?Y->B-Z<sggQwO~Oq!Wasxn;Za|+!AR2^3w*zj`MY_?3<sUh31I7MA?
zJoHMzw`ap;KWo;^ty7{(mlR!c>CAnisF!KSnpu0~yTr;x=_M5$2M!7KTm3rx>Vy7k
z{Tu5995yn&^OoY<609WfvFEU>c&x~hSb>Qhj~2463~2+McH~j5m3Qot2&a(D!m9#L
zk~L!L|9*A6<>fdlz%gsqM=qvG%UmX~Us2e)r{I3=_l1dqD&m}zCbDGuwAg;XW2~{E
zWWubB30)}@Zl(PAeBQp3QF<O|jNbITf?~}d0|&D&o{M_6_%@luUpU2eNu|@n|J5AF
ztf`J#o4|+Zyk5I~o^n6O#&bX4%d<RMcgy<um+dd35AQowc0*H;!$H8HspN38Si*$c
zuNAiLR;X@OxZSy9;pUI>g+~NIhbQm`P2^s^ZdcX>t>_86@&eAZDtvWHGC1NpCtaaM
zd)*GDL*c9Tg3svMbg|>D_f~@wcFIaZ6Zq;CL@zaQ>q#s*EnD~R=kptErH)ZWzJg26
z%ZYqeoW>m4aA3(l$tCvk4oy9-s~SJ<{Qr86z=Pjcw_jdcyl?OR(r70J(=tAt%=vSL
z8Z{31O^9`TaqDaR&Bu)FG6EtObx$<tgU%LnJXT(~xc<$?<A;t(=ZmB$h}EAq(4RKh
z&|l!S!ilA2E^GmY(-t_q+wr(hVexhbRpzF~TM3u<KWvj$vgYn;W8r@LYV~?PqbjHM
z)|)OZc`1<MA$r;<Oj6agMM-(S$6t?hyCCzwzg$HtUte24SD5MCp;vQ0-+PwN`>B9M
zX@mD-g%h_bmvB1pU0NN!-pOvcb)>=Z`;-0Ua{oNC{px5m%|T+*pDpu0cI|00%Cua;
zCE0!Sd4OSn(k6?(#~V*Iv-9`qY}omH-tA3FhZeqZ5%v{{%(R*CwBX^+`z3K48y2{F
zn*aS_rEl@)Y&HjDib75Pqgf&*vDT`rNd|6u3mI%2*^CQ~-M1;czIS5QCZnx;nie>?
zWjY;e)KOX5SK$}ALezh2bHj~Ui#@+xDRIiW9vd2UZHBwNQHn?TMmy<8kAFO$Egv^^
z`ggZmB20SBCmFXleP;Pt$2sTE(|XMl>Aq8%71AfnU#ej5ocQOXI*;|64Y3ukRxWQk
z)W-HxjH_E`lgEVl3l!$tPn_i_%r&#~kFjf_<r|G#panh2>p2dk_6RS~S<zq9{7qoi
zW$`tJEKff@6?tkLVDjm?@DpQ=O=}bCFS2hETERadUhL<SJ@eA1axmr|h;^y`r@*^c
zPewyZH}j2hOIE2(fr#^u$=4n$f>z6v2nQcO{B>cfLc?ltjR_{Z7y3oNJg~Zyf3+uL
z<s<pon@(&|V9#|t_peE2HEZpQ!o_a7;eGd-=E%2cE}OCF08_Kp1mS%elW$}!?sfY9
z?ymCIh6(f1KN*Uqs-AFKaa{iV6A}Ha@<xpdZ=AMDoHg*i;`(>`rcbAZHB~HAd3v1x
z&0jMkel-u{jfp1??x<R&#}dFY@$=DFX0O(6m1NnX_OF0tQp4<E`!|bBPX122vcT!E
z*F5{jot!_JZv}8{m#_J7u%h4UozZC>;U`;-8d`2#xwxRoWxD&l8%u1Rt6%^5e7?Uj
zKyga@CI!cpAEbYtxLbZ-R*-f7TD{Z-eNTFH``rERDBV80l3(HRNyP^O8QL5#1Z?;@
zSo}|2TOO=%Yt3fPCyAYB?+DGdkP2R+^GI?1&fwKsGvB7x2jBm+V|&q^W}P!(E_!#G
z_gtOy7GyvH#}-MJ5(l|Xo%b0WPi!5F&qO(ggdEwEkaV+ZPYAf!y`Z)2sjnrA4AWd5
zrX$5C_Z7K2D{xd~?F-~8w9(uqwr}abQ%qaL_P_KtnshDeX35H<H%{dSZ<@PH{M)qO
zesT8{FGwmVoV_sd+qJ$nhg&IfsjhP7$;=uTnK>1XzMt16=yb(eW6GX`9#4yMlwJxN
zuDN1W)LFEn<)wSx{=eTUea(F4J#nb-lr3*z^7)!O!|}I+EE8WN2P5~FHnVAsM+7?@
z7xk=W4KrMx6m-=#VA`|pUh{hu_6O9bgkAscqQksUXWx%U{h)cP)32V`#)KTH@APq7
zVlu&JqgAD|qgqp1nDX+Fb(il{dr0TSINe{Cx+LX;bYdpwPObaNi-l+Qe%PD!+284<
zkY#Vxm5B$RUT>MS_sb>kYT;F(o0jfhVzjp-#KS$=?o!#`dx{SPG<cb0=KO!SM?}kl
zNwZ<mm)S{ISaoMC@YD;KmL#n5&NR^o)b`TnboAoMGTXAneDz`DLlK)a-)%U|_q^Em
zbm_F}%;SGKf+pOa{<YIFVPR@#zpqcmBQx*nT&@Sqrt0mJ%)h<6`}>k(Gn=ksZ04C>
z{~2+ICVhKx@v-!w;--R*_<NBFFW$ctSYgJ(vHK0j60U%=R-%uWoL=U};UUSj@6Ta=
z`yO|5@TkfYZ_^)@0-S~CEImK3iIDZXVe{R@h$SU|v(}W>9$WG0zx&p;+)@$SdvsRY
zp$G4m&#!yMCwi!O!q-LJdcRaQu9j`=;R!xp$T5YB@y5HGoBSG66oU@sZ!oBL^E{#T
zcV*I52Q!<=n~#`ZGCF(J^R#JszqFXmr=&d^T53`I9=8Op*{Wa`ZPImw^NDo+9>Kl;
z9#zTx7UB`wsDAL<k)XKf3eC3MvJ;B!E?-l1o^M=t{IkJ1h25pE#n!$u-19_|ZEDv-
z8I{K!b-OpzXZlW>d-m|Na`snFZ5gi*ih=fP>Nf>3SDsk-WZxG?RilF}!ZqxnOkWFs
zy<GlYQU8STX|?6-=Tp6nITI~|Wy?O<g3|R;M~8>{X$w<!O@FE+5NVx#Ut;lt^~dTq
zXP#PmY=%xyF5lsdp7a>c%(;S=OaE`TTjN%|Kk=u>3YlKh8%H)y@Hy@%{p2QFe(tts
zUh_ZP%XHRrzXsYY%68z?B6&#}zl15S*}qn}#jbf}7<DDnde_S97K>{+PcR%|S`^sx
zI3xYjvDx`8`~UsXR%%VEO@7~Wmvdf&sIcX>mG2ciA{C@;FUg7hQc#!^m{f4G)>Me2
z(f(GD!#c-nY6bCSH&f*wo&V$`cQk+A>8EFyzxAx%qssqG|Lo`L_6Fw#B^(Yn)4iW7
z39#&)^R8sm-_Bm)e|yb3pYq%P`LOuuvYOHf9eXa<^%=};<*jbxom-Tk`RbxzDX5tr
z{UGpk`1z+F)>^urV*PdZ!{ti{pL|{En;$emh$(%i$WG30eRo=8wEqXLKXA+;<E*#l
zgUjr5OrCzLk*#?4;pFVe!At&bE8)K%tLN*Na_5V8WrT9ufhD0|_D{RD;_7F++FvgJ
zV|SDvx82Kfa^j%_i$AR0eoyLe+Cw!~F2*BHXM`V35I8EJ{rhH`s?V>EDc8jsH|d<1
z#>Z>OAbxP`f{G2N#Q!XwEhfOW?t`}H3U%&_|8IsBTyb2y`rgz2ZLih~&8V3Bt-aw6
z*W1-w@4Mem`^~@XkYEPC3~08=Pv=@yqr{30D<gdS;_jb&w|Xas%6eh5ik4X%8lu|C
z+!Hv|iz?1NY19$fopgd-zQ$m#(#yMjN8%>__G1kE5Iy^PUCx0gig#E98(7xF#La&q
zTYjgIec|3E3%t2CU){eqM`vNnmdw00lfSIrey8a4Ed})zO4-W4Cw(}5@qr^RuUN;T
zKe@d6cTYW!l~nHF-pTrY*0hQ9*J!^m_I}9F|IBRJw0W1?&35QH&6>E&`}djM?13NL
zl_aLA7B4-NFTlz<U2~dB!M59nwnjvU&2QSUKB0CgXV$S(pjDAC7vHH?e3a{|D0^s6
zG~>=K?{&MLmHm!Ay;|Vu%tZ?33;Ao+>${3%7BwUu=T=*OeN%k??u`lu9G$a1$0i&%
zOS<%<Ii<dU({1IoAC?=^Z=ZHmNQypl?pS{JoXNJ*>nomrcb;jWU>0~IV$Pp~K2Hux
zGkZE@eweKi_meHcz)2E(bjHSyi=LfIo409C!1goWJa2F4F1a;#;x-4C0BH`7rx!nG
zndCXR6utkr&}`w~n|m&st>x3#Yj6vb4qqWzGIOQ-Op}c#5681Bo=Sdat6=%>l95|&
ziXg{hma>e08V{}*P2&6#H099TtIua#xp<?^YiW7a#=Uj^x4qvV{r=xW<lK!XAN7Pz
z*)P7KnBTd}yL)Qs`Qs^`xwmp3t}4%abaVQr%BNhSQH9D`Uz9d82inJemDM@J=^1jC
z!{>U}Ht&_Invcx=w4r9gvlrgA`mL20YQzPiG~ZUtyyehvc-A4UJx3o-XkMxD;P?&a
z8{q-H%fqh;X??i$Kwn_#Ua?c!D+)KuZ%Ch@fBtHF(T>oP^O`q{x5!OT%UyiI$@)!X
zhF9A4g4}znlDBmEOgy~v?e{&QdQ6VD<|#2&*P4ax-oE<fz1#2Kls5C4?U-l(>EhAz
zcH8eC{q@9oqmhE)ji_(4wLQ*!N|?U%{2R*-PWOawJTA=Id}cD0LN@0cH%L3`Xl)N$
zcVp^zh6$SY=WeRmV%6)fkoADUE=#wC*`-jHVYb_eR6oU?lfO=^pPm<U)6Qg>|CWPt
zXFFrwOPg*xXZQP!@}{R=e|y^#W6leIj^);G=;&becX9ob^-wM@xi|0W`rYq#y*QtJ
zJ+{18r2C%W!;&uwYmQ1JZxQ}HcSTo)+_B9C*+LwlPM_SPF1zh4b>;o8zrAmIzBETc
z#%1%blCNieRc`I?bYv<}s9+O!>XNqC&N&pw)wp3gpF(oM3D-;}RnAuimv+D3S1x+v
z258vspp4u~f4h$Mq7&yX^gY?GET9k^W%TyamJ&TCPwtSa^GoIy9+TYd{Hb74ThfFH
zTO-|eCM9z8_pH$hdnvKvxZD3n-TLQFA8&fYv~as7L&WYAVGHt(+_T^@lbOQuNv8Uo
zXe4)z?x{;@zs|e^9YMCQY<}F=MCId^eqyh^m;bE%zGz3<`P2Ena<lCZ<?0@C=!n_t
z-q6b$?XA9VK_UBucAdwI56H4CYL!ghFxkCUfWPpO>2kvxQzN<!*=!zG*;=x!Vr0Cg
zrjr%%WJTKMpU%Apb}g%|`@Ed_s@|Vx49D*^xhb#7*%*+YaQ|lB?p(c)p82htUr#A>
zwBwpwpm!a-miuaW{9nFXTIMU~?-1Lvf8+5Z8?Lr2ReM-CTf%;mJ(p98WBV})rG~98
zk%!`6FNj+3E0bGNZDXsBU{J%SX(s0sLcjb7e$*oIa>~{_(>PsZjd(WBQWWqA<Xp7P
zbp@Z0BQsl~waQ8cV?kklPnEOtzAxa=;BUKptW5LkDqaacsk4gec4kvp45A)8?|HxP
zci0yG2_KsiB!oHGjAr)ly_LKsv|1`(;HKp4=gQ))ViOw@gzPiyTvl+U$Z(uKDgISB
zZ`aFZ9Ts2KO{{YKp~oU_%iJ80@;qp@V)gF1B1~2%a!#yvj#aomMf_D}WPSF!ozHSt
z&Y5gfpnl@8oyOY9Mg9RV99ic)?>bv-n0xS4(1vY?Pp&p8{Ge3Fuk|V5+oL*`KpV#^
zz7_BHes7u(niExf{DT0?G~wS?O2V=k$vg|P*Y7o(woun8dO3%RuD{}qQ(xG>H>k8o
zHs4<;aXF0hn#~9A->W5=77F|Q&DoQ4WWrL8ONsB-Y`c|J{wWc3=7D%o(gV4m&|5b1
zuP{|E(Z6%a_C(KRpKUUKA_N{NaqEBja^I1qgHP_J(bpfdFZ1WD$!Yqfz&X+Vt<Jm6
zvqFyO+$_IeyZF}n9Q~xoje;7lPAUcja}*rd!gs@d(~0Kvn|rqOT|GN(@!BsRzMp?s
zpfg4DlGV~XtMeS{PKf^2j@XrD|4*&oH~!OOry7MqyGI9oj2<pv&U(U8V4*#2jm`N?
zZQqvi2|5;MSN+^8@R;X7zw`dmFk_ZOp0O!6pPkTMvl%?Ulp7@csHR}&(`nTcp6~c>
za8Fg8)hshbENpq)I*xy5`-S#I*zH-vbL1G;R@U`b>&#z;ibVIEy0PN%_rmMyEEXYM
zsy2?cJ$^Z#3y+#ryT7)4^*YO0UN7sfujWmjDZD`!6`i&^r)IqGN?l-LvBL4~;;9;D
zvse6!beg}f_Rxj<ZI3FIZUqHOY%M?aa)Z?COVdKy76<A{W|%E|dQzC%X4=7LTrR5i
z1+Duk?}>Hpon3c}rLkaAe8$37H>-6@?2g)p;v}X`yL<TkmfuzTnrvQG*4UY~JJ>om
zIHyKu-rdT=KKE1o<fxysta$9s?42skWO3%*=XE*%Zr$hV4{8+>;4gCVPA-!*Hfit4
z@b);<CB9cFIP-i9TTa>g)sn22=IKYh-gnm4bM0@>TmPlQ6?^A_P8$!r<a+(Z`^S&-
zYdAXInu=U~cdUN$t^JJ8gm1>lfSR)H`(4+`osE~}Tf0WlbX8zju|DT*r){i^_Q@(0
z4}M4pb1zw8Z<P6y_2yv~#VZYEy*$y2yG-0>1!eP9zuD+6GOdeOYHRVD`UvHlWfMIg
z>NW(N-lDp@{RGoSs||Kf^mXP<3w-Xz>2&R+<1F96sk1jO@ND<tnK_;1^2NgpUoY}K
zx^jDe{eKI+V?Et6oD0@g?k`i~SkT&KB(y23I@eu+t<z}TdHer={+vDOa4O?ecNqhR
zhoj0b$;Y8L9u#WLeBRH~azO3eF`m=TSrY|MI!s;owe6eqIYUP;jwp5>34tSv`?Ibq
zsBL+^>FptZ_XSlSkBYnV%CoFr*>9{7ep88cPL|gTnX5ZeJtSlADI5@et;SXIaAo>s
z(D_AArfgb}`~5*PKU?M_(2lGPoyzBO_V#^<o~O0WfuT=lap2@<B^qihSEcN`0v7+V
zJ*Cm-5XBj|<@5!&j8x;ez0D2>{`7pb`mlN9=7Xj_*W_<b3HFN&IJ`t>mW7cW@89+B
z<fp~w{mfX+Jm~-%!&G0PE}l)cUEd`N({3L%pLvI!b>+^s&*!Z5vlwRf8_O0o-B=sA
zRm7#qP4?|0>)wqg_>>$DCa^D2NWVBEWL+AUNY5T;mRrm3Z@m_!9b}<Czow|&U5+7o
z%Jt*78h*PR_`RQlvDSEgn&U$e4>2XxKW5^ORYkrk$;vRT@SN>c@@rMb%?P9T#AS!`
ze-^zJ{-OLZZN5tMii)$p*|$!-o);JSX+e~WuDD#XbpmHr2g}ivg_AypP4Eo}pXLxU
z&q|-g#k77}ZMC~XWXF^rw>2jSF+M#i!^GFf$H@4nEAg+{Q<48cN_`GmGoq$9hA^0{
z4>ILApwxVI$p(%<y`tN>+g<mkZCanPC@N|zpLL|O(XH1?JFoO_;*n>bmXhwhLvK>j
zaf6-BlKxRyhu{3&_~H43HylS4f*y)WdbEb_o#nhBRN%nTR-4Oi2Q4~W?4BLk`~9Bu
z%?yr5wxR4y8Zsx&)}P%I6rMh1YbNXJ@;NKgCO>hCPqEaW%fB~mVbH<%RTCN)u&U+G
zGt`o(JG<&bVQBE{#c9mB584D<v^%0jmMQO<KK*4wv8~At8_+Cn<I3gpem&0l-RH1L
zK=Wg{nDF$7wOL2cSw5fR?8+&d%XDFtX-uN?ie;x1vS;M*%$l%wshRr+J(<W={}x#s
zuzofpnQx(9ig8{(2a{XECh#^UoutCAz1%W)9(xG<5mIdPe!F_&>4QNhrKUdP{3!iX
zw)V|ePR2(oHoRXt@04s~h(Y)XhZSmeFFn>pX=SWCs>QNW$|&W;4KBT}o4)+vw(&fX
z^HC#u&3z8m3imrNPb=hIzU*&Z>o09QOTNXA?b?n53KuRY_uE`5KFn*r$8Q_|?Gs18
zW?8)0@+r6Qs2_8$#^>gix2$ZHH%bM><<6?+s6P3-HGpqw)XrC(a*>IS598z)JI0hG
zn=5^P8ps;H@8P1D!}plQ|5*Jr%@lV&T={&i`M1NOVqsp53i6GAo6fRHC2ZLBAY1s8
z#9Bj>ofZ`foYv%PNr_C#_iUf6Q2zX4$AognYM!j)LdnN71Q$CCy*f2T&}h3--P;C%
z3*{!J>z{HgnL7FQBpw!>Ugx7>Wx*@_3}p8(Mzcw;ydgIK?S{jA)2?0!zmqL|$GhhG
zT0YAs6Ozx_J%2OzdTjn(>B5J5@7MjFU-D+-aT%TH&a)}n9~%^d5_mk<@^0F3e7BSn
z>yfi+zDDw{M*<iFzt}Fzzfm&T_wlmc?ix;I=B&-#y4xbYtXiefBY1Gb$JfzZMVBPa
zOU;t@)|V{yw^rG+H|_RPKD~pEdJ0B&8Xq_GtL!+EeofD<<w@fAgAzP1HD3hvgfc$O
zs11~V;#e6hzN~)FKBuP&$qywvtEM^l{i%F)L*T;pKU1IW@BBMESV8oRrOsp>h0AFh
zZur!1|2B_z+WslOejLAf`{L3qXOr~BHnjOJOg}&G;%)WW%(F!gE)r?7V4G`X-5T_3
z<(8fsM*o{tU28MN?&^BKoV;`T)6YdQ;c=Bqt9L|6zT@0{X6s%d^`fKwop+hd*GyYz
z(cydknePRK9D@Zyny2NbbVn3ll#&fsil`T^>8LtV8Ze`|VpF<t+T&%huIFS{#s(%_
z6g_2p-cER>z>TP9@1#>2wptl#iqvSHQ#KOTd9aaLG0*mXbCaIy5jVMx4*Oru8v6OG
zTh{ckHCN0OE$V;oXnT*HyDZ1)N0@`hmd4qWizeSIHrey=)Q*n|lDcxUvi?lD9k%qT
zDgW`46CbW!#20^Qx5$d$TWs&$7SJ#D_R`$9C1+#xv&|vBdb7Q68Sy!<{Cat#n6!7C
z-RJvrvMXN+FvZ;OP@Z7JFm1BB!~cn_DVASP>z-yi9l!JInwpIbrq8~2^tbc!l}nW0
zuPxv4;ShIns2Rtn%ad1cy*YFJhH4I#DQc~`e1A6nxY?n*tt+B9bE8M%2F{I&1-H~4
zeV26l&aw}R+kNHyw|r^d(gku3PCcwC4d->epIqE_(zhddqT0RQjh}rtNPfNYkm<Wt
z<{>LNGqKc)e$d=N?VUHaPg4!|uZ~D*U-?&0L~PGLA*OqKZg!bgX|R~}3A}4G(ckf>
zaeF~v<L>Bkh1v=0B^y7jlc-Kw>Mvk+tz%~=<2jbzM;BPLCpt@nJS{q{FP*pR<FkS%
z6Wz^LF6LNSnETMZx5D~N_t*A7_0K*JwjGzRx7ju2;98%s*4dUyAEa{)`6k%TV~+S7
zu<vHaLawLMGm>wt?dknBN&DCa-aYEC<>T`zJ@1F|e+pjS<=6PcaaF60?h4D&OVY0L
zo|mWIciLN3d&bQnXwOTvM3b8>H+X)&&hRWYcPSH&O<?z8sGql@;qr{jLH944{mA)Q
zqWnBE&eCuFOHQ-(KE-dBm2Q6e#yt1g*633|G8QkroUt-B$ENJ5h~BmPk+0Y7ez$R&
z`jTs*kEOEq-~Qxvzv}wKrk5O-oaSolE15~Nzdo>sb3<Tr%hDHu{NYm?eL0-kqFRJ(
zU#(c2BzI!E#=NdQQs%F6WX-bYBs57}a;a}y&?(x~>=P8$I{PpyNB4#8HNrO-8wD2B
zCANa@RLI=?QSQ3gm+m*+<xX|S85zxV64x$_s@%V)g^BxTpTnmG!EW>XWMfa=%sG`|
zwfzN`_L>6wH!^0{Nv^L|ikH}Jy6C0aIh#9zIrH4{6g`t4FARMihcN9vEavy_fRsh>
zhTpQ^=GJ)6Rczi^ck4hKcVJf3?0^@%f7*JDzkG9&b67ED-$eaL8-Bm{HOdOzy=J#G
z?m2fJxTLHhk}Xu9reV-v<Dips>%{&|rB}*L7|xy(5lNA1nq_e1%Gp%~%HGNcL^zsT
zmZwe-;pqP8kh<W`L^+FZcZ$!i@LAXp7g%?!>bSa8JFkGyQ%9{z&pRFOH~)kVOjdg3
zdR;aTW>4I8sY5bvSxj;NjT<gu|CUX@UAbb{qGzi(^&_)Ry2pAQkUHiNDf7AXi%OZZ
zqh@2dsOYr)SyomGfBw#DW#C|rmiC^VyKUxOvxV1Ao{`&jVcKc66|E)@yLEiOuuE&t
z*7;T$)+)Vorlw5*`!`We^M5i-n>qPUPvelEFuf~K;nJh(_PrWwA9JX*x^;dJU{V!Z
z>t$G(8@o}9w^Esp5j0}w#4$r{#fpvZ*Kk6bc}lX+7g^kjNDWzC6<D$Ks2_Le`!%g>
z5BF9Taagce>9HKSH*4bdVwOv%Ec3D@J?<5V-hD5TdrSSPZFav+ispptM?(~EC;Na`
z?*!O#9I!gS?HQ!CGi}0~vpV`4TCzfQ7ybJ`NgyvGRQl^N879z)6@nZm!k(>tv+p^_
z5{?bCPEV8jqkq=+dpbz!vGans8;5gwPbR&|$jmEE*Ae>iKO?z_C24}j<F5N^Uyc<r
zM7WvizXGikVqjVD=INEmXN#t=N#tE^kLZ!rO+FR*!iTNhKXQ4W1CLN@jG$U#$YJ@g
zm)h(1e6o$aw65pbo)yjq6a&%)1cXj*U$%O4;kKs*2C66C756zr&0w5Z{6Dtnq$+z-
zZQg;&)@>J0F4uY@qxNsp{1rE@dT={`I1UNKyNV5eqpvmW%Hm)-`04BQ`2CG{691f;
zo%9ZL=Y;+J_3`^_3y<>NRQ5h;dMz@2?rhC=-J^-^ve($B8q9pGKl@nIjm+h9&rN0C
z;ke`5wA(MNJC1fs=Qk^?S)8+b)1p0bZPv@3(-L>6KX3G{d3_?_jr}KnW3{(aHr-^_
zsN8KE|Lm{yDT{QiYW-seD$ZC4H17+#wRz+3tB}=GN-Q6wk11MBWen$S-0<+!t)Glm
z3Bgm1H$*PIwzK2UkvU50@!^x$H!YA^XUU-OYJ)<*@p+r#?IvO@h6;9nJ{->M{C<E_
zUVlseo}b5Z>i_<{zG8>SxomMRN3l7Nn^f6(BsO&V3e*NXe?GtdU0P+)TSJ$y#ljue
zr)Td`_|9-zc#ntLKkfK}gRHlsZFfHkl2KSRHKB6P^ccQ9ir-n)Pud=Px@W!ZW3RdY
z{{GHa<6q}~I`|dOOO+*0|Ln_EIPl#eLF*^CRp3TLy$c5qnclj^_T`>;vy%g#O?vVR
z(}|4@79tCt1uPah5SDZ3wBGJF&N)9mJ-+0xccOfu4D-ax>*OVP-YA&;FcCZAZ~y-a
zFN=!}N9DUahI!{UpZmu4bm#Q^na?kk`P+WIviF?r_d9d-_W$`5SH!zl_o<GcYxl+*
z`Rj^0%%<J(zt1sWILk>+OT3}UORy=1<ql`kWBs+KZBMW(?%K;-+2dW8zbwIclKJho
zaupvMpYASuY4t^r)t)Kwl<qen1>+R8E9PPnrM6pbS$?Qp&{ABaxbLXR{qjsdH{EBQ
zTi&|Au(e`&#mywM<L3U$fuX%jiHH5ApWRdXUbub+V|H=s#-gn(zmGq%S+Y^#P35;!
z+)uVvzu9<PZjSEhe7~8XRZJ$_`g=ZHE|Rd2<2yL7^4ZMR1x0IYX4_9;zQT6J@m21n
zQ%k~sZl1~Ux2Lnp=S%4<{@FY%6Q4Cs0Ts-mmu&Xu*K;`V8poRn)g*Qn{c*hCl=>5t
zay%3oz88KwrJ^0e+ZeI<rJ7d#x5b~>Cq4MWyR}he{$=Z@6>he5>E`#oSiV_s?S!Pr
z*0+<NHQ6*ynXpo0!X?KOxe56SzZ<R|HExxO6%AuQpnT&Z=<=g_u?c(Jzsa8X{6wGt
zRGcue+&Em>e?>eYRFLD`HW8nvb`ee`ELRy*7p;h|K7I7V8J6sa^LS+$cQGy1;gjaL
zc0MY5ZRzSoo6ox2PI~0FKk59_Srt}KH2Q77-3Z#Ex&M2t;H<-JPBVJXIKAr&pZ@!!
z^rt8M%27E#?Kv3i!xh*YQazX&?Vd<;^jEJCnK18;>i+vhtK$wqGKw8b9B6@)Wx(OH
z8@I32Vp<ruSZfWlRZHuUw$ls~f)_*{EspTYxuhT?z*wqz-1t+Xx1xjkH`5%26x9v8
z7kE6$|1a(ODC+w$>HHXf#>j6BCl!iMa;?u?edoxGU>)uQ4pG<odV0j3-V^L_JhC2C
zvbnc2RBKl!|C$%-st_Q&;-ypO1<rqu+4*F4s5pHAFE0F);Chg)NjGH%&k{x@gC~xb
zEg!)Pe6Qrpv$(<a@rUYp!C8x=yywK#T^5syP!PJ2^5m*k<ovB!_ivYSSg^=2ePv^u
zGQCGTIeE1f6QlLPS&z<JJ=pc*QMY~G#}eK6!UfN_{@#<VrLq0Fx9-*}$v4Z+EVa_n
z{kJAZcYT1<)|~sd%V4HFx%B4aOUM1IIF{Ut+Y$D-QPusnU*{FBLvOFIyRqWowdnj@
zA+{}l-7asen)a*ic-2C`Z)PV}I4T^oeDqbeG30~b4AEW66Sx|}mxnHKF!Y)7`P8i^
z(-JzAuHH^rVs-UzxY2=D@z|1!jk%W+mkCD*ZQ6P(^q%~=Gd8P!`6pGMxBY&ne$B2|
ztColFEzIBWOyI;R`xh4kJy;XmyLD6_Yh@f-eMONa#pjnseXgZRCZC<U?@`OAor$)Z
zc_MedZn-J}x<{@w#mD+%kMX%53rys><HByQs(-({P@#cGrQ1cOF~p#Lvai`q@kocT
z3q9d4p9oC2zpe6VQ+nM2g|kPlZ=LCXd747tp6+#@<jouG%x~vxZdWar@qhK|-KC|v
z>I)lxHAOwux3#fmTA9GKG5VlT?J3P=f3`HeiaV+(ps1kFs(;EZOGI-fPhR$ugA7kj
zrN78tzxSG}-4nG7jVBHZ{w}|%!(y=g!GkwO6VeV|`Q$9X(NMy2$!N`<7Uu(s7Yr39
z94{^8TGF)hsF*7M3{jJ(p^!S$*?~dQqijJRs1N+`yUAsr&w-pr_jEXeR?WUJ5ODZs
z=%sdQz48REW#Zx=0~FFk;~j<LjzZG92+Ia$#?Bo)OQv4__VKv9zppT8)Wl=`J5Vjk
z!{Q)!^Pm;$q*f2k{mFYKOmv8Ja@D`IQt`v{`SpEn9?d!ePnNvnUwNf(;@Risd~c$J
zPaU|WbIttxf6hEJuX_?4yV7!hY%O*^kg5<mtG+2@r@&sX18-E$3dk{}FOJ!&$zE&k
zdoRY%*?rUgfSV2GSx%<g)0Fd9zE@-Z`Mh1gZ^G0X3s4u`^2dYb{<GSTEBP8H`Z@DW
znx>c_D55?yWzs?2>EDF-8tWAmS_E1IHXQ7jnRCUtji>WFR|4Bn!S{}GP8R>e)*Oo6
zmOo1*TFHPd(9*X`;1S2Cw!13l>r3)D9z3{~su22v4P3ot9uxEsZMf+<TR@vTeU4*W
z&BE&M?*zHJF3Y9FNZ9>+GI^G>>qC)4pcN5*c0W^;GKFTVYsffN{Qvu%`^4I3%^&!r
zxR~^qS6(U+Jfp=wBQ)#Y?3XM80Rfu|4)dCeOkiJcbI#&%%kOu)_5bN^K4WCsd?<ha
zUonvuUC=!!t#%8_?o~dYyWy19>Xvr7sudI7oAWU?H=K6h5n8)PsPjUq!djLj_4WI1
zBz3!TJy|+Ejtg{CSqs}5U9*C~9fAJ>v;|IPCjWT1`@PcDiJML?aC6X^C&P49VZz<-
zvyAMzuYUTYCh+6i?R<5X31XESPdfj9D4@Z}biyhjRIr}qn&>7D*Bd$;)(a$D*HSz%
zJzjas`a`zg?+D+k{eE|W$0EmfZ?dm0-F}-<;epWvE#E~yj$FPxMR|f2;}&64<<Of7
zy{jkP`ysEpX40u?K^!Tihd9-HR1B8C6Ah2KxTN#AT=klh`TrjZT=;IhDp(=(2cOE9
zKP$P;RtV4KU|R9m>vmSop{8k{Z{29va*eNLpKInCn~Vz!CN-yO)|5o#?R@%g!tV0t
znNy7uWp})3;@10-^X==L)~TQrxm5FWn3!;|@0yOn4SwN1t@qc?eB5vU??9_q)Qg!*
zr^o#YoNIIR*}uY=FR%D59yADFi%9Oh4K7vxeLeW@$Bjd=4L=@z*4h8(6aNMFRK4AA
zHm!}T|NHf3CujeMx}{UYc9kD!V4NKxAG30OM!x>zw4=9vzqx#VnatwT5{E^yAN4Jt
zSCu7rYx1@8GLhWB-t1WU|HtEgeb5;r`{#ZOd^7KtOS(#s^6a~Hzu%T$0<By=ciG>5
zufhAjpvj`$pe4yGx6CrB`&aRxk$qaY!cyra+pJo4ft#bCX>hlj-zu+zmK!;{a?W|X
zVsW39((gSN>ykxI#8>ysu6(fG_SZK%Yd)4uzvn4W;Cl8A)b2X=jLqppSb8&PwjwQI
z@spV**>#BzwI1ExeQ8&u{MGn1O_gn-n<Chwn^ZQiJ-hk+e!cy^mO0L#%K$q;4b+pM
z4LRcVf4^Sem<KvtbfbM@aeFD7lGpF&CBF}{%lni+16>06tmolO#h$<4@BcqC&$ilb
z(F51wS0O(Yq>cVA@9dp#xAWHSz`TDypV!B|n!CQ~#;@=1_ut%n-fs7U3k#ih%T>SG
z$UeXHTI6n{dwaj#dL44lmFb4<iS#?5#VK_`yt4etW&$i7MWDSgB@bK0^R_>qS3U38
zkG1vp_*qWuj+6_3HEDYK-nrAVTYjI`-@ixvL#p45=e_3le#{Ee<es2&KQR0L<zo)k
z6~UkdR_j`=DxXdbe>RDscK%8A`G1OU)_qCs`?t}rKlYRE`+dLPrKdb!zV-3PU%jl1
zDGEI^m^b#`fh_8AnsCnRqpMhC$`XMEIRZj$|8izCpGZ1udVNo?uke#YX$~&VX4SV2
z)Urrx_~|W`G-j+6$~xy!>-1c!?~C*Xxw4z7(>E`a*><<=cK5!Y&t}U_iO%2qH7{jy
zsxX762WyEdt9q4;8K=mBd)4o2xi)&M$h_VBuuVFSU6mn-L2`n-G}qE9i4(om-fa(V
zcq~{}_v_{IcNy~nzddZ1k8A5~`{*FraD|8Q&5p-?&l@>1&i`rs7;VPBdQ)cC`h8d2
z<?Bs+yKG(*zh1k2UkYf3S8mm*d(VHpUVop#<(3q8PWAk%9ZsEIwq=nM>^?8xXgGBI
zulelsd6jWY8$ZlDWBuW7Qn&89lrxjUWe&(2ZNIm-I=<?nt9b71S>=g5HQqgpN9><Y
z39dV}eSyT&^1XjPoi273G-A6ER^u$}Z}TxczV7GKC9<h}QOwrst(#6yY;9JapyT58
z<1E`O)u(HumY2VAd1F5NP1@}IYxB>}pKNmeW{u|ILn#+Or9a)dX~)!k&*j3z)XRT8
zVX64{^ZEONgRJ5?{7kz(9+SSln5VNW^2dhN64KK9otB+r650tms&1Lylp|My{r?(D
zOT1YkXzIS<Ue28>teK4!65<^Xu0`j^cGuj9+S0A4`nF(e@XHy=eLtn&Gyl#4t-Y4e
z;>==IIlw7qF1KOll1dX%9i4mqc9Ms|r!l?VdVL@3sguW2!UZx<32ph~wx{VuBl~BD
zP3A0&)%+3PUR`}%l)xPHY;U7tyXaE$=x!UHI2pblj{_J)nS$DVEx@aPKD9+XyPagW
zwl7|m$)VwJpKK4W5~TlWx%1$$lVOc#4;(u4?DOp4G&A{aA!hyeb2Jnteu?~cWuD#R
zdA$F6jL+SeyZ_5g&E<18nb&8=ecQLQaP!Xe)6Ee*QI90QPOOixoY34Wf0Os8TVY{8
z&&he8ckev%a>o8=r%VnRKk)DfIL4LADS9%=MOEgS&>Gh#4l+gygl?RfnBG|PGq+=j
z>H97nUKd7H9@olqme1ex#PsHOH*=ogWwE~&k^GmdsJ-j0#);jg1)p~*D;!|FxI>st
z7(6zxUdKu-X6DsB73!@Ha=V2C98w)BB_bTOPON@o9xjmgYxkw!CVkB8e8Q`oWx?yq
zmcLzg{&LO!_j3duI4~b)zLw3!=&qn?a%xAr>d}?Ey|3#XKK9mblfmAeW#CTu1A!IM
z91B!HH~fA(t;EmvhGU87<+g+wuRg4?^jxIGU4Q!t)7p$%tF2f-^BQH13|t}`RwdXg
zt6PH(0oO7Ua92305bS1mOH1T9U$b_U@%*}9FQ;ta*wA`l9@8`ir`#JH9MhN2Na{L2
zL+0H{=cz*Xj5oT?t9&Mzc}n*SPZ9H#;>_tbJe3!^9DS!f-_qM4>brdV{krP3PZ|7-
z<~f`#Pq*~`lHI@2_@U*~Cl>i?Pb@NTZ}I+p&FsVkqZO)``H~m#@@Q@h-B|9Z$gpqU
z*0a^07(r_u*5BT-Irp;us|(=H+86hol4&y@+WuIhkd!TbW06C{pN1lv=CjPv$8Wh^
z==V8z%=h*NiHFal@A(*?{lfS4g45=03zdF)KWA_>k4o9%8~d!GaFL&{T-MnWx|g=i
zWKLn*V_urUZy9N|{{VMnpw<2w^^6Tmiy1<@nVNfNZ);TjoSK{deEPo$xl2Buj<~@w
z!?`*5+wH_Ujmg{2{`kT7Q;yf~rX@pL&H0|Qx6;n^+&$*Ie~<Jj#wUS&+Zy$yCvVLy
zo^VdTNd8*S*0bhKXLxQ*J|43`>D->^`pVCz%MahU{Im7#nQ}MlD`#iN?^C_De(T*k
zzf$k);m+<UJ!pMNzV!38h%!E}$o*TwPfBU0|NZ1^`|CyWtxeOaL?k7P8TQ;fKg+w%
zVOFzW>v@5IPwro*e9!$}6Lakgc*)=Q42zV{L0_X*b3c06ziHa^d!G%Xt-slPU6fg=
z8GrYa1Jj?SZ#T|#h@Ck7df6|%YkW~LHw~X`J)4x)IQ{asnBucvy|(3w>DE8FEs-(%
ztmawo_m>N&TeEL_x%BPQ@0xSgy#4uX_IuV-6Lk80^IgvEf1GytaeobH7eemsdCT7?
zRaO=UoZLS7`Zt;4GasYM?&LW9S(^OxHe=_c@K-xNKQqs_b^I&Me&C+vTWi_v2X|jF
zZJT9VpIQB~_SUwqv9F|7Uz2%qHvb;T(|VhI&bL>dFPfx0p=iO=R9Vo7SA+8c2F5o+
zT=svCfm`ID&e~F^1DX?p6rVl?x9=OA7jUx3G@3BB{|9xIK`A~+@d3w@5RXdBb_Z)`
zhF(pRNd^06Zhhje%{5&mBWb3=?z!!+@0K%hSTMb0nfzw`jT-_Cg&J+Y7FnD>(%SP=
z;Pk$!k5<_CaH&NV?@%=4U6^C}|E<6ZF&3G|5bjC$`kWWA2^{ESD*sV&()38<S#}Zj
z`W3~q_8SWD?z^$!cm#M9?0v)Z*zf6~&7B|Blv!jNf3!akSP{%&^YMsq_d{{+BL@T=
zId&Xt_iYVKDZ2r>^m&HFmbJUz?J{><nc&lLmaR`>q0gqLf48IVc~fB6y78RV>pMK3
z4ru*2$SxmqE+S~d=8pMEBAj=fr``cwU!7#qE*{VGX+ueS(Lt^G&rKzkncqAK3XRG2
z4F7(8<z&1OTwxzucvSSgvKvPS<B^TmqO$MKQfEK-mrc*yLF7n&<12-_)8K*S+^f%{
zf31*`W$JT~s%5MFBP+(lB6Rq;q@MMMnJxF#G=y%1|A_SxWd3*I!kI(<;yL<C(n0d|
zK4Np$9A-KdzviyO1CAwk9p1}YvqZHq_(>K@br{G#X{_H;{eEw`>Jx>`T&6(Bg$o{a
ze|9(7Ca^5nUibNTzQ!!41A-o=3t#41vScwZzOkCnm;*Zc@S&>sspc6UcfZ|sd*%tp
zAHBRMz&DDPDaCLm$22djn9SFx2HG6RBJ=OCV!(WX2HDmaW-sQmt3uXJ7ffbunkJ^T
z_gUUvyZcAnuTBIxO!@4x{od_u3{%+N=sb~HDRbnBe1QCs*pr*KTbTs>d3sBfsn6k-
z=%0H#ofp_}95|;mjax@6__eE<Q-IbdnaU~b{`z;VKpXsI|Loc3yueqn!IwivYXaM>
zNS9~3UoM+{t#n)HY`^C6Z~UOhU;aQK!-2!0aKWR~7bey(*tQ!quyC(o{UhhR1dt&Q
zPJUik9><aJJ~5x)G%0KMwCCaN4$%$=1U;f1ZvHOdxFW&yxYzt1zv;U}v&%VpSQy<E
zlpBv2%P@WAW!$o{;QGFAx3cdyMGN<Ef7}&)fAP1Ar7obP-Ld)A`zsF>8)8p{H}9X7
zvUcnBD$f%saV@W9|1JH?`kIfa&*4>`SB(Q-<0S=yTQ3&>_1|dsuOR&G(u1eHL*<$J
z99HpPZrJ((bjiJVy+q}~q6huerx!=>-kxp7Z!Y@hX7Rcyp0`h))?R9#|9gF4Hs||o
zvzVJ)Usg-3o%a6H#M^qQvQvzvuQ}<~F8n(zZjR)=)e%K3K|DsO&ptE8mfcK^&fWL(
zS@^-p&%pN!Fzapmek*%@@b()?-P+IR6rT$}sT_6Z&F1s}enqCw-Ky=D$nx(d=nlZ@
zcRQbpRs4FnT>O~oQE&adCZK!TH-Ge0pSwkV+VLl`H6M@O{`2qm`~P<{m(M+SbSi5u
zXjT95M-KT1S;cF_^4ESoV|?BlJPLYTw)~Fc7T>#Xx8MKAv}Q^n_qiK!)o-_2f-kOH
zKELjl+_i5FjLc>SmnA%(TW;5Gcn)+bxD04}<l}Ho)4(KefxmpY^PTxDpGf2gNE}`^
zJFn{N`u+c`#5QV3D1YNfpHq13oy69KX<ql<Zoj{e?eCl2@Av&(;e5OH_cvRS3eb75
z<pz28mX^Q2H~k%`v3-F*`N7^}QrT<b*UJ@rU1ogV<n!$<wV+YVn!~*2YtH}ua@qg?
zKWBd1Ejo?U`9Ld$GiQIdemW)i+q|+{nf6D%T0UNu`^PPJ@7HV7AF#D-n;u=ZvwhjT
zv{(IlJ03K>&E?~>`EcNI=KG`K@pGmZ8jJVLwac8nr}(^W`SQYJFaMo>Haovc^zDUj
za@B7Ntv+{W>HbZ8upM-KT=}b&%ipEuzTfqFUHaaCw_X?X$e0vx-b&<Kx8qTluH@>o
z2cJ%lznA^v!^32Qcr*4M&Kc*e-|x}CWL7J%aKcVTzoO6oj<!kXRm|P8No~jTdDUUd
za_`Li5Z80{8N-akrRO5n<|Z85&Sc$V$zXP1PR*@nb33gMZSTphe8#)u`|IoZ_qEsW
zDdN7B#`j|S`>FX8%NNQRB%jd+9YD|{ZNab@ypMDC{i|WoZ~bgoKi|8OC@TZnuKJ))
z?#Bl`@bP`1OM?7A<<|LIzujUBy3ON!BX_PbyY;&rk1MU;Y&iV$*|XNVk4b0BGm1Cd
zulqf><*;XTGRyr(d;KgPwlL@L>FxP&=&i%4y;Wa#-Fdcs%GcAgYTn=do>ueXVf(a=
zrpM|IM67-L?=O4Kx6kM8%d*e@VpThH@Mik_z1+!Lf4Zt2lVaa@fU{!S?m9{H-1=WH
zmj@TwACpMt$<LGqZ<+L}ICt#!Qt#=BIWjdh6@E`sn6n%C=LqvmIix<n#z?fX=D<xG
zJGRx$ySYwnocVcU;rZi<SJ=Kk+4$n*V%_Z7t?9X+6$9R_TD|Vpoa-LP84e{GZ``)?
z(*ISf*HwjY%a!KmR=jN{ziw;pU)ib`3u_&XGH>V9==?~^-5jww_de)u?1<an>J;3}
z)NgGp{J3$m<wW*3ylUTU^7%k#hPp_on#`OIp6hrcvq3X=``t3}OWV#eKHg$^B71i4
z$$LkS@gCZ?O_zTOThhjDJA;nhIyXCBtm4+T31@3T-DS5`zwPhce%5eSsAX=h^b)VQ
zxZ61ou5H^|d|bAC&AhqHW}lU(W*kpA)0i>Y*G$qO?w-t(v-*5WYja=sGhYS|h2Q#C
za@qI$!LaDu(#Vb5K0jkPlAJ5O=e*_fIdgOQa_+QMWZZr>y~>QeGWYq~cs}Nb?+s3^
zSls(-`PbvW9yz4s7UyQxMMv#tTi(oP^}>QrJoEPF^Y;HgvnVR-&yBCX9&}Cr{)OrB
zb(Wg1-*hPVS#-T;tPt_;bLethcH|Few&mEN*O!-{Pn@%6#W9tLQZ?i1`O~L|tLyh~
zTeB}V`qb%cb^ZSSqqnwXx93K4&n;KJxjT$o?OL37ZunyRuck4d#cnRu{d#@nGxK!b
zX9unI^;?tg#XNiZbnE2l;pdAJ9=9evZa8p{&Gd95?~Es^?h2Iwnuef`cXZ+Avu3a3
zlM3~p39PVUSx|BHg+^%p4e2*u1Ps1?0gV)B@t$P{ttMD8Wdi%{SFb>a6Hi#ID)L>4
zuW^>c19_I9$=mi`JjctpV(G@?a@8D#858mkdYy4PA_!hm)z;rxAil4R^XT3V=LKm3
z6aF4A*mrzZ=>y*KDh`GDe?OnMU%V_{Orj4mXu5j+J}dS5bNjRyBjT1U6A)m%v}l=+
zFZ+Yu@(K=z&IJc8UoM$k*J<SQ>rkIVP{x#selBgT6{=$2llU5EIWlm$^jfn98FN%0
zc3=ptyPV^#cxj>lNB0Zizr8c}CFs6Olx&!qeX*?f)}PR~exZxE?Y&vn!XVPI?|7L^
zWBFZ4g$CafPTaa*e7?n63o$*sd+hT4h?~>be9PCpm1Q3J`kPeVfvs#F?wRrTlh&2_
zxL4ZO_y1~OFcPrPmsmV&m%j4r42~ss3*Ig+;MgL_Vvta(SS8K4Te!UWEq7ao<|hW3
zJ_oCh?hn`B`ynvlz0w;8(84J$#yd9?X7)+X7U?YUVo|zp{qXhr{d|*>S$=-vEPCJY
zwIWpg!PM|LPSDD=3Fqf2T$f8cW2h~BmPgu5=R`ff)0&CL%u`NGP^h<dd}rWR^-OXu
zGn19%KmYt!PG8O$-hKORTENa7x=f8rnqN%ec=F?MKmYak`q~MlsTOZG9Bz_%!TQsY
zi;Gt(QTeQx%`3LK?;hpv7MB;;F3z}c=^QCG&S_ldPd>LS6?vk5A}}Uk!hD7O9*%4l
z54-jEb)-6m9C{|0c=6qe#XVC0zCZupbTYKU&04|y)}+OU3Qp^8XR%C>$+Ri*ka&`<
zzU}pYD|MDHYyX{(jF?;e?)Im(b6cl2noVgu)WA03<geH3<w4bwLVL}|DSL|Bmd~rw
zdb90!Ug9D-Vb+yz+Sc#;rFG(PmWx>cvjWSC>5a_nZ7Y|}(#m`H`~Cj<C2R|%9E|?x
zZoLxZXm!Q$+>=AT=66M&FzB9`m^fkeOojWA8|?+!_AFrgd6}!IP3%dJ-m}yEzAh2_
z|9*>}kv1!{NoM8Ix~B<-Cw6BwOqw)*)|uHq&!1yq6e~-wim$)^t+C<Tii;aujvFQ~
zPfy&q@%FQ`Y5McS9Q8JRJRrHi4s;Wng7`zncM}fRd_F6_Y);Xs50Crp*)kPaD%E>C
z-0nFl8%-#`;-PwCZt0AwS1TXC35tKWMfuZ&^wSFZOD6_3JW_DnYrytvn)0y=i{1Mb
z%+Ef2KEJ+i3i}DKdnSixWv`Qbx99UY4^79nA7siTu1w;QWESz*8kt|%@Na#hg2Jh<
z<+a}D4rR@d%s$iDWb)y{Y$g7COM*9TNZ>yh)x^~JmF0E^i#PW+!P%dV2>Z(ja(`mi
zV7?Jk^jemUUry#;&F8ZP|9(DqKjKvDY_)CXY4@-In=S@c#z_sg7#}v6cm#;3yefNr
zO*c;Tvcjfy3yLz*7j>$2iLgJF(7)35qhE00iLDL+GQA4hFWG#%(y6%My(rfaK@atR
zY_}d=-OB#gS7ugD{9K_%29^n|^(tm%Peiyjh^WmeIHYj(gu%NVkJ%*8vHX1A|3-B}
z!-?%0(t#6}o><ki>4b2C^7;w+{}vpun3%PI|CM$|a71FOXwtqWURG9quCAYgB74*{
zW`s<rU%SA;){(L4QA9##WRlM6HJiKw=JYDOpRsYT7whM1%i^WwnXFp=B(hIFRxe%O
zT-C~;vu5YBS+A#_xBH#bHHGWt6b_cNs($~bSv+*k)Ho5aL?S_c;&KJUhri$N?@vus
z)vSs-Q~&4Vab?vH9}e@oYq8yI<2;xtJhP)@+2PXbvEmb_Fr9JH)%n%hRQYUXy3_Y}
zcNYu9T|B2Wsj2qcWq*6t%6&a+j9go}KUoW}6iQLs!oQlkrCEo?<?%^H25#?w0<I(W
zt+SjQ*r(cemdsG%w|X;$BjsVMxE$w=4eP4Dy}79(pVeZ2>5{j8Y{jyGnTfM=w`u-y
z3z+A-;kd}zb)IG+F0&StB*Zpqc$~0U;Pj+@e?U)R;{<_4+OMKr($w~AihP>w$IYml
zQ=WP$GkyQtI2mh!Ma4puhOSC;g&McW-kAOVWXrcOuX}pUJ*98bA9k&A+1S5$&C&@k
z&G{G|9YjvZU;19mb!30rEGGt6UZ<aF)-SJcu<Yg+Ua;A-_*VYumJhbR8_ssAZno6?
zcIUITI?ET{zm7WZ&i(xM?^-S^V?@Lyi@CZ>?OyE8EkCoZ>bB5t#|yb^bqYcu<)ZvM
zj@-Jc-?r!J5n=zHZJJl}??&fvGFb)mY~aaVnILO>y-6-K>tU?Px5QGDHH(}Rl`l<j
zf3aCy_bLA?UZy<uNyf?n3LLv9hAUVcpCI6DA5w6!#AzyMmbd4Y|0fs8t;+;j{0)za
z1n%gKVVTX_^74ePz%FN31&-ypw_G0VJE7ElWEaQz?f2_`7o4~K&hkX#M&E*yrB_44
zU8{w2{H{gk@68BrGF+%=lA?2?`%dZg*u=Y~*L&CKY}sWK%Fh&Z_MK+w+uhOui!()z
zt$Cl<(pT}-A!zb65v8x{D-S%rc$HTno9W>#lT|-|d4EgaUFci=;))1I!vP0@SC6Lz
z`*k{Hxk~oD+ASftXkB;NwN<OvNxd}y9k`LPr(J&S-Ll)dHa{LT2kMGXy<_=ohO!cq
z&bfZ8S1UF=ofh2&ItxE)i}zpM0JbHJMF&ke#XhL;aKu+UY}N3n|9Dh9Svn(1@k0H#
zo9W5FryO_s`|tPr{u3|WY(C%Dp=S2r|0*WNiO;)>C$;ykbPbwnc6-&tXA$#rP1~mZ
zVmz7X(f!|SZkl^J%O#;BuU=cSPpN!1^ZC*@E38bJ9xk?fKBsum-S!6I-oF7SkKU4*
zEx_~bLW5Il`Tg4Oy?hd&NfM9R53{fAE`PsbA}bT4rbFR_ITKrYIlier?lJabFidRp
zn|;Fg!lOgyMNcqywb@TT9#DQ<w!CMGfCq=N6OZ`CBUV9r0XA3pn09R4_;Yov{@nGc
z8by5mydDor_nkadnH&+(t-tTbV<W{GMoXPQZhF#|D5s+%ByCYS$Dz>s(~abQS8?@-
zg^R6DPxX~&c3?EQmiYL&xm(?axu83y8Co5*o~lHz;nCWsa;#ZfbcJk0<c5s~HeW)d
zISk|@pSIol@?@<QixfN4iFJ4QRE*;ziZ(kgKWX-k*X)Kukm3nP1BD~Dzc-!MlaBPu
zF}UJf++F=I;9#rl)(1`8ZmW{s@BOZq<8n={bjS1l>VH1FxmH)0>GQB%_U(BNx|?B3
zTRWGdUsCC%!ryzHL36<?L|IC9$c28o#kiy7`oE9~%_Uh}EDOy%4hTt`zw^@J@82`w
z-iM=#dq1YP{?|0w{-LA$zLr_ZtB0RjHYqTyQxIi&uku9cn%XCxTaU~;9`qQW>qt$g
zo!G9PaO-yd{=Z3fn}k<L+5Ep(_xr7(9*0w<KV(JJT7?C+*&>Az%g%ngzEZFw_myVA
zrb-1Sp({)wCw4xcC%yKlV8P@YZ#-?-D<`b!v-Q5cWlu!Ff6&c3_g{*hT2}r(_fX~Y
zx#9&^GOm5R))o&QG;`2ZT=4g$|JzFLtaz;e`7hU33VQ5haF>{8WuddZZs}7;KkYRe
zV*ae&!n^)CczuahD}z%>q2s;j@%vW>sa(1!aH4>5#p1oeON-}SJN$5-dV2$C>6ajj
zgVgl6s?7Hyl@|isZ{-*+nYBpi#gstK#7R0g<_FqLY-K&;X4sa+p}g5>*}-nm=yNUy
zW1-`}u%1QhH^-K#upHXWdv;#}Z(aYYj%N9lv5TBcAF^Ltpr3yUJhr#Rnk6Ce<bq#%
z+nF<;hBzG3l>7NBGHBh@vu4q;QL)J#pE6hF-^uCyRdYhqt&44gBzS)?FAHPKi%V*A
z6?eZcHQ`$FESO1cTG*B9NS~P1eW`oxj)6u<r(Ss>b?#!kn3|Kq;ipn*N$yIKCw}C&
zJJdQeT-$pn<Gy0Km-Z5mBZ3|?KeMUTJ(=iUB_*)+;Q#P#GP^II0j-5t7t?Q}(O&4>
zWvczVZ?Z`4hYU&9cL83qU)F!U?pk{)XGvipM_x>U-O1k~&Ard9S!9^Laxz|fo4^0B
zSz1{Ms1cp{(7a(v`khDzF%i}kn|N<}=J`##`m!qU=jvZC?tZ^Fw{TD4@!yKKr`Y@{
zn;O6N>Jz)CGlE`6NGtTaxhZ^;s{^f4k>Y2%*}Qpgqq0D=OJ}%;W#wtx^sQIJc3)m0
zAj$Vn@qVQIXLWPc!+o~TZZ!K_y<GD5$;<K>CkIdy?&6(4x3bsYeKE;f@8+y^T~{>=
zC1iKakcoW9n3}HN`NriQ!#{SJ#+^1SI!xMv&+|ULv)U#Tl6O3Rf_19kH}Dh|sJpfP
z)XAsWpO~z7%}IN==d|ALIcJ?Vl>G%QD4fE^cx}4O;kpT_cdeN;dFxt(j<$G)Ipn#`
z+x4J{dt3Xh2CIpmk8a%26v1cr<3Y0Mv9eh@ni-|{Dn9q#{P*kg`oO34uUE_2R@Efu
zmTg;|wCD~8)5O^`#5dHjmgW4LH2065`OokJ-K>2Fmge8z*FI@G=ro;mJ9JJn+*X|)
zQ=}lWaE`y7+IHi~jO9mX{l7ZVJ^lBjKeek_8Ts-G{NG&2d27XF=rN^&RrvJrtFtSm
zI86)_4m9}QIPhfGuSM~7KT~CXZk!dTcl-I|{?*I{ZpYMSxGG$kSo7ebyIkE8^|z;w
zUn`y~*?8jc$Mj1!zxm}?-+5WDbnR}z3iD5ie;;1pwG{SnTlcQ|r1gQ$fD)T_r<jU|
zt@GQ20)3_*ek$_$*YkPRd5!1oey@3E=A>HZ6n94PLV-Ynt!C1zA2%DVnNB(_X}!-d
zX|is(HkUN33d8LukGl2mx$#LZpSJw|{e;BWl8dglwaPs9_nO^$5hXk)czuLy_T}}y
ziVFEhokioHuBrR`>+NcXc>fPyu7=0Y73N}bVLoG6($sr(ZS?l}PwW2kdgM*u&bsbb
zYtp*>e-XzNW=6hk0l#GLPW7}jSh+%H_S8qUZ<07#CT}=&C(kwc)3s{J<#8)`>OT9d
zyRn|}hqungBMaW$-Tgo1=h0Um?p!`0@B=hTq;NbSVckCsMU9H<jR&IdO%!hvY7Amr
z*x-;hukzXU`hP#4=W!X=n0^v*owTQmf4}A19TTg+$bgCwg#(N{d0m?~@F<DKIkMeo
ztoirz`H|9p+z;P<I<5cTA+Fe_dF>(N)&sVePnm=tKeeSqwd3m7>+$j&o4pUE+B~dO
zwcrEwx+?yDy}tN#rQ$k?ixUj?I8_<0(fjCX(&i+7^wyzRTTi=!Bm?c3Q`wvQ^j>TY
zJpPSi$=3tS{6}iC1@eywRfya0M%OJ3Pq6!br+EJwiI3e2S1h=p9p5A(BL1&f!&ZQU
z<F3H=N84<cteCXgdFlbL79~ahcfZ9~mGH!!SG+J&ks-TcVXIh`TjKWTz7tRE-|dm!
z<|p}{Pwm<>n`*8jMytZtYD^Ra4K*<_9lW~dN_X-Wr;U||_^jUuJYFvB+!C-`L3-|i
zWR7?xZ7=CH2Gf#q8y%ML2z<Mhy?()2D<##F`HQ@(IoAXx@=f}FMBu=rn@4VF?AWQE
zFzrEb#{Nmt6LdE5O<?*Y&|A+OJeTcXMpA6$)2Y!H%%-s3%DcuNvY=+_+5R`oM>aid
zla6aoV(K^%8Of%)--_i_Gebz-wl>ggbJP#s?kAuHc>Ip$vxRHQe;)g_s5LA1lf<eA
zyWj8Yo^2<{$61#;<rs^wkH9h6@;eSb<&XAGpOv@w>$QR-g6=Jk`>gf;{5gGoqm)RS
z#%c+s2&UH(@~s<oEAZB)gl-IH+@>LRLD7R{YOM5UmB~Iv5$_AT|FYdIu-bG#pw{i@
zME7XWS(8WRftTKD@H5HGSik$-F5b=T&tq5)b@Hzj+tpC=u;0}x=f(!T7gr9OEl@o5
zv8U+IHmg5+=Ay4BmsK1)d67+jn)gAK*>;ul-twQFn-jNmzoXP1>#vpnZNJ@kTyjJ0
zPgu&K;`272&)nUS|9(lYkw#vj!kl;CZs*G@%Lr)-9x-~q=d;^1;VW!9dYK(ZUvyu&
z*fz(y<ZSMR-E0%r3P#Q;eHQ6xX0UOdKzdI2n}rhkam#<-F|)Z0I@YCzL*n&5S8IWg
ztrs@8-#?Sx&AN$g+Vu~A%kLB({~VxyRkNJw$LTr0E^J;d)A3~8?srk5v)Sq<-*^E!
zOj|l5*~RbQ|D;;Ef&+}|7xdI?ay!I9SDCagxXGfK`X_JqriF{;xQh<wF<3KBh^y;g
z`ux&;FYUD@@1^ti7)p1v%(_uA<(|`9ue#rFx3?afSeUR<ugo_^Q_wy(Dskc?2G2b|
zpUqC(^YK`B2eX!=`Y#4)uMSIr|F*Zq-sqk6W-!dzcvMWVvB4vuH!z;*b%%q>20oz(
zcdaD`68j55CrFlP<W{gRyT#uYnk{8<!2a8fWbd1b_imkC>hPw-SJ8lfd7jw^@LX?e
z@ZWFX^9U7H)&G~@t4vqR^|4=&z8^H9)OEJmRPWpIs1mOIQq%e$HLgGVtUJ$c_MWMa
zXT6<Vchdbg+ivdG;=3O`R6jXr+!9Dnb-w<rY^mAS&rb_Jc>cK4!~BYQ8*6Ix<PDE!
zWG<U|&rvnRsBNc1n1accnp@JH8xDGlTAbjr<~ql3`z0Xv)%qh7wzJDsB;0w?Z}m#U
z)i6f!M4M8_TQT#>M+cO7u3I0qf1rG$|H`%O^?Rij>v!ew3OR^RXnmyQ?&Y?jW5Ls#
z;qkSiON^q;R+!c==ITr4eEC19?CB{j2hXyr+rLMrUfmm(-q3K(`LMOY(+BFV(++RD
znKrxb>I~y=QG6F&RDEurc2&q^e0Q@a@#==cb)ZSSPS+x?*}Kfv?t9cL&m#SDR`$A^
zH&|wt1+`}}79ZSvY}Jga$NlyXzhCyVe%qd5ICay>#d}+HkIt)pS2^p3v2l}4f;z8^
zMS<svX7E&5&*_{qTV`I@JHhADVcR%0_nlYd8(xRL?{~}Zce%Z6xDmh)p3hrs$FXc@
zS=QGc-k1|YT!tK(?u=F&FF6Vn?U9%etFZloP3zR~ILjcp9@mhR3A3lF9X^%KJ=1f2
z++L=r7?p!2K{^`_n4E9@B^2S#(z3?Y>Ah3T52wa6y!YD#;>#7c<esy7z2-3M^FY-K
z`TbH?l9sKWSjQFFyR!M%gOA7M|L;D`XPv`;_x}46DJlk~zj*cq{x#jg99*dIPl$bm
z_g1yZ&BfPRg>#=P32>!bx6LiN;K(l9&T6)ecf-ybD-yFkEq*@+tzFZ(rFV(v*5tk$
z1xM@WGf!e?VLIgSRj6gt*K74LO>AfFe!nR;dU|2n$=AXzjL|$UiB*4Z$y7J-lnBiW
zn|(7P=Zo&iIM8PI($-G>wyYW1>vqO9YMlylc=_8%><#a}Kc7x}+W&aa{8D1EZTg=*
z%CqdJrH4=8KL57-+p02mahqAGtEUDXyLHvt<=f=H&sP0wwqZJMe_A~HVqSOL=Ua!W
z^JZN*a!Re`<+M#tb?>h`6MBB0t-WCCb>Ht3TLiaSd|5ufZdL$?%BeeRa&*`Ins=<_
z($(!2Tld|L{&JURe(JQyIB})u-C}<$XZP|lMjZNMnv^8JA}uNY^yhtsLQILqZgmHq
zojt~RoAa7T*xn7RFC2GYI*E50W1sOki~S4I`%BG?__ri$@E0W>_K0VaWL5Vy%eWDt
zpmZuw|F-(S2_J0xH%e^czva{`%$@h^%F7=`x7_wQ?e0;0d-~nPix>Dk+HGpIGli>J
zw#}M)GOloY-S@lY>zNL0dfTKT(SEZrBKCpl?>C$G_t~qZn0VHO2YRnQne?kf@tWNx
z5Bu};QrA085!Ty$#z_9lySu+j_I^L<6twgGl(pA2_Rp;Td3mPu6fb?rWI3G~y{XC9
zJJ083mt8Fv*VNQ)voBfk^V0-pzPrgEkBaX;zjDH?#yyMLBE8p?^HtUun;eomIQ8!#
zz7iR>H+Jj!o^Ecpx;=SK?5T<@Nv1b9E!17*=ACk!mGi;m@X4sE|I24dspv>eU<zs3
zn9X3f>&KCO4t5T<Qmi*`v`jjlGP$3dtK?U2eVaFb%iSr8jaxR=K6)!QO;UPaWI?hB
z+v*<vY?reF3u<n>DHNS_d|uPu)DwqaB`6=TUfQrBU4d6;mgx6Cl`FJQ`>(I4aJ5u8
z``G#Dt(#MLTUgjSe2XS(EPeU);<5htj=Y??+tfW?Fa5q~)3M;0g<E#YY0W&(*mQCI
zr1vuXo^z*ZKaYDa$NJ#P#otV?)vj*ka8I(%+{60yzFO<*56<_m`_DQq%sPK^Vrp#Z
z)zIDDzCU`8g-t11?X-O(r)9_=S2M%gFLv*B-5}f9v?k2{p5Ie}3*R?bzR8NXD)TR*
zdrfxmoJ8G@tQu}fot#1o!3vEDt9}MvY0N&Lrf&B1yMjc-+3k1BZqJfovAlCoHL+yF
zzLoJmJ*?w>jblCT*Ql@@TDHD-eLu^_!pBA}4RZe;9Bfu+Y~K8E^Up(7n~w2B-pF4!
zWij9PDbMHeD|G+u{>pij`K3#(5Fh7C{!Nk-g_~H8x=(Qbo%0~G@>I&i_N&g5d#n_k
z-Z{F|tT<t_V3~&dzN!A}Ba+V<pSRIB%sb8QY|K~p|HEPa$DK*l(H?J=SZ7<sNI%V}
z;#>1@ZPe67;aj`CzP$f+LtkvsZYPfqD;BjzS17nhY!OJ-^m~xR>Bj85df8D4UY4)#
z3||MI4AtBBV$p~GeNCdPe@(5tbnroS<xSg7uX@EZ1!kPeejn;8S6yc9%n)XJg87x4
ztHd?q_7D>%M?Q^n1p$YJ8M*WVR4>`h@hIAHc;(@^qw@~lYN<WfD1L4GT5k(M4W`D3
z4?Yb6JLbmkOx%^e-bHNgyGouq6_%v@BhT``m!)1@E?rWUpSmgBYTKS^r_z6)nU?<H
zrntxFO;2B5m-+DV;Y|yLqXLIMOSg0!l$ydWuOq*1>gnB=_`DcSBwZ?RZfQHDbYExL
zQpK`W5w*+tf0lZD{}=xCzU!t%`Cq@s#_fJ`ao!Y>brU`xZQio8j(5>jrI$f#YBYZa
zC`5$>wu&#@eWTkknaAl_phn+<SZ@7kjvw~j`E;6T@(q(|Zxv*EHG}jn6>%5&NPJlr
zxHbHPUMff2F~tBO7SKZervY0Md7C60I5uotd1lw+gky?RoEN?owK&!CYk|(wgsq34
zJ+r*R@h0n&r^TZu1t(^0*I1-H@5ldX3Jia4-ruz5_acrZOWCBKTK=1qkev93UBF_m
z#HR<cH<l>o{`_!Z*P-|zIi*eCpGw|J(ERj3Qr>o(VdSf>qPxdlerw)x<5!gQ(RE6j
z>o2t3TYclR*QbRQ4nk1@j&Js_aBSVUFh%#GXqQHV!qKJ$3O)}ny36-UMJw<~^03am
z)+|=AB;rU|w_f0{FE53^2)aJpJ4IMaa?<rejwenGUX5qxwr^OqP%h=mF8<fNuUI}a
z3NXj5?`1u=t69oZddb``2`7zjwH7x9@fih2+*6qG#>(&Z$KUme2llmVI*Y}bIx8H>
zd?0errD><Ynsn>`<rT^;DY|q2UH-K6-sS&gw{y!Cr4r`EO!$~`{NPL0FtM7jH(u-Z
z{d(nl`P)wg#rYGN75f`a+P=@)=4>DNWa74qao?rFL+&2!?YvQP@q&Ptvr)%}uh*j4
zGq1be7JTDrAmAbzE>-lAKiQ@AMeiG(Kqp6)dI6oss~4Q(Ub?6}Z+-aZI%^4*3E>I(
z$K3dzGyG)F$&L%odV2riuKRJ3n~uD@vpA>u&O}qbAW4&q3qmLIgDo|m_8jf`GpSjn
z{>jqp8AVIg-sUqtjuncNY?-i#-{M;5F&W-+(f{h80rkMMu_FFkmR^bzUUE<>cjFrU
zE02!GX`fJ<=p9vgs^CZR-&1OO2eQOMMVD+47Ij+F8x?<(`Kd{1Ws=m=+N(KVALmKu
z>OSE*5z-;hewu%>XThWd1s|nKmtN3VmS56jKlX^V)yEFTZ~W%K^TAi}&SO29si~)!
zEbRQ4qypu`#7}Uv1g=?Ib$a@>D1lO8+gG0&U(a2nuPwcN#rhNH4rvIS-=#94GlFX)
zUyjbreMkDgFP$FOb*Q38bZ%>^z?W=Og@y&vtr8JOwzS`AE<IT*rnuo>ME|Xb`jq(x
zy^WtvNOW3Q;J-*N)l$XjV1(r%%`MLkr1N=2h6lWKN^+dFq%gKnLYS$izM}fT^f@~e
z3VRbvvWq+w_gJ`Dumt>85TB&6#Hq5bm_wwfmoIQ)a#ns9yE$KV?$jI0JJ&Klou+hm
zmZCr$&o@C~E+fb6&i-a$yYm*23tmo%+WP(d{d(g!dObEvW1`h8S^iA<A*8`Gr|Q+p
z>W>dE+N<b?zwt28ayfWl-o*Ixp4=-E3fFb=Uz*Y_ueDril33z}J1#B@1NJcT?@4-k
zR9Ntx-vXy4YlUooW-W9(>>?m=?QPACc`{5_TNo~?B<gNVJUFo-sG+v$S;{T`6Ksu^
zl}X3#=3MhUeQ?tvyUG>+l3C8&%H{pE;oDKZ{wa(hZ0uS#Nt?@-{1EDPh)j6l{b)n$
z@vOJ)6Bi}$noeJ{=jzigS+TE)vd&*K?7LoX-&wZmE04q`^W`U+w`I3ESnQnLrO%XR
z78mJqzj-hF753%aITitzT@8+P%JW>0J8_tyw?X!;wzJfe<dzQhI6s@ydfVSPZ`iQu
zkjm=#{P4_EqHRao_=OY|zbkZ#ireS?iRl#TkvCs1!`k1OV#du-$$6|JVpsM;x2*}z
z4jTpkKNnb`#L{E!IC<O8+oo^T&U(KV(RQxeSd=+8=$#|OqcE4Od8N!xLC3<e{XE-!
zb)m<RwC;ADi2WKH99{;8b!>FKwtnhz!_28i&ECpq_m}EC$%-`H-*h67@08NSS&9N1
zY?iZW2&l~xX3amT#`BGRvZ2Ny6{ol$yY9PLd{dQVKTMQ-=_7a}d=K{$({n1DkD0j6
zTG^d*(5_sj&EwMZni(qdHZoLwzo&LWPW6<BgPh8#<)ul>{ugtYXt1cvd9S$h1^?3^
z6`5lWJSWta?3LUqt!mvnZ^Oq3-I-Y_uAcv-6`8#y*1AoKcoKN6<Ids;uhYS7(_N+|
z6c(P?{59+6);*i-ABRlKzU6;bfMafh&X31(T`a!pPCbt%2;Nh<(&j7kMC(|a1ot&=
zrNlcbxijjc_Hf=~{<l(Q>fDK}YN?K0VeQ$A)x=J4Y3qppm-;GObBC{Sn!*C#KZSu;
zgFQCXt_|r3od18@Qmb!scx867uF<*jNHE8F=izgQw9UG-PRMu$>GCnN@pNc?*wC6-
zzVzgrxs#T2EN}hv=bGF}RV$aLa=sqDTYc}Y*`U5yaQfZPS#1tCQXU2$Grw+cCDyrJ
zBT8t)7KK)pJBA+?cuU@C|8VEj_1B_aTswLF<Tf8jIkQ5#$ThoVHE6{6K|IHSUkAU>
zG`pYp|Jk<tbNOoiU#z<l`b{M|Q~18qJ+8Kl$M$=d3TD=KcWF+!>}YXHb-@`&g-u2M
zZ`M@5+pAvl<6yg^hi1UM^6f@XB9&6MgiL(w&zHyXY^}}AD~e4T9vm&Ic^*q@*3?DE
z^tMh-y?dRfQGw_5K8Y)C=Z|b)zb0C@R)d{&lHKWRYp352P|irYDm^ts|HH>Z3zk{U
z4ALr{XSc{r;%kw*q*31$Y~;gbx4fIV$moQx^f$({z5O0@rd6mHtDH*f_no@bQ+=k%
zJ*Q9+@5*z2v$f;b%#C`s`F-N633tC|wK-({G<ti}Y=*>cu_=t34&<CKth~?H=+?-P
zqm+B;@ax1qo3btZx2cG~yz+ms*~$NgYK3mQt{lGcDwAi!J3+$}Wp9KO&oF%}X9;?y
z!)OzkKYuRM#xrVrc7Vp))dd8O7S_z=S-P&B@wMFk=A`$rv)<MAIh>kfwt{cZmt_t*
zn>#mkcfaDik>Ma`o^>co_Uy!MEzye)ojU$jV1+ryfkUT?A3ot&a%N^ztE-9I%S``^
zVmdk}JKKb32_0>&dMG`eb5n%O6ZNCb3zK61#CiU$T042ymV}-kg32eRnS?FUT3)l@
z=!(8DKMs>y*B@LFTGAzIJdbHwOwq{<<A&!cmAM`7^a2EZg{5q7mSr+$r?;%$vM}Fh
zt<cum70rTDiT#2<UPX8PyI8QPbD2QcxgF;xXn%ciPc7G>u(*jS@93|flFr15m!H?&
zw^TT=Z~F5?Cqd)y{A$NkOQIF{+m3a{w)Ln_we-=y=O*A08+Acd>`=tJ)1R|@y!#tO
zl6|z*6LTkI&+kxi5Gi^n{A8hG);oz!2j?*?HkOI<(q8dFt@5pwLG*;h7c!C?xOpcu
zs7fATJ9?F~=&hh>dB){CxhGybuTlS3KOrq8gxmJx5#iYi0$ZAw6iUp^dDI|$n}z32
z1-t)TZl*WRH{PULa`ZWz`os5t^--Jat{d&Cjge`=aeJB_8h(6q(@jV{b1XMc?TOU#
z1;_K(X*j3_Xnk5KcK3wCMvZGuA%BldRDEagL{Kq^wasCH-R8HG+E+`h;8-)y(IB(w
z(gL3PqGY+XOC6(Lui5N(FiGl(>Ux2T`N2`*r`!~mFP=Du=Pgr|JD0J5gO<dp(l1wD
z<Rn-AkZ|3W9XeZ$?@R^P$#<1~4yRZ)iapjiQmo$LD>ft5?CDW!29_IhKx?l~)HV64
zuRq&(*{Ut>laBP$u%b(n=7l@Ib>^QrcFxVuw&&23a@{#~w_aX!wR_v>v%qcxd&T3k
z=7-|z|A}@SopgPj8COn!lasHzv*{a7kuZfm_SdN?=?eTY7aqupX)Q`WKacgq;a``^
zV>%d<`5hEg1Qw}A#P0a|{>4h=4ZR=t=+2J`56fQH(|R?nOyR0j#on#KJ~Kk{AAk9{
zg_q?<jiZ#sPUVNMIi6Q>?Ua%YJY;uhr`%HmhQ%@+ZTENlZJW!wX`=G^4G-O<-Q-gP
z)J~{-^xORL_)^*O-biD5&hAS+oJqPYHS-)j8&W28USR+Ga1z^gDFs~(1(`pMAtEny
zw(&1@nUtdy_f~$tq;lTx-d#;^Q@`<rty7NsdheXsIUk+har3y<mpd3WWW7|MAz>}h
z<i2&P%#x*sKR<tKb$Hd*#5>JGaL48Vn`$S$)3Rr{E>;_EVxBBtaL9chL(+lelUSxO
zO0uz~Y>-<JP_RD#jgp42fbT86T193@hxIok9q-95IuPggUdiFZ#g^9vkM?U=1fN;l
z7ZSc$K-ST2qo%;7W`i?#*;oa)J+5k=aQyq7V*h{zTQ%YtUsk@V5ojpY|CXB1^tmyC
zmkG2TMm5e+>Ik=IV?<J@{xwF$3A+|P`06HIyJg2syH6*S3m>apV_vf)G%RxIgI`TW
zKTMn!fR^65eG_gf&`fvXUvG20TuhVUo#(H6Zdu|>7SDJXXgka3il^`!EsdG4*X`C*
z(i7k^61|apq~hRHwm^-Abq*OTfAgGD>~3sQnxy(~p1^{1&8b`L_rKpE&`|2%(Y=P>
z!CfKsoMlJz0xeMbi(%KD_q?qsJT>|G`Jh+74t-kS)^Rk6Gri`IsP~4Yo8B&~eR8!q
zl}&Yu+63{OZ6*_^KeuDP$$jE%@bfkX9i5Ht?p#mbax6LXo=Hrs&~MYBB}TJ9K7!1S
zCMq1*r(SuhdeN-eI|_<ef}V*qb#}Hq`_ym5`1~m7tm(E^1{v{3SJEx@LFHmli{}Xk
zKhPRa+0H4PHu~=bG8i~cNFNB{`nxBUnP+R7^OR=~L@&MieZ(qZ{b^9)ctj!Ok!a#2
z@U`z8OO9y8oly)h<xqH|w$Ap|_KbvwO)Uv-E8Z=NZJl!@__cz<k8hJ0UtGLuawPk1
z$E|H<$JVQ4GJM-QFELTG<^Ao*YkQRingcqoCmmWMw7S}`-C?yt!&b{zdmi`OCkAvp
zU2xb(WX)>_<4Iy+tF2xgnHo6L?d8Fc71o9tT<gz4OF%}KrFR=TInTZ>Qvk2S=4X;%
ze#IgYyTBncXYW_}i9!dbc0Mu*S+AUbQgK2f!<y<t6HhCq-w)w?#G%5xVp`oHZX3{^
zV9&-IL9+Gl1Xi%I^w@sAoxk7JT1fX*#nI{0)Y~0&6&YT~>6L9ed+UHDlcw-1g+9}3
z5s$xpb5kgqY1n2qLGYvF>6-Q^(dqY>?CL0vUHv`#eVO5-;E)|J_~vb#Q~&Sh#iTpE
zzi(BiS=IfYSo;6mZspARR!o}3?-CPF-gy0WTNnEza~n>-;}InnUH4yF`5@lEypr{{
zfqwz#5#5Qef7VSc(bj&s613BC>656(d_UuUUA%Q+_rGvM<FJ4;J@F#%lO9+;pR@Th
zs6)0;=HAgAO3&w2zw>+bIq7%qSF2Z|$2&OAKD?a#$Ni9O7uY)o_L(2<G2ZjKOkr({
z(TpE+%Wq%jV<`%%kA0%&-2U&^0Yxj`|Dl;WnG-htalKoAQgwPxZ;fZxl*uQ3E0?4_
z+4#-%=oyQ!yyM{$U-wR(VRvd_kcRJ)brY^!vfH&{>g8JjS9_<XHj71H&HMXGU<D^j
z!rk50-?bXV5-+XW{iaH6wuHl4r^%w`jGtDBvrM{s<y7TL(5-Jttg%tf_mb?{9gA-*
zv<t6Xw%6;OU7o=F|Hc&?zzf5RK75~cr+Ci)CzJj4x}qgF7W~s#zW>^^qmT7Iv3qZr
zaN~$z(c-jjWv9C3PaFCJd8R1d%zvjD-6J|RclxKw+zI|oR*rs7^N(<EOnEyYy>>BM
zkN0<zk9jLN(_cqRDk(3!ANy_l)X&++8yR$dgKxXhd3`T3BK4f%^7;tf)Uee%EI7RH
z1$}SKUHn79e!KalRX<#3t<>n>cs{%MwbI_-=?SiqP7E_;N-j7a7u>_`p4T;VWBT`Z
zck7wdij3{9#Z|v8ebvlw_hbFxm1)0LJX5y0BUE)wDDT|I6zx?SUtU~PW~)<DV=rR~
z>+}8DsXnh`BD3lA!pX<)TIpTu<aXM_x6Z<X<!8j9%lX@4_ZHvCTD>+&nwg!i=bY49
zn~scEE0^;L`&lIB2*2OU(kAp;U#9Sg;KirbwI@x>->^@+p}l@j($&Sk%jTFoI`nsT
z{=QB_-(TO}Mpv9WD^q+%F!reMdKMSA`aStwA+th0$n)|u@)cJu+#}mK#d2#-R^_h?
zsb;}Ng=XHme-<ZPJ>mRny}Op?w8K|b%`Y&piat&%-KkgaA$>DOfk*PF?&eEg+ILr<
z{a{~Ixo>+?+LwuM4{Lss`u%d*?A%-N8+Y~}+iJ3A9cT#r_qIA$v&=nrqId-S{wVP6
zdAX_Z@v^x)WHT*e)(ST>_wT592wM8Hc(QZPf3v$KmleJ_MAUpdnw;X8ExyD#VAYn`
z9*(C$N;N+owog1YK}Tm-p}B;CUXJSvc`cUf??4My0vNWeVB*>8IJ5HEO!YlqE_q)R
zxcI6lHmOtf5NK`XTZJu|B9A6NxOP`ag#EqGBQDX$E0diU+}QV=W67CHc46~$cBanu
z%}0%9=Wg2}rXv-;SnJcB9lzghzwgPVQ?j7tl<cu5604G*P7UAp{7vz>d#u+K-g9(w
zJ+$C(ae5RkVw`L?x99#t=W8#2Z}L=|nPSkf)K<gD%=gZg!(5kY*cHD!*c3;;Iu@{1
z;@87Na}xqxxLE`nLOP^0c82zR-FQ21x9j(p5^EkxPWS!s_xt_+9G%;97P@SDyJ;eK
znB!;p+l+z}*7WT=>+w=RsQmifvfe3diA4+TdO}?#HPi$gXZ_$+WmI($S|fV<?-Ysr
zCpVJ&dn@;>Uw)3A@tge7ZI+LgO!m8_pPFpRr1?2I;c(O3pq$5#Ty%72dY;PJmQlEo
z!!7*G+xIst5}yj(i2L)}zBKCTle>z~_!+IPup05YexEHWaf<7Q%tkjmx7W^w#$lJA
z{Wdz7!!RYOgkRC$pkj~4gRCD7z9QR%a^&9KoB`S`ukcE9&-Z)PACLGiP%|rya95Br
ztLpi?z-wA$+RPPA+^&b(d{0Ejth`@vn0F$tOAX%>QH4c&%3NEHeb{p3tHOsXpeb!Z
z-p375jk#=J86PRAap<hjnR?*HrV|J1q>Y$b>i-zpuuW0AA^O(Y6VxKOU~bs8@BCMP
zn~z8Sew|z4u+qz(v0=G`wSP#|{ySApV*j1JIloO+)SWBxe`?RP3kr!oiODxOr<`>;
z^ddr7jNMRmi{|nB{<dF3EMBkKtdt+OW|2h0iWa@7P?i~o;-8+EVoJPW>r}G)x!2Em
zw$*l%o^AbVE5cyJAXLQQ_jN<t0;3xj9QmZum-zLlvIc?H=PF%NNHd*n!_hKB;nExK
z<X+1#kv!+l2{%qSs%7rpuzN{?K#5S#XE%A!4*exbJJf$ETx9N)*>PHL_mLT|6^x&l
zorn|oz%ON@kx;{tw3vT_6lYia549}^XZ-Lhc&>OvPHk4kBBo6(P78UPQUqU4s9P9z
z%J)~_ZY`1bm%5hiXb>p6U-WwWwmr|1eONEvayPIIzW@LHwtbh%8huyYVVD}WZq4#J
zR$thUdL`Mtm|eMH>+C+=_w({Eil}^=_xx#K`;{15z74<l?((VdH#~iE@K97jBkR0u
zZ)<@Zg;SEr+jQQDN!p9qIhpC*^gnW0dp7gzTf5)ymCoDwbJ~e4MK9TnTP^p#vgJ;U
z*!;Ha+Wnk8Nx@=q@wXB$9#lM(F2p_2;z`S<)Z(o!ww(Wzi`3*7I|wiydL_ARzT!02
zcR?Z>w3N60ezW;J+l}BOzUqw$pxc!WvF$r&_1a}sJMVlJCFc{oL65zd77Aug==GE;
zFubMk(?!;0L%+<CKMr%t?^SN(pBKIB)vDD>-Fz(`PHC6!JWKw%qiMsH?@6DY70g<(
zb*4$1o>SQLrKz`G&D*-B`AXuSLI>gKk1M`ji+(TUciSvK>a}5(@)fn&*4a#!VJkga
zz8_7OoFe`Cevp@_iGzwu-<26kso4)FbZ`B5xBNb9L~o0Ro~fYV<{3_Ix7aqE;(mHp
zF+$;G_qAVgK5O{v+xA@cTKjul+V43zHv)b<KK!n@Wd4cC>4grx2WH<dzhBF&7@cdp
zGVOowooRk&ecR4^PUK~0w)ZPOFwI7z@y$t@X(DShPi=mwWMQ5)!EN)?%6YlpZ|CpN
zy;T3J+3e$)(<`Ujy?MfQo9C^znd<F73*2s$Typu}Gy7K=li&Pe{;x;N54Cyy44TMZ
z+N$$kIqPv)=Ec&h5s&^Uo85U;b^f4D{$rCavt$1+EZ10B`1|YY@-==pi#ZS0rOr0>
z5L0n@bShtHin5OT%8Bk-ea@2EtTPr%I7T{gO0!N3XLp~WARe;p>}P$0)<-NSiz}4#
z_I^FNy;Z2SGAZruA*0r$Ck+~5<$wOYm|Ya)lUXEjakty^*;_cDa%^81zCO-X)aX(7
zzt8=D_0G3WR-Pc@rF!S}VtLVNT(g`Rwzg=M#<OfYdNX~#?D5Rm-1cEHg-4z0?(TPy
zWWMsubeq_Du3KB)T~+$CwrADGjIznwe?3`#{!+E};i<kyg=Uv{ue?%rx$IKqmOoqK
zPivbU+w&`|UHfs~N}s5E?_4GSE)4#9<Z!+Gy{D(N*WHP|a(myT|97;0-rE+oZ0)*V
ze8(=De`wwJ|M(M?g7V(C!HRe8Zx!R)Y`8(Pcvbplwx63gA72pKrZ_7v=TH9LzhN`7
z&+S}vrjs}J&@+#Ziq%Zd0<x|&PTF9Vzvrjh626t7<*m`>f*%hUE|A;!BGKMCbke4I
zGYWU}P1WAqRPo^PDT%_*{If5<ihO)#<{m4TS2MoyiJq$1%q1CSx0lQC*{*^jmPt-4
zTdHdV7Qaw2&*XHKUUs5^ky*)JHmpM|RD{pC;*B)up1-!r{vh^M!Exe&q2`$r`NX{+
zIiIX5yZZ9o{n))%+V;e_3OsmlHFr*)y@y+|$fo{pO?x#qC@$KjCUPlbRo}Edq9U!D
zJ`S=AL>h~jI2<=!@Q~$^ve1aBe!JE2*2IS&kIVOOQq-^(V4H1rLOuHVN5_8mR{||b
zSNQHO`>UvayWlXda*&}4%WI(}{px8E%Qego9CI=KvwVJC*NG0Z7y7eLwBKr#We;jO
zd(t|0(@C|1B1W4^-<a#Hu@U#{bKr4OjWeyRfAwV-NB4pwT5GkI@h|W0Ie9I(Wkd9X
z%VD=9*fLkiuU`DISxUX5IhaFT!K28}Vnye@;`6o>dl}bDC+4j5l>fZX$!hnssC|1+
z6>==d*PUmmvSFU9PP?^e?OW?$m5lX;rN`<b{r_w|zB}9b?{3Q{iOG|~5>hlJwK<Op
zzbOj{a`@N$hTDtjwv33vlW#U*PYsTx@n4;^w%Jfk+KNMMwvQvTvVXGcB|gqDNgZbm
zUIF$Hjx|~lixrq6yV+kg?wK$@<#O%!yW;$<i+(g+dBR-gveL<I+n&E^eJb;38}5E@
z$z;eewSrYx*++=KVwH}8cg~_UNw=Q-TU^0EJxN$m@%i*0Pp-2Yt(fEX;OxIor#UQb
z<aKX3U$X1;Rd6_bf+x;WM_Yhvi7``X#fHk9{-j#()63`keXH%ZT|d3%W}1(J<HzT-
zj+Y<FyAjFs@%fUQTlxjE?)LAEOSlnvtZ`0<X)<S)WBbkvo72xLOueR1y=29a164B<
z+a#Gnn5X=?8Xhle`uWC>Narh#e5s`q<~qzw5w2XefU(GNTB8z6Zi=npWwmy@rcOog
ziRX9h*ygCR;o=8_30AjQek#m&T)@A(yS(Ak39Xcr<45u%zHjoh3jcj9?B%}a94h=#
zXP+?IOl*%{;-C{2lk$dTLhaFc(<hzJlvHtw%u#Z=6sLZ6!t<%-pDr%-Xg*=FiBn5O
z-`D2j5yx+0mHk#e^R~>{H(jBoM)%sLr}DCF9RHM59Th@b9!xme#vP;(pS_{rz@cgF
z_or;EnIh(3_vh)=##ie0zAKy9zB(ucm`!QkbfPMW%~K&}d$XJj^Q#A|)Mh)hnbq-i
zuXsOw){XWf^P+8{?+JQ{De3;Xw&Y*0{W7sGQ919q#brE<+>)vHI*KINPdPt%wOpv?
zt<t2=p0x_~uYV=a^sW3@uW&%d>eGkw3q?3m%zu2@o_lM{;WYkF3X%I_lb_lDzqDtI
zuJ+}ixNnw!m*qCuc$94|dpqlz|NFO<8&{wDr@6$W`&RCuUF9r6JV~yf5))5;J(8Py
z^pH?|-HGe*^|llJ_**Y;`msp)@;=vNuWv&7_*(@M?t}Z{OMFf=b>6<j*K)b2%jT5K
zI`MMwscLK67^b+-<5qW9NNo~J6zcn*@@GrVv^m<FHT6Nqa9OZOF)_)cEY1ApQ?>!R
z)b^0diJf9yTTdp3{CTCysg@e4a{cs<S{cw`a;F6n&O86pQv5UJ<-wbR9;Y{C2Qi6V
zW9GNnP{VaZjrG<8_9o-MystG)_f&Z*2pn~h57U1P8Z(w*y4uX}d*1EF5XN~4NiCj{
zJ~6G!yz`uH$sHECo0k+SvGj>oZa}~-1-Zx-ybs>QT7a%&-|&u8zt{Wwmk)15JZ2g*
zen`2qxs2<G(d-pog+CQn$^Q!ty>~*oki&xIl_=AOcZJXA$<Bu?&+9etyl1d`TfiB4
z&|+e~Mm}c7h=`)E_VwQ$yx~}KMzgJTDT7J)_NlTSGY@};j+MMZgkwN+=Tn2+Upi`f
zn<c@4bj6S*fNQ0??(uCbqVMPRemqpC{(k@MwC}c{aU7mQDn|t>V)hk?onqR2W*KDg
zxm{pFP2r3~R{X~~Gt+$(CaiH&T~mEWGxgy^4i)Z+LUrF?TzouRsH;*CbT%rZqQd#>
z>Zf&o&E&QCvWnMobs#6VH=o4&(^;T_0pTYBvR#ZD)&<L_GM($TW|3lHvdaC>Dtbxb
zaPH*9L%Ys{24a@@d^jEYx&BG@|HGfp+t;(7uyR$cPCCS?t|PZ(*O_m7K_lW11VE$O
zyTWz8MvLa;J^k|G4abs}nL#R>{tHP?Sj2V8=o!ELAA@;KJMS<t?fiVsIy^dcYUn$?
zg_8P@z{}jFgqUtLY6#rkaq}Q(;jPN&XvY`f0R_KiGcK@YT6kk`JY@B}dpm>9nnq@J
zy_rGsdx}E^IHXrKZGE3Ndku?0y+>Dl+oF=Qg`ZBUzc>E*WO9Aoi-qmqre@vvzeZ--
zl^eka{vBNAq$oB$s`l&E_W=jK%Znyve`yC@sJipbkJ^)}(`9DJZdp`tcIvk7-JkXM
z{YWyhc@iakb;gD8_}Wsx6K2QO2u!(tNzJV#L)k)TC0om0UQqZ7Dl`b#o^K5f72wF3
z3)-)(ZdTjCn9Xi>K5O;bvgJuR=X+U|=kEV_OnP&qrA)DA+lT7&cE8^=<@}l+Q*`p$
z6h=Xfbssi!t*){X+yLInyl&U4RcComv~-@`*6p?SkgeS^izBmdd4mRm_D9LC<0`Nh
zyPjiLS^0AH`hBw`-cJU16T6gaCQg;iezUPob<1MK(=*d%y_Btf77kj~t9U_B@qpsL
zU9Z>OHmIJlo{NbwVS>f7d#C=I-><pc>^sfgto(BVcd60Ukl@-wnsQoCHlMef{pj26
z{CH-q)~XXyQ`)|QE>D|Z_iN?urepgj_;H-y{MPR8m&@G3%ViqB%_%<jQ|n5jB9{T^
zn5O!}cgyeZ<$4P`>ahH7#pB-BjZZF>U9O&RcFpE<ztrB!uAE}Wy=v>zY0+_vrBj(M
zADi;bbmjN+{42CIHttEEcfCx&L9!`-<J+n)^JJKMxf#Em-c!3ei-X1Gz)N|7v!Dem
zcT2Cwu8sqp#@cKn5>t1{*X(A>0mI`m#T->fzy~1ae46ZIbn*fC6t#DpVN9pF%0xmq
znP%^NKJWKaMrO7gr<elP1@mW3Pe?w$&3jFOS%Hpf=KkpIdG@zM=9b;ctbX+8LS1qF
zub0c;Zv-9Sl~(yul*M(wu&>F*>l`OO3xEbPK1P}SU)*muEA4LS^}U?Bt)1%geyrZ&
zYo>jSHJZOA?Szi*<L|lLj3V+WnKo?q&*^MF^C|51w|9FjS){m`-bBA%yZv5oq_|(G
zvqFIAhB-Vse}8|!&r^CGw9~ZAEL8)1K$*+B4O?$CI7%qYN}V42P4S5oyKKpY!VL!(
zxL7>3|9+>KyCEl`JksusK}3A!Zg=_GFAoE_cSs*gR{1K)?(wum*w5m?v6RYonW7Vh
z0g9RX?m9<0{A{=&G5u-!dWB;q{5Ma4PiO$0xp)zDM$>mc>$fF(Z_Ms-E@7J8|LKad
z{o2>xbNLxpoB<ye$7da|=hw1*Gpk;$yj`boZ?W?NMuh|OW<5W&GK(YS#014;XI%zv
z57|4l3a58`y%v4_*U#tkcTeO$%_Zi4eO+w(r`aq*iY{+%KA*FfyGS5KK0tDMd|jn}
z%MH*85GCHAmF$w~b3VqNYG!;szy9Cz%VqkYL+z%;*ZpL_@kMaS=8w`lQ%|()npVL!
zwIS~_=;ndR8xP;wRHHq;oK>??VAHDIZ3>sn0t6Tm4b)cX+z7ACt%|$td_cqF8FyFc
z{nx9T+4<+Kdh7lObWp84)0?R>mmcyh&H1$|CnLGv_M3oNp;@@Y!DVYN-#H$@%n|1x
zk@H7kg7&%{NvB0(wAXAn^!J4GyqZrZUGLX?J{!5a{QW;+M{fy(r<V?XlJ-)+t@lQ`
z<$c&aGxl}I<?H`6M(1w5nrfpwvHaQ0^mlBnhu_E7|1Mqga{26kfAjbMEpswCxan`8
z+U$M*|NZ_rb)WxdN#-0wmVXDD)2A>hzT0*?FWu?t1^tk#EW$n?Vxz9Vzb(gfhWA!!
zjr57rdHa4oYc64kS_|=s6f;xgHJiojxR@S_u(M8JJzVj)_xoW!>o)~;v-qb@_?PC~
z{^-H^Pt&9GcCx><dp|3;{M*g+`nmh}Y&yo(yzAl5Yti|&oqz7cWTqaMDqa(Rk+1pd
zme1#`=NI3reEv4${HJvao;UI~oWAs2;Y^aApMzJ=Pw>Ul0?80pY2@8-T>Q5ByPPaj
zFDv6WgB$;DGM9x4c-S@{(&(%E`|IuLXZ-uEt>gR_p9p)<t{iZd>&8V5=O28txewYG
z@#aJXC0z2?ln#ngx90nQw@g4Ib=|EzlY5h$7wl7P5RkoD>^oO;(N(6|ryLUZ-`p`#
z@W8E2ymQjS^wuU<ew)+UH|NMF?Y+;wPTbbo!y1~bp}A$*2GfQ4PsC0bUf_~WpHo<O
z(2iwik8+bpRo#1m0*;atjt%9?r_a8t4qfUHkpEPrKVVX?_%=Q{8N+SP3wo^HH?qrB
z?75>F-=o8PgrVqRNdJL5Y{%2)+O=z)FkZZ!llf-CYsTn9pR{%+S#Zn*Ej0e>|JL5e
z;hZS1R?DwG7p=w(*Fnt%DM6+;mru+~2W_^v{4rd#al^#Rg0cm!pF8{v+4el{vkpsV
zezxTP>hSfa1JAo=^!X%oX)gQ06V1=^!px$Y@1+T7zy8T$0d8p<seltcdAr|kGYu4V
zo6N;%ku}rHKT>*X%temLX6IA_6t66=&k1!XP%wStoRDhCy+r6ml`ObQQaoVS+aqzV
zNA^o)|0<;kHU|=7ejE|@*J*40v2OR<DzR-!Ij8145!6a<II)bUT4Sxh<eh~#()eCy
z%uJnDDUqvdR^ZD0ns;eKfZT5(4;_t}TYA0TZw&BTJ0&nSStjC^v+3N5N1eZ|nO2JI
ziaW3PKp?|}W5fP!-ZlbOZb!vlF_$aPd9=``U{=S5S(EMfgyZWUf4%v9PV%{M-VFiL
z5>GZxOs?qY<*eJdqQBLmDaWi>Lwbem2BldcVf$x=-(zI<xW%&Z;3VdcOK0qu^|vw_
z(h{Agz`$yBJ*If?p?h<|QTS|b`8{!VUa2iCI%+-amP<F^R2Dy|R5Lxc%yPH?e7p98
zuaX3w6|tOpblKl-u92(44X-b6Z+{P9R{A7zBV@x2foBThJ3&`=Es-@VJ@s+Y%hQo}
zv*H}pA`V{PH9xEG=55eX@iI(nTN(7`ZJINEm6AZuiwV9DcC{Q#5^r?1y7)UGcq034
z&PaA0%@pY;XU%Ts<geLs$?JPj{>d#{-+X72&MC09TVs&s_*QJY;*TSbEJL`Ye|@{1
zU(fh&!x}%`bph6(EeCA3bGP4ZjZC<<$UYymf1!Y5i#f}Uctf%C?<zxG6;2p#uxQsk
z>M6_Y94BKR79d-ar?qpXy~e3!3{87kuTFY)QOv36*0Xur3N~bvP7GY~G`p04DsyT}
z_jetG?5oSSzXmt0ZV59LRBm8Cx#`{NE{6(7gV1?rUCqv${Y!Gt{AMGXw><S$*HV}H
zm4}ujy?^)<651CP59~X>&~EqnFxf^Es|8U~_A?|xpYYrNDY&I$5WVX4c}Qza*@@wr
z?Y0W(yd4iqU;dD7TyjC<q1-mnjlOegLzy;6ZRq&3$n?RA*Yzi?Di$8(XkYY?{k5_T
zC)0*^-*2YRpKN%;kN;esgBw%mXGw<s3Z*`WS?$4#ZAG(9PQ6|-NASnz5NQsNx=!~u
zw@luxy~e||VMCS_|B^K2^_$xg6BF4#{d_*(e_qlfE9qtY%Y8UJzWxab{dwC)U`piP
zM~}MvcD6Z5-O1%r7c~z_bZu3e;qg$c?(+Q!T(dP+&)Sp5e`&YapQlqpZ*p&!X1Vdb
zAbFCjl3(K#OVxx&YYcs7`c{0jYH84zaQ}Kt@mb;9MHxxlJ!-xC{yr_w4c__r=K|f|
z+x9(~{f_JF-^quBWs)oFN;y&#8IHFaNJpOQR-T}<B<e@60cZEG*z&ty*XS5TuXxoj
z%jB!Dz+=YURAbX+HhMCv_xH}W$!V4^s`w@EdOaq5%9r_{ic6LRU&&?o!uGZ)pV@lP
zn|Yw=0Z!K$C6_$a-?oR=LYEL&vVhJd?cTTiBB=5-y?N&7t)Gi^9hF$F@h*<f<*Voa
zS?aMp?{UfRjk>?T?~`I@+OPo}`?8HwEZg(ggVYY}snBDw=!mKLc=Y!N0p;jcn`z(Y
zajtsAW3v7593M-SyU`+FGcw$HcT^o%*Clt$eEE!YOO~V=pTMIgr~X**2n#dc_55el
z`1~lhK){M-y&|4p8#Nf56na)&V43~>-QC^s3mtm%9TK+RtIF2jDf%le`GwYY=e<w4
zPHg4Q=K1cHD|c=0zUf=H-O5^hItUbCM(H9C-fp?<_Z+lvhExBY0LQ1V-)5V=-TAb%
zimBGyQTk_jE~glueb-`R*4k6?cOQVZU;Ntk=Kk+29gczr7LPiV`;?{y@A_`Zq**K%
zS)u2kFPsr~2UIj=aO{xvn7ZuzmxY`Cj;^}0$NVukQ@rA1dQ-il;8feEGOi_ORu)-L
zFk*ZLnYM0c$kBExT=GUc?v$X%%wTT)2_BtB|E!F-&lt`A1ntl%Dloi`b6b8q{kx63
zLaLwqEe@72#|2YZ(`Ncs7Pf=7<X#XEXlR`ZSvqr>o%{9O^80fyhE|+rnFH=SONlWZ
zjrb0p7&rI`Iy=hlq5y1Synw?*h2_DXn8Kr?(ct#LvN_@)Thu)sFKFho(qm1U>01G{
zB|yO8+ilR@44c(>`W#NpaT7QWI_qky@&u%5c%3zS0`7rigCZg}pR;;BJ92qas@Y?Z
zcNyCq4m&i|@~3x2iu-|-I2nAje!s_f@@e~12&Wdre6pEf&7@iEbyl6{kAu5XD%1MO
z;>Ta-iLn%|`Vs%MchdKsP02lmZlR05i)PQaE7AC+{NA#C>9?*aCwACe<!8C^`cn-9
zXd=4rg4+b)J*AEcsbOCq&6Qv(in$S-So~g3oQ3PhmQR<w_5Wt<{Ceq=?$@*Cw(oX4
z{x{>=!#F;<`le8BrIU7_@6Y9C+OUBmb2fN0>u2i(!=17oGaWuZ0u2?$&w1d>HTQJq
ze%FqSgKS6B`@cqYJ4C&Te$zSe*y4@HY*=?m-4#6H@!(~NWDRrv-mlkmBG+{*PcX7)
zHTYO^+4p<n?Zzpb7W#6E1t%2STbTJQ7Pw~2DLBOGc&{i*C)}?w=(m`)wvW+Cm8T|e
zQ>`sn67J5g{dRMAim!xB;}pw}2@e+cS-s*2f2=E95NG4Wz~!>hf$M^VRY}H!E&7q}
z62)f>xqnWw6?wP1bn@HTWv+=VwU<AxkNR6-Ez8fe!4h;eo$RK68&>_FT4r;@v{G5%
zxYg@5#haBUs3m-q7j<x8pIGpGZh0H8*$su5`oCWjkBWx#)c*dqcEQq5s~dKh-O5<}
z;YzSSYedBI`E^w{DjxTq&Oeb|!UbAtcG<3!CFt3g!-r<oe!Cg}y+Q%h**9-I;LL9;
zva&CIUZvWz_q*Tkdw3<-pSS#eZGJ@R)Ty(kto_Enf{)YX@aFS&(p6tx2u|4EVJmpf
z=JOeaaM7#p&fR{^AdqlhS+3)D<CY>LWwpBNZylmIkNL&d-p<|5o4@a88Y5o-W0A1n
zlXTshUoV%p{)xKdp{+fq`rXdNN1f_@XAd8`mE3Q8=t{7^Y}t*(_NbDVxn`hHeLdl_
z{^`m>t|ezWU1w~0E>}IT41AJq!09#bj><B9JYt`6VnTzDlJ5yyfdps8D@LF$A>+5m
zSq=$Y5+Vt?iv1s-2zV$mJUVgA`T0)B0Kc+N)rW)Z)3q0_5HI9-;^YvbV<r~pYkqf4
z;BD6faomhmRsuJ|zD)JKq@&|`)FS$PeR&PXfkTH{gQu0g=U8%Pr@oqx)@DildnXkY
zuHSg*vGS!{`JF;mkAnKAQ^UpTuD?o~ox6<_bRTH~&$I;{Y<w~jptIsUSR?nvgHF$_
zegAg*{dtzBOAA?oo_%LjE3=+p)cEYEd(#1>ZXKa{)$ev1+|JqDT6#U!{7%j1vyHv6
zZq3S5*Osw~oY->NPx|-adoIgQZFn{-yG=Z<LNO~Pbhmx}`j3hXum9ah?zf$>AGF3~
z$(fz3%=2qLo&23*SUB@+#YaCr#uUB`8%3Y#_G=1WENnO1$iGsx;)V39=eP6s^InfF
zj}=+=x<qnU+1seod3)cowK1&u4eB2koiRKv^N3@Ks4(Y;X%R`Cj%zaxtu9OAP*89W
z$n#{M$n?nL^XC+iu;o(W6F8=vIA{GnruW&NUOv9Yq&3yc9Zt=uh=}0U*>IpZGBF73
z4lYI>*5IA)h6Wv}0dE42{#@~X+9Zd#U*}>M#Bpt~@|66x7g9X^VK{K4a^lWYImf!o
zjW`^(dL7PcX+I=%@2<w=qvG*@J_>c2M<0pVbie-p-^TqxllOfM>aN<!$Hy4)tzEV(
zV*ZrcquQV{>XD!tXv8AuN24CQrf|jF9Tsw>^?yDdFMOyvow==Og5Sn6@Og%jKNjiC
zlA0&7`h&ln$NH#`9#Jn&$zQi*`BC?z=y{d9!rD0+W)0Khsxs&8Njq{_jyXubR*k)K
zf1rETq~zkK+vjqmZn=8ZOytwQ-}nFj%PY;~&N_Z-(){V^Pj^1jn`4&g{%XelTgD&n
zy0d>=`u4W*x|cgr?|fsgfBAXZyOsX3&MW>r+xug3LRrQ(yPpS|4GqtIk=>k{xq5L<
z(%Y|cXMX?t{k}d)Y}>!viUC?IH?Dt*v9M$f(qj3qd3@QwQ`+m#q|Q!_s{Q-*`hLe<
zU%YP_i|Or47K<r3n7;qVqwbR@(l7r3o%jCd{`~*axtBcE|4uT>S@EQM?}kHvKA->p
zXVYoD-xt6KhuxTWLz(4wBxpoz!sFepC#v6Wz5Z-L-Ys*F-eA2{%a@?tD#uUd{@`4{
z|KG1S-k=*czH9`oyWoC0<=W$W$8wi<^P1oJV6}7Cjg$A3qwRjr{slg`Z}r-3x8{D)
z6}`y6blR@IJIQnYy;$6@r+cs3e}cr*9pIfvjQj%Z%ab1QoLGA-{AOAG@3-3xGr6z-
zylT;ze*61<KE`&3Oo4>^)#}GVlXRCJglnW8TH<f_GiB8qw$slv9<R~8>9O{Zzy04U
zvHN<LfsU0tp58od{ld@s`yYMMeQLJIURpz1bF%XCDsE5l|7K<}e$PQ;04-<d`AW!}
zfLcx^PZ}3=<V;`MwBq-d%l`T{r*$^(`Ffb&zNh`M@vEkgjOtA%)qXQAIb6|UlK%Md
ztiIX8{}*-Z{ZjdLFG%<8@6YG$%afJo7aZc;pE_s%pHHVP?(Qo6J+sQ@@w{IO4t4&<
zXHDc|YrkHd{q4=o&w>I<=O;>joKv*P+Ja%phfk;V&-4BPo&FFi7M-(E9dzQ#%goD{
zF1pLtTD-dCb~XZ3Z16R1YiD>}{{3#5{o_U5dbiB(eg{=F;tcOEdF#KO%Ve0#Bqk)S
zSE;~boeH|sKDv-;`ti$mPoyU=;hAlenviSg$@Rqe$Gz(Jv7OJsds2<hnq0P?V*h^6
z=dzZlnHh^Z_x)4vGrP*&>09~vtoi;|ZPIxW^UW-_9u8~zud7}uZyfh;feY8vNz%U(
zbb207i_VLb_UhR8^uc?b7zqc?kL*nhF9YY<aTa<SE7;b>*Zq9DH!QaF>h2TKpo4Zl
z@$E65!e;YzvY%C^{RGz9K(>@0p!)+(*UsXIQO<sOS)zK@{f_Tvu1luR*=W5Xoo}Jq
z#SG1-u|N1$9sK2W{J<SUccY}5=5LNy0#+T_GcUQ%GH&;WL)_cFk8iv8>-AlWyIU^T
zPI&gS_IVS-{db4??f3Y6TPxd`qIl_0zS#UP&-ZJFfzGGheZlPb%4M@&3H#mJu;)a&
z@pH+_4YM4~6j*LGZQ2PMsA{r$P`B^rv+BmlzeU62Ha-O%y3CbYpvqv~C9qWI4|u)U
zr^Npc=6Clph$fq5n{j9`x-PVCJDYr3cl(~CQ<}^Fh;%WCrc4m!NCoxed(18!k;q`)
zCNkxm#p9mO-D{TSGc|5FIDvgq(=EemLS3u@w%6mT-@0Y5-Fj{97I*nC?ApEMO;g?L
zb}2HQ2OS6K@vZif(Ur_6M;e)?DR57)WVUQ>alCe5X1VcBVeY9vjb;jcW@qKv6V2RQ
z!gHtj&P?~C3Om=w@2~sqBzfBEpC%uFmvGTq8NGE}zeCHEp5HLPHS6ErykzHw+S894
zLlXIJa#%V(+qfZPU;Y1ov)67sCbc~}yldwM1?i?o_ByB28gm%LCdO2rKlSYQ!*+Q;
zZq`Hc`|W>xXnuK2x_pnkgVFt(&%XR-Pq$u=`Yjg8C-3QE@I-#HzunL0Mb?J$S*2eN
zZ$2(poug?cWtM%zXTzG5OdCaM!Q2y%ek%Qpyw$|Zbxn+^{8zBTV&0rJWwrl)K7ZbR
zDIo_u9-8w>fmwiGTCt;5*hEopE#DN@+J-X~>CR%`=4ih^AzCKq(Oj(|evJK-$|dE>
z+FxHRd00->x_jz4@X0*}9l?8s^E1Qmyl&lXJ0_L4Y;E5j{KPrF{_j^8g@B0uirRgz
zR;@N`Z{<9c$!qgsIx}<e&JTyU?Ri&!-u-^x?1pBZQ+yj7W-3px)A4@R=^T*#>&q@#
zW~MjQm3njLFliRo-Q<|HnVB(igF@!CUhyRdU(U74xuN4Hw!t=Cd28>~J?(Ne8Icos
z*C?dO**KrzF=c$sF2+&2;h@&6yIEHfi^Ah7pH@Euot!Ipz&Ub)zkP;Z!KxM`N4A5<
zN*?!`uRH$P<mL{+rp4>nwRtRgIRvkXsE0;G1{el}aQt-4xW>lO?)##VT`r;yd{y<v
z+s5k-H2Qx2@wnf9!t*(GH!lc$1KlsAufOGj)A<{}mwdH4WqV>eD~HSs<^;ym6NBvv
z7#@CJr;sC{`I)z7Va&w^S-PJV<ldMSApGTQIR`iQs-pLMzuTq$e!G2tL;h@Lu2fq~
zmLQG|%QYU{jN7*ThB4^ie4+I@r#^i7+_ZXw;R(fiM-}*HJvNtS(P8u}deY3`z+uC_
zu)tS%d4S)yIZrhEpNTH7^XpRMe=zG5Z^V!F`#=7AQ+(F)y0!wRSx0Qy&8ImL{-BFH
zBHRQo%BkO6BVa3QE`I`amhfxPK_d(ye6y|J^BhWIUcx(tC1ZM3&)n6DjvD;0guYGx
zzSt(mJVI^5o*OF?o;tXG>@k~P@u>4?ki?Sj*W6}Z@A!UZ|5@uCP3K1nu?g&V7G^mv
z*&`pKCBk*zvFu{luYWy^N6vp=*wK>z+4tZr@L(K!q~q6hd%xY<en4sM7XJ0u4HXYW
zx!zR$T?U=5?0&y&c3zY?%Ou@X%MN@tnSYj%QR@?@2CG0vF2@|N+{at3=D0cXonWb8
zD{8PUdDN-?E<bgK&+hH7RfPQ)Isbp)xj-djeq9Bd^yyOtXTQ0}S>?UD_2b5qhc|EU
z(DZIvYV;`YNd2p5*<;7@UlpAHG4Z<r->C`hb6UPH-ln*4i|uZ9v5XB*dvBgHIVBn<
z8&$f2@8+6?j~wQ8x$a|sqa>i}loJu5z_-HT#$3=q#j%(~eyJYq+Vq6{`>a#6I9SSV
zf(A8hj0801i-tu!{O5K1dzGv>lZ?{Cq=FNk*B2{KFnT_RSFn<~+c0`+`c0ePXVXs1
z|NCr~pUbTCwYxT&UC)c^=T-B*YI42(YVNw)d8zZ$%{RR%PMG}GJX)>RUfTVh>21Hb
znN{bTeLKbE+PNPvXbWk5IH^8ArsTo`NAHG^1w1$JBq|;}b-0YJl66+Wl<c?GMr<Kx
z*2-R4Vwt0mzED3U;M2uYfgG<>I-AcJ@jpMgam~JXYjKu{&l?_Yetl8UgY`aR*0#s}
z_W!<Ds>HIMt(?lo$0#P7v-eH*r2f4=v-nM!q%VJR*mBe8+nPDrwUX66RV%;A8fpH!
z^i6F>Leu*n-k<;M`|Q-v%-1gWWR0eX3}}ezqnv1@Uq1K<R7TKn=|aVZG}WT3Z@eu)
zC;qhDpHTdvZ{rrXj5sGz#N_0g;uZhWBd_o2QJ%oHT%`1x;(k8K-G^Sqodq9{b;Xv&
zz{>TtNk8l92eOSJ7Ofmz-*43RU*`PSap2-pMNy_pt1Ve%m`XVrr<h;hayh8vpV{GP
z&6N4{%0i~jP|IV@Hxd%6FP>7{y9<2WS%x`>L+OG&jaHU&++B+NY%e&LOugI^rS@-O
zf&8YEYO{HEyxn&D+L2x2y5ed~UwzaV%>^T}n-exLD)5VX@f=NPS6t%c&6aXxg2ArG
zmX$B!9$#az&G`f#F)eg%Of@`z()q5iuk@Tpk+&nvKd0v|R_f9+Og($|1nB;iv*q{e
z%p14%&R5GZJG0{Kt!K)I1kT-h_V-LKXQjl#L|xm%JjQ#{b3ebUc#*niOLNqV>COA+
zeEEFdZvLHPXR8+__s!SOmToq`Q+I){@>xIkZq83DxO*D)+xl*9d)aQY=EKH6$J+b1
z_6n+%X>Re9d%H0A$eoDWd(^*Pu-LfG{{N%TC-?t(blP)m?!23SZtXU(do+8==Wh0t
zH<@d4pRvaoz4w)S%b1;#b<ONO%N+x!t=ncA@7rpAuOiv3diqJV>wo-yz5jDbpWA+J
z{GE#rVi}wR?k&Bsee&G<Z)6PiuVA_@V-WUC{P(mHz75ic%8rBFyKhdN^%+LJSc8zK
zu{-*#@9nVnvp%~;UTV$^<14d2GN%`Rcsl)8*^@n&AB3Fx6D0n+`rh$dX*xGF6Fbir
zAM@J1B|mrh=hG71YwzzdJ!X^oe7n@^?Ndy{Uj902F8!M?TS8jJ#5eG(+WMVOIF?wx
znDUY5NQ0~XY{ja7IUDNR1s$huI@Wq^P2#sNmX&{=&9d`99Z|dcQ%~Jn^XpskX3e+j
z{<$e_<EEQMf6l!&Utcq8dU*RbiN_ib<9|zPr<cCn9(!_o`W64lQ$0VgdAp@=>gMdI
zeQSQ#uc`ZV%kQ@5?}a-1H&;&azrFESWu?vOZH{p|s|}atPR>91DVJy3{Jl}PGw)ZH
zUV475Y}?v5?{jv($-lK_U(UNrW}BYAo!P5eJMUh!<+?Dlvzx15->)n7Jw1I>-Opv4
zYtwH(t=#5wOa1(;=>1{S%ii8wmuX%3z4Ga$@-0?h{8zAl)0NpARp%Y<uAu9<;>`0o
zdS~ZaF2C4W)$?K7Y0YD^4!zd=KBs0=<(#ffm2-amP`>}_(cG&xTcYBA*{sj~{A%{J
z!<vhBifu2mFpWN-b=v#&lHA8d&FLS!c23gaSMO9V`X_6?yzt+N^V!z?eskt+ep_(p
z^fS@y+ixU4-SWGC^w?x`_BjbZy^qU2|1O_@YUwuKt+Qm!_Z|D;ef!u^PLa4-)9*d+
zwa(}J^lbZ_{NvAz*1z5JbE|Nr)wM5n{C;zOX*zGRJTW`o%>3V_qL;OCw<`;@vg=OA
z?61sTv-S1%JC-X_{@&WoYjfJO&*4<#wCSLe-#~X-FtNxqia0zp2alZ}Pz>N>k!hU5
ztg8<hewSfl<#_OG_lLvz&^s{>fQt;!Z5g0Wj;`VZnKe;P*P-_mLd|#p9;BS*aDa1y
z+Jg`BaM2ZdEFZEP*E7$FoqEaWpVNjFr`i;Bmadx)nt768>Sbu0WOmrCLQsA&xEv|q
zuwc0*%_JZV8mJPnXt`bY`>p<gOvS$I1$p6Gj7`R-hwO_~zr3w{K6kq^3#Z}wxdxf<
zCBOXx?cT`(*`4KZ@ixd1kT3nX84u022TeTZfDW;*`F^)t_`wvRB<1rHQ@K>;M3ud~
zlzQXC!^6it=4J*>FVpCr{w`G{zpL6N_wi=X^=CKcY1ciB@nTA`0TqS4Y>es-Qn|-!
z_CWo1;hn$<WvdBwHx6)|y#hKPt?*o*@ds}GJq6Zt5|+>V(#xRu#@B1j1-`_rUteAp
zODwGES+Gzhu}HxqW4?eJsGFWYCsJ8<<38}IcNQ$KWSRULuKect`2!m43-S~g7COuc
zP_h#=Gw?1EcrDVze5m2Zd;vBADG$?4WeQtd6~26VIw3<~eet!(^x9%j`@X4aMe)LG
zTi<TG9p}Om)gk{&RW1AcJX?9iU)&qDIzP_b_Vhd0{R`q0AFz1rJ=fEJ8XCK=gqS=`
zC1!XUD@aXniveA#pu6D!)A^6mhZMK6dWLSERlU;YH~*Ej9G*Xay<UHQo_kM1`lM9_
zrq}n`7lYSUePv)&cX*X3R>K3f;eaA&MEQk-Q{$0`H`C|G7X1JF-F{>I{<`1i?En8c
z|M|^if4iAnPKltVTx&JQ#E`wKmQG(%bM2q<>O9lCC6{YI+{#{mw(;&sMs}Hkrb~<-
zaZy>f=R=k-RW&vUD||H)w&QCD4P8GF$dKSz5VaL_7lvKNg$1e-CRvfIK|T8Sd%xe~
z(Y(m`F(E6mvP|J6xATgcpHHVxeq{UlcK-gk7jo=<?sDDc@8|~&g{7+Kb?a`sA>0qT
z*;K95^Y*7|u<-%s1qzs!%u7Fh{24fv%P^JlGFtz6Jdx{tNX4N;e#}WqtEV09e(*8t
z!-Ip99hRiT^DJTuU2T59rZ{Y#^O-wUuh(WjZ2R7=zi&p*r)%@Cp8dD2W<TgeOTNac
zwgVp03AX&#;70Q`R<$sc$%9rHC|p^;;qL*zBS~cmCZPT6dR&D~(RUS{+j{1@HzfRT
z+>&yLQ~l33P*+>*eHgo3#e<Ka#o#Azn!Ofevr~h(U5jN7gQjRu+&O48%P{FWFgT^$
z%3S_;LXwB09q78@&o*gKO_>9mUWwMPi1xMr`{n)p+V6K)D|l`+`~0eM9yn`em~dDy
zUdk|j_83-*v^6@sGCaK}H5PPD#u7uvGv5y1c{A&m*wcWwSu>`8ZG`wx2$aq`8$KmL
z6U74o4R)p*=?@HFPYsWosU5m-QLl+w$IZGYEAyvbo)0aedYM3(Ep=JV9H_1f69f#l
z>g<VpxNAG;hKohBQp*%7PBjHsKA%%ucC2qn_Vsnn(w|&wFM!oAaN)3E3{qOKX9n2m
zpaMawl_4v%;&@c`+pYOOL8lHbdFwFa!ACCheJf|*-O_U(lCJt#7}XuDF6I2%4J++p
zof({#++dj4A#nAMit^D@mHWU(W|V+J<Aw2y$B=b}e2r}l467n`-1rMxM)Gi$x$G9n
z72q+BhhMd7pF#87V#foV6Z*^+|FZ)-^MGPNxqt`nCHuc$E^7uJzg2WvcYR3A1Ub;k
z9dl+jo*Uqk0oj_r?2_KYe*zqTA(Bjf4Iz>X?#%%^1LU(VM+Q&!GPyq|UtgWGx9V%v
zmi+ts_NLD*y(WG(HGku-d7!lf7A#g=EOQuMY8bzK{}7snd082kC{3#P<L~w&*5t#Y
zZHl~KgX|(8iG~T3Xc#@>meeXVq)P~V$ynU`?K$WQ!+)R8+uPgA9NKtH>UH>z_Mqq=
zRWB|qjE%4TdezeK&5>T!gM0t|`F#GO#_#L#^}SZ0r2&@Uby~$WANl3&YI-=;W<0P~
z;+g#YT6F%|Pp9?w_bmQ$8noO<EdLki)<budM|!clcxHnR+)CsDjSh!^N5OuxibXuI
zT=z$9{%^}?Gahd>JTCLu{8ixmvW)ehl~BnczuxVBf6k-c_`J>M+mHLK-}O7U@ksve
zHNQ8b*XGM!^?4PK)?eVPf4Ow}v&1_r^0R9`owR@cvs-_kg}&QL;cqiO+<v)i?mOmB
z9pWEu=kM>mxwrcJ{EW#qzkYl?E`L1rPVqU*=c{{OAMUrC^KJI}{Vy5sJOi!zIr;lh
zx4xRP8sqoRpqpS;)YN>v8ZNw8=+KVz*}2=ykI7ZPQLKFIRxUf^qWr{}Gno^9fkx7N
z?@bBz`}s0uvhO!nEA}&-#fOV$H-9`P{k|Q%r05gqSl^kM(<_(eA4@1ca6>{lIrU7>
z+~44<v-WlGu>@T`ss_3Yb@}qS;DvL)nDo9l*PFeIum4-B^S~qS-gf3cGuh{Tt~=xZ
z>+KDh4{tlF|EfLxkiv53m_%~V!*6dH!XKR8@%Hx5N8V=-E<gHQ;r(sKIB=)s<&L+v
zH(GYwKR4x9nVR&+w>PX_TwHwIe2;l@%3dC6vo+oz^B(-0nm=<RlXF66_l?TubH5+8
zV4t7OXP0lq{_X9DJJ%Rri$*Ld{&3mfzBK>c?U|3}7cRf==Use2ib?LK<%0jyuH{>?
zpAmh!l+P42d}zY^c$?*e+m+AfmZve5nX&KxYgMx5dR+b1CHc#DT3#@h*<$wpLQToj
z*e&`!Q_nT7y<ft&>9u%gSMO}gjJ&^_uJ8T%Z1(0)dQ)qxx7A%P4R~!k<-JMl{x^4T
zT->td`||sK_jcs|UG{o`?zanjEHgHJSAT7u|2{wO@3hVBx8kO3Z(mk%rXb9UeOvoB
z6ZWYO;%7JSvE33?v1aXu^=}uhxyU4^UC4j-aI)^(g;x*k-}e3X&9s$Er&aa*WxvDp
z=ce@PsdE@simB|KyUL-Ve-3ZPVP5k+eMif_Ty&S;2kP}CBtJDc;i#Rx=VTM(!cXbV
z3jM$L*k~WV`s&j9zkciQOkT5BaKGEX+@JOBf{#5;N6SxHIKRXv?EJbZTX)6e#@NWK
z_Ee~A&yHKmSLu7JKj6fZrJ|FoUtRQzy8mwHvENKBle>1Ez4kcMN=<w2^y9{_+pD#c
z!#{lrDn5Vt+okGk_1V+^^}T&%n=E&I|G&TM*3?yPEiCZ8?Rk31_bJ}bjpio5imtwL
za@)zzTl&A)ZCkyq`PrP`TkdYD-|hcfQ9t+esh*O*&#O26$&t>SpIL2a|Fi5;`WC@@
z_1x&)VdvIeTOZ3^I@M9K?)Lnt4`;2FKP?jJf35H8@-=t=-@dj#GV^xWwNGzmT|0k|
zd*^?>MX&9rJk@ViEcVP=C;PhC<>a!|wez;-rf#~<!GACKZ{htEp8q1tdUN7!l+OR!
zc>m?p>Y#0T-@bPQN!6$E``+GWRJL{BWut5Bo)&JcUOl~hYn4rQ(7*YX9`m1H-Ckv;
zrk$L-)r9ZWQM*Z&8!A1%b7z}ZZ>>AAed8_D=xO)2oIPmte&$)m^InqW+j_pvHea^I
z{#4+y5A%M_wcB2ueSF=t{P5N1^G{t^_cT)8MtOaNw9Rsz`m+4oBllguaciHRdL`z!
zGS`v+t@YR96_s~--tPK-Qf`)rbSCd7o%MJ3*qmDS_rq+K%Uo_MJ$4;wH&@3xzF9Q4
z?AFVeM-rij!_IO}5Zv(X|62~m9fF`1-}~G7`)hl_cd5p_PM=qqrnrO6t*|)%&c~7!
z9<l~^d_La@*<5MU&OCA2W4rafJLddZn)-0U=jqQ5zI?8KcJ_+nF7Y5vV|>a)*Lhx_
zAKU;f!1Z5VSx~d-@w3<mAxod`XiuJf)|k_87XS7M`%U<r`u3afYqHj7%H8?)X2<UG
z*Z+dc?iBQWJ~sF4;<wk%Fiz6>cggVCS;jko|1K4I%-!@jt@!M-r?u9L`|MuDd&FG&
zwnM*^?}6B->DSt=Psh)iZqB~6&ibt-dx7Oo@B6HLmi3u&+52R_HSV!=cr@wTLEGQQ
z|KGM2u2{Wnd%u2)mZ;YY`C0C~Lix=anGVfUG-l4~a61{`VYF<C(?X$BKE+cOdTItM
z`lhTfxu~GUTQUFrrCnvq_nx=?ey{kQ?cvS#^NYXlt6smi?S54C+UJqyMXK~K**OTE
zJpX&&{TnBXW9FSW)_2AFPPsyHeBI04cMmnloQqNE{_Dt+xMhF5%BF?Mc9%9f%cng3
zefE^htLy9&&;4~wR=@P#-1?V7#yfuVvOUQrmr8XmSzgJPJ?$kQaNXm0-+ilRIm`Cs
z_LazXm+<kvYF@Kuf8Carc=;b^7uLOw2zz#+=ZmApU*^4^u0`i>O<<NtYb_OWm-_td
z?CQHa3LmdLqkV5*=a(qS2_6$Kl?1voY*pHk9kNzIO5y=e30IO)M^)pjg-Q!JG?+fN
z97ud7KlAm!6uvLFTYHwT%8C_XbX6!7Y?$b7E5b5k^&G2$@9*xm^GTV!*mi+;xyOVc
zHWi^MCcYtp2^;5H6h2DbTm8K*=f#DEcRT;x-jH}$GEmpWIG6=w$T>lWt!`z)-%rfx
z5Zoo#)u6P1<A^QOilT*L_ctaVfBqw}-zwoiL-mB9>+9qH@AbI4c?x6a?{$9rxDI)S
zuLyWJyWj5D3!5teO<#m2uYY<=$<;wHfaRaF!!tW&o{kUlVN9RyGw%%o+vF(VU{rK9
zG<@%^)#2+8u6VU@S8thj)zxq|72B3Cl~)7~OnA9&_q!^Ixu?u>Z|#xMoG!DKE5i-q
zB5|hw9ktS05o?YzsxA8%nz*(X958V#H(ZY8rF?pF(s!fq!HEGUC#mi~9Cl>39w<};
zT)zCDq0q4R_#)TtfBfH9eZNzDo*~sPiD`4%Dh>@M&Nc?O2aj@}d#v1Mq`-NtJSx`J
zLGTAZV~%q{<GnqVpE*~g-7Pw;>)*Qhc_`Zx`!|o?b{&0D@l*BaB9%EG62)UnE++ll
zYRmAYll@#(mmbq?73=u$wu`!M#lb8hjcb$+oKu`_xGB3LB<%C0@1l&Z4uU5<S!SI7
z@XX_m&bp6rQtRwaHMBUZKc9E7WXcrzb@rd1#F#FM+LXLxibbE+8urv}!T+>X_cz~p
zDL2LGe;|uU;||9M2bA_ccc^LFv2uEti(mkYNaGoW29cHnYmektKbx7JcjRsP1ltZH
zg_({Pzwb3>l($rWn<{mC(xkPv8(qDN!&yWcm$*5oDAaougobSR5&({rhk^$#3VbX!
z@JOGmy29~P1B>Efh-*Q{ODGjMFl`D~QP^q1=fTr>ZH*|St3tFu!%vOyb$336$5k#h
z{U-lMK4gQDg5wF5hqWKKB&960UXi+qK}u3#N0ZHqI-CE>+*<|bW-4E7=Ils*t+%^l
zo2+GM{>_7D4EnD8J#YWt<V&N(qGusjx5j`%$dY9P<4xty$2SJCPUU+ZW1n%dt3gSC
zm8C_``q5;6JIn2^-C{z~zt)PaNMJQo>~t=5W1JCkF6sBTx6l53K5uUS@5kcCh;nup
z1N(;&XJ1@g-0PxpKG5mj)zj~Jm{s%c`CMNY%X@wKysA}#@1vegkFVQUy6^9|+r1UB
zC(4rQPEXTa7PQpM?N7pNcDafJ9sW7{U&)v7KYMxE-`@1o#958Z?6bnwMoAjpu+r%L
zx0pkN>12O{&bj)NZbvqrIb5Z|)YYIg;RHv*`@(aU&uh9At+XN>&#>o)u&GR}wrVbI
z&(M$Au_1CpLZjuw7U4Iy1rFK&{W5vt0mEgnyURd>mxe+QFa7!R`TR78xXo$3po^_~
zj=VEC+9kUA65GA$GvwTq;-b>n)E*q>w>J^uy$o94=5{1+nqk39l~X%)yKU_M{Yai&
z-pIt-Q*mUIPYX}P=H%mi#?{|)g16;FYTtcuck?-`({pOS-E4dAk#}Un$&y!BPF`6N
zc(_N_`kIJN#D!<xJC)u0Oq$vG&C=%-wq;&e&^XgHds^zUQ&TjPXA0l?dDi@X1Y3{Q
zrW=>TI9oDa|GF9;f3xWHbp8Buw%=nWo9D+hhbZqgS;y_sZIXPfM^df)-JNHLxb=M|
zYc-zVQz_4BXPtXD!Ne@@PR7T)+uPRe{PXGb)Sm?ouObCK6j>(JovPU&fB)yDoT&{<
z0`6xAi#DdXIAmzQ?)u)$Z@0odq-5dcI^L}1;H37lmZNZqqKv@T+2;9X{<dGIOx2iE
z`D|v|<z>FhQcq87i~Y+kUvnW&Kl0PmosYV--|XcSR-5sD-|ur@-rc?Z?pu8M-O_0b
z8#~erYhNsE@A*-0cIfY|yMO1|R!6-&H8ngg^K`|NiSB1ApU+L_Eaj+`m~VK#-*EN*
z=-hSter3&WFF5~gSHME2%u5nij&zCZ=UJ7%%b8dAE0Z~y(fH`^tLIjxNy?vUt(>G_
zv8?v@w`K1Aa?iHi&f6>`7_zOR|CfIBwlhZD0{^e<bZ+PS#xDHv#o~UcS5@Edmd{Q*
zJ8R~bOQ0n(V&4A_Tv-#n{oI}E_j{l1`~A+?{BFtQv-6EsnpaGEw*7vcaqO;=jXbgQ
z?P`@K%~&G3NF0>-d^r9nzgk~^Qtjx)GraHw$q`#=@$sIEa_WQG`TK5yE`GWrrNSBr
zO_u46%|9Ci%FWo{91C9=bacVK7MH{yA0CD|eZ1tYfAeltj<cWjTa)0OMXuVt4=g9O
zWnNx3)3KRNa*4Eu{Ed(LQCn6>8YZ=5URu(r`b1S|+0KV;(rdObEs{UU;KSr%U)uP<
z{gvVW#Xq;@gdA4*kr?#n%8V7KWy|j*&SaL*oYA#4`}!@LfO@AW=7s#s56fHhKCH8m
zU=E+Rqj&SGfPUL=GggMLpEvbG!14tq*W;>lqXH8&*FEp4sWGcPJIge8_W`lc)!FNI
z9=o-6f_cTB|Nnlg)&KjG`TljQ(gKbpa!g7O@2VFs^l}JV|9b1uE{98s4P0Vn@&<}A
z?1u6tF_IIOy#Duq&GE<LUsty0-!~D}$<GSe5|H?4hIRS6sUb4ucM8Lz8oES<gmYY7
z)}QyX(%bQXDZ5xv@LaEibfnwUt=Ho=TmQddzUS|^+uP;@E%l0Il6R6Z)$gdC!9HU~
z<>zOTD*87H1NJMqb}jL=b$V@9_{gRC$irW+*PDCrt!OW}zRanWD~yThpndT(pX_eO
zxD}-bSA1}O_2Fjv{F~X+^}i=Js1z-q_`q_Srju#b%S%hQ=^EHfT*7Exejr7WQIY>v
z*Oj(C@^wEFPoLTI@tE|rYi?z1Ykp0y_CF6w3soE^Y`*rdSi|*yqc~^Bs)VKY1TKha
zGkLZ)T<~${SR3kV*3>Ff^VaK)W77<QREJ5cULQ7RdnC~$_2|y~1a|pQ?KesZVg_F2
z>@9Ye8khObj*{kIB5PnI5u04xXeF8zWPYz=v2S~n@b?K@K*N92J~~z%e7AqHi^B|l
zS*t6nf^u(fJG*QtUmg4R+2;9qmlw&kZnXJ%LF}B3d+X}>{dHly+-$6#r)C%?=j_d}
z7Lq*vB7p7vp_B!mp3dO7)xgqPGpBu3LFT8Yr_&`RW@x3~=?_W1vLf(WSnA(jU(?Rb
zv78newX<mH(KYq||84U*b;(&UfF($pab|qVuba#BJ_J=uWV{w_T;kB+D|%&Ji{2bf
z>3h*X>{ld$D!9oh-zSQ7WSiX9>e<!I*O9v?RX1kG1tV<_TZJo??VGI)Opf<4cCvhz
zHSB%Me8l?y?k`Uwx97!1+wllg7FEpTy>h^y?fbK*r;5@)tqff~&D20$zGt^(MSJ=>
zzB`A%Es5Tqmznxe#;sL8_n^YOFA|rOHx`sWoOxP(lF1a-;%|rf?Qc{q2xGh4sKT*~
z?YGnn)lWzBQjd0tPHTK@YYS?TJrz8_#v-Z{BmB?&;4&K>E>M$9MTyDD{;%#V`TO?&
zemvfO>ezd|h3BU*dLHTPDVwX<WLz}C?vAy<zlG;zKgxyp?XYqF%yp{y_rp(x?^~BG
z-1n{_v*J;w`kL#yGc@;aQuciO>2d80>7MV$`{nbmo(cGQsP5QQ=_vW{>*j$fcvHcI
zya{LdRTNe=O`YZJ5WSW|MU-hpf*`w#jBuyezuVKZWhN|n6_@K{BH)n9wfIAUyGrJs
z_s%{RUrpcF?hOMqD-Q58KI56#@J2NA-Na3eAMf*Z#wYDv&Y{87<uFHCL3*tjUq_4W
z3I(lK))P8dLL);rG)?gQ^m_%@-cP5ruc<Z7t>zPRej{;X>-yN;+d_4{{1;6;W01()
zq|5I1ZpG4{o}QC-{=H@9>LA!*$t1Dxy(5#*=Sf=_z)jDj9tLU6MVvtiudb}@)!+N&
zQYPrmRkek>wO2PxVeBkSKa%~8<^5p~X}6S1OFY?<vvR~bru2QZd{;bCKwzo#Zw?7T
z36V<$Z*#OZ96qqDxmw`GLLTljz21*QCTzH`AZtIbkniklo4I>A&TE{Xy}g>h#?#$W
zkN5v)n=gCM>~XgJVX1ajpZ}HX&37K_&+5&cC)!xy!jKdZqY*a!!2JK}*Z=drsaTWK
zblvmWw8KX~-+Q^~X5lWK8+%ijUz}&j4~hwm|8PhDoV(b`{Do&ORzF%*6ea1Zz$uvE
zCp`N`(xaT^^D8W3wLac4<JMiq<015|blPl|;>KGOx_kO=N8EYlCE}gk(Ptf-lq0aU
zX4{T6t%;zmsJQ~RdlDXQ6JwH5lAXHr_Yn@+{1AaBE`sV33VH>JY(FO27aDz7(Yl0n
zebl`@oH886E^CB3YCko;RLoDBEO10XjkA+QukoYK(c&3=Hn9&2xxeq<bDDn{yK})3
zi6dV-zQ{hB86d_Z@mBqTV%xJR(JO;gKZA~#Iihg4{{P>$843@?t~^VhUwh3Y@6Hc}
zG}Y6xD<n0T0$muMIq$ojw|?KRSARdPU7fy6BWZSA*rQp$=Y6^K;&YEOL$LbCnZHc4
zu4JrOQ+}!?MaHStS+GNbapBG!83E3S*q|5N|2oO9;tD(RVrhU=*(=T`;rnVTPs@DR
zuly|0D?v!%P5HY!nF%fh>fR+q95qQX4_LX|6!Y)xxt6N?eJA@uKN~>_(HSB!pAX4^
z7T1~8wZB;t^-RGeUupJZHF4#<8NI7QS4W*Z+{DVA^QM1#eBI4m>sxOs_MKR{d|uY;
zrrWo9rOiAx964piWp##;?a33@H9}WbaH!0fSU#`%ouzce#PS0z%|(Hyn<SOav8P^8
zYm$HTvwMqyl4I_&y;T}ag?$GSjqZIsk-{%g@#xEggT2|dB8?U94VANcHJ@deE#zC1
zt#z{dd*9_>s;o>-&u>^Ltc}`Q726jk#jc{c%k)>TgA(In!)O(0Kc+*r>%A^MI@-OK
zOKkUV0}h{OJ7zvrILCg(g8idi)|C~B_y2yooqzet(uBMUw|y0}wE`El?A@k+QeMSC
zFMo-wfslv1LfI_S?6jqZ>T^pjDF!jW>M%Jx+x)$9=tDX7%Fm0>$;_-gzVF3P=e?^!
zSEos8<$bn4C>8laM(^d;o0I3pX)zV{GTi66bXd)I){T74b=s?^2D7j*n)Rsp&&!#n
z8@;Rol<Uou6}H^7ciQ|{$?)mD2WS2}hF*wmR7eSWV#mVf(~_*R=WLq#Nm+sKG6sS!
zO6rr!e}8-H`~KeEv#sKB8T)>{(l$;wz~KEySVQ3Dfhn57Ik)2WR^61nQhvYoy28-{
zq1Fp~6dyf5KR-Won^oDH49Ur++1F;M&#$@UC70kA@Vx6dbIpdCibB>umRx^Uk<)z5
z6V!PEb;&@ToHI%aCQt7#V*ETgqxH-A$?E6*QXP!CQ-t;(U-$RM#^kjoOw1+wnOCwp
zehFBs6}D!^*9k{$KV~J^{ri!;x%PLN_OrI15ANkmT(V$MtNPlzyUS-6K0X$C@@Su|
zHP8NccX!WjV&#tFWdE6%Ei|kA`np)()6;a%E^_T&b4&c<>A>T+wq#CLT*vlPOf%@n
zzT-1DSp*ywDx9x--_s#OdEy06=gKKlCzc0%oMn*MG*#%}g1L3SUba7BbauON*ev%}
z#MaFPxo*0=ZT|e=!cPR^r%AkwAsbBiJT`sJnsWPa-(Hpu&e_^$*uKe1#I?)q;WrLk
z?l<>>`?vZxvIe`3UDfB|(~7$>dx4N?&JBa?^#@Bc?yWF6sPf^n94nW|hHYB!;$Bo=
zVZVOxUUPN&{MxcxYtQUyR@`Ns;N<jq!M+#AKmUH*Z+|IwvylRyudOzy4+I*q=yEVp
zR4|#?%e<-P=cl4goPXGbCNB84k}FKWsLI}(L!nl}s$@mwpO44a*0Q{c5qNFDdeW<9
zdD867CLUi>5q|NIVmb2c+lI5V&BcY@PJHI#Z2xphuo>IRL`~*NCU@oL^ESSGFx|^t
zYn$cNU*Wewy?XF)fd*5%lEUn>?cLi>XM)BjWFKvKZp`aaq2bn9klr0q)bVGMl9OIl
z<Dx}VqL;AjZgB{&-?CA%@yCw;%4U(->!4<UDHdghT6MV~dquvE6*u2=PpX^H?B&o@
zc;=+~4&B>Y`>TsK30>5>EvdRS<KiP-%czdGCl?h|HD1&T{~QRa2tlJE;8-~!$Fku2
zk;DMgUgk-*71^3E6&_e5aq@+-ZO=JXvxIqu9k||vDpxot;P6OM&c(ds#f3zX^r;Oh
z5$tNwr58E>yj(v2oWS~sxhh(}j9t6M{u<s{;Irjh_r<FZg%&UAIAXceNonbS>6wNX
zr6#s~6)itgZ<clCMd?hI>uQ%PybrCrq^1dpAr(fZ90Tu$*Ym5ty!hzy?#|Bg*68X`
zR&7ozn|rex!dv3&|89M-di}nt(9h4#stYVpD+%x_IHa5y5))l<&cUrpXx6o*olksj
z9ukppmJ?XAQ6v5Ry}j<fb1XjoN}pG`%zvs@Xy3Z1t*;a(-d0|@dRZqQ(~br)!4LLA
z^V9fi^%;%XJ@-trUp#sDvqhjr0jPze!Bod#F}2zz;UOn?^#p~r;;9aQ1g=yEx*k}W
zur_Mzsx2(6ccf?SWHGUcdz5|V@5kfv-Bt4s+aw%md3$2*_Itl7K0Z3S|2&8Bq4p0i
zm(QPf_%|~<-=4jW&1}Z6ude>?xaIUh+bf~BGLu&eD9&SOt$M=4RQ>JE!Oyqsy{GG)
zoynE45**#2vWiP7;pN`qbAL;Yc8R8%@_BIaHB@A8N@iKN<58D6=#JcJ&*v1MTfR`n
za8l=?R_^uj8xkCSIiq&)HqHA!VNS`rJC!UkUncw8-E>{FWIt!HlXNAYv0~tb`pFKh
z(M~fb_ez`3yR<HLw_)z>ZL;j<dMz(6&eT-D_u<N~Cp=6&^F6%NdfNI5kG=l)_jj?O
zqqohRzk2$|c1^zYk?;TR^mk`!?>&CAq(V~j@YBWVu#BP*#<Ae!ro_i>!51nfJ`TOI
z(J9k7e4Cepj8IjdB$I&ejoLfK=WUt)Tv@+|)i~g8|96h0&o`3$zaA@|<`S9@9*gW_
z{Q39${m+Lc#MFMh`gnKQTdSBQd^;9yJ)Xb+@3j5i)Ajttw8P%C+tvQEQ3*U#Ud`zd
z&h~sk(H<A2nUlWVzw<R;OOe6(!(o1Vk=4P=&%KG=UG{X@TLa-9b(ONbIR)!NS6}<H
zv-tVE_|0i&SwVY&ctLY)VfR4%mldpn(F=oT&R8A3e&2*bcRN3?>)Z41v(K-3wKDp{
z!go_yg5)X}I8|JaEw?@Mm6_kBz`W8Wi0%FBg|M`9M2hj+@~^M2i_6*7R9wHcHT!&W
zvSmkE5Sz-iy$gRvANspwvfnROPLF*xKg(En-RxILoUtx@bK<x$(=DC2JwJ55aBbY(
zz|gYcaea-SGlN|HpO3c#uTOe>E%o%YsrCQ=e%E($dNh6e_j%i8UV%2b#`8IzIA`)w
zfg>^FgtXIz-|OPk&6#?_ulz4q;@~|o$!C_y%E;w@bLZ`SyX`icp_<I+(-yxTb?dKE
zDzyInX0v^I&br9W-@cT+&65b;m~?c#{m&<pixXGLCdFyWehc)u73Zn&^3IJtPp3uC
z+x7ik^?UX6n!(FV8h`dJ;R&AxYN3NmiN*+}gwPEx$*fbWx9hP@UC!eHDq6ERHk{^u
zI5kd2fJ66+_m4mepJV3tYl0u%%3fb9$mzB{?{3>v&ET}Bk)h|Ka$Lk3r!?Pv?5(#m
z#p>Qxi8u9s|6Uioyxezx%9j@x-v)kn`Xhd8!k1GAtDSciJ)Nd(SMuJeWmEFovfX!U
zZI|;gIrbQTziWKXfYspC4n-HGL$*r_?(Qy^?~=}Hk61CKukfVtjC-xz;$iOf)BbOq
zILkCU?5?D7nu*Q(J)iBYUa#3K_WbPZ@83O6J*WkBdmx^A<8Z+9>%<?R^F+dbth}?k
zN`v{)gbT%I1Uw#h?2iq#`o3{zx#Nj;v9=IK)9Ig{p4KluuW$!+?C#dTzrMb{zr=I0
zW}iawE6o>DP8SO0n|QA3@XVhO^X2{h{qyf1IPYP3Drd*M3&m~%2{G&9_U>ZwF;5oW
zs#|#R&Wl~I*Hs@hRM=hq-cIbQ)A}iVZifwz-!R*`#k&06nZy4*;=HD4Y@Agn=P4<<
za`UoKSlPa*i{Z=Nm&@nxdj`7S?ZnO8b3dQ1=IM~vs?uM@VUhH5qPyHqVcD_{4SnIJ
zTOt#Uow-vVR9$YhbKjbEZ%^gcy)P$BIMDK=^Pf?)U&hXhKjN<(@7Z#e!?4n$tZBNS
zrog;8m+t)JO3bQoFB1<qx$%3e;O5F5JQeNb&ixCDoGyQ?cYFQx?BS{Yvo$VP??}H_
z9W%MFtZ3PrFMRv=T&`BPo_{#!fez#P>=hvgQ*!R^`g&xU?`%J}qK}8T^<&y~IkQ6Q
zf~<}iohf;JZEgHP$>!C+O|Qp%7P9uz-~Xp*_B`8azJq-#F_K?jU$6I<%xIqnOM9D`
z8Lt^!c^bL-M#JO(3yP*Payq%acjsj+E4_Jlu5ESM+}U}%GMB_3^YHxhZh5)>7u$dQ
zd!L_GzGIxfD<Y2DG3)NvuC<*L=N2lL8D<_mskeQmS?(;ssYc2z%LMn<E3Yzl>v^La
ztmOE0gQLOzKcBi)Z>3H@xJ+=Xtn#{^-ZxW{*H4-ze}>Eco^aFk4)cx9Gnl7aD1Q|)
z-D(nk*uZuXUy90$`D<^VHNT&8<Y9wg=H#<czwT|%vssdNNJlD0JlH;P_vZHpG7e6-
zAf~wFt?j4kUoV&UuDG-G?q>d?2mD8Dvl`>v#HX%$y?%e)8_>jo|EtQ+sncW41T$rO
z-v9aeIeX!)^25C5Hupi(DDpKQ9Bu72WgBM;B)0qA^01xoVqwvV-?z8rS}Vp#Ha&l_
z`~AM(jIU-ef5?~!tzR@d7+!~~Xnl8B%;UkuH{ng5k&FEi;Ypm^wYx)(Ty-wn&wqDY
zIsfD@JcYa)c^Ti?{*Zq(JKaDk=|t+08#j@MYt^RDEi*29;$d9zAwhZG(VjP}qS;(|
zX7uhbGTT(0cln@9hdbBliUSfIx{ZP-CvHE{yiR$g_}9;J2F^*#laJ&bizztBI?Z!M
z$jV8A&TmXO`GqE2*mW_i&>%rl<Kw>+l^Kf#XLD*F6;#f@ooD#TEa}PIV{bST-|1Sp
zuS;Z`Wtwfqxz#~})x2)viNtc3rB0Hu^LizXm&rb!CqLQbRl_~D11k&)fA95=k`TKh
zSUKP5@YILX+qdgLh6g}-eNivNYoSEpuyrw!Y^F)u?S4&N49hnQcE2lmAb8U8z)q$e
z$8P-Yvwl}$GDV>{Gw3VNM%{bUdyY76blJONdZbd^o%OS_o`)EV$JcCpd1K>Z!Kt#%
zQy7~-Bl*uBw##q3#4f>F_&e*_nVHF4qFO0!ywYixo6<ENPmVnF@4J27_DhmW)E9-d
zEI0c6^Z9&f!yRUizMh<-8*R4s_k>Fwg<B^YCcF<!mrzo%Ns7r;>Dm)|yeadO+!fu;
zUq3$+KAXMry!}ERhM&Lh7C+rp?(z69+nvund*0U`uYP;#!@bMd@XFa*AfcJ3f1<~W
zk9Ryc*siJW-=v)6kP`kSqhxv@zXQMIR;KBat+oIEem|;c@X@<}o-vF1o%2^#21^$|
ztAAwwVC{;mtE=KC@XPgeyjIw~T%FS}WxMH06>ek4rzyw3C*LcyeztDU1>;g>{V&U$
z=cj)8-?Qzqcg};IZQmXkO^XmcGQVKX{P^gV(r=GG&EA@I)o$|KxA7NWtK|mlJ-94$
z^Rmg^^8&xPPcIL+^=2P`nZ(4!Sxvu9KNOTE^nm6f{y&!c_2HdedPoF^nTOQ-zacxO
znJvHVBbn?r!&v#1Ntlt6g><KIqRZT~9FNnE@NRV6)YvtxM_qaM3%4tG-po8R(Wd6l
z$K!0Fx<AX-R$bqIzb<<zmjR2+3d_#!MCDh`-~M~Na&@{_U-V;g+OID!!;W^_tY}`L
zB-wc}>DHFaWS6Taj6@A=uCR(4-W1*Vw4-qAUwO~|8>~w`z27+h1<k-fGZkkm!xtM9
z*;@=PaU9~mb(Ppy^mSPFO^Us8c7<$(q(BJgzF)6ad;M5`T;0y@jbTHJ0O(S5>xG~F
zTR-&n|1&=LxTRv1bDV^#bHU@_`9A~%78<DRc&GG?Y2O#a7cGe&Uo(Dk(tUVTJbuqK
zD~BW2ZLLO$H7A6VWYZLF7uhPmJ+gd%vcrcAW;+(a!v#~y>VG_J7f<SN-fQT?o4a~9
z|G_x-o}ffM10T`Yzr0tfpPiY>`)<$YbM6QDYx6itk8fCVozH$vQYnAiqnYXRb_SMR
z-+l3U$DI!~52mJF5dR`tE4aE!C1~HJ>uwUI%4}brE$+87`uggs_vYIUs+^%J9F;0^
zH<}N`9FXbI4nG~?QD7as(1}%>abiQc+p(_Da3*F+>9A7|w`w0WTatHo*R!?T?`;wi
z+~{kt$Y~0jWa`IxJ&!wHx!%0A{Mp{`_l%p_csG?cI|@}Z&sOJQEj?7nD!Pi1neE0m
zg_VMjUzvP05b9nyE4Amyj$1~Ndi`5Yy#$T4gBs0!$_mB*9x4UuE6qL|e)8F5-V?JP
zPxU&>^+)&1RlSWnYhqs<-Fl(*BMWnhq1N{tm+DH^{Z?*A8h-43QO@rqoD_4#f$IQA
z!C6}##a514-Gyp`LWw~#hF+-?D^8qyTlVRR)MH<zKZgW9?2C_-NEDKt?GU#__-n7K
zha86kd*J=u<?oMIux<2<yz<b_vSZd;)xN)<&YiHmdDT{k&Fjm@d?$Np`@hrUs$QBX
z757Wou5#YD=V#fDKM6(&1_?nK;`X<=A2XT>yx%dmm9cT=qIU*q0$<{i!>7ml&6`-^
zGtXwHrjNSMVu7Xi53~p{H<nescB{Tu`Fw77=ktTL@7WJCq^_xWUwPm6Sa!&SW4+Sp
z^C}*3X6L+95nQ)+srPg<A&!fyR8LA68mZ|No~!-Wp7?-AS^4qJ6FWBZwDe>v2Wcp;
z>xm8f##7v=CDOyo(_K@{Zd?A}B})H|$&=eg5{nM2fJV~TmYt|R@FZczzf0cwk!ha4
zZeE+ctD66o!sMxun^HO_8YZpV^U3RX#IcstjFdaolhc3B%J)0=II!ubq0&@sEuRGC
zK<?H0dPVaml<n2N@#cJyV&No4m!>n`<)>?ECVlx`y=c0%|FaqQS#EE6@wPB1bZr}G
zA%G=Qj@W6bqPaO1-$bikXIxA>S(vU+$QOBKb$is-3ZB32W_P}CXgm4ri$bI_|0dO*
zs)dqg1QxQK3z|@;;B!EZCF+{~>=i}|0ux#4ghl&<Hf^}xwm~f4g4rzhR*8`hLyP9c
z>O__uZ4wdN^I`?BY?EQ+ay;+gzVy|iZoMk`M^o;8-un95yl>y*|G!%>S&WmbamR!`
z3*^2%ogN?7*17N?%O9sEra~XP5|N2(cdEbAUcPYpx6|wQ&k>mwFW^ykps?TU;M2f)
zIv==ODyn$h7^~S-lorjq)T(iE$<nnijy_bo_V@hEZ--h=_<dh`<UoPN2c5<2J1*K?
z{JEdus`)9K&u5IMUt1Sj9XC<Q^;%=4+h-o%^A8rCUG(j<iI4D^E5+w+uM1|1`ov{a
z{aYS0!|2L}9elaUI}UgJ+B>`F`;xz5UX9B&IwO-pSEuMiGRdYfKDu4)@F7|I;FIQ(
z#%3E2_p0&}N1o{MTTQ+;``v=}dG$s?`jY<F9PBjmRV4fEey!N*uE;C5*TQM0{0y~;
zNl|L2W{V3+P29FD@zKh(HoewByRdzoMoD*Ky$y1-J|Eec)5Fo{&hhLTyU}jXPjBs%
z?|Zj>>id4A=KpN-d_5g$m9?PVf_zQy<IgPr#QRSC<(sNP34^tMbFJQ=*z<Ykm+N|!
z)Aq?fsmR}Q&0jEpC8>>}SfzMJ&cCShtrzbpbVVMWtdbnEf%Sj=G`(1<?Yd3#4!>*W
z{aNr$-sC}om%7hn1(}Pln@)UHv)*t*^bya;UfC9%vb6~|6Sy2AoK}3k_vz{B(+5LN
z<fV)Lxp}(j2mkKhix$T*J6(IqeYo+IP@_-4{w7DqT<%BHO`e>z?a2Q0K(2QgpTN#P
z{MVmyB&o>Vm@<LwS%=9Z%@t`Gb*kRe{^(6AOY-pDxk7$x?(H&}pAVXZ_aC3)Tb-!&
z;j+JMYr~d{6Ed}XW={SV5HG=I;AqQxvbWmJZlaul;f>n@nldZ-h1lQk-on|&yIA2(
zfr8VX^U6ER{`O@1=Y*bM))Zdny0`ZEbn%J<TMp=)D%AIpsC_tnTJ;w8IWN-RBv0UB
zUHbLj^s?I;uNEB(ahP#A%1PzF!n~Pw%JTWUJl4CG>h-^Qa9=BEZokW~4KBwn=4F1r
zS5Vq-l0V(=Q&)$j!rm>1|J~WWFnyl;>y9OHFQ=;C_qg$E*REenKkt5i$-U~??kPK$
zu_Ze`n|CV5<wNd?3Y!<d6Y_-ello8GkkNYl$G%VRQqv>zyNOD&Z8tX+Z`<;g<L9=%
z2lY39SjO&q+-J1jOz`U-O(S;S39)DUA8*%;GKRE68Y|oxZb{sJCZ-#;r<INWKl|06
z3tBBS1X;|FB(IO#%XYf&W=@A6&$+-_r&Ep&x*ey?a-;TdDu2IEdE@N^zDr-M?N^l$
zKk~l(er>o=TZ_>K!N$mkzxwU}S@@M)j<!$|R${E?Q~a||F=4Jw-{ydupWIG7v*jx@
zI?3+TT(w|Q>n#3b`Zs(X6yhr$w#rYM|6<{NX62?>Rv$*KXfxsS@*ERAZrxmURW#p0
z<*-7h;D?tUu_@+-eaa=W8~dIxO7n$G)oAN$ko@rK=)y^^vVo7Cf?9U_`A@yHcZuAd
z+Y6oB0}UMO^e3=gHJ`CGaIsry#)Sn3&v?ufxTSQjtIz#ZOO<r3-|m)#*Q#=}_AU4Q
zvM_$<JGsBg)*D+n%sixD`nON@er#*Zma=`9Ug`wC<E&p)vub)=J*#JId8zU8{~b`q
z+3DmGtHpC#byB(F3;|93=?Qz>f9=}dbNcARQ=g_uSLr@}C?UDIoI|;2|C5dU$C^Ke
ztqNJ0YNWTkYuDY~NeNq{44QuWsvR;F>1z2iziztaL+2w`KHYu$)cVHea{oNT7JcLN
zZ*#g+@0f_POR0LQKYm>{^R}AnuUHi(g-^9lDqk#YZ|f@Ay0peT=g^+^E6ySJo}K)E
zduDgSioLmlJ&TSXtunrr?W*7?=y3PP?EHNz52(pY&&WyIF!RJQrR+(!O<L+c6t6j4
z)t_bhdfAFqc~5II<gWR?5OwF?_-><R_pVQ`uCDgpkQdZ<gQLzNvd`_)A&<C6r5|$4
zoSmEdca@6&j=u8fV$+J4ou8&(G2fiMXnW4yFqS_833nd)$*q+z>0fZV*(_H%$>B%C
zkAMI}r(TYxc@9x`+7%luQUZ1#oqfpABkciqW5h&$-ad~z&G(M7A8kL<-aME6yh2f|
z^ACf7bRpffzdfFRDmlM5U4l!3O@;r>pI~{O{S#L>m~_v0<@4&4t)khQht`>UDl672
z=c<=3xwpvtACu3_7uVN+sJkHW)F4*iqCs3i;}Hf0-s|^_CVo&5RnX^Pns+fxLVt#q
zOT@!hJb_>T{eB<MV*Ko^`4_34i8_INUmriebV2;xEaR^qzHtiiOmF)>LGGgay>g|U
zYWyJ^l{~#?`kYuY*Sh@OPY;)bb1M6ecpa?n*5OF^uKsjDrR815XFi@TgJavflN)wF
zy}#w-(aj$G1_e7#xw9ra?{h!hS5+FRaZb{%#=_^V-pj@B6`wq*+-9tJsZP0j9<Pta
z*R8&j?H2KGT)yd}bBm{y%i7b43KG(ZUTf#F9eZWuc6ad><F=1CiWYp<p5%JpB(wAJ
zmqUjAI^U*hg+-n4f3xM6VdSYDHk0!GZp}+PnJ~xfdRX^H&Cic@Kkbe@=KNrf`1#xm
zyEK_BTNz%9o^jY+_V(C@ZykqwZy!<p#c{1L<oLx)36rOqhD!XkGtgRiE-hky>fyy2
zv$teeI;`%v^|m?b|8?fK>}8#i!N>dM>rG2Uq$f>jjxvAS_Av3Xh!xw_kGtRPdYyPJ
z-RyIMO+w0r?d@!dzGc!ga@@LRe=A>LzhJ2WR~y@*ZcXV4D|~+&npn1Ooi^Ks<3sI&
z#v?ac_wgp#WqfpONw?tm;i2$jV#x>Y>C?CtOk;k2?!3M(w_T9P{`86W7W)Z^)YSaB
zQ*9!loHs+cT>nz>lD9{;v8;3t*!QH_mS_J0lRN6N*1~`GybO5AHGRML=@b|1z|3U!
zV|Tw>8$VQN{p95^BW3^phrb{FegFD?KWEpz=9QCv2%R^q`19%H3)>DGHE*?en`wrU
zZPHT=<W_VmGBV2Z+}XG^^TvvYJ&!-j@1I-Vdc$tcNm(`*n_>~s-P7AXWoxZ6OW!2m
zVg0Q;BxAu18QbZRkGyBxVA{0$%UTbIzR4eV@vBL#Y=2-ITQ*5-fw}*^1PzxzvWwEf
zOc&osG2MIR?1@F`%;H@tXWT-?+s+uND9zmbu9TBQBgj+vZ)UCsi+y&q;*XpEJ<p#v
zG?=s0_nTbi_Ri>7p1ZEI()XrtZrgV2Udf%u?30gK|FPJUxkJ6;=I@W6++Y0>-(RuP
z-{ked?aCFaW8F<0ukHzAVw}m(pZ-~78RJW4DF(kwj0_$|5vPwdx|Yt_FyS7f^8Gt@
z*J_u~>RHy{adv;|WwG6!*L0^(+uHnl%}xVl=Qf^~l@6!!CvT|c5kB(wxLoy`@1PS@
z1>f>*alY|nNuJP(Z;>;j`GYc-*;%}Dyxs71o^OPi(M3N;sYh$qukM~F+L)nm;D(Y4
zbC1d6SsSIS>|!kijTPRp+8!5Y@+s@s)pEg_=c>j28B!&7JiL?nwF>t<&Se#r%u0H*
z#9(LV#}BdwCI;FaGn_A1-|u}gYuCXXqt4{+$8%5oy_eqP7IU`$d%`y-_6-8z^`~2Q
zwa@o?7yqgG;e><z^L|hK{q4QA)^)+196zSLoEv}B_m-L-`)Tfneji+H*nd7ds`Ti3
z-<v(`AN!9uZ`gXYs8?NUqLEbK?9Dxm9=Sa?7$h%#H{YCoewz>XM(YGW7u)kyix1W6
z89H}7b(|-2NJhHn{vF2RrsG<Y`DSy!w5Dco%+k>Eb-NQFT_~7wm*@1ldA&!@?KV(O
zN>5Gsezxk>B)ihcSCOEZ#>O3v4W=xf_D4bvxACU$IBU^SWp-iCF5~kz4@g*-z4`j)
z*QRTVHw*Yuf6U)=qorB%VCvrK2NT{lTwM4tN5!gCM_<5z&p=S1#KUgFt__mM`l}LN
zOYQo3!rH^SjZgNLtQuPyhpFzXu2bgH2kseti4yD(W9q3qHj70fkAs<?S!hampRk{!
zD0lgM{#pF@XSdz8>$no~XTyw~4z<4DNj-aS8YTuY^S_BTun|{&6<RlW_F(}vW<kA4
zTwfwSKDoLj^YY0%&4PvB<n(HH7&A|ppDgu4`ji^~l8lG<o=TP`Uh>zUd%sxov%Y3`
z{H~`z_P*cCK3TctkK6mb6???i^sZouc*$~xp}j_V+ChP5XN_b&#YU*Hq`64=O3TKI
zxtw-5q2#(oN;!++nzr~x>kivPyYILk?XK2~FEmQr8};zu>toXSTPBGHwr?)<O8Ik>
zp;eD}qc_J4jlX%#!gfC%G;gzezxV&Vl>z&lW-U3AwyqvL+1A0#646|+lK)`etjS08
zt6EE^oi%>r7;!(~{L$O0tDbn=U1^pr+tZfw;Yy*9z&p!ZEt`|$Jp3(lPEBNcZo5LG
zJ?}ywpH|cockQO~9eh?RxVOz)q;yAgx33fbhJUAG=FN^sU2!PbJ>=Ep)7mR~*4#<Y
z75epdf)0!H?w3a`zbNcAh%Dnx-mBdE<+$RiqYpn#+t!v=ec}He?|V<AOIV)1zZA?C
z#c=Q2Mz!7B3g^CIzt7`iwI!qKvGzj=fgI}_Q{C53;yhTYCd_32v1*G<tv5&B%P-FE
zJF68RoH>5_x4=iC)eF~NUdiJjXTE*rfg79$PxQp6X&>|Bw_0x?|NUg+6(;3^ve+N@
zeOE2~d01dw#KuKB>#lPgI`RLD@cRW$t+P{H&iFigBa*r--|6&~|NmVZJbiOk=Nu`1
zIo~8Afh*v=(;~%J<!qd+!b@%xOA4O7-8rpuVsmG>3~PjEn?=S3AJ*@wKC&X#Ehj@|
zq&}SRGEC6Xh!?YvK07B{E&iiPx_VONnzbUwraJowUtDbFF7t1F$<eeW&}dO+iI{(5
z&tY4;Ni0{+MT$>!IiQempQ}+{=>DTMrT12S*2^}ue_y*lyTepM!0hh^RmZ6^zxm&o
zFUVI3cw2d6YC>_BSJ7;<+&I7f6^|`@xSlGTKGfMZIbQMN!EY?R?AM;nxv@s{*IAF7
zZZEbwbJSi_xF)<Y(s)yG-u%ssZaz9@n|6q;?2kQs<Y7;2{E@J09)Ap#w;8Kx<bQhV
zF17IO8rj9s{W0@DtV>9{+<A88M7y&7OXnPa?q<0XD`6)s?mb6X_KMx9^tYl?CpxTl
z#&$<)PyXm|Yr1lw!zON@hfe)2+b8m$5<Fre#atOuHbWypVMFDCr+Ntw)^bf$&5P|8
z)&ADZGtJ&`O8WAqez{}J&gq{X#>PBy(oyzmot?bs#JX=!ODsPnMwn;$Y+wnQ68kRQ
zAgbB$a2Ttn+lwcy<vImoi_F)r{y#-Cc-8{}1~s<u!xBd}3Lj>9d+CLx6~_stROPvc
zGYS%7^xC?wRm8X~C@WH}P+-3_;X?DtKrx4A+0Gh!w;tJC1(%6SZhAc1#GM}Bcv0bQ
z_WHePEt;l_9%nWScCDJFILp%7Wl7`7#D@aAWt8tPnfU%3o0`b=D{gN#_vmcW`pfZ_
z<!`)T0Lvpb#%ncZr$2b89(n%pM!rt;wly}dlV4s+4clw|_^w+{fL`RDC0smQd}#qk
zA62f{ESbM}f%k^OBiAN=*JMA&c2)O{u||7DoPn8#){ZhWnR_)m+~#(dN`>kzzjgH2
zDK(X<A4&3+TC?ld9KPVQ=Hdm%mxhK5pSpamzs6y9pry_@?=TOOY`S_<M*elVn_IR>
z$0$`AEt;CR^n-!k8eJKu<u`rxl3Y9I8un$q+4XF?xpY#_EYEnU&iJ(CEY5fBCY+qz
z$zgnz6%X3t|J~cNLN8hWWv+Z>P<&wj_SyMYn75{H^xx{!`TcLoj<i1u%UYM{&iTup
zYdb~AQ-CEwWQNEJJ$bFXI6?hW43?ATa^Kl2^ko8n)D^p5MSD|DhKF{XJ7N1=O8ldW
zFq;osQrMlR507?xGV+H=)PA&aOz6xqmGm%3_b@pil^<=8?lIq~yjDQC{oZ1uPakF7
z;vY`r;g@@J;=mP6VWGL}Cb=H>l1Olv@#2o+<Lh2}E)1zl<^Sk+FG}TVVf4Q}H&IC}
zKbx&oXNiW<x3!GcjeQ9T32_k`F1u259U~ZS$SO^;?&0ZXvzOqK=oVCVlh~8D@wQ6$
zytyS4n>wBw?5=ioaNXYh^wlcJH1Z=+#tg<Bjlk4zs~2BaR{17Ym$~QrjXjfZ1kJC0
zUwF1wf_DqQ(|p#y{&y$jwb-?%IW{R3fAs(3H2?XR|2Y#n8SQzdtmV4IdW~(P^aknp
zMJJQ~i?^Lz_224Qv#DRtzqM0jLs!1M{Qs@cH8T|z8}VP~*bcZVF+SAynQ@mx_+<ao
zX$zv}+*CHHpWgo<_qvVDz8%fg@6^Ba2}WJ&P-c`qBDnS0v0iC)RpvuCoDCGp7QDA&
zY&@*;WzGbi4jv}y*-f!5Dv~B#ee-U}9eH+uS!_3xhkb|op?6I3=4V`=o)X>v<ni&<
zEQVG;JUaUuX9x$XR!w@p_j_C|$CEBm?Ygshjv5&&zwMvha8dH<^XqlTQyz#(z7#ye
zF?plQ&UfznHx#!t+VCv8|GP@RnBxG8LSo00gh#1L-{tn`?>d*ceTGJ&+>c8BNQuk;
zQiG0PnBzI6bAGJO&Apo^Yd$KtS-bfXulY-(kFVgf)ec9LJso&Yd%oG|`=nlG&W4w*
zF7rxc?i62Nv@%JhA!}B$=tMEez+hvcX9qeiOL>3T?AUhP?VQY%qiGVWPAu|EPdhVb
zV&-pWiLMKOG@E~~S-Pgzkv%tIb6@k<slEqOY!<K<PHQMudDPGnywl%<jfJmUmh(^M
z@4^Uyoqey>+gOgJbf^nfTK#4z`<Cc+f_tly1fRLYj^n0Dz8snFji<YvXIEyJ+;n65
zf({;sc}3@!K9cO=>`6-dFr`0ym#V31Am8B%%gx!X53PQ!)8YHnd*kF3&WK-TajRB-
z4PXJ+z8uXB9_K!HM_n?xnGvgQCh(qP<Bx?NN4KA{+ROe+<IL)rbt<oSlom8qiOvpx
zCt&_}nxn(i@9%cMH``R0BRj3*ZdYjLq_h6nlRKWf&EQ({=|;&0wo3kM3TC%&$P}|n
z=ilh=h}s*uJ8i9I{JK5WB^M;s8u$F%+5D@DfB&CKKdU!-mQJ4?_j3C(giKCde0$gN
z=W}}4OXQ_ok1!?%+so{oK7og$?UKMwM;1*Ny;Wf^{FMX`mK`iL`M0~URsGTWmD=I!
zbedUOzr3@&UXXJ`cTVZG$Zk*d-MjA2k+z%ecm5zpg(QE_#qbyN7O}ZssZddV$d;OM
zZp9hH1rJxf+<)QuuljQe3V-Kp*==FjykZ)7MUuleMTHilSFe|MyvpV6{8FcCGSxt?
zIyLXUzLxiFmsJL_9N)`b&Sp=v+5B<)rYP%$OV=!6Xu4a?@isN~;A6eGkiEP-?DHg#
zKDaNn(A&Yy`^INE`z0I|*(u6BTRWJyYHzIF_)YoVo<ymX%Qt=ISbS7iu657E@qLh3
zP|e0n-ZS%S0{q2xvup1?$PpWI_VOlmewhsk@=bTUf^EIMC%A~`+&WzIK=IwY>UWY3
zJaZJP^dCwH2-fEwcWeH~rCPGLmgBo#%=;K7R!0WrE}o|Pigx47K;A<IbN|aa^i>{A
zo_xEs{QRDuuS=hBG|1mOS)e*2@;86T;}`uWysu7y&d#jtVX(d^G`WG}>GtlwiRK)R
zw*Q<POhe!3e>#1$Yu(TIvj6>Vznyc`|EaV5E=}T&h@Er7M<^|Yt>j95e)=D-uc~i&
zEM+b~C~9OBn40Uo<g&k$`3?6?iJ2-9i>G=i<UW58tMX3f+(ORxC)Aei75{a7cKi$D
zf6L<>-|zY|WoDezE1j~V@1|}ku6nv$)u)O3*n}0co*tgb^t`~=%Yv=t*a4T8?2s46
zm)Q3Tm&DKP3lK5>zrUtt+QGxW-39K=JRf^M1d^-+SomBS4*4&6R()jhV~3lSayrsI
z)qK8Fca^s|*f^^2b{}zmq^T5mBVf7TT+K~|*3L^<=W{!6kd}^I*s8Nv^_%$dGxKbB
z2Zmh~l2S0>{-yoGQb=h3;o0}9-%dBXv)AKZZ`iDYuO460n<j=HJoIil@85#Ao*rx}
zG0k5h|0p)FbUpB0k#O>&(VW1bKUd?jm%!G(sK_%VX>W{OA~Urm<Bq)c?EWXtzR@Cl
zjLVDqC0Vq-KYU@E>TpPL<@rTT3^Inz6D$<i%R>H5UF@d%{l_U6JG<uPe6~e=jN*po
z&$AY&g4gc}{O4FOS796XwaFQOu7_pM;NVzb+cH@_>3AXEa^EF99!g&_nyw4(4ZNtl
z_6lh1jmOI-sa1MP=e3w4$Ba7PPx?H+;%UXdpU;KYa(afwUv%6$Z)b{oK7Y4%cTSM0
z!AYs+<C4p7zrAh}qMx#FL;s6ti5iL8br+e{<r=E}l=lDm;pX}H%dx#rAGo&f@p$}w
z&X$QwK0bT7PI={e@7c1c4V#lM$kuJK+;TVJMDYgS_Z=qZzkIs*ysJTJ!ViuO_cmSh
zxxpP-fB4-oE#^r-{>~N9b>MRH5oJqr3bA0GI>qeo&3(1M4?c1$n6YPBSfAtpy=k8O
z0#jZXsINVuJMBlR`#lzg!>($E41YRed4dyPc{*P(+;h)C<}o9C)7%9q24X*csCOAL
zp8NBudB!vM2IEi466*8H-tBnI*E1zIxKeLYl(f&}1#=86S=<i)?t5|K_IFQ>dxE(R
z#+`Mw0*@ab?Y8pTaJ%F+_e1&DMh7NXa6h_v(IX)4bc4W@-c6jBj$K?CtX}+j?e--7
z#23PaC$nyQw`B5^{O#*`^78w>d!T)VPn;P<b<E}zK2dS!4n63#&(3d!m?MMG+<6O3
z3XYug5a8PQyS(a7om1(ourR?BYAg!ZxW)By#B?GG0%91#ZF&xVdU{%SV$5PUUgNSi
z5y}VC-X<@S@0YQ>#3N^O!{d#5@Nz%d(+gUju^TJO@#kJR_j>*QdtY8$JS=p_KzvhW
z!rkn3@%!(&X}-I&bF-v*-W<W^=;*ZdaeLR?ue;OkWe|FKO{8)0%caw2owxsgXZt=6
zmaw%^Q}b$%`tC_hP~mIt43$h^N^^;AyE(zacUoi78Mz&6;`ZJ$$-j4J&yPplY0u8g
zWP8S<*_nJR#=heGqg_``a&8zrvhkj-CwpQ|<>#xfk2o|GE?#x)=KXNLs+oUP-QyO8
zKee;1@>f-u_;{73aVLX}VWGo=4nwE&88Q=m#8$7@Wa@HYQear9y|Hc$e{I?8yNxW|
zp6<KL-uirebd<N};AMaNT+js)A?xGrhFCA3we!cLZr|g5vbi4&%idcmOt@pp!^rYE
z*xxpFrf?vm>GYVQ&Yf>IonCWGRL|~y^?O_GjS1WTuiO33NT}zm(A%W#X|>;!b#Lsg
z-Y&TP-LwStSDQYca{jxQU1+AqD{mc!8Tw4?3T3;E5=<uiI8dYb*P-h14E|R-N1E2Y
zUf|f@{rkeTFt1B%qs{Y+`F6H_m{MuuTzRkh{a!PM+ln(^_O>`Sybt8?3W*B6YSCWR
zyR+@5&$F%_q59K)$?hw8dC53`_uFlbn+&h4c53Ci&ys7U%{<AOS#xSv>W9Sdirlrf
zN>|u<kA)m^0k4z&uf&kZ{ILGAuldc*hg*LOJQX;zB6^{oYfH-Z-=HItwU_RAwQ4m_
z<NgUM3l<$!;{D9H`H_Uw4A#!yDWO}tL^PAc3qL95b8bmfmG>}BDEjc&KK-0b@Rp1~
z<#mVGetEjEUCv0p?#IH33!<j|a9ic@_sHq)mp3;r5B<C7-V^sFX|Du5YgGfneNHzR
zI&&Rjd@OKE=O+87^!xkj=Qj$!<tqOW!x1=JC91Mb+kgI1b|#~3p;s;Jb{)F8`smWC
zjb{wo54N0;so8Vpc4B4E2L8t^*=yZ|6cl#dJnqqQDM=`><nhMia=WcLXD#sst?<@R
zY`EeO(=@B*=O@`I%189hwC~{B%ER_5xc1kVjXhl7xHj!hQ&lj{zP9C+^9`d9evM45
zKKJ+4)`l+GAncf${o}(!vrC^UpU+Ltl|N_sTqbybUG3*zuh&P1YJbYSwPmI1opxU7
zG&eirOHWSDJ$|h}-Gg5bw1DbZ=&avw0)$K@+caWoH~!7IyK8Ia<z>ESPR#)As+_UR
zcXpbJ(Z;DV2QyB}<P<hFI;?VzO+2F#=O%TTZF5sg+kEQ``C8RWIm*B8N}jv?bn){e
zE)KuqLwkiczuvU=+KPmY4{h@A?YXsS;YR&CZJUi0ZeG(}87*+<!>Os-r#T8g=x9Z3
zx==5b7qCn(=vI-d!dC$YFU8ry%W8gpYB!lTw=872O2-`4c@rBF{22;)4A0DrtzIJb
z_t)3WM+~<~d6-wcD-Vzh;$EWt$l}l~>m6HEy{DN7tN9o_vb!WTUpe(*<n3*_mp47C
z?<no44%wRE;>4e$6(GzVe*fOy>gcVTBc?H`8Dtq0e13j@dywP|-uH!vIMrvU&#O4J
zYH6eFrNs;E7QWronbNZ3M8LdzpT0y12Cz&LXPjBB9JVu@O{Ma<<DD%$eG<F*A2lpF
zE_mE`=~gAsPT*pefW5!oY(9Tz+TlLymi)C*TXin-7dM8qH2*dbT2gpieSS@n{$B~^
z>1<BYqM9=pK0Pj|+-c(BF`<S<_Ti`HeiN^lTc29+&+jTv&V&qwr4Jd*B`n?xdd}am
zZSg)a&w2O$e1$s1Z2IY``rH3(y&kvQXwF}D4h`l>dmby~MYXZG*c_Wv3%VCeVP4p}
zwNYDNiSu0Av2p=;Lv|4lqx%`RD8@_e)#`UPUocWQ@bjmv<M+Rp+IEYt+jle2E#t0}
zWZ#A7f94DFc*=XuTXGq+Z*7t^<INL4pMN;a_kZ@;v~`EKhDlB+c=2NM3PpvuxPJno
z-KldfOHT>Z4lxGrqX#XX0=KhIh_M75{Pk>hzSfqUn?WY;?&qv5blAjNrmMoic=PG+
z=#o|83V#LeCiVKrvP`)b4r|3c5@6gT-TCTq;G&BU@?%8XORs6UiZhz^yUsPvDJh;f
z?;q>s##4Kj@V;K@t*UVGt^C=u?2Hyk7lrMvyB@n@p<t)*QrFc%&?Ab)VA}CK*4x}y
z)&&%PS{47X=YMMBb~CA%WcNkwN&@^G9t?XHr!sGR-65#_ZrayB8SiiOw*ShMP3mXZ
zR%E39R#07xzvFY?L&qKtt?w>Q(@P$4{(U)HJ9O2TsXgNHQ>*7bOuC=18P6nRSSHV+
zZ1Zx-<T_5N9!>r!OrZS*o~;Z$td4w!W%qX!E>1N{a4Kl7zF+%2(tMALue!k_SMk`C
zH198^i)0_$a!)@b(f@iO#}gAK5BnpjpEnlSfwtwkciW~%>CBk3ZuT_!YL*$3=hgqK
z1l5T#ZSsdJIKs6iP5QEE!RLKO3J(LWqz5`S9Q^hB{r=~%8xkDPR(*X{tB|L--Ay(5
zEMy<Pg)2jT@FUJ+CGYRuWmBJW;(*yT&O(oSb-#0~`#GNSN}HKjm%lUF<e1E?@b7*7
zf9oTg!{?X<uAbV&p|JO`?KW<=nN0#qQYOFr?!jj^V`9~w&*!YgS967_bY#w&q152P
zS9>5jfA81AUS^@-6{f|m4uT!RECG=}em<X{o9m)}%ggphyM(k$(Dc?@p!#$d<FW25
zTd&7uC%3P-qU>iCuo~3&lyqa5TD>JUU}yV1?&U@6g(mPEUag-Z!WgnaqGi*KX#%o`
z{;q188pvY0S7`x<iWJiu0b$Nqu|(x8?J(Zghq(1k7Rl$b@kk^{PQ0DJ-&Xh1j$1V<
zQT*Appe=(Uj4yT@pSLM~xh3<mo^I%_E8D^CPN$2P|1a)iklDy0z53d&(%0cnGUl$D
zc)?Zl?FU|IGm*;gcgxp{nD*ENvRhRe{fRE?EH}-%^5Sc-zinx*-;P|dyMJR=@CBLq
z6sufd+pBD~St2)T|BJexALbMZg#Wg^UftQ*@MWdt&nJ`59+$7rS=_B3yX%UP{GG$s
z76&YJGOIf#U;igDbW@k8_A)d1&YM@GKx^_W8W^%AP42JX|1WAo#>GYUv+f+cpusHE
z(`(l$#Kdz#*v}#{dahMzTJryc{{v51E!-sNyl%0Y-<*oO#^-G=Z}*z2<=&mRuWA?P
zOUEl=Es=kt%R0YvO>R5*SmCDUKVy|hpMRor|0>_yI+5dMf8O0)UtPEwIS(#fP*ML9
zbW6l~PTAcr_fEF2|99Wzc>S?kTeJOVgBC_#TI#*NsPe#uGjpxK*GLo_I?elcCD{M2
zlHjiLqe}{BW%emHq%2N2*yQ%i{=U_dv$L<yssHzL-}x`gz{g;8wlJJI4q9T-`K5f#
zF-FfN^Sm$Z+VnemkxS>*!|nX<weH22Su^Q)&X(R5>2x7Ve9odtX;+P|On9HL!$m6L
zW8!uTYyKIGAHzcAuQ!(8t9-6}=tqxQ+Sy-UUvn?EyRozQxnNR2%~FBx{kyANKb<?R
zzyD6!jSY!+^+4MzA923i`0?@a__v>ayxo5P)Att_A9vbRetJ{$pppGu*t5fmt0Ch{
zB8@IC3{$Jk-UjScm)f-|K{ZKVEpYC`j!x#HpHHWEf1bWwpFe%dloe-}^$IL`SzFL~
zYhTKG^Q<rrt$qLh{eEO{0=(8%V$#XU>gKkfJ+SvnugCHq)~G1#crv%<=cl&<nb(Cb
zewF`mLb?AAr*jc#jqdphNsEF9Zw)LS-TS~6c>3m(v(`7)6+YH@H63*LgX5|akIx2&
z@-8jubmZlHAE+I^&Lnub-`4b>>&{4~&q<8Es$?qSc6Qe)-n0I{&aN^5-JZCt?CmYL
zC2Ox;n7yg6@%Pv3@w0PpZ<CyuBKh%Bl8aU9<GcXLQ#bZhZl1`oFYWR&-!>bq@O3#$
z{^!WGhukP;US_%XS6aB_l;-JcRlTQ4d~}+e_QY@YQRao9eZ&(BbF%sM*6;hZD!2Of
zw%o(3>Ro3oKYQajzr@}Thq$-BkJ_458W6cdb=v!L9a*bZ#_io@`FhRfH)<{ZW>wyx
zF<BYLIeaJo1h<y<ZSDQ4-@zFuy2j%DnUocBpdxhBj_?KrZmFKmTVWFX7hkR`J}Mf%
z$5Hy!bp8EnA~&Z^mNLmP*!)7$wLT@?I>@@o<*0(>tFuQutv4K95xxDLjzp@8xQG3^
zeZO9PEPi%oC&S#Z^(^|A%JcSoJeHo2_3P{F>+w7j?PE5loqf63t@qUh(9tm}{|^5?
zX=hjV_Eu^O<K~{jOFSp*B)*q5HsBXhK4HYMLiz2DjfZW1zuEk3+3dVcJg3FuYZ6l&
zjUSz}K3k_`VlOdWzW&d}9y!}v%cdqoE{oot_iWQ?z0EG)_I|&YEh!@*{?2p%tm=0=
zk9Vxw1ZuYD-aB%C!u#vDQb64aBiltrGu^gSzdrMInr`%(Um;arTQetZ6uE4ak`txY
zKSMdmI+cxADkYX7_<a8Uzt=ia&fi*ar|7h<n?%;1pR?QL>ux;qj{dtR|KO62E9ayx
zxKC35==+E74o~-#^SAaM$f!Ckly>J@_rHUog-5$Yr!szI4t%f4#M#7fi+Rn|Ifp|d
zp;fp-gWO)7E37H)-fz03_i7)TK6|fA%#v1%y?;C|r-xff2wcfbakQ`c{_gH^q4zEF
zt84_O{RyxYZu%x{DX-WvNwsA2>bfYuUmOYfMin0(#I4|5q*i*b@_B8`UZI}izrViT
zum1b>dbDBNMrK7_As&g>>hmfVxmUeE@$Rp`!Mznpu>}WNi+6!G^Kd*}lzM7PWM@jt
z#));jla*T&(zrx45?of51T^pH7h!3dH^0W%ZJ(;QjPsR4Q*@%Xoai`mV%MtF>vNjR
zJ7z1IrG5MV=xF!spru}tiQm?I-0l&}yZiSep-WzY6G}cP+qD}shD9|@+@UkYZPB+`
zvrMz29&OLLxyelLxVwC9%1kwN(+#aMKblq8PdZe6ZQc0m!(sm9C^ojYQ!cI!*S~#D
z(YbBL<34M>wY!YIM|5(0m#=<fSbR!z`3%qoQrqvl8Pp5Tc+8WvDzWI;`Qdc<dr-IT
zlhOgUV$jBv?vk%sfrj^m^A1N!PIw~AUU=E4tP`{dH)+#t3kR`pqAt$oIhdIgJHDvo
zNr^bR1{`hr=#cAv#qrt3$$HQGm-);r>V4t1>S!j5L|VE~Syt7zH<m4SljnY(p7Q*=
zhPj*fG@YM!TR4Shb!VMOx_R<!v)02+si#l%OPjCLJ>ydKeg|j7mF~KVFBje4E6DM^
zPY7<R3NPDctbV#FA%1(_+|Z4Vj~?>P;4j<TdUEp_*4<w}KRavOv~y~}0wLDJjGGxR
z`mhwPJL%u^d+m{?KR@I(Ijmn9sGhg|J|}dsQ0BB$5tpZD_k27iy^YVnl=qeS1}#UW
zohE-O;?0EC+`jYg@9*12OZwMtVLN&HR%!Ox`}KcM{|JzCu@7qWcqRSXXhOz<q+@~Z
zJ$L`+oStB1l5ydHm)ntx%~P3n+I_G-+~6`x-G{f<ZIAE_OTKnNwjWg*OkECH3J0Fa
zXni*d@8;cgjM1|<uK#h^rr;hcZa2>u>n5E`TBn`9^}m^w*J)B)w*2<~|LbEsN?%>u
zTX3ya{Mz4uE0*^JnO>xqZBsOft#)-%%KmKlhU3VRE`fM~z__n%7n(dCm-Sb&O?0SL
zVA}c3+M{2Ktwr{y_v}k`buWd#%B?D@IB+Opj^~szgKsaKudAs@8mFDfIPw3B_W8@z
z$M<Ug-Si!_Q^&FF$??Me{DZdMt;UbJqghn={E{B#nkNV6r0}@duL@Ll@7wbDQm_5T
zHAyb9XK$HL==+mklGg1VJzf60#QC1UW3Ruwyu3EH-Jr|N|5NEJhr87!=B<8uDX%yV
z@_p>d66#@F73mS3U=U+>W5StvrnjGY&ixsu6|y3sBc;zPyy~lHw9@8^kB??dZS0bI
zmApmXjjwclfTpmJ>XnriE<)*&I=}r7$j`80QgfT6{+Vf#`ourCzNB!v-6&4zKI~Yx
zVz=S+3jTXX|FszhNuN4>&iR<9UgEaCDMtTK>h)LOyt&UHRrc5{l?vnIZ&U5KCx^*v
zG6^ak*wuEIT~4lBM01ngogG1(9xfBI7OhcWFm#uhpuK)ikXdc~Zljxz8lIdgJyN$s
z=Fg_4;IMml_toxJ)rvUs^ss%)4~6_o3r;o7+cVwsp=<~9m5`M3dkc;+2{J5fd-$T6
z-!7w*&3%HWj&Sr<zqwX7zw{kA;q~|N%UHED1(TP_Kb~;U`rfynd*9d2J9GWWo{HCN
zxASdW*>K^w!>s#{`|b0Nw4Gx6c-XA55OfhsWE)G4i>h93dwjum!DACMTI3A$dWt^@
ze?N8Y-NF-@u4m3j8lRnEnB23&Wt)(YimHJ??yW6`k2(%KJA2OlKEpO?2{-4M&!6RL
z%smp?_++KF?GyN&e7tX~nZQP^=Bi-6GZPGUvWaebcXxO6Z7~CfsXVhKKZu7q-wxZC
z-v{bfdiW@v6uzpraWYp*R)Wrkj}CKJ_ZieY`g`_~m+XX+#O=yjoy$U3YxB*Ty{97m
zYt%7kJ;fdT!drLVSsk`^m5N#H^p5N|YC>!Gaa5Y;-TCo#U+wQlD-Bg+61l$}_pINe
zCC&8w^!M-EAM6iV(i)u7TM;htTR!#9n@RGs^&5LQ&!kLHX5ME%QRFr+lSHJVmu~Q^
zt94(h<)zn5kE=TQU<s3^%$a->zFWtCe78EE5SOsmW$Ki&hYHM@3vYb6>C1WTM#hx>
zs`M?NzZ`Dam41z}J-*IJU#?BdDvGHk-hubDzU=oY@cmX1E<FFUFE8^|PY?O4l{M9)
zv1f*kV%HB=**8YwdNDWNg>1_9i7M;5IWy(?^pnv!QaXmp+?yJ29>|z6*M~!r?^3tP
zX$P5o(2=)kGnyr?I17GoW?%}jSrn0UJ-=pCg8anS9L2|0rb`Ikk5(=z`<lq2Fk$23
z0|`=`T;C*gW(j;1V6Is8$vPn`AuM6X&xa3RUG}%z>cf6X<lf_2#a(M|iLy-oo?!D?
zx%d9T+E<g~Y6Cr^HYT;I9!Lsp+Z@=K*r0hxk5#iz;AYsP&Lth$O$xi-Tg1%2U?w4O
zDNV)Se$EbeyX$e)YbW|@XqzfY*?d#IvtF5pv+c7-&Wp_%a%ak$js_;xm#%i1|6cj=
zu`2Br$&b^NpPu@%^Ls|%L2Zra^_Ir@O)7iDjtd-5-0rcv^@i=I&*$yepY)$2ZliL4
z@z&TWg<HL^wd_1}$8YL;gL(}fi|HIiDF@8ER>_~SJ+s{9__h|y`}XI5i2c~7@XVQi
z-o|qUX*x!FdtQ5I$lZ1+4U(yeST4FI^o;t#OsCTe`QH6bn^Pcb_3zJ|^Z<1Up(~cV
zOI{{zFm_IzEHBNI6S0GL;svV!{e0_;?dH6>rT5j(?2Mmx<!Yi(SM-bj2_FBZywsh(
ztyuo+wKG-^ICM|{)&C)*$5WRXb8B&vXx`zU3;HjlE=YG(n8k78z<=p}j!l#Ag{y6u
z`{^S~@QI5$5udqS8aU7VoiW3}%e7xRIkarjg{$s+SzfkJ|Eb`t7Pv&Enax&j_q?@h
zr?jvh^WD|h`l@-3Tf^P^$te@Je)GH;DJfPa_RNFtnD`mPyyTxhWuF|6@O_`qW2|>n
z<I=xBmlk^+)!*!{^7U+=QOw_iY;MkGHFtFH7rXsZxnxtzZB;ONUxTFcrGxs`d>wu>
zZ-480zILKfzwbQz`a0RfBePDudoxquo>RwDp{A4G?3}UFq)rRJEy-r6ReWr5HZO4B
zRm)A2?S0S5b0zO!T@+-tco+LuNf%4&Z!3Q8WOkZ4-&&z+;<>{)k9?Y%tvY(=ZoPi!
z_na@Cg2&~)xmO*Nt^B~dSx>R>fbDjR_Zz-N)l|zYdX>C)SK-;}M^3gIWR^4^nK|jf
z`mm+N-`?EZ784>d@s%}O!=5{imT}J|V;+0<`-)1mUNC&Tmig7}H5(ILtltSsn=NVG
z!W(|GqAvMxgHeKnN3%<yiB`-<v-*iwZk7e#FME3{vQuw1izE9E-&r;%OWt3*yYAtY
zsqgvQCZ3g6S(4*Zpud>UqUqF=eOr`$pT^yqv8?Ic_rC9kKUc5&F4Cx@tRNqH={Vy_
zBM-|tjKUg8Iea|XcaNx9r?mU5Tes@>x4*x8T<5j=^#5>k*mFWuM88BkCDAHMg==<7
z<LtQQesjxJ)s8s{PJTbB^}BtR;=b97wg$5pwKNDs?ryp8H%Q{5|B>M94%bu^h5CgS
z{fr2FZyhW#xjW_DZOxwd`YV&zm0I5EN$?bM+j(;Q=5Go79r^52^BXbQ6F0hcyuM(Z
z-9EpV^U}t;56u#8Nex_a^X+QSgoekaa>nPZyYb}EHtuDNrE%AUmixKhyCLcslB=ET
zUc|YW;bLFxbe2+656ytdkK|hHpBBi5@CjAFVtx$TjURPVp~ZryG2H9Ht(VvB?zKlQ
zs(E#8_qzv@S<3`|czCSfewlDVg>Tkgb-&6r-USkx28Fqejfb7(Cn-y)o@$G9zTL2^
zt80OzVUo*&E7z|!8ow^;J{>)yc-7owRbzv{9+HU`NBS=2?Ya=Rhb72w0yAI!yooWN
za~Brr*XrD=TpzboXo5$;WfMbZhQ1k&8k5~E1%LlnZ2p%J+dgCJoLb4#D%B=$TOOa^
z7sRjI+1bK5VZOD~%;pOwK1)_CU!ZjGU3W$ECTnGh507@sPu1;-s&tFf(cl)>Gf_&~
zYV9xd_>f=Lx;+_l75P$vbS7xAIBqH6KII;w(U*QbTx_R}(p@dR{d!3s?z--Cui<(>
zoi%&?8<ll}&s?rOo6B;Q=akobZ6?lMhT^S%%1+<e^!v@`^Yc#YFO;6rdFpc6&5!jO
z!t3R}aAh~mFXp@^I>&XxybZt4^VwPdS!4R<n03<p1@l+@pTyt8!?Nv5@7C3a-f?~P
z=BW8}Agr<E#^fEoM%PrI+gVR4Ix)NXXRm4h*R%ew9!g1Gv74d(W>tbxM1H0;d-|<Y
zjb6rIA2)n(Z*t!Kan5n8Gm2XRqoO^Um)l?Q^JI5!{VV1p?!!Gvuuw4ne&LUsK1}}t
z%J*F0oSd2bwn2W9sEJ(6KaY?mnF5v+>2KSn{N&#ze`NQeX3hWXdq2qE7MtSqUYjY>
z#lddN;gkpBlVTgicBD-{xZm*3f-^~lH~;POaj7)iFun7U&CQoT<{l{8aaUCETg)D{
zlTWspTT2M5>8okF+`QN9*}>@^!*JWvz=ZdFB+G?`svZ)%9?A%-`<ZMq&Ny;<a;n*$
z%0)`eD`X6}MRV*qzq#t{jKaztowxq3e||<;q1#XDv;N;a$u!CN)hXo_tv$CrHz`|r
zztNLA9kEiUd;U89ne9>cLs&!_nK>LDI7e(=me8&8xo2hA+F4(D+N*OqQkwceV-RKP
zaZFpHo;5_+`rG|nGF2{NdB<cCn^TseDjkJyjvU!{d{zCy5P=4f-A5M`O)%TQR#c%X
z&c5nZb(7);tMd-C8fAqi%@R`eidb~d(CpBS$j;sy_A|b{y&WBDaGW8)|5~Ps<c$Rn
z8yXo_ui2Z>wB@;7;Kf66Z44{6EDv2BX2zQpeMNRQ@4a;93x?)(Q`;mDf8!N@u%e=o
zU1-_0wb9YrpFiQ}J9kdy1f%;BiJev(j&Z21?yOe*dRw;d+GW;b3zt2gp{O8#=wXsX
z<*XYLU#7`6`n%Xy2Jdi`%yd-<+Mav6tZ8~g@0Yt7%O;<EX(7n`eA?Wn$%$@941Pz|
z87W3G@jr9s__KA<KO^TQ?CRWdnMX>uylTu4-I%+hne&o9FHgt)Jg#mwwp|i8Hyu9Q
za?J5o#QQ#DyOc%u=Gxc)(=}Sy-n&d{-PvDn>{%rGHyNy%a`#?;i)Ed=#MSexk7F;L
z-|=9}?ea_KkDqvVr}b0)gLPNyEniIq9pY!iloQ5k*__Zj!SwtpDaDfxTgAoi7zlYd
z7I^oTINMCTY5Y=gLt;q5f`(Iq-xLLYN_cNBdzi!c(wfDzOvZrGfI;A$Mb!bZma|(5
zo;m~si@gdEnytC!i}Hy;=4{O%@fobIjxZWO%+b0rWiemHyppd+^tdyb<NiiOTTau7
zOya%e>0G_?_w@L>%(uQbD!9)IpA^i>*dou#bB5>j_WK8aFDlDks^$?XvzbZRY3GV{
ziW41Ed$-(cHk}tAaPQuhh1WsHrnOW=7RC5+u$|P-eSCU$oTPxhRF$kSi$YC;jm!0I
zDo6aba48z?5(qp!!A9X#ci6s}C)t~3%D=x9H-m5HlW!Y^6@pqdl{9DQO}^W|Ncd)?
z+J)x*-_D4<_{=vssmfg?^UtS*L)Vly3JScuQx=(X&ht%J##_*sY@9&D4E`cE#*bZ3
z=FYeFkgqy#`}oW+7U6^Es}sJwo%-hRnGc`k1b)10sNf6dGn3qL+V}l}eI9B`mJ^Ou
z@ZWRY1eywd|F(HuqDw;5kDs!2l|oxgCo$_xG-{Qb(wP;phEMbQsyp11BN=%oC_HQa
zG?lS4R6k>1CdUE6<S8nP92VB!+rd;lp`h95?NJUrg<pwwDNVP896!xanHbw)fAm21
z(icnh1lQZjpJ>@CkRNZLV8r>hytV7gV~KY=|9@S>0X|L@G}Pbaut}l8t;-{WtAlst
zo856nu_|`6?>@`Pke<rO>FV;o--?OH&hSf={;^Z%MgGM<{OZ_j_=+_>xXnOXXzR~q
zIa+?*$Vc%gyc2ME8kghU)fwwuZxZ5i_T6-aS^km}cD&yAWVOI0K8Xo=cX#m$-#roQ
z*lhSSYMn0fq>F;7fCDS{Zhp?Nn5NeSxAaamEIBsg#KkbH#Y?~&s{)0-DLiCL?F$Rz
z4u{RRK;~);nEal~onKHCBkA`vP7*fuz9V5qUrHbIBtf4i%tt35zhCq(dc(;Rt3Bt7
z?SCF$^U-zIaowrYRBNYaGmA2U_i;^PVZ4@OxbJ_c(ouh&<#n#bQyD!c`Sm|fTOh1)
z(T2NU-u_=!=PpY>8@oSqx>}Z2%)g;5=o^0|BepO3#pZzT<sa|#-wZUDFp6RG+OXvA
zqxXM!4R7_&y1wPjiv80-lLTE2piHO5l(AhzH|mQ!XHrdhmDcxD4NG2WoIF<cSTyl)
z8}D+jmdoda!jr_lDXcuva3L-8x4+Pw7aMb0;=578>KW)fpI&C6;uTvPJOm1~B7`2S
z2{C!x;1aZL8FGv`2zJ;qU8ufM>$0e5z0iak-`!75f6y~2NswLT>A_G2aQH!&mUS?*
zT&TFYr?PmV=VUe0!+b7GPI)|+DgxP5_^fnpu5R#CD3jk?^;Jqo(C<1c@3EBQj<><5
z4uX6I8r#^U)NuAaXwbd-$HVsbt3b1NLJRAH1<o$#@z~VYWRWG_{2ny!Uhwzp^?vXL
z-5gRqg(0bHyTIe@;LxcMuy}CrVnG;xpIpMEKSs*;G@V1=9llt7szK%FfzI}4mWx%S
z*`KW49zExG{d2ub778CP7)P;#V-Iw?qYcxmgN8PCC;y4083(<e;`el4=<2Zbr!RUv
zZczFCqT};7%f5=Ir>3SBoL+XueNOp|Fwk~Pa2QxLFzmkZ>R@2IvkHenSitUG?{>Y8
zbNKA4sxWcEvdpA52CGK<zh5p(E_UzFyAL{GX!+c-TT%MLleELv{Wa8%F-AUO$^mqC
z;)Svc6`+&BeI7R)k;&6luw~)cWnS^&L7agCXcvfQ)p611=jZ?5zA^cDT>SdDz5ElV
zESWyt4mD|a*t5(zWn1W=w#Rhg(VbV%$G*5*@a<YeuEU;;7p2Pt1elk`xLD0MO7)t2
zb94Ijo1py!JCcfLT5_J)SNpr~$*sHXoQirJ%-3e$v%S6<5zL_IN>WG&eRtmS`(;t>
zuqn2B=L@ZyXYfY}m-BdNOqAmKIniBi=Xq0(MWyHG*}7XZiG|8>M17xA{`XV!2i4yB
zulSFc{G4>`y=A4_q_&cU?kZnP-=}Qj`CeBxXXRse`PvdtQ+nRfw^Fsin^I1`FWC9|
zXy3n^I|?6bCd`ukddUbJ=FoH(z_Ll4(QKx9&Ygl&phI+n`pg%yH)rhMk>s!~|9;({
zpU>ype?Kl?uk%XW@b`@5zMsOTa+iGO+x?xiE_OFx`@sVjSd)HCkFT@jJof0@?R@!)
z)4JPjT3_|Y*BLPVIW<*#`<y>rqT1gMTfg5^{86_2&c_$m)<*j;*<DfhZs+qlqogAp
z=a$c}`z6)!Lee<R1T;M;-#Fu$<;!zcuh$$s+{XJlY?;r@sd2~J)88%Vo2>4iH!H4I
z@s@FPo3^&~IUWOvK2Vuf{U3Ca(fRxf3mmsUOf&bNXJhUBdPDa0b$38#=luWk`TTtb
zv3HiuM)~*l>_5DNg*RY&80aWja3KuIK_9yrwirqouDE@DMd0J)!nh4~9s9bq*;qUj
z16F=$V&%@7S8#~)wo~G=!j_8k>vNAK+6Qb%I2iBAzR<ep$%)w;%q<@G7}u=|UVbiT
z|DOakgRXUPdw)4~Jd?AnvMGGMcDo&4@x^_$zb_hCG5o0i|GmE3s{EZz(w!ZJxq-Ti
ze41XCzP$9*vjcQ<$<~C;X=l}9t6na>Z1?}q=gog#ac|t0b#>LHmsiF01lgWFo1I^0
zwK(-cS;5Ussosr|o71j7Wj9tkuAk6Q%Ua5vG@-)&60_RJkH_Wrm%g~L@NTB`#k1^u
zG8NXTth`1Ws$MK?|8?NO)6>)Q+pk}HY*0MI@=wR%tKXC_@m(kZmjcl0>4+lJxz{hZ
z->-{4<v-!U+M+v#3VjpQx|DhvR_h$moy50CLsUQRPqjodDEiV=_ziRngs+}k`Ryj?
z#&5sleX{eD(`A!peowTxW9nj@_y~OFRf3;Z__{w&Rj0=o&7JUZ%EyE3@>i<g@BRKt
zd7}k<<||nPd~VnM+V8QROfMBz-q>6HeIvKH-kN<?UtbAr&AvYGxSm~VVEwsw4KMna
z?0e!}D`k>lV7%8T=H47l{<M|O?R<-$otat8`1O-ryCU=PU8S$jRlVE!+^T8n_sS*L
zJtnL9&bqQD{ro)VZMnD04uOuQnDR#}Y|W3Y(-(d?&Hu;#_nXaG5~?Q)Eqh`GjGz4a
z|8#nM9<x}&^m__?x|3}tbTqPFS|wliW1)o4jBs6@FS38*1wB|<zP-C!EwU}jqxR>v
z8!``ebNrGEW)#j{49WKnB?1Ls<Yr$kikTQt=#apq@F#!Q%ViVi$g12)U)Unix+BH>
z@4Maa>l%(Fu{U`M1a+-mx9ina)9h<=`cxRFs&@p=;GZFS{K5g9kd;BHoU5W-yF?<{
zgPrW2@Gj(Q><M93d;V(mdO7~Y_$?V1<pcGdejUpD*DhaIk+?Ew=|0!<yq-K?nR7Tw
zI!a&p)_HiZa98=d_xZePwifNf{Q}E#!{aKSW_OF}{<1G9tk`M%wq2lorIY;oqvG*<
z#Gak8^?%P3`~`IMT=D<E-|z3vxw+}np5I4={l7F^wEp#C@plDQFMa-b&GO%r1Z+Ig
zo9->#CvBEvA*v~scjrL!rd{Rl?Y0Ch^@`tV_hn!IlWzH1qug6tyeBezw6B;Dzcy;?
zv+HXjiyhr=y*(ShUbHdAv0-P!`{_TM%nX-*@(o=b_I9(H?<}8*KlA%)tdF0lskq?g
zwP{QIZD^e?V9j#ljML)h+ivGcw^+wzJYH~#PcfodDD8Qz6vM`jU47eQq?iIN3m+Xh
zonR0!|JCK?=ba6-)aO+^y2d4{Rl~fIYolfHvomZfY(IilM{WD^_V#y2dr{5jN@YJj
zJd8cwFJJ$)^7-8Ff|UoiUR@vm-&V=eDP^)hXlU~An}pAXpJq-pe|qxo`n}BOCopX|
z>@O9b{_gOd4UcEUK^8`R)y}=OrP6W*&-C@ylg-auyR_8%{Fh|A7^`yzLLNC2epI}7
zUQm6%Rbk=1dnS8c|NH;A-@eZ|ws-z+@s~4e<}A_JTb`icakx+Sl7Naj%XUX2H<!{S
z5xr8TRntp6l3%!AYJ29rUx7;}cGnlJTT;Jb{)e*!aWd{>+?V*>x42AN<VLaVjVC|7
z_sw3MT6_$20MOJ27q@9KfirpvBjXGAEmJvMI?VhvY+s(WdM6=J_BddsX8gWCM)|Hg
z(~iqt)hv4zpz6f*h{Idz<Rh-e?kh}-(<LO!?o7;MX>_Rc(2b~Azw_Cw=?Y1)Q8re-
zGYl5))H$TRf#31eq0QTJZ}%0KKCWM)@n+ZJRZo}qT>)J^@$%~QyLBC}Jx&#*UbYL-
zoNyyxpR(4S;`fp<dV4+`;@>zkG2jEw9)&xJ*Cy;+6TN*M2ix~I6DFlEIn%UVW`FjF
z_&pULBMo|{#Ba^Is=s1)eAFwJ;MP;p?`jgQUijZzn&-#G^2{J^$@23V?B}=>o&?N)
zEZHNIs<86WJTHeo0@tfowj9Xc|99H_pTbi;Zk_$p(K6xvThNgl@n*$k9b2|^=X|=O
zdH<@R5&IG$n_FR!rcI-c0>j?#C)MZAIqkMlM)%OlJI6(tn^X?#_Bg(6FKB&{ezE1n
zvW<D{^M4x%#XS;JIB~k)upo5<$6_T`VTZaq<<NCnJN`SLe+XHrWt{2|qP%nAyOM9`
z=30MNkSzSVSayZs!n)Qd;Y+gLdyL;Jmo{n~e0*KG-=;{Nnf*7ngkVSArw{uk&wS0T
zw<CdXQpcAWQW9K8$}6rqO=>N){=quc^KOFAPsO_r+p}c<awIbeH_eigV0pUmyJ%yG
zBg0Cg&n)-3XX`Kgyfi0CM!7ih!S`ue7Ma%2rngZa!xjU%lyK02Rl81m_qRV23+LgO
z%I$ulJ?!36{_lP}(ii?@3=xQM{O<hO<9+=r;gIELrZ6)0iEl7WKDMQ~@u0N$s<0Kk
zj(dy+&e{EbbN(<d%cll|#sc?Uhb221kJ!lV+>rS3*5j6J<ueLCER|Nr7}FT6h0>?E
z%x$`Ls(K2mu*kYOU*<J_1g&kH9lxa1U*ErW9fyh)Q%(FC?#_FBYxhG-(Lag@*ev4G
z+<T?2GPVcY_`m7hkE<r{Bn0+*z1sUla6xn6TBl0~^#7Xk`8vvZ$j4Q^T$<gH)X8X@
zl~{2}${^u@E$FOa+02Re6P#kX9@pfgmA$z!vA<*o!?W5wZ>MMkCYc8DUb)pYqu)7u
zNx2B5V*;gw7#YnL++;XjHr+t9<;aJ{l9}Fjj1*R!+w<WN_jSh;PCu;f)@$*$fBpOY
zzIgrjyXDdk>!v3(yxF7tX{J?aR`R(&{)Y=UcAsVZxnR=gQ`+md9OD*Nm?(Z=fmq8z
zt9xrIj=#P0`A#*<UjMrrz8#m<*Yb;0+>mMh^vROFOka<)wLj?jv!T9G@}RKjC9x3m
zJv$my*HucE`2FQR9Cqhh(s^fl#a0ISHz|AGzuF23DoCrQ%i)o7!#B<-y(9ZSUwT`o
z+a1lu65YlwSMlJTQ!7{QF}s7e1wyL8M@WIrWBj}0*P#Q_{h@F6fa<`x1rNCc{~Q&M
z583;$O?n=v?Em~|(eynV3L6fzTe!XDXp(GW5#J?nvtm=#r<3Zt4{T^*YCFF4!gs?z
z$9~N0cr~R}(Yo<xz~6;@22N8L1O1Oz%oLvY(cVX(^w0#U^6ef98S+Q!1dK(ZwnzNw
zpJ(wg&>-Nbsotts(Cuxmzm6FeO!59bO(!yl_4>Rm2d}n%TlDUr<W&Q4c9l6?)2hSK
z+HalB4dGAc8HjR<va2jMaOT*2+fSsRqjcR)cIJYAKcAm()ldtN_vyMlw_U;Q(Zd|(
z9c>rt{{4KO&!M{R@2ln`ETO8;uZfE)+vo}&neb@^GY@~;LzY9$Cl}<rDw!{{<94gH
zi&gV;$xDx<CYN|PB$RXnGd=8oxLe-%N%;DRyUgJ#Hh(re{-Djy#%0Z)6PO|WBjJwU
z?-lmV6CC<H{P+0Gh>xp+_jbT7Z-tEl4f_sP3eF2XyfXgcsvT1sT(~SRF?Yn;=$xHx
zzTPaaIMc$6Q{b-wcSS?fhv!nySjsoA$hF*SvP8n~EoYPEoGXpr3#WE>3BCVp|NijT
zK>j-{i`m+;<5jdgG6I%689C^1ze`+j8FZANfwjO}7ON+*Gx%S1zPdR*zAjSorQ;%j
z*B&cAd^yVRBeU&`@?VDFOZ)5p*KOgyezNn@I*;QEmjxsB@)f2EHhfdAVVZq4L$WgS
zU_i{HS&WT|2i7q>I}lyS5yNz`(9M@)H($^EL>q${Zig5zp00M$YhUT$%CT7DK!f$~
zACLR9EjZaK7cXnA5|vw!Ao1al%g=j7JD=6gU|k~iuJ)Z{z~LPMYJxjGyH^PY@vpo2
z^Z2orlGWks^%xI3{ktAl{kGd9UEx9C$)dTgyIfQ+#Y$(Gv;S>rX^&8t^MCK^dT2QY
z&8d@E88e~}#am4M-O|bY=q-bdRpR4D>4-g=Ute5&%*k_ZqLjkZ1J4%u%rw%zy(RPS
zse5~W_Z`V&?yhFKCisKDnm?p2!Q+IuwBQWUb&5?NTi+)+E6hFcjOjM_9@B-po*u9H
zpvT_B*wdP<_iyj-_wlC|@V(f#HUEB{Nmc|4gG#-P=fRExPZUfa@~+>)dT8$Vmkzf)
zj)$&^`1sl-)kQ|npyleS(BC}21=s8LSFeLEAY+79G)LSRs`}5CZ<!RZpWl7|v9&BL
zPNFXlObw6wDW&Bt@Zm;8fqWawAvtM2_XCFu6I=QoTDIu<uxa`1XmowVxVf=~(VBnW
zM(y{zBoA;@wO0wejG6atr}beG!IRQ%j29>EesBAk=cBNY7}Ep6iL-YVpO-vz_)Y+O
z$fk~zcO6ADglFjS+}tQz_<iqB^+%>WqN~zY96C5-rC^oPw?)^$yZvF#OklZScj))a
z35w2D-}Y>MKH<^Pu6p?+Ek|^jojxl(Q#>`X<O6r!r~QmPft{<u*WY9R^XJl`2nE-V
z)nX@Y@40IUW=8FaIH>b;sry-O&+hLtCpS#djV@!gf4|vfU)qPn?~Y4KxBmBdGVjVR
z@TMJTC+$H$!|dPD+w*J-Z*9q(uH@3d_|bnRi`xrF-pju~HZ$~yzREI~X!-V{c3r^5
zS<pTVn3`b2u^_PJ`sJ2B=1Dep7wS5)a<7k*_?BF~SS!LxO{DRNqr<*<WwY$g;Ka3=
zUdjg|L`?<e%wJ-{cdNoxL0zCg>wCpPrG0T0Rr>2fHxx11=o<gxu;`Om&LDA<{Ux*8
z{*<$Uf&na>ni!7E(NS`Hb9K|C-hHb%QnZ;26b#OR*PVP*VyJb`*~2bhvq9f)?jg{C
zN=p9yB`KK_s%t^J*!!5Dyog;Fv-9agwp6dCCB0!Rj~Ezl>fBH_?6aF?n0$<{aEc(i
zX;-eOLden0NqU7p8rcu+U%F+=ZL{>cY5UHpmUaFPnBJ@V=;q|zJ;{gro#!0SnQoe1
zH=%guo0Su%E#g?h#&kxJ<$K<xB`2pSr2F!5rb5q8mQa0IRskCKYCBfa8M$!QMx_ND
zDH4n~C4P8!Y_)u3uxNw8vNimf_n3_5L^ADBm?!N2;>O0uJ|Ac72z%rZs~smWdH(B9
zU%D&WY(Q5#hx5u<d{|ib_t(}{AuBH(O1Ui~<d(93OXmLNH>*~1XfPQ%F^KByxwNRL
ze|dQ5!7jlIvvN~7PB484e|l=_{+JyFiKQ_D>bIH1CAnsK33|w|{7Cz$>ep)=ciFc3
zn~ZhcogcH0Mr@k0qJ5fx`TMi8%yNGv?T`qN)K}eiAGAKRZ@NTOxwpc-8l|~%7Fl0b
z{QCLn*=@1=Td&>HWa@I*qjX>w<7Gz~fjRuGi@%3339a8d!{uv{o97Y6gBqGKDQ8r&
zwwbwt)*6a1PJAb`vFPb3ujF`%+p$YFyDv5~D0y*#J^SjaulF>U&)KBrw_5gU*4uk~
zt+%th+FK1eM*Or)?UPSWPiu2HU)vhHyNuaY_U-u<V#{WNtoBl9@KXP_??%Ikj|rgO
z7;lo(6h_ZZ#fh7HQ^2Xc@}hpcn2AL3wrNqjKx33#OxERZ&wPKexSvl@=}*M1ngiv3
zKl<B#4Y7|j+3odbW$ekGRs)%xM~oAFKYCTjW<_iXy^`E7XPOnV{?^v){o0?uq+9u`
zf9ANbO_OP(W5do6mDN9=pPwJ!UA!Y`3L|HGpItW>(;K}ch8dv6x>p1Yv?gS!fwq}>
zvM6l1U-S5EnfG+PwMUXPkH^nx6|gUQb!BDvm9^3NpIF7O%u`#%;+bs@8e7@Z%*I>w
z<h=cVn`6w66Ae=M?f-lbnAj7e<@WNn?fEZ3;PXLB1RYqrEfg%|y!_{eN=_(wc!ed>
zl|gjP`u+cQDQQI%ZQ)6uGUe)~FSXzj@Q|WH_oI8O*X_z$a>jkJr+V89^=(;Kvkqpj
z-y7y_=DF>}XWNr!YA&R4a_mn2^5P=z&SwnF2cIkskFWh|V<3?HNA|zn#r<8NrjJWs
zL-5Y)777!SmuV(<G#Gn1=?C12eHVJMj^`lcvNs(jkCdYpMa#X9G@UfH{<m_|>+^GX
z7C$r);1rntzvK3qwSVr^LQegkAjq=d{f6HHvv<9F_{RQ3u&RQjW7y?1F2<fo6B<h1
z-YVTu5%aR>+01mkP&Jj{fLGpN7l6y21sq3InQ}gKu#~1>T@|{2f`m<d%jzXY3J)(_
zOb>Kq_?z{;S+dh>*{n{~M%x{Q2A9f{lT<@Hn3deS3qZrvM|`)d=DP}f7iLcZ9kY34
z?_;^Cbt?Js*{7kk9%uyCRIuURVGh};zrTR?Mg|r4q-3w28z>}W==MU2T_yVA^+O27
z;9=5?ogO|5i?-jd`|ZG)cWbr)kK^ofry7pzvEIVKCNDGrG$f}Jx97)q$L7F^$Rpqm
zf*w9Bd^=3egZBMQKKgWLuc62lp;U*a2^W6{x-!&%etmtte#{b&iKUO2j8-<+xQbew
z^#LUaMsPffG_p7xSb0Z3V#5NpLWe`S7TU~{7-VO?2z61}Ui9>o(c4>FrJDnVel<R1
zOI@@*{PlX|Ig?e24?^B`{{D7MIzL7bJmnA~Eo*rp&LWBJA?UcTCC3GyJAB>Z0kH{Y
zp^nmlXGUf6kB|57-&OPT)9FLGX4=e?TsM6E`bE%zX;a0=N1NB}|MzR7{+<tqN<&wL
zL<;2vEStZ08Mv_q-<Z;&&eFlmRO_xYA!cXMTmEqKREI+g7oT6$*5D#{FBY^Y{kTl=
znfZaI(RZ|TaKm=AENE)I9^A_;Bz||&uBin|JHz8DmzGx5EesY{&E1Kd3_80Rw7wh2
z9$~b6wPNwNw##LKoF0$96(71H)As{(W8ihyW1!4q(0i#%i>b>YMrlL(`FV@Q^<pAw
zFD`QZzrFtdzmn?~AuifsYb<Jie0Vtbu<o>ly{>y3cCM-V`ilEz1ZVBMyZ_U-+`acJ
zRiwEhd-rzTs<j*%OqT5o#V5n#YeQFNUtedml<$4i%Alp|o1R@QQGY%syKUMW9gYKn
z;cKJ5cK6%=+i?t3A{u5GsCid!l?4?d#vBeU{L*G?ZtwkmuiAdy{^VHh5U=0g-``(f
z{r#PD@g&ZZ@5-99_iVAfR=eh>HdB|wF@b_Ig*k`!uH^BsDESf@BA{S!7St`S`F1n?
z>Z@yOt+my~U#&3lFa}>0>C&+CnDig7J?~~(mA;xW%QRbR-R7zem!oIq+uuJk&-V74
z+uP5liFZy>UHx>~_qsK=eSdzu_3g_B$UfRyjtvKUt~4LGysBwx?T&0uMh=BZ(Oa`Z
zU&`55*)#@DI>yM!;FS+@REVI!%hjn4RbOAFraV?YUD+LS6ts`@%xrW0UdEF}%M4E_
z+<LpLtMk$~i32MmLE+!RvBN@P#U1DOt-(9PIXzkyWNkX5+`u)ho4M)ThE)lva^AJU
zf&naxnh&gt-F@cy{Q5jKpBV{9;*R9p-*<OT!68mJ9u42m&(8L)=#?r|m7II%k&d{c
z&>8vqKZ)1Y$LAl3xbmU?;v(0#{bugYQ6lNS*It3<5zG`AYQq;gwdSk&&%3iF=jJBu
zL*V9xbNiAi!Ga?z;$v&SUKN_1_UEb=qvuz_g>S=Iiuf1<*-iWHeyxx+PV3qE^V#gP
zpj+!cJv*B{L8@cRHPEF&X>V?9T;@C5Y+3H@ZOiiS?|Zi6ao_2kT<#m6+}&M1dwN{e
zNt+J`nBAIMBxg?c-I{f^Cx>U|Qt#=r9Glr9zZ%`TyWC%XvVQzNjcMy5K~>-;<%YZL
zQTj&x&qPhHZm3#+szK#<Mo05ELxq0(e?Q(XYTw&XT-D}T7?8TQ3A9B=k;y>*(cGgo
zzu#_u)~&zKpp{G1YROcg%_qLRyL)>}_Vsfyl~1QGb8hELyRssX^L$Ir?QLf}qFScD
zI?*-(e7oeCqnU5@Lsv}!?PxudzyELAudlDuB`3eUyj;5Teo4TtE#hCCK*dp`0LzVn
zxP3L1mN$<`EH89$I&iUmvpl0q0q7*oyeB6nnm@F3m7MVAJ+p40phqdoguFEo8xQ%+
zHaolL!y)fw4vkEW6C7qN?koNO_j`2d8ddLUGo(zjSeEsFXMd!6+N%b1BP8gI?wS1i
ztuE)?RM{jnsr2==nT*VAGnUV<v&sy;_{ZQvH7MIuvIOi@=R5K0>T2%}t><>32T$2d
z`;{gl(4efwcjD>v_<!4Erneh=bvYHzf*ee|k7Gfas@!6it6BSPf2)1EbL6vdyUrp`
zUDgA~lF!aEy>`smtkFjI%YGNt)iFDZ(%#+KdF}Vqdab>yL1pQIgB%O$RHe;At;*i~
znB&oB9kMRw=V=8sm(UG-$Nc_xGcpw%xlvp5`K-C9%km2M3kf}r7iTR6mri1gGdhBn
zdPkZr`TcJ9`H+=CM@95vEClAp*Z;kGt3IaY<54%Uz|$=(YJH#CC8l0q9e#e#w_Dk1
zA0HiE7PdC(+OwnUZy99FHp|_VX<hotWe@-U6ll*lo`qv;!Kahz`G<Jd=QlB%PlYvA
zeyq5^tMqlJar(KO3kwpPXSVujZL!pn%m%et7I366G}`R^Jma{0{hb~O!$VcOv+nNN
zy7TF@=rvwKJX~2((c5x1o;SSqEOPt1yFBkzKQS_2S`nyxyR7H+#^%PI2TsVW6kzXR
zpSN+t?;U@?-9Br2Jtq0KJn#3Tojr4}#R>+nD7iQArWF=!e6x1@y(~s$A@ExK6NOi&
z%yeOxc<1~5`uIQVcE78N;E~<08?oTQ`iE?(YTXyFgDYAOamJoA)!*J^T9v=c>AeV=
z_kP_cevElH|HNyvR<GN2%EP48`BsW$iut7j1*Um-Zggm^nc4w5o&4H9=G*){Up_xS
zpWpl5@PhrvBf`Q_Z*?Mn`QBd0p(4cO_jF(C>1j#L>k1u&R=%IKY2Av1#P5v4hqfBY
zd)_>IOT$$mQJ~>L+s+9cd%sOL5IvvdnrR-?58Ctouj5(Ym3HT6slERvy4HLxbyc`3
z*l<kv>owKQ>F3u4gX-*uFKnkaEcumjvhCYpL1A{6n5ZtUPubyFG81wbV!J^#qIb+`
zrwrbehHK8fVm!Dn;UJUr4*k`YM}O7wyy%RRd&#KWw0+Hj=JYM{p}LS8Fg`dlOs$?-
z-Y3}KoO<-?cl}KlH{aHm{l3Xgnf>XS@1l*&94FS@wpTiLzv|`E>3-S~8y>9xv;G0N
z4JE+M(sJ>~_0p*+`^w+PeZE)y{${++DJB0H-(y<u&phMa?6BcryL_F+=ExuW*e5eB
z19iC?lpeG*XnhBrc%tkWH{Xp_8@!LWj^owd6-o^p>nc7zy6^qvp>@&ob9=odC#*QM
z8q`!jz{t{Jtny9Pc~$uOeFdOObb6f1y)_K%j~lZzQxkJ$PTjNVmtLtQ=$em1rxU_H
zbA7kViaMt)=9qeP_O%-Q!{YB^YnO3=Z_f?h`TyPS_g+T&E4jixeXoq!enC>zQzWji
z=R+8GFSF3~yGy4Avj|Bs#@NS!cC!3XEpavqs1&QcwY%=`uS1KfrgEEh@a&nla*2W5
zshSint6ERc#?%Q7HUEA-PZ#E_{qy5vIJgp4P;*gL@U-T6v^-I#Pmj;z-k!>OeyN^&
zQr%n!FFu<4EGnt}z=4YSJF_`@L3d=NJ@2o!|MS6lBdF1=)ieLd?$iJKtl#ah_nNM^
zw~PPbpU>y#&sO)JH+Kp5De03v6^%dN_86c0u`=;+o3V=9fvQ*Mtgj?~es;E1OfM#4
zZqbd8HlWj_=Yh_W*}J<>=g$rqwGWS0g|7Cx92RrwVqLz~Cmt&e?MvGxxSN~;E&N_=
zRemdT`P#Js3lEw9Iba|rq!VtpTMgXc+ivpS0(6MQNAN8=+1J<E@@7ia{(3Umzigo%
zXzjz9bLPA6zL>YDSjtPnamwExkNaIWI{tdl%>OF)#)gL>mjeAjeX)-2OXW8&^1hn9
z;P<0#Uv_{-sD+cCt<So?&h~uo^aWq4;srZYnR@JHn>V^dd=6s~Y5XG4(C1`y#!_bQ
z0v?Ylk5`{{lo=X%KH4Q7YIz2|n5#{Ciik$lF?T`J+JAq3ZY{W94Vu0d@(S5>VVZ7u
z+0k{eyNk+STu8hEn&&nwQ)_1Df7kk*wd3&g_`03FJLc7}rlp>mqUoE!()6jV0(5Vk
zw`WhoxfO*6T6$!yzg4}u51Jfa<Q*5^R9SmrP2^@z&`leTe_q&o?{+!=ORppCp7`~7
z%FBFbmu2=!nc5wDQFpvg_UEqB*Je3)ca^$c=oGm=?|ZxPsYU0eh-OB6%)e^X{DJL0
z=tia{!<!9^%<lxvm$D}8Iv}E^yVvf_i35eTpFSR!zuvG=Cvee`EC~ULe#d6EyKI{o
znZKVgK7Xg;VXJr@$7HoU=g$WsHauoxW>zjZZ~L8Rf<p0k!B$bViTi$oF6^3+Q1t%5
zluh1$E;#dl)r{Qqq<oL}{7>h4&F}r-`CIw_@Av!C>*_OvANw+GookbPtf%dXD&uP|
zqqqrgmVVE3Gq|_~)>U#)QarHh>@Qx~qsI~~tQ;jLxV*Z_vR0c#$@=<@hLF`^Z;h2w
z+N7u4OEa3GSfwcAEGaO(@9rB=m(%HAyMRvkx;sS@eN3!eIWO<-{+?X$=uOS~$j#46
zjx@fr-M=T%DnZ7By^!l-*Y5<0h2Se(k`)x<6q6G3K+UF*M{Ik3U38b9`yFzS?xzRM
z{NGBCXq-Qhe`Q6W?27)~?_WK%{r~Ux`%2|p?%nT-pP#d}U!7WY`upLQ=ip7Hpmizd
ze|BlFt7tY-{4mkXGhuu5{(rw-cO@J;!hD#c?~gv?`8IvfQF1<tK9WAXj~U(Gw@K$!
z>`OY@70)kev}E~qzL;j_ii39)PfD5R#oYe&_4WSeC2uSJ_AP1kocJJ1|FZubdC-PW
zkMnZXZ#LfZn4b`lFi(Q{$wOIpp`5o%PwVZ@Q3{&!^z`)U&YwcI<=hl~;Baptd(bq{
z>VTzx4Qz!Je|sBn_%8qdoQLTP|6}bfCBKa2dXGB4mR$S)@WTV<5?1>XuSlLZ_!jfI
z*Pwk@iH-OAyq7Plmw(>}S`*WF#J$0ig;&6A_DvVQ<wfgxJRW^7zq7r8m7lZC*sE*G
z&jpEZdcMEB{9Lgk=6!X{;S->}k8=yYg8OKVB2PdwZ1dA~+63mWh;uA)nzHEMQDYU+
zCug0y&zY<Wx-xOoj=Enjm*=}3I_PJU6#?4K$I0wkwS@7_4Cex6S%vqBhuce?ubj}c
z-u+hR-XD+t7M5kqo~%doteK|BmZWUay{KWlLhs)1E7ERVvh@ZF{(6)pTu2ZJuupn4
z)1vTEszHK5jKCj{^cBhda<=mt7EX4^zda$wW69ITic<^XPtLBM;w~rD7`0&6v!$SG
zp1kG#=UQzw^jV?Y=D}Xf%<NQk@A&Ow-1>V8=2raMx!ZfXp8ugc7w%8t{M@)vr}T@F
z{FB3uR>v;x|KIxm^bV&}$M}`_Jw<!ce{BDfS*F0CeCm7OD%m5OwI{!yaDV0UdAk_Z
zX6-y-JuPO}nK_DQPEIaln0&@&!pxdQKm7#wrZDo==;ti?&}$&Ssqv5-<73I5AKU7F
zKAk@KK*!GRjpy2!CfR>_FnjUcgg5)tKc(E;^JJ3uvfb57u7XZm2;yeU&|F^Bf6Zyf
z&M?UdSEQsZFGY#zJZjjIb@f%LWt5@CVP3C%RmC4S0^PrAmLw)GNS=J4Pks06HwndO
zA8{}%UaVPtZjR+<#$)gAJpKb(EcWPA`oh%Zf9{sw&pqOFhCgY_Ch)PWzXio2-46uF
zo#9wzXCNYQ@6EmIYlF+hc0c(4`~LqrHQw_9=U-l5A73va(~<s$?}qMjo^^^FWR+cN
zBMvAgBvct)61z43s*$qkwN}Sw%?0bWh_f|)N>q!fZ?do0$ZV8;ZVoqSL5DD#&@qNL
ziBSnb6Ykt8JTBXx<ox&^EBmPjdnYQp-(&gAc$qoy=LzNhJDLYC9}6;jxu^ZLxq9TI
zGe_9<JbWtpQjX-O&#BqLuY7by<HJ9nPU~y4f8~#uxPE)h-adI2g+(u&JFf-`r%j)A
zaeqy_f!qp5rGrg@4}LGd4_awfJfZK<ALWI*VQX&i=gn#LK5Q|=Bs0i3L@&{)aKpnl
zdyA@iemp!--s$y1cl(`BBE?#hk_?=_POxMz4ZgFaS@I0qeT7M<L3b?e04-TLv;TqP
z>`L$wg%Z$Gpm$3q)uiuP-3}V;(_=bgob$_(IWhX=9w`%Z4dzL^9;@7rI`<$sotKmK
z`GSKl!WAza5?SCUda7Z9+_9$C&!A-@47YhCm^%FHZfGVXoXL~7{&Zu(h7UpP_gZ&4
zF71%5+P}w>d2$0U(-GtJ85%uPe{N(*RynU{eTMJrk+4SB*_$j62RJO5Jl*=$m6gWQ
zkM90GKeNoKBROO4#BB+$nKn<kX{5MCNpYIOxkMEOhXay_OJ*4N986S^Ie6>|vmyIJ
z=3>X&FUx1>z3Q|OlkVMo-tKqt66L;%!iWPlHs9|Q%ii={8u#F|pRV=BH&>LNCO8$p
zJUsVh@Qm0ihZ3|VtVxJ}{OZ*1E7N6*uWU&O+ThrD^26)-9vivB)oaC~S?)Y)e<k<#
z=reY$Sq58MxkPW-<lNYhSF`*^is7*cjlk(SH#a?<?LDm~l=Z9AJH^uEIi`7cDzXBk
zjw$mA&X_H+THw{h8{3bHHU2M3e|IR8O{?dQs}a*@*2DvQT(%@VbJ*v+L_BBRfjtX1
zMZKMqHQ!J_$(uFq|I?}uqMyUuo_%h<f9*eL9POq+!eRE%XZvb@+ntyrr1x#Mk;2Jq
zzYA~3ab$CZm7R+GV6-X0@q?4aro%7pYA&BCFk^*7;%3H$T!md)EdQPVI4LaFI`aF?
zoz1`bk`KH~SYqI);GB|NarT^|km!{?5oadOTd=9Mi%HAw&v`%FGF}1m_}Z_bs&!Lb
zXD3Fj+xzX7_{#7Li|W2!4e#&YqAOr+pcAQkxw}<7|5cB>{v%C;g$^l++6Vi~CuAM`
z<M<?j+xho0|M_*CLaIwVuJo1|G=t7XIHjk}BFiG!qVT;^u4>1}gELQZuawjZGMH5H
z$Z0Eg&))YFr`0Gr1Rh_se`1BBNRa$7mNUzXB^>Ow^nPqIY5QT~k(Lmaksk2B;`Ei*
zKb#v14_F+D>ozuhQr*5W<zFH*<FUr~5--_{nS-pJ2|ZhJYN~b}XYm>H))s}BS)h&D
z?Di7U&(w~kEICuSX5wS(1$Pau=P|RGy8nAFoj%7{{BoX|z>O~jt3p@IR(k02>qHt;
zkn$D3y*<@yUatp_2_-2V_;u1v*=%M^`=#7_VVca3T%Fe^H!*NayT~0e@3vp%@sLe*
zYJ);bx=_Be&aygDWqt{+E1EZA+jkt<At`@FXU?8xE7l{&GMCTaW(K-hudu&$`ks$*
zEh#PiEx+s7S$JJ^dRR&wFEIul^0Pg{{wh>p^_7izcXw@8nARLptFYtnRM(#Z7bk9G
zjaeM1_LS|RZ|#IH3;0}TC(iRY&nV2;ccbNi$--@no7=W<JUai?P~sB5!9)QEk6eQ<
z&;ISV{2RV6etv+S)hmf^Yg20ub%}F(tG~;#{`=FfX!R;;MYluB!Z;^c1+IxfjtvJV
zEGlxg>ydsF8epo(`}ojR^-0F5o1%T@U)~px>8DbeG3$l0!+c}4Jv@4koAOyrHTT`W
z>~CMot7@#T$eS=n+3)}(%YFS-As*(3mNq&j^6V%)Gvjfr`MbsUH=QV6;+JsXSVOSu
z<J=JL#6vd%8b8i3&yUNM;JG3_vEb9)M^(~nvYZ}gXPJr{)F0ZT$t+~~Z&r|?M<~k-
z=7k3*s0p*Tm>PAw3uIFXb@w#eHv3>Z<A+O2z0aov_M|jElbzAr6Eb<O-4(7Mt=0O*
zmChLnj}Pi=<csCjIi6SE%l}cpGdjb4%c(OwYFC7n`0rNLJ-p>UKRNjDdHvX`r=RW4
zsM&wFJ2G+iGavbbI-fq@dp_&WO6^HnbqmiMf3|;{{#{x#Chgw!@<sg&E=HHEBslWl
z^~leNTN2YFZN`(}q_D<NsXSA0U*T7u8pUHgJ*hiPo}9kXF6s8FtA+oVOxwMuGlkPn
zr8hSjzS5Ofliqqn)q7gV!O7A=PFL1VX!wxZ#QnZNO;;!~=jNVcUu)8HxHJyGbq!lD
z%IM0#GQ)mG@GO%|qt?pi|IHHu*;F_r_sW;Di0Q}Gi2XYLf^E}diLXp1&Y;7BB3W+i
zb=SSX&miVFgY~`f5~UUVPAfKNyGzaBd*3AKDOL7M;fd@=xv0MFXWr~!W1r&?Aolj-
zG|uL0`|Il;YX16KKI6cIWN9Wok3x_0#uB|3wjG#~z|2<o@ZR@l>#u_bhHh~fOgB2e
zKvBr*e~Z#$9uEzrU-do$2@0E{`{nE()w}$QE1fq(WYtX27^IitgnLcT+1cJN`5sr5
z>BL#Ozi89vxE<dPSp2Z{U*Eg#pX2-8&#ORPo+~a4ra3adH!wDpJIIu@I6Fx~4`w>B
zsCAz0y^I^0N9Hk=vWq@;=S@260U9cU4W#F|GrZJXHS<VJva{MG-n3MQO?zht?RJou
z7`wat>9Ny1uOe6kT#SVBtvgoU^}bbwJPLnEx#5*s;q-zRMW9or8czT5n89BZ%BEto
z?UxA~$CHzD)75`99{J$F<n)L2&aHpzKm5NYKk;?PUqg+c&G4ft!2>HDOibs}c+#4E
zQ*1aMJ)GqG%wuynn@Z3Ulh_c!gb7J2S`G@;Jum#4_0O<<@4sWO!yjmN|JD-i)Os>&
zCU_7F+U=O>#t^FgsP=Bv>$Uxla|=MN{SR!NUbSw<p=>IPJ2HQ*P-2+O_}#~0$NvAn
zes}Eu_wRK<%~$1P%2uXqzCRwT%WhNtv!{o%hfB2Ui(F6t;|q6p*L~kpxvS*m-QusG
zmwn!Sym)&0lCR&qpNHq~ufF$dN73Hze_p*P*AIL>*C*HWid{$8-mlg_%J+G<y*C$q
zz9^%Xz3%g#`?l{bPIBG5ILrC(D~XqTGq$P*{#Mxi>g}&vXSW*2tT^pI%VeeGx?_P`
zm3|n#d%p4Kg1DKsQy5R`6#a_3B53ia<M97S<v*WJ-`_jiovHcZy6OB48jru9Y+Np8
z$I{dQTBB##!zC;+aTBMB+Xibp0kvo*;YUi750tp5smosyR-L(^#Kq>`?(+A6FLZ@o
zicd9As>la*ukF@>SNeWZ?D_^?L*mBytb>2@idQZ-)Pl?po+<F}%=Wga`4}klhA;ll
z6T^xR58|%;ZsxaJ;l3rc>9d9TjF`vM<>&ulVR`&m-YCVx{}HFa9ey2w(ja@A_P@JQ
zy$?p2W}j0(WjOI>r<dQA{6#(QZ){YSKllsW;n^ZuJ`*&W;~WyCWOq4nu2pH(G>zj&
zPBpw-eDBHMSF6{@J$-d{rd7X$;UeR878l<inaw)!ET@gf?}Lpe&Id2^$-J~V{k-BA
z#+RK!{n^1yeoc45x9ti}t^f6Mxp9Yu@7@*0xkr=TK-UN|mp5@dlAH2xMSbAk@7MqC
zc~}2M{jZnZ5oLuP6JM9Va<F6Bwj_@w#CcI0qs;q&e5D<aCrzp1l`?r@_N&3Jd7<ho
zt9J`lnkRGr5m3Be@woT=1@<NEr$HC)KKGHIu&?&_x5e9YZU!|(2wj=_<w$43nn#<a
zruW=EE?@sA?A9&N8c7!0CH*h6l@(3%cYRzoafhvIjPC^VUk%&9=W^s8n40tAhT;UJ
zLhTi=K^^;r_gre!SE$z>$P@XRwx`j!vO)94$GZXwMWAs3iThW&?OtD6dV2B~#?oXS
z!7Y7zGOr)))vNn{e14tH<0fvs8K3VIpD$I(Z@OW)&U>oXSKZVm^-11I*$>{&&3Jsp
z{?3hs_wx7u{r0p+_Randzw>(ylaFmtR#5QM0u3F@JhlDxVsZI{du3Nwg)aRm_k#Hn
zXcR;wYxb4dyDq7-Tr942F!0`2{;2Rm*fR#EfK3%f=lHGvY^cxM`E%OxAJ6=3zh2?3
znZ82s4(KxCCjG31J*K}J6sFer-`n_j?e`lSlh>!~7_6Hiyu$oxke#Eq<nJ$x_pR?A
z0iEA;ePwXE+5LP_m+pb=uZD!!`ad6!7wSfDs}cTfam#gfr<%{dn(CVUXBcbxkGx5E
zV|?yli`7MTo5#OhkA6L=KL5?3;%DkiokFXR^vYfm*5~v$y>i&P?8meNQ>u1be%bwg
zpEl=3#(6#E$M%-<ffv9%|NY_I!XD?QNt60#JIC(-{8uPO<WSq);Abko9xQB^dv!SC
z!R!OM*0l$IFbn@`n0tMas(0P<x6EY;KfmosZvWCF`%Bh`f0lD<&4a2Lb`PW<-2QlO
z;hCL1w(~x}HEuVuZ;%J+41N~yOSUJ|n$dG_vBr<f{5H?4)!Rfq8{Ah;p11LYl#5(~
zqr5<i*qqMGP6s?*z1<i8>_Qu_^tlE6Ki*lDzq4twdtjaL=5wvlISK2U=RKz9dJ=y%
z{A@6MIoEk6y99HdZ1S7SWd_Ud<?*S8@g+Cbbszh+yY%%n;kz=Ys?O~4k)FW}S`+V7
zRh+TBZ|=OM`y>4&oh^6%t9l-AO>=wSPRl8!JvW@bte@?CdWz;|AsNZbYm#Gx4N5>`
zVwYw+C-3}cq$k<DX66Nlm|*!Njf>_z`RVr$n%;K~<4bke)HH9Ov@pvL4v8mu3yRCw
z{Ay}ywuqcr#8!CF^m`@$O3v<W-{q2=W(d5S*tW%Ii_WTh)inX<>i2mc|GYAIxmnt$
z5BG{)B+tjz&e#$8W6$?p<?ro8lnz(-AC+2myt?1DogwQ^ac*KESMKTmT;l(3uGeL$
zd=i^4tGLGLHSa{}Dt;#JLvz2!Mk{1Zu&aFUSmGd4^?u_C=ak~}SEU!3Zn-DmQ}?xP
z$CKFb{9g=g&*Z;+<ohCeUa`peHSb2=#>2(o`An-Ec`DvF+H>#uF2~K--TFOlv0Lvw
z-nYyh*Dh>x*wWS~tCq>3_UZFA>0^pp?g{MtHm^Y0;Le`IkN7?w-J0Ef{{~}yhjYHw
ze!GSPTx-iag;bYt^Zn&h*l^<f)!B9p6ZzjVOSE6u=8(cGZ?|XlcDspvvLD)CK8!Ul
zQ;2f@&9La|)}vQ1zW>epido|Ag(~L@?cW&BnDT7iuG=Hs5%S(Pe{XF3&KnZ<wmEFs
zRkiz@<Cb4v8GH2J@A`I;{ao^b-N%bN?p)ZmA(8R$>Edwt87v)E?``*QJiOieuIKYt
z92cdc^3CG^ypsJTo07uUTDU;>o|V%c$Aaqj8zUJvzTNx$EpvGO{*BCqa<{}J824{;
zv1;FRQsfr9!QGswiq{;;%#H8&9=Bo>e!18Eg7*yHcRROj$P|gn?+Dvp_518X1HLEE
zWvvBvF8tbN$@!MqY{?Aw%KN?QGgzM0zu&uN&3?yX4e8n`57%zLFEeXfU*)q4b7JZ@
z8?|q0GwiS0*jvK)b@uPgoBjo{KjU33q<?+g|48c!vA4?MTa2&#5owH2IB?|5`Pt@^
zr~G!fQ@g*~hTC`g#Oj4lKjnqJ`+4=^`#85(FRt%fbLHau*!@<&?w&5%%P;Ws$z#6#
zzfzvgi{JbAUEn_XZ4>XE_LBX3@9XNt_xI{tw?0+-ApE$;`_!Gfil5nj{!Em9xi@9~
z_W0jh_#GbHSH4vEX!<$+=>64GL|)1WXIjBcO5Lg(xpMLS-F2m3c29p=_56a&tfy7K
z&rE+J+3hSjA!5O*O6baa@Vv$X&_rB=KGUg&ABPs1qb^|tbwb5B{@B0jKQdD`eR3KD
P0|SGntDnm{r-UW|&Ko?G

diff --git a/docs/_static/esp32-s2-devkitc-1-v1-pinout.png b/docs/_static/esp32-s2-devkitc-1-v1-pinout.png
index c8ff9231a148dec38f0af079d157b1650687c078..0bece128846f1dd5f92588666b851d1c46ca6bfd 100644
GIT binary patch
literal 506358
zcmeAS@N?(olHy`uVBq!ia0y~yU~^z#U~%SPV_;w~V1KK?z`(#+;1OBOz`z;@!i;OQ
z9&Ke{V2~_vjVKAuPb(=;EJ|f4FE7{2%*!rLPAo{(%P&fw{mw>;fkA=6)5S5QV$Pep
zl{Fz(f7*XIU#u?O5<AW1%C3b?oE$S%c7)yezRPiS>Gq>fqi+RGbe&{rIe9}^@6`Eg
z7lp2l71?ra*ZRWgD#8Ln0!O(@y&YI1H=n)p{QL2_7be`9J@ceaWW~Mp;c@yqp5H6>
zGxApZZuz{jW2Rz@fD;FTxHwxP)|L^$2eCRLCNp%Ps8Xzw<!nIGrPv~{==#KgRy23X
zx_J#q?o?uOIVP^2%Kzqa#<FY6rFz>_<Tf*(p2oVXD$0rD;#~pb@~<+;zE50n_H^CU
z2IJgWWehhM9vCy&8SI~YG5?0wl&L?3t(_HHUf8KHC?RyX@Nf8er10?0n}66Ew9j~#
zF?`{X{`38ev)g{f-7YNxzok*a=%VwLXX(2;Us^S+XECt&qg^R1csG|V=>MFTpWk*~
z|I;F{$Qm^SV^c3JS#m4(zMt}<`3xb44Z?*#1iJm&5GuQL{Vkik7^~$UzAF6FZBSN{
z_!!M5ni3Xf&yr^RE8l@bahE=d&4TP(g*Ts15|)>b2>iP=wmLR1Ois}Dz=1-uv(__z
z_!@nbl3XY5K4tyA4C@n9G}rC=zwWo?43UPz$}{GjPbq%YI5j)mwV+qP>5GOCgCHWY
zC>=BNmocB{`?-|iKKqH%XD2@O+ugnGk&;uEUOCf%y+P2e{LF!NmOoeLAMuy_;&}F2
zS^AE<Crhswh`PivI3Jpmrp&n6E#%rA?wy_*EiYP8gO(?E<_z0uzI)CdP<YMpKi<vt
ztUTj`+iTX;rNvkEG<sXztW|E<&-^S_QZ)Pew%j$P^0rqDf}R`y5NFUhV>ds~<9_MY
zg{jigR+j3DEia~_n%z?~d+JsF3*w;+vaAd~Gv-Ie*@|ay`YqY>Y{Dn4Af9904AsV3
z*;=>EuI<|FrzCF6bZlbcx9v&}|G3?z)&HsGd8XDPaM#Hq`VAr}v<M_}d|7J0oyGn@
zh0f+h%N8s>`_xNTbnydr1_6%e%^9w-ao;xSRwjR6`G4Ze)s_01J1dzO>$x}Y@6_|F
zDt&z<kU7c3Ua{px(I#dWM84{fxG`sbt+KJ)rho3)H+@c?{_^wNmM!@w<*WCc{Np&M
zEuW?0<273i$>8A2S9UEl%YPHX^q<io>P6m*v$3~dowqJJ+;+_3tg*`W+jGyH5f`{P
zlYuYs*_DjnDvP$)+QoaW`0UmzHPtHP!UAsJ%Qnp&d}+_7Nc8-*o_{_(_xiNy)2AoS
zdiMEZ-^DKZ1KSx^&HVXt)v8si0>qy@c{0bxWvQXm{+TnkGeo>B+Bt94iWM2tm+8v<
z{Q0w;m8tRc3`_O{7b1Mln4FCcUmLYm@k*torKP)6TcKtH=dw&Wfwwzcwj6x^`L5Kv
zpLyGVb13c7341Kv_R%vn_33&miTC9$UnXxmKC`m@{PW!gA^%-cd}bIt^ii^!-oa<?
zyV-wBvD%`ocJtqFzxa)r!E@sa<PiHCx%T&qg(*vP`2Lmi^Avlf9sS=V&pClB;NgUQ
zC7H2t*S<=MnoiZ_ohh0<?b@^6SpNt0j1qSW&1<6eJ7#(_#z^0PdF%AalRGDLyi;A|
z9Nj0_8hvVs^IPuY+b7PRUH$VwBlG*TXU);adXC;WV{>BVS(CFO43>fXm+rB;n5dhZ
zf45Yc6%`m5c>Ul`=48wE2j|}?T{a2z^E)^B?Af#1*F|nli?+BvujG>FUuh|+cWec+
z4ND|!zcDaOKYexo;%}Y8>U<n5Oy31Anx1*Xl=STm_s3bc%WD`6W$&AuZIs<={5g=p
zZ(}Cc&lx-KzMEWBRP>I$AZNq+h`(nR@h#difx&}GP*68wLqb4R)vtM(mzR}BitODT
zy{ja%C^z?Q0z)&;VGmQ^V)F)hhBpCTKX(_!-LL=ucY%X~frbFb61L}GnuD^!!_Tg?
zz7X~O_2uRKXXjWJr-z?kdi2rJ?%(F-=KMy!#S=1Tef@Di`D*HUc}17=n@V0@da^cp
z`?u_zoHgNIo{Aoz`hr7n*2GN=2Lu=x7HcHCp53)=d4WR0p^kF5Dm$?S{8^tjm83nr
zRmrie{^Xj7&wh80teKo}$(w=i<p%CUrlpn1r;W6(*+@M<`R?%BvUqQoeuY1e-fons
zHfvz*lrz6K<EK;Fx1D$23D?-&7w43l*YP4<Q&aO@;p1a-cT|0Sr7JtvChN+ID~-(T
z`}h>}9Y5cG-6HHK@#y>S`>Y0P7n7MC>gxV6Haa|rWmvpB>Cd?nCr{3Fa;bMV?>8)Y
zEfNv+x|u;{@(IIOz3a!CnwtK*TyDR%OTQtQ@yX$;gMDlU9APF~T^SDaJqVX=kYaev
zcxB0wB_U^L8b80C@r;4t=+UG0X1>OjcRqJ^biQC$y5;P$`%m5f>t341w<=3g4mPo}
zo0yvVHi@RrV@R-RNaR~?e(;y%TGkI)Sy`_(Z%#kYr(GqZx%O)T!*bT=#&QQN7!J$&
z-Dh3Eb%0B$%2o5LSow4DFm+LJ@#iy^RVuA{{-q+qzTff2ci%krhPxZWLTh*)Br8Ro
zK6BM;Wtse+MN7AuG3@Ak;gTlDuHFAig2C_n@Ba)M>>m^xQoUC4)qgAtKX_be%~fW{
z-3fc^>O8!>vPyQwR6jd2^Rsh)&Ae|ZpP!$Xzj)`)oZQP_b_Tur9MQKm;b2puudnZ8
znOXG#UO(SRb#-_5oBMvYn!W7()S&VsIZd1*e<J7by)OS|!O+fR!SQ=vzX{U~zSrMN
zO&d&Iwsg(BAMT}E<Qnf(vG<<m8JksC6@xXu22A($0F`-**l$dlZ+b2zigWe7ce{9u
zzgqmLIqUblzWkEm--`)fvi-_<jsDnlIl3D^)L_`jlA@eeTK)3=%Cu9a&9(d9>bmcn
zXYo#9dgeYB1??k8t7F_A>`2tU*6JfE!d+Qed3@%wpNfaPE??C=U1N9O|E*L}aq;=&
zXU_$fAK*5g9~2t;bzSW2+i&ey4%9z3%#&XI>-+op;bCFd@(MHj{LZnue2JNJyngkn
zRj;=6y>s1h_nkfC4$Hpc6CZ!pXv-d}lRR*<P-^?B=bv|4TOE8`wx8?4nF^kBXQqaR
zhW0rwoik_7@6H!$vzO)C&Cl<+YbvbfBatlOrrNM?<E(V)_rGiQO-{NPxV`Tj!w!xE
zwVg5s0vuBqG~S%q8uj`y!ylmo=QrkWINZm5?c4H$40SB8k8v|BSh@1#m8kV>AEX5L
zT2*~{v0cr7o=iuH-Lg!(W`pe!jMv1Ln!R`2z4h8_#t`9)-L=2J)fOJ>k=(63*F9QQ
zRkeNQvPx0o`Roef*Ul@+XfhmQ+rKU&Cnx7xlz#Efm{wL+R_SDe^~y|*2d*-lYZjfr
z`Tek)J%c^lhvc+*p&=n#;<ERqoS9+BU-GQ*wO<qCs%*wTOb=Zbu(Rwpx|sD^njvFt
zHsc<#KUIO6qD8M)%C0RH5{x}@W;&w<_kj%@?;gtw{@EpTAU5jtat56Mud5|#da*}M
z&hAdIeXjKE`|pR}e+PzyTv@U8A5&OBhN|G&glFbekI&wjcj*21`CJb;XRGlp&<J~+
zv9_I|Lik(#n>Qvrhd(lh7ev1anZ4{k(+fk!398=HmgL>t^_43k`j@}ki~G(iH#F@#
zocNdTSLKJ=^!{tVLY01r8{1#M`F-oVwwa>eYWp*p6c`0SWmgB^44=({d-@X^>MjR<
zU}k9Bx4lliVJ<^fqOQW7)z@mj1T1<I+*zR3tft&lZT<G6Yp<L0(d$2t$69Rqv)G?8
z;Yruk_*^Obe^0ig{MUX_v9$Jn!^<e92XoH#%iCQx5m%}^$nPG!%%{-s^V}CrvFe;=
zb=TL$UT6AIEZ$qc>h{}x90xX+^&XUdRaT#WEH*Fi-Oi5q56UXrZ`ayA68Y01e%Rod
zV%@?18L!?kPLOlVwiP)rmtmb_&OIGomU20R&u2<sU%Q&M_CMEyixq1Yy?3x$<KVz&
z9KXH#`@5>OUpFmTqGDS9?oNmD<<HO0pU=t5tK+z)e=cH8iU-?=&khO(k=bjzySl_m
z(p;+xzP^9F;a*0P;re8TJKOW_?pnR&+I7vPcD;`CIYsY88j4=K=6~E~s^F=XuTneN
z92Q^uWyw&__@QXW%9VTK-fv}iX8gI)aE3qE8iy09aqGi-<!pbQn<uxSD?qCu@ZkF5
zCjGg;9-O_C{`=e8-8y27{ulRVto_YcA^7cJe-(qcsF>Ka<CT2kj32hxzAM_Pc3f%3
z-H8cZN23|ew0>T<&*KYgfuV6c&+FQ^`3zpwQ2|@G9_<$Y-u_h*(h_LN^uBlFFk=iK
zgMyZP+`eaDGk%@^Qu|4^VL5}%*PAN>_xs6DsbUn2<$h38@@gNe?9)dFc5i)G_&n`b
z*m{-*=kT?^7Umsl;hu2ii=2adX~D;vTYui1o-!@m{&Hu&YL2kFpAAQB33JuuWxnbQ
z*_X<8UFv<Yi-E)E@*YM$MggT?tV!EGYZ{%oquMzA+T-J!u6ge9onukR(op7ldABxa
zgUiX+U*k9)Br-TZw(wDFxXl>D|NKip=LPlyTkH1!Pmg+C%}_BV$oFBK3<nEe<JR3u
z*Mb<%XlrR%m7ScVYVHyhfAsx#e)pQXlXCnEys~ST1!cL){Oadk`?Zl_8ncCB-{B>P
zeic+$u9^RL^~0DWXVMuuTt6hw-)ZpqQ0ePyPqWu9fAhT5=@-KfPUHV6-{0Ns-V^se
z_Ds$Fe{s*3ZI9TL;;Ge;ej)34qPDL~$;{)AE43MeCAoe-sw#|q85$E~bI;`Lex<sf
zF~N*?7#>uu{hH0tH8tq{(abeFGBYxMh_0Di1MVOw`KW!)cf4k6#x%X8B=7CVn~M)x
zNHF#=G{!El5^lWJ^X1|E18SxhCrX={FjYt$xV-h<#^VAXWdzo_Jo)~mZF1tYt519P
zYAjAVdz)dx#-gX&XMa9E_i#=fgTmpLPDY0OF6Wyp^D-~}t^5B{*2J9Q2ea{drA2<{
z8)xn>v9Md&e0rO4v8JHwR)v`zc6_zd*4j(7eXQA`Zd`0-9M6^gab;|ETv%Ax{#mnT
zZTNpqUFqzZ?87qq<puxpgdOACy-%k8n(S7_6$*>mXIid`{qF1Q>(~9x@9l$4;WK}7
zD!ux$SMacbmCr+e7unwbT*mg2XMbG$cjp!t3)AEWdpH-!{jc8ZHo5BWZjE(!+gThI
zE!et`@jy_^{6j0Zd$1aCALtj?i6}TY$Fg`||7DBaiA(Rkkd`r?qP;!u?k%1NyDZKw
zKbpsImLosi#hyVwYps8%*V@kaTNZ@}1sQRL89ch6H_uCF#)hJA-yJK=!}J+Ha0tdK
zZ#86ySb0>8X~x5^Rry~lY)<d4a$59xntuGdTf0hM-)EeYcv(hak+!YedGF47;fpHv
z-itT-EY$LS_Yzm*HNPx98GgAJ$R7N)VZW$DKUYJ>T7C8hZ(mh{s${1x8hPbLJTZcQ
z?yD<nWyNJwd#$~FcY2KP<pVZT8xAwR*;|^?#3-@i_TO0MPn)hc>|k2<G0A!V+|>4I
zxj7kk{g>sRtzx*IcTPV1NX|dG1F3@N$`}sl*G-;XdaZG)>3ik_9iOgBo9{k8kG1)J
z;_}}zEf=>|-V{$|`rlQs$0Nnc)Zp{h(9qD+k4!gY&XV+7{l4=>(){z^!}c8GJN&Dw
ztIMNY#CG=N$&-b6T(&&*^7fWye4RgcgTd$9cJtTk-1*%3;^Le+bIcRvLtfbD-P!Tw
z>gw>@sdEad_;POStNpDhy(S^y%+9;-_7&_q{yi)-^s42@J^oXsPQ9wHt9v$6@Yd|m
z(9q{)+kc11rlu(_TCJ_EJ>Tz1jnm7Oj1z1(a7{WUBWT)UcY4=MrU#4`?z@>7PIbJv
ze`b%Cs_N6p%a$#Bt81;c<r;I0-gS@5Cj6`gGRDsjRwZ|Y?ow3uWw=+Ek-am}hUdUR
zj=ATulY)aU&+Zo2x66EXW~TMx8Iw5^LJQ*Z86%hzykAGL9DH=(F=Gsac6zma`@VHo
zqy7hLetoa;>~d40sCoVLj(es&j~6>AY}omA&z5WMtlS0h+|Ot6G&9=ltNHnf^RDI5
zAWzSeiH!~qY)j^dJqu>=7re+d{q$BfQ`4`zr<r&zUAnaP+nbxlS4_@2`(Bpe)$V_x
zxgkjB=xsBGe8G#m&-}4#@MYK+>@~At>bK(tJu;U~&bM!!d@A$!wa}>7(;5HhG8Xr>
zmnZB!b~}qxiLc@7t-?PEnaLW)`j?~ZjS>zt{GV-CTUE>ROjD?%W5tRU8JZ2=xwCv3
z%qwi><$ZmqGHp-X`<Q2a;SUdTh5ZpeAkARc^wm1!J=e^HS8L=CdKFgKtZ@j^tMcqi
zSo>9iVSn@1=B42^{@^mEbJNWX3-$#I84k1@zbzJich3CMS&0{t&qzovT5ZBmnQ)5v
z<N8Zw-){#`pZ=Fgx<X^~o@ZaL?bdgjvi=^&gHO9UBPR<i`0XILH2+n$z}^qO?>0{6
zTNAUJi^1*3wUFz6XZ~r<tPteuuHk(q*^$q1WaG4k`|tC`L%LKC8(flor*9q-7Pe3H
z{Km&Gd>P6Z1!gRJS>ms&He=@9yzklt_d+M~WfyL|`?0KJg-+Z-eg*?y<GThj#`$}N
z-al~OU-$RY-@4x^DlQ`5KU$yswvnl!?(eUoU%%dxv^8RIa@lMvcYe}3sr@^4SXl3v
zbmg5I<KbPER^ggoTZ84jR?0Gz9ndQIDwJ?HVdd)8)~z$wGZ?T=Tx-F5J#1;niA7eR
z2rYYit8`B0EL}$S<?&aNU%!6+pC^0Y#9wR&lo{m0ylU@V>@2@icsz|kpShy)U=!=A
zl`CI5MreO~TfyKW%<xkxEVs*jO3?h$lB5m$jxT4B`&hO2xzXpt8}6G~eS6$*KacBy
zf8ZJIye3ooc@4!M7SHO)`(9zQ-r}p^9>agBA6~~s>|VTJt6f`%9yeQOk|d8I;~qa3
zettQdAMvtF?YNf}R7oGW-7T)Kw{HFV{p{Cz_m$14oOtcmO}Sa$GB*Wfd9Rqf<ytN8
zVT(g1XBRX2G)--L(;+ZDc7O8mzQbFuiL>6{@4_D#5>lf6X8wDggjqqaHWvK$^7E^^
z_x}6t+*ybG+GlvgtuK%2cyQd@<w@$Z{TfSU#2tL*T5Xj)kbZFebH+1QqvW|>Kd&<0
zWoDatW6QO428)&szJzCq40SBp6N)3QpYs8geT&o=Py4Ot<95le`(@VWV}7a^=3m&k
zi>;Q?M@@M0>!QtOO670v?yg%=|KUWKd6RM2l_|NiN^Z1lx%>AWQ$aRMEx*Z$iiKr|
zW;`|yU-w&|A!Xf)x~+QoYs3?B%Nd!~>#PgUtVq<pmiyw!ccH0^`|YgO96ePiuzmKs
zk7*Ka$>I0R)1S3PT-}oJY+cnKN0-=NG6~P#{gNrEDL8%V)UG!li!LcME5x2PIlDV?
zzT4t?9qYbV*!Y(%yZ?Z9nmNOs!sm0#|D}C@ch{V024l9ln-gn(T0O^u!<Q~ynj~vo
zc8AU3@W1KbQr2IuUU>X*rQVr$*^D9#6>E&Yih+86wt}%?At7Hx-h`Vx&sf{fBf4k9
zM%D(V4*}`Vo_?%|)6&$mG!@|3!##U;;+a3%C6^gE)@(_v<jd{nl{8ApTCz1XN@M9Y
z<{9oTpS!!d{MZfH4`j}r{VYy@N6fn0++18r=N3xdSzEIBT9x*i>*3MLj4?b9)(4*3
zc$@28(ki|>Th@ri*vlsQ%mu7#c3G9x@jNJ9`!&<n#9_<*k5zk%6W6}kZXB)o^|;3`
z?qxPT;kORYxD+*?b-|YAU^#zp@7ZSA*Veq9`!Zg0D`&&<En7+so||i3fBH<Z!2DM3
zjV1gI$-AF3DS=!1^Ew@uM`m{iO#S$9m9Oq`^XF-Qdph2^=ak)$V|%3fmu>mkHD{%x
zCq+j74LIF5Az{{<|EtfQue+OI^Jd1eReOC@cFtQ{y4(N6m!IDl9Nbb%J#+J}olKc;
zCC+I4lFQ>%h@uPs<(V8`>U^_nWn}6E1up7aOaIBp26e-x27PC;;Bru0!(<ej^y|yZ
zuU;#KB6h0gGBclv5m+UE*<?Gj23x_DpjQtwx_pg|moHi3(|Y)PYsazH+tU*zb~EVs
zczauWX_nTTeAd#?_|ei)_xOU1TXt<q`tQEYw`KbF2ZV%_#HKgPuQfE*UK$tfHP_GO
z`GH%O!Yj3uth_Z#9n+iSbI&wQtvY+oHSpWr$0A~4VcJXAd3$+T3CXh87cttnZHzjl
z_{c50Hk*C7yw{YVZegp1ESIAA8@C?5u+r_i%+f2Sb9w8wnAQIJQq_Navx24N&kUFC
zzXL!S$LWi~eLopvE{<o1)ZeU~xWTgiPGZi5=8oE`i_M&W9Ae|XvBy78mA$@8ar2&E
zGa00X8SjbYrL*)XFMhahFZ+zMDfOSXZn)%g`@!FL`KgL7=hYb}oVfYcf}z3OM$Z4t
zYc`FgQcVZjZ5Z}Ne3yS1^N;m`Ui&kfwO<Vt*Tt`&^65y{(~1JsO_$eAZa(xj{oS3N
z|3kgbb{_3DU<mNCWlUJ?{8@9Ogz_{mFE2M{iR8;q{Jp$(Y0B+nYhJnK81oO~HM8sz
z1HJA({#X&$eN?9DtK*zJ2J5TEFTXxJH~06_pjTNDn$PBB{f-F=2{BP`yeuU6scLUH
zLxGp*PxhrDiAv8evp!?opnJ;AMQ-VpLlOKH$7Rc}Xf3UCa@o&t;qA6RT;P;<!}#Xa
zU-^HwNB=vRqsL%<O|Mt3cprDjPD}IOd;)LxZZA)G`pSROpMS!MZ@=*i$8NW@|9x!Q
zf8N-g|D+q{lueZ1p84lT#r1WfP8~BQF?c-r^p;QP;^U7pA)29!r&yWKOKwR%(7-5l
z&fN99*OQp0Yqw=no-qsAP7F&nZU~p1m79N}RQ0mS+@ScqmgVp6tbc5}E-0%%=#{wF
z%I}X%-85FNT<K@(+ol)0%fxcw<d<npjOT+Bm$q$wd@)L1bp6Mz*Zz8WdG+b(>7Bb6
z)j!uf|DMO%(x^ShUi<Eed;jyyAMqRi`|3e8ebu7pQ#@2vRo$6?v^syje9)D(@bSlr
ze>@LdEZ!Tu_R?n9Blqa_ZN1rZK~pv^{D;-v$NES#)Uz^N@ss$h%rIR&;fIRanboJy
zR&Bgi`{ly4X6NvA|CcSad?_L@wf(lB@w;`U>9UtT{qN~A?Psbu{VXJW{*z~u7th=x
z;G{C^3Pb0eg=OrWD~w;(RLyyLdHMD1we#CU)fcQy7PggFGLkjZsG0s^=a!8pAO7fY
z@l*0?w~~4P_5915o73|zNBwX3W*O9b>(;GAhJ7!aGE1esR!)t2?ai>K^IK_u5aS*8
z2WKLBwq{&h)Y#kGD{lPxCxah@fsp{mo80fe*PbbfdcB@ukDtr><x7|TwT`%~suT5^
zM=9%j;@pmHB4T3ua?5?wGuBS-cp)@<*?Su~|Cwh$&d}7;vzs|{I`anZ2eyW3XJ*V^
zeDmtkt!5oBHf=lJnNgdVxbUskX6yHRjBC%&vwgnRDka=Sw$b51&id=KMbFuEy!d?R
z&>^k%y1eGU&u6b?$m>16ZripgLE4OKdcIps4DzyMZTog9%AR>O-y~3Iw{WzsNDaJk
zZQ@h;=&he(j;R*-9hKrwpFA<>-`gXG&$ozZ*q2;gCBN^SeC@vO$@f?jOC)M}6b@Ig
zxTGh%f1dg|ykR5P+ke{@=vbsb7I5mwb7xYR_&T}#g2~y2yC3g$bex)bQ;(sj<Lt&A
zNolv4KDvnH)^=oAE-igkHZ^_b&2N^x?N$1F18fiJ3vIt2=vDjRYgM}8XIrzg=^1O)
zwU&mJZ2O<EwrwZFGN!~_L3@q^rDtklYis|Ot-l_9>dbzAu`>Qteq;MPWin~^mTo=Q
z6Ix}bWHo)}^qVr@89JgFmh9M3u_trZ`GfzyU)gVLY`lJ^O=VHY{?$gt#<5$sZhgDY
zJS~o)J@*?gFYn>Eb#i82hkJbuJ_j+FZ?#>wRgUF>SNmx(&82h7OgKTAmE$63O~{5b
z$JKS+J6<d?(7(s^TFz0&C_+ZgAohLD-07w7PIS%cXGlo-dHjC;<mt8B7;73fTx$88
zS-SJ)^)!ZlCI`2px3-p6-sET8kvf0#fx^=)7kE{L1yz#-r@q*>%gWj#y#Kzo2iKYt
zH?MUnDBYI+xHn|(;gA11=eTU(*c^Ln?c8Q|{yO!E#TyNeJlx@|xKVHG;fEE6n4@Bk
zyxe$e)`iHD<i+m&|LP0;o<E)<ZKksRdbQ*lld}EJ6$ksbu^AN$Hk=AD?O<@w+{%1F
z*v$8D$BX52CGLwE-_Iz%asEtw-&Kj+%(eYSzMoSWm~&^vvwyg}GI+V!@$5hEly-bp
zySpsYy1`zp!V28tUNl|#!iNX;|8E!dG%6q7@$O*HmxankTC3VO-8A9p@l?oQy2qYS
zR%9iqcVYF`cN?q!n^|pG^vnD3fu9`v-R|x=`}o+~zczE9<m)wV&DgM2*~)VNycPL*
zdF$Ttm2Ip~c(!ic)7|&4t>{&~$tYxb`-<0@8n%Yz!Zy?O4xZ`d^Y!hV(|)b0>oDJh
z-^+YwKQlS*vhnW$XP3K%OD6^I+7LWVCvws)-nwap#`*X5G+(saD$I}*>g6f;c)`iZ
z>g;>s@(qpuUtac8Xzf>lr6Dei%4@&cFcb^K=!q^hWVm-VYW}(@QNoYzuqOn|H_fbP
zRCvYEdd-UYK&6@QdCjGdKK<gi>yKwPxU=l%-!EUjbf=%0u`%9e{>-0B?aS1Yw;px}
z*LxjeGBGvI3-+$8?3^H{^_}@}jX-K@9m5IG*wdOS>3l|wRi){&Ow88>UW75s6!goK
zko*(1*824kpZK%l3<fo>UuT{DdDA>K<`Qfzfbq=2e2M!P8|NG{X2>|ON<C=$^ji4_
z$^X{vLh~FG54Z8QKY#kPw95SVJlpDhpjP~gc~g_!7%!VlfBNLf9XFTNyoWi`)jd9M
z%e}oV=f;MG*YA0AwkJx69PTw{{`~0^-}^U5&z?Q|Y*pxLGs~^)OpUf}4|ljfsM&tI
zR$tK8$z@yjquXCn1q8ppzyJUBrcIkR{NwZY^15|-(zn~kSo603=6Cs$Vey!`A#;{>
zja~foscaq3HZn0>HhEoR7jF@1cSz0JK`DK9vCM(1pP!xm9q5#PskF^X=Kh=&oEdBT
zlb)%X`Nl6>woK3Oij7slp1Y1|>wLbrI2rOBerai2a(i2Du&~ukme0TcZtE9jh<8%I
z#BA`nm|@?hOfRMaKb6|dwc^Y>n7<w57rvG^xtigQo6Gfsw~B1V!zTQ!ZqI9Hs))<Z
z6=%8Ot@*UMHn*+w=+UEr*A0~xtxnwRI<-TtV_Uv8x0sH^v+uv-TmSa0otl}M`TYD0
z!{l<CWAE}nV<$`nyJDpUZKpnX35ndeyvs`tUlRE9=6ue-^=68}C#+g|=DfW!?d9s9
zN}CrgTcTKd{h`YbQ>FEVRRWS<&V;Ma*<fz^uH(}yRfacWTeiCIs6Bn;&EBuxlmDDu
zdL#Xywz|o0c7`1>>->E$|M5@X9~2a1wWj&dnfS5`H5!7pybm@T9RHp4;6US7OG``9
zyzSMuRs=47BNls1)_8fz(H(1#*<V<B_Gyu;l;lpcS;y}`Eh^m+Q1tcH)!mGLE*#Xn
zJfkwzB3bYv8^ip!cXobmzjNo#^iQ8Yo#Xg=cJKFl)z;2E|6dmzH~0N)&#<p__ubof
z^1k0!_n9%_gRIX*o3MlPAFkXuZ!(L6l8cMq&)b*(*8Mj=cy<5Yxxo{omS2f5eEPNO
zJo^W^hQ!=iuXqpd$ocl>X6&rARXcW6*f8wQc)sq;8K2uSKVx6cNbdW|!S`|=sC#!S
z&$K$faOYh|rC$mcg<rm#5>&_Vzbu3Ax8<U(^SB<A%~lgWa9D5pYmKE>Se9NXS$gHJ
zT>o=@ua&>227R6yG@aQ(Ana{>e(o;|iH6vOExNZ8S~6#qtz4~i=#2RdnSXO;#&>Uf
zzirDk=2^35#W5vJ|CcS>usQwgEYWLR6Dz#Dy>C0Y1V`;-_;d2%m6vPJzkYGrpl4~W
ze%$uFyB9b3AB{MF=KZlx)k5G>PU-LMFMA_HXGF1baQx>i)ot8UTA6%*#o5#I_FJ02
zP6xGZSG~0ajc`c>#_d&c_?J9G`QBPP#gqG!=ZkD;Ym8p`c=j6IOE;IqZ~c@0;?&ps
z3}5=gHv6C0JKrVg+4bZ*s)B)f4b|*?G7+|khgu8`-`UG7w=xw7j1fP%^X|Kv8!2%d
zNrw$~JyzNqVb2~k^QX*ZllbD@cl+A}Il908Xl95>lyGy+%gcK?MKd_Y@ZEm*mlHKN
z%-DJUP%Ah4@x|}2T)EQr^78WSXY+T2ySW`(y>;u>|EvkyZztO{WUasc+Sl8=y5!lJ
znTm`5+42eo1_n;N?A7}HvFSUIc5^ecIF1KZH}-etGZzFVCMHgQzrn!wa_03Tm+u;~
z|9^6FGIP}H_KoMKUEBMMp~5fwFGs^sua*A7*1Lbqw6Fii!LaRR(TtxbS^Sr~D=Z41
z`7><xvN;9ou1CqUW~aMH+Y4NrD%byfX+W*U(pd~Tx|*7mx&j<~m=?U1=bGHz-R;fA
z%`My9Tl?$FPxso|zjHI{H~-06`}NHO2|;Z=Jv%|OgB(gxuRc~-%|3oTEHg7xK7vtm
z_x!*040Bdad9_J*{aV)Y1v>dZ_g}kJc67$+r&UWAEO_u(qixoMf|}kXTZF-pyU{G?
z?XA0|J0sN?nrD2wc2?op_Zx{DW3^d6WU|aT=E5;U@5<BE>kS`D8hYB@)<x_s|Ni&H
zr~duyAG&w_*|@&pry>LMq1lSD+b#8fKNS?c>d$oGgXq=S=Fiis1>CfB*zW(z4ZF4|
z(bRM|Lxb<G={)<c{rV@g`G@Jmuyrw!^CnN;EOf3u*d=*NqQv`Nd3(G1tE)n#tqT7d
zK76B;A;`gUspCZwgMGQhQ6E3QdqNLo-j(mZ`|#dlnTBum%eQaSy!Ns;>7dD3)waZz
zs=H;^wlcHx$#}R-H{ASoFJsz2VZo!xHA&Cz*ZuqX+?gRpy8T~ui<~3_<AxO*Hx>rk
zSmov9=r9JnxMElO>Pp($uTB>06J$@F`F`#C_4C)G_B*+(7o2$B<m}eH57~SI126vE
z5TAR8=fTyC-}-ubcK1xqzC8GUSAwe!KYKw2`}Doc52}`4d491^UU%)+i41ST8V(!u
zxC`0L-Jq(je*f;BJ2l*Iy4j@}@>mL*uT`-&OlPcNc(C|gQS(;gS+i$%C&d4M?7Z~K
zFHk}$*cqcO`zc6n<yJpV<$?nJH4CD$c^S@qt+3Hnn(6K6c+hR_*QE?vx4w8D{4Q|&
zx+24wIhMuCul;(zp={C?Gm!&F8K$`!O&8;{_Lw!pa@qR7OTDM7y}z;XvF8nO=ifpH
zBtNb)zcg3yVj`bq+U~pOtRZbWZUf^_o5~p_7@YP`J6w0T;#TUc@`JmU3wG)lY>LS_
zx9;@Wx|W&ZTdsU$Xz2N5diu3m+S*pn^$ZpoYc!d@U)$ARryP;aqFiV4tG{&iwRrvy
zKLn=p8D4%_#ZrDF{a4ufJ9DQ06=XhcSZJ}^qe>+0*_}Ig;*E<XbAqIfA4r&fdTUQd
z(VV=7@(1S2GXJUFncQimxB29mQ0=faHv}Kb^mTps)7LV+OZQ;dx|pARx8KI`B^1qR
z+hL)u{ydGLeoOY6RjaBlzb(^eHc<6@9RIj%_x&$FYwA0L|KFXp<iM*rOBv#L3jORE
zrW=0#yDak;!<#En;n{2DuScE#P_=imm~NDb!N1_%xesdI7iHABYKp#;&ahsVDaZ5r
zY?@JnH{%?(-w)i48?JZ0ShQ%-qTt=09}Y7V$TRG==}v8JZOvD&@JihMxX(JP^TjlQ
z<$`N&sY!($e44-YT72f(`PZY)Uyh1jx7E(%TySsaqeqYWwk3<H7HHXeIXWH;-=NPo
zo#nxazI9il=CjPU+3xZsdufQv!G1BXl~OmB@7Y!K@zK$RpDu0lUMO;9rAfrWk8kWW
zY!^@IDk<$%Ub{6gI{LRk19$E$^W8D)jHd?8PBM-2KXiuO+T`e)=lbBKST54`3=G2j
znU)4cM_;X<u`;-ORa21Tj+s2GR-To%-uhMcZI7tw>l;sm9e?PY+1ECC;-~#qD^E{j
z?Kr!rKrdxktys^@1F;EFG7FZlCidN33>x9(e=wavW_6(Z%N?A;YDZo_tGdB+xWi;_
zl+N2vzyB_cwWw>Cl9I}EklB2jL8D~%-9E-`&z?P#PFVV<U;O>QSzO*s3Ue1sF=CA2
z&3;<AV^YG^b33>Wyr22=Y+GAfZq)0qQLp!Bt*u|Z)h_eprKKM`Ox)LQ*|Npo+4=DO
zMES3&hYh-fEau8H#4u!E{Zag8!xQt19WTrn(r=o~Y)d@j^`%DX>BkB=_5hiOsmhFV
z_*XCZTErl|^;-0nYx-Gh_eQ<$-g3=3+4g#dPSlo+1(~z{H~i(>aeYcq;QN$UYn#?@
zT`xPU-9jcmak|y&u9=Jfekhf1*!G@r<=3xYf6B%#nG(f$Kri*4<mYE+H+vV}SlHIq
zrg`9hSnbvh=Z~N55B##dbS;b_T~tJ*M(FX!s!7{Q7cwxoTzMU~f)kX*I`Wd083d$%
z>v3@Zc+Svardw6dWFPSSTvgudBZ1YI<5GWR?K5DqU_bE8;P=k7;&(gtZjEvOam|iB
zA@#-SA2)P`Hy?i|yM58G^^#Mw(|UFOuh0%k&TpUkYfo^z-gIq&a|#EqeoSZVP%~Yx
zeAwX8)?M~7*)x7V)RUS$^XIdEyI&_>&U12~C3y64|A(ym3zjWQyZ-I%ZGZLx^9H}A
z$M_VRXZn|A#q6#6`tI%R?eiHQ_%ZYrO8lSDD{b!A<GerD^>ajS^Vf>wA^yINSD#J^
zir#u{GJ_4vgD$@^XNEq$y1z0ES=rg!GuOr|EIJMvl<Iy~=2lqvapSVgf3gQ6+JmQw
zi;0D)7I-x?>|sineeIVgLw%6fTF(bR-d60rXFRiVpY!LtcNdy@T1*L&TYr7`#F^6%
z*vW=jv@u$k|6pZcT>EwR1}2q$&81~W6IRXLRP(ba++afa4ByXu41QmukNm%3SLgC%
z$784LyW(M4E4RJlWSe5`tNFF{+OOb<_lws)FII9A7mVgo*nZaV@cZxa{T$^?hMVu6
zo9I6!D8JHXp2x1DC0oBS{g~?f`O>;N`8RC0mW4Aj7<}I5;t!cXe<R<qVV<Nt+Yb+)
znU4-_N@Zj?5wr8%{@I^5)t@|IpK$kgXOh62`zg!zhQB_yYk{ijwSxGs^{<LH>oHy2
zz2Usm#aZ1a=k!mLnsKJ*&qnTpGDXw7G9P6zY<D;Pe?#K!=bu@^h7-;|*Pd;XdFe*%
z?y|Wj&!h`qe7G$0*1xqE#RPfVxBj?UcF@vzce3Smj;lLk)^(pgeR}sIvs~te*{fHr
z`giT*>-Y~pYo;G5a`H3Fxp9Hx!M09e^=ZHU{`2nCm_F0pp!mdfLqS!>6Kn+z?9XM`
zADk6<eBUndP)pEZ1HI&DF-lSg&nTK3vK+S;<LhQ_+<X3D#k-<|-`?IfZoconU6FBu
zhQ`uw3_C8p{%UvV%+d|>QZ7pIJkUzp=as!z%Aqmn)lZ2p(q>AF9zA+=n7Pq`ui<sV
z(zS(E3v1aFLS8MYkmPxg#$cYgc0QxQTJ2BwrcasDllHo~`R?n?s}mHRxs=`pXU}DN
zFlB{0yMn4}>Q~T2Fz@%8{^OrJuKhA)=w|#Qa`C-L@j<PadaVYbwO{u#v++cj)c*SN
zOXGL%ja{X$-!T=;i<K7qd+PDWoUSeBCrz5Pn7Oeb_|@DEl5HDzZ`knRaK>-XhP!3#
zGj}eY61;rj-?J~>82)!%oKuq_%#g@8^Rn2>moNX{*jxQQHY48UL)F@?=64?ST&v<)
z^QGXo!Xoyht<JvLf1^tR=5rl*8@K*DbN}(rF*?UyFU<L`p|~hdl;L93{4R-_e_mc*
zw+zbP-TCikuMEoY92X;(oqXLaxhiP?zxT`Cdsx1`>yro!{F@RR_f3G|KmW!5v2%Ud
z_I{mPeWug7_H`Dc!s1QK7Maz*kx44^3cYuWwY2iM-0Z-OWx5P0Uu+-D+;#W<RmKw>
zg?Ifg+A=9{hK7YbWB(BJL0f6(&YkH-pSd@zSAA5GY;`W~<L|%bziRfKd$X_On%VTz
zrW^O{*`r;?S9+^URC`}j=y4Mz^*IGj^Or4Kwx6+p>qg60nTVZ5Pt7;@|Gc}<bF$h}
zQ2)r#;)+q?vvpN`Wh>`NF<fMj>khszxct<I3Y+zUf!nVA3Q7B?y5@_|!cXVhlVuv7
zZ@G5**O!-{yJs4wyX~$OVrXN@&)c5LAi<H~5EvMkrXY|p{nXK8{0w!ArreThu4H7G
zG<ov<yu3WS%}@WkOgVSvZ}ZVycjg%_-}W!y4BI;)c+0iv8cQF|)X$ecI7?jr@U5wr
zu1#CAWQq4O-`Uq@u6QmGQEIm6+MPQ!h7IY;JKZ$DiZ*CJKRes}`1|kwnXd7v?v53n
zD8=LO_QuA?&!b+?*IugRsVpwK{<<}LL-4~5_AJ2-t~vr7cP=^ZPc-%|mQ50N={4Vd
z=%d1-zIo5fqIIqxFEF2Q_uBgjE3c=WnXxfC`>**H{zr05*|$HRPVCDMFWB2SGdVQo
zO_Ig?1KAIgp4Dfp_4j`Ade!X0sFPRjUaGb0{^q#7gO#aqCPSV4-x5eoyxg!x_qX*V
z0Sn2sObQGW0t5dpztws3zv5&$#vcbX+^uyIcEtU8w<Ot5^4Gmza~UQ?2FC8PG=Ck$
z=Eqa0D=2w6L05_O)TuvH=6~f+n<e*XS95m%dAYei6H8-)oW8nEojP^>&b#mG5B_5-
zNq={^j#1%_>)N$BtQ(G*oLwHiE=KZdlDE>OGkdPB>zx_Qb6Dc=neYSu_FYW4Z1TV2
z5U0A&&j-!?NoD^x?Edwjng7+@yzg%dI2u|uPga&nO-<#ktgPHVb6KV|gW{sUo7g=1
zc^U*RewXWCe!4quyI9QAXto7D*>hPElmzFVJ9GTtuEJ6YtNm{ay=rU!27Z2i-u`)?
z^*avp<BKPYFr>TOWM`=1d|<Qm$}Wj7Tf;y6F8(9e+0oV2b&kbA-obD7vxN-vKz*B~
z8#ZjPn)Z3q;;nWZ2c$RTP209r`hco!ZE0S?zg7mWt=HUzF3vnNhd<l<z63+&+&8~G
z7*gZbmv<e1T&d`Gxpc|af3j<y_so6HaHiwCOqJm6D;a0@>}}3|lXvg?)hPX*vr{Id
z7wd%h3NbV!O7PEEmbtzAty_yA1Lw8eUALBHR`N6-etgJAU-m$;s;a8Gh=|A^b+_d2
zD%*CSnqj%-?JIE4$;m})^ZyN^rMvgv=3HRUY|nOK-Lb@HU9ZCTpFL%D>y7jNv_rld
z_O}a&vGsj6U#inMbuDv3+Ntxu?9)Ce9<jAci}`xj^Z1>6LN=T;{_Jp6WL7X>`nbCD
zV)xNcaTl28pD(ZH`Q0sHy#MXzpQo&>(l0IX%zA!q?&d_@sQb^=?2YH&yL0EynI)c+
z{rKOldwG@5{?7;B`Stfox3AUK(%M(D`z~XIWF$*f2E&rw!CpTZ_lW;tV$g}(v!gya
zIeA*<teXtSm<tZ?(v;8&Pwsv^YxeB<5&LR>N={by=UZJ7ETil1>A5rY+#JjM>QxUC
z7Q75y`!$+Dj<Fzhb}-w_Wk1c=er<X1SU^1LHBZD>R=(|-c?<;`gI+aP^xhYp5;Xsy
zSLHW#h6_>ZJ7d-bHaaLsU*o+c6LCKKcuaflm(*wK-d<is++19bz9o8P*J`g}3Mz|Z
zH&C5-ernu_%-t#OyPvn+mXT&n2>WumFlD>;>bZvw9l9Fzx`-jSds+OJgo90q3ojkN
zdi827!|eCx4SFKP?eBMYbj|oF60!2=Eh#w;mbgn%^A}9{r59KHVp-1R&4PhD-g`o$
zY}uMK{d?AYXRs3QF?L94*cq#J7t}dT&^<MKKWJXgpi-x~pZQ@(#LJT0@>{nbXJ>!j
zJpZiD`Z_j-w&~Z`+?zA~FAH;c>kb3k3o}X>*X&ZU*iiI#)viBp&L6PYw77dlp<07|
zi@m+0%f?e}cam9{rB(B`SMxWNW!{|ebIM%naxta=&iQk0y!T{Kacp|I+K#7=@kaFX
zM4dIWkBKu{2+P{5EwB6Y@whqj4*kC1w<l)1ggp9KVb$|Xttn^~s7ZYN>a}ZW3;(|Q
zl%uqZv+$QCXmz{98tLcmw@u8MXRMjR6<V|NI5!)w9besB-Faa_K}9n%XXT~Y@m`yD
zzAw*i89P&ByFk_MyyX>p?@1><jox~@_G?{L)vu$*X=gGzj^Efj@mdwb8)k*Hs;XaY
ze0sdu=59SVpGI#LU32xK8N;MYSFV(pHte?Eb#38~%F@Kd#64YIfA2m1_`<bYj5jAE
zqk{e0?rb;4igjDIeA%*Y#n#KMIiGJD6<;x}0+)g<1xG3vTZ$P|^3GX*yCNtnV!_rR
z_;j^7(+v)7(^dCs9_@ITVN`#%<t4+fHe(gWrSp5GzCN0G(CIKwv0}m>8AYRhgNvyg
zYz_<!Gw!DZv@;4!$n{EA%n1z*o%-y_6Q8zPtv4?pAMe+X-I^78<SBbghg<pS?!EDW
zUZ$E$YrH^1XU|pD)#X_d^capu$)BmY{psmx;jOJJ`N9q^k7RJuUh4Or?_j@J@N&Og
zwM8?_a?jZ4$|Yy5Z8tGB-OKemikFcgTy<AQZFz7&z=n&DKk9^g-DP^<ptMWG!Iypd
zoCRC$G_QTW5EXy)jCbOH#tYM@O)LA?BWauy-ox#lEYnvn_bC0QDC2|;hMy;IxPLH7
z{LYQ+dwVLC8RuO7W+8Yq`}^@`S6A1~3<=lPMBbh}Y0|mosr=W@9g(#z`(xX<Uw>D#
zzHHxZ*43>7ptRi4*&tZK)F9fCz_pco@m#_8>+cyY+O+FHN-|T!)Wp~$KLYnV*4Ewp
zbU&f+bGcKTyM^>*wXIPV-m+}jO?*Gp^rOW@J2z}N`ZE8~KfUR%yITA_I8N|Q$Wx8@
zpH%1RdGeEk!UwK5-R!d4^6u`EVVJ91v|IFmzw9la!v@=gFRt6NWy|`iLuV7y>X;9d
zXT*Q_k+JscLa&v+8>PInYZcbaVz_B`_N+_E+T)KS(=K0=j1CG8PA<A!abkkvMlBOr
z!=)j@4e491=^r@N`sz#K2cs=slH$7SuUB(7sBYl@6vkjter-*p?A0|LM`Ty7TxoU7
zPfA*Px7F5I50@{=?YVmv+AaCM*>antgH86=mcKu=mVV0sE%6P{opp>Q*z@MH&7Xh&
zy}qc{@9f=`D_7R{=B!GrEIKp8aQl{f?zW%_-tO-1^TxiPV;P!r*X^vhyQ{R`;rIL1
z+kahoSaG{5F!rtc%9ShUuI1boo}B#n-<I9r$&5v}r6T`*{64#Qb9~aFqYQfYP3r!<
z=X-mE>pQb{c>Si*M=Lyi({7#Ka4D&@=SR81F8+i21v@@U2-n?tXxdY^wR)emp6~}o
z2FZ%mwTISyi)kq=h$~PzVi%)#-FjK(|07C^gav%o>bWfPU|1rprJ-?S!Pb2;*YuZ^
znR|A;a4E54xO8RqC1cH{f1<MG--IXjGi}fmdpu>z6dB$Jq73$%GVd`bY&!n9(oig!
zu_5Rb%Ld)BzolCfPHmFT%FaH1$S&3YOj$$5+U^H)f<KiqOxIYNBqkE%^|tY=%!{ux
zcHVu>!_c8|W!-YOE$1_%mrk*=R}=1LJZvy+*0M}-jU9pxyBRn@Bcm6;nmxA{Jp3T4
z+Z;5FxNY_SkcfyKVcE5YYrZcxnVtRLKl^WMP*!2j^DDAHW%~Lx^z_c@>FD&NAJEP5
z(!BXj7gPvbJZ<p8u|c2h!hZir|HC4_+R5a~nd{9BW=_80vg+cSDAS~`ukJD!q#SLN
zjep+1@50fO*$j3DM>e!yeU>(Vj^v%656%Ca-(~UAvE{_KBm+N}51T)OMjT&%+O++^
zzP!hAYQ<?CJ2^Inr=~tVHfN5^?xUv?o?SR-tC-{ylu#P%wQ?#$&ShW2&9M*P{=J#j
z{#f=O6aVyUR{8=Qd)R+JIBs^>;9QW`QJo(bqkTauq^_;wu@1CfK3zZl-KD7ioaYYq
zFK^?KEOOLomj69@(xges47abk)TPxa9(ih=)3^1v!j-8_=EvWbRry5jsVMxvjeT$2
zdrgPmNsWbCb^r1{d`<S&{K_X7%X}d7?KP+M*KfbxE~&kA8^ez~>w0JE`+k5l7LU}a
zEG|0R&9I80fph<Do4lA^mv@#{-rQce>ZhrLXv&4%bF%X8&6!=x-ode<Y>L1~--kWk
z59V+EQw^GP72cqB#gwNfyZFguf#>-dKKK7tSbP>_+HfgBaN=dAt;%XXGX%7DsJr-h
zGAyYs)>?FX?dO-}jJK7pow*bE@$H6+z4taV?qU2rd+SyPzux4HkMEt(JbP7PZRzs+
z{h%quU3qtRsWaYrQ*f#|`B=}-n_Dt3OIceV`==+s@rUo**N}f}r`(cy^l5!gU+Hd9
z7ndzpo)zqGYipao)iz_+ve?=QQ(IeGr*51dnIYGoZYlWp+`^eNehRMry0UXl@Dip*
zhbx&28E&vWp7B#{?bf?|lHiV%Vp4Nu;)i(l87muKmMy>XH2o|~fqFyZTE6ARiE**-
zHoEGvyG;qV=YKAHZtdJX=SAL#mu@X}dHr9Y=d0|T(`-G_e7d(Ys_(mUsGoT=V`p23
zUs;y0lAH>|rM*`zW&HhK=<Kpz?%*Dh>9*xsxY6hRiShd%6i+{0x+zHO$t$jp_Mqh-
zyGwh{oH^qsntd&bAJpme-tem9Mr1@tNXg{bUkZZr9zA-L%;-~^@vl}QwkECk&4Wpk
zgmzoG$1bb?|L=6d<f^`z-#N=bqfQDr^YUFv>i?vP&pQ72C-WNnWp9=oT6KK#)B~EX
zM+|zlWnNNpb2)Eik}5PY_LLFS`$~tmf1A&7&0Xb!Z0YfS`z@uv&9+x7%$Q>&#<1Y#
zY=4>U=95{CZAFf4NH*)0x6jDuZ|Q52yk?opq@eb(-rC~tMM2Tk_c@Z~3R5NA=C7OQ
z-14jJE6Xk^V{1J=6CUMD3?BVef9!ugnXDIEW1e+oMaT);|FtLh7grZo9lkT^LS#vO
zyM;_SmqP24uT}Z%A1oR~W<PuN<jIrCTwGlLF5mq3J-pH3z)Q=$YZr^y`)#?#e(+Se
z)yZWuJ2TpXviPh+-ia-oI&IoFL*LK&8`evHofeeky25VGwtZ|&jhh$Gjo0y=Z?{+O
z+UtF5|6FTqZfk4PzVPpFCA;x|<$0gE-2($J`Y`x?mSA~swDR+_UY`e3lmx%FyQJwc
zC;Yy5=FIl&wQuiThSrF3n>n9FCoEm|wz=W|y=!NCuaq!Z?K7O0WXAgKo<x~o9Cvbv
zvZ?6?^92XhZtB|IE}wN^L#<W9n-Yust=atlt$Hkvc<l{t&YU$_*rI<$kCds_)S2gt
zGRpqQRZH)`|9%H^%S`{mjG|TRtM=S}`>rffWsZuv`uyit++21)w*9xjv01OBmW@Bb
zzKU;~n(GDS4FwMm9qjGxZD)O5ta9igXz5L~NYPuqE!UhGp4`~FGiIH>^~HFh279I-
zOAl+Nu3Wit`q_E5yRVCAT#uR`77`LNtwX_4LBQhFLd{2WO^zNt`k2v%{lL4lJY~VZ
zmmYugn0HBoC7!?DaktDyhK97m28VtboH^sC-Ik}ah<#UZgH{C3-FLrt2|AoM`zD=p
z>;E;`SEmh(^&>Yu`L#BBd)fgzgNhCJ-`6{4*LDS+T4&~cM=)^jUFW=6X;-WrrUWg!
z_N$-a-KI=Co(6UY$1RUrz#AKH-MUq?bV~3odvLnE$ekK;EhOjM`ML>`=8QWwnA!h+
zcIMNo-;50>e3Fh=PkPI{KH_s_Y+RZ0n!9)UcrM!r9Q>u+)+m4GLVfJgHK$K`fwt+g
zF!0>s+_L*cwfKumiKbUMe@nN|eBG29@J6R#_uXWMH3`o$Hd$W@3k|is{w*Od@9FA$
zvteri^5l$fU#;!E!r08lyKCZ1cgtS+X2YtMtE<EF3wPg*KTvnEC=9f>@#)j2_qSWd
zvHz~x$IP&%VE5hnv}b<$Wo!(WP2yv>W?fx&?KpVbZ^45D-HTp|GpxC!ZX$Oe-^$|c
z>}~97zO$xmD}H{CJK5wP3q#-ctVMr+ehm>~=yWJ9{@lo5_oZs@=BYv7k9=MhYY@IO
z_Tn`LW9y|qZoC(`xb;lVbgP%U4;?!6m6i43{pVcEwnp+j@M#a0V=cJ+=H}+vO7k+l
zmz4(wUYyP?rn4jO+#Ji?`kzNcjN>!Q=XA{LTq3{zdbOhQf7x#@PwrzcSb6+$<#OR*
z5yz<4bqsRM1)YaAzq4?+w=bEp>S9zr!-a3o3!<}YE!SL+-5vn0l>f>#Oul6jyEo<J
zq?`7CJ{%5YD7qadzWmYixkkCSwj6Wq7K^=f;lc;KhMd{K#~3TBUS3-Iyfp23=$09k
zyYCh%WrgSLGrn~BvOH*HESKR8*Xy(2s`kFGwwX6Q$#9zN+OGi&{s(_Oc4JZiwMGSg
z&z$1$YK`0Ck30<S0*k-A-m^wjSv$*4saflW3qwQjujdS^s^MELzv(tKTS@hEHh=$j
zd&%4d7q+irTgLwD@UPpFJe#LE%-{ZQlJCB}9qWG;|6cw0u*q4Y>8A~i%@}vE9Wa$;
z@pMXhwmngINlvy@!)mL$ANM6&Y!keAd!xkS<q6Ncls0iUOt}Bvp7E`G_jZP!(iiUp
z7_4R;muHC4yROP$w$<+1{`&un4AWe%8a5O>dsejbmaf3s_3PzltoS&2(xiJ`Wpn0v
z1SPoYwa$F6r=?Zpoo%bu_c-H*xOKg==GDiGN<kTL>ovcXtE^K0{rRap<EG}JkLNv@
zLcj|-oShH<-oRgHAb5A-lwEO}S8q4T>*{4>Wks#t+ILdF#`@^dqdPa)ZP@bE-^;5?
z=}z6AxcB)peoEe8w>R4nv+nWKAfZ1UP1kPmE)Y6*uwT@<jYqR*L-cN@#|h6aMJ!Lb
z6eTa`(|;|p>|hV`w%prg8=XIX7Hw^9UA<UB|5@7ESzB#2HDAUs_*p+Zw_@$uzs9b=
zUv3oUIlSSn<MA_P2WNGhone@4&anLX^6r`Qb@cT973v(z^3JXmYv^Y<va}wOm;ds9
z`?+m%rVrx<4u!L<RljcUS<~}SdzHCxM(5?yGZiL}57&k-Q|^fpN=bUZNX>{T@#?jl
zJg?ikyOlOCdiJ!Z>y>g;t?bN~t37`>%?n)}maDW#Z@syYzf0oP(wC+k8jGwHmSx)U
zXt&0!KXOKY>h$UPZw_hhiHwW;mnq(NKUIa{Qsr`nA0F9zL$Yf#bgZvM-RF8xw%bhU
zSN%pA?Z6p7Z5Uo}y~e%e8uOyJ>p>Gj#l@fZC&;UCF%<j>xH#>a)%o||*E1BX@hxU<
zm|tl#k9F?s%zh)L1COI#^Y4wz_sKTSSi9Nha*fnC)6i-63y;hC9liL!{L-hVdTYN5
zrR`(?rk!@r)6>&(-+~1R&Rag;jn7=WdCN6_<`oPDJ%=+(Jv}|A`_DF8YdC4&<x7|3
zTDDfLTsyID|Noz@+~R!OGP^sj-Qw6+zm847x8av2L-cLA6z%!>yA=|{#qG<DKphU=
z!xrKP`1zK{#D;`~%sFAn*pN9ZJMsU*Z|NJQ7Oz<GLXg34x6QBF%YIJ!{(p1%^N)ey
z-~S!IpPsf!y=6jc%Z8I`o3dCLw`ynv-8s7G#oN-~k-4icEDBr8beVDMt?a9(-fne@
z&fa*dYr)#zO<kb@9SSFwy-DO&<W&4^Wc>X5@fHUUCeIluhkjJq$yLtysrP(NXQJBY
z+WPZ9&&(3tvgifB{hxwm#~)Y5U9!%qh_qv1V5n(NNm(10xz=(EkDvbfGuG^FyxwQ@
zKi^k>Idd`J_DS=s1M=$2o*ZkMSZl2jaQuBmRyJ3~U*3Bf5&n^-rO8{xoK8hmuU}HI
z_v4rIr>E=Zn+R|OpIybgsp#pctCQwsUlnZin`!uLpTM{H#Gak%Eq~iZ7*BL|1}q3W
zvR$q}ec|!PKMyvsa?hHw&HTvYk0l=~Y|eZBYL?Oq`+V=rOk?R;tI9WZOf1>IWUXBP
z^Uj-_)6GRJWUf2&+m>Vn241XJ>CJgEVgHW1@3#78u1*s>?>_00^o_aNnLW4P+C9w7
zP@g&R+O2XMx%1(2{m;({?=%4Q2s<J-r~M7Nls;*fX@N)Q682e_uKoJ@`oF@<b8cnl
z-(OjI*>&ySmT-$t6*kOiXJ>u&?mzx{BGbWxE~arh+5MMa%KU!N%>OPg&;I+}^81d-
zXPSH8*zMi4sp#sPo15KDx5s+UGEVoqvL<qKolfRnruFlEe=Xi`n74hmQ{ydlcWeKk
zPl31jR8&;9+`ir+X`HsE*g_^;tKfU2v)q>oo9$bl&dAE@Hz~P(GNJ$Y<qJ9+(^k)9
ztmu}S&nTR{_HXy`$CZB<w##L0xEB_D<&0U?t=C`cRv+NmZZ<!VnSr6<n`ZLSS?O!P
zNP8Mxy5Qx0^!3Y+Q!l<ez5n0L!|Uyiy$Cyb=aKQbe=kq(-}f}Yx6fHi)HcX>N8a=D
znYU&$%q?1Cl9+MT{rlAkdl$3K-&THO!m+%bY|+TbNbR*-w`&(9XIuQ#FfuCgTETwt
z+M>maH(&YD(`U@iD;4s7b9G9}6Ort<m#)c1&R%VF?9Pm-Q$<(JI(K!_zx!RH+F`9L
z{!g&h%x;Lt*8g5%v$nMTX?x!G-+R;M2`@b0dbsoT_4Vh!SJ>oxRo#DCqBq;F_SdxJ
zxj%k9?ms?t>eRXUYxhQ7+L~2U_1KQJ>qA>}is$7&b^lHJkAL2|#9X!Z&dT8BqP=%R
z<AQrCmoPP6Hl4IcI<tB{lWX2=tytdwXKE+?Q_Ac({x~z|??K^>cixuOU*&qsb~(Va
zSW8=b{)Y;i`5slL9~RVH+gbd4>hV?58xjsOJwMhf&HnT6ztt*#w=aq7mCf$iS^VtG
z%-gdq<{i5gncnkr&4L9F-1?7SKC*1qxwmEJJ4%A9Q+j^p_a6_wb7G$g>$DHvAqj8K
z#7(O5es$x>)kpiLnk4@E@=`aB{o32I|1Yoa|M&Iiq;)w7<^22a|6h6h@z3c?)Kzp#
zci-*xtBu`|&{+KU*Vn_UzLQG!O7R)`ABpkYf8nEk#{b+~TQZ+IzO!Bdny6T!7E$5J
zTi@`j`S|0Tpj8kVhZFa%YfG23HO{`K^E`9;+;7`GC#zlkec|)$`+wASu3Ghq%d>9#
z?Z4NPOCOZ&E>1f?&-UQ^@AZq?(z(4ZEw!8fKB@os=VgY^O0(bo&f8vHot%5^&plq#
zV{^hk@3Zx~<HN+j(BPJ`CgS&ldk>p~dP`QP?2CWe|Ig%o_22pl+ln5Gc^=;rm-6S^
zF10)H!I87V1Aj}NeIM}t@iYd*uiXany3f}*9_~FeyC`CI@wEdRU!K0c*7~01!B0=8
z$Nww+@!{d_wOh|?e3<z)B~0_Brl;{Vz1UmNzKT1)z3gwVD`%E-!+erocEWaTBcr00
zC03{B>BjEbQgdd8p}2^+xV_fP<yjS~6DOaH+JC?P_Nl4b(_2^k|5~^I|8ni{b$|Ty
zMeBpu6ej7d`I*Igb<!;91{uvr)7F_acJpoI{1-CiXWiuT@m>@5;N6oH&*dJkRzBXp
zSkywM&l?oXuUU>=jq6?WGsw}=ap&>Jk?S2gHpX9a^z`J4StF~a`OYGDs^=~n57VGI
zTxY^Eb@vA)%>6Ohv1JLjO6-I0zqgjZzo*rIe6#PRFwdi0I_ob7Hr{{D!+P(A6!(fO
z$>e3{=U8rDxcklQ>;+r5nNC-*%48DAe*5_NjdCSld-cp!x8LenPIOzd_1fc)f3`2-
zSLw}oAkfZK>b`DL$cv8^cEJz68sC=)*3-NdHG83h;n&S7b3YVS^%m~FE1li6Klxfw
zfz{l%%YOXaxa01->9%tI;-3Cy8*Zz<l;50wUd}lASdZDvNpDN6=70QIQ@*;cLLhtX
z-_yUozLsCldE&F`RBeHTFX0cq9$k50|LOg5>*vo}^zFIk2AQzr(nOg_dYiAssd>uv
zt4CkbW4+h@P5VQ&*kXr_8{UmKmCsged)t2eaix1>z5Ve^I~#Ka<@%q`kiVcRy8G_C
z%h6^=3=9nhscX;fcs6VPo7?;D<)`LNHra7Y^y9~SiOzcGPeg6rxbgBgKItoWEzT59
z@7Q{2daYURs=X7hMErm7I4)^Z+2@UA@1^aYa7lhHm)*sdJZHLB)@BBmNnvXuKK`3w
znEXpzR5bQkfkj=y+P5ozZT>j>ti<Jnzs%Wht+L;;tKX{gl@Dtab=~)&YH#<xU$0g#
zTeBcQEz?o?t?c{v9~KxKdy|>N!`H6-o#ocw-S^+y?_XH!x7>K`!ng9ZUjkc~#Pdj-
zz2Wqnyk_g-9>bSehqf+L>sfwJ=ptYHVy%e(|FeIsn6Tw&)bDSnrfT2ceob!kI?u?+
z$WRv-mkqz~r}b2-+u8lw3tFLZyXCUo_G{O6JKmAFe4})Mey<^Koc`-uTeEl1K3KYm
zO+hiSC(~1LUf-m1Ykp>RZsluF{?sFBeCx|uHJ79-pXLYeG)(&hsvl$H1$wjIy)Rv|
zBshCt)FPKlTV@)k*Ddd=pS$Fmbn?5Imc?nwTSaD_eOor&=G%?r$J$z2annjJ8uGo>
zcsa?L->Kwa<+?uEh8m;VUtf50O=k!{E!#c+Q-#f4mAh9DytCMU|9{)@$C6LWc1PQs
zUcPdf|NMPtAAhvbeEH6e@1@GiM+sk^mhHZ7_vgc5<-Kw5Ydn)@6?lE0wO%+dq37oZ
zmfIP;v86qcmB$li72G>0wuPI4LEv9p-OcNfyKK{sOjx_=TcGmSsfX9yF;BX1<y`!l
z+z-VY4ZXr2q|IrYHp#ALj_ohDxZw30N^Gy0#F!VKkqGyTyjLQ5HsFDp;{255%j!RV
z{V%)yY*;|?#cx+<tq+?zb?Vm@OWdP(&rkj`fBAtdb;Ze3r*7S3dTc||(XMt?+dGqr
zH*easN%gPZ4&|&3^P49f+gfJd8@V~{Y-7MTeb%(Nm7M01a+9V`{kn`v`_~+ih;0ic
zv-C>lE<7OhxmR>5@3bt>%_?&x)gHQM|J!5cEmb?|x;y96?jFN(%>es_TWcSbSherC
zn|G-H+i9;~M<hNUW@KjL;Y|Bcc%t_E-SU7-s>f!$%$mzo{##_n<7X`;udZY+T(alb
zx9!&-JwN`@+w*@$O8l%P+im6igRk-OwXv(z-Vu|%dS&g-3lhemjghKrQztLcEG#U%
zn|^MN<$BTIj0_A1Jk|booA#f)AuSpqt8y&LSU>&9gZ)oy-dC^u+84XAY^V07ss%lN
z<7FQ&bA5g3VO7g9iR>@l%GTj-)>0OKyieYV5sWu_`$Bf7G8^w%&9lFK!ty-%ltrbo
z)tBkVOHca1%+S;+sc<$Vc>BY1>ho(pO$VLvv*lXcLI*GLHA^G9RR3OmS#oZsU2WCj
zm47@lo}HOl|DnRBTlMZ5hqaUC95c2>G(L@yE8cxK)iL9}^~two&ow_3*Iau1agOdw
zD^FpOJzLGzF8SVT=)e2!yX|jI?ke-CxUHPIbjf$sz0b;aZ;syWy#4musb4-g^V@z|
zbpCm<_beUFS1hx1rhi#y_-y^lmoM{WSNr(}`_434dg<{;oAqt!ns5BQyrN1L)owA}
ze*5iw<MeaBtgNgrC!NcGFrjYJzpqaw`^Vk5wbl1dUisAHk0sY1czxdg$|>{ID_5q>
z{Cp$1|L@vGiyrZLZr8MU@2WaU%tEH`dD^)-KQ-4EGB7Y?`1}&j{=cpK$^+43%craI
zPP$ruI<z+PTx9dI<=<sKtck1JS@v?q6n}Fu?^%<ouRWOl=TZpktMjs!!IhrJHm&DB
z@4>%DJjOaX>HUg>%TMO3d6*shCA+>Pa^tVri;ov4+}Lo0%l)a2@@M0#G0Iym1-<?n
zJAY$Qt+OH*!<>>^)eM^=d)L@s@0w+Dd(pE)7iv5|KR-8DdgA2C#p||~%~^6;G-C0d
z_E`aISGnz5;@@kSADtavwEM2Bu4D!CzooxQjiaicc`d$^_ub9&yXUU=3)|(a&OZO#
zJKZF#asExi<)v~D7c5yi>0U=)-@od!bDyXyh3EdaR`cv#_f^s>Z+rDhCj0nGn|XCy
zI*!Ip?bq++zhZsm#hNu|kNV4_v;KddWx3h%>&w?aT@?TP%}uupyPR$jq9MR1;{8b~
znJ*%HwQ8!hOrNizq2cWJJD<<H6ejh&(09IF?d&D9ZRF0|PO4jR;Qbv9&*QUOAA}}c
zyHu2XCi>c~@@P$tzl)_J_)bb}t~fPCb1JXQ{iJKR=4L(kdO||@N@RoS!E>QpB9B*Z
zKek*&R9yUjK;!ovR+A=8`cwV=UG59h;#}`zkIHthR=NA}f-}GE+s{Ai79QYb?QLDJ
zIw?$3;M!J;npKteD^d<NvG%Wx-~UgBmFfP)No}uwY+bhG!2ab=xz0@a<)4%D=92UO
zwzM-dE?!F9I<@?2)#krD1Q{6^7H}F(tKFM;{bu_7r(Z<<&BMNXcuhJZU$kxg|DBR{
zKQ{g;`hBQjYj$?}spY!=cYQ0adUxXB+`V?Uk8741^T`%l-kVjh<Y01HzlHA2%(=l&
z4T60Zd|Rb5HS*^Dlp{;+RxP{A!_Y9f>7m=vYahW);px-AfBgM-<)lZwhK1K|S+Kq<
z&|R~WqtfA$-1ghDeMisEKKl4$iP5n+iEGbJxpGlra>VD)T7e0=Uu%-jRPDdNf88^^
zxGfu5xy3B@|9mz(?%FNAy8ZU+o|Rjjlz6=5+BCV3*0BmNZ_l#+(<t__!X{RR&pmzr
z{rNdPp4+aeX$drlTFLbN{rK^tbaZtalhfmg?s6~ReExaqZ(aSS!w*-O9eZLq_uL+K
zxeA5#rs?5V_8j~A<!8;zV>5WNbCb@#o_$^-IBV_Ma;v$~mo8n}#-7|J$iTp`A^pdN
z;JKgdbA9Lj>abS*J?H$6fAfAG4d)emn<toj=HBMEIj<-D-@oQd{H8AZr1z(<<=4-g
zxOLmraAt;vZEg%q3}Dc5V&22%bA=XXm^aN@uxoYanh9@iZ+f=4>&K+?)pc9eF0y?4
z&Z;^<efjx0>3^h@+x4ce-OREk{?h7A-?qQhzNW{2>@!2dw+;ptuwe`w8}A4<xBXhP
z^CnAH@iN)1yS*-%PujQj(ss8~+l`L8ZMz`x_*3*z>BTD9xos0ILpRl`&Rz6t>$h)F
zFH@%<{@#A&{PlL<w~-7PJd7L=124q&NIpKLd2;^=DeHSIS<CrCF26n_cUFJ()=ASm
zqNdE-`b{|U^rc4(`;0jpAUYb#vhG_tU;bnF|0Un*;I*Okl3#hQd@$gg<U1urbj8dU
z)3==WicWoNCYiftP2Z0_&sT-EF05r^5U^rVfEd8Qpzua!FCUzDz_TCbJqCsrStbFP
zGJ!IfoeT^PHxwBdVG@b$qZ)_^rQ@Qnz(IE3^>7>S?|Dn=+pA<8IBaH2o%*$A1v?`H
zL&FDma58Oaxc|Pt$U<i3LOJ#e*Vb(PxKNInfq`M4bOaMOEX-SE(;7hRw^I&3oM5P?
zQv3UFU1YZNC3BD<3o|%9UGOV?dn>fCuu$=3_5FRdS{fQ0Rl84~JlWOJ!BMsQ?8EQB
zr_P=&{iRG<S^4VT>hBA--<DW@Su?q3&DKrVPQCxWJ@WqVZ*PMO3kzp|WoKYu*unxf
zwZUxigb52~%$PBu@8I*#TfG>PdN@6I6lYAEaQS7<W;<EFuwXU@28Z9r<JW@R0>TP!
z1i+33u^ToxgFOjiGaTXr8wqA}Sc^D<tno8yZEd}^yF5SO)~n0Q{XMwK<=3uR<D;so
z>X>V+rsl@U$?2H8dFiIjn?plGMW<{_N>0AI)O$MH_uRX?LhJV1Yy9;HdVg<kcJ~@k
zps7nk60l-;VBo?(fBr1kHgn39D|t*4UcJf+4G(8usyqLD`I)*V$%cq*PEeLAxRk`H
z19lJt1H%YP^5H8$fzPnuucwbsh>wrYh1<P7Jv>#j&ps`%C^@CMoMmrpvd@Lvpn~s0
z5v1&R)!Ek<R#H;3qWz*)k745PJD^~bIVKbVqCuFXc;9!psJQrPiIuZ0PiRO8%ign(
z9wmi_hO+LxJMBZ&-i30Y0{p{VNaCq!7Znw4t>RdF?Dbb68<17^6LlI{K@1Q^O;!-c
zg2ah*50y1+3BGnKfFGRo{i48TJ6MOt#@=1?7UZUe!{Ac2p={NH1rBxl_n$Lce|<GG
zJ6}tN%a3(Mma9acYVm(HU|?WqNGoiu0_k9o3JVQgntOYjrln=1prGKYRjY#H;^x)Z
z#jj{@6DYRaW3~2k_^UY^g6&>k>TB9}E9`>(i@z2<{^=!uV`7E3dv4Ow@xM5I_c_ig
zdj<vuhinCKNq%eNs#RKV@9s9ga@fJzc+2VMuO{u-`|aa_FFKLgTMSS9{qlZKSgi2&
zYj*D>CNDSMUAOG)?RJ)(>I@7F3O}IblAn^G-~3%F?^bNzTYYKTg6~uBC6@2al}-L6
zA{{FFWgo~73Cdv08YXw#f1g{h+i+Xl*%`v2k+Jm`8M1r5PDQlwGB7Z_m4}oHb6ohu
z!n6GotM<OV|HhBIDn34M-Tm{=?gWR#9O3~LxLfM4K#e=IdVcDQN1J6{O`D@V|NhFa
zyN$kHT(x7t_svzsQ&z2Fe|2Wx&mzk`x2DZr^M6ezKZ?g2Ci`UWyx64ra?-2w7dW=@
zS})p~=$^LvJE-(vk@ijiM;yrQxC<_Dq=KVH;f+Lg?uz3e_Lf!J>;J4@8NL18j`H8%
z=Ein)pY9R)wZHN4qeWNt*Sj_UPD)A=5f{IHOqr=^`KC=lM~@!meRulYx$FP_^1jdZ
z-nh~3_F{LpxcB$=&aeIZ^?G_s6)2%|*n!Kl7Tx~ik1L+fJ-^BBf6Y_L+TY*Syt<@%
zHsW=EM^8yxRmP{P)gdu83+{d66jpoj>9qdz!v|Ax=iCWf6S2_#|IhPQzl_s;e3}+5
zPIfj~)v#)nmgHmI`}^&$?@v73wqv1ld*1uo+uuK!9$&XpWeGDg1A{}rPA6NCrxt9j
z`Es$VeAA|Da|#c#Dr>D;?Y(HN?o^e~(AJ8CNi}xydvgs94O`?nqz||AU!SDvy(RPV
zGOOFQ`@BL!e>$72I=m*-$IGkhSg-W-&nMOAf9dGyiBZceSaF<{fuZ5S!^xry3=D@Z
znO?tB^J`OTe4q96ImWA2ul8Q#Y&&n6hlhv4ABPA}A0M8t0)49&EmHb>r}+Hc{Ygi=
z9EH{W=19Ey2uh6=KT1G`Z76x*@NoSczvVqEdpN#EFl@=cdi84N%9Shk-MMq8+R0Xo
zfq{XAADqw*U3z!7`nZ~!+KKn;_g@iVkU1H(`pA(!GwbT-FBi&zs@x_>3n%g9`|W~)
zf<FHkE|>@kPUM?^{*$C61A{_O0E;XG!vfh~r)Ko|t(?8&+*wO~YdgEla2J=XN*9-!
z;@@ASix*sZ9&MTY|DXQs>bz<ZdHLukC04iU8JQT~I>p2^)!0Q#y((l0PD@McI{#c+
zb>;T0W}7UZM`dekYio0Nb#)b~+)SGjrII;)YngxXFJ=aY3|?@udwb&gv6wd#-t|pz
z^DZ)b9-}=|PF3|)VN>!C4XssK#W8mt*%}&}?<jwN&iddph0H%cK3Y|ob?KhJ*1&f<
zOaAwtOPl4ld_B={?fYYSkC~e7^7X+Nod31FziR!incptJ)zwwHPp4+-vSs(;0s|jv
zYHPoK^Zj@8)tq7{0m)=D&tI#T+>g#a-DJwaz|imvT#{t4Pm>hB?D(tOdDpg`&!bMV
z6zi-E4V}0$G*tMLxA%9OdGqXE&YLr*o^|uz_lp{t*|n^!cAeXHYL8cJ)v1Ta<K!7R
z4qg7v?#aAMzAnei<@D83kG+ql=|nm)6gBx-KArM{nVnC^w&KGB$+Z{u1b%j!uy2yw
zw35|^&%CnVUSDgV#=y{!ti-V7DdS$)S^!1{29Axa$1K=AxK;ly*!i5z`j16WQE2Fq
z@1H-#{mrfVwWGSYNNjtU{lW=X6oc%g=C3iX4quh*)2bvB+AA0Rw*N}wri`_Bq?U@`
zJA1ux(XoEk3uQ@*V}Gsxs3~=Eebn4XS|U%^<a~)(e}CzsQxa=$3a%BuuYcv;olj;m
znYT4HG$LX{LawYA-JOxgq2#&TBPyv!GIj0WWunJe7#J>SfU<Lgz-#@xi<J-c@A!N^
zyxnuM&zTPoyI$N1JvT+9vbZ>OYv$yxe;@g)AL!RlT)S?Xl9ErqYj;Xkn%I+bb5?Fj
zJ^gCSTOXg0?X27?!Y4e-?w3s7V`=HN>!sS!*pi8h*mwe5uCFr+4E*%&=HgHK`>!-s
zeh&HMn4sk}=X`pboXrpYenZ*2*Q##6aKE&w&ce)hd+dbO8pofh&7Uly`SsVllAA9J
zXYID|U0*Zfc9$|sflYGz@)z^8xkR7ex%8yi%FXL8yQjT`#L{}b_p5fUf4b!n$L+YR
ztXKbKCF^?R?c>bvRV;SvlUaG?O32jd)3fjItG%@$vH9QM_x0JJv(#2`vFzG@w`_LZ
zkHhlUwtYQgd_LpiBG;|`$9tuhSHIsIKIzLLZv7e0=hxr!y41ocTyj0O{3`dO;^N}1
zg^%5SACu0{xVkEI(v`qV_C1E_QQ6Jg)WjJW4txYRH(M^4A5*bd^1JWOG^5&Go%<g&
zSsiyxNz+m?4laB?KmU=M&xLc^>$hy%6}4@V6X*0eEzec=wylk0m{jm|YL~pZ-=vU@
zX}x=@znyS#UwwN1zmR;LiF>QHH<jnB#ufK|yHmHD>)E-fDyd;1N0u&GVzbI2pg3rD
ziDUZR!iQy&Ti^VOp0YTkyzjPRa#hyBN3{oKWg65h-&dcURd-d+(zmqxT=`6|zt=l-
zyGp)Z{J(FL`H98cyvaS<Mn<2)Ji9tOFMd96zaBIpW2t6m7q@cdN-2|!32MHxmIN+#
zdwI_K{S=k2FE6``$5kZ0-RRuLb8(WY_muhb^*v9WII-gH{*sqLE7R0G($doAe(saI
zwkC4(mV$>)cZ*KzZd<V;V+GS`n|&gC()kz|3Uc}a_!$@&9_(JDW$=0N<BPZdy1Hup
zxqW}j`+L=I?^(awa5R5U;O_N@MZ+}~rTZ&;vOha-zo+(*%gn`Gx$1G%JC>X{C?2=s
z_V;PJr{){GS1<PoJh%7zs-nNYZq=R)UVhDTTd}L_=IqH^%roaMD!qNfR+rD7&+yah
zZ5yknT+{sZgPoaU)e4X0@Aj@*arEKwiR<i&ce8!*;yARzX?^kYbLQcpp{^d6=KuS$
z{MLuVQLA0M#a{MVzq|0{<Yd#@UnRLWHaJdtQeaYNsi3Rt+i(A`V)L;HbLXx-E?4bS
z|L3v%*O$xZpSpFxD>6L3cI&;m-?@*Ab}kXSvXhB{!9ws1sO7++xZLE=i=$UQ%T*qk
zmY#YtJ|txK+6Ob!bN>ISdF<o0syOH5?flcb>-Wd3Tv?>1u3dM>LUjMvumx|Yh#b9s
zXJ&S-o#?(FNe`C1%1Vtdo7r`*%KMW%AM>ecdZFw6?RjksO2bWF#zfAPYgsNGv_0;c
z=fu803$}>9TybIT^wP`9=ihUBRWr<bwyQfx^nKQ^P2tBMO$fK&r{Z_{nF#yRy#cG%
zt(&Ld`FvjWx^?^i{krvb`~AAz&(6*ce}2PVzBZ)%Ugh##B`=H4nC0*J=(hL6A?~O>
zJ2F)lY|FX1==b~m`@iYt{`v8->h0F+J|!hv&e{FWxm)>sZq=)m%iGNVMlv!m%&~x!
zJ)44VUA*mO|7XLuYGF~;^rS_P)O{vwPEJ_laWj4X%B<ht4*a}&)#}Ijdaa#ll9P{|
zoSe-(;mGRs>*fju?W)+gs{H*lL$_<sgFnvB_cASiZuRK#Q!mfJOTFgTzC~AD$(hKq
z{(5RpX35;i-(K_>yIr5TsIcn$qGNoy6BD+xKlpL(o&233m%rBU?W-mm9#b(b$*G<;
zWy%%TNoxM{Vs^g;<pS|Kk4fjBUw&WzzuI$>;n!2;FPi!7F0_irX(adj`*GYp>%;^_
zU8&2v-|t(kKCi-w-{wPu%FAidd4~SBUqfaY9&?lxU|_fq25x3Mo$y$<IK4qe$h>Mx
zm0n~}b?K>JHC8_^d7qkTc9zYLS7VO-elv!b1xH1VE?(RuDq1>izm`qX$~DTRbzcIP
z-Yeh1(y4DBU+HhR@^8Ow*mH|?1)a+MGyV0K?76qg`$<WcrNotQ)<;D;MN=EMO%;om
zy7Db)u4`AnZ;0p2@JTXu^YuN090RN~nd9;mB&19-0^V->e&7DjB-^q#H>$kjo<4b!
zad%hg*ITp9^XCZ(37I4v;Q(dxyzSAi`y-S#T7nYs?*q*I5}r~92@NrN(=WgNYPCc-
zrdxo4VL|7QBWw%|1(OW?mM69GhyR&jSh{Vxe*C&q`THiSSXz|?96Bm~dg{c5J3gPA
ztn$;_E9A?o)xNI|Pn@x0hhehF)&2Da?DzRBd<)*o@VoIcF`Ru|^sDJ!TFe&X7rAX-
zF)=Z3zl(~BZoR+%<1y)~|9`)~uDM(P|1a;hhu?pHojm`~60?w<zu)aPEqQT4toQkW
zM&_;et>^lws<gPD6=h&3_>{oL!NA~P9lEV%r`gwcxxPL<N$$Ntzb5<7S`q9Y`pjE@
z=Bc;0L-!@QzTMdR`T6S4&itNSI?bXNx2_H;-kyJPk?W`FW;NGK?&a67W-fkyYUZ3Z
zeb?jHKZ*b2^ie!!!Myi-7Ux%gpSE^g@x=e9uT`yEdr-nSV$;NSx#`u9MV@or)0t3|
zKWE9ZRxQv`IVmYAb91+?3Gn8RpFhR?$Mw?2vc#`pD?fBhU+|{(>ZYk*UsuTNdQhjM
zI`yI#$D`#D`(sXNui=VoR-87!e#g1M`F6EYcg}^!*DkdzewJ}-OJ>o|m|0e(S>3l@
z-rHOK_PeU8YAKT-14F|$2hdQ5fK!-OPD#9L>#A*eQ&mFOMK5nzy)Fn885VQ9<gK^m
zF?>42{mQ0#TS||R-cFam+TU{buAlf6KIw_J#)S0?9B%Cj71a*cs(cl4@?n6>_Pj2u
zuOXppVzoWB%6I<RwyWv}r~N}Slbjnfa@KEObbI0Po2_$8qP#vZO?Y$2Z&K0hk~gb)
z&m8#pv!-g@qIcW2REZ`wOuqkK>}suy<jzn*LF?!%*Ph+6NS!0p;&}B&_$;mY`?t;O
zzyGpCEGm0)^L6Lj9)5mx;g?)bPuIWx<KtshPw}{lg^Ly~3W<zddE-We=cVL++hx`7
z_ip#h-E}w5cb17~?C!Fur>}1EW;efE68yHP*VMa6G%~x{T9%)I;eiCWuc*+nX3N_X
z$ImTMDXn~GDO~()W@%sdi+iz#hxwlK@0&Eq>i6pMHvuoz=X*?&*|@RG?(dfa-|p@X
zEpiDg_3Zk8kblavk0++ii%YLQ6dHc@oYcgS^lKiCr$g_(QNMm}&o+}C-skjx^{BpS
z-1hBIwd$r-@jG@ey%#Mjy=9xzNr}ylljha``*~}o$=zM0m;e0yEGjR5f00>tclX!N
z^Z)O0eZFkz(w8rn&o{dsQ{216;lc0S_y3-Iwc@)C14F~LW1xO#gFul-e)P+FK3lVi
z6G06v)w?B=KR$iBGU;#C%npvDJkn~yf{LD>rcYh@Wb5@;B2LqpjBWX@{<V1W;QoKT
z<h3b$@=_O<b_b=O33&D8<*HlTd_!+<(_G{&?mD+D>aAg__w-d+w;#R^u{1Q)E}2xF
z9yxE_&${xjey8jnZrdjE?LzhZ=cYe@JbCh@inZhKy`r6a+Lt#(crH!R;&7gMGAQK8
z!{c%8Yh)(MzLuRnf4=_y|2O_~nC0nT>zcc_By9UH?+nxMyvkkA_TSwS8S^$aC+E$a
zrlzL(`8PMY8mFJTqTFwz<T=YEbCTYk4^Fi|9=6}wTfN<_U+(UjGI8CgCFb`koTtZC
zy)5jPwJch)E$3#^qeqXX%$XCDe(gjvzg>p??>EMtRjVUGy=MzYa1TY%<iM@3uX`%P
zgA&dP?T=r@sWV4Yv&;Hb($w_}9CqjLI2iW+UhMj{i^AgqkIk_xI&$PnUUtS$?boX{
z%@TW*s=o%MtdA@G7QQBK?cD3J;lFp>dU(OFeQ{>?vMt5mZKBuM|FdzPoBVCtj@~(&
zc<z2azUZ-hMT>O)p1_M2FP3f#eYW<()8%`@e&2XKS?|AZcRTBr=>0n*r3!Y4wA{OM
z!FS!d$**P2)6dC>ii^u{-z!;v>gxZ$kB%HVb7+;{uJn1~SMPoBklnm_^L7<AwLBdy
ztylkN-~Z#Ls;XM`<6-;M2@@79S)vkK`}JyR-}m2tZ*9#EZ_bqrE^j+KMKjo>?9Gi^
zsavvcEI!}e*%`Qg@jd@-d3RU+e!u^|Uc?56Nm?qlx0{x;Gca68f`rqv$#oAW>@x^r
zfB*0AuVvZcvkelPl&ZcOt?S{jeDwIKwno6yQ&Yb^IIVv=TtY)SDQnTBTV;H5SLQ|M
zhq`QcxXE3gxl-%ey0ztot3UjF9=fq=>!V{mfiBnA6)jtK%EfI})pfn8dXbAJZNE3k
zc9F!#PkplSb0<zOzjU5q;*zH3&|MD$*T37fZvDCU+uZ~E+PV*$FS#VYynp}OMe1><
z0$oEZVoX^5+(bj`{{HyL^fx6*KDMfAUD8}%ewEd^Tc*7~aV0-qCm`{o=l)IcvYnls
zlTV#Ky?@oZb!F#f8oPgfe*U^>c+A3whugI+EhFRBhgW}lbMe*H)n5;?%V+%m_jl`a
zy{Ii7v(59TsidZ+Ud=53{q60pH=9mpb+1|<vvX6~{pIuPR^86uzt>M9C^B;8o;@~i
zZ)|jaeQoXJty_1eM`iohaLF++I2g}R{wKl6z~Ioa#x!lt#JGu5F5D?z+q6UBU*Nu1
zH$I-0m$fJe61BHaxv|0U=F_L5cY}hIr0={hk?NJX5_s3zeN}M#G4IEsB0s0@UGFu2
zz3!Cr*Ej8-`+nE!b!z7rJV7h7qpz@EkUKlu+&}pId8;h86Ay%EF&1rk$ZY*;N{@zW
zxj~VIRGp<w#G~u${$7px_SG>o?5C8?vORll#fOB1>?nMEYw|jdUy3hZzP$eY`SbJN
ztM;yqe7{*$zomH1R$XlkCI*HArWuS(3=9|ecs70e`}NqI+@+S2&gGxm>3*Jtv#nWB
zaNl|%;pg`@*8e}>bThB|(dWq8ZND1qxW76u%$XqinrmxP><agbc2Ax>*)wC_ynS1@
zY$-_uEl~}7v1sSR<8q$-5!wH*aV0Y{Fj(k;n}20V4O?HU^v0&2DNv5pS~-2mIbX}`
zUdt?$76nhdJo8Pd#iGB*On$$&S#KD+)bIH|=7|&Ei@CV|y|%YF-Ld#~#(S&MS4*Pv
z_l9zEa%yR628M-A6Vs1d)5y%8b!SH*sI~b@#y<C!N$uCG;kR~|uUGS%v*N~$2vISy
ztecxsS82ZBULgDO;^KC_{eOy7)znVC|DOH--``p0`Ee`SuP!SpDzckCW#+tjb(x`|
zS7q(yukSzq+<VHEHIa(fqV{jycIo+N(a`Yl=TX_KXIErRTrzjkG>@w5QPOeQy^IVE
zles{{I}X;y7jB78I<)ASTlM3jom1w|Umv<UEc3&IgR?9O7n$YWTJq*i&ewN$qwnr6
z4=*cA==`<NxqVgo`FT-03Kj+h1#PMRp7-|N-strCwcFJE=dCf#zP2S}ryRptWlc@b
z;N^aysi{l1<=j+Se|_~l+v>Ke2*t^hCx32RV(w(i$H34Kpakk@94L3o%Uk#F&vSe4
zN%!ji*V_L5a{1JmGa+SV+rGWMy}a=8v8(Uo?P_*>`uut7+_`Jtym@o$(EiiYbiu9O
z(pOhH8CWvh>;62JU%hCN)Bb;7*N4X5y>b$Cvm!@2xbXPlck;}cD+?T(O>%A+RPK$d
z{diP-(vsNSWh>qL<+dI#eSa_Z^)*>NoeRtT<-fkaAFu4zb75cY?=8v4`^@C68;+@}
zs%CzDb+tvFfq`Mg)itILp!ulDcULZ-x9Z|z_tn|g*MVYpx!+tB&-MHN?E=O6JlpD3
z{`2j;e0;7vI@+CmUfMKk$~nvDGE0{(UAbpZ%*Kry7gljG^gSxtDIzPo_Rt|G&r5SG
zi@&_teE!wT<@5PIo&Zg-ctKtN^TT2OuMe8}vrbLXG&=U;R`&X-Do>w3*S5Eh7mq1u
z)Z6t!>FKj)TKf9yzwP<?`T6Vc{lBIz^PRoy#*K*B;<Kg@o4!_shJ`KTleO}gw9IGb
zqE>G4Q&G~7CNeTGC`<vjI~eYJ#;p&xo9|z@e}CESb91ey&YY>~d235%aP#x2Q>R|F
zT&_8<{$Hh~OzC^uPt~WtHhuq)tan){=I<*@O|3^ClGi6Mmzntam27xaRF%`;ioJ2X
zayAj%;(AlgKUe+(8XpBEIEH=JZ2WR-6rI~nye!dDRdv<W)SPAh{zL1H^Y;H^?0=s0
ze^Oxa<;i6KYkBgvRa<tIzFyYR!I7GhqM@kh$StmyQ?&o*&!1nn{j9MI4Y_i6+O%tb
zp0jKz-`)S~Yk!YUu#3xw*Cl(t-OAqeuua;e`diM^Cr>n#m6c!Ag8K1KoIp*^3w&!0
z)y^t@-59i)%XdwG_v=0OYHDX+7r4m$f3fS&wXhJ$%^Qu(zcX*&dUp1s3mnNldzRds
zv@S5==hbi(+l;lkTyDS5PMtPw*_SURo|hV#*}s5Jet2-OdFyZUoEr;xrOj3>S+eBZ
z-4`=w&OCME#Dwdwuda*T{pCuq|H?gk_MAP=zo2k+*xF0;Y^zJ|mR{G?((>B5bLXv{
z#px^BuWBTpiSX?AkkZLq%e1~%o@I0Y`}=pd&i9|1JSTA3@~vj8A|Dsu)Jos8{lLYg
zDbqW@Y`uNz(=m<n53j8IzHS?@|LyFC<Btn}*6h37V;HM?bo-+Zw@lj)Km7c&=68+V
z{b%j+brtc!=YM}I-|t-*7V>5C<(oG@%I;nFWb(IY&E4<+e$VIq8o|JDJZ**;4+Fym
zKZ)dP-r>KO?(Qv_rgC}C<y_<be4j*@mi*$FJL&9?9<QIjt@!!7Y1@)}IwyYFx1_l5
z*4Nf0+-tU~Z@YK4kVo1~ZTFr%i=w@}QnJe~tAxi@E?u<fRb2I!)acTx<New4)wP$B
z|9gR|joTF^4zFjL=g)I1KONM6u6_I3lW+BJe|%GQ{NL~U|M@aEM8w6t)z{L}y0fD&
zw<!C2YR^uuOH7{Ul+Avt_-?zluV~TR`PK2SdOGq_%dIb;5^mmhU|!~Z?XQxVyO-=-
zdg=XizfHXVlx%-IXqKEfapGmwSnZX;(S7UZZk{yl_uqf_t8C_lOIv6BR_^cF&Uc)d
zYtQ=NV6%kDODvyGom$Mk<8J6eIUa@u``)Jn@iQ=7xL1?x(-b~S|K+D=%OnnR+3~%M
zh<z&)7Gbe#!<LfY?=M}>-(ju(e5sh3srT2z{GL*ZF9SV;qijx0_E{gdS437eHa$8u
zuJN4Z(+|n({V(mmRTkqAZLxQ|$%5YxkGHBhty{PEwe0hvT64R3QprZDw##=tY|oPW
ze^g@gp{U)9Rdf62%(|nvYqh!duQQAGsau_^TH{mA=eXud@FnHKOS+H$Wv;9EAGQ18
ziNAT<t7}qHo_J5PYD;N&JA0zZp@#)JUn*?YPnk01&L8{#pY6ArYt~qn=eZO)9=v?*
z;SSrD<ec@tysE6!v|hPe*Z;oVdH3Dka{m?VEDS4N@BS#R2I`@HTWTnH@zUx^$IQ0e
zx0t)hF24CWoA#fK75#lzude(2`P09D6;)L?Z7nU&?lOrlZhZgTJ*O%rXz3F6Y`One
zBt9?MYNq1tK4+5T^4aPt83}0{g_OKSpK1gjF87oU{goUVBf7kFxAlvi+q<{qmaq1U
zVZ7i18X9}O)YEFO`$nO~AjP>~e$`Cv4b2Q)WA;qt)zPC*qc*=xXg<DmBD;#}wVM6m
zm%dJln=nOF)A16I=XSI0fsYOQK3A7SynPdPWpml=LJbdXDYh*JEQM0jdkjDQiq2PE
z%i%s{)!(U`g5)1xcx2dpCQ{ya%Wf6W4J!A`t>*rpbY)dAlPq8RpMMJf_BcOo|M>AE
z=k=K4vrF~&|Jmd}Y0~G<&m)raxW69gJ8mJfY2ojm^PhhGZGYp}jpW5ucgy2F;u9Dc
zN(Dhv{4EhnO7{10*grbnAKrd)vhSP7bj?NC;g(h<6V`7C2%T;I`a!q;t)}#O6W6Yo
zprq`({%Ch<Qj&_NW%=Eum;CKkUfyP`>1lhv+TW;gPRjGp@Re2P<w}3uJTFpz(X~s;
zz(H{4Od~<TPw#Fo{}j49<infITK~T9SM?0En{WB|!NKV^$4UyKU*{gXJWK0kfb68w
zNp-3x^)s86yw@yP{#ie(FFV+N?u><=hs#c67R@f$5;|pZNZ`e#R_n{xo!hG%#Jy?P
z>zS_A(Y13Jq|9G7o!gcBM$XmhQ-A%2B_6@cPOLEMeKm3U#O)Se51Q}&av}cqKeyau
zpROgd`)+*U&VGCR*bL1{Vpns1Pc%&1wbg97W$ygfzIE%8^KXAXWoK-v^||Ql3j>G1
za}rZ4yQjwQi<bU8J-hH*cht`JwKr$+Jf8S||I)s|m0NQoJg@Ha5)FBC)tpuP%eQU&
zUnD%O^9<VF68v@b#QNz{9QRJI>Ml7yX=7>A#9$%z?4bR-&(55CT+?z{x5`V0qjqag
z{S8>3Q+22=dP3=$=gB?J-}$P~eesad@Qj+jJ>>uIt5<H>Rh39A==T4)QF2z*yi1RE
zt#(e?w5mq*R{TEi`R^-jAAdc2evd}xm)h@lrwd3+?{+xOVQ*FbZp~?ZexCzt)~va5
z|KGRmR_C9-*?j)mfkx(DmE0Q}4%Yp8xqK^VO4Fq3ONMd60fy2S7aXreJ$?Q>`|K>!
zvYVSyKUFd3&lOhpGdX$kczo>IMT?yB_y66t_tPou-j$W_<93y-jNP6W`_^#c#EHAU
z-O4_@aAs>{WMtXZRiU7vZ?|5l(C7dA@4pX^jGX!H{r&a6v(0YGTF)}snepd9BXhmp
z%TC>XyQ)wZr$f22=k0DE`Swydyq#}T-TqadKZpK$yIm`4-<@CD+E<?*lkQbkb4$Hn
zv$(0>Zk6~X*YdZkrg-a{PMY%l+3anLmf86~`tZ=p;<JykXY2gBEbnXUa!>upI{NkX
za=yduvsaw)k!*MV*Tpq8|Ms#&=j}F!R#t93zBI0EX6LChA*FHizU}?w_4bF5dr!b2
z$#e<NTYs0^-|SO%*UG!FAo*U*q|cYUuT{JJ-LT~IdGo@*zgH(cKX>`ly_(O0p5-R5
zJsB9HL_tjm2aa5`WzEjJo}b7)x&O~n$lQgcby>)n4T)WnW@nDXmrN}4nURniI(1d~
z+n`5JPEK0VXMQh2pW$V})zB_UGoMKz8?!)ilREptj$QV@F5RuI?93@C>9ylW(%ZRK
zp+AeCc}%*bt(7!s^5ppe!iTw%eVUdizZa>!bFD@F*o^yLzueD$o84=em;JVJ*%oP@
z?Xff0ojkmK#nS9Y*1l8K`0p#t-#`7?zH4i;Cug+(soUSx)%E0S)zhz4Pm6XwDX<U`
z6<vDcMuhCHA06MGe!7^s>+zwtMp-xK-gC3-wJx1}=4`FW@117+#`Rj7+n)VCJBjb=
z?+V{bZk~TtT{R0BOWlH{_Z~CWD0&h3x85ZC4pV8@xfPrBuT5QWqvhYLX&2%jSKV8%
z+g@(5>F?<tld4qtR`RO%efzsE{PnKObxYa*6>q%uR5x^rcG%xZ=W;&Wc(kg?s{i=+
zJ%N|c&B>1G+cncUs3g7jZQa~+@5_3BK7O_P%_85g_q+Larao{^i#acyB`+R!g?H`w
zlY5-PzyEffn>+DbM(VNe7q9+Zmg)2T<o*5cCvTj7{MbBmkD#c<vYG-KB`<}3Sb{FY
zx;=lwgap2~_xDzB4?H{D!^Nc~Z_h`!%R4_mR5Cv%v2@9jj5jwnswpcw>+k=wY3h<G
zQ$$izQm$nG&RDv1>8aDFgUiacx%En^dhU8M$=j!_Y@4p0-ZYiil8dg(!q>-5TC%tL
zd)C=mrjwTJ*s<f*^TI84e}BE4Q+&>Fwps3_)$8|V%?`+a4%)i*KkwzGrw{e6$LG%}
zES#kB`s=Bxy<I-Op($CbPHoQ#d^*pzNLB5Wq_nnsPEK>L<aBRAS?1OKmP$<D-H&{E
zv2clDa!;W}$e*v*v+{miEWDzjI=6hDrHNjC;l>zQD~)$sE{oh=-hcAvbNk$*>tZLV
zq}S|GvMQUhcFmg0ZOU4wWTd9|OziBl`?Evvn4m`eB#W9Ii*}crZ>(k3K3B;vGhvB*
z{qGNl`@d9wI4E{KfSG|s9FpWiy{2nyc;YF$?@x_v%~R3Pb&<)rl{+6D>o@Pb9;Xc+
z_Y=9ediu&+yFyz(KflhVAiHjtS9RU5;G3%sn_BR{oxJ1_cq(dFsaD-%-q5@|8tzU_
zlk)aOUQC~(==ti)<@wjx6ee9+y6IDvY3;USsaAWA{gU(4m)n@Xkf}AR+N*22N#LdV
zvv0iPd^t~U^~v<NS31R6w#}-!=C}8A<)Tf+ui`ZhpG>~KE_SOpUw>LpU{1~&P&eqw
zla!@Pmuebq3JpK+D17ATj*{a){_67C_mw#A*R4uV5MLV+F3~d4^k#qGkAIrco9(7<
zy(X1BZ_1Z9g2zoQ89cpT*S=SN{QuDl0m&JO0b#LAT4&F@w5&-#wa59d_1vZMbBekr
zEwVPhbxb<?--<b#WM2tg_fFmwzg!}G&m$!v)3;}K?)rMy@s#GxWj9Z+3v`Roziag*
z&@-rYdq{u!-JI2b+V7XMsq|lpJ^U|aj#|Oa#IyfYt7=ahUpuwF&^FIV*+_5NVT-Sq
zFV8o+dG!8`HFL^e_dflTH`(Opmf!uq_pJUq_1F1zuD41QPCuLaK5YGwh0k8qT^4!S
z6Sn*X53ld;58|^!=3conKe@P9#xkh=Q2(PxNqfIui#AhJa}$rR*;u$U#_H{s%U9ON
z+t>bnyFF@e)z-V4QoAQIt=E4(r+A0UwJuTZkjUc1d#}GndH(uvm_K)Y++LsO=jN8K
zI9vbk^Zaf3_xJs}_kEwb=c-k!E-iBHUbDV2)#&r5Pg|<KW=V^Rre3;y`ReL$eM=d>
zuWxUMUyrZf`}1}D|630#-96qVo~d8nBVE3{b}9=4g93x6i(|;Gg&!6td`zk~(DvRG
zcJb~m&7X_9qvi<hwkipDB^oaAxL`%nbHAtiKl^RIH%B=*c&bU&mWfNcVs~%Jf9UjD
zUq3wM`8luoHa9Jjlcp5CT$=X%&dzO?r;}tOHXRYWcIJbp&1;>@AKz?N^|YQ}dF)sA
zKY7_-`F|!Tsu`JneW4bk*Z#Q3^SsIPp9~C9;FTv19Fi}47TbS(es)&s>CKy-*gw*{
z!hGH~{jvV86Bd)1t{3uMeXUXX-nR1l+sUho(=8`Y60xt_(-mJIJL!p+ckrDVhK-N+
z#)<Cxv1rZKpwOw?`lXj&;<ulYv!FbC?Wz5Lg7(_|UgP(>eMxAT+~;>U7sr$y`K}+C
zoxQ#%GJEf_8R9Cw>u;7Uy`{nMvwphDsmyQeOLdp8y!3y!O5i(t;f6V9R;^ww9lQB{
z)apx@f~HQJmX&@sNH;Sx^VO}btBs6|X2=RDnfrKzZb>c<xMj3y*ULp7Ya`14BsX80
zZ^*3jb#-OL+FcJfWXb)H3)-?|-mw|RYqqYQb?MvJ<odGL3qK^+|J3u1t=aZ%`r9>k
z|KEIf{mZ3e?q4S_>|cE;TC76f;#B)h{g<!z{P&n-clYlqxu5@{CoP%R$vjnJ>Z<0c
zzqh75Z?f9#uxDG8{QH=I<#VOk{_HaQ6ES^z$akHc2Y%%~uuVOAF8s}!;(w`br8|Ax
z+_v-7oJe`PCpz6=uNB`#+r#sWul@S^>e>IRNA}r=JOA69J@MYXZ{pPplH%WP>o5Cv
zxy;+*>YUr9i&R!FFj>BP%AL)e_J_nI4H6vQavwY{U!P;1cSl3>LzH3BlM}a+_x=4A
z{rjkRyoV|0p2H6>SU#T<T>b9SQt#Zv#JdXTUVnXcH9UUn_Ip*U3wOr+`u}Ebc}2|8
zo&W8Nw|T7&eSb7;bINJa@;e(8OL)pO7T$I6_^+xMb4b;}LndBf;S%wn25wG)4n>j6
zPWta;6?G!FRc)-&-+gJ?&%Ya8cfXpH>XTr1e(`h5)U<PFZr<Iz`scadwdv>PoZOUp
zI$~$h()&`czg~}@ewNY9zj4d9ZI8CTn#Az(<;$4jv!+h#uTP#e>(ry8-5<YYx(FpF
z>+^W}voCmlLeT2l+t2eihldx}ObESEA!sH0QQDj<HbbLto0-)7YQMfIuX9v%Hm7mU
z-<$sWcE0y^^F>SdFKj$l`#a^zEYm{*lAW5SqSc{Scif)J$A0PI+0e&Do_nU{=k30$
zU-M%{^&`$s0hO4ll?Ka~^7inj`DYk#wK^@dSgFD2vM@kHgsb(Dh*JB;ryp)caPE~m
zo8`*Qf4u77&mTwn=at_(`0(q8X@2Um{<f}XeC4DkbZD>t!maRddTiT;>biHO`+usP
ztLjgkT(a{;<?mdEEfWL`W*RJ6BJlTY{;%H`{@qA+tleZaw@UHI)5j8%82v-K`yWnP
zzW+o6Ls6f=A+4ovq}CZKwg~PJ&0v>m(>4}bK6l$OnH~1(TZ@&h9#2_yJJ?5e?b@{x
zy>2>Ur#q5d!@|TaFY{fzYE{>%Q>PNw<}+pH<Sf~^apHst0-H8(o@tglOUTJCaoU*~
zw^VN3G(5P?i?7{T`uS!(0p1z>ZzcroGxFN0&9u#4BIm#Q(l=sGd%D%bg$~F%b?7F?
z+Nh|wWM^f2e0^&lSy4XW$HT?fFP>cgtzW;tH2M62mW?itcsf2vY}Nl|Aa-Q^=lB0V
zzxZ4C@$mI)mydowb$Rl2?uI!pjvi@Ixt#R*NiwJTu@C#T;{?+7wz_lWO;&yTv!?La
z_x8UNLd!*eZ(n;%L#K_yNcowed7deQY^`riz_+GCv-qpWuKwg)bopfmcf{ZK!d{G7
z+1Y=EpM%Er_qjPcGr!;Wd!5biH=9`xR6d{ke7|^WYpaY+MZuli(2$S~)!*~N)<&@&
z`1AAg(RsGjZlVTBLPD2nZ`YcdI-mO0+QccewQQ}yks}RLO#Z!&zht^i_PPMiy&A1c
zZ<p;?{PEl|{%*t8xrS<KPE03UK5!}>cA3G$$sMR6!gX||Gp7P5wFGF0EEiz>H8D-z
zDSVB>-@o7gPL{p&bkW<1?iqg`^8XdqW_a6g|4!WDkp4aiT@#V={QM1nuRiYQukPJ3
z|4+*e`F|Jozt728^76U;@~7MP^J*=x4CC&%6g2P1OL%T@oSz}rL1f;NE!!DpyJaM+
z8|-=cN5W$6L1E*G%lZVp{Q5YO*<U^Xvhv`=f`kuMC-|3b-#)#miD}j>n~Qd{mL+bD
z>g?-Nv$LD`;zdS@)!hAi4kjpQYj>YH<1=g4EQ_iy8qMKJ{KwKZ2L=Q<R90FRKR=gh
z)7dK;?Cg{Aeag1<YhML2dl&6pEw6buBy?)4@yGPJ@`^`(2A!(!FR(J0@^Gu*sXa#;
z7>Z_o&kspTO4=}kZH~xi>HEwIW-6^WH)^*{(a*T$x4QPp9rcC3J}CTN`S`Bt7mH)x
z|M+ZJviLfi-E2`==VGfV{8rP1%$mh+7nV4kpL=?~Sm!jJd+YBVy6pZgz3|b_$GhGc
zzm|4+Q2PDq|Jn9W@9R|m+U?i%gE7HucJn;dMy9L>WiL1^4Ue5(7rXn!xpQjD%7^RM
zY~DP1dVF2wp^M^ApFS<Rx+;{3Lnz<P>9Wax26g42o)-T-4jei=cYf&?IBF!d&qij)
zU1z0POUysoFx>L2=I%MBxpRfn!T^mn_rJ%Nfy)7>kMd0yUT&CIZ?{d>I^*~6`+tw;
zvh!am|6#D~=H`os4sD1l5!`ECp7ilo_ik(JmsJm28_V1xH?HgNR({l_{i5={?Hl>J
zibb*OrUdbQ-14F7?sP+ioH?frm^uWU_|Mp0^!sspcGDcj#up~yubzKV_b)6oG&MDy
zQ}^qoqi}bS*QrydH1zcNHf<@|eYd2f<if>^j+K>`vz7^pi@SSyadmcfX52ezsL1m1
z<HsXMj|Rra`v(SIoFS-q_wL;{x3+dqnIiJ+{QUR%-i4no9O-=aL9*-Qi^{t(dggl5
zU%SK~S>33})FGfWv+<4x!~33q|7$zr3{+H9GVZI|PTs%sqW6!FFP*o}k<Z=TVO#3V
z99p;KkEY2&<vSwH=MQl`=sdLh_+9bIdOP%E|K>WMx-sXj#a+Jr0ZG@Y?T*LKFP|SV
z;{&VL?a!47|9OMvIqX}ubK~lr8lPuB+PLlG_u54)UGfZ#KTYN^3V&!m?JJ_Gx^(GM
zBW2~o|DWEyc=6$RNh3j~*Dp$}zEsr)#Iq-7=WqYLt+%tY>2Uk<C(JiC*4saOlHzmn
zq|3S})i+zWUJ45|Txcc}xA4~Vn7bFvKExRxJN9e)Tsz0x+LL}LCD(QwxSr0m(@BJ@
z)#>B>=3o83&@w*Q>;1jGGN(^Xa$2vR@-b=Bzc1>E9^T4NFS@(l-<bU6-L0qkxBvZk
zta9hIr<Zi$)2R|c!GBlFS^xX0Uvuw9^U?lgzuzzay1w3(n^*PGtJR&m|CTxV+t2+H
z9>3JW)>dPo)#KSSE;r;H=uKBDP<h8%bL`{h7J*|2Vie=9J?Io*EMStaxGgI_YuVa@
zoiYC;i)L&082r6(a>vO_ueUHg-rQ<g^W(#W4%W<U2W}6~M?s(Ul7j*R4{l68&Y+>C
zm2^?5zwKGs?vv-wFW<JU?2Or+Jab-NUK10O1=nADdU`4v8w+=vpIk4{v}B2jkdTmu
zzW(zY8<Q9N2{2u`cJ0#LyJsh<dK=6>yLj4Pn@w+%HCD^t(9hfYI8Sy~%{@at>$&Uf
zj2|9m|L?;!-Q>cZcQZw<z5c4AqEdeS`t`i@r2pE>88+{^{n=e(vtq*Tq$PLcf=(qn
zb=-fn@w8Q+dQ@JBm9;hR0m*%TpKQqKE1&+T<oj>d4g+Tvr=E3hkF=<;Z@+#2P`urq
zR&(utc22zuOTMtKf8xKvXZh;=rY|D4SQ=`0E!n%ibIOJsz0*4-Kd6NLpMSKUD?U>G
zX5jLVkDo>#xweUYss5>>$Dit}dTc)D)TBCB+W+_B6FqZ|i>KGjKiB7%o%->J+`7kG
zx4!28S9c`EC~<rBm!<>H4?HLmR@Kw%Gd^dbydpR=GjmPE#zWH|C*N^#<I5=6yLWH0
z-R)V~+0`;@*Geo}%o)F9!o9`r8>`puGub@zh4FcjSou1Q-+l7)1MJ_Vrfw?!Ul+7)
ze_TeIapCLh-M8H3r>=YV(Y@kkpX_8o?`a$jCqh@dTt2Puy~IUa$Z5y-9jDU{Kij&$
zsH`eS`|HGsFV=?5iH%iYc^1-NJ!kdubdP_Vg&k@aYm0ClUCyD}0BVCcEex3B^h9HF
z^rgJz``7R^>|5;4x&K?#n&<QRXSF@;F>Yd=Q2(d7W&U3t6W-T9pC`{TOnxxOJSyeG
zlD;WI;n~{j!p=Vlx$j@+bces5V^*7;CTDP--nS+uhN`bs+e<9Y&0Cb%tj^zYo=sb(
z|At{i0_Plq8aFS?SqqF>j&@%UwUl9I@`&_S`7E@|k3loLlSS&d4*Q2+uh;WiJ}cUJ
zBZ=Qm%zk3X=lRA_(a}GDB=?v0UCm0px2Lip{Zh^OdA7;7!g$*+zg)6u)1+0aw1k9&
zPMkccXk#PuAtF6BHFe^oNrw(LvuEb!%5GiT*T=Ul|Ngm4OTGW*YS`GAXviJPSaT#{
z#*LPh{mRFkJx@yRzEfd&PqzQG>4$rr9UX7huU>6gKSj$~!08BcX$8xJN~aDV&D5I<
zk{Zu%c6ZD6_o@^wxa{)l!iB)ga|I@5F-A<?H1Y4(^_!Q!3pLv(z<VJ0_3BP;Pu^9=
zKdckIKQdn_oBE*S`{kU~Pai*%{j$@oze(y+|2(c+Z+Km13Nu7ZD$rBSJs5R9lhM-Y
zSIpii+r=jcO?zu^HYZoS;>ZN!OM2<?e^)=@x4M4yzMFWi$<3^a-LE)jN>=V?m@$1*
zRLG})Gyd|4-1kuvwwkM_vFNb+1h#2gZ@;~fV^+`N7ZM^OD=W8pgTul^qw{L=R&)D$
zrOmnKH^ha7xuvD4F=Ss~C#tHdx@q6Ox-Du=5jzSN{&)S}d2;c?37b|vJ!_u&NHm;d
z;pK@XXH6Ha-zHXGZ@+Ach{@uK>l`mGnsz7VOlGEI{<>rJf3rQFbZp)`_u2Kh$)I-h
z+@nr^RHt|RT0U>m;U||R#G*q*@3!*`n^l`7Zcb13@et^nCU$1!$`^aqhu^k-?-4(5
z(z_<6%(>R#9CQ1gyk0N<?N$`e#f$$kCZ6+j+3U7GTK$Wlpv2y?q+>rS9+~F|?6~_<
zIL`-E$g1;-E?x_%NDH$#XQ^Cvb)UQ|wR^*wNM^>#!OP~zI8E34`hK@n)88AiSFe`r
z|E<SxDCd|>df)SkP|>}&x3T(`w62Z!Kg7(R@WpS@kB%L$Rw=B{34iV|>AhKVV$$Y>
zWQC<A0&g1Sr<B~tuHS0--~#s?h5t4AU#6}TetMIC**4pwC%%0BTKM1q<AKeas%~yd
z{ns&T-MV$cvl3YPB_iVE&$G+d9B5=_Z(6hdOq#KF*ct_M^YSxOAC~Q&8@s#g;?=9A
zPJaV?&OFX9c{EKuO;hBA_wSx$aVciaROJoU4=y}-9%;iUC{@AoKr{9FMDy=Ix9Okx
z#Wwxfofb8>eg22{PA`|O?+icn@6>D2{=x+h&vJIlKkzL2_x{uW&+p?WR<E8Ry7|oh
z`GSVi*Pq*az5b)Qw%qZD?-noKKXZBi9rGve|Gr}6UcYOe(LB2%`BYiC#DDDF@?y`I
z#`k-gC$y%Ux@|N{UA(_`;m%thJAxNqx^(GLf7=C<-d1k$U*}z2Tnv;G0v(f+7uOr@
z-?Zscea*KwHxGr|>+7Gt-@Z!N<G|jsw^0+POkr_|jg|fX<G6iFVxr;$L3gv98wy{3
zZM?qq*pVXzFPBc|nqTp##OmhW>hCkk!gTY#+eKGee)YH4{k_MjTT``lLJv=ipZocX
zi!Ipy%3bVn<C!?ovA#KXdCeCQ@yi?Q?HQhJF;Tj{Ml$|K@APNkaTDKKmw9Zz+h=Gd
z=AEZ!)y?Xjt=)UxUVrzVZVQGtSFf7n-PM{qckT-vF&#@wiR9#oeC%&`mtWqPe7xoD
zUMC~tjc4X`p36SIVspfXGjlo(O--v7<!XZZYfly`Ie;qog#j9Vih32H?EAmG<!)~5
zIIXY#=+o)e-MeS+Tcp%-@`<3yo<}XaS9h-ykK^!a;ggeIvtjc&uB`okJJs7NqNE=^
z>iBz*AA}3cOfJNSwb>a8COb4;o%j9zaY2KP#WpG_@2~XUI=`9cMoO%9%MNF+n~(19
z7x|zY{x0!J%fZKKzuVW=Y%y!D<b0}rOXTNQ$vyQ2H5cU>E-&+yo+W?iYOgEbon+00
zpN>5HXutW%^XI?!z82SusR+tl_UhHEjGP=5b@lc&Yjpm9lr&Bgke9c2QIPD>S4zFQ
zD)bcJY43X`9NZqf7qyiqwk_nGv3m9D=CHf`?v=Ux@292|JnNYx{4TsSoa_9ayC!7^
zKYrACz#aRePvB8_+(PjO{|ytKm%DgH8Z7z7`RUHK<9R2}oY0vqUeCsKaJ%@QS=vSa
z+m+W=zkHRidPm~1zV)OD>H`0Yn<slQFNrMPS^IPH3}%-0fW1@M_iu>*Vr8}S>0e{j
z1HtZfdf`iAl$NzWPc(J=_<HN@BOA9h?^x12XT?#8(s}1ylk-LU<@N<LZMi93vE#uu
zMe*246>{lIVig%yS$8*|I@1$(>ZfG9sJVXKj9v4L-kghD)_VTPf|-B5@^61r!?uAb
zUi$4nOBp^sS*s(HRJ|E?JZR!RlDT}YTYbH~r>Cbx@4V^jH*cQ2XpvI=-rC>aPR=w=
z=W00GEiNoAt?i>GY<Ka{%aWoO7Z!RxJ?r7`pT5+5`t;LJ9~~8spQ1Ot`+8ipZ(2%9
z$Ak$2LPA0jyUW&Ayk5J#Ek;>eyBoBYNP>rr$yI3k?X#=b@6(c&k~;RPY4@)E{|kMV
z>EF`Qo_<TN+UJ#y*q1QvOK*=|yd^ayXV0_s^|FO?-tDt%5eWJB%v^|L)AgL%-?=y6
zZT%$Vw4nF-&X;A6-@SL=b$3hdZMWZjvX=y8dkv%tzkcI;@>jyeKTy!t)pcHBOZ($Z
zHw#M3jDoIs{+?%BB4eRYn=IjTSJ>Z!t$yB;H~c40Sm@UsZc}_J%GK&rm=(a(0qU}d
za2?f5nK$KVdus(}1iwP8-jdU;7hYaCbco}l-?1MBW+nmEXH73fnwL0cKQBK2u<nE7
zmWCr2Wc}?dm&80c(rl;5SnK3;;pe@(yI1aerS-pV{<4!{-A{i{mVUS*hxJq=kAlb#
zvj?Xms*4?V{+}G=cXHA%`F}g7+TWSs78de#$!(2X@5kHr_vE#k%s8#LJLg17Mf_(w
zy>k)*4s-N&{CGb3-L>>-zkXFoN!um``}y%*yr^EExc2nZMJrZx+`1JdrW5gC`<AYb
zj)beLLf_ooU4CVS@b0_k?(MCP+?qAjtB3DSS*ttC$B$ltOuw#Zw@>-~_kF$nx)(Ed
z%db{{wR`5AX(l&Pv;LUen6%^N!MHo`G`&~-t3TlXG2++KhbJF?Tq2;v($Dbd@%G@-
zgAV`dPXB%?{zq%=gWb|~M&IxBtY08pmE<%ja;A_C=k2WZi}&XLd6cW5R;ytd*xl5Z
z>E!NrWzhl~`Mu}#^6K)}?kPQ)oD_M9^@S;OW1s?qylL%$^WWpN*`M>w<fzq~y`Nt*
z(YS5S@7u@iGwa{H(0^xhy7IZn-ne?(<TLeqJ|2@cGBF7`GtXA~fPT`CjNII(Gt=iy
zY_zmJb?Q{b@3-5Z?kauVvMh7S^5wtJfBpV_bLs0a%b6Uen{S?J<CSjlpKxni?(Fyt
zFW$X-1{zS4Hp>xU&<<Pk;Ks&e$BP;dIt4!7EdIG-?b@erx8I-k^y%X$jt@U<zuyTC
z|G0U6?xb1Yq$)n8?5L`0(|xn;cDwC6XRl6~bv;x5?K*ZNB52>Yt%i#os`_OYD;@~*
z-gWnjdH?^tCbuk_c0DU$>$GW>^b>LHxPLtVMu643bD-Agqa}-31X{sKuPeBxWj5;?
zmPN5=&x#yBetJXkxq~LjY*96PE<~=~aqITR_xJU!<0}}qn|rSKz{2}Oo$F3)Y)E{i
zD%<-dy}P%IS0_H4aCP5Xe;dd5^K4t@mWusaqVmPlb3vxX>(?(UzsK&nU#YH<l@cFv
z#XfK4s$UhSj_WS<=J=TXp!}Zmb`HgP4A&U#_Uns(n7wjW+WNaEuh-u^#w(s$c<~UQ
zQt#vW2AQwBpH6k2_~-uVuRCIb%`#U>uueaH^x@%lMh<RnWozqd56Q_VU5bi~^rmx9
zKizsaZ~5}&={H2*2ru2ddGg!a+l}+@*#zzFEb4VrUOvChik(m91GlmARb3sOl)meI
zeukwx?o66pcm2TA^wdvFLv4@Dly3aE_uk!e8u#>i9`^swTC%?Wl#rbA(l-K5HfI_t
zs`~{Vg+6d^(7&@(^2hBdu_XewUt@lCm+!Cs(RpY$ueZ>7WnG);0<{ul>HNocduwLh
zJ-qQ6v*X5Qe$hM6`d_SgD`%_j5}a?k|K5LJh8B)}5BbVJxD>d@3)|nSTX?3=s`n^o
zy0G*lHI^o^>a{jke(<^KRv$B6)^+aipJxZmRUH=VM(p_a&szKGogG(GT+b+9nxb&X
z*YL~EoRBiPY1V!FU%cC39=H2*QRd^KF7y0*HTnh5Gp-j|%>@m$75)D9HYGJxP)<&-
z#7g$=-McdOburVXP2-bZxTW@YS)YuhQgLx{XGe!X-uBtswwXnSgt(+POifY9+dg}G
zeBI4@es=e%t?libb8nmZZ)utG<T-n~?aA}!-Mutx!y5K+O#Srf(}J?4Q@(urcIozQ
z@9OH`9e*X;9{>IOx13?g{lep~pMJmlJ$uQY_aDRN>6}}qCuJ+RZn4qCl$Y~WnD}PB
z`R2QPmpo`}j>FC8s688q6`&!~CA`?7!&J(qUtRM@%Y^1N8<tIC4h+1#K07zIcGE3!
zr-+8d4x7GTC{&onxO>L&rBmYP`P}XnU%z_O%{Q4FH!4^E@%QIa)V}J}k@+M#<Mrez
z*S-Wrn*TJ>Fuz~(nL|*4d8Mz7pu)#HrPpI8?>m>?yJ?eAP2Km?)AiM_&0bTcQ!}}4
z?%cUswrsg@=~B_5O3O=^FP}Vp`m=k<4>i^7tSq;+<`e7c#VTJcY~NA%_MfAmLb1OF
zQ;LD-#<ZektwLf}Md!Gy=g(fnW_^5>Tin;&&6aoO&Yk<#y{|^bIB8*^fYTBtSBDwj
z19T?{1w1L!e7bjXX7!#mKj$yu{%RZ@cVSK6<n1>CdxCSVLOtd<eYk6`KfV5|?5#bO
zo7w)b{&=<W^^JO-(gVMIXPe1>k-xboQrleWJyV{vvE-%aqMG-OzI>0LxhwPX5hoXL
zWpgP|5H|EVpXr&`PsfD<ryK5j>_|{5Wp{7#VO{ICSlM3bQTYAroISZ(w`F^#Y;x!L
z$ZO--Sjxkp$Z(Y<I?>m1YN?sl>m2pZLS3GZ%64mNe~yqjdi=P*hl_wy!p4XV5ju6!
z(!1~a`TFv1-MV%1td#XDRxH@Pd$y|gv;~)63OE_m|Ep;Tbe+)D#B|Q$F;8l1snE*o
zZNb-VcKto4-Z*8G8%Lq>gV`1QBKBpB`z>zP{&>*1EBxA>Nha~#?`s3+-<xWC@5GG4
zkD20jAJ!b0p7-zfS?#CW4m_T1mRrOee}7BnWk27`@05P*c6;c^^uNSH=6~_`yXDu}
z=HA?LaxSC2*6#23#7#8cPblD%tKNRzIxk^<$?p33mB(fM4VTJWfXYK3Q7;D2Kyj<n
z!XHy6sHbuk1TGY)6w+hb#Ol(sc~^$HMA9vuww5|YouH11)1CSoqA$zrbu!r^-K)P%
znrHw0kZ9|l6WTcyme#m(6v}>3ko#ZL;PfC!^XU`bNA3#B%FRztPY;fZJNNGHZbtvS
z_LdfwJ~>;dkg{Vvk|m|3pfSL_JUwo4y(cFoD$7`vWUSh~RKg`USGR1v{-1(t;mw5>
zGA~MY3AVCrzUfm|W_I)D%`IEE1_lKkvY5oce(}zoGw0@7M{diJbXzQ_$nyEw*~59;
zFWWTzukrWi4-E}<+{q{se0WXd=B7zyzvF%%Zs#|y{+4s<)Ts?OZJ5$iQdCZ!Jo&F<
z(d5=CpA_>`Zl7n2zj1x`fzY5+6DM=}D9Zm?v`%2g#$U^hq$=GhoNTZ=EvdkjJ2%N`
zr@*1!d%41C?yL0<1@?bC`K5l5hv)7IA-nJF`T1_@o2flH#TzR>KXcFD^YK`{i>vG0
zm6^A^6hwd6_&@PpaPV!}^c{EKO$V)!51ibba<A;RT|)BN_4Tqz+ix2SD8>Drb55I6
zaTZTm_13N*pc28~e*S5FEl_M}h;;cIR|bha5@fJ5_t2a#;<TqvUEE80L$udTd$+Be
zpp!}W{r~$uI5_z5EYs{88xonz@0N<6JbAL_ef9mv&t~U;^WW9p)>ibm*Zk9;&*wK+
zea*VIF4nuY);9avnuR-e&h(va_K@$y)I~F*R;^ma(9zW;W%jYs-=AMpRP@UA>zA)z
ze_pTqrOH;UyS1Z(LrF=gqq|$##KdGpUPy?D_cWb_n>SB>^ym>Mr=qN^?3+6~Cr{N5
zPco3WVA8AVJ#9nrb3ZF9tG2blK|zPMWL^#tIU(}-sebjHk2+%9L0&m#(zBKozFxb%
z=&b4W3)ik4W9GMEIB<R6H&Z1gr5_*r>uWCkR$cn1SKyKS0igwMUNh~(=1xAi?f#Yb
zjO(mKum3aoy!-y&b^H})e=ncGvhx4m`(`%#gYClihk|-qALn-p!Ma=`^SSn1l+&Mg
zCR;>Q^yAw6TJ8@%v+O<`U_LX`xZSq;+l7l456(=VcXIXmeOw1z#baIk{rTVT`>hw`
zHLvoSB*QY_*~jLV-}7{HV_Uj(sru&K^P_Xjq;qp~8I~+v$~w1r_gxV&v7pFE%bZ2U
z%P)JnySq=2NZcCb>En}fYfENJ3y;n>K7Ri6lao|U%*}%X0v!C$pZKZB^zz-iwD0fk
zu8G*lG}o`)Z+Y^|OG|U^@4G8sD9~{?Z~3})eN(1PNsJ2inRYvWzih+$y05Ee_^8R%
zd~p1~(_OBz<$cX_>oswEXWhFO7Zeoq<7|H2=gzObUN<@ReCmu10F7^OwK^H<WN}Uc
zH-orZ9~FCMWogY?78n@FSn<i?%pA+h^>)h2&9`pdQk?uoQc`lq-Mp;qJbTgKu(bfq
zx|c+Q+uz^In)U4bLq@sTt7War0s;dK*ZeRPij9qxu`cT=zgOA5xBB~~TT*W#grucU
zOQz2`_~qs0<9E~C-PwPCd;9tO;S{5d1rHAio(>NW@86w!v@<v=%FEM}^Y!)h&%3nO
zJ$T%2ziiW{Pa);rP&a?%Tnz6mi_F&s?Xo&&^Vw%jm^LdbYu)d~fBw|$`*Bo1$!O+<
zmnABysvnOC`~P@d`&jzEg1UNpM+ZmQyE`wpp9=D^-B%;EapOh_9<~F*KQ~r?e<zr`
z>{#=ZNym=4Nl8n0_V%jk>-T>s@V_PLdwGU+xn5ym;gjdj9~W30yLx`nBBf8CJ~8xf
zz1AaXY*F^+#)M6}y1F;smYqraJfXO2^5Mh$_GfIr-)Z(+{&?eYIqR!;p`~iT9HtN!
zXs4(3QSs4rvAZjt%}l?szuw+B{ani9W4#P-?(7tve)=dV$yq+1<D8$b|NHy<@7Jqe
zE}dTS@8|QA=g)%@%be0{k;}6<=4URMQullHj2RODKR$Z&NLa|8?ed*FXSU_u*3i*8
z@>1r++c`64oH#XA`?zk%l&Mn#gM%O6KY#M1qLx;chvobqi+((rVP9{@*378LvN`Rn
z6)tzWW@l^fE`JY7k#~wt>n>TgjA<T6^R8W1Y3Jwl`Yr#g{_tC1c({9PtgLm}n+MmT
z^XE>8z0}Na*CC+vV#e*K56o*1K0T8-S^9E%=ecu!F?!+;IvE)K`FcNn`lPvk+LTF~
zHW^7tNkweQm}oDhqNCFjx;kuQ_4mA8yLTVYS-xOF!;2RgPR`DPP6f9zmw){C`~C0Z
z4;L?8+M0QJneR^vySFvJ`4@0UR4sq$eNnpJcFCO(x6sU4$5f}sI0Xg@Uc7j*=B0Q1
zq7^GLPGm2F4CpQVk%N?q)MXW0{5U?YjH;PDXO2%+R#t%0=SPo{goK1Ve0)-#pPPI5
z+HAvQwv{Va%GlLZ+_}C9Gy=M9!Tz{t`MG;p{%U^U=5yj$6Q<1&8XCIe?z_olXXnk6
z+m?S{PUK{w+3d)TNvvYssb_xaP4DKn|8rqJzlw>;lr?MCC_ZI-F86cKg=GG^`QLBN
zb++R-o1N=a8GGzecKmNCw&uqD|Np-K^Rd7FNQzP6*Q??Fk-vjG1r8Og`n>?+i;s~{
zgTMNNXZ=LDS`QtrJ>QYZRCG5_>3H<<w{9k(u1mg`y-HddJ^RCZ8%@{wr<Ypay0h|c
z@$2}k<tbKi9D>Y$xOQCGtR2UYHz~->*Y&sX(_gRGr+<8O^u^bzB~#wq-90@#zV>SU
zzh3iu59Sn~TeyG!{C>M%C+h$7S-(?IRb|~9*MIrtlfU2Zr=Oo^yF7_weq{|)$ITqK
z%QmmK+Ht<t*nazLyL_ETeEj_QJqA*}I`RAF$Xb{6NY1@*>y}q)s_M&^FBwwO(t;u*
zJ>%~?%;-OxcKB)0!pkrHZdus%OYpGys7<b~zqKV(Ct^c`cwEIn{dI3{Zf-AqeeL7B
z-S62rW0wml9yxko?*SjhBZ3dygHAnP{z*!^Zo&qq{0Z52osRkKsrL|k^yY%<_mHf_
zKL52Y+NQr+X3vu7{i8embYbg{oO^pLuRJZ9yX^8yp*wlspZ{gP`L=9#Kd3PrET6U<
z6vjuFGZ;=?odc>eK*f)Glfd`fhea&g8M)Phg1wI1SbD5|vA_E4Rcqu+x3|Xst>3>w
zXHJf_6NmN(M(5+73^zo1-K<mkE7J{{len4lZOe^_#s4EbJUGO<S!bVh^Y=f$<2DyJ
z_u(9~%U7?8nk=-9TetVytp%J>4C(2DtA*~#+$cY&Ti^eD-R^g@3VzR5<&(7nwT3os
z+^7@3PexO9{oZf4RtPFQeE2XWJ^gWs)ysG9mhIg;_uIE`p6<P8W*9c#xfAohE<9ZP
z_V#@F%XXgYuNOa?nVw`)b*~uI9CDI6Fv~RiPgwMPcDbq-ih3t+`-fdRurc;(WycMD
z9?johF8lkxD7L(MBZsd%Jw5&RL}mHoJ+Z%z2sp(s+weJ_&*Q9d_4>J8IIDW|g|P2O
z{{>CI_SZMI$M%WKEv~#7{=c6%PHt##V86E~hHth(#^+~eXC6?qSyb~v{pQa93|x)B
z8`aHnZ<)L~ygBJ}+GZ1}|J;gtj71ZTehI&QxSUh5s*%flPvVs=?w9iRe*LlX9k`-u
zb9aT!FV%4UIQsa|BcspeEb((P?yeNEXW&tr?lJG8-Tw94cRyIY{n-5<C;s-<&q)dX
zZoFrLG5ZhG4^utMizfXDYi3WnknPga`)Bix#kY-D+Rcj*P!^Pzw^vzNHh*2$oGFd9
z%e{OV9*9fUC^emaDiwSJR7eU63Oe5cEm2vvtgWrBjq~fn8yk})c-V}LjTtvYtvxf}
zett7Me_z!3mnB7CUIacnGn2VON$}L^(=T7W`ZWFJ`}gw$;_bM7`qf|Tty>e^Zl{>&
zVHtnqe9DEFEP>Z1&Rw#rYVMb>^KGQJb}F=Zu>a$6o_Ck2B7kF~vsa|i%x%~2P7<ni
z3%a5Bcg?da!mpnicpO<C!_qmqpuJ)B{tr`be7F{B<WYNPPvz&-1IZc>lT|)_xHDfn
zZ};16+3)s#zo#I$@=LmX^zxZL{fwFanv=Zh>;5bkWL=W6;nK^p{~P|K+uxp2cwBbB
z&DFU<8X{ar1Ew%Qi^{^Tn|mTNp4rS}(wmiW_u>)$W<8Pi>`&`dmjx`JwsXN#{`kL+
zPS=(9=luBX@`_8*s9`<3%r4;#%=<sQi&t;i;qO(Ma!J;PaoU-_C#Tb;XA0i-=~$QD
zbBSrTcF$tpjep+u+VP3-?%oh#=xQ<7?|`r`<Kx*P+i$;hW)Ya{=N=R!<mu`8<;$0X
zH#ZDHx9!bMU$kMvgbNn}goK3|{m;!<woGl+>ecRR!y_X--Q3#j%RS1<%-Z>6rHt&3
zc22gwd+NGAm#Y5C)_}Fbif;9}zwd~hihg`!lkcZ*_n!H$n11+^vcj3&v8*{P|5%qi
zo;l|~=ZB}AX1ns{Uf686#$o=gxf~0GtDJblcFD?mSh_wsui`qvz*)s9qvY%SKQ<OZ
zmo9$%7WrS~^!<O6bXad}$-KOC)-qexIVQWcC!cH)Nb=de=RboU2PfyvU6r4oZ8p!n
zb%j5m>iu46Q^k2~A^T=M<aE6(w_?Zldt1KT&fEPmq}&Zu$Q(pk$d!EVaWzYaymwJv
zQsTGoO)b2dcfWkye);lskJQJ}p8{UaFSN*YOg(c<W7^YuPGOf^UD{HUuCzZa_<AXK
z_0naP>_<({2S$B2nyynn>&T0v$=^=D-170m>tc_2H$PqwHD7MK`DysoZHC&s1;Wh2
zzU+<jA8#!GskDLVyw~&Djrl$c&T2k99`E^R&74b|XC8VwmBgO$fAeU1yx5-5IY;mI
zU!8l!u5R8(P7%9@&X-Mm)Gn{MmfX%Kt7K|AwW9-69|{Tzb~H>qDc0S}$}Kiw-n?_}
z^0hAM>Cbok`t-0}epA)gto<_#)6dDwnl;O9?t>{oK|w)>{`~yR=;7t{=)=Rq|4#7F
z->}%iaNkzLPJP|A4#|I-CV9S2Ov~Z7zp1gKAXDxC=LBZG@9NSQ6k0qO*6~`DES~ad
zfxsi{1KRhJ!?_gSO$hSSi0mvb{WAHa@tMx)&vKGnKOJ2XRm@P}EuQ<0tt;yL2fwHG
zH!A<Q##}1CUswLjPwDJO$G2ZBb4_k%S==gXnC|`GDLG%1;qu|nJF35W8<-TezWZ0U
z@9(um3uaqtr%A@2`nwRcR>bLR7{i-$a-U}3dp!Rr|B3!t_vA}$tQMwUetEvD=fqBi
zC+7Rk>wmj%@Q7P%5&z?Pq3b(#TnK5n@s~G$53|qyzu#^zK9lx&a*smYjI(L`KKADS
zIR52=Gylm09tU?8Ki`yh*NQP9IQVe!dE4jjn=fXhoSkKw^zYBlmexuW-Q9Qn5)&2Q
z@A=%vv!x_@Ljq&=wKbAO?|=RJ_2T8rg{xM1y}P;j`2RJh&z*bL#I5&Xdi}?v;;E^r
zOZUh5`0#|smQMX(s~unUQZ+Iz?%b`d*+=(Oer{TK@$zM7e}8^mU0o4z@zbkTt(us(
zxc_S2_TTIW&U?S#YaZ?Kv%ENKm7<Du^ozrXC;F+M+h%sN_>Dy0G%*GxF@3ieU%!}}
zUye31Y4DU6biA=9lA%Q2vT5_($4!|%{pwewbFYVox9cYKJa#me;yiu&@Qf)cCX+eS
z!^OXy^12xv#l_fE9uX(^>q9}z-n}KP5yG=BUou!;;dI67+q<JSxl(HDKiCS*m9OjA
zy`I0=i|bkD<qMH(onCz1VP%z<Q}b-*svoEI|6grk1LdZ!$z8v`!lrS#ZvN>pnDwyl
zK(d<il#VSaeG%%~FPRLr-+IlfDcALzo<2!UD~Bz7ZSCw27q%?e#1^X&m}uO=HQO=i
zij&vtI5i!WnHO(;f7mUz(dCQeV&}K}Q|BbL3Mg^yP<(KK`O@w`5gdi~ADX`ZsOMCC
zHzjD^AD-)Rd3((|^`H2hie&o`@nHVkXs7>MZ{GReBIM}Dw(sPg12xitfq_@9U+<4N
z{<0(}F!14ha|s?5HML2zW_kIXaj<GXal#{PZIo+bVq(D0i??hmJ}9gXTkFKp=(k*1
zUq9bRd(Es_QbonZe>?9i_nqz5S?*M@L3CEqqne*hF6*MAxF(k+Ptx(ye7Y|`z3{ZW
zdtLlom3_=V?y<NY2z&o6`+)la8=KW{_Ot&f*wef2_MF7HO-T=*&OZM~JuJB(ip}>$
z2d8IR=qb0br8!U7->*HaZg-^JPgzZ+(xdvN;O59V6?)U3-8nM%_O;>_A7y#0ggupO
z%1b1hl&$qn{;RJ^Klr{yt;v*q^SwixmT*VTDru~E^Vs_7WLJCXLZADy{(Em!dMfn4
zZtKp9Bb%5G@=yQcd!{?u*dT99W_rG0d_>}(lU@l&Vnm%d7A;!D_KLU5%6O*Fzt6I=
zvW{Q(eOao{IX`q>eNUP(x452)uCA}mpAUyGsn^Xq`)t8$9yM)k?=y3)r@PBly4-qO
z=H=zJV)bfeeSQ9hZvA}`e}0~?pT^hD?0fmfhQ#I%w)a1M{;aA0{fPlTFRyIT+yj3_
zwZl4^nwa9MUaGz<uyA|Rzbtcm-n~6Pw_k5<xg%VC(KRvgULA|VqHF7({#e|9YF`_h
zQrH@ST^9m&adExS)s+17(8R@6aBJCGh8OucQ_g)WD_OWuC8liVh4%Kx8QF`q?dzT7
zvx0+!K!>K4Bqll@SDvOL`0Z7e)W5I#FTZhJOZ@!2d&0}hFY_}Nyk6Y@=Q`)f69N;p
z!x%0UK4{=Mc}`5Q+dW?8QgDn;Yn=b3t=IXsZY<ti|M1mY+eO^GwWUhQpw8yelgMj5
zC(quRaiq6o-?B>Uc5V6TvzDprmaUyJv&@pg^P>03*=4HoQ|-A9?Ck#cLfk%UcKN2w
zFVer<c+F{g+)(!&&$DIqteUo~FLST{=ji*H@4xA^Xa5*{E9%6aO}B4adp?=>aT&i)
zPs{OJ`e}bIN=-LNcpt=RBVF)L^?}BO=5(PCK@a>N=X`HDF*omN)6J*Bm#+P+e7eWN
zw(rrYjc+!K2p>)OV6lcJ%5~|IB|TaVJjWgu1jNSrmX?}cym;}+vuD3r1$-~hFiz(S
zTRpX@smbv6s~0a8Y}qp9&6}J9$*rNGp{~WBPl$O1d1+~B&9E$11Fg@VGHsgD(l7n~
zhL(#C_108gEmYI5<Jq9HwP$O0Q04mrC%30^J($(-Hr_k`#N;VKT#9wPHm_{Uw+cKm
zv-CT^jdi8>yFI_xw7afQlxgVOmp0F?NZ<W7-vUlq<Hgg90<W2Sa?G_$l8)|@U$Am}
z8_VgEbEkJS8aS({#cJG-|DwLGUU&MhcSY}Rm9lzH^Vw(iKJI|<#gE;8<0t-o*LcV5
z^W*EE?y~L|cdBS<u`OM{Ve1$FOR96{%&%*<P=3qB(zO1}PWLJ0a?`A{<7F;QFTT7!
z`Eif*#JKZoH||h-@4m+C@1qHyg!C?(<Q}bf_s|729{-&4)$7;Eudl7Wl()V3<5BVM
zjt-7Tj~+#A%aOdjEmt~d`@Vhi{{H^%t;nLOsR^n%I21d2ds81CY6XooG=#@hx-MI~
zlymh}uaXjz^tq+eeth5mUpIVhlxx;1^|RjD+1j9v#)kKkFI@`ileJd!RTIw4%v93W
z=2m1Wetyn%{q=6$=xsgU{&jJ*^9E*Li+Lq%|Hjm`MAky#uAjPMWaJ^Me7P5D&$ZM{
zdUts13I6&}aHq_g_q?5U?6!~Wv$E7C$Nwp~{dUXV@AKZ|=c%b!N4w}nw^{1;-uQf8
zy!X7l{lfOvwM$%f?X}#0=JN9H2|YXvx3=d`zw~?WlT9}Ts%+Q2%iF~#JE@kJS7OoP
z&ZymC9KOOqr{WpBKx5fm{+wVMG@)WKmBUZ^ZHf1DK|7t_+6?U8a#IAS*(zyPX)**R
z-uzdTS(yG~d%4(M=ghkY{@+b4{h#Lk@a`F(y=QKpo8R=NQSAH=yIJQxZ!U=cxIW{Z
zj?AV02_N>|;OxnAKJd+c$&`OHb2OJmb9_|UV7cIpx>7?-{XEu#SJr&H*3$j@{N{q+
z@lzO#uKr+YI*{_v)6+9TM~vxh$}v#r?k;<)WNSM&a&y|k&wkf@=iA9PA3U(ox&7D~
zZctAmC@6@7lao=w+`K%5k!8WIUAOcbW}HoXc5be>iwld|<jh0K0XzkFe;P_0d9rv%
z)5Ms)evkJu2Vc1(!J+t!d0zn|`-d|Nl%gB#ADv{L#HGXbt#|ob?ejm5O|O0A9_uf8
zzxs8_t>0`-ulY>(oGo^*Kg?VFe&P9>)^DoozJHvqneol%+WVE&Q`yf|a5scx^G#e<
zaqG8K<^EriMT^9KzP4D}{C!n(`^Wgrb&tgD?Q&|STW?=K{gQUX+x7LaTnjr*@4a9A
z`jc7r+^za-rD<tjg7)qIaQ@KCvJY=A#uq(3bK6b!_sf&7ck1PDeo<QXG3usr%q-&x
zO^)hcxEpRRHZ$-{J3H&?f2F(I^W|Gx=e<A2Z}-DtUHtyIAE$C|Z_7P#HZME-@d3v3
z()s`Y{k@d55p=~HgMg^0>Ibcwy?giO+}#x#SNrv<6UV_zOT9Dm^S?)D?u^l!SN+b?
za*}I;vomw`w>KZ(p1Qd?y%@Ay2s{X;q^{n+*uB5c;@HcD3&mUXqn0qg$j@8$Z{_kO
zU)-L5m9ti>w)-bBJzQso#>DJv9TQ$&o|tFetG`E~HZ1C~YR);Cnu+qd`FmA&+y9eb
zsP^r>(%#y+!LoS6lV?dCea9|Z)lIw{7T9=JT2W%@<&zV7co;8i%$I+6;I|IT)%t&%
z<3$)bPM%OuQD*jC??3lK0%+)=FenhQP{JkSNMF6;<^u~h|M+fI%|6NSyX7rT)5@AV
z`Z2#WT(3s2$f)SP^(^+wH`7N2-vR<Yn)_=fy}7!j*|6QJ)T!g6OM^t?XXbD1dT+l*
zB>ZHVVB9JY7<6jeLn&dW7G`_qTMZXC`}05Aa`{>d+q?5#vu-_k8hm%&p=SO2#}YOs
z-`i99=HA}wJDz9Qg98H{y}h};r|W&?mOOd#<d^T?KW{95l%sMd&;01oqdE~A7(U!M
zdF05E3r43}V&miG&z?Pd<XF{~!=N#{Rrk9R{7y?)il0e2(UHZ%rqjQ~MZM*R)!`>Q
zC0J!Q2>fvH`uRiS={}JSfBU9vvi-1R%BFCRk75NIzh6jGJi^`Mn31vK+MR1N9^J0r
z^kJUD$HVUPPam6ax2JN=vk5_$(()y4xL<lNb^p|#0B4Kh$6>#}&$s;Lz5mC<Wbcp6
zMZT|6nH02(><SfEn%uN`>9^=?=bw_J#fMfHe?IPff3oRa)fmgq+XUmgO<w!t#s6w?
z;E=mfJ(tJ)sMCS$^n!><Gj3#C<_QT2{kgq$>(+mc*RJp^$?NRycD`(K=iSB07udNL
z&z(Eh(R|I4B`vkTzilje8Pp;$r~2K_e;@b!|Mz>-wryp1YVB%%7*tkP)<v(a{QRsF
zl-hm-_<H!x)!ehF#6NLi{GShr>t_bclCod8bLXK~XD46zbWHk^8K3u|gEJ;g{`-Al
z`Gk(k)o*6-%r<ssm=PSLrqa+Ot;s23-?A*R<D13Wujc0EKR$J7fEJfsL0al?dc{4#
ziHS4M`0SRMtl0EsNw;fGOS<CfwfkEay{i9pT6WzZcJDo_<D7jz>YVzg*S%>!x5uk!
z{(=Qh_-kT*S~TY-AG4jQqjDhrn6-xfT%OHUkzPM13M`WBIQqHzOWA{Kg12t4@)*j=
z^ZTW5*uL|s#l9ogA0NFuZ<Fz?EGA)2>$!gQmp;sxA@S+cCySaNAC}yH_v%&B?QOZB
zalsD-=d*r(`BGwKWwm0RTx|U6wQE(at#9Aozh=#vKvsbdE{#7}1dd)25WQu+^sS_+
z^hLqIEoBu-eRuMvi~e}6GW+)|fkob4mXk6*-fehW-yiTSm5pV>XHKyx?W$^OZ32%Q
zEaEOa>3rm|WyxlZhjSF4f;MIxySFOwXo03`;4_wWv;PMF-}vgB@)xV);%}!3Sjo<n
zn31;Pm5x+U+J}uP*=D}mq`u6WIDgK+H66U355IODuh{p5U&qrX|44QukKmv8r^H=W
zD9%ymdY=^i_H)dPpI;px3r_x=F2%lZA+uC<!lf?<a`(pdpG@JhViS;)JNM@1X2Y32
zDQRh3^Br#8zwcjH_isWrXy2!iv2ieqoxhfr){T9&zgvFC1_mmA{`85(;MwPsLQ=27
z)8@zqtN;3agn!8qLpPJV9vN{LJ*;GQFe|Y!#xOGN`o`&c*L8kz-vxIUg}ZsT?0!7(
zxD*;*t8_gSG^ld}F|rVR=F1P`nR4}M7j#0SzZ=HgDOLUUuW>==ce`JTRdYLkO2#{1
zW>SC3+Ig{iXTi&4mE$^(dz<fbX4M;AR1jWpX8NBR39k<v3JkB?v=v$mn2eXLG7h#4
zGGw*n5OLlZwf5iJbLadPEoLtgPftlnFq(Pd{CR$_Np^z2e*eC?Ih|iSeBBrSgmW{E
z+pk@_7O1;z$&@M6ryG~Qi#f1))9oCy<nL-XWc!XCTe$jzsQL*N<pwur?mCM(FBU%v
zvI)#P*vn<eyMaxnD!b)ZzTcOow9S<l1kc-^>WVo~uP?VM`hUi4SCemHyq0y}UroQr
zX{#3N;ov=KzwAAecl#tt4o*I6+qZD?GqZ4hy_a9ORoTu4Kd)Z?H||Vl?8%AO_Wt?y
zV7q(m!qy8rYF`Q~ot<@h-DCZa+YimJd&Hj->+r7o07w79^UDr;UOhPZ`io7c^|-6n
zZ{5EA^PkV>PoF!tFlq1MhYx;yeC*idT3-HriP9scx2(Nxk6)y|EvxT1{J`b0x>J3!
z@~;jKlgXW+hR|{O+K^pU>S}qvKDBZ*GoDT1+O+&qq>l5cpOSxeKX<8T=XCsXYpYVt
zL8b|lo`uIv{C4V8;^HXqat5TebIWJcrHk*a^=)bQllBOS`!-=szO}>``Q4}Qo`22$
zPu`ll-p%h6+oea>Cdh2QGhagX!Im}o8=s$G-tv8lf5eXuQ>HinebuhZb%rJ8K<eTt
zySXcl?zRo)NSqeLH_y{<a-%?ZU4pjoiJCQ;yFSP2Ew4Ye?6#m=OW~^=gI%&=2{mOl
z)!*NJbvOF)a`kdkg{h6%CGAtr^C~JTwzRY)Y`&S1m&YgMa3DE4b!(KSj?R*mD>H+x
zzj*yR`Tf1UYvT4wK_)lP&9Q8Z`*}DhI{NgQ$jujCf327-9vl^Al~mb&*wNjcT~JVP
z@~h|Rt<%3By7#E@@2YolF`?G&Q(nt&>8iG{`t7v*OYxg2YEjngi;kN3zCQRlN6ISO
z*68H{q4(bw37*Q~xnZZZROVW_uUDjE%a8a6`x}fB&KxW&E0bC>MY`tvSCQ8|S-ZUp
zcKv?&iR)=%8%Is0CDS_5E%K|jv%TGZqYqRsJa3+re*9I_e7@=r=|&eP`K8wvED2d-
zX{iC)?=dkXn@>EgDn^WVR_E^UeJTuxdJX>-87EIG`ajG3sD1bQ>3Mf_{P%G*cm&&g
zUt4!q_@aPOg7p@imrjqumK@&~wkiA0-}xMW|NgCey~;r`af5>Co!`6m@1H+!p4_3s
zhyOaAdU&{f<tiyHAI3AYOuH*TKVy}hZJf?`^yty#s2{w?W+$_J=+IkyF(~q;t}I{6
z!G_X<OcyIZESS>Qc;4H?jjeB+*_`Ap#xu6@+f6u>pzv>!cgwvj)x5t|f%{Xt=X4yn
z86K>>w)i<$!-hRJR{XM`=5IbT@2%wGDRr~;<~uCf93?ob?Mqi!)%(wpR&!bUa&0o)
zlsAgUY3S_Sx#Rcm%v-xczfJQA?Nb6RNkCdaV$tehp1U|x&^7e`ll$!Z^roNR(`)?f
zUkt;VnZ^Apa&P)>z5dK)y|J+1EI;q-g1d4|Wi);=vwQtxa47p!r5F3Nsr-?*faEmS
zYX6@tzi(b&UF`jGN75r@nTgjM)fD(R4l9@Kv08CPmGQQ}r{?<kCs@Vw<HDa7@Ng)o
z`UdKF&D_;_dD1csiS(ea4|BX?^u(K+*&jV#z94x%V^VVR%603O?c6zY&YU@l&)0@&
zpPr_>c=_`7Y1724tgQajKaLf=d-twyV4z^}vonk~g0h8$g^Rni{FYDt^{Xl<*!E}c
zaUlnWS+i!@eP=o`jlb!8?=dN!wzh}d{f>@PXKvB-$&9@#*?-&iLyUma7jMn=b3CM-
zIwWlPnQaZcIVNf^)sYL)`B3@oMaElCO>@S_{JR-m-O{$6th79u@!GQ5&b_7UH-dM2
zJP;I^9~JK#bK*ti%>QLSmWPyzDHdM75`FgKHRc^limzBTXTDgw<Y?KP852?tOkVIO
zBf4PP&!e5`zqjX}%hR&5Q!~wZP&`l6vi`=l!@Y(&K0lc9!)+b29r`9k8lG;`m6x96
z<dU`LrD<93uYdxcSzq|Lxw*U8xVbxOIDE|RUAy+IKcc&@@0&gMqD71Tr0&|at8EK^
zKvdMJX}Zx*4z+SuHQbPatp)g~>Jz^)iS_E$t0Lm;`%Bk^X^Y2}O#DCn&_rc-aHkw}
z2;GWRtE9}bQY?Jbgg-y$zjHtNcwcW-{;yxZrEh<Kr<(QDizhHpCBA&_3#$^3Q~&DD
z%$%u|^USBu{@)HB5eJ{nPM5W@(qB$5dwrns!RsA&zlexloH@<y$D!7iloWxjS)#eO
zxAkVrFx+kD7v5N7*|tJs(RnNH7f#Np^})i5H*X$#^!MHiEsYP+<u|ppmZ++`zi@Ku
z*!#ihV)d65CP$7WoIJ~VAk1##eYdt18bW%zeI$}>lw$n@1&`f`=-IgOg_6=T=FbiN
zYFEJXt$tiypw1<<Q`y%S%kfR*{`oCCwx+1e>s}_g<H?u$PdB8yUu?UcXyj6Gc&GfP
z_b>7-BR;h+c=BRx>`@jr-!0|SeOJx?mY4i}iB@03luN2D6|6h%Rlne3Vi8#X_i9^%
zR<atCT(|nYO`AWQW>WOKqv`5(P&mIgr*?^j;iJcoK}mS)R?*#e?Rt*(vv(hT<Ufl~
zu5r<}ZPO-Anxr`I_u;_6K*y{st%(ySGCX<mq(?F|C_MbRxWk$-ZMVgRS5CBEn>?}R
zd-0k3|L-2#S;<zCl%&1Y{n5_3>i_gNPTAzju~9hUv26+KJPmV(7J-uoUNvZ`|FMxi
z(|724dF-}F($5*@Os<nHy_;%N`@~M>-NL{uWmkr0=KH)IH>WdI8C~<Ti_@+5_!oXp
zjj<r}+}THqm+?PYc&waZhUDHU($D_fx!-vGwEWSRWfv~qKXcjro%E%!Nvh4pmuzlT
z$NEdY54U%YbZ0b6|GwerW~Jx9KetWU_B{CB$H0lpGAHJ3w=P`r&uXsUtXZ=<y1SVZ
zPEJyNG&MYKVvv`Uv-8ZyzRP$6;_Vfx!b3tHoW5&V{w@Zzh2~}1?wR)W`}WtQraoQq
z{ndkm%}bUq2Q@ib1afX{aJ2by!P)4;&cc(b(>dnH#@E%^MQ_iWYJR7n*~8OQQAMTY
z>+9>?>ho)gu85yWFqklD(xIE_^L1;^?>=|VkB`;Gm#5wLRKIoEn;R>(N3@h4Wa`<t
z@yMLoZS^&mUb^sA{gZtB$e`-|(*Apo4puE_zgB*4;<G6ti9Q|*MMt?3*RP!TSX61r
zWzWN#&!1}1uM3n&O6rK&YxSb{Zg7mx>Dl?e-g{qfmrpu(;($>yTjJ();b+}Kj54{o
zTlW0@)^hL5vMC}pkJx{Fp7rBaOqaTr4|t3BM@<JX4H^SqKEaN8{cPDU%!{Q8y<a|i
zx;K7Wyyfo+9NeC2XXYGHUH*Ua@_Y8&40F?xex8YrwEG+uwY%@q&FJ2^bTz{)#Y3~1
zw{3W(X;r13SI>IkV$v<cj~9DS8uM@{gmWq8O%D2%Hhmpajc}Ok0crKBjm_@2ZiY@h
z+VxUB&wt})qsh(g$Hf0K%Ke_?u)l&qCiln-wlDhITbd8=o?r9M!^7i1g29j4_r}J?
z$3y+sUpKD(RT2~&?7np}=aUx~7wg3C68W&^4rqDQmaA8MeSLS_%`@?J=5Wl((K+5P
zFTb(oxQH6xKmXLDIvqS7@)zFq98dL;3|hBiN5ze+pBk^2-o80&{<&kU$NhH1AJu)C
z^Ecttr!6*z8yG(2DjxY8<Td}-hgi0M-~V}dRi>=cd-eFE`TsvtUrJuio~|;N`#@>2
z+2^BkW@}_xd!*NE3m$ura((hoxfycvj^AA!|LOS~h7B(cSN>@Vx_I~gx$XC(R2V@!
zolZ}_W~`j0xUfq5`})e@kW$%$Ps@yKmConahu*I3InMXr1-_v~_=304`Nut5v{@WV
z(+dM;K0Fma<7eqKm3it6eOul=y#9M%<@v1d{^1Pw<#Ka&m%pF3&!fk+Tg))|7|+G4
zS6y>**4%%#>iz%C<@X*2iu{+aum6^HYU%g53`GZx#sH>8CL0x2Bplb%dKJF0=HmJ;
zj%)Kps~z90xZx`J(o3AfR7G*`_p+TT*UReabBa{UJ@phtQsd4~e!lbW+_^LF-nn<~
z%<teYRZEsGjl5-3@PI+uJWobbgv-Uv?a{m4@70<QHe9$6z%Z#}OZoeIdE!^=|9%Y@
z6BBd$_wQf8>Z>!%^X1mY?3^Uo>((P{E%x!_M+TMrNnc-IHx3l}`1!p3X6tu5np2D<
ze|>%3esQt;<M;djm#wHiGsDos({o|p`}xzRiPijmyM4`S88-%>ql<p<2_LmyRsY|1
zN8x?D9p7KGAG|zy#z~f7U*5~9>CQRAv$M_f)0~b6^uHA~HEBpOy7K3rH8X>A^rPZ5
zqlJ%tzn@v1qr;%NB*fp~+LZ+<PraVqTQ5Il;X;)aAp)gV*XB%TuWi4ds@ApQ&pYd9
zVxp|685${4yc?&9rL9=$SX^c{<K)HLD=pR8)8_VV{eD%fHgo0EDyv6^B`=I$efTgh
zeZ}(v3z>78job<{eC>xH7FeWDP~9B)_w)Tr)kg~Q%Ts56o%$p7ed(K5p3<EjZ6^+N
zTGZd*zESr^bISF1&K>ba3<vy;8S136Ed(ddEHHR(n`8H7g7e&U5kF^rF-p5uS$2DW
z+z0Ch9uG_BkO^X(^6HtXc@uqiewR$PJ>7SUvwwelU--Mu!yhi(t31ST;NT_;n~#p?
z4}AwM-#ggt82{Hi?PwIMz+}l8Ut`wq{<_{tfTg9ib>V^q46d%O9lgD8FE*|9Q9HaL
z@$iDM)f1;)-8wlmHC1&>)LPXkz9}gxeX`cqGAjc`0^{TJPx@Y(%dqJB>xI`}>vper
zu2de!!_&7Z?|;=D@lPF*d{6IHJnqe76=0}%`#Pwi`paR~zr`1tw>XqNx#Ie$ar-Y5
z|BuHR=CM8CRuDO`l_5-UqI!dM?y0@^ruT09e0dV{(#!E2e}DH`^7rpsbKgmWMbyMA
zzK3I8Quw+hFIlpptp4v~n!8_I#7NZ1_RUcbCB}tvg%`Be$Z=N{bIaW`YrSj#D%MKB
zNUnp$rJ8q}b$<EFs6BiBn_WwJ6Zx)V-hwGRO||xZSbH+%mge-+`L5z^Z0vk84Q`7Q
zh1LC3X8N${>+4rkRz~)jo0vQ}E?=LrttrjfnHh90jam9RnV{8IKWzWVW-!y|$K!tc
zh`>O>UC!&TKi>U*U-I@lMcgN!7O}9iKc3{Rw@}u)Y=dU-vWU7L*Ve_JzGZt`OI!Qn
z_4xXYCvz7rTjn>{Yv<0LYnC0eyYF@UPO#c!&dA8f8(T7kiw|1AUEDrhNArB`zn`Kk
zHpwg2<%#RfsdJnabHepf#fJrl?Sh?~Q}@R#cD(TB=G}icq)(lW{QK@MgG!?F^r@_|
zVbi?r*>qc5GbSGSn0Na1>C+4K%k$nOtXbQ7@uaQFv2DNND;^53`_c+Zp3B+w8VW4H
zX?0E}PX!m(8I}wD3`Sl160i1Na&kIeBilMP`s3AYnrC8lRl5^-QjA`I{CMo*hq8XR
zlm{vm)kho@zc-w`)3j?@&Xe#Qm(BO?ow`}p_<FkS^~gOgTXc`|-PJz#rTY0^aqiuI
zB^S6Ql9dGaGClaaEtX&4;&X;HhpxH23~mhCzgGEfKJj6`sOSt+O|j2Gyd4*&G$*|K
zW;5|*z$KBU{B7DFKhNKLI`+Uz$-uxs4GoQku+^@vuB=W@R=o+$$Bwy~n3y;Su&}VQ
zIxY-gnBWwZxixCa)TyO6!wL%xg@l9{JnpH-aw;^4{N5kSu<<Pa1xdBZFXxCk__2E1
zYaPBeapI0bE$1G8$&@R#>$upQT#GsC?!NCkU%$RVV_uDgjrZLiQ^AYX3}V~gM%@#8
z_FmIt5r@K4&Yz3UOTBH_7qsKi+qM03BWnLtUS08EWyb}cmZ*1pdv~%fy_K`%`WrXT
z$ybZpIzHU`XT5OBPDTbUsmr@Xj-H<VX+zHSJ===kiudy_s+CxxmTWui{k~ait$wk%
zvHCkUM5}PBIG1`0dau6I)O4(5`Z~?!{}iUZpLd*L!LqH@>vuDY&R+7V=LpBy1ONY-
zO@3)8T<JYsuU6{7r*-G<Zp)Sa_Wu6)UteFd+uPd<u`s$Vo;Y>tR7G`l_O#89cY~&C
zw8PdUFthWutY5ExGR5f1_3N93)%`3g>gQS%GDWSO##r#dNLyR`@bdX}r*d4y`T6<(
z{CM0y>3GY*24VF#d*^M-zu&iNmDV*qzU}|tEnT|Q@b-o19zzpzbLZuk7cN}5@brXQ
zGm#fxf2lJ#tPI+lmX*7Al3;Ja(<76e1QbeyK3(8zZMqQs^>fIf8P`-Ki$MwSxlWUx
z+BS7?nJL4!Jip>ywv>WE9rMAh5%y*VZS#&B6>>T~G@KuQFD~kJ#;UvFx&kX1moRta
z-VS9y!0k}Ir|-K&a=DfDcI!!#&+F%8X7=)Mys%l)wmYitM1ncX4-G5b;K=3fo=fG<
zuC?`M%Q?NswcF|=!^UMy6KousHssvg)VF;8<~KJtAD`r6V`_T!Ah(N%>yo8QZ*t0T
zwK92ndWs!9l3|kc_*k!>xc=?J^77-X;xP#~?`_Epo^I)K=<s2~q?RpW83qy`j?2$=
z&*<*$bxlf=PkZ~X{o_G)`3L(>{<f-U;AyovWO)9Ebp9U3wPCj(n}v8WK5We6;C&I3
zvg)!_V8p$qWzWvde>_cW@r@fdBIZvlyt4nYQ>=rF;)Ff7Zf(AIongb;*LBBkXnthK
zRR4PL!sk%V(*2XC?@Qm<QpGg4mHYfQgBJ%2ZXa7c!!<`qsp{3r<#B8U|0Untv~OkF
ze6!}{Wq<qJz^3APm1;o(E%zNt-u;_V>aXllnD-{RKiA^2?85>JnLgV)%q^gjL5A<S
z&V!4qBd!(O2XrMIGBUWsR#ZF3jpf>PrH*Z3cY{J-eEsqJeAu2#)4!Ir7+&*o+0GEb
zuW8e{{_H~?hX1xx-<ofqH6e0=Yufe7EX(wcZ%dx=^73lv>bh3!sJ++m<x2_sd%ndN
zJDAz|5-u(A{P5*Vi_=1fk`j}mVr%~DYj^JCh%Y;J`}S^c#w9y%N=@`#84~qrYKhC*
zu;dF19Q9(gmw$i3t5oD&azgjw+>3Pv$4+&=kYkwd<kgm=U6;f5;n~V}hrdlfy=}=I
zX`>UmYre8q<|GTX*j>>&SN72Pk^aOD8J}&o-7iz0tYa^(8@sDSz2SM|JZb4U%rh9)
zTzdVr-~RWT&7s@aAN~Knf6<$z-s&f=zFOL|arXt^dz*?U+?Po1ek51D=JkwjP|0bj
zT)+qqvWFKf*RUP9dw%UgRhAf^mVW{dC#f1SW@HBacqJ7gsHR+LG_lI&T(XiR58J{k
zH<tX+3JU&t^!NE~9ky#1n;RV4CUjAhA&iM5>-Jvh16O-C+MQLHJ7-SMLg#iTwaEul
zj1vF;`dY^Qf|HX|!oJR?rnWZGMC#+y>G6xUZ4)!USCL#D&*-r*xr0MHeBGPV?+UFR
zynfw%;X=TasZ&Ag6FK<!wjJ3b?z-`^%JW4UO8WZz&h31x3@vSKWtt5P4z;zmP0h`W
zCGyu+Ew)$`v~muYf~TkFiy1XDE|=f1JMXqw@b&fe?v>Gd{#n1<!F+przI)X!k*v%Y
z7ZysG=gHiw|NnR0Dw|A+<oUuAxelymFv;D$pSgfLdCl*N>e>VI%uju0;IV%{@x;G0
z*U!yH=4KK_#r=DuJQM_tHoAT=37u5#t;uPj`@Tia`9kADhL&FG=bQABvvngkJ-J=^
z`PttIGiF%$i5%^0QfP5F<yfj0tlO2;r@*maFLKk8O`DzmPSeR``QUJ@_`Gg7qd234
zgTsTDub<syRnBVCc-Gmp!LIJ(qc_HP<w4D|5<YPUNTpYB&PZ<V=~W7<S8UT0de*8g
zieOM?yu$2}-t+ZmQglv^4jZpj%bq<pM~)p!I?^Hd<I83LjrITQKpS6;)6O^q1`5ua
zHS58<cYOKz`8U+2_V)I+#^|}1m6^GGd=ta{XZyq%GdfP4@{-_Tld&%2@$~d$Xt;Lm
zn%;l*ZE;d|c6JNQ!dITl$j#ka^G;&j8fDp|eCbN=PEJfr%;#@zJ$Tva_ve^^fQB14
zB6_4uxmJg*b&86Tx^w4F!PU_4#Fv+r3b+b}$5pC&d3pJH@0Uo{?#$qAc*xKtkz9Fq
zZn4&lZ%G$9Z>T3cXZZ1KcK#WLZQK7AR-IVjF29!X!_ArR*uiD(x<jl2pdbM?TO%2h
z*GMi;bX>J<n;2+M3&Vr0*W(VKn5Yc$GLM7-!_uWoE56-Kmp%9M#o~SjhVA#Nv_rI}
zrp_*Y6}b8;sQ-3xv3p=hNJ~QlLrZ(R^U@$kffhek0e*h|)9Ff0UQ0I#TUsr;{#tkb
z?Y%x$hjYxl3!hu5$mgls*vNeR`0;L>^z$bx*RDN!JAXefL&e{(*A0`7a4cE6^kFl<
z-GND}-UV;BUO$v!a_H_|+4;3)zpmv-CigP@v&rQxf=1>XB+po$WEGELa1;m#P*7zs
zl;Gju<UF{i^7DqYv$OQ}vRW*k{^CW(l`B^ktXae3-Y3)OwzzTnbn!)t7EPEx|NWOa
zD^_SM|LxDJ?AEivd(*wS?3~NrTmJv^S&@UOtE-E_L(bv$_Wa{dPEJ;wd~!qH-CcU0
zcY!J~P>BAU3oi}Yi~R&8B|G`;elYYH{`vWQKB&RSz>vTHubG%$Oh>1%deWB{7cB}N
zFodm-t8J@3&8WiPw`7TmiJ6(x^2>?m=h=Gr`W}67uzBJ2*Ka@VIPtWIN7hOtE-r3b
z?IMjs2?ixM+j1pVzdJOWvnk=@KZXR)dFL$uf;we~`R!Y7<{bO>_V&ia!)&KF#@GF1
zovh~Dq|p_zzwWQ(8&!})EoAtf`zX$N$p>?}#q!CMCJE`p>=3Y;%U4%dH|;N5GvoSw
zzqCO6h(ba_65ia{xa04)+rO9iPCm)9`DV^{^)4PZ;Wz&*<|<D=ZJ2gOLSw4ei?3C0
z?(LOkYi3;R*6Wm&rPanG2|Bqcrr;ne2S5LI>+K5{E{qOzUVJga?snVZqBiZ$v!zzD
zC04Q9pPpmwk=^$^O_1-rb9KbVd6#Z}=3yv)ey&x4W5VgDJKk(M{p%GhrY-&}>|p1B
zd1KC^yV9Ty_dC8`ixw0XP8N4NnPBi>>GZfmkB)W=iiliM&s`U>@lfLYn>oim@o8%Q
zTCuZUS58jO!_)KNy4c+dF2CGR`@5`1)>_QY&hEp<k1xO2gingEuC9)@yR8;b?pCh2
zPD)B@L;3qS0l{Ov(&^LtpTs=5cKyxvsi%B2MD)LS-d&{OwElYX)m5RO01^}xZ9R0z
ziG`I_QB{?7wt2o=L4iR~aPY?5+h$j;U;pm88&qvPEU=hU&jzn;+lx;rDwQi)tqyDC
zm$&Qb>f$;x)0mxML&8C(J0+KWLA~gAyI$+Hw6-c*TmR<yKIyVxetv$BwE4M7S89&;
z$*x$p?%kF>aqG7~X??*n)hku}*s6^iH=h0!%PIBr>C+oKi`BnW+4`sjPw%{LS$lk<
zvU@;eWanx9{W1&%uh(v0v~nfq{(rx;?S4KH2AyoV?RK8^;k_k%f~D*36+&~DAJ;p^
zLk|lqo@-RUlYXtrl`}^nK!V}u%y;K!x`;$-PYj4iUw6;6_-N<4$Md#)G+N7N;5bi-
zNs*;Qp8IJ$PopVwQl3mo^|MVopS?TJa7_P}=s6duRJJD8gK880Wjdv-nZ@$(#k}dq
zQ+5W;b1=!}o#Z0e?9mYZJ$;Vk49^L(yG;w9rOlK-bLH{#S%#O4nV-)1^5x>Y>sngB
z7Wun~a6QOnnC>xq3*Uj*o{f+8t=PZZ#LR5bx^?F^?M*!`c4melbCW`YVcU)!76!)>
zjAm}A|6f=0_v`ht=jNuSA2+zAGv2#*4^*Rmdvmk-*|W4aH#f8Y{q^<mfktN8Q>UI5
zxwyG4TCiZjWdZMl2M<m=pSD>tYVEem+gKeP92^=B*9D3c{`pb(<mpq!342_Q^++a9
z?{2xg-NeM?hVA+2?RiJ1Xa)-i3p1COm)HD!I-Oz3|Cjvse;Oh;rzt8aF&#ac{^a>_
zMx|Y12e=uOI##e8SlqMm{I5;DSK6EO#iu;7I1%aLe?C>f)$#0>O$(+m&D_3kq5kiy
z(+%3v*hE&D-1vOk=h-ETyhnF$*M7~4<dSIRa5)ux_jsRyTG*`A6F0tJ+QAckzOr$j
zAJc>b3LoS}H%Lj|IM{wO)KX70-s{l1wkIh`SLS<ItnM*9Cm^cSQu{dW=FPp;D(#0K
z{^4G5??~iRP}N{ReeQSF<ENi)TJGAW&0+CYc;99j-2--$P9I5k+q>obO3RPjUrL3V
zH^>}leZK3%Lypyo9QoTC_U>spn_Co?bmp(My5PxajT5-qF6-4;Jmg?JUABMLr?s1#
zPrjdg=(zND=L5<Ni~Nf3SGmRC^WV%+yfM9RUyN=2^V6c%)zQ3yKbdZDCIqxQ-()yu
zc+ATD_IqYTBj4h)eJQt?P65a4lohreFDLGg+}4}+;F)<ds7-(Q?%sMGx5a|(e6miJ
zm6i;i5|UOWD=rsAl$MrSl)Mm_HA|*`UQlrG+jEAq&#qXv&Mh=lR7+d?;+;D@y>87P
zJ`}jPxml^$u3x$G;Kjx6x`#UV@3(jBk+_(<Voh-)s9gU%`Fmo(lG6Ln<|qm{rCCmi
z-C4Bs^8fQM7cD)iVP<A_Ej>l%tNqnn!HcpC_lk>N<Q=<VtseY+&r;_psmng`i(I^w
z&7$voUvj6wxmQP-lP(xB%4<tb`)@Wq)Kc3x?c)7TmTf#eu}zx~DoiPm@rl{@eQRO7
z;j@bR>ldUV&2H#2y$ED5T)w|K-8NI{h-&|))z_@7ca*;TnH3uQd2dsLYXV1E*t0pU
z2RMFocYdijmA!lW{Fm=Q(Ydk(JU~^<xAAr3l$%TsgAFR?z1%nF=@f@0H#OJ4zn8!J
zGwZJ^#^w!8IW}oe@{CSg4U=`bpTS~my)Rl+uIR*+Zxhvf&#KM%8ms<vtLp^eCih>5
zj9qv)Ph7Zi3G3CDyaK-G?mtygu5jPY%)sNTW)i+DMdW3Wea$1=g`CCBx57DNUA40|
zZ^>9U=~eoHLWb$OX~nu5n>!qm-`)SM(qUUUjYIyMKy6g^s>p(*qdup7XZ>RSdAP-t
zL2drdzMUsDcP&4oko-$|pZB)?0asUxRw_lYK2W=@#poTsKdC3Scv9>ep>P&~sX=W5
z^{P(HS0-@wZNI2vG$nNVqCLkL_8wGaS6{9ZwdF*jVGMXk>|e%Bvzd*N=L;E^EH^kd
zVgCI7o*teVXVU}(m6VhW5)Lrz*tzrOR8d#KuV25eSiRagIaxU>DoTNa=~$oa?Nn*E
z#e!U|kFAP=gM~M3+7u8K#l@hY#3N%N@bTlv1()C7DGU1q?E)IyaC7?i^+&)7<#lBm
zp!=3fUe;cgG-?!(djfK*NYV4ad8b!>)mWS5xO(B|@9$m;IdrVBZ*XR~wSU33{k>HT
z%96=1_pbcChyAd!=B9@YHa^c^EW08;=cy70L&HKJk;0$PR^ODneK%R|My)X8d#2_0
zA1{vXxHhA7)9mki%}-5gc)=R=_-w;^jv0y3SF}&bHpTqfH6zN^Wa>7HwU^Y--Me`3
zN>W>3dfUE>FN(I`VGiYxdd9qUzL2hI)s?v!PRW7KEhk;E<67}|$?e-A*SLbc-`}4t
zd(mZwV#W;qCs~rSPDKT5ThF&><KN0<+oJ^w{tKDiyb@P;eDBIcqn#h!nI`>SBmCcu
zqo*_H<c;g!^z1Lkf~vsaqcgWxJOCxi%*6MLrgXB@uwJWP&p+wp!VjOAPl_01W+z^=
zo?q})v?+#j=P`DMgI7ZMFWxZc{-Gzp*SPln=lL5S2gTj5Wn!4OeEoB#FJ=ep7FK?n
zRVY$lxFYrU^XzXM9><GXg;=~jD`@g%nMC_v-K$ksp1+##GuP1iLm6L>)nsSMowIo!
z&-Yj`vHW}UsoQmo>$aY2_@d9f@#(|EYaXi@msN2*`!~&tVZy#$0{dfjKVKrQyKJ3=
zU#IyIhquZ1`P0%)#K!maeqXZjmrX3w0kb_W_DgJzJPTnuFoV6!p3BYq+?7q8UWy08
z7dJ$vthg?f_(mhh(CohdGk1nOmRmOVH6L{wK3lDx?C>Fo^+4=8$GQ8M)-E#^5$kN6
zVq{tqdQd^>%GNN4{CBg{Cr?QW>R(Y=^{BpC>R;8uONQO$;m?J584T{HU9VTreY5xW
zwpvj^+tU)(m(=IJRTTH-IB<3HnT{`7?G5Wb+cGq8SawM{f4Dl|=+CytQ>@k%RB;F@
znwg0yDk^&T`@2U*N_KU11;oVkY}jCM<mk~zp*h@54EFZ+KYsrFx`H?QW3yq~uU}P9
zo;_Q%XU`p>Fl_?^fzHm(4_}^`u`TcB^xU_ja#w@J{h|{qs?Q6uF{bVkSabJzn|__X
zJ+JMXDaR8<?Kd&T@H`M_U}jjsV8eMJQ1MmU=jq2*Y3_Qsz{chJOYxYh@}Gx&*E#Op
zx9RzNJ+@ccf=mA1J$fKu{rZ-Jciev#aV%`&d95GeD{K~jxQ`JOy77K4+UKVTwgu@O
za93tec5t4|$rjA6*tc<KQTgOK(~|U}nF@K=PBeUQy6;iD+8y5VXK^knll2yFJ=d`P
z&^4pr)qf=>upDZd(>*6HJ9{moYkla$2fKIbY@hsGLE|L*<aik`!{BB|*&gOq{iX@m
zjU{zzw?3};eu#f^<^xedhKBXa|DOD0KCi~ack6s1@wHOEf74rUzRh2EDf#i<%r`%-
zyE5Fks}(X^vDb7%>BFD%^0Xf3CrFeT<!YP!o3OLe!DP#U3jxdq*LkN`@d%2{+b0l`
zClEb5F=y55e{=RVG<LjrY0KY}>swj+-Fx}+K)&|FmU|&Ri*t<M^gYVj-8NeNd}$wY
zcRJgaotY=1er`xDdM#)vka#&yaekwwz?9t2rN<U%+cut(y}#+y-TgOwIckKCDgOJF
z%EIt#mXJ*CQ@7onMPEeugAaIQ+J$fYD;>7yUG45~dw=yhy!iR~WVVA5%g!a&4FX-f
zUFEVan{D{C|Js2&w^|NN@fI|FZLjk6r^2Q%yDOR2PwUsEslE=k+8gKivaO{xf1;Jc
z%o2^`u(be2{%fsw@$Otb{ioxxFs2z_bZX_b9Db}={NthEBDXg@zbD*se&&Ah<9e>x
zIEe!8fP=aYtrraIOr9LesHr~5cWpv`Y|n(<CkwtV`>atjr#Lxe>v|z&@o$IMr5j(k
zqNH2ZU#-KqkJ%>k!c@U^WrtH2sj*vj$TvL66{-)^FtOipan(a<35Sbn67h@$e{cN$
z&ZB(j@>_FN#Z%1rIucI|G_Surdtuv*iIHm#i$|Z1$eUSWJGt%Gqm!#2$3$(YNX`}f
zof*C~wfYoCeT=E$j5fDwr;OPLW}o3X-aYHX?|)L?9<TG7u_oyRZ}R*5pFh959<=ZC
z$Ad{FN_9snR3EKs?7uMMLidBUo1|`-&EDd%{$8tZ>->$nuJMOeyu_xh*4I?pdgdP2
z=Brm)PCZjfx%&2S|IPeOla>iHG%(hktVnz$@3(&I#eiPv>%1F&=k;>Uatl}2Id-8T
z<OJ)>NJC@cORLKheV=*Xi2Swr^6x8oGxfwpD%8G)fB7!U%3u+;m$^TG|CN0k4lIzk
z@Zr*p-+%1y?On92dg*~vN(^t8-Pp~r=b%KgONpt<dMTz43U6#({49+cKU_ML(8E)#
zn^R%U<kRs@>sY-$<FekK<Iee^2XyBBZM*PXC@(Kh!Zb@HD?5AQ)TynnUS&<0GG)P%
zB`ovi&Ew$bcTY%IaQQ>T-HUovAz@*QmMmd8dp3+aLtb9~%lrHH_4+xUU-|sQci{{x
z1$LKp_U$Z!iE>MKJhn;j3Nm?DxmWJ&+P*gS<w8na?R$3=>L=@Tcf4cUurc?(sEf#9
ziPP^r?<#G%uVE!<uVmU>aCL#Zf!Uj+A1j)4e$Vdh^;mziwU>2%a`Z=YgHAVtV;g>5
zQYxt_H=QjNcr~Wy%&om&g3m>-+2Z+2)|Y2S!&Bk9!e8%J<>(!0;ywKKpQq+R@rSD#
z`vZ~=u$=ISnq<()CbRMvcYK=N@k?4}rB%ILj;;Rb^Axt;5uSRMHDW`eOL{zm{!AHd
zPLsSNwe@ToPfqpUI?6B4Z@I5l=j6iuXW0aAr3ru1iu!PM{?j)Z`&3qyn&lN9dmerI
z=5gsYnWD#3e>~WAQqjcb9yiy_QkhASiw?`PXWjU2t)-j9!ThXe-F;hmiQk2MH~zBB
zy1DV+k=Kha>eVq^ve<BcY2t~9;3r<+mlXe*@}fS{;#a(wAN##i$BzBxGfMkx*KMUQ
z5dP0>qR6{*%6r*Vs+0@sOqQ;nc5F9e^WF&-_Oq1KSQM1D_RIEj?D*6EQN&X7!lu(#
zvf5&Fo2wUaO|P5jq<fWZ+WwVHEM@OMe>tn)eREH5p4Z(?GqlCkfAY_N7G&%mw`-c@
zt0f;7`@HSEp!r#|;EQWO)$J{-SG%7*=&Nz}hoJG5+tN-df8SeA+U@OBeXX6}Aa~x?
zZO+2hBFuT!Q*XVt`0{3I+5O1YWAcf?`6~YfgBM<iIR0BL*7jBZd#9iA@rJR9Y#wUI
zPb{zB{^xW5o)TH(E1?#-$8Ur*A3h)Z^vlhTd7C?!Ch1T5_3L7@&+K9kD~C5b_lx&N
zn*W-*_jt^%Oc}oR&-_i$)@?$GaGtQlp(pR8rk{#-;bZuxyj=0$EmfCIeBJk4K5)o4
z+^FoISbnG?rT&jZ@}iVlHzUhiw~b!PeC9bdCF^wIByG+OQ9^C=>TMV4?QOrHSi-@{
zbjSJeLpdq`U6*vi>T}pxb{-1q_eqt1c4VRK%tPyBZ@=!?|IPDLkJpx+|F#*J@~o_u
z_t@#s)}GE(uw%lJ?8Q2Y9Je}WiZPuJFr9VEYI~B+pFp`w_s%71<+CaUF&q3k$hhQF
zkb=TR>EeCz?(=(ZpSk6n>>FcuM5)fe`0zea^@0y~W3I)lbwA+|zeGpQ!!Y=b_}ydn
z6CJiC?))XR`CiZA)t?IfoK^}e-XplEGx5S651&}WISeP0F4zXNKGU-0DEV6a<?H1)
zjW_-`Mv5I$6y}gBKd#tuEVfS|enI^V>t($kmbbo7*`Qn*rSYWc@~3kF+y2^jG#r0+
z^wOG*j(n+4j1FCp;B7mWk#YQERajW^SDmC5_4Kt%OBHNhtof%Ic>U4ACsUV9u{`#*
ze0uf-86(+~ikCIFKjb*Qa=O}-d0g^4PQKMWWa<^qvddk`Fu_KzZ+ElY{X$LafQ^Di
zlbjcSDXq#)OOxO9XjjYeg3A-0F5o-1#%NM<#se1~-Z>rlM)8M!x65s_&Xb<@{N2O#
zi76jKPM008+oqhs!?o0WFK2aspP%BQ2ENq){gIE??c>Of*qGh%BJfzmOzp4VSpDx`
zEB?4xS^03$hA-DDZ2ldT+^X=rq-p+q`D1;u-Jq7u^XH5A?2+;H^*wRsj7wUY+LI#7
zn%dfjFJE%<^Yic6xzkZ^y0cz>bcgB81f!W3E?sI`woJ{$)O6vxb$n@?uO5m5Pe3Z_
z>8(3{Pi4;J=l6Ch&M-6B{kthv;C*mIxY)4==cdnH)@3pE4tF-+w!;k9m>H6DgazNS
z8*p8+`D^Flw8?wUeuERi6E78P+?+gFY2A_fV7peYXBJ^a;T4LODQuIR(-ii9lqh<|
z&-CKYUC}pky^4&&1)hJHs=lo6zVUEXZtT9@C2qg(yfjzWTl|{M{#}5do`#`P1y>t;
zyu<3gfBm(Ue=K)DZvJ~*@mRLOvg3Dr8sAOKExle|X3fCBBT@X%e8x?k@V;c8X-6Kq
z%<Xk<NRU_k)w(m;Ym&U~Kb6_J)-ktV?l>yxC8_iH>~6ij1+$m6S;wvJnIQ4B^N5DO
z*XfI!&LpjV$Sr8Qamuxtm29?;*8Ds2^CF*<&!ayYry_!{EEW3kH`RK^wk@J@f_WZ0
z%qFp&o%-(KiPpatA};jU{-4gt5U}HP!OK@0#Xc_HxI!{o&gu-8S*XLhX^Q_Q8TdpP
z-B`!(c(~T!+kV;L+ONEZ!A%$S>Rw3q{!l9AUVZXH(yeIaj2~|c6&ej5t~@wp|H?&g
zf4%&;|DANDhi3RaO^r358{R2QYFp_wpMhuB>)aylt}+ef?;jjLv}ivt&oN5fQ!bya
zxA7m_$-6ddb2(*?J!m>p)YJK`X?1jljL^H9W|6qQLlf^DW@kKUtf+CN<k91!JPmih
zTC_xN$vvL(-gNyJ-nQ@<A)Ci;0UvhUbh!O>Qo`rGX%jkCbl3`-ozp>st@4mrhvza5
z0xyb=Np#iK-Zrufs$dN|abzb0!^IWuC*`$ukAK-3q*J{8Ld22S&r4kYWSp^VxYWCP
zhUayL`-;y4Z(Nz}(8N>ctgf8%Yi-D<-@nyU`QDl;-1PgCp?Ti*<~03?Y+u7WO^XCg
z{&9Wkkf<>7wGgm-oAyIBmO-sc;h<rj1#>K)0Xw(Nfi$604QJ%L3_pD0;3zuuAbat~
z?@!P8-Oka<cKum*a_!!PVpXI4+G(G^`>D3><~gWbWBB8hhRjbDc`klSw>y&gmifPf
zU*<e7%J%s1r&sjE{g8uhx^L3OlPlk!jud#(vOq=tNNmRYg+-fc>=L<+%RA=RRix@I
z+cS+th=Xk{=i1V?Z_Z4Uxr;kH#Y@Esoo*)`D$f2S$>74aqVO>5!Y3=IIW83_IDN&S
z>Or&5wBTDk+v~Uby*bYJW!c2POG<mb98$}%4NA8x+i^Ck_}vkK8(s43o1{O!J?9m+
z+B7Mkh5gx5w%{52gWFdu+;vINd{X|b@Z-#!|B^p`c+u~v=W*WIGuUjO#lD`WSLB<5
zmboqZZ*it;fBPYu$Ff?v=}#vf^~qk*yg%CF?7MP)6EAy>)T}$kHLQ0x)fs5#*z~#o
zn{zB_58LB+57!GT=*sEdEmbw{oc6oRaG`PG<q1!(=+)(D{^7Du-OoC4rlImTwHTRl
zc7}v|2ihmZPH#Kg8qc(0zRvlcy}Z+p-DjORQ!(Is)656=UwyHB(Q<PG|NBpq&u+ZW
zD8oE~BUA8$7eoG+1@GdFYZ}DWjy(D18M|`hP6;~&7WU0mk3<ez&i(P@N5YQ}4-ICY
z)zH^>Pfb-_wR-i!>#qYtLt9s^nx|W%EyDHV=TAiy6&6KBMZe;v0zcb@j9F(SA4*g$
zH&<bK@_5n}i8XiYs$2vn)wSdn%kMq)W^&O!rU%{I&W8(Mbne+HR($+PYpc=LlZgt(
z2g*g{WPe+VG<`XzefjC5?k`VIth486U2r7f|HmC`?mLxyefP_zR&v#>ZowCFji-Oz
zW$wKst~JwIjIVyKSdPTGPf~o3C)zLHSZC+CBl(6m3&Yo6UN*a*Tct@~d$p%SJ5jst
z&%EtiuRnzwHM02h?wY69x0{*e&{^ks3*Y=|&dI-N<$ZIu@brrv4>Z@^;j(5);FC}*
z2~9gGZh0mnjpJL`qg|h!H4k_*Ix6VwFqpGVc3tYzuWY*uPfW=0pJn1ARKuke{o(cf
ztJ9L%KQECn3wHZ)IP8yye$Jur`mhbB*qDE{?|j_F=_n%nM8l&|aa+xTSJ!6v)FvEv
zRy<k9A)&+T&$TT?DPx8C9j1_u-3B6Z2eV#iS()!!X?3gNSB&hb?~IZ5(>Ban8a3;~
zlLUqXKh)WRZ&_QOxsc-YsPy6oo~b=HK5Ns~*yU@lKEIjEg#G?$$7kDJa}MOZ-g<S3
zdD3@o$xC~8DoV{u^jo)j`jK-y8+l^<{)BX`Ql7M6+xMeBW`D{~T3giYu@8ykdLiAb
zpm6odlk(n6(W_V4Zkf0>>{;|Hu9+pKnkJJHV)y3DMrnQ0`EMS)`AdEG{<@v6e+*u}
z3f%Hd_gY8=&#MI*F0n=OEB_o`aN$StfwTIT9zI{6w&<jl*=tRe;DiHb^`nmPU%b$@
zNq7F{V{@1Vreyu#v+QR&9&_pSuiTIC=J)K#o>y|PyEAsyzLJij50e(}-ERQunQ}j5
z0!_xuVK%s6V9<7{cYegTN;m#AMd9Z{3>|LGcQ=+fsmJ@jRa{YWbmobQ-*Vm4+t+DK
zHk>RdD1O&7=w^1nzNf`AzRp#5d(-#f<@Tr}{JH-GW$Hic9Xm7W>Ta{=3R>m=4;@;5
zu6^g$-xl}RJ(z64C@6l<FRhmQ)b_P*KfXlEoHB4b%y^{ij{KA-%?ngCd%RAr%X(95
z*v-4grimfpMDN8d-=F$SKf2&ma<9cVSH`yca_kHe1*sOYKUL<t`fxbxW}TOjbmRXq
z&f}9MH~jal*1oY{&i)ib!VlTPj@<@FT2J=9-qI~^w^6QRrWnu8**t%rw**($yZ|Z6
znY>AQ>Y)g>q7vq;!wE?@ri3NmJt(pJ^&=0a1_ArbjcWTBvHldjHb+cOi}5X!M_Hz^
z-OY%s@Z|~ud2@u)cD^h9y=vo^(=w-pf}_fm_uUUX_-?kSC*Mv7h7Om>b51gD=czoV
zRF`t~-C^eF^T}14zy7Y<lg3|nu5$X_DL+iM&YEM-ULXFa@y#w1hJ@o;We<LKzUE|D
zv`6T{x(`j~ZZt59O219oG~0!lFC=Hn>gT^&)O8*m-?qrKB5ixAt?u45@hMGGmy=Z3
zd!&WtA9;32|Lu|fgZ~~Eygy-{Ak_QArdBdf>eH6X|86OLHncE*UwTev_W9Mh;va4u
zN~q<0Fmqe%=E7Ml6Qq~z{;Cn<7cO9U$KY-+x59sh6eGz)hYt(N>FM5hSz-m6i&?pn
z(`qiC+v1ClzFv%r6JS|!HEYN2-G>h!X1;gt-iHq#9(0~P&-5(*1-InYlK2a*>t-Yz
zyY;p<EVjId<-$C^IQ|E_`Ht5!ENFgGD#fM18pLrhPw>j3%dY=sx9M!|khlEG{&D`<
zmD9?31Qi#T>0f)culr}G|G{r_(@w`9y}$78>W>v?^K6VihBG+q@fQj)GSA>GwFuZK
zsI*xsS>nuEzW3{13(ebL<8Zs{+JmLF+au~G^oRUCT60y=#4bmSqeWV1-jcnkuXT?5
zUy)~EZk~NdnDbw9>`v8;-6vGsByNOWo21*GwJ_g%S?pTVO{v$9dp{P4f4ML8y7Zf4
zQlHgYH+VYNa58wU`pWlMfMG{&)sCl8<x8$VUN|+<Cx_d3>a@EZ@?{|#cI)*m30u5)
zpQ?D~qRn-DJ1@TaJMmwo;%e!~-iO7HY?r+6^6-85W~==t_}<jnHTTvfFld?<X_yur
z@#A-V_WfwbJgF2>nL3@uwLdQUdG|85hdqnjrp<S4@uLJ==7tp~8?Q`f>iF-l`ndDg
ziEO9qH|p)?Tqb7xB+qDq!-u!;Z|23Q7%Z+*THyM3qwEU%ZHJ?-pODNDcX-v8leo2g
z`^~LSujZ@ldE_3k&A(>P4AZpbj1059ix+6yoNKe))yA?@Nb7$AOV7N{Q?d37x3l!j
zVk}+or1S6@wI%y2*)NMm@~(K*|283XcYRB_(<{&Y6<@Y4U16!wI_<NZ!Ls7>5^Vap
zYtu~_)F<=twIBZZ95RjnbNc4emp_Zl4c_0I^Lnzuy-z!Tz27SKaq-+ux$%lM$JQ#$
zWHOp+ZSwJO;QW1?!~afMX}hpfHt(k1-47F8|7<wmG9~B7jh8>Y?hCZ|?!A~dzdGaj
zwVu3#7hjbBz04v|v_I<9t(XI{Y7#wxD<0qcrpRHmPcLn0b#}n~<<0(U*qPd^lq*{F
zwJyc@$3;{wn74KNdtvRDtZ@^sai$~(8h_z+TmF0=r<2>yq+`{Kb-o{1BfjzHLFYFI
zqQ52aFxnP5e*C!Qn27e;m$61yT0Hn!Dk60^-~YY$#=U)F4fix2{okiuuun#*gRk+A
zsaL!TYgBMk&76NK#oGc>47NY|d$@ncmP7Y)u0+|*c4<C+GTzk7UggKqh;8+!{~lO)
z=K9S4>4FYQrp$uRB>Ro#KKc1zIp5JqAMZOUuGsMCfRl)sT=~k_pxG%dU*g5Pv>1K1
z-z?i^^+9<J(}@%%u7n=TvpRk*jtp_k0sIRNEIqf)u;z!$?jO2;nRoL|zZCpym)*IS
z2M-@+mXn+NYSWy}a~1~HPSM!itMT58qlxKl_vIc(Hy8fHvkspSeKNr*JU6vx?TbZs
zwwld1H#)Xu8@pt(uFDp=15a~z&r@DhTF_|7U&Z_S#pEYy-?wlV|2VmE`I{sCWnY$w
z)l^h$)IPi5X3E=52k&q#elcrdMMJd3qnb58SL{DuclKfIPv2+%H-1dq%)!9+v$t{j
zCHY=9&o^21+mBW7A8fzezhjSrj}ON?&qu}f{;!2RGuQ6xo-|kZ)q1Cxj#8fQ2Y)4X
z|G3z9@yv!t>CY`6r=%5i+}8}|lBn6bB_hwP<HWCxEWDLgW;Kl}*Hq5+FWVn~wkYzU
z`PLbMlP`8$xHw7S!CkX&S6p^Qp9+z`Jny4RxYq1F#lPHse+c}=ru-yt(#ft{?wPg<
z9ep4DV-Hkch&cV-C45q6*~i0|;&Lrt_2o4G=g?f=@%=zy$j;Zx<L)cJZ}~Xw+pE5R
zoY5Z_&t2A3Vj{Z4I#)U4&(oB=tC4-0wbtfUS!ev5lgp%-8x*_k)OJ=oE&rR;WXTc3
z@UXz*ztIi`(6syiqNV`VjG6BJy6r4WZzZX+GU!h2d)>EaA?w<!ss-GAj0`LO$Uc_Y
z-F3?TiXKa7uw#|@QrSRu7lluccE|4Wn|Vw4Z+_*(lq~-#IT5Y5nxh}sU#gts!c-i=
zAo!%^NVY1oUs_twBTu%Jn&6bq#yJ-DU0Ro3RheqO+7VH2b}1^|<>x;ujXS9yI={F0
zs3zQ+t*nvIA^va2Z-&iLQ9;wWJ+fLGEFU*7n8N)+{FR${|3oFb4xS%X)voK`xl}Zm
z+PlY27TjiO7t=W7@uKh*?sH;itoV|3Qo;OOx<rtZjIwjC&JU(g-J^c5r*m_)R2_Nz
zO!2ht{p)XjH5=^Q(IN6iFt;<5m*HrXd-wUKwqyh2$*MbZb~7lctIm`9Z~N!U!ieeL
z73)q`vU@g8j?EIE^!&)@b)wrYa6E80KDTFMiP9=20glXxA2}KRzg*Jymf_d;4Y3Rj
zH*@w!JX-id`u)Z-8_}o;=byzEb1pYdU-f<7vU3wA%hkobTd{6>U9;=OH>{fBf%!9>
zU8eSITyJH$@4&Oqzx+<EX$@ttT>o}`bdS~X@U#upCbw+G8DH<#zLu^L<aGN|>lS{i
zjtx6!mxs?tx4&bPGBY(k>~5X)`u=qsA2*aQ)6F?kpfUM&!HrKdJsdjRdt4b_>h@g7
z?KvKq%*@E<!n!gutgH0xpV#)Mt4;YjH%PY6aBVxI<gVYPm)KX^x8Fh}k8zT_*Sq&m
zGuE0eD2NuF<rV!v@>$!1hjtuN&zesiUdR3U?Y-R$2V9PO+rE~)XZ3bIccJav1)sP#
z*W|4&kxN^@b=8HW4NE@p7e^fny}~Fs?ffpK=SuG3ExtPiUp&(LA~x~syMKiiGUsmc
zKo-kA7Fp<gsrcfBM|&2W&8n^5u_kWo^@lOn4$s)-V{-UT)_x78;FS+&?1^>w^VR#L
zt_EA_@okGMV$Xk`cH|sKqkD(R&a2tJGd_eUF*bxxxtgW-@m5Ao?Gp|c^@Y511ZO<S
z-O6-&npo!6rD59P>p9H5YaVZI{NpQn!haeImv4)7-YxsyJIx^yh3Pg%`}Eu%Uh|s%
z>SMs^4HbE7?mqFoopXr${?pBSC3)x0y{4))`^Xoz;QK2)xn|bxn^4A>G~s>59jh;u
z?I)j4d?kD4rqZR|!Tc6eOpS%ZWNYs{?K^eypY`3OqD?FOS&q#}jnWZc^8B^^;(Lxw
z^<0;-%O3VJf8TZM$;k;vW&Y&rq&NvVFj(}T_jAdz;B+kCc7b_u5?}je_c>hBjGMF9
zXNB(+X=r9}aw(kP6uoux!pWblZ{JV0+P9lU$iYS8fi>55-r92uYpTBbEoVAWeVO0t
zjd7>j8mnu~<<olw4j*{qWE;hQBmDZmcUD(zN-BHq_E)ZUJYv0HbYuLtFM8%ZPHAh;
zrKA-s()}{yi1eCy$K?)cb&Id_%>VmI?Ogw&Q|+%}vwYW0JDA^K$}=hTO=Obn```T6
zB7}C$*ZlJJTH*Rz$Lszq{<JM``?dKsr?@6XPCstN{W5#^{cV3vZd0FCWw-D8^{LEe
z_kOB`JHC87!)GpN88EmAnp1D9yEKdK`@7SnN3PsrxtOwnLs;v6Kt|z>g>x=lmwI^O
z#tW6EUgOV(>c4xeeisC;YA`UFo?<=aHBYXeRNwx+7xE^Fm7f*nJIQRi(fPsb8C(nj
z88wD4{4_6aaeADu`B>CmsQF!0v)8|flT!XNWix*8Zse?A`YjOD{O0>x$RDJb=f<(=
zy4A7PcOCUj;zH~Dx8=yk>#E+;xf#j3*|Eh((;<LEqBP(BP0caGn2Q@`Cr|w9Y#8<0
zf31a5FqcAOLe|#p->!&lcL=}9^<5!z;nDmB$CMfbcKPi{FfvY=Zl-)AoHO1(Qz<&&
zYS-HKtm?bxZ>hbm{cu@hK^Rwt>5hH7RILhsugqS%;dbAJFULR5vdu6vjdJpCtvJ$D
zwL>9p$=L&4%-oStPt&HKUwQp@xA!@n6y__5W!=7|YehLe_Z)BCXwJ+KVq~u4|ChBv
z<lgGJ7V}m1RNQ0xQ;@`3HuYc9eFH&;Z~M4oRXjM)xiWm-rSV;);Tyw8PM0U=Bwp`$
zWFUI&W0rQq`3ucQB^)QjCY#OH(YA?d7Ox5QQ_lU$we}#lgZiTa_H8*gnP#53w_=jd
z))SjP_P^|QHR5}o^W^i{hWWlHetOk1pLtntG3D~>-QRDl&i~lZzv=t?jy?$&(^pb!
zyO%d9m@xhjvfaGq9sh$r+s-FjX(rE>ekqZB<{~Q-L-Lv#9b$|-SRL3Hrt5`0beqn&
zf&1Z&k9S4az3jKDWu4U<^?LVd+hgZe3pi}wna3q{`QxvDy9;+zMNfa4voe3{zTF%x
z3H=%D{Kpi&YwUj8_xHW%n&0JaX`Oug<hWS2wg#@sGfBwRKg!Rr;(Fv>{!lK)e^RVj
zTWlp33%+5~&HLwdBtED2gw(W0{ToE;+b;{P?>@HesJp_hgg=JgE;=r`;<5hvv@F|C
z|1{VcL~>UqHLsgebnEMUS-$xd{#Tygkd9hWJJn-{mQd#VXFKYA_byRee6i?l?lC7G
zhCl3?3gO=GL)46}q}_Cxto&-~lFXb<=Uj94I_3oaVu_aHTYT;3;+r3TzI;<@^m5HT
zE3N$-<hp&2-;X))W$V*vxxRl2c=kQtJ9*og363wKJ!c$#Sa6OBR$II6-F|*YdZ3rG
z#Ga}WrR0oL);#O~on&CRzi{%(s{d8H8+ZCYVmT3#H|^7{8czko*K5OSxqA1Du%4X7
zEa|1cx^&Wt{4|CI>ouDfF1(erQ^ep`kd{v6)kLKQd{gcmjb1&cJ>!MgY|nk^A&V|6
zarMgYF-;EG`MO$QA(KPT(pq`eUuP$&xi0E__`$uh?D;SC3<1kPqb&b9@~$_ty=B)O
zG!E&VkYc~0R)j<TegBi+zb9|feOB_ZFDs>1KX&%MgB{ANKN-|CPC2bonyIw1M%3a<
zom}?1YswZU*%!-8IeZjvRVuHwbe_$y=vyFzOTdok_|Ha58MdxB*?8St>fjue|L^$r
zH%i6q{b=J=ZO-00TRYOXP0XuTrt`YHvcbh!Y0JzmTXBjimc8V<bRp+Z?|PZk!i9Me
zrT+zjv{`vNza6R9>s~Z{-+L8zcXOGu`AsJn8dbE<%sk2XBXN1MxlpoAV8FemWqeJ1
zGahVs6?kn*_p50_EIT|C?=5qQ^*^5dZNpmE><wEpc$piv7SHm~eQ&k?K)d_D)2B)+
zGmOj@IZf|ZTARG*`8$p4Pj7!sbvh!Ga`o+YZDY-%bx(^odv@Pxb1r-6{;0O?u%y&d
zeK$7$qu(aU%k*tbn|WeJVdLb>Rj0)mo=*65WQVhmb=|vwv~6dfpO;K7|FWd<$&=6N
zQoUh}DvR$(KVJ0PkKv@o_qNqc9#K)V4%=<M*>jEWB~Me8=*~HZEqDK1?5tq3bdwC1
z>w70@*)!paYAgAzuDZp=8Zf+m&m<@*nOy#D37^s@#sE$S#s%_%ylFk9Jx?=#SAQ!E
z|7v(Fj`c&9|1X2gmGKr0-MQaGw@+CRGd=z1-}z#-%za_`$G=T_zj5!AYK8;;n_oX%
z_oAxf$G?T`ffr*K=5Azsx~pb&!NumK*O=ZGX7Fykpt1DBD&fP=6H1S9m!+z?$EB{^
zxNND&Q>)*GVebXB8A~J=fBkm-^33H?ZRh3Wy#7hCDluJ&D2lbQ{S+AX+^#3KU{OT7
zSTl$DQj=$UN^%73?gcyw$a836UnR}6B4fk34A@$Lw+ek7OgHzgV2c-Kjf{@HdR!`C
z&*6VJB@L`)-Z^Sjw5$-cwq>#0Kh<)JsKpWKSq0@gSTziP?9z~`Xf^$FX`6e$QSof`
zlNZl_nz*aP;0{yBgw?4#%3i13+V+D(`$i1o%piw5X99YD$1{b><~rQkZOJp?*bFZI
z%rlxN);`Wzx?CnJUe#qXNAop1m8GkntX-XuEGOf^aN+$WgBF$F3x8!WAG5PM@hMjG
zUSMwg{u5P8<4m8*CLMgNug-Ac2v6f7?E~j_bhAj-u=Q@8c7D5*=gjEYir+slGHC31
zv)5qCy~YjGHlLfgrLz6u)qD|#1NA>dME-x{J5%-BkoDw~53kIbcxTpse>SPAmGjxX
z)%7xb?Zwj|{aj1+1wIYE?_NfVTJKMe`#YJF;ZNJ#{s&jI12_JSW@w1^;8~Qezsbk$
zRsZ{@eQvV~OsA(bccx8HX!d#9Ho^0Az&_tDwuh3&M~rT;GsG6oW>iUDaqF`%_xw6-
zMu!(mDh;-qEXui@K1sdHsrA6d%>stSj8AJewtNj^xOjcqq8Hb<%P!lTxA3EgK~dY4
z|Ce&EEctsd>QoV<&}B)1yYtReU)bZ(eKhjmGOji88}6@L*Kjay$JZM?CyVmJEUxVH
z+H&pY?x*~_RmBeHb(Th$Y1jv}&wutdZQHc!XgRwxPQiaPD|YaExJi6|;IPG?#X33h
z=F%(oj+e2;2{tx{dx+I)3t!*->dUcpt6qqFR}fXRv6K*=C-Y_tziWNi!WaIp_jqP5
zGHHlq2$)`|Q*=7&!zX^$H}&D3-&5Zm5s=Zn^6-1DZTy<N3o|!74d7kIGkuNn|KdoK
znXVhQR%<C59k}h>w_2_B!XM4V8Ncr+UJGOpbV-zN(9ZpCXz*vwXR+O>CpNP%O#d3)
z@#|Vq&E&6}PM<u@m=J%IE#<nUUd#6>TP@#jn0>3LBj)1&I+^u1d+#pIW@I?bbpG(y
zX8G+?VyFLB^jRdx`zx!a;z?lpE+^Zh!ooRAw5Pl*`j~z0x5xUMPXqj}XjOk-`jX|?
z3=fxV#yi)xz1F(Hp^*D<z20Waqmf2m<vxCVZ`Bj4z<hA)jIXf=6%MZ|we5L*?qPx7
zEdOg)A3RFT(paHCX`%4GJ4K(4o$J|HrSyyY0Bi2<b!;D&EEQd(!SFc8@8`!Q(r+7f
zhFWy+F>x^bsd(gj$MR1q!+|q9ZU@{AYRWf?Z@TxUN^k04QRxZ6^)HtEIzFRgtL6KL
zvshl*mV8~{uDLnS-a0_hlBth#Zl^YzO@iirv+uFbnm)H_>&mk~U{~0+I><CidEPIj
z_PzTO1UOlIq#kukFK@FJ)!TJABkf0NzUn%kse6{>&ldDs%Vr$?Ih^&3QuFetww=Px
z1)sMV?5cIOdacngBPB<kp<C5?QSbAQeM^r=9-F1K`_nHs<)t<z7lO>5Z#Qa}F8}E-
zEOR`U=f*}I*><}#Ti+OE`2KjhYww#+^N&rA(QQ^c#5=vl?%2aSs}^4~SjxP<=fKkV
zB^Fa=er}%fWOqt9ubuq<o#Fq_{5dPCaVM&C#YxA2s#ArJ?+35AYb`ZlkA0b4?VWXb
zlV*QAc<=Ek)hzy8$17|8J1qRzyr9JS&sJ}Z-<yxm^t{gCxX$Iwo&S@p0zL%^`Lcz)
z+s5Zza&+djISL0?7O%9c6*t~)=D6&e%Y`4>YfoP7UfUNRT3w%*D1OI5WwP@_(FVrt
z`<;Gf&r8=84Z7#LzD`-N@}+Iciq$U8&+acj?Y_lTK;)e80?=wldkH<z&f9aA49RcO
znW}UeuE^c#nUyI0z&=UJp=E})+_Ddn+Yes3!%*rlMKyEh#+7_O@9#~JoH2Wrbl}e4
z=`8)zpUGX^EWhBw=lq6@oYqtNXNu;nQxWEs+^zd|YThpqyXN4Bf`$SLppkONhnMr(
z7H(woTHi3aZ!0%L+b*vud4G;1?*D%xQzv1GO3ap!XVIqx{`w@iHN0bZqrUL?eyySz
zJt51@7rpXeW@@i;UM94QSMWkqx<l?VvE%!-lGyK`Z(Vt`F7es|(}&$xbaNhUa`D=w
z%lGyn*R6}8TOPew&YH2-_UDb`cP~a|JG^`+)zbHIv-ccMhP1sM%JZKkzdqbPGgryi
zNMfJr1rD~D8?k@w->*AzqJlR~&3jsL|GD0!!b{KUEZ_2+Ge7?C$_c7RvosDwbDA%0
z_#Z3k%^xe*TQ!%nF^-GFNnJ`vv7hyAwLF^+>p{JWU*<FQlS3|)sIdC7HG-B9lw4hK
z^hCBrQ`lraubH<h=h`aVOShOO^<P$#H9J;nsl458jdrQ8rV%?bd6*m48^=3&y-@Y|
zAkV$^4)f{YddJja#WQDG0{F8%wly6qsVOSqlt|9Fa{a;T$3c9>w+nbY8z<{Bc`RKg
z5MR3CMDFpJ#lJo;(Z4V;KS9*tnb5_0$>g`Mp7Ao=I;)YLz&rhFw$Z1p5#>5!;;Osk
z;?^5qlkIj*Yg{}vH@!#3Qi!Xy_D_*fm~u!Wudaqs!sCsT-$}I>Uo$k8{II>yXhjBZ
zYozS^06kq@UN-0J?>FCKW4603*cTn-Z};cizDW@|cki<&PE*;}7Rs=5a>u;no~^Ts
z@3Th;MZZt)nfs?dfPISF)$B7WHf}{1-?4r_+$rk8H?#4{gqI2e&(!T&E1Bip;tmIH
znXx6{r0nA*->$q(oN!;_PyU;%pp$oWe*d|9=)+A{%aE%vJ+9H`lNmnz{P;A-=Y>z#
zcS%0}R`a+yTN+Q5{!~z6*&Y40v**^{A6kd)`2RjKoFABUpkntPg~oRif4o^F!_>gf
z|9^U}_P=Wzi(BG50?tajd;QMpTbkK}$GoaLQg=Nu*!18~fmPUzBmd65sr1`aetqf&
zL*`lytpMKEo(~7!WJFbXs=S)DOR}9|>cOqL?+rE_=Unp9|AW(ujFZ{NE~Ge}Ti>@Z
z)Oep>nkK*JF~h(5+|9S#8EY38_j7M{bSYjcr)s@=<Nw~AuswG#UQl`8UsPjP$36Sc
zqkyh`3McB$9B-I(*VN*N-?^8O6VeaxPk*0e9Ike`;pRhzgGzNK;jcD6yk|0P|HXHb
zb`Rd&{2<BUZ|$viUvyDm|DCJ;n;Ez7^-($Tz_x(LP4Dm2sMTEyKXErM*iyHjyFTh5
zPwBO?)7xtg*0lR638h>(qW19rP3!kBELLsqwSS)zpLun6O6kc>PvTUr???!ijWXD)
zs`5qR@df6>A07wP7P51wwoY=$@j4*Dq;}(2?7P@$YwqpdqMiAB&wcsTxwocnnUtFH
z;m^5?ma}GBf4?{L?%e9<cKI`Z{dk`8E~7z9=US=U?c9tTU;MAv8gIX{=-20P%b$<p
zt%^9)e2yMzzcy*>YT2e3&Y8C!hTgd*7ZJC&v17&#hLhs@<t=}|e(*TC=ih&iEwe6$
z*2<{g|7FVjBkS7c+swteQzuNA@Iy|KQ$a{bNGP4rZ1X44)>B3LGGYbJi@w|q&B<E3
z^vBQZ4go6`aPYM&-I#0aP+uf}>fcxE^%7ec0=|CS>|<nk^hrF+ga?zS_}3T7d;R|?
zopv#|QZvfO;@_vabBcbh*T}l{Q^Aqpq)0&J6UmqB^qO|2&Um=K?cBpvv!0xn_;i@%
z_gRK1@_Khqos&`ftEy6;e$D(%jpgRqvQ5X@c7OkDuDy4y`r5l@H<(ZOCcfSFaQ0O8
z%FE5|g4UKij)hqrVS;T^%29nU57r8??~&O*@9(p?m#I5Cukdbl+hhD%`kIT@LhnmT
z7LLrR6L{|SrkTjT`LJ?&qrTju)!*y)Z2F*Sz^~Q7a9|d{mW8=xM^KVUfHv!zotE8s
zb>BMrryol&DUT>P-F^JW!_<`~#>WLGIV=?rxGjA@Iwis1Q=R8-tr*9Q`L`-G%XNM>
z#HAkNI`3?Dv8jD~+=1;q^^@x66tYh-GBx>>@Wk!hCyQ8@!ryUQX78!zZ(KBG<z5yZ
z1_6(@9}7w{o*Z0P8+NgWeP8UMa^Jd%=Y01HGM(I$wA@(Ye%SiMpR3<H^q*}AZtX1!
zT*$xc^Azn*PqP`?8GRa*OU~Fbyi-?_Y^b(9wfEE+<-~Wrrthygf4%IZb4rhu_wcS6
zjz5-JFlXQ6jrqgSz{)M=u=bnS$uqjU3kzpOGi<!6%INZ_{iG>(Lrnh{zWMU}jW#c3
z<`*6Bla&r(U~JfKm){UJwNX1g#Oc5Xr`K;*pFY66zGub{MuzuHKWt?V<(f3iX81F+
z!-?_Fp~ZJTE8ko(xwn2zZsdpE9l4+0eA_wi_uHJqi=*p%=J(YzO;5YaJJpAKs}09v
zCGMEi8Lo3O?l*5+*b^(qAF$Ntv2oc+kG>xZN(AmGPCWBXZq1!74b%NAXNsxDGb=F`
zI<8#zSn2l1(4)62o*uBx5#9Uwpv$VqzjK)xws6V*ayq~nZDKct^V{6Az%uF0+Y_7Z
z@BP^{ZF$Oz3@<khmc|c9zDkx{-t4|(V{Jy8TAQ47UhPK-`wCaBv-2ew8yS|~vE@%>
z<D2sG;-#C*;~tr=o;9s>?Xs=s8Grb?XNt#l{Agipc*~RB|Gs8LqW|pGJP!oCB2w1Z
zp8L!^m)Y!H{_*|OYEIAcP+j!NX(3nOflH~*pC|fBMDMYmEi8X!!JF>3I`)u@Wm$1y
z%gVUz_SIOkA6+SEt0=;?R^~3Rn#r5o&nL^3oN6{bI6BvKci6ca_6M`uZ-pKID63JG
zYq>o3;fHSuGnr;tlyd}nr*p5mzW;!3_1<C$$y5A~pWNR6?25LWife%d%TlRXGeWKx
zu3pG1D!=C0I<NPR`|2L=-cVZpVaC$(NyhREpI1*?yPNsfq(i}Cvr}FvtWc^|K4^Kk
zG}0=Xf$6rS|8J2=pmKoG;V@U0rlO*v;>W$o$4@n7vp$gBpq#YXN4DjGh&vz8w%ZHr
zcjh1X{M2zF$H`e-r6EQvJB7lWwZEjYC#=zz{$La8BI9JV+*wkNTZ!@7x-yAV{EL=v
zOF8g)N@5_#$r-P_oH9(e91N%v@Y`PCJ~JaDNmgHV+dRLL@apHm7mh4<lzg<I$Y}dj
z-WldDl5*U!uPWScese1cl`-s8(VOx0%{wQC2;XdZl?%blWxuLjj<tTA@w>i~(fxg%
zb>e|vugiE7FCAFRQ+d$2rc#pO%%1Y=^Cfl&Gc;W_da}$y?DN{PWB(@Kn>aP;@Kle^
z!swf!CXyGQZ2T}mWUZT1OET}`$b84jzX#f~l9R5?n6u2eWQ9=K#K8M`2OEv{hR<bS
zIMg;})++An>tfU5H}yHq+{oM_Q(yXOir@?xTY1idGcTNSUUB={!L6}NEw1f4te*M$
z$&6Nk6NxPmS9WDPI4XGvc5M{=H+O5!BG&d<wQ~&?UFkH@Ol#Dhm>cXb%4eGI=3IW%
zVf#_n6<Si0lf@Vqtj?UZxUuErZU*LO&KI+{{n__&VS|>8l1qv3osS>RGNdu>U^p;&
z?{6Q5pqZ5?w5MKPuD`}e$~Sq@q8jB5qCNb_d%Z<Y^yD-}nN?_LPnPJJtb4KIwKg|b
ze;H5IK7H-*b#L4m3f&KFyxG`2zw4l|zm4IOU#cqSLhe;O=GBScu)Lqai1E{s)wQSg
zeYxaqAi*S_TO8C}c)P!OqVR2|wK)aawcRTmE30{~)t&ya>w-CZ=fw=suT{0~ffohu
z^IT?haM{ngVO9BN$paw_`<tD47#pM*UY@bB@osUPQS2VmlU0=7Dv)>ShxNMPwq&O-
z{S!pyu=YB&%dM8%+9o8EeYcZu^Y*DbpWi6mQ>xx$_TJ^jJf;pm$-XroGC#B*%{w%4
z+FHBc$y-j&kg>h5de8hz$ODJVYFi}!w$C}mHUHHq`A7X;e+{=t+3r!6NE0hO_kZ29
zw+sfwPuEq?kgW_AF*-EGXS?^Md5`=mZcS=oJvnjilXEXaucx{BZjNsLK4*DJ$?bp`
z;|~%-;tLNwDUnTbl1&awZf9jb&6|<&Sxm^`#x2=Z(KRWd>z)?=@>$*XG1_9EvpvVT
z>RhR#zTEPA67*Z^Ee;<4A8K21Fis-kx4^VmX14rDJJTr5V39-0Um^=$Rh$Un>t8<a
zmeBeo&ubMO9SUBtu&6$DSa<bc-YYl%zn&6a{7zfG>bG$gsXA?1<|sU!ab^_v?v?Dv
z+9qF^{zm%Co(EevFQ}zB2CPts@_DgRyKUhggB$m>KM5(C+_rT$nIiXLRq(otiW-$N
z4DKCz&Mz6S8@hUkZ25SPX_30wV#d3nuIEK;wtxOt$L;Ci;Zf5+kwt)$le2Sk$6W1C
z(<eKe=eer-N9Txw(Yo1R|ExQ2Q*P%gzb5Si^Wv*3C#pO@WoYsKd@!?^!z{kiM|)Xk
zGtDwF*x|_#|BE61X;;44-)(!jW?uWICX?8E&W2;QPR^d1|Ha%f+PA&!7L{y!xcQ&U
z1Y<5aFRfdO3PL)^mG1rh_CLz+_H#EEFN-}6o2tu84^I@iTj_h=`19U>=VW^tSp@vI
zWLa*>T6q6)tgYD$rVrPoI6N69T0~pUW$IAZTFNkY+kXajx6K`Sj}P2aQdVeiVboxH
zV6$J^VS@Wa>lr`KA6{u4@N8{|c0kYTJ2&QY7%A}_uYI?BsdSI@zI~JS7Og!Kv-5Q!
zo1ATK^0So=TMlO#$M1T7v~rzGmjC77oIE$H7=qn4rYj%wzjl7%63f75@i(cTo7;aL
zkY<*Ss{F8$b5?fv$Dr^#SLS{{C&k|Jn)5~d)A&P-7o|f@PnPRN@BVgW@)A%W&uR2v
z>S$?cITCqnov871rw8^8fd&;XH}fzxzciM<EkEP)pLfFly4Eb*YTtHPSmnF*yStM7
z%w<gfFSAuWxxVMjdd~ENr{<aqz9>vn`E6~-wWaZ>Y1!gWKW*3he%^Q@c2l2|W5pE7
zaz=}<D)P%G3&vg8Xqx%;o7UaE(ev_ty!N>EnqO%a=L2bmTJbl0%rlOjIef}YZUw`q
zSOrc6p>*y0QyGke=B#31VsI(3Y$#>;wQALT<{yUj?D`Lk!;c)(TC5|ldFkusU(Z-9
zRnOHtWG=Y#oPB@XvEzSa&&2P1T$7Z@E3;7iJd4%LpEJug{^eKIk4t!0{Q;CcnqDe0
zt!EH;^Zd_dDK;sNibE~Q>(@RCwVTFe9d@p7!o<JZ7j;B)O8h-}K$49)HR0daGtasI
zo8GFOIAOvBi@C5cJ9Vx)y;pgYJ_~1If(D!Y<92St*>4tP?NrE{@zLkugMHsvqIye%
zC2iUr3|lteUfgz2jmgXP!gT)6o1Ps!6<_((Dl*jRlg<PSS%D;n`+HT@x|5{2E$-yK
zzVRae;6nXkd)2weI#d@m6dsb?!*K9!mq2v4m8e)G$Bec)uX`oKF8Y`zZU6KB_PpFb
zSs#qu_>`hJ+%<Hb8@;^FkeBjoq3Z1q2^LHpVXKd>-F~lY-8#KJKcCG$oO_EMoJ=Ko
z8K3<5eE#^2jmaMmaqIKE+%r+YfuW&e9n%LcnVr`q4%}vVm-1{LqrXhzvpa&~$}QdB
zol<A3OjiDI!+Ebkw-47lF(;j`n>>Q=N@_O<_y`2@9=a|)tuRz!`IGy*YmE%gsycQY
z)p+8T8koa;vM=*+)xYh9SDPG*V{HBAXHGTHW3zB);QhJz&%%Qb)C4UOT+d7k-IH*^
z#i3e$mRy$c>FEZAW{ow%$L6>SM5F`=bL{4FDici-oj<F4H7K=yXVB!_1!6>=I`h0t
zhP|L>%kPhSTMqIk-i%|YcHgai-~HOU*fjPHTfe`rK6tJBCc}fp7vCM{mrT3o;UdZK
ziD8Q|`?e0#OMkvBw|6ZnGTOCk7n{D0qGF+&Vd<-on7W@&FJx^snCYXS)YEoQ-uQoa
zhaHoFoCB{hf0j&v)s1gi&cY4t?u*|V&pq@!O`f43;X+e7$KHi=?cV;KETMEc?EOoY
z4+k^8J3Bc!IVF|6u)ndf1qP0ka~R*A@$*4Or~J;HJ3ajUk3Ty*+kJ5*Cue7{iiwHH
z?(+A?Zf(tW->sdHrfvLQUiTx|6p%@W8lNyKfm%TzTzE~HgK6E~Z&5k-_sPzkJ9qJ2
zSx(N*#0`ay-53s>nQ834QytWG0^@Y9N$j9p4tB$l$n&PxW0;i=xyyS_Jg0&L>NGs$
z6u=rlM7n8aW~PRQ#sT&DHBDEpgd90`%xP(mqN%B<sHmv&rM80!4Og?i-b#PFaly*N
z$+zv4d_6tp6mF4x@HO_mnIVh)$#brOr;cia+zP^mn;^Lc>IUDeEUjI;b`>0C6>pfi
zFl;p=L;3w$bGh0tfirxT1?N5PHNW@aX8QKqAARPpN>1|Ixw64<_SuY#j2GW`C~!y^
zr}bR7+Z)&a>{*&buiJ?fqZL=PTH4x_l#~vwj;XD+)e-AnEw?nN^TC4z7FO1uTP|O`
z*m&()*q1L~8fGrMnl*9ClqbJr=5#FTc=jx<q^#^vhKbX{00kW#o{t|tDlAfr-+wT{
zp}5$%s;WwXgXv0^sgskFfTZNh(E0nzoSmHo<>mPuC3ZR2hKGyKnl+0p_j>2mEZ5jr
z*)LVLIcCx(QoM^6FBX)Pd>OoL_ikxjUEPk}-mg3B|K4qGYh(NJ<qHEtiIwc5$B!3Y
z%xJ5LW#0J6^nLEqO%hy3y_IjZfx`z(*sCzQfTA6QA8m1VxyZnhmM8Oe-<Q<K$9mV@
zVFaJup%b-*WB<>y`EDD-m&-4{*m1a>|9f@J!hjtt0=w__HM8?CTDOkRXeLk8TCuX-
zcefU-3(?wG@iA$-LO@ImPqRGt{}n4VeCFBQ+-gz(>4~R^s3;>tQ&W=y2h*z6s{><V
zdNhNVDcITFD}A>vcK3x_x40Yy1Vltwx{o$(+GNxMIopw|RcXO%F;~HMet9=vUtSi+
zhOpJG8eMvfZVLkvE-rFi_p9vPoz89B%&wQtKASdW>ePi>wuo#_J1Z5o+h`__RBzgW
zGR6h#*73FT$u^x$a}Ed)cv563B`sa}>4~R{t83z|EtzpoZ{NCA@Z&=w3o9$HMuUNI
zpNwVGs#RJ7f=$iMj0~oxrWSR7ER2keC(fN~tCN^%GSehe=+o!Vg2KYgtxk=%^Y_cj
z%F0%}-}~KdclKW=7b6BwhO8NppO`04fB=a^NMJwGN&U|Jv#^Z&nK9?bBWtAI{_D|d
zk=qckG9cRAKYFkFf;Y!kzx*50@XVkkf{A_GudmFl4SH--XD$3$CaV9I^U0jZ@9$*P
zjm|3wCC!K|+x7c~xSC1R(Z##tXY6g4w2AoHI@?1p|3J)%3A#py_IKOyad*e$uD-rx
zv!~cGCEmZ)ne8*zZYnycRsZ?6{WW>%PCdaut%m(f5jS@4Wj)|Ob7zUlD|^{3+qW-X
zwk++)>$kgS__%zybF{fm*q`6h($d4zQ*y(ZPGR+c@bLCIb7Yn*U%tDAZ}ru#wl=mY
zQ>OfwBP=A;B>(q?yMU`;+GfeETeoUxX&riZcei2wJsXAwuce26e0)4{$`qEJcRpq%
z8AyN*t&y><y5h~i$;<2N=Ek;Y@nT1pgf!5W%pE%<o<4ng;@mmD7ghfAY&u`P%1TK|
zQLwg_Hk$cZFlGDg!1(z7$?E=9tw~(m+|Frf%kGzXdwWluJlS|jnX$3)#HmxCZjb%;
zLukvEEeZes{k`zAWQJAgD(@u;;1sfA1xIUZ>kQlKZxdR(7Q6Q^+O$b1`B;x*T-?0Z
z_o8*gWNaz~R8>_coJ=`!=8R0xUgn24U5}UF-+sQP%bsaz5NEF&bMwK5b?fvrM7kPm
z65Y6!b}=8A%y5XIMCjt;Gk=y(T=oCd@#EUBt7p~owbn|BB>j1i{^hN_OHfy=(~gx<
z9Om15LiW4KIGIaKWqNp<_q4@=%9wxa%laGd+C?k$r7wG5Cg+nNAjK-^YJE8U-Lp^$
zlW(^lZ}D8`b~&fvxS__I-7lWa<Y}HQVex|_eyje3Pw_hEgIqZ#+A}H6p4seQ{{LKx
zgn*}maD>L3pLhBmFTN`eYUsXa@?-!vFizjtSoDph@vXmM%jeDr1%nTNjXv1ePT*J_
znRat)(KGwR!}(lscV3o%E#_T2`}BdyEH`5gRK8v!?ZI&6#mh)%`914c{=bWhyY_5-
z%)u^MZ$*y%%o$1@GN%q}L`VoTOyK#cT^1^~MxZ|Y$DuX*e+fH@{hNEmNcY`TM(xNp
zkA#q2(h@vPm)Kmp)?fX5VPUnn-RkTO*V+I7xov-?-tJ9QM-oF0%Y;`OtK}McT|y3=
z`MUhZ#mk2dHnSIgcyLf~ZSm7nQ|-7nKAU!ThsE3b>vCty?)b4%FxN~W#pvdOIG(Rx
zzjAPKeToz)uj*7$QTei)L!X1mM2gqQ*ci06Bs{!*-8wxMcJ|*bH<)A+XDBHtUAS`P
z$yR%F^Xu8OJ0?t>+B#{HP)QlvmS>y{85tQ3K`UMS{QAP@ry5C4nl!0q-O>2nGiS~`
zoE5$_DDlmWjf`8Xzq|-M@w7-pM8sif(fad3f<{J037c;Q1O+wi+GVAprp9)s|J}R1
zkgzZ%D=R5sb-yoJ!7D?Oetmg)V^b=3S9kZsIdgcH21yp&{rmA-twY|X>ffIq-<+Tx
z`!@L9(&=%ZUR#Q2fGX{GcXzkf{wwDcT+8yI=lHq+27SSaZ8QHDXqD>k(N>G-5&W;|
z|8kGV(yhF<e$n+89<VVlW@F@u5UY21e>$h)&FR%UZ^dtn)Gib2aPb#PWbEj0Tx{H%
z?4Y8szc}3YpjVyI(q+GTw`NcOS;1iI_j-!gha%G#bq$LcC#B6TxZiqp%Q_K(`riWa
zU-|2wZnL!rSKoe1u496$4toUqoP(ctyyswg@I$rxMrr;*$F?6Q&O9%xH{7*%5~w-5
z7g8}Fi9E7S^yhW%rVnfkS7-j=vyKv2!1DR5&f!aMwLh(&@wevT_Iby{FYo%zS<%IC
zJ*mmciL-P@^}~Sp+?I^5rcW-rtzK}Yl7II!J?W}hXBfZx3#zz3TI0cTe0Ab>qg`3O
z88@!;Wp6*5U+L)AG4qLmkjd7_3xW4!3!)jF9U^9FFWbLu^}Q{JlD5SEQu+J(k^7HT
z%IlK)olm^i`J?O+QP@`dHOS$R^v~~NaVCGwZhozfoBixlg5`hZuIa1~?=z(JB>iV<
zc8_j+YztcpP-WYq=>4ioIH}rh_V0o(#nJP#;w;Z}#kEBL5qMbfbQ+@s^Mg=^>GO)h
z{U`p=Fb#TS+QIX-KI+b`Oy|_Sf?su)&*OgbyDLVo{bo*^MpxbEIE%fKY=>VSy<o1m
zM?Gw{sI07P2d9E!*X3a43*Y9ZzAdwUQ?~o`=Yx|SK2;fP*3P*aaBJ($9LBBL1`-Jd
z5)-CPd!|}fF=^hszRBwTe31+**REwXR#sL%ygtL#1=I>`WM;o`<Hn2dC03U^xPp~*
z1G`@sRPJ|*NuMqo%BvP)%JO7IMU>*Aj|?_X{iN@_f95ZAkuA;6V9u`Rf3-BD?bhuM
z5WFm0wd(Je#@I6X^lKjP+&GW*mPt;Vx4CcKpZiAtj(tw}*ERRF=YsSD6XqI*AMjv$
zF?H3EC*A3K_e;N?6X*VN&iVX>>cFfM_G}q_&ovinMol>LG4O_u(ymuMb*uTjzn|TC
z<#JBj(FgVSUTp8{NjT!i)okU&89bXc_bA&Inaj<t|IH0F{CHy*DYpkydy1d=^>6;y
z!-_h(9IrUqHEx%z5MC5|hM}eW+6DIKvkz=v^C(p;{pO)~u_Y%(Blz9&_KSM?C~?ex
z9~JrGc++z(d7D&o8&H{OECMYPy>DzZ`d{O?VE;prL%b)iI0m>LX?(&J@l|(2$((x`
z97Vl+T?Xza1Xu6ly|(V#<y-TFnHHtEye?le$F}_1=G*+t2eP7m8#Aqa8U1b2_w=Aw
zlOnEvdu}fFX=1rn?W>p%UtDGt6t6m8x7*bvz0$nPZpFcO>0LLk<bBj!eC4EJ{a2P*
zCEivkTJKveXJ70SmcRDk^zCn(wjRG-VDS2pOU$o_I!q18??V&+Zr$znXX&yB`!+^=
z_~LRs>oRB%Ry5vx*(ry3J70NGn*-CYGdR?xKNL=gGraVc-K$~))5L{bH(cGk+eO)u
z=TEPH=KVD4w)Gc_X&<#ZHea9U*4=oNf9C?1HD;1ht$eb})JkT|P7rqg=4!7XA+o5)
zWs4an!@{Ex-G0TNJ3@T91Yez8`~6(4!LHiZv!1E9m8?r{eDBpCyPqL}?L*%CZ>laP
zb7y|<@knoPP!P!5p&%yiZ?52VmxpDGkXweK>*LF|R(n3XDj%s6tKZjeVrKTs_lw@-
zlQD@)A3b^mDlc<yZv&k;mzbD%;bn<4-`*?No)z$Yp3bv((IO^WTiX?@S3759XsG$l
zGRdedEiFw*b8&ZPztjHXN5z)y+jp;1wXu=0nw#grc{V#cn=!%T?Xjarci!^#^)0>Y
zT>rMLq=ccM;_#Ptr-coE%ZsP-iY&kG<>BG6KXs1hTWc$;a~X_JCjGp)BW<2!p(C#X
zi<$e24K5E}D+~Vke7twVEw)~pl3f)d4VSk*(`fk2P{WwOB=i2oYK9oID_-LFM1^(E
zzr3d^?eJ#;H<wHHF$E9FuCicdD<9tt#Sge2F~~Tb;OJ0TxJtt%OX$Fv48v=O5<b4R
zdDR*v*CLT?q*Epw)w6X&=f2Ns41!D>{@wYW`7b=&`q+#nQR_Svp?UJU51p4!RkjLY
zWV>)HvvuF`-}8(M>{23jfB5L@ZN4rlp?Ypy_zi)5d=1-wOq6Q5eOj+%XXA{oVS8lu
z-%IE7V0yUi68B%b1#4}~uDs7X+-N`j<Hzr-|9mqqEE5s4wVo)%rBvJZa&`5FzyJF_
zA2dH*b8F9ovoEI<PE@`X^?uHV|Fex;M4}|8)f)CI9kZI(UEdXb{%-HNjos^m8{aVG
zu{Fe=PH%f4a+F_)WyPXN3c=ZmQD+UzuRCq|`FCG0hsucseSS>~E*;2w)3kG|oK9a(
zl!D{B79|}iqp57u`qFOfs@^Lh`CW9~iTCH&<>W82sj8@`oD+aGmlH0>ayM_4x_ST8
z{~gK;p4X*+%oEvLwf(iIp-M5A(D~o2FE1@`uo25TllwK}&M!vuoVxSbO>%a1a+~sh
zDl;~$+$qIAf6t-UrN)0}9oMj`*JN1mZgzRV-hcja#}6Mr@A_wvw5COBQ+f4U-i*8Z
z8Nc4&b9mc3za!^%%B&2x@nBe>f3x}V`a4(it+z`5Yn%1|&rC)KQOW+3{r{>Dgznyz
ze~)uz)c@uC8&*8{9x+>idGD3&J$jzaQ(W(fovJinc41<<7IWR+X_~AqJy#RItv{~#
zeOAh^2a9y?L_OjAzwpY*!n@a6MT{?6-!bmy5#lK7<*B^BJmGS4d*a)|2!?a<wv9^1
zUQH-GIN@+Df9ICZj|~2=<otWby(|63eD(s@e_d~lJto*bu`#kUm8jpTe*XC$y~(m|
za?*ZR${xS{fA#alQ+f;sEQ6IkKIxswxOUUOkBhnDwjcet$(JR@$e1nsT=&wRinZZ8
zKd~wQ+r7Q@|IU?+)9$evu<6adxbJn;f(Nm>4+A&Ue^gdilE41U#_95-X%4Ez*R?mv
zs^9wd;PtBQKf6EeKa^CyXUh8hXB?z<mhX5ew_5J(F)5L)qK_6&65p}qaN-MVy&|=^
zs4a)zZ!McKyWr^ZjdAza%B#jXUhk=vnE5bxPgByAa=Bx-7TG5_KegWb{ZOHg>g5NU
zPqTkx`L*fM`yb8^{qI_LER?#wGwWe(=lZ-q$!`Nf&c`2=jYu&z{=ap*{&i-H`-{(*
zI<NRVB~Y97&&zoQDXu)GtenbTcU$J4%{{c|j>w(APSQTp0;6qY18?2F{kN?sNJB)A
zQAJyu+iW)P)TvWJ$LKM%A9u>g(0KIt@x)1!9zAY7cxFS?+I2Dtp`oD}nVB!m*Ieop
zR!`U(wJ>O<fSjD&ig5Sxa`Qe}>$V9K1oZhiR$qPPb?%*u+T@*k{4ZU)6vKI?U#8Gv
zm7t)Lv$LSIboZ7mCi~^2=Dn4(ud6xncG>dfhqJaWTC?WN)S7u60zyJfKYmm!S+=a|
z=_3Y)wby>%yedA`%k;^FK(TICqnSAeE`*&c$URp#C-X!~i|O{`32s3*AGH1!SeA2G
zH2AiGx;kU|z6_V>=jGMCdn+f_J=*v>FKyl1v+SF;mft_>GUe!*eJ4xV4#*|{-EOq)
zcz#{Snhz^?<lR|sX#37)#nU{-ONM1{k6oYo{?UHXcN<^N_g=kVS|#^XrP~+tvW|S*
zHuuMhC#+M-t@a(S3@rYz+w%3_zF1$|&>gvlQ`T>MJ?BYw;nN$xHI;KVWy?1QUfL%9
zer`qA_A50{LfgHT9laYIx1{L@x8TCE^SLuz-(>%ikF(s+r2X|?=4y!x8+hs~{}j&J
zv@h9z&72ph>FS4?p8R+)(X;ON?c8mP_gw6#&&zvoNa=WSVN8)g+%8@91(hdu&zAb}
zUOFrGw)Zl(N4r=*nwV*FG`aIm^>wS+x_;{ajT`0MzDE@0mAC&AXNb#n{=v+0=6&@4
zAJRd4oXS=@iJaJ{!|DG2VRp@Bd9JlQCqFNqXk$O?l77$O`np}SZ@&B2aY?`9_|yOM
ze2tb?^Xc7^Xu5N;;Dm(krus=9?Dut&89L_5w0Uk{8vJOD$MokPJto!F$sE)3UNptk
zki++@==r$<KaMSb5if6ZCcM_IC~k7u*;RX9NQ$#vIo7DImslLl%-|p>(|6=^y<gzv
zbL~EF=k4zl6Ta1#<91ej{l=Y3uf6`0x&Qa1CyssD_TQG@z7g=M?7^i}AGddR*9$U4
z?7p?}{l?FG>-blls8E^rySQt{77nAS$M;-Hb4<UecO}1SI`2|;2P4Z*|971I`m*}l
z&E>MS+~3yjI&szS%$w5!*3Z?K_@4OmYWvc~oTc&q=Spv{<q-UG<6L$6+W9~4^fi21
z<pG)znLhzKBf`*osls|j61)CO?=x$>CsrM8cB#_|2^IY4vG2!pky*hFkId_iDkq9g
zt@yWgO36Lly8e}i9#7ctf=%Mox5bZNYzxlIHsF}C@9{m!=O^ba=H^)QvfAeTE|G8!
zCUwp3BmpBg?%LA-ie}&T776X1ubEc5L&&puvBB%>k3FQ<Iz?0o=>5(x+iUtad%EiV
zCR5?qN9}i&lAZ^<?)iT;NFw@d$4r^N$o?k*-%{@_^j~&=GV9J?U!IBbpXWJt^u4G6
zCrfbqRc)Rb!ff%|+U}iREc&vaMQD*`gs$_3sJ0&*qR*bSUH){vt0KR%Zo}n2N&+8_
z^v>K;v1$ENC59zOGYgKpCcilScWuo5tZz2&C+?hoNj*#O`;XTjFMWyrczUJ&<eon*
z>lG!Bxr!ykq%g{6-aNKc_V4ov7qpxvEIQ%p<)L@Zb6=m_{g1-;0=L(BT>tTzbM?zt
zbJ+jJ$G>2)iTGfq=5qe<=IT7zpuPVT)`q5Co)yPd5bE%>GwGpj&Yy+n|NAjM;Zmw<
zxLLpE+vS6^ZZDoFYWT%9*ng9f*2Z7oO4d{qKGBJGp9~s&S-O-r!cBnX$<wEb*4Cg=
zzzeUxzIgM-rMlW0R5ZPMm33ye`FZu8%hTiQUfxnuTC!}}uP0XuitbfDZ=8AY&Yhmx
z-`^H)-73n;%38PA$45=L?A;wsM*)M{UnT3y=02|$l9B0Q<rdrVYvSa|&1=@^n3$XI
zUbl4ZT3&U(IS#(QywA?gejd(ZIMe6G)@<<<qezFhuS%@W%(uV4{O+=4YA?Q4z4%(S
zW$V_3D^{E+<$qdKc|dXRFK$mWfyOEFei<9zPioKaINq~FF_YQuNcQUwhhjZ<WN!Vs
z``e2szVFpP<kIf3Fr3-b+p&##2Cw^yv!V>|xVBuHd0N@IDNRD`r*&D~E&q*4x3VX2
z?@QjA{AN~X;Y8!YEv43Tnrb#E@zfrzKJaksM5$Trs+#5(l5guhyvzH)wdctN&BK4c
zt-k$AcilbPr>eV5KIhFZVsR=vQnF^&SH-`pUu5nn{NZ@LebF@bhfOB;cPdV7$lU1t
z;m)D_m(%n=@3{Nqv(LN@rtJ39L~o^U_HcannZs)B|D^(R!}@j<h^F=NE)M;#@l^l&
zHV3sY@%!|>BsuoxwSNDv(z<Sj^z-d8UOjC4E$lnD$-I3aY?^nNMX9Rd=?vNWe%2ai
zf1wHG&Ryr34c{M2vHI2D*qeVZdP65~soM*otta;8@%Zjil~rh8a4GU$@7mRUR=?Iy
zPJU_qQ}5&AwKp2p*H<>IHZylzCNiNgkg4v=?~ie{9cOqCPPuK&w$E_+ff+w9ntV)W
z?ho|iIHbH={>1&mKL6s?*c?TtHWZfc^IBDK|GaO&DnZk)HZ4!jEE8UT|8VS7_x8&z
z;*KXDPbhxPt-}AQ^p?;Qua^G#?Avai2&j56MK0)JrTr&Cdj<zdvF0n<ataK0cD!|N
z?2vb9D7FQ4s@@AvVo*|4R4g=e*fC{h;J&=A*`L<%^e;bh)SR&(!X&ir)1KEemR_D%
zVWy!ez0!W?ebu@x@^_nd@z$qC_scyL7E^fHblYQsw&1L}{Y$v>m#^}Vw^@3!GUA?0
zMVEZ+RQJIDXQOkn*0x$%Np38j7U=QpN^s^Oc5ip(Rd%%pm)}38)~-7DK#69f{)h6s
zd%b<r1H>ec-&<Y8p~R&4{+Gy`idPl;b7$RJ`$FS2+lAh?y>BgkM%v!rlW(}vNu)zY
zylKztpn?azMk|~|KGZz?{cWOh%#Smi*UJviGpnijSteKS%#|azP-L4;)f84sMLqjD
z$KvLhT!}W)@R}<#{eQLD%EMD{d~Fx*m@CwF<><a&QjI6H!gZJn^6E=pR_FZqdRu)a
zheuz~<7uCTG;JanclH!~w&dKh-Q~RN)!2x=>+XD&JUd^&Z*!5%q6-I$nD^bd{K%?o
z!<|IV+PjNbD!SzF%Vi#Czb&<M@9DOUol!By_UDdkvoJ`U2sH8gEqUnMFPS+an;A|o
z-{-_+DaPV$&G+bS^8Tln`j`VavU>VwwVpN#52(6vr0)IQ+3oUA+TInpWFLFb^(H=W
zi5g>(W8-agTW{-E*NQ8jC*Jw_wZxBqZo}`iKfMeG5;BiB-`7h#FQEE)l3x4r9~<|5
zIsfC!6K#Q;eV;Go9ow|=d!xe+gTLY$S=vX$pVohT>D?dNpZ@L7o%DL=^49zNPA@vs
z{d=!LydL`lpO^xf1NC#*XZ(~_vSLUuk}1BJ$}msX>F(jQb4xgU`s__V9zHqchtZjt
zCTzF)_~bS{Z3o@0QBz~{=&@|rjYS%dE-Z9jv2vwjZtmLf9V)$UkA<wC6j?esJG1+)
z@OA0v>~!?<;_~wLUU>brpwz3q1}P>|8;hU&85pOXoAdIqs-U1?W9H>$m2W?*r=3VK
zI&$==qTacU7ml8>sQRLzrKJ@R8ru5hOUeGXU5hGCy{)?Ee7<b;>eUmcO=Iglws2>8
zdAYKd)~frzuim|DyJEUWyonTVRCIKr(ae~6a<wmC6;(X=T3%z~*?IlJoHrAH%BsK4
zDmc2RWR2`W16yWCKGXBXg&W^*es5{PBES&g=5l(b<pK$dqTT}jm2dWSKMven`2NfF
zha&H^t@<CVUA+J3$-ch<99mD@&K-Ih`CY*_XOZ@H-}pHD3VW$)Ey2aUpnz9&l4aky
z;E3$xc}wr|{(n08?eBu;*DqJ*94WbD{PjEwL+&y*n_Z=v(Y8(@b7xm6&w0e&{4wz3
z=O2sy=<9G8>G<uNHz)aes3re`6}93vwvIWASmUSs7yT`@|Ix8|T0WhTE%W^&d|jBF
zrc8{OQzLs#^f#ZX&V!&1o8!+L*tPH591OEowu@<<ea>^i5f9OhhWWal3-rHlE6DA>
znJs6eYuqx;r|^uS*X!yHdD)9!M+B~)Q5aZfVso_LR<-I+aj~s=dDKM7^#?;gKhj9=
zk<Vvyn`FA;YZ!xFSJ0z18ZGITE-OFjOA8olf>u2)nJ3I0yNInV>i<p$2KO7Q`Zncl
znO?FmD_FREN=foRsdn-Ff3?Y(-!~u4dAB9$5AVtgE>`m{Pt%jW7rkTVTuZk%X@bY^
zuXlR+ymU_O%<8(EB@38m%UhjcFnGF-hfC6UOZugRDgU=Oo|WwrSp0e331vsa2_2_d
z@9HkRp6&GY)3m$u3&W2pUY~fRxZdwn!12#p3U9Z+SgBoDo44(qUjxTX^FQ}g>msaX
z2mXAYzGL+#2@^w2kDXuQE*)9wyzZ*v>t|O>KCDdDiE5iK?GvzKLh0wM=|2)*8!pH@
z93N3%B+s%`>Y?zn;5T<t53k#=-?oW4L+?*d^(*fM9DNR-RJA>XCo?g0%-!81wY~O)
z(&bjrkbmrlB+mz)T%a!VK6dCZ>rIAYIR=y5|2MX3Tc}PK7QgSppm1wV-0?X_bob2j
zcqXC6BibJLXF9vYn+;rR|38aum^oQL&W}OB`a9Q^+#k|8#}>9e`k?Y~&g@wIcfTfA
z2Yz{V_srg~6}DT|FP0T3A3wK~Y1_MnN3G>KW^d$P`}_a(dd6wKEy{_T#XlM=2~2(6
zF+XnaQr7Bux)1lfmTB_1*Q>eZ@yf@H-Hx(LV=aE=sV=)Wlat}ZE}cfcJ%PtMix<UM
z+P@JKWRLqSziD~?Il<)~MnA8W$W>QfI-z!4?ZKk$pER}fMV`i+C44^I{`1uTbFa7a
z?w*v!@ZsaU!lbRnT>chooXZyqOHJ*0A7$0XprCc-BU9Y%q+`c*eb*H~Iy|+2OJQoS
zTg{%mCs+IJ>?!zrs3Ls6-K~2armwYP=DQdAn(w=D`H;Q6{=_r?oFq7HPRGaB&-&it
z{m0_cCeiP?aYyD^+OOhu{juti>^`;Uj$b1F{^$E<l6T<bx4(ULC2t<5Kg(BP@ZdS;
zvO$R__8Ona_V=wZ1^PnWInIT@<JMQLJ6U<8v{qW{{z2~Q_XV=me;+VkIOV*-<gppU
zfvu0_K592axEh;<um618zy3tYvxP^te(=frC--~ZioNXZ43Bhv&*e}E*X6KDEM4$5
z_x1gY&(}Bzuq;`!WWlm!Y;KFcKbjq^BgyBta7q5AlD%>LvAfG0^`<9(dvmi+{QuRg
zuN!WuDuEO)T69QV{Z#qYb)V(h+S{8u0^;NQr%Vyq|Gc!M<UoqiPL??iojpA+zP`Lt
zQc@FU&3d)n$GKT~%_)aRr!xu<S0)N%JSm#+x1x<Td%xVqS8R(J9Gu?&w`H(<SzKew
zVA~+TaIxS?{SUJVU97s#f8VYzzW0CUk^aYPtqb2D`?+EB@AA;4_I<pf`Hxr4VNcld
zQ-1e1v%H4Ot2b_WtT1oheny4~GDdt^l>${cY$Ds=w}w4Dr=2XUTX$?-du;Oc<?8VV
zSF?xjI@WgGTJAwaF4tN4;?(?`?it=^-FYnbc;x+1nmoJu&bg+eZ>tRrtL(TQ=`%67
zWC_L26OR+<WmimIa7Vtn>#IR@_4C<j*8ktJx!*YZ;$Edk_4KRR>lRMn-jm{`!sw8^
z`)Ilx6N9<FUqS3^bN1UGPDHD&o48@eGU@+!Z=W*P_jA~OGyJ~N?*El1en?M_EtUK2
zF1mec$;B<ZjUA1g?v-lZ_*oM8U;JkKU44<{XUdiVty&8%oSIOUC)0H;RJk&6%j(`q
z_1Ay-ZpbsdQSjs~*Y&c~hPF|CmNsRZ^}G*wa4Uq)o*lUL=EU1M-|~wd9-nxUwXq}j
z)J)Lu6L)RrZ)*wba>+SN9s4T8x69soQ=0eUMh%Pl_bQD|9gD6{+r06f;<l(;(uIGn
z#(#PeU+>Wr#G4wyv*`2mMTM`~5AR#ILQ?#Y=C%$q?!Lb-#dFr^m&=+@k$v*)&{vN0
zbIsqF%?YXb!)~_yO66PODO%@tWtuWJ7@e7TzUzRaqEm!cgK+I@&=mF$J7vgPdHVu0
z+kFA+7=QV;Sqda3bI1JO{_gL3?>_~XcBINq(%S=CjPJOxNiW&xR)3CUnElgR0xyD&
z@80(M-}mzAKOQzo_D28Jzp-l3B!je<v2olV9g~mo-dd++BR13A)>G$J!qx2#@q1=l
zca<HiT$^OS@bH{_@(clA>P*ewWV=^;iXYnCBsg=ib4?w~D{kiPJo$D@(!aQs@_80U
zu)GqwyQ^{GF%IwR0+XlAV|!*Zt^3Vsp^JgHTK(7Gd@5>uOP-}ma)X0>(&4G=en;KC
zvtRYG!;@t!$~q?uk0!GH+qLlA^2uh_kI(;K`EvQ^MgH@hr%XK2J?HJMy5Bb*ztMlV
zb8c?M_aE<>UoC%;cqLo(tiet8b7vo_gow7TDcG)lCH!gqcg@d<AB*)ERrEA?J$L0?
zk?7icDnnGUBIjDvjhk&{!ODE5`N!7%I{(}EiC@%i2ba~%FBWkfu#~%9EB=GwfigpO
z)&Ke4E+5atyx$(XNQ7bi!HpUgDx2S*ocz2pwbHMjN5`{hK~G6-y4IN<W%s^>J39*N
zY^9>2qZxVTgzUEOaa(-)_QB12mn~Bhn5bRP#$aM<n)v?SUJg#qgI``=UKq6USD3hf
zd!Nj~8yk}s2K-pJ$a3<QYBl-%yu4%cY^y;7QIf`KJg<%#%_;kR&v|K3=aMBVA>rYR
zmn~!S^t^Yk#%wmPd!I~UtEe<rXJ@B|mX=dtp<z;Ta_zhQaqHbHD=opRSYF!qJjj?d
z+hWhgh4w<Fz5*;uwRyyhPj|lXv^W&N+9h;Agduw7&y9?y?mqbVKm5!aQT@p?&$@hx
zX9)lH?w7J)t*{3>SDmQQ*7xSYt2quHktmnyEbq5voSpHJOWWN=An|y$tN+ih|6X)I
zzmdA_`;MYE9=9Gd$>b8tb#K>e-T##Nrg>6&<-Zx)oCQyGI73|*U%taLJEL*=kB2Ur
z#r5UVyHEcuo9CivHo;(y-=o8K&rh8-?P271b=TDsW!`?9_v>|A)ck1euAcpMq1^Qx
zO0M7Us)wJRP#kK+a3F2d;wO`>N~V;5-m=@cx;KAP=JU(0jMDdSoK?EzCm}Fjo{@pW
zx3EKOUh(;DN{2O;_Sl<7NZh(}+0&z}@pbj3&{&q`KOP=gmG5|aVQ<H*I>-E<HCcCl
z9o+Cf@I^#<b#A-a!QejyNo(}K@0MqHB!1VUY;yIx6+Ey1Z~EOO&!C`jXa3feSO3ON
zaTenR&shCvgl=B3FG#weBXObr(1CvfQ=}{=|72`fdDDF7qKwT4?gVlB&QbQ6tfh2t
zxzB<XN{<+d)|-}u^XJ}M%hm6E$kLo|XY5QXiHVc%W^et-y>9WkRf{#MN-b~u#wv8!
zaVr=tZMd^q)=zO!Z{efEQVa(+eqU|y+_3%WjUUp%EB0;BeK1|A-@E;V&#AY9ljpRF
zJ^H(4!q3MnXCkM1Pt%jO+f`yc`xf)5pGFDiO}!Y+b^RJ*+)i{|zx1cGPrPvVi676O
zwI%KisnUzvQXYBnj^UO&CP((w_Hp|$SJrU2=C(34eA&>c(eb%=!ne|=_7`&2e7w1S
zYP&*+Xlu&@pFc^5q^@_r@7!klmy5r)^P*a{s?GYBpL(0)lQr7r=IX7!ACbGNpJ9<e
z$PD{qvQZD!Z)yjuv~OcK(|25b@w@BJ>l?1sUz+&uWx_M(+H#}Mo=RCP0^IE%wsReL
z`}fL5PKQ?lw^<o(yuG(*Vc0#>Ia$A4wapL6zI^@L+uOTa`+2jv%M&i<(8$QnTeqTA
z)YO!el$f-pa+%HM_4V~#v1*l5N{UKSa{Iijtmo(EUdY<o(c9}<P+*W_CcSFastdPn
zbxoNf63(Hv`fAtR-Q~^#EH3Wui<cey{#{gFUOvEL#jIIUA>rZ5ii(VZfr0C?Gcz+C
zLqkOm9Xb?q^6c6$Z7yzZ#mOfHWMz9_W!-nZ(bB>qFPOOFt(wY?;}`GTiP^G!`{M(R
z%o*9)&NVeQPl_yg*qBe9I(6ad)z&?GZ1g9d@QjU}d;iF{i4!MsaC0A?q8S_z5z(O=
zy-h(`nfc+vhY4w0wrp9jW(`l1Lc*sfC+j}1?=iEwdV)*AXp@4LPx~^n<4M~!x~v%Z
z`8V%kbqP6jrvCl&AO5!g?qBeq`Tu}!!<iR<rA55Azn>tv+P5+NoYwOjQ>Co#J+*vz
z(tK}n`2DL@Yn50QuF6nhOMf(t(|_kT`TV<2RXccGawcq74_<q){LQL2CF(}%0!ht5
z7c%p{Mc@CiV&@E*y$lQq+oU({Jhore?(zetYhSw`C5ks*kuaTWeAAFWk?r2i2>Uga
z9!@RQF&nyjCYSzw-uk(Fex=8=qnzt%vX{=ket6CHMQPF8R@&79vlh9A#A!TQ*19+`
z|G^=flXv&$@4kBePH@??zyFw<DkC<hh3=^4G2Z&a-#0C9ZK0&jN~N}Ewa+idE%{w}
zKe#&S#Qm)|EbUwMcD{qH1&}Pe-4xXOgZ26@y9d+m{x95`|NZkjWzcq#T6ZA_@CwL3
zPEF;Hf-l}Wue9kwqN@gvedH?RE7OFx@t?izxMf!2)#~;m6WH6GmwnnSaf~N9ShXsv
zJMrT71{TYbm5*cPln<V)^w{+vY}KD1k^A+PCB=_93qP&cx%JzP4NsnGvM@Ln=4J0M
z3|D_Vdn$Y4ck!f?{2MPHx*L{ow9hr_e8jn3D!Nx5da-C&%@I4M=dC2faVo*GuIxw5
z{`{lixjzIYqjf6`Urla^d$L7K^4*?{p72=RD(!hu;pf=B+Qt2RAAUTPCw;_OHQ>pU
z+>L8r@CHs5wqxGz6Y;iKpKp6kay`?D&D>@`r)=#?+f(^tVT1K8bH?3A-|d$0P_Yo(
zP!&CybFZ9X!j;mgk5Z1;ZIQ}m6xeiVxsra7SqICKmM4$Cd7gjp-Fp4UmBll@%;z~?
zcxLCV2j(T*f|-mx5lYe%S$m#T^_@shYkINp(v2G($K3AAaB#IUy?psnLCI&H4QQ1a
z=;EW))TQAw&z$i|Nl)j`-e_ZJD0ubi)r`C{{i0JTMk%SOiq_V*xB82?8W_JRv+nBd
z{u|mlVZww4mI<B0>Y&RfOG``Rn%bNeI%H*OZQ8s!w)4<jOTiqo=>2bBmF#L@nQ-uy
ztaaI%@TQ_xr$)=-XAh2a3WKZ-4V`*@>$w?*i{mez+`LA8=gyrR+}zF~AtKMt%xr#q
zy#Mi!!tdv=%xqRQHy3wwbT*&&Lr<W6`!-93H1CA&AB;tM4g0^}^>n%UfsgZNs{QkN
z&h|$&r~I{_Z@%AYyeFybhsmEi&L;|r)}&g`>NU07|Ma=oFSm!AZutH<J<+|*w9HUK
z>|%ep>-@6cedT_Snl63#@uvSo=8O-=7XIFO_KHA8c+HNlHSY@+vMuJ-uL(LT{cS7X
zYP+4s9g@W*87;2yoT}hI|M<h1gqTfbYK-^Tj2`EEEo|HSmT~K{3#SBTKK^#A_^fUA
zo#L(+oeTdR?)vMX*ni)<{=My@t8=BATY{tgK3m1h{4zdq=iY--xs##m1mc@bdU~?!
zUwd`st+41hrrX%=0^Vn7rvz&|_LOEFGjRHN>+D?tT{RA`<BRrb840#+vOD;$a{*Uz
zw0-24bF4bwv>rFluMKN1-=R?&BD5=;={wWQRTe#u*WY>ib<(uDv&kZJ_g`7QX6IVQ
z_IbN5J#W?fc}Y~n{{F@f(zD(g>`39T<7!L)p&i=6WO=$KsKr5erOUHREOUOGC>PwL
zUl@FNVtMSQ?B74^S4l8rZQptzZIko5X^s<wKfOP_EWf_?$nN_rXCfx{9<E<65n7nS
zz!uW5rtH|iAlpfcuXeotdMCp;V#Dv2^-qfyY$@GotEp7Nl@Vej@%PA$cl;9{Y~FJ%
z?Ni^mDN9bfE#Jv1J54OS=kuBknsISTjRkv3#pCQY%$Xauv++XtM0Gt4-nnV{AN9Q^
zbL@1V@Fpx-c7|lyY(evX$0ueVD{g$fY7TpBcVckz@6)Az3>Cii?7xlV`q&TpGEb=#
zIdJXX|Kd)M<7a9^*MEL6Z+#hag`{&t&%~2Yw%>jm7S7?Y*HmPp*8PaLhh6h|-@d)}
zU`_n~d*(G$)(YP?+hy*aG%-h`rL{HjWzhZfCH9jhO^QjJp(Dn9Ce8Rsk>!=Ft?>_&
z|NZ%C_xsPpxpRBpyvd1J8#cp7?L>-EhKbaCt5B`b1GTa}EiEk5m$z=d`){4=%8)*<
z-F_lmtjGH0`}gdzDJd^MoVVS1ZP<6|f7xed7{+zJU{^9R5iw3b*K#$h^<oB#pyTSR
zPHNJXiSL*CHwyIc?6`N2E9~bpx!1GZkIApSE7iiQ&owjtOp<_=?J-_Q0Un09gBMsj
z3K{g?{k@<6kBwn^<)8iYXZ}_Dmh_BGX&37OU4}j;juT7bC0)!9%#CMZxRCZmc6U^7
z=?jzH$Jd?NaI)apcCIOp*IIwP^e=wVj#~c%&nx<3S)A6GiC$%UKS#9Capk?|61B?8
z%i5kiJX!gFVZc;nuPeV@vp>9_tpEMC-p2!<1rAJHU}F{1I7On}?rQF)<kJ%$wp)Ce
z)2{K9Y0=>+&Y#^>-`lYtT{W?6UiCg%V@)2z$u*aYp2kh?>HRLtb>c_bz4yl^JH7sK
zXScM^iXXQWo5Jhv9<dC!;t4jYpVP2nkH8k0tJQO*MV7nWE7e>#r#M~4r7=?e>%pV~
z?zmST|Kr}C`e1Rrc;WhoQ+HP;9>~4^v&~Gw?r>nfi@jwI+k+qT^OB2a|1Mv8dPdKk
z-SN^NcB-D3>aqWuxrkw=BEx|j0d0@W-zR?)2ui8DR|~3+_PvJ=7V*!?T>p0CyC}=e
z%x9cE6L<^`2h<5H+*|3Oq&C-i-n)wp%8?6#6$+=ZGweS3_SJfxP9{#H3coc|7rv9&
zy6B|f=7V>xF%(xfYfC14S#x?t_1&!b;*7aYY&Y`SH*QSwm@dp=YwDWUeL5~*Olc#d
z!>r9cYF@29-7=neZ^Z<6&;PuQqi?22+n3L>*C&)G8_oT3!u-5TM3g{~_;DxERSt*V
zc+4t_wtAA~UM(7LzUWD?`wvC$>Ab)H$8<?*%Y<FnEGNgF+tbCjFYeqiG2<k)*2H7$
zH)&?(iS+$nJ!`JF$}0m_2bR`rwr5UHVY>3LPgHsHy{>~r<v)^N=l6ZOCtl+mHs|-L
zkfLJ~{=GU^8?*cFU#61+wP#P+Uig0F!|CvD3(ctB?csgP6}Ix+>~ySn&=pekXz!*(
zU3PiB_f4@WCs>+d+;*g-ncTboCR=iry_v}I)w>g4eEepn#9>#P_hOwxvcGE5);<Bb
z=ga@~^li&|{&ws9gzB}2Z$I69dY6Z;{EehvM{COqe6M>-<g%HRh5zKxZoF_MxV7ya
z*LA0hO@`qQU2f;CH`*+$U-<Wa>RX4(;}02M>wNSGxqUt92B-AXvb59A&hHBT=dcGb
zx3{-*9T2i8YOW~iJpTW^!RHB11-|q5eTX`s+aR;@Vq)E~6Pya}StT4H44RrB|GvHP
zw(QHvt-Ui6UG@Iw1!_$_e6IPTJXh<X{JfsaXTLAKyYFX!+h+a4iRJRoC6{hu<vRMI
z<=x&?trQ>WM!&B`n^dJ5ZZmgw<eaftA`s!S<n>w?R)wh@YKFz~s|90Tef%HIeD(O5
zdgc$?7k+u@-tYc&;d+LoEQj8O5}sDaZ5}mki7wcXDO`4~wry_dd`1Sly=yLOSMIc*
zce_~n)$Y?($JcpnpJB+-x#Cs<lk79KmX$L6J6%tPKVG|d|5vTzb2DDYn3{bJS-A1I
z^`BQ?c6|Qu;>>r=2tl@qZ!7*@`1{B4V=?o#(<){S6D$JcCQQwrlQ7lk!0zw<3vL*w
zJ~|Xy@u<yb*YmH!I$h55yXLHU>$v@7--3HP@1|}}dhu1i=6UnvOQkDvjTbNNw@^BD
zB3o`!b*@p%y@F8Q>RSOH?cW#by#FQgLdf)j%gPCLjy7I)AJ6JeGEwK6_}EE6Wbv^b
z*~bH3C2jwH!(5wx(+z2+*Dvg~44;3rVL859F_>#d+GD0$-)<+zeBAGLBGhO}yg>V(
z-<wv}`CD_%FKo#TVmrOCx3FW=xt}@=EXP+1PLpGq?fGT4k8QveL9g&1`u=MzR9v}T
zC-9{0<vk|0J)P~1M8Uh8^0BGEC5zW9FmU+IWe9bVv0-I%T<Lb?Nb9;>=bMb>H#CB`
zYnK$<kC8c5u)QMHe3x@!S*XmT3vVP@7$ydbE&kShJ;Au@b|XiTs?%}N1%E$$DAK7~
zbiq~O^|R$3)9oY~E=2B;R=;00BiFVz$G@WDyT6l@(<2|ZuD9x-8NRZDoDWL-O!8u1
z&$`k6{H*JtN3$LGKD2BK{xqTP>iWBhv-$Fymfrp7bS*ZRXPfn!`z%YPIKA`A_HJzH
zJL~STtorGq)vs2({=e+4{O()bb4xWR>BspMt$n;SMoy&bNO67Jp6Y*It5zI&7}M8n
zXuogvrS+9PC7Hr8Onw(;Z0v}BQ1|iOx}rNqLO(c~WAkKohW9u6yxhV5G~P7fvvd2+
z&+lJ9{T+LKLSdrKmW%tscI~{b_IMSq{UUGs8LmIIH!pnQdn0!5(wh?_?mSNYecQdS
z;O)0KZeu33zc#YwV)LB0PmT4MUTZUZ(z9Q?cHIyCpS)}NTcM~gcT}!_?fL5|^e%IE
z3kWM6e^qmiv*lb@p2?fs?>~)S-<{U?Ry8)m>c+!c)1oW%8yq)xTr-*d;Yn0E)8(Z<
zFYc&0ci}T9L*E6__{x^GJF;I&>?(7#3E?{aTugl7q4j$H3&rzJFHGo_UmbqTul{RY
z%%`T+_2NtJHbtx3`8sw5)VuzE8gX0iP4*wD<I&~3-hT={WxkvrQ@c~;v)-J^MRT?F
zPrPaA{<!(${^F^z@xQcOELcvgE|NQty!l#E(wCZyr+x1oi%wX?%zu6EX7rU;_oZ9E
zo_e_Z>5tXt1ykzw9@ksHBicoTWxK2C1N)i3Cj2=4eC~$NCvN<|5!txEW}W<=1uZQ{
zIzC;ipOq-)u4W@{{BSL=GxyGy`{m3IOk97$^ZxTlwmr^&=YINpW;wsw%=q#i{_gqZ
zfA?EFt-53QGx9}<p!2HTC$is2#jVgx6P!P<=B8<x?&*E~|K{)g%-6rl>;I4EcQj{u
zzPDBUqNl*Yq2VenD(K1@_-5C%txfA%=j(N^h}gK{+qP+<0@7kRHzvj{X`RNvsVQ*j
zcFL=te+^Iis2Ou|wk(=={_~T{Jj<th&5euSTi*Y?@BPb__hi`8m&Bi9jm`i3M*rL=
zyXP$zcC7lof2MI#Cx@v^QfbtT?GMF%M*mBi<YZO(PpaCkO28=iK;D1heIeJZDn8uR
zdAX*ZUHXn~lk_=1%QXfme9Kcldad^;JUjDbOnn&FLC1IHeLFmqx6hld7Wc>9Ur_i}
z{^nr)aMOGFZz}gZn)r6p%iYhXm4B-`^=;=WXNTG6YtuLE_|Yx+XpT91<q`guQ~p$Z
zSDR^hU)tz=-0PH&Ped<;J^dHQa-8+!c5$|j{rUFMF`GZ;Cp}57b#<1w!M4lC<Jqw{
zg^!NCDO|KM{nXC)JYwc){lelk6|V$ai={uEf4691ZSCUk+qA>yD(0P$Q}?T1(!ad6
zbIPoPyR;IV+ZW_~*1vJ;?tgRN{3V~C@^dEF#tF>ToN{jZS&_C45)3ihth&M~_8+^t
z^WMU+M=yh06iv7ooHIl^m-~KG3(vQC7r9en`r&7q*B?KtR5Dp?&e3?`W#_AEsoHl{
z(MR}fzIPmc*joC|eg5uyUpwTNO4p~nclY;*EwFIhsL674*#dq(ccm<^RL=(zU0khB
zAKBe18#F|?j>a=g_tv|{a`;x%`kd27U12p|e^$P8?aq9DPbcVK8LwY9FE29#Lv*EJ
zwSCp9i&`tPzUlv-&{hz%GX1{7B)9m+({b*H8yM~wrfZi~9e@41zH0u7d51Y(U*T_2
z$ovvA$<1Gs&s((W^F!ZT>`unBI;Cyq?Kt?D^-}BUmkyV!!;N?6l#2ZM(8n_2($AF)
z+6CG__?))ue~3RDzHRlazpqbw*jRF%U2w73%j)&BpX>jyeOK80ZNbz@xl?oEclhW1
zjo0JV{vcHlG3Si@=gl%z`TT5u7H{V8H2673|90rvY1_Yh&7YdDE^z2!RLcVSOX*71
z3f|^Z3|4qc2)FNKpM6=+L)`jP){|><wyCeH%PU;>=DMMe%5j#&E7^An>vrwPb+Qs$
zUGAD@{ASDX_4Ur-#}9Mde^4m@zG~jT!eohAZ}{4ccmB5Dx#G6T#PF@ct1mlEcz3~)
zfzNgO3rCx}TiX|H6nCo#(3w9cUP~+YXw278bIuPJ&po$LEtFw?bUfk8%pLV7s_)c&
z;@+`jvccl=r0n#YR{y5I6mxD7V0n3_$7lAD6I(nzRLYi%E<X2rX3>r}d!}1jFUbA&
zXn}m+52nA79Cu>&+Xix64D{N$yzal$f`{yn848a4eJ&F9BcqmWGJBeAX0T4wY(Kxm
z*Xm6E_J2$Mhkm=}WHoc|J!?O49UhJSnj-Z%da|sXy?+9VS6wb(`~FRPd(KUxHP@!i
zPrtgAFD_2%{M+R3N__^l2hZP}8@cuAhodjlbPmXF<A1=Wc;s-<sW$c-b1TH<*G&j|
zm%H9i`oeWqd-dF1GY`G^GE?Vo(sykhAB)L?E5(@#0=H+zT=;7CX?0m*={2Df#Tzq)
zzBpgBF0<h0|9|KCP0@6}r;|T>y9Va!nb%#9XF7BLp9Qn<xkcq~419hG{40IczUWlg
zvu_1P74{0!-F1%^$HqNO%W2o%vFN%_{*S=9Gp+sVZsrI5SharF$v;{5%k?xPbry2$
z_#JS4V_~`I`nsv=`RmU6mVKS6nR9ln<(h(s^|f>L*~_~HVkb3UG&y+xyq{>jz4g`O
z#!DnWHLpsFYu!`N82It8lIM%}`^>L#S?}Ket^Qq3`~-FXz5AClyr{_&dM2S<np(EM
z$YX_V#?o&IvX!U3Z+vjtma`{gY2%*MqkC#k1y$ZUT<dcE^Q4QcmDkVidZYJE&-TEq
zoxA-m+)+ph^~gC|t=C?`;yF9!b_}2N&HuACci;ap=fW4aLss9C4>WhTuH7Wz9MO|5
zC~@iNz5aO<zPTxG=Blp=cl#=<X|i|Xge~*t{J9{MxL(g$Ug+t{=S4R({(Q7OU%Pp#
ztitojJ2yQ(`kkvqL1nG_-uD&3J7mmSmVJH_wngT{*Osi$vKJ*^{Oq6Z@;IjV;$Ju6
zyZKwrm#=v6yZprOPpzuYZT7!DA`=2C83Y%w2(&sa{K5Tz%V^J<n{O{q+*0ZJcb;p%
zXSS!EXL^k0muChhi%+V*3B7qO{^swCk2ht?+^L;^c5;J<M4jNQdmVZwdh|}b3C=%%
z$X)f4^~3i?H*Wm<lxvjxM^~xthD*Q3LqYo`-KW-ky&@`m)8Rm1Wq{XoZw_DPg+Dvw
zr!A8CR`a1_i^w~-L$?;5U-$Qy_?OwS7VCu*>e4@aZ<qP7*S26~{7lvBYbJWHixgh*
zL$NR__RqHfwf$$$O}Q9*n8VZL;g+2%PObjx8Fur)<!Al<FBg27+<AIw*!$ST)!!mL
zf1l*3JUPw(eayd(3nkCDiqtJ?Ot(8bwbuBM%k(D+JypH#>t89YtE%eOS)X~E>+Ys3
z>+5#AL+{lFvKuao=b6Re`(S3t25Z&R+olBGToS8US#gskvh*4Iqsjy7cP4vV&D>eD
zXwRPO%rQ5<`Uxg=IH-Rq;duX4^Krq=8x<eYyLA6ORF7)*d%<b!_EScf<4{ka#nN)4
z!<w>x?r$o7T3Y+8gEKbo*aFszH>8g~-1PbFz5kysy}!KC%xh9y)OPvy(`|9aN&<F|
z+yis<&ad0useANvM%Nls3)h_=<=aaGbrqKWiR9SGC&BTeA@jgnCl2O!oQK)sCIoHs
zo-|wBPRB)f?#>TSWK3@D`*d6LYt1Ib=IM5Mx0k$J;Mi<1vxe0t`=gXv$(Mh67IVB9
z0{>WArVD)ev~1U-)42y<1h@Z~8ojsbt0JpFLw~)F(uoTbU%Nd^zHrMfT>avY!f^Gp
z|KC3dr?V&6ebAWD61`_HUxgosV0ZL|+yzf(__m+yKmSHk-qQM+yYu%;hQ0mXFCQ%w
zoxF3&aa*5vb>@l3GD@8Mt1A5cC3l}bwXAu6!G%fJt3EEC_)Fx&O;wXaJ%Lwl>^;|9
zHhpS!-Ot&3J}yx|y2J1K;_E$jUvth`*`2SOX};}_zO3GR<MRtx&sARLGMhi|<fHRT
z>z2y>J}Xq{aeZO=KK%rT=LT)xI$StrR7R>7el?Cxy?4;rYV)sv?9!scdweRN|9qKr
zN3(F=kr%x075%2CRHj+F`W}k+e6qOs``oNbpPCO-9BhKNY@Boa=pwQIny#~%rdx*W
zou+X&@aQ8??IritDDR4vSmwcejmvte_391Re?1F5U1LA}%=hB{Tf3j1|DHe1{{H<U
zjq_|OpB@I!i`ZNLb&F!Y$Bvb2YeUo4rr)m5n<OcISJ~-ORfB+p@*|t)ue&~<i2c)}
zbNkWnbs?Mc*{$#Ih%TFB<ILi!+H|2ttUJ=1>&E7czBOmRi@xZZR^POESIDxt<+}}z
z?)sc#DmOjCn_KhtuhW8eqZL_tkM@gkc`YxnEmNu06yZAB*_HA76<@2<!hk=9k(O_#
z6t`Tkb6&)}UA)Ee;@tBL)4ONwnX4P>Zaj<Qb%oHf9VI4v8KYATL#xdawX-dK*4U{u
zeK_~m&`nLrgtt1BGt@GAgP8c1nDa7j8OtYgbglB2h>msode8U9sl86!iY8piTcR%)
zUb`9;{^a#WS&_*tc1LVAbJpv8Te+H_PhDj%d)tNxo`n}JUa#8l=DzRMdutV96;_lj
zl&*Vq=jm)lIdS<rOi6LwZvPu!*ywc%@_)_S>RtP?Ps?upu2om{d4;}ZzhJwstbc}C
z!m9SFjOI@9136b-On4!7SjNvYtZuFU-4y}MoEPsMyx$lko!TqZb<9<&le1j^mG=6w
z4g0q|J-L2{0ke83pR(PZj=P$c0ePvH=Vk4`BhT^i<*SZ^;-_csXwwyXmheMTLS)5R
zg;;~VNo|v)u1ytiW|?|Th%2jX^WqX-vG(=Hy{4~V%=pS(U#zt~vGf{SmJq{ayOu8-
z<QUIeE^U7EX_?|v#WMn`zmD`3JXaTNdUVUiOk98Qp(+ChZGoho1<_9&lFpoTVLO^!
z7_xbNmUVRZ^v6>eSr|1p{FD3sKK{APjH_!Nx;F?s3VQJOSFE*xkOcpk74~7=OT0C`
znL_d>IySpKkJ2g4+_>@IPpw_c+6&(9D5z4MDx9^#MSs@yaG6UUTW#l@IplFKCg|k4
zJJ+86%{cSr<>lFe4t8I^J#OJFel*k8dV_eM(?|CwTd&7G{uY=$n?s@Y;&Q)_+Sd8^
zY*wvW^{3C=-D}Ux*T>y2>F=FXkSxk}v1T6Qa+83^9Lec{D(~y_Q}3GnpZZ>``)+7t
zWaPfu-_vF=_{s<=9^rW~@z>p=2O<f41%-b%+B$@5E;V-es+{&^OW(v2+X<_?x3ZMX
zHhtyur9;jsD<Zt<>%%KIv^7?oObfqhmGySt_q*S3PJOAojM<LKV}sq9$>~cp%cl3*
zivF8?J@Ht^uOocwiZ}iq)L3)#^tDI#S8V(JKVGRR$<}g5RFeNuu{V0zdn+SaCQrQY
zH!+*B%_qK6G-wa&g3Bzi!F&DYS%1HJ!Q!fWho^hgp6}mxZ8_x^IP<&Y#UHjyZ#{Yv
z@W{iZW8P$|wuus%M;=a+S+iwxrN5}CuXs7fKJLB^bACTQ6WAAibak82qJ2mI`uqtl
zxcA%H<<o>~^;_#^PkkwTZ?)*2+Vyivcn_?)-QKo%`ss-kVJl}$wpt{4Cu!E#gnjY*
zc;#CT%(*e~!j^e2nhzI7tXipiW|3Jw`=zTjeFY0MThhK9oO3~NuI8Egnu|_*A6&^}
zQ7>~do>6d1=Ze^yCEFCFrJlV3RrR}<`{mYcQ-5O6pm(B2^Wb0GiGJ)`e?~ICHf=B2
zHScBh_ub{Pn-+jFJ7XYI2Z(Nsu+05%)hR<?@oA#|(%;?+8WV$Nn|zrmYHw=yXU2~Q
zb&WI5&R1v;+s+*%@wa4u7`MXFnW8l%_wv_PWlosz`jBB_+n$o(!-j_3xdl&Or5B!z
z=0ARKac{$U-Kx*2((`Rj8gI5OYxJ0ACFZ@o{7|Q__MU7$?sm7k(^gcTmebw$cf}Td
z4#h7Asutw`RkZ%mvUY~@(m4;qH;QgiX^_dD!m#Ma>LL@?3E!5<vP|$ukiIbC>yDT2
zZ(a>LB__N;UUT{VxmUceZ%kUMr?-LQlAcWFn~jTm8jMt?*O*7@<<``k*fRC9;G>Ui
zM;+8fn%>WG`}<^TKkt_vXKZwz9lv$4UMJzmN0YUCEoL!ww0vJv@Yl!k<l>OE`*J<p
zr_Vdj^5gjJ;2%mAStpEFzt1iHV-0EsHA9<2-5YCeJ@{vJB$?x1*%dY4|2r%ie$G;p
zw|M&U>Tf2|ikO;$T`o3i2`>z{z3q39J#jr&BJHleI$O+I`;uR)J};fZ-)v#Xwz$cL
zk$-)c#HU?zI`3cFli1y28Bw&oAu~uoaz&?bTiIVb?l+YOUHkT2kgl7(d;i_ZUw?g7
zbE$tIzTjoc-K>NqQ#R#pbbkek$HG59wK)|SoH{l)p8v>izBj<@W&K6>#)aFDw@5F3
zT9dqd)n-G>Tlp7{aq8756fW2pkY)4XZ>v$lo+}5-*GQ<D<nk5VGTf%8z!a&mbdIo0
zYVFVCGZ+84W02nIdQ9O-E>j`DfcS#W{Z^3&_P?Jx`5u4Cr{&RZ?X!HRRZsX-rt<Lk
zjcvkmia+jl&MAC#=W4usezXWz>!XZCkfvkzrlemRL<;&uCWR=vTv?d?r*h&6rH4X0
z%Vs}p7u5fEYn9J*|E|`#u?8|OS{;kGpZe6|zQaMR@y^=AzYgF1)D?D=P0Fm+HD3Id
zLd-f7leZ@}w{K_Ebd|ldQ(n=0ZJ*3GtqC74PC41#vhmKzOg~xMR)x4Nh8v$59$sc{
z+2t!6QyR6S;02%L>phx!?5cXJw;g|Au=nF*;mZB;yu!1cISg4UxL<I3JV<_U>@a8T
zRflMn3HSC^8|U4zi21rumxqlxf8S3vS6A2e+k5#zEum1$YfLAmXa>Kyw3K_+vW<Cn
zt@i!-bUN&ME<YoS1BW4B1*^x=x2&IpKAit{D)mZ~+xb@+MOUufX}D-9ve!mOFy46A
zD%X^|cCkHMYwLLW*@RZJ?JV`H`}5W4=Bn>If|sv7Q*fw&ccRKtn`d&0LS7S#Ue9_F
z9KP+DZOX)mC8rNr`Z#}?)FE8$c+Aj2shj1~_uo&Z@UGSTfAwu_^P(?-%Q;t;P7i96
z%l++_qOzlb`NiDT{<T?ezdg?FcUl-A!yO`20!qc*MX&BW{aNw&o%XF0_D@xBI(+-M
z?Q#F9Pdk_Au|-Y4_=)8~v*#tYn)v_AEx0^1!x{Is2*@@XX)di-__5f-#f8Pw)AP@#
z)A}Bo7fpD(m;S6_;%a?#B>B&ek35n_ExxnOCQh1kXog|(jqUmJv(0j?N}iUvc<prI
zn8;Vc^37Xww*S8pk)MUn=2<=X`ODr_In2hmM1R9~i`f^m)J}T(J-GhM-c{Q2`Ony}
zgv`J5ofZaY{7cecbXgdnA;Q(_RCq{X>7C*|zt*i@{aE5p#%9=BfXn{&wk3|OPK8dN
zj*7>B_<BA5ae;+^lR^2rm|x%CR-a)NV0g*5b;Iu&<!c}YE&SlfslWwl_-Kf5u_hSJ
z-0}0-?2QpRI+2@}+&vVpDbkhPe)yr^V$cFDzvas6>IqsLP}N7{TfTXBEQ6X8@W)Y8
zM<?a;v$GtEpj5$c^MS#+jmPp{nx;tCVF!+bbIb2}rlzW%o~CPk?-|$=3j;Lzlut3k
z{Pb~p`uTabZ*D&B-S_p!<9_3!CmvyIqps?`6&Di|5)pY)d?qsV>@~O36J^eoz4TgW
z@$iHmi{{?n?5F2?tUa)P&gGkS@lCtm?dtC6;E=2P@vtn@9~xL6kGmrL=qmiCta|r0
z^ZI`^`;+~aPoDm|rvK>i?b+M8j&dGc^Z(~N>E1{Q9(Q$<s~`v0)YzQ2|8FBID(b$J
zALeg)c2&@L5t!R&<<z0K<M8@-tNi(DoD2&dI8=Ro)w(S6%ZrQ63l=CmJ3G64&)Fai
zk=zGe+UpiLxARSzGNs^QtN5d$oh#O?dGdDqeY<<hOuGe?Bwp~Ocxz_&Z?}cUM!ne-
zhD8AyBK3h`cMZ2_Te)#-PF^Cg>~Ze-Lf2hcj<;7I-&pd%IGZ~<_-WzB4f9(bGU+lJ
z$fa`oXQ*rnQuw~ZpssxXoQR?opOVCGO*j?WywrQ1QcK5kiT(W^E#4l_9j6OK$C$Rw
zzrN4t!vycY=c~e7cJ$17DO7Tm#qju{bB7OxuI4Tkn{Bi~QmKH`dG_nwD<+%ihDY$`
z|NG?f@ci4v$pVYmKgbzu_;<lg@yOGlQ@U?2)>RA2%KADvF$H;T+PrzDeZ8Hjsp;Em
zbr~5e?i)_O?6u?MYo?+{C!M%le+!6mwYly85@ftc(&^8st5>cRsQk+C^yHj5b0&wP
zfRn<~BWasu%c|X_6_3;&@HxN|(JH{tSbWP{Mb6AtH!6SA-Nu9W`1fkZT{gKm?N^Y;
z@(a7OwiZM;>MdIr`riFGt7otGgvG_5{%#LmQlGPx;mj>}c@sAd$0m_KOYb+w>UEj+
zzRBu+KhI~uU%47^aL-Zb5H4Vx2g+uBN~f3eT86e)Fg^M3IQKMXyMxlv<vVudpD5NY
zXVv<&Bch_urP{~gesb=;&i;~yZ|j8LHcEav)F7<dynO8(t(FQ7&*RCtu?Z=LO_m1*
zOF!4mu{?G0%bSk#E;DYP;?dm6>-gd0h7DIeZkcQ>)sSItIz7j7Vfmk5R~pOtxAQ8x
zXl>x~$SZoqVBq3aS(5bNigCt;7ct#S^>od?{m7njdAa}bluvV$H;b)LbUN;D`<qYQ
zXNK_kH#ax;Z>{7y8u%F6R((13o$a@$+xEQ(UjAe1T=RUn(9qE17p&rS#CEUVv}se#
z?{B*9u`k4&{&3F_eQ+g5^XdM+C2ud5FF#^+INRQ+WSxz#M9kaoIRbMoOlEgd60CXG
zQe8horJO~}cy)tu<MBqu<JWfCvur(3Z}9QOnGCJ|?S|lB+#(Li&i|a&%(D9-Z*^p|
z!qxZn3Mx!bTuSC_EV`vRov$|SY<RD~y`J3+T|r}(d!5fVh!`t&-t#>BXzf&sSAQn&
za7$@P==(UgWvZX&*MC-7->(0h%I{K8Bao^5h{M<L@s^z{ZiRb4oE4PCAH_WFx}@nP
zzkcQgY4x(~+hr<szAU?bo5i-k_v5v$VmV>%^ZWhdHZ6O2<VB?Y%k0x<*K-^(RloM7
zv%~e%mZf)U&Mo+T%{S`z4Ttl-R*#b}9(?nJn{)5&@F)weEt`KZF7RK`d+BJ@J<Gob
zZ(Q7eMsMFYgV~jg>whG&tK{{sWO)$!V2$$jFCQ+N9Bg<eSmI%l#FzC?ENac9Ie*Q}
z-mEzA)M}yK0j^f27k4dt)~!r)I&-$Zf32Bk-Nw0BqfZseJ%7JZ;8DtgjVA)R<tG09
z-y#t2r5P^kcl&T&zkI^0(5+`AVz2*ORC{>yGZs;&B@PV2CKAQR*pps;pZxTB@A>m*
zo;&(}$hUYn|JCvCga>l3EZ!ev?wLRLz`Vz~6F`Yr<Za_DhF}emuKgU^?`3K_FC4My
zOSq8U)1#_k#k$ZuVZGMDP4?_dR?Du<xfCB_;~40va3C(!?e4)ni!aT;VB%Al`NCOg
zqMmx+tWO_yJ!;|)_m?*+`fw*SoAFr(|GR4f|F3^})?1&y!9)J(*{DBXzh*x@X8z}R
z_u=$!LbdD9aongs+i10|enY=#f8O-QBLc-e6OHG+*01vQbbnE!JHgNM+axEu{W(*&
zg#NZN_%dV8u^;8^+zn@b?yRZ1xk`E728j>-=N?^=w2jvJoOOM@koV?Q`)eX}q&_vw
z*}{GxD6vjz$1{)L_A!?p`5tMLF5IQ!`qb>(^j}?WLg%hT%YIh(k1M&yF7H#+_j^8v
zxZA!d7gp~yYvz5pq^(prLf)-1R#3H+HRR^0zF%8^C<=Ni&h6m#V`WjD#`I}5vz5V5
zMFExeGBu?Wx>G`Ld1<UTcTDxJ(!2|vJ+<EJCF|;Q4(1nk$!By&eig0}mXh5ivw?|M
zk3YFp;P8?ur*B`%s}@MPvZFSLDgBF0L*(@Pud2k-CA^J=XMTUkxMthp@3)r+Xz=y=
zsqd(BQhLs-p?GG){;OZttV;-c<M(XkPxh6oz83$n4zuBS@oM{Z=6dFRY<>slYQKy>
zuroKe<j2|0kIU*pPj7j#D`B!-%ajZ2S|pTKY!M3%3ip`0c1!J==^fiT6gm|pkIV`d
zJoL9mYsI-ddFxjfTlzABl{gh;H(0FFTy>In?Y61)AGWt9eJP)QVk*OCt{tJmjJA3I
zN^a<Eo$~&6_u6f<J{%EoN_u?p<!uqs&CBndoD^AYS(?W7)cv#{q|OudVh9AKEe3mE
zX#vSK=6el(tQ3vPJ{A5Z=J2=ad0%;Ql&ksGzrK-n^~frpU(`2?i|@}jMb`U&!*|Kt
zleisN>$muJsXu4KuIAr2e!Mtp*Zjn9x}C-&wtn^n58BIbe*altbM82wP4^PxbwUR{
z=hpsSy>`))?@OQ5|DClZeCh;)KTbw^`@$JQ-bJ0>CZ3<UZT_G4_muKap0<0=n`pRX
zPU+eXNdvLkf*t<x(rLZsw@>l!JE&v$;9-6Jg@X+hJ6_gyo#0TcP1$pP<Gt`Q0qOfU
zE~_n6R5^I$!0la^{w@mn_;BaxCyn>_Ci@0&nW!B$M{&`vs?Y2m(~rcxJ|eNo{RK<x
zIqzc<c?%pFB!53TskAIzVx{t<TS;!al@zWqd~W#Y{65Cii7PML;<~!>6!Uj4WCJ=@
zuPNPNynovEY0pk?wZ3~%{G5cq;l<%)nNthCUpZd=bWuD%!-C5!)BAi<KE3QzQoMBi
z_p^l7Ue)aG%Ez;7GPmwl-=sQc?&L{jydQR*J>fG;(4I|Y&OuRId6C*A_XV7D&+oi*
zDp%)hZFt?D*Ojki-WlAQ@4rSUZEyZR_UR=-VdV|EOIQEMxNcnZ`CvTb3rXWCmC0c&
zd#)8_3yRlId+_<DmHK0=!p!r(J^8-=T_<w&*{6fw)FbD7W!iL6W~#uuWzM~UF}EJu
z{k!(iYmpD9U1|QWcPX1rnVDEA8Gc={<A2Y~O#NE>^7z+RnRcwc_{}`%6#uK-2%b6d
z^?&jn95UNddBmknvht^&vFE|a+;!R4LJQ;WYq6DiJ$v?CXG-|o9XnY?y6lY|-DLmo
zRPM^VnEPLjJ#%Z%t4Xf=s~_+9>dIWnuH%02&@(}&lB3}=`$D}UwOW3#UwB|y*(b1Q
z`;?;W=v!t>ZrHuLyEXoU=-#xVqC+!ZnBMn%|L0X~&HT@H@^5R}q^en+IK+C+D<69!
zy>!Dv$*qe^c;(+#P3v{FXS`s!$$ov$R~z}7d7+`(g4Fc-K32NTom*%cTy;l3=<u$e
zTlViy)9)^`)3iTbb@I97)hP+i7W#8GdM#=F%8*d{F#Jq}*|}iFI}(TQHs2FaSD(}A
z`F?hAn)gSe%iYrNYU;oEFS`BVozYPSf3w?x#(T`_R-Cy1pzO%SFKq83c1F9YEUh|c
z{l;vb^exYjx8?RyyayHk++UYfX^?HL-}C0?s_)Yjuiraoxq1HN`*t<`5&tG#KjOK*
zMxnZY{*&Nu&C+U}XY}pAy!rokwW-n5C64p{=Em0_I)DC**zfH*A670mX1kd9;^myG
z$0avQuiRX__s=_)kNFSIT?+#@+8?<r4HZrVRop+4g<US3^;pEeJnzzq(=Y1oUaot@
z-e9NFG-c!Ui;t&?x2EOH|1<HWxR3B${rVIBe;6*Xw@)<4QBr(q+qXl$*opm@&;Ruv
z5_KEr|G3z(Py2LRpZNiM&IvE}oEMedbNK(ShZVOn3th^-_`kU|<7#pFr<gNIKeMi{
ze=;fi+KE%OTNzr^X77BkIPs9gv)K6tzgAARdDMRR(UbN}>8Hkt^G~E7vYWWR?6+55
zRW`rxbG~13lO2Dps4)3^vG>D=+s-rhT&nEM`4v7f_;x_boyAFk^_n}@Z_RCEe=T{%
zbWWxDSCPY2u5#OQt$aUR`Fi(AuJEP5NBA3da43h*o#<1t<9^qP-~YCGxG<QrXMLaa
zuKe?nm-jm-KXUukDbMioq3zCX=NBufZt?E^mg(f)V>we$Q+THJCv`)$yY^!L7Vdcb
zWcrcV<$K<#*D)MnUtawB<mVZNUus(l_P;ajkl*-BWS;!yIVbP_f2m$)(r#dF5}k3j
zJ}P^*fD-GBJ1;H-_imH+cbco;^5V*^vfIte^SIPCcZ6CN%~rKs(x9H7^{w1_VSr3(
zTCBAD_7}?DiXy2tC+<k|zPL3_e2?u8=JytV%r&2KF=#%Gda(T0<0dmdoBn;)s%3v>
z3b)%^r%5(XKKD`Bo*~F-cTwv5nI(O1-dC!zEP5zus`IpFp43<7WaD*N-I@${tP<w!
z_&sI&pCkMQ)h&0-9<UbPe^B0<am+B1qxU!a{^x@BOoCZGDG{fB);(f(n14g?jOE|e
zeX+UB>r8gMPYsx@zerH8eeTu#bDs^%UZ-<s3fSM8ExP{9*O#kx%K2~a`?uugr_*s2
zb6T&*zEH1Yu*eN7`~OLHcm2P0x$<QveK&vN%m1?=05r?i+42cmugsbtyrgAKd0NG?
zQ_V@2JgmQ`F+SK7d1G(Fw&!#9o{~MLZnD_?rEs3`75+)x*K2+MZC~&0?kjpxy;te)
zAL~}V6Fw1c@t4l+_I*<G<%wWxMAtj}SxY9~>wM5PceQ53ulP*elgCBwH?};S>=H8n
za^Di}1G1l1ou1myk-X$~_2Qb_MW3eaQOV~1u25p-bh-M`io$C7j9J-CCyM_lwR66x
zb!BIKXAm;`-Yw_-udPjGo^NkAn*H{EVqs8t*5Y+n+#<tFtEbCNxSl7Y?Q_vh$-4Ez
z^HV(6_D^WlJmoR}v~|U+zZKurcK&mHpLKmx?A4mmw^1{{W-@+rd$@kuy<Lu6a}~aB
ziMY5s@b9-}>yD_MF2BAd!cFR^ilT+H+2@lhRumTeUVVG1pYW2SvvxeaV<IS@=^|`U
z8Zs$jUZkG+`?X2OtRv@%os$yKb^BJ@fBgEpRZkv^y3Q-M{&eSCjImj3qU~L#t|=d`
z-fFJdvBzUt=<S#DgbqDjJlSPF-@Z7>JQwx!qbJQX1YiFZ*&8f${@Jg|^FH`oTXXk6
z@B94u%HKnB4lS7ZLfE>8d$*r(ZBn~=wf(&K`psunpHnj2!94xj9K}gaR*EghN^9kX
z?VspPh)k8<k>r_v(=?0WztvY~#&@Ax|3_4H<#2ej7NoVWoOAuB+V`)Dkvsl!+MTWv
zTwYQTcI;}*)pRkdh3O@~M7B-SNiUohzI#Xdhk8%$V(wYdUDH3FI#xd^bQ_~0%UtE(
zoA+B4oXD@8lN+*G{MmWeiu=aqo|@Cm=1d6sr`8g|%X7?@(}J_y>DJ<Nk<Q64t6C;6
z<1Ohvm-yxaU(N1KJ7RAIYly5}?CvJvZ2cy0`Zl36tudDCjPq+R{t}3CZz|BfByMi?
z#b>h8d4|QWw(E;H-O*W^6FO(zMCS9gHMb^+xBBg<ui7r6|9J12n{TwD`_)Rm^vE4L
zl2>k^Q0KGx(Q)tn{^|Zl(;hWno^k21UC`lOiUKk9my&Cyf7Y{{Iy2^DYPyx%mxl`l
zyBSw(4KI3J&b;J^wAhE9FWx&BoL<}TUGi(?H}6ZTbLU+Bn6>VOY4D4ddB#>gso5v<
zYo`63G+#IT>#yw=rax_R&RO;BdM1AJ$_?!wDc3)*(f<`U?V6~O%14>JSLWdy3k3y5
zj-S}VoquA|5%b#)(h=Y9t)5eNoSCJyjd8=HtLaSlPJB2bqPF)_<MX>J=}*@ueU1Li
z(DCw0ui<yQH<sdeH)bE$_vzYtmGZYmm)Lok6P~_4&-wDpc|-Pq+7Ar&HXj!ppSC&8
zR{6L8E-vQ+j;FuBZTh@hKjQ1N&+Uu9NH!K8sBRAo2aUsY3A2GmO^(Jhdg@P@lJnzU
zvBnl>eJQb>yJh(17xSw0&CyyBZyPsr>%2Gr|3(MdPmbO4D7fXEg0bGNXoe&Fa~=L&
zU;k)@<sX;ZCzIEG;yHI}yKegN?8~-)BfY-|Z>*i#BU@tj?UeHDf}S_Fa~`C8Z`iyo
zL45bUJ=cW~d0V{=NvjM$zcXf+ox-G9+a?xe>F~~zw6qu5`0l69&G*0jm=>I$Dtjb<
zvvG9Ss|U`Z^ICP^KQ(w!w%s>YO{Mdze#*%yiG~?$-~X0J#pe9Wf6)0dcK*+GY57x{
zUB2zxb2u>iR@JS;wMRbGe_!-%!PHN0vbLSQufBcX{O*z}{W}Y<^G?|GGjuxN^pxs#
z(OYip+CJ+>LGzxsdrBAuL|@hUYHDr%SR2{7-0ypevGVU-+qu17{it*9^q<W(H{sMv
z&Uvrr{V!HLuY2yRL})<H)91cRi(bu0d9{Y|lLbeimqPUVSGK2>>(<zBnDTpi@8nH^
zezW2~**&_xr~m2C*nf^&bqh|sIdds=-iIK|(A!Uo7f<JGXnDZbBBiu)+w|aw&9{#m
zA6A_!a_xuTH{W+<{m*|*dsEkY-Mn&c&b|BJGy<2gsFm%NZSbzTb2$C$!VOg}{D}^K
zBpGB@oJ~BY|9C}dNad?M?MTTBc?`N|Zi!8A=a$OV=P0OS%wt@#@QtCMgPz2-eevy`
zhgt5M)t?sOIvV(3ld<zHQ}*vS{)yfDwdn3FYmvhZZSp^|9-LNtzMtt-gNA~X1m}<a
z3s@gKdU(A*U%<X>%DRW|=AS$8@Kf8%=(rD(r@8GOzv;UklxQolp?7X-b|%Nk8L|5&
zPXD)!uOTB?DbSH~$~DoTh|RMNlBX>1<DP!sI4fv-eN|mf{i)a!uV=si{O9n!(={_V
zl4BO9U)lR;^PA~4{}wJ^8h7GK9DhLa`Ui8@8b3YzcRufr$F&>G`cF?UnbP|?|7qyk
zl!{X>eqGX>4W8nY_*Be_Z{Ko>O|_I3+jsK9>vsv?^X&yr+-6eHFzGq=aJ7ut>L<G2
zxmzr?+LkR`J1hC9cCqWP1&Nn}?&lZFoVnF@I+5MsMadkKLak>U-~VfD3pP*6pL1@3
zcK)QJySHt9=On%O@O{=8aIUeJfb_NOEnnx!q$os)msyl5@8bQIGd<_WHDx!GfGv-L
zFP+~ldN#x9vNY%WJM%C3+RIOy`)h)SQ_$W-KCb$j>+9_s9&L?hUz6W;e!=4>ziZh}
zER?Kep4R)~;at|Wx+j#9KmAo&^Vsu+kKz^4ryKr1|GxCO)e@c^SsTtzeL2r;oBkbj
z{=9VyEH+QN5%<ugj8C<+LZ|X{l>U_|Icuj}**&vm`EF;+7S-9d&sTrS+IXEU?q~U)
z434X*T}DE8b$k4tt90s#t9*WWRNLlJ|FtuJv-|i8)y~(R)%@hoabKz`y+tUk?6#Wf
zp5M+3@3Ws&eR%ghbGu{F!=7v@WfLQfdG9X9#Xi}a%m2GWp4UTVe%js(TGqU?%uS}B
zjeM@`vc+YJW~1Lk^~!Ji&sW}Ge@1=xyzf4GM`s3ma=&-Xduqm}UYT5<J~j72+duzH
z`gtM`k7aPJD*qgLjk{+0=ez@Tt{Z}do%USf5^gT=zh%0?!eOR=!_Kd_om&KCmrP-d
zHEt2u+YrvkePLPZ{lCBGKU2O{(vf#x<?GwK^PCo1nA{c0=8s*$tI{U2@bb)pYu(?2
zyqX0bx$f~i72VAFf^W_Apnr>7i^9!s{qypA`FX+Qpj)j1-VH0iw$BrF(y<SDo|u@p
zYtp6Wc}L>8x7oi_t}}TydvCt!?LG&E76&iS<{3;6rtqzLyY~0qZjP>{#Ub_Q|A|+}
zeXM4y-}yV#a^vf_^H>>HCf+@<`WB~yTSfjm%cr@GQ_e)z?kw3gtGr?3?lm`Z!}dQ`
zY~wipZC=+}N0y==Im(*MZ4>q<ifYH#`|<4i6}EHJz2A!;R#acQ@a$W@-BOcs^V|D=
za734iUX+a85HclE^K<ME!Fe+t-JIs9exC27K<x1z<=PjSn+`v??D68R{9?-)PbRa;
z^;sU*UpNOc?9?LU0Gjpk@3Y+L7czDGoXJW8yA+InC9Ka2DmS>kzNh5Y#%W>+ekJW6
z%-w!kdTp7t-~~&D$fSj4_2IK$Nh>FH+J9|w7H2ubDQkOsWAnL>mgyY5N^64aH>N*S
z-jwk){ek#zt}kk`wtAlI2QrH{J{B(j^ZYIMx08bWJ119v-?ypxM0D7lSE{RK-LroB
zZbdP-tX})}s%G^QAD=yV=C$+D#oR?D?pwEn-QeuwUUd9P$i$E4-<z(z6JIvTP_1$A
z{oTS7Pd{s_zAh}Y<ngqRnNGqNbWK|h-n}zf%&fipd)*gty(s6RE!Q6|S#ruRbLw8-
zucj~ai=8~!rQ*H9ZdNhua-V-FQ&ars)c;A}PZ!mnjoZI1`K)Hdn^2YZvWLI+72AB>
zHg(OC!j9F`I*gb9dLth4Tb)sF#kpe-H&rJcIL^L&a`et#zK8erygM9RvtM7(vG7Ze
zq*IS&E9-6f&+l*OdfdC9rM!2Fr{>>B2R${vb18m%95+?FVdjCYXSaOhop9^SPO(C(
zTJ>{2QKuDe-|C7CKP=cbHC#g^SLH}W#iNSi42zClgQ5jjY$v`e+Ub<3#vh_Bq119i
zWogaMnV+Yd--^5CGjsh1E`{1x|D!-Bhd1B*9ld4sKgp?r_huU#ult~>-H`un-`Rbu
z-u`<#W3ngTTc02g^>y!zZx`33zqHCZckS-?h~ib}KW|!~b-;L)nzUx@Jekms2VXu3
zeXDXt;^>-(^SL(LP5GZ!8?a92M^ms+^xQ4d4VQ!U7ZopwZdkcN?6dbj_fqEIxcp%0
zMv0oYYd=lC9oG5jj_n_-d_L>_|1UlNAy|H)!|r*!(&?h|?pu?Zb?QHQZY*AT+x6v?
z?7WHl?f$Qbk2jRveW~<}McLmCEDXDsPCKJ-ukzWuT;uGCEj)g^YujWhZr<lVJ|}se
ziaWS`{pJRl8sg~rFt=d(x-_+P)Avj#rwL`r?Xte#I_=WcZ9DUqZ=JSFDSo1wh81V6
zM@xL<+>_cIqW|_ZT;jd&F;}x?%Es&68~olm7N3f&7k6E4$DiRco%7@jrMtqX{bqN6
z7UwH%H|_Yi?!|jc%ij0zf5^5kEuDPJ(|M7N`TCOf+rkSJEv+0PR?U2{Lm`X**ZLBh
zX*tmoPH$t~x6$2f-^S>;-Gys9UccUVos(I~mg&So18LKBHp(}jM>uv)y~$m6dadQv
z_SEFZ=NIPa{q&H|ob}<(3gh6{D;5<W@$`9FxIX^p)Yf<b4~EK$AJ6OJg}N8d3OD<|
z`D$C2+I`>l)A0{3a_&7}d*RjRw`Osozu(^5{?q1nYLAuh^pgMT&6AHY7DTR>tl9JW
zW|)7OY*Vl9oZBttI-dU>SX%@Z9(bs|+P5Il!F~0im)p6PfAKe36QI$j=Xdj;^Nm@%
z%D!%pVg13W;M8&Nht{&j*r>aU)*sj2Vwy4QeX*j)^KS~ioUf%mNN(L(5$VAA<bT__
z@78IhQ5BVszg(NubnT0z>fiZ+dM{lb#pW*H<n?{=W542OSFa55X-{j<{5O)%ES=9=
z(rb0|t!>k7<<B=u%{{souZoRhne>ZCq4onuQMmr&<IDf4PMEaC@vz6c>WDZ|-9^T1
zh6S&9|NQ!+yr%ZO=meo;4~@U-@n_ecx0l**Zb`WK$)){w)Xj7%n0Ft&?!Bt!ew^L^
z=e&o4!nEA)Jo;Y=>Y%nhI^PE^-uwg$^^9}*#UF0D_GnAg1=gMH7njWlS+%MDyRM2!
z)1p0zQ*%XKzeaBgoX9Yb`_TUxYdz!mi=C{lTAo!G%J=fkQ@b6v=V<zb+b=J%yWV;5
zu`V^XY<)+-?)=p`FOG-Bsrc`D&&-(6({o%vs&(t4OZw*m=WFk+H0@bfWpvIbBdTQq
z2Xm~t%I4gM`<!phD~poZtLOXuO@6JqJJS<={bO;D4+t!B&u9w%zkd0Tf9LMkt_!@(
z-DZ2EyY&3~LqS3ocU-H5=83&gKEt4JF!TF8wf6HaK@Apxy&EiJ{_I-XbMEB9lq0ik
zk8gW#{b%a0qf_tw7LZL-xUyvNF5bz}K@ZZ4JCB;jghf@9pW+uQyfEqfFXnfyd;UIl
z|IMkY`*4z<naJM*-qOoY?-h-Xie0}_*K^@qjqPGTWxBcjzH-I~#XMh^TpD3>eADUr
z^y-z?Imh31`PS6b88SI;u<LnpLGQ<H6^2UrwTsQ)$u~_43p~$o>{|YJK_?e4&Dm=H
zlI`X^zN!Z7QSyJ{mtVgBy5yGa!B?kWDRr1fN3FV~cIuT<!?jku=nV;sR<V=Mw{M<y
zwAXId+a=dEMbu?BKX)!zyt01v4Su%&1=U-(w%5gLuHsVDTJ|?*v&G>R>%MX=p0zBL
zvH!xhsqbq)RF(G#IB~pOf51Oy%U&<9m+zyvJv6&p1%w-4H=aG9IC*twc(`<|-gD=u
zze$s}Y<Tx1BrPaU_mj=yU&rRQIcD!YKFizcX2}QfxL>taH=pj8-{oYhI?ZYR-z5|L
zrd<80*VSRX{HKk6clKvb{?`W=9NEkO8kQ|Tmde?n5W8V{%>Ew}_gL#i@7eZJ?x*)X
zce~tqBIQ<_+iI13ehH{d5;wo2SAX_D3vX=qd&S(u4_mjNymR%m%i;d75w4*=u(bdW
zvh%I8_TOq=x5x9}w?~f;JuRp=^WXJ?>&(N6XQ!FZYL@)|;d9ZMy_;|D{-a(Lt}kq<
zU9b56`_*|y+VRz4Jv*M>+ji?t-godMde`GtXu?0YVy3-Sn6G?Lo64&TOQjW6LvOzB
zd}AupFrzWOvw8LY50WOXUnTp}3iy{TJ?)yht$O43!;fNj=5zGBzToj#Ue213eDO%;
z%4rPSHYu%9{mF84$76}({PR^-6{r2=z2s#4>%peT6}l(#E<ZIn78T_XQClaFJmvcD
z1A)OWqXWDI);S#zHr7@-=yH7Xop08!=B%kbXC4wBbDzVizgR!weQhfH#@vT?`?EV<
zO1kxXW=b6XqQc)TSgZH`0cYXX*PEF(?Jx3|yOBM2O>Ld{@_YA%8yw3^R84NGnC;u;
zeob!6qzm?w8q3Q>IsYpE{5$pTygDW8wg!gcHRX#AORQ4gH2L=DrCR5kE|*n2zA0Tc
zS9#NPkx5@88+C5RwHmtkzh7<Dab)scdHt7@-o)O@SmfMwC~a2J?W97Z$8U9J3Zy={
zyZcvHhk&glXPVrMOM!pxTSvA(J+Lt~-?VJ`kp;ppOb)s#3sqFFtl!rksP4L1ardMy
zsrY_|hnL>wM{QeSHvP{logk;(3<Yt^XCHmmy#JKx@BL|K|E*U&ATGSR)$@MQj-8gP
zmz}B&wccQnrLj_b!L_)XNk1J#qCeH<SZ+T2wC?0-fB(HVHpgaaf9#O#6~20mz5GK?
z^qWwNSU&#~YaBef?`bYwdw0@QZ_VqRir*gmtCMWl+|cUVHTQnT?_AB)h8r<wL6gzZ
z2ecdh%o9F!Lr(W<hV=gDEtjGgmn=B&-}ps|)ynKg8N&CMt+C`fD&HLYbKh^bWLCDr
z51)RD*y-&5J@IWqi0$p}M-1<ay*VCE2(r64&Ft0Qt9r-ga;vafNJd;=67hIP^ZPAV
z=1nOwZ2YWldivg?x8-R^zIU)m-2bUocl!U7wMS3yeExhtqrv|@wRMUjvyIB%@}^A9
zKk#bJ(j8{=rG6`J6}R_#&2=+;>)b5{-}~Rrd^x@Q%p_4e|IZUM@1=+A+}bf`Rc;B#
z>z9^d$=|;6<SKZGgBmeSU-zwidn_&H<d(+uT+L!FS2G{3G`)U8{=2D-Urg(c|LX2C
zr&d0<6z25yS(sICm&keYi`91}ukSzFe`N71O$vHh_|3&=e*}w@!H-$dvul;LZq4kR
zq9?TL`#}*g$NtUdmLHFN?%nW}``(kyyVnUbm@Z{6+!<3R=d7!gIoEr=6R0JkZUE`%
z?Pp*z^S0Q#_UpI*n;hJ}N$DM!D`1=Z$KK`N_I%IjcfDM`JC@8bIcz*b=jUJRH(%pq
zwpLmfSmtC@DbG^uxKe1|^=EzDRK4ZRFY1&z-@oZC3*K8kIsNy6O|C|N|5&p++|hhI
z!Ed+5kAJzDy629IO!vBTp;IaIiAdSL(taBu#wAI=y(FtYMKURTn^Jt_-~4;i_1b$^
z?7O$;?6pZXZ?2|h%(}s$!Ys+KSI^u1@@{?WYEMP```d4(J4oF$Y&mz+lZjFGxSG(U
zj74et-}9t@=MH{Zm$>S_gH5%kVtm}rD6_cx|8DO$PJMJh<6_~O=#rO)n!R$9FGa~5
ziJx9M?ZWJu@LA=S`ZM*Ot8zD(SJf+b8{fA3$d~tgZk}-P3o}F21-#kwZhD?9d*8C*
z-n*#g1fEF`9G*&B1f)G)$h!M!@bxlbrvs9IlW)w5KK#EfC(xeL!*}jv{c!mwO~H4K
zPnyq}tJTCa>rcT=##7lcC0<6xr74Rn(gS3K<$uPSi8{ncoi>?qY0KUIGCSRT`=6?e
z25NtUvffU8bT^m(<T5!)-HE|ld)I8@&E2<bS<R-`k(I9-{&O@GTi<oaduq1t&R?mZ
zT@rKcT37!%lNC}nPksN1S%2??_WLmO`0Z~gH~R0pcJHKvo{w!Fxldi&vuBlTU9HvW
zUU%ik-^CB)e!U%>snWoqc&PE1UQF&R9-bqw<EI$z+RfQ)@##ZcS?05^`k-ZNk0L(r
z&+pn%;lZM~Yn%T$^P{cvuJ5-gT5q74x>X=a^WOb6D@}wPS_Ethx|JS$OZxq$!#ej6
z|7^SeuWlJv`>;w(v6v?5eE)gxS>qe=o0nhBeG>XMA$;cTH_DufKTocEZgc*0;oN`c
z_N~gT+4not!AR|I5NPPpL{EEZx6)}lxj4(4>o5BW{ymy%o6eAT{^-x!@>6enUuQ_T
z(6nRe|Kg;Y=hBSj9w(=p`%V6NHL|3;sC`)%mzTzsgL>*E)^E61xi2>_`1w2j^s7aG
zTaKwOx-5U!pd<Z!l^frlKWtx)DLmT!HEY|Qe`}>9Z2npqCY;*JGoz^2=T))MEWh^4
ziOW^0mp_kF|MKFt*+*uFOI6~b;Mr)u0O&d?MwLgx6LQ5Iw93{j`>_1Gr&OsV!^!j*
z*Gn(7TS_7>_N4jm-1W$&$gb{|aYkvBuE@U+a+=9^Eqf;)k8!-TVx`kAnT)FZc|Bco
zvsaw?=EwH_|5N5eyZKc&9S>l5)IQJu&xOydmqZP6u00Ie^e=jno3E<HPVQ$vcz)fp
zj*syE#QDCeYq`(8>+8K3I$sMnZt*x$QczuLGUetzgY)?d;`S|XYr3kc!r$q5nY+sW
z?SWUz|Ef=p<@0>&sJ)f_wZ`4JquW@2KUsH_wQi^X95eCmW4e=>^WPpixxGX%FxJ`j
z`4aD<gj&hyd*>z|*D^nG?R)V{BfFdG_c<LR!%SDtzoA%PfA@8w!o;BW511F|zni*I
zcT<kH<mY<5Cz}HE_-92QTi$u5*0jhu?Do-F|7-U7e|s&VW~Dak;%k=cy}p9idwmb8
zI%YfC2{q|D9xKh?tx~+?KzirP=Qr11Q2$nPY)L%Vfgk70jrM)+eY8N8zx}k^gnh2P
z%R|5PNS@kbs9mGe!_k%eQbqIBTGyCAkxeWSbN&jctM{Zvd}8@BtMRtqKYsJ?^=#8i
zlCI3ODK(e>Gxg`~XBFSB%m3)>Wv^cpe@A1Hujd}KGGWW9GkH4XA8US&d-kTG(luu3
zvS*L3%5#4H$ffX{OL3Q{X8E=E|7AJW-#^D*XLsow-;^sKpPkpdV~}OO=<CESe<pC;
z`(rtiS+(w*)7hePmd_JRe%0kKQEk7MxWDq-T)m2iw-1|nFSJP9nJKg6Sk?FK(^DUC
zNk0jHcRPRo(WK1C2^((3*!+z&;rChNXnkmoU3dNY1n;ujt>4mS^oKL-^y4t}_PV*?
zlF#ASjUT$F7_HxHmHXhX|GYh#R;Eujaaa9uX6W&of9S;*%_-O39)Gn)_12V%6>5B*
z&rkf@V{|S22*0Vzrjkh_kU8dw4D;XDO`R-!%t$F!sp{+jUFK(<(!bBTKKjIYc<aU&
z>SFIIgc_o%RqfwKKe?XXyZ6*&{-sBPUIah;qi23up^jn3*M&aPKcX%#|MOE{?#a&P
zZ_45h3_`oUD=z%4`1#Uy?uVV4E$Yj*tXgw9E%mLn{>E=}r?;GwXt6Ys@~+hMoBjK5
zK)Qj^w|M`pUk`={OCK@MU9%X}!#T>?4r%A<H*miV^|g5KbgAe~Gs6?TI=`sy?-Prz
zeLW-~)_lRlW$zEgSiP?6wZ88jr7vB4tXwti-u3mKOS+E)PUnmb*syzE+M4yxmsH%n
z{-nkx+>EbEKi02oU)^*c$?CNpHnm;mk(GOYD9+_OWi&le)28Nqe_L7Ep0ed{Y)Yqb
zyf+dE&e2*H@qKOKm9UNPPm8B~ytSS&jITEB?05SG_g6jK6X<ZFp1r30#KFhAo$Ehn
zZ+<e%wCJR1Hs9sAleeCiZTz+~)=1@`i$@dZ^1H63jjY+N|6RU<_Ps^<yiyHcKapXX
zhVnvBwJ&M1p+Cj!^~D()BMSQGY<c|HI^4Erg7~Sh6%qP%8~wk%7E!BO-oEHEOMlEw
z*BHz4ZXLb+=(@>T-Oc;$=WFKM>if>Iw%}_%XDfe6p)O*L-?V>mPL-vTPa2<ez8|BQ
zeeQ?D8Bv4F->0OUTeY$%{brV0`TlSdA2m}x&7kb{DQ_F|Edyp>R;#|<HAOE?cfW_<
z+n)_PcKj}B`kMGvPUhX!6=CVR-J9c{?2nc^^04T>wIYkqN$1n*h2J&v3$i}3JZiq&
z$zS$-{zi*cmHNeI@^5R7?ccAp_;8qBe&+wz6SP|dPB$htu-)OkqtL>^l$Rg!rBX9>
zcZz=f|Ji>%Zcfa07fZSV+V!T^T>1Ani&)+Ds*lVI($CME;iEP``P!qXbMIc<Ew`A;
zu;@pz(He2kuD3%wbvbIY^7j|n|M}p&`quBdQbQ}<*38G=oY%JM@x&&}Tsm?5_2tTk
zhs%WR8N?X-88dery*<0(c&mWtfvLTx&gP!?lm79sb<wNK=|}5kn&#d8p<VUAyXBWb
zdv9yMl{@cizMA9vy#BXJ_F4+P=P$1n=U+QRMgMiB{p4MDb)9$w?G(jc%b3>8`YM0#
zo>efL(4A=S$1&l$7q6dLZGU5j)I-6m|3g&1ymH@ee0=iX)8!VqVROv1ue#nlU*`4y
zV9(s2TizH{xJ1vM_q!rT`>~A{co{X5a^IJyZlLy8Jx`dQe9f{6Nt|CFZC_@d)X`Hs
ze~R83Rb7834qtbVD1M)fD>?QGR)=z4tu}wWBDXSTiR9UqvKOuaAxch{6IbgjQ!AJL
z_G+5*@r){E#h12se>$}sh>LamdQaEl^`4U(OP2|JS@^DHg5K<_!cD6goijvco!qN+
zKQg*?@wNMt56qe2SWpyR;%0p96LZMhdo8Ea7#$`33`;<(P8rV#cCWke;H_BiKjw>X
zn?&5~@2<c4aYMJU_Kz2P?%(=wNujtzqV0~Zx)>wRzT&6MP95zGJypFsJifbhTxR|4
zUAs5Dsky|ZwNl+wYn7~>=b6LJUt3srJJ(#jwo_wuUgakh3lI1CJpoCFd2h^}^vKJ4
zrsdU$xBDssS|043THGGPX;3-QVA{d$XIuL&xAf@+GJEj8b=qJz$19qX)pYmG=#59u
zS1TE+FgHg3*4*|ax!m;q+T;sO9j5GYZ(mM2*KnvS(703XqO%8wAG@N)wkMM#_b{#A
z{Pf4KlMCm*lro(l;B28fjcJ?6e=&=DyS)?c3RE9o-!E=^KdHIBQ{a))0>#;Dg)O9K
zG+Z}c!sWp~LE-NN9w`&6>q#rUyL(N4&F$_rDf+r2;#YbE2mh+0Yu3AR{9oTPMW|bO
zhF7+M^tV|R)t;QWqE8r>`OlYgV2C{2(l@{Ao2=gq1NC_~H>YpkS=;)^<tcR8Y%R+K
z{q0{}=f4uqoKX4sSzzeZUq7#1NU#m>?S4E(FKp2nQx@r0v%bDtRXl6Ordc=VNT2z?
zZ?(em3;)e8C2icTrLBE>d;a~Rh|FuP0_BYUSKo&*EB~9n_c!Qd33-cuw&hh-{ECXL
zeGMy0CTQIdotk!Z*Z$boT4m+oVj*u*-=>OMH?3H~y`m%5N{QoAb(Q*LtEcns%TM+(
zn(5ix;$kT;KVQB0{m$?6B-M6)pZ9&<ch+Z2>EZgf8RsZ0&6#}Y(&Mz{k*+CmZHfz(
zv`p9N$2wIDX7w#P66oM}v+kShy+`GIUHo1L7f4PF3JRFndH8NYm&4+;Z!CYAYfcEw
zeY5Fr-R&7B+<O<XUDmW<ZB*E<H1{oQ_KG5NeFoVSE@jOn><p>r4yR1HcI^&_S*vgw
z-yeU~mN2t*pSNg+^H*eu7bJvPiDyW0XFBRmnDmAx=BlyAA)!eIv;Le{&6_^?@XU6b
z<1PX-=RCW<Y}J}6o0?)6dc?F7KmIfIJJrp-Qs?8GXH81U8`{|Vu8J&|cerkQ-6e6Z
zkm0QC^eZ7#Z=Jlmv31g#lJ^@Q`AaysBo!T~HGL?~vN&C}AmwP4h-;w8QszKL0oTAO
zk59~sZugzmWX`(jqu1Hv){e{i>Mnj*er@gA-9H33K45FCV4L;xL?ZjOX^aA#)+)c2
zR6qSPE5wbXQKIVhEK8wx&T_Sim#(R?yuW!!``@RxYc}4SIKS|-YtO+G?gv(sy@~p~
z<zl+lT(*~Yr2Zb@FD_0qz5D9~hoVV>X~5*>bF<$qx%D^blyVn`i5P?BwGaju%ebwn
z3`@3dbz)Fqxxsa1&+T9J=a+eFip!;%OPhY`JE!?fPgR<SGu8cz+^iClpUnMpWnQLz
z>gs-aY8Q9<@?u%3^UQDSgI?UITXkuM&356+w|50y14UdjdFy{L%7DE6v(0Yvuf?YI
z^4lUMDgq9%dfeJp^;o`lLChhW<)<yvuWa7`<L;Nc%FFj#gzH4CRg@Dl5X{(nNagsA
zb4MlL#LT&Ps##)_M1|wwUpHbu)yx;v(VS@TCH`<;{Ab<|4O4nD?k3AC9yD8d+A@2d
z+_nY(R^{tY{Mj5QDy*cmL+)T~!++)3vaRa7LszppE{T3%C9>)M)Xcq~o~IYpWvu<n
zW;1QdE`dj057ZU7?jJn#{=<?ffg-LiKdkCr7|&S48S(LN^|z{Mc6)}pI;GDCcHGSL
z?5lZQ@4NEbOQkCptG@q{wf_;=_9XYtnaIM<Gb{HOg$eziJNI0ai5$y0CZ6N_x@Du<
z)_ry<<I~?~G(q{i?=p?9MH;d_Tn!psi)7MQ1zY+4f7uo|F|9kfMejwEUq$uz)wZ6B
zpIR>Pd-d4!*Jq_Jwv>D~`EotuxmnuJj!R!?^W35*bKE#<$@7=jWO%>12JLzE|H*&T
zs>6GJom_aIX?fqC<kYU)sS-<+g;{U(`R1?Av|v&4_Sl(uHTdv0(`zMv|9h%`c=P7w
zqo4Du3%k}`l<t@=`&H`H(wTQ|I%-xeRdll2Dps%G>a9IR@37w4#G1#y)s6YKx{5PT
z49XLB>S2vzY-0{RP<>!+(5YlIj^wRTJ0EpvcXW0tT3O9XpI6!T<xAN5&@~!f(mP)+
zo88gb`SA03`}D(YybN>7?^W{1*+_IBb;`@r)8F%fY3fwo<&{=ZL8s(f1k#!G8EQW+
z`B*Jwkrupr-`uV1g?7Z85i@q1cEs=KqWP;NJ1r*Fa(1tF>0W7((NknHZ}%42mk$hf
zScYUJJUx}U>Ei1hk)Anh=jP9K<*_<Eq2$xEl{S7aCmCfX{AT9-qhvX$tFdd5M%Sf{
zrDtZBgHq(#xxXIuyB?VI?cH(ttF@md$vn6WW}f%&v0&JeyYxetN%piWjbE?+*UokD
z`YCPT#39H!#ZyySZ`vic7J)PKY-fM^RCH}!tao9d;m@Bxee+jnc(og(oDkSm`nv7(
zQzeZP!T+@l4JQ^pKDIIQvRaIucr!cyvrFFkPkYVpWnA9pp}C*^7pLN)#w5+9yI1Dk
zS|UHM_<GZ;|5L5fR44HNS-<!9#ffJ!-}8aei<dOG*Z`LxhbIJyZ986g-txK3ojmi+
z>F4wM4{LW7iTJ1qPgeI&`}yf9kF?pD-8Ra~%`=VDtK!ww)qh`ol<6IGswuh50F*5Q
zMN}0;83IA3xd!%C-`!ole9M+8(s?@=n-4mKg^6{G>1Msp)9kv$6CPh{s;a806T9n*
zIzv!=M8u3)H<yAO)KxUca$Rw(7AQ;?X>d6d6c})Fa!T;9>4<SFyZ1fGum2rgUG5z?
zMXluhy}5CFt3H0aoo{~Y-LKc{kLQ?uzL`E>cJVw-h;G@&S&WOohAxu%-XgFjYHQc`
z`}Oh-GmX=Q#Kf*;{l34q+B|LZ&GeaZVJE&X-MT*ZZIG%%;H`UYu@lO7eEa&ZhP~>i
z-~KYa>8p?a-uGmZ_lh-ZQZ6iT<dL<SvS5J%8^4@ST%6qP?fL8vPHC@Sl74>Po=>N=
zpFDXY^YM28BoO{pgfO^30>tv2r3_zCP|%+BOQ(2fM(6%-oM%<O`|h6Lm%DZJ)?MXW
zsUdr;-tKE{uG#y;DPH+gYsE!H6U}COdV4!xw&CPcQd08p@JRUm?XAx|o0<Rq{{H;$
z_xoyQC5Tr~eRO7ZfLJ-jOtr;;Nu7!9LAd79&2x7@Nx!)%HKzXW*E_}MZFk(w3knXd
ze7p7ft=-XGi%cH=d_MnsrEU5-nQ8j*=lbpcoj5U3S<<G$z=^}p`mKqY&y0qfInN%p
z%O87KuqC*^mQyjQ@!o+l&D6N+@9toKJw5LRwz<#UsblMQUdb2NB-1Z=OqjIb+q<CO
zLS>ycFQ)wpSDqiaeeud`@?HGA)f1Ifdqg@aCR|Itc)HJ9q;a48melgoE7@mf-Oc~@
z{@H^?haWGw(8l3=WRZ7q@a-*XiUr=9MXgh!bIx_?@2^eF$qc^TGh082hwYr>1yRpG
z8(%!1c;U2<;Jc*YNd;0)OZ0qn?>DYEl6mHWcdz`P9~Iwzuf3?Qc;w`P-xX{>7|J*m
z^(F_c%kKTVecJuH-@VW0Rrd)hyFDn|{qx7;{+pZA{a3%WH#58TyQGTu<+=k;POYlt
zm3ddNP|?-0>g2|RwV$WoTiL4MBUtzL)925HyZiOT@8s|Qd+grcYQ_`i&ZS*m=G&lt
zcCG-^;)@kmj%V;Xaqw1f>|j1$yVINFqe(&kl%V|H<er_zroQG=@9X8P+jnTiafOub
ztOhRM7ZP8%bdOBcKBR5b>bCmJ>aCoP6Q?Xuj{Ntv<mLS6wRP13|NYW8=t->1RAEv)
zzF@ZO<ReR+<u(Lg{#g_z)askN>H9_Z!>zY#+e8*^Z?Gtw)2Gd;SQI;9-Oju5%l<x=
zXTP=EzH5<&*I}1zzqjEcu7OtjOt<sR?wH`u@b~s^ec6d3HH$g(<Uc)`<=c48Ude8b
zUV`3)vYy@79(pbj>F}RZ@ZA3CmD;b@xf>;FZqItn`e*fF7D1M!9v@Q{?tU;a_WZoi
z(E6_}{w`YzJ~m8=X@Bv+{D;uRS-UTDuYJ0%_Tm2@4==t+?<<ja>R5L`N@3Z(RZ0mf
zrW9Sj_+_JJGh459L}1`eRkdd`j@@9IWm&8iwmN^!7Oi^O=gW1!?JL{)@K5{WiU*DC
zeWl+;mY&`7?N;_3qcU4{mFs%Zo7UPNThjgamfiO|#W&u5OTJ+pFDmM{cgd0^6~Djf
zUd*l4Q9P1-U@l{rt?tq}l_tOCO0$zTiA8U_aph{AQCnC~B*#CFX7>A81;4|CpRR8V
zJ9jE&5?epR-oC>9|2XCx$PS$pSuCu%V*jV_H#a-yh@Jj>!1qAmzYqQTicgp4DZYDC
zcHVaP?cMsIOt`<VR(ZWf*P<<}OpV*`G^@#Fy=}Z?FRUo3ud03hj@g@23;ox}h3sbf
zsKNbTS-|{iuKZ2qmJd@B-oHL`mDR%QZ}*O4UwD;O4nEs_=IsT|(<_%$_-pQ3{nD_t
zBTrGKzfX0^X3@KvnwBAc&t5TgeV@vjlfOmkMO|DvgBRbl$vcm|kNdV_MiY-pf3NbQ
zXpUtH%<H_ipZL4=$0FwY&wFblYAk-nS$_RJYnyFeWSV4A^p)KnYTL8a`=+U|JXxdR
zd_}VP-Hn2Oztq{DU0);hf8mRzp3^)Wuk-zvzRb4&a#Tp_1j|jYUIu=5@BLZm_psG{
z$L#4VdFw(LtOR&mnAS5d?%%iEUGGNPlPw1)svMKx<j>o2_o2~=6XhF|Vg*x0b@eZ;
z(eS#xaRzUXw1nq$3+2FtOcxKtAHKwOLaXHS*<VRrUboEuP8CS9D5#$6+UgMU_55}&
zMZ2j%b?^75UT(W5WUjR%{$!EvqEkg%{(cEAUib1w<Ag%1HFG{J-0|!6$|A?RqMMB?
zU7B~_TAf_ap!R^R``FC?r=HAVw|YERwD!fu<5suNJX1Z;@a=Wnan;rtOAgMkEq?Cz
zuIzs8{cYv-pkgy#i(!#QSJ9k^(%T!d&p0L)&%PYC>+X)#r~Xd6ZM8J1)6d0tM!__(
zpt1t%U8m~>93^@rbmkqbTj_mg>ORRflg+$mUs$rf^kd(3`TfCa0jB8XCOQ-6I&j1+
zb)Ay_?qlX^$+H=0-p#dnFDy!@n;&R<a@TY_-)XsDXI{-`kW0S!_X>9%!<^605++(K
z`u6bK`gQ+Z^J;F|=boEjUDf$7d?}mFjKlAeo<HKL+f~2XX3u^58G^Gi9`}T^b>%%*
zVY&0~0)J&q$-VQNRvj@f_uH=>Z29<UFw24WpZO<MW;(9siQs5Xc(UIw;lo?oR?8#b
zi|=e!>2ALN+?6xp&xRivKlT=VDr?YizS3=akiS`tW0TaMa-D;62?aM(1R``9Z?OkF
zy->KLW`5aK6UXyQ6p{{~*>Pvm9wGMMo3sjE+sPj{Xnq%G@?yQT+PeDG1;vNdm7*r=
zI9}MgF!|^Wp_f9px)p*Yj)qo>grrQ0eP;f#RUnvU(Y=m2(dB{fKGmPPsnEkR(}`Km
z-^+95<{SAt9fa>Hu?u8-J1Lx4e<sEM;`$v+|EFgfvLu?B*s7(Ki-f+9NqQMwa&YDM
zqc-0!-}y6p_MHuR`)!zOgtK??`>@I!nBKtP#;JJBQ?vi4gJa5!nY;CSlRQ2-@;oZo
zynXjqAK`31mCrZ+94eD{2%YkH?$tGg$Cu8Pxcyl`?c$#|#^$~T8&u6_y5HMAd1Ca%
zHrt#l_KmYjLbMw%H>MuYu&I~-&$`8e!RXzzB}*RcoA<zdhicoC4R$wr6sK5qX|6b-
zvi*<3rnomsH$?i>YK)V2mZ*#B{eLrImVrPH7qh_EW(D5)i&-=u)^_rHv9bIVm3(9U
zM|xLIoRm@b!M2+Txm)5*A2kPEXkncGZo{+iCHrkZGEdz6C+Vl`fj2(y9&t3w>$!`b
z>$;WgQ(U0YR&{-%-g4&j%E-B9iV{6)T5nZ7_Da4F<;Y1Ce354!x>VI}HBTCMTJ+<a
zS<=>izVWksFJ0A$tcquIex??*q5fOW>Maps%10Q2OH7Vk2w1Z2v5v-p*s$O8dLKUI
zP`n_^cjxK9?}CRijz~N@Y4%J@+u6$Y`r1PY2P9tY{B|)`@6J-+G_|jbXP%w$`0+&_
zwL7As7DYu9cD?_)Kv9L|Y=+COyE|T;F}a*$#v^uq>%`4FB%05*rDgt!IvE=DXmkD9
ztfL8A-8{BefBe@jFE^{|{odQrf7C==1E-iRW>V-{q;b4aKHpOHTGBQf(+>;R&;B~)
z$HTd=Z~VLDdr$iIjK<}YE1t!-nyQ^#KKI=UmGZC4m+04e?pmG2E~xa2XZiE3{u~Xb
z_BiLvvS!uX9}8OxaP+yFW$7nbrLq${8B*##^R?U6?<?CYaHM~Z&-2S^9K|j9(^T$8
zx?Y?nZ}H>j=1YN7yx&|X_MBU^ok8Q~)_J-5_ij8WG@5o^x%TC0A%)yudzGF|F_!wv
zBh&s_SNebLx%&OHZP(quRe%42uhM_Vz3p$5t6L^m+%ezmzh67}$g%0)w`g2Q;4{7S
zzDs1++_?&NR`1nkZd_Hi%&lP0)YIX;;)$_Y`8Bbkd0JdDEo!$M9Hw8~IK!#u3X8+J
z>iiWQ?}WYncuv%P>Gqk!qW)jN#p*2a^VyuPyS+8fu2NXC`8?0`0^Yx>33oo+4(n$v
zEIr$0ck<w#f8X~p?(Ysd)c3{c-Vdwby8SmNw^e=V3_LUU;@-&nch&9g>D&J?WM|kM
z_;^+4+@o89A9M14+WTbV^xZ$Qk{Qp}mIZ`ae3{kUZ+1hbo^{^wlXKdd<QEI+Klvp5
zPW-Nt->2yCfQcusv)_BVH<$m^EQaHMiupNbU$oy_F?IKx``lrhGoA+*`Cb!ZsB+_d
zwDaR?rhV5Rt%_MzBliAp9_K>Coxj&6RlVQcvE|plbvI;Nb#8qWk<Y0YnR|<IVzz%x
zM|ag7sf_P&yGn|GwU^rIGfuNRYCf+l{FAY^ob`=KizG_t=lzTE+Ii%1{zicram&vd
z@;0a(yIJwj&2h=jr(bP(4xQ|{VtZz{?KJ6lgDuY=tXw2>-Kn`}Pf@f%r=srpMawzO
z)sMY@ymj{Boyl<;``_Dc)7;)7P}{iqmCmk6uSm6)9fCJno+mvvQ9N=o=v1%n&FymG
zzdlZgQ`QatHrx6B48e}7>$<H|Z`Krlu)TNxn?YIobD7`AX6_fxef?(p`l9J`Wm{kW
z$asEv&AC7F44DuARz5AspI%dzS1wZYaQVfp&ox-YzwGGruDY+iXw5$U0-1HEk}sZ9
zf7&GLZz9FPY3%;_QA_Ef;0@}pU))-gdguG)n~du>K5Cj&`TUKolQ7#ik^D#NPx~7s
zKKPm`-(|Pg?X-*XnamFkzBfMHTdni^x$eF1)wlNYpAIy?`}p#+)Ai>?Uf-)Z_`B-Y
zYx&c5>2W7+U-lE8Is3YKB~P@ANO`{Qgq_ygK72Yd`OiA$Gl~maR8=M#m6$lM-|Kqp
ztIfgmzuD>hVyxB7)9rUA{R`i8`$Z??byJTCX@WK!G3%ps>iOSY%MG}axtudNWQzah
zQ$0MN#Pp}>?VfusJWi9x(eXz8@7_PE-hckhUE}Flvg=0@<Alux3w747yDD7$Zl}@?
zfB7ZrCT}iSxF*Aq!9}9irB_<r$=`}IaYb#!vDi4ji{I~i|6X>hXWPc-bJcS+H7$yY
zPRuYre|!IjgUzl-Is_Ts)PM4nv@2S|A#bwc;^SreKXsLeRmzD8&T_l6#PiU!X>LdN
z)h1fX*L+Yi*mpDE2{d?AtgF=o8ZG%_IFo0Y^n@1KliNJg|Fz~#w|^l0XT`d+D`&1P
zk+PjDoLA{9v8MM)e`e#Bm;VJ;PJaJ|yN)44jr*dyzsic@{xHih<1br8LwzO{sB`RZ
zXZsa5@sVuwgsYo5t@yjuR;52s|B=0>CPTVkQv76kvi;=wF<XMf-hJWOcVp36pD2r%
z2<7b8qCNFh4dy={ZrB}B_0{TU$O-jNNA><sK41PXW?gmK^6xk9`NdE1_;YgN*T<%7
z7u|oVd4<LP)F$o9@+an>uFgCC<ahGE$?LyGsM+r?@x6Plr_x17LPzksY59LAhxd91
zZOTgd4c{$UvCKT9;pU2uZ|+xhX8Zep;jU{)|B&<PM1_*mYg<9hBXfoC@pX$ey=Hp*
z{nbAHj!0#@Z=7{k=4J}!zCQEiUin0UOAn3+>US%4On!Xq^MjT1yEk86m-{aIbBXZ5
zz0UUp>#bjU&VS(Ud-qO2u}Jv$`U#fH_1uKd&bGb$;-gO9LmsW#Z8zVxda&xP*!-f?
z%HBTm`SZ=K0>^ducQ50V``_K_QG74(t@@=o$CK+fF36O%HJ`QUkEQLO`aqSo6uGN*
zO}*_itq-?etvQq5`QPuY<S%K>r}_**r|vhbf3+psCMx#)hUmwSm(Qzw`r!C6o#pXo
zJn}y*&a?fhk*&V$%bvMgJ}f(ZfK}2t`&{6h>u-NeD`9PX(04GuL)yRUn*I+)fxOPA
zxBm5aL>?9oz25XaUBK<1<s0Vw4~rF-FF*HS+2r}c=jU&8W3jluRP><8;@LADR*N=A
zS--D*Saj_ila9XLlk2Vd+pfK1E}C-d<o&I^yzloN(oUbFWTrRc`m*E94$p7x{C(<C
z^X~Hf+I6Qy61%#bURgb@{vNcg*7{u+*P6~w2`B0O?{a;9Tv*8R{Ux)*!%t5)CH?;=
zmMdR=kX0$?fkVqdhtw*oZ@#k&M8%UixRjo)+3a%TK%?%v$+z>Shu*vylA8Yej9cN8
zCjpydcG))WzTr99<&*Aqj_9bj-$S?z%l_Zl`Op6(Xb|MB+gZ@ij3pn(!JR=~+xFLN
zE-$zxHQnizYdHr)c_{1dXLp~*KG*ubq=oZ!ol)oV_}8)zPyhU>Y_zY!cbE3*jyLvQ
zS2VwKB?o9Y&aIwc^D=B>{y}H=sY#k?A8sDuwLSlPSHb7)DRs8~Vb4+%y8RXZU0JD=
z_F$%aF$cq@usy1uum3xrU%7na^v;fZhZ$CAt&ximoWnim?ez$U{n|kc7v@??$KN}A
zV76`J%zef|NBaNYx%47k@$RIqKU!sVlN^7Y|M}_G{c{42g<?*VbH41?np*1r{)kxe
z!t-17?&a>=m%8}R+p~Y~T~EC^wWj#C+RopXb!18}#s7W3X={)Ki>C0SBcA`Se{rbs
zo>Nr()~9EE-VfKbwfaiC$~DdznSblydbRvv(JbEJB?&&xHxG4t&5ijzf9<8DOD|+{
zpKkL!sib*q@~fm@D?dKE9nbyr*j?2-e?FDHmpdmfrL8va%}W2>S=EN`>!-hs-M;@<
z=bzW-d_>gCKOgy1!r5JS>e=G?#i@;VJ=ZT$SSNEolINwU+yeJS-J3TZzwfgx{!fu>
zkJp|Fr~Q5`|NiyXn$$D5fBElx|3QrBkjMQQf<A96cT3z^`SAUV!`XV1+uvAwaQHp$
z68@(fbojTDz?m1;(K@%kx7~@{F^}86chcTPY@bi8&}TjHa8=E^UyGJc+4RlXX7}r@
zJ^uT){QA3d=Ju!YHT!<6o`2JOMf>M#Pyd8VIy}A>?V7gfn-YE}Gt_MRts0hIl{Wi|
z@9EOCTc$m)A8C5biQQ(OaG%#OR9U(v`JWzBmfNCh-kSAmA{Cd$sJHy!v=BY7@Id6j
zLa{f$J7O)&rX3OZZ<6Y+q^Z*Ex%l#rC%f;2-JHKj<E-%pe~Z75zi&UaPf7P@Om$s(
zT*Q>CTEDZq1P*mPf1li&{>rqHZN<z*R-PP*(}K*j@87Fj?pOQiSfhWiaKMd8|Ap7*
z?rXp6x}TxR?xOR~70=i9yr{7Y@_IEdILl`1zyCL4_e}IVxH9J6^Z1fp3&Dofzs{ze
zycd46{D-+-jEw8`4n`ZxYsQu9&s5GhJ$>2FIg8JE?44vBw4TX^amMz#`KtDJ|0?Y&
zDGs}JHRk&Nz{D$OdVKaYoV5LSZqZ!--(R2VtJ`V$b<THKx|(P8#)s`WYNfk9zjR66
zc~GTk$uDv7%Jb_&-`?<StJ~JVIC(uo!r|TPe=XU+>h+uU_z9ukZcPb$A7gW|`qSPA
z_W36-RGfb!-F(vCb?Qm6BUk1BE37{CMnwMB`CaDmA~R=Sdsr6o@#frmLBW%mM!7#C
z82)W4nLB0I?C^6k8eRNV=ZY`KMXOwP>pL#<#-4j?B+IcY%)8h1OWE6TDNgWHk9@yR
zdv%eGajxm+nI{S#vwRKmHJz@j+Iqq;+2*>{>uZ6VHo6MW<9Kyz>VkK788v=>4d>eT
z!|B==?T203EtY1}PF!5<`f{3X(0Z;3dD|J=udjLdLFzoS?L=jFA;YXG3@57o|84kP
zC?=lV)#YS-{n(8q0_n{Ax4qy64Y%e(M*;cwPMCDq`dXFvm9?i8@9NDjHMQ#9c_rF+
zOT}-kZ~9eds>`D{6tc2;Z}6G@kDpP%`bW;C>3cdhZ+X#SJ=5Tu(R<&-htKkFn!cBN
z|Iv#-XX%#%VUas3S<g-SbHF-d*{3tM4f(&Mvtz^$RbR1FEz3B`E#z?BHC|!cKf6iC
zj|k3twNvr_cANHI{dW_Y^WP~l{EC}*$p3r(*V!{KCe#<LzVYcDW80ZGoDSDFTX&ZF
zzn|i%yhxDky!)e71)JYCJ2P&#kH}{zJAVA-yze5JleRpv5hz|U(T{oc<t)z^mX?8Y
z?CT}iy3;o-Em%HRbbH>U>giYcR9?E}GE8C<_J1v8^vTwIa`k2{kIt>9qR;t@F(h6!
zHs^ZlckSJZwU-T6RKK0vR(X_fe(8gme+|E0xfLmxuXp~z)YO;v>U+Lgdq?cw?BZu>
zI`5R$|Jh}}!i@88?f%p9d++?GtInL?`Tx1+Cbj9ixY_qVsX41}8GpJ{b9!))=#B?}
z7=N3UiRY%IUt}xNzLe^_YqdnQlHxOtH+@QP`jk%1Ee+mu;?^vgt7_k8ynK6l`R@3H
zf7{ykz7~65H*dxQ6}@-0<_y7A=TaW_sZR(}zq@a8$!>L5H(v&oOH$`2_-(xz@o)D{
z^R?~Yi#bcTJP|y<%k{E2OT>N#e}*N?-WqZ?%(47%f-O_3=v%^E|9#n4W3{?2wP-HR
zz0hU4<M@}2pPeqBjXJHNu<O_J!xdRdSGUTXU{7i&u*odhmvOF7U#jk_WNEYf_Im4c
z>1~hJ@4Wvh``z{)zgbR+sSg_bch$1*?lRl3xxiNPTkM{qUFm<!?g)7=F`d`c<@2Ub
zN$b^|#VHGlL(bnSzVeCr{fBq&`Kzw$-ulTCc+F+m*ImpFnzs4k@^5S0uC4VoGJIOJ
z?8_X_&czMp+y4aLD>~)P8+W><_CfAW!|&39$=)eWr=Hfm=3O@7o`d**-Trf{!siJw
ztHmqE`mtx<uUL2RpXywbB?oI&_~kr9ytcDl=k{Ivx%2AvWrrUg>DHSrA7ktJ=2x2L
zrMJ&sx4#pt|9L-)GlBQ3&6kClTQ?`1IjDH!P`{pR)}pBsO*7YfndL50`@y)tT1KSi
z=TpJIMpB0kb;#I8ariE-`JTtM|L3x!zc-e?e)jhc|N5w>cjL+}G$QxM9h*}+?ShWj
znv*A|yw9rKwddK1-(P|`FT9-O-J+|yw5(O2*FQE$#5J%_6FmF!bMoyE*B#ZGc-+6d
z2#@%FtHI&ov;4n#KA*1XDgJDlDWPN5a?m5=`(%wjUr${6IonBz(`&_E&NKh&>JCUR
zTy(#VXNyF3j8^95cVBlh@_Oc49d+(~@;P7h&;!Zk`ggwQezTo7yY8W6%ZJP5ZkxVG
z+!kMQy6J6Mk-4a_xkA&2DGHO0A1Qip`<cCD+?KoVc*CwN*~9fN<?A~Avuh57-rUo)
zFjrN_k|S{PCwGVYr-N2#6;?4T1ll_9%=pOh@!Em)srSVE1Du>${``@;WNdii_s(}`
z?Kb`5`g_TVW0l^lb>0yloXZZpzqDw65tA<4!*8#Pr<gYG%3N=E<73B~c#mzzJ~6*H
zTRq?L*sThusk`R{rGM@!bdMDF;CubJ_V3??{C{tOs=$0u3itQA!TH91&(Yoc-o5Ex
z{oB@K!%1W5XWRG4|5U6EJn)!ncJ%6X_b-ZY2b6C+k<NIlhRLS;xpjS)z@pVtit-OU
z<}wti5G`P0yls+lpdncK)jmHi{hX7}e6!yE)$F>oC9kk?{ucY7LdTyHCerU-wTms8
zlBRg1`a;16I|l6w%r{h)?%6T1tn{<2-dg+J&R#FYoc{3dSXFiLvr|X>EUSu)j1>zP
z7~HRZ7q#PW;rs{gvAlnK*ROxKhI{(E9D@z<@hz(7)Q?^h|9$_1b)??y@4Mz)d(HQr
znIZO2Rq=)tX$D(m_M+DZ!ds(vRU~{Z$rS1RZ(OtKcO}D3^E4IVAieM0E;D#8>h9vp
z^qPK9*>cOf^iA9Uow_$aEaCjgBl9MA>MC_TxKZ(`JU9F7;hzQ)y*>M%EAD(fdnuDb
z@?)tkV?LpYGw!4v=h=Am+0Bw?&$dN9G0gf?v2f;D1y$DgT2)R1<&~Pp4E!&+?~2*M
z_dCwnlAHVQE!p58H<P;_fg-M!Vc<!zr~c=z?F_on9UV9Sa02hLyx9IzHvez32bBkh
z&UnciGvn~z*JUQtEmsL&k(~1N%%zNj-yRws;oZOBWgBD5cR8n&`16NfTzdQD!ldV~
z@3sEC@53(n!uIHAgN3Uvon7Z|%y8q|K}AV(g+s>NPfm#xKDhntzQ#2cK?a%Bd5+xM
z7k|qveS71%#`k2db$fGG=#+i(x+N4D`9@`vJICdHGP+8anha-{`t8y4U9;nBIH$tI
z-g6F|n<RGp+@q&-ByCB0l7PBObyBHlXx_c3iIpzqx8^Ek1q+Bwv(V7vw&A!Up!oOy
z*~iVb?Bd_V^4S*TpYibXpZV~5-NU})sctXx_SY_N`R3@Xtht3fe2&5C-FNdV?SDSW
z%=hsLSakmNnV|por_TAryrYEO?d<2sBey2)VVtn*VE?>{%@)R2gXhP2&7E#`Hs{BI
zc?UaJo_&?FmPvDId}x?vYMX$Pw8w$Z)@JM<>PxOC8(vuX>$#Zf=WC_+7c9JbVVCRa
zwNaMy3jJLJ`=%-se-6HB(tf}<W=iXtKVA$avHWa$wukP16?0lMG3eLxl20psn}3<j
zcB{rQmtjft*Z;j;ot+0$*4Tc3Yx~C1y|mk+^YiZC*WX9%d0qKU_TSn3$}MY+V-NeQ
zC@zsU_M7oEcHiCtUcbGS^Q-?Bhb$;gEW2s9<jUTcyOMG}Wpr-3wW#*pRJIcoYwn$H
zes+p<aoB~3sFTkol=@e#RY-l25feH!CHLL|P&xcf#{blnV7<M4d+pa|oONaux&Pe7
zWHIO6r=FHkH5u`<*&LRvPQ4y*_Ni`!9!sFGTF0G!`@D~)^Vj(8Rpnu8Irw1hX~ubv
zUc|loR@(qddztm%k^V(2*UqSKG)Z24b;_5EmwtzaS8}Glyj?r(=A+$7eEEM4+9w)J
zDth?#UUTaI4HHi7`Qo<yWo4kyvkR|+SG078S9}tWK9n^-=#8mm=Tq~%BR9_+{C;HO
z#d~%lIiH_&=~)K6i<O@y;^NUX_0pPCX>Zr-URi6Lv`KP>*2g{D7sW2kseRrcQ~95h
zNnum<XLXsIXQZb0zkjnir{0hCe_eh5ovDHM4uriupT@KBP^gzzM*g{%zv}B=PnWMy
zf3V>EUg!Ite<$6Rb=|Y)=eNZbt1i_CFHXza^kb((!QqqVE7%w8v-=@u&3#?I(wr$f
zr(L?Ccy;|d@fD2%N-`bUYtQW{5l&nCm902tQ|`Zinq8L+mfybds(hoWF3%M6#E1p0
zP92Ot#2$UqcYF3xbpf;cpC`>%Us&>&bNTUB^hM457<qu<gnirD@6loJbRHh<)m?S`
zopQih!N|YycZC-P8W;Zm!0(z9AimG;L*9X13bIEZNM1jE{@o5gPzCuwvO(VDan;W6
z%SG2p<#4VjeQfEgrK$NjuIJ{ia`A6xXV?C7G~F!OvOv|;>_G5`J98!|II;66>`3=N
z)Xw+x!z@$XTkXd7@t0Olci_<B<P2GMJ#K&W<Vkz%tv{^}ejdi|)N=FtowboVTlGUW
zxCDwk_4fo%O#gdQ)Oj^`(Vl;`X_N1SKHZ^xde3GDor|3tZkuyAU*MUcoSj~4!FPR$
z$RxYmSDz!pYLnmSocx@b{CY}P?fm~|E1gdnmu>pHbarjtsa<iO^aZV-+-WmoTyXit
z%Nvh^Y-=@im5P7vsVaYU=)K>H`#mD>(=)e7X1z|jlE`Ox>GdL)ZF`CroZMG#yIFYe
z@@vbM-!ppOz;YrY)FHI<vT%f8!K*p@9(C`}`S5c7#jJ!g%72fpYTtJ9)1GU!THE$L
z+MBvV>yAV&8;@A;hbanO-z$SAa;*LK`{{=3x-ELrdnd0cc~P@balTz_)61z(ey*F@
zJ8Qe%iHRrH3$N(pG8Gg{S+ZmgYjgCh`uU$v)ix)cOsv&db4G1-&U|y$t1CUllLXH0
z-?FMGe1lpx=la}z(P>jn?KcP4Rkodf-7;aFNLbo$oo;@wkDLupLMwj7n{TkN`x*4h
zt$)QkZ_E6ged|9mdo!Lm!0Pm;l-a9sw^Zh5{w!vN+E#&yL8pGXwwzm7Ca{5{V$00q
z><1DI?maEDUYr#t9^x`V;7-+M2QDq8hDmC-8PCi%Kd-+*`)=r-$mgpyqqk=DFDj8K
z|0k|fdQ9f-Ek~2fr|aIHIyK8Le`+$n;;Bj3Q+7YoDs>GA3#`6(!Ni&KL%z++KeJx5
zB)EM&pWGra>&yIW;oHqFeGfX7!!#jCj9c*-V?A>jvu~Zo(xpq)w!f=7u%Pms<H?14
zZ`N0E{}h$HSA1o|x#vlSH)j29lX>TL?Rm}7?Ah-gO{jI>yq&wI@6%dKA^9n9%KN;y
zUY_jSxR_C5qD7~_nkd%?7PqW9LiUaRYNB1w&F^W1%Y5O##-fz+x<BLl{trRZ>`Tl=
zUFU5{*sC_rJ!SfpYj!>kKX-4dOs{8fF$;2DVk#1DaZ2mk+r!hQxfPtB=h7#2^r30?
z1U>O>TTB)m>ld%|o_1o@8K3uNvu^fi9x`X1aysvOZER3e?d!12mv?Rkuc<jB5jb_C
z;%hd;SwXu}xgQ>GS2j6o-F+l9s7cpy<_5=RmWn3%sgm>FFHyFakG{TchLSSpt82ZV
zY^x30+JvqwW@k9p#Poj6q{XTSE|zG!28uk5051cYV!w0a=6$7WXIgHVaBI=*vt<?6
zs}}w0XH+OVQK^)F_PJg2`;E@$KAvNkm?!@2?z~-+>ptC@EfZY9GwWi{yH$JnH@IB2
z`}ls{25$!ULOao&>>G|&a&eSN6|daze)skF8xMYnYc9OS9X&@$TOim&rE_`wW7)hj
zKR%VdT=ikE<KzjPC2K2XXJsg-?s?u=l0LJ0Du2%Bm&t!L1s8oc@i$ofzDH!^)49xb
z?-l<&;qd#lf8C6x-V!-E)vDMjPjt)v{r=PZCjKF(%1*7jYpRo$+m!mnGa5YDwXS73
zOLu(yP3_agt2^v1n}YLR=_ysWY<RX&w)C5P=LH3mo!jQM>7IJSd*w;KuH~XCrM&iY
z>&_d!G`{=!pPTIsf1RC0YkA(KEPXG!@?P2ReP>qwo@bot5;=8tyZF1wfeY2{?cKb;
zgU|G$<*h?+PVefx{eSo3ouyA||7<(ocX(;CSyslZ2ahg(d~{Xc=+C#3Zx1Bu{_UM{
z`0KnsSC<;@{+GP{r>LZi&dq0Q_ZB98k3O>O&ig0F?&RN?@mllF&;8uqtp{)XSbEjI
z-p*gn;*WLcJ1#F7)*WA_-Io^+OZ)ld>6tCrH)id>^nGvX-|p|v7oC#foAT$~=6h*8
z4|fU6f7}<h;csF7ge8ib?!1_G>Ea>=m&Ly)7i|_u5}&u{r<={ezF({%ubyq4t-dtp
z;zxE~sdD8jY!27n^FG}3Y&u)krCoaunwT>Lg@o8|W6s+?`&8BBU5}!2_jNBSk+D3w
zZ~fV4Tt3T`XP16FEY@q6+`rG?bX$rW^VW?VpanbgGf&#J2$&@p3Gf_Yc5b-(b=Fnh
zhCSDB{97``p22?068_zrx8J+9H~4-=19#P(BmR=}H!LoY<zF+4?ZBVUe1h5DpKdOz
z3;1?0RDAQ|0$IPkU57(|p7pB^4KEDU`^}%PXnMzZ<NGyNvX5N*Gr#uS!R4yg(<HQ4
zoOlv&vMlJ3-v_<b(aNj!7N;p)k?HizuFE;~@We?bA<HgF)2}nvnECB|VpUgnvDizh
z=&SGAFzLmHyViZaE4=lk@#OYCB^$++8-4p`UCudu;{PY_nFTjf4@pRQ9XT;kDd~yF
zl6A^k4#;N~tdC>){_5%Hr>AOO>+V1AVKw)OUYw5b`dwZelRH5}u+R2XUW&c9NAkeA
zMM_-z|3$g^&(YACYjyEyn{-QD=+n6u7lwyT`oI5w<?HS#IX4uXe|;Bco89|kWpL}e
zf{L^aA=<w_9vAy>trk<a)8P1#iu9=w!9gB7zlJ^3(v-Y+sTMrq;tsCf`j~~xI3@01
zdb??VeZ1ROX<dP)3+tFY<`zvq0m@nHHV9vQAF^vsdH45cYWaVS<}97ZxNp-J*%y6W
zpj8VQYCoHzU4Lx~U-E8^QrZK_mSuBa*tXT)Uw?0Yab1K$@bWvV42#%$mj9kw?0T(h
zdrE4Z)wLTckJ{o@9<|Lq-*^4}gtdYUo>tGR5;ufhpL61#`@2*9e{W^5{S~+Q%D#*F
z%U+wK(ra$~-LDg7|7v!bw#iAgYF|$wC*dVM{mN^+1ytK>@}KOQJJ(_RX5l~cKHvLx
z&~e|6yuIhoUO%<-c89Eh-};mDr0-nm{J6xgC;yA&$J60`!fvbIpP9YI*lJ>#n>yo%
zs{8t>|K6XK-m><6`|rBRnZl1-O;4TSoUV5H^CFi-gUoy9RsJro*|sm*`t{KV7s8nz
zHyl_jd6ny}-@E$q?KSW6Yg^P3j&KUbRJ#eSuf6z3oiRJaqC{-{snlB<{x>^T`}-^1
z$P$oWduFO@nfP7d<{c$I>V~`GRm5$6tX?C}Ah=^ctKQ1}_gSswrk3;71v7xg4eNPk
z>)-oVyKRl;om(<LMI}wlZXX6ObKo?(`gaG*!e<^!rcAN2UEI-KW~Z6X_iH_ah4NRe
zO<vzW-Fzp0ap~;K!RwzanpgilZ*Ru);Hx{YW$!ne{$*dgMD(KV{@mp@_fqcPZ9n_-
zY~A9s-z@`zE1nd+VsU5@2t07J^j2Nf7WUuopa1lEBi$6LZF?&=aAo_4U(e5KbFI<v
zdL6mJrv0VzqD}+(zwhUJ&#HWCTz#2$w!+di0!}*1%`&Q4OPLg$I)oc%b<4}1zrQc+
z>)B=g_Al?Pd|%3-eylI?+=-)SZh!LsCX&x}!!BUe#imnd+|CDrS2r9EdoH8OG-t8h
zt*=w|)LxKgdhq3n_DQYVhnL?gzQUvTvUvXY2l8*Lyu4IyKK;G(b$e$W^M$>O*@}Jl
z?_^4Fe`pnVzi9p%`78N7da|<{1Z*~!M4de${eDucyT1d6<Es;5@k!?0S4xe{^AEf&
zDX@5~@cLerr%c3OTZUN|Pqh4&`&bt@^_$R=ci&dlKGo1(`lvwg*#iNdW5>ErnyaiX
zel>mF*Z9w|o+S(n3Jjhujv@Z1=a`?DF-z&-cy*08IYT4pdf}6&f%}r%OP)Nd>YF~f
zIgQ)qv`4vx1IMaOwg->Rni6@giRsh+A5Lw&aykr$+IR$A@7G>`<KS{qfB%CMrza;i
zvvX%ZKgThdGd)mH^!NATimzFb+bwpz{*buoUR`t>zr3CfC#Qt7bD@~%LmiC;Po~GG
z9F6<`e&6aXS8hLdc-a_RwmX0C#H?8-pUh_u1<g>JgF7ijHWNN63+V2%-u(XO)SmTm
z(>v2+)EOSR`>EAENol;|c*X8(=)A4%&E4}q-V=S%=Vi3NE?8}D?cVogUqy2N3jV%#
z_TF_%ZF|Kv#}gK@^)M^^T5`F=?&TIUPY&TZcV_Qc_`EV+{?DIC&C>sof_bt3Ba}|F
zK9Xz5d#>7XO6h#?@7wq6UzDq-_^(g+|4BxutwPS~ePyE3>-l$EH{WqRTgI@<J7{9O
zYh|5itM!|l+4UZBKh&<j|8Yq-(x!CkoBC8O_4^lmORQ8cN#_)V?(+O^IbSzlZbGW%
z*8Yj%qSl3xQu7`z+};1j@#v$yse6ncNn8Fq$*A=9OGOrw?o?Mkv%lr?_W!F_Ux}Uf
z*SkPErma=sS7Xkm1#f=MRXr0u@8H(u)ojn!TiOQZSO#c?=W6FAdDrXfc}`bf*4A||
zw&@~EjE!1j_wgU>bN_JEt>pUsb#FpNNRxlwX8rH`k8)mA-t+Uy@v@ocZs=Wh-Fez?
z>S~#8!xcyWu34XcMPZ)w{!`26Kb$6EH#0<|Yjx4gPmz0ABDTHf_3M&8|Ko}G#g@kG
zU-m~#|H^;T)Z*S?mMtm&uHw>j3C@GDGw*EPcH^h?{=dy$;g>Vh@3d}f`*c;l_xlRo
zhB<mIFZ7qLIa&KX+{Qnc`3-xW-K}QP+p>SsGj+=6MRy*X`25dx!%y><8j9SWJ-;pe
z)s>YII{W-}UoYJ)DH0oPa{X!BO?kP(?IKGL?<%)iaxLx5lj&>n1Wa$Ozw0hv>*DJA
zIP=w=T`A|-#pL!L>hhGSjMdR(eZS_-p?f_IGgtH-slLMIuujD3j{ed$otMt6xt!<f
z{BnKYvDxwaO1wSN4{x3RZGUuw`qQf$&OHx$sI~M?q|=nGmjmUMb@$k>pR?~`dgKPp
zIiR-h?!^<h?R%#&#J{PY%((IK%n3!7vkVGK_qQJj{VT_!S$i%pd(*T{8Ozf*`7T}E
z6JNCNn|0dVE0fw+fBJiCPr<FIi`rQm&Tq;SWd2dLN`&F`_x+Ri3W+g(mp@y*USC70
zD{rydmS=i@EwoQneqG~OcU_NdbL;2%6~1cxQV(Ol-MZQAdhp&{ySHNhQo9&-K-VMa
zzHeBfqHL9B7&Py_p8ou(FL%o~z1aO;Drer_1jotZGiK)RdwG3X$?Gt$?RirltUNAw
zXLtGJ*y8Eas<P`s<g8qtE_6P-Ye%V==*0acnVa=n-p)2lyuW4T!EcrG>!dPbr=3ii
zIi=)w?pfO&&_e%Xkijd907*fc^I<V{;u9`i%Due5qPOeLU!#|6_H$<Yd^P#~YIgYD
zNY{6(jxN!!joh`mCfzcn=C9bU&0cDA%9a|m{<wDHg6z~M>;6q~_Ky3sH*<p3?t8oZ
z)q3_$X(^n}6}%$<nqGM*YwPT=fO!}H#9U$IbUejs?0WXM#=U*B9^DUT%i5lF<Z^c1
zkAL>^dBO$E0^jbfyl+-{dCLc%|C(P;=ikwoet(Byz~^P2Ki;1G`{&!Ux=b!30g-IS
za?ewrR~1<QDHgS#|DkgBvLuZ=iRl-2+Iu#;Dw|wvdpG5VvDS+D>%A22?Te1v^8NDd
zF#9FS%P#i3?)zUiQ_=sOn3ms5u{O1Yb5HLc=~=$*#G0mQOCPRSQS|xx^ZM!k%hM+9
zNT`rG_%-c_$W*JyZFcjO=2xjUtovX6G$hh6abbnXLFFr-zqIW?^|p2O&L!XNU7id0
z-+QZ&yuv)zJu%fRd($+NUo5%V6FlVNs$1^_?ud)I^E*#z?YxOcXEmzsUOd6odj7NK
z-2MgL+s{wlS1<d)BCT1pVXmumMBRhA%lgBU3PYaE%Fq1zUGb^DQ%C;CGeSZK<{sct
zbTKF>p1bV4$IS}cna`qr70c<BE7jXCpCR!0;WG0T%ddzYte@8M`Rc1_R~0}vw}h>}
znjRTi$H#m*D}Hy#+t8=}tNg_+6nB0r-FCUdQ1j;cxf?r8noP}dtk2wi@A7ed_gt4*
z(Q*7sF3FyezJGjkLgngXigt|O9(m4|<hjFgM$Ad&vGwW?E3esP^iK7cT_sUl|HZx9
z%iL$@qn5}eZQogKH2HI{x?bcDf4b2uTax|l+4(ywR8%IpUq3ftch|Mz!uQp#OHAb&
zKZt$UX3g~zw65ykH}{Lt&;6^L)t1F=%uKbqzp&8wt6a_x<%>OPPLHfEmR@0T`}4L;
z^7`iY8!g@l_a6`5CjL*=CR3~bpJ%_CgtK$!?gve3@)4T%w|1ZU@+Emv)taSCru_HW
z^>*7eZ41!a7#UMVW}nBwBCdh|YQp~3p5QpUV6B4}cLmo(=`~ls8w$O;zK`R`HBC|P
z5~W!OTQ+Z*u&McWZB{jlk_oe8=UqehBg#B%b5vQUEPd}(Zc-SpVA3RX$-uqLiKFpy
zoJ-^{z9qZAt;{`};bvStZ^g7c^RLYY^F(6i9Td6y(xE(ze-U@%MX^V@%dJ=ax!2xO
zbN1*3#q(=#vVZ9K@xh5v{!*9alH0-WGh;0tKMkH`yIZaNbK<l9+&V9&gml$qiJPCW
z9%VS37hSsArJC!&0?wvY%tArar(9d@o@B(aX4<U=*Qw6OAFks465%72Hu?GdgD)?w
z<Pl(5bvi@fiw~EY)tQ#tx+iVlB;==A)_rwtsYpH>?7WUy;`>|!sZSAXbFN*e6Lzke
zAaQH1LNZ60yWz~G)hG0Bw;w4#uDFaNpJCCN$V)F0{C&CBIJ{aW{_&;RtQTU24H3~o
zP8m<aQ#LGr5q`($15bNE@!KE$hhsgb?(V$ry4~$*+l$q8RZ8F29+Q@nR6JtoaQ2N5
zr_Vv-3q`(PHz_GZdfj}qC$t&9QvTSR?dP(t%`j8!Te!DmQM0z8wDiC7!X3RLQ=%d^
zJ10N9zSFnvInzwb;<N^a6ISQ^qu<oNEjs*@|M<rP%=}v_{&!sp+zVMozt^83<>a=1
z5|j15W&gfYd_HlzxxMOCN8uO~y}sbzPB|H(VUsr>+~&8vaZwTX{x^mj3S1SBmi>P{
zy^CvkTu@NZp4#8j#IE}?3pm|ju?gR7{eUOIY@UMt0kH=zH{Hx1K0d~&EZ!nxq%x)K
zmB<{g=@;&?%yiN$o;D$LSNoYwd#|iNE0@FNzM5~|bnCag^Q;$`v5GP6|7Tv&CnN<L
zP1ak%&E!~@s<yk^%*^^jq9IFV`udQar#07n;f-RIbY7|X?_F_>OW^(&m;L4!zdCfb
zp*T!!vdNDQ<sE&iw@eR+dvcN~leb$zLrE)P_oO#GF?{E@rg`|-JX?^k->j8ATYdt^
z`#VSVO{boIxj^N#`QP;9<7)~nJ`3c9KX_lC5yPaG{oqPS?~k1e=5U@bTh5hmU%B7s
zsPXBQx$=ud4@Dnd9JuS9=jy8mIW*(__I|%7eQUQoXd{3=coNRCZ_TdK7m~Boo++og
zRDWNpJb6R-^{?D+f70(x+jUxAlv|(uqgFz0!e#rOyma+|;F!IZT;(@@{@G-Dc5lWF
zj+lz=bE-DHJG5~7x?RG)v%8O6I8gT1jU#STYxtkPw<DAHD%+>;S3fi-?cVf#r5aXh
zp0k&9ExxqEdYjw*e}@;})Yam+BXmeu_LrQ*RfoyeOQ-nDoZKhP-5`^##jr?b{VgMg
zOShsF8IqXIf@95f8a^+Xk~`7wLiUrnb07J1rb_qD^|s!Al97qU-fDsKp|h-~^{3ed
z=cg|()|C4H)W1OX`mufMN(}!#OzC>1cgMW^or~rX8%3AfHQWE)&{{gBc-Ot^_lrNY
z|BwYu_N-eW5&>G%JMrQ9H9w24o)P?Oy6`^#Cm|I@-~3V;K_&i*&>a;uM>fCyv#RC3
z?()6AXZ$Fb>+(<fh|0eM<`=4`rEN^l3|oC~foICDmUP)E_V(U!Pp8kQJ!^beUf!zs
z?RJI#ymS1j<J&n@CYc7kD86Q6`ltKX>gjQ6-f8E>p8vlx`}ERdcOB-Jy-59BanBpH
zQ}ePyEW7izQ->~`uB-TS;n}k77G24nnymui4_AH+wD<fQ^x)+-n|+Hkys}s7wbe;}
z;N5E4ll5o$+GcqMd;58Ft#fC2oO>tvx5sej7c1RGtG=!awW|8y9Hd|px4z`Vi~i}S
z7X4bCuKMxc8=h;*GnjptW*J_6uw#?-+~eES4D%I#_+Iqf{eIum$j#~B*KCPc$9V2=
zaD?5wZ~NwD>jyn!VsBW#WZB+pU*}cxnQiR^H8|}0&I?anq;aY+=SQ%%al`&P^XfbI
z*B)KU+-gw5c<9#d__tom9Wp*0X#Db|H&|RR$3*>bY|$&e2a|3-IxJw!b7exT%A&Ky
zO64g`w#R$-y|>f*c~<{_ux<7{sZDYg<wwqh2I`rsb2~1&uq9c_<I>U+j}sd$?#`~O
z%1cR0&P_i%$?AjIhi@<CJLPtD$7LMhwz{Vy#=@~Ov#%t2la9H&XZy4H)r&bV`8Mtj
z%DFuE*PpBB#eT3d-tL-Gv|b=d<b#cYoCfnfhJQDsw%X4!N<PM;q^x|g)W1qXk>%#i
zn>sN&K19gG1x^Vw$h~DEBqS8EEl1M2{F+$HyX))ah1Gl>bnEW}ZF<YS#jg1@O7Td<
z1N#F33j7sK$r5K`cLePEcqMRG<&iTt4Ao|v`AOY9>EYv>`}(lL+*xNsQ#w{#EMc`i
zJ^S8*S`UpW1qM+Y5+6=Ec3yI`&`r*mnsU2^j-fo)6a$;Zp11$nd_gtn@`*yuGTR9b
zlaD3}rJdC}Uc9bu-`nctpv7}*A=~Tvf|Jv0qdT8>W-q-pL2S!h)#cM3dEQ<u(>T?i
zSDz(pOSyg2qtz#i#5b(o`}<?M>e4&Bb2M8vF!XIZHSzw0RjahLw6!M&DJ@-6{r#N;
zkF5T=r5audcXyR0KRGecLWb|r<Ht957OQh|a>f)M6;)AD2?z~!_3=4l__BLSk*z@x
zN8-ewFxkn?W(iM&EAKB}7yidas#*5Dk1Tla<-aH3hAD{s(%@G1hJu4ltoP<SJ3G&`
ztv1sR`?D~qq^l@qwqY_`_Vsm3!`H{%OD)?y_tK@HcRL>QrJbKwd*=6*dk6VJ`U6E+
zw|sloun6Syu0<s(mzVh}+uP4SJNx#QKb?y-)~5XW@^Z%6v}fn%zu&xP%a$qP@il_m
zf6qv{1ZppU_LeDti$Ku+z$sZ~vwQFDt=?So^V7F?U5hl%3P?+zo}lO)u_2*xds{!$
zjw=D08$kPTKpSXpZOOc>p{bd8cUS4!UH5%wn<W}uU2PvTv)6d@x24g&ceUz+wCh@P
z+q2@|>#cJ*|M%$nxtCw&eB8Hw=QAlUFRvA=RxQfEzb|5K*rdsmJNx>UEm-g%W7k@U
zU;c2eVCaC_$>6ql;=jMYL3>8G{@TZURk(2X-I|b>;N6(~Yc<}!Tf4qCe)d^*!<n0+
zQtz`hH!fJ9kalK9<H3XjDMp4VCj_*#w0`_}+#mf^0#xiT(l{kQ9lZM*WL2&gM<R3E
z1JC`t+`J<1or~pq@u*vW*_t&y@^wEJ?%lme!^`;WT<h!4zs|8Nj@VaYY5(tsvJ*$%
zj)!a|vB#4(8kD_>@U#1w5?A;0sq(DcOJXeoD;?|;R!=F4|NYGk6tE&s&w~d5Gs9<#
zb<A@+Xz8RJ`sxU$?^QJ`p`f5O&TWkQZgQ<&<~OxB?Drho>TQA7zXq~3CvKTyB*<a!
z7W;O^r_xye=|Od04>0rpQCd2s*R;-0XY-U`qqrmqy$h2axb4DZ-)5);aiy$lVHVo>
zCeHHf_hs88%O963imKg~<Y4nsv|`?td?8f7v4p`g=(_pt-e*f+&zG2S|B9Kgy~xP}
zmL63~9nK|ZvNg8fl~6r>=Hren3NMe{x%75vu=e516Gc-c#MRr5?A=pvP3-u^Z=M{6
zGBfy>gy?&TJH@CieNzy~w)*O-ta^=8@-by)W;=K8ymvipwdnH8Cl5BW?_F=rq}ak(
zA+|$Kph3iG57!-)r6pUB86LYcuVPc)>Ro3A-q<;MNvfruUboqlS+8f4%xdNH5|1rf
zmi@P{el9ETI`jX>@5Z+$`@R<ts#<@^k#&hjup=vX$6G)D^L1Kfd|&;}ZLa<%|0*(2
zfOTVlj>r4G!X6DFmu{!M{`@<6^4Ywy$vI98@AK}h506`abLR51Z&K3dJ^!q$YqV~f
zTLZ7-G~uv+M!jz*wcUT5cfW02sE~4uK}=%>%dBG4Yxgyu>Z!NS`S5r1$rQHW#Q%48
zR?R&)VU5F;n{s#Fi>_T15*DGOzWe;l;JSUs7lFVfgGCcf<wQkAr*1yfxZXv5diV4O
z&*#-T|664QK1_di`AL5x-?_Qg<y;?ZE_}Sh_u9VA*Khgfeaq+9RRu3-KHu58UF*bh
zN0qs+8~?U%aC)%oe`4j?#$D{o{Nq=g%((kZ->JiWiOQ!Mo^^Uo39g^?yRUt@9{c}I
zY~c4FKaMJ$eECFPXkGjLoetW9x;N*nzLBt5zW>MXS<j1}n}P1?6HgHSr<5&e5aPA-
zz0a{563lEpR*4%!ws!XBZW1f;n_*LF6kqeP^}OBYn`gT9_f^buTe9fVC(tfw8H)$M
zJ$5|m(vH}g6>4jGP9AhgbW~JS&4&l~W^BGYUEmS#gL4e+_ofEjt5eJE-?2Z`Tu6K0
z#jU!pdom9G-1opf@nb@FNzs4*>!-dp@}09i>LW6bHR#;O9sh(26n}_lZ+^Z-RXw0_
z@#kk>FMIs#Xz6t7_#er<Kx)YpKgA<e58~g-Ri+63asSi5V#SITf6g!DQqa=UdOoK%
zzANxRc*p(YOfTwHg<dutukxM#|HD1o@^^RA8;+m9yyD;F4UF5*&NP0$c$O^pQKz$p
zPpTF2KIuu^x1RJuFLB=a<Ka&dbU*U1o@in)t7BW-XBW+tCpHI7jCRd*Q|(*DHn)tS
z<F%;csS_1WlX(t3oiHUm?Bto!pL6a-KMFo4ux|0$qlGS8xK&LqDy(rWi>%qx^jN!S
z!_=*7J}z@xf8ph)FoiqW@73$AeJj^3^*Qk6X3?)tvx*MO-AE`}s55C2r><4QG^dWa
zLE370b#)8U580P3e9`*ETGPXBzB6~1n3(;ZTSu!5imuMGbWNTe9Lup$YR8UW$&wEi
zh4I|v;mJJn_?1tF4}+&C&%;Xx1yx*|9mD?{tSNIWQ`EU1a;S68wC;PQ@ArQH)%u=s
z$H!yRl4dy(-Cq|kD%xjJ_C`W~-w!3e_V=5g|NH&^`Q7sSxfAUkE$;1+7xMJlb70B(
z|Nn116L=!(U3V|+;KH6w4XNj*GAOl3aQ@+$cmJKwg00~by_ZhWo^|<KE5DkrL5X&Z
z)}fsA^T8j>^;$SKc<(5_YGQdmd;X7XvHyqO7B0SIFmuNY6ZM&Q<9@sR+EeN8SuyGU
zZpRaqP6zn)6xZe3SC@G{UK$z_5)yJwbrr*+MT?63ZhoHnV%3ft4N^rf?>u<4Oz!%L
zeuigfW`0h04UEfQvBPiq;T*Hwt9Qjrnet=b{`QuZ1Oo|%4N+@D!hY$oXmvTgzP7fr
zr{~DalAwS9hrGOX@%H!LRwQqYTDfY~p{GSZ-<Z!n`=Vr*o4@#i9Xll6r_Vl^pkQS+
ztD}Qsj-UF{rAtLbMH4rhO5HsEuxO{+nYq^A)f=84T~sObv*51NX0u)~&*nw8^TY3M
z4$iCo+Yz5EY%ifvb@z%{g1g`9?k(>(NB(^w7g=$lK2U8_tcLJCd4(W1wsU=RHt+3V
zT^#0}y>jlh#lkbb9d32H`18E4F00wTy>*jq_9-n0jNdHr{Tl0{`}3_T?CK4_na|v(
zCB8sL!Y<nHHnYKxf4=h>uQR>a%2hb=-~HuR6*bqF1f+ic`_H$k^~DE;{r`*DMN5yU
z><wEOou%<nuxgH;XWqu%Eo;2?*9qikm5B7&e7eQ*dd7KIrYJM!+^Ct>6Qu6RE>>$P
zs^<JT&Bt$w+<{1SCr>92t*#HfixSHtHCLVbs=Ye&%aNH(ueF3c{aWiKD%LJq92`<V
z$?5hY4&LRuGi7vc^jr<Rx#GvgTX#AGVl5cjySM$64R2{{nGmx7uc?Ipw%9NC=GX0F
z&M=9I;C1Q{Jh1+%eC&aUJC7c%f52&O6z8?`&iW$m!1)Z5<|I5iIWuk7krahl39`CN
z9|SmRov#Txw=(9mWdC|QMivEC)z%3UCb-=WXqvJwCT_VVi=$@RCaV*7XMR-`bo`=r
zP(9=9&R45<UVjwx?Q8Y_zSoD-Hcy;5vGMXt{SVt)7=%REJwF+FG3J7mtm9)hmU}5v
z)INVd|5nE5dv8oJAM1pv2WGtLw`Ue^NZnDd&UnpBQ$H(f_hNa!mkQR;<pK`n?mBW|
z+mg2L2UhSdJQU}(Pj&L-rR>dBWjA9&MM9rGS|uEK_4&<Ecb17ePOS9!E<HKy;zi3W
zhR%g6Iaqd1Rkw`UB077s){0`T%kIh7cIGZybIyxv^`HBREdehiZca}rR#(yUn<}rm
zHe>nar<11tFX{cm_~50^Gmja<A<M6d%(duSW9K_pvt`2$m;FXZXQ~%i-n|}@Z6Gx7
z0#~-Hr6_A<T`IGnlx+J!8Mnwdvu~?zJ?|3WTDbA!3*TOQ_N)z4L?-Sm=AO2QX^Wfi
zM%i5g*H=bg`1-nlOS(DB#_`hp>UWl!N8UU$`(}T{EpcnyrLuE#9^@5>g6gp1L+_31
zwsv)$s@IniUw<;|qq0dJi=v@3gN8>n_w>CY48dO%&U{=v!Q)hMor=!Jy5>UfkAA0$
zv#y_8bn9NrwHXaAK?Ofjm#n@fWUrE@v9M75@rGx?B{g*mo=K^ylvynNxcI`%pw@sd
zH?)j3Y=5?HnRd;skh6Dp$AujeGn|83ODs1`dpGguOZi7dI~Kp5vFKN_pG5QJIH$y0
zx8J>9)UC3s+4`1a>OnRwKXW;$`0Om#kXO8Rzh$n~X!-r`T5EH5uk(jf|5}r7F1MC9
ze)08JW$)IRlO`QHGt-#W!PAp-{hm)<=bw~4IWaNm!GT7GoI5)vK0Q6Xy084jg~ro*
zyM0_-eq=?1Iz4fFBAz|JzHWA(grO6Ul!?Xzi8+4i$NOZHe|~zpX~6=9hLe-kyY*ss
znV8iuJUcsEeQlWb!i5WaWUa%#ytv4`_S*Nt=OtDrPn<}2d1>jUbtfLTh6PS3e|~Q6
z?Xy3wzl&{Pe=XMWQmk+L55^0{VO=-A{hG)&y)A2x?H0H1P0hy^T&T>-4st)<eKdT{
zboIKmb4}W}ni&@VRaG+CXqHwPy0Ev)MtkC0=Zh~yh4ed|(yt}yZe7fOIY_xKf-5J&
z`;E&sZdS%+61LOzC3NoPec#LTWa*`lU-z!b<$qkvm&W;CLBj6GzO%wB#q1fZ)Y}dI
z-;?{Qw>kAmWJP`Iv_FNbf6tS=rrfpv{40qoo9=LTUw(SXH1Fcs72!WFA4xGx&0td7
zyIvtAwfN)Zbxi+$hPG{qSS?<m(!AI-u%0c>>F{Rd+dkRGtAEE#6neM6A|O%!;q}S!
zAO77tp4xfU_S|*%e36T8|Bni4#>!~kJ9ynaZlboa9peJu2=RN;+pQm1hFWUP__Ot9
zF+b<R0^jNEJC~i#5nT3t@BKA?+@~+yd-m71Ke?1GZUX<s*3X|*S9hB2TD+|{dc{Yb
z7gq$9^*?*;naTJ%ytp*ZbDOQ5(#v0MTvs3J$KCE;I>mnXdG{K&D}O3%Ip&x$stC*t
za;p5=ALg|6rSCfJmL=IaR`2i09^CuBt>{Th{FN<Yi`C*Com-?5zkWWrwfy|;4g0K|
z&riO7Skzf+{pODfcfKyGwl<a9SEaOL-@4!IGAsL({@;={(CPTPJ>UG`9sj$xnXL}q
zE@!`feTMtO9lx@F{7`&xZP`aF`M)gdbqn+TB^b`1$=cI*nA7>)`oDi3Zx)cgSFu-I
z{P6SrySAtIwpFjo*yC5G81wD=t@F|G*?ag7D9ayMCHwAe_4)>BH}kmk|C}?vHdR~e
zG1XP5?bw%B%UUMOz3$CT1;t}0ZkKZ};^qC9chx)Vhi2S<-4=EG{<O#Q7KzEl9_CQ|
z6{KC~@gPofsV_&N`3CvzrGHzUIt~V%YItbz`mki|x2s2EkH5})^^@nVa`kW7^&6&d
z`1NG^nfsqDmYRLv{Cexf*PVu2KWV?7<ku(mHsRvK=|6uSNoQEnR{nf$p|#EON3r|P
zgq^seYB;aGTgfEmdZ}4>d0jxu%i7B>Ay%h;{5p|cv*&;2%Yv)<6NGYop7a_<yY#-;
zWciz2F53FybH;1BX$G6w>r^Hkw)%a=SO4bn+Qipq<$0ntZuQFP1#g*jeD*8tpT|zT
zJCs<uKDqtKk;4Dacvc!;Tc&&3-};EO@^0?P+#Q$G4jAOcZt|1+`O;eKZeeb~-q?SK
z{-5Mtw|i>-yWO5k)_yDhW!Taxe0!tx-eqy>>~}t>Z>g$hUbJaX&b0qu88_zNbV`vu
zXt*so{FvRxJ#UP@ZF=B;$JeOpAK#s#oO^o=r4|>KJ!xQ^VO1t_tAk_7;l{lS8cr>C
zPrbP=)}y`ohh}g~l1b3id3xREd0*_OA8}da)+fT?x;orDyUdK?nVhY`_gAV6r^?<;
z5N+o(&0KKoNy;I19)Y&7wE<tMWS%~axO7?b?iNq0Q(3&-i`;vKezmZ?adj1`IGcE=
z>bu&O>T<>jy9*ZbyuLksg5O-JKmYvnqt#+VLtXeJn-o=DGY%gTh|=wQ^l0I=GiTN}
zoLup61E_^nXTE}|qpRzbW%7Tgi{aP&er%W~yX@=*SEu9-SMggD*W}huk*XERZL3u+
zS(d`px2Nme6rIP_XIFn`-D2=o_Ehm5{S8scOrFg5gq?QO-&(VjJvH)LkpImKKLU?@
z|1*1q)=lq=AAg>$QuN*Xf_-7e;hJwpOXunu)k$k-yL3<Kp2qF^c=F{)m#zPWkJn4-
z#GdnVN@^FrpFM9w=#t<W-?q7EY?1rZ$>BY#W$PD)*39=Tre?8E6ge)y)&h7)GsQ{2
zR4PBOZ1n$vy`#X(rs%I#wGsu_9(_4>>{!v;t=GGx79LF7yzpYig$xrFRaL{{XFeaF
z&CWliut)DghDph*E1gT0sC>K@oquvyoZ7(z6RDj~r$xJzl)OzUbaiEoS}WFku)%Hd
z!rI^8W}Hp4*Pm{+rFdsduxe71!>^qoU*=4Gwez1|yURr`A$Awx+qQH5{9XFhY}e1D
zhu2glt-m5=suC}9dWCpZ_m6uMB@UIw>`T}%<9>1LmM77S5`VMe`+o$6rX>G-d;96Z
zR`t8jC6}f@h_~ui<iFnK>^Hl6uYCH3kMG%24my5cvi|N4mt}to77BD7kXX9>tZSi6
z>@?9MQ`gLY@^E8M<=*)Pw_-x(Z4<h7%f5eSgW~y(1sqCG^?heDEju=QhV|m+2|_z-
zqA&2V+ev)o%Ky7__KSH*>%RY3(pb1>yNz%^1CzoL=43nnA77sBJAcn;@$JWU|KrWl
zMY{qnXjM6t3i@Q#OKTh1EplU6$*(A4<^DDO+k$@Ao|RK$3Jgw&W;-ZUq&#p>DtX0o
z-fnq`!cy+Fi;gcaEDU}A`=yw13w!<EBgYqgd-P=W%jpH2&6CwCkM#dKe&dJL*?E(t
z^<-oVQwtu8En?nhIWO+Rt-6U(j43?=i;mws#~Re^CTLSG+>&)($I5lZvX<w0UC(Ew
zvz|-vc^DcJ5;f&{9<So9f=@lSE_8d%o3rlmug6wir_SHeSipJb`PRKLUOUAdyed67
zKFS7c4yx6E_b1rV@YTF0Po(qqZa%MDJMZg9zg55A%)0Tf|4+#y<Ffg2cN40+E?lsz
zV(91nIYlB^h?}2v{%jA0ilh@vg@vE4&Z~WwKHX*Y3yzCzhKp}MF6ot1k&8ACy!O?L
zar^d@!Or5HzxJpyCi$$bc(+L2wYR<F`_65>FAm<<`=j^pV7&YNMWSCG@m#ml;`ZBI
z{ZakP{(t@RYNhX2A62fKqq`<`Y0A4BF3<XWlg?kCUwpUSd#UBNYsx!Rev5q8msj)J
zob_LR3!Ad(A>V%&n``PmizZ#Ve}4jVx~b)_>%7I6E8k4}@Zq`8`rUpn7S*)s<W^WL
zD|_2wY8@T5d6U7iB?~w?4+e&*acuapUZQu#t!=CeN<ODC@OXM2@tdL066XDMqH>6g
z-JK<jZC_tHzxnZTk($Wr5{nDRk1gu&J$h$x`-z`_iZf3aON+e}7B*bEY?0y5eVenC
zm0i#72oTv47`S!*YsZz}eERo%aGEc!ksBd#%q&;U>eT7^mu8(kdv4(}@G!_GXes0D
zrB)psXSr(A$y;^1bBw=e3ts&f=4C7{II*bt!puo4weGpTdv`PFV(Y|@w<9<OCR%yB
zEW6jR_7BI++wZ3^lzA^(zPDq_YeA>(DSRy#gl1ZKPf69yy*PE{rZ@7Mwp$&dxVA6M
zIJ-r1SAfK!-HCaot|4>&`7(t(S-0fHjoq78rI<fE;+=W*zindA3(t&0s#8*RKW7{7
z`z>>5lG?*9&x(`ore4a_&-=8)s7_ja>FTZ-di@<6mUJHZUK1v=Y_D!?pOMISr4)g(
zRcF(Ge0V7L@$rj`i*+J4I7soZ<?a0%7ARb|Dt>=m&aEf;CwAoCHoLYqT3yr?RCe^p
z+sA2iHQmfv7QH<$=k~T<QSGo3_v==F?b`Y8*K5~|718G-x8=+{vu>LL^M>1Rd8EyH
zq&_ZQu%N-;{%?qw=uTam#fuibxVc%~xt)*ql#&193^mRe;a6<Jf?W%a`;?zhSbp{B
zwtCsb3-NcHT>2wdCVf?|mfHJWCe-gz__I$xS6uycZSQoh;z<)Puqf}%&pW-WUQS8n
zp2PE%TNMw6-`jdvxvn8vAoBB(xXO}Dv1>`&cTD+KYnFLG{r8vJ8dtujk)bWByVYyD
z-krJR+OpNmF!f@<!i(BE|1X!_OpVGG^k85tcrjIbVoXGQwCmHdyxP+FEFK+32ESiz
zTa>$J_uAEM$Ge~2{`B;jv+A86pW@D2`by7JP~-1nez1M7>zVkOFD<7<zu3pO-QVL|
zhrHkPCzI!I{*hHXPe*6#<(<A7oAo?}l&gPM1v4mQn(lo(S^w;dvgz(0Zq3-*^ZnbI
zY3ir=lmtq8ULC(W_nr9kC0F+AeSLE*`^myXYq#*dKGA#kc~{=mdwJK(YD09a{%o>|
z+thBz-I^nRb9VXhcR~;N-Wp~Wt~g(AzV59~))9Wq*faNkulV!p#A}PC&5oVIN0poH
z)m)_AzRy^A=9OXl|J#38EPuCP31?4!dG~)!uTGb1+EpSEn<|RlKCS!Ry-9nK`*$8c
z2F7)Z%-nvk<!h&DKGjn^a{hqo)!oY&pSv*Z%!{!pTsF-xy5IO|;oBYGYJM%QpJ5Lg
z96a8^z38PtY1$)q-n3lK`aOG;^=qcxt#~Nrz_E~d&)<f)wZTtBvsfpbZV_<PObu9A
zqSiC#-=^(9HkzhezJF8I(G#@&b$I&;yO^s#>-MmI-SsE;ajA^nEidh2_q5Xg+IN%K
zm<wvRACIW{5qhbs+~}FN<MS2&_E?r_Gd%s4w5&$>>E}1I?mRThI>Nua<iopl>`%8J
zzjshIw#R#Kqy6{lSP2ugU+O)nRnysj{#mep@~7C^cwyV*_TWT)#Sn3eqIaQl-+k_o
zXXi5ebRj=^iIT}4n@{E!6*ut<wppxu@#DGmwv*FNTJLyxce?BT*Z&km6<6qJC0t+B
z&onLDx<tiXC*tK!wcB=;;cw!%2{fEb)=&Ph_IpL&(b9MC!t1Xz`=8F6yzWR)jLWT8
zqDg;m>pxhrX~NEA;qLeIG}G#~#b{kU|3UTp{WpU4N>R%VzJBdbJ#~P4rOui3qj&aq
z-0ik!)cpDIWVP$=htp5o;5%3u627=o`@{@M<FcIpQXdyr9A@(}&j+1&GNDhlbKjFm
zY5PO6eAFH-_Y-wmeRSIN<1h2~Pc>0=*{x?ZX@<AHC`Y5Ne*d1M-AniGkO=<$?TG(O
zB@;E_!s)SUM)&LYd%m5PcTY$A+dI|+cb4~ayuZ%h@aDYT<W09`oDPiYN-_v2{GhNj
zdb?M4nc1!x5}*=0!$(b|_ZfeKRs(n_(=T9h_{tS4=2(kZUAr4vm1XGqQl6>liDG=m
zi7S#j=7{;_?uzr8F1p-w{--;kQ=YFo6jvC-Wbrn2UhTC@%=5M>1?P(}{JeVYYT{b8
z#TVHl9@sGZ<<8Ob_SZcYIJLJVYK39mCb8VFdqU?&l(*`f{>NAS)YHqzj``&_o?w%I
zhBb$yeAU+77IxZ|Gv`jh(l0IRvXnwqcdxYA+jeO2dM}2BFD|~gTWqWOlI7p^eX1`n
zEHvY}w9I$*lFKibY}zzwu621;`w1?Ycgt6GEn1|+#l>}FQ!005<<^Juvp%(mh>1;_
zI`!$#&wc7~0Raz+&pa&>6cv5?a`l=uJ)b_^lDO~c>bfR!bDR0Sio@zU;d?_eb~S$J
zW}R2%xyL=gVw+9-+<f`ZbF%wquH^9j@cG~>C+XjICqLBWncD?2sPK2YhOnn>54W=1
z@*?EGubZ>EH-=x6|8HY*&?BSica+z3mGtP(hifx>rIzW*sW}PvzNz^xVSPXI$Gp<a
zm%hww;(DAje})--UYlbdbZQdsa@*^MS03;QhK0R+@Sv0He7s}kTJ^xfop+x{1n!hw
z9QW{4BIi7#&*3Sj%=cTX7I){|m^-QV<<m2D|2yXVj-0iIXF^R~&GVCwv$vV2)}NpJ
zT5r1K(%%y=wR&4w#_X87KYx~@e6)4ovv9V5exGzBQ^IAEv(ItG-TB3S-g0K?L>E?$
z$)WPW*7siToLFb|QIea_uK#N0!H1hR+ZA)pfBS#-@;6Uq|M!HgJX`wl_Da`3_usky
z_`XlA)#muSO+`C0X5WvWXCoEybXEF`xZCk;7W*z_S9?unt6=MScX?CTy~Wk@BdZ&W
z6j!eJqrX7o?EJPkGm{;20uCB&3H~cLJH2t@gUB9zmawaq|Fi=pKRMJh{dq}pjNzAK
z-dRWbWh?DJznIl2qkps6+p5r0-Mwp@asFjqn{8=Il~Ws?--t$RI-%vCoPDkc?3sTC
zwI&mf9jH9PRG7N_x6S!=^8NeIhr7oeeYWP%!%ZLme*CFp^=FcQq+-qc_LFb(lZ)DK
zYpyx<@NF#rmEA?Q3J-(Mf7_m!e@e@pb?UdEeb!;GeeWt(WkesaKNfC$!oH|sv3))N
zfouKuj^%N_S(?-5z2LBGvQ7QO+*?(Bt?H`3Ww`x6$VYkj=zN@8J;CaQlV0VE%*w;h
zwU-3tW|X|yK6T0Z-;xb?oU1LjE&C?6>&^W4C$}~0y9J7z+4#|?@~N|A^jzj6Pd9AN
z{Fm)3rhO|+Bu?hiMcKA3M!LO=uC88sImyvVCPc=@;~BfWM|J6mTWSk6j>HzWUTAB7
ztfQ}9eo^Tq*P-A$(#7ZJb-cPisVQ{zlD#)_UD7PedM4>cGh8@+G%@Gumi6}oqq<Dh
z*|Yul)_p2Ezc=Od*{^S=`>CHh<@IUbPq(nSR;?vg8=pQ+Ty1u0Qqa86$Hw4+xMd5g
zK;^|8Yn8ypvgdF1gtr~*75H_bjN!@Kx`?RNYp*sPmAJ{CoFX67$MuQ-Uu@g<c}hGF
z?{<3ZoOWn&{=A<z_FiaRa-lNFZR`B4-IsqqJMrk%jT5DvK65#p4n8gDHoKScC2)(}
zmyHe@bM9HYhs}vAW=r;R6~8s@Mc;Rhg6d;8vc=ODH*Vf`D$PKGgL^eEciFEmndi4{
zpCKrGxxy}R^G%<Wl(iG%7O=cJ7!VYsw6g4G#_eso{B}PUczAm&8yg49+1Jfkvqnct
ztEv00zK+*{#_u1v>PtU#Pu}z*!_xA0m&Y4<*NAN4TzB;gQ&Jwgwx705UMCpl^eB7(
zwof|T=XQDSZkF8dX7KPY<Gdv=*u~~7`Qmc<aMx9XcWb#_E-lC~y8e9gt9P=!vo3RX
z<a+(K4R*G@{?#Mw^Rb(o*GeXrp5veH{psnf1K%%xkN(5DVS|9~$%mS9PfH#?6i>NZ
zBWap*?w{g{k1di}tr6{~{R%@1Is?z{^00FG`n4u*=EsTm9m1B>ACa%xt()$=C9$OM
z)%kx-yz@Thp8MA*5G!H+ZH1{5&y$~udv%nPeb)X+IK((dkA3G<^&7QSruK6G8-!-A
z=TKzolq@x5YTj$7&l~V8`vLErV-~e70<lY{urr&gwMek;VV}b6+tqt<`T15mt%{(C
z)5m`0%NC}+b#-$yDt{NVCM<h#>g7w9B6eN*9+dSpYTA<P^VLt!HrkeGwA1;%tcEnh
zOWt-@W{b#(j+0yX7^dsZQGKc0^y>7w$nKL*_L<%0YA?3hTbSI^oO*MHPhR&YF2VDY
zz8vhmQn2_%ctX+6_4jw}nJ81%W*WrY7inZLvy3@F<Mt+%z2S>X=lF@MT`r$@UfWn-
zbxFW|2VV1=-<)Uoyu1Bv%35ykOV;K=%%`;1%<$Q|lVREtcJbZ&Piz&Qd@`4FUfRpE
zlfGPWdp$=_<9Nz1R)&TAiJnygoz4wfsmf}XGxz@$kFPQO`}=$ThINZHO5WV4+1;~k
z<JtN)R;6PVQq6WetIz6ocx!%j{CBNVnCS}xAEWTnDPL_j<bS>ur?xczjk@MiZ;p*T
zD+1-?gq=)gEmc!ea+(}paO-pbwig$=ub8*!-n2K9`WE2jx#QmNo2iSBy!v0uu5@dL
z$LtO3=AGAOve_M$R-=-A$j41m*n{`ATUDvuUb&5jcdoww`q0BohUJGtja;JtTNTaz
z5S8DSytLZ(_VK;jlzlbTn3kX5l5$<Gy7Pa4UryBFw(>ZkxB61b=Jg-+zgIuo5V&Oh
z|EFiHGFq-UieLJ-Xrs*Eqkr!eKKOlf(cjj^slR^3+oqoR=vg9Tc&_}86z|^U=O)<O
z|8HUNxc@=hS5+-!ew1+BDlOZ)?{}9(&MGfdZs!+oTcR>y(w+7DCiPuf#yxS@jT^6i
z&Nwn_=F8$U)22SHTz~E8(ZJB>KW;iCn<Zzw{dQ+tTH3SLl2;|yeuo4G1_pBSg)#&N
z23o$?=(>2^+DZPNal)M&Z5<wSpZd+2zL#hE;-*WJ<4^36D|Sser4v~3<*XQQ^V6a!
z!4+>}Mb^&za4op=?Y|`(Leow>`cnUU3U{x(XVU)bEFPP-|Mj%WZM8dYx{G5;iT^g`
zTlX}$`t~Wt_8HA`{(W(_jdA4iy))LV-R^N-Rm9i#=M9q{x5ekv-?!Slf4l2x){6@Z
znbjtH&hSyYwKe;>X8D^NhL<kQdM>y*_qG`upG?QiH++ptuD^bHZLRd(U8TYg#4@Mp
z$Llp`#(Vt_WvZPqO)q?xx&>eN<i*~1ySv!M=S=DRd-tBYZQ9a~$J#|r`@U~c>rKBM
z_AHLSFe+PIKTBwtIVWRs+*@rcpA!8NF*&{DRDngVwO@V*vsc}{B9^^!ZoK?G<?I%z
zxz}%;^>kATa@IJxB6302k8j+j85Jc})`Cd^FD8gMwX1y3cdVQ`x&Hs0t7|r@xm@FN
zZ%r*brS&(t`?`D061k(Ng-rJ@Npnn-2rt`n{(Xv_^$+uzVS7%mpF3rP9*3d_SLW%`
zxScNF#Mc~umsPV-TH)4|C!gQX7Cqp+W`$O}mOHE4T5FY<H7mEqOWyRj(Z1_=Y1hHc
z6<5s`sW(qnD++!7d*}b>f(IUEI`ZzDR-?Hz{*0z(>N)`>=@pV6Vjj$@x)s52Wrp1M
zOt0s9)7Q86I|_%W%v^Ahn>%ms@=BX;H<Ep|;;(1LExwr8!})1a24BT1?PW_Ayvp?I
zTd0xe=$pag_+8Z`+NL(sDcImxNyZX3jhTmn-7}n<-+5pB)3a!YZQ+(gS%YIHdT%(I
zmwt=NI^6u~^vjY(8e11Fx7#G`R{TK5+3v-stn=RT!Xfcyv6@{$*(QQt%Gda=etTL#
zKE!sduC#06^QM4V1@@e8-!;U^WM5yG`u5h=gT32lN|+w}+s4-IASAm^+4}z9>W4);
z&+KsiY}&r<z~P2?AN7Y}vU?84U)`RyZ%!2BlGv~D%}0(LS#b4A)v+r!yLY+pr&LXE
z|8q*;!lHliQR_e7)Z0rPl{|SePk+5D|NYJV+57q0wJrL$@8Z0=nb~G{k=CU`PxY>X
z{q{%Nwy5nbk>9xN+8N1R9vPyx>vML;zB?U%{=kusbzd33NGV$_{Z<*Dxjxom{f6t$
zDvdJEaOqCysrsN>ep-0;wT{QH>(ZVY^LKx`Y$>6<=tb>SpPBpqP2c=$9q)u2i`Tm|
zXxh!>bBOetw*3B!ZH@Kmi}!q+o@O4)av?M8|HZjyPn-^yZ(H)}ewLzvifZE7yebK+
zg@yO+FTMQY{qNnUS<P3bSkLB|+t;#solw`ohRu8CG)>j!2al|DoqEp>$=ByOqIiGU
zFEmw4(6#PRT*G})HgB;_HD{`0R5<rS)lF7n^)9osJ2HxU(~T0kBzqLsa9`WxtZSCE
zeC>ocx!ZRiF8o>>dZc7m`-^Yo9gn`$SF42!YF@us^?;p;B{DjX^M&H0Euw`<Z(U|q
zebh?ic<r^C@qK5o^!nUuENdUU*k53&RS@NOa#C>o!xdKM8`muSc=YPAQ>toelV-e-
z7Roq1O?OSq&P_KbU+wDRdUk%kzW&Z9LKpW|mz$KT*%cNRf)2WW^!NMy=`+u6;CNjW
zYP2ihyK;!vj(685GTk}k!8>=k+G76O?*xsdlz%>oIA2>`wZ8gMT+N<q-l}W1c5X-!
zPF>!#dCO%95w(5x0VVtGSQ`#Gr`8yLGmi|tvE>8Py)9B=$_zXYt<u)WiWY3Lf4SK4
zP*B3-tv6I1YwO+i9-6XnU!rMWTIi=M%QHV!lzm>qRr_wM!ldfz$E%9xx4lx**!FCq
zz@$SRX8&F%+AlfJ{)cq}JKLZ6@yAoQIsM!EdESEeuXkPB-Nhkebj-S>qdTpFle6(~
zYI5$g>oVH+d>d7{dlxM&zQUmAxsz}2F^?^V6Yam%_4V&qwesxx><2g07O1WCxDL9U
z`l89j?iGq}^qARHD;(Ec{I*2ukeBPznB?NEIUG6yB2$0aNXO2JT=9bO>znudS9s!>
z?q3bgvwXnP6t}hXs^<~eRs9WK+co4~+}vvPcyR;M31;SdUvGzJX+Ma!e#cp+vE!A^
z?pJNwKfU=b^dt6CtDoVA>xtd2TMQ?@@7sHNQ}Vy$kIUXwFD<XO+h*^yr9&~~`o~~S
zf3IaGzeQ%>tLJUtUbkCx?n(P2Z*Ly3zFBp)Y2ODS#n;v6ztv3_ILl$1zA>b7N=sIM
zx7f~kPpiK#^7nC(m-hbh;^I4(SH2>SGO2lo4HsTr#LIvDcDIZ8+ouOZHt&BXbyd`5
z&w6j+qSh-5I5`#nty<lpsL7dLX=%wV=Hc$?d0K0$76_!bfcwdFj9DyR?+bD(-!XSX
z*z|`*Qzm}AT_JhBwyz_r+;}b98FBaN-zWJ+KQ>G~+xhr{lyITtsaluG7j8Vv@Lk*C
zF<14|H@kN)qb|-eRKL;|GVPM9>%H^6-;#UY_{MzS-!-YHf9ci|`>0^;Go9~l9R8-Y
zoxLHTMCHrB<sC0e^n<KU*ncq3+&<^f90RuLi|3qb>Yev(&Nm?~ZnH^yAN$>`da&Qs
zWp?(4C+n9!c(Gqf);snSzm2wR=+~C+NfrhEJ7#YYk~y(y^STKP?_}ieN%Xp%x65DO
zzw2q%iIXQ4jg2SE*;ZAY((Y=yTbH)+Yj<~d<erL+f8OnW@8RpawDk40Ma9q0$!&BE
z6#4b#rLvK+vGlx`8kh37Ua|f&RnNsass8_qyj=pkvFq~=zvJ&Sx4Nbmu3By5#qe#<
zdp^SnTUR!$Qj$KVVau`O$NRlU%FXk>b)HzlebwmM)_qA|7gwjG&Z}ORnwR>hOTWG2
z$-{T0kH3WO)S0<2Fig}m{!fOPX`bKLfYjoTkGIuWZRcC4mRVWRG40T$XZ8OpRkuEu
zlwGELYR%#mHaougiQk;yp}A`6<SQNTQl`l(ZvVux+JD#OFrMt%o&8rclS6KK-<<GO
zSN=`4)3cBz?6K<)OnREEc>C0yiDy17wo6^)>nUNfb)}_W_%C&~b<(d?0))PJxog(P
zKA->KPsT^Scdwquy?7~P%kkiwLi>ECDUAPf7Myu}g-gM<MW8U~)Gos?y~SmUM*I~<
zC;l;B$SSQbw#t=bd|HyKa`M@OL-$#o<6K1o?j*fkxnhNhUs|DtA!qM&?rB2RCZXGI
zm5aDuoWfMUFthmSyaRWy-d1iAkb3$5&*yW!TeJ?mmt_b#Wu$n7;ZB@_`+|=QexjnH
zR_&Mn?Fw5g%%GWg*CK4s>>BT7&u^M8xtcQnxoc_s*KLuR`l+?og6wX5X4yGa^6RwK
z-us?T`7Igz_two@cP27<PxGI-<U*O<p%X7pP2OTwzGU@p%fm~)Z8u!`H@EKn+U7}W
z8?t7J=;!Q={5RvDV%YMd#eVlXFP;5$>$}nF#aCDZ)93sSS$x&#L7RQ$Ax}=%!~?zM
zC(g*uKELJVf)h8lU*0Tx`P|z`fqPmvg`cg|u-y<|T<G?;I>TkPneV&p8+PnD6ByNH
zW;5r*zrQPQZ0C<I<+ELQQK0go>!PIpb(yER_4cImivIq7dXn$#4Abms0#>pggO_!j
z;kTQxuId?g<Ax<mPk!Lm6JQW*X76swdaSwdvY=f;14F^hoRGOC`=u>cAHM%eN%`Uo
zAB)w8%db`}-m$89wh60qlG4ZEWgNLFD%a-7d=k?yYyX_3_|VtY)zx)rY5=Q%sOZ$<
zc7^NJ53dPaYi+rw&(Uxvmfx#7m2Kzl|4N4^9pheW*tvxJp3rhLzx*#x4HsGctbDoh
zXiDDBi@|p5UgtcjJ}W$NrSZwz;k(n8@#lKKI;w3uS?lGRr2k35k9YEjFh5+oT<Bia
zs`D*pGW8YzKd|9U=y~Dmv%LE5)7EJ_-WA)VuI?(IxNXz=c>AL-<pqVzyH;#7pLpRp
zYhdJ#$SAJp5~HciEy69LrAw!0S7&5sur(i4?+M*9-E`{Fq=^h>vwJ5^5>isSBYb|z
z5|ysilLge&)T++y-`DauGc$8d)K)J!>$0BA%gZ<${{8(udFITMeX{?qbsoI1KHi>B
z-p<F>l{IYj)Whxk#XmkI{yeR}AGEX{R7EoQEIU?gwcF`!WP^I0gG&~Nrt%|(@)fJ%
z<?cNFJXejkQ*3X3nfvM&hT5)g{yo@nzkJ>W{Yn4IOOFVwT>f=K#>KjtN$&G*{XJOd
z_wQMpaA8zz&a85ez8~)Tj2Aw)g(%%_?}~jdH+@=-_QzVKm(}jog7?%~O#OEqj@`1;
zqEC~%y=&GV#nk0GbACMC@}@ev+W&u_mU?u&t<aUNU($}s-hS%;{oR+_^-s+YyUgys
zd;Q7lm9L+6#%HS^4C?TCwY_cWp;u3K>i3`S2+)<czu~Ro@~X4{%I7n@vPW#+%S_S>
zzx=$v`ts?On|2z!5*1-Ic2n)DudTkce&K3;p9jn5w%R@NsGK@ESXJ_8uF|bzj4^j#
z)@?M*o_S~b{&}@OU#lKibh_Ae$-;*z8~WGI)!-M&Iifk&F41z9)6&H~&8@Rv${C9^
zc)raSjxMVEV%fiOrFq3R?_5?HU9NxiZl|IIkF4ola^~6m^M|bCJ1;+-5_GD~w`g|5
zluru;9tm7v-M;j*%7epJNB0~)T65#dKXx98uPxu7e{J{i$+xg|oP49;2Dnz56CL(;
z!WTXn(Up;JYy?@aM9t%F^!EB$7ko>=NuptPgTbBm(aw##HXc}3kz0Q+pgQQ(+yk+`
zl7}C@i7mEL|JupCW7X%{HD_baEIg!ZvpI3s?!%}3gwnn8HuN69?w3}7kS#`!UG!{C
z+0=;7mSKCk`6j-T2@}5kH}H+!-`VFkXZyV3o%j9lo>Rhew5)xyD!!|IFJ1J7VeTS5
zh6TYP_I%>G#rf{no}Jg)EVI60MZmc;tJxd=8RsW|)jt1VOXN$NG^2}}Z!N`{JZ|M{
zTW(8R`n-6(cDhGH*<t;{>Rn!*KVQo5t&8xwUO2t_l%*`+x0=s8pGR%qZLmYe{$7M=
zZrQ{0_NPG$92Q-_{OZ|k*VHJfOL@nq%<4Lpv+UD`{Hk>m`eZXpFZ<ekUV8a{-Rtji
zY1Xx~nnG8nylLTdk`{El^W>yb`Nc&G;{Rw}zO=%}TX~5y`=Q_8-NnV#-z@h}&bof?
zF=No4vbF9ZD{t(NpH=-uz-hH=<~1GDFTVm|YXK5H{oTcdn>CNV)s5YjA3u3ruc774
zBiZXk7g;&(-EzBgu0<e2#+he|2Pz&MS2JA&nwBgIgO)aJmrwfTFK61jlldq6yoq}5
ztgXlI6;IzNT3B@Ws*%YzB?gnWh&f^34^>va^IEd`()r5=gEquPb#D)z_IL03e~Wth
z7vA!XUfjJ%>Am=;Z#Iv<2kHLh{lgp-x@U5asc?$N83B{F3dLByH=^#Tg~!ydJo&yM
z+KBlZ<AV*m#D%m!U!S=Bx!}t$UH)@6Ki13CzS}RrRaMO1B<S#Fs=96MPMN1)#YNs6
z&~50+U2}HN9vdAoZnepru7NX5GAI3bIz4{L*|f#c+w+zzyQUW6>+k<PN8Ylig^~GA
z_MO9Ryuy-_l9y793J<c1SDccut=e*s^X$LBzi)0z<z{B*V@Y^)q*F;<-961*S*_sv
zySqnkY)rnnEmyjoPj=GIojWaL_=JRoJv~;KO52vc3VD2JdSKpE0sTAOTfWSg*%ff7
zc$c!b@y(y>@~fH`-%mRkXTD9;NpML|hx(#i4b_+X#GcElsa;G=nlwN4@w%VKBY!@B
zYnOcM%OS<2s<z9Y*}iY}my`4U^dVyZF4Hgjwyyo)H&1R_&Z9^Bzkbn-4^2saz1n@&
z8l4;3GB=nd&Rf6T`cO3IDc`EDY*yB}XSa$;aJu{m{jzAup@Wm>%S_F`d($^V<lupG
zf`2lTHdPeQ++T1}BGgPge(m|xV;<XG@1F@=%fWxKYyGvSC!30_=SH^{-0g5NTv5#O
znoq?0)t}#M&j0v&IlJn9iM+%69fE)U9(sS&{r7(@e$l*xl26{dF5RoMU_n50*hS%V
zuXURxR6V$I`&}jlKiqcX&!Y>Ui{5Qm&wAj)wcsDY^Tm&byT?s5Ti$A@X}ojg^UL#Y
zb@T0gVr<u}#<KTVgXinn%MavAYH!@VCSq>h>*LwGZ4a@2OpciLjnBPnTVSI8!r+j4
z|EAK0z01u)Rm*a1Ru&0IHd)8n9njgsBB1CZ^X@3~`%URb*iZWzZ}eA5dpomR>}j8e
zU4&Rn(1XpbQzmtFJ+O(I6Zi4r+OX_^uR3ujbLaY{U#P8Yf4nh5$MNcCvD>pRO*cRL
z@^s#I_R!;z>icS3U0oM<F3G;N{$Sc>)~n%njn4k;YkqtBw{_Xh7{~8VGZsxP@&5F7
zR!v%;hswPv#m91Qrf}rf2LI15-Qc0Q)~Q2&<yqMx<v1pft?uq;x%LZ3lpULUE%E5L
z{CzJ>R(_9Va@;;c@z3K&qBR@7d)`T^dGLPqJKLO%(*xy>Y(8y$e@au(-#0~pkDvZ{
zy72ka#m)A@42y%)3wC{45;5!BvJwyL$G7jD*&3T({i?q5MWyD%Cn3u|f5=b%JMU-g
zV)i2M^ZU6QoLi%3?Eh{!GjNxD!`Yknt63(jlzlHOy?Ot1sfABB@zsBub7SJ8wZ9Ew
z1em_$z4*oIoZ%x=AGOi>mhRLR^TV^1BE0<O3LH28qqW+r%W~hh^o?&Pm)j_A_!VQ@
z9k%z*bD7)wjAQlpHZ|MVF(0_Z{$JtA=l3VRiT5ouQJ*~Zyp4*Ve3|~M>|Qmt`%*O$
z=cG>gJi97t9Ts0*by7&uG;7L*wszrLJ2yYC2u)KvXLMhtO=>cyudK4N>w5k>|JKDy
z+}?8V&SrH*S!*H75{;wMW-PY*_T=xIcyY0N_lA3W4VNydIKs31sME(;rkhHBm-*j3
zwZ()heC?!(;;||vfq^d;t+H)hvLxqyTvy%St)AE2r6oOke=sKGJTCU%ve4}O%&xAk
zu2Yq6EYiDUU0q$D`dDs=P}w<0hMj3Y<9zoh{$DN`y}ZYREq1;udRb(qukILpVYc<8
zl7rE_>sEz`zE>#!e%SGEgZGZShxe8r5_PRqpYe&AjVIyK5>MW5^)D_cis?i=cxkVt
z)pa|6f2;)0yVmmj(?t!34msVc`<)xPS->Rm5Q|~P1nV;gca^@5*qSw!<wDlhJ4L5;
zl~&#o-MeB%$M<{H{#E)H81B^n|EpwUBhyg-|M&e%(LIba43pbl+}N1h{Jiqj70rKt
z-`Af$CRRAd@A-!b=~ey$C)631{VkZ-@lJ;Az$yFu>BsB7#5e4GbXrkq<Nn*9axQ;v
ze{!z;lElxN{EJVu;!mGm<)kfI8OFswy|Cb*=FF`t|4qn`UA}eU{kd;lUoYI4!IP(Y
zF)Hi%5&g<HzhAW2{P9)0q$>H<DgR<+)?u-E*My|y<2I~18pohkZ{x8=?pc|^ue@t%
zm07X9+xtr_E|f)8)qjdvGAA^6UwX9h=l5?F8Mscp@u^uA_GM>gPWHPQGjtBfwpD&>
zcYpHgZmZqjyOx@fcPx(CE|1w|*uTH_;rrC&3z~cC+`}&}kBw+fp8x5M-^|ztQ#FLm
z-20`C9vv(D%(ecd)ot|++g*b4wAIdNZ#kx%eeCpF%hQZMK5fbo%q?k;*!_Nb_mg{n
zehD*f?|yN#`f(ZiAN$osAqGFQH$R{A?#1U#p!NmtyyMT_$b;4^*mcM7^UXQ`qip+?
z=;xQ2&wqM&Z#lyc=l7K{m!CeYIz27ob7jH5t@HPlKVLPImv2cYhho)3zePdCy1%?N
zw};FB);3sP^<Qwo>NT?^mI|`*NR%E*TA3v*9sT=;<URGSotOO=2hWn9cU!Ob%ul6h
zrMu77JPdJlUHY=bllSpe`>=#dQ%vJ_$i-w-K0Tf?ZOuASBVDoGtG8^~^5en5y@tNI
z{v3stTb*)6Cul7_v)b;PWI^oLjqjICnLOL}L)8qs?aTjNI=yboouY#=u2(v%qVn{Q
zt?B+!Q<wBMHRn{>a)n5PpHtKee=_gyN$~$CrBG0@hHqkRWqM44|6!wO#o*~jDzxra
zADsPY6JNQB#j~sG`=8wGz3z3>A*!>n^Ks?7Me-~==9l)bof|Q`_`JaB|Gl@h7p=Pg
zaIbTIqxF<0lV9u2pK~EM+n&Y$dhTw+dAa#QeA%L1VW)#7zcn=9*_^@{f46cjLxypJ
z#CE;N=izxrH}iLY&EKi)#5bdqee(S3%j?e^zaFo3DQta4flchO*mI%zHELfK7tX5{
zWnErb|H^fd!rFf|?OkD~r-a*0*}ME)#)iKPB2#yG?E5{ra(2T!jz&d0Io}G4OL@nq
z&F|m5=USJGv|!+RgEt!5%!(Ig-F1`f>*7lJy2l~IB;)X%_t`;SGODVKw=+17W*nI?
zp&`lO!HN|JrcHi4U1BfW!mEqA``o1E`c5YujEi`|*)F;w*0;1HuG+KHzfZt*y}PiG
z0(;Mta~+M$?rpph8>GuE0>CqnpL<?0f_CPddr`LZ%)RX%dpegqoVw?8!`hPdTcZ6;
zcf7cNq;z}Q<D#&nm1Pgt^H;kbz9$m*#*U#|#P#BXZJXX*h-h6Kz5P*v#gh&}WtWtc
zCFc!SUp=)g_x6vieXSvZfr9gEK6TEqsodn@;qhVS9~t|)IZM5#pGqjIvXJ51_v@AR
z&*S$00ws9Z7A;yd!>V-Ek3XN!rv|h9etUbnx5Jj~>*w_IJyTOvZ*R*@etT<cZ<qW5
zet-MFU)rY6kE}SsR?oIb%rD~d3x{bw_g{oRyWU=YI$r*s>=(-`PahnbEE7`^#O0dM
zb4^)RPu{;<s;;tN`=6%=pMAe9GwtpM%Lk?tH9pHv4^ON4exNOVZb!DGiB?_R7OlzL
zRxO4*yjh$M1Yh4OZvH&vlyK$2<1K6(ZpGgD`pmKN@r<w-Q=2%KnYELjJrjxindiN)
zex2aK;QRg)u3e1pIR0I9O?_tCc6Hb1FBq@3x48c~vC<>G_}lj-)8FJ?+A-^J^zL`l
zGgYl;Tzt!U@z$M_&m$5;`Ql~kZl3?WSkpt(Q~Q={UMd@>;>yy#oj2xuR?c5HGk5Ep
zX<t`so^|os>CUl{X~&kT>p2gk6kRL|mWN-QK3l8q%JE&Xu4lF#{cxj%edDoZM|IdO
zayy^zY_-}Z8*r3gbn54$3ww;-RjE(ex%rT%S-RQIx|O!G!uOeezC2Cr>!T>PD=lA*
znZ7gjb1GT|y_RJ9kmOw!b$EL5w_9#DqQ6gG{G_`%?duHZ>oX3@87^@9v!b$0Ry*^D
z?LyTamH4}L%WYz|OntrER&SEi?cXxixt2!{Iscy$FaKAZw^P11FzM{`g;y6pjc5Ba
z|Am<G5%)hgX7BGaFT1n%-`b70_g6oW$o6%6$M$H}-J6vT*#<&Fvfee<<G#$TTl~hZ
za#nobz6&!f{%y!v{O9RU^`m|Ib_e2KK0T_+lKYE4^-S{TlvfYBXWiM){cP`)o~Jve
z_$wco?$K##E?&g^T$aae#|H7=)d^n9FK><)7j}MC``z?aTzKUhiRIJvzTUA}w@OP#
z^5D}|6ZzP;?XhV(8U1M0szv+usOZh+oqpDS|GWuBbvGIqUpGnhfa_jM$FJZCx8*qz
z8a@v{Xd8T}>3_Ok&U0q4(Vp+7MfwMV{cW%MFTS{jk!gk&tD2S7EGfYwNgF3jpZ;8&
zZOJ|>z3JVD4mo*w|4sIIU1GK6s@`M1_QU!QcgC&%E~vL^)v6k`$8L)+DsPHd8#cc{
z`(DP@sHCJMgPA@anwt9h%QtK=xY1d=?QWj@mp7Zwr!oC;uBlw<q9gn+hV}o)FMAZH
zddl-=+0=QP?zHZj^~6-^VM9aW=BHbP8Wj0+c13zUW6lt9?6_Dfxzsx-?rF9EOB1HW
z3%?oNextW0E^!-=73<z}dl?eScdXcCx<_vvhli(upzyN8s*3Axc%|*z|8>8>o-H4j
z9^_{_Ggo_x>D`}fGh|YI7Hr)qT-7VM`?OcuO+l{Je{AcWN(D8pdd6zMP37eh>bfAX
zikrW}$IEl4Z9&JfBNxh4T9z&1;Qcvu<{T~SmMKOLzDEc%t+vZKr{&MFMk>i?ZHJkf
z(6atx?>0?}+th!lD=G7?VD;Bq;zi=uZ{LtqXp!Kqn7#L2kM)<UrdQ{GE{qNezqa<a
zM5B#E)`bj~#q7rl3iWk2KJ+`(`?Y(^(om~Ur?>pscKh6_v#ciS=Dl5Ar*0-z%-1-^
zXD~_Np~9IA_m$62hUHxiiddKWw@&@ExmeQHpZm|x>15|<5O`#^;Mn79Y%!cReb(w6
z2g)>4xzm(ZUH%`lFh(ZHZk@NTf2YBbNix@1n~$|z%~V|dN5eJrANTdMRb`y@R~Icz
z57#bcf8=yaLEuTWk!5I^MZ!*p4AHsjQx+diJs#wL<9f@45TUd0WO8mkJ$_=f&BWD(
zMj1c1eo{FwN9UN<r1t^`r5mHXx^2b&FY8#*kSbF)+r1>fB#I}k{(NxtRMz&Zdpp)$
zl)f<gPyErfqEC0oY(2m5*R3p$_PcKP4(<&Rd$!nkR!8Q2$>Ny9a_@LIObYXv#mv|6
z`17;9?00V6Io9NwY$SMXx&Pv)Z(LnNWLDjO{nVz&BVw)d?Q=61t8oMe1_u6=g>A%@
z<#wIJDCV`}2PmnFaz=8++^n7T#Z%3w{N0`IMpu@J0)Ol0G#{8^S^VtBnG4T5_180f
zT-b1->eb)l7s`B?n$ycUqZl-;qRw?$Z)5*`X@g_qYPm_5YeJeF`Ezy!d&E8b{-RN<
zLh<XBPWSzPie{y|zPZ%zy5jPQ_5-2M^AjAEIDhTV3EDi>YWZV_FK<`>pJ@C)XG^^E
zR&kHo%C2{lg7#gUQzk9s0NVfX>Jk%E2jdOD+<pA{Dh7UDJ74)6yCLEHu9MSznZ>ru
zU@z%D)>|=59rF9lS(bS2NV;mW^M3XJJ34yoc8q5lvsZ;|UJ`VEP5qH;ZTYwC%h%Z*
zNvQDN)hiOhq>!-t^2<559)3LTKkxlU(Bi%oKNdmuDYwSgi{9E1ljroXZo%!Ja_8%L
zC)p_eIFR}LXWaGE4Id-rs^4t1Xg>Hsqk#Fs8qR<9hU&3;*Kc<%+GCY|Zcf9sXZ6C}
z!CNinPdSmvbkXGUp8s`x%<J6(ztnF(d7Ek0W&WM%!R0HTuJ=%T%qLj%Pr#z}iMZww
z<JoaiThs~!6_3@NoEl^h?eXjMuEwkN`CBFkDCtH`e;o26ExfVt*sSSAeOp~-^D4G@
zuw7%+EalT>S(h2aW1}C!=;G?SRCCTs1}24;7rblOlwQmHnmy%RP15rwZu#!ntG(Cl
zh!;-g%-*Pe{eAo&3r&^xnqhHqb<JxyLLPML+<L*{|0v0->A<=f|99t<AGDvJcXaxs
z1NXmfd_HfsPD_Q1Ci~UdA0F5D^JqSOt+)ASZ(sTSyMI`cL6bgO>AaAs&G&C2b#6Ug
zU_0r+zNcEfN(Yo4r1UqxN%Siy{IuME{<@d9wr0P7)q4E%Zh_i)fg(!}JuHx^e>O9n
zk0ttf>Br`SPL=YV+Mb90|9X|x$#zL@()A^*(F@Nz?{?<h)@A49%(SlfwV+Z!jKjK;
z4(8eaOjrCn^SM-FZ@`wYIVDA%_se+-f1kW?ZIh3@cJ8bNhwolpz_Ij9=H%)%smrJ5
z)ViC^+p(N=<v-mj&hj6tg%a#Olxr@nZ+NS~8O9)KUuX08*Vo6B{p}t;IT>~MY`a_)
z$6UX50VYjV>#{cw+U4sq-W7m$I~$qbuQBH2<kX4XHRbQ`yT|^YJbCiWEYt1}9}4{D
z*_^C?zqei2;Z9wKBqNIh$3@xi?{B&u@O<E^`LsIyQd+U(M~@`^>8DE#t#1153XobK
z*nPocx6mt%ps1<yLwe4o{TG{`+u}5{VB*GCQhZ)b(GPY!*J$%#-fJo~DQ42I$FBeK
zC%hMtsof^(Sgkjw=HJh-u<5HeKeN|a@8$idXy++YCz<@;FBY?({~iI#I3ZGQqTn0^
z=KRyn^kH~;XQ#3Gy$a>7MGG{z-tYf!*S;sIYyX!^-Z^)7O<l7_r$qqNjQjHCOR-6n
zsOZ#X7q;ie=k0o_mSZM;zwWng_O&&RtFL~#<gGt(=FF4N&d!!J&y!JARXsD?Tt7it
zR~5A44V;fw{Hgo#_vnK#&~g?qwq#F9P2HG&UT)vtZ_)FrUaf3MHOs$u=Hg=a^B+%y
zgoMm$a$EfH)#~+WUteAQ^7{Ju&Gm;`I77n1KK0lCVQ%Q?;5gPJ*?co+*&dq$qg+t)
z7KEq%*PHc(X*Fn^5R5<FcdD$k<QCIe@qNeTm!Lyb{ygNbPk3;k@p(atmX?-p;;|md
z9Wi?Q{{70H|5sB}Q^vkdra?1!nL*YS4J~bLN%OorKP8rd+5{kcs?q@|{6d&Eq@S1T
z>gwv~?0ooac7EEkGc%u8duVBCm1bOC##{UQ+tbJW_TQ|RUCc0$;IaAh;V_T9-5h@V
zKLWGQwk=w5IRWHi&=%eQqE`eWz_|uYF#dS4xZmbBzs&~*kQtNx?JWD1g8~Crp6-z}
z*3j2i*VOF1wl-Q=NXTh>-d&5zOLNcf3|{V+k`6v<BhGc||Nqx#MqjR072pu?%3um&
zbrBR5{IYsQwqtB~`1N(W#jf;56vn<jfA6){1}>#VOkE)__qGUew0w!npa1#yV>R>d
zlV(3rb15i){?*3j{Mnht>2}8DJBpv}v0vJ7=8Vs)*ROYeJSMHFt805UEIR`V=4hEP
zx;VqYVqP6F?p3Si<r$lpnD`xdS@NjBVunSb5<}Ob3%kqni;9ai_4Jnc&$l}>)0jOp
zRMI$&$8Y)M*xhAw(^i|BK!Km=EQUo3q2S|erIrqcV~_pz@AC4BES%-bq@beGayx&&
ztfs0HN7|Vgj<K<_`g^|!2?`3vR6d=0BgZT$IoZ?O`|;=V_V#zxvNJN~9I*fY(|`W{
z`4x{ir|Cu?dv$d+Cl^=Jj}H%R{{46iO6LFm{@z^wzwXqjQ+|`To)vUTVQ6lM4LWsq
z`E5B~2<ZK92KMLUEt|{t88AI(c&^~-cCcVq?yr95qm2spmu_-e{vr6k<fVI2-*0YC
zpB)-%>mN9U(?RIg=L2j{m`*o@&YU@O?XJrI&N^I^BlKAe*;1JP<f{u$PY8U#apJxF
z1Y@&pSL>h1N+&OI+#8{BDnNyE`5`y^DcqXntGhO3JmyY+w(aWAJv$f4a|H{2VRiCv
ztbOaQ6mzxBA~N0Q$VwJZ&D-_ytGc+`gI=vNtb4wqc;AkHS2w+yZ0gNXsQ1CLV&7{a
z#UnnNPx;lYznxsPO3T#L^hS=Em$$c|Q^mHIC00sGN*iv!jaVD@?99x^o+}qGT=?<#
z(+dlo=lx$T*4_GiUUlEg%gcp@gbw}s`g*2y`Mb<*7kUK_aqMA_d4Bbq{)7G?ujq7{
z<SVwE&u1=*Dd(EJ*_<uhqy5d5WKp&BR-wex;%(QSPhZX}s$IY{b^fA~HS^4!cSXIn
z+ue|G^=NBXpP>WOr}{s4odcG7@o6>X8&5uwwYvJ-9Lv2eQ!cj%)J`z^6f)ySwF^fg
zV^NIW^-J^mZ9Zu$_;2@>0)c;mL0S7RN=ZpA@3;MYB-QD|o|bpZZ%_L##`47D<b9)c
z6XJi~o;P!5<=jOY=NV%CHfH|Ud=nP>_1(?Q>FYDLxhl*{eRr4XX&~dp<p;Ojw-vh9
z`1)M?lhE6KcgzyL#U*Eyo?X1+Q(WhZ3r=V98-#xxNWEmgqw?H_Rl?@;esA><)r(_W
zHoxlftxlIMcQp&HNHt$B)cEuD>iKE+E?+ck5om5GJ<xf7JFA7a*UqmgIXT@A539><
zj#v|$oZP$rX`+dV$v^K65i(h&rKPE1*WS&z|0}|&qrc(x-<)4QUX^p_e`}DeOuzGC
zLC9;S+UvKboU1ircvQas#BT8&<v)3LzB$6nbmac$pWRF|9p0=oe{0|5s&QxXOpkM&
z(na&??F6U4cGY}3)lQCCieYx^l=8Cr9}jt#-xdI+>E34<OdV})$1;=8?>{Q+A!mEH
z?9X+jN~_0QKWCI*esgnkJli`fU$MXH4}(I#uDiK8egDlH2GM^O@h^H3FQoVV-3%M8
zwjYjy^Y(wQFO~6*EM`BMmwsG$?mZC;h1f~El%%(^ifQ#<Nz~0hyfVn))QpH-zCG$H
z7gb{TrtY#?ZL@FNls#Wl?d;MOIn#p9cd9R{=1@GDmZ-Zucy6#hf8Ff<rC*-R@tS<D
zN9|$HwYh)4owH5b8fv+|(&Jpjg&SqpnzIkjDf_F$DeQNu;XVgrq~FUu37=0V_nU6>
zouz%wCDBlzT*{Zb$4|_DPoZ2-)c@1UPZwKnS}%~qY_RCz`Jw}^m%rX&<e3`uFRj(|
zmXL!RZ_lGS#%GSWdK@})PVD%~jjuFU3jNu0_SCP~{oQY3rKF^Id0xpL{HfgJ*%QQR
zygMN3hv}NlFEv&NMr^))@YLGW9WiI`H~WLmS+S7+(AQ+m@#WjE>RD4h-R|qL{k89h
zb`yK(KW`T667}Td)qnoE3W)Bg|H<>yEBUbKg3}rglvS?JaohbbSfg}h%pVu7c}M>!
z``cb+-&?17;j785ufN^AW@{bcwUw`W@m(-&8K_`<=qT&}Dq*>IKkJSbsd!y-`{Vt-
zDSuKAh<?&-ICJLAe$B2=G10$|96Od|vP+y>TU&eO`t{#)F25{MQ87u?(bCb$2@|nU
zQ)`<tMdVABZP@Cmi{1N!qN8s=Gn_nWl7Uq3jkjf|PMxwzmgZr5^oS|Ce%<QTi&w2W
z*%==w^61f{j-DPB3yT|@_byqYG9l@hR)J?)+OwpF=STL0JKiZwS}wiKPlz+!rSe}~
z;eWoJACEGhWt;u!;mo85ym$Y~dF)bg4;R_|XuWmn$G%f(x08Rh8GhY7QK>Lu%KW_x
z|2Xi@@B8B!r7io#!hWKp_c@_M=eZ{AJ$AC(*!&bT_vb(J3mHH+`AXQXj$d7S@8#dU
zYb-*tMRy#tS6F{bhb8IAUTHCfnQQ_nAs)UwS=;7cT^1Dke#xF=4=>A!ty%89MpNN;
z*QvK5SLSV~pD@ocbK#Lz>B5zh9%)(s?z<Wodq3x3b-Uk+<ZF8^ZWX<&x#-&H%b{wh
zn<Q}e@NeNI{7Y}exy{_#;4FH3<IY#LWq#c<Epb26E^gSVGbN%g`2B~oDyf%PCraJB
z|K4)N3Yk?IVh+v|?56bGFjQe#zDT&rOXv8_;9Y%L(UG$sxqC%e9sFg$z!$cwSubif
zv)imkFXfH93W9lpykb}rv*l;~d!=&V*0qgNf=+YTb#i}PX6<2?Ik4Vj>D|{Kl;Rb(
zs5J1rkUXbcFQC%?WPA0QJ-1Tk{R>L<FY`^GxpLvci;TNe**^dHdhkn+&8>H}r*l5;
z*>K><E!n4bZ<hx!M7I7m7fj$Z;EiC2xpQHgqnG8Xy^rU84#;AA$!cA)&@c9T2V+V9
z355uGzo~nt6nQh=oN7JGc6XH<pWAYY1FvT$lwJ)En%{l&rFFgW%O+3W{29!16q<G{
znf&II?Ae?m``yQc<fk+VbUnWr`aDCd<fg%z1<@7uLe5nJ$$m#x-qPIoWaIWX;W>KU
z_iNAm5@0*lr>wX`+V84g*;PNjsrge^J@_;~?F1{s=FgRKJNEZ_-{{%3Nodt4n|*>u
zmMl%?;{E(GI6l(v=|<&w`xggY=IH8J^dvy6@7FG~e#H{2Nk(lZ+4`q$xdvX-dsDiV
z#nnyt_G<mYmy#O12gUW4PhPaw_qvT?GDp`s&+l6HWfIv-qqm56IbCWnX0pj<=#njX
z7JTxFT;02!9Ewlf7GD2uwtUF~et!2|F&3vzZxj`)dMBG)W8)N95UFFadRG1Zu9Gc_
zr);N}hJ-A*m2>u1=xR~-)XzH$q9qnBGEh}rDA8;2`qc(G`@XD?d*gX7Ues_?UUj(f
z@M^vZdL|;ZD{gz93=3(o)8UCNC|G@b^YkeSv3eq#C4-%qc5N_d5wKXbO6J?4L!B$X
z-`&3Mt~w~^FZ?+B<NkS{W1XEJn-o0Y7R=^({msAm=H3;#Yj1Ui+~uCuWycd7Va34b
zZP&KoiP-T%ORbI9)2jcOwS93&FG*M36qe^+we<hhnMsCh%axW2ubw}BbAtfavkyEx
zigz!*JiOt${NbQ&a+-7Z)he+ialC62;M(>|C&%>n>^BB(i9DXpi;})ZJuq?SbK|gG
zwV5s2_w&)u&z4CTy7T0e$?mzWD;h1(RR89mlg^K#^U77t2R~FOEVr!vRWfnXB&Gw4
zT)Ura%k?c|i}9-|hph!*XD|MI*1TFQdVcjg%gn92t~>jx2~UqH>U?o~`}*@0t5$t_
zy?+0unxCK2R<B*Ta^;-*e?OHpHCN7*-MV!vXo=3VXU~4gY&N~NKK^{a{XY%HHXg}C
zme1!XA3Ahs*4NeR*QZ}z=KE=Sd|hU)1#89UeZSxR*8I3sP*UjWH{sq6X^F<|KNu$%
z8i(f8d~{fSkJWEA_wu8yiZ1=<Rw$G-y_+nwqwKC_(!<o(Paev1+14sow-lV6RqPVr
zbD1eG)KB*7QM069t;sx>h3Cq(*+uYA<>PU*k~-RdO1bpLYS|;a9S$#8jv3gB*BUv=
zy#6;g$M}&7gUnaGm~GE8w=KQB`kKzgy?qH+W`19@Uqo}6Y2N#pGG~65r*HW&cUs8J
zp9PWo{$%9}GARFY`Ece;9OGT)|9`C9&&9vJr+;P5<8?3Z9&t@Sw($DTckfC(uf1EF
z@NGZeX{*)GW!P3vs%}UZt@zd?SMRfDUH!5S{&&~jSd>klYFf!%QG9&wrbDmn?#(H*
z@5(4%6u<jZ7XPQKjnkiOznQN%QKkLcqh8P1f9FlU8hQK*>%w`}9_nAtyqT}5=e=Ki
z^F8y)Q-Vu3m^@FucdJhRtKWa_PY;ht#Mz~rPFz;OpmzSc;>3AxMDICyWL4Dvv-vT9
z&dd_VL*^?|-t4yjll<wdxXp$W?;Za<-h1K8(kY+985EBkKj6#zww|@lnDL1G;a{$w
z-fR_}G3D1b>)#8#Gwk&L8qR39?@l_s@0<RmjEsyqHnzK3KHOSs=JZun_LlvzkTa9R
zr7HC_I_0lVFWXeQR=GvOaq^FaOy4~<W1Tvx8#NpFBs5zj)R)HGowqS|;?&RQ-`hKv
zKR%%D$>o{7?e4oxoAmxm-@8$!FKYHZ=JCuz?~csGeYJa@F?{~M|G=cf@0BJlX<7RD
zSmkWn<&W-eKNfdx>HQ-WavD`f5AaI*cX?Oe@AQ1Wd&Zl9T%B`uv%i<ws_b>`Rs1MC
z)AUn(-TbAceOk}n*T>aud!IS~8+Y}c6S~cD0*P+-f8O}_$@kGs-s^iR|1D2?d7{(E
zcX`43`;&8;ZSS8;KB-(@aqjCHYq_*bhtK~w^Ld)x$MB7{@7m|>UtjV4{-*y^PDfOH
z|EiQ<J$vazgLd~%7xr<TpTQnpbN-V0KP@l5H@Vl$H%0TSot>r39#g}*ZI;%(odr9N
zZ)@MAwbb&A?9`YkTf4vO$>~b5&hXqkZ}M9ahey00WD2$hTxCDh#`99P^xI7*@h7hj
zJX*7E*@tfZC5sm|9a+6jXxD>;tg^R@zU+QK>ujs9r>9C>=~M=dS?2!N<n4L_L>~Qr
z|KBAbOY73Z1rI)-zx{OKY8F;O>(nlemv?V3kF}Z`l6ylz``Vh1943a(=j%5G1#c7=
zo%sD>`@F|3{IXg~$9otRp0|pp{OAx=O8W63tiSrt+wDsY_4;;r>j@s(F0$ZaX#9U}
z1GXD)%G1G3*Wf<222gq^%BlJ%lET6L*08Wwz{*&)dj5o?)kcgSa{u;qys%=9zAE==
z`#r5{pP0Lk7NwWob1J$Xd&{6wbcx@OND1d%%mq1TT{kUD=v<y(@yTRT`+ohHZ9$vF
zj+SbC(S19IS4rbmxzU>y=byfK#l2+ht-no|iZ6*J_I>&KV3pN3)k^90Q-gMK_|EV-
zwL-u3)us*aUng)1Tz#xIseQltl2--&q74j59A0W`6F-KOUMqTWoaf~V`?h;?9%SA(
zj`vUyk*zn8;7N2Sp8nhK$)j%lZyoZzt*y#RN&zCR8<USGZH$Q6UAA_4eN~lJcuZmI
zh04lRJ7e@(1T?ywGBPx3e|-_$xpU{+fBTO0NFJ_yKKJ>~avd@5u+>u^JV@|S6FzwG
zV9Co%t{2KS9?}yO6r8?NL!4vQb1S)m+EvSaOIK*Hwf;Cb@d$t4k$4q%W$Ac}1Fzi6
zy;)THdmi4I&ffiGqM<}nsn6e>B^CCM-6O-Fh)p|Jo7&<2XNCU8k9W`X$~7JlSd)B1
zcCV!M?)}I4s^?B#yIwx&?;M@T;yZg+OfWK=wmN*SZp$Mv$6fP8PakxB`@P0~VkrOn
zNwec^Z$wQuo}YZrLNVxlrvIj%9URL1G52CEVuJLd;_oQlZt}Idw{!LW7c-yievwqZ
zO5!V5)!c+b2Qm&h_dQf?PzZcy_xkjX{`d0VPHmn3ZQtqV*6TM-UBn@qcub?m%J_N7
zZ|3_c`~4O(T#|})sxH2M!Q5qvWnkT%57puvP8xq|ztk9RJFPm;Z1!ro_AK=)0-bS&
z2C8rUm$>sjo+tWvgVk&sU-hMNr)PGG8|Zwr>HqQYzXX$}YVD%)PvnKC2__Zj&$9?+
zKl=6f1#PxRO+gX$Z+1tT3(sIsYI(u!^DV3D;Oo!b2jmO&=k<y^@k|WL<4?IW`DjYW
zi9M$-C4M|?+!y5kEHo|6W^Kae|7ntYOiWCo9?X>f+VaZ!TTO<G`kOoETc_l*pAnhP
zE_3IaWW{o&Se>PJ_!X9(5p&XE(fj;Ld;^2gr*lW-%I|+m*uVPs`A?baw@qKjA-k~6
zqsPiPy?pPa{LS|lEn2dnb>b`!PVeXU9_9<D`aRgZ*PktmtLwtYBQx@kbS&Yv%?(SJ
zT~#8O!*P7Uj2&CP$A0OPQv0{<Q_RbNyAv4-9b-R;*}u`#cAG2NAmGem&Qswfv+|zu
z^=G;)59Z{B7vBHyz13lXm-uY%>5~K|d1Y19|8kjsGB{n=Z%6vk9W$+3AMTKi_M4?U
zfA85JyX6l`yeacop{bd2y{W$R*ae0+KVAik-79XM5I6CZ)nd-+hxvknD&KIlhy77t
zi>Yz#HrDnoRV~i{W#9k9@X0A@%h%u7t&+}7)qfsxZdcla1G|&-_gwgUFL86=_I&wO
zhaC&f&wIC`Yk|Uw7ZFt_R&WY~${-KVliTlmMJL|=zLZ_jW5*k##Jqw#t8Q=ScaNOO
z<K->9>`98!@jlUpH4%69WCh&|H?BE-N{FHDMnuoXcSVM!?0gP~zc0G=RwK>W!}IS#
zXNyy(1Dl#S&Yo}(m&qxJ)X9I<)O0TAdLwwWs?HcPC^Tj90g>pha$RM%D#Go1bdrAC
z>8$!J?o}LNue9r&!>%<l_dl?|+%!FS($jM{L_{oGE*$wBICtw5*(zCv>a%g@kJzi^
z+4MeQcW`;-6BxW<NpSHW&bc#BEuNpe_J&651>wnc`wdviRn`95P2B&}f73?)qZ9cz
zgyl_rc4DE@s^jvVFUmx(R{mf1tK##lCyp1>CzTw_W?GPN`|YN6Kc1J}Ui!k>Q|ecn
z#kRCn_dkm^X*yKwX3t|cG&D>}NnywneB8`$H{s{cpP+M0Rt7KUYA{Sb))8O-H+0pi
zu9GQAzrMVb`?z??l9u=T|HsMMR*AR<zPP*F{P~>XJ_ZeK?Z<b^?|+>WT~)PfhQYyD
zw?zvUG#u>~uikd`>eYqUUrXB8?MZ+5t6jcsg0xvq#tyNjDN{t;`eZbHmK_Mv($o;=
z+OZ*Wcie^luR;#UUflSxmAR+#$Xqd{<g`^9`}S{o``h2?-!G$QzHz$$cVutkcrWG?
z&@<7|{Og13>E8rrr7XLCMQ#0=rQ37AcJdWo*&Xq}Ux%-Dy8c?xcO89mQeB_uXn(T&
z_HpadE6<`iy)!Qyuv(e7)Xt;b@>Iv(Yn`t??B{r6qA{IG_gepo6{QA`Z_X83;Jv2P
zeZ7zH-pO|t9o;f<W75T6NjnScMX&GQa=X~i_?TM9O65C(DXYuEKm6NdbAH>RwiDBC
z>%V&?XfLC8^0)o7llAL07ae=F#63vh`uxc{dNS{}|I7R%e|di0*Gu=dSLj_je|+DA
zyL0(Z2%RoGuveiZ@_qHuD_f$Y_LyzH<}=ZKRhh8#mDbs8Hp*>B{8=7s`ci%L`R{qt
z+*g$uX6~DiIkCCo`5sxOJBN<B#<%~dDG$D!w=D2afv5WV{N2HNc7OC%l^9yRO#1lX
zgg=L=%O&ksJb5x7RPyuopWpm`!jH~5vv1j4-8towIupyCdAl~d{XMN*S5yC__TJ5p
z=2>svvG#fd+ibNkj<R|9EXHke`3Eh{rRr0Bymp3jY!tEBzwl+zgDD&e*Zn)y56!q+
zcATNZU|R9tDf9Mh-XPm;DkUYQes;>njVkS1?B7ncKeNl~pN(y&y1mYeDIae+aU?F%
zJS%!&wR%Zqs~TfUmw-})m*j+`-|e6CYHmjViKzXfeed4KaIV)y4BG|jE9Y0wob~Ow
z*zt;#vmt$9?^Tb@IU>()bN0cH&5ScHKCjz%W|ni=(=xTQ!b{wFKf5$tvC`U^k~ro3
z=GT|v$}ectS%g}z&)FOLZ^CCokCQFyrWgPJ!0$4_ZVKbZ<ej_j>qyBmt4vz!dOC8(
z-&uEpcTLlZ)+}_?OzHdS^`*CL`s7#Qwq9$_Mr$zUov83Kans(n?JeI<jo-Q@PUmM&
z-qx|@gyWKyrNxD}*4CeD)N716?64tZ+UDGM?LB)g&J``a+`gWB`rZ24t=@4zBdV4k
zsQSK0P%iQDsqf+^I#S9lc`q8suhTpA{5Jc)H!mlfWJm<htMe_BtWoouJ$0}5zDLW`
z)3;i628T{%Ess+_Rm{gY!77U>cz*Tj#qV8|G=E>n4HQ;uX|lEry~i%^k-pV>ZTipi
z_QIA`CYK&&lunq&@$!0q$3$hu6%jjwuE}QH<~)=B|4Rv|H&Xg~MZ{Jwvzlq0*JG5=
z#O@L>ELyVS-k!)^I{z*&|G7BrxnEY<uII}FlaD9KnENqIsrx=R$LBU{f@Rf|JLdN$
ztlPEheT3mm7mq3{i@9eH-v$?ce$ul*!}Nu(CVp{oxOp&~(|1?Lg_h4AmY;(c=5y@V
zzxB0YOW0ec1r^twg%ox@U)!QKPd~(c>+-X+JFd)RTCnW{yOXfKf=;EBl{3pau}|FP
zEz0)&(^iG+r37CwP}&{a`)b9<SH^C;-pKK5NY1nIec`iF!nw*s+CRT*@#`1sTQ1Dh
zwEdtY+J66SL#WWzNdJgSt}Z3JyMA5T`p@bs%dF>(uUx9Wy?Oa_&h+W-b^EM$f$lc&
znP(%p_@YNafx*d>CuQvG<~TO93Er6yeLZjc=a<XppPD80y)-0rYVGfDg)c5B&YU-|
z@9@J9J?s-EOi;*-h}e4jt=(;gLx&H46f=LdC(dihlqb)gO`1Jh`|r|YpW4?5);gH1
z{&n~79v7#{cj7v4dUM_Qc~8(XEzG{Lp=b5(jh_zAU2*QfJ@eeFeBWy7rd;Izo-JV=
z_vhCcyPK&cYtlJy20qU*%vxOHzxDn%w?n&F1Sh@N7Fz1XWj=lTE&BkqGm;u=XCym9
zR6{MlzWMt|Li+#4_*<)H$F+nuOEfGw>a=E6%dEC2naJaFbZ&-dy`Oi_mtjWlySrJh
z=BCJIdzprtZP2U@PhH!*CVAh_t<64G%X)KGNq@dJDdy+R^S<5D?p!)H|0=irsZ6)r
zI_;U}9<}egKHNEWKKql{hcj)fYgw1hV&1dqtJzMa@7`Xo`+wW6uX5*A{kn6?mFJ&M
zUE6<xU;l<WL(|tpmzlyEE6?Y?ob<zBZ+h^p-ldlEn>BW?EV;D)=lxGF=iR(x_C%FI
z&ue$<_wuuc-fc4b^1r1vRodXynLBmIw6`34@g%c^^DV1G*iW~(J2l)^3)K&axKCZ%
z;uUQ;<Lg@WBj271tv~<yZ_a;nU#1hP2Nu7T*nPO?_4E3Ps}4W@y8Yw1Lw>SB&d!T@
z&&glgxpi-Qx&6|WZ_X_|skxNr$J3U#*$s~!xCDBvC+RJSpV{pmXT0y@=e8zQn~iyF
zm$d&Ft^cO5KIbR5c3-XM;sy0dx*FY!+ZOGT>3UUEk@`CR#{;JFmf{Y@CXQg4)M*D6
zxi9~kRaK^Yu5R}Gev_r`zf{ZZVh{g1_1buz0K?_#yLxtaf477z?SATRpZ+uOzKDnF
zw8t`QZg?$bm=yln&sZw2N6~Ui=D(e4@1+mC)%kFFqkn4Dlg~^G%HPbGXPKpL$;8PR
zwCUmA@FO#g^C$c5?maty-_y-!XYYus{mb)6ZJ$4zp>54&v)sRLV&{Z?cdE^ZQM!Kq
z_sPkZPD#idns7ROl3nI1n{9=@-H+E*z4YYMiRW=B`5qVZ^ImvRzQMK|`*kNd`zU|q
zEq?au?d?nvdxmnCQ@i@6?lL%X)YL5_U~{qh)YsRySNANCv$gpi`Sse`dENS<Q*XV!
zy>zFyxZ;<pGk13dZm-|}-_ft>n3a0l3XP_q;ES#8-3#8`ow&;D>apJ6i_hC`?-euw
z0qBHY;VVHC9X0Py=65x!{qAY{2<9DsG^^>ohV_rA-EF}o2VIuL@Ht$37kNqGQtXUF
zzl836?c(d=`WHBNE5}iX?VG1@>@{R7z9M-=OmC^lYEAwP(|<G?ZZWr-eEaa7pm($X
zhjX+}35@4*E(p*1Bp$ryb0c46n&--(P478p8ho&vXz?Spu;lB{f5$r6to}U{X1I9q
z;ym#QlO`>zxuZ9|`_rc)Az@+Z--UmE6z(d2|L*1dsZ(7S|9IGY_+i5NdA4u2E#0<F
zZ1&k_f{uE--xw9X+xdLb<jKx?dFyOSUI<*hdbO_qrTFS|`HEK<jdz>QJ$&c!CavXt
ze|S?>`nwcWF8cI;7C!k;ub}_Zsy9~s8-!=Q>AS+wl`T}1#l1$?Epkg+QoxQElLehF
z?mm0>uP2{rWn=Y0)}{cKiJ6K$l}qGp)zmxAA6qw}cbnJuzv462GPQl<`5bfo@A2Du
zGOzj@?>Za4x;s-ZW>v~TtN)onVQ;hMty5HT@t?jyr2oO!uLq|`|JlEDb4seiw<9d3
zmW)=R)}q%AD6t*txwyp5gf;fhoZqg-(RFs;THP58Upv2$HSMwGb$W4b($qIPk)9hA
z*Z49%>1ippnV<dU=^mRx)7oUW1;SNXZ=UK{{Lq^Jwl+%8Nr(GDiSUED`UM;3+jTc=
zFL=J|ynqwWw4h(Q7gSnyNK{B~U}$Hy*w=or`S`DvpDHb7I<D^CDlH}NDx{>OawiLg
z-Y#2SCXlIfIEClylFgHYW=So&a!XiGlIIK4rpAw#mOISh-(Fe!&#g*)O|g75m!cT+
zb~BT`iY+_#u5EUAad~m-^l6*(>sZ<2KMLCKxfv=IVYNV_`10n{3vaF1!Zxi)M@{3V
z@(SnE=hwY9p2u*<$t|m*zR$$M-n6LjyuEN<&%*2od&7;lLmA%a{+{~O-JU(8tnT45
ziBoIeRfY%F24DOn5L_fM*W~R>%Q~Z*+Vx9po(ue*uDfX4l8#@Wf}9>t=IHGGuIX`4
zuy0ND!=2CB;;Kx0AGMnwoOtoeT${C#)(0Br?@NAqIxq30jNs9$^L3^j46Iwekx@A5
zS~Xk2w5g?0CAC+6d~|wIk|&t@_7-37>THb|Jz2h(t^4+K^R1r}^NV5bJgY8E%b7E{
z^)iH#x8*EMJKm?|%W(0+g$qCaF5pxEO?`^CtMYpvHFFZaBkYoWRP1J1BwPHUU_DpE
zmgLoz4O^3>ukI{Pjrs2*IMXUPM5b>0Wwlp%EXOXGi0rLCl*{q1OLLF@IidSXbGqz$
z)-8U{-SFyhd|>#dQ{^H@T|E9+^42>0pIWquSzqwt+o&^w%$^coYMwta%Tm85C~h`;
zeS2y0#FF=Q_b!S*efo6nFWHr=PMw;n{q)Jn$+p*(jEp8JI=305oDf*JN~`+Yo5Yio
zR4?7$HZ8Nx(^rtK%D+54c*Aw8lW}jpb)1=19i!IYCCI>>wyf*TdoCtBbLWi9$~VKF
z_AMx=a#fdTy8Zs6R!I~0JxR5o^M%*zHSR^8JpcWj#md*UZ>9@H&I@(^c`!<6shQK{
zrWeJoT@q#O)f<&xp2?{4^L+Hcys|fJi&b32gue83?^S)+TH{V0RB_w+e&Q)Bb$Pw>
z?<cG+6!fi%uk1a%{Fr<65jTn2AZOXN_t+0S__2BCviHho{hsZ;%YT~r>Dla<Z@qGU
z9g1^~On7(3<NxgR{j#dsg{vBuc6Au3{}55qUy(a+*UCdtEk`500}j9U$l-3yxqYa5
z<Et}AxNEkxN-mx`^P`1YtikDuf*|X5y@^53=G@R&sw3tk^59z$+Yf8s%y_>i&I<||
zmsN(|4+{v5zj$FmNghjwV+3RI@;=b?j+I*M@k?*F^r%?f@o-#O?YCf67DquGJ9{^K
z8l(T59gZ9eAIuKgtSVZo>C5C1ba;PQXK$}-;H+ny$5(A;IME?{_^agR*<b$`d{0i9
zn*X8l9^(>se)SUqZb=2@X<vS>US8||QGZ9&m696EjSZEKvBh_Ht@x**_tHiEPVxL1
z3!bDgoe-^+6S&uUXS?|N2RD1KSG{Vza!Xrd&1uDrimdPc9=<0$|J`ie*D|3z9hRqy
zlepUaW=pH5@f^(DT2OLW>)PJ0O)K>ESrdM2t)IqT_v_t~{@~y%B8kG6SNrdN?r{I#
zTQUD%Yc6iTqn=#-%`$RwK&;;R=8zXw`oFxa=5n|)Dt64a3KgmQ*g7Taw@j^6a6ac=
zxrNu2=lXtM@#t&bqA~;5@C7$Meb)T_kbUKhvn~AcdWYJ1l~+V>FWmpq5!`sa)v5*_
zK@3||{cq-lmg0%4co)v-c>8<9ij)7{qO`WL*|@owm;ch9tJrhp<LQ=rFXGg>`((Qf
zx2Tudcely9t}5fxd#TAN)V@b6sp`JxBgy=ZH%pmq^);)CmF^y^(>^n?d8KZQ*S%w}
zXYD`WG4+vc{q#b~&8{AQZXQXs(d;Te|0+VH<JE$M*SVXH-(2mI;pBe*x<B805ia$8
zKH6QE*3AFD=t<{a>*o0Szf)JO(yF``nclfX<$fu%YoLThfr6r<;-ky{_HQqkzPDbi
z{Y&Ay_kwc^J{*sI&dsoQ=gXLCU+-fwnFpdIZ+M4qFMebzzNlik^^$!?yHC#6HL>hC
zA*UE3$El-rNMOz5NA<lTy-vOtzj-~2-*HRbHq`w@<g@4xyB`JU?p*Dia_NJ{M4MB8
z>-CrUORSyd_WjU`aEtPe_2o%nd9wXARUUHsFCzkPU3+(YTfs{8iYZcyS8kdrknER|
z;q-ay{}0UnzgVAJ+Z>-&_Mj-6aeeM?;|JA#UrTx1)|>D@5#l({B-G%YTitl-zNz7B
zC!6{9_vW7b!>li`hW~j#^ZZ9ma`h|;QS0|7n57HND0uO3dDynKjO(&~%(>UJws4Db
z*9zS?dctY33EdTpz00#6wYMExdF+*mK-!BvAD4(s3BSE}c8K4)gl`kXZn<Ch@=v!h
zKl;UY<p&H*cHYY`e=pZPBjH>4*HFp#W8M7Nc=<2#q7|<nh|k)(bAD|3&zEoKr=8ck
z_{T(Kq4URGNB$j|dUt8I<_cS%EtZ|{1SNSo=bxyaT;AOt9<Q+Zl)2KxnjOCde_l9o
zzQy5!ewxbpIa`<9WL|eJ@b144H^U?fFVFq-qAgUZe6sbepo`KHRd3JA{CK&0vRw2>
zA&Dj01<!lk_Pp+0Q~Ozd(f=!_Q?oO7FfH7)X&IlUBS+KkufkVvZ~uKJxkORXBh)q5
zy_dIP(^BuHie_OheR91!v%{5+_lt|}|8r?w<<7l3BHF&ZRu^C@zP>J^Pv&Ee@$zL=
z?^vrRR=>NYF+s!8(e81@ziF4;T{uPDU0c;3xk&W7^hq`=>gkDX|LhjIoBhg#3l}cD
zD1i)WT~RJnIv_I5@6ZBq7KeY&W~aDpf9;a-=x2%K$CW4I?0me!Z+GXkEzoN*ap~tc
z>JxCq;JadowUeRHOsmO{+75N8H=mPmO?kC7<XKJA>A+S2s}i^JWsKXM=g)pH<KmK@
zdFnilnp0%|)Qh~`aXw#+C3I`xruUgGNfQeH8oS2qZ{ILw{bIHI@yljxTd5!GeRSgY
zPOsfNf4X%Fe}7-=p#S+^_wjp=TKDgl{vEX^uByqeVx__C*<u{hzeB5^^80ys2y8Kb
zqt5W{-QCmo_Ex95xUj5Txe_!c&Ld@VBH2GGN-8liF?ac)pjq{e%<J;2R$iJZqIB8G
z?@iOaHH+Vi#@_trcU!WW?aUj$_uaE?zL)PScVT*xud{sL5w`+otu>tgB~-*>x5jye
zUw&%jE@kom?!%;?b8n}_F8ux9CnbvG^7DSNPUpo87C(IDy4T;;c)L}7|A*Ue-&FLi
z)%o`Gn8@A(GIzIF+>e;Bw=s-AYvbxO@v$cw-Yw*L`_k{CtbFE?Ta6|0y&_ez_G)Jw
zd}cImnsuOM{v<E!pjAN}t_)u~BpmY2)_uy_{PW!hYX%>$y?m4PR$MKtIkx6}YVE-!
zySu-a<oKKy<Vc-XBhP<RZ{c2xxW~~7CT1(R-C{5Q-?-@4v(`rcGaujacZb(5_KM~V
zOP38xmwo@H;(&4k%S-2(X1TZSetveA`-#dfCNs^auh)L5oTA3KWWRt?pjTy5-G)q)
zRzX?zcZ+3Td~LfPtG9c(f=^<u$z5fuX;Ek8S+`zvcz)%|#S0fWdhT=?JZfU{J}$x`
z`b{F|+p@}@MK4x0+F!I2OfmT2aril>6UW~9oDY`9&7ba}`S;m{$wAk+6@M|BGgdd6
zIbUBBw))`1P4#IPBv~E4ckpb|-X0t={c&a4+}m%Z&itBiEO|?%)4cTS^VBu?4N8?A
z3TyR*UUnw<@V$Pz((;l=k_Z3%pT&i-pVO}wOQ%=$?6FHWyZ-h6ZVqF&Lg!<XA1!Q~
zvff_yxA@g>MU|DmY8O>kuzfw3^=-<(t~f&j&96}mTv^|58}z@}60)K8{Qi~?OGH+2
z-+4a8u$1i~r)>8=n~5Kmh<NeuTwKoe{Y}RAKR-ZIcIUT$USTn-cki~g`uk;5e_Y<a
z->cd3gXQVYD^@Y3rN6%mU)rwkxN_x@xQc}<ZtV#4YHwb!#bnX3USZexTGiaR_e{So
z1T^g`|1Nnv?16P@fUcNU`1)zj*2T73s<xg8T)g4w)4+Oz0CA}mH@9}5FiaL;V>X<u
z-hJt4_tL#vraZW}ms8&AO6{FJHaV^DeqRrZ@F+Mx@5SN6obpC3x7O(J7#g;GDRe(|
zqpNGy)xyl)8K2JyuR7eQY8`E*t$oqmt?F2iEMI$)K}Mw!sEVvphpZ1<=^mgW;v6wu
za6YH2yi@5tC$0WEzu1#mH(&p`dr0Ko{2z?xI~K`)-)hO+>#>(ju_R)3*<;yO!Rzl6
zAF<mgD+R3=K3XmJeamZ~jVWg)*xgHv<X*hw^u;PhA6I#=M-#$b9~l;I5{In?crd*%
zqHpmF=L@DTvqEHx#j~%>e)OX5o4%7tMdtA@`zFu0SI)(-d~3(w`)X#^^B?W?7m%^;
zoA9IfMbWe4k3M`#yc9S6^0mz0OEa!J8?8C5>XhI0`L2S-f!G4$bNB1igW}`g|GX1$
z`*3o3PEN2@ZTsPep5>uYQLk3UKa?#@G@9Abnfd9RzHaGqE{mck9WoXL3m827{nZT(
zCmwRTKmGNG4+U(zQb%T)>WWu=aW5$`v90=&aC(|9Lr7@o#^UFGW$*52n&;d&Ft_~P
z%b)+wrWMa->fkAtJ09yH*KlIq!X+kCL^p(5{&@II*Y1AysT~rAZ~V#wPxs7Rne^Mb
zeRl2p*keZws>1Ah1gj<*sZE=*dDgnu*RJzV+<)(_&N8czy4tMyHs7ZzGA(%jRMRDQ
zo=Vxia+j#nZ;$YH2{h-uax9qBIse@~K8OC#!ZW`;)ky3ssgAk!EL!7s{NWewzbnt(
zP7QrJ>-g>Xc-9A}mOgg**(k-QtG6I0zt^Pg<;(igaKX9n{IZ{ITA5OR|H~xpB{qC>
zZeFVRY9_v3|J>AtX|nS7?H!gJnbpZ>{Nc@+xJTQrfA?Iz`tPk9@8(3k%GGP~wQ6aQ
zKIbi_UsHP}UBUIhnc~TjTNbty=@%|J_v%qbs9)jt6I)msBwyBxzWyYB^6%5xH{$ns
zGWEPI>df$F*qMIRV(0EHwcp=$M$FmzMl<&K0*mt4+nKic;?i8xe#|-EnrU8X7k;bj
z<hmT||2w8!+H3Jtl(T4!TKB`wce9?{b4~UC@?@@c`Mc}I&(D30|G9Urhvw#1f$9dH
zJKVj&jo<xVnB9H-Sv|<Bp7m;U%8w77cJI#Ye`8j3_(osE>-kf6*I)kRB_$<Q_am>l
zdExYJcl86zWILJGD+xL+@Y39$bzZ`$qxHaB2bFg#wiX`f65dt$f8N>LTpP_)vv(m;
zjGOiIZ+HLQHD@A2LFKR7HFp0*Z%(~knfZA>qr^m$qsk2?GK+6Yd|x}`!Ae1)4v$Cu
zQq`91r_3*_-}?Jv{<Lr68yDZWzWM*5cjlFH4nMcvd~#KeNkLCz>C6bGfJdR1l@(R4
zrr%z6Nd891kLL86$$B%))pNh~?BDxgcFfY>rL_gu=U8QyRM{R*zo%ATcW$m&@e$uf
z_p)uSw|01b`ta&0Q^NJ8^Pq{e&R5qCFZa*<R>!wK?p%lTtm$o*ulv|j|99&>{`)ey
z^>p6ijQ4!gY^s*e_;>!hRZj9=LyPS>FM~2WIt7pIusFoVua@)SLD=E!=Bh6rGz0i1
z{Qr3TY|eyLUMCm18vQ&b-KwY2v7=j0s8YUGW$x6q`=^^eTD5j*%Eu&0^W0emF0K<x
z?v~meF9{0`+*Gmg`3}?QZ6`J`GPl?%HO=7G6EGAvS^8(nDz9qgfGH0W4*mYBTy$kc
z+V#bC|Nm`W$jnxf^<`pPTU(pk@rx`1yu7`^{Rzbxk6QP}^l4>r*DpzUohx)8u)e2h
z?e^0hS7siPnb)XjA?n_2zWH#`oLh^Y?s&5=@JLm0*9zSzztVTp?S!wbN{$zjdA@FA
zBG22-!;}1TFBa{8wk2lyCeG=5=Un=$FCb$rw%1bdYGn7;BK4{6_a;w0zOSIaIVbG(
z;>`N(%o8q$x#V6fN^$;|wB*!B-s>lxJe22HDADnz(A#0<hLGt;Ywb2=#=YG%J$S=c
zeIu>6=l4x6IH;z;bbrrf-AR)tEC2rTQkkKRSK7_dk#XnFoh~je2AP*s9$r1a`TRoX
z_JB}P*T9bc{`4Cg65rh2J)KinjU(3CqCPcM)s<KA#qP4VNrzfEU0hriXmA;)pA%Uf
zzJ8i}pNwOmNY&R@M^^+ccB!kg%f7ZI^ZIFzfB=Eu<$j`v+jx^-Ut9a>#l^)}u3Skl
znkiwF(sBIXty@v2PBC?OnXiymIl}c_NtZcoS=FD5{5ofpv+LIRe^1u#ek!^Bt58?m
z1S7R+E8-T0$b8a0GsDVo-j&Xe`|eL}IlEpi<!F3uc1g~^diG8){?r$5-%0UuIxAVe
z-)bCH^YKl6X?Xt+#&=gD7t4L{txs6Hq1&|o{mT!h3v%38HcAQ>BsKDL+TY*rd`%`l
z%ERc^oc#(C{Y$QD&Dk0z-d|Vcv9CJ3&EN$~b5%>>_b+*8Te=-KScg7ar}gC6=Q}U=
zualVW5wgOuX79R)Y1b`YOqDq!ucp$)xN_m29dBEj<}vO3b>h7IvUwLDE0%lp2L35N
z#P#v!KJ_R2Ht}AuTy-nEFaAr{#2pJn9yJB+iDLCs%=A!cEq!Og7yoX)GW*e9aR%kd
z%L?9a*nYIBdA--{(}$MiT`$W0f83_Je&>5j`GZP_MBF#n@l3Y6@%)D8!gq6CZSC{Q
zdh_l@YiZ^E5A}QBvpr~%GY2iK(%AaMaO?B6^ZtI)?zfn%TwT)j<Ka<rlRx*F@(y@2
z2s)`SPWFFM9rPzVlk@WV9_3RJm&%@-X>33G=_dc&=dJ4&E)<kFZ9c8=?-G$+t#kjJ
z58SKWV=g{r-WQ7?uXce))erc2eXl=OZQxKm#?Z?uDRbcDb8oB0rL+J4^}PS&V7;)@
z!tyHtadUP|^8aRYZr`S_S8m*X-f?fzkHkx?lcnzU=RN#uliPJ+qMRwu^pYx<ANrf;
zO`Vy%PmDo$*SQ6UzWqP4=#BXj@6sa2@6tz~zWiSG?Z46M$nyu^Nq*bbVWz(6&kJ><
z-C62azZq4z&pTKu*<bxk`rcNjrY{S>bW0v>{B+hL#Cq@IwxZ-?lNVjwcXw%a<ox{!
zH)p(yXh?j!i({?9uk+sxA52=k#KA;Z!>?`O^*d)~U7vqADztI$x@q5+_X?)}|5|wS
z>zR!=UT2;BRo8gq$HVLtpWQ-H9ekd0COx0!ez*U5xN$e@fo=Ntmf!B!Z1K2D+A1YD
zar-^)Sn26;6aSx7KbQ!b<Jr9YLTjtyT)#I<mtK*#P>^11{fb}i%gVhEd$YDG&Gmb=
z>5ib@IjeG$Wt(@+n&jG@vUr8it?l|#Uted>iNE{r?+yDO4sHChT0Wkh8fwDpc3J6I
zT5hU(9Tu{F%iMLpsy^BO@@V6g*YoM@e4(rq@cQ+}=~DwY=g!_DZeG9awzs#f+5Cvb
zOVU24t&Gw+Bq03Qk2P)k;}vU`r2Q_-JbSWIt>i#M!+B>Ac)Z;evb5WB)u}zR{<wx;
zeWIUbR=D2gm*!OW+1FE7oQ(JJ{r4#CZR_p#pR9jwzb^am#j4LXx8H1SU-9)5-)FTw
zr&VA0eq4JiX6A2ISL^?`UOBBf9rmi&r~ZoQf2X^gaRq+aipQ_{Ol0WNoAF{xbkx?P
zPgg9^D&KcMIaL0?`PJk9-(J>J{Tv#~8!n=%z?ky-+FBl2t0_BnSoo+3Pme8&+<dfb
z_uX^n?f>6-5*QkM_}AChlE!H~P8`ep=4vhToBL{We|i1#%P0T*{QPw5^*HS_X~vF@
zjuqm%?|CLonzZA^qV7L^FN=0Y?5Wsjv(cf5`;T;rY{yLo!@q}I9*TW;IyA3;w*I;6
z;<s;nE#%{LzN2|5=v>#*M*+H5kH1QNIE_ob`i&{ytFD|W@+%ax^VaFy4X%AuppbY|
z_V$y7`P>p!)&3KU!gQW#Y`<RVJFhiayX)rPkAacV55#0w6}`&bvR>718Q+Ol``=I8
zyG*tF#1;XkM`sld#64Ci59O4ee_y|U?U%@iZPuYrvl*F}TF>=Z{l+@%c=mm{$=~B1
z`5BfS-QiLuyEggdv~T);d;cfTJM%(J%k4`i!-GA>Nfz&WW;ndtxOIKbuAlE$eZ2A3
z*f_17lZ83yxKa9@{<&54WxTHs@19)#t0(gk>&KT<auQ3g8J0S(V7U?T!FK-J+DpnM
zF;mL8#h2c_bY|Mrou7ZcdT`n<*PMUWW6$`fXVru6%-c5qeRWrV*?(D0)!W_S8_e<*
zlXu5B%`lwRzg%X)sW7ja0&|8XAv3rC+WY?9&L1!REbH~{SmloCF6$L_>X{OhmvN(v
z{lbn(o5XLFY+~PhGuGx;=e+uR5?&M5ZF?&lb>I=#(~bVT7IWU7u3Wcp;YCZEFY~6F
z=l81}y75t@gzxH+IqQ{Iu6Vb_q-_2Lm4-i#9ERRrHzTgzvaY?Kq?x+>`MKyHpNuz`
za8CRE-{@1NtDw~{xBdq+3%&n*6Ls1Wp}czQiT)`YO72<YZ}yMgVAo@=mMdoZtw`^$
znj6!abI}L({5@anI)6W7f#-Vb9ZRmup5^;-cq0Fge<#@Oa`!H7yJVfUBL1<?xhT8a
z-<KReP>{^?Ut<56{QHkh*(=Hpn_hYu@_hA#^(BiKk_={czMFQf?0A`wjO5v;`E{Dl
z@0F}9h<LS9S2N{f^Y(4k{|p};vpyO5n>*58hautQn%l0Q79<)ie1G5@U+5&~8~q2w
zFFo9`vg)+hs_i+MAK5hj{`+k<H>^usFX!6vq9+{Fl;3?>-*waH$AoF8UYI;wvF=#W
zjk#&p0>j*HZc1geJhMY8D4+F`_#GziyZ`>y{f_?pX~VOprnl9W*u=<5|Mq_FnGD*q
zB&FW11|EPcVv9RyUj1ydV7cLm%YH7ed=mR)?qtoMbx3~cs}Gwk?w-{66_E7H?#8R`
zzP-;BLU(><p1UJo%AmP5{%vT<0cMB&+sZcFep~b9qWh;i#pgwt+4+tnWOS)b2r7DV
zLU5XHw3@$9<kp&>MK231BuulW7*tl)U%hhW!)1T_ld-$YettQB`t;+u<@YA0&#&F~
z;`;je=L_ffso%VLb4~pIeRuEufBN+4nwXuF_SOELG-1Mn&1at$O`JRT?5U~RsdaUA
z+{!;TC>R?Te|~e^-ag?_!ET2m^~J8Y&HjE^e)jCIH7D;Jo^__rJyz!D#tF*yVqOK;
zWeabH?%!9RZS?(w>CD{a+b>Cq@+da?GcWN@T3xoG&QI+1^OT+OL0_5nM!KKg>iT4M
z{|W6+)Bcp+z3eyroz#M}Dp!ibMUB>kTRdjp@p}51U5naJ=&hK3^XJ#xH!r&ntL}V0
z_wT1woSiXtW{xVye^jZYiC_8rcbZXT*i%(D&Lu9jIiGbe6~43ic;MZp()^gq-vtc~
z^5*z2EbM&Z@l?-DOz&aA({p7vuL|1T`dmIUc4zPE-?my+?z~@bPK%#?_RnAa4Hmz3
zQ`o&;R_K@5ZvK~*C-p@~eCgdLPw_W`_I+XRpPn`CzhSm#$A?en#2l7PiFE2Xdf+Ip
zFF*5i4#h={(R+98)3Bb^|CFUHJ-qn%?S(c~z9P0tMYr!gWa$ejeY*1eTbWaT-_GZh
zl9Kv&QhQs$=hbQd>^56V7P<>As<r25E%iJzll?Y-$tu2&${VC57$h2hH~yA>RT=Z>
z>ieVTY%-L!!#tix_8;3<yrS;%+UwuydlWwkU(}8(wotJQ-F-9QgKWFj_MftgmCsL{
zR+0Xk`IEy@wSO1Nr@fGTxqCtFnkxCv-~K!QoA7y}|L<dm-lr60%z7d9OnRr*(o@qG
zJ>9eWHRH`|#oNzJI=^Z0{12(uiZ@*g{CU?u{A6jpc9Q#w?%j>&G_QS>zLb3^B`<E1
z=ei%qlOH`e?_F?fmXbuz!o(&1vrctLzt8yE9n_NWtNZ=wL$<eFQuFxuylp?{%~Z^b
z+~hgS>F}-ObCcJ9J5+YyY1N$tmt(uE_ukI$vNM?in)wR;veLdn;Pk_1nQ8vkL0-!j
z-LZc&E!yf`?h??xh>I^f{Hmsd1~4<kZ|@hm%WGvOkPyq&%NMAZ5b|I0lfZ%Ge%ovQ
z>#wgrJeN;fp~Omd<Hn6MeAHz4*q=UqI&YW!+PA{O!p$dB4kc}@cvZJ$tA9y}30w2Q
zVwvfuuRg15?2#4{0xiAeYj5uA;+k`=fxA(D>&+bHd6my*3N@r3o&H#)<aB|4)}Q0X
z4|av<{Yr5;5ZCH@TkA*0i%;Ktq_#zJN=?^XevP?j&-3e&8mFdvSeZ^z3V5W{d!$8r
zf|f|=jTLLM>*P5OPJSIPGm}$6;L)ARKimhW9{go6$>}o3rS`<aYZKyUzYR9|6C#w@
zrK-5Z+G^qQC3e$;yyfQB`u18G#~%KbaIHNk?d0+WpJr@%+qEy_?3_pMtv_4zaww`X
z?5{Ar%j$C|mO*xbzze;lIhzGObn?jCeVlPL>8+IX>;L<6|8Fr+n=k1Ww599jg->sD
zOF6hsiB8K~mH7VQwbyK!85wh;s!BK$PrWGEb;QHTNB6(|HcOVHp-oe*b#iV!-hZs&
z=%awut5<7p-c+`I*0znREdu5Y@@9WtvaCD&wxP()`F54&(-(a`vKqqAT;7;330*$>
ztD;KV7X=UbuDhu(@1#%9m>&f4nB5NPt_y)N^*vnKfvf+X{Uwle#<OL1Qo)L{PuZJS
zet+DdB5;I7RXEkpL22ctsX;;S1-E?`6<3}X_q6ZO%(>?!9;nY!;;#R0krSrXCwDA!
zYXTRy`l@KDu64m)Gg%HfP1<QA9MbS6ecnusmI##=j?C=i|5HOwy!m;-*?(T1HE6Yh
zNe!frdHLA6ok<OT8w4DmAD{4ly|U$-Nijw*ymsE+UHR?J&BKlB8%6$GXPIo^-C<&E
z{CP(C<Km=yKM#m2DEaqC&UL^3v5;r);`9UD&!@V-iun0por5~>>E42?dyCrov)^`9
zo5g6eyk~g!?Z&TY<q500X6$|WbfUkf{`c#e_qiu8ZZlu{pzU%-T*4o>LzC7RTIp6R
zuZ#QcRJgmVf4jKi5v5s+9Q>ZBX+CAw&B>m+4b&y(<;}NpWVp!u`s4gOPgXTA&A;M3
zuT_rSxo&zwAb#_~31L^?)wnZW^!xbOWaH(hk0yzRpOkrj?2L_?R#WALs@P5cD_Q0z
zJid13UBuqm#q%oDIzp!OH#jaozTv*9>WWu?ZPU*FdQ&332%Obqz;n+QYv23{Y0*%7
zC)PBZK{xc($zqp7?5n0uXOC5X{ik$>ZFQN&yDdEC46*)83;#2|VZC?i{Q3IdZ@1t7
zCcW#Q|3-y-t&bB0!WX+5R8H{F6o_`*my~*czftP4`%K!4-^bpMb+uvpBmcI;?N{#x
zg(Ll|3T$`2Y`ysJb0fp^bE1=54>cdCcrayWTv>;okW)(U#g`|z<6deR#P0oe_R#%3
zm$nNiF-Guyu}i#s{6Md)Z@uUW1|boVBU3bkf4p2if5n<FUwN*-Ea{Ol?K*PA<=dN^
z&SB1mA-uf3_xYRIc$1EF2=0i{yS6s^_`kouZEuUXCVqNy^2qVyoAd5k@yS|Ud1Rrk
z-N3-1`0K$xTkFEU4;!Ww`MDp@)qgD4v)_Au%>NmB3+=>~PQLfE{{N%naVqa!xbMv}
zcfR$vbVjU$&LsB6)s0Jnv+uo^65kM1`ti@3b$@Oot-rZ>YR=-qS$-Wa9jt=Xw%qu>
zUq;hqYlF=6DfV8w|8~dCoEeqp!wYhvCV1W5$K8q7uPgc9dZ{$!|C|e7?sEqnRqJ`e
z`^Uc0;zDhUz@v}H<==N&%YXX6rFzThr<-1s>{>i?=FH>FchmRHSa02ODf)p2%hUQ@
z%ci+pk-U)pKQvD2gVWCs_W6byidnlR7&&r<{?vW@xn01kGt^N2*2g~z`<)irtLceM
zWYgZe<j{L7rW26@Qjc}a)VQYaySsm>P~`JXr|-Uw(~0~UedC&xQ%A*v$Oldfn0_!+
zM0(wPSW}V9sQ})ufAGi0$17K_1}!`O5NYxD@^b#|cgv*9cF$e4O3N(w){#p~y{)tQ
z+S-ogA9>tw-*+_0asBnlbLO0RbhP{Dzu)gKzAUl%dL>wbhwaqq)1F>lNf#Hn>O^ll
z^WI{vA}C5OH9T)9JW%*xe$Xj>|FkoGMn4bcofONI)fTy!=dQeRg<tH9&4*@$%~o%{
zygvExd&bbEa<cCAvlKrw-Ay;sIQRI=74JzG{^p-=7Mzm&xFD_k&-1p+pjojCKlt6j
z9W!tdVe(Hq)0;ukrotdRu2NOL?uTOiugmjmSOgSV&fEXDSsk_(<gVqHa(H=rCqLMD
zTyF8AMNQY^s(Zcl_f9cPKK9{3GykGhTIF|3#X$?P)6#z3-M$%;jlmmS?(;9d^Ee39
z9|Ysa-w*W3TF)@e7W?`0=h<z&veshDFQ0sLwEN|yrQB+h#pbM7__12u#%9io7a9NT
ztDnotg--qV@%+q5p6^>36c=7^__9dBBTz?UT?cRM?OU-|TqD9eU--Z2di`qGH@&U}
z8e&Vl-g~@PRbjkTz3e{dD2U0P`YcQpcIOWtKC|=rzVCa@jf>ye-v7KWziL-p%I?zF
z*E}>Yn%Gt(etdM)#ntuU>*}zni-I&nxLTbS2F!8$cSX}0!qyP!dX;g1pDiOJ<DTE|
zc2Aiy<-y~}hbO6e&oF+z<yy1-`x%zSY7ZYioHAv~9I@X&fBsBKOPeQldpWZr%iUe2
zj~m(LGV;RDX*)SNRlMDLeL_%BM8t_lN4ptsY)b7`pBn4v$T-)!obABVBGcu&!Io=?
zbQyODIlyht($LX)vhldw;fDnU&*zpKrJN8@Z7`XzV1WW?YEZuZPhr%X_qVooZ_U0A
zvbS4(e$A$xu@>)7oIn5k-R}2lhK3V4h1CoyKc!5XG$~?lm1$yPV#(WEQx_~y*tBUA
z2OnP;Q-{;S01XkYqw_gb8=yg;Au@GCgigk+w!;q@5?)?f`sMX?{>2wNZr^>e>rK6t
zmzUR#&FTE7r|aA6e*63><ZN7P-?Ge{+uM3)%#b+NBl$QpenSEyx0nvYgMGi>DQj!5
z-Wd}DHQ9vOiy;uo{-bF)(<i3p<IxBmF&;MNW;R|WE2~*kwZk_RJ@t~SdZF0HFMsaT
zRPCKVpUt)`eAFUjFXidu!&6vT=$lvm`Ptblr|3ojCQa4C!a~piC0n+boZoiiM#Q1R
zhj;#X)a~ix^W?I>eXg6oC^Tf#r4SzU({}2}NZ?6esGA%#FDGp}gRSl5(D2ySvuTIZ
zHecMD9bWb2#lcfkwQp`t=kFHRPrI|D5Ok2}k|j%4bY2ctP*iN3sO)aG^X`->B78Cy
z7oL=fKIgl5@uJQDKc6#ZwO!3h{r~T8&8L&<4SGE)s;Yq@AxAzwK3@5BYPdzoivZ*5
z7(vA&0t$jRG?&KQz4H$m9&_?F7+n?y%=x`Wv~I==#w`aL@{4z0_L-t!*_WVRyL9uq
zbHU5~ct3srzMpG{L<VPs-|qHwb5(~;%QCxp*$y9CvP8u_cW%6BysMRAjIsgWv=d@X
zXVOoc-#k@Gpk3vblXdkpwUa7qx1DpAi@kkH_vluIUy3eUCS0mmCi7Ln!#!*F-Jsdq
z3$L~Qe)Y=kRrbYrj$@vV?h1c+DsCh!X>$~tt-SQAh~nKtN&;<cw+pz<%aZ%T9&Enx
zf~z9$rnkFa<O%_&9%eg6C-2!@Edu2pn$PF0dK;{2Za)3wWcBMiYVYl-JTu$;Jx|q=
z01YWGH#fHOdzI;1Z!ej0r~3Wg^c#zRDYkrIPGf$&=T;rly6HjFOpY4r{c%5|61?KG
zUd`NGUb{>C1KoHoDc0O!RXQ+Hv1Z9y%|BULED?>#L7R@Kcf{ApX}{h2^}elpOZKE}
zo+d>H?gP(zEULZ*^*ouN_A|G?QB_#YL-f^(01c6@&s>U2bMoXxxLOw#t`V0tG?qPC
zv7nH@^tpWHf$#(WFNV)svF>n>r13lUd2CAO7sNjoYB%+*PC3>iX&-ja!2OJ&oRgiR
zKybr>v=47%5@xs6e3<{~m)7ctcAH(-&i8(_TvBG=u{n8@qk`j^vR!W`Z~s%Bk@ocL
z^fQ8Udp}HT@t$>fFPoyEZ`QgaODy@?YBqlQzbP+w4X>h0eS&JJYnZx0jMvU*AvJ5d
z>;AgQY>vt;oH#N4`0=;rPju_=J8@~L_sP?zt#t(z<ZC`Kt`46c-TiES%_q;a^YiZB
z$<tVMFsn3+m6f%!`un>ci@V2#oX#+=Tb*{fJm^%m|Iu%){abb%QD68%IytBC^8EG(
zZ{|5nP~kqA+^u$M)vK>Oi8pReUCFdekt2)k{kbZYH<LajJYxA-UHp3ysDyA0UZ~_C
z!gX}#Nw-2{wR_J0GL`MJltgy$pXALE5`L*JK0Q~!sbl&4x?i;qzC9~`KWD+*g9$(E
zG&M7C^++1W>1Edh|4Gtpt7I~~w!3(>;zXCP9N+fb{~s%*Ix|#UZkwc>Z^iOevpg>r
zN=x4Uq~Wo$cH?pbj$3`5ig^`NIC{PweLF>DX{2ZLWZlWrmn`0S>bbJhZT3k9MzbEU
z)C=CY#2>w``Ojh1PY1qdmdY(xY$@eg^7rY+mNE{JX$iu8O5&NTH&ws=_v*$Z@uTMD
zzEiK)$6YIb@ptthllaf;J#NllHg~zbsS4AR-n7Z*A1L;(limDm>p}L@X1%j?+oX8U
zOg|*Nv*6pMBahe{K9o!9*lt$mtyf%g{{6Q-^Nc*NN!<)ityg6EAoujqan1w0Tip6*
z{c_;A=zQu~WM-BL$GROFUEI657d74eF)POO+t!^vDPj_ld%ZthUgdM=)=k_0%LD$*
zlrU9j5)_}&$yX@&Ao%n58}E!J1m~n3wwv+4TFuP8x$e>|5yc}{LqzPiG1Pj+_lrBl
z=r8@V%y66jFZb@<HPz|+wQFLRr*D|ru{nxG@Cb9UTdnfExSG8++tyTm-hJrJ?Ow}6
z+K=1<MH%n5rd;e>f7G^9_^JEZxBcMK-?tG|=N#R6oXt><dH#aulk8U)>{Qg|KcmLM
z%amMPslmZ4w!yV$S$_<tLG7<EFRv)o&G1pXwI%a$W&M{IfhKEfiWF2-S~@st6&GI3
zdU~WYi`l26yZdmC+2gX^o_>DoHt1Se%{p-47pvcr<;#VIg&$Xf7AQM9I=0$PoH&t%
z{q-Z~n;&axYcp?dN^Pwx+dcQtA*ZhH?$^-=A|!a)#M92qC{)qZd>P#!)OAnDU|Z2~
z@Bi1`UA}UB-1D9H>%`Y_x1x_G^xuBu`Y2vF%jUtyuQzpSQ)c@_&yG!v?zT&e`FYeq
z@Z!>2N4pjoTs_rpTR(YQ4Ex*l9Zz?$iieuNRBYQn<%E8D-lX08ZNe7Ie?6#v;>gnX
zUqoZ`JDer7<g`@m9NzqUHG{w7`+V{HGC!B^soN^h!8rMByy8oKffw0JqH9c(CY<$k
z?Cf6AHI*B-7C`vsH!k5b4;|C2wycStaQz~Ww&YGx;~B1Pzb<UAHJErX?anL}<@*Qw
z7Q3cAtNc1yB}1Z4;^To&jHmBO#hD~+^DvN_k!}>_wA+nGMRAApzh?=bawJo3`)$%s
zS7z<&s$V@X@UVfTmYY;WY-`H2C6ltfkL#XRfA+_xv7}cb<gI1KrL*#qr&n!hk5JmF
zkY#c4U#<a%^383Jb56%NrWJb4og6dw&@Z7E!fXeoeK{JsZ9C^XuPOD}e}h8$`1%(9
z{&42U)&n64m9fV^J>psr{xUoLWwrVS&RCI`Og-%TavRR7Jv<cm&_^;~^-R%{d%w5v
zw>suN=<`;p{Aq0;mVer^S58Z$YuAfwdL2t<v+DkNZNF?QcWd3+2iFo6_v|%jnjaR*
z`Nul=&*j%&V-lFESl+v=f6FW8z-A|MRewYNz5i$av0YUCqa@_COE`m1_4+iwzPBpB
zi_ItIpI^1XKj})qnYJ#+s<3dy$ZIA=xi5EY`E+L0zhw%$TzFVkbt&kbJ^Ag-Do5sp
z(=zlr<oveO%P=`kGwod~dHUqW(0chyqZuznuJuoAe9Q4Yw=uYQLg1uB+j^dgSbko0
zSN({P=lmBFe;Kwk=DaTa=>F`zv0JTjpU%FxI=%<er*yoI_BX8P7HpffdHSx{)`-p5
z!!wM3Z$D_RB3SHTb1C<Ds&(hy1oOT}p9)<hYB@Xhtmv|xZYw<ft%_cBmFw)fwHsK<
z*WP1y*SmJ-?2oo@M^ZZ34n$7s+PmS8+~p_I&G{Zm46}B(Oj`44fmh-N0Rhu1pZ8f5
zvj!DE5VvDkytC$^-_3pJCW*vso9uCxlW8*JzwNK33%C6Ky6F{fCpa5FmjJh}o{P<P
zRdKUh#P>1zh;2vmRHN(e?an?HJTLnGybir!wCdU4=eo_Bn@@#@{Qt}L<god*JO8(r
zet7k~Lp1t8nALKr2kgw%2jbT|-7^w9qPgzy?nm!CwpxF=u3qOF_3GS<N6k-?`MUD_
zYd@uUPd;g~cH22dMn<1mCMO?1Ju}mI>2`)oTeHLU_I?RsEco!iao>+e-CC>vD=91Q
ze7o&-%f*Z(8#YY19#_5AX@0lfE)NwowQDae4!mB!U$31{R!c}oh#^*>^8McLDKi@c
zB_vL~-F{#1&)=_|A6vP_Pd#~(qNJ>>J*VA#*0PC{CLNk(n*HS8-`}r`92xR`W*R-6
z{vrI=Hvx$}@u^}rx4#f>+x~;`!ryCVNq4=gvtuPQPZuYhE_@*Ut~r0jKZbin2`uJ%
z@_Kc93isYI*S~t%e37?+xz6s0h$e6OE2=4PP8^=~R6)y-<-Z2E<J!LlKP45#d(!@{
zUbs^wa`)##ksTef0(}>cH=MkFBK7@OVR!MRr(Z1!dDVO{=fSV|_O3AJFFaZ2gv^gm
zOARPF<dxuUpYwE4Q$OR!YdnUF&o`V*R%=T1x!KktR=1}zf4bCu!B$m0yT~f1x_w_P
zf}Gy-9XzvVtMlG{j_c1@Ydv3cMP0&)+2_w=ea@sOtb!qzGB2p)*iATZZ*Ql;y>^#@
z;zIAv{{P7bcsAes@Mx>7T;Gn3r-hY{1bsd3G&#>~-k+)0&HnqQMfWp*c(P!<>yG^H
ztiPwW$vxlQoPT2d_q|P1q;#2XeY&*4_3FIIXG70Sz0X=@=bYBuy1ROx#<8vY*LNLI
zT6*mL%HoRT&woX%wERwVUy`58v47g0f{#v3wIz(jU(DH3UhWBvod4R&_R!O}@77)W
z9>kV0>$iLJ!5b5%DE|LY^>^izqU@K3_6+azbL;0A>ommNQJ?ej`qE^ft<!$3oM_-J
zcHZa9L&;>G{rQ1P9ZnZzO7i88ye=0>G88e-`tJ~I7raj6(0!rvb5viJzQ54Iq1eXA
z?0tV%<ME|af;c`(6zEp9++lU<2n;&4s;gA@$JW9#a?>leCkB0g8DcKyxpJfCU-P)z
z73MR;{>D8%>A1P`Lw4j+{TIpC_b}%hr2k)?F>CgX1K;+Pd{jEWvf{gL$rFRRx|Z}e
zn<W13*nT}bDd)DeVW^O_$;-6DPtX56?{81-++0)Wy<cp)QSAluL;EkW*ft!_ef+yQ
z|I@v1D>vov7;_1itDO@GFRu{jzPSFBVc3$o-}io7tLsZ``P^%fcp#WZE$_qjLm4YA
zh1ckoYqyJipSXZqeq-%DLC1~LL+w%--n9Pqj5LnB#a))X>4-r5;TwDjr*HdRyZ3+c
zPt9TmjviU>)BE0s-rjGKEa_gq--T`KE<cy@YOaPwUyiD*mw3DLSmImx4>^-(&E0#y
z-SccN>jC?sj^pCfZJTTDw@hHzxc9zD-9zS8U(dfiq4xYkb;`SWic4>&G2M&X7o)-_
zub0iY7Tg(rB;&xTz}5OF=J9)ntIHR8Em?B-;g+u4)c4Q-_s#ezSYse-Sy=M*_x}H~
zhpPYoKj&&wll=AJKmWhtAM52qa`m?zy41U&METLKi5~mirbyne=P`TJ#HuY|U%k{K
z-{D^4wkO6XQ;bTVnTT1*8>MjM-rgqq@#9B{Uf<yJQC{E)SljP+lxu2hJ3BiQUtCz2
z^z+kGp$Ds0ulv*?&(1HGa(7p0=`9lpo+HPP3(L#vhpme_d1<Nl>s?beHa0d2^UOHb
zwB}R8t-seQ{AZtjcI-*E%BE@#-CwQ6MZsr<7f0W-I&n(9+^gZlyMsMdo40q!3-(?-
ze&7cG@6N}sH>W1f`p01Xsh8X4k$d8-sq$*;Ca+xm_3CUld1l-9Ij28Nud4d9;i+Zh
z_d{{l_V4k(RrH1P-VAQ1ow=7a6nmI9@1J;0+-=kU-(K+(sxEy$$Ty`^{$@4TkE%0V
zku$Q^uB`UwzT4LPaABK_@`?LLn!}HA&OZEB&{)cA!v4<h|L?^fah;levN(HElaP2~
zV;T?BuW~NM3->){GB7nv;P3mh>FM!){>u78OF6e!uUkDuO5M9JNknbYpT`Cq%FM~@
z7q~h^pJJJCtK&oV$=FW)E`?&2_itxtnZ8_hVPbcngy!rQ6Fs_QDsS9<nt7_{(2>pJ
z{}g_0{qVy5$?eSrJJz~PT~{J2XFjn^(Y7+<WP(@BQ(@2PTlY3|N5?uRJqchsBig#_
z*n@)GwY9uoyN?JusW6F8-#7KZ>$utR?C)H~H~r>T{N=4_K5tX=SA`4rk8H{2meQ@8
zk|@NtEH?VUv%P9vURU-^a4J+Ylwdi3XOU^t9}VXR&*n{3kJxS8aOI2C@r{=cHpi{s
zKRHN_Z9>qpsn=L{t}MCj?68-0!ovQo@4npFdw%QwWyw2#ZrXTSp~vO-%Vf9zV$%hs
zZ`@OExZ>6l@BQxGPo;x)5BKbUJpYPWS*3gW44$-k^1oKUkTgAWd0Mh{r`lbYUt13;
z^z?Y{=q*#UJ$iq7tjg(QdkwrpcE+xp`2K{_33Zvp1`m_JJpFYp_{RL*oliBZ3eNDx
z%02&eE|_7%uC9owR{WhQ5wBl=Fl9Bc$y=1aLiL$(V#Q;Yso@*1FfUe}v~Bttv9$e{
zI6Tkx?M;wBlyFFWgYBV&gF;t0C#!b-($W6N`_}Wd<9!az^^;jw7EjEx&U4p0lyNZO
zi@t5X_^izWXG2*WJdY`PZePyQP=Cas#UN;!rIA6}l;hhBB0luXI0gO^YT%lvarCA4
ziu0G7FRC}K(7XKMqrbq)*ZET%o_CbEG4H?f_zQRl$s#)tG`?eTJ)<D-#B+IvZC#C%
zBR^bqI&!Ucmqp>_{Q`jtPk8?de^amI-T&f4+WWwW{lWb&K0Mp~^nq?&&l`SzKbK=J
z2cF$Ec&&Y8;ja1m*-w6_8hkw)eD1BiT!+1@^wvw;a-%OUbZ)o$tsAo=KrcE>&a?is
z?)Huk9|{=i{(N+=eBx0l)%fU9l8Nu*>G5?FA0O`*XAqAq5&Zq_t+JWfG{3o4i~%7b
zNB;c$yt;PP=BTxMem<KW#Nk*`VZqGC^TA~SXz@l*4^P><JCUo;GZoHs*}djd@#cd$
z3vT;Xoia%8oc&e*-Bj_jFZ39y?%Z;lb7xAh{#>o>aK_^GF{<xx6t3jR6>m^I;<JAD
z?TxQq#<Fbvw)pLgPoi`7-`#ywxsG9ntW@;>>W;<TmzS<Jd3$-|Q%RZVd4UgaysUo`
zSaQfMAiK77iB0P-*1hlYUhfpxe|LYVl&+gq%vGW3SI>6#THg3PSM=9z-L{WRmJ5~%
ziQa7W)0@A~m1#@ox71^2-@0x$tEyVFu~zx$oT)F1&aR7DSNo2?|MK>p4$<p;7cVc?
z{i!^Ad!5(EoYUHu)ECR|(mJPHcVn(pzOKi_&tc0Smv}EaT(jftq=>?|tyf*LJ(Tj^
zTYWz3E&T6Q;g98q-+%hom$~V}L~e&A@!IR&T13X&{`lTBZn=6`tlsyO^~#5~tCoMS
z@#N{*E7P#r+UCIV-ODD&Y?%G=^WoIp7v}A;uA0qIuw!k{eEGPC{l%s2zcq#JV`fbb
zH@mARu3pdRaQ;NM>!k_#oEu#(sqN4%S3CFQ?AoWo@pqNm3^cx-lByMnOU%sw|B>T;
z?)<222QSzCXI*b>6}P@|pMCb~7n0S9z2CGR{*B)2;<a=2n_lqccIppSU0U|K!C0x`
zPMxdDzhln6NvH46IR7?$%k#6A>aX9e3DB6;^YQTFjxTHLf9<+uz^(ngFZ<-=_j4r~
zT{s@H$Gp4x<-J$zKi{1UMs6H}8cTIn^}m%qe&=u7_8%W#PwcPA|NVGgN$<mb8)Ghi
zbW|&;TH_|&uPcA>;h(oIKaLfZpBI;usAgq&Yy}F6NfuEXCV#x&epz#ket!Qw7Ke?-
z`%m34U3hu%lur4w?Ni0g?kI&Xdu4j^_pzR5D-Yi9a46Q0Jyd19@^;C`e|?!k2UgyU
zocK%kGyh)I?<wmKKinpm!T0ngcfCO8(wB3rTD}RM4&FDB!8t1KvE+t-zmKQ<{4Dr)
zSxx#iFS)nh_c3s6b@`?%v?F`hOuxwD-YrkxuDGCP8hef-yP7@qQM+xuxcfBz$?q;@
zcsFY{JP5lkbTzlC_xsD=bsZCftTwWgFHhb7y+w5eH-n(8yddk!;?%fL=}%Pa)ehgf
z>w9|Nd#;8_XF_HE*0wyanwGNOxmYyGfHl#8HIegWpKiXjTQNu7Ls9vpKa1Tu7JX3_
zI-vi^sXzXxWcRAQAFVh3l$$x<ihZ%a%EZ|D0*RdUtO`rcx?I}+pLw|{@8XH413+a-
zfX2DPbG!ch<Z5*aRG!@`>G{0vomr8B&n}r|ceteOFJBI1%#gDAQ*<@*rhXk`dFHd_
ziF;4qwvP?i`o36x%J#bkY-0b#E6)~4%;DhoYk9kQV*UO`t(WDmyr*w7NSyNT{FNUE
zy5t;gyS<O)H_N%9Ag&XkaC(t()}kFdX56_GbKd^FNVKb~>(#v5`)aLsm%S`r?zVX1
z$H&LJ4U>;?Tv+T<_v0aZWJt*0I}KBWR$uk<^yFN*a^;!X=Kgs%Hyzzvdt*al>Hk!&
z-nlG`yl&0^mK^;+ekuD^nLi&btnI8`35xBydxLGU|KIkA^v>CL<ELHs&NNo?YM3Xs
zn#X-%_u>6v^YyL2I|%A!pWW)~B*etgbM+|0*_DMg&W|sB`_cAW;Nnsf2Jb@~X4)RH
zWk24v|4+ff89Op&?0A1ebkX_0qOAsJ6?S>L?A1HAkw<!euC92WkJ{h!$)y=fQg7P+
z=h_=~NBs63(QTr)@38!k+PSB`^46;VIvx|_*IRU6UOW5TiP8_B?xg&@U|pS(Sa|j7
z@5NR<n%yx8FE{E})_%5?`^c<tde*Vsx0j!2pUyk+<x%(5w$p{u6<hma`o!Kmnw#5S
zb?)SK5r-A|CAE6&4B=b%-~TN6_veS|DV_2Rw~gzcKc0Kp_Pu^~HM<>~y+3ci>&f|s
z*`N3B*}64t;WD1tt7ka5>$Ud9bb0-E{e9GM)7i5P`-HyFUE6Q^WMAQ)>#tu0#hhKc
z@O@@#!SZEupUB)fd2Puz5iZxeF_%`qv*TSDen-+b)m(~0qjoOensr-hnFGSE9GRY#
z)qnNK4Lfrlz3RPMrE=?Y_AGYV+b?sQ)9%hkeYq&38Nx@~S8r8Z>NZh%`je)+dp^7G
z40x2zrLtt&l)$MwH~p=hxAFCF=KLVFI))s-_#@%f^Cmy7eSc8nOX<wh!OuRNxy4x&
zeXK|(@9+1mCuX{51y<g=l+3!@=6BWdx;OWe)^M1#zk2>q^lgDbajQtc;?I8BQhkpO
zi~h4*TQz0PN&R!$LRX%4UShZqbM%R7{jr7jt30#cO<UE*xZPNMyYlo&YeG{h=Wg~-
z*gfmc%BCxGMAD~R5Bu1E;r|)Ni-!dlJ*v9autJc5Bk{`@X4}%R(u{XWclu&vT-hx)
zKDCRKQ&loxS9x)K`jz{Uph+i<b3q|29Zm}^$_<3uK3{2xUd$L*E%NiLQp;u5-F%0?
zF<;o6Tshyr{*o*2WI?+sshf|hTCVcN>o;AOXP$q_<k(Bg4M$gB`#QNiv{(20_twb&
z86L-0b@fQIJ#KsXo1NELWa^cz?ps|J+Plm*<CC#qcwy?$#xH;G$+!AnFV!W*#nqdd
zn>)L-=HH0hU$^)9jjyR^XPIvDpKr&cprzII;X^@DQP#{q8zc{}%Kqk8zxDfTk;n-_
zPPb;|M8%7A#xH3tOHQ^l*#9qc8CTyl53kAI?8jbBl&YKfH1c$p|E&u#y#F<3*7U}F
zed?gtvuk(#p7I%wCil+X!khIpeBQq(hm6|{et9QV_aqD0IjZR#Omq9ceEW$T^VEaG
zUryEw5{Qcbowhh3;CaIN(!0fL3SasP-DXSFvyGn~{ps<qSKW8=Zp8;I)z!J+)4gEY
zJd^6r{Ch(myWXF_d1c(cBUAj88uslnJs!1pLg-8ZZ;?XBr?cL7ZOLE#W0TU?=zsUV
z=Q7mv>?`4WfBf4SQ4h_V^L|?2Hm*N@UgQMx-uo-A8}8ltzUjIlM{H$m%^U7-;-CTU
zUvswb2ZX(GXR;5y{M`LOYn}eBKn_C(ubm66lAStcH~e299^jvO!t%?T%EVSCy@~&>
zieJdp31r+EGF>=s;fn6+cRQbNx%uwGLgwJ*erq?Jcu=Ec_T)-Xe5l%uIo<p7IaJMJ
z1+JUC)NZ-qad_XIItQ5vJYS{<T{F2*wS509{iSO@xNEItHIldeD|*1%sbgiStc{7u
zl^Js<zdc!M@&7^eJ+sD7EA}^6M%(6^DlT2(>hSZH<nG&E>(<t3YA*isxZ|TfzfD|e
zO`K`+b(?qZei|_}J_`_Xsw&WU-_KQ>_u`X9<FkT^0(a&%>VEZ@qWiKta+cBU%jxeL
zBRA!r$xv)*T)6hX)BG8MNv^N9f9c!D(y;cW_m8CK`(^$wNK@KvqZsq8>pLgwal7e9
zXKELUy!(1*_RqF&i!O_vJTz<f%t>#yPD#<5?5ZxlXy@zl;&+crZDmb$=B?;_)Z=Qj
z;^|bT1Nt=^9$fgJ;_&6grK1jdUPj@90=6>yKm3#MY5c)bb|7Gu*O|B-;_04uotO95
zGu@M~OyAl6bzgrlXbSC7jw`skdgox@Ld{3l79Cm;t9>JU*MolnQ9BtnmCC=dSg~Ku
z(&2si&sKwS&6MYdn?eiL?%UDzL^$BvpNx-<@6zA@T2X9w>wMPMO$i5?Dlhw*SI#^0
z>GS8vO(~wuqK$9f<lM>IzC6s+!^7h(lZWY#w%->XdhJbEvG>5qhw)!TEUMF%pSULO
z`YLlnUbi^=v*lNB+s}XSiD_Z#%QZ1^6ZxJUXyd=hwz*N;?xlVd?=@vlznl|^KOb95
z>7JNbbNcXv9811`!oL@@eBd-Hy!`&KtIvA_feW=kdpu&NhOU3i@_Tm0=Y4vIQUtc-
zK6H;*P$#?TlWfhF9~FyhdU>?=PqS?GTk~z!;$$sh!Jv%+*;xzqHhk@pJ9jqrUude)
zo4<4aPr1sexOcI;z}x$?#29mTE<5Zz@9(xH`UhjrM=eU6)-_Q{y=&FF8)vtt2R+g{
za(@ZCX6w&mS5BAZdT2_DmCK5|ytXeZE9aEYt6!8;e4lOB=?Ot$o-7(m&j>orahPww
z@<Y6!l-KMZ^AygBU-{=d#-DxDd$S;GtG!n8p>vtnri(sTJbCiump3;*Z@FP6)ypGc
zzz`oF@8u=6J?l}<@#7EH><(t;<TR;d5zsWPUl6bC`;}py&fjoG#TLOGM^<OL@|uYS
z>ov4Y|F?STi4z_?aR;Ymy8b$wv;M`yJC|RJ{{0d6_x>%bnR6poue$M4)V9gv|Ftb2
z{0~^qy>{)((Tq)X$(c_#zOFD$4tG0gc<0j7&Oa;i-t1a**H+1F!JlWp`g>CM?0Tv9
z^3tjQ|D^r@oeIugH_e~-S5!pLKb9HJ61TtkIrLZjEIH2;`R2^(P)?q_P*aYJ^LEdC
zbY|)k*}pSBeEXiv`EFUh0NbBKzaNX=o8QsL&%NEY`-|-5ly?)ex)_-buKnL6;HGoX
z)^*4AuR4DJ*E)VTzb7bDmnx{R^sD_EOKDAy*~-j|+PM=A9?Mq>PCM`^<IbYV-77fn
zZ(vk%DfZYLFO&H8{nr|oH$QjV1R8)RwCC`Hr;Gn+e)Lm+`mJi-XTM_8!Yy)@g@>1(
z*y;WCo4>fiI@yKWckh*3E;aj+S780EEt$a&wb<F&Cr_Ag;9xVmbjtAzlO%&F{z4XW
zdFOk)EOVCb5xd)V^ZpU$<6lE7*@Ac8{T6=Yk@&-A)7^E#>o}8>Y@Scw7wW%#O7Q}l
zt>Fo4^dHV`I&m{TLce;NfbsPj>j;&eOX{MRuBCl`J9YJv&9kQXe_iS`gE4l4;S82p
z-j6g&HrD6O>Uk-v#?bWm&#T<aIU+nSLN+>lU-v|5S#6O++7q+9O}CzgK0cC?b7T7D
zP|Z_nM}$20*-qxTFZSi5mRXeBhkxO#wiZW!PhTZtu~%iL`F6XA_n!RI*ZjEo#V~B|
zIwuJO>6%mDFZ$IcT}b-!c;2O{I~nf3sb0DzB5!fs3$ZJkaydU-zjXbon4pl;mIa*Q
z^Kad)`yu)IyX>mzwrBf)iA)RC*b})iiFM`5<pBz7*o=&fCIlH3K00C*{$u{>h*+_v
zGo{~G>kB!C#kGDs#%p5tafMz}$Z-Mv-BML5F{L^zZyJ`iy$vm}(CVA6IL*Vzt4}b4
zZ)tEu=v}J=GC@muA8dQ)AD(F)S<~`Ar*_A_bs>_wb*}crsx{vfPULv7F6~WJ{iF0l
zI)*O4wl0c(lAzZicd&i>Te1H!l{@duTe-X?OZd*z-Bo)OblmFsp5>|DE}QdDSMRVw
zPs{IPpKcvJef0M0yie+1UrYVn`Yh+b+cgq`QD#5a@9eVN^u<Z?V(Kc6>}qv2@74uQ
zJ<~j*zE#KX$Wc#y*tzOp-&*#%(9{Py=VCms-4oCLvfSzo>+Zs+%Lc!<9um4Dcz?sa
z2rp%q?n~mqC7;aw?>DRvJoM)NvOg83SN=0}y!c^IQnRC}KhNDPbN0WgfB(QsNFMoj
zLgo{jIn8}1oLzW>t9`GS>DKGn(vM0GPUk*-yFR)-VmtGiZ=bf!4|h&mC+8~kdaCb@
ztoCH}g}$byQ_nNqdBJ~ct6NjZJRL)+UeP0sn>spQ{hF62BqX%s!y#_l<6=$<EeUsa
z6h7Mj|L^)OQLpD;-yga<Y@Uh0tYuea|0XUu6<ql}`t(tWX3q!G&w_VyyU8=h=4Tw9
zw*8e@#xJ`Yjb+oP)>WwFRDbVavDm5EzDU^2|8Jjn+-uc+yUTh@tWWLdU^Lv<^LNAi
zA5YKuZqnHrnzB7%-OsWO9WPcbx4-eV(rEv^y^*_ezV^4Q=-Z=w^v3785l$r^l^10j
z%(VW*_<_^3TJ-jo>i1!<dulrGo;}{(f13LiTc_gPFO~0hXvFs{U!XPbgsy#E#DbYC
z0_2T8zfxbe<hf-*c3!5*i&LJvC%E*9zERwnz`xmBUFTSN4M%sl+=p8mc6FW5@l3qi
z$y&4ZJL}82>-XqwT9diML|v`f?(%i370Q~e)!JV=KlUHb(U`An9a;0LwQ>D>qob3z
zY2U7zv;O<OCHV#14t?vE&y+Zzw{*?Af9{h0%-a`gYsa<<tX<tHwzIA1=~IIX3-&mw
zO+NoTZ~NWNTYgkHO1wQh%a6e_PJ%Jz>P`QJAC?6#_q$W^xYsxD`)U3CPkwxS?3?#J
z=W#|D!^J{S_K3WuF=ySUEm3ZZH!|$#YjeF2$1p|n_~BLoyP#92n9rNWt$*&Vx%ycm
z%aSQ&iY_(=f;al->1_yG6Sn%~%WeNt^kU~;G*g+#yffNE+vb7f?qj7p?hETi2&=Ah
zGCAAIvT4oAHP-tY^1to%nYj7iOJ?J)e#ND28oeHwvR68LCMAph+QRdu;e*gs{}AJ{
zzv-`?=gmGVz02lYY^Od~_r>|1cb9c*?(d(%miPqJU0=&&tuWDM@3*MRO+PernS^%i
zzpi7r<my$9#0SgXU2g8buGBE+#;=Ag*Ct)M^!AK$@^SmrW9RB0N>A#jKa#){9i!Nk
zq`!R4k;sBOE`b$~mP_ULnWi&-JM{O-@*2%zzJ0A%r1l+HY*A~tkn`6B$*W&A&mYx3
z8KENU%3dfU3mO$<yr^vO^C(m5SLbQhGoy>63vc=bl@uvPR;Qox(%d}D?ui#@X;znU
z4<t7ob}Y&$KehT(#Xse}%h(;BSL|3Y`QNYWTPHj;HMjh|ebsNP*bi6NfB4WlL4f<?
z#wsnHhU@zs_WX;uy7a*R+1%wZyw9HfKI-d!-ZwToPiFPiu4S3?UUaNjp%D~xO1?o!
zS^2d3j_%oJ|I2cJ{Q6aN*7SOZ(ZxsC<Lg1k35s64c#(ybweaWD>D@bvpI`HyxG_Sf
zN6z+EvE1+P@7Ei<cJP!e@k*&~eCJT{T*1GvD7vq?^?TmRf;ZEg54rw7`Kx`^@wFe5
zPDit^{vlTHY0@Sx)T(;KXSJfB%Xgjl2m9VV-8<*bBKL+2y_2t&#D2O|{+sK<Vy|~M
z4Bg)Rc(Gzjnq|j61(%ZfBK@j2dNf3NtYR;BY1>IF)OZD_iO%2hP^ZxNQ!ls8^S3&M
z8^27<<qg}oBzn{D)5%}<t+!=RPLEZn+gUuB$CG2hb=jvo*YejqpSsIy{sp;!$-b+d
zA5T7d{O7Ub3ifqd+C4fxD&M$&gnN6bNcsQj?Ik;;)>XZ;i*i|b)pf#rPQ?fByrVm3
z#>=lP*yq;#AU`>}({i=(lJBSDSKsw5dbe=$TP3TbOm{9+&Wfo1<IXypwFI^npi(1W
zy8Y9a?6Sz)w_RhIPCQ9<PAz@uD%Es0^i1EHsq<o<T`&8wJEHo}ajxfuvCG|U)^A>W
z+;YzT$5Z+wpUNNSjXibwZ2gYUo;gc}n>QVKGU-xWt?E@bg{3}XPC3r=Ekq849;nwY
z{p{EMb>@^!j>q3$&v$8!T;^IoBg1}?;k~f)hjf>l$Y_dmxqbMXWzC$IVO72Q8!NNu
zyX+-XiZY#ZI25Nb|99~Z7iEg!2{~u`M7QD0%CqyP7|H%9cdofHb<@X`?>qkKGOl}X
z(>ir!v1QbT?(f_EnG;g}oGs;2@L#uQl5C{*>6#B)rr&M8+OCu?w|mp|OUgm<JB;=n
zKAhzJ>k(J-_0YGcF6%B8dH1#Bd!gf8PhG13)!M|3#`iy4U0Of&`Tww`E9b?`YVNt@
z`FrwF_sYV@xkYuWZ5RcluH3AM5uYgar&;#mN5!s7;>r3qn1c>a+s+$(&#Z`VuX6Oa
z+VGaGyQLYL4Hw+{TYmoQ#7&$^#*Y0@IDB{b_HW5uT0g}kTv7GrYX%Lk|Ggg${QkiG
z-u>n-#_V%dCgEon)!%B1PKo;@UMjn*uJtrz%)A>iW?nu+;ckwYbz>aw&D{5awob~%
z;`{!v8s^Wur^m9#NHX%9&-1zeUY+V*urz#1b(&ty_B~tfpYLeTztY<0p6BFO7kdAF
z@6Cj*%5rl$dia{{za2h3Ur8*#A$q-wnH$4K%L7qSZkMfJD6JRJN&E1b_5P}Z>{D;H
z?d$ru>Xwz|T)&{8ppO3Q+~IL`Kc9lu;%?foVZyfD+mmL@c=59O$A^bp{F?*?1tWCC
zoSaStYf1FFMQywCI_1gp=jKr+lGbHwG&WbixS(j3bHgDjYSx~|eby}p6BfAl%e}e3
zf4;2sD!)Hcy>7e8-}fC&Qnav`5x2Lh^Flyu&W77>b)rIwqZs(@ih3Pd0)Op%{V?=T
z&HX(g-_EU!h%l<m-1X+S1AC%@bcd{fpUd@xP2WRep4`kTU`Z{tJar*v($@3u6Te>G
zt^MQ6@#=QYOz{H?R>nFwR4iA}tFznq%E#p;`;x~$rh&$)7PRV%|5=;VC>6b~d1-&n
z>d#kJCqE6gPCfKOLhzd6gdg6Ec78wcRJ7*i->Zgve*)x^QaA3N#&Iw}vvXC_8Sd52
zk30SOPxY&ni;Hb;)GK84`RTo<V%?;IK>0a&C&Ty8pHjbj%~pmTRRJb}2knyH-Qt-U
z{bWh<8vE<~y@GF(|Ng9tJ$h(4)5^6r+n&7L_E2`7=pl#p4fpmKCT;yu^uD;L{F~LA
zcS0`0Q?725_}jt%&h7PrzPRIN7c|%COG&X8Z)f`Obl&qPtQVDA94=U=srd8F(tRd3
zLsd3UTKV>!Ggsp*kM6(mc~1Hz4-UtkdYgmOJZiK%O=S=NZkqDshX15o+jlSZmp;k2
zjsN7bUFO8yL;3FZAKxs0`g2}i%Y)AsSp^!bKMFat2&`?K7+1UB{%UjWW|iiT%+Ugm
z>pz9~PK>+Mls`Rf&L-Jbr;7$*`KMFwzo@WsSDC+Qty8$f`~Nc{%a2=42-?*mz}*n-
zJ^S4O&?fC3hEr_G>K{&P%5M?kHn0Dk_dHD8Cf8_&C&$Zkvz4!ZIy&$9jk#N=357c@
z=6+e(Eibm%KDTMt1+^Wkm!DPWDdBqE9lgt9%JTcsH9Nms{=DOA&)JwzaC-F&s|Ud!
z4=>!lG<w$#oquJ9>kj{&_t*aZ-!<uT_HVzQy{I(6T}-`RjsI!>@)Hxi+b?kM*!g<0
zoI2l=JhlZFCN_H)Cm8)mFpHRRC3n}4n(v!~Cg-^wz5iz8`wMTv1gsst<-geZ+dWn(
zscN5B-76Wc%g;Qc@0Bgt&EoB$#Ax`GaiZ$X(^8^Rxm#QwJ(lmkd0u<d4Vjksh<KB5
z#czlH&f8ZdJ7LqTH&x#s_1xDKj_A5vKl$O?_rmvHYIR?JT{u6QJ!sRvkX+Evfz!o1
z;Lg;XXpeoaCO!;1ORKIP`KqRTri!QXX~5swJjOpO^eYaZXNo`P!d7`!@|Ns{M?o%e
ziaGa~ck{h=Jug3p<FxtV@29{1eE$Dz^Z&EiF^m4Z`td#7;Op5{-;(sN-k!Ht{O6O{
zQi+Q{!Y-SfO)$8k)xe+=wZ-FJ+3nmzIcAp^xpJ%d&I);Y<K)ScZ*FZ}?Q}bJdaRmN
z$%+|=?%%&ZfA{-+(F}k7d_G_F_*ieL>^`o}&dzyG8_Rajm9M`NzJK}Br5p3^TD9>=
zGQCjpEGpWhqp?E6Btl1Q-R^h0w4Q?|*ydOkr`UGQ_uhWn)?JC4b&<G(!y0{e@#V}L
z9xr~P#Xs#@4*TqTHXbGZv0FM{%6fg9$F!+j{KVq!%i2F4=@cfP-86ac?tpi*XM6p-
z_{w$B{r@|i<)R9jxZh=~KWcLo6nNbI?23lR#-f}^Hfwv&X|C!eOLeNl6Q@27ITm>3
zhn2#$9QOHqF-q+=S3^r=u6IqSsK4XayJqgsKOgri7u{xW-|MY(gJ;%5Yn8i=zq7Zk
zDt=MHxxRkB&T`)jZH8mKU1`rZCOuo9`$OgP@$SCME2r8Y7XEr`qw}s-qb1Q9bMO0V
zM*J)M_g6n+yL`=;eA{>~V-97|d`<0#?Y>bjm!~GM-;>+AvdLF|v3`F4EtQ;gN$dXT
z1u*5DjX1?_z3im5aJ&H1!4Eq+dHQEZ9G%|kZvX6f^Z&I5fu-Ktm+x5fRyMTn?>CLV
zyMG*g_y6(Z*vqzWI|H31@1-qz{@41p-0BTn*Joy~E1sF5{DWt2#0J3^+AR`lOLeq)
zY$P>KfBD}&<x_vK?Tp*HGrui7w*Nh+@`*XOGpt+B87!+^@vv;Q$xANR;txlDx9<5|
zU=mo@E3TOPj$zWiFUwaf`S)_}s|UiTSSP%05xBf$N~+e`#c_Y1d1}snvmn)G+uNn-
zu@5W#?W!)$R-1gVy=8*jpX>|aSHJ0ct42v*&CM6RF>$+lxR3bLe6B}t182J|RBr$H
zSy|;koACY*C(kW^l50Cpl<DA$AD%sZ>#O`N%m3?4lli^rl;Nt?i&+C+oOrr9=-`o8
zT1odB>x*lj*E1Nbyj`MJRu^;QZdg;zA%+Pad{1(!d_89NE;z`<(O@uxGq+fHVQ${4
zYs(jXQGFuwFFx5v_|7Y-sBg9Fn_~BG*tbP`tEWi1&f^#Fr&q8^PS=%<zQ<SNTwV1`
zEPaamHIY;u*DSx5g?k+Q0;|rlUU=Qf-22||Dr9fM*<MKdw{^C;;U|Hn7j19USX|ni
zLNsDZ7;P*BXTC6v|Nk|A*9pdgqpkuWn!9_Cvaj1IVW+42{P#<yBi;PUy=*gn3w=7f
z{^3`B!IM*)j_lsrx<9UUi%H_fb8MR?FFs=?!6P)o>8IE0EYQW9i~H>+DZBLuyuGz`
zb-?$<D^_%@jouF0ldv*VG+5X|hA(UN;fF<`_7C&6-?sf7x=m6-;zWm_vdhhHN4v#O
z|M~MtgyZyd{poLSZT;-h-Xmulb!M)0c-E}2qvG3d`+9nEva+(u*j9z)-P<EM`)t_l
zr5efKjL+L_emgbY-ulI{?~V(u>X+xNDn3?xGdc9K_uBeO`PcFHuD`f>>B`l}CF{<u
zD*j)p|2FlmclGNx&xJD%+3&jdHMH=yDc9vMud_}UZul}WcavP8O1{rTVZU?r8DD*t
z-z?Fd<iN09O;hKhy|C-GuKB(1uccgAohu+d^&0cf+o@}hep}r7=|tzJ{VNam>gW`5
zGR)rmOC&PS*XZqH=1;F2FZ%58=>MiM`*dOUq`SwvexwF(`?8K#X@ZoK&CZ-1CB1W$
z<?c@1`|R-ST{eopj`XYv_<VS&<&Ei^J9*XXC$Sf8uejAc_vgGSnY_r|Czg1cxAwhK
zfAIEQSLV&M_qCnOJENbTjs35>%RR0m@Wu9gp_32y<es_tU8{Sty}m7b;6cB@rO6fb
z1~PfkmA<kp+sphH-B@`3WUf#A3A6Qk9=_Arf9Pu6P5-M^LA?%Ml^z@)Z9h!Ev`oE0
z)Tu+_LEidx>&>nj@-G)Hey+pqfA7|`BQq9vu!$H>=O|mE{-J*Uv&r*{p9L|_<9~B=
zbNiVy!SR{#GcO1F#1wv;JT?9Kx9~eQhAVBGg(ewZiB&tyeQ@C(von7#9XmK>*=5Bg
zQ@mRRq8sd9oWB{|_`6kLZ=?2}U1m4mN47pz_so5<f6+aQl-nO}_{Pp(Q2!=XG$_u}
z)cSXk*`|L-&c8W(^FgM5*|W#NQ7i6*dhb%xOkJBC{?tlw{`<<ly*s6!`o_*%VNjNN
z>FmBay)~QPtL`*f`{>TE_bcO1C(P%#sJUnTa{CvLuikoW|LNhm`jcB0G0*$<eVe_W
z@!I1O_aDArl$uao)3fh~L~ZFq<#KL&`MUhCPxigH*%|ggT&GgP(dI>|t%mL)y{)tC
zt#AI0pP1*qjiYO?(B%B1KAXNZ-F+fgxqr(t_nW1c3$7Q`u5#Y>*7V!;7}wBST>d%-
z-o(c-9FKl*VGgTEy3SGknuhfHY`?2V-Sg5HKA%x~O-XRi-N$S*gR0dbvs!gWX6mJ^
z4$u%;e#Xs^hj~9^sd~NDVU_s}TYUE3bASD!tM$@(i%Cie9DkqqHAot#l`vgnO8k2B
zZi<nhkWkajoNpcM^+w+qn<r12^ob!(WOKU*k2lMrf2$5g`t*B#jQRMop~~HKN&eZV
zkL|jpi!N`t#il&@2@Csy2KQ^R*$w$Akw-5W`z%;L@q~c<oV?yQOzLLtp$}cS=H2*k
z>wx&Fd;Pz{YI>f8O+M%|C0?e{ZlQ=((Fq;TwZRW8Vt>qH>iCr1>nL$@<J=4Ci&8GT
z&JAtfGRx%kw+{=m<9y?bt=@1evMu~?Hua-O)xST1OWy}KmIa++QxAH7J^zT|>Z@Yn
zl97K41ce`-Udrs;$t%wC`}&`cdK!XrPE6E^neSdzw)aS|tET?GA4=ZS^->=mYF&P`
zE-p?kGV*zt;;)N~-RECZdeJSW`)Jc?z15|Ohkm+bOyEyuZ@;K@$sr=)?ES|=yZ_n7
zZCcszMEL6U|C^%bMmah<-n+NgT6xvm0CuMi>BdbH*m!M!eN0>soq3x}^Xbvvjj{21
zb&4gscgEH&3Y@|5y<7EwNYB+!muaSJUmjc6rg8j5ro8gsDCHJ~)3ctf)D4whI4#3T
zXX1^!VVl;h+}dTF`d9f+(#D-$Cp0YEyf@3699j^senO@pHop6xL_}Yl`1*qqx)UXQ
z4=S+aRg2}V-=*?gQ<^K`$OFz#=RZ1wwvcpvmJ(%L6rgd=_Sb3A9KrC#A5|CCP5znQ
z_2bf^7gJ~cx3>8e^;cc<znPrn*Y(SvcyY0<TiUNz$DpFB`gXou?JtAH7k}7Z*r&&=
zH@*AKn>WElk7Uxe9)7sv-OlIpKI^2<(aMkbyl958)ZT*3wX9Fivlj7*d_2Cp{q^1b
z21jpAINA4;>GWF9qB-fA58JM@pOyac;ufdJN5g<>(QB6-CZ6@3xVA05qA}Pb_tmfK
zZ0A4amAMy9H|(yN{;cMO%g2XarbV;aXRn?y<xs7tH0!65PKBs>N8jC$FS`0t$ev-z
zl-Df+@yw||x6fO9CDkkWNdK=1^Ku_wp6|a`uES|zhTSJF*_yA>RmHmlk6nMU=(y{P
zuh;K=y!DLfU*RrU1D!MPA4^F7+U<XQkK#;KO_Rzyq0C458Ft_9Du3cudt!6?g!J|G
zU7NlBUZ2$y^ZoVKOOs!3`R%f^@VJcOsRhd~uYH!cx9rY0ojc!(y>oJPnCc2=?5zA?
z>h%Y-ZRhCEMo9JPDZg{V+C|(_moKQFjWXNrz4c*o+lB|fzJJfI={cCFGXLTE)g_Zd
zlb+A7d^R(--|kn&`3Vyyus7@v+NTt_aQ&4#9dRu`KR=&Wz0RxSK!|1H)$Sxe@h>s=
zwln0OU(@Y-{A1}&nfU2<TM`#sVoh4gmj5T%@5jPja<Aj1|J-djZocm5N?%ij_0v1p
z{2feGohGOY+AGZ1`EKjM-`e@{W-+@O_V>?HPGj!pmQa@7S@dN~u$kgj7pD&E<4L7+
zd49M?@z%$F^{Pq?zOknH_l5d?A?>aI-MuV-^T^C^X<-Qp4z|_&?d0Ut(b2I$Cn}1g
z@$yR*Ro7JJK#g-|J#NZ}+xd^@ZQq=Dm`$dyYh|rf=_{9*7@6wt?^Jbl-){M-xb#Yk
zz~qKdht*!Q)x9;P;{?_=>O`x>9%yy`Cs?|8XX{(m;2h662HC#Klgyp|STtuGs8V^)
zclU6*r{|_qwK0!ac7A&xzG(H~L&`zPLWhE9#4+YEu3q}&Y~FQa|MhvGO=nz3e>QqG
zE)CE)$J~;jyw=ccjoyjM*0#2ZB~_;%^WMxo)+2c_Z@cw0`<)7TCQ@%5vLbh_{`G0n
zjJrY25(Z}8QOh^8a)z<Xcux{urM6}rqapL*18=_S3Z51AT`bwVlTp$2_%v1C_2qUG
zPS*>HMGJB+xNc+_eQ{IGU)ke-qB*9od>FK9irM6Yo8Eq(9wfCbWILyTQwxLVfd~ch
z9|Aud<{dhl6|1>{;n(-~=UX_1H$>=ww!6N$wUxWU`u(2C^K4IdpPh9!&BXWdL3a6^
zHP-cBAzW)#tq_UuJ-;S$bAg4-3?H?c+S;E_Ci_S1ud`)qZp^&AOi*6lKP*fvFfj1V
zy}h#|H>ZVWKMx5`n5x*);o6@j-8Jvndr{4&`pc6xZ;Y{8>gv#Wr7GJ=#iS%&(`38l
zshPPxC+v4SH^ttlF%7EQ7ip#u|9aoeMN4mcWN%->czVh?{UvQCo_@bFmXu^X_!<oA
z#XX97=x_TF6vpC9me^}HL`}QxFlo{xqlRD4#REbf6jmNCT;RB9vXi^o!h;7wzH}}u
zZkm7G%epF8;%KIW*UWyo*sm{UTBW_ew|AyVrqKQR|F+ZPs#dE1Vt&xfZ@1#Y_kX|N
zt82XINzV_~5c!($>B-4?*F8Nwc_a)PzP`S0oOVXy)|Sk}&iuA5haWz;<gNeoR`&X%
z877a)cKgq^4>~1$Aa?m%2Hu2+r`5YJDhGv`Zr4wjo|`}6m7O1Wl-HiI{*~xz@YJ4$
zNSD2S^!B{eQ&TiS2iaV!Yiw*Rd2?f8d|l==);nCSix_A4sBv+BJyZMp+sj#BHzXcr
zuoVpp47`{rY7ZX73eXTq7uRBP0h!Fz>hy8>(Y)=+Mpx^+Yd)VfpFDNy(Qj{WpPvx^
zT;6T5;O3h(QE#+F9335fW}ESLA9ZqYU^s8{nTNr>PbTr~EYlu&`+42^`(|v|U|{$6
z%jL9hVNg>G)xaZVphBkADUkW!zkeV%-rRiNL-*U~X?1^p85TV`p|<_^L3a5G^XA<H
zZITsJRaIRRv9U=^H|oOXbpK^OGY_4aY0UWH^XJ143nt8-?VXXKvA6nr+Tk|dvu`#!
zK`eUYvyepq+@1h!*<@R{`<>ON&!2B@$qX*uy(mB<>%iNx%>@sg7>@Nw9-d*C%phT!
zC9=2b>!Y8~=c}u#w%*R)KR0e~m7tuQpP!#!@vb!x2QRd6ULmCb4{uYpW=2I8J3Bkk
zTfS<-w$<NKetvp-_VEm-g&6`)997@mc!q_EF(f7?dT45DYBDOAn~TfK%ggY&7w=jL
zGq8CD2h5#EGhI0Z`C~fw{dlIX`Sf908E3<Z6CQE3Uqk2ksk^$mf^PEBR0VCIXPB(!
zdnj%5#-gXE(!PZ(47lQwlA>~Xxxf2mlRtm{SX6#edB5+s9s{?S&VuCQeS7|VIxQkD
zp1d(4VtbyftE=nTH(UDzoEVZD<qr5g2-jSCZBLvgBnixk2ajoJ{A=-<X{4%PU{GLV
zz~#ZfH0%1}wBu|`7*D?~`+aAoaeCUdYd<SL#<m>zD&8ogD7cp8$6QJC^HHBzKXtI}
zza?m|c9L_e-rBeJm8I#;2662Ie;XyvefZnK;HzZJlC*r;&gZ!^OjDBI{%w``%B$R1
z7<3`f;fZ9?*2IiMD<XXpEqWX;^|E$mY~b8}u=nni^-q7VnWQ>xdHB9ryZ(pV6>_@6
zvWNZ0bhEuGEj#?Zetuke%Pw@&rcFEEZo8dz=ifzl`MHkyB3!P?Cr+MBytXFt#@n(>
zmo91LY>rxcW{#z>yuAFOLx)bBIN{)R(`R0o3x^<24S&yvtT;u`wW(+9Q-2$`Jao$b
zvUr)maorzQ(ULmvj@?}?u{3x_O6S4*Q=2_E&s`P2yff*+j43)Be;VaqwTO(k&R4vx
zOXIAIeRG}squ}uWpM@H)t}VQC|4>`u+}Hck7-oxe)O!muFIgbkX8-eZv)j6sDYa~7
zelryAo_*T~O0ijPoC@id#oI23pR`cSP*=Tp;ls(EswDPHOOI70KKjkMcV+3P{MRyq
zsnhOgu_RA8qS#^STQ_&Lhk~rfv<(4PKTSTW&5XY8*B)PE7`W^1-bRT;gFlwRS3EPP
zJIyi3yw&wXeV#?&`dYKja|aky3?&Ta#j&4{n&aW85aAnNxn^6RaoU+3ss;uhR2LkT
z{PZ^FQC0WRPf0;Rm(HZmt9+&!Svk!`A@0F!cixWW4G99v-@5;daej6Ekzf3ihvG-(
zurEK!xj*ck@r#FF4_-R)+AVR9uM&^RWtk~;5sfX{Ee3wFKTiCb-#WYc`rqn=tf%`H
zr+42|?)~G>^(*wwe;pSO#XoZ&ywCaad{fB-PPV)$e2;k#&+Ge>x%9-oC^geO*G&RR
z8Xq`C-&@u;es2}f3_7LSTN1i3;E#Rvds+3+(*OVM&wrVDcjnu@n>T#v3(-_k&?*x&
zE%UvyqH~r+rz&Tb(yxmu+a!F~2(UW3vW8eGY3wb(u{7s>ZrQIn_vOpWPrb`=HhJ=W
z?(@eR`;VX7`+Qz?p8fMZ_f&Zp;?__9^QUj_sX2b?si~><f!({#w6k=}GYB{Iw+LLm
z{l#(D!Jqu9v9>Fhf3z)is(iwqwQzn0=Sq)R_Vb@>G|lEIo431Q;*7mjX&Do1FESbm
zoxJ>F#+pa}Zx%N5Z<TtJC)53{+kej_`!iAs{q0)iAA~19{c3bvVP>aP@{a%A>n~sN
z4=PQVSaF!`zj@6wesTT7Eu6w?XKuRB(H1jEY>M2{JkKMJdD*`!zo%VLd2qCaZQeW+
z&hpn^e~Wd-bDs?6IAdRW`(OLYi63?|8b6I*7$#T$?WXosCmZF3_x<l~C>GOPD)2~q
zy};&bn_n;PO-S9=op~U>A<;hb_PN??k5bK^pEL`5Tm0-yrBubA{TG(~cNKekfB*ku
z{dT`jFdMj^34HnT`?`kNOx&vc{fgCH@yvGHw#+#7_iL_}x4gLjub;WH>}yiXw7y*p
z-nN+SW$ypkYc6qAo%2vFE^6A4GV4Q?$~7VDqxZv4C(jpuyrTT)DK(xRrSvSJX>&Ld
zPZ~U0Q5+b4L8ZSY$mQp}TgDcmTu!PIUp?OYofgeo^+haiMa_di%g<k@r9PIsIpsy!
z>agY)^~ZRB6l#90vc0@*pGjH#>86$Po!v_k44?06zam*tRl@$A^EBtj)Y|o1vr}i=
zIl6NwUeQpD{bizW#aPjB=h^+A4)U5ySHHcM-Y%%DXOX)3rtzc4x23+j%`&-TU^?$}
z)y__{TNhW{uK#yO&T;M81J@Qu*~LUUCI@f#JNo~!&G$RSYa%zd-MST}x97v5&2j&u
z^Y<P-)+>F!YOlRo@N&PWZPIxbufNuPILIy{F21?wsn;_9`F&^8tY81OxPIaFl^AQw
zd4;umkIa_M2ze`=SiQ8XYWF<Z<6CtiLS0jHqtjhypMAP^{rdH`B^mK|`fuhb9??l~
zJg}(rz><dh+r2dJ+fUwg{JdXPg#CtBtXt;EzrS6e*R61tqayLC&(GZlQsv)@^K(|r
z+wkF{T<@jRy4QK9cr%H=`|lCMc80(IzqR9}_Y-3*Gp60SUir`<@lXrr=U}0443_MX
z8|DUPMX()V)4RUncG}wSUIp8eC$9|seb+T+UP5>1R<0{bC9+POfge*^XI^~2?s3;`
zwTH!}_x5}2QF^d%!^z_9oq`|MGk3f8*IoDe|K#%=%T>ZvfA5Dl*%X}XSE|cu5fIW7
z3yPayU;b{cZQA*N1{r_L4B0E1<j-rrs-MXn@KN{nk@XUa_cJ0b($CGg{lejohqt%$
z`s>UAfq{<B&G&`l7GIn&bLPw6wU3T)?zy*3fBupsDvusd_59b=#1wz&;<s0vM;;ag
z1O^IDnGv%5^2B-b-u;e^jrGmV{lHS^<iwP=*+{N<XUrVCTB*Hp{!vj;vui7C<g~Q4
zH%6^p=<j4;{QLX+`TT$64tV@mSN*i?TI;dDE9bwkRKEJ%dfoh)soV2%KYOId&N%V2
z_}BL8{nzGaCEb1h?L;%T|Mtk~78bL#?WA;*KHuuIZok`JV78+&{e@R#^`41eK0p3>
zvyI#7t$R=HCjHm)ceTy;7wp)ZR?-o`t#(fK#!KVvA6GKJx-6{~KTq4v$|^c;`>S2A
z#a7;ZIkUU*AHzg8)4!XXq?cYZ-Dw$`cKF$s`|%sobZvuu6;E$}=CZT*)2s)cYuBhK
zKmWQ(KzgNMT<4k<<r{Y|XcS)RIJx<x*4AH}7xJ%_-uF3wa@KMkk;)Yj8JD7z*wlSg
zPG6eN;k#u;@wC%g(VXn7_AOuYGUY-Yo2rk)Vy<}^(=U1V?(GrEw&UxsuXpoRseSC$
zZo{_z%ZAl8xwD^oF4JjK_f<SNMKi?7w|B40JDvE`CwDQ=oj3hp=j4uS>I@tHeOXj?
z`l!StiK#`Joy&YmvTQ@Q34J@BbLQUr6Y;Jep2URjVA}s9kzJ25=0M(*eQx{@tRC3k
zUGtsY`0*c>ck|;~17$B=FjetXdm+mnK0p20*7ZUWzjE8pZAv^eC-_d`aak94_wuj5
z#a)7egyQRdszz@wlhFO3o_^;+L|T0E(M4~oycV)BKjCZFZj+k1-Eivn>C^vp=)Re7
zlkxxg$wBv&S}LS>?5(`H*r}uP?pLOn9|}&n+`X_$yvJ>^#2kxGpW^s4yCkw?pN8D_
zwv5<1Gbr2ff*G^$vBjY;o2PC4{?;h-%$H7S)-LXxfZKQC#H+QgZO;t$a^VLB%DowS
zEKOR~8}CH!YrD+5@VAniuL`s9vB^27)UHiXx)ayFW`pRay*Z*&w>=O@-+8gQGwa{B
z)(6}3-*5Gld<0tyQ0r5D{J{PimYVGa>vzO1eRMQ{_3EL9z}bz*vyZ;hbpF@xVl1@6
z;HA;Um5&Q5Uv1pQH6eCGXaJ|JTCSB`=J9uW+;`N1Rz&Q0(XgW;&3-3a!g(gcxV345
z_C+%c6irra39N`Q{Sfcdy!hJDMc1MVtXF;5wOd5=O#g!Rs12VEC>gH0f2Pm&6Qus}
z_l{t&JRY%Oa>!O8ZnJG)cX93&C{)Y|h?QHh?a)M{l+1>UAA1@(d^hKwp8k76FW>)N
zcUUCmtn-nXzoto7-6`s$k7?u&_5$_;`&=KzF@B%>@nEZ?SKa>di8t&Emi=K^;IO`)
ztHL2;Yle;(gAFfl#a!98^Zz{q-Q5;-_8iIH{&<yb@#&B6l&)l5Ni)`3d+ou-sQahq
zTW?=<{LRhP3^(-Zm~C!e{8rj4U}3-hdgI9pU;pm5y&z!VE|ADFciZQ;eRG;7dAX+e
zc(=^Ca&G%ep7r8hs~?oiytM93h(~9$U(=FI!9UHpi@F4hJ}&OJ%QBnkQ*3?f!6a`z
z!Idk$ny2eTDwV&#_cmHwQ1IYc^ZRdR|ET+RGkxjitF@~xzufVtOWVcEi;E$D|KDvn
zx(zdYmMy4?dR$_4b8EJ^cKEs}dE2FzUq1Qb;$qkJaeEn7tXlP`*ZkfDz3E8?c^e~k
zfalv6#N0_eJ?-S><^IC*^7kLsojP^u#+J;<cQ&W{yDw*Xu-)J8=ab)p=f7-k%qn}`
z5H9G+R^{W*88xlE)JpsP?as{`|1z%Fd&@JoQM7i-v=?(YTA~t8niT$Qx~QaO?Ns;w
zj$-`H6*|J#*U!`FDLl0!xJvct?A4h%+a?+)bltd@R+7fM%j4<fbx(p>r(gBGxh^Uv
z)XzvwC86V*Qb<=rVT$L(HI`*;oC!;pnAv}MGSl*IN7VEEnyf2SA5FDPx_cm)KlNVE
zlRwi+Z=Q6E+qv9-_x0lsKYe=mOXyxioW@?Ewr^WLOpmTA^L$hDaI$dGMK;wlo=#i(
zj;BBEFsxm~-2LN~WyP&i%>Qjvq@&jSRJE*1tP%OKH)?U^$7TEcBi5a)j+kNcY{KpL
ztN%>1&)*jqW}><1s_<g*t_bHBCyIE_N$s=vXZ2qG$K;agSQYmtAO5sVRqQ|cZky5L
z%O3a3Z!YM3(714YS7zjP1(yrW`V8Bq)STpwe!t|FoQ&y)r*R&gFAmNroG-L8^xR?d
z<)J6S=GRX3Iy;y7|DjOZ`c}WY-%@v$pJ?mcU;R1Vc>e#R^|!+PZ+*Jm@c;g_Ai12p
z>(U3D&z`PVZ~5_{y`}1<Ubv6XgM;0Ei-pq74yFc~f0*q(D`2(pkDS^F7S7N658l|A
zymHN&B?}fT_<U&Xi<_I(o7ws8ma|N_$edh}6(%WFm{yxM_tdeuk3V0`uKuw8d|i~F
z3x}bo#HBx%Tkl&u{eFN~Ba!L%LKXM;dvkYP&D>UL&Qs@d=R&!e;H?!CQu#t^kH_!Z
zKQZVvC&N66y$u%0FZi+-Z*Du^|G)YB_wxtemQEC!dHS<(_%A-y4LQx5XRWsD{=E0J
zZxlB_-|yu+6q3Vc=TCRpwDN`Vzg>TyZ#ozFGTKn>tI<D;w2c|5J_-(od_Oil(EYdX
zaa{boAJM<h3MOA(_u|DAn-^2xb=%)tyf<L!!>b2GwHB)D|5Gel^j>J<u9*8pnzmOg
zzXjg<p!!>D-jtwSC%g8|R6MD_^=I1dy<bhN`inPxtF7FWx6j{V=Z@=!3xl^yo@3td
z#-pvIdhM5<-Shu(`m<hrIkhZjosiVr;~H5%BE+ugx?Kw6xv)y-i*JQfiu?VxxX0oR
zckZ$IU9Uaz?~}d9?A;a_(u!BU^!!z|O?oFPRxAH!x_{7n3y;jh;cwReSX@#qz18Dh
z^sd-1ewvJXXYs#W^dr%8|Fk8J=Sy$IYv294AV=dL6GN}z)E2w`&J$C-FV4Co=+rzV
z@6I-%Sz6{n@jD!@iPy3@B>lH^NxgezSziBMrsbydZ%uxG>ewaGeNQ8W!?<Eo`X}US
z+^cHe!q!nL<t+4ZZ+iENp4S&xY`FW{4qusD;~yql$+>>HW=QBlk4YcY4EC;;2DR~h
zX2{Rqz);k;@Y^Sm68-sYVZ5GV9-9=l&2gBw#;W?Q;H2APxzFFmEkA0fYa_eL$LE}E
zgi#*HyFEMCR?L}dGObQkx@+2&jV^&JeO;d4>9c%lw9xqZ!l0LhH@yq5ykEZWgYwOY
zT}&@a7hP1JWcJEF_tmsG>u<BxZhCg4x`N5-Y^<u)XSYS0^2HgRR;PPMpZ#W*>h#un
z!m&$FH@!M>KOlRthx}%X1#^z%>K}iraXf5mpqWU0<CkCT=}hzP?+elCy!-k2JgM%~
zvNKOkDk<snFU+iyS$ZTc#O3QO(@TLdK98=3cX#Zui7_=5+4s?HHmB0Uixd9dzR%S#
zt5<sE-3^XRE_@OWhk7KL7UaDSTNS?k-L)q{F7xe<_{>n)vhm-!-N&<*=6z0!+@9K<
zANl3SN2Rno77Tv>zOLWoy2tS8vq>h!%NR6bcLc2BVG~-vW6@#0!l#>3H@*B(D71cG
zl*FY=4nMlG=ZcD+zRSxy*_2(^bw$N8<Nf^)%@zB$cRkDR3~=cbtbKTI<_SaQ+xP#i
zRV_Hb`QKifD(y413R`yXzs|j0r$zj^vfp+t{khW^wx4TQ{@!(-XV`T0e~mw`3u&z9
zi<>u@tNy?4r%#-+d3p`zH?+fM`_#{3RVmxgI`{Hocm89&(&|A$K?YL0r^jDT+q^Jn
zWz9TwtGRs>mE9kGtvY%=zFwEn?*E_S%Ja70J32Zz9zA-r<3SVmkuFhfl><+w$G;P{
z=aaQMvMu-at}XYMEKymv>y_5Ti4zZQN<D2=Wp+iX_nBVfF}|StRjK=>jRG^L+&*&i
zg`4<F4#CRs<(uFC6@D95Ra437oqtb>vFBrznyq;N&n{*52F`jp1;2Hg(^aFVcH0%c
zbD00*V#vD(lUJLaT;%)jd))ccK|5c}KV0*D)!u6-k1gjru~uL1W9!jPDKmDwe&FgP
zz0h$5tK?&03t`41ucz&qxO>mppIz_sAAXCy%%Z_`cH{Xj)rN+9Y^U_6q-@omSFIY6
zn`e^M7`T4Lx2m;Wx0fxsc;QLnzgz2;GG+O$i98*>|DFD%MSqjaR^N5@UEKXd!d7bQ
zf_yiYiEgI6j1PO3Jeij%|9s!yBP;mz=T4|w`+kp=jqjXQ_APEpRS(~h?)5s}@Z+<m
zN$Mq~hLV;@@x#5f@`smf?FcWoQ@9(au6nJ;L`#;_?dWMwCC#m34+?&-%{A4MEk0ha
z%XXyy^Hj||o4(V@>W43}Z@pk(^fW1MUxD!VwO0LA%l8WxRKC;Ssqne#Q<7VYi0J|S
zNip+&d#8O3Q)<0&H!N)Koc_a?k32ae-D#*|Xpm@QynNSx&Js@sK_?#OV<!K<FzK_d
zspG6*SSoMDA;JAe#jxkm;;(ni*Z%1_+AkJz=y2_2ts5J>-AnK8Ox_}(=2Ly;%9Rai
zXQjf{L^#I9$yvod|2)&w)Ko-NbmEjLE~TZV%b(V3ZIKe~Kc8cj{PA%AleWO+5!;R1
z7BAoRUh*?D#~-yim8CYk3QKi_ooYJnb3duurP$yzcdqq^jn#4IX3VPX&W}93-Fxk&
z334;r{c;z?-;ogVjkIH2qO4SEc<09V!X7E(^>6=}>aA}U%C?J|I<I2!qfG6k(=RO(
zHnIBK7F4x$qPW@`vC56gHK|<E{g0-~8J*c1$Z7ic(mIvPm)!4cubPrmq#0H-@s`GX
z^`(a|yDVKh!@`-1&6h=M;j>F}`xEM)ZeL?zxqkKXR=4zAktjLGN3WNxYU$&QjPGvg
z=*&IEy-@9z!HkT<349@Tt?s)5xoxdVeP(a6D&<kj73&n7>>Bi>#7z92!qlf16;GSL
zXAIcm=QPzYBdEiWPg(huRiN13uJ_#QC;Ro=PhAoxdw$8BuZI@pOIt=RHkvG4tgiXY
z`{*y>$*FrECw!I*?eUCPxug@`n$z!kpTB#by!-0-LvM3gJT|}DaWmm)N0;90;+0#|
zN(2|Wwu^;G9c8{DU_9jwr*><UxJ<4e2X9m`Tj0#=i@Q$<es!Ji$uLzftYwY$BKBiD
z0$oz?DXi+->-Ex4bwks&DHrpiL!|bHZ&b`;h<v<XY?gr1f_rynA7QK)oVI1=oErwd
zWy$vvZ|!4EdeiXw>9Tcs0%|@p3=->N4l$juJhJGm%SEkiHPt!RoohBVd9wcv7T9=p
zp5ot0g6gZ!<@tnheqRw=<IJ&Mgdx{uU5C#sp`zO}=2*KrpDgmLwRYad^6=8EO(&%O
zFTD``i*4#viD1KHJjzzD(*pN=EsHFE6x(vkp}N#P^^DL)Tloh!t}`#Wes^!DO|DDd
z`g^OC7drnb+mg>PeX9dQ(25e-Db*f3a$H5~?7huGwTi8og1-8mxp3^*IiGzG*|w^A
zZ9G?W{o12->)of%=uotkb#`Oxd-SO6)mw?!B&Cnyu__F+`eYYZot>3;SNPe%=Fa^;
zk{BOkW*rKQ=`pjD%Ple4I9Z*0>rtn#t3vPYK5rwp=i9T4EG^Mh&l<O1fB9u+mPbGP
z)PoI*wzBIFH?H0!)Z#FIQj?ydqxRi*`WIK+cdokS<5J#QrF}*Gz(J-N|5cOD=}++g
zXH#<X`*c=sozK$`&wn3mW6d;CD6fL&<Hc1MzKVn%h`-mU{*LLf<d$Er-{0zzXJ9>A
z@HJm>_C3eGHyVqZ6xgiGAI<Nud41%_kqe96k2lZ#R`Kzu_|oH#4<;BC{CqmSdtdF;
z?}r)~nScCxy`C{6Cnx3QrKLsJ)<iNTe0gzE#;T;_$&-|#V$trszkXHi`|+rI!uKU-
z(;okPK7V@F)>$)VNVxUMXu9=CGzv5cD!T;)1s&>>wYJK7Rx&~H?7m<3C#}4rE_BUy
zle=Gatf11b`;#=k?X6$reZFJurGwMUb0=TiIZ>%NiOES<qO5*hL|OLME3R2DYJ2Tj
zZp^y>hEK?zp|3X3=i@W2mw7>ICEDMv1#UFA_@DImrCJvE8Wo<5y89OA@-o`F|J%82
z;c)!@Z0?eh_WA|yuB~3r(zb1TuJ7V*?|&Pdo0Ou?>|Hxu;*Rsj9W#tf{LaKjEA77-
ze0Iw5?Z3}GkG&jp^sBJw`Pus0Lq9!Qu3r0E=Ip}Fb)}Wd{QqPWRa88jJh|xSHLfKr
z-JXZf>v@Qo`}0{Y>;F}GFL*s$m%O~}Kl^*P|Es^u*!Iu(b<&PS&ui~oc)qc0=?(Vl
zebawy?N>cG<D6}Cyoj*zI_3wH=Is7)ect`TT@MY+_0LbWUBv$J*_FFY2VQP0{QT+8
zg5S?(#qD3_`lq1kjm_V`rJr`Eoj$qe#luH4KgJ7Wdnj5e&7RL+)hE9F?$g`b!p|76
z9hvVRZlV8E>Hh!E{5EHsoX<0Mm7gpY7VSQD=Et3HX~j;3r3e1UdusM?`7<GCo`_S8
zT)?xeIwi&@eUckrgdRWV6<alR>TW&nhd+O&t6gg4{Cq#@*O!+rZe{bNtFNz%6%iFJ
zje55{?b?)<yw<(1IJOoPeosxS`+dt_xq(AbsUefGJ1#TyN$4M@6Rl1i8k)POh5X#L
zviz@Yz@HyKPTa4||1ZD6w12YF){AFO>}{X@%l2ZPEdTnsC+?l%JtBR1NBW2EANyi$
z-#t2ecmLy%zm9ov)4b!(6#O#`HMH8e>-FuL-Rs_e*3f;_e)jGOdGlD+@+q2gpVk#7
zS5)13uH+@}-?o!~``3D}KgrjdgI2C?)aSnUX!GOsCm);cp5RfE#q8hzJBG(UC@48C
z>KErM_G$GuN>WekySDl9ev#*@+H61ASM4kI^qe3XR`zA>mJa!_=bYO_?&@T}xqY#N
zBdO=`$-aHDOWe=$RQ74j-uKkusLaYh*GYNvG>sPLhujh^wRK<p&uwciw{}1Obf*<F
z?|q&Sz<IQ_#`j-F=J${XAGf^?nr2pabmA)UrGB!`YZAAd=-n&6^^`}@6A`y%f8A@U
zUj^NdsH%9izxGl4+0YYxlj2Wl-A>c_b&tohF4RSuE%AbivDIJYjYjnyQ!Y8LdTJDP
zgui|FoU^XxCr>TwUC}x(<8Xk{;ySfWi}LxhCVQQIy5gM8^Y+ajEw-}$&nm8cvvoIv
zhwQ)n`9Cg3{1TnoK7V>%w4ju;(Xu0&O52Xdt~LL9F=E@SwnP0(ys{5Ys+((YY#zHq
z%=zCdtv~8*oAp*Cf4B3hD{4XKtKBnZ^ZK6pZmXAjHG0F<H!M>=)*ZW{YWMN*)sn7H
zwf&y%hXZ{I7kj+<-xH9jE0NSTsqEfvr<s>uNNI_NGbb{tfGUA=f}l#E<%^Nyie1m*
zvdSIz`u;55F(LSu*5s`d*^XxX%VC=&VBpI;Yh6g>mak?nSKRN{+a!Ln`M;J)Tgn;D
z=?Oiy{Lx><S^_3p=5_l2$<T;&dwMW^$>NU^Qnf;XlE$5<t1X_i1UY{U(&GE$x$5gj
z75;y-FGT-ZWSW}TCGWjp_v`+~tu?ZyKmT)Bv7S4&jafhYD4Q0)ooeVT52eZaf`*pm
zi%geIEd5thSaa3jWll&^@9NN3nt_Ym<F6^zU8(upyXNkaFa0fH-d|=IKJw9DbSgvT
z<Ez!J7qSY&LIOVie7?!LbR`d4lDfYb!@5;kUC+-?kDJZAFl=(g)zCv%Hme6JyCvM+
zE$$u}nSS->206>7uO|eLKC;#Bej+Wheqq;nyUD)C{~F%7>ZUyP^z_rmnAs=f9o4c<
zyJNBFc)z&Q;!c-Sr+4kSoOZ9C>!vw7*Xaj`*Nbd)^7?UDy5o(>le5!VrrTFZ?aQ88
zws!?nSbk&XTBmROKN@c7kas#zYy9wE<cTE_H|jX%)k<&t#qQE`A@gBlq(QdSCVw-T
z6YbLS?jqBgk8^*Xrs($Vy~~#nW9GU&OIm;a{HYVSCxXdmu2rauYb)Q*3xZ|4=hpuI
zc5+|sZ>|r~OSc!ixS&|}=ElJdiH8N83Z704@0xZ}T2s|~nog#0-fC0bpZ3%A<MsB&
ztp`m`Gd!PPzwgGzWOw)H2GN2JO}D35Xv|u&@KjB~$7xz+|E=eL^#6WbV!it7CKnw^
zwO9V-7h~fNHCC#pK0Cs~IH7Kz&^d)d4->7mr^27TNMESFXx1rN#p&A<{ERP6vUjOc
zX}w=|zj&SPr*%G`RU6AA@8(q0#9!F?WyOoTS5@v_<<-0PZtcY8>KRjiFR0vkTDg$5
zBGV$~Ux9$$cJmX>%m;EV8RX80zw_^R`tm26bpHjoe)Y|Zix1N<ms_*=;4QO|n@8qw
zAK&)pf9k>LJv*P5J08FCU`^t`#`GV{J|y3Ku_kkKt%B$_r+fFlx6GMQIG5qVO5TVs
zA7ejBG49xM{O-Qu??*pg&lI$0=)02h{O#WU&$mC{V@vS5=DTOx=j%7_^l~Wvc=W^m
zX4EfJtF4Xh?)$_y{hM|ocxzwL{Y{1|r*Hgrh3V8RzeS<Hr`~1`z2B)){6fY~afi`^
z|Nc&E{?ABYd}1EE_D8#c&GR>YMf2YNI@H2>+4A{!``teof2q#jo1Y{;gU`;tMJd7i
zftTh}K1CNhuRax7uXjrx*i^hNxHw_v^R0jO|9VniQG4Cl@wIg9RvinI>G|Du2Vbqp
z-)yT9*B0cZmFv1^_kVsnMwj(wi5HItroNt4c<rcV`Okf^^JRWo>po)FP~7oMzQ*gG
z`IA&e1Ka0(_wIb=$Xnm->pFkq%A1e&vo1gGxAm_4vNsiP*YW+{yEr)gf>Pa$yJ7z}
zKL5Auw9yG}o#c!BAGWT)wr}>TWxgJJDmDb(`eC}XH~#dDRsRob->#CpdH3lQQ?28{
zA^Tn2B-y$&njeM9<x2Q$&E@u8H%%t--?FG!^^Loo+oLz{?5ZuDw=P=6|9bt2C3AS4
zba|G{&{wl8(puW9ZScB!a@x*2+wVSGB%Rt?%FH18u4tca>B>Djo(nDvlk7C&QBeI9
z)Fo}F?)ARBI=?_}>789{nzj`gi|*`dD|#(ex#ZP)3meDtPVox+78l<YT(>MZ#6&uH
zi`!DO#2(3Kzhf&i*6FKEUHp*aT33F`)rC7}+~&-Gw&J#T>A%?wA+oiR-*&0QXUw*p
z<nu9k<JFwyD}yAXtMC5Xw_|UacrWAkq>^iAUnq$tYrQNjO1i7^GUwdH<kk0@7C+o@
zM(Y1o27~1>w``VQJlZ%nq2M}K8>g_E&y4v^8yJfC6j>tEH_cU4&~H3jT6VNQ?UCxN
zoEJ6=XDxmxu<cdujaAzdyX5_I-tBF8#K)cBx0lCxi_oWSD~ptuo5krxPnuIHGj+=Q
z`~JQMtv4;LQOHYI)m^x1jb?U$i%93@jlVbc?C!oC<q*s6nH>GW;#AGtRlgRgUJBga
z{$$~Lj;Yt2YUbbXew178$?$T^7n85Ama-Rwg<VprWAK>XJu82o<>J*EEea1eoo+F+
zlIp+eb@S2DO}l@(^xV9;V%A~7tGV}d_L`}RbbqN>ad(5`tSYU-AH9{8hXTXOuDv(w
zKkIgQo-M~#soEkVt+{;8W!o4E=2%=>aD4W?NZGY7C$DYUD|JzP-JF&))v_PYM4#Gq
zJl^?FPE|q0s_)a4qUJ4*3{HIL_5V}m;^w1m;{PAdzft=m{llT=e_zGtu}^kah>z#d
z{aLZ=^!4>h%FIRf{qkJfW7%}yuIIC@<8`~l{o`WV%dD)d6)OYP8r6MXSg3_pXP8Ju
z9pP`dy!^Hw-};D+PHE}s-8XJTBqjZ6dm(L}_omF}^ZWh(<NBmby&4`J6q1+sPfgt|
ztl)NKMdnkJhoAp3@abwyiQE3<!|_(0oz~(Dg}&_9?0!Gb_Qq4QtMk9L+je<`9TJsH
z{yS^O<yXgUUiewP!!&De*J<%SG2Ne*W&1-N{;t$JZum~1*YPZ?KHs;w?YjCh6M0>?
zJ#ca=i4-(`b=5~g;O*-C_nmoa^K;S?%2cvKi}ghMpS*s%aQ)kPf3|%+K5MIro7!)m
z#nYeezxl5ET}bWqb@^cp#}^+?e*K9hs7JB$ibs9Sr{1IUw`QJRw&?uA%2VEpFHID;
zZo2#Q^@O0JC27*`S=$n?xG*hbogijs`-^L`QQE@r*)Qbn`@ZX0p1O8vy@$E>&+=~}
zYo1@d%Wq)${MWh^-s?<~Xa83>rYfG&aqg^L&$_8q;PKKa(oUgjEj!qMXnVOY5!&_c
zrB%j-8w)lpDm=D%_Gzta0nBqAa@+aLFi3aV^z=<xrjkji%dABiIbxUh#;p(JC=_|&
z_aVskR7#<tfrr=4dDXwxGyRLd<o9o}>Vd;&|Nr;q_~?^v-QU+278)M@n=Rn<r~g;;
zZXRk=E}2&5>E+qBv;Y0}yScnVidIS|r#$8EXWg*!$!9a`-|K#GzmxuCv_K{7e5cfj
zi?b5)?^v__iFA4S_@v4A)PzG74EuC{P5Ii|ef#cqx22Eo9jxd5@SrBn%*t<TVfm(=
z{@%0R>Ri$ZFUY*-8F*(yPuA`7O=osV&0al0D*Cp-$y~t|q5lLX^Z8e@r|$OKnk&8h
zwb&%tT5T`s^sY<CM2!rSio7>x7RW4e{qsR~`sxXnj;*h`C)X(`-u0;MeCp)W^ZTvu
zne?6h)a6=u_|mh-vCUU!`tMDyFHlzb=<s}9(%S{sj&AFmq_9*v`=`|&Iq5imVXdu3
zCr(QI-nhbg?~G+#rkhq4DeFZG#`z1EF1Nb=Z^?Df1e1<;E^Qq?`;L^azan1e)cxb4
zQ}Ro$H>K5vE}Be}EK}XCvrfosGvx=BHU{>3iHuKVoVb*Br6_T`%ofT1%whXP^_P0W
z>0L&WRcai9H|HLRs`9Q^nteF4;%={<d2sL{mH6mvu76L3?U@Qq=N=JV<QIG=BB*V@
zqRFm^GnwH^d-+a%J2&mzvBh_-rx`0~J&sZmQfG^ucj&CSSM=3qeA`!_tDk(Nu{bbO
zspdJe!&<-2P<M^O({q-l>wjESc|zcd+EV4ntyxn`u9u!nw&Td%VjsC-^VOCOn>Pgo
z-e}>_`kuU?uSezUw%aw&@05K~x$147<0W1EO!lLg++NY2k7`=ZE>sb_UnUTB$fI(v
z!FtPEn@%#UKkHWa*LKl1M!Q&cUf+Z~F%`e5hc-4;{$fwtTI<!)5a0G~!F!>`NABFM
zjD6;Ri*|iT@k;tB$T~s((A@HSnoFh}Id<&Qq|=L6uIw~bJhaVHhHsi)tXBTcr(*vT
zmhPKZ`ubXFbjRwoYmdGyTby}rZ}P?nD<Owl3odc|y1OFd+9hqvEgm}s`SdiVIKMlW
z%hx<rbzk+jgz2}_IzFzxxlQZnVr7GgyRNNpTN?VXwDj($(6zyakN-|os-2T`Abiu(
zSzGttti9H9`m@|A<z4Nc^s+U!Z2bAtd2Y_dX&RH;zRSrev~U?c=G|wba5R+fUTkQM
zTW+uM@AIjp&D^^;zkaTBZ4vLU*rd=sf8A94ANMiVXMUbpR|>j$?rM4NE6LeaJ5O}J
z(x2>Wd*rC?yDz%;qkf6T-P|gW68NiS!TqJzwmHS`-Q1-XZmYJIwISp0%%#69<92tq
zU-wIT*RtN=b<)KZTY5Z0W!}w-`Kn|4kL_${)^6$d>teiaK66%Ix<=SZr1|`hWHW&v
z2F7QPw$FGs%{=<Gr`=YLtA{O$O|;At8CA~w7t%a=^2>=+4y&)0MTJ@CaGaiAuFd}4
zzv<JRxv^)|di@zD21zx}OOFWU`=Ih6<F%+02d{v{^bfboUPbiAGjuNCet);6rA6WW
z&1w199~|+#WBY?O^*`g&_}f1ferw%+SLgF8H6@yDg3!#vM=k&5U!QhKf1={C+=U%R
zCI8-P<y+mI6Yc!6z4cdF?1V~NO-4(Zvgzv|->*(T-M4Sy^)J6nGbeTx#3yQ}JbWmA
zp{>Go{)*cEdxiZAu50`@&ANQDckk?&cVY^fxiKf#U5Y=+cKo5)?N?U}k4UsH4xM?j
zV^^Tdt0{jgmrh=_tnYZ+-G#^Y`KA@G7JBNqd=C3!wX@}t(sLFbwluT&o18p3Y@@5j
zn*THEIO~<1mOq(&Ia}yt=g#IiGpt4WYhJUJO}ABHc9qxMt;(?Npn&a+HJsYbzkKDw
zW!tB@cu%-8uVVg<JJk#UuOD@s-8=h6%+c3Z<94^dO4dI;t7-eo6VDu%cB(8pe*WU@
z>fh5$Lvu5?*JPInTJHNlmv`asH+{dH?HFC8FCG@JTWg%MqZmBS_go~A@k#v@#+A8;
zJ56pR=3l&d_W#A$DxZIL7KyAgZ7g7G0d_9$T(ow(XMeC~(t>M0FL&&iCH!9XOTCxM
zw`!vm^Cr#xe)?7NdRE=bvp-*${rBE!AxD=-CV}xkR+gB~eRAAoso~<wEa!KwxH4D0
zdRm-%UNz^g6Z0~@G`cCs-7lRqZ?ky!e%C(?9dgEQCbG6#(T6-rrye+|bkQn%yTHFA
zPwbmk2L@Qr@q1PN)@kX*gfnN4&Y0@@$Ta+T(4Xb<G384*tCk%6_e>*A-Rlq233Ka*
zDa97wz0bGr(AbeBwC6Lc$<4%%T08dM{JiIcd?5Q`xlKWJ1(&T-FU$QXX#H=Iw|mdy
zPYfOFTIGM`PnaZBb4g1}>&Js;{*>I@4DGjj_Uu`ZyfH%O%e%X?nc4YDviE0gmD+mC
zUazq1a<Eo)meEAbt_0<frg*V)8O42%f6efel=MD1ZJlc0+rrGQ^?lP=UWB&)k>hgG
zJuzp-fzHraZrkPkmx`VqPj>m%dTRIb54XMS_9ZRm5ecp1n7Go-&Hmc)>(BD#?yJZ8
z-mRaXd8NrtQqb{q*>m#`FRa~DeIL*C4YR)U@B3uG%X@F%f67<4{pgFyD~dysE*_mE
zZoJ3$r`W@Vrq{pLu|ys9wZ2=>5nguh{?qBpPYcW3I<q2k^?$B~TwVq5K9$Mvt+l<R
zRQ>V9iE@M2NtS`z`wyGmo-v_L*UeW&ZEfpuw|a+Nmi<@Hyv)1GZ5{Dlw4nU+|D6lD
zI2126UQqwZv!U8&#+CH*QAgexI%a?0V32q&anT|jl_RY_udlap1V696`=8BMkNMeV
zi>|L;rcbXrzW3v|&-t_|w=Apm<Bz>wHV2-+of6%dv_t6PxnE{CqCdSc6;Ae8wCJVD
z#9J>W++W9$oALb2v;1%Y_1F9#UiHPdYRJwCxW8^!*vZAES<G4w?T;?p7n|*`tKcQ?
z-(=V<c=EEu9E;9+|J&OCHoWxOx%A0tv!}_tC;zN@FTC&lJL_us$$b979*jpGu1hFA
zm|<y9xXxpHOs_zr`4k1qBB{y6W?k$1zD-<v$Z4WPA!Be=PWIKE6W-`nhinsn^s4=l
z`21bhmw)tlx@XtkuxlbcQ<;V5i_W}gzCh?;C#SH|F=Nf@y%B{q3$|F*|9Qd1u+;0G
zxZvbsbth4s6H<%VCt5wae@MV~$|Qlm%Wlm3E;PA%dxovtdfTszeZT&$?cUza!SVTJ
zVf#0$Z@d21vMC;#<u=10@z9_3LShd8+zYD@YBO^B`f03dRetIben7%z!}0}LSHrXZ
z{?2(=YTj_+$C1WU%>Ji;9qO-rZR_`c$+Bx#WZds$PnS#Y70B9qp4Uu7*U}**%6Qq1
zLKVJ>s2Ra}ZnjzbG$O43xzFuguOH)cbDn$iw};!x=Y0v`;FW4N`uU>lhq|uqI=A(^
z7c%zV>`_!^UKpgf_h4A4*4(~#ZR<D5+4U^m5pgW8pz(sLnvi+vsuh1eoz9yp9UeOM
zeSK_@(6>WQ_w#FuHtmlo-O3`+m9*%{>+4wycb-)`u<3)3i(LO%x2xgto(&ywdp-6%
zlUms8e<7%*%*C$UVR8v${-N*tKJ@FP`38S0{p)(7eAe{+`*{j~KRxy7K+B7J^Bt;e
z;yA+piajjQvbwT*zw<KHl6|qpbMN^yJ_=u8!SKUIHR?mvdA~nzpPrt6`p6L%!=#o;
z8pdX3V%<lbG#FLP&8JV>BOA9~Jan@|`OBr#yMmYdoji7I-R?c<DJeg6RBh$>Lm9u<
za@btz4t{X{qKSgSpHO$69je|_a#p_k@=l^AoS*H^lm4b1ufNuCUWmw9oZ@Y&sXX=M
zD(*N56|tBdakp0enQm-!^uW^hy&~E2H<eG9Yd_abbPx&GlT%Kr);{!hUO87p;d{Q9
zg>&}qcq#mxPh^+J(|sCu!_NNu`Ih6Nkqg6HhBamU>uU<V`d*|82DfQcT30QbwZSFB
zBA9WBN`jKMT9CKboOzR0t>a`)HRZFp^f;9JDd&4h;}+qszb(Ud&))v++%yLBZ?#S>
zLdr~;MdlAa?kcR9wIV|+rTC=yr^k!+e@?ns*6J0lsJEVZt(WA2^jX!#o9rUqcz3_)
zbbHD_HSErfsT`rXl{H`5Q=&ywE8b0uwg}ri`FgqCk+;nAA9l_A&RF1l|NiH5OTLP)
ziQc|Wd*jJPjI*a~TFkP*pLxH-&$cgOPER~EqtEY&>8wBYT%o}DuEXl9wGTg9)Ofvq
zc}t?|_*`4YCndQ&ULos1sXRnR+j!!X+HbE`Z%}{q@z;IstgXA`W;lIMo88W&Tew_}
zQ;{dgt9rFjIP0JP6Q>xZ*m!9!_2!t!6T>sdfm8K{qTll1<no(ll3UzF9rCUu^o8U<
zcDY;kZ*RKUf<1?C3)@9y{4Be9w|9#9+()}7Ev+eg6PmMbUH$G;v;5d9%Ts3j4!D)`
z<C@bhOZ^je%U5h%Ykv6lZ@KSZ=dXMBRlCmeiR!|@mouh*x8AsP$=e^#&NZIz5?kDI
z_-b@yWzoJ(PHjAT4Ob%%d~e;n#81}Q=?F^_&tjKdPqofeseYO6C+i+{<?560{Wsrj
z^m@7Q)V7(<Q|qUx@}^&p){3&%IdJ<i2ZLGp!u&g;E4eex1-9%t`SShjn|GJy=<bVs
zr}I~oQ}A)8X^+^-X{S5PG#;)rUB$6!QQfgdF4ae~UU>a^&6lz2PZ(#ptjB=}=PKDL
zZ+3)-$<?qGzvAgBeB7#8$FqxJJ*b_q(#Ax5`dWh(QVTD!+s?U^y!_J(?~ph3o1&GC
zw(pgxEnZ>1R?~V(dHb~|@8?_3_S+hFSMY!6;Va<9xWYaW43_N^E?l`9_wD=76O;TF
zNn6JJ(1}~*6Ci(qb-To$TDEHOXVaHV*|u)W+au<|OOMAn_OHC%8YS)PwBNq#*r%(T
zRKu37t(x4z&eEWoJZ*)orGJ>rA8t|h|4PY4?-WXpM8AEfrory<(<-Uxy=%75VF`1o
zrSd->e>JpO$2RBMHqZ0c%2vPALe9=p<~{mP;04qAyHyVu0vEe2?Cn)8dleG6H?4Py
zp7^U19!Y9G0_#?3MQ*?O-c7f~A=QB8s($Q2@$-?9o_C*}l`t|g`1+=^@<W1*tE<VI
zo0p%O-S(SvAbIPez7B<~FBys28WYyN$_jB)-Y6cUz_8?c_tynNzwd><-JaL~=Jxbm
zxwjoSeD+rVUYD9M^PIugSFOjA4pu#2kekiBFlgcV69KP;=C)_Q;0i76nsLGDe%kx=
z)x36bkK_McYVWAm;}i3~_CCPIZBwv<@`07dABNa?{VF%N@DaaRCZJa>5E#d+CHm*9
z;*+(;yY}ql)>vBG?ZUvs+H&N`kp=BqnkVZwl<k%+H@EG+m3+KUwqkFbq^zuN)wegD
zQEQ*w%3d#;zwc+-gawI4Gk1U%0d{9>EO{AZS@WY{;<RaPCsRQCafRjUek4whV^W*k
znR$8H&v)k!xAP}&zG-!92~Vf!3)Zf5*Y(;{Zd|*h99i)2m%{q49d=@AXXG^*e#Ol{
zIjg<=ai(aKW@(6w_+G=97rIhH?MDQzAAg^??eo{ij&X9Y>-UGBi!yZN*s4%iV6xw$
zXyXm@_bR=vW|G&>EB%U@-gxba_?oJ79#22DE_OX_RJ~O=c1fG$XSZK{kyQ^rzus^E
zczW8c89NjXrky=py(A}`b;|O_z_(XZ%PW7D1Y4fo7INwgOY;fuZiPb&(%$9nJtA9w
zUq83+9rp@$f777sQeoMJCB^Uds>J>&{P%G|hKE&eSA6_T&3n<YI;XS$NcG-*`LyEd
z#YcO7*u7*h|5E9bqxCCh-YWYSr+*gu-aD+g*N~|)=dh|#NX5i=4?f(u5xVc%^fO;)
z?YZBP-#yJk^21*4E!T9jtxlfYwJzFj+k$ZEm!dOzu7t5@a2ChkEVRG8DgWq-PM6h}
zHkZA<C6(}9QZ7g!=#-M;k+KAr&x=ksOpg}jKGX1P;gn6<jyG$2BnllboX&bFCc0Pu
zU0Lw$r<>pJHn#uu-%M0g^v&(<@7G+9j{l#0w4S$k-KK=z-i_P2TP&<=|A$ulI9#Yz
zSvtk~mZqGL;t{<E`VLH9_gYRK_|)*V>B0A#%Vn=#pX0pbGfNBO8?755HY({kRtLV;
zrhm@8s4ikEm+Dxo^h&$x?){YvpMJD?-;Cb4aOv5*H~03dh1*tZn;EElWMW8r_SY>(
z`>)lD+oh@RnD?Ffoc%rE;*u7jx1z>9O}lD$>^-<mxbflkq~4QTmX*J$^f|rj==a}W
z@ACitcKyjB0Z+C=@|QHNe~F!1o1IxS_t?vo3s?Lz?s{cE`S<Dh2|?%B1oNf1H6E^u
z3cj;p%39a$9t_KuFMF-NO!|nF`vl3_=J(%U?&4Q**jZ}o^*tux;&)ZWBqq^o`87{{
zZutbA{m1AuGt^M+bjK{uwYBEFeabub@=h_)S-vE3=biYE?8j2;)Pl}-dG8Dpef<7E
zw^zWYlDQMLXMEZ9!NPgI{8TlewT8UzhZAGADXr??&v^X)gauD{&dPkR{CvZ|)l6x3
zFT<sPO>=fle($BJDwnRh?N#pGQ-3cut$kIkBsAqu>$54{nzuhkFS%~N@0vuA!O{M&
zf45!FdHKoPy=ATPp%zZzXLFQv8s>OcX#Pr^Xx6N`wte2&&rh2#2{5Hh7Jj6xsBE?(
zrd_^>bF0>!<*Hl0&gW~qJj?&%wcDx3ZuqwZNS~1SyzxZ5snagmr&q-5x{4hbcXh~|
z(VRZ1>YnwYUnjaRT`X8~x$3HvaodVUj;#|<EaAQ=6+HE?soeAS4*6p*7H&D`ddX_%
z%xg1lsddgi9oDiqlqqJa8C&ujk1M+*lqN6hz7hAG`9a~efYOR}_HU*x`{(j@nQwBB
zZ52nX6VtSX&W8L_DmG!-Qkx}P7F4~xwP2U&#fvGnKN2o@EUEgM6}i7SeRlGym~B4G
z?$zzS5TSF#cdnL<s_Lc4z>CXbG?v`<efsIC5oj*$SdQA;b-P=3FJtRH`snkk6_NYn
zcFmd`7u_$TxNBFGV9_!k!DoWX0WVAT6~ypXe}D9{Ep?xnR@V*9V3#{rR#r$!2fqBe
z@9!?@7T?7!d>2Y%ynpYo{jmDK^Og>&#cU4mpH<$OCL^z#lTn>DQRta&t9m`3=0}4K
z>Thz*qGo?qOM1BZ#DR~C&NA+==KOf5+2gO|wyJ|%J6>nDTxAn<tH|g3H0$KuRf|||
zv=~X`Pk(&8|Mb1Hhpui&JiKD{>cty2OnC7kL(PBQ8|zhz-J3tZi_j5!^mwX_u+`lE
z3c<m_7qhnB$T9Qsy7hg=q@YbHCxt4%-!13fe6#0f&a+wB>jXbPJ3Co-o|<vm8G*FT
zN<uQ0MJ;o!%Y$NKbn5?op3l8C$~P`f?r=MQ`tNVsiWf`uwmm%DzWDM>gV|@39vo<N
zanqW7-E4NRsCHP%H>R5!0=_2P3bkoz3k<a$9XeV1bWW7~pPZ@hRwN#ZXG=I~lGt<k
zVzHZ6yFI7ej-y|?RF;K*VA*y2W$Neuvd?bYzv0h1f70}6P33j7%8T~x+*{*X6~m5q
z#D8xJo3=7;d(k>0b@dJh$0Gu(7oR`Vb6}B2e~$S(w{(uF4-QRl`@v(*UmtVgCGXq)
z@g{!n!<j7ol&pA!o|jZt{`s5yX>U6_$K*KQ{uJf@^QQ#;_tdYstzWU--6+3wW6gu2
zqruM?C4N*n{^F?m>{F?}i@W1A)z-;PSGn})%bEDwukMLdn9ck3YrSn!@&8qUnI|`W
zdAwCK`lx&R{OP|}?>qdokfrslMR3n7k6*`n)l3gu3RJzq<2|b>yy`~ix*FzZ@-=RJ
z{<E|~oX$4<D6}d57xeMv#_3BhC#QQoJHKPe@z{NDpTC{&e7dDyph?Hu{!!1$7g4Pp
z64OjrJC|IEawvRUI7iO9w9jkNms7=mx*gAdymgK}v&h^)^>e!2#^Y}by?Ud{AF<2V
z7<hl+R<IX$+H+}=NCd}3<`{v1Z<FPBZ9czW^ZBj9mno54*7|oi)n6M&e9OJQZ*8K2
zz5V<@f8I$?E^(_?6h8dt|8!gT*EeEk9iA{nzRo_>Qm8WjC%=D;?$R$Diu)MeWyF<;
zGcs`$2wr&eua8-k<w4}r)w$jA@8+BSsa)&jAC=<&&#+XQo8R_)<Er-?c1qRCN!qha
zKISujN8mmiX@;zYi4m7XAbUKR4gNp4TvTw#MX{wT(KC34abD+-M?YR)(v6LoQ`<gc
zPUYhK-<9nDp8P&{|Jwh|i`r=#*?zSib$9b_K3KCb{fof5lhrq_KexQ0#lF~~;QoZ^
zEdr+;e$75~)bXe9o=LnMN)3v-r-RN+?_8+)|AEWf-6G~STCd;yo_NW(r;sIWul<vv
zrCZl3HiuhTi`p&XZJvENtFs}sxuD|Gimh*5wiUfH%nJ52jPDAQbzPIV<b~kp;ww&)
zC+4q;c1XSK#vmo*uCXfqk#~`uRc+&q$WPjlslWNU_whSViWk#;xHc=tT4Vb<W`%nu
zo;^OZkDt8tKj6xSh-<gX9#1S=#M@jWr@%0ETYl|zCys55WeElC?A2@;Jep7ZZtJe<
z+vjuk<Mq^pPlempc8E=6f0--yn*DK(h11=ac`ut4SK5A@*7N%B1_7sL$od2|uX1~p
zrPo`dq+MTiY<KZ);hMg7LffKs-{&n|@R_p@+ywqSSy0U3oMK4cHBZ^R!fESH9}G(I
z5>ayESCj2ImHGNu?JB8L)|@Gd30tS+I2ELZe~*pd(sD|<UfJ$_;+ADRm)!M5)c4QS
zT6+E9OW*KQYd-H6kxJGwyt!R)a_#I1mzd|Ov~FDz->mv~R+yz*&XjjG57=kctMbjc
z{cMlO8cFTgvtk<<CY}@*oLLhXuyfX*`oKMZ#T|e5`Rtl-V#!&@r+2;u`PG;Amay%p
zt8OWsT4KRA{mlIP`dMcr1aEHFpS426M2vghF*nenx0fB4(mzG4-Em9uPPHuGgiG7w
ztYn0yd<YbsU$6IAe{YBai{WIo&QJaJ)7Bo&+3J4z<Kro3=Ibv$-Yb0UP0p6WLXY+0
z)rpFwv&~O0Yv3$+Sr+{1AiGi8BbUTeCmp3_d%si_UcHiFTi|dlFH8FGk=JFvZ{Io9
zeKanpY3%}r*dn7>&pfmIla;R>ZqK~2uQu*h!7rgX4x57QVw-PNazqAk%CC3a!Xaj*
zyXV)6c-!jwmH#DwKHWND=9~ENsMa69+fV)fJWYAt4sSs#x&6YGf8S4iE4H@jQ`V8%
z>xz>fB|KNGNL74Pp=k5}^}8(*2j4cf|L>|;YT2~Ui?uwKF?8#Pv;!s&o(d~kt~<PH
z-{%S&?yFf}lP~N$v#a>I9~-ZfOI4Ls)LOF>-iugQUp;keYj*Ry-*J1Z43ph%%Sc>a
z?k~Q;r|Rr%^Yw?HU&-3~>E-hIr)KBv@>~(3wQ2L_ogWTyA3Zfy`{{*+&M$9o*I&RP
z<~?0+Dnn{&YR&Jr+lw9@>10Z{wIx%@-ah`?6&8N4tx>rrzFoa~bz{Lpr^xW@8?EPF
ze;uo^An?#yhGQ0U^<Vz{SGoL_-1L_B|7rr#d_6@N1kdhtTE%ze_qObVSDzdVd%57-
zj8M7gC?Ds<4F4&6-_LvS<rkOblj%E^ij$b0nJCBgABjqOe&rX}xAWGT+TXRWtrp$=
z`pH7q<<=&*-z3Rho}j|lwdh^T)Lp`14A=hG#k*hM7Fe-mzGui^N4qPLcbA`fdnUHT
z$*y$rB#*jR7c9Qb%}F`<>)r7y{}N(3cWS!nS^9Shn_C<|^FXF}`Li`lVKtS14o=U0
z+IaIjf30QU>PwRo-<{33`Ve3vJW08zVqa)cz*?{KpM}G?cHchL<FBlG;NPj<J-a?L
zR{p;b-r}`Fa%vIh;vl`u%hUY(_8kdlea{m4CT{k3gUiM5GGeDZSJUcj`B(fv^4{J5
z><stp4cgh;_AwpU^5*u8S+&}J{j#+U6`QiYFV|kiKl^Iu|IF=`{6CbtroLpDvcXt;
z_VvGP^)mm~2Az7hdwa`+iRQU~9{+QB#G7vSGBVTu$wYH!xAmODYG?cpB>!LaXg>e4
z$v>HooM8*+>EFl8_dJrD|EF0U;}b4L7k$lC@8v(u8J~)IXzmvB+7SJx?%Dmgf^}N|
zKQ9*Fv-0X{-z6?z9vpo5pC>YmL-5jJ=L_dPJxg8rY@UsMVd@2|#cGqDtFIB^J(soa
zmyRFP8?E@$_GR`O^_D;0J8_662kWQjyn5;=>aFsb-$vJ5gw^`+5viaZX73Z1TCQEO
zar(!9jh2po`&LGpU)0azS@1;YXL!MlBz-xt2TSFq#xpRgJ_$a5<M#{6>i84ye{Xzs
zz2=Z}`OF!6qh4G&IQR3%$awAsfBsoZZ%gOMOp~#k`{cyS+*^Sm`&-@~wdc3G_x9-i
z34*&~1al=?948-|(c_xCZS&6Vn=vKM7s|92@_W_Xn{~NVJ}_kek?+xmlvr3#Y}RjR
z5IUx{@4NDm?{zK~(*2J&i7vY2lGGvPa(e0dbM>3O6PG(rG)-K3!S$O%_7`c!rF|9N
z6}G-2`FowCw68tRuy8uMPd(*yjYH1)-yNs+I9f=5z8L*$L6#ZA#7n*>`>K~tx%;8v
z`=_IlrZ%9(XNUf1w6IPn?wFapB5q5w|AZLvti5+RuRYU#_Rh)v?z^U|?GtJz3BEM!
z;$Z4xtzOH^r8V(qtU=6_ruyBizps2qXKcInI`-P*O&fEjGJLT5`&kLJv!vI~F@vY;
z;(FD;TCe={55?_nPu6BTxg(BWU}nw63$9-n79L8~K6JA}Ci|yWWc-eZo7<23CEr|S
zmix&<t1zlRIQqjjo5>eK^s*gKRMmdn{p!};a_+viW}zuA&)1%=yc=fISCnHKopN_2
ztE1jdp;uS6>?TjplI>fbeQoVz)7RG&XBF#hIX6A<>(}dZxoleh|4E;1^zD!n*Zqpa
z+heBBxM8-kQhUi1i_=psSocj5Iwht*jX|sVp!&9!Lzi!OJl&Mqb#$HEVi{+4&r7nd
zu8OzsY+6_H&}pgOR;iW+suOpAsJQ3Yx$%xJ<CB}^Q_nI_KN|6%*<RUQ<MS(#X@_5}
z{a0H5n>R>Ypz!o-SG|}{jg>8nmp|OS*Pu+`%q%WzzC)kiYd^jAzTvC&IloIEFKJb%
zD%5Vc&aJPTQLR&3JVBOAVG^sq?bj>+EQ_D*;lFb&&T#wfv%lZ(*FWAXt<J_T=TlO$
zC4cVOw8s|~I<JY|?zfH4{852LhOQOMr3(+_A6M_aw_sDFVJ8<CSH$+bxiVHID;Qo}
zUe4dz+S(&y8MGy5bKYGm$%y-HywWGmocXe~^wE*dq?40WFTE|>o;msW<Ap0%cDA*#
zadB}ynP*#Fu+yrS@yFd@f7`7tUYgIlT(wz!{{GwPe4+F9&2{FVZ+=ay3z+HL&2715
z$A=!)+qamsU(4OR{PJ7%ed~kwzWbF#ofBBAYPJ2bfnVc}w{lwFuLo~iJ?;Fu*I7Sw
ze*Ss?G&Iy({^plC#~1I5^;*O@C(kpm*st$aSf$;*dvPZl)^HsA8hpqv#?~ybrhbRt
zJdLm2&b(#obygK|G(=^;IJhGG&>a3xPmeX1p0Tm_<T=shvN%jmcJ}4d>;6<t%U?Yy
z)zmT3?2g>S+DD6LUNTOd_~YuoRlf3Z_kRZ##(gT8U(Vvtyt%FUzkKy`S-H@uW*_eF
z3^ty8PjQLkiiPDNOFAMpEL2*Tef{dy^G&hWm?EyHy2e)L-(WZz8tEDsF!3IXllqhi
zZdG%Ac0d1}JjqkdICBESslT@V^U~k#d~f@FuetH}d&T#{wse_Rc0cK3o44X;DEo%p
zw%w2TwidoBkB?c^d`E3weA)E%if>l$UB78}$>KeWuG=43aO2~QuVMM}x4XiO>Ys03
zbLQjx^yxRbXUQynXR{~yP36o<vuyNUSIXNewJqR~Rf`qSyL$58CEqjAzl)wKr|&H<
z+pJ#7;-SgUsrZbser;}51jj}ej|1Q9On2`+c1C~I!&x`0-tAu`y?lw>p#@v^73>K%
z-Ix@w^#9k6hEuP;d9topSh(m?+)F*{Cau}s((`qnfAhXPW5&F0&y`tUH|Av~B>O3y
zuZcPK@X<B->q0@N?zaeNHwIS7_$_0;&aLRilzyd?vG`W*g|^4aPiHJG^iQ*5Kf7nm
z^V*&_Hk}^DwI5P<F79~ix;kR+Z+oMzSF%(1!sWl%ZH}rcvka}Ce157|`})Jz4&Bw?
zw7FvLo;}x_lLFpU<eMzKo15%?P`_qd_O?4S{x3dnc>jHU_^TGbFC8*oD>nXny6sTl
znNM$8YbF>5i<x+|FA3+FbNj1W;PT6pn2S@L|F%3?EdNi*{QP}2qrjcKj_D0|UG+Vd
z?~XarKF4>$zT&^8Q}VpBu5Dia!~T=Q%j5UTwr{CkY<DN?^nJ<p-BXs;_NC;`H?5nf
zqPMk4D%?)=TWreI`k?6WBj2Z<ey5l6a$j)j`4zuiypC**;PJHkT`s=&#J5Aom);Gv
zzj#0X*ESK3i<&7yj%|APauS55Zknb0Mz_-Sop$B!hY{M#zdU^1E4jwxfGm?!w9QMi
z1y-jwh^|-ED3VYxU@Jc?5fi`LWmmSwov$&ov#U&wBzS&Vsm`>(y!z5|&0oKEEoQZz
zckr#o#EpOF30WnJSS71CPW<}PNM>sF$-4#JYtDQ({j>GJv@dUUvLbz)ot>Q@M<}Kk
zcTbTzKJWas%f5|Yw|w?ytKgddTC`x-?I{MYR%<%jOq7@WeB?2QTvq<xTg=V@Ov^6Z
zTRUm%)SLrvGirUizPTM@u3diO=IykzTzp0|w>^%0^0Hvk`#r%Lj%Sw_gl1=1eE9QO
z{gv;-?knu_d#2<b>gYY|(EqIE_}w0h8wWD)WHij+=;&<-W>;8mDX%2`=hVHQ`ZhoN
zj&CTq7*X*}@BjRh%IlTv*7-&hd{ueUGyBzd-8jzk^*ujICoiAIQNg46xb47JafS2N
zXM=a_(S0I%aOL&wIX*wXWIoxjY<0CxYKIMT!nHM#2M?^@Vl?G$ic#Xmhyn|lkkGC7
znGVW#*d#pZku>IGvQf3`yu2`)RcUAI<9`BQc4#!7<o3_}x_whYv}OMC?Ku<HIv?78
z_d%0pQI~YWku6ix6{oDX^gAbBHCN%zs^d?mh1|HagZZk?#8<Mb=gWT$y8En!^^vN|
zb}p8M%QSR;1!&DxwQFlm?)7`YY3#a~LpJrB)0|bZDZeFRUmLvCahdhFa8+4XR#BjK
z>AP8HA3E1pzx%N4o6K@P#Uly}68HVR`Q}282?K)ygQtsQ$N|j*E4SYM-S94Gn}C*7
z!$RldvRiIu2`ygC{9M6AQuG*4pNi(WhLtmog3Hup&Xj-p-1g|(7cqOyif1#^f4p2i
zKVnZsVf&Z(s3@<*hw|E2f6YvvcQXFpr|HvJZ=X0WU+?4R$7lcN19STP+HL-|t8Z>j
z|9qI=enRO727ddB`qjURS8IjG|2LPb{Svq>@9rt_c$reMU3`wqIsBw09JjM5J1$$6
z-_EyOW%-G-=cT=7nIzoG@!Ps*&z_RweQVDizh>4b@F?lQ=Ucv<HXL_&uB<)sPhsht
z3YFUJ(+vGv)*F1$kY-IVY!S-gSbi$fZR%!O<{vJ%Kk;)f6iDlF<8Yk0S758?_Ts%s
zDu+b8dw0+3Ql7m#cdcRJt54iE7tQA9i7wY@l4qSE#ie<u!Bf6nsppDCal!Aa>+Clg
zzFZ_Z`&T!IY2~v+-QT}VeOl&!V2KjXic8lox^UR0#p-k=9ea1`_|+2&lpk)0OFVLP
z?^DKxwV#jjGTqDR)pN`CS{rycIAPB!Gu5bI37yV}MScepeBCa#b6pM9lbu?<;?#f6
z?U%1FNb8em(X`-Ys6LvP<u$urm9x)Ydak0%gMF)-;tQ|-a1+<wrLbn>W5afSg>COA
z%RTo?x3vBzeRbIheoj-ap0~!X>oUJON`ZiEUmAlY<IMfjHV6KgqpV|btuKe=n7^cx
z<bh48PV&JAu2&S@m>1wuwtJ>ubA0wyrVEYnYTK?hFSh+@Q_D5|YODL3`d=>vh3cF-
z`2NRlH)VRllDwSH&$H@-<M~yOqbBwpDq8T<tM7Q{CNKY8s|37HZ<6&9Gnk}!N!r@3
z_SYAV%{TuTsy}%DgXMAg^wXsuANSkuTc7xNa#CHBoY)1Q!1wlC7hf)15<m6MtJdP%
ziMwNrmtTF^bAO}2pZe{mi)&(Dx8L8J)ij}oM`_ne=6+!_#T~g<=Lo(x%b8>9t+9WZ
zvGB=~SHXsJXKdLlxP))(g_zXaskX^aKew)qo@Q6nBJloFNz1LHL8sEV+00$N*#vs~
z+>IN46x;ABu=BrpKJg|0mR0-hyBL?)X0kJPFo-dyv)y>h(B`GNU8c8B_f><ya(l6j
zCoU}hA~S_=#_R1De-zpXeAvsk?nhqNmyL7I+*k8+Hsb%Ve#t-fW%YOVyPSXVo1tLk
z)G0U260RLDTJXks=iUb^ua&Eu3@C}I@yvf2{2~9fjbZEo;f}t_>lPPZ)V+%f6t@kk
zdf>e3Q~iXt1uR*o%z`KW-v5kmtw=%Ye9ccD-fuHAGBPqs1fsas2v5*F{3Gulo1gn9
zvkU(%Ry=U~;MY5E_xe};*Hu&AM7+FZ79Z2`fOTcj<<2imA$2dfbB?}_`f8N7{?6S^
z0ly!MH9hBdH{P3=w_?i6%i-yEKc7e})c7o*v{YHNK*sJDQ~z;R&FL1s$Fzgq?_7TG
zY1ND~30o~hZMhrbj{EOC(878`%jA3Xj#m?}{ZD(hUuxdY#~Nxgnx@{^*%Nq4z3|;-
zfBRUbImX%7)^s=QXHK^4TJ)*jC?rAjgWQLEkNfT4J%9Ig!kkIA-e;_?`n=b6h+!`>
z+2R~}@v%dqo29+|j-|HZhFYvO&)xPJ#KwskWPY1vsXU!$S9T=-;-r~vTKdadJ=P^V
zY!j$y?7q4BpYb96iGO+|gIMKkUmF|xi{4RZo!sE@KhKZhmDrM7hXs^a-!&~TN}pF*
z=j-@!?d!PhTW4smlik7mf|)1(%D*cUrR;Ax^~>4LFi2$L7S~fT-~Mmg&E4hsYJPJ%
z4kj#Ev!<t&Tm0WcvD>C5eIo6LFK)WPdFaZ@U{5bECoj*mv}M;Lj4M7QwDCwbEz-ER
zWwzSn&g*g2YfUo^Zud+H;!<39RJicA!T&z4J6A3q<NvVa(4)X}wr}t4FfKJT)qnAL
zRW(=l>Pr0;*9sO%+o_bXoSv}f-{I6xryZ1nf1P+5|5n5{TgFG2EBK>L`M(b-B4?%?
zJZ3Ucz)EtjkWbIoFW2OC0tMGNf2!-8yFE`z>2IAxt^Q>H{JHwqIQ?6meT<lIvFu5H
zor7B6A0GvgLzCAl+5FUEobdm*?Ium;j)wfk-@kk&-tJqv4pcHot$obDGo#qZAl2Y?
z`oRZr(iY+BGgTIfPr9a_ov+O$<Y}jsEm&ig%3;mi`E{m}>;c{AXWiRN3c9EGxLjCz
z_)C_mUNxg$wKmr*8E+LK$7vI4o=@6yrGC{NsTaJvUpw=!y=|WzCcph+#bl);A_*Lf
zS!?H{OyP=9TUw)E`s>R9ITPh4X4kqIJ=QrFSjzSPc`R#sRpsPIgH)&2Pk)!%FY-*Y
z+#oZRU-H<VXIvZ4%rJcH{or)u<}}H<e(7@-X>4>ixHq3oGj(O$`t$P)lij*2`O{8F
zY8i;n_}x}<IKZo9PSqsoi6uK$zfbnE+w}DP+hfm<O=B`{oT>aiLYAw<QRepjb<*2o
z3ttz9?>E`A!t_)3@>6RMm@+9IJE!iq;>f}|3*HAXwOn4X`8|KvrIp9hCRwq%g=xF?
zd0n3t`d?EkKXTXK2|-~TipQ9~Ge2iKdcZp9)K6K<yqFl7@VH9V&d$yoZ_AvVo%ga$
z*jM|z==Iv|oAU45ty;C}#l5}OmzViIe%LPm&SR>HiAi6>h7AT@-rj~1JU!Cpe4B5c
zIWAw{b1>mRicux6!o-OaU0hvRb-vt<^Uy4A5pZs7Z@hRwF`;itQDr-?RKwH%=l(a|
zV*PjV^5flH+dXm~3fSLS70p(<U9@Y)DPb%9DX)&LJ2q*5NzUn=U3xDxwHuB%9=E@v
zvnI?j=6LpvgDbACu`4jFO`7M`!znp+702Y0&$RSbue!C%cX`mwCxumao;p5>pM9z5
z-uivPPxucUI6J@dpw&SMme`gfx8^M`Tof>IYeVz8&x@5W=e=CY@5RMFA#3X0*vb1t
zJ*2Fri>@vRc=dDN{iB=SwtAYHfcz?{{_IICbA#jpqZ#=P`F-2<dS9Bmu4B(*xnUMB
zard14^V8=qK3K7&=!EY-Ig>_@k2<^lE&tYkCVd{~W$(%_^P=h<c*=I~z1$;tb*<31
z3XQ#izu8y2YD^P0_C5PTaNd4C=l02Vn_hDI37?r^c(_qLG%W15_Sfgn)hZ_opFh-g
zOmM?1d*xG&_C3qzxOgp_(7xQR$IV)K=@!P#S^xVu*_s(ORgKfnrTqHx((ZQ~pR8AD
zsp;nQ>R0RIE1yo~k+b;`vGUvU#p&ng@km@)B@~hix+f<pq>n9s&&Rg!pZ9*h=UuWz
z{qmz%S64^w-DTH&e{T6b&&tZmcK7Wbn%)i7RwWb6KD@qMIkRD#!|jgMzfNoYi@B~U
z{6kWK>4l8d%De0@>_hVoY|p#y>3pFhutd)Ad&TO7AW+DX!6wkVc$t~jlYU|4|LhB1
zGxKjro_c6<hv26fRXW+AD&o&Z%aRuY#m~+h%=-HM@sEGM-%A=Mv4GC|{QT@}@{J9N
zZ|?8^e?$AHx}uHEoGn|nl)X2%*zuTYiRr(HBS(%HWL!|#Rr>l^6Dv2<JAY5lheyTZ
zZTN11D<6>QGWsUW9c?h+rd(81^y9_i{vCflot|k~tTuJ(RJ*umQc_ate2IyPHs5X}
zduVRFnKNbDv|lHE=2}gC^Crj0_`eU|e{it_B6JIbmfg5`0R}Squ3QPx+x^DKEce!t
z)B5{+1e!80FO$vRYGTqSX?2%#W~hlmYHI48qSLx}%5LXAdGe&-VXOGBH~f5j%c8gE
z=|pXLVUf846jmTyxaWeB11P;guvFo*ndy&;c2>MzyPe_2jzVQ-c0QNommikx?%!M{
zRiBb$Ce6yq`u1La_4TbUPB=Z3ZC$nM&F$^|fs5UKZi%n`diBZEryFa3e|x-SCM*Pw
zeRMKz00j&f&zUmgY}&d#pS-?Q*>)`|ILIm<5D;*n`u$$_!a~EUz4K=0@0;1v!?UaW
zy<chR*0ettEV9bp+;EJGi);UqYa(U6<i4=v;)^FfJUqPd_S=%z*LoG5+cp$G_j~{E
z!GnZd<?qk!e!s6;X6qGLXj#N%unF)&K`);x$3^KGJ?ej7O%FP?_IRW!!<Q=Cj~_qY
zcw6@A)29HD)*Ck>7{qiU8cwDtsj9Yi>+R~;v&UxN&u6nAui1EPe&g%)`{%u0zklE1
zU(<t>mcH5W&)-Bxj9WaeLNUmTi;L^W&*$@N>sB9b<4wN4E;i@ho}U(3k`jt7ax<8|
zux?}gykyF`$E&A81LoL#?z0Sw7A{;^D75L-x<E~iuUw4D4J?|5^7(W7)R|T}yqSJN
zwQF*J`~EGvR#^UAe)NwW*C%}izlj3+6P6_}ecjoq!E6-z<DA3U<=;=OUNvj7T-o<i
z53N@EOf-n$NLo6jEqO_Xu9Ilf;h;^S9Qz_n(~o>V>)9Wz_QlI?a%&%Vi;AyTQs2~N
zxlUYjOEeBzh;j$LSi0ox&+I!+p}D`jww~GIr)zX3=HL81q3)}v2|P-B;JV=5e;a3x
z!tGN&9bNqPcgD&!Yo2tf&&w$K?=D|k!n5_FMP$T=1jf~2vS0mIdzM(qnwpx*Ui;ta
zmYJ#f{cd^u<locvVozOK>fOK4ZLKqhAZrafPws`9et}0inok3td+g2$i%<6R{U`j(
z<M`1-k9tJazE9lyTJw@>$)&!7v6^2l)orON<!JI^WMA^ceer|I|9vxm{;J&;S|Z%^
zQ0P(1DbJsB>a16tCMdJ)_kF1xEjn%6Yhl6M>xEKHdLC<J*FNs-VLIwGA(i{lbj9Z<
zUp-#i4~hu4%aHWZJGmou^Rbt@Pp|qjm2-8P`yZ3nKV9yw@SD>jUaBJJYpk-o+{Zhs
zrb~POiLS{gO|Eln%y!fWD1W;}n}a9lfspvK<MRbSFSAw9pM5<d;l<w9i%VDi=5^H)
zzxq?Hdd`&ozh5U$GI=1Pxij;~-Rv-~?R(0uax0gaPn-Q=rNr9HAJw>QClt)NlB*iT
zF<IJYo`|pes%1in<`;Lq(z$agGFh(wkE!2Vo5XuPYu!U)95@UGD_H%XxXV^OU{yR~
zr@2%tXkp={z_>U+KfiN@lDE?~2S$e8UB&b~^=ayHhsBeH6<e5e4qX4iXu$EqiNny%
zYo%P~|K)eZ>zfVNen~BE*=sBIjn_dyfUn^}3y=P!3-Skl@>RU)Ie+Ag{PI)JnNQa4
zik!3X^2aGk5^P(~d#O%%GGG3EbyJsB{p^T0K{NkN-)EGt;>xz4i~3uZUoiG$oSV<C
zt}kS8dqb*@!24aLHrMJm+0^VQy#&gWAKW2@!5o#G*;lVigk=5oI^>eO?~+cULVQf=
z_l`K_=WF)uUH4Ja(4Oav{lmyPA1*y!#A4Ok^Cj+*@A`LBQ`!H_Jy7NAsgmch<NVU{
zupKE!6{VN{UUecau;W!$mG41`Me2XopH%7V6+Afi?2fluqU||P)@V($ewH2>{ARyh
zZl|f?uaEnf6!LRB|NLEh=30C!!;2oS<+juAUAn&f@;}v|^Zx~(@vaSs`{on-_(SzI
zwO31a@p!%p)VwI@Vd?cM!nEdA*XHXs^`~y_ddB(r=+YN6xaZvP{MxT_X|d^x5FT4^
zH}Mo}{=V5$XKgAuw$E(ml<UjNDyRNhx^!-Xu>UG?#ywgsKO9dzejGSQK>CR3bC(PD
z8z%)6o4PH{l<s#n4T?)nEDkexucxK9{lk-w>#qMOE_{$6CTU$REF*Jg(VJzyv-=v|
z+}$fWCcZx3o#YWNowzLP%&%qjv;9K-Tkjs)Hb>xDUHrLuYtouUt!J%n*vPx>KX**S
z^LrIi1<D_eO)RPT^<~HLGtJ!cj^#(bO@219L-;C3koSs!8O6_-E~cMcdPisFd3N*s
z*)vwYs9?!`c~88t>50tTgg@z$kDjf3`Kh^W_x3a5;T#p-1x4;X=FS3>qD%eM@@MO-
zeV?gxT_(R3T#eLR<WT_CT<V;mqKfBTd8N!Znr=GRC3Nb0&WB9n<0XoF&S%b0vgTfR
z`SB{9iK4&jmgiiz%6PIQgQs6jrIdjoZ+GvdT<w}~?CReSirnO6xc!hhB>nxz%Ze+4
zwI15KCvx-)J8{HJRo!HiE&X)&b>+Ky3_ce*S=7H}1*Oj~{PaC|?&j;|Jv&mAe$DGs
z)VWsdC+fPX<~`e~@_Yx6fB9cymCLWVHhIj@mXfp=FvvT{AUH2-KI4J60Y^W%8~+hw
z+ci&G|5xnnOFM2_Gp;|e?c?PwzD38Ioa?SHy1jGmj4uZZ1Vx_i=ez&@mWW~9Ifgjz
zNR`#xudYwjHB>wHXY>3Q^>dHk+o1bo!H>Ud&n%AGa6wYk&F;c#SIh0OssAVaSw2tf
z^LGE~!TY4DK36rLTcx+gxUMDgE6-a&u@5&sWr<f8uhLw%!oN{YI&n$7m&fXoJC!TC
zoLTpAC)5TvN#3&USs}2uVD+R!Ma%E(**{75x7Mrat}22~7j<Q7j<0Vv`;%UBu*Kh{
ze&O@ln=K!etuz`J7N%cPT{3-xl#}LG@e@kXW|FSjH^a9bbuTM9lv2|5UVD1<F3oi(
z)9Y`Bt(x;S?%Kj*8f?dV`784Hw$Bx{jQ_cHxhqdn#vPYMy0HQrT{)IHHh+|@yKFzd
zci77CNay67YfqCNt<{t$P3y`ox*52oZR^kOi9ug2-KGafKHv1Rp0$5_j`R$slC^(h
zc;|5MXwY@gxWM{D`-7kKZ`-VOw)*q5-DM9g5ZUH+Z^7oot<x^96z_STnDp+H-k$Hi
z$3-??yKo^x_W4|~!*A2Y6R!Q-@62*&0dx1#rX5>q{N681zj#e#-d~ID&0D{?b0{|a
zmNwa|wsemx$48}t=-k`2P958CNwF5)+B^50A+J`A#TlWa7k+fAw0=95#j*HK+>@Q>
z#n&h1zf_xF{pZBF=ZTkCe|}l)HC3qEj{TI;ijrwnPn&rk@^sp7{$^6stH5{lVAq@f
zzg}L^tx<4(d``t`MYjM)S60!Jw!`+DHdm~juj9~S*>`Z`<Ib%r!m00cWU_c$w>cN(
z-b>n~RmNt+c3_3^W&1Rqy-MwZSv_KUS3hol$-eu@<ReELvhRfz_6ykDy7Tq2_Q43A
zlP_8XXKRb^er+&`&qzg<RV~)!;IX_HQxvjd+E;FPpCN9`I-}*u+@H~|7pLqi5<IZ&
z=c63fd&~7+E!O?3sm9|tHy}22#~b&#SKoGAoSk$*a&f?2vlvrLkFCw8-f&oX{wVwX
zJSpY9_mcRKji4Iv*hgn*k<7AYXZjI_&UeqYte&4W^?3Bnbz7&rzp20|vUuhc?{~t6
zhtI7&{VSxMVZ+nZP2U$wZhCb=?>%4k^m|u&LxU%{zT75iH~GnpU_C*@!{?b5o-gNL
zd9Lo{?)ZFO<<eKqN}KM_IF`l9knU<|eSe19YQDEBd!BOy>D4+gOnD#o{Ho;zi<|a)
zyi3o;owt11yTtErdxu=nwELE-455+MH@=?RdnqvN$B$FH{eM20{`{SkYC=$QtC0Kg
z3m1McUiiK$W!m`@3oP%SxKtZDB`r)yBvZx8mS=9DqKaY%_w!z%X}8Tz@vgt3|Exq#
z^5~P+<s5S_E?$26S=#?eHLJMa9^vm(D08r2>*hNeP%pRrdAx$o#<%m&MXj2&=c_8?
z_oH8Uozp+PP`E4fFj9J^vG<w(elw?4FbDCho9x?T`1#7!Oy4^3(9lf<PZOW%*eJy2
zdG4PwA?>O3r}z5bPXFA>HsMHw@#b|e)Gkf_YcrSCA<U82e9r{M)2m{(s(Yj_zV}1G
zfY<i_w0TqH?PioX{;546Q|R}K_l0P4{CtLLZ}X4+Pba5LJUjW(vwsieI}~aY@?T4Z
zi~hg;T`WJZ&cQ0wnp5#^WyO;{4bP*p?9X(q-}k9*^C91jHU@uc4R!v#VYuYKY3T#;
zd2z*}tXCuN9o1G8`Imozd(Qp0?_ae1&rS$C$|v{ttrB18n@^Dnm&<jft8UrOJs0~g
z=iPs%c^(PNOn>}on__f%adQQ0#fEKv?G%qxyH9?#bZv~W=DgQ_XP4ZR&oq`0vA#Zc
zR_B!1%KC|EEEg|W$jvb|npJ)7tdrn7Wve*#n3xOs{JXR-|G0i9Ige!~%a@gZbJ)|a
z*3Dy#VUK7ud7$*5ds|74-<JKwk0&fYa`f)|BP+Pytl7Wcrdjf|zS8bXpVt*$pK!gC
z>y=EvwRhV#R@}GVv+-x$n>^{lYa()zPtO*-{JdsWfrzoC^{MJ)USrqd{~Nv^?eKeU
z_AcxW!=JheN&odbgT!ua+H37rzH^4VyRN_?dk1F*ozuU1mWRh{-o5m6^XHx=+B+%_
z>~~$VGx+i2bN`>O+F$ZA?PmywtUsHLr-J62qAFK=l|yH0Yj4G7vHqOueL`b~;_0ky
z30GW;64xu)KfSZ5O)8zwQuO|Y)h{9=-`a2-m~bw?W1V0<x5cwtZ?d2KyTmVX^QrMf
ziLywCnWB;6C*ORkS{yVbRpf8de6fqyE_Se0?tb&m>6_TzL*EW9Uvf)f#U{uo>9W_4
z8ANVh`;h#s;}`oPhlwA)g<HFRpJ(kTKjll}_RiU}V$HQ|KPXntez&IfIG^IK>&;3!
zFS&ZIrM%jw7PK`u_?Pw6%KImqa{HB+c2Dq|>>=@Q;s38C(;lulx5((ZcjTO(YO7W=
zHSGAe+12G0FJr03t<OTNlKoZZonM@BDc?W&!xiaPLyNQ8>Y?mcTTg4AtZ|-}TFd5e
zDf7SZv=tK>p5*<pk1YEzxgq(5ui=updoQnkzs}V&s5F#mfw9{}t9RlH&C9z)y6U9m
zp7+h3y*m%oD3ChN2krM5EhyR?kTTm?hTC=F@voa*BhEj(w{6v%*d4i|5yHP07_$nB
z+@E@H`(8bxxE*n~ioVNEoz-R7ac}!RC7rpi)wRx@5_;omIb-qe1>4&aIXaIBi1D`1
z`o@&gc`iN9`^$x5hJw(kllCVmuF#V-{-l)1(|vH(jqWAf%R6n~+l#E@xc;=l=K5cc
z{Z==vIag_xCh?gIOiNPD^wD9TZaSB#;`VX&pI;xY6*?f3m~yC_+4WcaWXA(PESZn|
zQ~kNAVtV?f@?)Qw_Z;g#l>4-%?qL3=lKiFH*ROkC@@UTXwjVxny$fYOSCohCuB?9{
zv_JH*-(lsQSx+k%7wl58-W#a1XtiMJBBdj`j7<Uz{Tr3HA8CwJ@8B|AaGg`cwczB+
zLXmKb%Iw0j2h7n5c9)LK-u_)s@ZeXsu02B5M@9XD9yM*4QKE8e#>N??6}$=!Ew7L7
zpZ{lBQlisiyRTgnm%G<%|2lp}`gvFOryJqhSQjTPi$3C@^Gje?E5FJe5$Cy#OBAo3
zE4p*ZcY`92qR5#lZSnH`!mO@)w!Gwve7q_t{A5+rmoOn`n~P?7FO%|Lz7MhJ+WR+x
zXW<#i-99R<-`EZ;wYnL*i7|B73qebf=A=dOXI|RazYEWcHR`z}b^iOuJ?qSi17{sS
zxZ_sn!RyuWOK(LUjMTh-!P27l$b>i_=}%JM^`ze$CSLvfSftZ#RhrlZE#?k^B$j~k
z#|4b~CO7^n6`0R^F)QxC%LALPeW~7}a)hn$>&i%(l^++&oxHkSF6rbgfld6kZ#kRt
z_9h?u_4T#k%qX)-&!5Tte$jC)!A#4?di{@%UU^<i^IG})-+PiTpG%H<|7055eEUh4
zf@`9@B6V7R2>hsiyDvJknK9+fUeCkxW_&CAlNqa4efyNGYs$2LeSR-qO4%{2R_vK_
zp=42$&>pr4Z6Uk00z$>boHe>GBwk`IbiDOH@xsg*o8PIud6!i-b<OcLn*+Z830ykc
zcIoUDWz(vEb6#Tq{ANa~lB$mE2b<$%({m221%($&b5fGSn}~Vx+hgwRN?D;(F2a~_
zEpml%oyhekK^dnN&rNcfp?R#huQNDu{(sy1?^g56%(?Q_Z5eOn;cOGjh<$U{bj_6z
z5w=xs-?*^g<<r<;PZ3|2l4Zxw2-PM@v$c7IymS&|`{KpHxp4BybwB28nx)&w$L^qh
zCZad?rCceyXJWmew^93vtn{$SpWL0MU+9*+_*8fy$N$R)FBiQO{;gqnZR4Zs%;}!n
zZFZUTG9|s`TUU5B!7!rplBDviso^DJ3(j$TSZ#2%&b;PVh!2Y^pSniT4vjmO(O%)I
zPKH7&^5+^dEjDG%K9eChuS$8QeeaZ2n`K<nIW^v2TzD_t)v#q!(Jy`_jiMd%=LGab
zBp*-alUF#k$!;=(m2=1Tc-PEl_cW%sJ-!~sBx1Fz=SRd0C)+aL=#Nr=8>a^Ee_{Ia
z#WPoM3G%i*jR7<uX2ChZfH5@nYwTCKxPvEOF7dB+XV|eyJL3NZmi?j!XFPl!nEq!%
zo_Mugg@;&v99x5-P20TsYQG4pa`*I26N*kUC;j%Ww_g={)bH{7Pg3?vZXa!IEl&B@
z)v6HMvPi(RLdjFy&-&G#vx;}ws()L2dHdSvzxnxJPN~<*Zhk&y$)upMZd*vJNIFxU
zWhalA?A~Q1j0=_>IrvHP_LG+XJR%G)!__;RPxEbm6?J8b#gF@2vr~Qc8wlREmznFi
z@c;dwqnm!4o$lC@VAbF8=~UhS@4R-$_#4jT7gz4S|NT;6;Qo&PMa$Q#I$d}_OXQfn
z`GVxnG2Amg9CA<;Id3rg-VN`E+kUxDc;)e#HR#gzm504o#l-wMqQ)tZ67u8vSKA{W
z=FR&OvHW|tK)&v|Y4&+KNk@(;z5lwWG)TPgYzqs+zNpd}>h`yvm#<wOJK>3G-IUOs
z6@M=K{Cpke|E25Zih`G!g?CEI#Q$e2b58qqLwcjkm)oXWpYOdQX&>_PS?}5JCtG*N
zFF7ZCb<Osoxa+fbsQuljw*Kc``~IobUS>i$9MAg>>UV$i3}+}Pd-ZkCr{A$}v~M3;
z>)m$BE^zUW^FKtH7F-Gh@qf*E9A9k<vfsL^;>C5(9Q~+Xfu<`P>TGO(MK5Zy63+H~
z)K=&J=}lBW`>O*t3h&uHd;i0{c)NYylu27F?|(eS;%_zS$pt$Wr_NQGpZ-fUoaD9B
zpA__N{p|@s&p_+Y_15R^nvtBsuro2pqUz$VE#bNg#mn+$OgWMKK8sDDS6F`a)l&-`
zo1;>HtWeg~?cK7)L`X>J#2K4iQbBJ|hCV-%bn$I&<OWgJi#-CcwE!G<V(PcewC<b8
z=)xh$HRs}jmrvc4^n>#mB$Zn_rUZ#y=2~Z6e`|B;G5*dchkK6yC^>FlxN2Sp!{T#i
zA~mlU*6vqhR;>7O{qv2O58PtT8r%75=4}pM&z#`&DRj@4k9?c7%Zp$0JHHe(YzaRX
z!(P#&);m8i{L8QQ>pudY>O4Lee}3BS?l8s+rhDxF%lw_&VN$MiZ`PsG+W7+dIXhgL
zrdW1GY{=$|e^=@GEVNRrUvy#eHBIiLE6zP<o*-~1HX!?GpGo<nYmNFGjSgN@Z@ykP
z`TqOwn(>SUyBg{m&zXDNpLx%a|7x7^)T`}!({DbFU*x5J@K~NoOPo*tiruqnmg%3A
z(GvaQ647?i{26EBh1SGN$1m6x&H7>cUv8&n{;WHb{xdjR?bqDZ632Al*`MD}_D$Me
zxN@G9$?KwZ)1{04pF5%V*(GMf@$X5s@6LV-xLFgEwKV*EBBy*suY6?c=bJ@8>LMRo
z`7D1>EP3f?Y2p=Ep=8^+Uv3;f^6bxVRfn{bvyJw@s<z)-?dmVSG3@;6+^LTp9!w6l
zi0An8ssCBtkLtslv>0w^moW%jelEEF<Keh{bNBdeKRs(x?hBrUEUvu@Hb0{hb3e#k
z5=j5*_{sdfc5BihA>%NYC2{;5J`4ADzN%wqy*+P1!E@tHCI78mzE=gbl<gF0xWrtn
zdGGI@lB-Xuf4?$$@wDo3dx++}?_#3uVjfp>4@(tWO}x9DQ}Nat@oOrEFZ;V6{OH{J
zeB#lA_w^>Nvi%;DP`H~HG|;=SFa$c-Xm9Pr@lI;ujfzc|q!zW$e?Rw&Y~0uQS3U9!
zeV3TN)ql*t`Fz`TR)>u3jx0x2lTYU-DP7$(??~^i3%h52zTE!g|F@mx(W|stU+-I7
z^Pa78%VaV4$l4OOFB?9){G9jo(zJSpX45;j<Mx#=PLJ8XPMWdHu57;sWAKXf#@g$L
za<<hLP54;Mw%`TpUOnHGleyA`VcXAHhn9MlojX5m<6m3XOTuoIJ#rtNU+q1U<t3A%
z%Rk3{XCdR4Swa4J$?03QCsgdd^nI0xRe#T?zTGv)%;xJyrLMTNcx&xV87=LyDJLJ=
z9=5rt;yyz}^UkVtpZ^~3zisB`ujrL$Fy))N)BfqEBKMg(t9c4~OR~Nn^JO~Nnz_BQ
zp8s>%xwM1pp4X&g#f0kI_$sqM^?$fo&ovI0rJJXmFZ<`+=fBIT;dn)oX-m*UjyXwd
zHtMA>k9&W2-t3PSx4Xlb=T*tiTsphbK3T1t|Lc|Ww#qNP;_eh!^Of_qZu=!=oGhfD
zociwi8_k;@D>mM{ux;mq=La4~&CNZzx-78ye51__@k<97lv;KKvuTB0I`_qYmBqr}
zmoL1~`1I*hM`vf^iwg_gOKLnlPk&#Qe6&OE?d<*g-F+?#&Xzr3>2P=Nmxd{qmRHQ2
zQnXqiN&SNG`Ix^p2l8F*1%!Y3ep@!{kJ;y3yAv~BZodC;-NV;=*KgALF8yZRfwt&K
zY1#0%I?pG+^{?htU_0v4VQ7?)lAJ7MzxdhvId4tt7*eL?J!|fnS#(R_{O`v{rmU_^
zy=*dP)m+n^_cy71kDj02sCC!k&R0QR>+b6n-{(&)GF^7-Mf1_$_n$vs^RuL1!e@fr
zj5S?zr(AiG9OA(!#Pm`s=T)D;yh~zvSKSh?=C8Q)`R}TdH>v3lbBw(2O<_|td9ZWZ
zjcd#SDbc-w;)<7(ZTJKhKD%{7e5;iC)fJom*`8f{t6<0LdVe`*kE!J`{XSFseXgIF
zeNp>b)ZVhqYQNWS^7|L?lj%!WD4%zQKSN3Po~b=ek~>1Br}o_qv8wS7Y?<{-AXhTB
zI(Kf0h|Q%do3}4-IdQD_=*;|ISO2Y6)>yPJB%<=0lh)_@FLRQ8^}cn@o$~I#LtDwL
zmJr#x<GbdjPDwq>zTnG&7|oWrmgO<Q*Vi*F+5Ai4+^c50uP!mBKW}(ltKQyw@Gi&t
zQa#2KcPnP=-21(%{PyI3uY4tMe?M7PD8S`A!^bDzKg|DX=*ffk&rM%9D`r9Fb9r7~
zUf$m1en^Yr$K=hqX}cPOZhmVLa8k5bc~5vx(S5c3oIywL`C4dq8MahBb3b^pw*Ll0
zQrD{<MUz{*W49C*9^jn0SmlG0tH*Xnp30)m^C@oWTyy?g<-d%PoLIN(!ptTPKfmSw
zndf(X+B@6exXQJ@zs!;G*RQDx8YO&vyN~x${M#RICTtPCW%(i5Ze{w>WS)zclZ(WS
z?6UrDU2$e*e9wksm0!%<uPnFRAZpcTm+fzz%yZ57*~@+RUT=7H^6jOtjPDZ*Ur)Uj
zs?V;}#5>2*;L`2;$M!xw+iC83|B65sb5OyKkZJ$qZb)o2Uv8DKd%~*tgMH@?W}2MQ
z-B<Cy+V`J%(dww@ns;q$CVVfRxpzb8G5&tNyBx+>|A%c8`S(iwv-h={^^8YW7+=<{
zVYuBL_W9|%=`$wOh$b$}2s(7B^6eSk9Q`QQjNJO{&-)(#{JQ<eS9XP-RRT_1jtNJ$
zFF#?~;Pqfj<p0Byf8T3KPt0Qa;C!I4b%%U~(0Tm@MiYF3zr3&SI{#h&PQ<Nghog^N
zp8w5iZQ-NOH<J5h^F?p<&UkR(`#WV-k8sb30*lnC^H@_uLv@`xoEGTb6RWb>YR%OU
z7j$Y_o>{r+k3AbWXX-byXW8#pZK>F|^q{hml1pIV#O)e4AN_rAs(E{ZUP$p0SDr6*
z>&ij{a!%)7EiAkyqI9P4-doek`#(>b<QTuyS<?1BIsBuQ{LI^Ido`4N3RT*^EXl5@
zKTsTZdh`A-r@r*cy{%1uA#|zv=kw>B-3LGaDD)QZ{=WBkb#y-WXPdk~D~sM7{+uEB
zLR5Qlm5f09>bhksewlNvs-M<+^>pDb@4{Wtb!8GRJHo|hZ%%a%jPBUj^YL5lhBv}D
zFGM`b{5?Z)?)^2sw^LP(GAvj_8|O;09kbULd06=1X7nE|(Qj(Or`(w8-a9A8>Mi}q
zotgSi=uV%I{9%`p_3Rs5dWEJ|cBhnH)XH&PJ@JyO>$^o^a|~DT_Qd76zn*{h;K%gp
z*S~jW6=|NVIqZKdRbL_fudn;xuw1UUu7@^!XW>{<Qk?Nsbknjg<qRrE<Z>ai&u`n!
zk}rd1Z8$pa<+#3hB`<91+NfT9u1je>qf36SoqIvCMAPBgZL&vmwe@sFWUIViU%R!M
z?`_g=?d>P-ZQr9)lBUhkdcmas@sicM=6s6HUh*o#YOQa<bA=$a3bpU1s(hc!rzP|m
zO!~RsW@c5`9)=gyzMD?`c;T>GJ$%}WD(TR#iRYKBPmIzoZaMgV#^bXq+N-)BoSQf2
z^wMhW$nTHdiS>O@KeXz3cRM?mtAo!B!M*2<kKdo3{`jw|rMrn`?}lsj`QBQw7BTMe
z@z!_VSohn;y!D)DYF5Z){^j@b`Qi^BuU>ZQShpoZx@x?3+wu9j*3p-b>{xPo@7w*U
z=3Dum`LEDCmA+fg*TY$B?ox|8ruUR~l>WS2yxM5yx67GlB)@MiZ(LQL`|!L}xM=og
zvEY|EWeXRswf|J3xitQqre^9=0VVboXHAdWnj|tX$}RghcdPGX^SCwH{j(T(FKXs(
zx&HFn#Xv^8;|c{Hk69M)tv}9?Hu+pO!^EIjoB}^@dOd1z|8VDWjewIxV<PXYy6i>$
z^H-QRNMszX)wi;eQhX)vT6%tkVqv;b?u+cYPv_U|o#@*>{nyrh|6NUARs_G4xihuU
zv;O0@^=JOAH@8}%DrLX8h}mW_S5AAuO202%&+n@3`6hXFg5cb9ODAt#UH<#~;nP2g
z&UbHGC}-%{dGCDfBDYELwG7isgtB^^)W6KR{nagJo%6y~#bS*s%H&e&U$QT0saE1`
zxgacF!&Z1OouNZ2TuzeJI3;c4e<dr2m=7#0RZ7immvlGXt6Z?4Ds%U}8BIK2U0-R-
z{@WTI@^Z<o$_WX{+oOIqFzTzc#CgPgn8{#qM>R*gVvVQmQl1=!H%6a~_m|H*Bj4^B
z{n5(n`+iktVLbr_0jGA;GMQ^P3g@keOSe>Iw_Bi)ysYH<wVIF48ZUY#MkF5-nD-|<
zfAiXk(ADdgAH22oo<Qg(LCxF$>jK@UPn^%W^xA{49giioiuQebC!A}%APcl8p~T=;
zk1uFlwz9&i%h#j*<V9}mSg^gtwDQcwp5+o}cD!ACer<ekMMu-s_@6!#lz#UMUvv5I
z)N}CU%aZ-?;+@jB1x?)9xysqPQ?5v?D%+yUTVrLgyinVRicR~gl^?Wd|6T9dajUhe
zxMkvP{`d#xl0I_s-X2Z@qBqxCuruD(d-3G0a`n{XC-)gFwo|VR*wXpqpx~3-5B)*`
zJY1J_C%)Pk&B60t?97JUuQo^PRws0q+`gTc5g_8|G$p^`(l6VmcYa^fi_Ep(<eA;O
zIgWqw!rEu^`L@6RZ+PiW=bcqPI==$uv(B>W@p`az^U1sK8+NUlxiv*(-Gi@Zzi<6D
z|GI%FN5fTtcjC55*P{0x<7cQ|`_FUX-pWT?)^{2l-?;rt`L*Zu=OsPsRkc<ar|q2@
z&2Hx&l%XFNQSV)?tF!;|nSKA6E@#=7bE_z{crgB#dE(x6R@P_3zQ2ncR>g+dnBFsu
zN;*5sbWP;uWp{t;>gL{GA=fKBUn^Z;VcR$FlS>yZ->~JMtP97(M=ze8{HHG`cPwbX
z#w(_MnNIKA7l?4=C+(LvoBiHc>(rgjrdK*=s<IEHhs54maSSwmU6;Gt>)OXt%XUZo
z^~w0t!)4ZT*+O?oWco)b`vw0buTF5Cx&Cy5^OBCuD#cOLPx5rgp4LuZBig@ym(RbV
z6O)y$E?KW%^Y=u)_^GQqy8~MKX8-!{9dqk(9)sWeqLryP_Z?spXehNbKVkGcZI}B!
zO`SHCc-yZZd0u|mRj}Hua={np{mK6R{|>(YtH1ltei@zLJ5GM=W4WpDbczyFy(#N1
zwom`w`*#^!w0{@5e&20wxygLx!fhSOOO&2VZwimsO#W@J%;OkabKJZ|Xlj}C!9roz
zXZ+1eUVZC*V$}Xs`EStn`(M{+-u8O=?|byxW`VEwS39iSc1w7%>DAwsTTZKry!)ZP
z%G<kl<-&yv3zZg0f>-eTd-6r`@YX1va%Jf=JyDIXiXLd3JudO?qY!`Bd#{(@rrH@*
zd9U!lwQ3fV|0(sA*ZlX0G}nJy+m^d&+lA)68vHA(y5=&sl)Ux-`0T*L-;D)Ro=n_)
zq`WDm&-2iE1|^ova9hQmM7h1+>r9+)b$>n)^+hZ8+|SuBOs+jHy!Nwa^@+bPonuV-
z>{t8U&z|&GEu&Y^%JJ9KlWVHd+&33lEk5)@{dbq%@~SU|)**HEw!us?_hQ^m&ht{b
zWFyIOuBLKAM8UnHOzl<kFC6{C`*_dJ!$<!VPe0w3xy5SM$6_{)xhFsGKlN*A!`%7u
zTpG)FTuED-Bx)w^fBwF{`xg#T@xCuEkzaiImU;KgjBQ`l=dpdxqF;)K*H%qRIxAxn
zbNP&5?^Ln6LzYvk3%$j6-D+)@6Kp=Y_Ed`Z!=icd^_y9K?05Vx$hP!nPI2qDoH?sx
zcdwrH=T-BX6OkI?@9X8K-}*J@+s@G6H6@;WZy$@ZP7<2+ZgcI5ByooC{Pq3k4$4Iz
zo>N+%oc=ND-rY|e!Buxpf32O*kP!6h{tu1EoLo8k{s+GlY2e9N!O_6F!Bcbg>X1MF
z5BO}jn=+j`-UXdHmgvIUy)vIgFZbyW1__>H@ptofUoS1IFJ!4rzMX%troK?6z~?o4
zM#h{kZ%%Bypt<(%uhVOL4&PNcI&qPP=m7yK$<@&b0vi^5`z)c@;_7wNB0T)?@0;#H
zryBUxG?zwm2sW!nsn}2OVJI=}d-XPLu`Bxp+av?)uIn4Nmk6I<yIZnh|JVQO2ai2#
z_Uy{Bw74Rb6%#6QgKwkObLo9|znl4$zm|>pwEEj`m+~boOMfqI^Wk~>baU+Yo~#qg
zt^cuZ-8t=?{+^lE?EBSP0%pu9TmIweh37&GPF*|@=<@y~!!j@P`1iHGakn1lF$yI0
z1ZAjou9%WnCVDP0{9&=tl`HKTuU8(4I@aBCp?jsb=v0}qtrh{l5+~R0xSDn9t@Vxg
zUwwC?KSk|!mkqJx7f5==*>H8jGhL?mc0bNTNh{1PLahG=Z}`@;@3ypJ(90WV=RFFK
zk}`YHeX{Sro40@2>8g<Q+EbS<HOmK=W$fE>tnavxty{z*x1>%x(S;S4cFl6C5}0N(
zbyDqnGwU5w^iJ{BIo(@k{kKQ;?87pdZ%<5^dl-A_-+HG0<BwS6w(v!>Ve6MApD&mn
zT^Kt3`rrI5A6!5^2VoA#Y{tj*^tO<l*)DRvA`LlxkJj!Ns-Km<*D&u(s?z`M=a;@(
zF@Jrz)nlo^^bG}}(}O3zJX!r(XZ`t#WRBir5^}wZw`}v(h!A?E%s%HStI&biU{BX)
zYWZ5LS~lkirCMM2+P=5$l5$Dat~te%HSTYYoAx&1?zPJwUnKJ$7YW@hr=_|stAF{l
zR~sgN{pxM>@5_FUg&G=F%EvZn-1+vV*+FV+-0Y9eN*#XRUG|1NyYb^s)BPGXi<6I&
zB&~PvXYkl>6}hG=t^GdBiswf;UA}RM9TQ-l+vX;4Md9z&O~1`gKZ=!`yF@Fp?0%Z%
z&+cFrCaeCQN6TWLcgTL;yh3k-u(?Lly5~ofMedu<diec|%SG--?d}!jF5fv*pD@p3
zZNGp2p8Mk{*<8iaB%8bXFWy}JxO{hge$k}#b(7c|Ci=cD-=Sikr}OCf*`r3LdLCc=
zc@L%pRQ#G{Quwx5a?>LYuATYkS1sCb$Fn4N;;-B1{e}4V?2cZ=tCX@PO_tx!Q&3;u
zO67A`?fTY|*MHVnhMqI3v)|Kmuuzy`hgI#gi23_n(n8;;tUff^{`Y(4XBQ?hK6!Zm
z-1KTMvu!`;NCmys`F`=~r#Su%YVV`hx36$0aD882@$~z&yhRJFxD`dJTzEci3%};p
zyJJbS|2F%hPqy6dG&ru<;<U!}=6!~swdG!!`LT_Y!xWaD5qDa{=62OAmciz>$D2cJ
z^PhWa-ZuGnVd3MNu!VN9&mMK2zO^Q6a?QR!FD|eCd-LU;oyON=%Vnp>6nVCP`F~n}
z|AvHvP19KY8A`1B<(=y4vafG3W%_uL|7nkJu)vn{@AEHK?f<=PO3<(8xmj$AN9q*B
zU$h)&s8O4zv3=KHu6fllvhkOAg1p2xY_gnrY|Z&UKQByJmpqB_-=%7+{i*eyaaZfa
zu3mH4Vf0t9Df+~+uSZs$z8SS+&qlr6K<3%2C;7HdH!`VHVhFCjryutGpZ}_@Zj6l&
zHpzXjy6;~my8g3R_<M2VS+=Uu8+X>6wl(dE$c$jl&cFHoONR`XLs7=A>jnZTEA(R*
zb_9r?@7g<GIbh3ElQX|6_@?SJs673~bLy>Rir9X|-R^f!9{BN`wINR2LZGm&%|fmF
zPW$S8(?1>*W_8FqQu;=tX4STeUF};=L<?^96XYwOxZR>!*74W5FJ1rIzt74)x8L7P
z=Zu_yqu$r8xqEiZRrM8f+<vTY`Ku599#=h6?<Hw{w)y&p$B}bM&+pJHu09evC+m(|
zt@<`GI(oWuX=sxE{l43g&(yCAU2WCgGym+vzZ_jsjcZTTpA)#08MONKM3bWnuZEwP
z@ME*5#J`0M9Nu%f))rX0R>v`&wRQsS*=uovE|cKl*eIj9eB0LzdzQ+dnz1mQd#<HK
zu#3&h%l8C#dO!EtzIM(ByTz_=R&?*#Wa)ixa%tw8Rhzyi=$||+BG?}wvMb&^`pMrv
z8$;%nEn@Q(aojksvp?kSl)UxxSESVcU&izH+a?E%2&?56{~tW>^6%5nP0L;gJbR&%
z)HYxJjA3WUo8Nys^jlZ&k_j(uT^`pVu*9d*A*J^7q>|83f%;#m_c%nRuRRo85PM?&
zN1uOgjmK96UccV=v;9Q$``K-aE7Dn)pYuANa8dBC`jj6FCq7yG+4rx&RqH7$?k%*-
zHC5%Cc5icJUfuQbv#Hmo->j*B%~pAgo4NJeiiAEBqYr8E>NQtaE;3tDZ1}6QWTE-*
zbDxvhTZF9-1TQE)f8Da~=&9)LqyUNkcNpHAo|sX6;JuWI%9aBkbx#C4sF-Q8?6@<@
z{n@*z^7k%>w?us@=`=I`+_mn}zU}2(EjLeJ<#q3;UG%;B%q|9tz4<J~@84?giwRZm
z)|y+=%`YV0*Q085<bd}7?3C967Oflq2tW9B?C-wWA3NU28@s&_Wj?vEw&Lv>-lT``
z#Gib7WV$1S-ASf)*V=$&k><z8F01ai=aCWM)8jj*>2Pkk>$z}-J^OQ)$w*lHX*jv>
zpK<X|_8I<~&EHG!teV`p@_Lb1`gyC_E}!mQbGMzp)T{0*W4_gtX!gAav}eCta$(w8
zNzd@A?4}(d?Cn}*Ri95@*R9*xeKt2rAV)PmD4$_xAcvv*H9n1&7p!ycIc)pd8Z_&{
z_1>d7^7FmkzgTQPHJ4TM&z5ZqQV&j^BOYHfv7>|I%{OK9UE7YFnCN>e!e4`jjX5+l
zbWOy@MX8CsYBy^)bUppO%gE~Lele%$lWSicS$<#suhr5iL84AItaoB=mk9InC>*GC
zh&72a{qQ%C|5nG*?0qxl&NKO<y7`{h8r9D0YIzSn$DW@YxPz(vcH6>h%=;}}8Wv1%
z+v?iH`;ez^_Jhe`-ugWA(x<#iaNYKNiv10<V7@MC{Sqht`!6ofsQo4M(f3*QCEZvb
zpM7CHZ))TMe)rt^w&J^HedT#}*Qzg?f2v*-8=bD3KDAG1R~xSgZ*Z}x$%Q{tzINKE
ze`RAV2)vcM=FHEoKd+c$E~ifmfBE;Rbs3ZBk8AOa2a<e}Tn@P}T2Up+e(K(I*Q=`w
zR;9AM6!zem`|9oD1(){6d1Y^qm}K~JvEeJFy}6FRTm%J8T*55BJuVPWG%Y*2qWi#t
z)&82<rb~nbO<KH;$IW>cWaNEsk^7asGroSD@pZ0+?Nj%Og+Bx%AD>zrd_v_?@~iXZ
z?hoz%b}jkdUG4Tlv_J4g!PTHmr~i9*bA&O5RxDZ=<$7pCdF$RJbJyKzr&k^J-mAG{
z$*V6?84PcpO4c1;wa!cH^YkrcE7Vr%{gABwS?05FFQen56|73-hu3aWdM@pd#P!zK
zXZ}nji+4S@GQ{Fbmd$9GsNBb}HD}3fzn6_WBa)5@PJC6F+avv9%?iCZ<?OEOCh|<{
zz^m|mU@ImWolfl(x|PGQQT+MF-+${*yu1D{_=S&{&fHxW-*!pXZGL=Md%sF~WOL2&
zpw$0=mZ$bh|I=+b=THzNe`#ISA$$K%kG3z_YjAsa?7nK|-}`4MPgcLL+Op`dgq-)I
z%Kz7=iHPVbg_^hTtMy$LQ#7BUL#{^bV)J>S-WH1u1$`lR`If&btLG94-tDpa1*`S5
zbjA%|_x`ODR(D_89qOMu-H`bZi-U`~cIE4?lhM&iykT?8Wv*(j)Z3D*U2x*jT+x)e
z>92#o>`|1CzwQ03ymHh3-jzy)B_`J@j8_FOwK?r}?Gn?>j~5wN@n6^1d-qF8`sjr(
zshg*7x4RpZY{lEX#9;B6==o2k*XQJ(vk83W@_(wsmq{NIylbC}-mZLe*~jwtE;%O-
z3tii$*J^4XzCC&~jqmH@&-Xuh_L&-g{ZhfOt8`Pr`6ppZ^d{GA{xU1pey(A^EJsaI
zNsfNh(f!xrbl*$<>N9xR)Ukb8(dh%vZ-4zgQ{d9vcK36iUtUh)c=~YSXP1?K4Yc=t
zy0Y`6#-Cnsvp=!-41a_!6s}@B+Ls>ireglSB_WmBr%S?~);*3rP?i0;*~aEma7%#1
z#g{Q|C05t{+qZA?S#IOd7!)b>B;ND;i%R(!t;-)2=qCt$t^D|YnH}p{{h(8G-x@xs
zT`%_e)ZADPF5WrY)|$%byg&4J{nmKiCVOMq!0*n^$=9rZ?kT9|db#m;|Bn7cvm)MA
zoo(Fx_f`5{&%KOKWE5TGHJ@&~^|o62#97`6a<5nXJpNRF&z}d2PM)_j`e-}(s({;)
zox=66|NA&ZDz@||F5Y@1GPok;ip_kp&G$|nR({^e<!(56^J0|)+ZIi=+5b<i^7(`7
zt#O713S~OXNymTjXe>P?J^TIS?4tc&U+UiwIA^)i+@V1vrF}L3r-R!f@73Qp_DB9_
z-T&V{K0Dh4l2z9GL_9C{DfE@o-n4(mWu+I|OcD;SIyUvFoH8<cz^b`%ZF=>?VD~So
zFJ(VZcp>%CeEzmLL;efe&loqF{g&Ff{|oc4qjtJNhijaLFaMvv_cLGrDzE=Pp5Muw
z`6bT7L!qSEL7{=^Qs4&jBliNs%SDgIUB5T+{<~YLp*KPW#j9BZC)~^CP+i#a#pvbb
z_dov{o>V#PqtM8q@%^(+<-D22=PkeQEmtdkUwi*^-TfcSUETg%);YgFK<r9Q=jGV5
zU4Oive7KU|5-9H4Q>meRx$e{E^7^mG-{{OQys&YuU(^!!d!dUqt^6@>n{0Q=I<1?|
z)=UZv3ppQi_)4gUgxj9`wbw&s*@n0dH&2u7r&(ECd@~uYYH|LJ6AO&Zce-ev&T_P5
zfAflU=3QNP|1Zk9{W!?WoHaXtLaf_gC6T$3&6cfK9>#NCz1vW7`+}tH!4=oIHmZNA
z_Eh;&eR93+@A_k5=c7Ni?LYb8#lk}(6B`41O6>jy7be^kbr&-Q56k|Dy}$%nXwB#x
z7yb3^sp>X8A))o{SKe+2n*Tm>&XaB1<FXf8rHe+#?F&-t-5KTbO|nnZYGq;1)LXXF
znz7$zZpn##Wxg)!x7W6_dji#Z_lCKAk?FBhxn#XA@4lE<-E8TCn3I<(ue`mhBkUfl
zs8q%G?V3bkWcJFlw>_S=&ENAW{G3(ycZoHrzyCffis(wMt?OebxE6BaS#3?*-c12&
zeY=8MO5Z+T>-lJAzO`$2+UZ$$r5!r9xBX4deRr*X-{&~hz<SXO=?7({`F=mx@#p5-
zf(hT=|1vMz{IB<}`<v92_oC0|_sbdGc<}V~>M+@D^DU2gxJ;jLxb*X*oPywud)u0x
zJ{8f?&z~%-_35Vilh#n~{P<s+4yWu8>|ozu6;kxc_WsUS%_{5aZYMpw&&?%q@A&6h
z$wIFsKPrQl-if{wbAQR6YpTVcUb8xQPF)-tomR8YU+-?*(bU7jM;g8u9BQ)NZY#Rg
z@7mi{&vtJWwfhwAlyLlL@)PUWHrQGKA<g58asvBSmor9e`7d0gb^U~Q^&Mq4b>A=R
znx+OV-C)=Mrb~2<-mkECo7Q~qyP12lVdclfyYH;FoIm|+Rr>PO*aNxj;uHUxy|*pW
zx>gXm{<p*ogL|_N20mVqko;1~?)Fcq+uC8jdLrl8_j^SfPXAulP*=Fv;I;GK;^$$x
zDfiAvuF?B-F8}_zrU{c&&x`Lb^LX6f;3m1IzfoFhww$O_4SNaWy3C8E#||d<Pr1b=
zetmz$(YMn}(v$XoDid{GU+ntn@Uw_}KjI7Bt$eMgoH*ezX_C$U%d1vxN_Ky+Be0;r
zz`31|HR0?m(<@g^z0awrstSsVwoaLJ>sAz>Oona5lIyP}?P@Gmu3UK|#|(7H&CVj#
zRk!9$O*4`5^z%zQFLz&bOJHDNN?O{ZvfYt;tG31~K3A*y{_boeGkZ-=PS*R2i`kDJ
zJ-Q}x^D}{T*T?7EE-(Fb{lE6}SDklvq-2;*Jof1@f7X##e2=%sa_%wP-oqCCJ5?;&
z*=wgC$4BjXNza)ocy>5(7_wO`UMX#``EXg4fOcK<zZYk-?oZc$S!(V)`J9^S8gZt^
zDO#>yt52+qIeKbQ{>_+cG0D2?tBggrDKXf;T-m&Fw{+BAH`6UEm>EC(o%j9Z${20^
z*QN6%rWiE7P&nVzl2t7!?OmUE?_7AQ-_rbsFQ@O+d(K|%_oYkDCnP{gZSL|Dm4$!h
z>Z}ds`<LxeSp9b2{I938^QY_#mA0_{D>hN;9(&`0V}S=ZHR=DzdA_<hZSK^)3HQ35
zPZK(Le?m#7<+dexjI+JpO`dy5Pb6_!+>DZW)qa|HuiV&tGybpq&efmh?+87gKiOsJ
zy^Ce4Zo60Sx%$s<>$Z*lnX7A~PQ^?$*GYHGTlPly`w9=f{TGghb?3_N*8Z>hJ@jvT
zv$y}3j(y%&tZnx1ZQU9loO=6)*k$q9X^QoCHhHcQbJ{7*w|MR~kKBjmE=yut&j~ax
z;y);IF{a<gOZ@6@yG0d`V}rIWei!L25^J!l`PB`MSOKe80k6m9tOuetcJ1BYGr^Pj
zzR<H52k&h(@mjg^9owq!=WUgwnHKJnJ`rCz(?@=Ll*TUso`absb2t2{dQdMDW8exJ
zVt>3t;nwPxpmEEEACIS8-Evt-ph)$B{+`=>Eq?tMBm-pMYVTP4qL*VX-}b$=k6Zls
zIhOoBv0037FEi_2OO~rI7kC~zeOYf>_%5wuzQ2y^Ss(CDiqq#jo%z`LL8ssS>`NBu
z-zJ#p|JS*h@UXd&`*!hVgZpmZQvFY;hcsMXwpL1!)&61R%la6DSE4biTzH@C5c3H6
z+7@c;KmYC(lYhn^btbj*nJyRLTG+;sC41aZ+Mz1!q?CxT6Nk*ZZK5^e98SFxEkfDN
z!e2WEL?)N4*!fX%zs>ymFIC2kZv>Q>Z}=q7m3^R_z+tfA<6pi9BAU^Hvi2;Ik;&hp
z*KRwvapPL={a@aS`9)3YJaOTg>X}uqLcWRJyfH2McARjZWxxGDi;o{a?ugNAYHnV+
zcJ0%<<@Z(9j|=OBiL~y1zi+l(?XQ6N`2Nc;Rg{#P_Uy5lSO2e)VP5q+OC@FHz);c2
zCtV5)4gY_y|L<N|x%qKmpvb!&kNK*;zw@oEv<wXmmFRU75*7{&ooZS9Y(wGV;}^@W
zhK3tvUD3$f`BdycF!$qaxAT;ZjVI5VB~@Z2>*(mXCT{Pn$jxb$-zQF(aKP96u1ivq
zQuehqiRb26-plnpp0F{ZqpNGth7A*z&##l(zB{>_Kl_j2i-}TBRqDnYC)TCP?YR;e
z`c3ra%{{x#K9n+Sh?<+_>+2ipckbE@<&Dl97md1kA6Pz!TCmdTt9j6=&wVNHwiO)<
z4z!<H74Dl+C7;&w>PPmJjQYm(y-6;DUbEK+GNjdN@NMVao)f*mOZ|&PiCWIODwZ|t
z+6_;udut!Kb2e$gqQ#!qOcc5d7KS?&tmfUpe0_zzqri+3Lk%whzVcRchs%N<77M~9
zstV;JSvGv`ZprQm{A-uvC9z8T=S=6T-^IE*AIwmcaNfPx*hMjv-S0J{)T!x@H~l_!
z_NDJf7T0ggHbN1+?7FusB!VOIc@AnaZnu2({o#t+Pp`{~Tof<<l2EeD!X{F)^2+qT
zZMT$er1zb3O7F0FvhTH5otp-m)1z5aEnj=rf7Gmy7r7|D*Yc*+%(BaO1y@e~+;G*Q
z_kRv}Y2$GzUFfFJjql#AQ4#;;@5pC=Z`+&`90!j(THV(D8+Y%?W6?U#Gq0B(N@p^P
zlK$<ksA$}EFF5Fy48uzOEho4B|4_eyr-AF!e6vUItDXA3eT<l6m-{qeWyj8-Nw?yv
z>-}36crCiOCF|JBI#ab{=Y_v3REiy3xO%pHehS0GZ+s5Ad@GkIB;8mf&TZvVx5~6d
zU_JA8_8TgVo<XPN`%~_1V{!PGbEp3Q-yL`J;%dK!Dk&>hzF63<p|Ah^>GXKE2m19t
zx$o{OeZ2X+UGh_}{>_@Yy1gGCAFpoa=ePYLU}<St^Y7>LFR!onzh1Yy@6Mf=dlip)
z-`C02{YX4?_%P_S;ge_2e%+?sb%>eY#vvv~=KKA6d%fx1o|DxIuSKRC=H4=4$lLcb
z?bnx=huh`rPCPq1n^D5LOy~Lhdb|5IpLs!tRG6AhJuX+>(<^O$X=`?P*!sA$%jZ`u
zDQDxAI#PN)_PF}|nnRzSo<4cz%#&ZQ*FQflU;kwH`#;7rOiXT_y2$3h&>|4eAkK2*
z3PXyQX1UzP#@v)A!iMsa)uFMC|H>n3>R1l;C-(}RDfZ0!mAdJRXXa0p=#*C~^BH6N
zCugdgO$xP|dQ$xRWV_7z+jgSm4C@t5SSKD%DBQhs&HbmJo<Gio><!ny#R@tK>aj}F
zh3xEZfutv^GM)7qD{Y%DdNlFde^PNsVEi~aI`qEGw_C4N8+YB&SASm-^k-J)k~dbY
z>sZ>D>pjkAon+%ymDZ7cc|?Qp<6P;V=i8sAGJX{eJ7bf3bwhR7m%xW%no~4A*b3*o
zb7cu~?a0wQQscVo|HhhQFQ+#C(w(D|-ZNYOpZc9Uy-#9T{!KOXXPG4vBrCu%(a&|&
z(u1n!f-e8|p08j3V?}PZ^mnG(21E9(_9aUW_A4tYD>tuMqqAg6&h2fzrLUR1_x=f7
zv1-+#MT?jgU;J!*b!D)6)z?=?^Y{OK##_hm=JxjU>Yo>>&Nk0KmbUrl6>iX3BAuO`
zHh(@G=8?CXb31Q0uWR6q?fLSdp`mBySWbREzkc4CGiMquh1gboQLwhYE&YcfVoQc#
zGdq9Uiwg^NVs=cJG)X9~`mHJGQrF`1w$F{@mS0wEQP9!hX_zrXqQpwp)z#I#Zj;Hs
z3p_Fw6B?P>LG6#NS)w;@-mI%_<Cpha?l<?u>C?aW{@<R@w(Ifkh(oL~)jCb`4BqqB
z>?nF+TWH*rG<W^$M{Ag;6tsU_v7S%8?!jWAh>j<3Stq9+_{BYazLI&(hVT@Y>xJC`
zJNA6EJ5rEy*5=^`Chx$X2ERk>Dw+Q0obEaO<n`?5U8PnBy$^IG=Re}?mp*8-yt|z}
zM(?{^elmEY<e!Vs_Pcb@sf8aT=h=tdG1j@&@cKgK{raLeY{@r2h)>_<d3%}R>cp_e
z^6NX!KaM?d;r``)!jj^7FOS81YO&ew%NjfVyv5xv_y0A^Duhx4uI^%S_4xeoSgA_Y
zoU-7Sy-%jAyKVOje*C=qsa=AU!P__QTTe#1Gwl-oEq5wbB&+QDtK0H(R&(pc|M7AB
z_dem0;>4h+R)KWJa)$KBg(-idy?$QaxGC{a3ujEpMb{_KpDVW{+}M!#<;~5>{r3NU
zM9jR9$imKkd3Sj}8;^v8mlxOV?fL8=6+2?qnWcJud3SgA>UF!iX3UUSv}n-``}%$5
zw_h%w@8{<SI{hG~;2`UtACLQ6+S-h2eiVeQi|M?YwRGFIYth|HR2ME>IKxM+?Cq!X
z8mCX5RMghyX4rk#udK|>YVQ6e7hhdnJ<}vpD1CmdnQisACE@GiKqn6*9&R(6uiR@d
z4k`|Kd3j%at@`)t`u<O6&F@$2e?Hf$6m(_yj=OoQR<ADH8M8l|!Nn_5uSJ5(=Xmh%
z#|#F+UOQiw-_B$RJF5}R&BH2D=AXX#_Di3f_cC2^9)BM^dc|kHu9>s!@sE#EH+M}-
z=3e(+DffWAO}$gime$GN<Ze80m}}#)?d9jU=C12l-16pX?^<Xe<=LgwH-F8`&IYZO
z6Ps%FA|_O>)Um$z4YcqeW6L?tzaPLOKp%e>|LS=<wPH@Ml>33bpB4oz__9IP^v?wU
z1&0>cUzzmwy_%=>hW{0}Kc>5Qy<B2wQD*bazTkla7Z=x_QiFGUzsCgyF=hA8e{tmK
z(ZcU{%aga?-WZ{?=jXH84eADqF2CG!^w|8WSDKS1O)A)ZHzX|V(}%-nIqd@j16x{J
z63k{7TF8{VyEC)&^|gf>Tyw2TAAP+Z|NPJA^UF7En4rJ^k5I#zGd`zI+1M$}^?M%7
zvA6TdlaxDo=B%u&b+?t2lsI^Eqire=HnGMO9u+NldrNft?YC>q7ZnzL`o91F-QT}9
z9+z93eLbyp@%}$g^>gm-n)>~I{r?#^m6xtzpJ$b3ZNqaq{YiAA?eW`v!u*=+ZKghs
zIP$vR{l2D=_zBw_chLGg-d^F3YpZR+t2Mv@H%CQ8TzvA386N-t{q^+sS2s1i`ufcO
z#T)bQ+vV;38a7Qo-mjv<Vy;yw(}Hc=#57eoIXN4aC;YmyGWh0(L}tI`m(%-1wZlHV
zSln+^`>Ukv{k^j%CMt9C@-8iYey+hiPTSP<s<ob>;lv3O1j5$G`G$muT)cRZ@#*?c
zpFdxGSyJ-;-rfA!aqEviwW>)9J3r5M=bulfZ*IvH{(h&Jf3|u4vqjx{Nnc)Ed~4+|
zRd2Uw@#4<T&V@U6NHnaA-7O?3dGgK8%`dO5m45i};qjYJVE=(;5|ewy7(lxkKnt!e
zSiGERTWzMQs(Pp9^I4zSX1v`;53$SF6zn-`rDgZ?iLjKE)C`+SqX(Q>D^{Ia;yJnI
z*Ur1|oX>rJy?(!th=_}m6B92l?}}AjQ-s<NH{Q%q)7I|({eHiEXsDz`fda^xKY#w5
zGG)q-vsW)%XgHhpnJqPH(yUoh1!oTW%&`z$ef3oJ`@QT3)<kaJaQkgaN{UR{l4J9y
zc64z3`}@BB^QY7L%1cvD3i)fUXJlquuu3a`-%mBr`6=u7eBugT?q_@M8a%3Gytgnw
zs=T(gwqu_DVPRq)KYj$I0^90u0>Z+FBh%-W?m26fb!}a&x0e^!!i5V(#Knsr9ANzQ
z{r&me?RVXLe0U5E4H=sS1qB6<96M%|c1B{|u2))FSy?AepI*FX4bSq+o?&5Po72x9
z%P=XrnL6FD{$I^B-RNVM&*wBBO-el0Bf0k0mh$&;AOojp1~V8)_4>@WoBQHLhTZ=^
z#rgY>9B~m661woRq@}%GSX{hapy}1CEFU%D#qRxXfg)|Z(rtdr7w_BWtIA;VuO%cr
zy!dgi`KM2(^@HQ%&)@&|&HRAyoy|9MKt@`>-!pmr{(rOn{r#Oi6Ff2lYSgI<M)4xf
zAelU`Q&>GHGV<i@{QbNYuQ+(5OgiN2|9rHFzGhcqCF{iT{&)VqpKTkHj~k_)5=lEd
z>*$%8#yelFT7BZwsYk8iaSqEb2Zn|oeRp^F-eev&=4LkDqz?}cdT46u=%gHMV)f8u
z)X>#UeRQPL=I@uwcBRe?cE4UMZZOmI`n+rP_WO0SrSo<)PE>X`N<74}WXhCj(>@&)
zkDoC6^~7oK@9Z=_Z}XX_w6rv0ZJ3d<v7}j!g#P|NM*si5ukY;ce!S_l-s3juyafvv
zHpcEQGfY1>htGDpRJ{%8gqye9?}O@fhP2I+bN$?Nb9EW)|NT&YKCfC&QBm>Al`As-
z!Qf+!K-FHK;G&m~ZlK;E7(YJm5_WCI->}tdi*wd|+)yiD_ahP1s(ickI;d57GkyNj
zB}-bu<7>Z4L{z;IbP|w~>bm^$NZRJD**P^eHvBdp7*?&?lzLi>PsYNbpuiwAGxN>O
z&F$~^{a)w$`9+CUQ&Ur)R<U#7l!l|%O#S3UTpa^NV)VpqtG+w{`DV+ODKm}Jg+xV<
z2K(C{T@|`|hIP4K`JF;`P#fjPgJ#C(n~=IL$u$z7C<WvF!chz^U@w5?2g_YK3^{g)
z^#6HPqxp1I^2Yn$SR8_af_D6THrvy~!-2ywFi`OQzTbMSt*yroT(Xz5n%n2Czjw-(
zEhb;8{DUe>OHJ?B{noAi{?2yavCKIkM~)x={ATm{M`gP=My-AF<cUH0IT<M_DFzAC
zERpAPiunWu1*c4z^5LZV{0VdC$`-6kmSqrhVqv__DCuDKp>fKlT0u{E$>O|-6}&>o
z&nfI~<t@z@JK3IOC`fWxo>P;}U&Z<+{God1yTg~$b@VMlo=-orM^R`Ui<^gsNP?YP
z*}N4Y4ArWis)ZjN-u?8+Dd$qTqU&9SU4A=#4h5)u<nTFu!jFMv$C4>a6}EBA*soRe
zqUI;dT0KR1GyfT9wZb*Io_oIFQ{fO;`_(?qqq8a6a3L47R+o*C^xUphQD1rUx-+|@
zM8BN56yCMZK5BQ1z~x49#@OV^TsB%uYyM?Cx089x2|hbW<}^cxfRf-3NsFbf#e4>S
zUX@oSUKcb!+N#-kM&RPM&7}*^NeDhMTX3Q*R-DCyMaXs61<&??C7(0i{+hdDN&&-3
zrtR}??vK&om&rS@C&$oXY6|Dn$>z7+9hp>vHkEkA&%8ZN@%Hm>lkKx7IxL!^UhW&o
zD&sVPU&ktSlg*R8>mmE(UAe(-nd9>3*OM6w9=vM1u5zd6i<Pozlu|~((u!|iX0DEV
zu%P?N<VW2e#^=hHq^s_BOVH7}^MAq|o7WF`55J3?_{OcKLnOJsJ+VEZdqT|SqGuP*
zvgb?K`}?rmW3!U4-h8X`&4UF!S_N-AZ)osIocr<g>!n@FGo3gJ?LM$JHXBY}I%U4>
z)ZTVS?goeHda)c_Tv@^K-AA1~Jv~?74h|0H<m1b`9CP*RRS{9qtt;2J9qT-_k*k42
zvE)F|gDniRuQM(8){J$x`Y*|^b|?8o+}A}y?_T_vHNQ#tR-?iJEmi$F8|S9auW<UM
zoA;xndq;qV4fhvIzGrh!=mg)rW4?5LjAX{+YyK|NE_`GvSakQWY`u!!gXEQ;GVY&F
z{rAz#9h4Og%R~FGlQuk>mzd_d%Dz#iZcpw{Wd)Ya?R&QUYFnmoV)diP5#qa46{@zs
znO;~brI~)DYVPjU@%I#UcmJ(Dx;*ZFtKahDKP(#8ik3-ry}h()cVF%PDUUYoir#u$
zCVSEU-dImbNo}V|O%w7wee0NAwY5^e9sj*jcf+q<PEVesBa<bW7F6`Q=2hvhpPPPg
z{(=nUyXW7!oH`L9I4|j#O!}gQN8FySv)Xp%mbSNfxaqek=j{~qtJh@4T$_7(_scK4
zj(S+hZWY|m-ek3M*ZEl6;v18eE#oXcx-}?KY|ev&hx+(xWLkDx97(#H`)boCdC|A4
zBy?H~n09CK$>lP|99VGdyQ)LD=F<Puw>MjaFf7U6Ua)R{#<KFJRsm;SuC>3VLcd(G
zK72y6^HH<>nw+zLAB*_UvntgpEG*1@wL9<bE@!dY{oih7dwP0iUXF?0p7(V1`h8i!
z@w~mts=6o7=stJ7V1CnS#zMBa7DxVXypkB~d^1$+?49^no!d|LC;XORbI3a=9K$~0
zKz+mN1G^Xf^V584-=FeMkpI|TF_Q&JQm5Ykm{Z@x?#RGWv!}o)+<TUcoYR@x$FvXJ
zJ$`kAumq=`;?C@%_@8N~zv+HHqRaJ1*g!`8@;?a=t&oFDm-|iY?%%EnF8cPB{OJN$
zX}!Widne={nOB!MyGg$9RnV$!x}P(-Jzu(}9OLl0IJf1(%ff4sD^B0m(7ioP>Fz#0
z_TUmF!M*<M2Xa?0PWsC<|Lw!O>_Q^**&Li7`n~#=_j$9TiEi@=yXDCpJ|a#WbGA;s
zB7b69=uPbaS-Hxb;w14ymy8(;u1!h2xogYUzanoI<i&4(w%u|g_rtrJ4cyc?l3ir-
zs+rHtDvF%Ccginj>xq-H!+oW9m1^v1a@cX9p6LgReT$OB&zN|@dpj##x2(OSC}zLq
z=y}5nl_7I1zW&myJMQ`TR7G}cbNsuzD%)!|Twm|}-aB~4m-hz`Nj$5*=_e)QyS_X4
z$cg8_K2@DE-?Z?`ySrjHO<Mx>=V(>MKl^B#-u_m6_Px{AS?xy`Sno1^w35fZz517m
zL`8M^$Fo;gKl!%vXG6skR>S<)%|)N?$d%XScU^O@zbW#kgUi%lSNxRwck)ED*6Njs
zT?r1jSEF-sqgvaSo{Y)0v%g)L6n^E6e>h9Z*Di(C(K9-F4IUMFpIR-Ob2D5&{QZh!
zYt7~fd9DyRl^$8X{`LNETOC~=KkquIvBz2aVE>Z~ay-7XT)Z;$6R))gJzlZkQkcf}
zFdg;XNvfNUF1qX)oA01rQ_H4z)p6<Gmbp`3uh=xb>bA1)#~zP;1`jq`-U+L_Wqy49
z-uOEjY^r_==jJpy1SD#wIG<E9oAR&6MQ+Xsm*p4ocsk_0lRU&9ozb)ik$!s3>DqK1
zh22T5&r7yQEcRa0Z*=wbbjIauCTmL9EwKC%$UUc9onaEM3nOR6miPCwp6_u#yEj~|
z@ZHL4fh}?+Ih{@22F<MpHO1KOE_r-=ZEWRJW!>G5&W|gK{_gCIvDT5FtC1gE@4AEY
zTIgl_jkD^4S+xD$A5(rWvUt_;Yt!{x0vf8LP5#cG@+nWz#k2ccb&Ej$HgoQjA75I$
z&opZ-KiXcFmT~Fk64#W3YwbbLS1dXd<<OVPd;8S%hhejq%g!$|Rg3*x+atg<{ne2q
z?X>c%Y+AWT?`1pfFl;jp(#w4HtoYHKRdeOP*S$!;ys|LeK%=gygZo{NLqMKxg7ZzK
zof}gGjT~f_24|QXJw853;EwB&nZX-&zFxUO^wd??`<pLsI=4K3hGAEr=HzH=+3-6X
zcgJ(wtrWWP;iZ_I=&6NG@=Xf0N{YwyG@Sa+hB`GT+vm-nq{FmW?^6B}@3rnz`SzF1
z73%S03HzBNwK&`<z~zCC>-4C0DTh*>8xy={tW>v3JoZlOXwq$gg8%G`Ig}qR3pRL}
zJTd6#Gp%LE?$zY$IOwzfpEX_gl-m49CokMF3ik<P$ychoe^jh0*ruvj{Z1cO%r>DV
zRX-kEJ`^~jF=@TodC|kaeJ4iuZ?^>J{<9g3pv>Ppx#8*MHlAy*ORtyB{gW_TE^bx%
zx`kP{jW`!@b1DAqI_^@k-|(NTd#vJ{sjg4{eJ_lheSM9b$eoq!zP~q3eHy&6uJOEZ
z-kS%-E_WsrGit<`wC~z`d(Um&hZ{@w|MC>Pr>s38^HA<;<>zbnpWIb@v!z_xW4gDz
z0E6l7Ye_eEZMphaM5ki@uG*VI3W-OSmh618&*8b#5}#dDPx<cOQ2k9gXw|#p)9#zs
zd`o&Kvv9$WrGJ+9b}mo-z-%L_=q-1%%cjM7X;L+>sCAa1tAvM?Os`=`zvZzLH{bJ%
z9V}Ga`Rb|cy?rYeKeBlL_;Sml?=!O37f$-^EBJM(*`!U2JS7FYlL7+1oHaUgd965i
z?S=QVw*>6k*|q5ER0Wp3>dO<j%on_175+C>v+RuigjK<=2fY2e`1ke9y!P5mbGGTZ
z$;rMp7CW<7-*?q~*k1b7#=N}0WJgF<IiGFH|7m-S>euIRHI(@CJ$t!&clVbg4XRNt
zm0O!v$KTY_E%iOeD!5ws-SNi#3qEi?cs`NiT6^L11Lj9|T+#mcV?)hz7L66R&+hF$
zergk2Ki8qR%>NY6{JPNaZC408_xHc;^?5&LZ`m#F!R4ENYr%GAx$LQXr_BF$_G8_~
zM@`nBUtI8aaeHI1f8X@)brWKzeYM&BiHqx1S>@dD^d&Kegby>V_KThVvD|E$-lL04
zpC^}Bcd?uI8kekoX<buwNcD7_?$7uG2OBeAW>f`x^{ed`cr^dO<KDO5ITY_rycECe
z$@ipNQ&i4bmwp%Q4{w?M+3#*|wikcexvN}DvNL4(m-%=+_?1}6QJ8X&TT$ikrLxaw
zuH@PLDJx`;E|1V-sWRD@$1pFq=C4eFv;bELqaNe4ZRw9Dtb4cpztxlZb1uIXD^dEe
zxX$x$oLr32#6MBz_a3`ar!SPuH)qbvpt*l0{Wts{^FMseI;%%b*2U#v!H>GuJMXy`
zc(T9R{!5+0#%C#VlD{@un7-rLU%CFx=M6U^cTQU#?l;l(>)D$tldb$8PP}Z#Sy5kB
zd+hQWtzUin_4h|ug`QXHoUy=fZJe?6&IN~}W^B#~FJiWm%U&B?btR<gxSftuPi)Pt
z(9Gp)>NKOh-c1&}&DOI^L+?ebU_rfEIH&8@`;&tIHLWRr!<69g$Y-LQsp$i|>mo7g
z-^0$Tt-ie9^?Ao>rf-q+>KE#)_<8BKonnd2a<x4wi<*pTf9<?d^-1e~V)V`AOG~f)
zKAUW&GFkBZlov9Fta~3te|x_<XYZ6vm4*!rji;nPU+ZMG{UpfNYMz<wYgqh6;L`E6
zRw?&4y-C-&`)vk`!HmhBrz@gdmc%qAapYh0PFj7-#rNU$DY?}#OfKd7=Po&O{qM7~
zo8E<HPl6}ghlf4e*ZOJ|>w?cO{|i6V6ldSEFy(XYrkdm040DQB26u@4*A6Ouv}yXI
zO=1aK*DTLEzxz^F<o#)fzbkND=1gm};5FGP3L5JWZk@a<19TGRv6D@Hfy<Nx*R@5>
z`giAB+cUnPOGUF^eXy9&>gT_H<$6<g`z2nv_uO=D*BuUx=WWom>b$r8uXoFmFIH97
z%}$n2*XRFYv411V8uC7-`EJmgw~P6|o|ntuclyY}zT|f6))f7#*5Qv=WL?|a|IWT`
z#+i={iCvc~cQzGyFQ_zH=lj*JBU0K}>`>5|CB5DDPyUsk(SPu{d)jILV|vs6d;Rdr
zt6Bc@Vf~Zh<y|*=p0yv?xc=*RHhV9#h#94)`aiv1edNARHEb<F*h$y&{7L_9AB+FI
zcp^Uas@(tfyZ5^nZ56YV+#a#-etqMg#8*~751-9``sefXO8F0GHmWV!RVlyDTAFj7
zhxT*+15c+td2)U8`YT?|cRw@evG|<odV0**nv-F<_tI?#pZ+c0F{}0|-~L>=;GjoM
z6|cY9-FwhJWkPsP>fLuzvzX*I3c5A<u;1r8nXPu_)kMx8l{r3E#`=9R3dfemzU8eG
zx%zzLmIuXQ;<fM3KJnmt>$k(u>cPip(cBuV&M!V$xj4MX=S`JzInNADhF5d1uF;P?
z(Ra%9>~oLO4f|3QXP@5lDyBtp@l3;C;rSm9ue=o*ziGnOqxMO~mHYT@7qJ;7pGlHG
z9yZzejBc#RmA6UGFVBlyGrevrD_}pZ_!4t%j8N^CzY`nSMHv*2a4e{Q9IY<*vPUhB
zeb%%q-x!W<ExosRY4!5}J&6t5ouBPWI3RavvNPZPKxgO0&Yc{l1)pa;Qs%4Mk`fUm
zclfvbUE8CA1<~EtH!q#?lp)BA`@?&&+y5@j^HjIH_qr!t|EK?%pLg@W|GPHb^vUK$
zAGE_nYrU7AoxF9Lz@^p|3yw4theU8|t~!7C;kQ37uSJ=KFRgoeu5mqcLh<#D`%)Aw
zr>@?ceCN{9Uz1vMw6eqgavHmReDxxJ&q4m>S?SIv&#%$_cTzgxz2w}ZXAJjuz7X5?
zLbSR3T+^=DHTsbrg@5DTe_QC8ZoKjJSH|3OZ}F{s-S_YBdekcEbiCx^sYmDQIM;VL
z&b{}M%|0f})^GcBxo|->A*bVlawT317TU4A6n-I9s{HtJc(*|Euf*Tmr*AotZK3>?
zeg1=Xt=aEXonA;*n=jt=M~jcIpk-#2kzVcA7gD8*&3`18Pkk6BogwPDhUbyn-pSSt
z2h2^}I}Nw6zkGbXbHzGy8IeC9Bm_h(8*a>N57)jt`;nnLuhPQ%-iuz(P<6V<8uR5+
zT1(P_1ixc4wk<F6wokOn>+P_9dhwf|am8z!WAalK!F9fD*EB}ZAqIs)3QJ|Wr>v<?
z*>gQwU{)EI<mG$f40_pf&u>$E<iERNLrFh>aH-`D%j{ii&V97`BIUIBh2_^!!CA8!
zlMF6Cy~KWG+e~x0spg9=|9I^Z5VNYhzS^$RZQA<mD~rXOR_s%LQS|Yz``o7d?IIKZ
zzn#6Q<Y!F`Z*SB;r-k3w8oRozU)Z3&fq4PP-HJ|`(t>CE4MY6bd)q|)xK?ECEq7P#
zd{y=Wh8NYjvu^BOu*CQIp_>n$E#JRpdS_&yQelEfSKNjAtX)4UZ@Eccw(e;;lXm=!
z|MvU|?AL#t_`kO2`|rOhb9G;}@5!2{&&YOX(z(cd{#OAfoA$i_n_BO+J>>VE@+)TE
z*;m}9&rN6dY~Q+M*TJKu#@njGm|n5y-?`x2bK--{=MTY3m9KX*>)cFA{4=fe-sj5S
zmYR=teLTtVXT!ER>CfMNw7z~>&qFlv;Jn*&PDQErpSh`f{r#t!YgKa}>{(d&=k1=5
z|HaCjWv5O^Gu>5)z4zPkqWZDVe+yRf{oDDF?`P~io%Jp4afStHx3>Dc{a&>C`Jaoa
z&rjZ+#w#HrTz~q{bPMahX$;4f#-9DZcK_VJrnh(2pJb`@I`i^R@|&XkfG7V{g=_jg
zzOw7@Tq4lly!2AonP%^EO6#+Xoj9yo%bqU{<o4k3Q?}BWINPtbPdq%9z2Ruwq54hp
zpRK-|pRjRyg|UsC)GzsCOJi9boIJ7|ZkHBr`zF$}cg4}y`m;CLGc1|1)TyKLfT`}U
zU$370^^37L6luNIU9+8?Ror}@?6Jk~<#sbHX=`JPvDOq@Z1G8F-82rxooRdKrOviW
z*=6>|--T&$w8`GWfa&H9*3$9)0!~LfHBa9%`o1;&-`AxFJ%t%31U-H0`~Bn3cl8U*
z*1fyVX}j3k|KYWN>$g}P->khpq4=iIm#&Gof9*fiYWt7vz>9O!jf?N*id=hI^#2j(
zmmaAj(!$r65=yWBj9t9$&EF0WzOO1fuUKg9$p2_DGy19JNzFvt%FHKBg7R~`dUgt%
zf2;M|v*}v#|A;*8B)@OLpH|;7-*Cfb|5c`gkC&ep?!6R!WcFp2AKB?|SHv8i+uina
zE4RVDBCh9bR`(K|)2oi%yIXPYj?Ufsbvo;Q3r?8v<>Qi;c$f7v*rWC?tKYtQ_7zU!
zi_aXt_|H-7*(JfV%cIKWzN(qneN}TY|H;u_atQ&;%U!*89RGJ#_4`TNX^|$WS!;Cn
z1g_KH)q6R}PLy+@-29)r7DYd8d{w#Q$}TtSV96^lWffb}8PCg|{+*+@)8Fc<mXOmi
zV~d~8f=m1rZq0GM|Ks`5V~?z7znW*D@^k;8HQ#kwZiJh*pH=<tJ^S?L6&gw_^w+8;
za9Ow?I5@G>>~UFG@Rqz)_n#-Ozscv|v|qf{PJ^-G*Cthw{2!}JOx`#z=U2BVvj}{-
zoul~6gofg1-Pf9TKQ)B#Ol(n`qq*pkZKRpwMCOh+MY2<O<_B(hSQfeIr`;sBeVR_f
z=UEo$JZD|?>E6^lch>`z+}H1E+~wo`wZP?&b-bd}Be$l2j`I~!JKm;lGW!0u;W3jU
zi+DlLyIj!7u?b&4q!jv??#{uuWo_15$0K}}$A4c4-}R?>R+Bu#IV<kpcJ*6b9aNc%
zgRU>$IC;my=au)x^!{wH{K2T8I!$-~#;;eiQ)~bAF$iywJv~iTMDNc6%O4MK+B#i-
z^KIST#}mI4tzNYHK>UH7*HtwooNWG<pV3!%e!1oj-+AYh^WBpycf=iEIAK-F^K{mG
z#WPKgY`(EB^~2$?mkSC)AF!Lb&*gq;R~PxsR^R8_KE2yfZ-Xc7RlIXy@7m86cPEwZ
z&Q3l3-QB5VMx)?zlli-+KYRa`&HljT(oa7>1+AOAF*NMzuk38@g}-#~ia0&olXtee
z%>G=ZW8LiU^ZM&{dY68>J1_FipWyhLMyr(s{H~sxzVrVlKC_o+wx~@OJu%IAcg*YB
z|MTB0Ke_r-P5ja+B3Ir$I=t4uVtfBPo1?4W?_2pL-0sG&9sSF8J5+?<Wy;Zx7p&N?
zxbA?{v&PKG6Hh)f+>YKBtHSi6^RHZrN_o!5Pkr<Jot+<l;CYp1U$eYyf?RCX4?o%C
zJ59tV-P2uq=Tgz)DMjoTLL_|I=eSEtUjE)x=evIYncC*_W#<m8-8JD-F!w3l*gt#z
z@Avt;QoeeXIs2T&FK0aqlC9bITK-<y-Xw)10x!dZwFKs6Un#x!y|_5;3!6Oy-<5Yy
z4!cDvH*8!Po^XYgal^tV>2`O%wV407=;Cd;K6mPAW~qhZY?GWWb=qm{cGdS_W?HtV
zMdGqxubyD&t(C=ZmT7KFDxW$j`lp%w(|KCnuj=?J)_m==$$E49MzrbdyP{_|t}&RL
zez!e3_rSw#KdwA4SRFRsY<krFANOu9>d%j^y0X?u-RAj<WAo1LTD0=g!*vc`=0{8I
zH?6Fg^?l9~cmJ<xRY%%;)NZ{wxoX{(b!om2c|mH{SG+S{l^e||;GMOIUH6Ii?e37b
zA<xf${=GT0+AEpG)hvC}6|p+S+^f+6b4@MQvadKd|Mb11k5m4A;%1h5UKSD%zG=cN
z=J|m;-ibv<e_2~TThr+B<{hWQnikvfU%k7>!?85P%e_`EFMaF(B@WI%xw5$SEin47
z`|Y1qRM?v=zqnreudUxwr^_7O30@WaqGAgVxO;AId9(h!L5J4=D7JQI4K78^v)tcb
zfBPx^ZQbqNyy?D{Z66{SoPvKR>E0@KDPudTmYkuO8@ki*!y?V}xvB}(5!-#(Y<FKs
zpE~cHNXd=A%i@3TFmO8}C^EfEQ%i8=DiOU|&S&%b@2z)W`{I=zGyB=y@N;)+GB;b?
z_#A9__x#%y#Uqntg;p%6%)T<+MEoXC-{&7QeFe|@WoEZN7C67+c>j;Oi9NF|4;1UE
z=+s^KUj67&w^=res@v=tQ$!!zu76!7JG0nQSy$wuMfcs6n@YSNyg$=u6n&sfF?9cV
z8`UlB6PKlBZf<4lnrI%Fm>V72VRzAa?|R*BLa*k8=1NVMxixo#m{9cXQ`3Kcjg0zW
z`Ta8^1KUxT?I-@-V|wm;XP)I`y@!%2EhUPUTdajnmRG+26y3P|%<+SLdWiw88T+60
zaR0D#_}yQTvZ3jN#j<m(`?yRR1s-KSNbE~^=(oS_aLuYY?b6KFwtXV!YuXNfvz~UR
z=(O&VrAq_D!`+>one(<wH!sXJV`F74yyz-^argH6OV>7~o;H~2lRHn_$Y|2<cf0xb
z#`*jB@Yw(VV|>3}{>ADA3oqI&IwL!~G&M-7gRB2g(Bndn)vKhGS_&@xOHbttVcxrB
z%39aZW!o$Mx@y<%V=$76KQH8T#_CSr;zf&AtXcDA-~Y<{_0eymbM>ur6r4F6=g+vj
z=l$!sS0i$AS5KWJa%n0@@S5*`cU@|&tGzbegk7X(m%=6GUq4S|G5*p09KWbILVuFe
zWlt_ocdx1X<@?W_I+V}!ZhLx(Sn;`YUp>-Sm0c72f5hGL{Hdl}p=;Oattft?6ey_i
zVoHMA*BhEzYqK@;Bit$vuivyJPf>5{Jcm+KzGD{_S?szxv;M}vw~BfxOTL%ZomICp
zwYJIqETLoXBIs74)RFO7!0UCrqFu_I@AFQ*Ta{2U{ixC{8x~iIjDmOS%m1*>jQ*LH
zy}Q><;LfdMhZnv$<HA1S%9>mM<3qx2^|BR@P0(Xd`Bv@Pq8{%Q`|<mxg-NWuqNgY3
zNtdcNGW)k5%H`h^vEr|X*LFLV#k=llh}3deIjbz}6ke&xv1OU^g^Wj5CqNm6x0lZW
zGPRSz;vz2cXzf(Sg!Nyh+cEh&EYf6H#NTJ}=<iGCn&VchZf#cz*0B0=F!AlZ{E%ZF
z^9xOPUklip`%%%B`QgfgOZvXqT)(ku&Xp(T0yE{D4qoEA`8US@ZdXtC<s;Mhziqo2
zDI;@#&yIcjZaki`{kq9|Hl8lCDzAWf4vrIM+)Ir4bhhB)l((DStjwADJNLnR&uo|0
z7eD`8WK=q{M)}AZ_sp7*`-KbU-Lw~%y?D{B&E)>Qh*xvm=XhS4^g-;L%!ezV7-mc;
zGu_VrqkX>3vBTcyr-7D^pDhl%^))Hw(^8f8ZwVEjSnqv1%KmKY&1oB&Uv*D0d-M7A
z<p*mHKHOFrezk3O(w|>Eem33b63_O%d($QQXV(AB)kPBS9-fQW?d1<T#ir=Ocwz0v
zm-$<S7#NoownUx|@`^qEU3L|F`|_YSoo@gC{e5|J^K-#oS;Hik)whrJ$yOgJUb*U2
zBQyIJh7Py(1tnkXjS?=H|3BiPd3*BPYeI}JO#PR1lCSOw<Pg5F-Zl6^iFE|amYvUp
z9CC6VWM8?kWOHS~i~2psOh2AEbviQo&*b|y$-(PYv_I-twJtGU<jVL`mEF!c_wm+;
z53)l%_x?9sbtkODyR>REKXdHjHWlARp05NGynp8FX#QB^D_+u^^yrJ<b3==dIv-Eu
zAMV+pmtep8GsDiQ`4??}eLE)RxTVtI;<JNadS<H0<Z)X*J%38}>3TMq`2tpQi}kuz
zEI7C*`pa6~zDmdTduv%=&K8b%C0ki{duhq#2Y38eT%25zZC0VOe%3u^l~&(RlEOJ2
zsR@^)nL=hpztn%L^7LY?k!Y=iCnMLD>teOqq2adE_L!#>yfHXmwopLEdd`Cz51AZF
zuLf={H(MGlKk*$yw{wfZ0%Ny@#%{vXO86Fb3h%wWW~#Q;n>(x5Rpnfb=E&n=lXBiI
zo94nTZMqdQpuz>2cUveZaP^_K;X-~s9p*LsnQ<SNSuw9)k$?MN&2cR^<GkHlr{4P)
z;r%^u&yVE!?elJ|+3Xr|y>2Zp<AMjvzb`qLaZKW_=aDpDl||PBl&bgyt?%!TkJ_fg
zX`%M`m5Iw@b~TMl2Xw8~f7(7++SjG5q&wqPZM%li&5i&TTYbN8=L!=dEg4dEv$AI-
z_moIUIY0FJKQ*^az*cYe?-{2OO64SvADz!H?0C^_!iFao*A^WuzJ1%ae-Ve((I3BN
zg}q;s_G`Cw>glBCZx24pkxMsw#dmS@TNBaTT%~Jsd>rrQ@pN?>EUss~JFQ4ocjt=s
z`Tjj$Rk>$weY()BzJmR>P+HHjYY(N94PHC%J;=|n`}F^6i~QrOU1mJ$;P*?7xfPmn
zgy-?oK<=3vzlrU;|5?td!|dc-nYQcv8*}A8Bs_lIAe!7NaJO+=W;3hXr9<z--*YM6
zd0^r4{afIBE@rE|eSHgd?MmJpW5pC2x-o(&Jt;F|%XF#TGe7Y8>?!h8ej0lAyG`#+
zdH2ojacj5qFTSbyieX>g();TjGzIRTDzlf8`m;VTmG|ch(PZuGD-N_@4|=t+Q#aMS
zqWbdQ+<j^?HG4VD-GX1Q_>yV-+NoxVcrN3*!1?bgJliA}dvd%}I<_><b^ngQGZK3v
z_U!m2wKHM9`ikU@(?8tWwX&%Es@kcwtTRf|ejVd^{H#vD>%{_<FI^LhFXi*<uKal3
zB_qlCVtne>TxHv&Wt|0+*Jn)(6nEX<65bNLc53C+_dj}NXKp+2{$GCmRre?1^|xOA
z>toTJoxNJ~->NmeZ_l2*=X)t~ml*5C?NjVD%BP(_u)yVlec>{X?k`vVzLKk*eqwFS
z?-}~*SKj&_FJL7(|Kk<|mfzRpg1;;TjU7I?A*l5JxsGON{LV`geq8*rZ^5Pacdm>6
zcks4c)3@O1zSg3o)S4{Ng03yHkmUPO{kh1toneMYT&?RrhfZg%PMx@2qM{(EeATAf
zrDZ$|10@d64u2czZSyHSDA(_7c+Wqh5Z&9ee%;dUnvgerJD+>S_r{Q%57T`!c+*QI
zm!7V@e98Ipuc93c9v>h1?^$-k>)V8?gRxAC9r9(J8*(C*824-V+!y;4zE)Ah@tA3B
z#6O>JioYeDzVuWso$n#_CerZbrkyvx_|0SSx9#nEYkK6%N0#~LYLtU(%HA18hTq5u
zTE5V5j&b#d9~Ebk=6}0CdCl%BgJ)0coD4N?WY76ia5-w`=bMcUwWWFA6?<20-BnR{
zFV51yHYCRC(B?yio1-mkgPLw`+y1WO&F%Y6x3rX8{HrF-+_R``j<n(*EAeaZzD2IR
zrES&SwCnB~{n#VM+WM0j_<3e3^PE~J&i8)(&AzjD8xH3#zEjnZ$~ymaJpY;O@N2Gt
zvGe+MW0igt6`Y;;#pC|_zyEH@?62H+y88U@s_dUZa#=B|HFe+jfA}kRe%mxY{g*;Q
zOa2?(Js`o*KIK!uuDJCK-yi+V^%8gbl67T&zUS$rSK5u6Z||sQ=yAK8w)*O`wT)Av
z<y_N(j$1w|KD~HBbJwcujEpV4Z<y19{)FD@o6&TOC1mSO$MqUsx)+}P3hhl{@~yI6
z+#-+|bm~^~uPuLUXX`HgqVL4&ah_Gtkz*p$7SH$EDk?7NrB}pf_RbSI5qGiqX57X}
zvQx7ws*a{I+%bLOd#JblALse?cN?#UwqMR&ekbZc*P-<hTmC1fByWq3Zc=dlT3xV`
z?@QNl#rvv@^jS;yxxT)vWVC0!>ZCsm*H^5c&FyzucIxV#>aT4X3-W%&A8D%nKat_;
zx1xQyg}TfdYfh^kk<fgfaps&4&)aoVWP$>NC#6?Tw>iDr=*9%MoD&6)nvQpD=~#V1
zbKWfexrdi`>^W8bhwskAZ!!KMnai*3Yu+3Be_HkGXBRHM-1YU`-g~>07Pif+`+1;B
zRb=zNopRB84;S0N3!1&Z$*-JuRY_9$^v!$!XwDR?oXWsq{B6Nhk;e`9&u@FQY5Jze
zt6QAsb*$REdF8$D6M6b%{XG6iG%aH5zR*(Gajbgff)jNuYV%xkwKt{vt~e*9Rkq(R
z^4on?*%?Q*TKIx1KKJ)7-uKpM|0H1p*AQoC=f^5;kT%Vqo0U$h?ig>8xcSfN#nfoA
z$tJIg7=+HvQ1Y5~c6wg)=HOkIXPR?LWs6(C*17Wb<CRY(A?ByUB@ZPTxT+_u|B~S@
z9}|5fGE|H4&NsHKvi0hVt_v_sQuh<RY8`fZTI(s%=FW4^?`y8wraSSf<?3727I8{d
z{7duRhutxY-`}LCa!C5dh1s^7BDxahx5ym|?wR7Z{HVa))0@|-?QiUN|NrW9!Sz%p
zrS!d~7nGYzeOE>N%h_i0W9FvoM^CDxxN!xyH2(NEQNmeT|F}@yzT(AePObjFFTUiw
zTII{_$}IsboHGM`?ivO@sSEa~?VQ`vII+a;aD38_p7dW_uKFGC@6VY#*+5|uXnLOE
z+L;@g(q8>*I^IO)^NKL%<xXQ*p}+0o|7#@||6hB?`e*6v)jv~zsc|N(3;)h|IBNF!
zhm-#7S=bbB7J5pL^PtjdcMG<;4}QL`>UbS@S4+3_ZT-J{r3>aw(qiYFDEIvI7Vb+&
z_P+m_HpQh?s-nUx{Nt<Vzf%gAzTX+JH1GexU97z8qOMKXN%5HE?(}F^&+;R?Ce2SR
z{43WbE#L9}Y}Ne3tPb;{Yp34Hy?NnXa#rWn(C5jgMfb`lm0m30Ar-F4wXoo;W`E`H
z_bXx^uk|)ksN<<#wLKtL|NBhiLpOBh3#EOC*X40&KB&2L?cqi2L8rJBk8nNcIkt?u
zQJnwPwM{dAr8hp=!si-xO=AB4ef@RYCRdiaXP)G=`?WK<+b}yLLuMX-{feZTd|R${
zhs*Pr<JWwtSIK*y-z)G)`~kxRrWp;!jsLgas4H;%eC<{JmMw}OPBn!^Y_7ie@8I3z
z%a~(sK3AM3UgMd0xK8YOwTf82w87&I#b+X{r|PEe|G9<pqMfSB?%j=BkJ=YTEiY!=
zvFN*VQs~9)n_fyS<&X{kQgy-l<+rY>_ZB^$`7!zA+FLHYhs|$qP4%4^ko<YC@BJHs
zGAr(SPQ4p$W_s_=o`9n-&8|G&+5Xv^vzK4eyJI7Fwa$CyNo>#UzJ<R{uD|NO>DIo^
zGe_#V80K=sa6LXf=SA`)%fOiLdwqE3YB20_yX)civ)JP5v)_;949g$>>}ot4+H~~U
z&hsm_rdMxPINY;$kGTECM<EthqnKiaTNenNx3r$6b0&<_f8T^zP5Kiqxz^rHdUaZi
z*`wKV<`+)smU~Zj?l+w=`R}nP?XbWt5BWIdW@@?L&6}??vrlQ&YhRO_3wOO*shzdE
zXYq%W!c0(AH%9?Bd(N~`;z{UR+0Z|)>r-N`sVwC0JRl+HegCC=*Q2BJJ;I$u18dzo
zXPn`@w~y6+pL*zYcdlg%4fvyfGBzaz3v@Z1pPk+@Y3b)BC6*np%)?lYRwWr;db=d+
z_a?F8J<5lxd4!xUCicB|`rrP%b5iQ(jp1Tm!8u(W(lva?IxJQd|LL~d-u`6svaSb5
zN_1{|Zxnm#wSDcp3Fm5Ea>6#-6`jrNkK5AqYjs0{)Z8t)o9&D2&K{RulaX?J&fcEN
zrSiuDY%kg#_OR1!YZBeZ|H-iS(B4Q{-z(y`BPyP|%``s0y&&x#|IwQ2yHb_cZa23m
zMzkA-_|HFGyOb#=%sh+x=5oc$)r<H))t<}Wc|LdZ_rfKN6P76MyLIoP?ct7hFQcnn
z4Ncnl4|&VpSFqsqyzYE<^{Pqg|29XT+xb02P&Q3L@zROQ*Gq)U_w99FmG%1%_o|li
zefA3SyOm-Yc;1R0JkCEyYhPTfo_6-!5`Uxa&Fsg8(ykdl?rz?4lGQIX{JWsR*9VpN
z?|)k%BVg|)QR=AD{_VkCWAo1S#rLOJPR-6JxVoTY@$}nWCP$5xemV&`U)p=$xLL2G
z_;UWihub~{Cx86Pze#>Nv+yy_y-7>_&jiFtZ*F=2>E2=0xpQtljWT+CoKa!vsr}pS
z9+f7<-g&IYraJHBsYCfE*4}ejyLi%<j$q5pr@zKYn@#)ssP=Br()FwFJlWl{J^4q|
zGlml(ibu44ug10t{B5|*|EfA<&AqUrvzTKg=R8`!@ZP(fpDsu4U7PFL_+P`~ZP}YL
z?NzsXZ$EYN>RhCuVI^C&moa&QWUX}fg6xbxaWWbkKmFaNH)nF;7kkg0(?Xv8FZxpF
zrMXnZsfP2;#TzBkx=acco9u<8;;&ztqkAdw&xT+1{_`f8y*Mo3%yQAub5H5Bs(t5b
zyWez)M$FwRG4<J-XhoL;Ied*4DF>AANF45X(%s3QxsTsa!|j~!e%9q#&yVkwXZn!%
zO}HrF5ldo#&zC;ALuU-VkCs=y_t;)ysQA{(P@#_J!Ctq@-W^+>ml!J4nP_wGS6yGV
zcui@<3%Qw^Y9%|b?cU$J^z8K&p0W8ti>>_=T_1)&3Co>QR?aMGc=+gvDc*Z)%ObAn
zvL=1pJC8vi#Y1KFWu1%4zw*9?o}V`L+Ej}>p)ArtFN6x4zq?Gi^7FcPCilZ-b~AWS
z+L_uo_3m|XdQlOXd%NvysEf;ml`JoX4PHj;xEQ2$v|RYO>C`sP-K%?Sr`2CJeiqln
zJJ;~#V~M+8%{T6S<C$4Jb%I3IwimL$8_M5&`;?v%Z1BM0?0*Z@f1WH{v5WE)&VSM?
z?YsM>tM)*3&e2kPmMyUdjBHG^+hi^tly94I`B~SmP4`#a`8sQjer(IF83t=44h5E+
zWmJ#8nznyqUN~=<_k&$}?#)RY$0aU_#s=6t)C_j<;l6pPOIF`&`{uVolbtrLJ<JQf
z)6yadvYh_d$%a!oEN}T5ELNSm@$=u`P0xAtIcq&w95-r~?0gcpU;Xi-_<!CfFP)zy
zz2wxqo##)*1;-0_8FoBal2<bK&w}?Bnm7M{-JcSi#^LaGp6;8OzvsL$`pLNPMehq|
zB~QE0ZWcSrK3=@8>L4!S^ya|kKhN2ux{5TTOrpICR#g2}*P5c;>lgL=|K{@hAALjL
zGat8C_YB`9p89@o3Kx@+h^R<N$OQQ=?n3@KI}Yv@`0fxgE#5I8BxH&r#|f?K^G=zW
zFYo2fs;sMD;ydfzM7{@m;`QTHzR#<E_tGoxT=DtODYI_=-dg+V%Yky$?m4qRugR(U
zxPa%am;%F>-Z#R08>J^Ly_!-y$NQE_n}~8-%48qwdA?`%pN#ml_ULZr2N%Alcf?KB
zsJ?S|R$8-DYrJrNj+kdyj-27^$xkmX-6#<>x0K^sef2F>j=-3@s;}8%GVyZy=ihqh
ze=oc6<*_B}ees!DNB*b>m9SVYUbHWG)0s1W6us(7;?oxjUf7?kz#nrvrsku2&eZw`
z^)70cb*^;pUZ2$_aKXmr`;t|#wE$;kv#-yMOS*HkekzO3{gUq&d&BjT?bjX6vYfbY
zw)wWZTJv|8OuSIdBJk*Li}mik&#o2i@%?klXl=yBfW7DDXVyON;7Jx*eO_l0!|}^y
zpYHWpKfV0-8K?hR^H?YLOG_7cq${r8^5N&a<2UENnB{fO`}N@sVvi-SCDn9(R)6MZ
z{QrUW(!R5^9{tQbyKh&JF4H}RnhoME`xztRHoVuIQ$Ig@>6AcK{`I@WpD+7xQF-l4
zDY@9Uc6{pFpDoRwbk}fBRr=<eCr+O{G+}o0me2_sm9?4IhPB_jFQ30Re(HOkaFOzv
zU!9p6zi&(SnEh(M&XF|p=biee&i00c7B{qS*q_%c;`C)&keJ@j>Qx@QS%Xf!68F_U
ze0s87{EsL3*Xt~kuQ1gv2)AIIxA4xjrGKJch5nW1`<!`B_-_n%T6N}EpV!vzDYGv{
zi0*Z0`uq3O-4iE2&HTsRGW}ZnImPLhET05TpB$N!W_S1V1|6vj8gJG=uw8ZJ!J{I-
z4}T|KUz%Ml-?n|n)Q7rxx)<xR|Kx9Db-!2fZChE7$Wj&uF4n5@<;%ZUFRe44RBT>o
z^7U?3Y(*JIt<x6Xc~LpH7ng9<hP>(69qg8_v&8#`_afH^EYr<m56xfBeZE_Fqxq>F
zYwmBjQFKG7da=x<qNN|Mxe7eFJNb0fpO~aQ%P&1IGP)XBrG2`h<*}yx1<f~-HYSWQ
zm;Wu;;AuRoNy@;@TZnyfoX*$m%?FdD=UloH#K3Yu|B=@prF9~g(hg0U&*0SD-d}vM
z>e|iuC%o@Qt=$(L^KCOnM&0Do+dAgG@9dcOe&UY*k~52P!a9?0#qHdC<$hz2akq!n
zr?jhV3R!iR+ZJhbJ+jkcSftTaBq;IW;x^OU^CdP+Qu_IM?a!Sla{XKE^_JhLD7zB(
zZU683O&>ROD($!}u*Ye(;ug6Xn=hZR+uOh7?CF$iCnssvZt{Eg>;U`Z)X5LGcOK~b
z`;jNFM?lIaa^;gFGAf0S`;A^dc_(yS)%~C2xtYvHk3MlKZFtOJ)BM)l=hpe{^S9Wp
zPB}I)mqEf<NH*R%?oOvrt)!6u=`)WfG98#9_54SJ`2J_slDB?mJ-od~*lK@*&7Y=?
zkv<Yai#_je_nUWn1Iz4_4Q?MU9*CTM{z&bHoPU}XEIU#Te`eSEBe3W5WZ?jv`3D+*
zUX+;;Z<G)exwG?UPWAJQ&N}bS&nDW6Zu^-1$Twp90k8S@r{pTuRc9soPCiv9Yn*=K
z_NHq-_ib+HT=UiRIXrE0zUrqPfAw~)vAI5l^>%;Sr=RkMMGorKR-5$B)@F)6JUr9o
z`TLBRS)Oik=S3LOCw)3Cb9&DHbEkCOjdxZCC|_J&%b@sAE@JJZCqBZv{n9=@KPNK%
zOE}Za)sFjgCKjnYl2rT|&2^pO=CmK8cQ&tDy=UX!#g8r>Tb%joI$!=={mN-Mk2d)i
zsFX_I7Wy~A{j!qm@i)Fv{nM|_bH9_IH&5tZ=sL^IE(aC`^xfP#=h&_psxsbpkLu2y
zw<P~aXv^!_$`>YNbtL;=vZ}NDD0p!udu-p&mp|H5BqqNUvT9IR@5WNunmjS>QIX#!
z)pz03Was<#Y3@A|dvIFB{u}?(RO>_EJy`ANHB+Z0g5ys7hL@^}N4OR+8*KEr%zvlU
zZ}G`f&6_9h{JP5QPEDj;?;c@+MUUb$I~7h|m@$9*uMdxBaW8(?u4vwVXN^zJwoA?H
zmu`&GO-WxedHUSm_yB{rdv;qboLn{Mo>i;-_?l&%<c+SA;Sm|{<~J-b+JC$$B-x_=
z{nzKW?+b5?x;y=#hgYQo$40j5U)l}f4TVk}7abB?ZgJJT*)~~hbMfnS%imADyMM>R
z!_7PyMY6g~R*SFyoSc4A&F;C1`(>q@b$P1Qljd*-@GZ$Hy27UU&n|e%6d`9vs}q-=
zM8@2||F1Xp*vBt-KTYHF@7mY9e%Zu*tW1tx538?y<WDV`_S*N8cmIC<%b(77o>QDI
z^g`5cL%6b!nR4Mx^&2w(yJN~~%qr8;FJwJ^nZIO8Pzm2l{|V*FO?#v!CZBr{a?CEw
z_59@Q^E$s$uIgS(KF!yC`M_ciD>2*qJKs!wWB0uw=T-gU58vPPY<ExIa!7jhS%<2B
zc}Yh9)%};(Ki1IFTiROU{4`un;*6ou-3_a+c$O}{y3fkuddaFYcD`ZH&nw^EFxxb6
zZ_4ru>8_g_3V&2>V>_Vr+4JOGpO9baMtZBC%=!KA$V;Q+HIu$6_IEn0UzgFso|dil
z@us%Lj4zAM7$2Wz!FKQzXYA8o$$?4BRp)1NNQM6DUbm#jxSJ!xjBjl^htp%vi%u`h
zyv<gs+ikx7WrhAFx40;km+JOYB@OLEUIsAU-qn|0dsJ7{HE_x<B`vL_Wg1<JVkDI0
zB?Yu>Z}6;>|2Jh*$JSjor%P*}zcFFnqd0Br#|B-C;D|ZbclqZXE#=l<`(^F?&gx4u
z@2BUA>PbCW^wMWXcN3Qe^Squn>_xJh%8ER%&p4o^@_+l=!;F1PeUztni3{uroPT(g
zNMw=dWb4Swdp}u<UQ7JDJAL(({(YNT1Y{czTYTPJ&;NySmza$`LyXeu!i%@o-|vuU
zR^0CzF(Z9uZWFUj=H-z7{_vZtm+`nsFMs^m<NT_BuU78*bS*mn;{N*oMYlaPPoDEo
zwqGCgb?WJ*-?<Oy8?3lvCf41m>OBo~^rqB&|3I(D%dcPD*Q&qoUg~nCGv<+<z9y5V
zgnfI&-Fz_T^r=&)EULaF{JeVTv_gvn=NipTFO3tJEYv2{PYb#i^vJ<{SB=|?qV;*1
zkG1k5nGc-}-Iv|i(0j1p>!pvEST_9F@M7829HD@B+|%4Dk|y*1-x{ZEbCD~5dX&Oc
zE4RnZH>2{jmTPpgPyZY5K9i~7fxBVU;zZV^R{}II?ms84Utc}fUQ_o;`Wx--dj+ia
zFztTy@UqO@aAg&<Gdt4_mbh94C5c|DY_)Du2`d&`HfNH#o#@k-*ZJ1EzqHTV{7`3F
z(=KDXgS8sFB<`f0J)Y%tFw1A5f^zy)j}w;;ELivW=|e5~H5y%uu1JY81d6!s>~OI&
zQV{XqH+@p}t7;wIX%0#=XQ%mA*L+b|kKsz)qd9H+rKG=sSCXt6b_re6ZTOZvD{NP7
zUXmUAGxzWteoc}`cDwPNouin(<H==7i`;5|lRp}&b643sxTWGDQt*7+O=d5ZpZl^_
z&d_3&5Ab$%xVvmxlfpHN{l(LcG&Ih>*V(<Y_a8T>V%o!5O3NnjO6V=U6LM-FSEw38
z(ZZD)3`$E?lubD|U#w-lv-j&h7MAI@@oShAPW@c8j8T9=@reI{vrFHcVyp7fT)g^r
zc`9$E<{R(zdXnF{`B(qGFD+H^!P!Ga>REJAMaAFPbt{k6*(q4vW;rcTvU>eT(}LF}
zVQRgvHDkFR%lrzw)0n`=wEmaWjY_49Z027j^jA;c?j0!Ny3!O{%igleJzy%;yMtS^
zov~Nj=7E#?hNceYu*9dY8Rhe}t@k%N>^Xhuqk>wa49}ullU2mIIMW!@8>X7&#M|iS
z+s1|6uKWJ}(}iC%-U&DruWtG0@bq)R&dCb=N9+`z>f5Ou4u5SgKQB1!^2Bb}mJ6Rc
zL}L1vBsb4vC~#JAc~%*rd-9&)lAksE9=>(izI2{ezrZ2p>bL!du4cCz+?P&?57~Zy
z6^jECGxJP~LZyBC_NAnyefs@=|KuqlpC6qlUAu_EBdlswbXc9pb7_H&_4P07&uK9%
zy0XnM`PhYhwbeRe-0l4GX?J&(_SHT<-hce~@#BH-AANawIp@xfjaTaKh%j)nTx0s%
zm2-~$n5U-qdW%?Yz4}#^?!E!{!fzQIUOLNRvi>fvtUn=364~w6ILr}PGcD}dy1k+A
zG*&;{|DP*1Nn^69l$zIz_={Z=xaYR0FwPdxk-8tcPGj}m#?(daV)wQk)L=~2pSefE
zvxh^BYsSUWJw7XbFt`SaEM2#fp<|K8Dc5%&R^PR~EYw{4x?1Mz%NVc8Yd(5U538MP
z{bALN_itODyUu0#Z>g3lvTWC?RdwIrU;3TFTPhVW;oqT8_jfm+);|{5C%C^$!8`8l
zvbn1?gRP|c+*m@s?&vVcebgmcSh>}3Sr><*$${7#*`iCCKQEaQopmWalu2Q4_4j98
z+UpdwwY#V3MhgiD956m_(|q#Ehv0=Gp>Yf<`s%aiocR)ET^<mjY_oTdcTPB?z|w8D
z-)<yFtPLx%l6`w?Yx3bX-amgnpJ&+f<&t+rMMc58JC+QK7A=a{oaVdo?+#@KCWV#{
zOmZxG?B|%~dupCOe>3>>x_S3DWv0zr>Ggj5uW4q@OCvY^p4NSJlA2tKu55g7jq8C;
zYY!cN<9<?nUAMyq{>sI-Piy_H;nx@L&7HK+>C%;J6Y@D$GCNITpY!cQqVw|Csaw};
zgNpZC%exk6cP)x}vg@2h2GhCqlKa?F+V*J6|DHS7%k<5h%jWzmrgMIO6;;1jXSY|*
z;Ym^VnOAUWF6I5P?m_(A+ndw*tG~TrR8UcA*?zC8`@@HVM~@!8O18*L-yC)Fw4V9<
z>fY4!CBnB>7<RD9%7^GV%&+;>`S>HZ{vHRHmh7GD-rnB6x#;OBE9w3zmpE!dKCE|)
z_?zcbQ`^5#QL28X2}2u~v=)QNnu3U^`;P-eTmz@93h)*ebqy2&C4+|L%hf?CGsS4)
zgo1}Dn@*fPcPMRjBG(+Q2;DTEtrOzB1GQGCpPy%veXZxki;U@S@9r*7zp%jZ$4}EY
zMSfk2G(hP0N>K$6y-1^r=}ztUyF8LcEWK`r&&{>o84z^TOY@}p72gC<C#Zk@tdy`<
zVF?Keo72uZaX9+<@u~Y+Z1zn}O%)UpI^=79_sElzlYjpGe*bleX$Qpcp#4|41R$<;
zWqfva_VFp2!9Si%_RqM!PS*TRfpabYN!>GU%A2Nz*NbeL;Ty4bnw91BMIxupoJo0g
zWhLln6cu&#;@@w#TYszlbW$C3EXwlvb+h(Xe=oWk8vgKQWMQlV#Q3L&7BIp55p-mp
zZS{$hClysxmh5YPBzEl2F5S(^r@~);nffcyM9Q+@0YlZ^eOLZgR#tK-3as+$1v~bX
ztMk$WK_Xz|^s0KL&D}T}*RR)aX6IK^QE7R<|Np*y?N7zRyzj0%vEub-O>y(Ne(tNo
z)}A<hdU5pjJRUil8OG`7EWVY$xiN9h9GPF=-}~>c``gjgbtuE++T#vLoK4xa1m?<9
zuK8bHT>SF-I{)UIJ~cHq#m~<@{qgbfS6iL!8*Z*Ct=YHBbNf;a21Z6k(6I-KEGt*8
zd~<jA^wiVS7!_I)Zf(i*&^&qKM8fN9Yjt9GZJFo(My2Hg^E>t`CiVu)pi^&t$xem%
zs@0X%0pzKtPU>-29qzCQY;SnO?!plF)pku)3frWHzY5cxpD8^F3Xbf(?JLlD>D1l~
z3GNbsNp3=0O3iMqS{WE8uDCTQ`Ql8IwD-wY-PeD&hpER&cq?cn-rG}oX14kIeeHqT
zudEajH($#=;JS0i(xpp3zF6EpZI{2-NoRiBkmJg$WE5SzAH*;4op_d?ThYx!b8+^q
z{|7P!1?MqNJHI9In4naB@PrQ=GcKNZRj#q(;K8kWk{!ZLSHn*3DSiBO<0q;3Z%4L0
zH0yn4mN>at)r9%a>$DlIOE^75oMc$)K69Gr#MmcS)XhA5RCeEkVsitr7feP>A6CrX
zXy&3M-od<6)}(u4{NLF7%Alx~GE+=--q#1oK5j>@=q-rk*_2+(zx1Kdat9x`x~*G(
z%-i<(Xobpr=EScC8&<8D+VXAQPe%2Wb@vw}zkVFF%0xoZX33Oiw<Ll?zq~eAI+k!E
zUr;Qp?%-oL#d|F*Q*5VCnU<=ix%SP@m2FSfZojvv{{KI{+m|K@ZJ2So=i|<~+wV<p
zco1;Bxclg#Nvhrv8xkDn_B!tT!NOi4Bp6hdV{d)lDJJOW*GwL^&AQs!+K*pcY+m@(
zY>lE~3%da47p>Iqj0@&Z*>tOZOY?m0>btv(pK&|o7uKIW-zLk!*y)<_<A%_&&#&9P
zr`Oc{op(=k+199M%-64-f8eFgV(4^g_qIBV5BDcozu(XIBxXV3T>dwE6#ucFetRPS
z@#|`pu0<MNhnIvkfC`0EtzLKTvmdcnV18Y#!8<#LyGZs?W1;JNrJU;S3W<a2SAq%-
z_GabQsJ&mqXSMcc$#TK7w?Yg#KJD8OE?F1pH8V8&@#;?PU+spOJC^tsFj-BEPOR?!
z@}#6Hx$Z~!hCKJFj~u`HEiU{olkxL;_6qJLQ@DNa>pA*JK6Py0z+z+iQgqw)h012D
zIZtnY@uSo^NVaE#5B~$6x`;;01GP8o=YMCAV@?ZQ{`hn}*Y9h~{cqV`37g}jBvm5d
zvS9M0<y%gc%-Z176Kxe2#mHvAdFjM!tN!w5#GhBzarBDvQVip*D0+S5?PmSoM>jhA
z>}58&f2kmRu9-lQMaFhzxjiyJQ%h?5-2z2iGb=(ETtF#B&*jlZh6myY_8#n?{oCoc
z+qdKYWg6#R6qUcM#-sM7-Fp_NQ;njo__w2;)84iOpG=ise)+&w+r$WV$I}8IE;z-o
z9a-WXCf{b8e#&m!t33y{NfiE9Jz;71R;@#k!|u(UP0M#|x-W6d^tIBLdvz&K(<aOi
zJ3deN_LKVG*Ak4ZxnJI^e5?FoZ%wR~X{3)zs!G9wCw`00&n?K|=j3>PP5ZrOsY2T7
znfYO7%5JK)Bt*==$g}r})J2mus!_eumV7DBvECB*Z*Q(;n)gZR*0&$otu<Aht7Dz7
zU;FlR+mjxax_{fB-2LIi!Bo>Maq~Z0)z<w}E*x;XvE;12zV&~VZ=Q=!o%>VGz|Z)&
zRlvA0f5{ZyMFuTy$`!Boap+~2cCGRec-7L$r)YR)hi5_P{B3(I%mrt!eRz&hZ0XgP
z3;43_vP-kp`K_$=_s=>sLvFc1$iJno&8=aK8*L1^+`eWXems9!g2~ml-jfBK*li+H
zF8>ZX^}JPJ<$=?zx8=m0YGSTVEtzgFYj|^W{>_8^We4|4+(_Zk{bT)b?bXS-e(FaB
zjz65T_KoK+_U^NlyJlP4HMSoU=DP2_<Vea{byNF!$(hzJPH|fvt33QA){|qo@=Ecu
zS;moqU#Ffn>%CyK<K@?wOE0(t-(8kzSh7c=OnvRt+vomzM&^s>Hdh%f`ss4<(0*YK
z#~MEo>2rEhk6$XAa;?V4Y7f^Q6_%s}CU5&iSnT)Mn%=S6@}!BYJ9JX+h9awr2M)f-
z;hLP<!dh7ryZ@9f%iU_L*|mY^jP#@!n|HBZUcYyLhRmDRvud6vjfyqY!t-oq^c{?t
zU=;93QGolm|Lr^Z$K9LzMeiIjVo$jmAF#Y%Z>R2ko}F$ts<`-$POZ(kf34uKYExhD
zf%DRnHYdK$Jb6iW!o=`zg=?K3POH1HdZ&U%e*SKKzfC#pF3YWMSH61CxmxRcsf>S1
zd|CK9T@&WpMMqXoS4xl2%3BBO&iaIK>40jxodTV|<BnQRd}OCBC)Ts~$iE+*sgwGz
zO)+L;G(OHXPd=AFP9%NXA?y0XXGAAG5<ba%>(KvY9JgAh-~E5TJ>kpocl#zpHvIYZ
zZr}Ho_Z7*nrvG(|FY}(s8*Dsz#*b45lA`4z4R7zy5q{{nG=0T{piOn(=i7X~8Ea%~
zJ=IUQ`or}%f0wSibHe!9rN3tO$FE=A6PUfP;+Oixy}9>;e%s9!Ijg)`eZ&7H#Y`(Q
zJ}@r`Z)eo0`x<X!`{rdLpUc}PZ7<hlPHGXjQ}uMOjrmVorkZB2IqA2ugXjHyF*X0b
zeyPAw4n@1;atxYVxGQ43cJ4GfzS}!fb3@vl%PrbgbJi5zf9<#B`PKL5uI`X8*Vbj7
zc5;Tlo7dgDZ{@D-kd#{cIX`acfuK8Y{}uYqD9JqgzmH#K+rx?dbLyo_Co*|+7z#$j
zd@vEu&|K;x?DT_qqeXtq4ri~OE3|6)|6eip6`v>`Q?q-2x`F@K|80tA^RzzS*z%{?
z=G%D%p`yi%KmIPusVS*jx^3#EV{MyH&)8eM>dfYp%f>Ylo7?|Kzp9RM$}`!%KId_T
zf41y}UdiS<A>BXL({FuW+4FbLuCHQ}(~A$K{{GSDUlf1-d#k`Y?OQ67-t+I*6PKA4
zc*?=hOLlItdERSv*3(?(?7u5Ne1BbgD%N)A`w+9s&*x5fX_>Zb`?trpkM9o6+WK_+
z>T{pI-Y*ndkSi>IZ`b1HjLSEcU)i?vXV|+LwE^>d%a%omG(EkY#=nEL@V?Z8Q>W%^
zX1OiXsFA)SyZ-?1eD6<PcWfTMX1#w$amJ1PUy_YJJ^1(kCbOa|C!_JPL)?p9XI`($
z|F1gpr?m%XUEGAfnNP#k>D}iwuMfTYde85P@#oh*GVEHUaf)?a-u1)Upq6OR?-l`t
zckA9K8WgX2FxBwfgX4V}Gq&ISXMbb+{u<dmReN8vKdf7u_&506gZ7h5*?foR^lnI!
zPZ9MIDd}3#8|XjBYUlqCmHKN+IO}A(Ef0L+<&NC=lKq^@4fVTD%+i8S;(y89T=^qe
z#%61G&m5Bj|CDzwdM|OW>OnT+gt^mCo?3hQ#+Ll8k0n;0J#}jB>4?2|XZ}?>q2Ka8
z{m)~LI*FdjHMjQ7xo@tosH!Zuf!$-@{EgGL`C2QsXbAqv5V_N$Kkwg7!9N<Gx#caV
zZkPLUOYqN)!W3cdu)0(K!)i~?dwkoXs_g#WsXzWrU8=vqlVf85$Hg^lf3J9)=WFbF
zA@FqCKDUyNMb*0*wtoq|ZDX_dl@9N;_T|gHKR5^8SsU14F8u5Gj-~761efnjOPD*o
zV%Pc;kMoyK$z%vRmGfY>(r>vHUdx^5Wf?81_~6XZxc%Jp?`>-fIqT+}x^aG%ad(9L
z=9ZQ_ml;|r%nx2)obo~XfzP!>za{ULuFr|Qu)gh~Zr;;_aq?UZKFLPXNz*slS2jPE
zSZvzQyYX~~&Gt(hbz|-~MIOFx*(7iIjK}PVUh?Ie^JQzd^S(OCe)xKKLjLpWn&S`l
z=^gCX{iuCIU^h?Xg#PTJ>)|fz-ITrfVjigK+-YmOG(ASlLTvi!i#K9~F3t6Rs+alt
z{AKg)LJVr%DtcF6{FpxRbxgv9{7pOGoIbbx{zXB-Hz&pUOAA@-m$V!<w9K)X;FjZf
z;PCb6?)B4Ozh2rRUH8s(xA|4xI+5*PMc!C3f0R6ztGxTbm4)Y?OEKEtd(Knmk;y+v
z=gzB`mC{SvkAAnxZ_+eL);S~bn5XWI74zrqH~zE#-g-|vnZ@|{Eq%Y7OZU<r?k}Es
zZl8|X_1eyxA<jGPvt0v4o<3R<l%NStrO)T}Da^k9THsd8L2lQqo_+t+&qOH7{#1#R
zV_q-HVmD7Z_x}c&sX6}z{=JoDn%~rPrTtOjADNRAmCA4Zt~|JT@u_{@8`Jiv`By#L
zJMZn=+S$5l%jzv%|LuBM?ar*o68=s8^y=?5Vb5fH&es;Mzf<|ezD2<1Ykhu4dtMb|
z!^FS&2d*EV|6_`T+|PujH+NR4Pp>c7THACq=gCBVwH<d}{&?VfzI&QrF5`(4p2>&2
zou8cC?9TAvI(t`Y{vY?_)9!x!%=zG`wf%#8<;QmQ9KL+GTYuia&W;Jo-dIbXRDG+j
zTe{~UW8$8Q>9%jD`QEDdbNGMq(`%_Bv6^ePR%~5$rF=sU(+r+FIxQ9Q74BY<%cmYy
zkAM1j+m)|OC+A*&QTeQ!E%MQkRskk``FNh4S7-UG63VZAS>B`Fwfl~tmc(3-wL213
z?^^MM<rYVmKNWInVVW*}^GoVRwRk3fQ5!jpmJFSxJ}W}*SAC9Mnmhl-&qynl+s!Z3
zvh6mP`6b?+Dc{xOdHCtsyhju5=8MQK_m<Dk-QOE5`J3V3;l1|Hj(zKAC~!UPdFEcJ
zeEKH7&%d^DZVF#4ct&d5It7hMhhE=~xqtcH%YVx_K5bflvFEhqL1SsRQ%h{B4YZH!
z=8W&Tqj;!hmf*9?J=VL<iO9dN3t)=5owiE($40$0!~ER&DvWZ*b$aXa^W$?Ymc9L(
zlz-{hB>fLgJrgE5KCOMftga?P>g=~I(f)UC1o_BZV`*TNecN5wH~;L@W#-?ke$6x3
zV(8zynccl?{+UOeJCA$K`F=1vx+B5<_f{Xbb*;~z&7V;1mnO=?*;c~;Y-jYXDSP@R
zWF#{;FPmb1Piv-0xX|1zf9+i#BM+v2%jSw|=in+{diMtVy4Q*K^EMvbp|4v1X0!eG
zZw*I-S<Sy~ieFs&t-fhLzt@?t>RYSD-K_Vwng44E=UVsm&FY4?2l+R|3+rictk_b0
z@#kNudy?1eGxLS#Kisvx>X)+IH|M%}!H4TW;|$y#QH<aYq_~Xl-n)tK4L%0_ZqMED
zysqvqfBFaJ2XChqY*KjJ;m16g?S_2(HMuIWBY8_&I`8jbvu7yk`EV+K(!<Sn<{uB{
z_{Af4bMc3lbK>tW&iHWHPUqyU6QVs;o7!!J_O8G4Zpjp#*za?b=S202)z3e*R!YFB
z;PHjqvge<#tGF-thvB!@r0@T}?|J-lgWY1zPu!)PQG2T1r+;}@Az9s*|M=`r|3E24
zmSncOuU5o=`o3*`r_G*;g0<@&KYLhyY4>9Xh8(HQ=__SJ=E}`roFm|LN3rYtmaB{U
z1VzO?*PZ{DH96lQVQE<74IMVV|JCiM_dmWpZ^aeMEmr(BU-pTbhfI;$v1DuY<7K+c
z!WT1My-Cf`IX7FN-$S!s?5^h09wx5)5he$Cr@oDNothn)w74bvww3rC9lKwAuam`g
zn@uz`oA<X<v%dUs&bN<32m2r8hR>h(zT(}=ugAQjtE!eive|l%C)@7c$C`f!r^_DX
z-?03_ulp0P%jPG9Z=2H+c4L3&-9vLecI$rJZ*?n2@6(Rx3`s-2-~#OhMa?YV+@4$f
zI%6Kb-mYi+@;2@2R*QM{->Q3*e=vSKJ=>T4($2qsnT^bLK6zifZuvUjt$s0bv$rf?
zto0>+%IBoSPYlob|1OWUXp&D@FZ=0+Q0K~otKO#tsxL6Txn9+(ZGUdbq1W|R>%T5(
zx&D8{{X0zSu2*gKX8!rLUKTVsZlaOJ3Le^tDQMZZ&)s3Z*g5{o(Tij3OPc@k9o7vz
z*Yv73`qq0FnTRLG{~s1RSlie#Feos1x;Taue8{=^Tw~U`gR!&NABzh-iv97WU)O$`
zWXj2Nr**QYcQf8?+bJ`7hFtv0$4XAK0=FzX@vT|fYs<~L8#{fKO-k}_xBLDMQ(l_#
zX+`_Yf}<jnE}j2)Va@DL4oyq>0E>%PS1&FOT2#DxUd}J0TdJwo?g`(ne6Y9BiR0n9
z1;ND$j2jkgOH#0{ih1_w&i%uC&0Bs|r!c?k;=Zca>(;!!Ug74<r|h{)woID2<!b8e
z<^C_X=5~GN=UR4W&*!d3Y>jbGMUvLB@lW*kaNy9C{PxA&Z1&mpZ0k!a9o#ijBSV+X
z*ZcHiyV0#bTq4gTe|d3y43&Hv^QG><{0V*QZY$M93qN}M=l5NK-^nwNr_a80nzv5m
zmEb#{xl^WyJMUB7ZghBYs6)8T*1qlGeM?-YWo*{{=P&m@xqi)ejs-L8*^@T)2`ntv
zbMP^nqx-dR#y(4_g-6w5*PG{D+I{J|i|^q*J4!uT9?#zJH{$8N=iRR_oDuh*Yy4nO
zU3}Eax0i~&))(eq%(_!9`~9bi<2=q?X07Xd-&~J>|A*E7ebKg;(JEzPlChu4?ag?<
z9e3Q{G~aoD*oJ2T54X;~do9?aNu^K!2-|G`M;@6`6>Gy^OC2cPut=lp(t;JB(dVv3
z8t=qop6GqJVWbw5+~va|vW@?uwY`tJn5XWS)6U<%aJw#j;_zegyT1yuuV(FAzTw=l
z8;Zg|D{eg!GIlQCYw4ADXY(o-^X;*p8zhW>ghjb+dHN~ty2ZBt+dkIoX`7r1-Xl<1
z<8^Y*_nmDyM#YyozieGz%l~Qf{lcou>kIePd~cs|#!YTkDR*b)M^z>TSM^;=O|y5|
z+$%Q{iqE&-we2PEjqVluzaF?A^RqX*YwhRW-RZF^&#$NK@1Jj<wz>1qo>RUNVXgTN
z0`ubTfinB7RjmrM*PeL2Y04(GKwsMrHXl4b$~tk#FUX$g8{NHKbA#M(t({WbABxrn
zPo0-v@4tK3*SR*;FaHR=ogZW0!>l>mYmfikD-R8OrrFH;Rk|Smh{y47_2>Sqzm)v(
zbICOIi5`<aCwXr<X|i;O&G+wH_Ajq|Ip_0DHgCU`{j5y+Yv<W`Uk(2I_h(lA!ta+B
z>24BwQPR|S{(r~XYq#ANtS_FWdOt;3{eG0+>!`9^{_D?~ByNaRZEN_;YTvv->0{H3
zOU<TBM0PeR+&C_GLZfPJ__adU?d>Z>n?Peae*+jHBd~Y$mwR}%e=y2oY7xCTFZP1n
zag~J$VLM$tP9|qX_hoB!Elbq(IPJBr$lN@pF1j=K|GT)8*4^{geo5(4yk9!WN=0E#
zi^=ubU8Pa{f4Y`jId%5@!RyE8pPwJq=J)#GtJwV)RJK@Nk29M$t@pO&E!JOb#cxv|
zTUMpnFMrg(bIrFIAI~cP*;FXV@VLz{?b>2)28nymqnetUPMlcLI@P>X<@g)_3Cn+H
zu|Jvdx6w*BIVky`qhiEbu`_PTM|-tTM!)Y~|Nm#8K%C|OREZjnF9q@SX)k@<wte=i
zQEcg)rTg|($gyv$4+xr`W&fwMcH)$xW&tHOjhUBLb@8NK56yr0OYBKX*k98>v#ym-
zzp+iROp}{`f7HwGTNY`%vNSQQ4{&!_7LZsg@Z9j*$JuM$wpjhX;(BpP^u4I-(tmxo
zz1l1H`}YpN?m0c@lTRIQPuaJ!N^`@fo^uWD%iG!Jh9zvgcJNU9r9HpRmq@G3i;}qI
zXt1e!FUPN4>a26)CM|j9w2t!+H`9&8)R@htpUUmF#jg&17q$LHud3zq>%W(Rma062
zM$yg(Cv0B*KKJGD^9OBBqSAY#rrcZRK2emjo%@oLtkxvCRlX7?d<`u+Gk)%V^0|It
zxp&3;Ww(AmI=3Xr=vlPw-aT6x_FC~hd9d<sj_r<lC)dZTGTPM_&D7XuwRi_}p!La9
zXAk6<PM#rl{MKCUC%fj>hg5xKcc{tI+1Zv;Q~PEzU+k@zLl0l<)yuWo@}etjajA{H
zU^Pemd<G}xx05}><E{Eu>&u2OdOxlA_Q#i#?LVDc^m0zrM>|Q&bJix#OowFq|KIvH
zS(#yxpwy+ymv=L`cYhC`Bk-vB!9uQCM;Y}Qx>H#1ODML8f3se_`pD(W+4B!hc>jad
zW}3i}hH3A(8)UpWn6yIY?>H#nBp`CDV@^*APo=3p=Q7YF^@czD*<A~l|4pySxVrdJ
z+0;_C#e!zDKbJZ#zW9V;?aEu}PvsmE{SGa3>R`}J4clnu8sGEWTk~{`n8MN=)s_#;
zTC%S`X0M56<k8%vtN7i-En6;*wXx}(BD2NZ%7(d|t1HV6hcfK3dt!e4pVQIcL|M<f
zZ3ibcA5Bv_DR8<zy*@Gh&?>FitT|`x+I*ufa{R6i+r1#}n_brnfjh@P-bgYoH2clM
zkol9-<m+bkkKJsZO?&3{8~18P<fsOFWxCY0T3(*_=h=)L!DnZM&2Mqf-k!fIJ)&PA
z?5)?z7Z-w#sz}L{9x!G4Rl=e0DdXwo%*q=%ZCP`7n8fF95O-w1kfpLxo{Ong;flCh
zN#p#oTk8)>iL-31Hr1cG?9_c}D-ljVS-a<d_J4?aKgnp_*Iy!?k7ez`tE9J2es^~A
za*eJ<bH0ZNmVifj9&{9OrC*si|GR~~&G$Uc$G>;J+rLenr)Zr=!q2$s-}QYCSqEbm
zS@G6X?miIA{yQo0ZQ_mEWo5^6w+WS|l!rXL?4Dm4xuqw=+sjR9_V=}^pZ9H@p}UN0
zcV+E8;i6C3;U}x_?FqB{|1{+1`M&$BMgA~sh|*nicjuvxe-0L&=ia;hv!B;mx6{dw
z=SBwc&AsQGb15_Dl3Q9{RcHN9w)7~0)n~oZ@~qr8|IIto9JpKd_pWV)%cQiWcs6=U
zH@tqk>*{3oJ=`VJg7nsC{9sgAYT~7NdG)XL753cW&v)wPPIWolboHITYN&XNzz_EJ
z2jUVvZmUagF2DHlrQxUa>GiQ~=X5W&hb>puFo|KcpJHWRpUO2&Ds^Si*T=^ut>+9n
z^+s#oy&RTB+<f0z*6H4wFK~!iA~@ypdeL5QubIJ1uUmINEBR=5#!NZ-aecYX{>8U>
zl)kL>IBkFY-I1+t{9?MVrfJqiaLT`}oA6S4{j;P0kA1j!j@^qzPfPjslymo%eC>Na
zdG{Wr5~=6sF9yFp`!+VN?2mzx@V{djThAxY_bA`z{*_DqVMej%j?Kreo$Rq)I{$|8
zU!H(Ghs5U}b*ANbJXrpJ4&&SB>RSZg&I(&U#l>sd%)^G~7(OQ_M|Uyo&9>1!a=)4X
z{c9B~Q~jA@r><w{ecW8aU7w$Rv4|n}U`fD3Q;7qy&2zrq<gzvQvIy%)d3t;OafWH)
zJFmUIER^@|b=4i-y@?JJZ{@k(zAmMBaQ7N18&F@@)oU$iB}Cv9?sIp93*vQ7808%=
zo@~v|#kN&<=ihlhC&gaekizcsCjb7o!+V>wtq$JXJW0-%^*ev@v%>go+}lKt$Q1Q{
zIJAC}<@TH9_ik{1+p83@A+*SbbC<bprQLU<HTOT={(RP|<geuc^NtS-j{Pyr?vL1(
zCs*yCH+`mMrryg%tF%=V=0vaG(|+N=vA#|j{<-Y@eY5*+W<8rNx|#7u%FXPel>M(;
z*Z14!&Mtejy}Z05_4U4~Y?B)|HmhG+zxi)k{Om0s-+jN#=yA?t!TH#Qs^@NQuC1@D
zthQ!o_kaJe?d4zD-*tDt*!JK1Bowu_Z)3Ciro#7HeD3d`&h*T;y!FO%kL~jO?Wa$z
zUl41@sl&L;Thm*uemyh$;!P3ti)6z~EFvH8yC$1|df|#)yJl}Kd-3<r$7{cnPJot-
zcArgi<>0MTv^{O(w)*nI@7xEX-$$=(I@$FoPg7E@t|#YUF7qO-yqLyX&fJK-x+i%T
zGre)_&1CJDKk~0CJi|sH?1Ke!^<4h#o1RvlVOA5rzwf~X9=%)}slDzDiFRjyyn1E3
z#>%!o`K9$q!=;O_T8Pi|NZEPt*QRf+ucHk%Jyn_YV_WeajTg2|KlY!ye9|<1lhUcU
z<9~NI>z|tU(7Dy`vFG*;jx|L`#Ww0atLAK49d%dp7VFLI{j=BnJY)Z5)8mxaN%a#B
zNA-v^m~W|{QIgD*wt8ac+<C=w-rv8Wx|HAV)K{m3Ns}(7)+Msq{nHKmmh)KO%Ix#e
z<H3im%S#2y&)aFN4nF+2d+Nqdmw#Jx_qttJxN_e7xE(Hkb}G+&;<GtN_@VB)SF&CG
z)2FQu6Wg8cnvgqh=1<;l_ZQBZZRa&1v%x`L;;!r$R>$Qs%4@8X>i^tTtEiAD$z-}G
zC-AfB!R1nc>6$w?O-^u{I6LBAjOIy=h=h&CQgwG2w~NL2>&(=eaar)&oT*=O)G97W
zE=c;BcO&Za{+nGVJ)S%_jlZ`7H1-_;o7*u7@;dVOb3=I6SDU?2Q|8@!)%c!K*(X+m
z^MhE-?Zf+KJ#I`4ut_|2zdhj;({<18_2v#8ai5OyGOcB^GH=^{{OU!Y)e)aAIKS81
z|GGEO{a$@a-SiI&j{W$_Qt-XBf4WRHZwtHWvzfQ=6~6Re{`JAk+xG-3kHzeZG>m4N
z(`SE<d2`;R*39j<OkbZVo_xRD@?4JL$5VIOf9BtxmF4eoT*c+%w?*ldAJ6e$$SOTk
zmoxG7za?LaYqtM5ef{^o!pN<^*vptNFPSoX)$PXJd+h8P*ROmlap#xFRqbxQ8!~sN
znTySdU%CF&qKg?HcsUN4D{yQ+*`aAKzxry^)htF$L8s=h)y}UM9=?2<eQvvSx4wp#
zY3<)^rhmV_^}H?Qa{T(rM8+rUta1D<eO0*+q8}u_>2N!@3NSC3a+~{`ulA*P)|#nD
zy*XFE*w24%t^CK8@oi>G*Ei~Ta~!<+=JB2{_aox=<!BzfC-|e1rLg$8dRCp&!y3li
zN4KYG+Q!_!{Kuwg#-+!y6DLTY?OL&3<-o-)9``!;#M)i1-}m9ttCtdYruQAJjqNjz
zD5|Lbo%<=|Sl#h$XAAdlQY@1^9M$8#{Ns~*a_@J^Y_=}cUA;(rip=688l`{urH>1U
zvOD;QN$cy`Xo}n1jD4|p%NCyR&!&3j9{p0OzG_#;<hjQ;S7g7;{P{+AZR>JB=LPHg
zJP*%y*qF_ky|It=Pub^t>faUK#j}6vS~Yj82tSYZPF-txweyoz#Mkhc&PaTdKFMBQ
zv?Pn?U{yt`Pv^!@C#@>>-*`2DWw%OW)xi~c-?I0%yHBynJDa$px=vQqapLD!&%lN0
zPZ#Jkd{fF#hArg}+mu%6na!W{B>L3+RCCcKmrocTnsHvm{9D^?J<%^&jEegvOyjOj
zPW;Gs^3&abTWbzk*B@M8t@52;l;<^vZ_^w3HIp~LwOsPwQY*6Zz}k4J4jzN^EH}2)
zU#$(dy;k}6e{AjivWWNDuCLW(KYYBDZ17C5_8m*Le@^<}b@or+B}dD+yUX44m@t2D
zL3LQ%PuH~1pNennsn1>co9l9r=&e2Zy2|qJb>7STU9scOq}7>H*M!!Fc_&5L+~&_s
zI2b=)sP>&pYkaI<+_cAYmOt*Fe&hdLd3hnx@|Kf}<(5_7-d9msHF-*1AMft}N%t;U
zUYxz({$E_Hx~8URh3t<tduqOyo=ls($3VUDVeRbV-=b2tSmrycYt8H4;^FVN+&uB3
zy_wmYyd4Mmb2m;23w`+TWovu-*>DR@uh<_C+Kbn`ztf_**!G3Qw1(x&9x<IZD>;&4
zmiRMFcYm%&+3SiWQ;xR?XcsQqHH))H%&CW&Yx<qY2LC%%kCb%MYveDtJk=G6y8itt
zv*zp_&)@6C+%D7lE8V|nW<7h&mVFXBmUGTp9-Me3H>dl5^Ww~jeaYX{)|QLNn9ta(
z>ECBL_ipFX{mVu5OaA4*G2&aEH{E<&y~~%p64gYzZ&e8=D>uIJi#n~ZZa;Np+Yh0?
zd$!h2x-)&xJniUvdb56Qb>?t%$}^dL?w`u^`9D~qHS-OfJ{-I?`-x<su_5!a-1`cN
z5)C(#lt1m*tmc04^n@8pYVQ5`xMfda!VZQHA1__npR6$P_?)-GmwNji_aC1=m+RyA
zw<q6NPSwqqy5jNWwSYrJgZd@V#NuXat?vEhOHWNMJXa*jG&6f^WV}wrFP#qEfZm$?
z?0$>zn_{O7opPjHmU`6nY`Gq;t)(SdwO?;$k>#Bm-WN0v?Tb>;l-@SKZRdYav*|@^
zC(h-+UaKT|{dnbC@g?m&HqW=-JHPutnA;y^+v|358|JTeI}(@iEtc0BJX7wl=+t&2
z&<cXCqB?=^Uzs-YE%CY(uQ-waPRE?hy9&H-M;}q<uq%tc*l{a(_2bL4_7t1kRLt#L
z+rPTRG(z!+`;FsYyQXaVG&TP2n)v;KhHTDt-5WN1dfqS9S|KbH@a<IF79C^HOi}-J
zW-P_e&n<QB7Bl5)*)jWQQsT);syYz?r(|z+JyJW!IM1bJitK^Y=QayW52?$|L|VFf
z(xz#uLW@M#W(lhUOb@CQc0BmWA9U*Ws>|i6ytS5Ztk273mWSuJMyqz-dUGfDA5Ww7
z^uF!xZft(H<r>@mFIf`n%6?6_+r_WvPr-wt<6?#PV-J|GxV3hw!Xrmx7Vz2u(3%0n
z+JTfLFZBz$Y&TawIwr1NC^VyI&gQ*8=55>F!Rhp2=ai6aqcwb2y#$UN77%cqcmKdD
z7JG&kfq7deK3cj;OPXQlgo?^a!|ZE1x3=YWFHb-GV^=7Hi)H*36VUp&2$nl>r`DA$
zXrHp_8n+35o!uMW_kJ_abMHO+SNJ)v?GMF`3O}w$o%{0j@KW#A?{)s~xh~(-;noV~
zUy^q+;=-N1e-C?KpL#>}oiuX|ugSX4iF57En!cGmnZD}B&P5tsL0aHtuz^#!=T?L=
ze>6|lKXi*dgX_}ndG4Y8Eu1M#9kmMej34cv$P`De1uYy3G7>%cmBUJ*bH(Y4VS&9&
zicVP<B5ZpOy{UCd|5o+>!>c2%qViV@LRA?+S8mKQ$vk9!zs5Olo$*r7&1q+MJe!sM
z;oG;g_xJYZ+}yNuPMlO*n;6T+n>l~JUXQQ&a?$;(t;kcQ3wx`}*X?-3wIxb-;>3wL
z_x9|(bbOa4!z1oBENx;p=kWGS4a(E_tMOghLRaaK@`X=J_0CwtJkIA5sOsM4w%SRm
z;DNJ;(Gmr>16jRo@5Aou^iR89cR+Yzc*7pvg8~aAg=%GaulgmpPGXR8IuZZ1@#p93
z=OyC4899I4ARqDW;J#Taj0G4sJ=FQUx>!j*MW!P+A-ZSI?oIpLmuPe?GRXn2hy{(A
z$4t<YW_Wpjzx`x2U#HbqKi$e+KXFo0{0F0~D;n$e|EpTGXwiwYXH%b_oBQU@&dqvl
zamjIUad)a-uVrCj5s-@7x%1B6>hFs#X1utwv$(VN|KIQObFIslWnNx3_0{VyFE6{e
zxGcE*l7p8w_3f>#fBt^IANos5Wa+A1rLT|e{eI6oCPqfAyVWfB)`qOBT4C$f-1)P@
znn{7di9@zPy}+_SY=-jEp0%FyK{Kt3G`zm9P<jDjo^thGe9<89j)htNy)zFEHp||w
zt*zbpZrAG{UoQJw7CrH>?b}e*<EG3lt_ND2H{)!oUO~~s`SZ`O3SE8b&i!S+v%S7g
zojCE}p;m6~t6_n6Qg3WXR8dni%D$$<5Lffjwd(7u(3cDyyFD~@4{T@s4_cGv8aSnD
zNmnLlX02<HhWJ|RcRQFTpA1QADml_2n39qrARutyNT;x*VUmk&Z$RLbQ(WBKkH5UU
z%-}P}VxpSwtP48|lS`~h@6QK?y2h!aUXVK0HE>FI(C24ocRrcq{o`S~yw@9UK0Y-Y
zn>imJAHTdRR6B3yQ!%;vKOd_kmM+qmy7c<%ljqJoYZZ@MQ2zd&PV6p`Ubkkq#dhDc
zz~K_J=E_<FFiYc<Yv!pbnsY3R+nzj0adLLP__Cy>wRPgusjYs?AHTV|dC$jV(hM=x
zZ@0!2pEc!B3^4s7vh<;pX_iP~VIgSgqMU72!qzCmnLb}_!3!?}MV8Kkjiq)K1%CSa
zRaHf$Wu|fZqN`aOZ|2zida?M=x7+y{Tch^u-7A|L931@d%NLi$7ZbKdy)L}cwP=c}
zvNH4Hizjx!-^cCHFK2t=?Af)?1EHb$)e{jImo}fbdtI^S`s>QiXU!|$ZoTf|>8Yrs
z)HFT5Zl=3@?Uc#t{zgehI2J8l9QwgIP-?^7-Q~t*Zz4c9XEIcMdvkJ@Y4)qi5J(_+
z)dqnE6wlSK=Q`WS$8znv!K=%G{F{#TPro{A>hJGY1+8Ki9ld`y*=jz|&rkb%UOn4V
z8LIR7%b_=~-x<!;?|Jc*r!v{Cv|s+?tNr(;xy<diJ{}_2eD(N_V!!))Udh>~w0;n`
z<ozvmD$60_yIaW5(v6`J5qB<0vfrJj?Z#1PYrt6jcjx>iQ%>Kl?VGhJLTAa6B?%@{
zj2=EdDHj*H^2l0EVPs}2`0*i8OgAdz{Ngpc>i_*@*VkX~wbj?#Tf6*!8?W?**I%c;
z($>~q9rRY@=-jaNalLWtmj^HR`|;z4fTZL}`T9SB_YZ4L7EltYka@u=!(cZpXxWwb
zD<BD0Psi!0L72$Xnv#l62?f(T-4C=>d<A){jW+Q`Oq|1f?KaE(uM+y^Q?6J1-qIM(
z*}KR4kb$Oaa^s#ItDCvbILJ)8YSx>3E>-@`jbOj%k7lRyt{qV6lu;4reU-O>ce0BV
z>m#0ysX{-G78m_Fx#?D4#n<?`ikH(jO}WGMh1uy<-V(h{tZ$~Di2qdj%kuZV_mOFR
zQ?ly>d)J7`u^r=jp|a4A*(_8^(Db!~LUCzWcGr2y=vn8}rSJRw*s#o5$f<_IM|;~(
z?+1yIr^Ofj{nguHDDf$}rM2?fvrG}!oemN_Y0+U}VaF~mW_Qm19plu&cYtky=fty|
z2MRQwZk+Ya{>@D>*$?M`dkN1ncMwjw#65Ry+I#*cHtRx#13C|NCYhQYyi@x4>AFqQ
z+>GDvGJG;iFzDczU|RFu=Ka$~3${=E6XF$~t6lrv01C>Zb3t9ODW6YWOFg9S@Ilo~
zO*zZzV!7k*o2QRV`L^A2dUU~dJ4+3h=3K#`zIE#xO-qClFDvZ-#(iq;wXHYiet6%N
zs@o{v$oSQGSDSy6<dfTOeS6HD&utLBYyRToTHBnU&x>2meKp-@q~f9YzGIGULGDLc
z<>{T82ihCr@A9wa%98n^G56`3_&q(`5<4C?@3`?wM!#i;^pABtclo_E_pkc*LMv=0
zgU5pT?76dEe*AiE+D$d<^M_^@vl$hi*=p$H8klwBy1V=AWmQanPwkUeyPohcXVSze
zJjpY2UuiKYwR~Xu#t`duvsUJX>Qa-C?f)0*x79zqsQQ=jVP@(7YG-D?76y(^m&4nq
z$;d_5Pd`(B*K(<5#&ibfSLr3sTV)<-KDl1}x*EKo`H>!|VmVc*T($4Rxv#0b20Qj0
zFPe8__2;CB<*!rCL|E*XytSXeoBL_!!l<>UH}}1@PG2thKz8F2(~RvL88KTfF7+>6
zban;DahAismVZCJq*m3~iML{x@Y?mA1v5Jg(q<VhndxzBvZDXG4t48wZ+7-w&|~~k
zxnpjIp^nV{WA|?8OnPI%oNm6nAS1BH=SHMasc%AdyxZBg+6+n8)K9O?mtA?Qd;!l{
zJ?^FVx9}+~@;CT*w&uingUO<kPft9$vFQKy<%Ulq7{q+0KYp)gllI{8?cZL!uN&HC
z<(*ZUD6DKR^TOk7$yK9|b6U2)Dh`+$<bAN;>6*#<nzJ82eEWZ<uXpvSLMM*+2Rs25
z6L;_#Fkct3InNU1scC%I>_*Zl?gk$T$%DSkye8j#S6r!?=Q3f!?HNyR*F@|JyDPI=
zgZJQ7=EE~=4tW*-FV1jDHEQGv`gHhbbw0!WzY`m-zWTL2zMXNx^2YDn^JX>hH!N>B
zB))q3k}3IN%ikv&AFliMVp3J`+I_|*9~3+qzbYD3y{yRGKhxDGmv5G?!tCpxcbpSn
zudu&v@jmv28lc%Q@B;KX=6t%M^OY+$eAwys+&^Nv`02kD>1S>z8z<M7*nIzz>+A6O
zW5us>AvwFV8zPGgr5_oly_<ZKvp&)A2=jxd_h%lsRzCGb^ep2gHwC=Q4r#4%OYchi
zzbyF!r)<!x2%eSEDP@1S7!Fz4HXkz%VMuYSSMR-fT=uPrmHnYzd!D>d{`tX2bL}_j
z>xZoDI*+XmocK>QEP2tEC+bOOY#i#I9o)2!wR?B(^zDo}^+gxtb=Ort*!5{&d~46j
zLZi&r>(B8zITw6aWGRzVsW}v_0NWHBzU)mzr|Nmr>%09QUu*fg+m9jQlhM<irT2Hg
z;eT1my6^06j)phE)hWjw>gxS&b@MJbpU6@srLo6pmO=|#aG6%+M)%ZL`|1sr-d30Y
z8&$5n<97jLf=~B!&*(bM-!_4}L0e^A{ggP~*|j{73+GrrLCs^er1PQ7pt3)T#pmVp
zb3VUoxOsbCyxO!(|ATxB!Y}?am6MX|lUDxn@Z6tYyX|Zb-a7tmT1Bz!-&p&LpWm6K
z)*L^WwQ1wqw~IgR59bf8iCTF7vFwgV&E72+ru}{Wuk!N!)N_`<-+Mc7+dAgfO4@8*
zond)r-on=(9!b>A-?H~u{x9Zv?~Z)<UNvp!Kdqk$YWL%}`Q2((_;m4Q(V^$g%ksaO
z&n|7BV8Wgu^XTZ=W~r$!4(4o}I5&Ut@pI2MscUr~@}5%W`?cqlaMa3`b9&p2o-|&*
z+4tOTp47T`(r)j!{aX|`K|O4>ist1b2aPR1&EK1u@-$K=m(?g-Ipw|XW_|0*t3ifA
zT>p;6ZC=z8*Xw4m;iLp;DQaAl?agH-K|F;rp0~BOANlXM@950H*X#1ubIv_h%5*Qs
z_*96qjQb^}&QmvD-?-;-f70vQwjr;s&&oeL@xFZ7-0lmU{)UT=uKm&};i+8f-Ev_<
zlEvwHM@rZ9$M#&z;$J1Y|K4k1!%2d=>X)vpmksht+T8!?{LKG_8dtyOZ~S24y(a$6
ze*e_%I=L~af=)I}HBlc-B!8ch*Dhd5KQ%pl$&}5jF6D<#5o7rH>B^^vhZRe*MPlF9
z@vClq)_MN2!K@I+68&A*{b6eXTvzf-^*;Dott@d#ZPl&XBPpiO7xr&HsrSh)K%7xP
zv4y>WOJh#Qe8r_Tz8oKI&Ml}`x)60LNn1k8prq;u^Ss(g``-weH8}dNUmluZzGrJy
z(b<_xo*geXF`cybd7b+8Cq35wuRbwV^)vjw!L@B>&d()M=L&6V)zvSRTi<G{Fi(tW
zKkj9_{p2ilak;v)sk8kapWN_l`vvt!T7nDnTOB5(bfngQs`}}FCdubo*Zw`LqkWg9
zI+!yGOfUBNS6VeMIetSqi+Op)qBF0X)9T)q$K3n#>}5x|xx*i^3Dd(W4sD9L&&{@V
z>-^Uli&FkQo0NO(Yvcd)_j?{MUUljJf4j@ZFKrbY85XKFaCwApR1jlHW!>1g?(X{6
zQDvoTZ(Luud)?|A*Vid@-F0<v@R|_k)IMRtJ!8*h=YRe+Jn5r0*>B08Z+qg`SMGgw
zuliK+`zh7uf6jSc>Gu8Gw4ZM$Jn2@OxI>MvshFL+>bR4ShRAh?IMp>bv?DjN=kUt4
zh4(csv}HPf@@ZpIcS^dV&Rx!VYTv&cU(WeuZH2+U4G}?EnLi_Tb8tR#dh*)7Y$Ic<
z)4~9aKIth8ivl$KIJVWRv2pW8Gu{{8cW%m&1KnJ==ZLJe`oj40b((j>4#)2kCj8tX
zFzcH0!Z%SO+IRc74o%iya=j%#IyZV(?v!_R(=N#tt2#XL)bHBCSiUV{Tg`iIk=%W;
zOkeEl=Nq&vWiH5gTDfW43-x%*xrU96!QHjB?|x}{?V5X!F>C)x>lQ<$#i6^`PL<Y-
zsGqyVbf(8wsV<SGjaT>2lUjE*Q@p<_(YIY~;_B~zj;*_%H<_VrMa8f9-#r|!r`}A8
z+`e`i^L#r+?QJ@r-*(FtNinahj$^pt_4&r9D@z&8XYZSCuky&<mvKSDOZF$VpY`v5
zobbf%%l>DXf|D-nKKgIT@x$w`=S?;JZ8p)O&T6mz-f)I1Z(`4%tN$Or`tK9{y6K1S
z@7H5&3G?4?>EAVDVfvOE{}!%~n{rh9d9y&-^y8)lNA3SrZDTuo`|Rm&^KUi3>^{aG
z6P!JBZg}v%sd?@WUzRg4s?_^hw(bv2=(;r7N^#zbeg9-$?cckleQ9~_$GOK3yj&Tx
zCt;0$!HScs)qgLJdDZ>as4!)UL`kOq7B}AY%WAZ<x%W)ITOPffJ9cw{-Cf0o8H>K$
z39|{!;EnT5I4L{(={wf;PDzP#SNxCvXj$-n{ZHS#-~N0;r%WU+@86;PP*0#(`nKdH
z>z?iZ=iGc&UikQ*)W2WX<RY_+i@#}Zv@zWs-@b46dHpjJKZjSbZVG01`}8C9rIMA;
z{iMj*hY!ooyQ6bDi|LS5?XGuA4a4Ud&+irT%ZgJsTf)xY^UsB++kS7Tbk^L^JDVz6
zbk<li95A0A;nK10D@WAquIV3KuIWVP>L(Yxk%+Tg{q%n3)V(d<`~AMuw$(0f`}ksq
zzH3p&eX-lRTjid8G&Q~%x$l~K3dh2S?<VFK#m%>8n>yXY?#4$Ad6St3vVP5ZabrTk
z>8|uHYmrS}91B^?m|yblmYWo0cd_8j`U9JJe}8V=7j!Dme-EE7x5D|mvyQBo7dzi1
zS4G==Zgrft)uS>IF4yNjUr#;hBY7!n*Gj(4`?Y%Q?H<QpD4N1D!SX;g?`%^Cf6dfh
zfkQk`9(|v++tKT1So*DfKh}nvzOPqdo8!~3xpvyh^2i;@FIo6Pa#<g2?*7!t`|@Je
zPu->aKRmg0dgT_;$#SJe>-}%tNV4o++~h5G^jDtLUgh==Adh-Q>=!#d{o3=7FJ^f^
zUDs8*_M5F<s#JeptVYWRyYe;Ke;R++?>%te-9;_m_ujo{pB)qLHi}O^JntsMr^DM$
zZ9P3@@`Ks`KYt6&ZC$e8V}8cP6Z6zr{z?ZOK3n5#RB!7t`{871mdVj|eQXb2>l(Zb
zeP3ByH#y;0$F<Y%^jlBgpY*5f!tU7b`i(oMZan*-U3GWg6Fb$i1JZ|^!U8o!xLTbG
zn?CNJXA-e6V2(n@mKaslwd@(}Ia6m(VDYoEepSTK@y2rUk%i|g*mW;C`~C~Rk-bT9
zSHKy=#RkXwSQj>mP1{<1=j)Z}Yuz$>T3qJ$xQX{&nB{SzLZbSsSr(uEfv}BkVKN+|
z&u(m-q14Wlu>PK7>`$#VqN{h8UPxGdtLb)R^Erub!z2R*j!rqh`J2N!owd(R{hI0<
zwuG}q<jl1U(}_V&vG?@uEB0P=S$smlR_@j3zxOn@8RhS&?^SGZH2)jiqEe|IVe4lt
z8a@5trfWi`1tQCS#AWy<ewqDu%8kFr-fpV;p6_0g_v=Fh+x<WK3;R1hznd^=*5BD1
z!bK9gUVB!|Pvq!j>%Cax@^{Ic@@D@(8^T2<{l6T2NkG#5)RWh(7hZYp{-Kw6bARA9
z@i*pK7vt7B7CU;sO*!ZHxi)bX|5f3cX=*CxJbtmBeDibF*9^z@Y11}*I`}ru&`nw5
z`+)>Cn`fddetVM{cH3F|IEGnrSUi5Y(C*{o3zvk%{GzWuh<&)%X|>$RXN&sX+1swI
zDtctJ>!Q@w7iV+-<yg6T?3w8H@$lnGIdzX2^j1rI@0&X3=+Tszhou4;I?4*?nsd3F
z&gAJvv|ZM{x#j+A$0-u23c3ep$JbO;v6#nC(3%%t;Su#J_RXo!)gedRB|CV(cS(ho
z>UC-T`FKZLYTelb^A_%@_{)%Zp)$8{hs~P%(ax<$PcFC;@awBVvQfr`*Rw4vIQ|vf
z+THx@<c3(sNA5cmXNjMSPzyTD&Y-ZgU3cke%ZR<adyk!XaKmtk`&^e9c3hkHJ@tsU
zKD~LvE}bQ9{0ax(?2TKlGVko$<$t1W_LVJLvqkjt-A3~cGc_Z<)LGZdw)Y-wzqkC}
z%lM;`@{>+&Ual_|==R>lyLa)N(4X-SC*~ddwxdHL*yy9;N}JkS{dcydnCvvYcmLm)
zf7^c_>Gz5@e4kg}ArLEZov%`6vfh-NGy6BJ%~750J?)~5VDfI+7a8aJHh=7v|9bY-
zUPc=Z7Y5A(KMyS8+g9z;bE+pP<UI4;OV?h+u}e(7*<5Pf<a|$4r0ahFl_LUr5|b|L
z<}P)YP5L#nHe$z`CDFHDD_l3PwD<SQ-)E+ox>q1cuAu(#M(IXAZUy7{a<wNno7ah&
zDWs`95Z$`@blB$oS;kHo5)#E)%!}NUuC)p;>(ATRYdiJz%JORyWTyEovgB=;{7Aj%
zdWU&M##NInnWr`74|tV$3w=E1@->`({9yT<?@TuGkDY=l-hG+xx<ym)!@b2}&-D)}
z-|cx>C}_A$<<VK&%4c8xcSYCBX@1UbKDuU02hTsVSIqN&T$D2lm)$un*75iDDLVf1
z8)a@Sbi4Iv`P+b`#+HH(p2p8@2f}CnIqv@Dn0j5v)x+k|d*0vQc}%}<O2mWi-hfDU
z&xr-+5?+Wh&k8e{Q>!{5n9p`mLcpZ$F;zA-rQHgD8P_v>KBr}n@o*RCg4`WppUo?N
zuUKV&X!5j~1$S3Eyw;iuYE+1*Gk7rsYKW+_1YP=7^qP%NPg>vh-Lzs2mt|+a_3E7Z
z{%`Uk-Euac<5Gv&Cm4K*Y~<lff3(K_%tF!0Dh*-sp0{4wcTZ?LnCkM%C$PApam~5e
z{-yV7W|my?UKGf%Qa9G^;xhZv-(4#&z1g`*?Y?z*2FGjvS1<ZqJkG4l*pe3HUa#}*
zpMisy|74c=lRAS=6*Q*&?k=wR*0MBpLgn$@Ob2pTb6Z^Vxb)IEQ^fwxwx~_<I|HwY
zSA_dLf7#2k<DI3TWr2y)V#T+Qb|1Z#zJ7v-|K~I-pHoj>*F0)Jot1e0cKyU@f9uvy
zyKtrP%icc^mHV>h8l<gyUwcmc{4b}1my3lwWz1z4UKFr@mQ<MWkUOY3ZBa|%S!>gy
z5--e;?oPTiDL?h--`h`I<ttk|&fLsQIv@U1_Sc)G?wekH%&D3?*I~W!BgX?5URQND
zttpyW5hQZ)@85aM-v9ROT=|31;px7pd-7XV7ObyVtygCB+qY4F^7Gyo+cX|rwfuTT
z^d^U|(ZY+I>*A`XMSS(xb|yB?>r}=2=V>RmZ+hK*c%PLiXPc%+RPW!=;P;RG*T4PL
z<;e6bZlc~f`Ioub754caeWklsM{eJJtGsV}+zhQ}b0#w#IQ3T4=HttQ3$kmUZ;7+}
zsJ#BlvG{xUl#9Fm{^x&ev}i|t+WZIE$``ZeB!+KEd3{x~xb~6z-qVNvYU@w9eY%cU
z!&s?MsJw5+^;f3<k1vaUvd`;%%gL=X`@6M`<yaDGP91$=!q)YQ@6)BW*(q*sB91Nf
z5oQRR-a6gvjz~dYv61}ePWhi(fA6Ti>2hk#PY%V3^54xi_Jxvrm5mHvEAObgaoOh2
z>!S>F?jN^*|Lxnh-#;{;+cF&D4UC!k(SSkx+un)3N4=YKt{=N`skv<1xud@K>J^uM
z(cL&LD2!Xt?x^+7>k;2pa43Y&$yL!f7BhWfOyRbPrPjMvTDCe}R7~^lb8?RS&1!w(
zXmX4W&$XI*@fHEj13T1q-^&O~kt>kDCu*tODzGx>)Zvl_?Q^>-^A`Vj_~k}r%GHu<
zqJISf(lYL3-mxr-Tb;XS-_N{lQ`fRQ_~iKg<MD;}OjH(6)<3d@cj*$n>C>;>Khp3*
z(2nuQvvvHt+|Qn?IHF!R<=XR)%a<mn&b+$YK&7bKM&Iv`>k`)#fmQuael7IxcE8S2
z#nt|DaYfFb@I!03)3aZ4-TJgE=ZVADu)KIHy%+p(4o7(MByQ(1zkOJ8c=`T=Z__Kc
zr}v7~Y(07Z{+fyZs{jAty*D8&Fm1-I6x*Y$>pje#{Mc^F^v{4vZOfylzpiPWH0GWE
zaAxy^=hm!J4@F(nzO>KZ{Lp`XMeYpSupcZF-1kjO5tsX@S$)yZg;Rm6)oG!{!Iw9R
zz>IHO-p#(xxaZ-ty)CM~YMZX>Z29GJ-)?s*f8}cZX?f|lwJYzQ%gX8&|GmvLw`FT4
zf3F_TTE$!6FPUsyzStt``=s4jtG?{mtG(yTv$&S;J62R~6nWUc{k~?BzvXpv1?{-6
zti6xeEA~3_=~kVT-=(#Zf8ol%yD#xFI4xEz`>}K1+duQ~aS7NnyyAPGcKmexlxcsX
zn_g#^zBu!cQGX#fU+ogpSr^-XhTGlpDz1H>&Htmg+@$T#Cyz@k2k*H{ZmwErT9v<e
zx83>V_lub3e2rt&{d*|IDJhzN>op<veY#)1&aDU%VJMvW@4ZXx#@<VB_eZaL!S}GR
z>POi(tIYM^+G;!`#Ez<RAMdmm^%tF(na1~Tdk6n<y{X%{>P?ihSE#LB{MMWEH`lA$
z>kH3a+xmyg)6mV&v;RY`{cZzwhd&Gvb7PN+p3j?{8hUWzbd#v^fOXt!FBtCpZo2R7
z_i`H<l{$tTjkq(V_Pi6@vu^oY>{qI9d>>OPWy`j9<z1`Z)blSa4{!fl_-(R@pN^;I
z%1u*0z1zlKd;GYHzv7mM|5Yu|taml7YGugDF4AjGisGB7cSf&SKxr5AdWnRn$*bbG
zU5J^i;vA#Wl2IJkC!plVA$a@XzgqoSJHIYH9=h$S@A8-LzKL+T{!aOpQ@PPQ+>=w^
z?Q#z5J^`gwoBx|Tb)+b|RGa@_`Q!M5+e@Y}uHz3n6|=zb*c1l6_Zk0%+2-4?*f{rm
zxxIhb!|xuNwfYUYsoFbJKYDx%-6nHvmFDTs&&+qqN%`!$VCMDvBA2Xi^|>#(^_yO6
z&i}y}kgNZ6uPp!1clF8DK1bJluJ+|x`0(FF`R*wj{{5NtUv>Vwx?RqzN;~v=5<jLJ
zXrzf4s{K#SFDdo#KX9Y!tlx)&QTug++Z<PHyqGb=a+BxIwh4=^d>51-pPSBoY}s#H
zQyZaY>)Y+?Z~e2>yUm)q_21hK?<|*oo9J%B77S_}KdNx3Y|s$t5^kOFjf-c;3Wp0i
zE^il3eeRik)aupgX{R@+yieI@m}IbWvAv)N|F>CluZZa{dv#&=rE3D*J9S&!{39OS
z+?QMJTejSP$;5fd;w7g~)l6U8vFnkl-9u%SvN<a(_bhnX%CV69|97XwN9VjbuNzQa
zk$&O9nWzeZ>QupFFH{(ug4qM7Z{NK+mNB90eW%_Ldxmv)Hf}mvB)434&bI}BAJ+P(
z9hq#uz1sIKpY)}-P8oZrtE~BMkhApO(W!jiJJ-*#(^>T~xBLFyGdK7C`59$rtuwb&
z?^}KJfdw;dFG`v4%)8p%yS~iEZs*p{jD)Ul=jKZs`YS(s@iEbm=Me!Lw#|9dUu^kQ
zY`<}X+w;95D}^7O+_6VId;VAdHM_UoDy!ekkhXZ*Kh3md{r+EKuV1xZy?aYYeZZ>v
zNylD&*ih&1+x>KwnghSXDTUd=huMF)ur!Fai!&{_E@Akx$$8UN>)ZaBhFULc?*9&Y
zo%m|5?(Lg%<P!g8%nD8^fBI{I(d+Ji-7ZQ387<TH1s=W;wrf(9yXY~2^?PR)KE4sT
zQLKS$w!K@$5<@vfmw*%b3qLc2l$`Le=X<bU_f0(46~=`XkMG9w)m#W-cIw#P@Y?F;
z`t8N-whvUCN=w&@z7<+%#eLUw{jvZJE4LjBt62r+76^!o`gyjRD{epjn3H|isywR}
z0m-0K*MxZQUVifT`r0XxEGBA=6=L=0mV|Zo_p9sKoZS95`>?Io@{7OUiy!*mky5&C
zzC?A%rvGxGk2RK`y0_6F@nm9ct>;z7ZBtp*x$g&VyY)S8`NhlXSu67ImpacASv=|d
z^8jD7^Xq0S8$Ui)zT&>!MCZ!FNBa9F+XQT#%D+i|Vzsw;`3uV>&TGy$&TTcYxT#&|
zV=HNQvZ?Uzo`q`|_@*6PU%mJJ=`6+F0!C6SGqv3hPhHGfS{6~vu<!Oe-(~kE281eC
zIoC{X4Y%HX`tV{~m+!ImkZ~VDa0~7K{RLOuS>Fmvy}uvx^Im;I-+YgVM@yEm8@i<>
z^_)>DJ0QC#=lf@o{J+^3T2`N%;_<1Y(rI=7F&T5QS`RITOOKaWeQ$oOq`Ba7)Pw5v
z*&LPyOEP?)we8V}lbNc^UvoE%+k`{m)`V%F<w{oUPb-~kI(KgRTZK!`SI?Qc@LTdW
z*crbUp4fcs(W<p7Yqs0FY&m{+*8>4#gE?}G_gZ?bO)ay@^SsoN;k7;Nw4-q~SA*i_
z%SVode=q&<TX5bh`S>WQNi%P2{hj>c8H=)$@`QQG-=|(~f3@S&bz|2<8#LaS`q|kQ
z@9a6<lkjBjU)M*P7hjx>I#-dlVufXl{$~4gx%(Xz%wqhnc`t5mS$*|pXw8;2+0DN>
zHvj*)Y}dKY<<jdScPOeQ?7sDmcfXP5Tdj9eKf@;cE!VML>&icIHJhzQ&bz9hL%$3y
z%6jtu`?KGFyFqv1**!;3y=q>(_{QC@7I(|$hkHgG{+}H7@O#XK>(XqmcP*?>FL)zy
zYVFT2-Bw4#uj}r;|96_p1ib*2r945hOQw`59!X3{IK1w4hARVO6p!aMM<zSzn@;nV
zD=(aTC4{T>QTc-1^~V|bmfP1XpJH^QcFSXlhW!lNP3#p~IGAUpvG9kn?a^VCd+oFQ
z;>AWwTdDVfizn+px%ly*Uj_e~IZj~@%N>8G^X!?;{VUEtC_}#Oi0_BD|35yk?tOmY
zU9I8^xm4bL?xDB33M=QlFuCV_x1xX6jbgRwyt}4HrHk^f-xYCf_bu@(sfm}IFV`r7
zMsPmt&_D8-RlNMn-c5^ZCa6}vN_s#2!zRHd|4k_lKUVW^=7^Y3`nF!>{=fMO`%V_;
zt++V*|Km9ao7(jnyyGUX`SASF=faaGn;JPMNIcZNuaUI&7W?jgm7P1m9f<$Y8jLOr
z1OC)IpX_T_kxM^dmws1~!DgKm-&!00Hg$hRt=w%KzB4+m2}lQ+<voaBq5ZG()}#5%
z-?G0>Jo06)VZ!|5q3#FUUN2p%Wg!yW{`PL!{4HjYJJ()xzgYa{k6!PqQn&v*cf4I1
zyKSXr-tMc`4cQVoFO`#`be8kyU)sL*_3G7kza6-mZ&fV8=YBlA^4in)itlHKGr2wW
z6kab9*nEs-s_mDn+?VFe(d*f0d*KDo5!04?MYsPfWSwLB)bXp7<Rz7#l^$~@TJE1K
z`(>wUf0tre0n1bC+woW5f0cOoGF!Ravy(;R){FRttez{A%gUH6yStlTwX4qF5N1(u
zd-uHhrOGKW_qtmW?|F9Z?dH<B72$dDm{(cN6z%i1xjQU=x~)Hc;X$OW>$l@OW9M1M
zZ(iNC``)d)Pj`N|+HGGF7SX|{nDI{LTIQ?R#`(!f8B#lCIf}2&IX2^^@6V49cGv9q
z{E;s@qx33Uj{9t(mAPX3^nK(-1%g(uJGlGF+uZMy1+CleO?1AH`DM<$s?5WM^%YyW
zR>xOZISC$NwYhcd<M)RB=6l|&w+L*COn2%?EIGiuL3D}0A?8cVgRWQ{>NI4lo=`ef
z%H86^-qjaHxm<6DM4fe!jN0#BF1Gu)&(x#)A2@I%9=G;;x9X7Pim88}KNL@W-6$We
zrLr_ewdDkxk=3n*M};&*RAy8M2HoG-%Hb<{J2~sZzSN!bKivD)Zhgn?b9KlRL&0w4
z3k%iG2s{<GKTzG@WvKdb`o#AfjS0>d>n&9u`uKTTOy1JrbN_Q-(@yo^U-wQtyA*Gc
zbJMxgw7)uhjy8Wt{?bcfJ${STmCIzx`(~(Dweh<sSZx3PCg8`)!{4@_cF%s;nR)L*
z*mK^-8v#2?TK@lN&t}e_^_uU%fp(Sa^Z72fak_nFtew0*%txc<gS+GX->UD@&KEBJ
zT@mklvw%ad`tgp4hNS@-B3ws1n}i%dl+$kG*H3rHFW9Q`g297-TGRTCA~m{>2^_E8
zQ_f2s;ji=PXzM&QVaH{c+>hrOo4NW=H!Zzj?KbsY)f-dml+btXJ7!hHmat}DUB<A{
z_4<ShJ2q#OJZw>$^E7{ZQtoHRz_~0f<)KOK6Z6EcU2<+w`NF1PQfe^uHq+stm&%Wr
zK4nI5e>c7Il{+vhxS&E|?M3-T9=rCWzD@mE5yNL<wSMMA=HmggzWQ!RbW$*hN-^f=
zEwAOhx|_M!<QU)lJCAnWJk5Rc*OyeIvL7l=lP<L$&z!t<r!~j>;!Q6KzvVDw74Mzd
zYa7H;^S#AwLS^XjOHn*C=c-M+zkTgl$1E3p<L7&dx;kXv@QNp{F52|-EHgvMyR}OT
zVp&fv-t*}4lS<_y)2FYQrW(DfW*g6(d54ySw|AHON9tsA*WK@oDBfd##lNI#MY)uF
zmGI8#>DNta&VG36#&}_8Q}}=LrMu1@eVhMg(qeX(qSvi)f*D^9XdL6~ODZk9ZCM%h
zIALPE54UmVNe}L1cfZ^K%eBX>ciz9_=)&b2@UZ4|oJ`(q{}2f&^Lck>%}o*gd%#v(
z&9g!MSiSPC(~mbUtT5c#r*-F&Yi6z7YOZ~gZa&SnDy?JP`g_CfwGz^cy1(|zInGlx
z_!4tpqyAE8=aYcm@4sVm^`AaFdU)mpqq%h#mp}MsaWj5v>yiui?o?bVW_YtI!}9vd
zlFTJj-n}~`|6MAs@d(2b26e{Sv!`ax@~Pc8<x`B+!4nhHpY4j-Hm~>gP1cD%FD}=f
zoV=M^DUhkdsj%echWiflAKtxwud$2e!2SxC#TT!5Y9>do7wi#G625V7gJm3tpzhKf
zIk(j>|KGfQmi7KJ4^3n1%k~O7+q9y0Xr5v)P|0JueY!5S`li;q$ai1s>JrYVyGT90
zm6K9@(rDG&)E!H^jk4{sx%Q<+zw~N(@#EK=rdxk+-2E!C_1^RSjfTo6HoxK0m@HSi
z>HXd*a(q|cC|tX8czXJio_WTWi=Ura;8*R=_pnd!^O4W{W3~CCzXiNsljuD8PK{pw
z<h4sr|15fM|K#oA|GEr|9#@sGKOK<Ay5<J6Fnd!V`~MlL9$6eew|--I!x^{2Db?2I
zyRyyq#YdL3Pu%<Poo7?G^g8GD67OFpZ2o<DTg{ED4_*ewFrWVJweOC{gn&=KFYVo^
zEDG*?vVm)jIT|u-mu~A`<*Gdwqp9_6zt-x{cI+=1Rr+r2o${`x>%x)G9KGM$oF~28
zwcy~2%TXsDZZ+;dJvA(<Rz!2LoxrWO4>o?;cBbvkPO?w999bsWIr46CKKe{`$(+}`
zd*@puF4KtI?O~-Q%~s~*d|q>Vmm9xeb*kXj_C1z?Z$$rzKKZpl!fDd)1YH}B2DfyD
zHQxp97rHMs|GE8m=5noSQNzRMSQNhgncedAfZEL&^AFz+GpW_9c9^o}Z&29V4BaA^
z;~#d&Oj-Av&w*)%P}Rh`pE378e(JUNVwf8yH{nD{qXE;BxicMH^xrSom(<^C&i+s0
z!(EU41~a|)&sAVBTJM#7l=*h^p)lUx$@0JaUn}-ZtU46zB*4pQbeE6+e*EXzYqU50
zJoT^UcUtAqPn}NLR|KxAPsui$qx|Xmv}E1Q!uC2{E9?$>dg}km*mB_oYhdl)jf;Yh
zA2)pa*^nvWWo-14rv=Z|bNO|3KgQ`YYCe86<KNYajsIsmNlwdobY(aD4>gHzb)gTe
z6N`I`<qZ}t{l*X@cXHhwtFoup3>A)^u~a|4NbtjpsV|exdEZWTjC>ycT3%<<q~N5b
z<xSxVKTfM=KI$_sJN?RPf5x<F5{DLtFYEsOZ*#cVH1=-~KW6Zm#ed5#kB*Gp(9vnD
z&z#`*>~T`@$)cI@yQhC*GrXdF+yB<TXWOcu?mOi>*KYYTi#ul5#A*&p@_MGNKUFbd
zYwP`AMI91b6=RH#ysy}}G|_3b;Pm4s^(*Ip^uCwQaHQ?agK3lFzsSZ<`W@K)_f%Bv
z?@nK<#wnYkI6iV;(8!8$y3KTAk@DNmcjdDr%UAR9y3Y$f-rTo+|Lckhu~w&xwtN0N
zTL$|ZCJV@(n0-O7iNDV7(|=~or+kV>?Di<G`*J{JR?AmmCy7SxSs|8>{%?M!mSeRc
z>;FqhaXz*kH6QLr#Qzcgt!2J(W8%i%!^zp385{n;nQ?mCr2|Lx<_g*~#K^I){v=))
zw*EBZj-n6ENxlcSZ@PH-!U|Jk^~Ztni>15jk3CwUa!9~E@owXSZ#_}QhHCjMLU-?;
z#}zHuyKv*N<uN{WZ|#a!ZD+soQrz^;^}4A$w=EM_Vo5o^X-9br|0We-_Nw1Iini4M
zZ-31s|HJPs^LZcfJKr{{?0$Ij#<MTaI4olncm7EEe{^mBL$Ti%txg)-m(0EytMWcV
zdI7kao4ANYpw+3+>A^%Di%V@zu(beJInKSvs-3Gj@yf;d9W9FfiJE`-(%;5uF72K$
zqflv!;?6}Sw^y8uzOeM$;c6d6m9i!S^UmoxeX{O{E-Y`|TC;VF$d+l(H+^>bzSq^|
z%O07vieklgEKGQ{-z+)q`ES?irC(V5o^eI+C<#5`o%?om#?R$O@2+sS8d`DAwVboC
ze80ZerhNxv<CPa1sdaqV_b>EW<^4awUj5}vH==4fcKxw!S;oVlC{goyzl-NJbC2oH
zZv2+c5=xI5^JlC*_4Z%mw}<lgCj>Sh<LW)wqG&X4;rAM)Q|5nr7B6y;N)C28v!OGC
zM{&v;-oEs^l3SJqT+-X=edX!fNpj13Cp;;cXi%jUHMu+|W>cBq*Pn6uV*Mrmd7Sut
z+73K<Zf(yiC;UuD?^xKw10u-^Hl{6GHVd8jX<1;J5V5Iq!xIPp#z$vE|J2-8tE>op
z@M?e4nj*27AFKC#_#5mR(J#;vHo?lSfHggLA@B67_CM_ss<^CzABfbs=x_Gl5&6}_
zY?|JhDE$*!=|`JyKh5k<<yt8EW&W+^f5Fu(XL@p~YVBt~|EX@^q&+8IS)w<kp!)6q
zznhzj0<u<k^co8$Ui<jP^zTvL|0kxEr9Tg|^5R@yGg*E9|Hll9EGb{Ok`Mk>?^K<A
zT66o3l>c&yNls}dQNG-ht(vNum%WnZ{D1w=h26L1rzlTW>o%wrF<hqd%=ebcv}bjP
z?ydTI>Cp<8)s~-*uVN|IU$*SNR+4kok8d+e7RK0r$xJN1eu{tde1->mW%*ABPd+c6
z7HhFriS6^RCA~T)|8i_Ue)PyZ<Cn58MJ4CTS?A~dot@9*?R9eR;`{04NAs^(XM1!@
zoT;o`_jxT>T=0jj`J2{ktWkbv6#Pwaeu6>#BXNgy;!ZZ2OG_9y6pu0Xp7gXi5bl2K
z=Ds~q`|e$u-R*y?e2MSIjN*L0C-Q4mws5sBn)oV8Jzv-R$+gWz84-ssq=w0RrC*(v
z_gl7}^Uv0Yf7h}+Gu_3MQ8H7PeOh_=^4>o?@(#uu{hsqFHpheC>FdNjMc<_APX3+~
z`!q7d`V_~-U(f%y3h1_3h;*2-_TQKw7jx&mznvq~o<+aEI?os5E8kmVe|z?>C-&CQ
zP8psQ=h|%7H1A<^MeQZGjZZGPS1j?KH_s~gOWzl(9Ts=Y?%n!l&N(4|_w?2K{rP`6
z`1@M*@1Osznc+szra7Q#<nXkZ{>(>r?iJsN+&ArSXmr7jwJAsXcu#EHx;W`;eY@h}
zh6g|5Vp9)R{kZ;A;F3yg&tca2X{^(2ixqO}T|T_F`;p2o65_4oQ*cz{e{0;Fw_iWJ
z;Oh4mezA2y_NP1L*Hs)Nb@yzD2&!7*w70tOcPeNCd7;HVP!naLh2n*m755)Ms$)6!
z&6{0$X*ttXfm`i2>b5&>KC(kDT=(bxvlIKo!seB-6#t1-$~!QZ@wd~Wc3~mgIiL2f
z=g7aY_MM`Rrp21ci}l)@?ys9zy43M;rum0??Bz4uGS<D%c@_{}%e(vj9%sHi?^qLi
zd>zH5T>Ce#Yg4=KUv=k6-CzI6eVLvPcbVnwmDuloT6Lk_b#Z@(a_Xh6j9+c^*xBvt
zgRHXu3M#E>Wxw(J-d>}>tJGW0$@ICUEBw2{&Gd@V<N8Eh7x5_BkBgTH*k^fN_^J{6
zUDuL(UiP0oI&ype1yA^?pvEk+ZuOL>H}4%x`KEsG<JP-;{Py>DIJ$l3&bIK+53Uw_
za{AQW#)(sNMEPEMy$N}<am!3?m2^+T&zI^aFfUs^!ALKxMQ!GX9V(_fzdrdJq{XkN
zckHr@O2p3xd@C<*{TFzBYKblTp;^nzHl;sIw5$lzPcl|+(e(1qUD!Lzx%5qJh(`A{
zc9r$#iv#{EpRiMi%UJ(5YW8e)`y1-__t*x%*xJ;nx$sVLX8y+?>g-m3fB!74Rz0s{
zq49p+z33NPn>aT2c^^}Cy8M2D`y;-t`lIdL>u>LVIp^o2@L84Xo?L(Tc;D3Lr`wO8
z6aT2Vaz@EQUe2TI`FGve)IGUqqoVB$(--#|YTee(jBI|l^i-UZ-I+QkrYDhQpFgb1
z{Pb|+XV(_RX>y4#W9AA<EZ%!B_2JAlH{WDV%I0|RCNA7S^X;nz`@)~rpS=7!ZF|zp
z1EFaZtGv~(n#n&r%PhqDg+Y(~-{pcg@6?`(d1`*%z4-8SJ6)IMZ;!V+^C@NA&t7gR
zq<cU2{o&K|H9tBpv<R!&wu5E!M*Z;q)6Uvf|9upeCiv!A@$b92wsT25^SeW{ty6jg
zlJ-p5bTRg8pW4%V6N2P+-u5(}x9i#6_v`;><UCal{x3XN%8p_0u@g(Std9P(KYx#V
z>9yU;mjvWX`Y&booRKQg7jti|u>Wm1f5yiLt5z1hyTPh-Ny5D-BYxef3XWNKnqSW~
zwb}aal=8PO5e}oI<C6rf&0gGCRQtcIZqM6~)%wq0O?E7s&k&T{>^eK~+RA^m_BrjJ
z(k?ENat`HWT>ka@zFD@HH$4<MQ@8x}<CfiOjXNW!+<q-37k@AMtRR;{_JsW0{QWb)
zBO%Al!2@;bEX~VLJKy|#bhD6L)*bb`W~)9w`+e$!*`f0?F;-!q5fPJ*F^N2{`>#nf
zmsl4>eO{>_t*Fhvule+|`Dco5a@FRV-@PyO?Un8(tMyM=o_%|DcAsPK(iiL{$Bwj>
zF|*&jl+154UybvwuB(0G>U$TT%wXQWS7iI*kSJ~Qpzuv93u=^|K1Ch#nR%Ay#IE8q
zzZIVUIJa?M+o!W}7Y|)_+f<nS&~ckx@y;H3+o>xKK5j8w$1b&&v3=>BTXWV<SraEA
zux!=DUrm2=YOALC%=y5s^s86k*b5bh2WwUzDJqa&nl0v){c+)fs!;3eo1U(;Khd&L
zT=-)C5(5`?r53j3OJz<UTstNIm#0}(`i)b3zt0^Eld<uPo4(yUi${^^K-8A|<uSYF
zMDXRf$;&Zw#C*MaMedg4&t?Bl-IDolabCGH=}z%#uVc3752er8FJh7Xc=g-$GWY+w
ze)xLhf34#0{qKLZtUUcp?f2stt4T36ce!`p)^;lSZ*b|{n~Hmq*)yB(a_@Z}y6^O%
z_5E)e%BJ1(+L69)&#`Y0-`fANb`vj_y)^s6)?N3GPC9#!Wt&*`gZE|Wd9wcXbpd_S
zGMWrdJW{`w&bT@KJ%8z@{U_9>=je$u?B=_^J?rrF)!q@icSpt9sKw2>qCRH_2XmgL
z=E|ZCnfqPq_V4SNbZVJ!`ld6z_oS^)9lo0p;ko&arS<9SMQ{6?pFFu&Y+?Gb=AyEW
zZ1c62ySYy{r1D#9Upujt_5Q@*$N%^KoAqCnt@rxl<<~Bj#Z8u~wmd!i55LLM%tb{X
zj%CgNe3-#<>3iR#ibs|zGpdy?1f<!Xc{VAvraD1x>b3_FPoll13yV)`3VX4laLUH@
zMZ%}~^%IIu2K}F!u}$knsY1>1Rnxt8JyW{Q7Ub0}@JRQ8KJRWh0jC;19_D4Hn!l0)
zo+>}s+0XTJWxdk%dE$o}T8f-Xr<olU=$vL1Zn3*Nx$?cbcJy~GP&U4{=Xb84x4BEf
z=PepWleIa_uWXUL=clw`*WnxSV#n1_&$;{Z=fm9iQ_W5t>l^G%-c&hp6pF<qmPZ`6
zWB;%|@9hrG-Da{o{;|D189!&PUH8S4;+KqT6x`-Y?!N7n__nSrY>o2j57vAkxtUvL
zZf(6UwCuap@(}B&a}%#r_^&7q+gjD1HSbSN_RFGYe=fxPdG4S1kaM!jo}KDUjytzD
z_%8K+V*dMiV6J}d#<j~rZgkbu%4K}=;r(#)U3#i#tse6t_l}HUp@(f5YtBV|3(tRe
zd`|h3XOrUPVvU@iDW7z|^F#Tb%a^-{SMNW;5Ps=;IE#IMj?EL_hJWpX2HW}-Or?~Z
z7c7$dCU*FGv?}+t=GC3cU*BrpHz#Y~ANkyk1<Dd%b>%m2k^i=acaFmQJXld+zo_?4
zHfX(8jA8x03uy<QS3EwVearEH(1SxglJ^RXvfoLGFFLqcLi4z6@?}4smLCOQyd#UH
z-2du#_&=KSB8*F-VvX->zP6aT$6DX_zxr_L{3G9~d(8hl_p>qS*neMJzji@k_MO=5
zUzJND^aM}N-TdW+!h}*e#pP?N3)h_Qef8$&BPquGN3mzC|6KAszwX>4J-)SD-kE-j
z`+feC-m&Ky(uyux8~AJF>be^bI%FOGmZkah$GR=HMNek#3|qZ6J!a0ryPFCF*G|`5
z{p#8mb<l{mlG-H)?~A;QTDpFB-fhcI4qJUWI5;?XYxebTeyWc7E*yqZ5zX~e|4%=l
zvcORD`tG1p_GL@o_7(m5`%z!AZR-8TXXP@_yOn!v%S<NJl-=@MH^+MWLEe}<QoQe;
zDztA24rY{_V6J$-=68hjB2YKQwR{1jn*t6%4>`vV;j`AB2{TbBT=+148`nG8!o@rV
z+&`aQH1<^t{i^SM<SWxk%P=*$=MhUEoHW#5`@8yc>IeVs{>7}n%s;GuXOr0JV?5br
z)#K0B+qBp%yPNlNHcbo_syu)HNou~Sz0tF8YeH5&u2m7XPJH#gPatQyQ_S42hgRsG
z?VtO1rbWE+4E5H0qklh^?rs(6KQL8zr|XlK>N?e1mu&mX73<FN(R|Os4YQKj-8?n7
zmo2?}jsrB+UbuvbqXD%3D4Dz6t6^c#sY!a$Hyr(T>wnC1-oI+O>yE|0mF;ByKWg{&
znrB(7-v9eZzuS?wf(g~KM^Y8)uODSrH~6WL=XUP*J9v;RgapZ^(tR%$Pd+oTskp)9
zK+T$5t7#q^m@1_X22FqRH_<p{w&8@Z|39xNTFrfy)!%OHxP(K|H+SlP`2~C@9W|dO
zJ-oQb{MY>K=Hv*|hmjv|N_6gEI>MqLsd_AwnO)@*d*{Eszn`c+%@vg^cE6^wQq;J0
z%Hl?s$}P@CUMfvViZ`DL7A3wvTp3^U?`KcgWBK0M`c6)&;hqOWRG3>7)@|K%TuAfc
zgKH8WIc()jHdW5~*!SRCg-vPH>fMKS_(nL*i};uG@caJem5v<w3cs#%&N11-81AXL
z|3%jBxuOnfXJ#B+;Mlw&3UrqKlwN7`vaQ*zPK7)>UaeZ~;pg}4_xt_n$NBO#4n^nf
zWZitTXNr&_3p=08gVXx^b2iqQb1JwcC>A(QzMFc0HR#m+UAOYmC5x+bTI_;8FEYDT
zwomPhWcSI`7b&OsTf(EJXDs1fTf))H)3?1!M&TfnjL@W`9QWdFoY~Yfv%7Xws+`bv
z@M8#S`2Y3!gCv394t30l@=EbJwr1<VwY|CmxV8rkW(CNIb114k?!6etTBEb{PPNM0
zQa6U3-)?0~n&n7Ho97+LFahoAn^*ZvvZ$!2?+8n)Q{fZ|n+gN-`!&X8yXWTb``I>C
zJDlmmgJ%9mMLTcotu}Y!C@Lz75;foL%)mH*#c%cpCJzig%$u_5Z;LqCMh%g!Ja<*c
zaL~NB)4~85aSzRUraCLJ+V5{~Prtjn{PRI}d4>tIW}SL+a`H^`{CgV>+!qFvFe$QZ
zPCJ|Q_0`psv@|x^`@2fD@7LFd$lPL>a4)otTPhA_c5+A8|8<~T2%3Rpkn6XPsqysW
zG&D3kenG0$>0)5o*;%b&tDk;8Z=e71$BBu`GmX>vl-+tPPEFGUcQOJr`b<wTyDWql
z@zMVLySuw3jnjDgZ9Z|hEuOezhsC!yH;dPt4bl*KJ7LC*6Dya`J7xWTkF)o~x%{$L
zE;%_mnwpwDa<;Q3D!Xf)*8{miL!|4!B6tNn*oGhTpC9J8PkDcD?~>)qgJWXOe0X?x
z<(f4%*U~gay2^HZyOq6i)v7~p%ZyV_2>7T8XJ%%;xwCWfrcFli5!MaTc{>`<obmBd
z6E>UuRw8OG#F+~%qQHZakT7M~v}x0cQ>T<nO{aS6?QGeaeO)elvIv(eyTMGKnA)#b
zGfbpPtYjCv^)A}CZ(b|6INOxXx8HhbG9S7N3xa?D-5^VD0zhuB^t1b!;?^tW8WAD!
z_t)3t%gcP%#O(YOF?(r%#;u1hm(S<BQTJx!@rXSY8{dDge!KO0(&n2Tot=pv9vsw(
z-zU?4xKPI@6ymf18D>yG$gt=92%EucD$&1H_P9{H-1!d4O}n&9H$U$-*e+aKe!D~|
zk>jvw!Ky7KOY^S1O;(ztw|Cp_T&sy49BT`Cs`I>K!(Z8H?dviM(%*G^nJ}kv)$O@O
zZCf{gZE^6~@$~wN`-hi(yP&#D=kznblG1JW&ip(S@IvLw_YEtp3)7F!x_i~iIsLVy
zvd=bA|7Rj)%XOVN7-Lw^u$UZRdSH7qXv4o`kBkfrsb043qldWl_Z;~5_jmtRPp;NQ
z+)ti83yOI0S6bL<!kjrhx8EMi+y41p_4|!=e}5(CER<Jt;eQa9AhChBBFw9D$L`;f
zmBC$+*#+ulOV=gl6o!`HzI@lkJ>h><*Bbk4WsvZ&uoFCf^G5K(AM+Kf_erR#{%?O^
zqwp`{cCn4ZLA8XXQ)&!S)a8xCw@J-U_+4Y@d4TtTio&NCk(DvQ+&ZEk{EqSbEM2{{
zMIf@g=O6QlY?VhmjW+Mpi~EH{IX2#S`*DxiyQihvQQBWt{BTWQP}0Y?Zo-K|rjPcz
zab`*jJrwE+l;d~CpSy7<YG+~jTF#Fid6S%qB@JXMbB=g7eo=7QCX%!;Y}fytzm9Gc
zT|3pbdZCAK-a8i~R>%8`Gt-w(l-VeuK3D3crlI(5FXwyFKSNH|x?c)w{_)YQAa}E~
zJmco2Ie+W-SxZ=cIuo<{>NR7%b(f<iI4%4ke<Z84Dl02%RoUBHa=)v;tF}n6=`bhF
zdb5t@+@zpwRq}5&7QgGTHdQ(Jb(Pt@s!3{x5-lF>ZhlZP-(m$rotx47=QE2Uqgn0m
zsV(~2q?sY1sM;yj_)OzwMa)A+^?;Vy@vge|XC<_6$DEmD8!urar<P?hM^Dj}<Ba>s
zE02XZugdXPN}cSVIenwtl_#@6CD3|M-my6K=C`B7+tNKv?XLyg?E=64H<X@}mo~@7
z`<cnzo$r+e9~yj+=e*oEF;<<c`>WnMnSz}<*}IAl&sClr>-1Z466f(#8-y7Zf4D?H
z-<Nn~&sWCPod5Ogq!ljIC@Or8xLL;ZfbnNnZ_EC3Qyb;PlHW&IM`ayJ54!X^Lh`zh
zQ-JEnnCV|1-O!&cZ=Jqx2lvUz9gpvLua|D=pY}ndHSENl6CY2{JAeP`)L%{=w;RHv
zENiw;`E+z$^mRK~K?k<4e2c>;b^cg!P4=PJ>N`)wZr+$0{JVO_$^ebN3Hvk`e(^P&
zD6rPOW7_fUQ^m~Ny=8Ll=O28Wx%13LA%_-$v;^%5_YOUDJ`kX}``JzIf?tO>&X-^d
zJ?r${I^)do{Q^w_XUaX-MVmRZ{mDE(Uw?~H^KX_r%q_CYpZmhQY~<v2<gBRKzO?!F
z^X}6vPcm6D-EVIYZYj;<FX!3qv+7AAs39o>8nu0-@#(a_lX(28>jx^2-<l@elC*sG
z#$Kfp*Z5sl96Q3rxLhWAx1UHEx5Ruy=P-tpyM}6lir1T@c9igJTy-e6?%dD+ce2@k
z?EaB7;lStB95E|TwzwO6?l-t;{`1fMX!BEtN)Mi65tcitQrop(CMaojQPS#yfITa{
z-bK#vKRWN)bE`@2M-BdLt5bS=hQ(>JPsJR$EbcWjaiPchz89ySoAhXb)y2PuX8d|7
z!C3HNxl)+ThP}~wzg7xAlBj*}Fwsg;E_jMubZhgSr%TsV7A@Dg6>u}+4Y%~o>1U@F
z+cG4-J26Xv^*^i6-9+c@$`dMVuBYv_`S$l%?Br+N>MD2Yb<VyL*gyHl#g65-9u&Oy
zmDu#>=AONCSE{#kFcf{Pep%aGzV+powzpOazFv{{a*vrUHf3~KEqKSsw)1n_RN-~&
zbC#AFh^3p@=k-3_+UmL^dZt6DhKM_RuUo;@%1$5oSm!MZw;cZZ>h8lecV-_sJ%4II
zK6g(`g$U~e_QvDVyIJK}<=F0b{Zd~tg}-#^+sksjaXB(ErROF_-(*v7;$V9H>cN?-
z#(Uy;-#_ID&XDB}e7wO-@WXp=<DbF7`E75`AN?FuaDC&J*DMDc+og^5C%@kw9|Ec!
z-G!$zyDYTmQkn88Amsk*^Tw|8Z#_#1{Wxv+lH*T(-4|S()#<alX~K-cLjtqfF3c#n
z*;Q~wcFDRY>5=ifWcqKvUOQ*P&m9+L2{GN8lxLk6-MA$zciFZd`!5LOx@32#CcX$>
zdn<6qN3qT?6KYPaX7W8<FS^wFnb-8SC-ysMba>44tLV=>BymlCq4DEw(*xu8O<Of*
z`_jeR{#Lw7>`WJ)XLUJy`V`Mr>HK-;7blq%FFh_X(?GxO#N)%aSLLsc(AMVvC9Wr_
zY}EOtwAG-E-$i~>*X`7Usk#T^_PR!O)g6f2EX)x6Bw*3+yJ97_clx+ut{uJ<^g;LB
zFXw%KC)%bb_*pDJ`Z_#*mrvO9I;jok1#Zn=aqqg2kabuFuc1djb9yY_*VNOgrSH;r
z%>DP_lvFOq#J%ejRLb`JH{LG(c!jk`?Mb1?@K4-w+wU7XW_PG=`#;~{_*}&;Z5lS~
zqF$Z89<cHK)W&tc_H1wTW)S$4Jmtql&L=-4V&7~&F#o<l{tMQN@h0N-Tike+^Iog_
z82&qXHL?DUF4y%?7GIv0?_7eO%8R1kWL`Kk@6i|a_7AsDS4Y;p4|`e28Ych0fK6EL
zB+m!Q%P+RLENvH@DtBzc&AmrgYu-O~i|Kv6<DUs0i+;5keLHw?pWSVtaI3=?EcaUe
ze>>4B<L|K<Njy9|R9e4qPd?hjT|d>*UYz;Q!2=I=H$3;>{q=fA<`w+~j(=VVrl*{X
zv~8-hFI&#ueO0&o>Gh3S?o;zy-z|t+7-OWi(0TG7`&_N*(%-NB*rt5OYFS_3^Cw>l
z1mzPC=&GuQ@|8Wgc5=Siw7{U76F9<^THK8D&%BL%ef?i?$+w&HySq)C?$|Fo-rD24
z&*KZ1d{1EdvU7p1GuJl6ie^9kw1+k1rgu&4U5huCf~)#DHXMJrEih4g!fvhWn|D@d
zZc03-p{LTi+E^~{<D5Bp*8gwSR3DgrV1=pi&hI&G>OMlA3u`ZM=q|l>I7c`396$TL
zWyb{9C{`@?uiTk*;jc<dm27@oT>a+reb1h{tNA{gvt_jhuXKao;^hm<?6vvp6C+}N
zpY>8$dA3{r4DXMl{Z4x-9qt_PSRgLIb%)31=E<`D4uj2o*Z;}*t?#IvyH0xD`jlfG
zUT*vzPp3`Sy>hMGs<+2!;S07eR=oQEHK!?Z&OLuM`C8Nrn-hmRs)cua71cc|`tAO~
zL)QeIW;EQM^=6j#(i%UGME1C>8|B>skKPBB>8(F1S?~R)`{k5Z#cnFTX)*mPzx16s
zvV?o_wLs6-wG-w(ja+l)e-qd0|3Ck>C7u^Z<M272S{|*r`Pt^}Ma<D&b(ux)y`HY>
zVQ)-$c=y?=$6IyFS?|R7><Uo(KJTz5=kpGhVttbgjg{w9vv2BuYHxlY^qj}%fBL1?
zqO3<ddAjFoOmg}yAbp9s{kGfAtqos~+Mh_RoS$60b>1dlg&kUt9UnObu^Q~UGV8l;
zftf>w?D~ssKN7DT6O=V#+N{XC)*$G;jnCZ23ZdI{FBJTfTBvUKrDwq|zH-*EbUU-~
z2T4;n9w#_`(bWAGo_o9TY^cYQObxZz(=Q`e<wS4T&2-duu3Asa1!GR*Z|=%pEMlHc
zxw?MQv3;9cUoTWte6!}7pCm(fE&tbZG55E%MBCqYe0RoY9_x*r8qeZtBkr3W<=?(p
zXuEQOVdK3!!p<4-C5k6^$cFA%)4nmfOxe~iUUIFS&|1Za>=NtMh1);GEH+kMcyXId
z>FKu`$KUe!sjoCv6&5PivU29ho6hR~*6z*K+Y>LzhJ-EVJ}O|x&}_*oaPQ;vRDHeb
z(@d-FR9Yw8xR~+v;*K{<uS{QSwBzm5{M7T}?Z#;*mg<HDftK<ZI#xDlh`4vY`KjdT
z^=)b2PZg6**VmYxeitR8ez&j4X;J&-;ycrw^7Cw?d_2EBp7O3Dg6WHWeZN7=*Zi$(
z?r!Sd6MA{c-A(My8Tr5B3pQNkJo<*!N^|M#9{U@u7q-Y)rQGjtUV8UYZ`UGY)r-Y<
zrXP~AUUqa-&@PRe-^?So{ca6=Yuv`a;QY-<r`7o~EuLj(u6yvusK(@6Z&%HgsR&G*
zeR9`ozFLQWyKV|8B%YY8ly_k-$Hl6t$FgPT)hO;&tGWH^>x4_bNB7kSZu#lQIqAsc
zIFUl;cR3q#e%=e$$TF&wG=HEc)MlsKvg~OHyIwWt?)`pK7?!P={KE2`b|S~yyQ|JF
zwf^sS^4o9K2E{e<wdZ0KOO`!ZP$ZYmYpH#H>Q>dr^c$PpTwfeowEyCaTYOiwWBFu4
z8~K0!>acJMW?x|1_Fzj$(Cpp9{mKR|8!o&uaH(d`my5PN7xiDkBim##_jkWTyLG1S
zczgEPCnx8Ota_fnP6gW=+FUF3ZC;4K?ooVkXz#A()!VqXpSAyRb>`uVv-S#~JNL@S
z=G+5Mp5z=O4&HaWq++g3b7hG2uvnNW`NHW?LCDmAY7Oa^h0O<EmhChS+f#I2rSV7k
z=c;Bs-_%=wHZtCqj$YavUR|RdyX`>Z)t~QsL=LZe%k1!PR?(-hDT~arJ#BU89hv-B
zn1A+tn*;vlc^_))jn?}lpK4!RQycPT+lIGyWg_E~)ImFTi%Ro(9$L-fQYepJ&OKN2
zL-qW>o_hCVCYHLG*A_QToXsDj@MU3K;Fst2xs!J9w>Wch`;zXD{HY89bAyjd|E<pu
zC`_5k>wN$H`!^rMmwb6TN#YV@)9$hb8-EwbZr{JpJM8LCi{Dcs=FPgh-kIsdXYS%B
zf2Q8!?6}<SX8gUYL@+Jur~QGa(_;P{NsEkn`r)nchtzA{$$EQV?fzoR-}86J{RJ}u
z*M58Y<;Kq3lNmerXK^#kj}OsE@>!eB@_Y5R4<A-#ZrbrrpjN5<)3cq?(KhO{SNCbg
zxBawRU3YQ$hZ{TAyEtioZ?Z}^^<TSp(wal>|2)5_P}lO}kj3ijqJJ`f?7zVE{<+!9
zV&4XaOA+68E%Z0czHmS44V&4;&9Joq$(8qN<mQ$?zw15U;?BYep-vpO8~AG;o_jYj
z$nJW<o3aP;yuZCaR5jkPx|Elmd6N0b*4>XzcAU3-w5@!~muJ_eTkU%lvoN4UzW@G&
zGcRkc^^?q&Z_t~mJ%7^=n_Ycv>>UD+*dFw@o#k3Eeaa?3jzpHC58Y?CduqnN^|@_q
z_agfLh06D>pe@T+jr{uO-k#o*od48~!EU$4{2LSG)=s-0zO{4bYQ2R^?56LVsBZZF
zj<4>t%@$faQUce!e`chSCeq&%t?|eyN|51ADrhU?otQ`d*9}1{gJr)uuKxbp=5$_O
zyp>;+jPCNcyJ{}%jWPd{8UOb^-@ccXm3Moc*Gc=#2|N91+N+G#&cx31o%;;U7YZIc
z|H>@fFtS~Lx@zfZgN)=EW-IoD{?=Oa`exv#2Ax%Z^%<0__9*^xyMH0+=KW94Ps~~M
zU2^iTnJ*+QHy<@x{aJ6?Pt)$2+kcb)`=tF*c3R)dr4=2syX7lu{S@D$JZlXMZ4cji
z_WAO(Mb=N}eVWc(?v;}#VNszz@5GMF-@e)vyUxD1d+E*olapkN896#-eLs2r7f{@|
zxcOA&9MdZzb>4N?rV1%+`~OyD?w@|Kx1V=ptvvU;=hB<wOE%xD_S<_*U+AIjvTYg8
z7pGaL{*?P)DWPoSY4uZ8aGHhYiZ!RhJbum-Prdo>Iph0Bn|~<!cg)ylzVM={f3L>I
z(7a_Cr{|}}zVu>fx#rUU@Uu(E`_-ANSiSluZ@POvaMRm^f1OVB^hjQ61dWOHaZh3I
za4MYgp<;%jNn__DnXSJIt~_O#I`vYgo3zvVkM}uZ4>uf%+Sz#PQ2x^6q1|>{=5zS(
zW7xYhef8g~Q`a4NtKppQr>ycz#36x4-sRK^{-cemi<jJv^nJN5{lY8dpY?C%md_Bq
z`nUbQ@%HI&_iox<GA)kPm6b(DVq@Z>CMn_GjV{9V8&$W>SaC7K=Z%zU+0h$<Jse6M
z9E-l}y7G4K-MxSBeg6IUU2gUJP2Peg=YHG#wkc0LH^(x#?Ae^pKc`*Ux1a0n^$mX+
zmwahgJ1(`&p2Nxc*n$7df+zTI?D-wJ=iRXhseJ)FBJ(~hG+5fhx#j-zC8_sMSIoH@
zVZ1!iZ+?qF)TTCjjhc7MH28ZJy7VSCdA@h+kQcn2u<pVp!w<%fWL{6ZU|PR!ckX5u
z54~CL#~wI5k$U<4!lw7Cciu)XU1XT-Ggo0v<njx1H$48n?Q+~+j$S>+<WCw~j_I^q
zm~idCxy9`37dE{Yee=~jW$%66H8U?8EbV){$Nhf7>c1@Rk565ApuhBo(I&S)x>t<9
zS!HLek8Jr;mf&a4nEa_@g6iY|9uc|!jU4yF(?4(D62AX_<@w)b_ddViyfEitfBO;s
z@YiWkr{kwydt=;USu50~H*rtlf3Z~g>F1_)9I<=;$8Sk*mn@4*?B%YvIlrPE94;+S
z397kwR;lvD$BWmGKVFpfvqsCVD#$DTK-cLB(@u9pKjUurWy*cy@2k5DvnQBUSsg9T
z<84W-`WzSe{ps$7yDlA{>v!;FIA?9qmgkdpZ*Ba<+JCamRDPn-8<k&iCDR#h{GQLA
z^0sTc)6-3Ue`cPTUunq@J%2~kwzog5R>^t)V`%&L&9zY=M5ih$tnSbH8O7)3n)UAq
zuGbXF{ZU!4{YuccPj5HXUbmXNNW-4FuxiiiP^<O+5i@RF^n2C7(xX}RYwpa`+kQU%
zSjL!ef0EU-|B5nwS#L`J&ir=5gVEsAbk&^7O#7#&Uki36e6mekxZurUt$Viby<ZlW
z+I>H-9R4>|dbz#5--(U_o3+(e7bHw1gtpGO)F1PzYf^AAN0)r5bX3IejD$}wyLWFp
zkvLtf^9Yl%r>oc}wPnHk_Q(mGth$rlIOlfk+`RSkpU!4#iY!~zc<GRX$GgU#V(Y9H
zJKXvGOz!5DcZpy7HiX7I?wUB~%7IGLExT^UN{c<ovO3!HP?hsewP*dpw_idEchs!8
zamgup_Uy)=Vs2l3T~-Tbm|lFG$C)1Y_ukLV`7^&gudAHfw8`aD=vAh&t!tbYXGqSl
znm2J~@C8k_o?AZ@k6gd1yY%p7uWd_bOnUN=gQa$|d%@!!&yW1qovjuf`*qL0w{??v
zCFex_DQ4JH$DjYUf@8hCP24$yr^WxD^t(<{WNt`H*Y!RffBbE6k<-1KPt<u1Eb@MI
z?(zS_U%k~fFSh(+|6%vW^KGx*^)2`jILoY)o9(WM)qVbQThI38Q;UDa_s1naS<>`*
zX6d6-_nG&ey=mCI;m1Wj8{v&_Eg$$Pu%2K!$MEm+=_>y2$!^PK1wS$`Fe%m#KK?cF
z<gB)N+^bitkTLuv9yKFo)9;QeQ<GOdOE>nas0_@JIQf3UY2`Y5#ief;CIszj5%3q_
zXlMPvz2G|23IF%AD=spJ*CuFraV^)34&L0c=~=#jQ)0p^3%4{s*X0rhnZl2*ZCsb9
z>9@Yu$6MZOQXBIH{YsJjvcGxE>+L3+l`C_X+51kin=AZ@`6AEWI&=B=wTh>Vm2U@~
z**jUhi>3BJ!_td^N7J9?KbUOicgB8tj<=y_Tgf}if6RqvmkU3+x9x1;+ZE*@8`gf*
ze)Z<*lc?WCG4FI(nwnY~=Y-Wr<{vX$AvL{LYdY`W;_3anLIh$~Tr}9Q`?Z<k|I&%m
zB|LOrOxK$wd;h`oI3b?D23f@hS(^=B?h@}%@-*#z+H#0B>Eyh}sgsjU_41iz-`$ni
zGBabUL;b<0*#}-{AAZa)@pQ+Y(vltJ$yd@A2cB728n>T!y?u?ZxA8kMXQRV`7iH#g
z&DmEqiN`shrBUa#$+BrRns#?h{jBzc?#;^I&e0Qf@cdS$$w%(L?pvaoY*g#_$Av?6
zL-&{6AFWnjd~rEoOPENk5~pS1?kk2GQQDeErzfACrC3&L6!dGC;NC}xUb5a7J-u6m
zzRqF)eUfRdVf&Ip-L8kfu`d;n;_{DB(3u(Rq`G%q)r2^cHlLOY2|kjoc8Lm(j4J6@
zl9hI5#I4wK{%XUq34H-2DLnf`_ix|2B=L3p`6n7*b3;I&%1zWEB&1KM>(Iwo-}TYo
z{&-)@->silnf=YD=~4Ur?Bw&4JcHWQkEZlqm=I&aFL*qNb3x(ny_@z{DKeaNoj$?*
z9V=skmu&mFn1<tVes_<}UV1OcC+mKED;syIbpF(!Hs`7<xx0Lsmhk^rD=?SI<MFxn
z6oV2G2d|GyTaNJWZ@2aKpV0SgE5nuios;ie^zWQ9DV|}1<(s;TyZ-Y^N*>}|IKlp(
zYNCgXPxV(Pp(4L-JIRwNnjL-G%x|I#+otUM;da=Q)t-B9@Z)p)gLgmtK5=^dE1${~
zzQ3Ctj<xB3v{<z=!qnYKfhBUj@PF+yFBt_D6u;+O-1J`bX53fBx1sW0sYebgX*ArB
z4iDP?@!5q!k=~hS62G_Kx)}FYaB6(4hVtFblex~RXa8tsIxwlw$>YkW-!gCFtTaFU
z0R_mF=Z_{NEHV~PI?L5oG40L&q-iDPZ<ZE5w|{ydQq<|9YLbUUhidXE9_d`E`KKGN
z%Sq&L_KNi$6tS3gy!F0t#kQJt2OPZ9eG^Y?J<s9nb%5jI&49+u3uUqo3T&CCQnWm-
z$8fR3o0@-WCl#xN(&m2&{&i-bVoB{BUeStMvkjhqbDuxO&*`Mb#SPCEJFl|Iy`q^i
z_eXG|t^~`X>ciWwJX8-hc%8+_c=2f5&gLVG$rshr4Iez`@A_JA8D5o>tIpL?$ZU`<
zrD17WP#g9AW@O!MHOVh*nsdW7ww={~UwV80zvF&h=T0oEa9gl%;q<S9Pfx#2y|yA{
zQrDqr8Q%5V6?N)LF2%ik&?`CLUH0`&MS1UriQ!WWKCd)%*RgN0RJLI&Gi!I2@R+}(
z&|A8bwK3f|IU;B|1Jhc`W5E-jl!vG9K74%be?9K4|EF0VP5O4ELBVW|hC$?q+(_x`
z)3&yr`tz%&rtqXDWA`Qf?OO}ZzphSN_w}p2CQqmQ?p1I9e7h;TNlod@$q$oQ-u;O5
z+>^c7HvfibIr~xm-OGFJYd#9^TxfTzU`zZdjXasp>+{yX<({2CeYR8>LqXa8>>X8C
z?3tOupNR;4(KNBlt|)tac9Tk_#d5L#F$_PJw5KcIQ)Ce5|C#LZXGM9)hu24wQ#TtM
z1b)BtZ1>T4|6eVazIeV6VcswG(Y)?=WKKrkJ%ha&at9@{yT9){qMTjN+i*Df@utM@
z3<kM3EN9*g6F40yxc|AgrgP!HB~#24kE}j$b?)kO&oq36&RD)|@M~c|yHj05C$iXO
zbx2^~%f{|y>PjnK?@Z9QtnKNZE-t(A6<>#d()5D)PC~kT%r@M291pxmUm~!`<CKHm
zo_RB@Ki`UOdenaT_CeYBIcLpFyBD9DqSF81*v9i^(Z{=IzfVbaPMB0)wm*AkRmg$J
z{E};$Gq!MExqZ6w$7^lL2}Wuv4HmU!a&gtESGK>Nq*&f|r2kdl-I&iWS#G}K>Nu*O
z|5uoQ?w6S_rW<iBzII5z?XLR24@YMTCHUV?d-v~?&CW%iV*dy#cI8QYo?@~12^Yhe
zTPlnf3uQj9`Mb09&}t`+R#Ve%iRrR}FTD&TB?RBs2=g>^bjjPjeDZix(9MT@-Ptdn
zdGegxvHEuY-#=%axI`xPD$khkf0u^=j{}FUs%ChX+VQNNE8m5Iu-cRTT3nOs*bYqF
zWt|!s9C7{Ewr5d4bI)#_6Yyi=2~Uom#%tIAg}uwJR1HzPY0;!Ovz|jYf5l(>oqHeV
zHyl}{|E%Q@zw4qz4z*l8<xT(f!a~n<z7)TC$2xLHvBUb`%Y@RD79Wp~3%C6}eZE+5
z`|(I#hhr0VJ3n$iy)S%4T(#@-8U6`AlAc~4MU^!F@7Zzu^@@16tFz{NFEpGup;&6B
z^M9q5Mb7DZ3Oh68daeJR`=@_y5<~0p{rW;h=UEn{{moB(+}G~>m1Ci5{h@5dkB48c
zSX6a4f63Z3L4}QJzUqs=_%E!^I%_v|!H<XEw`@$mdGgXtnGZ#mUIcrdv7Y_K(Y*E4
z>ocrNL}G7MPW<!c?;nwyf!n7{nG`?C`dKF91iKev7h}Gy&}vw*V#SJ@{s2}1(W#5w
zb9xpr3%$$Mj^d6yEH9G#biJqh=j$H(*)?mAd|uMgzV_MU7qg}+&u+Fb{NEIi9Q|#-
zQ@|evhhHo2mUR2*&C+g3a>zb$V3KL?w^jU3u10Nl6orcFn^xDdPhG7)t@+%mM^SnP
z-n-^I^!o4UI`XIZW67IEdtW)*^m#GZ^m%DrkGb_&;lTUNmoILZvw%U#WLezy1CvU*
zZk_A&epw#;_3P73**UkaefoJL>!0@SZIKseoRIrxelhCbsuGj6e0M)j+xwqys^QW;
z?zfM#Zi{_V`&4~<qxrfcw=91cFY7tyRI}{v=VSAq&NF9P_$|0??umx^_6iJI_H}My
zwZDQwc7O8Qt)x<SWnE2s?f;*vr_|X;c?&hyef3W~Dev)W!(<QHG9h1SyVqY$ITv|*
zaC7osdcXM1(%UJQcR6sd^j`G3cjk2Ku^U%e_kNcMD)!Wnx|Y22%;WQ~&zL_>f1Moe
zm0s)WG2`MaVGsFgsjJ@4#V;KF&5>~8JXc^z<JIW<H~eolW!-rj_k}ac%kS*LNvTT~
zZ~Got`>ifUyE{FFyWvb?;}*`B&W9fRMQ{Dw@${ob$Sv)|^TaHZgFW<pmn0S|+;7{g
zs?#Ac>CmAymlu`DAJ*p+?bY*q-ke)}<XHMU-pZG3UcXyxjpb^p<EQ*!+>lsqEpERd
zaM$i9(Sa;I`ZFvPcKkVYtvcxlf5WC{`8(5276u6#_Pg<{&bH$_`-PjuYH9hgDNY)5
zBn$&TJlpo$`4M}=>GbFE()mvpYR+dg&`CC0c}zx1mhtrY{k4C&|9$(aZ;-imPkotm
zZ08w4A<0*-U*G!QR=0lTUkjB6o)Z$PJ#NYI(@$T$ygQgN&0S}|@bWXeTUaL;w+d8g
z?&cR&Y>{C4(b&wTZdg^a<x$|2TfbYL?|tZTefgqAmyDT<`LuN1`ctB_E@t%ns96|3
zTfj*~SpB>!{}QIuiB0)3=ekyWkJfy;??i9VDJ{h#Sqc)t--;An)?5AY-F7QL=8pNc
zzf-qvo$rz>?zCZds_k{%nJpb}uN~R2Ol=JpCrj1Qj=4ATJ;S$j>8bQF?Ai78yy8b@
zrZ!gnoSm`vivO@PCDfeDj41Iesfg0d{x@yYvljx<VzEN5oz9JZ{by!nJeJsO*0{UB
zK3wHRa7FFy+K}=$(;jc~=e=va*U9c-O-P`G$xFfKD->^9Ftsmds(=1`#ld}(&VN5U
z;iFSB>%<?KWp$_LO-q0JVa<Lvo^!iS{w`c0qW<5BMSk|LzVkQleMrcNZm;IQ9~Q6d
zuN9@l@M-cn*Z8?@x38PFw>8C0ZaV+|!1dWHCQnjQxp?yRpLs6|<HWyk{&m`K`)#jB
z{f76dg=Y2MrJqAL6&`Oc{QkB2?G9_EN0V3Q8ZX=8sq&2VlEkaE%*ih6-+7#v+j>tb
zqkW3qH(mQst7!AKZQDclc~^gRlKk@ELiF#pZLGzvZPV`hn!NuhzV>(g)GoUM%{7tB
zTNWu<L|wahQS#8*)bqtDy#KYOVvVF?jh6LHcK^0)uNDZnvxhPS23mS~bj<vCN~Uc6
z37N9|E4!|JGG7@{+E`+;_SpMe^@P1j9<S?lGykp^z4ZLZy&tM?L*JixW~=|;`!^fK
zSrUdEAAi58u<G-<(V%eb$-{;B&n>$l!)zDMoOfG~r_<T$bUz2DLT6?AWXmW0KWuZS
zte>N+Jh{<b=~2vn#pg$kZMnPoOGRdWgs1!6q|CGPG#S236Do4E*DP{tJ|5V(w#;yC
z^?dH5g|-4+$9$YxL}#up4etNVVz{*B^H%Fw`xUhkYgiluk6ip>YUi&l6`RmA?biG2
zOTPUseQq1?T77l*rpou9f7mu2T&}0IY}0i~*<A-8ui*Q8ZDvu)iMXB;Yr!t3TPGY=
z=<L7k`IEih>m`4MY=w2y${#N{EkAVa=Wf_?(b)BJ+j+iQ-pZv<LYfqpXYH?;z2FDq
zgW_8^{@+tJn#Zun|D4FQLyij{znpw2`4qzyo$9%}^zTo6w&x$uzpuh~{SsyrGd0Uq
zpOu^QRg_^%PNd`fn~i_;mc7}>loE5a;DzeL58=1(ub2?m-aq$!cu-ZKyvW*w6RoXl
zDl6Q#Utgeok;&=7t&Fn|&u=+i_GYr~`?!eSz4uxz4>z1!^mJ3HvCHFYW?R&FHUA!J
zYF@5<Cv1P1Oh92Mi^`0xGkCcE7M+PPu+%PzwZDI*#zW45`P1R^eRrQG-(B}Z*o<$x
zeOheUEXK{}gu2?dZF*I!Fu_~-rod~4i%-_{MP8pOtbFg_+I3a4c2$a(s9p|nxX>h)
z;C(sVFm;>xT1O@4d(yR&-CI~DG%MZ}xi(|=98<-@C6-Eo>pZiM=9o?28N)u+;09-n
zRQg||18fnEE)RkZ8Gc+W;IxPF2>*n8%yRx);*u`i;9EK?&oDdp$WNP<D^}FBM||y@
z$1Teu^-$IJrbBLWLeP!(-_;q~Z$*CNRCM#uG%w%$cUi}M`Lf_=wuhKb$XosA^9TzQ
z)13CfJS#O+A-^RsTk)vCiHl;IRpwSz|H^#N*_(gaeKXQ~_3m=Z{vw@PL)Vt}JGUf$
zzrA&Bht-#8L8-1uZJTyJ>|SBSKljhf6I;J2U!BpbWU^(KR7Kw9wME&FR|QBmK3Miq
zzss)EIU;uNg!<fFzVqU0Dno3obnkw1z7-Sw(NkS2(M8ZoO>~d0%|EkQZ?ZEs)T^Do
zeQ(j-t-2~5G94<1J1($p+sSWl@2j%%*@lTuzV2(vOJa|w|M*j8(k0pGv?^1^bX&%D
zwblFd(|NOm1UL?d-u@TA&Gepn^jzuPVd5%`f`1!>OFC2Bo<wk7+VEBG<@Z|!x62m3
ze&e6Qv#)o`qtmTxzX{9uu3obC+5W~4=eNb~wMx%*nSc8AiWjBz7v>n6UfI{T>wJfZ
zeUr!j?q_!ypKF&N*%6U`D*3<~uf+B7eS1H0zxjGP#r^N|AGLgc`VLgPiwh(-Gz18*
z3jS5FJy(6k?;{B>XJ5Q+wi?_t`M!dwqwCank@>qjPhI_-a_`4<*AyeOg@#Ed=QODn
zcX>z`DF3#bFX`nX=XvWuw2Rlt^%rJx87%AJTAP3GuTGHMtkBYOjawV0R$Vx}NL$W5
z)Po_=D)u^W=h7#=|F=7MX@#BVZMpiY)wDD}L#J9K_|*}OkL(WVr_`6e2ny=b6Fs|o
z{=%%cqK2|rb2Z!lJiaF)6)Uvtiebi=Mw=Oz-Y-hM&%O6uL-{;)2aWhsjUOtbR>atb
zKl85$)evMpe!$jV()-y-rQ8R-Z+`y?d6{*)N9bYiqwl3IS4DTOk!iWk)u5*-yVml7
z*}EK#<Ij8M8EkpW-)?W5Dk>jxcj4bnzuVUNzTP&qaD8UVrq2pHFY76m-%_=WO8K=n
z?@wHL&Y`ayEpFZCq)u2q?)A9!E|dHI>US*DdJ;WTdbuK+ET!&B1b-EoJIVF+y$>I~
zo_`h0mb-WH^>fvYCuFSFZ|icfJ-6&b!|h4AE*UJB$~|Ts5IlJG)x)<pwV$q;e!Tlh
z5_ebF1Vf$9YkOr&u2^hLVSgqO_5Ikr-S0d$zKZzs{Dwj7{F>V*vQJm3i<GDylz4Y<
z%gwz%_#aJ*?7bMfxUBra%^5SSyQ9_jh+RH6d-{B>{qG*7vKM5&ynE>3)`_{Ai!3zX
z^nQ7`Zh6&RvB`Q?Zq?3nzOO!=e*9S;AE&BVY>e`Cxr^C{K0B}L5NP$Q|MGvr$&^Jq
ze=gV~w`%DW!_8BJy!r(e$w=JU`6}rVhk}wpa{04^G9Mg%TwL_<L}#bn%Ce=QA$?|c
z|0nXMvL}?c+~*FGyJo+Q?FVmx>vdkI4wpkaCo+VU1iRZ@{L!GI>bn1T?z;xZi!;`|
zyi;1UM)+Rt>GY4GUz=up{p|Jr$jhx0uRguKHKF{$ZPgZsZvwxr+<AKY>Wd!Hr_nK`
z6@TTncpcb$Nb33Rsfl_DMvYaIH%rZ3<j$cwg}ET^rL4?+^Vwdv{r-Kr+PWz_@4&o*
z-%>Y2s=H+-{tY;B*lD@Sq|~`?(@JM)oZT~fude>4ZLhpuPT%<G|AL;`7ZSuYmu+M@
z9L^ZBZEvlMb@s%0T4mq&S*WU%ov#z(X=Zx5m3>~ddB!D8pM4YV9NBzi`EK<SX5nk%
z)Kk~6Pg%5elHrSGGdB5J%O88c_2P!N`j_UId3K!py~;Fg@||?OleN#-Y^t-xgZF;(
zdfAuUv;3lJqTlR}V-wt*&iOk%Y-hB3HT~F>_k43Lb1ppWGj@B|wYEyJZ`suuR<?<)
z7g&zR8vHPOSb8mJ|5Lr2TV8htSU0ouUTSiw`lbEriSqwNL4kpRftD#(0%v!fGF-Cu
zldM&im}}_-W$TvQsqd5iuW(s5C8p2xcS)j`Y<maC+(pLXlWac;Zp{CAW`^H3)#Rcx
zAEUnQyJ0GROz`0QT<%U5tK>f(@lnZPE<eLKC)hs}U6>(Uur=@43=4_mM+v*!q)$kc
z2%p=wc1w9wqI=Nax28h-)w5zRtn&CZXG(qLx-BVlT!Q9T9-35XRORg%a&yY0_)BqL
z<=)1!HFTLZE@}F__!=wg$`g0gZ6AJavpzbDL;D@`#kjAG*7jNxL1Swt?R;khA6HgV
zQ!8CoQ{?tH_)V-?=&#y`mPZrfCVa4LVV!cKXs@D?<c{lt*}89w%NnLAuypCwDgBh|
z7u-1i{@vdOf%p2RX(YNNd+~IdvfpQO_9*!L`_TD`_oe5t1b+G0%ceYe{_IO%Vm_Sg
zG;BVyX5z^dKL2HThZ~g=SuV^n;rSU^;g|CM_*S6>&t4ZCa<6Tgwr}~<fNzO!T%3yH
zwYO=p-*e`XEHwyOm-ApIBX{b#9U(fAZnv~#woKXj`SmGd)`t7qD`T#1eo(FumY4aE
zUw@kHr`@NX@!UVmGFi;^LbjkvQG7#=x1jF2=6+LqBc+*YEQiW;ZhSS-&)vKG`t#KH
zMjQN$pB}3ye_`sj=2t;WSD#+ux2o>j&v_!>NGaV@U#91IPnOS}+qQk70E>-vjZ3t3
z`BTjY@8|CS&8gVZGdEJ2*Jag?y_R)56rEHYDvUNCo$1lG^85Qa^D+w6nD&bQ3F(t-
zZEaOiXLreKKYZ}qTx(B1zhxT?{;a#Zt5n-=e*Z$}_O@%GVPThU-0<-9<P6Jx@H0O<
zJNf;+y(uXv6DAA4d!BP+17q{S0|y!({yA0s{oT^FYkM7=*%n@B-&gAE>l+dh^5sTa
z_fe<1Iy+NS(=FTNZvFq%-`K`ytm%H?<Ee+6FXi#?|J^F!$MpXOd-Bv|l|SpGuK3P0
z<|r?@y=2P#BibrUW0YHda7nly=w9c(efPF)X006t{*lv^vfh4FJH_v_C;xi;?s-q1
z>VE&St8d-?bs@=qCuS&kEV9#8sbjeDsAjj^-)~Wwuf8N$mLGWUQh3Q=o#fXQ2Cs#l
zu8w}cwEk3vp4=aI#tl0YRnx!i6>4bIeC%AiY2Qg@%jNg;g&s`IyS;ny$M+_dVW;a>
zUhmX-&GTi}i531$i=KGD`0ysl`|kXtZ?e;FUX^y*wDDb7<n@h9Za<dgy2p{sGFQzq
zPjarBjp6&(I`5C4-hTD^39;u@bM9reT$qq0b$-K{>Q>L`{b3so6yCCZEWN5<^)+^C
z9sjv&yoJ}9Z)E*Dz3=?;lRb*%+}_Vl8a`bUxjeumb*4tNiN~+K7w`KO|5E8%zOLt`
zzxlgA?BCj^?#+zbVEFL<UV}B0FCD*^dO79T1Zx+sllqHU_&9nJi{0$?mfTmJ{oTgB
zM0|;Nv2uTThow*`XgGPFbO@u1>(dv4#*^RVMCr~hJKp=FG2n~Ge(CkA`+lwc9<={!
zoTiBEvn`z|Q~r5I82Parm{S&W=kM*+;*ScaG*9_4XX>WCX@Y&r-m3+#UR)`AZA~VF
zM6fzXnZ4}Q$Cssy3?rNqI}5k1;a>Az#FfW$Y2n?KjuR~3*j?Q9zx0;Y{q2l_AJb=j
z|I__$(gODN@$P?(tX@q&nP4r%eNH|5My(=0ckrviMSH6pL#k`%g+-md&%or=wL5on
z&e|FM=W7c#-iuu;?Yxu6M>F|?)aE3oP{#vv@4V0K-tqkFmHgfPzjD8OE_`9I)K6ja
zmpnnA3+b=+JfC>aEGl@*2N6w|O3O!u4Gatl44y8IA#+Xnn8Z5wdi{Hpna#x`*V1ID
zYo4}SQCEFR#GSiRJuhYUwJds_pqynHaPG3)yc_0eA{WBG`R31ZJGv+xJcW0<a(SHM
zr}VhG2HRc7pT9ZqzHHHp-VB~ZeeJcHN>hTPl_$MuxbCE^v3G@k#?6~DvSN<eR~DGE
z_U!Z0f2sVc?t0My!GL2IRF>Hq1+h4L+<YCo=Kpm$hNy2P0sHpMYdXp3y>F&}uh=>6
zJDZYRAMDb$YEAt7tKd_!@{#>s_S4LcPvqskBwM$B$*0o|Cl(rKTl~HMxb>Wj#dF#B
zVM*(`&tJ{3{m0D4lfSKU$DfI3iw+$~$+KGT!Qdk^=ggMC%$i?s7jkOuUUm5T!K5n&
zdsG@rcPAZYl`7$in}0-nVc!*#og1sIY|`esvKttEPT6L<HqG~J{m-wDHVQrXC;VSq
zs7k;zJZ!K3=FM#Tzg&K?W=ecm?TK~g%H#7_mWNz;mZ!2YI6-cX)jV0>c=xF<XWJNw
z{NqXpKmDuO%54IhyQ*hfLu=+LL+dSex{qQXeYlm8mF4wRfu%$4hj@W}V|g&2f!K>*
z3%h)l{hK)DQ%|$yfg2lxzg6!&*Yx1iu`ZWo-|UM{PBsr)!F1yL)WF4Vfl*Q(9I?^S
zr_ar`K6&<R>a{hI3yrG3y*c=_$aQV>mJGq(-d>+sCYmbK-rU;Sy|?=NrS19g%lzg_
zY3(k2?6xK>`^vx1&(AMkyS8^_@bWg68KtkUebs0<GsCd?_4@sCv(LH(1qtcz{UW5l
z|Iep~@g4si!`@%HSbu2Z>U{TFHW!u9aFL^WOMBik-QsoXs5@}(+)+=b4j#?a>oWo;
z?wq*mybGU)=Hv1Y{1;lx+!rffoRY>MF|klc`qlJ}``#JX{XH4M@UQ5Rd!e(X+o#m4
zzfCN&KX}XYe)9?otv|7D+SkB`o2wS>N;WUcw|;g`<%;tqwGHcYy+dX)u1t2?Uwi5F
zJqyLO{j2_IeA#{Wu1fyQ4_yp1=9JH?D1E)x=;j2;SH<TvcCkEqk|R0AYTlzGkB)rb
zZeMiZeOPm?D(|<cK?^1%Ncc=E)ndL}r|+|?!Q63L>arV$<|n<%C}a7QxTDs0%g${Z
z*MDWb`Q}CJ{BH>v<@xF-B?Pi2^Bhk8lqj+Fro`5V`Q@{<AN*8UI{ie;YlgS$WHY9+
zSXw<VWK6jFeX+ER!<5#k=R?oGJGU>OyyS}h^5mN$D^1gqPg-y$zhapfQ@|J%oZz$2
z_-XRlS$@$^ci#<H`fCxjZ)xW9!<$m?Yu}yT-F#fI?z+_EHu(i968o>ay>0tHxpa2k
z(J5Ap#kX8^A}_a^z7}cf4=uWQ-u3gm=S$AZn&kw2xtKJ?O+4<~&e{B0=`*{!y1Gu4
zcZ0@VWmH>I_S<xXbgfhkPw=u2ypp@e@`;+xUpcE+_U^l12WFn+h?rCEyGnLR<#qei
z>aT|m=U3=wtgdj5+PsXj;fY;w=Doiu5jlcfGY`KLb<}5Dzj|KZt%lGkn^T#koO3+H
zgS{#Oo@B&z9}i3vZ`$kN>GLp8W8SCMjGLc(a_;?pAHZa{es$lnO~*a7ene`l+<9Nx
z+VXAbwV=J<P92{2;Pr~XEc2JM_UcJ4d~s6t^O_YAwG(?vru&_k>-z14`;l|~zfMhg
zbb3R|If1Rx`IGXZ70Nbzsor3|X2Hrg^Dj-ZR82^fKP9=T?Z6NB1P_UhdqGXRlg+#I
z1dD$yxnMX)_q8@>gkhQWq0S@EH(lPBZ_Md>_=0-+M3VxWwYLv%oMqfUTbA!?$hWO5
zAIe(Pr}s);v|Qi&l6B#ydwmBMEZqAh`{b1d>zZ>@x?K<7>Q7yw-l1qZ`$%2#%J{pn
z6>pTAS1%O{PLn@lSu5DZ_VRn;IqvS#b<d&#{!};oE8+4udU^APXDsuc|MFdHWBz7;
z;CZi)Jvq;6Y$6$^#6_IgG~4XK`$-wqU#|X@uv*`5pz>;wP+RpIJG&h(v|na$aC3C8
zk5$+Im(+D3a!W+9Z_JmUB7ysNin=eJ{Y9~JhH=u_g!9n_O&4B>3Vk}%_PKUhN}Eln
z*xyIlH+Q|iFzH0!?mC9QY0tZ+-8K6XrrWBXnskn5%fYzkNhf(<FPc1g+wap2lXtB?
zufK59!K1f%w@wj@nqg|ktoVRmT%<epYT3^1&mOqWt=-CZYSo)Br+IsB*VpGw-0^Sb
z+f8~&I#wGF9EuhHCTec8J2uR`ZT<H9`Zq&%*PZ_H$5WX>Pv#H%#&z$EcdpGeefzGV
z;Q3_R_JFG5-^@k9&gB<<tJ<g3O`CfD`I&wDnI0@}&J#SXeQ)ByJ<4ipr^fT`w-2dv
z{`<Ur%75mB>dRTb)cP5iI5VfesTXb7C}=sM?ArRz{O2tncFZ*K(#&=0@aK$hWuD`^
zhM}nJ$oubn-)Ee!yK$)V`s<5bhv!fK;AMNh?#AZ!>0Ms_OO`At`1|#G@#9|eO{u5F
zii(RX|9m_ixjBvZ_V#@HYiEDo`}k=Q+d0YE4W5^a<@U^*kWrEM@L_eUr{?JvfoRT_
zua^Zl?tYIc*e!5~WscOw(~0}f?=pM%dec+uWqh-3c^))5?tgxJmugN{#KFFEORmb*
zpMSsi=k5Q;j<q@T?V0BkTiSm8ePZR&`WcZWngT!i>LRx~u<g~<-KC<Zy;uE;c}(nH
zgC~0{+)nD>yt-*#uJ7u_uVf||nT6PC{3@@Aa(*u6IZ1J@PVs?&rB|;y?B2aHbb*BG
zKZ)&6{~RgyG@h@p?aF;k+kIgwb+=+>XBOuk)8DH&(V^_~-S|Df4<sF!xM<bi*qQSy
z)-h;!?Q414%YW%1pF6L{*&W&<hgRR+I@c`Rp}@=7_rT-)#b-s|9?ZKa+P-f2W$F7G
z4jiXA&xn7u+Lm@~!R(A19}5mFI34Mn{Zo3&wEc>&&F{MXzg*6pyS%a0ZNAXv^=r!v
zMOQ!bXlOW5kTHGR;&;I_ul+Y?Vv19p)^oDt?C%v9RVM}&vGU%QS1`;s%Zrvgcg=TU
z;q<+UAfXA8&H2j384n_Px81zE&-Bm%-8t_AHQ0DOmo7}*p6mW+#|6-UuGVoD$cXL_
zmhPzzldi{24k@tn{Q11AukGm#>2O8cvq8xx#7?>vJEzY2ZddQ|_Tr1nCuF{fFTCj1
z&VNesZ_9)qEB`&y>ija<_?2PfBG--riOW5T<y`ZZxBfa??y-Jz+qAv^)t3I4&f-+^
zQp4_N@x@L5P51P9=|o;OSnkX7HhTL<wU_UE^yT$S#GMv?v58M#9<!<XV}z#4`yZ^c
z8&(=V-EF%+rRbQAs!`j$=C#j~ZMMk<dD$<!^4KNf&xVUpcKfei*O|1W>9b+_JSC;`
zXJ;9<&N1}oto|ExbJzdUnt5Tb%<t=McK_$>;PB=}{VTqUaeoCbr5~SSCK!Aw<IlYf
z#Q{nGELEPJ6_e$Se~|G<X#a9gtu~#Bcb-2AnEA}MvHIP{_s7F_FS-2NEui8M`=ZkS
z+LvY(FAK1GzxsAq+v2>F)*XSJ9yhfaSr)vS{QSv*cpDXgrn=AnbhN~5b?25=d&(5d
zIbr!T-9bUI>Vov)+ZUbOkCy5DWZw8qbLoRK*)G*LuV0!G=<#gHfj>*{zg?0Wet>CT
z>g_D6Q`?g?C3*}OPq_4YzVKG<XWr}Aa(d5CRLZ_&X|nG3lwVin<u1KAK4Dg`;bH@?
z9>XQix|TFPUV8jm&t9X1B{w&vvMxJgm(e4}l^(A@%Uoyb&*gu$=FCrd&80a(-uptw
zInP@so;<&OufzA$j(pEtjldnMw>>`g<doHl%+0wnW6j|iYr3Ph*GJlV=SApe@9+I)
zvMT!iq1Vf6^wRg5*ga5HVv19qX!3r`!(NX27t^!UqLNEqBzkW%oU+(C-SW%%{nwT(
z{IG<F%fG8nKX&J)M*in(C%zTE*yQRo`FCuBjX{rG#RvQ9)XasUBI&aYq)qPBXVw?q
zJUn~p-O>*W_x}6$ukL5RHXE0#;Fq(8pP!voKGJpetjV^WFXyKxmfUxFB(;Sr=k)je
z^|78&^HX0gvpI8%MQ-M=)*qW*F>f=kRlR-p><fOQ^?o*&d@Ik$7FADC?+m+Ge0aw4
zmgCPKT`axs*)V<kKTp4N_U<auMkfuPe*V%^`e^ef^TNuvb0*ZARnEOvD!0FT`L+8J
zsY|Pq{#EjLNH&Lc&ilNx=Eq)!HLIf!-MZz#GVTAnzvj!Q{$XlN$a>gnVe|HejqV)l
z2W=PXPMg*4$geoZ*<SlDwxWFlL(xuwM|qk{g&jBwjRbmppRgt+E6S-%E#-@gi#)LO
z`1@xcWFlGg*Xk_T^zOo^D=SvGTv{J*ucfVhbCaq;W@KpSQP8!+nVBoK8jc)%_vO=f
z)|YommdU!x#JxD)I=ee^`{L&<5B5HhJyhAdPSJ^h@fqX6C6!wpN{+o(K5$6?U-8`u
zlLWmt>mHTZDkeAUljQ1E;-Cdpx9;=?D)P1p*gpHrk=OrcUCIpZ9T^{TRbC$EGji*l
zDSgaFb<RD$c@h7kIX^slX8rWY9b?x;cD*v*oc`w{)Td27e_Va<oC)Q8H>W8vfE3=X
zC|)5rxhTC``k0Mx<!`gHt!tLwz3a07Ngz+(hl>B3elc@ySo-nwg!D9(^eKNPNguP(
zWe5w|clQ4NeV^88d(C7#^Cl`RkcY=(_q<6{PP?Ywt~Rj@^PIk(uX|rho#yp6zdeiI
zo^}3}kP_{$defxI<?w_HyL?WUEW8?#TKbzQYVPb4-ZtGVhZWZRn$+<(jdQYIeAt$K
zy=V7M{=0VlW&N+_OJ*Hg6nJJ%(59#<rnXvh?`3UTyV)hr=>oU!rj75^B>(J7jq+b;
z@;NW?{>GlP<JT)vcl#LjiCc0mZ|@7e_|5H3@#H4e0~!fld)|ILAyc;ALvLr(v)KOA
z-(I!uur5;;vAwqDWd_f|bho7ZA4cCQ>iqlfeTzyq>pJF>Qs>ia=leoe_0sdaBhNFB
zhW!;>w@r8MPIXq+<Mj$s+wLjfUM=46CHbUP>z77z&iT7L+urhf1ix~bSbs-)%e(ry
z*FIfeviN8ApLc0ruGK{tEpMI2Snd2E{#w{)!%OcSHLQ3zn>{r5&AImJx~F_eH^;Ns
zFIL%wW;)T=Zogi(XwjlYpYAT^Qqa<J=Y09ZmM4UHqhaf#2k*Z`IcP)}`5l^6C{$AT
zHt*hN8{X*mmP`0{x=nY;^7N^53-YRCbU16i->poqTW@l@Cu=c7#;uPAap}C5-lzQ+
zx1Y!={9pOZ%gF*#%9=-~yS`QaEBDImu2S>l@9fR|^RE5YVE*X7Ye!Of`xn-A^RG>C
zTwWni`nKkso7TQv0ab5)^Y5}{ICiCT(d)0qDpQj@v|NA1EGqr~T4+JxbNh=gCZ+zG
zVBI1hwdL5F8QH>LI5@Xi7MxdS|GdLx>+aO|-B<E=8kd}3y?>{dn17_&mSZwJoz5p@
zemxJU+<)Ee>GkQAD({}ROi0@=63&&f{!!%ioXC^^`2T5gpWow_akf)rZgFym^&Z)^
zZz}$MH!_-X_1^Y()0^wQ@-H-uIyu*B`hs@$hA+Qwet&oP((Q{<F$d3y=S^d-|GB{+
zb$Y_Nm);+Ln!C$7|KhI=QqH}?!<7~*8ybJ?M`TLReAQXzy6MOF=S^V<?T(+K>Fh6b
z>`Toi_4A6=pXOY!<INVoxGg)jTjZ8G%bVrJlghrkn-=}Q<Pg%mi9c!W+rM!q+l#|b
zFR^QMzj|@ziJH&*zn^>+>Km9kS6A*$sot!zEy=52-MhRnD^&SBPn3#xTH54tr&$}G
z&G@kM@0R!5Pyd~NHF)DD#Voz@kEZv%7QVdq^h{Xoi)-tC+pkW3YhS*||H8wK)f+=C
zp6**(8glgPZ^d$J!TBC33mt64mOF^>ZJ&QTPHXb{zso`-zH+%ns{Q+LIjQh=cPe{s
z$F8($?d|(FdEYZz9x;PQ%BQOJ<>E_=PVLxRXA?W=6nDkD^2zUh|G7TDFS_#bj(Y!B
zlPy?!FM!s#&Y4hNcE<H<=}G4+(L!HV&bjzhc9CGzIgOo6%eObXUyo&XSiHDvw%vTq
z_jdncC#Jr0-lRDB=HGRlx6VJye0VQZeDmH+-zzRxcf1L<-1_6W;qiZ&=}f`%?+Xh#
zn3=D8a`r8M!NCLfl?Bec`eMcT$@S>&J^ydMz8+`&cb~J>edZ5RjRp}fSq{mZW1aW%
zPFb?c&h1O4xVz+5{5vewqVaH1r)Y+2|H7}yAH10L*PnUb${+giam0elFMk}j|99}$
z*Sqc2(K`whe}8}P9>_F*&$DM~GJNd3yu3MgrM9)?<>w!N{Ly9Y>eZ_cKP=dgeqPSX
zis|9mRjXDNSjb$ta>Zrp*4uA0w%%G%+S}W^aE|gp8KtLBpT?BkOqJldC|B+2>A5Ci
zV^goRxzf@jIcCY*ZwHFBE?T5CO~-OmCCk6*5noc7t6~+epILKwflQ5rm3@?0j?S}#
z;rwT_*GbP~_{V>NadC@4@X{&XE)S0WncY$3@1@yaacLcU-PcR$#qkoM<<H+dH~y{G
z?;<Fr_Vizi=T7@h&DU?gu)UPJ<y9uwwmZ-N!qK|jTe{{Md#zh=_wEtl*Y(^EYis4r
z_3cCNnSRWjn5d_4b;jYFf7f^4T7Nb4{QR(3h23q(nKV2kTpXQpv_Q)*KK$DDJNa69
zyIaQHuD<X;by^~-VGNwlGB0Rxe(~Hl!|tT`@tWu5=JtozEmN<qJ>&67=)9n+=KeRE
z-syZ2Ixpnszcr^cZ;`@Br@#p&>Z^PbFZnml?<%`)mRbDX#Y<oNbo%MX-1Y*R#{yrN
zX7Zfep}gz9&fYbv_d14cbF~)d6fx2bKC#7zQ^#$?>X)8cx9;`j?l_|V=TEfPDGLrp
z7KeOI#q1x=O4&b}3%6g--zy%jKWXxD<?=JZN()bao@4mK%!uv2TGqAu3ex3&WHoC;
z*6eZ+o4X|>gXd*NiDwFLy+aCby+W4#eCs>v;$8EeEUHuyKihq~^4pE?f!lxfHC*4l
zy6>1Q|75!t-y6+(Yr~%O_4Z|i@Bdl$^4m`Sv#0!AU0q$DT06?D%3j^ob?V^e!hJgo
z);<x}mkvJ0+3@XD`I5D1f!m+*b~<~Uv6fE$q_NQSnSu#h%{sO@YiDPyt_Zf;wWB?K
z+CR^Xp2i#d&ZhpKa?avoNi&PB!>-%+t}?60Ir2{sa8fk<t|L^G&Ry$NFVZWyezlzY
z<?t<UD*fElD&EUEo|~c0{C3i$SNU~cvtIuEq|_iQFM4O9-HZNmHt%aS)xA^h`q**x
z3T9v9Srcj8dheEaucGYB^2Zy)A7uQ9+4iPh_0*{oGfaA>)LrM`h<JM?f8XB*{o@PR
zJ@(`}@=x&ia;;89JXXs`^YI0VOB3wG-}S|oT&YvKt#w~*2FHa71|3KKY&KNu7mP|a
zb4ot)JnP8KYnA7v_jg&&bDQs$_5XE?>R%U=Um}0*mA&y@ovHVG`InM6d+Sg9{3O<}
zzOMRCvPY$8gXMbr$m8?X8D^R3Ok8_A={2jt(<u`S>!xjZ!t0W}<w0Kdk!|J8Ykq%<
zbxLx3QmK|c!SZ8{PvlXj`Ey$DKRy%}>vs4Rf2zCd8qw8@u1+>fQ}bk2=cp|byY&9(
z)d<(u+oo>HJp9~aK7023AS1OuE(|7hpEvfL5uap~V|23FUx2~%bllXwTMmcLKRI}O
zqEU|5pWnfuYT4l}$5o<=nQp586UqL_vCuTKaQn5(dtMet?yq8eusiLL^J;na9r0)C
z<!6YlKPRvBa%tz6*;ln~#Txpe)TQHZ+<yH@NR#!<KF@PM6W&bCE|u#3?ya(zvFI{y
zjFD+LLy1N0pT~dy2L8_vc3V<(=fIK+f2)gK*WL*g<-1w>=|hMbA6L%(4cFDg*SwQT
zv-Rl;Jw8*|NFpvr^krw&pE}Rn?%DZeTTdRnZ+0=KyP}<ARZUmflk5C_nKSI-c`kFj
zU3K#3^I6Bz=j(kE`jvboqTuJ7kQ-&2)@Dxqv+9>}merx_Pr4rRb9Cz^Jox?W8+%G>
zy2kDb7F&l$x!qqFIFl~Sm~k&%Z}H}3-8sdAQm*cEYwc%C*-e*!Tj$4exY*S%%=f)<
z|D}$CirAm4ekq5A?GxX6A5?ZPJ%98`<nP6yB_X%VKD$2MtrN8=;q0YospI9*Hxm_F
zcChbQTU;p5n7{DifuKW^O&>3v!anyz)|(rezh(K-9jmH*o(O+3@{K90;yTQotMV#0
zW9mES*_D5zqGH3$rbSo&Tb!o#y3cQ)?9_-JH|5LA{hvQ<m$$p-Yq{vmOyl;~>vs2<
zW?yS5njTYrx3prfZTp?yhLb0)c>XE!Wslyr$w`|Q2Jhnk{N!u)hDx2BwO$XN{=ao&
zpT1ekw8IZSZr{3fYtHR$n!0|Xwn{A(tUERo7m5}z6-Xu~Ug!KWF-UG_ii@DnzuI>z
zk4@y2myIu3W})|-=aVp7(uElxe#C~{JayyN57GEgeGXNR=|P`PKm4Bj_Dt%BXWQ6U
zY?*rW>`%p|Du-hZ9CiLD@cqU_IR!@^DP!ZVXGT`VyG|I0FIW)penmp<-=Lit=Re=r
zd-1!%={xO@Kc7o-IAt+0>5Nj~{5Jopl{xoMcCFg}w5zK;$z|3$9$)*$m$gi87JBpl
zf;NrR8*&)d8+*SHniRZXLe@NoyhAw?GbCC9XZOZUZaW?A-d$|_J34+E@3#$``@%LF
znSI}R;b>&2;q!*xm$R!>C7)#$?*F=bmi*MOvh$4<-m(Sx3O}B9^Wu;2n@>2N{|jpA
zJM^Ucgtvve%8TENIhgh0ZFyzmH|&1udGp;Z!L9pU<6ROjwJw>d#<|#xeXknp{E`cg
zV$ScICZ5v!c7Ne*-G`l)OFzBZ)Ou)vvG3ih&!6~zX4uoGwXJ@}^|zMkJi9tu_7t~j
zmg>X?Z?cFsyRhT&`anzDOTXgXznySrdi>~B>znw(UySS1AAWp)ltaO>iOEA??#>Bk
z7JlzI^5=7al1=&2FNygPp20VjH?4hSKjV_xgj?UECQh){R%6_C|FYZZf7e&sui5=&
zm(st~R;RR=ca_%u{~CBt!>-)8boPIZ*{9^Hmw&0LeAjpmRG7OyeX$7Kh@N>izsp|H
zN!V74{h9at$&!bkpYpqGr)akS=x2{-vbWRz8VG#2muB()&u8Yaw&-_KtMc==)-<I2
z+L(8npZVjDmiF*gpSSOY-m6J}tnpHiIlw<}Ve#*RW8IId=gwU5?RHw6#NHj@bK4qz
zDCX_<oF`u-F7bc2DXY`3>57_GEzjz{bIkht!$11-g(DL-)tss+l>1;LU|s#M*6Em9
zo$aI_tJZAYvP@ieZ}Rzv?5Fyh1(c*Un430p#52`$R<tnaObqg~p0bNyrD4S%gP-xD
z4r>1M&KziDmNZCUc>46IPTU@e{^u8L&V=yIRaR)|VYw!BVlUf<84VmsZ({14ynenu
zoS*r9PD%8&xw{tfmM{2NU(PPrF6#Ut<Kvk}pPx=W*jjGZ;j@0)`H4Ih(|Ug~Zn%>5
z;LGJ-p5h0lT|cU^a)Zo8YyBDq*XbSif_mJhciew|;POWP^{cCsr@j|jC}E(&=alVn
z{CVEN)Z3mZcE<uN7dobEIxY5h*08Es=XPh?ro7Ml9S%G=H^W4vR}WO(g}+W)a)0;v
z<;jOWY~C+DF&Gq2PcML%K_?$L_VZB?W4&nO1bMC4i4}r2sV^V=@6wwZt9Ga5hRJ+s
z)<1$9j@^wvs>o7*S7)cXMjcCJ_0x#C=U44K{{Ff7qu+KbtKVd>er)IDU*E-f^UH#Y
zlaCJn;ApI|+smc?t@h}wWR<;Ju2<?7Zm(YXODk^1>I{`D98bQQpR~*`yKDAq*HcNW
zwGTCy%&9F{`?pW<kvGfq+OOL`TJOrUdRl5I$$S0)f5M?B9^8s{tmoG)c^bLzPVl`w
z$(J9d^V%~wb-ZqHf0Xlz;h2XezouZ5R>Pn7ANOlD+^KrKcF)hWGugpUHHvqD&dYnG
z_@K>VwpPQ#pi|81Ru)V?|7yRTFZ~-O7d$EU*gS7}mHYJ{7xV5&{`k}A+3ZiR+$Ju%
z{$WXc(YzP07A<%r_+f^~otl3Fl3&l>|Fg_O?qIaTHN&ji{H?uqGi?9V?0g<!?g9!>
zRVnb;pxc_c`jfuY)vXGgp}COd=i>Qi%9U44n)KA}WVW*21ViD86LYG3Q#g6Wxel7x
ze-WH?_`KI2XSW9|rzYxr&8#f_VY%s%!_n}&1{*mZ?ho)NG;(_8+4<1n>Hq73PB$jL
znRw!8S9|zz`>F>s|5YFTqsa9sU7>IK1my|4n5X`~@4kg`_n!?O?VrC&KfS}umLmWC
zw*K+#B}My0d>A%O2r6Fi$z4jZg(Yig%4C5(dtWW&{Fv-eV)WE_VQ7|RbjA<PNsJzR
zl}T@`UAcNow8Qpvaqhox(pk`@=8*o}TV?s(b-ZVP?Vk33uUcKrp7#ujN8&l3{N>oT
zn|FtU*Uj2BC*)qNWhlB9nQoYK!yvBerRul0x5cCE)6Phwot@=cRAdyrJ@4tw^!Z2M
z|L0q~DzxfJeJI1ux7%)4Jnl8`D>bg$06GDUN5X(%`)%LUR8@bwpDKRoTX@fghR3?5
zrKzpo`%TKa?8y5xIYmYn?maAjOp;1f3sz0p^!vva_ZgPuyjR0_zkYX3W%oH@G5=*3
ze)IYA1TG2BSi(K`yxNve4}{fad0AwczImNoZYRH9@9)eUi-3>U%{w<rwOR_iX!rQ}
z_)M?Xfz}0HzakYy;w<Ys-k6m=@4N1@EBx@;AOrCe7F}omC~i2-?>}RW&9(Pi-oO0c
z0h-+EmjOjOXa!JUVBpU<g%%4w3(*Y42|xZcB<1;kQEA|jv6$ekzgMLHc=O4WM>o^w
zr~dxdu-P*zN~-?f=lPNQ>ujaX^Parfd_L{}zrQx0JZ#)Wr!H>QYFKe3`P-YDQ>IU!
zJZ;*s%;j^BP1B98cs4WL>9)GxoD*{_iw&fDZ9bnduK9e{yzsT95R-?1;*pXBBgXUn
z*OyM&SXdqsQkQUMzP<_bUmmf51O0cT;}>7xcq3m__x;dB@VwmjX8EN{n?XzvKJ}en
z^Qjh7XLCQ-)2C0@#O|Kf$}L{>`|Wo3+}|ht>zqPEMg46)vM?NO=U={KheWSi^ZDo9
z;d8sXP8mMBTYjJSubf?tg_yU6;l_&@Pv#V#OT4(q^~}85FG>bpn)Zx#mRal}ftFk)
zZP)K!`MG?NR+hqb*jfPaz)SN3cG>+gplk%jPXjjIe!J)Ewdlg_scC7Ol8^I=xITPt
z|KF0CozG?YWy6{u9~R&75*3{~@50NHGjpw{uU@}z*1p=`n=%3|itedSk8$$$=9aJj
z^U*M8A;@<id}^Z;XfGdV83qXNTA;zDsi}FV^7&j5aq-XF_y6T}4cvY1xYYLBXQ$~#
z_mvv=S!CtSJnX#u^2O!;@|!kqW_)pbyFNoR8*kEq2F5)<9(5nzR0*CH01?LpOj)LZ
ztN~*$@fHCdS*t0&v&}w!x$K{8Hrr5w=gRf#@~@ZueW9VFqoS-lr?~v`vj2NeXnRl7
zNjx*daN*Nix1zMP__SHi^>gjMd(QUz9p(djDnHM#D%Ii^(@8it$FiiP#31K}fm^Rs
zt3Xqyu==Gtch1bSt?nya9SZUh2=}qAVgLmw1Yc@xYh$}~>5`MBgP-+Vlc?zEmFw2o
z9n<~&(Xix2fLou8WK@}jOwPSMKP9%kI1wBXapKHOW9QS^*VY8GPH;Z*_~V13oec;6
zZ(OAD<@I%b*T90^cU9EYCr_Wg98|-Dysf2WF9cfB0**CT*Qf5CSF@h}dcFSm`|pc2
zxWwaY49#Zu{(irI{?E_Pi@)D3FaG^@`{g@#&OA8S{PW9Y|Enx7w6yLUpGh;G9#h1b
zw|(}JBQ9Ot-H|&A6dC&M|5b$CRG(MT)XFXX>8$yEneJt)K&xayScVy7>r)Bi`h6F8
zu1<K#dU<2s>5VSjcEQqHU8j3JKlo<*x6Fl?mrYoiVNesE`&&`rPK5~XR_Alm-!<RN
ze^~mL_vNlBK8hD>L2?fqUl*xLX8G?+Uim%YTXn=4^P3k_vK&6gZhhO{ATJ|lcI}?x
zdy5qc-<1F5Hy?dblIAs6Y2WH?rS0ywX6>u}@nl-_-S=O9Dji;|_;7c|<%v!fytDdz
zr<L@EueZNZyENKrtK9!*OZ%_h?2D*wxxf(4Sj_Qcel>SRh*xF6|NQ%`aqFkwx)pUN
z&s<bgltWQK>4Sxtxq0#Xz2A+JkMT^JG^yhE+wGBiDn1(KZS3mu3Kwxbm|(Er^2?08
zyk~pA-%I}f?r!1fb@BWERX;td+VX<^kDvrw4%54dLGLUs9iRE__o01qHb2>S&p-cu
za$A!7VzuMXEH33*P2w;=m%_U>f1ZA5YZN5*RM`}l+FZ*G2>cniDRbWpy$4wdR`x|7
zm0MhtBATD5DpoA}eX>Sz+nMJv54bqh5B67ovSX6p5Oe6W^Y#y1<tKJbzBvD`scUw|
zw)jOHg)3V+nO3HKWfeHonzB;lpL$<)##i>cqPxBKB$y=Z^HR`ba+5zQR=0lQ1;q!+
z_WRuPCfdi|i`}`=e7*0b9X8jMkI1Mr_oqoGPkbu$aa-6A`Iw&<j+}bu<y-4JCClWG
z-=Uctm-^DU`K3-i?Dh<Lu-bU*kF2x#nfo$!WWBuPEUsmBwEud;=iNC~{1)$bi#Z<a
zo4e`$!ve7-%jLI-E%{{YwD_Wn>Voy_*DqhV@F6JePo6o`Gb-xG*GJ!fhvqL%Za{Qt
zURu{*=T=l>=w{45@`^8^ZA#J8hu7-=<Zn*P*gU8HdfH8PuFc;+{H|(x|NThgk=6&s
zD*n3jl<(UHT>Sakbzb~oODBUc2en7;*(V<TtN(V++N$r>o5Sbt?pq!E_1@jxz17Dh
za+)=lNnPeNZ4t{#QgC=NcS4PTm%^5W1IuP59gyI8XSSpK^rSWSUT6J&_xE2!W_OvY
z_ofYsH=oPQT|Be$`MJ3_@6O!${kzx#CiB&EKfH8RPN_{lR{6doV|ACY2v;BbCD#A9
z`7#{3r-)P~>|EUVG<p5hbIErXatJE9bO_ArU=UI~6qxq=wvyM<=l6r!eArw$(&m3D
zIQN0I$p68qzwf(TmUn$`oOygj{C-ZBHRXr?1b$Avu;ksb*=pY=YS}Tl$u3^^H|)oy
zuE&#v|7}y%aC#89@ri|M4aXNtx4%pdvP%y={_>zq#_oZW?9xLwKb<~n_&VvT#Th-D
zbqBt4{%qqt{q_6l`>d`dzI#d^cRHOYU#ij>FU-V!LfXv6`sLXNSDns8o%tJ7z`y^S
z#{7E%c84CUyS8<UOvkL9A9v33wY?e7@lpLjC!g7U?WHw4p6|7`X%}|bBBgq{uUpwV
zveohWN7XGiR9r*#>h8p}U%tB5VL8X%hPd_aYrp-rnlgR*|5bZ_R5$nZ@B{?~)tu&Q
zXP&(_+HvFm%^FjiPAWfoF?-#?lovnBbGCY)%8L23V<}^|?w{h18Jr4E9T|HB<s%c#
zrZXR2I;GS$>o?;<i+Mj%Upam)4*0{A{5O8L029X#H%{?dQ~MuMdZ&eNiLvuntC+i~
zy>Fg)fx)KapTWH5Z<Ae|-b5VY<vRIyf0g@$<klw*?nS3NSc`6MeCO2yiXRSDr3ROd
z0+E}0T{0S;3N4d=z3-3Pit@u#CVqZu*RXbeN5t02rUh&E9;;XO;PW(}+!n8)&3NsO
zkzTawl-G?{lJ9K3&ymy}mug%0B=~j|!#sia{Y*!-nruyH{yd{$_+bst{ZHc4^QWk;
zcD9|IZe!@gV|U*EyyD$S)4Zgg6={F1O#4<Jp`~5-?#4&G@-VLC{CE1B($y9lRvAY`
zWxtuSW@X~_+pb0bk1zG;SFt*M;D-G-@tvE4I!^XFNiRN@T6{SoBk}xh*P_Fde;3^B
zJG0uNG)LyLyp&pzpO53p(1w;%Yrp2yRPDdBcg2b7x(}uH7Pb54yl0zHa=Xn^$nJ6Y
zoIGEyygNVMxWpg&akKlV{gMaAl5Z~8`^eoXpIdPzYx<qpHvfLBdv7aCw^wwr31D&A
zx~__U{q~osYfqaggnPZWeKmc7GUJhqfWqUgo<6U`yP`^LH+KiWimWwgUVeY=u^h{1
zl6(H8TYS9|+}yRG{?kcyo!DJpB)+ZqKGVM5uK4-6ue$lSwsbx{Jzf5=+}~e;t3~eA
z)NvKJO<Nqit)$X^`;`qlO}dZYU%7ahqQ#9L8e9tejP;qZIc)D(=CLe_zHY0!^iQz=
zExU&of0VBJ_jPjLp6PQxNDDYN%r(;u4nIHnEQ5C$xALUa16PvotdBQ!`fzUD!k9Yy
zwG*H4a~xfl_(%F>b(#AM22Qz$5Bn0ipA;Y8r4P=riZeWTCvXV%sWrJjV!vY)D{sH_
z^2t@3=C7M17jDep<ttNIyUt18K61t4q5zGr7Hd;2blWpl#^{}$djCOLg}QHW|L@%a
zFE2ISnj|Ofm#z7&ZSAI&Uy_#`x4saZIoU(@uT%S9jhh9HE>$Py?C?-HbYDwr`(3TM
zVf77-0T~@<cZvl6igZerYH(V4ICcHesNH?Pn(95H4{w`bHp$&a%_Q)z)ho9>$M0?`
zd+If@=n&_nrG+0iy;<~QVZcle`R`H7uiuQ??RHJ>$L{>d`34hbyzy?iX2P*mk-L90
z=k&Eq*@w-dw5EA_-({O1SF&-jhfIyX$L&0KUcKy<IeO7uYYW@+Yje)2N?d-{`qta~
zs`)0n|Dg(ho<A?U_IOih!s=-Kvs3RY+J0L%XP>xZU%*GP0wX7muWN<xO*K-gE0MLl
z_3WZ8d(7vC3g_j@uas|f%4aoC3Jm}5DE)T+W%<I?bsCYe!bXM(9+!k}n`>pn-eIUO
zp8Q@)Y1`hg1KZ8>Ccb6unt8rQNH|Yg;*xXiqG^ojX$B9@@O*SS_WV*znrdl|jBuX3
zNXqg{nw}ClNw=5}yS&<AVK-;{vg5+ynZl2De)uiia!Wu!Kv5yJL?(TYaiGMcEuWU}
zmv=aD@@E16hX*rehpVm(omGDONdKA?+4>o?B|pvHU}a+x9s5Rq>xumBR~}}3-6B6P
z`^h57m9ev)#P8bZw(kC8{yUysR|~#9Nip13Z_;@&>yDgf>Eg+6S<lvN-5Dmg>WhCJ
z_sQbN`SIKHE*nqYekM-mT)5U%^LZ0W?IvG3CvbC_;)|<pv)*jIa_iL1@a>N4G^(a|
zO=G(MZ+ma8tINvd=3kEsqE~L4HsSh)$aR{3Mar{}El+Va+b{pK<VJB()f=0AA1^I9
ze_}=7)1JEh={~1qCgz-QTN)6YtC?2)wZCTCccrV>CQT^2l@-YlWBiFTh-W8*&7QnQ
z^T!Kb{Frpl=$op~EQ_c)y*8U)N=>z1{m@!r-(lH9#j<rD7jx|3`oIv}@UMX{U+cv0
zT{qtePLx^yc)q!o=cVVR)$v<57;UbXJN(|`*{|oJAy-{(z9_p`h`GEB-BZ!sIp@W@
z|9w*r9sF^oc~4=r%=SG=D(iP#_mV5+RCE!!x632<j_%T$onPnu33|ONyH$YSTXXiV
z%ipfFcJjOS=FT#){amwb$$4e-Gzqp+liqJquX07-th{^R`_cD-dEc&k>@2-=TH<OU
zi=9x89{1I2NqkrG6Kij#?@JH&3emgXQ^CX`dT*_svH$;))C-$WFX?;^3YwBnIumnF
zFtKdC7PKvN{S<HheI9#tBmSGMN}f5bP;Bv}w5}^F?2fz+F5D%1CBpm1%1_!qOCLs?
zSpRX9{kSV+S?Zjl9Y-XUPEK&$qbE9hb*q-Q;OkS<`TlSG(LBAen_<EpKlMlLj&q%x
z5|!9W`Mee$eWZ2pk;al^o5cLH!{S;mOc1P1JF%}UoHs07^6a<20t<MLzC50E<qL21
zo~YAqI_I2KB-9cE+PPVpW=%7Vh)s2Tz2%fkkni$@5Pku!g-745oV0b?)+<rh%1g2w
zRV37s1FBCSobk5u%I$3|xzi_gx4(I&;QUkjz`DdgrU8EfR`g`}9(+IZZQ-p`g^|p^
zbuS$4b4q^G9yPt~_RWUNQB7;>xbxB%pZ8ko>z2#0S4=LP+b`QtE_}m<m4@G(Z@$}m
z`Z~L}p<cBp!>=71_kG=VY_8*D%~mb0wV4I4ckbqpS^w&hn=;2aIrWbZOvE3QwN0BS
zyujhZnZEC?2Rm3lUEUzuEuiSs!g0LCgT<qT!@YCv`%ayO3H8sGl$RRb6feoz{r$4b
z%d#s;9&_BTP2q3#ntf+s?$vkgEAExfXOS={-+w`Zy(HuH7LnjB&q^}0Z}h2YO=ny#
zR$}pc>u=_%Q!bsoQ2f?O<Ir-xlfSb%wwS+Xb;v!TSbZzqN!)l*vzTh=ZuxItxAyK+
z&lUOg<D=}in-_x)>^uKEPE*CYrHQv=U8R-w)=r*z;dfW&CSTk=C1;06lfu^>&s`2R
z%;qqj_j%*{%^@#0g(msf&YbfyzVuev;f32ZZ<n-Ax#WB5gu3ga1=fdeU6rkw`04C*
z?}mTN-v~zqzfdWc_RHo>oxN_#vs3RXTdGuwqptP#UsFx1SzzQ+p7(k~;#v)!sOA1A
zk4`XTSbDBw^G>$ngMM?KJ@8;{^=h`eYki=2t4Y%Ouglc}U5_sE{qRcf+bymbU0%iC
zQonl~q^Gx)SZ}-@ej#WJd;jXtHO4NBeSO#u1cpnN<oM<&y?WuokTcbF$J=QWin~t9
zaB#8qwMotKm3`h5KKs$dBdX2rmx4B(-yQVeo5mgGx|(O_)tT$F_n*Jey~*<N+)l^)
ztnQn;p9fF(TCN&#WXA9Jg-K6D@12Qk-?x6zhu2;!%~rZR+v2h*{fDvB+qjS;>Eihx
z{`&RpUZ$_U-{@L-PuJP6Isd~Ow}jmGl$6#6iT`rZ&1E`qV6%}$@kf=7>4k=>tFx9a
zK6&!P{ihvv#eZ&HpPjsas_1NM-_Lgxr>~i*X|$|jedWJRMP@b|{l8hNhWbRkkhQVW
z&5Jwp(<v(Z4MUpfx_#bxZ+8cH<z;6lSFD?O{h!5}%l88kr%siQyQ7^gB{Rpws?lBl
z_5G#y|6P_BJ*B#OkFeJA9`7gfSZiC{MD4!roKo=2IXWe^b^`l{>C2D#%?h{4j5xS=
zvUvJ)7yh>&B7&-R)E%v;Tu^7s(0yJ*{Nt`Z(_==T9pA;(uF}c8=Rbdj;GgVs-!?o?
zDc)M}>$uzf@`Q*-A#!s*ZS1(%c3vi}Ji0RLvFI9|y8GMxI2zqnD!WZS!Ff}>;A_Y6
z0FLz;rqvsj)-Wszebsq&sloR1Q)6t7yq<9<Vf~{${(Cbk-^`x;F7|6h==7j4PQ@(_
zj2D)@x~H`CPxb3<_aD!HvYL6*(kZd!_usKSRC2htOMBj&7mt+lc5g83J}v(~ux%E{
zT@@ilp@p{fyER)4Uq0lXTiz}eZ6t1+cKF=~yUqP>EFA)m)E>yM?GAP5n{r95C4iaz
z<MN}sV!eLmOut?0prI#YaN^g4JLRT-AG?)js4s1w9p;mkf7gxSp8et}EVWhb-<CdO
zzO(sNiPu^77vj}2`e*OSTw8ZD@c7O7YCq=1E}rE7;NMC4jtt))-kF7_pI@|fKl!!k
zeC_MB=P`%otM9q{@bkV?K}UGC)lQf_e6mQfyzuD<ck3<oH#YRDo5z{GJo4qOA=kn1
zhdCi!!pWE71S~gB7s!)&@X2KJx*s-?iT~JojpiA%UoWfJllHr=EbOkX_bfY>gq&a6
zi}LT7Cgz$?jnm_nzLymA?6;Ekvp*Zmvb)buTI!qo`9;&hli!Uj9-envY0z@xTBP~L
zjbDOp=G?y?_}#<AC(-TQcPGU?=a1~!C4M8QE_ny1V*91T7wUEgt`vEru;AVz#X_#y
zv~@4P%w1FUy?ImC^}h@f!Otg{{bF5c_>F(#<V&vJPq)iNnT9i|@a*Wk^7x<Nwp`7-
zCev%(uAbYybnnU8ik8){mLHm8r=KIQwe7A}_V;RL!?v^2_nGnQNGr&u?JvmknBg;D
z_&OKE_PuR;y(iaPPkvz;rZ{EShPSt+%LC&-bgemE&8X?DwAwqjimlf+wvEpR)K^qI
zWT+^_2<k36Y0bQEcYV#_Iqi#=8e9pp3S7~X;``HMMU?uUs8#g~c793Lv^BfZw(roC
zI;&fLYR_h!p8l}x%7Sa@NglKM1hlTS=@=c`ugj+=uX^{K+p6z&jX|=`HTz%J{J#38
znoHC6MA-YKvugdD116cg@DsS_dF0oh@IuS1LhCHX0FAFte11D+B)2g>C^QW&{~&s2
zn~~&HqiBg>e@2#*&hL*VuU};L{^y2Tv+$bU+mdfyJlht&Fr;9j$Qz4ECi=Re_uKc(
zxi!1Yt6_&-_ymIoY5Di>hQ0b6fAHd#Xs)Gvv3FPm=N77QO*PySc;Io)qJ=+fLuOT!
zY+QU%V(&$rjh54s)<*iq{?m?F6@Dt~rQoqAGhaMbXGqAt;Z=O}`i)oD+Cvwf6^(yb
zbY<Zsl?0DjeNLGUYtO4x|1t{P^UUXF%s<!Z=VMnsa8eX8j9eb4FXVRq-5;x|Z<3!I
zPxoYq4N|Ms-{C*w7u$61iE`#wrR^SHP_LgX*M9wXr11PxAENJzFkGFzPoe%|^S;kr
z@|MkZ&+qFpaEaNgt-kj2b<i@odOOMDbz-Yl%vg}TW6fES`hQJpqJA50bY6bp{Udf3
zhllO{Cr@3K|M6y$+FWHL|9xByw)*!JW`FxHa;0zOdylqzKe`+^y!KVOPOJMHb>p*`
zmuap3F8?EZ^LmayO}ISw^4`DGHKyi0W#U}k`uh{_ex2jncU8G7dnzYgm=VHbV?8<c
zy$n~iPQ#_GTi4Vlt^dw(;KS)6%eTEBnI4LUmhFl2c({G4Mo5$9cmA)k$?qQ}O^e&&
z=(T-&^=~_!iL>Y3JU?gpF)sh?EiO;5vHdgsp?!10`}zL&z6W;hSy?pi!m*0u>kFBC
zzPK<LroK8k<Bh2Ogbi<2&0n(fj@w24tDEk>%v8#(;K^#9^l$mnjgQYdF)WT<X~(Up
z|HdO`i=|D?*UjNGy!<a1B`)~Bd&2BB&wm9QA8qdblp4Eva_{fIa!rw)R+k>_-F|tN
z8~abjKpD}sFMW>j_B{K?{hO=xQ1u<P?rzcO?3KA?Cmm<98J2qJaJ4ST-OYdS<W^z5
zogXf~>`zgb-o#koEw0^t?|H&wv6UiPY{&hDgfII!FAZ26`0DVy>$f&7jhN%BBE3m+
zq6M#_$P($_h0k|fKPta}zLxact9!P8=S<q_Ip@-IFNPR7b@?~-V$+Z7pIGAh_36aS
z`P|8?+mn|*6}T_5Pg6EeTRlZr;BQjD^Xe<b*O&Yc$kt9yKbv)bpLuWHz3XM+KTbdS
zK66T0Rr~F!oZqw?)?IsJA-ey^MFy6CKkhNeF$8^Zn|kJOw8mfY^m`vYpSXyB^NQYS
zcyx}P?)3BF;orTg1+CIfPtz3<6Z<vo`@6f<Z>&CZZ_K`~_oi%rcu{WdTf;YJ*Uz5F
zyhw6xSV6^My$LH;KPq4T_4(8O{w&{_+D!lc+iNc6b?|yA;<Sgs=H9NiUJFh$omd)p
zd3{yQz1Oq8Tq_UMv|XbU=@a)?tR=uerH)DXvfukJH@B|K(KHL^?)=5mw%u;GQ4jNu
z+CQuBeEZ8I^(GV)IFCwKo;kT!=7XDV-H!j3GI`za@9Lj6>1bc3C(1UJ^Me(`8jULV
zT}vkm8|e$|G(2pu!sm{8X6KK`--B!WSaL;7-zJ8?jmlcH)JS*L`WZ888NC)N-JEb%
zbLalYclRD#x|Huqep>upwO4PaZt_3FVQBhThoz}*<Kh|fD(~Ip+E#7lb<0%swerNI
zIajOne6K`ZdpMELXBOj(EzN<NJ{h48Wd&s3Rk3hg@p`|z+tYf2XJq$L{#Nx9ucn1Y
z%yr##@7LyzOJ5upe_;!Zn&WyS_Ueth_wHA8E6=ZbeO|)!Z|&PH7F-28UKi~6>*u^U
zXuc@3aNb8<^PA<##i4@B<(s1fefQMa82?@)rv2&oX)*UikNB^zc+}Es9|+s?H6L61
z#A~VoSJk{-S7uak-MnlkzUV6B;kPS}U!2q*G`T@dOI$JJh48LvYkfIXFG{8hPPOoT
zQfutAD@SxkY}%c^DiJMZr-yHs9nW>$mFw|cUwYxnUP-rCh4tdcu3XlLtDg2{NAso3
zw2U=#Sap86S_>*VwQvaT@^NA46nLnyuwlaX-EB?RQ@-9iet2fGm-SS$kB1){6~AbY
z4DyQKR~Wf7S@Gh`^l}Ts`1%k3Q;K(PXNxX*R+-`(r^HaQQ8`e$s33|jaBK3yD=uFZ
z_uVhuCwX9%Y&pAJ`>MI$JsOTQZs)wH)o?|w;@a~{W`XP9vu+*Xf4On;{-j0u)o1^u
zFE!uwsGmWFw>sd8_`a9kA4NTmZi{Zd#hcJIMWSEjWbMUSm6slK&3|-YO5wWoFL&*!
z58C;+Z$Z{M(ODLg+U}??IWD+q{pmpGpXc{aXK-4mR((tS(2Pf-l0BK}9lQR7rxgF3
zZZf@I^XQ4?F0&buR>t~Y?Q4~7dvNus?R#O%DYGh!)b)gpU70NC<oWBz^`njYMN5z0
zbzQD>GDOqRa`x*D*Q<i3X_{DFQCsgm@ARdX+pqrG$n@R|DD=${a?Y=E-Ewowly`^2
zVtX{pRc75tnWR3y)yyvTP4(0MpsK1c0gL2wQ&Z0U-TVEPcm9>u%Q5aD*95K{vskpL
zjqAq__r$Kw$9{@`m)z&9_0lVu^o%{>#o7Ntzoyu&;90iewr!B1?2{Ycgnt|>vE8|O
z&%BRcE7QXMrY^U6et9KR!j06MN!P90cis6uH(%7~#U7qt^B;aaAX8V_r}1Z7(6YYX
z<5M2aU-BdIA>aHT7u&X8JGlJw^`Bv8Vr^EJcFW4y`2ByLqWAjd0)xtwHSdi~<gyON
zyvtvn<1FiWcrWw!BNGjq!U~sb2HLtSU2>AjUV8N1vyDet_x-zHR@N6$u*bYBsbHCT
z^`&Wh)bdVcf4Uh{AGK^p&9v?BPVL&uYx5`0@x<1Bm2unr|J(?^b7<}QH<Q1nrQc4w
zseku?^Yky=e~Ub(i1Y0IrJwuAee>cz`~Md1@7DjfJfU^iqQUz3|J{f6uRp5wKWS!|
zls8{{N9~;JWf6}=d}dX=$`ReOD|z7?Y3oVBzhYi~wVC1<ms=jcBjv?jyN`<(Ep2!`
zt$*UPYg@RzzuBHnKCYi!@~Km!wJY1*?&#V3zTe(vmq!~|zjEa0Nept?($BQb>a2<N
zt3VFcz*jQ_s$KW!*7Ws#VA++jPk-r`yA4aHlqnwB?Qq-YT%?RD<C8C(dvD*{<N4v|
ztHZZlEsSo7+pb^z`+fJGm21`<dB{<FzC++t(@eIO7khQs)O#}?KJBkwyVFn5DTO)r
zp^wmya_h<08{HXH4SYBZ9lR<RXy?Y;{9bnZ_K|+EbY<>(o7TOh(oH#+djIZBzO!0(
z+s2Cfm*1?2V?Cf*yY5Nf$GEpu6^~4MUPWZBP2IDrR+0Jfv0p3#yKhT<db6wM2D9DA
z#XBnX&DYG(&|T~2=l#uAdH%eQb0sDjaP|frzp5-JUjMJKkL5)Eos)Cz&rOQf3TH7>
z*FC3Zxc>iFhKwm}_pOhen`L@uN7AC4?zGI!^%<{%3@!iiFzB3nrWh6aLuA9nTZvmb
z<@5TduIJ~O*r>UD(bmHf)BZTLpa13m{g`)yhHw0`v|6R45@i966TN%ALbk7&w0pID
zTKU(*MM=+;Cdw8oGW^b(H>I*v|HrKxfu+;$1eS_l-n3sNQ!QWQ#=2M4PZze8*O-0$
z#mUkoZ$CX&`Sa_&^B4O~J+<YHzRR3Co~Tr%<4gZJuhE<({-si*W!lL|d9Jxyy=lMW
zd~O|-of~u@G-aE>k&<uT#Wz=LL>O8gIr8?4)lC)NpWXg{R#^WKdK#TKA$O_kl{THE
z-!aOMe#gmf%PoGoeaag9c&=8l;9D_4?)w!)yllO4l{W629=Q3tr<Zw*4&$cfdZNp&
zo!_1H+;&r0y~l-bg25mDhGgd7>W-T4SaOYNqQwh;j#jDUS296vcDkpw-w`O0ozk?^
zg=GS0y#L2l0YL{P7mKQr)!&>Ja4Zav^pyXfe=%Z<M^x7JM}=mLla@{D-*si$(lp--
zMYG#|@)J*4oHsXEp<grko08ktb^A~4*mu1uKFYLEA~@}0h?LbOlV$UI?DAyvq9wN-
zi`|hUnmhZ8)1;5xQ-AXAxVF(!{9$3p<&bZd-=5hj*zS=18j`d7>jvfAmxW1dZ+pyU
zP!ic&++Aw@N+YtqQKq75V!#TY6<a)A(&zaeURchz-&jF4)5+uT!v6VF+wHzt2_5UT
znAaF?r^;|@f3^3twH4MG^Uv(O{_{xxr>XA)wtV@o613=wl*E_c`?-VXPdvgi%i&L<
zdf@Jzzh^g2T?ShVplM}NsF`x+qu(#D?UQTQ-&2$RUd6tiYiiq<$mt9F{9b)jU)SmB
zHviUg?`_B4C~~B#@8|TK#<6%2&u$Cpg*kH*>i5t1vtE0Hsl~;kt4`W#vIe)!dv<A^
zc(~n`MPA?Rm17xHcs?%E>Xv^Zo_Z!VOp2>&nrg<2)|)Sc_X-O89u@PtUOI<sjWLhs
zKLxYw*xiRVZvD2Q%&d8l_2g$)Os!Sd8hHovcl)HPzm}NtaQ*gAU))<8AF(sApVo=_
zcE<1JN0$FvM7a*W==r$skjwv@e-o-dGJjacva|Fl&q{@ws<jSfTXwT+Td!DsMXoi#
zNcVBh{ZG}^^4~k<8T9&_&CBkcej)77lHhU3Wzv_(kjOo)FXrDbGCrTbQ*!UA6PGsg
z&v*Mb@vFE}i^AO-{pQcx&TZG^(c3DJlrtmN+2>=IRBp@cs6Q<G8H#2JI9-3nD$A#M
zL}ric<=tPEC5+SDE*w4A^)~X=_P!Hcf8WpU_-|@d`>TYF|C|2}-S~ZT^7sG!2A=t_
zC{!{|JM%&J{f&*yUtjN@cKLsO??27GvqRN9!&`$E9)DXe$Dw#c!s>Ll)I6Pp?kSrd
z3j|nLFSy$qbZP+;Kll*BsD!H5tE5{6@@3y0$l4keVm{?}m+zk4&kes_VXLoi5tuUb
z^Nzpm!h)YZEZ?U6;HIj8hUhARhc-F!B2l-Fus66?%YE#We<12}@6O-wpB33wHw{m!
zCtf;o`OS*Q35Tyu_$KsKk|(cJVbZ0;w>J6L&b<-$H@TyBS*Aj5Qrqvot@|F?zP;mf
zsH!J(O5JmY)_}=Lvz$F2x9_ltJH9~ex860;`Q<kz=M_FFUhz@aGU$2j_G>GH__lj*
zKheAQ(D%mBS<^48)iK<N5zSe<!}Hvm$G+ZE^Q>goYDw;1eJb5p?XBy?1@k>xe@b^r
z-=Fx{_}-gS<<`+oG0Vl|#QUc81z%hlJ=gPqwO^1%$rj53OWmU(?|1oMldn;Hv+vU5
zFIRW2(XWtAeznpiectt3dGYf(%C>y4m|bA~s=)fy2Ge&F_&zfl9ow(S@aR{p_t$yt
zOvl%Gc>Z_<nf7@&16nk+9FbP<ukcanuh7YeP5zkVbxnW5wOhP9WWQ>d-ur&;#vJd?
zvpYi+Y$K$%U5fd(agFs4p}gM@)r?pRckbI&S`qWiFFvHYX<g|A#)Q@XHG9MZnE5_C
z&Y!E7RuRFdQhMcnjsD}HU731+TQ;4&?zw$0o6C!@ulbzM<?&Ts)Q_=r-WKw|W9K97
zOt0@^n&B@mdB}a-;UV|YA}?K8H}wAHfFHYZ^nUjo-kYv{b>oane_I7}d2jbGIqkS(
zF7FKO{mNE{Z|^fJ>v?d&I=1?wc*aBx{`?zR>jH%Ai<W)gQKqeW`k!j1?1x=%#k}@a
zMe_YT%*~|mZ%5>!vd^FL_#Ga(pZn6uC%Re;6h##=d|vyiL|eUtFRjzlj6T9M>p}E-
zZ;tt!cjX+7p0c*W+bxy<+tO#RI(o}}CNnhG{h!kzYhyXb^Tzvo8ydcZSKrs4mbbh8
zul#g_PhEB#OA~IWTIOc1+tqUU&HOjlXYA=upL*~A#;xl$FNFpjKT_xw%`3=x|K1MQ
zsu){oW34OyPS$O=wfLl75V`VOd{O_VW+kWGT&@!yR~7|oOH7bE%F1~3TzJmv*MaW8
zm;WwK-hSiG8!HjJU#Fk)<=W}SHOHlX&`f$At-R4^R>h@7POe*pJ~Qf^>pRM-D01f9
zzAN&nX{#3;jJvw9R^epZngt#`1x{xgf1UMsxlq?>z5khl`3#p{YuGT@%br^!8<vnd
z<Ll~1H3g~sg<rBiK0m_m#PLzp!2Hg(!w*Z?xJ#{4-%pdesHwZ<be`lx@dGJF6Q?}!
zcT6^DdA9%mT47O9(ULy3;2$fFa0o1YdH0GL*F!bSIPc2d?XlZ$%ks9|E7;xU&S4nm
zCAlwv?T_Yz|L3hY{1n;GP*nUnez}T@ia_#*>$h$M{8N3Pt94IIROrR&z*{v9(;6OK
zek<s7aLpa>+S6OF8A<V5Kl?B#?M-*s%m2OaxPQO-v|iZB(eKNJ1tNV6`e$$HT<ZO6
zuwt*D;?!x*dv^UjulRD)tse<-OD|~gzKCA@xO?{ZPxaAxlS;Qe;=A8C`_1mc%BTR%
zMFLJoe|))q^v0I(j19R<cRh9Ynmz4A)a$msGJd7F_v<;I>$csiKJxPT&wuN4IBVap
z+qmZQTy~B}Umt7af2(6>Q@P_Ze}}e#HQ%O%Pn>Rwr50H%IpV_p{y?sV$;KtUwU$q8
zcNhJhd+Bk`p?iC-hhMQtJm7oe>&~DpA^$tp=Iu2JuWMdfX1nfMmEK(C0O_JyZ$0nC
z{-gbCH08U$xn8JtI=pbZr{qTotyn3i6$VSsF5UOwtHb0ES8po2bO?Y3(m)gYAGD9Y
z%~_K2muaTu%i4=-O$-VmFCHIT&@Zk0==a?d3q#etqYrPJ@ON^%t&$L%u1oF-7vZPn
z4lB=A&)at4@jWF2-tYy_y%qGLS+{U0IEl(W*{Zx$di!3k{@Z;~^V<S4_EyFjpLbo@
zC)OTy_))#)EABW~aqG4nWr{bvN_j3yrVGw3oR*>Wv*FQK?v&rz%P%dRSp27GVaUu2
z$9O)+a`)eMa(<Y-_g4P)!}cFSGKH!)zf`zl*r`!^?_k5)WgPv=7F`E}9?4&MIk~vH
zgs0X^{(i#B%>TzWTwl4Cqe@}raealaKUnvN=mbpnlofvN{XJ!E=>!9dSuF=I-jMzi
z$aYxowBYOcH*P<D@8EM^<G-oqx2oe?#e~=o%vk2UFpOpCCM%iD$B!+)Z(ivn`?U5>
zef@E>%7o0DiQisHq<6<Jx#-5e-zj79-#`<-;_J%hk9xA~c0J!Q;ry4!Tc_6S*rnb4
zD4@rx{{F1Bdb=KMc%|$mUK2O%T1oBW;O7P3kCZ$A+F5W_^V9OK_0G3;)?K;ZayC~{
zRjXaZxiA0k^2-0$pWb_MYpKN=?&A8=9l0~+^3E{1cjr;Au&eFD+Q2Vyi+sE?^Y;gN
zy%cj2VLlucuB*_)ptNW1teequ3oAo1L~OftUai>6A*du1J0~x7eSgyIsHS(^v1L-6
z%}hHOcdYu$rsyK`@0JI{YO9Q7SN7M|DppoM?&as!mi2nsHL@>jvy#2L`BjNo%S!d{
z?Sbco-rfA_dGB*<*FT0DCKu_iiSuH6ze&Z&sjs@W;>!wy^XoKxeJ&WERld7K^7kSU
ztvg0v?D9g6|Gf42R`m&!Z|U{5$1f)FmD@&Z|I;|WZ0{TIt4jp39({e>dA&b9;L+Pf
zTV4j6O^efsofp7Z>+<Qb)5;6N%jLZnC2BDU@vHiFSC{fE$XzSXbWciYp@+^nrA1qv
z87^q-O^PVG!r9|f>9)fr?V8wpUD<c{dZR)#c#nMFYnD>`b=~ie7PD8}``cim;wRb_
z=IFDq>(CT4@!(rA6HVSQ=I};q-Ywb5^W0?FwdI17P30GwBzV~ezj%DxMWJ)&r`dAf
zEiV+l@0cL>#<x1~<sSRYt^1-G&x2P#Jk$`D-0Ip<z>}#F)w1)=<OSj>%a`8xzJF(t
z<?sC`CT`q0J<-R~RYGXFkVe~z63r!jRemD>42-V?+vSyf;Ci{x>^<wM^1IhxCpF!^
z`C@hWqHF0bTLWMJd2HLi`QG*RNxb6T)3;s`=UW@#I?>`o*`&70&u^uI(-vP#f3#(q
zOrX5Cd7Ro(^&80>bVH|qvC#beQ!29jLuFEtp760HGc%Ii6__qvaY>)&UUJORWNMAT
zl{Tl9$7dL6XUshv=6ABqd&%CN<$L#sFkZiq`TJ>CDc92fdu+d55b=|1=Uu|0*p#!o
zlqd86!_}K#=RE)Riz_Cro=d^kN9omzct4(39f{L_FSh@}DRnN!Ml<D^MPY`?%EymZ
z{&@MJ*|*p8=!NdT!n{A{hkG=9>it)HHBgIf-pq6N_?_yxJ(ZI(EHe1Igd{7<*p~lK
zUlbrcrDBfUzMXa5cfP%v=vvPz7S?~Rk4q>e>Gx0D7gC>f-Am?2?%v&aeEOF=yVu`*
zHD99Ba7BOy%iG}C($x45Vv6hEPbyC`V19g@RkwP{Y}McM5(C*w=O4Ow&)Ph2zGLrJ
zlZ?4xE00Tjh{-7XqH{FZ{7C=0nobc1p$Ck4Z;rf^KX7{Oe|`ZcjU_yRFVvZKUHh*Z
z;9-6#jziJN@s~}+>$inVUR1yT7n$FGSo(y}!|6-5Y!R7y>i?dVt6oKkT+Q$7>f$PU
zcjsj^-<nDx#Tl#8lt12@x3q}Iy<59&T0`}IfkRwVoWzS{eswb5ax!QuNhoIf_a(eE
z=#=~+Nl(q~T#D0}jT_h$Y9x{w&YnH%b>O?wM5(LoUDFP&`)bqh?Y!Rhl8q_%FYmd&
z?nOoVmijW)7sgKWd<}0cQP`+-XY=ciz0*C{2Kg`2>*a30qr1tcd1uj&#ZHSae0H1h
z@l5RM=U$Bpx~ur7^X&D1;==#*nV~+{)I(yd`6V~*H~qT4VsqYvzmM`nGMDX?xN_6+
zw(+9#DI5OkZQT4yU-7uioG;H8q-w_Ito^Zg&BisE`Bg3~UHVa}P7%_+4IYoaZCMcJ
zVys!bF@VGLXzzRBwX!~2$_xs3aqeT^7kGL8ni)SsX6--v@ZG=P&0lV0uH?J=@zyJ~
zsH|%NAMU2iG<g!2=rzARLtJD{w{72@$Kf5!r`bHp9lFkM%bht{tbNa%koUh<Zz&UC
zy&@{reedwwPxjkGZ;8aW)RuGF$oD^=uDeSPJoMMs(*a&D=;RRmdwZJuW4@aadsNo!
zbxJ+-*ywSgY4G&#Or@3j9t^Q>G$ys%tNCQ!`;b~&^P}WV?@{lXmFw<oGs;}|L#q1o
zzBsGd2{~V*4VInz_)R@=)q@A#j>}hFTE5uu>-XE{IUoPNH(-B0^ZSmd759Eycsjpt
zzcxirE7nLa+jDWtlX>4ZuKbd0rPZ`9!2NNdSz`8$wzUt-B0H}y*0g%86Xb6HzWcz%
zqrJkus`4yzXWzc*aM$tupSfQw3QXQkI{S3~<HE0bvqY!rO<nOsxaRb=S@OG#E$?th
zF#dhW!#Kyc)T3W|VZb6^4$&=JI$!QH;mUQr%=}!rRp~~dQO3^Fyvr9~%-?Zg`IAdi
zu5WGh`B|QS`qb4rL9NGAvR$8@RP>v+w@YMEV}mDaYt+FD+<%)NI|MQ~NH2Dq|3FrN
zcfU?_$e$~oQtFH|gM}<V-V9VyJN{bsdQ4X8acR~DbD<>#m8v^8@7=lN`5p^53*EfR
z58m&O%(%56<%|3;<F^MBA5CREz2tI|>p~%)`idPhzAQheuxG2Y-R_KLonH%ob*y)N
zdade>uiuu7Ste@x6_QU~nQVLb|7V@Jr}ooMX<DD#$arP;+%xq#yXTl#w6*KM)n{17
z)BCii)3avV!t`3ZfM@6V*I(C?G*_6_``c-E;-%FaEbmw_2PKAHySdRK`VCv@6tM)K
zQ=V_u#U9_a>HN+wr|X0sv_?w1Zc+Qg;v%ihx7WFJbwPBt?nG&=X@O~WH`ab$v2n_U
zg!M{culH^{EWG@}x(nLPkB%#6oGws1{LKHo?h<Fsr6pgj_oPm*l&%oV=USt(C+YaE
zGPB0bLf%WKq+jGc);l}$Nzu>l?f>V<A6<Fa>h|L5KU3sgT^N2oy}2z{`u4V;i(~&w
zcQ1H<Z?CmdRmnut>M1<)>MC}x+q7Fr@PoUih6vZ{DMb$Dw*;J?FtM)f7H$>D3_A5q
zKI6gP*YR_=sxO^$dG2H8D_cV%A1|I%%CI=tFDd)#_dhW^=Xme`aBtiHx=T`zO6N{j
z`C`9Y<?6K{v#I)v_o(haeNmnv^;z>43+Y--8Fv-Gr5g&<C-_GD@-s|7?&<irZ$cSU
z_Jkcvz3-V8PGp!d$FASJ?5=o{e1yf_C7qMQ`zxFnd^~0^*IH4z__Ce(t+Gu!|5$li
zzPLJbiObv*6P8rB20oVEuj1Ou@3O|Eda?JMd2X|Ec57z+>VNb0OZWrdtD=jg86A4^
zN<98@H(PPfJ@sGiTE_j>D9P@yr=<a>JNLHCx#8_}q$T9>$t6<$;7J3kY>zf??hBdw
z9JlYC=4^lN-Ivpe**E+??)n+D&?LcQPLExklHtwi9JyP<)kCs`JH2L#K1zA!TvcG1
zwef2HvTp~9FU5QeO>ei>3Ell}Dqr!u{F@UDX1?e#-Yv_tI^fmCqkW%rZ_jqRbkFMc
z`VPp_n?7(kadC09=gr4O`p0LK?OJi?<MRa~;oI7BO+@yo`DPZgHk^)=F8hDXdHv~U
zpHkf~-PgMu@u$yZ**QT5!<*ul0)9y8hH5kBAN+bH@I2ST56?WxBTpNI*YY=*RY@${
z61?(s{m!i$c8e#!(zN^N>}BrfUAXm2)!(vggIl4$&O~U=@)A3JtNH(zuZJIRyAZIY
zV@KWfWREXxTdHMD7k>4XDGhlW@uPd$i%YZECK*1o-}j-g`f}c^!%ObGY;kJoa69D~
zYxvD#jfr@U@~-<5CWf9zc<1~5_1j+_{z;_%;_qd(_r8Sc6))D;a+xm_qwYBSN&mEh
zS$prL`m&py>WQ4r-LOSiU)a>XUiYrq{s{~GPb%*EZ=rR)=EmI5e_RC)P1awy|AXJ9
zOZj=L)}JVUI<4xS#OK@#&*vK(&*a`WTk$}2&7a@a+a8y(Sa0>;QLB)g|3-g{;lZQV
z-}d@V(~Hp0Wn8&s-`>jZJt=oRoy1qW&0q0!kN&dGWl7xEqSy=n_Ga`P?EfS@PfGLH
zeWMH8b9}BBKRhMe#8$SgioL%7|CZbLqqpBZd~N#YnH9^wuP(V2Eqvs}>faM;V%DtB
z^L#q3%Io^C_uhfN=l*h}DI6A`{M934+m48RJEsNibbIFi-S6C;%Di<q;<G0H_S&Vd
zHZA1#jo6g5jBVz;$LF6rE4qE}E`PDmpL;(a<LP*IkG1ybSN(SrpE9!Eu@%}jHTRyS
zW%{p(25$EIx@A|_OpRW(@9-_HMO9B8zTQ|f?f;~l`RDiS_E5Pmy7#mt^FNLQO^)10
zUtRJ~b?q+iJG-Rw@vT7rpKr{=>uxX3nELIaysU3Y<(XG;rTJ5WqN4ZCxvj=}Ue$pi
z)3?5~?10{UxtE6VzxVV_Zj-p6)wic((_P`CtLL}Yv$?;BW#g0asM@vv+2!;0|Nq3R
zH+^}1y?>&z`>$!<US20opMIUv|3CKL-(_7tCqL>8lmA(MK=<mNKarmWw<|Bz5pl|4
zcYD+;V<}v*GIzJYAr6)<Dfb%t?DPJW_HX7HXZ@3C_{@Iy;JR6+IXdxfJ6B&-)bhEt
z;#<wU|3=oU!dY#_cPZC3e3#t0=|`<!wr_9A#Rt_#etptUEzO=%y~b?jYImDw)(1c%
zTj#HTX1nL)_*l;@ysn#P#$)+;6?@LxeX!A!u9CM8)k`m58*eS{bZ|pUrd{<~rF(B`
zoq6Y;Ip1T~AM$u*Qu@`qm!5s<N(f8mY~{^g7$ouZg-QNd>wcd9KYo7<cs}|6Uf0ae
z?MB+iW;2<Ye+%NfV&^`&HvDzi!4FT|U84&E7w58{{Z{)T^yL-{r)INIF6CQc8;`uq
zJoIqYLD^X=g%&R0$hX>Yj(cIb)2R-1m#_2Mmma^`b3FH8%uc4_r(9Xz>@?Zum3gfA
za_@K54l9|nPfu$^)xHYUExA|9a#DG|Nbbu1*lk{iIE)2dtwB?Yb*|tM@IIkD{&;PX
zn45EJdseC^``AX_klL2CGWPzgEUlR{*8H@a-S%gC^_Qd-S5zk0JPKSG!YY2#NBZ-k
z2^AXm|FCy{nPB#dwb98nIxePR$-;WkymaQPyWdUMi)QU@7ZaRaEgI-~T)Ab^oX69<
zpIusNv39A8>Uo}1Tcb9<4b!}P&#}d8x({fH-K7h^H=5=gPSkWsK5=k@#nJTpA)f^G
zs=rPT+7!%@_Wel=e|x}7Pq~jXJY<Uabwjl`&i>x~WkLV^2jcc~d`-mm-d_A|vGI9T
zt<*k)BmSS(c6-foyme!G>(*cFHv_h4q|ATvkiYwgV!h+aPUmbXkJ}55MN2<xnh>Qj
zcb<GrtGTK3bQXbzOY7sOUaYT(QxN&G`-x)UzDK^9YqeC;E~rejIr)0R+njY@IYsom
zg`X{ol_+i#o@&`~=O?#o@jd^b>2sV<rM$nh>~`M5p9`*A?|pgTyvg(Y!&k~hZv8NE
zyYo>#aOXGYmqyo<&&X;D9Y4GD+4J=arB~)LU0nVo!Q*|unWAw*to%fSUn(y%)-1HV
zudj7X-dtEwWQA{Bf1RR;N{=09Lz}I1!Ob(Lqui&aJN|z3TvhR}_OFdn#XEVEXYti8
znpU@b*~b5qA8c{enkzK*-2d61cBruL*GYdmf7|I@wFiX_w^q-NEcx^O(-!mN-BT{!
zGt4NN*7!o_zs0^s&#U4EOKWSEf7R-rarOJ#NrlWkNe?0=SA6mMHRsKDwYByM&nEwT
zy_CnpTr~9k4-N_T9?O{9|0AMw+`k!iI?fEtxXLB>`z}M_&&}4Uo0tAJm7e!|i^sl#
zzXA)xxHe5H(fM`RV`FB$a_Lz=wk6UMQ*I_+JbmoFmi<0GbH(Jz+b67^r=DJ;y)CTv
z{JdLVBVv7xHtfju_q>u`@bbcMm*}^A3{#yBuT72@^V>f6`SyD{jQ4JS?wB*La-GMe
zbfM+m51-zQK5}c*Qj0rbYRl%jC1u}o+<p6ycXU4gtSz(V7E2x$TF$aml5t1soN~WB
z=bzKp=zcwaaPH0jZoiK39AEJ1dCc|IK6k9nNk83Ib@>!i)%^aC+zR0witnZeZCe>v
z{NeugIS10+t2WGHv;O}_tu@+D)2X0Baka9F*T0{>My0*~Ygf*w>;3Zn{`|*%*5|gz
zgoYlSrW<W_^YM0fKR>?UWk2rMo8{gT5p=LR@bc4#7wl|u`wsMYmDu*CX*7K|ODkTW
zQS*0~+y}upMwSO|ibqagS}zylx>}j_-j}G@)obqZ?z{8h;#cQieG&6hrFx<kKE3!d
ze$(Dx>}A*29e$H@MBu|Y{T2rf!LU0obX1cjDRz6e{cD}k5LIHev@!blKAoI(VsUrM
zX0ucjUypzK<V&Se+;p!=irwL9`J%5+*&Wu6_3^PjE8cnOQO=XCvgJRm46Q1+?Z~@w
zf5p~m6YuYso8~V2H`#r%?A!BN+jf0%p8xmDna@X356dlBv~)t#G1(h2x;&mUT(Uye
zowr+G_}iT6QRC%X^ZT6^F7&@6`s7HQiq@I?0qL>oZ{J1ntctm4{!eOtY~W*S+ba39
zJ$CIDcUc5if4;x}l5aZKUajs)&yH@ow`=B`8{HijdqghYa%B9iD{yg^piEYcx7p3|
z;7eZwO{ZN|ky^G;Aj<F6Zoenj_jcWlRSfQ3-nC?fWW)A<C%&DsR%y5zdTcuTuhuWt
z>fe&oQvSFz$YfQ_)_rQ;W^1naQ%r(&&Yj7{>>e^D>>F#>34CQ;e=+Fe)RGyW1-xXB
zO^I9)wVyd?*M^Y)Hx_?0Jyxf2b)&|We^rmQYL{I&-aFL~v^M&^?c!d|;tNOn+*bN3
zSQR%KsQfryDjJ<XDK~TfErCtn>mP&1OBOzd7OZO8^S4S^uskU{dT;jZ5GJPBH-#^f
z`nk;}$Yt^WX`WT<-+KG+292xBHn_gN#nl*|vrq2kt~++|**@2PGF*B4Us^AkHE5Sc
zT=ljyb9Q)01pB*jh+dreoaOD~!srz@e!1U_*kkcz23M#^+YwEP8A4m`1#NEoG{64+
z#{=3?=Ik<B??f+r=GrfNLG0_o07=88^ZQobEt|fzXA-ZtSNiTdzhhnH?E|;$zjo_|
zV#eb30QI|z7G?xy@J|0W-~8U|z;BmBH_cvoMkY@+f0s?(Rxgcp%e%k-UB+x5yx|Gw
z%<6ZtPAjiYu6$MMxH!>0+4T4S+V+yjKNGE4z2zo1udj|<(ObC0$8z=*&Gg^jCg!QP
zddp4L%YOZ2-xQgO$9k3@UM+7itd_XdQnKm%4$T)5a_K9~qry9-?V8tI&gaO|PyCW2
z<aS={t9AIrIs4C+pZy*GX@Y>)f0m5_t6tRKT+Ebk{POgxySu;XPuuaC<<w?|vc07q
z?`rSQzV+h5_l3;bFQ?TM-LuL(^&w3rTjRsIr+Kx8@nSmM-_DhrSZA)>a(P1jv3oZP
zm(+aibGs+;d+nJylRTb%aaj~pdg$$k1ig)?obQJQ?!7$!Ugl?R_NNEWThBj}DL?U&
zY>b(?{QSLPX@1@+<zZaERC)_ccCYxe(@`!Ws_XW<{OCh=)|&S@D;y7Hw`bpe_^IIh
z?aEJQquaYR=1%Hi(dCc1<A3MlE4!OVh2-qEJvHC_p_lp7KJH&#Gc-iAmL{B<a6>_Q
z^V#0Tcee^OO@BA@!yEtbdfS?#vXB4QUV89@lY?dPWdD?sPn{3W-|utZRk*|X^^+3T
z$!hnW%ieAaT4AyF{ni^Xx;Fd2rZGspz53^6d*r9}!FEEH7o9tUjvH7%zqH`*s~l0A
zJ@1&fq{>-*V|sn8<^}(1dG#*$c<zSKjq7q&=KtMs#nQ*i+V(`)>MOtBTz<MCPyE?i
zruWSL3@a<tSFB^0mw&g+z2UBsX6kyCzyF`KYuOmhe*OH)g7C8YpKrf1`}ilEvu2-_
zQk_dj!J3Hed*}Uj;o?4TD!lex-CL%1_w)7FmVJIEzE`cT!TeFO;=Nt2hZ}+$QrBMH
zn$NYNTG40kV&!K$v+v*C@L=l0rS+D-kM;<9-jhjGo}6Z2l<78MuKTWy+ppcr)-UTQ
zJ2>kt>!b`{rxTmKmtH7{x}Tj{cID%vZMPX#Y@YggxqRBm-^*(>Hu*FgWImcXxw`T~
zUFb9=xft{KX|tSL_p#JkasK);;p=KIyOfXn(w(j?cYDg#DVJMQ_aXK7ZR>YC-yU-G
zac$#L2&%fjSH#JC*GryDzUeHn44v(NP0t4f{IBx39jkb>qU(ipx$o}M&7OwmmfhSq
zyXtk?rQY<eH8Vap=S2N>nwu-@`|YmB%e35&mPJL++Lbi3th8D?8#}i<9kA|<zI7v}
zZ0;I^?|U37q=jO*`12KJcD&fhz_j3!+C-BIMbBpOw$N*<%5<jmO`G>Kd`Vwb*o;fh
zS=V~YR7iI+=L?J8&YQaR_x#s^yB~T;e)aMAzx250(QVOAK~dfxILse@j&TQf36q^5
zi^eAYw$8l0G2+gxm~CH_+n-Kg*l=a-`wROPe$b85+CTZ?k+naCVQT>-(--#2>R$O(
zBA|7ruS&-E-Yvy%&mP1q{`zyhN2^*OgT<M-*H@NWORs#lWI<x|jmoq8mOE-3zO_Sk
zE93v`g&9{hFU=?tI=02Q^_mGo>#2^@VXa&9_U2f8G1H6wpl~^8bDQ&OziELdH@AAt
zf2X@Z&(<P}%V2uF-t1F$tTyX=XXsyNd{YyDr@Lu?c~w&G-}30@bL;np`zf&A_np{w
zWTnf}IXWiC81FfKzSMd-sA*~0)Eup!1}m1eZ(e%f`nKaYJ!{*yeO?o%xq7Mk8}I#V
z^Y-TdZ)>XmX}AB{<O6S4Ov|e_z4q(uzC~~E9#pPOIbvxvzc}G=uJC;4Ds_=u)1y<?
zR&X<XUN|@L``W1QoV~xVoj&q$dEyBPjVV#g=axmCX}z8Lby;eK%t7J((=OR;v)|{S
z)@$FpVost{YR9q18<I6|`=333ddb>V7ANlAj5)pT`MPNzmHX7wKBO${^mOww|8~nr
z>ifE>yw!WR@~sj5xo_XLDJ=ER&$dRV-t5}G=l;*C|KCs7WGv60|Lw*qKGxc_)cgCJ
z1s=Yh!?pF*dg1>Y_hmk^kNCMGVpGI{pX}47wQl8IQj+_^Cimwut5fE(j=T6cRkO1+
zB7-mQ5}Eg@x76|IWoxC>5}9W4lrqcbh2ArL|9#=FKRa*IRnsYJ-tEvAx}%W4D}LUC
zTc!UdZSOMLw0??#=z?V@PeyC+xqk5#$27C9)j4<mhRu_?eg4VoXunnSnu`8^&-LCH
z*(I9Fl;H2_-F`jk>$$3PRT-=2SnEv`-03z^V6B_iiZ$CetL~3ncPFm@sGI<+g2oo_
z*TM`xeRt>W_<7q?`uMWBIkP5Mg{RD7OA2sJE;J3yI+vV(w`%9cKiadH-ZguFo;TfU
z>h}Al*DfS|Z8W*H+FD2JbyoR)t-O23x8CoWbUc0D=^0aQDw(e0_gc8*R?wkuv*e$2
zId`|{`rKXUD;j?>gMZy(p^A-VS6IaLVnhEZw)XDkXkVzhwc_55)AwJ0SyI(7<&s{@
z5A_cTuUGAE6?p$(EqhVWY{?JX@7cV&B)|H{KXp;@xp(G&{5$uE)SDNfvfYtk)8|!n
zPxECD+4I|%_v|#~^(%!JzTOd|_ol4+!l!!ax92au>{-%pFO$9PYT-RORqnK}$)^O&
zKeA~DO0f&XMQ_--#UyHLj^>3A|GL;#y{ZcR<KPvk*;2v(Blh(w_Z9)|2789wual!1
zrdNMGz$kMow)CKUsd2r`Y+Gj^FZ;PZmlb%ll*7uoQ=i#<yOQ@{dDr^d^Lm=9^PlZ)
zaD4k!f7Pa6_pcsuZ8y2G+N!3^^3JpcvRt#v3eTD=KlwQGxsg@nG!Mfk3N1}q-h#JR
zho5@ib?@*?&a$$~qRa1}EZGt)DPZoW^5Rm*MYTr-w>3@W6H0F$H`;KH{lMMTep4r3
z_FwLQ#zSzu_u(a-hu>`ry0WGHefRyzzh9Z%+f%b|4eK<$o4V5!XG-s=FMKQ{m3uhF
z?Mvhgljc^xscmkO?RR5+n@gpS`gW%@=k7j#Px<YW>wAlCoL|^0by}-)O5**kvt;i@
zDTYoHz4S7VBm43rjW2)m%R@gqKjbvB{pDlilg_=kOu=j6@pr2hUEAgM?D~K1)t^6{
zi#q#_d0+90t!p@c^DPzl^Y@Nm(fd<T6Q@U<l|7{Wf>FU%@6KA+*LTnPo!%4p?eo@4
zQwrC0c-b+wUW)GusG1Xz6&ASpy=Nw$$LrUHw`+3CLv|YqY(M>GbH0D{F-C<O%VMR1
zHJQ(=?-1C1`({HyHuKuTo2v_NuikiN-EzDCPZv}v<#L>~cGjQrFn$Gee}-d;`SSD@
z4#B>j*zTkA8;(20tWj!7-g)iBo`1!EJ2T7m#r{udlI~AkUT5raPp-^v|7Wr14O98g
zguIkq`(E*>W&2HICIyy$--@!swz;SMySFdC^J3qkQlbCb&wcPNws^aiGj<<;>+14L
zoN}GdpS2bpw7(tZvn$oPE98UhB*nRJE6xanXni~r`TI>uyy~^d_r!}^6F3)rR$6d;
z4&STQU&PKi1usmB{M_(<|9dB<pK=N<9xR_eEPKU#gY5}JuA+6km!`8#`R+qI3XQwh
zghhuXJ<^{orFZD!(sk?J?O(^{;pD_rSZM3FRes_04N-IFEnBv%ZEtnC+Lx4i#UlZG
zzHcydKm7GT!~)$bUm`W1zIDHMxzF<7x+~G9hqLE7zWw)f9`B-bO|O16rw?a7eSR`G
z_jGqzhsD+=QHP8fr7aG2-m9M75%&9F_qlwZej5jC_DB20yZZwcTuWCFv6_%K=h`H{
zxtHr6zu9<j%Er&B&tC<Ax9D4}f;6xht?!FJ=U}a8-qcqbU)SrgLG!`QRVx2(efuPP
zqEGcvRO=H#7F($~|M)L-JUN*7{Bz9g9}gchE{wQu@K8^Hn|0G+C651>IkY~WuvWL*
z{?Y!e`QP~w%eE%eiR@tf;d_3?D`Ar(Ps;vkKiINk<=x9A70xMkCuaZC5!cDypL*xe
z{N#|b>%|KCQ%eNOig^S+Om$!Q<L|NbW8&NImtFdu)Z=tedlR>*PoL#pofePfK~|rW
z_D8tBo%!kCJ^$-M9RiQE9$Yn;E!B82=#<>k<1hLcgoK5gZ{~nctFY<H`ulkP=34Wc
zU*bGoc)Z`sq13gv@$Ieki>}A5yMB-RhUnK-_NTXUSL9yr)8GnP;-SBgb<%`5^PBsM
z>*{kh%|5H9$hmOE=Sn%bvb1xS#c7+YpP%_{`~LT%&#lkdIy*ZLrfoK@_IY|iSX#RK
zsL&O~;^N|)yUX7Tz6pGOd2O`0k#Y0oL$_{4ty&%WJF;5BEJwm``Q+T&+gksGnM&~<
zZs%XVY+2i!IWi(kpB}$?kV}EVsiVEIdY0uDZV8>GHXkm1YfgETdon#^_sx43)huSY
zmDyJGm3?#$QerLFnWgyu@|O!ux=KMF^Ctc)=svr9$N$noj)THQ#{Fkz2)<I=SUFEZ
z#iT~-w#2EQ>$@6M<7AE5=4oD)m<c-g#$6J0&`wcH#6E`^i$(n04|6i@^6dL0daPZ7
zQI4}!L+4{wgh57I&eitnvrK}yQ|9Qh9A}LEa6I~-_G6(5?}LAM=0A9BmwxKgH7@<%
z&v&S-y>8B|*e^Ok?f-*gfBX(GDuo9=;n(YbIypK1*UHexM`SiG=x!-y?KwJs_XB;|
zpdhEY4ReK_T8qy*|9-l0RO~hLKii(xmc*rb^_J~$Q1iBUlhn~5q<KWG*Z*hA&*H_=
zz9E_dNvCZ3#H0M2FGaK13ioL(X<}P$7q)9l;HCDB&P^Rxeuykzb}KwJqU-LT1Cy42
zF6MI#pY6&~X#PRLadC)d!L}(yo~O4)E!So8xWBJ<=YuBhj=sKUQ^VsDKR-*j(&gC9
zR`~Dd^W?2jmA_stzqxn!*AJ7l+S?}kS!t?p{z{);drUmO=Au`xy_|8{nS@_o5=!QU
zt`6H+@bHlGjm7q2=WV~sIB{%=(hc&uSMiwl+S+LL1Kj$18m0*Cjq5-E{PEK1aY?tg
z<(}Pk*^{Y*t%7sMu8Z$v9;9eKO+1~WFDEkV<GCfXO~bC=Z#g=9q2Z4+?CY-bM7<QO
zifq3aywcF)d84*Wor(p^6R(p>%RBw2%~Ol^{jepW`Gqd4ackQ{2c!B}!y~*RS{p)M
z&8UydznL`Wx@kOD_r-I)QU_Iqs$`GZ$zAoRKeIQ~>EZpq+dj&*R~+mB9rWaN9CV1D
zC<IJh%%tdI|A1wI&=03m*N)y{E>vJlIWa*IbegeF%#H~kA0PkxY<B*p+TUdiYJPK0
z+)ST;_E0PLOoK!w(Dg?1&%J)o-=x*BVoN)_Tt&mDPesqp&6O^D^YOTR`u~4_&&oBQ
z6LgRgaOz=EW2pQwKiz$4#ezkb;<o7sXa*?;3$hD}z4mYT5U8YD$*ecwthy5TP%_J`
zAKvRDLcwg%HHB3Zg7Vn-q90u-eSNL)|KIPA%XUlJ*VUZZ7+?Q)>elS*NhVT<`&O=4
zA+wi5al`Gmx^nh03y&_DvY&Ck?6k=%SID^iIyb@9;o`)1?I7=Wc|`}Z3P5}>Dmrz)
zN|2Y9wsvO+$NBchpMS1cyY^^?iCp8nl_qIFKRwO4u|aXe-gN)=phGfO*F<h^yL9Q&
zfwJ7UivGeMmmf;nSa4c*yMUymXGw`kzs)C)2N6|OR-4n#9?CFD+89ys|L^zy1b_HB
zSA6E~zDz+dn?*%Mr!ET#3!5~5zWk5$&0D4J{pa^AEiFA^8WtKV`%>@k!h+p*pFDZ8
zq4>F9jGnmp{hHzj5v8T3(cAM<kN3%HbRFt7zgNLhy$W({)}lp4I|6MTK<8;eabMIj
z-`U3+7@3)F|Nnje|Bqj<*Y_v%Tg~qjRyWGMwdKIKS*F<$dn!Ioe0@QlXZ`ile|~;u
ztUotHGk6(G-_>i^K0R!gXDT>n`P?Am!UE+>?l5;xRc;2|jkE#+{wx)AYWZ{j%M1ag
zUboUYc0n&nc1;LKvAR3|z38%+rmw#KQob?U-psc8Th7I1HEr$HSN|x0iXt$sxBFL<
z&ktsTiChIm#YXjc6-?`|cVB+_<XUvTYoJKl*;%e(VPfC!RqNZ$=bwK1Xl(giQHy1Z
z78QLF5Enl_xBOn``RB@NYHh1lY5n{AzMgr)v}wn9&F?h0EmqXh>U#AmYhLBEnaX#P
z;T|~L3G#qUqS+p8rIuD7kweBC{%tL&UYK!$C$j3nBFAew0vFRfzBm31D1Fo4aIO2Y
z`c3->Op!O|Rqc;8*SfblG-zwa|67rDs(kAsr<>=UyHv(Ht=^|*29HYig}+Ouzw$CE
zRhzQc{Iq1>wrhe+hVOR82j8`txFm4PE$5s2p9Pf6n$)pk*P;3E?62LvW@RkS;k<Mj
z&;0%y&NsI=yJ{Lo-ubPgd1!U^_xDlSE3anvNQ>KU%nwih>dukKkjI?%=)C=RLj!lO
zm#@|omrU8TY14)phOR{n8_M6`n_$EAz`ti*(T|&3v%^oU`nzY(9_1Ueoe$sJTOGMA
zCo<vp`HJ55u359B?EZcUp5v!J+dTi+Q!cxxQ>RY-c(eI@!S1_>$NSh?1ehDy8~z<g
zd%&pq^w&9?;~yelifz7W?r`z+ytnJtgzni@;ooYud)FT0-&bzFFuk%<^i%yT#q8U`
z`9E^Ag<6hJE!y$?pp){_FP%cgdls*-{S3`(Q~MN`OmW}EuccM**mA>W{$_y~ZXX7|
z-5=ktaNXp4Xm?k)I9r^`>si{H5*jbaDerXQSm$KK<XCZL(tZu5YhEX#&uPU;mrea*
z5}x+4d9v@atly?iMVbZ+b{f^YsyGR5h*`A9$SUn>`yKtM&raED-0L@5v_DcokEKfH
zS)SZhj}II_BrE>K7aa@NohtqPe5$A2{BLEP#uHOyj_H}XvwqkarqQooop$EjG%nfg
z4m~0T){}$<Blwd4-|Bxe=lQ~*#7))TqxW5#maYH$<<d!Il2fFVTP`rqXH++}{K8zY
zY09NqgTFQchui({Juk2@78c@Z|74=oKC`QfOG`_uuf*JH>W?24Ny+_LxnK1g4?hgd
z%F0@`E%&xa{fhIdEf!)w*bGc>y=C&76!foR!(0Cyx=(9-i|*#s&QccMyT16@siws@
zD;6-ER^4M($o>BQ{X;f+pSE@@zh%4J%T&0q#jbs4|3VHe$3N$ne>@xa_sWc1_bvM1
zETvVS1U_`mVDmd;!NuP{Fcv(T`0jMzIlK9XBAL%m&6a*2v)^IK>j%OKM+9G8mv8Ou
znr6&CN44Di-p)tQ43BdxtZ7^FcQwO*Cys;qaclFQ-B7RB&D>Mp_akGC%kPa1Q<Sfo
zuXSv;JlJu5?SnNX%C)-vkDatPs7MutR(`PJe|_q!|D1xCe~a8Y9@d=k)%FWEc_gb6
z*uL4A-Q|H}U|#IcJ2S+k-_P6WkfF`$zo=lb&8^mJenNJ$7KKR8J@?jdxlZ-2j6nBS
z+=}mx@87l4Qf_k4y}J+3ZEa-cRPZcRTh`m7rt0UMlX80h(o<26fvtzW?+*<QdT0}J
zH#D=+v6*e+)TyF3;<n{TYKN_{XtI4(qvkW?K!@PLm1p1G-F<UQ=4HV*7v<Yuc-X4<
zbt)?df=n{|CAE9O60c1Kp{75Np0(DI(_?hu5M<9`oHW}qhV9GrAhGf#Z%<BcJy#xc
z=6qY+)nrSNs-qWmn-~-lW{RKtnc1e3wWt1x?`b!V-f#Qe4>I*Et8l!x`P0pd{xUE7
zpk<~cr~;aL_{1mHLo!d}6>a}`e1FRCwDyb9zW+aqm=C<?c3H$2#t_?Iu>YTg2iMX=
zFaAA0Y18m@d(Yd22e-?dRE)p+W4XhI(DV<zvS!t#rU!(R?qzg7b9V~QD!TKz*|k6T
z64UMb|7y41`5nyZJJTe+;YG1u+6g=Vx#H3L=B~0W&4~|C_^!*h{<_0@<I9p|&ioS%
z^%#5a&F{IH{C#76s^#qa_q5ITZWn(!`AA7`!j-wTF5e1Ix|D8QaPjBcN86a#qwVe-
z-^9M%qdfPyOZ1ECI`O{x%npW#Zx_OLzS=qGSo?H~hd+Kl<uO0-B06kd-<1DTI~H3^
z-m+)$#*Ytw{CwoAx#J5**@|2lrH{%N_QWo?FgxZO@vY?JCg$mUN-Z8N--LJqf3Q7Z
zTetFl8S~vGQ&{I-yQ#KCr9tJm<j&uVGT4^AalP<H>0#Q$j2i({jxK&5793Mp(t7Eq
zaq%Tjb;F7e4-R~Tw%iI?s;~S6-OKp$@^bcV;cKIg9%|+8Pw4NfTO%f09y{m6i#0JO
zTWVt_2W{AFH2J3d&KonuUp*+3V4Yxj;O*Dhp$AG2a682O-S>Ry6!X$0Z$0~uuen~n
zUasQ9-ketZ29Bnbc0Yq>w<R|*C7d~{-RAWpQmOCOhQm%DK6ItK-K}5pdm*@L{*>-~
zmT}RdB8ko>b)o*9)jL!_-U#artvr2xTGw(mhPj%pH{M<6@ctw5WtxtO6}Mcqo!sxZ
zS6*VCxBvZrSo%xcd};rW{tGiNJKqZ0Q(7TYxnq_2iC4Aq3o2f}y6vl0`=na;Tk`u!
z!YV<E*@w)TF8*1Z^#9fArN`xZ0@q%26}bJ@YfWZ4M{<gP%e9{Cp<Rn>Sf^IUP5!ni
zK6+2uUe(Dr@;1A;ToU>6tfb{y&-vIq-MhbjY>yV}c(c!V$!&)9>ApXfMSK5cEC^e>
zyy9?f<8&kMKN(4z^u>>@*!MztQ{bMh6?2d7SY;j<{b%hO-CukwcNn^qD3{(?o%sFm
zYpsK?HI}UV5gi%5r=x9ZNucC&f!n!Zo4=nA+~+ebhp)EW(Cw@8y5FXUCRuRK)s$Sh
z<KwN*E48D&zTVrubaRz517~fXy3)%E#(>T5Ya?g=o-ek3>**c(Ef;>h?P|?lKkePE
zgcJXkFm7(OEQ^>GmLJRir~l5;%_c!J*;oCzn5J^P;_fc-#%?*0_^6(apNl$wBz9ae
z{P1a=gi`bUlmDitcJH;H+9JuO)9IG9t95^|I$sA{!VCMVj$H0fKYnexdMWt&i3!RN
zTEg2q4~Ca<uU@@9<K(P4F4vx@Y)ntwxaRJAh0Fk+vs1S&n=M%yoj-~Fct_>sx{0!;
zu`hI^cKP@zZLBw0{O@Y?jHJJ9sdFuLCf#QdepL71-9z*Bo>vc9U+I>=shO5%Ypng|
zd+_rQfw|u|74MI&+q#Np_v!arjh48JOqZX3O-=d#pQT5OP996pnsY`)_<4`7(BWz~
zVfm%UpHH50t>VUp<HyXiPd&L-d(fkrNlv=>a@YLn_U2VjKYl)Plx^?NOTwG<6GL8U
zDrv9M7yOm6Dn>QLqU%P~#wPi1d-aP~H*0TsFKg=`!CR>KcVl(#l$)P#Ms5xJH{-it
z-u(O33aX2=xARo5y_sF~d(NHDuU9J8FSH2eTK;{9Uyp}fql>qi)WW5QB2WC9bhKty
zvL5SJ>qEB$m2Uj$b^h-gl~T^|@9Sq1sd~m10gi=<LC1L9miejMZc_K0rdJ`#ullWa
zjqX23<NIG<l|OP6)Q#rQyu@@}NW{MEYQFb_hzAk}7-IPET<kOBpSA9#;F-O*nnSlQ
zzgx=6)g1Kg!?Cj)WBz-wRCCShy|QA_qN0w@ZnF=!eA$G2b=~xH1Qk_mAAkFJX${A_
z8vVAdw^#8w@<&_m-@p`Zdh4sd=F{I_6`Aj^x?kQZ@W@f~_VnAihwgUzyYdzC+1UMl
z-{WcByJp3{2;Pk$R^2NL#5S%?Qni2gd&1pNX{ORVxqn&{e<l1dRdkrhHT7IlS=irm
zkM>mVsP$ViWr<5l@zVq94FwPHK3w~B<<;r!J+U93nVfr3H&<esQLjren-j+=+25dy
zaK7x^)T7__F8t1RaLJisiFr1$DN)svMJ}?=f3)<-zW)2(bra;D+jJkkT@&Iq*X?|B
zvb}IsZ{wj|cWrj3h55_xVLCJC&x54NN@wJi|5}PG`$WC7+n&8SxnS<)<M)J?|M|2%
zXw|Fd$um9G*3F!EaarYwerc_z{QKF1m#G|=vZ#*PBym%F))EQkpovp%+vJ?t`tj{8
zuAPPc27l+YRJ+~%bNjsZeA&tiiWi`rh^7@x9bKmqlMXXo4CM}&T>Pv1#FLe4r+wZ3
z-y!AG$CRE(g)P5cOn6*X%yy(-&FXVZU{c+TOJ~1(GI$?~;F+lFW+vqMS3dRrrO8Vd
zCy7d}oq6q-;;ZRpt}4Ec8MF9h7hPoQ-RYLCzpLlJmxPjYuu=x^Mv1k1J5KJ4nDV}2
z-l9_T)63rd*chv?Ui#v+Q-;%L{#QMnFM0|!yPkaVmG9(rI=xcR^SGjk?(^AVN*OJ_
zat7`yUw*3l-oMy$?VgK@pUS%9_D9yWHZR?rWh+&iviiI7!tZMrt^1PxP1iP3>z);l
zV5IJ}@I7XZi@SYZ6kDJCD=+RVzVG$fmopx_PrUFuY~$O_5-&f8Byah~TVwy`>1pR%
znO-iJQcQMvFql|nC)CG$&-QrpS-(EM=G%=&yya`o{yqQ5SSRyt+l#epU(4Ht%WmB{
zyV<%$Vbf{Dh)dOrP2C=>Tzg>K@A8<Zt%_ew*o3dG`**bM-7F)S)`KUa+h(wwIa$}d
zXK@ApyHyu#zDEVK1lqPI_V~K~+OtE8d*j=<{_`)*bzZIg7;))OTeQ2U-n&x^rnhJs
zGAGZu|9g>MzI0r*?+sJeuQFX1UKC7w{#fg_d|6Dgf$+?`{K-B>Qj1y3Qw2?}>yJNQ
z!}^5vbiU;8md4r3xLqQ4w8W*Swsgod>^<+5{&1_+oo&;?7r*<pYr@?5@24+|V1D`d
zv1|Y2%MK3nC1+-Qk^1;@=4qz-?}^vH@(7xInl@$AzpJ*F;+`p`X6QJtd#ktR<+BOj
zY|G?l-#e#TpE<MSdWB>`<+c~4%i?9u&YR`)s>6b-{&mEkKPO6zpVwIK^L1nB-1E}#
z<3sLSvv=QX6=~GZT;h59MBK%-p`zk`eotRb-*##dmv~{=-^NqyKT?A)gq2*|k&<Vv
z?VVw|@UCx%S%FU)%X2>;!R7XQ{KT%Ve=?nex2auSUrhaLr@YngeTLjFSuQJPq?jI=
znECebf+fk8>(9$Ry5*|;^jlXb1CPfXk2x!kzQ}mA>0f`*@kzo@=e_EkQ96+)_o3vY
zFKtp++g0Vy*CvZ~bf_geZZT|Jcahm*>2IBR@t^tk-TdtKA;l@-qWi>@b16a3c>La#
zsV<UyKAUagktJITzQ5o<+_&5%#n_-wX|hqeOWf}}H;WtUx0N*d-ZEwWpRwij%eE!Y
zojTMT&0l{%FXUvSwRDSV?&E+3SGk_WtUI_Wd%CY7&+2uPEW?)+{aefwubucJ#HxMP
zEGaLqrt|-H?XsW$AtX9lx~SLecH&RZKZ!GIQ$;$L?Pb@y!KIcf%O98U;LlB~theo^
z{9o@k&iHkn^}y|~^Y0&)H!|SvU`b=#eEZglihv9~Ig<x%?tT$o%eI!EFkG$Jrx$qK
zz#`M=`PZGz(qg@--am^N+?LOC+GDwPryApqE&mVS`FgsfDBDbUVSi%Kv!1lmH}8nr
zY_-~9YgB6Wy=R`fPVci742H*4b{*$=wngs0fdATEKL4he>lgT}zF2(z#m~gzo?jb1
ze9p``_|?8|V()R!)rx&nI&#jvDBLSC^_9Q**43-*`u99}lPTZ%uypF_<6Mqq&a%yZ
zhYOpd=L&c4_w{_*7QX%ToIh5JbaydN<)0A!hU3irercief1j5NyVbt<F<T&aLAe{t
z^B#Y}`s%F3cLEdgU#u56alGMTuGLKN_)nMDY|sGM)Wa=dM$C>KPwz$U6%6;S*k`?R
z$Hf<mPe|D6E7aZK+J7kQL;T7gb0m~@CHh+X&Uoy$t->z)p?QT&<%^z^5yAd089gt0
zI+yg<xWD<cZT**>+L|{j+ONEL?BX>4HuG06v%9Jjxi-~J%s;to_fml<q2KmeQb$@h
z%}Ec4QN8r~lk_IjT_*%S9)7O3Jn4D&rN<fyMwPQVPFb)w{FrC{s8l3i+uxH1ey&-0
z*;D%8E(XS+g<1F8Z+O>F>Dn&loZ^3Hn~X`*=OxqX&c-gjlp;Fg_BK~0m!<PP50`o#
zb^X~VUKqA^np5%-5n~sZ^m8uhUb)}ydA?j)bbdAm%d#1cCU>599Pw27veSD?&aUWd
zQ~x=gJZ8PbGI7y{Yx{F{W^D`D`(5_sCf36YuH}~VpD-3P=@-4*6|?HIom1g-@8CBc
zf>R6CoL*$4DaN*MIMT0}`k{EyzeAco-X>+9{{P<K$%+?SR!;Byp?G|I)PB8s>)G@6
z-OyjLv~>AxR{oBTFL4W7mn?bnz4eLS3|(m#E@vO1+I91^8N9-4kG|uV<BDKO?vr%C
zKC_&&!S=KKbk)=LpXCLbzO0-+q3X_3r)(b62ikJtmGS#jy6a}Tm%JA&+5f?jal-HW
z>Zu<u^)o+x)IL|m$ZrQz!`lD*!md48!<VVP>%7LVGgXcZPwIcq()sbOcf#XqdCf11
z&vrX4<`(_Ahfn&qU47iNb${kxcw`;kY_W6a@2l@0={4HNTzth9)OLJf|AmXc-|(3I
zQ{TQ*i$Uan+|gavU%4)_JaI2QwcuCNMW+mwz2`iZ|Mpz@=GQI(k%T2yu(bfaaffH@
z{>^f3<Hxr#`}XC8CVc!i?|oOq?@NA`rSB3JR{Y(6^H8Yho@<Y@BcmnG1aJ7gTdA`4
z<4VT--WlrzWyKu!l*#Y3|8aQI@vqy2rrs>_D_~4pcyW%ZfN`{up!FRt?r9>5EG3>M
zh8yc;oE);|Ost<XNAX>C`E;FiB^xth3rthLn{eOs{P+IMzasHy=~jc2+Ml~6lYbv8
z_<i#xqk6}tEc5&8G#78Wrd^#HapXy3p+t$4%ME{jKgqQHk1p+AW;5xQLRy80`2Ba4
z-E%{;m-;PU?*B%^(6E@zZLMT1H`B*Wf8zsQ>L}fta;)Qu@I@}!kIzi<r2n<;D7)wp
z`B3LkZ*TbtiR3Pe-P7$)b%uZZ@a<Xk((sQgw@z;P_N;N^e2(J1H)f{aKDWI(Zo1z5
z=8c)@9ScteU(DpWWAw*#|8}>N{EfS=^HjA7?~c3o>Aw1(N17|{p1k#_RpjbZBZWkp
z#h3k97i527@SAJ$nCq5C1H*EL&ad;e8_K0*tK}<1JdWnG*f3XY?|myLV%+bobaT`1
z1FW|lHtn2HysRYk-l1vE*H@PCc~93%eR*kVWA6Iz8>CkAb6Z+kzPTaz?&MOTb2}V2
ze(AHf__(-HqgFM1-nHg*do7!Shvyz|a+@DNA*hOB$&@(7BcBf#e?6|ZT$brXs^Rfi
z^XF5xf9Vvf-{HIdQR2gU+fS~HXm-nZDQn*3In&r6OINoq_Vo99$JWgq6~$7@L4T6N
z7g;t(yYD&owfk7WL!BpIdCMmx_&x8Lcb&Oz{n7I6HVV=<GK`xR|1SPNqrWxq^?c<g
zVfl}C-`T!Isn+LZ(ZUz9=1hyPo!RfUPrK{w@04bV%MO8e<-){k{U_FLe<N-0*W+u=
z`=Q_U^6t2E%dMZWojNz~!`c_J*K4vIGzEeVS2`&l+xqP1uYZr6L|i8cWk0#mSomUV
z(+v;X?Q<@=#{7L07Mc6K?ToXLknb12@A@p-t3Ph2D=%O?_bzEU%ZvH4C!NL1#I4rW
zuUWh9^QW_~g1lDSZi-$N=_4!CAGqG}a*ED0gQ73J+SThS>Zbg12mlY~zf=K_MinR?
znp}4M&2NWkdD;K=9-CEV6xDoRHumGSN#9?;3_6t{^!U=+{!=HOtjw6*5}moA=z2`1
z_8+wiVbedxb1^L5%HP(JbEmXg<E|OIvrG8Q3(vnDII}zF_GAx96P+o!^;``{>iC`a
zG6ZdXUixy?O(_lG>$PIMkJ=v<Z}{Cl@lxz_bA!-#|LkX8`ENL};>_HCWqmu{L*D(f
zfB89tvFS;pe>dCX|NpjzpFVZ>zj&SDq(F`{zUAU;cL(m8&H0;2U}ja;gITLSKWlF}
z+O$3OW83Y{_m#|c<rO!WSMJb^G1d;S%l#p(wC!Gp#LOZk)!FZk1#aYWKdL2E^?Qlw
zR~5zwo1O;j%Jo|yt5~AKUtx2h|JI`XlhJj3Ax*2VEiqgrFS*$6g~(UubT7r?GshPl
zOkSSy*>;oK|NRV$1uwnQx$hr4FTUXNEM-I0AF@(+LRBkr>XLUXRuN}NuF*Ok^SkRp
z<e#0ZvdjMVZ7z`yyxX4Sbw(xeg-MU$$)wlb*F9F2=<F;z<{94oW##l==1ZK;uDk#7
zN|@lxtNh71T+gn^t*tt+#qH6F;1d=vr4l>*GPcgSmf^VA_`xcjMSAttZ7W!mHvd{^
z9R1SjF<;=;)R`sMLwcs3X!I>ka4+3B!PJto;Zv^Jw0rwq=Y5`f-+0meqmfCE>x*vR
z`TlnPlgXbW8TX$5^xyZ_zqQ>rzLqZZk(P9KDXP7q%jy08u8i2OQ=yL^uJ#UN{dSA%
zknnD=_!W;sed9i#jKAHq_Q1hCkLxEg1V85!JiPAp#jKyNR4x|=vGF`iyb)^`_sdBC
z!tU4pXGQ8~KZ@_XWqdY2=Ejuh)3H0PnN$B27PXz2_v(8_<mSz@-0f}&m#trKzt#J|
zzWsIEd!zs5?_R^J)-+wRlhvjq@q58f=7lpYKYXe;>yV#%E-CMC<)%B=U(Eb&sejts
z{Ql)64(*1Yx93lped-U}ZOzzokJkmtb2Z#6RPHcS3wW#b^l)zR3o+w>d3Rr{F+P|q
zXP5JZhjGV>_qB{4mG4hGY--QLy{6`G&GFMVMi0H+md<MtkXk2W(Vkr=A-3Z6r<*HF
z!++WC{9?GJ?e_DebNSOhJif;t@WC{O*<b#*Fte~a<AkZ#_U7hU)cNIq`B|%(`r)AZ
z(rAv4a*l>iH*hK(=YJP-_$Q~c=(ClXQheHOizf#A+fGfNU;E9Yd}*-d_dCTi?d$(d
ze0NN~$@rKgf6NNmp4Xv=AO14qRNU0a_;ohd!bb)__Bzfx@PFRDV2;9`DMi}34-T!o
z9(P@#?#hnSJ99sZe7n*f!I~hxXX{J3Jh^XK-MKn9{+URhp2lEc`Pt^3)L%x1+DC4J
znH@_{g&uOh{p^BvSwsLs;GD$d>r4O2adpU7uQD&XyD0F|)6eH^?e2fwRFm|GKPlmn
zONo?iz5ItAJ5oPx6mpnoH!rSsXUvZ8wo<xm6a0OD1@idK;&HgXqEYd)^X}_yXJb3V
z7B618owH%et&1`W{~xW6f9^f~`2Gng$67$0f@p>>tHdoodCj@=wX8tSs5psh@A)19
z2FstNipQmX96vde@niDyI_v9yt7orS!y9*b_5CNG53oM`EWqHZ?9K$59S05BUGfC?
zdLJs==yhGw+0u4n0_WzCI~w<_mI(Q*TXoTOlHs%Dz{%em*J#IfU4I$BG%WfLbMC>w
zuho-n=g!u@KC3Kj!NFCw`Ii*xOaivOHI%&n+HK**s0%L^cX-V6^8I&wMiN_Mj}_a8
zYB!5h;S(y(#J<ppJoH-U*fjfitJUU>2RK@OKFj_Z$T)EY<Nv+I?RWOC_+tE#uPW-w
zyZ<p(TGv@lnRHmQ9}3;;7gT?Fmej%M!!qVfdsVeJ#QykQ+Iy70{<i7tn_CMmI3D*G
zl(Lmv{G2<smZN#qo$Z=;e^nfQD5BY_`hWHG)PLdn%mUU4N_+L{gBV2g=jwmg=h|wU
z=Cj{Qp-!acKikjyd(;?BteE$v+o~_B;yHXPSAg@d|B^4;*WbDupX?-+8LY?T@Nw78
zZ|}30=6-Mcm3?uNQK8zgmNR_yfm@$>m{cj-rOQSIpWdk#8+!Cj#q0P@NsrGf{H<@3
zn{K1_h+V$@!mExmR&8Cpr!To0*D?M5H?4IA|Jp6Nb@T3Q-XP(=Q@VIhquykp&U2dr
z_FljD%<lRB7`5v8Py6*{?;roqB!64ksNhc6g9U2q-@Y|Xdysl_#-l%nBCfu(`nFyp
zf3K7JBa`gIPVHOW=6ZAfxwopRt*LC{+@xjEUIE6n&pz+%J<8AU$$M_hzdO%1+@BYw
zEHT4KMd16ZySn^s9rC<WZhhWSeDaIg-?H+MvNw`zM0Yi?vmMy;cC+)LIuDiiIdu(f
z6Xb1^+9%|kT(;ue{M(O?-p_w<^nU(<HQi6TjSn9_Y<f)H_Rogzu}h{X&QnzF{bX~s
z!rRoT<65%CuZx0O4K??CW}fHdQn=hIAf}nRIlkaw|J_o>1ol<83;r=UxA|~IKAR&}
zTCi~atVwBaXQ)s0I-Ys1_~rQn^S|!mW4*~aSDH!pU`$t>c;|6xk3y9ef#8M@I~vzs
z7LHI_dgqGQ%wnn9IK8DhSv3J(k%}!5Og`)Gm(CVYvaw4P?r~eJu~O&Ftqp$<PCM@O
zsixt-b=WhF2k(|HS9sdkzJ6}#Yp2)S3*Q)J`1bhBl)Le-;C3?ON9I5CG~ee{2H06<
zPGqS6aUvsG>FT;5k(ZBW+vc}!jZC^P{v+lw-`vB0K0kk~;;_G^(8j(pvqF7u;Y*K0
zLQ}W8#4i5nl*;~GapT0Qwvv9Xob!K;{LOM#@3?f<R6jTOAHSkY_eT@xH2JN5@Z_xB
zA)#=UuY3EK?EBv8b7l4CXOs6oipkWE@4Oz`b?!yHh3wQiw!oL^91P`e`LaIQFHL$L
z^Rn>C_NpMoEk{ass}=CgUoKT1`&)SbHn-*u#s^=zSrs+zMcvspcSh15OC_Jc+LerF
zHXfXM$|~6C?(((by}ZqyweJO8U*}DGYCW$#?Opu#m8%cO6@3byqrUp{v%u&dOM70|
zZDrWsFy+E)F`=rvN=v>x(ujAwdapbs^qsY$lV@=TZ=p+SoPb6D;*+NnvLzP(X1Ck@
zx+rtbl0BO}<qV=-RQwnY#BH1MH+x;ypK=3^l-co*TEpCP>i>7;&)?kl*M5&|hWE!^
znm^wCPYLNyWKt+QkP`UocKBPdf=6sVjv0U6FLK>~X0hWRh6!E$hmOiCZTa=V<<ZN%
zE`KIGZt{E=yvt1YQU2%W{Tjc1Dob8m%KtaNZue31GWUn?Ce)}htozh-AbtLA&VMdv
z6Tj@Ym~o`~b^GrC8?M{-C(}Pny(=K)xPO1@#y1zubZ@czskD~55dG)y=4%pvHdoG-
z{jx=J`hk!7yrK+26Kl%9N@-3#Jbkmn#ja_SzcE<#F7Thuu|>-9{TB|s8B>IItiQij
z_kDo-?&WNUi*CxqZF|1;Zp1XH{3A<@*`K+u?%K!v$M9IN@}d3tKet+MsE!g7FOjlc
zUNT$s%cf$HfVWz?8*7q<bZ08Ajx0C%{O4xuRz}UK4t4!+Ueqx%K5;M+wN|*ok$v?z
z>k-k0)Zg~(8SD2q%l=q8^Y7`8-I5o72rrH2wz=tJ+2Hy^c=>ke_19%L<z6Yf^LwRb
zkCb)7t1D)qAt6!6*JRheyB5bXsYQahHT9o>pWS?YuK&f$l|2-XSZF@|B-Urnr+niQ
z*Cc%oE`{mW|7U|HZWo<7=<2xo_3?EcwLF;<|Jh{qUM~{4Q5Nt#Gt&QB=9f8_Y-cRr
zdu5(`@9Nxc^&sV4i5J-BcR%cAa5^g5sG$8y!fc9}y;&4*VUHKDn^J7tkNst5d6!(-
zZpF{|Vy<N4b@h{eMuw{cH+_D8ZOYc?A&k40&B*kyU*-`p`Lf<yx!#aj{ejCs71N?c
zmlVMbXbsnow@yTtEjuH#*}>#&Xky13PpA2}JKvTqy|KGwSILz1Jges${a~GV<$T+@
zNrD1_3|eJ2;?r9GBwT#ar2S^^xo61>t78xTbrRQPSZU05SXgsjmR9-xzDKJM&#K~D
z_Tt|U=M-DbEH1mL^W3!e-)dU>LEFphuCnm&d-_u9zT!^ps);t!T0SbN{Vw|U&&c$Q
zw)0}ci@C3|6iwWCCf>bpW%mc~qrOMi?abX*$;)|4dfoc~p@}9-FIKMQSoros{7r$m
z4$gjj>6vm}>Q^o#=--h1k>hph%>_%JPRI9syJ{b<{=m3IzvgP}r5BeyrD}gEMysvf
z9MLIn#mnIDE4eN9^=#egW?J)h+^ajhW%D85XGdI&)YX37FM9p5yl`5?w+wFW-?J2#
zxw{zT+>ZNSekoAQ<euBInHQx@e%$e@cq;b7NOPjGy{z^YH(rk)|K#_dzSDX%cU`?j
zN8g2y-_HJZ{<kdX5PLWG&l=a`McNTOjt^Iyd%2jGJGQyBcVV|ntlj?LLmg8x8x6vG
zcP5|g+;s55l^N0P`}OYFv3E}MS;TYj$V&O=Hg})hn^Cgxo_FY3n|Rx<?kIoLYgPFc
z#fzVxJGkJoL`A_J^@!Jpb@a~7cE2p~Hdkf8;=bDCB~!WtlJpHW)LoxxqTFz$y1wV-
ziO$)F7fTpqS?Tjkn|_Y>=;B3-iW2VF#TuVZ;_G{LYr=D<*?U=MIWmMl6t8sV=a|T#
zVtVUqF?a5k=$g(Rp4xBLuaB>D^gRCQ!4Ch!r|$24A`&Ln_FCVZzrOd`v30DL=M`Eq
zCO`MMapNhM{O+u~Q!7OIcm1-g@=l)axA^%#L;3C(zslR@e-_)Y^UZbUZwvSSx&O8H
z@UidtVbec8JM>p}mS42b!SxevFMjY*c3-PHWWj;fLvZ6sa7od5=_^laMU0fcSv4Q?
ztiHMaNzGkfxAb!=Mn7E=Jtf-jT~aNG$?i~1eQ-JHy#M3FX;*nIEu|)OwQqXsAGGV~
zL%;oe^OtkYz4+g5`F0cew{H1<{54@VQxpHL)&4tkQK`8{!=|<U7m9!JEi_)LWKyLx
zd3n&z=Vv#Vafiif?d@xtP<zg8W1shSJFn1pw~f?(E9rCwx2Wc+NY!4Dy(?rt>qcI9
z;JnK!pEh4;saVcXF}GD@&8`@$*^x)D33aK@h<8c%$}8U6_n=g4;nm{`Thx3En>{2y
zExNJ)S6AQO+{`BZ+%EH)sY@Rf{?xtVq+lW|?bc!zaXveLx5X2UlSgAkYbKf<O;70I
z@9w*H(C+2S%9lBbJ-&=9H>4lTc`2TFXl}Zcy1n^PNsEV96BG5%74BWLq`z}{!q3KV
zpIJ#?zWk0hh`Du6pG(!@U{}%pI8BHAi<i>f)Mnr3_y04?NN3uowWf-3Du4A)Jv#DV
zT5pRRZ`|_!_4?7e+v~2_DSq_Wm{cvQU$b%j;cHB@l`G^IDSyc@Wr~;H8<+KF;jxcb
zPP_}T=#J93Yc%uPJ;mE{N00uFmY?|lY~{MMxmR{MA2wBuGSbNYbjCPK*F~!7r)|!=
zZS5&pZ{A)^xFY0~aADSt;w#lW9&<PjT>CWDX7j64ZHuyRUD(2Q;*k9Pf2YDu*)soG
z{;xP+vBl5K&*^Ep4oe6dYefA2`q=_bm-%ZNm!3%dCUHsGTFh&mrPu4E#t$(;T3TA|
zeTQawJo3%`yd<03bY8@pa}S!B6-~+#xZie5&So)L!}apI)6C0KwR+Qn^s?7Ym{PP@
z;E`~GRDh4PoRQgVUv{3X8-BfSuBGK4IA&sAws-f_M7!G`nH*-jOjwp2-ek!fJ-OC!
z*^-7Ii~*O=+*o>DVrTM`-HmtTZ)=Br{4#65yqId@^Ezw(+8xnavR`IwHJ#->gGWlo
zO}8xkwr!>8!az~bv2&uLQ~g{(*KzX6Cx*rOzxBHrB*))t$8|Ki`-|nuQ?>1@?v$%E
zC@#`I$vj^uP%@n{p-b{g&fiyiSpUVy?6Z1V_#`;`5A!^?jd!et-H&Fi`I;D{!#UaI
z=(*|6YHzE&!#WfmuZZAn>9Vy7zR<C@;&s8*oTUdpyDsi`bC}8#YudgyM^abS@w!yf
z$DP_AEk6C-X|T;sPf$ups9!br$Lm7@@~4i8*lOrp+!kUp<*Ci%_uac=c4Zf@(2eSN
zls*6AnZTXfE`D8_;3?6)SLaV`c)s89*E(u<-d!*IwtipCE8WN?e1Eswn}l9JT{uO5
z=_PshokESGolC!l{i(=0HPKGrY4vAyFY%^h-Y<MTXEqvey<7Eb|3aQy%F^A^4l6u@
z;@55LNc4Q`c(!lrmexnA+$o^(*xN7F<5Z3Ob}aHOjdo7ocIok@<E|m+A9}bdet&Ga
zsp#^gU)%zsKYDjI*z1Je|NN@egVQzJIsTRMB;N?*KXN92_09>go{r{woYHe`vYlCD
z@^c=6YbEt_U)`}X+dG-t;cXqe_5NG_{lS0s_pj9F6YL6~82$WtBTMj_#)sx#Q@+U7
z9?_27KTU2o^V-0}Q_|Tw7yke7|JkdqIW?sxwIX+{VhYZwbz#*k3@g=HS6XejBXzad
z&!XAwlix*aAOF_-aOVE+VonEU*cqOYn17~esqE*lo73dKyfTtD>3Jo5c9ZVIZ;LHf
z&$C+I-*#j<!_ldFS$ECSmmJJul9*W2bR*{5>OZRgg~LRTdN%x@GebC{_m)uiw|)LA
zmF1VO51V%Db42JDThXsSXW#PLnQSk5&gs#s`K`@D>KnIq9*@7@V%WIjO_0``6*;%_
zSE?@J;j}UNXZ-7EKWl>TM<=-`Gv?jb+a6u=(%idNZBnkfJYzAVwm|#+%gLUTje3ha
zYqXZyw3ivw{CH9uw_g9js%<vM&saKJ-?*I?F>i6({-8k1JAbyw{gS_5`F8F3ZssPZ
z?QY6*f=&s(&2;9N$oJ%-xNjS`qS2BmzK^fWyZGYs>$O|em)h*Mea^12UU%DZceUA!
zZcFBzcz?7zBJzi5dfl_{Ppbd6_#T-Z9dEKJ<Nog{H$QKz&eq)eeB-XVH(CCDv;LOu
z-ndhnd0uC;uzIUnGW)M%?6SZ2bXn`fdrncD$9}v{i|tB#`QN=2g8X{+?%TwQHmREY
zn#DEir0R_so!i$>ik;-Mr!v?+@j~W{iD?gKO*T5>9sjJ<qvOWT`+fcsGhRPV@Rbue
z9=^Y|yX>N%l}((aS|7)fRcls*ms^!6z4d*wY|)}ig+;f6EzDjg?UMW5y+Ngi`{w&~
zx0}~~_<SJc&h0~|p1j(de{xc9`H4xo{J}e)uXR?d`*HrO-vaxKlFt)zMV5zW_%7k8
zvlD1Lm3-el_GJ>oE2*6uW+$^PTwA_XT*{U$d;I~!^4z?oEoHjNrzQ3}Ea91{{pFdP
zoMzC%bx+*q^u}$nIeW)m({@VE9_MKwoLfI>R@3?0x^)Z|tIZy);d^$_NBUozLDX*+
zZVujyGoN4j`=ivUctT>fO`nri*<Pp8dwUM-o1&=C8GOcJ$^YHr@60YRb=~$ntG8b;
zG{0B9?!%M`k53Ap<88~jwJnCJB6~HnQm5+DYLCibuk8+%+t0q|4V=5#=)+vkxkVc<
zxVp4o={)hm_0<#Z+qa%JADT1A_r7$z_{F_$4~nl%`h0Bdrj(!QjgO^z^Ow8alG;{1
zXOftQM%<2FP21c5D@gzU{pgQqW486PJ7*@?$no~<{VnlNHN9i@s&fLy`{eY6*nh0Q
zANcIi=HhAI+jTYCbay4rEt&Guw$R70%I|l^mK_@(@f2R|d->?squ`@Ee*faiT|B`*
zcphJuJcFR7T3VgC<DH1Yst5Pi+*L2N=!pnf*6JPRFFJkAJgvT&l01!OPj0<?H0f&a
z(WBb^+?lsy9^dY>C~(=98ojFG{qnz!Z>7(l5c<2>`rB@eRRtUC{2%xq+kft)*j}S1
zMaz~3PUfV_@7Mk*>1mntbxqk&_J5W`!KdQich24Ta`~fHUd}tOoOfO+(lP@7w*MCW
z`RkbVlj>->hr91=zpY!>V1M%Gp*!Www~eds>up-}i)~x7@5vb37cUQdJ9TLN%Cb_O
zILjZrLF;{@z4!mv=%F(IO-0}C>2qXygyWaLzrrFF<RyN=qAsFiN1*(_S8LpM&+=Y&
zPw(EZRXn@(e;r`G-Edd@Y;=6-pSsm6R+RMki%k!D=3`ZG(Cop)w78#-9vq(HrODmE
zW}et+zb2kR(Z$4I>&11=b@NP9ulCJn(mEVzo1YT&%x6!Rx<Q#{uEg$rx4ufP&)+lo
z`*xc{-(_WYFFCYm?|as5=k1^6O_aN7ykTy}xd-o=)7YPJ?SE1)!(q;OK|N1pz07_y
zg}Rzuk6GWvSjAqevRcN;;rlj^g}vnX-N1zBKhHPcTQ2VFnSANM4!*gY&%I1O`RoDH
zOwizK^R7teQ$25l&)(ktMSN!GL#JIX&&pmLfwl?HE~;u+u|h^orA9l7pH-+$HBly3
zU0?Lwt=Jo<!ygofFEC%;%E2SLJMPtmQz~-}CxX(s?_`U;l8fy{g1kP3&r_esCArv6
zfJ4@a<*?FHo~p1PHl`x$_eWOAu!cO>S6KGKNGaHlVd28lJM>+0Pb%%{`x_yop3w0^
zYzKGi{&@AJkK!xet-IT}_Jj1Am6t)&yfVK#SKRx(t;fe!S0QG{>u&+kfBuRKUE{P^
zxc0hwOWO~*>w?$+W<6XH(Ym_Ixa-jo8DkOerux*)kBS54{!VLuH{bNF$fDgbIz7Ek
ztTP_FO)#w5R}l73?esQ#R*$Z0vHF|U^hBIq7)1TPP<x9lQUAB-{N-H1XB2qOs)Xh#
z>^ok1BqdfNZN<Icr%i4KIeq<`y>8O88;OSmZZh{?^Evi{HR-&6a2-=3L#5B=sk0V7
z*nK@Uq(9LqV@t{I2aJiH?|V0!_`7|T(iD1CoU%i!TjSqV`S4q>Hw133mJPhyp5Xb~
z@q4$N*f!bKOAI%5dq}<Q|M6h!?G0}~-JY7e`&!`Mzvhdo`;Q3BJ#pZ+y@0B=-SOyf
zRpm`=9X}j{HDbS-mKY@Vs_s>v82Q)mhzk3=co#SMi6-BCUar$wlJ%O4A?a7&(&I<_
zJKN@{Z~eVZ=yv_23=gLF8$&1jf17<jOTg)xboy^oueyD27k`-A$a?zJ%9ERgr)C}$
z$zJe$WoFLr9WRwG1lW|xTh4#B`N=!qO;!0TZiH=J-dBG7pT_e2hA}CAAD(|UJo>`$
z=oRUAs&9VpWZ8c9|8AoQ{<jy_nPz%Oib-#~KP&IptUR}mZTEzVr#=o=l+;Un(s--x
z>FXNH9kWAuPHbCrol9>2lI1&oy!73)Y1`j>TIcJwh3_k?jZeIg>CtKW>D$@AM~>Zz
z(t2%E;=l32oP!JJb<O9t-?J(^=2Y966?QL7-Q=Wx&%6=0v1{#9?Sfx#=1xjiK6$A%
zl6k(6;I9RSaqA6>-oN;HXz`92e{Z`AJy`s9^V1_|ie0i?%op)|++$NZH6r$lZQlIJ
z3r`*wjGh1Z<hzv*r+(euw&s%U*59T)epX^@IsW?HF+Qe0<zLhXP5Y;{EI%F}IY0A<
ztW|IPozI$b$Ck`JHe*Y|5wW>R*B<b{-Sl%ozQY864leoW9E$Iz2AS!6w3W<|aF}yo
zI(zk|sNK^o=N~J4f0M7|Q0)UQ-3L?Ip4CXXuHE}q@py<;znpEALE)n#V*T&$?Ui19
zvE%A1bBkRudf(pOZoitPs;a6QkavEbtwxvA_jisD_bpk{^6FKVk&%(X?7zv)ck`An
zSkQ3eMud=1)4h1>vNs133?@t!<w@L8|G)0lt5+w^opXzyU%hkLGPe2W#e>!vI&o~;
zy!m#$^1nqIT~Gdf-(pi-$>QdFw^4gbgUjh``(=~j?_}=WXvZj3b7q~e(;k)71Fqk^
z4#fPg)Zegcv)`=)*S(*|U)}uL@b#|aJWk6m7QdfSIp_X!zHL+V4?kSH^kao`ONQy3
zP;WW;lY%#6EED_=>}Ec&r1!zSi=SH$N1qN}tv{XNeO_%upRawaO5`qqbgzd~A7Ae>
zb-n+1a$K95y!?vzw_1<C_Lj3*UDQvM@%R4~Xwu^vcl7LwEx{6V%e*|=-~Il|bMryy
zr|*pY-B&u^nS49r(|6+0y^Eh&56pVhdi%Nla<@bG`AYch<D$-7co)_uEz>VhaR2As
zBdM-sJJ%nnT(Bx}&yUo3GS`$3UO5>JTMOV7an>qH`Rksl*!Yd9@w%#4^LDAtKIvy>
z9v_%+ed`=~H&-xN$_(y1CmsqtIel3~8Ivu4gv5tkrzc+O7O>)(c-PRSZQZKrUG0~0
zH*21++~@rF;tQpYb8`f@*=rrnZ`X>bv=iz$Wg#8-U+9uUN>_Zl#@(8D=kycNcFxOq
z>z!TF&oL}iG_o`?Ydjz9`f%3jrMdtAJAHc}U%T_nydTX5Zr_!a3Y7#qg_-p&<lGr6
z_s?5eVOv@(s=WKF+&k7snasQox3*kJ?38a-t@D}uxK-p&*~XHaMYk@+NVsLc-|&06
z`Eud8mdpz;vL4F1I#ow4|K?1i+#j=@(tTVqzPPB!N(Y^Ptg&FG%)t!ajTyWT+tL)H
z&iz?gk#!=zaNQfL)R_WO%5K^ERr9x$K3LTnygs}nM*YBrq^E8-%GRe}|NZ@R-t&99
zCTzx;$77j#lM<~@e>z$DdH$v6Yk04mjQz0VP4U;5#12oj#1|$)ZGPNS!teN%)qk1r
z#j?4rYwr7d%GGh7W^}x=l&KA2dU<&rho$@DZMVIB<{PHWE6P1_x+v#==aFyoHMGoi
z7iO)#@2$M*`ih1hi~@JFSp<5j9_r|Sc&b<RIXPgP*O8k{iedJXm9L-ss@|j@C7btW
zO4pP9%l~NUdj8wOYWn+6)3H^{i=JHLce34RQzri{NZqvh?OHYS^>+eKvkQx#KEil0
z#n0o&q$H6`%1d?cAG|l;YsER<d)KG>=S-h{KiBqp`=iWirLW7bh*``i|D&(V9c=XE
zu^a#G`bkQ!S(iN9EB5-z<FB6YD$A$WfZ8#q7Ab2UJD@E7UEuouO>6HK?%4ir_2Xy%
zZ|lkLS+Luq!)(Dtj#=yWty%N+L5b;3ajB1w_9n;OtvG3JyMIsS3+?4Ro_2hoDa;qL
z;!=V~-xfdmaO(w!;I9ld)5^AtmT8_djSH%p>-}f%o^)Hxf8zJvNQJ87y$4ooHPHLp
zGoi}0w7R0==gud$i=2AG_9nF(8Y=&>ykBsy=JvM(`%=8a9R4uW3w^oLP$7GOW$wJM
zzmp$uDlm7j{p+(g=Qxntdup%t(ltwjBlav~>NoGaeZEL2Ib%P&`%>*jb$ip#ud71;
zSO{6n^_!*>DI{P%OIb~=P1w((vF`7ml@eXu-Ib4f&0pN!uAe?f@Xy~fbFIavpFYZK
zen;TO_qW^cZz_8mb<X~O&90J<?bdg;W{ZD*b~gFTi;F%pg}!vv{P}piv%5R_+M3A5
zT5d6&gyVg(F@;A(j~w~&`SY6S?S1p>|LweLrysLp!`$*m>(4HWHNEqtZ7TaeG1pBy
z|Hg5Z?#qb#Wj1ZSl|<G?);Q*O$Mj3SF!{0CiT~@o{k8Yh*{QiF)$aMl?f5tOYx>?h
z+TY{T?WWtVvNOr;zoGc0Lsls0+}q+y0$!_Z7p`ScDtQPRY)cP%#*_1oYu>8qrK@6>
z-ud=fr1Jg?)<y1b1kUX8IF>#~G)Vvaw%+z>=clNCdoV}!=A@g`HgfDWvk>9+w9?C|
z>AP~A<(H*F;h(ntDYo+5z2BUkG=AP?W0v3lX0oK_rN_N4v$mYsw`KW`M?246x_HWF
zEoh1~=Km?PpC?>xUEG>D6&J*ZrFb;WklH;xDt)rRj-Wle-rO{t`>Jpyc-Z+<xI1{<
zL-_EzN%M5MkMLgoDPQ|^Rh;^P`9F56uKHf<k$ds`rCDWM%VsQGq$uC^X!YUHy>Zu`
z)HfZM%X*@7|KF4xgBiQCwzY4)DKUTdq)ENyTYh}Hx*=h0%H_M8Hhy<c-m@-2C;Di%
za{W=C$a%(0*{?DWCA{r*6K}j8+O#>Tb<I6<{&?ecujA4McZ=~(H;mOgFv%eBg^%Ws
zJE9g^(@vkdvwh;cSvx@+ni$Q_3ztvH+4bABK1Afh&S<lkr|WIvr{&dhWWVy1SX0~T
zmcI6Vv0>k*)JxY?)=a$~D6vDHS59kfVE8ZZ?(geYu1LE5U)6fwJFUe==Z*>4$Gz}5
zsbMEB_uKBxQu|Z49<??WUwfiIA@BCJu=95d?t7cvS2yL=ej;=5f@9yQtxt5Vy=N_A
zPw0{R<XbYmczVyA-IqS!Ub{HWyY)AN%+cx-zfa9yy)-TTvnBJX>v~Jn(zo`=moZKI
za?fe8`J=7j!Mm&H>coFn{>SprQRZm%O@rSylJ;LJd``x;DrzyV{81qCZc=LY{-d#x
zLP7VU!_QuuzJBV(z3u{ct9uNNs3?lcpWDQgwM~EeHrszwYfD*gGuN&?%iF6MyE%F3
znbrPR-f3}HMP7LmCA{LYNP6Ul^5DItE5BUZmUF~p`S+^gJ9Cz9D=dyMbU#xsy`$v*
zd3L`&QJWP1?2g;Ev~82_+y2<QGcNUBoszevEzBnQl-c!wZ9fk@_mmUzo?mQyE9d8m
z+wZ5Wj=#}({GIamc4p}wl?s)8uis7ouFY?A!hP|o@HjQq<BTGqJ1c)`@Bi)--0T$C
z+I{=pnTgH2*?3!LcB*|7W6x#O-gf=OuBwMg$Nx<`e0lA;l@HIjUpsxW`H{pO-5?bg
z$q&C&R73Tyz1eh9G<tPmwe-{Vf;rb;+W0ezTz$9a;r#tRvX}J}bMBmY@>1#Wt!@uz
z9kX&)*V5`6LHlCX=|+kuh1Kl%8ko82`zq~qr*psl3$f^~SlpW4vHhg+iW~c;zZUDA
zq#Wd*5^>37qR_-%w+zi<kqrw=HpWc)zw(3D!+Sj5pZ<H-UAFP;&B>d6db;9L7mkB{
ztG4dh_wiiXX~u}RGcBL@?fd4dV8Z>|QEBNH4#hZ@wCnG8IdgoJGmy)Oc%<K$ZvA=B
z{&nl0tm$nER!cG7H-8$-YU#!6QXfw{y?Wu9w1k&w^6`3_hnKI|wo>`ztE+SORs5R}
z93FoB+uOD0&xYJOKJBjAxoQ`K(iE}D?5{ohz9n4RI>-O)+sgrw%b#z5`{CuIpgHf(
zc`xBpSgIrHw1+z;bpLBZ#UtMj_&U^nGRU%U_}Aa8Xumw^S?v9}`yS2cSvV^&Q+=}F
zP43l-VzZZTs(TZ4aMvVx=H%&9Ch>2x6Z?>(v*xa>g!rtTcBf>2SJobuW#~|QsC#!`
zfPUxSt-E)mT`aIPO0{yHysT?VM-EGqkh|P#@A^rnx%M5nuJZrxxm90v`+9pdH?u#l
zng6~j@R;}#v*>m4e_B`<U-papdb@a~<>I`bZ%rp`W{}B?Pmp8!$11^l#j5tt=d&`F
z`|^Df;>)^buKnHg`0p><Z4Q6`6oq&Hy|Zh5UvYZ=1mR!Djh4&~RXHjVAmW+1b$02_
ztwlGVt(styav*N)2ivLzufqeuAXEO4fR0^YU|?qJ+0RF}a?E3%6)qaW#PQ=!;K?(I
z;jDL+x7Fy#O`T*Ny?S|2|C9TF(~4pbO!~Rt!kRTwKg9|zPJDYqo}qC{!TT5KVRqLx
zymtI3KY3!udDfDoS67wY|95Y)_&IlCu9!nt{rV^N&h;6WmmJiuJF)uR6yy7OH_X3H
zds=8`a$ou75s@o%JI@3!$-lMg`7u_VDaY$o`u^5`J7;XQDl7NEdArM#J=e2Ln!v>}
z;hx}8CMGSVroHAz`kpR|Ir?I2!u9U!=e92B=y<wHfh&oTQ<lYvw`GD;mA~5MZ{L$A
zdA9jD2?>07Y?Gb3_Kaoq`_JcQ27jwtedUAcgL)y>Z0Xz&S#LGAG5@o!-yHH~(&p6T
z&h1f-9D*Dv542kNHn4{uyww(y9Pg>A|MlAU3?3N^tJT}C3CT*`TK2$v>VJ2iITjnw
z3M%m1-H^z+BEVR5*7UkeFw2QAFE86FIZV@u{4~8Te(GcA+_h&T0|NuMWnceh<|-rK
zDWJr8!!P;BTQh~$W0n6m2c2^7kG(Wa($x4<SgzN_+g%qwPTwnjE9my?6eX2Qoc`-(
zXa!4e`|9O;{r9wR9k(vdwO?%`Ia1_;dc3PkPt14EUkk2<7G09N!XY3!RoLhJ%1^zr
z^Sf)EKFlg<J-%9|bIB#mif!dq=Zjko={_~G%)YI((Yevm;rV2hhb#RQ{nEbfiK(iR
zI5+K_qSKuTW$zdCI&~b+3^7|(QFK9bXZ;QB?EQJW3b*Y!I7zE+X2OC8^O@vW9u{w6
zv5|Z8Q>*<=i)wCIf<>Q?=v5}6GL9#6jh|k*KP&J5<EM$L%=z~%ydG!IW`1O*qWiqa
zdLoBPhkncC>TCP04k>SWx?KB-{&QWS!>oVY&D@md%;I=bXx<dD#qagK2G;$yp(R)L
zygc4CWs?s_q4)>RbtV<Q_j_F{mi7HS?cwS9@IWK;m1|XQ<vbDw4ILdEVe4XU=FC5}
z(mOL#v$AsC6_2Aw*Zn#!)_rs@?}3*kN=v`o2n!B={O)qV;l&H<Lqn&!M{BB@%|4qv
z`{<)jP5K%d1@Zc+sj}Ml)?BjNRsP=3$%!fZ`nshnR#Z+Y`2Ozh$&)7+ZrYT*lKXbk
zl%n+lk2n_`Y+O`6`R>aD!Sy!}zW(`k=i&E#H3mw-;=y|zgd^`NI{U4j^XM4=g9#!w
z8<M*IEP8qD?dIS$!OQh_sTgbh5?t8PK2fIHasA`t<`zfpX0GSY+?z3{3k<y41C$*?
zLi~iJ?+aQvGbFbjickpKQM7vgHje_PN{h&~7e9x7_uRB&>$hw%&dE1Vwssw=Je0~|
zx%O_g>Wzs{ELgR_vh90YwlSx)bbsNq0}QKOjROVeur3l_zSl7(iZ#WO#eV8d?`b{N
zwfU!i@-&Da4S&eDX0ihhyC9>6y2piJQSJ@$PcBs)`J`FYwRr0>=J(OEivvw2PdvrY
z$YbwlRHe|WG1c$6naJ7j*Ku+sR~FrSUZ>W^tt&iX3Bx{hha+Xmb2T<aiECwVRlKCv
zvuN+hyRpd@sdJZwguMuFcptpqcJ9r8Pkza|a1`>dt5V=Sd3ST8XV59W=hj)?EGJe3
zF5dCuQTN4{C42sUyS-%ja^?wh=A7A*dHKTYuO6Bkqt@>Ea>@J2vuE2Zrge3l>O6k^
z`t+H`=|WOcU1!q{zbx65aFFTRx>)W52O61Y8l`gC+1csD?U@l@_jBpdjeVv}EDQeK
zv}UhpIQH{k*aIcarwhfb|FQPe82qWqUGP_|Ca2Iz+j`rzfF+?XWJM2Mk5c%u>F?D8
z{ye2jd=FE0?wzKpou3hVu8}{FC-luW&n|((O9du6of4Ltso$#MYIV6)Bz|R}JY-0(
zUUwCv3%Jwj>gxJ*iUWrr`yB2mO!i(kcNu=qkU7h6X?uQr-j0WC`~H0L25r0EQ~CK$
zsZ>pE?M#b8rTKNgH2?kkXY=uhaL(;*z5oAx-+x?bQdifhLbpJXb$h=>Jv%?Y|MJTx
zFPG0>wqe7B@VLs>BS&1`?R+k`@5dwVV?C0G`R)H4SQWZDO6GNi1n7j3B@b4mmvH>>
z^txHpC?pC6Q}_2=zVkR7?#vKJugZq~8yr4N%(=O#m0i9@p!wi|7S4H@4_B{V{qxIZ
zf5sInRxH@GNvPLN_x{pFMXMf`SpEFqTz*pX)alcPQn3g5et&zLe5^<E#@n)EJ(9&v
zPbUQ}d+b%c6jDAdT2v%tc{jKWJnsM^<{Z26*1i0cpNEHnib~7c=<V|uI{o<m{rl%`
z`az?sY5)HJoRd73D!(YPN=iz)kmc`hzx}`g2dmOoE^cmZ)zQ)K3ZWhmo%(<OoO#CZ
zGb}`>nhD6upPyTP@8q+yvm^J{{XHqRJl5vdi^V1H?ntf;>pq*dc*BMXm7kv#zL>C@
zr%|9O^YXHbo74SkYHA8BWJJWoHdTB~GRwR3LT-8Z`nZ_duUA`IS{7(<m6n#~+}}61
z{9Yw{`{9GT-|y?bo9E8acr@u?hRLH6tBp5v?o_|utN!}+f8Ck3)n<Z%f*M_?{oh_#
z=zM0b_4H4liWuVR|CaKwG5akSE|9c&c5d$JX}ZxB4;tBDTw5#c#4*QDJ-+Uz>gj2^
z$!~6KjH&r}G{Zzn>XQ8Jw`FE|cTP-DbY=*5EZ1DR`|P!~(Uq^)ZudJR`ND#ck<sSU
z3FRlxo_+fHeE$5LLg?<qkPtt?5N7bHHsF$_OI%4wX@*&@)Xtqd_x%6&TRnPCnetK<
zZSC&w_v`2X`}^Ct?oY+K9gn!;Dju>j<n8}kHfhqNAKz~0NA9b!Y;0`2Q*>JQPQ~Ni
zCr_VFoITq+B}HZX-7;xQOUpe!9(7NdHq9vU5Q|&C+}STLFaP|$|NmKMe%ls-rise#
zMtOHE($3Cmz5Mb>*4BAXj6Zw_W!Ciba`)>0*S7J?pR0U6_xRT9ai{O>EM{D>dUf*O
zUteqfe!c$AZtB#jJyND!>tc6*dOAJ+(_w!5f@_iKf#Koo4Tm2t*s^7cW%08ezi;H2
ztqIfa7T0G>`1R#w#?~lMC?A;0^zMDj#f&El+vOH*+cs@_eBIBK?#1x5$hC0Ufgo@*
z2y}{$ZlFl(h7AUX4j&E_Y3=CXaB_;-+W+^@pB?Y_{a&$R#e>8A_9{9$XZF5--*Pl*
z;ffU<^7VfvzIl^Vp3=B~zx~}^rO9`9mFh%q<7q$aSXgLS{OruaHEVjj_4kT2oSdv4
z92j_Tj%Bfip5C#SC7(b&@VdWMj~+d`kYO@q>eRrfD6h&&OTXolCruLa^7j5;=Jh3*
zb@f%R)KpMXSiEPC%-*>78~1P9Htp0YukZ2={r&u1i#Ak!&0?tg`!)R1rAv2e-<0ik
zm+wB>bopgT{kEGqH*(CrKX2ohyq{UBx2;{iPGW7?>D}-5c_$<&Bqk=l%eK|g>DjQs
zU`v#4V`F1Wd;9#9PUs55kPttWEEag8IhE;IP+(B}?99QetwF)ThfS}?G*6jyJAeP&
zmBGswU4PBV#r5c<`g|6tV7I?>4QBedxVaf69AHRFPQJM*m75`UciGVdgAFx5Kc&?c
z6&D-M^l5l4Gj-ZDv+T`TSGCx9rCgkxn5w_M`I)`{NTyr!qkZxF>sne{O|AEPdV2QA
z+sifl`BMW*`s-qMTm1j?x$?<G_lS*2tlD8~KD<aanmNNDktxVa#5M778?TIA&5t8B
z3-{0Xe9pRm!UTa5E7^YAZxVjXh4;ptKg@6MlbNXrI+Lnww`}*(L#^U*Czg0l-tl_f
z?iFj-+TL6QnGapDV#OQ=P^LNM`Rx39mmSBv)&vU_Y)ZA9nZY8~-gf8S^dg2=!Xeum
z@6PYkSlt$(vafz=&2p<lp1cJsu8V#OsQ$I|uKgPA8`jD#FV|0eliw5^yz-(oA752n
z?Ch<ME0sbGCkW{mmI!II?GM@$EFZY)aNP&S%GAK<>K?zpuF;X19wBpF8ZP{udP%lZ
zspYWdR3_bTf9v<ytT`*S;j?%rL#BFIhQ-pm?XvA>4}Mc}wg~I>ul{{2_goR{*=wQt
zvVPW8ueT}2oS%NY;dG&^d_AL$;!>NJ4;fuuUGJ1!_Ko}gS2j4V5;RzJ<x0o_QQk`d
z-ixxYuL}te4-R?qcUx{pS)j<#Y!!D$M@Fl;eNUdGTxBSl<LT*{cyCYTl`B^!OrCss
zjhMTK2M04dAIpLb8z%Hhn@^fK^W>pc?wvm#b?^Leh+EPifkD3Z%f#C!6k8G=9B6!J
zC4cqm)&KcC3ZP=`=B8BLcl&=no9(~A<gGJ@p-2VS3)VLba?^wU725P0W`$k%yK<Fp
zqLomK%jI?Fq?YsE-xZYXl)FykTd<kV3C$G+PS;LpZaOQzRiMN1dw$2{OZPlE{9f4X
zNR)fDCX6qqqT0bX`uEZ<*EHF4>$touPFyyd-R=;fBC}4p_J5A$?z7iZv+N%7sb7@x
zyb!N>e`Vic&!vYQuU+2wWb4*`0jEEo=l_4B)zWb(!({o_T^An~Jc(X=ZO!v})$9JG
zoL;nO(WNqQ(m1IQs&PALhhL+$>7;)e9hb}4qWf7y*x&q^le4g+e{EFUi|S6D&)3Xq
zCtk3A$j7*Sk)kW3fO^QC;Qn7v-}JdA%@6)mH}%2S#NZ|2N8jm}_nAqTY&8~fjnh})
z6S>Y`V5L0ABDZO)aoZowhq~Sk=d07t$7O!M_C<B0!j-;v@@`cztR+Hkuc-d1KiYTA
z(p@Kt|J?O|2cL3JytjT;<M*|F7qxCh2F+5-R`}s^np01B^?^=j4O8c|HL*%_{%F6w
zs#w46%D+3Vk7QW?G0y1~yQ^8d+oMG&vej<WD(Ab>LT~4Mo_Fxs3B&avTD{@xYYdm4
zZCk4>=p@nbzVV{3nLP)Os8i3xOTUY~p8nXFeqJuF_G{>uDqHirCBo@*OU0tM<tXaw
z^Y4x8KbeyCjPrhgi*$^srj(M<EFnqB&Z9{O9~R7+@V?M$WBz@+eLtT`gQ}aRrltUq
zqmONtFJ1casCc}|>+N}Wt*)(&KE9*yvBmp6pLhKIcKhzJ^|NM4egChuoXx3&yCFZL
z=8GHC;ue9)OQzhHfBhrfPNr_T+N!i|>%x6!T#&gv`}EpGvE|Qt0w2ucn!nv6$N7_A
zq~!aY9lp2rY?ZZ3_T9jI_Hgt2$>GW`bp+IF<n9>oU;JT_-F_xwyN|__%bDwWZ{7&{
zoqqJWvd9r-wkJD#{mhqtf8@^K7WC<P$9enW2NmxED^vGvFAH|OY&`vS<4cG7(rbKD
zN54*=b(~LTk2h=nS-*qX7uQ|6a>e1nLiKqSkE9fS9r3ElT68hPV5ZNvD_5@EpX2wO
zd*#ZNy3r3D-_(D*S;!Tm)B1wZg+tTd+jfn}A`VS{MtiF@*IGL_r-#qUnHl1z?{`|-
z-}PzArpk#N#!Ei5GNm&u|9xkxWs_der;c;Se68)or+=NJ6>ffa?^|!d^^NOWPY3%g
zwe0MA5Lv&&vUcJQmDDbu{9VOonVWw}em!-aX_5a~)i<7QMQsiLB~EAMMOB}_;N8Aw
z-n6?V--{o8{_OC3rUTpjHM7ItFF$(cWXt7eOSH~6-MzHwQ{eN(2k+c$S$f4SH}G!Z
z^rI3h4vVBMP}|?Pi)%I$598CzmO8r}xo%H2ei|xQS=@GK|1+=N3;Wccc7ENGBiPAb
zAn6om_2r*w|JvHp8^xPCAEv!hTBtv9k0Oit{7>7vZT5*Td6a)u^Pg(+9MNBQ0{Pv1
z{=Pl>XMO*@)7qOqn$(#X2vtbUxR|Ke&%9UYk7fM?{fUl#J!_9BM&>l_5jyyZ_iE1h
zAJuEGr_=^4y_)s(?e_c6mQIgb<UikTP266owPB|}JUl#msrRcZD}^g7^^RYdHB0Ky
zp+mEJt&@&$v<RI2wMxcXth=?RhX>ROnpgQu5|l*k{{47t_C0=AiRQ_ZCtX}z{<H?o
zvr=)Jy)&Uhey;OD_xqcSE9UwJL@55qUER9%_Uz@Q))P4tof`WyOzKP)Fxv?_eVG)L
zX8yji#BKR8$))>D&KhjkbAIEgn>?Ksp}h)UzqoyPe?TG6u72W<C(AXBR=+%V@cUmw
zFOH|&6Bep_A5b<>e5x9B_{c*3HMLc5PdlfX&u!Nc>Nfd3QD3X0n(>I|jA|~|2hxcS
zuNNN;OI>bt|58@<eGg@+y-r^fx%pmy<dwQK%j8F?q2k<tiJ{GxpY<>lu4jA8TYO|u
z_CLkt6%u^uq5>B$pG!*kQ7HQ4Klh}08hgAH%<ZS0SM_%-Sn%@Qarye17PrMenJjGM
z)ZRLC&snT-%5vq(m7g1Lr=6eowy^lkY~$t2kG=fkz+t%HrE_rC<uFE(eu3u3lTytO
z<Jsp`K5N|JE<d+^Q)`fAZ2+%=mX`X2yZ?pj*di1|pVmfqIDAO{rDSN8+7-jTt|Yvx
zEnc<6?&hJtydF~~#c!|GZ2Ph=<Q;oN_4x}TuB+Fu{PEwEv)qP>&8zoM>fKo9HlBIA
zw@Ey({CM-`f}e3arU>U9J1ea*Nk4Os%K!4GQI!dipLuwmpMR?!w65#pjb~dtSMgmB
z+OT!b-R@0K_q{LLTdm0TqBJ+0?apKkrC+Q{BG-@H%$zQgqnY}<o&D*v?cX17vE=kJ
zDSj4g>-uJ=;Exv5v}dbUZ`k;Gv-2OT;@MlKRF!_p5{`9iGx{>|ozkx}24CuWFL%7E
z;f}s{@4Wo~Tbgsto=Y^oYY#uNX!HB&!C41W|2SxT?%%%XUxk7oSI2Vp^AYI{2mKj1
zS}ervoD9CIbeEU>J5;>tM|9~e<F5TOKNF7J2-Sb~|H{05P91&~QWkOSYj!9(FuW6U
z+M~AAree;KTw_neeKuuV8zcUgrSSGNde%Nna5eF-4LW{r&E$CpSNnGSYTdR-<4(b0
zUWr~ev)o%p9v*Jj)X+#cGsE!B&CTu3?J>`jetmh#!op%u{w{_Aq+*HZ<QYb(T-{>2
zObf!-$AJb}&YbaCbFI(bKP2jS*49ZACpvD=yKA$py8Fb=pU-AT?kdsTxpQa6)+i@u
z=ew+z7Jjt)@!!Q|L*o@`<`;sqI4es3eLK~<S7E=}B+Gb>oI915jAoo+lG5pRJ>Yww
z+QCAA!KUkU^4_~1!6)b6S|{px+}YzjyT#L91%}$CPp)r_?^Hakc9N;#;P-Ws>oQDE
zFL`psJ6cOH=+k+{@9V!dD)PSf;8VEI^l;+gvm%S0Pn#>w;re>la_!=*ndQg&&pyg4
zwUb(w9)IJ_vF%fCYMfuA_WQfizncFIYfgNc*LZsU=FY^;RULWLOFz!=zb1Bd<NMz>
zX8U%9Kg%y<ef@p6a^pSoGSP?WEQ<_x%=5pbsrh5`oY4OF6MpYI`}RU+<^lU-?HBdG
z3VMpWFTA+>*!HUy9`O^7>htGKon{o>(6WBMaJSwp&E<a>42ta;)s(dxrX*Yac<GqG
zwmCjsHpRm^YR#1^R}M<`K6AHloioiZcO4^BP;jvN*?DihPEPyy<?>-usk1^Y0oU)|
z<8%(RJ5}*+=Z=<{#`CRi9$GO+ZUq}?#INJ-q0@<)o2!1d%)R?c>&t~%Cog3dSI&4<
zyIW{VMgIp*$*z0bwVjd=#m(;C`b)vIRXgS9Lf0EvG3R{eveznXS*D!Be5vzpk%ae8
zvB+sZ8TnS9e(amwv*7cCpSq_CKYZUP^it*9nWan*{{~Ln{ZK7)b!LcM<`>5nm3zIG
zS&IyQs4mW^*>GJnD0olXCg%4iPVHGL_qW!`U0~WLm+a?<+yi;`-#GQX_X?{@-lpsy
z`ne``63pin9`#I*vOWKl-F`wU`&z-bmtkuG>=_+6bQ=rJAKb6pbm8Z*#l~)rHcU-i
zeRkot6x-0s`zKdb-JM@Q{Upm#|7^2um%|#js!i^4=1$2y$@cx*hd6)k;13Dwji#iX
znJQ{|e}_HyLREurQh$=y2`*bum+|GGMb6WRQ`>?HUl>PLCCFX6>E>VO*zxE=u)tw4
z-?@ui%BOL+hV;tkx;pH+@>$H_Y2`<I`^GdzcL{r*e^x>3IvlgJcvifxbzWn!;Z1?@
z(S~d8&4w>L-2FdrnhVsqDePU>EBbr-vyX2>vzIPiW0>6>z#@K5UMFZ>Pv*7oi(E?V
zY{HfX5pVt(xraTyCUi}^K`z`RKl{V=i{H0ZI931Z_ILlQv~+XwuI?KbAFA}czml^%
zzh$Ce|MCaYnIfn2?rStUhW!x#aNxl2u;Upm-}bV()?W7z=J)B!E#vp(6g4gT_Uzh;
z_18rL;@+Nex~6||{_J!8S(CrL`yBf7)A!uod3!zQ*3Pgpa^mseQqXZ|zpJRJvwf59
z<}Ov~t|!O#`tJF;v?k|7PpS5`eKtS7e-<lT-LIGMs`cY`!!4Ixm5%La-)B{S>UEdK
zwkI1mTl7AS{QUIXqhmpm{k*Xnf4<C%+&kxzW9L(YYH#xs^89r^ThA`d>HgB2e5|2-
zPo4Ve!-wp{<DYzFcKucMbkh>aq=Y9Chia1oTAVtc8qDUddv@A({lvg+OK)2Eiq7lj
z`#I%YonGyYx%RxDP6Vj6D4bEBwJ|n-LH>^nrP^IWNnMN11$rl*RlFwq&#`9dp6_R0
zTs&0&)a#|GX$<!r-aOaKdNFPMoIQ-^4w&-qoh~fHTI3eQpnoTzF;MeG!2gK<&S&=C
zJ>x9T^5OZtVC%n|FJ`EinN2glUn4x%&pkI+_x1Jl&krz8pZxrG{{FL|L8LX2n>BQG
zRSgUT+7BO`r0RX=t76!?7|)6di|2ES`3|@7G9S2qe|}F7&%Mg$vi*;L{`j$@d->`T
zp7{89{>7Kf@7Elj>~DAS>Gb$>hg!Kme*F0G&*$^$UoyfIrur>^+-rXCK#tkxFPHs;
z0|Of`W-QsWXHLJ}FOGs(c0obGJwKn#ZqU{`@v@}odTja5{$#V+7qkA`c^}pjRJ*t5
za^wDY2QEriD;|1oa6Uf!!OEi#|7_a$#KQZ!l~aeqf|WtlZBsr)D<0W<py^lcb#6tu
z=|S7HSs$*bZ`&(*;r>h$yMK0V?!GE!3as*L?WbN7>eAi$Ml0_0`AF^?aaSY~{+>^q
z|8PD3M~UN#Z>L0kx*5A^-qXm>D>sHJEM2nMa$+_69?rN!3E6L^+I&2|RPOycjbf(B
zli!ImD<2ogde!6*kaIFM_+OFO``Xa7&^KRf%sKQrc28^+6z_=mFW2&`<lw_C!2y$x
zK5G)yx$$+*nk`lT;@EmSPfvQEUh-w?qREzWnyQwezkgW1o_u5d_p@`^V=O*=>$Q`T
zPfcw8csS?Ehc~^RXYU^r(#m=(qqE_}`paAzE6OD@Gw(g>O_lC`TK<~r?)>CKy)kuZ
zEfO<i99$MKYN{R;HQSaN_UZ7lq@8)?J9qzDIOU8)N&T&^uj_eYf6e*v$E&dABlCje
zqK0y8oXHdB%?M0P`5X1(W&p?f&wj}h<{hwzPjYWJezGv{QTuJPQ?j3J{|YGmVl^zi
zIdjp=LMek*sTZ}i;Vlj|^?$24FZ^y>x9GCM`Jep(EP}PnJHNbsnDo(gb?UK6X47YX
zP*Awmo_+b8=)Q?=2U33oY+;()-)3iiT=1fKK#ft+(k;<4QV%Al9}Pd*f5P*qn(+F!
zk^gGFZtY&r)zBfAZcz5kTkiUEfB*l^PjYXw9C#r8e$w6JekJc$>*=Mu{k^{XjOqS>
zX|)2`rJ~P1crYzm)G1xq_r~yFkkg}>&#RX9-&g1Q{w70h_eJ{&4|b@Wn^Dut<Nt1l
z>@pku+4=AGZ@l?+x$#c{q4_@71sA72icAhPIX>mV>h8GnHVH9VS*rviJfwT%C#(4i
zrEQjMm|y=d^4XIoJHEHJv>4R=sbEald=qqF?jAimy&Vsj1ZCfzTKDzk^7&r*rN<e*
zRN4Oh{e5}$_jgJ<Iy`&h`i~|l+S|{!t^RgmZS-~_QPHC(CMw@9S^w|jad{(UW#)#4
z1_m~MIh{p|7jyFPxU9Y!6dCCm87Vn)=1e17+q<#OYgzS}-Z93Vt$En$;TpK_3LDFh
z-zsX0K7JOqn0v$9JJr{XtxszD#fx_~t9SXeuU*q~>&%%n=BzVmHNwJ-D=Z5bs{el6
z%E<WR$Wg`wZQZ5c60HArv>Z^kldBDx5>R3_N345|Z9&5>oAcFI)D;=m&X?!wZhaNI
z`_66Ni4!H1lo?mt*~VL&qQa&>@sRJzTU)u8FEw;nmdH~b8k%*i_<XMa49m}}ztwVz
zPW|@z`^=}SR{S}8b7zE#;*Nt4?t9NrK9{|9?TYp6Z^TOtW83ruP6?LgnC^1m`KS4#
zR7$<Ytl^Mszc<7D3lCqM)wQgNRX-GzR-EzGb<?g7<s!YE*Pdh)y#2&$&%V%Pz74a+
ztYf<#A8WXGWX?{P7e28zw=#MKf0XZI`G0PD$0g>^C+=3PcG-1k;nubfVW}&QPuZOK
zYwObA_r8crowJX6%x1D{!Q#Hy;4iCJueF<TW1@G9W=hBLI@jm@=hWHePe^1r7Nc7B
zSKo)}MQu{FthGsHo5snC?mfQc9t_C|_r-39KQ)uG7ny5sczD0qzK8Q}CYkJFs5$KR
zP}<Ck<=9=HYpXaf<z;SO{`f&I_fCst#nblthdBAqjrUmHD_eRsB-PCCLF=M}`Wxl<
z&E37&@K?fWt))iE!lpYV<^GE772LnWm|;VhNZ{=4_xJkCOLS=}$u->i!yIwiMm)o6
ze*)7k-eUqHoh4Q)wNEZhdheDKy7cRB=MSA;1z+_~9ErNMVv9*z=|KS*R)?<(V{c^7
zTE2|a?y*jbo40Qq+tzmD*>BC;+>`tK9K{9N7F|u&)m~8ZzG}_VpA6HN-L+q{f3oD`
zmgyhfzYE?~Az{xjNv-Udz=Fl=?qt8pWGJhjdG?*F<t2$Fi%-v7xajzmj21Tm`*p(N
zx)NGqz5nm7oiFz(!F-mKz0tHM8^6B&yJ^{mzK(y6JbUy#SyX4)9$T-yedEuyJVjyR
zr*{=e*XH#K+ph0qU2wW1U{M>(<ju==xc=;OJGxM6+n%lQ&(>-)G9H$DtCw`H>?*7M
z<7F0ge~-_PIF;k^<jeD;>H3-Px~r$Cb!%)6JpABEgV=HV{qY?$s?t<0-}9K>&ZWch
z`(;$_{VDfnEiv8sY>wZZ%0wUM13U~>x<}e(ckr4QK73$Mcyj-?6MG(2Enakb_1Be+
z?>j!btML85o_yF&e4)F<RA-;SmKlpY_@oXTIbwa()}DX*%cI#0FJ#TS5|WpM?>ttr
zH!kM(XU?>Lb&Yp|H!)7W=JQ`{9=F);=ZEqut{k<odJ>#?<yTb>|M$+soa@pS_TQrJ
z-TK53|E~7zUVje92E`t|XDV*4@yBi&POtWzdoe*pQlQZ8`u8tu_!oqJ`N76=!E}N6
z<41W$cjF6x);HYV!*#bNCjP-Uwb^k~E=}!^<@jiGLEuwew}4WpSEZ8<C)?gO_4V75
zLaf4+mohF6IyyOAdgmWW-qLHq+u4q7K5y4Of4)3u+<4)ZEh4kme!N-o<3plc^&7)q
z-{1RtcyLsIf2Vr+v{KE(L#;ZoyQUm$W)BVxJ$h|z^z5s=j1l{4EMH$+TfF>kP^SHP
zo6kM&d;9O)iIJ=Ok*K8=^M3nG<MbpGsk_f3I6yN2pku^y%#5?HXncEn`}n`Vzc=2F
z{dVg8zTbUYwwSaCysP8=EmiUJ>GZvB)8?$QDc>wuAKPx^vh!k>RhpmH<MXvuUZ?ys
zR4%`5i2wV4riqlT*ux?j4~Cis>jF`aeBs6J+_~SY+3)_kGQ-v7$C0Wx*)`?7PaYky
z-ueEy@y)m`Tn+aYrVAx?eX@EsW8L-Q*z-4SKK-`%HZAYalF!*6@0Kn}e6&Vy`o|9s
z`dc1$RGpk#^LVB}y>#;Kdm3@KO?>ri4bJcNU;LsX;lb~-abb*Y0h5}38QWwnnz1iw
z!kU%kBEc<f%iZhrf5{n^`*FN+c1n=HXkBupWn=t{w(Qz4-h3&?b(gi=XNPy3c6Tj$
ze|z_nZ)a95J{LV}(_4q73+(27U!<7$C)sPxg-o0Mll*72y)aOI%--7hI_{QUdAj+&
z@1`B~ia!{SOul#QeQ9j5v(Ne0Nv_w{x30CTsNYe#xa8K{8H;_E#K<Z;1^>A?%OvK<
z#e~4<5cTi>9~f0-`%0<RTAs=Mvtspzjo)_OHL4C3tg_cVIoY~9?s{piS>3l+N|&Ce
zpFH&TDa)~+Mc+QBbKLh(b`k{T&J>-KuP<~zJX8O*NZS5e?d;R$!Izg@b3c4_|6E<C
zYBm8&g%0DqzU0f&zZsfXwy_6&{=sq5RJ6VL#{b_%3^LoEeg3rP?d-e1cbgj4$=uq}
z=D&Ww$CYVS=cejDT`KbSuII7!_Fb2nfA4(pbGxd;yZO=<Tka`mZ)UIG^R;Qmqy6_!
zJSjd_{zN2U_1ePIFKhpZyH;$E^Qlaq$m9Ly-m8e;b$=&rdgG&1HOH~!|H66Js>#9p
zhFmYWk5s*`SGjocA`9!ztW)bFHy=x$e=tG8?%r0mHLE|DJTRW=!@|lsamth<3mlv8
zyqEXocAN9yLBhISue1b(9_^fFI{WO5vuQ#?LM{OT0y}r^-1KmUd-CmVxeO|*s)aXG
zr*rPT7yLZYXeI|gzq+Mmqy!IJ-Os1f7snpnoOWi$$8UEhPV8r$TU+LGV1gpY`R}VH
z@UicduT@$5^C!#P+HDtp{S2Hs&o4JEZS%%bN5__!f<}f7`f)mMpFZW7+t+b&a;u$<
zjJq%IPWjp^>wbHQOL+Wva?<I2<^}=B#cqLntIb>Q*Q%%f-TTNsp~2wj@nl`CMOD}J
zz8BU^n#3Vv=)@56_Ks%l<jJlF1pIAJO^n#IdFj<8M?;AV?QKF<b$c$fwgk+c>U#Fx
zUj3!Zm(|TTs@^6QwC2<FMN*(u76N?i!AAtIPRjPa7Wn#TcDR*p#uvvDNu&F@e>Cj3
zOz3)}zog{KBJ<<P?@R(`D4)yxSn;%7EOG6<{&OO&_0PQnx9rO(VRYgB<?tqUlE&N8
zqfc`8#Afj<Z24Yw%XZ?q+a>KTRujLvb?rG@?$zj&^8Y`FV$37)Wy`&)bM?x)vlp$o
z$SPp`$$I<8!*R2{FU}KRdUsNL{*RwZ8t>d31VqY(zuj^cc~il}ko}d>>sxhIKU2n6
z#UJG}-~7v2>m|Q7!>}x5{-Z77fz!TbZhkv0X!>z~m-m)=kK4EYVmP`xe!{g^JX_if
zd=!;k9nOgA_T{d<<zD$MX}jae2k$?<<Mf;1mio>-MD}0frJkLew7yF>3B4CP#t{B(
z^QSfES7^p)uAW`-pj7Th{PvH|R%=DxR<`ci<a_DC{mB!au(vGwdQ`-uLC@J<eCGZ+
zy0@b?23{<%Y-(8XIZs6KZ`5|h(De6dzrC+}G8E@<afaJ#_9UKteRt~8^=gkVt1sPq
zOZ3+|exBvOx72et9Qt~H^Z(20cMq|ClW@Fq#hvv)<N5hhS+ir7va~F^kow0&u=3he
zji~dS%S)_I#C=+JCibHt<6X9i1*NMPPQ?6aIun02;)iL<fr^W%Yff9{J)d2Es>`-_
zqB)0S!TgIVvH#aFocQ-pc4qO9+WyBb@fNWzbE|7V3oFij^7ofy<o!KuN^^o6Iq#hd
zKd;t(;muXo5=p_XYfBa$zml<S&+hxt;tXBoVVgc1hd;UY%-s0NH-3Jjr@tpUWw3k{
zcbR0f(YSiwImgA}5`PNJzZ;tEpL(#rJf~>>?K!4L|5(0nu=)MdxaIP*lG7i<{s?7i
zX3lX=Tdy~X^RYE&@`l$ozg>Sju=6V1wm+5fmV0;V<y*?CyS1LmMhdg+SQK<7P)#S*
zjO9>5_>mNr$<e!FvR}#6Y_JKJD&d;j^d;#{Lx4$_!j<^rTMA>3tl|HDa!wL={Q69j
znx#j6OuBP3mB%6?;PkVeV<!5N?Xg}rFV;5g{Jlux`_9vv>yl6Ya*7N}Rku8)q9-BH
zb@D;(MAh>)>c9Fj|I7RgiD-6Tb2RSkf1`UT@i*O8idyYr=NEl`EUtIG9)sc@ZJuzM
zKP`uD<s7PABzf~^&=)D?f4>CeWIpWM@pif0rWI!G;pX@BoPFjV-KyEooKPM$bNA1@
zml;ASg5nouM>^XVYftz#HSgK(zxkf4FCVhJ7~a`9F*&fM&HC3~r?{_mmp<(){=RqV
z_suZ^<&(b)`+uHdA$0QCVf&4%ReBfQim{scc;<`(b+@(pb-xnazS_Spx|PAesJCq6
ziCV@Fo|9|28`B#kV!RG`H~!yNcqjSMtBr{)l16>^Ht@1YcI~LjVfwr;ciyLWAqSH-
zCT!d?Z@p|x=DI#NS69~4)3>i_V4NPbcgd3@RhR$QFFttT;*@32w`|&UNqK8%@Tyg-
zA~vOTUaxg^UCS;M5-K}8@Pms{T875Oy5s7_^E`u3Zt3i_`5btB&t+?m%bmxwgLcXN
z3i4_fcqE#TH@Pg=tU<+J%KGt5Zo3O65|6akF4Z|b=lH!#XEmIh`yU*fBV28o7OT+p
zVO>hh#IKyLrZ-!DA2C?;S>=nAGGm)T8c)r1>pCfi#IuTVHw&yE?lX+Jn=Hmq+9!4I
zPSO4?rkw$Pd{PI_D1L5Tw=eGdx=E!vwjbt|c(Fe}8l(NIWqxni#lrs$<t}+&>vnE^
zAkJ@Tbb9;dcOQa2WgDgTKS+GE=SDWei$~MX{Ma%3XVQ6XhMu=ow!FvsrJ`B$^Y+GP
ziOOF7wMU0XO1{l4_QaKU{Aa74^D9NoHrxN%dD|6@CIS1oI}#i;-1auzT=8&Ur{SY%
z*Ds}dPCc6}CnTP^$bZi1wyE)Hsb|j_ecw0N(o`ts;_80CUSY4j;%<REr{-T13kpe`
z{87-&FfTwNE&20(N2mR>f7e^9Rtj^vzvF)S&VBj8b>Z3no&`DW+T9~@SMT+qPrJ>N
zS7+W-*#G`^O!?owQvG++#OuvMRQzA@FrBMkyuZS_u+zn9eReYEi&wLfEnm$!BmZx+
z&aI0-VopU&Qs2I>y5YvfhwpOl$8PtV_9m}JFLk}vA%PXspYOdF-k{wY>fR}R`$fd2
zhg0`n$}3FRZV~bSQ=H|yzl}@^nMqS_d^u*vsqnyS`4YcIzQ_{UGVAVTvG2_4ROXmY
zvkP87+3ml>sp3sHcK@l~_&xpo`N)R2=`o%uUh<JM=c{k4`4|66OS|CK+a-HHcX`;Q
z|Jhj0&T+8ATJBg}`a&J+$vyG)NAgxKP555+%vVNn+21X$Y%W`4R@WSM&+m%0uQ|Kn
zw!Ffw{}-Np%Ge?EqWnyeT&tpU8)z-eR?Q&i)mMv-iiYp#mG@gd+5Z2Z$#?F=WE#!%
z@bnbqHC^xJ<#l66;o{x-)AeHSeBHps#dYVU9b;E_x1j`2Ox4S!d5_(zs;pkVe0eEt
zv!IBG%l5pxF4xz^-u|`K=@2vXadsY=ir|FWBWu=fnQ}@uddcQ>e8EmlAAG%>E>@T8
z<#I0+k5TyY@S(@<xlQ`}r+nMAX>s`~_Y4ykpP5P}ii#fX&6~EE<hZ(C5|P*cQ}zAW
z_Gt4tVXHNM{rg=OyL{Rj9nGa83~ehkd<^xD@BPFpJ>ly)G2TG^iQ#dYQj6TBScPMI
ztNvCxoHn1<b*j+8v|+`HISL{N4=CSPnQ9q-@=)yg%G~$jrF>o2OgEO@T74p}da891
z(}Ifk`<MEk2-xE85@Qlj_hJ9LDZ!}^<u80)Bg*9PUb_FDO#fD`=1G6wFZkZ8yyyDm
zcXdmD-*+|(+&A@IJ%7WAy5fa(8$;?c6ia=bt~CoUU;MeV@bs?wqY0U-OI!C(ORrUX
zYdW*#YfTVCi;BHQ*Y|(XR%?z%oZ2>F`^Rr-`ZxUk-Y@cRTg6?!c-e>R@0e~)E<4KH
zzV*oKLMemtT?hWwCswV}IsNCt-<@wBs2kPaw&(EObv^t3uCBQvIkR8RD$r(obUs$S
zr*WMJ$NdkVU9LWqzq7yD@|BPjkHS{f`V-5J$p?Q>__I6a)xSA=zj;MY{JZpbap*rI
zN%N|y42}6WH2y473z&I(#fu!#lM0%t4NEPizj9vpA++~okKvWlw-KkgHiYh)qP>-M
zCWFM`<QI0i>n=#daxd8Q<?0o&G{Ffb0`pg>Fa^6^`1>vVXy5g`sh2JmEpg6viLY7z
zqGa0X9V)VAr^?nH42x}xkIDCW7;D&aY=`ZOTi!oDcpix<nSMdy?AmR?U(_b}Y4N{1
z5L6)0d$9e$JmtVGRaSFrMO|O-Uu^aKfB>Uy{~KwE_ugM->b;+NDEH|aKi}!o|66!9
zoHp3>^zPr>X@3uFI{fCB(rmfuyTx>D*L8_i?>jd!(AmkL^@{%_)juCosx}+G-O4xZ
z{@$B=_b%H|*=3^Gpq3~g%D(q`bsqQAxL;;Z7P5uMPCE6*?fi#L9FH?pblc>vM$N6+
zac8b{)U)Z4M|+>|o@4S@IhOlbY~)p&*`){m$}abRp(MqlP%pRQ$<6cp6?4QD6MnU1
zY!7(-ZOZ2hzpIxl-6*lV=Ku1Tp!I$qru}pBd0YFpmiJiyp<6lc;wzWg#LRt}_v!J$
z{-^CP{R{l}?>uzV$!$gc_x-BUd$QZh=be~*c)u9K$HsJl436b%)-}BUw%@ttf#j!K
zQ;xIl2<odTZwdTyYs&Gv$NJBFlD+fyv%&UBFPAgR8&@Amax0tH;!sfhKHZi_;c02>
zlhF6>j*5r2uMW4Az7e;hYxcBn4+5U%@gMH+%zpNWC0wd%_r7gkrB6-n^!@kW#p~s@
zL*ANiojUv*++Uf;9^y1=m~;2_53A{OuU<a2C%^yo1T8Hs_ryC3lD$4(>T&#-8?GR$
z?bPA2!2Pc~d+)^p-ZSiR$3kUn9XT#Wd+l7Sn;c*JFZQxjkG$%%!*@0(S^PAe`R?y&
z{<<^nFIV2V`My*}chBy9=PTNCUH2<5O-Xs~X=8ZERNR;6P5XYk7Orf=`|s=9pDbX^
zW9~ScnfvYCF1@Fm+dn4zpJaO%Z5ecH?z*3kHl5*rYOFlHqj6$#Kug=~YFp)ZKPz{z
zgx@-$emzF5{`}8VZ+pJ-{-4;`W?*Pgq{CoXr}^&Z!xt~K@9M8%-94|=eR9jJMRz}a
z<+LqdF~MlT)}qMI_2(9!d+MQ7o*Hgk>^0~0+*o`5le()u&&c+X74@8NVb3^WV)W%4
zIi`Z+KlJh*A3x`O_0HG%b2qKJSn0Cwf3jYGtmOO96<PL|Su*nW<h`ocoEx{S$IjZP
zWcD4_=KXz3ysakx%M9CWcdsB~uFn4I%|5dvR9loddcH6Hd_kb-nuxHy-KE-|x%1^0
zt^ByS@y?c{qRUdUnX{zqr2=NT?42V2rsAy5-kpJ|PfJYZJ-f8G*X{O$cXhs19TB;4
zXA9Do_esWbmE|v2+8*dxcXKxP5>15@e=9F+y`1uIU9QQJb5@h`p2w?H#}}zKeCdC4
z#^2xm&8G+3w;8s63>4@(^mFsP;`tqu*8DxQzi5rd$vf`3k(}Q0yTfBX{+ljqzJ-JB
zp;z#)=}8+SG;~W{bJ^M0wnZ&p<v-u9<*K`mg$&=b^Yis*yRH8B?RI|Aiwg^9oK2fJ
zd9t&gU*GTF{gTGVa%E1QIg|48(o(tSYKDe_i#OWsoptuuqodtRFW+2I9J#w}?VC$W
zx&QskJ*_0W_<FpILCy@p196d_@7U!%(rdqXKb@v~NnP_~E>DI&V>4UgyO&Xu#B^h|
zbZ@@xZu;`}B6I9s!IfXG$EW_>Rmu?Z{*I>TT)!V>@B8A{$4yxu*Sl7>ZR)HZo-89H
z6^92G7S2eD;mdeh|3|U^&$_F(x1YXs#wYRJJ=xrZ1=YI)rd(XXCNOos#8rkxi;9{i
ztXtG3r|~Oc;rHI}6`a<xS8wS4w3xlbA#h7t()mAuAu>@4*<E$Z*A?+InEDo--`=*h
z=)2${nfoQOb#v8rrRywZzqkD0kBbf$-%aOu`OTo~TF;`dM`bGQo<`2ElszqRWBP(0
z(XXDCOxj=Cc4RBZmwDmKcsUljzQ1iFaxJV_KvP!kxz(QQm!0zc7QOnwe<^4e=kmpD
z%hxtFeOYY%z%yNT+bka`9)(S^D?j~RBz1n_(i&^uUU>#n*ZP3cAL?f&Cda(B_7$1B
z^ZwS-B5BS;Q~v&~Px<!!Kcm8m?;4Zxs~j1gtp64BY~7C=i=C$zUcPgz-}(N3_h)+L
zlC3Rn-k)^!yAHfN{Gs=q<BbQLCN3pg*pn+vCZ_Mo^0r>P^-aa!u*k`quWt?JIMg23
zvoiRRVQ9|Q@ad0Ntag>ZP~>;%Qm%IDzxUi5Ma=vZto!%2>WSacI*_X2RJGpv^6Ope
z-tpYnEhaZ9Qk#2)=8D7WcO0e*E@V-gp?NxEw|nlnRZ2G>7frupr*U%Y1a6-UpURMl
zvCg6QF52$gdoe$X>6k-!*4{~Xr#@Nty5g61KF`dXcmGDe{Tt6$D%$I2xZ3lz?RqzE
zi#Z;z&gT@m9-ngc<J_7KPUBtn`@ij9v+Ni@1J~&_KK04zp9_k67nG;Sm*4pR=Sv9x
zV|V7KrL8to%PMETJLoJr?|eeK^!$TSuIC?|D13K*{`+~4A0}!~JmX*AHF2&w;|0?N
z>Vf+@pM>muxAglq+e6j2<qj?}{k-4vtf+*Xky)j`iOV*Z-=&M|cW7VjJR5mje<$~p
z+3ZXFGMism#Rw|!);wN%*4#wO;TVTv&C)4xrYcSxy6ch-ge`~_&);9S*hXlE`wzMM
zFIxQSmb-0f?(g^S&Q$huZ4n3w4ZRq0vcT$7`JcOcTvyD=Sk&B?zr}09K8fagKCyqR
zoxDU8kEq<*9wz1>vmwfB=c=h?!L$GDe|17iKIl}D;*s?a{C-<`b8P&P!G8Vq*F`(_
z9GI*B`SO?LmN9Q5<y|=(D`N%EFNwXn%%n7O>TVmm?O*SvUie|Kp>7}7hnw%7-#OOb
zR%mzk>lPUaOE-ou9FkrW44Z<y?fhOo*#72O{Pr#D41X=!v(9j8R#L#?#lPme?%)0Y
ze%zK*w$ncZPx_-;ncK&<!8~x2czD^Flj=wOk4wf%PyJN9|8!Q?ABF{6P95thFR%Wq
zxWq9tEXP-)sjXz$CB>UxUCplkEZubbi5^qT%8i%o&t`3YwA*O;SFSZbU~2)UePX`K
zqPC+(x@q#?6Oq9_2{nt?JO69D#HV?Q_n*}--~1Azn;#2rKed{4sW!CbYuQqH=|2gZ
zH15Rd>8gfpvFkm5Zkd}91DDR+7Yi6&-anq1_hoYSv2MHIb(1$by9>^`!R#8?@#5a>
zj(2;bWse6%9z0mOfA@LE`I^`Ns_s;5PJSf$|BQ6eztCjX1M{BV4+;%wu-r29)xunh
zRFQRCzsGw;MM-65W(qx!|No;s!@#LxarO6OrN_R#y}ftYD<5y~W<HB^roP;(F2CII
z>(%O`eX`b14mPuE>XrFgZoZwE@j^!QYHV;k_u8!6W^>$^{9AQ%_x8O?ObKr;x&Gjn
zVsUu+>T1Z_jJV=uy2&Pg>Qnx|`cm@p_TJqN96c8=zBOvt(*B88nqi5eO-zM^!yLc&
zaeKA2jthc|w?`Re`&-MZJ1*q$S87zA=CAcDyY+O_HVfX}s{Cs&n*KL+pVMvmC}ui)
zr)q!Kob{UbK5yC*_BQ+L0w+U(IW~uDdD^$KWPknWDSe^g-u~IY|L^)_Kik)4PM_48
z(BB4Z-&hYkxE_=j<d|~*`kj^APVv?G<gV0i36(qi*(<wCDYM4SIQ7@Me5a*{qkLS?
zg}0Q>=WIB4W#$IC%^a@{y*<)puePq%xch(FniFwnE<OucHbL=6oB1-;)!O$jJ@cG#
zaQ#cmFYjKYYyQ8S%V79p`@H*KIZBvrK5LzS;RT16BxA$gZIkv)?R|N8$zi{D{-0A4
zz9;Ir)~*j+lyLU?+j%)`-{sz(>zwudb^4B8d4`~%4bP-M6dgKSn9gzY$lud4Z~xke
z{P`%#T3@4Do4o7t>wo;wCQCxzlvd_v^4Puj(|nP=O?ZY;48s*MnI&4rvV9sgd<_lr
zuA3|izqRv&fZy(v>*DP%>}>^EzU<PQ7P|Sion`42Q!S>gUo{0yejS^CHuLR_MH^o4
z6rA(9NS<-siyryByBgMF;g9G3D_6Vp-E4Z}#h|RG&wp>Pk}4I|f4-j6syCs){Q9A7
z(c<yz>~>%LTyU~&5uc}&_{ACddo~?Aw{On2>L}MX34;vj;^f>j<xBr?8o3FGU#Qu*
zdwq$q=(TC3pV)dkPkMgexj(q>?7^_x=Bj6|v@R>PH#+q{=bGB)8g{>z1<Q>)KfZrw
z)=)B~{P-Ww8UD$?T5Oj}S607neiHVc@yDLIheMg~2_>&*_G(l(z;UNv`}<z=I`+10
z8`g)uDf53iHLkeE#z6W4C%4{5e>tnUeU+b|?d+cRKXyZe&Y3xupHsREFLChjJn1#R
zw_wAD4=;NC1x=)QfByXW=XJd9-Bs#ri?=0vy__cCBqWugu>64N-WMfSe;W0p-(S5|
z@kmDV=_#?Y^BJG&z3;92zxX0UQRUzG)h(^9iDqWkR@?~Lz|_FtEWz1WEA^!4{r&J=
zGe7N`c6pKHRy!ZRedquFEcnW}DknF%qx4g+^X(;d32u>}%dh`ayUo&+u|IFhwt)M3
zCnOGD@Dtx<zy8!;FQ$x^Yl|zYU1J~b-g@WOkGp4XCGc*U_b4Y}lfBt)6|*xZdXueo
z`(OF~+S-i2v)ANe!LGSN+fpk0qpu73Db7ASH_5&IvHaVhSMq<BHoQ74X0-48(Wq4S
z{A-uK?%_BSsJ5zT_Vx6v&SfusOxu1*@%TQQ*T;9pw$-iRW4g0Tz@*a?CjAVyv$lKr
z<5uxyY008D(SKPT9=QhIiM9#6q09F@MsmTrLziFr+?uoYoNctShFRl>cY8H&JdNs4
z&G%BS4xYvEfs;@5=N@j!vfn&6Cow*$=fA79ul|dl&eLAgm*-}E+#yr&R99B?<%%Qy
zHsY?U4`*(FxaGFyt?k0a85Vw;D_4KmlP?=Ky?El@b56O!lC6spzHl?-zn(YQCt`Ay
zC_BHL&APTFbLPlsX=&XNl>7Mc<B{XLl{T+hwd%&sV)e|-%uQ=w+WPL>mv?&h-ZgJ_
zoP4!zqoV58>Te|(F-MQ9&ML7ekO|DVcTZ(&n)7bqPLV?;U&6Gsj<;no1O{5V7FuPU
zh$>z9#wcf^g;AAb_8XUiL$WN#;<Pt~`A)dny5ID*{LSyBf;Yn#nU*<SG^_d~@^;?k
zXSW1%mu5~ZtLE-rx$Ji9vE$iUiyL07{L$9SbRcv6vV`Ajgo9kS8rX)u>Y3}3aQ*cH
z&x$<(Jb8zMU;g_Z!+NLxfO?JyXYw}AwRRG@lbI%!PTjrYL}qnLOU7Z#lBn*x_i~(m
zz81;*)gU0UH@n9Bp<<s;Vd&)B5w{Ns+%in(b<SAK?&Vuntp8^k$6Nbp7yc#pYZ@Jq
zK3IER^<P*0uH$P@-0(T}r~caV?^$`)Ssfo3reE5BJLP(%!4LCwl2viS+F`aE7oR=W
zwjeL<`^VG9v6C;&YH~|mYk8{W+KP`6Yvg)=6waNoqhLiq3D+gX$fCzpl`p<OUY;Xe
z5U%um->XyabJlM9e6%HWlhW$i#Jm6OqW;;g-F-a&Re{&Dzf-iQugSMful1fWOXuF|
z*SEw!rd_H0cQ35{wfPHiyIJn-IvHhe&;I$#wDaMIO=*v93_jQ{<Y)~DPUrD`_r7)a
zvn_WGR(*|Ws0a?bIX7%ouIP`Ku`eZO$*s2CGOcRCX3L4jyM5Bq1EuZ-70I;fyi}F(
z^U`b;n7M;TfkFJyQHG#=!T0y?HE(M<n|WYCiN)fi&mW(hG_7lRz5Vq0^XZ?TomG#X
zQg(6H_UA7f1e)f|ktr)V(ET|@vE_rtg}O~EieG%NUZ-W{7&x=N@Jqz%gYo<(#tj^b
zN(YoxpXlp;$=`dUPrRltAmZk$`>}hS+$UH)TAlVb{coLO_UC>1+y4G*eE;C>-LE&-
zS>{fAdZIkMb?eXFt8az%-OY4fy`%2LvSa_2y)bo~C-ZM>M#b^JQ+^8W_P)kkArZ-t
zbMDyp$ye`XumrSxTcH^mzi;X6<K6*YKR)%>*hNje9W*^G(~5uNtvPams<KO;m-hCV
zU(%EO#Xns*pmZK<?Ig*Cf?sy2P22Lke5-|9@D{h;-PhP1Dwk#d3yV!q+%a3bN>$<B
z_SlyhTh(~QYmHov^cP!xki8di>U!`snaPjOPTOvLVfNOd7iaPgiM--^wI%Gv$(VWm
zk6PDl4SzZBo8*ir=RlElGrmuasW_c7asIxm$??9Pg3)&W8*<}owe+g97rrSxsCxF-
z?W|QBAFhn~_x5Ui=c_|Z$Lv41g-l7V-BU3!a`C~0Z;Q8`S-NC<$Q0&;?N^M{Rd2jz
z$^Xlqzu{lA`JLZq9?q>OD1OHoS-o9+?z)eS`CH}ghb$}GJ(rbR?1X0UvW^E268dY?
zHqUfyX1loDUw&i4L8h0wpPqQE*}C=J^d(7Fbyl_2m6lTR@hxHAH&my0EL*wtR@dfz
zYI81R1o)`U+1h*F(|2-t$LEe)g=^OehJ^g{120XT?D28m&ME124-79BL`d5jW_g=$
z%+K8PrF$30{S$?U%u`sZ{=YME@z97e7Th~u{C9m`+yS3_zb`-Dlw1j#@^6XGt*?g)
z|I6`ZbKd$j=Wx}0iS@Z9zI!@fi~f|;kdjwAS8?xeneM&Mi)@UhhPiKy=9|3r)uCq-
zHO;O+39!<6vSz=d*xRaU4KGfA<g|{S(Zsgkg;a4Z+tK?@FaK@7BdE!nQNozP#ALHA
zRD6v}^<C2-t6S?dN+P89dX?zTabCOfVn)L1-1u|n%PyuQ>B*iIZM~FPzLuvoV<W?t
zivnJYuTR^%?d?jPEN-KX(@d8+8nl%h6u7jG$2)Fg`1HWq4Dqgm9hy2~|6A%*;(l+r
z@%P-{OL4cW_|lRm%-cNg_1&Db8v)8sF66tLTl{E|1g${-{(Nuz&Z6tj)@UwMRGe~c
ziQ>~$6949uFNpmAA~5kuzShyGt3Rs0&YyQ;=lZXrU114pH+_B^n*DTNzV)^V_Cl`O
z5`UBA4L{sdVbI!~9a(cxYv%r?JIhxTO$l8e>{Pl|cClmgI=lEUZF@!c>|gWvdWGxb
zTg?vfvQfPmn?EhwbL{i1_iv_qbT0jSv~clkmr}+nw^sjn|1I)Uy=4Bj${w%P%eP1F
z@aJ)Lw-NV^+I;&5;}*+ZEDl~TO9PAVpEACvRi#vuv~%Zo;}UMUBdVR{4-0NYoa))8
z@k~TP^7_^4TJ5*<*u}2=pRdz$p~`UD9M5DeHuewN7t*GOxCXje$nbsVGTCp{A+f*j
zxsv^)!=a8lm?Hgn_U+rpBWH6XdG;cWDbuIVH<0WTudA!;k+Z#(9G#e`czb)ky{FLM
zQWjR$i`(<#`*W-I?mL?FY`Kx6qvP4S?T6d>Hy1xYCsrj>zsdV-%Rl+*=aLekQ_UVc
zzoR+RQ*H7+X#oy_s(dD`1a|F3tKaQf{rZ-ub*lKLcehTzdbRG?&1-EP9ofzy6O^1@
zcyOpXI4SJC{<3(V{A9D2jSdNW&#!-SFZiCd@%MYh_oPB^6dv{qO5;A5mcPg#e2P>;
zuy}hX>#M^-w@>w6-eMNiH>JosyLZWy->m}w4<<{TTPD2n|Eg81N)BB4^?$K%=aZ{4
znakZ@Z~6AFs`@<BzPzx<i(@0BD$7G}?wvo`v8{vcF?)r3{*~klzdk<yIKQJ&aUR0~
zTUY5H$NQ|M;+~aFXVtvRn;p1#o8i+b`IAleI7i*R;KwMi;MAid?#mZkuR3NmDgJb~
zcAwYw-$%Y24E4RH$hNm>f1vl&rJs+LH-4BEk$-7YN$BFsf$zDMU)Cn3bZ1L_xm~gG
z=ghxzg{pqc|Fz)r=M~L5s^8kaW}Q2)%4_;=()#}NWG|~esr;K;*?2cjb~+h#S7K{&
zmr=pfbYa&o75%;MPn@#(XPv%zOZeP9mk&;R&cEU9Q=ZH|(?^?juROIeAf7>1;rH=H
zed~8_-IAZXq>0<l<B9+Mw^Q7&)%zdgkMCX_Z5FVjp8wsirgMDOtHsWXGVAYJbd*8-
z?^k)F%ws+>)1tU8m4E)a$GUaxs!6%;_q*Mh(aE#>*D}BO^7M^ip-H(yFBAK6Osn5V
zb{|d3H25^jCsxz_y5*<OpDVv!4NnaU66);iRI;<1ci}?7tKQJ6z4KmPUfykfzh?8{
z`;nP`e!V4Df>FB56rEk3Zp#faE0np=-u`&o&4RMRyJ5c`_XmCasQBekcdMR8#|3Xa
z!B*|Cl9!CB=g&^%k=0`O^XuEvEdS(docEV3Y5RS0+T)wqJ6>OE&aA1mWfgn<PP}*i
z{N-z>c({LeOIfvIju&`C;mgIXX%|vYPCP66>T5>rp#sZO6Z6=oTFwui`PkEV$yZMG
zq#K`=3?8~M)V%7-GGDIqSytvM`;yzKM>EeZ-c`W6uFUDKKb!Z<us@5_nI1^n`A(6k
zI{G?wjj7vWb5*lH@zKwBUY&A*vENMNpX{{9BJb;$eO%(Aq_KFamDXIxU2k=H#Lqr0
zjw;$1D!aho@A?Drs!oau-=va`?NfJ&6?C89;HZ0SW9YlZk6zR-ae1_9YJ%qd#;t2!
z$L+YbDR)wfwC%&IijM<L_U(xEwSCFDZ{c&3bGN-#Z7kE6%2D5#b9e7L$-XY3C8rxN
zyfA1v+8E$q_Db6JxXo+1=*YQAJ5E+E{8)Bc#Ov{Dw_UNNf2GWQ>I^+Y(zg8lYqB)q
zuu<fP%gcHHACD=S-Ldz>G{3L8{hPM%PFb2efnj3sdgX^*I}hzYUvNl0#_!#%R8<FO
zUyikbhYw`G=BX0;R9=z)s`hZLRFDYIuiPe!ZTp@s^U1!Fz;S8u=gR`dhEp`_rFCi!
z+wR|dsX6q`-vg7i7A!k(s!{a#%lPdt=YG3XurQ<L&(pa+cl<gvPaT-i{;S*Y``5?u
zALG5Nw+hdlKaD$HTJzOsmvEW2PghF^r+&QW#pC#u^{VQ%Pr}g~W-a15^Q&S{$LvQp
zWuE8iK7D;ZcdF^nYi%Fz`k8-~j$3>8?z%_I*4#R%T7Of~{hRUUS8thH7I7T=%KxD4
z^P(RKzSnvA8GiSfN?qltYV~Yxiumq*`oh-@4z^QG&;2^IoIzyT&6S%%BmUGf^)NhE
z))%hsGCN^<Q+~7B?_|yoFV`>$zPSAF@r%=k*9S(-R?XGpJ~~aNOl)1|LWWlzLf(3=
z(;l}-+TQ<vq9b$3^orL{*vu>SJYK3To|_(<y=5Bvz75xcT}-$C5}2R5=g6MIc~X0o
z52q_EopW)~;m*x6=XV<l_^X^qiK_B750$9XTDoVQws4PJZQQoQ53@ELSbzWZ;a>GA
zKC4U3mi#WcvqIW%rjO4IgM~*wZr1D#vIP~;TV-r2KGa`gNHUup{r8^L?4ZX!i?-fR
zh>E(EY1**n*1NPHsj}N&>)hVN)ab_CA#mv0)%3XnN>Ubm?icNXK(i1x?<6l=x%<cL
zx4r61_w3aE%q$Z6<XQ`>%WtNh{(U`fS?_N)d|te){!!#+-I<kZ9@btGi<hhGZJMR?
z>VE8QuInXMUqfvxO=pJO=;Hjq$(oSz!-Q{ob@e5F-r09PY`>fO)MK+qzv8hBx%ppO
zJ-DP;51ii_{~_fS@1<)gxjGX?uA~XSyw2Ugv7g20^`#STzf5&*7wq7E<FK3mwYT`&
zDS?W1d#uYh7`ze{T3oa9{ilkLchc3T<*7fe;N_d1Q}AYnnazyz=37l}wazNNA+xEq
z(4}z49x)!z@S|o|cCOIfbkXLPnaRzbYbz8>0vIMPZaQ)QUeVr%!V3<+ElKV&GkUR%
z#qe9>lD6X6^KYoXR_>{<G!E{o-LOAk3)BAy<?A)3o;Bsq{USH57h?Ic(_m8Zd`T^?
zvS|~y?s8x{GGF@K8r8=w@k`V<<saYA_wn+gl9d@#+qN!TeC_4bcU!e3m`Wo~%T7tZ
zw%~=xu{-mRT)6+8?LgeqoQE<h%(Y&OCCA*>f4jA5+Ubk8E*;xjSo@aWJJnKZE#Kbt
z^0mw39PY0aKk@5v_WW3tp!;=_4WE)DZ)C0d`0;btiQla)!ZPnq-V?Z3Z}2j{_SC<8
z+epT~+}kQ`v9-b5-6P-p`(m3C>#G|ap(1#4Ue%PS=84tjvfpOCU+tbR?tZQQe8=nj
z#7}!aOP|y1J(sEKpdl;4`?}Cdx_<Xr<%@s*NNu0jH#uO+^JmY5g2MM$TUtggS+;E3
z51v+mmX?-)m^-Gm?d#X;o6Y8(e){OYzrSzpzn|>z<@0CIIVDLq4E(tcF3a3;>+rh*
zk??mn91q;s_`=z_bI&`gz@53XOK#^#RDTzH7P$CC{H_o)(}ovKO$O%0lU8JgX}j!-
z33+?3SJ6)H@&d;nU*G#5xUunyxY2u_t1n-&_{?g#c7OhZ%*!lYN^f0VC4PSq{O4@D
zf95Uc_6^r-+qOMEzBK;-KPN*e&Ut3OSKi!K|9bG?4^?&M1lzhj56iDdmMAJ}Sjiqb
z{@Ek!OI3}Mvg7K|!#*K?mY_pro|-5=@CXmHW-Kh`c=MG#aDrKU*z@&^?0((I)LybJ
zV=d2`;Az`MIRmC{_6d8s)+TbJwQJ=y>r3`k%NPuf$M`wik<seYWp%jtOW5|+*<DiG
z64u-K<Zhl4YjvN+Y1S1dO`m9my;J``;jqv-cw2X^wE)*&y>kLbf6tq+wEh28iALqS
zAx~?2Z%1~!y{~k%j_&l>7%snP1$QRntwoP+9CzWV<XULBz|=*+@Qvlf{h#kyrDr%+
ze41}~<!QmROP-NwyMI4>CL_pXJn7on)UyTFIUzE4ydE6reBtBR(z|oUBHi9hp+)C*
zZ!`?Oyl=j0!{SwUl34_~>Ms7>v&W?-S<2Q+CUo9e_oM&jr@m?3&e5<UbHDIW>wVMv
zP90-iT|Yl@#_v9*=exJ>E}9#ww&1^nmT{ShL>j}Kt-Y*qTbCs$iad8z5aeKZQC`Vo
z$0(=le{NZl-Hb1budkK0wQHGeHdmj4?M&a(_Uf`nTPl|GNd9&ZN|yJ?+IV60sf{0g
zUY)&U@wSbBU;QpSIpd?^A(32{{7Xd-r57Lh67H6uyZN#BMWfa;KlORC4eA(JRDKj4
zZu`9F*`{eXD>Z-YSKq?8JL#v3pz%V(X7?*I67qb%`*}~>yRJj^`MRkL|DL`pX|##I
zRJY?oUys+le|F*bsurq$|2B8}vCc2arbX^<*SX(`O}lxsZpEa)T3fjV{V{jFr(Cyq
z@@|*Roi3#v2`L=>F%uQ)z9-E(qy3Rj@&3HcrMGw1F7s#GvFtx{O6a?XzZc7wc(z@=
zDSv9qqi?Ssl=Zzgy8pE8Nh`w{zbcQMlhK;|*CZ_u)jr-?e59K<*Zf({y;Nmy+x_x?
zERL_@+wks((VRU0D#o>o(vwOS|2_C@LrL~KY0ah193OQ9@~_PB6=wE`{k2+qc1h;i
z8CBCO@>3O!-CG3~ybjX+8n&{a<-@&G?>;+)2L`^Bxu2u+=veXMPQ$r1A&al(KH7TT
z|6irT(leq?Ijpaox2$7{TVb!?!ohYf|I*VX^V84XoU<|Q`I(F6eoQ;|ypNU9yMK1o
znerE2{}!6wl;5~Kqxt&AWfPm`YR=PJI{W>me}~`v<7X<k+fbQQ{g8jtzIX0DEA_YY
zRqjf>V0zPggL&sHIk7rD?qj-w2irWBlzhJUPrb7Ief*Lsx}v$&-R5Qz4$F?kX`4N-
zQ)OIs<V>D~{r!FV{Qj<Q%523qebTkrZsYy$XO;iI|2HQq-z?tJ7J7U4JBPH5yCZ*l
zYZ|*%T=OoE7gPUq`fbr?yM9AYL4(o^1OC{n-ZmfV*`G8%zQ-mow|B2e<$qJ(`mNt4
z#y^=?zIo5B_)q5~44*uUE6o*l`S)$w(bNAc9xMtI?b*L)^2ur9{APdR%T~<#`uY2b
z;`tvdx{lA6KDYLzIG1;)?A-NiYcDR=(7*9AGXF>0Z-eK*HJvgS?U$)ck9WIw^Lq9^
z)8g{eYyVrE=qxBds1rCXuyyY#&j9=S9!0suT_v7jclX6!6EXQ$rxMZe^)9~;$Lr~L
z3ikZCVAuElmeZSp^SZOPmy5IhmbQIx_!mFZgBQz6*LYP1_{{&mM5f^4)Qm0jY}Z_r
z@p!aT{KS>*@nQ^Z4GJau-u|8z`t13H>DOLJJeL-^<o9}A^7bp6vR_)){I7UySM^8!
zxmWMC&HjNc83xC$1n0jnoWUGDhuNXya091*NOZf1sHmv~I~%{8&ZSG2mhAS^w5#~=
z;Mm{Vhn?%Ee|vLNxt-^u%kAUGj~gc+<JnmDHYzedgp-r=;i7Imp`%BSu8G>Z%KP{1
zMrL-Sv@;SL)6PoGoH+5~ho03dS3Z1kadFWN1Ap10r%s)F>%JyPPA7W1UsiKdOZ@&i
ziARqNjvTFAej|ID*Cll=uK6o8)|-8MbnP|&)HPA6wTl+D=vmBIP<&o=+nt!qw<#0L
zw%_%8`01(9qgmN4$5NEOJnG*2Y|GPUL4VGg^L`F{cc(KyNT_Xx1(RF9T0%+km8rLr
z7Jg}$-?e8t&uq)!A1-cYf8GmAdVV=;&K>T0bj7;9rHd|wg1Z2jPF`V3JN9bV@;EAc
z%-9oTv6eN$E4c7h*M*<Q9*f_bQMJJ2vAp_{BUhx9IwXHL2AJI2srgvFUfZFl<Z!Fd
zOSQyLUX2&3DnGjS*Lm-lYx*SbcXP=Vxz*hPKlPu@IL+wz=10G4!T#TcQAHnlCGQ7F
zJ9~*&TIc0Ye5jK2Vl!`1gxB`Kdp;L69!P86Y<@6Fc;~gg0F!+!{QqWic>m*`c1icf
z>V5?iyB}@ynwRNq?OB?`Zrb|VFXPXLgZ1La9&D6ob~BOT_S)k;V^LaQ*$>gknV;k5
zTw~(;W}~Lu{@<B_Mg3l*W>VXRY44rh+cP*%_L%?Z@A(HSY_Glisk%nQqu%p5j{?K-
z{k6_)D!qbEix+>N!+OYEPck}in~8d_sAIE@-1BRX9*g9CsxaBP=4wbvj<Q0g&ao5s
zRPKISv*OGRHQvOJN;z}XtxiM+`&~^uueQKSyLZzTUKZYYJ?BJ@TyUS>v1sl62b)5?
z_U~v^(x?<_T^WD1^M0w%Ube({)>3mVw<IoncE5T?$Gm^mnY!nel}vX(eyjSNlVZz)
zM-ResR4s$#B@~_9;w~8YU48gg=*TH6%XRD$cT$9R)xZ2G_UY-eX#o>MogMV;YtC3r
zTGydi>shw@Q<V4HH_=r+z4gA+O@H3g+`g(Wx}yG%ROP{JW!FbX0~KsowO;qiUsARF
z<16>g>%5vn_KSaa4*9-(_2ZY<aV~+y4W6=FYhUk{aZ~waylTB<uhNg-zO_g5<2@$3
zK8-#9{r8`)#h=zzPj0>F?z|%M`0H}jZs*FaQ$j6Y2xqF8INT4reyDV2{yiyip>6ht
z2{SHm==S&3#{Wrs!1PTl|Io8lU%fULE^_(x^;u(JK1cFoDPOCj?di*E^xx=dbDN)=
z!r;wsqpW^BPWRDS=8u<IKYaRW-)-wEy<w*g59jQj`R67#tv?laDtov5r=XD7$zK$b
zmGpBoCd8e;9K4@7;p;{IpYLAOGe}4n&6A!a{^`LC^ONiDxc4q@ieqfv%XQ}8p8T&9
z86PJ5{kk=K;~Y2U6TVIztU;%$w9ko}xW!++RCe%zU-IVNo{>opPD<B)4BQpA{#drm
zc7086o*Qps*L4;hdswtnLqlW1qD4)!X7yce&fFSxCe3)^!iBu9&Y^zxe#<8xI^=Zf
z^y!sr-~QOX=JHE}*=Oe^-CVBFdg5i;z1wB~O4AwC-gYjpFZQxMUoYuYSh?NRLx1^2
zhNA5Pk5n~N_bz)~Cbd|A&r@^v-i-6<ukY>O8vlMtEwj_HMI5~Ry_Mas+3nn_PO81p
z)Bd;XSV^Z-M_8}|SCoC6f6q$&@4dgahj(c%zIMboc%S&zb6R5mYo@aND7b(B$&neS
zU3*sQGukcOQ&hLgL;D}+^4kX|Y&dyk|8K9gm3!_kd3OK8hLtwPPpcQMES@vTBTe<*
z$u&o;_qJ4J-2M5f;HTa`i%<HMb%*j>91N5nsxj3bY6*KGA!vB^a{R8F6>s*-a}-vu
znR4gO#q=LnrzyF8`}+Knp<L^`J=xWuwDGAR@A`f5^>wvAeV$wbjdf9fYPaqwiLReG
zGk@WVLw-&z6FUx=T~`cU_UBc2gFC}s%X8CPKHF@Qo_^N%*mGUkP2cow)!Oge@orGh
zz1q*eRmbLiYs;UxsX5h#&ez;!%~ikNWWFMD<H;3ucJAOU>HT5(B@F$C{jPm)otN~*
ziuI|8b$)gU*TUvK!F=M&!#Ab9%bWQ#w(j#Y`yF3rtrz)G`{aS(ksb;6bLT>q+&;TI
z+*kDD-GdwbVQT>%t0}h}x_IR)Z`X?#3m13FUE8rw)4FO#YW=P-38tnFSxdR#3YDv@
zl_|MVw=bmqS^M34>D21fua~)xoL_I>e>lkd<iuv);tXE5w%FghC-?oEpeL^H>mkCo
znl;;1(l7e4)sp|M(~Up&wfkk&Y=0unTGVjc>T=!hZ*Pkp9B6dnaNJ+_cgO2>yIm3!
z6%`c~;{t_mZ_od}>s#XCHp4A?vXkTP|G2&D)vDDkr=LFh@bK`b=kx2?6qJ>lzkDf~
z^je8u&2P?$4T*<Ay6x=jTwGlhTV51>akmu|6pX3=`*qQ>Wo>ij$Yf<@8O%QW<=x%g
z3w^T#)z?l`KO%kU<)7GxpPnu}7Pr^n+dJJYjEo-Bx!pZG*H{)XxOX0Z5x2E?xky#*
zYV-chtGHSg)O=23kSP^hoVR=KAyMrm_ZK+MJFlnIbWX~FA?N2$nfk}PnNl_qkj<?z
zV%*o(=tLHOSP&j%@v>yn{*=xy(gqB*DN8Q=`u%uQRN=H~r(W%?F5J55+lFV)%uc+?
zQ+>5uP1iSS)267H&Hg1{jFLBRd8DOvw--Fk=evY^pJ!W1LO}X0>ot`-V#P#y1=lJv
z{eKY|_x!FNw`;Zd$xDaV&z)e?b*w`(sjB<&vR%B*4hoF>KYSKE+r{&%&1Z%5;(M=M
zi)_AHNt!+i6}<8~O@M2k;yp{ZIoFtqw%=7+&AsRH@!ze!stS2!hySzgw^8``?L*PS
zNAsiXH_bH@V-i#^*qN)W`fZlam%6=zU2^v?6z>W0b&U1xzw$bI_2b)`JdKB=Yp&V-
z`}^_Zd;ikB#motw$GjC{jcQIzcDgw0!t7sFSBoa*NxT03r`CPx|GlX%R~LR-R>CDK
zRmp#0Wmb;q&EF?}oVU68e3z@!>(~BIEU!CE4tQ~E&*79kpF2u!N(H;6)O~7^`LMj6
z%Q-^Eu~|*nB%{c=dil~WXZb%jSO0y;FMjffbdbx12PZRX&${^TJ(tbr{<U*Co1uE2
z(z~GdXNw&E7qWbjS3h;hEMV7a!z^cc3C9~ZPVad(EzkVt>uCY|@{9YnUE3P-=pO$g
zt44v9=Vhiu$A4&1eV&`^>c)9GJ$K4iwysr==N)}`?K$76T6t5cbxXX1qEi-cyWy5Q
zk@u!wZ`Y~htu<9I{f#zkmp7d3WauhYV0kA*c5^|Fv*1?OUO}Ff=Vc~T-_O7Q;8EF}
z2rj0E_wR0Ke*O1WUw%!hTytwn?&leM|Lr&WD&Nt^tB|+-iT-=}N%A%}E-W)kSbo2*
zc(lFtsO<W8lVf!isw}oo+Z}&fKRC}rWaC1%mWH~E_ZI&AnQFG?>}5lapPv?G%FFNh
zw|d9Z^8O#sO(!SWNP0i|!!GdL{=n+Y-o;I?gnM=vWcl{we2WQaX`3i`d83u|)C*hB
zX~{*I`<|2kzEDE0PA<yz{(>7T)mJC!*Wa#@{b@Qgu4^^R=L2HJ47|s`P0h)(c((5H
z#g`)TLd<&)e^8wy${zP{^80(c-th;^TQ7W_+kXDzlO6rX9~b^mf3R{_F~3>n_jOY?
zMRUdG+z&tZH-BbiMXiA0vUS&Iom$!VFyA|7iTul`s2Rq+Teg^h&Lo^?TfM<Vv*o6!
zkdTmsVG_&px#jo%w*>w5arZj8E_U~gJ(b3pnVAu5W6ck6D!#b7T70ovZ_=wPD|LgW
z&C!)PyZOWN@E)Cixi){BZr4BG>bB8zPP+Z&&6WP!m$lal|KNVW{)KHF(=<-Snugu8
zxBN~o_lr7j&A;xJ{pY1|>~ecvz5Eyac%7?4hv8S{V^_|vj_qB%$aQYtIfbQ1R(#I?
z7<Z9FS6O*kb#LTbjpqxuK0nF&czVadh0hmUmx%guTI2S?`)2X#v#;IcGIa~g|HE*;
zdSm9?)oqrqWj22k`+p|7T5fW^#GjUcmNvtQ;-*^)J=OF78LdzHda!){vD)fI0-v_a
zx-Mq2`JFjUMkHTouTqc1S1$j%cl`hSYc+|?eH$f^64%*l9p^i}|Nf2eFKeUgzx0`0
zvffmv85fecd{bqvfMVRw?+dlL=Zl@b$Cg)q^KMPiLUrHOdvD#$;<~)%YOBuNjr$T8
zF8LZ*5D^o1{MGO4Vo@t~w^Uy3&F<auebbHah1+`M<ehFjVEFPcN=LP<>s!c#?OR16
z!{wK5yKyaP-Zc%|PN%2wG5aHbxk?3W;hH8S&1!v0^G@)+X|u0*d+EGBnL1zT$bszp
z5o-3o?)n5y*eAXG?5T-g?^m1lNmxwD{{Q|mTXI`|fd*T#!nIRHYeZ9JeqFR)+_dPb
z;mdRGGm8En3RBlVe{PA*ZEMx=04JsC`#((Md3kmFRlC@wI=6T4>sM6h=&Y{_m{<Hg
zc}~j2uS!Qxv{x)D{O_RtrPaMpCh_X3(4u2Kl1_^+3dqR#TuyqFw|#c$>uV>!d?{I9
z=jiD8<>h4~CRN3QkG}`S#pz{y;$0uH(dpW?Yh8hh-4t66oIij5v;(LKq^tXOQ{&2A
zyQFsC?TcG~{QUX;B}-J+f97j%-kN>=RPOC<rD;3P%f;<5P=0+<{lD(R^V8Po=tM^5
zo(g$q_+g87@y%OXb<f@I?%Hr&_WF-sLPdeEFUI;7PMdO~YwbLfCwaT)o|3h;nj>vf
z{pi(~5)c3PSJJc3o;x;c?%lN8T<4$P`1419Z|*ks$So_3gIBDWW3b3LagCOi)?MdY
z#~;P~U-9z(Yu{QEhOJAZH%xn<wR!KNuZKkn8SVagX7F5eTFiam>53y^8>7RX)-_&!
zHutl&LLT3&s{99kroMIK)QGBQdb~dWbIr?%|Cv=BYx7(${Bm0L=!W`^Sx;HN8LB7u
z&FegOC0;{H*)Lk~+NHCbjGli^Gu5@3p|ot__s>_@3oTErwD{I}y;8AK>t~due8PF7
zkJ7AGQ`_CLI}XK!Pe1Z@%`%(ci_30HH@iKOw&LvdUvfb*xnOs$MfT>D(t}w#OYiM8
z<z;l1>T&pXYjH);l&!t>SB}2uDO@{mwdTE!wMFZ%8}{0<6rXwegM~-@VC}z-3l$<S
zCAEKhReyb0_B^YvWjEXTY5&=7)coJ!-ul3kVg3UTCbo)o3x8!uZMBqK`|Y}fPYaK|
zd~(U83qK?ZuZ0AZrYzU-zkeg^oWJX8^^6lKJrg@$Fe|s*PCPnkzNUBCzlP1rN>dkV
zCJHbzA6v}NAs)1A<J2c7y8g~yarSG>YDFEfV*CE^u+V3EI+eY%x%U5P{Bg8u%B80-
zr8iu!Ec|us%i$>(st$DT)#?9KD|dALIs29cj*~C2yK>I86xn{cZ}A?7Y43gtdOs{Q
zKUDklhxoP{&JSCDd=Z^czU_12{7{#E{=^gSt4nXCu75Sd_1~ZEU;3oYlBVuhZm0G<
zN0iC%-M=g6RnM?+7`?P8U*Wzmv3SSNwAI_0R@KjuKUvtD$+|5qq-f8Iz>DS@2VH`C
z+-DYSxp1n_Ik$ajw#dPjCk}4kK8hdwXBCs@nYeTA+ji}zea@j3q86fm9<93Qcjw!$
z6}LXy32&4VkFI9t>6DN!<uqKTl6d7;@Z%K<>z{476F$ppuX(nuu~6O-_s0`oKfj}|
zv31)Aubcz%@@KBx$d0moKFKdEZJW=3Gm9@W$6R7G4%I#mY-tn9mfPK3HzoShK2hJ`
z<}1>UZEe1}ffu&D-1R=-ryt+6O0yEHqwNnLKA$LJGRtAU0Tb`T8?j+UtBihVrn5@U
z{xp5Pzh-9agUK!&hSQIQ7^WTwusK@udj9vk1^cIb3J5<gXZveUPWMqMaj9FomcQL`
z(9uUaRprc^L-#LiD_VVO)zTF~iC@dOS7t6>|Dv*3Nl9tP(`nO6`&X@6Wi@x+!y6lu
zbs{&lFthWO%#LweJkeWkXG^!<t`(P0O`kDinrjrloXv^l^XqPTz1}>#rG+JL$HO+U
z<JwwUE7q;cTk7s@WNiHN#o~U8q9w0e*WNyqVg%a7ZCLy3OWEFkuLYe1WM%I@s)&k`
zim&<Ty8YzUP&V~hJ2U3U2Oi8j;}$-<^L2KPRM%>eYwx#xy!_56X060EU9tAvn>KB#
z`TuW=@TpMcmLKZ9$NHQPcsxjaaK7~TsfG&8)aUzt=oQ^N{IPjz<Imkfi+*PvbBpuY
zQ>ma<%W(Bu(Wfk<oA=+`Rb84=HM#uyvpxEI@5P=iWo5KmI7hfR^zPOw?Ts>d(yKT9
zyX>@VVPdd^sGW1m&tr-$PK9p^%f!}BwB`=m?r~l;*DEFE#}=_<lXT~ETw1f<G*``J
zH#B`0rBrMCde)y?K0D2-SDsmSr~K{r>!+SFJbso}Dfc9XVQ<*OOB)yR{@s5gre*cX
zDh0he2VU&!4b-dd3oF)GUMPQA{nUvK_vU3>XezR{U%ow8Ae^P=o&13nF7<+93y!~?
zHYLRJM&S;xJnM*;ruqc|J0y1hd|EiwzbiG7D~CDizRR3epSqd}A9(X;?%S$c_UH2i
z9k17u-XE@)o4UE4e}hJQCf6F51*N-VWTJlSM$W$0`Krlg$&?@NZj%k_y55xEJE|e|
z-Xn7PVZUd`OrN~F<CS`^@L`eF1<Be@2@4msvoks^5B;{>@qf4e3cakI&pvZ=9+#2z
zzVcwAdg_b~VWAVg9SvHa+~w9C?;)}5gNG73?{d4hq3$wK-({a3-`pW#F=fZZIKJ*n
zy!$;n(=;8tyiQF%uz2p&i#cYK=gjf(@aQm*>Wx?%=H=z}WMA!X4gLJedKY(hVNubm
z&ni?^RZ~(^w_3=_$oK>W2`MTnI<3E+yfy0N>C=<h`Q>s<rHu6S`aTr+vxEi)3f{b_
z%lph~Zl7K4F9A_eRUb9su0;vkZ)<93Okn4ec@Z*2HQ-f=)p47DKOWCypI3P-{(V_K
z>m;i;rIRwwrX5<pYt>=#9lGl6liu&Q|2$=Xkky@nx<`8|rK_Vvrv9&m43nk35BeA_
z@{j+;9j&L~Jq`Td4!uu5pXVWeU|#AYL)TB`F3-6(&wcyFF28w2zlY}On%P~8-+T4i
ziD=4(JgvK$7tiRgetz0#DSnQPmG5p$Z+)^ZSnJDwCZ_3AYz+P#y~3t{*8GU{E~6&9
zW4qN3MxK5!TWH6Zy&LE5>*p$)_VL{bzvoq3cRk$x`N<nL-)BFngU<$?4)-{hxjwmH
z@kGFqJq4G$A8&reKllGeiRBkREd3(VY_oad@^>>|Scq&Wz5D0WM%nE)hAjgB9N2mV
z>)c=eTX%hu&cvX9&s>hZJHb%2t#A|DgxuTPK3<E?PuyN^yEZ1>!_V(opY^*JAt8-f
z3@`UEs+gKiEx%X!d`Z`dZO1Pxbl&-P+ie4>+x$Yd!MqB0J<TN?svdU!Sohz6|KUpI
zu>U=AI!k>lBQ0+ye{!C9{Wbg48ihY|mg}i6v)CxIbh)7UhZFppQ=Mg}eGa;or7L>u
z`_dFY{!>@Ynsi!rXng&-k+;=oo|t!g;}15M+p`{R?znBFC+1jdEwB6I<x=~Thwncr
zy(8d%Dqh+&Tz`_edBvF}Pd>4$tXDiY=Zt#w{wTMb7tcv=s`j7fcILvx<pD|u9#6E-
z4>UP{MSjP(TiK?~Y`j(MJ3fZ^|Fd_HEO@%ewOfj7u3Y7(lPZk&6<uohPnD)AFFmaL
zR9^V``TF(CT?2oXE&v_bP}T4y^^pvxKJ#JgoIlzwP8$n0S6q<!_jYQ>roO%NJ7#js
zW8bCT_k-t{NF^iZ<o%*1mvg7dRZZP9w|x6o275JCe*S%7b(e0PJX?JH9?z-!te@(W
zjIX}s_~!Yf_Hq1;PtKo%HI-a18h>D9eb&tJhV$bt?!BJf`8)iN^S&;)c_-v)iI%V5
zssp9xl|Stg+xVzC_|n%p(W~7PKGj*x?0Y*!xuEe!|GljGio^TQWj?%B|Ip~-?WdJ-
z@wb>SmG<VDHJ!+sd%EnzpZD|UY3y5WeLR;}@rY=}r|0J3H=Z&oFPXxsZj@Ip;gFP^
ztf{4SC~b4;ogX5Xr!g)$cX`v@efEF92*2O=J8yZH#C)EO8#kVrZO-4kuvY(m+}^6K
z0WbdF;!!X)HC<bE%<O5qd|krHNvg}ewy;%we|J{7-{#TO?!A^y9FHD9F0|Sk{Ctik
zn}BN|2M5Q3HEX_V=x)AwXW_yRDZB~{P947+>bDeSsT(+YRi2VpoBY0CW_joO$aTFd
z`(BoP{vnz7N1(vr&>i`-)A`YJggXqs=k9aYcy!)l*LJ0^oJte&T7H~(x5a+P<EJNG
z&z`qew(DlS&Ykz<YLj0}*4%?L9@hkx%-!EIt46!;7GH3GsMnLrogL|Er*G;?Etg5=
zl8R$$EA_n<e3;!lPHEQit6BZs|9<gX{+ssOZ=p-d4psgoM?RE(7Ixy;Sn=_Zb;Hp)
zyyqNj4{I&IT>1WSzx_R>xlYf7{arX*D+9eOmj@?K+po6dj;`p_d3ODFzk>a{7kzr|
z2--yaMMTr-=HxRey-%DpJp=@<6)yjunKePC_^^N1gV|4RzFp3C<6qka$>tetDOOyC
z9#Lu>|Ktyfm>O%Sy!=<OSM#F3hSkxxD+;H{{yqP3Qf+<yiVC%bLXKv6bzfFL{T*k1
zx=gq^zbau-pvUv0P8z`zjxegnU;X)JS%}7`715{OuVt*uJ|Fufd3Wc;`C_M;8oV8S
zSR}dU%=Nsoo3m3#WWvj~{O5&l&+8UNnIu2iD}AU$>h4noH)WSC6E=PRDX@#Vky(SG
zj9c^nZIf4vb<=c&otLC6Yxu{Zl;Z7LdtO=a(jxAn>sd|(nrwF#ou1fsNpsDmRhk81
znc=V2{yYEoN7A!Q?GnY7AIx&e!L|Q3^E}YfOug0FcT<wt!^ekb`<)_gMMcFu|9-tT
zIUD@9{{Q!S3mHBhHs+l>ciQ}XGI_3+NZqOn873^OmHXdqiP8m~uy0+yEjHLvS-BZ>
zP<rd5Um=D$Hw@nGd_J%2`)@`@#+ok^%d5O*pLGkp+WEZGKKSCx5*8EfcQ4<+KQCK;
z=it4))wf?fHPiuJ?Xn}<)3Q=a!aPr={?B9i+kfu02)rn<3R@HLu=GyW)-tQ9*H=0$
zzF2VH_PasCfrhr~uWz^Ce|AC9|Jt6J#_2^jQ>QDoEZDVc*7y7M`_KMfYRv;m&i0R2
zvIo7d{AXOSb;_o<cRH3gtn7D*Rr;G#uH_akR29A;VAr>IlRUOx@LGLgx0dMS#T>mh
zrimWvoefGX#|u6;8_(HlKks(k!+phacVFa}XXu3qOrCJ0Xx8<ELT@-G>Mzkgt6LJE
zQ<+%OuE==4BlU0WiJ4p~-YzXaO4Ef`Fjn&1NOJvuRjJZ-clK0~0E=Um89Ny~9LkD)
zPwGwBS~<7gw=i+}{@oo<61Og_owO_N!^+yO#^k&oj-AhryIy$r_tS^N{J($x`W3fG
z<CKbmn8Ehz|LSGL=h+@{e6ZTJTkP+p!1i4k6C#}gCrvbR^7{FDPkF0`$b`2=yZ8H-
zSX|qfaq(s3ofRvtECiLD&}%`?akL0btaw#Fh4J;$ocl9w3(875xb;XJ)ZKpP&@$iI
z5_UBf`TKq@3(w_|mzU2mleU`Mw|suxtS?_m?$vxgJ6Uk$?TfF!+WdaA`OOEBEjf*+
zpC&y#)G8t-HZN@FzYp#92AP+Zn4OpAVT-H(`}MNM#hI=F0Ro?&oz1??khJ~wO#Aw}
z*%x`1ckO<+t9zod`?e}Sj>gkZAN~D)-+rx8Y0LWc`sMd)%}-C)U%q3<4A*Y4i8E)O
zwEzFpUr9+RVo!yk_cWcvzrViTssI0%g`NHL^!<O9UfsCsGy@aw%MHhvk2lUwy`1E$
z1p~`_jn%{#K`uY(>N>T4w$=L=OJ&X8sFl6HcQ)AH)-^Ix(z%^4w{V}`+tAuo%bJ>m
zPaV0scunl?Z(F488N${?9Gqd8e9L#`l1payYro&kG_PZ*`So%+kF*(&@8(4Z(v7xm
z-D>mM$N5!NQE~Cd&!1T)`OdeSJ7<o}we{bZq?KF9Ku=vd*vuX+yMFhCpftwF<t2z4
zc=!TAhhamVyWi_hp84^9`TT%sX6Z*d1kcPcY@RSd0CXu#{aq#3Z<6O<U0q$Ba&OZn
zqq4WRj^5aqT%Gc7v!teK_VsmdC+_6t;<~ZBJbyLY!Oe`lZq6<)F3u|92?+|UtgI|7
zECu&#zb6{aT(NFl+K&$pm)~K4U4*izD6Qbx)AeD2Fks0Hy5?uaijF&XV$P%$uWns)
zKIPM=PgN#aOZV<l(aN1XbLLIui}GLJ+}gVO_%l1n76F}z4Gi5!5AA-xkGta4dKERb
zO%)%Lva+%wb`&T|^*-BjH56uc;LFM@90IUwdqk&(Srk3taPO<gx_qzfcJ7hm$G>lI
ziB10h@2{;@{pBhxt+~sW+i#!u@9rFpe!E{9YLh$F=T$H*zZ`t|`rER_*I!3&PUDTQ
z`>AR*mv8Y!kFv5de(%*Ve--Tl-=hUh^dVLUa?Fx9MpQ-h=v|x~$igsn>QvsYjH%~>
zqoQst{`~#R`)4jQtjqNr9UX1{|M@&+`gC)d`&+Zct>*Tvjo!}mVfOt$ZMSYkZOgrV
zEqKu?(CtMaJSPpwH&f$P4<0=D=kNRa<1b4dm00b3zwdW})!aMP@AvY^T1|=EoMw7O
zWW~yrimIwhm%F|b3Jndlwc0;r(yCQjO-)TzA$^;B=l#3)rp#Kbn|1NU8;grdrhPtd
zKfk4gWlNOq=jZ3$y*lI8r~mu&b4~pId7Q#(AFl8JH}%q`pr)p#h>c0DvzWYHA>e6v
z3ur+8Wnx*aPF3c@=^`y(x9He*DsAvGuWV!Z_GNFxEvwu4--9MD;dnIh&#JB3P7A{t
z=NvM)bj~)s?A+Zjj*X@7W~8Vec_{X8dBhQ8Y1gpKhc{+4to<FKV!c!}Qf*qMQ9=h>
zl1kqFVBJSEdo?DXcvD&Aw_N)apP%RT*{4>qEl>>Gb!Tn(0y|d?j@iKze@ZRiRR8((
zV=e33@0<Evw@3?J6i~d|5v=+6<O7Rm;>xRQotF5%{PbKaK&z$s?yR@1@qd3LtIt=J
z?bUQ)_@H7S?f>Ot(StzE)c)Nwr%#{$`PJ(6kBW9q2vTav2<Q<L5t%S;THDnuRa4Wi
zYrb@uOYqq09+Ff%eACUpKCNrfgU63AFE%P^y>ca_sJK}0(C3J0L5nVCtXT8K=HC3e
zUzvvvAC|NzP`JH4fBCLmyVQ?<b>c9TtzeR1TEfV^WXk>0=Q6=^U0!aF=QTZg_xRnT
zfAJYhV?UNo)4q81xJdKqdvl9Q)w>p)QMK5Xw(U*Hza1CrZ><Zi$!%u2C9&l7mvxUt
z=3H`ZEXd?rvd?JSlFfJL32PscwfNQ8Be1}7s?xlZ9veJPd_BJByIf`A^6$Nx$6vk{
zJHohddB7fHdB>ef7TYYkn1xc(cP&}6BqLVux<ap;@Z+-i_ey_DwnckIuDF=NrysRN
zWBca0eD>dCEco2*83mm>;-Bu-zWXld&bv2u+~R3pw&-Z>_iLFlx9Z-?6)Q@VPfz1K
z>u~bDz!_1470aJm9$vvV%{pcY&wjtOt=Ar0@OqfM@|m7%k$RKe^6)*z^MVwATv++=
zz4Q7ht!qs^_LlFF)a7s5!|M6vrPv1_H>FQ4hoUVi^6s3T9Ua<ZuO8O2yWkvqC3DAw
z%es#x{gz4p%(vdUUT2bdbab}CuYbKCqg;0fc%?BjE|1)o=3(6--*V`_nZ12pakegt
z)13W1+9DMqCnYq`#T;g5*i`*w^46&B+Q;j=RpbB9zEb}zeclTTCl31rQ-gIkSIQpP
z8FVW6)hoNIFO@gNx=r;=Lh7}azYP3RWqaQ4w~lq$n~cJDxAXU>-rSUGt1y*aUS9s+
z*Y)*VtIj1DeE9Wx{rt4fb23d$O*72%<*L8G%PoBO`Mmw})B5}0Fs`&=VPpIB=kxjP
z7J4lQo)&%l_xt_#hLGj#-A5m;TeC*z{(k$nQ}*9)6$oec{uq|ByYcnXDf8#N`4KGc
zqI1n9{Cwykoo9ZpEUev1t~)I6$x+Gw@#|B+zTV`mYfWeTIIv7Yd{!%yrMnlC|MrGB
zju?gOoQnVU{rp*IzwPQ9&yOcnxsv1z7)^UCnS~-%1?GFkX!f6cy(ucY_`PCHQ_r21
z9Pe0!{MWan+Z?|$$vk`Oo)0-JrfW?jHY7MsiCZ7f5W~(gKknnX43&9X-)!y{*N;=X
z9k3?N?&}rS1561*ul7d!FDuy{U-<j?|JCnpzn9!<Sh=WZ6L_o6WuIS0f;ta{AN-j&
z?WvDjljx7j4{lz{p8ofAx>DHdN5!1V)gD_mw+2n`wsc-UdG&0$J6{eQQRG_pU+Lvl
z=c2i~PdE-vO^)~Y>Lv7VOGH_pOP!X$LtE7u@hy!1CH$i%t&-t3WnFtq(xE}~QbYU_
zLHFLtr`|-(2@BtTa^dHz59FVBD|+-VJ>quN(EIQYp>GxsyIPC3O@CB#=Z@}lr6=tk
zXYQ(blq*bNn&-(YvE4y$ks{NJJ>{*A$&da|xN~9hqtdQCqna%e+rpl2TF!od+rycE
zw)-#HFYrkIKyB`vI$y8K<DK5u4c|&Sh`1K~dy%k==c-^@*}}_P_NtZbU~!!)b?t50
zhsWQ7?z}Tj|9fX1ql&I>uXudTM)oD2Cd`;|;?K{|(YDK_9B!F4<lNmg^?F?OTJ|NM
z3@Sb(JUch{_M;y&vlwQY=*-AeuI=C`d9*n9_q~!`tf{6^X3H!ix9((V-<*2j`Aee)
z4#lL8E;U=8aRjjPOx;xKzMxN{KELCp!0S89-iF?Mui}z3+xR|5Q-kx4oqv8?7R6tF
z{P^Ad5=Ez<Gvvw-WK1=W*?Oyb+g`g<f%OWmI+vvd{<Ho3Jx|DMaX5#M$->W96IPc5
zOpI*4ee;*UL-v(~zVEKD7ccx&p?mGpJ6<WHwqF7Q@4K(9Soo?!cj|FnkLfHMc0Kg}
z{3K_6`{hHAkGv4EV|OcEt?<8Erp$8ZqxByv_D&GfjWTf#oU-)7;kHA@^YeAYPV@TP
zehqQ`+qhLz^A?Nz{OJwByUy9p77Th<vh!}Zie5y)n&qjWj{33#L4lUNIZ<joX+PK`
zZf~8}l=u10D@KvEoG&*i?VjN4+Q6uJ&-b^>4Yv5#ADeFPcWTLq`J=J>X!Y|q|9q?+
zH@F?XUTr5R&a*RY9s7-<^E>W2ZTsS!3|k9uI;-w&;{CbGZiiOs^7qX)`1bQkGlPF;
z>SC5p(TyLxCL27SDwy;nwpRLIeCcn#ov*(h)@7UX>xqEjzm1G>$79UQw;na?s?$_|
z{5fXkw|f__^@=dH-Mcf}kpG+T!sb2S--x<rd;b5RF?;?k{kNfhf0BEB{y*oqSnbAQ
zwg1@lJtf|KYtB6Xy}SHW*P5`od#sMGsQzX6X4^fboDJJ${8o4OoG*^}{X#BsW~{YK
zd(7uK5r*#+D^nE@++a70RcZNTx#@Y3nMPMeY@x28keqDvM%M#3jxz)WwJh>YTRG*-
zn*3*r4U>w$)(GazeblUEawDen+}h<QelRN3$V&a)u*m#;rN*K^%b#=Ey$*_3eAH+?
zTc(O>1LN0LlYbg56>(mbD`p>gYqFS)%^-i<WP{|g=hm$Uuej`ZJc(o8AD7eLYM;t}
zf0@X}Bhhd%<IToLZ<XD8UQDb!U)IJa+ZDF@?M9|ghuitzPpsVSb>G5X?EVtvbNjh>
zO%9kbgJJtwj%Q2P`>eTl>*X8gyJu^prheFY;OhZ*2c8G~e<XJ-UESOzvT)AqgnzEW
z;WGp3eOA9H+_gJUP*+eriRGeJ6$?}Q?<<ynUYWAV<XH#p`pwmPRlH8;*xFrwa?BFd
z|IY`v1pMRv65+8R>~UoKmPF_MzK>sD3H-m8yM^%{V`c4Sw>m+#cQ$o11GdZyufJNz
z{on6L)Ty-QSAVwH1k^6Q{_8+$ad2?LQmx}o_ofAv?Jsl@TfTiBr^$--ou1v3T`!3m
z#=Z7je%1Bas+yqrb_&I2mG9;k@_$c%v39R(!K8AxyPwWT)&2S$xAXhq#j<r~Zv~AF
zrxgF2rBmhG{lO}(a?P~4>t&{`JTGs+G5z=5<wuNuCl`GSYMAnv<+Vs1%dc%_%eurn
zrF64{H%V^Sn5WF3sj2x~qwABZZN>gMt}#g_QvYX9npAXfk!$xGhP_{YO;^2h?{ZUV
z%Z03owp*@EaOw##ne~2iP|&gOQCnV|i4R#l=PRU4K7Q-s^fcarTV2Xg)|snsc%Qp=
z-*ipP-^J;ISDu?aOqOdoXD)WfPv)9U&eY#4PR47V?%&scI<WDadEbss?I?}?OHOwk
zp5*NNkbl#o7wtP<i=;lgv6@rXV0~!n%%v&DmDca4F-$xhFSc)?@ZNK~WkoG?EG<?U
zrySkrzaez%)U@z~zP+;+*lp+Df5DTZSAF`{y=s$J-O<;u{II4ZqA2RiB`GBi&nk}@
zN@)u|dpj)V7V*n|cs$5TjB8=^V`;nWjL>)DoeU3~gA80_Z>_teUwv5hQs(EB#!nyL
z`+Hn!K4e}ZWVJtz<0$*|wF1??Vy3OxD^C0ixTR(5m$dP*y;xQ7=B=Ab9&Qm!(7o>)
z`E2&3z}Jx{vcDWu@%g#V*K$+c9G%{Si#sL0E&9NdtXTXu#4~m#=UT&AKRn}2zMQ}N
zjXhKM|I&r^f0pRCUXx&TIQWh|#rI-W)2};T0rPK1pLw}y`lA(=UPm|br}{pOV%V!x
zq5nG8aKZKW8&Cc|t}Ezq^~c3X6-S|uc1}J14`t<<_szd_=EuT|+B|#o?ybK4;Qq1h
z*!A-7rX)E$Ui?5l`H1~7kNMq;k91fI|9sOme=n~HlU`+Yk3>=N`mp019v@N<{b`hm
zndkhk&*)Ebt>-SKWv<o>IfV3kl~iu(+>_hmWtHWxBemrHnH6Hk_!-tZ9zO8;QKy8U
z$~~DaUS8sydUO7>t&{tE;ah<2Dfdn1ehA7fd4BW0`qm%3)-idjvSMY<t$%vCx7BF>
zmBlKOcTOKU9RBsylu7k3+iHHEz4oZ>KfCIT8OEwkJ+Gu4Rz$W>35ZBce}6G+-_0-`
z^LM)0Aub+2Pu%!zR=fY{QqI-pD#iX26qBA!t$i;lyeM5LU#`O~W8=;&&23LMtxqww
zPpMbf{=B|@&1Gg=)5@s^zbmYHci-_lmBT8db608q$(rt<Y&!<SW&3m_{ui#ko>CsU
z<NxuKar+m>J##$s@_&bfY^9<j+xhGz#{v(YJ7lV3|3j&|%Z$O~$$|WH!jtzaUbE+H
zxL<d7yW_KMzcN~;xgXo-y{5jNVWOGI*U8zzY`^O^X{^<b+EUFJd-wi+hWdlamHT)k
zn$_Q)j(M<7ucz{okCd3tsX0m|i+W$I<l`_F`S8V;O-z?J`SH6;dDGTaU(DLtBV#$K
zSK55ux1FM{iB~kPzWnC$;p4}|7Z(<;b^AIetHerH*?rzm$8CRw|5U#0H<d75oA&$7
z1cq8o?)9sVoR>H){<?ct<gRamPAyFPvx{ETX+Et|JaYFy*REu94n;8!&Ck1yzNMs}
z*zMS<5_2)%P<V0rM1cuCejis>mp|RGzl1xxukOgTrqCUC=an9q92_R};BrJ)00ZCl
zxklM`>|Wb98hzG1mD}o}+4=eX`8^-yubF>dbS?0t^XqfptIEG}%ADHj$=@9)Xe@Ov
zR&-lZnb^9tn+KmiZM?MhZQS|O&;RQ*@d$?8KE3mCd*Ir2Yn^&7{?W5^_34@Ey1?H;
z=;Xz&y*0H@zMeSWzvq{kLGquyE7KNUtZ|xabp3w#Y3=R&89S#<o3tuQJ(5+-?(fb3
zIqffd)P)w;{ybe;Yqgc{r_xprz55XtKGgrWuwOS{Nb}eiV_~TW7geW+S>CALGAqA)
z$_e@M>5sBZ;{MdVxpOu?zq0U8y8p+M?^z%HdiGd7UfzH2N9F_e*E|mWe3<e#;KH6v
zZWBAMXBF{hKJGi>!;$!8ZfDZhJ9mqYufA8uVJPf0V{g%>51bdaN;qd<xbXgyM2;xm
z#LX*Rn7-^++t&J#Sz*I=`RRM@!z|Y7RVMuW$oDk6cLt~8pR~6j3t!mWY|i?$_J)=$
zi~7&xzR#(zE<3mQPv|TC{7qqEzK!CvHFNdX>pMKWZ(>+CB{lui$@yvA42mLoztg&}
zzt8+V$^7QGd)Z71g{N43=6`oNTp8_ax-x(7na20~1fCu@TB)gb#N0yUe@8}=yKlmQ
zqv0p&p2x8`ys}=u;q~P5=s#gR{}^W+Qu3Tv+54vcp{Pdgn(J1FtFOl^=sdmmnt$%W
z4oj=P9T$b4K8P&-!2PnQ@}fY=9^N^>L1TS0eU>dPN%-^P`g(cLa4Lg_me!-s=k34$
z^3mV%fNA1{2OE#(-Q48*?%v+rM<oOW1<%Yhc4v5VclY$GtHZbNIIq9&N0Okl^zB9K
z&!#P2wW{my@9(E;e@iv*eRgK1@|kCS&1YAyTJ__{<9^kOYdXsAeJK|fI4Y^AuuMML
zayM`JrcIOf?6KjKx6`Tr`E>fXw%L!$cFVKOJ5%%NWTaI6|J%&!J_7qZJv09Pb@Y;1
zy7Y>SjfZR2s*>onE_X{NU-<DeaP~yUOzrD$g=Kwjtche=kn+?k)AH3tdzK!#-v2Ky
zGA&4Y>=wB--M{_%Es^_me>o(q!+sn&q9DS${cfMC@#Igv(o6Sl_&8Up>gCcy0^;qP
z*Yx~Z>Mi|*Tf&&_f8b&khj+L0y+5xAoYBUc{hd8_L&?gLuuwsp+*t<4jxXlrU~oMc
z8hLa7w-*<$9;i5Q@t%a1mU=g6B*ZfJgrL=Zmd)qP7xrHMddkD`%L;RsfcepT&u4FW
z@waO6_t(AkS5yxL?Q^~+_P-~f#(-_>+60b{-C-@?>RZmpFZWn(%D>h>V)onEZEpG&
zdspUHKknM_<fzEo`dN$i)=vvE(+X<6AYl6}R&Yi^a<^aA{(CK7cK07>neFoJ*y+^V
zkN&*Rdk!XpR`q9mxp&HWtzygrO&&{?9p~q#guWA>_jupOMSEYf33R1j%<J3Rb)!(8
zb76(}mn%|>E=Vo<z&o=c;LD;1)7@1X`Yk1$4@?L<{-uAO=Zl8+qZ@rUr-r_p&f$9f
z-Shr{4Pi?XIb{55_ZrLpXS|_xnbE-2=liStt{IMd8C|kF4%q)PVpvj=xYmQ&A-yB3
z{M-V&?OmIc|GU5Yc3VXtKKDug?B{(ajgEei&gSUOjt)EUc0=H_Yd`jKxH=zbD4Ze0
zw)jQwq13e#uSV`(X|Y3g))g*sDcyt4%b60^>nwcrVO?9XRk6miBZ&-Gp2;4YH2<mT
zayx^b1C5g}u)A|JxK}o=vDveC;oNf~Ej#DCO9s!L->LfE!#UnLLZ@!yU&a-7yTqe2
zy=@&&oRG}mQPcV9zQXEK(Zjc@-T@Z>_S)RvyVhj>tHssFmz<L|KmB1*zD|djdH(&=
ziwxT;-t#7@wFq4~?-J>D+cm6z&6(uir`wnKH}tJ2Jec$&xAwx%Oip>R6IbK?gx>eY
z>dqBAUu*hjo69UId%pU)$G6p|oLKdEYYQ)5!k0UBN@<I>$DWQ#OaHCiZn15f$2E}%
z$%@)NGj=2>Jh<7T7AJJ{pTB>OGS`H?>pJ$nmz~<WKjgs{i<iZLBF}BDLlhKt?6+5B
z{-b#>nzP_(@T13qvv$_5%bb-Sy*^Yz;Ck8LBb_H3V@wU5?tH#gxAS|3X&syI?zgjr
z-rV02xxcc?WP7~O^QHI2nUt8my0EYn|J#sI_*HoK(~pbXTz6c^_*Zq(>*M7U9WT4Z
z`~FAFm~A_`#$?}-8NY;*U!DHaB7L;hexCAovFa(OYnj@GayoMU&RUe-nayr<s%gI7
z)aov?1=l4!vmV=Rv)Zd%vh3*pw)SItbW6_8ORU?)aISObBu~Te5A(OU)=c=f<N8mI
z`z(*nGS8GUpKUl%e5+M>G~49pcDtiLKkm=`vH#4h^(VKB|6zXL(Pt*;G^5ep%<@aj
z-_uSUA9(`eXFN(%JQBZT%JQSUx34cq{bw4gp7UpgyZV|l`<KnS$-d=ERQ0jqb(_!3
zGVQ){<;rC_UxU<BB8LuF>qI|@JRce!dvsmw?t<OX%QCH|`pmbR+t6TaXdR&3rBv}}
zyU^liPrNuZEp|R%<g{&>^hs^Io#{^EJDFFMuQ<Ul?fT!p@d@$<0v{OPv5A$HUC0h*
zd)?kEUEzG{ORDZY*LmgP_DMc}XNc7^^RKh*kMFvsxO9pCfdHqTwbNT>ixjI~=dGCX
z(?0gpy+^%2GHP$vl!xBjE4oSi>#m>wZ~lJwW5ud3f1mHY9Gzx#a>;iF&b?mxK`tR7
zE+RS!;??@y>vrw9=6Z4KqSvohX=rsdtk6*KRVd-m6}?ogmRn`L-#+izIUgfWHO7+f
z-_L&j`Q-D-Gjpon?fkmudF{RLl^-vh;P*VkYISkzCXbjI7V?vYpIvOf*}pOW^F5v)
zwtjQ_TzuKmRCJdx3O@d^Pxau*XBMSa_vZYv{wc5DIAM`&OLhBx-<7u(8mFyWrs=aM
zooR;uzK}D4%gc`5@R5Di)4i<S{#0uFr`Zc9l;v&zk$n9mo8sA;gHt4IDqMvMV;;n;
zzV2a=8DOEt%eCBfy?px4)P0rnJLbiEd0#(e_+V$kU;daWSMnao?a-LnWfop8RkQis
zEuCX`cveMNvfZ8Hvr+uTK~IaAFXsx3!f!>qle(ujWyO&hpWj+E{@HNt=EvW~>X9$c
zMR}MCec5d_&+X1-JIVbYj(g4dv#90j+>ACe*G|cN{^c7~R2>d{sJ^WEefK80rT6$_
z=crAPKW?Xc==^rMgfoW?{;VrGQ&Z2v=<xsbqz$zv4Fx=u+g^NJn)-uB=Go8hk2l>8
zm{}{p;1KgWh(~v-=%M$5EA77SIQB`XrtEErkr?YF7qMhnonuxZ^G~^byeE65{I<@q
z@4<fe>Y5(jxTT-@MwUPM+Wl$YBf1v+3Nbsg^&sc^$JyZ*r%j)p@Xg*X!TDK?{1)H#
zgc*CbFd1LT`f9+iG1fF(L!_ho@qO8YOTK=s+WTR5)LOnDx^{MQReR-x)%})y_)x&m
z;3fJ;vb&>0;1_3`qI27YdwZ)l7Cv@kV+afkyzqLrUihU87Z@6*3+;W_Cas~VX|Tdq
zZSuhcg98Z$2`45fPMJIR?n~3h7VkQjdQab18=dopd*k(Z|3%l5)AYn`{M1zh1uyhU
zv%h|MdBfCcPBLO_8{L=#*^m1w394At{d5Vc+q=@k%jw6KOcxpU%O4-V(EGVi+FI=4
z+9jgJJ0Ij^HMuNr)>39Z^`&H0+}<dKs3TgUDps+(c?A9R#E-Em6%<)=&bMahba}8O
zsAX#!TlJc-2_ak?{n`!Y=C#~Tsfu0__WyeNnJ<s(rT4OU=vRGYZ>*dn^yo+D>W634
zKcuNuJlr(Rh+*waVVj>13ugvaf66}-G@td+kqNKcoM%_aYJL$f*)e}sa($u#pV8ZZ
zOKNf44GN*(9j`3dAAGd&_RN)4!lyQ^OI@{MCez8J>@#k$=eW<La_4z$4O!E^wT}Ps
z62T>Xv-m216f{^!{L*JE6k2tzF2;aOiQVS4d!4}*@jcwdSKZX6NeWE-DLyIFNMX{e
zi6;N5wSJTaytd=~xY%C&1b^^V{S1r0cEvYWDTW<!6gEG;#CMK<dV&zk#kHHRyluMK
z@AL7{+pI>9Mb3X%=W{)AcfMGEA?BCp=N(ZBp-Y`)t5sW7W3E2@nWGcO>HfJ;ZPM|{
zdM~XyQYI?+we6Vrf6<;*F3-x$7V5l?I_6o@A^mgV1_jOg+dB;VdC%mwA5U#NTfxx9
zv5#$oQPLcTh82s_Sag!6w5@Epb6t`_Ls^~c{%t9~gKsnT|JZCQ=UV(y%T392WwL&&
z(j0ZJLzmw<6yLmV5Sq_;JW<Y2t4pF(@~B_rg@+rN8WykQ<2|mQ%&@@ggv0#VaY~gb
z4o7$y8+O|8v(C3Ynq#`>4U783#pf4I=U|X3-ZUZl$AW^nS3GAP%1@QHPk9>pKksd)
z^P#2Pnt88y6(%mZYqzSrwtZ3l|ASLL*0#JoUH{iyd-b1yj1^}k+NZ3RS7y+N`N{KH
z-J#>LfL(^rrTmI{9ghRH7Mn)-$-li&@N@}R%AJ2~nvZ`ZY~00ce>kM3iE##d!0!#p
zEP77e+d`C6t4tgY9B4iH<@aWFt2^P|J4Kh9e@eFfTB>RNtxz!Uj&bjjEJL2=EfQt!
zQha-+@(UQ0b?Q5PJR*MdM!{nJq_uX-S$Afiy7|KW_rZII*w0>>pLL8q)7~(8v3^I|
z^Z5SFb;XZZe(IFYS+sazX=mx@%`?_28gMRn=VE-!b}Hx2IId@j8?OEQe=gQJ;d)7l
zkquA8N8$hfF0Vdnk{)C7B#2LIC&%}gX&&GAm3M_oy#0~m-MZoI0}<1<<)0_Ux|)W)
zvACx2r)*J6xss3Us^fR3t8zVGx8qpX*T}7Fw%zRPsZfozJJw*3YGB;aE2~-gqfzzo
zzh%K*KWevF^!(7vw>+I~!(!+;VWqtD^d<MyTsE^E=5N&wNY+dWJS8$~UJdh<B;F}W
zymFF174L4^Xuo>nln1SAvLm+`NtW|O9-CY*XB~HU`-Gjg`&!-X|7zIO9aLAzn`_^9
z{cqn^)_mjT#~WXInqPR*QmG)2C-=q1E4pao;xpkNejQ^xpAhzHt!&>$-Jb^~m<1E7
zKK0JH{(fTF+npY_Wm-HM7<MoTWbK{8_~X?3?e7`quuWjQ$7vycV87Fw?`sN9=P+M+
zRJ?e{QZe%f({9#&c(;A(^CkN~x1KoRab}h&x3pQ#kHg<qUd$*sDjNPL@%Qilf*Ut(
zoMBa}wJqo7rP9a6EgwD<fG!-UzwxiC>$JM7QdDG#->*rNSj*3M9^Nefcj5VuPW%7g
zPwDB`NbE6Gs$y=qeqratj(IOv?8u9jSaf;%9+S_)e#%c}>(kPO_noe0uH<D`R5JYa
z(*5D2E4P_WOx*VQK-(eF6`Mqq-DdW@JZbKv80M_WdHArh{eidpd7QTH<fy-2teX^?
zxuf=kHbcdwe_NTi8??_qbM3&1j};YH_ItSev8i5?rfoK-ZhqwqcH_zU%QhBnJ~)x1
zyIpVjqh~VP_Gc~L@OEzVe@9{AXKf`)@1?(ObEx|h_s{m8#f}+ASO0!6)l=G2lk@P>
z%<am%^KLiaf4}U?xnGsJzJimxEL&C|ExGz5W5rXY6H8^}cGz_0#nsKZYHH2=X2Ka3
zQMdFDW}%gPWuyCkSo~3TRbyjF{{8yHg{dbGY3i-s{P6c((>1$JHhz&{jkPq>Qpj*-
zINY!(Q2fq>$^&=wvQ8RAbia7GXY&rF)pBhIqdY>AQqJ@qUsipzU`vTl$@F(CL|+|~
zjSD=X_xlTzR0XsAZR59R7f#u}ZH^)T;RmyWS*$N+7Czp*asS3+PVoW$Ki^rE{h6$!
z;{RRn&g*CCtSS1}Q_P)Y*C!a?f6U2sHuA>Ye>e5kezjv@n95$WZT`+v>Yq<ITrZG0
zGfyGX%l4qZ|9$ld@*A7o6Atb5H_DAsI`eg_#;vVW`|7S2`Yw60G1%b8s@F4it`k$Q
z`_YzFRFVF*@%+8xXVRxN3eVlE^=5@@xwEk7=`&wVr|f>oZZcK$aH3h_*}diyBD9j3
z_4e+nmK9pZSa7dYAb<B;vsW4%%Z+7ht3*UaMSb+9D;pb6PD-wvmv&}`p+&(1hF7m%
z6}-5hs5bpH=L6%!<9)K)IrFDZRb^?pkz>ZjFj>u4=tTdrWokM1_szX}^{S)ZbY(lc
zd2M{MT(RPO|H3jJH%NcIyqy2rB>7`&qa!cxt7S-@aP+wHqeb0SHSt}hQWDS3C_b{d
zaq3jS_s{3=DqU0&6y%t1)XH!mEUs@>{{Gaw)uKVojE3A|6FinWJxQG&c#~b;;2B@6
z=7PlMe%E%S^E234yO<|3?SJ?GgY&a(AGB2DcFWH3X?y0}eqm3(e6g9C(~=OSch6>f
z%80QEbw7Vt?_jh>{QvD2st#2byX`r8cDmlXc`o9Ee_A$=T<5y3S$aNQ%T~n)O#eOW
z!|a`D(yu<>OGxDWd_gcWaQ5d_8@#K%<y?6y+TLHkAT>8%tL1PA$3&A!3$GfK++2Mz
zWS5mk{=L6>iC=%_Gcv4ZJ9y#0euvZ%>m|y@a<0K2(>IvPHhU~`PTB8Xn{4^fJgoRr
z<-_9QpWoM<SFKc;=IW@@-Lmh!b4YOx=VT3Gg~zF33=E;}@?uX`Ff7=a)4S{2k@#{g
z-eC1olYO&<9h;Xd=$pyucSoxBVc~*L50Z{WiDyjPbvHxjU(-pGnG;%5S?=yz`l$L^
z%r-WLh~$sz9`g%3%$Gg6I3d$0G25zb*`=!jr<0jZy*8a*&)<J~dxXK&95D_7*CQ5L
z7N7Ik1g=~(X8N|gYYvN&p+vExpy9!C{g8YvE4%8?p6^Z5w=VzJ_ocgUf=*BWmv9$9
z#o(`E$0XdE1QOS4r}|d@=3sCsGQHx-{KHOaRl@40r5|F`_La@{k#9b;`<~jyuJ}8W
z{khFsmFBMuZku41%oFnQ?}W<h)+K+oww_7lTqk=+R4DDP-$&y-HU@+3+{fOmEik$2
zF!hFf;!9-(ZhkpWc`hZln3gTC=c)S1EXvUpytKYPOu?S%fPs*MHIqx`1jWBW_g>^_
zZcaMQ?0zFxT~CccVvB*~e*1EzCq~9wkIycsa8*2JbL@Wm%+JCv4n+Ud*;FsF<)q!!
zwQHsq-THdMhNpV^&nGY5_&RQC=VbhKws(1T9P<(Hx)Y^BM|v(fubZxvnr3qH>z|!=
zzb?*fIP}KnNN?Jj$GdEM3~P2p7HDla#l|i-Z?X@=gp>zQKYL~8RFpff^p}6MsDj6z
zUzy>A{&to>&yL1USK~N;{@xumn{R<~#aqPo{C%o$BRyK{!<9cFpSFC}HoS0$@%sJO
zs`grEmw$YaFFYfB7Z*cW_?q<ir~A5gx9xHBEB~<Kp{{EDhQ~IBr^`au9Mzs|Cd8nU
zWwdbm@dFvF4{f`2)#EbnLD>j4h7Shj+qPDU-@ox+vhmM}e2W(M?Y^n+u2p&MK6UNU
z%8l_HGo`lk)iGLog>!!jyZS8YiKz^WyUec_R_l*G_`3e<)!qY#mF*j5@7%ENf$W*L
zzb9O9Te7uWea`*)k#R>Qg!6ok&6wR0)-?Udr)__oIVOCRe7;TW*p9leJ=K2IZ)B|I
z>S=5Yh`qb>%gH&G#Q{-KT?wCrpGzrC<S4&iTRuIKMNm*MVoOHgfpS$<)f?M#Z&%9P
zo!|W8MMg}`$D@q*3uW4W{W>Q+|JnKZ{hKx!J$Y89Vp;W0VWLOD`@P?tR)&<_(layL
zcDGbpN9T`o>a{c;`|YXyZK|dvcVEafcCayhXq#@$xF+jzifF@jh7*h`%o2PGD!N;w
zm)$Gwp8jXW)+vwv={^p4u5P(|b&c*myRTaBWVZ42@x6-t8@7q-_^YyQ+v3}&tN-U=
z@ZghXSbL^Hty*{6^mTkEm<kQkckj$j{QsQg)8mS}dN%u#+onH1cy5zv&dZjqCU)<*
z1UR<yR5gAJ&lOR7%=J0*iK$FW%Vedk%{@5{>ra~+JyUx4`S|hqX};g0Om1d>eEhQh
z;VhmyU!y|>CwFX3XghZ*b?y08t#?m;4mfIR_GfG8yHnZiA(C$yw;kI$IoZI<*_$CC
zCYLv>U1y%C{*Uthd3gu_Y8OSkw%fp&pk2TEi176#6RbJ*r-pZ@vq?Wc;Ck|qqs(uA
zL+@P%lYZ%YJo22dTDahiy{oL;V*44h6JIaBx#s^Ll}ATfHn^w?sktmFN!JZZcjf+V
z@wJrm&q;p$tbX%_-*yDNmpqtt+Vk(5b8QN>EnR!^Pv1Ns{o}D*QMT5iwwEtnw5LZL
zTEfA^(0;OYZ9l8aGxbeer!9_@{?p?YO|Sbt@j|d%Wnb#KFJ}+VG+v(&EMG4tJ5eD}
zlG*Upv7-zPU%1mZ_3KF=cE8ttEVHdeG5r3CNp8LD3}qLMPjC2kaQ2HM{P!6c%xo&f
zzs@$C-MMs=-)|0v{qJ7>IB4y@V#NvuLC2**rP{AIY}qnJ*5*X|jg-{XjmPEd=Nw7;
z7uVg<;Sd`;x7;p?Vg6F1vNsVA=iS?w%$^-BuB)r-`{VzCM&>sk9v(jQ{Li17ZN<<1
zdgNrIIIsWc=;)sM^3SH@bLRIi+gsgw|IO2<D`Iv|Vm<Bfic3XE@ztu;9!o+FUA@sU
z%QSnJYY;<2)d2=OQ8|ah*Vdl7TO}v6b!*10?foy8`>7U2NIdE6+#n{}dPl!_XN!*D
zvoC9%ZOx=@%%TrG{}o>^npd~|D3iM{?~%krhUC3l)2a&ZUG#4FvPisMfWv1-MQY+-
zN0A>tEYG+WSigE$_-oF|SwFNVTD-H)S{ZYE&DY2c+n+Ep%sRb~H*@~lNY%Al)z5_<
zbZom7tnVyrF3$B=gMlUYlhUSC`*R_I!3R5kiugT?<9Of>TMJOQKrg@Yz_h${VJWWr
z>1~YX1sPh7#x~AM_I^-i#=6CO)`odf-uqgXmT7O6`hNJa(czmxLKidsnY`$5`6Ln4
z!v2bB_uSrs8C=Zg)C+@__}z9syL9!8rSHlkr1_dE=WN*i<iNd2m!D3w)@^h(i!|@D
zn6=v6(E0yz&IiU03~^cBI?rWa=vDI`*`!f0$>79S<;1o3xu?dnb?i(lo<7a!v&Dl=
zp@+R24kSO{uBc(T(R$Ud@A-j$e{bhuxT48y_~BqbCqs|>_5~?-qZ$7mKfA+K!TwbJ
zUx`%vdW8^AkDbr-MQs0Roj8;%V4TW0_3xj=?Q1JK)tEM3{=wkUf4XsU{{53@RP8Q#
z&o-2L=)COfjl&POMJKGa;T7r>oN^_j`G=&rvwexwE55%?Cj=Y)wA^&q8g{)k`zx+;
zaQ3A6n|Fzns?QEA-Xa+2TzX;IiU}sFT&lO7uB)xTl`S&w`Ukr`eVfdVP8WK+t@=XX
z!c*%EDgwJMfVyevb#JFFsR)o@du>pEIpv|0q50u=;(i-r&(G({INo7(E|Q;V;(Q;M
z+~V_H+m^X#PY`<AZB~=+ywahr;$lYG!_NNCx9{!_GHiD=bY?m9`txLO<`ew-I_J`K
zo~J(B<&rzQ+<gUWg6bR|<;At<=3cEl&GPARx4!>g9RY=pul9LdNLjGuYwfq6C!c@(
zdGh(fDH$97ty=efZb7BVG`}BmMiZH|`|P?tP5Z;Z)G|d+Q1GtgsSAuh+9$5(zLX|g
z!*ZfTi7UB>RaQmtB%=-Qy~rDDXP5u@aFQ``Ios2nYd1<P%{pMoWyH&AG?V9G$%g1C
ztLaQiN_Ps6%T~PK`@P`Plaqe8=kYEH(#+fcw=5-vg<mV9d)x7(%wCZ{|9Ojc+Po;u
z&dTDtbc=nWM@#j)o$T-TeCGS~`Sbbf9~J~?Y^eB{v}9SClnQ@C|FYa_o!;L1oVS-O
za?gAINx0zEGr{}n2Fo9nO@;+7CC0nL|4e6|z?q<(taHQqe0TQWfA`Nxa3{n|B&#X?
z;@wyNB1q}i!qsz6rx>l<w=wL5L`3DMR)$Z9xw}`h{<o<p55L=JC}vP@xM2eKO6?<A
zJl(UjYW}HxmuLF<@a^l>bHZ=@u!y_8FaC#zi^ijX{HM)|b~$Ht`h(OSo<7}WU2|}i
zN>s<6Yr$#zzq%BDE<Cs_sQBeW9+6GQ19d)acAiz0)-F*J#N+X4X5ah2AzBmU<7VXK
z+5E2jFso2+<%(DlfliKlJ-q#woA10om9TQ##(&&Da-KAHPkMQyzRPLb$+K6@Oy(LY
z@6osSi`~Vw)H<6v=lrb0zP6vPXe%v|sLS6~pwwS4^lQg0rTkn=Gy8%T-^xk>&yb`e
zJsj?5x(XWq{K)!M7PfP}@3fk&y5C|16^wet{Iu=Ob1RYzMbqCp{F>4o@#lkKK+8*o
z;B13m%g#+sUVFCJV&}u?hc!I$1+Ohn{>$L*^yxc2{crcv+@BNYh#Bh~vwD(yuOTnB
z(Ljtl{_nQWZT)t?Iv8u79a|H*xhlm&P|(8OXyMMC>919G-%X$HKgVKXiIprD7gt1N
zq@<6U@SQyKZ(GtVN?7L}RPb5y?b5d+8pS)Edi%K@ek}1+>Fi*TaQ-^W)G5uiT!HWT
zd}#x=>d*z2Z&!Rtb@WnF+U45tMI>o1U)MD$!)?attEMuu&G}yY?a_a;D$WUUUmp28
z9GVgOR_$jO^Y%?`#`72Kd?PJ3^QQ$Pi<00Wp=U}uiF*3|Nt&+7AHA+T*H6!@j{V*D
z7c@pSzij&k`E2LoQA=zaSEdzfGaj=3#OSc<<IAO1XIvR21>!1RM=;dP6>NA=XtsFi
zr}T^@eZhVGQXh00(mN|<46f(2ZhTOi>z(@H>k_-SelIS+<FQz-EBZQc(`&D^Tnmo&
zl??Y5J?r`)7|`<h<qf&%oVru(7ukK6KXdCsWr3`E*g@|*3^oUo%v<#qC#}5C+<%(I
zZ%v!eWX_2$;uHP`R)4A#v;HGnw=iu6SM}w>xGbJMBD0p}m5Wy^WIWPqH!5oS(7W|v
z!v}lj*VlgA)d<YbIcy^r^6y(^!`!f)PwjQ8{)FyXTz4U5%HKbU6XdMg^A1#0Y&Om+
ztLLx(#LO_O==(y=@_6gt0h03_10S#dbTWG>A77S%`Mevg$Aov!2uVNi;kj8!R>*5M
zKZirA<&$>mh^OzX>vZkgv7=Wn;KR<M3%>g__RLvd8T&Xme(I(b3wK>>%@CTJvzqhf
zu~O?=UrWyWTkCJ_KYrC%_Q#Kp6KCv9a?ut%wc+D8<}+_Cs(mY`pXCj16&2blvB`kb
z!$so1PyHl!kBvVY5C1dWX1(`2$AK3-x>Jk<gBFYKD2!TDaN+gltm-WZeqEEe|3|;c
zdosQKolf^fZ^eg84z2p)an_8X!Et6sqhRvwt>@R>?Mz_l6wm79yPm2i*thafNQanv
z#>Hc7sZ1$K^Z)<zx!hTndn&5vVVd4S&M7NistYLGZJaUr!Og<ei2-U!#UH(DrhjKU
zcI+HqjtdWi-HWvAY7CK%`|NoRa5(VaJNbjf>e{aJOa@zK|7K;_5z{CcDD*Cdm3hlI
z_p%R-xBmYP&=9Hk@vwbk)z_??dwYJ)xjwC<tLxC+^83Bpq;BoCuwHRB%jVmS<cO_V
zqTBNC*ZC>8Gb-rm@qwDl%YVK4pF5%RT<P49whsm?1K5u|E^KG~v7~*jt%u8W!((-?
z9(-s2^Y8!8W;6Q(?hR-1{=ODrYi88ixt^o6>}?r?!xAMqX657CGkq=MzFYTfJH_{2
zeXC3R>tFhUcHuL)m^j+b39R*MtiRj8=-Id8@Z0Z&O#ZSksf3tVze+5RRuKN!_wHt9
z_sh+by(N?7BK}@e2ns56cz*6s;NL?EQwu!$raW$2X=k01>;G1uIX~`0g+$-nmvL+?
zi@$9Pe&u>G;P|J%V!10Dx1Q^}EWJ7*zsPCXRE5kg##<?>v$~widv^WxkPOTY;8*`<
zIi)(Ox@(Edvl{bxdtAKk-TJh7mGyB?ixo*Jf1+-@Y1(^Jbq@Q=sGiq#vz@Y^zfFwG
zjAUrIU3~6OO!K-K{cHMvSeY)nrS<0LgHjMyn#jSad@SjU?)Qxc!`Y@w-24Bs`o{m4
z)r_yZ_FdLLyk=?soZI3%<)6$lIKnU8yXbB-Bg596>W$v(+cxeH*tYCj%GOf?ytz3H
zEC0s7RqpBNSkTkMvn)Wvpy-LmCn1HWPoJ(>^JeChhn>Re5m{MUj5P~Ro|vd?xM}N&
z^3qaMK6$${d@>dc<s6dYPjr8AvZUD0(Nz%?yeI20bE0G4tP9s?9J&#8UNo5}BboVE
z`s6Pv&P#Vccv9qYezv>H!~-`kG~7Bn`}3q~&IxgI(*K0-zf*Ow`+xTaGZ~l2Yo$76
zKde<Iv5J{Z(-2O4v7hDElGiWJ<R>>@d-I|?Q?YZ2pnzx1$|Z8!MZZ>_KDTn=(HLE)
z6jAkO;xRJM)8CXoc<_0BvZD&yM2?=F0sHb5yXF5%W+pLjUEVp_Nw(PVilMlAh<xpo
zt!K4f7R`}U?<$WwBy_CK_uemwxPm0pEuEhQ#p*+|13!O#yRBdLpWIQt`u_EQA8t+$
zD1YVpES_c0>q3i!b$1zk-z;S)3~=db)%vw4jB}He$((=Ui`e#ZOmyL1ny3{i{mnRk
z+Jv2D?(H|#X6-nAF~3Z+bBW-CKQc?F{j!xkl~&5?r_<_kSUR%rSk{iWjog~MH*)3e
z7FC+bWK?@zMr~6^MWSJXo~7KUy^?kXN{86}Y|<ZI>w1y$W#`ArqFJ*i{68st<}uG%
zODRhO9z*3y-n9P9&HIWUuXrC?$hg(i=(%dr=i2s%TUw^gld)9r`Eg%6Fm=@@$#X(e
zC0<#u`iL&{{;}jt$FVv2$0tVUF?}}pQ*?dd0oF&63ySs&zCV_qz#wqXy_Yq5SwO@j
zA?5e4n<wd-o`}9}_sK-UqVL1E*qMyiue?qCQ4!1<y<7bYk5v7M+CQvo`1p4{)}P|Z
z)LWN-?C66NoE2Iem4Bzt-8^ICs=t=CX>YEpJX7JA?AGvy$v=EvmEDtz9y=Y5@6tR`
zef4SKp;tzZx(~N@E?wj>_iez}sqba~`SY0hIK>@y+*7D9MWug2;j!pHcjVVbeQ$lh
zDZsFU!;wQkX%d4)y0+5pXuj4J&x2%gA0}|MtSS8-&(QbSp#EQt&ny$p`?cR?H*Ma0
zeijEOKmT#n=`l^3!OIS4J74TB=H3|5)5<NL^y$gTh|Oudese4eueo@*xUi(1pV!+d
ztj^|g;h+A2XVVlTUbf6@GHlvt*$`rRTewKJp^Sw?@F?>K@k#e@9sD+X_ipD_r4M)C
z&)seGMf}0c!uwmY|6jkafBfDl`P;SszuXArFe|UE`}AJ1-&Koi&hDm(|H7to>h%XJ
zc%>|QcfF&aa?XvAFP3S`KMOf?v)go^zWiQk^JdPCTJx9m-pzgcDKWCH+U-Ef%Z~;%
z|Dsv<-MVMozAEOGbvd7S^X=kqpIi3-nHr&ZXiE4G1%=fY8E1wuJ>p=__c``X+`sfr
zr@V@nV9CmTIsEJ2X0F?&s5CkL_RC)@TASW2bXYbu;oPgjDJDl57&PuicJrFQv0dG~
z|Ha&gCU5-yRpsq@tZ@3@6P`=@y+@x+XPcNP5YPN{lfV1r-zV*jrmwA@<ghT|SFpbE
z?wzfDHJ|4*s2djV4%}5Q?)ClsqDi&;A8!)B&-v2g^Y%X-_3@UC>;8XXU)K3*)47U%
zh2Y;O0(S3gW!MluzkW`US>640Z-4BTJA5Yn+}imMYLf2kD3mbIi#hN)Dk`e$>gw?C
zKP33%Y&d$|4y*ahaL9c-<Hd^%&>DeXUthOR)ebL<oOJTe1qGdZOAHNL^thI{cRg!n
zSM2R;vr%Mx`1ttYz(7Xt#Ki5t3bv(X3mtb{bp3GPbM6&WUEH>1Ker9bn!WbO&!w-w
z9}pAF-rBM6nbagVw?j8CG^|>`FG;TZX^gwsmqp@lFYNYu>8k&aWy&8r>jlSH8Fswc
zdg#CJ()h(olWZ>^Ip3(2Wu^HwS&{d&h|GteP_8evatmfX_TN4||D*8_#sl{zHFy2p
zZt(w1cQIq9mhX%obHeOg?>+r6+a>g*<Mzo~wG$WmMYBe{W;*+Jh5O0((+zj#aU6QI
zu0<(HNmI$qS>@weVczCAh2)1^&kEVCp1l5izsd0be8%U8_V*qRX}CPw-Dql}QHbI6
z30g%;PaY~C*y`3JsP6jZLHLTLNwvE_Yvu(%x$!v5@$AR+h}wVl&GTpYC9J!7#AM_2
zPeu_FCwr#OI8z_Lw^iLEtIj#%PiTOfU&GeKRRwjrb5Fz<CT$IP+`{f0{L*}dO+`3^
z<6()fXMVi8u)@+idL6s#dxis1rEJqyT|SgvnZgvpxzKa%mR65tF88DVJ1Wf-S{|;O
zm^WK8sWtzgLlWl^FW#82;@!<(<6DY^_>$+J$hp2hMA>csYN3Kh-H-H+EAdZHx)HlC
zUF&<a-Qp$BJd|a0^*l`fl-T}xXL9SO&+kXCJcD^MGz=Clz2n};v)h<ge6R5w3r_as
zH(PnRzi-_0-dS07S9cqe@GE~)Wu4CYWjxJW6@?WTE+iE?sy$W6?X^0iYy8-Lc9q>V
zwaw?-u4x^e;AydC>bw^myw4muS5}n9Uy0U!@Wp~fy)SANbE#sr$U+Vk_Sv#ue>`}x
z_|5f2=bfb5%cbjGR!$1c=IvP&(q+o@laax<uGn+M6L+s04l(o2c`vfKV`gLcD_DTB
zYG;1pJ@Xotd6NHmL&DeC?5O+uYh6$Thl3S^bi;$hi8gU88@7G@&!aTS=-91Sy)hi~
zMVh$}@G&S>zp?Z)Irp}VQ*NGCutm_;=Y0$-Gx*r&pZK)Db;k}1(C$`)nLa1ZopUQJ
zH0*Ixo;7>+!;-RnY@w^KUdY;NAi*PHQ(+Jk6y&t;dR1YWho9fE!~FI=&z_}$=0cV(
zU3#eWvsmd{4yj(YsI_8&fq@|9lO|32m%cu_aIa9?kK*g|FD5qJeRx{riN!gVf3cTk
zIoDJ$td&|Ko3`fc$KU^XlHU|;aO>H~q*NumCnij_LGLo#?Afzb8J1PpA7A-<!J!b2
z>HqJjUSyjfbx@`<_xU=tYS}QET9N3k@G?`D`w?#%i^I2QN$U0;_`W1gPI!Xqr5EPq
zrR>_9<Ws#m+m@;6F$l8H)!_=7$i&LqesR5N@ZNh-&zK%rFFm96>g@#$mkSz|)vI?L
zYpeesbuoF~#*^o#P4KqN2z}J>eixJCg}mvRsxQosmtR)*H9X*L^dtGfqLf>IAFZ6=
zX8USkoq+a_txI>_YP&S|kEzD(NbN7SAAYI4sr#3*`&Us=uY{+#+rkIz@z?tFd|P*B
zt4~NYkZ+m(*;lh}Po;fvWVN4{fV;$&3)`33?A<7I=4`+RXVxyW(9OTI*D0)Y<4K*u
zBREqkL_V|hgV5Z~F_xV^ecJKAJAA7iXg>M##kOnHw&0%=YYnddViNpb|4Z)J-Jb?u
zPByB(Z;LONUS|JOsW{@S!S%4m%lF^&pL&x$aAvJQbX;B6vppYARw~L#d7b0<-+olJ
zBwzl@X4iZ2rt@c<P1_Npw=j<*nP;|nep;+&V_9qN?QMzw|NYH5(7@>7<+Z4#rKRD}
z^UTc57q_?TfBN*v>h1EK+paxYv9|R}LPOdOgNRR`SS&UD^xErQg&4`&pUYXgbndsy
zV%HWaUE5Nw|0r)~s|y#aQu_I2UH*27>+(+2MSlJ~bKO?CuDnMst77-hGwf%d<HY#(
z#l<~NZD-k{4fmIQ{ib^@OYz#v2U$5R9SZ(Wu8Q3a)3)h*calYG(&WS)pS*-Lr*04v
zU08P4>e;p^$GaQeR$uI%w`e*8sB|^>!4tWBD-Yl2mkZXW%&Ob4{mH?{+ZL@%5uN1~
zX2>vM)#ZcfhCL#;Se>69Jj%mhlV|*98Pkm(b^(<i-_|HhlN1npAANY{>bfL`1k-ol
zw@!3-ma~)D)^=d)+)EFN-`tK$UG5^J+cEiI>iWjDhSJ-P<uD{1@m%1)pWX2Ay(h-L
zE?gc{Jm0=5t(eohX7Ojuz$1s>=CmA7ZQEJKerBt+!~tRUz~;C`9s9mBGc1`^_n@|{
z(QN+40@gRZ?UKoUJ90t|uK(lfU!Bf2ZDrQv4Jy}`-&IUGSMj=f#_Iai#E;>E>S2!a
zx82wtt3FdE>~WpRyoaVCv3*q$z3dORY$@DfyyJwfnbC$10mohzT0Y2G+3q6Dm|0<B
zv64xy{rpBf-u@<!W7fOg9=q1sf8X}nwhtDaf3MAv+c$UdLa!4FL26&rW&W6|B;TI#
zSNikxJ6-cCctbcPZ8z<B8rT`&vXp`0*S$|!yX}<P&N>{~AX)O`=V@t)8B-jL6atzh
z8N9Y#J@EJwZ@i?c^A&-63359$I{j(_@4UO=VkCH_kn6-2p(8y!$A6^%nmpYmLu=cE
z6I^zSj=%lz;KY8v<S)v9KHKGa)*G-{eMqz0EGc_o*$RVC2klHg?c4XG=8V|2puAQW
z%|ov5dlwuu|9CuY<<{iKvh0y>H@dyJ^hfFMxf#39CTlKEiP%zZC0n(8!rXfioXPVz
zT^#oB<n);HCc1<Dl>UY&23fJB!fJ^$o7xFWk7|85>D=t0_tZeav-h{Y{}S_S)4pT~
zP7BUzYiE@C7<KP*`^%4)|9#uk$jN5;YWCa>w`#xV$1Y~(HCwD2vo4(Jz>*(3r^N1_
z`&K8qd2VX91Vc@=tLe*>x!0NhtCdS?`LLdOxpDEes6OG+-HGMp{_C%2tajSERN|u7
zzdC7I+it%rZ@Dbg4=-BI`G5CJ?#i`A?RO(Pyj=D@n$i3x<;$Oi(~l>4Ju;oK>D{dD
z3@zs#mGsFoUSaNFSitIE_UG2Jvs3H-*B_OLzA;y}N6K{Tk(XZt6=wH)6da#&ZrcmF
zZ8Em+jcz^{&DtvU_;~;EA0Km7i>f}}@7b`yz-N}p%ky%_=C^&_Jy)Xi?9SKu{&f-z
z@{CR{e8+C2-hJ8Jv4|mrL4Z-h$E8*>IhT9;4`BuQ@@w+RZxR{!%hP#6dzUVgh+V|R
zpr(4}XydB*4ckAd$7~JbS2{F(vv)#(O2u#fTkQ7bqK6)CTX-$1Z8FI7(YsBThs^Fy
z*b?ff|NL}BPv6YeCbQR#f`R*Xo_@FOfzRWO?_^dn%s$;S{oB0*|EB&`d1P9fSUNM{
z)|_T_w|cL?2ZR+=r>&`a@amgu#h(oiuI7lXocdt1JNx7)J*TW5CjT?u3-_<Lx~puh
zvi}ZK`)OsCvKSj9q5E$#=Icr=o_;W=bn#IskG=_qg%3!i#!c3kAbNJGm_#x2b)~{&
zWrfi0h3}U;{@KAX<vpj$LIwq$NX||#7T-NW%y~YG63c%yJuCbBc8Nm&tiKl}&7O7o
z2zgqrNP043f2L7x-2;x*ck)|2PAz;dS~%m+BL%J7q3uobS`rLjcG~bwudQM{dHAR4
zfrp~4H@-*7efA1vY}k75VxPxLt{%gRJNvvR)J4kl)f~8e!mHWGLY*NY`-}EI8NJ+c
zCKa#wyk~6WX7rW@ysQm;|7=&*L$&EzKOY!vKi&DP%cw<tsnh%^Z6C{RyFQlNp0ept
zOn>}6V(*Wrq&)Kj60iK9Z&h|U5+r$r&2EO@{3&gU#rX+SZ?bbTX!Xe*`04QSpzVs2
znYHseE|hEO8`}P!`u*ma=W*HB<JNKNIQY4g@)#(zFs1)v6!uE}Jxg0_>iap?yIyL%
z=ZM~(m&(pBcjW8!c>mhp-&h47zFNJ08NdCX2{X^yuI3jN6m0zUt7^vCv^V$n%m4oV
zKAmC0j2RuQ++q{H-%wIk-mT&g<Ir1pSxszj0;Aw@#k7M=o5I5mJuYw%ljio*YJFLe
zkg#f#zr4zw((nU6*TwGMc6ayjt9N>K$=9b`{QPX9$3llIb1XxC9u-#<ciujA`r@ZA
z0yEn9TD6RYgPI#<zJ8r>{J8U#s<l1){~p`3r0wO8LNT)(3Bluv@0QIz5f;YgSz)nc
z?M)?J_r8`b@%kd3o*j`J8um0!nDn9G$h{Kb_s=JKEoa`rctHH_t1aStU$8+2Mf;fw
z6*u0x=saE6VTJYA^0bxTPcE}Qlm1{+7}LXh=MOGE)w_Ime7|CeKuBP)fbkn$A<xQA
zm1=LfS*P|fGeq>VCuG}j?ab3)aJthW8nWp%m*Xn$={3wHC(VByi~3>5%rLV|VUpUK
z<+mo+r}Mhb=V(1W^El_~!uc2GRmv3H+O?d2P2XOYi8H-dd^=LSW@X7%1=Xj8GZXTy
zv@9N0URv;1>UhlNPSfdYUtY7bZrb}(CFUAehiKu4>E_0vpS{?ZY0bZX{`c<FVXfyj
zmCGz^TDRVEp+JJ`1LaN5PKQ6v?T|8OKhh~+ovS!C|BI+q|Lj8TpSRvJFzk>u+mV~r
z@kC1_`SJnJln<voR|@^&ek<!+QxX|`PR^iT`bejMZK2#N{(n5hGtV!$vV^a#?#I!P
zJ<qm&o;K-ip=ILw{Q0R0-4B%C+$qzJQB!s(VN)=UQnn6Gb8!|v?`<kk9K9jy)wc%2
zEFqB{yMGud^-VCEoBw+LOh$%gF}36ihn|#ia|bWw&3^ta?O*qf*z<D}G%qjK$Xdat
zqU2MN#-L_n+z=C1e&Epg?n3|X;wShU;uX%tTJO8NFK%+}^~F&Nw?ssj?K5jxw$F^^
z%vpy;2iDE*I&&iW@#&xkF(()k6(kPb`u4Q{^3*V$_~<k9c1^qfAl5)t?6~)t8zn3L
zD(%xYnHhVd@=k|lb7kpL_h%}>laC%PoBKeSSyk!K8$-4`<&{ErxBRitUd<b0A)|MH
ze|prfqn8;I{O11-$UAlT*CEjlCCxtfVmHo{UH^OU?d1IK`R8kn<jMUgXKL8_SMJck
zS!bKJRWDLw{?1eFoUwaviK))IXAJJ5$!ok<&S8r--FL1sw1T;6dtd1C<f2113^i{j
z&HZU_@r=Lz#hj(WM#o}Yz6dkuuPoI4!!aT3r*?gNVtQ+<^PyGo*#%c;Xt<oJR$Kq9
zKPp=!>~Gb#zh4%K?|mV+P2Olxft%8$!@I>DrFqn*i^;Ehy=PsVMncb3fj}_^{q7pm
zhVVW6w+pHK`|>(!PIAiAynEK^XLK(!Jh-&QI^fcr=B+>T4>w<UzHUtyuSM8);fDEt
zJk6DNOG=o{`zdk#dp#FJLGCf(k|k-<){*DM1^q7b9?Wfy7qt4j^@Xv8^@J*3(XH2v
zu0)-7P>8wtT+Szh_exfw#Kx_E9y7P>RAPG-lD}flxjymzc4y=Et<+~c@a7_$jK0~!
z-*@lUpT9j<F2^pW-&_Adv-7*1CXGG1e%pQ;<X`S^ZSmGOc<}GE@XLMQizD(P6&RID
zH!Nm&R%Op0Geu?2`nUC#$NcIdg)aPi#P814a_oTX$&h`^_uW0RKjZzE1>!~jXIEP6
zIi$Yya!Ag>Y3%(QX1?!L5D=(tl;i&HqrCkt^Ta8_JuRDJ{}eCon)vutsW6jJa{K+M
zeGki*vcGx1y}f_a-~6(7HhJu9b0Q*p9+rRfp3!|@-jO-qr)lT0wkInCo!0JY;uX!%
zGO9K=EdF?EvfTa691I-Yo$XG`+qX`9K8>&Dm)$a(KRgTvLc*Ja?SDU6xQLA>jUgdF
z^Vn{2z6Br4?fba%_O)m7*sMG*s91L+L!dBW?fL0?ic2p$Z`^9KIN`P1!#OK>F3vT5
zZx+L6?e}*Jo4x(-1snPsr^k19gzR%$Zgu3ZVOtG@7Q?}(GJgVM-=1!|__74teE(c|
z&s<MWZ^5=H^|y-~w`O18bhKMMI3hyg(4j*GU$2H=J~dT4(m%yEf7eU3Q)kb*hJ}f(
zUjKcq^{UmYnLXyUwXMtkag~{U&C#R9tM~m8`jvUvLrk1KQs@7x#60sem6ZkCUbav6
zI_P<uO@OWZY7`gOg)Qa!Tau4Ch>5p<SQ&hB$Ij%f9otsi-Z63KtXT{8K46;U;=-}j
zb&i{|RN0$^XEN~%R_@&+V|u^-{FlqiCr7MqU8P^IZ@66eY&+k=!sqAm)?Rki3T@zO
ziI8^K*ShuJ*G1ybc_GWg-5ZZ6KDW(I(r;D!7E~0eosfO1?Rai;jJ1cxledLi7cBg+
zSI)BSu+TcUlxIRhr)w_W^7<>W<gA6mwO=|Ra{JcD?hkB^S3BIW-%;i2L3@cKsq0-M
zubKAj+#57KMmOy-Y%KtfDEs?_mE!LdgibEJ(C>CXvN9#tf??trhMi>_Hslun{B98X
zSE)wKQ(3_Hjc=FSCZ26=&IPx$6ehJezYH(A5%FW6LthDdP^i=+_j<pL%3%j?6>#KL
zn;z+6(fGQ!)$FU~`fo34x|UR_`2X8_)&IHkt5)ldgUyT9PM&f6ZE2nHj8*2&(>Hl!
zr01V(y?jVNN#@yQM%LSm`j$myG7N@)UL<O$J$MwbedUcmoR|6Mx+SGb2<h$PJ$1um
zQ;3K`=_!RvseO-+-;U^AB^&>_Ihp6Hd%g3O8K)J)UK%|3$G_s^llMN0x)l#=*nK*Y
zyM4jKBYOXK^oFkZ_c!{8&pduVoudcZ?Uwygj((7_s#R;B{Fc9Ni$8{hx8ApI(=ufK
zwb0l@<-4nLW>C9A;kUg{GFByCwGKZVRVn2jH$%FjsM8>=QjF2z@Wxz?KacWxT(T_{
z=4};HX#VqLy<ctYt#^;MOo<HKwwkYVGEdF66TK%-RBipd=*lxKX}{Xwt~Jw(XYAD4
zkTCD?lS9)dZ{Ns0op<3u^W`79{T&qS@9^<+nT0IaIpw^bLg9BA(YuYe-!&R;XZ^)v
zSG`jAXW*u_Z1(rd8Z3SOt+(FR$e_ynto-W#UACqYH{F}N-9NBAxO{zCkmJ(Uxhr}0
zzUvhK9}|D5ZE5SoFx56U&10W#8?RV&ukV)_d(a}0rZcY50ufKwhyLGZ8n#^bmAv7!
z4vRbHe`KR3>}1(_?5}~P^ukFQ&3U(FkF5Uv;N`~niTmH}oHF_GUP<;754Sy9xOTDx
z!<uuovciv_E%N_Spm8K?k69|WsEJJ5-CS4uzZ#C_cQaNWYQNdf{w6tYzk8wMnWGOh
zCTLWba-BEK(fr4>U#z~%D%;Y|Y8y+gp;_5BhlVNJo;;ZQ)w}$R{J#qeH{1PisNt4p
zEV32UP3)=M8nBL0Uz?dhm%(h_+jDp1+Lr%2{IK`-)__iD?HAHKY1760>rc%Uj{W}b
zz~hex#FngB=C#zR*gQqxpR~eMuiL#pV_ZA_Z9n+7Z2Rs!7nW8h#>p@5cy5}TFCcg%
zsc^U9f642)C->|Ac)-YfXsPXFKPCqD;76@jrA%h-D$8o^$bVS8>z=pEdgEhz?rpAq
zIQg^nQ3>nqx3(~t{n_{F+LbF;7A*`EZ*tgCeWU2i`5GC^W3>j>vjwh6?P2+FeUo;Q
z@{RYLuj(R<zHy&$wfpU*dF=rx5Fh0nOTN9_kRf8~XCrC(a@D07>`uBDANH=aUa{bz
zL5!UGub1vlhd$11zd9|crs&UlM*T~(+5Yh|E2~YY*A;AyXs-9U=fd#8`C)ZVy5;*d
zePL>k&t~oqt~;!_!`5%f%Ql6$v(_(d&h(n|>!taA`&Fv2iuJH;?A*im`y@W*&d)kC
z`+#+~{7$WzMW=P&q!fOif4RI~D|zwnOwAzeRwuPX-QB+~IESk(Tz0Z?iAUw}GLD6T
z(dYNFCvY<C)bnjU()nlC+0;_@6MmHwf0s&1m$B<Fy;WbQw9V#9Wy-eWM+0_k7GuA6
zBK_bm>phDEmU&6f-j&1A`u*u<MHi#_HBq&G++5c}KSh33;!+G>@chQ73xaMeQbo~H
z7KVz6i}X8sDkc1C0-Jol%Lu(wWUBk<;cCy&czw2TXTd?=?+M54;~5xoYTrg$?fa*#
zaacL9^b^M$-9I%;IQkDv*txI4cKY2m+5CU9*7vI>E;3?wo<4zR`PHUPhpQhJe(Wzl
zc1Anl#clcAiF?yjxwhr0^dIki))i#1zIYx-a^Bwmb0h?`^Jlm+JTPEQV|C@1=(@Rn
z-HU&AHa`R%B!85LEjN(rJ#qfL`~9%vKbly%S8UoOB-hVgSXlT$KOinh$m7=CipRY!
zE*#vSfA0DH<z;g#x3~~P&HumO*KGcIF==DM*;%GJ7Z<r6DU=Bc4mQlaWpe8duh9W+
zr9&$M7aL?<(O9*9y?bq~Z3jnTVWE?lx36!n!@Cluu*YTVn><Qpu3eLpbToaw;Y26K
zjbYr+$`0SW!0=2xJo4AO-LZXN&uFjTlAU~K*Hp>vd0+YD=EU6F=2=}~vnNJ0IpfY=
z>E7yZ2Ay&IeoBqEvszbc?(oeyce>e9zrS;eSBI(8j$E@H(NQ(ui=<7`QWqL(YriO*
z={L9OWk^7$UHgp3mxSh5EUKQkZtn|MbJ%jV4j0AN_?xr+on&hTJ0?4=>1f{7E4F^G
zD*Myld9MOKt<>&FWvfWtvgd(HVn9oO%WXNEOS6PE8TYsHeYUt5w2?2=T|PPY>9jS+
z{%YJZoO`tQ*Nl`|JOz^sR{XhiN3!@}#15vb?((T|$M@aNYq=c6(`h7m#B)K1MDu~5
zjx($q%vbl>m2vKh<hh=y*?K#UeWH%goCwybiUCH49%ngz-Ke@|`Ap*@p10=uGfZgb
z|8B<d<6g|>&X+-AKe-yh*{|(13H{4dJKv7+ZMBJkyiA_qz0H<WOu1%0)ih`k`Il@S
zrue-1cjSFn{fRnCa=#RV7s@{hpT1<10PB3cM7_=DBeY__`!6$4nWUC05z_g0q1Ttx
zx*fS{B5P`<?L5=#^n23Rd_x8i+mBKcJep2S+{|<=VKw)f(hIU0$-foyel2QvAHpda
zpqg?Zq^N0Cd0Uu9KV#{WL+XAG%51yY6;iLAw#@loWY@HIp~8;De}}(T&(xY_?zZ=)
zO#3~}gq`<)$qF;;l$J$gy?x;&fAij(Bl_L^o8J1TDd)wgm=qQnu+7j~qj5i2UO}_q
z#agCmzkRPiKPQ{y+tW~JV)=3XnO>ji%bNDhXFH`~sp2IlqpKGpXRvK@N`k{W**1BJ
z6(UF0vA(YA{Bz3OHOFDmEFs<^jTEIlMaA*EQh#!$Z7lacwSLdJzN7EwrFgIRU*5w~
z_fbe((K)8Y|J}+Jx44RD7oTsq9zXMg@5w!11LxnhOu6YRuBy)>*zVzKqx6{B_4(_y
zqKu~IyO>vcG}h(blXa2#)!N^3_Nn*7?Yq}j)Ewvec4I~T<(40o4?I*}%&IP2Ri__!
zubTPQ+Q!#yPd5CM5VT!<ci-Oob3dIn;$eH{zpskpic-D7lIGWPbu0l4acaJd59AoU
zJHPL-eRTcZ{hp1*k2KHe<{g~-UgN`?Ln0|IEa(5dmT0;2E5+vjPR`V;>C4UU3SYT)
zE$Qc{r;PVKmj>xXZ{wLd)mHo3@AQS6HVMhsd^kAYw#S|&H8u6^y6B1ui)lKMO}B2%
zv;Ocu!{AuKuP>QvVkE0<J3hC*s*=vDjO|L#_d5Pzhw*~EQ|;5Ys605TKlg;DRr(Wl
zh8m^>%^w=qSUw#2@1+#PwBz>r*zepYTO0c2?grVs-rDl!_qwXI6RMfp9bJ-MJl!ZE
zU!Ll)+bY{q>g~bJQW4_soo7be%zO99qowYlGV`mNh*&k7U4Nav{aE3jk#i@f!=s1i
zFDv71*|j&@!oTUJ<i3tw+Qz$VTk-T6lR1j7-#f+2xL;C)vuVq8@vGC4_SF8c+qS*N
zd1mW}-rJ8)J@TmGcKT5Nr#P2WdeWk0bsx1nj>^RCTgk6m_1EIHA1{By^ecNl&z<~c
z=j+Rv8CvodNf*2lFZ@#4+nv28!({u!)=w4pYMx*D@+&;^>u(0RZKhTqU$X8AzMffl
z_~NBHnWML}KD^YJ|9HAZ)9F`yKhEvmyYw1gcI<UY^PjIz1%7a5HRie2q;ICzwDw}>
ztv7C0p8t4eU);O*Ze7zs=@pk_cf6JRQ*>Q%+vl6Y9&<7pto-=;yBF>}()8*uuR-WG
zUakUtd%^y_%-V%AJk5XVXMQ?Sd?qB=wSC_&^8*rDpZ(Z!R`&WI+9MioytMDUf|%!$
zj#CmXv+g`jkmFzFFX#I8<l=q29R?-$lw!UWeK_D!?Y-GyO~pd9BMHy$$ED8{kC)7u
zoVQr_qvGY3#2<g64d0#=pK-<io3=}cLyLZ_-gU8!5jE^iE1I{Iy^S)<zh~p+>&tq)
zup>WNd;0Y0?79K-rcJxnmvS}3<U+=e^rg9mpAt0m^p1Udd;8{<m4Bp4|NQu<p|5{@
zW$^M{w@es9Lqk3M{n-T-m6VtS1qB)Ri;IaR-Q88XW_46FLzwONJH@K4`g^~~u;;J|
z?pzzTW9?o3CtRXJbNM*C#mjf@+ceLvcUAtrkFo5>9<1TFJ$)~C<AL0lH;wOzcD(o-
z_i3?sJ<E#YQ}<R~?2aoDH@_{#uWmZ$-;0yWF0B{Mb3ZQJ=dq|&tBUPOBD15AZ2W{%
zaffxjRwt~x&H4Y)wK*z0yIkUXZ?2R1xoN|{09Ur_y=76SF9iJ*W^fR$=2Yo&d1&5$
zoNxPHF}-Tu_{B@QeRz}%Ljr>rT<CAr`x^F1EM5O@acTRcAg;d}8eftX!c-=CtZBS`
zlOyTf*@?{ab}~AgJ$cn+BI9gEkI+DIr)AGxD@9229lEuuTE0d{NkduPX`wvpM3XLy
zja+)|f_=}D*DNhc-aSh$k@K^{v`=m8S5^tjJTpGHi}k>D)r+d-I-d6no+U55V0|FH
zCnH*U72|=J-O3A=b^1)^%r7iq$k6)Dm-}AS^#_N>p-T1@hhsQ`zfR-(e!fASJ@)W4
z#sl-(kHs7={K3Ve64<U>bE1`j!Q0i&$Mqnypr=aPy8jU?gxDu|ENr}e=}c7Dri)W{
z+dr`TlIy_XEzg%)WAAY|`9!X%VRfvgl>ghd(?WM5HM)D6^@?p$epw`)VRlb8%|3Ou
zX>Hr|Z4+McT;QE?V*dI~!3NWRoSUv>COYd%B16NoKYuq|{nS@q8KQLPSC5my4j(s(
z&D+Z>&Mi6?&&sgj>a+zrA6)pFJT1MJm0|q_^M0X>$ad*}{fb!~e2@Rlk}NtiZ*8M`
zqEqg92KC0+FDkps*cp0iQ{K<+dC15RaME>#Wm9~N0o$6p!Y?{J`@#}jcCA;aEt|;M
zDr&dbTG_Fc(euxub!+bR{oN_+{z;h8`I3pmOgXl_Q9g2PSIn$$9&Ae6()&UsA%5>|
z3)TN?z26vz1)3bWA->qlS4Otj@X^)39(rL1Ul}bt6mq~%^82C%4+|PLzgYA{S}|L-
zyF7eN`^9T<?{9PWhV*OJy=SW5F_YVVex^SE{AJQj+>6o=E$~q4b1}H3ee>b0wHAT9
zy?6Be>prR2rs;7dWy|a1*}p|i<lOSI-!9wM9dJxy(G<@e3T^6YvZ<%y=g;}<b|Nz6
zE~DUG<_CAL_3JXUG0)&T@LIN<@x@^Y?sb1}aJu!*ib~pgOGsI{dHuu5$)Yn%!`f#Q
zIB325@vUqJ$5gkr_-|$lcd$!(J{LBc$#Z(T{_#fU=kET0Y8+IA6!rA@&fEY0Gv9WK
zJ@3Sc6DxkbTt0E`+`sAkswpQ@j8=qb?fLiXb^W&hCV{onA71+S(8EL^Wm4b#<ms~m
zF0<rVUTB)L=t0e@tFOM8n46nFdm_`%accp$z{P9^x!k`IO#f=Xnbfr8={BSsyHQy=
z(WhQXbMDvGcA~Pvx;qt~C8=Z>Etu4D@KKIq>q-Gj$7ky{7H)3MIizeFeKBP{x0O0W
zL)4<fCuVd<^_x!6Ev%5a5qmFgr9rH@$l^u%PD_*~a<o)Mvs#C2cAZgwD=Fbgg@lM~
z_|EhB7EMLM@||l1Ru`7uXJ0tcO~_ql)*I6|OA7TjWtSg#TDW5-dw9;w^L1<u8~fkH
zo|2fy$gpz8;Ux$6U8;!gmwNc|^owr3=}7@y=lL|(Y*?`3R{2RGo}!9o?N_s8EuwB%
zD%vST_6F7-5|C6=JSOofI_6D+VtzZzj%1FTW)qVRT}*X8v;M;Lhb$-KN`l<q*7F+Q
zlX6=%LtxR>=!sv8^j6!+Sb3goDF1(G-A;Lid20`_2yS3?ob#i!b*ILSZGyb6%TK0m
zcTDYYyE9?pn)6${6{c<3F8<2z`NB5=Vm?==8e9#T7@_7~;U(og-$r;>i^I|tujVAL
z(9W3uQ#Wwcf?jWzl==SzS|8kb&$DxOUBhWPk3SkERV$Ph3rw6R_(j60;W%^5RuevZ
zh69(DdjIEAc;abgXeg+usTr{Ps*8)kOrJGNmaw?4Wj$~^=|BVH+_Z&HpFiim*?RKi
z$$-^AeU@}}bunmaDLJL3Et`;=wEcEqK!Cy@J)zDCGiPenoI824(c0rIPp{i!S$h*H
z-bx#}EnBv1ShQ$Sz|-BU7<%g7?R<WUVZn>3;c-a^;+<}O$T{G-G+@cn(wpaU%@*%&
zz5ZW8X5#I)!pZZi-~HL3z4t|{JY=w+|Jcc^CcTXJ8})zus%N_B{LgWs<Q|jmt2_8h
zcb=9Ibkym0uB}sdEZ~X1EwwS@$=s$I2EQ6#ZigQ%ERn~hzbz8Y=h@R{`|7{zHRWVE
zw#BI|$4a*Z>NBu?5~!Rfv$-a|Vfyp`8_S<R^bLK<e0=|NHQ(=3^)76hRx23jaDbK7
zMa0F0HROn+TVTE3Vv7f-7WDNk=sCT^x=;F%1rMLb0)_4sIZ7+mG%amtWoixDWu7~E
z&VBhzXXoupd}lMge_r`(!oAH;_GV_@`hD;7yvVG7+z<ZEnz!y&?8P}7PwRcOV4PHc
z<J9ZUZkrg(#oeN>`uSfQ&YvPL{pCtlabnpA_XEAAJYVIHUTX-t{lRp7+>>3*FF)0<
zo;M@%&`Bd7-|6hDvtL>0FWrB1&9Aaw9~F6x>;uZmzvRs+_hC+9Fr1?!{(0ZEs-W0s
z>vS25md!BBm15_=R(mxjxx2G7@$@uZP&e)$-_d*@HR0gperrR-mS}c&cPGESwRL&u
zrnAv@9t|ptyBjuaa&B+vI=xf=T9keKd4uedms`XRpPjqeF8rY?Z}?lstDEhzoiE?m
z^6Y<D-{tqy<b(VZznuR0(D$vQrq2F=KUrpP4qrdF@50nK^>Kf<Z*J3XEUW7|ldiTr
zX6Yj9maF$Rp7|q~UGi%BytR2(4D{QCh1Fi4T(@63eTnh0fEtd9d8L^yzpvFEo|iwZ
z^3U&Rr|rch=Py34mG3zAtij%P>XF$`+ouG*I;lSY54+ryLqaJG%IRlj1b#dl_;$YK
zXML$<%%953uZD?b*CtPQm;YLK*j@3JgOGyLkAu_xukd4J)6bH4_dY_(*`Yw_?fM&!
zZdvS&3B0EEZQYybtNaU-Eh<+1wz$`F%6`eV`c=O)g!P%l%>qs=H$VG6>Z3=$;V=78
z)BG7l2cL31cHQzWF!c9Lzr%b>uTH7c&yR=;{jFn~ud`yN!|h|eXSVk+FniB<e%)=0
z^X{p)RvoNr{p)}EOYhWm6Es_2{eHk-E^XkP{b-fcogXEfrz(_}?D(L6e@|WH(&(o3
zf97W;ZvM#BC7t=I{=g3l&PByc-Z{UO=l}k8vq!zwGCy=m(BX!oA$tCs<X^1adTy1;
z3FdTfCKrx}BErJXb#--1YdxKuoHA~2)3q*tw<c{#aILTcgV)O2jrCy{xA5%<36GJw
z<G}XUa%Fel`TuwBsI3=1)n5PJ{Ob|+1qquk*?jmKv3J|5Z*{?De;C)!Te$Mhodp`K
zfBWtVeK@jg=3Z^x%)h&Tm9LS#T+DaHg>~7gWfrk4Zfpy9&ew-(p4|R$#om<HhP{th
zx=Vad3pKqn&+5$2j5s#EZ+f@dzTdU~cWhN;fAycHlHFB2$@k|yfBnDNKKc1U$+bV$
ztvV)YoYrH`^ElsO^{QLvi==+!XJ)><l0L6;*{P?Z)oJH!&M*0ztWhc|5EMFpa}V>6
zz{A-mj~@M>c8uqJwh?!r`y>XzL;c(SyO+8eI!SH`HJRGo$g8aJY0rim>-tN#w3PRl
z%v9FBmAF-0Ccga3hh_G8%oq69com*_m*Bkb;C1F>SK_1+Ue{mw+4jhbIVxEoHu}Hu
z%xfZxELVu$m;8{s-Eh}4S<m@F$J*Z5F>f*BHI&?CDiD|a-#C7rbFo9_R-?B8ufHZg
zJG;8@aA)}yYsN^ISgvCZt$D1kbpE$qD`fJxydt&V;Mww9T^-+d78iF|UNIASvEH;(
z<LZs_XEz&omcG61{brl1{oluvqPjou|D2!IJa?kkMM2-DAl{u%)9>E=e8$k~{-v1P
zJpwZ8L`C9!5+XDWms)?)nQzYDS(|*X=WXw{-5Z0lc+PDKe`<ezJA-+~+V3IutJ3DF
zIOvFRZ@*K-Eo)Ws;P3bQ>$jX-nkZrO@rbaCyZh%G$^C&>8n(`96)3&DueLgG=Tk8u
zA)y)e^>(Yn))sB`ooUqSH`gk0YgD0y%%1=Me&^iYw)RwI%|r&q0I$3JXC6J7`}}mn
z?ANo-tX=)DzUy^v=LP;%3eo1u9>+6e;#5CPUHE2(jH}j)FD;szzHlsS^S^f`a9UXb
z!`V+$AKzHAdPn1`MRNXcx3tVVA-Tlom}^E<)|BhBRj+g}6FCuZqkP7hs*ktC_107c
zPve>wK3~nsAa-p)tb=-kRrdGds{t&(7C8M+a9mpv(7*C)@6VMbRhA})d78saChp(u
zzho&}>RW%_b$gcwN95FaI&F_*-THk^>!X&#2N|6=|2aAB&x>0#HcR>2ew}jkVL?om
z#Id6m!iv4W|1Zrfd=T?-<MFi3x<6mX|BtF&`-ZE`?&}oQBT1fYLNZ>J|9}6Kbg-0h
z_iZa&@Kw40N6BYhMH^L40mT*pCyt9M8cP>7)H#@K*txIV>-sc?m-qHsm)|L5ckh!~
z7`ZuZ&+m7;-`v}Kd+qraPGQg;p${KE^qFbY`ln|8o1=OyA0{3-;v!f7r*N8Htk?g4
ze}8^DtslAjTIJ{e4-Pg<S{AA3@A<&g&L^96YfB~z3(JQ$o6m<?PG2ts%HS3Y_zMEE
zV@r>@a)6v-vSV57DMv7Kj_H<bH=|ysM!lAoTI}QF<;C^?_x=ABU$2H2T4=35lz(@Z
z>E5cZNe>UT^2&AzEb8NvwK|gAZ+mQ!Yq!?c(zmy!-nkRQCtH;FeoNioDj{LvjS*7&
zbmm?AHRIYZZO=Ne6+fn{IDq`GcqDS=k|izg_pRRa#*_h+?5xY*rM$nlw^w4Sz@cbM
z%c<M^7!-7MdsnQ`VB?qb2?!8~-BseKr2sZ%POJ)}62utIHhy`(kPs31+AkCLI}18p
zxwy!+`^N5aeP#E)CsV`Y7W&RMvykcYn!SV@<l7G8>yf()rwKTL%n1$jGR(N3P*hYT
zVVuSzC@5$l!*{G#`uM8Q)i<`EUu>)2D&TuSd;OkARW+w|w_n(p>~8O-47OHk_8JC3
zuo;V(mWr_R$tYM`&wlYDW6`2T1r{<cuC9VoQm@{BXc4$-z_a+)Ut7IhFO+_Le}Dej
z+1b*TS|EpTJoNX<TEGQjb{GfFw`;!C)wO1AQu6A33Q}@%=eA^C-f;UZ3p@Mc0t*cd
zjR!N+=M}!5K4r?09!cXFMyXssfBx(h+$C^`TfXjx;?ku{Z{(OUF)<m;J_|}DYu4z1
z4z&-Ait=)FWYi8@^We1p{xxOu7A*>L&&$jEwl4PeY}2G45ce~Ba_WFxp_Z{a$o9;H
zHH!BhK3o;so+wf6<b3<dtg{!x4u7ax*(B>XWtNY1aqc$%G#UGOuWPR?pFU}lP}!Rs
zj+vR7QQ1?1Lcdwp{jtctw&q~gR<oiOCl3EV5Bcj?Y|Fj0#Iskz^YZ0IuHC0)_>QNR
z?cOUIP-?bAD(bb+?6cE?LqbXxY}vBqK=(q+1C9xsuSL}rfWqa_`V`g<P(-;1Z;V{o
zps<6vf+OSk*$Cdy_`U0!lMY|lefUt>viA1-MqeKsjIS}xPhOo1(hyRzYz;%8*UZO{
z9>twId-iW~VPW9}{^j4kJ#w`B!1-azwO<qXAA`(o`7i?-iy2IHVOn||cFcO;%GT&l
zmS<?>YkxI!_U*mSi4UKJ&ocl2d48Wv<;m%v%~>7AnqRXYH(b!IrnaSJLBpl2-%;Mo
zC$u(fsGI(1bLjC6(=4P6gA`p#ebkO_oqo)4L%WjNmX-?#CT0DecH`_EjSU}ySIw-{
zHa>ZB{lEWzUh04@4cF0mvpo5DpQ_n`FI?{@DI^|9N$3g6nscqnmHCJYD7ghHM?#YO
z!}Qlvx%wLN8@Tt#zV3d~E-2O}DA@S;2&aszYhLcswu7&J{P5(Lv-?w5JAe7c(Cti5
zy8dnalj*{j_$+7r^E2CBKVDkI5td`~ZnZ(HK<S0u*(&}$+KOrhmtSuTbC-C(w(q(9
zY2!P6^WSMZObL3nVZ(;zpFe+ciuOylIhK@|gsq<1#FVcU8M<0eTyV{SgtcGU;#m|x
z4t%KD|H>1RzuJTujaN+g(=pFtV&BS@tCsaYxVKkP!J+iWQ*o=M%Pwh}PW`ZYos;I%
zZ-N5y{>yEv=hS|Cb8t?@r)3XTe0=<JL#g)NPoG{)n&-FuPtC3M@%}d^D6X?(<YV8v
zY16$bEltfOf$>w=ik>z^$jMHPTmFRIVTR@G<L>g0PBCt@>+|7wxbj}?;u)q7UFJ@b
zXK-}0E9bv=T;9#(dtu5yQDNcF?>{|hKbrJ#-R^gwktPvw@yRo1de+t1{rvee=gy9a
z>hmg^T3RMoPI8y8opR+$$o1p4-|sxGl4q2#t=h8sZ6mu}f$F{EeX`zJS*uq4*qD3U
zY-`EOps(la{{_dE-z}Ztqt>91urA0eO9+&H7X?Cd7Ki<<r6I<=-@{{$CAzpJdHSs@
zoWsTCG<{mom(S;2{O52uT+!V=VSmZW==~kic?T}-vt?*~eLdOwiOylU;_r7=_I+&o
zy`;^t;QzlZk-MhcU%zkGpVZR~9om{3k4&HPhk3`|bLzKPTw0?mKD>G?apRR~e`7EE
zdb@LNZ^br!UZuZNx#ffH<b^*@_l7Zr1iqb{z2L%~s*8;K{;PKFeQ6gd`Y_zn(^GNh
z&Yjm8O|q}`xOR&fCLCz+`s?KE{POm8{o3E(R5dj_cfa2!-7sT@#3b!K@6XJ!oP4xf
zeDbtuYz`F_J679TSxKEbmFVi?vZGh~`eJu}2GBO>uaEofi|&?Qf7#5=zl~Xq>HUv4
zM_NJIE=y4xQU&}u!KXas^SK*ZqBWm+-Q_D?=Kl)ZRKK6;#608USIz&-$~JJC!)<!%
z^c=Sy+1FY6@3ULlFV|etx&HCYOk>Ztm)qa;+p{^$JiDdhspxi#C=t=#HTP%!x-ai;
zrhMYW_meS>Zg%xDl~G|Q1^fMEQ(<cX9&IuE_Nii#&OS}Y^f1*smA*UtpM5f)eYR}-
z*)-!RL1$*0pP%|?!|k_wem<MsBVpLY$joMtc!*`%RMqX-LSkaaUa#N(E|h0?`TJ+*
ztlwYZxBs)@-;c-r8>7}Te0h6&`qR_XS6{dg(C~V%tvR?*{WU>U0bI`hE6wxmZGC;M
zaE;TZMKP6(-<qzj*0e2XXb4+taOe<+wB4LJ|Nn_I6elSyoF4P&O?-^cyFHZ*ExfW_
zg75ac2;Wt2FWGO)cHrUv-}Xw!`&=V+Sjyh{T(EqeaCaMT!;VRlF8|A_zn^md-qW|Q
zf3^s0mA-NK;pLxID)S_N|C};y8XwD!SF2Womis^OY3Y|T?Nargw&T~|4~O~B%(b4L
zy>4gQxw+QYEuMD>DodE>$;_|&wbI>i$@1l&&sncKD*LNdJnq5m{QaQono3??YF!z;
z{L_=k{?~rYQwQh%>`9Qy@WXm3^T`~${}lNY7M_|n)AQxOzgF)*pWi5JTeYeAu;aHo
zJCE3Y;$WC)e(!}>gG-MrcU$qn{Cm^mldRwExgdUJ^YZM9hsS!=m!CSnyyCfEQ`Og^
zZ>uLTaBjcp<F)eSSKFJ%uB^VUnkZ_YFIIDC`Db(Pb8ccG+!uGua{rMg8otw@*lgj!
zi6SDF-j6fap7mOJ&#rcon}DR`O|b{NUau>bjoz5l8vSYUBK>_o7TwzU@ALfs26=ZZ
z7~<-FrtbUq>$TO<Ev2u+($3CWI=}jzC96T*pNg+fCi@@LT*|X{Yrb(LI2Nx?U;$T2
zE%KTMFQslZ|Ng4HBi=r|{O_&o6q`>S=W1T6hR=UvSscST;lsnjhDu5WPo4>tKJHy-
zXPNqREyJ0O>cx8Bgx`5GR)<Y{y-`!|UCNwulcMsgYm$5$?!Mc1z5V8j`}gFR8?6?~
zS`nw#lEJ{Jw)_0^9uCv#>JB{ZhXomPKK-0*V$gngrvHi^tCG*oGF^9kvYPLq9JAeK
zrtBV`o{3jig-(4o%f8-DP*5<Y^lGSzib}w?NsIjoYd@bgUw8cE$&(Q}Vxd7nNeqxk
zb6E`al8bQ2uix(@%HJHAH@8<)tLuWd{!tEI*GL_c|G)2t9=x?xWa`>`8uxZiUUYUg
z=exVoq9QIwRs@Qyi}fzJzmMTYzr1?+$48SVv$O1wdnNSUcTZ{N%GVo>=11<=ih6sn
zWyYr(^ZCjwJKNM<9&71vs@!R}pJl=}^QP+7avNV3*10~XroCrn{ctOLy`YTDn``Co
z?(7Uzb6|M4`@P+^+}myi1qR#imd%cSbVRzfwRPR`wnPCL86VG+Ge1{>s+~nItvCN$
zB?^ini@zaJ3`KvYhFknQrJZ-&_u@sB|34OQ+LF)jC0O_M>N*w<i||I4?`2`RoqImI
zF-2`{+Qc1Z`T5ySRV$gF>fR@2C@I~UcYDQ$oyzN-HaTcs__e>(%GutKC%NTr9>3=Q
zKM8(3bCYVOGg!_LW={E)W2flyHmJXC(uHf~pJlbXmS1`Ht@t40o9}mxO=hVme8^}O
z>YQs;T4Z}~d%nD*qvMeyM+8JgLtm#<e}DJ%X8Qc6Gt=ieY92k(Dg0U_q@7PTrhoJ1
z%_mQuY}C5<9h9{crMjT)<v-f1zv-O|3U!@rmY8{8j^XhX>&jxgzf+!VPG5W`?NA$^
z>V`wD>)%)w-}yCd$+BH?(N<+PHy2FF{ulgPbcPRKY?Rft$q}==>}uJTPMtQ-r=e!+
z$px21_sy<9>2~wKbH_2W|GSm+a#nx1YWn4>^<jo^rXz_)GdFF$_BLDMlFHE|M|2q5
z)<<q`dw95=`5f=X#fui5IC*lRd%qk5s5Z#FysXmX`J0=YCGG2MVt1FVz04)BROI`e
z;{NP}oBNd2w_Mw|K3NUqp+MfBt9?Oj??e4>CKSEec&%G}^$X9*cfyie_+&h8h^nu@
z7ri~FP&)ba35EKbMhqbi4AVC4&hrim(zvtX;M)9yudc2;ez5kp(2cdy5AN6>k&)+b
z*cPSv=OKIeex2^4<=*OlQXXzU?s4A#)5(~ZKRs(c{xzI`Mz!U`ooDgIH>O>@rd~W(
zqwi^ae9Dg$y?W!>XQLVK)&H*zzqvB)?5vMR#p5q5^PO#VHZmya(Eq>p|L>f7>643x
z2gly(?`aPYwPu}|pvVxhHY~2<AuI2nu;mFLFDbtA5Q3EPbt&yf=M-rd2ds}%`S&`0
zRkmN>tC9~3Ud@@f@K)XLwMMS)%;%Q4z5DYsFL_E(p7h-5r~my(4vDP(DZA&Wb@?t;
z?^|nQy?5vDUwXCPKWvB9$My9)r=IfS=ZQI-dG6r_pTFsb>Rrj%?_-*Uk8T9<_}W7X
z1rN!~)qiJc=Ms8t>b}r+((&grHcp!(`TK{)(l|4oW@Y!j9jdx|JD&)Bdvo(}zx}@x
zhg!LJK5Ub=nR)u_kK6hCpDymV`=rr!u$g`F)-YC9)~w6Rd|%DVUdOm#%a$p(^Y_Q*
z-`^*jF!8!NxTp{0hm;yE9~Q?&y=S*uTe0TRJ!wWy&vl`a46gQn4!jSKTe<aWROY%p
z`uh&NTeJS%lG3T3f(^~v@4dR^d_+Xj^Mva31*go;pN-x#qo-ZI?5nQH%rAxAPwUqE
zujBNxk2;d8f9vLiYjV54t&>_4%f3Nzt?l-`8R~yC0-0SkT2}b_)oE_Goqzn(U0ID%
zmMYV03w?7=XB>a~pCiHjRp$N;XH}Jzm6eT*ikJ_y%h#RQdOhy+zrVj34QBd$d3Sd<
zsGfWBB!ywqrcFPdPLH>lReftqW=d-4s%sJ1Y&Y_@Z!UW3#l|PI;`zC`+!J{BynU$2
z397_@w0tVFTn%cvw0u~5*GqNUAve}ehEq9ePY!W!EP3bS&@Cn)v`A*=%v}X<qqwfG
zFPC0@aIHc0ivx`_goPLiM8qa-Px1WfpCi%2E9X<NzfR)eLkqt-3m*J_uNkv_-J?G>
zx7Xa%{+^a*_h9wsT%FoqJYL#bo3?fJZVkC9CzkZ=(>}v3J;s7!F{$DVpSmABFtpaL
zJEOG!!ZnABT#B!hE+iQ&$>+%xV(Q>oyKnwhm%<M-dP8S#K6y%W<tG2Yz?I78=H}Jc
z*S$R}rE!Pt>Z;JyOOlWGEfo_NXJ?vmHVxb{{qoW|Cr8I@cJG%jCEIdt9y-=5z45kx
z-qDMj)BUZ=-|-yy_4T!7#fJsA@9eGqUZ(0__U_KfK3QuMhuvjwUtC_^zk2@RhYH5V
zlar74O`JC`Zr{twozYvbg{D6RxA&wvpheiMhPhr}FP*!j5SJfRm?d;1d`r-p?!LH!
z=N}(mH$C!)ckMP%<r-45OWlFt(c{PL&z?Q2i=D@ksc<jOrGVk`mTUTEE(V}7UcmHY
z-rfD+2+0t*yX9Z%@}Szr{h2cuX4uHCcKB_@S)`${A|bls$6|h2+h42npXX-%`u4W_
z<dd3}Q-l8e`~5y8CFR2Uczd&)8x4mGi|QMmJV`l|X1xEeTJ;aEi&Iq9)QS$WiU$M)
z9JsYLJ9c){eBM4e+h4IkK|#lxnwnZGD=VLe|B-ygT)MORllp`6QLnG=<8c8OYQfO#
zk)gCJvzBGXme`f<raa~g<~IF^Vt;g|?g<-<OBxHy7A>=xhu(OxR{Z{BwscL{VT%d5
zX8)^SU0nQs=b_u2e$L6q`&_eq0|N!y5;vrt78BEncwn_}pVP^Wox<ux4-PPTHgH^Q
z0S&pGn`=FJ{`~&4X^)r9&P%$q#Pc8D>cFMTm&-F$sjI1N)6~?gJn^t#PV)BKk3Sd%
zuA5S1A=B41Y0{+RqeqXn7p{Bq!G*DaA!6;;Z#jzv6<Y+HI@pvT<5L}K%i6C=9{ByQ
z?{Ut8t<M(s+a>+}_BQYM<x7_={{Q(L%Q?X;_m+U9<jLyyd!P3kv<k>cm}ZHrjozMi
zZjR-e$jxk^zJk5`Q~P#4*<Z3d?%yv21&`B@$q(N%fXmF559*tDezJAc)YMc_Rb4pc
zbK6Tr=e7xR=brud_qVjAm14_s(0Iwd+TSrJ`5V@((Xn>}cZC)I_=Yur&Fa`Z?eN0~
z|9-zep0|DS#EA!Q=kGt;$jlzGF^RRAo&VXN&*#%WKRdf6=Vs6(c_))ZwaJ|a4mbn_
z1u^V++-Get(`SZ{T3r3#QhRrB!KV1f6>jb|<$jw(OFSoo&Zt$J+zC3csbSF~rR!-g
zJUu<3eWah3QHn0UIcCz8m6Z*j{};r>$jDlkeJKtBr_V$4VdGQhs&3xA`R3;4<7;KY
zqN1eMMr}>{@ZexdTH2(UGhZI(XcaKsc>C>*w`F=e9xyT3{riz@mUH8QRx-p*=lr0_
zNg#dijvW@e%HF=(77v=C<K*L8=H4&2WZAM`hE|F#>Onz488<hnZogNheemGHmiG4F
z)+(U*<an6Ai5=2lwa`9#?3hvZHJz^RZo}DUmn>QG;gt6J9k(`b+H~UFIW;}KzNOyN
ze;EcTwy58$es8PhJIm$%zS^B%E_nxf75?~;Sl_M+j<`P_nQQ;bHiI+Y3J1+preBP*
z4HXBToU}M>z|_>-e0$c}XC8+Qoc7kn9X9Bj?XxUo^UXi&zkK<^e6KG*>(>{_DPbWg
zxuVk9E4TS?PCKiisag0|TA{__@65AlhYlY;dHVF>w9S<^>sG9|GI93o*?Y6Ee@o+)
zh+7=!CCSOj`S?xQZ`G*RR=Vwl7BZD#tG|9<v}loV9M5Lv_Qukv*Kc;&tOvVn{RuAc
zIBSQRlcp$-O~5z7=Wh$z4?8+KHtIi`At))i(_Td-<<Y~#?fch$Z}GkH@$vD$vP}Yq
zj^~(3tNT?H@BMe?(z@8)3+~*x^PQQADeuII6Ca-5|8wu2ZRDyczvK;Kv-civhotEW
zA876G+Yq!$^@C+WTx{EKBeAunJ9qBP<>unr*V)@!Yi4X*yi5OiK3CFW9iJVWB%iBC
zcXH?)$+@xmZFcdD6S{m4m+y5v6FJK@t*lVlO{-;vU&e-+(d)Yw=eH-#Y86W~^IH8j
zyL`q8ea^J(D1-Sr=M~?2Br3bzs+eV-e^1ZezCPH|(b0$5C;ngD<4h$L1_}0<wNrM5
zX763Vm?Q*Bk}D=oIRIvSFkTvBv4PEE`J<0BW=JF@C28pBJb7_(@ztqCA2UBK?z+*@
z-(UaX#6)F%^CzE8T3&f2^h!&ef7@)dLF2uC!?YIy_x`Fi{@1a81s*~w_{n;<;>D~S
zC!d{h{aZ7+|NmZTy8e9mefcLP`i)bkOc9whd2;cF1q&2*J^Hv|gTbT6k2Ur5)RdJE
zuilh!b;W5{7U_bi*Q!!$=f{BZ^dafC{mkI_6R>fP{G@DUHEaLBuj{kk-`o4@$H&K7
zs;aI_moH!a=uy(v<l}r_&lsOyapcI6Pld0(UXNGT);|5U@cG>GMN^7uedgKRyju2t
z@AqBvKCIjQu1I?N)Tu`=E_T1UvsnHA-}m)1Eee&yx>?tnMn*>JySTf%oBlifsM<Vs
z;(@!(->+-_WK0Nby<=NpZyr1G!Q&Gx0`sKqm`^*t&NgKE6ZVG4sRrA=%gIShkEnir
zx#Mcq-}uT;$|@=??ecXqWUb34OrP$am8HebFSlgLl9t%rWgq{1K7V;zZuIpV%jehK
zdiyuw)|Sk?_o|PN^%ifn{q<t;x+A|^IE7D~Iu#^pf9cYtE4xZxU)fXn`N|T{$s9a9
zEa_i6`KJac_Ws!f3Zh3k>Z%){8BtS|{|@JcmBH%M^kP@t+L|4{a(<#j$?I#qd3Sd`
zEU>r||L>DH@44=nix<`Nzs)tx7V8$*e|BM^GXo1N>&{!vO-(U>wdB@o=;`&Xi``vx
znAaS1=Z0IqoNrdvs+%cBd)e+h+HIU)!+Eyp$K%xYfYM!+KUG?v^-q^gyZTJPs4u!!
zWUjy=;YP7$`~FkMmb}{A)fl+<+s33|ncKmyr+H+0J$n53a8XgwI);pki&*1pzluJe
zSDm-C&P&s({N0%=D}y=t`Jcbr{hm$1!s5nT+lMFB=cgQOVtsS-@ts|ZyS@vtzBq8;
zfY*D~ix)3$$-2tbV3>StMY~*8NA~)?Vat~+QDK_gaJ{Db8z^-PT%8ObW-(3R<l{^G
z_~_`mC+?1pjQ#ficD%d3e*U{#TUX23R&9yfk`Z{cFm&3!uAZJJSHt6v&Nf<Z|M!dV
z<72&#*X@4y=&bqulH4VA=PaLZD0vxl=<wl<QELyss%r8*`ZnBMctOqN4IBZkcj`)?
zvP=?Kl-MgT=D$MoxO%bVjUBZv8~mSTF}>S-`|T+M9=qRfjKe=IUb3WRrg3`F$D`tx
zw`PaC^~s#vQ~5cowx5HK@7dbz_nb7(uhz-Czi)2g<6|$a-|q?D|L@o9Cr_U;URWD#
zK20}znUb<HqucebEUlny@yZEWNBs!rZ?OOOvA^Wa4M9-V#Kt4BV0-TEXRo$oU)K}U
zi&?RL-><Bsq@)F1EFIURmWnKP?@#;k;-XH(gMIgNO2s#UCT{jrevYaA_p!fzL*8Ah
zMT-}|ys(ftc$v?`{QBRwGwZkR51;)<&33-PqO!l%*Xy6UyUu;w|FgudzR*I3nZd1B
z>SzNa^QnHroErvV>*L<O+Ft!VZ<<czq3Ha*uHWC?T|H;@pS>v`9vt+UV=?jj{rdZh
zCHmxSUsdTdemSkb|IDt^*C8=6GH-8fO}@1y^VP@W^7hM@S%Q;wjW4t~{U^!|S|%P|
zmh|q<&JdrvkS!G-A7!ckdeF?j<L$QF3>9y;UXR$CH8pzo^3_hDd)wdK++6wXW;)}J
zpU-Aj{(8CG*K1|F?W_fzFRs3x)X_EHojvt;N!{}rwfW~XTUJEYL^S$8=QeyQC@16@
zw~*H%b1n0fpy|KAcuG0CxVTgos5zXf{dzS#?__^h*!sBG+}oi3#F0*6#)^ln;t`ut
zJm)6e+MLdR-uC;Px{pW2MJ?`o%hmt+nC7K9`P!|x<(}XO+oJ+$PI3G<Vz4TC@xW?B
z;$b#k0SSo{%=|V1nFp5n&W_kwl)Ch>eElE8+}qnyFD!6WQByN2e&$p6_iK1R^U57g
zDd0h#lP6Ek@KMV#yY17jp3U^8?7Q_*-kR#?JBs<4K&`<UK5g&U&u(X#8N(^ieprxC
z=ljpeCL2DneAj%hy6!l??H7Tx%{SjZ|I;UHZLxHV5`*_N9Yq_PIj`66pEqNML|oNN
z)oHrXVas=1TNnGf>drD>X(ndo(89uv&r7$0W95}6G*)~YjwTh_n$4Ueezm!&X@+HS
z+EQ*;{r!K6rg922?0&y*wr=z`kpG^XoIKOMzHaWLjZyyZrY0KA<lx{qkoGy3Y2n65
z*@bqutr-@akmIuRTg9Q66&4`m;?nT`S#g4z@$w_(!oMOz->Wjz|9u_L$yav&eF}6e
zNUq`m<GLM>xDFjYyz}L<*?VqrFIm*}Ue!yJiJ4hbPjB7j7;sTgst617OAPLPGKz+V
zf(_^9T5CI4%kX`BcbD5CCPwDr!-re_wpD-6n^*s@a+&}9zC?*0S?g<y6|~~+T#CB9
zGFbikbN4<O&HWu;``VvhQITkSnYR0`SlGXx?;|gkbbpRzdh&fu#)C6A>>WBTAI*1n
z%D8y1{Bx?vvE=Q$|Hf=!-v8sBq*Qy*DsF+QCnp52Z#*~GdbiyB+uQpWEKo>FO6ut9
zT2;F5%a@XQHJ?2H{rkS3x!`fH`8CaTU4}CDb#w0AiP5OOFAVZc1`o6a_+h<I!~1=|
z`#ztymu~<?+x|aK^`AU_dU0QEHSdRm?D8w@|2*WE^ZjwB_<Z4IU-O+)ojy*vHmjil
zJcM?ABj~6rqnU4(E?rt)WxG)R>r3Mot1exd%sGMewaHz#t0sr6=dUgNk!Peht7F0h
zfm_>hPoJA>{a4m&s$FE@fdk*To-WRQ;a$(i21;KiQ%+rs`u_3clU@xqwKPM6N59|i
zPk(Y^A_I@S-JBgeER2keUtV0y&S0E=F6GviOw)6r^91U@UJajVkjS*R>g%dtAGOJy
z_J3dcuY2>WiItn7@AN-;uxEYXp1sSEzvpAyzVG*{r{2t2<~!T0=HpTESKn^uU;q8>
z?dJ-mr6OLMYr?d@->cU5p04*bBgVmj;o`-M5jtX3UtS#i^78V|2Tj}zC(fQt{r2W&
zgwC`(R&$~!fBM?yb1d#sTc6?n>(%R~tT9`2W5&zo6<OcTS-<~qH9UT5yamgHKI?Z2
z($CM!^VDikpI<ZS#fuD3?)dip{(Gys^S0kX<uYiZm8bb|JOAg8$K^Lyf6oK;BhI85
zw<QKdM0j|3aDZk*?-U-F<*ln*ROmC$W~Q8NRl)zi-*?N-H_aB4l$6}_<5BmKBS$_w
zxBowL#|{f0HQ}E>e}a};JbCu)(*<XKP^^akT-4LU^Y8Eb`p>uX_nZFO`R3OA<8AjR
zOI}dhdapQDWNX5?>5_IGr~WfBF_|$dgGRBI`Oo*OsIZtgaiUJ_t|^_u>YHkRm#u%k
z<z~*E((AEnqPO!MHn8bzeDNZqsj2D3t*zRi%5m3=McoW1&YyqYDjs*?fZlp$@Vxel
z_FMJcV3q)HreT7=r{}|i?DAKhO5fy@vzcLA{cT0;?y{AktHV}muix|ON}=h!e}BGS
zkN^B~`TSk7t0SJRdh|H)a9iP@ABBAKc4t04JuPWbpuoV&%Gx7uKW}gKcOemxExXR8
z-)QlvwVr;swe#z&#|4Q>!T0m#)C43ZD!RJ5<{jta;?mI2D6qb^%vXArX||iEC+GC|
zy2_=MMn*<6Y$}a5r=M3-Pyn?H7|uO8F}M8Q$tjw_2D8uZ`F^k3XP!;uB>8lS)mObh
zOPwCKwzi6hi7|mj{GFVfDjs#JgG`V%%Q=v@efKeW%c2(RcRQN>?S8hbSfSB>`n73`
z<a^nt+t-+Vo%PtIP^Z4`c-!5=w2<UY5jyK<_^8dDIrC)h_Pfu1-I`nf?<eT)?<rG6
z!q&%~J!^jd&DA~9=6O%%mfNhZt2n7TeZthKOZjB2mV~W~S;@vP$KwzfC@8Gvb0L*;
z^ZC784xm=uqIuB%;zReS*Ubmq8P@OpCUrf&ey`sB?}rU|K<%Xkj?Eq(9t;WZ@9oXG
zwdLeu?J`iQZfSY%ePv)s$dNxkKfk=c-@aR1|5%Qh^`XOu-+!!Hr1rukkF$Qp)Z>$6
zWi>XnU$tA%q*QIuy}kSa|K?8?6K`)Z^WFF7(`ip{@8r+V&Z?-ZhiB>Um)MnkUGLJR
zOLxq?*a|FUGS+J9>gG<VaJ?)nAmEUhsVONbc_YWn?&lNX?Jl$L<{f`nup#ZNRNeo-
z<!93ViwbM#6&76YKK?T$nf+7l*7xawft|`T@`G<1Kl~YVsZYc#pr!Zyfkx)YhYug#
zXRP^lGo44)>Pqfa_ut>%f|7`C^fngIvX8H?uUDIVPwuyMb8}ld)oANJeo;};jR^;t
zetmttTwE`P<J_eF<yYf^K;?$TU)V(J|7sQqmMyUx5*XuaKDNHQy<LBA)mJ4WBca`Q
z&owf$|M>ZQzQ3;J;`H<L);>Eom;1nZ`~N;axr7>=+xZGXO|(6g#SB3~K{2`WYrjd}
z-j-X;{piQX$1=86Q_h_6>FVxgeC{>z#EBF8-`?N<zrcCU4ttU578U;<A3kFyQoBp-
zqSZmCm?@pBwDwrY6zJSO_g+#p=btHi`{K-fJSR_{%(=5;;#BSMOY7t9LA`ymygM(l
z%xC&AY{|afw=MT}Sd^oZOH`Cp?yW6}zrMUYGt>C^+8!x~f&zoLx3@o^Q+!U*(sJhf
zx?d;l8>el&ZJMudappGng7o8JB^i<~F;h4<uYC3I_$JvU^4f`qx8=O)Qw}Y+I@{XP
zawlPHRQ>j-wTky^KJ(gEe|vJL`214;`F1AR*LZf{^{c9~ir$v9a?A14*6;Tm-jsTp
z;l{4g)wiopb_%QSc(dtr%*n}JOC|UJdZpdQC;Ms|&&e}qp4`}&ocCVULRf9`)@#da
zEnPuF4RhjPNjN>~b+XsWhX<4v?7f?pez=V{=f;MG*EU+0y}4jr_9o!!*8KbX_MW=+
zJ~K0O$<n1)Ew%@B&6qLcyOFW+^6OG3GEY3bkaK6^*<-T*`j*sHeSPIxQDLDSwr0VC
z1r3MW`7iIUuiwt%k&~nIe&27sqeqX5h>3l=<gNeHFzKR*Zp;pW$tPX**Ztk`|KIPQ
zZ@1t7@t~Q1L)2OZ7dN+051RRt%w}uq>aMLwy#0RLvL~BNUDvH%zI=K5vE#?%dDd)<
zTB{h9UH9{;c-_yZ)1!_rTe4(_>Pi2t+1K^T-WKKFf9O@QWcl*R^XA3f{<8FdZPe@5
zt!&^$NDq^Pn7qN+nDau^dnP@GIL0;i_`a9gEL^xS^5e&kkByCu|G#*>v-SCupq7@F
z9kSd!JSA&iFzonnh<jty+B*e@dGA!cUfa^%K6%EB7h#KD9O)Fc`E)}0&#%|(Sy)(h
zc&+N(+<Y^q?DxEt6?-0iKbbzi_SoWnyHoG(?tXb?<>cFSg6@4X5ARjKe|oR_ed_0D
zXJaZJwtjhke}CX3@p;x&UtXLyG&Iazw0Lp&Y#+7w{pJ~a>i0+T#w^)dcm4QAkh`5K
zT%a8b6Tzt0!UvkYR_<qTZv5uZv;48IT5v`{KtS~7n=+XaZA-riPL1F_d?Q`r7`uDF
z+~0M4kNvZ!$CgPlv-7E#n27AY>lYOzmB07vwD{yxr%x+eS>1XY;o!h<^XAQl&09i?
zii|8REsq>KmL$QpbLY-285f&Q>+hel)O$KpKv0lVTACWD;JdusKmE#zz%%n~cV9g3
z{^R(+zrSDJ+^qia;ln3SpYH6N?W4vgYxU&X^}Ow$zunF^PCmxd)ZDCnHg)q&P;^_o
z-}5=+?yjxw+E=B5=iAjvSe0lP8X8WSHf_?(nJ2r2#h$H&tp(8E_u~BqsnDvbDm4R8
zeHQrh=g;rA-+ucn!{^?VC~<Y2*qW|ux84<4aCv!o@kOo;%YW4-%E;buHR^Tk)>1K0
z*^}V`ZL?$~ZMjx?;Qt@l<2RRtua5&os*FWJ!~D8moZUws-LgJ9|I?>WFRrW<K0Dj|
z`H6|jpj@vPyK6(~>o5j3Ua6LAv(o2P9$TCCe@o`&7Z(?|YcmF21WngGogVL(lA>a1
zY1vz*cc{MZ*Gu(v`+jA;+w<8kuI8hw3?KXUyJga1-A6;^GCw^zd1j_@`=UikQQLAn
zOG->uu3Wj!vS*WT5zpZV*P`=}rWl3lbY4-}l6QAjbpGC{Yu4yoTNCM=nW=eqSLx^S
zh`P=B_xI&I$gDpO%F!GT{h@vnNZ$);ax$~?8DwA6sc(Oj_U_J3P`hUN{5q-CSG@`f
z40e~jeYCjWj_JXpZhbXt>)X0N87EAfc(7GG&Lbf~K~Yh$rL}eEt$qJ~WxMrA9E>f$
z`?PG|!Gi~<p33bsb}lP3TOGDG>BI!ZJ-=S9o^dv9O_=uSX}Zbp@9kySl5=yC`Mrwf
zJ9lE7oSbfK&zGNH_e+x@F)>j^RrTYu+4({O0u5KQo*tL4FHwCotBX@uZNk*4M<@H+
zy|nuFbb9<ReFcbT%3ocvp9b#Cv{(p#d1<V%cEyQXT4vjxWhFQ|I@)}{Q+#H&dH>hf
z*M&tzTZ6cE-}TGOyL=<U($aF~i4z{%a&NbtO)Hk==ixb$wmEV8ZS7u8Uf!h(7Bn<8
zFz_5MxV>f9s=}v#kIvLqQE6EhyL-~ai3blhvukfvS681rWy+Czd#mr7Z8MwclXr4s
zSL&8olb+A3?kjzLZDYnoB_(BLLmuX}TUV#V<aTv=$?n{_^XBfd-27_?7J}9hId!-x
zL08NiiCi1HI!vO?(anvG;k?~%9kt1wixw%#)qHTYcYhvIH~rsAEj3fW(0OMxbalUG
z%u%sFSJT?snsaZ@&RgI1R(}usxi@Y5?b$h(7SFkvqo$#8VyeO%!(=u`M@NmNJAS|0
z{a0o#Xq=(tgSaPbkp0%Zz15n!x=VwX`@OlldwTV|o$VhVA1^*<`8?!iyr%2(b8}x_
zUoXFL<3<)1mIno(wTcPf-`!mkyL;NAMT^|*x|f~KF}u9nU;do!_ZTH5B?BJj-FN-U
z%FOKl|1sYG=actT?TB+GUYfhg-}~L)SDSfljilOS&b6kX6<PQ9&6ThFvG7>SwVTJ1
zHi9N>s=mB%jEI==`nQ_4cK6xY=9^1jhi$)<Z#KL4&>^Qqix)G_FiPceZs&XYYW4bW
z*EPXqTZbBGSwD#RXieJo+nSo14<B{wr#(G2HFVt!jq7_Vi`VV_7L}Bgbf-_c%`qiK
zMLec}vG&)O#Iv(Z*TnALcIlo>`fNGdDubLG229M%cR}UPqsNaW&2l7|+4)jVPE!5z
z?RI`$*QSSCv#xe!uircE!-o%Exq*R!pxb_UBn%p^t`6T^`1si7U%%Znk5)dPdwhbT
zGY1DpLALQsACvrha|D&$3SKUq{^_WA{D%7fb>Y>8g@(4(-%>6va`mk{+69i03>o-9
zzH;R*b`FR4_xA4m`D}Kfg$$^9^5aJZ!!p0QuU=i=nC!l8_d6>ewaM=1=g*pT>d(*5
z=ew@*hDzF082tVH{risp=J#t3|N8n`+Cb_5i;IidmEHSXG@l0kpKD$I>F4wL^QU?W
zEEPH2&j0*Q@%gV6XTsxakDj;x&*N}=Tkg*1^Qr^9K#h7OWo1rY-lzM1zx$k_cas@B
z`Ss{b@(*hUaAs5dll%GES)0FKE-zWK1T>Gfe*eEyb1aKv-frBuu}9AK*5fDa4xkpF
zRY`_(%k3v$UtK-D`U(4i)akKq&(F=3)=>KI;pLTdq(e|n-JW4r>FZ;v(_=0*1e(S&
zv+;b;`pH=EbZYpeWxmo3-`?Lp|K;Un(7>*`-y8)~)2Ta)pPRX?0F})Gk4zMygQYDD
zMMXsw&*zq}%Gv$r(`m!md;eekx##n_$Is{2m*sAFr#bng%lCJ8GcPV;4O=}mzW(pj
z#qRyPZtX6A?{~aUHg^8)95XTfI39=jcC{HdH!WSQtFPZbRXd!?px}YS_D`|y{c@>y
zca^R?fB4X$7dJPn3knK?uIfoWEw=vqQVt%TlnV<S<9ZpN-~I30&ZlZ>dUfl>uP=Qx
zkBWxJJPf_G=1v16^Nn4l+Ba|BjO#U?efG<no0EV1sNmw_y0I~tJu)(K-M7!@tj|x?
zVR*jmMST5VQwH(4iiO!vg&o4e#6V|UGdQ>L6l&iu{qVriEce!vUp7`&v)<j^Ei5K>
zY-95A8@o!gdzU_0B_t<z&Q(12$yEu9pH};SzuTR$c4O39P;V*jyfV0CJO}H63oK%r
zIC0{Z?Cb0NlBWiN-1GGG^lBS54ULYEkB?8DFyVn!*~3=xO*KD@uDd>OX<^w_`ubVc
z_S<jQv3LXpO^UwVDXbpDIpN8Z6d_^Z*jz<L#dRzmMMXx}W6Nd5PM@5V$jrv`V6wm6
z!y6lu<&NK9>Mh>X+-&<UKG4O5<>bke=|}1mI5|1DWL#Y2m+Y%1{CrL^-~IakdyglB
z27jJTi;kJy(ER!Lv(x(fQ*Lj|b$I%|_s^f2aHb`>x3_J{y?yQKw0ZO1c{P;0x^gl%
z?!ec*H@0Sj#$I1eQ;;!8U?_feMp0e;_~ReD%iqUkp6B;Jdi3bTDN~LdY-WFL5(g?N
zoaXFY!UA0+ZtCIZ_ia_n#g$s?u6%I$|L^bJN%9YTmhea#wOqJx!RmOR@KTY(ZM?<a
zbqp<SZAK|41lB*xy1%b>Z_>*5Kb9$3TJDT{yth_XZ|9RqUY=Z&PafHjc=*+vh!wpj
zQy!htUcY9Gm6noH(`mikXIAfg^}F=_g@w+0kAW67IdvFMR)MUPY+2!$l9ICbSbKYW
z^;CyU&>FAfzG}jro}OR3mRcnyCQj9xH$D6AuC3u8uYdo#3S_UA)+(^QtA6j>7@;#&
zC~KdPv~={_tohg0Mpv6ouer~mc;u$5=F|mKek~8ua@E`#rD=NUz9FX~avD%nRQxKH
zZ#0vGi|f;l|0`D;*yOJ6pY_ai_Sra9hgVVmR>joDzhAa!-*Z7Bp+{F=$6eOqudlgZ
zvHO+FzWf$}M{gER@nWiD$YZx+n9dZhvGm>N>;$I{<4Fi#)t-v~S=4vAHSx-O|DMe+
zx2`&Q^PAO)@4W&}b7ZG{X8+diFk5R@e2CZAyeAV{1kx>_)e<<4I25H0Pj&domTZ>5
zvti$xV&e~U?3;v~=IlJPwHz{X@#xLct$9MlbM($FD_-ka8{fY9ZK=)ebKx9{=aTqC
zEB>@ytJ)XzO8i0ioa>tHT1(GejmrP%U$JlLlq~)!`8;79OS0D%Yj4@k%(V5|Za>NE
zvKkkn-mfq4VSLW~d+W91r@cB&+4(Zo_RllA$25m|O2*pll@i%91`HhRmm1@@T)TO1
z&U$@~rD}}1Tdo;ry)b5zSg>_o(D~<C+$P$;w{Td5e4H~iNG(BN!lJGJ_S&6S{o@X8
zgmVNoFIu#ys<+%iCSq-vyzAvJqGDpdN^61x@2}r^HOqGOB&M&md%3u{YD78(oI2VT
zO|jztepSAn{X*1x#%JL#ehH-ai8uJB%3C+)EWL8wYh_>R+wDx*Q-juJZ}D2WVADVO
z`9|T-H$9d;Ww(F(o6r2KEADZo=6Yvw2WX0}nNr1V!BWHI!@iG!PkZUJRmavF-{ju0
zW}4mI#zeb{b;~V(e!a;!C%~(A@swAA*W_4q*pK~uu(M^p2NSpwaO#kH^6c5Qdn?&0
zD=X8lw!ZnbFYc@C{g4x{AIQf4u@`pYxcH=Z{f8g>qh4>}n!i8d;m1<1l@HvyRvPMD
zj?$i^t*ys;i_!a3nD`ooq=tE-zrHieIK(dv$!L8%oyqdRGp^&88Wlyq`)PVF`y+Yd
zePYdjwqs0-8#&gNiqBcCbd33LqjBxxwOdo;=NmjwQsDcsDo4~;@q%2%@&1pURg*x=
zOF&7-^v3S;{JqEC-`;-Sec~LsSJnH{PrVMk|JlRW_iLca^7dc<>{q|9P;3$CeKd=!
z|9MExg{c1=Q>Hg^v98Nlvp}l*npJ%EU)v8X7X)9h<*<Azm=>v3E@`m-&5wrQzWUW$
zw}o1iG5p~FkkOiao#9|=@f8nEQx*x<I}5kQt=U>O<!IEZt^edNto}12=#}8oE62T7
zrlx8;zYFnV4V$rgd(f-(UMr`0tqeaMwrkI#DOsTl{f(Di+3dB_e`=8T)F63{rEcNE
zw|{!AwDel3KQ+kM&yy|m>i)GsuTqy@;aYk{{p#6h*|nvO*Q#Vc7+er~v372`q3@F?
ztE5joviH|Cjnn*^zw`>z(kox@*-X!ffwd_FOf3o@v9R;WEC^j4wzYiSp>4TxQ)BIt
z-`v|f`(QJB^2Ufga?t?+2j<yUODU{6HhtbazqB;9jT<+{^<RzJoP4~Gtz*^8Tl;FQ
z#bZkZ)h3^Oz47MFn=%#!3m6v(IdKF|-PC<=`=gkh4_30w5&z5hsWE@mi_Hy_#XlWq
zo_}57u*m}c560)N3hi6axZdWj@nX4CukFM#*LqJ4y8qB8Z%;_spP&cK3Y*^i=;At_
z9%^`B=Yjarknpu%*B>xRFgy3xG0RxWg6YrtRc>obkE%`+Zpbg3*44%IudR6NsU@4f
z6&KX~eW&qyJNI+7@8McYcTHE#6Dm~OzVGnQt=Y_Hg1u}PY^~dSsCX{B4%@VcKA(J;
zcQKfUiY^aYCH=wngXy_TiEA79rv!OMy}oW!A*)qXTYKu?T&6dNBh|PQv<j@xO-j7~
zNawg|yr$^}or9{gBw!^}VE0t*@S@jiw<k&5(_L_HXYupM^2BWm7BrY<Uo)uqkg)#v
zy12cwCQX{e*0Jhi=Gw@ONvw~L^&Y-`>E>+n{AV{dCi99!UY;^{?%96(e;)t;{oO0K
zyXdLco3d(V7u6PlMN;R3_Sag~U5g6e`t$PhIX(?B>!%oHuGRkA5bkyN;7OMQGpddR
zPF0^0q^q45^3FR|y4SwPxHDkionlsl#cNciNj_iIf4e}<;n=j^*DPBY!sc2nzgD$7
z=#}>a!KGJrTX>uO<*vBXJmD6z^%nN8QCqLw^|zcJdtkNK%G;;II~mFr)c<_;HnqAt
z=lIT3Pd0CQ5_CWK*+q-*H&)DGu<R(F{CUnMyZg-YT1(|FM}==a^Nsa^_u8*5T%XgJ
z>KSeP8Z?$JD%_V>U0Bz<>a+fX!nIrVZY!sn7wDc->B&ffSG-#-N?r)W*Zo`?UR^0;
zRnnpAoprbTQ_q*f{Pr6_<J!k^Zf)t*joxMw;PP){`TMxAwW~_zE^-4MW&8BhR9=z5
z%iF5HW(5TW?UDL?xBULb>hJH^x;!`(T})r?wm;sM)t7%{r=^v}`pCE--~A82*8H0l
z@!>D;<Ju`fr>6$pE?B4H!IZadLP<ntv8${89Br+>jJ5U0cX~ZzS{lM}ZmNQ$#bnOV
znVffeik}`o9rb!q)~~szdfK%!rUZF<t^9rJRCsN>@lJuR;`cp8+de&EZ@5;azM-9~
zdXC1@DvhOb!Ctx{UTc~24(xPVu_*cJ$$q2mf;#^>!M+vZOl?809)99qz<yzm&dR{a
z?^5IE>pDoKYWr@vw$!wzP__5ezrVca!|rg{!}b<9RV2K=w)V;M=f+uAG@6>5H%92p
zIGYw8bR@?td9&sJwEH`Y)w8d!Q`OTu_xd>}Kfk)gj#sa_Hg4RgqNXM!EBp4^@rMNy
zX3XGlNJ&`|9i5rEa`oFQJC&7`JbZjqw6s>;dd`w@aZ&4a>7Dua_DIe?>-PWO-$1XO
zd+i>?C?;-=+Iah|PW-+(prOgtKmEn+|9oKHxpOCvyxp7w2OOH3n(l<Pgw(`>))lt#
zN_%)%e3f!|>*Vab`mfZnqem0BMrqg1-Fj`^``(TYj_un%d?*Nyj)<5M9i5V*(%IR0
z<oNOM-*eO^pESKE{rcM4#ap&axwm(2_0F)G+9^R6GJI>ov{hAAbz*m2dF?V=z=>mi
z1<&(mw*}*R3>lv@?`Q50xw`O8-mjkrdQ;oiF@}Y|2`<}SJD;olU+?EdTi4et-FoiR
z!y1O;h3h_@I9&Np+dq<VvuwKLDn|#7bDO*##57K5E_OY!^nm%*wO1}gt=INeo5Q{5
zp=-{|kog%!fnIalH|JbkZ}DC1X7lDHH$ThSxa*y}s-v+q@7T`&r-c$U&#k|!k&vKU
z{N$m}6_eFU+c@TME>TeUHN|jq!8Ehgo_y!l``1O<Xm7pNy0ynLlr#Nb+Q;R(Pv6QL
zfqO4bbNCR;rC$Gy6EQWM=>uBE3fg{gJAeO9A?CKkgzdKrEnbDU?OJ9lAj8KVmCbW_
zMM&7nJuCsfxy#S3-CA}u`ts*%+xJXJl$hb8w*C4t@9BD=tu1R}cZ;pwx=KqTeOf~U
z!>_Nek2CZCv9JCvE9bh?w%|{-+1>yrcbCjX4IQj+{<#Fcx!!d*`=Qn=(cOy_bc98Z
z-gDg}UcI>TYt*_fg)S~8rml%<vP!0GLL8dab@gX*ZseGqRAUi4^wY+FUdsK-=W~rG
zi<%cdt3Chr%xv@ZTWZT|?}vQ5$B`#I(QA6^>bKu}I|?2&vVXc$eBQA1)s?7tz1-K=
z7J+8R|IISb&)Yd$`<O&>8Lyxv@AqRC2ZBO#rMLa{NSO7#i1~uj8jT-$t}e%zSFWn6
z68(Gcps&yphWyp9vg3Yd+<7{69ji=et!c`9_l9|^s(QZvGFY&6Ro$DtbsRr-uX-1L
zvT*$oUynHpRt0OlG#9cEve22)A~^Bh4pS?s6|d9;cd}IkhF*61)_vIboyDqOO&x!D
z&IDe~cK*e~vM%f@^WN*{8SjRCJu<=W_d~UQzu>F-t|=N9+(UO)9KX@CTP1WupI3;>
z6W;}MSINbD&bL`mf8zZTfgNF?_c>o0%V`8$J-xcPW^?up9)aW@!($T3s}?R<(lWp9
zSLd2FI%4{9GOr81MVvf&vifR}zpJY&Xj|vz^LD#$owk{|Y2V*(w<FpUdJNN^&up<y
zUSM~@&808!s=V{I_InBcQp)}6LN2pBkW^sY-cfPEe21xX)I+_gp^Bk%TcacPSh+Ft
zKe%??!Z}o&#k|AA`pzzybV0M-2feN4cvLDW?VB)5!Tiy=Q$LI@9duQZHQyMN7kuNj
zb;DPe6&n|>QdRn7SkT_FXZ@<12OS!UL%-Tj?92ToH;n=0gC4_WY&mLQ`))?Bk1yq3
zB%R!2SS=i?D>AWghp`;PyCd2qdP=;Fubp=7-`;)r_RM|9e1GYLU%jB7qxMiuaa!Bf
z>s;@v=CjstoDrQExx-lZ8++e@wYduqXgrX5kS-YcEcbN3K?>J~JF{P2JoCD|+9N4d
z<-??oEsR_R(~VCr{9_cV-f<!%L9RgI-KDtcp+UEwls(W+nAcI$yL--6!yQ{)S8WcN
zy|P({F$o;p5aMR6O>6b$*oM!pPZ&aDIqtAr`TXmT7wcxOGGpbANB>r@()&JbLX_~f
zOu2VG6GR2eeouINy3zHM-~`d58~=ZpcHWA2J4dyZ0kio^gR9Y>UbzdtY>b}o+91B?
z#<?TDDJ;2+dJKNYbTjIkSN#(zS|g~m>56rj-n%!`EEXi6kdS|%W-QdWxbSuFm#<u_
z*#C-eck?Q^WAFNe;{neC<2>D|>kG4cL!Oy#+rM0^Nc)5HiPy6=>+iZVSa18b{AMP?
zBfC%Bv-*5gBDtq?+NyJ+6ZIP|7v}f%3r+l8Fg=T_YSW^o2fKwsd#yYdugZ7H2!0SR
z`sM%1u8+%@FE6$!<NPr5duZVNn+M)(cs5b=NN8fts$cfou2*u-65aIo_k?eSqCJMf
zGbFEtb<F<qbH$=$cZu{Mky^Lby?Wn&uQ>Pq=9?<f@HNKABp_+H$MD#U*nER`JWLIb
z8#Q<Me`Wr|v`4yoL62dzoOc66Q807$0q1tGj%t<AxsAJRf_C&Cc)BWTOSiL8=x??i
zTGt#UgwF{nfR!ARNdCq#t-|EkjJ@rv>{w$M&#;<3)H`1?XVt&3mwjq#A*Cx<_4Sv^
z9BbJu1=Vq-q2q`Z%VzdX(m#$#B>Q{``5K$EQ#<(#-v&vjiW#xzgcu>l&zO4_VG|@x
ztSp8Ftq<=F9yX}YZtjg_Is)+lRK&2fPt?&IV$7Q&vt|(Mrt#bQ)|3ssJrTz@8ne{o
zWY0TzOLBci;F@H^V^{cKK>#s8>&i2yOv&eu<yyHPFEAB)-BH$O(b{X7lU=^CM)_2C
zea}VzB-zP^X~%B}MS#pUJSMTZ`^K5+vdP!aO9W5vJmI;qPjOP2_{pP%c48WL__p+w
z+E~w>)KWC-(DAqW)A;$V!e1S=Qc3nXdlOd1fIXO$zop|0<GX;X@yW704!`Y+SnckG
ztX*Afr?vdl&Q{Nwx&t#WWj{>cmFs>?Xrjr3hy|h>BqO-a1YLFTnD6JX>iZ^!h?T2$
zD&CH+_|5)w)vHAt9&cgsV|m4#-Qc-umuA-wKBh}fv!<<l^=pN{L0eYUIl*I=Vmo|8
z^;bR>@Z~`X#2I&;^&g}QO0x2FJ>`92Chi?AzsIZPiTm#`_CnY9v!ARur+#VAMY|PR
z(nZ%deL3%1WBl9r?~mQzZv;(XKhUZkd$#g;d}LbBBnQsd#n(5eRPXDX{e`VQFNW12
z$jRvcuJ`)|C+k+S&ffX*BljsE);BxuAB-tJwzeo_x^U*ajr^@gTh~Nvp5eLK?s4z=
zdDrKhy{&)0_xat^g|Ysk4PSR=@A!Q*d&`m~J4${}U4H*ertLZLhScnT2_IIQuUyqs
zl%vq=li=XHZgEG)_V<4q9;w;QV$f~8s`P2cD!b>U^};XYHdQ;g*s<mXT@5`@d7$>d
zza8ek{&UB?msRJh;MpM>!M}#hs^a#$z^fBOTda624tD2mET3a&YWZANQE5J7{K{9C
z1Hat8Sj=}_>IHKI(-OXoEFF+S)-=KUBPb!JsduvHG3W_R^m*VKs=F>}ew6wtW{0AR
z>ifm-9_-VWo4jMkrtPBA<{56s|MD&SKJmHddFS&_jvYTA-f->gt&@fAbAlcw=IuRk
z{;q!9+W&Ju*%j`y(0cVd{N6F6_4?Ld*^GYgi%{zeS&&$zyldP0b5ECln_O>G)%R~x
zh82UnU)}82|I73xze+K0$OskF?~`V8SZ;P#qUP)6Ndogd3Oxn=_x*2ZtGgEb;{G$I
z%CwgjXV?Ac3Vp%(V7^2BgRKwV2f2J>{KdGp@wwBl|K6eN#V3Y5$ao<8fcZg1sH~#W
z<HE`E=Br=*nDE!AF}mS(!}icnR~11Cu02XhmaC!?ot#7U1t!)V;8@Un?A_sa`yAY+
z)Rw=PbN1fBEO;sN?r;q_*I4^1Kafm#wr(B&rM>f2ItuD4e*aXDJGx-Medw%`AE_5h
z+W!2W|EvGu^A`{5@2;``^UIXMF8)b$pYikB^To-=U(f#Ed*IdA(~KS+{!b>>t@o<(
zs@*1<pM2p&-LDt7zfZYWqpzu%2I75~T|RA_?B%a1a(n(gy=1X()<40&^LM(uuYXz<
zyW^2L!z`1GbE}!{ru9_$GDJ+?Jj-$YH*ML)|684xJg#G(JY&L<;J^1Lwft~lm?!=C
z#hcd4hn)Sz9^QEs<IEuVvMJg+wPDphsaYq2u3laBihW(jmi4Rh0<U%+czmEx>C%cx
zk4@O#v9zsz6@BnY>ngETuN)o}KUnzc*!$kv9UXg=lzd&EBntlYa=9lov2Wq=@4rd}
zCmvM#)Z4K~S;^M<S4u_gt=3-q2$yqT>-O=Mcdp;OXW#mY(@j^u%#r7NdEecIt-~W-
zu+q~-t?NXv(xnYeA7@t_x7S%?8|V`EW!h<@Y6e)z7VP`-<;yGU<L$2{zPUJQ^5o2W
zdn(r)zOmHE$jHOnd-blxD+B)i`g-z2$G3$6$vrEL`54u@PShXHmwT`Cy7*;7(6eI&
zK~6^BV}C}x6jpd&W7)*bCbu^K|9e%nb3a<j_f^c)Huk@`uYcZJ?Q43S7VqZRFZ+Ck
zy{_%w?*0FA9m?-+(v@$x@}z{%asj)l>d`&luX-G-{~Y$xj*<7ny>Mko^OwDsw(Zud
z45)c@@7kX)?H9jPzp?rI<@d!JgNN~R>i-As%DQXBFv~3GplSNOD5=l?>tv4a$iGu4
zBs{6&&$H`K=ACXo+4#GZH6iL+O5DE>7dtj~7gSskFWB8(Fn#Z;0?lO?q~t|4n7kU+
zPW|$-)jIn5UaoEXnM*__GOw}-Q^_q%S2@dQ#bn&LxIy1l<>c$h@4o(&vtXOSCBsnj
z@TwT+Tj76<ADkAne=nAMw^NM4@?Ll#YoTlLIrf%0pA8Q<Brr{2Im7mg>3`Rj&D;On
zNjzXH_-L=#jQE3vXY-CtJ75G(?P^|{nwoRUZe@bTzJ(O5H4F_W?yLR1DeI~hXvvOQ
z&JBUr6Ut^)eSKB<Y-akUeYMq-CZArblC(<E)O70Xyj`8D-qSw3Tt0tOX7JY6v!#-K
z)(TEkJ8;t>NtZYB>VK7UY<}Vs^BemM@-?<IY-(^wwGMMu{NR0?+k?M8XP5hP;fz}w
zSQ(<XJ^lRR_V+A@)AD7P&iKzX`FvSxy8o>mnX;_6w@sM!#7-t4LL#>JV^5W@#hS;4
zOV`K$%&3@|oO^THdFlD~%bEZGTf#7>=EzN(zXvB=dV6j~^w$-7>ZkVk-oCK4wtUyN
za__t+&z=`NFAmT2T%hu)u~jUPH6n~XVdbi@X?s>onEqjx=yo-?)Z{Ix)wL5n#M-|^
zM@)`rxVOscdUv)-p3)NO55XSu>sI}0>{dS=2wMwqU0ra-^P}~}ChP%M>#H|A><hc9
z7+SLa)tvtvFU4)1Z#`gm@RpU*CXossmzsq~UpVh+**zu9I5hV4*1y6P{-LkmwO_Y7
z25U;VEX=&TET-&c>XPNlk6TT#S{k}K40JpI==Pmf?(ARRf4o~Ax;hLrLAYee5{5AA
zG<VkZ@wd0-{yc8~@8FG%$&veNDti_i9eZ<hUxU<Ht{Z|M51hPr{anzb-4kX@%S3G3
z=)AhwtNvV+QTLy<vl(ApeJnG}G$(S|`&o0Y`po(0*~;$W<FV-d&Fz<0)CDteb#F7w
zzo{R{x;_4L*;4O`Y$gW|iAFyCr4#Wp`sMlD=xKAmOxRv3TyFcnyte#>O6TXJQ@7p!
zf9mV3y@{@^$3;6<7bG98*|Aw_TfcIV`UeM(%OatFqffm4yeD<~E5^44!ZGF{g>x+K
zs6?>doP8-$#MH8V!F}gCzPb!<e=c3#e+yQ%Dt!{YP|DsHDJg%|{(0%aC++Es?{X%z
zIown-UiZB)d&eJU2{om=4UY?6_sy_vQFQ>fQ+if9MMX(XkE>d#YF{?#$B&A0_Wx_{
z)&0&5TOTL;x**H<a2xMw6?>nzUVeVd{O8;4`FKovP5l0SuVi}+mwmgM;&x!3!nzdh
zr^|M!spiaIAT;a3`|4|Ri%O=?Oa1lFqFhNhy(UQSb$#ml**l&***9rg(0ZTWC;H{p
z^Rr7f|C%JU{di!+mfk~;J{h~4J<pF1)iP9EdFPv}c71yAzxbuB7n!9J4##Jo{<@k~
zyJ3H)N7E{{{1f#YESqh=KR)+_)0Dr0`}?tfPIp*5Lyc>~9^HG9fA-r<{)M+%zO3eL
zz4v`p*Q4CFPw$sTZR(P>fBxXT%A?8^S&bckq<1*Fv^_re?}uM#`gM&YVPSaJip#e8
z+mg7wRiWi3regB)=OxqU99$8&_|+Mm&R~DrtCQrdBZGp3_Evv?cDMX~Z>h$y8GA3Y
z9=Q7EM)22#|NO3=PH5cSbDrOU>w?gBGw0rE5vvZY=jC5`XG>S<&TOyxJYl2NNwI!r
zr?2a%*)ENH+0)mhqNXy{(<A59|L*6<Q(vv{pVw)%gLmg`VbPPFnkJbS=9Jd|ja=rx
zdfD&k|Mu8zuSrV2(W|UF;}64!&VKd0O6PNXcF$%@-_{abzH{lTUosL6(J%g#GK9u5
z=`adR%x<VX^lj$yRif8;Rvs|l!8y6O!9)DBjDqwJ-9y{vuC%?K-p!JpHRZg=)TJ)p
z?_V*0GpksR@lNk=>pe0%^4O0X@16lqBraZFT(P^S&EFXxo_FcE*OJ%Q_f!@~ZO@BU
zpJtMEVF4q%Ou%HT#mkH)-ZRg=wFQ(h*F<mEV-u82{+71Nig!j>^yAJGtReFlA~|`O
z?p>Pu$8pKuqnAwoa2VIk5BgPnxlPw%-EGYp`*f!5w$(eCVoENV+LV3Ho_dbsN7Ai|
zd;eagvX)Of_TKw>KuAo)O}(c&k$W3@XJ4DD7F{J@YWKe8W6?}Ib-60HOc~?nwee}U
zkM8|dbZg>s<_!g@Vz;@r7ZvPQ&bYfqmp|t3lsop1esx?ATX5_D;=rpXl|EU1Sktj4
z_^SWmT_IC>I=)$)c72kYu%hG7l2!IB+dEI(Z`5wQy=aE#ro}=|eYcq{xOZI4j%v0p
zeiCu#39C{O(}w&T64`~>%R{ufiuZLzS)_-?Dk;rp)PJlu*|g66nDOp;>tE@CYmH-X
z_TJi_-+w+`es*?r!P|EQvespHj!t|dBRaQT^;{XBx0z(}s~t5792WvZ@87w3lD|PD
zqA4IPcjeP;G2_B#-*(BJzxQk1msf>;t^fV|Q?CAc3JS0L=Vu<!?_L&e{gd%sQRw>`
z%SB(l&Yhle>LUAhmOJOg!{--rKc8O_`tsZM{S_;}RK2~wh}n5vr5l46lj@z{kG595
z_r9KK(C1zCw>i%C+{zahKChNt^V;Zv_5)$TlR^^<l|HQuZ}=^fP_>1*^Tg5v67QGB
zyU6j}tl|Ek`(bWJjk41F?h`r>Oz%hv>4zD9<35mk@3g+_lP?*MxjruK@DZ7q-|)U5
zJ7W*uf>o*q_BZ(G@7sAmdPk{^(_a1<9VKCxC)|RT`zAepd%-gNaJPe&fm3LAcBaqf
z?i;Yql-9)+fr}&B1JpxH-Y;7h^Zr<`bokwqSEP2|J2u10t8wE2+f}=A!sRO7Wt;_d
z>3HWz-m-f!wazN<M*k-N$$v9K_G_-c_j_Z`-EFN;v;QgVS?BJ%L}lrx!`j+M)o;t&
zd3N}xTzf68YOdctZ~K<;hUv%nFaNjxV)F9ZLl2`@rVnHPt3=M8?CTYz^)*O($~)^<
zm(yoVGnH)Ev7=(%tN+uMsO?rYkNf+B^O?>s&W7p#Kd-n~by0w^V#)p0MZf;6+f^8R
zqJ`hlyQU^&a&germ<LLrM&_Qncm?tAYJab<nk9VcZ{36SUTw2^_dKX=+<heYgGJ?z
zuWo(pRg97cbRKwx_NGa$;BP#sxW1Wle&&IrQ+z{2Dsvy6oUL7u{rC#IOz2#ZZF}uM
zC>Lnt9sF{=Aibq!-tql=pIk6JpmxXUsbJ{mIrkatIJ19WweEkgE8U)9x{F1K(FWd%
zt&1YgygLo6NJErNO--*Uz6rf_=~9xc)7lNU<adX~R^FFL_UV{kIQ{+1pw#noU6^e&
z?9MrC7w?Fhym?mf`_~Jb|NUDsr})m&BS();o;2lD<L}&fy^^1^?0=+POE;ahREdN4
zlF_NH<{qatK7Tl}Z4uMDf~uE)!)^7%=hw(`e(W?koe{aqHvMzeJo(ux^K1S&Wk&z+
zW-E?3zL>H6<?3{|-`?ysg?A3mDSPr$W=DKDs9}HDyl2Afc{>VzGfv&;egFFX>>|IV
z&O6MXX#2XXc-5k{?fhZgNpX?$H66CzH(&Lul=ZFlO}p1BH^eydKd%Y9%CBwd#!zwl
zH`lLKO%Y1Rf)DNpows?_xy}pQrcL-9a8-0i>+8dJIrqH(YF;e?Z)$h$*m1&CB3E<q
z+{Np3%+ub_j$OTOPkxUf+jq|&3lHqytJ<8Db~0k_wSE0I3k&=+ez)D(dgte#&{sXX
zrXJ?AYD?pd7JA;D{5JlkPK4QX(d_9{B%klqkH5%y*<SDNb|co-=%2S6-U<Fsj}+3_
z{prHACL6Z>Rg>*LzH{KSe-SY&b<2_^OJ;!bfAvEXuI^K79vl_Fe9SoU*Kw{5X^&SK
z-R|z<-l_FDB==%PwPn|j9V}hmT@EMoit-y~@14+5!tTfLuB%jMSsHAtrN=O>KY>#v
z*+=%f%7;a(^44v7uD2;d;)b7Rzz*A*=)5|<`)B^FIc0e5$(l6ZbFWtPiC<tS7C*lx
ztY_y>OP^VianXDB+@C&eHbcO%Uw2H`oR1a0w@2f_<2$17U$4qy-TFO}d5)Lp=HPDu
z(hZYCOkYLmrhQN9KMCqbLrOpi;pA1nUc8&~hvCA-s87cw_6AQi7Fc%FYF=!H@&}I?
zp}XZJFIVqvTqU;R70dd2o^uzi@(%erJK}g^*10rTpR=>6sj1`bH<e#~D_{J|y}eC0
z>G!;4i@x{Xw0u(~oqXop)|54Mj5QbkCEetIDj+(GdE)izJIyOMbuxJ0&Ph48#4{@9
ztK6{}cjqGNwz#;sHO@Cy=iJ*9ZTllCS#)o{PT{uVD^tJs8XkM|?w`ck(~VCz_8pc;
zUX<#cAPF8<3hsP*`fdK7xeFJ$IK=L}ryaJYqm-jG$o0MS?t5UbstF;Ikp2HZlY6Dj
zk6HEXbt)`0<QCKED3#cn^zzcuC(oZB2Z=g5GIopW_mxV3^`@Dpa6-qcwHB`OnPXvi
zE%A-$GQYV|>66%0RaJfF*;s-^_Wk`9&Be`~EZYViv$)9{$qUuCYD2<7re(gfj|IBR
zioOnbwPvaJ^iO}k-#>2E6J?ryP9|z=mh1MsyGgQMa|QRYgoTBP8K<A?2{bt-vANvx
zrF3V1^l46q@Wy2xcXzK}aY}8<Q<fP94~=4lUsv=PTCY3z*Etp3csz5?pzx8)r_Y})
zUoM#}FfpP%c=?%Grrn&vY5_q(Lazg|rmh05cAGqX`tgm&<+9(;juNQiUG6vc)RU8w
z*KXKjc<fC|pYp!<e2<P*$n&qbz_j4pzth_HruQGvOis!1<oxctD`fgH3oX#7A`5g}
zCNLm$ncrN{f;*6%8CO?@u5rG#c%_zh*qVexEu1Oo>Bp_+%vBTMFsS^LQuq6<dDYif
zsqbgYE?K1$xv7OySZzbz-CYsw$vuXp_ckW0sBSfW&-DD-%_Z(Bb`Kuyu<(0n>!$Z-
zQ~#}9)2bx}EqNl=t&&cX?Y?O^4L0~LRa8_YVP9u6*Sfr~RHJ&!+1ciwL92ePdScW5
z{`y+;;UIg-%S)=)7QVT7ZC&i?>i2uaUmNrormdgI_CLtN{F0fVeD16Ag`Qs8HII`2
zUJG4wGTtrjVtnc^)uT%%NKB8(`@d&VObB!8aTgE&90^0QP+fB~hdufe`y|~jSnOnV
zjXE;F(mP_;%k4#fgM?oRs~0keuy@^vniHNkXUdN)Z$FCuYhBdK^kM$xV<!#cV^(}t
zViRK(Jjsy9RK@(8sq%o(gZ&3ALeGBvWy`eXdzm&<7}NXJuXOT%R~~q(==^`ps{S^a
z<)#JZ1zZ;xPO#ar%?rKi8+yco=Y_x}6Q|JfN<|yNm%M9&u728oB=$A?0{IVVsdHVH
za2Bu^m|c*#!SIK_A}I8F*z*RZOB^p)YnH9r8YhvT-oJnMCRqHXP2Zf_4I06|8@>Kw
zQ6I<j*6r#)ChgdB*}-!AVf&TyZ|pd;tzp`S+rQ*1>i;da(*14BplAESZs)4c6N(;B
z&oEs5`QL-hN0m$e9D1&CF=^7H;GZAv^a@_@xf8Qv;%ED;m|u)a_okn?Z~gn}9=`1p
zW(Dl`x&P+R(LHwG8UI%O{I=xh&bRr?@~^wIDD2mmUSCtVVcqRrLIuM5{IcISmgE;o
zF-)Ge|NP<0dfalW9Tg66EJ%MEu45!<De*(*2HPGk9X6u|xdXumQV*<*`ySljvc6ua
zz^0(T<4gEe@y4YGOdfD1uozfBv1n%yZZtj6eIV)q!-KL1L4rT`Yo!_gVR^$I!+3{d
z&AO96uQjPR{AYN2-(<I>{=+Y_?+#_2XFA;&b|CkFs8Z3QRsRBe6|ET-H*Py{&LiN>
zn~&w*`y$vAz*!DL+}ztyP+k#TR3qj8ZH`KKsa%lSPr*4eA5ON|WoFyB`PSFfn?8ij
zIdXZ|y~Z!Ezb)ah_|%&vdaCQY>W2>>=bv~wmu;GwJ(o8Z$BJnGHK|e7@9ba2?%Z^F
z!KGTe8UHQzulvo{u%(6V&dtA}f_DzjyZq0s>14lY^t6v}&YMrI403+>-|weGRfxJ9
zgP<pq9a9)X`>Iz3p|XotDTjWox+8t*@u9Nco}ur9uUdzGwMgJG@Np3eDK!(A<Mey#
zs(<IL`xx>WPB$orepL;XUA?NG!JX-Bp)j{-(AEDB?ww(mSo!K)h2TV&d^T>SNm@$o
z-5$3$eE!nu(bjRK+hbP890jGf+OLGK#l^b>?U{eM(L&+q>)DD*oKs`&TL@<AD;@9f
znEt>*@wV_DLl>7ImnSPe>~Q*Ztoy`5rAv2z?{$65dgqBde`xKg-OtW5-ECw_NICIC
zQz=L-`1#TK4`Zd}1J2*Rav(cjVBh+VH}7Nbvn3{9t@yJGK2LI`;cUVU!|K;xH#@xm
zO`5Q%@6nb#u<_wr^YUspD|0)xhP6j4_t^X{`+K`y>P6-MlNa{aM#RsbQMY#8%}r|#
z75?A;#B|-SHGA*bEZqI?d%xh)x9ac9Eq^cBzI=hj{NQ69-+tzIU*hLF+UVpbsVrsn
zd$IrV-4=^>T4yGCUsN-y-{W!qpF!;TpBwh=oBK84<&N<3lT(_dWI1<i4sP?`AGKX%
zr?%tQj6$pQEqnXIUdrxxIN`YJjpq|H!?Ttw-R5GUy{bF>TC0Qg1Gmt#-1k?kdL3Ho
z^7HPgA3`hot+SUX-EDMkJowOCdgUvlJ2yF}cY8!FnY+4xZ$qF98}sW%`NpI7CPg}~
zZS1{Q7{+v;soUj=v7qOdUt2!?YEhrGkF{y$szQhKJE?ojs^Zndgl^{_P)cBWmoww3
zQc>WEZ<F^J{yAWkuuA+o_rm6m6P!CXo2N0}uYNwkL)B%8>bp(h{Vn>XOIJxZvNuk4
z7SdxbSRcE>dGC)~58~!?#{JG&|5yC|*V+U6N}u@N=`6@^+^SSmdLm-tG5a-LAD@Sm
z^_8|lYjdBuArTRCVj?28Tt2p4`sOmVZ`Y3a=iZ!oef^3R9l5u;7S}$yERp<b%MpuP
zkL)_*R|OV%`(;=AzI=UrdHmwXVs_pJ3pXsSF#aF?%j$al#nAmx-`tMWZ}{9@bn;yM
znWi~2ZN7g#J1cm@vXa~TzFN77&Q_RHe_-uW`6Kt{e&0~HyGVvnH!=F8Sls{Ij(=1B
z?z|mdGw1rk`po<GpQnF#^d{On`Sta;o{}YBeouOH^<TyF@9m}UerXE!uTFiP?DD$e
zfqv-UrKjeJS_?(QyV`at?|p9{zM+=w9q->fYXNuhJ4+&L6@(=o=rW4Fa(JMlAp4?u
z_m=CTS1pdUI*7f?nd){gJeBpud-kZ6S+m5i-#(xr*vb96T;rWk+RFob57@gdF`jbH
zs*-;OlS$xJl{-sMc&+N#YW;5S*O{U@^B>msmp!|n^?t{}3TejnmYn>?*>5tLO&E_c
zoo_k+YsIr4)}QKbBu79e=dO5GRz?RG7nvQm;z>Rur}TZj%(f@F;4+>;X-c%z^9^aX
zou9+>qqe8A-e1QPzw_kQr4`2a*UH2{H4J)m`Sg`{5wrK(th({d^S#63C)1X$cYa;N
zQoH%l-b*US6@CA&KeJ7L+P;J3ac?p?d0)&ZWML@2Uhn_n&BOwwspk%?@JPO+{>}N=
z#AKHghZErybEk$W6?JvQC@Cp7)-yD(w(wJ4AhG?QyUJ>(Ustb)uCls4`{XC1cePLb
z5^LF3zT#gsYyGO^M*RlvMYav*Wt<yALyPyU=bE1pbd^7}bZdu9!|XXfh0O&w)kj><
z4k>Ljw|=I&e(mP(f4%P9G&N_*Ub5nq%qqVImizpoSG^)%*7m=ewK|J|<KM?gujf|h
zc}#Cz^(y>oYTTT1M&82iS=W#KD4hnIz%0G=@Avk3M%CZmFYoNIEzR#)Imy4<+iFX`
zvHrC}iR3fy99oNtV`nefqV>1(=(C?o?Y~<;;mo|h;Z5_C?tin+o``>^`JFN6ewFOY
zo4fd5a!Ss*_AJV?tJvFY&D~9V&divaIpxx#FV7bpFuRr?8@lfNsy|0>|5o3wvHkDM
znSZ}bSf=jPyhM#*1zSbVud7jujs_kL;GMl7#%QJRyEhyK-GS#1&TSMZF)A?0<Lzuc
z@O0HLN73Ua5AQvHo1-J-#h#Vl_imfV$F)vyT2Q9`jPu_j*|(lrUHypt*F!bie+Txa
z1)Tg8x@wlbQfp5C--J6)oPL&`*AkD(TBCVe*k|Fa%KPP~gd<n|THf*Gk=Q!(sT-ip
zft8bInVhV!G%x?0+1V+3bKBZ)@_Cz<bgks9zW-+4q{)-I!gS*26?{-^-y{4wqQ@|;
zJXGe!KZQDjLWT>5k2!XkzK&eBK01Hrp2bn~P6q0p*O?rBGic9D_xfMeS5CHHuy~|0
z&!TgA1o!DLo?ld5-^gEC<|zJ3J+Iy%{>br@YxSSLy)WOV)s{7b^^54lvQ@hz975e0
z7vFh&>h=M<#NT_Kih8W?i{JY`w&1mMi?swt%a_}M7wZ;yCRcA#(U>LLxhOLGTTy~S
zf$oQOt5$W$_>?@Ckg9iV-K!;TbMD{{Q`1AGANRHE)rV!THmr0#8{9Bwu3=qlk~nA$
zf#I<$p2^30e!bXm*h+t%S?)YFwPnYwWRlP1X=xf7et7-n=00YtvO7QK_uI?Kfg0Uu
z<qw(<eb{zYakEy`QhA4hZ^xF1zJK}qbDOd5@6B4rb-8kqixc@~bD3{Q`fOttYcr`X
zUT)R?HLKU0agNOXG=0&%zuEJTT-4fIli7Do@vF<fGx0%b(N#{)Y%)KWu}n5OxN+SZ
z8yBk-nXre2riV;B4`tlBDe2#R;#`eDt<k$l-rqeVzInR5V*J~9e($3@yIaEB7pvdq
z&dvX{&z$$QR9!6BimEiu9i=*At6o{}`pY?amdML!9vOis@58fWgI-3g+Ql$~?~bZc
z>a+_Y6ImX}-Ff0}z_^JsLn)P;)6J^9A>&_#rCj+k?-yU!p8fcmXEt>8$g4Gau~ssh
zGlTCnz2EnHujBW3bD3AJw3F9Z6{`C(+I0T;d8)Srm7J22OzLl6(+$dV6bzQ#`g33B
zXU*GOTwG~Bb7x&yka+lz^X_u{g<))F$7Wb9kod>5UdcB7Zpt>1d^OX3awk7##@x%C
zu*d8><KL8z9t^g7&ze3>D{uK-aq;vXo9BJ9v-oyyeBdwk>`zS8?#G9i-%VJa78h@o
zwnx9w`1ZX3Dffz`W&acPJwAtQcR3>N9iN_EDEGW{M{7mA()X_w-g*Ca?G~FhWxj~Q
zgxI?gp{08}zOde7+$T73d0}_W@<-<cESj=<w3T!l*4;Z@rgX_MRD5OD#Ev@*H7qqM
zO8!jR1+QZ)c5GG3Tc7l%`NqCEmjsnIg@j&rm!ADx>;1EOn|GH&elwkCUXit~Lx<s=
z=)~R~r%Ug)RLlMoHaeDnfK|yzZad%cqR`%w-a5uS@rl_5=?Nu==L!bJ$}=2pyzcr$
z@(zn{y~3<r3FeQ~=I;}m*j_mOPgZ~QoWB7Nrc8Kp#(&4r(|?sdspbiO{e9?IG*1p=
zp72ERhGVOK^={9Ve;@Ol>21UDg2_<_Sv(5<C@Oslo$}Z`=<18j{nZ-K&hHGX*JsV+
z<ElR%{eP$Yer<UFT;u28K@~^n-ry;}zTOVXPJY|V#l<z#;NkRD*4GTn?}kopclQm5
zi*sDNC;w4oe}K#0s;`syUS7+6#W>e$?*CV-*N25zT$4!tW@WoM!e*&)z19@53pawc
zbYA@2_S%%)UWFmNM9SrL75k~}+U~Er&T?l=5c!u-|MjS+jryBvyG+j8r_(xqytuiG
zzqQe+F5;^oLw*|XRrdbh5iAeSl>K*bNqN-u-9*)HZnyQlV5`ZXT=iJoHhPxK%dPiQ
zzufxI#c(Y@_UP%&?=J}HK6^1O-Mf2>*_O-;t=YS6RM!6~D&MKnt7U)X$()eVo(`RZ
zdo};%-<hS*y2Di4jyaC|<vy+zIxh?4-koVWy5nRsbK~p1k8AXl)EW7i;ve4oe)pB^
z;{H|t0$o=eE||>GT{xNP`{Q#7C%@l1HD}uOY4X?Z$(hd#<p19G=i{nf1}VQw58U42
z+5FW(?cJrAg{Lhn5A2Sczt$mNNxk#lLERcVArFQ$rt=Kt%m+))Z>uO|JM=BKDSWnb
zsCmbUr}r$LGoRkOV^*;1U%t@4kuH4)_m;^&QuFO<=)AY{Jl9KWSC_VjYN~$@^zXP{
z;b9OLdRBO%bfK`3`GdH_i}xsc6-@ta#Z|uTxWt|BPCtHpXLepK@!v52Pv(xVX|GH+
znr8HZ1|-hhJ5VTdfBk+vyUN$s4haVb1ua^=DYElm^ZSaFXJ=mizUG!wz4$Pnb<X9(
z{PzFPM;za{+V;bNwdeo+`Fy^2)w@ikm-qG_pLOQU^7r>H7ItxO-_reA^sm%(iSI98
zTwJWHo!Vn4IL9bzp2H5~Ext#N%eMDVFuolcw<zh_t<F2fJEt?n+&wyRwG}^O!kwmc
zt+|YoWab}JfBxKcj_anK1<KFsuk0wff0|F~KxwSJ;L3!hi~cN%Y5P~P@LbeqQwHDQ
z=+9a2<5g@IDl#-Lo3r%bO~rO|`__m5zc1xz%4*oHHeY6+PI#UtQ?B~l@V8DkpH_GW
z<zBosV^YjVL!rXg`A=45{W$x7ZsDH4jY|()TxF%(_3vxro?9Jft*={z-rd#w_(y|D
z=-R-GMfshZs}7`H?c%;w@i%Byv5a7019!;QY?0d4wso=T#*jI>GjRvse`jytymy^1
zdRxv-?X8CA?rCXiYUaMV5tx76sxLP8-=Ck0lVlIi)6v!4`taV5eTK(oM0kj_iED)`
zoA7O0$ySl|jQ7{uRU7}Ty?eH(;PT^@^KZ;(n6_b|!t6JDj-H7$_uL<Cy02u;oTi-E
z3C6(;W+H3WeDTb=%D`Qe=5}Y>(iLxf?tOp8`+WM>;4S{gcQ1*)JnxG48HNYv|1AA8
z<*%gtnR=h=Igw$v{x|V$Kl#e0T<D1YYqjZ-Qm>zz3QHLO=j6*RGh%pN{zAX_y8lH7
z1NVhCA<`%Lzsr>W>&*<+U6N+%UB(%@c5CL%dpoZkvtV2`<742_e@CaxJsA|af9^NA
z8#f=n@62KA041s(!>iNhO`ZDn`jwTzr*-=8Zb)?g_iJ_7KeKhgQYIM=d3kv=x2=oa
zoz*XAd+VW{?vCvlhS}HFT-}^@R_pVMReST5y1(pud2zA(g6!+-d>doKj$D;U{+719
zXWHb3^AoyWD<1hR6v!J8^wIhKZkMDOqoa*VOj~U>Iwibmv5Q%B!}m&8hllrr{Rd1}
zS(#t^c*XSIrcm{juT(eorTT|FmQ>)k`;jo+LE*wCtKUnOEb-a>{a&?l+5(y5nM_}f
z=svkDQ2usXj9{dmQY5dm*_>PZ>;LBpezRuD2s@d`Y&SnY_HY}oxXUg39G&^+pIbYH
z@`qn-Zuk`^GrLjMZvOk@&3slFS@Z2`wf;{3@^blnznfb!FBd9Z@(qn<*4*)W%UZTN
zHnksr|3#fYWYzbWxld%G+^Svr?@G@cK5M7f(ceGcEaSq0RMEHkN|R>JtX#3GEd1&>
zhqmpRi#t+Qz7nt7U!R+M^wsB|eVi;zwhgrf*X{4<C|RzulArPF`|t2;$2NjT9<pv<
zTN~YeZl>{apXk|Uxm!Y4hyD8d{eE=m7lYi}+f?oC?Kc!WJaj1=bec|PJD+Uai4!L*
ztfy^!>s47<>3^0x^~-A5T7bFM;fcSaWM!?(c&@CEzi*y=tVhCaTlK3eD<`L=r*F==
zx#`kt&{*ZIZMnZQs;YkRZtOWLk^D_eSnrzW@}7y41Mj)sun(I5=)gO}iwZ#xKgotD
z9Wp-ZyW{>O`Kh0~rj+-W%9KuB)yLp=#H!CWv^TxMqVKa*fv;(~^_lnI&-3M0yja+N
zYx<NaHcin-)E7>w{oL4TH~;;|gU#&q;zGwG9vsr>i)Hco@Uy1B<(<6IIgb1}YN0)w
zeO%s28Ks=q@qxGB_FKf>wb9%6F@IqS(w0oNH8}A8`}I>_z8fYVJCd53`jwT<>B)b|
z)*rGzuDt(#U-;IHnKNI8UzIMHEGVkU<i=S3`|rO!vyQy7@Utl}F3`WQs_Wf;Ci$O#
z{~a{7oCZqjXZ$Wz{rd8fyZ-Oj>zC9OrOor!ET2<!DpWgcO~uo8`8tp8)PmiMo%wC2
zF!S4d_`)fyR<kehaNDKXH{agcs{QKb=I4b6zDTrfUtRL=-R}2k`Y}5;e950DrW=*9
zK5p;1dG_`HmQQ2Qe7|CGpH|kbEiY9ktNY7sul)S%(s$qI=jL|z+5LLa+{kLkb6z6(
zo0j@sy_1D2zqsyTcsk)i>c&?hsnUmx8rOSuNg94M`m1|QQ8KyA$0xhNqOVx(1LFia
z*Y73|<~S%AFl$Ud(BZ^X;HDs8VQXysd7h$kn~mhQzcH))>KNXvUzIF-eCMI}-}g)J
zTDW6}g{*~om*Fgi|L4w}InyEFzSW{{GFK1Vxvrw=eg_yGX0mjwn&<cQB!9vBMEeDo
zXBZ~?t;<sLX^D8vEYGCwzSBE=foTF{<ou19S>7FsPuuU;Y5$d(J8RadPW5>fcDlN6
zWe>b+3Q^G2efwLv-{#ZJ_51(*`gX|ayXVED-QvgP3l1>mZ^^p)Dj{LH_=}#U_W%EU
z{_5H-Hg#YAtE;Pze>^V#KPf2a(({cy+2z;QL~iEqxBYfwqp+IKi{PL~|9*b_{eJ)P
zt=ZS}LN=$J?dvbBI3}_A`izoZF$Vpr_+t{Ak9XYsQggh}>cPDo{Qh-oSnOE;G5_Jn
zS^3ntdzIZY3%^kLY2nPpd*4sA5jnbX8`I}KhNpbD23~EKIi4wa)M9F7+ozNLPIt1+
z`F;pR1f4ZxK46p}IFVcJZ+uwTwX0WUgzrc*Jv`aZ^ng7<C(rQ`*Yp?Q)k-&c=U5d#
zJ2RQN(Ln}uESqihx0q`i5}l*_&AD`=x9xfSVsZaG@k=VkX=gIHuRPiObl#ILN#nGV
z&`?GX5049z{j4-s*Zuvq{g~ATTgTO5YxQjZd^qg=UoSZH{+h_meG0qU&x4DGGjVIo
z(i?JEszNTRZ&`LYcgJR{rVy8PvPLN<q!(IS^iAgZ!j{MG*QL}qwQm3ZuOA*BmKG5a
zS;El%_?&`;)slYx9jr5iw!P1}Gy9AD@4x>p@!#lsTyn(sS_${d+t&)`{HohuAKW6b
zPheuYv5}D)+v`4?9}k-EGBqBkSP<*6KjlHmgRdIrR?8eO{KmMBH~XKRqT<6tjm+%p
zICH;DliJO<gL6gr!3o_iPc%biAAkRSof&laOD{J!cRZ6G-|K3*cSR8wkKJPA*l+lu
zG%4wk>i7Hg|Jyc1@at%5zU;QXt&(-Poj*SyBBG)|LBNAa?DyY)OE11LFM4vK<;|Nn
zha1wACM{Vd-EgyRzx^w(DSeMkKL4y?XJKj-Ss)P+63Q!lyfCQNE`GU#g20-sn=~yg
zEB`exG8bvzJ};5nW4Lj1+SyqfwZqnU@a%hcYwK%v-KZ@)On%&Y{#o_7+9um3{sqqM
zd~@sm|NX9iZEf^*>4d{=yeGY<=~OPwy}fPyQL{aB(|>+?y7=0<*x4KpKK}&mC_itO
zdFcsX{^pQPuj71On(EiH?J9eFE9>MWRpaaH<LfOBtO{K{Y4hgI_p@(qN;O%{33A4<
z8GA!=)f~M3)ct>y^@ZPm+8S>EI))#A|1mvCe(?CrnKO1$sTYObs}<>exVgCB?$_gO
zxwoeUemnMGFmd-6Nvo0<-zOgX{`)Vt%<;<3P2N&DZ}03ZuFKfJXwjmW1=H`ppD$r|
z?7_k2=N5g&3=+b(^pw^vww%u;<Ms3Y!`Tl{@;9){RXpHNnDE%*yilU2rl91ci4#BO
zRxJGS`~Cj<=EoM-AL$8B6WO#fs<8Wn;6e3!PCZ=ybrl=WvA-*oc`kWq+N&a&=Vb{V
z9+%g9dU`(3y}j*i;2m}L$xgrO#KpzS_nOC9#s$4#yz|6Q%i+X&`v(^1rrXVbfA3&3
z`+up-`t>*d=I+>9z{kUKYTc~|7U!5A%w4i%$@BNS-|w4~P@R^RrXMQHFvZSRDkLDF
z;jzW$!gR;fUw{AIT|8+9sHkSp(A4zIxwofsU&oQR+wa$%WS6h`@P6U#;Nak`m7kwQ
zuY7#kGBkW|)z?cLJJt49f3Hh>b!Fw=&!0bYGdCVE6I}V)eB<L;rrFb;fBq?CUGieW
zjg862GZ#u<zI?g)y|ng*U2~T#T{_iM<J+sNukU7FUM3qC5U{~FwA<UuOKY`aCOG@~
ztQB*NfByaV?9k-@ng<FK&-SaSsMrX<WUEts+#>E6|ML6q(|6~T%cS!acz9fn+JFDP
z&8*~(4jx&n5|PyN-<|j0uXo&1SY;@~cZNs$_cTT4wksKbkDNJk=5ol_`oy!JU7kGi
zn`>1YeOF3$YN1TJW-9j@|1ZD)?p<`(-q`rFQ>d);wLjb+{2#FIzb}8)x9QB8GrvPi
zBRnp%-FfszR9AJHti1gF<O>TNS06fN=^T2W{Z)A33Ecydb^HI{zTlSccKW$PyT&0q
z!yWq{TO4lqz4%7^kt0XcCJMQLW<)zzZZ4S4A^IR8fhBc%&R^+wMk~sccdv2VVZ5rj
z=D^w=u4}jp?I-v4JI3rj_47d5o%ZQgjOQPplj7SY@cp4~aG32KsV2uxhx$89yO?(v
zzxprTyaOC&XXF-{r8lHl^cgRn^fvi#-T%dk>z@bOF&4!K23}-1Ubv}YenGagPe+;N
z;x3E6$sAjFv)8TI#@_e%4fmYR-|Z2H7dp4kW08@*q$<5*JKI7Tse21n6=xanF%%XS
ze(vh-p1SGsGyb5fosp4|JNq8{9NpV@-z4kGi{Bq^%3iE`GSPh&)7nF`(!<kvLjT%2
zeOBDT`nFi+_|HI>x}d9`y3yPId~B1>)95OCaZJ%({L#NakyWXMg&&m<+;8UXdo0rw
zU9567TZ`?U$V5$tU8~}bf4d*5_2Jy-^Y-@@EB?0e%im-8A$3FlO@!r+(qN;4`}wJ9
z<raO#a!)7AZ*F`U$CF$5fA)%uP9xBK_K|zb747RK6MrAytu?_mhGF}(yZ4m7sMY;o
z_IYsaopGo(%e<aafnySzw^t;nt`%yDW4v+yx%S@nP1`jWwro``JTvS1BzZUIwYE7q
zJvU9Wj2VUef2J;V`YZD5(DTo>@*FJdmeweiG485}zs_XQ_u2SE$@6n_@2`Hhrfs6K
zyBdRk@V{lBu8Y1^R*DVzI+bJgHm3K-jvu$T$hfc|OZ0W!zn{-1H|#z%t6m;d#?<ZK
zZ*uL;n>VYbP2*w_c4}thje2Hr&V9#Mi$kUiexLWT<=@$1c)oCsdBgHmJ3}N}TU);e
zeA~O|!2Z?7ZTH`wFOo@TD)4GKD|uk%swy=D6KiYh>xFXyKYsk^&o5<?;VSB!FETND
z@}x<2nb+6F#)XAl6Fjin;r9ePaqGU~Y!Bc5;|tFG-;w|M_g{V1c#FQz`FEBJHha#m
zEiNiL$85)-p`jt+^7F}YXWi&+XL!`|_Nd(YyTdfRX&uMy=idA8*GFYEKejljRMff3
zDs;|vP}u=ai9TzK!!8OYRy6hRXMEJWw>ob%|09uIYtoi7JGZ|(oV}|&UNHHa#@3k(
zE5+8U9rHcV9eAYB;zL+i*frI@$1%^o|NgA?^7f6wITv>rGfFYDGx{F-mBSjh!tq9-
z!|h3vCMh>&sXCbD-TA?D!E%Xb<89~czBRGC%k1w+vP}KSZJx;B;N*1ZtgEZ*+Lbmx
zStj)DzH{Ziv9Ynfv{A~5<)L5L4;0S1tT}&2<<a-w(_J^$&)9cB-Ql{{FH?qh8hU#B
z)QpWcpP!)UtmPBNc)FcO@{`|**YjnL@0`8K|E6lE2mgcBiHF-v*{j-fwAI#d?7jc~
z{v(TX;Vn9q%T}o~$XoP1UR<N}IC}s6_+{(5!WsU~pE+}8^5e&k#jDP0CjOS4Hgjg>
z>{WFlK3SEf`S(8T1BVxwD3ko3<@a^x*X-3%Mm70c^gpa$cyrE`eADZDi&!qMi`(Qb
zFj3@z$DR9s&#&6Gsw+0h%Y~1vX4Nn6HOVWpU7kcJM2Aj4Vm0knz--P5Ob^a_ZS&{M
z|M2^-vV6^lgOQC62@LOa+ID=}J+;v6gF=D3YHd)1-P9a?rgf`xB6UOWGWdLmGh@E>
zP)$InadPO_l;ef-zW@HaJxoxaq3>}DlX;t|{lo9Sm33za=rXhOohg%f{=Z>%;q}A3
z^JfaIo40D8ea?*yeIS{2YZgDYIR02qRMg7*`SdMYw(QOpT7Cb0{J$H?{j%W!0R`Qw
z?lHXyKB_0V%Ia9*9KO2!^~qa~d;0m!3ke7aSmqmgn>k)oR8-dWrt0BGjWx$t79Dc+
zZus%z$F-wJk3K96w~$UdF+p*%Q{1^jvF0`_R<5#Rws~xEj_pCZ;7`BM`?oHp-Uo*!
zm{^s3LTlGi&c}k6%D!&&?&`idZF}dDD<+SGC$D<5Kk=o~zd6?3Y`@=~-`6g;^YC%K
zdtnYiQB@_@8sTp)Pl|akEn`==hy8<J6PA5$=x)$nedFuJ1lw4_oucKH-}^(p9^~rV
ztY4u1F3VtTLrntbyTd2mugGd$y{6-Y-Hy{&%#W@0He;$-a%%EwHo=$7JRjnoG1oJ#
zZYW&!tCqJ-rX!kvO_b@Zaxp<m=I@QajYCQu*F3)IxVT|^W4qQX1*P}Qn?p(~BC3ra
z7(d_({d+F^G{d`tYp3tf&y#Fiy2JZ$U&vJ%!ORoiet&$h&;3)w$pfcX?b^9aJ$N?f
zgtK+~_s5r(OW9O>D0#35lvefi^z0%-{aN}B>1s)8?vs{1zVrC|@8a$^!lv##;9IwU
ze~gjZl>6`JGtQB!d3#l$lB=A}HQ@i5GiUm>X3sT9J2PX)nl)?EHU9HITCvc%osUDW
zcI)Clb^pa4bQ&ffv$4&;w?~<|@qp)!ttz`7s}&qtDlRG-%gxihfmdT~_(#6f>0MD1
zCQP{S``zyM=hkPg`F^kZecFSG6P4ZVCeEE(D^g%oz;mH_(^s1&BbO&!cbp~$N*W|M
ztb1(1y5m0wlY&y_z3<BuC+DqF7G1Do$BxXF+>3ge-%Q?Z%6s@V<bdt>;Lxuj2i{wp
ztF7DrzjGE#7C7QTL~!iR)Bh_<pGexCN@3))`01lp^DwveUkkHp{o!3)-*YcM4Ok~>
zyzxuh=|v~wjlM1OW>wf($DH>wZ{IQXmg%{z_WS;JY3kc(ovxqd<Qb^Q@X|NB;6di|
zq9<GbUwOvv8t3wa`@ig_ghT2vA0Amt`83#+*SO!@RA?J}Zs&~RwtkJ?)Hn9}(_JV3
zb3ay>`||t#nOp%eJ9_8GRZo=6@0~E`Y4^oRLP9~8Gw!_<;M@Hr%J$Kx*C%85Hcj_`
z8TLzHZO4R|{faAlXI=RD#?G97&#L?Ehpn#t*6Z@NX1&o7&HbHGfpf;=TK-)pUw?Ld
z@$_S#_JQ0T{Au6CC%T7jJ@ZCb&{Ar9*xjH9oOh;XOFcOE;zfV;{LSI2hWFTV*!aS(
zuDxfN9c}!;;7+mc*Eo6hJ9<j<nWwLOwQO#|o!C^>cW+kSiD2K<UBY(FJ;VP<?8+64
z4IN9E;w#tBKT;c?&R|=3n*C41>>BQA*DF|mNO~}TWB(I(-#A+;<IJ=JT;>H24wxRO
zz9-)IcuDt()O*687Meet+-MfEC*(@loik|{;tzNU{#+Nl-0yza_BM`&`|tHjWS(=L
zQgaBn`hRg#l#;*AN0+F&x_`TO%v>AbU;6IO&$!+KaXVez+^@@gXZ!Ky^9LtBI&QsP
zey{$5Ef2m6x2TlZu!ouSJ+|2XNUg>x{mCDeIj{fDE1MCnoy?_Z+$>k~;h-{8<AKWu
zI2YE2ZaoyCTqvVHcfyl)bGHxj^P4ujJL(edQOMYE{`qY&4wggPUB7lT+<$-ng@s@F
z9hVb7r~H+VU19N{@OWX`kH7!&7fId*_bx!hvSo8}`ue?nUdh$$%`MiG;t1GswU%vL
zLa`p}PD{~u@iW4|J$z%i`2K{1|4nyf#C(3VoJ*fl8}NVm_4p^7*?)1b`tj&-=B<s~
zg`J&i;(u5h->++3@}=rh^@qn#-_3uj6MyJX=lqHHwy@4UziY*oy$P4&MV>qh*i!0!
z^Twyo8Yj*s-hTG>{N1_>-<cvUJ{k)w{OK6$x$gdiuiei#7d`7gqON*caC-cDDUK=g
zik-Z)3OhajY%S8XJT1OC>zn_i{dI4<_x!n`7#b55^40u-x!_OjCAmTYyRteu<}mB<
z)z7+DtaCxkyz!%Hfz^lm6KaDSKOW$DAQP&~bMw2iU?qpe_C-HjmT2ZBDRF0LDoMrs
z@^E>y=kfLrk7i45%g<IgU)^MX@%8qg(9?HqZr8oCGRo;m-t)PVb%#z)wD%qMr=JU_
zKfNWO_|M`&#hqX0FNc=;p4gVw(6V*u<8`MtspQQ0TX5Q7&EeRiOIbIVe2H;cBKpqv
z*ZzX_<=hE7SBWumH%_eZWX$*6IBkdL%4IwFSLL%TYr8KlHu2ZJ%43i3U0=)pB*g6X
z!QXq!KPKH^N?DmzcH$e$0@J)CHC}VcZM-uc9hJ5V<A1;7vbI$k@7(6<v%6MgWq7t;
zRC=`hPgj6&lkxmLH?}=g`<SJZ#wl>TQ0;fkK6W;KIT^#?S66>lTrHflu4Qh@pZ}Z7
z?<EF>K9~Q$XEUqVlC=u1jsh$!7jIOH_v(gSiAe5QvT`H$p>uPMcZc+<Omi_b>zR6E
z(W0bI!!pOCOiW5*DJ!`zZ9BJTzx}zHcW>UDc{9@M!k=@`E1%t*TYcX4`yK1@cW3t8
z|Ge-1pFcUK-@@1&3(~xg8RgyCp;uX18LDTkC@gzf$9r{~RPwJxZ}+$Jw(JnwVZzaL
z^5r(h9iL8VYiG`RHF;`=Nmb`6J|?%FIuq1b96xL{d?xc|w)spor!K=~re>EPg=?-}
zwk`kuKPU5jy@x7eOSJX$`arvouD-lAWy+K@CdXnLe9xb@x|a6Cb5`nS2A3zZr&RmY
z#l_v*yV$*d-fZvVtgNivt5&amtTL5Vc%tHsDQnX>n-Vxbd@g)^EH^qhxR~P`+Xvws
zHJ{m2o-Jow|Mb%O<Bva9*vR!msPk$CHSO=L4U)=QneG%_I2ZIW^zfa>+4fOE@;*OL
zPjpVXdB^`{`H{jo-@j-2vUIK5n*HO?(d7&pcb3VTzP@IZ{Ypf#<WA<--0&L9e(@%4
zme6f)ts6GKuM67!W)C;RYwfTPzviE6;ql~n@BedkhRwNo&*PkSt(o*J!mgh0bNpPk
z1B%n{9tgZXUDF|E>iPJJNv-*NZlxSQ-jaW*R_}-I>V1E^qWNB_OLcF|tNf|Af1c;T
z`h(n0Y99E8{+-^j=jlBA$y@&U<Sh96LF6MdLuf3&&6K78KbrW=`Dbay7yh8>@8yQN
z8$FZils<74w7nL7bLL;B(j~^%GjDT6KhjA5FA!QA?Xr&fo!G>VRp(d*CQ5IRG@hTV
zZuMPYB6sN5mrKt6PGJ7FJL&P3Ql+A0tJKb&SIOD)_R5l6zeBeyL{!8&PQ1NwW=d*a
zrCk_LM!W9emX4mI(>_GK{1*D+mWoT;-wlO(@(u*8(J+>MU2l75?scUHf|FY01TByD
zx^K9tEE}`C`{X;pKTKhBqMAenw~0<PTs3RO=lzqd%gY&`CnV2wJy7rRgd?<f=im3-
ze}pxT9qaGT%xT}SQiY{Yt#(z`vn`w0su<;SPcfK1Ke%Oz?W2!BvX9L;-ebtV%zN!D
zgG49xHNU2udGzn^Z~a?ym{+b{YrA>Vrcd6<K360z+n4^mu`zjfa`yeDmyU4Unc6qY
zG5O=;*#R0Q5oRBgm0xniFrG0x7L(ZHseXw;W^UTe-6#Ef46PaSFGc)WAvkfh(!>*y
zvz6)?R%EFsxVX9=O~07&<@>Q2ThgMGE~zlPx!m);ZYCSN-0v*&A<gb^=JyOGZ*P5-
z{k~^jgpS!UiOFF+Cdamz9g9isv6N0Y(jmB7s8%)L>gl;VtCWxRN?$)J@p+A5TKx6v
z@xuT6Wh{$Q1z7x99Rq||4thqYT3p?-(qjAKZ-^w^fBf-HmMQyYuU>ugyx-DoMa-<Z
zw~CHz4P^cC=<4&x_=^F$&mY&@D15ZCzW?>e$NIJ6_6)bg%Af6cG5?E)x{pe5bm+<U
z{yWYZ`y2M2|NqtPszv{C>8`_PW`47Hf3I5F`*|JLDjutMCVmpd(YNXzf3&z?|K0SJ
zRx^*qw<mk#Y}cf}ndamYmB`w+f43_?le*>p7M9=4+UD2FokI1Gv0Z*27#euB#h^gk
zEaU!Z-vjqpqmOCNx^#5ujRSu_-dLq)`TK|3$0fh3SsFU#^nCqc;S>73<hMTSJFh7_
z%fB$FCAl{D-Qbz&si&=??(!sOjr-}sRkwIw@Wf2N^vq(-kHTfE@|LfPZHQT`(A6+E
zbStmfyQ*y+Z{GcS%XR0qoNQ<*drs!c7`5hphOW?3_RzO|U+4495%)2QZLGcXum9ja
zx8uA2iYK^E`yLa2JDIgT)lx26Z%@l!wK#!^D>~-9Fse2xT-VVfK2h5B3G12(CGVE;
zBowDLlo%c}DSv!ZnWHJ?s9KAuj=Wf>%QVU4drbR|E_?jt$hofkCp#6C%yWGtSIfNM
znZlrYY=-NNElaiDxEi&ngkIRVXT^#aJD;!~oAEGWp-SkPmoojw=buj5qN^m{e)ysK
z<#lIzWjA&`^F200@_@{n)?0kqM`UJP`Zs&gqDAe({-;izDmxbUVkJ}8iY!kRA<dHp
z-_)BGcI;?Pe!F_r_Qc-(_nDvV+E{jA+03O@;b()d<~(1v+%T=BV@*l^CE*R4sVDEq
zu{iSHxD<Uc<BM9Tuh~aS*&jAiz4xAmJiB_ss--=_K4shCYfG39T#fpZe(9U_m220|
z^|&oAPpnOgTK#I?f!2up{?2uG8zcB<Uw3(87+NbH5fc!gaKmSU+dT!PO*@0n*}%$H
za1ndyVq$TrN%kud#uxQpI^Wd&`ne~hN_OKdDZAQViQjgg5UY%|tLI}__@}1oUGCwq
z{JS6BA8l;gk-t6m`-1z4$4y@SzPwz1VbN7Dwz(EP-|k+DTw~@xeJ=aO-0QXxpI)}F
z`SGZDo_y_0hAlU@aqpgAXV)Gtdok?xmh3HOi<Rru&-ea`{rmZ#`rMNZ3)Ka?FLVA#
zTg)~|T0QBsxNqrsdFFpTrh)%wM_)56<xwhPxyECAkSTPp_Vu~Di~{YCvi%8XTJefW
z@F%y~g}Tz9&mULKvXb2Cx<e?+)Z|Fx`NLt?e;$&|Xtw<}d&5n+&Xbq&SG`j9e5`kP
z+5{<<nn{n}{b%qAy()e;BE%&q{_^QY@sO_{m!!r&zwzI6)vOir-^<^;He-0rT-+F4
zSF5D#9J*h0qL1p4SAkczyQsvwd^?tQNF+J=67vR0P0mBBtd8e?p46ekD#Xd4&cM8J
z-;vibv!5z$y7=#W=CPeIE_{ciR>k+OZctYG+%Wr6%=FlWcB{QMGF>VLt$%*@>hPTo
z`5tx-vlBI5#<|N@yqf=?JNf28TcbdB9{*sYZ1GFek7hYv{^WLYi%q<~ZRL%U)qgi_
ziIn7OJ?9~}d(}6E+RpV%Ycze;Zly(Dm-!jts1Q2GGtE;&#A@-9B`R09E6>brER5_q
zYoB?4-`^QeSnuvCogEPux6l5Yvx;MUsO<d1J2=}9pO;9^J9zJpP|o^Q6Jxd=U#22A
zuOcXVwps9};?TX;$N!<Gn{8IB_eGw#{{Cjx_ucbqwrzX4MYon;_SB#7<%X{}YHqsk
zI{hYtUy;ml(bmeZ$Ang{&eCw$biQ@}Vo;jl`mv|{{#&LE?_KxbU-5>&Awc5@YyX}l
z>-}^l`p>KBc(wJKS=r%JPxsjVOq*8oZDP!i8`{0U-rJ@4-}?T-^XaOoHP)YV?W&&{
z?)(2v`sdHR=bvn>ecmhUr8lR4?vmP&ppSF(?|f=u*d!$_@4ZaAY?E%p!2~|D#meEo
zl9K1Fj8rXdeCxWTca_?ykNHKM2H{St1){CEavJK)-#mE~vPm<Z`_BD&PxKnTEZjK1
zWSQA{lgrB@L$==HwB?L{U>A`;HD}}bEgc>bJJ_NZW!v%2G(UUv_w`E;=Gri<2)Nq2
za+`>9ZRyG*tx@aKR=s+DKvHQE|C^q<d+cOp=qP1RcGY?COoV?zQjY1o&WMNWkLH{e
zil|@oa<+!Bw@XTeiqKD20hY5`3DO6Zf=(%=ChqI_W5Ut2eA@wwsFsdBY&O2Z$?r>!
zY;5zWo<3ztPVbqf>5b1f+_XI_$SimA{Q3L4mn>Pbb9QLzG`o1#J|ErtrZqo4+<JF+
z_k1>%8|JmeYm{9*`(2d6J5DS$slOZ2=CtsL-M+Jl@eG%_xVZSr?JQ6V2Alt(lZ*|c
z4y~!T3DD2mBk-^J&(DT^pWgOtXNdUok!RZ3%~zjv|NgT1_sZ3eck|z8e(=L^`^!$@
z_g8%G$=|R0!1q-Ce9G=d=NEhbC;DD%ciQ$Ua8t*mKQ>eD3y9}k&W!ex`7XZq-DOd$
zKR+d_d`|k_N{gOdv*E+paOtV9nQnZZ6aVu3`%16+pHJ#bUaaWk+VG;eyuz-k)Jp!A
z&lU|nZKc~x#}hXfA5*uz#n|5Ak$=5}?Si+<tJfVXUmad$6%yK>blPd_6c;v!z*C>h
zA`U7~{}JbHA!&X4zv_1z{vAiBKJluxnYeVm%PYT6KW1sSZ|!=fUitizTKJ@+TSHUk
zo6Hvzv}7|l@P6auP5g@$XD?CxegD8Qb&neNU!VToR$H6DC;6&X=-kDt_!-(0lb60+
zBRy&RN`^S~z0ZsNa=h41{Jk+{(Hu=3oi+Rn?2ZC#hmOsNeS80iCu}Xi#-;1Z4lc7S
zJ-~J#oUz#TNp5JZstn)t*2BJ=SGqj$3!OXf%buf}Ru2n)ygWHsJwH4yu8!l|lkdl;
z9eKrYg&}*x(%v{(lZ*@AGrbC0ofaN{^zp}>Y47YsxXxz0G-L2PVR2Mqb8m;t>Q&VV
zym_~hryePdc>0AoAxeNH^Xi^Gd-ha*tgyMhtMqHfiKb`KkxdE}%oc@*S~z7_ty<N0
zblS65&9=u|BNUT3KR7x%9xOJ$Q{Y_L7kge;N5^K_wr$^hLS;M7szmYFh_g7lIsbfk
zxcxfQ#ZF;$zg272*l^A^-7IV-yzEr(QkjaiJ9hk-8uGYotET#P>Ew5!6DNm$by#C{
zPq6y)k0_V8@T=<HUS8LB6c;2#M&3O4vEq+QsBBZ{V(SFgIZqE9Ul{P><)lfIA}!^1
zL%IUs>dHp$yjpN{XlVF_TYg;Ye?0TPHs!WJ(CkNgH_ftLVy5=X*Dr|M`{Up4Wm6ZX
z`OZ~xcJIA@(B9hn{-4*qO<I@TVztumf1dKL@|!+m#kXJgm%RP|w|aAWeaV}fvrA7;
z|M0eF`--UDZP(u3+Pp7`wcCE)%WK~m6W*OZ|LNxC{!<UHOX<GbDr{SJyIXGe+oN5q
z#Xlb`+|BXy`Q-2b58ao}J@@s0?fNJ2c<WVNL8e_v&F8geWxufCmR|g7{i?64`Z`1s
zAJ;xlJk4d>ChC?aKJl@++H3{h_{7Iu?H6yj|1d}>TNHEonS;wWmOPes!B<=JK2{$n
zR4S_d^s&Q(<Ai_uw|5py(&@8b&Rf51;ho^7kih584=MyXLrf>0-4yIKyT2jXbxG-^
zilEy$Jo1dnE-4dMonsT27-u5CS)O4{xsy{<$nUn88SGocC&mh;Zkpp?t~cwT&6@e1
z+M&L6@-p3`3-*=#m2F#Fve_i{cUZ(n^=wYd=fRuAzs<U%q2m2gq5nC%yNQ(S%2mme
z#cD-Z4$4L6I-nL9_C??JKk3^3%(wno!=k>UI{%aSwn|@X=6L?EcGkO^AO6x?|DyHS
zzBV4szgIuG+RrkA;oQtmYrfgPYWbBb_wT8u(f6avGw;{3ud8^U&D-kaqrcnl-mlla
z3{SRa`F>ZdzO?T4w=;FuZpFSSe)!%Z@y%PV4S7e6)ZSk9=86(8yn4np>c+B{DSsmS
z?GH?z9<RWVySrp*@%=`f`QIg_wZa-YWG_!VZv6dedgYHplUW3J@yR$HkE@N?zGcq)
zw7vYRzW$Eg`y%__miYYF{6TkShTYz>JnQZEkaba<4(Dt69(7DKFW>k7N^N+W)q15*
z(r<iz^hLaX=(?&ZWmZ{!g12Jqge`A!*O=!`HVRNGvfnU&HqV?B92HE`D*Hrd^qy^#
z=rGm%uXVR>@~>*Sh&MbJg-?5J{3j94_&(Xz@l*qM=vT$-&x#*7hU%WZQXW*lpFNMU
zuA8^6{Gikhc~&3hb75D%uFI|8e!hRhzT;0L;`>iGeh&F+ELh25z0k5pw|1*^7{@N%
zhn`AG_Q$1;PiL5)sQxg%Ni>ivX13yi=ym;)2NKHfSuwp0DV^K#rbRSVELoW8SF(3^
zDO1&|S4!e9>Um!*TjlMVqG2GLtvBxjgQLr;2JeusjOo|@>0PU+kuqDH6kndF7j#uq
z^4!yZd1uU%Hm9*MP2XAgHzYJ(WFq5%=Lh^lO2aN~``qw5w6y2;f0;Ka?>64hnI50i
zd)zz7W=in!4aQ}c{ze~2dGqAm-;JW>?}Dys$Ltnbv+|GgjhrQ-5wAP%C#oNR|MXmZ
z`t{>;*WGt2xAQAJUK;SJa7&B)B=!!J(xCtN<DdGQ>uz3RUA^z;r-sn`5&aMQY^#fZ
zT%D-)$lXln*>hLf?w7NZ;`Y5hf9}#weLLOkQ{o#x^oGBvei6_oX&bm*+F*wH|Dwg9
zq|q4^$(noXQuh4j7xrI{R24pLZvW@DX4x!ISO4V^{)W5$_VaJ8@~VA&t#H$?+v_9t
z-|@4!U$*?8Oj+rIzx_6H4R3$(r)|G{F8Sa7dFe0b^ha7fPiE-){pQTS{lA*u)z)3+
znZhfoeIsCF)3vwOmzMrdVEgw)gioUGX}U05{_Ma%1v1TF_up;c?dv~tAy3a!wb^Bf
zcA4A%TFG1Y*?Gh!)~)*0y2?*{qU{E?%h!{b&#aE!U!Hh&`{s|VW<TcmG|W9IfACk{
znZs=F<h`;!ONPxk(VBWAr~Bc$`=aa4uUNHj;+=rd=ba}QBOX3-Tchy7G%Ua)L?Wu=
z?6V)H*MgHQ3yjSs%zqG=Ait&~xWja^e4l8m(C=R^F5j5-4zb;NUtVk5pv}5$ReaZp
zxQLHSX1`v}Q^DvF!<@ZQ$y2F2rMG(CEZxtJNz$RcmJgo<tvT?SF-+peB%PT~tA6!q
zpN(%4ZB0x1>%g=<e#1>?<BiwjjJ~d)dHa86g#FC@$?^TO?|w|LjSVf`*CEqqd;fcK
zY1_|tdwhJds@7YxtM71kf0O-Ft6<eCwQs@CkL})Gt+CDN{OJSd%`Pox`5>t<PhQfF
z`3Ul;QGfbpqfgRSty$M}*F=4;{eA7Nb()CeHWBHt@PM7WnilcR&A7aB<NWe9>-y~F
zH%wj=`$=~CzJELOZl^y_`@K4Df8ST_X`9ZL-PP1Nm9sG*cxU5R?P(j&mfh9JxN4QW
zyX45js>{vN(OV`ycW*phXXzPg{L8Q7#MJ|-t8P^rzpv(BBXG$-w0N8Rhm>RK4JZQv
zA1iGB_e);y4n6oN_t=*F&1YNIZv1a1+nssYaPEAgGqo@0uZjGl`?t@cFXjk;Ls;(i
zg`u}|XXS=RTxmNrZ*R0wNcV@Qw<NZ2t#Llj&nx({P51m4zH8B`24>Pv!aZ}lHr!Ot
zPcl|6D|@~EKF{y@O=oY-=>NK8pTv*l;`V0paSR{-tO&TO?)s#AiR<d^w-QiW^#9yD
zzCBoWBIz4jTkhM9DwnJOAKvljEo;;iM}?bQHU2%9^X@gCdN#YNj%Cf^UkPv8zpBmT
zpR;Dw<w>`$B%UsR+xhim1jC%gtNe4?{_b!88h(>In(b}>gQHu|cIr1i{fHI}7Q&y{
z^wW4wg?7xhnA_Gbc#dz^=bzW)I*va+$*YeMX7j3iESWc|*7Z5w6wKH@wS7xzz$<}i
zOvW9?UpLEEeA&2c*)_TT=j=V=4yay&@cx_^ymgED1DXrKayRc(Frua$Na=F^zf2qh
zx|=~dKHInBvSi}^t?Uob_0&c9OmQy{eB$A{i~C9L+mAW6CAufpXkFVc^g@5twr?3W
za{i|ULhs&6zOhImxsT-+<K||CisWoiv1Vvc_veS-)vH$zGjw%#zu*66)9F>)zs&%-
z0-n}$D%DOYS06vQJMzJUwYJmbC02_Z3%{Hiw4nWZ?%RVEHuLV>Si&Qad?xR}%mWV(
zFf0(>z!Sl<hwqOjM^pZ#T<fwoH`Z<4x^+48apv8Ow;2l)1V2a>cnh%1&pY))Mx6OM
zLp^JhN`pkQ9=jjYHCD%hS7{R7%8M?(IJ#<=en5Cgh{>Z}uh&K2K2x!dp^WiVvqDGC
zyN`d?C-rEGP23#vl_kO8g6N9Fam$Sx(;L*A6jt2ydVG7)^_#~6Vq@>h?hszEXwf72
z262aNLZG3z*~aPT{6oK{JYab9bvN$@rXNxjnj&1baX~?!B8zJ~J6x0|{%uISp}(oN
zF}IN`p|8W{-n!V`*6a3sI(2GV&qayNvI2~soEBcV@8#un@BEdrJ39(*U%PT8hItOh
z7q+ZMeU~SJp?gg)|GpscS^Q4V;s6bkrAwAPIh&K*<+fOS<*R@1cI@YBKm0i88h_|j
z;|5blftcBA*KgXiiE(4Z8?A<GYop`K|9-t*KY#6BND=`xNB>03R0uvF=v2<V<<_m_
zpNyA06P&cC$>*lLdfCVqy?rbD6h6V5%rDlj>d$+-@lU;j%PpqoO#Z81U6R=@xIp>C
z-c`r8Klx!Z`vGH8&rXIJtUXM8OjgOw!FL<?HfT4V?=d{S<mNWt+}yY22i_jwbnt)E
zyOraH<PMe@nLR&`9_!0DHWaXsvd}4QHGGzu+#{8&Bz?P5L!?UfH`~wH)YPXfIk}53
zzSwx+>;YA!PkE;z_7x^urY9f&wEx7FmBF7EU3{_i08{8(h7hLhOov^c7ztJ~Nc+rV
zI@9O2ING~L!lCW;na}^Flh1tIoPK`Z(pBe~_OqBV<TLp*%ui%x5$->3Z+6VartHm)
zcW1wpi+(UG5Z$03_J=`(jW6ix?CWbHjTi5%n>5oTGf41*$cN~J9jm^bzOrr2nw;me
zX3g?%5InFhLUFn9hW=IeSoWm$WX@0g9M5>T@!`jcnxt)pzB3FKHm~}pc`+{Z^4{&`
z#jnqwu4-`55xZ@7F<eJ1`*KV*DD)v2`lq2$n4GoK!#Kx1KPIv^E?oQYU+=B3CzXPc
z3QC8~zVDc1!Pt>^@ZW3&rDT^U>a%yAXTP&EN<nF}>y!IRpTY%i+WX#q?xONI<qXeX
zdmW|X$@Au`DDA)7v9RorpVB?e_F6u{iRuldH%_jYs`P1MM~te{%twm$7A{Xh1b3!n
z_bZ2+Suwk~aLsZ0%4A@wumApTgw8gR7dlGES7k|FkgKS8bfk0d<jvBzw&iNSzP|qa
z;d2)I;$7mpk3WuQzTI(xaa9!88;(1nQBl9@^o(b37syX=oy!}&=<~(J?&r;q^&DV(
zS})w|w!H1|!}_J$jE|MD{A1(zFulOy&!1@$=l=@{tNZ1IM@IfMC=e+~4h+25D`}K-
zOd`38F?H3i9foO423j0V|CjyxrS@&_4%c<Y=ll7muS{&X=+N2`vvd_di{l2Rt+|<*
zFW-Hv_#^dT&aGRwntKh^SsXtUwypcTQBwTB$i(BJrD=(Y4_D2aHEZ4h*8}ex9Jg-W
z8r-nZvhQ<UPMTNPGQYXA#Ji8m9q)Sbxgnl8pYf+s(WF)XM78JL=bJNs>1vCD1%}T)
zC~(AiUth3m*Dv!M=jU6@R`^m4FUHRQ7gsy|q)9;by?};CoL=RjKKC5<hGSFL$H!hv
zxqZ*QeC_}E<Ws*=L)XNHcz*r9Rr34wRnCmoayw<;R&QOH=iJlv^L50RXIziA7H+fO
zV9c7k=IM#;>-E*cE(<JrS(zdJiOc!Os>e0I=Rei8JGU)1dh_Fnw=bsc4!g2uZSv3M
z_cx~;(=u7t!sYbEY7IBTYVkG6Uk`o#db{-Y?itr)xmWz#H|^7RZ3aJC{a}CDg@@;z
zDZQ^`B=JMjfIWI+T2?pzgZ9%~59B;peD+3qdCt;>vm2cjNPjSXpewkO_eZl?h4me_
zEqRIm>ks?A@Gnr=z`w2QLYlh^-@#)S?;i})p4EJo$&yin(T-)-k=FVJGR$At-`%>!
ze6qDy%pv5fa6-RH<2J5@I1{PAm(E7%ty{IqN~pr>BIrJiQfafC9S))LJne^9Ha^qu
zF?^qN-@x@_#h;`%IZyvvISSaY*lbb#F4*ak*YBdVoWXtNtGmZ$+-*|u@Ljl@^#<dN
z?!5~uHYN0Evdm*<YjIkr?Cs@s@7%R}Q!{rfNcH~n4t;;%p27M*`aGr^|LfMxt*nc2
zQJQG<fbBtiYisLaw?3JjM!}$!R*?sOUd;F+7+T9xk#}cDVRfI3<))M7j)Il$q2;_y
z32~=ZJw3pFYzFUv(gPP$Q&Vf*`{nj7m|56&blT-A?%9DGeV1+9oPOR;R)Q(y`O~Me
z^RJZiepq3+Oz5{|VV~hLld}@SHmq~nZ0*-CUAO1!wdm-TujDtRzFU^KU#1eCfcn+B
zMN9t7RIpyI_r5kH{9MgP0Z*Ixo9=5z{fl#5Y?i*aWW|!a<%LgQhfn+X>xKX9E%#qv
zs*|xQ>k!$NEi>)ThBdR;`TtJO+aAr{_w)5UrVnW)X8A1hH4iK(t}49L{G0Q@>hQCd
zrg11tQkOBy>v;3GeeOx^92@_<uhU=eOyB-;R=C6}`)U7s{)OC^GG4y#>_qeTYPS3@
z4?QXm|8(HrdbOr^;mnrY3O7#H&1Xn%V0T@zd)2h-{eerw%bb2l-`I53o>7e9ygJig
zB_XD7$HIhPGOS^V%U$<nQin)FF2^tC`;6yTyt*~TZ0*Lzw{{1fA8=Z*ch$L!W$&9e
zPTt1eed1!?$NG@1x7OMp>8-Ri@C_ADeXZY`A8Hz@@oRC%ADIdPZ3UGhUHKlO?_Hu2
z)yu!JKHKfC9$I_eG?Jy}{jG0oRgAKe`yOhC{ynr;ubT1p?&KdKq0zH)C-t9|suH&d
z3!QA6a!+{T?t;|)vA^F%BrdW2uyEBs?aWvX?Q1nGTUh%FZvP7ooxa=bH{<KjtrPdQ
zbbMjo7J7C2-QvR9w|%0s<3g_<^?duCecI|*OoA^v*Sc(ykzTInXB8g5>eckT*?u=R
zJ)gVr`o)sa-kqhg8<Z~BZ<rj`&JeoFYPah1%}aB(FbJ_6tiE|oeZPUj;z^3<0)95?
z)Sfp!c7}nEkuCR)#O1`Eml{gyt6w=Ns3{rmE`9y&&4-7FXP>x~e7x_iRQJ)cj^mGC
zH!J**$w_l8EiJ8o!^&}C@0Kkk>z}-R^zn!K&R?D@R!Jq-an|(gJ=nvn=e?%iZLxZC
z{)DXuDjfx`q;pCnTeUkal-;PMp>#<-Rp;ZRNt5`4zgvQ)*iB7Mk0+k)-6}TmsM4n*
zPtTL;FOOyPNQ!W^c76K%dB3D((UYQNA49Vh76R29&oTUyWN~z3*4Tc2;Q>FTMXP?5
zYKY8|?mwQs?DRH+V_(E3-VH6S7JS)swl6|SX@2|RhmxLL`Br(X-&pwcG&O&on0q|f
zbJxAlQ0IjgF7?S;@0)J$gRlMYcd6v01Ai}Od|6yzu_y3lPu`!ku1_>VWqG!UPR!q6
ze$KpEVTD)T>~~h)uhJ7VM6za2pT7M?n{-~pt9AD$hm;C5bktl}8@+w`rP%!^r%avt
zwex6_dSZTnwo8iN_Po1s8v6S84Mn(0J@#yqE}XMB_E>oSo3r1%AG9iP?90lGpD7^N
z>9)A~*yE4P8_chNJ#c)kRcV#&WXs)#%cgh8EMHaIAhBV=f&~wDO6ToRd@J5mvcB<j
z-V0%_R;#B^pX%;=*d~1{_}fLP--;W}FZj7!V|c&fmG<mOj!*7=R&EU6UH<;x<tNv-
zZP`+?Vb!<bt502BUFU~{g=t;0&ny*SIq$mo;^&aBCuhx?72Pm@`M21hpil49%KjUK
zF(`_4zis-vXlmvh@nr8vT@4)_o2AQ^sZCCp_@Lzb_njq&yi|lL)r2~ASblY!Sn05A
zQ$u;u`QH~VUAj~o^w&*GOY7Y6b3#9@uc@bYPyAAOK}Yvz45I5W@4s1-%=EmU54fvL
zh0M$L7PxEHuUE?TNxQk`s!rYZrf;_0FG`P;eUZC0bzXbfMECZ6ar$9z$^zy4_LcH8
zu80XdyPUtq_w6sMU-K@^T~}SQXvK~R{O@BN?hEg}{JrI!j6spY=lM}*+EPP#_MXk#
z{^6+Vp8w0A)is$tyRdQhsk-ZY3~L^I{F!{;iGyw4#mRlvTXU7Vo-`f!H#sHi<5a6P
zi*9Z+%c#{eOZ)1dGv~F;gMQDmeusZ$*LCpj&}aO`Se~G5*6?@lZ#}aa`#Gd1yi-(4
z-_iNv<+r`MAB?UwC8%AC|KTPmIg7)l`$XT3lSl4um?>ksvFU)cN&Kc-88fvK!-8qi
zWfMAd4*xT=7qu?j#Qh;%&@w!9e#Wx%Ju6-vRw@!ISle;uVN%QWgvZM2J09PZv)0_C
z{z21BZkw`M+s^r~UzOkZ@lf%=#v58jYYXP>xbeA8xnO&?IlK0zH=0WP%;ILk^L?HL
z<lOnbNaUk(q0iSv6FOwr|1iJ)y-PwvbmH^|<2&2dHca1eQ>C5pe$vsIhDt_9Iu+8H
zmUo}<)09)@PxfBCUsox2!}UiAZ(d&(-Qnxv=iBxAKI<8giFxm28qc1vyfU}@$j)7?
zzi-KP&E4^<Rr-JE0dqaKsHfk)3Y9(j$+7+XOV8ST!EGs-6B^&;+lX+bhH@EC;P{nl
z%9hWl_?-RY)>Ze~ZBH%^`P%vE(<jMeGh}D+EZFw#PKAwK^O9Y4Q>RX?-kJJ)hwI_T
zAAj^baj&bZyMATgCP9{i=1P-JSp101%zT-cz{(f8SJ=VDt63qVM9%d|i21a246CB1
z8BH?}zSV80784x&d8_rZiw8_sRc-z(P;o_Kavs}v<&PCLZoa-}&-WT8zG1D=FR(QW
z_-*mw-j2e@yO!i-^qe$5b|)q{cr(Z9bJKQx%HTip_~ZA6^+9{RdkhyhwyydmQm}iK
zTS)1mReqhvAHR21n%LiCxO<uP^kXw@H`-}VXLSsiU$%S||B6@1o$Lmta{c?`0s}Yd
zNcCPzuV!&HVBO&zs_r+(Vq@&CS`&8@sl5U}&eeYKVK}tvmw9NdWJFd^=9BmdC3Af}
zFW=n@a%pbv+tzh4x2~_UVy*t$7jX6Xsne(JPdvF<@Otg`ZAQobsET!;W&hW6R$<nH
zRsVJL_5X8K9RFJH=G|9#X^E%nu^A^1i0fsiwY>hl{y<IgnO;!;@boQDzA4kDy%X(p
zxmW)DdDwv!uY6Zo?On7eX`<mWot=Ak-&0GhjemC_Zm~H-`Sokp^m^PDFP^jOZpW=#
zw?5ysdslkTaDT6hQals)ou8GKsrKqgr!8#RCEonjShebMW8|?JjVphjXgxVuU3|r>
z-W!rK>8eNiH*MNvcWlP>#~*(ze^>i4Ej2aO@`F~`5(!2DzV`WSa?EX0r%pAUx%0Bj
z!T^m(kJA~?#CqNOi&R&KF{(e)m?!(_-!fDE@_4Cx1^?w|EuC+A!zl8|<B!sl!X=WO
zZs^;3r7@;%p7_J&#M8#VO3x4@2lgSqmg!|&-PiDM`K^MRn<7^;-gvquPV#6|>*eX6
z9<5J*b>;E>3%|crcxs1-OunvlWMla|&5pB&ESBVK5Va4xR&YM=^4F`Y(_Yql*<Jqq
zttv8p-yh|*|MrQA%-dhlmKPD{yF%f}$M0`-kKf<jzvW%XiMG_MHs8CyPmMWz?#8C@
z-!X~L*XjQMQvFWy)1rUXPt<?Ce{Fwp|JzSZ`)tejKHln`bzEYV%027j+uRv!8`?v+
z3cY?ibKRff?3_PqCa?N-{Mg;L-7`NYsQ>yJboJk=swJ!5wdgJlos@e2abwv5hfrIw
z*{nv=(zm@oh_BJO>>tWsD(qD}OJdEc_Jq|2F-up~-c9B#P%L08Sg=ZN>8jm{%um1X
z(rNU4Sh;4wgp-HAh`m|z_Q=OKF3ub5?i$|dw3RoW-1pFJ`>*Q`;-R(?q2HPN4(}_|
z?fm=Z;jzhEy?P^@zp^*{ZaBEA%B1Yk+kiFSvy7x0_N}sF_&sYIvtGe#wPe;cE^Tb*
z7N`14opTn^_Tmk>dO7rK!kQPw)u-zGj&_My@3wPK(!RN8ZppfTI!dkw79WrgEsYPA
zZS&2!p?LO2ec#tzZ@a$M++CC-$e40whT-kY6PmtE2X)`_Pkx)M?yq-1>Pb_mi8;IY
z%2zHq32zGDNLTNw-Y5N`$8g!ro*4leTV$$}Jw<Hiyq$O5-f3Y#_g<Mp4?pZZVC<kF
z*MC2^C-d>K8=}>Yz22K|PS2a)`FHPZqiJqgSt>$1nWfjPWmQYOzb2hA^+v<%nGvaG
z!l`+`v(_Y4SevDCCiKsmHOqeK&1Yh3R*4_JcJ24xj+idqwEE7_r0<?L)#QKg+S4Bz
z$^5-SK>E)e-Whg@hg$edQbj&=u3EO&^ZC=KUk}%<;6KQA{Pv1hXOGQjo;<6yaa(9;
z=>C%haz;r#mbW=`jvgphDr)WEIljz%U;9}ZD=TmDnG(IBSCVhcKKa(<3hSM%+qQkv
zUn$+u5fTz&)3*0yOGBoTQIw0)jq5u**o5EAnQ2p5ba0kw_B?jIgXi2dL?;?=ynb2t
z2LImdwDa@!dbUL`UAnaW$m5UKH*S{Oclcb_4zbny&L3KK>911i=IRFRJO6_>B;Cm0
z@c!quRZ(J{E|>OB7ZN!?&-Qm{=wI$KF<0S57hf2xnYEYsLr2FSHy1y_iP;-w#_VR&
z@0T`Tcl7zTJ$wF?B%}-O)O`5;;illY<6Io?lh-#3z42*Nb4t(<`K3HTy!+_6+?W4C
zx8B>JV{dQ&cJFlwV~^1PjkW#rrp?+qC2{t*9r~(DpGv1K>nuH+8hWQ`@B6uPblSR3
zoV;Q3AiYW9hsot*v%8m^Z}#aAUH5X+qD70|Z~p=rwg6}Mbm5Go12zwOWHmA-yT_*X
zWQv~+XjqiX{jxl%Kg~M&=g%m+9kq>2IlH~9cfGmQ__nPiVYZwr!<k*Ly{}DG7d;U$
zqw;l4*qJ!y1HYDr?)jj-`~2Io*B<W|#yTe6a((~$mul$B-KV|QD{osZo_p{AW1F>i
z1y;w4ukQT(YlZ*TwAja<Kbg<J(^R+LR{wYLXT6z!R+?US`1kX`{?M<{-~Tu!lnY8u
zx|Fwcw##gZC)_vQbj2~Oidwtse%A>F!JQs1Zi&q|d|B40^d0v57W?qmibKaDzKKpe
zx9-lRj|VJ5W9M$U`|F9H%aM)~b3Oargl8GQ`Cb|7yUx#8OnQa=k*_~rPqAB{x9mJi
z=l$EV!Qnf4rUy54u9`Jx?q<8Kxq3S;`5jH_-M@a(L1WX~mj0>I3!*}2ujbjPZx&{*
zH!*h6s^SexuladoR?puhl$CWlOm!9a!d1nM^_L@Jc1TosuU*R;k(exX!QbVZ(8RqP
zBK3BwaON@8hh3c=`jtEMui0rsnU3D8f3;Wc|97Kj+25dB^VY4p98wy2sXD29<3-gC
zL59a-`f4BkPSS6&T2OLff#b5JwNs~0|1V=59p=37Li6nGo&!e~En2iG#W*MVOy-RT
zFZ^S8clIpZ$uLLp_snB6rf*ys7z`Q?UG|ap_%)_C-E(j5mEWMJumAqf#l`OC8*Xz?
zgslbe?B{Afyq;mbMDo6a(<FBv{po3PP@=f&b-iy~+`WIGHMEnr{MvZw(k1stAAhvp
zXn3^HQDD!!WwV(SZtbi6{V_bQGBq{mzIjr5EdOka!bkZ+&#$Mp@RXlD$Jg{=zGm{S
zLrd3u^@^J}efswT9kJcY98Id3eT&Vv9gF?GYSpU5h(Ohi>r4yQbWB<DaT?=-B}<;1
zUh-v&f3Kl)<6_qo`8#huD{xGcNS+sbb@Il8-=<BNF|n>#fMuom+l%Km{A#+=TeLvb
zU|;U-ZK>B|ihcj`-j)zP*yU_5ZJrl1{mIN96Fr_d<*eLfC1|ND!)HJF&ce@LKSfqQ
zcy?xzs`t9X%Wl*LMnvqW@3KF7fAPf^*?LnyW+k6l`!eqMvl%9tL4h`M^(@t~`>$-v
zy&XKcUwX&6RK*@It9kPi_Xiwtd2*z{;!jf0Z|h#e{RdY4ygqH(G`o3GRwpmY|Ngg|
zcgN}-J1X*AU0nm?;^M+LB(<!%*X#Y3r|H4GC%wIf+mkPQvR}P&C8kq!UDP2>hdm1x
zEZBGd)~#C~BQ`!g=%G?nS5%dH$?&Q$UwgWX(!`}Vi~=Xdl)v$+`+Lx~w)D!1!23(L
zNm`fXgg=N}(A*It!q*;udg=Q;d-lBB81Yy9OwUYJlaxQHf6ZiB4jLt&u|2T##+&J%
z8A85RU00cXVyc&W@|onbTRdm)o%qAXWBWOYVzshm-nkkgR>nVz5kt!rbv!)#65JVo
zJla__t!_t`s<GCKZRLi|`Y%+A=SN)0;d663!;o=*Gw;cxO<K>^<(B>a`9J22_<5aW
z_dUO<Kbo$umw0f?r?hQZr_An3@7Wk$H}AIpX1(2I3r??l`RwjCneeO^CJ%fCJ^$pL
zJ?vLxD<9rv#oQU;(fB%BJ?G}4c@f5M*KZIOx$IX|ZYN=zF{5C{1MTnS>gIeKgr{!4
zDCZ$ob1Nn5#fxU$wIThh>hzUX->Eyu#eA~%Syb;*_HR4Hmq%Wgt+tzGJuj_r>FK=V
z$IR^y__g?V=<9mwtYGMJS+aN4x|5gI@s~ZS%JNB543jx|tV-(mulFqP#3!D+5pl-S
z;(W58=8<VEyE~Q@_UdmG-YqO_S$uZ;tM;!=p5oE<>c{Q2am@B*IC$>Jy~BUwxu=MU
ziQTi!xv?SQneVJeOn1z8FYn*UaQWGTc?uls{9`3p4hkQev3<kKi1bT644YI78^7OA
zPXD1kWux|NW2JKwUo*I*lyv=Iyx}m<@L6Dv!bgz>oeWA!%7-3)m>)d-`O~L=b;Y`4
znMFdv!}$-TEeZ$^zdoCddA?feg*pC*F0VZ8-Y;ise%X=5@xxTZG^=YBl?A6>*>0?p
zzHFR3zsN?Y(`6UqidToGlwJ<~dJfdWG<m*$qLb6#xij;Y8m~DQde%?QUqyz`ob%PQ
z=g;rQhKGwYEWCB=R&3@8E=FxH#yb<W>KIrY1Co0@UoV`<sXi;_;V~1Nxt8S?GIf_E
zJ}Yi$@0inY_EDx__VsnP{J#^o?c1>7!yS>2${Xj0FY}xGE9%lB@4NTggO2bsG%4&j
zFHvk)kYXeE-`01tJHs?4^<`6LuVxElzH;^IU$)<ge_~esc=#<awMVjjZ~q*x)2tH?
zH}DHNO%wilZkgiLEf?GSK3~qf(zt4s;j`K`pXM1)^hi-Llh&5wYMqtx-e;D{$`#wT
zean2)UKr_ZQ<StZBJk3T&72CIrLM<j1Q^F@)gM{5a9(U!nAnk|jc+%8KU>f0cwrL%
zwQDzipG-TPy7W%(-m@{Yo4<D<GQyt)FD~rX-OIOi>bdZmKYPn=uNHo49Ck7HebO(v
z`*Y1=qc$d1ew*MFSeW?tf9UEgsj26*GA`G6Y^rduF0)y+@KnwF#k(&h@6V0=lQ%iQ
zC2W$h9oMZVVQYUst`;|XzA*oFeSv)C=XaM<Pq=X_El*J2_U!TwtrOx0ER~FmG#@Xv
zJa!@AmS$o_EvIk#4fPcV*^UJVM+mV8KfL9Tthk7CRaNS?uQwi)8?B!7tywyoL%S+u
zhu!}Z#|q6pxOpA(YC7`dL9gcKsZ~738TKEPn(p6T_3;7!N@=shyWhRnT%zANe*u$r
zndrrUkL+(=Ute?Ghs!@nJ7Z4&+6PSAqF5s?dN;0E-L%PY$-LD^p8P$iclrhU;b$Ta
zd4dz)hHmBl=4-xg*|KL<$!Ag>1yZzEhn)ZM@v(Ix^P}5IQ`f4gb{y-MzrS+VF00!)
zcQ5hW<i2@jmHNhmhir=_pNl=?eZzW>&HCBR*|!!NE>nKzwqn))vgbQFl|Hp{FI#3h
zFZ}8jCkGv|=m*ENK3446_rAjBpXs+{GEDz0^6u<79i6nrw)EANJvTR}zxQ+AyW`xu
zjoY&)y$Zi{_N{sHs}L2To2Mn1H^iz4?PQ2{dhyk<naxy)Bjjtg!umaX_Gn)V(F)&J
z^my;OEn7;iJrnw1H1~JlVz=7YE<ItZcr&LTn;~by;nJVqXUNdvv~cgEj}_?&y{qab
zy^Lad##Ft+IJ-RAiY@w(mhRiz+y6%@ZT1N5FYKOwzU-_DOPKl@l~Xf(PZx2VPc&BU
zJF}rKan*G{qjh0w2TsrIvlZd0mF+*y$o53w$ok_`AKd1f-udL0luZBeXy$k}#|=7<
zkNHM+oy|GH-?YH<TZGodj4vSzuGq>>mfBE$PbzrB_lfPw6Fn?An&z+zbG35av21M9
z5Azk67*)<c>D}Gk&lBIvXBH;CP(JW;W5k=PH4nv=E=_vFzajOjQQY)C#)!x3(h9%d
zR^Rx2Is4_#V{-8MtIy0!F6M8IJ%4|r-JZ&Vk_|F4xigxjv^X}NzPWcsW%jdGUni;a
z*xi>}5gvMF!<WNXpNKzQXz2Q>#qs&KDg5sv7D(lDT;KZsYFk9<oUh)iIYe75UcUeB
z<v80$>)ATh{l0Q<tG7LD(foa)wtCN%6+NNFI)4*F|Nd`2e?M?vU1{WEiHBvoOH-cS
zIX3yz{`d`X`>QH5|9)O|^=193XA`HNK62@E<MWWOTb{HkZ8G0><?F<V<QFkF7+(iZ
zl+ix9;>?OwT_<#MELWZMT-|q=OC&xqx$1t>U*)*s<kuc;KN8rkUD_gZ)&0OtrJxxh
zW-m1s2t<pmJh~%Cs@e46xs-GJcxE3h*w?Y=#W~07OH%~>i+PS}o-RA!_od!6Gjj5#
zXv+_FWt+ZOm@iv;Qrq>3hWWexjq8sW?x>h2+}pSG<C5oTfmgExck)O7S|zjN{?GFZ
zRv8Lb3Tq#@yU^3^rP3wUr@y?8N6q5$$xlc=@I1l$in@HfUTvPC*=*35a_!0Ui!Z*&
zpW9S2-|*Sz97op`>jnQaUAv#i`Qfqx$E+0<A1n4u(2?U(GP1n9OXqgY^QOGJDtD*6
z`Y)uX{7`PqkHFTsGi&A>K2vuT*m5IWrL)dtN$S~E>+-(cyQAc3&Cz6)e1>g7?xi}R
z)U0I*>9^*`1_v9TkuYYih<8a_@#^!-rd`KoTvIAqyXqgGde)N@W(|B&CK}Pc`=4xb
z?=t-(Iepej5w6y2yBl(?f`9aMoN#&0xT)Gk?*A2u&z50N=T4kH{kzw$H?z+kkjmM6
z{K=KwzcwZP{P~l6cFx9$7R-7ZPJR9)7Uyky;?upgYuEbjlUF@eR6A*1uGFr?tA$Pr
z1Ge32yuV|=ZLeXgqku_xwc*qwAN^OYTQ~2D&uyDGUnlEs-8e67ZPeD)>(=pIoRH)(
zX~B(4GWVqvuI#J*%_JrAV~fk;i^3sa1>bxvwtsm#ZEmyf^Dk^4PWSF`zjlBBqmLE0
zb>0fS-+n8`XuZ?I3oR8kb#mY2Ci9=+Xg|EOE_021v;a$_y?KwJ`=n-uM=gu?C%@k*
ze=&gR0(?zFMcoUNKkufreF{IFwl?kKZeHQ@)%<V0j@#wl{Mr;}^!eJ)-a6^B7kAt4
zxtA|JTekMc$@S%v-txcUIS{?Hc*{C1x7g60oBZ{MAABxL`OR!ye5v{Osp|SU>$kqn
zy7_X)I~j{A@t?;#^I!a08Y&~gGbyiHe6eBbE!X$itNU7cW|wUc`JR9Lp>X-+>3V++
zp5I^k)L2WSet*-u-y+6O#P{CZuqeuI_y6pv6AT`lkxjY3`gd`4f4aGr*or4hwGW2$
zca$8CV*Rt{<hE7DE-89p3MapAf1`cCRLMyG_48_rZA`A)b|i|t=B{QhyY#|;gWEOb
zkgex>KU+OuR6nIto_lR_wdBg}joL0txTKADiO;V6;Qb&{aHp{K%9{+qlWR0)C3kf6
z96#nI{M?A;PfX~2pY4spHtP<C-MAU+GHuu6NcV3)PTf9`VZO0Q&&=*Gn_1nDa=}VL
zYe%EGm9=4aW}G{^uWqx;6UH}7zV{vQ-#AmPef2AKzb!L#lx#Ol-c;YH`?@sP`#blY
z*0lo096NMU@0LacJ~cI;S9;@=g80RnZ)a{FxT+MyrNbb$^3`djBIys|f;VNQ`R}q-
z*VefPD}VVfHQShZiQvP6AM20J@ZPBYL+H{J2d@WdLH6BiQ@625NU<E;Q<B@=)phO4
zwQK*Zg5y`s+V&;DSmoW5g&rzF4$~x0MNjfj`Bc4T(RL#dF5cebkM)z84+>{gO?=kV
zvBkS9T<uKv=8s3+-l$#ndF$=+#5?q_?zgkM<TuQh_CF(0?0<V(?s}go7PD+Bix@ww
zSta-M*iWes+d9q&PRwuUs<4T3`ZdY)G{a2$`nvQtJU>e2JT+N&F=FG|`wJYKXR$;*
z{#YU25Vkfd^_9Br!-60GGE8<khI(&sd(C|J@u3KvHp6G74-SE*K0NoIz3}8tx5w=x
z*>U0F+gF_wllE6iE#kef<V?t{LY4jU_YY0e@$x?2Cp-D_V<A)dV&9po#aBK0Sg|eU
zhN$N4Ehe=Fg@67pRID{n&b__uY^9f1Y3bMRH$;v+;h%X#e8#k8x!)MfRI0x&IV@4E
zWcGKXKt;xd1&-qU(q=k$zg{^Q>mS=_9wQd2^_C%|w8!vS)&et*CT0ewg%@Tm;hE55
z>J)1Fao6({iFaP#ZJWRDYMfSCpTo(tM)T&WJ$v?CcI%hht9fWEQv2$9z!zUfKgJsm
z51cD`m0q9rfB6&RzmI0NN&LSz{r#E1`hT4zw|CDt*L-{Pqs?uW^~~*GQyy%X_cgWf
zQR%7M$<IIhn=kEDqaXimp%{OL`rYrEY121XgK96SsTTuVW%=HnVN_;g`fzVaWzF|(
ze`o%GIc5EguTA&f{M=nv^YMI<nBVz}MIjGo7T>$NInFA?>Pz0~y6Zd%`?J|h^zJX_
zniO?$dE`FngPCW2tz=tzkJ`>o{2TG0Ku|CtZdTdr4f}70t8UHbozvYLZ^t{QRd?-_
z1hcY9mJF+`VqNOGzFwHqB5KjL`qf|0T)DzUr#7y;Z@<G`?fdtTy2r=9Nv|;|UcX9D
zXkzmQrZX%#J&*Z{{=fZaWtN?+zCg%&<yWo;@~dW9{rp)wN$ugPSCf@C>6=Yn#Am(o
zW4OsT#eW@3el)MLd+&3@|2UU-ec09Wu1`#IIzPX@Yo?yWy5xxTVxiwsscX+JTU9*Q
zpg_~?_4AaRlV4{ZSh(t!{PhwGGqc~?Z&E(@H#CQsCQcM6{_QP#KTcgWZ0V}cu20+)
zmaLk;d`<Ov&baA`o9k~eer`NHd6qBxrO@q_T-CO7o94cmBar^Dp;p)L*u3?o?|uk9
z{TRM$V|s6RZr-*T43B1X*Dn5k_DTY1H1hh@t9u*vE)Zur&f+-1kl{U3mF~Gu8Er>q
zSKf6y!*O3nBAG2IpRMD>dv7l<yB@d2;VWK=JotVw<BMi`)xD$;)0+=pPAZvc8qF16
zxBQBP@wut~xA<49@f~Fg){op@xAzg#WAAA?mcq07#LJJ}^|f*8G0aTA^8D#j-HxM4
zSFT=t>&EufMyS)LRF3oiLAH(OXWCYmE$xVzWV1Tfr7ZmFRAu+R7~7;H9b&S@7Bcg=
zd`yq=h)iS-Db0V=o2y{v`hMog$?ETKI^|CkoA_szHS_y9n*^dRyuYQuacP!)`k~HQ
znXP9{RO}iy%}P{1asGUKba?pu7Z-Sc*u+{3zI+##miqYINvVWr!JW1;eD=EpZ>Otp
zH0>}<<Ghy4+;Hg7p`WIvrVO<`hO*Hg?!9gGoqeXmIAA~bZ_5Jff=a88%B^!}NAj2b
zsr3+=^!nASeTx-W>zd9rnVEa{{+!x=r-c`ORM`A8PT>2-T(LT#=ci;q(_f{cb1yC~
zHjjQb6_LMkGLw$TpH>c0^H^;b8};$x6a9-jHhnmHOzH5P<NH!?A2jQ^me+2!=0^^%
zyl>tdm4Ka#W|elYE;(5IwB~>4V~f(OucG8^e#Be-xFh?rxW+v5{^pK|(mA5@*CxKR
z7kl}rJiO>YN9>H!?@mcq4ex3ETw@pZ`P9_STgse$R8+p)*l$tJ$P)4OsMWihxx3!g
zef0Zcv#5K^>x;8iz0Z#P^)Sn>{zvrMs90~u*?WE^NB&BDJpVrTJk9G<i?5yf&VBuQ
zzxze@3vVX(gnkW`n(prvYv0P|-;udw%Ga=~swy)>b_WG1-%*~qeDW<DMw^M3&YwPT
z`fN|B+PTYNE?gUy9+N-0&G*u_?hTG#t~@Q?$mH7{cvbD+lE_<TA2$YE?ceZ-QE3vt
z43o|LE&uMB-1a%t<#O`$yu;H%{MCM%MtTM-fAo1A(|NYZ(|Yrjtt$_Ac_tgLS?{@h
zzt3~;(AgD9>T72+|Is`BYm416y|${w)l2m18+hbyzpKg!v?(m!u#|Ozi|>{#n|JgY
zHgCv(BircTnB1&zVwTl5)qtya@9f{XEM7Hu!^+>~k^KA#>2CJZIM%cse#qWqn9iiW
z>Xq%W8H$bqDLl7!%?`HOcYy8br-r|tL5=^TEfk-`eoy%H<Rt6Ur%$&hhMq0%HQdkJ
zq_A#P`wrhYKlQql<S#ESe(p8o4*8mHGTG_{&-3=A;G24VE=p5XQg80Ci@PzUD8o^p
zrjPf?eeQ&woea@Q8P`93`efVi-E7<YXBl^QeZ8}4l@_atSohn;&;s+B0U9RP&pvr?
zn098yyv1(4r^52Gf@ko*adbYpa?O|b_v=5txw-i|(_5D%{Oi(EwN}j%5Z`y^sI)R~
zaU*kRX?>2?(`V1_AGmpJ#yLlUH4>mz3F#U8_zP6c4l^`>rngqzQh8hS=t$?=4Naep
z_*i$kEmq!mER)HlIgQ8Gs`S;D?O$JCx1X}sx3u)D)0>=b@2IU=S5K55>$IMq^tZa~
z__R(h_wM&cRaI5<rIWvb@}Onbl@)XTgqfMArlvA)h>vh}ace#N@MUze45HJsd1KF|
z&HH8b`+b?*&Q!m$erEeM_EyD-U#g*de!QO9du^#*eqV&|oc{N*CysyD^Vxm(_Ty&`
zvtFr&ikkZTf6M;$^!Hs`<XLk!x0^lQT6k~w&2vZBL`EO~T|Wzir<d*DDxD<R|Maf(
zb2F*QhlEz_HjKS3udMXRJBM|?|AxXli#G@#dw*xv<699iJ6E3GIN8~p!9AfiJpcZz
z$DeX!oz9wjp7%AsJ7sO3b!uv=H8cB;<-VulC6oKu?j7lp*Wa3V_t%59iggyBpSZ~G
z%XxNkrHaZMz1dc6pFVvuFf-V}@}u_DtN7&03#%CGPnn6OJKSe6&$bB^e{U7O+)jD2
zny=QW+$T2;k8L@>W&Oj$?bq9!7P>fW%?%6;d{pI?@;K%6k<7WNcSRm7+L(O2EI+Si
z9nV$68=E|)OC_uAD3oumwOy8SZ<i)$O0@Xk^DR75CNCV<2()(Od@7yX`+EKUf7K6U
zzkk_Ovfeo|@}}O6+4bj2-rg!@TX!WQHa6Cc)$*WPjCbd!D0j)^s`RWUdzyvPUaV(Y
zkrkzSb8hpIUA<fZ-5!tRK5{4fgw@aLwfUCbFrg!6#+LI!Z>F!=VED}b*o^32L;qt*
z8*kpY$(_J^zTD{8n~=~@QyJ~N`_pgzd~$L!caLFx@YRhDb36X5vi!*WVAE;6)pCYO
zM^@$Vo4dKB)Lz<@B6R3=CddQccaMYi`7^QaTz-D}y7O)VEb_UIhI-n<>V7%m-ACsg
z=(7LM(WJ2W!xQjy3Aj+TPg!+SZ;j=Y-TxMDc)s*+%Kq2vDYb8EL;s6i-<l<NSK-Jx
ziG|N|&P{q8J==W4WY60>j@usak6}C2Ke2p+r2g8Csu$!B$emxb)=KMqSmI*V3144d
zKW}i%rPpw8&~?e=vaX{^{fYXUyn^Q3UwrWeXT-*Z$_3%y-`({uV7#sC$)D`A_}1rR
zGp<FbZr0zhYr}>Os;i#GeE)vLML_J$m;29H+ETo{z4;GZ>t+5?D!_75j@2UYh1d5l
zi!w~Af@b9jJ*_)ua_oxt{gaMvf|`ffH2N9d%{EAM5?=gy)22=Pj?J(JEu7W5{xRLz
zg^&4OhudQJCDHQz$NkIxpWFLx*K47rQ`2_ucb_tC8lPvLJ!tLiu^Ic5U&}08x?)9!
z(1v~6wtW)|w>La^c85^%Nft)~YZ0!$SJqy>bm`LG4QjsYSsX7cQuukOmHT!`SlBtU
zV=)g}w*F6kf9COGt@Z!^+f8m!Y%x`6;$E?XL2vEveOIonU01p?Dm!|seN^_wty*0Z
zc7EoW=(=*nj*u+zwYSzM#jeWT`tEm7IjieY*~9x-oQyov&b{w{?kCYUGi8&4-t)gz
zPp6*Q`#kd9+}VmY^PkT-AGPQ2x7+RyHx~r0`ju7v>z%^P)*F8tehYOT*?4ZJ?VMtD
ztLJ%sOM}*5_G3)BvLet|X_DtbYxRj9EI-#>wcI|t_}#s!+Tn8d5AM9*W?uD*?as?N
z(W^zK6|aj{nrOj2-;mKkMQCPQ{V{%j6`^d-&WD>P97vZpnKosL&-)Wgc9p&^lZ`WY
z&21y_?oWKTX7I8vh38@eqNA(h+1qvqSHy?v&oRjis&9zU`L>{APNP2eHu-&FPcHuW
z)!E+i_MiN|oGUS*bGhzJSwAJg*Y~V_!{!fLo%#EZCe@$njf|f%ZQ8vKakK5SY^%#c
zzwMMXPMczCY8u;re#P%4n>HDlZ~fxk+2K)J`#1jMQn_@-^b)n~GX^||!6?~T=!N51
zPm8d>dOvw5CEl0&XYq$|@2XGt!uGGby(anDv(|talbycp_VBOVrv3Zwg%z)Mud)gY
ztzWasKK$za)vp%u+OF?gw5m9?bk3@I>sF<&eDyRw(eU^SmARUYSEb|M?>S}p-E7~#
zD%%aR`$~K{{~i7`-BF-s(%pd2@-*L<D}=MNvix)sR&h6U#K?6YwaU(`)-kX*S@@4<
zeOjIPd&3Dr69bcv_v!u;w-)NWGs|yzeY^R$y5pALl@@%gsJVXW(xuu)vvOtY=SEy9
zoOK63&HwqRN#RF!1lMbh(7A@0mzKyL>yy2mv_@IUeD$lsA4Zn%EuP1*p8EJSrH$c8
z(#G~V#nT_WK0f!}g$o61ir*RTN%T8!@GUxVdTgf3p6#pbUd{Q<us>q1WPW_jG}mJt
z8i#u;4lXyE>$hL1s#NFDe*fx+@2?77t6*JobcSJanAP(-t~>Jm$JHPBc5yT*h}Fd}
z_YDobdiucW%gg=y^<sB@$=l<8@S*IUduKnSu3N|P{(bci*FO{2M6Q|l$u-5A)v=(z
zI8Up9@k4Fs-#Wh&_Ko?E=TBVpe*<UJgI5(c`?L#otvc4Y`EYh@n>gFIBhn#^cP<{>
zX>Re{@7Q~ro1zuxEx*SvV0-_uaKWlDrq4#Xt5&U=S8y(tuP5+o_MGD7kIMC@9DDrH
z`Qv==juSIJK0dzx?!?O2nvX|M&nZ@aU~IZ?s@Kvq%jfeBa+jz6czsX&|GfP%JC-+H
zzx!s+Zh;-EH*Wm+{@l*RO$r%3N0ZEbXPdq43tb)dcG;@Cp<ll$aEP6oW4Zas-12)j
zb+^wiv5H;s<mS7F-{mS2SFY8}ovnSUY)awdW3_WURD@PV@v@xTdARZUhyQ%Cd^x@6
zCs?I_d2#XNI*H<1;r`?PY(`4)`VT&ay?e>(C}8u?^~`B-LOpE2vv@H}RgkhlRo9t0
zj8$qU%0IqlJ31?|er-SoQ!K-$Rg22MrvJ=cT=KVamsH!uuO$%-f)h`!`jz~r=~l-F
z?b+sy_gNh;tUAbdVg1^TAzQajazFa1#^TyU%j4NDPsBGytcl&db@i%MapmX!%Ix6M
zZ<4v~Ho3;<aQgfjwm;i?Zv<A%pW@it+k1Uts)9)O(RY3-LWQBS(%+^V&Ru{0odQSG
z$#Xl+KUhC3KWqG4^nmR|kCZg_b*ZvWpO?J;pn7au(%D57ZIK7^H_xA_!12s~hQY(%
zFH3&${juM0^QLk><MYR-CFX`^+)?0=D>yfo+o${-FPj^?<Az;Zcg9t{Tsqs#-26OC
zS%-^~dst{_ZOEI_v=!^uuRmUG@`vTW+?*N0n*?^4$o2c{FM1U)U4Z3aYp2Vjz|g<-
z6~f<4?g>9zztCZlAXAqaOL(a0#QDb_e^mc?(>t1R`IDBb491~fSNfg#dy`XG?afrb
z<?9bj*Rs}Af1)b5Q*ZfM*G`v5p95yxoNlT*l|iiI1ZZ^mTHiTMna7^b@4Txp{AjUf
z<6p)|#j_O;pB>}-R^MNoCse@s;lhzl;rfb`s?&8W-tYPRs&VVP^oU=p?>cb{@a~UV
z8ofO)c9xb5%fTZT^3@x~PklRM_1ChXOn~Kk`O_J%g#};EpZdX2<&T!j{jhVAZHW?K
zRI_r2hkw;%Q&CTz!v^~{l|(Rf9!<LZk^4+@#OCfj?HxLSSHmBF{IMp?tI?;|ZL#a@
zb1sW7?ooSnG$1h0aMjM8Kd+xm*<>fzuP)qqB<^KNmAhak)BA6)ufP8oRwf-U-s|>X
zsMF=sEY<dzlI2X*4>q%jF>gNJE4_WgjGeBFFB%@0kzzD6C%e&(qv`yd;@Pf?FYa-B
zzA@sA?<|v-vz9Geb~j`zQ^bwE)!$2dTACGpn19HBekV<7Q?bQ+w$Q&DHf{R!mFauZ
z{tT0-puoV3w`AH~76-0evnFP$>9ywvEYI!y+%VTAWyY#+obxAcZ&sKwcm3j3t5%6G
z^Pj)(?WWYze5~6TrmcE4+fiT-<AXWXR#LrjGknyz-wE+IJ=o=<WauCIpH1f3oY^s9
zVc+__^>!{%vtGArSCxy_)L(`lr1!9&whIjn&EHxymzC3ZtFV%hqFjHzx{`8(SLmG&
zJ49e>0oL}rC>5LEt9Tsl)+=>&iu)gpA9JQopDsVkZ@Ks6lPR_DcJkcaU4Gv$RQY7e
zCcXPVBXqvWb5(2Qa49Hdr)KubSQeeTv$I&6@mQbiZkzIR58r?5J<xk@=feX9f-l*x
zbe-6JxSfB#tlqiuu2rj6MIJ~LR`<KJW9QCF@jrjpFyG^7deB^xo3!yp=;dX;vjd}}
zciV5++OedeJoM|#2%WGK(a&aOnEYDqwEy)^7RL{I1&fN;ZSQ!qZk6<7Z?1Ffaa^_K
zRz5az^6%%Y4!!C<d)BOb<>z9>J6+y+EWf;-&GEvdwU6g$_qr%4D@{D{DapoQSNVIp
zn9y#$i{@o-Zahss-j{2AVRNd9)KsVQid$^V!!4fwQ&74ecy*!Dr563)UqiBweYu!X
zlH8DDv~yE{kK8fW#TQ-neGd&?-|M!xUTk90rup-F+!jxL_(S)pRJURK`3Zk-W<U}y
zgsd^_n5u2Q@0`yZi^9jtmMxR`U|bWqq5q@x+1(FMhw?Isb)691TlIC9)t%J;y$3AI
z1wKdwu=C`2w;1oMm{VNMApAkn;KBXX=Re+zt^Fvcch~ia`o@Si`O<0Az_|lriA3AS
zr$<->9!obCuiM>G!!EII)odou1jY|aACkVU`?X&9+|JdmPgp~1l{lKtA4<LpIzVf$
zT>QS=Dgl<~c{gTCtqqKgwbhyGCEKVUyInBujQ69XyDcYrJn8%R`1tv|3nrUD8x7#5
zLyx|sT7$%~>k`lJEdSvn-Vo}*d~c2A<NqJ*A3RXtSYy)<&ACvw#cNx=VN8-Z7T&bG
z!MP!~ao)plt_ok5yuhp3%?d9z9PdL?9`7G#Q-3~x>C|TBQ)yhH(p7fSEEA`!(qpOJ
z?4J4Q;9R}>y$jwiO_YfD(_ubhuuswA`LAhHr@GFbHESBHW55ZXJFpt#ut870f&QHR
z*W*_BIo~XHKL6CaHDL9rr>U!hr@yT_?CmREW!07_($1-X5{!u-{=EP8XXOE&DVun0
zr|at;dVDrD_4qsMr!S{US7{wpQfh7#T=nZk+q~|NM-`OV8RS>IN|&zEJF2Agn{ob%
zSL(4h*H1lQgc4Z!7VCE;_q~eS`LdToHTS5QZoJE`%D0b%?wa4~={mb@@sd5}D}PPB
za(1@!;Y0q{GqqJyOJ18_*zd92LvQZ>Yd<&5``c0Sp3&j+s;5h&uC28Sy|q}}cKeNq
zo8ta@nww6D`DMA<zB+%cW$EkfhCxBI%J)s&q>)<7#;{<en$&b%l}l^qY`QmfZCvt}
zA^{gKzE^^83&pj==Q*v9^N!l>uT;cZ;E-*2z;e|uCuzgEPXiuQEpV@v?($&$ApJmP
z&-piA4}>2mKIq@)awA+=a3{CKq|%HtZ33MxPfQ;0hSqLA@k8+d>yPiH3L7{on0HA2
z=wD^VT+YO|qinBF)!zc?0@VW7@UkqX4x|`vORQ<G{3*VB>epM3t<7_)uRV2LD|&8U
z+LU#3ep@lvn%!;F^^;KEyX{Wq+#R9v=N~QJt#^5s|GiAhYqbxay)k+Ap6SAtEXnmD
zvirg+XDvKFU;l5p9ZN(1`+ZK&?JKKK@4VDy$7A_zyHUdR!xK*2vhpqd>m_DaZ9e~A
z{aU6Ti{DW%_g#F(aAwylpV+S#*G#)HFFNOZM|`Y4!)p8b`R4lezOF5T`{(Fg{5P9v
z!-t*KKR)z%>K4B?uJLc{-{mEscsJtz-ksb1t#WU?>|A|&N9cJ5?oDywt;aWs-xU9#
z>gwXvSluXiAoYOE0`m>_AFLC^3eL05PIx|(aSoph_Z-GOyBnVwO3q;0qS?@KV%>rI
zM*qg_hVKpk4qQBN_dwhM@7KA@;vIb$3{ex1LGM%5<4b2xZoYkc-SZ0*dF+2%X?9Ly
zUhvYycWbxiYg>j+mlu{L)o%Z)+V*^IzqspD^L1;}<Co<2-u!27?)AO*TF#B@C0x0A
zN|)AJFMYaKV#Di)HC6S;&Gsyxw0dUs?8}1B|2V1$B|eBdzUfP^d*sJ++*7{2I2xwj
zFYdzd<HtPh(vRBw^Da$eShVW@i8@`S=gj`AUrm|wcyB{(qs9mO(7!gXV?=I<#7nKP
zeElOJVdko9X|md^Wz4@A-miXj=Z<CP3AF>~4y3QTb!~Q$z=zle4xzP1uYbrY32`4k
z`EGZ5g{<n2p0@Lw&V6P4wc?d}BHLlVA40yHi+>3uRM%`fS@U4+oY#E})eN(l->-a?
zZTZ%m`Bg~i%#JCH(#-Q$XIXuJ6!Mi(@Tb{_+R(W(ue$3m*uSbyMQJwEeKxz$tLB@M
zcC{A&5xJo;=koCbuV-%DlpL~EbM;$+gw|E-IDYH1YPqJYHb|MbO0D?0wvy_B`;Fxd
z?^k6xUwe7m<w;h8r{8Ri4cr&FE9}mH-jrLRfBE6xKN`#bPW!<#S!9Fu1=$L}(AS%i
z%oryfDEjkz7w3mXtMpD4^B!)Tc);et)|%@#ug+jdf);|1Qs#bw(xHdi&-We6o-TKP
z(#H)azn`1XSS`nU;Lq~+DgT7GZ=I7JwU49IMWSq0wxE61{p!x|`Eu)hS5FI!y4ap*
zUv{bd$32%*i+Fwq#>CApnUuB4vi!v&$)Y#;QAhfp{hC@+^geXgkEQGvLWD(~+cw`!
z+&@8XcFx_0{}{vSK3L7SuQHxp_dZ?W&@}r!F8B7laku*NgL_GIeEhcTm#_Obe%M(Z
zkkT(+zc>BA?Yhc^SB)Za6_wf_d;ee37<xcW$;dBMpWnHRDUM|ui`}WLUrYs>2DWd~
z(`#-nKKr5jL9^=<&Cs(`9&~k_Fg<Y7L0CX^;>uN3iQ1R7Blvtnr!$`3wC=IQgY^$@
ztZsOyB(&mHYT}8Rpbf(M57Zr$FX-;M=9wtp-1xgO@xY-Ev!-{R;9IpTz=f^#`S#<}
zAKvnEkz?~a6E&fpp~Ayu7qdO<sm6tgH5=#f#HcEnGcS%P-mkXum1^P{jt8a>)E<O5
zd}O-TtW>mQ)v|_%2VN(>v5x#}-&%iv*`v*7Y>bZ&={MXxIsfR#*aYbZ&n+LZGpza*
zb8aDXBlqEdiw`VU+O&RETGr)Q)<0bO1tt&Y&x~%EpUUa>{=xj!?-`~h+Q08U5w~hq
z<+pUE(jP@J${)}BuI-Rnwdy}J$Nm1<4a$e@%o)QvP8hEG6*n*Yt&!5}&Bfq46P}~@
zy*Ux~a+%7>qo1Sp1%1u7*%!Pz`?}Tiyu2mn%c>^`s$BB*e0ERl`m)eE+dVt;Smp1$
zGI@Mo@a=xiTK9LCAKsi=^8RE)EPsCG--~BFcfDx+ePPP|kofN>t<U^?T>0x_?DWiq
zc3r9WnCq|X^8XuEy5+ut+n-laCwuPhs9}`9SGbaiL+YZ?%|*t^ogVcM{x?K7Hm=&m
z`oTD%t3&2SU!7J%{X=h!ui;mHKXm`oPj4+ftY5@`u)2}uK;^;}0UhZdtiPsrd2H>F
z5q<aVylj2<2P?ghtGOYi>3^KQFIC!<9F`IP!1zy74Qm~votlzl{v?L^nFb!A+mEKt
z2zh*z^@Hl_Qw<AO?UId)xFM*|lKT1ehp7Ie-3;B)JC8Y)9M^x9-?u+rxPkldcb(aj
z3gn(1Fg&1Gv46^<fUCA2zCWo6o%&&Q0OxAk2DS$`m3GT>{;^-69_OQV{Qhj7dM2~b
ztBtF6Y1&mkKmO1(#aPCI_5VEH<NNCu7bUqpxZiH~qi06tfg5W+Pk+?9Iya=${Lg1g
z_V{1fdy~*>r_C?#-eVJWE}wMf{A#<Iu8%)$U47SNZPc+-{MSO%U+p})y@l^m_G#HD
zp0l&V*QdOE-T$;V`rEVM%KrS)ET6I;cYSr^qvx4ydk|xC^~{~yOupv7c)y9x?*DN7
za^|ypQrDkd&2Cv}@^YW-?nPpJhxNVUC*3SuziRu#)^7Q2i|4<8D896Q>8jO->g)oq
ze%_QM74p?4bgp>cSMxuQY7cIixncd^kMmUbv%X_~)_LN$Qc+&SI<7xW|6?BL3BFWU
z`r8oR$p3-KrS0b`tGH0{Hc6rFk6PPw4}G5c@UMhG-~Oo3^<h_C7kU(_7-%N%S-0x_
zW8Zzn@2`f0+J=Y92VGSUEiE-PH*61GRn@pE?Ns{RruEBAbky^jR@E(-2f9wfy*y!0
z(u;QexuH2)SHC{A&EWHnw&l#3Zn<*R`W3I9D;e3Gc_7KS=0La1O&{*}$zGw)A8hX5
zcDi$CaA^9fti7xBj;6m#IX<UPe2>(j=Zn?jOn&=aE8Y^fK_~)JJi^E=-J9b6M%DT0
z{j|yValZC(Q{2?K64?i4ZJc&>!OPM&GEqxw9*Di|T0j54;AgpCoAc_Ptd9~)6W{+O
zKkI(|(%8Qu2MzYvA3Zha@%snfvZANA9e9-UeuC183dfRsU5`+E7C+v<>f4U~_MFog
ze<qJ@9e4kG2A#8)k6KA8S3VQq-Tz;1f5E?r9eem}*#8)Q(YndCf2RHQ6@O%FUM`D^
z{9ai5!%L)e{|Bdl>U+Dtom<%7F{Onms5+8yOU2)g6Dxlh#fbj+y@O$XVsO|In?<=t
z)|@!f;h}1$o#OUms<-_od+XRk)591F&wcH2Tbz0_#YmLJG55Cau9`plE@p%*x|nge
z^7-8G|E~T2OOtMG$$YwX>(<@OvpYMwPCS45^r?Pq!9mv2Tr;+1J~J;Z-?*_*Jycd;
z*7H4LEC*L@yVcoo<nc${#@x+zEa~iy7v{~XcQvm3^rTL<Hg37^?67%0YP-Y3!q!Qd
zW`zXb*5!IUXE)dUP2a97aIAaj6CYU{*T3H0!j7Yfeb=J%Opkk*+&WL#CvCj3<g2Nl
z_Tz9jrHOAtOBF8YD9vAT`K5WY!i$QDm%bjkvNBlv)$7;W{gz+;+vuSp6gkar`E!xa
zyOElFb6sa&*NJ!8HT8M#$sf%>ejMZLpPCo9d7iB1>uc}6eV)H>@-k8G=u^qA+U64*
ztL4KD;*<n`_1!678~gHanMFfhE&GKXdz7zE;o2lM|KkL2%YA=>%vk?gd^qF~&HZ`j
zmeny4J0AQi`%${OV^5?0)Dqdc-k+ACx%qQ9Z+*64m3|A`!*+)1N5<B5a#B;%-?_gl
zo%XnOMyZYAt{F-1!}G7r^$rhBtYWSI`}={h?=A1srY+B2n?Giq;1DW(__6%9<@1$J
z+U!2Q`qkaHIkz*dR2nRv=N-3i=x22-C}^B<wxMU?sUr#;$DVe3s|eW#T;2U)|A)U#
z3MXo$?oISj>p!r6<L<JQc@J&UnAF82>%0Y6mbcqqSDAeB-N}?sTo3+~^=xO}cQ4NF
z9#2!k@-y9>!fHA5{g&U?+LnKS)luNQ)N9Rz{Ytm5fkx1Gs0npm4*mKpiCt{s<D`u@
z_PU-InPFF3Rr2!E(#H+OAHUuY2o0IKYuB#Ob35(BLPA1Bg`B{tWZ}X@Ejw4O=+KzA
zbABrqcnYw*Ub4aR`8Kw5oyQ-mGtN#scGl{Dk&2Mz{#C19b$*NS&$f8JjlquP-l6Mq
zIpSNlZZ&6Eety3F|B5|71JiFv{kQ&n-|ri9Lvfz)gXa#;m6bn@V=ty_&uKS5sr9RT
z-DZpDyE;!;uKMMiaK6Oq?k9G?A9r+oRD{A;yn4SoilguxFXO!9tKVN|aWvS~`y)uu
zGBniv;eUaQz$cgMzIR(azsK?~G$`oP^pB5^uTNE)>Y?Jt8=T4L)uf=YBX!xXT~)h7
zw7&8=s0iI$yK2>|r%oGTWroDDaM|4NeLtT}s^sEu_<1b)Nw22-me8<2>2-x_+SSTI
z+uo^t^0+zcYp(Ba-*+dMW(!I0;=eKHQrA9{>$>_?>%8OsZD02*Bkc6+d$->#V*YNo
zF5%`}Up~v`xahjm=M}H^OqmjNYq5FsycpHuv_D~-*JmmTz06s5P$ywQ2T%Cbat4<r
z(i_A-JU37)UfBHMCToX>WcK>k`&hmRP29V=cY~|Ss$2iQo2~vk?+4FR|Kh&sk2bRz
z&F+b3@e`Y<dnm~J=0?}^jxJR#Pgnip{1faV^dqNv@5k=1+KtQ+x0xR^B=oH+%W^IZ
z7nt_aib0?2;H~#}-xw^LQfjOd_SoBL>(Tm;_oODfJlVbTyQxUmv{hM#v-fX5XzyHq
zM##S9>jVSAX$HRqEc)h@o<C=|_~-@2ubwV)eD!y3TTTy;J!AOFaz#M=s#%ubOQ!w!
zICbfgB}?Sum%mTFwxZVb;p>~yS#j|u=XPFN>OK7)d&tA7C-*b#Kd4`Dzb`!f{OZ-K
zt1nn??<;vf=k>h{7e2`UIaDqA!K8q_ZsQL38`opc?JTX+bbXRh6MM+_qh|j42ic<M
z4r))?z3lQ!_c_JKOO9^!n`^a|X~w;a-_GrPAH2t7yW$Vde~0s*%`i+Z3O3r^0~(v`
zUT^p#PDiY|sJ3@<yI1I5rvJxV8QwGZKdeuG{Xs2d^2hT9(;v=x-Ru8a=1!Q7Luu*P
zX$Ss0Jv36T*~eznQ-ADv`{(<d60^OQ-YYye_x99cGelc#oriCAw9f3mCEl8=<eJ+r
z=C}X7ZgoHXhujw#qf7e(Qg6Ol&X}<(mg(NRrb!w6yZB``rHM@xs><1PY|^5_qf7^8
z&oN&cb4zIR&%oy#mfILFGS1%g)qj=sTh$B2FFed_pZG9(sJ^cJeJeieb5{JD#qU4t
zy-{)B)Z1dxrOLT7?-C!BK6tP6NmlTt=>7}$g?}VVd=~s*X<%rg_+Ry2yz=g4Hx^d}
zKKKth^W~<q%eiIAkxVz=aGepHXy18)-}MQD;7`R54Eu5}h9=&*{~_r_z3USb!JDxz
zbqY$~nU-%$-c#+GvZ+HxM@hNi;*YI+(hu`Y(Qfp1dBP)j)6u1_UH`c0R%LN@rQZ+C
zg{F6%`0kRDz`pC}+zuH{C3S}X$7b(HXPHoW;P?R+LCYu?w}(ep#XSCbz45Z^lMNfz
z?>Y8mVZevr8p%!1U7m<56;0@n(O0TJ#2t7v?r_eY4@QbL-|Cob_;SKhet$EPtM9Gn
zxPO1I>l3CwbFOR429<<-o%rGSyC1HHkAFUr!mY5|cdpgeMF;%;``l5sJbu2{MXA<h
ziL#pM&mZ~)WzvSaOOur*p0IOJnd_&YabDr^@&5VTZ`dBpnccj;(OlWOSXo}FXv(U6
zccXkvq+-J!Tv_X|X6v@4OP993I<!=Ck>1=@=km4H+T$Nxz8c2(o89q4)Hl!PcMcw?
zZ>T-Y|73O1t@+*I<>9VM6A!OmwQAnUtZIt_{d*d((hu}j9;+9OH~%o-QDDoGxxO<D
z63>@d)r#-?_kj1@PIfD$J-)L{G8Z2^cFZ%;{&(;kuiH*a6D_<$`Ps^jN%Pcda-Qy(
zE4c4Z@#=$fRp$E57wr2fe%9~i&!h+?rTzMvnma4+>?qW&-_!E`GtVBUzsb+<+;38N
zQIh7Xap!L1c`>icZ4$C+61M&S-E&w4*#FIm&O2+ly|rV`f>rw&&C>7I2k^rC70I$9
zwQdjC-)2sZvFUf!|1;S~bLHClqLnrOUg)lw_kG*98!6FdmOs9j{*%<Vcc|@Mzvgnx
z{z<p^;}(D45X*4mS^DJEf5P?GOOkD;TFWb4^xE%laCJl1t?zMPKYK5q@%_I2OEL8r
z4F=}#R&8?4?I$ON%UuXLoK=;#aWT)0w;Z!xhn2jtbJ;a@^VR-GlMG}2fBBbP`m{a&
z)5*QzufmoeV@Wu1@%f3a^7+@>TIZj;{dktReb)17H?Dt_Ui!CmrCIk0!2?$h>~F}c
zxZnLgZIfQeR!^5YmYDwYJu_Hidg855&uCoTQ6s-YWPh50#C+W%Z;LBJdom{Z8rOYJ
z&t7`xe`EY-D>e%m{arO}_gC0>h1zo*k5^Ut&CK~gC_&?%|07L>&C9kol&*ee(o%e4
z&HsPAKUlNPT=sLyh)U%P$3-g}2=0IOQSn1|=-=$H`I}GfI-Xm=Xuz^Rv&zVTO<zs-
zSiaTSWtwxc-#vQ}_v8C|n?2Vq9~SzzBFoFgk2#Ow9p`aL_BpNhPt1C#w8#9IZsLFU
zCv);0L*)f0-u?J}Cs)1vv<KIn>bvTXaqQPWlljl^;oh*Ttx82)aUoWc?-@T;|M@(@
z_M3L%|C==e_xgE?Kb&_pGyUOZIkWP<nv(X%*|+i!hyR|*{Ks_l+1WpyFY$gk0kn#o
z{oGFe56_J6EA}%qo&S|_<o=txuV20Tc5L-5U5n>hk->T|F3vH$_x{A4sD*kQP5fQF
z>sGBg^*115{fbw6zMau;zvZ`Osc~+!qH_EF`Py|Y$#$>iR0~){h4QO=GZdb4{U9mB
zFg?9nKJhlYlYf_w+sP=Vj#c-h`j4+av%MoOH1w;J(!?KYSKVXe>2gu3zQky1Gu7+s
z(fWu|j?lky1zzsA>jPDUI{#jJ`DNRIITbeld<0ltr^-B!@&D7FyLr{UEpcp`XD(%!
z>^gf?Jbq8#0gJLXH(bx{y!=uAQEfx=%UPF_u0LSi!+!XByC~Nj%i=W70`a&%5i*@F
zd?0T`r|EMv^*7x2pKbPb*R5N(wEnDPhG&Gs8KP4s-F6MWy5+L_qsP0~U&yOv^SVFr
zw}58%rkjcBjuB$ohr7z-pDeaszGkc2=Z~?$rAI95CtQ--`_iyNB6_Y--CDC*exEPK
z?!O*#SZelZR{#5+TmGx@*u5}esN%ajZ=Un^^Cy42xKnpZ@%TLLr_Ak40l)8g>r_1R
zV-VZ>LtktESKD8GciKI+7q$J>(A&KJ@71$gikX+MlAHAWM$Mk94%u(#F}OXG*=Mhw
z#`@tk)7$swh2y<<bnc#7D9$jwHGZv--Y@YxHFDFQ?9+XIWBJWuj@5A@Iycv^%3NUe
zM@!`LtG#DBZTB7cSpA{N_1ng!Pxi<Ag%<bT+<e=%*}UWYvv+f5@PCv(+3ggX&bWN5
z;N<s_-cR=I<KLmL{zl)@u=@GS=ZEH8Pk+|=Q#-p`y7ky;yZV%c#d8-Lo9>l6$gRNs
zbRLH-^ESqLViVg#OTQbudpPF;^9Sqs(|ctsKV6+;*LP5Q*B(KZgSj;aRfIY}hm<CR
zHo49Fzv%dXsSDbF?nUu#_hCF9BfLB|B3Nw2h3b0gI0nhc*x0>Ke|&r#%~RE+5OL#{
z)81A4Cj7LV>z9A$)E}-%UQ3_3ExtG{<Zz0SrBuPuZR=O8_)%G0{CWMRTh}*iJMTH&
zAo*C&rdhLQUH<s8?eNF<$3Gu<qQG(M%Y4t}muK>Cuopjd3bbYO|FL7oiW`+1dp~M@
zjGpL`(zfc|@>PGmy}a_I?CWX{@~8`1dWKd%V%>ax^ZD4SmrI>z&z^mrt>gIP<i{U>
zEc+pH!ujw=v4_S@dapYeD`qf;7;tNFG=-kq8TsS<Vm@2_n-<UY4!lpR5dP2Zw|ahl
z{{Fw;G=KOgx;#1K^vK=p`P}k2+k%rllEy{ZUS(3x?=bw~>on8U)!hp^3UK~5*-ZEd
zV2;PPeUENdf@UQ`E?L<X>+Jkt9Q*NIH`9ceUzPVv8%u&GS(?vV|F`^~9&_36eIYq!
zb1up4%~%)jdN;i|;?t?-T~D5}M|q{DM*RI5b8pWdcdHi*<h}2|{k9}}zoUmIr?2+(
zO`n>tM|`;QcGs)NrP?R!i{4+|^=7TQ<c{zBORkGq2Sr^J_cgt|;fHb9naW1j|GW36
z&eOK9YJOrgpJT$R_}v=5pI=Q~Q*k}~o~Pc&(*jSW`IlDzKl`V!mH+*mE04Z1et0-{
za_Q>H$2pZ;yiQHJzwgKU*Ev5-c^;p3Z)X({taJ(eFTdgWmdwki4zq6OVQ;-ZUtr?#
z!=;y*i+`W6`gX)qeeRUq!9S~ixSq4lNNy~s70?Q|?l^J$2W#@;+B3(vCGA(NTer{T
zdXHs_ID=rM_F-q2GQRmUr+%!c$zwEp%=_ovw@D>dd%5kNuGLVQ=<)x8!7LAzOADiV
z7gm;dA9GNexFWy*h5WSU?4Q@KTW+`Wvg=*3a%E*}Y3Q@W1D)q~CP!&MFS(gI{VS8-
zq2(^mLhq~l%-B$GHFsb8*4KV{Y;UIdEw7(uIl*h`JXS6)1<9omF4r_SPxV`Fet0?4
zqdCzFRtZN|yPrzf^Zw|<b32)@O`aa`|3mfitZJ+0eeBB~TxRI!YFcn@=e1Jf(6cF0
zfAz(>MMF-0Hq5%R;%g#9nCFkWEv{B`_emQt9)V3!J=Q*;KA*2}cK)}I=N8FuZg?=W
z9)!2-ja!&GZO<nG@3_hpvDwnSr^P>>w7uL_lzlGk>7DBlmfyFU9sl)Uo6Er&S3lo-
zJomNx`qF)M2akh>{#kFE=tUo}uD1vm3|s11pZ{L_-}ZZZxqI|YwLi}OyZh9>gAx8E
zCs<?`tXcCWu;%Tr7pJCbe?MtitI*J4b8&nA{pXEU3H;Av`seIuKJ<R)Klx+fb39av
zB<mXYmupR}(wpcp=k1*A$Sr*0P37!aAzyF3*|us{;qIsyjn@iazOLYXeEW;R$(R2x
zd^p}#Vs&@b`%~d_9)F0GuV<_i=ydsZI9;x$?Y!B~*~RPf7asfi^{YCw=z;xB3K7fS
zEhx@gU1Igu|4-8o=>wcUr221npZNG=S8MLHgjMU--Q&9<9$}GjVZra{Zr-z}#5+z%
zJa7=SoML)UrJCvWk~^i-F4Wk3_9@$8a<7F`xa|1#O>5ZuIGYxn-T(2>{h50iogQ!C
z^{cF`^v$T5_WrfVwGNl{OE14P+Z+n-2=wT)tKThjU$xM`U!KF~aDJOfkzl2^@5y~?
zbrP$7HLj9dv})%)@nh3__|h9%wtl?Nuy5@u_Kn**3I#4)S?u1Q?%ppqx8$5HyNr%f
zb^0SU|9N-#_h(BN{jt9$+-~*!*|ws8ixfEC{b70**b#pF7AM~hrnFb-*3WMlRjlW1
zN|<bOT={5<e8-8xjS*{Ju-;g;YL&UV&y0cytGWAFZ#adnXP#61?tg>-hpoS!xhYK)
zUbSkK*mINfI;XaWp34xup#Mj!>q5EOWBnp;0hZI<xxYo9O!ZLtG#ND69(jCT;W^tr
z^D|N$e^~ObOzGct=Dhl&`>P`l?6Z8jJdL^B`uV=|+Qqk`VQT?y-Bf%%!E5Qc1J~LA
zMhi-EPiGQN-WaiM*S`tHc^3Ozu3kJKf9u8K*d;+L8RD1a2EM<yH~+nd{Pei0mlpzb
zUh&NlU^(c0bc?p8=1rTaUa2jI*ZHmW75zAKGhgzto=DC!XUfl6PG>M<oi=646dC)v
zKNYuG;R8h<MISAAurckypXYiv-uA0T6}4&IKl<N({cW~+x7wT|n@&h)UahbBc5{NY
z->%1epKqJ=tQVO3k%3V^twuV(h3~+TPGNTD+f3(MQ|lPynEB3$c}Yo28~>9x{aEqm
zZPMAP>1SpHZYz0tX<q9&^~oni6Dt?RXnmNcS}8a&uJxRxZ1Uq?^SX`8mOWEbV3@`%
z{qXcGMitj5dseMlb^Wu+*%U5O<%Wj({M#xfllSpTu;^&%>h_9Xey4q=+42!PgQLKn
z*K?{FEVwM1Y?wSsOTTjLSzsXlqx@av^O*daW9&*nqTNStz1=JLEx1cOalwWQlYG}4
zc>lfr(9gV^6DvgyS(dAP2xbu6X|ViCe4x)vqow}E#h?EkP!RkXt0T61`B^u`RZ%m)
zezsD3%K!@NWiLyr0`?V8^ho))qwuj+=(g1npw)~ADr&Bs@848giAdP%#j5>lU&?mr
z)aOXFeN0`pnd!vg13wSE3tsNGcE^Jz?pL#B%`)02*Pq^`H1S08!skxi{2i;(>gu)x
z%v@Y^X1@LZfKc5CwdG5eq-cNo?Pw#`>7sY0Sf=69rAz%?a}QTNI*?&<D{JSB43k>{
z53bB#d@*D7vLi~9@-Ip#$o9IiZ!z5ox|m3}z#r7ZTet3=V@>Ab)9!sTmSx}G+`NBC
zzwAHDi{-2Smz=xHHD~7I+Y@GHN2}g4diJt)-C9<`i4`{g*dG`y@O1I}y-2KW{}P*K
zaR;|&){<$d40mK$9QSRxZp&eBzsdLM?d}elg{ztypEoH)T)(^KN1a%Uyz<V}Z&p4t
z_7>It_|z7mQx;tPdxl}MTcoq|Vc81#X|Izv-q`YOi~sV=Hzf@#%Ws>Qo6qO&(Y)}_
zi0jY6TWh1YGp?=CyKv>omQt&^dRj}j@7h&m9lBTY|7tTmv2M{X(@^JV^}GBy6+}fv
z{jXlVYRYu?)vH(ESpRvyc&(`9pYrI^%P;>w)Cp9lNG_8XnfFiWR6L{3`c<o{esW8#
zR=yHf^YLh9d4;&+CgI$dKDV8&T)i6GEN=f#w*R<3m+QLlhVW%RGlfh{Oe`LlAISXi
zW<q?r>G>&VGqpD>Pv#7{9u=Tb=fhstcYp4`#}PW;0(R@Yc<p}da`N0yA;xKEG?@L^
zw=7w*Bp~eAfe+QrHgfAV&6>5R_x!Xxnp(fbZThsRqI0$UKiK0+cGNyOG4XlHlKHb{
z&3fDD+&H~adv5X1O&5$7`OZJ{^VF$Rm5bf`{iaQurk9!b?bqZEo^$4H9Xg>``HT4S
zyS`UydL$=5-o$j%gdrq6{Q9<Qc861^$6nK(>UEd*3)?%MrU#oMbi#as5lwXip2HFA
zOKz~pD(Dn`jrs9u!H3_C4x3lmP446_|8CFhlAWFXo$s&xKGAu3(;191E-d)(w)o;H
zr}&j2uO6R^nS8PGkWt2R=8h9ncS_oc$Cg~|QsAgNJ?rk*{U;0`$BESCdo#Qg?c2B^
z;J}%g#@>%U{@{5avmnsLkGttX-=p=<vc1(Fr_J3p_4D)d|Lykq+%N`>DokF#vBTp>
za=X2=n%|rqh6O4cR_)od$N8SrYv$*73>}WGf4uErGyD9yOP=bb+x9(QcR(f~Z{B(z
z&V!eYk5AK&-zV%)T>RN4fwf`PySeKhN9dTTax^90jIRj(^|cSO3b#?PLVt$wt;rYD
zCE(+hZHW@EC!d>kz{y39^K@kGaZ7WK8+;Xp#|0z>D`P_WS^08ua@HKspL344>A~V}
zJ>s)e$}5jGT`V;*HO=*pn73-lk|%ea3YCn4L(d<xZ@<knv&ed;S##RCIgyj{KU#|T
zR57i1RsHi<`MFZ|e|$3RS2|B{Zj5+yurK!N^}e3;BTaXNXRhH9%+%FZPL8>+E7$-1
zd{wN8udnZN=F|ha3pajaQ=jNDr`0@ApLHE$opIKc6=vRRL>Dbtl9H-5wQ5K2hJ0q`
z2LF#roJv950xXWj8Bz5*1)sKLUe<fn!GH4CA<OcOtK|B{GyBf}y<-k9mv{~v^zeEv
zXB7yoW$|Fx{m_<`r9#R7PV&Qk_LW)7N-m0r{yX&}DKpZ*Z~0~C2B%0%-Fa*iJyd3v
z{`vW#`sbUQo6FhaPUUJSRj*prlDzhD@Pj$h40oFK4{w#QuoCOGoiF{JH|_q1-^DlC
zodrMtKHwEPH*!T`X6DOmUtixYe<ll|jP3Sp6Fy45%=x+6Pg&{FobHub%cg}3usAN-
z{I^fuzD}>eBir!Y&fgzr8hmGSG_X2<CokY?a%1Dxty>Kfa?+n)6;%=HJRDNWG(l|Q
z<>ZYKjvFt-+I5G2tWq?3T~_AJ%|6}bMoY=-)M@+AY3Kw!T&rTU;kD<kB<J(T4SK#^
z%w%NQ|0AY*{r`D}w`1KI4(cbZXZgnRtNpkS!_TTuT>Fj$Z7;E^Rr(OJPa)LS;!k0r
z)!cbgE#+7a{yw)e^1!zP`X`hdR=isA;dpwpLd0s8u+q}6We4^*Bp#SEY0@O+!>unC
z%`iwjwC-hz)n}dm#vD!2UAezQ6Ara--hO=4%jL=Yo6lXIl!WTC=H=&_|5u$Jv+024
zcb2#ddnzt1@%-K|YhC8~?9Y>vlYgsDK3V8+zvk`S;_8RIH=ZAP{4w3?mEt8)pZRvS
zQvJvCL$1m*dp>ynw)XtoV)Mt|X}X+E58kYs6R#uoyTACI;Dg-<B%a?{q`<N6#VNyE
z-k{;xRaMe<mrox}+W6b-New(r^sIZ_`+xFZZ|@myEwM@sT6McWn@ce6a=!b<`pI_=
zVfT4UdUMT;cpiH@E@z#v!R55@fr|&ORroh9=RRV~E7KT%<JzW8n~oPf-uLRv9Lvoq
z@9yl}dw9C)!|$I894$my9OIG`1ua!3dgNS=y02ukd)2C}uzA6Ug*uOT=K8E%ctB~X
z$VIWxS~ZTQ^S8U0Ihqo77QbUlFfp*2=uu;obfiPuc<Gus#e#yC+&^+}q&Nw%oVC2`
z!}gDD&P)%LdoQoAzi$dEA3?*}i`K2n<0+_-FxM>q6QWhBANMDMFJ_|O@^ViVq1__0
z^4G`heRp0@d&#QV3^S`g1@1FDx6{K!>h0vK%WVE^RQa-lQDLUfHFn1f6K>bNy0TLA
z?Afz-H}QGi@ONESYc%tU0>?D*S>=K<&*oHbT(s!XLT<es3(i@Fcb$K?gKvKA=Li9o
z|7XqCoSU-0%SGvEN@`5Y_ivK-ZrrdqZuwolX4~1YA4h+2Etnwh(*5&i+qa&GZ8<lO
z9_T+j-MqtN)7JZ)9x9*Q<npJ;Kk(jEyKCOEO0Ew&8+bodKfm))$tX5-e%JBGrl5<N
zUM_O&W?L4ta^k8gmVF`*s}5RTXWqfRf+db2Pcz{i--aC*(&r)Cbx)J8z5Vog636w-
z>p8Rj?FwAz#AET}>CB=nsm&6{!kgFqGN_i&Z(!JS=~UD8#}$k$57v6??M#vV-?-jt
zbNYEX#yvBOD}0P*$_UHd*NnFg-MeP(zR;@=d)taFO}>O@_DU(NXIQi<cUDvPiNXVW
zbC0I3ShHqN!OKfaqZ!>-y}EL9bNc-EbE=v3C%j#-%K1b0<KSk69ah_GZRGZw%Js|l
zn1{~WRr2yu*7G|`2?|@5#QwA6XsUlMX{YS=g*7iDySDc0tE;maKX>glYnU`?QsT)J
zqxh5a1y80FWnO#zxv{kD_4TV)?{>srIrlXGWQw=xhSVRf&-ylT7nH}w%AVU9^{4jq
zo!vJN^lv`O{``*Jfr5mx(9o;JufI%l7GTj=6Y3NW{d)e#nsxH&bN>na5G~LS&{XoB
zDGX|!G5E2~YMgCdSR3m!t%9{+-Ku%FqiVFK?wW96_2X_Oj;5oN)&1`o&-A&+Fo)yK
z>Q%p)jy(Pt;_K_%Qu_Vz9<Gv|Cv=qBSG?MOczQKcrEP`Nxr5w!@Ji>{^f~7F)0LG3
z*QK9ryVvBQ;?@7J`r_K>1}<KietIciAEjsdtqWb!yy=s#=3BcJ4*EAWzMhU#3<~nw
z^4+7}Wp+lyzhk%le!Vg0(hCQMSyEXU>%Lc)dhh06w5H~An0v;Gxvk5jI;MP8yH$MG
z_Qc9%Q9-@ko~GL}ZTG}m-eD^WnIWGnacugGbwUnu2f7t5oKmV(5&G$GHTT?=!~esx
zWxGzugx1a|J=*f^lUkkPpWbau#T9Zh_-n46D_b2=tY7rg;J2%aP~=p<<+qJI&OK|M
zb6ubDb&9x%LUo{A=-P!JY_2<oii=8f8&rLHv7|#rw*R<4dtK-E4oe-Iy;48S;|`pN
zX7ddVbvf5{{IUNd@xXFMv*XouHrh(z$C5TW$%*<uZk@C!BQNjVH~Et>+0X9nnZLfb
zW6iRT-|9-0fBjvato`saueVRiYd>3w@WlGnuZ~qDDt!(=ptR@3gcHgkV##&;#5P8}
ziF<y>K+rNMbo;^ScC+v9E`QHn|9$s;(<6^R$}z0E_38TIS65g2ADMn;w>d}CPgkDJ
zb3Vi!e_VJrTu=LT<-3j*zwF-rh}HNo&#q1U-mS0ILZ77KW@Lqi?ELYldpe{29D~F|
zeJ@LX`8;4qV993LfAzrYA3`nL*&IKF&C7ds`Pkkw6TFtbGTJB^To&>C`{GcSl-krI
zh(<^3i8nJZ=_>gw=lHm|=*G>QEqf<ldf}EW8}7UD(d64R{=eEeE9(=h?l0coQ*%rn
zO)@)vy+nBP|BJr6zsej7yI<|eFzdB_`nkWe*QpwOx&Mvn<^JCL+jnG?If<Y9^nd-^
z-ADazR2<h_EB31Df8)bhF_!Ief4?Wa_{T5SlN<4m?Q^`n|7$U^b$8Ym99eVQvhw%j
zpZm@9^;}$7ZpiMpv|`%BYO{XT%P{F*+oB(?UfL6ORX@jhXU7|sDXsdm8(LRIor&_x
zvrlJo-n=J#e}Kyqh6m!Ss-m<FpZ+L%`!iz2D(RA5XO~~h*3AEdx4v2YO+k9cubz**
z2Q9Df-LhrN{*EQ=JQ5o!K>NIMw@0n6)x1#s<itd6qorGV9?djL^^$Ms*4w4=o_$I2
zI`t2h_l_rRj)|Yz_h61RQw`6O-R1A&W=dM?%q(Xp$Pr-q|K^Rw{gOGwwpv<RPnx*(
zR@}Z&jOZ8ao3+O@*iY<7b#x)~_W26Zy)ySdSzX=IRC2lKR25II<+TlubnR+N<bBQ8
zr##@BzRjEA<-K(FHrZckj*KZ6wy!^>-M}MZw=9Ek$@2xy(V`9vCRY#KX)nK+^7i)H
z*1bFadhQCJE$-gkP-tD({66Oo+x@qP=lcg<y&1Xj{6p<oe@tKBSofp%LiFmai+0=R
zy1Ll0vptuo<FW`2{hTMIcj5fi1KUHtHk56tWcbm)DlRl<cGxc~*&mBnmF26ZssA~4
zsm3RNb&^N8l9GN~@;}|zHy$3S{}Adp@9&~#pGptB`Y9RDv5?<w_bH#JTk_S^yN_zj
zb2{YC1|Df;EZ^?_2i(`vPP*3m@O!%P<M8nCeC9X(=Uq;O?>m#B?kKS4-i2a#gUMju
zEe@G`VLp{l<#J4lVotwi&F{H*w0IelSLM^ZoPFnQgTnS{-u?aNzyaA+ssFO~UsQen
zFK&AMkLA<MoWJe%H&R{qY;VP`b#ZedkH6i;d+W6Q&R*C2(6yHnga7W5{t>QUIgeld
zZnUeH#`-&R&wk(O?X{cV&1=`?^v}U3ICLrl%j&<sH%ho2Tw0j@S#ToP1IL=DZMnuw
zZ5=#}X-xc`C;C>+iu^9c_2uO4n{5YIX2rOiYKU#L{<v>%_4?<9=FGpgN?!e1BgxWM
zbN+zxkD#C0`+vNw*=opm#Gps)bMb-~pTZeTO-;M!7V~$W2!3e)fLCeL&Q<eTzW)w9
zkoqWi<rT?_^<A?+OWc=+m(Fb)83k@^(&b!qKWzV$p1)64{rsQ$an9-Jb653iJ6ZE%
zR?L1|Ih*0j?N2&ldkot`9tQ>WW`En9mE|k?=~<hU)a#<vd&}pQ1n2Jl9qPNW>g4Au
zx;1m`oc+GCFLlZAohi5^@CH*xC<9|1TMlQ>iF5Y?uKK$?sYuYf=e{+{<=8{<ef1hj
zGmCt#M%IRQoT#Wt?Tt!UwaV_kk!pO}>+}O3e|&nJ&m<iB_49{6>keqt?ELk<{qG<D
z(Dylyr2?+1J*X7?DQw{9qBQeUtkNavAG!qs`$DcwKJY%&H2-Ct;7#TqmitnwH9v3~
zIEVfhpZ8yP182dMjufMSbpcl`m4sN&@jZ`kI^Q#M$*R+vf8A%1=+-w6a~AJpQ!29k
zARbz4`1;08hsCS@Y1aIe-n0Jw@&l3;iq8uZHmx#C+j?8bLi`5f{+GWcAE+gmT;R5F
zbt&UHEc|e5AM>h))<pTgAEhUJKYCl`4tvb<Rc9am{M#_OL9=51qq!fyTdi9qpL#ac
zz9#d}*~9zhGvx(c{pELWlRhhGql3B3^B9&LUM}mxuCm{{xktR9Y1O<5mJ>q5*2lTH
z9Z%Yrv%jO=^+{-G?W*F<h{Xjwi&uL%uMf+1VzgyjbMwRgP0#L?wlq%t{O;&$R;MLf
zn%>p!cl~=wy!dd}GL>C{-SQr7o8)G1zq#&vntDLo&figQUrpcZbN2N9jL^rLuQyuS
zn%%1RoxSw@_L<Wr>FEVO_IQvQTC4xPWz{+1iRvG_e_pK!ROY?%So|X6ChvpxOnVsi
zbezBSbA3n7+Ep{N<gPQiGX{S=bf)vbX(b~i5sqz#xD}!wY_?2$%-U_nIzdOP@n_^C
zcm6+2^~@jK_v}BJ|FQeief<l^<s9lCSnjbXH2AQj<IU1l>mSz^1}Dy+`TK&7lIj85
z0|F0TeX#p$le4>fm0A0v<Jmu2|Ly+p^j`F}wN@w3e|+Tdt+`giZnyg6S0ya>UN04U
zKXtE^MF01ol}rK?^B=yy8U64p&oOSv?nA#9ChmTdo{;>fy4-R@fJ@cG+6l88B`XeU
zGkjw)ic>%Q@zJf5Ybwk9SpTUiS+C6Ua_M7u$F`2^d_Mb;!}~t}JYDw`G_JnyA&cXL
zWwrk=q!#o1lV7{`<9~)}4|-3;Gv#$3P0F5nSu3R~A5jG!n?5_|^5<o{_^(^e_glMc
zXQJZLyXN0M-eoV#vgw=>crX8Y*>>&TJePHj)w?w7nH;{`S#P@fJ#LbRr{&$Myk?g@
z_siez*&X@w=l)yvFaP8?CgyW~kW@I%xZ+ibpd|O5>2GT%PG$WV9QwDs;*HlIsWasb
zw_Q`jAN*&uUh&F0@yvh5;tw-9E^j)vhuvb41oO8wmN_gkOmkRMq<7Ehy|1v_U+uB8
ziyW(+z{LF4rejenUYQ;+jjWBAJ@;ATL22k-!!t~k5uuMG3)LTp|JWY-b?I@JCvr76
z|0;iMayE_gxS>9|P*Lgq!=p2kDvqgN+VY`oRo&_n+a%){`_Ao>=aTW&Xn4T7>gEB*
zRkOH~nHB_v+KW!~Zm4hju37wc_LCk%F8w(<D_5O9G$Xy?xJ$~cRr^GanLd7hls)l`
zbA@4w#0R}NnM$uv{ZmreHZx1suV++ikZ8M@*rc#Sen-9Yd8AREp0D0zKUaBVuHR!g
z@zT7=kCm(CMSXXzoOblRPmDJA;^z;NmmF`Xjmiz*|AaNHuI_u(TdDB+N#<rjQ5*YC
zY<jYHb>xR%@3(N*dU{1zcPmd%tGVW4c;@7v1*^JUQ#9?28TP0jFM1FmXlb_ES7<)x
zgtPJ{t6SWqSsp&BNn5u#<g0$<^Y6!|7yR<=E11CIHo^Um;6#o%fggJNd_wDMelFb>
zvU%^vnY!sud$w}b_kM5t8#gmHZ`IsCZ2EpF-|xoRozwjPRc_%4(P^5ug?DHu*D<Wf
zk`1`tXIREM??i`uqI`e%iJ}@dFE@tFGad4g#f<;&?2)eft0A)R-Qnpj(dVvn2s^;L
zw;;x2X&;tJxog|h!}q#p?!4b3_jd1JtLM8zb3B)9N%H-3s#MEvYj??KEwR1EscVx}
z@0u_4WlZ_G`t=rVm&dEVNBp>E@z(eY&r8!E91K-_R&!c6uez}8mf7v;E*fr6fAY*{
z4eHSSP$ww6u+!A~tMS)^MZJgLAD-UwN+bO7Y31Dh^$MF}&;306@#);6<9mhX-<{MS
z{lV!d&jbF7`F)wJNyW#zo=Cn{dvNu`^L;<g%;@`csmj3deBJzC4~)~qN;jSFJ^BBR
z4lCQ%OM1#Ysm~@GezxTOVLCx*;_XIbYel8nm7pvL@+2(w_Z`%zxfgb3)vVuJk`^=X
zJ^6FP=G2qb;aRITrhc|$cI(N%IqCj}Kc%z6>i5JwyEWBBefow+muIet`q05={UlWL
zwP8!f`rMl(-}j$detzDCG%=6hS(UClpE>NhlQyinmNH*p;=T&yPp>!gX&+5*N!cu*
z!M@7r@TYZ2kuw}WIA;9#t1eg>ADVwgYP(OUzTUFU8>U=dd7yLEul_ZUcb1+KnQuG!
ztkZ&(y&JPKVi{iWXe!(~X&3hBukE%B)nzl%A0#Jad}9>UJUad8uN5~=wwyoZl92Sn
zW*$!rw@r)qw0)mSo=iW9Xup7lv(|HG&dbwId3i_Dr0t&k(uIzdPp|D?bbdncjhgo}
zFXf*$KJ1bDFnW4P<lhzFf;L`k<hl2i?d0E66_cMRU)?d~e4It7>D$ugd$a#FFdo*=
z$zI{Vua@iR3LE1OOIPNJPMmgzRq!R}ou2qN^X7@}XSlJfqpo<T_zN~44sV~-V>e@5
zzUkjtQxWp@{Ewc-*Dg;ceE2Z;fTGf-X%BaHywO#Pe)du=_}j|pus0qG=4SV6f3O?G
zxYW%wzV=P&)7uYEgMUo&+k2?k_Ji8%*n`U}ioc)PVa;g0ZF%#CH&^#JY<7;H>Jxw1
zskr3B^?kY0v9@e7GfMA1uua&-=r3X|FKB7_Ii_vt`n*HjCh^jD4;W!2`6WHKFP{xj
z{-Pl=IWO*{y1)Ed=kNcgPx&h0wY_Vt#GcPvvn35zEQ|Q?>*uab&+fmjzr@<{P0n%4
z_m0v&{o3zbv!uDg-J<sXh!i`!>QbY%pIAeqb&S?m@Bhn7x#dqw>z|5Wm@D6VVfEvT
z2YL^j1uMDqnclE3X?z@FYCZYM`vWP0H>LK^sP&6ZZh3r0bYlF2&7OUt6U{%~lluMe
z?DqM;{=b=9K0_q*TKoNAVF?uu4UHM1n-dPSB!<T_cPH|4Ka0K2@aomBbsB}cetqj{
z=z7$(t7~<(-;D4xmXF)BQw)-v44L=}ov#1<w_|&HRn@NQsy0WS@3r&lmaWcP5godH
z)x$Z}b;~EzaV3acv#|GdDLZae_>DzQWa9J<lj3JH-Dcj+B%j{%Ia_ci_YOaozT?mS
zMu=DIUfRj~V|&M!qSS?_3llf+%}BiQNAz`Kah6Q))L*Mu(iq-%p7?!3M!D7HmB^vc
z11f?q+o%40)mtjIW!mP(<qcZq^1Bk(Kb&}Dj^=j8=iMik-RPKndGnV-?gEw%b2@BT
zO4#c7drqDBc~PkTP~7wI4c9Xj!gjq`XEx`$ztDS(`zPy;=2Y%DSN+^?r-#Cs@b$~8
z#N_R+#b3Yiq{QmGrHhw!eiO^mEBgPtmfp8J|A&A1i%;_R&fTng`A71~^*Vls+P8nw
zo(BF+6085q!r&RMKlj$r_pcwVpD)mGOSSi<>Z@rrmoDgu2kt$qKX=W~eGBt^zrIl`
z-B<fwsVn?;$E9<#87|~5o}Bu!Tz{pTY08JnOxfvAY!jqb{aV$L!}f<!+Ax6S4)>ka
ztFB6x>I+RQ-@w<>8qw~=z_YY6ulwPF-I=-Tg(n_w+}q&W@O~rP$N$Blacphdlo)>%
zEa)_h4OJGj<jc;9zx%axQ%4Nro1RiG8%CRjtLE=W`+rdCXRu7~S<8)EU;p=8vv`r>
z&uy#Xw3XzO=Sp{PIL8-as;9I)QP%o3<M{;P&F71rZjKE(Qh4LVtcwwy+hwCIuKRDi
z{$p>9Xvo*3=OL0Ed$;{Rs21<<UsP|mL1*#H!%I#Et$Zb}cPrVzEbx!e1Nl|I+O+3u
zDCINWX5`*byx>Idd+l&_p^1kZog41nF%(|)E9+L_e3pN645!J**snZk&th?)ckyEB
z*MHyYEZ*id@z8VB%gXzYKmO^Oq_W~x*KQHM*sIPzJ3l+K{Qf4rX#Lt(jTJWYru{sc
zQHgYw8Tf>od1gXcCfsctF${l_!s@rHbFI%ll6UXt!;gPzJ_stv^&ghltQQt-$aVO`
z<WL)#{^OgQB$B%tzutZJ$be^m<W$5#nl|(1bBA7DqF=zY!Jp-I_taxQzb<s)h+n*i
z_s-U@Iqy`joQV;Y>wm6(hU+PVprEIUkoD?UajSN*Uf^8q{f+fQjE!8q+5Ba54AW{8
z1i~KcPQCD~Sg<nhwC?trj1v<SPsZe4{&j<U_4I9g0oqFMSH0R|z!N?Bjq2v}`;<1>
z21s`weV4!RU7yk>!G=|KvTYB`8AL@znL|n+pZT?F7e|B)%fTj%u6x{vH|$&c_>9Ey
zT}nj@R()gMl~j7aPGI8qkgq=tc<!ISm}f2+sh(WEwxdQ}>AvdZll@WF$F{s?50LFX
zDwn&kZl*UIt3zhyOX0<Cy-^pOX2-gw*lyTWnJBUE$}GdQNggV7>^5vHN=9rm0vu*P
z4&AE4bNF>swN0{5{hK@S?AG7KJ5K!7ja{8Hr~cp1*Q%3G#xfo<*rR>lI6N@$;(6QE
zBBG*uP0HTf(7#i$O>p8f$wLVnSLrc|eS3Ge`rC%Y!?#jdPyG1!`1-2VtE~lAr{3U=
z=(}26qtDSa{q*V6o4MN3s@Kg?dsu#;+_vh=j~{1@&*!L}nc4s4_3~Awi4t}b*6-`+
zFnrdZdA#0^=kWSZTUV}FaU(AD_pY<=lQwdmIkX?P79ipqPnM;@u`h+42RWJ^%mW?c
zabeas?L#e`!d2I<UVS@tX~w=)b<t5#zmC4RxOg__=CH7^JR#SMe7Tm(I?ib7>*sHq
zmG<e$Nm+5-s4vo?cX@x`S<`lveQsz-$d@-e3LhJlS}8AJvS9mhP-64pu0Ljo8!FDP
zZ(ZB=qW!>*P+PwK<BuZ)Z@pnyxnjkSTpPLlc3q2ji?4Pbf2=Q&+{bhH!|5-7gO~Zd
zG^qdgXZZ%sWR=ZxSM{w}wQ5#qWTa)vogIanjZZW77{)f<-pE;g={8e{icsgL2%R#=
z)&6IUJVKWz%(b*F3N3Q`{BqST#u-xm$KP`~&(_xJT9kNTLrm^s4W=3SJwMam-`lIc
z<?4o<o|kMfOn*E>yNyl<Z!1VXqa(P}Osw1Y+zKP7Q2x_b`Bs=6i(#MAp15PjfkfYc
zt5X_x)cyJK@pYf1v6``Gu+`m=ujj6~`TF{*2FzQ%$#9wRw_VHMowaqCEvxYOcz?Wi
zX#O#;L%w}SlXR`@=X`!wwdUcz1ojTYH2w!hIZCV5R%B^j$YS>}nt8`JG#_*$xvE20
z`&7d;_XnB_xC_3g&CV_JkNOz6%F671;j^=|!*hFf?#jNt?%~b!`EzHUS*g%txSCP8
zF}QJ3PU#|zLlU1CcHEKaKI-EZdGC4Fzdt{{dknWvoi?rSRN9pDZnd?4GahW&Vwfk{
z_Hg&kSNAKQ&vgt9y*f8@_qwv@lSRc_3-~uIy#3YYf)=}n0LyFFKodcQu0`dI@@E-?
zqN8`4nn^~kD>6N{M}p<xicg<Di3k6leDX=%f&I6Nd_woOZTW3e`s&K0_4|HhwXB-Q
zyk_EBU!$2vBtCEJ@Cm#seaK)9?_q;kR;8~vKR-Jg%{=?U>$2oCa)}bxwxz}(j&lQ*
zIP>O<=bmGH6lR>?aW<%ad&eAgrNb^MEFW4{Z)5+^V7TmLVOCaF*T$PK8RL$v+a|B4
z^q=7!lgJILnLc(8dH&qoA^G}G1XqlLQhV2l!UMGqovZvzj?KAn?Q?c#S65eT$XB}s
z%mvy7QGHXt-)Fjf=egdSt(AfiJ*DerRDOOIdvlthh5Ci!1Mv+?4_M!1J>SptJgK*T
zbIjMZp<i2U?w<9Pe%^e5$Nbp31NR%n)qH1NS=nG%%FI_Z+ti^jHumntwN{1}hv!Cz
zxja$%WU(yDJ2v*N>494ji@$W#l&bsByK_;(SfXN1n4Nv6%OjCDe{aeCklGRD@{ey0
zYfR@}cJ0<vr%vfMwr@Pw-`<#9<Ps5j*@Ayr;`z^&57^(tSZv?5>({nzJ&C8LXv%H~
zG)qsKE59Dp7?3<*8FBoA^o`KpwV|aI^WI&WznXo+`-!bLG`396&dyGkNWPYn>2qvG
zP{NAaKCXQ-_fG{|AC$PP?*B7DYOZ{4s-*$@jK@kvVWRw(e&|(S>-B7~U8GTEHPPdb
z;@WpHZ+`22{+tsv_xk3mf)m+}Z#P_adr#$Ox$vtWBc303KX6p3$m&{QYD4;lzWsHp
ztVC~UU9G#ZA+a<yHPxMIK9lvsa0Aq8=}%UKAm^GaLCM9d!dns}<_4B+G(5&&n80vN
z@KemHf|HX}x$cC9gqY}cr<_blJ`?bOZ$W<t&vCW*tOF98^$QHH1r`-ZwD~U;y`R*x
zQ|2|x41>x~Ppoh4in0|K6%~zk4>XZ|(NntPk0sCHm|yjwi4uHg?^Hf)6)%h2mUB}!
zLj7F4n$HY_v@b6%-rrWF!S;gv3X^k@=XZ(ZZ3m^kZ9jeay7tV+B@@M-C%u2X4Rj<a
zKgVZY50|zTS(4X0eo9<(sI)1_bWCT-PgK3=cifH3B=Oaim8z?L@voV<hwH|&19h8&
z0s{>Ntfyx+OfJ6b{`|;q#_IFYy@qM^546^7{PD_fuGL)Qq$3^jM<?X=+!UzRzs54}
z<*lu+1=Hu(maP;0P`vr<^^=p;%h#-1_s=}c>jnSRsZ(dCSC)M?s{i+=xZ!T2hl?NR
z)TWfx;gOL$GmU2cu`ckK_imPLxS!WslhC~qH&{Fpo(I~oCHKC%pR8<ojN!Oc@~O`@
zmtQV<_S*8@WfssPoVqx-yJ5j`asSl5%?Z;ydi3b>Whs|~cC1(y-S{=+>nzRSWj006
zW~N_jN&KO3Ez!yCujxiU9ha06yPM|U@7!hiBj(X{!Xxx=x>=-M@|j~ds_SynZl0K^
zT<@VGw0z|&XV58;r)%v5;Ahi6{#ao%FWxS<4}8*3(#9JtI_LNqPMtcX=Xv{%!CoDn
z!%Gt-_)exe@E-o)w`QY2sO*fTr{>?i?`}Lto}uK$g@rQN7vgsB+V!hJ%zv3^NLW~&
zi0j4Vh{Z3HZL7XmtkSKtIcNQTkE>Eq>usG?>(}Q`(_g|6#P(qIr>D9chd<0U;PK~Z
zS}-%wKt54Ik8ka=>)d(acFiUXt7b*n)^nSAu_v^5b#<-fw#hklvvk{J@2o@N@wKHQ
zW-CA1I;`gTaI<5P#>0JaQ}xXqY~;cph)RX8+#mYFu*Wbp;<-D+9g((&EA6L!PX6=b
zV|L<P`PWRwR%LH0JfdZq)}6HvzI`&K=&~7)x@r9T6HoszNSNo{VNaC!XUfs!xb~$D
z&*7(jkKWpCUw!naSMrwQTNW)^^!o01-X?_`n<pf9ooJ14fAb+nQ2k@YABKeJoGXX9
zp03Q~4PNf2Yj`Xtz31lYO`D1qPpw>Iz!NVpamwfA&kwb7m*=kE=laA$O8L}3!S17a
z=f3XaJzU@?(RRG^#DztR7P-!Rx-sHS;seh$!o?}oy%#}IgD8MMUrueEwBUL2&reTd
zgYGvgWOT><jd_#xGN+R18?(Sf_f4iUrdd~*lF#rwFkkns_U5at(>^{v{@qV)azAtJ
z2EWF`QL_syo7vby1XwC3YotF4o3{S#KJhJ+cJA3z6Lxy*CL>|#qnC~2Rns%>9?rcd
z)PLN*<M`v^hTg>*R(uk7FEw^`ch6tDeto^9#ET{CmMuAT$8tWm0L#H68eLIu^yT#g
zf9`XbB&HNHXV1;L%v^r<cX}TJ+L@#ouP$A>G<|#SmbJ%EPPFC9=_<X!WA}c~=UI|%
z(T=}r=3a06mc4sFtE<)82Q{`mV$W6^E@LlPaC=YcogIbpJH8*&3lx#{4_>)!O^3(S
zRdx)27=K8cMQP3b9J7~mRaM4ozr_<fh1JW}uUz?)W5J3Q840^S-;gL)GT@wXcVqH#
z$J5hvrCZN>USgIiO5VdGvwf3L1G}Sv@ysn<S%D%?_r6=}7<#@mKEC_-<KQ66X`ckU
zk1l(vB|Nb^^lSNn51y0Nj@Ie8F9EmL!SV1%#_(8<u<J!eM}al{Qyczo-DJ?UXnV6l
zg$2*ypR213<ocJFt}$Wf=soss`XY^47u&wo-o3BJW}Utz=5+49`OE+Aj$l6#R{2Wg
z%#lvv-Pf;Pwe6a^aAss!SlNXW6P2g0^O(PCmeD>t%d$5&{G)G%^%{O|C=Dr{(9v^#
zV)GJPkEf4+D8;Kje<JYU{~?1KdmiT=!|h3?-}_CE_2>qKWhfQwUo|hgXQ$QF4Hk0!
z|K+rQe$A+?{Fxn=n%in|>Tj(U&td<tEt_qY6fL+DosslT^r-83n~q+)iuFsDr2IEb
zKDOpXe@WK9eUjZr|AoiRGxo35dzLu=Zf&pO(cI2CS`(U{X`3l6W&TiTBUf+8<LvT8
zEc7nxkH=3=PCl<=5S6BMjj^cBFfB++Yu%znN$Lst59&8Yya`P9nJueeYHG?<!tS9q
z+4W_r(j~{x-ORPqb)&yoeUlC4ui;zMw^xq2(Y?p;?_q<Od)Eq|IE7v={<g(iPkMTI
zYBhu4&Rw?m@>l)R_@H_r{pF>l?1@XoY{BsXZo^J)n;f)X<c2!OEgiYf-G^e^Q;*H?
zZtR-+u|B*1_~xPvb9Rr^)Th$|Mb>iXyqT2yp6iT`o}OLSn;RQjCH6`eR7#pL3rsw2
z)Mf5d8+cXzQ_18>&u$s`&us#2c33`Z)~uHikAGV)UAnZ{txsm=`x`GyR<2kfF=5-?
z$k6JQuQo<3ewnSRs=9X4GOx#R4|o##D{TIGC{5hq5;{Nk{PYdpF>||WD(vE8Lv7F1
z?zPPQt{cIAqUu1LgYn5tK94^BsDJ$NhxGw7r6QYxwc1wv3LH(Gt$q7hzm?S&pK9MK
zY|Y$p;<H};S<Q&UdEq%mU%tCO`4ypKw%3;LnNaop*0b9`dKMObtV=%D^K;jMXR^l6
zUT3Y^wQLpNL93p7x>{ORYkH5psNPtav5je->9H6F8^N}RT$VzY3oVt|cAwqzd8*sb
z)zQJv7q2R3n9i_TKWfVh0WO0H?TJ6S44+9R=nGo%sy`NU4b=MXUVZlZv=^*v)RY#7
ze4S;$^W1;7+1iY6Z*HpZI`Uw4*9pNJ>6>B$uTJr~%Jg7v*{ibcSEeg)%**WOJ8aO?
zW5~~RIHWXx5AzX3fi^3lN0Q}^r*!dxe}`Un#D3WO{l&$_{BsNv4>fHoQBqpHGHdru
zr(0beZ}@8#uBsHZa9Lu#fj=zs(b8$J)@Qk-FkJh0Ytg3TUKZc>9eBQK*P%^+=Y3mz
zS4QDv$|tcqS+NWFELNAlzxQ9tEGHs1`xj`Yxm}|xsK{k=$kxt43yvngz$*{@Bj+q%
zJ>`o3beqzsBa)NfA6&QK-v&@l2wV5)zGBy+nU<$sxjy-~YuBzEqj=p*3!U2|e0|T_
zMKpi<w`!MtKz>gp{}1^vt`}1)Z2r~f8b(Mb?_#>1Fjw4u%9JTFb5`fMx*pYwSRPvI
z>FL=VXvlN8yw`9&Bl8Bf=VG!7t5$WoJaP)%8yM>DH{0y(uk!n~<?cC3Po|$beLDOH
z>ocCGw;5R+KRoLCHXXE0eNE%!x}d9GQmG4q*06pFziKa)ocHGL?(Zkp)}|S8G)Onz
zXO0&W6@6=6_U6X<=!<oWZ9a!K{+@ht$(GcF*xhA&SM1tVWw3$!+KyWL2`0yCIQHl%
z8Hbj#eF$ot=;S-Yrn1QW4cFAV1D_TxTJ&+}D^SO>sdkyBmR42)M@!<5Uc+ac2@{H6
zh^8orPwZT^Yx=5rww0froSvo=xk)dq?X~Tj-;a+!IQ{6+qq&zSPvMs|QsInA?y=;)
z5f%D<!CYAdKfb&<xAz$E9Iko)^xB0FYred?`g(HNE8z#O2@>DtBAxmx=dL66Iy@v~
z%H^MdF)?RuWv@T`YV~@*%uLO0as9M|O{_KF@0R<%`ugs!^u#;MnwNS{-&F9>iJ|J-
z8&6Nq;LS5uZOXZ6B&HkX;+1FVdVO8&%R834^PjcL*Cm{sw9M<cqrir5w|bY&INB{9
z9DCPhZsBsjxe>KruQEn#%aP<3d-65+O;lJ|*>1yU-&=3#yQGLOVA>r~YAX1XG23{D
ze`t8c!zCRttZx>ry1hMO=S0sNTNq~+-Fx}>+p$~XlOvY)#yRY^a&UPPppaU;hIwD%
z@m=ye!b78H*F6wfv*|+rD+a-drj0Kxswa2!u=<r8Ej<u^;P3&_Rkz}{O^)YL`Xu&Y
z&Z>DA@6~Q!&T@?>!SdRI-Had3SAKrRYjo_7F3(|p?w1FiR_qYkom5vTz;b;0^y%i6
z6IWzKzN!uk4D_p%5{!J7^DlMhD-nkVQ?YmNw@p?Gx_!z{>|)HS)yih}j{c#(49Y!*
z$J-KrBxGC3nPy#S;?~=du>I-j>HUm-ho7lwvTZAy|CsU7#~<vSE{~cbbjoty-IGY@
z*?Ft>J=>RKR$Hu??=v?a?~$Br{J#10Ook6GX<Hg6i%K!b<n{c_R@D9%`qfN<F()cC
z)U@Ro%dNLtXYJ!J%Tw81`a0~YU#*$)OrJ9E+iQd;7Owi0k(v4O_|~mkg;)+w3l#aw
zJX`&V|L13Ce^0Tow_z<%Em-n<-N}?qTkVBTXZ~{zV_PC)soc0(sPo9ljS*`?+rDf*
zZ&!Wu$;rvz*R5M;C;o%m%xX2q4VfD;p}~_<=Bo;IdLJ^_qtpL5Z}XO)w^$?CXB)4O
z-r(WV=W%}WM9*0<x3eD~>zzF}P7QQWt-=F_WS{j0Jke)1K2}*5$G$CoOUA{Mt9J1Q
zs3?gaN!l1@U3}}rpOWY9Z0nQmb7nu)(C_&5>lb&Aq4$PMiF-GE&r1&fbH2i+&QY<_
zip$X@tbBX@O)e`|V^7x=Idis8Luxmi($LbH<-_;<_<=^|o5kmCmnI+YJ9}!?>eZEB
zF1l}Bb!t}lzfaTmdn^l9o@;);X7cZMyZssYY`+A&yu951TGi=kx{rI!?>%_AeEzjv
zR=@8biY>e8T6Q~k`<k!I{pYVUPB)9ayz`{m?1D3f$4x4d?f!lVUbp|>ue5D#Yq#C%
zI@rw4eZcztp2K&`@87-T^yu#*4Xas9Vv@T$T9!BdPkMTE|6x5dJC5x1O#bNW%?G64
zUhr32&h)wQZD?t#=gjhh|K$HxC@@_+a;t4Ut6S%Z##Of_o%!kCnB1rp`gi{AIOgo&
z-`3aqHc1+AS%kQJ3%Hu{Ew66tAMT9Mt`4V6b9N7jw&hFr^~>AWt=+Y2mv-afM)5iC
zYP#KyRM^xBUNaW!Jkj~|>C^S;*F3-fQk{Hq4(E&z)30uEf|e_;Hrgl6wYFxOef`?C
zd-j!|p8VxH!^`ktzX8wpQ(+G#6~uQ<P1*%&X5X%HyPad9xo+aI85bP|-Uzu~^t&PY
z!FtDj)dR~`{mM^1<CiEgZ`R_~y&G09GTyn|xt&kFU&>T#`Rm)RCztfRI~(`s=+UFw
zuV1|y%Tgjb(Vk)Z){?kHiEHXYot~?zEWfoU)IL~SVPm&<F3%d<JNM<o3?|mbg_!=8
z=W|Zpctcw<be{M`@kbwjm^|Qk@c!70kJ<{!WkMgMHt=54{BVI)JZ3|>w#w~iEr~ml
zw>6zQb?WTolTTU?D6XnXc6B}4{`Be7wWr=co;SOtBjm{AkBm3uxBQDpzrF2-e9PC+
zua_!p_O*BLoPEgh()ZiXUn!oRCpZ37**|Bo>FgM3hE-Me8(3bnO#QoS&4J6aIqoc6
zwRpql*Ttc^<vUlJZMyI`_F{RR+0K1g4-Odc#AoO~XKz@wY|)QX%lzg>U5fLY@aWN_
z^{-#QX51y6+_cR_8Zi`bUcWa&XIpMy;6=Ner@q}xmj@+TM(Md9|9-z893AbwJ@0Nr
z?$)a>Zf(`hUbE3{cmK-d<9$3b785RA3ab2YkX>}azJ2pjPfrUB3UVsk_*XwKHdglQ
z*RN+6xib9v{{Fs-Nb29O*Oym+f2ZqOA>tyyQoq<>YO8&+>V<x<&4qiIZFH2xQ^LwF
zDp@DVs-9o{YI<hsY-aD!uf^hp8yG*BUHkblF>3F*b^TvAY->2*kRFv>B0lkJjC^rp
zZfwZ;*Q=yDJtV_wQ)I7yKfEex`n59dgpI4tiB6msvHRZbRkQLFf9_p%OW=^Qk~CvK
zb9u*!c`v^yUjLupAhky4I(y`?`;4zsq7GlJR9~A@yTB*(zW?p*R%S&{N<(`uear9O
z8vnPUS1VGyLi=xxtUA;Gb2qkogf3tD^{bcx?+xaPFqdD9_gB2Su5^igcfnWR@?Pu2
z^&fBDkh$5PcF$h$W!qNm??>ETg)p10`c-+WG-}DJ_$7DSx8E_9e9#x(zSlf|$=B$n
zt=IRq?>)Z%u-=6I@uAbZPaL~3h0{La{a^mf-0jEDbsDYlsg*Uml)12D&C_q1A39dm
zO)axJe__TYCc&Fr+2^Brd{<u(u80bq{e)Y5Vp8}%&2N%3SWAMhwz0m~R^|LP!!UW@
zJe$f-g;%d$ou8!tL~_f9Rd*$f<t*4=zm%5iKDtTjWV1rVq)7+3nid4l(+h5Uu3Gs@
z<j`YKU%ukspP%ZC;S9UO!^7{V^hoYn)VA4x=f2S~nI_+`JGwJ{{z*z)KDJNkLF#wL
zH7Wt6rC$#oXuTo+=tEamSN5sXr{hmwI;yQy<eB9hnjE40OU~5P^zO!6{~`q^-e3J{
zR$lQ0!?g1{S64N@TUBMlYT>}JtK?--Y-wpJ&-CL*Px5RHU-UgB<$@QlrSQbIjOhv-
zn~v45S``)&^2fMqk#d8cqX5r=Q(v~UhFh1t+426<)6?v$U#)f6|Mc|q`;QM9MN99!
z(o*>N*xvLWNv0ZxHS(?(PewdXSY7zNaM^E$YZKL!*jKz_JuvNn{Ns;57!N2%?ph%<
zu_CHIJ@K$d`MTAsqq%?ccdt3}_+#S@d6Nd)9>eIgm0`W54Kn_Xd=u7gyY=ebs#UA_
zH|WPScxqRjy*;r^vb|$TSlxnE)=8f~m55Hf&!oTQxZx#_qXDP)RDQm8_}`8721kz`
z?Vii*vf+JW=(^pn5SJgUmJ*bll3SmdsmaXFmvdv^&u6ns&&@gZf8N^d_p09Pd_K?e
z>pH#te~MyvZFyP0dy}OWL*9;uY=56j_SewXPJX}l`?R^`_aqzY{{H&-pgGLsDX7|5
zKEG~OGoO_Q8_$MQ$IjdRUbF8<Qn9gDWTa$t&PLV*S#zbPjtl$i>*v*Oi@h?jOvX6P
z=lsXV$Lnu9?G;+nn`mnEX3DBxk*{_eTitIvyZxh*nNZTIXqjItR+q_sSlJ<RamBPt
z@~=~FGS8kY`DW3@&IsvqN^7)^EI&6fV8!?6=Ofgc6FwhmID37!+6R@ghd*+ze-BsM
z6hF)Hx7&kQ!ARcS55(8B)C-ID)vS1RT&YOy!vyQ?&lz1(Y|K_Ys$8?_M5vOHQ|Nk+
z?0t&YF5DN+Zg{V$R3Cb^e&?r)H#&OmFWq{RS=#e5XS%k)#M2uC4c;fbPmW(8@>;~B
z+~@6!U)d)WzfJo+JE*6UW5;#L-@(Z*pUJTLC**#ApDfP1Utg&?=)1p5*|AgWrZdPV
zzb_Ymp!LA#dib{A8&u8yzkPS(XCPCKu97)(eWBUzxQN+znGY}?uvzo?dFu4_)pKrN
zXP=?0bbBeQ?w*Fd=DU+~t@kz-o_l8_XDz>***kXkmC`+ev#k=B+}_9gI^m|sYlD{@
zB?1#`L%xcZ^H%LL%xj(-oxS^U=+11mh|c9xo1$ONje5H;cwN=yWxm=*$6`9?R+Ju?
zf7sy6muaQ}F)?>OBy}v(h_CBk_wIdq<*O}6Ci%^^k}ZRb23Dw+DK*YDnEoU)+`v!Y
zUQ}vpX!VzwkKSxPA1BuKaP9%cm9?vO75BX=25rT=!fqk4dgpcS8Fqz_j=bC1_jrz!
zX5Z0$DaQ6Izy0o&x8J8ADQDjP@1>djt)kPq@6UwqH)V00P^B^Zc-}T;S6A21!S_SA
zMz5<16seu^ZEt#Xe|S_>)rHFEbGK`Vb>C&2^SbOkbBy{=77Okpl3#-Tww29YpD1zd
zSklJ-V&dZR3`-7a6`#GHfBAWKX6DPp8`EpWA2=raeESjU{j0{d>CNY@+qLg++_cGP
zcJmTR=QbYCt`n{+KVH1^`v2zTD^|QXc*T_eaDj@MyTGcb#2(94t<Tmzy?RAl@aFEl
zR=#SJS1;X{zx8UEw(hUfi2i1sAB*FL#BG05Q&V{-iZRT!E?>4{#frq=pU>MrzZRW;
zH9Wr7G`e`2e*C#jsi$YvWMzL|e=&Mrjph3N|Edl%-B8Gw{j=!x+U<D~zk4K&J#<%`
z>*0!IT;kl$CoK~2o^4I+8(qPj4laEn6Zb{Fn%f<E;)YWwf7sQ=h~JN|N}A1e-pF>Z
zE@E-@wkyo#NlU+P54#$>@s$4F4Su~%1v_(=Cx`#Ye`I%h1KYQ(HIL53MO5Y-Ty<wj
zF^ic|s&x4C$4>ook3Ej4{wT+wRK#&@$NuhBatl`dPP)t#qoVY(vfP?E{i4Q8JJA&d
zfugL6O76+IF4e1Fm95%k`t4TwW0#yMhyTbt)#N+&EZ8&L)=KVm#Z9Kyb0T<R_-j~l
z9<BR0?Z$8OgS~5+3xuz^ZJ)RMc=p6tHr>y5HBF@oYZtDvUiE6*0fjerPHg$A%XBUD
zYVVyJ-;Y?CnU(+ER$ePN<KjA&7tddPIec#a<c9mJURCAoX894!eSNibSm!eSYcIb{
zl&<dbTz78Ss$H8`t?Qq9DeI6|af3w=fBH2K;bfo4(9o;02QnkppHEDbFq^!@6Ldkr
z{UqnS19ne#-njF(cDv}~vrEd3bO`d!yIEml$7a3rz%xgSbk<+zj(P2rPn6i_y10F3
zcw?^JLAAm-zMR0|;NtC*cV#sd_sBdkTQ4v%aHn0w`%K8}kHo*J2Urih)LU4*Tfj9?
z%OtyWx<Ktx(58j=8y7b15Kj$jQphN%>Nv3|=4;fVZQHgT?3QnPsCpn}du5J|-1(Uz
zdwSPQdHrnCw)3U4S<ha-xY)g3n&sfZ8}bjnHvE@Lp7nB?-%O*W%)Qzw>+%!#)p1Yo
zQR_ebMqT{w?(+SDGZd5#bDu2zT)e#e{k{65uV!$4nBUdab@%q_{OQ(Nd=0DSU32={
z<f%4U^XKkY-)feF2e!be_x$-eYj)a;=|){q+4v)|T~<xmt!F}VzirsJJH`H0-?lvK
znKkRp>(hRAKU03*zW?vqlgZl8-MbVxUR+-v-+ZwC-JP93S3OsG`XV4S?aYjY^XsxM
zbANepvH9!u`2D`MX+o|SU+G>gTz$3txYxA#On3Nd6qMd~o=D6L{ogUw{gsZAwDrt|
z(>Jctd%fi9>{YAWLhlD&<)0I*^m#^cqpFfofJ+<W;f-eda{8t>6$WbkW}dz(YpeCO
zngp(bfVRcYyh7K8T#a1yYu~DEQSa_PmHpXxto5pUg0k|oC9#XmH*S0W_R_3<i&yop
zV9wU?KWQg=O7j5os$Vs?_PsjerF2QqLP~n>WKVuUNlhg~!JXWzFBR8SJ>d^nxN7>U
zSJkV2>6vXxQ!vmh&5unvdo@Cx<;ICQXB!MPBMsG0PCYAD>iVp<;8MJ-Ys!X>IS+p|
zKl}XHE7VuB#OCS0xb>^%?@A6!oV+`K%EfnTp?{BD{mCG`pkV!~eJ{V&cK5d3G&o&x
zd1rj+|MOcTUme?EXmVnY?BjL8yQYL~Het|qW#Ue_w8V36M$F#1Gg;<v3afo#d3SUl
z!#-BN-lIwSqBs5q9}vjlI5%}>t9V>RqPUdvzIi!!PZTd+mDOV@`P%Z1f2h96v6^>_
zbZ)g2D=bk;xu>(`ZVTu8rFK>f3<?aME{-9P8UNYdS~{}HXKwBAU=P)`IPM|Qrmrg0
zIXU#J+M0QHuHJZZmG{b(D?A6E<^EV#{{CM2^UE*IkLC2A6)mzkyZ6w}V;cl!E3DW%
zv%A+w<EY)8v(GZDKbd@+(|=%J!E8a-KrJ2Zm8;Gc-Cx6?yup5wb7Nqq%cIQ^I@it!
zM`=t}_kY*%^_!FSv)5BJgRMXt)6ajb_%mx-%9%Nj7pXUNh}guRK7Be}Rj6}u$k+Wh
zWGuFWMzJ=OD1UEa<z`F%T&%->uIp&h*}5H<j&0;C3q4qPY{n-imG?1rGtExk_$wo6
zmJ>18@LB(j`U$yWt`}>M&1gJVx$#iPiKVNmBn=Ko6uU{ZP2YY+ZKB7U<*Vc^)borN
zX?R&GZJt(b10VNYE*SdsqPzT6XMWp|potQxsi|My-k!d%_V=lK)$e^nLq+**J~X6t
zzj<+O?M?}|Di=>HcG;2%Dw92}%HN&IT7C1u->0Xie}1vJe_IsaUiW^vHQVo1G1PoK
zDy|c=V?yNSw3lwuxhe^BmFL%fi>yAmW_!n~eO=KLUVid_)8xxqu)HJZEzhOdNvUmZ
zDJJuqW1r6Z#In^QPf)U}_ew-p>|cBF*<}f?;+xm?Z&gosD?W43%YAL{R5z`RIl2$$
zaNo_GGW(W@H1Ed>x2xyxek`6?WU=OU*WvZvv#ea@_zp|m-F$O_HRJDH?>{#<&%LWP
z_sr`p8-LG!EA_qXdP?k@zd9~@dp!T2^EBoBA#GNWU>3&8v1UocH@}c<*Cq3w6=z7A
z%~F;>z3I!|Ee&Nebv&~-o0aKp%V^H}yu|$2pW_mfO(QoMszq!{IcZ<GdV90N4%@{w
zn{VB^HGSi`{_@7y!v;E6el~V2`ErGC&59KnYU{V=+}t!VBKLc1gzna|!=4O(1%H3y
zXprtP+<)@Emi4h2z1dk=atBU*(_#J>oN-&DD=heGbgv=5L~_~L(DM?PuYQ$gh%bG0
zMf0=bX>T2|-K-Y(bLS=WNKOw_RaG}xyHw?<(xjqmZvp}XCmKsVI<CNTxGE=TPDs(p
zscr%+!FR653U?lfH$FZ0p#9SP@_dOl-PY5hJ`!z#{c^VdT6{0Htnw?YOpiMI^ZES!
zex;>fV<T$!rwFiwi{C2y_vfeUfvX=Y{%|JyTw9WL;X%U8uD^{d!me6J86S(#`DXBe
ze|u#?Xz0}^Up|@a+{S*`;LOWE3>-}grt#O8Ule|K^1#{a%^NG5uCXkWPOf^AA1bk`
zinlj$;bh^?Bau6mw)Gh9?J=Cb>XoudR%V*=(;4T*#E_ct^LXyn{mxyt_ghr$@3-3{
z_w9M9R417DdhPbK`?cTCYH5GHQ+)p8lga*BztSHbYK`pQd`v3)!s_t#Y|oD`a_!#n
z>(%P7tJm*46=g5~_xJaF4!0Sm+0&TL%(LCC_}^of&9(mCRdvhE48H|NFz21p6J-=%
ze$sbo{k@Yn6WPu=)ajZnKh(CWYQm~{UW{#zm^?K5Q<kZ|cy(<4-)GzA9^Pnn_GO+m
zliZoY-goCN`)f6+*oqf;3qP>VF>&*r)6v^?Vq3wt;?TS2YyV9-`g3A$&Gib&vcUJ-
zZ@j)V_1b3fYh`9Gp}$wY3Rq+O<hjExV|CG)mmb+hO;oR~U*q_P_d%iH%%@Jdzmja@
zS8iDRf6Daf_VX{6X>92HZ6`h>qvvG#n%$Qc>l`wuQIPB3&+taj^`dg8OVXlM=L9DD
zt*T-P3+7p{NL4vKn&a?>sy{zIHot!LDkw4IduUkLJG;C)J90W}%#4pMk?z`^oPXw4
z#M`Y59$hCiH%6?{^{nG(<1;(9r<<3t+TUd#dzIzMrOF%mo!55EnW6VGRO4fXjadJ2
z^W#+uggadxEsoGBn{Akuyhd32Zp0kn&{~P#0_FXSUQ~qnrMPET@ZAUt<zE<hOGjHt
z>0`y8DO+N1@7{m(*o?%La~%cFXzA<cPpVwKXV0JiG4p0$4*gn`d?rt+XnDt(@T<8S
z^k?cetncdX{_kjA3~HTAB=a3rQ@F*pW9_0vN%KE_`jo?YraJx1^{X3?J(+joiKFX{
z>1XXvoj!eAXyqpU4gH2`eDC%$)+}FTyK!N)d$O{L(t|AqJo``H4J|ulu;+}bnZ2mR
zWr@!VZ(nbA^F1W?JX=SsT2-$9{K2Yw{p|BH-$vBwwj}=8*UeJNQZ4`9@YtLEi##73
zHi*gVv6R`pY4Q41aa?n<dUl4p+zSpBop^86E_SoX2t~`<Aie`-Co7&KdZPOUK0WjJ
z^Xaty&gb*0O*ojUzP>ujCY^IYZ}%IeySt-ze_A#>Z`RhktJm*a^-?J6XT`Uh>7^eZ
z9p#ZS@#yO6dU0tfw{-3n!S(y^Reg5;|L?E#zW3X1=kao04W2S}>c*eXW*cW;TNCzu
zuAky2Kcym}g6XT$ygn}p`?Wm8a~^wJ*NLNkzcjDz)860`%00F4UE@@fYKyD=9V|~K
zSZ4FCvWj<kmK0hk=c#SQP@z9tCOlej;{7Dily${MUJ2_jdMa&7n`IL0HEVVAD!p@;
zL=U{*c&<4l?)LkQLa$z~nYr<=RzXWgkJs*UUzIH`DasGFo7`G-yV-xEpej4V%Wb=v
z8@A8UeZrfQHzm38^xcSS2cK=J?f#R~uywbu|Ly7e=fC+2g~n<qy=Ok&b)x=mX(VsP
zwik7-hvvl{k6ZJ$p*ZwwRnD^N$KPCUuv}Zd?ZWwe5r?bx`A=@N=A5g%Ve*3ZRdF0P
zt5@+Ss?TAX{ODuF<g54Jo}6Kr{7h6-^sn3u{t|z+$^8BD_WR1Gt=gM8E2fg;TICh_
z)wBPX2(U26E^$40<@)vd?yJ4tty6Ou=P>#NUX7l+@Po*j&yRHz^0!;<ySn3bEt7$;
zK<M9o!!-V!Ns5ei-A9x3w_NErZoBu?tUq$*PIE3rj;73auN#leI5Ry)_|eB5391Kz
z=3m*P=X+n?HSn6tg}v3^|5=-T3200X`MOV|YhLhG?Tz2xtzEQe(cYMU-DT=Lhg**x
zJ=(mH@A%b48o$;Xs?C0vTt4gEb>)rvH)J=Q>!03Od&pqV8q?$DCztW|Dz-~A9}fL$
z6uMXR_qre2-`syOKlq*~aqrft%RbM2);J41nB<~VxS>O)b8kGWYunDs`9)J?9xe*D
zvE(@XLGz6@$D98D`;E8Q-@f%;UDm4PhUD(5rF_5l^px$lG+*(`B}Z;i-vMi-qN;v5
z+f9~>SFTtg(ZM@?Ewfz2#f``Vn;rU_-^NtG-D>$_LGzMi_uui4G`fDgTD^XTVKN)P
z{hxx}ULLidPO6`oV>vl}Ugffd_YXF+d%wST^Gxo}n+eUl9+qjKVJWBY@9w_5x3_vS
z%e%J|dG@YY@uHh)l`M0On$mx<iIZKQSO`k?Z=HB|*(y!t?-p+s9ZGk3;v)F7xg#V&
z*naylwU4UTRvN{*_z6s`XVAa6>yP+Pg9DOENiHc9I(!beIjV$hxZl#@BQkNd>l4#A
zPFId^G@B<fdE+Hd{jL-7cTKIPA6xQ4^H=wYo$G2$3M2~_p0;HSTbHFQI8#gMu*(y*
zS?cHaab$m=qpHMjk^Gw@eA=wV>J0wNi;}jmpUW(@GjMZp+nrsbY4$+j;j1&OdTjqR
zmHazTT#i`z%aqIFi1&>x4CXs_N-R%Ze$szx@y6><c?D<oO|{NnCU*51#{>f&e$X+0
z?|1Fm#oQ>nv6Agn!+X~!zM*rcd9&MbG`$QI*_xL6{r@JJ|FbhMFMA6*z>+;@*{{-#
zZfnb%6?W|1v**uO1D@#GxV##F_dt^vmrqsukM~NO-<J4nJ!gqmZ0ub%i*^?Q7IXK&
zFHwEVxLs2kSM9qwP4pdu-oZ~E$!A_DaImd-mA7h_WZBX>!wnHGc0pH{KmPdRbLA(!
z7*-o4rJ1{m&i0wt{rTbi>eZ{DlVw$j?@t#9{#>wh51(dNSC^ib+GJzKQ>RYtO0b=E
z^+t*hXa&=Q087E0QK9nLnQwM>98J<c^7!NR#<#917QI37XFHBRmg+y=zWqwN088X_
zK8wl?m$kICmbnF%sB91o+nl$q!)DXdY0>wtUu!wzC~(F{ZSu;EPtOD!f~I1%wY9(d
zs!iVC%BKIdeO>?W#TvhK+%IP(Bo-Eayq$c!PxndtUdeZN9y#2R*gO|>&DQM8E3R*6
z`QhR+FZil@@zdKLw&6-f`q7nL20X8O4V^Q5D(;C^uRGkhGf_fpR>f<rIhR4FbeAUF
zys*%D@s*g4MJp28Lj_p2y9Iu+GP4X>{o>-{<CA`Ve!hI(M78JZR-I2euf4n^N`U3N
zTcC-%%dJn%f9zQ8<|j({`Kk!rU;Rpo;raafx?SJWyN<5>7qWH1QZvwsYlb;FJ)NB=
z>Q?PiE=zUOG&rx?SG{b{o<DDE{<;K~O#59`Ezx%W>FU==^@h>B)7v)h*fE2VneD>*
zc>Bulcgugi*?hj_<RsOSS64dcmfc!;urVMsbn4d2f4|-KfA#wH>^Hw3b?ckNhaB(L
z-*<vdI>+JuzFJK^y|fb(6pPN9UVpJE^>jq}-O|YHwOgeot!G}d`J9ze!U2ZAZ#JL*
z@$Gj0Yzwovnvbr}&dj`=uvtq>E9u3Bg+VbfKKJ+4zPz*3xLe$uSL(&(<^1fjB>~3I
zPi#JKx4K(Q*X#b*%yoYzOU~(;y8D-Ifmm7N%i{;`H_i^88uFD_@TQ=J^lpu<+GfX{
zEqhO{O`l}j|CarR%-$VSKeQ*zW#wEGSiu!`Q`vU$AMGu3oFC;H6`8Miwcj;GGVJ1$
zl$;}nCQ1s0tPk4p<eJSJrEC8peqS)Z;o5zCx6198$NwGkyxD(1&*=Tzb1$RjT(LE~
zd#L11(!Jn~StgG+Tvxby{<6|1^EajU_;>JIh-3%&@3M;TIKi+c%2R($)fuLoC#TEx
zRy|{pN_}fwIp6K&+L%2KkCPsL`Mk%&W!1*++vg8h9po!}Wwp|3vFj7oHCE@#Z|pg{
zojHDa>D4!OD_;FpGGgi2xov&o`lmllo-wUFcyF?g^@YhM+q3t2T((*5fBDYBUq)x2
z-+Fz+V@^zREo=3?mo+X?Aw8??9y~j&7_r=sHOwsc_7}IH1$S>f{^>f&LxnHwDtklg
z(xppl-TUSK)^_*W$elmWmwblr!2iVmikm~LRkOas$28`}GaYW{*ME6=`S~2F)R_#R
zXtjK~Wb!9BubM9x-S1RBpUdlc;dqavva0INV(I-qpUu8ge!rHh;FRWakNI}B3_BjS
zNq?E_Z^yVGc)1^syj{$$l8vWq<ZC`KZogYL``zyM`!?Oq+nxHh{MVP4zn;y`FFI%W
z+@qaOwqsET=-R%SEY~Nx%V~lJz8U&$zs=b9=hNvoTQ2+Y$k|xDuZ*jFI`!Av?e~|x
z?`lunu_%y#-h4s5s7D&1cb#0m9oK4K6Wk$k>y(?zwIf!NegRjj!@gF8v7XcX%4Fai
zdfxACyy?w4n|bp&5+&>;`j5x6maSX6c5V}|_m>Kr{R*I&H>Q~8skM8qS=%FZWi>%-
z8e=8ep0ha?h=+Y+Z`fJ<yy)%L>#xM3a}@VheO;7&eO<|m3yr&WS?&AxD|^+dRVClv
zEYmu&IsJT|lIhfw)8p%IZjh=zH^)*ZBB9t$KX%uah36)zdhhuCZnvrJsg%E8uRoui
zzwct?=Cst(5S@q(4W`#)CiB~G`TumbeZAeyPyJ`+SO!l%xdgnRb77wMPlv3mSsX`e
zm|`YvZ+xEK+fj0C)%`sky+Jpbq%#YeR&TQZus-zZAAyOTH&)EN88LOHeS&hMT#V@B
zNYRcH4-Z%#kiMa@@_xe7^Zofj=iM7B>fTBuZ#&Q?P$o3dIBDYz(bZKxa{bHy8XSvh
zoqG4zjx}p?eos_(Pg9%s8J<ey_!D|Mlb06S?2KgiqsMdDJnXB3jW+-Eh`%-o-fLLC
zs~=!qbt_5ki9GXkl{$?LVqvRZ`983(6gv3-k-)^>jYjFx391|J9eviFtEBx*Rsm$3
zCF2i%fzA_#8zbKIh1#g}AHU2ekt`Ik_sT8>j=Jc$xPPBk$xTL@wV%Ry_`?zf4n3w_
zYhP{r!&13*-@bo8y1KgfK~9nLPpkm#3RtmX#SP=GMSP9|S3o_T{i{F*g!QZpUOw&2
zZ1eZq85{*_;^X4xS)ZN<l7Ys$l)<qt9gAL^cNBQj9~-;(+A6urT8r3bfBAV<qwAfg
ziV*)Q^JP^w_Sz_mrl5Ll<j(8&C4}-H01puMBbjO=*S~!4M?TcWz0eVp{T8^);=|m9
z2D0gM_u>jHmi%d{@HJ!fV`XEMW||xJvLa0N6w?FS7IuwCTH7wSuCDTs>t9~r5*q$h
z0%QoX6VGe8x6C{uaEw89b(M*|<Fmy)>F#^0L-~(9{wUH`-hhaCsF!}skLfKswMy=o
zzl^J8tL)cZ)3mxym>rmwS8Vw~_e1BZx~WUw@g3+pU>ddHAZX^5xluY~>#_^NCoW!h
zKH$5m>UP(c&5JrtC@kRq(6LG{%JaAc`<Jk*``7jSE0)<TY_=#%TY<^$*u2Mo<g<D9
zht(PJ2_*X%3bZClY~5HJzQB&>@Y1)|o8tA4&3I(M^E&*i1)6`fXU;4VI%N8D)sb~h
z`~K}K+`Wb6+N;KOyUpHgu>5l0<iFy*e*${@nLTs=7si+Dk1e_$zegl*4xj%Shkbwe
zx|kxCi@({YTlM7MhHp}>bECRguNpk#QYpH2eBtlK`){w@Xd`)W#_5Tz=ib!auzRtf
zF>?1R)suQ}*5p64p4Tyle-3*MTM5H87O%$i#*3?dc}3loNN7k3^%X0!Qz|km;Jn}*
zD&BG8;(^{(w_d%F6`aZK6Li%(dd2tZ2Z{@_tF1L$mhgXzVm(k0de&M#{DDPqBX4Nw
z|EU-2r#<Fn$~$nb(Y#^l0X_$Fg>|ch>w5~<Xeb#m%;5YIdbL07YX#TRSXqT*GlUzG
z8&4)m*j;hD%j=rbu}Y33r+e>1hIpp)JM7Y)y;h#+@h2|yKieD6#bOW54+uL7_-N_t
z*YE9pZpdLF7$Ma5Fuv%juwdu$$D#+)BJ|(cA2RrJ?yDis4Ri0!sRx7}SU;EwnpeH3
z=-ejqCFt~$MT?RWL|oI;HGeVwaC5N>y!tXxqAt>-{@9GGE>BcKZCQQ`d}Daku)bk=
zgY;p88ZH0dXB$p!iLK9ndE?j&?S^>_N}ujW=#&L3CVxduX<LNPdq~F4U|utK{Vg$f
zh4;0ycGvX3eXxwH<nX<lr~T)5{CU0Z*xS8q2QG(CzH0IF&TE4bl~1L8Uq8xvJ^ZbH
z(NFes?+#04eP_Kr7wg{dRohdnerxgSyZatgNtEs^y^yobZcmx<t;(%)Vr`Ew*lOJ0
zIEVR(Md;lFx!fD94ft+wTR4Qy&%G=8#P;6#yNpIm7TguA5#FKom*@RmF8kcQxS``j
z*@4psVk4HH3)*ha(8pF*`0ed{8~bo}j|*|KzH=-#S{LYTSl_W`^7?g#X{HH%tKvBR
zOmlnA?jZj_;(=)LnU^<jb$3W4FI(}-`NoBX`5XA}eRgnvFhip&&h*%v8^<oc<mO@g
zH(`B{jof|~32qrJrSc_n<og)c^`ALEzu|I2Q9@N{=vC=+g%`3GX+-HCH}qpWw&GPt
zf}hevj$Xsc_gf9q<R3VP?&W#C<K@FHuZFJ;_RRiL$;)<E-|bQ0xOPI~xTUU4ar}cX
zA+@1z?|+I!8o>n>T(_qBy>aJ0*YES~CTH6l?%iM8A1UpA-)f%l++J~h{oOrvzPfil
zMqI8vzn5?Rx$L;_f6qTyuvu!Ze601sc)qra>IWE^6*+S11EsH(hR<osd#+RXd0+Ep
zy-j@m+wB?(R{f2OV%k1u{`H@XrxemoM6I>l78S?9mi%_cbt`8JrA_-gVrIw1yOaq|
z{O$52S+LU8MNep=^;~6E!JE!5dByj)AG6}`ikWL28^Q^?cEd(bDOAZQ+C@%iB6E~+
z+4b{n2Qs!-Hd`NK&3sxfGI6>~$~x)yfopA!d_0hQ!1sWh(x$*;AN>U;a+R-@E4%(Q
zPB7BGwnwRGd&eG4CHbxs-AbSOuaurE&O6?Dg2()uxa*S(Jw<{OH^<zR5!~tSvQA*4
zag@b!2?KEp&8L4D0<L<5<}*r(ZSOu|r}Sxy^x^+5Prh8)TlO@)>qMne(T)zAhsO$M
zcYG;&YQ3}il6LZ&+dKYd?|iGLWOVXudw<MLwal;V-6yUpUGj8s>o~Di$%x0pb(K$H
z?mDmR&6_)HG?eCdp70TrR98~Xd@A03B0%tFn2Xx(Z)<xVW=U&5VK6+FGton(&*WIh
zl`B`y9Lbuo)nmEeTo!=`rh-4EFRTw<?l;%l%j;Li3He6;2Bil^$!E$U`>c5^m{*8T
zeEjI+54A)IIf=H1`Bo(_HZT@g2k^v%Mn>*TP5b>#VWP(r=6d!?2MRYv<W%*o3Vru%
znVtHs;(g4kzi;C$NVn#B`C?1*9KM*A+8tIavScJCKacswEXP*Ge82ld$D&1x_TAX9
zM$b{;58LlYfe8h^zGpuln{lr4*rIoL+I(jiDBgFmJO4K~n574l-VkN@a#@X}>(|Uy
z+Q{xLR{Hg*^hNde1%H3t`g>omA^5oYshFh|A6RF^=kEU=cllqh(hkjT*R_AVQYIRU
z=I;~?x!W2izUc9J2l<&z`>L3C{bXA!yK(6jmb`T?r@h{OJIjA~i~0k9!zIhEy<2S|
zdUvC0_aXs-4aL#N7OWDyR<@nf<jY3R%<he@DaLEO{8)Ne)-5YMSlY$gpnT^$>w()5
zyYC3U`)nV6ja_?hiCvlD_m~I!l{VFCx9>agwORVM@Btq4d&wKlbuZu0y;+_yPh_Gn
z*UJc(U(A0SXUE?Dd7x18>b9eL2ln$+2x|Y|syty{e`;xhp~2Csd&O5UxIMA_rn#>F
zW!{_fjF(+h{zmn)sxkB@iPxTI;A1aSVpj^{dBcBa*{ZEKUoClZ&Lu_vdihl8!@37r
zZ)7YKv1aB}V3A|jJFb`Vf4TO2);I034fD^fJm9wK*VbY$8?HB9d)4X>YBAWVD`{50
zUluWSx%tM=-W#|5l3e%4_08V;d%d;c4>H65Ydm0jpdux!w&QieogL=KZoTW?96R}2
znk)aO@X*|or?2*?dQZF3dE(*5h&T7nC_Q+0>eQ+Ks*_J{-?%AEoyqr5!zH0BG1A>f
z^E!_v@uq@$s0lqkjm>&;-liB;%9J&2lkRkRw0_krh7cFO&Z9{`WhCw&OWK$j`OV)`
zMQHQf;-uT4Rd~mHrN75TAHTA@{Qd5BUg@yu`_4-Uv&$WByEfN6^U{)&%5FUolLD8s
z7bu6-fB5_8(WBa9eX_q@qozi^NvXRh@wsF5ZqowIZ;5BzWWTi*M&#zcjg0V57w$2%
zPLMxw^PR-)ZSQ)Jb}4`wLT_F8F0MLsqe6DaQlYo?Q%Y-WJ{i?~6J0Z3EV$@#bFbgT
zmB|<F=Oh;w-m#FCtQMLT^?ctRv46j7l6QBXbGrWW=9dcQZ7tjL+`VsQ+`LnjJflMG
z*Z1zXGy3G3Rbt~N+<(iW+^4@md7=MpH--b&@ABi<JPB44Znz%$^+Vg?P93&y=dR6M
zRi~-s&!}z@I^)Zxm6BKA3r_soaG&vP5XX*;&a1{{`e9e!yFN*L;Pb#<QYb>vAT%_X
z?YFzj5^VwYb>)B4R-MubzWVgt?~ey=ulhA@wKeZ+hLtBWJ~J99JPi<-DD|L7P&4dm
zRcNj7>XgZKcGAr339?)_JD4ZW-D__8&Ge3?ukgfqH;z7izT(yXOTX?ayVq-8J8)~e
zea=F;2>0WMGt1t)yQnZ}xui^5rC0nrp7onw@ti4%%Jl(PmnszrU;AmGx%Q8Ql=vd~
zHs9wPHm(ZWZKa<)H>o{2cfaPpC9Cw8&VA3YX71l_Je+H|9#n<O&JGLT$hV<*?qU9%
zy6JaAN*x)mFTNYGkYj=Z$2#x+JcfPw8wCa05_83#yE8vN*85vxwL06kwv<hV4IMQT
zR@Y0#E3M^n&F*wjDqJ(U)5!%iqxnBGJN~6q{i<7AZI4a&lW6mHeWJAeX6ngFsyAz{
zFHd%sdHtjQ+c|5WF0I#x-@jyR(^=3kL(uieo?}-{U$4sMYuL5SG=XnN*OHgBUNJJi
zdiCm+R@#}QbL%YG51ir9@L*$XSK(ncuH9#UE_d0o<<-m7JwEJy|M`n?aOn2DySqYT
z@75lA@37wFxqDT8e_|hh!{#<V*;}U3(OR}O(|0g^eHp{6FikCd{h{yBHb0b_=eF>i
zsq&?piP|q--C;bbQX{<a*4b!=^_Iq2{kjiU)F#S{bNzl?^5f0#Q`;t|Ib_cKtIx!q
zesW{RwJY1MPe1L~<{Wch^Z9YMw+Sgsy-%|YMQ2^DXIcGb)6FS?-wreNNcT*(*>%ZN
z#J8|-itdW2X$oHEI?T$yPKCU-xLWV6ll@@r7T<iP+3qs(`<HyJ+<4ob-}sWf)XndK
z3wC$BnR)H`qb)gID{uVWJ@2)*%aZ9GJt7l7Dt*!p>r+^~WPfp9&Xm+Qx2@O@y^FZn
zI(_q5N3kHY^Lu1&y_=HCvv$Ky-;D}S{}lKzn|0{)GgP_EF+RTgvHiPg<*cU~r01Tw
zdN)FibB3|r(MKyjFBU6f-RAlA`L8$4XCtq8{&@MStj>X1R)Lk3HU8-1kAW-2!yfG3
z=&|yL?zs)QVhyY01g|=JCkrzOt}G98wd!<vlo49X(9wBfL4{3SHS_K}NB+j%TNAmt
zllP6b@~T~4o`z!GslN=oQwwdxSq^UB`t|yn$jz@en0v;#x*nZ*^A@Y)2i9qyuEn|N
z_2h9MF7Vcg&41M<o%bW+ZTdsRz!@mQB5%KZe&Etd*jfOAlad;dAwT~=UVr#h(eM4=
z7p8rFU7V5n@pF6Jsxy3%LKpQ;=5w8uew4I=QPAS`j8&{Rw!aV4Jik@S<K(~e&Bsj-
zE}0|Ma{5^X_i3RDQSCi@V|kCW&gj(K?h+q=<-$JMuy+c3HL9{KpVn9?tv$c|?yqJ;
z=br+Cnt~IB9;j|#yRBx<r!7wzDmYGO>|ps}JeBe8OpjjO+I7<twtfD(A|!Ct>#rII
zb8eeX>+MLnbH%KF=8B?!tA5$41(x<jmzsU(Sheh4WNgg-<jZlaR}MdXCgbw9Q8V-J
zUd}o5AI=H0?hRwvYsh(cgJhUAv%+L%<)yF73KA0^F1{XH9y`@#hl^67!Ug7tOItE8
zvr8xYxVpOjUj1tF4EK+_Ds1XvoqrW?HC$KFeR%!OXR};Qx8^fMFZt)GHu>Tel{Q}K
zZI;VKIhM7DYcsR+{Soy@UH2wDI9hP0oI~jEyG5sUb(LnXJ7UvszVvh%VtN4F@4RLk
zlIXVN$4@mu-)R%qhgn%zl{akP*H9+7cf#^}MlZD+zD@jkI{ZMB&%%qn2llWQT-6QD
zp1Q|e>|K@BZ8^z+SAlJ^E-Lbqg?@#E9#73QYn6Ge>+X@{dSUVNt-4{>kKV7UTE41o
z)vDl?3)R-I(hI)2{ZgFf)A>G;yqh;3_>mWq>g`jSw(Irxw_EI%?<!lK%s1_E<GpuR
zxp(ltP*y4}Y@W+{XVt3aJBDgWsp6X^&g%9_j%PYkn!BLy`r*{9J$!SXJvp#SQAu~M
z%atiS$sW4?>rNML)R_>cv`M%?Ak1FvD9-}kg88fZJgRHwt=!CUb=}^{2D91EoV#$J
zBlPdyoO_m=qqusnhzeQ;hnh1?s;sQ+Uy}d+=H}<UM~@zjPL^8}9JVH+&_|+;|9H~I
zi43cLv22ieVO#LvKqarNe_-Inbth9kx$5LT|E9pPNlfJYfoX{nZruB}98THE$2_a+
zM1ulH8@uC$3yERLS5^d8&R8z|V66hjGq>&GAt5>Pk$-00`6;Cxv$@u{_tD26vlAuy
zSj%GfRD85NP(Nq$EBPCTAOD;64Ka=g$}At(h>4kPX%4q<i}!l-f7{vw{d7|)bID`>
z0&c#0B)v-9BYuNK+%JYIS*GY*uD7=iIEkCvz0!SA?et5|pm5ezxy(u3I|A6wNq3zo
zRQp?7*3`d$<Nx*hcr8=(OJ4gHzi`nw`L*Jl=0(99@~e+u5WTUzE!K_6+4V`X&Z4^X
zto6k<!l#e?5H`3bYb@G$U-ZX`-lrK#j+aYQrv2Wn{b5^2$EsBwd$?jiyXLmKxLjlY
z#khWT)-{HV@QU9R541vSwR3Oh=uCdd@t{@a_;!{XN=EB)4XktALbm$2+++FGd7^vO
zt{YeX?+~fD`Sqi28vkBbmvskTNy;}{if0wiR5f^hZnIL+v{mN{o?l}-J>f;8=9fK8
zbCi|JSHCKm9$Cm6#-3Ky_k3QG$h5DYL_SomTG#d1aE-~quS!N5rMWIo5*FA*ZBk^u
zm~C%pdOYIcuhXtiL_`0c`Ffpehf8SwipMvk=Wf+wR^d7PZq=++(H}jQ9eS|0>gy_w
zrUx=w+}F1->3OJ4p06_bq<_Pn2%T-w0xavz4^>pDOg?$NVcUV(t*x!ouW#)3-8kFy
ztChS3U-2@Nz^lQB4c^?oP`IqOvU$;>MYUbs-SNldmUI`GnqPV$@Uy;7mTzK_*4Fio
zO**cpeinc25LBMEE@I;&p#`cR-YalSyZUejIL_hy_j&i5Q|2n43Ex=5YV${Hj@<f^
zoS0keQI@(BR_qCVJ#E^<iB(%OBX9bz@~DdA`Bzu*^w+=biWe8XNY#GOw>;tc<q08c
zC+sRZU;LrT_;cP~%|Gw?wwzzMZO;~wa~;Z0BR?yzGFbUdE$11Rlln#}34TU<hU!(X
z_)XuGw`W^3tuC$M{a_aGtmoX!A3Vj=_NXh}XE?w5mB|Cf2abZ0&$E(Zy#IPj*6{D)
z-t(gGV_$T=<g=QY3QF&jj-HBs^s45{fsZpDom=sRSI_#Hbk_8PT}C|Wd-atjZ?s&w
z_TPur87x=(^WF#>WUj2sli`}vbMun@F&WRhcWz|u;l67r)0jHNM|k2%B_qDoOKk-_
zQe#;ToImhAkH?<TdP3L*Tk)8KUnWN6zTJI!TW!CpXbi_0fr<VuDN-M#LUWJK{PmZ$
zc$LkAb+xB98c9r!{2k%a6&v_<=Z;5jvS)48Vm^|}zNg`CfpFB8j6%<4WsBW<PigDv
z?PGqyy+^3~Xr7PS<l_lPi_BQA`KwLVZ%eH36JU97n&5G^@qgmI$cDd%3~U&xCqF-R
ze%%M}DQc^BDHbSfSiI_<Xxl@%b1Q@O)6UP^tHg6S^z_LmtG<8zzA@s>nx>{EA4$2@
zmyXXe&yN$=Totl#;hsZ>4%w{Ae(PE(HiM&NzH$0F)*H_Gf(7ZaeMrj_K#Ae!UXM>)
zm3LyM$MWr#$h@><m&?_}`nCn@J)J{U9$xgQ_;kI0;a#(pG5<;hODuUJBl*_XXGyBe
zwRU*;^Tld;W&86@uKN!f{++N+`e57Z!~DToo1I@B?!WxdOTAXK``};3TbnHJ+>@`Z
zHZiJKtobH;=Ys;zx|2c6&pb^(wjsN>y}H56`jJuspTYT)Y)d~21?*W>t^K8TVn+<$
zlhv>Cm5L0f7WpLbO;lF;J*E4EUBtmp-)1z*h1y2D%sasINZ4@s(RCrb9d@c~-=A5Y
zD=AoCdi=!<sm-g-2~CW>Q(?xQ#~ydKXkFkjhTrZg+b&to^t%0~ej`ttMttH|7qQ)i
zHi}C36EFQ$Js^GHSBS1i9k<w=c~;9cl{PVdFkh4QdF_Ghi%G9nSux%?>lvwAT>O_+
zEjCnn)vv~m683M0)-@(=3Y)(&Yi9Q52$ye1L&|q0pW753YWj<BcjGJ8tM^NPFEQrP
zzV$D#?W2v3l78a%18FlhKiYi4v_kBM(dn0Snr?0}KV-=;_wZAe@;>W?lU(*eTl3CT
zzOz_8ck3}mp|(W!H5Oj{KH~2_{QLVmy=IQ6xcL2!)S#LROTDK*j+O2F?%pF|m~d{6
zrTXeuTW5s7{pzAr=wc(czWcC}7x$ZG``IQ>x)l;SpZ9RVeFctv=Qs9eeyp&`Uga;*
z7S3eOoUSg^DgO9l#k!X<I}KL5c8gV~&vp-uo$zb_o;`bXzbTw+EqnKVk^)CoQJnyb
zqtQeUp75*Hp<m-~*p}A{u<-h={Q@sUK&j}X2~+h8mt&{64{Y4|Zj*}d^~I;z3Nq!t
zyfW5GU3u@9Oq!+a#Jkl_SAH^X_*YeMLhi#Y^?*3W{=IB}|M5w0Y36_DdY*5hd2G#}
z^PAsHO?of8Fj7``_EXV<D#lN<rGGzFKO7&U`Kj;i!)>cC2D8sDR@uXDnI!+k-*!`3
zx$)jD$7}>c|8jOeSud*IYofeWM@iP8`KP!;=j!JLl46<jZ>94+3+en8?ADfaZPhP(
zoeS1SpJ(2-S8)&7DziFw;=X-66?WI_?%0{89$c{MapT8#|2rkOO&6Fcygg4wVC~vX
z6Fj#0Elaji{%3sin4(g3g5!gu5s}Tt2JDBHn)cdXs<(XBv*Ou=jx8$>7#YT$-n4g?
z?XA?*Ka&#w+FW|3n)}=7Oyji7+a)n~r}5mLWctQjuy{l2t#6UrHvYM{MwD-Y0grW}
zc$s=m5kF^Bg4eQb&h30}yLN9(+IV9@hG6dZ|A!ML_A%Bll>}d%y+ABJhquFHe}&Dz
z_Xa%itae9w{;%hgHhXivnVo-L<o&u}7RL|k4S4ifwgp{1d?NPzI<DAVC7IJ^bsO;T
zAChyD2A!A0bNIs%1&&oqtBxjZe7VwRVpmt!l*gLlLH++ScbbG<ZEqB~A)%3bYs<^E
zmU5^gKF2p(MR?lJ+GIZU;<u|izG{_tE}2uZdD%0I7k3W6DqO<7H2;d=yj}M;Ic~eB
zQ#{}NyYv6Tp1=DGm!JANyTmAS)%&_8{(UWxpC?4{n7wR~+tThCesyZR_(6OB)jBbC
zPvTeQ**`VNxGNO<&ZReN!ogonWp~293ts8`cAz`r$o`~HLHf+4D}CQ&+VCBJGkfLl
zbj=UvWw_d_uNh?DVSFSbmCq2Jd~eU;CWRAO5&mkE>kl4_y|=UYxxUd>&ZdMsiMH~j
znWDQ}5^rpp_f<{o$m5UoyY2StYiU{O&GgyFm=hHj_s>hB?Ki9Ah8@%FiV}r3h)&yj
zDWOTBLY?QZw?Xgr#|_er^~<)uzO(c5_08$$<Jh)@Ty5UKGe@eh_3HQH?nv8dnU5m{
z+aB)U@cQF{1&+<DDpk=&FR~}>E#XRjlF=gGaBk)-nSalBmF_$o_H9*X?(SRK?RKlK
z?)~x2z2eQ+SFTq#Z+x$pvEDf=ueiiF^<=I{a$sMw_S$sTNp}LSdMaJw+bsT!adN0>
z_*XH1<;ANw1$T;be~4rG6BArme*V^BDcz>HkdQ6juC7Oq&-k3|vpMbTx78<qGA>y4
zdS`v|=JfOD&R;tx`h{^q+SyrKvwA*?iHPjspVKIM?j~o28qeW0)Av(_U+>=EtHv$L
za*)I4Jl}&;20Z#+`Hzj<;>x<yTN7{W+E!Qp<6*n-26HQ=PdTz}U*s1=uMS)L>w2O*
zxDNmyB|QHs$^37V=o>a0o+n{!HN2k=i|lx~@J{^uo^y92gLt2sFX)*1=J-3S<=4LT
zHmv%$Y}Nf$ufp&B-1sc;YUC=bs8IE)=f`&)mO9PgsUqaQ`c<++_JgBgYoq2?T@4M_
zU7Kq!ICH@&2E%X(wb^R7^xoZ%Y-Zz~Wnb{%fSY8w0E@q>P-kzfZMSnnwd)g~(&km#
zpdJuIeNp#&lT!+^w$<PE?AozohjoF<hxaZ@AB%0|)*HodjCivw#i&v!%;q1Tpr!Wh
zoh^wow3t{vlnSuqAAS6B&M_gDgIsHNpn9`EJ@@H(D`AVt>z`;%lIgl6y71b9o2CaF
zcVBulnLT4>_V07D8q8j=D`xyund#B9{buOv#RiW*R$NoaKEgQ3L!~eLYGA~#YimI+
zS{1%N&a!f9=+{~wqgAt4-LuQNv4NSLUoK{8nQLI+#dQa6=6&q@Wu?AJu>W{I=i!3j
z1@Z+|iHQ$Q5<K*Nw<St2-#VJKu{ZRqMyPB@>LZ_w+uPnA?zKD@x3?;kN8aww6wqC0
zjj|zMPl6hd++1AyJhy6UXh_JmJv@8h>H*2t*4DLcywcb7YyA!z*vRbQzQLiv{O{t8
z&qxb%K?Q!K_YK$QjQwk0CSGw-|Ng1MW?qiT2~e$7zo0xNRGlGIR;KOY&xv2FUAhZa
zzbc#YnfXE2qeqXl4;id^8PKV~!L-4rY0;uZmnWZmGTUMMr%#{q4;$3Dxa<qPT9e@a
zAf-HSeaXv9Pmi_DN#>1dwPgOq(0tfn&a;%|mu}kg9M0-%3i()g{QH56e}8>ly_$Vj
z*st&J_ov+0kmx>r`t*9f5<j)c`t6B3(gj#H2jy0Mdt<p_$BrGm1&jqrm6bm~CQ9@%
zE@L=rxO4s4*w3m;m$c>j>+jw`pVk7^Z_77kWbjV#ZH!f3A7a~c_VP7zEml_6`ApRe
z`OI${yhBP^3aksHHbl6vF&^J(CEn{Nz;cpL)@lytp7&vQ1=}75mcDo-zUIY`%Gg~c
zKZ6BWf~Bf^G}-v&Y)r+vW%+g3%^2hQuKj*-b#=I_0E>9n3Bv;t4jX>H<&|lUJs<Qy
zFyVNG&A(&sO~d-p3gX8fE2Ns+yb@w3&z~QkE!e@x%%*ZV?CzBL^XuK$v7bDDK7QUl
zJ&vZN2NMzxx8=qK25xL$RmL*yc+y7Cwb9%EEmFKGB5PH$19TWn|Fo%7uWEcOdAW4@
zv|b6rM;9hdnskj}W5gPpO*`Z3>i#u+sZH7#QThMh-|1J%b24q_&!2yvF-+9tyqBZn
z!R3eB`QK0RQJW23_n@=a*G8_MvqF>SaBsuhjXm>35A<xyz1_Di*KhL4Cois4ygI@7
z^XJdXnd>%V`p4$0V~r#`7LVH0n_Tk{EJ2sqJWXl(8h&j*=6_r{e3xo``7?Qg+0HQ3
zvTMn?y`LTWT28J%eeHpC<XQ3bxymj{w#P17t9?;C`Ho|5;~rDnb*4wST5l@VtPt&a
zv$uKQ)@AHZK2}^ye6pw8v5o2V+LsI0EY)FN*IwQBkaxA*`KW%BY4-HFk50Z{8qG7$
z=|-w=f9hJ73Q>#2;r_ajmz_UW*u0h~`nTU<eZ=L%5#|$)CoaBxQDN`5!e`f%WE<u-
z@EwqO;2t{ncXi)}jRF&!8(yyZ^*GBS%ss()dj!{+kgKklx!;(kt$eke*Cwnw;k3@|
z<?CO*R#uwLberM*>a5<c^KEaUu2WcJZ1c0Xr2pwh!9#4>RXW+0_G^4TO%E==z?xm9
zAlIKR>-cLP`<=PPzwLARs>@n+uZe$}ec+7isVP4{oa6uSIw<3^jNeV;?fdFx@XGtO
z+}(XhZ+7VYeFc(#Hc1@wX<V9m^Y_bpl6)@$cmBCoG2@5#*D~uouIi;X_fGb-K6XXu
zM_E<gV>hNR?-oTxck-~XF?%jxxgn6jRkLW-?_Fl<jN+?a9ki6I*{Y~?y5awdtp8UF
z)^s;mUka;d<_WlZJ$80}gXgL$C+7aE(iKLhpLvIVwdZ}gpYL%7_a5e$HLK>kUyJ9v
z!?kApt7fTJ-Rl`2AqM>Bl{N_`FU|b@%!d1GaorR1mnXi-wtHn&zT33D<kzCW&|4)L
z8?9q+&)vQ1?0N3@S0`P%Xp(<v=36VZ7M>|#XD&S2IrZCmo6K{|UVlyeD^~4&I&Jo3
zbzO~E%jTup_0Og+&42YLReo{Qys|sCH%j&fFNys;H$y7hJMw7Fv?;y`-}3ce>F?jm
ze8sY&@b<FGJNz>7*JZD}xhzo?2)=sXNcaCm!HHiRf<j|AE<1inqQj$j!OT^9aooo)
zab|S7&iwzscf+*Px0ntWW!+A-m8jfSaAMolD#is$oZ>dC_WWhO^Y?qt`LkJf{xa5B
z1X`xKC!Uyi^R{jb+jRS-J%3a_e{-xCKKG~i>8Hc<4@!OyuW$IbRsBvy(zlJZ=E8cF
zF+UTMbeXR+o~Yzs@cqn*YfdhHY+Vh-4eg<(no2(pC?06=xZD@fcH-8FvIC2vqD|#I
zwd`M;AAfiDxoe7h=v)pNPLpT9w@OctGuW_3@b~&&n}qNMxwn3?H%@P8U0tYCkG2@*
zHOp($$2kkqYrp49WuKlV`)gg)yGzgVjfy{hp4D^1rn-!0iT7-;$G7*Sz7GnrnzgL*
z?W#A@sSiKpFR93z$h76``;&IF_bRNNojY~o+ikM!r)NZ_zdp|`$DpA0^UbZNdN&vS
zjl6m*@5V2KZE^pNH0MPh*-`m%*J*Q&<8~j{zN!Ay_bV~i*Y%0W1BM5zp|z&D(fkYK
z4WdK2@9v6o&|lEMPA;=Ex?x>}V_L)Q2H%Fm;fFU~*YIO{n*QeA{1?~Wvd!TyIo{J?
z+}PjvJf!rVlvGyi4z?H0%=gao9<{WKV+qpa5)YXEroBz}xBm?1*X<{E@g0agz;V?y
z@Ob)9&nJ&!@`Rer*9nx}xG~Lp+97xQgIz^8Rtdk^!ujOr0_W9j{Fx_<W^8Af_2i)1
zTSc`C>s0U5w|)5Q^Yrw}(A(QjwG00bDZR_N`+)1u57E4l%HF3F-U+?9!4~!W_AXho
zw(0tU+q6TLU6-i1&t$>8V_Tb9J*(P^SI#R%S4FYyQBqpZ2wLAz=-@55^PZ{n@>TrZ
zCn9GU{u8~PCjCGzA^SnZo5&qP)pk7rS0&e-w>eYzL85HFd~51_8>zj=T~rz+Z&ov?
zGk7;F5Bd7^gyk1TJ4U;L-#l#hm~ZW@y~T8X#Vg^9!r~KU8}=O#b1*bujaa$r`!$33
zm6l$XDq=e<XLMWIsU@BN7vK2&PT{%ZDMz0%EoYQw&SxxNm8B<?%B_67yRW|XLDqw^
z(7BS4^{O9wSM7T{Z9Svi(K##C6F-02v&wGLwfkl_Hdh;)Uo+phQ~u4YIm${ac@`YJ
zvFB^xRmX{TyBNY5tdp*P{`g|6(8T?To8s0doZp(;nBVw%u_N<43w6f1jW6?b)~{K1
z{>xRb9AA_rUGri(j#}(B{GENVMA$5L{rOc-&3@Xxxb!Sv^7gtF8i{}QNYB_*F!gWO
zR8j7`yVyk>RQhYps_UkHPX4#a|HrrK|9*X)bNcJ?`26IXr&eD5b+__xeRyHrpIvW^
z)z0jn=&4%1c~6ZQL*+)XuXe}x*!Z2^_|on`<$<;5GQ?6B+`gv0X&vi@efO9@UuiWq
zoH=L8=f^n@iW6!dus*1Fu=}8YX5)jCy^S+A78#$ZuwM1-S?{TW2cNc-8osfex?k$J
z;L`<jqGT^Lho0+KJ-zU^z|$MnQ{u|CcZ+D=Wz+s%o8p;mf1ds2>eX?3-9x0p_Rk3`
zz0KMmV!q4HP-+)%n3?>768S}E%D3I#Bk?D<{Z+E{L;tCKJ)(N2*M-{6*^zzr`IloB
zH;N`)dKUDwVfNIcr*ms(Kf6%9T}Dl{%tM#Aj&WN_-)SwEp3lA;e+O>(y}<Uutz2u)
z>iqilyVl2(zrXFA(fEfwfvLdc!^+}ijdz2uCtUKXHB|n-?ZE4GZEjuKjn^CMnKsAF
z*Y7&9aH5%bz)KyL9TF8>Kg>5UWiZ?5DIH%Twd1dQ@=ejj8`G~DJb3aZc<R*Dh%k>+
zldrN{=xq8Ma;DLOE92d*yKR>5rJbyE_^g+&wHN>4o${0EL7~sCY}Id)KR0lTF@#yl
z>^ronW*>7DV}C+l&)1mE*Fxgz56(IASGhKarRU(i_3smBDxSA&_vvD8Sa=})#@0E#
zmOk(Lzg!mo{pZKot*<$3dQ%tudH6w60o0;})+v#%B~86PZBeg&vTW%j>*)3MOMPN9
z+P1%w{pIO(P<8I6Pn9+1<qc&S8>OSSSO*`NqjdkQ?1obr*Vp|#w<T|zDTC<ApnLO+
z987k*?Em@HYuC2l>`S%N8K>!PN^SofCi{4{W%#Qj@%gH%<zK(fIel|ovW60GSL~hT
ze7W|AmAa~v+vbFPbIgAbs>6KP&#hF&z-TYCU}m#qURwGj;i4eFw~di6i~QcX>}EV2
zY8uY?@5R5LGX&imcIq9nioX4A#=*?2Wf|eikMH9&(4Bo|T1QT&q;7rC)vjHA*S}6=
z&tcICyqYDXuB3Dza)zO{s%)wChy2jJMr(7~6Q=Xj<}{o={UoPYNlBX7Gj#6U#OP}C
zW0EghJ1*baT6lcsB+W;+V(05N^aMF7UApr2zQ_;P(CO*cVagxXb#CoE_dSZs{Mou2
zwIR8AcfZ~iIsI*gp|N}DbLRGC>&t6%IwjTWS82|Qb=k%smcB|f;Pzg&O_hE@)fdn7
zrTISC@b=-)^$9bpt^eD|pOd}$L-5JuX9ssgZm2Jh);s@UnsxH}Q|uKFPoLU){N$>y
z{I!#A&$u_ALEfijaoLuq=W<)3)ZNV2F1=o#?ALQq>62|5i#+q5c||#^UR_uEB(Y)b
zs(JGl_VXQ(Tor2c%dXE%VB+k?p9ks=e4glQzWP<^I$z;4ja5^ngS)C58&|D*H?NxA
z_|N{x!<Bp4Vix#a4s_XfV3T89$@$O!nfh10x;fEs8uQFxmCX;1$t3l)&N}v4wqVaH
zy<VBuEDxT^@ELo$EV}-aHT180?6J<&Idf+JdLulM|L(`&b5{i;wjDpY^1Q5|B$LkZ
zIWo_a&VLJio-ut9SM$b0AAT>fb9PNpDwx}0BXBY)lI6|ZQ&EBw3lH=vO?qy({v4BB
z(ACw-$8WK$xSoFVR^NH#I}grB`TyLOqtGjHBs|Pcyy4r~@`b^xnNQ|lnt1khWYft{
zpLke{ixng{K7W2RYQyhi%BhRZj$hC@-&7c?J!8*<xMzR9u`$eEcU`*B{<OE3yYa{C
z(H*yLPKr8KUd;aDdoj0ElFyr<_HEu9J8m`xWtP5Vx8e5bG838D?UE9gvU7Du4TBEb
zGA3`=Co4~U`|A2c(r43?^zDCJuN1mG$=H6se1_ty<y$zON(oLpZE$ni%L670TwL1R
z&oK+m)Kn_(I&phqVU1kpG&h$|u21x~|1D0~*wIsB>K>F^CO(lf&##VQndQleSH3m7
zxXgX5XmxC<-!av#F%6O{mn916+jpM0m$`hK{e@01=BQ#FuRT##6IV@J@+2bWzjVim
z(=*PT5<eg$xH4!>q{}zqiAiTP4ZU5Sb)IO=i!K(d<e1SOJN>6pQM>W4<=^C$mHInQ
ze4bJFPbFbaM~+<PWOb$O3Ez)Zm~UVG?BLdykGGvaqEaN*d1CLm4>Pljqg?VzzTexf
zw8_Cmub_CZb5y;0m&eQ*AwH%qPh8J<*c^Cke|qhIFPFBZTYWoDY@hgaw#yS~!JP+t
zE13-3UH;A57N7s-mLKc0t`i}GmVPdBY<z6z%8!Q$T86sJ+V#J``^(1Vum7u?mj}B(
z+3=!lyT85Q%&xnaKf69zwq>Kpu8qsyZS7q5UPJd}tNwDQOSY3f%|5XBImiBcN;O6f
zJKnJ*Zr3e(wd|bC1?IB;FMsQza{GL59d=yz<7a>I!(-Qd?YJK_<R)z9d*bqW*@nNz
zrk)ml{_Mk_sn<+%L$6xSDE_3gX2$n(GXm?Hs_#8H^gHt$zsr)&4jE;o?K{5z`ftEq
z@T=C|&S+ZEgH-c24dEcS%J1Kg^5kCn>9<;Ji&me^ZuVyv>K0rxKHbxCVz$yJ!EZ79
zS+oWICG-CF@vyX)v7hie{lU~3CZVrP7s)06vpf57f0o^y%^BVg=B>CK8@l{@;I;yP
zpD1l9hYupt3We6nfA$X9#67z^Ekca%M)At+9WlB})?FULp>sdFPub6evg-Q0Rl^Pb
z?{3M3H!Gg$*2*`$d;LFnSLu!kdm`S>GW!Z!3&1Tlr7zX-<&CPZJD23xc!&GMZQXOT
zN`3SBH2o7BZJ(W9cz55#d2_i=oL{}AbNku*byExfO~1d%`=9z|b)zRvvCrS~>3IFm
zcrIZfzGL4p+n#Czb{BS^YmXJqJec*!(x)mlU+43qgzJ7TDdJ}i$nPp$yFufox~od~
z-}Ubeeoj9(L*%sNjL*+rY$@Aoc(Xs(F!o<=!)c}4`E1`<w}oFdi&*mMo<*jnU}n1{
z|NbMdRM)hpp0?3dvUE4?J~8otz=Ql5xyz)}3bLnP`;znE<dnekuJ7s@MLJH1Ds3vh
zqB!xGafI2?ws$e#Sl0<moP0-O+cBeRyQ7<8cO?X#Sov9^FIDAD`(5|;#7m~mm->p=
zNMG)op>n1w<kih)N#XO%{~9fe%MK_#SnN|)o8J=qUwLD8X<pQB?+q)yRvU7z4vesE
z;J$n-mc?eS=HjCl#doK>B^3XEuJd-&M%y$G8v)}lb-aJnw+6cK9eLONd*hmEXE*9J
ztTmju(ErZ2ymw!delgzp{XW&lDuemWy$Y#{Fqd7+O#fS#$>(#5F#H#pI5*b*c+&Ux
z@hkUSf4BVC-f7bIXIm53hs9psqxq-OTcW_CM^0r=#l{QUD);VMf9T}y!%GsKPOd$)
zJDf}R?&CMx${$?z481*X+w`j(j1@&DQ`8^6)X%k4D~RHqzN0#Q$1@Izx<v+M9UEFV
z3+hKRuCKlR;WI<XSM$(Xk5K>MtFjw^KaZcGob!LzH}z>3Kbw6JP~-i|GvR>D&8-_J
z+*<$NX+iFl&N<B5D|{B`JpOlX{o#Kv_q6UcU&pp<<*VA#JN8!dZdEvjy1T~BzxFX=
zt8BgT_w99pVpB^F&N&enRJ<opH(AkWp7#cwh1mwn@7QeIrC0BPx|86){?C<9%2+{7
zQ@?+!iehU$UU}KgtZQ<ctI&2~-Os+9>xPQ$Wxu0>j3RxLraB&ex+`OC$F7n~mdXu|
zGXj6whMqmjbVIgVFMh?U(;;7#Lv6(mSXz8Lx+G{{z}2Ixel@O=d-SA6k0CDfYIW$=
zL#`LZ5-vGjRhhe~=XY#qE%Rxo8yuH6&hI=a<0`po)%KOISk#R_ndzO1^oe_A^MEUK
z?t@=*drt0<dHv0v&G=31idFkpy%IXpV8Z_@WbrcVWr6mNy(d>$#VE7BIQry}pUR@!
z?_RW?oO-v#QfOMo33WYbrDxyna?bv|Iiz%*_4M<G%9*cX&K>1R7hmzpCv@)ORs1Vn
z*~i+aGhbi%N_|z-x>fHPw(qj+Dq6lOZuP38t9}_id*gL>Wy1AOW}&q{q0e`6yvtuC
zyW&+wXf5OEu$N6QFa7uU`uh8lRdP?(J&axTOS?e5VAhNrNu^7|#XfiD<$j8Fsgo?*
z?-zFU6>C*i+Ll%GR<D}Bv-+uDLbjmiOXpagnl-B$SDg#Lnz`zie(2tdvHd|ltFks#
zr%sBr=IegtcQ?D+(7Av!WcAzPMXUBLSY@Bww^}sBt$F#ot(_CA-&TFETPgohe2Q~k
zVB8<I;=+%M%bQ;N=j=#Ioc(M=s(XgKr=R49IYmE(ug;$y_;a=T@mt^2kB4ltPCozU
z@y)vA9sepGzB;^Mxwk~bHYUH_@iS*S>aGzixNbak<zz3*z@qI}-!)sR^M_om-}U|7
z>JX`2*^9KNg@#1WKFNE6!^87#Zs7U9p`rN&=a0Hy+9VmKu6c52+qGw&mYSPRE?xR;
z=eF1Ob6@rKg-koWC5HX+Jk95ce7EExmYoX_T)8yi+^$ZPv8?C+RgI_bIk0K!WyXb>
zan`3!JvXeqIGOiV@xxE~6>pd4e!2Wo{pES?cgdbNE2emz{3qsXp0>NMbzR$urqI{3
zpO<F7`J~4CQ0z>Dt;7z!<F)UO$w=B;y<Buzc~ju+B)28!H^14fTd<(R$7`<v^Ufei
z(`aR-O_MwJv{^bFW8hC}n|rG#Y=4p@d%{fqvkldkk6p4i>U$Tlw>>m0(A4&8{>Ge1
zF_nDAP5y!tr@Jh1aH(3d)lzcx@<3Igo06CN4{eJ5$8}`mihKWqR+ioup1r^S(z&NM
zPVCI#?zzabHEKi8gs>%+S_bXj;?L(qnl9O5_Ic%;%e;4APxhHS!O3M;r{|KX3B^AR
zrk$No_t(hP-@fDK_8`B;?hT)Rtyz|AW~BKz?bV*@pwpJm9m*f1r)#i>ofNO_m(($S
zwC;J57I%hyx8%{~pylXBE-prQR+p~X`RN;f!5dkxcI_#5*N6VHkG>jN@T08smELE=
zW6tjdPtEA4e|6=qwy|T-n|q?$dNpKg3#O*_+SDgLEiRqSn|NN=SU&xsk%aZtxcB}o
zv;VQ*7S}poJM*<i_8e<LNkt|1v=hrLSXXCHtm;31c$40><z+!fSB3AbcYWd?a<4fs
zX`<QeL`mnDd>b-mpPRwF<)5EXu~Yw16;bQXliYHQSHcYHa+A%z{oGoe)!OmK@#~@&
zri)f-o;-4T>8hRt|BZ*9bsM@r728_!l~FBL^lHg&hRMNytge6TIPuZ%o7Y_7?_%3E
zudg{>+GQHY^7q&4_4)B(VcWRBHG1fX&7S9@rq1eUuzF*^Xj|gv2%T+nSCt*I;}AQR
zwDBY>D=Y8EjDLD9i8q99@ZLDFbnDsBs~a5!LbOw!u9QC9#(R6mo;@|u8=dk_yDnMc
zIa%#7JD<#qc~0BT8D(8rvFFjFN4YL3(xJKhI(<izgeRSRvIDe6%IEW%yDf<l%)7cz
zY+H3J&ShH1i6e5hRW<ilhp#VP6fm`#@BM;R(K}53Oj7fmRbyK5;lVDq7{ihm7uKCj
zDdJ9G4vm%SKDtb8@<~odfhpIwtp^WG&nxZUBf(v?@_e*-$myAT9_-&$yF8mU;Zsxf
ziVTOlPtz*juDoERHR<$>jXxyQbn4s~qfBmg%-wxQZ}t{j#)fTY&l>C~_$hHWXYXXz
zgvDmZKfTreyZVYCqd?M@bMMbh+Vt_tWUK#eAy;Rv^E()}^Hjr%R|bNW%#-KblI~X9
z>$IlNU9CB0irI`S{u2^!-?`QIHf7Vj11T%Z3MJV(PP~w5llxmcWm3*ghSj?#tc_il
zQku2$mB{lC7J}VR_Hj(!Y84h5Uwro5vZ`<HTl(WSHXX=kI((E%V}6ro{no-{J0_3+
zb#r!|jGh#|rNZyIh-}o8|5x^;7Hx`XPZO!*ERK82UbA|YmXiJxBZbgd6{UU#@m;^a
zl{~l<^X;rtZBy&z`F=aET>fD@ciu%Q=E-voFBboHZx2gH_lb#8n%j7ctd}djc>abv
zclP1>dyP{?zeyP%jVl(@RQ{j%JXHPZ5*?p;?2C^bxUurobmx|@Q3v{FABbJfnSMw9
z<hvWIUmd)aKJ%aPHzB+EF@II=OY*DVyV~F{vG#1+%&KE&#U`FNoVjYQf#oLd*k^nP
zs%I$vb{3T6J`-@YG4j_Rk=2GDr*-V<mON*!`1!AOkjuG)TrvMyji=n7aP66WQfc<I
z<nv2BQ|i>7w^Z|gKdQoBe{i02u%Y^StIxAzL#OXfe_gQgm$h_)r1;mJ2hSf(Vc#z}
z(SKvk1m?!OA*ItIbeBH#6Iv_$?T_E{s0SJkyu-hzaz7~0xvd|p7HO8p^zUibnkhSy
z_d0)bXf2)PR^D)@<g)MDX?n50>^5i{sBtviHQws2BJ@Ats__Q??V<VSQj9nkBueaK
zjuB#U+`Ip&YhUS%Ro|Gu`KwJ1b>Yy~($dh;(cwJ&f%k#ogR3hVEqD&|ZZJ<*OJk1j
zJ~4UKuZ$}%%t~Hd$P*P6y?N<m9Z%DO>Sesn?R<B)En1{>WS@x{d&iHoQ-=*|)Wy0*
z#Y99*+QjZ=EnKl8<9v$IPrVCHF29aH{wRI@h{Yj;H@%rH?|7zuUbSjX#KtBAp6<ry
zNgHphXliQ8zx1tE_Oi8ay5_TkwX!>uIhrgpf7f!QXy4hMF2E9R@?gp;a4r%R75#t2
zB+%OZZ`HfKrkXs5865>|?#?)VHZdkTJS4=2rQ>K)wTOtwl^@P3Jcn-{Xj3W*wUOJu
zv#m_G(K6&;z)nSuCdRE_Y^SWM+M+3zXunP^;i8-Wa$D|s$Li)>X}5C}unDc+e1=Eb
zEa&p4PoGwAc)cs|%e~OhuI}#TYC@d{KUVy?_)BiFT}xtx`qiyv!7&mn2V*C0t3O!R
zA~V%TZFP;buD-rH&*A=!>2<w=+=tuw^EcQ0{B%0xtBj6nx#&B&c$v0`*$4JI3Z#f%
z`UaZwJHGkc#nsFIeY;{YQ#(y0!$fWR9cN+jGj=PV^s()Xu-a-hL)I!@|M4@vi;~^*
z6<;#F_CB4y5tQARyyavH*mY@&<1*c<NpG!rmDPT3$=b$RonsTUZ%*yTbt^X9ShMZt
z?M<KCwx2xoH2(8j{qXDMIg_*UCr#{LxmYnG^mxKe@s1OYGxl8BcEIBL^?4CrvaIeW
zA3Ly8Z}y^fIjydb*`kUY@7(&qXndx$+d}cuOokjqrPtQ%EJ>}q%GrW`ebMCo$Ct8Q
zeZea34N+p>cXd4Q-?&SBedmd9>&|PL`W)d}y*=crPmntI9qu*zT!j~Oui7_1mE&>4
zW0xhFZ8{Sq-`SKcePw!EbjI3M-J9lyOBKi3TTil`wTHQEzRdDfFD2D?7O78d?Vis3
z)%R)Ct7F1T?b^;2&e*Idt-Zq5I+LkjWycopRGFQ>Q`{A<AG&#9Rdp_l!J)5)QoFA!
z@d^ADuvmEQ+^y{`(*7drY*^+=@Xq%S6w_<&z3uq_u-5ZeKff61^Co<<v3Q^ObmhKl
z|6f)gOt(Kg_r23*wJ>cJ*Zb}{HkxLc{QqC2{+_$XI_9Uy6w_^gWAClbT)k?ZlG1g?
z-^rg`&u-{hD;`?vw&d=5rA^Y$PUP?|xwrejqVDM<lF$A(S^AqZ*&WM~JpORrVZmR?
z=bQTucs#htbN-f-PgS1so4>|dZ+9AS>|VdPcG>^B`WCO>Jga^!?I=0^>YvW>c^mly
ztLIMoZs1<xd&ldlRj_&B-G~3#)FeZNlQ*Qh`zBjSSKH;kKUQY`tfZrEAKxLFpul+t
zxGpm<ST*0``1g%Bo?ml$@ajbId!IFRq2_OFqZ+S<?=rY_+)41J?CO<Unyu4fLKnaE
zIv+4IbV|}9>+@IUyzTY0%ImdU)y{DK%4g$>waWu#6&Aboo{HX8@^bMF_N3kwuL878
zPpbv2w7t%}`vN=jd_GyLl72<!wkxl>&wO}z`1X`()9gH+GVfvP=9t-8dm*Pu@`6<Y
z|MXx3=Q1_^XtiAl@oIexdOU|e%uwKX#uO3~G9__kT*AtJT?6O0KAZOZ6zV*3KlE#z
zR`->^9kw!)^5$4G*88eWZdViPY^t!a(>Y$a&hU`I9j4FU)@>Bg5;wJHvN*mrim&Im
zOhoR6q?Fl7*H@++&9s?uhkL=+Lq?@#%zE61H~0&%tasnme_V9#VH4T#q?db+ByEi0
z3clLe)z$TPqr6rE|NHeDLhkf#)IWc>Auv&5o;=IJj$?NJq#jr($*((b|FD5f$a$UV
zU+-jRpPBtHNTN-h)iL0D#|pRQixws6YjGP-OS*2lw0Af6hMlYIgxV61D{$n+_BzjQ
zvweOm=`-6jrFcE1m-b)I9od)A{Fmd8*lzdjhwfGXW{?*Z6_uTF)={kO;kg^1Ri<v*
z&oR4O=uP*XZw}Q9_%EpQ9Dd!TAaUiwWXQU=&EEus;{u<`_ufp8JX*7Fw)KLr=T4`W
z&EEWd*?Et+HAd4GyI$_KOgU}1DdlK?joo7r){MJrq^t8j?RYcmPw%8lhEt}VU!1!6
zY{dSfattfN3_f0;EqX@q)89KxcQ<}6V7yVX*RCY9c#4jmwEN_U>|4+BxjDF}KVOp-
z$Qv5Bc5mpizgzt7H@iMzUi0n1@f+pW_8KJLI{)sy_<_56TtBVPbXap3f4JXulGRp2
z$$8`bvnwAx`R`}^CM8MgoArAi!I_<Z|5-8r=ABX;&||D~mzhU+qUr(dyvqv@JX}?!
z7B=C#TDhM1?#E(DtiAGOZ`F5L?uc?(cU-Atz1k#E1*K+#*=HWl5L|2h?e9Os>rZkX
zq=xG&d5J$r7L;r}nen&fubLHGx1OJ<#($n40<$l7Z+v};?KkgL*HHFkw>_Wl?rgbH
z`b&C4^Qv#+6Mr`_>IwZdK2uRGSr9GzEF`w<n7!*0>o;{4EWhv0n$#Qh;Gcb{%f3T(
z)91FFtbQuuv24}-t`qGua&82Ko(-6xq`r@>YNz4!gwIu$221<?-r?Kx>e<)*GnhZH
zD8z^6AM2T@zN<>r+u(R~)y5a%8#Mmzc6}mrCNro-bbX!5^~Mel#%Z@cvV`T-NuNoa
z5q8^s9@E}wF>lRhZ)sosk87rki~L`fkK)qi>G@YAe!Mp;Sh!le&Rak6O~}&IRT~<E
zfB(vox-<D%vS{OJ{-(3n+xgZ$I5GFZ&5b5<L5#m5a@U4@jh<t>Vp^Gfa^Sy<rR&o(
zcQbfw=j}Ulp=8=ByYSNspRanwY})gB<Cdpc-xsV3n^`0Hl1V4{s{Wl%W;4!yeKm`1
z(W;{%<!Vc|SE}azT*{NXZ{e<<_^R0_XPn)z%uL%*J$uUXOSf$1CGPJxUNgJdw%S;B
zInNID+^;H^m?T3=HJ^!`HoKP<DYMFI_KC_>uk<DRzP2w7lvOx-^r(4a+?r1^zy9$`
zOq)Kv{Qd+*=eoW;4;7)>kgtggVqINb=j;*{V)jX6{k-XItEF8YW1f$tM$jG5u8(Ot
zkwrUJ#kJIOq+h)$Jn``3k3Xc>{r9^uea7aEObOLV@iBaC98C#qX(H-8hu0fEKk9sQ
z(dEMiHZ0X1M>o8f{<&G<hss)C{x{8^8A4@ed8mjTd;HP5Xx@~oJ`!zjH|Y1wJ^6Ot
zk63|;-mzOO4%E*w&7LM<QIH_|c+Kemi`HAVXOx>2EQG^StxFH~JiVR}ziB?-;ezK1
z9Cb__O%LQ55+%MJ-?!roZ&Si{H|w2eYM%9d&AL({-<DYZpi*bkvu6f8^SPQHd|&x&
z>o1SYJ<B#3n+Z;2-srLUmIhx_!c>iyrPpJxZ``wIPrA{}H|@5^`;J|*WoO=!b@kPm
zPoF-0NvfYRb?V%X-xo5jt+~mj6m<4yP*~VCiF4~VDit~Z{`NM0&zDQy;k7gQ4;Og*
zTrO3Auq%80-ftfro7qw?9nCFiQrIE4!)~I7%&Ju@SG4V4W}hy*Qvc5O<@UGl{5#LM
zcGAfwZ&Oap;yPTQ{UG+u>3=m3<{wDDcxHFtVz;M%KOE-&y;J0&^U7B;kOMwGvpZ<*
zFqC{;63M(@_fyi@%=?S7*2MdK%DkTxuEWUSbvk`h&eM`8v%6E&HeM^qDs`CpZRyj^
zKZ>rkT9v=tz51H(jCy6!lS_BiE>FB<vR>9VY3+*#b5t3$wZ%5Bc=P&~l#sZG&hC~V
zsiimGf0?z-eR1yTh8OQUC1*Hlq}t5okXaw5A|q%iX1s4tH|yWE2kPdpSk)&waj^mW
zDGQ(5`(%E{&Ht6RTPL?>^|ZMxLGe0Tc2B45;O~B;+xup7$E&EnFaO3hN-oJimgW86
z*oXNiHufEvBdf{UAQ>U}%5&XWC&8UE#!d4dKU>Mrea*Lay8QD#!Cg;{%<Z>#dKkai
z?x&W1-=ut=deZ&QV4q`32j7<`2MAj7{V*3hJ9ibkA!qT81*?v}+jYljX=A-vSTM_*
z@^@7;biCxmE|i;x@~-n<VRby<Z=B`<nYfi}X7L-iU;36O<0)t<Z2Zc<^mwIE_m;kv
zPw6&cQ`9%!7uuQTp7QE_l#h}|>WNy;3X$DqnqGJJ1)ef=?>jkb#XdcybVlcubIyC-
z_{&=MmVc4aqJJtmeqs+&PKInfvRB_NNR!oEwmN?4n~cyt=|sh;-+x)0$qauoZF+KX
z$klmE%Fny~y4MoB{>`1=if5u1$!y=e;q<Z#J9VF!H&*UHXny(ON5fNx=Q~uk?Kr}^
z?i$;HAC_0QGoOiC(la;9Z)zs@D!bq7YP@c)Y2J_+9W7U|<HO}Ur|jHoLjFds<SO5@
z{>#m)zwYE3KfJl|)SRPJfBX7<x4qi=`=a3Eto(2PCp~Vg?>=GjX5YIu)_L|@+}xl3
ztao2ro9Uw>B%aLwiF3xh$o)}eH;re1G?nYOmu!0&c!RypjdQKc4$0pSyqVO~C;xeQ
zeSN&9nCZtDrHK|{q36#oElz(ho4aPBhsv^5ueKg=bai#D784P<;;H}k+wJ`G$G-$7
zI~3N{{i|bU<B6DXPmiPNW1@sy+e<dNRjbTf6Mr-nZ(9@EBVo8m(}1h{%|7PIR<{=(
zn_H(IVk&BBuf@^SW3@o<w1#2Lj}Osa-roKvm)>8!ZdaD3SZ;B)MBDnLxTj$=&YXYB
zD_?mx^WL7H#msCx6&_owd}k|gsI?_l2!3l`Y+AtZtvPwF3eRC)LuK<D;vdc(*te?6
zYNw^cst0qD-glp1Z*6VOPqylL{zyjQT~&B-ii%L@(v>gcHYOcyy1)2X*Q$MtHp2bK
zSAUgdIrzkY=ls!2%Co0WpDy22>llCgMf_po|7Ts43g@2Yx$}6}>vgXsN`tyOM8w4G
z`Yi41&YnK~`}71w=S!wD3rhp;vEJi7{2^q4;Hr0!?Q@Z{EehFX|9`RA8K=GY&g&ze
zKE?mYam#1b&_2J)=g5zr*I!<7<!Acv+GzFSm|aEJR@GjP4BU8O>)$EiYI*Bqqu#j9
z{v)>~<5KIgjeMJwEd9mx{!gp)z8|gHE&6o%B<q>GJ_x?O^Go2C+5LGoQC>UsuC<=t
zpZM-l`3jF~DWBIis!acO%dvPB<DyktU7zrIMDOeOI;kG=H6;9WqVfWt(C5py&S#c+
z{A7_;;>BZ6C%(;R+TG!?@3x(FZuR~x|Ma}0>mpp{9ozIfeMQ!lf_Yh&jSuhoQWu`k
z_CI^hohi$ftW(N8#&EmqgjmF}|0<!r%eL-xcab|fMSa=IS4B#KyI1{U`q0#|<>00n
z>C2y_xjbPx!x^Ca>b9r<SN31s9>s6U13XV%oN{d&i+I4Rt~Yv~`OoXJzlcn{He<`R
zJ14e1JrJo>#5%3gC|H?wXY6cdW0~)4N?%z+O64|e?<ipv+gZ5u{pVF3IUTIC&Ydf=
zV_&-7`>}@4t@JeAx0}8#U$wbm?%l1rrGb}T=B~2j2>GgfY02i0QkAgkg?ppp1a6wi
z-UxKDN)r4OcymjJd_05gojXq%Cold!YgM1`{o`xj%l-Tx`QWC{_oz}awFP(ct}N-<
zR3K^dh12GX=Uv&&`J#vOj+(yze*gP}{qIxrHrJ@ilvdyEuYUZx;PLCw@6}I&E1q0t
zOIvwD{KBiQTesI5Y8j}u-FkA}|M(SAso4`}%&iDMQy8&k)%~k`x{qJ}VbTTKO}0NV
zkoEKDPoMgH)Fv-a+ps@OvHis7E9}m5xr6y-t+r@So61;FyzVRCqmMth6D9TqRi9q9
z;#IvN^O_Z}<gRQ?IMc++?RRXSh+y~8b7!CY@epJ=*k!<T{@9a^vyzXlUR5K=d)Pot
zsWxP*xLDvtp>ClWN=pBOuRgDPf8zhm&FTNePp_!lntp!Xba8R<^x6q+i505Tnj-ml
zc$yLl+sq6V8c*K&Ghy|a{$jnQuUKkAqJRJU`&)nEv@6?vES?{Vz9GKOHY@vob>Ugl
z>pHuh&C1@Cmw$25(Hob7et&$jFN4vb<i&+tEiJ8eC9m&y9e=#o=xuyR$QFO2nKp-Y
z?+LIReBvfuBP%#DIAklQfgVTGdg0C^i&yQ^FL07*6K8b{c+2juw_=r=Q0MbI;y?XB
zef`Jpx=r1deRr8M&$hZQG$tm7@yW_pt6slSc@e~V*^Z}4A$e8_XjS#eluh~$adG$7
zI=AusTo}kEw{Tl}-|t6!3ZkN-p;`K^i4{9mEi+oKclybn69s#sf+s-M_OF@UbGz?Q
z?(vQLQr5dpoBHWVzEAv=kE`=UpXsmucX^@BPL<`gj+&aXzMd~%oD#L%V6=0FWcU2m
zqvxOP@#hWE`0{?Q^V>~2y`9`gR$ct@W{y-OH=8x*gj*)JH@}VUN}XrI_0n$+&+X+`
zHq}PvJ}zwg_vOCya|Zq_-KaO`91XWFGn=^0R4g-0d){nAW{<W1T$*z^Ca!7Cxg8#G
z{<XT&?Zi^+|3UNr8uz4nC4YJR>r~d`!gC8_eyu2cSM)~t^4@9JUaaI=^8Mq5e_;=5
zF5KT7@O#%e;R{Rjf32^oT2Ws=XY-nC{CaC+<yP-I{=c`1Wkr=uukT#0S*eRwtjJLJ
zxt5ZuBW9g<VuIpV-3{Bg)Z@RJZ;yCxo@g}FhPV5W#?hdRVl}PhleAk~Te}N1yJm>h
z%?-FZ`Og02BF(&aMt1W`yF<H-+7oX`RRsIaeqZ4;y*^n-`dP|WDdn473rx8ZCHM~P
z+faLXk!$zl*pRZYq>VSE58U5aayRE!@!yRef9xtND{ppP3|+irNs6kNCG-AzlZscT
z3+KLXyy}{nnR)!gqg7`V(*yDtzl2_$xbB*h=plnQQ+(9sGyP)HzP{u$^MTZ=2a8q(
zTn)VOdqZ!B%>4uVg1^5xwJvt|wbK(fS!wF&#mRTGHJvEsZA##p#(G_Rhds|>pG!e+
zC!Ktvab4~I_ky}7CsrjbJ3GsC^`xuIR;^sKCeyb1+nRhs=YH@Ia=ieP$<1o(y%JAF
zOmE8jhaStA)LfmveEXW0jTNuXx`tf;`u&QJ{u!}Po@;e&O&9yGb$Gvz<A&@Ly9tsC
zz0v2B@22vdP+stRv9h1*`xTyM7ao6HqiUi7%KyCvmdmakSjo!DdbMl!mDbz&`)%tF
zHnG+pG%?tn7!*~i_d?q9;2#r?CN|EWPn{AI6T{c6sM6{+OrNvm^u4@~ccrAm@4lA}
zwH3Yb>Q?spw=x(1_$OFRDt37yH2vHzp3?@FEXGCKR-Kl3?W8pEMQdi-Ii|i-szv)2
zEJy&=^zmyOg5J9*eT=h_`=6gxEzwqgaEsPtrJ^dmi}y8~6g=7ze<+5{e!9j*>0|2e
zZ*S#$t_5VcRPETGJy#`?OVILAYWmdGqRm}JjA1GT><>;pJly_%+O9f1=5&>5=l%sw
z*Ne@XyyJH)=i!3tH9xjLd-~LtO@PJGQ=)A><MCCmGEIEgw5A^Y?3~NDXKUk$QeUP}
zE|;<w7an#^nlvfa(DI-<=-Rf}pvbg$Ka1_BshYOk%6{-?-jbj->S+~uJG9EpX0_<U
z)&l&=kKG{$S@;#kzjxbpb?20j{`{NHNpBPltpX)QKK<_%ot0AN+QaYva%Eh1oveFk
z@u^oILKdxR&9369xA^i--*e^a6F+?ydcK}j{$ugw6v?XF?-RX0RoLt|{#w?s!>4)r
zhDC>+AAS5G%=<z+^vcS;(WZRf>2iVowtw^9z2E*-HdxkER8IRa*ZSu^iHV8QT3@A(
zKi@UKqsRYbPiRO;j$3Ntj(d64i8gZeYMV}*tdY3&_uRq@FLu26)ZVakW5gTKIPDx+
zM$izb0nc|fy`Zc0t%*M}1z6(S6L&C%#q8^}UOxSm;TFXM`y7lz_pV;D<jF4s9(%TZ
zf)n*aOG^Y;F2B0?UhB@BcQ3_W8y~wrS2}M;;@*yR?=L$Fgm^acH6=t!w5ca<RoOLt
z+O&JEsm~ftu90n9y7~L7+uQTS_FlN^w(7^v_GWhexUY{LT;xKpCO0~--}~*B9%vIz
z?Df9xuC8zFL6Yp*wO8)=n%}+R70SNzX!s@LV!gdzE^SIY-1b#VUtgX(CoU}PTSJG;
z`c+X85fz%#G|j{<3^|&<G)-8|I=%1;w}VTb_w8#em$_L#L@k8G*D8Spo@GyrA8a<Y
z73)9#_~+q8<?ELOt-1%=Qlt6mDTAbGR*2jOi4W=z4p!LQyKv=9T8NeX0hQU`81EhG
z^0_{BinHS5!<IaUw{48bdF^xCB_&c%$N)6BCT(9=b3VnWlC@x4bgj1lOYtkC3u?Zz
zw&?5Y`^#1b%9h10-M@0x#isDHckc6UdMm-=xOS_-tFG0%KQ&qZD`aJ5E!CTMWubGs
zwzrp8+2KX+=kI#hCS7)1Mr$^MKAYo&j^mF@<)Q^x=7Wx@Hl69y$FM88bxJ==pO59l
zLk4p=ZLTfxoNT>_?dvU$!v)TQmV)8TY%^|b%f0<O>t^oO$3_-%Y-Y#ri8C8-<!(wy
zQkrOS`=sYwskVo^XRu{+OgWmgQJ9;H>s3j=x!Jpze|#V6-^?wqkhyxb{r=|FNs&bp
z?=Xt<u$iw?T&CL4`P0LR^XNiWCQenADKi+>-MTn6rZGW?ox@K-WuY{OK-G)8EpaKq
zJ%$puZz$X@3cNk{^WVbsrB}1UZ%uvbRCND%U6^(8`?=PeHyc|o|I^oDvO06&s{c&a
z81G6+N%^s^%S>Id&hePgs#)Dr6Qo$@H0?FJ*HU^WZ##>mO#Q)m*IyrgSa9ml)Zk@4
zkx_ARb#1HcSY*P(!pb~dU5|Pn2)%L3T0MWA@P@q-$zBcB8!yhv7ZDf#uUc3e7Z+Dp
zTf3K`qvQ9%w*?k5eC>xHLa7ro%C0i3T(f2mn+2Qp&60o5{1(OUuls-M{CR!O_QTDM
zhc~u;na}io>h$UI7yA?+f3>h$8d=}){`dOjzvR1*28nU91zfG}F$_I6W7Vlsr>gFM
zzrXb4&qCpVS#MojRqU?s5Ht%Gnj8L=vwpuskEr3XKlda)+a~)w&v`zT_t=bgpliq1
zF#ZfW|5+~UyhWqVRf`<mUd63jx8^5hAJkzwcVWl&MY5m)+3>J1GZPUm*%s4ZcD})9
z`8N1%KfU<k3+ty(pW0`ot_Xhgyuol8Tg1Xu^(?zsKmWP-<KyG)tC=E{ln%&mynk~=
z#~i^cZ62NzEJey?{xC*AR%hR_Vat}1gJSdYW_O%;7_mGeHZJa-ZRhJIp0<kGImWjn
zveZNOMu)yXb}IGk!MO6U&J&iYsj1Jm88hdu4h#z`Q@xh>nAtwxS58l;(}v53``)>4
zwg2rD{9W`u+q}Q2Yj;y5rt<03*bPQq%^M>%>^-L~U%h^P{u#4VpQK(wLmo=~kYB!6
zDB?L|=z*R9jV<o3uCAM>uG;1NAwAL6^{58J{qOrf*yM+vI=E)exmgeX3q6QT?%|)a
zc2&LEu{X1pDt?mA5j(+`c`biY>c%}nIcW~rDz9bNF~*5Ze62L`#N)^_>nFCgwH@n7
z6MQ)_)BgT<>F&tYugp1DuRCz9@P_0Liy!i)$8=ccakV;`PoFleY)j9X?+u9ugck<9
zSo$M<o{OWwby?wao#m6d&sER+URhcB(?9g9;F`b^+k!pME3eMBK6#+=lh+4%hU7C0
zf;Zzsk0(AoyldsFxyNSAy?mwr<YLX!Y&l>4%sx=_pz8eRZM&OprlzLuKkRktr&3Xv
zicqCRbDr?VnHKkt)|Hu8&HFz6+U_OlV%?@z>uc^$=h=1S_Ld*_j(5*zet-Sy)n21x
zD&{|RD(>!Hv?!@R?A-S(g^$(M2H$1{&YnH{_k(8^ceb$|n^E+@$f5DG?fKoyd-W2G
zEBP4uj#y31>vd7uf4^vRPO8#1!{7Q39Nzp*$=OsR?hqMybJwO#n>4=FUA3;<3(pde
zh?&@TR<kLN>Cf%&(O<oJKG*&)Wf0scF=O`8AKRJIlX-tSH=fe@wU3>Lk<V+Z(S(Lu
zs)aKR)7Uao8Xt9>@T{z?^k)_k6U%$m;dE=>^Q%(HcC2ixU)e>L+_kP)`~KF}*T*>@
z*9yIOIlt5N#rt;Cg!hbZ9{&E<`t<2jaW|!j(&pvwG%YTD|EqjEqqy_^@98Y{-w(Rg
znmfC!3famS9bwl$t#3J>@`S%XWp-@ev*(Xy=v;P@&JznGBIl*NJ9Ym2eg*{*E>~mC
zPy5!+u&=M%v1wD0-nE|>8Rm#~y5yZ-k{=lvxn|88or@d8CT%NB%klWJJJdZ{;q?_+
zhtS!w_YY*$IejP-`SAYQu}`)CdDa9Qh@Q4N|J(D>jp`)h6>Qh9U$-|%KQ~8t+x8r}
z3>&-f#BBbfE>He=s7#vpX4dn{eTHfmH-_i*aOS@CnI5@0O*DC~JbUtMaoMMpai?ba
zu3B|$27jYqM0zJufNwK!)~hqwuX3eUN61blQ9V#MZ+H0dg@>X-_wjI^7b{s^`A72o
zhTNddmmU_>{LWm@{3LUh`$6^1#@7x8@a|z-uqr-fb7O$U7PW&rCr$kr>M}3ns&Ip%
zsHo_DU0vN;#o7PXZb*D|q%+#7`5$Y}w!{6;&d#1bJF)TQ<L2xCRirbUb2{yr>gSl}
z$Gz(k)pqMR@o?3z>;&=9y=BLGB>A^3cPP<vT6iJr{`dJgi*GVUxF0+2u;-XtZPDTd
zFMiraJU^a(K;gl>na1gTvrIBCnV)=XEfo5f{e$`%lRFPg&c51q!ScewGjpxY_pe&@
z%Itwl&aulD=ReDx+)^JId6VVA@f(Yt?`<r6`t<2z<%u5E-A(IRlWth?uXX!4ed<)v
zWczxTC##oSwP)MKAnkeLiRVGTh~qCaKR-V|-z4wOj)-XCFE;OElh0%x_<Nx7>eZ|D
z!V@QNU+y!Z^7FH&)22?n+cNe0DrUcK7p3o8FRq>V>C>m~hRY38O|BlA=`-2nnppa;
zFE6d#7GFHxF!4b8!-5|tRt7JxyW_Tf`9{788;{Mn_i_`bEV#D#^ZsL}VXX7dpW+-c
z?XNgocICXb%yoX{S}OUWW!1mT=O-rzv(2!O;d77fk^6tD-@C|boued+)c@_Jf!e$a
zPpQtnCaUxMTz=f%KU=f;cVuV#9|p(dbmk+U_gu?T35bh}Tea%x0rz>&dvnj5)!e^t
z`>)(W=G>`(`Sa)3SLf!wEm?5m``_&6=jK)ixTj?2IOeg{v3-f%m~`}K#B<lEQ>RZK
z7fRXQ;jwz+{YK-bxewk-8mHa4dEvqao)=dxT-d;WL6L95rAwE>8^Y|<lh5ovAgA={
zxra(o=qj_%&(HHSmoqRouy2%f$Y)}H{rYvj>9Ic=w>?UeeZm(Mw;g>cy`O*8F00vZ
zbNtWDvE1xlTl=>*B6Cx|)4~gdOP4OyPrYToVz)8x>jhSd63?|l=jQhO^q=53Rn&3W
zWv4Y4e>>!~g?qU?Ik4lrW9WUaDB0=zcisNHXZ~ci<TLvYNFV5%I(2G0bFSr!N1tm>
zNEEYvuuh1HjJ%n2>jcm3DA2t-(Yd*A??(JwReFGP-gDczng6@Gx|&13mOJQ(aLrw`
z>Tu}Sss(HI?5S~75y~{3y-b;7Q;r<dFXs15_A{(XUwzv4tJP`Y?3(-g1!kWOb8OqX
ze3|d;ZKtoS3>MEnHU$#7Imc_Pil6ZxuB_b7V9PkcXG+-r)hB}|9z38gX!(9~<mP`r
zB4h8SwyU1xvzFm=&z3RxH`UW4L+aGG;=s@{p^4UfJ4z0o2wyKbxAbpp`{9rK&pz`=
z*g6|DHCcN<{(a@WMIo=(@B8)2X@O3~@4#(rYdD3~)@bYNo3E<U-H;y|dbRf0j9}|U
zeMhDp_`K(Nuc1HFefBizWUb4RX3KqNoB4$P7u)j}v=uq<QpUYKl{>Y=*V$+ab>5k{
zD&N`puvLyoUB{K1;^v8qUoVc`UH13rwQ2uXu359@fL!zW#?7|pSFc*J!s6=pzt0;M
zyDSljKCF;@=;4RHjS+7ulh5Qg-kzM@r(!5ro%5=pXS1r6Q1Ti6#?1^aPv*b0J6+;4
z+bq{3U_u?ohd>J%JFDgwzmB}+KVY@+kWx{licqDm%fH~TFf+Cvj0M+wB#pn#wW%yB
zN^_gtal&?$m5@dCtu2}LbF4~V9TK_yo~7d8?Qq-k(bG1p({Eht>k?(FH}Co0%$~@W
zvrLxFJhBRo_p^Hpog0fAJCDscIy?A3%bH-%(DUp96Wx_3o`~Q4(!TcBm&S`3Ulg0x
zbOvaYlw@YUWS{wszwho{hjkq;Uf$mGndccF>tXZ@x_W!L|NMRLr)UOmI(6kVTk@H}
zgEG4q`b9)U=1f}I5|f$v()!qp-HnqQKld2QSI;Xi-Sy2l?aYhI7cLlxYp*X2e6;J+
zry~DQcb0th>UrNitG^uww-%3YOFh{mY47;N%;nJSD!tp9iml!3PoMK2m@)arsY%QE
z+8^IO$v9ol!c};VeD&K)t$*eOY&PRsv%YgvNh+`DSKsN=*3B)JxV7J4@mrlgHOjBE
zXPq%tY!qzXWsu~c*gE&nl`B7WVq*_S&tH=s96NbIvsN&l#Q#&1!k^1j6r254Roc(8
zi#0#_M*30r(66r({stb1%jNkzVO5>L7WszIaEZpXvAbA)OkcI{;whOjCO`j(En*eH
zq5mhJ-IwF-vV`MD>7hkiBU(GdLrt@-FHUoD`F8M@z`DNrbF(eyB{XkkXKqgr&F*9Q
zw_=ra@Rt7TSNF2r;9Z@;^i6w<l=PH;dsgLny}B-{ohqN6d*NGXsBfrSLWaRNg9XMP
zI6sJo#?HC$%wkO~Pmb>6sRxofO_#c+n6J5Y!C+0(`9}$JdUCrCT2wQ-tLofh*t2$(
zKI`k<jQewvXRHtXx@<wMgaw}j^B1mX|JVxVugVjc`0l{x14a+rUxvhN>tuEb{m%R^
zp{Fv!<=N_2-m0pq+N)Ntu0Ec$@oz{e*9Pl`4xha9W=a!Jyl>8UJfGQ~#ZF6K|Nq`q
zc73*zuMR&fu)qJEedVi&H?6A=b1Yf@i#`8wQR3ZR!{*|mBB@Edy_S}i>8^_}vL5I=
zkbG>0J>zzUsegZc?Oq$THEYBB-^*9LO1&XmSgRpoWoo!N^=Ox9;)Al}GwU1epFMwW
zFE>4VmR;?yz5^u+;=hk(iXFAjy|qR0Mlx%``)g%&63KNvr4BBQ!M5jDGtG__N)b65
zbhX1Ut?_wff2w7T|ATyoR>Nmzf|Xh_eEMB(i(hXn@;SUweEMPrmm@Ap6Zt0I;Cxc|
zDRWZcX~SbYY#N%HKaE_|F3mh(;oz#GozCx|Bet9O^`8j#GaqZ~-+%h_Y47E&=g*(7
zPde1X`TD@Aw8W>!s~G=(vUz{YL#1iet1~l=>%-#X|BG!%c6L5I_t=b$xfYY7Cd{7w
z`}nV4zls~?CT+Z7d~C+aojZ5(`_Hrash#YTE@&yB!T#;|zXp%KR~Ee53%3^C*pQf;
zX4i4zt)tp4&hYr!uj}=8zu6>azNF;K>+A2YYlp45A!;GBW8a=VH7}o~c&vDpdE>lj
zsBiWTe|Hn9y{xbQ+~D}*7ur63`gDH(>vrbm-(T)XxwEJ8b5Y~&4XpR(2VH&1>3ja@
zwV<1pQoZNQkJX(2yhrTZ#S)fDrLm25A5#|wWGpaT#__}IU5TGY#XRO3jz5dHZTq(3
z)2B~U9<R!3eqQ-qUDu93`gDdxLFfaWJ#rOW7c5AKb#`|Co?)_!y}-n5@j7GAn<by0
zojo0T^?uS^1NmuFr|N#Q;co}G#O~{fou9Qe+vCalpL?rXx!wDw?3rgfv0z3<sp;1E
znuXHhx=xD&x!QRY^N-8ACL3Pc_rd8D`=dwBe2sHtR>toPGS}Pmv2x*`nq9I54GK;B
zGbgXBe!F$eGxdc6t%uu#H+()Pq^IMuIPg{Yx+`Db?{O}v4gTZ)uh05Y<p}}C6>%FJ
zl1;w}>coV&T>tw`xWTtuEOX7WHof0(E@!Efy`7{QwYem-`ze?GKNJ1;T?Y-cSI^C0
z7QD&0;yuUWAcMH{1^OFOswXWdwfHyv#_Lbz+}4`c9fF^^|9rXI<Nl*RQ{HC3u9d5;
zH7$PkKjyVmP1*bS6L;eI&T3>onSNdO%67YrhNr6EUuyMyTsF<ImMbXlvA%!J%KsIs
zJS`klORhRj-&gei^mUntsYl<%3ck6ne&hM2hX-r~f3940uiKQb-hSa<#)!kkNe{lg
zKESS2r1vfIv+x7eH^sjM9b8=UIG#KYHsq+*trN`_dDk22_0#-Aa_HT6Sre8m&@Pj|
zcTno%?u6dot&R&`wXWK=aO%J4$@^}c|FVlu>b=t%r&DsPcDcD!F&S@c`+hrUi+RKP
zRr`e}PQ3B>n~j;mUh!*X*A<k)nJ){!tG(O2EuT3)x&NoY8^e9PJ2Xx{ERw$#_D$&n
z>$T3p#ts>o@*9b7Gw&Z?_2x;^`S14KC-g(VzIUAcGvaEm_{PSU$5|fBELwHbBdd?^
z*?*C1H!m~ah<2HG@YDwJ3x9TB6VHBMC6+DB7H#!VP4H#=R#o1kY-aU6TkZey?eKGH
zTlH$X(kJH!wGWaWd|#=y)mKI#;&B>Z!JJic>;a)yAMFxlRdZFE7}C1Jc+r|QZ)B3s
z>|Pbc_$BbF<bj?azarMSMmF>}u2I^2d1KbqRg5>f6P2DbKX+ezv45j@hubornV*&#
zK2vzZ`CT^W$|qL_?XWEYtA3e?aLo;gin`?^w_?c>m({CQCEYl5i2eH2tAZjn=N7K~
zP-0rp^}O<Im;29s^D936Ra`yyu1}BQ?!>vaN=m`X6HlD(d>#5#YmMTs{|(X0{pZ_d
zotmPlTYq=Cf>`%jX1haj?->uMgw7S|UAE=!b!Ii8&NDgR&#4IZy1hSm&*JfygH?em
zSFMur4Nzu3AR&CH%7k&=IkiLfjXO54l`e3OKF_yx>(=UoxvC+dp??`)*Zg3z(EfNZ
z`O*^4)xC!HN8<|k4qIJTOEKQ)Ia#eXxyO?4wc&li9V-_uWK8a1nzUgjo8V3jp-z?b
z+#^rdzdN;LnY)I_E?co~$psmYkM$nE-1R2R==t38xMss=Dmil}-VG_Ob9Fs>@a-R;
z1OFtLW?!9jS9pu+znx-C#kYUOyng+fpJg9o#KxqfId6QcR6ksHk+eMj`5Iefn0`Wj
zP;rLb*^6RNP5ONfeE<97Uu?tLmClZijyskuQ>)v5Q+CJV-r9)nwMQ>?Jg>ZZY)13O
zNsY&o*K@WrU%9g6&)gp~J4~$G!`4I?O8sW$&6(0xy`u~?y7V~OgX7e$+UM4+s>#PZ
zHoXa*zW3XtJ#l+iR6Ub?YmzacMAnq6*Ddn5)2mGrV%>Wu1voOkzF+BXrWdt@!M5Kn
zimRQ+adBYSy~^~mVr`8D@BQnPe*XPs8hx+wdhF8MFD|aBdcb)1OJ}XmnfI65-?86t
zZ{>Zz&wDZRk_{UQE5FRn&xqK(>|?FfwJX;rpJHTEP!gUlX`H`Y;lvtU7Zq{or8PR=
zB(r2U2<(UreSAJ^JLA-p@3%La9!skKUwSC*NqSF5OGEGmws~_mwjB*`uwU_N`At6;
z7e02okgH}(qi#2M^e~F8%4+urvX+r`U4CQPWQSkNqW5n!YkRLf_tW7gZLNNlihcGg
z_zmNquBx8C?e)#9`?0$}wa4>Ky|ZEOwBKB(_pek{aoRtr#_DOSgyn_+4;{xvBJL9>
zH%f21b0>C{m7s&mr-tJj-LCv*Vx5`&nAi15Y);9))=uV*6NxvT-<j!<`N()_$D4N3
z58ICJT=lE&!t>t;k|Q2hEsojK@r0rB<W0ue&Ku6J$U5fOzg8gdDtmKb@dm+P*O~b{
zPYABMbtX;tPI%F+qE8(jiW@Xv?hs?x`f}cVSCu8JbT`R_ehqwZF>Kq^^{XWB<~N<0
z9&{l1>iOo6_F@xRZ~T6m>-qL~Lhqk+72eXIn4<Wcvzv-HJ`W0CGg)t<=Bi&F7tF+G
zKP{9s2yi*3_U7}>1KJ<ID+wLE_Ssf+#w>$-w;h=rYW74o+IOC4UbRc?N9ZMsr4hd$
zyo})doMUN}xMuOjzMjj?XZnsAaVZr^efuH1eAQLX)2!Lb`iyQXUR`P_o!iK9ZD#W-
zJ>iL(4T2N*tMv(|ds{kaHG3|bvM%VVJ+piQw@E$!Y$LI9&H6^&it4q`EA#WusWj;y
zf1iGSUafa-?%VSl+)f1E=xL}~W1JxP?fAvJ^PcaWW8>!N=ostkd$xu_@Z^#{7KViZ
z8O}Olv*)Lko|3nk_q<k5iCrSuFX-yzjhdl*H^#l%dZ6Cr$^2DS!I_zv-Q3q)#bZO#
zdn6T<(pS9V-<avWw?XR7$2uK#_4IR7G=ul~yj#7hkp0B%dCzU<zpP6;D11OE^sm9u
zUBOLXPcx;v8{3@!+-sPgw7246hDnuCL8_YcSDXBu9Xz_)+SUTnl6F$BEp?7n$zD&A
zjrVUq{7`zi-`rg)S1pu2IelO~WoG&@^Nr=)t|#mhY&Xsq-*TVxYyO(U>dHk$Mb{WZ
zLPB~D$W8vaFd)MZ<kWWM^PlIL9*gNIZQwCF#`DSM{pK7sagX4)oqKo6w}1U~toOHf
z!}8|0=EWwUZZ7+`;$ITk4Ed8+1~1n$JN8HJMxaZT>Y6I~>e{GjyV4)WtnM*9o{;U=
z@&0$ZWU`vd^@V~H&xe-UIYdUzR7)3Oxf#mbyzTAZnEA)<9WYXo;j3p(=(#BxEl{_w
z<BmY5OH|BZFK=&giR8M@vkk9Ib8l_AyWDT?tXI{uy398o-^8kPsp9YXvuAsctzRrT
z$te2x=RI2waEgkGF0Q?A&;0t0Y=>?6{)2VP^gB;9A8zBVHfmk0Q#Us{JRsnMIb?jh
z=5<7(&vU=sZ_AQS3c7PRl-#wtX7hiKS<PS5%GzHy&h(yL@Y|6+&?1F{A>RJiifek=
zU)7VjtK>?jl-8}-^lj<%lEa5upNNTHPJR<{^5wPOxZ`r#@&A6FpEZN?k{Iv(n!~Gp
zzYlMiqZixpzWQr)e&FsaQnIhZ*Q+hBE{`^_5X(MeGBKcI&brv$&qT!kGyS&yHTz2R
zMwUw={fUbgzd!Jg?`_M}pA~^Fe!*AY>~V^oaNuX5xmnOxu?O>SBy2ElD0X>b5n8Kt
zI#K?RRaxH49W%E{{AXI@)p&U0U4;|hqdzCjvECjeu7BSpFG8aJkAvmM2X+iSH&?TV
z-`zdsf6b1*i;u-k_zFL6WPbAH@LJ;^)71ArX=|TuDs3ktv}~Tyj*CA7fBs}U^LGBL
z^!P~WpAYI-d+hTPPG#@%$k4fI?I0C+wMwv3!a^ileogLT?>U_Zs#PrQn+)TRr*)<n
z_p7@;NluW@Fqw0|VQc);t`olx<UhJ@D7e$`MR}dm@97&H*XXmIR%8CX;?<4^e+_bu
zom$wSuawUuo)J(S>Y{i2R+>Ju8hi1|j@y<-H`+A{)_3Tz#~r)%Bai!-Tt}%y?@_O{
z`}@ucMGCCB&-;4G45mM9*_)%am8K`W<-MMmy2Px@qji<pEhg6|{}S#URocWkJJQ&0
z-dY8v_JsADf3L_YeNgky*v$I?^EbhXr3aRBMhd*N;H{o_XU3L4@(13#E-9a6bM@o_
zwFix1eYdL~NM%2Nt|d5g`6^A-U7=eUv#&>Xo>h`;5B;T}r#sbw`C8%(vlot`(k@TV
zAMoE`b}9U}v7eYt53kkx`(cM!_>SJH>GLb8V_@k!*y;K9f790ce??yRWVgL26JoGV
zKR2fdbmgGk<P-1u99*8<7WkXpbCS{N=7~!wr~mx?e0b{AsjD}N_s&m`o`2w?p+vIY
z;i^COtZgaLAO7C%GF*1z^Pab=uA2^P>g(@!$ldty>EB;prAzKrJ~z#IZTWY7QctB|
zHS^wUpZ9#cU1bLzrL)+S{_)IA_V2bIkBD=Z-{$>VJMDhW=4<tLmmE^rx%0{Qm(FiD
zrGAmH-e$=BWb^9vem~!sf0*R`NKzr^*9Ygf#(8rT4$TsePkGy|pZ0anjLTcK|JHxi
zX1uYXKykHv#e$9X2M;uUvHcpt81eg(_pWEH;xBf+-}lAhlLupjS^hjTmQ@^;wZAqz
zzM0N_;5xtkn%DQM*B46fw5{53dFS(6rTw<cUf<8_lGL&MQ}EKP%H-AWH9Ov#t^NJU
z+iTzd+Lznz*JbEjQ+W8n?#6)~TRKkIZ`k^uFX(Fjq-(NVEg@fLI-FW$6#2^4<ySH@
zpFL-f^~!A*rC%?Jkm`5g`*QL<yH%>xMCmWTMGeG%G_JCnxWPs|yF!YU=bFf`H*0%#
z3jWx->fWTZTE?)x6wh6?Imv%~BOWg<Zm`&<?H0f5LFE)@q3N~)H+Kgzz236=-sPjG
zbDa*YP>kLAFZ}SEtt)ml%2(!Z+Yz_zDT8G}MEN?~{Bp(>*&i$uZ{7Y?TKf5Ts-T47
zhK}#{*?C3+6|b*aE_P4dm9O+kv!L9DStX)Od&B-!@8&J4?dF-Fa5>S|Ab9PavM?65
zpW+*Yygu?wsL4^d?;G*_@ah{0U%5Aaau-i}y5M{0RWHGvBC|Cw_=kqNoI7qM@o&W{
zan|I0411QW5@u#UxjSO#XYGwy*1;Pj>vpex<t8{&Felyi8sk674|7&+<LKji!oUBB
z+iUw7Nq?gcB!${)-q^k)<l533Z}xCTxVGDdeEsYo^=faznVUBnuEr<u{>k3Zcws%;
z=e-gVV*AZIr}ow}uikfAcJ{)Jvsb+nT4OIX`)Tl+RoTLu1pc3KIRaY?V0X+*qn2e3
z^Be}AOJP|vI!-VjFkkiS^OC2w4NniGuCg*u{K@p7xuROo((ngQ)p277p<87K+0=c)
zuC6|MZF*$a+VqQy>^64n5$~z>y7X!9#_!AGlcrAZ>rNNwJQ3^QA8M<#@NZ;<=#sf1
zUr)C@txgIpId?cMLT2t$+b=e27HiCzz-Ywu`{ukAtG=sl?N4tg@jk_{@_^ORE@t&;
zwcGR9-z-?=uD+goX~uqE3H!R5v)7919FogUl=VNayr}!~55tNzYh+q`7sRby6)AeR
ztVHAEi!VF>YoFt9_@DNi-6S=<^TgM4KR3SJ@#&QI?u4hTwPwmeC!ix?t_%E^%a*e&
zsJp5qG*_PC)&+-ck<tv7cXwZYJtLV#&`c+0#@5fw3j6aX7x}!Mq<Z$(^_qW{QYSt<
z`}%fwWTe*1h|hP5qkjK<?xEqbesTY_MGp^y(mz9p?cXofTi*V8(LD9cjEQeRw=X>p
z`8w02wz~Vo<%qi<SPx_gYI3XSJj!Kb$=!EIYMvPj-}I2jogH@+l(bz`a^G6#s2%;=
zd9FWU9dE>8&-^uo+=7-qE+(4RGJ=u%N`=Z-)o(-<)$`t3)$vA0DY<FCa)fJp`G&w#
z#=^%e_e}kGp6_2=PpHxk)xtkv-_Ae0k<~FNkoEH+zr;TK4dsu^f3H2NdnL^%so&AH
zw|@W59kWuNvo~nz&XH%hrII^`x7p>%Z>6FvfxmS^->fETs@~|?asKwkw=TQ7JoE)`
zitmusF0C~#5D1(0Cw<kgq5|1{EZH0Sz5VT5r-sQ3?XfqMc+4Wm**SHml;{@b*FF)A
zXLm(NN$jd`E|rj(XRzG#hEHewiY!;H=k9GaP74|uLucL))vo>`9~#>+HG9>vm28D`
z<X67B^FZ!#;#8-)b*qe<Qzvh@$?^NB^@>%?SMjgPQoYt$WNZ+TbGPH#jrh=fo@0Au
ze$QOCcCPdWaWmzml3Cpy_D)WP)q;{uTWy!@*}qgG+4kE$3x&zwOze+!#x$0yyy=;G
z#DALqY0-&~9>o0-Ui0M|D6AV!Hy4&MuRDG0=fop|N<}>#F+FE%YUYF)B?Vm&kC?ae
zv+@JqH|bZKazmMqY^)VD-*bOPjP#L>r3S~IB&wb_D|vP0Wa@)I(+%qX{V@nLTBE0~
z{#^fdh1LJdSFT-?YwL}xxbS&TPwFE`t0pIYMOK`~d94*`%F0*8Sea+%a7NwV_hWNF
zUGTyOH<qdFZr0j3OR8vBN#?b6%7OROuQKz$=u4lkyYuMLFIL|oW*2^XwK`<~$79!R
zkM-qdcQkKk4T*M{lXhTj#N!9+ZoGJyyiq91d*iv5n4FZ4R%=2&2d!y*G0Eid*@Lg<
z_H*{6>2fSebDwbR#FAC=ogSiLL8{8mBG(jtC|+X_U+?~l_1XfKZTlW?jQDwP^Tw*j
z|3j|&y#6EGR{C#B68H6E$IC6YRj;!xFXwD;)niTkRFq@$^^|GppN|XmZ;2+{S!=NT
zV&|r;w_?4&dq3AlusfUQ2z>Y+bmHF@Hyi8RV*N**w`=4r)ON(la^-|vJ+@`P!s*AM
zZ?^K~m>t)8ARzcts`~CdN$vOb0%2(yQ#SP4Zs>cUzNGT(8Uf$yrW<bZb_)5uT`FvL
znR(5WN7JRQoZ<MkTyerdsfkzgFa8$o&&jY^AF?&f<yvxfDnswg=I2SOn|39sE^jcC
zt?azrb-JZId$E81CF_0v81E=6?Pe1STh5w0KRfx13s;6!Uhc$-9_hfVmtCHeys4~P
z-|;0Nx=HC=dFG_es}6f*#Lh{YW87fulA`nByu-cKtxH1K{%BU*m7M+1(r<Fs;Vq7~
zH|ww4u~#h*s=bwG<REi<it>icf|F5YeQR4fWP0{`+&4-*)KYr8%C4_3@!}%a-%0W;
z`SWcmi*A*89iOJIc(pihH7|4`=lhZF*5@Ue{tN|Ke{Mx(+5P5e(5rsyI^FjBnYuXX
z*-a{wpQ|ktczEd0v$sO?&kFMdd%CS!^E}||m&>z$)V=+DK0RyB8_7LsUw4~M*ek{D
z6L9tDDyiVB^-SeSi~AXmCCJLBuY9Exx|Y+(%g@8`Ud|f5pATQok!MuBQ8jbz(myp5
zH^k>IS{0wro3}dj>*WXaNnc*hT=lEw!a64D&gvrezV`(=+rPY<=iaZkv-e!Te%SR-
zmsj7rJ~dQw^)=JQ>-Ks6Sfr4@dWL#F&y$I5$-GN9yDSM7`@4GM_2WHDw_p0eoFKly
zCG`7+Wmc|pGxFy22g|SNUVYQ1mv@0JTZP$#kX`cH(xnR9CY0Wh6j;C9%KGL1jSk$L
ztIsM<;P}nwTN-fd&U}+4!7iCGa^~lfWv{U(@;+rxw@fv0{rJViL;G`;#B9gns1N^2
z9&GbDE*8zclwI;lKW7u?H~;Hly8Vg94U^vcu1`3>+tDFB^zY17%eLCDdbNLJq_pJy
z$CD(4YVIrDDBgNjqesP#=@<K^nKLJSn_<n~(d;+ZYVL)V!OQ2(d!9O9``rrx(CriF
z&Y#z3tlPcz`J)#WHTUb)?d|t3S+e9w)3#{qZ3e-gKY#W<b?Ve6-6qIdk>qM6kxR3d
zZWBwZyT7kQ&S=TaS9c}}b-DGOsk+fCUwdTL@AubVSY>m+Ff3d1<m;=eZtI_2(Tl&Q
zQ5?GExZI={S2S)F`>UkL?|<BSI(e(_$?rQ=RW<+jSyvmm78TDHZQ>UfyY#k!+32mD
z`3%vmw^pg{W?lbYO}AdUBl|T!^R*SP+H-qC`>uA`2Zf4ny=Zpv!1O*j&bL-m4hZa=
za3x5E@A!89g;%-Ht@-I)a%=AVRqvzcXZ??x`{SP6(YN>Rh{s<yvr7Lib!TdUhW7LP
zGV$XqO+M|(4YrN5Rh`!tf0(<U-$J$E&o&2_vNH)QQX4-P`(FCw-|$ZJ*bU~_M>;->
zn9cg{q7b*D#xCsL`-C;kD(8+L;EQlSIob37Y|&}&7?f`K^i*6ssD8jtY0{in!=`7y
zFU!?+tZn`n9s1Xyxhg1nLg<o-D}ti8zsh@1BKVUpY~Gt|K5V=yr=KNcGulsa6mOoI
znd6<fgj;v6zv;os?Izuiud=@0a7$)c@@C(6e6PAwPBllgyLnl!>?jeQ_~gDe^9DvX
zT_*cEEYp~$7jAgF^Tnd>R~cT*Oa4q3xbps{*3LbB*E+AynrTs(6zvPml*e0Y>)-AQ
zkH5NTp|fjI@yoxD<xl_meoy(=S@T)9H!m0Im2mtjo$t_8!nRPrw$EzS%*NGaCx!0*
zNNm!L6WzaUS}4EGg1>(Dcl&DpeBAVBTJ)9k0YazOuT6d1#3~|RWAM}Zjl=z5zloqR
z^BvLVFSq^w$6&H1(s|E{%D0!6W;ioXn(f`cF<Eu{jtEteMW<H;3dyhk*8S$nL{MM%
z$=7$jIfvP<?f<*2%>Idh=D&C4OB3(zy2G<;zx*D#7Spg4uRjs$>=A95UB`3|xLw$G
z^n2sh11y3+Bc%nm#3%O#X=b;uxNVosxV7FwR+8gZ=d|;MdKa#IT<bDXUs!+c$vwYs
zvWe;6cbWgLvg%!+HRl0Qb-qdc`|hleub;Vh{>P)IwwfH7a%aPZ<<)Y}|J?60dcQIC
ztk3l1?{5ztJiN>MW^VUn^=*-t3RnHw*D<Hdbd%n(Q<qW?ndAt*ukSvwzHxf!RyUV#
z2gHQlv(345i(%~too#W)WdtpaC)8SrzJ4=f+J$$TYbGz$FGxGI>D+<B8;2eiK1)np
zv`%=Uc1Y>mjwuP<_4^mC(%(|NuGS^RVB544c?TjRN@so+%JQ&nDh-L%RT5v372=|I
z#OlcTyys<)b=cWDP6XsEJ5aD7$M|?o?{|;jXr%{XIUhgXXUu0Q^$ao$aM{JQcSEVW
z9zz*Z-GoD$7tJ3^yzjG3YfsKztivWS(eZ%Gnmbq6Z~Q*L^T5J`*=`*t{32c+mu{*R
z&6zvx{pFDQWw9(qdCwDMi}^cGFs|BV(_H86@}&I0Q>CE(vk#)g?%eJ_YSnz~QVd_t
z`-FeG1$+XK*&A^8uSUD$*FW`NXU%I$-|xNk`o&_^m=Krid%w5sD2$zY<JZ@-JgGul
zM{k=vx_<4{F@F1;#Fwk1_suaqZ@U~cPMhb+X<Pq+Ir8fPX35vL*Vle@<$e0hYy02t
z%M%_raIx{_nEbk4`&D%H`~C4-53;2mGs{i-dYC`^y!^j_qFrT6Q_jpdwyiE!cC~z!
z$KPFNl9%jyyWieb*{wlq_5ZK>Ya@3}*|V?q<(}8;zSz84!MxFJ+O<vp?jN<{R_i>$
zyz15(yOe}2FBh*mIdONP|D`&IB*UwJH|+Yt^0-WV;>1<6-c0aF(Ft4hIP*bN(2L2(
zIeWCq6Stny4w48tmMm-VF-opb*^__P=^9n*v{xCi^NyAYX|jA{UFRjWe~I$3a*J(t
z|BMwL-^wceEF8b-`vbi<`=iaRp0>^?y(VD!dKQ04t#4UY-s<buimw-I|9Ck=mf^?G
ziPlC{8Rn52GGrGD^xWHPefXF7r#IE1npLkaYl@|{uCh~7nw}`j*B$zG8qY5s@rlkG
z+8(Jl&gl4YqiS+~V(+H6bNzceWcv4}g?64`TjQKMX_ei?3wfO#HC#GDSGOMA#3tBz
zI$`g$3*Te~CD~)x=SW|1)jH<YVA^++@0seKy;2bjGSec0T|@VCZmYE}Sk-YQaqh$Y
zVORg>9NTtK>W}}iw1-y{H_N`ebH*_Gv0%ciju@Gg8kNsR*Cv*6Y&%h7_2{?k(R=E0
z?0w-^{e!pc)vO3zbNIh#&fQtzLbt9YW_!==w`CLBvY#zl#4h;NhMUgMReG2|u+OT$
z_ExFj*<Xq3yno&<`=%!re)YUjJD<fzbYj$-zni6^)7N~AlRnYhd-zoFHiw{;R?uia
zc=nL5{qV-vO)1ybcqOcO@+80@L!i>Ox{2fB*Vik5zA;XcUL$L@-(S9{EBN$glaSEB
z{aK=|&TS4BJ|%apUWKj6h>72EJ5RtP?5a+rlUW}}!<@Xk8aFD_i@Lf#ynekhdgr8D
z=Yy~N^NNZD7$ktYS<PA(w`Q-5+-36A%(=2sgh!6Y;qR%bCTn7|!#i%&a<+aj&t0T;
zBW%Zl20v!@Ad8|WQx3(J*Up$`6na)*V)KTHN8U3SZ<siR^@fz(bjIM2uV#XkY%4;p
z#<TzZ*V@ZuCo0`*&6jOr865hagGcy%(&9$_15#aXiM)x&*^cJCXSZ6J6}#a5KLLZ_
z(9=;f^Z6g}uKD=PXpP`HYqOv-CV{}KnU1&D-B|Ikp6$1p#tUP%AFZqI$!w`+U2)WH
ze;Ma9D=P~<apwQWPPMphsQP_4w6yflkME4elaKx1x$2*(#Q)GWI@k3dJx<TyD6-h5
zu~@%mE&I-2oSdu+<vZT!)^_L0KDxZF%3oZ6`%F38T~CT$Kdtug6rUaQ?GbzSjz7!#
zulO4n#?`!Gu>AX>j^WOyC)4kI_^?Tg?L>jc42!%8GSv=MGym7`|H>Qu|DR`Yd}6Rq
zaoZld^ebIk=1$^RbnJEL*4C0~9U{zzp=<pju8DT2UAg38nwCFHg~2{odzI~qi5FQ{
z<gJw`QRv=cZ?^dH+Xctmi)JrMIA_Xv`cvbdBY!<2#1EZfe%rFwPq*_lOQ#3pgxRa&
zXB7&mu8q1oz2)O~_D>Dwp<A^QV<og_U$yX4@Vq8_W5Ft3&fML}sdHX6eYcEoufFp$
zM7U?GU+CWl`+`~4@X9<pdr!S5x<}V;zS&)4i+Vd&FH>K~4+k{ov9Ix8_g184*~dq3
zq{?HKN-noOUcvBfo-nJJ+UeD-#oQ}j{W3fDQoiRg`{N~_?6!Fo$d&mieiXA8x0?9j
zrkc#`wE5ma`(<*b`RC_6OHb`euF)${-B7&h@oO0caFGg0;6JW?c-bRqKRsZD?%&sZ
zi=Xq?DOlc}q<SX$)73veS8WW-6}jE@ylkGu#}7Wzp!=4X|2>RI<~tCy=Gf2oAzxP?
zc(~CcRG<Hs2y^|>SFhSPT%7rI)vw(xh3pB7%Z?{-UkhWd55L;&@`U|BuETzo$JhKf
z1YUa_`t|+VGv(}S-kj*qJhkQr&y01e>OHf5Z%#PF^gud+E9_TV)2e%7TP#_mJ@+VI
z+qg;l+KHbcA7sM%)LME|Y`ulKwr)52C%UStde_I$t5+YF<cP}@ylnCgnJHZVf3^Hu
zmAhPPCxhp?S6?@~+424ER_*`W^ZSqSEdL!Bxm3RH;*-<To69*Dm%mnH(ASSzetz%l
zd((D3f1oF`HJ|@x?Q*AGW#<x|eW$3#U;W_pG^+ODUQ?Ik&VT&%r&bs9&AF*){iYzL
zqvMa*46dFNE{9(3?>z8xil^F%l+eE^-sjaN1z$E#WthEoRru1J$7n%qP+wPZ^3hR#
z#{b(*&BAL=D7JKU-C7eL`1OeJs=91d?QM*!UbFDYm}CY;vmT8Wa4GzD%q?qM#}l8+
z%O$kee{xNFk{2}FAYhW#s>))HXS<oroGMba-+tO~u08eTGl?y)*>bp+q#jF<RoL55
z>fpF5<K?%W``_+a%0%}w>%|r<&U*Hhd7GNjooxx{UKoc)Ylb~4$YE?c({p^o_eN*q
zlQVwiE1sBla!JF_MQi6?lt^*5?cQtN?;CD?#?k@OMF%IDk82+pC-0g(zkdBK9ai_O
zRW4tTI8Iix-M&`+Q?B|&#zm{*^I!k8kcpnfd~E+G>8SydUe|MN#TgvUR~fzCdSAX^
zX>px}OkYkRYW@DYBKh8)JMZG_|IQB3Fky_YxRv<PwRGRFe@Esn_lexKR{it+h7K8y
zJ6vz3XPWgK{+OG7zdQcLROwTeGXpAkGU`Ku#Y1m7acuHy)pz-u{`bxt>-gP8|F_JH
z<!e8DQR*DyBgook&>&Y|zV6gxPfAan|37aPAAjc;v8x}p&AYtqfcVN|-=}BA-J85S
zrtIdbTw8fa`=jqI<8ubjM#E+48X{60SEfyyR<~j8^T!DD;JHcJx@gnegdR&?jjZ#>
zxVX69?ReCseQo>l_hHXi?tjl`5o0>M{oAqidp@1gGc`3`zAQ5KZRNeWC%Lt?w7vyi
zRSqrXU!WequOm89y`5M3+l3v4kCWEs2D==QD4wxOj_(c66XvZ4yaazL$ne=)rk<Lj
zZ=QetQgB>c-JVt7yk=dlN(c>*$)EVV^6T2(#2!o5HFl{QB2`PbZ27X+>{dSuAJ?`}
z;ZB!-f;#qG5*OzEJ#q46WzDIyB{ThJo8?ZA&?$5I@J)Z-^VAU6jeGX|u?T%T*)v-3
zrbMSpUiW_UV{h1Grd?ShRn1pBclPYxAD^6@9G+rS7A=un)G%LN_nT{qY{1f0?<?kA
zcM85PQOxmecf`}md$wzP>ZJlixLU=gO`EoF!m6`#EQ`5TtzLbe<KDgZmG`t7US3}Q
zUZU5no<%`v)vEfhHu|@Y{rki6LT*p(<<EPrM`z!c>oH_!RBjBN_x$etsN0#Bm%Wwg
zK6;D^bZ^bFlKa)5Wu}1#-Z?N{U|1tG(RJ0Yp68YFOJ9}?={{A>a!pyhY8`j0)9Q9U
z*<W?h*JpoA=y|E4lpI>hV_-1jdzN6Oz6h7CMd_<6{J~!=rJ^~Evx|y~<ors{8XqeW
zpXeO=)nNgD0LPVt_1p8GK7Vd+3mU3;dvh7AQ2<IxeC>;qPu^l=I>Yp9dwQ~|si{B1
zeKz(JW=oeXTgG0HJnQOwre3}YlE!IYvNJL&#BS(@CWr3buxZn$+~hNz^PbnvTGea#
z%sMqS)qLfv6DG+5y>3?}KF{i?nCS83<C-!J=8#gO4e_7Kgd_5MW?tW#ef`qM$H%WP
zkzB@fL-fG+ztbC=Z{K+H^+0)Z?pmgQf;#&JeguYD3kdYO^)ugk%kZ(b-hP(d@7aw#
zG777#7%dDAZ#&&^TS!dS<=5xlwl=mN!+3`8OvN_mf7?ucyJXRZ4F>g(kM-(qoBAR0
z_pur24V|9nS|%Rgby#coO!55ZtjWg>j+L<g<7<ij{b%*+)%-`^<!@QA;6dMyPZ=gw
zIuUa7{bLQ{ytK5m+!FS83+ZUFTisz~n!^*rqr(tY+HfRkV<5}#4Mk5+?PokIBiPvd
z_WTk}F{%GDJ%;iO*DL0g7Y9w|*x<gaZr}Uh$jF_0_UzfCBh>k4=ULm+0?B9m8)vTC
z6}&3<c+$q3$7cL4Dk{?REQ;!3Kei=(_Qr@e9t#TBJowYa@O))f;wrmUUb(rs&4$kk
z6V^Si^xu+x8=gVIQP<bE(3Wq4cw?OAwD)bjv(~f4d0#a&H#eXA@YY0!<$iOoUAcPI
zmnGn8_eQ}p=etiRAGmd78!s<!?1tm}<SJw;<Ra9Rjyjqh_dIY9w6xH6GVk$YGY&Vn
zZ@73xy3xAfdxMtX%Z00y8<ZOk9>@s&o3~-E?osyx)(7u5*<Sy~x{G1|+I8#XZ1eB!
zF$67iah858lhR{(=JTHP;I(U3tgx7H;OE4q?HeTxPQGb4>-3><d2lIDtJCV+Gp<j2
z#=XE*rAA2CNQbFr&17bU9@}qwH_WfCe_(z<|Mcn8=eyHS=cwslPDyyj^`@ybL6&h(
zKwMm1kcv>HMa2J<54Sii7%I#v4FrF#Gka<KzW(dgaPhdZo2k;lIo~%t_-db<vc%Wq
z*qvE=+{eHFJ)K!pm-F2Rv`AP-tXl8|uS?_a4SrKY4}MJ&U$Z%ZKY`^M=ZrTDotrtT
z=XOkPwhjNrTo!P(^4N@+^Pkt<zf&ole5&!%gSS}^$^<K&L(Q42SwGtdSr|(7_L&{)
z`D&9Nc;TOKkhNerQ(IF1;ms?ztzLCs<xHZ+2L%I_h%a3oHas<QTkZ;0zmsdW-RGVx
zTd+=IH8}EMQF+`<C7ZqDdFAq@QF%Q(*`#xSPkdgPY+j!9|1`@d&CQHGhU&?@@7KF3
zO}u$B_wd64XC1NMwQ+IxzIaYnQ<c7-Z*Xi*doPDP(;TKdLh+XM|Na<!2w(Ggv5>`~
z&wHk>d=?THSGQx;wA^?5QV$%S_dIsijsp_GExqgH`DHdG9qlUKcvJdi1+xUJk6Lfx
z<?nyBC*3l8RC(`8NbRZ9r_YC7o!$7Ntfue&`^tMq-@cLlZ1Z0IBsXZ8_@Q2D^LZV;
zb@yFE|L66*d|G+Wbhc^m4z0*bD;F(#lyLw1f5ta!R@LwSbV{2&w(zLvYuod`k4S75
z(XK6#(6kE=wKe&%S?tA@%*)G~8|s(e$lG%_IP+O3Zw)Jt@WjWNMO>yvwZFdnJCJ!`
zRYLXKNj|q{9ZA}_Gve_dtvBU=|AxHnF|1~uobmTx!T#r!lY_q8<*eX)ZL)jHwf)O;
zlX@&0)t(>U-(YNeK6>_*H~ft`ckf0VKlaD6_*qT*pC2Dh=RJ>|mv$$f@j9dQ?O%H5
z=U8qQ{~+=0&T1yV?>6r@hU7j!KVLp>N5R93tE{-S`=27J$NNz(ON2i-ujz8AU+_8X
zRtfJ0p5Jf&Z&;Og%j<Tjh0OofE$YlmoDGigh)$f__^ZI;&qdJUk{eRD=USKN)rE#$
zedq8!Kx50X?|)l!U;b%cE4?A{a9eHd{r6&At^0ahl-|E83vjG^b!DaZhKWBlKicHa
zGhD`${X@pLi8<xsBG=zc%?vJ24tc0dy7ZG#pwnfZ;V~O=zIOJq3s;Pfecr=+Y{uyg
z6YuS2U7yLjTB&I9syNOb(_=NqKkrGC^mH`&zVU#N;7;#Q_oXr?7#$|Ke*AuObGm&%
zbaXZQ2j+w@SJ$K5OP4PF|MEoc)M?Z9rSw>GXS?XHT)EPcZHH~dUzHEsZ}``561mII
zEb_y+An<`e<}-$w#_4{H->MrrmYjKX@S4g_uh8c!U#SFHI4rvOBEKQ#!S@3*Bi}qS
zJ1B8kv_txruhnz*hUb;}%<ABJI%oUi%6mr1XL2K!A64M&TDhh8oaKQz58g`u{q@z_
zF!tH>=av1erVVmzZeii!^Z8?L&wHyD93Nk=d+leSFjwobDbuFyo4hVJ;P;cpoyE`X
z!a_q!J>7HegX=Q)XLr7`?d~|Q(O4(7=<>9C^E9$WrkNh8`1s{wNdC*WmNI<DuerGR
zv8_AAHY-<K@4&TXb62d&R9z*@*S^?v+b(7m4JjLDX-_@}6RD#TpNlj^c5T_RrNptz
zuDD@7V|n$w@25>3-|IH*iF;dlujk3v%gg=W%lEpSZY;d9XzP!C{2L5kRL5>wD3fq)
zP2|zi(o(qszoh+}Hf{ReW4OFxUii$vfj3^QIb!AD)X5#XwfxZi>|0VQ6PThdJ=}bn
z;r!>C<TJY?*gaNnGFr7uPWrAb>ulCfkC&)TXH*p2$+hiI^Tm2@VKtu!afzAt*~-4v
z)|<Uuv;KlqYHF(fl&Mp5kJQ~S>(v*ZxIE;m_<<Le#m_`kt~JfHtu8ZPbLIB$1GWcT
zx9Ge%_v`Cx{sX6GUtRG^`{lEMn3zA`SFO_Gmq_ig)G~Zj4|4W_oi}_YzWym@;m|OT
z<$k?j=I7mf2BojA9DREyEbqgvn&LS}l!|&*9W&0>%k}<t?(-h^9>e}5*^>Rsm}L}>
z&4}G-8X++8<yuR7A@JyHgSL73Z%C16^mv`Qg^`L6_rbc4>hsnv3f3yKuC%;z|1(>;
zTdkM>&G}{Q-@eL*Rq$wS>znJr^Hkejq^czJ>8}3G(#ucRF4(Fqo@c?k;Qa@^?~8XO
zK0U;1pS$(`y4b48i>EuiIX1OBYnJWzuW}c^?tVC<FLq-_t;*@Ur)K<9-aXaj?~R?S
zWSB&>ba;POeedEox104gqPAVs*X7HcsZ*uPb9aB;w($IhMf<xhRX<(C`*xN6&ZQ^5
z)V$RA#j7o`<cUwv)z|x?wmiH$QCW4p*0oB0`~1s`roPWuyrgjc!dN|li(ON>&A;4{
z`ur>2-Noj>?Q5SoUU1)0Qc@26+GQ3E+LI%+aNFz>nPW4w8+LDq`ro~A;@$5FrFZ#1
z)&9Tfa7tz7IS0eF%WsLY=0-_u0kxw$-4?HBPEYKezdq@8+@5~ZP4hT?{0-CI@7lGi
zyuo{esi4-zOBM;GpXB%cdbK)O?C{+<jzufj+4E;hnuMBejQFrIIydO;^6J`+$7&cD
z6c{{R978_LI_Z2=zQOmv#$z*%J$iR+hHS%pChgF#>t*ea{?D^HznV|RouS=tzTMu#
z#!c_`{eCC#?e{gF&|0q94=3)g`}?a|==#;GS7n91RIXdHB!$r|wyZwc=lK%DN1wv=
zmuoGNQ#VLB&ii7r@b#<Lum9(Yp8V{WNRiKN)z;S5_{7(-3syzH*=<+;?oLfkm5I`(
zNY@LYUr#(ZzZ8^oQ*P+W32s?!m{zb_*Vw_O@8G=fz|g&k#m9@mJ++GuPuS)g*|PL6
ze6yYR`NZV~X&Ognm+!l0#G#(-(&w<FL7+LXO}VPhBf0w*kM<ocw-W&!avZ`gMNubq
zcfGH7ch&d3x?cIk=IV=ayc;8yYV8kNDpcXr;>3H>`EQ%p-&mJztKJ^k_?06w&+bJ6
z=g+x}*E}5M<tt-fbAP*Yt@wAmtIIisgFi2>jW+MIerKWPGvmOQmzSSD>ehdDMA&~x
z{{4Mtf0e$x)LQuXnCU-x(^WffxCI6VKHkO5Z?mDW^8UWs*<Yp2^JLm(%OnoB@h)Dm
zLZh(bw9At}x*N~)wLjiJd+jtvA(6TBI2Dv8hnAM@*-?<N<PUd&)(8INGY02BUlPqa
z*QLFF&!+D8zyBXebNHh!!#7{%gqvVawZXLmGrbP)XEzIe@aWuJ>-#eLD`Z>_-sj`F
zv7_+u$tC(Cd(H|@EL;`UVk)El`r7_(-5GnW1H@i@|1Vo{_Vb=!YppL|n`xNrCa;k9
zrEc5WZ}Xn7H9B^OC#GX<dO_8OS3+xqbNZfFZhiXnX>`K2+fybw-krXs<HRu!m7?fs
z^9hqD7uP#GAO7l~A=WL+_Gj(h<fV%?Z7PzVB{Q=($oF9SFS!lNSIPM~@$!e->iqb;
zvs-W1igOa5jkeAB<!B-r(7tTVgpyC;y&@tacOrs=jX8hhxw;-L_xARVH#k;uC~f+c
zC(oXhbsV{L?ZKwgdbcxrDp_8?usJFbte|9G^6t*hqb9A7ZYNDJeD?dJxl+)ARo2PI
z$!<)aK{tFV3F~`*<Bt<hndK?O*Dih}Y2%MM-`MT$&f#2<^=H=Sb<Zn9XB$rgH^ch+
zp1-?3Q^l!!S4v^g;R(~f99hk^mG{B&AEguLGg~@J_&JNbO7?xt@?y^YFLlYWr~fh8
z9{TX$kGVy~9gTaZlfs4Ae-@=aZ9BHBrnX(|tdQXP>l@aUuZfHJ8@T(}okKk`nw6_H
zbRxh0YuhsE)LO-MZ@>Ei5ASl#KfdKb$JOqz_5JH#TW|RgA-Z$__jj)A8FZO~TvYCq
zUtcsyRDQkxy7rq3-|U!QvTWUg<Dcf4YJZXR)n0ga|9+92Gur1?N5yQ_oBi?k_vuX;
z%NH#w`E6LV<jLBF3-X`unzi2UUqtYn+6&1Z{p%k7*|7iB-%#mIH_aN}sPEjH#a+GS
zo8-6m`m7A`H49B&-rCZxFCJR&F*zpx*ca(bORt~uHw#&rwdU=$J|Dq}dJ#9Z4?Q%P
z=-~o7*&@Zgr6JV4^3BHM7XN-c-nwt!yt==?3cueiH&=VGHga>@!^7>bPfh){<<;fo
z{*QlEzu!B3vY(YF<F}jX^V9wcbskN!`Tys$&rBoN_{yiE4KtOD;zMu$tx;2|X1vc_
z#Td^l&v<^tvVVEG{v9V&4`_t`HPZ;Rkh#qpeU|aj?|&>g$4(xe=#i54$m;xOv$Hde
zpNn6;dX=4-nW;Z-RZq_vP+LWO_5FQn=H}mLoSdv)KXu2w&wKnEi!Zrs(r5qH>7ulH
z(yu$2Jv(J?h+9l}dxbHn=cVU^5+=EiHt+8q`8x0UPf<}(`_Hxi3l~UVtEkkwkkGS|
z<sM5MfBWI{K69-~A6}bNt#oV#;{n+lJPZ6!eyDi<<VlQduiN?K*Ni)!JbPBhJBNP_
z>%T2apY86owD~b#EHsvF%WX!Z%1=*3kIj%;(7<<%i8m|s4DY?V(1?g16+x5L8*MW+
z^Gh|Zo&0Xo&|$N9l{?Gn`8>zoxdi-I7U5c|-Ei-OXn4%VdlJR60k3}lOIfq!Qsj+C
z*RHF_d+%e7X_?9?%^<UU)$!arJ1&|ZtMT~|%irpxzjTtK&q2+D^$e5#2(NZovT4(%
zP14&kDyloZzv!Oc0_r_5Rm*j(`gW@)_xMZkJ$b?}?IEK>FK7O@+O4el`jDy70+w&G
z6QX#tgKcZRnb!OemHPU2Q{vwViU;*4oD%(Tut=)@$&<E+?aH%{?fUL(GF6y$A&2yx
za)t|emKTmaJoJhGYpIjRBISnuUwqn8Y%%+a9=2IO%KgQszsqyV98qrbKRLzQr)$=>
zi^Vn-@cpr`PM4DpE&ccZdvUtZq%$pZQw}X!#AM94RU>TeTG6#p;xXOZN;7l+E_`$;
z>bAa?%5>?N30ZevwUw2w?7CL#espc#0;LHo0XI)JZBm)J#`ycszlG_CQj8||a_D{k
zTXj}@X7#zsb30GpnOQyWvyHqQ!+lY<FWfDErYcp%xn};jnRj#5DNDCRleXFq%TjO8
zm1mgx^x<+Yr+xodeXvgAo8WMw-abJg<T-oo{y-CR`zP`5w)Rdo*IBQbpKkx;K6}Mo
zv!2PTreEFSCdSYEOYMe|ey5`Ss)(@NI#+M7^-5haS6=*5?n=4TgOlsO<mzdh(Osvp
zcCYQhe^QSB7QSHlvv09+<~a_QzvnCeJUl5aR;F`j%>-$VpLvJh|E^z9%hdYMXzS0)
z(8{~&3`$8)*lWX^-<Lc1t-XF-g5&4Am7lK0ujAgzsvz*?tizKo9(}t-0vtcJL$)qi
zWpn4(8EKB6=G~`$YVF#7AVqYOmiKEe_nrxFJo3)<{(NOEeuAszkM!Kc-1w3RfirVg
zEHZ!m{VlVH!jt&kS8GmvDmeB0)1L+J%LH%k-L&Q%O9SI$_Al=*-`M2jx;$iR+k6HM
zjW7PeSB14tA8O~jt)A{;lB8pHVX+p|*Y3~C`&1d4J|-zV>1Q}QHMR6(05hk^uXE0+
zYH@8(*=tQ%58nB#bt?OLX~~?}T}M+C{9P&@G_pVGF+P`}dt*zcu=jL5Rdx0D+V6L#
zzj>1bs%(FKdFfnS{M&R3GaJu?Yti{rFZ<i?J^lTVhl*2fuCCqu{xfHMY~=Wb)%~7)
zy&gZk_`Gene8q#te+Tp%_m`C)cS+$mx9I-j23L!hk3JX9n|xU56MN{}tE}_l84ou+
zSSQ!gecHTt?jweo*5!F@w{3rYU%smNX6kg)h-s$$J7Plnmrs{bIH0+4|Noa6hl+lE
zd6^xQb1!XHT4~qY2X}P7r~g*Dd!6g_CZopof;slH_r&F&GB~(s(W37<r*Fy6Xk0wi
zkU_ouf8ECGJ1=I4oZfWLoab@BtE+3Quj}RDzJAw54U@0sSOj!TZcE#F{k3h{uP-k%
zgT+-reP7dQskSV0WP9C~yDq-yUnpZ6K6}~ETv5$GB0pA4wu=AeWFOs-6MA>zpVhyk
zriH32$t5gU)pzvbFUdY-m%7BR7cJop_6+Rz3J&w`i%4;fPp}CP`@g5_MAMBWe;#t?
z@*nHextVtR+oE+m2FAvpw>^9I>~!P&sA*qo9~8|A395g$<LPz&%O=<3%I}u`Ha9nq
zZ+*N+qU-S#IpONRhqmSFoQ~2{N-He<cvyBubZ_z6qaPV+8wDNat-8naC-K^vNOiSW
zX;Y?5k>Ol<Ie5h@vCAgU)pAbt{(W22(v>+&@bsox1?P(IuiN&zf$z9LvC;D1>#|II
zFN->r7lOdgu7KvuMYi?x&Yo;Jw9vppyfT^9R$R~fY$Lz^qZP({50=WBE(xsGcL_M$
zp?~6qzMsqQvYeWZcOkX@h9`nj=PVFjq-Fno#a_w78$zDOH~vle?((+nTtIYP%Y~58
zTOS-x6-_mFwaC3OV_&nm&ibEBqVkI-v+Q(l5e_jF_<e81!t2cHs@vD=td17q_!%w{
z_*-eg*UD>RGqo0-)|z&8X-OSJO2zE|okn~c>tBSvKgDtJa>&lT3NxZZ1LJ;Ytcj|3
zt>=%)U$CsV$MHw?mV4%{ekCtmEL>Wau8?{BX7xR-L-#veou9MUUT)|Pd9&H5x97UD
z?!@LR6Y8H{{VCOu$<P$IE^B`0EpHo1p-z|H%dSuQ_7wgrUp@U=t<3AJhOT?758Ym6
zlW-)6Z~KqpXA6qDy8e3e|5~`Je95A<=jJ*tX8U^f!>h?1cOHdWE>cbUBA$PGqE?T`
z?%=jP?Vny3K2|Ay8I*f2Cu=4Pk63gapUuNLA$-SY20Jd!Vqng3-m9aarTBO0DjV&B
zl?%LGZdnMiFDg=7B`$fWN;-MhqGI=+3F%eVMo+EJOk_x(Uu#zQygm1}&ulZ_{Cz*u
zlmyioR@MLi7gP0eX-w(WP+2cM-+4AOJtwPu{Bqg9eC21?Zn44-2idh93?x#nt%>}!
zdH&y?o*tfeJD<x%?kHHO7r*b1#;%tPf)niybX%OS_`NDC(<#z^4r_DruH?%{k3OA!
z*zf1Wkl5J0>V|*$4jWhrUF-E<(ffLVU-?ab2bX(qU1vXV5j>zLFzJ2IjCaTD3-;}J
z)ff!gWUm<eH$vo0zRu}g4C<*Dz88euly7)k^MUF9_T1lBCrz4E+|}LvfAYC7eFLj+
zUeC-P^n?2IVOe^I4c2YX{jD>n^XpoN+O)K1Ypw0htk*q1ds*d6zZdBW4IN901<F{t
zZ@Ka}EZ$rkS6KMbSo78%Mib_l4-0+-JWzemZgKrZQ^nFhfBt;e*3vq3;JfbWQ-;2q
z<6P=wUcctOY;w76t$NYZso{B>bY90j2$I>mNbo@IvdnewKE>7bf>t!|XVKfP^V+{H
zQ6}T|w~9H{PySiV|EZJEv&t?d@|whDlgm##s!y1lEqkfv;*xf5PNl#Heua$N-;B-g
zmRx?ZBVq5Vc?^H-de8bdy0Clb_Pz6;UOFx5`@V`_TkaJU9Sas;QoQU7>!qc0Rv+}-
z`TP+WT>8y%YRNm36*t)A*E;WI<B@L=Irhlrb5Y_3d9zaM%z)z(hg4p4GP@WvCvW;L
zvfli5->V9jb;3`l`kp@2ZJmGHl*?&nd-kHkNBZif=~Ufw4GW#pS}#^_tn%XbTKAN>
zCO`X`ckNTUpTMCd9dgw#bWPjduqy}7U9g!`V#?4TGUZyF#Cl<lU;i3kw646xyrN+D
zfxVTF|1`c@S~~Txb1gfgeRxmt<*kxJUwFTE%;|ZhIW_g`$Db`b8z<B+>WXXmTqE%Q
zq5ss>hdbErEpoW<U%G|)1&e6hIvrmByZhvKPFMWpb@0ZWjiRTsrfd3$PQ1O!>$QA;
zXr-O~lli)bd<1s}g}&XP?B>#=m|R=gc7l6Fu9TT@Lx1$|rpVBxrRH1S#V=fcpgD%&
zkJiC|vm6rNo!a4j;dSOM<`b;7wY8CNr(1Ntw3>BUQEF@aM=7^+%QC((9<Xkj!*-|p
z#(oJyr%l(_FW0Q^d7ogqWB1*U0ap`$Khf!QW09_|42`V)bZG0@(5DZTA88h~v(;X|
zrL=s@lV9JJ6l*t~=G!QJ;HY@~omV$@Je?N3<6)cht&m&0O0`v0Rc(H~SbXckg?rya
z0s|c#8;ck3{rl~9>cJ+~yWfnbPoG|VOfvmN_WHeQpnm7gn>S-hF1i-ITsnQ3SK@ui
z{f8>Q$<BWPTD_io;HuK2*0A;ywg-G<eD4Z3R)zlE+mXU_x$$zrJa%zL*Hybru9XS+
zZHbz=O0WOBqEc}~f5=z+jo;0g-#_5kGoO!#Z64FI)mg<(yMr579=K<r`R4XZx!pT<
zl$`Su6zX<c{P)rS+uLF<I$rJFxPRxy&NZ@1VwID)&%JsiyLGyYxBl(dqDjAN<O{Se
zC@87VUiLFA{MM{xH*;n^W4dgTZ|3{id|BqZ_Q}E@jpm46hzs58>0<Te!+VAPhc4W*
zs!H~$)vsm>clz!sZ(p=%QR;!q4r+c|&g~74t9%+hOa9yKbEem0jC<b3?^<1c;7Zb*
zFCm{Bk2hMoKG8|=zibk0X>Z`WnXhAcM%VIRUEH(x%dIz0JvBw_L9Rlu3tyv|mEzo2
z^(v3PR{d}KTq)1EB2nUc`SMzQf%0o9B@6TZ>|5FBps;rGaTDL&D^|R)y=?N{$oI3;
zWfOiTwj+J@HbHrAKGn-luUIu}*-yQ`dBO)i%$hYTS!k8cu}TTQuT^#@WA5ynR#zG+
zB-g)u>$;9FZe5#xNL*UWa*Hcw{ui%%{Ni9RJudB@JCB(A`i-Yu7WL&F-^QlC_3E{j
zBQF2eCs}z0>%DsAWPOwS@aLJgc7?Q9v&6ld{BrJ{P~R=<czx$PR9gNEI&8u1;9~W1
z@ngdrE&hBKv&0uC@_LV7bGuOY@)WP>FUAaS6+>Z%==9Ejv)^9aE&GzoY0s2ntW+iE
z!2NCKfoH4c?E1ef`|(i;W)GLr#MvJYIVnuJvR`fQdNxn%dDpVaZkNSPJj#%DTlw>`
zr$1TSG|OiHvsL15yt6QQb2~GS_LsNv9MA0L$$zO$bcyVKbz0%(4L83eYv<J5+kcbm
z54`TZk-tPbeye@VvJZ-<KL2d}_xuxgtt)GC4g0dy{2z{f`o-(8bKx<5kl}&9J)&kX
zx|J5^ee-8d{_EIs=b7D1ZYyg$%?oDpSr6ZPlG9UGwI+5~kG{6{>fVN*f4|?K|7~-8
zRMagg(Mcy}=kGh2+;7WvphHl3$G2PA)h7KZx6QuatIp5<?=DlwVsX=H*J;lKNuhsL
zVp*?-)y}uGSb0E>>D_^u-Cgzb{xwdH`YR@LHj?$8&_vthr#CllJ9$6Q{bJe1@BW2f
zLi`U@%GL3tGv0Om$fZ=o)VKI+u}tpm^q;fR78Vx%+_ic0BJrsD6%uV1`@dM;{eAr3
zwk44Z@2-`8_Vf9C`I(l*Y24?IJnUQY>Ze=5VP5kehaP@VK2T_(J>6eNPtWgn@-poi
z%XW(H*tukhigW05hM&gi=VTbyyj_y%ADKNXZFR=h)JS!P|A#%Fe%+E9X>aDc`LNBZ
zlM-!)x3|3&ZWLR8z1n#>Z;X|SQ0I~G+or2uowiQMT9!G>|I32AH4of#{PRmKIDg4=
z?qQQzyUKo>&g<McA`!8d{(GoQ^LpzzM^xGW*qkiu$rW->*4;V$$iD5Bn*Y2zx`qyy
zO{5#yy}Z1#LcVG$C<}Gg@T>dmh@P?R=f>2?uMT}3Egh}9W-t5c|6qQs$!A7Cky{6q
zlwvDi^t&x?Kl1;3h0Xi&@;jP8<j<X&w;(n0u<zxZ&v!+I-S#ULMtgdm%n$u~BkslR
zqhO%QTgJ`I<A46PG*hk6v}sq$wU6yNU2@t{*ge5Dt?l~*ss0z!`nToyMtbi49y7-$
zIP92Q?c!TmhgaOa#*mQWQEI}~byx4#Rfk_%v0eYZt?=F6(!!c-`C`E}k#J9q9=5fs
zrEbmmCmC{~Pb55S-IZkyC;pp@TGrpOn5q0j-{tM@M^;iRH}HP#YN}Y$yV<oxWA5^J
zZ^^TlB(szy7Bp>FU3~PmdRNEYYhhQWt>_TS4Se5G_?OKsH123ZW5=HrM(gu-?prp|
z;lzA1W|!S|y!p38F7FD6cI%lSZ}$9`n)IoOU4O!Oy_g*115+!1yxQ{iLb$-=_IVzM
zvqUTRf4Y3@mBR&le*?AEx%-(uCEj|yTe`zNXP3zB_m^bZ_+&Z~bK>>)7B1c#_Vdl=
z^UtP5=Vg}v_Y|@6fAW3*|GjdxUoK9XJsWh4ROS1<>rVJ?OaJ=n>e~POvQ}H%%?h4P
zx#hyy*}<Q_F=vk2RkK~T=NXO`9`ESrId)Or(l2y=e{MCK#!=6!wT0%#O~ON?jVq4K
zo7>Nl*Oj|V@W<>`ex56g=X{&BLQhX`?uK9`hXNTnu7ulV?yD;wC+57qG^PCXY3bPp
z-Sr>eU!1$`zR9}X?{+ypEU2*S`@Hy+K~Lwh%y$z$D+`ADo;kkj@*K})nbRJ<5Opcs
z!YsEzXLa=T+`zz#)=Ea9E_J50zrK`QpXMz-!#LefZ)42n1HsEOw^cj*T;*Ai;Ily|
zTjSiRrB9b-hN)ex*8TSWVOye1i}2Q<*qE3*lP|mw65Pp@e)XuItIMNbE|swzJ>9RL
ze~H+#+uZK;Mh(Nxo3CGH9o<o!+magTUb4|Q=0|a*RP6G1pJWUJOXql4fD2&p>FXKW
zF4nR;_^I_sFjVuk$@e;KO6Hp|O(W;srYP6#FD6cQYJD-we_P(mgrXgBz1LcsZIe#B
zM{isAGv)QPAK6#6a#<p_m)uTEm~FLx{p~((TZS*6``$e3eZAe>K%zNMSK?E}Vt<B-
z9fEr`cII4I;aJ;P>@e@j^^*2wyLdbAsRn#-JyOp8!a(WRoxWGq9qSkjLcaOlS$FDt
zLUq>cdn%7M9%uIQJ~ruwX~5dH$=9s=5?|CgBwy`1W_q^l3&Vo>+f}Oyk8Zk^de_pe
zYa^S3ZPbmxy``_WEL^qa-F?y2(*3Kn_}{NwRo<|~oB6fEFRm90vtFDJc^b&TTq|P1
zIJGn5*NQ)4rcrZ#%{x<48nZ9z(8F!!M-vaXF<w~iFVDs!apB$67doCPe}8=y5f|5P
zNR+r!@wnG^m;Sfc+ie|kK0iBaYsh$RPSB_4kKZ47))KyH-{Wr1K*a}3dc%Y^c^wJ*
zzPD+z*S_5<>FSZ*ZzN+}$_{(-|Bv8*vuno=m5sql4nCLf<V0RGnp3cTK7;;}l~Uqf
z{_}S9uWyj^`(7z~{Ab~!j)=XIR(AxarKWy+dHFc|gRfPygF7t0r^PQWbb9!WEsWu~
zxTt9DtwL=LO-)O;(ETR9#fj;qt|>lmE|{jKrfxm`(=z?soS56&_A>bT`fiQA8u5Z_
zS?0cgprE3etL}9vU#Vm6E8lxsL|pv-&FIH3JC1z5cjd|zA@7@C)+U^rW4V);m$&~x
z&AeAPSkEzJT>ZY{C}-h*rssCws*3i`xKOFvS9jJwd3OBkleP-WCSP8BCA|3gxwAL+
zRBo29D)W_S`<Q1U#d<<$;^Rj3;H$IE^XIXvhsroepIsceIqhxw?Qb0=E00df@V%~}
zv{W|Kr#&^&eMMH;nPcv@8yhG8FX7#=d)2?E+ivIm{--)UW>T4HqNnFc&jS}X+U37a
zoS$ppyZO$hHUA&EG{$5_UfaAZvrM}+%E<g~NpM+kaIl!ee7jny$G<f6ARu11`H#Vg
z``0uDw?1sXn&G|uQChj>X%|atfirbXu2+)hXev#9vDIYGuY5;6?v|SF6Km>qm2YkL
zKeDZ!QD*g_^^>)}OGnM9j_98Ib)vh}H-ih-j$W%j9p+|WduO^KJ}vEYSm3+W8tbjq
zWBaA2U0cs9@+?l@D^TG{{<owvcLU;f?@aJH$0!;1I84F4<J^slwzng0ZBPrC@tfyG
zzU$8Qk1pThQ;ss5X10d2<qx;ZOxv6oznjNWd0&5Owmi=LsaWRV6IpkOY4)rB$AxNd
zuM0CUD_^5wuJJ44>Z!H!8CQJJ58P>DVD^0JsnoCUS)KmX2CQ><Vi(%W$N4q(@xg0i
z>kEHv;4GSc?ML}`-nmT|GPQ26+O#Y6r{n#k=$W=UH@?T1MoBGxHB+a6<y?N@r(@s#
zPP}o^IAqWE9Ie$qOI|RhxW4XL=y9BHflmIjre)JS>ZeRTQ4qExUx#0xr=`feao$3<
z<4d!5XGZR@vVXBU^vz|rzA4|Oex-<h30Qn=X}U?y?QOkZUtc$_*<s9D{^20|=8TI<
z^XmUq_F28s_*%6WG-@7Oly;}=cJ7?wbCx~w_Vf1anU|Vx^=`-GsNcUHH1i+0xa+On
z>IG|!1>Ij8+pV9NH_vEdqeY<7$@5FMeo;uR<`PoA^eAe^-nr-QAAM?l@>~~#qsyb!
z+In+Lv#;5me5$Idn$FP9DB-qys>Dan9n3nXxzxmB>i>TIt8;pn<a6&`vTcb+)b|}f
zKgY5-YL(TrRN0)!YrZQ_l{HBE`ufhEJ!_WP_3PLF@0y;w-6;Fo8t1}GTi*04Gu3uv
z&YEjw&k#~7@}Vy^a(nc&t>x^sGAmXU8a`=X<~w_v?#4TtbQUjM`0(?Mf9n#f^Nz$V
z-m&9{nT(=l!)cw<vu*|cjXfd%=y|NmrLGUPlQ-zB&iC{@xn4?2%I?s~;LPq5SJuU)
z@AdV$ul(-Ak9r2BOXnDciVyAWoV@>YQ^el9rTbs;YH4ZddF@c!CF^RCe5}Xlfi6Sn
z-lLn=lr`lmDJ@;P^!ldQ)sON!pRTf!P;b4XJT2AN<NEch;qkVU-p=3ry{oHh*V{cE
zmSOMv_r@+;Woz|p<L7eCb6m4)&GYa5`BHj4)?6ht_Vgydu&eAz`Swx<2?zGtzBCq%
zTmQXCMpr=p!<y8{;G}cQN=hpJuU@%wr+J+%XuIgW=*K0Xfv&=zdWqiOC*Qllbv7`g
z&mmWN%|E7R(-%t%J=PJLc2dGKxcVgboZTB1JzMR0CizCV29LAN{NxHd<0*e{ted#~
zaLSdd{=pS8PdsPUmg-)7F@2R4`_)IQF75g~Y1Q|Qq5q#wY?FE*JfY)wvi$AI9=)qJ
z?NVy}&#c#<P(M-r%gt>k*p<pcczy=DMjn23?}q)x!n)<F$}$i7gnadJdA&F=*|+XO
zIQu7yQ)fe;e%<@E+Sq^3MAya%_N%t(v99XvxcF<$?8^drZWWBTE7S!(wKw_;L}pZP
z`p>Xo<(jnCMbi$<Uz`|!<J*hlTC*I*)qF!k4c~lr{NB?Qo3}dM^pK#!T0t90K{L*x
z9Sbjt{&b9wHF<NpP2fP^y!#X1n$FL;+q8kBVtJNl>}s?5tL(U3_F6vNZY?o=?Th&i
z=kiZ{GF6zj>D;%YOT#1i4f5~pxyF0+=uxApFBxVzHxB&y`ML7x)OGfcTo(uG?Rdbn
z^{rfL>*F)V=TlCJs6X%s-TC>P_0%ts$ySd%6XtaMQQ7Ahx;o@*ap+%}7hXn3&KHWQ
zsXc#qOFNA1_FM^TD}Ax^X_ti$mWzu|S1Fsu#?k2TU|m;N*XDw-<o$s`L7&7Q=!U*!
zmhsPN650Xk0?s|MZRX6G{$}Rp_nRg&y$(IS>7S<3?2uBPbEobcT=KIqG9={7ywu3;
z4>~ww(<86BJTMfz$;K0Y)zhMH`n`D)z4t@5uY9$C*X0ktUax<D{mK;)d%2HOrSI!&
zYR+WK(bd!2XB~Ha+uQg@Pp0=idQo>LH8RZo*>kn5oCh(?!HwKHr+-OQ#JXHtk;N^r
zVC^+0%MZs>n%ffJq~9*H2|Z`;b9v2S-qovNYXM&Vx>wfiT_|Jg&bU2l+SXepXP@s|
zw6DtR&z|e)X=(3X^gj~UIsNLz%~gj?&OVtMq8>d>)GM;uI)28opWPz2ZKtK$3jMZc
ze_kxg(6%be#=D5OAg!>lFkFdqpOH(-zE$%ae0pL-Z(BMfeHB~rs_@8{R-VH*7GC{r
zt5WA{vhvkk*=s({i4x*Bw*8g!yLU--TI%0unU9Cv61LAYPM_!H^O$AFU6ZpVzr-gu
zo}8Ad%N{2@QFPTU1*M;>tmK}@y<y$=p~B{QnZc6Dx~FexKdg<Plf1|JoGG)P);{B|
zuCA&-AM$5C3!avGmSG)RUshgTTxR68!%CY1LJwO6HmX0kvz#HU(q`UCS=X+T=`+~Q
zs5~f4&?qR+%zSBbdec1Cunv#4tDZgX*y_)6Y}sa2C8OeJXOxrk!)Gk}=~P%)n9q9^
z+%0)(-8|7(^ls0>I~!Q<#a`Wbf05>`S-&Rz^9&CEyLtQn`!_Dll(A6Q;@@$fbL!I4
z{qMJ&+w|*uo9~2)y1bUjd$RKHMclfe_clE>^6kppx7X&~xoWs3dO7cboyy0)?zXvf
zY14Mad%4VewyvJ0cQs^k^VQI&5BIkBot5+J-fkDUKlyX|?Clqih9qp%c)P#jgl?l#
z{REFI;%5!6h3WHdx9*$zbnEghx5K3NiD%UQTcxvlHt(6d>-_~HCw7aTer@NW=k4lq
z<L`w%g@3<&+p>k{OIk{el(*=%z3(^eDr0&#HMKOoG;Q~)HSb~?1eH~GubiLXvpsT_
z*}4_E#y91?{mZ^hSdc#}ymZGz&!cUsUtiz4#To6)Ra<PF(`LHuOQfXryWA}tTBlzH
z&1(l$xV<u()h21r-X!0aoc(yBdZC%ldQJ9Yy!>BfuO!_*oZBCkueEmdi=6umTHdeu
zvbLXpT6+1$ydcQ}rCg6)eydI$D(C0qs}#u8+Mp~s)$jH#>zn%`PD{=&)+zH4KE70T
zJ>%r`^YhkDR`;Lw@NoO&>C=z5%hzf2+kE2ip04M+^7}=>_xu0bmESED4_;ojudnpU
ziHU#yzOSGD@9%HpvNsWK{dv9t2XwdJIV7FGhjEGj!fTA*AD^+dQ&D=(bpFU@=MIlW
zCo0|dbWhe=9pR!E5-K|Jqs2^#M^SQDEhLTmn4fibu&b~AJ#Qt?GUw22mnZcHRFyuh
zS#_=3L-E|7rqwl%A6@b-o5h?0I=XIJsw}q+&mR@VMGAeqclfsazF7WrYIt2_P*Bml
zRrlCM7{b+3Hm($#xH;sjOwvpLpbzYVHy5o6Kk`au?iAMLY|qv1Ye!7GDsEx$?VJ2v
z-^$B3Zdf#Yv%kg{eD!d_o>ME;0&Nd?&b`^UwqZX1gO3&S`rQ_Pf8^8k?eNL3yXw1m
z90ecPJ?J;Qc;9SAR!!6OZxuH6Z*zETkD8qANR3?1{GP$_f#T^+e8#??AFp3^{$0Uk
zU-MMv_G9<%l^+!if0MD|(Zsn^mY+Ikt@Q0x$Jfkl(iYd9wCtGW81u}0H)}s?kJt1J
zWYzY$d}qe8xJS>c&h|(e-&&ggTMIm~w(*47gN5_tc7ulK3}t)R3+6P4FaI&ejM-dF
zOiWBwe8sDzIadnPA6jS}WB9nGOyx$<gUJ5l#V30tjjgzh`H#h|T+!XTdB=(s8SU#u
zFPp62s<Yb0?BB!#Q(Odhv=rJ;nK-fVW@vb9=+$#4`uZQ%p5AnfS@nRWg?*fUquFsi
zKhqEL5AL62RaI4eoO8R+dTajeNKMJu7!cT(>!Y_M@1BxZBi~l;UEW8{B*deyOTXa$
z&Evc(`{EiN4V@cyC!;p%&TW0W;%;@I<jI_f6<;0vFZYyn-cYIE<!ZY2$fx_u#ns=d
zt&(bem)TJ=wJC6?^M_YA4^-aGjow>wJ6!CqT(MQ@4<G5`BTH(YG2RG~TF0>K$qWy*
zXDKf)C~n!e=9%|{)AMe;*PMOI{OTrK*<Gj4Jr;a$>(#4Q|BlNP_t<^Aku1c+_VH)U
zoa%QwCp;+#3f(1ixA1Cc_{){c=V>)MEI3?MSy}n9E{e1La7^)8Q>*H4ISmFM61IOk
zA(`IYA=CZXrJCu7lgqV-ORnAH{xL;l<<`kLS2|DJv^buzs3YXznZLG<XBef6yUwt!
z6Pp;^$mk$>ZclRgPx}X|3xZs>9XYlu__;|;%s$;OvzU(<^wh6>WxZ-v*(Gzc%DRvo
zrS}$dPOec)Sehu&FD5Fg>v?_KjvYS|Pj3=q-hb?5p!~6)llJZ3v7=&hYUFE|C-*`u
zU;AF(!ua}D_WHf6mo9x;A@fj4K0sNCySS)mp4X)pGxU{~U;fDZ%3kTy##PIHO)RuH
zxAE;n=L63_=dN16-rhDeGUsZsQoZm**4V9US9L%7e_XBk|NT2Vi<gImhW<UU?d?a4
z$*b$;ocy4BAnAeXWs}Rkv(&8|;$|2oA3L?KPqkCqHKn0r&5IS2GG|4v-}!9T;>8zV
z9Nf6???)rSogyEqZRV9<mhx~4oi94^t7ehKvQ@vM-t6-D`8F;%xLCu_rAeyoqB1X2
z|MAcJGfZZEy0cuu|It<hXBW28jj^AqcCv2#>$PtCS%aRa_1AyDoEjcCQ|H`O<wFk(
zg7@h6AHTdbG<@X@%i?F7K+9&u1Ou<~zI-JrCRP^`7FK5EFzbAlwxpz_x6;HDFE_qe
z{_aDy;7Q-o_bXSdu;6&^&Skq-?a>jnht3w6C+d2H|4wM#%#^zE`s>=7UteBoIyWXK
zeXZZ5lP%S^xR^=c(9bpL4{NTSZv43{b6UAUkA0WNZqYo3RZ-j_OiPz#mZ{e4I6Y(8
z&-l}u<_S)eU;S$00fRZ!KhhouKiK(hNy_I68~t0`?yfDCEsl#dsQ&gwd-m+v{J~e>
zKel-C*W$kD{6}jzs<h{_1s&SENzK}Ncl5+YNC#3cH?YEE&QZ?2$F5aH1hOtpJ}uhB
z$ia5Y@0+Q~;Z0qB#tE*rfzL{Vo=f-MGI^Au@Z;D5$ttl`(rneQ<nLZh291+0S~c5s
z3CE7LTeeK8{eCyx-~Mk&pY68@Nz*Kmy8ZKK&61j?AAjz4{{FS+ZNJNW?3j>ydz)eT
zy2%&oE-rG-eK+~`w%o^eiqBsS_Oo<lu>14j@U>5+udi+0)-BA}zH;5VYoV*dK7Kl_
zuiiEPe9+ZA_ZvsQ^IAB&xG~rtIJqo{b;|0jMUP9h{hm$q54us|=ko1XrQUn?n5C=o
zRj=+;GxOhW-}miAu|?k`7xhQ^8Sl63kxsu@ap&CajVt;eH|iHC#j_oW)6>(t>u`s4
z#oqqZ$nB5T@YS6%IqSFBXy3_*X;V9mIbSmO8Tx)+8f&v8wk<VsbK#-Ncr#z)Sd&So
z%Q;SON@G&{uq<;{duh<!r_p{oxz`F0_%6%*ml)oE9MayHeI_`6^6eR}J1w|{f{bbo
zl(D;o^6K2YAo`N;My|peO9{yb%=tdQ7q1gE%WMARwPoexC(2Ca|KBj|6Rm2{)6=`}
z>+)p1#mh_k{r+(O=#}<-|LD=B*s>_DHSZ-phVHZ8^60npA^yTS^4e+V=KS20Ics;7
z&F)F_89GjsKispsg!lWb0>-GhN82ARdA%!JoFD2a>GPfKLBB7s`+So)qrQxL`k7z4
z8|u8T&ynj~bC)OE-1;p~A<LEB2iqeHD$9R^`aM6b7OoQS_K-B_p0Vti-V!$TNAK0H
z|9tr9(Iw#+b`SmJ$ZG*}t{5#fPCr-k)cS!y$Lo+gpJM+h?RvNCH5=pO#;XehUc6R2
z^KKJ2ctG$&ZGy9cKt)n`|MAr6#Rh)6)-3nE{Knww{BAJtzW(E9<Dd5r`7NEMxF7N4
zzxBH0^iM^b-lB7y>;eBndq4r3n!ae&_U;q)1zVi@4|uxXNmnnu-?O;-vy_2<Xtk>D
z_U`V}<-*q)Fa3VgyI8U4efbf^39Ne@xDMWbFEr63C4Wv$&v)N>HkP|qAAh{*b!Jx9
zEopa`w+}Ugmz9KvA9;HFctC<(-;CX0=X87P7ase!=l2<<rmtqfM-RW$c+7a-Pr4zf
z-5`EywZA<>x#E=W?$g`5X5<~ayK#DVclT*?p>XCSAZNnx)98bHDk~OMPo6L7J6CMA
zdFGqL)8gM9o_253boo<18x<Z0O_dCMe709R>-3}d%&q_CFYs|V(jU~iY0aty?|5r{
zl^Ix*i;u6$mFHTZ#H*B(bLvdQmZyt#qaT~4G^OyY{4ATv@i_3)kp-9XKH5cXEqa~4
zw$!CZv2|yASFXH@K}gH04ypcpt<^7!T(T4FKW28n4{=V-m%c5QxL45d-}D{!&P~om
zdrjoJ12|rVUo7(X``aunmNk8G=BHy{Z{O~?b-amBG}ZV-*81xesdq2s&K7=s(&gi`
z@Fz0;Ck}GlTu~zy`g^1A(}%se$84|Ft89A~GOcy~yA}5rE-rT7=I+nL#d1^W&}wP#
z?E5cX?WmsYu<*T&$l}<>gz#x??|b*l8q_)bx8ps#JV`=Xbob4G$kk<E&YpV8JOB7=
z5td^A@QuHjSG-W`KXt3?(=UEu@hU#fUu{(nmUr|7Ex)g7>HE+<eC?%U6?5-?e`~*B
zqh-;Y#-5G5XN{(${`2^;aH{s!m8*Y;f<~6yzN$Mka$QwetvvC}&-itJHmSv>zj$$H
zLY0M3$&%h{D;`#Et%^K5JNB)!OV6K#bA=ke6D1;<rf$=f57%E`>mK^{$gbw&Pk26e
zJvZUGE4)<hYWeDE*X>uYTHCGY-aE-|>%BSgiMKxs_h;{}Q|~fgul1ZI(2_$jI>fHG
z<L`}SmkKsHlzA~#KYuncasHd5pKtuyG|OdTZW~*z@FI^5tM<J6w@!{-TwHv5zVbTM
zq;oV?Tv+4F{T?IHl-S=va|0v8zRy2U_h|9W?>q$@AJjZ_U(7pTccAOkrd<LK3R9{%
zU+5~VPI}ASpfw{jwbb0Iv}Svg52Kx1ME57#1b#u=or_HV$T&DAz6%N6>ziQsLd%t_
zaj(nM>7q}!_Lpt*2TkIwQuJpIOb}E!@b5r?%er+sYjv4U@c+6m@UZ%T(}buHe&-ur
z-7+CRGjmIqAJ=;^yYGZgqw0eBw@(N(ayl%#<+CCxZu^au(`|)5+VJ)q@mw3s{i*f>
z(}nw?(^}tWZk7CG&%v`+XSKCW=zJxmpN{u?54;z#6N_Mc!rZ>{L(r0?=g$kPzbI#G
zoUotu2G^x!@s7%(sinybpSb_Jcb-+|h!%`old(*LouN{xsL(a@?OVg>R0qZr)4S5T
zgfGUVxukwNCb~6s<KKRUP^NBCr2{UlPq(GX?^{_DoO|Y6P=dy(c8;$WE2muB;_^%8
z($vSn0-ydzKIG@%ZZuuN$7;zS;Jhf=Y?|4cll;HFizXT_n!oUv(FXQLnN^48ul9QV
zZ~bPww%(W4H_YBl7jfg>vr?<KqmPZN@w(ROSA8AV&+`8~C;lYO#eBghMz8pm&I8Na
zT-0-QawC`xl4ABZf(CpR6}h=qzE##de|^Rq+m99V9B=YQFkE3`XJib~U#G+WfA8jv
z>|DisZoTC>{EtB^i0*v5@ieMyUU+1f`5I$uP_2DG?T$zUh=IWI>@EJ<-r3xjr<wok
z68LtoPfTr{7C*~o_f-#f8muf^vT043enHsc>y@?Fnd<p^&Q`82iu_wG@hL?mDgHlb
zzE+^SXT_JjOSS5m)aOpW@$Gj-Z>`p}Ytx)^rv8z*e>v;M=0-nRg{%(>8wxh4*Sxy4
z^p?zK#h;4zC$9Pyw^o$*ueZ1NwbdUvKPLWu($nGAlbTYbX|Q;)9oMlRd`Bj%4*Z+z
zdZ?ukRPbzmUvoroi@2cwKZ*PGjQz*6+0AuU#*5#V<M@@PT@>!9QSRy*`S$hPx8e>8
zPv);$wLkdb_0XlI-?!$;&n}+e(kpJX$G4mzz4T~UzEVeMVA${LA*qdjkEp+zz5I~y
z)u#{dA5#{a^LduBr{Z#7=BM&gpKhJ*ShML~#mR3U@*f<C=-s@U>7o0hiS9oa&T(dW
zTpuUZuUJ;wamwdy@b{XhNxaNF+}~t{MXNin-!75+Fum`a>i!Gmn-uC@zCJm%>BHoY
zZ<)VK-Oyj`e|c$A2h)ug;%z4`hAw?LJ^H)pi`jZ7)+jpOKYQ|`?MauT|FjJp_Pz<-
zxn!NzK3lQSPoIDMZVGt!u;~tCOnhjVy|SF7(H4X1^3e0%tL7bdeRAN4$App-E+3ys
z?^6#jNxGdp$*#RvVCHQ3H@o+&+Vkw~xtyIlcI?<u(({@DJO~LVeyS<-u-ke0tqhL5
zw}H!J_odpWUb#{xSreu{%-!Xa`?&o;_0-d^;yl+ZUZ1%{;YsxR69;~5>wWsLHTTtu
zTdb}Bu7^I=5S-XoqR$Rm_j*{ndiAT`!sqU1+8$*rKHHzaT8r0y;*GMylYW&pF8FWk
zQtqF=|LVMh6%EVYocXVo*YCSyyWfWA?8SY|`<CBmKQ>o><3|_Ql&HE3<vqGqyza->
zJI^Wc+^6kYxnNVy?$68%K&h@VAkXl{S=NPbBt=tsS6{xVDKR~IMc~}t&9C+ge(}8h
zc=xKR%u-ngg(tIBKCE7G{Cl=?R6Xa3gId2b79Cz{Ey4TmZchI<=QrxY>MxUpfBKhQ
zm;$OR#6^C+51e6})RM9~i}^!Bl5BL!R`-KqQNeDi?p(PV>m%hjermhiSj+8vk3C~$
zRNQ?v-kZ<Po8>d79ld{CMkaTTOjmkiLih0tcPE{`rTC`#Ls)3jXJ&<I%g)}(3tk`c
zW5+HV8{3b!?nm6(uuNf!wd+OJp9kk8H>O+N-neJg8_xrFNw?XL&Xs>q!{_?M|EJ@9
zL#1yf502oDH>(9Hyu3g8GPYYLtyvopxtlYB&4;(;&;Ap6JofWeY`q}q=C+t$)G=dn
zP}YMu=HIE`G9?>daVoScf8&(BxiOSqWXTrg=j;cjYwrh5u4KDDIkZsmKKsdEg0hAQ
ze;WSPwghVMmxqO4T-r3@=7k#HdlvuKfEHw}%s%Dcpc|U{^?!D{^Hsi<Kj%9>S<lqC
zSK;Dp#gzQlvG<k1gek&zot|VKE!KWDljDza=-h+JMQxS5k9i-+wr+M!VR&Kcwq##`
zOJ7i^sG-}6S0CNB{1X<uyI|WC=_MC_cpM0momj)$xj@?MuzZ!&tFYU3_sy7pIv>1o
zM-;S#t29MhGV~?)uH3&>w_?f<e>*9e=x$S8IYFsWd^J<4|I*EZx8E;ZQFd#)hCH+6
zPsjVFhn;KlJ+AF|u|fA6%YvJ$?@f(eu}@;QFq7i_C0g-+xpxIb-?}+lLGtGhKH-Vd
z!Li3hQ@5^XclsAKLHR`!GfQ+`(}tBvm4APqbX_H-%kgu5@E0aQ!%3zdWoq*~e%Kgr
zS}09p(=Apny}M|`#WvQNAFfDTy*2mBdQfvt;5s9Cbse1e^fh5gua3{X6>-0r9^~mC
zGu6%V7kGHEO()*lXL;hpF1yg!u>T>uIxjgGR4+-a$YVFFTzu?vXR74Pv-@3l3a)Vf
zQXZPh`+li(jE?F>&5kY0%A_oVHodu1ck|<SQ@M*fZtPNcuJNm*SLY1>uWhVO|N28K
z`70Kz+VgI5NbQj=s(I{EDoXX;`SK=N0rB-^SA^^3Pu{t<C2`@k@Tph->j%uJ?maM7
zC^bvrNqqOI_5<0HagYD);Mld`a7e1}u3F|;-bs`9pR*Tu5m0_)Tj>mjjFQq-pH4YE
z{`JQzzB~8DhZ3_rZRuL8zBccDc=?f_k#qCD^EnTj_auB%bhs0^SmK+$*0ih3ZS^}l
zKGd6CGL!PiWHh?I_Hx@Fr~B&zf2yzYW>);4Hl?5CXZ#g|cdPa8PP-IokT)l#F7vqz
zYth6--_@-d773njnjv<UJ@Dh4ndcf+gpbbF-?#ICo6+m&#qMl9@)!2!hp7I$cW=|$
z!n;<vE40?vtL6KglT|X(ZK`!unDTpPQhmp#F5h#^g>xsSw6*-|`^I4`vRD0`$;8e_
zci*0_+u8Z`n%>Q@#j67QkMC2GGIUb#f7)K_+c=?qWk*fIYP-PDu<uF-9{ief&_V3R
z>dP`!4WS&F=PPF?D;_Jj@a6jA6IvqwKWwc1%{;sO{`UV3M;@JN%l&#+aMF8DZ`X6*
z4t#ZBNC?;9kp6I+BPUADsCLb(y}J`Q^z`)ZGg-x0K7gkZFk{nXfm2$iU#a{I4Herb
zolqNjc6#X3(ss!gEP>0EYnWv8wECa3*ZOyKs6?FRX!$dnS+Sn^(a)F*7grtAl%96I
zX5x)hzvLf$Q7ZARlLI$?YPQ_IL@KII<2n1HPYN$&r!L*fe{}ox^rt@AS)Dn3`+u2i
zS<^K=bjsCz^X^LAll|i2lE?hYWrsrxKeOZg{GhLs#XrUJ&*?fPxp9Sfdb-i9d%kau
zuRFg}F)l1J%367q71PDf4)dKj6sn57O?E9&n6j6>q3Z^RWG4S!2}y=~JTGJRD^7c)
z*=7DT>&M2~1`PcgvNtZ(3f%Ma;TQ9^3~R3X=Dk8<-J3<9nH?s02gNwAeY{4C*WNL$
zVuq4E^Rq62z>D@$Qn6ATzx;fR$`Tcx-2dZx<@ypWe?=SJnO`qY`kj+^?uLBtJI+s=
z7G6C1Gx^VN)$4+SC)a<t+xkIy<Ja^;Ux5a@Uft8e=X1T+)mvG-ytL}nVR1<z*_STP
zA0{a%yFT&jH__3Pm};%EbN-*&KR@NZR9+CBS^Bj;>u%iJ--Su?zPc07{#2~zNH~1y
z*VfR}huK$1*|VfAs#&#4ookN($FqCP4>HYU_KNg;5fpG@lb!e3%ti6<*A?5+7+R!l
z0tF{N*?7I`&-3z)^W_4yih2+1@36ElGjwj)xm3yg{j0_uJ9g9<7b-h|1||`BpJR>=
zw?30t<6`%T;-_ZnX{k0|v=naOPr9nau{^o^ZQ#uvg|2VALIjmInnd*;IL+GnFFNF?
z$i&k^rb?fjE$sz*(p|pHpPKr0zjsbPcd>CubnriyJ-M<RhQIxf$Mr~D&rc{;`PI@P
z!d&maCR*UsRu(;>X#celao@9&W_I|9ZQUGoUwW73Mw?~K7o`k?433pAkowg2$Wnes
zP~z4Dg-VY+HG|gfQa^Q#_jLC5E!y7eZoP@sy~pur<9C*OUV8V1PRe%PU`wi*x2STB
z^)K$Asf$*Gx%@6SYm-%cR#Tz#O(}nleS%9R=fu?w*S>@{*{xP8UzKYj5g0r1#RM;v
zWhXcC&XD8ydESWU9HU<TR^_B8?8SL*mS?y1K3+Bbdd-9zak+ipByL&RUrow(P5OE4
zQk&_4yC1)^9=y}3Wp)4CtMv_G?l&eZ$Y0_9gmr`Vtl7V1;&<xZ5zy~;+kF50gkPMU
zWwu)%o{u{IpvLT8-`+V>!XM6&7Sxm6=I`fuHJw-bbMwBakncXFJT6Bj%YS*x_^D#m
zr*AK^9-P>sxz6P~)6b&Q&!e+KLfhMFa*yS?r^q%O|CZO;)$8(hPMKMN{Dz&`k26(Y
zcSq;{^}c^{vcAV1iMyLxr}0W>Xz8~{Fifb}`^EO@lxtR7_4hQy?zYuXFTbSHqw`!@
zI&MS5iDhr6_y2#f_~Vz?&!_DDDmJl;Ym>T<Lh+LmZx@HFM#cIrS=IF{boGU2&%CF1
z)a>ei6~B9@f5(acjD@v}s~!|T@chfR^qSDb&kcK%^P?Ml4|K2EwP$u2AImvrpU|};
z6Bjp%H!`l;Rmy(6!mNP5V9%<3Lbt!!J}^<>_|Xu0;O?qlo@;8fF05Ep@1Ojc|A1C#
zZH!A9`#FYh%xsTe{JtaqK091NNt_{k^{WSdul{mMOj(p+w?SYBQ-x2cy~jEQrJn~<
zEsk$veQx))XI0#e=EMKbJ+MMg*Ni-zd?$VVelK2Cc2MFzcUFMV(aY)^S8UpnXLr|`
zfuB9$!I}VdfiH74lK!}d<gL+It?ie$VWmk7V~9$=yk*d)Fn*<3YnE@wd%5jw<AVS7
z2UcA3Q|~h0f2rR3MM~)77pI<@=BwZKULHR2)eMFZ9sYU&j-RUoH!<)`O&9$e9CxAK
zXk+L9BO9}(y*FujzI)O30MKAZ<AnV&Q;Zwy)u-QHw4X(4Y3rBCMTed*SS)1D%gJ~0
zD+goX&n=q`zqA~vd$jsjOWTv$HE~hlGvz<&3&}YCv{<!i+om<QuM2c-b2ICa(Tx0=
zT=So$E~k2C#NI8>9zXdNdiu54@=cT9-3ilMA3Z_-ORMYFtBPhNC3z<vPki2xDi{Cv
z<?PdkzINs&m5G&Zm5*Ja+c@EU>VrvQXJ0Iil0VD;GmgbF_ld{MiEH)?OFXs@y_geP
zsTV5$)}TUc_UTW@pZF+wHq_l<IT={9T;f#m$C6~j<>}SN4{vP^-0#oZb1}z%_Omz5
zLQWBPmwr65qV~tbyKM1QFI!`(GEaSaHdTA&u18#Jf4;B3=+Uz0^}5Mt_I_hZc<ZU2
z`8K%k|C!m-kLUT@X&!01q_xcN>e=#poDC^yMvp!oKYF6D#!S2Hwl5=FOvOT;AHJs!
z7`*vamG$iG;$L0b>*5qYUC6kq9~9<up4CBk1Ir24I`%tSO6n_L&Az*3>*^nt25c4V
z?%k;-1>GG!;a9VFC#EYDFif}_dGwuvQZ++4!+!4~k3Zb%&9|ZtOh3SRV7==TgV0!(
zCydj(PaIx#TlsL3Svm8+p2rT18yXHbPA}{`?0Dd`Qqi_mb{A&<{w!Kx=cl&p{G@Hu
zSG@`ooXOI2r0|2vXYU722ZFA$30ewP#JkK3zq)0Xx8Ci-;Dom<I;UUdM_xN8)b&c_
z^rk(V)6dI+=fTS3s-GKy)`^|oRJQxyuh+l7E{i?AiEq13_O{eW@shaPOO>CUn>*Xg
z=lkov)W}-h)33f>4N+B9J$`)M`r@kF-^zRQKYe`)uFoGm+O)Xi(aqZX|ClGmFLv{k
zXXrQCH$(o@e?!Bs=QkMEvagm1XPmn4*{!l)iZ3-do<=!4)w&<Q&(HZ)cI~N<gt|MK
zf*N1`icM^H-MM4Yo^5kKFIJW+{!`6*Xy11x$NQciKY|xs_ZOJG;^^q^5M1%aw)cj6
z)fI~+tM=^uyjXe9r60%tO!zO~c~9on6WCgS%;_nMD!83?iZkzSwBhx$(rXlF-Md*~
z%J0V&cONd?*DST^4?k0-TS(g0t?TZEJa=|+nfUU+#h;G<zbd<Xh2_LAQF!uy>Y{K4
z^QGN03fMC3Ic28Ff0CEYe?7Hrro&$MCs((;wQ@GKzB+?3<CFXp^JCi;?4Q_2sd>F_
zy3rKyuHV%%(pBC&+r0C@jXBLsiub1^3ahA_)hP$O*w1srH)kF@X#0fprlM!cB2_lu
z9Itx6zGZ1|bx8T^^=Iuh^|EHm@(uRoUeS0t*<LN(>Vo@K%k8YmMf>urzvQ~kU#rDG
zAJnj2ZaQm~{Njgu|0KL?Wj@BAQ5z;B^o2L{Nk2#GRqyS!uih+9WNbXPW)8bs&uj61
zwGQ_scNlGM|N9jh|7oX$nPbr^ufyvX?P)r3w=((nKaIHR8#DGbFHXGg%*3pe6m$3H
zjq7VKvrP#XUB;{VMfAw_=k0%vE66O)c;57ev!?K}@8oU#v6(kFG`_g@){$}MVmHI2
zdp0L6p9nC#dY1paKUKcSBb&?a{zP{tC%1ibI)$U}r@Y^9U-;ZTxYAPh^|h_i?q5#p
zcjnw`F|#yMck|-|-T2|Q?|<EXJ9pWsx2!K)`mcKRa#fYi2I&p6T23f22%Z#}Xe0P?
ztEG+LOJyZlH};a|@}%Ddn^uWEa$$*3x}>+s!R1${$L`kmt9~t7<ri@E>fBN_rJZxH
zdM@CIkdh8o+8=iH{mNHIS7kA^Gx1vR$u|5hRC4z7O8h+ifSAI&h&_xFOIQ8(4^2OI
z?&<9V>vtPD2%Z#~xG#1^dWT2*=SfON0WQ0&*VoNoB{%g;m-WT>%xX&|@6WWjsL0E(
z>X%@Fc0nxvu@7^X+!j=rmTKEExqkial$4Y?S1(;M68*ur;e^Rq?Mq)CvOh{}{yuZr
z%{*7u18X8T^KHnjHcQ}_vG{PrTW_bzQidt1k>*UlkKNmsH0#-$lH@Hq*$N*DW<ApP
zx%|g<*EUYGZ|vuo`q;l6_;@BM@|ySoX{Apt3IY`wpo#dGYrn{Ses=crlxfraSp1HE
zobvAKl`APGrlyIJ*Q_2$uD@P=_sh%6x9eZOVbM8#N^s)o(62d3s~e=Gr8nwiGk=JG
z5Ovu^yL<`1pruRb@`n|3-oNs@J!#S;<It@t-@aWqvN5LoZfWzZ*|UGArlhp2-}P!$
z$ivgIN@Ztb=5N_4$?>>FXuZfp*G7j2z3<}8r=`B-zB6OP%b3e1*UJ~z${Da)ut~6g
z*{;LAKqx{->3sFxd+zIYy;@badfz@SFE1~(<L92nF3T*_XiAH`HqYYvUzIrmp7A-=
z5*5)ddAfRfb!G0ym#h*lblNjt;V9RJJ`GLHoi3sE{00RN4jel2JL1ia-;Gk2O?K}-
zq^i5|^|ysBzOKtM_uUSZK5hBZ-s4tGbMf3ffr(Gs68BgoAM1H?l}EPdtm*Zh4i}~1
zhWQMw4)<?--6|KsW5aB7YxeK=&?4<qscT|Mu=kSKQ?uOi&#@l3yXu>}QqZEfxxySj
zuQzQ=IPp&7G|!ioC!sH8zb`#rec_SAiT_IvOqaXCt?}LM&D-u{S1jaAyj%CPJN<j|
zMI}6R+SS<U=jvSEo|WrSYdN01ci%FH6Z@rJa0@w97_5q{XSk8fZzTO-`3eEi-8KTB
z)Ok&IrKeUNUiHm(%exaoE%!SPu4h*KFMdG$=Z`imslcn;t50oTekrT(i>2-5+ds-%
zSsN$R^Pby$O=3!xW8eK9i?*#<TWD!=^`}G?!#-Z_?ElglU*@Wx=;e*v$Ib2Z&;N7t
zzC<o&*1UB({NhVxjRQiX{#PhG`Mp}<Je$+M{?E>q%psgBUPQk3mVNkc-hxAOmQ6b`
zXUSPzhh^+H1zd|8#XoBozxr2?*ygUz9U0)zxFF%KDr2~ac+~V=A4+pqFIwxJ{d)b@
zt6|yQ0V*?R8*_HoY`pSmZEVipYqbY&<ws8sb17UOJ$03emY#+wql$(~iwbzJ`#Y7%
zC(ooXF1hu&Ztt_HJ8$oNes0dr$(44`f7+xzUAnqq;Q<5Dzh`Id@~xfcs^_@G<Kk-}
zUDfN;r%vBzTa<G$U`pbFIc?XY<ybOw^`xe?`!IQ^?3w!VeXjeSg5#z6>uyi@n^fWH
zlBT}r!KO{0E?qrP^{LCf*`)haYw!B}7&d{5d*Uo@TtzoeY*d}Tbnf$i$96rtT(xsf
zxa*hn*4fr#(?X~0>FyF2lw|&uqta1QWn-#$|3_A&>&ur?CwgT&kFcjcUAmsxTB*kG
zVl|WQyNUZ29O})L{rGPF+=`REtImq^+g7}|*}C@Q|F2CCK7RPTQLz7S1DpSoDaW2l
z-+Qt2K0`&^qel+P{4OE)<RjyDIVEg3pvSd8K6t;Tt;F2PeWkDM?%(|Wt?ZtJZ4@Kd
zw>y*X{`-@zDPzuO)312{&$67VXOg**dm`Fni#i!pTm>5@3Hy1hb$2<r@pzP@%hX5b
z%jYec-7x7?d-3yE?Vq1FKMyQ=v$1E_zbef;`SzcV_bhy~>vbK&j~vI?vd~<?iMtzb
zF7yy+$&KqgD{xaqX+LO7oXwWbU2-!PtdeK$I3eq>cvYOFUjOm5&oYZwt#(-=v4c-~
zkDk!P{)U~as(g3+zZda(W$}j1|NNQmg<RGAyJHG_V}A1EEw2xi{pXTt?{!_(VZ$G@
zZq@m=+v<sr#e|I_<2pS&Z@e#V3=+KAu{HD8tW{|}ySq*ZJaBr@^o3`$LB##s@;5Di
zjurgo60BtVZFP6vw)Z~|#ID*FHfhzqSr5MmDx}-^x%9E+F}t;&J{$4yX;G;5kM0xi
zH+<|pd%(O=)-^@4VA`sEQ!ib+zVYL3qntDA;teOr+~GUJbdIHNe$l>-H+tr-zVz+C
z<Ok;m6*+D_%IwS=5B#z*NK;UM{o;j&(8RP*TgDk1GA=Hf8NAHr<-@(2N|O)OGCWG*
z)L8XO^TvXk-IhoC1rPAQ(9$zae0Zppd(+$b^XJFkxOlP9X<6=p{hQ)quJ4>=-f5K+
z_14}sMK^%w&AL^SL%+7QwY6y_pLx3P{eRQ&+0o6rcI`55+`TzRj=4r(u77@baBy)^
zXy{er+q>*nN+g#tinX6Am8oEQ{cyW>0n4|&zgHPPQ@Q{Bw`p{W_9o^DUw*#%HZwCn
ze?3dxjf)pQvOjpEYjND*O~kpbRhKSYxRBDbGw;TR#Oo>2hb4ccMcsbR`0~F%x{6r$
zUx|*y<M~#p4l`Hzy?gOuMtaZAd*A<R|Gu%D(J=qso`b8ZM87@T?=8<)$@%-=(qN`J
zOIE2%Ca?QiTmS0XoAmmCs|#BmuU@&*^O9M7w`g#EukX#fS|ueVbDX~$ew3RK%y5v)
zBl7r)Rg*ka4360_$GrXh?@~;!WU|cysTqD6Ldy-UYUXhLxgueF{rlgDw!hF*ZS90z
zln!o{njUSGdwIuqxdX3$O*`$@BX2mj?<{+z;N4KB!1LT;H39oyKFxDn&iAfMB;%Y<
z*VV7O?Y#2gMF}c;zm=k7SnhRg&CjV(+iKT#OgY^3lT})(m7UzgIs5yav)3rQzYn(A
zrF>tT-L3LPyVHlLh|7!(<@cA?UWu?ZiMCelJS+di%HR3#v1*qm_Z~j>;`<<E<>uPv
zHlf_Q$x(mlZK>9S-!`{Tf4^b9`oV`yVnP-9{C+0(U!Tp+Y_#<~^X16yX*@L_lx8zZ
zP2c_}Z+UH5)Rg(#e`d7Cy6o+L6!*cU;_co`5!Z_<BP(C>cKBU!Fq?e-@ap)?mt0Ru
zH+b0onj<JIXd5&2%YBiK8x9}$zcSy$Clh0~Eu+8TMBO7prqt2}zq}%xm%f(pKlg2q
zOIYEeg?W!JJxp%z?{JAy_c}0x;pPj$`i%?MeZBj{?ls%?b&^+u=6v0o8+Gx@q+Dr-
z<l57{N=27fY&^=&dTQOPlLAdAqAQn5$G@8PbmH-~aWT`=vXtdc{<gSo$sje|eE#R1
z%xyfmzATUTDo8B$n7tt1<l5FflM?T@f4}Me?WTn0+!paSD;sn8j#TI6#+GkPy83}v
z+RZd=_qPYm4PW)w{^$5{YF%>q4gGhl!mPSe4pe6^-}7vFT<ul1n%{@mPe+G$onTD;
zJyouk<#$JwuiPiEA9dgRD{LOWfAeko{b!G@-(3*gx|L~yd65c(Zof^FnvjQz)5V4D
zN|luvHhwQTANn6xU^uUw|D%AdSN{C7@VJE;mzJC}ytS#KFi%jKBct+(V3^;$HPzRz
zc7}(zBv$?uc#!d6V_kfF`8SrZR;J@7Ykm|Oey}KzFypw(cZT6#<5qPmt_p)QJ1n>}
z#3sH>Z1~6RFmIKb`kZ?$b46?gE0`_Vc7(g!3%XjpVSn>?7CEMA4CNR8&(am%C@J)Q
z*_!C4-k*D#=LTdp*ms<maUp1}hE4vqGmViqbb8Mxx3>OmJl){5rZ+;(?+6!r{mE+=
zH;A2ZyzxufKZ$jz%Ju}^lWnVS{qj>PVki@OS8lXrE4x|RkEtK3(o(GRPaONOYu-Vw
z`@fU#&o6&Dt0$&y?vLNm4^H3s{+unrY@zPdjz8kt%0fk~3-_~V`@Fez`sZXBWu@Xq
z{zmbT-S47T{hHTd(<WM5H^1o2&l@v*w|`u>>V5Z##|Jbm7?*^zDK-3I`OWB+&Shq?
zO~~4!Dj+0e%et*wO<yvbm;C(nlsze5>2AQ)<X|y%$>dKp_xqpU&=0SA5x()!@#q^O
z+ZX!!`Yum0=B~PM@#4l^8#WY3I7CO^c0RE10B>t+>t$D!)#4exzGwg4;IC3p0^I_i
z)4E<vD!J@<-GO)J$Ig7H-S2<!h3*pG9nmiDPMtsh|96k1@wKz_Y^zgj<m`h(pEFpq
zITkE8OtZiL{kKhahIWB**|l=pf>rN-&vkv&V_2Qcy<sYIxn9(kj2N|pInl~W^~d|F
z*?6U{ytem`Zp`oY_+)dqL2%VB`GTSyIkRTXQj<<T_e$6Jn8ajumCe&$ZFF6(w}hXm
z!|<7v!px{&K^13|_q|_lcub^v-u7?-7Io(7O!E()3%l{^%C&3L)P*_^AKo{=ckaw<
z@^Jzar9(?SU0shxuMS(Qm64ZcXTs4`c|-q<{PCoX#}{49xTgOqxAS?W_oU4lAzP2v
z=0yvnMLS-fVNrdsiS<6{RMF^SnQ2cX1tSIQ^cl*+t_I$ypP<I*&cuH_Y2(X_877bU
z-2^ATdi84d#`q@*n+w;4UOirOKYx~eeVu1^_UnjHTh~ziqyLnPY{GgVC(J$k;qz&I
zxY=I*FSDlZe|FXMY>LL7xn7UEdb1l$cYfn!PSkJj?^#p#d9m)io4a0}^<BN;=H8pX
z1Sc#tbB^b{eWFr#Wy`@=b2h&|yk_#7nd*uQS6tGcy)f_j%IrGU=;;gC7q*6#Nv}2e
zw{_1__Zrp5mcI*fZ)UAqBE;nr`Fc)ESXT6}duoTwHf`JdYwEMBUyPXdn1}uQy!h)4
z&Y63Kx>EZmD2pxa&zfTwSFI89C4P;E?flxga=h})`RXS^eC|%lD!dvN&wu05i`nrt
z6Bl&~fAsQ_C^^8$a`x<#_uHfy<nLB#JMYVzyU4rGy6^1zeO@1zcz%nKmEEEfduw@J
z>6#eN(~pkw*gfufvg+}R{R~DfF5ix%Rm^Fdt7Bz*r%dvL{i<CWG5h>oo-x!#BtJfE
zApL;*#+vTS8{hx0c$0sXedGRC`Nne$e{UYJ2#uB7w$tK_l%@C%^`-IRE3@Js3nsgy
zaFtDZHSvIXL;mWr)c-4A)wkDb91y#^k6l}&XBq!}!y702*E9d;*{?43()NIz+zS6F
zlhlVoIW@18*PNIjRlP^rdf^|L2jUNReQq>AX%qR`WX;nsMFVzijTF^0PL-TixqIW7
z=N;$rSb1mNs=1T>U7x7ES#m|iFvsoGn<=$&NBbJ@Rd7c~XUpgO`Lo~kNn*~yA4?uo
zau+mryjiqLzM~^S-SGajrFK_OM;IQz$o*H$q2|87zdO?b31hL}Z0o+({x`qbXMSu?
zkL(QV?h}P60uCEitw=gL<*x1d*$g(bcO5>|%FVq|zU+i<g9>x){-au3m$$z*;!@c6
zo;~8LNV1QS#Ll1U_CHVl%28jjcI{ndjwaO`(nrD<UCcPgKkxnT_e{@^C2f>n{mLfU
z=g#-P^PgFzd4I5ZADR%e%hWgH=9kkEI^QO)y2tlMP3bsubPneg@vQ9Z?}~doJ5D^k
znDOQ9mACueuV1lp<xUHZrsa))U%h^<o^<t=|CCj$R-Kc6s_s}<_b=Y)X6D)X_WM&V
zFY^r!-O6P>O+I2r!NZArQ<~<m^c>N;Bc8lh@c8vBS7c=3!rgidpI=n1yTcJPNz3Wi
zzWtoP{eNj6n=!vtEG_=*g)3shEC**gtiQKB(&GO2zhC5)*B%f)He>R}_^RD2Ub#M*
zv2ug%%2lhXxPIBK&i3YPJ*vFn`;E^VTR)ZE*pPU5dV_Vbtn{Zk6RFrKna;kxXLl%Y
z)UnH~TlKluP<P+^?;GZ<UbpTaW9*~je_p+Mm3i_}9YgSPzg)#X6NRHB+%_IP3vK3r
zsE?i#rXTOvS*#iq<#q94dvM7L-;9ecO}ypz@BaL~w(?_Am)b3hqKgyVov!;^+s&~K
zXP;j-%cYHX@sAykm;7AVZj!&F^lE<XJIf~Co3a-!W!8Vcd*x_gWZCJXst=hLFwQpJ
zps=Mzs+qTA`6rn$9m(Fgjr&<<i!z%1ew>#hQ@|C=)WNyE|M0(O`y!V_2VK+qQZoHz
zXohcMeS)6Z>qL<cp`mZn9_uT`^REBQvF2`wk+9zC9aE3ZJ)qxs-Q|g5&Y1^xSLbXk
zbxTOz5gB;(J>z}hiHkR^zaEg_xMQuS%e&*pIO_zjZT%tj;r5jXN3Uq^#@2-wzJ$Ly
z@-jcgdV2@Y;ix%tdqfq?5{wfrsS7Xh-xb#^%iI!{Df}Yx@e=<PubynNtL4mITqhSR
zDPPa<kKKCa|K&Ffx2j)Tr!D;cqWQ<C_VXH38gc~py=Ol*!@W^6k<ER(<e|jB{mvVW
zC(E<ciLe|rT*9f~>+9Q|X#e4@s;a7F=&xJ1ZhhLYmSIP%%e}y>mm7nhote4$a*w1j
z+nd!hFWqO#nRe*aqD6~>K^yxnN*MdN?3=qOdci9BZja_wdYsM2T^3)=?lp8hV3U02
z^uG7}doD!sX=!V}F3RPf`i$ZC!~51d>(0%wJbe51?a8fA?)jZP=b@^jRjc7pSNAWw
zb}g$Q%fY;p&*wegJ3Dj!qD719w{6*?@_XmjE;qq_?$1}fIv8>E$JRf8{zMynwOzwq
z%pst1fARf4&&+@F^70-}*xbe7CXsyUZDZWMS*6^E7Hlv)rgNC9g5BKIRPxZ9DLN{w
z2kd|B`@h97%`!lc<zQ=yVCkVX6PG;rP=4u1e@V^#eD-G&$?sm=7yZh6{_{KDrUk`i
zVKX*fS*|mI=aKuXZT&rl-W%i1e&=M`2OA!nl9;Y1!%?C1si>~*-`bh)EFbQB+<121
zdwa=s+Q+(LPS(G2OP7d0|8w8{@BhVi?-2Oye<66^`~Qa}J}a2*{p|Ehts!OUs#UK{
zlh0hdq5pAmV|I3S_VkdjuzfS{r2qT#Q}xD7DF*&!-SRJ6zMr1oGP4+RtS%@|Jp92j
z!K3Bj<>lqk%X4#0Vyaed+jnE?olBc4HuBB43_g(7slq*{d`*mJbgb-I?`azzPtlwr
zQ){B?E`PW5&SC!VtJ~aDUR=0xwDHL2b%(h`95?l`m#}SXop<p4lcGyO{}UhlRx*-_
zj{h!w!)KFy=Lx+V7OqC?roVY3T5`UG;e@Knmt)MUs`@%a+WyYeR_b4wm0Y2#emT_p
zky1`Wjm?Mi`{p@>*6S+iC%4XBV)~a$(9$P#^HGH<Z>B}Pd~2_()V*=5p4gI{U98zx
zw~B{Nkn;U@pnlWZa+fD*3A;LCrYLVKkT$zl$@*c*syu;-(uazlD4D)iTAA|osO94D
zkgxtqoA_RLO^(^_=<=^cw5d+&U#+2Pw}x!L?uypW^N)O6B{F|a(U(@&ZZX$O+hkk!
z?zC|We|2x8<SmbN)n+_A-xVf$s5I~Q|FQ3XoWzU!93oq`Z=Y{{U|+ejiyq^*ZWpC=
z|Ji1`D_6Z+v#K~)?sG%@>R0m{uO6GxJ?VIOc=&myX-wQs{(s)KGOWl-U*?^e`I0S1
z>t@n}!ek$QMkSx)yL9h7ztz;#WXGOjd;YagGhfq#(=)$i=H}kDtywkidFt;2-`Ne1
z#qjM}yXty!w`;BJj%AA%FFq%6`S3AM7qx`->y3?<EnJvbu;bmCf~(?(o?daU(z+XV
z@cZBY%#$L+?sGRkwKX{QhM|Vj!DUjs)b`f;{bF3QwgMARM&x_DsLb;I<MI0X?%G`q
zbwQDlk>b5>;;Qmr?h6}>pFAIPjc0wGQ0LJk<BcnOuQT31v~2UgHGB8&UAJu6GIufO
z8Jyc^ygRzjt^M^RuYW7Q$iyfAzP<Cq=UHd=>@ba)E+efDZf@4!_E8r(qIYQ7Rxx#<
zPVeCD+qZ1-VVv}R(y5q7?oqqn=Vjgpr%%XP>Jw!@?pgOBPvF9z4~I?k<IWr}zjH9^
z{&mr(Pj~%0_RjRKx$S2j$6{lKqm$JFi|!OUgg1Vk)-D&+aAHFu&)zSW&XsgLYnOXf
zy`PPD(U%{2!gnukHvM%dEi`t%Rvkmj>FfsPOW*7TveoCG$*B;McK*<~JY*~9Y}t!k
zXO2WUsAj*slKeP_b=9w=TguN>p6(O4l~K<sz2JXvM1kxYWB<9U!dAXIweR1(a~J+?
zUS$;;YTsWQ`%Sfc*+Hpa;rdk)+Zrmg_!E+ip9}5^U6FOH^G4<ymMv+!uNm+a*?hRa
z>X!qbpt^ci_tN@?vt~DwoV3@;zKq+?x<;U+qvK8g+=$s5%_2@nRBhZ{60yzufUQuc
zimg)ln)U1LRdPRXe0cvj8?V$CmaxLPQxqereSVlHUvtq=o5Qc5wB7N!&!Z(@ueQ$Y
zd(E$;w8~0$$Hq;Yj3&oF)^2TWJ$z`E((Wz~(`|L9ctLYktaJCRzP!PF%H?fa{FxnH
z_>@H)Y|g*l({~{%lgsSE9&NMI_0jL*N=v_n-e|J+o#^r8OiogW+M(-j3^#24mAvsr
z&xKoSCM$64legQefA>&!gG?u{k9x!Zqvu@yo0>)JR{p@A?32%BpsK2x8zHFl^6D?Y
z9dmwF<ZFL1m-dWaDBECc^j1MBJ#q7ru$5Vtq(7Ifv5Ik<)^u&vtUp27pKAX<^!Z&Q
z#_?Y8<f4-3C);NoTDdB!+jsdMM(cfb?SGTx<ya2Re|~PRwMjTL!_S{T<&%#G7!@z-
zoA-G2{rIAd5pOi!teNtysj118VO5p=H6>krx&C}nY2*9fuO|eXAMDCqdEYdi=l{N!
zzw74Pbjc!0$Bl0%?%CrP&hz#~!qZOmSEnZXT?&0ZcX@V_;jQ~GUtU}C_U#s%e-;d^
zyWjhzoDf*B`atEX3x+QovW+JF_>mknzj~d2?I$nqn_rjBR>>ESo^QLas#H5Vpj@5X
zoOycpiG>VGL49lai=sD$Enl@QA@`=f;+lto*HV8lZwn~Ts`<pa=IU2oB_mH4C8Z!0
zrSxu(lI)U*Q2Qgd{=8?uBX!GdElZjB#KW#j99;Ss{_VDZ+jXK>$tco=t#!3q@?#I}
zBAIPG8vcSwlX82-CR)2Z;Z`!TsPQ>^tZuhuK+B?YcW+d@y_v%Cr~8DhQqeBZ#nG)w
zMP}c&o`01lcr5llyIS`N0YOPcCGq6B2ER_r9w>KtA|WU#b}J(G;%!HzqCFjF#3mLh
zP10A|o!Gs>Jh^-2@=X%amtT}0m=JTlt#tLv;J2&)m)I3@>olA?b!vN$;d_Q^7RLga
zyHjr`Gkp5|S$?)%?XTm<X4EsZC*HsEe8J_iS1Sts=WGjfPk!5Zi;IiPs++s>MDD6z
zybnIyx^=5IXl>*#@6yt*EKZ3Er}a9g+){j<d;RRv108*ReSbI1Yi=<!S)Y_2Q!kfM
z&(^idk9Yn)v0k_Nt5>ahb?4ddf4h&(;NJLE(2tL`zmnnDjKv$mJUIm|^Bb6sTHZL*
z<s4dC794!}>9HC2-IONYZdS06{-O85%hB<mIeT5}U5|v|H%TkMIUbu)c|(82!W;TK
z<)37!h*aqr9@9BcW$^Ft_rKmnvYSmm*8WdTK4Z1!(q4PXybjIQb?-T{Z>!utzkI{K
zsp3g{g)V!F1ym(2*vx9DS~FAc^mgguw>S82ZJ6I*>ABjPA^FVtjb%y7w{G9oUw&HL
zL^+XnhIfzQ_Jp@P<-XVc-@UW%CHKOwk_X}^m&NRRpKo^T595z8i?nsOFMVd{I3X0e
zS0cJOjb&SbR7vmpeSf#VhLoG2yAAsMS@LgeP(NvO(nwslTm1EdV855M45V4M*d!e;
zm3_b0J-XJmHF>uWPt-I$*T*-{s+H~e;3R2Ms5CM0u*N(K!Tb*i2cinru3Wb-aeDl}
zO^f%}zG>CUsd-;1c(Y+{&M)x?r?&i^#xQxqw)381iP<a4j;V)+x<2uF^W^C9MvH52
zpDE`kzFph2N>6-Z@y4bLdp=m5TeP~MLipO>#G+?nMwj|}eXEo%HO)1s-MMPtq{lPb
zH(vjqx@&jzmZZme{ma+f<~b8|^?rKBbFmy51I@N2ll$l1nAeleexo8nFS}xc>$~?$
zPXB$(xhCUs{IjIT*Srru-M(?rjry-eG2GW`)7(z&3O!)C>ekt=_|V5nMeHA(AJm1u
z4OEtJa49=}?AxEZ*n{;Nw=WlI&SWjhDRO<mTQBj!%}cj!DTC6aGd~V|-g9`v(dwud
zzXFy|=J|4We$;_Id-nVhT=PMp)8$c<?w&T~hG$(}UFp?#g`<O+SKm|p^y$;3*6Hmp
zwO;+}6y!2m-qJ1kHlyZ#J;MxHy=zj*eY1?y&-vY$?QRz!+3WV-Y{KVu<D>lxy*KJG
zYYBHADGKdn?B|g-d$VC};Cj_3k@vqZUv}M(<Mr%2B6{<-PCd7Et>?0^ceC~#l-MjC
z8yWO+UZ<z@8vXOL&GQS|%F4O^*QH&4k#=^LDO>av?gw`Fzi+<l{_FJpn)~bhMC}=B
z?*CU$bZc3aH~ph%TKHV%yE*GUqUR;_tn{!iQ&>{hSv_yMm7D$N$EQJQhOhncWrxVh
zljUyHrhmy+`*h;drIV@2-u1iJ{(4eiu}xpuxg{=<fkA9J=#GGW-}mn4d9vf#(eB;4
z`ElENe%#s`d;9X6b(3x?-UJOQys=2-T6$dmzGmH)z5lG<%hlJMZr}gw>Kew9j|oLS
zE+JRXuBwu|7W5({fj`t%xjFWdX~gZ{SE|<gC+g1qH|5$hsnEYhW_6Z~+AKW*SLe6x
z-XkY>J=}ZEdInoH_SLWMZ`i*%ePxz*flS$>hYN2kdTq~je)5?I6*@6~$Gqfur`z-0
z{;g+LR;dv7Msnq<|C3iIui7Q}def(5!OkUX;+L;#Z~Z%)L5Ahcl2xHIqaV%OpsyUH
z`z!d?@1PsoKOT6P82!Bc`rOs^^{jU85g{?5{l~a!gM-Sf#edY@TDV_%X<AN3b(u<;
zjcnW5eLH7NsX7&T?tl3kmA`j43jg}fWVd`(_huO*+22+^CpXC^XoVe#ob~z+-|4cG
z42%L3+e5$pXPj?-?8(o4^7pr7250^4e^S@K>Q(5fDxSn!VG%a64^Cdl-zUv2rlWCa
znfF(YFTOL4R1<r4a<5(ztDtl>+TiqFo{Tw0sa{nJm#8%N8mf1AOkCB+sK?6XvZU(S
znVJ8+?gqMqt$elO%-J029>f2vD*1c358o1!T)AS!inx6>KOY|GJRtk_?c35D`fb&#
zR<B<F@oyt%-`1^Ls}pMfeG{7~-`4es^#*^X=7*!pmMv@VHH`mUTOayr<FOgfUvMp3
zw)w*Mzw=XXPV4=>@p00XH#axCw{8CLf39cWU&oiyE>CJgzcz#)dQh#-%F5b(>-O#S
z%w5sZ(dU`!=9g7$IuJfTtG?!z!7-kL|B{WEvV*4??mi*$SuN5fNwCv(@x|Fjxu@GY
z?kry=&hV65Tu+Bb_nDpHtXZ@Cj;2}E+EjdakoWS?Lf2bbIa#k;OXg2C2(Ws8)=^+d
z)a}}3$ESnO>E}DXoc+B(;91EnFAG~v-0S*QUAE)!!yhFEKNfXMMa{2%*LiJv{68j3
zBa=&+(fj6<+W)sSI?<*cC11ZMdd}O&(fOg0CM%4cQy$ma%C0f9{Wc@Z=H66Sq5jD~
zJ~;cXi9P)+^>jw%E6pZ_4!H%l-k&UaS!!SOW;@sK+ZMOKl?BzkZhJjNrqtCrdwIC=
z8viF&dWZi>7w6ob@X6*x!M?AWx2=nG+h0dD{=4>YuIRk)MZ3h!{khopUMqh4b}P^K
zOvbp^>GvlkKX|WsdiJGl=IIv8cxU%c+NHN(_uCMg+W9)q`8SBAYX9Dl-(NV*D<k(?
z?1L%icNCuvOWw_?@bl--{w>?LYa2+c_WEZlVkt1uk1^%K0!ROC+qNC!<X+}K(@1sV
zoqnBf;nHR~KZML;bN^mg=q!I?!|B``4&Ucpy?S->hSnZ7Cqc7PZRu*p?%-od+yzx8
zQfHrp?y$^xFMLqqvun<+2)hj{7A;b;UAta7c$tsqnVH7V|9t!QO?>03r+GJ|Z=19K
zO62Y?*Jt}CG*RAd@x>)y&nbU?c6N8t=Vxc9uYPs)#*}r-pP!psoseb5AGTL^;?kdS
zuXR!sW(GRCyC3&h^Zed^<C9HSZL@k+-mahYH9u&kVe&Dn<TLRbv%a@}5pkFl?{#=v
zl>dKU4&ykvBdfk<D@{D%Id$q(`Lvt0{+l=yR_#izKd-AK-y%PC&$4C9=6Xox&lfnk
zW=A#X2Ex3}$~E`-dko7N!Wo}SC#R|9US{j+=<&HH_36{6d;T}Cw21cG7sE<IP-3!s
zS`%YZ_~>H3eBBTKjfI={E%bUU8lKY2yVdT$&D!(!^Nq{CTs&+3`Qlmg=eM4>{k_ce
zy02b7q;zV>ANvPYf|Ze>@^|mm{?buWTD<Y58F$Fnh4;RdM{JwTV3d5UXX~*UsRtaD
zie$oCt;MX;m6;84Z*A#4HbcBYd76HF-G}_T&$Cm%#Qj&!%r)Jya^=c{Gv<{27B?zj
zOffaEIsVPu=Dan(24B+yv77_{ER005gRX}3|H<t#e5SJIM<B}`>#Qp)J{PBKED_q5
zzW;a?7t^1k-~Y;SWyT9m^bRT2&zblxeo5YJv)o&531PmzXD=ym$T1(=vUTfUji+}Q
z?u$*#bG;mV>)rYw-?+GY$3GUdH9xQXx%bV!*qOG~-!yWxlpShcnI)fD=wR8fDoiSQ
zS$c+&<~CXD>}zWbjnmKh@CK;Qm){_|d(YjO*5&UmY}>Z&_l9ewz4M;W4T+4Lx%$V?
zok~hG%_`=ZPf!Y;Yi#uC(<i%&A4Q|Csjhu@&h%J{*0)fBf3nSc#nX51|Hc_QSHSM>
zhWGn^FYB^>&n#MV>=-PoPctgYdHGXGBkqG3=X)=~wiTZqyt*D;x6ixs<3Y|RUafN-
z=0^ta$y~Q@!Cbi?siMutg<tRs+Oe<Uw0R$%9e4YK%l2>IwQU1zc7|LyzcN67Lv_}Y
z!W7q+*I6_3WA<&_yzjw^zg_B&T>Uav+>V&L_P+A5>C-AX*D<IqFwwlTeb+wAyKUDW
z7Swb}EdRCmy34B#WiM{dF}Ksa#{S^_{chgL$-ft``Ys^WQJy1xNN4G%w|D#frEmK(
za7Hr8ELnA2DtX=EU(45eY_~e}>!K{9%<T&o0vM(+yw=vziu1}Z`1a<e@=L9ElilCX
zWC#}1i>dg@@HXQfgIfxRg8I#n(9o|+4!OB+J3Cz-aXxTAHp6${`{lpy`f}X9z3fQR
z#`THmf5aK~uU@fY#}fTV><+%ZXCEFg$(g9gKSQkh=rotb7gcxmpXpguXIJxU(fi+$
z#oDV^t(s?a%%+j|gxthkXTSel8)aa}(WD3(NJ~A<b;9kK!_RGt7B7Ar^QL;k&J7zr
z^k>f2_o<A#<sBSnBWEukeS&j?WW=f}yA8Vy)AqdoZ5w22pL=GOY4-IBn}6YJ{GV7K
z@C*$N)h?2K{QF<n-%ET=3qHq%L`3}P>|6is+qdGELKa<z-SzYmxLE{}edJ=}rj{?g
zmwf1>siZ~9wKb8um)&Nxf(#7&Ij;08bwaY~2ea-I%w1{%Vm&g^MP5#p5f2<g{<Q{#
zUJIJ#9`WN!m&m=v9Q}*#s2@^{6R@$`RP(`d^=q?x+y+^19y~tsnDN4K=8NjCdt*gy
zr-(@NJDxid)lkBv@akma0(+KK#-)|l|8^g*;CwInKsDsOOG?WDfA^{U_pGO9JSwpG
z_g8Xx)!}ZXa`6K*1+8b6n{WNNBe(B>+JoBG<4il!|MPrRkl|}zygnzN@k!!?;|Ej(
zE!{%7Jy!mocqnL%`d`Bm){oQDxb7T({BeEK`fSmHgv7+eV_$Y|+qTW{M*X+8b@BWE
znH*v|`gh@q6&aq{+1b@La{q-U1b41mv!-VAvSn#S0xaH*ry_K=X-f5;W8Cp<R(2W7
zK8`<2_Se4PKQ==?@%4&|1EyE6UN!!e6>pk;Zq7qT0UahT*OXbS<QQTWtlBP}td=6M
z_Sc~YTlU}ds4~q9?luUu)u`E}C)b}Yw8cnH?4Rz5o!7%ubPD2R_3q8f;ud3@x1UQv
z$zDf8V~1t5b#89%^~9r-xIF|NK7IQ1?)8foH+t6U2F=V_Z$3$^^zZIjx&Dw5d$|L*
zw(Vv5GyVPV`CI;q+(?RN$oHFTwRLI#@tn0Er-~c}9qE#$d*kxGdv!Zkg)yf~Chwac
zcV@5rAC?>9+SC4Nl{T;XC%A%D>0?C=n{9Vb>XZAWHI|T6kQ1BYx}e!FDtdpJvO{F$
zOTGhjB`1EgiArB*=#h!Oq<83L3sXncy_iOIsaLc7y|)={+LN;Q0F&U)<cc#+5AGe?
z_3ZQH-&3aYv;7KZR+(FIXZ6PiSKD?yyFB@|Td(XMC)a#A`?$3IzgDGvH7K```Tx&n
zL#gmT^BM~ozT?X$z13=%GG&U*#Y>ki@l9FrD)hqMf9|L1{9Aw5Hm*~sICk^o$y@9P
z=I(p{Tx-MTdlH|^ADs9wqmEl)q3w002U^Kz@@wy(59M!JwQ5x==uTW##}5-$o#S(z
z@Y*c@UXAF46X(zG*S=hMY{uS=Oq@!e(oCe@PVbMC5czNU!8WIG-szhA|3l-sr|U;;
z(YSQ)UY+_isppLMzdsKT51-B;ywUO8?q0*=X<8olxl3;>dL`UrX#IQN{p7GchQ|(H
z%Win*+O|zgN$Kj<tN-<5{&?HJl2>8AIp2e^I{A#^0r^JR#?aQ**5Kgn-6x)0@LQ{F
zZ~y<=mRXv2JB}u8Z%MA7WB5z}bYo+|*Q?>?63KZidaUPqk0$lIExs84{8hNG@7Wdw
zj#Z79gRe^`^C_IU^U)?hGBot+=D&NN=_-nK&t0*qd&Bzc&dqGRR_VXKysXu#+h)pX
z-+VIZ_1}{*UQuUwD{8J@yY`M*Mo#bEoNOP7<h(=wCfsv$*~fC{;{4*)>y@UlOn3J@
z+2Qr*cimpYXL1i@9$bph`4(X!6??^dw|nyY`1sfU^^g=|VOP3hollp%Vt(_RI}%;;
z3>|ycen|ZtlJexnqr)LD!Y*Gt9KGa4s`Yg7=?f<w6zCCN;xFv~tNB1+*OlH?8gIAU
z<+UjjTAEQ?^Fhu*?{p;O>YKjYb7i6q%lzivO6sX(n|-rTreyv9iQDdfKA_^H*ucZo
z0lJ4#m9>`RPUi{PRaGhlpXOK=m(4OvKDO&$oU@8hr<zcwRf3q=Y}N<Pf<HMosMY?z
za4B<BhfmPeLlHV<HXoD)cRqWydi}YulHa!@UTeO1ob$&dk3o+qsxe<wOzdCoyE{80
z*B-oe>z3KFs36_=eKls^O5<5;l+Q?InjM?NZNn_Xd4^r@z5jBX^Scc>noe&x`0~DV
z@;N`ziB2C6A3t~J{Rf-()Bk4Lb1Q=;2Uo6HQ)9d{>EWT))~i>q7H=?%emn2^+4tGW
zN}sZ3xD<PUB6P{qn~Pk#l|a+)9{Of?<)59OAAjl6B_kmTMWyPMufiMFCm2^;V@O}h
zzB!oX!2Yjh^G=^WEg!kBrc!yE!q--Z^aZ<CtazcmcJ12ZOrooPc_*K7Jh0}9&-?%r
zD+%l7|4v5HJA9XF|9<ddU)=9&2PBGh3hXEF-w6!}_`n?cbyM%(ZQHhO(>+n)VRTGl
z^X&J(=eE9letv#Dlg^QAdos?QKD~S0`rghH*$;nMsg>T5O8(TwD=qf2yEI;D;tq!F
zg<sp=|JHwU>-zV<<-Laf%##moobuI9s?M(bn@#?XRec=qmx?p~ZrS~(u^=qTij|f1
zetv$wJ<|=}(Dw$%WZ2GpuigK7-p-7Ri#%#;{~l4`Sa;x7ChwN8$)L6&s3Z_;?E5mM
zHt<o$R*$=t`{#Nu+!_+P%m3f!9}^h35<=!wC{}nh<?J`#-f}mjgw=8S*DW`69%QQs
zzR$k48ES-Ca&>fqqLO#W*BJ#L=UzFGDAk|DD!?eUYW3>ZMkxj=-Se+6KW}xeWz{{_
zKO!10UcC6B^?^J2%((;chhvYm)t@&#Cd0bsW9|PbSIo4uweNQxO`5*)RerBw{?C2&
zwKFP<e7Al6weP>mhb4w-{-Lp4dlsxJE-Lx@<HP$^n>KB#uHL<l=Z*9~U8Z*#*{5ZV
zzuLU#co4~ud}ii>P=`C8_k3QpYL(SylbZYWmSWw$q0t?$*pJOvUVDGPaq()~m8(`o
ziFF@cw)$1ggOCTN$!GpE<|n4_ncudRm#g7@SZL_pYuC3GZ^&1gSaDe5GuH>bG8@@G
z-L&-w`hOSCd-Ukh@2IFKsfIvD0h`>ON?z;i{W3q;J~-4{-?(`3Vn)x)ZF*-{zPY$(
z&z}5qb1aKfU!A((^_GW0aOd9bpnJi<-QgWfKV}&|TeakaXqvh2F|qYlGC%YRIt`zd
zE@0GHxo+J(;Tx7qPafl0?%8*D`l?l{=AGEEH@wI2{-LzRDxP(E`i95mOx*Nu$`uBy
z4eDWk7%a@!G*9f7Zg|hLq+ipA;T~w>Pwe-(!(1)SjVuM8)2bXLPo6)&fA`+Kd&MLs
zd8ka2OrDn9dgi0AukYl>=S8yeT_GobC&h2J%sYNB+u!8al%M<N|Jye&xyMp{rvQuX
zq@}Z5Q`Wuzy?Jxwo3k?vlXG)(-*R@kJc`SSowm9`UOM^J#>d(23HrOP7o0NL2Q9+>
zEsl)dUzQwM`Lc??%rjP=#VU$HXySL9^@~FodkvUox6YST4cM|_e(aBcDbuB2&tCs7
z|2}ja+m3V3+q;Z{l@_Un!Jq*K?_e=`PyRKnn<q}LTUN{UrS;&YcE*seObvhj{He(i
zC}xU1I@hh`G<!;xx>WB!zK%rJDf9IrHY~UvCAu-<jmw%79|9d64@Ta6v-sJWnVW@U
z#RB&KIaj{#^2O=dx1}VKk0o(0>+T3i=Spy2d@-KEGw@lP0r&FrpsCzOea7{P%-8Ih
z>KfPD77Bc@DVX#Aw>jSzt4lxBKh!(0UR(FlWX+F@8cOk>Ywgo@r<Z_=*GHB2RvuV=
z!-|(ZdF`#XE|2w_KUXU<TuV02pO&;ar|(Pc|L&KM*g=b+ZbnR84LYd6-^_d7b5(n7
z<;KZD+goqSxhES>h&#sRlDzR|l<>w!$B!SdRVtFYc5cn&0-ZNZ3QF9+FU|MqIH9r2
zZt}|cr(=VzKY#l4X?os6;ivBpB)z#|%WT0aeI#B}Y5DJc_g5QCJq21ZRW+}iZ3ENq
zdwvXd{knPgS3iv@E&ZzU<~i4z4HvaR!yOHL3jQuto9EnWkzKq#aqUe#Z4HeZ#!|iK
zUaj31ked2*w)LA0hg}4B%0%@2wOe(dE3G{#etYSGT%{tX($cREn_!b)cE4BHu>D$V
z`)z_FgVLkUQ{|1}|Gxfe<ClJIzMp>&`!8KV!G=wH+4~n9e}6k+DhGSNygn;~_1n#t
z`BupI`+ey@psM^`a#Q%LTY;jg%T;a{g73zBcw?T2e0GBMuLi?suMd26nA{Qby7Jz9
zZEfxQo;Txo<}~nX%x@Fr+xPHyUGXut#t0oV*U<NDX5u0uZ_Ggb)!W~+w#grxu~Es$
zFSNbugjHzlv)})2-+mF3dSD@FszRQ{@k7q4x7QhN-;vH%-@0(gk|%5HM0WiPN$8P$
zR(a2Em6eZ+8LQ)lU5geyI-AqFve$4r^L57T#=BLkCw`7RBw-xoqP8N-?t|P1C;L~Y
zzBsrnS+*?gzKfEf%ny!;kCD~3y@tv*=Wlz5wy((YRuRfvv1(P+#n}@cLB_m4Mkc0I
zo>U6-G`VJ8?)OI`G|no1qGxZZbidC!ZRzML)<a*8?Rpl=;P%cqMgL^CedC9T3%o^V
zHe|IfnjC&Tw@NAj)bVrO$r;i1N%7FZ18h^aOTC`$&v0Ywq9+qtPHjHG)i{-_JyAWm
zcHPExl^h3FbRC?&a@GBa>o!aYH{uSL>1bs9mo8v9k>q;4d+wHCN5|8Ay{Eqzf1P~-
zJhFOxIlp>CPHNiudA6$-FJ8<Qy{4RFgJ4AO+^u#-civ_$IQIQ-dsX&%iO<<<bkFzh
zdmq0ix9V*{PHm52{h>6+GoNbr7gc{h4mPU&@WUVFX(_HRJC#^^*PH5luG3zvVdpe)
z)78__|JG;UeehB0h2!eiv-5q|NyqLx>?g}2Ua3@_EwJX(o(I?Xr)@7gEu}9VUS-3W
z&d@vY!0%*txx>n{ZY)f!JpK1%t&?C%7uUp&SFu7aQB3+4ix#f?`JG|$F<v?G6@C$W
z_xybJ#862{Q(J!?&!+ua)=Iz1lpZv0{i-XUGduhg#C40`TQH_bC-$6V?h~458&axr
zO)D+b(eYsL-;<9Fj;%RR^-%uJ?|-Lnuh`9ZJWN&Q|LcZDd-m+H1sx@}{_S0LNJ9%T
z8TWDi(K7v}f03$Nf~#z5csP>Jyo>nw*igOB!p^s1UU`K8i#0>J)kjEuiljM*|DQeA
Y$?s{+TE+_*7#J8lUHx3vIVCg!0FQ;WQ2+n{

literal 1510913
zcmeAS@N?(olHy`uVBq!ia0y~y5Hw(5;NHQ(#=yXEVxGcb1_lO}VkgfK4h{~E8jh3>
z1_lPs0*}aI1_r((Aj~*bn@^g7fkCpwHKHUqKdq!Zu_%?Hyu4g5GcUV1Ik6yBFTW^#
z_B$IX1_lKNPZ!6KiaBrYR@Q`k-TVLJcORq4wTcc5kyB+^1;cLziE6J~aU*W^+NkYu
z({FWcU9n?fT=v!Z(Xj!J`U+hU1&M(-CoWJ>;NVbvlj!N>WOP$~^SsZ$4^InQ-;z?K
zrap7ey#99n+jENT?whw87$5w(?|9;@Wtt4QKu5#ncevyj7^3vKd~nLT^e_qIloVWi
zfCZPN!x0SwMqH8thND)F2J8q)KHb}`vE_pWt%kmmqEC%Z*&3ZXy|m!R{q|R{o_Kg!
zeflrk*;%wC{lv_9dg)bdBImc6g0yF3|L_z5G0<><%hA2bPfthcNxHdQx4wMo$(t*#
zg|U6XG1K+BUf+sccdu5o-YMVGx@3!mE=cPF)q)wzGH=N;fjDS5!G7_c7*+B4+O3BJ
zXTJA2AModZW6^vQmvxi<re%K+u)J)%Xp<O7&w`&vZp(rg==g%sk7;^6QI(x4lA%+%
z)<mv7Fzc%OKC$|meAOO{XwGz=>Dey~EbqKqv6dgCwS%ucbJnuEiXb*R{`UD!RWsB5
zHQRG*-IEsGSw45=k@%jVN0$31C|lm#rUO#m(1yJLTJYhakgQzoz7&Zv_laL(XL>%`
zxj*323+*R%UwKYG++ZyP()>UJdjX{p6S88KdEC_epGh-IOUsV`oVVlgF0GfF487z&
z#}{ooy~&ynteqXZcA3O$*G_Ctn)%9Z?(ze>OoO;@H9afXIi=!XtJltNY)8MpOfQ!K
z=|5l}n1C$~egrQ3vv<|(?;Bs)%~oIhWy9UVed-UFD^IEVoLe;4<j6Y>kmd`|uxr+x
z@^Wox#&^A=U#;TKZ7KQP)Z+9>H+IRb^5vQ{rf0|Z$xk%+lkWBR?^}_XAY&SOvHGE5
z+A)I=^ZLG3@ztJgkt<bB-dwo&QNR7e-Sxk|OwPXGS@iXt_R*uJ*;@`A<NdVn|GJvf
z(>>ZQuF1Zx{xCgV`|rHpqSv?1z8eU#VZqsjSgVMr2?vhxuB!W|$@+Pl?B^JFr=~~0
z`KN%)o^RsvE^+zEn+ubTmrQZ`{psmkL*LT*=O(}WZhm^!@ka&f8b4p%*ZR6F`l*NC
zHb_)#krbH$vJ4G7a3@Tu4*7Z~_>=ChHJ-(fs%7=RZ@B!_?rX_Tf9v3LWp8!7emw3e
z>d#ufSMxpl{|rM{wZgf(HEQoLdr1`bLEZ1W0IU0@4jF{}{BhXJB7KR_dCT*cF78{}
z9rE>zu+gd0x^uOc2d}GReq#4nNA=H}oSpu5u0<AWVjs^x)b1Vf`<nEs+21FgNifjL
zHVJ!l;`3CycZ`;|%QskqS|$ufOt4mr4<dYmr`Feolos1hnd6sg^Jm8-y`6hbCiiv~
zh5p^I{xo{efu;$^pS_u}_Q+;;t&e}W_iGy$TIt3s*R1f^8mxBG`n$5G%(j}kWJ}}Q
zntvNPr%gWx4y=E@SZntc{h6y?y;Ohl_k;ZZf3prR{9=E9`IGqnW{)=hyBfdZ)5i9c
zic>lqH!IHd-So1_pE9Ygura3Df0_)R_w)8o-&Z}`I{iuXz9W}*PV|zhZN2n<XMEoi
zk==_yHaeWao*rHW{=HPZsy6-Af7=HI8gI{S^xFAu*)d)d->ZJ}7rpANpU!i5Qjf3b
z{l&|L^mjyfE<UcYu2|eVo&DPS(5sv4gEPMCc|Uhk+UM?{YWKD2(eE!?p}{GFJvcS?
z$e$0pI=TO9wcn|)=9+KM?Upt<zhX_mQ{~4`<Nvmbeq19izPx3APr#?A;aU&V)4lzc
zn-(8VtW4j#{FQm!)X3=Mvu8Lgg@mTmy>|xrajhlDa|+V}ux4rdL;GKGPrYBfT!im>
zb=)b_>zZ%hRrg!!&zQct>-W2`9V;%Z>IekonMwa&OR2_}EtOfha@rXaFaFiPrizDr
zzgctg+1gyq{eS0P`u8LKwO16#t_8f<i@rLA9ksJ<w%=2@{Ce&8Jx^Az3;Y!?XYtJD
z|0?~Ej|Xgz&$%vSIcf6Ll9Nxpc0RK@TKYQg<QY&_tomfw`ssUwk$zBTdVk2V$NncL
zPD#lImvk9#v6mA66GB2)z4;Zd9TO4ozS47g+`682x#@GxRh?h`yJVf#{22<ZPGQG#
z>im`q)fqXh{QsAICmT=BCkx{T;b*1Sulja3b5df2fPvAvM)g&9Kd(P=b6<0=B-n3T
zvHR`cQG+KtUz@RBTeI%_7EnU}{8GFxGA_tCby8Mby=&Lf+!(**LiKg)g7SXl?_}f2
z`n2Q0w6m*f{wTJ7`W_{qXH<B+H1yi)e64la=C_SNHaTRwHFAO&X!uX?*CYE^m%W<(
zb>3sCibb2^<}0}e1?_$QGfXG==#JfMdaiG>knxhK+!vJpd-0>{Z&{Z#K)zbixvDmO
zRf@#4BiU<qoQu8kZtBUd_ZKfu`wD6ZFECxb{~ors^evA6(=Auc{T8<O`4QRcp>N~n
zRGj%F<Y}}wZuO$AKFc)kUvky@`}OH6iTeISt*nCmMLUG2ls&(Dsw#Qaqg`d24N?xb
z@{6AQe1Cs%#{0bJYwQdR3=P+?w=Q$%J=6?-`k3E)S>=^tnUk7X-ygYH-cB`5-V}Dg
zV4t?p&R0cO_k7!QX4kF`cTl+{dvE5_Bk?f_i3i$@ZBjqosoU)I`%`YDJSe!Lw6W%`
zExF59p4xAxwfIi)mtq+{P+9e;dhUgqol%mYAe!Q7^=Gwr==Ya*s!k`odhFpD`fT!f
zt=c~<mN9zW!E&=7Y6kzDyFYx#iVZifgL-BS*G?tQ68tB^0kRSe8y>K(Ubbr9&+NU=
zm;8B`w)Age&f;g+YR%%O3Li69javOo&dTTIW4VBu`~L*bbL9OE6XpMNbehq`AM^H3
z`TDHH(%5KrZLWu0zq@tWn+yN`{(kzg;>p*lr=Nem>AR}3d~Vq+w_d5#+rO?}y?Se3
z?e1^y@2|gfDX4O9T;<-l+n-FXE^urvIVu_+VO9M4+S*xmwY!!YM{{kzz4pivm(n*k
z0`KlFzuv&ed}VdGe)Oh_y>Yhxemvf`MppOa$&+3l9s$$!Vy`TA=bu}0$@A5Ph0S+2
zDv5EmZYh55_xAR7|JK&lRcqIV`ug@p{oeMa`u*PUj~_p7Tazo%_UZHIt>y3IL`6ha
zY}ynQw?6z~!HsD)VLM(fn|)<xar*9Lk4Zk4ZHnr-xw%8*;@0ijW!37WxO=hdn`zN`
zfn{aemKw*`|1Av-4K=MicVlDn)3V*V9#<;t=KEWhy$PtR+vnxw_2g?+XmD_{x7g~G
zw6s@!*6%i0x2e9VY+*$Ueo#6SQ-~=DxT<d({@(K4<#Qpo-qvR=bJ?i8p|II&{r|0#
z>Pxp?dbh*7Z^;t3^96G)B4pEQ7MxO7JF&eaP$Wn$HY0wY*0H-w%hvl$JG_i{R_@tr
zYooUoJak$cwbkqA&!1(-H_kczH0vAF<h|A3vo0=jjoO&hTK4vq>S2RfrGGP4tz5Zr
z&w(X7c0_nj)7e;(<~?od)TM&TZZDd+^)9?zK3}i>@I{^1ZB7f#3g=gUd9m>GIctCM
zxQc~U-{0ky&q-djYSpDnOTD+2ybQ{{wZ*fvw6x59)1CN#pQfk9o`3&cTV36~TU`Iz
z_4xW+&q5b(qqH*;(cC^vjSXSzVpbmQ7SF!Bt8~?xHCuGOO=3!~hE5Zoab~u;|IwpI
zedm2{xBs&+lG~@NyL)TKMJ3(%eK9+C?p(WT#<SxkZ*NV-TIXiGT{Z8Q{7k$1f&JE(
zFHJRk$a(T*&an_f6`5(@|CT@fpVVsfuHNOHal3g{i?V9yOn<x8v$o$0IQyh?Ql^{Y
zi+=8$I}1)7mk)dP-$vE+^09y0jv4Ui#_R}qzwh_DPoF-$=@T{%TN}0X<>lodhnKlK
zazFc6VUm7M=Il&kcl9|1P3v~Qvx+S`sao`DPI~9x-`}%OP0^fXl-hO9;xW(NipRZH
zf4^LQ+xN9z#-hOC@^b&{>ho)q_TSGhpEDyMFmR!yaoUS!e!GsHLA}!!Y})kc#NV|m
zR&225Ta*FH9A>$*?Ee4xJVPt7I~8kNEo1U4ySeKBXN7*9H`(r=;L*}e?<YS^cHQw{
zfld9cP|xYHE5GbMesbcROFJ0(+Jo|U`hK*nTJ`B;dn((k{N}Cs7niTH{KvBNUQPDq
zwKv0RKA$zO`gSvYYwho{-HVU(*j9ggaWj4X)mvM$-}W_yrJbK=TlHq+@h|tP-)H{$
z@lndAV#D2uNvCdY&E8t}HtO%6=l0ik6h6MP)LVSF^2yg<UwyqEe|=5lW)U8?w|&CG
zJclownQ3fV`6(qdJp8t-`m=)i+kKNJ3GMyys5@#;#l|yfI{Ge`0~<l57g~;4aMn;u
zJLK>8^w+lPpbo{KqpWAAtl%~9y?XYi!_w<9D-W2zR+gG*@k%Lm@4x*;+ukP>?)Y`p
zXP(CYRr<3^&qj!GuzWeht^eX$bpFykN0gRjzIwa;{<W>w<Gd?5XQdqPlil@nTC_>#
zB^AlG#PT^aCQqKcID6erxB0c-X0El|_w$)_Z0*;pvka5jo~nvzYG_>0-F|1$^ZE7j
zih4CH3LY?g-`*RsqhR5>eZR7FqqcN>niST7HL2$MojtPuw8nRtuN5)N&w2g-TzhuL
zinko%qNj>~`>v{br#VwFXI9x<6PLI5>*Ck_V_rProd%EdRQ~(R3l1K97H#Yn8W#5I
zob~%FyWj8gwrp}`YHX0J`;oZ!%O!6v7N)Y}jyxRghi92&PCC{ntG)hucKMtc!NI|c
z+vV#b&fEQ7qubvsU;k%g-u}O3qGDoZzi(~Ky1dMH*TXjHEtQ|sb}v4%q*vPf)iLS(
zC;yIFTsASyyrg3L<3aPPRjW2x^C`JBVyW;O%v86OZ{JgFzv}y(FZ*p2+>5-7RkNCT
zobP?VKlS<d>)J697harxY?Y?{x>wWd$IA|lmfwYLrBk)!WYk-o&TdOvW60y&Z})43
zS<a1w@+mU}Iao@b&n?e7*u+}q?#L6hHEZg-eZTX%3Kyk3J2SKD)yn0wO3&W86Jz`J
zN-)>Qn6#Ou+1FldyPX$YS-JCWVA7>kp{q-7=WbuQXwji}8XZcPO}^ep?$5lm#IwxZ
zQ5b92Z-MX1x_^?IGIp;%9{H>va_HuBvr5_YqOLiaFN>BfJw0*GohOwWHD>H~O}!qg
z`oHUG@4jmj=PW8azjx7+i{UPcH~YDt<prL7a(!0r-iXg<jL&C0JvFuLc!y+L;){dq
z@=FBR0=L%vt+M@c!P&_7@;eQ~mxuZ7uRJ+9d3NgBW_JFpH#as;nI4gGdt0uQdET6+
zg9|{un5G+Da=-TbN88(MK65MrKR-Xe-I`5DAio?fTY$M4djIr`pTuu|wc_~P%uG<C
znzm+Y!MB~K;(k5-zCUA@k(PE!NZ6@0YbFE+>Mh<B^w8OrOI%DNCS*ZD;KD;k+f@#4
zP;vK84+&rS=icrqMQ2OBc7M*(+$VVZ9;n0gWrvLB%1`HN)T<Q#JD=TR{?zWV&Q5>Z
zy^+_tML$13fBntP&2RezgO~ZuUG?;|bo@VNlWUt&Pn*>KDv7QC`?buy({r-A|Fs7P
zn@g`nrn~0$Iw&mo{eFMET)%o&_7>BtSFi4Rzwh^xuT^jRgeI?AwaTRKPsP=%S8vL)
z25!r`s^vS^>gqd*4IHd$V6UPQx7aR+d_6M#m96U2XSbi^+*hoUl;N{9zI}4$&2|4i
zJAvA+8auL=J6V@&Y$@K|w7cwthONxroH8TdtLG}B58lx|Rr8A#)QI~N)$aVV{JwVk
z?X|bI|2MCa{D0IS<flFV>ciFYCnru3`TI4=!O^jCUga~%-N{F$+_@98_v10?vf~cY
zMum@D<`y24lrl(YxEq+%mnc#7WTLxC^|zd*%a^;S_Fj*x_N}a}44ip443uKEbab{@
zyPf&<I{yEvMT?YnCo7z?k?WVMd?Gk=S!TIN#F0$wG0e9wwOjPo&c7>;Ki*Xu{%QTX
zykjn3JNm<G=GS@c`XIFQ@5j8Y)h|m^>v#FwoUar5?EbvqPwVTozn@(0@p0o<$?J{1
z(jjGcL%H&9-`c?~%eVAy<@QVO_E=jTtW$`ISTM^xE_2$}q=UuhZPh`AM$e2yiMDxl
zzcO17C+=RnfS0q?sp`{7^;C(ryMalQjz7Nmdi{R6sW+>?y}4NZey{k{o4HqamA>9m
z@X%>@@{u)Lv#)2pytK6JxPx)U)2ZPhfq{wTJQ3K-!;R++LOx%U{yJ|`-E|AgJMYrC
zL?qLX=cvvz_j>vL&iXYc^R=rFKEE$ItLNv`M^<UKWzP#eoRm~q_uu-e?vEuGuP=+K
zpM2?kwMUU#{p*;wXUav+obLT)wf63=($`ZaPfjlHnXxJ1AXDz$TPG&TA7I+Kb7$11
zl+L?`N!QrrYZm<d{XN?5`%&@u5Dk${HF?pgvzE=P|5v#?`H0S8gD-D3pT8x`d^X{D
zpX@CA`h9l|6R?lGAF;W==_uFRTZLC1zgu{CO2N0CXJ?#{I`^gLJ(uq>|A6B^y|4Ux
zTd(o;S+wZ=&C~B*oOOifN2q1uo~&g)SzorE-2Z3mrT07SxmMO4FbMhjWbvd#m-@9~
zIj^p)EOYO$yu93hyEW6T4VuBrPMG-aPCl}vz+z4Ly~^X4W?GlOyYlMlYTdavuhss1
zI{ntp;^lV@lfwM``o6unnOx3e(wupD*~tf`CD_Le9L}ts`zvkl@!<Tun`cgPnRr<7
zdPAev-miY8Gfe&8-k-U2igaFJ%=Nr7_3oZb(6~hC*DH^E^*BBMt<RoP_I+<4*SGwG
zdvaIJ{vLScdgj`1Z*DH$ntlD2tn#uovAd`Be%^5P++1r=!3RnbKR-WTy=&L4O_j!J
zXBHG3OEOMBx5e7Y=kdR7yzTt**Dfvfe%sfmfpxsd!H0WI{OSjNdlt);^UJDzU%A{o
zdC{|nugo1X%kM1hldoO&Er0*|Cx-hcDH~pV7t#CdZ^5)v$M33Mex7}$RP%bw@+s2w
z@=HVhhuMBqooQ+s7{A;!YDa;h^mE;92?v>WD>Kx{y9Fu;T=?|#bo3pan&Xc@2AmOf
zUAlDXtqqCIcMUJ_i0Q|z3D8I>=W$`gS_maYz3qAVRnC9!+y1jtj@YeZY@T9Q*JO1r
zdd-%Nk43KUU4D0>)Y1K)iYwpkh;$20UA)eF_g{aneXnL|EdA9N_%8757W2is+_Jak
z+%(#)d}K<2#hUZ>|L?q$Xt4YLrx?^4>6wvwb^d45>}xC9nsmKC?v;-{Jx%xVzion3
zw2$gx?MNP3^P#c!Q~k_haFTo?R~BWgwrRSta<Jz9opG}1XG3>CkDK<pXY-rBD+vd6
zXFvV<_kGF~xx6c-FTeMMUwXQ~Cur6Ciu={>#~w~vvF_rn3LCk%cXwZZCt;X+eO)ZL
zF~GK<tBdRD^XIo^mD6(X?6^2dsQv5f>(LX~{=a;^e*ZRT+}7=nkKUHE(VA_M$~~;J
zXac(T`0q`Bb(3YzpV_Zx>vl_WocQuP<=T}K6KANnH%0e7nUWU$zj}_JYLA6Gr}DYL
zg41bN{pKs(f9|b%d5gL~bL+Qv)1LQ5Px<;P#nL*>{Ebq(v*cs>iIIVN_q$R9Po}c{
z0gWnLdbiJ9>vQztj2xe{r%qi`ogTAD(Yb9!@N&N*3z=!_1$`qUBYk)MyPdy(tH#Ow
zsi~<iFL~?R7Wqd{?&;y#tt@lZRXlb{;p1aBWu2!^oqB6iYIoZCd24-Vn?+hxe|~n>
z>S2qp&fJ?3ot>StY$`YDX3t)>a?v8CwekDo=GXmNnU$5LGdngkbZIj?|0?%>Ip0~y
zUz6JoKfDl`K6mLvW%pI#>*Kt9e72O-6?gRK-?~<{dj9P>e#_5UK9>Qtr^EZ@Y@ZbE
z)R`-vdtAPL&(hCp_U$h$EOdXD|NY(F=(~U4-rKwTuHYgieSQCf2^TKSe0zKQb&wAy
z``bm{yvh4Vav^Ks?z?5~8+fp%-bs=?tKMz?>251m9uuzm?@!F>>%4F8tN)*F$@Tv3
z;tL0vx#aJxFYx>r*c~z_^JUlTYq5oQt2Opzmmi&fA^PLq-x}+le=IUN?B;#l(|O9z
zFWg-3P6VHoUVm!;r_U?a-xOK+$5w0iTesA`Mv;ZFec3l${gxZet8jaGJ1?YQ^;cDa
zNl*ShkoVg6jqRxEmI&2jPoF=JwtBy)Tklfs_q)rlTnX`hzD@1-x3`;1<i49!#pq4H
zbouhzzJ*`Dl$5@|7Ypi=-mCv#Yy1DtXQNk|U$c6c+4&-jmTS)OTh7KOlX3f3GaK)v
z%I9;J&(7Z$DXivmAw0e|^=6JXm(QA-GbhfRxiZ<`Zl&=#i^H2{uJu(A2nY<EnEH8F
z$;(B{=hsCwv+-`qNy~orwJJ0yDCy>&b+Nl&%}k#c`2XKu-PxSk5r3r$zr45zYP3z7
zJXv>c_X*e#W<%Iv10GqMih!d>kAAA!Yvdbz^5jX-NJZ7RH!FASu-L7PJbST#_2YA$
z>49-|R~~C#k5RXrJ8ezs6uGdw>cyeoPs+4@`fm2_)+;T^+uO8u<i7sSf8@CKzI6Sa
zY;#qvKbZVf&L-sJ@%agn&*Y1~N-roozjw`pYx$vnf1T!96Dd2jbd7-BhWL5bd12R<
zWb*3q6soAKxNEGx>dmqHHQ^e`hQ<%3f4{rZOS*df)6LO~A0@qh_i;tw;x9Ln`%g+P
zegF5`p;OgW|9(C%_P;IAet6;P_4}gi=KHVT^QlYKc&$!R#@k!l^Vf^VRXEoFI4r*<
z@i3crn%UQXziRA4!@{B_sVXWu3ak5t?63Q)GxK_ssJQrP6JPJN)RdHrOG`XoU0T|$
z`Z=j_>iNRR$VgDW*|b@6YIY}|tX0a*HQu*EeUcfVYXS84hV<Kf>X6}UPc^=10_y`W
zIQqG2@2^j%^|vM-X8T#QPu}+U)1u4|4-Q)WezQ6H$a3&x8?3o_psuvo&gPY&yHk^p
z{=PLQvs*rWUs3iddR6q7l_FfGmG{24w~O4`>%H*q?hy0$$)1yxO+()W`-dNzX&-oK
z=3&w6dzWv`_9~id5fQ2HAC&Mmd{x!M%+|8^n`(HqTe$g772o#F`hQHs(z+z)g6X-w
zo2P2trB>$cbzF8myHf4_ae1w$&u%~U@!nihmK_`#ntF21moFu@9}X~!<a$h-D!63n
zQc!35&SkR~zh1AuzNhl@mi+ts)XuM3yLPKW;G2S-F|!O3o7V05<kfokq1yS?t5;`V
z`WhM<I&Et1or=f3x%>9GOj@;iweIZF>#^m5ai5sO?%m&*d^{-bQd8vDDm86w@9+1j
z^`ENh@~qbb4W}|NTv+t<>C=}>r^kW1OMOvsN}dN30;J7yE}Yiizou8(+$`A%7IYwb
zi_62qs-M=!)?Rts`8@W*l1ZG4*Mv;<_X&7;H96$_%b3@vz55QWSvj%(Xi=!`=WyA7
zPnTNN9Bo}y_fV46EN=qO;Y(ZZq|aH(_x?=SuOFO6Y1=lJYzsZa{_W)F<<Y4jVJ1JM
z!v8m(`ty2okjN=%pZvA2p4BA$ymRfuh8Mp-PV&|Z%*tA&x;e^v^(hX$9S@l7G}iPM
zS<T(`<&wAVOi>ONoteVkyUO0KdU&`!+GzFCJMqgeuZ;iqX?of548b*3ao)bZS6jv7
zGET0ENV@v>?1>W>Rs=5Anc4bc!=fjilid2{);@WX;+=NT3X!rvola1>^7HRMws>K#
zR?t|FZu~x*u9Kk9fZ+?5eooh2xBY_h%PtP{$Fr90k^kr1USGNL)w8;c%1n>sR&MT)
z-}g!?|NSo4+F7w=)x0{VgJ;F+7y@GEOgjF@OZMLU#Y?)~qs^~7EsV7e{dYV%wJKY>
z#`loFyT;pdyBAM7{<~jtlB=|FwDIawW^H`3StsX2BwV$XwW-*kT71Fk>-+onCs~H&
zI`o@{{r#DhHM2Q1Rp9Qf(%{`?x|@%z*%?{t|NHxU{q47NAwHM2C|L05@nc<(&tH9?
zb-hDZ7*-=>Ox%`tch%8uarc^9Kfk_x|9)k23qw*0#Ip-bKk8cls`h_W{bkDUC&5y-
zmo>hh_`Ezi^y`)XCaZK7@06HlRB2xkpSnF}`K9>SRkQxrIzN2mJnc-`w(R9S?(;*g
zy$%L7g;b5#ikvwe`qQ?4k|dAWk6BZ)^8+rqPLG<WTC>9AU#Pb3{M%tmmn^v<tN2Vs
zRrRJUqgm0;m@@Z{%#GikYhSCg)paZ?+H_YiN$URQT=w;X(Q2^f&xJ=<u3X7DH^<U<
z-sXgZOraqm5ff0xz1MaIhOIiVEWfYH=3|q$O8eqK<L2o7p*KszH8-S{20u3KzVNSh
zRpnn%*?o_kLht-fXT7$5bIQ8v8=0>@oYPqvQ#|)cPUP*&Os}u6dUf)+%H^C7rZ2zS
zFZ%JgI(pvHym#)?&gZP=IlRHz=?rK4;WGDz-ZO4CZi_x9y)^{8o3a1k#iM_7tt;%Z
zXFht%$8bby|NZr^US(aqa^=MH&nFFdSeY1G4=1XssA%Zv`Ehb`7VV5Vb>>V+R@N$+
z-ap*>3+&?7hfke4b=B(C!5Sh#8X}X<KcB3ks-`CQvpgth(xpq6rc9c2==*~}iMEBS
zR%wNXhp*nYEvzjOWVng1s*1{qmnB+uc5$7ZonF4ap;1v%yh}E?YKR1tmTq0OdiB%K
zKSj7&Mflo9Iar<)?G%xhuYY2xVQU*JDJj|2-M!g*+gs4k`2DP`ED^r;r{904O0?a{
z+y3a$qbDU+Q>RQ>GG&U$(&fufzb(5hE6vbgmi+Y8R4%helLPwHWcad=c8Tu#^Xas%
z2Wy134BzR;A5T30tSP~B>iK6)0ge*}J<9fnmoHhOVQL!s^5x4vXOIS&9F%|9#cN&N
z{Lt*<p3l;z=l`enX&t+-{CWQS^ZB8N5`Rw9otA$y>FD>DtHCL0MfcJlC$>+soHPm4
zL-G3Y({k0E4-JP@kBYJ7&D!PvOha$?<e>cj$<61=Ra7-U=bvBorY&3N@87Sr8=c%<
zCW2Oa<bcN+wxo#6U=TF&4Q}U?z0}Ce9ugC?#<`tu<(4fWjSdR}iyu9DG-cw%g=fzA
zq^727YHNGHy}doWolo}4y4c-ju{wf0Z2cy4|7Kt2`==|zw|c{d0Cs-4D~-(TPd-+J
z#Kqlv@!oOy<&|5un3TS|6FJwaGzc`Ku{qseRaMnhv+{IkP|%`3e`?;|-yg54s;Z@}
zon7Lbl9aT_s^rB2zqwYL*4ELWd_G+-_STpAsS&FeEpqz#^QZf~YRC+PwCUl81sbNN
zUr!YK|Ni#2--bOkJ^gsjPS489ouE08{QGvI;^M2fYzbKyup-bnMsGUE;5TpHDAym`
zUG`RL^LL($;(YC*JZw)3ET&ADkWenekYUJk_`)*Z**degr=Avzt@(I#iv5AGMu!I{
zUSB-i&JQw7R8+J#>z|*WUsze$Hjs(u=31|I@0WXZVIi}9F;a`?gYuvFbvCay{)juS
z{jbH2ciz+JO#!0)cl1p^?Om=Lm~q`N)b7`Uta}xqn%D2HSaSN<iHCiEY<u1XpAYyg
zDZk=Xe*fw1B@<gcXD>@TrE;|N?Xo4OkD0vq^F#QT#@~JIAwO?8Uu)%P58eJDc<G;S
z<=4)F*4Z_P^)O8iJ7Un|CN8|iO>g?@qj^kx?T0~=Q`>THFSD)wW>R(d$HlZN8@Wmw
zxwkhrKd(M6BqRhH$d)a?Q~2uQ;`ToKe-%6LzEfL&Q^x0Vh_7$2mX=mXXz0>Yr@TT#
zLsza__wIx}C_t8HvV-&T%w?MU@7G`1+1c4yv@^!b-#<JnYn73a(Ugf37lMMO`1v_6
zKfk<n@r!i##H}wXE}lAj_G)H!K9j1)fBOx2oI$yL&6+FU-riQN4bQu<Hro8_+uPyI
z?EGPAX=#(MXRhSp<_2k58@+wiqD6~Ney*{b&nIWIqM4mv?q^g`(4?xbua+`0vt>Lu
z(3msJW$}z<E1B8(KywPWwq{Sak?U7AUcGvCXl(3SW_G@s_cJcP3|a0s_sZ7n@Y1)p
zLibjG4~vS5ntXkWcVy&DQ1t+^XUUQ!CqFkGT+r3k6%rCs@+4bty0>lhH&7d|<dUcQ
z){{&ce`Y62XzA;RM@G)Hk?UWzdUa@Y^y*u;ZYlq_7U8O0zv8XE<y^m=ck_-OKdueQ
z@uyCl2&k&sWn^r8b!Tz<*8KbPd`~${k$wGq(&Enk{_q-MyNN1MP74Dj*Oe9QzFTB9
zS4_=nTQfVq+n4GBlZ62uzrVc=o^Qunf0;9(b<-xJ+TU-t-`bqs&&9<h6+7vtbKLsy
zpFe+|I)C2&)7B$Ljwr8p|NZUl?N#yn57*W0|371?)s**$sxE`~OhP~-?`u#sAueuG
zF|Gcp_^LSuc50`*{{`<@5fFO*PpE0In)cUex2M+Jl+Zl%*XG<8p45MDEw7&a8xZ>c
zz2{7^eczXBu9{cr^l@+B^z0KC*yheJIr)?;=SNiOXS;1W&G{#tAhp&ON!|Q#-o94{
z8kuKVm9DyLxF`?QpD@drao2F)@-=IGvahYVI88S?Bs~0j&g)-)|0&N73R@ecy8QCW
zcXxNMj^AG=Wm8emePhC-@4rDs#-m3`qT=GOKRi6VYQ>6x($dn&=1>1f%s;O_|NQb-
zuU^U9&YL%HUEbYYEB)u&y}G@9eNb?)?)eLM4n5pZR9w6@^Rn98ySvS`zJG217doTh
z!2w3l+#6_i%g^>}2(N^Jf|{An^=sF%?(QnRwWo6Psne$y?~99#oeRo8xwp5yoa}FR
zae-sANzIRf)bw=s+T1O1cJuvTUt4?mSg*9Mrf#OjVS_%AlA6C?uTNU?=1tDmmzUk0
z+js((`^}xD>%D}jvB50o#sc5jW-l)+bPkNym*B~|zAhG&R>kyUR_v?&{pyVI`H=N-
zdl&69djm>TO-)RqVq&XStngU6bm^)UD>5z>Z%vf=^s{Etl3BB6$^Vrr+kN-dm6el0
z{keIz)vL<i-^)>8)d`D@T?^_sUc5fH_S;RX=W~kJ@Lyp$m=G{o%{M4BGt=dIdRp46
zZMXBXza5`>=#bOtbTLuUz=WnWK^`_xe&dxk%lQBAZ(#iS=btlwe|zih<+;1;?W)QC
zc9EdWnUs`t<+}Tu8=F$Q?f!f?oGdn@<jsx1@;im@#!C@}V8aO(^LpjY^Z3{L{<wLQ
zcb4$2-O-|t|Lc67FMm&}yXUa#s$aL0Kkc&)UAg_gXQ%S{=}LFZCzRZr+9hw`A^QF9
z+Jb`zlj8+a(-anbsy@Ez@0OWeudnQMyuRfA_X$q7Ka1R%nC{t@@J_6?n@jZiQw#5B
zpcL-l?bgT{(7$Pu(bFeSUfj;#Z~IL8`|RdKiCf$A=YM;9d%3Fjv=#pI?WD|dX8ij8
z{{EV!LUHTEi=UqhEiBxqrKL41_io#YRjY#X^41j<7pr>4?kc%BLDAVH<%EE$y87)o
z>k4h;`ax~S+&eoqMs^q1oiOozdv9;_?(+9x&(F;@Eqdbd_3iEJ+iZLTqoP(_T^*kN
z`Po_DUo5|taj-Dm+EKXJEbq>WMrQU`cZ$!49`BRQJ=rwv<nzy&Ute8~+ML$=M|Vl(
zo+V3MR8>_$?Q^U0cWZ+EEM1-3`KI1}yUqI6_mJ@L?6b2>qxRSRoygSjOpLF6>h$T$
z_w2Fx`sQY^vU^`hznpE($)*=Se?0D=I)DE9Q>VP5uko`mxpy7Awl21M$&+>Y_xHWJ
zzkk0~$%_PUJqF#&>ho)a3M)GgKfE9s9+T+pIcfVm^M03A+qPZ%G;^b#1kb8v%iP}H
z+Pc}=YxRTgzqeL>&8q!+HGJE?Y5E!(0gjH1V!BaFg#B#-54ZE@i@LUKxPES~_1BB;
z@>@IhGb1et(EhPMs`N_oxie)&yb>j6B-3K&YQ5X<zO48C^L)RBe}9J<{*&9uHh0OF
zLjDt_j~;Y9+wqGx;CH5R=+6&-Kdt|F=+Ttk^omm<hVT4O&HA!UhWCeoM7y=4WdDEP
z)a(DF(iARyVOXYlf74N~pKssKvf~Cd>7y*Td>Z5h`P#P@J@u;ncvPIL{czdwpMlFV
zv!0)u3mQuX_3a-XZht)`*l*(Hmp#93)$RX(V)?IaC9bZnT3T9{CaHQ~Ss!oDD{mKb
zcX#=A>#)6CTwGtCPLJ2p*I$1$SIV;F#e}poGZxnU{gwIU#YHb)->ud`%@sCsx{;ff
z9KCxv_x3hW?vXM~YH{n4SO^{#IhYo`E$3nrD|ghFXSbZ&`Ce{5Z+H3A)6=EDUM|o6
z@!_GDm)9oK;N0A`prO&)&u7hbUsYD$-&YHoYj5L~UKY66?dGPR(ib--ALolceYEaH
zyJ|UTEy;$&!zGV8)lWSwx+%-w&})`^Yl-h{GuN8GA08gQx;fpSTi7(l<kX3%OUdQl
z!hG$eKRzVN+SNp;s;avGi;at0cW-a?>s#6Dw^}E4i}A2+O*<>KHfrlC*V_55P79U$
zng9O!dbvYT`O4a8^WDh{S#RyH-=B7Nmg-@HH+_g4&oGU1O?>&4<afqx-n=)e1AjhQ
z%=PweZt9vaMbOludHm`phX0pdx&2=wy~=HIy2WMVEALvvL;v3L2CZ)r2{Q9D$e#`B
zLrMzI%ee6KqxzS?SMT2kd|j;{wP~Myx+SD9cZ&rSuNr!K*WTRRto*Mf%X-SxshR)&
z`~>A7y?sBDzP`G8`kjZapM}h|ZMnC%<lZ*>`tEM@^Et(S-M6;{hlDIy>ODQ{`@3oX
z#phU;y}59tQ@He~X!wfw{dHx>Em!T@Wwkb9qtokaYqK}bF5o$Qp-WVI%Jk{WK|@0`
zXU;5hZ{mIR>eZKz$K|t+_sN#IXBx~uzkI58_^a3J_g_0PQMvTh%H^jX7MNtW1!yc;
zzweiqcKEuG16^gGHEwQ5Y%Y6yYw7BByS!p|mu<D?yVbzV&iCR#BXiV-gvK^L*;Rtd
zZW^kpN8d#-%!<s+Txs|7$>fgp=g*x38LaDb#UgL}?N2kObk=_V+<yFVpr_}_?_FLt
za{k?aXRcg&du#UeXXoawe)TGA_u?xc$KBeP+|I@$u^@1<+sfG8Wo7P8+<_q>OC*ic
zG$eR#$s%P>on*E@TyIZUzxvqn(BASH&;3iTpLG9RITf+CJMqNtgTFuNMz7hj`(5Cr
zqti|6+Ago$V&4;5(;v6$&+X(Ojg;DRZYzGL^xZk^7kuf3wp2;osZ#S(|5N*zq|Hq#
z-yV3@Ym}Y!BtunR37jt{E;_*SgFkwE-qksl#Zhmizwyi4t=Y53hRdff@%y{GxAs<V
zXXBS!)2+A5!_(7q+q0Ex*Iqr;%Ki22_WQSHE#CO*)hm<YXFjnd7hNH1PCnN^dG;*p
z-=CkluP(2D9UK$0#{7Ow@b#EtURL&8A5YKDv~zP-e)?3jd$G%sb?f{<wRPt5x!2ab
zes_O=ynOAKiJ)@7^sYx}XlUlGEtyirX+5BU)pD6Ff_3}jK@Al1`!$O<pR@9||NGK^
zaS#W?f~TCVPP0t2!;aYBK6dnI=9w9WpdO?}<Y85H^=P}vM(Ut(r=Zl-rFRXJn(n{9
z4s!lk^ZPesmj-_N^a-?#>+chF`;A+daOfWX_xHDH@-d#Df9oJ?U_nI}14F~orrSlS
z*FHb2c$fHf|Npx@KSKY0`W$vVYidtXzm|M$z&_RPDRuu3cb$HB<%Oi@;`ISB&-JwS
z=dU?4YnH~6oE@u{&kv~i&sg+Ty5P;^xqeISf6O?w?(fty%l>WuS`hK?YxdL%v-j6Q
zb_v{`Q^w8^)uq4hhtuZt^LbmJs{S`Bc@eN%d5hHjy5DQ#YQKi&-rjb08_&_BN2|VG
z4UdkkJh^|yvX%b!e?u%SEz8_3l>|6I;}W0{S*@x6bNa1YQNFXye1Cs`zulT^*2#N&
ztG`~0&fj|L)1>;$bI;`t8*HihS>!v{YU|Z0)BkuINL*PHxf!xJV?i$`3)88SCokUr
z|L=R)_LEW$DR#f#7*Cxt#ii!2<?}g<&&{=tp0VQNrp=q9kDj@9%z$UN@{tzM5`#xa
zI@f-yGzE7>FT9i3aP!^W-CxgHzYmB*lurt3to!elTuDCHceCqtQOw@!*Y_ERK0L&<
zI(ci>KmD*3Z_M{k$^SX2V_o_Dx@EWg=dIh(_ibPMah@NcKOb1kjLUC6*Z=;e_sZ?}
zGEd%Wyc!>61X@hV5M{*W!{BLYX&JSvWaVAMS!;@)pWBvil%1QEo&B}H{*SZwbiJvW
zv(E0T3k#dJc79gg)TgJXXTQC*wd{C6WaLaW-&sp~rOj{2swN#w2ry1NlVBVvy&?U)
z+}Rn1&W%;K?nW~&zr0e>xy|HsRNVUT%gcO&{rviL`)`IB_y!k0JF{`C4R`MJ>#wig
z*;#B_{LH6P`iJ~IhAnoWYNm}>T4~?D^z-w6z4WioN?dfJ_{j0&(Prl#7QFcJxPN<&
z+^uzMqqk?>+L8&L@$#C?BWH8t9mj@?+j4J%)<13irIZdzBM@vc>%q0f^#@k`Uh?by
z_pFfcmEYd}-)a@)W3WmqwDA62P;<_xcAs0k{Qceio9@k7x8t4dq6zCBI{p3>`t{Fc
zUOW4z=GRZ#mPAax&YRQqr#2R3>V>F)geJ51tJm+l^y%s8w|$A73!U3<$u7M5>ruD9
zN%plhY4>+LEZX^H^ZdVSBCq#MW91ghcz$l~wzd27@7wMDdM#Q@TYIx^bLgMC{r9Th
z+g`nP?UpQSU{FB7g75dL{TBwDc&FieZF_$F(j`k=YUf_M6twr}v)Q-y*VkXU-eq>!
z;LF2y`Bgi1+<2#vv3Ohl{dJ(F47<zUZ?ooN=&rPpJ3HH4|IzEolO~lsof>}XVL`+U
zEhD|@-pp(~8*<|A@2j0UV@AeJn=Q7>GPTsz-9fqM>-xu!A3ruNc;K)*`N99q<@X;3
zPJQ|N!28UZDVM7KH8@pSCOKp<3hi2`t>iUPH2mPdziZd+dTmy^dfl$q>vr$b(Bsn5
zxWwWpkh!ou&RKzlLq$bp^1PWRr`(s1*&#OR%pA+~b3V`h#Z3Qi@VxTeTa{p=;(O1h
zf^yi$o9XipCT%<++uDH)JdB=k=f+=O_wxF`UER~Ru1<KYmiRU+Zm-bQ&uNEhE`EG1
z5W2CDBmN8HmAk<z9%=ihm99>>vFql(=BZvRe_yF;m`E)@m$@&3DciX@*cM{&9a;7n
z6T){_d{o+&b5p6DCvZiG*1LJHRd$xmmo-RWU}9#Dt@6{nkz=+da<kjC*cIpJ*>*4W
zp1x@5(xXqGPxDGnRt{Sm#X9?}TDgc&B#5^r;^D_`x%|STAJ$}FUzhmt(a{U9zfPKe
zI`mAMF(~)X@KM{jc*69ooSY->^0h60e}6wM+uGrxbS(Sym6gGQA|fhDTF;+6ecEZ}
zlX_)E;G!>z?^8D4{P1*oeAz6<9k$iqTKfC@?--sqdM3^I+M3Abv$M@VZ)Q_M2CuH<
zs41VBuD`W%_p<W&+q&0=nXHe|b6j=qcubYx)z9gNH>6HJy!F%vj+VdGhF4bFs(PgD
z{}uk9WA(mc>yodYj9oC>_WVxasI?ikm1lO!xqv~QpKdvW(oPdo)5NEzrf!H@yXZR~
z506VtjSUks^TXG#x$W)kfBg7yAjj-*j@ja^TSd>FJ-cG{YUkKk*)LUlFLTeR{_=ux
zuAlm)|Bc^wReV&k`}sup%q&xGDfQ)#Z+Wi`OFq&e_~X-Qeb?77-@oU#x3|wQk^1rD
zhr`N{LkR{8mM&#Id-m)k-5L3LdB=8@zBVX-7vuTszF%OVASg^d<xX#3arITc{OP*7
zx&RH4jLgiR-|Sbi1x}eVWx<9G0?h1uQ<m88oOd?u@bmfgeQca+>DgPOjvPIzsH5}d
z_Wkhq`1pvmVKaQxB6P&IY}vA4-8w#AUfv6@zh-1*6}_5cHJ8t}>Wje3{|~;MI(>R$
z$;%)K9=4O`7KW`B6cJ%r8wT=w#M*1`ZI3OL$_b5)?OhwaJ?T&j=cF&{uR6}A9bV=;
z`@)qgErE;OI?YrXI-YE-{G1jN62h_W{JC>(>*Myi_&nLu(ZSIpV|nT2Lczmryv{y8
zJsvAhNZ0=TdR;?DXUZ2Ducbnbjg1$wwto2dv9Z6OKPoyp(QNj`3l|!W9do;QZtA>w
zdQtkHczAhvBQ_?nu8Z5NRW5>@B$Sj+&eWgA@HQrT-Me|0p5-39Yn{0B*!!@zso8mM
zZ`aRn{{M0^N6n{9hs^(Ww@+O#XxaN!FH3GF|L3FJLd$YyhsHPWvj4-kaQ*+w>mD;d
z({D(8Tos|Up4%?{^-19ie6o5w=7F=*iMxdjoRw?W@B77d_Uze3UxKuzdieUf-rrX{
zamI`nANsDE&E_>VHPz79caMw&4O9mPC*K#j9&Kc7ENc~)x4kWkp<(^{_uIMC_WypL
zwe?rEvx|?Ka8z{k#Vc1@mMv2|S=PO`;-ga7`ncZecRP=#a##NT{=UDdiRsGq>((L5
zL$n0N#oLb@aZyoIQ&Li5TDWjw!0OxeRqNNTb&ZUaJay_+!Lu`x?dNaL;}+L@aA#-n
zB!1H!u8S{r{Mx-BKtn)YzJJOT5s+RrwPkl7I+)GoojP^uj+&oFAf4~-SO&7|=G@-K
z`|{<>51&5^uT?+!{Kdt^8oIioYvXHbY>bSIE-dvHcX4sC_%r9~g$oUzJ{866F5?x~
zi#c$0b+~Mm&DYo0-`{?ovl5h1k~VhSGPbgk($v)S@bYr<@$qS2fBWjyt2>IGa;=Nm
z+4Sg9QXu;U5iv0(YisF=6DKbEs`7nV(8>iDGakHt&Al{;b8Xn~x7Bj1uW~KE*m3O|
zDD|3{n0S1vd%nBu?XA{h$J~5o8nrt6bl6;Zd3kx^hX;-azXk>d?s(j1?c$>{Pf*#-
zVg2>TFD@=_dUg5IC4;mx5)*?bn%~@6tp4rIP35Zi`uh4WZ*B^oJbALCtIH`RMI}Tl
zboTLR9kCZ*t3pCT7VOz0vvlcF4SoIcAA6hDuh$O>4xZcVFZbln&(9IN%hs-NE&!(p
zIB{p@&qF`W@`K&n93^EgJ$u{sHhO8tm7O<pGJd^ao}oX-{lxtE=0o-e-UX#*XdJp1
z*E6e?|3J;kkX=1*4c^`Ao8~M1V7mRv!^xsnvP|=9q_*y_jQjBOjCdF8bs<3zsAS?Z
z_{g+!<;sq(u1VHycVjkce>&PNUijz;=knh_e*R3nu_5uqnKLc>_wRpT$JNU8@Zm!a
zet!3=DyvVQKL-W}H*Zcq|LDcV#Vb~=%G!SK{(X5(&0K%RGVz-?Z%WwJSTHd$-HM%(
z%)k07*WS4P*VorSesy)VhNfm=*7lF`R>jYFzP-EKJ!g*0#j0)YOM?{6&Bb3|U%&nJ
zkCqmeFR!oj*Z%sFS-!(9+R4dDKuD<R%a@Wng~w%g6g*_&leKEuoPOTw&g(L>{ChoD
zu7ph2X?k~Ut#liYWYga2?^ajURa97J&YXGT%o&%0f(>^|xmuYnUcA`R*LUndBXgqJ
z?80APGT+?V%59!^r$9@XVat{+3D?)fO4!%!xxCjSPFGhKG_-ZOc8ZrO8;?Z8n>RVj
z<L@&wGYd*cbjaCOB|JGXF(WU}t+3FrPu9Ba(xpp$;?BF0D#9u%EZ*&S%(r{K{Ov`T
zUtU-rZ=aHyYFV@YZdLEOGiO@PrXBwI`T54;=YCVBPPLrMx#MTmw$#&NXXe@7R@}9J
z0c<V6%eW`^CQY7fSo^D_o$YSq+OR8EuP)rSO>FAasrUIV2^N32q3hl!)9AJI&=ODC
zdPaAbcTbP?N`q3+gQ~4jy^_XhB^E4!dR(nc!OQ(zD=I8NOS{|KOrJb?lJMrnMwxRi
zO|n)c9JjaS3a_2-wbaSYjm^l|c;bW!4=%i4=C#zx#f3#lNom5od3+C^-IoAm#g)O!
z17c!wu0PnnWsAvj`^k#u6U=6Visa>NF`$Hmz?Dj;pL*xsTjrUWKG|<J@3GoP`9+U(
zdw!QK{`IhuqxNxpz|kYOVwdx9yT6EjzbNgXe}d+IwZuc)O!xc~&tQM<ASre0;l_RC
zJ}u{GolmqXak#M4;y?>HLs(gVkD2SV$jjTi_#{)Z|EAjCWy@cQa<OjOyxB18ipGzh
zKRbnAu^&2gXu{;l&2#3+Oqn|M;faaL7NxI5dfXoO_r1NoUVe(#QWeW1A`%iWE+lk(
z)0lcHUwq2)rArwZUcGu%@aIRNj8zFoX=$n7{N&fy)`E%{C#R;%d*4i)IkOW~U|zd+
z?_1f@piaBmUkNWREbQpr`k#4kpN0t6k|j$NR8?71Q&U0pabR5ByO8s*US)}hi!XNX
zFSC0fdU1wfazIc})9dT&tz)Exg`2?@TY>A^u*LEF>pcAZkKfx{y|MOp*^IMk%d6z<
zY9uNvD=%bi^?R=T^UeMJ^18aZeqUc)TPywP^JhUxNzI^D?=QbBIdS5IgPR*$R(5vb
zmluIDwpCxYonL8aXxP!$H%;X@Kd*!V!_lKhHMF#fc9^NCuvAu7zPP=8y#}|bC>Lu`
zaPY)gv$`H1?@zwG%-8RKOm}y8;p1bxprUwg|DEaU*ROXz?A<VX{ojQP7jp3Ox?W!w
zYgq9ifuSL8{qd8N)eAp8@eBzI>zcN4!v=wa2M<cv)$GWy?evIpTP%2bx_<k~6rnrG
zpbCBOc7blEg$F)7JUnsIq^A6RKiQ5ReOuo-f5was!{lQMmX<eNIaeC*DtjwsmUl<P
zOMh!ruVXV?;)w~096UTCOVtaCH{?}SSzWq(InhK4R5Xc*iEaD6z3~3NT32iPo$Eh+
zDq0h@)oaSZRp3S!oS1hk=;F7nA67ll%e{9kszmIX*2i@xKf68qd~`+Si@KJ7pX~$6
z-{zIi)v{t+n7^-iR{Oj5t@nOzRp{Gv?dqb3XZI`pIBI{hwC2L*{YQFterI61#yMks
zOxxLvmZofGaDrSh`4NNgC#&iD@yDK?p3Zu`y|p#*SdZi)z6mcpoSc}1goGx{pWi=O
z-G9-71q`O9ruXliV>C5qWoHMq+fJN3dGO+5_l>!?%}h*9Ip3vkjoO%am`x{Q!vR(6
zvehA4Po6zXy1T3N{_pbm_;?-(1BPZc-lB?!n->cS34Qo*nE&yCMrKeU6}#Jfd+Psx
zfAypj76q*|sQp#4=l8qaW&GTn+}wv}7$#rXU7qh*x6f;-5U7zfT`zV+&CeneGc&Gt
zsU}jOwO#q*>n1-poatjx;BaF~F2je99}hk`IXQOM4FeSw7G?K7m$*1NFE6ivfPjWe
zmoDY!mw(MZe`RIx$8WduZ~u+>^!>YgT%6pm@9*_*@_qjM>#K8861brn5*liGHT(a+
zzcWlSCwZJ)v6-8f_h^TpvO&@j4p3dVU;)E&|M_ia(~5U}zqU47P)6p=(X%dc2huht
zUR@QsV%<8iJIcz+%zuA>7dM=`B`GP%p!!?RmFw3R@7N(Rb?VfNoSc@kY0eG~42KRM
z1|{ST8w_?Xp46V5nR#&e{JK|H?jPB{WZ5!Mlaga=a=To5#@48m^mJuwYiUq~y}P@+
z@ZFuA?`4HWM2;M^n>*)V!hvnMw*w*~I96ZPDwjcR2S!GmTEDGwwwBqtv$uWP`Mm^>
zzmCvazc}q-P0PNYW+r=o--uoQ?vkkD`oGM-)aBaFcJj_`$@=+;`-k5Qp0^L?@b!n5
zdpEv&SAB8MBjw}%DO(Q}Jr%m5xh^u>5u93|WXU8r#ijrM_qQo~@}x;1k7lIKDp_?g
zW5U#_tvx+FGWK;c)@5%R{FXb1giO(?yff8n>7fQj<_XiLwed=uJ-D(mxT!icBm~-S
z7coq{ZDeG$A^W=Ci?3B0Q@wa(ECebmD?fbxTzv9p<LuqD`Q>aRI5{~Zw&h6jur)8R
z6W5P(advKAvD<sQx|SAK^6|c-%Y0|wvh`aSkZ@vxqJ(Xg$(5{^@obMDKmK@m{y!1#
z>3V<fJy3KnZ0Jn4uKQyV6&1yDm5qfZ;ohFgj-DP7%c->@T&%mw-}k+{yL<7LEh4wK
z=etKn&OF^N{i4LmXSNxyeC?Hw?0;Xrd^y7)k*UOL?vtHP&dwhnH1j{2>~B|?<#4N0
zSbf6$`T93Eh`!nbiv8qcJR#xX$+x%V`t5zcGxhDQt)QkzOw8^0D?$_hl)bs}aq&Zz
zzK*W0Pd6S$IyyQ^7$h{@F<dcu)6JZSy;Y{KUd_3E)_w8CgjZKqdieW`YtH;TY0{(#
zQ>L`MzP>*Bc%Q6A@iU%=+3zRE8ZMX`b3SeJ!xtA9-`G{UI{0u+Cpf#q2rFi9*UH)3
zx0)X~QnS&e%OdV%)N1#$$^436zSbXFUcc>bsol)Kf`4Y;U;J(Reg>BtSI!20UH?x|
zaQ>RML&ujNPG**?V$pql{m`{1Kirm2%MQ0Z&~k^#{Dh*?q<)FnZvt;u{1-auty#{X
z6mB%rr%Alx=#e7{@9yl}#H;^PZ)s5HnKM2%Kc7tA@%!EGr+tsN{rU69Ao&<ikDTqT
zm3Ftc=eOU?5z`F)J;h7))2B}t7Q6G?e7li+;{5sYmmem*@9OVAKF6|{MSt1$n>iNM
z-`1R1dCNTGf<nprdwb8`Zf<HasQ*{fBX56C^{{syCnx8@J(ZsY1OyazxVyTxUgmz`
zVW;jtPb6gd)vQ$6xKGZpyGjl+^V>AEa*OXuu{goMbjgy03kw``@2$I<Re0X^`-6A8
z-<M_D#mC2=nQ6>^@#4j%YKdOAm|Z2FM?#+D9y)y3F!>nInOUZ%Up`C}>t<aYzP{|{
zZ+WGnn7}~6vUhhhcicOEoZUG6T#MUcK||5N=LIh=D2j-STVGW+F%jXn{W3x4u=hS~
zD=R7E^m9l2>wg8SsH&cv*S;h$Dyr-Iy=wl~*VaD%AcUHgSBp+N^*Z<7oqr6Ixr0=8
z>H6;XVfnW|UGUTM>w;fC#~-Ty_V<IVCEKfanho6Ri>FUoyHfDi|L+<;?R-`t&#RBS
zu-JWC;<EBq`pzQBv-5SfzK%#O;P{h%R<vy1r|hOz9Y@L@ALHGrEFf69_SLJboysLy
zd+Ix%9A#8{657?(#iD!UN`^_^&K=$>LzHxMeBMdq<saz~lrYbm^WfLBXK8aR3Z0I)
zyghy5#DO)Dn+4?L-fb%0rmCoTa3!OGtE;QhvX?WQ79N;eey{TOLDsvw%a0#w<py;U
zFZpa|VQ06tEjV%YyL#v1g$o&{>&J_QSXX{Z*)AFPDYht0$~^B*?s<7x*<My|F$G;+
z-?k8Q@uvIL@Avxc4KMh5LH*U7sxL1ZkIUD~*j8DX&-{O^R~nT1Jyv#j_*}hu6_kZ?
z{N5NCmA(qu{-e72#9b3pQ_H`<#D#^M+vV#d0s{k;mKMc1IWavuKfnLRjfkC#Cv<3O
zX??ipF8{EZ-|oQH>^&P$^AQKbnqFQ9>)mTtFG{|(=WNkNmoAU{%R`i2wBA?zvv=u-
z`L_J~l8-r?7n?EtzhBHz`SpFrj}+5I<uVRGF8PD<*WvtEB`bE9u!?ZK-0XQE&A{RR
z8DRri+cyDo|Nm)!X#I_^GidAjkNdk5R<7FeI^zFL`$i*+BM*xsPOZ0!aaL({Zs$8G
z+t_g;d+L-a4(qR<mR)>VOHa?Ows!9w!;U>-pdqfE1&%jd?j#;=Q#3INd1CU!%hJ;F
z#JO`~F`%)><zgIFn-rbfIR5?B*VZon`BzLppg}WuS<U<VMMXsh>F4I$<})i?su#OU
zL0j9qVDAM*36=GeCJ8zAH|xdjDro<5J7D!yP&Qr|v~u6y?OV2({Q0uneroNC@Qe%%
zw>}xo9rOANg}TF5AFcg<w|${=yVX@t6|tk_<s?w7@Ic#H7c)feBwtwI_~P>N{*IL$
zR{fxX1h!_!g4&P}k$3z5*MS<wGrC^<UbSk~ho8^qCtqCTYEl1h&z(Y8fd--PbZy<X
z?XC1wFOBA={QB8PnX;R|aLX`@+cDmqYkbSrZQ(_S%bU&rEW6YBAbx*KhyQiOtjlFA
z`+una=$n7z+yCa-n@r7}|8G8ivFg(f=hB1w>m*;j(-c~oHGAz&$=>|GXV)c*GBSSH
zU%&70^9>=l%oSQavRGMJHFR~STC)jG4Br&BHezE^>m5TY-R`4JpqYht5-xGw%swYp
z$LuUR`cSIZt@&UxyZ3~)n74h_?;KK6mMpk+>Xg@%>C?OCoG{jy>UEHNL9d(gs#U98
z{H|<_+gr7;{{O##l_4|Ca;1*-O0&1l_L+O`^y%gx%{NcKzY6t>`sU&kSKToC@a7la
z7A;<En07{j!CXGrIPFY>+v16qSACn=c%2*^8W!AIwMuKtwryQ=I`&L;T6o~c$H#_w
zcPtLt=9o$E`|*f7Vr`h<WWk96X0v&-udO-QD{ap5-NVP{$d8YYU42}yRL1P75LEY@
zBM>7mCDm2=`PoT3i^*2&SBI}pI@%>#@%!y|P(ymX>=tiuQvgO>k&CX4oxNR?xw*k?
z-Q#VNt@#y6`mPQPC7a)ghpgt|ZN7g*ljG-M?T%kr>`wnb^8HzMr}Fdvlgu|}NiD4Z
z#W_QN>aEzt7hVc{I(2`cKt=32<0!M-4b>02-rchdaCNi1azE<&xdpOH;+vw@R{VTA
zJ<(|9lRhVxCsXbId~lv)RqFLlBG2`V=>qR*ItOPOr@Op%clq|1LHLuDudnZll`9K(
ztP5Ws_u=c;sS1KSXGN`btE=1hpen!4c*eYWdKE9)WSD&z6zuKg`E5Qh7#SO<TGmH5
zH8)S3Hcf5Cwr$(Q&YnH1q^`7*Q!+tFLZai{-QC_3mVK5mO5u2Rc6R$jW%pfY8<ZYA
z%Rbw{$jovzYHe6ZNJz(=jy<t{etd2G@_IY=?b;>f-Y+L=C@9FeHT$~W9NX%!g4%=x
zg|u^XIH!84CTT4?cQ9>p;^${)n_gedG6f0O*VhXM3*P;6*QWfP49J&zzTc|`Re>v-
zy^V~F1cZf^qwG<uik(}{C7dK>?mWviYyQIQV`6)Gfk1L@mlx~X35gv4&b}Ai`B9o>
z{~z%mU(U1Lc~N!i_Qq?k7S?Aet}%ZTAHTrQ%k9Jae=mOhH=oVR`~TPO*mkWgQ9u4a
zS>CsGeRlN)zKOP5qSj{Y?UT3fTRyMK>%uH+C8d0oXT=*%rW~5=Z`WyC{jKBL<;$Iw
z|D|}?Y(5?lzOg-jeui!53A?PF%mO>RF2t_d*|4Yh<+ZiayGmX*UAh$1p6x%^s&!-X
z@m*J)D#Jg1{_LESqq8n<@2i5`+_g5B8%?Eng@lAsEX&<DZQ4}u>4~S~)~dbptgEU8
zW}j_)^(w3V^{&#_&!(O??F-Nld2ws&>N|#c+S=OO)@5%5LZX9%n~xlEnJ7GQyR>bU
ziIlW7E5Fjsjmhl4zP@JPI;-AJ=;YEJJ0xyz&litbAGFe-_?ZvOi4D@66V*Z8&#Vb|
zj&urJvNX9|y>zKb*}V_cQmxt>_vIf~D^v3EK36|KKG5vV#oxk+p#(ue!IMX?olBe8
zwV;e`#+Gefg3o_nd6aLn<io{7`t?G8KB*t9`N%ZO?w3HD@9RY4nJ)IzC3K!%5BOZ)
zuk`0G|AGrQw+Hs*-^+Nh?7Yk8=h`ZM-)omSvnSq(W_Wv{&wS$N-NkIP>}uqvoqApN
zH81}H-`2Iec12y7CARa&j~@y~MnRMAC9T)g)X_OIxBOnG_4_@-pbk_{&YIKa-rPJq
zEn%xgOCMTIoMUx+)`Dx-!uqTD*z)rH#ARi5tK#kL?E`;by?*`i%H{K%{QUSnef~Ug
z(xgY1c)#YDNw16D%~oGu-_q8mq^8E^we(Wz^Z$w);~&3z_3FbBVgH05A0C1RqE5e$
zfAFlDX>C~dfddEpzTbJkmv?8!!@~3a8#iv;WOpv6QTxJ)Y!2B)0@BjjMM9HqFK}#T
z;Wb#fdbP8!FYlqlhmZ0<WfT$?X5BmCdZE>aeie0f=fxKngdSkOTUuJ$(ceE^LDX~M
zzI}3H-A5l<?fX`-?ZJZt7gyJXn>Jl~c<a}%Do&w^+k-VkW>^#|t&7{+wMy%Ex!#VY
z`}WDP^UEE%u+Ul6!`(%8<;s-@SB0)l*nE@a`wWZ1MYs9BD^HqzHci;3hL54@`@7yX
zYjgyK1sS`=^~FqhF3UMOI)bXaiBqPic-Et4H_Mx6o|)wbZ`rI7Cn=%fI_JINd~5Cq
zody?Y#w)SAm495<SNw2M{o<F8?HT{x2;bmg^E~&Ir?^lstNyol%f4Ub2hO=xH`-T=
zElX}sw2Rj%-1R>D$MgFOWanH?^lR<sFZq7X@v!~<4Xf9$UFzCX5%+xQ^tegZP0qi*
zzwdYL7W2Fm-NpLz?AfzFemw5~`0==W_r2SKfq{W9E-mE-4UWy7+k58B8NdAprdusP
zXSQU)mMtQem-$Y%ZgUnA655b<R_fw!H&<83g#i|&x!>Quxw)CW`r8}9t;+@M?Cd-|
zJsto5`)inVgd-(2b?2ALh*iJ0FId39%F4RvTgjBL)viH7LZIdsBQu+Vx;nd{px~yo
zS3GrJSI3`}J(y@+{!XMeqJQ_p-R7U9oXWL%xw(ZcIZv)lKR>T&{vG}JeL6)_=M}$f
zOei?aZ~Jsv&`K74g{K9~=aot-#Nw-M;){wlEwJLNRa%*0B6VhlA#>K&4U*GXSy>IX
ze?F=w=y^EBDDmf~r+#~v%NZmvfI9M^^7HAPoy99wtPluUeKpH4@es>IVL?VoNy$lH
zeEt28EBD(RdZ-GktHAV?%B`CZE^%6$`P*!6{cdKzBMDbuU))r<cgb@GhSUlc(D3ub
z)%#lB&5LX}@S1ID%AK9Oy#Fgtzk4id7X@lXXw=lG_<T)%_W60jk6+rm`>y)#XYXoY
z*xk2v>#RAQu2)vB|GQ$%nj?+O>>DyJD(OUQV3@4#e=ItGZ>zL<-U->YmtW>Eo839P
z)O)(i%fpOz?~Y%;E<SPM#G>O9dQPSsdU<*I#+;i*Ix#y0K-zx4-~WD-X|L7Xb(in$
zcUvrY^ytwW8xoo0>VBsB%&`#kxB1AjE&o0rXe7W!De&Xf?mceZ4V+80rh0u)@-K?_
zS}LTeso9jZK4zy<k<@w6{NsvsTj%mO?wxtzWrfqc(;jwb&z^01wMD3&(dm-#FNx<D
z)F%angoqRs7qeb9GdF*HWo59E`lRVMbJ`9jG{miMk6Z7aoUF{l*8E~}RcFhln>j!J
zd_Er-8mhX(Jt;}4U0a|u;rhDRrtITAlFbg{Zw|QJTMla7bnbW@=HbEd?99yO-S78F
z*VWZ6`l^bOtBTCGeKULYD&a?~kxtAL6Z^3L$Ko$ky=r;#oRJ~bMWtz8Eu*0P+7|!+
zIn(D{7WDPL*PM7-ZFm3mFE3gfTKm0cy!a+{Kc3~r#swh{<r(f?+5P5K=3^=DqM-S9
zwNLsU7)_lzHDXf==Q6*!UDxBPduKCsd%UO;e>LM~&arcItzBO(y|~4;q4&w--1CS3
z|NFk*u<}z%&5wuedXd_<c9-X$JpYhyO_=t#x3}Bp|NrxR$NPQ1H&lPm+o>$r**017
zMD`4yK7S3-;)M)5r{~?>_3+2X$9&g0?@rxm{6WxS?TtJ4+7HC(n3#kF$iDYKuk@wg
zi0}NT8bw9LrdJkUI+vK0ya*5x6XW{zVc&)g0+N!FLQ5uv6&D+W=7~0KG71R~U%YG?
zo2jYkTf2KTwY7p$Qe6`!2(+}eD%#n}b#``gY$z^gQ8LWAyG!)>xw*nI@**NFGmX<f
zy^mT{7PG%jHhg`YXo$3&T;H3V@4I)jTd{*Ce_md8zmOh&|LNn$pb_XNPo8|}&OwQf
zPkht1t=}3}Qc$~2%ZhE<r|cy4UvkmO%2{G|40rbyKQvDix)QsaSt$Pg;&-=X6Z7}?
zPt(7?@S*(r!>g`)SJ~~pnX}^e<L-d(FIY>9#CLoBN&nB%rW?QT>zmBX&9&`2pV;tN
zZ$DW6WCmaV)w|Z>zS?$dI@8MfgO49&Hj`cu&>=c`kI(wJy#fLPpgGW;i+6xB$ET;K
zK|}dA|NnfJFkbffxXRY^H?t?_1!_%Q^yQ_`G~MWDSJ>L_tCrZxd#<kk|L?}O+}U>w
zV^;0lDf$1$ar+H*f2;m{?5}sp%3783{M5N~$NFTgRbIdE^YZfgQ2+mXy@Y9&2&gFI
zjGONEL~n=Hv^{MTSP#ay+^IZz^eE@5)oa&^T6R7c*!AJ!_3PnJROU8^triVA{#^CE
z(wFB)=Wl-gIC;*UsZnc>y|}n|W7=7%_UzNAP8Iz9RqEpI?mfXL=K8wW!!Iu{4-5%u
zkv7k>h{-pQ2#Aa8`}FD4`@hv085*E+^~;x%Bgc<BD?XmyzI5r*CiVH{udkg=zPC7X
zZ5XKS7?68?UF^f>&(({Ru3MD7nGq~J#Z-#--R}2xH{0LE?5nxCcAtW;r{~8P`b9l%
z%6c(79)$2KzBiSUmM;9Y<+a|g9dnl~QSq#s&o6JMv%^eZ-~ZZm##evX_+&JGC^15Y
zY<i?jy}n&%LP-ls(}T8d_BoZ7y**^|HTGqT53N_-F#T+b)8$LwFK+o#>#(*>%S`T7
zi^~e3$qQaiW%He1vSRXXrX)R%aE%A%nNnMn-4=a}uXq1^E41ONR$P5!&RO3Tf1et2
z{C|Hu;70M=wO*|c?*EfBe|DF9M?vz1Wk>%v=HGk4$KJOh>G1>WDjA+=v#r&0%8q#O
z=_@YRnCjIdVaOzHo;St1>-5ztS04O)KL7ZcnZ_T#T=p;i9ML#y_Uw;G#p63Jbu;_y
z%YS`s?T_>I|CFQb=lZEf=?k4dF;V&BG3opR*AD(ZeQw2)B`o$oPx^mY9sieWvYPLt
zCo+|lm2uVo^KNhBUG6vcQ2f77;$L20_kU;M()3YQs*+bxKg?`4uiE63i^VN2zIAnR
zaabF6_|1d%FkM|;1F7C7@nzLUlTWIwI2SD5>*f36-0^!qj@_Qj`L|M%hi&5I39COE
z`n_8dzrXIr&SLeftSp&zwk0nF)codXIBGpNH8)?pVS|8szg%nFB3Y#`Rkq*W-|zqX
z`@6D=3d_x#H&2{9H|^=(hc`E;Z>;}c=eYIqGGFJkv}GqcmlXc|lv?xcW;);Xl_6R-
z-|rL)sZ5HCjGTEnp38T(8Slo88<kXr@}8fY>&Jgb;PT^s`@W72j-AOIVd3HGFFrn4
z^ZNSw(?$2*&oWNu3knKyd7EiAo0Y%4qo>EEs%qDY%8oh>MMcJq8#mfZt+*z)G^lf5
z?QbP>bMeH)M4@HMC`qNrzpLz8-3_Z7KU^=nx3M;*8S8}W9V~h(wBdXG|1}@@8~peC
zWVG`&`=8@jF?o`!<y<2T3CI0^WNVH;UHr{_f5X;WA9)WQNwcfx<6Zxs)lvV?xpj}P
zYT7=qua=u-R}=pz<^ScV61HQ^)eB|kTz<ImU$Oj)f`(2dg@82~PmZej&3Q4E*(dMk
zm&^WzUtfjp`E*KKZu83dyEoj-sd&5fI!ml~owcH(;-W7fOT_i#j%-Rjy&><eRp9m3
zlDD@)x5TN;yKy4|G!MFU;yiWZnLZUCkBSF|hPJZHRXBY4S6EmWSNlIKEbP%mclo39
z|NlvU^6c3u*>(>BJ_E(|iY1DLzP`LkNl7k#&PBl*BA_{;EjzaE+b1`1;zXe(Mfq-v
z0|R8)XWW^$_;7LF$72sI=lQ(I?hoO9f3oz4gnIe101bnJ2M#q~uZHtopJ!3X^z-M>
zJX6ixyLL%ce|vNA<KyG3_TO4otX+HbdVGCvQxg+tto(2rZ}H3I9q#>dP3$v7#Ko)6
zFid{*D9N$(<jIqAmK~ect>XhtaUD$(yrXPxE?)cV3wV68<ky$XgU!tCe6n1u<p&kT
zB}_5|uC0r`{jg9b#tGa?f)OQ?7tPHs&wbX%Hsgz^bzj1^Wo{DR#SZM)&QS4KbcK)*
zX!Pob?;NJm>3M$Nzn_%r=}4Ww@Z0tChf7{GaCFYSyeCa{%i-dMXJu2be`MshXFGiD
z?1mWK$rd;No9IU7TxSsWeQ$T+%W0R_9~bA!E&lRd+*qn|<-un5#o5=_?Wp*;=uTkD
z=IZZxHh;fduK0Y`oOS)(4`#l;zCT{a|L^+x`g-@Z%d*#ErFhux)c^mxY3}}2tGLYb
zI_yP!R)#E!Hh&)f-BarO-SYX@`ED@e@i|w$Ub}rk*lNS_cQF@#SO5N-Z6fvY&F1ru
zwqB1r+##s^q|f<@0XQzd@J~E-%4>UtvhO2qE-oPx6^9oJ{Ql}C3qa#6Cp@j#7ji$f
zxN~4LNA264b$@rA@H}y~Wnb6_L%(&CX3p#c%^a?keWUTwnXQ>|x?XHix92&wW=89>
zHwPM-*%P)#rJmiGeO*t+wn{`;-Opux+}@a?drzLEWNeLcJa4Y5s=6U+ZJuezGF?!0
z9&&wiy8pz<9_JyA-;As*p*xGi*T+d%7A>h**kQF%Sly3f)#tBYU8|~goyhFS)3>#i
zoo$})=IwntH~;wq)KTR{@)_@~d?v5F8x$I2bH($dLHs_IB8}&fr`9dVJXxI)^-0bo
z^W}%xRpNit{8|rP4=?aftzbFy@2j4a_+RN>?|ZB%d-(VnUj6$br1UGzNwO~1EeEz1
z05l!WwN|Xr-?sVI^ZI8^DdsczWE*zw;COYVZ@uqj-?@Fe%GhRTFfkqNaf|a>8Ittx
z&(9xk^Xs+CMIvP_3K;bFei8cjq22z3?9**|cXoibXUdC&#>e*ytNSH9KGwTp<x0V=
z+pS~5^R`A6K0711Gr41(_jJ7rFH4G!FE9fwuX@ey$#`IP{=Uu~J1lzSY@@F115FBU
z&$}BC6r_|D@1L|W;=}3qe?r}2x=vA1v+fjj$Q)u+dt%zMFA}sw@YmPZ>P1pT>`vmH
z*1Ilj-@IbgDxnZ@d3pV!N#`72ILvtPAYtO<2~*}&zEwQ0_QiScgb4x@Ckx!2w|>3;
zuP-l~7rWp7*R)30)zx)V{e_x0Hw<&`?U6it_Uxu-Ki0Liv8{>N$h5cm`>`#VmsR9F
zmIST5ur}J<QGS~=4_nO6BG!{9PYS6B_s6Xlx9Q#E-Y=)LeB!jTX@^fu)eZ~{RNUcS
zQeyIM*K0iu5iY^Wf~9_Gn<YW*gDhhsqaD%gJA0zmx`l;_eS35B^WOUJ-@m(ug^6w2
zy!odkBg!Df#qurY7Y<)L_Dt~pQ|me=sr%LLXFL{V+tv!LUGBf=<J<Z}`M+#G>`xb)
zA~^BTEX}DL6;C)bj5Y^+pB;Z7DqK4+f;}R8Rp9^W(*-}By8p)NUip=XA3Sngm;db*
zQvW@FnW#Ld?^{|i=lzbFEBilk<(%Dq|BRQUgi4vor=XudfBty0`8-Shvn!D~x3+N3
zoH=ubVRGA@z`B(4^K9*ReOtcy<cSj#teuvteskaunjW<B$ocwz#Ww$bJT7vdIQ4AW
z;nVv2d*<0zckSv6SsC(ZX8OF3zkXj&FnF-@`Mkr&<?DMEDC}!jIsfqAZC&9`l`DOk
zYqkf6gs^PBsRM~rnabA;lTT0Aw~kqSF#|M;<|uVOJTg*qg`Sd<(-RdH)rISAOG`_4
zRDE4_BJ;%57QR|8etvOF&cNF(ehIea@8+EFe3Nb<v7zXx*P6)9$JVw@uem<cIDJFK
z$E1tPC*SWgcDCy3?soN2;$0}ItgLLCr*P$1uk_qsGg(+z60WU@{P6K3xa<v$iqiVA
zc^)G(TgRNX6}8Old@W838-iB4WMyf++xI)~&zp4n!!rz%E%rcGlRyT&J33ylPdS(y
zZ=Q0#fbafC;UhiDn%S|sv;O_oTlMaY`{Da>ty{xxu+3&zAZx^v_`Z%IbjzOW|D?Co
z@*Xyieq(3%BK<t0*3_2Hedjl1+OGN4x1KlT$IpZ1Z+>jc=jRYG7OON|8q^v8=aKlG
z37iM+|NCYhv$M$cokSdHlC`t5v*`GXEub?D%UNC>cyO@UFz=4V&g2v8Hf|K$|NrlM
z*Z0;H9}=ECf8KrX`sI+2kO#fy_a<1gO?0+6(6YxZB4WmZUDKwC&9SKrdSdc~Z;Dr<
zf8)I!i+_H7eLXPx^$(M$J9bzc{9c@%W;UCZcX@!;RGEZFiA_yS3xs|w{L#qF?&9aX
zuH@w<Rmakc7cVNQD`rJsUl+^DYklGM*CzHt%g492W>-9)TVC+$istnBw*x~%Lo2@D
zEe{L}Q+rt%6dcUD-~8<vW}i8dZ<N~iR)2r=;9zspYf~xSw6n90y1sGY1I;lk*wxX&
z;o`=1XJd!Qf(a7@?o_|uTk&jWI%tM_$@1mg|Ewp&;sH#r*c{xpW$(`gw#+_PVs|-S
zUcG(BM3r>onHRpC3<|kxD%jiopLzB{g%$m~yv<woZWno_7whWxVn*Bb|4h-ri(`+k
z+P&1lJa^ZT&VR?#j25Q8)!N<nb#_ts?CqLN%tyOiTIShSKRT&Ce~NY6n;ti1@$%CN
zZ*FXi+j;Js=%q`SCQO>7RL-;MFt`4mh8;V=5wT%|z-;q;vAyp>VoR2&T>M=%3pC$;
zVxn@<afMCN;ZrAH@966j`_uMgcK*J`iy0!8f+u}n<ek1}G4soXh0aZ{f`Wrx{VrL8
z<~%RFkFTlOv!L~vihQe6;|z(!$tV2hSSV&(;61s1-8w$dO0*q*%P%WxX?ZodxNKh@
zwwkqmg=Wda?VuBOK)vi&uU^Ge#idK|u<1l^<GH>rcJdpUfB*h<^!JO0L`O!xy!Jgk
zJ6qe!+ne=j)g^|>#_8u0PK*66=lQAF>eTr1^77Bl`AY1ZwX(0TuAY9vv*XR>&FTIx
zO00G!3!oHdJNJHLn{i{->_p?4R&O5Kzh9o@RwNl6tSt5avsm7pa`m2SE|#wWuE!PL
z>|J`{%UJ=-xqo#+r)E_Ao?j*}|KY;ofQ+p|YQOe9yE>mSEW7>q&y<wAWfDDFc8seE
z^0K@h%`(jvQ}dsvQ_geq?X9id-MeFT?Cs;<am>Be#LE4o&!LQqhv!K4`n{kb(w&P>
z<Xv3ky5ZJGyOV-ebNSZq`=!OSw}xTP*|fv^|NqV3nJjR#m)Yk;cE;AIBgc+$t;)^F
zI1nCRt6HQqDLOlQ^#ZGW>4ZxcE-1X<uV{5@+*kYCYr=`ovi5Z`0kPNDee&C^mN;qh
zWY()UbIjJn?hgA<EPC?z%;Ofz`6sUioxBt<SDRf&)~-h4^mP62C!RYmzSxm^dfLKG
zn}RkKTNtldykkei5tT=~3LZ8sXw0{o%h%c2DWoEF|LW@SjagT<ZseF9v^~}<eY}y&
zg>TjR_3ovmTNm8Ax7Rki9d(RGNhyEvhtJvNGg`NX-B0AdfAR5xcWODs2IUDm%S1tw
z&sp_<W!C(XYJWY|@gT?V=Sn|#q?8=3ew(b1>AO~({?;l?Qjl~1?spR{F8+@=wf<nq
zj|H*EfBEhcW>~<((*&9*s(u~ovhJ6V7oUORL`@N{KhMnfJLcuByAzo5{UE#i3E6|$
zU*6xB&&<p$I{sqHrOTHMYkm~$OrF3D>N{VLub17oZ(ou7#L&!4&9XN)6szt}nIf|1
z<1y*D{epKUD!a3+k5n!)1-0-Voq6<M*}d<<hlhuimMQL(<Y99xwX?HRQZLMxHp>y%
zQn97{{XGsYu1N|L(?JV$W*VonT>ZpfeIB%{@Zi?a(9j=`y7lKo-SAnLy7?xHf9|uU
zh)K;C9QmI<eX69sbMIpJ{zu*V`vhva)@yIwvL)eYm#BeM@1!s9*D(9|&9~ECp{J^P
zRJqOZ<=3j3Pbbxz?xo+KG<R<ALg)6b8C@r=LF>m?U4B{8#Qqqv{uQ3?C%)EDUVLlM
z*`T_!eQaJVHai@SxO_6mxz{1R`F&gF|G4&SQ7c)e_<C+T$w(oU&COT4+V=mw`tC4j
zS@)q<?x^T%Yq!0&*socx^kr+kLJ@dkbop%OM4Jb{%s%;OP35Zp`#Rn*^ODNW#V4}P
z&$Hc8_jlJF!##(Z`Rz2yTl`KQKhCbd=R?ySLl4ke(?8Gc|2ukkbleF{`Fd15-s6(F
zwl??sJ)iro-`~GF{PuUdDIR&C6+=to_t*JdT_3++4zw&ollSD>b?f{BVjUbBPI%tA
z-pI@z5EAmFV6M}`1090ODjrXMf=1e|T?=b}os^U$AS<ius5B|+`nuS;Rrf3kAF=HF
z^U0gf@S}jb|GbvC`yWgG$$$F#)%E;5TU8I2EBiV+I5KYE%w42gwKwjAfkpLP+iJ1b
z*VYQ}UGKNtxv0p<$k^C0=Y~O#jHS?Gx86e=5)V(9IkR)g5*5eqp4C}dSsSXpW_iv#
zy?D_g7XIGd6(1J`Gn*_)GMioa?vAD7)^j{1g;SR;Q`3pvCF1Mr+f=<|$&!RaEu2cr
zls?HhvCmLZQK>l6pn}pVR#M7e-qoA^*(|%Yc6RyCzSH|Ha}FJjT%Et**~-=x^?&s@
zSXS`vc3SQF;{HG0(k`3pDWIlv;c>IweW7h_PUYWgh17q^AKtb;F*oDI2aD7Ui7h)9
zFSw8qGokCnGl9wC@il_}_J2*TWNp1un3A|PYGdkYv7N~!Rh5;M5=KWp$E)AH__*Kx
zo#1un%WuEFyv*)BP3Pk)-oEc|ZZ`k=RpnW=eCg7}mzS1$`1?;^vS0niwp?i+waIr3
zJFJd?mV+!>v}n#P-Ro(a6TiN?3Yv)QSn0th*3H`6+sk+T=Z_x;&Y$;ha(TCW#R`tu
zX1PKkv!_mNoiRgVqHv{M^TCF{zrS;@I(uqTW|gU>@5&G>TZh%q%1Tqv^Jv=U#OLSc
zHf8<(_V)Ewd7;UBM7UUmgoIeGPMd!FyX!iE@O3c<pU<z?yLF)d$B&99&!0cucwFxA
z=JR&l>~a+hmzVh-zOgZR;`Hh5ckaaW$XbhmME?Bz{PEA{^T`hnwVpVAS~%A!KQK^`
zPu5DsYyJBm4Ur~xg{|ARJ-W2iTS>j>UMshFf{B#uy5N-|9-f{P6(&~nxG7K5jaJLJ
zaaGsQ&~V4|dDRO-J}Jv8DYm>@H*v-cjUv<@m6Fn=CaraEvmfbPUw7-e%R+|_pZ7N&
zx*onH#Awsa3ws_ZznEVk5mwvlytJ!<q2=G(_yE_Fn+4Mk+sCu(i0$tCI=|Ll#LiAg
zeb>n}lS3O)7ki&`eWKCo)Od4qdh*Fhsvh3nldb!7K&$r4Tl{nt6d2CieD1kpXtgwO
zv0LJ`HIYTf71UK#R1!WuI$H7LVf(|!i@vM9JCbAe_`}1)lfL%%_8#5+eqZ--xoV#;
zz1g;o$;rxn^7eY=Jd5}Wr>a!Wy>lmKO~gj0g1uL>j;7DAZ38VK(bwnKn(B3=<cZeQ
zsZ*Q8j<B(_drvs_SH`-GC%)!m>w@1J8X6prkM&MgnEL$o_Wbz^j_!zBD>ifHOd%De
za7n8Y4L&)Wjxcuh>Gjw5)&5>^{k380DUlz)e|OL5J5u!Oisqdih0XzQ9~^9U^>a?y
zKVybO%#MPC4|io>U$-#(`npBWGcz*}o|>wiXf}K9yQ{m)^PfC>W@QuMyD&gOO^waa
z(D20R(}!0EFW*r6yDTI;+<NNs+4=h%qoSlrtmX#S)~zUif6t=g!-5639z9Abd4DhV
zip@Ez+Fx51?3yw~WcxpXOGz6+#W85g=niOLt@zoQk2Cl;zu)uOZ~49dTb^E6=zL>u
z_4XIFcVjCmEap|c(p+Ap6Sqgg*VmWts*0-W!*kZ}OJ40c$Hl=Ruy*=|;|ne{#=}NS
zp!AcdS3kDxe{6o+`T$FVmLVr&zfEV`{{Nvp5u1!<En8mg{I2k1eZJG=wEyeAu6iNS
z^6#<i6`Mc85z?<zeSRcAJ3alvrbO94%kEu$xbf5njvszAnx<`?zgs~v;m0fQ7t79<
zoZR_h**x3oMgH^cijHrXeMegD>#M8Wpd}E;dZj=9`~80R)3)*;%fd%2XVQ$#C8nOx
zum9<N<ml0pvWqWE+Ef_)`*GZU*H^ao$H)7{zgGFJ?A$tWC20CDVn>0Zn(wTZqut`k
zkB{{(TGRhQ#Jx}E;E9RKs;}2y%=qx2nP17?UjF_5|8{0MHxy2qzJB-W!^6X%fl2GO
z+Y&Yv29F*;e%kj?Aitvj($D|=oplS+&(HJl@NkHXocTa5Y_;g_vbRo!g@&NMtc$B_
z=Zpz44{vSFZhGb9?Ck3IC@v~G8Z^QWnhseNt~GUrU9DA(_2DI%6R%#qn)v?S-lnY0
zn>N{`P1L#@=itD=#xK{?)Wo#>mx!q7!&6hWXV_F4RegV_8)PNad@|*b`TZK@6=tTU
zq7NTFR8m*kH2=c={i{}KO`OaCS^{%@oonsh;`kyrclYE|Q#2RVa4Zbam@sc%U)<g*
zP@$xup&?-Mgm;JKoYdFX*3K|W?Yg{kpSGo?q}5!$vuDrpT^AD<SGKp0zhZN4Lxhfo
zmX=V+?0I?rr@va4w)rNg4vE=Q5m>-K*ROqN@$;%H?EiyOzkdEadCB_S!7D@j{`+b@
z>DKLayPWw?%xtF5h1Xx3vXYaNUHzP)X$VFI1svU4dw0gpCwrXt{&_!}`|?C5iSnFc
zvuV*ALP8fkoA{IC=jH4ReCIds_PeXgs<{52tf{{ZPlS$;+MkWbj=n!oekeu5WENll
z*ZIF0qV`4bMy#Fm+(_1%$vadvWMYi}6RpE-yoZzfZPm(o`WJ<0fvSF=83v5Mzr8)&
z#w)!c`?{Xv_1RUErcDzA^#~{RO6|Q1x*fs#-45q>5_8XONId-E)#~-T{@&W?E?3Fo
z>FHT?{DTH3C+Cm5@9Wy#<!eP=UtfP5)Y8rP9O?h~jOpjTj_&Tm>+An!gXTD;&GU{d
z^PL?K6QfhHw|%)q{k@I*Gp%;Nyu3X5%nZY#;|t^;fL5+^wK55-`yHu%zn6XWWO=WU
zkdTCni(Dlv3KWWpi}#iZPE{BBrFP=7TH(#pX`4aQZ#VYUT4!Zvvwojxk|{K4@?=+^
zYnFGSdUB0s%B%}ref7l2lM@w0ci!p{R0b_CSuU5%aN*9K9)J74BDPgu4(up=EFdVT
z801uR?0S5?ZiV5S4nbuXKj$YiHf%6(EIr33xpVH}c7ATTxWdyP9v(I<dg8GnL~CNu
z-6dhG4XeInsHm!f_ECc71AfU^7O_}bS}x+#3(}hU;_7N~K6$%01-ZVyysK8PzMD27
z$kVfP!SAre7Z<qq%L%Cn9Y5A9UHIyX=E1L0y=<G)&KAv{FFbMirPp7Z_D%Wl{d;@Z
z>ZuBXXrR;guI|#ax6g>515cjaxbCyk<%Imdu34@83%-8woG5habee&~|If<>{v7K5
zFuQ8{-BLSdHl>7v$r&}j=L;?SZRq{ebW6=fwp}m3msG5=+R44eQaM5AhGMP3YSCkB
zXD{5HzwXO(rJ_keD_#8j_=<{(5;jJFy4!Osi`hUcvQtx4XU&=wV|V39hRLEui<~xn
zo;G!AVMFJMW&ZQ~+~sRS-bu{ua$0y`Pvz$iKOXmU-&)XT;~o+sB3JXl(dNg4<`t_}
z9h#`@Uhwb`>y)We9oJu9ymTpR+UA=}XJ%z(fu_(rtKxSSxlY=b+u74|WKZR1gZz6o
zSFT(EwcqdWuAe<?R!rUhYuB!U?4FdUwQgU1XA3Cdcx~Lc@x;lKj*gCvm-p(3af6zb
zi{1M{a~I8Qyh61bRXR^6ZRD6|bnPbF3=<QR2R}YO*3i)@sagSA3j<nV5VYwWs77dN
ze+C+EZ)|K-QdhG4@#9CrsVSNfyGmAS{5?0<y8ZL>^NZ{M|C6vRQu*`uuj@<iKG1+7
zpPY>bxcuqt>{L=$D(bn=$dSZvkeQcv?AqFB*6Z0OQg=$P$G*6`dwa*qIvrJ2*3Zw*
z9&VSf)5y5cb~f$sy}i|-dFa4m(3v0?7=#%#^z_PRACy?`KVK|l`m9;6wgn&Go_}BO
zM=8^epGP0|NE%O=FhL<nOX>ZU3l|htoQs{OjJlAuV@2|-b$1th_}KW?Y_|WcS+f%~
z_p^o0`TLqlBudvQ?yq&$v-53BR|TC}@o8gJ;P>PA52hJ7m={mGo62Zk$pKoDWVONn
zP=WomF9)kH_|E3Lu`%rU|9h6}Bomkxq@GseGf?bb9JCU&nG8H<reQGqEa)~4G2N(^
z$?8XCg;Yz5gMMv%&v!H6hBZTv73erO&}5Z_NydabfhUeCDJvV+{i)cQ%)kKJiCgs4
z3*0v{%ggT;nf>&ZwvG-DXubc9jmfE}3%pZPRY5zXmx8xzyKdQ6)2r-%U}Maat)LaD
zubL8@4>p{gZT|SI`TZmB?(SxNf5PvQww9LAm(PJ3B679|j-+i~xNsq(s;VletPs<W
z>oLDq!5m-zckAWD-fcXRkHqp{-I*A-{`fTAXqKzLe*H@N@c~qeSeCxN#tX{OUpGgs
z)zHy70vd4E-~VS)eZz?Z8782eFilyaT&%}>B$bPll#a8qusAHfXc43St=$W>kL}OG
zp8kIRXJ=+A|NJm1`q86D2I=Qy4mNZ5%UZWBTc#FhT>AEw=)QgXnzFjPx?IjGO*xu$
z@aE=p)~m~wFYlh?CR6?W-O)bTbG4FonU_?)ytwGR#Kq;F?~814_8F+7BZ8FzQ@LKP
zyL)@j&6<C69_ub%B>3%Jdw{B%<>WJaZ{)0~|9d_o?(59Ire3N}b^p1h2u{58bQiDp
zPg99)dD~t`%x`R7*j0WuEpV-RfBC$HW-dknt3l=F!Qb!q_s=v=@49t6!Jy;T`RLZR
zwntyD#~+{UZ^yZGlJ~@;0wN+U&*xS1ou01${DaV>*qj`lc{QIr_xyghn}d^6aP9gT
zhplWPLqbHvbRrr+i!D03x`fv1$3H$Hyy7XJgNpc6uh!~!JJ~_Q^vTJKGis%!q&|GT
z9-n-DUF?hd`|aC!B%2m2P`LPO^5<`Fh0WfY+u6l^SQMZMI)P|I)Y|*M%@<$f*nE>`
z^2wHI)5Jg<akgy}6YF;U^0{BmR!Z5eM__M$`h{D!x<s|ZIOaK6WL?pCQDQYQc;cO7
zeX`wMU0hS9OzF6`dFxhDc78dR#6-oa@9%m+?P5JWzb*ets?BEet`1)>X2YUoZ7qHA
z;zgz9N<zo(-@pIx{?lvM!X$Xu0`JL(hJ-u-4Xb5^YKf+uoz?o}Ny_qK3nfEC!O3dA
zLMBH}KpN<a_O%DC40&;LvwEMb^|OMvOTDLGxN)PSp@HGzCyv0NAf*?FP2}a}mn>W6
zHQ|J1JHPy~XJ^0FX5O22aj`q7z)@0FTGZCY=2*IL;X);KMYK+*=E~rz1zTU7$<5EU
zEfu<TCy?)Z$kC(9H5b`eRK60N(S0}hvc~e8IV<YF@&~*q`EYuEN_eM{36J9b|J+$}
z^%6f0TCr)G)@_j3_gKB8W<e0={*~nmKfbN^l0TK!yfHz&r2OoJe=#m|X9TT0viZCn
zDCFMU*%>@#-rBWm7k&8{=CxD^w1i36-=-0?<>_&WR$^izXt(W^EWNjC-!Crrmj_MI
zR(!eWUcbdJltc5{hN?}V0h@2PvMW9uWCyqZk6*X=#8NZ$GgI`o9Kp9|ch4xXl9j7^
zp%`h*!p8RK-|zRwC#ib7%zu??BDJyneVmL%0mI9eFHf92DOl<y###LE5G$zJ5|9hp
zi0`M|x3~Ix*QaAg1Ebc8O;+=Dy1%bBwl2?qW8L4XnEiFJ0l7XtJfPJOMM_2NT&+x?
z-5TxkbsgE)*LB{yowoVmmzS3<YJZu4ma)#6BeP`55{HEW9aVC>RxVh;;Ocs4U&E*G
z-;ckzxY*UtMP<$eMm2_j_;~$O43lN8%MPS%=3F(`D3xnh$;(G2Y>J?jt?%ww&ath&
z_VCtZb^k6qmUZRt?=`W_xKs6aLUq^omBGtdu6})W_4Hf2BleY_RIaU$e;?AX=-gHi
zpfK@73!lNq@888OInkN|o}QOin@5?g+50wk*<*Ls@1bq(3UB6q5Bz>R{=kmv=@0Dk
zj%K;uJ-xq8%ZAC0nf-R?BjW^tKksLEFYC9TVsYpHjPC9Ps}cb_W~+V2;>=5}r0&;B
z7aX+Wew@c=peWSrwD5rOd7I|DyUU9o?(VsgWqPbvy1nxAvz<?$HO+O*%+yRfKd)Cj
zu7dIL@&4)7d>6NaHYIONK5n(QQT=XQRFo8G0aobhu#>W_CsglbxAJ=~+PM=nOICFJ
zhv4LsD&;H;4j~~T&(6*5?zj8pG3ocoq>T@5Y)rN&dm|AP6a?BZyDoNjSDoCe8Ap>2
z9_y86z5e~(-RL7G^K>mOCCl%YiZ?YkKka+8jZem+;qmc)?p2{$Q$Y*s+x<$CqSlHP
zKR<VLQ|f6K`J^K6%uG!$Z*M_S(bk2|?Thm7?+aKNGHK3f>DV0wjG&S_#y<0sN?@Cv
zK&R{S%bcsSb8<?mJmO1Bw?0U8h>VOpapFY5t3T&vSrjUP7TSCexqa%CS4e26qLES1
z7M;7h%iH_=`xorr>NnR)^)-WV_fe$`0iJ^5N1LrRwX_bsy1JT`|0!cbPY+L>rlU&Z
zuU}P;r7{VqlkYB1B26SCbMIZN`o)s4k%4Lb>QFW|#V@_}3oFk)&-ig$dxIp8Q}QnU
z&5~R9S4btkuV(?TwPF&pVLLp{cSA_1*X*~}v+Uy&uQLdzR<LY2>~>&>^N+3jz8T5h
zVV`}HqqRTmQ?X!a*~gC`Pn<b(WTA8WlfFlxC04Sab)>UrcVArWt_<4z<H2|NWr<(D
zO-1*`442$o-7i(Pr%s<P{P4gLl;2EEO&5J(&x>pRe~4QjwA_?iOh;g?{>05{zO#-n
zstL_9$rNIrG2!|H24N+J!otFe9}n9%CLQGp2?_BioA>$o`Nw~Leg<uLpP=ZxW5%7M
zW;r(+UcJh4+}hdMDfg3o#tkNB=83ascQZ1x73^@c?&|LTcr`qpbKUu~XI*`KdOA8!
z$o~BKGx6V_pAp;hWc}t?DBi5p($?Ns_BIN%CXSh%&!wzv+XF||lHk--)v$FjniYvv
z_xIIWige%UyYQUVuubUQy}i*F9&4(oun4R96#V*g4m7lXppkiF`uYFq@Ao}ktaJHm
zWBmIoU-%Rksyb+JE(vhv<XFKGG({<hr;9zj{O+RN>+HAB&rQF3_wlY*yLP=>RU+Ub
z7#lcc88;^j6Q?GNhw7Fu^L&>5`S;)k=gi7ymFa4eU;q9&$G-3Lz3;`A*+!FRe&0D?
zneY0ur%xYFi_V)k&2{<Z#2+6XS`<I)IlNU=R5T+i%PApY!4{i7i~4^yR#sLr>pp+{
zc<{nP=THxoWoy>({Qr5rK4EKAYc*(f6t}qEli#^Yq8)$cF<L-(rFX!<iscuN_clCw
z&VHMhZ|BynTNi$g5&WV&cgOVLzz5~ugCyMg9S^_%FFm*N)m`p4TGy7jU9tVAaVY*i
zSFh~%iJEo)IR5<W5BR@Xez(HiQrY%zhohpIeIqKim(Q+Kfvp9&{_EV%%c{&iIk~w8
zb1nEDKgnFR-t~%fkA&f&)oe4496z4??aj@1eIG@w=JM^^x9`Q}<@{`XG98Z1Y>taB
z?y#PAxv8mX$=6?>7^ilN={8->I@&3${^3^k`iD0*CSSVt^SJ##P=>Mjctm(l{tTN#
zA08gQD|>KtuY}>DyMi4tZOlF$|NK2XIIgXW?Y_IaTv=b=|LRuI((t>x%O5Z9xBFFN
zY-xUY#p@Fjl|h@N*3Gx6+;qgmw*O*=OH`DUn%^9by>ai~S;(zjw1^3`r{LZetAqm#
zOO`J6^mCo(wfr*Z+@FrFu0#83f48tF-B`SHrzAU{%mMZJHBCp3xGY(=tnR6^=qCTz
zSXr~YI~`>QGk+dDcyNY!{=6q4F6Taf{3y7}c=lPpwYP8G>Y6i0X5lT%;%60Seos0%
zSzTFK`S8Q*|GCBWJY*A?7#6$r3P~j-ZN3TGpY1tW&GT%s{>A+V-Fl^-20ANxdwb7a
z)!*59@X}K6y^p#Tl>AkG?K;ZX02?}h(zZQe+<#xV%;-zK^C9u_N1o?wGycfO-r;E3
zzl~LPzKqM`&Gk)77u|U|?_J7D4d=)2>pCac+azEAYPbD->%+I^iKkA5Sl%q%cFu3h
z+e+zw*>Z2bMLoXqGN7h5F*`fhcDm+c4)z%Wo{!cw|F~k5bHe~MIeyphgr`(5o3NVC
zffi0-P^o?Y-?!}=dV13?{q8lt=iuPLu<!5NeD9a;Pk3fFH@ui#Q&Y3x`s<4~Z@zq|
z;j-#+pTr{li?6?e<`VPvehr(RBLSL(IoQnp5wu+AZux!J+S<LZvcH*`&E^Fy@&`pk
zbxTVN=(r1^;IB5ava%M{-*o)u*=X*`+;6_4>Z{haoSRC2)Gl4WK3zJjdgaN<>d9YU
zUDdlOk!d!&@Y55|JwG0G-`G=WeCl-dH*wW<SMJ>D>6JELv~y?VinzrW6JB0gdZ<~c
z<I0lDooBa|lr?z9#mVW2bssKeX6O5|;(IzHBV$K*ckzyQpPrt+WM3m?S7X7$)*P_*
zR<q3RB(vFpAt5Ruv!_f^vF!cr;_CYFUiEv?f0ZhW-gW*v_jO8RBs8XAREoXxr5k$k
zuTT8wzp}L_bGt&)?b{qxuclw<@0ot<_SIY8-#fpaef#Y`yBEjp8DlEW2fw!7&0x*f
z8&Xr7ILGWTYbV3ylRDGaIJ>yKn?7SkN3XPb(#c7xm#X&tdbJufwz;LwWs!($VL8kC
z<IiVQalf0O_Djk&(4h2HNX_f$`=I^WF`Jg%%sB?ib)b>-@9*xeSi83L<gR<`wr&-T
z-kx`Kp>zA3SH{W5c=j1G1Ox^)?ydd~T9I+E`u*Pawl=nM_fHyIw{E?$C3A8xa~x=}
zkA<Dx+sD=R<OD_M4=)z?D_L6JOwFEWUoW?Q?>DJy>*M<;O%j^E_O|fWty>d8i+xtF
z7JgUwdhPaIZ}zfIT)ZV}ZNS{kht1E;u~ZH*ul-fB{934U&7Q~cR?#|QpmDY=zPWzw
zfs2p$v8`OO!XY_%@fDkI@Pd+?oBQwr$L0`^Cvv{NzJH=8c%&|B-fj^AD-fadisyzt
zK5sv5JQu8<n4LRy*Stm755Ir6l;i#e*@x2i8ty-;ULbqJ_<erXuha7r^mZm(-@0pt
z;)nQsUQb=(H-t=CY^;BMU3P8WZs(^a*GuPFb7wR2o2V(h((Q3m28|+vN~=p%c7MNI
z2IYfm{T&@A=2{$RS;1ZV``gi5TeA)G@7YN7x=mk`xitzj0JP`BA?_Pnv&C1fULCt>
z-S&+UIwww?H~^a8FMfW`@+xS7b6n}F-8^&W&OLGJ)S=Jk?fd!demG=oUb%hc`t`?u
zeSLlL&K;dQ$)BE_1f6(sB;<<l&tJciE-rG7*qp|D=<wm#ZF!lQnxNV?Jib=+`T6<f
zH+R{(R##ht3a#wx>o~uI8tXy9yZ<TmoVe@4KBFU#g&njSd&>0b)-mEzQe6w3+qu@S
zo(7_L_X=0??J`a~Bk}OopFcI7o^O<`PN=D>9$n4GYi4f#7}P^-<^ERt(ch&{xc074
z?OYYK-pY5w9?vGV7suMYZ&_I<o;nwloBQ`fAjhwId-wU~_nq(e+qu3d)>nKm@%^Fn
zb2cyBk2!z*9G;sinX`<~<j=eChO1fEzyAAf%W%~7cOJunw}-#K-F42QQc6T#e(Gh0
z4N-|!r9pp7J33A*)`{OI({KN8$CNm=$(;7TZ=RoHmoTNH<AiWQ1Ls9wjjkq6VYLU=
z_kZ$Dnml>o#U0PwkELw}9r>fb?}t*^`+IMv1z)IMbnKWL=m?hccE5G(emr2_vURKF
zRsTSdGjpx4uQqc%_2uS*8T<df&G+N)dU;YxN(!|0e0iN8JC8&|bpGDZB&}C3lai7^
zr(+~PJ2Ue`;nDVI|CcXX#5CJH|5*0=y=~p%`nz&s{jXiT*yuak?BS=Urw`dSH8&St
zk1hZBwZ&$Z-*Vwq#c2(mj*g81cVApwZ2Rf?$@}-^6B85pu3H+*tkiaH<8gFwXb8xS
zi<|ev#5~<-CS;0rkw%<l#)TB4#M9GsElOWa*}YhxQkBmDt?T&8)kI1nXnD!cg5L-K
zuIm&O;YofK!eaA5z^U%D$szL`_a_H=zEnPUZn60*{^S04hA+x)J5{=st&05?mOeMz
zz3ysD>*4Z?LQ{on7uMd7+ugQW!%dkd`S@-H!3&i^dmAlWT%PO<TNl&0``s>Yul0)-
zDdpVX7we_3q@+~-h(TD%nuU!Glu$uk!&ti$Pp+&CuK4%!IjF%Ip(8eZ&F$clva&^M
z*6_@)`Na9}=lS|a`t?7#L9<TJo~3F2UG6)(?cd+u-Y=h?oi%ILhSbwyd;b6Xz2TN+
z;>~CiGqa?>zrL<mzh3;EpomBd_@J@<;VYhBcv%9PZK(UuEdO9ybY9_0g~^{j75#Y~
z|Nqdrxz<bn`n~P+Q4==Hzt?l>l-EN!wr0lD)AifeuU~&8#pP2cA4}o0t^3!k@mZl~
zXc$=GyY=hq>*pWNdi5&nrKO0gqmxrpz}utU;ukMmP_PWV&c(&mqSneUZN}5s*r=sa
zWWV}q7pQ6S;o;$TeNInGUE;U@_%4OovkN?*GRJ7`>El*>bv!!?``fm~i`1mu>pJk>
zuJ1!{{(|%G_yvC4J-$%Z;zaJued}HxeV(v(?Z($p|F3>$Zfaj?c`7QH_wvh}-Rn&K
zX09um_1fpAddwz1LBYy-psB$ZcAumxzg`WWYn3t^loNJ5(|1<V2kkU*?G{ti)#U{R
zbWw3}tWgMPYVpEC=M(48A7A9!UG*lQch@c}&{+o|$r~ds+`QS@*T-jKZVoymaO>8s
zD^{*_jE$X}#cT{Z8Kd}_PiR&3>g3~nph=${&*xQF9d-Nr>{(jQjSY;YrKN{#dDxi4
z*2TQsIy>K!Z}G(rN#isHQ&Uk%NlDQ8Skck5y|0}+ecHLO&=9nfXvq?l>1$qUT3K6z
zCcHswCcX!VuzF9^aSREWawNs&l|Zfk>f%SI-6qaoU-$QyqLPwRh40qRl+`O&HeSt|
zy3exi%nZX5XU>SMI(z!`;VGK2^KF!Z{rvg@V!gb&o~X=wexQ*#BPR#6t5VY@rK4k?
z*Ye8?7cV~i(5n0Bqbu2Rs1YQ%v%SzuYQfce1p%E~7s|;-&NT2VI=eUM?nO7(!~gfO
zKiHqeYh~2G;OBh(g~s2vL>u3XioWpY6E~=0zZ<vutvKubou4mmd!8$<!fa({$>Drz
zN8Wm4KVRm5YwG5m`|P@5rqu$8o>%&AE-rFM@86gAxBICgSN+Ctd9|sTS<>rkYkyqZ
zzE4$AQc!SW^@nrSN{oq#i4j{e1VO`3Yu4z@u_$EH)zw|KJ~}kC6;$AFzgMLl6dYWA
zM{Qg1a=(XHRtCT8ySR431Oc7MO-qj3?AO%PjF)_pv@s&VXy%2B7a1WVYHe+7TefXm
zHE-#bE#R4*S*F>0syaNqy}3b^_$;a4%RKLQxGg@oDfP5~q@<>yWaZ}bY%_gk8nJ>-
zBsg=%B{X#EtJmAMZhiQ6`~73B+~NlH|7s+7*sfkLG2eW%XKnQMMQhfaS!oCAsDF5P
zSaqpV(Da)*VylGjo{5c*?|=3z4ZJ3#<y!I71q&3~vvtI{U%h%IASb71>iz%UUqLak
zwp+KN+OuO#4=mZaQ&Lq`mGAn`-@icz8EL5$#d&yeyn6k5=~wH*M=ZB)-`-g9G3ljq
zUPqPk+A!^qbhFu(7@Z~dOD!#jEDDXR`s%6<AGfx<_uP=#$8Pz>0~VE1J(HI&d_1{1
zqvo6chL9<{b^Ttyi~SJ2k879W;az*L+5dIiviCdRf=iBD<F6I|U|`z+{czs;%irV~
z-X1u(A;h9QzF_;Av>Dy!ob0Uv?}Dl(<)urPD(dO+JwG?Mc-QrHvAaPNuAla~Dk;6%
z_=D>j_m`KK*&7=h-}QauwX?H(*Y{w{fddX_=2!|}UheOnm!}6h;_dWw{nfjcUClZQ
z8o27};?jxRGb7(cm79mhrK-w`iHYfs?9sf>&(3asz3bbzvMblFErM(=1095@rKNS@
z+BG%P^Pq)cg^%5qEMH!I^!(53TeodXI^4#)V%@s3Rp<9qem2O7_%8qG8w=>}xeL!S
zwjMcp6x1bp*SAn=Z(M)j<70_$Zfw-h)pbovQ|s#LO4xieB-Y&ATpYBTqf1m<KuT)W
ztEhJ=8zVO4-Zopv`!(LI@>7b>3<Jj?t?!^4CZ_OTOaUDVwX5{?9ofULBk~G%wb;7c
z?+yzI;kfGR>dJX_XV;7B6UUCZy=3-bNH{aY(4yqUgu|uN^<tfBYi*sJoR*~j+GL!5
zj$?0~s+wBW8-xBOOH_EIOgMIzzjsScUOZ)9Wo4zo?6VQua%O(`z^b&%?@Ouom(odj
zYnCiw$=~y_ZFh3b(Y@dAbsubI-)+r?n$cGtc)rbgmrTN?Zx`cO?Ea~U@b7(pcSaev
zlA52}XZ!zs(|p%6zuVD%Fw6Dx{rT=E=Ks6(cImEzh6aA~y88atEUMBeu9Q5Jy7U5X
z-^*`NkAHAxgjP3jHk|uo1FD8!9i65d-3B^R+VA_yl`9WEJlt-WeNBgRWk*LxO#fv5
zsz%M=WuT+T?i%iy6}H;7sK{v2<jI8}AGxNarq=E|>7&ca%6el*p>o)oh=)_1mF_4i
zD1b&p<8~X~KYko^v`t4}-@iZeZ|0cA?5z_0`Sa(A^XJ`teS4>D)r;TP18QvS`~9x@
zV#bt9mxZ@L8sj_4-p&fHUFJKxt?=<NPp_wSva+%n`T6DLJ?CfosFk}HaJmKxNK1F$
zxDj#X`t`?0I)zW1JLl%@-JO*k78?5SYIyw7S65dHN=mN0W%Vv;W5kBq-({dBA1mz^
zyY(K*-F{b1bL#JzK5G5HB;UVyQBcmZUgg)m(Dm23uXge=eg49zwn+N%)n9jYtq!p4
zuro=1b!Fuw;o49{L0!ZvX~fcR^NHhL?f2LxPoH|eto-&SGUxU-UeFYTfVYx*K|^Qy
zh6o+Gum6O0*cr@#Hu#~`p2_FW+|2lMI6uL-_VYjI=wjnr{B=C{t>2Y68~xUBQ)b%#
znOS1_l7;`4`yYskefo*#Z9D&gntw7Shac_Qd#(H(({vsKMuy897nkuGTvT7mkpDKs
z)<6B9<kjm6N=oNV%iqO-b{$UHwEWBBemhX}M(NeY9j{wGHZd}@B^+pAoMD{K=Qr1?
z_3`ok#p~AjP2CEb{Hps~wI*_No3qax5n0*Zr>CbYYiOLf8yMpiC;~ch^6#&&hu1`I
z1|8IQ=8O+$5c%c3sZ*!k*qF=?I<eR_P-RK!`fuOLa_;O93||*hxa$0mkB@({t9XhF
z2{ql^oc?%Pbe>~kq9Ulo`1GkL^jcP4-m%x~_xFAIQqnK4@_=LY)h=1<GSDfieqSZ6
zN;IbFL_QMT|9wTd;NJ-$CCU}GwR;bnO7*h!_V$9dq(og7b!nfo()56ejg8F3ix)v>
zzZ~A0#c!~3-8#^jbF%BCL0h)Jyj<+0w6mtBW<$x#ARajz3Hh22jZ+@7KR-YJ__MRK
zL8F2aJZzkromKJ|udh9K&hMlrG?HM{iBOUM3=-=8uD=)lHLux|`+c^Y?SUu8ZBq(6
zZfuY(?YHkbcc|vNUf$+~Kfl&1J=yMGUcIvLn2yFj#tmCdR?D3(d1Uct+S(W2teh8R
z^PPRAqg8U!%Ejf$%$nL-(5`n)c7?Q*lml5?ofcp8@Njc+c@ia);Iu?2K0e-Oo{i+n
zl`AzgG!9Hub`OY*)U2JW9lkE%^Ru%a{{HQ8>!;t_Z|>pgd2mnV=ZZ;|4L5E?965IE
z(WRx{H@4@?dwF}$eO3PO5UY$u!Gh!bZ(h83abTJ6>=v_|b&*9yM$gX9K7NpGiPYM#
z?v@r76%~~Qn>Go#_sKXqIx^;%&Aw6!s;n|EtJ!=w06Nld!mZn~Yr?e4-rafm<-@WW
zGbBLk)h}diois^sr(bsV>VUZ~eydMptPfi)3R;pEb^fxc`Rebkxj{jbE`T>dEZ(+F
zEHN=rYY9_PQBljQprDw~uA6j()qEWO|N9HNuVdjs+xYOPs4m~xW{Fo<g&Iip3JD2)
z)m!xba#VD*pq!kZB`<2JD7drheXRE`nS>;(nXKNfmRp$FcUnw+Y$8}I@a@v-6~8Zj
zPds(1<mIim@^4$8THkLs)B3gSx~7|QP1^moZRPiZY$v}wQg|SXb=S>1Yh?`tX4%yy
zt`)Lgawcxtr=SB#j1~HZf`RL&PMM;T+TfX-tjxvDEhsOquP7=gI5E5MkJ!XhBCd`#
zH8%fV@BhdB{eHcD8?UrlZEv@@{-d+z_owW0ynDN~tqpYF256B}`}7*$k`fcp{4p!H
zm__Zb-^=IMtvdBVF5GaY4`|fl@_)X??)}FOwQ^hTX^B}@|Nmdawj9ZQzwf?J`t#%C
zrS_~X+qNZLUgn#Tojv*1^{Y8%(q(UNwSw0ofz}CVhpl<=n)7RfuCA^VXkD>WsS%rH
zg|KP;^gc;rw;$!fd3o!em|VY^V>ZXG_SQqIy>a~)7rU>X;1PTA;ziIXHXHAx;$~-8
zS5{D8yswW>^KVC$aD06HLaU3{J<&SOpLmX)yu3?pPvT}!=j%FKQPZR6{TI^zvmL(i
zab4_<EZ5ubV#{J*S(i7SN?f<u?8@PontSWAc{@*PEoaP86FwuZ9TMN((P0ywl(c9|
z-1GCdze~BhxID?UIM8yU6|}@Ebahzb+gn>ZIy)!c`u*nS<`XAQOt^J9TC&#-bV$Sf
zf8Vwnmb?fkKmIWTG(GRkZ`*R=Lcl{gv)R1W-`>2O$Xo{PICYEbTU||ma$+LrU=7PX
zEq9bmOhn4>RjPx+RY_Hqbyl8QkM*L33mNnGehusY^OJ4e|2oi~y*cypq-AA$Lsy4c
z+J5LfF*hnYy7g64Q<KcPjZtgC#n1WZnP=0kR{j3<E9uFJiB4NBEiETqjtLJ6YC3kz
zt^Ku-kWkf|_fhut_Dhy8SGJ5iH~j&qwA@v?de#580+ov!8W<K@fvR7WpndhwMC!-6
z_$yBjuiagK@K*D?>|h?ZmVZAhU$l4Ml~!Bzb#82f>~|f>pkt-B25v@|C4avwzRWAX
zuxQfjGpgc{?$xp%KPoc!dU<;<{i>v-R0Qg37d1CBvnQRMW$NMY@1ByfWXnGJ+Ao5j
zQ@z*D-~RFQXHdcZ;YM;lXd*z+u5;gZPJaI5pfy)@e}8d)-%<5d3p5O7IQ18(<5T)N
z3^W{bHT}kh#E4xbE3YgRbWv(*Zr)h%(5dFR_5Fh@0v9j&YFqwJX49rkOTHG1&OX})
z8WJ}*zrNCL;>3xd<I;NE7B5M0d8fF`(AvP@!oykT&iO6ex@YDsXN{nspq5uz+1Y`S
zk(!pg6Xwp<4N?E~{-NfUC|xn#sFujhX`U~`!@}C$-rjyVX`{zW_bbu`4QNx6f$yL0
z&fr{d_1*`==xpv=W&2+~ayb{s#3b-(`F<y1kvE%6*Io^MVe!fHyLgs~f#3X<bqWk~
zE5E%BzQ8ZNu4vM0(EP=U^6tLAvR4Wp^{va_&6#57;^MOI*xf5Gc_Px%-KDRuCBC|{
zGC<_$%et`DqM*fzIcBq4O71zXz6weWpnfK3)seEUZtv_ftUrGLPQJP-6tooKUEz-p
z59L1JUv@JGv?6Ejybwug>F%eer#s(1%6`}7oq(8F8+avxxPDuIfB%$uzrVkC&(2;w
zC2n29=9{34FF@IMrJbOlAm~Vl2d`giYf4V62Awm%b*p8}^Y`!dzepWtRJ*_A8$;KP
z8xbt*-L;-`Cnw*3De^5VKi@quapB?8hYuf0SQIR{qVsOjv}tXv+~Qu61?B(#RPOnD
zE!y^3t=YugojmuL8kWhG91=n+a_`RAmakHicK_bf$7}O*7(?uOUKw9ordIN7e&fps
zHlO926L*GaZrNt0C3SHBKW2qQ`>wsW?0+3t_qu0gaHwBVZ2G=hW}gy0sf0zGJVoGo
zaOb1PkC%QqdGaKvgM6vGqvOO>P%&_JOO!5XARe^K){nRShfidr<fqS{RaIW^1Rai;
zcgI2}c9)3#uZ#VlGh2J4OuL*_=7<OgG>B@4IV``-c{MydeDRt!K1EtT&!ib|%e~z;
zX_C<LUpz7v7gj#+_Q*{>)^kv~-=^utjfmydTeoiq9T_VWwDNq~=7)Q~-*YZ2+ZJ5w
z<m^0g-aNkg`g+fk9e0**+ZLAb!!cmOjp;dQ;<X2FPhRnNjz(A0lP4()Z|&J*vr@ih
zzGbo7i~HuPs;;Llxch^S^sRok)BRNS(LH-?-rU^W?(Ea?MnFJ7AtXFDRu^L;eP{Fk
zSHE}HoGE&06m`Egdh6D;rdKm6|IS|#x0B_1-t4wnzrz=NyI8s+c6#5c-R}-ujb6U+
zpSr!%@5X)x_IIpCelywjyLyM5{#*LCo&QkUs~6v_4)5R$;CUr)m#t@)A1;@>Un7Hs
zfB(kmdSx1a-bJl?CFSDs<fo93(2_5inVF7(ffJ|1fs*+VMl~0?qzeliLDQy&IX4WJ
zSJ(b}xm-x7(#$nbKtQ13#S74S!-v~$=Ye*Me*E#c|1oHP`k$YlCr+5aATKXp?*3H^
zG{*eq=H}Md{&THV4SQ?Ex>@u0d}ISnT!+km@gieQ)K;#ly>UTCN~J8UtPl77e&-w&
zHS6-;O`A7^Mv)b#R^^yUgYICSV^Mf$rQN}U2SJ0#OrigTnoopgWo5Oza;aytvbJu0
zwP&WbT5>lZ1IQDFg&ViXD7|MlmExT=Y0{F^4<gELJqK2Wu1+wJnDcJx+_}BAzrT5U
zxIO`oF7FFNOWzaIFZTDeC*C=tC!b&WRer-vpCWP7*%$x3I=v#whTm8JpXjsCt_OJE
zNp9Y{ZNcBg`~m-;B(I1p*7v#j?f!eI4|k6*?0lhYTsl2xt*$|;%*$_9M~}1rYPtA|
zeN#k&ruN%^R<4bC9iM-f=Bd5tT+SfZ;N^1V^+~A&CI)r?c~h=|5`XBAaKVY}hElx|
zJBw67y^H1dV&Zldu^v5oRKh5w<4DOlX~QIzM~@!8*%!C^>Y)S!hd>dD-s|e`fBpVl
z|F8aD2~)MdQRXF;IX0C-p`oFC*TqCd52kIdeDc3+KCixI`MWv6wMxp$8>_y)I{$yR
z>Zg*fMWC&s9Q^#p-`(AvSe%gbdwQgfSV~%&mFW|YT=|+0jD7O<??U<y9B=^DWEK_?
zL0U@Rh3`(06%tYkN#7XJ^6G@;!Gi}odV58s+$K$)tekowDKu16OIurZowQlbj1LzW
z{Xs`zUR@oYe0rKLs2jKH`o+cW4<A2netCJhx0m~qT9^3Uvu4doFq*l92km%aC8h75
z;%n`F)cfv!Fg!i=bjIz^Vt=OTOy4wZ>n^UZ{(l9QUB1b8wN&ic;%^hTa{Rf+|8T$2
z-rKKD8yh()Ufj<3^S8d+t<>ZA#>EDH^KZT_{k24-oo!=>(e!B!;^vEPzuxkfoq_LP
zexm;To7)c?)J@Xb+u5-qy|cf6`nA_rRt87xELysy4wNYlfHH+!pval|_VQ-4d2il)
zB;Nx{nUC3KxVXC~-`P?4uFuggNQBim?aYC5bFF39<z{C)r>3fct{8JNDm0tTo4^0B
zSyxxroL85Z`^zs`zWng@>)}C0O4mKTyqFmF{QY+OknN_;n+=Pf`DB<#MQ&VTS@A)^
z$k=%9tB3F3_ka0P($d=M>E-%Fa@Fe9t*<~^$3vDse#w+KdD0{$lLJdOYzR1Y>~HXL
zKhCSYvewsDmfGGu(8xS--n>5F*=7s3ZoRrPj-5}&AtFM;t-tKxNmUoy00#$#n%dfn
z*RDM)$So~3U9@;{sD~?TMi5G`OPOQD`>Vz9#hKH4A3oMyznAI$&vM7YPY&MMv9ekF
z|Hd0kx2ijT?JHZDiS2Lo2<caXKTdq#wf9c`!MhoEzgV4lnws?5@<55s;dQThJT)@{
zEx8$Hc<bFLox5$n)o%$Ad3lz)_wB2`s3|R)r*2{*0`16wivinj28BvWi`G@#dl#hi
ztER)#$ET;Df6*ePl9G}W+^%0#KYskk!NDQ0N>@AhzxT(o0tN;J22U5q5avMlx3{<R
zr=OcsxXQhv!s629%b*i%G({)AR#jC^Jk}$5=&P=-u9NiRt7V^_c*<CnoLDJWR|h(3
z-rdEeWl4z3Jm)XX7gwy%05#DH=TB62=i-fe{pO8JV&cN!>}Vaag^X&@`PZzs^AxnS
zxW3=7-~XZdjsESu)#h5-+Nw*GKKa%D{wBH#w43XR3N$cb)Dy9;riT35<)_<qudiE_
zdinLawTW97{W~e&!LR>w(zNSwj<@f9-?cwrb?g0CzvsrCmwR?eC}Lgg+izBXPgIC6
zVLX$%v@CXc@2mBvel_0zXSXHLMxwo=W1oP${&Uj}>(=otUAi==N>EU6Cs%o&V5LT{
zTk}%y>5tym|F@2cl9_LrZ8keFBBEo-5*5))f%(fdxZL_=I@hexY0q9CvvZM?QlX@z
zq(#-26~VSn&d#87g*2u8suz{MzIHHe^G@qy&rPJxr57LTku(M!CNyc1(86D!{j@hW
zBu)zM)Yj5ERQ>+u$E9a|fBg9IVBha|!uQ_Xx~v<wM<Q(X)w_mv$4?$C+PZ!F;#I3o
zJ+xXIrv1lw;q}+8uX@}TU+3fE=HV$hX$9FXdg9EPk{xE|=Hi{5orki;MMM^C-Fo%m
zt|w2P#C^VXZ@IrbsAmc~noLScs^#~LvuU8=m)F<UItK(yIMU*BZ(;uZeNN4$+FDu$
zg^yfBg}&N3xA7dD>~Ht-okV=1fy5ozMpzdgLdTq#VI|sDD4bwb_@}LZ`<nmiHP7{%
z%r?yr_&-foI>D;+(#($di$B`$AF#+YGFg~tzV}@DJ0_F;A9U9AKKd?ybG7kzlP#O`
z_rElq^?@V9>2Si@)uE={PdC-F@625Ml;6NmW$A(U^QK<<EhHFtUQAxTAGF@gYyF!y
zIY*8i^Lpv(;_`$`Cc){+!9Rch79N)^e{k0PzQ`(lUEQY)!a=?<F>@|3OwPW(Zsi0w
zpSn6byFVYCmshc{vnQXOWvX|(;!S6d+v45I6I{9$B^+#G{qg($|GsnQ{MujJW^T$(
zO;rW;+^>A#U3{_Q_q*Nve}8q>GCt+qG4t~7(2x)g-i2K~JtA^iidF|y^z`_=r|Af;
zTB_e8Zy%S@;8|E`7!?)u;Qf33E$=#o)n(QNim-zA@kFg(&c)4r`0w}o{h%$J8F_hP
z?=IiD0~%3JdV6c@A^T#NdtN0B;gyv;pQ!Ae?zXtGzrTMs+K%c#een-#-2;DLm?dqO
zmYwhZ*;`-X$MpTBJJzq=Dyl0TS88_edet`26o%r9&iQw~SRKu1IWPP9!mndtD_`ID
zNKdq@*(I64#IP%|&_K5Q&pcE2i1oM1PpmT2ih8xHYrcF_{nzRR(`7EXy10CkwyoN-
zB@T4R(xao@OTP*qJ)F_maU$*ycjt-2y>hlv%<Oz3tDZiS3JOk1SrRbUc=^fGAz@){
z+wWC*XI%c4-qh3tI?NEfuE6a{-NJ<nXV_G33dnVKW|oqcR#h*G$<5UTE&4ENd1}no
z%(yyity9UCJNnukHlD7otpTwiAyYogVrzEHFz^cwp8R3fm)4FBjw45oSj41n1s^c7
z&@?+MtA#CwSKe+<_`dU8oSX+=U0pp_PN@9pDbY8#ww_-3eYeX!j}q{B#H-h@RhOg9
zqAHaes`R&>KNG#XX3yKdwgz+0mF>vCz5jmW)_vz@W|+U*T`iuocJ1A`^3C<?Gp)Ek
zzuo0$ZV~oWrD5qZDKqPLlGj>Vy<^QkRNJ>~`_Hh_c4c<j=9_l~Pq0>;SFY>^6@&5;
zze<(ZC#-I?pYL*R<INmD*-O4xCKoht2J(ZhS6H~~)~%>5Teo`pIhVu+1WdTF>{MSL
z-wYo$QK6gbSFYr=E_+k(ig`^#0|TfnVPX=JWTbR{;;dO(CJ77-pmKA0Vb9H+W8dE1
zzL<4<x=Ac(Mb6Hmr5^+g7tMQgXJ@ffDKneJ_tx1b0=WDo`kv?>>zCILnLc^4a!C23
zBb*C&bqcF<U9D_Bal!*SJmvQlbV%vHzrR(NDt+P$3=BMEAKlv8I_Wan%JqrXtabn0
z19)QZ2<LBI^l|(ChO<{52Au!a|J~E$o3B|gyOq(u%Wq5Do)lhSSy^8&<>#Tw-Rmy9
zeGj+fWLPbF?bWJ0{oo!q4LiG_X(oQY&G+w~Uh+lhcgMZYUbfvQ8Y|5gX>?7ob6ND~
z&z}~)xqBvNUtb5BVGpXZT)bq-k-LH(sp9%^Q!cgdZ_a;nX{oo&3Aep$>@x(uGB~&M
zxjKL*)nn)WIl0&6z*qB0i~h%28HXH*G@H!}+S=yr-Ce*hFE76)Zm-nChehfJ!j+)0
zLmqj%7|?;jVMS8ML37cd5%q$-kZCf5iVq2$D?4obb8~gq#q3lHu`YQLu>2Yy7gy1a
zW&8HclfUL+RP@AS;rGJnda+KvzP-+-V%@CE{pXietOcdmW2@>vwW)V^b{>3mw0rJ9
zhVPgC?M3D6oS*c5soMKt!md4gY))oE%2YUcV(ylUe;;nw+I#x=+0>;Ok^fiy<y{+A
z@@!@K`aaFq5#Pl#w_Z^157j-KzQ*+GhOOJn<&TRp`!GaEOTF3UC;aFS<FZ>TGFbk<
z`p#hf{FdwT%bqWb|NJNn2`#l>(N?wY+O;ql%OV#q{oc0QX(#`J`ZQlpojWJCYVucW
z35IX)?rN_UuUyt||1ZKz{vY4Ijr{h10=(qY`8`#OSpSJBykZn_1#LNO&3X;aRKJ=o
z-Z;ADWnM{HnU`PE{$_T5E7OUg>#rw2JvFtXr)P?I*9qrdDO0Z%=jN`r-MMq8Mdha@
z1$!51?0CIyw}7~~x}oUA^i${0i?4cpc{x85GxOXiYl|BnFU#hbN$;<i<g)szlB%lf
z3Nv%_>kD6Vb8)q_UH6?~&^UQIBWRuCyE{AmzTe!O-tX=cr~XM~5%VOyxIG<g*7;><
znSIeb#e}o<j<=WRPY2glXH>=Cyh`0!b#&cAxkWnH*WD_etEd^dm1q9un+ZEhHr_tH
zr8c(s{@%4KFRpuSqNwP%cCkbcN98a53oO>xmzz)AT6r(W?D5R>c@r;n+gt`M2>~r_
z*t=urY#Ya#nmyoxQ)t!Y*IzFg)%^K*-0$sm#q(jo!Ogk1w|Tx)-Szy+?5o$VC7qt8
z8&q{t#>Zue7@vXSE5%>m#b;Zc?loPacF{iROxorrD&I8q^p2^|uThFwe=%c2&P}6-
zmv?nm&6@Y^R&a1|bNT(+>nr7opPe~4!!TJzRq0bsWo4yP>7wSZ`+Q0SB-jm380X!w
zSjecj9DG5_=HI_S4VUW%5<DJWUPU|3Mf=V$V7$ECzkF5u&75P~a&KR_bV*5bYIP^y
z_Ki_%Cr$ohqjY|*xn2GuW*>$JXJ#4;O-3&Xc5Bwvar`=|zq{s6n$g0C;{FHIjw{YH
zoBICz#<1Jv95eEEeE$CP=Ha5BLEEoqI61{mVA)`HtNi~ap(j5WbK=FmJf81hA9Szn
z%RL1fo0zEewZFeT)UW^99e(ffmD_v2->Z(;U$=Klozef@%0g2oOi)-m{l$X`2M#!7
zI{T~%)2{pTSe{#ciPyZ<D_3%YMmLtcWq*Bp`|F1ddoQM+&yS6rJEg9sck#RiW}l8K
zj*H@N`}+7!dUotnu<CGGT=@62e{r#K+1p!BFSOlWAHAbM@zJA4D$A5U<v2PzItA<B
z{dg<cY&K}HeTI+PL%Gb%Owa{1M?zfYtzNW<DSTaw;Hs&HoK{*|UMtouS#sp%)|a~;
zJV;ph-Sq3%uNLL+=EPo)+g-++nwrYDe&UQ7Csv-0FFviiUBS@s;!3&R-rgG<liR~<
z3blWIcUdlLKC!}j;`4LT^SA%|`}=T$0moH2`?@<T_iLkV5IgZ%V!2=Y`L)HnYW952
zVVo6TwePoERO$Q4;cxcbcNDjExGFP$<F)eroR>?PeWc#*@-zI!vHoHC^`IYmF*-5#
zqg~zIz29!H{G0|FDY~)0-u~9DTT8yFUDwvtJ-WW`tM;E);rl05)hF+-`@7_;l8~sl
zxO&a{N7tuLow{(_wrdZqdfk-2J_nukoPB-WQP56<M~{;3`QJP|(?<<-9BahJB-Wzh
z;-z1w{=IcSc&3lqo4dQkwZqmp`1$p1*|&(DOL*s`b9Wg#PS`OrGCGys+i|hOrv1eN
zhRFIF%SUs|?-jl}@^i};6BSiePal^jKSf+YYorb{d*1nYYjgeox|qFHp*!pp6&a1w
z&rO-pabmNqb(zl!JsX>tQ|vST{`%UyNQ19F;pffvIbDk^<~BBbe0+TIiWMgw?gHIS
z_2a|CyK&Q}PE{4+7FPEYS@k&$()L@iZr!n^-goCmU7EUSlhK>o+xd&1mDFx_^<Qu`
ztM!!&yFryOC}!-#FJzcVnB~m4pvl0?%M03BwjywG2xtz<1sS{(`to@Gp^`@uYhvg0
z+}l)X+cSCjA%lId4}aP+F{!=!rnj(M;`P#7D>57wGltl`IdSX4g}0_%`}ccqI*@Yz
z@42ox{VVqj>V%l)|L6?J%{R}vVer!S^XJbWAItxjIPlfkx_Z_^=k`Za!{Y?k)jyk=
zUhwZvWoKv1`K+yvE-m%;yDNNCbgm!hjt8&z-cL04#`W*mVe#bYQ_H)cjki};2G20f
zo_2U^VPWBl6)Os?4yS{L`*LnJ=|*omkYI4&xO<JojNLY0uLSRSyX|&MR(E&z$LIF{
zBa4)-XXoX)WoBwdMMp3FUiM7xHfUb}sQ8<4%=Su6oqLaj;$HQMIWh@OSDZWcP5gYU
z*X@a=)Y~~he@fTMB}|$<ySw=LInL|F8yLT)xh=l<P%3=?w~(+fC1qvj9sBD4{{vM9
z76Oe`y~~!VE#$q;V32pmLR0cfm93JJQb1_v(}39QY;7$qErW~;3YwNxyFvTCR8&~L
ze*MaK6|^Cww6v6i_wBC~(5|w}%l)nAXsW5P)&BZYxMQ99g_k7}`)VxzeeAEdFrA^V
ztjug^XlVPZ*}K>6%@V19wL0JKRKET^ZORmtKUFg(PCUq{h8&?TE-rCy!a`jK<o`(U
z?yq@uOgv)kivLgj1vVyDPj7Y+vA54)=WAQK$Y*NLuNK2^u`4b+e*D<z+sZpRK5cWl
zed8jBi!T#57a!;-5UYM)C@7JzNLsA@g1w!#&7URPrA@O$YHDgO+`G5VtNvoG?z<;v
zY#SIrH)OqeljE7W=lq9<hg-in3anIARCGMWAk1)x*=N$ENgL|_*J(=bJC|a_DL>(z
z-?=-|x9{B1sacSd|L~0Br{3P)n!4SFX+3l6g#~s_ywS(6RAhOPH_9a|GdI`Oz5TJg
zl2#W}e0;p9(A|jaY;91DA9Ma7+m+juzh3uW%{prReh>5PvuYvoGBQ2Y@AryZ$v*!T
z_`dMRhr|e0KcfpTOZ;jld?|Hq;}KkCUHWRu7M{Ix7ir8eNNhS>YBrlUGBVP9@3Sv2
zFFVP*Enl|GD(3QR7FJf!$>0~Vw)%ao{QY+O#f0N8)#rJYC@i{}Gi}b2=Yo~*_LMf9
z+>m$})Nu-lj*IJi^eE{hTH)7m;%?3JbM5EnRL0unt=-kOOI?2V%MCn_pRCMs*?rHt
zwCnD5t$lT?p8n`ryZ7w6*CLC5u`jq~^>%l>Z{df3lDYRiTI_z8YcMh@ZREKA-d@(a
zY|ZZE0DYs}TPEf13cq5&)i&t-n^lkh-hATK*x2ad=~-CLvp&^80@NukKd$g<TKanr
z)kWt!{T2z|z2SOguJ?33&a15K?7K@84mC2fU(m9!ymkM+JZN1*0`se@E@o?XecJl`
z$H&K@7G=O%zvYKNJv}XWKwo5q_{w$b#Qr@nva^$`tNXO?f{a<tjDXm>x_uV}Om}VE
zn0(wxzd*~Stn8a_yJLy@gC}mFf&7{u1?{h^W`pLZKn<U-8Tt9g&&{=NZIi5Il9!iX
zxNDo)@4Oiw(v;4}R#)%-u))HA*~N@GvmEy2-?v*|69;c!LKs!MAE?*!<%X0@?=OEg
z$LTY7{mV~<`*%-c(vq3CvR|I}t^xbI^+hLbf0x~}UReA`&b0kz<@wEtPFjE7#btf}
z-@5Muf5vaORWkQ}->v)o_FbRD-V<vgH{X$Md{NBF$$6<tR8(}~&Yd?O?po;F&LwZ>
z^<>4%%gc-XH+KaE2QPj1S}};bJVp4c0BCTjv}U9F)+tk`a$aq1ZT0lKv~|@gt%tt1
zx)vpzoTSRZ!!u=0*NSw(%D;tIv;Cu^r9r2~#Mq~wlW}o%1=kec-riQX*^qE&M`6(B
zBS(%ntiNt;qp@=FV&>z0vY?UjD>i$l_V@Eonlwp9&f?OwYi-8q=M*e0e@gdHojR41
zce<CaZ|kB%;@|IO+}TmMqv&bZg#|OtgDzZY=aW5jW~Q;KS~2fMMzybBzd{;CvFYjR
zvu4c_5D{78r1ag(&(F=xtu5f~RPFEyvuAf7IpT5>v>*r)%n<U#+$jwVEdPJ;ulRfI
zuY>sa+go$)a@;*p@#Eaw|Gmdc4nIop+0823&hK$nbi+Hr_I2A$O*~@%AM3tRIrr$I
zEFOjix9sbw`^xWd-nV`iV#!l`cTMEx5BvZB-VeGZxm@H^QS$LVQM;6h9=y%${B8U9
z@BeV`g8t^HwI@!VJUB%&SY}=9jsnGbwcjF_8w-@Czr3{cUEhPNpd-28ak!Kf9<}gQ
znzUfswy+iFu3rx?5?b_{i<`Uk)vqrvl`TE5&$+q8Hu)G2XyC=q<;vz6K57eJu31<0
z*0Sb@!L3`jTCzZ=$$xx&+}qFP$<3nTV(@kfX<1p&^^2Zo7hitaqHdX<lCog&V&|-R
z_i`Q`>2xYR-X~l9V*dS}_3QN~O`6nF^d+qL`MJ_x&p%!Ew?BHcTU=GONcQ4)sYUhS
z)xsB_uUodvtw`v+fTZNhE9WnQmd;(f7S@STJ_t)p3KIBn;(K0|@8SG9zRMraNZW~h
zIsBj9_0h=}cE)K3ElPLYy?*=Ftpwwp59F+^&#&GzQ`Y*0Ps^gmlK1DGIe(tNTU@`a
zoaYs5*xIP4?>JoI7hcRT$hxAD`FGRi&8@G*^yAJr@AE7L&7;pSOui#~IGb12N@V5A
zmGAl-Q^dh-cr9)1R?u-Ns_KeNpe0+cUS%zex;cCP?x4uXPEaLyl~2-$<?`~|{~7fs
zZvXV;`n+e)(o#}WIj^?0w<rJmlkc}j{Zkq*FYk}<`~U04*jInc>CD^*I#V#@`mI}C
zpl(^wtb42d=i50QP61hP>C&b3e>Q_w`HF~G+{ym)<Ku<bU-_<oO_S<n^PZ*y8b>PN
zUwyS}`@Je|waK1IMqfMY8V@n5Jvu*kJD&k#!<H>34{uGICidp$X7?m1lo@s<rB5RN
zUS>Zmem!TMzQOFk?@#y>_7(h-=FeQbNbu8Zdj_fJ+jC#C9anfEzQ1(Ev0FDDeA)Fa
z;Lo48yEg>?WmJ2>Al$z_>#7zD3(F2`w#to1j<~#IRq7X!m)BoA{RM-ty}do(55-W;
zt|oW6$|H9T_uTrv|9`DU*IZ$i&O1GzMtjGjM@gVzWkpj^k9EhjP-Y)c-Va%R{q@F#
zgG~EoDmVSe_K%2|@kHf*$&(X;GtQ<hyv52bb|AsP!_Vc(&NFGC27c?eZ)FRA-MA64
z@S)hZj_z*Zdp`50PHpY#;yT$`wcc~G8s}A6+o~_x|LfDz)N;&bJKJuF(ghv*y`?T+
zTtuYB`u(2EE9JIs-TLFhVSZKBBHqOpITl}hQ4pJ(yY}$^+N#+L7AP#-wQ7~tNl%;O
z7Zy5STpw@$@YkV3P7n22(9-CMW=*c9`fv9y9OZlaNhrG5_*LBxjWwqCZDg)k)T%Yr
z|FqWdlX<hGTe4|`_<z>k=I=Kn*Tsm%T^8)B|9)5_M^<*j&V+_e<MYNl-6A3+Ks&9=
zk1Oaey_)s$h_HWwzCh)YmKK)Gy`MgRzIgGXV#w@y^ZH)A$jFTB*q3u}Pvs%@J3-$s
zUAknDdP<}mbnYa0*u>P-bj6xAC7?4S3mZ5+%fG$~ee(1v=T$csmmMid@1|;p7reV;
zx$xFZ<8&nz6_+BVMe~k>w_Jp;FjG=;Dw?%ED?8gcENoi9+Z!8`L07w;?Ch|ael_dp
zxw+PXadCQgK-&q0glng|Ef)MY;S}Uhv5d^jiE~z!cXf9QOF4vwgtWYR^*Vmv_U+rb
zb05hYr}6lQ794tUaq+|%GhT#%&KO>>WlM;kg1DgMk&E~4_05_kC3@+L%)x^Pok~?z
zRVPiZ;ByU}Fm2kikbcmGeW|Iblh9@>1t%^K`142b)A96$oNs=`iJo5Sb;WKM-?d-6
z@@<}3m)kl0|K^{;ZdJ#z;=OFS(x0nmFMN6Vx*#`w-VNIWeV1Cw>(6i4y73^Z=eqy-
zuJiJLetHV(LYMP=a(aDj?co)Hi|@!bzi3P0GccU#bLjUk9yaE>kKOSOiyv+)nxt)H
zBxL{RA^%<3!`ZDZEf1F4|6RE|S-`Soy@`vhLt5IhfV&Nh%s<*DE!lK4r{ewI?=Aki
z(|@vGKPv<7-)L!p&%U42wjy0iL&L$j`Ek6&ixR6Z@9)RAy2OLlaxOoh@~xqP;ZE7@
zTrCx)Pd=c7oXX!HySX{Nwfe~M<E#G}+a?}jdBN&$2U;)RCu^NxHd}T1t6CA)gGV}r
zTeJG*Y`GXtoI2HXGNovTovCSPM(nRcdn!NAkvp_K{k+`5>*3{`{QTmpK0kAm`6f_%
zZ`G<*0pZ`z&d%9$bVcCe3)|N}Hve67ENNrH?{9DS);aK@u7j9peu=lw@x=W3%}E9&
zmAyX?RbHt}mtEuAd%xn$1RF8I=rY9*yZfDQ>%V%|t;xmnSWW58`}ImcuGcpxRTzY%
zzsp=`<t{1YR$krvmaRGV$^uRy>l^Jc-m9-ZD&PNm?ghp$m)MzBrCQh4#lC(g;S&4m
z`uh1F{?0a6DthoF{aC+zKf8QQK$MtL^TCGY^Xq1<f2(!zWyz1f@9Wq9N__0Hsc;kH
z#P-#zRvqdTR&U8lPD*;xwlMDfg@w*5R;&<MCvUs!H^0W*tJkiz-HF-Qd9nEUxu+N8
zl^D`COUl>(*%*-f|KHz*mtU%=|7tp$2FU|&Zf<_~__4C3;KcN-{Cv>)Boii2R=#ui
z{CWP*&(2Ps@#+{86H^O&I)g)Gq~x}|yQdV@gjCek4;M_<zqxzT<jKv)j=3#VECTHi
zN=aFAxb#b?+hW1;`?cmGu7d9Zqocc-+4($tmaem_{l#&$({Ju~vBt(m1F2r8t><bU
zK7A?TdhpK9;<>LbUb_am(sjYARbD|_7^QmKltPYQH`h1LzB51Bu3W6t{)bu4THX5<
zK88{c>+dta`1~!dW&bY8#{L@qecbQc&cC_+(D--R58e3I2lM}N)qZ>9eB=Iq*26nE
z{hpSdWDs5}c5B5uevi#DyO-68F?elw%{C)K`c>?<Y38r4ua}=!{m$~ouV1^Yxhfkc
zD!V_b|M$Fphj@og9JtAS?%w&I7o7PM|NZ$n=~6)cvWpoXZr}fRO|{ysTG=)5!{zz^
zuB`lP=JM`PdD@lLTefe1e5jTCU0<Sk_tB=<-DL-}wsKuPe)OoPpUd9Jx;i^Pc{`mL
zd0E-FlRWb+EiIj-XFPuN$e`eXgQ$=oV{2>ch6tT^eTmy^e}7vDYVL%+y*}^JqogZW
zE$upOZER#bJv~7=$mZ(Rt3R&q|M&FE?|VN#KR<l`etgiX*|V)mSAA%!dhqLg8))<C
z%9Wl;tL`1oFiCoIV<X@7nP<~-Zf<gY@pHaa>8it~CCSZfyoa`AUY_%6;>3xK-qZCw
zy_T%oSNogm>eQ)IzrJD=?pnmbUw`t{DJOUL_9rg$l-1POl8^Nit^(cQ6IcD#6tr;?
zOVsTvzth>!F2DDs>D-;m1Ao78-e6{W?*~&a+pmkAAL<iio9e%1xBNN(U+GExKXFI<
zKlLACx3JvWcTS!yRZq9=>8;S^zf0Vu@5*m@e8Jg!=?}(LeHU0*cBROAyGmxg+s*EK
z{@+Q}*OjX;E_Q$Xa{2sc0>VXJPEJh!zHQ%s@cjAncLO_isTMbQ`uX(*S5L8%?lLHT
z=94*d#dkvqo*!rP>zX4sr|q=v3cr+L^5f_E`aV`}u^rZ269xDT7RIUS>+{bx%RQvM
zeoxcp^z(;66Qn`YK`U2kKKp{s0a;<Eq{MXb;>Ah96Q!ySv2EC#em?2?x>&!zXMAQF
zxh5@I*Ew&+yjiofEIBWhg7&ZOtF;EDt(3I1MVmKYzB@5b%h*`>c%Q8Bs!)-mFMa3V
zwJd(t6L5El=i~)<QeN3kG~W=RV^Q)#Ag=1AD(Gm!tJ;Q!f{WdHCrw#Xy>H*X8Fsb1
zf<Z?oeEf7;A9U)$q@b^UD_5>`3VyLZuJjN0`xh@VcqEOEJhXasOLzO7M_2AQn$6~Y
zzwh@t_y24E%w%L{<GB9r{{Hx+N%P#l?99&2K76p5{b}1rgY9?Aq<PqygKcl!y0szk
zFdOK4)*vlQ(4yh`|8-NQOxa=0g<56?_KSWv;QV3#`^MREmn+rSOZ#m&Rv&1rHQMs_
z=G#f7CCuzMOXu#~<MUMIdgh_4_BmH$qIzbvUq1v|4z(@E;d1=H6~AWP%Q-bgv*PL0
zZ~@7ee;&xass&w(I6b~j^5DUP@A{llri0oFF=j=#U~2*PMny*#etQ$Syz0f*Dx1Gw
zE_?X<KaZ0xig0mZiL3eOdS<5a@w<V0f;>DpK;f<vv*W_uz>b!}2F|Zq%l+rGF~saD
z;k>;q7kn1{<>mf|bIf*I-VC4VqXwF8W@TkPWIJinBo#F!)4y-?>kmuk?`fPgNvQv}
zM#kowA5N;z2h|^bzG*z1oP{UVUK~5-77}7%x6o2UgJa{yjan*7zaDK}zHy@<=!~WK
z|G&a(KAlw0$jmG(-n4$x%^ZuG9|oYIj62F^W@3(xjzYn;Q;#M&f*0{g^}2mMsO9o5
zW%JE~XJ;h$e7WRpQSo6x@cNq!phbi`i=TUWrSCsES>4)n0s})-RMdvb&uO5Oi8C@X
zCQLa~Db~#z8XEepFLC;V2MH_XC*1dmikjtp?WM1Y6t9?GjD|_eGh@(AxpHaGyc87`
z552eM;^qeJ5<c0vZ`Hni_a572|2XsDU~_A>v9U3zdt~VQT}nzS!Dwd8rm%zrg}l9A
z!<PRpDJy$)xBULmZMnDa{M)yG?_Sw<e))fY-V0o8L_aj3B=*7L{)71+H_eW_92wGa
zt6jcf>8n}YL4V~}i{@6}FFhHwOX4@*`b{x9;g*~We*AC{7FzU5YA$Q#irN=-5&OUF
z&pdstH=}Brv(FsR@pw76x1H7fzBcH*h=@oF=$QE*U)R_3f)=M8SKM^_#l^)-`M4}A
zKP|azYa+$F@B7~O4}U(N?|y$@t?H6R_drXcK!?&!nmqZg>``ssc{Y;K+j1PUvR3V0
zEMV#S{2hbKx}fOj-@OOf!q>+gy`8_mm*4IO!^x8;CCu|=4jn#xcglxdpFS1s`FzeA
zbc@8hL=!2{3HF^UJ#<S;OF>6#I65+Nad8O<3N{`&;-aFWqM)O5X6;SA*j+94|9{^H
zwO)5!KQq&K?k$&0{fjRrZrr$Wj+p1F4L5U6oILsSls)Klf`5O17rwZl2s&2y@$vrS
z4-Pip{dGUV*_ruX^?Tbn*5&6`+66E3nK<Reu~Vl`UATAeT|sO~iHZFjmGxIHU26LC
zrzRyO1=K_K^0&9QUlX<Ul&-yT*P?`ri(EnXp3c4ZB|adaVbLNb6*aY_Q&TiMIs*Qu
zv`VjBwd&Bx$?6j)Pi|hZLSs$b-dnnsGN!4gM4mi*wrZE#e7jnMq$3=m*I%qvQdTys
z{FDMZvRUw5;e!L9=`CdggMcKXpGiqc`##2<j;sFmrZH^wRJ$i{K0Q5cQS^l4)923{
z%iczTT7p^il5G5PJiTtrtFOK)SbH`NoVzMNKLhRc(pvJ{$<>wB$jB%lBBJB!>hRq;
zFP^k;3I_xQJ-QNb^ZXp!YO$qDm(DOs<x=yX$Fnz1UvXh=R(AHpnKL`zyvZpkE35l=
zo|~K7u>N1oKVBcy;ZYT@K!Gn$&L<j2U-))zou0n&^caV;f3*dEo#DRFAMoEGfZ>J3
zulehFZUjuW(>%KF^%*AiDOO(6H~9lT#&z`d{9o{IrToEbm;Uq~kJ^^QlH>3o**+|{
zHeXyqqT~LbXXc<ilAv*mh0OXVf4}@%1-h}1-~P{r+ux%FJ2|+xoI*lG^kR3ZER8QK
z+qR|pa&U0)#^UFGYvT9Ifl^^~^z147p2W8C%lEyn|Nk2_g|mBc#nOY#?2jk9%S|j2
zP@bs%fI;|`Y2LP#E7z{&b?=uudU3J4ptN-N$H&K$e|&g&;bqKs<)XK@OhFsUfByXG
z_Z>7^w0`~imXIae*7IKlZK3)1_c!RyCl^;&MMXtMPEJmaz)GnP={aW7dNDgdhX}>&
zC~)*TKVyc(%h^o3gW~ke=H9&9+<l^Y>h$T0_wD=F)*q=O_T=ePMSXpKK|w(Y`#Kx9
zemUOy`ugclL5cU`V)w!~H#V-%$r3TlxS+rzYZVf-N&4}5i?3yK=gx)h4GahgY3b_X
zx{+g+`S)v;Eog_?HU6*4N=gO4-)?_=|Np=3mqCXtZrZ$g;@r8tperH`4F#3mdK>}*
zCbTRuzjo_Z*Q7~8BI4qUckK9~y`J&v)vK%4YDe#{`)iPLLO?`ZeDyZa^(Z?k<6Mo?
z&N$T7*}Z!8s^yinmDPub?ea+{C#g=Fd{R_iUf<@xk*uwtirb?6oeb#2sRs`d9?FET
zk8`d2_dospxy7&7y|;c?|8DQ4t9p@fPgtWX4j$vKV0`c3bl{4B*P|BQ9SeO<C`!&U
zuDtXmbJoerTV_^X@|(Z>^c<67qq%mz*1ne}E%B6aYI8E1CBW1+<*3B%gyuabDkkc9
zU)y)@IsY-M#HQSzui|1)*6lraaiih>``>?m+xl+R{qKM8O71Ru+qG=jvWNEeWp8fm
z&@s@|*6#lK`T6mCd#g8F)fW^P$kqLLcw=vMc})4;Qp4n9J#$jC^YZ%UT9+R?H`n^{
zi;Ig7*VnzdvC&Z5ptGamef525_kOvvo{kau`T3yBP(UZ39Ge;*C#fC2?#%7#KkweX
zyRox49dv%l{!f*MHDhCAH`f3EH^aI-FV2Vo0uHb$PVAU<{!ikO0}dtjpYC3kGrLlv
z6ZP-y-oW4L^@1-;r9a87{`~&G+WTS`7Z)YLms8X4|53YqUA(#7egDE&H&xQloVk4?
z_WrM`Ie#|)7b$Ez+hisGBTMD=GWVnTcP4L_5pTM>I{bL}{$E#bY|D+Vc`SXuWBL5L
zsw>xb7=OHa_3BYy^SdJDcM9Eo=G*PPP?!*+xBJbeIbt(-czK`Z9RB#})2AK(|NTyW
zeQoW>xB2zfa#b%D&dKRIcVwF1^5n<IdO_!a9Q*b4b?pE7$tP2cuC0w0e_#8)`th#U
z>rUVND|w8WRZYA>{?7yUkC*5F+j7BhQ`!H&-}|fDZ~3SR>+k#VsG~18Bcr3OtxZEq
z3v{vd(M7J^pxcK6qoZekR=@G>+qa6ZSHsWm*zhDKG&J;R8}HBm3Eg)xa&m0m{<p6A
zQ6OViV^R0xu>7$rD}$5o?Wr^@e|KkwX?EC^D_5Sp`Tg<9$;pKe4m4(DWOUr!UG5$p
z9`1Lnw*zF??EHO|XX56hRohqndb#}Z&*$^c7tY#fn0;*xX!?sww)wKe%VPiH;$oX$
zFBX5ik=%dORXkRtTTHi$m0Rq{mzS57r+Pg#3677C-}CKO_QvGneW1oxQb9q%m1H%c
z&K(ciq>CoJJ9F;Kj7qiL<?s9U|2e(?OyR7Jfni}{-|v>kFHD}m+}qpx@j)}cTV-Ws
zNLZMgtE=mh%P%$b^!h@yL|2ArO*)zK<@<N{`uchv9v&BWclRyZwz)+|M{n7(#U(g6
zm}l-o_JqX~ebgRbi_Y)8xjFrL>Yw6`X=i6yl)Z`g^GJOEiJLQedwVb5xFOMR^U1?!
zo{i<Rb91GQ)6R74+O=zjRp~3s>F!^@d~pF8xow+UadEMXZIwx%jHS@ovuBs<PR-2D
z?*8}hU*P`jlG@Vdd1s;<PcHGC{Akl@z0;>}>{+>Eheh7LpU-~Wy1sAPR|)H~Hyx#~
zul05xZ@s+p$t3SZTeg@~RaI@0d%SddTvzPwvZGI@$IDHRDe^os-`?KK+uOgoroR6F
zhre~8U2XaI_gxmdCTneGw)<vE^3P9CBgJRT*_3{M-i^)a{%2;HYK!SciGW-#X`I%x
zgJ;?H?d3myz6A}pUAXXJ8q<t;vuoQ^Jv}||)ct<@@u_~jB^w)Ckx`nvyZfIf>h_)U
z|2$C#rHqIz8G&bJo9i$0pFi(w^|QXdK2TVJ+Ikz)&(9N_KKt#ht=^3%S&R(~1mb^P
zn*Pb?+sVo5=YP(bHf`FReaCNYO7*^S{rdA98%W-5Fr4V)c2@q+{fQd-{p<2;|88kd
zwX$CHbbGz_s{iNDyZro}e?EH7z4<nBwfZ*Gw|}gUym+)&IkNiO*-O95-*ue0xK%v;
zOmU#xx<V<Lo^Sg9Dog%74nJR&@iF!E;y2TDcb+d`^imPpSoil=#QwV4IX0C>^J+ew
z1Rb}L{QTV9!VeD)zIgLSr^MyciY;4A($35f6pybdj48XB3R<)tu`MUkQLJS8)TvKX
zm^a_LbxUT6Wxc9U=bSs|gj1D&EcKp#?EC)zf9Ld+etL2;BO~L)Pq!ncrly7O_kKUN
z_xn9*>+*L!>GLYp;wm1tR{Z^X{qc#3%9YXQ9UiJqJ~_iE)$7Xj>&FkZazF0UUe{ro
zea$5_G<4zOx#B{dE?2HyJ2uC%IO$*$YvEDR@FTajW^-?2{J1J~b<w7ak29{>o||p1
ze{Ef?^(&s%J4a?-4o)ayeDUhlsZ7O#5vPx?`^3&KXY;mc(Pc>q35mEK;g8QAO_elG
zJ91{Gaq_1pCj(<+WkW+lL6oSd=<?W{OZV@~*Vfivyn9!6?b@{$FI^I9=a=tuZs(g@
zmUu4XPSI)Iz@VT>p9@d+PZY~DF*kPyW$NE=HVb}y)^sHE^0K2-G=mo{TBM|<t-W~D
zCZn$I?!`-%s0eksh=_{1DovEgoAdVN%g%G>&b@f`sta^#CTMBF&YhO)<sba{wf=vV
z&s;0h{Kx+{ef#z;BRl)_t2>>4EMEE^_;L0AeR=EhcQ(t5jb@(tp!8e*|BvGny_POo
zw=S<@;@_3e=e~ONYQ>s0HgCKC96WgN#p~D7aS8R0j&xd7eaVmkozyRHH)rytN%7n2
z{{GsdpJ!KkJ7w|q?dDb0)x~o%a=v{1Dr&`KdFkd&$=loW^-FrTPxV{=c-!r~?pAJb
zF{@J>X6NnFjEai-6tv*trAwc*<+rFzKKbx^NT<sq-KVU}xl(`q{=Inla`j!icW<tf
z$<52_n`!)c`(<anxmuU3s=j2LJAQ9R;o`Cfh8q$NHtqQH=`<)GpQ`FPE?2GdZtwSd
zg}0~8^;(*Av`chj?(J=Xy`U^}-u{0L=mOY@9x9*!J$3r@;yrt8K*iX%Z*KAN@g*fC
zF6HIlJC2_{Ui~j7a#M<DNJz+&Cx0JE=kNJAO_uS}%aSS6r@LFt?VB`dl7^mM-RZ{}
z@$vURq^l~2b{Ne7C4$`Tcf~+0!{UF;pmCg|`)YqHJvtl9z07~UT<|iVPR-zDpp+;g
zE)FurMM-e)-n|zuUpD@e9UUEQVruFd9DLcb*8blnP>IxQe$OKB{p~-ieAI;1{pM(t
z^dvSnH(Q>ayn2xWEQe3`ar?Ub-+B+fSt7FapTn2i=Orlk{X1FT^Y86>_pi(UD+s0E
zNKn^ycE0#;ss59)GsYh4_Y}Dt|7!a^XWryJD>LHq#Pj*L&g-~#|9{9A+s|Jj`+ehg
zs%8EE(>+ncetYi~i`}nYz1s0|+3ZKlX6H%$+uYaJ_u|znsW^4xz}_<BJ^D2dxu4(t
zDmHcM)W@%GUE-BCJL1f58}dTp`QBBlR&l>7+xPjL^<&%jmHy|BY3u8szZsDan&8`5
z^77Kd|L@+v?|=91T}FQX`PX}r6HT5vot~!K4N8ZWKEV|)OMdl8JM=9T)ehTHd;Gw2
z`~N?k+&k7rZwKwS<Cbl<2~0S|`tYcDyv$dLy?gh9S}r&C*Z<G#w+xk;=(l|F`t|yt
zv>0^2C@4Ix^68GKic>Sce*K!dS7FQk{r|(oI(yBtudnMB)eh^qS+g^vra7kS>C|wy
z*ja`a780N=dbpi`{<j&A9zF6{8g!W3`S-71MR5T|YNe&6g?CG@Kdqg&ZrwW0XeXw}
zk*=<;Id^xNrk$M?`a&ZgROR(qzw4;~(Oxf6`0#cH4==B4b#?VUd!M-;tZIUS;jyKm
zpbeHMU(T31b?U~ftE=YpoqU;lZ;$1-cXwx(o^(u3PJVM|r|~r1=xL8rc5W_we5~Tz
z&Gh0hgNY|o7A;<^Y-MHTW*esHW$w0W#R?6xygL&1KMwL2*_Fk|$Di}QF>BT=rO79I
zDjyzOIz3Km`@O1c(AjLKZa=q<jg7r{;er4!FK?yf|F>JVZ+A~lPChf!IQ`5s7HEq4
z9QoAUPOP)*RL1{D@h)>7T1|WBF4x!Cc0Kvh|IhQ4O_j^9Px`ulmo?k{6M2gd<Se<K
zD{--~_Wb|sd6V~OPG?p7YrW0=^>Ta3=Hut~U0eL+*6YR3KL5{Gx%6_*+4D2!-um<1
zY5Mz1ObYg0-QDi72_YWKKZS>fi(7d)E)81A{m<-#`gZ*}^2hvjWuKfpaKK^DpHHWg
zjjpe}Ti`#>M$*>SHaRNJsQlfX?OVEx{>fUEWcciNKXz$T>glA<&(0=WJ+HXcDWOyp
zJkL~UdD*7?{CrUQGSt;yxn@nz?svPiyShHz?|g2@x6?fL)|MY1+U;%Lo$~h6)YR<U
z{eGYIv-9)gUualfzH=w$1;_K0o10PtgM%kuHoU$*-d^pz^q!TA7AfWJc-R)$`*E@S
z-wdDl_&KXzy?Pa~vnX|8@}9N9>(3us4XbLBdpz><^XJ%9Zc-@LkKJXmE$61uv!|Lr
zw`E^n=j09vYleo;UPtrq2v7cZdA|E2o!zUyzpt|FyI<@6#pd7PIcH<{RAl=6{q?`&
z%dM}L(w|F&Qd0vreVnyf-oirSuYT_N>UkX<i+);a7)VNWom>Aec1z8d`#mf6EJ=EO
z*YKtPKc`Ag28ILw-5NQc?*%n3^Yil;CO-*{jg7ri`F!p~ucchFt;Gc&9vpOXKhd3f
zdfL(7_y7O%P&@uj(`_f?V^4Q?cTmf*wQpkh%Mz<?d3U8ItNBVz{(0xP;`VFn<K^Xl
zo^W5ZZQHgBf#+82*kJ)u;5|)8vt-Jg85yi<CsT~p?RvFpPH%Wrl+^0*_2+I@^qe_0
zRU0(h7C9eOjZ{2r6)&2h@qOL?f4>TMF9x+37b?#QD=aL$Q}g+3YoB4#@jhAY8+T4m
z*YCG}zsLB}^NXzNTt3i{Q~2(6f2*e2|LgmEpFGh_x5-<v)-<aA{r1Igi|2Rxgopb*
z^NTgHR;&NGe(|&K|D9D<f7+g1d(!l}+oCmZ)*S!(zRJ=lc5dZqLBWZ0j7+uO|6c3i
zH`i=cVOyX1@y`4IBDU0j)K|KEzy4Ws@X8hc?w)tKs%|H0cr06ufq_Ad>HQRo_j`Xl
z>Td0u5H22D5_qThylr6Bv}tk2<{vwD%*p-4&eGS{M3?MQQ9AbZ+_RX9ZTa`*X8J6<
zVEAd-o;^12c0Qjs!?O6<jI%H8_;v;c2Mh22IeWk4Z1eoSMT-_W9haOKq9wZheqHsQ
zg2TM5mAw<ah1VWXQA)bHDl{-Ma^~cX*Ve^KtE#G6N_J25RuL+E+-u&K)uTSILWzx?
zy?Bbo_fw}&Cx3o+wzco$Hm=BBhC<WhsxsF^Y+Q7~&~3?u?N32v!uNaC?`Meqcp9CZ
zoh@Tmv*UsxG+ZC-3EuPO(~M8|<vSiNoj&*L4N&HPwmZLnpZNUqXP<PsOxgSVui@AE
z`=nFf?^88T{+I8SFL86L$I<D!{h9p#ibLu@eOKCBR;yC9qtNH$qosj=-~TsQX8R>0
z<X-vz6~|sxzL}V@uh{#G-Pg^V<z}y0)ps)f$7+rJf7b<`<z!$eu$z5j_5KGspd<6|
z@2hR?n`q80uGdrjZfE+PcP3|FrW(!syz0P`6)QBh<=hl9zgLlbP)zLm{IxG7j$P1R
zzbEJgN2PJ)rzfC{Ewef8tkmVoyT=ntF1;+-^H}zM$M5(1?Vp{U9sa`Nxz0q7BgcBB
zAJ40P*STudDyQQoqrAOOw`lLs($ebUl{V|Cn)B$<qloQ!v3x=kd%N{^X-w0PpZE1=
zZf@?!L)`jL3<BTj#_zK+%exctLSp}-3rnSy3s38AKl112XKvZYYmObxwXFU11+=kS
z?Md;=+c&pnhc8ry2JwMPP1EEwpMS6S_kXgkf4t^6pPY?=uKZ5*TXx@PN?6^THu>k|
z$;(~NKL2N-_V=Z@lI2=G^<*~}6)o+>DThOq?d(b~zR~!9fIazB{m=i4-u?D>c{~4K
z>XiNe`#jFte1APb_~j&x-5;OL__Y1MK=8g#y&CoRb0>PF?_YQ=;PS?dzgN^3ecim@
ze9`T_KQ5^nK7GGm?&a3ko978LFg$QtaG>RLl-1n6{<<%VHx@iR<m7&G<)TH4ZtSTn
zzEgTVHZUe8=7mKH=#rF+ckjl&kgzmNKQ{;DORjy{+l!cwP3Et8z`QZ<?k<m|L9Kn0
zg0;if^?=MWto-!EaQ^P~>+{b%Z~5$~HMOhs^|hnN?f-qOxW4<IsH*DC{~PjbR;*v&
z-(UMC8Ek-xP-|cDIW{)7N1$2YzQS{1>*H)+T{;4a=8s8@xwp1thP;=bU-76@LQ3jX
z;-WjZw`5*k(G~S6(Pm2C9AB-eUDogS6yKR%WMXP6YUSkOGG+So<9EyN%bMS>`P@<$
z=c_jP`Q6{5&^VFs7kXI|^8eg&NNI7dtk+RZ_-?<A%<=bC^<Vy+?k}3Q@XOrmN4MnL
zd`X+=#b>6aTYvudCOuxyDbw9gTHhDFI{#mePxXt9Grm2rcmKNo|6z^2|E?<q#(n(u
ze97g&qOaDApB2}Ol=lDgzVhd|ednXoZk4qc9we05eYl#j>+dwd``4bn-><Az|1*2y
zEZg*wVrB-07=|t`S%y!!udb}zSo-=JsM!r#{R-;JOUTIRl&o2E_4@VWXU*@+l$P$y
zKA8HZw7lHCva+(Iv{cl}>)NSPryl)!y}n<2-HxOf9R)cF35^mKiLkIRF;KpVsr`Bt
zJRGE7_pzI^wtl`zW>C((J(gnnaWNZsgn#ao=32OHnOfM|DACnnYr9^(dgXNd<jP5t
zChhomOd7O%;^PVB{v!vQ*|}w3&XKXN+oRwbuy~^1^5na_N<sU`(@X2Lrgrg4n?11*
zeZFedDy?<<e!W`rU-tH`TcC3N@j8Vk(^Z8!Z){5S4haoCI@#YY@`Z(<p&^%#(!D+N
z>pwKh_kc%bzFhVfw>oz_D=VwZN6lF8UcH)7XT;vBQk|$R8lbWMqw{R5xnwhs2z9!|
z)ct%~_;%}cx7^&^g^!^Td!Tat8{7B&k4{f>f1PeG%Um62`FLZq@9{-ngXe?l)xf`<
z{;n5Q7vDc)9vCTkb^qs=8hhWhW&A%h-}V2yxq>%yQl|L0{gmBr_{wJa61`cnPv7s>
zJ$1i4I;E<5@%x?Wi@&c_Uz~qCc;c*J`K8zYM@`xH_?AaV$g`Yt_j2v~zy1HS-0;J%
zdxEm_SFGrn<zH{+Wxn4!U6O%;;aoYF&yED2`F6ITk_=S#Pmiy&+?IdeZlRd9-%KM_
zv)o%D7mhxDa&C@g@uSJ}|D?RRw-+>_xDzy1<f9h+B0@PRGE!37ET`k@>Tq|fxq2ls
z64$k~wI9d6uL=j3ced5vj(mH2JNf)PTj6B|%eQPXS-11qtcdM-bMM|vWb#;k8I;8%
zwq}K%nQvboqx0e1a!?Nj)VHqw{;qfa-#6)?Hno$x)#4N*N$+VoohyTvi&=Svf$AUo
z|3A+!-oE|&ob$2!YJOIRFEI|xy|cq`UiG`3;7;bB<@2htV#H^-?1?<LA@lMw(3qFa
zrxVH-Z{CdDptE%8QqVw9Veqa(vy&-CX8HGIK0iO-?=D|!5)~E2C7T(Mo142PW~WhG
zTida#uP?oN_3Fm1((E_4x9iK*|M_T9@W5fA^4ze@%*-`WTeYsOiCnw`+I(d=7IE>9
zchaf*f0IjUUUFajc_3W*+@`Vx?`JMw{Ihwx>(6Po7kyeR-<|UIh51>p^}CFg{rS$G
zv|_LAulOI=UsS&nzxe-?_r?FOv?so_`fX~q^!*;apv`(xrG48cYiM>(;th8{*|z$#
z(Z2)xAc^GtWP90<mM^uhyPTD;u?sRzf2u0Xz;NKFS0ktRoK2fHfzs-lxV=_U(b37j
zzrFo<$y?vGxVU)X;=OA@<8-&SW+y*9)GC~GP*{1o*V3e$n^HIC+}xCrpWlByzTP&j
z{_j^%e1H4)&FT1W(XU^>ZY+9w3e?+OydvX|ZLNs7xVRP5oG`7aT}Qjck3Txv4eBzN
zy}JYIbN4f|^Yxtmv?%lPGSC^p$w#|HA3xh?8dv1ta-`kv%R-Bi7XhGt{Jo0Dy%t4J
zJa|$!OFQyixq9`e>hu^P&`8*o>(~2NyWUNHdgcCq(24fBx3_`DyS{w?E^Za(0v>;;
zt*zCG+hZ|JH(KoJ)2FR{Q?_2ZbSYwYSuW_v;^!rCN)tO)uRnL5f2w7<tE=nA%*)Gu
zeA~W%?$w{}eKMV(lO^u#EH0MT;h&}#D^>jbTra5e2dZI@Jb3V6##!6qXJ<gZeSAuL
z{hSF)`$3HX(17^1+}laFx8)XodUCSqiH5dzx2pHFBcGn0Uc7H#T}-_isDtq1Lc5&^
zFE1}>T-W5=`}_8KanIF-I%k;Y$AL$na&B(o{P~vyT1-6ecCnHTo&V#m#?Du=7rz~!
z-+j=zH{C8VLu1#z&u3rMeW?zt`yCtj@nF61$yuI@&rMvjs%ujAy533I>tyGpFZh_i
zvuBqz8{eDmgU#&88$LSl>?zb}^V{O`XML~q>G!*;uN3!hJ$S77;>V}|#qRdk=_j>Z
z=U2U?8u&9>zQ2pV#z1N2nPMjfhKA4nO2%^QmZiJ&$=OPQPV(cHO+ItC^m=S^(6oXd
zA0Ae`-FiLg{=Qn!pmCF4)g068FrC<4Ce!p{t@O%|zJ2kcgI&Jn!<_Thp>+punwp#Q
zPoMeb{(k#iyLTVAaaNkx5xF_-=%H3_&<N(^Pt_l%+x~vDd1LkWcTUG8ic3pNH&%Xr
z=5$=aJ2y9XWBL1gprlv(`<rX}^P9I%e@?x$#B*cH$w?8LQasPhv#q|PD^UCOYIySP
zZMm&|hR?jby&r$Oov&ZQb1tc%z@SgoTI_hgeE+j&&n)WxRLI!Z*+fM}E!w`_T)kLC
zRP^W)&&f%@zPvOnes<>J`c0cQ&FQJPd-?u-Kd8_;H`hA({k^@Gzs)5&U6cfk)6ez%
z{H)Pq^BuMp;Q8@Am7f=ZB3o>K>gv_2wfB9V`+m;lMSnp4`+7Zo{_&8X7q4EO8hY~h
zr>CbuDZkQViuFt%HPC5MX|Z00`S<p4hI?JUc1_IR{%;9r%Du93?^Lg)j~;dF_kps~
zBG>Lk%a*A<FBUm<;X=ThTU)i`YCawX1xVxnQb(_SQ>IQm3TjA$1}uJle(qk>6vtBZ
z>B-3(8<XAN+}NnhCvRu7ta$p=sYmbZEKWYy#JaKK<D(TTR!Cg_d9uH;v9aPoBRiL@
za=uyaEfM4Nb2=qFkd)Y9IQiwv&c6TO;un2>9WPzE(XG-oq~<|$VBK~0;-D0xAm`k*
zh9!?&M9$7NPb==b_F&<$7e99I?|b+E=Uu`3`ve7FYKOUhU2ZS!TKxREp)9B<@@?eY
z(|hpXL2!PzEK=!{wKn@Rwf|`U$`Gw(zO%)?e*J0)YR3I|)V+AsDy`?A4GL3@W@cn%
zb^ZPQ9W*`w8kQ<9E<Wd7=H=zJXx%zJ&`>TYvsQk77AeA;tTFkdOL6h%4}br>xVZS@
zl`A4|-@dJ!xqjO=vu9^!3Ku^+)A{SyuNA9TpFV9<u<-T!_x+%;$`>y>K-8NzJ@e+x
zJCR~^@%nY~=H_NY0|Nob)WVc$)7*?^_LNx3PMtaxG@5$#>QyoM^p{s&uQ+z>m_@~h
z1kl_{R8&;aC#zLUmZ)T9XM>J+%-5W%sjGX|u}DGQXr>RS#`yN;rf@r-Y}es-{`9XE
z0g;iCpaca<DWI{V&FSa+9zA+wqaqjo>-TTaS>vE`^9X1u*oleC7q4D5U1hj>)hdv;
zLB8P@)9L8e+m&%g^kr{YcJ}Ln$ajs*?2mqYd~7LOe`$%QVfD8+Gi<BN&dfAcPdhiK
z^4{GxNW?M}?0a>8ud(01kIxs?e_tm!f3k*d@21)JrJt7Hm393p{@n2Hk<0u4w!Zjt
ze7(#0{eLu)GBS=lSIy2|{Oa+3;neqa{w=Td7#JAbTpKy(G=s)+b8~A?hgVlu^YHPx
z`TP6x@bU5KyZ9~*68!k=(6JOF$)``B1_lNSii(N`hK7nxR`>5)8NB@163@wMZ~6|2
z_^D0q+_r5SC~v~1ZMJT8b$53!DK9^M;D7@U4-ZehzL=<}YhYmDlAx6u+S<}_0<nRC
zf~KaXf#KoerlzK1mIp1aT)qq%o0QnMety-zm+#-p*PXNcDl^4LO?je+OJQLlNUN@H
z@2OL#9zI`ia<cmIDVo7audb{N3<(K&v0uvJU`c5yul>5R(o)y_{Cpl>-oK|FXDUtX
zxOC}~hMr#ErcIk39=|+mmXvFLft-YtRM)j@*DNYOJ^Ao^Wn*LG3y^*Kp)oNsFH5Xe
ztzMmcX^CfGbhI?MDzXFZ`gN<Wt_BTrfjm}Pdi27D3k8gCR^B$8>g8%RSFX-JDl$@X
z>(;H}Pm(jk!^1(N@7~_tb1Vv#K!w%n)!M&){kr!_>i?DJUd!jTYiVgM+O+AD?)ulu
zeP#-&s;aX7lV*fQ?_whpk-Pl%5^w*1?KZqp#3#L2WpZHARqI86u30Zm`FpH`yCl|Y
z*>>|Px&MhJwV&k|*B}2@Y;8HS=acSsx2O4k<tMILchcX1fuVuBhe;S}D41$sI$2Wg
z{`~qsJ*)r!@|7=Nul9Scw*0E=P2c@;Powj?ue`CW^s?B;vuB_AF8NA}UHgA0@NAuD
z@%;1U?Cb7d)$7c=^dhIUmoP9ei0iScfsKR_tY#HIdSCpw4K6<djvP3!bM71umyb`i
z7k&8^-+k$Iy>3wH<<G*K9N6OSOWWH2s{8Wi!*9b2AELsNMf4-ZLjS+puDrJ@w(l|{
z1B1ZA1F$w2*!YAy5;j*PKx5Ju|DNY}=i#0En_>AWpLKQVORmR@9-Xe&=b=(0Z!({a
zZBhPj?u);_OuqPg^6|}jx}6;w`*JEn>V7N+jdpdGTQe{)_$a_fe!zw^9GiL2xfj&B
zTm1VWyYl6`bH7@gymc~gQ(f|s^)bRnr?2l=wDa@v_=(3KBz)PwN&DCK{Q`Uc|MK}_
z``agFmzBF|%CA$Vfj<}ayHvgXCDY2n!0^CFWCp}&DA^P2tbTjZZ|naebN_#F;4zhz
z{#tSJ)hvyDHLfE1ky5VQVr~~zyBB5n)w&qXY~GSS{pI`q#<uH854P?#+)(cSW&a*q
z&?K6V|M?Zi{g!wy`f{w?{ikg7;);upWR|cpFeEHNx3Ijq`Qq=*^WCmH-|xFO-(Jwr
zWXk4+!Y?OzT#c7m87c0X^=ys#{$=MoQr<rCxaQN9Qd+8#rRJ(M*Y2^!%z5)9va);6
zoZJSY7Ct_n{Ncq!iJHd&JaTo)Z1*#I8jm##HaA<ImJ<YZRi19&qkn4K9jTL^TP<a!
z85kNS1|~2;{SBrJ8hOlQyWhS4+yA2S&HUsCU-u?kl`mSNBJ^_7_CJx!mRlSB{hK^X
zIWkmq>1;Fim%Hx^zkI5#EYxW@SDt~PVS5moX^y;m_L*1J{fPMT=fg&c8`lF~SX543
zv#t};gj(M{i8uVO*F-J`28PzfsHy0IjX_00{TI8hDPR8m=>#><C%$~CS+XQhdse;Y
zlI!dGFJ-Um{UW+rIcTMmI}-!LgIo;*Se69)#NvF)ud2oWkBTpP-}-z}{_oEh|6lrc
zqNG&J>e@`z$$=sE=3Ud*_e?T<t+cl)S7o`6ZiyDClyzw21Z#&92Y%*dX#D!VPl|bW
z`LP4p)%XAWy%(PR;z(!H5zi%;C$8FW(WN&}{Al-dw~w1nFRD1X$s;60Oog9;fnhPa
zhnP%D9=Y)ByC~6|FVl7KaQ>d3*~P&rx1y3Weyr9775d3)r%o#e21=gn>hkbg+Z}TE
zi-+HQxs@v~E171OiNxBN2W{5t@=*Ky!<?CcAwfqI)xQsVjQ;+e`0{1l=kKzz`=c@@
zdATlHq%=u%YL_Pi1B0FeT0UZ6U}#vgauZ6<1^Ic?GSqkgiJh2*S}=jc6tb}yh~_4c
z!chZ3p};U2hTvcrO*Y_QXjn6vQ$PVRS~!40Vb~WAVIeQT{$yZaC|FqiY-ai+?f9Qw
z3zHcb9!G#~*SaYGHxR@FE83$AZ>$C+`1<;O1P=wXF&Omu&b8WlK@hBnfx%BZ5^g9|
zh=Jk2k)?yG`Vtkjg1K!%{L!OFTl)&`olG$@G%yHwApw&y(1SN!8b06o^YgRvOdm0;
zW0gxcZ#L$Wu?Tn}QE+d?x^;b?lhs76j<rnkP*Ixd<*GEX!$nDOrjMG@Odn8BP;Ihi
z$sW$-YuD=Dx^;_7mKkDt!XZSH?0{rwc=+)iNn<YA$4!@R+>nTkjcx5SOam<}TC`}<
z1;ZT;u^!*eAsQQM0^n`A1CpwfPl9K53LQN`^D_`73=9TIC!N?~95}6p-rHbcU~ssG
z*60PPjtqud0pfyjiZ5yd3?w+g6rLhLTreJF25w!12#90*zkU1m;@vyFlAbv$R<7)v
zG-;C4afTwD$tRB-IN-1_`ALk@$N!tlzdMFa`+oO8{qqg_8{T}<TEh~X6XG;MOiL<t
zR+N`QSn!s&1}96hOf_YX_r07UvB-C>hxJ^uYc~uFugrLra?9$hOR%qj#KGfI?(&*a
z0yXgh%pH3+>-;{XxBK}U%k%R7hg)9g6}-Q>xBPsaopIlt@1=j&{qFv6Vg23m{#h4S
z*Z=m<rk;N4H6bly)tWUv*3eGCfsW<y{9~~av<$K4N5L&aucR+8E^_$<UAlHn>}ZnV
zTM1^Z*=Ir1Ew>EamN+dGxV<gc+uH5q)oa&|-Atc<_kD5Mn;U`CSoH-3pU<za^Yn@X
zM;QZy$GPZeD3gKh=<oOY=a;oGhDSz9KA&42cMCQZ&A=9F_7<iLP9OMyC2M>5U`Z`A
zu(VbUv813REG^h0SdwWcmbzL9OVU-r(sUkmASePyLy&=iL18ovGB7X<%}laJ2~i*&
z_EnqQ8MxSOsciCv6r-72lzS{5AM5SDxY&KUZ1ROGSFS9Pg$+c!U`G@?%U3R2rj~YY
z&df5NQ#V>Tg)jAias~(&oZ6I$S&O#mBlLn)fw049k;TBk;DH<)%`4Zg)h*f?1FDI9
z)P$k6)BN+tx8>fx)Mu!a3W_06*fB6L9Oyt)ArgU6(b0>yZZ&-?F=b`a#uW;%7?3C&
zjSWzEjn;6WX6x|DaG^_NLD9;<z#wreDmwb{)9LZ=N^4I|(FE;3ar9wfU^w8hG5L5O
zXfxLO*PGMMc5Oaql`S9)Da$@2!W%}lw|13ggYJ90{&n^GeO93JE~h_<Jep(}SN(SD
ziRYi?BX)l{#H~E}<di3t3=9lB{GjP<&<23lrGM{LzwZUDso!$`?zY_MHIbXuuC0w0
z2W<wraz!LJH`lQ6(Gdyzx*E{>7`=Tz9_{#Y$@}s5`v2b-Z`!oUzMdECgN9A;MyiC+
zyxMO!cYM7ToqV{BSAN&Mt5-!sLqnVAaQ#?1Z{EBu$_xw+`~QAfZr@w~Yk7T_czn%A
z=j*d)&sJ6fUBm?1jndHpT78ziey>^H&ZpBX9`_it>1u<mIZ!ak7c>O{;usWd-LmD#
z_kG{@&akhqt9cbX|JBw#EHCEA=v{wr{OM;6=OhLO2P@EeY|uum^EJ<m_fDJsCGG#e
zzaP)$*BPgsoh8a||K|gPDrCG>;-1zeK9IQ#3=BOoJ7e_XDxXdTEjk2+2xuwIi+At*
zti`76?d$7Xv2LB8O}viS;?0{kw{$WvBov5r9|c`clXSF8^snC2?5wOVkn=%nO+kxC
zJB1)^`6=+a=fHxM>(_(k<F_Oq=qP@2V&V*o!lXw(r%jutA;P5!ih1VsJ9k>H+xzVn
zXw{16`PiLBsU{{SM?fp@C(YvqJJeuK>SctJkN3%XTQl`|9Pg9uR(9`GnWZbj1={u_
zq|U_9&={^EvS{PRLWgtzPKECiV&{{Qn6Md=jM|jpm6`$5oBR9!Z}D#FI+_Gp;`Hg~
zABLq&4ULmeiY!{U%T(>EOvkQQ%7GKlE|uk!NCC}ahOQ1X*m|Z0wie*%j>5-wC3`n*
z0xviQU1TcSZ~w0X6ojD7fIsd$w-cW_b!zRrTG0B52aW7(N@ifM9M}*tu?);&U|>ji
zAj;JW+6)Owa#`8g{=4kwpFcj&w))YFi;J5l@HJdE-L^{i)$4oxw_aUaA$3*uuI=K*
zON(pX<Xda^J<Yz<H+|KvSJN!&Pe}*HZ@1Rkbocms@#GK_*|q(-?RIkPx0f%SAt2!c
znrsFwYui}z^3sc!FFQLra?GUbe@?HL{QrUfzd-PEzrP30e0qBN@zwD7UhVaJjK00O
zdHMBC(D^)|wH5Lk-ay=YxD(#Dkx=AnbpowVc=hU4(x)dU4b#rd;D2-S`Df5ZBVS+N
z<NF_Q9=Kq*ZIx}>{GVQPBDZTRb*bz5^=KSxyK(i;#fs|xdtSVgoa=RLONx=;^SK|Z
zYI06xPdq7NzeCQp@YoG7-nhNgE$7x=g(@yPCwAq7qTw-upgk^+pUuwi`}OPBkB9vA
z68nGe-hcb~nL9g+A3toD@AI#H6}<Od<>OxSMN5~e9_yEne{}-t_P*`wA*=%nUcPwo
zqBQs3p30A}R<Gwvl9JeY>(;GBYuD;(X=#D_niJ2aEsoG})0^JCZrwT!G5a4&^BFFg
z?@X(Yx$~hWr0><MQhznBiw1?!J}d8vzb@D7`L>R;d4@sk=GW#&+||wJUAmX~xa`=A
zuD*!v$%P_ai`gtB4Mb{wo{sP9>+9R`Y*u#Cu^!3gCYv)ZE}CIkoR)KU*VgN{yUX8)
zK?fuR1aEGEj-W6wygc#z^Tm7j<UpIau3Zy5-X|Lz$7JAgHB7$K|4hZY^PeWgn=adA
zD>moz<`wH+$UI1KJ{&1rHm9iaq`vPOONruTdyO1A8y3FUc014d>8DBYyB;)g|BA7%
z`B6}>1j!atc;VTCfx$UKP1rF1mv`XAvvaTAdC|4l@cEfu<|$b(B&O;fS+jDs&{;E|
z8ueGJqP^#EXsD}e|Cnu%ct}ANVv@uycsb3$z>^r9_5H{ZLw4b_bt!+&ZPI@+BWSn&
zu@E_5li8h4b4(wKtNO7_nS4FIe(&|I7Z<x9|M`5reMcrFlG>0*ahz{#DSZDmdDo5e
zKNsd_-Tha0)?ae>b{EfvqRnY%XH|T^TV5R-zo()wBs`oyNeOH~!$NOF-~51pS>2b1
zb!Ypf@5U@ralSm`RNud|;a~IRH2m}T{Y=w|-?!(yZT!Da)7dp4W&D8)@G_o(A)!M{
ztUECD;@$PetF-!DH%90LE?T&JfBn`Z!$koaQ`C42-n_lL+dOPtj3j8u`<t7amtU{F
z9$Ox(6SXBnU@|0RcydLNTG<Z{KmGjk#M9MDKK6Dmug+cHH*em&ORZ8#x2#qxsj19=
zf99%7dHH{@q=tvfSFY3qRWhKZd57Eik6&9GoqTzj@5aK%$0kpc(v94tB3JRC(a{Su
ziOIlVU;`h^V_=Y2v}@O{MPG01kTCyM@W^;pf1hsRqJ`<d_wAZts{8X#<F?F;7cU0x
zayYQz!?o!Aqv`g)Z(g2tGHvt6qxyA*?{>Xjw_?p2nFT4};AA))j65jv<=x%d$-hnS
z@5qknoW$ds|6W2=cIPdZ%}0~W?%lA|<Z5;53}$?qc5;#`Xi+t2>D}5rkh<rAGqMX0
z#oaX0y0uG9W!By6zb5`T`ul0@xry&PD;}Pe>`dD(YolMcarNdSoef2oFI*6~9#@@v
zW}dC}TMdYloTtG{BZdY=o$0ST)6MElxQ+%cH@$v0ST@_-uiI(i9&R5crMSChR&jSL
z&t;yK$(k>f9XHQJ>ECaLzn||_zdt(v|IhjE&d$z%?%w|!TT-TF2dTe)lp+n!wCyM_
zOMNu+x}98W(oxN~@87NLyJ|mQ^!IEwiyH!)zCE9ue0N&$;sBeU#~*Ez&+7PJQ|4A8
zcbeD9XhDpOWs%CifA9a>>FxP&sN(h7?U(u>Ion{#oLjeZAU<JWU<lg!bM7mPl9aL-
zyZ?V@#8mINUb}nt@?*2+`*$z9Hu3w%4gY`tYN^P6KIg}iIm>?Zu54elYtic;QT`j1
zzM0Jz)X$wM_5R(uo(`uf$HpsXXPIh)R-Cyl4Ct6PZ5n9pWX}D4wxH#%yUX6bD&Dqn
zqoJ5yjKq1n-#MU7SQCUGPU6W`e$Q(PbJ78Wum297`f=~p{SL{m>BrWzeVbvi&G=Zz
z(?y$iYw>Nna%8skv19iRFTUJ2bJgLsQ$HTrWvo1TW&bY2of6i&)OQu#%y_$^tHxjL
zZN&ir!_-q#cKrMG+P)<B^fcX%`TxJ=7ykeI-90<|b^ANZiVq1o(c5&)a&8E0-MW=o
z60$lzAp$W3%wW(X(k*EHt+!M5_pv3isUF&5#usk|imsK-RA+3P4O+ebu{Xa)8MI3(
zVpmD#o`1hy%kRoRJx#ap``z;6*Z2SX>gWeqbZPJ<1>TYXdDZ!BkEHP<cl%#~SFT+7
zvg<i$YetQoeaA|WBm+a68mw$|n7?b+u3s_d)Ap9JFfb$}Ect8va_94T(&6#7rR!g}
z^T~EikFTqAFox*kVYl;ySjg~Y<<_lR&wnj^e2h0p2sFt*YumPMcGr*h%iBMY)Z6)F
zlHGOl{ChSJK<l#^7#P~D5H@bhzkl!fuO*(7*)&1x0+i35tW%q7QTV7KeZ}h4uZ#a4
zXk=!d2Pt3@R=~#umCt~dU*Fu6dhyn+DzD$>d3SC+{}q`&H?%7P)Z$|RZ9fF9zhAy(
zdxXxkC+U~gty>2=I$&vf-Hh+|s@I?Y>Z3OK2PADa6v5ZmxJ>|Uas{X3Hye+G=1@*~
zelIU6IkGBr^{+d{ACHPp*OFskU`W-PfByLOec!h3_;gD9@xI^hy4~e#zbrA<-}fWw
z&8@AguYbLD>(&h0>TjOsBR3|w#uS}Y1x>Qd4|~?pF>l_yAM5}BT5tE=XTIIvE$3Om
zp{ZdG%Zv#u7G-ZD?o>SP1+7;GEgyDqvH5br`J;LLXY)WEvFf?epw^?Q>DOIxp`oIm
zpP$#S1P%Y5Iu1ItnOj`1$NJq4Wv*5y7nhoc-0>ar|2$FOd#<Fc>{yqm_Ai_7pmmsm
zi`~BNeE#vce1G-(z2>0Kit+rPK7Zcc|Cd`*RyMEbTm7Ho^*!eIYc`*^ogPzkQgc3}
z^B%AcR{1&1ybbE4L~KxaxBve?{xyF;+y5{Ab5Q<|<DL(PxYb2wf_7PgHlTry`2J<{
zd)4Z7U9)D*nw)mxY0<?yckVp5x3#scop<qiPI&lrPf&_7_%W~IQRk1h_y4`E_;^&@
zf5-ic7X|A-sn-kD|Gi!>dwYAneck>D9ng^z$sZpb1+Dk~TKR4MznAmB?cA4qyf0#3
z&CidoYwYCj|2SrzbZ(9%_<#j(Z}0V++4*ETUa#M87q%|u=5yn^*W2r~>pq*;Z$57e
z4toY=$7MIJuMdV45e#j6L7U?8_I|xK`Q7T3D?8iT+A?x;du^+~&AD_Fw5U}la?_I~
zzr)tY$$C%Mvt4RD8FX{%WAFH1mm22sGrv8lKHui0xH4nI#J4@h=RiB;m&h{v-F|em
z`!VR`UjJSBpvGkCsVO)1*Vmhvo6j$)kByCeb91wLR(7_1iS6{$M^mTAioL$R{{7b;
z!{lQ}mfQb*Im5a<@5=S-?h6AtKx@0(c%>hu+y9O%DKDRIa(wUid(!6jDjs`&hh&r~
zySw0xE9Tdrwj^l%zZoc#?Cb0617(D##o~G~65ZnZ@A5%M8l1XOzW?`K&=T$~+qZw;
zxqjtJ%~`W%`Te{ToxgYM^-q&JI*!X#uQ?B5oI7_8w6kGN)Yey1=Ko$TrV}Axey6~B
zQ6xAl8;T|)`g9w#w6q?9QrWLxzb4I%jE$AO|MOhA(&Up<-uN&uFq}FMDqQ&O{}iNb
zUi$mQD^Lq}T6Esa;`7h#zVH08djGH0lWad<zk2=paZq|ZvLbLX+Z$*Rf@r5pFiJ^D
zfi7-U)ihkWYE_rJT%`(VyKobzTA#Ap{?}srE_V5v4JxVfpkpMC%h%gzX>0$!GyP=B
zqkq5O_k%hKmM`yJzIx$;0B9Tgobr2>s<z@_-y~S9_JH?LEuNj7E&lr2+HU*bo9(;5
zzP_$*m3*j$^W)$5_4ey_Jn9l!uB;oqZI5vN-mR+Ja&OD|+kW){E%{s%`F#49?Td?x
z+WF-@teF@Lj%?ks<=EHj^_p)bl%0x;i$SZJ&)I%|GsC_<4^;bu&S6=xdbPLptqtGA
z>pzNroY-HZvhPEy{*isPzlG)&9%L0iGTGlw(m3sm#nYLy^Y>YT&d2~o0%*B)=e*zE
zGkw%R8&W`d540lmuN9<=x!_Jp7ij!W0PH!20}o!leAx-gUA>?bU-srkp_lQ^9J6)1
z-|gD*xX)Us)-(I-tE-?c)#Z8Cq2>2$%WGbG?>keuDz2_F`OokD{}ryS`y09E_q)C=
zj|BuLt6x86`FzgAG9HEmj?+)89&No|wp2EmC9AWeCL}!kcoQpk(#uOrH`e_81R8<3
zb+B#ivSrIa7CmZYm+ScU?OX7ym8(~G-_GA}o44!bvK4FA`22YT+I{(M_xpVn&t|4C
z3ecGI33M7vOzG9o!ppwqN7e0ro;-3MQaEX(!;8?CS1(_7KA&H22g;<NEkN7v*I9##
zxfd4~gSLgH&#O!Wg>>Ef?{)fizi*y*b9Q!qlrC#kqG6VQFXqq}^;wq1Y5PC*isbL#
zs~WauhwZ$oS2sVbs>skxZ9KW7@Nv?e9fgKjS5{1#!_J^`{pL-{vuDpvJpJ@n?KGyz
zTV#4WlGX3bv?xph?Y9N(UIZOXV72j-Lv(aBc%xa_+gqT6H9-4TF5bE&b@%RF!@55|
zGBPqcb{0QBHc8d{QUCuR{fpPFTbFYF-tO{zo6l#AL3=k`l9Q7`=cN^Xd2ul#JG&cH
z%a~*a`OG%c)!X%A(T*pRydQl!t?wW53{;mgFc?gNH$^pyk0u$0t@%-Pr}(_{#PiQD
z_Z@D3k>BX4Ho5cu&$;(ILHj&rrq7E!l)~Up|Fmc)=<prTjl7`!5Os4FA4vHis<h~7
z{r|s?>GNyLKpT!WCLC;X^o3Mk49*i_E!762YuB#Hot{=}H?Qv3PX0BaAt6W3%-k;+
zyxgy&t1BmE^UVLTAEhccl$OeNfBQDgW%JD(vuXPAa-i+LoxzL@OH1C|*a+JBnDqME
z+RkU2Z|3;Su~>R!<qO}95gk6uBwC&POG-+Pfa?GE_x8%)Fi$%(<Hx!3eZrvr2$v?L
z1Wb4VZ&?K_yLG$&SQG2?<I?#i^9uHFE6a%~xyU;4WQnW4zunT3KdWl&<YQxFJJZ(h
z`E+W>uUD(R=WsAcaJ+r{7PKWOBR}8%?M)vwVN+96<_TTFp|P>DpfwYqeKQ62lTRL*
zTYgVcJ8X@ICbVQ)qCXox_TjZYLg(0~)cOA%Do_6TS^P+NzJ)zk>*7=1ryNpKQ)B9W
zKFvJNz~C2{o0|*TcK237<;vBoqFc9a1)rYs<mBZ3`}$(tAGfZr)dijZA_7_s3>q}u
zB?4PfJ7wYey070Nc7IDhzTSAIk50^wP6_L65<hG7j;2hx1S($_yZ8H9voRD%Jv%dV
zav967moF|Z2JO-SZIu34{j<gnR8oM(B)d*RiUkE*SUzGnb!M9G`y;mBZ7L4!J*~G}
zgR6D1rfSjxpIIiFZ#ftaWX`fEOu8kg(HNsAetEfne_LDI<L{tTgv{@j1b0E3mng=C
z@84xqwDZr$*FQf$ciDJjVv-V@m)YyB_6$7c|Nh6?RaI3bJv%cqFgm*W&%I!OTT%Tz
zADrL@$=+*$^jsLGO!S={*L`*M|MMSTZ%ock`tzepM3|Am;peM&@A|y;_kQ_Nx-p{X
zcHVB?qb?9nP2htyIT=!)JZzWmOxjrS=hvccy^b2Y>7Wj^M*hzlyJbEzi~jrq9aQ`1
z!a`?FHHdW$2jN}i1wDVhEI%*vzu0VcZ_YOBqb3Xt0spvKoofC(mbb5)d;a<3i|+Ei
zhR`K6Ja!06lb)Z8-B|iszb}4%{Xff#mnZv!RQ2#&y?RwWW_{dVtEDQKE`9XezFxKK
z=%bIXGcTX>FysXdW<m>#$Jcv%do`Cqk~^{seN4>qtRL>$bV)mrfkA@jXp*6t@2r|X
zRo~y;MJRuMISXPNL+YcW;@9UF#Of>)VPRl!Td>%@U+#Z#d3pJh&p$;jLlhl&0AJ%0
zpr)mzRrj`!O_+f}LPu0|>i(jsoiTdTqr@OeC2|mn=g6Cz^41TnUiTU>F!0RM41V?a
zf4z>ewBY_YJ!rq-=~-#mX=n@#4Rxndj2<S>gc#HlQg<I}CPV;4PMEQ(9z-)VOx7qX
zchCF&?uBKI1(&RB;G0)o)|VzsU%9R?$Je)KmWig;a{qpx(9l~G{Q@*Z9z8hN3@T{n
z&YgSl=FOR9OCB4|^a1V1n_-xo1ln7YcW1{IWl&f)>&!oYypfrG(dNy@yLRus-1nK$
z)YKF-^f$w*H0xHN-Gb%I)j|7S-oAZ%@#4jaWpff2Z`)>etWQ=NlmmR!CYQ;8UD&1w
zi~Id*^$#4j{C%Q+@#CH1iyP}|pOn4nNb>i;wXtpOnH7P7mFFx2i(f7c++2`&<?lmz
zH`m&~3({V^d)HU``r6SpUTM%k`p5q_cEA6iaeB+&$IpG#j885RXY$}!D5<H$bZPd&
zPK5>Q)|l+pSht{ihlXA^Yiud&#i!4^SzWG+###%Cu&@e-F}g0*P!L$s=J0BXy77Md
znun~$!fKN}=S_M4+`=N|UD4fip(itJp6r~*%+7b^)a?2@on2i)K|zytmAzecZ*R4>
zrsl~P9$<eRIDhH#<*kK}-E!~l3f*1y_R>UU_mD95b?&U}?5kb7#a`Xnxp`OV>t%6!
zt4^kEzM9dtW{pnmr<3Zx9(C(~Ict7D<NQ2ZtwoF*&%Y_#J!#UUE4$0{W9xoC-SwzT
zJ7xRr-acr3!mxtbM{oM+)Dmb)VPI&ubzo!GR3kCHDalv0c6xdD_66t9)DdgtlV0{>
z_xrFH8xpTpg=J-}x>xhrcWvC>D8BZ^QRi1_u8rP)ZH8g8N!l3+R(5u2S@x}G&dlV0
z{c^eZyh_`W41Q6uYyI}Wx5hd+H2nJV^6~F~hibd{?>+wd>wnG!qoSqzYJX>4TH<Lp
zpPPXpYu@397iz!XRri#-<(hT%$nM&oN5z)1^L_kz=WsiJ_Wyr>?cN{%`Si(?*T3J_
z+kCdNx9@&`J3w*z>81Mn{{(>!4Bq$inY86xzs1U-kr^2)*!bnv6h1z-vh?+}t5w&Q
z`Og0G=kxjOpP!y;>FBJvwpnV^h7AU>)o-_gdh8`9Ri{hHLK->@3<2GdJ+Qd~28M(!
zdw8X%l-;k@y0Po(3k}|;)muV#YKLi*ALU{#f4l0~=jYl>;_dg(EBy1L(DwhI&rzGx
zeE077`8?<Mx3`z~RDRx4@iFOc&F8bb{{4C_Dj<+hqO;)O<_Mivx3{l9|J%ENS+>ih
z@2~CuKitly#=x*3Px_Xt)Qyw7w`NBA)yhBk{k!+<Z1c+pSXQ{2<=$HId|tKR?{9C7
zt-9hZW%z1;JZz8JSF=-Z|DPh?*=D|HXPJI}EqQxe?&aF=cbAvGzV>sg-ksBD&tAQ>
z)cfnL?Dd&XPE4$NHZ%Row%q8&$)NlQN^@C?n=iuH3=BPw&YZn^F*-l=)qzG6eM66f
z+wW_YK5&rT`!&q6cy*onzSB=Zr`D9*Exn%k_0`p{>ncy)+_Y)amp7ZwXFWR7d24fe
z|HVR(u?!93n>KI$dVrZf<JOi;u(~;Z%df4AUA-~+c-G5HOY3&J1&4$zd3kyH>gw<B
zO!N&KPCpIu^6IiGeYNDcT(wVXYN{J(X9U==D@G=W?E<_(5Bp?q-QT<0D84qdXlGB~
z<qbPyPSt!3eY^jSk?6Y{4~r$+4=<E7PRqErr&3Ep<3sX+Te<J=?cMcq+3YU|+2ti<
zA=w}#;rF+<QucLwuC0koE}0?)a!xC^c-E~gnWxU3`?mAkzrVk)?k>;Qjo8p|Op;Ao
zOY71c%VLv~7XeF`E|o+|E*Id7&KOKASnt;?zH(YW{NlU2Zte#oyS}{%%=-WD)bCHH
zz22WaapHn(`JIJdUtbS*-gImIjvW#G_WyQ(PCFLotpxjYMX6cNjRl&)%S>*x@yFNy
z-3mI!Sk}I7&!y_}H#ZhCGP7me-j;iH0?$5Bo(E;{w|946e*qoRWN3&wlmyx`1vZPJ
zVb+xWnUneWWVO=k_FW8o;1(G+txnc1MmKEjq`mp^>%XO>roQa6es`gfnSGUI?Az@n
zFM}-S`uWZ_JNrUo#qu|fVqbSzIEioFpk;S#=>&!4Z^D+xpD)<8r0Eeu>eHE1XFa>r
z|C?(|Zh7AvzgeFd7#OaEPfQH^x>v<1cNVLb-L;hq4&1N%89ejyl0!n9{ZeL6o%QU>
zcKhcqpNF)^pJ%YSxgoJR?aYjYn>HCOUM!(yY8txze%)>{{kSzdc37<cmUDk!EHgV_
zNLpH&>GEcMJ{gMzPoAWJw(e$KT+|9pWef}qY>N>C^%(|Tb-z6K$CZkn_0F<PcWkVa
zwT;r<|I2Gz*;}oc=#Y>l)$ew;KT}Pw{QLF#)fIutz0&6AUTCaPS8`%DEelwq_da5Q
znqnrGLF)B84|7$%PV9;;duuJad}_2$)JDVD)Kn8=Mh1ozuV)=&%lvae<7?LJ)i)ND
z%nWfp%Q?$ym&YXr&HXwtyZes6`pbLt)(_^hf&sSM^6#%>m#bKC&|Kg0?TwAev#d&2
zP1A{7G-1L7uIqAEB_4;{`IlFE>Xtt_A;>Fl7b9(+7ZMUO1<8Mlko+eQ)7olfQ@7_-
z)=yskgSOSDWTak|t$T4?KD6plOMYqfmkE|SXWqvAYvU~v75y2qeb<!Kv{x5yY|Q$4
z*4*g!Te<6JXPf(5m%m$cFlAnAd;9A}-FjB(XI_?My}q{AbYAMgCf2O$>*iXOzl(XC
zzW84U*Y>PeTMb{`|JK3eyI*3~(X3P9yKjVSmDcl>6I%M+-2L^|shK85pde|EGU2^u
zd)@8Dr8M@`YnslRZ!i~KSsU56D^`DLZ`Puv^Vu_>9xHJ+URZbX<jIR`A~%PGc(2>N
zCF7#gxBIc_p8o#VPfk|PHaWhp_V<??$^9=+s?YzjW7(E1A&-yuU%$B6{clm)@jhA8
zgaZt*H6M?HQb1C2vZ`lgWu;Zsmlb92?yNj-|37B7dH%YR%`@G4r8E^455B!~a<Y2q
zhX)6}u4dogx3{Uexpr0Q%cav#<(SR?-gD<pOln%1ma%d0(xpqMo_c=ny#4<*()oJ=
z<!ir8^id0*`WjX&zEYEd^#~Xm*dG4)`+fC?cKJVX*F^*rs`uA%NgKO;ld~1Mv1zGK
z*y@m|Rh!o6h`ztSzDYNF%J#CgpRTQ+9wT}`N51yBY}cNTZrh91pPdQ(mE0d{xA^L+
zBc|CYWuHTCUs~+Gb$4ZPe>L->#iC|eQx3K9Pk;NUJ2mr8gwf0=XHHKxHV$sJ|F@!P
zZS>U7_o}rlOIBREsTH)Pc=@G&pTtdLcU*Y;XIJU#FaLhO|NYe`o`s$L^{dtEujOvP
zyX?b<55><ueg1rPfBk={^C4kj%WiH?e{KK&Xa8;KxQ5R=pMA3Ml`9E4$au_5uTcHW
zq?OXu>94xZ`I>y!-CTEPc5Vr%?Obs%$L!_0>{%~f>9waAUd`Fel5et2{`#4TmuAFu
z&f2Tuo+-I?@k5qZ+m6fE#~kmIHMVMt+M2c0`u(2ZlP6C;eHK^okX1Kw(~@JxYa=(i
zX=-ZjdbMixopa~sT8B%U=dHOU`S9VxSvHlMK+714eADk%zS(%Z<j03Z-KZ@d=k0#4
z;o{=jWA*%2_WG;b`g<Ofy*n{c*~`l-sIG3`^_}-?KKquwy0Y@lk4dWDCAV|8hwdnU
ze5{v?i|f-b9Z#!@4+}tLs_$&G%(u6;-r8NBzx3PuZy%4#zg{{$?viZzorjm}Amt^4
z!`<?KVz;3j28PlYQ2keYQEC4*6INEuZ~uOmKAfoR_2*CVQJ>k%9?03Iban?jq%2`d
zN>0ta?6%Okebq&0e$9`c&tEM&FXwu%WOB&CV2@(^e>Wb-ym)ZXE_LhoS5LQ9cB(vG
zwnU=srz>nNz>eHiNx7HZKIZRTy5#Zkt2rlyTI0*-=7`5GX;`7b>f)xgA=3D!RawZ9
zA0M-f>i6l{6gY5dYHr$^{XE#s-$+b1=-{)nPmghPbDP%xtJyy<R5ERI<Xo%LOJ81I
z-kNlj%Xhxr-k8rqi)F3Le7eQ;&8*m7No>Bk#B#gIRa@s^QJD$ZC3Cn;x5-~`n(d$U
zXM>uXJ0k<bfyx`rI#mzP_m;$7k54hY`tF#5r{T(~+^WuBWqoE=T(5Tg|Mz`=)b6si
ziO<{H+OlqJNQ~N1u<%~p@7(QYy?eGL9ArvOO`R(J|LOGjFJCVE|BktyVwCym$;n&W
z^XJd2`<1zV*7P}I^789<7C+B=es1orU$0izo-2sjoOZV4yzTdpoqnaDT(0IfXN7oN
zh2!q>_t&P!*R7nW?EWhx``VgFtHMVu^MxUONCt*iTu528N<a6R&(2e){)Fl0T+!J2
z_ocdN-7C$=N00X0OV7O<b#|Ig;G<QcM%5W*4<ojEtyB7LUd;Oajb?E~#L~}gJW@{z
z-+ku|_HlFsh4rmBcUE?6OitYtvB&yIPS}kO!K}TxvlqSJxBHT$ZIRW~Zx5QEw%xCK
ztt)F=b*27!MdqOvPSDB6UtcbtpLKGQs+4_Q&D!jkqHX5)Yl1T~Gu@6m$O<NyWnTOu
zp}PIAYtYYQZd(HzRz{Tb+*!Z!`o$wG3=9jlb#ZNf^>wCWmU#7n7aDQgd?&6hPVRqw
z%C5JkugU7v%aT_&)90`KSRB1IYiZ`?WiO|O$6ZXHU%L#H^=zxZO<CELw#)6*xpUWE
zuiqb+S95Jmq?V4(mz8NHC0nNH$FFnk7SmKyJN7)Mv$M16{od~;_5W&So(=t7_<H}J
zr}|yJy=#MdXI<HzAFms~FJ^W4`mk;>U9GL=#>T<^HXmI~Rhgmr<4PG)qwH(czw7bZ
z??0da8+1Bl<BE^L{+bV)`9&g5%HOk(KJnn7*Pk!JGn<=FpS6_b>#y`}Y~<Sc=abib
zajS|Aw+qwb=E<bna^ASLX=zmL*QrVG_J%JzaKLN6vZvbWP~Z9WaTkM^|JrhY?jHSp
z0sofyrpJkkioQH+e*a7K-%~rj->aTFXU>`zFLr%YdH3j1(%z59q(Pzl@y-@EuP)1s
z5+3;-U)uG4m;TO}1uDj`m^p@Rj@xs5nVVzj`i)5qD_xA;WUe;ol|KG$e?{;0wY8W3
z{r#Q&=gvIa>Q`;jc>&MQ%@uv|c<bC*-_BXT*U;8}edhJu-Q}<Ue!u^HW!U9qzFYI|
zTJ=g89*X~1@_z64R}<akRtEKUba0%VWqR7bGwa-ggUw&xZoi*(pn-Aft?!q-^<Vz@
z`1tA+$b>rsL%{5di00#!?3w>R+t;lYHA?A7dcQyZ)8XLk=IU=DYucs7i-Ln}-hIB(
zb7XQu2M25E>t|)>HdbwoNw+<_4HVidyr+9z{l4VnW&hJ<7hUUCs?Pmg8nZdA*T~4|
zPuT8#(few4p7+;vJ8YQzhjrJEkBp0xLmIswSIa$l7R12N5cO>4?xd?X;>z=r_zgr~
zAIvtIdf`Z3iO3a0P|xb3;H#ddCMHl%Gd)f}YKw>8^39h@4;?zRCFv+v>6;rD=YK5u
z@*+?-YRigKrSEpV*4vtQ_ZEL=R#-{Nmaug(EC2odUA=eth7AGh_y4OhT?WgvSHh4J
z&@^Lxe@pqA2ivRq{OvBDRG(i`AC|Xn)BnHub7$B_yT9KPtp4wt`O~%W@riqH{C*$q
zQ1Wy3+v4CLmFcJ7&YPg<tTpwfUBLn$vF_VD@0)vBRvnksy0!QA+gpq7?k>$b$Rzv!
z^Ze2`{`HquvT}zMJ?S`J>}xh#>g>$mm1{&#{`}x<SzN5@sU5!VOZ43~1$}-0*Von>
zTd`$rJm)DWRah9C7xzhevzO`TSu(9R@BW|5&cM(x%k*KFTIn9od-+YwGP9~TpM4>*
z!uisrOIu1`hb>ONqPcwi*C|t`WZc}8YIikaPsK)1tLot_W_G?8o$B)f{{Q<sb;5)N
zA3hXp&AAygJ-%+|v$M08Cm-*dyV=g(K7O%V@1==c>l!OhXKe+isUq2US(}Og=XSoU
z7Zy63CLQ7MonsNWIqfW{(^OPcq;*GHMrO_Td)5A+e&DY?=JzTVubK#J!juZw?}YSv
z7#J8{t=+RV`)P^ApD5$E>+7e!UDPdNme!+ka_0Q?ll^TL2A{W8PmjB2nSJ^BxzHOk
z472`Si#Cc}`!s9jny}VhxwUJ;<89OTJUJmKTJwEw)9y0e?Z>B0S#m&3H>Bvpg78Xb
zcHScEcUsz$laF>4A3J4a{Pp#Vi&<aq|JPE`@|qN~C3||`-QxaF*VgHVE9YL*F|B?o
z>e?g!{#(z6iOQ+lZa+P9{<~JT>zvBUqMCm@b)4H?+|J*>w#YVK*0RV&ZSu-H6)`b$
zn3$P)J)X>6zweh<cuZmIMZ*B^vr@08L@sqZ{-Jw9L(bVbH{9xLU*7mB&dk8D;Fe1Z
z+pD&^Ot<47W{W*+H_gk?){Ty>w^Iw5&ns<q;$?|c(YC`63vTBePTQ<$W_GQ?<=)Si
z%jZv-Hf@=0^|u#CI)$g+tN;7;`fL9BAI-;q9y;V?`|HKxS@!k&y1Kj1&n&i(0ktu%
zt&d;dE?*b1IsN=K&^X5Cn`>t0?~A-&`#pB)=L(~|I~Jf*i`rstpE`Z|@+{NrJLg(k
zTVH;=oqye#-*(B0|9jPbR2v!^R=r$0-6ZJ<$NF=(Hzv1#dw+j@*xIO{bD-nj3<2Mf
zdYf0GD_>vxxqrpwm50smESMHwr@8s=y5_}hD=W^+^`9=b{}ZtM+4=A{%=|m%^1r*b
zHilW)^OUb=;q3!1lbqUl0-tHGuMjm)`H-;vF>8GN+Dl))6g@s#{q4nt8ymAeo>V_o
z^HfxJ|8u#WUS4;u6^M$xI<a>9se9|^GtD;FH_zweoVYgDTJ*=uWj%jNUvJSj3tPJM
zm}!*6=l#9eb@?|prDomUmdm^R<Gp8RXFo04dB-f?@o?GQ1;?^-?&p{A?0+?P#ws!2
z#U&piuFh5mH8;$I|6lNMe74u^_=nY;e~rGrd!9CRiqz#9Or@YTOT5<AKR-Q<+E-J#
z^JCoJs+aTs|5?u1x##=a?e~9u*~!hvcWtu2-OEBdeSQDrV?7t6%+FTdU0eI0k$p?y
zW4EpO_v7C0`Rup!bI6etBT(1k$^=E{KT+FP6%`kQnoOXIPQK<tqgBa^2W59ZJUnb#
z@*-eu+}>NOcg5FyWaS0Tr-CZI1&xN%uw}>$3=4LN<lGF>EuG8PUMFkn^}G7(stuJV
zGcDimeO{>dp^5uW-}7BNZ$2^c_w_t=wXc8r+eO`XuKRm_+@YWUHtOyBTcO9_?K++O
zdD7(=S69(%n<{?%s0rLqxw-7!otN9Ics<?R+Wh?u-2RrwzPDMd{3EtuWytnE4s$Cu
z1_p=b)XlT5?tdG&IQd8H4AtQ4G51cqkXXT7_V!k4NsCqH^>wkouC=S}5LWXEaB^xo
z{?l`^TIJO}PjWOhHLG5&T&^|u>36f78v%Ja7Zx~5ndL-G%?@vmulwnGxSb!=53^l2
z)2?>c^{+iS&tR3k0UJCN7##M7ZmBNcdR5P|CL(p_%(%6>wsm(tFS+^G{<_G&56xb6
zf3Locd9lDz?)%)ei`>*jO+6+qIrR4S`RM;!E_F#IS4_Md?Yg`CbvXZg;W_bHS*tDz
z2AnS0sS(usHq-6+3Nc%u{?lo^1`v;aIexHk)6CcLi)}o2z1oztSb4!TZ9TnfAG_8u
zA6(qb&Y!iN|N5t8J~JN`zKj3=Yr5T^4~JJBSv4s<zBY8{&Ye$>&9C|7IrDGD*)#L`
z<n7k%ez)uN<3AG=ov-YvEMA}W^V3(zsxk(KE4f=gzk+TaWngd+wdCds2|IY%DSMKt
z-Mz;#oy(UA=}j*R4!YyVdgO@44)5uo=SfeR^QLT1#d$f=zkfbgey`U4(8O(XZmNvU
zi|xgyjEqWNT~OSAH9KQRBiDZORsI_;3a;`EaG1vyE0zm7HLHOwGvT<<V&#z8KQ<_5
z$q1*E@LWmC%*-sZn(KCa#pFI&>#&!{w&vd2a&hVOxL0N8UY5MN=q~@&-DG~`+OWMp
z9(6xGroZ!vknbFeiw!RKD*ylezP0>)-1cI%$)4e{rBlO8`F?%e1wC$^VL{%4Mov%)
z2H_Rc=j6@H%bL<r_}J#0rQQEKkLN6BQ=24WRg!VEeU=ZGtjUT?rP`-uq*iSRTzu!;
z)MZOoX8bPOKUdW=b?b}QQP-b5e=aS{xb@7@kCtxkE5iQj^BGt%ff8l%X0{csDSvb4
zWlZuuT;(Dq%e+<Me)VrXeSQDd*4C-FjB9=r^cSxVTYG6=?eA4mtG%Sm^VYC(i>+9(
zV#S?1i~H?XEm&~trohRUC0QRI9hH0j``g>sp>t!_J%-j|4$aAi@D0ff4y6U6A`-HW
zlSJz7mUjKSJpax)(f^;iWwgU8?#$kvH+PPurBQqP^x52!HW4rVZ5|e`U+c^sIm@in
zdivw#Y-(z=ea}wQo4V9fc>8C`|L^~w3=MlWeY0Qj)2BbT#yM}Q{G1l4^XGFyZTX)a
z<>uXOEYTvuC97s#mRKFC+<p->1tm2{PrUVX(yIHtpY;4ptQfO4pE7%J;D4co)_>cW
z@9*x~o?9EUbCXu#A0<6KKlgsQtFPDZUw1oy|KB+~TUuD|)_%VW8jR)f3g5VX->*}T
zW3I1@-Meby@lqR595FC3WEA}1bcM1R0`zyr=p8<17OAu8`|IT|tlx+HkpHJJ)92~6
z9bR4~Pqy8DqNV#a;&^DxnmhjXp+|0PeERIo-s;mbLQ2cqr5T;r`OB>1%3e+3GRyn&
zNx4v8!7S|IVt4It|9+?L{ou4cn`?XS<&*V)7JEJ4k^12J)o{0ekv6xZ^Y<=g<rb5W
zWxl#5c)48M+SfISGki|1duDR1i}&1wn>mv&M_T`rXJKH-;LyuUHMVlvnk_f?{nuL;
z7rS4d^`0}(*vs3S_xG&XcVg;SdDr~h18ONgzO&4C_9~&{`cme3I-Z~qC^@aWT|+_P
z!JMC<OGUfI^~2KAo>@NjTfX_2QPror<@Z<a*bx!7dh4B-q@+b>(mq!ffBG&D4Hpv|
zq!#1~rRw!@U9)T=pIr!GRZ}}PZHh{9#){)#&owd0&NT7-8DCd<@77LD%{=KDGuDLN
zWapW1`0(WvXExrV`23?>J5QZDSN-lLsMYN_J#JOQhl0q-lSF3B(760QZ-+(n!)>`%
z6;G!YiHe54l3_4io_hI{xx!U*#$`gLy}cJE3bTSc%^3!>j$V1o#&xfQqv*cJmAR#_
zudQ6NWQo+}1=~1zd9Sw0&DtBb{qk9*S5?ZBPkH$Ge6iSG{QTT3?njO}Icroh-{0E{
z?vQ;ezy4#<qD5aoqvy}g%zWNsEz>7;`h{m=;zGYU77Ks;_)%2c*w~nLXUE1qS?e?h
zBWQ3q<ffS+Wsul(U$3Aiz2;hfZe@$!*_z#Y*87ur?xn_gwo^a<`yF?+tmac^%+jTK
z&z;(N3a#_FctSk>|I2$`6dbh2>U&P2vb)x!U#~^0o=)AgE${8d%FfkGT-4`Ry0QQI
z8k`vwwe&n=Kyi|?jk)3~|5>J+BthE-7dUqE6iUf1yu~_mZ+-%k#KRKh$-ndr3<3lN
z1@oTE@U?e!cWd9-pLf@4u2t!&*YV9ZCfw^hA|h_gyl?;YN^stOv*6`^p-xVRER%Qc
z+&R^5wN*-LYULd3-^s9g=z$5Mqt9?<!sE-!Upw62r*&uF-Pg9Ml9H$XztY}bys(*l
zw=Dm=i_U50=7KxAx}HSrz4dyt_TncO6yLtS<eFLkvwP0ZpI3|682)c$HS3YS<@8o;
zG3cCY6Aj*nwaadXsLkG*Xu`shWxV_DyFxu<<Ij73A3l6oR8;io*YyVu9Pmo#v0Z)g
z<F?$}U(Q*-pAs!BBC^C?zV^$UjkhixP_eeY{Wzwepnz8mT5d615k*d>ioVazhp*1x
z7kFbu;M7~wXHR-mcIVo@y*j?LrbzR9`jzdrd*7}9WX&>Z1*X~N;jeY0ujG78VpUTM
zJ1xl&5Sg0l2X(4m_}}~lB~QQf!#^w<cb&@GDg`PGzwKr_ygB`Rn5U=b&Qf7@zmVmA
zbI<KLck<-QZ#nlkxVS!9Jbwo}WtgD>H0cCQJf<2yHl3dG;bD8$zjM|`^S_E*>w2OW
z|E}&(O402#DkUEhzL(mVIDHfk4w#^nzb`U(TYmTxU-Qt{kqoQU_MdpcVtP2xfms;T
zFA9kW`d_cI@l0x<r{;TO#>G#cKd+wC-O;h)pvt_~fA4PHzqhyg>!;KD)1%YPW}8-j
zdt<!5c=bxg!c<o`x2id-Uwj4~Km~GD#tt1fb`S%MSG@joZOz4n_WuIax?LGJZrr4%
zcIw*3#cyhVoygg~`>t@^+pU{Sa#vkB*!)yWXU&GXkNax1Zf*76_U-NIv#l|8J2&00
z`Ftk3IAcXq^%sr!BTql=Z1lVp|6j{{vYOHDx0_-L8rO7oZu<U8HM*T|(#ep#y_PC2
zXT|iVS(=1Ma*O{eQEPZrs<b-sPC?}d3G)y}28Jt3c-;TyCj<qEsja;6Lc*arJSb?<
zoH;VB;A)49E6ByAWz*)(ydK}`ot&Lhjb=V6+Ig<W_S=o*T@Tx&Pnnv7Ze6;yEqC?a
z>hD_W>dTic-X$t6{krVV)1sG0I)zQ=uz~%}zz`sg)aYN(<;5o-cGCL&6lrr-R?VVE
zE=O&DtpKH-+1tOrTdU@8zc%^uvbo=T?mRtx*WAF<&u)9#|9?iTY}2B{Kin<XvaI>B
z=lPDw`xBdQe>`x+#dMZsaNuP1>G>&1Mk`P5snq)MOj<PO=A+9y8CIRwZ`aP76Cyul
zM^mZM>SuX6r8{Fzoj(1!a{uNND|@_bQg&}S^L#M_gM;p*XodCnnNyz5oFWdIv|O}E
zY5w=B*8#h{cWt=UZy1u+7;9qSn44B~IcM8GFJIr#<$iPToGX2IC-U|6_1|}V|NH&^
z^=D^ipYH9KG<GX2EUY`3ZZ<o0^UaWou+NXSY%w`I-#)(n_wD=VBBccc7QDQ?Jp0rX
zO)qcn&!>NeUR)Kb?dsyPW3F}OrzM|0XG*|ERy6t%se3`35i5&?tmC>vPO1Aob;-=H
zTQzOAnWll=zB{v4SiirrGJSsN$3|w+Yo~lY1K%+7Pm$ifEk`r^^tAME?f=#-JbCl?
z-?b{Hq3+9l0uNqWyX(Qz>8H=mW?~jKFJH&UC;e={bN0dOTQ_B$?sfitzkdI*9?9eq
zo{-I~+;La>?f(_sE4}~zT;R;ps~Cd+?)_+_s~;5<);l*mCT7j^dDZ8h|6RItY1O7*
z?={&N7`C2K{{O9R?a3!o?!No|yLZ-yyYHCp-Z}n4<mzjOsttQ;=U0Bc8h-j|QE0xx
z6|L6RR;!{X9g6AKr@iLi$Mxaitn=sQTHBf#yu7!!x|P@G*}1u|%k~sMKUbHX@aW{8
z%FiXw=ax^iett|k|H@&0`!$b`_lLj!dGE!|&C8GPe0zI)b?D*g>ouW?Zb2T>#M+AK
zXA~9P+$|PA`H(ob;)SAV_1mpQ#cJKIf{%}B{_RxPS~KzgS#vF4@5xIG9~TuXo;;})
zx97+9`}|T*%IZr^3@mkvKPI{Q%vmvkk@?iwRz5i$@5yRfUoZEHKigoSX?s_HtJJI?
zKPt9nT|M<eVny1)g9qc*Y8UUCGEIIpw^LtOvC`u=me2n7E@fa~_|Px=yC~$zmeXnH
z%&ok(-u&i0^LqAlz1UY@t4pr%SATzZbw}ajp1wf!*4EaODMq2IUY?((8*Nj!Z~g9f
zR(~JM|Njtfv;WlDvsdrzEdKiE^ZEJ4av~y2Rt7KES}L{vaV2Ql<eSCz%Fk)*vszkP
ze`>>)0xak=K<@lm%{Y8mwfODN<rD7s+kLc1e}DJ)AJ#d3PwW0{yuEV5Y5nOck&hmU
zJbAWqvuZov$`8Na@8y1_+`hd3e9EM~{qyDa=bD|C5`8*9iZ>u5V+E)ORI~ejUP(*V
z)@QesAO*aI-*WHjOQ+56t<gUf(-`&Fx9y@~K=;KB2g@Hme8|Pmzy8WRfBU~z9>;9Y
zyIb;d>GUwuu&tFZmrmc3e}7-mW6;H`haVa!T>S6p;c?-`#l^Pg)<<nUwc2Xp#EJj9
zVBMY-%30_A-!eg?oZ-jBlSvaz6%W3UNS~6L;vqLrAv^QdmDN&m(lb=lz11$y{6FpX
z_L`l?H~(Gw=89&2@iaBxKSgc{HG5`VS+qVg_VS*}Vo(pQvc9%2M(cmMTkV8ssipt(
z&YM6wb6b8{FBT4&A8$14<iz+aP=}|muy9k<T2O~)mU;fVYipy!v(AI&;bg7LD(1v*
zNN7B>b;ZGtH@mvKLG?t@<G{c`(8SS`RnM|3MQ57l&(i^o_bqns&w6~UH|}cY<z>D0
z@TCo}8g5mF%EA10fIsK$tx)f~58mBP{q({4&pei6$9L!IDS4hd<g`BPN$t0pb68oQ
z9@F)mb>iB-zxljAcRpPCaYQ!Qp`oez%ZIAJnT;Pm$~}*XtE+jQy!(Zcs+!ubrD4v=
zMl-K0a^+r}ykOeRdKG{6O*a4cM^CT)7~C_*?{VHYCI*I#6Ja?%(-)gudLeQ3(c7<n
zpa3$SeYWQR+r>wYxNQCWFzVhS*KV70UteGMH%>pd#%oR1*KfD;U*FE(uWSDAx&8l0
zzvYJY_kCuY`CgB!UVHrK^tdX|rAzOb7VUbmsQZs7Wc4uvLx4L{C2=MC;NI%rdzY<^
zwN_mhySk;{Zjz<Vo!7M!&F{S^T=(R9{N7a$&zujxH_J5dxznV{qDC13KW!~7PyK$x
z{octd%cOc+RNc>|i}Lp0eQm3@I#lrS@#;DHmL(@%M~QO2yX-#Ky8N5>+O}n(tHZd~
zADJI+BD22c)ubo;b_T_UKG~98cuI3|G6MsHNknR@p6-9WYcC|~riWb!$=?3KPWbup
zt=#uPn>Jp(J-l_#Qt#=nK0G`u_gudIPvO~lw$W<*y{)}Zigtc^(9AzgI{(UwiA+pP
zSti{_lP=!>|F2v(V#9&QvwC`X{(heS|I4nl`F6E`1R<O57#ITDQG(!|R8>f;rA5TY
z{JpBh9vx2Y{Nc0T-WD}WJ5%|+wO3-HTV9@<#o7n^|9`b|&hzTJ{c%S1yNO#<PZvGz
z3tjz0OYhsNGLNE7N%B=5%MLiiet6XF_2Yvx>%8YH4=%qRb$eT>^?NO?po7=e#?7s_
zTiDFDGIn<v7dQ83@4anLHl5ZpwqnX!*=wJYmG9Pc(eO{!(SC6a?d!Yue`jD|2(X>D
zWQpc#i(@Y&>K+%({Bnq^`=Vihd&%o-XJ2rX`XwYRuquDI=E;*MUhmJIKVN>E<w;Jz
z&8H5~8lZoFe}~^Vv84L@J1-xfH6?AUA~vV>hOLi_U7S8oS5MCmw1%SY*Gu)Yb1XL>
z+RAVDV}X&e@!nP08zW2-4lvZaz;gZ-#XsFru)MKi`y1P;6Sp=k?c$gD;JsJvyxr;r
z-THQ)tu|B^tM2)~kE{MqVC4F}%l3SI9a{8Z!6_r7l*~I32V-|@C0$Z+jVYh|<l!@p
zaL>+7({(>vIlntD@9nod#csR*-mRh9-(TCB*!;Bhj+yi5|5yE)=c;yP-&hgIC2Quh
zQ@(!9o7B@GJCfVI_~ib)-E+jHRYhI9>Q%^1y<IB~?MaoCj7weNk+3<9>)l0Xwat+y
zPoDhsVsZbfn9W9u7B4P+KDWGTPX3)88*dk`zPc)MbK1_izh5lw-%|YCZ~qhP`HIeM
zS58>2m@W4=eBU%5?yv<b54_L_oi^>h3-^87JjfW#`XyIZ{*-ThG4Zug%B0gTEJDBC
zy%-ktUH855!?|{~zfR<B*S5Fc?{<Fgqb}_$OTERn7tdQ4?Q!WqBlFcIo|B6nM@B|g
zJ!}>KGi|-na{F{oPtR9ZR!*+_^YOUX+yCG9|6d!p*zM)6*Xus-Smxd@7qvZaZlA0*
zDA#D3nue<T&zo}jWr&kg6C01jg1Eg^p<kUpo^0l~TXC?N{dCT{eb0kHw`p{X=}uC)
z`L@i}-Cf(zF!1fIt*bYzJe>)emx-(UnY#YGv{6cjlCpB`Iao=sVs-{}BQR*NUw^Wv
z;N#=ke?J~y9ix?VMZ?v1-kUPL6~XGJGtJL0-?jYN+2G8oUDscG_sfSLoTkh5?&9M;
z*|AHPo{HUhY4tAgJwF!d_|BdtZGJO{YyY>X*7)kR*Co%-i4R#K%x@p_vi6;e->i~l
zJ5NmwkBfZF>*M6?Tzb~@dPvp$qe&lk<lo+wYkKK`ik)5DT&vPm---ju|5n+=cV9EP
zc(*w?)#&Qo+1}lA9e>^4zhsk9vRzw41H;#McW*!cJ8jY5T?!ff*I(cN>vihH*Pj*)
z3<2IeZ<SQ5-f0)~9lFFYm*d6r&yntZG8g~-{at%6KJxW`>!nv^qq8G+$7j7c^J+rm
z9gq6xqD!DTnWm;DlZp=sy7Bw=xSfA{XXj@B>w34g=db_v_V#pX`>HP)y`}~`Kb_J(
z|L0$ubl!y?Nn@>8(B-e8r>E&&T^qff>$+*~tq{<%>!q*5m*?Kz_Hym^dzXHEe7yQ?
z&x#cqzTXORKi6Da8@*gQf6vCCYBj$(FD^qi>@YAi?CM2sg?9hDJijFCUyUU<*QyZp
z{JU09*G4a&aEC|P0JavOk@>H%Ptd_>x>g@gC{Miy>K=wNPyW*@9Xf5|!_c$A++ru}
z3KlRaDQV3;K6%Sb<IpGVY_e*zeFN)%U7mS8c6V9m?{9CnW?x^Ybv=(m&1c4gtCLGE
zZrJ<#C+F6E3%0I%6JVaNr&}EP#m6i8@0_eVy-UTqUH|_2S?65%^5SHviBJCiDz(3K
zfQ6yqS3-t(=7Q;e*)DII^J^a$uMcSR#$sL{m6s>Y`&R$l+nIG=W2@WwuhW}08Qk4}
zL&d#r<;B2&<34jN0_E%fY@Fk_{9<6%-XA|IcqI%ToOyjaZ?|vp^K+qLVPQ*OS;+8#
z);eiwYQDO;d3n6?Je$fOc0QR8*=O(1wyoaw??b!&iL9+*uPvv3eP91S8dRonadYpz
z2Wnu%zIHZFffig2chivvJW4m2WG*@powu?`Hr=m}FRpTF(Y@O1{449S^@<8^80_ro
z(%Nf&{IvRyXUmpU#2V-Sty;<_wPcdAyVl(0GSj_}r=Pj7^7;JrRl1&m+wZM9kaqT*
z<nE*V@t4~a^z{4|yZ4(}vAyb8e$Qgr`LgX(L$*uZo3eAwto=rDtM{3$1KnE3aHrTR
zc31U5&%Y%`7hh;hofa>)>~|dR#e4CeK{NL&LRW`9H+kBSzWq*7Hxm=nxjlUR{MWCn
z46a>O`s#`%uat?0{=OfJ_CLxzJx%x3wY9U$-rsw>ebze}ivovkG2K<yjI|zrczAf0
zL1L4d@2rrO&r~OYYRPN6+;pJf(J;#q)CGs|0^T3B{nWvfl)O6Tcxc25=j7wBPVkzq
zcyd8;ewGC{S4q-2nWcPkYc_e=d4AinNY*;!&C%e^#d~u~ilQEt-_N{%R9yRU{Xh40
zlZ5VX`uk;a5Ig_1l|Mh%-uhq7c=2MENxI+8kDzsf{`2kXEEn7D{(i4|XCli~qw<%5
zx<6M<JryIicyWd5dJ`x9Kf5Q|{nNS&UZnV8!I_trV$aXJGRrpiNzv8bw93q%y`{hH
zb8qd`zy3mF#o=ZC^Vcm{ps+akO4i%k+pnLPsC>Hj{2a^R&dyG|t2!DQ7p7<iPnk1k
z&D!YgzvjGsaIhJ)YUtOux2xmp|6YA=HTC0<$Nk#s>dW2EeR{I{{l3c}<x{3CNj*I+
zwCev+@%S~j^LDS5ngkn~dDXP*V{keoz!(@9LInh5*Q%YjS*&b+_sR6C$oxGE-<01A
zJR<*p#feVg)c4o@)n>0fWP5b~pG9k~$A>?gq^f0GwdIuLru!Ang2L)mbM!rZLqF>8
z580I$88)r&?@NEHpZ)b3uck$d7?!PBBOVv=P%hlF^V7Z`PBXoyX?$<yugR-><TttU
zb4uow6L0T;R_^BB-ll19e?R|uWl&VqDrNV+A6wH(pTE1jyuXc4HfnA9g1V~QqlLMD
zEyFe+pLxaP$&8DIcZzoU{Q6hnZM(@Nc&6n((`L|k{MkaQ*s3>IlW&zo7T>K7U3ZAt
zxVP^~*v!+5uG*_+-P>d`b&6GQU$fP^%*)Gmz1?<uOToiKQkMGK+NalF*SmD-(x0%?
za}OMFu>Equ*=Y7@`|gW*+h6~DKL7fQi;JHY?W|b^8pbPqe-E@s^GXY+aLLusa7{hE
zb%$(OSy`j@*X;!@1=5Y)=5zGu(YU!&Cr@7dS8f(>xLSQx)vjmf=B~DWzvuGfKR-c<
zd)w!j<x}c*>w$8?T&q&Ac0Sol+j4Jj$-BEt%QTylhv$m7{$7>tR(XHuXi!7jsVASl
zp0b0*n}clelV!7~eEs#hZhiK)+oB~emu^y3)m#v$%<AHHDl%ZfrZYZM<?Pn{$=~<U
z`?AntmSe|HUt2jjC-?R#89BYpch_xtlQVU$&B{gd>%$&yzkez+;KBD|<$piikIsMY
zxgIoQ;mmLQ<oo8=yI#D=0Qt$#(9q4@k$1M`=S17TU;f{fF$b@9x2jo{YBu{z`xA@U
z`|9C_j?eddu2S2Pa_QfhXTRo)rrz4Lxy)2=<IS91@Av(#xffscg}K+`)4!Jw9?zfj
zO=cn}6?;xr`&pyMz_6l{ul@0v-)-r6liA8X<;6!$i@eWn^X&7^+2;AzW|?N!+<UKY
zmfesiExKHA?qyM-3ArUQo|A&bYU@oL&+mVKp;5Wg?)u4-C$E3M|G(l{X<gm4rsn3q
zf`X+}F2B68CG+x^uh-+HWtU!?X_(x$ZvVeuT-X2nJYRpU_`L1&?Z%TQO}etoSK2h|
zibr8#As0V?cwXMRJ~`V}poK5L-|zpvE0gn7^{bW3OaA};E-ecin@v!Nih;2k*cQL!
z)?ZQaKJMxN@B8c4zCLq4{NJ(OQ}=gVTwj{qJ?U_JXwi=iHQ9|1W<QX#Ejg&Yeopz_
z4T*=pT=utr*=v4pMPo>*b3ws|d9~jnXH8#lYL4IZf1A~O|3@l+-D44#{Od+Z;AI)t
zNPn+YJD;amqy|RS&Dkcq;q}_BkyaINLVD+dx&;5Vwe&9kul_zmtTy4&hIyS**RHNH
z>opR|T6vSLbgABKzUN0?zP1h9`?+$NU)s{EFMei7oJrd(SO2H*ZrSZztAYm&7Ynm`
z4U><(=&%3txbnK~-!GSc{d_)uYt~h*{d0C#f6se+Z|`mWtp)2kh1Ii;^+>uMhb2gf
z9;90Tpuz38UJ?6ZRyMP({BT_U{C>u^4W%y@h-qpXwYOAk{Wq`rU7(*|-!%RBxU(m-
z>{nl1wS0bEl&n>Wffd)Qnd`Twzk2<4|6e;ZqafL+)>XO1vz45eB+M2Od9lAut+G{3
zRK#0-Q_QXE6#>@YET_cJ(AB)14=T|PRHUZrt-Uj2-PHfLxlQ&JuCdy}6WFaL=Gr<-
zBxULvvHyF{m+VwI{(s+jo2pAI@9r0SwVZjUmgd<H-n9#q1O){_%lY#5|1ATpY<pqR
z=I!Tqt(o6WWAe$8ds`bD8>^nrEiXAL8lG`^nXl;tzI_swMN7o=<KA4oE&>gOfc+N{
zOPfqI7!3`*Vz&FWyY+|NYvXl0e(*iZ_ZJJrG&Q+8dcRinpG>**=H_NmQPHKKZm!hj
zt9gluiL=b}=j|$anN%WjrC5D)*Vcc#dDi|v_X4ycb%j6Qa?uwBQH>W38?r9$C`{h_
z>(%O6X1TM<-rvhDkvZHWV;QtL{d|~%L&NoICuiraRbR7uWv#=s!`H1jR`TKKkxt>Q
z6(5sW+1R9HSz#{bp3w^%?_ppFxXh%ad^PE7)={6?X(b|aREsXDsIH5RUinOQ`Ai=*
z-?>(y{Puq~G&MJ`R*Zc+ZOW7-*W;>tpQ(ZkyAlLi%<=Q-bkmw21&bG7u~>a|)$ez^
z{fnQSSsC(q(&aa0yY2pba6UWJ*gehI{#T52gpL@9<2_w(DYz{GGUWl!x<`l{buwl1
z%9Bm3;9lsqjKq>TY`O-Dj%V$EIGl~E_D$Qp*K4a=pUg_ofj9?EK5_8yT+!WrXAx*B
zoRgE&?Kq^$6Wwt8ZPlBN$G^N-+^=P2b?b$NDd_g7YnPUKo95lInCYW7|Mi@_85^s<
zW~r*G{xnq7TAh7;-K{N|!n~;<CxP(Of~yiB8iY+U5*NFzJbP|#SM`@b)+5KHWS2W~
zc60{bS=_(s?7CPkdD~n0rP14RR*J{h1cG)uL~YM|yM5Qz&YL;cM8jhiZogOMU4FN8
z`kJuS7bk)YWN4VaZqFyLz2EOu@A`TzT2x9Zt7J~r#YL{%wx3QYNA0QDsJG{X)BdZz
zety^Z?f)$J`T6<k$jxbWtGhpE-`%w}uJWm9?ccB0LG35RBKoZpjv^hm?Ph%YZPu6T
z`?a3ktDgGx+3Ztwk9nWw-_h6^<L17)-bd}`?=OKzS~$Dr7&t!5+U0pX#VGT}hD0f&
z6mSo`-~L}jeBIBbUESTQpYEA;X^E#Ws4=_PtvBfNv$MT@%~d*TYHrSLJQL5RT|PJ0
zdTaW5xu;K_NXU90Ja|ybu4adhST|^ySoQZjS^K&>FF=QC7<l;j^i+L)we-)QnzuJL
zI;;E5F|ZPPuyw-*1K*iOu9MY#FP)mI{q>~!{EXv$vPD-Pz77mq9s2k8_v=%`<5upg
z{e3ED-Mr^IQES8QR=?jn%P6($UhVf-&{D{#&1s-pj8;9}({?6pbLNi^4`-QVPIBv&
zTH4USuo%284;1QIhDh^jfAotpRxDEY5Bu`uq?WIL_&xFX6$PKuMF0NT+{G_5;qt=?
zmmeBfrOi#`<DF`05_0W`%gtL`g9E<5<C3%pn6_ibtkVf*tMl*g18s8R;^zK(nBV@z
z@Avz!H!`!AyttrfDZ}^l*|TdAa`}-uVmIHG9X)zfQ&G_|_tut+sncVZU0WM1EzA2g
zqMc9Hr1VvYs)~xoBrk98(6F#&tJm*~66<zN+Z-9aE$8B)R_>|u=EddxzZxFDHac&o
ztKM|)rAwFYdNwP2k6rbh9fh+j3Kw~Kd#7%`X_9$qiE;XoqenAeU0M0+($a1nvF=Zw
zKc^baOfj4Nw8ScP^UabE4;*#l_C!Q)%lUX-9hB>~g5uM({9R0ION)kuMTFn-;H68K
zPOAHDr=_6auyg0mTYIaw+x>oHoO@%#!3ReU{A_J&%X)KTqm*^o8Y3g4Ev2u+{(iaa
z@8#=zwNqIANrA<a0*kEB<jDsPINW?&=IY|IB64$@mygdC)#)*dy!Cdvn9W{$tmsCL
znePk(N6^|GKfgZEs<QR_|3y`Qdvoz%GyBwu6BpjObH}*e|A6u8tE(<t2snD=hz4X>
zAb5S;-YeVl<8Qt#TMSz=!SIR$DPDIZW?u0SOg^ra^d@5Q;sgFoO-)x8yYqj2aq;jA
z4TrTRIX4WB9y_LGYa1)p?ds_0xas!WQ|Hc2Qvod;7mur0`0wlbdhpV#ur(2d=l-3y
z`|SgAW?I^^Lx&ED$jYwm>ET&_PR_P!%cV<~LIMI7T)1$dSZc|a*Vp~0#}svL+Ppb+
zV?;<y%o?{|sgn;2H0<r;L4zPyv#!puEZ&lOS`3uK|NUOVz`(Eow6Cy@jZbF9nl+$%
zH&4DS(bCZH5Idc3&z5O4bIQz_D^Hy8D1CDyaO1{}CI*gkg=J;eE_80sdU0W)oBPV*
zLx&HSUJVU@xoY(~BP-a95Cg9mVigku0|OTqm(^#H-?6*PKs~M^tGTakY+MZ5U&$wH
zrJ<|q+s-e4?a9f>r9VC-{{3*6KmD7v4Bt#2wV7wrrcRp%+PPTuZs+rJ)p-R48+63F
zPn|j?A||$Mu66l5<M%~7Q#RiWiHKP7<x5HKjSY@3U%t$`wPhu!e17pFLsU!*wBIRq
zciC0b>oJSJ-><*_em-bXgGBnTFE2sarta_8@W{1cswyfco))d#vL(dT)%Dcr)05Ap
z1t%pfa&mT_I(zo&MT?Xc!)L}B7<jo*d<R;f`0wBM{imN6%{BgaQhmP1B&)JFEB62Y
z``)VT%?ug7_Fv!LR{JpvdscnFTW(tP#3MC5eRb{cZ*g<0@0MO)xnP0ArTnu#aaAvu
z7C*E9^TBy-%+8?J*4C%r_I*4i&Be!eZBy#$6tmf-pPqR3N}KnATRdMqf`TT2_Fn$|
z{asr@!J${${Mx$M-CvFf`)gQR@4oZv#fyxyGYp;i+7CBu0Tn!8>~Po>(Qjp7Xt>R$
zm=0S07^64+Oxk7{zV@V~q*H5uzS(@<r0!2eYFgT=!pFz5uB@1N>GEamHMjRxmp^^}
z{B+XKxAWH<8ylaWS#C8~G)-GWBcQ5kmy@$|Xh_JC0|yRpoo8lXaJZXjHrurPUCdmI
zLMOG!o}ewPe|~-jt=F%*GkM~~g^`=nt|oYaodqT)r63J4fVODf*q%TC(BZ>RORPlY
z<>T}IJvlk~)Y-FBPo@MF7H<6Y^>uin?e4ql+<K)}E?MGIwmUX|-_K?KJI!)$E$Qgs
z@SJot>+4F;#BSF7-S78BA3b_hOH(s2BxK6J&-4F>+<+c)2C})K5NQ~Xf#E~f;fE6r
zKMZhjX(@Yq>uK3p^ZPZ6Crl7{`s7K*kq$x8Yp?I`|3CA7dwYBK+gn@ho_6*0g!uXO
z>4<f6adX$MVgzmSRaI1UJlw_`oR+psN37dNZL*ktTuupW^nihZK@MpEoq?es&e72k
zG(zL$?JX)Jv&P@<=aIL&d}o_!T3AFZUAh#s0Oio3LpIlZ{QSbo%C_l<bq56pPn|sZ
zaqzZ(e}Avuu_NN)!-rLGw_dM-*uOM%by)hW%SVqN&wh4hX3@?Vw&n1-Cx!={D9Kke
z>-M&_pgtt1M`&nhXjSuL186{`?Cmt&=qE)xQ;cR#nLT^8_PQO1-dc4ZUBoAAwPMGP
z2th%?TN@IcmlnIaxMW;h<jTdvGv#dB<kL?teR_IYJC>b+fnlrv_Po0xK|xBMr%s%>
zuzvr)tOCfPf1prj5Zx$&SmVjS5Kyh6uAY6QLy(J`JGi1^M~>NSCnqORH3q7-Oie?B
zm;0^VaO~sb<D!Cs3lAM~>XkHh1FbgQX?k~8>Ey!?C#bNpuw-0a6)JkIr@Q;|ot?!~
zr%zx0<448L7(G`vH_!&O%F4=3QEPYod<I%6Tl4<`BLhP~_Kh4fQBhIPUuzrTEB6>0
zZb3#9|Igq1o3DS>ncM7j^IuN(RNE`OszgALQ#Q~cb5TbJYmBHkYwXvpNz-E|l#7?H
z^#~3Z>}*(&P~h5l!MaUJw`Bs;%TlAsGkq-g+t)l~KQrfKiqTBZ6MuK=tv@~Ix#j)m
zv%QL**?d=2f`LWeixw{y6cuG{bz)q6vE$S!FO8{QEbQ!yH*FF+JzanO=3}cuR~sZB
z<GFI>ih_m)ht*s@x5Xd3EH5wjclY(>4bc)^wQ5yBT->{DX$1uaLPA0X|Nd0o$T6GY
zqb4FIrlg|6VrXdi<IU#tdaR2C1O){HKVM%JsvWU5>_m#uiKj)&KY~szytv49L)2OZ
z21kJh1r`dEPby44S@7nD;hsOAPXEiB-GKyF9G%3vixK8{2%TkRBE|cq%J$HqLlb7q
z==kxYLPbSo!J<V>T2s05_x)58(}`#ZTN~wh?Z)0}^DkAl3<uISKiv2G-R`6qwaJP)
zIy_;kMWfb=WoBl|eN~%&T2NTHdBqBiBgc*{s{Q>fVD(iEZSBMH|9^$AiP*>l8s5A9
z-da#lP|#HN?X9iN8eIVzA{|{_MN-pGrfi5>tD&LckeH}=>h$S})2FvDTC~VpvBm`%
zJhAU`Fn2%}adGiI9v)xYx_;lUSC?)Z8XE3+KCk-1a)0@j_I71!YiUJA#UID*|24YH
zRUS#@Z9iO?2|B+Fbe^5|vEzNR+>=kTFkE>36?8)G+}gRe)nbd?`}cj>7PtQRjg83{
zx97)yd2x~1($X?OL!{#4QSpuW_w6Kl-SY3%f`Ttg>D)Y9?x|j^-A9}L{Ha-9xcO$!
zr%y!|GJF;?d^d8;O5WVK_%sHj5{|QKHevc8JTOoY6wsNMmnGiYQ|aO5<>cwfxoGiX
z!>lVBCqM7|{m%MDiPeo9GZi&8B@K-imu@^b*qmrKTXFj7iSy_4Z@wAxe&4E9t2QJZ
z<+AyHr?}$NN%e_Srm#2)1Vlx3fhy6}-=~7o!K^;x^m7g?Lzoy?91EoMH8c*y|NA5k
zy4rb$WwBb?nHi16&(Hnb=?!-+h_S1KQ4KZ3pG-VE+g#b)T-<A^(9@?+U)<Tb`N^HX
zzrQ;#zR1Af5_qITP?>?DXs68e*mBvdtgHpsUw{01J>GoB`ko%1HF0~TigwCey?XUR
z)>htio*<JOr%s>FKGlnr0n}w~*p0|vN=izLc4;u(WdJ1^1U8iqTP-?q;=~ne*B+gq
z==|YfyZo*>=^G;oo}H1**cx@^%9VsOGYliP=gC@?zpK%_;j%O+@&CWSb}zM+m6?Ur
zd>RfWH25w5?0NQ=fUBU|<dd&I%WhRVwc2)m{^shvBB0c%*d|r+$J$}3XM^Xvzwf2R
zx{tmtW>(bK=g-<I#h@_x<c0O|_HXX)Ha`%HaFw8-;6xF&8K8WM5S)12M@=}zNb*aS
z?KIu!XJzjm9&R@*dg3wTY?_Lys^h|d1=-iv8A$M4$S|>}`C+goY_<QdNhebbBzOWe
zL^QOtK6#$~1@b1le9eQeKh0+Iex7xGUXqfM(x=9or)}qJbMUdSR{sC(Ry=w7boRAj
z+zdMk9x|n!oz>bYtbXWW0m}|!P!z&(k*nAXHc(1H;1!h<PNuxLwN*PSD@#B~s7cwq
zZ^zvEvu1J4d~<&K($%Y1UtH|Y&m&>LkhWQJ;lhPCwq{R1Use66Q$1m8l%R|ZXuI(I
ztE!-wI&k9TNk>OV#w%H-GJNcB%B<~vKAG&W-4ztYa4aN|-~{J@8FD+n->XhEnz`U&
zMuO4I33KPZEvqXmG<;KLonj=Jm7V?ZgmOP9ls4SV5pWfhHqZOw8DIPBOJj^)`_UxF
zf&v53`4;o9K%5Y@yG(b{;>C&_Ok7-C0<yBb{PuqYxLTDitVP6$prGKz&>vcIC?bNM
zm$J4>m}ZHz@yqv}n`;d!I}8mCD}Fwm{;<H}mCgSX6O~_FT`hhl&Dg5+6-)bJ#;sAc
zns<&wdo2}WX5%?<VxscIIdgjE%#k^A<VeE9L#-!Hp8U8=4`hd_?CWc5onK#DYnXOM
zA|*9-;ffU;A3uKd@bx`<a<Y2iiwlZ#EQ{HW9z8n4rqXEAq)7oGAtEofbt0muqa#WM
zEnx*tPTm-?AZ#`BUAOLw>*MYBe7zPez``ij%^J2^R8diJLxfI%hRB4|PfwgX=N1_$
zDI_fX@v^_YqO$Vg#kb;Xzlw_K#dOS?B{j#UQt05pgB-lPN5kW5pI-dA|KBfd9Wm|{
zBgq~&<)-Fl{jW;{Gy=lH+W!2hIdbI4gF8EmJ$!w0Pqa6I+&626zuiw3R#w)ECllQR
zLPA<rt<n+^7k6HMIq}Yp!V9mzZiret;baOZQ8GBJ4Rc-@!nULM)3mEutyi;L0|EjT
zL?dVRMO6t6oS+bcW7e3;O3Qse9&xXU-7VJ6FYi`bYTDG)bYX3@d5^rkT)*u%iARqg
zGv9q?dOE{o(UvVDVXH;cHcN7~GO11GT%_T&{IcWPFl9|m&fDAbkF(3yG|ZYM)t@ac
zCg!yGqJokVlcS?!!0M|Ue0;|aHnZDW-A~)BsIJZ~)%z@H?}rZsD?+qRq!_idw?F>!
z^70JhbiQ+QEFWL}?GH+}zPDdpUA?jVecYbE-)?*O__%m_a`w0>^RO{{d3h;JKP@OE
z#I!c7d&35U8E4a$EM3aFD|c1<-QDGnPwVeLQvd&V{2cpwIlgx0s=ac~Z9E6}e!thv
zE?2?8#hPCUO3APsn|10(79Tt~1O+Fyzj^w!V1|!??lgz(m!5EHiKbY|K6&`CG4H7E
z<dZC$Z^o=QV5{G;<KsG28^ah8*P351msdRQH4g|3EIc~nWXhpNX7+*y2N?f+p8x;I
zn#j!`PHC@q(3{S_;&%4*vuVvSdhK`f+zSc}7#x-cJ$!O<vPIPwjZ2p=Pn<fHwf*qJ
z(7!v2pD!wXeNBLck*}ROZS&2?QB$W*on9s6DrjhEc;d{NBl7is8k3LrJ?yvt*KjrK
z>neSaPqOTaii-_%Z<(m5sy@8vF7NvN-QB?8VCK1g?7eQy!s>nxK0G{pV{5iJ7Z(@P
zUA@W`8#V~|+k9lH`|*%{`NmbNw3aMereta=TKxRn(M7J^201qj{+mlW_<r5R`r-Lj
z?p`<Msa~Ql!eTbv@HM#YV{mg7(_OCE#Uf2YQmzI~Qx^)bL@u~pcrwTAaMspCX`5Mh
zi7sN>`QyEB@Ls()2D2ZoSljyI>DJ&y4ii^j6$sJd@cmNV4NBY{9kbL?vt6v~mZ-#A
z8=04FF`4o0P2<xqnGwZB41qi)*=PF|9B%G1y)xHIaYcPS3$JwBf`iS9EDAG}m6e%)
ze}BJU<j92S)2}~q=KoS<8?`;JS1)$ggJaV9E=5H~hYlTLx;yQB#M&^QnMSOjVc6nz
z7c-7X=kICUvc=@jhr|5SnRHK>`^~fI1Ra=h@zwhq8xOxOe!u&@oqQR%Fg+Wam#3F@
zexB?LvlHxm@^(EJ7rQIl+wVWObGiTgV;zFZ9}cq1KUleZ-Y4hsf9WPtpjM2GO@%=H
zpO5UDHg66Ly}ISFIg6u1PL9s4Et$=6d#e;JEhVqV*W0ET{cp3pA+yy(-|O(hM<#PL
zZa3dqHCe;h_(aDaXT@Me!yi^#c;7b0T{M4u?8Zb7o_*)u*GlxdrKF`PSzAl9va)LE
z>bABz-YMY~WMNE9Ozi0Da(aDj?ZtJm)+#D04gxIuza_3-(V(f#J?&1+6*19+QE_}1
z^S)>EyX;$b;q}6vo)#-Z!CTvM7kZj&WDCI70{F1}`Lh>VuUzMI6scUUi<CzM86y1V
zI{j>7UE$-|xORudg|{)Ap9BVS?EYWZa()J5>2$r`U16c2qSw|$Heb0Cl9HNg`YP(*
zf&dMJf(H(FDxc4luqs(`KmXh})%L@Un!(Ewj&_NDwflZ8I^Q)bOUp#cSGnZcp1prQ
z-TrZXzunF+-*UHqZN3>Jd!R3hZ)Z$jBQtwd{XR?K&RabF&)45$oFdt9u$evi)s>ZT
z>%CoET>gc}#`Zp+UoXdCu*v*_-nq@6v(|8lXuDPH&5Mh>XZo=`FgPqU)v4;&MDP6B
zKB5=0wlcn1@zSdJ8BZIJWK&bquT~$9riP>4;*U2Tm&;yq?vK8$t?cUX^~a{^Mz8DK
z&^Tj;M30=U)c1SU`bo*j(xq$XtP=iV_&GS|q-W#8ZEFIrE3N8ZH}P*l^z8P+=-c}p
zRP*<|4qv44=*!E?79}qP&dsr8Za;i6BU{kaRZvh6bhtF=%uC1RmrZY3EjrBj_~T=P
zCCd-bnSMRvwScK8*Iv1Uwp9-Im-9dA{Q-{>HI!@<*d0E5X6K^tc-N=j?=$Z?dAmNv
zsKswi$BgoOjjNp5=T9@6>GR{$Y5k9P%kLjdG5WcsEcoI=XZABQ44DtN@p6}F$IY}X
zR<ry4#(4et{lDMs-dOb1>%`L{`Le5j3=gOjT*>;nwD-il4Y3j38|U&@*!*v-XIg&V
z_&`fX#|q0`HV2;EJ>HOby}B$ev6biLr}~P$@AlRH{%|{ge`T%R)m}!mc_&YwKK$Td
z^TfGx-(LM$v{Pnv*xExaoWeDCX4cEvR*A^h|1so~wGw#|Ce<3W^2m<D$Dkgai;K&T
zE#F#S`P9^X5zVpR&$j49cIA~4*NjI6_0z)(j+YuMh>O^*t$lSxGw0?e*4EZmyS3g|
zWHhIGeR+FZ+_{bCW95s|uN#v!?(dV`cFJr1HPtLWmR6=;_x1{!WeBA3Oi>3FoJvak
zCsCWffeSjyth=6{IXH8kZQ#x<(Zk+<&OUT_x+>J-@@Dm}=Vux-w*Ox8W?SxUgUm}R
zH9wzDzn)XU$&iwk_NY}n?!e~rcHN5>Eppf%tRG+hx3u|?H$%eNS*A1W>-Y6rK`d0N
z7jP8>P2XI9sLGJA{kCE0tB{nmv|k&H{~ONqnPHwUx6F5T+1a+~3=LPaj^5guZCLoo
zWlikvYwD)5i)2sxpE(+D{_V)NJy&`37pkp46Vu>-dH%u4`&A$N{Csb>GBP%{cghrz
zB}<kV>}h%NKVogzn_FAC=hywx?31^DH+j~!Q(jN%f9rPD|LT0GdL^mTOj_&vd-r>j
zR1M}?iM}X<6w51SqP7#ZdTjeslhQBIxXAo|ONJTyuDN2qCbI*-Jez$&&X8#vxA>lQ
z$(wI}xL5uD;m_yu^8?M_zrV4Oncwb*LfQL!vM<7Hf?{HN#N#Rss&562tIWSU!4Fi$
zySVhe-+bQg@G{@oQZdIfOp<<mc`4v}kv;aOe_EQFT-6K3n*V>l7i^iJ5ZipPVQ2C4
zM_0q+a|15q%-qSKpTC>;zvVZ!thalnxu5k;bG4dx&qm<2v9#EW*;A*sx^{~_6fvJD
zyfY*=wl{QjSmNO}-VNpo26v}SZ2TNw$64&x$G=-SYu_6;<*sY%Twku=@06ps|F96a
zl$-b+wGFN7_x9%I6H-<p$JRzO-{p!uwxd-09G?`+>64Sc+Fj2vd;IhH{Nr7s+OzIH
zQ;pZq*FSE2-lo|!`x?uxsa9ua7&0F{dem-Z>c$9z+*@1N?)E_a{%_*s$<2|Q(|)c2
z?Nt8w^ZESWYvPivtG;L~^Pk^W{QMm2uBi<-b`&au=7pzBoqF~69j0WldAEy<FLiG-
zaY}djmslF{;o?H|jS7DwJCgpI*UQ^hiJYFU?_OG3s$Ak;l6!N1z5O)(c)sqVLGO!s
z-TM|~yp6JusPTWY<kbU5k##Yg?zy?J2I3+$A3@Zf%b$})zf8{Y%5p^q1}=zJ6kl`m
zrbYSZvl+WfwXekPswn9@nso58zkRQBJD+J$x$o@54-f3A{0vIanU|J0Y=3;|+1c42
zLHjE#{a0UobW(l(k>~U4`#yat+Ftzq&CTYgr>8$&*e>@eboLWBj|oi9RqYFdwMC;`
zEf-wBwQ$1Cg@M1`t?XVF#hR7NbgH-Li5Ry<)wLd5ckP7oEqe+;Icd=}C9|OBgL}Wc
zn4sVuGowRbEw9&3X04t1b>~Yun9hV*o(Yrm;w_q^E%Nbqrtl^I@SjWUDxX~qk8eGg
zu%bBb{=V9ayUX)+;`Zz~w{!iTPh4vL^Li#s5QyJ$BZE)Qrepd1x?8JzuUwx5YCU~C
zE`R*eQg1;isaF>*e;(UhQTAD2%FNHwJFS)eN6h{xn8T+%Z{Nq@{_~bKKMX*tFvTSA
z_&iy=W{r+c{63lB<$kR}E5E#$v+91m`%C@(CPnEkXQR*VEY^tH%(ii|n&X7i%y*%U
zP*X=91EePVBC*3|51ESGdXp+Vh10e5+`hfIn6bZDU4)Y}@41x>-=0sWv~}(FJW&c1
zF|7Yr)6(9ae56CLG4J@vH#axGp0hYa3pAhFBWcVAs;@w&pIgn>`Q2athne5z1A_?H
zzCSl5l$=6$)TgMll^81dg|jeD{TIDQwxHf9VfGrguu7eO)d79-+ovAL`W&0U1<D?*
zZnJ+V+_6^@`D+!T5EIJfsPXmup^XgdnC0YHX1ukUqt$n?f4A(7E$ffizuq3O+<(5C
zmzUSv&sASvwf0JzE9vO)Oq@7zhI#(H+doxRRe$_=+z-0U=GUsw`KM2uIPm$r{ryLW
zz4cC=I&}zCn6`3@JFN}dJvTa2^Vpi)?Z$gr)>*zbws+p4CKkMVZ{+hkpdpX={qr8G
zy2PD0d-mw7tE&wwKc$>VG1^|-D=DdQcgIElxq_zorq9nUR52C3`1m;cE>TeOQBulk
zs$iD~`3Q=)^6;^LlB?p_`urU0F5&G{JUs<e=CNgHYcw2A`Lr%CNr|P?SMk~$nGUnr
z;ib~urq<Gx-|zRE%{Fr^5cb+w@-isr_O`SAbN|+_joRu2N?z+?tzF#RofifiNHJQt
zXOE1!|2)uH-vMD^&%W=I;bTubKd+Zh)@niQ?y|c0_*44(|2(?*JnP<`N(tjMo(B8*
zyY^;WRI>T;pgHfnW$`nfX}ZyEpiwsUy_e=MIuugzYaRzr)_m^P0J#fsB2BEa%0(9n
zRX)5}yD*~MK+L;Nr{V6wv(}(;_UzeGPb-_+?R?jdKXq^@bf~^~qW6X9^wv1xhM9|#
zH|Y4b%WpIKvc+)E&u6nY+<u$)yrr!T)Eh`lOk@BTyB8KZ|9Cn*{?5Gbpdx<d@_9{h
z>%T|t-<M=G(;)lW8mneY>E^K2t{^|}tuEh^b(Kp|QBlBEP*hY@Lqp@h!DjY}^XB#4
zx)rtmd)b#4fqQ<x+g<T?>vfgq9gCR%@6OlK3rYV~k~>qu{rCszi@HS&QLQCTEoyv@
zT(&uVQ6bUV6Vfeudp<dP=-*@7d^Y0!uZxbJ0UYbrzug&>yxMK;UN*Ja3-4ve`Y8r0
zM%_O3bjHavhowss?enjGQYh({>NqEOGDEaR_RA`d6;GnB+{zA!jBfgTb*4q&E_QXV
z^215%GcQEx9^GW0w%GXwufz<6y+3zv+9U*;cbaQ&|JPBV#oK=V`n0W4um2YN=}q_k
zcW2$Yb!}I()|U70TNI!nAS86@#p@e6W)eJXFG{RdglJ7Kmf>U9(zfLnzLvH1LWYUn
zaUC&kAHBGE4qo21#&?(*&ZHS<WzD+({rk(y%Qx2kE(4t>KB+h-G*si}2F4GL0TZ;e
zxLzG`Inms#$j{YuIHzsxDz0gVoUVw8T&di*AizOR=1s|+xY)Z3t`|PBn)^B1pN~B!
zG_-WyY7SmjmV-N&uhQ!1JHY09y18jV?rpJ86DHW-cb~~qwph@tneo}3m>aJ?{w<!k
zAjE0iWlP!bUy2n@Je{!nhh)*$<KD|II;eg8`$~7?HnB4Oc=t8yUp+p)(9fr3pTGS6
zHSVCa<l=Ico!JM{OaPNBTs3AHvmZM<TYBlXO{Li{-tXeRRrhy6&TX+KFV-758^S{t
zm}zrAV`dN7n<>2J=FQS;UDfYxU%cOW{At8PZ~cW&?v}s4J6~b?;=>b_C$zU)_uf2x
zsz6K6?^nu99>-=j#gsD=D|VN+E7{30C`k2gm_Ge*%@d9+J{gCv>-RgE%zk}$w)L^M
zw*&v2v+k(8{B^Pizr0<~Qt#=%O3v=$Xli(PxE)l>IBn0nd*_^}s~~8Y;?h!Y(3z?B
zr9YO>nkBX8+pX*$zh19jSRl;s*gt>o*RZ+8lO|98_-6C@xWYG$>~aoXUR>AK$G`t}
z$FlfY!mBGQeV_f!eW%vnb8xY_xTEs-w{C{<7fxyy))%R|#mP69hiMglaB*D_4K8H(
zPdsIsx6_>Oan&;iJ(Il?CTREy{!14z*jF#T=cl~#C$8D|+3qfT)o=grz^c&IujZK7
z|Ep0^Q;VyL7GTkd+QMO5{jKGog6uoc01;@UEq~9)HveB=m)8G%9e?86gQ^MoM~@sy
zxV0q{RAg+4TKi;A=H+Dv6ATiLc8Nx8OlrN|Uzi-RyG-}j_xJq|54Z1@iLd>2-y&ec
z#q`%lU*CGXuFpR);!<tLg&jM^zSU>FP0KkS-8&`t|Dm0ylI7ML|9^IWg2bJT_x{dY
z6MDjMjzikf#5bq^OR{sDU(@DT(z{Putk332(VP8|@elSg_g~$u&X6H~OZa<96`ymI
zZ%f$2Jq!P3sb!09d%E`6tIO||cdz=mu02!4N~N`=&{}=*pM<@y)mX|8OgPf{Lgu3Q
z#$9F{VQq(VR<~V@>SVfXIY-O7!MSz6;`M?{x3B37Dn9zlT<`k*HoHQI>{}bXF3|3i
z(+4^oE@W-3`1NvmY~NhlYO&MPbXSM(-Lb>M=G%<d>rcPm_nS}M|JwWHH31qImU@eC
z$-d6FaN)uWufI-ba`N)>nlN!<W3gP@?Bhp|CV~!&jk+)W^XJcqJr#zaUb^RGwViX6
zyOcm9d5e_J*OkvQO63v~5{l_t8?#eL-EU5T)xR6b{fakS6WT-|6BAFKJyTLwXTN##
zCL`yoRsFfQw=Im_U6yfo*VfY?AANoOFvG#3+h=K$ou#CrZIy$f;1_0wYnOsTmM%YB
z@L@s9hjuGP#*h3q4@&kt*!@0W^3<oL{S%elovuGUHGlTCPeo63qn>=*^WfcG!P?`p
ze#f)V&2w#J-+$j!EOxpchp%6omEFD69j9Ek9zAOC=btst%a?NPYcp<daa_}V{pF|q
zKiQt`*<*D+yscgN;?eWl@3e9!uKw}=`lheucUwLjY_@%MGWhE8zJ))Q&$pSS&Clf&
zaJ(<P=8w;Ezk_l8?^`#WoxL#kI^U^|j;ilokb>a4-o3rhG65`bea|i9^ng$M|G)mc
z>(}o0ZdbhZ9dB=6e_L9Gk%5oBXSVs`igz&*+w-Q*NsHJYXLP{DJgFs|QEir8Z49Wh
zlX#eIx_{5)_EyDLN5uudy;vM@<e1krzMY@_7#j92ViJw7?|o!hoS?6{vb;aY>)Bc7
z7f((Gl)tMvTDbdeU;V$&^9z1_d|B7o**U|u+AMF!L$>~B+)WJ&o!gU6Oi+y2RiZgf
zC-TwtI{*20pbnDHOrxXu*<Lqym+OCfclUK!p8`k3h6KhZMLRFwSU$h5t5@3mP|`+^
zdG+7kM6QY7FDI<#lTol=cV>**gZKSMlL~e(6OSp{s^KemuhygSY4xq7m;FB*^V&g0
z;vEj&ut)cezrGNtQ@gPC%1Y-5GrM{#iT5?~jceOaG2K09`f#$p-OA7JA3k}KGF|%S
z?Jb$j*W>GD_4ohTbo;aY?>EM0W|?w(E#2g}_t&NO`~UY{xe~H}tvUzOyZ!&`&djkC
zmg+sWxY)_b$)NUE$(_REvK23vPLIjU$@lsE{Ji`Be}5NVe!0#fF6Y$IO^-L%ZgSh8
zCDZ?HM)StE%bnFM;)^FNnv`v@=d1`%cCGxixj#kX|9&*<x#l(h%M-5&LH&Aye=n#m
zl0UX>exFpdY2Aq*9QWtWy1(MJ7iU=O<IcGEkG5^&cXp7yZmTc6<VteLZui3K+wB__
zvo)v5RPGG?RsZMLPl@XfIky+Pt(#OC;@!}&&~tJ@{q)Ee0&2B)*Q>WBrOa+;V5pz+
z?$Gw*&y(U0o}Xv_)@kWd3Ge=WP0#a-_%iKEUI-Kw6-kBcR~2AkG{0LS+y)x#TcEJ~
z<BuN|C9ke<GPCo!Bql1>{rj1|pWXZF(;punTh#yiBdQoD&e_zU=-l?;_xt_pH~Zb*
zmaBT$``mo{_nYT`l<H;s`0-;$f4_TCk&#Q_k(tKn8;YNwQ~SPg?}>*63Z|x_mzVpO
z@A{WxQN;4>PR#mj_U|tmJEHR%|E#J%9TVv0rd0H!;6?RUr@|~Pou9tHXDu_*;+nYq
z{=1SpVUeASN?$VseyR5t6zq^Q=gaC`|8@1sMT-S1Z|7dPUn1;fmh(ZQ;YpM_KWF2<
z^86RSzcl)+-Iw&n$<c8ylaI@8*`@pcb?rDgx%RFaq$z5eJTG=8$|&_QuJ}sUMK|AU
zu9_vC@3LFgdcu|}(=8`YmbOo4Xz*dX+aZ{-yV6)lOs_>@<3cyB02YR(HlD@@580-i
zX6=_yv`mZG|L+uYQ$xr8zr3=>Mgm_?Y3CjG)>G%_c7Af%fAQmwk2xgm_uaGg64VtF
z+52tQ<&RsluY-oH?4p<J)&BZ&@YB=NwtV_K=O}Recpd*=YJ$3>e%v03(9qDj`0rWV
z;(BX}&&8JCZMCcYwL`|+%WG1N((9*US3hp?DDq!9A@OAQ#Is6!o+wG?%(!JQtZ(z+
zChu!dnen7PFj1@K=N=*1L$lAT<@BzR%J)BY{KvwJjd@FNu3oq9*!KH%(a-nX+??(_
zVaL8tPbT{-si_@%`x8`3Z_k?>ZfnLCDDv^$?)Oe#E+30q8q^6IB-r_U-e-$FPl`T%
z{0PeSRbO6Q<hbjpt*Hs}#N596pU0(FYz#HuQTKg?V?@pE#5)%g-S!^x)>9W3nQ`Hx
zWR2M;g-K4kOm?XIXNn%&vH$hzALm~LzYw!LkpG&=;rE8PA2~-D@7((~v8r`?jGsV?
z#O*pOv7Q_K+kU;Xd%HgR2}4h={ay8~R;~A2`rF<gdi^)}PTTaDwbf4?&d5&ciu^mx
zQ8V~@ZIkr=l-kZSU5CSEHb<?!u_@KN`PDWSu2!b+_v`JC^+-N8+Vdo9<Hn6YPRIXi
zYGh{rwQ%>ZpI@)Xs~+D~{=V<Ti4#`YJW?heMLCz3`Nn;H%IPR@VPmqp&7Tj4cf8;C
zTR=wUPDZw=OJJbjrOTJsTc}ydthllB^6sXlhK|I;0=9W`+#jk=4|a1^{CALD@XE@`
z<=MX*7lbH%Ten*wc;z|^y<0gNQM<+X<o7*$rdjI5^k})?S5T0i>fktXw>*CGzZvFY
zj(Y9OLbY4Iz3>0QF7NVsrm>(|!Ghq5&h1&7HU(UEISd`**DydGOu24y`sCylQM<3D
ze^r`S!SuHLoy&yn=9b({hnD-hubv{pQS`i5_}itR87g@*re<!vz$+Q_UbXaa`)(V(
zYu6V2njWvWSC^mP{k43(%b#|6r*{W=FRnYWc+rF{S)yNr)vHSPX@_QCKUDMP#?tMw
zeC?;t>h`97cyRE?i^cs?HIKi_mfvY)m#aA79$R@V#Yj<A_2~NSxV4KGF=>adE3tML
zU;)kZ<vj;A3NK`B&3m46XNRDqq~zCk6B%au95{a7Ws!44@t%tjM`Uf!Cmg$5*qGM>
zD)QGYx~#R~gQTdE>Cwi#rT0=cJiHlLDRJ-m?*08Q{XvZq<A}}m|NlvtW=(mr!*BWF
zZvA}`&!gtGr2jg-E_Qdpt1FuO*DMWN4eG+*DZ8D^yYBP5-S3r@ln%MityEK0WmTK}
z^3rYBWimM@BQHMK)hzV>(4X1$&Re#HHfJ+B>{(}Px2sfrQS+plp!30ruO$AweinaG
zy=+PRwbv4L%J+6x8b2y|TN9+O_`_;Xxwq7<_OG8jZCiah(|_x<D46^a`%x%6?*RMu
zJoo7xb#d1v?)`E+BezAY$njw*ub@(p-@o^w$NA)JI2K=gQF?Zog8+-q3<E}4>#{Z9
zE0x{*T<-6ym0oH5J|#Wfo2`ty2{ahL+tyx9jZN07q`-38%$c2Q)~sRs{-X2TT<hd#
zXJ%&H-L*CT+UoUlt;-KREQqPv{p*I|4K3}xt3)k}RGfZ)|GrDyabbf(_O9ENi`;sf
zjI>U@tazEf|6owSgYR{EY!gnruIN1=>$uS2O$+CRZMm;^ADhLPdwW~Qd?QxD!)=a}
zr#!joEct3>(RID~*Hyrc@I}v7zl{5+0A@poPmP=W?HKiTD{fVEI@as_r-@ad=0k|l
z-xkh}idUM`liTLkO|tPfPjcCNZ6YhHXWLqd?KzE)H~G4B&adyAQ26*&=zUSgl`fB-
z&v%|V<Hmz128KYFpUdaRRTbafmV4st*{{BDtzLYsIy2LlJ*)Hl&bxWXUtV55aoV&t
zS?jU|Yu22}-FsZVUM4XyvG?MtC84Xs4yJAXS$g&~=#2UB9G9ZhH#auExO)1p+q54)
zDnKojw=#hu8&ghBs`~D6pqu~5!t5(M9kyR&P*VGD+y3z6IrFQ+pv6lM_Lv(pU7U5u
zVf#bVoe76emrq^fyXU*KYV@w7-Qw3R)32?GEIl{VFxhQxy?_3#Eh|s9L|qeo^3q#a
z-LGW##=R?6aO^I7d+68K*P!XE2pzGLI|Bm)K@-nXi+w#qLql(DNIblB`}I`4hO>#e
z0cY(tDu1l{|9-&~(?3%8o^E@()@|cS`|C^emQQ1Uxb(?-fkjz&3TArbGCkvo>rV*X
z;s5$o=)@Vu6}E>=H}bAC-FUe;L;Tj}gQZoj{D+Or^*)@u?s0!d;Ev^&i+NXV)Xg_N
zb>=6-zdif5*8l&<_Puniv{{bCuF}`fzW!Y7)|*wNC_UROw@IT*@A$g?|EjkC=i`&H
z5NPTSU<wr3n0Z-k{?`|rYs0!VgO@32p4{K)KTktnf4`E(v4S5P!b_WWm$&~rCLP;n
zc_uAH)~2Irs&--B%b=KuZ9J;~|LW^JKOb+nKIyrig#WxRS$~g-6&>c~cz5sa%ZjfT
z7aJ^D{(G;yqn`VjA0H>I4ADEDy=haxo;q8-KhNzg{vQ<w6`NO&_cO2CH=l*^V)AjP
zYYhq_@f)8!U08Hp?&SZN*4H;yuf97k*{WEL;XP--<hi`rvg`XH)qddVhqZT%A#5-i
zD6D?%+M-MC(r!HVe_OgzPYalpuIfJO0-hT^!g-^+Td}{-?ZevbPA{K%<{8%iw>~vp
zul4b&<(X2~);iz$^Hc9Ur<|owtN#8sh36fe+dSCT#mG*X^#9G~3w#m`u4_K0F}a6|
z_GD(Rur23H%GJFx*UHhnXvq`bc}9EXF6Qs+<nFhBSGfLN$hw%$9sG6;3&NC5O|Pn(
z+6IP(wu;Bs2!c-HUU)G>Pqy4bCSq@u>AruzvPELPZE>9G({?+5zbt56wW+CT&a0Ot
zRzCA=B)i3QKY9N@FyB1&{k^@?ph=qBv!?(4bXx!Q9OL9;JpEZ`XBaL%*Dz`Q{(n-R
zpPg-v(fhtajj?ujdtyoXf1B2=hMXH7w|*40D2VAi^{OqmOc}H+rmZ@|M`o8>D%-AJ
zw&2q}Gd>qsEIYTFvqbx>UsaXWrPnu}%$hQ#rBJSA<*O1apSf0|pk2aGWCBG#UJZ{=
zJU7Sk>$|JdPn|loA^p7E{<YI5O=|k~_V#1Yb$O2}!otKr>&DhbZ$DHRxg$R!LSkO^
zJIfwP<726NJB8JgPEJx?u}kO6wvB)Pd_E6a8K=<2mviplHpi_=&9@%(GHNfJpn3P4
zb>uew+n@Ix@7%O^g@HID!y(g+FGTLKo2%dL))PD#e#Sm%kEs0rf9C6dZ@Q8F;n_Ls
z^%i1FE;z5{aN4uZw#tRqW&Ml9fD<wK=lU)jd3aH-_`}16GvmHL=wo2i|N56-$>d|+
z^QGds$MSEUo)}vyGj&>0%c{i}-R|=$-?HhDPRg5VqaSsfOaIOn%edPQYb%Q8tdm_<
zR(<&OXZ`XW7QER;b_edt&M%cJ?kJPdyw|qo)Z!HzM3kL`yW<SEFIao8()hn?@UFd$
zUuVugm||RUwcmM5a`8E?JC|QtK6&=+n&hNAms(p}6E7@q)I07Hcw}Ypa?m164H2%A
zH#Y=1IXV44rx;1P^~?1h?H0FgZIj?(dvj;!=5uyd<?nh{Xk1U+)y^mD<lFoEzU;bx
zmeC<0EnmKre0g{GcIy6SHr}GjTpJY?7Tc;X1v^1YT_?_;|9%_4X4+=S*VosxGiZo#
zWo(UVX=zc=)a2~!?95xgUu&w@o$~v&5jzSLdD!0X)0aAZak2ZwrQYHZr%%msa<x&s
z{!+j+Ys%@3vo@y(?nz{RbM<Pt%=S6<{LWQYC9%7evaV>%*t|J#Uvhi+Uvsn2937=t
zmY3JXL>E4p9?x_^aKZb_?5lQIEPuS{Y}=#xbwylFD|NM+K3>t3;FEJXbEI=Z{MV>n
z8x<Bo=XSO?e|N5UcE|F{9BXyUbzR-fN+w^rlFgbKQ!_JrZ_k*%s$brH$Ls)GNR^aj
ziPlcid3<f{hUrs&Y<bptT)zF)uGa!42?yr0y9hpwuW6iAe$O%YS|}rfk)+c6+HdC#
zgv9;rr?j>xRJ@4@i51-xG<zcB=}zH*^0%)_`j&<3Ya}HnYJYjdd2Ls;su^F063^>v
zv4tmQO>Vxk`@P$3-`NU(;v?GE?vQX@zrXKP{yu4G_7>P$fX2tGq}PcS7G`{XyZr*M
z^s^$)zehSx)W6c~xYowbdE@lyL?7?wSJR?xc2(Y){_Xw!{{KJc|KBN+6ciTL2I|)S
z{`R(b*6RX`51-H5FW#|3f?G_d!AGrlR`KVv=D$r3urOS@bcsnQq3G2WO__C%HK(nO
z-hS-u_WSPw_ukuEy*Pe<-HqMl>z~XybjWGR(xr(%K0N&TYU|QTCt3E?^z$;kY0NvS
z-t=VZ4AZApdp2Fz-75+1R!Ao*YWYZp1bjb|wrHyzf3Vxu<L3XrzR55A6%3k;D3+^!
zW7yBEk$z@IqrctHBbkeTUd?8+I*@XETkeM2f4`egJN)o~_4_@{jsgYG=hm~O<lNZ6
z`1#q{;+>WI7A<1R-}_Z;OO$Tj&ZlC_3#WRu{`>no`SG#d-h01Y-TP!5BO@ibj`E0H
ze`31g8h7pf20uwH%esZXc<g@u&3vQ(WBuibbq`hgMDmZmy8M1|{v8dQtG|;~Sjrvt
zebo84uUaUlFKYeoP2FZPT7S;Iof8ooZBu_)=u2N=t#5M5?e+~%PMnTwPuXFtlWCOK
zQ+jVhUEs`}4DV$tcz%B}k14ddUm>P``rD)F#qo>c|3ui-Uk+-?o^yC2qk?4}PurGR
z9d9e|S6_X6*}RTx>z`A;FHE;(Wr!Y(yBb~c!*vVS%bq7YE;29#mONO#x%<Q0&hmhu
z$1+(4yY8CU+)h_aY5II#r`M_dA7^<&ao=}Fo89_r4%^P1clhPy<$Kp%4C0ZuyYqCv
zY}jg1O-)UU>ThqBCTC`5g4TMRo?l*ASoq@RX7xT9%c7$nPo47m^KJI;_u&j2yu4F+
z3~p}C7WeY@e!Zq}>y|AhU*6ml=4$<H)-Rp6gYovZ++r@4m-qMYKi%Jc_~C(Ry3w!h
z9(D~|Eqc6PzT8qwM5N`(lN25a0|u?BuOBR3ut4EX<@32ep3TnR^KPMGN=nLsw9N-g
zZeI7SZBbKq4zOxZxtfx?@Wb!-io1Tw9;kT4lGWXnU@pO6zW+Q+m(N<aGcB9~>wf(z
zo^cjblP@~^?E5^HnLNMjYGe9#a_R4!^Yc%o$hw%$A1i|uW4_u7-Px>uYI|<;-o6D3
zvm2Lg5OB5sQ*hKUG)L!<-oA4$l}#ff;nR5x4WDHvgHk69U*`x`wrTY-nLV-k``ry`
z>4(E&dWsLXKRy)y|CLM}69XT+*Zq3=r`_V-*Dib7XnuNCFwvWZaaR?KG0X0XAUTE^
zmoF!tJzHv(cWbY-_%eTX7s0Fc|9gyMcQ2|rDYX295W@yh5ry(YEGH*ORJyQSxw~|}
zPgMM}EhaK{H4<C5-pd#Jc<rdb<UM<AZ2tXttasR3ul&IQ#y1lxnv#z9$u7M9T6(ds
z=Q}2QsmbcIug<G@#My7Ynz24FV)g0r`?b#t_fE_E)FI)Ly>6}VjK8<%IPZ3eU2q%J
z#?HDpZ>9+6)-w_>%xYfkYkV4@RdG7Cc1_&gTW@zbEj+L#^Rmsl>szz0TOGDEHZ}&W
z&g{=NYhz~T`%&xLez+0TgFh}`@8adfb+78R?(~PM;+=~+KwBS;c%ChrotL#HO!c>A
z!2<?9@#_5-<rvu1@AXP2&2i?^vx?lt@1OVTIjHCSoBLn4dj0F}xzDdZIxAbg=+dLx
z6H>ytdY^xI^=+d?bmft!JEG)TUN6r7_H&n!W8ccV_b17iUzzss=-R_`4|%WKW^OO4
zpC`-boICT$oc3M&c^y~$KYuCFbMi&=yeXGIzW4jL`rcN(qK>jXo1ZhLgv+|OF6B7C
z{BBb}pY2PdJuD1$=YGj#8{17<bKQ1RqV&Q3>F*kErnyX8{rXHvr{8kt^3LpYv(5AO
zDeZZ(DEIa@(4x_&mM2f1w0paL;i^@uRMtP$65;yt{{H{2WUr+{pab<!|J?uo-|lcl
zt$7ABeLTFq4^L9{zOxRriU)MBYGBoeX;-t3{`~wrvGC(BkJuC`UZ<+>WmfMDW(WSc
z><=30SsNe4<<1cI_=C%r8yf@KS}kSu{d`-u?y+HzWxVxzU9-{^%Nb{;Onhjz=ZTWH
zBjc)X@5`<9G(<RFUOlaDYgYR0RhESRygiTXz2gouJ&sv<_I&=P_}h?_{3O1{v=`J1
zhT?UR%WSKqmabd7LEvWjoyIkc%n4r<RF)>)G&*VM>eO`laog9|s-TAHrgNr@4uZ10
zy+?RwOk&hz(AxKt&GPYa<@7%lH%>1xmtknwyGbb2{-4I(<|DtK^Im>;*P`srjPtLq
zUjO&^cj0;4?-hGG6K-$I)$8YOYPb<`-G5Q84l65bZ`tNu*5LlU-sF=XE;#dFUHxo{
z=i~*Kck(Zf*qp|@CM<jJt8F2|>@m@^y%-(Xq?h$_a+XMgJfl0!P4(~sK5?eIZRcAx
zP8()c_$;`cVfO9q?e;Tge6|<o?S2c|B5-Z>yTknUG0*2Xv`78>cwC+_^7_MqgmZH&
zE8g$@uF~wOH+}Nt<~eg@rY9R3{`((gU-m}AZ>nX!!Mc9--Fww6r{&vpPv3sG?N!uy
z^Mvqd?GNA9by|c!-G6@N*}(28lmAbV$rrtJ^Lh3?32P?LyjTCS|0|zZY4tF0?VDAP
ze_Y?!u6q3TtKE;=GG0!Q3~!p6IHU0J{<(e6rOzwrZcn`b-Yr}8-VH-J|J+yoi&byG
zp0i)`dGyJR9=V6tHQ$oiY7tu{z{<+XyQ+BY>uYPJSsV+j;(~*l|LQq$=}p=dHhaQ^
z1_SX%-o`D-$N5eQtlC%m+iCUHxT@Xh=jUC>F!B4GV>bKA?>FA6s;Zz#vqYnrD$jXj
zEH+&Hy<+{IJvLXw#IOIh$=zKxVP%NlaqaK#+wb1kvwm}%n!56eVD;sXMR%7URuN=)
z!teO@)=rza!2aw1wZ6Y?eo<f{d)@1b+WQVZ_BBHMHlSieNomovR+NnqC1*FyvASBZ
zwO`hGZTE7^T}fxpO_LFhxf8?lM{-}1wpNklGHFAmg2Kt$F7JuXXH8ib&$p^bcmfkc
z+m(?1d14$4Vdnl?Q&wJ;yZWK!>6gru-9ICKHJ?rUT(RzongRm{KmT`E>#s%c?pW?$
zSN`Qipp1RpowsuiHnU%^-W(MWAn<O-W4`UhUf$jtGcPZzx|-YhtBl`y%QAxtxh7pt
zwy_4Re$trN+|kjo!gbgGZ4xU|FU^jay}8hQCi7jV%?~|0PVD`DFZ%s1VKtwIQ%8?I
zJiT<uk_wRr7bVt&Y3s#s#5DA4bbYP5e}2CG`%e`L>!MTA)0K}GTzdU^w=3U)(!{;7
zeVvP#KYzF9n!NSY>tFv$)}*vQiCAKG?)mH9jK2$>+&Fls_eSx-zokc3zdiY%lbx$>
zqKy2_vaG$Yd|&_MQ!+XC{=50{=MHKnfAas=JdPBRI$vqBeTkZXk&j-m*^cRFxYZvN
zY&<#d-~M&6yLZ{teR&ah<8I9PbEi)`&+Oii=P00(&DM1@=h(Nm>zGTYc&UQ+Z@zqc
z`v3o;>hJGdL#Ni)JqryDP24;Cy7aAWx!oNd9Q(gKTKQ>{(G4xFSGDuD<wj3GzPeu~
zGr_%asi%+2j}3`_$FnzW4t&?HAX9#2ZIq?#=FrfCN*}Fzw96)Qrirh=zCu_?;Y20x
z&FO1OZA2O&B})_=%Cg6crk-0O5>B7zFOg<os4Us?WQOl6HSc!jt1DOPwNL5n3@Cpc
z_I%f_=={>kJF}*<e}2FJdgZ?5B7uRElCM?WafuR-c4X|j)3Ve=J#F)U^SwW-nXk?=
z&3-k<IP;Rq`mE|rC(lm)8okS!E#vjPD?Tez-FiIoqNJ5UPKoMTcsHB*uG3;qj(rU`
zIPSBS#+?Q&rQZHHYpYcGy~^~xuiIK%A8xyyS8T1WuFk&y_lI5XwIX6-yY4#NkD1}~
zk6-cB`Sb1zFaCaTE79}Pb*^vX|C$ybZM@qMD<3*d=%nFZuU}Sk%u||V%#Zd?l8K-E
zabkGs^?5%digYaVOjr(Xj=lj(7B{|Kp4&Hn{ka3n-sCTsw41LzPv_yQh?5(ICYS8!
zT>i<swp{mXlnMt^)J_g#hCA(^*G<(mHCH;;nzq&c{<hFbDFM{F4$ztk+71;nr+7#I
z&75O>vX>k^dO<7GHT3kR$-KX_bF=*JmC>b<k}mp(noQP4Tgz^qHtkTF!H-328zy9L
z?b!EPk0ZSGp><YPz@9u=fdv5;3<6WUR>bW2m-6w^R=)5?^`;=srL(WUU-9paTk?Wv
zXx>(9K+W5}MG`!WdpCY6sxp@@>dBiI7yk6w%GQI*?$>s%%R9m`{W$OI>%ZS5D{D;U
zkTX8^bjIRUT+hCg%wJPH(cIsaXG%*8%Spp>^I~(c#q;xJ?runIzFj!er)~H9eYaQN
zTI}BMmXWdIwx#|5Kg9>;?YJBB#bXUm33qQ+hW|bp&~m&d`B_tCa-F!D@477(R7kqg
z@WEmG#V2#EO1aX{&nvZl{_S?Ydql*H@UOO<Ti3kKzjW-;`~7>RwG0g}KK<wryM4or
zz5ITjedV>aTnyLdMm{LL>%bB8O7-}vwNLG0SNHCdcDlOGIZ#Vi)gt7_>hMy2(SKcD
zoeI+eN=<IHl&sy{=Ctg{=322`Jl2tAf8;lGo9$<x!INnkSfsPpV(r1Nx{MsQd47iu
zA6^)u727xWyMjk_mS4`A5(D1_H{O=z+}w2ZX+%JPK-Kqmy`Txj$JXWVcsv@u9c*S-
zJ$`Fj?(6+-HVNN9JzmVgS!k7}sgaRk&8W=5wCH$$`OmtOCQ>J2WxlId1_&r{_#Myo
zUedg8$rZ0ZdCL4;tIBmJsYR`A%!6jXSq!cVq#@A<?XvRpG1zEco4TNpS@7p2Z@uF=
zt*r)YVzn#ReY_t3aK*|-pVg&O+;WyeOXX`6D%Y)YW?yk@Yq4cofpAZdepADa@AsNl
z)mBeG{B(Xj-^Od({qKp*zUa0<FLu`so4DB6-bIU)?8}*DY^y{9_2z}$kkHcB-dO*?
zZhLXwzMpB^74_d`m`L?VoAaHXu0MUw<muDfmEHRmgs+c_Tl=u@X3nuTUg?0Cn4Yk;
zQI2c#r2G@YwWb<W{Md5-fdZ?N$<p3CfeED@nNt7xK>NwIs+gBvb=C`E-PP-Mb@STi
zj-5}RKE1KKTtCMwTDdI5e(BPspuJZ~NlNebevi`-*|)#<%k%m5>x$3We!ug$^sn{%
zJ;GUArNp{ji_Ue4YG2r2U%&qPhif~Fpa0pnY`c@QvnsO>Xm88&Jch+5Ij(PHDdi4z
zS5*9AH9c9ZnwPIi@{pj$Tj!<gQ>R@0QMS0IeS@^h@xG~V8qPkv>y|S6a96UbwSmS*
zz3Z>rz8~AU%Kpx^88=>9ZsC6WvczWbABAmC)-W)vNcqQY@KV&4=X+V*#itR4zH()A
z|8G2)edU%8LkaJ?;<b~wqy$|BLqkjd{|k(KX?5m%l0nzj&fGorRbMpNcqAHj?66qA
zG4XJl<I*5YS#t><P`BIuR`H{E_YeH|QSsmO5#w(0`Pnn0cn=<Z@B1z7%dDeUMG_MO
zJXlY0GA(lJJJOnZ`p@kvsZaFcq?sAqeSP<4TdFu^FS(}hzN4%fcfJ>r?Q2-KKIbx<
zpubJyiS&7m3knOB_i8Bp&#y18UcB^hMoZykwU!>~=O$t%B^oSSr4}7YlfBy^xGr0Y
z$H2>G=f&Wrn7#!Iody5?dVS$;QTJ)fYjb2o{{MZ?8+CjsLw%gB>g1CKH9rcbC;$HT
zwt25$-Xjs$@3UWk_B`$Re9qb~{(AJ|n3~w@-)qVl)eg*`{j5ed;nO8={fB?Q-_M_N
zexZI$eXV`}v%42O`5D)l=f-F&U0FKe<dp&ooBIjig%G@#7w`RVHi_LUsAajd+S`o#
z`}W?R(CbkB<6-;9gY5DN&(6%WTe~~&uGRL(MLT7ZkM(@qwJ&b{@e2!`KfYdnX`#sR
ze);1kCMxfZI~;xR;K3JHR!%-`=qT{#PH*+$cK+!+8*c8c-adc#%HO-%tlv6SJ2kxS
zfB*6m^9IWr=?%AUxNWHnDAGAzaA|qAE4!*^UuxJA^A%-juDeniJd+C8w?9Aj@>XKj
zcJn!Xw_T<G)qW_nIAXv4^ol3F|KIy%*M{G@_>i+F`@e;V(encwfh7+XHybCGn*4cQ
z%e;>_s->d?RPM4d%gDu;PvbHWWMO>x@F64T+%k6&*FWEG=g%-o?YcZ8OsORC^|iH(
z+)0{RT28sSYfmRkoiJg7nxs&${JN%Rj0Y~Z)L+lmC{0pos{Z2ebz?GPWc&mUzVZse
zIr?8KC+)2I+Xt#sJ32a~T2Sf)7v3c=Zwf04t2r#Y?09vX?v=Z{o$s!l{e_c{ohz<_
zF?4nK^~l>FF8k{-`=nUOHnH(d;Zf$C#&Ledy&Zu@UtGLiH1j*%-Kzbh$~I)Kwe#)W
z=1&3xCw*R9S$RUvl&h>$`cQP!!De=4E2~>iZ+v@uyLMlkv)NA;FK4sWj0fIszt7j|
z^zfVKvu<(yV{0NeOKmy#6trIR=jZ3Y*TgAo^)I;RQLuI*cbJMxyVCj%|NNhT=bGND
zxUubOKDInOyxQP2-vPevrI~E<aVcA)K7!`1H8nZQ?-aKCXN84_C%?Y7Ht)HLy1KH_
zro?!i#qRxO(g~MDIv3qYaq?ktJP=#HlW!VmUmv*K=#x@2Te0>@MA%Wm|E7<anT3ue
zS7cvjR5RU{C8PD_?e)EJPpt%)81zEY%~pK-ne}r0VvStw?a%FMA1@C$-8`pn{n;M^
zl26<9_Uek)RBPA#-VnEA>({>=VQq?58l1Ub?g~g>aVy#vyXE0yXa7Y1fBtrFn`45#
zTO_aS;N<*XGB4z<!|5|;j@;awesN#zZ>#6ircQnM{eJy-=kRr%i$L4*PriOswO4NG
z(xr9pPPMBrt!3>r*pTgdM0fjvDH8=JED#G+TH*5S=<%2UtysD5YCNsb7{9Z7+xlss
z0vJ5qAt)&LvvHZf{E<C>x49Ruy?JwoL9yDZ`hPbU|7`pEy79anb4*SFr<~!T(uPhS
zw!6C9J+7}_-tqFXph-%Hd-3XP>s<d$_CFLB5b(Zqov6`F9)G)^OHOb6^r<N4&W?-A
zUz;BPFlk%v?M2?x^>|ka%E|RHGPCXAZ8>@Blv7@w-lR!O=BvfXe|~oMv*+Ap3Q8_w
zFU0;RDSDk{5C+wD_FTM0EW29WmQS3?u%kL?cZWT*&#eCC^QumzGpfngd|;H}`yS7}
z*u6jRgH`geo`c2bZLdGD(!JUtsC>a!spk9c_xrNTu1g&<F`Sefx-~WL{98Fo0sZg4
zZ#~|6PTJ_hsc&udyz#mrvb~(L|JzQ^jc-%f@o#qR^`G(y8-IVxk11zVbIU$_sPpbz
z`87O~Wp=B+wENO4{j_Ayg$lm-zaPt*t5$i>p0IAlou8`x&z?#7J#23Ff8eq4_XV|2
zvMVPDuD<%};?H+Y6J}>Ma58}AwEOM<Rm@e4m~EcF?(_Wz$I{GZs~(^A>G%!dvQ7q>
znaA$FZ#~<dv3+sU_q-N<xtgPeJN?=>I5r1ttK59Qy2zu(w(_&#bgSbJAAQ#HYPnkB
z^QwC5!qQGiq|V|*X{8JP^n94Te&Lt<|Jz<XQ@gkN=BLkro9pejoIL55ylbLz<Mp^=
zt95VhN*9Uy8;QLwlL!iaeSJ&&nw>jORDW=sQT8Td%CEC0e|&rl8ta&ze82v`tqx;F
zP-5`q<^J;XuSl9?Ot{S;%n-3Dg%fn-jCsY{ySvNdgXdds-Bg+D_BpITAYKTx)92Ij
zX&<VW`D}1rJLzzc_EyG?KWll4ii;CBM$~NDSaEk(Y3aF-t__~g&&>s;j8C6Fv0eY9
z9w_qqPQ$$$AzGqoXJ$MsI+J4b@VI>amtuF`<rA|(%{$S&^PwlVc3l5!|LvW%O;=H^
z{14mBy1QT6PM9EI#S)<K<sNHD$P$hYrl7iQ`Uwvs1mB3>7Ub6Q+J4DJ@FT~i>?Pug
z0$yA%Z@$UfcJ@7gzf5Ab*=?bB=SvG?Q|^_|`+hTJvu9fRyUZuwqUN!6Xt;{L%PuZ8
zSmhI<;3L@DHc>J|=qg`P;LC#gy^-DL`Rw0bymhWcbFpk+=&aM(A<^kYd-k6?cwNUw
zu=S<+zSQzJcmMJqNLaTf(Er}14-fW#c)RkaLG)eja|-VRwBFYDN8I6IU9px??dQ**
z8k(ApK0S{QEL^lmNyf71NPq0j=Q;;m76$y-DExl%nY4&rw~p&J{8Rn*>23AAc&vBD
ziBnD<MMhU%z6|emO-Wny=z-%5F7Cg#CNI7q(aJu**!}knZi9_h74i-fc9*Y-Ecg(!
zU8*<lEqI@=i%ZDuSo!T&L75DOxtKos+xI>>Z|8i1*E}S9f7jORw|V@T*ZDSO-0tRa
z`u%;ob^QKZX&qPBt5LUOyV!UqY^pGPG{1@~$)&~r+6rDFA)yZ+4)foZ)z;TPzA5$e
zpF4pCpkvv>UwtY65c7Ze-QDHYscYlweje2>J+WVB+O6`B8lVaE+_bH6^84#&p1tO<
z{Xys?m7P58CD&I5FQ3zQ`f1UY{QLK`vrThvUC}OGXU=c?MIb0R_-$Y9zn{-9WNoc`
zcS2gG{m_Y)2OQg`bbIyW8U9{XUv4(Lb@nCog|0s7%O9#Td^maVrpAS*6?^q3A1#bn
zeaO{+okg{e*vYyHN1mAJE2^oSO#5AbZvBCGd*rjP^qc!;eO7u_7T<cU(3a`$sZv+9
z$v5xjZQb>~_~uQUK%RT2wW7A=yfoRv!T>rWMO^&(@;;g3FQ!a){#&sc2N!NUYnB=$
zB=DeM)2vH!RxMp?bQl~iF7utR?q?L|qK+Gk%zy4pznajn^Ntyh_so>v#fL<v?yXhf
zbhBQl)5qj<WP-r<YeH{Xl{_aM-US*Nb8&Gg_5C2137T<*MboNem#tD0laDR<xUbfu
z=BX%$pWm~;>h6qcO+IZG>}qqiS#ud^mIoY<7Rk)?sQ6cDVp((~k-v1NMi*$8o01I6
zjy?bX{nprCyy@*%HvtyVv|ZfFtNZKgPsHB&`r$w$bDX8+zwP(yRu}drEZXgNZtA)V
zJImSQK-Pci(<;7euX<7GWMZMzl^|<-cKg3yf_t+;W7|uYF7<nEl6mP!ws`0L;`6p~
zD<AtiHRu<-yRuT)tzRy;{LQ7M-VwV>R?fHn#JBk9g94w$9N&}G_kBEh@Mc7HRil4a
zxJ0i0vH!E(;x<os6yUn#uwk=n`et3_ZPIO~v$8hFX6qbmS~Ju1)zRB7j%|LP&IbG6
zi=BD#K~ZGU-0rKdB|N!mJR+wycmI!-l`l!3cQND33iWtl*NbZf(gQ^d6&M(WuLrHZ
z%6HsHZL+-eN8ZCbi_LDkOyzp@<qJc}W7%VWYDDsG6g*81PE^$5li4tHdEO0yg}PBc
zHk&duJUqlYJNML&3XMgJ?yOTh@w9Be+p#95-3yhbo$}gUDpHoGkx)Kw?g2%2Q)prQ
zYSFEqev+`-6_myWF229j`bT}9!@<k`i(kCm9=Nf}w5R^x%L?{DmphO9l~aEf9q8>Y
z<6-ANRPt@j-HjLa)vo^)5wLQ>%X@d<#kf0atP`pK!1!r?1=IBBXPr+TYF%+>3ul<R
zqfFP6lqG*ZFdxd_eRlEJtko|sFIP4;zWnaSLg)4kSy#2@uaSPyJ%3g9n;RSXoa0t`
z3$RRA{~#_RlJNiEU(=}Nd-ljgZ_isB*qbmpKIr%RidTJeY-%CBhF$AKLa+P{7Aj3E
zKO}I6TZdN-ba#(;ucUF>m5RCh@7DkS>*4GBHEQoJJxxtc{XHL=?lMSvP6F+`XL-x|
zXPpK2!;X-nzc&iM*SZpa<j&jjN2`U`|IXn}pTB#BRNcEdZ{xExcDzd7x#Gb8(g+5}
z4YhT3H3eo~JU>le9gS7@`u5;$?d6Y-*L-R!pIGMDd{_0G`lemQ(yq^F&Bc&2ulI2k
z1wNcE$9(kW>t^+XA?LmoZke|D?L7{ILXke9jJLP9yXWMri7uXPp5NETEB$MmqWB!v
z86npi8QAyEWe{fQcyZz2`MDMCS2J7=e!uT*G<*H6xKF>|Z+Mm4zxvph*X)iD?_ala
z_UpU*_M!Q`7iGO0!qzIR%4uFEb9I{(kHKxur@>d(zrR+s>PgD%+|Zx@ep<Rga;pf>
z9qTCM)!8n5p|aL(tCElBY}1x9b2&3bv*YLf|II5d-so|^Q>p%FevQ!d_=<y1rJiPA
zQ~36<J$GCCx7X!YkI%}x`(|Be=^u+8b^l#4$LDRDs-3%yv&hoKwpuCgTTTnFREqVw
z5T&Q5^$T}7vrG8T{giR{R?2|}#u*lci|!ikjqA58es&=1YivS`0*7Ovcu2ZSAZU;8
zho{rytG2$|l6iT<L;3QKE$M%MedRlxdS_$d<6}|Pg430k>$5#~mAsd-rES56EA{=s
zlT=>3opa;8UU#5Vr0KfH2GKTgT^$`AO&&`b^ZxS%tYiLCbiV%nhvV<JJlFSjD4wq`
z9I&)4fMK28bRz~PA>rhS@!oo2Hf3)l&dsrGcI%a@jCp)qzP`jtZ}Lflq9-2xuWuK>
zxS+@*XCtw@>@C-?{oTxx4y%Gzez=vrUQtc$*t;Ls<Li6h-roLur}q1km*<vRTvIvq
zll7eFv7|TW{~t}Oo?*mwc9E_9v;bjoEx)A0H(et>Ki|L5IQ&P++9GvEHC|=otdQF`
z|4siYzV6qLb7}nwwwrp-+RR-kGjWwgPoClJyt!8jj@y^4yPN*>WBA;y+zdOG*!Ftg
zx@>k^dCEqKNp_OSQD@v{7~M*<G0rqlOR;G`&u9CzsQ1>Xq>Tr1%x?2C2381UEC|t(
z?UUqT+kIQMwZ~%h(|3CkcnkuyroOnmy#FrfpobN2Sd4gNECjg4^>|L4KQdv0fQy^k
zE!oWxI*>~2H_!8P2V>&+ews4gopr2tVdgcbwfFWhFeos1x;TdLSef5%4m@`JaK+C}
z`cZ4dyi-+u%9^a!urYhp{g>T%eb0C0{tkzb>+3XbZaNyTyXeym!y{i_vwxiR{(i?9
zpOBQ)n{WTmcbUo+Xj^?tcJ+_P{O!L(pFVYz6D_@JR$67{vh`Npj?+`WIyo)KymTaO
zx1s*|%=wV?>{7~!y6wnM$Y#gu#oK3|o9Fs3*ni=h*Xu8SxE`;#`&o)RL&xvy`vX3G
zJZ>N^a%1HOd(rIcw|ET#x8`tG?yWL-{)}k@ugT6$|7V%X*)Sbf*(^Er|4)9c|DWYm
z&dlxpkv?zZOy#y##fLwi7bc#Oc&{tN5`R5=Ywm3^&;o!8#Y?Z(@9&dgFaPveEnM8m
z_QL^Y38R#b^S^(nufEz<{QR8b!hnPi4-Rs0a(?_J#mvUj5VW$S%JA8(t=XV0MOAx_
z-P)QRdoFTMg(0Z={wQ_t)6MkLg&!Ww*L$8iSEJcA$Vu(W+JtHKr`GqdKKR2@mTx50
z3)((@{P*m$X?tX9uAdSR6r9+9HuBNG7{>_<E>`^e-DdyBdfnkAa*gi}Z9gY+BTgr0
ze#hnI{)<<v;CPn(E=!){e%)_f&@STT#n;wGx3|BQsV;CYEHvDfd;3|5-}iTSW!W++
zw3L*Xtjpds_$@y?&$e1XRJ8TOhl2I%0%g_x=N-B1Z!f#y>svurLH)g7grc@)rI!CW
zGt;=@`P}k9cc$uYWIJ9{bSk&G_5U@EPi!Y#RnLU|uK)ipvWj8z_8V=Vw{^bm-2N-?
z+m7Ygo|CSsWgOLtTwprQDO=06QIEZTn#_TXk79ppPO(?{p<Z*~=JR!)A-konmTmig
zbJOAQ+B^28YwlJ`xw5EjuROW<>-+4_pF-t#3nx7C*twBI+ka2nTJinIZ~v`xpQ3dz
z?cCh6X^Cg&%P$D1zxcS6X-4srX{%Og?PgT_)?^Y>xUGM&fuK91#Jhd(tY?e&Je0b-
ztJFCoW5wBTo72xfy0J02tpDq^_3`qc6(|dx+y7jA6gp}0WLdezdOA8hs}>lpZoi*1
z>1flY*xdrw1q;qb{5fl`T>sQdLeHv>SKvv}5k8rY4Lv+h^rG8Vc~7@_by!|&(<Xs?
z>tv^V{1~3w|K<wkt!DOEw)Tqdt*f|hIkyX3TzEM2HtSBAPGxtc@{>XlGAvyjMV3N&
z`(=x)@BjYwCP#vsTXx;*-=F<kwq+y+>o4<{7qQ}e+x_zLakU&)hLYvEhc~`bv9<@#
zNpy6)_;q+cAGF>Fb;VZr3B8?jLt3M4jgH8fnax#YdTfHGQZ9Y6-HW#0FN<>Cp31GW
zbm=xlji!bR`)UKX<w!Cptf{Zx{X2Yz;DHA#n|2lp)_p$9k(pi{=yaq*aDuD*;h>;L
zbB{VXGpegk{S`e~&G*B%+xgaes-K(RuW2@o<LmzzGFi>{!oyjUYyK`wKHg`yR$fl7
zZ=P*+(&c5oe9zz9-7Q}K@2C2#8#_NQ)D8^|jo6ws^|Ga>r>BH@UW~*0Wq-G?-&gd$
z`fk$H3E`6cPYllMui`9IFTVOA9dc|Dqx)v<fK=XAuQfa++IE}&Pr3Sb=OPUyQ`4*M
zcXzyhxBLCEH#axWjkEc4H9WpjCINJZ>%kNw%elrSF9Q0rb~`V=xS;&~J-gNK*ClYQ
z{;BRL@Zrg1f2%)trc9sy_@cXfsf5@A|An&xBor$|?gTD4?YL2q-%!!hEZHlP!|J+p
zTdw&2?{2f@E=Ow_Cf0uK_x^Ef<)!_Hf>>_IUCt1^Eg86qWlESOf7~{8uc-}U8|S|5
z^PEtyDJ6buHd}M|t>7PTE(Fh*`m^)w45yHV`LAMs{5m2ncRgIwIbnrov)!`muivs|
zxwyJI3bbUgh8#I|%qsTyJSKL<2VP5s6crT>B<9qAQ&LiTlV>i$vtq@Hf?ezPx3;w{
z%D%p??0DI`JDs2mAHF`WY`@&!-`|gKOg{eSpYh7d&(HXd>sfJr<zP8@@MBGRh>T4~
z#~B}uMT^(p($kviA!W{&y1Q&)&HuWHe;?-vr5I(*GIK3i9~bb){ETkl5ssK&pS)+B
zK6NK5JVZ-zm!yE+%(D}+etez2CQKy%R?CuXrdO;xWel0w6#mc7&kEUZ<yHR9CBm)k
z?Bnnw$CN5Bsfgs>V!3;A@`N@2f7`~+oz^ykkvWGcqG7*W^vP+ue%II7)X8jQX1lRQ
zvhFZ%gUZ5+&uJ0=KSrru&Jeh}`+NN3>jrWAWUeHd-b>Nn106D2XU~JOKi<ldhyVZU
zX;U4G!uNm5-@jElfr(+^-m0BE1`~bMGU|VEPP{%xhl^q1-(L%JZW^6XQWl&vGt)S4
zUybCixz@JXcVxq~Pld1DB%PpiBIUxD7Z0~Gh`NS|6ug@go^>^(nT_|uzu)hzZ9e{e
zaIm@J^I7x1ccvyMCMGuK9ZYZIlYM1!faQm_&$Iadzrwd>=ik`Cn5yTeByUxc5zsO{
z<oZ41ES2rNCF1)wC;A)2e{yzlaS1VxTr1=k<L7Yu$Qy_4kA%fMJLi{+vhU*US5Z}6
z=-kc+8g)Nx3EHOm^YinI3mluXuK$0vdVS2fkEsow8#uP@-z#7DBk@kz?cB2CYr?eW
zRX&q^^5n^no!Y+-9XhmNdb?x#HyxLR_<!dmW|$p(cjLmBlZ^ZZoMEbMH7V2OTo!BG
z=3bZDB(qn#=g=$r`|Hc@-s5$1RJ&pCYrFf4!l_ky;k(l|+^EYmO*?3IfQ8}Kv9D_a
z8#>+AHdY6+HBOvAzkkOLi`j3BcFGtU8fs{173~g7N?LUHZPZ#ZtGVai-FSL>x}xW#
zyN?S#e*9=r|8LJ_)5mXFBpLde1DRI(&$lac-rU{YUHIvVr^lq0xz^>2_Rn?reBy*h
z$-6s}x3}efc3;iFFx9J7`VEWupSNFLUaot6RJN#>Ey<O2ja%~8?^Au$MAk&L{wlxE
z>sa^o^&Ew+j#sxt17mj`2#Mk84&yddVfpkTV|D_2WQK;&`#r)ty{8>`<u)PW(A(|1
z?<T+8maFmeZ~6A;){E?`#dZZRUyyn0%c{4t)O;6Y-jT4fuZ`6e71j9jQeEZ7&$(`5
za(ykg^O~<FG_2eqG3hFoYl%sUUtUqbu3YI=Ma6U1Y0f;WaeJ@y#l2NGds^>TC?C4D
zt##u9hOlNvquyuh7l^RG7o76;#=}Q~zxs>}1v|^;SvNT)me)P%5S*YhZS^+M|KFsw
z`sK^BZFe?*KivTaFMcVp?Ls*`G+tnem&U8>{3X)iGd_QkX<K<BIOxu*hZ-y@YvS!0
z8kYIX&lXN&bohOk-%MSmYWB^OcOQ$KJQ)}19JgLhsQJmctGrSs2bx&9-^|;<&yap@
z&cQX2n`7?P-kLvY@0U^zxAJ?H%TF^*oT?pO6>@v-U$-8Khk<V$et+8@<Wc%X_pwnj
z&o>!eUdY0j>r3UoN5uNCTIwgJ>YTpf=G`~UFZ-<D6<Fzc3hn#%>vh)ky){3L{(YYR
z-(v3NHIc?!GA}Q?wKaS8ks~e|GBE<L^7-w4D7@SEJ8yULB$bCxr^kPLee~_RB}<kl
zXzJX3{I`Dphq;G0_I+(zQ2U6XKl^&=ZT+=n7G}GCCI_6na&^`6Nh=Lk{ah@!He7m2
zsOTZBoA%eFR<FDH@kLePRsIQ|mV5j4F`DmHdvHK<rcc|kUg_Jir%Q#j0zyMuF9rQR
zULADD;@G<kzq-18r)&Renwg2cy}f<A^|s>Yejfj8=O><@XS<?EpyuM{bpH$!srg?k
zbln@Z84^sSK0cpc|7)#yIp`1vIoY=#{~h~N6BD=n+{fQ~O$@F%I!>1^E%5Q#!m0mr
z_R>v4lT3Him+Rfza`N5d9!Ud+CZA{9?X>#k-Curt%Xj?f1c4Q=uDg49bzS~2=~VLZ
zJA5LVw|8DnywIu86`-o>cz1*16i!aQ!`>z8{!Z0jRz$!4*`zStSxz+d^ZAR<J;dbl
zjKf1#-ih-U6n?z+8l;k6A+~yU`eLNMy&z-2){KXfcXe&qlJ#D>yy&~B`$4tqm;U`w
zR<UlB=xXC#m~-WY*MyT>WmxB1Ec&3J;xcW*g94wT&mVU#%DN|$DOdAuudc1FtbFYk
z!AX-Qz3F@Y^y$Ng?eb+6MzsrA4nIE^9uypWab>Xj^5RXKHWhq&ax&}c)z@DmUO)P+
zZe=CK%y#8m_kwdzUllGpvX^1$t!LL48*Yf&`}r2A;B&e9`Es99$PC;43MMmZx2o>Y
zHz-ZLvLaCLd4<rwA8)tcKa^7@_vX>LTcwRYYR=7Ujl2p1ER37e&K}zP{od<>bJg$n
zw!h#1|6aZC&V`AG+dO#lUw-_zyZHKIhv~`XJ`D{sW$m1%ocj22_3NAG)AzTi+^nzd
zzHV~h#x(!1)%Rj`=Q}hV`}fh+bJL^co4a$i$!p*1{QGl%$nX0vFX^<`##mpU$M#TH
zf#a(6TsyC+41pW!FYa?)6?r0ba@AVJ?ZN@FI&)ZO+^KlntH<2-f7--}jT0sa>`p$%
z<iqgb%F5uf?dF-6j=ZeXntJNt>*CUW$zM_b|NT|$+IHT%`C!AEHUDj&uU@rkL;88S
z-KHU0qE+ADz1=MLe`V$8XP}c^4}WZC=RcHT@@uJh`O#y?oSr`Tv2Qmh;oR#I-SFzG
z+}riml|n!7*Cc<pou81TrR%zL?(>;SR#Fr7`c77Z>QRkbTTZ_Heq~+gzI=JEYikOv
zP24s`P5l3MyFryi(GvS|zUlQp4lb_ERt{X*qGV=vAr~^?5-5Or$kWxxSL<T;#s$ai
zx08B%ueVCRhGC(U`egSWnU@7;rX>G=)Ri6S<-PFsrlap7GWOSTyuE)vZFh=+!|%`M
z-<fhMRNXQ$v8)hCY-ZoRm)}KjqOzNXjM-fK_jS7JCU<wS{>eM58@=s_`uv(E7WPJ6
zR#w&-X1P+IK7IOgXJ)acre?>=$L0HqpC|2b?G_7N{S4Hg?CRoLUJP1w)m|>Xme=mC
z0%O7ZN0V+HO5i+tXzO(5yKJCyMoUj;P2EtHe|LAm+eK!Q``>Bult`Oi+EJLCl9pyQ
zcXRdkJQ=&19Z{wBzuy>7FFw{I8N7DZ*2vr2a+$Yn)99*rHZ$Fz>`g>_vE9!n!l2W<
z>fW5P&Aq+N_4Exrx%c@K&-{3GM4IpTWT(p?!|vY~Sif$z<2=)e(Uolb<Nus{_#;+#
zzRUkBg?U$B%{P-vj<$PRQ1iKU{lxgnYiYlutCuHzo91}+-}V<DHuGKIRrYRc($%kq
z``@RXdHKsU#HcsApP%8^vU^Vp&IES!S%(<$&N_Cd<H?hh{_G#OTDipoLPJx_bqoy!
zLHp<;o!5pf-aq&8je6^{H#08(?U%F7DzC1pvRbrgk<7d46DKmZIwfwtn_!?|ZGHRY
ztbbD`O==S3Yr6UU-Cgd>ritR#<?puK{I>nf8J{D+EPNI?xATGaA|C!A)qS)n_x84*
zTiE?gGA=ME%CYQ>KV9(8Mz7`*=c(^+n^QLK*xK*9+V$Y8t0(@yv-Z$qdeG$h^4r@D
zAz`<2`d?k+{nWv+|69<$bbh_Mf0jIX`_{8D96LRI;`SugF0;HfWj{JySG&Huv~-0<
z!GXUIgeP;RT9+&RU%ft|^uw%3@zy2FoHhvWgZA*R&wtRHp#~b=h2m8UFYK!={MjnL
zC(M7s$qAcMIG=p{*fG;i_SLtyg)jg8PQ0=I{>wVWx3?4%@7c6JZewP@^KN0%U8~)W
zs)m=BJ6~Nj^=#SOWxgA3S#G?NH$V5b(#y5m6;@sKh~3V2^!?uUCd=Z4Qo#okKHMqh
z$h?2=-Heot2PQoI;kV-I!k3rXb8l^N^zh)|VQUW03Ul9G_7>FFQ8qET@~$E?Q&X<y
zgJaB|ii_vx?!2}!`MAUO2gQrsdJiS{+p?{mJh?+$FQ&t?_?g4fpq-(g5A)lXSf+n@
zaWU_^M9;Rrfjy6zFI`Z2m$M-H<1Ew2uM4hP?vK_N1WkTkOV9pnuq9R|DP*hlhsXIs
zEHxjT@9vPu|MKD@s9kv35>ztZtA200{Z(peDyZV}d%h*(B9o+~WZw6P+o@@3Nmo~e
z*2RY}40r%KldOS}S?1i&SF6{5xacnbbEEe66DdYp^6$${*S%=E>hs~5{RQ5SUwU+J
zuytc&;5`)mVDiEC4NqQhM->0MZxHoHK3+&+L2k`^sjoq|L1UjKtLwF&EXws*&A_<X
zy0-Dl3bP-dP865f=X*tRygNCgd*WHS#s>--S944somMX1dvCY8i({L*mA>N=ExEgs
z^N$~I-t^(!KlTm!^@}h6jXGL(bnjYO`RBHQZ~lC}I@9c<t)lqUj2jyi&&{=dUML%H
zH2bVY&5sR-7fe!gZaa{)@j*lL<GY52h7y)VDoQdea!;N;+r`s%?&L|w%F3O-yp93|
zmwn9>k9LWg{az8G_2uQ|<9T}@AMZc>DD6XwJ&%mVg*=Iln>okM&9%<m79JLsbbg-g
zi)(9VpPix6C1H@j5VkJn<yE;<BS|UKtQI-jDut`A94D@=jSh^8dUf?{wio1-+m60A
zg~>Z*Z60;FE_c3otXJdiPT_^VvmEa3Fr3oaIU&=e{;K)x#A{iJXU@7l{rLF8T)Vd>
zJC4M}^%+^mzkX#9vm;@%Z}}^cGuLZ$b*lD8e_i9IthYXzy)<gp*%?Y^V$VJmotOGL
zVdDaZou{WchOU=0IXla7?mWIq7nYP+`wy*H!^V6@RMcROHT&I_!55xC39;VsWd0gA
zWiIm^hnMSOIkImGDe_7?Ny_ujjN;{BQt;gH;;X^4r;hdSWVX2X9awbr+K<98Icv7Z
zrt3S?#NS_!JslJn`1twcjSCK}t$d~Co3#ac3fWazv|g6?<<06(Iy()XKd)XI_vf;|
z@)vn^tJT(}PK#rAFNobOrW#+vc=y@a4S#BxRwy`JUBtTR-9Bl<|KIBcu4esqT^lw<
zFY-|tzi9R~h0K37v)}eHxoBNmTfBOmgjClQQSEhKG*6^-%r#`5Sbn$llKy^|o1dPp
zu&NT7bn(aanypf^?(G${E>=6l##a)tz38&q4E@-m)$Hjh8#i*iy~^Db)G23M^<a8@
z-O9qVuRsTF$JPHWZE0z-n6tU=Z&k_LTcX?VRcV_@@m|T=dUto#Ki}0?AF=AQy|K8w
zKHh%+8etDjP0bhA)=F>7yZfr(+|$$3L8sR3E`9#KnVmoB_qVrx&yO5Ex-kF#zN_y{
zZ=8u<b9B-FU}w!;<%g;aPOn|l&U)W+{{?XGwB~%$)DOqLXYH|YYhn2QE=2B3*>jUa
z*VgR%Sp958;NlNI9``#J6$w6nbhP{9Ded(ZJRklnumAu1zTWdYrPpJxzS_9$_07%d
zkV^~xY+L5F^icNty>0LA?zRRmZ)<8|0v!x;@#4h*t*IRR{N+*QPfty~v8QtL_S;)8
zF7*~~X>C>H$-SVkhxJ^z%=Z<2H?t0{-mU)NZr$y-Y=sOCE0lyT=T*plPqAtL%ewzT
z#zns=5}y{BPIJ=bcV4_=+lz@c*00)Q<HaA&)3)ytJsyAXN7(sWvf?a)i)Y*SCB6*)
zF#of5!Lm03UOYcL_&i+}pD=rIJAvoWlyl4((`2hpK3>0edvE?%le~`i#ZMpqO7#8U
zwVu}^W{0T#{J%nxtot8r`e$<{O!&znA>YNflO1kV@c7PW+L`gcVt(kRgy3^Q{nf8#
z+AuLpm^ks_^!L{OZ*Od5247)ti><nIQAc$CUQt==vLhcK9}kR);hB6Av^r_Y(xnSs
zyTvA)OySGk&2@u`!E@4v)YD?1^R&#8&(1bKz9I22XxrK06eC6kB_$<;q9-1^*O!N_
z76t95IBoiODQJL%*%7q9-;3Sx>FsT~&d2*?-^z98U0lQ(6dXKp^5o#Rbs<_;rv~T*
ziY&aCAs{K)`Q%B;^5c8|m;L)wnR9c~(p#^8MV+3e`@ibns;d`FGMi2btM3WA9u(O4
ziJ3j%Uq6F<;L4V-``@qJaXKcd>(TwX&tCrjm)I69ar^yx^X7%;&wUFrzZW=lcK50~
zF;o70Hw_kWbr6}$cH~OS&MhKKt;-m!%VKV-wY400wfMl_F8hBg3VDkwclyuszb=$w
z)Uq|>;pfs0Fj!HB-kxiU={s?8ap0GCyG_@L-dfK8XkOi|GTxay54YcK`*1stnIYoT
zsRT{EHXB98MbhHGrszbm1e^NFnWd#4E_fl}bZbkYZRDhYjb&@2OJDE(Zx>SLr#D4i
zP3hgn;{xArBsW~;Dvpy=@ocg&6l}V4G}<>zTW|l5MbWQ!3t6V|usn?ypT{F@c4j@J
z+TN<KhqTx4VOo0WU#ot-v~^j|)>mTU;@6kxZa;eL*rMR&esz)B7eKccn;c+a5Yvfx
z5Y}+AUB2!`(YY2*VTJOqwE^5QIu{<#l^6c_VneaOgP(IXnAe_?>QcAgejtnYO!9=2
zDKD<Bp8ovzYkwuvFH3HJp8l6j<mdNi%UoPso-jLGGxfgSX&#<FMKS(eWkZ~wAD`cR
zySE?zUETV&KWR<=Wsbu}|GwOwwJ#t>w7oK3gl!k^dQV^9qYaGA8wwx0wHJf-2A8}H
z@|kOOHFNEyOF=sE`|iAynd#G3{ch*+#c|oIFI))t^71mfv{}xF(^XkprSkXvTy}c@
z-^r6EeR$B!AGZ2ie%+1-q6}?3l0{GdGhaIP`19dy#~<7&U6o>g?~XNVe|Z!OW7FYE
z#ZLhxtL<g(zT*F0v36J5$BWM=3SO6eEA-2Hj_|UcW4gWn<F{tZYuspAdVEjuoDIuv
z9r=1>$Fy(rlh;13T2LCp&rr`g>4nczz2?Y&+n#-4*SJ(I_GHbJ)&=3s){G1vKYm;h
zzFw}VxY%~p(`;8)*BhJD`K`*|y(#e9TlF<y{k+-xAN&b-bY$GLY15rq)ejCZmb|>g
zT3A?UmOOLj%o8V0IK;)tJt?w$b$$JN1C!MM|NholyS?tx=z4Mg{=e_@jwTgKZCP{q
z<%a6-dF_f}&1}4f4z+TxzB@T+Wr<YJQ=h~{#jrIIjH^w5G`+d?=keaDANXYVh$STX
zmmc<Bk*2a*^uy=kbKwtFxB5oBz9umD4nqStQFpA<-}*nt3fdq9Q|d`_RUAj<YXTly
zuao@$NBEeq`hu*hr(W7brl_P$ocQkQnR9OU)<j-?w>0Uj)OIGHFV)`<)tuZr`Po)!
zbETp;5gg~<&C%$ZaDDyzyxAHxk9lA0DPZ?@RC7LKueagly}j0#E?p{kcW0;6^|Ir4
zb{5CBO=sDBak0Dg-p!e@Mb~4?A6|5qclGq_JZu@gE$84g-RL=NzE7S#OS-to)$h6x
z3*+TwzMr>TU9dUtb*hPfZcp^>E9bhsbteg}U)OhdW_RQ64Iz5d7iV8zC-**o-<0;m
zvv=q3Pm~8wZM|x$GiRv1waeUm|CKJCna}s<pGYy<&o+bMK(=?$#RNC2TWW0A@7}t*
zbhFE&iT*AbrTcbvS1<6HZFV-Zfs+ArWXTMRLM0KuKH)R-?d7LVo$B|RN7hONd~;0X
z>|R;xYx#_7%<Oz?t{z<4+1VK$yQRMPab`r}AJG?Qqx!S|73CR*7@5lD{m<`cD(~-%
zS@Gd+>$}FZsX8-u|MlB*DVsU!NX2{0(mfU8^KRQQg`Iq~b(ZPG*fNgeU1dtj=PC`F
zHBQ{&)3*$-6XE8!dsygizSQ4ohSIB3$LCs?gYN0ES@%49|DR9Xmo8nJFlEY<sa0x|
zIq%o~UVA%HJZ!aS_O&&I5_)UGR!^Ka@7)%+!a_sPO=SJQzP3u|?-Bg?@nhNXe?K1c
zPnm9Q&#|TUcNysFmv@D4o;*p}l6P0ConQW&*ZOsHtjqbd!`HRMt^a<y>gvQPQ%bJB
zSABIQq-DvH0|gJA7<RAvJ4xNIWkpcs+PHtKLJgihtz0YjbDBa|$D2#4h>o!!Gs=x9
z6ZJKv&E1Zim}t5#c~=4B&Arvm`-_*0?_%mv_kWagf8T~(79VfS>)M*V*NUIv)HGe^
zb8ojFUiJ0QqY3p||Gw{^`2We|xRs)YSt224|CfjE*XXL-TfJH1+P&>pKy^~ql@$)#
zADU-vm3n-<zuYqa-kwUo<MDMrQ>Uxn`2POB{MlKitHbIKzB`+`^T$IE;R7dSS2a(J
z40<@#^y`Mq@&|{!K^f)5M#=ZF#}?K+7Z+q-?B%VJrWf+~jO%ko*{v5pJUl#c&YU+T
z=Rl`TR(woqf1H|{TJimEdF(pV+FxI?zK4saq@*k;etxboZ*kZRgTzCjj+TO_B6zY*
zwjL|3xA<&0?@z6S7tc@Ab*v0RDmBHQboXpX?g@Xzy4ovPQtrMD!)?8~_fxB)_3PS?
zoAEcC6S3i(6BVqPmM_^ecjxOpLGMd4#pM33m0zV})&FgJw^vWrzZ;>qK_~3Zm?4qB
z<+*U$W=Zd9I*yKxj=kBEy>2@3`}W-0dTzdb|JBvu&Xbm8tzUWl^~REymlkl|2+$CD
z0h-D-^qjOI_qN$|(-JFL(4}Mrd+PuHv*X`sCe{1n>Gb#yN5$h=&OZMZwYTbPlR`}G
z8{=j5^$sgyk2^Q_+87CaTA{K2ukiZG4&QbuDH#iQWqfDa4+=%l99ls2`EB5(yx_t{
zNvSCK(P@2W9^SQuvfhD$o2tLN9V|Y7@YN%}!+f4XUiSZG(sz}&YpNe#Ec9z{b>g|R
zrIzcH&d$oZdUaiV|7G)g9J##j1adTWjx7EC&iS1)KV#lK!^@I^YuyfU>)*)P|MS`G
zi4!LVKK@mD_sh%6f?{G~FU<a&n%n)@EcaH++1ci|Wp@`mWC9INtX~r>y?2|6xcuL1
z9BC)N<*hxq;*dzMyV%hO&*$>!gN_X53KQ#YVZX0;px=GA!z$Ip%ALD@&G<2m=lJ<B
zmR+LrC!Bsd!=`f6=}P@QADC9HTJ@%H@4sKKHFR}Lchw(m;{_c;UwI`t)*$<u&WWd=
z9JUKykuuNg5ma`&kt2WqmE@6@E2|5SO`aYITMO{F_NV>heY|Toe*3~SW35{MYnfep
zSo{B7<Cp*YQA20a&SSN#)_Wtnciw(~M7mmS@s?AY8@ev7V%oDWUFccfeqpxa53G)%
zktG#nuM76<&EIvr|Dw{&k8e-@obh%3J-O=)4S{FnT^FgnU6s2?gYEC@^wd;UyT4z8
zQ&LkaMU<ErcJAB>I^to|=FPUZ{(pFQ_{YEB?-Px7{{I^r6x5`@?+4S-qetb|zT}SG
zRpMAtvE%N>!|nXL@4oJnwU+sJr?0E)Q{;v)S69|;IX9ci@7IchrXPO%e2|@)nVE5M
zQR~^V(7jb18Q1j~WCgF*ed^$FDSa>Z!VHo|G){b&D+o;;AZpcTk(Dbu>c2%kIX^G<
zanz)fEvG*}Tli#gzkqSAmD2lt(x=>dW8S5&UE}gIJbq!tL8ceq->r=l4%61Uw$}N}
z6ivS6GtSLxefZ#D)^xLZmd(Y^Z4Q?=t0yh<b^h_;VP5Ng3IDlHC)4LId@|WT;p3x|
z_dgatbC{V|y*w{a1a#+o@}(u78zOY#qSx!4JaOW{-12*pFU<a|3tb&1VUi&LIwf!U
zXVA%kZ|?7x*P8lj)mzZX&pd3+musa>vsxY=Zoj_cdcxKmXSr{({RiiKG*W4g<tec)
z^Ay<dyhiy<bVvtR?1wu?XM+4LQ=M9<w{5HU!NuEO3NGb2$6(dH<OqLz@W*dmHW6zM
zR(@Q&-Dkd??E3xxtiDw3J#2aN=FN(KKc9a*WO{Isd!Nif>HIwpi+bDT>m(Lc{JodH
zzVPue3Hv%5G2N&qmrH%rgioEW{ailrV#XKG*az#At^I92w%naCJ-}6E+1(FTaraF3
z9eX`Rx*I%*@aBfM#I+2rs--<HSuWnwf4}s3dSm8pKKr!#wlz)hcjNriwc4*mByEn(
zzZSOo{i{u0V!K~6)wh<0OlRSgK3CUwR(#)~313c1%rIm0U3`1@o%bOp?Q(3kOW3E?
zzncC)Xmd)@j~%fS6&|)5%Rjz8Cl#cQS^8e@vx~Bd9OvS<pIW7t{CMZli27&3bJklt
zym+hLn=iX*qwf4I*4MUV25-r^DRjI~cJ)Q6eJLhVpd+~7+}kS+N{g45`7R7wJ@;Mm
z#)yK4hgd;V;_iJiD+_NNUFh6i@b6FMm$$dY*G6wI`%&z^{(AEHdA2upm1b{c@}FZk
z(}%BLIqELYcRo%|$96thnQK4)e!qYB9Z22rKG_$SmUiF$*e7e9bbnv1nWB1VXlNd5
z-psRUFTPg2D6z`e8Wppvgfsp8JlDLuybEp9{`f8oNVu^fQGn%lVwK_FUk3|5D)s#Q
zS@&*D-i|+q`2|vp)?YPd3p^lTsn((ND1Wc$Bh&XAAw$Q4oIxApbwOz#hCi{b7Jc5v
z*Lux$MWgx@-`P%=mvT=zJIhf{o<Fk0WKET=&e5X=u{#+4zPoGi<~IB4$=yv&Qx}9d
z-CfG<bZcAdCQsoLN=gcCZHI!QxV#e;SM|xa*L}|mnQOyY@iTY%g?+UXzkNRM=U)@M
zB}4FD{r}qa>!QUoOr&(;_DE!AX0B7e?r2^1#$kKj-I#Nr>*3e!63D-~DOJKeZ_eqz
zpkl*kmdQ#t+h3>N+&uqq>-B%%Z4EO5(j|E2#jBX^DYrTH^^$U+u#Eb9?+Fi60=euW
zvYoDVZgSXOEIQSz6?EkG<G*L8?>oNX**o@_-da(MO2HQw7qf$=v-+=tj%oaVIcsZp
zU4F%5y9NHy-@l#K7oDhDeeZE;`TKjlpjF0?|L%2F<C;<8EtK~*poOC~U3_l!?8u;`
z`#;$#p5Hc#(fRNv|NEyR*-e}NiL0%;JayNe3Dy(R&durEe!uSaOPN-u#@O9upp#@7
z{_Tp`oqm2E=#sF@e_vf)-F|twKl|6m-`Ts5HmwX^{;1#nA4iF{Bj_?$&^dr}&Q&I#
zSIM#1ed2ZY@l~%EXO^%ZSsg5}vdevn7N3wxM(@%St8Kd9Y;v}UoyFRn^6l5Ht&u(+
zLQzM{oV_ZHT~<9>Fs<D&|JtH8s|3Wg{2paoEEAFb#B?{U*F_`wqS7{FsTOnhEn18V
zyF4V;vV}-^2dvoN@z`~D!MaBhDkt|AaHWeZ;(Gt(_A?WSV+jTi9{1b3d3qN7*;C>w
zz@nn2wy5s!FAiSbR=35C8eQQ|`dwXJ6DCi7yp>^Mc56$^g22UY9v&VIZi^eQX1Th$
zvKAE=7rwh=$(9&@9CY-`mi+fNEhj^Qn(iF!PP`au|E2Rqm56nQfKp6NydW4{{Ccu9
z1bjmnm@6n47^~3b5w}O;rft=MidR#@y`}x<eyTc~peWgUA@?TJ-D$dYvEetDa0Z2~
zDX6@@uln6ic6Glw2afeh|Gg6VVe-io&<%y_Z+{SC01Y$c?Ru&9=gVb(zvp|uT=LGi
zwMFyY&gXKVjDC5UZ*k=A!pFyE7$i1rkK(ObZ61H@)!75RXI~|{ybsv2CcMw$YbwWw
z`?W?olZ3>zg$f?zaD?S)9X;CQw12HHXgvI0`bMuGDW!ULvDypr)1=x;rYww1l2j6P
zt$TYoBUE|0j-0ih#>cPAoTg-Ee|P;p4|M3Q-M=5nFXqIo$Tpf;@cFEH^6hQ8prazL
ztPGBAo6c}x|G%&6U)$|r`SCjc%k;P^&dKWjZgKa%ewQg;62HGLkG0wE%D>t<>n$1=
zyISwrRX6dUP}i5~d!jy91>~GKe69OF>n`5;TIOPj<?pKAoQr*bxs-)t#?6Py%O9#9
zh;NipcJDhP9$(YAYL(XfZ%=q9sVM5}>nE%)XKQA3@0UAzaj`q|COg*UeX`cOc=Q<=
zTuV%Z+<Tosb6iq9buW5WeCv93vH77Y$nP#LPXxd{B2b+J!Y_6y_V>Hr^0!yqo$fzF
z|D#fCg6jHk{!IIS9F;YDPVa0|NO*T=r-r_M`D><CyZl64ZGJwP{Nm>3^aatJJ9ZX7
zPdePjJ3-~Rqx2+|#8Xo=Z|tkJ4qF$)xi;+ergxY9?Rj_p`BgpJ^mU5mCckOS3`&QU
zF0Klcn6+$$fTWg!$&uaJo<a*u8CX@r=A1BmaKut~RnOMPeuqIWePXvd^w6@qtv9y(
zUf(aAlyq^^Lbl$?Q#&qna0FJFo1D*K)Z#sG)QQ_~&gIAFxuYU<{_*;9nt6J9?)d-j
z_s3(>`4)4_UtUrzd4Eq9G&{D;cXrG*Uq8QNS5^k^y_&Xm`ivPJ-|toPUtZ?xTv%AR
z;5O%uGiQAEd^p4{;Ck_C%v7J|=hbTtD)0Y#^ya3+buao(*uTsEt;J?mqOY($Zf})@
zZIub={*TEgpFBR-@oHL656_*F%f5N%!&Oxm-uv<KMEp*nXI)(KWo{wWuHRoauh5HS
z0?(=m3JS7reEt3ma=&}mI?c<MC+;iNE^6a(yxJ+;nAg5;Va^o}P$Z;2KKAbY;*g|&
ze}2v|PUkbryYu4kyQbMr3lGe(EM8UWR2F+}Ww5%>91Fquwclo5u2h@M2|9x<+H`lx
z%O=nsZRxjHvr?mk%Vcy8_BA)Y1D~n+YEn}YGglYyjXm}k=ElT>R=TW-*(vn={QPpO
z_m`G>?|70X@y7c7p5_Sx`s%XRieA2a`Qy*$^B*5H^Y8i-b3Ju$_4i}m`g>WH2EF`d
zCwMAi&((C}c{j_n`$Y0SCziYHQ|B_Wx$(~S&ZUZ~t>3);{g1bB3U8?SS@fdBO1{)R
zWIJfOcgNFd(RaAc{8CSik$L4iqv3S+wF3pR|IeuHn&z|C?aqaT7ff=cUW9?tXh(;}
ziO}~MJkX*BL<Pz&$hjf#a{vFn4~ouAce(yL|Cpedv87mjirkz(D?+qBKI+y_`t;=F
zRXfF<dLAAg2iWCn4t$uD4LXC=!_)Jlm+n-rR)71yB1SXMXn%!R(&Xsk!eaO9h4T8V
z(zaD5phX*7t4ckKii|+jT*<pTmKWCkn5)qRD*ZqFdcEFxX;5hO|AJJLxVK-8+st;I
zXTK}>(|w8-qyD!a3vWGCt@rlyJb0v2c;b{PPoAFZcqKN|r|n=fd-9JD59RiUEAaEX
zUy3bP+*O{>!PPq5T4hzO(`-}czn#L8aZaEN;Np_E^WV99$Q>poh3;<WSG!6*s$T1M
zJbc)g_k5RHTf6ehwc97`%9BkgESz^;(Dl#$|KI<E)>bWcY-WplW3Yo)&PKv}x}NLq
zvbRiky)Jb2^c(?=08Wki{Oqjr>aewYg1W&0pfQ6-(uhS^&1Xg7+#f$G_I$rr9rt3z
zyROd8gP<h>lE!Hci!ZY5lHCs~`9K#EzP!Brx<*NuYH)H|d;iCh=~FvGuYXT!ciDGc
z`6*wGMS;E1WVWj-{9<Bc)O=^Pyt}*GIA!{YzF%KogWA<EE-m%$&E{Oxv0`29M59!$
zL-{)xnf5<_VYS4|&+XERK#v`d`A#S+F~M$cxhlkivO4YcbOnX7V>~97RU#LK)j#=F
z)v0NSbj-65^zD;#ebXb^pir?iZ@J&x4Mk7A?$rPP+tJhW#p`Usm0hLTIuRQf^!NQx
zTC{jE^Ig9SQf4_4^D3Xsl)Ad(@3-5A+1GUROCb>;QX{4l(I97ARk3G()LPJq$=yGG
zROpw5ns+Yh`1ttv<Jar=AIsf-m(5kyR!&q{xLMLT4Rk%gi8E)uM1j_SJ=%QG-EiB}
z$sD0q?mo5)G2hbjwr6_vzZT2b{U4(~^f@g&(7?!SQ2Hta)T(Wo-nUZdYFc1m;Etcq
zW`nL;xw8KK-3i*2E-a7QcpOiCdD-#qDtFh7i1pXhxy+J0I6y)6^;oa--`(%qb_FhW
z*bZ^E%hn#73%t<gBq*~8vd&Vnl>BP{SLEY)yY5N+_AW0sr5en&mw&PCm5!?y*P>&+
z&R4c%2AJi%m~1-5OBEDbhRMeg&dxH8*k5PcCujR=^433|OM@1czrQD8S7TvS{!Zpa
zSypf5=Vy+quY$^^tM|$eG%!Z&tFe4iv~MeT^R`RrbhpI^ca^@rusuIs#-d<B)Nd^j
zuA0wh&0pNyyu5$c>e--+J-=M`Pd+t8Gh%O*Dd?Dwm^~GS7jmz5C~#z4UnkqfC)=gy
z+~%+}=x2&-uM(4R^!|p4XXTH!y>Y!UWi!iiuW!FobQitin%KU`{nJ~CD<9&vc)xhQ
zxl~9<$RO*AM$En%Np?P&0}Gwo7hKJ%-6j{fLC{sOSIX4s_O{%Mt3tI;q!`U#r_Rss
z9<n{J<JC3ZXPb;(oS)mgas|h-M@bP|q9S_T4kUfd<adcv<q!zf>d+E>5*Qe8<cPu&
zN9Gl;u71A7%MQ*t9WQ<z+585=gpmKdCr)c?nI7+Us9WD@f4Tma{r|WQzq`A_s!rzE
zn;ehO(8j!t*91efG%jCWn01j!ajuo(n*8_`)@3X%7xiCfn@IIY8nb~myS8$RgT{SR
zQd1SJt)(q3Emy2r^Tk_!o&XCYCnu+eudnOnWxf+<&g?vM#wWvMmc#Zi?Y$q5Nnd#V
z^~Z<9{CDrAgHC9ExBGof*+EfoS_m`%6#&1!zAk*db~|XQHt(&loLnEMU+>(`_qDLR
zG(0IuX_?>LF3sR&56;Xq1`THS$=mn6d6V<x`E%#xmmQa1X5DpmHAhp!hYtmyi7{1G
z*38Vz9S_^2K?h|YId<&V+I|C95jT_Bje=*>6xM&z*~C?MbmODg9RY<*J8v0Zn7#GF
zEU&-U_+#Tm7I9@&N-S~~nkaOShgaF?g4sTEqer`(RfB)8?f>zkf=9}PgPD!TAusRU
z)a!kV7Ab{<gdE5)0j=p-E3cF<>?)`=l`Ctj)WwSzK?l%hWodzqJS<xiBPZGUVOuWq
zCNr?71qA~)BtsTDL-`lCx(L4Vo4erMm6xl|PCCh={XXfXnV}9(lat^JvvnSxo{nB#
zT<>-~?pwWW`t<4SE0m9maIs#=`XBqEz*fLjkXua0VSU`*4=)z?Kf1KkoA0@si_3$V
z>GKY*iQKI4OEX73;>hvi$zNVvd~snR^P|U)6*-trojx5H6~(nStUEluR<yOXwe0)b
z3k#V+?d=F1F^OKcJ-=S9&Rc(bS7~;SthHEZXlO@o?@`c2O_whHk4;hQQUYD?n|QcQ
z(auh8k;b7EqlG(mNU$|Ca*OM^goTCm%G-nd_Ve0{i;FMrD$Sm8HVt&!`qQF_wPCx9
zRXv*&I3Ty|F49=EXOGP1=jYiOc%;pE=31AxsdySl@KpSKIz4usea(*o(8TW4sZ%*P
zIS&T=+djQ|JX~BwRTXp;0eH;eT6Df8?>W#A2&lhkl6&h)zwEWxCWQrskB?>C*-^M4
zdgatfPSTH-eev9(SsSz<T9Jz*Py}?v@RKJ`9JWJiHy0O|>xQWNnRj{yXee~|@s&tF
zNfi_nY|Lx?^J3lZcZWVaJPf)7s^<IMa*K)&3ZFiG5)c<}PdhscbY|s_@As+&#l^*6
zg#CTDuwCwu?)E!ObN$*UO%i(Y{Q2Rmtxl6vK#5dGhi88MKT9rd?vEFo`5mi$7fimH
z<M#U6TF`;J8#WkpEPC-F=}LC5yuBQ#gh)+QU9@;{U}R)vYR-oT2SIm?Gb~uLgyrVV
zn;pHqtrs&|Zsxef#K?fotexSb2AUSQy*>Z?J$3MO^`2F}v&}sG{o7BbG&wD7xR}x6
zqt@)Su)%NnZlNbDF27uGF+;&qsK-rtikGU7n(!2_r&FVj9zA;E%o!I)N5(~q7lZCa
z{`2egdcNynD?=pg>ukPM*<Q&i4QPvG<6aun`Fwu89B8a*ntptreElE6^z-vt!&bXC
zv+-WonjH?hLo;@F8E?sIXoUc#L|jl$L3MGtF52tX47w!r)D+FeJk=F5eAF_wMrD{t
z9XWb5w)EnPsI_jcuB@QTsKvzEw%@Ol4qooJS8Kr&(EYeh3mrT?IaNFl9cX0Un0T0N
z`?b7#dn~)Ux)>O4-n?lr(<l7czskgHA0HkOE>;mPRv$IcUjGCGiGYX*4$ny+ZY1|V
zoLBws;n5W!$2o!)ffyNGQhVX2H{E$*z=ADXL_k@(tE=f~5+j4hq>|KmaqIVg`Y&r;
z_Ta)oXAdv0LrcA<8x%kDd2@3!yQrvW+4Xr=rCL5}!dhBd0>Z-0Cnu}_ejs>F*VEH;
zhGp@ysSb{?@f0wfjvf{+pc~GP^-6Edx~lc$*|RuPF=656oyE_U6crg$Q&T&-yALn%
zoV=mn;i1*f=Gs&WadL95ShWgt7uj7dgPk9bNiV$oQo&QmM2dHsPGr&53O_%-J{ij<
z&|Rl5E-nu5ZEb0JaIgCP(F+TmCr+N+eCm|fo{z_*XIPc4YM;*va?+=zpwW<bWix%+
zrfP@B{ru0&Z`1JRP0sYM_i8@-*8F(be&J;a=mx~o`uls><!dga#U&*vfjY`_Y^%jU
z7cy*0;dFivseYj39v_|(W>EMdut){yzSSmH?wmv33=4Mbkm$Gh#F3Pg#K54cs>;F7
zzkTNRnx922t*wshuP;tK+&1B4ir)3Tf4|*MG@7Zv!Q|xZys`50v(?A=<!n0C=T#h1
z+rz@Z!^Uj)=Yw-dXsF}jiw6=66zuHo-EH>)S?YKwYwID<5&<2t(^LQN4hjfpm|y=-
zGB7aEK!OJps2dUw=RDi{^Vw_-Ev=@Yl`SVz4u!|pKE3)6vJe;Qkq*?;OI%!@ur0pW
zv1W}<hKW>2Xej8E$27mNFtHFVQ3i*F0Sd;(ms9V4`BD-R7Ur}t0CYq11eKMy_U7K*
zCHnB;!wD)cPyGV9uB7(Ii^cs4T}mQcpkxlZc67znSK5!a-z}4VQe?Sm)hbXqQ+}_K
zJ#4jUgDmJIcu)}w##en&+M}Q-+&;rc?L>-^##FC4R;8!X?qqF!^x$A~fYwwEeSP=y
z^K9o{JALBB4j~&MLBYnO-Qv|(!YeB+SsWV_I99A$^=SoY(WT&3zey^I-`;==nWIUK
zCsPhh_P66?2v`{+VV)<`)!i*9Cf1gGyf5+lySt3<X28M+M6bw8LaE{e1qFAiDl0Qb
ztrgq2apR7HhfQ}ae}8}P?&8AorONi#x3}Dm0y5WLUtD~A>IcEqSGy*w`&V5Fe|~Om
zU}Plc)~L4|!1rIT+I?=GZFlVMGDR&duBlU}X58MU`|Hcg=9$Lnhf<6jC#kHsnq~9<
z&*#RxsUSzd@QQPojwv~B``tlry7S5qCWdKxv03H!+IXcI7$&J4OfXoGdU_gPHlLIU
z2dLuV<vn_BZM33i(AM8sS67J!1qUy@{#sC4y4$k&S;%fkK-In9^O;XcNlBqg$;->j
zp!!=5XrVxAYAUF^x5%}7!S&b7ccHhwfMZNBaIPvpMt-mf(Gs0BX_7*hl8}(lg>AXf
zpeDz{g$p&bwVjial;rAuB)0z!4+(Ktf8AMc`r=KSgeI%|A5-qPNitqv_xIO?lPMdb
z)^hOj9?jqX_t~cHZM@P<p!F~p)<hcLDZ8E9(cSGF87UbQ9Q^Uu>-CFw?6`5c9ds<3
z%hrg<NJ-G4?maS=LaM5&7NxI5AP12xy!>)Q*40%G+dV*O6ox~V8y*06-eDo!(XkFx
z^%Z_TYaY)je(`0=1QpJuOP2;{h=49E^YZqdd+o;de0i&~Hyn#EcC_(II|;COOe(oL
zr||JH$JJMzL|kW_O_Q-GIFNaEnr`%?yXE&?Q&Uw<q<FQov=U6DCQhH;e&mSDo*$38
zLBr(G*2UF0?XWcmE-Z9j|7V|ur;w14kU{dX9*6DFt<hip-`xHF!-`dZcpto<Yd86x
z2a~4)Ba=s9Rrrx6p^zo3yCVck9XCFVx*%GfyL(-!Bcm%zrkDuJRISh@T%0W}0+*_1
z`>0)h{+-=EG9gPXc+!WudB>j{KA%&4uKZAnQE~D4YDlqg%O-FEH}ZLDpd&3oP1Ds^
zot9sATzt`C_0>fS7cy4um2-4-jM!D8`RnWJ=OukpwZoMxEF{8Ki}v>Rf{sr<JL6z8
zyYuqPiW(XmJ9qBXdu=rPtiep573<f#CnqbHSjlE(XG2Q9XJ==(a|)|f{Mi9=!iro_
zv)IYmnUSGM!9i>4qc=A<Gp++|nubTuinpjOPC-Gz*n$ra96^@`v-8O~l$DvSTD@9O
zUcP_B1_Ki_vqk&%$*te_ODpaCytf5?vt~(kxF~hFC`t6X-6^^3JN=8gs_MZElS5fs
zofZZpJUrB@_gYI&@7TAuw+kN}U`$C(UASR`Kxbzss2S|+%*@5jZCLxOq~`0@@U#Eq
zK%K$B*CHY!E!OXLFsG)bGB9)>ZMt<U%I4DvWyW<qa7Tj<*?c>hWfv$3gNigL&awpE
z;67R1|JIiBx3@&|_x)6BYHFG=dv-UdpLlgu=!!LKwpgFvRr=Z>?~X-CXz0S|?RnF`
z_|CNwbz3ahq~M@8eer??2U26DdfDFZ`P}DQT~J^ET5Wse*s(>cR&gmRD$cMf)w;GO
z^6@ie&^qNs+a8@YzwZ(oD|;l#FeoT!LD=fR=;-d*`THcL&2k(90|OU$Bae(IWo>q8
z)PpW;f%ztC-<vl%J~NG2wWe}Gqujo3&*6{O<?mby3Je-PD=NqCD%pAA`rhjD3==7h
zsa|X1_wS1=%`}m+`EtSeLe|y*4UvG=SN&dp5?y_@>({TU{{NR>t<_lHdi%fR*}D1;
z@EWMCyzl=1TOY!Gwrc;v%P*P!7Sz64HapKLCr3w0S{hVZKR({CtfRvt*3D{aYC6L_
zKMvjLmsK#G&c69(&zUnmpo)0))knWxuRlIX)%#7KuAW|-+hRrr6Em|%piP;eRg5!c
zNR+&|z<BfKO;9o9Z~ynn)LUZuaXmLTr!U^OPcCTX742fP)`JNLK%+h%KdMdU%zwEz
z0+b}Sa;;xqRKG?cVnI;lzq-Y`lf9PCFwGVN)iQ#Dja^+_d;WYn4cePGal(X#S+k^6
zR8=2>oYE(2%@m6~`Y#wbTZOBH5mr_~=qptkB3v3%y*Qd0zI-WJp4=~M-S*%?f{BUA
zg8cjY7#il;R)g|r(ng7?Q>SX^>VEZ#Rhsz1DK={DHSJ;{(19ASKWyLsmsf2vr`lvr
zMMcGmhppla4BTQm4M8hgB6QqBLq(sRo6Eg4Nb*4zC{x1Xz2g?@CGLWPf)j5aI(#@V
zHkNm)S8ML=ZI-gT%iqUoh;T)$4dZBP*s;Un%d4y0QESB(E?jtHfBpXJucQo<ShBLR
z7KCU8hJ-xXS_v|LMe6I@+x35af6w3R*1Tec2B_&db?Q`xhPE~~&<2MNaC6ns*OymJ
zCqm#s7f262H$?{p1qnz>a&{kWdhj42B_+i|c7OhTyABusoC(dawE)lm>)gF?p@CCa
zE#b-vP^)Qz*U}#^m(Sl5G(AM?=mbUQ1f!V(LPAZ-?tK-h-~(K;ZXQW8oLBoTa?14S
z&N^bwOM^fM?(I)G^Xu#D!1#Fnr9qs%Zp}}gr0_@@sW^zDv}(4-Vzg?e?<#-a_y5mx
zdr*xS6C)G0CZe&ejcxhyh_zv$CZF15(50AHRs;rUO%-5aWNT*p`Sa)5b=pQoLi20C
zNoHkbDNOVT2nuQ{eSOWe8sfsA?{>ep0~KyOY%Q&=4>zB;Yd)B;LGt^RV1Gp=C8j2Y
z1&bCj`P+UKQ4#WF&;k_*(1J)wDQou+aSJ#P#Ne{%b!(og9sX!`{yxX5DyvhcPYVhQ
zH($9D(j#v#XPkD%0kjC`bk63Wpr8-e_x}@xBsbUOWMv^?Va4gEL8*Jm5)~6OvqLFH
ziY6u^SzD#F!`2jJzq`6R{PD-*^6hc!+plJUCexf29(Z?m_g$;Hi;G-OoIl_0wit9L
z!KBHP7hZooamtjIyt}&&CT(<Be%W#LRV6JgF5~obIp?-Ffl@(K=ZhB^pcC{h%HPR^
zXo+fRX>G{7thPJ(YL@9Vok-ANy>x17>V~MbGpx(??o~dQwGa30d-CK-!p~1nfBbwt
zA5<eBJLa|}|Gu2EThD<hn!yE+d(GK)xqt!zhKm|eo604w**Q5a7c+QDB&P?g3<<w-
z_rP@B=r&LXGBq`I`j+X_rY+jCMPzr`TkwkL@VH7=f18giERGxjOLM~m0t9Yt&+k7s
z*E)Vj^4_48E}@~KYr?cwtzNAt*1a%j<%Z<rd^#~ZF1+3O{q61c=ku!hzJC3xp{M6o
zP+*XhoDAwrZSQ-3Wu@?;!-oY$L|B>+GIY8WDf%qku|s0v!i51EBA~#SSO2dvV{26Z
zK6X&Sab?$@-|u#>ShtRi!Ntuj>D(MkzvK1a@0Lqgm+4ILQhoLMwPDSVf}9&07-!C$
z`A=iI%!Le-ig!DoZ%8>QH2eIs($Z2;Qwmf7K0Mr>d~uQMi>s@{8?-=^$*@3D3ST#8
zwH$KxoVCC)ylc;=w;F5ibiexL6LLNMaK<Hv^fkOCnQPm8gm^k5T0cBUacM1ak2&H{
z(j(iuV!}JdmCIMG;9%#MJF+qPIH)dMv`Fd7wQYCm{X1QnX3UUKQB_qmH5L8)`@8%8
zy1xs8Rx-uTx<2D<+L<|)!l22T(;K&L-3p59ZTa{6OtY^!tPJ_J@Q}89L4iS2b2F&b
zA=a%Z)TtoWEhs3+IM=WJ)G03!aq-9T|9^>>SjA3$W;W9Ybex!r3(KKHhZq=md3p2x
z|LHuMbRxwlLPyL)MX2Lw5(_)~;RFMR<(D7c*;!oi`|b9?$jF;dj)Nycb(^ndwYn%d
zMnp&)Nix(C>%RQ)<jIp9+}zCv6C6A|IQV3(TK@d0nf@9y74YM@{XfR$gAA*$c2&RM
zD-JpfXuBMn>BXCy(+$hsM9i_Pz4i3Q-s<m3paI7}pU)eno)WPSd0sEp%?di^0(4RJ
z%$c3V&(AGfw1_EdtJQ_2H&rKk2uMkFeS3Rb+0s%nJigYHjZdb7Pu7ZM$-LrHNsF+3
zvddTTFWB(U#7p{|WAd8Tqgi|&wk4?n9!&yT-A+y(T9Xb}E%g6V`r`6CD;Dp=f8)AO
zrZ_n|GJg8>DIhAU>(nW)3=^prU#s?CcY2a5)Csx+aN@*?9i5$yNl8kRCQlZWl9GCH
z36wcO_=Qo^)vT>-yEx#<1k|cLkaF!|%0I1?C%W!+NA(!~7<cJ|lEL}D`h!<B`5jgB
zpI_c8B`v+N@UdGC<VHKY*wgYNT&!-rQmr2!A5T8ez}Tp_JaSE#wp`^CL7ligJ5C<&
zlQ!oAogA_xXeGZ^_T6V^t3~to|Gn6{K7U`OL5WrG>BlZgf<fS3kK*K$2}Uy$jAl-l
zKK=RWqPvsk%;8xX!nOHkO=5DkpC8|uXVbQF`s#=!KRGc`PG0}we8;9sUyq%&U;9sV
zMG!Nnp!o9gvTfY-j*gB${);a@c)5H&8^awd29M72_ZDm8dWv4^%B_zM2xyoyN2b4D
z{rZ(G-9B0Cx`)|ow@rK4%{OKGbdbp>PMylSRG73;BK!Kfqb;1mH6b(qKYjlE@$LNm
zNB!;pUQuh3++F^@Z_5^wJ9WR`a&U2ddKtC#SJ9t}GQ(|8*E%@v{XKtqM~$b_q(qMz
zsbeL(<eP6VcWiiY`D<5qcj1#0f+;B}CYB}BR+tL2Fm`r!?)dd;^~L4>@*XPxc5h$5
zaFfukJvI{B+KFq{wMDLOy_)gm_Ai$>WijU^0S;1PY@Q(^BC=Kv6DKen?6-%We0SxW
z0ZMmiU4>Y;VEeh6j^^e6d3)EXTzDE|sFI|*&aaZ=aMd1`sW!(}7fbW7fu=#V!`Hdw
z=B^EYo~K#${ax>IxoRF}c0QgGO}WZ<JD-0zXZ^mS=8x_7JIzl|Pj^-ks@%Bh+WE^2
z!dZ4ZW9kx>H>vv^y|1|Tw&M2V_y3Ab2tC3etfaK)+KWdFlk06+dR{%gSD3n0Nk&-z
zL&e?u_5Wp~x95HRQBl;(sP=B<>eYu=1THRkbHlK|FI)?>|HOFR?sr!D;m_h(Sy>~t
zWC(7{xyjUhROm&~9z7Eik;}_`4}W=idGEjCfaU9tbOm#7`1wZY#o6AtxwB8qwrc%)
zXm9x5riq-wd+o{t0|m?8+&EZZq{MLW;6Vwq90@jFDVB{9Zzh}eT)lc>js>G{m6gxe
zuXd5mD^vwkgjh=7b}fk8yWrIw%L`9IZAC%BK<y(DK1g|E*CNr7H^<Jqr!DlV)w-}W
zrqJh^o6Na?0+N;5hO55M-eL7ras8R<4-Xvwe4hW`#nG`b{8{!&zd06-?((%Fpt%ju
z*!G7H9~`DX*|s(Nx|#MK7SLX?PDW<72Pf6%e+dc&RR=CEPx!yzEuVk<p(?|L8#g*S
zh1Hdmm6<ng+!(j!jQyE3<7s-aU8$$19ZWD_*(EbSaP`$6UoQK9Jj`zo-lx|gsJzGM
zz5mYn$sa#HUtktenQEsLZxueh@A^0YV+}hDD;C{%I>K6-^=(eoUb*P)c}E`}Za?^Y
zhS1#Q7c)Mb*5Ci&#l^*-k(Wu6ChalXzHt@T*6ME#lV@^%Nbg(65H^`}R`Bu#mZe;q
zW=OQ~%l9pKcb7R<3^LlVRcVi`B!mejV<)Z&<Nh`;rXh5HUs{D{!%Lp4KVE+DS##fB
zvMPD*@y`)DVxViu`|bZ#%;wkMdE>nO|DNi1JC{e!-v4Lis#RRY&(3^26$6^L1RYyD
zbtkCE>gYJ}ec!KF+Ms^R&CemBp`f9oxD_Y%pE`94G&oxG>*exXt36MWmM&cis%idx
zp8x+qiczIa|Fw|*dbu6a|Lwjg9QIyu)iUIlvE1!j^3~n5zW)l3is}LlTwYk{%%iWk
zY4M^(Oz|}zS<BwvyZdIo;Od(_v*PPrFQ(6TEPf?&*!x9S%8C^ZKYxAIh~3I{Y}PD?
z>EKQ2E-q_XP*<9CC2y11@bLTo1pi~&8=}rO>b3v7|MF1&hNRyGE4KRb%Nt7df))X7
zOgSkOp(7?Aa(&a(sZ&9F0*;=y|1a|*C}x&%I^U^Nr}h|44_kfoFu(m7UTH`QS?iFR
zs`~8Q+}B%wURxX8zJC9|TiKs~-nzLt{o?^<{s-WdTbgz0Tcb7>J@o?J92vEC+sWhC
zU!3}I=G^Oz%Jp0MS1Et$uX5)7w=ZAm+Pu2siys#k7jMkDX%rG_c%c1+WcSggx3{+^
z|NZsVV7Be=-~Ahxv8l$_b>8~>JMn7)-=b|x4E6bs&adY?dvbE49(V?zqa%vZ6LpN@
zlX~~jj`!bu9sEu%bC~W_7P89!(dxO^AI^JSuIMuJ!8Jp-#e$$V@3;5&-#>m8Ww!WY
z$MpC*Nw>v<kB{|omspm)y}6k^zV_?X(}hMec|gPeplu($ZjVdeoSSRCG3~4rXv0Eu
z>LlTd4~u&CsPV)KA9*2=={VsIPwN$yi4XRg`iKegs0pqz6%q;IvZy@QU|WC1A%DlG
zL*SOsIuXx8t)3lLA}0%(Zn@7=oIYdWq{{NmD-PEDt4(W-YHH$Qbl+TRQL;)b&6rv6
z@6)Bz<D4ohcb+bc-CgGT{oP&AEWq^S=jY~jg9exu22?C|nSb)ssY7cbH!lcV%^d6H
z@b};E_u$1;zg{S7O!eB{xANlDhb!k^U%0{U^zo~LKj(>t>DbxvyKR>H9`kk5?c=HG
z>B(njnaZ^r3dDBy$=mbojqBG8Ugn@u^nc&}Uz3EUtc_;h%-$I7k~{Ngg2PdM`vVbi
zeI0>|nPQ=PEw?71^kx=mcZk}{?V0~jRW~N~u;rS&rQGj!)`^R3@>rg{HcUIN^66A<
zyFE|*#kyI!#dI7hDlFW3Bm`d+<(!#sfB&h(#)uwK?XZMTPfmiz-7fo@FI>3r;7dc$
zO^j;(^LRE!yjdIcQfXr#*PYU27Ppf1?pqegFs=H#xj@Chg44nNK+STIpRX)(EY%L1
z-#)!Cc?Kt_kGuN1sv$@DeTgo{lcpS#!x&b4IKAucA_f)aa$Y7LG1hY-M-vY-K3M*D
z>V^o3v`5;Nm6f2SII(@NFD>ORdwZ+(#*GM2gVKANPNCJl4I2bNhibpMxp{Bss_UYn
zqKW6`SccbBoSYBZ-~k$@1@BI%>$^Vd)yGHkOxmUg%-*b%Y<EcX?SyGYm!IBfYGPUw
zy}j?Ds*9XO?JpCvoEr_+?{*ws`*GJHrzz_qnO9$Y@%U6n)cRZZ>zEnZW<V;2iOy)j
ze5~>E|3fGLtY?aCo6gz6`MR~`g&;@JmgXQa*40;;de@0a#d3PBs&}9ID`Y`;&L*#~
zo;iR1#`#EXWNdg)aOcz0(;rXk@BguWL$}6MFVLEll`B_v^!0%{6|Y{uUKqA|;{5sj
zU%r%pwxo!4*EfruNi&YCc*qLsgTJ`3adG_hvb5uUvNtv+x1TNq4XJ@*he5)sM8odK
z17@2a51Re@K`Haq)zyWdtB#h2S?QYv_3aE+GSFDbkhD;1!PX8|<w=LR3_e>W{OS<+
z^TS=n?(aUPDrWQdARliv3t!rj@U4Qi>c|sEhf0U+iJc`ow4TYVlVU%!M^kF`x3;9S
z(>66+yAlT424En;<9A$Rs@I<%kNZ2iyO|kuVs;3CR#d(HZ|-UJ>6mo>gN5yKO+hQa
zMD4woWFTRXf6pc)EQ~GXFQ2Rx=)AiZH#RCaH8m-4Fui*HIxsl6Ie57rXvQNoV}<^k
zySv4^#dHrn?zewea);er&bjQY;QICQOLO|?1s=Yjs3Q7y3g?8brv{Nd83xxDdK9xo
zUTvQcT+I_^VtYlyLyFB&V5jM|jBAehc{!h?zICt|hFl6@fBj;idG>76{S1tr3vDmx
z76}M7?N$hp<6Y^&w)iN+)_p>)vvN|x{`dU}tB^Aau(SCTUc&XZb>79pGJTmD83%Ti
zzE0pNn9<~;*6fk;zjE#6m$Pi<$LO^y+?e;-boN=s`ZeOg8X~?@?@xX|boZ-|ny`=B
z<lDuTzvP&o*PF-Ior_Wta#WkVbI$d98+Gq)Og=6kFW>Lj%w{Q@zG98b&Fk^Tds<HL
zZr%TvZDLU8hJ($_v0UH^R&c8WS~_&{{Ob6|tA1r<@trH*nZLaLbX`q0*(5vBC^K-m
zZM)Z3&naQ@Ze<_82V{Sq9qPS8OYrY5o4$K<-?e+mJub;vtHyrwsQrV0Z|nitpWpOx
za=&VcOg?Y6TCF@os{7-|V=UW`J)4qqXyF@vg9WdJ%YGXh8Eq(d=#)S0`83C7w!~Xo
zG9_#(44xG2yu8uX)%C}}-|s<X^!_}KOIcfI*w@?H{r^+kKAZc`+o|Dkg_h4|Wv@H9
zr}DF2=I;OheuGp_cQoY|(>bsu^K#6+y)*9=zrSJOBOk~#bAs@Tpd5{(UuRrdFSoeb
z?eW@tksohed>43w+h*n+u1xcGTJvrHV#6+Y=YGR$eZfy&HfFnoGMR-we%j>rWNL+a
zNJ9hYSiWxkeFc{9u7=0EW@Wu<U9T#{32IB#{r%;*{<^izx+P0k=GT1UoLBS7bN!Xq
zzMumVjEs%{?phYK^2ij;V1u+XGrafB|0dDv1{%@^O)Fkp?EW|8VI`=sz{V%@qQLp5
z|IYb|(f7R8uNBwnK5*kndx7)u>Ip*Ejz9g86|1@JiSF_8oAL`*ZM^Ze^k4O3$1VKt
zE-krb(k6A~#p#L5&mGvgtK?7EC*@76_)Rq(R4vz-i``AJfAe(to%0{wJM){aTxRd8
zdHZpnUjO4`OZF?cO?^>RGt-Pe`t!ac-_z~fde4<N1_({$G4y)=T*6ywPw~27l@7tx
zMRGzh%g#0*y|raR=;o^}=6rXW{g2DEdkH0#pZR{jzW>*+UutJxa|bW?bM^A-y1NfF
z@!i|&`+Kfs_BEZB_V(Lb(o<3%yk5UQuc%f~P!O~PCnQ9~$=O+PqQ`=Z83Ezp?R)mv
zJbCu)P*!e~!o;AJM?eSGKZ)vb1I;IBX=?`t1~$%_BQwXg`r6tL6HiW7xBg=%E+&@r
z^3u}0s{&$TZI;E)ZrJMQ7)XFt@j0*FYjQ<HQ<Kv;?My*-UGu?)W5?Vwwnj~vK3!Q~
zpP!YLm67{((eY`z(a^;=x881-;L-U1&N^b2q!TlP0E>sRvLYW>Q^e9H*Y)k5Yui?C
z6ALpwJfqf8NQlWZL&HT&lw~5vvo^LFrcx5w+03y~v%~fltEarZ<v4SW%!?pMJ99;A
zBFg0A*2=KetkHev+KxW@Z~ff!sFuf3EsduaJGvzr;$+_+?XA7<ocL7kPt_w;k+64p
zmui|6jy=dbpWt$Szq3wJt-A{Y2miaC#+Ahv*PniDQT9#vjrC9djIWJ*PjB5_Hn&1B
z*1E_2M(S)99Wm~Eb-&-L-7Vd;b63gBCiVF>Le6bGg}-O;$yz<wcw7!ND-T+XnS6g=
zt=*arLG^JT>{CyP>|gux#6)HH4b|IUKmT>8m0NMDmwu)&3wW)}_jh;a-fR5&<>loY
zdn%2O^-5oVQ?))NsFP#8-3317NzriyC!Z=kom%lYk2CE5J<j<x;X*HpK%sD=^Mioo
zy=ohYlZoj}v0dJ>&fFVPwsHNxC(u0q+x9!XJJy~&E?@uV%V!w|&_$d6wqK|C{tgX~
zZB3t7$@c%par-%P{|~auTijVAt1)xt%!s{JTkl^J?sNgI?*MH{c<~}*d*4K_rJ$8m
z2321&Ks5$v$R^ip>+i0kNuWJGji7NNwcTH2rr!!^RaKw&{ghSEM48}Sw%wX{=a)(d
zCHgN>;tSqw+kV^1zH6#_{PFEK-ycpftXR72H0x<40iAA#BoFhR7Y2;=JG1OgZT%Th
z{7W{+>bIs3qs4MfVeJC{esRN{w~Z%s&0+r$rxSKn@cWkv&dEXZkIg!>eS_9#-}yE7
z-@X0G_3qU_^X18TQP1aIZ|01he?U3>|LK=AJnfGx@{7OtWasHEl@W!XOwYXe+~*r#
zRb{nl^XAz$&!?&w83~!+EfL;T`kKvAK&Ef?+O<bP^H-0KaL&K3GSy3Qs+XXUP!nim
zTFQijt(g%twl>eUdO@+!gpH}E#m>yJy!<ZN)5F7|sK}_OxH$HjLCOh%_Wk_d-`>9d
z=6dB!AGVo3Z5uWi965gc@vGJA*%(5?!yliRs0>;(#KU%fPh8ch6r;q;%X~pgc;D33
zuil>5x^dO2$ZQSkQm2CTaRFuTcs2%QUe3Sx@<PEclUMz+&HIjg-04&K`&&l&@3&@e
zMWxN1!XsW3)&`p2=ee57XnE{b)RbKn>y`TZ-Os$;e!J#=&(*6Mzn{%+Xx-#-=&<0e
z?fN0HyPc#YGs}BC*S49dvwuC_cQD{t-HK_OlHFbISFQG~{`u?ch3V6F*~Cc+Httv%
zoO{cA-!Cq;t-lUkU&zd+kaK`x`|Bci=P<EV+w;qB=x1N&>uO=?Xl_>I<ZQf})VOmY
z<F7|aFFt)v%sh2|-PNux`FfW_&isx`0xA|(fhz>1EbXXs@mZh*48t`~e(XFS81%P#
z!RZ|x4J|Jw?s)zy-mvUJP=`y<^>&5{9ilT#l9<=M{@Zr@p{lrWcgl<Vsb+FA#Y~!o
z+f9D{a4?v)^~Pko`^#z{AL~7F;>3q&+04w$ACJ2AXNklWZ7h3x>*3z-_YSWu)2sTr
z)U{j8aq-0;rM~W^J0?w=_Uyy&*^?$U{eHLm{8O3vHJ?0#y%%?%NLA9QQ`-~TGX0My
zi|{+S61MaH{rn}Gpx)gRhnyucr{{?&Tdq;Kuylv7T882KZB9N?cl9nT-BM*WmoL8N
zW9#WcP$OJL==b+0)z4<83&_d6`|{(?otQtLPV38EeWCq+-)}t~vF`Y5T-@A;L5rEi
z<0=lm{V=JUv#Fu*@v(=C`|X?p0w(ZlZCSry0Ymonbz3vz=Y7<A_2n$TfEU->#{c&!
z1ipW*TI=~xRXo_!=|jQ%?H>-l*xM2E<NfAz>rkPz?|%j6->Z@7RJ{9ln_huk%agws
zs|(Bf#b=Ae6&db~=&Y{Z*Y$nf{a%UGrtsIVMXqsA4xaz<)ttU9!Kx4M&0GJgq&I)_
zJ@<*vE;Z<HzS*-jdi$@EyVusa_sfCi<93z5e`m6Xh2hZQ!-k26SU`*YlQ!P)7yZ}o
zqjvbi!^4K@=VU;8wjb`ebSY@b^5xcV_J6yT9lLI6fX0RO@%FoGqt=T3{{Fr^c0;?8
zvU1_$Uh_wt>hpF8WL=u{<oWa4e`hzX+aU1ucz?CcdL1>k!r<jfdACehzQ0N}-^0S-
z!o}*eZlBcK^fL}$ZfxW`&MCyH^6;VAf6k!q|N5SEL@eDj*WBdFOGBkrrnm2QFkkBE
z@a_|4XI)rzysx2UdPj<pOP^eCOS`<=jRyz$4tp~=2uXEa*jIb;;lAGjlc%w5oc+F#
zW#yHB`x~3TuQEH{eYC9qc<Mo?q}D_4c0Bu|9=7t$wIy$^aLT^h%`Yog!4PPEzvn~Z
zVSzil%|Whuc(_fm?2?L#-9HPZb-UMjo;Tg>);ueA_Z>OtFkm<v8?=)GZXyQGPTM-G
zP~r1ihv^Rk-urz|e)QqJqR^c99~vA=cMMZ{!<*bgK1uk<d}Q9G?vwW|=HG;g|3$M*
z{_noM;%HJ~_UFml@6>+3`{Vch|9m^|Z041&7wU8YEt{Mhx8z-J*4A6^+!X3ptzTdM
zy6^Jm=eOCe#=KcNJ#N!Z<<Cz+n~sa0pEF%*^Q&HIVnhG@j-1fhUixLPL(@Mzx$>=1
z4|Km}ho11FNeK^g43(ao<yZP(J~83gV{_35(-!*jH!t`fxw}kv)v8r<`d;4LtPVQT
zV}reojZE>gGle^+SwEclujtQ@LeP~W`q`dKgKGZ$d@f;@6S4XEtINyzL8}z?L!R!_
z-~UIbYVW^8*G+dB{h9JRa`W@IvbI9<J@?xE68Fxs6=x{vebLXKf1_VxX}x{5T3gBC
z>c!>Crb!L)*RtjBNdA}HD;<02cU9`Xyot;o=U?0{C_d%Q)SoPlE$YAZn~t1yc=7C4
z_I>^ZQ&@hN@NT}^vUU0WolD;K+y8Tjjh*X%J@;%-P!MR5mB(y}7Z+BC>)$CnE^D{y
zl<Cr-&X<>$gN|<CJDziYpKKcYLV>wfrA|pni!Ph8@kl)QAoFTn?Ct~ui97l?oVBKM
zJwDzK+Ec<LB=PtRNMdW0e&*_X+s;1z8M1O^M*aJ}0cz%NP4$-e%Ws))csTQio43H^
zX=Qd5kBz3<|7CG@ZN2|maCJz>?$>%PyizO+HP7ohIuyLWmtkL9)%|~7^=yTyO24K>
z3z+9hr4$zW9q)Ql)WR>@_3iTV-8|cO&iM5rP$G8EebC)EN=l2gxlx9>R`^;6@A)|C
zL-#Zd)pue%ufDChY#6R?-=p_7|MRU`Y>TCqZvA)D<8n;cYDxEEvA7>q_xIJFIDPu_
z?O)PnIR#Q(pw=O1eb@PUwid<DdM@wQKAmD@^Y_bTyA_u<Zq2^_>uulpZ#wb&WWIj=
z>USKpOuU(mx5!FOQ<L-io#Ot>hGN~U-QxOrMZGM03i4%kx&3<o{FL~y_{q(N&O3Ha
z0WI)Qt^EG6z(w=V{+$=2T?`(+ysdRX_2S;$TPLpt-PrzghIm{Bqte9Brz1h-^9q?e
zf&cua&GTFw9Zz$l#_TLwdjFb{RByzll+MF-n{W1jdJ^C7*B^g)xIMPcP2Rdp=hv5)
zkKY=}u3EL~&@|m>y_&s>>4IOL9ZNeqQ_7Ixzsycf$4eWYO)KwwGwbk*Yg4OA{mNTT
zE&A|iLg<9<x&L`g!Z+wJfm9iuVp)GqdiAT0`o23XQ?L9zd!cWMs(sJAz_a|X3y*j3
z2^(zr`?fAJ`}EGIE6hXUfBZVo$Xpk>-L$K#>(CU<;Fy2+3YL_=zqjMvuGf2Frv5&X
zWO%G!{{4sYsN7s#J~^8gAAU?!cDI^a{o%nuzUQ_jF9I%i<u1FoxBBtA-S4sj71cyV
zMNgbPyZ1xs<C~i=OrKI=67DhIu4C_KKMr4>OFt*8*vL5AR#lX&v2Wp(WSTm6gY4Id
z$`?{ne(aT-=+yXQ{~y**KPvj4PiSdZuKQKup{%qgBJ#BAq|<`trCLtwb}sWge)85<
z=Ql?>-`Q_p8+PUIx7qBXLXc7_`stsrI#A{3;^N}y_nH~D762@?HpcDW^t#CB2VQOu
zTy0tXFxyeUQM13%ORQBOlu2mu`qrR#70G`;td4W5x+i|YMC|q#&m&whw||$mAD^Ym
zHb*O>_tC2R3$8sooVC?KHNX8v$G#Ub^V>Qe=uPk09^w1r-}cNESD(aW7|)WL5V_;r
z)5kr$``H8!etR!4Gk&9R)ZWj%nO4rdr%m6SJn@@ran*j-i5^|@^?xodwzLV2kMCbT
zuZrvRG+pNxuH|!oKb;=GA?vEv9E-w7lRkQSdRDw#Ivrdiedd)kVhIck)O+vnR(I;u
zsTKtf7~1$`Urqn2_x<Pd`MYI4zgXPA%k(<vRNZsib8Z^xL~J<l*q0}K(ZRh+1<BiE
zt}{nlFp8a#4evcXvnb@+t5|slP~g~oJ&;@I(R-%Qc0=oA&M2K3f_>HhG!G<gWZN|-
zOx4&}`1iNB#a7E=cbCmD$((e0r;?IV!S&ek#Fv+r@*SUXHVu@o^!NQpnw<SrZEIBT
z-QDHCOV9ewHdC~;l>C0b{(tMXUAwGwVt0wmHqUqSJ^TOMaSs(C(2Q5bub0aer=QM!
zCd9({_*n1ZkB^W44YFp)xwl91@v+`!(XgD;@fX+ZJoLmc!r)Q0hRV6-_ETGb-U$Ap
zyJ;2w;!PVl!XgA0`#3!Ru(~kzk;s-{)mS6D<=-Uk{rMXgv36eT5vem)f4<+CZ1#5H
zCXFrJUQX**JbWQ??exQsZ=0=?e}(ENpX}UUxn-aAvv2V&e0=AA|J97I<+A1qdz|yO
z@QS3Cpjx+^SA~3!-!AS>#k;a{(<LtP7XPa4G3WRBzGI(<tBl;6&uzz#o40yNbshh`
z@BQ?x3<okUKEB>mDsla%;FKv-7VOz`CqH|;nfd*i&3CWsF<i(nIdSe>+rb2fm>3zW
zvNsv!cTP-H{&-xze!;eF*A`1@X={JHojUugtCC<-Q`3T=l>*Yz-7PIF?a$RiwM5tL
z|5w%id}sOFTdn(Qf8VN|6T7R#v8Kkx>rG1@Xc6bZg9po=-`QELekN`6>h`qox;nc}
zn>I1b;r9&G5P?kJE;?M_ZD0ECj%4!jzN2lt(l$}I#X)mRQ>KV8H2iuI*#B(8@uP}a
zXCxd1-h7kx@?L0LE%xkJ6-SUJsAD^I7S}|dvcw)UYw4|e_taUtlnez0ug7IyUZ=0;
z_H|n>;|h)rIb*g<Cp>o7K0D@?VQieZVinVxFpoor1g@-=R!Q9En3l9u$Z-4Jwn?Je
z3A_m(tQjP-voF3-v5A)xXP@X)=sDYUeYw=G<P~f7eE4senHivRqis?o51WLRRzhY@
zi;k7lqz?tN4L9A0XyKJ=xwW_YZiPz2vnQS|J#xGogI->%fVSOlqb^j>op$n0$DB#N
zb&=Y;U$BdWTJF0MqB7~xtSK{h>^pBgp+nT{uh2%OyH-9&9vaKv`m*#$Z)=cPYI)q+
zeN5S9cY8kFvd{T->GQPY+Z%Vjkg?~x{;i7l?V<DcQ*)nxth5N<b~SC@`|tjxza$tR
zv}NBr+OTfhY+Z%~|6{8)R@``6#OI&!^{K{+JIy~nJgmFV!ZK&SNA<lum7tAAf${PE
z)8nd6KAaoy`Sa(GM}++ouC5C8*ic-!!b9cI1V!gRQb#t`{{Gg$GULgUC!ht{e#cc*
zR1|b|&#wK+#w*qG@9%Hxxtn+Fkl0=Rp6|unkZ9qF9tZY#vT=OKVRrUjEOPzv&D}u;
z`H7JWyg>)D>{{g7cCz4l!1;G+_l36dYaQ#^IQQevW0xGJUs|;$Zttz9GuY)S7&djA
zeYX01Lb>09*MPCXH2WHh&4HBf@9r8%@YKbZKRndx;pca3Md0EMwZF^$JeL0tYNnjE
zn0&G&fB#=GwaJ{HpP%1ueSJgX;hNZYs(f-b99yG$i;DTWOwV%LRc-q3<f8RR_S^MW
zr#F5%!u`YYdvQdfwAU8hdR4Lc6>{54cFFU9t7A_5lyT+7DTDg=6)${v<*ui0lKS}g
zrvKc&mtvLz#lP#D&i$|Fdtda}>inVU>haC@?z||J?c?c^@6Hxhvwm}Z)~k&#Zd|@G
zXZMk1`SBmWM-&z@=K0ofY+m=%JY<r<?&3QWO8B?UiS9d`8f~+x@S5p+rHHDRYT28w
zvTS_t_w>W}@3%5sJjFMCOXQlg4wjAAum8F{Z&AMCy3fj>Es8g#*2WeU83hFgzx_7X
zqL9h{&j)57wacyB*2V4yZJwRrwRC!qX!lXjc*KXZ=JzW?+N0K%Rh~0eQet|1tarD-
zl){~$8z??MJG<cqXFx_y&XIYx)dh!n&2N0+Y-*UO?4I=Y)>gCHzH|SlO`mSAJ!RF3
z6&%%XTO>G|8bDSY=@9hr@hPdO*<bf}!rZxcljhx?IdkTYx7%(fTzz?A#^o>fEt_1L
z%F6F?I_CVYN?5hl^{K!8P2QyfC!cog_!iaj?LEJ9s;ZV*4#OH<eHs5XK@0E7mOJdw
zX*j;->Y|#zRS~v4hcf#X<lPmxvbg=O-PeWAEAH(SzSdp$jd4NMaXwJS>v+9xbEVFw
zZ*R}H7srUXJjtK+r6l9hW!Z1XeP^?!F87<hMRN7(z*onra~M|K+Qz%-#tm*qy|B%a
zTdTi2)xHqW5#Jjgx^$V6nlA66(@dR**!W!T{`;H9x;Nr%n#mli)&TZ{|3LMUi%UuB
z!`$Pr{x_%*c2;Z69rnqQ;xCLC7{s~--OttZ__Dt*w^)|lZvAFkdDq^H4-I!;ir*w1
zSF~}?q~0G%uNB_dfAwE7|2Gr+=6{dlF6#O?9`#$Ye7W;-?lb#e9&Bbetp8VYW`^P6
z#EO&irKF|j#xclCOTT{mX^vINiwW`9e^0iaeO0dRN1}(yyL^+GrrFa@8)jcyQ&_!E
z`);iHcIPR3a_?R(4+ydgva;BJ8N6@q=QZKUixh;nH0m8*t;V~qDdySk-q*Poca^@L
z^NqWy0kjL{?N88}9Y$t03)$jFM>tbbQg+xb*JpWUyyIxn!9PDge>`XXKH=V;%Cf`W
zdfN&gyIr|<?bh4w&dx@UC;Pp7bj7&&<n4NrMXhI<`rj`zPjG4H<onJ2%K!03UFHwL
z@6yW-d;d$>8nwZ)TvP7uCH|RL**|=*6%Jf?Ha{%)okeV|fd5;W)=6!f%YHX6Nqiw{
zd+7CRE`fsh^Vem*y*?Xdvp>7%?uSX;x#wb=_P^c5TDAG{_5Z)CbU&;(##oqKQ2WSa
z_P6!^|8Fn;IR}&-x0lzQSyp@ZWqoDs+U}*{?^-V|a?i_K=YKu(EE~UE&i1`~_Q>3?
z|NmF@p(?|KxpRBhMsL4myDa_uJPyu{^4lKsnwpwM>?~6C@_NI*OLM9hxJ&*KwA8z{
zcJJMN@9yqawzB#)Y1_HE*2>^puioC?e)v`M0-n`ZyVk7Hsrhy@UGF+*>#yQA;U9t=
zR&)7ORaGxMd$L3HOu^0x+3R)+a1<IQ`|@^$uh}3S$HXAES1vSq+k%?ERa5H!epO`@
z(rr^vc=qkKA|KzrEqAkAK@*}&!q}Ir*`VnBX5005_xo3^jm|yf&A<?*{fbY<;pwxp
zW&OOe78mk3e4~?At#&>c9)B<-oPBdx_ass6fZh4?&lda7p4z%fciY1xrB<dQYsJ5P
zCi5&WznKM|Fz#59i+U{P*2trwznNp3dV^WB17hc=Zr4}ZvHI?}fT@pni;IQ)d39}<
z*lNz*m*Nlg`!R(??K*U7@7Z0!OUyxoG#Yw(W!X7>lXsi9-Q0QL=5#JDu7KFsx7SS>
zZ|oI*ag@dJK#!#HER*M3GA}O((VE-$^V#hD1ik}v6`~h&Hk&r;9enL#@bKYnC+1kt
z=8%h`+8&w*H%vL?F#Tca!AVg*a<Xr$6c{b!Rf;}6@m!t^TAHO7yUQf=-tYJ2wQ+~9
zrU%Ab7d~=1aP3;w)`-n%z0uNFb;Y>P&D$zJMNzC<u;%BpRC(*dM=VCG=dvH$Rg`}|
zT;^NoYp;)I&b<!2_~PH|VAo{DXF1YsJ*#TZu3D|R#m#h|)mQ)azn%-jD{IfjT~xkc
zx@i94f8Y7-+k!*)?=-!Ba@F68_a7GX{od`)cPKQ_d3MPBm^DY{)XCr868_rj!{?p)
zvrMLICpk8OI@TULN`iM^TXF2W<^Qj*qNZP-z4gQ@n@8Vv9@p-T(JTL9{rGx(eQAZ>
zhYJgxFJ$DLujgz6?^)k^>~y4#*qgh%uP4^0q%1jXxA<a*to56AE6%2dhlktaFPUXr
zP}rT!&Bayl>r1Bjs@!>Zcb8l9bTc+|bZ~rmbMx}^(jBW8EMWNcXBm4iXOiKeH#O_m
zigBO1zP|nDx#G7)yfbGSSaAq&Z|M+JUhwA1$z^-fzUQ?c)Y-S}#RbMsKPqOIIagX{
zmAx&h-1F=Rr^$_<k^=0kiZ8U@|M$zy{KsRc8M~FMioMZ`VZq504M)$NWlp*HuKr)9
zjz+`O`stubUP(#G0A&%^tqobd@Ac1obt&BXm-}C{Xdwg3?6R3hKF(DTy~L3}_3ES0
z>+{{>;^G#ZE|~42RCr@K-+{SYfB)`1edbJwq=j+Gi-6_jQd`w6EI=n4`5m7!eY*9Y
z1M~l-d%Wjx(LTi-+vd;Xq16_1%)TA8D4O+9tod;VwM}>bToYTun=!lpw0PM1xVJ@T
zuB;56ZS(%g$;or;?y-TI6(*H&`G&L4YUt$HGTJ3=ypgy2Xp*C|b8~$5$<wEu_gP(j
z{5bf~dbjm21o?j7x3=NFy6ckK`Rvx$1`_$!QTy&D#!pc?_xknSE1A0v@0%R@d!y<5
z(`sk8>*lliS#eI=w=?+ip`8CkS5J5Fdu_~&pZinn!PENr*1OL+PXDma?Ct%u{rq!J
zezzC4OkFN<>b1l6yt{AqrJ0(US@FKu5TV1@y!4OY3eY0<4d+7xu53&`9uOFqxP5*3
z`+FR`w(<|8<>dO-#lCG{oPT@U*|T1=^Y8Dg^>g0)`}_O%+oNJuu3Oi(Z_CU5!XloY
z6IyPusb}}ew=Z0CMtUi0kCCP1!^3Siw`3O=1?;vjFy{`itjN3m<|gwF!5eII_!Bm&
zYnWbryempLI98U2FV0(ULsa65Rhu%!R)^%RPd1fG<Z+l_2k!6+ZnfEy1UZBPQbpcc
z6V>~7_X)OH2P5*g$Er+nQsdl|dHt1ae8i3YuXEO4y?W`Yx!B?rE57D16_v4{U$aKX
zKCEco=I*Dp4`=7^E3{1e^yH-6S=-c8BGZ%i{rwi*|7_o+CA@(wyIAH=<c#W(eDv?G
zBB%^IQSJ8S0{bqO`JLfY7dTs|E;yYby6^Wp>*ariIzcC4WPI9VXlMu;L73BLS^LYx
z$jE4x&35xC)21CtF=9=5yKK_Q6!76-`;61i{jhZb?ZH{fyHifSzIM@LhdIKcyEp9r
z!QTJ;+xDork2hQ_aJ62)PSxSSgNoyh8{^aW-hLt=uD#}m)$7>yzs-*?E8O5L+_pS8
zLf^-$_SUk!i#7__&-*K4wDEh~<l8GJ737}}&%I@OEUISmU%4l7F{dX^>SCI|{$i9R
zm!qDBM#0aj(sy?(cfaN2<m79fv*&1nfyJB2r=R-uZ;e`eV^`_wyLKBRdKNmjGcmC7
zNH92V_&f8|xpUvDSA1Q+|KF<(`i6#rtJGQ)e+1?F^7fdT`r7&3Tsiq}+1HDU&#uwf
zprWYQvGc9jgH6vTuG}UjDs8qyR^$=)rz0-2&AR>C-P98;ryGZb-Qt}QsG?%BdfPU)
z4WFwr3O`Au@xunkIMC{f#Hz_w7gTSEuIbr+J8$Exgbl^&=RfUw%=dhk*2}ye*&mWq
zK4~W|-X}VX?e{}{UEhq16^DBxzJC2`QSo8Hd~GHZsowbOx3^?YzFara<4IwIXH?Xz
z)7De+?(Dd@c;|YRy;fJ)cCpNty4hXN2O6jQWWLj<WyytQ_s{OzD!`(hCnqBI!YFFb
zojWn0t(q@qTwLr9s*@N0T<%vY6Y^0#e7<Mx(uD`V?eX(AEqvs{!g`bKCDVaES?fPB
zXMcVcv$B4E^p5G0zqx$B_nrT_{`hCMrbB)QKF;65*EG>~s=y`QiCn**Yf1N%S_FJr
z?EYC!<EJ3+F{|CR7f<nJ$miJGJWpy;I5hdMxTDgfTVK}NeO2R0lTAr_-@5tSyWfga
zgl>QKy`Q$1y?5cU)!CMpR%CzqDYZ5<CuhywvT~={vb}<xE**W}-d2{TKR5VVb$wxe
zWMt%t^XIqUzP`V{zNMuFw7tfxHf*)%?QOZm`vdefH8dPDSN{Fp)TFRrax;TKy|Jm;
zp;wL%X6$7UF0S2sx1i^mlR&3H@o`y!crm?X)0qL=>TGqaVjHxq<yR>7cW=(TE-rrf
z){zBU-K_21m6i%!TA|VZI@_CNBFCi@9<#qKWBWVfitgw4n;=cyC-IXU#KFTc5WdS3
z?PF;<RUbq*dbAyp_+8Gm?z$L5*}IIYWfjbB-~Q}AY*}5ti+`o;yCVzVd@p?SX88pZ
zvFg=##N1b3W!uFv{n6vcAFoB{E1o*ox?VeMO@khT_}_V!#cb{T^50HJWo?z(|M%PM
z%Z7*B`Q6+3WNl`}FAYk(v!f6+yL#A=m6i3xi4zXz=h@mu9iEzdd)vZYyQE~T%f9@a
z8#VjT-LpjpwK$cY<o?d<IBEEg_bs^ANq7+YP=K4YQSb2bs?wtWd|%WibH04}GA}pa
zoA}<i{ylqaO5WeQ`>riLA9O(cX~TJJQB0t-Av-}Uh1Jxh`>(HwY`(bIy?RgE@}i=m
zKl{>xIhz`8=kJ&G2c5e3Z`UrXHPPG8oeyQa<)*7rcCLG;vWHY#pQ7!XZ!>k+{)FvW
zXu0%f?C}e$Wxj>J^xCs4Z2E_6nQu$O-!&e5bJJ3%IkNrBDO(Ad`DxqtXS>*oWNw;!
zZsN2*232mnn=|!S*!TMG^k!f%npp1S>Q*u%!JK9Js*Mu&Q}#c<x^>RQ*QE?o?BbVi
z6=XS>_#(7ddiHB+DX9b#DaEO`+8%DnzRs6w$20%MrK5!r{;_laPMCi>_vR*6&{9Jd
z#~n*zwWdD0SN*>A)usoW3?Bae-(Nm1QZqLfFD!FXXIN1C`<q4OrzP{XH>H04uy>}4
z(xGL(@sI9aPp$8kFy-oMVVPaF`Y6-p`OX*h)q_?l+_3z<PG3L&Qw$sXaStb_gf*+O
zKGo#*uF4MYNZI6lYfYMQNoA$)tm8=r6`OUSgCR@N2ScuAah7nJv6WVfdCmNr(EaGu
z{kPkuUza<)bCd21k?P5ZE1zC6;Mt#L*Y>S~@uutR!Y60yC&q8QEUmg-L-*r-5r#*P
z9!;1vt1ED^+rw$md5v#2aohecd2&J!bPTz=X~f!d=09uxd^`@C;;G%VO+9b-*^hH4
z-hHTbfW@Nzcy2!Xj6MH;y{>q>^?HJd)LyIg+rPXtzOlBjc6X~&L-lNxsMQ{oqAp6T
zI%4O|4uC4Uz{_8~rh%#(@1C5J>YV9%u>tQ6vU%5Y^70=2^z?M$aoO^U(tEwq=2maT
zSr{`jzd7^X5tNnfUFh7N^!?pkzT==fxS82_K2-4fv$C@*o0?wDyZ==B{9jMC$qR#*
z`+;uTIMyfI{qFAW+p_5!BR<^9UcYeLwrl4_=f&R+)=aEb;85CKo1WG0lwbD$`8HLF
zsTM~Q<2OF*3BTUO?NxSTdT{lc$l~W$<ccK{CJ9_R`*P#NE(@C*&v|E;X|Jhx|3PPl
z&U15*(?`$p{|@kU{#bGU``d4|HE%dGdb1cB&Twb%eDvziy{TF%Dn}mv4BHy@_L@xA
z)?0ZGwk#IN%IDzXI<z5io1#s<mX1zI_Pj%foKn)#7P<4^Ua;)Ni;UT3-A9{bt;=@A
zub6IG9kcIGoq6kngXd={OuWHj!_aW@?DGU~6;6Kl8w(uEe!Cb+Dy`oyCo0V(&ZHK0
zgTK#cx8$SRlZJeUB3!)M+!#0fwz-g&Zf-l_i01(XP{0cc##*ALohR%{j!lkt=N&vT
zufE(uZS@Q5_S)#abH{q5`5o0b%Xa#0Z}EIF&45$1RJ{O{Y9{Vyatpq!|3c+?+L;-R
zptG<R23YKA_?Pti+uOtU|9vx`&l11o*je7~_o}it_ltKQHJE*t?>OiX&GUA@b2eYw
zd1L>-uj|D`nJ&wm{J3uZ=CyMp3=|j675cgKmcw+XwE>Zll3m^13$MRkc>Q&v+3ZB4
znR=CbMLS&t{{N3nSQ@06VkEgFNb^aNWr&vO6fe~fEzzdtW<{Z!_kBEFT&`T((w|j3
z-*=W)$g_WQUu0)x)kJuHUU@YOwB78+=Jfu{yw`jeUVptY^|aXX<X>N3xBvL@BW-Q*
z>$TghcnvZ;*MzOU@9YCw?73ip!uETUUzJ#a4x{<;^?Ll@kh$M2xF1>s7hmb0Y7)Qx
zh2Rd;pN_k0**5dFd)I$_Ri(IzqrH~(YvkEkw{LzlJjLhNKezPkZjNbfx3~PC@>{Ym
z{Lgz!Eg{qYK|g+1>pE<iTlG!+f5Y9@`!PSF-n4E#VO+HHal;li^JX3?DXBMY=^8RD
zDkkAMIXY^7b2=6*P}u!fR8(}unl&ZW`#`04^!B{Gx$zb?KMEY~H;06WTfgDv<^7th
z+E-a*7rQ3tX72VEC1-Wj6IjI0FMlx4Hn9GSMoC`V+ltwX3j|lk-G8!Ehp$i2_yCJy
z?JtLW2fuw!c>C`!<BB$DtCMM-rz)hV0h6DaPE5!%h}PT75Tq2Q6d~BZ;{@Z2i58*@
zSE;lgU%j>Rgx;@viS?zmVs$^>>fNz?lilI^?(Rh^wKe9)zQlI~*4{gCagKk1#_w8_
z7hZR(9i9Y5M9hd5j|mS6N%;8a=#O{1-`5D4T#`EMEhH>_adr6mw6lVelAWNngZn3U
zXKdcQIWQ>b(wpAG`dRk%`@)}Paw<79l|Rp~@9Lgpc%a2*($uM~yLMTvKPxUG(sJQK
zKuc?@qK%D=prD}mA^(n!j$4yHEV%al=aQ9Alyn*H=aliWtiIay`~80T<^J=(ovQi&
z_kDe0QQ`Bi&)A}v9HOG6;wm1trk%fh?dY*%yY9Tn+Zwg8`g<N|FP;X^1-7Tpx&n?^
zy;*H+!O!tR=$<(L_sY|6x1QQkS@HeC;k^Fx=^-k|bx-m?SZJ5;q_j!i>R0tkwG7{{
zak1tuVlOwWKX_x$c^9eVwTJg5s2|j1ew=skYv<*hTiGS45j8b&o3nPsY(LSsWAEo=
zv$s*fwstmFw^wIRd_ISD#*SZeA7{<kymRi=;-5d=I$fArof>D%kXW*0iGr%?(aemi
zjm+$`wxorIiuTD^Hi5^X(oLi`W?x^YcJ^&<Z*MQ(?;25w$KrkeZ2!vmJ<AU?zuU4X
z^>l;7AK62J6+77-4>mP_E(lX+d>PK<Sz)2%-oGvLdP>THfH1KJ=yv`Ux~NUpiQ+x7
zJGMx=M{j(4BiM{lWBO^$pMu%tce`%4*R(3Q&bht$^wNhCmulsHl~&4B`|oROj(mS8
zYpcoPxT5I?6AmnL?cR`jdRmyI$s_G`dRxk`pO~mT7jzZDqodt>g=~sGJaAktet)|e
z*YE0ux8@{>{#WtyU4AuduT&h<oc))Jot>Gzyu9?bw6?Y?T3JaM8X9)=^pw2TJLTfy
zqC3~;(l`6;E*9e_MuK13wtbE`KgW`J@=2D?B|qQKzrHs5c~Or!lMiTD(}fEGE3Upu
zJO9)_Z1vTbZQmR$N?r)q{rz$|3^cUF)p;s${;>xZF3cA44=(C|bK8F1YWcZ>>NiJK
znnW@+jrB8wJ)H%0c%6@5SbahLnbq<{CAV(5`Ex5yF5Wu#V`@X^=EqNymNu7(rhWf?
zBJcho`*}`#7w(EQjrGy-_>l77Re*Eb>|4{9?(gBsZM=SM(X-4<Mm1Thk^^UE8praN
zfR3ec?~}>=RQQf%#-D$`-(ScunK$j3sMXwaiSt9Wz9y^QOD!zOi+FOdc*W8zn`*IB
zQ>J*|N&($jbXz=&f8OS^sbwExK0T>^_d=q3uIU;v`Mu}!6YG_QRD`xj+siFF-PEdM
zCA(^SE_XmEq=|Y(>_Zmvq05UHZkK;5O%bhqe(lDeuDKDvir;fLstB=*|Gup}ndR{>
zyL@HMG?9Jx?OEM6U%Nc%q_5FT9{v4)jOJB5;?#-W#sj)2;V0Mr#qtb1l14|gKlezP
za^>&;yX~?esIeM;?bp-k@q3K?y)PbGH}#w3=AZv>?0&yt#k#Gz55CW{JA7gF7e20z
zy$ySh%}DYz>0DM3<Wu>1*^C+Ys?T})2^9+k`&|8g#HIJ-Mir@Q&J`RT9SvTARnlxT
z>^ASW|MMttIsfH`=jE|+)8B0U7R7JCV?2BBJ5vX{z(*marKNc@mv7!IJa_I~i|TJW
z7BYNJ&d!Dz7ZhAvTr5&Q8Ys31JmOpz_4;|N#EX)@uS=I5OmK*clT-7VapCnwEiEmb
zZN)oddStD)UH@#r)4XJfiinulx2iRbd0$>!jM!ZU+Bw+v{eJ!ZSKlv4&*WP0L;pQT
zk6?joMah$__Ve-OuXyLYw|aY|OYhR=XNTo=>SNbFj<UEPv*Xhx#q-G%{1;vPxVU$J
zqW|0d)uHFFK3o1re-d+>w5<KzI+p!&eoha5uC({?(^>U8k~uXW6W7gOx-oX)=FP(P
ze?BxjCthFd-oNdZx{=YPiJRt}3UbJf=lf}vVUkd4We^^_`5`My#R{e8lf*?9)Lz$f
z(Tiqt%y=Q1+c;Tm;qo;+Rp#t9v$=a8{``I0cG}MOlj9QqlpBRDHoQ4~<Hw(mUL8LX
z&y#g}w!{w6!wO%1y;khmk+qp+n(OIlx@!CNS_GUp6k7zGI@V_VmV+?Cd=SBJD6!>6
z>>n1sDf?2cS9<wMf14B0d4BuyM;S-$7j7#yzp}*fdQ#mvHv^u(D^JA!`Sa(){{O%C
z|9G?c{DbGupT8`!=}MHiQ+(dmPcr-4o10<clCry|slwI*h=__>K0WrM_V>51RXq8Z
zlIxVO)GhUPY;-(Q_x0=7y!n?C3>K_h$?59qdShcUI~O<i#ap*-Ef@bL;KU(0<BHXH
zJ*ICgwx^r#UHD(;o_~Me-s{OBVPT8bu05MH|HqGt<+@^^3l!!W^;sMCl(%HgFv_~3
z0Xn-8G#6wO+jaL!)#v=8+8?$5t<D_ls(<wV)V+d}H)3a%ZO*l;`7PdYyK3JlmkmWt
z^<sHmv56%yYr`Kbe$4-M)wI>Eo=Ju7$4<K)|GI|nzfJ@nv-fr3J)OsVW-u_!W_CFH
z_uWR5ZJV!NzYf~@^WxR3O~3D4xDWuk?I>%1OAE`AB}*)V=3VY^QQDjvwf0)?REzn3
zdgfMXA`BPVSH6CIabLB0L^I>t>TeQTi(Qmh{N}y+w(E<RDv#FV`yZP&80<d2%WBF~
z{abx}i<6%<xk)r0ShiDQ;e{uK`CJB^d%s2fSh7@7_Ps@gK$mg4O@JUMVmTCBCj4u8
z=cNjZX;92MaTHpMJ(t@4c(%RU!;GW9`T8#{U32)|Bheoz-aKV8^#W@@1<gM1+cBee
z;>rK7KipvfoihbGlG10MjimX#3T3&f7m9yg$NzT<44ingxQ$o3Ep&C5W5VO!b=y8X
zJL<m-bV4o%7gy1#2pK;1$!flvZY*E8@Zh8GN5pJxZEx(auU~)cgPE`Fwzqz_uZNmn
z@SAwVPUp0esw%6ZqM}@Nov8%Riq)%~<KpDX-rwszb;@hI-U_7_0jH|PYghljKWW7U
zZ`;@=ZwuuEDX*`s4f_q+60>*SbA8b6v!>?exn^<oCTV9RK#Plv)6N{2r0V_Q&F1r<
zo8~j}&1It$1vow&;?_^Nwk9%f-Inqy6Qj+!b%*x-mUwxwEGhKi;fUBhOgb^bb5b-9
z9Pz)f`?Yx;)93i=ox8qv^-H!jySvqK$+hQS`F{J-^ouuwuda?-_wB=nP=U`q^Us@y
z?CCGwl(hWZRrv_6xdl)5Zr)jZX7Be>w}#H0b?++n-@SUZ^?u#&vkyNAG0ZSbZaW+Q
zdZuxD)8UVIvW+%I<ZSa@_~Q2US0P)sx*gvUq{&iial~bPz=F!pX&ZiZAM`y{{Ct5$
z^|clA^UJpVJ{%Pxwu)Q4hmTuX`QXM67RHARCa9=M$zD5^a-qCjTK2m3RJHbpKW~e@
zIm*vrV3iiIl0lzSi*J@0@1-?5iywEL@;bpM`^mu-mMnfr-(Gh^5Um7Qo;gYM;d18d
zjDArS3oe!}{_rMCWZqw%!o*-hqo;`~{JZ3Ml7Ff_{n$L;?c&a>7b0&gofdKZ^5y1v
z^W?5vy{c$$FCSn3*L2gSO&?BauU9ZLySAd<&5iBd&gXJ9pH8a#t!_+|*brCrd9@|a
z;Rna0^N*aj|NrJnp?t*y#y5r=wVyl%oh<P1aJ#k5@pE&n7k*oGS8(paPkUa@-tb$v
z*RkiD-}hF#4LYwsD2Xs6T-AxP%6-3n@!18jO^FgNZf;6OMnYaoL5D&g|M~g(LX*t}
z2d_@?QayG0bYNs;C+K_w6%_}qxAVJ~aVn-PcolNs*>#4ucX@VM^zFYFF!RRVJ2$gt
z^EP~RyZ6_t{SbRY?s{WYAx<mnw-pngJG#2Mf{s`M%}OLka63LMu!z`Ivhwib*;4Cw
z?2rH*uoWrHox8VJo%vIWkz|UI<f+rAHzptF+w=e5?;Vf(tP9@n{VsL&r~wb?m=hWM
zI+?X=*QU9B)$8rb+MLVz?-+N9{_+ba18)W<l*AmFtaR+Uv42MFtg=6Wo5k$s)Um%^
z#Www%>UMzyq4)DIuHL9S_x_qaMUKDj9Qi##a8B|S|D~@Rqn01IbL6*A-{g#kzpKAm
zMxU?cW0)baSKzVIdh=K7jWaH;%Q3MIZ}H!Ab7$JIyNpZU?ccw+{8|mWul=rPSuagn
z927QKPdOB`WAo0}`P0^&{`m9QLi2MoF3$wT$fiw3?dSWuyPdPLR$VOI8^^CVJ-ful
z#6;w9JHNYQ<HzFJ)-A2AGjm^SukSt+c<su8@*4(=AJ^TynUS0G#ldy&kxdytzlOhf
z@=2R-`}<q0g*7%aPRqyhG(U*k9Ps~cd7f@y=|d)!lPAMvk}YIB+Ibr996P?l!cHzG
zK7R4zSD&Bze!E^??z}#rL3?6MVT^=a-sKu5;lC!jx@L1<XE8oLez^XO#Nx-du7z#M
zx%sHE3sT@IwtR6HNkC2C6Y9Dfe~Y!{SXY@xS^38lzG*A`-|mpv6?p$c!$S$7YH7c#
z>xzp+b+TraFJ4w@&b0L8j5%M`E-lJ8x*e^=<6QH@XU@w1{gYo8$o5SQ5X%n?3Tgsf
z3;<e((A3mZzIyM|Y0(?X-bS5Rzsqok`5N7pU$^i7Yg-w-+$z^DI%8|p9NTI!r-cIC
z;(8`Ox4u{#xjC)z{PXBLoZsyK|KtZHjrQj^k`DLoULCg9sj6z%;bM!^{`R>CJB8EN
zeABkP%_^(S&|esTpnbP#89Vcfg4;Dxy=<$)))xJ!nd{eH{wv(iZ@#)%_rzJVx~5DK
z*|K%(!fo5cczJo{ID3pFcvh@j>6n|V3tGG~Ws1m;SrHYE9EwZcSHAt9^Zv8}n}<r@
z{(A-O$;+z?zPtE`Ka6@l%hl}r+7&AtTwPnE4<)a;xha(!bZp}0w>qbjUSC@a+Egkl
z6|Xlv`To9IvEMy%wznQFN^^H{b$xhdrZH$YCMfMRG%y@Fa>SyPuR0_=Jo)RZt8%mN
zhiOga0-bGoCCd~vzrVO_Wk}cUyxqL=wO=OQ&U#cJv;SG~!qs<jqKgg`6iDdtta&MN
z;?uXq6(9O9x*gx_r1t3V%4zbKza<=8<gRRNweFJkg|$-`x)#cb${sJ+^;d&Ss@x&F
z;Jow^?pV>Z+mo1j#9!V%eCem@r{M6Kn%YZ$)qZzY*i}><InH<X|BDma^<w|I3=GZ1
z`wt&yK76k{W8Kr6_4^+^ZZ5UA7D;%ta)ENTPHW8!Znljs8X~t$`<FI|#K*^*n3_h;
zy?m$o#k_fPtDncMUAK-edVAj9M-eeGGHK`M<!<`lBWWBE7|6Ky-bRyKGmX<{+3d@{
zu9uRYu6)NO0<_#SASj5b_t@X-{}wG?e0JN`3eS$_#rD~!R%uC?NENKBy5qfhv!Z?7
zoo5rc+Rn3QKdjoeJHy&)!J2hucK7b_RXR2XUT8Hi61ucTr)2t+9V?v{EMLRpI9Z)J
zy!Jd(QPG9iAg1Q6$1M&k6nsjV?0a|V(lr0eCT31^W>g$CEG#mT;A3BNFrm(hkKIm<
zsr^cvK*3}Cyg4V=xBBV1Kkm0bbm6?y9ZqO#qJocg2DH%#%~?zCKl)sA$1J=$+)`@&
zt+l1~CqM5f{8Kgg?{c16?y05r&a1cQmwQE*mdro+%wAkkHB0VUZ!|yO@h^T;0uNf&
zY8`M<*;Ko5#`3M(w<q7-RjMY=<f$SAT4uHVeqC|2ZDeF5sII*ItXRChzW&LRClN6k
z)926cfAuQs$noR1ZTE$(KKktJY~635VaR5FyBn*IhMn6~{M>Q&ua{qSq^g|+b=MXb
zy3Px}ccFZqen;+?DqAgW?TdHs^2W!<|M>OGNo%T;*3?~Jp7$q8w6wG+sHm`LP2~y=
z4PCKvWuxEn;+u1xZP4ld^{dLn#6-c!Na*Fumjc~K^VT;DIB^(0FDW$-VbgS(ljlGE
zkrC_EZTs0ieEoW~g;O{tqWA5kOP6#&UE_ZHe=iCePU`RflT_Gf%@9-lb}L_RZugfj
zCF?n+>gemg7iLte2d$6K+yA$Wg@r|8tM7cfyK5QMgf_DD>21z`VaL968E;)v!eTQ+
z|1QCY#szCWe!nMr!`my?{MrAcnEA`+zO=~Omh17M!h^N(#kCvqd|IL`Ngf|6Hou)3
z9_#+}K<)Jq3G;KQ`i%|@=iTEZH;Wt*m5}Io_AG7o@lW5soBx)JTNyIT_TJU2sYWeF
z&YwU3Y7Wm~2d$~Ia*9;~Ko^WJT==jnxwp6X#JO{BE-o#B{}(J!0JX2`|NUHkw-~w{
zRxR72?vKT;UAsX0NWt0o&YhSyH#Z-DXIb5x2s%(`X72j+>&uf(pM8|!xW~xQ?A5yN
zkkgNT+3KT(ZHFCiG_htx>=vuiUTCq;xm`)YT>R_(dj8t&-}j|WleOc?OjFw-bW-$q
z^D>{tMT-vQCW`Mm=l3Nf<bb;F+pfnk^71Wl^|rIja+!2mc-ejDaxLtf@9pc|ee%P!
z{TkU>Jxo43k_`X2^*TMDsGN5Gv#cRgjPQB$RkNfvKi}c(kf+C_E~W1KN|ejw-v{QB
zb6mHd7tJ;1gC_b3c4w>C9}q&VKE6z9$gc`_Ew`*qWR|++d;i1>?Y?6(wy4L%Ij7!D
z6PaVU-+Sf!BY*Nb?s;f!t#jUGuBoGAa(mjui4Tu?G04k*XZ^Kf_Ey&dozqE&+j#kU
z_ZC0*+p=|Q<QwDkb295W^fz9=X#Cgu%Y*NWmx=G4u&+Hea*lny-0t%C$7UL*gN_n8
zb;=9WcKH4M{qb*aZ*Q#sUpL31kjd24bi(PU3A#ElFL)<<w194GIMyQx+U68d!Et)i
ziq)$R&$F!#h>ChO(LmIRL-B}6bE9iz@r>oC3nXQ=5A@lbe$T%r)W@gi>i31!-`{P`
z7X0<J?$=B8)wMB_36FHo=uY?^R<&17-EWS;O)*hX*82MT?N=W?e#|_vIq`^2goxQ&
zquX}s5A*w`U46e*L;pcd_|B7NcJ3XVfuCii%AKy%e6VzyocnyY-(ugFvWjf?+;pZy
zynn(tt<Joqt?ia+Sj3E<*Ey#hayfHVKu9R5^xT343Y)LLlli;1+;m#%#^UFGo8L}W
z^KEiTy8nIp;fD#ozPwbs&Be{VFl=>TR8-fuZ)KBfkM+yv8+|!CH7GdPw=IdW!Ed>9
zZtmLX*M{xdCV&5=be~gpPq-lAp7)WNS+Mf?+zB%{3m*RbrSzpuTA=9d)(1a-EB{$G
z`@jcZ_Vd-u&0ej2e}DJ(71!4IuqEyYdOp9t$yB1J&pRkcU}J`0g__)RnTZ^V*W<YV
z8z%eoX<C<@cr@p(s%pa5s>P2RgO@qXnwj}Y=KexwL6h8B7Yl34&8Iv+7dhwrR3>#_
zqo20M873LOKDuX|wQ09#dYoV(084QHTA#mUf)=o_HhRp_c%lAZ+iLj34kW$rTweHk
z%3ZbS<IC0`>0Gt`!qPntE@`crRhCflDp~FJk30K>vmPpQxrc<9aB+9r#CDzCrTb=q
zgowzKV_pp>PIzoT_uP+LT<=J*zisNq^S{2n{&+<ATRYp@`2F{m{rtU%w>ou(c@H<+
zG4rJFrAEF2ebY|a#IhAO_4V=1v8fcAJ9lo{?+rTKJ7f5Mrdqca?TlezWmQyBVL5p4
z;D_(u*$*4|t?oYlSW!`t@#Dvj85tR%6Ha#R+BL^)-&!6v=2fd!UAS<ep{Iw3N6O^H
zTT@Vd5`KHudiQU=^VS_Q_1o^^wA66_j$5~NBQ`KBUAi>wcBz%DS>BxvcDafJ>k3ni
zB<ueFE$^;PN=`N`dg8JB*xT+yhYlThTC~u7<AbZwk-N(hUvAxD?CR>e@V2_#)w$2)
z7f+K}^ILLqve?X=*#cV`UOFZh-152b!Qp%Q-}N1y)t6FkFWRF1(f#cA3zA#R`j4kp
zM5HM0_<8=<{~NK79R%fsI@L@ncJU~G{rZeKebS^!1s@(b&OYwt>1lZT+J%IF#rauT
zPLnzlI$mVFX1p617^v32`fApRlykf5K=-c9u`cK9?Cf;QRhq~Vyxb3THgK+7{*x0E
z)z&L+*6IH9=a2V)`;r#|pmpVo>uT)eK?fs&DvRUk4=wbjcWVYOn~`f@{!Ye3t;ycT
zQA&nq*~*hC8f~V(=E-fzyWO^-@^jCvin=<E{Xf$(QjJz*Wi5FBj?G=ANx?*9(F}<P
zo3eusb#S!AmCMdD&u7cwc*Hx`T6|3}<F-#tOeJ!*S-;g&-NFkE|FrS9E7<($dc05B
zZNcgt5>ng?ozE@F%W--B@G!>=gM%x4=S*mL!7kUZYM0ckYhfFzY=1a9PEb*8d^j^s
z?`m*Z+q}!mb<eE~*SHWH#dUw7^LmSO1r{88-&y_Wmt+pj)%~I+x+BT(NMYfF*_<Jh
z<n7;GNIomsw9K#d|Ba1mx3}cxevmfhl9~A8k^Mpe8R3OixBB=@Zha^hdXRL07n&^u
zoEX($xdD<nUT$xyxoi{5lokE$QO@Bo72a9dSB^dRGO&E@n`2qj&Z}&=Bkf7noZK62
zr>cJESv)g%R{rsIp!rSHY3i&$mmO5sJ6HUfopt8jvzO*{bZ~6W<!W8DUG=7_o!z~)
zpLYfa1qr$JNHjh^-aq?o@tYflpiS>joY;%6WNp1F{pauBzlPP{a%La@q9#6Tip6EQ
z-YE;D{HH%Esh`8ca^b~GBQ}w#UZ6P+6*V<0RgEJF1`GD=kx4&4uk=OD-njm0)24av
zHve2<18Q~H*vLG5_)x$i(>$Op5p<XMi4z`Iu3lZZXV0Ct=ieVVy1w4gk@3*s!xLxD
z<lGqX=9?5~U}ygun@er&&sYw|KiD&O&)%c_)xZ5TS~Wo@YGkk9o3`<Mzx}_A@`jVo
z&dy$|=MlH3Vq-A#(><c|&%2kDm}F($`ETc~A<}gIc{GoT;nC=Iu}6*`b$mDbT|vXi
zg}cs9SUFozfyX%Ou|doliLa{v%FFqtSpD8-$9(YItM?mD_%wL-<V!tMweR5-eSh2L
z-kvG#f{$nCZTtKERen$3)f4`X*#Wn0j>p&h_}4K-ZFbJ;HyQ?&f1Ju$Ykt&~omYMI
zbH?92=T3GlO#d&fQ}FZu+lfLm8-wyTUvE_?Eh%wW88WM8y`;E!dqV@m>?Q{mCPpJ8
zBcE+2!N-$tehykdVQFdUc3fFmSy8BSLD0%G^RnMnEm(YAM(5_vVs+5@oRjx|2F2ZC
z_x?pYciwzu!PLkwS>504X4$VVFSYmGJ9_l!45L)8n%dglUuo&-pu-4!eb@cB2CdZ8
z`R8X@_GZTE><ys-1qKz2j2CWI?)|TCyWD@Vu|EI5$H!*oJZEQVkQYcOm3g?p@qw4h
zh3{V?-kzT7mAkHAS?K1S>q^sHZ?B7$D7l>*E|X><!*YH`V_W_I+m@eiIF$V`XbB7y
zP*;)IYAC~Zq_b0CHV6N%S<AMHt_^GY{_oPhYIBv&PPP5tnl>149O{WLmN<L;PS3fT
z^Eq1tCd|$@+rzTs#}DCK0&O|j1$+!2?#kTphhzoCBi4Zpux2`_NNo{t`nA^4G1(@T
zi6J5W<Ytea9c(;@O|wpSL^nN7|JVAf?6kSTGrmg3o1Nd4tUt;<nOi5`?!T99?Y(WT
zDkmpipPBpmMcF^!TkC{GZTN)d`}CigJ84prY4)`T&HQ!;mif-kvCF@<CNk~zox;mM
z;+2$?1Y~61Z2M`G`0>$EF=iiz2fN?zJFLBaPtxZZv(0ih?YjJBPvvI?5w2Xh%eQNG
zxpsfgOFv+6t^DU3?GQH2eYY;X0_B*kQN4Ti*p!r)FJ8W!Ju)(KZ`2&E$tMFsLQ=jT
z^7byVl9iH{zIfvXM_b~9_wPaHswf&6UCK<94-5<pXPFrhRq<5I*Vi{AJNxj1gUy1^
z4_?rB;!tFseel4e=ZhP6Xm77)oiXQq*RjS!`~F&{rlo-nV_UlP8MD&2x3}Ak)6Xeb
z-YijQ(2TGDyY;GFx48bc%02t^jEyfVGpd1(4&RV?7<6gMqJ8`BEh`2s@GN-|Fgcg4
znQ`sfch&h*XU^>Wrl89gbK}K@pHa<Hv$gCG-8YIizbW^Ae&=@ezkSd7&bV&BR(0W!
zLy)fi(T&IM8)_XYad>U(e1G4S<Ff(<Hy6IYP=02ceCCa|sLGiaKVJWww{h=-(>>jL
z<kml(#W%n9L;pp!{`!c7c#q5RZ0!Aq-7oXa&WYYxFJ^UBm#_D?IAeIrlm~(x9U9KD
zv9arq6}1*WKR1&{K2d^gbNcyXzrMa++h>@1O2k7&XmYNosHoWawJTRPIxRG?nt%GK
zlD0Otd%v7%<va(40}l>1`)-?SReCDx?6<6(oFgYEt52LdHTBA|hXtUs>TCZ0{T_Dw
z<jIqb{r&wXx7q*y^SP`4Yn3gZyj_k_%FINGGqX%jFSC?A`mmtjtm*ZHFBzBZiy1(b
z{;5-5)2}A1fAJ!NW7aGgJ_E*vZ+oj3hHD6zlxjUVP->9t&MsB|<KVInLjFNluPu81
zCG*FUc*zGUUER&+9~^w4X<X-5&U!7u;c^=<$KHQci=%Ruu3GJU+28(Pg5rl4MQl^K
z&f5R)`7k@bOhd%&`qkEF@pX)^7Y1lWGlk9Rd|05s!CClv4y+E@BYgZaD>SP>Gf~S9
zFP|4G1r{~_(;KIq6PmNeu)NuzIrH#6_Jn_I*T1}&ZK(KosrTRGOYK{$pU-g%`(spK
zIjvc^?TDUZ*`d2>x6fbspS80>Ur5-B_2$i+0vs%PbHjDS9<SYgugOK}An43M^LrJC
zml;gRyu9q;t?c!tx9c7q;Y^>Fd2xo}J;7&>y|&*e>b`oQ1$3iP)Y@y$4DElvF<xE!
z>zC4=rcHiRwtZPYp}E)n@WsU?Im?ri?AL~Y+YgD#Teoi2(9vNzZ6($f92eKu%+7CR
zy5~uj&S@vL$qU!4;n`jG_Rzs*cF;YU-MdY1cO^==xVtC6y0TKjD23xk&G-F$7hjfu
z&SQ0SY>Yi$37Qi!uHC+ubFJ2Qy&1)-Vlp*<<o&}R%5;nAZn|-9lg_m@k;$JcQd3hc
z3LZ2Zwd?HclrT(cIh*{gbg^4+(eF9N>F16#v2stCF{9)C{{M33cM6)Xem|i!kppz1
zRfWyvYQ=drl|ohKx;vg0SV)*=iL|x)y}fENTkBtEn(Nw|-xLo%{&;hZl27km(Vo`q
z!UIPSOm2KK`;z#<O>C2MW7^uoi_MekPARAD&*PEM@u(D8|16Jfy5Zj$MjNVXf`3gq
zX;$>{qvn&Yi4!I~cp2ogsYKV<)>gLo*%`*^*)k7!V`|phBpzbvk+;A1M&epiCodcG
zsWU99KC?_Xm5d)U1uye4{CO{C_0=d|-@+^J?(RNoSFfg~retb*_0i9ul_HjwmTI@N
zva&$e@-BXSyieA+T36N3@Z!1zqv%2lnUu7&q@SOjiXHZjm<GOB;mc21RS_;hQBl@F
zAD{KdU)dC~@Y?@jC{14cR(+$+6IRw0|DQ>}SksbT-TlqB`oOE6_1oEeXR{say}mDE
zuiV-Ff10k{uW!HC_aGr`wd?Ul=8Qkz_viBI|Lk71j_+&sb*IaBa_(1(>n(V=`~8C4
z?9H$D?DLV3e0l9SGpyb8KJ^!uA&dj*#(LN*Jn$5hw_|=TwXJ%Wh>T7xXLE8MV}Evy
za%sqi3ZBlrtjn|h=Ux#Lv=F-9_fsmIea?@r#f5KQn9i_!QyX$E*Dd#S-3d|CfUH{w
zp8rzNNzk~oINvR2#?MxH@hJX<drzC1XIjsm@V@`Xg_92oSx=lidGOxe>bqv&FZ<i~
z{`m33TmJk!Tj`xUciz~RD-F7B`_rdS+Ib%SUS5Y5xpo`W|EnpmSoU2wBQNjR#^mEM
zvA<M<mw(G+42TEq#WYMlreJS>KWBbh8yo1Np@<y?3$K1Wb?VfH`u}y^wM|V;2DQIR
zc4vPzTVJPr{JVCI!jp>cdGoiec-?ns`hK&@T|JD>>#u_<{i2<Jx*mW1`t`!=uM(C;
zOKv_txH{8BN<>U-(bA>m)?wC8YLjEROgQ=Y+)7GJl$4co*WDH2Yi~Ys#O275BMTNS
zVhRln^;>hpjF*@9#fujQRs=2<5D<9q?I)*V3r|j!ZFjlZhmY@q^du_Mju)o?+N>s6
zsmeP~@31E5gy-pTn`9I|Tn&$Z_;h-FTR?`Ti6}$Z`nX)vJ$WA=9Su8d@@ul^WVOcg
z&v)zk=xJ$jowxmdXKDZ6zkk8^LxL9JfVL=SU)S3byR9NjX=1{oBb__m@B1wvo^E%c
z==Qc;y|urKK%?>w4h(+`g#_(5Gu{-w`MNo3{gM0qdWUyUE^A8k**}ke@{vb3H@+_L
zzZPwAX#?-_Tc0j0%yU}4OEjpC;n81XL(M8hBWJZQ&w^hSpSs=u==$dQ4~{+gZ+P?E
zbB>P>Hq<A@eR94LxmhedrFFu}Spo`N?nMU*&h$igd8~Ze&=P;Hrsq^2Q}~qo`cK@>
zvKJWgJb7@iS#I62h}2ZosOV@xA)%yAwP$7+dU$y`6&4!4di82Sh?b&Qw_(Nw1<<{5
zHa2(O+$b$A&B)qRXZ!rZLT3rHoEd=uT_IXW*KWVp_4W02=Y;_=R(4fiGJ2%V&pnCw
z`SYh<^}J~(Q!J{!thl)|{p_q(<MeX}5)5ReQuIn#8*aXyYBiS+bU2Uc^_b*Mwa?DX
zw5a~J#<_9x!-o$gEQ?ecy7xODNisZi=#YT0aB}dC9}At^1ERC-Vou!+3JyN_ut34j
zi>d70o39nCW=UPC|IDkha^(k4|8^BcMwyK_R?PR)bN8>b+~w`1)0VhFs<*aLL+yo6
z%gq-lMvDu-hR0quwvJ0zx8jp&IRD_FTdv*9moM}*3)cj=Z_wGr#eFe2jP3p!9gm<O
zy|#-pD%P&d%yIEgRo&%3r(xad(+@Sbu3fw0_pj_9OO_ut*XBO-BBQ{^<{NL8X~@>C
zFSN9p9=(Zdf4<u!-<{neyw&)oa7WUs>USJ-ebR#M3zL%8KL<^tf@-=;_5m1e#jQOz
zmc|JtD22~)KRC1Bz$|y^$!{kk^A|44GcNh{|DBZj1J8{L-_t+r6x#fl>*v1{J^O`c
zek{Kg%70pF!|E4-yU%@Ga?r5*;N!SGFU#NE*_p>}Fw?qR@7cMz*(EVrQ<E+(as{0M
z{H4lv)~s1Rd|%>VYXLy}tA&J^?CtGWKd$@t^Lbi+K>4-<2OPS0&;F)<dYbNLi3BEw
z`E|cm`ZB6*(>WBqDW%ib{AKm-Wo4#zH^iEzUe`Q$z_#BzJm6*Rhcn?>5<K7Zj})-U
z^|xyVFSDqz3y<upn19*q`~N!g3y&W9M)k|v_xTxHA2l;IefZ+yVhQWAHCGF*tgHe8
z0vM*wwO(K)eR@+yZmw%~wzl6~tJW1OG>#lUe)#zD;|~pg*4P;t83~ArwoX>}cS?KA
z`~Tdcpp^wbJ|w23r74-2U0Yi$?8LG0EbrrnCyv{`hGy){cyO+uV%@A+QXyesRyF(f
z_DwmpVW$S;=k~dUx96<8u&C>RcKp}*6ZUM`VgefS{_yZ{+HVtc^JLH|PhYP^>-Jr}
ze7X7kzTfAP<l7QKoBb_=vgSX1|Gt0D9GN$_x1WDn{PAZE=vvqbUQ69_Gcz+mTlhd%
z7`Hk#E?cJ7;iA;i-X6{S+PeOq&9<DIk5+B!Ju}moo#8;k!7n#%Z&>$+xBa+Q*1hKQ
z{x+>oZ`N<Wq3<Kq{d&^7<E5V8t!={VKmY8UDj{Ser`f1{_FLx^wa4drroWZjy=gH+
z{4|@(-LHO`%eD8fH0)-K;Zfz{<aEr=UfsTWm(b}=KmLBd4>}8Xb8S;|vtjNnlikPv
zKJK^AdG-7H*Ji`yV-j1B9y|8vqPzUjo14=YhOO4GmGuqOnySa&X$d+_fnPq)h)2i5
zLL&KCk7HciyufG=4~{l|`MjbtzkXHCu`WONW)5g|{Moau>({RjjE;zq04+l}bjZot
zuDe@ESa{-#1cQSsgO_ip{+`!<u5{{}H98Co_6iJ(USzD$izzs@qpOQcLraUHjq&_-
z@tBn&G7AORmJ029m-oWArEA8byd0Om=Jzd@E<3&T`=@-Zxj%ot*i!WN?pz)%QLBDA
z*XI`(C;X`S@aNBgsU8Okc3vnicfNj?x7m2T=_Z}3Q>QKjhq1LCX4E$jh}kH?GoL?f
zabw)VhA=f|84gaP<!`^=uP&|oJ<rx})e*Bxiq3be<Y86wdsmDBj_a2e=O5ZPDP1AF
zqON`ap3CnQtRKpCusFKq)=i4&@vLTQ_upIga)#UWUS{?9LvJR|Z#rF==W*!Y<nxO+
zo_|wuD#7KG^K`peHkC$6NlBmv%k=X#4-c`Pcv{rGP$foBeB#83X8n~fE+~RFGM>{o
zuV#L~#<*fn<Hz)as@~HQo}QXIA^L`8(e-t)piLSQt1jHS)wO=#uT!sTzTYjM?_657
zIJZ4&qR7mS*=}=KAIxN!aPPuKr#(A0B}{p@y?1z-6Qg(i36oUx%U7=r%+G%N7u{E3
zc3{btEmvN>J7H*O7<PQ++O<bdPFBAw_9{iY*R6TgDy@+4aL|o2oSd8-e0*%lN#^0v
zEG#Sv=H}wi+YwBpdM9g}olh`$aHLcC#hW)SX=%$2&j&SjuFsgl=_8pHeP3-Rqif9Z
z_<V+f>;_JTnhpCH3llvh1aJP9Jz={rTD(DY{_BO8Dz0Zwy%)8wX6I1`VFu7eF&isB
zCUrZC&#(E^d9`8N%gf6_Yt$E7{odr-Ew)qjfXn*pi??hMabBY%G1WuG!^2}krq5iz
z_VD=HtGSHL|Ni}(VVZqyY5#LI-Q&ML?RQQu_+$FHt?RqOv!4(6*qhAOybLh4s`bfV
zcyaZIKL=lbyf<ZU$G6gZ=imNZS7cNFp(^9cJl?fm(k>_EH}5z2a_RVD_x@ww-p=EH
zx(_sESn%aVAZS)KGx^!`=Zkmky7lZ|_4jwKUS3>G%*?&Fe$?1qx_nu8-uX>B+w$-8
zZH>y!Us)EYAp$x)Zkhl5yiK*Ao}9EOe8eKcbyW2Da{u{x-^$<r`}<q>+{()@3qCwJ
z=)Eu?e704omft)Z&b49Lhtn@qAMcYr{O#@SwQVlDgFQSrCQY8KU;D;7XU1hFAHBrL
z7f*^_=)^2mJ9ji|>xFGw9dAFImwkB6!Gc1&?Pso;dk6_1<mUKLA_?znwLIl0g)}`u
z6%dFu!LIM{!{m@ti|6SvGc34N^5FdC{Motk)3*ujd$dBkZ)!+=@7CSL7q6Ax$}D{{
zw@$iJ?9~Uem4W6;SL|P3IxfR^{E^@Mb0IM?Jx@<hx6VC&`Olvko3B@b^LA%OD@}Yb
zEjq98bj&>mt*N)Z+^BduHC$)g{=eUDzu2}(`Pq|`lPAucnHgStFYl^9?~k1toI1C+
zAL8AzMk4=@Ok?eFTk$xf3nAg*i&w2Wl{8;a*)4*%eAS8-2Ren-_vr0;QlxWw(aM#a
zm6eq@w&%;gdi6@CjxSw;?c&9YGt6?O9zA+ACuU`-si~<&(G!jmtGTzItF;IiZCLvw
zT)6MLdettT-KCk#A5T1Yx?-ZSru<#9m~K?dg9i!SwSMz#I(=uG&CGrO^5sGMe;@f*
z7vHV_|F`V=b@?7yYq7}4$ZOW$CLK&TVEukiv;O`+mo%?SnMm=5t&8bAbjV3PBz^W$
z@99oT6Jvf^gvj(pek}h|b?3eR-mdcgJFH93efnKp{buD~^Eexm^O=t;7ng-9%iXt@
zT)MV>j?ul7*P1J8&Zlho{`kT4dyfoa?o9f3MfA8^j|5|Ud^~?>%FX=!f7>oy3R>P%
z`ss=1n;RPsuPdJ7rFv~`H2cz^mlx)MuIBUf>~wy9OWWRFJ~lR1?Y4`O;4+_?MMpQz
zm?5#5QRnR0vl{yP+pW?a9UE^Jq{qj{KY8*bLU!@?UAuRKPT$VCyX)%fbw7P(7(DDs
z2+wq5`=NHIprh95`8n4cdn)~YALlo^$I?(?{{Q1++gK)8iK&k{B>de?#l9mU{<O9J
zuG1fl<(=29Fui%~`Ok!)YtnAVrLDO>eC<oTQT<3$!?aKTLimd44IeMqywR?__R#Q7
z?`gq=qHED^$Df~{|9+e79Bpmw!qd9jzhrIqSR2+2I)AL+_S=lxWd>{wzu)cVudA!e
zn|)pywBIIc{@dHzAD_4XZ*ue6jT;@HTP0pe{4Eu{$NpM+!>j&^3|=Sy=}D9Qat-7n
zANSvNpDS$SvgY-R7aMj3Xj)s}&Z;=sDXbn482IqarI>ZQcT2anwu0_xTeWJHOkB(1
z#~&w5o!WYFvAeTI$@}wB-rk^t2i|;|yNpw@Wx{Dm9v!*pt1a<<D$T6dFF(EUq$b?t
zU6s5=@x97}?Dt$$gdU!=e!u0``>Ek^jdAPEZ+`oDTz>J+oi`u-Y-Zy<#A|-%K|t@{
zgTnqcjC{v!x4&E$w^xea{*S@A`S$NWNIZS|bjR~~)u4`*dRSVdi%ZMN2Um9+#Whcn
zzwr8F`L&w%r`Bx`1MWVH>n+~5S|<P5-8S>j(;b$+epwoOZ=Lhi7WHqwht1XFTcX}a
zc(g>VKM<}y|G04Va>r%c{=^twxI5tsL(;lkWoI9M1a;Z?LsMoROgI3#$~67F+~)nt
zYc9V2dSh?3xmn(w7Z<)>+qTVYP3-P#ITjt7I;WHV|NDDmclr9epDn#sUrjnc&o=G0
zd!J0_g$ozF<<HNtyqt5NnVs*3$?~}M+i#ewtFs5Kys~WL8`a4tHxxhjtNC)#-H&@`
z;j$AaJRTPqwmBX+(m79ah5W=NOAe^p-p%}Pk+gBSy=oG>rx%xtq2W9|(2PGQ*>#97
zWDo|GUx<;TFV!)9490EinGQs}eVt{smy6wRU&c0D<uXk+)?PEKb><lp;{TP`>@t<J
z?z3;<Ufa%aqpW!Qn&&cQqPBhKx2Zn%`MbVv+B?C=m*%@o$e(qwP;YwoRPFFxxr!5f
z)DCm&?`cr=p7!8+e0{4^;%&Y=v9Yl~J|33`Raa}`_DV_h9y>bqU$~c7*GX50zp-Uy
z+b+Iax(u`|@<P^Dx8w4aPXt%rzdvJ!1n3;9i$Z(v9lLvW$9LiSkn*bczQ=WTSVT;1
ziN1en;g>aUyF)$RXP8Kdh=@eQ#7vnrt4l)Le2ut>$bxOxN@j$|F9^^Gh>GgEySsex
zvSr5}7Oej8p#XG6U14FN-?|G%J7fCn|NptXwlNA+>ND*5|DMfeYo5TZD~a>;j_Ry+
z?BG2<x$yXHqb;ZIeE)Y=7_^M^Lxl~b+~c?Vao|NoXsBph{om5n#UR%|`23Ua`i<+U
zDJcp6{`}0Ft*@`o4{Dvn)%{Er5f!~Dvm-nvrbj%!MzH)&A-msPtEZ2&{&y!zfX<r}
zm>sc1MuY44+?ngGQs=eJE3WwYf$7fvVwP>;wVXS9A0E)jb|^d@x2N_A-<{9ZYTxGk
zKdAZji>Otz*y~eq$7OF%+VJm-bw=>D+a+<UH}Spp-`{M#P4)5p)O@G&uVP{{?~Cd5
znf#8Bw<^&P5)!%-Gcorc7xT|2ll=?+{3x7#KYmq+7HD!F)RH*cDD&*f_3Mu(``bCz
z)$Kc(T{C@m!9%8fKc7i=Cn~KA3JGbMHcf1Dt_&ah=JfMy3`>?TpS^e9rF-}C!WBFc
z6BVtjt$nv~vM~9~wYvIjqmQ8k&x?2O+`PTHL0534pO>rocvSqyi^ct*ZpiBU{QeJ$
zcFwRaUw3l9I%x5nh26csu7a2N4QlL~_L>xQL(^=>bAvUD%P&EBunPH$;cu^bZuef6
z%i7I9Keges=&YQ}8M_lU{A{aXQ)>Jfn^IaOT4MGlPfM^($tp$Z5L27d0d+yAefAP<
z+)I~<dX-8?JzZX~FV)^^mv-)&(^k)GdDnFF$aSj*e``K$xc|n>&FAe7i^tbI++vw~
z6jG)gY-U$BGZSNEWc={)W24i;1|PM<t=!@PK|xKy%l&qmZh4}gv{B-I-EUnXVd1-W
z+s$um&!6wBsJ4FpKdX7w?{<32|Nry(ycz3c&}AVz{{Q=39lYqY&DSfZE56_D*RQq7
zz80|}r0>0yeRT}SyIBiem-sX1@cI_1GFMn!m1z#O*Dl<3Yj=}(i<4s5nuv!Ve(w4;
z-_ZQ+jI)39tJznqU{>>)0owa|_hDu3(M>v^K7G1yEv;^2d`XGPrp=oV8cbt8T=w=B
z>(WabWB2Tx=%VBp6eN_CoV>Q~-80agm`j$hWNp25^6E@=v2Me<KNTJ-Lfg-JawtAo
z^zPj|@AcCE3i%CESL8l7J!zrwXy3CBd))hE4$9a6dHCVyxkFElB8;qMxQ~@61>AV`
zvWS5pDy(JCDvdR_RGfonKURz{+R5bVs;*bNCg6lmn{h?=?)UqoLHBDMwG--OIePS{
zho2u?!N<~vYa%zVv76S^)D#dJ%4%<Kzx?WLanR<v((AD+)|A}aDjChn#+LNs!$S`r
zAD5IA6%`@Q9Wi>lcI~=w?_S@hPemf);-Jdn?N-JEy4&wGsn4r8lw-{;wq7Q#!?|?!
zTr2(Q4;3{NBrY|%DSL?YF(gVbxjwwG+3HKi(~LJO-9pnj{kF-uOkZ~Q-N)J={}LpG
z8+Yq;=dC@%IlnPerj48P{+IK!!`8P&<wr}bx8ynOSaiUEhfl6QBa^G?X!C*89~U-9
zZPAo2Sh!ngc@+QSoOHv8Yui4^q(3P9A@FgD+U;GYvVL>BPk&H&_Ip;&>x(B2+^W3W
zl4wy;{U~2T(C%=K{LYxZ^LD?_JTpl3Pn2M5X5)2=iIJ(PtyP@pp&-Dq;9|yt5G}>&
zrvrn7o7>vh+MOMA1v_0l{QTTfQdIu@{d@3X!GfTb7w+8Y*_?jf>W_`OP^XWaxdcyH
z?B}N+E5w`+hiHlZsIl7-v+iWs-njg7jgF-sBc_?|`gh=Afr0?Xn!fB;clITKmf)N{
zYkGU#>sL;H!{Z(A_pb}z8T_DyGhq$O<D1TPe=JIhc3wWFyiV9Cov&u|X4_acP)!5M
zm-^1=T|!9%9yZ-Ns|wjwv&*V>i6phIw~*TIZ_g87xaDXaTQj3}*qRq#`{w@TY(IQ(
zcK*IjN#is6brKxQ{O9-G-CZ92=J3;^jdg#kbYgZ0sH&>YFv%23F*@DdnUtIy7#W#)
znfLF!2X7cA?_YA<yYO>Je2Uw51)n=Se2d?Iow4oGCZ##=d5&(}?6l_pV&1hz-`kmP
zF51sN1GM>K&z?Iu)d2wl$9kpHi_~wg{<@uE^8O#ce=931Gdnsu^37czwmL8(qT^cF
zciksq-A7NHJo)ie>(v&4OY*#57$%>7n#TTc*GH!%t>sD{H@Mmg@4xNw+ADHZcA-VY
zsf5e-%rrvw@;`Z#&8TK-YU<(ZyLA_bwW=yB=zyY%3JcJ+j^M33H}d!WRGU}%Ofr4y
zt>vNN;g8?#e(#o^zI?g&M=53Zz9XwbSFhQ({oSRK2N!LH1GM#vgHu~}oUe8M-#7d6
znt1mWt5zM_Rr-3t_1*8IcohG7y1B85>BVH2mV{NllbL0f!;oDN&mpW>J2St`%<0*g
zk4XKS37?bv(57Ga$h03m{%20_kHq^tCR^k`mRKI)*{C4Vt(Lc4Dvl|J=XJ&Jx7$Bn
zaOPjQV#NvGtCjnY%h%T&XrIn-VD<WaS*8bE)?ZJ4d1<Ld%@2cpzu#G}eyGau;ZE`S
z%G`=h?YZmT9m|f7=W!C`RPpGauB7VLBT&zG#L3~ok^MH`S46BZ;gPykqOm^oLCjpH
zs=a@A#|b}w`R0v_t844cvV{R16P4X>iNsx+Us_i7=)=Rq9Q^$5X=%&uc28|}Qasix
z-QLy36%rP<D<%BZYR#!$Po6$iR99zrT6p2<XV5l*aO;peea=V4|G(G%=<GI0Ux<xU
z;K}jE2!;<k&dpx!&8cx!M{moEf?ZLKx7=78(w_TXU_W~F=)-lp-yM2Bzdmncd}^xd
zGQYW9g34|QcXySB9p~lbJox|5`TrKH&)DhP*~!V*d|(8%4>Ux${HH%IT)A>(#rwVA
zbE@*+YI7X9EnI(iakbi_$iUZauQ&?(T{Hb}h{Q25aB^~juBI@{y~V=Jsx6Q-y`_ca
z%xv@XSrwcN9m2wbHtBp(+w)4DQ(L~|PI{8Ua(>?1mqwsW25QY!XmT0AG98F7;B=xv
z>49hA=_mFZex9ElaCOJw%TFh)_Hb=3_<ZCo$H(&<e#$Hi=m=dM_VDHM`NtMIx5q@x
zEq`2KQSoZ!a?lb;|LKoJi;9auqhPDMUx#Q-_1)dheBi^w!=S5~(x+TszS4wEB=kgJ
zh~oDW%_F>Ds%-n@?eolhniC~@q)fXG>FZs-a;4?kwJ;TRb!AP>lkXCyU%3*(!p62}
z!v+DV-eazz|HA$K`9FRBJaP7HZoTWBtB-)vpLMBb$qDV34so5!wIw6&RXpYeo#T1-
z?6ku%r%s&;2n$QQJfr^q@B0s5zkc2G=~wTXH9DY1WWUWP4l64wo7leNDQRhsn)&S-
zLbSI2oD<;5V>hcz;=Ig^=2d=GO$xR5bzk~Fe79!%8!L5XWo8>WerfZ(max^OfvGKD
z^fNOvBX$%hR@mI0e&$D7YU9I#3%g3SBe-~!j;PGP64G+7fO!U^T$(R5(2v+u9ru8;
zK}|-*mI;jR2PP*azSEbOSF(S(x8n3pzL^cyX)=xx2Lg7V7wtX@N(Ke5*KWVHWp+}%
zu!KYhzx|&HhrHK)de|<nWMgwjGx=kM&6>!~Y&CZGH6IIJ3ZG+FD`jhIn|9mS$Vfm!
z;>EG9Uu=8h`agXt0$m@zkag9<g$qH2U{h05Ou$^joiTk)O-!2|O+oH?x!=jjDTl9g
z%h4W5<AUdN%dK+v{7X48K`~-;8t<h`muzCY+|SH5=LcOC%f!U=#?CxKrnBDXX79%4
zXS)^{Io)wS^7-H?!~3^n<33G?UN89J`}gu9P+0LCPB_%U8L=f}qVx5lrIL~y@mn}z
zI*+hk6}+^awMV{x!_UtLZwT_ZK*J~H0Y<lj$0MdsV6$6Ill1Ym?fn{uE<feTuvy2k
z(>d<Y+TgOo;WAHuSlGyc%f@@v=Q9_I)*d|4DZDZ7t`%tJ^YYS)xep#BtclusN;7%y
zheO;Fb~QVKk0~u#4;oVo4V`-P+lCDWM~)udxpC3H<*Qe7xAVz5d3thwsoER+yvs$Y
zN7|gv(9lqC)jO}VXU~F8&xn2onqTNBkKB~P`RwfM>#qy{{Q0vX?d&W@Nu8|KH*Q4K
z{QY_zbf5W-n03of7j`dLpa4FC;@{8biXvRHa>xAzdakSe>0)pDD=ai`y|A{*k*`Kh
zMIY9`bT=@5_bskhSXj9E>FMdp+S;c*rwU%$&%(m;VB77y!(U!rKKRgLUx=HGeE*95
ze|aZ8Nl_1T_qc!b^JnKDi(EP8*hnt8{tFbNpd7wt0eb(9C*!4|`Qv-prwr6`S%28b
z`%gDsV8Fwkd6E0$_DFRD#mA}z63^e<Fw4B8^5@HC|A=ilk}7{IrXN|dL<M}i=yUu3
zof|e7_)mYlHE-X~G@E}v9`BWUyzBM4!^Y=r9xv(Qcqtt*&9$&_<IS>0hlV$Aa-!yB
zEuJ+?>doEV;&0!+Et`A%VFBn&zMdYQ?KNw&v$6t$gCBpY<N)nxt=;$I5jT&V&5ehj
zf7aN6Ziu^aBSJmwsy!zQlg+OeizBw@$rcqC|9+dDHPNGGsrU4x$H#hiJe!q0$4HHt
zjXOy0;H+%F#IirJ4+?+yNlq6C@BH9-KzQ-~L-xz%9M;T#e179};qIdm8xk1b?Rd=R
z;_hyp>f`jwYNAKW$;s-E53<X<Y?|!kz9UHUQ2s8?L~bz$0ij1z3^`wBTQD&)6&DNE
zzTZ1RMXhR=45ZNHP^@h!e#eBi;qc|*mYRAW*<a;7zR{hBHm?qh`fO{p>wLwoHFe%P
z9LFBqI4Uvki-OaiwjC*aoi0u7a#bAL@7Gy_7JaUb-o9wpu3M_bJB6p8KKkS1W5fJ=
zHa_!gcHY-3D%w{6=dt{R(@%eVI<5cK4%Ej7ZNK?Z6D8uxHm&&iIY+(evvbd%JNNGD
zyO+$M+iV^lZU<eMe6X4Q_EzBnCnu&QL7H4#TnjG0jEPV!`1Hi{$IqXN1_l?Feg^f8
zj_ht}X-Rl~Zte_=LZwx!R=u&Bo+wfC?PfaYP_3Ad*#A@J%<18`|0D49>C+n<5}85w
zl$Dg0R_<C8*WKHDbnErF?pAK`U2jZNJ1n^Td;W2Gx9{orKj*K=?(F~kYfo8CKjYf5
zSE8*sabd85b)Dq0BYJGtJr|x0_xA8OaJT$^Z}IbUphLNq`_C`?`P<cLk8eeVMH`=N
z*F<IaU2m+W`e$j?1O;6P4s3k)C`n`0Du!vLCu3SFxa$fGmdu>_LE276X5xv<PeDEb
zrTv%58V5i$C=Y;=mJ^5KlmC-BoF`g8VSU0^$=EA<Jn-@!?$WjG7qs-9)BQzxbnY^|
z<A^UbY5IG~KqEsZ$$7bwT8YvQna1d6-#&jnyeakchMb#5At50TPE1tR(9&`W4HbR$
z>eZfq%j#B!bnVz-v1Hk@q$ejPf^I+7)hK5;Y!I=x$}~hv^xC@E?9Y|L>V8M2=|(?z
z{P^*qS8RN8{q1MY_<$~mU~6VHH8llo{WX#5UGA+M9=Q7IiZyFYZp%qZc7FI!U><g5
ze@JNP!nJF8mEC&471f>#7XqF<c>;1sz{(K4)%~fFpdR>SHQz-a)SNgJQyMzEx(@Zp
zS{tOFlbK_g9KAt%{`up_<?DM=Pfy#qW7j`zU0vSuw%=vu)qL_45fgj#;^Jb^o#CaW
zrn6?vvWcDNT4M)VW#-}G;ZRm)=GHIQyJd^X_OtR2h5M`9_cia{e9t8^+OBI>`QkOU
z@}LFo8<$J5g}vVvb>hI&!{6Pv<ZB82F*Y<wF>-S|<1!&*!tH1NK0Yo<NlI6;OjoU1
z6%ZTS3%VbB+qOl^mmkk96?l|oBgcR6;6V;fPRE=a9U)<1K_Q_>^G-^#*=1&a@bqrp
zx19adDy<dg=C?0f%6jWtnM6#*+%|#m<Q*{|n3xne_}UDtq#pgK;5c;1CRPj@=M(ID
zn0%md4@(L@9UL-^9R~y*ZcU!vx6(xR!i!yr30vjXtXZF+@QB^vz<1W;uDg3~X`7mg
zu3Wh?Vpqw_rOC0eu>l$)apEaT6Fn3rdc<tYe&TTCY0<~O-|r`1TH;ypY-aj}YuD1Y
zt#?s6IN9H>^ZERGIh%RqHg&PNUtV0S_<A*b{g2252{s!!eyLtItGRqSrx&eS#dY59
z_nNZ{mFw#2KrLfINl8w<>D*JjSmpZJn-4NDR6LpJzTo=nix(~=Y<ci;+3dVSn^I5f
zeNB~MV@NQNIPkE5A%-U^L4xhg|NCFRe6ma0D6u*H{Js*qjj@%LJ8wRBwVU66=8TVd
z_?7=Bo)*2izh8dl%$Xg%y<30U*xTFt%rId5`Sa(CSFeg9YrU2V9X)zf!Zd5j>1PTp
z0!9VBQl?z%_kNpoG235nI`>>Z_O)Tzm$T0wm#>#GPCwV;x172C@WHv|_d2g#3+pca
z5851EQ)3e`jdl9zqjM~a=lt6FmHp(&lNuTt2a@}3+dxM&SMB}D(DCL?4*0SQ<Fp=W
z?Kk^bm>5AvAZ<)O9#^<$_wL);_pfuXFm<>n`A=tLcwi8d((*(>S><`xW3O2A61H7^
z?lJCXCN~}b*!RGFVL->1FC|NsFORo6wrPzwvjJzJxLp5pQ^nOW^70<W#)^C2{F2Bv
zXjnQS?Gn3TjGl!4&zqp?8k8C?)${c1ehXs33h@>Jr#TKP94#IKFJ2mT2><-`>(KS<
z*Dt3EnD6?2uX<y~MWvdrSHo{?$rSGD?!I{SD(l9Go-bcY?i3v61#JZs6cv5?GU%??
z%8*4ncS=h2vdQqV3w5&a9Bw%L&|zUfLu%xS6r&?YjwBpz<DI-|+j-bp0MKHfu=R1d
zg=au_WeKbMwfLy*7LiySwpvh5j<40J@!h+;E!(#{uMJaHP&km{TeMS#VZqfbMF9>5
z2Cb=FP74LNTA8?7nFIv|16E&6h!m@_lee17SG8A;sqsP30?v(dWAxl}b3qHtoZDi4
z#aU>ntFv3peRoO8XKfhw-Z=hVx8j%cqt><st#tACKfm;SetoimM8TsYoF`I@Qqt1m
zxSnlvQxO97g?|40IpJiA-s<%mHwr#KKi}QQrw5W&3}XM?nw%)%p(0eUGiHMh_u4S-
zUbp6T>(+U%x80s|v+2D3|2r9TLRW_=nwyKCJ$qK5`zYvYfe#-J^Ut1J{^G*Ij-DRS
zRrQM&FaCJZU4G}M%Wp12+EG%VhQ*I>xAQmV-Zl#f4Ru@_rmUpIv~%Z9(8`Ku=jZ2t
z&X#y&u`=Y<OQBynhW-1>QWBCS*pfEhxST3*>Aj&0pM*Z=S6HMwaeOr4LhJHyD7Nru
z{QLK>;?2h6A8sV~Gw#^YFiEWVPk2g-%D1<-*_Q@&E?J^tz|*{Ci;0Jdkj7N6lG0Mp
zHJujK-*n2}-N`KKNuO8AmVCU=)!Un!iHS);toz`@0#M<$Y?+#d2p8y>9|Hpcw&sIR
z@*Yi{I#okMqrq)4WB>8yg9!|$H-QE(?P{$=xLBQ>oEC(wE_`#tu)sp*#n)fn-SM@x
zwYu-b{C%{wwT*9!Nl0|Oc=00ceB%4_vkxXT1g&%_FE@Wu^mA#wt*!0ebw{PIT)XC^
zHaYRji;HIUxj$;`K)qUJ_r3*t_uft2I(6DKB?}7)q0S?z#h^naZY)}~XhZ&eyA>f?
zDk>@sr=KdRs<Il*<k6bSb@%Sw9shp44vdTItNr~gws2k8>Z7l&uHIPlv&h8M6m*OY
zx0nuSJ#^2rhXocD?{+@FaOo1$#)zI@zp6kJWwG<q=1-kCv9bJqtvKi^Cx(X9NG?tl
zSn&(Zb!ixjw>cD392S3=q+MEG{`l?o`}-bAv>!frnBTr9d;MOqty{OQSh@1x<Np8l
z-`-gptkTM5{!zR<#Y=7GmwO%x4lnk0D`bni3dU4lkG<ZtSLb4BY<2z%B@KD)8?GXP
z0i9psCQopxny+F!`Q_WX`W>5;G$)_*VLS2pw|?>Y%JbHf&zw2C_xYaZcA!h)`Pv`v
z*j9eO)?CeJM#HUJQ7Wpc2UCn5KAWBImYtp5p1ke5wT70~p>F+sH}Za8xf0US-hTLL
z(Zl8Q>khHY*E~3Eywv{E>#rGES+71+`1$z-h^_Hb5o&2`Q!+6T`S|hUak=uHG0+7!
zQBhF~uD^a*w6n_AzTQBp_s7%e@djmYB3xWuE3dk%O-?-2!U>uUl9HBYo;3aR(?biL
z+YRde{Af6$uB7zo*`3X+R&jx*uD0dgX4`$YF6MUW>uZVs{`?GB8FJzES5TvP!u09v
zbN$L=c1P#$6>U;D@Ule7%<Nl)q4O&_F@5j>ir~Yul#~{o^JtpO06BgQM$WxsBgY?C
z{nm8K)TxR_MnZYprOS59dU|@QZ@HRba^Yo(fUBU^RIcrJ%c7Sb^=3GbwUte)^i`X(
zdtXU~j-{pK#EBF4&hWjSVkDWAoIG*v+}=)M^+$J#&mY~Ad3nOzxx8z`q~Cnmb@pLF
z!s}~mHT3nr@9GcHI(lPc^28Z4BsT1kl9mn(4i?_<!^Op={>$y1>8`G<N=ix(K2{`b
zzIn^`J4*woIx;jg{7_+&k(qhWncueL&c~J(mN~`eEDfZ3FJx`Ku`M@x`@Ve8>9LSg
z!#X-TPFU+CI6+Plf{}5N`)VwmoShl}?AlQB<HJMsEhkT%YPy@(uE0^S`>w(4vwP>N
z{amnhtEjK9?_0Ua9x4(R1qu4;Po&p|b-#I&<1^cgcXQfVCqKV)p5YZsjTdP=y0Fk0
zl+`u5;=WGwP?4~$GI{j)G4r(Wx;ncUz3>B%gark+rr+F@dLhGvq0aWZj9E^^?zgXA
zzXn|;3QABJCP^0-I7%3&o!R*K`~7-*9yVqbAx;x1-ngolOXE(?hx-O}I{o@YMqy|)
zLa9$(x8JrMerWNnI5ze!XReQ$u!<0;OJIwOQe%wX`?De^-Ip$1Dl6yh>Dd^y_TAB(
zKh7&dl#GpqgO~Xnj7*=~I%kedOKU5uweI>U)21c8zqj{8g-zU6aTZ3<`lOhc7>7?A
zZ@<;h)8q5VQBqpew<BiV<8!vJU%$4_*`0AwslrC?#M2_sx~_+ZS_8DEf-kV=k!aYq
z&FsjrV~;i-mrD-RgSr$<En>j*!Kpt#KPPU#t;oUT<m^0g{``8U+0&*?OLkS7<EI{1
z`!$rK>B8-mLFN%_ukneqa5pvl`}_NQk=wuJK`STBoC&(2D*4uyOb>tmb{{qFvZ%SM
zAlDZ@EV0^~r9aWbAnlBVi>oWE%KS~6jAopD)^J2kNh$06p32XCq6RNt-1%%S*Uz56
z_p8{WM~@zq?M^hB2^xt6)nL87y%#b}Kx34A@^*KkUxE&whGiJRua+2TYwjcu6;L5L
zVd_-Y#TPqf%#c_Uy?x!?BsS3TsBViJebk(5Yi$=TUc52us@9n~mXlk3{DR#3<=%dX
z$jZ{Xl2xjoCR`D<R_t&a@8LC(n+;M<2&@QMm9YHE!e`IYa_;W>dgIaCbskHDK*JLc
zA3m%*fAsOk1sgV8cwgAr(eckiY2t&M>GNI7%FKA!m_fFby^WgTv&`@J)2B}tE?mf{
zHI+-On|0;Nl>#h`dE2F<){3p)_bW@^mKhu|P-4-(mrw5bA*Z>Hj*hCSQEQK-PLE|<
zeYI<$bGwqAot$$UPvg}rS7&GDDPF2h&d#9w1h(AXzhQ%b_cWb@Z@1s?18pofH9h#S
z;K97=cL(==zt{cs_4UVlzu#-Vn)UW+y4%~r-FH{4S(Ed9h62ZlQ>R`%?WyYbQF8{}
zIWci!<E~v+GPYGBReSAjWX?U1VUl!unl5N8ON7gH`rD^PmY@<_H+tKa=#&-euU@@M
zFp**oQfTey_yxKjXlL>BLus28)zzQxC_ew|SCxhc*NPA=(0E4N(dsW3-8Uv3<%(Dv
z77`Mo06CZsbO~@^e7yXFbZ1yW0iv&L--vR#s-U2t?B!dxy0q8t5n>P!5^B13EzHEk
zgn=O`De1w-ih{?z=4DY54_~j}?^arB3hHjHxSDn2ZJCLg*`XY><Wo~LE#B|>yrJ}U
z*q%?Pv<;+s_kP;5qSn;Zv|#t$w{qRx-Od>qEAAgF+8L9Pnb~+Wsqtn`+u5|{%P(7Q
zzim7IxKV*)!pW2gCsU4dJza4%E5k%;|Fe(oO$rK{nw*}Vo)=!0fC{362^=>n_8H9d
zxv?cv7<9w-RIjV4)vZpAox<v%qk=Zvep`2T>53H`$;bP?X8R~9z1kfW74_k{{r{gg
zDjlMurC+^%tvJzRkKOk_d$(;f10OE+;ShJCiIn0*j|Eq=KK}dtp8dy6(1qLZ%pk~(
ze4C%3px{MAMMcF4r=JSAevB~WTz<Lp$B&9TrPpIMw6s2HoqKn8cj4XA>xtjq+?-)m
zs&(n|<-p)z=H`P8i!XNk`};fj>8Yup-t@i7=du+x^BC-nv;0FtL)(uV85>v2+<#lP
zc-uBHQ&ZE7%*>BJzw1o&0A0@e;X{Foiwo!+gNF|v+MavgpOlnjQ2Hvw#KdI5iWM)G
zXl+Q|8nv<Xb(qgQ8%eLFn@)ezn#z@Ytmoji+}nSC{adwuefz}>o)fSAU0iDWofbC4
z=&>`LNHOwI5n|Xc7PR~KyWNFPPE5=@E@NM3<D(|b;2`3<<8EF`YU;uzOODicqLd96
zIaLn&HK1l9KRK<bT>Q3Q1jKYA8bCAqMLT6KUc3mZ%?`D43yO<BFJ1HOS(;AdCKk|L
ztk2HR@9*m3N=Zp^SQ_NG{`%r&%h)b2_dovW>1oBOUd%t%tguy^%(-^$+P89-GfX<V
zx;|NMyPN0k=*S2fNBjHxyYuqPUsrU1Qq92xhtN<_J~^9?J$u08$G5lVyJu!<_P8m#
z1b(sn_nxz<p{0cdRJAF)_q8}J{NNo^zac{B#;#KBH)XrS-!5LX$e`$n$NuMmQBkkH
z&v0?MV*a=6UFH4S@1W)VZXO;SNl8f;E?sKc|Nrm%yH?*>8cyr&<`EPWJT7XGnUQe-
zbk8q`lfpbu-vyCm{)%HJ8nfBFtgNgWnwkgOc%?xXu3O0PMXU`wkz!=?{Z6sn(Z6dM
zPVK4uoUr+(LBatB28ZNiWfsQ+%KbKv&M$Y2Td``@s}B)TQM3HJYwqTmcXf4rc-(Kl
zXv-E6z3HpfHOnl+f`f&*xVR=vpWY5Ciw-n0XXNC(3EVj4K1Wl-lqn)-=2!~fym@ni
zhhLwjSlVXE+uL%RFTeb<sx~O-(#G$z_g}eo?NHk0pQdVpf?s|2+kcPQUuXO5+}!Fn
zcY^h%m%qMaY-J@C9$PBP!^Z67>};5FLZGF!^<dt1Wfc{c@R&kZhWVTb{|gEVp2Td2
z?Qsb_0%{3^?)vNP?d|C5Is}@V{(isy{_={oYuE00xokFQ3(1|5%f1@Ax~+c84^Pny
z{xhfYy^yP5)!uvG|B3OhD!sS8{KrB)kJ#AQ-TmGwLQ9q`DY2gCxBPG;Gke0uh^kq$
z{NI#WgRZ=ejO5%I)A!>?#gb*ql(e)?El<+fKhbL`=roL?BBO8b@ApreCT5@ZcJ{Vy
zW;yrw$%6Z>*S=oqfAc11#@Vzh*RK6atqBwXU5?nu%>GMNPB1Wjnen05#SC)=FPyHm
zzt3^4yrjHiQ3tzxje!2%FG90s%@Pn4Y`mSfo3~p`_tmEN%=|V5Z)$XGY-Fa#*I7=}
zi{+Z>)3$7x+L`(G^4Ztcyu4^BjS^<1J*+;cIcr6*tE+29Mh2*(l%1`ux8nhmPV6ob
zzvY*o&(IEE=i=qX)y6O1w{4r*ju<^ii|d!+=X;L}EIxd@o&WpJ{ij6_U3be1ziNtG
z|Gq%5xTeO&$;oL?pK6y97Z(?3b!z?6>&br0g|A+{x?<hBHm{{lUS3?6E?-_4qE*``
zDJ9kAIazJtvSpx?&);3Vzu*4F*Qz(SwsJo{-rw$`^m5Bu1rE^W3m>(~_wOZ(ii(~%
zckW$ap@fnW)4ab&es611a9aEAZ_VS7z@VU_H+O>9Uw{1P^ZDbTOMG6IzkhJB8I+Eu
zOqrsftjr8r8^XiJ460ddem<GJV$B+t=xAxsr0}1w>+9bhMXSEbOYE9kQ3H#^AumsF
zOO&pS9KVhj_p|f!??0ZgNW*FMRVIcdL7I;qKdzRUyeBw3{QAR<OO~jte{3<=FX#5Q
zw@b9*KDmdj7Cn0O=#34D%w=zHwLW{6Hb0pYoNs*Q+sPId7S^4)WNroCfYPGT6}xS!
zhl+%88qboTmGQ^QEMzira=v)$C@C$nKXvx3Yej{HOJK{@tfO~!7F*|NPxbnE#`ye#
zrAt}4TA9=)bAraY84~XAtJToaafyhK$T5>nN=`2PcvSrRwaW_7whEYf6&!(b7fDA)
z$F7j*=x)#|coD7_C01wV*-8s}p3k%7mo|G7VaU1rZr`IvN%c#-;#RC*pZ~pZWyq`2
zM84T)+jOJ1eOaO4kuT&b`1R{oQ0Zrud#mNwud4N2^;_Imh9uqDQ7B<mlF@&k-8M8d
zv~|%UrS-Sk+S))XOzNa}Z`yPze`7~SN8S2u+r&acLqVgP#l^<Y&dj|0u>2ip4dUdJ
zEYnZ7&X^&w=i@Qy<F&`_f4|v$A#3Xd4;9c}u&d$myuEIhqy150Y{mHmj28c?*X#H9
zb#!p-xSQv(G{|SJ)z=oY&d$!bqq9u2#U4F=oVfYsf}oWFadGdS=d4r~>t;>cyz_2y
zVPW9}ucfia3M^zmV^Ozm-TE^(ZvBPVUvF&97XS3=Q$Td|>tID;M}Y|wCpKnYUZ!Yc
zW5W<x1v>a`>(;GtTYdff+@hjp#UIPf$!WR#5*n9PpU;{L3JNj?iYQL>Fvz{NMfetv
zq!G*EcK-H@87*E*om^d6%ii25jG2AyS{UdE*1*8Pg57sF+<v>`_q*NIuQO5F5nm-Y
zC8#4`QQ+d@vb=55B%v!;t~jg=Ih0}YXkPU@$GEtA8y{z8W=8C(F!WIqzLRGTTC3E2
zuwm6IEsd#O875MoMa7()oENgTu2{9INr9uIukRSB3wb2{+V&SEyZHK5Ra8oD-hcct
z;dq~{!AzfjKH3_$Zr$3DeqOGny*>HD0>_T-?$>2K8#WmD%(W5)%@3xgrZQ~$a&BMk
zZviPOuC-yeQ*SSHZg*OL{cwiKw+x>^k-+%){wr6m$Q@M#^)DtWy9dO__fME0Ai>j?
z{CwViQ8{52Mo<G_*6i7kmK10K?iT6S-TM0u+)SU(yETe;Z(M(;u)319wY00N>)xNB
zTVWB|*Dre#df+@M+YRbVfKH_ZO+<iB5C@%^e@c7(kyBH(6Sv=Po~!itdY7p7f~#2%
z!JX-Xi>~6b*3Swo61GNx8eQE-n;sr+2Q^K1d^{#y`1!2)<29SlIr;eToJlk0;^tPI
z=m9#3AGB%r_4W1qk2b%GmXemfT^l37a^%R7lAHfOJUo2i_1AxX+ADh8l*``SXw1F6
zZQ<IrYj6Km72*VyyAze&os>Awh4AzrZ=P#iekg5o=}pj<zB4lnCwMKjmD|2<-MZt3
z9UUE3o05)#M$ryF{&*m3>!U;5`Zi^6e!X7b9<{dZZl1f35098`6wBtDcM{j!xfA2!
z;^H8{@}k7b=J%V;j=%3M6E-zBPrkUwb%t>|pIfg~E9iirXJ=+c>?ly=leH3g^92!-
z9UUjQ_xyGPHSyutackMzC>~iW5%KsM!)ZE^O`xTqd-lkH&XEVrrD(6)!NknYcLX$g
z`zFLcI%}&`)LOBL6DJ0&44J#_?CI0a9v&Qv7A;bke!B4O*6VWCY1?l<EU=g`ZCYDL
z2ZzVfAd9(v5o^Ot%*_wKEO8QG0X0^Ym6`LlOP`*uf81TZ_R89ttx>w5!v^H!`aXOp
zm_M&LUbRbU*6i80ZI@lmS{R^V^)?<{uyr{sDGR#rvgE|+(}y1(Zhu&`bJtyaRaMr>
z>i+LOmGX$pKHFwn{mnt-sNQW*@pNH<qpe)<^2<NJL<tH8-oHAx`2763Uz}P~xh`J3
zIN|hD(2O4gLuY3vXoU%jqeD%NO^hDsN~OD*YkvKz`t#v1zlW!%V?=~Rijibdaq-`;
zTTZz9Ef@B;|7&7oY+U&J?e@p3*Y7*Dul9F9L_`P3Y|w$FptwJ+zh5RaH1wd~bmYLd
zQsgdUf(HC@q4s@@ZIA96gg-lcErhY!TlS8bu?xR==7p91tGJqNOqfpXC|M!=TY1m_
zj1`mFoj4BhO<Cmba@fvRt3J=^a-Hq0{w)V@rL_CLfAck_<BzYB@PZ4c1m`VtyK=xl
zrLWuRR*yx-<*SY-kH7km@IO%b+w_?MVfn79lSS2LONX_qYy6z!_aul>YN?3lMXx2t
zH4RN-n+^XS78F(E_p;0F3zNw?b@<`4vnz76U3{ZC&-gLVk&6!av~ZuJ)(Jta>q>Se
zvMUpr4Gpqv+>V}g>Cv*(_!*%i_U7hh_TS&$I#*U&YH4XDn9WYyJa^9f<_#MRTwGih
z#P6?raeu!(Xv~(8nQcy)b&LJSBf>wP+yB4$H0gI&7Z<4IBW;#*;CB9g-jyM@yd}T!
zw)4pzYL~C$Sbg=?)$HHj_y3oD`SRri50wqK-yWCC&&>tZqKcDG7QEZ}9CYr(<72(e
zCsUd<x<F?kCMPTNurb&Dd@6qB%9S5e-rvsO-+SXmL`z#+((i9??T)@!?V~0<=iImd
z+q*hDUv61{Htq1gzrUF$Uh{Mnah)=C>cVyF_zt)6I@i?HZ2#r%;*xM{OD1Ukvd1mC
zVbhxkZ*T5C8OukZg_C-Ect8icEM0o^`9~W${-~%Z0deu?#XL$%ucAQ%C~J$)tIw-o
zI(hQs1h1vX&)I&hvIS-6?xRdwqk0b=a;mV2jXxi?B|{L@pWl2_VfyL7@bK%8pF8i%
z&dE74$Fdl7JiFiR&P5&P?SAvv|NmnQTK}>6oYm^-MsI3)d3kT_ELI0yP!|{1*Ve`s
zu{JDX?X`sEWlbA47_7LO1#02i+R7@s^&EI{aq+@1_UBRC53W1hxU5$r=VsrjZBAEa
zpH3*AnOG*(G>L!izm!P=8cP>;gd9`0%waG()SgiBrX<C^uhE6$T<PjAH|?_N5`i(<
zuC9wkec9M^`1o`D?tOmQ8PF=?wUg!JL`9GO;KYC~sbuyHL2*H$DK#>=dLd6u7yc5L
zE&1uTW!jd5i;54V79PwjWLH&Js-K{xGNJv{g1$h9+xjAg&4(x2s7hsCPF~o>>9;YV
zI@`AA=<bAdHayvn^FJT)DY&g8U|X~Q;!5vT0nS2;T5NQ<PTeqBA!H<Yub#)`rL)3B
z*5|)_!5Pj^zUjr;ZPw7dRy*VLEw;Po-Y>Ylm+jfALkY{BudIGD%fqGLPI{won)BQl
zq8~n%{B)Cvh-v%NubsHg-cnphnAPjg363W*bNdpnr#gtr-r!V}6TC6$e%Jf5mm6Mg
zkmD0qU-wPSk)iE7_u<Oqq=IuZBvv>vMYkMyTBx-Cm+_kQ5p8#QUq2AEoY?2b$GrGh
zV%V*#KZ1{K<(QhyY&Grp<AcX~r9Zyien08+v$L{#x9mfY969m;G;n-WJie#y?=M#C
zxpLKSHXi?Q#`t{6?)#v12cVrm0xb+FrCHT47RK28|1<k|o!##@oEvWXIG$PYe!|HV
zi_d3_Yv1W_6j5?6KJxn8X)^{ZWzbkaOz~OMxbLgitU1!i%zn$(tnkqhzwQ}tZg1zm
zdi82tf9Wm{FRw!v7CH+GUE2G(Wcuk=+v;x%Hf}U@m|2>4XGdY2X#B>gwLgA7pZ~Dz
zcip-f6DKw<bZ-B3XMV?u^@cNjKnqP69xUQ?_^<N*SENkQmDA_GSKjIB;t~-T|9xlv
zt~8UV4f*%~pWCV<W*edvDqw6?DcS3GW`-ei^|v=K!|bPewQkM6o^)$VCgZ6!-z9n2
zK#SKv>%+Ucx|-(t^`A&F0v+QZ9#g=Wc4mg)hewOcwu{<_t~>DSRI0^=DeQqyw&ro|
z`!FHnjK^-K^z@kiHzy1k<=5}K+IQ8u<VW3hzN=RE;@|o*Pj)W6cOzqtxtZ9l3kTk5
zYgf5US+nl&!lh3&{;uQ8%X4w4?NAV%U}wzdyx#Npg36T>*na$5bvw=Ja$mlsf6p(K
zl|juf1dRoZ|0%V6m6m%`0#0c!M2<44LDQLRLFDa#?~jd4a{kHW&9=PpQh;^3f`U;x
z*QE11Sr=+D|CQTUxL<B|(dWQDtJoe~)q3^V$;7B<mo2xjyc|pFlzQ%&9ZDPW*7JE^
zyS`}6zbCghZeHKXF*Wg@B<GLMUtBc)+FU%RyKBR)5<xr5PfSv}Q|o$tpZG5<($#zU
z-~5d94~8qB3icoSR$&7gLz<=++jZ*H<@dD;6Fm%Sf0f)RyPf;u{{H$6mp`6-y?%e+
z?)Up{KmS*LuTnj({%@&$T1iy`<Kzc{8Y0KVlztxy{jI7evE%gXZ{c?AB3DcHH=O+U
z_jh1uXz8KHO$ra@6rXGKx%RIK)U?gHx98^TLO*k^RwiY)9*3BinC-th7j@MB{<d)0
zGBt;pr9OJolYf1A8K5;acAKug{_%y*?KN`RCMF`rX=gs{v=<DF|NNUtP5&OxoR?2$
zEnwTr@_Whu50!Uht;-Vr{`zY7efheL4V~p{!nDuXevf(b^y$wl@vE;sIxb&-<i*9s
zf9FKLzx4WR#HJKZ(3+}<waf2+z4hctN=*6P(j8AGc`Ho(@%`8GySYcFA6@_W^P=zt
z+u4^VC`>eWJAVGqR?D3dLdG}WZ_J+c_Q!*EsWo>OH=jN$z2@MOAdkYAODtll!zTUb
zp4oBW;s20?*Y?~OVs1RUf5T<@f)634YBm-E%K4|8T%O%$dY(61veaJB`R}sx51yHp
zDz&8dI(^!?UBTw{m4Evomk3tPH!(LiH^1QtZS>F0DcQZ>{o*6`1dTgv7fZ9=U+{aP
zzipY9Np3vr@|B{AGnEx5o~)L+oLTnpc{|^O-_d0YcOH1ruG8sPo7c{68a=D9z|-=|
zMy@0MJs-U9d~(y4`@4ZfK7UR7y(gc%eO^h<zTA9Q)osn)%RN^lR4*m%j*EEJ`{&u(
ziloaqe**T2q%A+FZ`jFn^yS9K3*L$U3HYb@=*r3y7x+GU-&wRs=}!IszdycQ_D?jJ
zGw(ffpa^J|6tquHZ8GO#x87G9UK}`?ad%hgj$f}<SBoSc?~^@o=FE`}LFGSFuD(qC
z`)mHj%Flht_UWlh4?HbmF<i{HVn;4)Ex<l!waJN}QtpeZRNms6C>#8`^!Isl=CipD
zQBhIb@3FhOx^B4rR^3KUOswt9nKOL9Wi1LA#JZ1y(pTPgX;V|v4Y%KRbasBMVqB)c
z;o;%YaQbOe+<N|kX~#cT*j#x1)x*=XQK4kt0_W9Noz`Ff{l~h@YOaUBzx~pE-5niG
zCm$9(XqT^JV3=bob)w_@y7@QN7Q`7{eqNZJl?58@nEyNY`kONKSFfe}{{Fd<%<ruC
z{^!;&m(S*IzuUHc|G!($|CQ~Q&Aztgps)E|mR6^S$In!?Yjpki^?H5b{o3z|*Vn}s
z?DRYTdTVZOE@+k$G}`9a%vQQvBEh}vT7Ca<^VpU>ug)hF7YlP)?Yug(KPmU8kV%A=
zfk~N`NKk2i@~%5d)7Gp%djJ1=7S_<Tiiq7RFJkfp*-!gM>|M-xD?pNMS<5fgyy8Z|
z__KGrV%LiuUiJ8^trEiq>A4oWmdUBcUstM2VL233^=~H^!`a{09-r9%zI|T;w@aMA
zIupZ<=+_Hxf0cc+E2|~7ufe3{s3myD@Pze0-Aq47`Bl<Ye0#0N-}93-V&`$EM|*F$
ztZ4PJLylj{thUWrKc2tXH?Tj+RMzOh;g8ZAUT;mRh?x`V{>6Qon)SZjh3a8{E2ZBY
zn<sktS6RAnUd2y=Z__pfTsXO6-O;|^;_?Tz<3kVJY>pLjz1ZB({jc?R-K;*N!;bc8
z9wHUG+pKK%zUA7p<+a+4ySC9X|6eYj|LE82^`N5S&y>3-&%P~7{`m>qTn~tfl6q6J
zC&_F!sP*kEQeDSaaXq$t;j(4N_#*|s@-EUil#*5d{lbY8C-{EPJe&5SWS7IzQm>UO
zRvdVCc6Q>{sJ-u$IhcxyiY82*Dth3|t?QRAHEr6oN$)miQ$yn6w#wKUOKtbYE&z>0
z`1wkk<s7)Q)Vo?{`Knc1-|yGgpBH|WnzmW8-|m;jyt-eR61}yLtKLpjb_dOWJOWMd
z9Dn@LvM;(MG4kK!ik!=>D~vZw2+y^0>4=ElC$jy&0ats;>?)Dfj_(i1=8Hf0`+jv|
z`LBO<iw<0v9sA??DI=RLOC)lq%@bX2^&`>JPG&!2=zf!*n%0Xhdp~Bhoi_iY@HX3U
zjxP_wnvW+s-#k^n=*i;a4^2M(QoqRQBDm}B{l^!)uOEuoWq#u(xRkl5*%W;r%n}s*
zJALz7R`+}R#h<-WKIqr_Vo7@TDwluK+mjBIo>xdJ_+Bot{>Mte_;WWeJzm6fFX*Vo
z0^j!)&t-QX?7TMVoA}34S4q*Pj=I?Qi=LKMBxDyJxb~{y@}qB=YvxU8^O#^`DW!Qi
zNzhh<XO@eo)1j1t$U6q+w=R@iXy}rc4&1y|GKrr{W5R#YHEWzMJ2F43t!FzFv}^m~
zUJa)1`V|NFUk_u~u>K?-$P)JK>f#;On#A+YxUC4fwf0}$#n$lh`)%(}Ph-(=UUctc
z?M)#WQ<)>i!TVdo1aGh1w@BmB)$sVEpPrs(o^to(+AUi|%<mL1&#QiC=`+hj^Tx}P
zR}0(aKHXmTo~@a&{^#lV4Ov&U_8(EUx;yjiGd^*iw)Xb&8|&AsIiv5|?kDcHSg^9P
z5;TdOl)U%%J|PyyW_JEI7bVBS!omh)o4CY8#Yc}GEx4FrmAgD_^~9-DpBC5Y>gsm%
z_kUlhFDNMZl{am(B<P^8`{#5)7g;60yR*~c_nXash4e4Xnl%fw(0tL7B`P;oezDqq
zyZ8IOYW~pBP*4{=Wz##~_-#ASR203Ad9x~BdI3)-)B2N9y}#?{bygqKIkfX{-ixyT
zm#nzo)xGB^VRL8Lq+EZiVgsvaZ`hu)+X_eATT0e%=E$kjlAk@#MrOv7TY}ax-4`rU
z+mFxY?#)>JZQq2~g&W(m1ZQ0+%wZ_7w%xGR>R+|~UC!k@(~rj22uiJY`4w5{Atm2>
zf-y1RxTb;!%Z@d9656^e?qBZOwDoI-RmO|2cUC0JP4DRKmuY!7LGXFKftXO`cdpO7
zbaFMKYV2>F`o^x|yy$ZK;R`K?%Kx?XoR)XH)6(5Emk&IAJ@*NGn3AJm^IFND`S<vu
zgF`n2D_W&i$e4-Leo*)o|CisTcgDlg{gbY4{qgG4+Jf8F`QaN@au*x?>iZ`vm%n=3
zqqkqK+Pyt9xwKA6?@va}_Fp@4@~*tkb3OYkEhPWi!cWWHEPNVgc8JbfcWg)XCc`JM
zN>(hgo~K~`VUvi@Sy`s!rL4Q}YaDxL?)9MT%b)ToCW>5&iJu<JW$T(A3`l!d_~xDh
z|5U}-e^^ptC$!vH_%PtOred&X;&tnUi<TGW<h$HGCni!K%N#scH=**yr{0LVWBxme
z9?#_Pf4f8C{QFL&4~L#V{gLGDeBhJP|J%VyNABO#JTSXn@=d9r@bu%IcXX#GRo~st
zc&=|nxyaTxhxXe09zShd=hmWhZnd3UKl{#|JAb^}{hn#g-IHgNHYOZwVg*g68|2>F
zlCb>py4v609?mVl_j1!*7o~%(;&C0O+1C!de6#1pUGw`jpo3)ip3kq}xBt=-Kb7Mv
z3yz&ANKy5iDDtw!?PZ(Kqqd-T^FK%Svlr}my1`P_;MS8B*E}c0KXkblXX|5oXXmsF
zFZtfj6*XA7awVsW)pC>Nmpk9y-ma{!&OUSI%((B;76l4-^0wdSvaCG(_+!HRdwW5%
zmMo4hw&ec*_ct&$mUs2m-`taV*z_JLDk<IP_251_<zeCp9|3{orHUp;Sa)9O6_{Dy
z<+$5c$l`8L#N41QGoGx-Vd9f3P54}AJ7?X!-C=jH+kU+gtf8&_dQ)sojg66!(T3XJ
z-@u*S{eR!)pE!U1eVJp=y|CcmX3+8;Uf$Z@Rc~jRW+#}<{`lwf`Rc#cn|Iv$aN(H!
z!VRhJ4V#s@Y_`8Rbb5DwV|2-*rZdrd-<7X8)UsP#^ia<0zrI2z%%Adx-TCHbcW-C1
zfzV=+xbM;B&*R=y?k?w!js132B*WP1-iF5q9vQ9KnL6Enqq?09hh_M(($)Qo&$iB5
zdv?XmMb20CtwNrfvgR=N^+bM@D9<<hHCLA3@zy`n$xlvRl&EplO0%(-;jNC^_;e<d
zNbSYX*{PobB!A5n=07QaOgH{MNA&BJ!7DtJrY9UY>iMERQAp``w!pMiO+JdPE6;Hy
zx3W%^o?TE;$*R-)t>Gz%@y1R4S&iAr*Gg)7n;C!R|7E@Q>)viR_mWk@ws})(Kk+;$
zRL;AkdeE;O+#B&rQvWV14W1uRS`_zS+suF+FF>oHJ~h55TUheb>4ei^!F%;S)8DQ(
zfBE6-pWMAsdsvtZ9!z@TH@ju&iU}rmTw8BPSE;Jb4C<PqY3MOisF_oO!+kdQ&;Kir
zTubLpShL|rI?q&*;CUww{$Ra%_g1Ecjc>1{e$RmqvyC>sJ7>G%#)TJ`e`FdzGSDsO
z2wHY@PC-uayTqJ2t^3P&>{ZoqZC$z3dBW%CCMQDF#U=*0wks&TzRsk3IPb)PHP_u2
zmXzw&)%{S2>bk`=Y4XB5J^tr^vxYxC+hDZn_1#-yYgeXyoD>}5I8~CrE}$hmPqsrK
z^7;Gtz%LJ4=bCS*;GA2w>K50>8~Wl8T8-;lqQtJH{+=FJweq~U{?FdS4?&ZqP22BP
zaVxv^aFki8gUVi;dF#%z##cTS1<lY$Y|RqY+x^C9N6cLDbw7UJ|KIodob~$Ctv{d4
zo>C#Y?pH928n1zZkqf)S_3Y$+FBUy1Hk*P*k*&{Iax4}cIrY_Q##)`UN8FQ7UU|52
z!-jA6`O#5PyL42pOn>_P`Qa3!#2XtD<LcRX<!mHC3!tY?Wjyz;o`;ROPtLY$&6+iS
zw>_5z@yOXofV#xrByw{bf5vxoboj+PZ$4CbG;*QD+-ofXnaT|J*SVHOs~Fgc&ajp$
zh!tyEytea4-g1`JpJqMy#*$X3!^q3aTk(4B_FXyCXUyn`ulvdR^5x4NZ#JFYkacyH
z-)(Vm@#LGEQbCty{h7Mz{?;v99-Om&|K{^i@4Cs;r?-Q)UYt04_U$K`TQ4^%mw%QK
z(_eVGOQY(;uX)x2azeeCn$t^f?pt%Oi}k<Vp+~CA7yJsdepmUPL+tL%=8g;Nrsw8F
zRqVLlJ^e_3-<vHJoD5&)&t-X7rkLRB@=rs>r>!pi_~QFFKQc6IlhXdSFS_gQdePsx
z!4ppWlbZAQTSm&6uJ>X4e_Wh6<MYjwDQnjr-(~%M(bgr8vvXx9u3jop70ae(ZzeHI
z<tpcKdzt-mUw8ZUGO01^c^-?@@6Y(2?;*R~;Z6s~m-%yBjQ?4RSjX!fdRG60J!hTA
zN%O4{#i#RPHl)a0II3#Zf4EEe|GxgC-W@fHT^j%YRGzqUD=)Xq72F7}<>sCNX*31i
zSL?F)_3`qCD`M={!v6(T0@Tx-=FVVsO;J)g6|c@!F{jKT>UCnSM)S^J94_Vequ;1<
z20Bfi#+(|%=5#1o;lvYxSU-zitB6-#iL1`Ezj(H2&AU%KWHjP_8MNs|u(_r<wZA>X
zYgS{LuN`yk-rSh!CW=ytC)NG_{9Md9UFCZe<79g-&dG^Sa%W1E)v|5-V=RAro^H$W
zr@vV?bm;Itt1;s&R933#1GT%t{}{+h%iDJ3o)@jUs$SH<c5}K)@(I(I9kQ#wR=!D?
zbV7B;rymJD(FOuVUprg9t=^~$8$6hlk}_|42QT-x#P_$CGM@CGo`1yr`kMoH@|QVG
zD6#pRb$DNzPVD{9bN9ap4@@k2vLthY&{~I(88S@_5wdbuw%#aQa;s<Y*Sq)U?$h4w
z-Ba=Rwbz~cNVny0!{jRE?8E*YfB*QmmXl!nn-hi}e9{dZt~yJac=RrEHpjMmB{TMI
zdDC)oC4bp0^|=|LLTqk*&WqH91-l|R1Re<9&DdzV;8sY>p=q)PmQl@f)7EQe-R+%T
zez)hi`noq;?uN(LwocWy&cA&9Mvj@yhXc$J`)Vwcl9QX~o-+iUiE4ho=5p%p>i2ua
z%kP$oGbDU_a}%_A;lqPw{<2%?-{0N+@oaX!LG`zs{ZG91dwB;uez!AGVr~qlr@okO
zX1_~;vTJbjYc=L@AD*N9?ZO|QrSopEtlDVtDDyy4=Kh35K`UEg^zy$)Bq!_Zs@S!L
zhJ_tU+njg?G^w-upS_a+3y-uJkKT0dty{P5o$zpdS6A1B88bMxM%~Tay<~|>NLZND
z^4Ir%-^<&6_+f#9%97Vj-7YRyw)e`cIC?+r^hNtkLQMj9niP!=HojTGl`^0Cj)gJT
z{JicX|7-6v@N>`narg6id;ZNg?_^5P^a1rse??r}DykipaA!xMMa_?b<$pmvlbG7C
zS7qm2W}AHcG3XGOi>r^m_G1N&sIl=#G^}2~Z`b9r_wV8x_V(I;3kr+v4qcw)a3n*e
z<(qSahsu*l0yAQBFWi<2NV8}W`YX4?X3zB>)lCYHZa)N4GTN2GrZ#Pu;K3n~P$YFB
zWu?>3j|QiB*dGf14lCsAe{pQH^*YB%%j`EPS?M|DY~B6w#HA#OGqvyU)hTE=t4PdQ
z<ybXGC@`^Tg_Ft#E1L_Fb2V0(Enac$(f8tpE;ntt-y0<I@7Qrn@_YAoYE5wWS^w|<
z*aU9I=CCj^yoz8AT7GoFr{~M!PP}kQJgGJ3WB)>lV)yzre_zXq)L-3Py@2`ovIl>T
zJ{Ayq_B&`+-E)-(yXJ2G@br#uTrP*wMDGbzZakax{oKxlW(K&;`*q!K+5c<_H9M0N
ztG5{~6`3q2+tXuz^zr24`o^`U2CPwhwIO{w1fzO(oA16{mO9^-KiKv8^Xbcl9F-ca
zHrikDWM0tW*W|LWO=04}#~ThU%x~Dbk!e}i;SUyn>ivJGsB;E7PPP+S^@FFy<%pxy
zqNd}Ct(VudFI^{+>;C=w$?Hp(yY#a!mA7XNtziq{{0na^x4;|Azqb7HoxkwugY$Ra
zUC)2l+#&T<{lEGb_N&=q3llG=$8F{HJ?D1kiDieBo$#g$=eXG`WWu({-D_F)c6EZr
zt(U=hr*4Gs?0nu_*1uKmhopP>zs=Df5B=(O_;yx*TlJbJhmR*{e9BEXbyRY^@<Fmg
zvRrY?&16Ln>v?-#ZHvB8^+5f~)3q&2m#sK`V^&Y1M8)aTZ{@OYZR47Hf6v9WF_Y6{
z`&%T#w^pyo_{f}Ly=#5+$6LywSyp$?o_o9DSIC`XshQ3%Kee9N`B>Ir!kilpEc<pA
zS)cj3E${d{&3v_3#sdeugExGf*vxotS#eM+%jJ1eU0Yrj{>Zu)Hec=C5gyLtqOX@J
zn>gP5+|m-SE@$bZ_oj07-@E%JsktSek^MW-#!~85-Q4%*N;h3rSy}M0tJ7nq)Z=2F
zl}=5Y@5}IZh8%cj&a~P2)<x6O8$Z1SkLgR?c=vIanDxJ}o{{~>DxU3Pl$b7iZ>?R~
za`v#@?51bSrkF+)>^Rh;%UTujCf467?(>z56HD&B4ZAP=dA@DKG_&_={p~ALX4o2v
zJ@4srEGv4>ZSy)>_D5N|u-)A&40})3Prht_`%c5gn-49DBSLl`=bp7a`Q^g>zjJNk
zT{RvR#O<G5kanvkC9A#s)-~N-1s>Zuv-|Xpoe$N1D7N?axxmwhH~#ta?r-evyJ0u(
zid~s~I`C##!=!7qH^R0{u~mOpyW!_GtC#(_ZszwJ$6L=onyjo}qJ1xaOP9o)`|rih
z`0N*weCTYItKB6hvL)yEuCCOG@PCSL-W~8=GMOW2#nZX_|5tCGaq8GAe?zN0v2*A5
zEWP_UH8r*3<I!*D6`P-ayPbc0PvvJTn|0S;7rtCNoy`Wc?&-<1XOGUB-+xnN{`lUe
zf`?8WNzb_%etm!6zkGh(uN}wV?S5|u+TnC#Uv2gB+T!Bk!i%orb4|{F4=F!=lyipt
zLbf7B3vOYn#S>-}Ufduw$52B`zgD!Xw|Z9d+)J8=vvU7iyDWXR<3)0@aeREfiJ2K_
zK2E~E&L(Bky5&h6O$`&3-4Eq$|9&g`P1){^_5bU9=2&bzef|{a*7?WBdSmPI{s%@!
zOD|fyxO$SBpy1qNPmDO_cB;u4vrTbSnp4Al_3%^O9hp(w=VYh$w4R=$vF^>D8*G*9
z*RA7wzvr{x^tYgeh=q@j$^MR98uSo!@comMlOL9q|1mHA@*=S2$HVp=KcCJ1J88YW
zZrq+7r~ju{2Uk>BOw)~S+pu8+-|am=pUwX9s9T?D-f7TL9D$475>HI{w!Sxa)lZ?-
zUibJa<YGN9eL4Q~Z{8uvmD80CO*UWNCKfKe?fSZ7t1guncx*rU+E7g;uA%*S{gcw_
z?JwGnrnX$Y*_IV-sMX7QBL803-d_7dPhZ~KyR`ba&LK(7;@h@m&-*6_+`abI_VPEL
z4w+tVqx_>=rkoa#yY%xvhnl;#+4Z{C{QiCYP0w=eddszncI5uJ{%!S#Z);*XCT^>b
zfB*CR>A-t0et&&n-0uEx<IlU%5jo{m3FTE6R+KN=bFphu6t~&)?ThYp|DM(#Ke6-W
zVWnE%>)Ge)qWXA$@A(}cr6p*PTp^+-Bj0Suyk$apk-b-bS>oS&X=_fbcHerg{`=PQ
z=@J{?9FK}IU;X#@wPRY``}XFs3$*;oyg9w9T;I0Z&+7u$j6Z57j-B57XY}Nr7gc({
z(OIBY!_4^8HJ>?uzrFA?@A@#!N&EQI`+kQf1-`xzlklcskK^>^N`+1$PA1FGUz*Fw
z&+}zh#mV=oecgwa#`_&RRs89}Huhx(Uyr%-DShpUQ0dA1zj;OG^X(VjMqPfp<K^@_
z-7Ut?zMJgTySgU2>6K~so~+e==iL50@fI{qQcHPt?)}@&JaHaZ>kC_IMWgthF(!SF
zudj>{akKv!yZbng`?kde7w_KfTJCr5*ap_O^Z!rLi|4reZtLB1f<NxsZ2TzhINO%5
zY02ZJ%W~6&fBiYT;(YYOt8;Whoy6MgckH>Fe75@9q9^~w%CxT^F<$R->&@<4wqbj|
z2yT)2u`>GOKaW)bjuT}5-+Wwn>p|hy8o%b_iLNI%9XEV(Pj$ixzrTxozzxwS@ypML
z3P5{uc}3eyt7|WR?^jXuIuRo4|K_uJe%^;x7d3^)ld1(RzwjJ5-C8wCKy;D&U(Sn*
z|FvxU)U5IUO=Uz@_wK2)6+EnJcvZUk#O+EY{Iy;i%v1RKR><wigiMd!Kk_t^gZ5<U
zhprGbe#dmA$Ckf0dcV`v^7n^QGwT;|GH?iG9$()WbMb8r>&`>(*B^YJd8x?Y$-DaP
z@d;1%_wA{d|H2ww({;bB#9nIqTBkcpy!|Z75;7&V>bTCWyL-=XSC`BJ$2SJLv-qT#
z<^*29biV8G9@EPklCHT~_}mkp!s#8Dc<+1qkL497>$i$*Rs3%+`<`c}ktv&H_|l)b
zdlF`SJoG_MRNvC>8b?S@MvLD5$LA-^yRqei0bATOrrcwluE}x#HZiG1pBHObAu80e
za@Y5r!r$)q|GN^Qs>b(g>x5~CpB_Bcytd-~@2n8hQk#p$KB}*$GO67=<2vQE%8n{G
zrFAoBa%^4n_@vMN=>n2Xv(Nb*+mrdR;`{Ebnw?uO=39T+`ytZu7~ch_#Wr^0{V$GX
zSO0rd$~eIx;Pm0b+;dJbGfJ&Rg5K}@y|jr(IqCe7jvK~?`4^Zgir>dt+?aAb)t-^b
zMDgzIFKZ62e>>Uauc1|)SVMgLc4lAcjXMA3EiP=ixZ0w~)1y7Pz2fJddVe*}gQCrH
z$Nn_(J7|7h_hGVv#{^+pPRomv3v$mn>Dc|ysMCn&GGy31bG^(TjdjwWQkLhQ`xhcL
zVWah?7YCSU%qUS@G^JBrruyH{=ZTxY)-`VFTe5WN!&}+wT|GRGKmVu~{(f)%_Wb*O
zpxZwFd_MnvtD$vJKtO|O_O5v%f1b_GcUo(=uV6}u*3sYZ_xFQJ;Kwg3g5KWSTmA9#
zdHdvJJ(9NPw(AGCd3-n&pKM^W&*a9+5>M^?W0R+EfAso|&z?<-^lrSIBcvndy}SSa
z$J+1Gfg%^LT@yPo#ZOyTR~NLXP|at?g_q?A^Hqd6K^tOyXPX_&c{i8!(%G|TSFBy@
zT2%D>zjn5X)RJY(7H!(}_&@vY%YhSRl#~|j&`^#0+bwi*)&Y^fUzex&^4{C$+Zldc
z<-u)V^?1kq!52YOnNKU7+}zlTii`a#YX1EA_~Ui_|1R@;FZN{o(O$o&=#r?x$~9|_
zOj3O-evEgT^}8L5PZvA3F8cj_N6o{cogdcM|K*mi{UWF`>GAv6$e7%U?EK%|met;C
zv{=pg>&1+N);C-@xp(XR;M0c;l;578G4We^&Z?hG@89j0=Y94`@ApZoooqJ+*FL)b
zTXLqLa-VHl(W{LcUkU$-|7X8o^R)_5cTMiM1v#A$?wWqO-yOdEabMv2#Gp$#>wjlB
zDHZx1<F!zK%=Ttge7E_xd!12}|L@a(BE+h9W|wR@Z{3?4ufNUC_qu=Zb@jUsw<GR`
zCZ0L2?jCpGs-^#&f}G=m%-7yr`l_)nM(an-es#;J&cMk1_jd35e~ITw_^b~HcS+@(
zyIy`HT=df4-`@LPtl>EMey*hrS9#o&wkH|y?XD|1rOvQ6l@s^xI(*#zdg94lQW3KM
zG&gPd(H?b1La=ws4dM5X^LC`m=T!X{J@Gy4%L0QVPb#)Abo@3aWzGKd{D7`Ce=Z(r
zXLDRPDe156-P;Umzb~ci7uElHc45Dkl};QJL-VtxO0{Wo?jN(3Oqn;k!Fc}L8t3M7
zOXdl7+wZmGx_^J$?f%HW{kI<;ymh<$@vYo+#~+8&TTdssJYDrJ*QLaW>*6t`+H*`U
zytChZwJ~(maz66lWQT-}<h5UmHGcnL-7@tZZ^5#?`bz0sm-P3spSlsU{+4%2kqfWA
zaNyzdE}!>(UGe9asRhsSfBzdkeUMl(r&c*hJ+8)yar!3zf33%I<A0~hc*knKs{6-3
zDLwZ6^a^mvTk;FO^7Pf_Rbl&Cx1SYxV^XD3biyPhb}IMEOS_M*f6IAVqHW=KJ;$f!
z`3vmwm&$MEmh<f3`uohTW5&kkKgAp-DCB)w+96Y>)@4`0u&nFwKVJh5mQIns&ulMc
zeiW)-@#~!|X!%Ld(f?xmEzj!Z)I3RWIR4h-je)Mx?`*${n$z~541adc5tchYZ}OY#
zOlrUHS$8SV4`pVUGO=jIBGC>xnZ7A24Ljr|8B2_&s}$CVoco_3vv1b+tE)G%tZe8G
z_j8IUdfxqV^`}`A{?GTil9S!G^B&twudWUsUbZuShbFAPw4m$feHOdj2RrrkZt~0)
zw_Y`u@7mv7eIYk@rK|^?tt~yFVlsc%$+dYI-zno)+H7)S-sC%p8znM3Sb~e&EB^j|
zt+)JWZ*RZcp*R11EZ%*5>(2AzX+gHbu`jM2K27$$UB`MJ2LAYdD@!LfUi!@xtEpnE
zkL+J3->~M$H}MZ;sy?cRnWv{d@L#;><Aq5|5@&4ngD%{8cI5xxi1yp(?e|Gs-|l|j
zedWGtVdKA<5pN_bQV#uB40{?oal^NitoFxCjq4AEAI*Po_b>MYLFWCRH@QqmO1b0H
z(=)p>ewF?4ZtMJ(qgSiDH$A@kGQ#3#F;9og+u|ONRGWA5+a-c0>4SQytw&$(ck(<r
zi}A<j1@3>u&d2NcDcf27QF$l%`CVcE`uP2F*5&Vbg2L2=SQz_lK6Qk1U#q^Hy?$>S
zXx-IyG5OMzi;G+Zj-E^3?myFr_4%A)zum_{=apA}ewKK&OLXqBitl&JBM&TL7f}@2
zvt5Dd<-^p2en+#JY<8r$a2~q)_u~_Gouo^Wfg*|9Z{N0E7PR$$eaqcE{)&f7fBdKb
z9S^0V!ot_iEY{5`*3GImnbU3Y#&B-?pUnpo4s6T4ZIF3M<;2rZdbdwME$WfCmz!;t
z+jRM+b@x;*E-nFidH$JeK5Hu9ym@oQx^?fiR9ulS4N*Bh-zBi+;*HJ43cYU3E4REp
zI%AQ>qNPh&t>*HvH8b+HgH~h~?UdnaWs>S;OH51z&9ncKIq<aTVA93|Sz8aiEIIVH
zO#Zj^^wUo#oPK&C!{kDSiNKzimQU_!n<aaDdoyx#TkqzzAAZ;nqSYFs*B-Xo)yIct
z(c;Cmefb6w0pa27d*kGe6|94;1>kQ#T&Pn%)vL9mgF{6{#bM=__`=Y7Ay+}GxqMc0
z`Eqk}H{5>vp~7au>8Al&Q!iwgaPafHmy~P?fB*2l@oZ3)(HghD{cM`GSop#K1tTM&
z!otD}8Gd{GO2KFS2L}uDura?W`(0T7I&15%8?PUoet#`*J7@>h+O=ypM6E5@eK$aB
zYQXBNphFTvLPECxlk-&*zVq(?Uw%nBxp$xM7l+@vbqnO~=7S8g&$2lREC|q8a5Zb<
zj2RspHXIPQvX@mkrt$IJTqPx^J<&e(MjR7wd^o@=+QE1Ji2MDk?ACLGXPtg}=+V*c
z-8tWXJnk?5A^G{m;{K$MkB-irm;L1VbI@HS>2nI(&hPwn`?UW4nm4;YrA(MSx!JP#
z8H;uAW6*&muh;LlQ(WKA{qJchW1oYC_TQ{KroVJor0%Of=kL2u<gw7X!`i#^j<%h8
zT6bn$vQ#CD-ibY;n=h?DcFCFhW8_8ey+-fym#M{fu^-cadGWQG*+ZE<<=^V|Z2E1M
zv*O2oxu=t*%s4h*T7T&0%<T$Jg`dO(A_9NtoO@fYoD}k3Tkpxoj*6eByA;w&Z5$ce
zmSlgpbe4JJ+JOG!_F69s4gWd>X)dWKiL?Kc8M4Ly@6#a0>+`0zY<6=?KDfVs!JdWB
zk6Ov<@!yMzZGE06QE=z6sJ-c;7pEW8+~b{5oaCrI{cLaSda>k3hnxGVZFF2)mwXId
zarfS%?H{k-*~ERUD}MiN(J0F+g<L8<oi48=H@?01`2SwRa^42L`yI9KWxr;vIq^>_
z=EuVye%;e8bn`^&f?5yxuf7m-gKhOWzR(^fL(7LJb}I2QKVRms>c{<>?pMB6YkuFB
zTYt<x)+2=}ZJ)`a!<BqbUrPo2@zs^d)l=#1KXf7cvLe6j$6uE}%>I>l-g;@qo$G~;
zOXjV(f48eyeroa$-oJg-d(z(iE||$|oR;4yVZ#|2Zhv*L@AeSRnJ0d}zP%!HzsS}5
z`}sTmX<iZW5!%TlIsIP$4Nmc&GRjp?bX<65wLI#VYhG9|TYmFv*`|=T4{HKDWa||d
zxt(cIczdr@H~#9n_^utC;*N69ZkOu`g23E)i18qm>SEoJ-PhTyd*wQ1>lKZj+rOIL
zB+?Yp_Qm_1YloTG)cbp0w!dj|U&eQQL3F%p#;wkyn!CK^#99y5S8^ZqmT&tfvd8jo
zHRt8^4OW>B*LkZ?q?#>A{QTTwR^{1^$G`0@7nyeKoA^oAs50xx>umG{t>bl%&DhQE
zAXxW@_jlv;WeJ~yf7VII$7ebH{MA<0f0XZf(k10)!-~4&*86$p%x;>q`qG5`dtS?~
zKYn+1?-Ng1e-4AI|Lm)u%gVc#e*Jqt=jyt!-0;2SJ3WflKM?9MoRJmmT+kq(u#lBQ
zK)rH)%M;&9MS*!Ao-jK3@Fyf!9ay$g{N|<<?`ffH?(Gh{wd}3+d-<-M^~-YfH@&+q
z|9@lg`#F}g=HA>{{N8eZ@{#NOb6h?@_hIDBJ#Jz3o%hj+_pdkn>OUIsVY1DIGO79Z
z>v)uTjhElrm3gJ9f1Q1kZt8SJr97pNK9|!D%samN!k_nc7x<npdA-*^B>8c+x500-
zZ|@D>zY_5fQHuD|=(!{3#{zEc|L1d-pUTLuk)G$NprqJ3Kj(}?%@&sPwRhyQ$|E$-
z1wCl}ou=sZtkU)5$}{JC53S}uf3#WuYGTCeYN1!>4*&ge@K%b;N%du4a{09FEPk&!
zU$*z@r!~42Nhh-fg7)bf1}xaH@`2zImuC;QyPLDS9!Z%L`qEs<(nxy0%@#qa;s@H9
zOEtMZ{JB*da5Cs`Qoie}(u%yZaep2?5WNst!!NPS;bD4rT$78$yv}9u+xIuVKmSj4
z(v!&N+xGr^HhW=lN9*eK`=q?5>2Pk9=5cd#`*2cy{)26|^SEd7yDb)czvpw`>ALzK
zhvh47*MFXU|3Ndq-2>kx|DR0uzi|6@_mz<Uce0H+7fv{Iy8oDx_Ac!!>ne_>vYs`#
zGq3;oJ!K`em>X})&i!uJ4h&h(Kj(wCYoLa%uB#hcz3G{c9}8Dp&EnzZO-xB)QJbup
zVE2=IZCLlFO-9>YeUy}yL8s2hSc}cs$v*ic=*(mhQPGdzx;r`?!otLE-MS-gY9v+b
z|Eh@9_p(LFiwXW_dV9YF9XWRF(>F;;$%8YE(-&Oc`8`fXUcUd(At#NgUf0UHk2W1{
z=ijaSNeQxlW6m5I7q?wv`pYt<YHMpjmk7Sl*uLTEg$n|+X3t&-KKuIAOMPjOTwY$A
z+hN^*x9;BUy>%-pB_$={+#E~2)}p494<0CFWoIWENW^?ws=?LS*{PwU<KpAPlYf8W
zL_yH_RZ2?BX8-tj(7gc@rc7zMbm`KB?$fayZi^j#eR+=^i%~BO6lvYD!$L$vL_tyU
zU~2vBvu(eARh5(&OwLzt?YMROwxFbB=cP+QD?;9>?w(^+dg`UsogIaX@3Z<GJAS<I
z*OyEle*Vqd_<491Y}_dL@#9C(4#=2yb0uE+D42OQO_yIJp#5;4`yo*-le#UdWRrjS
z)YKIiTzTgcZTI_)@s}?j&PS)ErY4@AraR~D$&)8Rhbn(O#I66~R^`*F;fLG~EZMkG
z(7jKFbF1`o0S=ZQU)R_3HY#jz`hM@jv)TENcD-I_t!|LMA?w5YY15sbowrr3Ka{(9
z+pnY3LNpHRPut5oRYz2Q&fo6%oL%KHmha|&7gsrD{GsS-@`8i<TCe%dp55zq7vIa&
z<-hm7?-D1;ZF;rRr#e#J*!-Sz`?ss-l!#e1qR&=LOHRC0wZvWY*BfsGgWJ77Hhir7
zlX5TqeD3YwwQj!?9^7BQC-LW+h&`V!$k==-vOV@k;mN!FBxTo%kLsHPW<0AEoZ)#X
zBxujC4>C5tUPWFh{blD~^r1)U?B2&G{B7;abbcrAJzutWX@+p{l6}ula768YmCiAP
z!QtVulKosWzQ{=*EYR(C&}4m*=W%SQ|9RI_LGQ}1o&IMfzc&8+d|}6jk5}b(N4A=%
zy}V=Iarb*@(wd_`tGB(#xv)j@!lzXEzCR23!uM_BkjxfZ@K)xyy18uYU8BFP@-~V0
z`imFNl0AEC+xO>JEj~Iu-g!R#Ue@uI^;;hNzQ49mYY`K}l!im!=V>18<7H=lmVI-+
zRKOlpX{L)uichWzPX2J?Iiq!)L4a;V{~q~2d{gX?6^pcP`C9HQHM?Wl+xj`zl++G&
zc!=En&9tb<>u>Vw<L4JYy}R77=vB0Rg?NOLkddJEb0L?fQ<Rn^7`E7P+^*<8oaFSs
z@%zNWv(Aq8W{nOC0vs$%jSd{~hw@dMU_1o@jur)jf(rEv_a9*_MXqn&Osx~v-#KB*
z`@4-(wr>A@HO)ZKL+OuNoKffDyw*$=8&<|UuB&_;f3?Z8zpY?yFKhVcA0+d3LEumO
zvyRr^Lb}Y1o7eq1b=9CZ>O$>=nKcsvq#kdYHF>{;)!Kv4@7uTCwO`k8_lzvhrf2@D
z0<IspwN8Wxt@(2`=UiFrcER`S?j6^PD^gq*$i1)ffy%x;t7U%Av+BKecb#^3mNiet
z|Gb8e^$)ImSrfA)@5;l=(Wf44xVWNvz3}a>{ce}j_wsxcV%Q-0_Q$7pMdub+O!Vn!
z5&Ea19=|}=#P8qVKYy=YNOcI!uHZg*rzBJ8+FAbnr>uXjEc)}d?tjO0AEQ;<ogObg
z5ZipR?|k1}|4EjYK5PEseOtHjt>*pHf9&Q(eQJw8;;pwN__{#I$4Q=CkHj8!9=**}
zH%B7VW?tmqt@n?3t7&#bcifNt#OcCxUppgq-d0v_q3b^nu0D`Z95GiYTuV#q!i5V0
zPW^K_`}&S4_uB|%nOju;|NGtXa-)C9!=&SVvH`1qGT+wU`z2^i?CxpX&%e33x$tqX
z`KNCiqt;eD?lre5oyhROyj)dTKd-85x=)d>C-=IYS4xe(`n0b9wA)1~@owJMUwX%m
zxw^Tvd4CjQm~i^3hrj>vCRXl(pHHVJzrD3pLr>2wDQVID$yfh&hOIvO@$vD*%{$H2
zdiwj1uZcYKWP!uQOP3x^>u`2-Jh;;(sN7(-vvR_#d@C!ffUvM<+bTF2c=-7jukQX`
ze&u1o4&68=pF5l1zI}URf4zNFR8)-J>Fn(6!cR{;<33K}zWDm9hPJkI{QT^P>Z`AI
z39I`p*tBU<_?{G@S<5coyxFPj-pBH#{D|<ZS+hW!IIorR`~2Z$W@diz_USzDLJJwt
zuAaz9$@LW{TX}eR9)ND0i{)-yvVFU_d!J09_a2rR7W!FRrQW`MtM^-~*G<NzVnXPi
z6fL%9#?;i*j6A-(Hji3)`1v0nXk?!ANHzHPyZig)o10zkH1Rez9Ez`(YPDGTx>#~u
zz=p>Ud244(mHp$gp}Q5dCPMG`pI71gAIVJi`*bDPf9IRe7v1Gs&;A9i+G_g}Tcfr8
zUe#)E#@zuIFJEr1{rzq3??0)pR~tmc_FFPF+8^~k=Xm+W#r9{C+gCmijG0&)exQG|
z(bp=QT^~~ScTA5tQM>f~qfa_{g^O3}c*L}?J$>(B=}&$?>5r2<_vQRmKbHIazWp}&
zlD%%?UY~-WRy;cPCSdnL2R+e8N9UjU)?IN@MQk>6bMl>Ht$7ZY&)t9f;H6>78{V_U
z+E&4RPh1Oo-pc-FyI5Vra;@;$EZ>J|X&)yvI54k`|N8ju)!zlLriz`*OWG-r{V(9r
zrI?4yOj6c7n`fN!YmK<|I-4T``ZK$Jt>L?UUEbknz4^n(zV3Il9vKxBO)1rly)7#D
zzGa@#|9vsn-ulk}X3;s_$EYN#`F&m3(Ov%EeyJRJ_UnDz+*1+Va%bb`)GwE}`DG|`
z?WJ|T=-mArmG%|4>>sI$3+#WAl@j+ic>gUPHKvIYuHXM%)qkWq*<wvv&-bmr&c-Qt
z#_Z&by#Al()TQ^WE_+fYH7d&=PUQ4|XvzdDx&)*SEkDBv<AF*r$ELCyhBcq0=jZf%
z-|l$1qG>z7s(^x3y<qn2yGz>lT`pCX{j6bZ;3*{A|Hr!SdC(r0`*F<|Zynyy!`ra!
zwnC?;L&?LSBO<zwV=tWB@yzkXtyK%(uPA*Pzhh$c>-Di+({K2)^~|$ma1LkIxs}MF
zV&rmUxpU+msZCRCmhangxbNBaI^N3{zW6;leeVwoi%{f+zVwSc&bLdL3|&uOC@tWa
zRrX!T`HyeTJSNViJ|8<yDs1Tc+k9fTTI<EQ9hSVu=i5pb{8zL5TP58h#JH{^Q!%@`
zq)ldX-q`~)x8JhN)u~XBzZCK9N$KvRjdQQd9Ew=|`~KmX+hf(I`CQttS(?{+x8&{O
z^*+bW?hf0Tt3Kz&4dagTuy>C2Pc>phRkzHR&G@s0y}Lf_z^!#2yl?h~?_bRQI&KF4
z!jOho(Sx2Wm7jOZN%)*wWIa*P$>p@`3C}Kv!ZMK~PVW?+s+*-hEO@JN=Gtd7tyv}l
zTtAp+3n!_Z@Jq6vFWaof)3=k)V)Km|@flNmTAshtbXvl_aDm-c$?DZtU&t6aTIV^>
zaq78~BB?ijy~~<IKmWa!H%)#$+jqmQztb0NSe+zM9%H6h_c8bQ?YhmcIX6%7{`h3l
zb;q3&%{-F33%5KEE_o@n(Cn+D))Z$|Z`aI2Svo#@<|u9}T=SkgXZ6pe*XzDY-}>PC
zdbQu}CrYeO9%U@i<T41~DpX`xZEC>~F|SJZTFRX!=2-cPx6Rt~qCTljQrcYk8)Wo?
z*UTkZ(hIitDf!K6nR7#EjqiR|E>7c)ib<1xgzm_G_rBJu{i2ZQyZPdKxHjDT6nlLC
zhsBTVog6qn9u<#oxh1O(KF)mVov8}WzW)CFt5&VrkZ`bRg3SM|*W-$BK3{HMs_*cv
zkzMY<xw+Przd`3B|G2uoPW0L#wui@7v3jjJ`P`3fhF-vej~_x0Ta>vqCEBY_i}Cr;
z$x)!%bn9)Su*B&zXTD_Fw>mMlIyJs|lM|sM2D(Oj_ipJZUGJm!1dPqh+D@JF(uv)5
zW$pbXd-m95m`H7BQLQ=pu;9U)o0}tcO!ymHBGl>9G-r;?c30LPEk(<?ot>R6il6Z$
z?+#ko;<V7g#f2ruOuENS`AXK-$r;_&i)_S|ggO<3Iu(ALkC}V;VZ+g+#>0jGYCD%@
zUb%ifxu!-&RrOA1<jR#R{T2y{xGL)D@fpqJaat&#HknhZ_t?q!S<4DvUD0%LcULx=
zWSiNsEOW}#sfO<i7Y20f*kN(vX_18t-;1wR875N8U2^C8wZD3mr4zU3#^TS9@~f(<
z3cjuR9K-J#7_c%VKtlwy&+}%EguHxv)Y`ILeLweI4qonO_%6KBq2b1j8^zBrCm1B;
z<eYhFZ94lb=pM9dYa$=_+n>*Nb9WC64So7Vn&HUNql#KuukLKkGn%;|Y;~g1%yVBo
z{nNYH;ybQpfvP%5Ctb*PV1Z5-0|_1p35kNLYbGWp4mx6>6RG*@7nWz3NX@Y*JakgO
z(V=0<5)~IWx29#8FG{S`8(G>9H-dscexFQX;hp#S#uKa8`@6-(RB&AW(d3eF=yG|$
zj=%mQGCEGjS@Nu`tUlZ=zyI-DXJ_X@{<;s$)3;5UJb7c~=d_&r`{r)$KbmxK|G%&L
zpyMFre!ueXaa%lD!F@&G$`DXv-T5t>K4@vv)9LYi2}yh!B5Th7S{VIEb?&XIDPR9e
zGq>?&oH^Vv>4>7^yuPI;r2_?y%f#=G{2eXx^5>E4{aWn%4z4`-`TFDt1;>_vz8f7b
zDX!-o6YnH(XuSLRcK(@azT?059hqTipv2kv$>&ef%V@plz1i-4i}vK3vmLi~Y<AnD
z!`nT1-GMzVrh9(d?Rp_PCv^H^Z}B}_cLyYFk}TNqJ2_@zt-4ja&x*GX#DhMtr+!Vg
zxcNxumV~sX(;6q9&?y|nMxq_likC~p*u}S=@8?~(=i{CS0mbtLFBa7?DsA*=___0q
z=e1-u=~-1V>ofZ@Zr-=8udbHky8L9%?^nKMGAjZXZ%mg_j?z|AZt>{vKal$Q(S&7P
z1+TI<T7J0l+E?P4#XR#jYr`IQp1s*Ifg|9z-}3u!s=OX9Gue>ISNcY_<?b7Y^Ai(O
z*83M_b)TLeQ7>;LD>G4Z_tD0DIUCN(CJ|TjP5YbA>@sEkU0*4+EAQQrpHKHc5bKd$
zb@9RG+ov9EC=!?1DbU_~Y~Jyktd=)!e7}-;?d|mc-)nTLT54-8V*<ro6$|ThvZHU#
z-^u#?b$LnRSNSf%$%p5Z&nPWs>$4TM*!XK#ed(ePZ6*!N3}b#y_21^>JXi1W5e9{2
z35ExZ_+M<0SeTuD&fNE?&6%FP0<Omt{<qgNs6L24e{K79huUWfI<Mj^)}(nPO%|BC
zU7+yjY6XEpZpLLb@A)#K{Sw#wTjBlxQ16<v{z_Wua{2PRPc~ef_4h*gl|zdpTO5>{
zLuNMZ*tvSaiFroX-K;NsdUx62oB#i>lM<55`<-i_DLfL-<JhVV>IQ&&1ByNhOlojm
zqr;5C7g2r(R~4^UQWLMOzVCSdUU|iDj-^IA|BR~(9#zy!OT|^*Se=}nTh+5YtEq4U
z^V;|S=Y=*bd4J&d1g+qSzyJPsDv_)Hq@*gK^n6<U!!w_w9jxzgU*cd7;lAd)HNiIB
zI(PfR{QtXO{QSmip`+$j{rz3N!mb3vP3HEDkwIn*3qF7T-?(g}O@JOd>(f1@9dnC4
zFZ8cocdvQIqEw6DiT)S*Z9N6uSy%Mc3Ny}{`}+p7DYyAj_Rs??41RkrHSOuuT+^h*
z5KvWaw!DE;b%DYExNlzW3<Yogo3iM3yh&QL|Ips9s|*P*(*G^<Q4(M^E4*cr<@kFZ
z<CD0lO?$8Iv%P)i>EXl764#2<_q&~R`EgNn<&NA^uIL=GM<Pi&^F^DPO`o6txOn}p
zeb4hECU&efe_rt8O8?w;_89B)haS(~G(qOL?1rV+B0paDx7x70iY13N`2X+Cd^vG5
zTYj(eYFBdNSbVfmJwE%$jC=b-k469P&5$=yGCbFHit&ESjXjQ9Qyz+Y-*1ahc>2cJ
z;$CO?s`|decjcSY0{`E<_<`q<(xig&kMaen-|jBZV7#?;>yOVLtsO4k>$hw>wtK_k
zhmz;YCOY(--n{L>zf1cIxEk-o{P^6!Ib+Sq9jxBLW<}d(zkU4U`OCFG_B>U+_8HV+
z|M76n{YTFhsapsO=4t)1{8qNFKa96pVU6~?+23`NmfX3@ez;XIS^t&WDFf>~)^G3c
z%V(9J3k(WslFr-Fxbg4p{QXCNeZBMea>D1k<@Z}%4lG%{n%lik=HXjmdHH_n{5=<S
ztFy1KJ9=klabWam-5ob>-2!z25?)?fD)-YWSddHe&mT5njqp>sms>a*<)Z5+bgTcn
zzI)@rqdfB)IwQ{Lby%3LygUCy%D(Quo+?65o;_1CHy5{>%NH9P`{K=;ma}P}o7?{-
zW@K<&y?S+qdHy_aLE)}N2Ko0u6{FjwdW9En-@3-d$t5Mtcr;&p()8)=eSLiQvNMFr
zfBl&K;zh=qh>eF9*X~$X$*^MW+ESs10a{aMnCHtaKXClT3yrAg=!I9aY=!hX`ujnr
zkxAZ`<zv5+Wf~P7J(oqu%F0SWTKcr+iiIIsg7WhGbN$-)?6FBnOLI~w;^Qu|kO5u5
zP+R-gvXHI)a3kcHr}<a)TmwD){oP|@Wg9w+r_TqUWqqvDM5@=K^p(h!tgkzB|Ni}Z
zA;Uy({bq-U1r`DE?{!q>&Y010=~9r3i;Kap%O<@OCkk%ay7gd=ne)Pcf?Iz6{`Tq#
zN&+09iG(?GWZGg^U+tPTOX|zFdF%hIx%~3N-MeptI8-KFxq8*|@44g0jwRjOQ`ym#
zG{5><hDk<l?$Hw`I3`V+6!AMIBYM64{1WZyr$JZJxwu<*d*8}2yK?2qg5}Tu$Ry?F
z>OOk>*z)~O2dB#>t5&U=bHqDDOH@oRhGXTGpS3qKOcpI##3Xh0$e!7E^V~y2MX#-i
zEcTm{u}oNA`=D?4%#-Dpr%pLx_vgi}nw;M{ADoiKg{{lp6jZI-v@!Lx*!K57=l^-4
zzK2PT0kj!p0{09VyBZ6P$Cl-lk2=*Q&YSFw>%Vm?N+)`oj!T>+Xwg<re}D3gYmH{U
zz8CuEi_Gk87yHMbKY!UpuRnjUD6f##OwO(Ud?tT_xV1dL-VbT7N9rv1zL)On|Ni>_
zlgat%ZT%n4)gSW`F8uu_{!v?#yTis6f*LA?JG8zZxBGqYXfyY}W7-OL*R4Ie`DyvW
z%q^2HZd?3NGR5uuvB}=|4(O=<w&@GeIJ~$!?%?_F_2={L+O^qt+aD3VS^j8u@WIIU
zmNyq2wXWVdKbwiM_3P)U6*a+TNlG_^`ONe>%Y_UoAK#YS^HKMI;p4@sKOSX%t2}j!
z&$e#g+1;hLR!>(+@a6n&J@cyH<F)UrKAyW5r#|toXWXw%!mGO<f4IRL>Crb^;`iU5
z&1P3he}(&`-N`w=adUD+^r9m-`JKZ(mVRJ+7PTuf*|q-Yk>4@L|2eiba59MGdhx%z
zWz75LUm>een7YHf12Kz*Iy6N78%U?tC+RCp*<!$_>3#F)@l5vKyWhhO<ju1yG+emk
zh1$38;a?+VfBCJ5yxq|GIcEP}?$h-rMJ8$PGPGU5q;@v`+aasG_S7YuYGR23{t_0S
z1ljs(o@}~*X}=7cYRbQ~S?=t6`h-vKd8XJQdS`$BvW0qE_WiGZacgGsibiF5N13HA
z=Y01&#BjDx&~jCLzHE8G-~V~7hhOc=@Yo?>{X9rTZ-3wBxn(yl)<38%ssAe_Bev{B
z;QM*o1!vlE-!!*nJzC$DTKc|Dba6T#+nMLxGcUf{>vEt4)ExxZWOJI=OcMf+bb+h5
z#A6F{)7ad7#g#61FVNZBv-$3Y(EeNE?~+9IXC7Je&h@W1f6|h!-H+zlsPeC34gc{Z
z+d!~m>4`nlsu$i*G+q4gs{6&SPfxFTq&hicwpPKjpYlmho|sEm{mcI%|AfDZx4cD=
zD<!|GXJhR3GO4zC#~S3KFPjw3FMY!sdntj@`@+<-8SeQvT`t^D*vh76x;ZNBRgmhU
zOSS$>K8x%-Fz1W+BgNp2+&WA2o`1WZwc+6r?#93CI2)8&XMQm0+-Cg2@m1{a_6v3i
zPeesI)vOlt*8g53yuS9ZEX%fSEw%v$H>RX$7d%~5aqinUM&)-E>)7sxZtR}U&~Vo8
zakKN^9iM+1XGj}7`oHgf)3SR9YTk?bM$M74;+U=c<Nnv))_!H%RTDPvt;(=}_jead
z`!0J>h@@OGY1kijr~AIl-4;e?>$>6}RXx#L=luQKcsB89c<%bgoy@NjN;k0I71a`V
zR`ve+dn4-<f%3C|ZPRz3OgkX_`})Jp&-NF0?TC1zmb3b&>iP@a6NDa~dvw3@X>#Tv
zshEki;>o|$&(?oG6}Q0BbjS3GJd$24OpM#|?w;}pxRSN?#}ncA+OOG~y1Ke1$b4_+
zw=0;rrtG}!cLO1(pF6(atB(D4b7OM*?QdyT<uNl`EKUZjxcfo7`;yg!`GS9zJTG{D
zDCNycA5qI0Dib(ws0n}nz0=&q)fIHUIp~%ZE-o&M|H}d{+`ZeoY?<2jUtKPX7I68Q
zn(Xis66`*D;?$|4({UOsJ`J4mwm;7weeq(&Wea61E2-1d^`HB$>g(=4yvVhCL)uxX
z=}M;W6a+W~<mLNSy{9SY>z`lw_RY=Bdk#5$et!P=uF}^NX3sud#m~XQl#-sF{P0k#
z-|gSOe^<VJ_T-6zot>Q5Qlac?YaHX^<X%@!Ihhi%Ek{z>@t4!Xz64_vlP6!Q7YD7}
zkaAKe?4wYE(}vVff7ZwBoOHb`C`f42rcDb1G(bCB&&;!(eRW-g&aoy|?g=wyyx3A3
z^hZTRf`_fAZ=Sf=)YDHRHYTwyui#`ja^whTiy>%FP{n-ERSkFVK7Y>Qq9ho$CgPxg
z{>+@{4GE2tCv+cvXrVqsILFG$YQg1~=W6>pI}dJ3Jsoj;mC;Nd?eKLayYBI_G2gm%
ztLf3}k_Q)~Lnd(i`MrnVboO)}M=eFg>GK|(+kNxz_xta+?KRE5mhkS*&ONn$b1WL4
zJxkl3%hnXIw{yw1ov^h4&6`0-uZJ~Wm9;KAkYLbqK)Ec(Oxka*Rcml_wR6#*-(K?@
zV~+fl`LpP&d_}=|BfpQ6Jfn`S`tZ3n`(xSL%NYUFAOGx<|9o!xuV%x~3URBdcy9aU
zKYg>=XsY$j>*8svrzNMp`a0)rsd8$?i`}W9j9ZfR`s0m#p&IY+pS`)<B#~E4J^l~p
zM$`W@|F6&CdoyR}ZVMTceRh^j?Q!ecub!)ujkhxAb8<{L`sc2rn&_j0**A{LHF92@
zz#hNq__p=CBaeDBG%RamHeLMVV0>0Un0;IM_pgcNM++SOtj)QWxW<*=*FEFNx+k4M
zOX5$($iKF-U}?{NwENwi<96{8CjwnmCd@Dm3)y?=(9L=0165cU((aznmAd)uEW@u;
zJ6p{;&Mnam-kA5^?#(Z|mv*P_sTbDixCp*^^!ML^ys`z)Ul^G9J~TG_Jf-7^&Jq2c
zvo_c6S<jjtw_|qbo)n?ge!a)c>lzymTU-A2cr<C^j-t)}``CoNG@Pz|wSSybeq&8W
z&0Eisf4|>@LPcVibinsV{TJ&q)ZJF?b3Q+BJJZ8=Jr1{PilRillp%8k3IZIBt!tJE
zq7<jutNFHa$4%bz%dA0J@X#vx!#C^g_;$~%e)v^p3-j9dfBD+--o0`?nVtXr+Svt@
zcl@dHND{s&ohjv;|5qx?oLNZ5jC<Dozq+^Vo~%nTi#@U9*Kz@OW9I%{`>RBmHvZ;Z
zbT2{fW#hKJ{K~vm*XJ@fD229NN%d)Ld8d4M!%VeF-!j;Hzu7kT*ez%{<a>~R&nr8l
zo`uG5uCCHhY~A90!&R(k{S&?utL|T9-K=KgqN^9?BIqO%bG~lxjN@xwtd~j6{j46_
z-d4EF*5tdCeE$2Fhj+}h^)%Bq{GsHSbEnwV>Uy%MvX!=6)lRvrxz*nT&UbLy*Q{f!
zUd=52qGFeCzm;iyLyf|O?nMRJ7bnko%lqo_kFN_?8|D@Nx3anRJO9qtt2$pKqy9cz
z6uqS<^x^7l*CTIh1f1y9{P^2&`qG%Q+J8R99JS2|kS{-d?cX}tisgOLJgKg)N<BiK
zR6m&?p>T9@cU)RX+SM8DA5&l3+inuo$!hOku*<6E*yrtc%cQ%yx+HGjul*i-BWIgH
z#S!1^Z0#+#9;n;DxpPuh!20Cf^80Tmp4E-s=Ae`)UcURoj&&`;9KtdCEo>$w{poDj
z^!Q%(4&n1@S~cHU!j*Qdu0AWS=actcJ!zwatE(%hi0ta>syM3E<e8kj_;wO&VPT<$
zh6cw5cVW<^ZpDq#MV@74+oGGyYLp}{H%=6M?)BW#(lU?x=a1+Q?Ta+d%rZUgDRVHz
z=wn^HprByh&xuo}JW)B7wE1R*@C?naLx)<qK{?;=VZUdKlj7rFveMGUFM}7%_%-+0
zvuC?>O&*`yImbAiPjBZFp}2?q36EsN#H{v9$7m=B<t&>wea#vjj@Eaoy*sV+*REab
zcYe;IMM@`9{(NRQdi1EDk|HxRv!nm2<(X1z*PeU7V(HSQd+OH*XdL<T^Yh$oTeohV
zSg6t9F_Yu;=4z+6ZTCAxvI=fj^=;)~YJT=CZH`Ulr0wT7rJfFmiFq?Iw)~!={htrc
z{W-s87tGu}!9%6uljpNN^Dbr_`S$j<t&lJ;TWDyg9;*|RW1f#@*wXt)ZvHF%EnTtk
z6Qf_@!<82neDu5f{^N~(R}F68joAKGSl;ZPD05rcwQYB1TxyW{e5}dc^7fTwc7Luv
ze4Vguw^+so%QZjtr*2>1eSB|OZScd#dT(Xk-0S>m&D!(-d!6u%{rB(p+%CzGv+gyP
zeW-ZP#xwZ6#kY{&4cj!8S~~jq{#JkYovz{}dGuX-GuynXy@Jbc--$kKFyqaSpV_@X
z?(6UV^Ky~!)wNb7@~QUA4=#A{%Ot?*S#{v?eV?<R*Q#GJ=r!tYRGD%_VV%Rl8*&+|
z{+--AZ_1ts&W&^a)~Y=}m2&Rys>&Rp87fnbY{)B5x81Y9X>Y%Si=(OahR-|hy0<01
zcp&zjqkNM7UP+PT)hq9&9JpC;$F}?A-sf(=)%6`NS2X>OSe?(h;^oAoWl=jA1v&2=
z3I!Dq$zR>?ZgRDjdGX^(<(5CMw?9~uCA6%h?wh$xeU0Vg`q$s=S?-F@4rG7KAXusj
zFNuVG`nP+-Cj%T51pagsF0j3#SJ4`v)xPOV^_;hN<M(o{zV~-QdHdO}KL2^oV`_SR
zv|DU?tsk1@EYMJiEmBVZe4$g{Fs%HB@oW>`TXJ!n%jYdRq2+ezlyA@5ThAt6Fbj21
z;EEBtrQ*EYDOgjKfh*60^=Q!B*M}BpGi3bVHox@$A>TVwXE1qwSA3_kWQuFyn%g&9
zqSP|~cKv;?{DZx*<4{|;n4*>Uxm$Iwri$IrZS=n<oq1tVvcaEKH=}a+u9R+4mu_`7
z$WC)&nI^iC{TAbaV)?Df5wB-52!yjb)n7DBa9O_1Zo%<{$DiKFJL#o`onm9yTq|>a
z%Kew23j59;<f-8`5&e6=V4J4$4%UTxQk}oW&dFWQ_Wgmwb#}R%w+p{Tev!Vxyk8^W
z#)R7C?%(p}e&tSaIh&Mozw(>qjh7!}xJzG2UAT8oF3X&O;p4}TJKpd6Ephv6m95>6
z2hAJ2nHFVQy?DNE?ONWaPoM6o71N10pv82!J!oahTDe-q*w|Q$sw;aRT$y=B_4AYf
z*A3ypbKmLsymxGA(P@w8n7@G~yr@i}{`9Tew+$^$C~3V^Kaym~#l^KD@2*u!dOG_X
zi+KT|p-;EX2uVy-OiE5>eshtfx3^dCH|Uf|Q`4)d`(NrMB$>^gYZtHaNsvpU%gL>+
z*r?6A$@rZ?Xu;v6hw}5iRfM*?MuliSUv(z<e6|7SmvSu;uDfDhU7ekULYx~TbQFbm
z8O)sXT<}k6oD3iPuixj-yLY-M9Wy=C=Aq)0mbUEjwtM&D_WyXIC)LaL`0;b$HB-G*
zlah8k=T+<M?JeE)%vVkLN><R(zu&YUDK2Z8zD3?=UDN|B!TAOU`(&+SzU_Rw?Y7Of
z>eIU0cZe)5dVZtv(8GcSn>QP$9N#}-_xpX)k&%%-Z>`JU9eMF0<Hp(8l9G}I!Qy{@
zo`3yWK853t-=*}7qyOjqlFX?1cZToVpXJTl78gB;zGl{Gz{JJ*+iLQ5jUyW)W|rBe
z|9)-ypFOJkHxsYgY{vCr#oU?tJ~8bsm1^m~k2>Z4mz=To;rF<s>i-sY@%`ClEYHMs
zV~<hi=D&*%|6P&s$>+fJhYKDSu;i_|XPChgsVKmpv8Qpbh4XRNqxKory?uM%d^U5P
z-MoL=y4Pk-myhjxry&sNG3WRkXF>Na3s>_D>)vnq?0;T8KH6jA*7L&Wn`xnMd-g}q
z!wWdgl&c?duX}$Ye#QA$%X8;QsERmm&0tQiKEFNxfYGyqf3)5@99OSreVg!KZ%N_F
z4$X)sD`zVz&Q$mFiQUVt9D2VpXY%Vk0(Xv^+z`wXhqo!5W;iHqgY%dg4Hg$f^lW&w
zEd4`4$-^KHl{cb(Ykvju$o@W)JbTx+%NMqV6>d9zcJGzs*$35()(QxAo_XNSu;8s(
zN$t;~3AS9eQye<x%-+5!%<bjBSD_3I4l+L+jB+_9cXwN`c<Ax$Vrtlyf1`PlQP@%E
zc>;e9+`aesPUD=7m2al5dDOj=xvHwabzRZ*qdhK)hu%aR7d-Dg9r(xj+kN@3k+OaN
z3@sY3rS*!|=CQQ3GVPrh%b@6`$F)h_M=yQ>Q}{e*-`#S*{o3zWEUZ4#V(0u}^}*O_
z2j_Zx%KUu);@aZ5AEfkF_}0$JJ;m`(tLC19pj$$q(Dnm|s=wBMyRqzO-l6th{eo@!
z{(G<GM!yVf-BJ5ZU-I_xGtEENJgrw0+|Y0BeD*_y`L5rGlsR9lTt2VK>0pgr{{4Nj
zR&({<Oln|QuzR=lisQe3JnoNGdwQ?vv~JwZvh@A^cE3(&-!|^-J?%6*LC8aeN!V;n
zz|MCT%@20V?{wi*QeygUvmjGS-EWRVZm#Z@sN4gSez+<Lc6E1yj@;cYbdkC9Zk~H;
zs%nneb*DrT*Tj2!D)YGAel$g`Ez`bfXKsEyb$&t3zsjb&@8+y{aIRc5V;R>?iQa#L
zEHkvs9-q(lRVk`_&b@SluSM;05m&==zAI+@nr;2nrt<WK3lk=<U9v=F`~PQON}m7R
zv(N6`_w5b_Un?>*-+0c=X}R^iAm!?u3!LJtvr;PUFHKHaSe6|1;MH6o1%U_4X6Jpn
zk>}>d2I|J#2A$ZXtE($_`x|?6bF*IS!6rvHH@0_sCTo^uZ;beGulhaX3;_*pb<myY
ztNGu3R}<>kXf^k@Rn6XK*9~rcar|<^yvg$aPK}>j9jtF2|4&Tj-}kcObn@)uzxFw-
zerA#_?aH~qBz5s|v*psh%IVH;nY69=9x^g?@O_+h{>~bWB^o!^yG}mZ7`~tD-JBKH
zGuHC)m{h2(dZfR^FezoNcS?@Dyh-wlo@1HP(+{{awljDwc=<5$cUrV}xR|S>LQ*`B
zjMd^sSNUJ%|6V%f<f&L}*|*?zS@OIlwi4Snf0K%DJXZK~G@@H>*~AB2DZjc`+^G~e
zxhUfHn`ebQGCwaQ&py^@)-%uY#7#MC^*@h~D1~HpoSAd@o`>~?pGUn9mUa~IT`u@x
zTg(X_8WG@Namqj&@ejPw^Kj;aw|q6BdRIcL_pD<vEczsUZrh6{)wr8HY8#8g3%B*o
zv*cKv_l(m*W&K{+PgiP=mH9sAeDO~?LRo;_ZsCbl{JvK;W_mUCm~!^KP3sl?J9V+&
z?JaX3uerKbL$USG>zMFq-^^$6y?Zq`@a35W6%&0pT#c%o7DgtQ>PK`unB>a;{PC%J
zokP$1!ymbahCi72@O9zc-=`zBD;W=XH1k=nv*B2+SmBuec=1C1j&x_qqj9ab61Zx=
zF7kd}5I+0QmNU&>p^hnca@r3rD!hBK|A>dMf&0;U0*@BF{ZW2e+wtr1@FPy|RB|St
z-T(N=%~MZ11U7~n${T)LRF$zmyo|r3mcjb$zu%LDgPSBYKTBGOa*5P!`;dB#rCFBu
z{Gk+MheO5doH%)<tS+y3-N%^r^wd;PXIkPmFB|i{`v0{I52v%RFj&PF98Zt0`?>VA
zo%#Km&EebfcRXa9eu!&#+1pR2zWF5OMP&%7HXU7+v`MB;u_pA@&LhrCf;3Y$9Z-F7
z$)tDNHZvKU3W42aZ^5Sv$Hn#S+GX|S%a??jIlpC31}7yY6}((JebJ5`5=n-?EledO
zc-ZFHot-zqeCmo78c&`+WxcVObJna`G2c4-`rK-2Z1U$XQF*uO`sK!z=che<_)ws-
zXx_@}tL=prWzI_L;a;@phH%oJ#8-QzJq%UCeQdv7xDe1`GgH9daQ69bE03i?_wGM)
zFe+VRW$|ME_Xis{8ZJNYwe-^4T4iPBx%>3jhP^gV6fK|eYPZ+ZeFC?x+&{K*Tbh)h
z5Tnte-_CE{4lK}+3fJLXt8uGj!TR<5p`mw}ejPZn`)dfJLix_G*P>&;abC4f+;D&I
zPS7T?*LRMz%hy%p^$6!ZDz=&{=9XP>KHl?BmWIlk;-kvP;$+_av{>=)2iNok91JsZ
z|5fj2YWUfC|8dUk`&(sA-p=i~yYJlFIl0^weU%#*n6j7i9*BJ;a_9ZUg>j!FW6$i1
zV`r#d<z8_#+^Mrr$0WPDGJLs%M&h}drEg?emih1(iZXk~u1bmB&1Z7UZ{F4~Cd=#%
zZx)^Vceqsi`<@m1Cl;*v$<*Na_TJVrSN)}gZ&X^XzQ=JZkN1TklWWPrq;uOY&SEZz
z@QJ(mv|sqKUD}QV;_AyXZ5Tg$_zUb+jOjRRQ~THmp6QzEIr}%s!LlHz3CqISp88Ae
z^Xbd!h1+^fWj^0pw`^h0W?iGT0t+-096~4jbqp!vOrO20Dqp~slYhynkR|bj{K?jD
z3l?NwKmFV;c+mm&rI!?U-T$=SH+AijE2Rk>Tjo~kZm+jyxT=#j$?xGZlR0&3brtN2
z5+4aJOyK64v{Gfx)V?1%f;P(kZ-u19zq8`(FT1efU%K?Sd|TelYC9YQ!eW1fa&-3y
zB$cu4t~fkFZOirLAvz9;Qq>n0HM4!YzGI!8JXeO4!LP`a!=l9@+75wlPTv3e>am2u
z7WS+1@t)x#McY1xs()?!vx9X`?o{UcRk8={)8t$(zwkU0q?fuSa6y2;b^+19@t<!+
z%>V0rjis5<+4|pIBg41}9EZ2h+Hz6u)~fA6D@8!3YG>c}*5Aw0>sGuje#gbTcYCj0
zyS6~ad;RstA08gwQ!Az)_og(duB61oEayhUdAr{|o6q0eoPP1not{56%XZAS4_JNm
z#oM>7G3R7C<hkzne(4SD5Y*<ZO{!Bk**V`XbW?L<fX0)YVv8N~y*F;$XduP>zs~)#
z2@e}H4_kAv(q0!OM<*vHAz|T(6DB;E>>%PA2)ZdGC`ia}o=xY)ix)bQzJB`#x*lrg
z%$a(>#Y99F?B8$ypmT$>v-5=vla9`Z{wL0zKK)qqE5}lc9{Y~&V!ycD{CxMUEUl#E
zox+cp&R)4+T0iIUy?b%Xe_Ls4aw<*y@6_?@_uN))A)%P=H>{wGceiZcKL7WfOP89i
zTnTY;+q8c@+oVRu=TG(r%$vUQkdm#f?THg73N(YBaIL*&$$8;&wYr`jUv2I4`)9XA
z=|0}aBO?AwPlU^Mms^UF<dUG5mW@(t!?<THb5;uw&YC8A+_B+<Kmmt{>dkpyufHtW
zaPv_1KflEnL4%WAt_fQA-rw6hJ6I)uQgq(VquIYf7xl<hzcIX5_$GaRZJYJG9fw~h
zS9I@pSy+>JxQ!Pyewn;GYVEOYxwp^N@@?PQUAS8A(8`;i8PoFqc%9qkY%728*^D^O
z^DhJ6e4cNT(etDFpYgQnf1g{re|p;aeW`D)_WF0^R+zx?*bk4B4rXwl-`V5(^WvP`
zg>j!X&pi@Lz7s7w@3k#M!o_yCh@~0EyDK7&+dcd2eL3$y#$>rd*5G5@A^|%rWvA-z
z5_A5lUh{gr5bNi;Ve=0Bol_iM(rnPEGOPOBfmh2sCiFVL@emTdF-2|m$^A@m2UU!E
zt7C(UzwNkQX4?BynESlW`!$=E<Zv7bvRIQg&Gs-eYy6xWFKZpYv>1r)uKaZ`AD({?
z?iXMb2IXRC*Yu1=hLz3g*E^hBw5D#(-Lw5-_U>mF>uwy|DsXb9qx+!_506EU6EC)`
zGg_(rB-3?H?yo*$$1g`DUCTI))>U3uT)U{~`R|%LZ=~n9I2>A&WnJ(@S;FeInq2@B
zM@!>;u|<_k?aZDJmzi99`?mUqw#(Mq+x@Qm#*?EqUsrXMQs!GFz<Ph9i&5I9g%Rie
z+Ri$@EIi<CiTnNZL+4iWCvMO(5iOJL`yf1PS9Pt_5v8(+-Mh|RV0-Xv=?Mj)P3nSM
zzxKE9iBgd7Q|M3ql)Q7kZ|Pz8<`<pyJ4|YY)1&7f+`lMv<;0zHa&?oh+TF~PT%9Cp
zz}V2UB61Itn&G92JK?{?uWb|ex8vAct28lGDWy;SP;0_{_TZlv`|FNGDehXgj?cRM
zoz3@~^F0r|d!%LgX6N&HhlTxZ1Xc25itm<Q|G5RUeCo7z0+Wx*S=&D!4%^A5YyJOq
zegB6G&ir$QS96+sdC&CB$~mLo!`6DCC$_28$ccBM0aKZn;^CPc4hQVan19sUFH@V$
zF5P{!Y2G}!FJF8@&iQzFI7CHB1qB6FxJLe%a55!gXOZfwSFbKy6N`Cx$}=lFdtuPZ
z7_}4JEKDNe;)~bxL^oWE-?C*(!ox$Yduks&ehj*~xVbSlLSN*(eZA4w_r(@67Il9t
zo}HW9y=BXm2_1qyw%7NmNqztNb>XsQ&+eoz4CuJIIsJFaXQwq`t1s883UEXm_dBSh
zsd>^f;!xV=hoHNtH8mZJii$4$S&%7p_Uu`|+jj&FxkN5ryx7s(d-TSQpBo)qU0Ku4
z&+9#N#%KNduPc+h=W*@zeY^hh%O)jIr#Nxzy!qafPo~JtXWki8_s*)=LgvEjuN_^F
z{Fd#VF>~_Uy*F-@DC%CTZM=E3TYT}lb$Si=ez;XtS=s&jk*pKB>B#!B^0&91ZaTm9
zdfe-+f3I8#(TUq5@$~7_Ikn&3+&nCh!^Otc%GBEW=H#-265bjjTsGfsB(KRmZ~J}D
z<b>cIy?14{$lmMyu(!SbpYey}f_fp%zJq^`oQ}BN)@!@L^3Uuw^H)6(TlzKi-)84%
z_SuJ-CN})E@$5U(7@^R5RdAo@)qRf^9QOXe#qcb}E$M1ZS)$d}b6x)~UZ|6IefcKY
zZx-9Rl9uHPJO+UhiZ?n^oSx()=-;~VPxg4!FY~`0+6n8Hir<?c7RIEeWciu%(6)W=
z`gECuHN7`Z^?Z}|{gG3SjFbAM84TSI+cffy%6o*q*{IKu@Z#gYf179X81#NoP?~2M
z@66fK(cyo*BEI|jH)h`X8@l)HZQHDS;lyPw+dkpolppzidNLeGH}}G)5nI$BZv6%4
zfpfaBS)*XWqN>K!GuyNBjy0CKJe{&>n`e^n;jjZP8dDwDB=Aq$Bxz#M|84U&*5(sm
zlw6h-cduq)y85TIWA5IjjdzXAI^M<V&;RYi*|KJ8h#s2?m*A%B#VoP4r{zknmL_oU
zt!8H0SZp*uK+ECYRm~OE>o32rD^i^FDa2)arC5aV*Y}DnVy<2+?<~I9Uir6LIJJIV
z`?lg|VbcV;G;((8h}uWYK6LZBgKvh`UH?goo`|Jc+%_)WZ*4Y7x!B^il)HBGi_Z6J
zJofT=PhOvtD{b~|LFJn%@%`ee5B(;*ymIw-%5LY=d+VEetY-)^ywk1~GYm=#{aPD)
zJMiBA-*?glMISU=%=Ai2Q`?qv^U#fV1r{Hc+y6be@>B5!;W@FL(_56K&GWug)^{zc
z`2X#CT=m)YOlqL}Cg1IPt+)Rsw`$}`@&C1Y4ZNA0MkU`SKeuLx+sMCrZnTV+rKRPX
zNqOyUZ3ZSLEyn5R6m)fYckbM&=jw1{fd*Ic^K-3UOPxwfw+26|GT3nY?TS^a4yjI$
zd9-Og_=YO41Fb2)e*H=?nkgW7&^B(F2G`7)Ggqunm+x<h7Fx4BK&183r63vWvNv}=
zAI;jjXw@pNxpU`&cJ$QP6zhn3u(8c~ZhS|yxWGc@0;nR)F_?W8x-?K|jR03GsB#nG
zV(nKwzhdRe!d>%?jEoc}pZt?{KiEY{(96p!ATqM@9cW47iWMsyl9E7IX*DTLxOnBt
z6P0%hgH}3C3bE&O4Fp~Fc5$)$d0XZjGwH0XtP5AKwjMg<q@toyVY6&&#5r}hZWpDF
zqw{*rm&IvMZc=D`=CuFjp91!sF?|;=e*P>QoO@0sD0JaBg%2*?cf}1dv$*n-)-Nw9
zFHb(&C2CRo%jDUanUBS1o6Y8puldNDKi{(WnS!<T?d6YSO0S0QVN!d@;d_~JzJA4n
zM)ru~+Nr6jphMA^s@}Xjan$7h&&QMOm4jps-zwWP{r|i#B3(ibifQqSug+*+U|79>
zTTXGrg~j=9VJ4r=JDFN5BBg%utc|;^UUBTt9gROP&oObZyxAYie!it_uew<fi{<fO
zuMW(Rlyd&Td8lR59Nv=x?nd`-yU+f5Vavw;{9F5_4;*5j$)qN^`jMjlgrpjc3MR8f
z9P_r8tWN*@*oiaJ`#X!*5!<@L@C^;mILa4TbomMFcznd+vH|b5-zm2(E}YX!VDdTA
z*}ArYQ?()Fq@IWO?X?DcEpBV17*aefC#V+o>%!aIOo?iSdzIah#+4jqC~_<<3UK<C
zkpFwfw9?(`H!5;Ep1f(yd)Qzx%R2E$+KwICo&K&G-A>nd--v#_Wnafv_W6v*jnj8$
z9Fp3x<gLtckLJEq{sW6PFI=9(BDq>vBDZz+r6#QeA;IHwuOv#RtBDkaYBDiozBxL7
zf>d6Ivg?fcdc9|N=5^-FS#{njw{m(L<lxaa*~!XP!Cgs6LDR44(Hf1IogS@UD&Dmm
z|Hi1SHOr*2Z1VJ$jCa42ef+i7#ddg2J9X3SnG#2>?=jtoxpj+gAGb2y!5_b6&!e*X
zazV}`JFLFf-HHCilRn@1u6*OOt~p<X>==dj9^JkmZ{Od=OYh7~`Yd!UsrK94HQ(aa
zCCR%B%(=O%R9i(T?dx^Wxx~D@yow((nqF$eO`0*IgOywCM~bqlDl2Fndu8w)CYR;@
z^N+oFvEshaWckV`g8Of9vWHwWRyMGSR8?eB``_q)pv8ZWv)*)NH8nOV-;Co0!5eSp
zym;}#Aw6APNLV;9BBEo4#QEn2lO|6Vl$Gs$e7yf~LV>;HP5GX_KG1gb%E~)aPpi+g
zF4tpYXRkb(R@1sHbIbPa$=B9I?)iJ^^5u&cE*$vv=VQp41M(SLqo#Xan!IG$vZRNg
zS{k$hNhbny7nXXV(blNm<l}vcYHDnim6aa8Pvx|KcVE01_~rY2@fS-qxHvh_{Ny(K
zQf130Yjx!2x}cQ-F)=+WR%p!sJ7>wtm7II`?tO0Oy)<b0^<V=JKR-85PtL5YtU2p$
zA3W&D!^h{eGDJyVpTD!SlhIS_{oA*$$;pp*o@Z)gSi1C0(xrncYHDoV;`(l`uC15z
zPv5v9aq9Hxg#j89=FjiHawUX=W!>c88ME5Xmf1N@dB5}U(GbBU+;3SYtvo){Z(qBz
z;is3;5AVb(wLE6n@qGU>&~?<?@7GzcTD9s=()+jD@0V#hJXyWq>5|_2f8Ukc-QGE4
zhHbT3-maHw$I3R}>`9;ZaGvz+lN!o9T6e^D7Sz;#TR%bG`uyAE+IxSDR<(cIefNIs
zA{8%C`dD{rXZz;!jqmvXR{6AAh%t5jtz7xJ@Llntwpp8XqgE*~snsb(={e2vdbOo@
zk%q?NBPaYPCi{BIOcOg+aP4Tpg#+&HH@H1mxI;~f*Og5Q{Ch^Wzc6r1XDq|q)dCz0
zCGVu04!b!UxE^Q{3ewnNCwldEle(Bf@56b;8~Tj*=WqL3TAm{~BckNa_sJSv4u{^r
z)&e-4kltRfPyTnc>ioBoysnNa$@4dFjP6+=yYH;vt=^i#B$-2+i47J;vyAJ`nXO}f
zyW_`wccdI{<-p>DlEK+Jly(XiyivP9Ir~Qrhss0g7VQZI;fJ<J-aM+M7iP5npXTZX
z-M_xr^~|%BVCr{re#raAG5oLS;*PUV*PXD9Fg>P~FsVA#=tz;`8k>W@|6I&eJw7-c
zW1q=*-_5jKHGF0elb1*1Hvj!C&k7#Dkbf2UJ5Sw3kVzvbrQ>X`%PS+%M_f0wL%bKc
z?09x|=>)g#!cX<Ho8RO<xcP1K&bas9mk)5yFFSD7DTYzGY5A&I=Xx1-&va=CICt}z
zSBtWCm08&G`)|H&<OzH4ax-ZOXU}7g7Qv258WY8%yOy4m78IX&Was}Kq203S^S{2j
zQS*UwM#b;#^X|{LZj4b%k(cje4f>OF@$`ZNJ!bV^zXVH|wwhh2vD#4h*i9#P*OZNW
z_wSbn-Gt0xGwU9B4}nWWIB1ty_<@#XnK`$&@%r2STyp;Ss<mrd!(Q)hNZFw<SJCiS
zpiXFNx>gR8&*TrBGZ;WOH{9Ty;p24KgpG~Oz`y`}o#-r6?uircysytW@w8}7%ub=F
zPoFyex0aTco;Yh3*UX;kK4u0bB_+@r#b?hB>`N{wD_gW-!-VhVQCd@#3=IXDna_MY
ze1+xTORuafEfFr(RjXD>?Efp(%ckx>&&Ao9`O~LQ6DCf4I6eJV>jjhEef#X%9=N%=
zu`LODx0Bf)RBylj8lWLkC;0ZoyLZQKZcaa6yG(<tTTGX$a|N&T%$YL-G(=XcTbI@$
zy7Fq)imO>JuC9va=Hf43zN`~A3S51a$FX73B%%KL<xH+lPE28Iqgr3R%IfK}+W+|F
z*Q$`v(1i;ZGVa{D^Te4mPxc;{4W87pXQ%!$uJ#>Oc0apUCMn<hGtKvFts3_X4;S(J
zLlUgkON1EDOzVE0Z(IC~M~1IGeqJVc!?j&_T;<a9$0PSt7%C|%H|se)*EaEGcQNo*
z5O}b1`MjjReA{zxx4nCpw_pBql7iEbe?Daw%I;ZOFlcn{7xA8ScmK5h?{C?Dm<C3i
z?3#CY#{VhZiv`3d_AJ_QG-6VXs*2OQuXlo*s{>4TT>s4c`GEO%%e>FE?^@p9@veNf
zhI8J=r<+1@cAlwDJa)dHchO4oEsHk(d2MT4ZgZ^7LC4{q>6=BqhrdSM+xq2U6tB?p
zqek1r^St<1HFVnCJG}La;Jd9Ql}SI29c)n+)BV0%a=HQM;`u$XKf2C;^KsMYWl>G3
zH{UA#)$aE5USZ+(_kRyQmyZ9ahtxf0ncl5jgjk;^z|qn@H!~v8Rw97uo!5-Z8@cvw
z*VyDeVaFr3V`aNN`}_Lm^EbLLbkq=4c%Suc!RkY2Gd1p<(aSs3ZV}WnhxcU0pC!k`
zzu!?RWHkPeEtIQn%y1!VLt@Pdo=PU;2yYc(r%;jBhgL#M9%{$3w_hloAQ>tXzTm*8
z_%lu~?^-6jU<^30YyUat`<$k~PVLlYJ!kT7<8JBW=iBT)hN?XA6PV$7p1)jxYsX|>
zS&n{{xo2M7{IOotde6Q3=(GBUNpDK;8uolpJNfkY=Iu(#t2#FR{c?e^=IXay_IGxz
z=<Mk^qTFwD=+?J4o6jfJ*lcP1by?8NP$EBKYnEtS#Y5J6cJ2J~-?|%4u8ZAWvrW*i
zB`QEC;zo|~6aG?WyNk@-t=0>fX9)OORDaWX^X-FJ_3PKKo$KrEi;9W@LPCyss6BVq
znwkV^@)bT}adUHHda=~FY_}|^j^31dI_BHi^XJ{&-Q698f9Z;GS5;R}oHy^>ZGC0s
z=FkHz{u=4KKvnS7)!~b`Zx=s%_AHO$<c}W<uUxsZVCPQBrAwE3cqDKw{*-7o`{MQM
z<?oDrFK>v@x$v??LPn<LVn)d;{mCZ-LXOCsFH{uZP!Q`*+<sf~kPw4`l~vcNQ(h|S
z>dF89{Iu&l|K;n~g}Zj$%DjDNXYs<2BK2);OiP10O|!2pSiYQHS6BDK>$$>pC04Sl
zR<FKz>sHsKNka4g%FD{SR#xu3{PX;|b8c>KZT@9{dz}^@I5kz<(88kQ*|W5^37scX
zoMK~TqoSh?%iqN;S+e2${-4eVQeN2|ta6|KYPb3OnBeb;yWgjA89(-4uD7dj8D!FG
znoi`S&1--Cs=8O!=+F?lI_zhSOrt}?ojWn0TjFwFCp|bOo$uo5$(dZ8oxM7Gk&&^e
z;PF4|f9KafJaDTgdZXFnu=U?eZ}R+ze#%_;P2<CcP6OdX-Nv$2dp=~kuejUbaiDhX
znI6N=-zl~FjDm%4-oJSrAH%R`$ARM6uZ0wQ1rM*`>|<zMp8awbUtVL|lAm|Baro$1
z<vA*BJhb;G%euNWrG!I#XFn@HOIM7Y*35om-}etkJCPP!Db}D))+qQe=RCf1@}ASo
zL+QVjB+E@@+mAlk{MX^(2BXz4e3U*NuAIpi;3Qa-caJOJ3`6TW{rEOlYZ<2XPR`$c
zsdy~<V}Cbvho)`@lUnBKkU6=|={M@x-Ck{(us+d$l2@FJJBts~iHyl|yX#{b?<Fhm
z_;mGXPg!F`gK53a!EayLogTziB$i+J@q54Z$A69g0(LVo7)0-6-lwE|V$09gh_`nh
zH+U5K2-tG+SWC@2xIa3MuOoMEYxEwCAepz5bN3bJZ!>HzxxARGF#Dpu#O<|w#{bGb
zHE!@c#*r>p_apJh@#DtZ-rwCV&dx8#)98MAe)YSZ$MwtB?R+N1!NPQp<>IPUTKi>Q
zUs&i|w^3NHr~UovdGQxtcryG^VQOS>S~wxJ<;c{A&IlbhKR>=%vu86uop*l$Xfe>*
z7q4GCdwOyT2@Bu77p@|dcym*#Mdc@zU%#8p%Vedboa*cCCrzGQ`Mc9a>B;lwyM4I6
zO<lK6Z#t8jr>ExxucZdF&vtZlICyz+85tP~$iBU8aa>wSSvhiY>CFeipB^finu@Mm
zxl%$-&MiAzyREHlj*DoIoARmCrwy~O={$M*bZ2h(^2-Z1ZMw8}pV3Sn@9BD9Pt><M
zHS$WEG0fO;{A`->l`PX;yLZoJ(falKcj2QWoI26l&S)R({P(YJj!osImvd6m(v+;N
zZzo4H1cZeh6X;G{ykUcYrKP3ZZE+5k6DLkMR8?8Av9n*icCGDU;`5)zbN$*kZ88E~
zrEF|``EfGC0Z5ZHar0dNPhI`}$M5Vc-n%J0Humkc_d!`%t8RZk+!`R#x@3upimIyP
z+OWl2w@xjznS8S4)G4ng&!2;u;ylv9t_6Dp_s-hYuYbsDo&d*vTfvLFZW!Fw`?vqD
zUw6WO4pGMP_xIjzZtx5b7hiqiX6uq=%YONOc{3|}-OMs3wR;^ZJDpaBJX&u5S2KC{
z;fDw0|Nn4b{#@{&WcOW`jSZH^go2b@I+PMO6{_!Vw@&+Q@$dDCuP-i||Gc~H+9BOv
z8sb0y`3Yz~6caPJ-8rFPg=LU=+yAQNGt1YiMtu0WU_$JlWFdcz9S1)r$*&XeVmYx}
zjkWZB*{{21w>M6zVDV|onvwnT6`O2^HE-9_4UQ$#WInlQ9%J8`?8ou^;&(~Q+lwxx
zNaS8B-WGqO|L!-QnJc~t?5>pAa+l5PM2)_f*UscUcU&b7$_A%yZ~3?H!6oCT-NK*U
z|HvTiLjJ?tc|;97Km-{sN|Z`4mv+3pc0tP-tpumYDd)en7QIu6(EBK2eSXn~@PpHJ
zm}Dkfta-!8T_#+9VZjOh=SRiAyfu}ueH>|&?Q_w{Mclwu;D<-#=h_p&Gfo=*`X<FA
z^Y@5y^yRsS7+7K%9sZfF6!2o%5X~grqTVa0oUB{E_1V3mZ!SOf31_7gaLf?N^Ey6r
zyL0^CH%ZH@qNUUBPwQNBdPe8O$k#%GQ}vqH&9+|gI%)YL&u(%1_YTSaKUhRx_ulFB
zxL71~p-PcWdwWOJ6brqMc|WEXt`@tURVQiiQK%vQfQ#bCw|6uv&i%deIB3C#7mLCb
z1l<gN?F;{(UXsN;o1xawApM+7&b>V|H`dnF$eg$R9>Zai<P;ckVb$f|&7rHq6irR9
z>Tf%eWGJQ|*YoL9(K)-hbLXyDzyA1}o16FA^_@&PG|#qr&pmsYm*Lg(W?0L<lu=;(
zAg(mk%h2we%yh}#b;nol+_^I&KYza2$^OZUgd!s&XBemV-R^wC)X2~+rt9SD+Isp)
zbbU~Gc>9qfF4LKWZr;3^k(pVjY4w;}Sy}l4sGYc@`JZN&Q(>W@iV)`%uT%%2!n>{-
zBAd8+f6o5#qvFW%<A)OrK=om4Z0z$}8MEAKYi*YVt@QpV?k~W>0y<0K&CSh<V#d!|
z@46~YbWob8pryqX85s%MYE)YK)$(8~=!_Us(}gQmoKW7)%*@R5anhD8ChJ*D)HX(~
z-4GSq?f>&vbjiYmcE9D$!NI~+)z#;>UN-5SHA~84X^@JlYGq3F>Z^}_e0=Oz-yXE`
z$Rt(oJ^RAnl<kgwepLEl?@EoSUK&%qBzoPpY}vA4@#4cTt@HBo+CsEaIZgzKJXO&-
zu5NJr=uwpfA)Wh&CnoB${z%^;zfB^Ci=nYvti9{*?()ax`+xTOo0Wlvg8TQg=rTTd
zxqSYyZvA~6&56Ide10?^m#?1_>hbQfzrAZ|X(@-zEIWxcQhpmBXcXSrB5LsR%C*P(
z>UAw_Uq3e7Fpn@TxKPHS@vJ&*ip$H*wflCaubmlf(<%`0%U$=zw^H+cHik!LM#$wH
zJA3ExHjSHSWcz(vg#s9(z4dQRkrQE@d}s9}#jb?;w=aI5x!`Tmx$?*_W<1xkCkCAP
zXC1%AQg(S<=Ev3Z#kF_kDf=uIb2(z@`eKpM6TR=^?p+bzSsNZkz1w<XW?ya$ccIAV
zomx{|8icwWZ|@a<FLrV#>+v0rj#O|bd^}Q9`0kLg`ythkq+(HZx4=8E)EV9GN476~
zJimI2zt6)Ujpwmq3jK&aq+-d0nU+XxSAk`m!rYg&j+HG8;q%N9(n-Fje)YtpO_sNH
zlAG7u{&~ciB`K|GjdqLByV^Hy-?DVW-U_526)c>>wdjPz4W5OZWd<elUEkj;x4Gr6
zFtu7GK`C^p;#;n74)-UnvhC1}IC9I4bI0UuPcmEm9QoSjsomg7&igH*#iGQ;dYx5G
zD^5z=?OJMQ#$T-sSGRlDPhswCs@-+YAmLDg=<n|rzP)9bW_NI2!j$cXGei2ggmmM-
zZRDE4;P7kd#})VQ9lceyv3N-ykNy2JvnzQ9FXSKl8JzS@TmR2ASW@D-nB%Fgnca)`
z&M({+{U+^&?&6-eNr@~=4qcd&zSy__Z|v=lVQ()>7=GJz?;!h+RTI)&&pW#QzaDq{
zTu)k<_573*Hy(efto=53#`F!-F8b%oIzP@}6;q2nm!)oACimP>Of8mA>Ur~jKi)Tm
zziKvaEPWkzEv0Do*|z8N>*p2kzY*~*Yl5MnVa4;gpC7x-^=oIBt2mHuzr4HS<fWzF
z8_VCv?Y{*&nj5q~?4BKH5ryZ0l>h(!u35x?dFHcu-Ss^gWhWM1W6|F@Wm#rVpV9o<
zy!ZJV79Vf6(dic7`MYT6ooq(oPM4;pCZ;Rb{q;Yt?(5_0>FG(hxX87mtH}S&ltmgk
zF*^i~_sM>KY5le3<Hy1+Tem9e_iF}KDLO3_`1$kaiq)&RSJ>aZdw0gy|2M7Qe^{~V
zOMm_QFDJiv&Mom!Wf9`=bXc{hK{nt((~aM|vajc^+g)~d>+W6CN_BU0CAqWcXk1eK
z!s7AXcBaqiFFW_!{}7aXb}w`0q?XT>^KAT|%_}}%`TU;s_j|?Xe%IZv`Bu)ya3RAa
zackldrHLK^At5bazLbQ7gd9lvX<D&((<Y(L&d$2d-T;xOiUkLre{OGa3(*oakvhAf
z#ruYbpC6lR;EEM1ByL^1aG~MNo1Fbe>#C}%0s;dcss&A)GNt9wqem;aZm~4`s2#qt
zGI-*&X>GN?zwvT{I@8MTeF}DV_m=Ot;Q6J>w(QM~hiYbvLbL+I!k&HKD683VG)Y8E
zOv%<(w)*?K(&{=H+bR*MUN)tPzvt-nAD0%2*mN^zL8jG$*9Wso>+L(IHFz2*1ulOt
zd?J7Qd4~P>8LPgEY`ODbzVF0}<+-nl81Km|E}qBO&GL_H#*ga%5}a@D?UlZJ_pXOW
z!o25S+Vl7Sy_P;#I&X*Ki*Nq!3IYkw&&{1-U9R`*_sydz?pzNm+{DDilP@lE?MV$@
z?pHdy*+O<(@!q1RUNHp+S)J$G|9HThb8AaxMO$CMF1Fbd1SX%0n6^^GrGMwt()i7X
zPgwldeB^oXamzp1bMm`<dVj2XS6UPHSx9Exhu-$gTda#~8HyU8-`eUV!QN^hXO-<A
zko(z!NyU5SaaWU!FZ0a)dv@@I?dHC|w}6HD*n{S$haIms@S4;r#r-V_dfX!L$#TQ3
z!?TwpnM^1O(^2tk{9W+l@Q&8b2geH%<$2ae6rGH<T$9QhckQFJS=mOe89ux8CUeYS
zaX6nSd+Aw)T3F}&6Y~r*SNJLJj&M6K_;<q_snZs0r9Dh)3p6@}jSX+a376b{wB+NO
z)HQWUX2u!QxkV039G`t&Tv|qP_mAGohu)|^+cfi`!OH`aE8@y!_6aDJ8tK$ttPJ1q
zZQFwC<Km2O4~rfXK$@{OP*X(N^=)xjBKF+p<w-AdlSK>|89crGE-<M%g<k5^5#h1W
zb-VFpuTHAkhDzqj=#;c(?N8eb&gx8a+8wju+jeJ>^A93C0w*ka;uwB*UT5u=$tJIh
z3L@q(7>V7N4Vj%Oe&^Y@pFeJYPhOCf9gy27yz_qat2Y%Lk6RM6?aMvAB3OM?I+do_
zpP2V_$FI$17xbPrJb5<1D&ggJ$0gs+L>zfoZ18)1>y3(P*2D8!0*r1PmSfPl+N0~(
zW4|w+`|pGG7dO@DwH^;oRd#zJ*-?6pMO7`$Bk<;tHwhxTQPnp$J3m$NKJYN0VB?=>
zi~LjWr{3z>x+b+!D{bML$u%`^GC{ciZTJ)W9%*%3%beRa4;RffxW#@UZ;f;BHm0e2
zZ*ScD*L#NS#GP`td%vzpeJnb;{c72?O*6KxiF_{?Qs?@wx##PW8r69-w(70;H-Fw^
zy?vVsbmdKC<DRFKEB&^%u-*K}^GT6qa#?bG!Oj?S#ooro3!O)Qa<xS5sW4pTGgD~O
zzdr{vOcw3iCucO1Cp@lFRn1@S-q-U-7P)pGcv@t;>E8TPyGmad+^_x4diVIQ(tY*%
z-|vHl18&H^R6hFc?eD@D0>A(MR%y@vT5!SX!-|dCDVI`%m^*rYuoNg2{QP=7p1-QT
z{cvM_%g>S{M-2M+{^d<Ocj}arySux```C#GGE9<QUt6o8rR7w#ss7RQ7(MaS)YKc>
za;1BYo!Dc4<;oQWTid(o7pmRd*s`*+?yv|sf%cnx`t-?du7Imb;L4C0mc^jiK%)}9
zH)YnhZrz$NbLPw9|2J+#_{_JnJrlNR@x_b<K`Yx_sz6JzfBpKy74`o8`{VO$tM44~
z77`XVEPZt)G2Yl~sSp!maoDrqi5@D4U$uAs_)#&Z^jhSNU8S!tRJY#DaZ68M9{-(h
z^2wIi-DNxfnmsMDJazhXyY3Oi>8Jk+UHuTgLi57D^s}>Cb)&cOaDLknqi14nu5508
zeQlnPPtWYRV%@As8~=Y+TF#x-`q;);QLOte3*%qGZ&tFCPuB9yemnE@k>J&T-?uM{
z>FDJASF0@a#y0KH+2X~yt`#d^f3mlD|KZ_bi=rnSGJOhHo;#h{e!s4}{C@59t#_Ul
zB|bjZYsac|(_r@59}nB*_gu5oWD@h@;^w}1{d&9pz8_4{+w)pOv|Quj;*PjX@LRri
zEw4PNulp-`_I8E`*R45)J3Bi)e0*en$w;5xV<(xlLSxP2ZIW3Ant5i)k$tOJs;$g7
zy!(Bl?`hBN|7M@L&v@)pQTbMR_?5}w6nTf{cLuArir%>Xm6`9`AC_5tJrT~kH;NUR
ze%?B9t&W@P^>W9pvlaCj`VarHyOEjIaM!f#xgkS?)039<`|jNAeb2w6+dkIRoYPpX
zg3Flur%a4>eDm~uIek+q>k_x_zOZ()V&KclvjvtSn<gi_-I2N~Ah_r0Q$0V<=-V}%
z{Ex-d7XJGDfs-vIe$ts)9!v~<^{4dALO;7opL%yXRp;`Ql@oWHuwI=nn5a_!!tR7l
z!lamU3L6Tm=Ds|0p4)k~<g<Gp?p=QwXtO=_Wp1m*#GkSHYO3ZLjKb?8*cNJaZtN+u
zN_d;<dCuu_L6mQgU7C#J13ST(d?q!W&UFk2F5PC*Y;NFW@VNA8v08%DfsC@#D)9c7
zVjIT{IERJlVUN;`9)4xk;MavGjv2E5*8Fs8;aVQQ6sL*j<unqrR$D3t9b$RgbUBMD
zT;;2V&?+IxvJZU$N9S$5esEGGGegf=_nE9d3>s=@BrY?liI`j6y#1&3F#r4oCtg0$
zO)T5BDI+&xZ$kI|w=qBBBp-3vFi$Mj^F4UX`dedJTik^P?FSDIeLtn(nX=RV;(>qH
zZyMY0e4{7xtDO1NyL2%J&0Uo;ee3evKKnPO?$X|sDbu$$vo+LylhMjnSuPKqutnMR
z35+v0g_O0+q_Y_9=3HWPKtS?iL-W_FFZ0S`|CATA=fzEV6*zrSL$z4?gJ;vVBjwdE
zF4%gVY3@nJ)+5DTF)9xdPE|;1Wx1zq(>K&-bE|%`>7?B2^!h$A)j7P1;XJF2KO9&W
z5Oj09Z2hgOjknFFpKf$)SM(B_yPzz=K0DI$QRM;+zkq`*T!}VCA;FTTGcL&e-DLT@
zKkbN(CWHOu$-;ML7^m~C+w<vE#%#f&M~@x_L`8MYwJzUu?dGOb?pwES{}t1-5S@Oy
z^}OBhGug7OPL1mGYc4H+;h?f&b@i3?RetKde91PKQr__WTRb;8cX2tNLQI9Q!NSa2
z`VSi)Jxa>Cx#_6yjs%kjB~}~r@7uj7v3m0S`R}i>KWpqxoj$!W_x84h3;q^7DzFF$
z4{!hTr)K@v9Wi=F#>Roc!Zp)E<0Ev$GPXvoxVo=7;9Sa)B*RaiKNtS^@Ni-7-Me=k
z*}2_k{rK@ikx`hzK!V4P)yGF|a(jhmO^uD0m)C*B69=R<9tv1<v&{5qd-Eno#=fp5
zBf7kN`}uN?-FN%$?k+!^_1E-+m)hjSUteA-R@#G>2$q$7+i;sxtkI#NQ&@e`qDSEq
z@64Mg$ImFdGv=LIQL2FilaPU-#GT`X2RYc-nA;CGhG@yYx}UZ6(8Gcsx^)kVcHTL1
zz(q;0<<N<<y?rLDX8RggFBK?u&)87FaijW9z2T%QSFQ*umT=4w;Qy$Wz{HS!Z4GDC
zffUfq>8<zm_Ix<B;MTYHqut`kA0Hh}%)TGrCvPto$T)dpON4^!l5my2?C(hzcSuW|
zK4mKYpx%9c#|GDVH6>p>*R1^4e%oyJWuDo_f09M=uVj5!j*mST5jLqJ?gEqA<w;_j
zrd`cAzAs^ahqxr8`GX@-C+B6&y}j)nqxPv!A`gsIR_&+>6SBL1ulL!!7jf0gi?`hD
za8dnyqttC*(h;s191_=79CFn=9aZ)9dG3ur2ORg`5;)GaG3$BFu?Ju7sA?t(8wB=E
zf6!F!6?vNdRZpDo#4UNRUC$@VK2kUAmOWFyP-1O#wc(Ao`#ahkP91(CeLV5K_ruxK
zB|ERI%XU8*JMZzOCoeY&9Op`Smn?o)rrvI|eZbpY-zMBVek|jguyl?s-&L2ig{G--
zmQ~+tghO_p+Ea8aC6poI-J15(2miS}Gm(~L^=ZjUa}>$vxca6p$xps6=~9o=F{7g`
zn=h0f*u6qYv8JF|V3Q)eOi7-6;-rZ%qRZH5!1SQv<UNB+7q7od)eROu%PyMI;P7V3
z=NrG*B)%7BI1}sJbGvobl7`LM9j1{zx8ELPwD7SyX2f7{Wux_~qrR~mU59y3@HxGB
z&}n-#_Yf27lMN}oS-&<)&lQc@|NqtXa)WKclNDTEo!K#Aw%lZeBck`uAKk(FW|94I
z`&`%ag5T~lFof(0;%;w^+|%?ZAmZ0gpA4_R+*Xf2SXw-nca8Y+%p_)4m6gRFV{KQj
zn|pUgY%R7^yMJQd)=woGdaX^`H#WDun*H~5n!QZRrx$GA|KC6N`yx3*b|#nck_ZD;
zBT1{jt;-sjzrJ}SCO)MqjbECR<EKo=&xPlgz3r8HYd7P~nePgk@trqUPItc|rxv5f
z-eb1*cKnv3-V6^S{_91^s2$rBQD~%g{4D3HyOt}bH+vgeo0-4rb4cg)*^p(T^w3?c
zqfkf4L+r=JV?UqIe-ElvAA)YZTlIE+-7ijA*)#7u)g!lLT<j3g=bU0&y7+qKZF#dd
zed|tK^JsZ%_n^SykJyU|UQ0E!w78Z=3NBr@j_>#P_ur!%Ty?}2Z`op^a){^Og$oxR
zs5KmLOG`_;k(-sReADZ%qUzCFzegd0%@fbPWa8#)|K3nD{d8+r7uSuq`}_V+@k%{$
z#M_OlabEDOWrYt8FwXGVzwdvyi_(<o)14J0tecuVJw5ZD&wROKj-JJ(`|tNNEWiA+
zMA-h}=bwz7^LfN)zPbL<%=a?m&2?9^?#|PmC=@5Taz~6wUwO5-v(#CO48?u7ZLM5Q
zi;IhEyA*S8Z8`aNy97t}wKX3jk6*u$t79<j_`Qd2O4FQ9^yXZ6eDK}bHL0u{jVCDT
zcPubHb0a3K|L6IP?&%B%8t2WAIQ?wtS_W6v?{yVrx46F9?Y{Y2M%zPq4_kqi?_IH)
zz1@|4GtV#mFuVKa^}~x?U1fh)9r$_q(aoeUi~W{d`zEwpW1+-xou1&|rPge(eCz&}
zzIo~Hull(v@SE$&2V73}YCiMD`$MgtJIkE5TX*YQglNX}?>b!8^KFkssrh#w?CLGv
z^Q}<pQi|caA9Z@q_6PL5<gXN8Ae(KH|E_K4_2P3~+D{gIxaD*0?-NPG6LZen*jfC`
z{Bd;a&q*^D{9U=I_guHa#6MNAwE*X*ttu!xP#3A*Id@mX-t$rKlM<h;V>|XXW}*mF
zYQp0KGnRbpxgA@kz2@(mY@;fDvsLQzg})Rk^31>ZX1XW%s1MMXtkdZiGM&h|Q$WRL
zBTr0Vi;JjJ&%P@Dn6hUKV*7l0cVvpQ+*ziwm*LZzm1~|dheq#xm!D;MD#oF3!3oWe
zxB0pbx7wsj70a)Eb54a}!P+})vs7Pn=m#tB`;)Z)twM{Kr_tsW9xFWcf}N+Gded;>
zM{Kx5u4%=}^V4Q(Nr*gFnen+oF>j@v{L0NYS_5;~*v;%qPNY}=n&$YXw$b+R<bZ?6
zL+#HW{&N3$vv$gSA)mRT?b+pL-Cx?OZ+hMrJ)@;Ke$J!K|2H-*^Xawp_hD*3fAD9%
z@8L=Q=acqs^K&ZHnDg7o@R7Q4`rAcwO{~8EkpCdW6QjufG4o<6i(&NKige}O%{OJm
zmpY5E9Y6YT!_$swTi@)_%vy4!Z%@NJm8k-phM9tIFF)Lr7|ve(ZQW|MKXOd(PFRO2
zGtR#J$n^A!PkVkd=S@ETFgf$w`-s!!Wox*1oW0oQv%oDVCgq;tF(oP9YO~!J&rMSG
zuDKSux2iNC_xI-c_J8|buKiii%02P)H!068*DOM0c=bLM={(k5a4X?MJcEv^D(lXj
zI~N*gYJrycoS$cFcT~!6QGiB3fWXWHuFEfX{`yrl|7(krVo-4K;Vkd;boGo|)dB*H
z4?b2rD5@8|@b&vHDb5=??`}@4w0VENW!5aI7hiuZJfE~tA~iMD?z?nuhs(QUnfT{h
z_U@I9jop7v^J9h0l<Cu}w;11AsB!A8^<1r#;z>I!zE`fBC-<LKth&1Tu8YH?M~@s_
z4Q_oYxm{gd{rBGX-MeqUEw1@<Ld30C<^G#Av1mE&kW%%-S)ctma#bE>ze(DBvq`94
zMn>j{`TdIX4D+W<X^}KeW4ZG!L)p-<(1)|yRjAjkxn;(QF6Au}eTxI*Pe$#_dbD_=
zaoUu?i#s{X#6RCEt?`k1Rw<~In4I-!=ZPRO<7pQcY}}n(dmy*Z?2^ctgLfuAdE2|z
zV6)BZXCkWtW*Kifa;wgA5$o*>rmA5bpWSAhuwy8&6nV5+>GAeSyIWG<HSpEw?kyB9
zu3b2(zo*zqIpO%j;t6Kza^CjyJGJX)uoupmur=@XwYZSF8*etBT`a$K!Qs<YxlR*>
z%w?iF?kv?@U~wi{VBU;w&F$$Amnm~E)U=*xk#bJB^+asdvo+y6WK8;M5ABhwxhAjf
zuqsi4IrzX%eUauzRdV6U?X0@??eSCMCn`2N7+SH4_4c+uG%!40Sj>{7a*oU9Vv9wg
z%oJAR$kXgvwLd#I{w~lg^7?DuvS`5x?Q|Wfob`-vljMV6^}SE}I{z`(QIA=|Kdd<v
zO*le5FCtE>R_GBpHjSMTl(k`1Zk>XkNBhQ|TDQ_zdM;aa{ByQfT$iGlT>0wf_C^0M
zq*>^y9s6{7p@mFJ%%|uLOJ$_qtY}{Ob;otH2v#44Bhz%6t{p%0%~Ry3@qy{9X1x8N
zn2==tCGo+FvK4CQl63rcf8fjL&uP3XFr&f2r^t-$b~f`Z^-DY6gjt;V$39~&m;aeL
zdrxPYHkbXCno{`cf1{AKrucz_3%-9B4_mIyz^mgIlC$OCCGPf{obzV94xF}Ih1LE}
zH3Nr2S@xerDjipt3Mynet}=BbvwCQRIn8_5euITKXU}4$U2OmBF5i}0?etCcWXJ3i
zZ%j@I7aD%=^qld}!7giGmizaGj5Dls1Xi*Jq#RLry(s0#v+6kU;CCmS;<qx2>Q{3u
zd7|grxGd!Cjro&QCyO(r%$t3pq9>P)z0BrhT|B3{ldAmmI+MG)))DU}iS)!zX?b=2
zcEHy_<0`(_2^q%CWtS!_KdSKeO@+_zTt1=YM)&tO2wz{YQF+fyfvc8A9+MW$cYSes
zu5E;&dvgzq|MM*_OBuA!UwiPjS6RLJcYph@!uOMSJY42oU(|5?;9qa!g7>$NN6w9#
zxj-YKCWz;i)uG9SwziHfCXsgE%JR6pf9KTP{=j$6bAQ)H9p7pFp~CV<Z@0_!t?*sk
z`hM2E<7cKE?MY3Y#T_tf3rDq;`H#EzR3pokLXXMl_%$CZ?|omLV}7&L;MNV+>KhM=
zeh7S?A-keEQ$J+M>CY2q&Xl}pCtvwQaQlLkdQENZ!<UwN+isKYbpxHW={(<`UxrUz
zQc_azwe}^SStgvUtgI_mCCR_ey}gY$H#gVA^W*)McODiz=+@u&Axd3MjZHkRV&VPV
zJ{7Af-4!pr9piF>xA<~e-j@wzGH}1$BiJ6I#X9|T>*bd(8P;8YJ#oT={l@ivetc`f
zv}et7d;azE<;%^s)!!DZS#xIn?;1BZwyNsti#Kmdmfe<;mYz6wF0bAFYO`lOJv=7n
zzxl3kimkrdwQrwY|AM+EYrW~GeM=5ruax%u@_qOD>77U4BzteZ*|Tfcu7&4CToYei
zSt-Er=X8+mEQ`N?&)l{wwVJzPO$mRMo{mn7&oP_tX0sM%N`<{%&*<dyJWgw>liqZG
z&bu#4tX_PrTF(@vZuz%T=!A8&#)S+Mi=rndF1+8lbSdl4pFizfIb!t0qoShjY*STN
zZ$EqP;-O`8_wM*yV>+ej1J`f2=6>^jxrJJ4VQV59pU<m4mp%9D>hQ<EUa#k0ad-Xx
ze^P3bzwdl=T7SRIijQA2oD~Ed7GGSjR@bO_;qLPH#}4zeo11@s(9G|&_S>At|9`z+
z5AMI6zk2nm<85({moHx$ocMGh>BBxd$t*LIKhoPp|2A*T@q6`j#^hZ*(NXrDD|{C-
zF0N&;zP10*oGYn4PtC>b8t1-^Km5kv*HyWG<pXOc-+b@SzT13pc0oy>J@di<V@4T1
z*6G?+Nt5<gS=;^F$$WkO@jrIoc6%Fdc=b~`aO=kqtF2*g)?Qp_GTrj#fqeaw2l^IU
zNt|i4JzN}|6mVB;-dDNasE!>wPV`9Lm{js5WM0H~o|d-vy8^28KTEm3n<R22pCjj7
z$}?r*#EbJJ>N}^@c$g-s_=Ps<f0TWc^lod?-BouN{N2HqDc<|_`ul@htIxCcC&mge
zERhnNw#JtG*EGi~bvOBP_X>)wmE9y_cx9*2lbBgN3lG)icob^He5teicYTZGT+w;2
z)jrRg$Fp!!rOnJDvE3Wa_1yPAkkG%}!uj>KxR5%5yT2ctTi%~|>FZ3n<AF<r9(28b
z{^+!J*`ntg_zrZcXs6qUx6C<u=K6zg>Z=|UwfwhRbZ)ZaoEe;}&HfZuEo>{ZycoT4
zV(0|rr+2b1?*1Nq<7*vPL6FEL{lBsre4pPRxOJbe_HNyJ--^$|-LtoG*jDf9mYU~c
zwol?v#Ix+fvpu*NcI2dedHbL5W2(5}wB>WEWq*CIXZMazc>j3Plo+0}E1T3VD*bSq
zA`ofl1fN$kC_)>6emr4`Xpa}8FvE*KsivzNIvoW2=VZ@6@^Sln=C@zo)=aK@d3Qo@
z`nd#FhPlyp-)^?;%aeDw+@qwi(e?QP<GbHCF56MFB))__`{#j=v374?{Q0RI#wZ-u
zBU5R<zhUwJJ;Hw7^?XGegU>l%3+-P}`q(<-|3CY>x5B)$_SdnVjo&Zyp-yCa|EA}4
zi8`xm|MyE+?5f?dtWjLqJtomi#q)ULE1vZg%(E|t)^BCp<@W!Gz2Bn^78gHx>mSqg
z_@Xg+`Edth-?ygLmtQWKKeyq_=H}DSHa|V@9`H5(Kl4QyF?GA>UA)(G=JOZoRDYNd
zaMJzZDjtS^><05ce^<IvbCIof^X|#_ezbaO?6UmeQ?PRLqX|~0jTz3}$m^TcaI)$8
zGN*$IyABB#2Nr}{ajmm@nDKDaZihn6Yj2{LKPtL#<CjMDvtt1hW7fG9N$pPXSyHeo
zW6!>Qtp4%S4@cB}y?OFSRyhAIb|vu@?|C<0?bI(Xd%UVr>eweq;VC=P3)$xVzhm$2
zz}J50@bvVgL{FJ_Kb{AMnEm{IhO?!~g!59!Wv6@V^!ZBi-Fmk%S*{W~_DQso|4_>1
zhl`W_U2klfc>dhC(hT!!ijlL9M*J)I$^PSRzwyPa53(#la|-zK=KV3r{yFa)Z_h#5
z?e)iN?$s2AeOmhCwa>Gj)86}gm}NT_g>#$?pT5{3Lg1pEdHy|_D|I=Jv&?4m-mm}v
zx4?%Bv=356t!m%n9@T03@qO;{wNt>|!)AUv4vh`3Z|CoKEid1G-AX*JLUGBZ6DdBt
z?D=boAN&jz(a1_+ncLFjxLoFajp&RS4`;T7Xtnw+|9s=zmb20#t_wG85O7*(ki^)#
zaM}9x`5s4(gg02Z25M+&HN~wz{ve@(X@=jU5-ZS#(lt8I$~z`&h;V6$bTyohRVXPd
z6JivWFDWZ)vUB|zpw#*A#~Jw&E7_{*yUa0r=Dyyw%gTJ=v^Q^ZR)oB1nzwl7<<_n}
zw$G!ZqVBNxn@I5n1>Zbc=5AbDTbsuek#oJu%j?vH22KXh%-YkZXCkNiU%Gtx@waoT
z0vt?2SGibg?BqE)Ih~*1&)dFu-#)pUH*dy$U%hs1>29`1j~^?FY)bF6pZud_I+yu5
zxo9Re-(My<))u?=2YY&QZrZfzj>}5F=k4-!91(v${{3$28tR{Z(<p6X^F|LxN5>;9
zKA_{=-n};8|C4udgJ)@JX~;7@HNQC>byHby-`?Mqv0qy1U+-%5KY~V#n-hLJr@lY<
zY*Rw|@9TnFvrRrko;|&WNv(5|&!5C!|36I6^?tC(*44znm8rFQ`QFZtr<B&$_LlAt
z;TKL?t`vQ_=he0Y*DRdRw$HZSkmANPCCL9{>zgMMF;Q~;=gTYR8+WV7=f6x5HRzoD
z`Qx9nJAb^DKAy1cr}&h*pKDz1>{byzzc!cS^mm;z6P$tt{(YQc<$r9}pGAfTTof2C
z{PO0P5mR5x;c;%M=8cNub{G8qKbQDCoz=W-)2p`;)hD+#)G$`9{t{7tST5$%{g(~X
zQ{yV5c$WP;_FLjX$PdF9ovLD~f5D&Tx<?+o`f|cjmU%5rXa6@o3J4T8xVW8X(W9qP
zQ|xCv4-~U@?33oxakyW|oWo}Qi0jFkB$HcG%6$8-3gi_tGI%c4@<>ukdT`@h#~1Oe
zUEAuKjzms3?&>RW4SI6-gU+gdmFzKQ_v<V(#qY4C{wulm>6~sh!>!-7mo5|tY`M(W
z_4;Scgy&P7EFbF3w{sV1@9yb-pQL+T_IvF*tL-&CKQ3`IoGSL4t}LMV{@V0_ucy{-
zkp5M(jg?`Q=jREvXOmyt`)E1KuKwQoT8?)G6--Am{_L-ZAAs4ivA3LG243<yC<q)=
z`1EGwMKi?=pR=JC!i>2685)$<%lzEFhoNzf?TrR)k>o$3^-h=GJY7?&W2^h(?(en!
z)ocFB8koo>=`FE1vGZYMhwu$oAqytKqIK0mk5tkaS-ky?dA_pO+*-JP?T1%63Z7>V
zAKCqn)pOVPgz$9{Z6CG&HN2Tx&wTW$^4mYr3-xBb-(26M{%MX-!(m6a36Es|3E6ux
zhVm5)cs?#a$f{#jcYI!D``Jj1DHdz>a`x<1(op2j?G?;Ecb}<veY)GS1q&PH-&sCT
zj5E4s@uQ4+P1Wx6RWf$R^*;(R-1rs|>d<6<aFUt6oUrkd4na5j>X+x+e;4kU7`ek)
z=fQ(M?#oI!6U*=YUMS0Ey!-K&Pd7a)YC_ExH@{n%l9}}3TRwNe$uBG%KV@vno%JS#
zEaVTHHBI^Wl$K(rd+Y4~ynetO$Euw-;|t3_n`BcV)tPp;gSsa<W!yY*%+vaV<JJ2S
zr=K=O{7Jr-HbrIL^R07RXI_7tZ@izO|FBMg>t(%~fS=bBZ(2oZbj@#n^eE{=h09|5
zfK#VVEy{JevGY-vcFncQ&u7i=Hm$Gy`0Mrh_9gcxp4peoY;kF>WUjH(DfQit5<eO%
zJoRx|n85eqVwSD((O*rAG@d+rwrIfu29f3+FEbWw-!A_9`}=a?1qsdPpC_N1qAB=u
z9WO6$-QD$<E+3wKb<^tCXM~tvy?=lF;$rv2jX%_nWf{#32z{z|Pg?h&!P+qH-FLt5
z5M$tBWB&H;?(4F<>Z+=a3JKNsmt4Gc%j(O_^Ur^aluBrpl$L^)`1&RslCIh-cf5Z$
zH*=NnrHs5X@%d-ZpXa}GLSw=8*MX6dFSjd9KALp!;o<hX+cw6&o;h=-K&OlI{OYQz
zfZ*W6x3(QjIMB%auK2*tojdJXmmYGgtJ`<mcHgdDQnt3XYra}rS>4$u?HYLE^k<$Y
z*1<muoW-kjlHFY<vazqPF*UnqI9)$IUY?1e{cvOXy~^Y7zs;IGdt>2axAmnaQoLzr
zlf)LucTbtZqOMWBEI25r=~2sO<$LQ-t~<;g+P`rc_YNhSs%y)4tbHLr;nUQ(+m8xa
z0yrK!=RWFKx~W|HTS;Dm?)-H-IsDH=Jumf(&<c3yZyfe`PfzHY(!Q_n?UY$kJ|&+P
zI6Qr^%IwGjrAae%{Pui~wa)&j`+T|6DTO3K-EE<~3H5Uux7GwL<N3d9HG}0z!?@d>
zQ$K!uvej}&eWsd)NWuL}K4FPd9vYZ>x3ws#9w~e%y6<%CseRk-{-}NMxc2t~;kD7#
zlBbh|T6#EjoO;(?Z25ooFXvn9zrv~(Qy0r`Pk8)RbV2Mw;Uc*=8z0SnUEaQC@5KY(
zj<3E@o6xXx0#nlG)C*HqMIQB*5mUc*e*?Q-^^f~&HThb<Sbki5%m2)!+g<l;?{Apq
zeTh4u;Q4ETqnpnQ7O^PxM1K>Q^gRA_)N!*5t?y*dbn^NgHC%E0z(v_LPj71f=gK_h
zQWpKgDP`>+>DB+I`Cfm#_3vb!ZPyoVZ>r@{>heB%<o;e>*SwY2%XTPf9@DMn*m>QS
zm9M{l$<5OfEj}B~|0`@Wu~(m|-Jd0v6SkNB5NAiZI#TEUoP|i`(+3<bb*b|uI!$W-
z*@#$PJ|Jk2o;C6Ll%!9G<rkOVSIgl4%aUDh9plH|lEpiv@@a?m?h~sIaArvHX3uAR
zTk<2-|G2-rqgkJ&^fU*#_Cvqz9ln1%zi{mxF7JHq2PF;beHv`CwI-$MH#?ksci_(6
z&)Nt28I%|@Vt(tW*?v&m;gq&qd7~P)aQ$zylH=PJzdyilP=4iL+6#7lH^#smqmb6k
z3-xC4uX{1&%tDdYHLK+seQz@+7mFtEW=WgEx|xyTrg(P1*TBvFw+=q`4OpV+!8p0i
zH`d~}<+Oj(mOXfGFO#On!<cLRYs1UF+81^w9({PsKDT=7kA!Fa5uZ**cFec2X}8*a
zvhl0=yQ3RTbq{Byn_SqlQ(FG~f63{!rrbfjC%*I9-T1a$E2m!P&v)K+4b309Cm(nk
zFvHNXQ=X6I-5PPP45^CTSmS#?csC!ucxYwekCbe2t=ThN{gisoJvq=FZ}RAT_@?x2
z_S-GQo>r>&y`82URq`b|(ZG7b0ud!+#}?M$#{tu{*`JFfN^kAyufH>;J34M<)5%A+
zo0sfgky<0N#QWgW6BAZzId0vir1JLH>4Wp;Z&>$^H)c+$b@p7#m8T7qe+q?^)V9aI
zy}!V*o`rc@-i$X^D_lBH1W$jorzhLMvM!HBx8Kg*q_)HL@jCawKQ_mTwt6%#f0lFL
z-nrf%`(8SmfaV8Yw?-{-T(^pa+j#xqmWXdT84MqM|IW6!X8%n##npzhOZZ&d4Dsem
zmxA8hczC;U;s@>GXJ<OMaVDzk>+?@m_dmAKSx2ecLXl%b=4CaVs4XYbtIwW2dt*!H
z<m*;OGkKoRudh3>t<Oa6?|FuQzZ*o9&Yh@m<8M!^)%y3>bhm~gW5CJ~ImYh?Iv<pD
zAAKZN@=pKp@&5Lxwa50={{F+)Chu8NQnFyzu3PID6i@YP-Ll2xSh9qdju^L<we`d~
zbKY!?^YY?awQALalD21iKbM?IGv;AqPBDs%xW&&Z*3IhP&!)#TYvxSOjW=rR)~;O1
znVXxtV*PsepdcY3A)y69D;0z~+gPs5@l*d&Wou<^eeuSP7iDi$g*bzP4(ZpOI<nBY
zJ;7)u==Q-IHzG7dxHwptKK!h?V8T25EL-!zhIQ-owrt<NoAXJ5h0OZv`@>eZ9{%_`
zMsfOS(3;KzX3w5Jb&Z*_XyZmfTU*-|YuC2AEq1J_`E$YYX^}rmjFk-Ei?3B%wr^j&
zbLY*sH#9`J!We~DU**~xXa8m9;fE}x`3bwk4*Pn0b4y7{UAS?hqosufbfxdwFlQB^
z#`E@yk6sq-TyXvM#j96aj~#O}Z<JXWa6)Urk*7t00Rau5wP(53b$={MtYnY%%k#H7
zG4i!DZ@$@c?ONEC>(_V3#v9G#k(7M1=!TDsb(u~=;mVd4mLtcG?aH0(wG_14Jvmvq
zLHKyW_jh+C%=2U}UAm+&)yollc+0HWvoGGc^G1zj%B)#jOD|O?{GQoz+V$~DQ=313
zrSvR9D&_@Gd@}vl#~Z;n1#^v^4t0rYf4CCtU%B@4wdnkZ{PjPY<Czxa@A=qvzI>vn
zc9@In42`HWbFIbC+x^aQV49U~C9LjeQ<%T(YC!j-3;CUIcDy@%E8I~1tC7etL+-Z)
znsR!l_p);zkL|aWy`L0*ysBiztA$%j4m#cz)b~5OWXDa5`aiuM6Q8+U`Ihnd)xZ0X
z&a$#AJ~7&V-p4ztqg*WX;qhnx6RU5BzmUpl=`K@JRAYWRi@PB1m}#7A{G2V!`k{B;
zg(gTdTzV=zK~q0P$Gam@Jlua;TB6@8qyD!hF+Y}m4PIZ{HtXfAZbpX9+*5zNc>cn^
zc;AhCt=i92lvJ-3&vQ_H`uNx9pbw|6Ka`bbKXiHimB)X7t2v%Xue<kTna78Bwyie`
za~ST+zi<zpE*Z60mWxw<WueoV*-MVy@zmP>w=#yyKW=vO?D%yq$<r-W%8D#R()>ai
z9|fG)=h1xle<qLTZl5Q5X>#+ebo{pDB#OWK?Dn`k_Jqy!o5z*&J-MRl_}0b7?~pO!
z+ZWnDzrOy)`XwScG8LQU+RTjg{`gBC*?2~2-oH!HOOG#~o_E;c?u+@syezXXHf|Nq
zKWb|I+<BVNgNSKtpt@}B?HR2FPQJI^SadvY5m?!EV6w(T1J?KLg1)n^{}n#fS$tr+
zQNOurrm(@wM*fTSAKbsl-{Q&6*N)+{W;w;8QMBymH(}-rKVIH{xas$FjpdJ@_b<>&
zi7S58m8!AhweFX9vHky??GN6%U35sSQYYncH>mF72zhfT&35<o#<HL0bvgfDscL*$
z-mD*LIF0+N)RX(ajJ|wjzp(wk^$hE*#OvQ1wI?|&@M~L@pmxRe`HtV6j3*+B^mS@;
zFI0LiF%_E7tIah3=^n33Y8&3Ed!BB;^``QE(X6i*Lf>=Vl6!jOrsI2W_+-{GIhO;-
z8|TtxVkWYz>fC&B`~Te;vxP*i{o}i`zEbL@_Wx5+?b?%+KCW5nVUwMC;O+MOe*(Xx
z{)?+@b+2n%_)uYW2WPvw!=*W*9<w$pDOl$)-+giK-TvSiTldR;mA7x46WY(LbMBQ$
zJ9Fwm9S!b3=RX~P$UU+8ak0gpJ6AVIyDv9(Uh<H`CBT0kJHv^{IZP8L@t=11;OBBL
zLD-=1W^Bg2JF+3OZQV-@$|59Ob*}6*IwG!hq1Z({<hIWRKdIjP<qIEOjk>b-eFOi0
z@BJ69NqqeGMLyu0gWM_k6U`1%KTHxX_usuy5zV?~YkJ?|(DYWZ_dd5eD*gSBEqQHp
z@FDBG(Aeu4hrXA~JG>2l6Zz7~^BU`{g>Q1Yy^<E|B``6tzvBI|G^qQgu&r#X2G@??
zmw4`c@>;t8S4iUX*|vLU%+fvHy7Ud-B_l)e?sS!ek38Sj++IF;Y3ITCb*BzB|L3z=
z(ckH+TKM4KeveasdZr4B8!$H1%kGiCc}g?xsL2l*#bw!ghf2=63U0|sac(|lygTgS
z{O505gHF`&1}*>%QZMz~$13W#+_7BZztxum1!rYM&-m@-Nt!3ZP;ih{T!3*h!vqhN
z8MeRA6v*s(x9fGm`@P?*)_y)Fo&Q5M;nT0z>wohcir!aKd4##|u;cp%-t%>m?e@B6
z{jVMbb$fT&|2=N6{<`46<BtaAc^{l&V?GzAc=Y{_{eM`#F>dess^yErR!5%x_4{`%
zSK5Y!AzFs%=VU^{!WM1adR2EpwMjs5FmtC1=oG2>rRqL28qS^byOFbP!>ub<t~~i%
z^P$2<MNMtdUfY`F3Gd#$6Vy#e+I%x0JY4)k9cYI8d%^O{o#)O8H*PZVUA%ZPv#jhp
z$7T`Njd8bQ^u&)IJsQY)Zrkm*1`>WL()s!M{6DH@7^QYyFRt12c5;Nyv;}>YWo2b9
z{ryLi9R1ICKCqmAx^>$&vn^Y<@=l#EvM0fMIa4D;@G_r7(PIWucc1&j=!JW%J6hm;
z`OAgE1({NyYhGRzi8DPbuvp{xU51bS=+UEbuDp{bPhNQabzpR~^_I1pHy6J!KlUwJ
zsMAG5TbnzgXUV>Ob_;$T==@y03v~U3h{%ByBi>kR6W_)A_T5XD-?(w(43o^D17!>c
zTvHvk&F{bOC@nsB&rip%%yR@@u3ov4v+BRYN(-w7|L?trH%*GVKh@nJwz;$7&)x?t
zo86UMU0pTw^o}($vq!w%vTfU=+4=hpE}b6tYOC(-vu*YNf8V$J9kVqn^gvl(+M~yh
z1EZq4Vt1Fh-kuV8*t0M|@95#1FT)>QekHDSYkzmyqmy&PA1?iQTTnkuUfAQO*POX^
zs^|Rn8#P_)&AHXPwW9LAY{h~vvDd7E_6bc-x!dTy=^e+8zuWo$%57!-U3+cz)J-DS
z#qGojeyetJ2Ta;=AbI!U)Z;(b9%{JFE!OoYq3%~GLxbkyryhNxi}vbQ70WOrlwYby
zuGN;?tu}jO&CfS3HQV+|=hiAK7y1NmXFXqYslh&e=Fw+*406*Cz3J3CW~yVBlBD;q
zFj#M0-8%!FZ4bGFr#{yb(6&~TvM5Y-yTRh~<fY*SpX7PWS$A)7|4t|<Zs480%iz7_
zvrTi3YX0~)k6AJDy<O+h`)#ZKn<l^4Hob7ICGGC6ceDEznm+6dU*7zP&Fo)6RP2r4
zMZDYWqBz?tzr^c(aA9CjVDNNt3^})ykKK8;<p0^bCB5xzxj9|`bz0ow;j5`GPMN%1
zWQ~ntpJ!oZ$J`>lUE9|6M%-U`BvH!YZvFqJJ+tE(jvB2$^pH~^d=p2ZYU6s-vfNni
z+^70=*UhiIZU1&cEKE?i>#$?ZP1g>6?wq|h5~UoTpO^m`dp}Rc;VpZ;+dp0XrbnC3
z1O|vai40aaKkHHXZjtuxIidZJKips6xYhnwQ&Nt~`FPgUgJ&APd(YU&!f8CMBFB8I
zOzXN|zZT>yw1_z(HedS6K3E5bDKW<h<&c5`w@DV&KUaXx(b`ult=Q%3_Uh;MwrzKr
z?=LR>`?~S1%jFgSe-w(``>eM^DKmp-VeE?dzbtdE9oQuCRsIj7Z~PIZ<d3#%l++Fy
z1Z?Fk3x2_(ea!0PQt?LZ9!7=_E-^m4@?^g4k(kBsFL>he;|}xWn7gkTC#<Orx6ff?
zKO9%*z`Qknt8%^N=H^#BT08TY)cj_5Uu5e~n`?5WcH95|o1LPQU4Fl-GpW1J>Rtb$
z`JRlJ`ZoKp*4p(~7yWqlQDcXZ?8nKXcHc8^T<EM_e|_Oc>-&5^zd0_CzkfG=&8`m|
zcUhX2-f!dG{^sbq=Y0!bEc-ZPgAMPe9*OtX7aeZ**~!!_mvgtz>s+z;))ebaZU5$5
zI(BZU5R9r?^j_oF`BL2(mX4f!$3Mr}Xa;w&1}AMSjQ?^p%<t2eS!^0f6*EK|4zJRW
z(UX$acA9M4b9mvMBf(;6aqZu=<y%k6-Atc+HS^f~?XgYE)AAkqva(Lx-fnShT|!X*
zPSN^%Rh;u?Zss(ssXTG(tyIpT`P<`|x(|zNGIKW)@7taF;{VUj&mTXX9xunGrBac8
za+0b5m$G<)pzpf<|Em7H^shhk;DJK+-1YnaNr857OC_wj{1S9q_OCbZx82U;K6P&5
z3I5&H6DJ$-g-^SxxFnEG@Q`2khZk9@v#hoRZf-pNbkUwYHZT6lzJ0sH;QaqzufMaX
zCn!zyP!Qot+*-xv^!3{}Hr)iKIRck8w6qTW`1rW+%?-o;h948pJv`jLFhHZGtMtRq
znkUbnKfbWgIdSXq_3QcBnh!3wmFiVn!=wf}4Di&cPqBqlk~iN}n0|WU)lK)^Z?x#C
z2yu3GcP|WT&GQlDu!=26X5JXlvod)3uPw7*))`6_SjYruh^#q&eD;M&F?z?RXa*}x
z-E_XZ@7m*}?Y9-DpT2nev|U=Nu)bjTQ4K9Er<gh4&zxnLFnv0^-t_KSv!wdJ&FI@3
zwDQOl&EQ3Pe8(Ra1Ox>&Ik)rutj+iJ^E>wB<m6_t7c<R&9+_`n!n>oOLHf^cHrGHw
zP_hrdUZ!Ac$NltWBln*k79Kv)cR!~KUlU-_=~v0y`!(!N-S4+?uWde`F}7p%xmWu=
zcK-XC%gg<bPtp9x&eJD4O*h(&#pjQU(!>W%+<FqfYCNyW{@C*@b;pYnY^~pCM1TCP
z+x_9ooZb#$W9}FH?T*y~%sT=PEj#vo!Ni`!r<&ZIZoLcNy8hwiSI?bqJ@ZIS`?R#9
z-;=o@X=e4w9+o}Z^okt+<<!(K;1550Il*bxk;OgdA3s><ed*(e-3#N{`KEoXt`^jO
z{`g$?CFfi3metlO3hFa9oK9Ee`#Zm|%<07B^f@Vanp`5-W?V0Py^qsQVgK(73|may
zIv%sgr7}tKb55T6!tO_QlEm(l53g5k@_m0GVZG?HIPEig%}V6uKv`r<?tA99Jbz=B
zuDslozwUPL+y3x{Kd$LK(f4k(x%+$8hK+Z7Kt<|(`_~JyzwFgZzIyXu|HHOZDHd$a
zU+Ou8nZK&-3IE2t?B2xIOVve@{qqk$a(UW*_QtpEUJ_BvpBbh29z`&!t?`ilHOJy}
zQAzG^o(1mDtM|V9p=YwLmhJI0TbZDGjkgnZGk$$K+VDL);<wI{m#hy?*PiG9!RouX
z?rd-Y58JnWOV;1)-qruFZO!U`OkKje?%#H}Y8J6|adw{dtRsH04EuUwE#^Wt!!|l7
z%&A1)eBz)mXW|JXb;o(8tiP=8-<;*9m3x0L_wrJKm(&0BnI3jiD9QcL<2(N^vq^XH
zE^{4Q-4*}7JD=G7QvLyl%VFb|WfwoZyuZ*|ZccFebN%cG5?7M%Y-(@M=WggbE5E4n
zu6<+RG)t?ffEYQG=W9xChgHSvecKzyz1(z5pTe(aj(bFYr+VDBIeF~1_J)t&xc0x2
zi@q#$QOB_{>E-ss=f=l3e4d#+L8WtnW~lQjLB~ldO#uhnFF$Kqc(!NX;;Jq0UvO*O
zzQ+Gu<^ccq4e2js&Sqry{CK(08H5AUJSRr1X-S&H@+g9_!bxvUm9<Wk^she23;R~{
zUu!(ky<Ww?-}Twf{Z^Jm79#8BEkAg9zKP47X_qr!7$x6*Cl_O6+qm&hU-zYtp9OPI
z%&~3nzU%q;;r}ZS{w<xE=cITrX`9u@=loe4w`LtEPqnw$ZXx#a<9@r#DmAQn=XUYR
z%O`slio2Cui@Wpx^3943Z|rBxd^B^WX2i9t|GD#Jt1MF9_PX?aeSeJEet!4<bAN19
z7zMsEvwu9X?dS`s9InPv<@uA2d^RwAw`SparbdSF*izBBs+UVOqD-v>I9MWf7A<|>
zmCUj<sPnY`ewp|C|J!BDPCwmxT)tjrb@=+UwVxk#>o3~B|9*D-(xpphnB_)Y*w*KA
z@5dhIm^`s*Q?E2ixhkodS+Ui}3U|x4@0o9WX#I*1t&*~`svQ2Q22*_0oHH{ufBpJ(
z;mVbkbLaf7CH$D!a{1+veYL+0s=wvTcYKkVnVFH9`BAG(kSi)W+A#4D%lc9wVc~<1
zKRzgEQJ>(t`s$&lMXa(j<g+xoK6%?56tA(n|8{eP&apEyjTc^j4cZ&OZ=c<ZuT|Hw
zr!Uf25u&wZ*)k<l)2q)vJ}laqSEem;&()0?biM87w6jj-<>tSB{aSGOWyE@RxqkMg
zL7iW|l&Gkx{w$44PD*krI<r!M?Z%Jh5UrzcZf-U-FlgAe&Fstf@6PM5Z|0g_U?H>O
zY8J?NRn?=*_cApq=v+_QA;`fp!>-n<$4&Xxty>pv-{zj{_xx*AxQ2*_udi!Vl+=!x
z|4dC9T~2;}e3K?k3W$#GUbjx~*z2H`A)xaGX3m^hSI@pQ$nwo&G2z2<b51<|Xi)kp
zWXZB+&@mjj>%6Xk9sT|8X=!RgLT&cb4X#!Gh>xxKb?u^h(xT1BAFaD?nejSJ+(Tw9
z=zt!6+b;rNs=hHCl(jBP0G;5vrNgp&_uahXm;LSEZeG7p<&OkM@$+-8VPRsgUb$T_
zmFJzNAJ4b*Px!_ADVbu=mgydT_N-qy&wKJduJZpD-1W0IO8tDbX~LGw;;0X|8t*4&
z-%eM|%wO^;?&)HKo4h+JKV5zhaF|<Rnd9UAq5Y5lo^p5WU-YvxVWGprQ-AL7&fT4p
zreybHBl9l}Zm|m{A8zeR+f!xzc}K}T6;ZEEPgksvwPdoD|8t{}aWXT1%rs8M{EEjB
z*Z<f5|DVSf_u+9!QLu_dcGIWpydnYr0_3j6Znjo=JO9+d?a~Dw-WsftymVl8<^5l=
zwTIV=-Y8gI|N7lUhv@7h&)E5rJ~Oi~JTpltZ;{L-7r`Y`f)z=6Ic)4Dy=q@%F0tyE
zeD-^I%plUXsNiPojo(4M-}c2cFA)-*<P|bOwfmr8fx(Sr*ZYCCQQN*8%Io^GH|N&f
zodO>9ywio$)0}KG^?vc^_U+JJxTyO1^n#nZ65Aj3Klotd+QPIn{d#yt#BZ65^asz6
zuX}&=<Mwy1|8mzis7wBn3I80f?_B-k`GRk6Z*S-H+bkHV{hw>zjokuU>`VTA;+(a=
zCh<zwT^E_I<|oBruD7}1lX?b+6j1l`C426Fvfbj-qu#|;2R9a<&YBU`m-MI0-f7AN
z!4T=P#|*RVep~<ItFhOK{<2kcMb%TWl=W3ii+-5gw>EfSARX}kqwoc}f0+^6zJ%p8
ztXwPgc$zKC%^iyt+}a@h>*9uQGZ%=TI3F_U*_wucsZX}~PE&GwX}j~r&o3J_B3&&y
zS6*(qwf^w*snu(Y0@9B-%r(4~w!@jRc>b&>8-G6fRI%pnwbonTUa*Jm*}0IHd)YBZ
zl@BF+z9C!%Uu}5r-Mk{kdU{5oMW)SPPv)}l*9GSv@f^`^D*k14C*w%6{MCg!j|&Oy
zZmHqRv$emP{QJ`$_Kgc4#_~k$cE04Vz+=TzQSv)AVnU^C-kdKgR~D(<x88Um$)fMS
zOeITnls)IdR^{ngZ{zO#i{*Sb>lfFvC3@Vec*Wly5#PH0!Tt9CEUS%w?f>d=VBwA(
zm7A6)od5Ln^v1HcQCqh5&Z$1>k#coas3PYYS>HQlw{zoIeHaqn-r8zW^TR;R_fyS0
zJ|3P2N5yN?Wn@-6R;*w9*1@}6?OoIjMn-j$^P3A6Z9V#UVSRDop3aWxEKW5wHj5iN
zZ|1aJ%xDSG;`OxOxN&1gZ*S|_G-)Az2?>dYn=(6dRyQUYNECc|5$H3=;$pUK*CK<$
zM=m*ccbTsFwq^TvWqbSkt0yqEA9hSiO1d$x({H&jGc$9*YIip=->yXlwZFb>*s4GM
zbURZ<te!X<JA2~hn+cn5I$So{5u?}Qq?lq9>99zz#?F3CnKtM|0d=N_8MBT(c%Yyo
z#+_p(t<lBQe_VQ#b%0;jmYy&_TQi^MU#=tzcbxEwiMg|)?))ULr6*3Gc8-g?cfmAy
zYt-GoZU+U9A5r$QGkw}LgO?q6T68eO<WSPa120RQG(?ot)Yy~)A1Gb%d0+5QK~a&B
zlasT+LdHOX$NBiPCtnXe7QAj<U$`^F=0}x!U2&zEo^~b+yRvq*jWF*nlRKaNmACww
z_}@>4CupTeczmsCT>anD^<V#en!X=&T5r$y<J<4oN%!{l#(fW8eKlfV&CdcK*{uO0
zt<~@MikIK3OyA-wd2z+ntTj<jB|lW$J#u`*+PB;{=1lz0TgGelaNgO?8+E?d#aKT4
zF7UZYUOu!W_fT}ZoZH<4H$<B4=Wf0F|G>w8cXyQEiuRcLl<lh9^#tL#RXb#>t;}0)
z?3#GmQZigI{H@+3Y2_!6mbGeD{QLZZJL3J?i^<0?GM=#rt#~Z*E^ba^_I!J$>Df;@
z&erT*%^rGI&1R2|@MNQA?zH^(+aG=Gf4xz^<&n<*y(+TH?Sr`2`5fOD{`$hc)%q!a
z1)7pw)^YZWWh^LOFE+ROu=bbN`k%H)Ou0Ar@kZOXi>wU;w({z=>vDy)w%zOMmB?9t
z^oMADi^^Vw6=pKa7)@$FDphH>eP3g`HFWW(rP34kzT)%<`rMRtIMZyw!^!DwZ#SD2
zlvwxu`74zYS7twjb#qhJ;XE0K$IH(z{QrRe@TR9e%7w?43aIyXZ<9pyW?Kx6E<J|t
zg<)Z86kt`!6rNCVZBoW;!yF#o_JS8XS6|%l%#&x^^&flZhu-d-_BH>(17Yv>y#h5t
z!O^CC_T{3p_E$-otxZ=Dk@o8rl(nyKarW1h-d1ta^UU0@E2_Sl$<+U@dy)OE;hXX0
z&A#`$ukq$Td@y;s@W)9Ef*QgTH$8AWwrTUf5C+#}Du=`bIg+QJyx#Bp>rO@g+Zevq
z-_ueWgl{gn*7N06?vD!Y-<uPjTAp<5ZfTh;&;Kp?XE6K6L*l*}ufExD_?FSl*<TX@
zn%?4>S;5H=Q=VrOl+-GBJC#W^Z|0wz6Tdjye0%>N+<O1ngQ<VZ7uG#kaR2wk1%+$s
z&F9^$)y=yVQE{we`ka&lw|bA4tvPVl{@kH&-}E0A-28j%{3C<J;K$WFG9Rn#se5qG
z*liCB!?Y)NT6I!49xq!M(7`TWW56ZWD;E?LRPgufb@$sn9mdJWczkA?odvh7?*Dma
zUSQZG3_2N!hli))uDzX|TzE|3(G728PS$K)Dt&#wj_X=8+gr;vJYwRXoxOSEBTnu<
zbIC=y=T;~i8cy80X8CgUCx1Cvn0lnm`BYU^XV}-<owI&#<1^n*wzakO#F;ZLF)?>K
zxR~-YGCowwGx&8VwM6eZkYnb&`m5}piBm-Ote9i}<?Gy;jUh68>_IC<vbIWjdU{^S
zF!Av4XmDC6F>QhKj)fXrLY*udH*N$8dwDs<#KZ(VQcdPvRxBki&%ZN9ZbHS$h{sP%
zi+>ezKHYlmVS&Q*(-S95VCZ#Y-Wnx4rNYzX!N-b#l_4HJJ}yB)LLpjLJF4<})#74r
zH~zlo?Xul+&-t|v6N)=O+>edi@i0<%%dd;lH(v0U->Y1H{{D}5cXxk$xBGon&ii-o
zjw$!sJlfnpJ8u_f(ngC6X?N?VPoG-6-}8A<?y-(%?{>dWt8w?7mIi8YxF1|3Y!Opd
zQ}RYLX0sjl`_O-^vdgOWf8V-$&5euyMBm-CVdu|}ECI#rlY;m9J1Q@$*zEs4tzlpF
z=6@RhDj($C*^qchQZ-KLsdnV^U;6WBcKq2gapS&Ux6E}DE~}sP>^pcgbzXMZ#bxV~
z1-9=AYW;nG<*|8Ed+#%8=hlkt`I0KUuHsjK$5C%Fzuv=JWOg1e>vDd$C%o(6!?`;j
z3o<EQIa9w<qNelt3}2DyT~B^qcR9G|g3*n@c4hs$EwjG=<8VIg*zoQBzqGgS9bW%3
zFL=;-x=lB(NXR>1TPuE#+}G9fTXwEK`2O!4F=eaze;n-dqvVX{o37p_eEj}C`Ox+E
z*xo*z|Dfo{cDC%x-xuXRzHRa2Nvg{p6^9=|qCw~7XD9tf<n)RFlef<^roy{%0vs)d
z9jDWdO%%^>*m?QCYsmhE788~jq)#ilb!J0JyL$8_3q|HncZ`mxJa-UT%@|&D=;irT
z)5ELY9!W^I<=HA~uuX<J<G+h-Q_~^^KN)t{b0!`^pASsdI51hmv2e$R*(C)tN;Z5k
zag5(Aer%c71-<kiIgAIUA9b2&%{%Ez&4<*i4^KZn=t_D}bR+S4Y4V26jK6MiNl5ek
z%;gT(Xw$H3-gqWYio@dwD+9|Xiw{rFH2P1Qmu9h6kt<}GhDXqh&GRFwq91NynHSpe
zs9-|<>(djSZ(#2#d-Lvi{qvl*%VNh~_Zch$?b=a`5xlqH=2!DKj;E(xV9#h14&5el
z{hh72ljZ!a=cHdpf1Llm`TV|lV){)kCsK7*zm;e?{PO;mO&$jv)0nCooSrxEGQ0hk
zX`dn_Hz{PElN`eZ(}d=0=gXK>wLN=QT5_eRbqJ`7JE%T&Jn;NLPU)hp*Sl`@Ili%3
z#_jRuNc^&tlOJEb{rR9Oa7ks_cdeTHUlLFJ=4(sI6jM8T)^S>qk;tKn6|SBWK8O}v
z@_VtyHpBedBDdZ0>{Vuq(>JIt*k&m*J@5b%gASi^6wh(zkD?M2xk4^@95bHwb>{7h
z`7b5Hesd+tbP1n3$Wm$<lwujcC46A%jt#qWE<{;f%vy15;=Npp3!5dy+A||+S(~P;
zZ*iM-G$L&A+Kw5rk3}YbIQ3_)K+(<js^@LL%Y?0ulQo?E$8}|h)8dO2IptP!SFBsd
zSN-2cjz53jPc=3Fc{1PjxhcKAw)XH*@%T5J?`5yw+h+Z4NAio${`P-ciqBcH@0%7d
zzxti!o%;WO4{tM;vH5agamBZr;q7+%5dnPO0`GsQ&kSF5td~1u$;n#|ffwVW$}ZK&
zyz@D%J%4t<ZKF*_i?~{y?v&rJb$tIm<G+mfv$tP&{|i0Oa5eY9n#j!sXH6Te@BRPt
z`MiOI&C&P}Ezz`db0iC@54SGMoZ+KZQeM7z^Jd|wwb!2K8_qeAVsvJv@$uyg9OL8V
z%ii1&42uTsB94f7v9<4R-tlF=vk#S>dGzQJxMj7)S3!UyUCC{6;fuWw-<vaj{!^3t
zUh2UEhVL5}{Jy)l+I-)CJClQnhZ_$sEcj{38DV(2!y>SJ%UMQ-8!ses*7_dPp8suO
zy!f7i&N%xHW_CW_S~(dRiHl5f+F@%B%red1b1hJ7>WVdMT#AZ5UD)>Y^z_G*{r7ZV
z@>&{n<@$AHySgW=Tiu2B#`RCt4qvo)ukEd66%%I6IH7T3$>o;`CT;b5wk8~8vibRB
z@|vf5w>sOm>m2#_PX2ISw|$Bhm!W2!*`<`70UVDP3aL7s3O|%`-8ucO<LZr4$A6VQ
z4tOudbBkHnR^X#b0O!nBHQqAa9<%$4+72!fQFAym*=X9=8PR{l64I1?r?qQxem3;8
z<n%P0Ie{x=fy2R!>x-&4Nb>ITdh`AtWA85I!>`;=g*&MQ@UQL-Ug)^^vIv`e)8!wh
zd$!J)x@*eTJzK9gftp2=Rd;MH**JlF>y*d}U;7sg2jA51?(|};h<RqX>F6`3`3LuB
zw;o=&AkdKe4*Mm)1uIf(raU__aki4<nmPPid-yAP_|>|FZLOqVS+Q;0?$)2YR;_+3
z!yh$I)g!;Zi#o|2)@$1Sc;(_7pN>EL%g2!}W-b@Uky-S^MKM$SL(!k<iP`osK09@}
zx&K*C-8!etvhd4RYd?<q7RH5Ek_j{Xm(1n6!M5wrrR5G&SzOCFlY%}gc6l>~tFRt@
zdN9-Q(6YBpJ6ALQ+V$69tK8@4H!2Y=S-ejyFDrP?X4n_PI?siZZ+iJ5|C|7JZ-4GD
zrqzjAmQrQ*hU+5ODzAxnT;@IyexzAHv{66sP^N6l-4(4nH_L&{GL!pcttoc&sq+G#
z1fAl)^}88wYD{WU4>Xu|llO1I%^S4>KQ=`auq@ooet}OqXBR_Fx(45;ygIp4HAd+^
z@Ofh!^yT%2<z@?BU5$Pqp&~h(vn2u4J-l#c_o?)~wd=1w+P(Xm`vIjx5eW~aRW<gt
zMw%#u)D#`mUvXbx#*F|I!BanXWSzEA@d^7UU;SNHE_CL8-amH5%ly?&E-|0v;Nisn
zGL$7|<ASEwuWm{2+O{<z`TG2>?uZMaf~WPS#g>G}I^Kzu4q_4HU=iq;G9h4+gHzS)
zd-v@t5<@4QNh$JEd-^YC`t_-2Do>rA;hA>M^8EMA&2z6mKfY%>f8y_j%g%ASP4eyt
zd%X8IyRzP@r?V^kH&>piC^#%4ldF@lSvIg-WM$vcY~yW8rb@fdmg!CBF27qU{_Wk=
z=V_PUW&Qi}bH}Gs+J|M8*BtAY?|*xH`}Uh|%P%K>eRb91`<>!KQ1@z{jikE&w%8dO
zdU|}v`(&M6TuygaAM$<0q_+I4x9J1(%Swhihx<~TO<f%49aYgS{Kcb@+v8j}QAm5=
zTKC14Us#tGy~<<t;o{~79WAg~PMn3&IPFYBnD%|9j)aJ{VN<3}TeM~kk6gdHj$|8;
zWYd{5XBysa%emRq#`aT8Bx`HbnHh%435HYGMsHuVZ(rOro<$mu4sq-A%xLWBXu5ox
zd&ZwDD;h8EsF}paJn5{*h3gIu&qWVxt6E&J#f)wCH_jjDmql5`%Emifzsog4#-f11
zxt*_7|3K5;jmgK8{{H&f(a~|>(b4XYH<J5VWvc)E`C0L9=kq09x7NPBzhA!mUZwh*
zvX|Wo<>8i=mKD$EmM^&e`gTruw*K+j*Xj$7)h(JlNw9R@>LU4rZx6?D+{in8ugd0M
zong(M$NQr%WxDJs{qDf?A~|F8-22au@2{WSzUaKu{RItG(|4avJ2*q_{%@cC=lhSI
zn!2f1zkSNbjXR#*UKx-TeQ(8MlkjBGZ~8ND?@Qu!`C^<Yey{HecOG{+j}i#HS`?-K
z*xLmRu6Vzg^h@dawdnyruK#{eY<*a^eZ_50yZ5&ibWLYCaH9Ix;i5~8d(!z&&FNb4
zT+o#3Or)t{!bc$n0a2!T`z@uv?+NW-PW|+LisvPxS5qs#_AxScPiJU|%RI7q^8Q22
z(rSw@MJd%=Eb?0<__ZSK({r$F)Y@a(>-RL>&fhQV-Y4_2r6l%#?)JOaUW2w=H?eXT
zTyz!Rdh=M`_Q#t}>w)gFX<X_(olPf>X--tj_0aC=Cthak6xIK8n2SL`R4QfpaRqZ{
z_Q`=Qj@k-Nw;vsw^!C|DrZVvhDIXW^y4Zb4NcxmkE<={JoyA|DqN1X1R-Zq0_MmH~
z_SODwQ@r|Lf`^Sq%7o+Q&6}X1hCW$qv4X_4SGu~oCd`_}HP!2C+U|dUe<vUBlil>R
zz(OV?FV8I`<n->sd1CVN`q7NS>#uXKzIsc${=cB$#64xQIY-tt_cAc_-fC#9?LFal
z`OpgS1=l$`CS>?7JI#D!uEXZD{lZuCWOOzz+I5d{LDVeHT`L`%*&e=Hz5bZHeC?IA
z-GBbnoS9=O3|d~-t-nvAAZGE!8w(%R*`9rHu=(Sk&*vX6Y?tGTF5I_H#ne=E{oZd;
z2Og<12rTzLTKs(7u|2%O7vHRU-BRK*_wk>e*M{XcK09umYi7gt`B}=NrJ<^y+LTVN
zbYVPy?}|M*3PqUo{yw)@v*Shel-lEqxLn?fS{n$3*V$QuWCPsQmA?0d7k=oq-g#3r
zkV8oQT;fL|Q1VgA66T&EAP5GG2H&Ln8q4=LI={DJ>EEh(r?6vJ?~>y6Zoii9&kvtp
zJYSM&YhdU5e;*e6tn8?gD{T?l9PZ<A>`Tjn-!Dv*rv1?q@81{RbJu-Vs*ih6S9i$6
zr?-nQ>TCYEYPoTj$R4X)<9|DTCduULaNKEJ(QUlS_s8WW{}U44{8;eY#m()}+wJ#{
zG4tCrG&SA(YqjI&v)P5$W6N8u-KG~jY!!d>s9XP7czo^EwB5^=soDJbaM-bT=Iq(s
zyWj7N?y9&u>-ux|#7@>$Rh=o<=DNDN9!xMekhOJQ>6$%zY~HZ?_yw;Fk+3LGxODk4
zXjR>=UFV{=yeQgP@Z^LbkA%U3vt^u|oE;q<4M&ykXD?c{N-KeJa!U(~j8%!pHlE(z
zUY!Id7ne;%yJ~I}ui&ia`)K8xUiIx}`p2Ko=d;)7Z!Ucu1{!KwVK~3)mFAJ7M?D4C
zAD>~8DKt$dvdLYplErMc?w!Iz%kuB<tN8o%`t7fuCkk3}===ZXtG`jAnDs_I#mD`M
zrQV4>oS)tH^D-U`Z`xZ_q_icAb>8nM5_|0S_q_Dbvf9ejop<V33uB|XnuYI5(ZZ+G
zgFnn){i)!|>I1FQIt3Mvyo0R;crj&3pxU2jr!_AeWxFTy$fUMNjP364a1p&~hIPm8
z#a@}P!gkWKnAV<~{4LgO;Ak%`1bYxvf_(Y!n!<B%LG?YSkN5v`RF``0cq~ww$+c8U
zviO-|;-NPae)ZSqFz|Fnt=apXeMfFw=jA~Ek8k(bZW7;B7`f|T-t=W}IL`b_VG?R%
zuWx>w={8r$yKZ{-QEl%Ju6E_wuV1k(b$@Vk_Alj=OESyvN5pc)&HAM~?{=MSS;)F+
zin4*vPxMIjsH?AWkWaqNeKcA~QnK@Ue7!8UxZaUlTeDL=u5W!=VrBE~M)C~P?64h+
zOEmNM|21Rdm+Lup>=<AF(g2MQ=d9m5ET5dgU9m_{K~<IY=+UF;w)bw_=y>)l&Be{F
zO)>N|4;wS6cAGRw2vq*p)j!v{VO91<V$-Hg3xZZg<tlS9UAlBBAR<B|x^LDjsV7gK
zY`LjsWF+LZR7kGhW_~efFY2^uYNv0wxVVVe&73(CR6~6DeSiD<h|26^z0&RMau1re
zO#_W1fbR2oc7A^UWcBL%hrW1DR!e+%s8zA{+=&jEmhffu{pp|9xh2-_<9XTfM4ij)
zj!lZ<I=K%SySt{(G0V=eS;XV@=jGzX2Df+p`?~g?j%iqPdj2W5yjctH)`nIIhS!)0
z-nWZsi1j{im+oA0Yq#_M#swMw-%pyCb|C-PgGJ?T&bc}NFKNUE+4KDRYa|o*&q62l
zcdCc`m12!4SzmU3`R+06)9eCwMNk>AD9<5gL&CwPf_4QES4ruWR*0b5k=~swa@opj
zp1MBlbH1YbGI-O(>ffh3<V;pNKUV4MaQpUD(_-gdxoMO6IxhwKKPvwHu&^Ta@A>;v
z%U23FEHqC~I=8B`<5b3f-oE9XT#V283>8hoy6?K5DcDsj)TW}@!Nqvp*ZW}8>rDbn
z`S-rt;dUjl>e$u`TD&*ncZ<gDk3KZT<&zK#tKQjN!v20gSPXAHnQ%OCWr)T9Kc5Aq
zrMqpbza4m5<T+#0Yblcq0Z>*ee0;3c+G~2UiIkwQaI^ltABzqr->v`ucgN#CYZVXG
z^`)=Pl1@+iulwxODX-?^m#yQtA1({gGAw*_WWw*?XIf8muIAYFcX@P!mGOjm^ZFhh
zZf`eP?zY%5Gc&XMxJ#f*O-+r*<5R8zEHix6jvPA%x*N%E{-5``f9vdB0$p-)a%R6R
zv6A)j@=7`Vu*7QO)TykkP8YMJ9R&iSqq%3FRr6+Z6qqn?o*pRW?Cm}M^w2ERYz7AL
z9u_0v=GW<^94kV6_$%*y`cx!iTV?X(pU8~MFWpj8ug-igUtd!<yY<4Zu8WJ^lOG@J
zUAxbmXPVpMgVW>dI*%Mts9#aNu%(6N%q&yx(9lqenjZx_9+z;<^=k(W>Gs?G(%2G}
zd*ZRnibaKv&w4-nh_wir&p&_u^Ia={d-R?-*5tX`!1nL030>3YOq;miFzfRpi*_7p
zoBY*}Q+QH{o{VVw(e2L^RL#EJFK^OVaNpI_Lqe=q`2O{hZeGb1pDX9u-CV!4Jav|a
z=(+k*mUGp05-z^4pPyz5e5E8{|19apUb%=<d<-@9jwNEXMPfyH)trXT%iFBEAjOXG
z!ulX}Xo6el(#u!7{ueW-sB%f+;VhR~q~|P}=yYsOrG(M@_ZOC@cpIhNd7yD;M=e|3
z*I$+fDy?<G;(`8?ZPeJV=h^U!?>A?g<&i075o2P-H~&wf#WNqD7Oy9HF|kK)+|k(c
z|AN3B>(%`#|KnLWc4&PU++$oUzwFyjUY5q`j4NJC%b0Vn_r2fs+if3X?~3UuXX5|=
zx(>PoFYW9s)<6+e$<5kb-Q9=({QUg!`~Ls3e}8@DE}x_K`rGaN<E7VQuP-zNZ3J}f
z7W16avEsFXRIkBIA6+@?!bdL4ML0NJb8>Xld}c88x?R@%Jax(xmKwbhE7_!^q?FSS
zzW)x4kC)#tcaEfvSa(jcu%KXIg{BBs&4+{R9^T&El{}6DAFf5`Cw_QvP)P0dOeJOI
zk7ta}KR9cC-z6_EZ^z>kZVLkvo}HN)u`!7iwDyL>>G=72EzztqvcGKZS=EcXsh^#q
zpgM6+PnK|=<R_kc^CBA*3n!~e8lPNpP`aG|$mQ$lil*C&?Zkr<n14xpIChtL<AYr~
z5~T~pSN~r*$8zP2>IY6ebEh*eUH5$6bG0n~)}R9$qJKU5)-0ZM<ozZU$zXxd7sjvU
zcxG;wxyXFX+ej_Ye?gal;@?l~22U1#PkdplaHp^X1Xf5-eD+2H9PNUE{3&m&d79tX
zv-`UKTybj;Q!o4WgYQe*t;GVDUsg|7to!rSL!w+#B<p2&567a0iRIsqZ;1Z2=t2JR
zfDh*kL*8aisgYZ>&TnDRg8OGwdiJPu*QTqTG;-hK*m->2nIpc&lRlpO9vZQCwb<9R
zf4Q%7q^2@G=QDixs(7-2in7x*%Sk*lf9(JG-zoDm;~K3x(fhLTjH`EhPTSexv@m3a
zq1{iRGw=Ra^Y~l%PqTdV=+TCRgG_hoe!u<k;V}Qks;^llreAxmJLcu-Jv%eA`Ly0{
zo~*4_cM5meI0|g2`B`-1ZP}Wrt*h?-ZReBiI&c49rfRPVYgxyxSzo@Cn3$N%`MTru
zQ>V&G%U@q!3b%zcy1Ka~9ctmcu_=}NPG05x%e!Lq=GasUtz5Y>cbm7jw{vXl+#JiS
z>})}K`TJ?JU%be;`K)~RUC<>iS&<D>IyzRUd-?l=W^}qWgO@E>wQAMfzvB9FJ<)kP
zUE5M@uix01{IS3O4|DXkoP(#PYEPU#oqhdv>30#bVv>@b+<H40_WymGKXK+v&C@b7
z1D!wInX<lcMIHOU+6qmx>Gf>w$F)w!xGePOm+9a($~&|)vfOEX*Ob)0naYm~{&hsG
z`MHqq|IM)8y~odd_?<elD{7$#YmdA@ueO?6!Xt-DyZ-D&Av3;RD(I;$VJO>MC-M89
zzGLxB-)TELb{W;~VQXIJdwj+3O@eo?E1Z`(8F^yw<Ispxd<(KZb6pY7X*r)dJymbf
zI-mKM<Uc0syB_*+I(4Ui4=5pZRM{PT|9qtvq}W)LP_d>r!(xNzv%|X+H1G1e-{t(V
zcV5A9rAc$FwB&wG$&uLXrd0KS<;CQsH@7ac&H8Ts@Wm^yDY<JLzut43;s0Toz^h6T
zE!IW9B_|k}vAw)3G@;bf=*!2syMyOle|~)3qqH|RcY5x+pRowbY(9GNZ~lb$Sy#MR
ze;vs-G%;pc{L4M*(SZz!Eg<EmUmrNP%JfF?U)^t4^NtmMR=jt?f3DZc0A<rf_H4)c
z4uANODKWjqu;<kbzq1d@c2Ar?zaO-m;QPC~8k(AoS8v(Iv3GWMo;Y{z*o%vc4GSN+
ze0hCc|IWl+s=M#@ffkWuUth<&>-+-8<_&d!t5j4^2FLjD_1kV^=oa5!_v|;fo&<aQ
zVWDF#d)wU>A9Uuo6)CFsKbpQnr9Az@+x4}K8d~gX{_}c3#|1yBthJNBwl4N|lAyri
ziyg)1ZNn$cz4Y|bg$oUP_SpQWv5S1(+1q=xg;V%e&f||28`927-Q2`7`QXcvZLhz_
zRQJl;%M}(DZtC@Sxe^_rGtKzDblfcNIp#V$>Oy<D-Uy1f+2q&N*<D*3EnZa5wPxqd
zHrr~hb2a&!O`VosZZ!=2{r1*YZt>U>!K|#TrYwC9rg=4=Jar;AINVFv>rh*3yDjf7
z=tRUv4-Ph4)cvuD(F@;^%$i~%HF4(5&WDHFlh4dBlrT>7SuP&4wOZ#!<WJsj*K&?D
z?y{L<Ab#-O!}P>gHXnc4o#>J2N&FaWX!Vili}~EkFD3o1Sx*eV(IL+_yKu#wt}ZL}
zJ$8D+6E3}cZOi;y!eCXsiW*Ok+m?mJ-zR_l{YT^cYUh)?wC4QSC${zX?8LQ2C0T5X
z&MoK-RL)CKxukYnF}aHA()sRor=>5h@Wd^b^=-X<p(aIKN7epNU@+VI$=}xn@GEm%
za8Y-fe@Xt>nu#5!WW}fbJ_1g?E7D)yF-`-uv|U_W?#{R*(EGzsT)FPdQ3i(n=efg!
zdH3*X|B<UK|E2nh$7`?PDGp&5-yh}E`lV%BcN`3q_#L3fa3J;Lfv~qNi!ZW%u(N*k
z%w;RnD-Y2g&0Bu^Prh2C!^N0fyx73Z{MDJ{uW9CI%J|>-Rf;!!W6PS##J0BMhlZ(0
zV%+D|Vq0g-D3VlL7E|_YV^p<e&bu^=J$F|2KUo}>u^`-4DQr4ZAjkVu&8c3kpjPXp
zC7$VWtJkh=y_(f}_S)At_9le`877BPj2zeV|Np&tp2PCX4_~j}f6Vy2P4n~l^>Tdf
zug$+{i*SLa{wtnN4NovQv3YiKev*O2hODbv6*h7ed*eD5aV!n$oN1iiW-ayb%K7T3
zD5*YK>#}Qxn{W2qx)pWg`0;kd$O0cVVbCB@Q&ZD{Uh4(x*72FmUVHZbNw1|sYLhuj
zOG`JUWaQ+u+<%|Hc|nic;>M`8({dNCKAM!sD6FK!WxY49AJqL4R`Y2%UcBnUA8-A=
zExpp_ZRQdDhFMoM-rU^GUi|#r(d+T`chhcf*<!Ni=d;;6zFhLQ){H$bCM?_>xj8NI
z+L}lPKT&C$zjj+z&)prMAp+_qUd(VwNlDr9*kO6kfhk+!lf7=OKW}sG!HTB4$&E+v
zN*qhMGI^z_RK`?6gG}Ltf`{YRXj!^7Ypba}>gw!dVAy`WpKY_W*>rKfxX&*In!{TB
zl$F$+I9+Gx|KQ+a%$)pag4xUZ`Dgv(y~`u-eAroOICq!6qsW5J5J&07ZDvuT?<@pN
zt&Z@_Z=3P(@;RGlX4elt-*h<HxZO}P@VI73mWD~yiXOuN4eRYc6u=ek*BW^DPDII3
z(JA?r-R=V6()3pxs#gTP7-DR^RJKbj<}y6?;l6;|r|!#3nRZ<%IIh68ddCh6y+iL(
zT>_5;``flg=j~+mp00Ov`TV+Hn-}qNa&m$$*L%13dmN9fl}V3h^|a^ns^6ViWWD)j
zPe%ubit5MDCE=I0=f_W(GUdQ~`|63OCn~$AXeR^(2RHxvRW;*mT7`{V$0ClkVcj!k
zNPxD)E#-Pwn^{$5m6e?x7#OJNeeN=7XlKouZRPWOdV8m?ZRouIy7g#M<Hd}e&9Nyd
zDp}dts`KMTTvgQ6yzKM@1p_y@1Rm)%zX!Tp_;A+NMLTv#M6DH*>t|0h78mf+R8?h-
zul*{z@9($hJ-^@W{_*Se`imDXFgyskxUKN<G4QYr=oY5St@Rh{{Fer3>?$!lxbEB%
z-xkiA|6Y5idx=aCILmr+@4^4;mI_b26LL&~p+U{;j3YQ-cXaGBn70yADM86aajLeq
zvikdeD8<!$bd6XW77`kIFvaL#icza|RKIcIBNr8Q^}|UU7x>S&Td{g|^VKZga-CnS
zd*k|_Jb5C<-EigFwMF~($r&0NPCE1S`)|<xh{NsthaVPfxv^}^7Lg_e1<1{>7qYf8
z9+x#r;mFF$dQi4o_2kV-U0q!btUiw(Jqid3QHf^Td{br{liJOjH)9s~xVR)1e>^Il
z{O-=q4;3~WqSkhFcQ-3=Y>3c#*mrHQ?|eJi%gg=Q8B9z~4`yvu($wVSYE?RO66!}V
zwL<$*s0!4N5bD)d9yaD*Utb@8q-rGKDhN7s`_-#g0>Z-0Pft&ue{<{HUGuha6^n?8
zc^S3e%{%_=?Cg#C_xFW$PoMMb`|rX(KMHehY+zLPpT}ddEo!Y>Ufwzt%jnBjuCPo$
zeHGm5=~$!@-IgGhDb2%n^7+-*Ute5bKmW;NAwfY_qq;v8Ya%u>ZNFb<ot2ffAVe#1
zV}wEdznVzy=@)M<TC`}wq)CS!sY1(JFm**M&J*HnIC=7J`Tbf3hNVHBpFS16xw~83
zZodARl`BjG0|Pty`}03W)YjT&WoKKP?7NzE^x4_j7q48ovaT*}z4-33w}&<+A7|Qj
z_QZ*Xxb^&|NdZi@{9LU}hK7cl&gPrVX5M!3Wyz%T))gNT^upAX7Htq@VGLU>s;Q~@
z<GKC+PV09&n8Q|!*6p{ya}gZ2Fye)JML8!p^TG+wRq^}lKvVPy8zVqLd$e1;-CBq>
z@jwIPS~=^22M#A5SM80<xxY`=Z@KXkLp~XchE=Opnce1SYWVl}ce{<dK~`24)3(mO
zzG=C2-A9Es^d3x@P;zd`5*1MPu~GwNpKZCf*|tXUb{}oZUbmBNe%-Ik9m;SAfEa<=
z5eHgej)c%EU!P3&U$kwTnA>8(`?cRe9pFQ<olOFwqOD7oED`HBH8+3!<Ktt+-s%Sj
z7;ofk>vL(o|Ni*Bz10stR@};&4jGqSxbxPf3l{`7^j=|gsneSAJaGACM*$YkXThtl
zN?4VwP)QaP6l{G38bF>~eorz)Q6C<6AO@Gbm;rbk1H^&glQE@NLk%Q&KK!it@Utdj
zS4rj$<v{Bv&z^0oTC-t;K-~K6v5zCyhE16|wbVq6;lR_PhbJZ~=WY{p71Y$!oOI^8
z(CVvF8#=sPTv~EISMQD6ard3sZ4D8w6<4!7pGlkLNSH|Vf*l146gUn%e~d{DoXFsW
z3TN}dhV1ow#jakx3c9)cP%HPt&p!{zcHcUfVWMPfyZ30a-*VyB*4DRD>({K|soNjl
zm63joTgB2ca?{VclkdMT-nnz<S+gQB14f43cjY$pim>_w1qV-@GUducNY4rq3t)0Z
zc><{7gM<KtoOFa+e-A_V(WVn8JVZo968``D`>@YN5i}MWq7~YG+{?@B!i5V0Um`+7
zLxYYo6|Cy;TJSSDIa#r5(UQ;qrW{Sm{JbM*WlPxVskwE_FH3IdbzA)Mf(%<TqjNjo
z+Y1tKe?l2oc5i4vOSh#r&dfBPIAsdU^wX^!9UM0Q|9l3yAZTUCiIXQYKhC)S-rdoW
z@lRd-fx<m;`fI{gU-@|9%9Sh63LOO!jAp9L|86q-tk{O$xb@R>>$cyP-OwAgmanp=
z)u}OXv76({kTx607$!Ut1O>m^!RtGyvs`2sU4B_`J9qoSef#9pCUb&j+-3OOcO(b0
zr=+DR85wOlnw+*-^61f{jK>SC<~oX6W$J@`>swN?<;mxHVm^$M`$Pmdk3216%~>3@
z(n+rV$A^b&|LunkUO<8xL}u~A$I_t=3T(eqdOfyaXH3BAs~WnxM{jM-J}ld5<srb*
zBVowYq_Cx8&yF1uyu7@*eGfnXeA2<T{<`!AUl*4aonmH=RTlp4TpcWr%62nv3)Gsb
z*gJRP#KtREu1xqP1T`K;1-{2fdLo;)Y%u|?U*hHE?da+{^!dEK{5uboi6>5Ye0hC+
z{n6yQ{qpvIJ}}$J`LF(KD%GpA^Ga6f0kf*Tanp7-KH%!;Sfp|L&q0xbK#g1V)*d-I
zI&A!MGG3@9KgiE5+n(~loB^d9uE$mLZr!@o!_V*7xw+O4ORNON#o6bdXWxIHKTzc1
z=bsa%PHjDL!ed8_-ii<{&^1zzKRPT7Sg>;C%Ck-qcN_1&cMlE@e)0EhUC0&I`}eMT
z`iJ}Z@o8ymCvJ^8Z<V(F_Q%Kl_K)TipUd31-fL+SXv6-)2`0fQDJcic4vJWEPCfmU
z>xSFXpp$0%&p+qBv1~7^Pmi0jTfdxa&_iJ*rB^emjGOBC1JVUAsI>j7JDj$;_0Du~
z4uTOH0_Y{mq6r#Py*d_gY`@+6>{*)6EECSh$9kLZzi(II5MW`no6o;U!%4(7BqW5v
zB9!6L-tYIA3s!wNzI=XN*VEI}+dt30l&CkIJAcndw-bMD<@n=Dyd*r77HK3sIWh6Z
zrd03lR^wBrPbV79oG^3d&7}W7epJZV*Tr12*|>2d<895UpYHMr`fQZ7d_H|wLuc6P
zqdN*8r|9l-a&cK({Vo3Bc2O4jFTXC_&xg+9KqKK~C#w(4KM-0YWs!!GmKImuc4=Q<
zUjbJ^xqkL0g*lpei^5hf4ADy58ny89%Y>~_=f8Zd+PmTQ+r)q20nwmJbn@ipLx&ED
z^}oNrU*2u;#-oRnUcP)eNzB00&#z6RYf`T`m!kmFwoHG<iQhi`{>ym#$dMxo+S=MH
zK3=+XX~ESjYpHIC0}y1DC1wCu*vPGk-7Ut~&b&y&Nr0tdZ=A+duOBsbKmOKrEaI4d
zzJ1Od85MQ)#XEOOZrr#rVsDjcj+wMe;E{Q@)rbE2FJ#!XX;VOOaPzKRyEgaz{9E_u
z!(sjzHkC#tR(H?$&Gb<_a{Tz>Wy_WwmK5P)Eh;K%%6eV2)5<13yGc{w(buZf+4eJ-
zwA3bZs!jIX#se!i;Pn0@=q0<zCROigELZbBJUF=H^EvB<SF;|LSbh9-TL1K%o+T<A
zOm4kWt-iC(4n8cHQ+nrRiITm&ys)}oi`UX$H#aVHZcn<r%=bfujqIrjvuAVfjgt?F
z-hTV;!kxE-d>AJdh@)3$N=mPCFbXvn#+6sIdZbLbDl02L{H#frHJ^R<#?E5(W4+Ss
ztxko{3irnKUtH|2Y;V8+Xx%~3)`|Uff1C2&7wvSKr7q!>`XE~OiB7_&%g?8EbgVG1
zc-Shg(52K6T+d!>CqHTO<b_wW0^{TRXUveW`SoHks59OWe01NJD%*b_+U*x?+-NxG
zVkaU(J36XF(V}#bo}#`!|NPo-lHcCmZh!SE>&UTVO6KO`o72x9t9(B9xa)71*oKoS
zhd_fG`S<sU^<TewHSztuy%L5=EG&)|pDSWwWI!`Dvesn>-j;38KDV#-chZFgj`q^}
z0-JB%S!a36d1(+UXpkah_Wb?aogFK-pFDZ8@n}-x>8DK!904ms3U<b1WMnkBEq3(v
z<yBHrnlNPw%j&CK%?BA4U*wqUcbrM>ZpYoc<JaTsdqEeyZrLJYHk(&dQ*(w<Di>&c
z@5+@c1@6ct-XaF{_Rk?LdwY3)yB`YM^6pk$+i047E#c**r4n{E7XSV{w@*ISBbn&o
z5o932<KgAi6tuD>YAs*6%&UeoXM7@b#HLJ{vZZ3ro;@;LtxSj8cz;J;oH%2KgwJd<
z-rwKfyH{3L9;obbQ)c6n>1b(bDNE1E$jB(4pCH+LtReS_PJ)mRqo|V7qIoV$gA|pN
znBvxpGbnT^?TG_5juwPyowr#RqO~w+<${YD3&K|aG~Yb?!|%Tl+j1o5)&0txV^jHQ
z&ExqspE#eLo!!2(_&Mm7_>SIQUT5gY8mMGfQsQER*JoRsuV=RZe32J%n(shdELVCh
zYmFZJ9zFLRiv>$N76>S2eGPCu;xK&%XKawYOIm;1u_+?ke9j)v)wmtdJ4=3cVE7H5
z?4`_l-RyST^>b!+ELm_#d!dnr;MA4wKI;TM7yEk5pT)4%&}MmdZQX($ce?Jn&k78B
z>k!$?9M&!_w!4N~ubO+VTZ^BrlCEF#mkQms6qkgEcx4kU*N9IQHF+|t&L7`*OV=XN
zvgPqJB@3Id8+Xnoo^;;Z?6$JqFVkVuLir%&A_IdmnYLrTjbWJ_-g5KLw>Pu%CqV|_
z93vwo*Mw>7h<QhR+5%dmxBj}ao*tj1q~weH`|XeQNH!lia-_h0@*U8symt9IiM;K*
z&z4nxe|L0!-B;~DAN%W%9BSpR4-;wJ)!x*^q!YVKM6RFROI1I#yxh5sr}1u{duV8A
z_wjytd%i#s!;}*f=G(3dTU~h0^0|V!x%ktkPeDDvqe+d&A2%v+TzLJpqpQoQsL1Hi
zqeo6vYk&W(Gchx3`|_U4&4AU1>95~w4!vV)N{jBLU0meK;3ujVs3B6Y`)+{N)DOS^
ze)w4fVu0Jd0<MB~^ZBFJimCg};V3TRTC#Je<n`Ec*?m7Ab(`JZc{gv**K5%~KAqP8
z_;UIDq%SWn&YiO1^UWMH&{bpX{Boe1epjttow)sWqS@?+-+v#Lea|!1i*>GF`-&AB
zOO`BAFg6xG+|GaeKqK?QfR^WfmfwDU<lwHi76H@Si@Xh2tx?^uYj(ot84tgHtTFfW
zUv1*B+C(8rxZmzr%o2CLLmz&8o{(~aCwiINYWCgzCW}|xY1<^lo;5qRz@m18#SbZt
zsR|q&7v}D|H(6k*n_H6@^Dl`4KYQg8DMOu^HFEY^<yRm7SQd3fd{$t5O55Ihto>)1
z(~bYf2Y+8`)Da*#<-)8h2C1$JX$^vzlOIp8vJ+dRX7gTu51;m|{x@w~bL`(-U0Pro
zaws{w?fTP(`;U3N)s!?lc6oGU=}u|Ocp-FYq4z1Ll>ZYisD9-xHv#8{SBw?muqg}%
zyMFGktkMD7i%n;BeR}x4@~~{DM_4cW|Lw2$>M06uT%4v<cSbe9eS7`!*WWgU+}Qa3
zZ_u0n>5^IB%}?6N2U>*YthfHW)k#yKHj0TYetsik_%g?plmE9J|GQMIX6t6L*Wa!z
zJb7xi<kK(7oj=c9&sxeP%<lGh(Z!83Y;LdwD!zYIZU5&+>{hwgUiJr`eLA1;y=1Qv
z?-gsAHMi?F&7UX+TMO_kd#O`vVCVirJzriMs=npY5Y4*z{Ql;2{(V0laj%KrFPFC2
zvY=h>+3)xJ?LU`>g^B6ydZ83kbW*jWzn?!@D-)EEzu&K~zwq{NoxPZD6wBtDJ*wW*
zPR!_e@}R(CL+0gW1;;1!2CY2OBWdjPPX89)qWmKV7u^0|D;uC2-`lsKN5)d9va)im
z7`LXTX5;<$$0sN{pVM+#bp7?jxpRBpyvaFPJo9W?BzK1dPa}6><l3;C&!+Eg@QjU>
z<&(GTxwzQfS>*6$iSCXS<}-~2Pxx`JTYFXY(UPLH6UDODWjwB~u8QCJr|;Rbr@&o7
z^2Xb;n6jIxKi=(r-}EjxEUXRG;FUJZIbivGj&ky@b5BdGHs;;6s`+{~98^p0x%aMG
z_fm#Q(yc9-JDyDPHpsf7ar61-pL<W(|1`ZewYDKwH2%=bttai&1HC_e_&IZZu<|BD
z<;PKfv>v;uNd7uyxBcd`gXZ>E9=?v<Y7vpvxc>DOt5+9YS{n>417}zoiCu0#UgGuf
z*Qd2xZ*1Qq(yHBe_@c)BO8!L!g(iRAzwXNYzkAxcOWh~-*@!mhpK#be)3f2s*0Z&8
z;;+8fb?=H@{$BX8n)Q{>6*>QR$K9%_xIT0J)r*}S(x$?N$$E`?ipnyO0fQCn0)Jvx
zs#rtXe1YPRKJN(FTFL5{_lM)%vs(qn6}hw>LzMEaw0iu#s(azcGB3Nj;FY|U-F!*+
zf2)4jRq>hqYhIg+uABXg-i!OsPg^>{vo28hUUYDut^4l#O#kMonT9n>FI)cLQsKu*
z;zl12_xm0Xe{lFvdf}Fh4wp7|E)iMpeR%3l{)d;=ST799P?4|y{Ol}fVcdrN`*tUf
z^O<jr>W$o-_V8MCzH3lW(2mC~PyT+tfBdZZeVI>um(JV$)&VspJm#$WUHxVwYs8)(
zUybj_7aX*(kkLuFDrq9cD_8Ym;e_AST6Tw3cUm{+)xYI-2(&b){FHL1;4rV^`P+ed
z)43}vD|5v<yu7^+e|UKKyjGIZbY^zG2QMxz-qdTKdP>B_)pcvto%i1#uU@~8>*x1q
zg~@8ZO(#<(rM`LfD(lUiox*nW`PC+KK0e-`E-0*|BuV6?#=mmCV`<qfe#^O&7p*(_
zw(N12_PPV&@il@$pyqqc|G(c)oIN|$BJ%mB+i!pTc-;T-qPzUUef#Y06snjf9AE&A
zjn6R4o%JO7_n){mnvs3|-0==OmqvX0*tukZfXkfg&$VLAKm4B{XBqJ6qqI)mpX9@y
zHQTmInWcZ%t+^t6L?U!YT9#0qu_b5J)-SC-eYL@zy4?JWYP8=+D|X2XwQ|<WG&F`U
z_l`U9<VtOlcHqyu?FFVEzq;+6v%ulZg_RzAADF!e{?%^H3r;zu#*dm<xy4$nS-@Pu
z!0^ivJ9u5++qCSu`}#p~(Q-YdAGI5%iZ8T!fB(bpJqF)oxg0NkWc9Jz&R=<6{L$y^
zZ3~mCZU4kwyQNwbZL1L*-rFoc_23nICPPa%&tq#diyqGG?|-ybzkl(jgQ_QITro`B
zEk2vy<k9b1-V=Tol?|h2J>p$@mVJZ4`>Zt@zl^11LMQcjs))~CE@`d3|KKuV?TL9Z
z9Zx#yCiO(e#r3Jrt6%~x{8_bnwW{Ri)gP<&T2y>c2wNM)>L_54bHhMG<kS04np5}e
zu{kr(R(c=bo0uJSf2%<KZDux}2?mkhx98n;%egtJ{@L#}YfLI^{@lJVImJs=&2NrG
zQT_a#0+xlMj@$p2a0jHbUAlbPu;#~y3D4hZ1d2?YGNt9zDX$%Ob>IKHedi9(?6Yl4
zmZ;q9p7G;v-J6@6-LJ*IX6Kc<^6Y)g?6Ymj$NNs2)#v5uP4Qa#<Z)O?NW%4XvFTjv
zEoAtvT)nDjYPvQ0Z?B@#E4~;#@oQ@$nHhE@s7#nC5o5pF*<oo?)rrs3rcXZ|^`x6&
z`Q_eIr~c3Ful)1zXTZvkM4v0BwqGtd|9H^M@ANKz^UV!qZ=*n|>F&3mcXt#j%hh~v
z1dXSb?Y6yBm=YKr-MuyYdeZrMwh~4u9E%n&R+Zeo!A{;kZ*H%Czh3jrtDm{{2b_P{
zE`NO1w}-2f^AEq<m{9P>MMLyeU;k@%yVI)=CD&^oJNGDUM`f+)n>Tv$Wg@1JXUo5u
zAhp`jt;yu*=`-qYe!O}nd*jOyyBYnT_lYVoYzVb3d~vx5G|T$whQy1<OLy+O6|#ld
z^}S8cuDjU}p4KM0F#OpNK6OFb?fM5BO%LBFXAwE|?&nQNC(%m&J*@Zhi*x_^?oavm
z4ldmO{9s_U5@<Q1%>3i6AfbP%#nykMGVSsXyI<aa_`Cm`=G(_&4|de8{5V5YTmNp4
ze*UTU<M%dR_oxdL&a0}FHxv1g_HNyZ9f#WP@2wMfUlYt1&;H&xF8Y(*yI6ZZR@3{Q
z!hI_y%b3d_N}jEEV0N`!!}04Iowz~u2e0{^2Hogw9#ht37hA|wJnl6wc)fNz=!lX#
zg-wr2tO|d>-R>O}^I+ZXcdsVy4iPRjk6J4Rnsf?Vox9byveI%}{(Zjw<I367UcJiN
z5%Wp(ZD&^(SA@-xw8{Asn-w^6?anW>Dtf|E_v2x^@lkKT?2L>9+j4KG=yEu_xVY@~
zj*F9vtN;6zufO=k1x1^WM}&n`Ud8B5=hol*MM$phM`B1=Sev!q@)PIJAK!XCt~+#f
zSZRig{hx@?JuLirGnx+b?pF13SF!Iu-|Nq}w`2G9-h&s9HSzUcP5JuZVL5-|$5TQx
zazEAWTlUR5^8FFz_hJuU^7kKj$hEh?m_g>>BBpxlbl$FicWux86e`{Jcy`u?nlDyw
zVuJ20EcCmt9`@t<?}sZiCu_(Co`3kgGH~b1_#59p`EHmd-fGPUE=x*<FXf*EdBnxV
z<%(~mY?#R2?;NxE{|mg+aEYDw^@!q|`mbS6?tByKscql7`~OMVuMveO({5zXHCkdl
z`__t_;^(s4uX1NkRo=2udCCQKmU~x^=YBqP@j=t|n;U0eby8#a*t~dxnI+#w<{kr;
z*9$s>4(5J55cb&RYkx1O9QvhHT=6Mz^|#u9u49YC{`}fMd4cKH`t*JEc{ZKb?e&}I
zOMfWMw3{#gzNVPTT`RZZ*DjqEQ{S$(fA{_OhiCWLKfZso)JRoj(tP>4ny^1or)Kd#
zTG=_@X?ah^cZt)}bPsPzJ)Pol{VQm7xcU7WW6&}*$7Z%xYrol`Ue=rY`{O5V)Y8^A
z%)e*z=kNRa=_xi!Tyy=FA3oA4JaPK;>#z7eZQZ&RwEp8*pDg!Wzgc%X>QBA@zIexu
z<Zdyh&dyHG8^>~{y)T}6<*4_cI(tw*`qHIKVYf|8Ocw0eApt7RO7fJHlwQ@&@l$_x
zZmxD@;g;~YO4j0MXAUm$oU9`0pV!;lyW{`A->ScT?##8A>u2-(&1MZv&4Zvr;T;8T
zUA_Od_)+U0>5q3mih}%kzpz;G-F*X2f4_)ELr?K-`|Ep|zw2wexW+z@iC=o5cJF4f
z<JmGlKHrIPk-W7(Ci!{x(H~{^;(l01eYNvwbI}c9+j#Zyw<z&BXWvaYc1=BFK_AB-
znTj`Y7E*UUSR4v=2wf^Z(Mpp~^Kp{E<lGj$IOf)%hTE@Pi)ZqN?v^fiGutb|udU3V
z@#NvhACmqyS6`?&(j>XQuVF#P{oma4Pxn1~+Q0bYgRq%GLSJS2W*NyuRIzW$k7;?~
zc=z#Vad2{L<%joJ89&@Ot5NehF2Y}it6XGJ-r?kIw}<iXozJc97MyBq_M-0i{`Ch>
zd7B+heYq$0pqjm@MDnwzTdMYaTp?Qj_J62Ha{76{qieo5|Np*wt=x^*F)MD}?GTR6
z3f#9;OuhWd;pY>dvzg@fNGZQRcj&@wBf+_%6^a#K=efP9*vj$yf1uh)-@;{YI5Lz%
z?W@lOCBFY=UhcZ&g}}r+zYaO3Z<gjgDt7Xj^~R-Q@_u(aviHs9ij8^DWVu{7x|Zqv
z+K1<I?w)Mh`_<sK4JfEHLJo==e*9e<vFCBx8tuRBXI^$#9bdO<YsHh@k`)i{m>R5D
z)b#HAC2#$QkNfSX8Ae{ee&Irc_4_@--qUmrT0Wm6{LVtxs^o=0T+PR$3vT(%FkrmB
zEw|a;L3ABxx74)gyn|O(1~2XKU{pDlRrsz$BV~D~hhgP{@al!3p1U_3;6Ly#Xwl7e
zE|I+r%uDlf?p@}X-E7TWURt$RZnB#1p>4Uh6E<%7Q+FfBEcx@Zvl6ydCO&GDmwXNn
z30bglW8fvjdd(S3YM{ybv-t)RD$=LlmOXBluXFJA^_~4TC@5&c<jcR(vy_ySG{5+o
zCY&lzHWFrCa-?EmXypR2rMhfyzj78-xLlbz)gn$i!G9z3?Yf+n?UTjWg*Q}uOp>uE
zP)OK);)I8ay87b_3%9Mm{j<jIPVM)*H}+PWi*$VxWqFrVT3Y(!?)$p-Ns}fOxO1-N
zxBnw>_Uze;Pbbxz|J6VHWcA_6w9^|`XRST+vg66~4-p@qOgn8@|Hj^6>-qeqcja3y
z^;O@q>0tBDa8+6H`K|WW2j%PK4@7_GY0-2N-EsK;_Ma>N-q>XD;l7t<?C-mk9VZR9
zRn>f-?Y`mJy$fbcvp#;};Mrwn`{JA2@0Gpor?y{vc;s3XXl041y;-YCxq*<IOY#|J
z%M&}5ObZr@+85;bs(zZMedMEW?tE{~HYZJm+#(r~{Wq>WNU5tm!J53Q>BvO27fE&d
zG~Ev;a?kQwv+3;4*Iy48nC&e5c>fqn?2#j{w=Ddi|NUUlF8^&YF1EerpE_Ku?pJ#K
zYq_BHqdx`5!P8`m^m<@J!z-?T-Z@vJ>bszrz9QGbm))0{-^FkxKfBQIHoGq8(5jo!
z)>|t$8J?W+%>7(ZV$Uq(=CZh|e-HOv28YxDr_=x?quBm8r-K>hXuSyh5XV`zCyK>=
zulJ-%5iiEY?@k|kvYgF1m*<~J!l90gm`~p~T0B3evu0<x`Kr1Mj?8~Q6a#1MN%*kx
z`9JaR9Jz5D<fH#x*=c^y({rV0;o0rMxA#nZ|KgR`njJr?J)f_=dA&t+dd{)@>;Al1
z%QuPM58qVbX})#y4$1%D|0UYgdz&3m$lLTg``}@nI49e43xCO06rIkoF@Ku9;^;MQ
zx4GMLZf=T;-}A&|_SrUexeA8U({!D|D=6nYeYt#o+i~F^dmn(7uYiu|dB69&+_Q6Y
zr8jh(oa}Gc`F`JTzg087aIfUFiYea5DZE))aPi7kg%ja(9!_^#%2e#eu<!I#i$uRe
zw``@>{Mk0`sLw8gwPD?y!fFY>zrD@K%gfu?d->&&YipwoD?TKoq@{Totv~<VIWcje
zO7d3K07l{c_xpeSs=E2iTq^p%%q2NrU*8*Bv&D1FqG!JaH9vE17<fKYQBwM~lyRn8
zjIlD)Vxw0HA)(AG-p%PuZs3$W5W1M*d#IGmO8;ZityyYzE@g|;@1A*L>B5DK_5VK4
zXWnK!)91#HLgh`HHy2)X6=(gkCOjaZVXAicqgAWdP10KRWKEd%yZ!(Ffr4iX=n`hD
zxqSV$-y#ldv)eDO|K$FON2*sASJdR$%&)iQS>@5=H%oFuZRuj}&-d((JW{<I;5k)x
z|9@}Ad%MyVdUhSS{;h0J)RmV<y&ti;Z>u~j%&;kadBWS;-KsbLC<!d}a|v0-7&x=d
zxYa-FyLs~U*GDxf*0b1cH(`Cp;~C}i|8oJ)uiRge*EdD0GSsH4Equ@FdE@{2pqz>=
z4A)M5%fF@A!Bq5YNz$qLZ3<-vZl3@9Y2)jFoyJ?TzdW2`a;rtNUaF~1Ty1XYo89*R
zI&#mSuD+LdpMB|tV=D|FPZeam{cCTY$p2is?&$)p2i|{vbi#gqTaf(Cb!XRshp|_b
zgO?3~hI(Fo^$OE#`}tyC!SM-Gtc>_}P5F1hMcrYg{nqTg#}ivuZ<PABD!Jg=*GsH#
zo0xVT*>^!T%^|g?b;Y$q&&v+wu4`WV$l%S@r4RjX=>Cl116kQ-_s1^e*p0B;mQpc4
zzI@UxF!2appd8Wp+(mg+{sY-n#m|?Nc`;6&=Cb64!N>n>Nmt(gPJaA{=}lzWmn+*o
zD;lX}7XCc`_~P?BKPDXakd*J1-hTFgdHGwXgS(G6y;|ITdBOiRDLgwBnO|NOa+<e$
zwX}V`!vX1^Pl}4%ZTHRFEj+#6X5ZN|>+abfPwoF{?W-j<mFcEt)so}cf~f&cnpz2^
z6@{A)b}kYQyE1d>{>&f0|MFH;ms-BtW3l#Z*?jq*+;+NEp`U&_FBRMRLfn)`Q}D0g
z($4m%D~FzLU3@dL-RQHUO!hB9Ir;oe|5VprYFM-4;s5`Y-OVck4nEzw_+ntM@U$eE
zY^@hl&qq6+Ew3m(&s>pkCH_{<_Po1RI?>zKOb#mL4_htz`PtdS?ecXUD^{#1IBuEz
z|KHyq*Z2Pu-Eep9_Iq8&<?H{Px$fRCcXW|!_pLXZGcT)whOdm%&P-6zo;zvQg2T+=
zZiyjLnl1~?)<lYYP`F#cwB46+-CT*r{BNp{&xVE;>{=4J#o^MW3=`1SoU(U!I%mzA
zR=(ux@4q*;=gUh;OB<HF2<TXJW1%Ihqr-f=+JYY+5`WZu`V%w5M=ir-mf7tYXVZ4v
z{q*<lv_%akKR!MVnu27jnfL4a`}?ZhiGqTG-_3QbxxUA(bMy1jWLapmCNhLeo$bif
zgafVza*dNdc+TVeA0vCu$M))J{rx@5mMsG>C|DD-^OFzb*8hK=+e=s$sr1R&-b&lQ
ze14r&cwD8b2v=)L<<dvre}B9Z>|g4&aqqj7qg|pW&YlIGq;)%Id(Hpg8zo7p>PxwN
zmiIW^U$M}m^9BE2EupAD{?)rVdHb}cn7nsxed@78xy;k>R!WK+uUnIyY*ng?NE1_7
zx$&ypRE=!A2C3hj1@3Q3<mO9vZ;Nf-UbmIovu)qnZN-%}6;JLeg_v1b8^)erD$vlw
zB5NeHrK2z4;ELcwN#7Tod*c?k(|6kQp9QVF^}jx7h~1yXys+0va;fyHjSnX>oqW!(
z^1N%?dS}Mv>r$8Z^gI5%c1}C%PjF$gvf<~ofuN;~`{wNyK5o9XW}Rk)<YnQ4o9&Mm
z`e*!>@n6l7@ZqcE2^)JsZT;IaB^xLHNDMqNb8c7S_Ajm}ZFXCB?v_Yi#rId=_uvF+
z;|WIlzE-<hoj#{}v_oF1HF5j4f7PN4UjO&9_`3d_J7rbzip9bU{7<%-nTc{uWee!|
zP<<CP?i&}%6#dljz<uuXOS!pTO#baSeFEoJO~IxWP4}O-?%pZ(?bPB8p(2O%FYkOZ
z@67ws#~(f&H%z%#l#vvCNVXkZUhGnU&37$|Tbp(~e8tU=sk?tKjW3f=YV(__c=7zy
z_0fH^-u~xZwN_0{^5bKD_ctFTFC6=xxq0pCm2ABBc`jeSoln%(=hB>QW+uw~u4e7g
zWM1}di@t0=u=~Z|5SL>DU-tidDb_Fh_qvja{J({FCH=e4$o2j(oUTxHK}F;1#I@Us
zO~V%Fowo|fjpIzObv;nX`?7gL?cqaW{a4>b^$M@PpBH}a$;#^rg`cMC%31$8&$?mC
zpBw8wT1~zk)4o_<-|5|3{q47&t&T2VwDQQU&Xs;AXA1vVrv2c`*~t6$TjQUZ<X(1J
zY4CY%;E6dCJM{BTwI6?%`&}Y%CflE~yCE*$xns7d3bY0taLw;;Q(&mRpSiQc^U#M3
zp53a#n!-sFO)jxG@|1P2dZ$^|Aoy5bTHqQ_>wFpaXFoY5?6${uAAfx&&*tO7#F7-@
zE$ZuDwhR7^`d@ofX!T*{<+s~ES*iDh-6~vgrs=NxnGbA&PbS;*w6B=(KRx~3q`!{u
z16G7-eOO(bRQT|PMbC@$mQ_>d=kAx+(Axf}`;S!3#>HY~>A&N*udS@FwRHPto|NNv
z`Y3y!>EDk1Z|17stXX(TQ`tcGuawX0VpF!`zD-^ifAP*Y>j#fCT|a*B=($t*P4k@B
zn>^ANf0Gxkw|Y0H-+I}r+l;1|$sU+^%=Sj?UOB(@dt)E>`0nEP-WPN0(Z*0$?+@<}
z>&kPxD8DjPer$EdW4~B)lDgB%fUUQ#J=~a7{<Uh2?q7!JQ~!DA$M2fIdEL9yi%%OU
zB}$!pU0m9ITw6=)!x`iAB~kNs?63f>Oq|qHdfxW?gCm?j#nMAULlZA9a*fziu`#E3
z%k?H!ZYI5H{=U9PPwW5xWBU};K>7dg`~Dvvk8iurZ~yg5uug)~!f1WpL#B^UFAQth
zUf}6nvWRtayZo_A=EoZ<riw*>E88#YS<M_MVwiWw;?3>t>(9=8=0C@x@z*c#5SgK&
zq2hUU4yK}_q6u^6^fWawnV5L|FP=C_=ttU{U%#qOKDYH<8l-4tW%cBrTt7SLPRJD*
zzvr|&Ej+Lx@$iIcVt1ZrDk&{WSUH8urYctHoO}QitIfl{;%OPBw(n*{^>@21OFYP)
zCu5h#S-wPW@w#<<>-S#!WV&?zuGi~!8`S>#Vtn7-)%D@s^7}`>yuAGI`}Vqd9}hG#
zgX)6T>~%ZcChZCO_2Y5>#=^(P{ARzu7M*|e>Gb$}4+}vH$Hn6+9GhI$R)0Jy4l2!4
zQd759{ApiR`eVh1%1C1t<*3OGpN-cYzhbxFaa*Q{%fheG>$7u?Z(RE5{*O;5jHZ~d
z*PqP{dBnP-{>p5}?d6rS1(k0zimolXRK=rumc3ws9{*9^-A!_jx9oP?)5EDbeQQO|
zzhyHO#Zx_vz8r0>%|Ey^bHAf}^6geZZ5{UywLh0f)V{HuW6)mqc9-hMT_!v|a~r;#
zXuP1UydY%7g(qvAd;hY0yPD_L`gB7|aqFQ+c}EuIUVm`)<?QIcJFDK>r&@%_{rY<K
zWb>kr59XXH`?}F;Pr<IeE3(TLFS*sXs7U$~zv;n895r#j7HS(A7ACxyAKkq5iT%<W
zTl9aN|C_u?x$xtR3LhDXUJd8h>mP2CV&8W&wEO(0Re}16AAi07ZvNo1Zs?ApqNMKQ
zxmVBqKYp*a-91z_hoS!cT)WAh@Aon*Dwc4VE+|>Dq9gVQ-|iiYR)1JqmmU54)vXO1
z6PN`LGF@6Nz#+@DB*3Z4UoCag%csAa`B|Rbv)-#R=l<spKP;Z#EB05LIn#Ri9(L*X
zwmh3Jb{@24UwXc4<J%oKH^y-r>{QaY%K!b1T(|wSc?TbspSKKgUvHgkn0(dX0@HKn
z^C=UP?(9|<zt3~CbDEIqW5e2K#}sqZc#_;(o#eC&f6dybkmX_U>#V=inGS)LR5k`X
zGuwpcizauR<aG3qf3`92=u6uSi-dZMs5@I&Iphs*-+UGsx<6estE?{f^2S9AJX)Tf
zaq{>dt;qNE-Erd;Ru{r{$oICJTkSbH{eZr}-)aAjL|iL;XrWiL_sF_mO9C}td=`J^
z%X8}5K33O*db@8|wAQ~;XyKjPw_xAm1CuwfJ4x@lwa{X(^w;0@O}pk<n+P(f2zH)`
zIASC26SzS-HT(XS)pG?GzjJvrMP1^w-r73WwXK!g!rd-TIQq3sXPfzvg&QAqE-{$h
zV^Ffy`F2!)U-$9YT@PnEu03+}eZ14L`29>zn;j>yI0}GKg*c~yB1e+~1m#7sg|cgz
zN6gnb>GD9FBd{Y^*mBOn=|3Xv-Cp(Yc*!kjmLjDwFE{>cD`R4ZgekkA@_U!;Ksl|t
zp9hv5=*teYv3p&tFoFGMs5rv~Cc*65Ee<*5wG0aWr`!&mS+3Z9e#6U(!~}~)MekjY
ztgu{h`>$+Pc`ftgd9~A3XX&Tp8pmh-_xo<M(*AgHLhbkYUw*!Km}hk0-RpZR>hAZi
zxVi1lyU(|}_!m8W!q>txBOx$s(>f{fy5hSIJ8UoIZ-2X0>eh96#l270OzyT>d42B2
z2`wBSFK@At$eF=Y(W>Iov3pxznP<gG(Yaf*rsSpFFElB1Vqw$uD!%!(MvB$vM~Xs)
z(tH1XH$LCVT;kK+7C+_b@5k=@LvP7kI;iHN=it+^cXwZ`ot^f_^PCQEW7%@-FZN8e
z&bCyqa%1m4@ZI4D@A<ZPSzpG@MTb6~SQ624;wH1|x&;~w!q@QZO-ijus4=novzBQ$
zSIp*&t0`>vBE$Qxo=<l?v47vkv>6{Cb}nCFoE1}~>&}rO`0mYDoo7q*+hQ_qCnamf
z_Ze<1Px5&)*W&IMc01djCVE?=?*~p;l;Lu6hI93rm(oT|KmO;K_b%jae^qyU)uZ}_
zd;YHRect`k=vww~&bRxYFVv8_JbC_s=Gy<A4uLz)=AP)B*Er{e<chF)$HiICKMc70
zzAQf4p?kwOv)}K2-q=%-z{WM3f5#HN>}hj<Nwc~8HO)Uz^yqi>`@QYw{LbrYeE$C3
z-KQseANz-&@8p-=-dk<{?cLq(J9lEX$Df|HX_L{PKcCNs_5XgcxL-h^;P2io0UAd@
zJ4*$X-3s&~tP376eER%(;^fJXORDqJnCyDZ=W`sM5OM#$sa3#@p6ky)Z7@^ioc}lG
z`P*j#I!4CEijz+UgoGUVB^9<Z<iz>&?om-vmo8m$D9rWDX^qi4-XW+Q5E$6_=uwhH
z?>f$Zi!`_b0|UeQxw*JN%N?YorDMNIK7Ieb|Hu)SBS(%j9Di&X;$B>A>^IknwYTl}
zzd#L<qz?}c`n8?}=Y`215)ADsym}(+-|LBOcb&6GYQC-JLH5~)H~wsR&-$y>J-+Uz
zs+E<MMSo{k*P+?@QF=d4pFMkYPvz$gMNhrXeZF7)-gZ8>L1sqAf%N&c&n{-Wxx4RP
z@?J?r<p}HAhs&;JeS9`M|IzC8`!@aHTVS5~@#D$;2XdbAIhCs0Ckn`&`Jui{&7Mv0
z{5IF;iI*(Sc>UE*Tc&g5*`}uvmET;qWUt-dU+~rO)?&xd##qt&kCzw!cU!*i?6P7e
z*N1DaKfCO-`?i1r*U`n1`H4=Cn&%|yU+?<neeh1)`N!+NJm0Xp$aJ60UmFprZyPoB
zOpYG@@uS*M`>Xy7QJa>}H*THljwt`foTD4fxVN*`=f+$w5%&+TTl)*$e;JFVwoaY<
z<7Yy1@K<k_jsAa5!PWxUupg_|dD)vLV|Tr8s&!UC#KC{D<~RD^PkJ4xEPC_X-3o^;
zneH@|1^#n#lb3%?OtLYv6#L%WeJDIS`$KS?Esq|TXymq)T*;f81jG`4?z;8)J5z~i
zMcp2Cg}}BB#%-+UzU)$FtDdLNU^9PXk!;tp3BSwiKd9QsRBS!5uK4k>wujr^#|p<4
zx!&Bywq;K8{P+ofBaDQO-8K`u6073Z<M3a7&i^w-;(JeZ<oeG$u(!Hc_fTk0l&Dr+
z;{7S@+`0md=LK6HYE9uSZvG);`DmGK>xM+*oO$ZUrvFkdIbqVmH<K;(rRS9Yf8;_+
z%la4tOkNis5VjP!;QTq_^<r5W=g;0JTn?>Ce=z;R^<|HLZenP8e#Y&_hM5^QJLE#6
z_q7C`HB9eF$~X4U_<zT2mVV0G{zsAXS2M)?tL~677Jq2DS>Xf!Q=72Z@UB~T?=O7%
zgl~rLx$m>f!$cN6JYeP0x9{}JU6Asaqv=KD9{bDlpv5yslfs@QRj0)bN^Y7Jo(?}b
z`S;@c-1Z7JKYV7hFJ12($nnZr>hHYx)(MT1W9~cXFRZ9hIa4DgS^x9Svk#N9FV-+7
zshxAb_Ib5pr$>=9_g&`~@?85|-hHu;J`{8#B=5%sr7uTUm?oaz%zEx$1s~@-Rridx
zr{}DW+wD0}Q8TO8+UMq~55Kwon3>B<zqjsrTW{G|t3TKE<18(W)mOvL_sWa+McZ#u
zp3ugW7i}tY@a3J!X|uYmHoRZD`A6X+JDvBtdGGVw?Y#f&+2V{))i0}Ft7}MHaa%LL
zl40)FYqzV7Uwki^bl%6{a@mWC-}g^@$jv%^%8jx^<zk^MCw|N@wi0^%UtM~0QO)C>
zkA=h(j%;d`toV0MW%eQOJP|pKBm3pN4qJb|tSGo^+3&r(BAc&P>x!qmU-Lt*^(=dA
z5wE)nd)njfPIW{3&!w{ud*@xz&(WFYYti=GIF9M*!nZe%)JPURe)g!FQ~l$Y1?LqO
z+_j(hD~fSZz#iK)X))eESDt;CBz^SM<&U>k@J87D(B`Q8=G!uv>(4`Vo}!cX(c<zu
zoK`Pmyf3~t?c<L|X7&yF_wD+(GBf=7vxc4L*R1dN>*cHVzAob~y)r$%j&pKn^~H+^
z8kr5N%|7$BfmS?yd3kwl-1BbzeFZCOkEA9k_Wu88%ix@}_Pxmq?Tk|$yW3-qbbns7
z_pV5jb5M{_QBjeC(8l_2v(Bc?v9Fi={r$ar^z7olrXsG2hK7QVkM%mcuzY@Z>>C#!
zUt2`Z-_7O<3Jj8xlAw<MkB^Tpu8+5OadWd0u>l>2F=viUkEAi%$B!TRu7WOhiHPVp
z+|D1(tIx^7abQK@Vvh<=M*)_HMS%;GYQAof+*o&yb7xu0gs{gyUtXPIebDr~kh$^X
zlP&A_CEZ*4C(3)8PGiiuJNy5BI<4=l@q{nPqVN$*pN!?B0O`9=?f?Je57C<HzFu?k
zPQ3?rg#G4PwdUU57HP9@+mqN3?eo<OU8nQ*&S{!Dx!ce>cjDQHs@E53NL`*JfBe)*
zRS7A}qrAE)Vv4>8_SXJu%wHCFprwV~w(PF<ro%-WYc56l_|1AB@L$pO;tth^bvpA)
zt}T47tD7M(?QWHbKF{A{SrwcNF29#1T|D6b@#v9Y51tcSepjvgl>6{>#&xsU?=x=l
z?D-sQ=@ZA-y~F9iVgoH@fz#q&kJ`WYZ9LJ+DDY0<L10B$8Phb~6B{h|Jc$Yt<o7?{
zbG&PRs*=)$e+u$yT5AR8|BFlgSn+nD*qp!n4yj(>Ab#0R!EG+5y4^;eIouvo6c_E!
zO;q1@>u(HW-R#-@yx(OGePdOh@V!V;FK<QbF4y$0cLMdlyUyQPXcq4+r+o0OeLq8g
z@}F}l28+LZxBBz%f?$nxj<}uw&7S=B_lKVSbPwFNR_>W}+=Slcw?6!KcHblS$|+*i
zt@|yL=1auoTZcJazjvg-?fb*&6FS#C4_B@^^0x1+FtdWcWW$-G_rI*Tz}fXoG4Get
zm)I{$K_NZgUpeWDOp1Oa^M021cZF|gmwX6G`G4N(h)>lOP}q4a3Yt)K|MZC;r=JV3
zwd`ENdo_Ari{nw*Fi&vJ=_qjI?D6f@{G70MB*!7&FQ>#zWbeIrn`WV^QOxtp=Bpt~
z(erYL#jQe1?)~Rlbj<!i)3i!)-6;#cKbBW0dSlxlY;DHeV4=b$*}bpDX6OFysONDu
z8^5bBeRXU0#fpr>rTue%?&6URoi}$uwd=2()1KjJizVCdX*KRUopAZ%xeTkzeUs*|
z3jE@%>Zhme`fq>N#)tQuBgFn&U%T^*U8~HrXx{w48A3tnH?|3E{{Q%-$E*`}GvjVA
zJ3j4r-^2Zpw<r8xpETutj)Qk0`>Xz~i=Hgc%Bgu^u<zAg*5}v4<LwUe<kUUUc-6oC
z)}PPcQZ5+?7TtfB{?X#{{fW!x{M^R$_G#>O+igYZYo|vY_Emb6cyf-4jn&Dm>kY%b
z`lcj2HJ<rm{+mDNB9o1pH{>L;G5vkR@0hr$D&IEbmOXRZnKa=#oyyy)rPfImS4wJ3
z{wX|qvUl#fZugHL1MY`^xHCa?f#z@VCstj{DrU_4!*WkzuVheT>V>J+EnZ0<9{ymK
z5UA_+el>g27Y>kA(!RIz{~PiDUGr|k#xKSiCfD14u8G)q=<(YZdEE^R3$|?&n{Af+
zDNDM<YVOs!n;0Kl4UgY?qwr_c`aPex(k&T4Yvy%zb<4I-WT>#=Iz5lmt*L(N_Sugn
zaPHMh_-Gq=FOTh@qJ@RTV)y=SQhgUMUToa6$3{d<>`+3%ySiu{vE&mI6eUbD1kx+I
zbcKY3-q^WoO;xh9lWS(@KQ=`(*r4i5#**dBl@$~kK2~%s5)ct-0j<M6)WRuYQ?Vh~
z`u_E6*FeilG_<vwZ=TsZOU=+wP}#k&B}A+AM-`~Ua!}=fe?w~hLII7Cirt!JixZAa
zeyn9sy5wtX0?TgDF>Y(t^n9MNVuc3iT%R>hKYsjJ@#A6p+PKrxopev1KD{yfx?X?$
zcI$7kI`RAd?79%#yO4W-%%2n4Z+9Bk8pg^0-F=wx$n{Cw%^zQ_xNo5Qvrv4?nX-R}
z1pd^%@VayTxodxHvCo^i71?LZrrYMP@4waI*?BGgd$^BRjf8yPd1tQ$e;@BE{1o@2
zqQ=h1spyT}b<q$u)w+Ej9+vh$72WzM##j8b<UQxW15*wz{PE)Cy$PMR*O%w>uk2{&
zpZ}uQa<TH<xq1y>Bs8bl-xb#kT=#R`p1&#FTC>;ji=VAud?cGu!YBE0X}hS!f9c{E
zF}u3WnKf^R^@EcApJY+Ly0|Xp^<s&C*D(K3sZy@1f59R0e9D~X{=aGjQYLO=-Ru7=
zN#Ka%n?w^{^{9_;H_VMNSLScMAG+Y(3Z}QIu`8?>9hkZP^v1GNbv5=y=2HH#e0M`l
zvo_X!V_e@SDtw1;PgF_liyp_Tjcv@Y_uf!?&iYNR&yIWgPL+zLM;|8|R2x1@w|fi9
z(`Ut%YX4bx$o*$<u-xwAr@-$xpLM>{iuW4gThG~Q%yPRF`@eZg^?&gi$>Mlp@%=}1
zQtUPhEn48Q{C3inl0}LCqn5vh^+*?`D>ABqq8;2@J>t7E@qg3|o@?c~A45Ma$ys9i
zML)pix=znNrMh2EExfzWE-kGRIx4*2y7K!&_Gf?fMQvMDStGIa9_RfH)Ad<qFgW~`
zU(NXWzrTqov-|(zgW0)>vr4WOY~qdOl?svH5OYJy)I#Fl$9a)!LO1Rf%vSr?Xg_UU
z<INLx+PQyr-(0ZvO_JIt@q{m{-|RlHBDy4E>TdSs|D%stGWtcXJ+{91)5hOBnV#$q
z?0IB5ZMV=}kK4<fZ!gvBu8;kC$GW=Q{PF$MZ7NTGdFHC^<vhOU$M@VzvkU$#wl8<k
zUK{){ptIQe>h9Z%Cnrt3e0=Nf%{!fPR!E!{`{KA_|7*MON|OZ_CD+PlH1kbm+%NyL
z*nER?>Fj`uflnswdTXkaCH2oTX|MC{z9Pd}yaqF4KiAw`T>ryDN9xDQ+v}B|p8oi3
z#@ddL-o=@FZzk@nDEuK6VCHvh@~7ST4V~v!9DKjDUe8HOL&L$*vGMrri?ZU3j0e8o
zuYZ5__5V+&^)oUu9@wN^Sl~FrELZBeAu}7#fh#M6E&BskU;XiHcK(|@WyU=}0#t&S
z_HMqtdi9wX<()cuUkj5qN?2N2dieWqm+}BDC)!*6ebK5_r?P&ufi}UOID6K$rpBhl
z>36xGSohJ6t|B`Hbp-{6moHy}X8YBAW;DEcljGv<u54l=5*Zme!yu8#txu+N$r6?2
zOyRd~-v*s_A*}A_u>A46|BpWZ1noXFGB$R+oWccetW>?%|KPr1#m(Di3nY9cKc2bb
zw&ZB}`S;EH4onM}C>~eAD8yM_fBDi<?}N{a-y7{uJ1ezi+b=hb@2f&ruj79DLB!tP
zzCZqQ<kP25Pn<rz``7>I(_sr@U(fyCYq@vcVd0za8=EGtWWW9(utvhCYWmf5Z7z{#
zsr$MNH<s`E8};|_@x+%KLLXdS_d0pGhSYh!e_WOqjn~LoTjvVSliei4bnD~$z@&XV
z`u#s76DLKqzb-h|)_r<`>8kbr{`1#gsa`6(?Udi7$1f#6-pgxaWt@NPcmLNz2SToY
zZS7_;F|oS7XZ~!Tv_CuEpTEEM(HtRh^UCyMru`a*Nkux&!Kcej7d%Vg?uj}*-|}zS
z`8{?%Rl;2RS06BUE?e|O{o97rzy^lJaqqIX?px9+=rQxuz4gI6w{xyO_QvtB=expd
zw+?gFm=~FMg@rzvZpnTzFtJvy^U)rmug9Zx|E-kT8g~9`Xl$v}vH2_4Zn=Ehceh`0
zAp5Cp|1I?{&iL=Wedh1OE@Ic&Gx_)P&dRU9uQq+f#_tNhrm@FHEmsdT>D^M9uVj$C
zgj;**g7;tUR*H-GH(X(lbN*5A`nyLA%fE#l^-pXsFg<VD&$wXU?DL0Jpq-yXUw60{
zL)lFV9E;SAW?v}DSsfgjAzJ!kmEJ?Ujzx;yp6NP9SywNZM8-=j3y*r|abh~FLhe23
zu*2RazM&b~r<%8Il}nq<d8i?PWeIPij$QNTJx8qn^{qRlwBnW5+HL2rtK8cs@h`L4
zvfogeH^aW3C3dRo1#Qs<u0kEoNdhx0*_{4Mi|v|uR^#tO(-m3gc5l48?y)wbT9m7-
zmEPQ@`cn>9WU@ByGM=>i$8k?V(;G$U??1&(S6><OF4yJKk&f5gD^D*}KW_IWK%-UC
z;!7E)17q_26G=8I8fW=mZcYx^G|kpW<@d)FkHa(6MQ8M;t(iZwec9!=X6CP7{NDEe
zthkQ8^TDFica0~jyC<D{cG2wm<I_TUobLC3>y}5`e=fDO+ADJ<XvZ$5o%!jFVi#@{
z-7%VST=v>iQ-@k#1NQ!93Zfqc6do%ZIyEifc-PA2{Y>TIx%#<H|7JayS9~@0!N(oy
zE$pX$bnqnov(C@Bym0H~Un~X8&Jhz_JRaZg|K_wn{`>P)LAeL^ZC<+~>(YX?ryB%z
zGMt<!)bmQ3<sz@5GuKkN^Xo0%Z{l3bu;FQh@jI#7O7<nPqW5>LiK|v&OL-)JxPF5b
zXYA7V2OjS7T@f_TdG$6yr>Gu-OrA|n#}|ZeNIh|5=Cax!FOE31-@dwJ)uDH%u7>}g
zzpP>c*B`~Frv;V$oxKw3KWKb=I3fDc`@`=}$rmii+k7~8!?XP6{SJ%lzpLERtF`94
z@~127X=TZaC;^o|mm&wTHh2H$b1Lk0vZUU<+sk4vvOjUFY>?x3UIWI4w@>dsXx#Uo
zg_Ucz`R@1MkGAR_a9J9(aM7WC57@K0PsOg>vqz@2we`jA>%UU+$|LsG?7W&RrW276
z9Lp`PcVwCG>@{)uA0HhxyXqcewyNIX*wWJd?;Fe)B^+9$scR9W;Zz*`J(lId<v@|v
zFJDSpT3a7JIXO9C<qdJZ3==645s?LZ_Q*&|N^)>+jEP9rZggm<`}<2#TbnyJHZ~(O
z(=j?)`qu5+3q!Olor8pgh1asJyWy=Oq^PIIS6Eo6w>o(7#RqqG7Oz;hZky&8RTC4D
zn>TNUiE|6HI102ZmYXfvd1b-7`uUnmu2#G~=y2yZ8|&ngI}^6f_Kl65d-Z*R(M+Dt
z&(3a+3U_j1TIN5$FTVco)UOg#y;`rX4o`mQbo}?M7{}$86Q7@(8@JOe`o62TH@At@
z?cbZDqiinUuK^uYV3>ABg5lol|1y%s-2JJ0Q@`#A^JVV4lJ8a<&U$N0FNZ*zQixRZ
z!im8GdRuu)BFg{WzY(_Y(!;X3`L=D`Yt?n+_$Rt3AGBu<+>~<evpC-m4t1&Wg~89~
z70h=Cw1|`0cPwjv;nq(!eb@3`n^!TZZRUJ<$%3bEM#m9`Zw+-_i#Ddb*j`anZ6+0R
zrZ#_Z^7{i#|NcMRQ#N@Om+q`6mX1Rf^VcgBvVh9s^8Rzr*PNHN`kH%U{oRH;J9e(f
zzxpU8v;Fq^$cT%b+*_~LtBZfgWI6SN<D<BOsuvgI@f&Az4<Fk2GQ*hb)IS;Suo9_&
z%ZKi&A6|UW>fYjuGcPRKVs~%xB_sAl`ZFiD{5x56u9(-&xNlCryJx7l$lR(Qoj*Hx
zMH5TzE3lkcC+}@A>&%bi=HdaDAMN^h;H`S}hc9O;IDVR(s|!E4^Jk0o(z88`uF?PM
zw7;1gT41*5TLAZ?V{NhFVz;i#AKd#yPWu1#QmG9O=Q#_o_qjc4;W(DONzUuYzyG$U
zB{?Q--ol?9`TD5en)wsi_nz7|p|<%}M=!t3wwDnMH})O)^jDf8@2`J7Pt=oJ7pna&
z_b%dD9v*Ry-(#*|uXSB%Vn++NNL_s6laterhtKZMFJ7e=TfO*eWfDV*;a-NeI+w|g
z?4^HIS3iG!d$x|;<IW`>^S>{<x`5L+STySVJ5V{QHdpG<0*@cdc^c|ZF*GC_x7^V5
zcZ#fIJ9TMt*zM=pkCy#EnpJUfYGu+~(bfxFO&ioFIY`L#F4(tNk#8$cnpX60F)QtJ
zyH=m{>)xNM*t9u6QP*6u<buhR!wcTEXjpJ9O8Ca0o>`)$<aW1nm+k5~S(6>FHf~$Q
z%<<0r+{!9gMexGXqXAUWgPVjbg_i@T&23!QTm3yhd)4;3)>mue3*`<Adm8*WYul5$
zYFD?$uNQ{x>tyS1$16_QtbgO;R?|f}cW-BCTO|aBwVqe#e%tzFcYKS<tV$!6v*JoG
z*Dclf^TP1JN!dPIO@m~WL&a&E<rB;nfBe7}lK-!#a5>Mb=ideH<l8(-x8qGb@U+vy
z^!9&l*MoWGrZ<;r%wmr^vFCwDWSNxO-nZS~x14?BD7h_Y&MnseQyMLfZ&aSNd+FIe
z#>;G#Q>&%c|9;<VBbD&!Ki~dhK2KpK0eihU8*P41RQbjr%q8)G<#)>I$MW$mXC2S`
znY{D-ktC<4E1mLjd&-rW1s{5ozU;efZT&HJVb+yJpZe8Q?nyPyRk!_I{jVyWcb4@H
z^?o<@?hh}XMEJ<coQjYW)Hw3s3&Ruf|3BmYoM>+iTW_tcF5~@7#c*2f{@r5sPc6UQ
z{5Spfqlp4~X}a$(NqoHdOzY3I`xUV-PKgEy^7HrfANu=vk-~$^7o^Wd{QAmzW&19(
z84Gr-;=X!Ts)bFeaK*Rs>DO|(?R1Y^T6o{_Q2PCYTb-{rO-+wGvhCCQh31C!?~a_T
zez>tNKmM-i=6$Pq);~Glc<{-O&!P82+n%OR+cfPrXEUg)Wi#QUkc*AxW5e?Abq8}9
z)tnbEONzO3cg<6_$#V8n_B6_S-`knjepdU*p#+<2?{$4VtEO!2V>gOB^zT*aim)Q~
zfQ_s(GI(M&vQ9p?`R?{E>cfGhj-idkU5h>VW!`Lcb;#K*A#YuF<~g%**_#^=r!q`#
zYh!zJ^YEX&FS-sKa5yv9`ueh8YX0+ju3QO;*;6s`>x@T_l0-yA6s)apuiJKSO@$5D
z`E!>VK3&V=6rcRTYU7iAA~xSw=D!c|VQ_SGl&~(->FVwd3=BLdx#Qx!dwqZY)U>p<
zDcRb}9y~ZLaq6~38eDaCbss)|c6K`Sbb-_4lc3A?N=i!?u3pWpHI*xBtyt7rv8uiQ
zUKQ^1T6}TAmMtQpqM`;f*R;R5Xwqv}`)h~lj8@Pv@H!4&k%#LRZoQY+cG~6SD}($f
zuCN@H?=!ze>@L&oaeK#l@cW%&ekLZSoK^2T)#p9nF<@*k&AwJ)d*I1~gUtb2dxhVf
zyH>uj<Ymwti-UVQZi&CSy`5jGmyOGr_uO{5??1ja9}TQXyD)u$h1mCNWpPKuS?iB4
z+;u<EDEeP)@B#yaM`1QI|Gr<nP{#e0+2hrhz2{^_*S&SCiT@&%T{&lu`MdKKf{!1+
zPu1ZUb5AOIbU32?U+wZ+2cMn%_us8Sqi5@$z|hYBGWA04uXW8Oelj_vz0k0+uCPpc
zdPch0gZ1B!*9ZJRB;CvHdHQp!bm4|?<~<$rD(^myS}Y~4SJzeg+`hpnxcuu!iTx%v
z*WTy$^vpaOaepl*|AXC&t_R#t-Dz?E?!OgL-FJ5EyivI6sPf@2)#o)n+<j+tt*Eo3
zedggqAC6qH@MxK~p0|r>887c{y#r6~+fRRdKWv@!EBzzy_4yNYtm`&1pVzZb5B{A$
z<+i@W<u-$UU&e-$Jb#KdFvjPub&H;Ua8b;G#RjDw5@J5xyQNY-J<OkKQFU-@qLJ5B
zM)&jO2`O$0UUfxvG4}#rZcf&byId|AQ2yhSnzd-PlrEDGgTmi$5;9ent2&xj&+ttH
z4Km5;&twW*kQyN5@1p#<kwxaG`R5-V8Ey8D&lm12N_Z`NeBtXYf2tL#+PL>$J+#8q
zaka)~O`8_)yYoWLT5Wi0&G|*n7tNfuZK+uL{rS%?Y)xKn$C((QlD%`^V#(Ck_Z(l}
ztQAW&WjK;p=rQj%|B1=JjpzAaG@0~V=itlo_w6?`Y+X);|5(oBa3$iKVZ@BH8CKgQ
zL#6E-_gyZE+5Blczu<*x3!!xVHj6h!9I<!jg=W}2o9io*6T16z_K)SfjV4-8cO5Uy
z<y~=eqtID*^MffrK7ZHf^>n`^Ti+h9^m&=r#mDjvfA?+m`~OaKdD%n;Vb~DiIwh2z
z{qnzu0`tueCQj;bY2ll9Dr#MxhWkZz|3ep2B`*}ZhJUr3^Ebinl6<9j<KA{-xyREd
zbS^lvF~fHA^_yzdEJuYE60aGrd78GEQG9<jXV>L7-0El5grof4x<sE;Tw?pfs>h0V
z)%O3_WzUv!&zn){Zp&ct|NirYfSvWz*JYQ+Sg<i@+<zJqF~PXX&}WxXmhXyl*=!6~
z<nvp%IrC5a|5bQyl6#wzn4(*F^Xsxpn~voeDgQq!bd6#1k2?k(Oe`0+Mf*u~$Vjvt
z5P8OV((Ucj3A~32ExoIiHO_weX}fn1kF2QHha)!nTV7R7t)6w@y?n#3u-naDcUFci
zJi2<d_r--q58fG`5ng%hJNG`l14p7SEm}ImwyE;C8N-VFtBDUcDV@8^6dI+x??zCs
z?Q+qI?-S#Gy#F@qwc6`lmo{?CcKBKymEwEkw|%Ki>l24>3Ju(A)i;#<7uk}nTh6*W
zZ0aYOf8P)2`1s6eKmL1f^K`y5TdMjtTa~W;vGGZ+$kr#1_io(n5Ik-D?K2Z5atO5U
z+@mX^VKeEc{<WfJ&vx<8d51r?$*wuBQOdQa{!L*_hHa-Svwf<Kn?v`9gk$y}k3IZt
zaa&o~K%Y%3+rC-+o9`2w>)~^9Zm^pCTD*7fUG3}Xw~t0F45-+l`pvrPiuL{GYipy^
zOE=zf=C?ia>(0H7MH-;vAR;!kRDV3*Z~xDO$tS1e{t^zBZm+#}d8SK=L^od9ArQ0X
z)t9nh4($pXIU{3Z&~eO7O-v<aMgPyunmzmCojW}jE(Cxs{WO_Un>fifV^-V#{q}$U
z&OE%YW~$dxr^v{eXAi0}2#ATbty!bvvGmNrJkW^JL#^(2JWUh6{eAECZAWs3aaitS
z$JLMj^*R4}d0f7JOVt@+f1AYO+R19ZPEk=(dNB$7iuMH$7__vt1?A=Qi}$X3w)Xu4
zhwpE9UwB!fp`qbW9MKrQ&fflYDNDzV{qb*B|KrS;ujH^&{(WPjWSUI=jYjoyo+C~F
z<Q1%IWd4=@h&#4HIDA#mv<GJoe+SL!R#zFb+xGX&d^(L`@{@+TH3u~hJgqx^w7S^x
z@PzYb&mXRw+x+3$i?uJLttNe(kr;S+f~b{L`mFEKQzU(?_Dr)E*MIt_!t}@zuS&l4
zPw%&G`erP4{CY{;0d4m82khJaH*72{kDPK@gx~Vw_J`BC<u`7-8S7{IuJL5f5kqnI
zGz+h_rb%b_RZR&gPrTV=w;=O0!<mgU9V=d|bE!=(Z!T=Dk*c44^54Go<})@tdChGR
zaKz4Rsrjsrw->s-(a$+*{rPg?%DCRGzwZjil)Z6c-}J<3OWX&)`%^7EI)22Q4(MO?
z_pHGyz3=)VZ!(Xpn6AsbvHEP^*Ng_vf=cK1rl->lzU++adAf4D>t?nYUmo4)0X1o^
z`TBRvbG)DGaCV^>$A#MGot;fef`(1C#_GA=yj=EGGF7U-)6{1z(-NuO#i059pYXzF
zHA6XNK7WTB7cw)>Jm=&7A}ZpmocL`sgZGa)H&YHRm5+1${4saV*Dcd!4$Ulo@BZno
zev|rF_p55pHb%rRdY|KbGM)S4@0I@R+h%MLdv|>4)%AxKY@4%u!79uCN2%NsH@@&b
zkyIT$<#TG|1of}Z$6cR0vE0^|VLhXE?LNFYYA*iiYy+s41~*oByeyeE_gk5;jF{y&
zxd4;T*DDt<6Mnw$k92y)Nzt^$a^m|Vxk{ZaUmIS0yhHrJuSpvegBAEv=T{VEp3R=~
zQ1!Y|mQ`Wi&&?XKe~oN5ZJpY^fpx}=-l}7aS>?gzVGB0zV)RYlyLm^1l$z5UjnkdW
zwzfwt2#=kok!3U^aOd%&g;qxwPcSpS^)`1;;Lmkz8t07vughTUy)p5OaC-1E*NxXI
z^J-16oZTmwby2qU%g5sz#C6mQBuw0%>@T&HXw&~x*Wh_|pW2*VPv+jW*;%u3sg#uL
zXQfk5JUZK>55KwS{k|v^widv1W5SGlZiW{Dl55(g$GooT<@&y-R!W+0Xa1sO$C*N{
zy6ktt?4<?$n|}ZL)4X-hn!h~r{yz@eeaL>>^!i?Q^W_Wn{9U6xD`T>;@9zzpA6XwW
z>RL2W>cpPcGmP2Xd>-)B{rvGH-tw^bx~&_(7@u=xOMd*$X~&f6#J-;Mdo*_Y-mX=9
zF)#Pz;g!M5_mus8w~K>=K`&-Uf~mv-*=y@!v%k*x`T6<n(C2$9KOcBpSkHF5DE85&
zNax!3c84NOcq&SyiciQtoZZyaWRP}7;>)|c(lz_O)<(>lJ-hJ51w~NX=<3z0X6@x)
zL~?U;LC4mVy}#GHX_L|Hy1I=KJqMfFlW%NDRN2#_z|mA-J+q}>@Fcip_VeRy!|!3I
zkM3jHeCm{!j8#d;=NWI_<nYMZ+<0cC*>wn1{#Ewe%sKY!>+9Tgmu2@{Eq4qQdA&ET
z{KamI%1<g>vu*GHm(=z@euU-Q{?&VC&HuRG`Fl~@^qA8bW)B`uu0OiyuJVFQ)p{L|
zZXXK2uqdtWy)U=ai)q>SZe|;57?f|)F6H`@{NLo<he_HdZF+l364azZr>;4E=jv<A
zYn!wc)!4J^4<Fq&`N!>dfjtjZ!)GKOOK0s)G<Yd-`geQ(=38myFRpBV7<4;wj^6jR
z4%dRGPq|Uu_Vc@h!eeC@y#$@lOJ*KEEFh_pq+9=TcQ+`h25Eea_>gIMFE;$ys%McF
zr7Iu5S|)vOLRGX#M&r{xld})oWbtb*2$s_6>y!~;`Ok9xyY`$vkA$)#zkCq*;Bw}3
zM$ocN{Y%Abj>f59EDm{Yx_I-R-{*w8C2GYr<Uapi<GJ4T<n;3eZPQ~?%^qHwb^T)G
zK|3?)snz-p8+qpap7EgWu|lt3s;>V3pSG((-r=!|iTUau^P`IM%-tpPe|mLvu39JJ
z+iw2oPnWpG^R}5hRv~$RTDIP?Kl|-{N)Au#+W_-T_fHFg>IFvumcn91l(vcc-3R+R
z)!w;qALWoVXxzFd?Kf9Obnbn|6DvX&Kf2Bzar&>&W`$0VEz3LOgblO!vS%(z*nYP8
zQuqvCw;3hde4W0C<}j*NrLMl-6d~m=#vFI5!E?4GZ&$kI#zl|XWT%`eGuWSYDgF44
zrLl9)I9!!~)BRtWo!!t*&Q_=8>zqrzrGDnGm$@=dwv*<VcVQFv*BkYE4v}lw7(S@p
z<2T6Ed*|S~`2F7Wm0R6J!VUd5@qQGq+F?3Pso6#1uK9$me-7W*%H`AF>9n-;z2B^-
zyjdY-BD=pz`5ZfX|M0HgD-JF>9PKXWvi#n*&i&VeByIL5{0q3Nc5PFF;ct~NcVEA%
z8C%z^P?e9?)7`#$Up{wyT5O9$u#Jz;leh!Qq6X|Uwq!}Y$!a$bEfZP1XV0DN>+jDo
zs;N!p6crVf+nW{}EBoowCyV}<cXylr`uaLOe6OIOpoDo}wW4Qcre>e4bz1md^Tl)O
z961C_=L;xT^K`9lo$)ZP??bGKud=DBC}=H1OpJ_%wA$(Nl9C5kRtAH%GIe!#?-jc8
zM6+tI+|#E|Z|twP|McloKzRD?@3wON?O(o>JbCs^$;jx^*|jPhO$r^S-_4a^V_f>J
z%=k{ys|E9Z7VkWKYioAmHY2;j?{~{@$G*4yekb{B+(%HQzdJ7c<FW7WwN->TGunCu
zzEs&x@w(5yUPoWwz4g-Pzw?cQ#ha3DYVLE5?f%|x%QyMvzkTukZPOX1|IX?+HR$i`
zst7v4!l<`*Ud#LTi-zSJrqxIP;F@*is@e7BS2RCdeJLJsy4}V1;hV#Ig_1sf-@AQ*
zb9${}dG{`{qq=7ly{|Pby8ANcu;hxnHrF0>JQlzCf1dN-z0wIzfd}R;zOny(p4F{0
zQU?yXr5iZrm)v(KuWXjmJ$kP?-f#X<8?m^Jzt7h>O}^K1YA?^<wkhSuF5ULBUf*~A
zUWfV;!F%V6&h+a)Q`}?!Iby-h6t|aYM$_ty1Ey%~ersdc^-QtkgUGc{yKL_}Urwn`
zXt}w<{pb1rY-i3W%0AjqaYFd5^!krt>nfAps<vOK_>lfv%VhTMyEcZk>C#<xbxhN*
z?K}C)dT-eAqrwK8TIO^x9ge-ER+_xi`xSf=@3*q?HgJUqsu??GcX_UFU3a+J`liKU
z`%-}lrDt<<c(PQbKGkj7eePRv`^Ct>6H#(k%D3Dtt(v7`BzftD$uXnNCtFVO%2)1i
zy?0P}Bg>4ETjr9dr&@XKHRn`0+vXY05U_7<<-xK)I|@3OZ0&EZ`)2U_(eni&&t#t*
z{<YEHVy$J$VLxk@#dV)23z#1(GQYa*lAlb)+83|>e?EHeebQBpk`-%Td@3`R*jgU>
z?hISZy@}^<tMPEK`5Nn&Si~<r^ep*Jqtm^hyK7v1pS$+Qf1mc_cf{$s{a;x1wu)A4
zFg=$Uw9$VCzu4|FNB#L?2^lKCmmCUpU4J+y{nGSX7dlIy-(-GKv?%|vO}y3wW4n8+
z-r6y$@via;xmuAfD8TUJr(wNZc{_tJ!-`d_KE3#QZEZCB<f(UG$waPUV<^8{I^FlW
z`VL>|WBZJA%hi`$oiXLG+&A|hdJ{cb-n_}_kuv2<Oq}-piO-fOT`zC%jpgs-WGo68
zo<4ngA?q#o;?J&XlR0^Lc|mnb*_#`Uo72xP+PnAev(JwoKQ_#}W3goU^5*m3|JhoA
zioMSgb1(k2Z@=l{^-4fk?_-(quGX)wuSeUaos;?2+MY9M@?^t;2M*_wK}&i*zCRFd
zVruHR_~W@p?%V3RuU!jUooKXg!KzhUTfNSItG^_||M=03-)doVY6ZPwzrXm-Xmk6&
zrNN`Hj-O{9PtLvN_NVS;@$T1u7H8?Mn(|!YbcKlg;YG`e=H(l_e8Y8n-Mc*pepED^
z*!F(WyMle4Kc9c!#wYr@f}erq#2)E{OV(j+Ed_?jGw&rFQkTw+zw=%*Yc40R>O5Y{
zT}}#*l`|(j{oUxc(E0Gm*YWnL)-#UtRh{iC^}fAk<;isU-+W%1|M2j<(@np#hKV7n
zYwCq<uVb&79V*`%_oijr&SSUF7Iefrsj<|Zk-j_QOVpLOvAN}QV?&Q-XeaW0U}{+4
zbAP_N8c$Dyjppo~7joQ==F3-YbBs&5QgTZqj)}ow_JYjBdm7E>Kb5EH`%ZrQuoPOS
zIDW~wH$T=Nx?G0EQ9v#wM7uH1z_H)c;g`TQBiDm+GkE%Z*JW59+#@W`@MAfD=?Xu8
zu2V9Hqprmj3Ea9?#lP)Xb%oF~&y`h6zpI75vfgX_((8%7!y{cmvHsUqykd-sYsIZE
zmYp>E(Wt&;Vpa5(+qX_Edn@!i@8Ktl(+tY<I@;nzKDXG+z0~l{=swTZ52cq11dr`K
zyJz!-ZOi=*EcjRa+`22hHoU_BMbM9Div+eU5Q@KHTTl}J&C_E4GxHx$-a0Km)}Uvt
z7QeeGMxtkp!L!b+v>6*8J~Haxc096XR;|+3b5Cwv4_yCX;RLQflBaKN^|iRS;qbz$
z?_p~jXQnDeMLlr%!Flulw$z$u-?n5)lm&hXOxw))HtYS}`zKP)bQ?uQ?Q+kEaBok4
zf8H$jR?1ficd^xs2j-UF<6IbUqVmkMv$JJa{Z5-C`Fd`3nZM-Rlb_3kIn-HLSQ2h*
zNCfS6b8^bzU!0knd-Ue!^o_;O{bXz^1fD*9`r_3qyZgOgs%&4qdR6f1iYDkxWA}bJ
zS6|=Ws}3u)HM*R9e0YkAi$M$HI*y*XF9}-2bST!vNowP#dAn!Zy3RDrl&D@|QW#lW
zY}_Yfd8qQt1V!fwlO{b1_*?w^+*2L%*=OT^`>hBudY|=<Glx;_?$Y~CH&?n$Ke+jR
z@b9*s1m4vd*UggiuS$W!$!3=Aj)442JHJFRA3DBy+TXyfVr-NDCSOmRv2pn)_V#rz
zIk?Uw+hpzi9(P>U>U<yLjV|pO_iiWK#XPpHKEGwr*30J3TDwHn)%xDjs`OI%A#~bq
z^QpbQ2D8`6%Ov0CQAu;*ND-X(K0iZ0{r&xk$D`QJu&Nk+f6nZ1Ir27hQs+D0)gcE{
zKAd}fHu9g$=Oa<vpA)WFTzh`f(qE_d@2q{GH5v^`|9HaVtXNB%znevWDit}qr{%(m
zwE3%3_$MDT{R&II7ynMwEkiES1E0^8Js;yJcDZ}&nzcU`9R9jZRMz3po1<s0_q;8w
zyl`DSyzsw$Ws+ES<mr=h<#Ia9KOQ+VIsePtd(jWFFRk2Dba%?jzz3Z=>~~jxH$S{&
zd(4N>ZF}XI=WUszayPq-him`p0&nS?8MkhzU+84g5x?v0?7AT1S*N6wzHilQ&SU$h
z^A>J++VtYkd#!+dlPed^+x~LO8|(X(-4Py({bfG4{Cvju{$DNE50hU<4EN{HI(y(;
z@V=dkm)+!9@nzoJFPGITBq~Hc2OO$AYIyCgL2c+3`QM8qT90k*UVVw_W;v7HwGFav
zo0HeyPAlcr+cwuJYC`H?5m#m10tG*_cS$zWbpw`$KA!zPHz%a(J*(aZ))^N}dO^1(
zIk)jRrlhDW3DTV6r3y-YpPqO=dHQtWrc1xAYgdKL+if4bGUUhOetV1llc!EOxw*AD
ze`RN7P5krY<BeUV+OG}M&&_d6O;vsL__6FRH-Gi%p9D4D$aUY4nJV#UFROdYYZg{k
zMRj#{u2!a{OP6Nk<ZQ|OUa|QmPpcDS>!VM5=Z0vxR#aFxIXerAh_Fobc=B%9?IRf`
zi}vo7J$v?SMpl+ncJ^xLuNO>uXUvdTvUI7V)>fVape7TCzvL}*0h?9n_uEs|Dt5E(
z%fG!XH;nnlyIrsK+F#E%PUnlOc*uJ0_o1`1%^!EF&nx&L)fcq-s@(o(qB-9i*REX)
zI^|H!cUH@kDIzUxZE<_~ZOh-u^vT=z?b&1VqU7G&?QbuYG;AwnuM~eNZ8d3YPW{=c
z7d>~gb1b8d-T9x{cJt}q`73$;P7aq@dHYep-uBmKj}PwCH=eeXmA7a|oSNY$lVitc
zUkTOQ+h@CL&yDXVm)38Zv-QmFWV^qUZrtAXc**;3wJ)vq8gH9!XWjPk<EOjR9<y|P
z_S!PNR8isOue!o6cg5T=6TjNRle)Pni!+n|M+^Uo>|1*J(9Pd<Cb}s)f722}s?+av
zX`e{C`Mh(hwW<G`2TvQ*+XMtMLyR)^9eC)w#l~^okv)>U3|mAD`X>r8XmCBc5OGW?
zc6Ro$uHIYkepe|&v&NyV9>`Nw!G^PI@*B6WJ(5_sCUuq6adG}^k*x+<RtJTn^^Bf-
z|5cpO?r{I&n}WaZj+rLhkE}b^th;lbijm|)%gt}B+Fz${Y*SB)?8rA!syXtO<D3k0
zV1^FMCxIDXq$GCTx)>VEl=_l$%bYter#Yr<zPNd^&w7vfM{QoNYD&B$$}r`9P6CgC
z=PVJ<#vcCK>Cf+(Z;@eC^RZ6+xb%(nsbb#;N;g#RNj2{K9=*;Xz&v~7>zhpaTTYm%
zEq>4Hd)L^ED@pM)pWV^WzPD^owN6eH;`nhUcXdwCV&|v3zjLc?PA@llGD{%tM$v(0
z-NN2EFK$Pimf95~9VM#lpQ@{!Tm0_tk}0YOSQv!<7)LPsq%b{`UG%s0V8x2}rzHdm
zwUw4|PT*v^ur%L&^)k6uUG~B~b?kiC^V@D7=JvQT<H258+nZ%ZaochvHQGAo?XCWP
zY)9ea58L<u<^BEb?O}KM+9%f(gtNJSP1lR<YL~COk$Zjn^)->-?&{yqIMyRMhf$4T
zL+WX<>G~13Hzu=#PB^-9?b<DoMGrFn{(gR=<j#S6j0-MoE|=n+sNrxqX@<|f@6}3g
z#ARf99y~}WDJ^|?X{q;$RjW4b()bpoHI?h>)2ABx`s@rIDncym?8*uX3`IL-igwB*
zZLBWmH<RFb@#c+-yF0s;mDPn?x4QcJ_?F-Ec2N=(5)zs)VZsCBg*q&twX(X#E1%cP
z9c8<HZ@yjSr<5nppF6MrzL&MZ#CNg(e7hfSx8I*I>5$y7R~=_(n@8KGJv%d#@A~{1
zGdkY9$(dtS+Vyn?ue6y#U3j^<y}kXC<;$aO-gR!<z`CAK-cCl@ttUa}_5J<!&(6*5
zUbalF=KJ09h|OuevEOg5OEHl?a3}k<T~2KdL%@wUKMp123w&H6AyCMj965X0#ixln
z8|%(IlxHZ|*!y>Drf=o(NQtv-#}eL3><{^nsmP=D{P=;CCWa-OztoFwePSKEf3XiA
zTm0_epca;$kq3KH-^Q|C(b^)Hckyf0QKS9e84uj#I^TBa_Te|J8*S%xxShJ9acomp
zY;RBh^!GUq-;z&?^)El)_qC#d^LoUthQvE_GHd>3#lGEFp6|A!bNajNm`2?kCWc*E
z`W7+k9oM#O+bXvx;q-UrF7*Zt6|q-sM(wZ5%{7m+CB)5D7n|7f;v@f!(mtD=`)5ZT
zE?9d+=YkVw^2|%F=V$Mf-hU689h(Ytg%X@#b(o{TT^9dSdmda_66}0C>V3u0G~+8@
zQ$Kj0NzxHxYx|wkz^N<ZtiYeBW4vnW1&u7*JB#dpF6V2h*ZRH0J^XR!O!c%@{`rgv
z$G#r#QW5yU>L@g^<AUR4LHoy<SKh~W&w8t!U{?0N)2fD(|75U|<mpq}jM-;|yvb|1
znZb5+cikt0_(RU0o_NfOj(_{9Y|}#4H^MV!s%;E3`Tf!SpG`|?4JW_wbi@65<@VtW
zrJKvu6UxLzSkFkw^&M9;Z0BS=@b8cr|F#oBJ{-TDW(n!Hul_MhW53F^O~qZwaygx!
zHytiAG@50pv(Wc;$LF={{#HJ5dd7K|A>d-%i;%ldW#2q+_qrKh9n@(5__06#uQQJf
zIq&l?oFuV?mG{t^EBhC1+br_m_Otzs@V}G)^1gGtA;uIL-QsfDq^P(Uv=esEuUD&Y
z>?~e>`u4MKN2zN*GmVa}{Jh+Mejh8hSb^N;qNiTd*=FS2*&%40e(uZ5=eMu5rg2W3
zwtLby6BC{e-suZA&3p6f`s5QSMk%SO3(Mc%Td{H_sGhU3dUJna)Y`Dc%a*a3nwo~o
z3v;kc@LC%F-%~}1qxI10|37N%GG?*$msc|KxCR=`J_|w;JO(p;E@W-J@cQe8mn9c6
zOafMhfY9oz0jsa-Rm(LsHw((k_rG|Nabe5y>6JpD=J@Uv3HSGgmx<OdeA~US)^rcc
zjz4!7ZrC6oDJf}D|IbE9NT+$OY@&(O$J6@z3*;uxnbWhy<l6`4XrH-OQ;iQCxgPUV
z?&UcJ;ca!?(eK0$A3C(5;$sr%Y*O#(dZjPqc3XE%D*Re6_c6hHPI>*Y?hoQd{j=p(
zZkN+a;pY;`{=YnEd4p5%^Mbopi`ll$UD`1@TF-BphLqx@43m<n)-nG@w;#FBF6e(M
zqHIH2^X0GKMKmW0?fIUe{~_|2?B}jq56<Qp)oaQZO`FiwW+p4*b^i~~w`naO9}2KW
zeB&$&S+&4od5TTD?g5p=7>Of}P8m_Q+gGynr#@zBNZrid*B@gv&98*LW?E%Z__In&
z=eq&NBodey4lUrg&ug$yqr+*DWcL|2=8&!8ws#iTdnR8}?A^#?^hGrB@JwbEUn|~Q
z=gZgsj)TqN)yN}n9_`3$5c6{QJX3tSWQc4*S=a=}qjsEu3dxcJ-x;0$UpTG(RPu#&
z^xV3*UBcTKgrm>*&ir7&WbF3nPIz~%*@k0cp2Ers6C%qhORr^KD4AASUYR>vuGC$$
zLoUy9rEzUpk2|x^5l5$MMte^c9XD-0b)w4V@)P5x+a3R3HZKUV?>??wX8Pz&xoBKQ
z;CF>5mnU>qc5sL&X<y_IW@}eep7+;wrQbr=x{c+`K8KiY#AkQ;-M@YJ!fdA_XM_(l
zoL(p&)8>A^?P1{MoPA-5pB>+<_;Kyo<F^x~&BgusfANSMwb^O9{+alUGjHCn>`RE&
zVPKH8Y7H*cE?v7OmGMx(H6zXWmIscAU98ir(0uNmqdB|bzfAq9r{}}V4{j4U5f-#k
zB!ACGwk=V*-`?MUzbLHq{D(;o9whL{T3uOb_2|)~3)}PKMZ`9>|B|sRVwpR4?uXBt
z|MZj}*;Dy>*VE5uRU+z&eJ=I$2u@;{Ea#;lpkQby*xA{ck)7@A>&yG<)vE;;E%vS6
z5x3sGy4w2I?V0=St7iMCIp^f)Bqb#&Of}Nq0&bAxb5Hr&^E*{9X&zU@joW7nB<K2p
z&gy=2VWG3$%J<9X*KLxzV^;gCWchmI)KemRJ|2_yyMB4{jz_!SZ%91+;otA~$p@QQ
zFTAwbu5mZoN##xAfwf`3?9-R)IyKd|oxOf5?jLVg)Tdm#dtpxVB=}SQ=)Zfnx8>`M
z+N-Z)t9)lFFqj;bk-E4ryKq<CIxD7@g?{WaIx2+Dy!@(@d~@kGrYYM>=NG7iPxk)7
z@#V3yZdBLCnT|V_)^lW6bl&9oQ#7HHnbV*1bGkf#?rW8Ys^(tvWl#UGxb3FE5U{Vi
z(pVtMK{>Tbgv-{VO^Yu@{(iEQx%mpqW0#muMp!-k{UgZo@ng5S$6lW8<cWRrcmA4#
znsyEPU)j&5*XbLqm})RP@7zc4>?4VV9FhhTH?Dbl#cxJQ-}jZEg>|6f!qEVEIGE)k
z?}w#tx_x_R=`DY4o^_*~dkO14YtHFno3@`_u&tK;$h-qH876C|7`}Y*_XoSiuP2)4
z_H)J`GkdwpYW>V&r{J%RV#gRJgS$H!5?i;uO?t26X;3X4>KoO4d`H=qNi7|E@3pRe
zzRtbFC8N#0?cd!ZbNl979l8Fp>gOMu*40-o2!39_W1*1S<ns9e8yjld&6dt$nGxfC
zC_Vnm0ntT_3@;s-4RwDO&R*{tY}3x<^QXm8LZWcBYb@g;0~PiZMfG21M^096p10m~
z)rM_PVt234=Dp3ggkgb^#rEdh>GNuX7IvK9HzQK5z~;b{E=|vVr~FF~9}CwP?ppWm
zL`u?rb<l;R5<CK(E^|sRnDkzctLEK)zs_2O>-nLaU7HgRw>2J5j(d^R|MBthVzwDG
z&ZdDbRO%MfE&3HDt{?X%aKEwP@3rauO6eRHDpm6i9B^P^V^dOAW?s8??TWQ)U7ekq
zueNT!+qi$fy^^xBprj;cef@L$)8Ib&-Ikj3UzS!0vnsndNkzq;{~6gYZ_l^+CQp~D
z$vrvkur(X1&OA9edG0<xKR-SdA<yl*pBG>KeC9~Tlei5l!&WN_bvj&r^LH`Bh5hyQ
zHeas<gD&BWy=gOF<(YB+`k80d&e>ToNC;U<IxFS=kJihwd=k*$IYsB>qW{4j-GVxu
zPU{yOln|}9PM=X!cv?|r?ftCpr8^70)xMhh`ZtTr`~O?6-nn;PIcVCEh;6HW@XpAe
z<hZc)^5cyKReKIUe{XTKX|w1(*<dlwo4>`aEe>htxry{U-Qsz6;n%Ihx^JX&XEZJ|
ze#`M*J|pl-c3Dq4v(JuWmu5>IyCnK1`Q@d6cXc&QAI#=Ouyq}m+48vSr%g=p*$Suo
zwY3+VII|_MKZ`Zr-4c1;Aa72Z+0205zpeGRbb!WMLF3=^`p#Taf;E5?I`SGG&G2~9
zb$9<+8E(Ue%RHy7J75;U&ye=`>{f=krA3W5d19-Dd$Lq3gzPz(4_VePzx2Z7h;OaX
zQ~UkTmrdKnue)HPm2KC?HQ(n%e3^GxChw5z6Yv<6#@(3bIiGWcuJzZdOQ%kKs*)4C
zoKdQ^uW-{ehf~f4vt+tHdrjZA(S1>a=X`!9|BRn;w_~m}#+7gQ|JH?vBdNy5AhPYD
z{vXL17s9T!PTCrJZu{2RzaREny|I1!xAi`g-S6KEE>;x#_-qrMpEjQ-%jD;=cded`
zkrmZv%G%HWU-!cFN@;9SVz=I6&2_)cpNm<{Jo83)z2=7hwdEUi<P2tf$p{K}%nniZ
z5NTux)Oh|ieTmM2iMw<yVz!^$#`awSbaCIMrQYBbt`4Q8reW*jdTW1w16}ZQ;A!hK
zWw)LKe|~<RIA_k8i2nKW<w3U`e7|3RKRNfiX)_ydk*6(4#c}!iGnHrV?X8X#O4wBR
z*lqdi52|tJgg;9(KUDka$jQLq8py%N=T=Z)U}S83@#@vqwl+2sb93i~0S6L3{N2a2
zFreeYg@Bf}HYFV$9wE-(OKL#%><8DF!@RcaS0BGK=4E5{n{Nj?=zRI>M_e;m^zLtd
z`s|rit*l&s`;j9qBI4rKvElw3GcT)UY>fh4jl{vn*LE`H(7CzRA78KE|LDrf;0rHH
z7HDv-T)A?FU9Hu#Gc%bNPT2WB|J|LP5u4L^rKF^6{sdP{YgqdKa)z1J-S+2N!otrJ
zlOEZ$pEI5D<;VHX<uU&@Ul6IzXgSGxy=cq-%VL_1e+{=^=k7^en!9|%{<OWpU+?Sa
zU0wb0+b*Mgb7m&F>lOX^d)jJU->eAmI6Tvtb6Jh4MDRYTobtJzla&-Fd|declTW>O
zh1u_jD)*(Q9&P-_b^3VD%5H@k=Ht)jYCr2Ny!LSS=OY=jlqK%FG_9TiIwj+PowCH~
zS^c?f%Ptl>hJXub0T#zQHppFV#}ek4-7X)FoUv}c*{uFCS=acbZuzQ@qH4Ck`z&kv
z=C4#=b?+0aN$=B+`9FDB>KZR-M+a;#H=Wg=+ZuPX=&MCzyuhJ0Kld*!KOc0?5O-{S
ze#YtVKlz23ui_H9KkiJNvs=$ntG2A?IFrw!_Koi+Tn{<1=XQ*Dr;wrYjPu<xA}&lm
zIRbOk+}~(CJNj#4bCZB&hvkx%&F4xikL{aT`t|?mZRU5bFsh{)e|Y;Ys%GC!^Lfl`
z=ha?XHNPeK(q&(d^pyJt!_;2<n`~_!^G77x`(B~<T`$?{i2jfV??dj!oZoxxgq`B|
znYN2RCfuJ6+NJ*>uqGzMw$D^G|8c?HXRptB^PD&`=S#Yw;YY=5yX4+}7wfx{yDzg$
zdGDf?D>=Kx^^ZL{IayFrvNLpbnB)5Wc4w9^Ud$Z5J@4qdySqO=o1LHZ=ElaJ(z~F0
zil0pOUvPQj{mb7{`0f8}@P0MZG+Rug>(QK?>R(?nr^mcL(8#Q}@?|oED{L*m@$eNU
z_wpLkH9}J^eLCx-Hd)cqQu5@<lLoWTzIgG%Av;@Jgo_ol$~|ahj1bRjo}Dp$&`Ll<
zgQIAt%oP6ilb}X=i)obe`S;O=vwj+UJK%CaH+q|eY(h|ceE%-1cmKY0bZ|^>-QqjP
zVj|0oI|<Lv&9x|dBk}C~{C?05z!fWA>?+!Pvxi$;??E%a-2srVPO8s0_-EJRq?mSo
zUhjGP|966YzjN&k<Yvs>xnRCOx56V&%ip(Z<{n&f_;vfcV@tO&O~3y3+&+JX3EVf1
zr_T8~*W*XskK-S%3Vb>umYTMiQ+{s53*&>P``-9es{h;f$Yz(xz4yfzC2!Qn8yQBb
z6|RljoE#IU4(j1e@t6}G{`S+Ze3#FfE_{4xy7^YwmebZ*EN3~Ba3+bv=UcNy1V`_q
zXK&`K*US&R&ARy{N0;J;=Ip-dYkvrR+nJ`e_dTE744yaZBj>riJ2<U`f6@sNm3#kW
zl4mYl%{x`v{$oKmtZ?5EIboh9sK|g6{V&*hqD0TQF>B0w8eX}Nn=N7Is|0TUhg@cb
z84G!jTjpFh%Gw=q{^Pd;CE;H!x6HRsx^DUD$-fEeX_595Tt9!z&Cs^&*`OGFu_A-H
zXO>@g@|U@5SKR$8d&}$7#E;X@9~6%E%UMuS)AD7%sHt_B)g7^XkNHo3d4@AgFf*2l
zp1&l)Y*)F{E{9|8hjtWP`}Aw^naPf?`!ph$eS*?m7Qblsn!aVdyK*-3-B(F#x#a&u
zH9i)<d3cA-TJOVl3q$o3?>@U8BzePmLdqcr{%uFLeo@m66W`w$>bicnZo}f{WTE}@
z5A1yIr<XGS!1^m&H%-gz&8jK=#rkILFTs_K%p11Ws6KA_^Xc2>itjHDYXr(1T+}$<
z=-Sj5_r+H_G8ZiT+Va=lfqz5k>#)_wUzAww`EtoSVt<|Op+kpsP904$WaE)&INZ)}
zeOE4<QEs1_wYBuglPC37dh3WOYioBKFIlo>i-@>>oJ&^Ls>9bWzW#b+XYumG&wnqf
zYW*%gv%;w|_IqrO+YT|;Kn@NL2L}fRAz@)g2Din6bLY+lWr6f`^$;!55G~OwSzEoC
zm$@hjst9o&Niuv=WSL?l`RC7{2hX3g+s(gI56T9%-o@;!F4en5-z_!z#rUGKJ9c}{
z%_ddvX%?~VTi-ALez$yn@bw+nUa#NZci#TLOw`)<Z6EKS5Kb)3&CRX&|M&Y^IneQ(
z{Puq)eEmLe^5n~pnSFMBdAp`jy6%ue#?`x@ty4GeVtX%J%W_<L+wP_R{A#7oqzP+u
zZPR%CYWEh=@CM`X|LWphi#{H@kT0PA{%pj**GKyUuS|L$aMzrB>8*zR@~cT-?^Vs`
z{1lXV^Y`{ADjWX!i%fX7Y~z<NHx1=D4Lo<KGBIg>ejjpojcfJJr*{N%cgyKMpThC-
ztU-CpE*t&_XHFG~Z=a$Nb0nwD@hW5E{HM>g{52R|KPQ-3-aCGN@&@)kOCx_Cp6@Kz
z3hs(-J|}#6!+GJ)-`v7i&H4;FWs2P`aBVI_eOmRYJhQ#xmxQA@_BMw&&bq`B!lJW)
zBW8C6>s}?TGQorER(J?<hgQ88h~k(qZ^AvZ)X8VBz2~>fnR#<sZsYgw=l8yuY5AE;
zb9eDM8~s(6%A!m9OsrTxJ=s^b(*1#&>z^~`2ZXos<S{q=iMMYETe;!%R!+qh0VfW{
zma;=&3Pj`{T-%zNdAiT2rjxzJ$Ufth*4lY-LIOuEmxWE)ye}^&aE5wH{2!CH^BWVg
z-bBs1#U=5j%3#kl?uSY<<$nnIUlZVW&p5HW<<QzU{C|o#cmLiP#yW$++&X27%#Vvt
z3VV-6YTWq5dCRwIUg;g}mHxB23=%7P?wZB!{MjjJcR-%?_s#v{IZF>SPZT)ax+Zy5
zmZ{gd4f!X|+>UO`<9-}*{L!&i2OaT6kqb9Q&TWZ!RME!t|K}sAn71>36|sJQw(11K
z?UMSvu~W>8+7(>ACKoV8%S8CTe#sLxN8?_XzW&~hL%*`i_D<WVx8&g^mpQtdbC_@2
zpZ9+tvpPr1sIo5YtmWn=_iZWlU3rd&FRG`=ysqe95Llkm(797eT6$yQW4AN2&HGDj
zR8^0vF{<Ty=H%#rR)1W!oL}`y^UO@+<1Y-Y%ie&RSZntkdw94#F#7hU?)2zsrH4y*
zYuxI(^`P%n)N$L0ECY#v$jra##U?K%L}&ebc=n6g{;NM~{>@*g_J7&+*9*f|gV4o{
z1s5|C3?%;jxgX8{?B8F;5WD&OjSdWr4h#zeI5tM`Y>ap_p*@6Cv1LnaD%Xs^atn4f
zI;!6P^<A2m_uKyXxQIlC8}oVh=Uy?Xd{D+?U|IG?LWGO;Nzv=(@bWh|5<kt@S^PZ8
z_W%CMs;Z>x>taDukF#dY$}wBNcgLgOhwj(?<}H4HF16Nw&Xg%E6FpKc7ubgf-wWZW
z|6XuyqerCCs##sKF@dj5R%CCm{m%WT;A!dNhga4vHGgqoL7;<H*3L3radro-Pli?X
zS0wC|9XiyjIo2|=h0HAcKlyC(+^_}tFIcW^)Nz&Cx8uvA(9icYXPH*{RDM=k^*Z)-
zn#)Wl-sZ-=;a)4|vpCr?_s*RivW4~F-5Q1Ng6*g87%px;DE@gt_Om>>1n$`9#qGh*
z{{^zGTl4FWZR#6FH3lm?30Fq7BTEZeXEY=#aCW!^XZBq!-p#u8vCQK;>eudYNPJn7
zsA{wD#v`eUq<8bZZ>fDdzi!tvw->WsMb3`;=#nQ;&AxEwv8LH?%&vq?>wZ+5t!t$o
zv3|361Lt9JrMzd-6Ifg}^@Y#9-Fj;Cve~AfJkuiJ)Uj3L03<I7IGvC^_SKAS*6N+R
zW|$seVX$#}ykLXT0hcFF`4_7HP78@G7QV7oR3_Q0;4RyuPM!K6v(>*nka^6dX!xQu
zW1VK>k?E>Cni3xfPHWh;X0zD!qU9@W_KHq?EViNSb^(7+)?ZecA8*BO-4>sBa2osb
z8QO_XD`J^_jua_Y*`D9K+WzzQBnb<%>rdb7x);x7ONu=GLAbG{-%ejO@qe*+ZkTqV
zZ{MA&pU;lPTrto3|7UZ+fy3RCZ#(Mb><nC)-Xy-L`Od`HM^Uj_+}b;teS{9(Ihf2K
zo+)?Y(8l+vUDBH@k3Xv2C1v}4_m}XGvA<U9#?7DggDI`NX7SanGgpVq?9RTrd}3Uw
z3_JJr#ZgaZ_+~FXWpi$0M&<Ibv$DGH&se6tPMCIov)xl3gU$(-uRFJF`#SI6m6gGB
z7}fUe+h?}B&ywGfSKdzM<jIp}yO&w6TD2-5Ab_E~yxeDo0b}y9o{c|E-Fl^1+Y)=q
ze%{-b8@-yzXIt*=v`;fEi=Qc&O{-SktIW~rG{<^+W4HKbAGvDH-EvXQ5=_h9mS}Ac
z$!z9lcx`1I?YuVZ@#gb(n}5};4eS1%f4{!Zto`_7N2Q4lN*nK|`#NzbvM_|@82yiE
zyLkBS-Cy6O`wCupF{gbmFBAPXH8$<v?`G$AzK5U<jO(|@PiRoxnsa~O+~SzkS0DA;
z|2r^6GkDFc__bll-}4?fuJ!cv?C9*=m{q68%*Nvo8!Kz~??>_+i$W%+g#sTxeiZ1|
zt?#%bwrbTX&`~?fV{S`H^|EDVW=fc31auq9^|Q;%%TJkR^{h_naZ9zG>(`kX?{Bx4
z>YUrHeQxU8hc@4r9$p*~U%&SK`WLcB*VMkwTy!;iLj3f;*QV(O>vHt_ME|pGJ!jas
zbm^&>YYf5+9TUrs{rvPd?5wn&cT30lf5qDtZ4@|bb^36Z+7aCYwI919j!T)AR{Z@D
z(*Aev%x62^H_uJiF8uMy{{3v9H{vaNhPv`x;@p)x*5@nO-LE_x_;jZ0(rb%X#qrwD
zTyb>9g!2k&H)O-}3(V6Bwb=ii=-wWzEWjXex}`%(s^d+rYT0hLBM%r{`gtD7?B6!?
z_v=r;*1LMtPWn49_lHCM7HPSTJF%&2*G=4^*UZg!V&>|dt2pvx7)9h37KX9U_;B>y
zgdZ%M`y{_qtypDo=nxOvi&@eKr&nw`lljxmF!}k5Sv$Xruh8OpD0pz+wWosfUTk3y
zo__FyfN?EnO5xqe_Ss&=6E-LAZ0=Tq<j^~r$a(eXtUmsAi#EQnvQf6)(0B6DF6W7b
zcUD!Veze`OK5|aw=4v+X<~aVjyEtp6^+_mIHXJSO=$&&|G=YiX)FGa448ja?oVFSV
zj&SS^V@|zT>T!E(O~<VFYOMYWEpgek;<|1xcC_z#WMLM&^7YmqPxmFKoj3k7Ii%wF
z);l?Z=87V_#h2VvRc(4`xa0Tdya}#F<<mW*&&nz+2z@zWpPBqh{|)(jUTst0lYGq`
zSaod^yZPf|?MmPKgED59h|Rq&mN_Nr$=i*2$+Pko@m$(4O*(tlsw*1azhA%q^Zx&R
zITyK_1qTiPhq+(M4v74Iem<|^!FLr8)=ir|r^1Gf`?!13zvYsAE6>KXiuwkuD)}(s
zLv+v1?w=X*nn#z~Jhu-y<fc>L+{`R36SvmxsO7br^#&|9f?KMdmnH0ts^!X`GvnH$
zuT{RhQ?gij_<Dc*^bYftdLEH=K)@hj&8oA(PkJlz-+hoszP{DX?JMUw!+g&LzUx!<
zIPc3kObuR_+dE0<UGHr>yEpumH%@m5DjVcRoqj)ko1TS*gr=sZhxg-uzwU3(mtVDN
z)f%o|LkXTAKcCO<m3#d1W#?4waI3eBJNH-r`?)ktcKKz=fJ+bB3s#oS?Y`ZVeKfBi
zr2*2aVO%G!adFA#7U}uF_tiz0>s|iyyI`($x!d}<y>B9Vf4cR{<(eE|VKB?PlTq4m
za$W511pyj9*An=d8X3C9Hns~}+`76t{B}qKXTqO*t=qS6Kg{H#;>4ffE1wp8J^Nfz
z#TDl@$#<FBlmA}bE)x^zZ69ARzdyD1Q~&iXY@jfa+Intx|J<b({T6+{r^GV7+hlcM
ziT444a~sdhDi%9$Zu3g<%-cVDuV>s_aQM??<A5s@GC%J5rX*Nk{&&OHH<R4n><#$a
zf1OKv_Q$jJRt?8L?fL)3@!*fYE|#Z6&czD<*xuu$`fGc>WC9a|t<atrvjZ+K?iKZ(
zihJ}vHQxLD?clb_`Lo5l^rmqe);Z^Y`>Eb?OZUJLWsfGq?COTZ--}oR>KAiHMt51B
zKYu^IZ`K*MYqksw25%mR)Z9+ypOt+!zUFavrN<6^p71&ygWocbY-%Qcet$FCJF-Of
zlghURrja%LA@lwo2IZ2wjLTAsg%|>+K6hOIjPL6uQ_~G>GdiA3TQAx5<jz5tU25;X
zTkx8%D`J~bq58$;>rrO0>qWN{B(}`{p;HswwuvuW`gOtI)z24%N6T@f^X;2)=l~@8
z6wL#n5vkZR!I~@n%?@7sZDG?(#TaYfrOJNxmF#NL)wVqB*7NbLQP1yLH;<V&uGHds
zAUN&DqtcE392HK6U!*=qyYFV*Tz==W*;VJoYo6Myx3lgoet32LYY&mU_~fhiPtSF_
zed2HVY2n?@>z~S*yDB{7d$M8c56(BU*KvKD9xdWCaqnK1yJAPSR>VrZYMU@`pN3uH
z?e?XvL5#<0?h9{BcCzR{c{8wU(&ejj9y1g?JM6Q>Mv8adhNo)6^Cq-=-v0Htz43Qo
z?b)8*H9Qwyx4Q7u>{T{06M6JKQ~iz5okw1;@=X%|esB((Yh4qnwaez-r|01(UuNaV
zl<wHNbf&M4C=>6w+Xlbx-b?Cv{gi)Z_37wycOR#`xPMQ&{c`N{hlzU`cT9-xxAQEz
z_VMD~zcEG!TvQ$$jD7I(!i~1qrs)eVX+@g*R(Jlrpq?VbclXAN16@&<UW8}_MqN)l
zGjCmpY<tx5q_<*HF9cgv?#Jy2O08sw-G6~o;L{EBXt8VYu3JxSo82O9T6*D?slbO8
z-D7uH-bmNIJ?nd86Y~n~%P)7x=UmQ`{T<P_d-vme^DS?!2wdF5HY3AC>d&Xs`ZJ8v
z`;HdN+t<nb{Q1+ZU(zgRhIh;Kh*v(_tPcgxiEaJ+#^U8H{uSV+)17l)s+iYJWmi)D
z@r}peqLj;x(nXhUrbaAvZs+Uh=`s2BGwt@a+!d==H~Xk<uK4%$_4U~{&))5Rzpdil
zwq?3?->$vhdHrI~-Rm1n%RAXaYB;Z0y=za)eVcUD@!ZC9jLia%B%2?xy_-<!o^e4V
z=F`9Dt)G~8?7o|GZKLDE;E!jYhOgl&*r%PO_1(1hPxVGg2|G#u^50B6$DMD@kFSwa
z_u3X^vV3o))z5p+zbdJg&0T%u#JW1&V=78=&+ZC0s@_kxTxgV+dGqUw`}by-=9HA%
z*KD6|edo|jl}ppU-+6m*{azkB&NuPl*Uj#3$k5&UE6VnDOkuL~hxUfXxa`}mPa8xm
z-~HaIZ{r+gHhIU>AD?(0UpHk~es6D^;Od*q)Au~KF)Z}9&)M<Yz{KnF_t*KXJ6(8r
zTTTQwe4fAa-ud)T{!ZoJXD7<$7TgbreHPimH}|B~v&)4FpUn1Uh6XDw{(Z#9q%&)k
zM#G8SsUJEH#Ih~CB0j6?bNHsa&5I-BuV<TPtb4|HVfA@G=LHl07XRG8hkx(2t%tVB
zs21H}V)-)ffK}Rs%!xnGb_ays+i?49rP90k*C7??1Z(c!vXP*UBPa@=n5h<gW{JOJ
zCVo0={oE$U<NH47OkzK<{c}S1^Ahf^#_$^cbA?BzE_OQ~E|#`o-?<MJ6WpRdh{zmn
z)=`^Uy5i%p&;tkdK3t;qm*e>k4>^wgA@5qtnK&Y>7BiTOuiM(Ywz}fJ@(k-Kho><G
zJ(=LXxn1~a)P{##4HtQ%ViYy62~=}ltPQl0J1LQAvd3lhrNsZ6#eL3&Prll)<?5Z;
zi|;TWsrYb2pk&@<zJz=~R)!D0Qy%@ZWi~8`bZ=msw5(<E|JAZSaq}(2<Bv4Q?<i*8
z^=kH(A8GvG*)A+U=H_t1{L|6rEbV&5?5lb_zP9ccuikE#&NZR?!E?E17qVBCYR%ER
zd(yJ5{u1{C<0(_mEsMO~@mcgvtlRtU_>7NpY})!c3;hfG=Ia>VbG<1g)X1J)!O5Tz
z^3-hqJk5DdmQA&?ziTf<{rmTCPI72yUylk?Q`3&!H@B8PKHhI$*<;CndE?CuiOnaI
zkM&BYU%hi~TVXx#7q;W2)uk$}xA@bI*YKyPfFtDE?XpvajqH8X0_C`-?s{wcr=ol1
zc|EPET+!R3{u%7|T6$=jZgh{_<HwJi|NZ?PZBrgCEFi!jw>~%btZCW%MVl@aHrhHm
zI({hLd^f7cvM5`B;f_Yzo<_#zm!93SQU1|I%W}j^*uJ&@b+$>qpq<ilw0PV1x6Lf_
z@3y`U7Q6HRjkFb`{+9@Dxx;n$AAeutzv1PtYO(7X`HGu3(x*3=TIV?|PW>NizNcH?
z%Ee0k#;op*U+0}*Fh5ryoc_qLA>aD=nzxeCkI&sreHisC@7v?Me~xgxKL2<3k)XPh
zMtA;Jn%h()aij>|Ihc@|$rbZM>H3oz@%^V<Q>$d3S47y`pRutPN&Fkl_WjPG4-zUq
zJcs9enb;vE#lax)t#G>ifBVANO9lKLdv^TKjg54ESNS63&A|yZo$7z8`?gm2ZOqr$
zW6kqKW_#Iu35FAoZZtRT=zo9iS5>g5*z<oD3;`)J&t;zP_7uEu`%Bfuw;F%usSB7i
zD07@ka5(qN+=uPT7P06ZypTbZC+A#tcR}l}mOGIWY(o1vG`iPW?iT9Koc$`W_@_aQ
z)%~MZa&}d6S(o}9)@PdKJGD7Jx$!f>!Ypu=7T1Ld^*3LLoI14HA^)4<{VNYw>@B;r
zCMad&N`aHiJJu(*L<P3pI%E8yD?R>3pM<fz=}UJ@@vl2O_BLOLIehox;im>Y7Z-?M
z3;w~hqy5<CzRXvvqwY2yTkdSb@HpOi+k}La%c1jHXRqVp3vpO}tyw?oXRV;Uq6quE
z{TUZ)9y0$u_#v;&%%jGo;Ip8jf@|La5lac<Lo(m&s|BZq?=TPkdw1b<eZ{mAgY+5Q
zH@rJ0&M$SIKYemxsk5S%-gT$QRZS6kP2p3llib@C*36IZZkTM>Jvm@*WdE0~y1R?q
z`gxoj(k)+q-Sc>dxqjQ%ug>eA3rFu+mv`aO9rblrx31NlaJ=G>uE(P{MjKvwNUDA3
zcbTw#$I*x#`&lOcVt;s?S=Dbv&)s{UuSQtt2?<SmUv6$F4{E-C+&)w6yz~=Yx6Iy|
z`@3~TBo!QYm@sChR=+i}pFX!TesTSc+BL}=Kk3bw^F!uZ>Yj%eX5H$tt<1it+_86a
z!T$}NFCJXypRV0M!}fm1ikThXULCRAXZ_xK@pIz@op)8U9-RFr$IYM>+V?(2QqS8V
zC1uIs_0`;m4GbcF%+ofVYP*7;;nXRe>h+hR&i&cFd3)a7U5aLAVv&(|-m89lf4_gz
zCL<QMS^HPUtiPUod6}<UzhL*#G}aY67A^XumJ-&kcyRh|=IZFJzbDB!Ox}E20hEz<
zD!;W1ZB=*wdC2?4jSFt>5!>&7;(NX><<pasKVB^E?~&V_c$m#+w%OT5mF4g5bl!@3
z%-Hn(Zn=Dm)3*s%Zg;vUIXXBnczMh2KbCT~mRqjBeTvApWh_}+rMOxTi7lO}s-?xX
z^^%K-d5ZO$SqvMDzh|F$wWFsrC*q3pjrbjM>0bW}GJJC#bBkI1roVZ>qgA=&@@$LX
zU+gATpWjV4=Hc%zi(_n4?zG?gN}@~Z%<go1g&d){H$QFD4L<*CDvhYDYm6+mj9R{c
z?}1^%y-oS4v$a;{9b2~e>5lq@)9n)^*&;0Lg!*fy<h{JK<?fvoArF)CY^}CV-qfc*
zOQ6$u=GKf&1`Rql+<PWv{a*8(<#)%!=Wk~y%=p3irt!hm>#qZ6FW-`}?#|s*k6NQ?
zr8<dD8eHF^#j5UQhFP0TGk1P*u6_1;2{}ihmM@<g(>q=+b2(col{2$YsH*p6efZvM
z4Y~aD4>2EaYfw-4FZozl|LB+I=D@nR#@GAB94D@BSrx^bxk9?;(Nd2&GJKgg>|a0P
ztd!Wl(EQrBo87Bc>&`x0GE<y+<CMS80|LzD&sAC5Nwls|)P0{gJw8Msy}kJRh9f<E
zZT0N>*9`Bwe0%T6z#;#Df7{cQ&!TuQh28%CeP4c)NFL+F0BsrhQ}?5)*0P0W?iRdI
z&GfqBMTg}ItL@yk)IQG^cD?hNrGn|(dhgO$)vWdNjjHx-WDwqe<>3me?WfmR*&Leu
zKuqFjU9a@9@0~A0cvtMJVAvOXLprMU?q7{n`fr+do!g{fw=rL1*6MEEd(}@%c$zy5
zKMUG){5FpH_g;SCr=GXciGOBCA9%Z)&yxdOW^LqQodK%B!D;Vtg^SA8lMKQP8n&Az
z8Xs_ZBi%J4(|f|tyQkAw{abkF^R7P<cjvm*o{LWw<;0drJ)aSOeWJ$A|H`wxd~?ha
zDmo-=`-^v&eeU`AnQ@BTuTJ9wE*hVm|GW|1@$IJ5=EJdjgsK(mo)wAw`Db{lFW2m~
zOnUdu|NAp^PP(1^Cx6E7xOu9^520@xxPu>>F8iP=_u;h&yZL?}lh9k~$=7uYWf;}A
zR(gfRo7XR9W5}2iB_g}l<;a6+jaK(I&f|EY<NlNNv-#^|JzQ>QRwQ(1?Rfg-_jO&a
z&jHu7Kb}64Jfkkdz-8W@?SE4Q-@W+g)AX~|;K1GarOpo*a$R|9{x4ah&Pl_{UMTlp
z%zyo?2!%y$Tkn)y4Y=dNs20ZY>Q(QAg5xEb#%^n`CZFw-jxf?~EB*5@ap8@+WkOwS
z*DFpe-sjo<HeIVAU;bPBjrNjnj^{oE)a+b+V$Dwpwi(u1GT*=Q9$75ERC)K6Z~Q*$
zZPiLKd6CbxqAg-~3I8k&7tr)hlda$JH+x0)x+B}>oR^82`Pw?@3%Ay+yaV^wK4nW}
z;}QEF)xP}OS4Y?6g(r6k)$DrQsV8657r(}$V@}k&1-j)6dGh&h^j;O8w@t$&wd9NP
zoMg$+XRTLn2F)oCS5Z~9{IiSU!Sm<spgaD&r|Y?<Evw}B{!n4#Gs~p2_|KP@m$zx1
zSIN)MXJNg2Z|-@}g7>GVrx*9VF0uOa<+6Xoh68`tL%zMc+r3EX@qTW%9tlQ${cpav
za}UnSjoR~@fw?U+d3I56#-++fuX9Du={1AW)04iX*QGbSY?0ag`+gjw8td0Yi>igk
zZl-SWnr~MtASc&%$mw0Rpmq5>7gtx-KY#z8omc+$)>gHC!*4%-lue#8<;fI=$?S3!
z41s}xpqphET+KRbmHy$uK@N_De4~PAXCz;IUCX_DyGv4%Qr4cS7Ll9ICSGT0c)N3c
za@Hm80`V<1A7(K&|Nj=%KfS;2=+Z7{zO}1$f0(`&KF2V*AX91HyML_rtbQ(tTzIP3
zdVhCHeBU`qhPu-+nPI-pO3NPal)K+>{6pk%|LO0J++Lo3=)x&CzHbMTe|UU(-L&F>
z(~}#Cy$6NvztKEoYx_sBH2dfG8;X~N4+sDKa6Iy~9MAUU^ZBM0vCU}t(Xp{6O=jNT
zPgW*YpWoH<`hPuI|Gxj=YWtMr^Od*v&-di|?oyys-q5<XV(Vvz1o3ZaBGb&67#o_H
zpI*rR@_;kijJ;#FK-XRFOA*dmJ4)h@+{-yCvev6TUR~Bbw5_t&fnmWHAKq^^Q`;V{
z-obpFQ9;4AuR-M7eq*zwodU`G-goBjdYfr@?e|d?4`<)@jen%WJ<hc17tNJRm}H?T
zBP+MXW`ROgiohcGZ87s#oDIEYdq8EwYI7T#$$`~(3tt;<3#qCQW~%CCo-yryxs!kX
zk+U&<tLN)BIi^?f+EsigIcJ;B5KxvP%%gVi_toby4UX%X4`=`U?Ktm>_@x&jSDw!?
zk2~?7J+Hv<`TbR2E>xXk5Z-r0n6rORyY}jN4d>1jh)3pVJxX8eaPnZO#;?cRo6i+;
z@-(mD{O_1x|L%O$(dvDUFAtV}({I&psW$i>CkW|loS56b_oxxL=u&JED3YFhOyd58
z2d7?bz8o<9<lcbSmw)OVvHfAil6PmWuf#q9!Q^=^FFxFyb9{wp>I#dGvrkrqh_cR^
zt1lrZ|8euZCXaLbUVgl0Xc#PhSh?wM<BMmngf@#U6AkZMWcU4G=g+yYwE#@dcjzqR
z7J9y}<%s>E7dAEvB_4jaX>754-=tpT{A92HVeN&>PrkOE9e;h|hu3CYg2~U6(|)ZM
zsF-mtK=~W5>k*50?B=WWx8?~i(@_((X=D&&K70Q`4)6R5&Gh#9G1_Laj1KSQ-hF;_
zd~^HK8<QOK4?GOlOTK^kPW<JVQ|GleRQ?HEA${idjGT3kPa8+IOc%H=Xm~?jR>@W|
z?WWF)jQTliUD6DHU+=oo+wbnasl2jy+WIn4>9;$+pEzM)Q=Bhy=g1rBx%r%*#2){3
z7y9sEf<T4GkBW3ZraiW~_kFizuMt_<=$vD>UX!g^Zhm~tyy7{D6%iM{2J3jlvg&V~
zfAXhIi&6Bn=a)==rTv-lk?r}8`OzBpBzN$0+P!hi+5Uw~vf2Dse*28~=PJ*Xzg#ah
zH`(!(mdcNk<F}d1lau~jeqg-J_#Jzz|G@<vE7v4jHH)cxZ<{se@U@^n?4Z5THuI9}
zpM9*b0j<UM@bEYQx@3b>Sgj%PhPCOxyN6o21w}=VT7|{M^{o!?EuXk~Y2MvkGee7`
z%~DT^Og_FQZttx{c~@44uQ#hab7ke5`|7zzZ}PC}O?S84%`^Mg&k}(tzT0a3eZaMy
z&gaAOsVhPX*Yj^NW&5z<Q+ay$#VVe|GkAnD^YV^ekFU@DHb+%e^~R>u?u*HP{{A(r
z_>i#qdCu!yWu-M7g+)b1pyg5<laD8TeRZ{?$K-E8p@#>@y!v^+_uXIU+{gRo#kIB4
zR=@d+UYIg2*tS#1KDM^I_)e_G;ZOgp3+gX<3w%^{d!8gAXVa2v{^Uwf`sp%BUT--e
zLs|WAf9}1w-#O!b8*8ln(H4t$rKk7YI&D#q+<daC&Hb#2R9w;0R~B)$W`a?Bvsu>u
zkDgPmwL~euq__Cr^?<cO-CKWmSss7h%h&Gm<WK3!=x_0B+}svUD&7;mNJidnT8DuA
z#*39UDm6Cd8)f6>%5f{sKUn|1-|e@DfAsY3D-oJayQ-X(w*QT~bpL3v2@_+(ox9W4
zFJ1k5tA^D%xfe>jrOqDy@!ik2ge1EfU+cGMvC)3zA3e9Xxm*9{7P->BV!P)*%KPIy
zr-xCA?WeQY?XvHkrc=`vzdB@ht}rsjT*c;-T#L~=)2O!N?l)E(7c4w4Jm+|Zl!%7)
zri&@Iv)ZJt6uy0&Bmv5_cbInEZ#S}$yLI=w&h!19%N!eLoo@HNc5y<zr0I0Ng1+7D
z$CQ7by!wH|_}-m%bpfR}?~YISal`$Aw~c^Vjaf}_`|LgYyb~%i%s*BxeyIBNc)jDp
zvdgbywkh<!VwiX0(*-qX5%Turmv<o$HizO9GiCo5oNf9htADp>pZfh%wxr@&^#_(W
zvm<M)?z3j@_S3NcXq}}e+puaE3)@__r1=7%K}?7DAKk>e85QzB@4k?IHSKC}Re@~M
zvd#7e+8?={m#5b|oNSa2oLncd>Xeeh`qqGF?2$3%Ec~<BwjU^)Qyf0$7SoKIf3?aV
zN5A+mKmUMmN5t`^fwC7r&fL1fYCrqc=ie7>RAHa>ON+zi$%G#)&i4`-{_MKTd-1;5
zS4lbfLVjK6U+w)1R_a_|V<qGJNV;pq?|FYepRbE`cbIoWcqx0m)6to-0owm|7Pdd+
zelXjLX=3v8Vz#*%uU0SgFyE_qK%%lJp26Xa?ZF-2KKF*5P4)S+_s;BfpL$p(N=)9q
znumFM>61P8CWc>LJL|g4)$6Y|e*U;w!zQD4`;R}hPb18KFdWN&!MnapZtW`f^%s-R
zANuU^`^vu9{*JE|Ol*eb?9M6=7P>cy^Tn6tu}AD>{E?E)Xjfq}v9zW}zy43n7M`1`
z>jXQ3BbOgrew*v#e9k-j#nr!YA34x>??%}!p?1CN3zqDX{OTLUQqd_O`l3y6<vxik
zC!fnR8XdGt+GDFN=fCDuLsa%`y}md(rjnjXPA8@-o?6ZPDNFx$N?h?=ottg7toD!A
zb!4u2%p-9}__GC@`<;Ge*V%=uQrL^K^%uK^cDd!+?on;*`2MafaU%bM_#1oq*519j
z?Rib##6bSywka(Y#~w5vbT8OYU|aUQzJJfI(<^e<HLO=*DZCeJxah9W7aloYwmS!f
zt3U5Q-rB`H=kZ}B`9GiU`<)Peyz!j2fk}~-S$bW^Ve>k-$=e>vAFuBGYoPg1(x<C_
z*5_UB-F2?Ho0F|`x_$^PVdHCUzaSjDtK{I#&FQjbZzYY>7Nnn_eX#7^yLS<LDh!YH
zNH))}`^Cx5C({u1_x$&B3l}bo*pR^ZZddp2$#;K!eXYxNDPwKj-(Qw*qRw5~S)8t-
zs;a20-28dQ>hSfTrSK9K1q)98JX6WxuQV~?%ZrO**I#AD{a(j+-~KJ5VgGN({%wmk
z*onmF73Qf2fpY`XixRdy8yy?U<sLL2e=#T4Z?){n%=XFC^ZUQg3|{7Qu=@Sp^e;0^
zv#&jvnLf`@+u_US^Y-m-$u(zlA06ow;CMIZ?W(`OzaQWIe&6d2=l_Ddu`TE3{QBdX
znwk;Y^JLBP@AZHd70jGD^S{Ns^UsrybO=Ul$q?MLcW>nL5DgK~>Z7~a`&ISy_zoUC
z_~H6*C$&$mb7%c!tgOCS@m7|HV>kcCPkL(}C+(9?E3J@CPJZ^U^8aR+na!`33BBNn
z`mwWh;o|!Gp1wMfPCHwfsNI`uOWtv=k*Z>2lKXw@>w}Kp7f;qJls&0yOg_4QamY;e
zy^ie;{Tg3*q*?<n77IK%xHm4x;Kj#>J1Y%lL>SA-{?!m$vX1HShW~d~W$bFy*WcUH
z_wTQw@XtfO4>%3)%R1SWFK~6c${Dl9BIC=hZC8wcJhNR^cd{tQ=FOk`maqAzCI#(x
z_))zzrk;OFw?T4&!M-1hPjF7%nqt6k+Wg6*)va$8A8fvV*{^r%!}jM^iT+Wd-{Mxd
z#YHNwdcF0-HxY$1{!Naudkt-_^2f>5|J^6VT^V7hEw|au!#&e?vv1Z@Lx=k*`35y?
z7t7fnpW4MV`^@RK)t2pXi`@@47Oj4E=5B1;2gWzPK9AH}7X4_MTURIDkZphez`Ny_
z7U+aV+Mexv8Xj1`m{U1ysnd&#yS}THw)Xz0yc0NOe)yIwxg>i<+uDbM8jbh1bN>+X
ze-XmF%)iKyb$=~KWm5hJ)i=NG_dMFY`10r10hLwKtIoe~UA2p)s#N&MJ;w=0OZV^e
z*D*MC#MG|AFZJFphm#BEKbU%>yVOVHvvd3M{mwTZ@~+rdBCzU|^o8sYfs=m}dS5mz
zU<`gJCv(`c{OQZwwD-?X|9)C~B58Ni`HN3Z+gh-_6|ZZZ<;@;Ab=&J_b{ltbeYm?s
z;CG9|ygTA`vF=V!zHXnN$<zE|rM`1)Y|}5B+iY?-g$_Sncz4Rt5AV<IwF{kJ%{Vo^
z?7;5YdXA;{5-OO^tzQ_Ob*VpMul+ggmFq*FLmQTP{^jSo1YixzPybou;y(DjYkuY3
zcRMG=+xO{DjUQiYU3_c$K1(b-!@uxwx?;%>o$lxQ_W!uE^k&}=T&tC9-o)nH?w(=u
z+Ty-%*M{Bl&NuG%M~1X7b8Osnc-ijiJC{OcHUByLe$m}0;+FjnIgfsLZ+Ghj)4Tm2
zRp)tBJc*5|`=6LGb!*!E=Nvro4KvvPT~BI^e4q%fHOsy)&RC`4Qe4Ve(pxG}QFYi@
ziL<8jqh6qS*_y_6H-8l{w&}O{FP}YEL|DBo@%$f?71D1m|DBV4d8%W&!@s!KX0cP3
zYF>!A$W#7*nzYzo>#Bp+=Y&mXZo7LUsB9fudU%@R-`_PawywQ@A*N~@Tm15OZvU@a
zEjWEg;seVa{=LPT_UjLPvrG>tJGZk@;>eB_3mZRh?7I2!<GXcre*6ZE4Z`8sg;tyS
z?mkY@JqDgwc1`&AYBgxc?wIn@7gE}X5A?l}{>pgZzIV$^XJ>=rjE<Y1%X&T?d9?Ck
z#HZS6x~Gn85Q*pbUw`@Sg$~Idk1lbW&AcuoKew9cV%%JTr&k+4OYkogcXP4r5e($F
z-e7cnnfZ$if1dEv7<~~*UmnQl-=R3s*g&PI?dWH5^OWS&TfuW4E6&?kVf6K}*!trq
zf<NSZUvIeow3mo!%A$~&>|5hn6Z$iboZ4MrSHQp^RcpL&$BQ5958hKu{{P2X#x!fn
zVJ4qRlP4RNzq=#0zWmh{&bd~lO+hPN>gw#gyz}isK;73HHzEvpzQ4aeX_C;I=<Vn7
zO#jcGJ^Qxo<(E~*dL$$ERBXJMZ1?v|@Mb2TGnE|g?^VBV^||(`JT5voZtbDy{l6aV
z|Gw(Lg12@tt1eY1eY~Fa;%gr_`!DN8hXj)yCq(L!*%qZf+wcFYN<83UlzcE~NI9wX
z<KD&}2A}(K13m^SZP+JWQdeiUE_Qd?*Pqj@W(Rhk%?z9|<JLCjNvCHweb}GBcK7`^
zUAxNP_Z>On60`Tz-+RXD>g>DA-yiD`RPH&q^zzFOKcCN^z2_M-zfD5n+}y~F3=OOD
zcRin<pSONeb>8;7%%Q`F|9_n2p>pWT%3#CNS0PiTO<S~Mhs4#ZS0{Ka_3-m+3pw>~
z!E@dD_5UoTq-4HNc)ucWF#`kBJPzi=>dD^Umh<g4W61cLwWqE|%WltWjXg)|<{baI
zvo)#aO-)b#-1i4w#YE@5RjsM}Sb4_xA)ni)QtpF2Pr?n9e~NZL|Nrro^p2RyBQFde
zC(S=19BXGH#q{>QSX(*!+wCuI*~iviUdX6c?s|ux;f36L)_Q$Gt*o=z7D@VNrEKl)
zS2FAScBaYBx3gf`KYxwG&O<v(?-lL!=<Ki4H;{^Yul6X>$G^Vk<w>~%2amaH9ob#{
z$nf{!k`-6h@~?d_r0l%lPnw3$r!O44S!YzRcnaJ)KD~6!iwe;zU$3pb|NO1i;fDVk
z*9)uOk?vwXAHO9lPS0wq+;wyDhhNyQ2NtcmrB=Lb{aN>qomxD97jQ3n&$sDEP4m5m
z)Ayeyzpp>HIP#*IwEA7mTjx6%7(TEl{aD81__Oo=oS2EFSGJ0th}_Rp$gjt2acv$;
zUJwiKjIITY!MgMIe|jUo!X~?}AolH5;T3!9q~bolIV)Y^WZ3k+is4{+<Tpu&<yj6V
z8|Ba1#jVwF{^oyL!2UCDgYto%haVqa{;Bt)#O(h*TYm+oJ8QNV{@mNXAZ*9I=MHVh
z-Op?Ze=s}i&*oWMV$)U5|39;6=WNlZ*H~v5*!)-;RlmLoG>X$AQ1p8tgD|*t;KZR=
zzNEqK`?i~)0Yd9-l9L)ZR*TK+4UDmE{1e|(e)qR|b6o$N(*MrCS>qejpS%l5UAbre
z{kCl@?=31m<^P9mqRoX>55$tEn6Gob{-kPdM2nGq#}d0c>;^VFSX~b3HdIf(wqMhz
zZ{edUAN4*j`>~X-{lMdAhmSh(GfrCW{^*a??fii0t-F<XSpTlCKlw6iMb?_zI_Vdr
zCv0ENbMm|UhCcN>(rv=|k>dLntO{Gaag(HPXqLt%seqbYQai1^11G2cUcdfX6z?}3
zkHas&uUG!s8KL6K+ir5@><>@22gfdYEvcQ=+w-;6z~bdW|D=6Wj{kq<cV+$FJE~?|
zm=35%bA9-_h;PmB<-3koFRZW5m+>pFyTMhkS^NGa`Ar}GE$;N_G~1VX|5D}UO|Nr|
z#1AtF|6=*`^SR*Lw4}FF!!NGM-gNTMv!JZ3kCz?>Mi^%3JJ~+YvD+W^{?Gc@YR#+@
zM^+zKd-Sy~TH%p*j@kM}J7xacT8Z&Wy?a*|xapg~#~t?<d$P!NOkA$uHZSR0sr~*R
zHeORK#ja*?Cohu!|M@?^v>A_l?H9qU?6?1))aB&p{HU>ezN5XJebVH~6X(pyxmJ_4
zRmyvsPGi*D9qWHyT<m`M?%lhI*Nc}$Zca;ld1<LzvpcA9HfN5Ei~DB#8b*fR-rk6<
zSyNBG-q?D3OK7!!xT4`ES+(-BY!|-WW6%1Mv}c=R-yfmpdyhZ({PV@NwX?52&+g_n
zv^x0balNe@qgsoA(}}kW;;Rz^)Iay>2EQnrm;d)S@7}og7Z`*YepDoDDlsp*XnW@4
zeC6DQagTdlv$teyJIH)`T~ne2=(3}TEg2IpJ`P(Gk!W<_$#MDmBfZk*J#v><2CIL0
zclY)qtJ}Leh1IQ84!EcYDJnJ9+CHAPV1WV)>&*WR-!>*6-;jBE*|lkDW}Plg7Z?A}
zvNKS7R+w`(j<>nlezurt%A=>s-yih;yR9fH8Ck!1lH2{9&z7-ApPk_scqQ4qaijl@
zl6!wyUw?@Gwc4%U^V8c@qdiM>Ux=AJI{*8f4V%RE)AI3u0-rot)v$KCwqa?4!J_7<
zb%wh-D`uEm$#~Zn%w4dFx7}M%K|Jx;gM``Vsuj1(ot3)1M|{Wk{MWV@m75g$Kei~{
z{+508<74N8A8zc|FDjoNX`BD@rj$wO%7@RivkcYxKe{-iTb|M{SRYw%QDbYys-VRy
zy?9e+a!q|%s$mt^x#w<bSo>Ou;K?@|dKdF6FImpN>rAifogV@nsdo;(+n%*&+e<dT
z`Wc;{K2Q5^E_7U|nscJf+x2^m7;E3<Ze~<t2&hez=h|N1_2J^@9IO1;YnD&)V)8y#
z?v$Rk_;CHc#shcD7~fa!-^1@)JJt31l^CmrJ@NOPue2<;JRG}bq0X6xW%o?K8UKmC
z(4eVy*jwi8^2ZJxPZ*c+L#Cly?ieC3tUIZ_P~Ap((#3#+qc@jE=>Ff%zc4$`>BWVa
zW|1vxt@evszK&~-%dTvnaqN*#%G$sBkL04*+VX3H+b#2Q;(K3l|6XHV{yhDH*)_$a
zH#G(}@7R6Mh8AXN7n$#4ZNB$)*M!yCUWGrKZ+6Vz%QR2$nXN&#kMqCOl)Bv#Y<s_g
z=7RVSI?Mezo^3nd_rOv8;sw`ll`YPUO;o=3D1Xb#Iooq))(J%~n{V>^#+Ub>C;qG5
z7yD{M>n$7AZ}!!U?DO_>?EhxOQu?{g<O=V*e?mKccVCQI-nc2G^^|t0hD`)x>daGb
zc9z?fiCN2AXCHqRdw*T!^9|YeESJaJUcXm7>HW`a=4BoS4sUUE{PDs3cS+XfBUh!p
z-uSIP^daQixjg^g-UFShxiU)DeJm)M9M#`CKlbRQOhbt)E5Ax#Hnn2DcV|L#?sDzi
z09k_t&HPDC|GDHQbTb!}f06k!>*q$_XWLy|FZ1f$xi0_z?OwULf7oy3+;cWJd)VEr
ze<Q~(d`j3p@$UXR&EZw~8%{C{9Ob=P@$`j-$dyzH+jkKk^DF*c;Lv%wnbSz{_xB~L
z*W#<C_ovidc~z-1_04VRxy)>Tf2M<$+|D#&onM<4`P?A;&%fXA12jY;w&h6Px#QE)
zICH`E*B@_XuYY*Q^7!9(0vs&mA<JJcSfJ1&Z!afpUbNr;N`^_r->=s{UJZ{gl-rzj
zRcp#r$@?ef&zaM+ul9FT>}u^_DZ!i-K0NQd&$3-^bMm=TWxnU%X8XRl4LQZe;6`|1
z&vQH7<F|`%$8~tlJ;v_8R`7w_%u6?y-nesSrt!v#k4YwGW<_$F%iqVz*i;BGvv0c3
zeCcIL#I~H7C$sPR9qgYbVOL{e_xp{ph{%oab!(&69(&wx-?!9zdeV;%*UD|rpEz-V
zTYnG3+;fGmlfK`p)~~7gw=4eIxz);5t#_IqA6?6RXZx|MuY!M^|JPWt^t@V&x30$w
z6Q}$O4`-iV|G?p(zuC<5p=*7rxqNT2`FPgcQ~R8IHm-MSroUsp!N099^d@Zm`9X+b
z#<U-o?El&9tQV-W3FtbO_IzF7>#uBUZiRJ}rybwi*YEN5aNFV39YGJQ&N_tUX*#S8
zYTmi{(80$XA2uAhReLmI>skRe={s88Tm^?8oU6aPJpBhxmEH6P`!^fz&Dv%qow+(!
zUN8BA^oNQ2e<}(@r_DJsP4d~=-PX<@PiBeCw_%+(p?$%+dmp@~9W-`fDz`WMA!N73
z*XqhMZP2vmqQ{{ZOlR+(o)r2c%sT9y%<Z&!hqldJJ}0&<GH8BBtINOZ|5W=ou$&OC
zb}sz7LwI%8+(&!wJFd@kJ92|Hp<++i`S9YO0-N^5Gwr?g$5v^(Nx1mqU)Rqof1LRJ
zfbiD5w>%78-|M<hUB11>YWtfLYA<F<UC8^?ZI-zwwDcYSlRsaqc&tu;KX1tt|0ao-
zTY^o|S+1x|6f_H|*dic)`IrA%DBH<HTGTFWpYLvci#Z1yq^++#_!WNMDK`Bt^QB$S
z)Sl$lu}5adx5XvbK3_lUbbCSRS*GsYiGSwCUGBNVo4+9Aym{DpMuw&Bbxy}l9lsco
z^tVkWwph8yT&Mh{YbL{mE8&XCPakXC`|P{=m5%*CZlf?;#=W~%hJI!FBE`PF;Y9r&
zwf=7or;-iV&YHeuo@2hl(WOx_zpVI=$DKbgk2Uj0?JdqfAAdy3M9%74EzPCNrLTC-
z{KeWnU907HubT@9{u5FU{o<cpCQ`&UrRBG`!N&PNW$k4hmtK2(G~f8+w`DO`%p><J
zTI}D$*<U*+Z}SHsyZ(cVm7Sya*y(;$t>AiUwzF-i$l0eA-yQ_4+4(_7%CvOttkqGW
zP5kH29)5j%`GUac{KZ_c*MEMhow0qn^||TM;#bN}-~03a<CA;yPOLZ9?|Gke)bY&S
zyQ1n|Ywqi;zNGc>-AqeA&RK~E63UKGyL&(F%#6kchT|oltx8@9q@9^@an*x~r%rj<
z{QL13G#bOJZJhh*$w?00+@Hly%D(-0+&|kU?d`3tCr+J8k`30H8nH2{^`zyqv$NTk
z>DDiM^5Nq#p_&cGTvE=j&1J2doZfc-oPWCDgG}pma9eVR*4}#!>2{ijpMBnVK{`s_
z<{ih+(!`1%whG%{eB;(<WY`(gcXG1&Y@587mzK^+w*T{i8Pvb|QnNCo>*eL;(NXtu
z8;?JJ2s)?h#MUcWregYWJ*lUsEnIi**YDE(|NmLbRX!11e9&y0+T@c4#m~-&tv~;6
zhYVBP>)C1%%Io!HKYuGZeE$0V_OScAOb?xzRb27zfx(*HyJXtTL`1T9nR$LZy3`#}
zRKm0>R5k2;@bYzsW-pgJ(*FFJWBP?#8=S6RRWFgT`t|+)@ob}VMmZ^=Glgx*vYzW5
zqs)H)t!`r!>+LVtnJb?CeQLtJRXk6oM(+Q%HsivBqxnW3PlnxYna*%P_<PIa`!luX
z%H_2;_??S<uULOE`-_HMU~6~$(|a-A@fC9QHg#gv;&YGB<TnZ|Sa4|32cbtXa*aY?
zDwd@RME;nee(=NXGX58roL^7em?ak?+8TC#Vfg9^|8KYN`1h52?Jeby`E%Q}wdLDa
ztvc~5YD?CW+&b~r+jd*4_!w5$>=u40f5yrAp6cr77fj6+^Do~%@hfp<=-K`6Lh4p3
zKM<Vv;*Ak_l7vH1uZ;;ZU&5i-a%W?TVeEtHR)=n;Zi({!B^VQ9$Ju&2%yF&3J;guo
zxA=b5u-(BYes4y{Cgs@)-LdASk<SYfe~O5_|0}jj?X$d-*$a~uHk)O|@6YP`B)ot7
zE<T18=XbYwzqf4x^%Rl|m)(5+a+Y*pS&FjW9z)Kj>Sx}|Jn^YoE7f{C{P7{_$pK|w
z(qDu;E8nr|v{iSH|8wQ?$I)xKHZU?QTyB2IZDV=RoB#XyK5!KE2CzEiv3Cj|7BF7*
z^jPS`hW6IS%8};^_AFYJmScD7Z*}Ii4*@4^=Wb@4+kKEB$1beTGk?zU@ZDVjvHAaw
zEqU}RZO?aayR<bsTC`cWRc}bWwIJaL%l0>mp6GHOIm7pV^UYG7rRFa-y!^GhqQG5d
zpLcv$*D`6bx$%q69DK#?|M=kBjW=fP{k84>p8w@bPsP}j7f8feTFJef>VDSFKmWo*
zmy=;Scdqm2&#Myn`YNk?UG%+(hW~Ps-OKrTj&)92t7bj@-lB`<$?osOD@wxC-<<h-
zYEkyBQypdeizokY5L>@{_wM9}hg$hoE8E-4_uKu_5Yvn42wv{zxZXT}^QNGcN5bQ4
zTQ!51ZP8*lD)sN*zlt{-kIPi~h8t9TNZ68p|K1D3sI_9;Vmb-3)nBiM2gb$aeW}?Q
z)5k7Xap09y?A`V3rwxB6`=?xQvED7>SH&#PzB$<-b*5DK=a}WE^})6A!*36N3E6Bm
z6A<<7<6OL@?bw61`F_Wfo<(zoXhoHuzjJk_@VdeW2N-ki?AUnpHCHQ>{@yQ>PJWiJ
zdZFmCG-&m!-LgEAMl7|zzm=ZY%EQK7_w%WEkF2%W>hSe$ku!g0w~6b;fHuv6+7ymU
zi*hdf+*A4a!Q;o5AAR+RG<w$^|Kvi{Kfk4+Nncx+8)l~q)t&uyV^MV>o5X~;QXcO<
zzXQV6yB<3oW&ADrs;N)(f7?uJp$}J=9$k@P^8ewhtWeFm6BV-jZ#$0P`}6*7#KP=}
z95x2qKmT5ne3`9XLF<AkQ=0wFr~^CaE=Zmta(LGdt8EI#bIz|k-czoZc=MM`is)?l
zGfM)pKAxSI<P%lL_**}!O#a@Ce{c6*+}~W@eZ7*2&Dq{7^Wv5Ufuy|$wXGbL@^|vR
zm6K^+P$xV$U}Emo=W~u9-M(D${d3U_t@Gx;ZE}Ncz4+H2Z#7q2^yPuofeXI^<ev6s
z@A&e~L?kadHSn-@vtReA&DMo4*ZvMHTk`ZdZ??&_6y?8<-6#G$%e~_K-h^*<J7)hr
zV)pRRCr=IQZ8z0^KYu4u)2Xg>%;qH`6L%O&ytph1jy=%w`RUtM%1yst&2cvLsM-A4
z4?ik&zdcnKJ5}gZleXD@H3_*TfwB)p@5{bZEEM?N+NfW~eE7qH;MEsmVw;v-%DIv{
z*E#lC=I*kd2b?V*dfqTZ#+X;Ms5(7($lADDT%u7RYAMq#Hr82MTmj{OO<rxftiyG8
zLtAu$$R44pL&`dWPBZmgg5p1@$Qfjq23()Ec%_MWX=Hj}^;?#bv(HK;9`5#hc=DpF
z(^`$~8H*VhJZhX3zwsu@2H)Gkmb<tz_H%`k;S$4Gg>KK*=m6`Ez0C*3cQe}9nS8x^
z;Y!#7J!{^r*Zmf))VaP$%F>YMk$j!>J=tHya+CJ&mwDYT-{k1NeQ`%+mA;?TpC19c
z<C4z@XKGmG{d1EFSKuu^eE50W!L$BnD$iKkKTn)I@q<9{BWK$OPY>R!eO2RUYZCR@
z%(&9)M;lXx6a#|-gQtsQh)36lCo<=CbDdJ>-deNs&t8`~(xu#|W(O=Y$d~i}P{9+l
zXsJi<#D%dFq-&NsRaA2+iWy}Dy$%ey+H*!p)h}-K(W7^&UgZ9HtZQ~eHeN4-f8zw(
z?mG<3)8ythBp=<z`9F)7jYp_v*W$_l9b8UZJL>T@Y*!JGbJBmoYo!tLR3q@&gQ~NU
zF&g#_I<B)^KYx~Fv|{H;lFbg#F4+65hxecMjgv<iJEoN<$!h1Fa9g>lbiX%f$*yhz
z%cPoWr7OmKMV<^ldKjYiN`<Zxy0c<`+v%yt3zn6ruL@ndcGtE0Cyz3|kh0)8S+`eE
z(YK{vMIx!u`ihn4t6AECS0=P>`BZBW{EJ=W?6GE<H=0+B#a6e?Yup`htn$pIrQRD$
zUx%@Wl?FRFFjReg)ygMprJ$w7WoKt6(0w#uWeDhOw7fh$zj-#Dlhys5R+iKp&y(wK
z@3;RaVO#yJ<j2<7gTKDM1`Rb%KE5_~x0rF-nIE6eFZY}4G~cdv!DUJQpOL#tG^goA
zUV3Hq_TkUx(;vOv9{%s=^M{A4ovwDBk9OYmJLy`1tdnimL4$Mk`s<B33U=zq$p2sD
zvW(aHaE_yn*yESW=WqK}llxI$Vs65}_ggaa8LxLY)cyT+_gbSBc+6tO!i5jdf9HLF
zhLLS!{hOSHJ_iq1?)%!fY`NduL-TB_*Vx?;tFU1UZf8wOT5t8kOKVOnAA`f%=?^OM
zB<ya5w4MsPlfG(o_K}~T#sB{)PF~EEm$&ZY2g}*j?{>1^-j-`z)iZy-{JNN(O!f8u
z?c-<LR-5hnb*kdR$_O2|urRShhYsZgWk-j`#`b1jUbb-4rb`R2KmAydaetrfuF}_S
zJ9b#Kw6r*=O>R8@eDSVbQlX)tpfle5=2$eYS)<c_t<3xWzS@rm+2tD&Z^+-e{$lpV
zg!uTBYZhh#(|G3#E?8V&U-IE~zd@$Vo}-N)rm;9FeQ?;kj*}}?GS4JMY4IzTOQ*g^
ziritm@n3F<VPKr>17*%6+1){<GFofD&fhE9*8Xi@?FH2bdM>A}6))Hd&092^k*{}_
z)fBDI6T-_SpP%M`5Oh@W1y5A>dPU)%O4oLGUp18qUUkN~u(@`>{k)g|MBQA@K9M=E
zmw99j|D}s-Hoj9VmR~u+R7IA7OFKkkt)cyz)xp-9&#PS51~tESeb(B-!D_R_WpjIU
zq*4FUTdcblR__rPI%M-eTl9dxTGQ+q{b{{&Pq|Esyre-h59vm)&&07CPwx-uct7tQ
zhrML^hW`h}^&cLI4$rNMEvlZqWv%@k<{j6&qfaj|f3SOA^;@(3dsY1Sj_;UXRoM4>
zYgWw94}u!q>ux^%wQ0w@gzD_Y!K*J!C_kxp{R@Y8gU&i@n?phh-#GW}H19s%?6=fq
z^CB7F)SWBNTXpYRv$^c9`mqlc1^nJE;W^<IE$WUhUh+1!i%aYixOFTlW9rs`P_adN
zpU?b%FTDBv-`b7k0(*q24k$0Obuo(Pu&q`2@S!PgZPTuOQoc(q>)*}2wEFBFb+xkQ
z^c41MhNZElv%EIzt_ys0UQXqH#2i*%XW!GsHO`6;Z$w{<>Q%KAW4(CfOvTr28FKEB
z*4su~E(2(xFHm$mTVqF4Pw3|b;nv$0ODJxieBt3{0kcnmlaI^(y)P;gIq6+P*NL|Y
zM_#S-s5H5??)nXjR|Z98xAX)K++z{4TlP+};euVATYqr&*BReE+4P>@HkawT(SOIe
zL0@c(`;7TVUKDOUJGCM!K3~K<Vw+^wglz|WA9Q|amv`#1Ir^fox3_nOZMB(^v9WAO
z<ZXledp2ignV!CxYSA0F-rdWKOE1=FpW=<vr@7hr<y@Yhn;RGu)C9UmR9*e}3(I@=
z?wvS!vN1+)d+JHE<kt+7qaP{R7-UZ1kv$|W_$HE1PN#mwiKwh*Yc7#Gi@BPI+G;~r
ztlL^!FjF@GvT5v0>2mfNe`5Q;74^JTc1$X;{c}g_z=6WslG3F{PeOh^@UY_FFSDY-
z>+Y}iskfsVPTt&{esOPg`HWj`Ryj8ea_;UDRhq~VU-wfL)UBBO{LFlNdHLEe6LnAL
zZU&uQw0vF_msIaxIf>ltLx&H4JZpac!0FScUlfAITC(Evub5ezF|-M|ONiRCckil8
z`?Nz>{q)A1y?>o@I%+#vY-&D4Fa;&=aNfn}u--J`@CoM=_n+@^D7>`ojP?%pO9sF9
zo;P{HTM@nCWZvi7&Gqd1XDq73U4p*3$!=ev#WmsIMdb@x*|H&$ireQuX#B36bcZQ@
zx+5e36b2r%pNSZ<XE@)Ha^!rK^mV&>DK^<$8I>bJb$8#n-RN*XW3}yl{p5wKf*zl7
z|I%QnI4$W1&%4Omhf^vz3yO`O>@F7iaO0Hr32o!`(E^3CLW2DH=ex`$<CqxYlI-_b
zKHvwnXs@o?CVb4fLz8Kq!1^!uGK}`HFx<I&_v1<R`3dLdSZZi!6gZTwd%y4ZyWNWq
zdpFFUyKK5nWK*ZGx|Hp@ZQI0@-Fgm0=kIM5)ef7%qtDpT$}PStr=rs~RZQdKv2t^3
zr7qWZ9o*j?YFb$AjO^~XuvK{6uuh9UmB1hs(h!vDP}$2TS=oC+H;Bn#|7&@0s?W6c
zTdG~~>c8>&yQ)SiTR%JatY9hfXM2~#CNwd3-Qvs4y=NV27c-h`Z8>ow*THismqTl=
z-UYYPx3@%-kM|wT-~Tu5%Z|Id%aaeaa7vhD2*g#rRGs`#Rj89if6s>|UGLn>ph-1V
z?`aRFhQ~F=-T$><&bD*cuZwGkuQLIKjp97RioN&4Y|0BXW^EC<;hQJF*XiBC;FYV-
zSe5ylXP9z5>%-4;(q-$qZb<br#?2JV1qE3J6PvKv_k;fBvMw)oO0kEypLpvk_OQ>>
z`qyk8eMW}PdKRH)d%Ao4=PyYMZ;3c)o~ogA>|A-7By@;G95Un%iGGIlKjb=Q@05wm
zj$d{((@E#S{l{`!X8%z-FysG*M-#pW9}xaj@ak@M*_xgSx4Glb9Jamx&EZgOV%q%2
zPZbZWs`QNba?><MJLuL%t0eEBa>lSTUGB@vf;OM${MK>Iy7}9~R%hkFdmayYm%N?K
zVe_GA{nr;_CWqb>*VNQ(NINS9$|aGJk!5Snef6Db^z^*nyYgM26U0I5LLMG&@0AM=
z3u~KcoIcAm-Nl7POgAc}`PHp$X<PZGZ+=~1x%=GBrQo503Aa5Kdv$M?+-fn~aqb1#
z%%7j0-q=~JK5O>uUb*eHzsqv&@4LIka(?wY%a)dw8;kbbK6YZFG9!ccbiLNF)ulzI
z=Y(ZsdZucJE18&Fc~dM@TlL^=WA%qm6RQJm$7CLV#ZlN}xA5_Yp!4zv)6d*LW?x;Q
z(Ne=UKTp4<lSlKBQcDfndY|rt7ewMWpBFscGGkLUL!Df?h<V?I^VUvhRQtajcruq+
zfw$E7x6Jtyd>*rYbFQoXXtKqtRd%)VlW&i%zs+;;kK{41NuLg#I4evPNq{mHTmIO;
z|Mqu+Nx7=g{#wo~*PWYBD;`;DXd~z3Zr65UA%A3{kwJy4dId{o;fJH%7qT;_%O;k;
zczW96=eN+^an6yiek}~0cTlM3?@IAQzkf&9tm_Zy2=!M<e93>)VvgV4TQRXI4bu1K
zNVb<bKFeRXTQz1@2mgDkuIqjNE^b#ntwY>9l38}SKbm?^TJZhlvyY1Z{{6c#?X1+E
zACI~%N?%QpT~(aR)X4Dp`T65tUS6IX+jTlYg6)3YZ(XahHyleZnI*<$Ut7}{l2vy?
z1f1U#TXyVPvP4BEauW-v%jf&-^_7*vV)}78lXvEsE4%l#Y~OAkSNAjZ%9T5n-?OdD
z-}RW^uMz(DZ`%FWeqUZTmb1$qSbbb=(T02bUbD5_;AUo<EHv-fo4(TrlYfZK|Nmfu
zz>kwH6~CX`thiET9paI5)LrYyf4L6V>k%`LKKI(=I%7{UL)jV2=AQW)Tjmw~-gn>b
zk9_raS=rF71&lTKUrxSf-Ke5+MIp4Sp+q3WVcr6}jfz}c{s9xuf2z=EQsNSGn4-p^
z738vt<5D%Ru7Hq-V(S;PnP*aNeP`#NH^FS?B+r}sw?=S3n^%1<&FN9a>3vF_Klx{6
zu9)@h^WhKiyBuFCum8AD&-eC%udllW{~zA1an@^_v(+Lt7XihT3*H=ZChOezcPfFv
zqGO$`YAz5^|M=1t-9`7KdZk}KQ}}<$(fzpMs>x5{8ae8J-7n~Vk#W_Af8SLm$Gdwr
z{%sA`*s*R?pjDQKSMe5&vnzkCoX;D3WP<}w>^)Y$I@A3RUh$>3O3dFY(mJ0%<-u?J
zpvu5(Srv{08}#;7WTymcJT={)@sm$J)!^B8%Z{nj?G7Bv=1wp$y{Eo2=<gNlC-O5c
zWpc)(#)+MO`0ia_E4O&k(Js-5jY+JhPMyk`vEg0Tr6rtpe?B;G$-aK>V&JPe8#Wl6
znPVw@d71C#s&&)js$RYm-rU&%0#cJQFE2~Hyv*04_Scrs&mJm5I`R8tjAov3J1I49
zUF`0px3{)}j;Sns<nmZUX_|+MgmsxtT<zCT50z>0+wNRhYbwTT(RtJ`c!PGKs!xKW
z-BtOxE(f2NTUhQk%Wck@w=lNm;-*gSv~_#?vNN}7zEQpX>fR;h_x7TE^5!d#7JJM+
zQt@Z`I*zxGyZ^qAY1rnGez@gIfXLDnva$yk9w`#6+H;@l?)_X=$DGQUO-2ebxy$}F
zJh{Km;oHi$4W0A#JKm{(=W)0(<NE`-uL~A077!E^6b!UgEGl6D#hsGUqFru}-ZZY5
zZs&YuM`gf|HY+Q>z`2T(GzD#5sBW44ulwp#)$$gbC(VW8><<_I-_mwwYV2;8@(Pz7
z2~Up6{WyMYUf9&>cN94e7}qj={A~U9!uGl1@*TnLTR6&&J-QzCuzC5RwOaZ+os}jf
z)$HCGVe&vk?!)WkT8BkZ0<W%dZLZEczJK@stkBAnvPu&<^!NWUs{8jd{mYx1m)SU9
z>#3`&gAPY|eQj-WrKjjJzqwtBhub1e-AhVLo}HhczZjC{TuQrLln(aW|KpICmtXyC
zrggcVRr$M|#UZ@Y=g*fH(~WAeEPke7VR7SP;hR@}iKkz$-=7Dv(5sXC-m5)4@n3HC
zYn=Bp^YBQCH`>Uwc+s+?rxUcprcb{kD7WAUfAH;uR~^eflx*Ci(ww7xBf8J>ynE6?
zZQV6m`agGnTi^2dskZZlvYg=6Tv8oUB8(aTA_R`bO7zIdZ`pS8dt1ahmmk6M3%<U-
ze`u$tw{(k2mV}FuY7_gOhO*1`X_cIy*buzhkzlk@X$mN<b#$ySQd=yz)3AC%X$o_f
zu)c*A-$dsVcWNKr{%XkbMT)m`bNk(E7oSXh_{IF=jvY#zuIAF;FE_3D$o1+~Z{K?N
z1y_R?3V6OLS4?u+C6)a>J>h<<O~$F7vgmd#HK7K-iSHyXpO)v}`fW@0!ZSzTINy-i
z&!BEp=8&(m`M#5jsfvSx^!#>%ML$!%@JX^dZis&lnsL9jCbIeO@9&G(tVyhqXJKJU
z`0?SPgmD_rojZ4AWS7Tj=;|I-?zd@TX6L(7alfO3L&mCvqp`8E%p<M(^78XX(&y{$
z`Tg9nd6(1TKud$b$BNTWf4ml*AGv40-CuK_?8JY<@8{3tj`3!$`u3)CWAgE+J$izI
zf>-UPdX;`JKKxvtx%SK(<uf`0if%TiAC>ygv+1<0{uZ&vK6L#GkKP$G{?GLfTFt#6
zL`!zYinOGpB=9NCA|h8R?w8-M6)%2vW~1|}wzCNapaTeRY)E9*i{16)g@u{o<dYY6
zm*?AjK4V;_A7eXnqws9ueFtZrxoa?sr!2O6h1wnwMu{75ENujTvh5N1X1y#VD(%So
z<3<~QR+vpP@_xIGFH~>WOzn9u9=1Em?o|}K`M$-!ZV#9G^Z3J8OEoWuym+&XFECa$
zuuIU?NFw%LkCTJD|L%361y41M`2Tht%2rP_`V?bjYG=f6|HJNw#-D0C&XwJ@`|pDj
z!HUGBMo7{SoH*0Oa^;ErB@C{d=?lH~vDA7lT&yg3v(-bXIXIwrhv|Ec?_zf!T-&3Z
zaC~;x`*fpO1)melgvwKuQtQn&ofCIh|Il^$6$8yZDWJVx7wq<R$jGs**SH=P8^6}{
z!G)(abNcj;?R@R(asKLo6UxWR9=_FbEin!+$$Hn-zIgA0=ZdSZe&yb3X))`cb<(D9
zkAlt#rmPIkDy>ywD470x!PIi|E#KdE%N;x{_(CRb^=ol)@y8DiHd~aw5;-^58g$Lu
zmFbsLjArr#1_r*kv(p&VzT}g&a!^^d_k239Yht1z8=nklw0GuS|BMU`(7w_Q8w{+~
zHtV{J&#0)bKAd3SpdxfI#pqy)k)w{-;e;K3XZ}0)p4GA8V1h$nVBp%+&E{e=1Ox>q
z?u<xClFiT0FL`l+F?M&^(U+H(3yO=kFIl4Eew-=bKerD<!u@@<pn21-?(Vbqo`1a_
zf86|j4fDZyzI%Heii(W*WUX3)m-~VCxc>b4v#&2jY@$cYfddX81Ls<oyS=}+H+ye^
zssH3g<;?w$YrfSTc_!z)?N{2`b^a>i+83|v<(2zTD<S)rZPDWT`VN-DwP`!5HnX^|
z6M5j{B>3p^6%D<s*I)hWZC&0ivetR-#g#jytG0f05sr6VyKen;iGt+kx+?F_9y-f>
z^Th5j9%lJ42i^%DN(YqhuqxWtUf42UUP+F(<&JOEYRM8;%M-gx1djgS>*q7Oes$P&
z^;Nn`Gll#b9~NZalYFNu*Ang09<|r62b_|m<itSXBPb{+80iro#F2YY_l0*?g3jdw
zEAl1$i<ckseDs8C;~mZ*as3l}nO<G#%$R(!Ws!)fmyxN4_O<(Ui$wS{18r5Obt;rj
zba<%QT)jegid~Vr`!4sH_d2e~=yqMHnleptL0aX6qbWgxbDkva&^pTTWzykL&BBr;
z)frz@J;Gz#y{7jE?d6i%d+XxF6^xU*o(6cuJka{uvcEWZ$EiIsvM=SL){3oMxl%(%
z$0ajU)64tyHDRyV*w}|}-tg$_>$9-1Y}jzb%|wcKneXhjqut_%BhF41cJGmBT<Sgj
z(DCETr(L?)rp)bA_5EFM`MpYZx5Xdx949Dn7)bRBbm!mSviSPz_y6JqSU}5fwoY1W
zw&6faM@Pq*qfC=$33ng;@t~Ri!ZKg!9lLfpEe$%DVBnxN)oEeCf)y(`il3c1c(hww
zcGhM^kr@mQF)=d7`edVX8JD!TvxAN?6_2mkIBk-to~x_ti4!LrGBY)|M6F%?c*^59
zZ+O(z)xjfLtM49q_A29x>IsdVAMYp6SMBR_=AEL@@j$1vefJ&qx>ITbuP*!yWjGQ3
zazbbT+tzCga~q$BtyP@fv0zH~t0zC@7T;@G^h79wtK`Cy&$C2V{eSW<=tRuY4;<xf
z5n<cw)=8cAT6og8ed8JtHr?}UgZ`>@91%D@SF!YK%bCOXFBXE6z>3C|(e4+(%#My%
zf}NYKRnEQZ>vO#FfK!R_-Pt)0@141MF|b3*W~NKahlXF}&a7AGI6dkq;5UBXr<Aqe
zNs*<Jl9G&UbJk3!g$K;<*EEO6RkFs{d}Q60bF=8Y@Y<<fs%<=yP4$0Y$G^C|y#I02
zwO~+)oI17Zxm(ag50<%p<=@lHdfk|J#_%}`yc3%VZi0lW8W;$GR#-kMvfQ+Jb6`ja
zi@CXZ#@476SF=)5QXKTAKfdg5f3%fb{KLE5@2#wg_FiA)$_+YQ?Dh5a$2X;(-cbL)
z?nTM2-M1GnT4a!RM#5*N5o=sr>FNzz6bp-sn`h6Sy*T-bH&>_ep*xFZWt&edw258v
zp=6?!72D03pqzE+=taX0Db|TToXZ{Ng+tmxN~`#|eV`!)p;iQT_Vpd(xBtViH?DuS
zdA^diHut=F^D=I2(R@<0bMa$Sj=H+K8+)tGO{92LggANFm>C=dSR{JgI$V^dO#QfW
z1E`4-vh~~B+sW6~M1roM_VnaDbog*!KtRKuJvJhuqKZ~lQcIUEJ#psDk+sp=FYKu-
zE_ruHa=HKfvXU=V{sJsLa<)>7-TU1#Gc|*PgBM=R5Ri}nHFVsMD?=R(q83?oz}w&;
zD_vZ!Xn3j!wY0V>>gb%g7$_yPHL91DTg<|W4OA9fE#~Cp)X>&$c3RkQFyX+JmBE72
z($(i@fO6OA)7+}6swd8!J9cGd@W=D@|1LXrN~<jm>O676!~M7d$TlcmWaand1p~x7
zRPuZ9%8(f*nL<THMFwSWZWKLLWiY7xlu}V$&CIYRO4mfnH}|*-)D#E>$(4{mN06^p
z^z`uf%&`!(n!E1MTefCK_dc0Mr-cj*KYsmkQhBs=B8s(Jd(&Sc^uk#y?wvY)x;bbi
z3xkG8*Y5r55DOvXqFaZVgdt26a@BS(FRug>DMkiKNl6V&&B6i{=|#ufAEEpF$_5K-
z>*PN_J_>ZYT*%tGqvE4dP*Bi>xpUvX$N)L>3Pb6;JCap<<&ri^1g*RR&7Ck;N~yvN
zYET3T3JOm2O-)TrJkY>6!E5P-*Iy+JlUSAnY5J%Me|vMYS=D=*!{Un;R%#%{rVPHb
z&0HfQBraXL^x*B=UeGzrRze^d7!F*l0&nocJhJNlojZ3x$Jo}_*H=_j95{QHm#dY@
zZLy%+V!@d+XYQ!`YgP5-MdR7o=8HpDhxPUOfIRVaPK3^}HIbVq%%06X(}yiRJ$+5|
z_H!3E!n^^drBpi?GlO$E%znYZzvUkuI3786>`;P%gN~T9iqOIH=lOGQZ*$#W_ZQ^m
z1q&3GEMLBO%N7w(vAg^IzV6lG>#eM;Kqg!bULCf!$w$pOFHg_O+1ar2Q_2h<HTUB%
zpMdGCDG>=yASWWQ*~H0{i_g#BylGRx%S)=Dqnj8S#N%rOmEHSX!otKhZQg8H{w@Y|
zDU93Vi-Luq-rfp1(A348Iddk=o7eZ@L&2GOw$kQ#cM3{$z?MLXMQ+|03IB@4nwXtJ
zJ9q9ZC@yXeTg}Q~^XY^#pPwtpIbYBI`T1E;POk6HofuF9`fwYsMbVRv#mOMw!LezU
zkUKka{!&s}bS(Mlsi`xpO0^gq7GHE&8)j`WF?WWK+LLF`qU;<y8Baz&<G=n&C%&tr
zqvKWI8mAe5B^9<uIIO$z>AbYo)KiaYUr+jezg}KYP|(BE(=i}GASo$nL()+$^sxJa
z5q4YM76u$Rdi3Z;!<=<%*6`e~{XX~T@7G_e&RoA`0E*hH-1FC(*RN5Kc=#mc=kwmS
z2XD9Ecbl#kJ7Lx=uK4(P5izl(YilC=`oR7Ng#j2dxb*QkfLU;&w_Snb#QF2=3@4rz
zRa8}3S%AaiD*NMOz0TY7?oOCInc3gpKP5F4bmbnpdH;{1=iXJIq3!j1K5_N9DIZBP
zJd$L%E${BD7ZD))LXP)JnQ|R&<8@9;Q;Ug>oj8Afzh>~V0|^EeR#ISVVZ>i?w0fZ9
z#JiZ-*o|dxqh6F)O_?%9K|z6`TTHjfZ+UTv2`E*pI_%ab(<vTT!6+#y`QhV7$Fwvx
zHUD`$i!Z)_WPgwY!1#+fW;FlOS5RP(>SbePWi5{v?sUnxw1g96-oD!3PRlPV+S|+5
z)z#hDS8M(6$76nWH8mwrzy00J^mzwo7$#4cI+b<tMGk*||0mC%Cx3i&)L^EM!Au{4
zP8U!Uh~?qCI<KWd!OQ(z>+1F~UlxY>5k#Bn=@=-2oDai`tP~X$8E2d29$M->9b|BP
ze7uXRYvPd(!H&MZvJ#tBpxiGYBEqsVq-)Y7p%YJw7#hM>w>m9!aC2khVPj@uViFJ+
zZ-2l4|Gk5q;2gECyQ|A7F;TI{O_@PKQ<IacmC0%@pW9-=qMb6Ssi^|pM<<+q8n7~?
zps=uU_Uzkt&o2(Km*{l^U9waE=OcSiP|$*)l>$OSP4jH4lU`g{SWsG8TH*q8Fo<5o
zh89~V7Cw6P$e{LD321SrXx@CoWVT;lU$<9&ezq|Ac;D7JeP@=2t)4i4KL6yCEt@tO
zb+{;<cv>XE!#2Z5jfIs}(augzSk1>FDr(l^$Dm>~&~`z9#)Eh7_!eK}Xg<imAkclZ
z+&=l<&%Fv96FgKVoPJtfe=^00eYtvZ?yW7H@ArO}d-Ukhsodxt1&T2-F(01I&QJRF
z<z+!pQIUfa$h|OZ#140N)`1igr@3P6p`TJSHU%#@d%7WTdE>q<H!fc6SfeyaOJSO(
zLh0wmJIgueG|xJ0y2thiS9*J@mi9H}uLYoPo|1iB>!UA0FRrq^xKh=gs<er9=WdZ8
zb<R7ptPZYj)n?jVp|oMMILpQd8+>N6rdpKm<?x&-wd845K*XZ<sO*M&8ATDx+79??
zb(!9Stp(6*j8StEmS>&y<AmVdGopfxegZPzm%3$rG>tiB*%T5gb1C$C;3DmosBo6W
zCm-wxxU#_Vw9NtmYsCYWJc@dO887dOp0&N@tkNMnO;cBw*U-?=!^g)ZD@&`ZyE`x_
zsOY=fj$KX*0~{6x9Jqd6eBr`{9X&lR?R>IQPkN)Wudh40di}nxNs}gN9e;awxA@&%
zrHA)ae*SPwI{!+L)vC@PKPqPUsJ$q$>TprAu(VXv*5=O4%=GZ~cCM+h(Tmyf;KdA3
zUJL2hiP<4=cDA{DW~Qc#lHidf!xAf56(P<ZH{~8T<t0IyJZ#K8ZjbL?Pc@PZ3J#W)
zoxf_~#SDYQLo92ewyru=s5O-fwE4g+?@mXrwD}^}Zn3RXHhh!pb&J_q#2UUX#?i}*
zYtyDp0WmS==bgP&gm&!OrDS0tadwue^X{^@0x~jhF8G{u-MC{?wam&@*(Y>7+q}XL
zB+pL?=h`TI=ZPIhS*Od4>gX+BUvj3e+<o}d3txvQ$pUZoCsGVk1usa+inX6eJHoU;
zgfTAZKs1xdRK|6E)@R}6XJ`U!kRY(s$4w;8x_6GTbzs3ygVSCsE(*9L?J((X^Ixv`
zA?v=p(9+d+uU`>+Sx{Q5m2`cX!q)<`o~mi;0gn~RCo4U==&+@7o8}?5pUwg|_dirJ
zb#I=VUbOLd4qwnF)3W&fyw4>QA3e<Qx4CqZoxkPw|L0l^G5Qw$cTcV^{P3(QW%{RM
zvPCxGGu3yo+x9UoJilmfy*<Z<|L6A{IpXr>#zyA)e?QePUApvU-@LsYN0UJP>3*9}
z9Be!i4C(2|r=GoeYL;pChd-asAI>m&@5eRQuU#{EnZx3X3BSI)Ec0_W-CFR_$=$s`
zqtm77U^9F4p8YGH2r1o7J}dYCE}z2c1CO3|babrftJoxdVN+*ia;TKyC6&WEaj$=U
zeZ8aV>#C!_t(~&6w7NZ{G@1`Kq|dJvlQz#Ysh)p&y8hzw_xCI+J|r}285&CUTGaiq
zD0_3G@o+o8^U@$ot4T+jnwt$14lwY@T8Rh>3U1x>Z0a518<RgN^DWPFn)fVh?HbPz
z$%zVX+V9uBxcwya3vVq~o>Bhp^()O83#A@7X--(dT4J-;tG8u6OU7E3Tbhje_e7mR
ziPFWzB_y3gZE|P3Ca8Su=;+W&Fp`>B{ER>4O>FO_Gb--K6^k@B-r@Ym-|OTsKV6~p
z<CdR)mRd&5i4y4F+%3F7_sY$hx<$W^XrB^|UB2DnOYvESj@<g-`j{xrx*K!*n8iOQ
zJh_<Io^|txq&^Ra)BFtm-Dl({Z{@d-o!MI)2|7M(qOM7Ce)sYyANTzimMd~7%|2iM
z@sTU&5~y~5c{gWk)n|_$H5n!!18s(G+`aqpyjNMEMrFd46@eFCe>J@qF2GXr`|b9M
zuUEt0PFPbn+pbp4?)RH|SEXjQ(pI<N`uw`p{!fZ5?^V6l?f!m!`Tw>=UBB73|7Pwy
zu+?Ni`uTYh)@5ssz7`S`4162BGNjzzyyl<Lh2?WAf2WFd2q@1>{kTirf8LRKw$(cK
z=C2A5S>on%rge9H7;Km?&uFHPgn6D!*t(d^i~klbTxe1A!(f();pV@~`!2oydShFz
zH0W-iDN{t;k8j-h?(Xi#OQ**<we!ioG5UY;i|&u7uhe%;sy?LmSvb;Luk6r;57P~I
z9X0u((VS~nKa<lUlu1UPF@$Zlzkf(R2Sb!*<2*fw1y?R+g4?zrB6c%09z_F|9#P7C
zoUXAma{oLRj}(2jwNfvu>s_vWJj+q}B=pDk3Z@N5eUGUrq`l;osd%qsQki<~y!#b~
zC$ZYc&J`{%{5G3~C+3Ra!MnMiOZFvgmAn7W<LI;GnL2tamDk<VIrx8VkNfgxc{9vb
zNzVFt`&rtwH<v<cq>V+}gU;4h=}ug%A{uvSx%%-(-(PbZ?mVpIQdPF)<er~DfBty2
zdi{pl-{086V~X0nmLB@_^z_EW!)!kDY$Ol2^S3M9*!Sa9oL<b1hKq~cqeJ4D?(Dny
z_UrX{_s`GHUff?_FTEVvv#g$FS-kA%Q&olulO{C@D!V=S@$vBluh-A#o_c<6?%_K-
ziziN)@Zg0;S@D}2hBDS=Jk9L<$EIioKY0B*dvayI*zt$6izgT8eb%3S#yv$ps#$9P
z(fZ!Gou>`AedVzcv}6^Um|K^2bQ)8=7-OrBo?;W{_WkPXrZCN&(^$8z;nKI-m(Wml
zNl}xV1#PALvYyPjoo}7<8}s!W_Oz^Eswy>{WLDRwec!KboyPH1JH3jx-1u-K@y)D)
zwx_Btq9=MZ56qfZUHIT`w}IrE-9PQjTw9-u#~fO=SVw<l_c;}jhdcH467L?24m)3J
zQp+9pceCwj?-loUPO4^_{Qp&(e6oGZ$&@Ww>x|RSJ$Si%{;_Sjx219_Pu>?56MOWy
z-~QMV&&d;}Pk;WxBJJYqub?EkC2DQxX9*s*9%*yFqeqXLdAUJ6@vZFNpURp~C)LBw
z7k_&bIr~iT?H)JfegFSegU*KG-L>b*`?9yUT0tu>+WF<TRjs@0x%%U+dFOQW7go70
z)<1ZO`?6tby#F07&n;Pcb2)E>ajZF?Udeg!uMdOYbO!HDjUsV%u!`Y{0lZQ7OMme`
zo{#o>x}TioPB4o2CQ`8I*dmRGJbJnng0FgBi@lv+y;WlMt~Uq2%1WB~g&A)2VQF2y
z=2Co6dgt9|`#yUMaGU*+jy!fVzENzk(}ll(!zBLXs`EtOWNn^a;&gsy?uAG4iUGe)
z$jVN9m(J98es7nra=+8^ZEw7;yj{M@@Zal*CC{VECtKVMpLwr?b@t?sFMqj6=;qA)
zY4}a~jE#}d(bTVt4>Y`}W1B3uTED*Iruw|ba~U_!uZge!D=Mt+=i=8_>YDxaVyCeB
zheO=@3YL~PF9xnM&A(?e$FBC4TCu9S`s2Od?`=LA0}14m_;N1YQmeVX&t{uui=CTm
zoj!SIR&&(aV^2;_{`mL%{lghs)*aZoPg6(d$d#4B8<UQ5b$>IT#q;CWo9rKNu5e#?
z;hi(5Z$;UWr*jXzu9kDjd1u)DP2Y^+ba8|6A2EehK@%AxrZUe7wYGwe%?k!TPWd@k
z5@NXvZ^uTT<{hc|i!>gtS-e=_s&s1W%^jOEn4<Q4QjKxCJ!5Ztnh)bOUaO8vb8cw|
zzxX-d?8Udd(_Y)3$7vqgWVTyp*6yb-)GA88HmCJo6??hhq_%UWpQKST*Muq+_DuJp
z3G)|h%E&GD5J}onyH9h`{QR~BdG|v5OeK9h?#*ruj*mOsJ9m4|rhSv=%NR|s=6BBe
zRC?jb^}EO8Jm(%M;0uVb?LWyPqIT<<)}@x*ml5VK6x`mwVV$}9XM5>&**&fL_5N)q
zH`(zNHJm-ZDPYC5$B#FjRTP^UU$f=OpV>Dm-g;ZBDX+3+&->T)Xp>FNmkaMFbWcrt
zzdh%skxt~MBYh`d?fdej1eEBz#dMvz#dKw4mpgfSdV<b%JR>D7DcSks$B(Szx^a6X
z&f9*M*;Vo~Dc8oxIio?iYJ0h>%LI<bd2BmQoK~1Dp(uFs-NyY<ds(cSIasqaFBKi#
zQ5D?(H=QeB#ip~qeW0)o`M!m({HXIqy^L4<KX$%+pmg0?%gjM%Q|!rRH+9#UjxB$L
zB=eqeSj-P-JN*3fLfz~bSE0TyU$4hMJ~Pw!YTxA3Pd|M7=2lfzHTChAD%-f~x27`I
zX_1l+xmtR9pd4NB^HZw3d!fYSlPyQP#qaAH8%{sC<hZ)}zfNZJ>$eSM1K(<Bojz*K
z&X$zc@B2c=;KZB1pLh?vl38$|tUbO%%0#&#m(^jVV8w}}h&n?`95%cYxH#SDh2Z{I
zw$r8yL^`b3bGviN{9@Im@_=9FtIKK*mWp2Ew+&hSRFy&Ct4qPu+k2yT9^5@ux@f(~
zP1E)}zFa$Ji@ZBKNASW;Vg5ZbYz!xM#<a{>YF<$HlJ|voZpqVy44|gmubNwYdX3Mf
z7IGvpo@M*B_@+aB%>8+dw!ujO1$Q?UiC#}ot*W^o_4Zh+qsq?hEe}7OIc@PNaE<Hd
zYi%12GD_^+*nai%3vb>ZhbkxY3f-MnX2L$(P3GWa>ncYb@lfl!=PzZZO}`TS``q(~
z$uD`&R9G=JNy@6N)<2(8$!ThlZv6eh<HyMcn~$q?w7&9BUmL%F-^J<E?|_CpJtwOr
z-rSU$acj%U#gC_a{&-y8dGW;%>%3D_G-ue?+kwuYdU<(yxaGABlSlUdfAW{TxskYf
zM#=nTjb49>7qIVgdvefu8n43becY%1?_MYU!GXbG3$H<G2Zy98<BjUT&iJzD3nJET
z&u0U5u{Q1grhCV5*?Qqy?J0*mb7ng|)%yFrIBkaY1w#&rdwd2xQ<PRJ2w0!@*znWA
ztfXq%%p2WaOAjrdUl;Y(LS0?`&&T8P9esUn|Ns3h{FZa|`TIV3`@Y=U+a6wYm){y1
zGW&AY){4((&815#Pu>SD>ebWJld!L=*_!NY@Nl)UaAcelZ`ZX2$IdMFPsn?3fAQGz
zU!Mb2-5xBDnKoVE>J-ic^OPL482GKMt$0B_anP*%<AY4lvB<11LEGw@o3!0!We+cN
zF;bmUw{Suwo718KHkTv`6RjztDGN=sCEG3~xx1H0tXwTVrOsEe^lMYZORnZ+ELNd*
zS6*^nm@Z;r6}NYZzUGmwPxBYQoxNHiETrzK|4grb-hNrPlWSk)M{HG{e=YAr*2Ac`
zJ65PS73OTK<@V8feEAqJ^S+$^b(f<O&PzWp$PJzq`uXJDr4rjVaVxop#NG*-+L74E
z@%DB5+Vk@q{-k~W<ROw|^7eiEw&dALSt$lCmtJ|By;7Pv`^rT@t*LwTxvQ5QN%*i`
zcC}2o-9`!d|3%GDRn3$*95!rc@~sgqD4yh?C+Zlw%H3_An0ek*r`4PP_Uc;uKUc7E
z=-l|XX_d@&{iou8Bz{jkdwu&921dqni5x|leC9L7=Pbz!c-<AS=CpfJpw6bN=CZOI
z{e)Nqn__1vpIB-cvvgj7$DD=NL>F$*Vb47J@kEHawbdeL8UOojqT=_D|0pY7Em!`>
z;@R2R;od7(sZBm9AST8ZA0J;)S?Rd=qJq9YKWKzpW5wR{vwr^kIm0YhDr{{O>(Zde
z?AKw>e|>!&vA3#p>tnZGsn(yLpF0b%?D>4o+QZZH;3C)VRd>>%m)-3uf1kH{N6YP_
zs=@P14l^^J6yUVvJF9e{L*aRe&28R_Pmbz;N>w@T=bUJZI;;eW`$fN&1#9!~`8PvC
zaGrVL?`uKF1-Y$UDwZW&VtDYg-FD;4DdKfE=5a2b$bKy+_u-+|6X(|L<0*W5YwL@v
ztHm2`|6hN7p)>oE<;%l&o<B3w*f8gY0mri~jMfL{SQZz&yJP8ooPnXDvQkk+g(WU7
zE<kH)!0M|WetvFVUR*uLZfSq``EK`n0Wq;QMrO7U%XimTf8JnRxHHyh$EiI6kEB@R
zQ#n$SR7>1+uk2D<A{KvGw^YbSO-w5E$azhXgL)GSrdB#C7B;!9cMFWvyA<-#=3g{(
zRI`-4oOG)y^Z7&Gf)Ot*lpEqdH^|8STM)J6de($mU9nYfd@{H`D;AeEcE>Z^VRC-(
zD*kKb>RlP(iVxHoXPuOt3!1D0HM&<6!n?bsSwE-qJ-W6qK6_96i3uM+Wc-~VD|Gku
zwZ`}f#n1RRAM=`X_u=JCjy-ZO_@`gECU9ixpZxtNIZBU}K8dwym^1nIg0tJ-tZXY<
z@8GiUgJ<h)uE&0lo_#xNI_vySPwf`l$d8k+POhKb|L6#}>A8yb-~^T$`5F<qwbf1!
zZ!dY|s3z=n>G8z!Jo8O{IgR_4Z1{ENU?7L|=eX9}pOXGL{kkWgJ>~NL<H8@_eyeD`
zEo5HPHfhQYsk7h9l{$IWJ>++I_KtmKySxI2!4$E@CdQISJ;f7rHm?hDnLN4c$k+Lc
ze%^?j+IQ3TrA*QKYju@=SA?HUt=J+V*^|6^{S8ast1-<}C3Y@kKc~C1&-T9+`{I4i
z#7|oPJo)j;eE!4R=kC5*xx_E2C+5EF?Kq3h8(TF+`#$!RIIcGI6}WO%dLjRBr&lrm
z`7KY~ef90W;<MeaGj3fM*L4s7^Lb6g+T%U)!U-E5sdaCkm(lhjO)stAT&hv1S8i#l
z+mfeQ6Q@LWoz~P+S+e@<t@@wRxe8*p|37QeydUf8*jX9=vx{YcyEZ@1yC=<hf$u)7
zcyfQ6U;dGqElD}{Q+sR0KP@o7@$T8Q_hri#Ik!mPGF$s2d*U*$1Jl#hZ{*l|cd~Ns
zVzuqE^F6kpIo^K9=~`{s*=zT8K9;<_!MM=!(dX55RqyU=s_Ok%blz_BacN(-DKEGd
z8ctD&t`+ul-MAx8pm}wrdUnlYNA~^yB<`<!w46DA??2fxHNDjrYsx!V40o~Hw$&{>
zzhH5E{f-kh+Oo5wXY~bd|99Zs6Zt~L-wm#>XC8Kb*B*B7?t{fVZPO3Qr?TmCZHe3w
zSiyMx(|L<0%X+^S&VS5!->$;o!$hv_&!0U@I@Tk(wW`_Iwd%`@#)Z!9i^A8(6_n}4
zzeqEhDIhQ3FKb=)VEg?#XHU=0yT*5S6f%E)cJ^?Or16`5({`qvoy9uWFZ`)Qety1A
z+@2rvW}gG?<9>5%D>o-6XXrcY;%7c@Zf!lS7Rfo|hl_$+=`PNdCpI2c6`k09MdFqk
zqwQjwjR~vyzs*}!EeRStSYfl%r|0{zUk@KX>l8>RD4A0fv-D@hK6g8|t^9}1$oKA;
zb*19;gIwRGL5ctV{Jh#HZC$40)+15){d`?r-H(62-+z3uxIb*?{h7w;pqmzL{#6`(
z9wC$Y`r6tX`)YSP8}Hb;^Wn$i^6vlt{k^y?_cm8|Tv1WchVu7upn;v~da<jf#>m(I
zF^t-p)%xH;*ZIdsp2;2NpZ-7hvZ=DI^}_lW#xH~nSQh53)shVlnbvK*{oj#wOF}JX
zZ(Z(o{Ak*@8!YzAz0SGcb5GZ4c8hNkidFoyb*6`2k89FJ)g#YjS`UV7KGr30U1QJn
z(%jbDearHXN^y5@VCBeof1RIsmR<Kb#^zNzw|5lFd|p3gYsX2W{}p+$!f%8+Ir`Zj
zJQv|w>CtDjn634e%o34U$C`tYvt`xKUQc;6S@`^;&G&XIa){cCB*Ys|2uhp$^o?HH
zU#&SYAAOhJcCXpVRi}F^!leAz(akr0oztG0_ulYf?iSg9S8UhM^ik81y>)ca*Q{4h
z*B)1#bf;SG<)5~z790P(_WCZl@d5jftvT5jt0bqNOMJcM<J7$O|6WCR$bBs7eRgH)
zs=~U%{X4$=KJQ^$%~X|p^g4e<yQ@;xgX9d;FPtr98~>XcZ%bhL5Y6~umHvYe`}zAF
zL5*F|XwmvBZ?!*yqPwG`<IRZ$p~{($Z4QKdmhOET*I2-pnb{ulebTO~P-{1pV1<eY
z-5=gtN+s=-^bZ$zDd6gA2@X(cV&Bs+=dyKS@o%LUA*R(zdpwj@f3dyrWXZJ*JqCf(
zbG7FBuQB+q_G^DITZ{6SjVC{3+~i&HZe?{7!}A9k7VPed83#Ul-2G{5)SuI^vTJst
zYiLTC>eWAw{8sMHfBL@h&dOt-85^=Is(;v<aLKKeUsb}F9I5#!xnJq`5iyZtb2ntj
zGMup8E`3jy{qSbr^F_BOm8Czr^h%}s`8KyJCj>Sh`&s^_rP?@MMD6DPwnwi@W(Y8<
z$6MCbzq0T#)o`A$)63vl|2;EJ{hiK}<J-0@-Z?d|Uq-GcPCl}%Fg8}Tc(Rq1)7G;8
zuVrTOerZ1x9F})`(OdJ0kqLLNuJNsTk|7!NkL}MauhUl(j<1yYQ}aOV%B@rRUYUZA
zcszAQX3W^_cE2ochJgu-@84Db->(W$a@s!a-HU6NWIJar{ZW%FbWTMiQd*Q@f%y!B
z^t-%k>a=$qdefbJuOTXZ_EsH54ka5QGrsd%s`&r;`JTOX{Q62xx$YSq$CcC`1-x>r
zDgT$7vTE|`yZ$O2f-i5LymjKl<vWKSUg?bxH|LLh)zv-o-E*zaYf5tSm!|qly^;N-
za?JI-+XV08&Bv;>n+;UnsPb@DbB2HROYl4sy<<-Gl|@_MtBa|;xc?=RC+nNcqS`7)
zl@4v0>A|zwoL5SJtUjc)WaXpWP1`Je3?81|EW9D9Ku2WKC;RE3)hc`T?1?&Ey#K<5
zfHN};ncv>tzP@OV0!K$zms3cH$h_Kbk)WaS+uQToPd5D*U)iY}y)EHD1LKQ}i`!$b
z8@fkDNnKmF_J`W6{j=@s?f(4v^RDvj$&;Mk({xsTTX_aF#G90qwCZnFz*P|=LA(01
z>=*xqiXXeens=$@OvNGr{%t(Rm)oaVSn+|{x}gW}M>nzxKjA1_`Fp-G^V~}tUx-@n
zyDQwnTfJFEcDZB3t`f~nn>VkPdHnV*Xwkxy>e?F{5-UEPRNq+l_m|f9`PSumbF~dl
zo<6<$!~2kE7RLh}g32G(*Z<{Sw{Bf%-`9^H55Bm#*s$tL#+!S4r9t~#jEs%n&hlRx
z^l-Aj-N8ex+^2JmXMFkb>W#~b-ca#{vsU+>cb2$bX11uddba63-)Fu17WyyFe{p%o
zta2gl^S*8|_cS+u%YAl_?V#SoYe!rQBjx&*<{$mF<NU;slACL4pCm2!>Q9c-x5y9d
z`&Re&!z<>`7w#->j(q&TPR3a8y~sZ6|7Lp6WHx2Ief5R6R!V={+CK-m7(U$L``ovm
zY5V?X{jNSo9&8X7cp($_a>t`hHZnVYYS(rC=9#JLnRY&Y=8QG9H)if&ay}fdw_P`w
zU1qI&Y}BeX(H{E?mR)-L+<eWk1K*!VnSB4*YaeF0U2FHF`Qf2&lfBiZ*q_V3_WR?(
zbg{MNiOyHwyL+m>cTYXHCbnz8T`m8sJ+Hi*iiIB+zWM#r;@jVvmhW%+>;9WdE6VP=
zmSO9zVZ>0~)o|Qa2GRa{nB1-diakL=)2PgPJ@?4OtK#0*O8p!scGOk#HvO{CkE=Xc
z%d(MWU#z_I?w7Cgrq`H=G&L;vcV79|+N&QjuI~NyY0~cwQN0YSPrh4bZW1y&&tToU
zMZa^iwbK0gz1JpBJFxrk0WIzT7bDd@x4*le4&U$8J>9<j&hAI*cV{YBerB4%^F7Wd
z>&om6)t@Z8pKocao?-mQddhyTmyb>@;X3YaoA~qoUZv~hDGv_p76%RaS=f9w@~ao^
zf3km5z_L~UR#xh|wJtcn{B72jdl#O@KDfT`)#`O2l2UX28OcTeuVl)Wzt_&&FL!MI
z<a0_N&z~tu)pVOHINM#`IdRcr@7S!#cecJ0pRr=|7K=}bIXkaE4)WgcwBqj0l}b0F
z8$UWbZTR??{lfdkSKd2i&W36pyd%E&!%6OmX;Y`)(LWR4>AHUFq3Xql6}AQ{p6-oa
zdZS{=pVnpV!R8NBj`_`Ali11d+@R*_cY|eRzs|k+H0k$OF3HxX&U%k8c5s^cg<I;o
zGRWosvkK$e*(HAa+^Q{W4#!Oq692RNw-pF)KJESP`lZ#{Vqa`KrZ2YNXjQ)?-Cakr
zgzxgMH3yjY)vlUz-d(b1;>7=lHXRiISoB3*bXw;P?`^-->N>US6Mx^_oW3#p`nsso
zh5O&#-JN`PmZ_=U=?@=29t3qD($C49NO{`5A}9A?6RSa3;HmKFX}ZyDd-uIM@31y{
z`?1aE?V=xU`}g<v;`se_SJ!P$IVsfr>0&O|Ob+k+W$s(*7cE{q!?!`Oe~aG%bz!Y~
zCKFH!vJBfWU&#ADLsRS}S=pmGLXO>@%#%MHTKx61jAQKPoSU1nj_>*V?e>Rn-_{k}
zesgoP;>3`@d-g4M?^jY&JGQ9i+op_*N+P0`%NioIran5%Z-3<X`~C5`l_&p#R+Glp
z{bY^ZRkAU7*MG~pKNjEK-;aOy_3X#{58Mv2u6{nfduqkv%iAL^d|z<$sp|LamtPh3
zy)5Thzcrp=V}SMf-jb=6i2<9Rf4sXuV$aQ=)hCWlvwd+ONNA$SWUHFq^K$oc%PLR)
zjjAX;C|>(L`4DsbjX$-;Q!5{C{l*Q-y-)RvIRrjr9AQ~g^+YNz<9FcJ-#bt30SWvu
zP~l6C@@r>!eV$ck{|~*8U7z@+Zw7K${97^aZOol5+fKE&haAf=cyQ_c{u_!DlVkt9
zRhQtMI{kn6v1#wy<5nNkf9#g@+Iszr(72-g((V5bZ92Xy`Sg~L7pAVtopf?u(iMkQ
zrRN(IK*Js&Yz$vcC8b*Hsko^xuc(A)^$yeb9cKT3$#KmWSp9sG#ct(SPk(-R8?}9&
zPdcZgj_Z@+%@<Q{xNs!B)@v)~%WO2u*J%zen9_UcDqm~9@RpgInBw@qtpB)AZf*6V
zx3ldJ=pNeCEx2`O<_WvM$8Fai{Wqs+Pj+9WO~jQGTwI<$2OiFxzVP~#{R(RieGJ=C
zsUUs)dEC*DJHrc~EROhNYRa~s$EIQZ9<$`rmyb`ZT=(Z_NB#E)vja13oj<>3Ym~ik
zm)QRmf1Wq)yVAh?KK97=v)dl8H%}J$UCb54|MbDHKAt(zHM0BpEIXdQ{pWIO-~Xxc
zZ)OTLPx<?G_luK4M%%mU%Tnf?+5P*g$@A+c_1E1reZKSkI_IfzRp+y{%a<RH_@|i9
z_xz>O(c|Y`ADxUV{odB^pl=!Gm)qRF*mmu_*B|rhX4vmzjS<<Vc|788xYd?j)%vgg
zzI-J!`%G?U#{9S+Wd}01eA>3}kB?s2A!%9h$5+{(ISORGpVI2H=790qd&hg;?RQcO
zyK-t)o>Bgp_tgx0o#$<-(sL9@^f~?Vhkrlsgbp3;121Gh@z>n^ZZK=-)|D6QgeLMN
zNBJH9WB2>v(iMB(zr6owzguDCKil;)i$71^Tk`S}c+KUUIXe3*Qyv^>oMBVBi8nY@
z$Iwu){@>5#cdxJPI+$>vOH_N6ta<S>pAMI)|8-`Vu70)r71M!RTeD@$iX&>(#keCr
zEn|0z4VINXs$@G$E#cQ@9YfH}%BpOeyD1TWb_u?_6yxr`(vVSY&$pGQl3;5AJ_HE0
z*}r-HLgVYLdwZ(|rK9)t{CvM>@7|BUUat?|Wou+4<Zt^mWNWr=?5-`xe!fxF)#bgt
zEw}i@Ev1PZ@^wEH+xTR&KFX|Hw+=Kj_27B>Jxi`^o!DI>YM1}><-G2R`Xlvy=he?u
zC;o0&@LthI>ffrXs=`eQhfbU@|8UWH_QEMUBIcfrQF82YKNNRtPy6=+vG0PlvrirM
zs<~4v-DW;N<?nAc#>I=4Jz6|(|LrdpZ+?^&KUCcQ@BXrwHAi~nUVn5uezaiX)i-w<
zTvU#pzBoVOSM%yMb@RJU6@9Eew5U36_d?bnsfdeC7uTAo$lVQp{8y;|O{>=HX|h6=
zVIZ-{4|OWCciSJW;aPp%{Kcsa@16$k_;oz(wVKh)f^W-HBP?GfPI+?e?dMZ!4DBI(
zez0cyl@A*aKnE|RmPWUmA6THfwk|>TsfbLgn0`IuM4!yfmaG#w9xndRANTgxt(<dF
z>Ky_<@90$62K=3T^Q>xVS^JH)_nY^gwE1%(>yeYj9$o!M6EtE4|6O4h6F+e0)^@fZ
zw_BGje|CHOk%d};%BS}8M~ZU=lmz#FNq(w7ga6$--suj%@1MxKGP@x4uJ4+6yOzJ2
z#Lf6({{mZ<!mHwTUQ?33{M-_|^!DkHsx{Ij0>|z5axGr>NqzRyIL$-)%=!J++n-pS
ztF7L9YkzlKa)a9bHFwq<P2G2^_O;f|-CGV_7v8q?@qyjqXaALE98=x>%p{}NV)u*s
z_{FntO3Cb*l78KEt)fuFO66ILYAepp`xYr(b0_7;x3AYYK5o4GegFRDGEHCk<5(D;
zh`rwM`OE)#HRWo>=8ry~zm@h$D(m%S;rU<gMLzD{x%%<@D{togFS|0Wy~+L2*>m6a
zZ*)})ODJ3aR?L3w79-oHw&bYkue=rCUDy2(xaay?_0@S&9bewGJilF&@$sMO(rcoL
zx4){E|CbRLZ=bC0f9=+<`seT8_xs!b6)~Eb`qZ%e&W^&x*Yei<`gmMEJ9X}<oZH)Y
zH8nLu`!X*t<8|wm3Vk|5&bDen{Qgz;uUCg?t%=;c?3g6yjGsXahwkKCS+#}AWfsf!
ze}8s%DX6bj+UlW_a4=i%!-T7Mlf$kGCLDNjaAwBMHQ%_nrDna~_j}zf!~DHp#bRPt
z+vWXuU;lsisY~7r5u4L^Lsso7O#gJ={y$Ii!kURyxfLIeiW_EJP+0vuaz}yUrcIkx
z$!9G6-T(QGUsSJ6Z>jn7-KT2}_P?(K&G?$#vt^1sq$swgx}ixms<Qm>@4I!|c4;iO
zYEn4Fez(q1{ePp`-0ue)+&{!!-)eSJ{_SmP=R<Lus^ru=wbQ=e>YI1aKf=`i|FZLs
zZeIJp&FXyq$9U)bKk>;YHwvv@zGkvs&YGWvySry!yQS!PH{s;(!h>$_k3VdkuT=M*
zZ}u5h23N_I22(O~&F1etlHH&)cX2RiaUiIYH_h2vFEST2a@Wyu;-Zh*lX*8YuZkQq
z;{CGpXlS1xL&sFn_?%25se}uwR>!-?|J&%5v{QId+??p#%1*z~hC@3ZUwD>!AjQPt
z-9z^6C(cc%W(^gLYWc7{-C?dAzpvll>Q`lx6NMj2-d%pHP*rndz}-Dev4wg^j8vc4
zDHh~k6iwP0ymO<c^z(%lANR;!x;0N>n!=}@Hz!p72)DnH!qU>E|HU*TWXHB5D<8Jg
zTpC`RCoS~a$uoUf?!-zx`N-$oI<t;Ponz!;`Tjxgd)23Vx5aO(y+7}kald;0IkgTJ
zmp%@&)jJN0^;8Le^R?z*e6J(#a&(x*G4orpf`^$VZcyEOsq)rd5w`0Syz10uG@SL9
zbAB~(PS^JP_IEN4HGbDSbSK;6yq?d2o2{Hr<M`!;8q~|b80Am0a(fq6*y!n*c6axS
zcb8tNeEGG4mt|wa-1MS^HLd^J4^RKR@apvV6PF{KHZZ8##A?<3Z@8_h_P&?%_~l~#
z10S|;IJ&gTW0mHsiCwM%C$#?UT&ij8l)hrmoacRA_vBZ)w49Icb81Mx>dIoZS8(~G
z?g^9DIyQQ->xXO3Vz*jY+am4q-Bn-DG~w1K3z6x!-m$gLO)oN7^!x4n$a=N4n{Mtg
z6?`Gn$1nejx2W*v|G0m14=y==^i8ve)~+5VU$ZAdsx?y%W<0+v{qNk_Q@#Eg7VYQ#
z_A&_T{AQ0?arW5HH-DeTl~1cuIHJ1gkm>(*^)Ku<T4$P`OL?~~qqca@wSV4QzEo{E
zWmvVCFMabjg{>BRthZz;PW`=bXEXDyUtiXII`pq@;duqK?-q6b5gB3A6sB|hiN7wt
zdhf+Y=dLf_wDs{PzlXO!=g-=@Z0(<!d$|0!SBW!hD1Ch`D)#sLv@<gp%geuWZC`mc
z>(8&(>u>C@x4(4xvf@M!&~euXo7t03Oi-NQmH)rz%(-*Nr1SSQE?TrG>LjSp$iBW#
zQA=x8*tOmBEnRhm)&16db2DK8Ep7ky?r!wks`Y!n&AR!MqhiNm^QzYC=h73Zg%S?E
zZZ0nP(!^uQ%KOIfD5zlgdSSKlAHipF|LxPgT7%A1os;!HE0$nzrH(PXcG~30&1Ywu
zhg-VoO$V(Wzj{toRJ65`nLX+Hy4b0Gnp#?ic9p(1$h)&cDt)W!-nf4Ie?JZ@W}D~V
zlUcv#lh@MQ$;ru})g5!}>*ZKkSwDRK?EL)PT*IO#9xd(d_hq-Iot66Y<+A@)K}m)U
zwZF?s-rf>D@HW}u+JufJKQ<iC&v+E|v2yzU-GLR1AAhD#Si7$_?#gvd7D2hU+B!;M
zQ=dM*-`?)Lbn}}%pgGWqTkfCQ`%dSp!-8T7rdXv_Hheb@uD5S%+1oO=^R#Z%eVP9`
zU+s3W+J-%qn0&H>+md}^M1^4MEtwssYX#oj<GX0LS0SY6o#2jGHQQZBP1bb(KJ%zX
zXd+LrRb6(eU>5`9=BhkL>-+7iWu`~Z;%oNgmrpftY1(nA@PE!<#(!QvIbW{&^!)Uh
z&=qHob@s?sXjHIt@gCsqJsNy9GrTP4$Og-9h0w6tc@O#KE)xm=r}4iwS#N3e*VH#v
zYuT)PkMi%IXld!Jvvu8xU0NHh&5~Zsah+gkIomXD{nZDr{7&ERx8}MWRPbW9zm~iL
z2S?ok?myA4hjmwQewh^{lAfmU^oin=<to#p^`@ONNPFqFgS9PU?%8`j40=<Tn6>QZ
zdV=B^gu~!l_e`x;&E6O`y;vph2T!N;s(m}Wbix;XR{yPaZh}zvjrFVdOKetBbXIqI
zCmQjxtTxkdl6igSoz1&Xi3e~n-H9%7y<vZE<(3mJI^jxhPQKjn>1|5)C(EvA7j~Af
zf77QXf6|w8IJM37Ldx{|U%Ne)HN0=`UwBe^{T<zTJ4;`Lr^wz<n!e|oz=hwMJ50LQ
z70f=F;qvX{*%NkKnO}XWkoanK!sgF|o4*u)eE-8f<zM3V<B}yiwtf1)z;F8>CTs9u
zou2RQN3X1oi#~MW<8LacU(L|)q;@;EPtdniM)_@;+ikN_-ipq+Q~2Wkbb(vP`5j~T
zYTdc_@976EZXYY3o)smxe?IN>xKq0N*+Qw0r9Y;M&$zO8wQKifuZdME?7mgMlfLh~
z6BYUS^4HE2nyY?XOle}+!c%zcbhGn^fb4#*<1N3mE*KsXUH<5Q`Q?Ag#^=Izzw3Bc
z_hY~MVXZscGNQSz$)7V(uB}|p!|8T<!YO^8t1o*azJ{}1likz$=+dX7e*4}T?J?1i
zIK2C(qY8uDVou|0DhigTxBZXPQxQ|%yntukIyV{L|96)a&vsVnF#LNkv|#d7{kC1s
z*#VEAYtK(Q{q?AZp7#HgR7R$#-(L>=C@a2rY&ScDf`2i$abHh^TmH|-D#2ar60U7D
zoSMg9z<2nups=CQCteR1(fWG(n~!pLi_X~cxmLpYu=f8u=}nx`>+8F(PPcbiXtw*#
zH-_g1J~{UCwoPr}R>ya|u(X)Ak2Uhur}>5N%(q@HFPIh<voA1YT6g^VbB7mh@japA
z+2kRxxHFsE=FSsO8@Z2CF)7>izxjp79%pZt-~8%zTIZEV*`R5Vg754bs<;2;O8+;1
z?{B{TRi}P4{F`g%sW$muwFkdI*B8E^sc}nICq!#+E4_a8>eZ>DYfit@daWnsvQ&AE
z$V#vGwkj%(CYP#>W}dwA``<xsp=bAAstVW5fBvzu?ETK~a}J+9lT!4~@_zEE35w2n
z`pb4kJ32DP)qHdf3E6UAamTJ*Qpfw{k8i(U*A3ctd-3AMiifS@J?DzI-Q8WjTlK(_
zg$ob9Iq$7DIq_f<tJqcZ!bdJHuC5E$tm*kY=kxRP%IfOuFJHb4`}#FbRp7&iM=Gin
zbDwZ8n6m!B>(9F%EUmxwK^AhCqlHh#0+Gw_AIn|-VzMx9YJ|;3?tMQd?n{qKetfL=
zLWWN}_qiE{%m)u16ubKUO0fS-9s|Y(`MMtm-!iJH`^|AkUR-_XZhX~CRSuRnj@;Ve
z>yAv1uj6cfxZU8zvSn(Z_49v!eVt*P&Nr|AU*(&-yT!G`))a(JXJlaKlWA~U?6`QH
zP<U4V&Cu(6zSt`oR|uqAGPALJ)g9O#e(zxKG@EP1i)w>6C_FwdA!yBR^I<`HNyYac
z&Kki_Zr{=08kbrmW9%T+X85r`A@7#_L)}T6=NX&-Eq$Z)i;E}O?!xV;jh{-+c>kY#
zvY2nmpN9W2znHV8EOkp&yk}Uk=eJQ$$IP>pe-EA6UbrKt`|S6^vRm05Q*YbfJKS*a
z)}2%j?l<fk9d4~#vuUfq>!Rt&^)LAYvhwYYPw4zpSbv8}=hZj4JuOCyf3esoK3n>q
zQ+`g>m34K0gLd&XFIuJ$&1&&a{f^-ZQQZ@FzbfzYotu5}XJvJL)2^f21Ty6M+pn*a
zuwT97_QwA;P4n-k@xQKnkUw8JyDjzcv~3r*XieDt+P!3cTGhP6x|P-SPSM_z@4k(@
zvxUvd^mnmNWQIlB-)iQh-+XDh>rd_MaQ^>8dei^ya%cYkx10Ilp1ol4eTUt@pK47H
zJ@EI9{ATE}FHRhaM;OoKC%Zuoeo<^GG4icke&;UhY)>X-L9+s_^qspF3Qf0*X}A@9
zyZ5j+Lqp<)Db+I5?Pl~(TjV|G>xs#~57@8Wue|Gxkd2-E$IEeyJIcN$@o3!nVE1WX
zRj=tD76zVKW+Afo8n{nCa|o=F^sQVTu<7f2zc*WxIrl#8kUDFp>34sb!#Vr;E)S1A
z4G@WMb6m|P!EC}ib%oU?PLRdYyZ13jFt7XjA>8Eo{B67Kx4+W3l^wmHL3xRf>Ai<1
z7bFM#dVTijLs9kD3v*5D<{#nXZZx@2X`Q*z@P&j-^sK{?a^>|JM~uGdJerVK$8j!U
zeq!ncse&JCPxHNeyw^o1egE}SSzEiSlV(2pdv!%lz~U{({xWLwFh7~H?a|cG@Qr_`
z6bc;HRo=A2*&s&K%%#in@DAsLQle2hzf7e6|NY4Zx{LdYN#=$eXT^Cxb=ZB^TGedZ
zD{{O@X1_&aVncAH?~b7IGfx)^G8mZs3!FUpU;dUS4>!)={c!i3{hQjRGnlKlreBvk
z*!{cxfxUQqbJY4Hx80X-^eZc0a_X8>P2tDyKTdCyOt27p{+&m*(t6I}i*m2OnV*w&
zlswk(z3==%`*U`urQ(?Gy!jvPzU<NLH`^_4e-JulVE@>6bL~rcOF>&F_f6BDn$9`)
zD0XH<d8y?oQPvB_RvElmG5NbX*6Z!>bT41}xZ<dPM$q*KU!8?7tXOAud!F%}mAAUH
zudiFU?wsjD-}34w6Wt^FuV1<HVCVCB#*$t|e}9$Qd^{pt@$F{%#OcTPSsa_`H@E2g
zeaG2mxkkGqa^KzAIpMVKY(qT}u8%j8`)AtbA8z9nyXxN1`uMPb!phQebD34?DS|<d
zYwq6Vb>dKLnNWR;+xU;-qm_5=^0v>aiq}<1npKq9Tl)IiOxx!xm(Sa@V_&DRx{{gM
zwI`PQ|9s+Jwd&6I93}?8c{VSnl^Giuflea0w#hX6+JpW7|K{)hFv<Gm*Qzy<o7w#B
z|C-#Z`<;94^BmWuK@Tr2^|pxK+F#6bUTESbl{0?7nbUVhtv@2&uKp-r{aG<6HjZ2W
zFH5q!XJI4gm1}Hg|6k}_*xRi;<ELe0tUk2sPHM%+0|6^axULl+suh~>=Kg8TxAv2M
z^0m~wd!9UhZhX^H^=E~B&#!5CZ~XEjrlzcpGhH^RQG~zzZ@2H??n$c2ez)X%`{Xr$
zUtIRfFZA7^+wRL97yo~I^VGaYS1W4D%m0-8y}$jiH-p2%+#~(0{|~&cm*rjC_&4(6
zffJqrAKu&!|B`bx&Y*{}by@o*n|nvkX6x8}zclUr+#8eo4$6L4{+|AB!Jn1$>kfm?
zkV<@c*YNRX`3*0QAO6tadAyc;p40ovZMpXz>-knK==-}-9(wYQfD=a{L)9!;{(mxW
z@s7HKcVjn1{@7sofb)jBouo<bj$cQGGNjJD|F=9`d*b$2qAOnSEVu8Gc)4e8i;V7y
z=NT2QB@cD<|9un=k>8y2Y1X!#VwV4_q<-Gt!*^^!d5HL2y_^Ro982tuvGO$U(T_Kl
zj5z$FRO9wvRXx4=-Mcm~E7#jHWz#3CDWRn+c0HIU%eIs;=}0e!p;cVrD!EzHW^bPO
zMT*(0&NNQvocPCyCWe<@*6z8z^{r@zRuaFefER0r)CsvC7oIx4`_S6-Khz=c;lBWG
zf8~kY5&hf4O3zeB{>tV(7n@yJZhk9K;=yHk?*&&k`WN~4eJLyKzo9E9&AYI{Ho|G?
zwZ}K7?mVF%9u;zZXZG0{yZ<O%lX<|Wzv24N*Sb4Gs!wEoEf)NAw8G+Z?zvAzM@{$q
zIb9I4O)M%zo|*0S`nrZz>q!%W%kMbuHF;n0^Z$qJmsQt{?ED{0>HL4!sZGhY!&>B>
z{q%naZZ6-wcIPL(GO=}!bmV2X3p8FTm|S|s@2~Cak5Z{CZw5?qD>c1mXT<Bx$Fnhe
zd1Q6$I@^}w=jV1VecRH)l9HObaoXC5jZCJdcMke)-?DAnqf4sq-lv|MGI=ud(o37p
zo47~qzxOBm&aJr{#r5NO?CyU__VX4yIdQhyw{5xNxBGg|UrzqWGHri9xUlc=KC!3u
zg?Rk4cX<|bwlCl;KHjoxx3t{iO`C+;`DV(U_VV^V{NUi7?j`Tl1UNo?ILtrW#vO78
zx!CoWJkQV1FZbSkd6{prZCqqz=Tz<RsF33?FE2mKHqq+z&f@12V#|-LvywYkGuybu
zIsL+eug?4rQjYR<zqXFt$lP6b?!dLC`de4^vq9z1*Kqp>I{v(G9)B=XPW6<KIs5My
zV?%GHe6sgHuI^X2ChcdE{%rS5M_$gB`=K3Y*w=n`xwsd9C66#=?tUy)D}C+RzWmVG
za;wmt-1U}LvLKO|O7_$Kc1cDKHrxNP)b09~f6Zv71;a_ky}9qW8BDTY1zefaJjqWa
z;gC2-PhYI{4)(6B&&5(9zPuVY_FrCMH*aR)!M>iibursN)NL^}SE`TyeO_N~e*WdZ
z89J%;^OUFlRxW&z(fz99r7eU1Tg(2B@2k!&Gbq=3H{*90`0Oz-QNlIPx(RxsqGHPp
zkI>Yck8bs~>5C}t_#ScY(<kQa1*^0+?XZi@7WUd!=x;K){3UB<z!cNilGz&$Znii*
zYu!ADr;4x3;>}-}Tv%-tCeh$&Bj@zXH$``q<zD8qtm!(dj?KE>AIZ}^YjgO47rFOU
z&&$Qi^)SSz*nA1yv;Oa)H;ZiF>^4~DSNb=5zM+A}&(`XP#Xo8r*BoE`Ycu<728Vms
z&TaQNAbLcGQSFp9lTXc|B_DdfHJ!L!v1sAytItdpuh{jtb@i4NB|Cyn*<CcB@mOwm
z(1w_nz{of6wHbcY9Oo5@kccbtj_tm7FK=c@$WkZI;=bV93C1Q>Y)yM^G|%Pfkvr{g
z+w{xq^W^OJX{SxU8EutLUm#wtFlFtrqxPpF%l3X`GJ9H^6j~b}^T&49m91-1o%V4o
zek@iLC;fPK*O>>7Yf}I3`=OP-xBQZ^)nx0-yPQ0W`M9|6ey*)MGsAGrac?iL4cXWA
z#J?Y_VrynpRaMo?-MnlW8#|wjL8V_(lG3j)8}lCe`uOm$@g~*V-Y<H3N_2bc(TYh2
zZJ7jBOy&1I?yNdG<#2S?{d32`&7mV^#m8BkkG!sU9NK5FZu#qGMcb=wywVG<&*tlz
zZ(F_X>eq8~t*^hae8;mjMdFxlvN%&CgR*;Hitg`Er}ZyhyY}(^<kr?!jl6T)e*RKe
z@4?eM?_}h^w^PdtH$Dqr{d#S1VLr!0on^-io97txS(^Pz{BS_-TkPUpjqCOQ-(2-;
z-@ZTTS61Y0nD()vrl+_5$f{p%N6)&SzYyqlynfd{p|i89R=?VH`{b#)psJ!~^51Q)
z&*k@QoVZ!%j{3cI`xqSJg86RU*!<8os31tHY4W98vc@k;cI+u#doz3epDlt`zQ3n*
ze))J=VTy<4x)(p1gn|Vo&AIn(hU5C<OV`@Z*gNfSolmRBtJF|=iMGZ~3;VYA9Dm$+
zJo&#)g7Vj|%??N8q^@4PT6HeY3>;EmLarU@i1%O~E8Z);cdSpBr|j#rRs1q-^R$;&
zy+UMuoO@;UTK^wYs^oE{5IKIv*!HN{<*PlNlN7p7r|73hh~z%J_i***51oF^Ey_8|
zYTldcy*ryP#l3F#+T3*vlO8coW1VrNpR+mQ*{`F0Pt|XzcQZO9Z0h-1kulA_y!QCc
z*UEQPiXPA3yUw>iuUp9A{RNIai)QtuYpXqaIf?z_q$H_%nzK7JU$ZOJmhog4^ljE$
zeN{s@Y{#BhZ<7L+svp01)Ej<WA?GN-bwfQ-EPVBbj~iYeHa(-cGShjc(*37z@5!6b
z-~8tJqV*GFv+u84u`Xn(&NChENmgZ#?B}Z=Xz=*fVEEu!6DM=>U7pC+WsI{w?<_Z#
z5isrCoD;!Q{UCa#lKlQ@>$b0we;0Bws^ifmrR`hp?ys-E_IP*MTc*Q1)VG|CI(qcZ
zd&cw|n^L(;tmd99PCGj*_3Dxz*6WSaAG^I{ReiFI^RG>DW235zjp(s&&-t{K!C`;S
zSY`3&yiECLp`9-bUW;+vU#;_V_L)ih-@cnRZCcy9*xj>io_~0Fc*UBM^FQKpb9JY9
zU1z@wKJLT3u5ZQVmmBi$+fDy|T<qx4qZ-+o8-D&0G~BHCWOIA^bZxE;dgU|EmhPUl
zvha*U=8nU+r6o*TH|ONOGg|TW+TLYXt5mPe+Hs$Gv08M@^cb0z<(uqMa+71<6?w3H
zt5=(@ty6z@CYL1tgtnV^r#Gp6XY;U*@(yL)<yUp$#gA6s`?L0byEN^6Z(pgTomkY=
z=WU%^LqZiMKdp<olX3g6hm;+kl<My^rkDyFxh4DR)}*dl#uj70<@%~$HlcH0CT4?L
zi{P?VAc>s|aYU{E#nn*^$Beh@eDZ#KI`Ue<%Ww%3t=X^E+U}mc*=OFNyJ_x;S}99+
zJ}|kpDt5QWW!XO#b$)AA!!LvdKYDcUkK64#FQ%2b+BvE8n9kd?GWca+-J043?r*22
zZMkDm_nu=ZlZs!#AHK3@CQpjn1AZK<kd_th`1zqXY5t6rxmOo1T#(!rRg$8V&zQ~8
z8K8CGg{ZBdt%d}X=kKD(7Lk?4iws}>{#Wtp7K@5+Pf2Kbe(<%-n0w1qYxdr3_PVv@
z-TzpdHQ5a5H>WMWYEW`OhpE-8UCg)H`}P;HlNXJr)IJYm__6W9e7!fle}C98rq7&L
z_$KG-l!o6AwA11()?YAt<Z`rZ_N%+`pKK*I?02}#{QF?^5xI)%-Kp)DqQ6!OF)wy6
zo?W|p)h#Ebi3-Zf&0F7mcz9UvUGLjjvuDTNy7%qvv-s!R-fZJ#Fitzu;BesYylq?l
zR>!)zOy0fwK}hrNDEU5TaAV<(vgl{Qx3@nwCCauQPc~R*U%tX*=gNf(8QuHkOe_7q
zzq>ne-n_ivzx=i-dw%@(V{2x#E`PUWWnT5pU-|E&tG>NCS@q}9(e8|_Pd)qpMv3TV
zT)buXFH=k8asBl$tC~OOXZ}!IR{nY|kE@yb32mW|Mc>XUm9VWn`|$YwY3th09gr)U
z_u%^3M;rQ&@78aguX5zYk8Mro1MY`$Zgj{B{-2Y|@cnbI+1$SerF5gd+r*cOg$6SR
z9hYFw50A0xp0!7N&UMqN(--|Xa<J^U%D$qO^lt?f^06z|?i5_PxVQPdw%&Z_uUB)<
zy`H6gI-umw^|IqCM)57>ssG=Ys~afJ+?@0IGj~AMvl+f$t0tL!w_gRlrAokw<K-5l
zi>hp0*KgB(vRL^;r{80p>=WB+FQzzuQ+#KZoHN_vmDfJb$T_LY4n<lC-*@>|ePKrR
zoujsy=VRY*KT`Nmph{9dZExWcv0Y}5J?FOWzNvnBxleCV#r-px*$?;@PWUDLUh0LY
z4x|5peHy``>lu&#DobjLIJeJw@zR>bdky{`ca-=Qe%ZRgYSymSTA>Zroh>y>j{n#&
z?W*bS?fab=`DYdyT{CK9EStYNS-04nnOS4&I$kv|{x|H3@n@nyweULgxPr|3H=^%k
z&qs!>UsaG1eUfpn#p!b)@7k^<+|Ii)b#1Fg)~+*A$DVUec#?0E7<ocmQFn#>Yt!Xg
z_1jj;zq_)k@UPQ?mKK(48+g`+b^rNOv-ok1o&3Uu3qO2J{4Y~7{aV=Tvd3H6qt+h#
z_xHE&yveg>b*<5P_x|&;miG4K7Xj}KoEa>tzv-MheL8p5|F{S5wcGYDN&a`Pc*+k2
zt}oycuW)N!?B9d!&s$h-C>c)++cRr(`gyq*CClR3pE-H>%rs8#yIFikG+|ND&gVBh
zf`Wuzf7A}Y!OXO0&mPbj3JWLLw%n49x;^XQjU9rm9r}(@3e^wnnc1ql_HSLDttb9W
z_<ZEE4~0JU?+VY%`Smy>==zP2{K>o6EWf@vuT}X#(Q?7|n^wD8d5+#_aqsQho;7>J
zyI1TC42Ji&GOA6qi?ukN6|%JK`u$a<{v4Ao8}KZtW90BPuFES+6#oAE)2C}&6L{X*
z^ItmV*S6~7*N4~o)TaJc)>%9I;>Yf=d;M27PQG|8CHh71r4JkRYd$!`)&k5)?Rw?4
zW|j?y^!$0rMk&WGuY74~1@E<WTrQcT&JV5&S_GUrxDD9O&o$BJ?R~5hJS}$X&U@Qt
z1--bc#i0`CmZ~(<-enU*hUm8UWzTY!HN}dwipSoV{B6m>iyUX9Qm>lEC32c=eJXp<
zE^ysfw{;f{H`+){dXVwq2h)owz8R}ETOG4+Gi4P^>`g9j*c@_7<lBRZkN#d=bG-Xo
z$im-BkE`#eI<d3_F=oH$+`PrKsNHHq>!yx9z5RC=<-MqA6r1Oel-|I}(7?`9VJo}J
zir24pQhI%@SVD<x{<OPW8W(<;wqd{9`e{4!7;R^_80dSry!m-AwKR9d`-Vn??GiD2
zyjQIBd@?;dmp`C*`aZ$OmZw+A8tnYzXSh#uPAY5f^S7&ZFZd`U^ruJNg4tn@jj(w3
zt@lSH-p=L{j87_AH}9fk>jjPqr<UI;3P-HjteV++Uu8|v<jRS&dBnqJuG7-p-=A(9
z7ZJg+_S>`cHW#IXH#R04W?oVO)s#B>B>yeGm{IWX5G&}2jOcASg;^aOhiCk&{cz6u
z{ez{`<BFnwmtV@-8ld6R?(Q?w=;%5#HUD`%%<Oyx(~NnV=hy#}?6=F>bK$7m^YinM
z@2UJeVfu9T=7S6i12|TOoRTVf%;)L(W<G!UX|HLG?R~$u&r@dcdaWqnvG98Np7&nh
zsGS??W>YPYl`iyj{gxkhSh>X>oS3K_uzIdBU%u|zFz&5UymS57H%9c-{rv?xH<g2r
zuPnoQT1&gnJe!-(e(f%K+0@g+bFP4o;l_?aWhQ3k+`PkKK`TMq?A?x6+I%x8a(^hb
z`^4$f+2!Z9WL`GNx}wq2+IrV6E-tR`@^b&j%jee}y16-h?k)e|5;ol&*@gYzU!Su2
z$I4(HweFV8p@(|4hj$(~%nmV^xfQl0Un@P*@v!CYS9%#1?Rf{CBTfrFi7nie#QuD%
z(>@9Bs#-p|p8MAS_kKBk+dg>Xfvt>ccb#uAm-6<={p9_&zy3?ly34-r!b8Fryk642
z!G3$K!S|)Q_mi(=zi&KlUKdxKdHTEC@m+rNdZ%ff=hx0#xz6F)llFkA)hq9Q^p4(l
ze1*ME>B+w@Oy3vE{LHZ|k?MP|&eME4`ud|!*S2=Z8}QW1)k$SOUhbq&a-jGM-yw&?
zt>6F#6MmO(9<$(tW~~W+-Y*^>ue!4!(>Z#stZ=CWb4Y0GgrjL2#Jc|;w#sSXjMr$p
zq2IFA=l(UWP~Xn(>Mzp!xBUCy{rdfvvL8vBNB$+QNj>$chJm49-@#+QCx@(ss9oS&
z@nGXBU6G?VSJ>_2Eqz|re6c$31V01Ek(!dq3l&KQ1;#5{zW&&kWx&Q}Q}>&5LQ=fq
zBlq@&59-&=<~S~1;Gd8d-G4@W){GBt?(DoUcbeNm=io%`KSDLPWX)elgv`x#@Se$K
zBlkf3ee;BOb#CitTk}TW;;powws7Tzy@|5#4E9tj%&RqM+x+LnR5$T&$09-me!G-0
zoY36+y)JH<%PAqt(?zfRcWqGr=FRt_H_>o&#A%UPY%!%D_PguxJ<`$6*>xl`t@F^b
z({oZ4?_G2|o@61Wcqijzb5wnCctX9W#<Hb*8a96HR|vTEuY9G`<%Z2ye{WE&Z*^z8
zZsFv?@w@!otXZ?URja<fYBj%C!Mt(fMz`l3N0Yw1yv$zv>kDWn*N2zO=O^9Xmdp2k
z@y-uI51#2=;N_KlzWeWwk9WEYbqot1xqx=RKCxUKzP>D@;pD+)cEhA291`ztd<<E9
z5p+J+8s6&2T?R&Wi$3e?Jauk=5uh&;9<lGh6mVnlhPu&;&-^~8RHyaJ=ic7-w(LWy
z`{J<Gg`k77jvs&g>+5R{UfxoVy*!5#K0iCFcD}Q-(=jb=S?pV%83qSa8aNLd<o%S6
zP@BAwZN{BnyYEIis>LXpY~8wbf`<xdt+ZkOJ)3JE&Yn2o;WNvGbF!N6p_7x<KVFN@
zzbp6ogNUG=+A+h|emgd(f8(CgmR!a4yMmpWEnTbJdW-GO7V8(suUITmT_byZ&*e8;
zt_x`Un_JC`Ef=}HzP|AHf9{{_WbaE%-_Y^3qU>&9KliCZQP)ycBlUBK{yoj#W_>Rt
ztZC8X{Yr@sI?9f(UZ1wuXm>5gj&cV9q4vIG8>h-!?%jW`?020`_2Ro9mwgHnk^Rle
z+3dE>I&Sj(<}UBIhYR=oVZNC9B17i)BjMS<9*9deJNo~Z+h6x<-Ob|ezQ0|IlJ_4n
z*Ae=zTf?>Yxh-QP$L~KZh!(gL1EK})WWyA%!y13W?x)xCEJg|D?3qhT*52Vh>1tHJ
z`&F6R#(0hch8KfZXC(O7yhu4x^e$F#tM1nieLilF=9u?3dFMUkbot=>hVlLpxsF}`
z6Q9)nwF;Sfea_X`<=xVvT%Gejp7UQ7WxDFz#{K8=r?!6QGtly$DfRRcgK($)_jRFG
zOYgmyG41J%x4R<VF&p{^t~<2q-EPAtbA9f7uQA%<W$RZ{A)5X_v|-z?Z`_lgZoDV)
zD=$1nuOoS_x5C5Z579Gk{Od?>wYj0C6wuTYAu0DpxQFrOo&DBXv$tBzczcgwvOxVi
zhRM68_3d16B(`bq4)uxVTS8~;*_QnwA%%^9(~h-=j&)l^X4aL*MStOt?X>?E&CJ;U
zcjJkRpK>oq%KYB^U9{N$PyV$lH$%%e&-z_u-&uI!*xg2z?Iv69@_d()v=;aO{zIfr
z=-Ycyqe6x@xAO-sypXggNfx%V*(>3dyP4PadrXYAnYo!+(y1w$6@R~8KbU?~@^fC%
zPMP|DpXUq8%lC_FhgqztpVl(H#H47a3^P05meqYnj<~3(t1H{v&;LB9nVsKhZJ4vt
z!+&qKgHDyY)jGXmlf(UU`!|R%9AY{OJy-sbQ{BC}kAH8{3~Cf=xN`Sy!HjFy!fd`=
zaJDFT(BS;)_siw;FWkwgy7QosU2enfxgQ@Ne|(tVe#`E8=bEzLIIX_==>GqI=DW(?
zW(C^T{{D9K)z#G>ci;cZ=j!Up_hw=7Os>NQ=6#aSWZNHZ+^n0oIx@C<ZtH3tyZcff
zKl$vr_rLm@p&i4CmDYVyS9#mFy}VNBBYeI1uQa2A*R&qX%z6{6b;cPVUcOX6c;{oz
zoacvJ{yPQ+3#g~x7fH$gC^h}-;me?LIt@eChcj(^nmqOLqLM`tie4Un-}}m=KEaB`
zN$^(GtU0&B!!xq;Tmqboly-e{Ir_Bt?J20r%<hkWPgEpWu_zf{DZA63sQ*v$srY$?
z`u}|0=kix-9dG3S*V8=zpXkiVX^9Ue>nq!AZa@207@ip>oa;u6g$VE~e3@1}?d5He
zvg_-^3$Gs(FTdltqoz|leP&!`zRoJqQ$5b+3<nkj9#psDUFl!L)Oh6fqFqZC7QWc^
zWdDv&H;prNAKu%#LD_qz(9x<r8TqCX%-;{)TVxx$hEdH^Soxs%r-TbT(*ieyD}2{0
zJQcO|qG74>_oV8~1riS!KkWH>CU1G})x`g&#S5PP7TOZFb>Y*tuCIHZ38~gq{ZJ8^
zn)~8=mey;_lfg;{#XlxqD4W+Ro&A5p)x3o^^N%<8U#Yn6r#C-ezcuXnz26U2pYcg%
z1ip&7F}d%&x5i_g?29w*9o!avLqq38#py@e%EZ=f(mddzGGW{8#Hq(0A9jDjUhm2A
z=<lwigeNK`ymDtM_nupDux)i;{F|h#NBj3alwTY5&hunY<Hz^4^?gSf&d!QD<M~@z
zthD<4qiyXj{_b1yxu(fT6#2K#@L2lhe&^;*n+)pyRCFKmez&FIp;OH6GTz(U^UGbn
z+XU^e`>P;yQ+|h8))kG(jB0GnjPdn<P3P5o^4xt}OIO!5G<53SuO%Xrs#V^fyWTF>
z3682AlOk?Z9y_?>!-95~Gwo5AEB~!^@0Tl$h}8~XXHtD`N8#f)dFdY>9Gu{_G$T8E
z^KQNHBndW~zJj`F&Q>Rm);IOP_xyY|yQ8;v>#BVdCJ2BIrw5&|G{x&YM~jJN-%3;2
z6|$P%hm!C9ODl|aJ$uuPb;gH-`R09`3`QI6Yh3<yOkMtX--e4XqzxO5TO=9kPHfyW
zf7+z-1%*Bj(iBc|@3n7^NU)LH{_a(gh-v!mtLo97EO9?#uN_~LYPw4LM(~zfM{PgJ
zY<F@84W?)uP)Yx-X7l6UbAgV!YPVT?OXmj4#;V`vkqp{i@o&bLwHGFy@#L3eo$=(&
zjUM)U|7Dy$<|m%Hd3#Q={SPNaxu~s@_Ii~p)3>kN`on5(SabL6YY!eRGxeBnz?*#k
zm&Ct|Z)V$q>rOB+p<4LtH6?IcsYSrahN1ubUv-<u4R`lTHs5o3JWb!L+;m<;_0hSG
z_4zsu&$}(kCO!YSmP>zU?ED+tn*Dl*m-0V%zWyrGI^rXXjf#I7zk%mGp-%BvYQ=Hd
z6E^HWx3}p?hpb%JqP^=PS4hoyc|7u3P?n8n#N9Qmy8^j8_kXN*)Db>pe~`WRdbI4V
z<JF!|B`-hZ*)CJ_*eGbZ`(gWw$5;3$i7RF~2zc>dv)EOgr@UEd&6B*_{#O%zYkt4a
zy>UWyV?&t#O8au5kCt`k87@fmG*7*wsJlTw%wJ=}&tG4|?F&vVDOa5TySi)M#`o1-
zeGmCIJlb4SKAGc&^Zi}zJclp5m>ITx{)6kh``>>Sy=P~2_f@v-)QB^3Mq;ve>&oMo
z26g`VQ)6OcqF`hsbn@iMIo*>$*Hy?^6dXtvW3r4|AGcQ~=zIes^BKLq+uQT!J2Uxg
z%e$LZE-TyFS+n2I^>Sy^6YwaDO(U~hWCep<i5}P9GSObQ<~eg@mMmX>JNEj~ZgJmf
zpDS#7q)bn}D?5^8n3SA6ar*T1^4NKO*>{*40xLWtBPF@GxfKOCCQO{jXm9`Rxlm_k
z=M4LLyL~?%akqcF8tGE=u6n`M@}5GUl^2e$D?9_b>$&2nKi`{+zD~m5&)qBZ*?VwT
zp$~(EsJXnYbFaN}-j*j1f6rN3_Vu`2f7xH{Lp6^gPwzV)c`NbQX=|m@&;QwH_{?ms
zJ^k-WUY&Eaw=fs~d-qEnvk!)aT8an8*Q~w!^;1X2k?-<s3>UU++p*&Mxnk{-CAX(o
z-uV9S^_uU>l}{=d97^A%UJ>2KpFgeLUGd%j_w7-M_x}oXsm}O#lix$ml9Ao6Lb%tw
zYwa$(^y6tFa`*Z(|Njuv{BEBS9uE#MFyZk$@orfGEOl}ea?hPq{ahxSSu5i81S$Pp
z`;RVoyTkgr<QA!OM#2A=oomrg;NSkRTjgz>bk$a&(&yh6)Z8~;VY7p8ZR#E2s-ty^
z9TIleAJ&#`d*OKS17B)<hW->T1zv&Tf9ju}@uhgoJSErlh-c#89pyV$pH7|M5H|m~
zt)cFo@`k&$O3x&>u*LlBt9F`SKfU_#=M!^skFVZX61#BsZbpWH?49B>e%uhea7i+g
z=gxiR8kai@z2`l0cp0_k+`sPNS9uo;+7&9fpO#(CeRXg3*JFtiG2H@xR2RPeSMU0|
z^v#Zc@_#057P00IUl<m8?B=-zD^|V`vpI4|uG((vtuIV0y>88-+F=QQeteABQ(+ia
z`Be1GTx;>oX=k0v%&HywV)Tw*Ss6U{Vr>70f`?A+SBy(vg>1GCpB-(JzEat}&tl2E
zKBt?7|F0CUn0BpN`OYLzwqLS1<8s-*jiR>7P5Xq^nBLvkc=(;wt5>fA;^Oi?%~`NO
z;Y5nj?%PZa4-dCnFOl<K9=7_R!Ls<tH*emoc(d`iLFK0u(2XvjV`z@`NH#w`J>7YA
zD*wzGrrBakf>s*udQ%X^{N30&e`0NNp{!%s-N2fPs*Rv<xKcdrX7&4;Bmd^4=2kss
zsEaRDn0Myaffp9cY})7Sn0xQpHcS3hmOHX#it3uw@Ynu{$G`sHvBQ1d)3Aj0`jR_u
z6((6feRHemcm4Bszb>xW^LtC>gO5MozWS7st8302`)5&-pnbxQz{+>B-yff=F81D@
z`T2nOoj?1QhFLtTOF0|Skj@`_^hfzWzWpmAK8xR3xOS)DYcc=BS8e|ndmyE{j^~RR
zz_kh}sE#ndxVkohr|Ozf<Mh9iZCK;>-N{{j<FFu))jQeE441h%Zt6eW*S1=>xvhG8
z)xysD$=WNl)-V2bqd)9#x>iU_cidW|YQLukw_1Fk-l_59o9~po|1wAI>zYo>>$=>V
zzW@0iyPOL=A6k`G|9<Ruj!VjOo)D|t{kH2{rm_gxCAqg0O$(osG~Xera8h+r=5$WM
zvhUpy%U;zer_c1Ck?!-MY}zU}-hW?w?WV2Me`COH9U}GZ{z`@iuaC;{l&%kYDKaN@
zo=n0a1Gb!#@r~d8bv9Is2kM=jWp&P|`u$v=Beoyo7n=UF$uj;}%#!zS&h+^;Ed6hM
zj;g26J2HLx{R79B%O7u&joo1Oz4qMev?cpeDwo^FcypI0L?kCG%T>QITobofYVF#$
z;&CEkVvk-fpZ_dok7?2oj`lC-V;bDuCr_Eu($mA!e&y-w*WFK^q)dJuv$sn0=+SF$
z<*Lm0#`W7)f4dRt?j9U@{_pP%#+oa4xlf7$=X$G-U1H~d{XQbLcGo${h&|cY_1do_
z8c6ueGcJDSv-|eWr+dHOYYuo3`MC1j59zq|*PWL>s*BrF{M-+8F||egzdaXAp$D8t
ztpEJ|yE~|mz7?Jxn6>kGUW%MeA18zRsk$St*^fJ~EcGjBUdbR_ecaGD_Wr6|Bdc#N
z-=DfIJk79S`3vbetM8?U$LENudLPTK-Ot$n^yl_-3l1JnpV!d1)BIROPHFlHx9^hN
zJ*U?H+at>M_iXiy&B>bsE5B!cu3x=cm}SPDpZO<}cFOO3_U?Ge^E><tBbw^E=O3T+
zxHV!&8Gq2b`U_8F`mA4;M&(rIG0r;WEqhHK-s%*1wA1GGNnYr{g+S5zB#9SObOlcK
zh_B|_TcbFM)nRqUhMiUG1K!1!nDky<bNp-W9qvTdq|U3g54v}V|0v$NG;<ZJ1oHvo
za~Yz)S)CO=Zqj&gSaKHkxkVYD+rwgoZU1@xa9J8r+Uu8E<yiFa*U}Ys`+B#odHBgu
zB=;9X?6ZG2SNJG=ZPeK(J&XHX)K&TI4=wc%xQHpbUTILcV-fUv%CCIS`Lf*a1-^an
z+ZB0QG9>7aw`rB_>?2XrjBKT<=UKD&HkHjSH}mEGZY$RD{;teR;qciXKGm;xTK-<*
zpz8Jz(}MTMB&Cb;+0Wfs>vq!irpYmLQFX0tyEmBk74H0I@UQk^=#y*n3$m=2sr_^R
zz3hhRL%Unkt=BAci%h#CJ}qGK?bKOSd%m155HXE4)4D8a5>fiHwB@%-Ld6+px2LvF
z?oKDf9n%d&bFNz!u+EU+VFR`Ab`(A3dcJk-+O-i|vqbOJeD+<usi%j>Lq%xC)vWff
zTNiWl@*drod|W2#Ik*0vhV*%r$DUa3E_-`uvcFwsvGnmiS?5^Ua)XKLS{kqathe5J
zQ2MLyo&DcsdlMx>LPKxHIZo!QJSP8m&aIg5{>q@CTj8l!4?cR&@Rdt$70b5z`x$v<
z{}$a}q{Tep*_X6Cs~n#)FZf(5X<hL_Au1~B!Rzd5hd<}$TA!Ww`4G4MjhO#;o0^+J
ztI|PNDp|!ImuD|eV_505uwnc5?H513d6To}_q*K}GIqpoj^3Vk^iV6epmg@1JsZ-`
z&$FodvcmcID;`s=%a3QwTd~4YIzH}~aNpF;_Rou_q;2gi^qKkcLPW7oZ2aOq7vKFa
z=a+2T$k{J7cljmF4R3Ef@A%-EvR2(e>fFs^cdv(Ri8H?%t6VopKu30ytWhCD_Ro5~
ze~j0q^&>)`@AbI-?e^ziJ?v=-&!x{hF8-s-5fvERDxKbc*jz_wYWS`D=TE%bD>&=g
z*Khx?XWG=;c$Z)Qd*kEs^xJp)uieVJV^PfWsUssKZ9D(Gt{2z16EpAT{jc9E{Eof<
zy!)dGzb9HesS9}?ckJZ)f1TX3_qB!{-Mf>AVaryNhYyy&PkQu8U*?`VQjUp4p0PPr
zT>kH}NyrAa84L~ODMqtC`P~Xxf5Kcq>Au1>qvkMP-(cSCnfum?CP-Y1E&q|Ezxuc0
z1S$Vjf7a@Lo51I`zIE3|sYwjeIx}tT_ACy%SoC*KVWj$^@Irr!^)@@E8Si;AZP(`A
z0>%$LJN_Q-IaMRP=?%9*;ltayd&(J}Y`n8xv0Bx?vnZ>f^F(w5WBr49SL@#{=XzoK
zW_Os_zZllFLHrZ9A6Vg|BfRLmx2DA>zVC~&9!bO<Oggve+9|W;+uxt6n6Uo)w1r#W
zZoj@b;K1QWhJgZHJ@>!to%Do*f5HQ|wV&TNnx1;S<M(8#x6E?ypRKoG3eni1Ub39!
zi&^E{U3Z?|n6v-TiyvQ}h#S}+wy-%JIptQ`6Z3hlWp4%FX#bQ`J!`3#x&4;Q5AQ|w
z<-1?Kdo=xMWZ1G3=2putY+#>Z(8KtCe#8N(xT57-cb<-5_Sw_A&*RH!r?|tJ#<pc9
z*Xx&uYuwo1KhM7Y-XeoO=XSo0a^l@bJG#0KeSLjRcV0sAb0v+o$Idw~E-du$@Yt|h
zH#;OGWWkCR98L=bf|vOmEIx1h{DYZX%?HQLjB2;H=Wo|OkaE0FHtqaO!(=wlp?1a6
zeL(>MZQbJBXXcf!Tp(%X#-w=uvv^&>$`BT&4YqGCM@jXvtqxne>1Wkkzjo2N-;X<j
zY7M^mIUE1P$em}%&%eDtf5)MjF{%b<?(QvEmmNBd{XyQ%O{}21f}>~uK7PDU*1D~k
zoxf;Wwu#i6+uQkrm-%d5SvS|OeSZDFn@=obca=D1tx7(uvdm{@)2>}sd%j+awy6B1
zQd3hiVbUa~nLf`hl<8c(aRYSe&Q|MZXC6$77U5!ba(3?RTOYOcR0`;ROqqut9v+@y
zUA``G=IY~uIic%z9E+SLR5AZ#w*Iw0T`Qw|=TA*z;XP2@T)$~|{<NUip*yZs$c4Z5
zf8_Ae>d6(^a?jmYPYIpdr1D=5)M)%=<obJKw`=TwF1gb?=1&i3tMA*S+f((m<y&sg
zy@bjKdt4s$mb2%&F6pTiZe08{dZX(9_hw&T$Ei*Hsg(OCB<9YRWp_W`nH&8;I&n{=
z>-U%3F;`8u3;aGY!7fosFXzv;yC3Jwjea05nOssgt^2)uMpU@XjvQ6DzlEB9YyZi(
z|J%xw#aeyCoFV4UAK7DjKbLnbxprP0RyR3uD9&YPodIeqfg0*Nmw#{-Dlb2nwl?+W
zhfdFQ-O1`-H(4HVnRjIGkBG=PhGPrTb(49jUYO<zc=V{x?|6DJ?7Q<D@k5cz!Z+$m
zur^$~6!VQi_|Bj0rQaBY=Wdcr;9)plaVYlbLf*9X={#&(V)i#Ih)eD{<)T)nHtoUA
z4}Ygwna=vUBW&gIKG)?seo7J>ZMZ*KJXV-;B{R_C!>Z3^0lVv6{aKb3z0a!r$NkRr
z?5!}_qHEI@{8swrdF1c^32k#qm#)}<%64Xt@0kk%Q)Jh+I+nj*YT@xjX~pcVVX?x-
zGk*WQ6twJ-PO-?u?E)F8|M!$_>1|&fP<{O`=O@v`V+oHHR3<jGKUY8c=zILLolEkk
zX|2g?_DXJ;e&fgH%h$adu4u?VxtEc;^U~iVPWle7ceUOKm-Z{1mfFhK-k{zxFY*4}
zu(jciYt8HauKwB=yCL{O1)u!<x<fB^cwJ{|T_)%|E6RYUnq!KwsL8y?I<Ezd4n3>d
z+hR1iTkpoL+-n=!3+@Iyd7QHJ=iG_w&Ep!JZgb2$Vd0~HLHp3un+yyLocF&@p6~5-
zL%gV^z4-lys^!0aRhgKY9z1{k{E9R8=i4s1AQ!{ESj~4<OXcThmV0c=yL)?G)6&#7
zZQg8o{^s6l^XKOe2uYjgnMA&O`m{BF-_N$v?b+egZ?|sOwenw|9&k^nDdH#ZXZ7k8
zcZ^PpPZI(c$H!0TW;J@f=hkm5eLQjAlM=b#5gfB8D!V^wWS1*Q%GW7>cgOO}tE;D<
zSW27aY_L4=<Uk|yinXS)EOv>9SZ2R6bJv^xc(T7;q1WAOr%s+c*u=Unz92p-s_V!R
zm&K2#^~H*aiEWabe)?(I*V9r#3(a$6pX%kEYl~Xn<dR^M_e7u5wJF|Q#4I*xZ`k=4
z3oc0T7p&aU_g5zP_0)=w4TXn-XRj0G%4ME)wRBGM+H)ycGRDRg0xdOyC2X(f&17hp
zpzoCSL81HhSHYWRX^(l7_Oayi-)Z@>;NP03N6&_D`13?LVUB>lzG%g6lP&jTH>K&A
za2cGuxl{69<J;#F94$&EvyF~VjV<n8Bgq}f<YRVNeZ}9+?)w5d*5&PzkNejs@$1k0
z3)$b2aw0z&toyrb_E(#=UY(nY)dlSrJYIgY)295rGB^xD#00+cpENQ-EKufJA}r8h
zTfThywCr@t(@fQUY&m!Kf|lsMGh1KmAHmE}D*M~X+_S*shttH+zaO~F=Y?=G{Mr_l
z5k1>ty|HM3(4F+Av)_*fOKiznv8p@r^d6^V-Br$)&)6-Dc#?eI#c|=4(r)v~%cb6*
zU}ad!o;_jrK9QZ$c@bakZ<Q5Y^Yw@74}~?$AB&4~tJL`X*u<ay<HXu}=a&biCV!pt
z&qThbvDRvFfYt%$-EB^C$v@94zuw4l=B7E%;{S<NM%C$4tdym?_4{2t%1_7tzo#ga
zawffgzvLFSI~GY*m-Z=pq`o`5>R*w+<dm#$E1x>=W_z$N<+^Xt_LhSO9ux_FfAX2L
zb`AfdBG!ow?D-3`%lpo*wddq@f8epegsE2P*zPU%IU%>io|w-u{Po_=TTbfg)jUpp
z#s=-u;}+`Q+<z}quspEs{EfzmlNALw)GrI)66fB#>B@@=N9Nz<yEx{%aQu9>f3smi
z!1_l&WHrnF{yysd=GXZtckaYU@Elve^uvdOZf0!}u5ST$;qN%^3LY|@bM%gq#n!0a
z+}qo3hJ2rCoIYXx{QOUICMvsEJ^5=J`CzBw{Ao8zFa2~Z0u_gfM<V>D);_!;JF{<M
z!uyj}<>iOfY`Io6u7a%vsQTiNlCtDv@wVLCY*SBddw=ou_4Ve}eVdtltc1${=AICJ
zHFLs&zkeS3tzG-3@!UF@?H@jVYMr3J?Pb(l$L=}1lIJ{qEG%~OmTvn+<Em?gXD&^P
zG1(HjQ*{pugI841#TDz)bU%x-FDjq$QH^8T3t2O^eUBWjZED-5HO1`tt&sJbIe#ks
zS^1xThklJtcID(<V)=6OTEcX{f6lJ1=-y#&^Fl|6y}!w3(cfnxysE7l*7xlK_MZN*
z@dGDcY3lVmN{JUdez+dnVtp+lDy77JQd@7U&XEdZ#_&n4ZOPwO>3-<%d~UOR---jJ
zvYVJs%dvw41WX)p%y`iXO4Tg_PA6<#U%chscf+_mA#YceOiyEN;SLiGu78=#Yt{uz
ziLm}JdG}hXxNp{;eOpc1zgqO`H|VTe{Z#hhM}_y7ChzUtWOLxip~r1+oadxoTA;y_
z!nbjcyqs5H$;_`ibj&U<dR<xbO;O1$|Gtao`he4AUpI#rw8=PTzM1^9>sv@<X!yd;
z&%w*wil;?(>pxK}u9K0owU)Xo*ZJJ${DR~S|EF@Ny<WZZPRr@lH=A=99ORz&vL1I=
ztmLY`a9Y>yVUSOpIm6?9JNRuF`EBR<xXc$1KC|t9<cZ|HhVSn0eJK65^=G^LqkXC;
zA8`7#D|FVh%=qG5@A2dfBZKPxD-L%v{+?^O_JF&RV}sIyW0J3;xBPg=P`!hZL1(56
zyWRd|RxjBzc~5kt>*Edn)ZUTiI;?gizDGg-a<`AnTHotkn?tKDPRo1MirUE8W+g1X
zV)nR5_xtxLCq2(c#H#b#OujyM)s2%?d%PlhewjV~zG8yD)1>{Wj#@GH>9UXSoZqp#
zlDk$=>cy?^j0_r6y+lMsC1sy~{(0imsZA^R*0K7WJ$v?B$yu$13+I*}`v2tQ<g@cO
z=iRlM{c2l^;JqcDlXF(xzI*L`b_1jA`|^3pCK*lzX48Lvw*|Ke3g^x5+np}BPdg>t
z)p2d1f5fW26*h8eeseND$+S8(%37C2#BL8;eRP^`w9h={>8A~AeiW>J{mn#CQSre}
z#hCx6rfRP_Uj21b&YSk^JByaKT65gG=;Y)ikaPUU^NE|*&PiSTSl(@c$)RVvtc}|Y
zAA~&BJ69Ba%<yb%`Klsui4E+ZcTa9mKayP=o*ZyR<XX|zxYq6ce$KA1OP7CDymItB
z!=1+C&lmsx@-yxH=~){Ou<k9i_kQpGov+B=CGMVwynXNHJ!@|oAA9_Ssr-8bG>LL3
zF8RDD@+dgzwg@=A)3vc%a<GqEu|Re0B0=AscdXlw`qhZp>?_@@lO$KeX2bY<QFW=a
z>a6v1%`0oOHNT&WaI|%gzQcci$GQmxIxe|;6RW=Kmc~j(aqVQ5d$ep%MsP;&h3LGm
zrtcPMr12Yk^p?-K_%+G?+g$@w-LGcfIT@OaVufoa+Dx^cvbdmpX=v$GnH6o0$L$i0
zQfIyVz;7m4%Y5;1r^}ZLCBfQwzk?h0mmWUz*7<|eT@jldyY!nb`R+f*_g__d>T+qF
ztk(xti!WG_@mOcNtA}CkX9t_2G?QO@XLacbD+$~>EWc6N>Ehdq6+U-O1omrJF=QIw
zu6OH;xF_o=eDnT%Luco_|G(e;(=U`MZ}6>H&u}f<==t%;FZrcx^BUSa?|*AHdGPFA
zU(!s0#dhx+U7sI+uupu_L*aY>id~-QI@~&wVN>&}?nv*GIG(y^^UvK+J!2o(cB9~X
zdvWdmY}Hp$H=21SDeX1f8Grm%W%>J^RvD#lx_xW*wp2Vj7%}_R)N1Q|!HSp;@uZsI
zxncIx=XdXWsPkINMq=_Vo41GVRZO!znr(6V*b&<vmHKZC=6Z*d(iCl1?C<=x@2Sq|
zmDcB~_V6F~TU7q&;}4EU5f3h2NW1$!s@nB*u%P(sdH2P|^)}Q$moYk0lQ7Rmt$F@@
z`RvHry|wput`U@%f4^y4OzwjNjUC;_e{bE`TfP12_t}XOn;F$WeVXNdTUXudTeK>!
zcTd#$Khihn%-63tcfSOjR_31F7hIZgg=P0{X}^z$8GCo{PMF><S9Riz<+c|4cXxM-
zmzI{Qou6rx%C#iudw;Uk?Csmlo0?<)|Jq;ll&i$*@rMORj<~qE&Ej|I=t`<*d-STX
zJHz^zJ^z$-t#0T4&2drtbo}$)f0@O1=iZGIemtZ0(D8?M+{XmoU$M^N`PI_Dd8KW+
z;3wCLz5l;U$Q}M?xzae}<Mm|zhedA_mw!_}t1l|6&3DgoQ<{!Rq~6ru%B4N&Y;3m=
zz4`m$Yw?f22|R2vf4{q5*rK&&U)Y<sha;ao6;JTr9-}q^X+G3x&a&dX<*uL(7^s~x
z<ALy8w$z=U#iv+1Uwzp7;k?9|sAr<{I(|s*cYpY6e`HAbj|nq5&PbiSdu^gGLvoe)
z!Dp}U98^45tG?*bf%1&i+QxSU<@hi17wFgIX<8)zs$!VRe*LhyV)s@bA&JH%tnZcn
zzqW6>7`^TFVx4u`LGr&jTxZ+6+}&v_7W>$bH@r_FZauUAg}N2)VzU|FuMp8V{b`5(
zvyY11@6SaoS+_T_c>a$h{gy8tjaT+F<o3R4Wb2!BN-*J4&@!jDQ`1(z3Np_OtXsr)
zvAIWGoIU-7;FM?GyJAk4OZ&`~>%H=Fn=Z%RKfZ!}x@R~3s0p3R7M(7C_|4tJ3KI&R
zi?x6K;vV5&-~IY2XT^*kvG!|T{W6~AJ>~5wqvuDJUVn7ye!WXIGe~8Unxy}Xuqmr2
z>|J)_)i0UE2lFop+O|A>K2P)b3jeBvE9$lj@-8jf>B8AKgMUAZJjan`pBIAG;ytK;
zdhXSy+(g^If^uhV122SzWZ8!OjcL1oz9U_?KB>m!+nm+Si+tbT>MP6$$k_Nh##Zjd
z;e9g_lJ*NcxtDQtnR2Mub<6S!7O|e51CRVS2ga>03klEn?)>JsW@@8&U%{3dZLO&F
z%7@zj{{0tnt$juQ>H`a<XUE*x-1q+arLPrxe*gY3U4mWqV@1s#%LLhZ_w5CIUqx*$
zJ$lmkgVXx+7N^%=o9~qO*Yn&b=hSEejZ+p0i7|(iYUXbiscQRO9VEVAr=t5tGlQ1M
zx!bu@d?(fWFIl$B?gTqS*_#^&rGgCe?pXYJEdRg3Yw4ps+sfbHd+@opK3`+1S4c>R
z#g_Ro;L9_u-uoT4k>kI--2eD-`T8@JePOGQw(&}Tcrw{PD(3ye!|j0~At|5c1TJ<{
zR9TYDS{nH{{<cZP#twctn_}@wGq1fe@qa_!zRLrb=XWk&lb`&!Gx6E~dtX&reGM(j
zE|w<poiiwT5zx}!zIf9l>j@>lzrD@K$!XcY|LNls_iMk;y;+=gZcb)l?L0kQU0zdD
zQ@z~HJ9kR5^UEDMG4bvEzaJ}XK$mCEuRUhFj)kH2*Ox@wxPS+{(pRlqxiW(z<KW9v
z^K*CY^Nek-RlT2Bb13QBC&$3xkGtjMlb`;aez3vz%)hwObyfCWvx)_@{nK^px1JBL
zsQd2_vQ=#6TJ1CHa{J%^HchV#EH*nA{@&c`-=W5X4?eH)7kMFUCbs_j|9M+;UR_h@
zekJfxwIcaI6i?5bGg0RZ*lH@O4Ew_Wq?G<&bMW!UiBcDsm(Oa5IxUx7y=KCb5|^(p
znm2u39&y@O{aj1HrJv60^EmyyoJ0EeX;`1PJ2v02P|YPszkS=z_kXV!{)j(akoR_a
z#S8n{0&}LMecZY<eTVtIkKLPcn;F8p6Yf862Zt<}uxNNG`3+qBwFo$Qs6V-V^ecD0
z>{7$;79vNdTb_3Q?eBKz%=H7}o;$Q3eiSrJvP)9mf1<K0>|(<!W$Clu+(RpQS9yJN
zU0t(~<7EFn{)O8+W7k*O9Pz7?E9#ryxoxLdujQS|@p&uv?~q?>zOHB*dkUZ9sYOo(
zPWryDIR5yvpka;PrTPEFTkPsQ=6qI5`FQutw)c6ro<&`W|JAxx=i9+_2D$Hcv5j}z
zoZcMYcVpAbSDdqdtN6cR+!xU^W8t~j6EDTzH*c8tX19gt+m%hapZ&YP6|{>k@hLw0
z?#uH3^ZI4G{iE;xmu}D6n0v4Ag=t@GP1VoWN{c^CI_GwG4eMg_+QX`KN-ZUyofB5A
zzxiR(G-<6jHE*^k?>?bf=AyCd_-`kjlK%zow+Ua>SebbLp^<~yp~Z`DGPmDJy?Wk!
z!PUb3@p1FS`i~!TbJQ@{dw=2neu4U#*ICc|ceytBwDimQxB9&LvG#VA`cEb8lpTj(
zn;t*#;^Wh$_Jz~9e<tm@Sg$L0u0}d&;ZFlu!T2{P-j!x#?G<{xzV1Y%oTm4oO$&Dm
zzMY-4Y2KL!jz4Z+h@H^6vs~}bw^P<?uPq{WG5TgbZZ%$bZ{v(PU)G$=R#)BFes-$n
zr@)J^ZZS-jQ&hG%>@er;pP!#K^vw8fO*;KFVoS!vliAPD%sgE6=gP|93t4lezm;|G
zem7e?a?|7=&*#_Yh0cX6zj$+V^V(IL7w?>LzomQX$9M1AoY&gRHJP#3tE++2$+e$}
z<)*7bAHI9ncGy7Rfqb;>f9quq3I}>5jeX`V4$<0J^);*e^_sP7k1q3F)|~tI?_a~T
zGZNjezm)8){$A$2+y37V<<}oUH`LqA`Th6C-s<v_x3{KleRIR`^ZA!DOa15DmG#%x
z&HgLC;_IFB#>-Uo4@NVaE1j`EmlK<GaIf&Z0|snsc7D=JuUudvbGrSVV^PD)>t#g_
z`8x8u*c*f1UB5j``~4=i6B=9324qOB`RBhhxL{l9_nkRMm^AOn?dUY#!@^*<|AWvs
z(e;KO^~-x)_P_funML{Dk;VVcsbn8>I=AWFW$_&w)McHo`Mmo*@#%x#g^7=|Wd2<@
zVsP-iCt6ciFIKkquhJCW(zNw^w>+(mvEMR%tIr!{XP^0wd~a79e_%XvSNXj$sDcG&
zFoE(HcQ%W_R<#O<{mW!N@YuR8aN}yw+)Yno^`x8^4J%)KJGGrd-bgs<|AyNSMU`gS
zH&ypLKP&$4_U1_XLF0`T8&h82Ul?BeUZH;Zspi)fr}rpNzWDa)djYEiEth?b+xtHs
zjpH~W)6<h4u9PJ4JIRk>h2>9SiRODX>Jn_N($i<!T(_@P*tP!~bCS9p_xu@OZY%2B
zG;&;ekm15JzdLVzUH=Ww^Y`^0b077H+#)mSK;Qo0+N+7*4oL35Qr9u_gY`85;miP$
zN6Ypes+zm$k<_iM{2O=V_kUqzXgI=oZg06}@M4C(7{*{nm1QFD%mfpRuI_xu-Bl#I
z&Bwm0R(~FQ@`l{+`}dqpy<zZBV9M33-_}PM+V7t`Hc$NA&G>Nk@?V#0a^}^ENVWcr
zzNNYPDoE8V@45274n6)n!9q_a$WVUoBp(*HogIGXAAEkhbk5VwZEea{J0AP|(pw*%
zeDz(?xgtCMikuvieYH!a)A)JaLng2={X5GqtKZ2WxzR{xrcirn{fR?2?(J_)QEjPw
zxVL?B{`}V*Mk^U?g=z)g&Ti6(+;sTW)+_6mzV>~mck(%>f&Jt2KdSD8+T5#^+||z0
zy#B}b`+t@8vCMR2{^+#+yn+5>-tdy0hi^>U&*Xac=A5Uof2tpR{(b(z$~FBHp4=B!
z`giudqEMqbXrqF5ZP>%b57`AC9hF^Fx~4|jFC@qOCjVN;UfI_Fsk+g3ay6^kH|i@%
z3E9d%ek7l&YaO%gXv*w9wI|&dt!qsF{P|-ce$_(wutCK3zQ4QQALh63xwzPU^EBO<
z9RlC)mdj_~e0O)Z>^1vhHr`i1gpa?yx;;O><mIKKPb|gtVh(f)Ph<Uh_1d*0@N!zg
zPL~-bnUjvzzFBea=Q2U9y=U&;E$DdkETiVD@b|n=;LLr*l!uM&{o1Do85Zu|{YZd)
zz3KxWzs0+EKNQ%UcGjr++^MPB2Mwn62G;+4Iz1yhncs9@>a8uA0^RTD2HaM3Zric+
z?&IVAi<c}p@?yvI>Ed?3UMQb<dMx=wV`F2*>$Te>UTbS=I_BlAJN)~knw}ot#fukT
zNZCl-Q@VY8S9XZ`hF6zftDTn=F%?~XEcW2)+I@#EypZJh*3~pYpQ)gDj`6|u(qd`*
zTFu!C?3v&8)M>`Hf4<6YaauVwc0<w=L7kU-g=QXXRuHUU-eK7{Q__aRyK4QBu8Hmf
znvdmXTSjjcXZJR@*z<ndB#u2F&n;N{LfWwL^BmvG`Jhf|39npFogjZg#uuL+?}!$5
zq4^K~yuT)~e(SHl_4bqAO-yKA7yQgY!RX&z0fFfqH}*B(y`cR4l~twL@4p?s4mtM6
z|Hf(B){6YE{@Ph~{7V#X-~Z>qHMh+9X3v}1J!fw8g^)0&=6}!raOckEI;zh1@VL1A
z(Pz(h9uB#5%(v0w)zc08ti0#2Ot5$-C<pG9gNdEq&nv7vV6F8C$0yPp`={*7I8%DJ
zFR|}R)nl!^H@}z+h37r8ahDS6-my|&Iq%i!gfCGBY=_?l@D;y0_tx?4%viDS%b#80
zYvG^Iy*}XE+*3#D6g_7AloCqY$JQLidu&0w!=v17akaCVrnc+MKX5Ioh;^xTn9{d{
z=@#b&t9~ja9jS5YnNh!+xABPdgTnTm9Vv_+wQrPD)>p{<+7{OR`*D`;_4AA0y~$(w
zY7|!^W0|Fx^6_p!X$5o0)awVuJs(WJB`>J_-1)`R(^2s^&%fcGqkHf%x4@Ohbqt^m
z=9}7wGGDTuzwtRKs&Pm{LgejM-2+P=h1lMbGMT_8;V;1bUX-D7j`^%^S!th(Avd}<
z&yPR6^E}sr&?tdh$!;J2W!2nFHg~I=(%N%#;~Yi(XTP?5?!2sVFFd!r-p2LdwxXJw
zwdU{sSM#g*_H0?%w`gzZjej3JHMD&EZ<J5Dk*GM~_`N?qvbVK4ju+qE-|=X=_tzaU
zYaFgyJa)aH#K?c%x94bf{L`Ha)8Fj78{hYP($gLKGpmDYoMwnm^XWW1Nwd&ELSlsp
z+Yb-l_Jv=)zaBn)`O(Ij<b}?^EH}9e962<5|9ZEhXAi%6vt2f5{Za{oA0MtH{Yk!J
z=<-9QXrA~J(ay+~>yyG>t!7}D>)31-t6g*C--DZ<60dN+;E~!>pTzjj?h}U!)3?su
zK@0hpE#K4eQd7T)k$LGhNjoL`?pN!Br#_x+>>pL~?$(`D2}$eg8SRl99lDk}Z%a;p
zsP!jkmz?RTpq2{vWS28JJ>C&4a;M8xr}{PeR?d&OvTpI0UJ3r4790$qWt}m5DlRU4
z%Y0y&?`(s@M=nd2FW+u`?)m49B`<?`q)a%h%icJorm89_D;t)+3h9wD?b^ET&>^Qc
zH#Z*_z1tR{^X!d#x^eltm_5JszV{tGaJIGL@2{`M(bvP{Yg5Yv?;YtB7L<_4_$1>W
zaC^nEPiqfW6tCi{nfLd;`(4+S-;c_N?|fD*A-yml<NCT!OsQtOe#CA3@#p^=rd4<U
zf9)4=;!rG`WhmkC^xT>p_l05$VovNmacj<@LrzbgJh@S`ck8+5rjK_&{ups#|AEw8
zE9a?3GVj-J%iXh6S;{0sKuB1)@b9nEbHznPMFk%oIPyrFok@uWEm5uc*m~3K`T6<z
zrS`UwF)=bm#>Nxpo|Vmd&BNBr=sjKU==1sYeD`7xep|V6WyJ0>-F<(*MbEJ==VNPT
z+*|eakaE9G(}M>I*M9x`egFTVgrs0rcPaZi8wLlZ51<n3M(B^FXG{Oi_|IR$E!U)Y
z@v`Oli5z<j)cz&*bk_g)X4txn(N4+!+QtpljLdBEbE-t<->sLb6Z&?&WrF@b*-MNJ
zUa{PJTHl<PdVg)nx`XY@#hV**8UOV?Q=Rhg?!ns=M2+q|soZ`ncWvQ^V{RFy*YZsa
zl%731CVw)>;TXHfy2{@>&;H+7KL26hw4b++@4r0BGhc<#iBn*fLI(#^Q$q*q?M;g|
zb#x@<uU6_fq}RbZJv99KR_&&)rtTYJj$J0LOILh}bM|<jYE(N<-0oBS(j~q|oR;>-
zA1WGu53MuyRGVD=?)4t0<VP<GUWUGj`*VB2o4k6N+Dq9H$pTWs?(GZ1H~*e}pH1uc
z=bsur)~Ehh|Lgc|a(}*GwB+smKU&_#*Dy6)%u&-&;i>ivY)y_{qsUX2vn&49n%w8t
z{`ZK2&d~(j1kdKnsHOx4mo!wrNZ(6f_F=dbenwGcp{TFkiXTp?%_o~4p2=S0uVK4s
z?&0}%;Y*`x<iy*b+d4o0eg8m$)#sIMr`lF9$o%~@e}~tnRUzKT%H@S*E>Ahq?N{&k
z=)X~<_V&X&R;%#Oza6?Xis|8rL*gAimh#?DPKt}VZF}vQvRiJd)bfh|X`i;QUsWc%
z@h)3p=Z{pu<)&&K=ghaI9B+4DZF}!!i|N)$SM=XaIlgJTNYd$*zgim^?E3o`-%q{#
z@mKH~DFcV&_S+IJ+pm(}m!Mw|H1D-aeLd&Q*<2P|RGNEyS%2*Lw>M$4&gFC0&GQou
z-~WE;_4&6iKO7fhaSf@lGRXJmwBKJjK{sD^&DIAqf311pAvr(xJM-D!M=pN;Ct~%-
zkh9q1sQ#kk*Pnm9zyIyS1J_?(dAfD`-S;`gkM1|`KKkkW`XEgW-Z!tOo@f96%WA5*
zyv6e=$JyseA7*{4d~?tK9evu?rv2BC3vd4Z`Bv@RmlHw?4@|q5vBF@_lkiB^tJShr
zQ(yl&GXKYS(UaRheth@5pn7hd^nRl*8B3d;WfJxBJDSuKm-9{dWxLt1<Ac|`b+13q
z-MikBoqPL-?Y+q}?mQRvX*1q0CT$R6wdcq)t+ZRa?1K{4-%-+<y?TbY`Q3x}+4O8R
z1CC`F{7w7l==$tk)v`;Uf1Tc7RzB~?chT^egZuw|)jxIWm07~M#~(kOF+OjQeop4h
zv-@?ryll+j@wKMm@wKI`k1O`Z{rmTQ|Mi<n3r_3p?&;__rK^_t;@ytNeDkW`S=!9I
z++J{Iwt0X0yvnvEOD^x9W+}t>@9X;dP>cJv-{;sxY+Cp;FIeyGEcN2gt?dR9uZ|}z
zT2=7VX@;48*W;V4jH?f(7!}^Dd>*=czx7{(@X|Fkzw6hBHgtA$oVdBbUtQwL+M?Xe
zTzhj2L;wG6yZmy^Wd`Af^8IHP#9l7@;%yhP{PQpGiN@31?-e~Rm}mQ3x5rJn{9dKH
zzs<)ZlDGH%c+@S*Hlya_QE?fYif8L{kN3$+nq&lop3eEu#xEcDoKcNowt4=u)B5|L
z@Ynx1?0H;BNC<S-+R|e`UoM{?v1!RCX}K#cN0T1T%3fz#_<Pm1@~avLj<okbH^1jJ
zL$&L(u>RVT{T~+0IMrJ(HvjmUZA(90+4Z_I?|^y4*+kK8>vJkP@5Ub6QhI%IvUS*H
zp})@_&dU#zhzpv2u2<fnC`6p0=RjrRhg#2s>{Z-%-FtrKHgq0z_%67eW!(aX*LF!~
z@|k^j*mnK=_;W*qb4T7ppG?1}=iXM|edpCWoq?w^iOq2Bt&lqg2b_8e`j~uNpdf21
zjJ+hV>!ne{g|xRDQcccqr+xfsVe(#bj~+W`ZTs)k6N_qR-?0D9Y18*f>$|QcD0`n<
z@b<*X2ko&Zjjo?jPCp!e^;LDsL+%}?y*;Fgw0|V3FKU{bZTaD0{Ks9d%O+No?#Mm*
zX0GW(zw&>~#Su@%?EcSFwx9b~-sh)k;{q!lwpp=8&&<oe&b-n&w>bE(+=ak-uOH0+
zxcr~p$15L_KK<{xd1BJ;I-9RI`tIws-TnO1kWcT_iYq(%lEm%&@9MFgy%%(1(QUJj
zZ}-|?+><YJR<A>GPb9}e&Vwz-*dObZ22aaWFAq0dxq8#dyOBQwIz{_)60a_KTete^
z{rk$M6aU?}x%7W_`%gb%Pw}G{x1{rIlvUc`#x5w5xy<H#r|xaXZ`Yjq)|^=MW5wEY
z**%_|%P;fl`rp~cCb_fFK`CF?Z}sP>y8P1%h4$T#boj5geBXoL4_`+aKU*qW@%rTT
zJxlJK{k#7Cv!AzbT{c$TbnJ0u?T1(4D{D6GDq7Dgx^qLaNNm*K_!nU{8Qyxiw!7TK
zKZb`#owSqtx6a-__KW4)MXUEGy!yT^W&M-Cvh^QtSA4yAYs>kHw7(u|u|F6OF6%m6
zq%|r3e99~S!#5}I-{|$X?p)l#*Y@^jYHj1}G><IV6ec_S{PODmaclQoy{h-irpkQx
zrz3AWIyl^VBo5B8EPl0xuVHWXccaQrDf4Q--JI;?qxE|0^|<86$5z$8U3EIcr0BG6
z@AF0f!`4O_=G-vY_wU#1%iA{IetTwy;o}}g)%Sb9%dK3wGJVeK*xhA3l158zZN29H
zzGi0U$s2tW_wpw$c&KxtsKUAO)nyB_Hz)W@G(puz5tsj-sV94OOUHG1E;R0Azi&`v
zv-{oozgM>vK0aocd&@+o?=t&`y1!qq=iJ#b@!sC*`JZ;2f1dp7%S+L7rRQzGCww^k
z+?4n1)$sVU)$jMZyS3Gy6AU|gW~Q;HhsT2W{dHGg&7V5;=n~J#uXHND&dOe=XlVHH
z$XmaSdtXkpXqmq`ETr0J`SEj8-mic7a9(~<<fpa&G=v)-Fa14pW8#+k$5!`md%o`J
z$@lA%vhK6Gu+HC;=@cqzSu}IoyZ$#P{@&xi`qRIpz-fW^kKVw!^ZuND%Y8V(S#!s$
z<Ht3&F8jMQ+%WClCgJVA(-e{>2Qx(kCTx{Adb8xY@;cw@{k`(nR2rkj*QC4*eth%G
z!`WB&t34?Hb^pIb?YkeF<BzS%6>oDacw8L~3L_8>S}u|RqLq}CdM6)r=uZ5;;r(9D
z#&t_>)x_zy|Nm?5)&FkE*V6i9B0+m)uhz<$zdW5@TyyjHk3GxpFWsYLIa}=Ew&@q&
z`PUyzSzF=0F8JD`uama@(7m+(_kvrc4?a))c6Rm@xto5o1%)}g{MPI^zq0M)4v*j8
zY>oE)W{8)KUGS1Wb>;3GUvJfx?0PNF;u`+;(C$siyKjE~r*bFt>it8zJ^N2{WPiM^
zd-$=H`=zhbuI0=xUUKX4ysqnS561;qA2fPb#Q*NoslPTAbK-2yu?Z9;f1j|+X!ez<
zH|wM?r+$90DfEBoV#R{nwlc93&t4S$SAFkK>VuwQ!x?qet#^IJ%~K!l$|>q%`fvO5
zR(;>a^~EM`k57g(E;HeOdW-w<&!pPFm2uvu?%Mo#_Mxb-0JauD?pWNdIUA>&sh^11
z>#%N)lKS~G)<@d*PQ5*Gost{#9pg1mJ-_$cJ=b63Gq?S4@OSQvO*!tBFLu}USf*=T
zFRx(PY`Ef9^36M{f2!Ye*X;Rixo6+z-(OiC{C><`nQ@d+?MvPKDKF%%%B2@S+rDSZ
zPrss5tHmR}9BmBWxYN60$@AHv|9<IOeKA}A_fLAwmA6wrmzVv%?b)cEe5~hTxBk8b
zD^A$k=ZAu>{H?K*_qY8jqNq6a{<@2=zkd33TL1IM<MP*&O81w(-Fp4fy4c-Tv)9}0
z`2BA8d5Hw359h4k8zdfLiQ1l5d&#i<@WCEQW34&Q?^VA)nz5#`A-VSRv*(ga(zZXD
zxVnhL=*s`rS(V=^)Xo_dJeYCF8&uT4+N^%>)RTMm%L<a$D@zoz@0!CUtCMkZasHH`
zh$Q|J&8<pycJm${Za2=qx5s$fY`a>k|3A;y`&GW#eBLhk^|iI>Z{&r94$Ux3K6m3;
zPO91Lov+vJu6VU_`Ky||<(E$;_uC#bK5uhab$U$D(tXw6-#xwPF0X38Kkwf$E?(Z$
zJ39*1@7k|>U2HSsuK4`*zvf@uxrguHzL#cZ>AFwnz0()S&JBCJ(Z<f)yZ_9ywQGen
zim(3NxnkEg+jQRV>tCEr7T<Hak~8$T+^=~1^z{#p`j$^fwSIN{)j2y`A-#u9%clQ-
zwy!|>3upUQRYt8<eKXF8-QwF}av}AKbm_;Mh&75arjJX{?W|()US{WX?OpCwIc*D@
zChhr^Q$Oc@hz|(K<ud;(1j}ejN?TvQ*}cdQ6lN|iOC}}l;!#-ky1`+3V6vt3|HIcL
z%_nXAC2aHUlGpdoyJDaG+tHG1>^||^+uf#I`aeStehba1{-;)CR?~X@?W!90`Td9P
zzP|aff8&z%GagT$TgO%Y_rSI1?vs9fU2Vawz2D*9^TNs7Q!Q_&^(oc<e8VOh_i6Q~
zGtD`_Z+jSp)wP@t{&@XhvcBru+vPXEzPf9{y?K@G`jb+AtFz^8o^Eukf8A!f>=*YP
z*C*R=#oU|HcYV9X%YPRVgzNXM3uVx<y7_QT(Z9`_-?topzi$)k!?0l4un@!b*N?AR
zdR+47A2YFar;oi`^XGj-((Kuh-u=awKi~c%7RO|;Cthi8^t>9=)TE4TxB13L^FN17
zy`22~?pyzY-;;`eygHD5Bj#x6tN2G}o=>(l-jNy@ZFlQy$zl%upH~+y%C*_>$0_bs
zje4f)?^RdI{r|cB`*m2pBI)hat9<%DuU=B#yt6pd+$^moc;&ZD)!!9We|`7-d2G95
z&+_|ocbf6!R5IHNx6do74+#<Bx2t&dU9R-u?)Up1w@K$EoSkJlHEVzE@3MD$KA*GV
z)$i=;0xgDHvH9n#ZteAZHXXVkw*2zR$Nlzor;?4+&#CCXJ!7Aon3&ijYrSok>b2_o
ze<qy1G2Qv*?DC=m-n9>pp7~U(`6sijnfdrBrr18v1py(4q`8fMd|p$r>C|d@rGVRW
z_66Ae$>-XB{><_XDjyUNZhiUh_xtr5&MtE8j@XoP()0W695XfFSs{u4?f<^?KXU9?
z*y??o4_*zA_wARv%D-_f=km)Zk8}#pG|3dQw6ql6w*6)f=z7*3Y4g4{YhKldg@isn
z)~jsz@yS^Zt7G3Dz1mj(GqrE(%J~Lmh3@xm{gRMOZC`ce`a{k1mlJQ^*|)@4KX>2i
zz?SKMv{t|25Dw>my0TRHM)-!EUbWw!<tN?R^}4d=Ybuxi%7&W~N0@EnY@cpqd?*mR
z-_C8~W{=t3dJpF<wKx8>_k3pYMOBGa0#{^2#Ll%omV31CeVNIO4?+zK1rx5ml7w~j
zqS8P7{IfyH1DXvQi>8Wg_}dy?AUeOUv9wgOM=j}`Y{{wQylBCrzgL$n3{RENJ?K*Y
z&O7B4Yl~Xxfm<q^!37!;z7=oG=CDdmNtauc@xNc>-7mTAYqPq0S09oQb4~H`Uvw+p
zAtT8B%)^TjhZY%1`0mJc-EpdGL%QrTkm~pMTa@h=U&}g}pt2~pe38``wKb{fO-i#9
zIQx&uh_xQiJRUlwS@*NRQTDn;3BR*qR4b>}^jvgV_QmF@q5C_-Q+?sNfkhsd%UV>_
z=6{Mfd2oKgRI!ju8wPI|9m805q039{4;Ff|xE^J;n{%`h<ivvSRb1QF9*K?n{C4-P
z-dSFgx!2je{kV7j(vL@ZUuWC&o5+dV+?iK)IIG<7@T`;8CvJq8TYLWMHZ|+GT_@$0
zviid1ZI!PcH|yMs`FlV2`PN<qy+cK(lC#Uj9+iaa-B7l=<8;1EaJlV1<E>N9G@a6A
z@$BMW7Tg`2-@Wboj@~UX|KGPs3#BZHf1Yv9zjI0MWr3tax<}k1Hn2%<ylK1Sx%G|7
zX~~cGDP4QJ>d)t(NZrS4&(tl^PF&7e_3_6Yp9tHQx0cy|t@2A*X0G|-A>s7>N8^@G
ztLYKh!Hb$6cXIU|f2X(fO6ZA?m;S!d{xNaw&DA$&Z5G<T{ZnFk+Tzx_v;PZDCA;>?
zY<srm(`9AL$QloBtK(m7pKe@y)Y>v?&uX{F<z0Ix#QEw!pR;41it85jLqg6oRJ)AA
z1zG!Y`lh}~On+x(mZG!jW6bi)YOi8`sq-#(e<bk8IZ7Zox9e=EPowSR*vi*8C+wWz
zE7|?=$E&*bH)@KWdn~`CFKU`S2i&?l)WW$YYU`>z?%#9Ga&Hy9Tsr;I>Tvy8X1QKD
zIXX+1E`9Rk$%oJ9?Kf9_&8qwLQvKDZWXtA*2hPkimb9rTn0q#I{+U^(ucugB{J(do
zm0QxT=11r4-R19>x%bOi$fWbVnrV>8WSo9(P2t?F4?iAXZdm+mzu%pGZ#Hpn3|D;f
z={wt(j?_C(C&)}~YdlcD<;^$Nji!55*Vlv{x!Ci`Vftt3g9i`x$lLF`_4n?}`Ng5f
zPtDhs_-cNmT;|vJ_vdxD-wAqK>FVOL<lWS1)8<v&|8PjwU`6!PU#X%}H<PM%-TIt&
zXUD{+r>BSS-ftgU@5!Y6d-`O7Ns=#u7z!#5M^rD6T(5Uxbzp&K;l^Iw=xuX%<Zc!f
z5)yjUFO+>$b$ZO9Q&Y9i-&hv9I_%Ajjm;e$|E<q|KcU?J;nQjT`5Wh-OaWccQ1ar!
zLH(^}Av0&r1dRngdUWfz&pIWs?$&#ItBq4m2m}QMb@cbETUgAvb0_A~rAraJ%XC+V
ztzEQW!K?YsSC9OBKL7me{C%AtO}d}GeP{G8{^IN_kM7pZ-CpbCf6iaR>G+K}^>fK?
z(ZUCwFTN7$k#;kYPyB5{^f{@zGf`eUcW2cHf6uE@4J-cP`MtU(ug>D%&i!)7JP+w!
zoKxQ=kkD{u)8SA)#h-hhoY4D{Ri+yI=+`8Xi;WT4!98rkar4`2s@0Brf7@uBZ!2xQ
zZ{^m{GnNZw=ek{2`|Dqs<9lnr|Lym8esp(o+F9Bhm%p~OzVmkU&ikt0OX@pcTiev!
zdYtJuV=nu=1M?@X40zXQoAUN%-KD>Qo@+BMK6cuFrtnAm`wgOV{zTSY)_X2^eOc|+
zV`r?l^q+~1_OH}=x#ynC_7!ml^4}fYoAUNv*`>dAwRYFm9+_7E>3QSTN;|Jjmn?Tw
zX}X)QQ7!+U$91{y(Uz%6CNnvEbDc7BglCoSZ+K$IoO$`b(3*)C>neFlmwI#bba0l4
zLfh<0z0L5x^+j#F56ac|swCzw|J0q~`eeJ%?|y}!{r#ag-tGPvee+BID%RZ|k4t~f
zwzYh}ZrfI?<NMp!KD{vM*G7*;Mm=fF%KP5=&pthS-p1IShY#-vFDug6T&MeL>M3qs
zvyb1JpHH~-=Zm8$gXPmqQ2qPq?N$jEH6aDDWCLS%J?pnjE%Bn_;>KxbBraXL^lHVX
zw!|+lF53M0@KW4<&f7bA=5wvfpB-pqPS2S>VZs4^`#%m|UR<oKtT8nokG{FF@o`V>
zp~HtQOI`?k{P^*o&dvNkvI(D7UpwoxGqFJA?&P;7{O6D5tk`|`#oK!Ye9z4jAKMB4
zkDKV-x%M6NR4r%lfMHN1m%&f_ySLnpY8)h<t4y6JFsb+AgO!_iddC>boas$G%O@Yd
z_T<s0?FF~m#1b}@y^Ye__u~=Q?b!OiU(d|9m!Ev{$e~v5oe$fjKUAInQ**cO_uD<+
z?^XZP+Ugj+HA_@j-EYkY%WR)Vk01Yh(9Ey(=k~9Fhh}n-mJG9ZKXd$}^!4mfT{nZJ
z?`wD@&fUn1)zsmRVVmU9ES}$1_)(zdnY<~q(i8kBT)coAdT|ivmJ?IvZIS*O&R1h1
zTC=MlV9BbaT|5iE%FC?`xqYzyy<29L<?iS5tDmlNIp@T-<4x~8(YEOfEiAKtJij}4
z$LFiDDNn3lEwK2gzWL;V;_b^qB;uF^<S#YtkNu<DzfQ`db8}v~hv-UQw&sb)tLp<2
zD>xleQdHLO{U){jew}q?rTY7QHzi`rZl>CNx!~NWr@Y`ynsNQ#*YT3ZX=fyFr>3VD
z-%OqU@mBVF!`fe8xDI<Wyxaf(UzK!R(Cogn8x;?er5V(M1#)M(UtU?N5%|z;(P96+
z(PgDO@7SGsV`ucq=8a8+Q`kP{6CYp8fD&tvea`LpGu!^|Uvr9&k4t%Js)lTItAJdR
ziqe(+t9@kkG_=1@n)Nj0`a>hGuDK4=;-6<^u<=M7xUkSUa$C+#$=kKxZl>R<dcBrM
z(x~P4yWQ&#De!e4Jv2o#_)lb3vsuOk1vS4pCqAFImwyrTs&&H#gSfh%Prd%;-Zk4L
z?H~Jv)qkCA+v(NCcZ<Hgkh$L8xi>vrB97^TzKqx24f~$`+@jR$*TU&`RC5ocG2-H~
zL{IYol+Dud+E8Tu?V}I<=O2E)a=x`?_Z9bzciArIeF>K6S?0CXT!J^obh$a(;>Otd
zORg1_Dy8!`pFEJde!l<r!d$Jp%RNH`{_omuTwj;XpSkl})Ed7(C#6!J+%$aq^0MZx
zOSO|0?=nh0Af#4bZ|cgY`)*p>`5c}kr}dFMIhD>!f2*jfemo|f|KUM1|D>r`cZkoA
zEj%jfGuKLV@x}d(LcAAO1TL=l`E)vHaPZuXcOM=e=8-mA6O^o`q5|s5)la#;pwh;U
zPe%LkfsLCSrh_6vDP6Gr^K^#YbJ@L_V!alB`t$kx=Ax%wcitJ-+nJTWi+Of#ZuCk+
z`HBaOx3;YOv-8Zcgd-h-JMQMiRlQuw#hh?1ZR5s`d;WYnUGnC}#!I#5yd}<TspGEv
zwck9c{Pp{Q%pX-MF^9I)adVo5$|U_;y>Q|K=6|aNgeQ7+8y-AcC=k2TTM`<sE=T;~
zV-KJHAN?-XrmED|Ebn_XSDUZIQt9jLgASX!-7kHb#cmi<Shz;>#EGl&-_$mRYW$zO
z^ZE4EZ(aNnKWqQKxm#gv*z*&=b}k4z{+&I0OY7=qU(}w?dKUU_wutzd+x+tm3vd3u
z`RfL;x+~=$10Byu+@7~??cvpTwkPN4$I0!Pw(@n`<fuKn#a0Qglny-TTk+{ozoq@h
zOIqJ^Z*SAxoObrn#^Z9y-`^ekUYuYcAz@vn1DbqiYu+}Q#bBn-p8x-Te|dG4d->&;
z(+%UR-<m#p^yrV#G*C;w!=tv~-_Pg9iHBIy&dhi?{o}1InTNl;y!_Yb+Rd~lCnlO?
zUTS%Hd3o~Yn@q8ObF*)6)79VefoW~j)>TFK@10$j^6cp88T<aR6`k(C?o_H&`gqfm
z=*k_>XGioL41JZ(px58Rp}a<;?U;14N|2>)(}QCY9RU^4i?cgC<_3d?t3l2<@xSBU
zmFepq+dp`4XXO-`TT(BITwbYqSMZ!P_fh(Gr}3)X;RF+df@3>XVnvQmvaVmEbNbzJ
zuBSN@x9^^@=WefcfY!=<neh4w#f!OzSJ}Gdw6tD-|NhKv@4n9$%U@RP@#0<8|Es(+
z@sn?E2j}*X>K-vc*^1l~ZgICi3EY>P*Xz$2c<I2L=>{`8_dXYpzqII9vWlA8r+d}!
zKfYSM-l+cHAGghm3u9trK;_QP7mK=?V!ifWUK?$$<~!@j^rOYsW6Ncg-FiMahk{eC
z($~{hRtEokwR-)HoyF<B#|))<K{3$M9&Wo}`^Ft#E_r9(-)9@V%qP=?aSdB@<Lh<1
z`;N<1^Q^ua^|sLJ_}7PL7utV*^sI1=|NmS4qFq<^1$e7`FZ<6PzGdfHx5r<&|Etb;
z*v+Kz;m1mgiJLnFUr6&cD<4=gCm&jPPi$Cm>)Q^9OO$#Y3Vedk?fmb1t8Y$|s*`ng
z_n%V<CKGSG?=P8cvfu5Y>VNI0ub$o6_?xTBZbH+=MZuv;`?-8Mo_*S0RrLARK~PtI
z>dA};_Y!qye9j23+S2{Sx%H9$*~d+l|F(VGW3bM-_mFp8s%g97zozd$ejgCs(rI;_
zALQm86Q23Jv2CBpJpH=Ho+sgsj*dO@_Vd2qub;mzcK5G^hkl(-+GtSp#KZ3Q8{^jL
za}GW^Ir-)N{q?=aGH!3v&ENlb+k7n{u!mO0H#IkdYO{`xjujUz{B1t6Fth)9{<(Q`
z<m+o|XBwyT39I=iXlZF(czR`3pRDz#Z@2S}Q%_BiYMuT^OKS(`W&K~1R{phH92pU9
zAEFVon}<z#`Zl?<zr)|GE37!VK8p3=Ue1C-mI#px3Pnz@6?PcQ>Gg&n(x}2r=GX>M
z67A^l*qdS?aQ}DKqbeTN-}~byef`Vy#&TujIxiIkpKAuQ=G0rBW$Rb7Shw^3@$GKW
zJHE`fePOy!d3M~L)93p8lJrY{*2+z6Q&3Z#Blmsl<2}1?C32ento<|P*}^@A_33ps
z0cY+^mHbnlFBrG}{QJ)yM{k+)KV8;6yU6vt+KlXnTBqJ|Hdkc7IR9tDKh^nff3sT`
z*B@x#cP(iDmYx?!<b&iMoZ9wygGBRRySnLmu`_I|&0b$y`*?A`9cXP$#ooC6=Y=^0
z1qEYDuZH%>+0I(#JDY9SoGN_{jSkmtF~f=v33b0-F4y|*@8OZ~@zGHg6_qParI0lA
z^)RSWJUzbd<c7q<8*aZ1eP>_xCSqRQua{9P-n>aMk=prk+3X$9W@Sh0C{W}U(^1gX
z)xD7Vv-M!YgFm0or(anS2x>n`@cgs?f73qGqIP!t;c|ETXWh)}H?4o*zW=;pkZ@SB
zM03==6TPzP7mOB7zJGkXL_z_}7rtiR)DN3^y=?2|yDhnA%=C861#_NTKmI4PffI(H
zpx{b2))|nv>6p`aQOM^qqxq$h1HDt^?m8aq+bSY|!zc1qT#a1$g44n)O%HB7+u`%l
zGi15lkrK&<i$TA`f4gkudwQw<Tf&7ic``rz+1&S?ee&W|4j2E_tH16jH71!zd%O{J
zetnR0NzCn@CHs6A@RhN=o+;#ceu_s?cWlje(|+IIT{nwXv`i}co3~omF-`gT7Ouxl
z-vW8wi8=31Te#J3`N4!G^_L2Msq?Du{i2Y4No<4aZ|kyWYY)G>mc9Cl?dFS4zh}(*
z;<2Np?(F)-$vNw-W^Rw)U-#wp_5L+$bf)P>A6w=-`^KhJ?$lJ?*UuNYc8kRn9Ay3S
z_V#o}W;Ov45s?>@q^6uW;UT6UcjiDN^Ucla{!4$GW?pI$)egI`(78Qo&AN}B9UTf9
z8XWz{of8ui7n}wK-NdRhNgD-ZWqWVGJ(ggQU?Qcdp>g2x%0F6fzrDSEd3Ct{q)C%*
zY{?Y<{q3!?t?gd1)p<ME_~p**sr<a-<+9lY7BW-cnHN3rxL5oAZWQM#i`%VjZAMjJ
zGV=EQOxu=w``E3m**CXj3Ri!Bcl2$Z#q;dLhYnf1-}Cv!)z#wDV~RM>&i-vL@c+9H
zo3Zoc;|3;`Jnmg(pZ<Pq%{d!+^xYm_3!80G^W&d<7jllitedDHt`g^V|Jik+B);`u
zEf4n;c(U+xH8_`9JZL%0ccS#*O~I!+MVkVYw{ZPZ-LPb{sM4SP>d-r0J36j3z<M1n
zTAF)G!w*H5vmSU}n0(&4Z?l4Md8MXYwd9Wy&Iu+lYS|LU6tt&xSU3qqC2qR*kF|7p
z^0rwoOct@ub=$&lAn?tigm})SGs|L@=E)r8eclv1@xHNyqQxnvf+ejdt|hu`=RGWv
z!V_WZtE79!Vu7YPUj~;$-o(ktJIlIq@=nRd$>{yfTdg-)(5czirEONGn6%I58wowf
z4(L9}kh|A6ajsl?%JSnMA1dFT=9Ts`v1`uG8+TK8?3o%rK`AKGt+_LxSmmMPMU}Q~
z%Q7RR&$xLXc;)Hilk(-o#U43ZsfIOcbS_=Gq@ksCC~fn@5-aAg+bdgITLq=0ykcTx
zPM$p3(sr%x!^N9=ii(Z@|9#(or}TPk&99fsMYp}bzu&(2`MIT`tHVkI?%vc^Rc!^;
z^;@G1XVyjf3W$ibTz`G^_1B`arq@|^IDt~m%Jcs|_Sa9CGpFbJ>!Z&<3yO#w`SbJh
zOxx;jlD}0|RY3=E-rAPieKKXyjvX@=EKtzf^TEl<+4<)Fdi(Qszjbcjyjl9$L2AP5
zb-VlC@Bcq9aIxFQ`v3oow{4AD>oebO?s2(lpNFcZDFzZR?(Ma{yStqIz~heve|{7i
z85?Wr>K=W)w*Glmb5j!sKmYR7)6<R|KhC~o+LIM}D(<C;CiOqh{yc9KE~uCP*Xp@)
z`g8+tm5GjpTRL7itWY&dD3xdwd9DASaYyZh_iaJ?H}*c@j!0GdmuT2<m80-kd{eax
z6fF4{1Z$Oem`eDhISEAxPr6`rVQI&luT9FjCVLgkE~IvtaQQB3$`BG2d116<nxw%5
ziCeRd1nljfcud#OaN?08M;xXrmg;C}b^ZMOy!idz@1MT!|3CNX>FNK~_8iMFxwJms
zUasneqFax|Le>h?3k#ju)qH2UOjh$faqir)mnBI?GYhQd9yxk6ar^C!5lrG)Dxi}1
zYy9<fv6&YavAXxkC|X!Z?7r(aS<P2NOUo*G|G&S#K}|R>FRv3PPab^yQ9xMOIWkgG
zRaLcOZ`>@C%tLc5i+?<~|9|q)(eBqT1WjecV+t6p%icVgTYfL`+M38eUoQLax0I8Y
zKi?s!3|fTgB%j@RGG$Td>aeQ1)sD~YT@U0muyCue?1FX*1qB5&OW^Hdkn=!ObEg(K
zHcOaf2pm0n^v%u9?Q7QPBqb-mys*&uKzXm7G^msC=kxjG%{Mi4b(f}|o+ctDHfiES
z$GSSZpFe-f*j9Zpe`p9c>i_8!Bhc*Ur_Y~39(Htel(DJUaH#I`a{uM&=jWxQrwfaU
zy5{8Q%$zxM$@1loOROxv-znDA&{(i#%akiuLh|<iEvx(SkiDzB`}KoBQyoV~$2;}^
z|AKHzYHHz!2aa?6)O}~0Ev^0iZHCV>hv^z%YoWx~9(b_<NfS!~yLx(-l)t~%sP}ly
zr8SYpan)~4xwyD8?(MO(E`RsreEmOTOH0c}JztP|sR^CJ>W_+c8q7ZX<jIo|t3U5P
zpSK4&`^b?apk-d5!v|&fj(0vzOiTowy|w(ZXJ)3R-t=yF`PwO&mzQ0=q-<%eqNX-!
z#texUMj#Vmc*#6twp|RMe2Bo7);;p}a=Y*P6%-hFPt$pL(Oo_i(s~K;T<$k_$Aczr
z4Q*{@HMO>t!OI_g{;75K`}6tr&#s2YKmGlFfBK&vANO<WGiqpSKW=1~TTuD=8H0$Z
zXrj@~KmR0P)`Dp%WyFX8)b@#O`i6!R%ii7!jEL}XabeNl|EFkyH>lM%kuBrTkB^{e
zl9xX}J-*Jfs;X-0Fa5|(Evnwr=6tJ&ijs15b!FIbH}BEo$Jrt4p>;Tf`g2I)1ryj#
zII-km^|zbpnwpx5hK3U>KR<i;`6pBCB#?3wgYcL_){h@QR_u+N<EOqk?d+<lm0sT7
zoLpRoo_`h;6ARNW2C0K%6EiLYsQaPRM5)bDYo|<`#`NLm^ZD#Mq(H)%8A{5^l@A)(
zPn<umuBg};9#_e_{(7`_@y)ko3}@1eGcz-{8nwd>?da(6NKWP}VT7h2D0OLrs;X+D
ziIkyK?~-N99(}AZnCSzG*h!O|Zg0!o7@_m#-rm{F?0geu&XjyH$<@WhWyw6y!6mJ&
ztt~ArptNF^b0a|evjh)Y)Rqj#tSl`-K|v7_kt?Tcpf*6L-d?l>>$1d+jbE<kYSz&V
zlcdczCG6{Ln%Q`*3U8+vF@iQGDJd&k7Cd06|9LuoOGF4Lm>c5nsUJIfG;#Ay4-b!o
zTU#=>nq6n+w`n;3_~7%;iCd#8U$5Psm8%B|8yKE=><DH=B^pccOqn(<C@9G3^Ru%r
zZ*EriTQ0o#qDMxChM=Gz!;QCPeX`bWIXODT&(En^T3T*s?FI$jfk+*(ce`He6%`d_
zTw1~jsw>KN?+ttA<>#07;=;lw&z}p+%KGNz>8)J3a;wpF)PP^iAPjR8gkCxE#fyv>
zJ#oG1-IFE>B_$<kXlNunI?~xAV>#*KVt3>Ee>F<V%AMWahtoDsoHy^>larH~V|RfJ
zWw`-bJ9+-OvW3MAW%s@fb$@?F%~aRY>N3Aq(fsC3PLG?i+v17sa#btBo`DiN#6D1A
z*n?geDw$r|mK(h%PG3+^u);=8uI@)7XzACs{QG{Mo}7`9k!R-H&wqHhJvb!9B_~Jc
z>C>kwYHCGqw_a!4RRc1XbHcf~*2NcH#RH?FymE4M^!I#lT6;!VOzhb0{QbURVPbOq
z?Kf^jyxaL)E=DhW?HP4QT7Zz3Bs33*Jl~rKTMGb+VkDfkWX&3${^QNpU#Fg(W%}ms
z?(b9H*4W8EKGu6UYip8$god7;nu^MjzSW=wj}w0#NH75Hjhi%kwzrE5%jxO*>ZYbw
z-+$hcaj}Wt{*S=))1^u-?>p7!E!eQ(!uw)a_Z}3U9VThd9K;nMj)IZAvkxXPC}?PO
zoSSPsf8*NguT#&@vu$Z@eOR<J<KiOM*eMaOYwYB2-n@BLe!-2y{~k}x&npkB2c`X$
z_Ln}d{8HWU$B6mnvRC`>YiMe&EW3Z}!v$x4K@pLb!w(N+ZQWGzGHBA|$&K;%;(yiH
zG4!}8b8>Q~q^2gC&Ca~KN;LQOwxiEKgGww%$Ag*AIXF2V9u<#2lD0W<`|ZqYYb4+A
z`OJ5Fd;a?Fc9c5d(h7|ONC609W~pdsaC9GaDl9bgOFw#2ij$KwVr`h0msiHEEt#?*
z5x?j7slVU%J8$dn-FNfi3V&==0HqUwxTuJq+t`|?U%2pU|NRyDlO|8r)Y3Zi_+x_6
z%o&!&YGU22%?BGUzdVv-mTVyLp=$4pv-@LSMa0CMc{)A*+<``BMh$)a=g(&6+dch}
zwt1%c{Tkurmpu~`6?1QIOMQ81sZP|E73bs@g99H*cqAwBU=~epZ*Fe?@S(s)j{olN
z^5YpcpWQF++`03~)2D(`Ql~C0^?tp=3zQ63`uDgg2L=WnIdUXn^UV!6b1dfi$?&m1
zefo4qjGhc1d)e-}pFR~mn0~=x`Q^$-cH3{)p4#ZECcJ+CKdXZW4^Ejj4OCw~J3ITh
z_WC_R)A<8IAqT@t0u9;G>$A)oVQZs~P7ROabZ~TJw5|H`;JAFfP3r9l69lZv-<{c4
z`@5s3C*}3EwWX1(K>oWT{Q22gWmQ$y{^QN(pC3*znDfKF;reS(!M8C&!Z3-2;p4}T
zOO`F$RQT9!Pn^D_q@;Rpwt+;&$D`sKqt@QYF%uFN{`qWn{*Mob`Coql^_D=ULNK<v
z!m{Fn0$+Rcgb4ztPM@A>S8KJ{y?@z)1rL^N>$myD(c0P?u{Nwv-rldQtc*cR4766*
zA$otE?d$97*N5DW+gru>plD~r&LY+M_5Xfm-nRSwX7iSuo0F1{_f4EM=};3Z_YB+W
zZT4OujiAs6<B7%ruofxAT^$`)Zh+RARKMTr9u_8c^X5&^B!EuDhK5#d@kb?AFE1_S
z{(h&JU)HMR!HbKFj~qQ}n0ji8!*pFx4osgY9$z!@$&(Z=F0Ks`Ix~FKetmiAe1Bi<
z$Ev*y61{GF;@)@u|6g_gZux!L6PG}h5-hr0q-@~bZHPlW_D+~R`}Fnr`m@_|Z=X1O
zR#i{0&u^|(;aSt`6Q)cNdGToplcc2NnK_n|kIUE3*|No?tGj#W&u6oDKAjeAAk}Lj
z!*?goeCEuVCb_q!<lf%4G5h*DxGSgWMh8Via5P+gsbX#}zWHX)@yCiLCL+r(cb<Q)
ztfIm){WPmXL4iSFU|^$8^uPUgcb9*DyZwIAlM{k-{M0);JHNcYKOb~yyV>iaaBwg}
zh>5@a=D&cr9!h#R$lBM<SsA?CDE*wwoxJa!$KUUMZ<n{@A=|v#Z;?SkK}-P)L$0j~
zU9F+3n|f-B<_sS-89w&Z)KnIB_T-Hb8zOWn_QoCSm39vc3tMm+Tw<~*>FM=7c#yCr
zOnc(QiOX}vMMPX`YHaN0_s^IyL-@V@-Z*`=$(-x2cb|W5{qnw8_fkIj-aq$VU0q%I
zs8c;+f8Afre)HU0Q%+7+FaCbF{B^b}DB_?vs2@J$zobisb><YgyN$NiqUniha@CS@
zyLsnd7k+WcWz|^`p|*=jsv1Up57cxybLTllbo)v4ENi&><nxaczjijPS?enDPJgM%
z<-Xg`j>Wy;ittr3O*N6`=-MD4lc}~SRb!*9a>h05X)nwY8P~49^Dy!E#2~)(sgtKY
zU$Egy>)oeEAAVumvaan+j*);+j*`(8pUWBCYlWOF%q^SLCN{<<1im?w9R98<$h&NE
zs<qcdW%2goZI_ezGh&O%j3m#rL@9A>c9|$}YnIqU*%vb9iku7AGDU@FW@_Hvmizd^
zLgyvRmj_2gbllB5{;+^$%ewpB9UTX<whD=hyPuw>`|`#{Wm)U8BN--ayG-`~el|N_
z!Z?kmva)h{?&Hrte|)*@AGsw%Fn`}qwZ-oJ>ke}*U1gSk?~MGv5A03N%`Y!6=LZc#
z#I2tWI)Q3_-7n65_j-G9GvunzJe!$2c37NAGrqko*E)B1r?9$^pde$z#f&4bza|+-
z7)bT*xSQAG_PDctwvSqkoqXJS@#)^r=Q1CBTV|YjNhPl8rD~1c{mk2`X=$GxH1mHt
zsXpJJ{$EYhmW;sm&}(}iAMf8>{XMTw&ep4}%q%rEbve&(9+TBqy&@tcJUu<PWL^f{
z$u{rDPwpu~>2}qh%qK<dY4^FED3d2`R$l0kJ!$jwlL=}^WE@KhY&;*n_3V4)wfn_8
z3EsxvHKGenFiYy4D0W^c9%HxR^<%lr183MaNGM$4xTw})?rh9GgQs!r>6x>;jn&!1
z>+IrY^UlBByM12mIfWuMw#|}@Z}u3Ph!m%&Oxt16G~4uW!ZjmfNRC-4`8O53SXD_W
zh%@#0_lesp4S!l+dvL;94m3*Na#G4Ir2XEJuY2aaIQQ3JR&!RZ-}=+14<4QQX4dRe
z50}og=qkCm!-OyJWa5_n>nvm4wlB*(Kf`L~<_%}gUYcJNxlwh#th@Ke3jh5M4u8}w
z4O<T0P1?CAU1qJY)2ozoGPez<$^Y#zJuY6bp+MVi{<@H92eRbu_5JfaEO{x*BzN)d
zt0(7FR#xgnZfZ$AJ#Az5b-g|J+I|)b2nssRx2xUps7rgti$&cA^I63w)_uJi9#jAK
z>(sc8(6F#$GYpeA+{^)uhHQ<Qdu7VuhY4R_U0oBm*XqL3E1a8ep1H8ldG+1<DYrd$
zcif$t_y67Y39%7xUxFLyJN_xXh&ZX!7S!HZ@_Fjjd9P1QRDN?W_UCu$uO}Bew_B9F
z2xtY3rG>L!?Xdq*WA|>~@4U3LvqE3my}q_K`N4t4HL<&=Jv%%5dQxd={`GaSHJ{I#
zuZi5;_T|eLhv~t(Zi^?Ln`;ePt*~y#BQ7B!p;syQ&TLX%WARJy{_^^DpXUn|Je-zM
zrNZ}cQrO}h8*Uot9D86j)BG&w?bC_-nYmuY-<#NRpH*@}s6oj_r{@A3>$(ku=l6e7
zcGtMObMhzW_7695N)1+e+%=lv6ES%b$J;wIKb)Iu7`3)h&l6JCODQzJ_u2RrTH^G^
zJbYKWWc>{1lMB~2>ba^c(3$9)VfMja<;!p7WeNZFca-0>$*Fv;Fgxy+`^k?*`}_4T
zO;GvTyZF5DT#uc*%JdHSpD+IK@Dz_&?wNxxueIK3ys|ymBw0V#@B6l`o3&pqJd|6r
zDV;6*lGuZ<m078L6KA~=v!4(+cm9&}q_5(C=AXQ{*nOsLwOO~g{<`VbqSsxLl9U#^
z_ow~%@GwI91?v*+@O3FSHYDD7`%UY+sZ{Toxz^JsD!X5EO69%%xZgkd*_ryeJ8EyH
ziYINK&bDFEF;LU~<KyGupluVy>t5~HdFieDU*2!B?f?G%E<UZhJ)}AgG_qX1bm>y{
zd**uz*m+i^Y)cMXI8k@m^3}HQkM&AN?yITX`rG?xS9fmC%}sBQ<j!6@VZwx6oEvj9
zj`ho*_txJVvUXqW?y}UcudW_BcI?;ARlA;k{u!~i%JlvI|8~~p?|4cq>r#zo?s&85
zG-#^s?X9h=r&@k{mj7t7t#QQke^Z^jm&A4P`91i>$6uVg`!~l{mtVCt@*6hG)M>Q(
zyyaBvjhMh#)#iBLpu^y2ea-yi&L_9!isavDSRIgg=u(BmnKY$c<?62vaT~h-`u`m|
zKt5-$)W2;x&=}o%VBX|Y6I=BIwv;C?@D^Mt9&>c(lDfZIGqayxes#-Uxcr{L{@%Us
zKR;emk-~j+<*kJtEDwJCva#F!jXf%U(t!)%)dJUV+KV$=#>Cl0Ogz_qKUHJLl6evP
zmrwXw%_UhBC&M3qz3aych5bFzk8~dVm7V<a{KD;}5BFWEzFicySvTEO+)Vmd?eo1(
zp9}u$WNd`22CVsXQawGk;N<#En>K-(XFq>D?w5r0T)9d-LpRm`uUohK-L9<G=?oQn
z<MQ@?4VyH1^2^K1`{%EQ^#3N_`f|xzKh$~;OTzI!Ssr=2Ia9U6lT4)kMnvAVtoov1
zoPI9la2s!<-qNrN8#&OJ`S$yDr>BO;om|{+=M@q%CH|P+hV+l;wsq>*{}Qy@(!Tgg
zd~09Mz1#m(xWDf|H23+xUhm2I2OAFRC#UatFk8u^_*bgMM7Fapo4+pIu#-oR>;F^x
z&GmIxH0*0;>`6Uc@bvlbbccy-N1m4j|9RX$CFibJ$o+jT-(NN#4B^&vghWNrwagjw
z??783R~F6jy}#k_Q9~|$K}**3L^F1~8E5|8^nakIzw%<lyCQz?cfTf{Umw5xgV4la
zi(j#3@8|FDIlKPN`i~Lrn@;ci`*iM}?O%2r@_w~YH2Rao&+WN7zb)4vOU^wVc{tX4
z_s6dX%|+vscu%$U<nPGNG#8Vt+I=kf?cLqeXXo#m$#4JX!x~=wpYf8Ck~ZINB!edJ
zXRl4%v;0%l-aCcIWv5KJ^5*Z7%P&*j+}L=P&k<5JOx(3S|GwQapP50A3$Lw-JgmKb
z&!hIPSJTcve>~aWF7e5UiRrl&C;xw{+N%?_r2{nDn|gYhRR8zjYenzk%H&S>)vfp-
zlxe{ACi2W3lW8mM|1=7vpLG)0bKsRwg}M7fRi*vUKOI~pRAJ4&Db`f_^z)As_Saa>
z{QO*dkBgM;{M)_{Z*5(&|G(Y2J9iwWD?<X57cu7l&wl>((+~aA3tmiqSur<?LA^-r
z=k2gfuculUJV_5(UH{Qgy0~h6!t34be`03N>9joJa=P*3mmSMx#qIA-Z8Sdj^ile*
zOP>#lMDh9^$hn$l`L*}>!_=e7(GezP!g1kW4{2O`r;+f++uCBrMFX*|=3%L2{Plld
zFy!m{9S%SH`rUrJA8f+m@m_g93;&C$2f544D~kK~Q7-Q9PsTlV{#%dz_;x#g=i6<!
zEy~`^n7?}Ue=*&tBe~n}x`CRJ-YYM>Ucdj`EYs{iM%V7`t*-p_a`|8AjD5$Ib@9x)
zr%#{$YjkglX7G*u`=2phC_VbJ<kOSM{+}Lo>pv>GT98`GJbCKWqj$^ipFPydz1sFz
z`|f4NnP;Dh+<5(eC;!CY$oc<Fzw5pB%=-8)>udRsguHwDjJ#d?;+A`5%+H)^{d;xK
zo8!T8e#ef>2XCp|T+c0>`C!h@ohdax6rZ~HvFrlf3<oMDpPy;ebAZ$tOYA;W-jVr{
z!1eQXIO{HviEN8)erxQG+dJ8>e7~2+WwWX8!Z+-nQt2EXJSVC=k*jw88=v<dW&Nsc
z%EJwd+1ISOc4KZ{&dI0wbK(n~<!^A$xxpQCqewO-UsEMFR_}QIiNkRL)zM2Nd)Taa
z{2$%fcv6Mm_lQWzFQ4S;XAl3=@8A4$>fe-{FX#P&o(Wv`JgD)mh(E9TtJpI3S*mAz
zcCVgw@yQ&IL$lijWKs{tzFTN<)$P|Yn?Aks>!u#x_PAMj%5y7;f06b+2dAE28n?%C
zdipcjLyxceP2p`k&;DND+Rt%i_i^_v2NPD*+~2u-e(JZr{a4}&l}cZ%W?mnhasJs!
zJNaazkbjHUuyTtT6hHIXbMIL7&wmG-*(J^MWY+KhXSFtJD_4o-@+lK19-QoN7rAnq
z?<^C=?LxbMo}FVk8MJ1)<n67k%bt3wZpjxt*6>bnOD@;hq?ncnn+V;1u@%q1N*3%o
zD>60OVqSjQdqaKgdL4!B0nyx`HtU?;9yjLar5%g%uM0#S{q50Hl(e;i!)WJUtNz=`
z2VNRZju$)f(MI?-|L%yt!HTI*|IKyxdk-4*e|u}I=r&`i-j??E;Fy@2V`XNudw;*%
z-Jg1T+RxQTqLR1Y1{J>2W;q-snv9P>R#d#(`CLOs=gGI*`RhyU<?Z7B|2$t)_#l33
z#9WWNCpO7Goj6t8IQc-5)seV>mvv_PHB;Cnd$oUiEV(6PHzS_my6eH63#Yz+uBom3
z_;G*X)2CPC3YB<gTz{zW`u=~lf4g3Dye{~aT>wo>h47Uj9p{ff^iS8=<FZ6*j_b}h
zm9G`gRlbmIN}d&VW1q?1IX|bbUwQe1P{TR%ZAYYpOKv^Z)yr}!*<HZJKP{{>CwRig
zp5*`f*>C=D&8|MGe}4M;*UE2y$86hE+i~}E|HIEe^fMN{o$4$3=~Cs9vYr(o)!r*Q
zi~n8eDt6nJbe!Ei;^z;uoSS`FXJutl7k>ZI_oZry?X(T|=e7N*yX99mW8dni$827Q
zDldMiU1Y2oZhlxM$tu^{ePj3E_$8a)-Ha7^v;Noj%QI#Es5R^7N1gw0{#T+w=$xF5
zW$BHFyrov?UrSFmldO2te{yQp|ErDHMdOsx=bC16Z^+?#_VJ#4!h%QF_o#YLGx_yl
zQhaJ!TG9Kx-;J`b=?Do6Gsm9uoLB#^(#y+BE2sSR+U=j-?S2p1x0ZHpPUW#}dD~}a
zUS75_;UH7}RL%XD_k~I<*6UqTKHKKd*_#e!bI;5c;d_4M@P)pD{{qZ6pK`9bCwuU?
z_h$`_uo<ACI}hjUyS+`!`8HizTd8*N*yB>O{L>sS?uoROHgbl~whX(|lV87W!-L&2
zGJbz!BctDxS^L}nEoptLBgV}wuD2xp{5&2hlaAWo-{x-o`|0WF$el&1&FuW&!dKQk
z|629)bo{?dD-L`AyZ(Cp{=TbOsaIA6PR+8<{+-e~{Y2!_8#9j!XRm)E-+cXo)~4dt
zx3P9Jrmz1XG;!6Z9}l{n45SwndmMecmybPie%-1MLKC@u*vJ*_`y=$YL$GDb%0FrD
zkSgF(1$?YdYVTw3`>N@e7dcFS7|+J+c(L=3{kM14dsZp^W&ZK~&b-<8Jd{-wTZO9J
z1q5GuL~mrCw)M5vtEg-H^wy=OuFYPo)Aft_r5CS<yA@{(gXV;m3HS0RMHjudeg2)j
zTj-qS_U$U~pI6qD&75icS#5jTxii+MHb{7gYBfx3%DuX9>prHoUt9%iZr&EG>UB|T
zH`=2ua!_!B#-DY6;!H{}go`&DU)JpI%g9~hcJI=DrN1+mPB<}j(c3d@V%h0(F3Ex2
z?2DP5f|&$v>fgxPz2#=1#jnJ5>`GbP6Ae1#g*$&3PTcYEYTS)~M?9yzSzETsf2LR0
z$N79N|J!9^bPh4pzVmiD^(A7>{Lj*QZ#Npsv2{pFwe9;XJkd^{vFpG$`@b3!4JAJN
z#q(6#@%9|~#a5L%L8kVZ`hx3oKU#bXl;hhom3cF_x$TqxF>ST$=N|NZ|847?bw1tK
z_h~P9qN*qILfy4y3D-X@$v+}OTV9;iSZ%yu&$*2%_Se=}26Rr5Fiq=yleF>f#80|E
zY+h$>Kk`6htB$}%Moo^Ow!{8n40BgXN;&I#%_>SXs5Wa1trl9r;hf`O^ylfp50hD)
z(zBcvFJwzS%X(pE%xr;`dw*>G!Cu1srnS0iZ_>uQFE20ucr7|V@YAI1kg%{vpuyWo
zs@@9IPw$mI_g*i4Ur+wNpU1LxdrnqMJUK~q!pW41_j|tw#KrZAYKKMaNxQqN^u(!C
zhZ-1}V?^~BCkVaoPk;VHd9Syj1iz}T;9&!qMOUWoNG?!K<NtK{-XDvaEvux?M*Xtx
z10D6SWUu5+eUW~DW}zm%YHJaX1Sh8ePPv_&JIX^0>g*(2kJ^VHcyq|*@{_LoeLvZj
zF1;pvRVQwb#P)kt+6)Q5zrB?(O5w;_o1;?q`K)=ZRpZG;uH74|zvtz*KMc0}_aj+F
zRTb1^61$zN9n&`T`Tb&V9v)@KCGp`cD;F)C#(wa`wna;~GA=#KYSN$C7_-P_OTAFj
zRKWm`&<xYp7c*8kR-Sg95#eQ)rR|%o8)t1G8}DP$$57dkVa<17SJi@+x~(l1Evy^%
zF>*|13=CU#D%&i#Y2l_zrOn1XOR`KO_R7uK`FY*Nk1CyBtZqt;k>2wkzdJVb?221E
z1Pj04=a208@mvCY?2BT{gmWwZzE@BHAIQ@p;528!N&CLjlK;2<-Zi7}v%nm)GrWRZ
zLrXJkU-`Y=v~sP>I+u+58#&(F^EGNVD}3e_$vM95)y0r0y}#brt~h&#adOz>fSj%g
z8YTN*n;zV?tVvko?#?^w{$1I)@`agm1@pJ3y77yCUW%-C{xer;3AYlPzoW;m43;C`
znUtUUcWzKqo~4(z$gG$>%RjBbH0u6@b$y<0+h=mKyp}5ZwlL{`*6v3=GFH3~o7K6m
z#r}F~oZ+oI-{^(!txZfK`9C;3x9``vmG+%`c|hT!d(DBd6V0s8JuAECkx;buL!9G|
z^y?9SzMZptQ~&wQ)X>hdAhwf+>7O%7WJMpA*sL;OeRso(&HjF|MCI#N@oDVGek%UF
zCUK;<$KlZrJ&um84}YvGb6Pho>D#VAk699_-?s)WWl@fM*EwThVuby3a|x-~a-Dk*
z`Ohi;Tjo(RUq&}#z445Xx5`-!BxLWO`2S-|#h1SC+jrKk?rgqy!fCPT!bRsA9%;#*
z6ER=xmVEpC-;c_+3R@K&dp5`YUB@70ZD#rXomhir^I^j^?gm1;IPAAeNBdZm>|>nW
zANIJSk!=q5_iZ&>7E06#F-;I!Ew*O;#i@_tkH2F-UTL4{Jip_jgmgVSTiH(5kB+tn
z8~#@m$#gfh>Bwl_Z^?B%9e6V+rTD+rO#6RzhpT4a-oB}7%dFCjthMgF>qMrTJP)`q
zp>xwSZnN)&q4zta4Yz-P-Bc=h^!~%^kKVt1_j%Qqj=&vDZ`(@9m@;l;)NIPN=yP58
zjHhpE{?T)f-Ulu@Sy-{>+l$?EwqG!R<o2a^PvC~Q#TOq;4UcO)`Q#o8+vjIzH}6__
zED$s$$isGB-TBnXlLwd2uj_g~zy99STI*Ny|Nl|{QnmM}nWLj4=t`@UP1^TwO12$*
zKEJ-tw))$GB}-hsSoJ;r@O}S(+1J-^|BG`x;;F*(uc+E2?aO`^$;Wq(s5(9A;d^|U
z%ivM|!5<~XEZgMQeJt|;r|u(cTCFVkHWygURpMA4pLnu-_RrH&h2J;0^}H5tZPi|C
zG57w9w-c;*_Qv(|+x<9@wL3b0uju!?<@ewJ_w(^Na$LT?r}Fc&$US-g|NXtOvsnFD
zzx?}>HS4xzU)Ng`we{56<P{-Wpc^6bUjBY?u=&T+>G3i5^iOZ9c-(9L;c>scl95r+
z2H(JBKD+ZJxu2eS>|ZBw`>h^N_q?9Chsq14e0m;d+2>k#*-~cxjkcae?*nek$h|J%
z&+|j#VV$Ab_Up5w7MN!TF4lJLd}gC(Hm@i{&iItQVE>ou_ziliv-s<Fepq_9Hg2lG
z73u9Nce)h=g(u1wF$lSx%066__T>8fBOgz_{jv3j`xKM8<rRC*E!y)`Nldn$Bfl?3
z`PQ=n<AQsiN}_fbmwk?U@<-?2K8ufMT{-%C%U8UAwP*8<%`bE>{&M_o)AD4t+BQw&
z**y{8pX}x9O<#X||G&=gvb@t)b8haq^lEEYgToKjb|+CGuKyqOI;0ImVynKjx}2)F
zz4iLTB>#Y-HwzN(KG|;XmJqV$a&pDwiOkooF!Q@JaZS8EvDdwSk*fXum4zx=qJJ)5
zTHxo|Xr#v%v{fo$9ZyDHrek)h>a60T3zMd^pVO%050w*Zdyx3&t4Htg{=*TEf7oO^
zXkZL*+rD>y&b6$-{rU5czFzY0AIIK__5E$85&`?m^)2*Or>Cn3{V09USL($T(%CtI
zm96RL{nw4jkuzq`UZ}6xXl5^ei(6dh-?{b6J9=C$JUF=L)3L+ti8&b?s`i>FFf3f`
z{`u7F@9$b8m;e5I|J4+c6~Qg<`K?X`gtaZZygc^Sa*43@?pM#-E2q7SF%ar>Kc)gs
zb1edw>;jmCVF&ch70Whx@W}r?6JO4+P<M4ji`*5`i?UXK{G+%!SE5rS(EMKGjl$0g
z{5+d)#Vra@w8+(Hy4<Gp@7nT!$^za~Wjf6_7i_M2yLHL`*X|vj+5Z>C&9w5^vcGHZ
z|Mc?u15;JBKL*RY{y5Ot<mtUmb>d0EIc7WuGY?-VJ+*kpm(R;r*v?G+D77+vLB^S1
ztCDs<4s|OLee1uBPe|wc`&-PO<$un;+n5u$FPk-MbKTaRwO1GNa>yIVIj(fBD4ouK
z?ZJ_Ht{BOAXLEcLgsg3N8Vl<(w6?zA`k;uX;BfZd2l8tVZFBFxJ@tsoswoNQ)UK=O
z?>u$q)FQq0o?G@^zk9dfGyC5dvw7<iRCv<X$-E5sG%34OTDtSb!$gfU1rIZ0Wj6f1
zDEy=NoQek1kN3IW+omttacbxD!hQ?Wwq>l=SJ{s<T27y}@o5Baom~*?<ksNq_9bl2
zYNho|!mVev8M3LdKkUqmy=We2A$enK)8Et?HWo~i+1($MBnsQbgtzPox<2Pss==m;
z^sBBqu@~5#e#ZWr{L@5=_ukzNwpw{&&%V|%pHyUCvn^GEGsu};(X>S1-OI09+hSsR
z{?DtFofURk{RLCQl!=J}Q$9-vbeUM*2;U?n&1L5voITg~ddsRsF2~QUvwRRB!@TQG
zkNx*raofXd)Q==faPDIN?)?2h-Hyf2yDg&jv3C3KZ%OKXd-87DGMiS<&hL@=FB;7G
z&$(?qSF4^j+fo>mBfHh-w#6)Za<%^3&GZ#3RutU+5e`~-GUGr~V)%qz35`2v2%i;J
zhphz&T^*KqsD<;z_4B{yU%h(uYQ(mjnODo+@B6Ly=<)5m01hs$L+SHt+afooMeZqk
ze5}`^{GCkI*H=$N*36w7rFwXgy3<ALOV;=AzZF!-K5{=T%fP@?^8H$k?`0O?<a?xP
z28XC!l~1EY{crQ9)lpM+3CY_oIAFeechXfp@pG?BlTJ_9ch6i|FzL<erlzJ3U$4i1
zKK1<E+-~{0AB?xR<!-L{Tm63T^I}e)sHmtMuRD))X8JtaHh=G`Q?;JDuV263m~l}F
zG~Kz!sxSHD#ZLDGgWYNCwq_?tJzKuN)iCzC!>NdU=_d??RM?g(8*0cFUz&G3KUMl;
z=(W!p`8zW%M;uOCrl6;Ab!CP3tfImPpQ3X1d|=HgO*M-ZR^UH4W8HS{Yni=|zE|pa
za=q(r|Fy4sp<yt~<gj?}Lmn5Eb2O@2c#qodjXU~qQ~U;%-}yV1SU$gS;~G!zydKNU
z^N~59FYW6Td%bp|=aU)N{s!I=ux<|j{_o<?6_>5;^(!BIvU;N%**p8u&;HnE$s2EP
zI6uF<>hpP}^vORQ6%1?H6TbvMYEO%pwDnhXcddHgF3FSErxxmDf0POrs%nk;T^q58
zhsWv91nCRaw`9J|EL0cy$H@0Jcvhv0N!#rBKkQ6%cgMaG&hk01Pc323flb_#-I{;>
z{Vn@$_QcbIHYprU?mZ1IC-?U=#&|M4y1v)?&#rR!2ygCJ-`+SDZ!2ih$#h^~V*l`d
z_tq!Rtfn3~qHiep&$fD-rt!7w(S8Ys3_9l6$<}pt?pd|!>+8MK_PETQ)U;uCew&R=
z%!YXrJruaPoE)mGm@ZvT%*%56`|oeYsdH_*%L7j|HM7b$KQm6x@lIG2#2I(L;D<qh
zFO#rq$(97`bOWQAzMMWPTB1&FeJ#7(`_1Nmn3{ck(biqJo_*v=O}#M3rt^W~pHe4q
zx@r+{veNfTfE9~NE^FQ1%G4Hhx?8n&u8|Gj%I|xb|F5%MYc8e``b)9wj!g^yoQ9_N
zan8jbCB@xe*v7h@aoIkTTOst<&Dym}8cdqS_uZyHyd1dUQK`i2wfYVp#8w8q{qQ)y
zSLZ;L)123$YyX@7`uFv>+49u|I_<Llskf$f91dlA{71lg&i)M5{8~-@jhxDf6RfoP
z)MIC4JiYWzYl`gNO^$I7^_#Uq8c*yy*x|v?l&l)*{J(wDf}K~I?u*^px1sn^J=?<9
z8K+NrN6q#<aX+BzQ*vp>t~Jdz4s8=u>X)4BalUe3f?2NRw8Q$J`xdCVCl~X`9z79W
zrSvoGw7N>xYTgXZ>&~Lf930kg^*FS3%GRGO$^A6x|HUa8g+KOwme{<(fA*(EUb10t
z%m2I8MH}#3P*-HA6=Etle<Neh_FV$UKiB@=xnzp>hd*yveB|#vebtyz_Hw#N$J6uQ
z4u0Q#`s3AULL2ld?pudnYKrd*Nqp9!mwT!|JmrDI%c|$>1pytKxc^y|Xto{qDSlDK
zseE+p$^Jy2KW~3LIr8{MdE}oK&u}juFZZM>tAA5|@$9qyZFcQ>{iBJ6>nC}NRMZ^U
zZ)p3oa5eY8R)Yisn=~mlci#h--h^*7dw>5y&X0!P58bX=8vmDAgir8p6@R=dD6`n^
z+Oyi0-BsISx72-m6Pa^o$Hljgx2Nlze$>owcc4pD`+&u#W6zvUPt$Ean6Tl7nxUZ}
zzwMU^33t!TG&ZdIk|ATEFwdgnu?1*u?Z=D7{d2mu8gmDn-tfb+{>U%!N^6nXh7Syu
zmNPoZ`yca;|8?xU0yt@13Ulg_-&b*{g(32{r<Hng)W;t?oPMm{m3&kGi|yse`!%0?
zubQ2=`OK4)oXq;#?#Bb>l$4Z)ts6YcuCI$dar(4#RMf1)g}ZJ|kFV>LQa6(-XR|JU
zcVwcnyFty54`xqqcm3<$y!9G?)dsgi9)<qv!wdY^hqFw6eCtu$jhPZcrkwYm?r9C(
z`Oe>inc-ujZ9)0^a0BbFl50*zx4b{E*D}+%G9~B1DVry;w(-aQeA%ur`GoAQx|BCO
zJe~7eK=n>`k@!uM{!DHANCq*Ue_XLw?#5huzLiO2;fy&y6w;R2G-mu)IcUbU^6&Qr
zM{8<dRrYkuWm_6@cUeuga>AEGe?#-Fx0ba!bNX0JJ35oMPqyb$oa8JMjT?J;S$A(w
zd~U6ucxAGF;*rDL3R7?X-}RP<Z#%=^s}4^}tutPgy=O}|vAVL{MujD?{0?K~jJMg^
zOaA@qm}AEKFEew+ub=7d$G^2)xVV^g@^lk9+pcMMV$QQ4G3c0KA=t>weyen*iGhG%
z@N%cSi`iG1<$QQ~f2Xx!kY>o;T?hB4`?Gv`$Ln^ketm+B$FBPu>g|~>T~_>Bd^cSg
z)+7Dqo3xh`$`QEqamH8O6?e9ux}9iobbmJgm&grgR8MM8S$Ofq*C*3CUYlS0d0<cP
zM1{<A-5$Fh=kuxR?+gog74W65iZetoHdZ9&`0~{|I(7x`-==vwI=*XF@I6na$yVBY
zd;UI@+3<YnWrOXX#I54zUpW#fzCASI{rycFzvth)@v%g$Ze}^lX||LHlRJ8Ee4OrM
z5|gvB;_nLcOM=#SwjK4;yqtXTz2igIDGUc@S;)jrY5#xZUz6|W{zpgBSx-dAcg+z!
zYVqS+q>lU^X8SukcArh&`v0tq$e*0sC+lQABcc@YD%Nh#`1^Cd*M^!8d^KWUji>RR
zI3Rx4>|ys0-y6TZ%y@X~b;_*1oG(7{=TxowDY^eD^1EhjlRh~8y-xGVH`S{nce}0l
za8cRTFmuCG7VCQ=QVPc(Ew4^K#&LYo^cdBN1~cltb;Qp3w>mwWrTOFkJB{X#yN-YT
zUHrem^M2n8xl8i#z7{VFK26GI)jag^)``#^o1c5@b(|?<><X|ke4uP&{zQ7U`np|R
zUeEf!AI~}7^F&?7E3Qa)rc0yy@BiHAc_Vq+Udn8*syp>pAS(FwW4Gx#kx7M*g?2vr
z^YinK-R0}UlOI^{c~95ddh6ZV?f06T77DDb|NHg&+HV_ceimhHU1vFW=jMrC5;Z@4
z6q5ele*S&G;9b23TYtBjTML16?)y%Tz(=2tN3xu#F%R4!!6x(Uet}@|vC@tAW_0{|
zyZ!!znKLst`W6%zi0MQqMBU$>AAe?!<>e&#@X1lXx^CTyS`)qf-0j3I-0`(vLuc2|
zwiK?j`R>2`_t(j+59XWa9jtv>Uv5!(GL&m27ys94{(9M6R~EL&^#z^$W4Qgh^pD>w
zzV3M<_D(5rNk!!kE}I+QWtZ27?R4pM|5e+tpD&h+Gx>j8hT-SS_e(NA327=jXT3-`
z<5w&7zV~L|)yvu+GXB?hs_7SQ&AOYKvv0=^-^iVUC$3kgRLl>aTQ2tWruy4`>wcW5
zGnqDZhvK4dj?wYmvfS}U9<4ka5Iy7l+k%=&Gnv1cZ`U=xc5TtqKb7sjg5BJe)Be@$
zo-{qid+w~R3)1-|FQWWEczZdW;5Gkn>Z_{iiu;?7e`Yk~*>z@CYWb&0*()bc7A*dL
zcS6Jt{)>W|O3H%8=WRVAHZWW)zt?%--(S|r(=ED8B`%aaYB~K&8CoG<`d8W)x)#cD
zI#H@sAI(2`-N`Cv`K4WN+UE7wvdygDaQfGj6Hh#5ZWlP1c{t|Ua`Te?k5fx_KJ?dn
z?Jp_j&FS+dWM8)H?0WgX2Isvea;U4Uv|R33>u7wc|Juh_kB++>(m%A*b<H*d6RE;a
z_N)=N(yh<cM62BLQ%Wv4eVqBHXT&<?P!EH=!1{|-n;Vbrie%sTyEQl?SImCl`%ed@
zYOLRc&xs1^C|>PV@M8Y+HGef^FU@GJRS4zqpPOb=DkS~hs^`?1ZPI$PPJgxdbFWh8
z-B#Y|{8t{FDL;DS`!C7u$1-yaA3hPUSMgZ6!aTt}ZEf`NlD3#r4|;d+UhE!TpWl8+
zc*(Sf-Rjkfy5~waE>&ka5dU-*>rK(GY;X2F+h`kH%wTEC9(!r~-d*iqjxU;Brg-Ok
zsq_&^1Bn}{bG*ej+|Kg4<Xo}fz0>x7<<yiPzj<F@)c>S5{hPJrOGg{i2g1|8y<9yj
z>h*@NkK{QG^y2n({QdpC+ED5Gij^xHFEXqDt^IztJWu}cq@Et0C(onfOy<v-(^LI^
z@AahFox<u#Pfkn}yKQ1(lJNA@)Ux9q4Xynyi=!{3=C?nb@-dTjN3Yp*aK`z;)7f&+
z-G7Ck%JcI_w~6yu*x2pksh!lkN7ifi*RR*(qjNuhx$Lie=G3$M=J#tZXW5^guHPQ_
zUfTL!{hyESTefYhvgTPH8WOUjw&%^8oRrkmzyIFvRkdHZXz7KOcI#Dy&mDNMg7aM4
z^<xiKbaI4PYzw?Ac{q95!=s6(ZH=yNZr*=vN8a}xTh4cOet-PZ@qeLbyrv?vq4ihE
z>0e5(?$5v1t$$4ZurRaTu?H(S<$QyRug<#Tnqc|){eQa~JU`-gRh_roTGsm2?fS`k
z9~Mh1W!7sIZQ4-s%VSEK?AJ04J56`)EB`+RH9z}N*s%HkRkg3*-LK?scU&drr+0Lt
z&X=W2Gc4=nZZ$E@Fp-LrPL7q8s{4KR-9}qSF^P^7lEwvpSMoobCKi%=hvOXg$*0b4
zJq`8!a*MtmyA_r3`SZo1e>PFNHT8kVjw#hNW$%~&VHFu55OR0dPLs@&U#0x#Fr=GB
z=X*d8$X*is;mpP+SZ3+yUunDX>TN{}AEj`mw+Fu~21m!~oR;Ff5OcyMyOz~rvtZYS
z3>LMo+bd+1rz)o2v!C$yVayh@u-#TA+q?Is+9|c4-*D?(KzQ4<NuM)v*R);HXE?PX
zf<^5sv+~3IIeIt$$eYZuf74e`D}CHCKJ>|jrMgQiGc?aO*T+a@ozDy?J7Uc#`sa{n
zhrIAf?fqL;zdH5*-8!f17X@=)sTi@XG)^k4npw=9oSS-S_Qs!$$p$YYc`CN-PMCe;
zVWNkOeCs0Fsf+$DIq&O`;nk4wciHd0M~9{r%}z?{)!AlSBqOx*$g-&u-R;jDy~tl&
z`Sh;3`{QrA`>K<s%$V?m;ouQ-hJrtjYf|DS8@PCQFO^%Z_KrFGna!q6Ce@XKZhP-Z
zCp73D&q_$UYoBrLsG5XtuJ}?zp5_k<mX8ii4LEV+bDFm*Pu%X+*6*UH@bb5033s*}
ztp2`SN%PeCB<nurb5pl0*x}Xgww5!Iv1rMWRTph%)z95G^=S9$PXYJe>{`MS-FH3V
z)CBGKk+-|2?OqdK-Lf+2!}*J|1s8B^y|rzFq4d#Nn^#;9cTnYa*rCO?_pm!xT=b<W
z-L38Kvo>4YmOFcl?a5Wy{9v_26^<}BrCau#bw(e*yEDv~{7vTD)HRNAe+#?c&iR;d
zzuZ70YtPlP%CE-@J&XBfU5jebT0B9>O5kIot!|vL@>9<_tF61{9{r~OqAYCjLaE+1
zss7&Wi+@DlnO64H<k{KT=FP<kfgAM`BgOLfd~9<UnlZ<&7PM!^!^fxOcZ8Feeq7Gh
zvyc1j`DUK^wf6M#c~xBPe6pLY?ltq<Wfa%2NLX9&DDRH^H}A5X0Z;q!W8sgsU#`<w
z|FPG%8=L~?-kiMMb#Zh;<MzV^vw934tlg>e?hpIpi9fgZEm^pbadr6mZ8zN1CO_PG
zTyFEN@c;k*7GCx>PkeuG@1oqS?CgzYZ=+Uo8r|(pjm){X=jLj|9fwX%R=1s|QgV5j
zuY^GY1H<#@_L2q_r9b*#h}s>>y3OV+`sr2Q;)4OKe0Tmod%~vZBYHMF+aUYnv4fE-
zu6N&Gzp>@%nG>sS-CgFR%irSlsz2ku%8Ha}!a4mft=Jbo{@231^tFuCeKF%n^A9{x
zd0nif>iax!jb*o+GjG#WK@Scu_nHMimK8C~xb|1@$u-&I*AA)j9am3W5@GN|+e7lY
zUVV9Kecy^}vByrHnkyk>%V{Nc;_Z{mQt4*vjvTrEkF}Hcb1OrF*|tY-^rzY9-&(w(
zC1pjEbAp-F!u&Pu>o&@*)jb=w{_?f!kJ@(ze|#R#r)Z;jm3iVed7XyKQ4f|mG#Jmk
zP;+i0v#nD4nFbSs3E}59>PYd+yFK2RoKU*UthA1klSA5^uWN<IhALaF>uVTaD|cRB
zchp0rV~#0z(Ee@T9W1B0UTxzwFpsY1+citcN=nh3YrU;ONXUY+-(?b~Zm(;f(B7t$
z^QU6P<jIxSS-!mG&UIvrD*E|a#%ATi1B@mz779`Fwbx@m?0&beZ{Z%9)cbX>pPhJf
z{8h;XF_8!#BWG9<^!dZT9&K1F`B9?o(#i|dthXD!KGdK8_)vd-bdGZ9uf!9(ceB2p
z)wQYc+vRpyDeJsL%pbbFgx03_vc=rnCK1|hc3@5Z?g9s;$;xZ~>%K7iEO~;t#a#aM
zpXP}bx4BP5e_Q1Iv9i0qM!#h4pN^wuzOBmxKAnD^p=Ed2+SOf7qHRUscEz+iHXbQl
z3=U^MuGP5zxA}Hb8SAx-hK1X%JbXPh(U9S=zgfV(=k6xYWQ%v)-*txP$MK~P@0=29
z|6LGvswcuDg=hVqitkfd)Q(oKDm?u9&+AKR$18OjPloQdo87uY`jFsF^N0;~2bAyX
zsu@UrVX41(HuQPD*1@0i-_*-QEPn3q`-%1C_cCVXr}p_#T3;+ag!TE>&iFFVI&#Iv
z6|AZ5S%TI|GS-`IChNS|`u<bkV!?Yk`qMoPR7^Se{W_fQyF6SXxN>9G7hj$uD-SKZ
zf7)$-!e5ack;=OtJiXm&|6gpa_MunIeY#Tf?e*B2gN{tD-YB!--*&H>{kvtJma@gw
z7WGK+`*$6_Q5Wua_lZTq!&BWS_TG6EV3Xwc#C*}VlN|~53HP6x>b<=!#v`%EphWV}
z-z3-DGc1Mc^nNf&bJ;mZ8voxt&1cbp4>ML)EI99^!t#}k!DRcj$Gy$Q7w<&9FUV=-
zUH<XXzRp91#zIS4`HuBGQ8!R5w3GM{e?Q2rt#WVt@z?C>Rx-`1wujo1{B9MC-F~xs
zkJRZ+@y?mWcI)+YOE~1@KjeSul+dmEJDJ(;Sm!C8i)V#>*M0>JpT$4;zj(q57WwkN
z<d5$r?#wVWv%0cgS<hsS)5d2yLQPf4x3}fWNsBYwtNWe1=kK<s@Bb&=t9Z<NX2wDP
zP2ZnRkAL(c@ci7SowdKqY<|61EGPY5tJf{L^zyWzm7smZxv%oi&9SWbb~8ONG*tE0
zvkwmsYiMXVczJcjZY&E6;%t7NmUYlTHd%RD)5S+ms~3GdvwYw7AM?Rev&NlV!AZ{;
z-k;^)9kpbYQ2!aPW7A(B@h?`dd3}9-`@3CdcVC}vS*(_neDwL8bzfgB?vL_GU}CWU
z_ha#O;Tba4Wjv;)^SpoEx^t&T(Yei{BsV8VCv05|=hmpZ%l52W$G3jpFRh4c#^1Th
z-reb(9$zOZ70he2y3F$G^*2}24V21u9W{##-Tm?J&3c91Y4-XXjShQU&`;ud_N`8q
zdDk5th6e{8#vhk+sr$>>{`k`Dt&cv>NVs6T#9mGHUjNIJ{f=sZ9NTv9KYu&VJ3(lv
z-vQ^p_cq^n7V=fDrudcX!ITTOhuR)Jtb4z>{z=5e*YdCbEB1xwIB$Ko$=UFnM;(*x
zp*E|M-0BUxQ&ihr{GIyv3`%=4rP@uyLmwR4C+i_=estNlpS!m?U4L<-mTjg}=k#;e
zB6G`AUM>gC(j43+DX-_aer0`8Mvb@Ho^Oon@6Y1ixufI@gI~>mQ?JcO-apTNoxSnd
z$K4+;=(j6O<=(%%BrLroTxiCNt}Yobg++e8t?^Dw>*p9t1#YY|{W4vTGj6%Ip4-js
z_dz9A1~*s2n$7?Ad~Un2F?nIvWBDI}`_uWqsNVZoCvQ}wBEeZ7+r4gsz|`z(4aT3}
zpO=39I&f!|sgjzn(}M$zf9%}*zf~~_`zP|UNod{rC#xK&rO3avE~C|U%g&us4uGpN
z5W#>nE-0LJ=Ib3b$M9elSB0uKwu`<Vdsa2)_ao02S}o=)HmNCR`Q<n#zZ3jY^QU-4
za?517mT!{H2i`GXC^0;(TDV*Gu)@b};s-pAF1OOl|H-v<f8A;Cn4+m0SMp8YuIqNT
z^Q}kqhuRrmqeT9FS+`rMZ00lX^od{3<?_W!Uwfan<lg!JlC!z|7p9z^?sxR+jB1{b
z+nHL$CgtsjzNPbTk<_^}4=>HjVsN;*Flxq^v=bqh%yNZ}yE{s%v^%OeHe1j5k_MV>
zJ`<x^BbD&|<i!a;Jrgf|6u;N9lvOEf!iPgbeNQ($f0{G>*sY6ScdT8V@bl%;R=HZg
z8;dj2RYmqT7i>KA$&JC^U{-{T)%AwOJ9{hA>rTD*v|VSuu0CQmi`qRQ*;NOcg@3*m
z4d43WY(-+EoS#^R%k3DA>yMs3{V8!<pC|v`UD?&&!gs08<T=fF{Ij&+^|v-#+&)&^
zNzM5Ksy98i>~jn6y3Xfwyp`?adp@;oqU_%04?KRR-MRl<9@GR9liSBVefFn2f<_J6
zo@Pa_`yR%Z@++*)GLMtl7PH~*gcm0RPBSeu-TANbXTbe(#l$6xzRsUp!(|`;!)c4%
z`hOPlZX1jBfB$cuw%ktlhMI$5*Y4_nyzwcz0&D(jevkj5`91y{>p%PR{E<o(uU>U+
z&VTIkl&}3)38-3s@aoEnHDB(P^HldpnR*#io;=vh{&8)){|W1=FDt@@X5`%1z*wc-
zec=6`&weg$Znv(?cUpJ=w8QoL{rdY!yG^sNJ$O1jew*dFb8im5yvQ+4yuzAi`YZY1
zo_U>u7V%GhUUmQvFP#wO&f{;5c{F>rk*sNQfat&7o=mmb&wc*A=?GmN7Mc6`Msokn
zJNI+9-)&p5LZkaL6X<%9++5v5hY#nzyMDD#w%EpTkGiLd(4L>qX772Ts&o3$)bKdR
z($cNRlQQ%2-2D9bvYd+#6!z^ucIa=?M~C_K9oJ@C3fozJwAd!5Cz^Y>P{%Ly{lS%c
zs|{3ND%#k-C|+apU+&wqKTir`t`$5eSg6PypQ3x<;3eLQ@-ty4RK4PMw=B5l!S$~D
zklXe9zh}<>r}ii1Q0Ga;gsVTlZ~Ss*^`d_Nyt{^bHk8}^yYpQ3&dtxN2hFl71waLt
z{M-%oeOia~{XT3wyXKcD^X@xI<@NhsRJgJ+EZA`MbmNbX%dhusw`}zM_Dg=Q)M@=2
zztrk>p7P(~xA5EcmHgoy9`71Ep2$g*e4jt@`|Grvhywd9rH4E>pW5vI=taH#@e}Sk
z>XGkrvV0txB@<kQdLx934)ZoWy&Ao(Lrs5YS90W)v=j@Ib?PfFUlOp%kyyV+)m*$+
z&gVp(ZlnjtpUamjo~Er83zatKQq$iV=Ih2b#n3Ro#eKVGxQp8%eM7-ri<H9KUQhlq
zU4L=T&rfElb$53w|LU`jvGPm*5ex443OI3W<hAG3gf)mR9W)i+HhGB*)1u>dI6HlQ
zl*pXRad|iCx$ETVF{f|D^xw%BJFr5~{;%#gvD<zQ-&q&d<~ccRzqjb?^zHhNFV8()
zbkcj>()IgV=J?CG-P<I7aF*4(R|b_18bZ%Mi1SO$mJaxEH~YaEwdKF^HBYy%TgNDR
zeD7w5SV0ZvM=ct0m8ogWU%rORg-^cMbDI6fdd8JOO;0in^ZGwlRle3+yfVasvGq=T
z+m4Bcy4MCT>pmW}W3N!JtFB(>dgBlML5iFFHzdTK>+jP|_}nt7*7U@l2R~cHrp<`t
zlV79TG*h(h{#()a?;m!w*jjAV7BPC5S+uzG=;rQXT{Zok*XCU=o$>#@@sG6Czy0J+
z@43)&`ReaG*Y-<rDj#L874N!s{ne=tcizp`QPbZ!t<yB=<jd(FKYZIK=i9Jx@egYm
zt>2Lw{M05Yo0e=ief*8284vTW9^tkBKi;txn>;<{Xra!&GgV^0_0|jK8n6AW%n`Js
zEcx7r8JSHdz5PPo9r*tI$b8{<CA+Hh{pQ)coVxL?sDMC2czo^D@OzgoHMMe!SG{3*
zyt=5UXpNdsVf)q9;nBIDFF5nxy!!kwzdcV|qRzITFV(;2YQ4%>#+UP<j6?7Efu8nd
zo%y?zK=p#+J5d>h;~QE|-{U*{^vWf*JH{)!w;#?h2lZjHuj_T^?ka!Z7oE4!_G5$7
z!UKPPPJ16O+3S{bW5dB`c6S%<JrfIB`7U8I!(M$`(NixO`?@=iKhCkK6uN2pd+w{`
zxcBA@CUKs(FP7<UZGX3E#-1lt(cIG?e4Ok2A@<z;xm~B_maqDr5c^Mk(bv6)-FMZT
z@z}p^hic-wjK6)4-fuAZExP(-szu+?OK-v_1ggy2QJ(bZFGujrdii%J8|ORd@@EC7
zJ@bhu46{k>U2Av#4|m)x^NHW*FBi7B{_=F;PEG!!Z2f$%H=oPD&EUNG>ypQ9YP_Gy
z{yb{zsPVt0d-=nOX~`U2f_4iS8NSti;_I<m%f2{EzKgeE;g&1!UW2mAu@CnTm$bHK
zSeBm?U0B&`qrx&Vc=@MOy``lqZf-itEf_0!VYRqIf&GGq4;(jayYu;h#g(@=mG6|#
zxASvzUzd6<D{;;G?`0A#pw?H5fKv^FssTJBz0An<`0%h>qEkfBd3oox@Hf9Xb*G=Z
zbtgVM*;FrA=)QsUon#gf#Xl?p`!s&JeGGP-#pS=)Bzb1+-<e;}8kk+RlAh-8J?FE~
z6Gp{7pC0kbFWh>ORsB_=&MN;o%-NgfnH-aywEUREvPqv#b(e>3{aJpI?_sdi<+S5F
zRrS0hgxe?CKHC5Lh2o**Wk-8^1oo<x=N`YU^1yGS@?plty%%&vtFFxZyp~1r`l^$e
zE{RJEK1t`V$~JoRM)e_!)kDWaCwJIr-iUAWY(6sCR_Cn7;g?RYxs%t22CZ%PI43q;
zW6gzy5y`*P_pa{gncFDw|6Nn5j73ewpYs~|8~^_f^$cFOdEw36^{p%l59>DS$@^>k
zJRZ9A?9VdYb<Ynx{CsA=L$*kreUL}!4%LToyOTwPS8yEO+`RwU)Ym>|e|-PgKG%x#
zy5!MWn|D-ftgV?JzafEfSINWtoZoLYpSP)M`WUJ<nRB{~P2i<KUS8f48;WM7)YRCx
z^~>dk?>~9+q=Z$;ilb&TXU?>^eonln`jBt)A;D!L{y8`2@pfpp?w^0=cA|h2NA0Wp
z6|l7ciY+Bx-+g)-dS1@hy<VMvLCeK$QM=1@d)yWuH7mbcI{hlk)a$!{zuUcbTjbWP
zsj;=YZnbiY@3GpayJ+#^kD%=ar&h08_2FuGe5In&gGWcZHF9hofB5RyRnX%<Lp^H0
z+5co2jo9?^{jR;~2M%ujzWdv>4)rwN@5Qx3|2R9pJD%eB&wDpx#X<4N^SAz3KREF4
z^qTaG83Ob2CwM-YF{5IB?8n}YxqTN4>mN-`7pd)zn){cNV_o^acN%_S@1Fb(U#(rd
zE5G__w%&rH*1_xJM6a%vXIgyg+(qfqs5!T@{+d?j-L8`On)`n8(%$`|My;2Y8va@}
z;fKqapO5}4Oyu0(R?1s?;@*dPxxQ21ug++^X7!st`J=a&kWRi$*_oRY_H<43612<~
zQ_%{YU34zR>FTlG1m1hU^VWCuKc8BdW<2Zst-A9e;UO%+$;$iRuX}W|z9YGZZ_het
zXS=1u2GK(GSbk_$)WxXyhi?sJgl1gf|8&6Mpw+buhnMG`mVJ*bPLeJOJ=#>-<I;4&
zF8R&7%a^AtyvX4trx6vu<(=~ZZ|R)c(2V=D1+L}mtl#tSPvVt%ciwF(d{xXHb8Y(G
zpma`k1<iX`%@REm+X|Q_F99_iKMF6{5&bgp;}Oe;woNRj7qfj5z8Djlw$T2NIH+^H
z=Ml^QDGNHjD16zsTe{6|cH6%1>Pm%9A|j3VZYtc4S$F)Y(0v=rwc9)^nw=sVzMBi*
zzhp1twey2WW#nAO`|rQ~Ih2yE7y3Hz)|~er3)R)S=4b7Ge#uK_eZk%I_T8Z--Rk=a
zo?P+wmT+qdEZpq!djIL4);>9_V{5Oy*50`Af$_yE@5eV^FWmQ@ORe<h`<d4RmwwF=
z>dBtEJ?6;L(}(WI*Lp@pNu`~caZua7`kT(RwVUe~_pBBXul`oPJ@GKxmTggW^X}LE
zep{9w#=LHhP;Rez{q?s;pDZlOZ+~D`<ko*ux%GdW8n|G3XS!-RulmC6!GW*5RF3?p
zwC*WO{QBx@*zG$Y{okz%9ylynwk#?Kv?=$>l?wI9<lJ1{sHhtIi)VxVZCUN@{}umi
z=C^AIdp-B(Gw<no3%8v7`1AbiNADYgwEp~Bb8%|Y&zaX{-`&1^%GRQvlVP#$8SQoF
zqFbJY{i_x7p4H16F?aikLlv8I-<|dsYuL~8<b3C>8)1J6-pOjX$bJ5{%Hy`Bd0qDF
ztP8)dS?>9CIeY*1s@!k8<SSBFK3;a<$}PjmD>+}9<(T|BE9PG?@AKwz;p(4@eu*(h
z%>B#mvO-9xB6ZC{hS<b~+J`>P`oJl?pr`NI)ayBSyRLaXG!>OQXb^Dh<Mld;Q>Wh4
z{b`X?j`ZMI(%8t??*7Avm-ilDBedY|;9tN32`tbG3(?K%BxP>fO^#&wE}<6{KEIeD
zEq3zXxkYP^wum0IZM%7Yd3)<ON#>56iX1H)-rUT2?aH5Wg=Wfd8qa$+b@SRPk+nY$
zEKS~;wP&+|<FZLgm0I;5m+hQ-^eJ<$xK8-oJO^*qdc(a+4sA<11M|8Aeco2~X2d4g
z)H5z~Ii_F`r+eex663|+_AtNao*R)-UVre@E93e($FBT-m$&2pkBUE*)k4eu8^}Bs
z`+EFJs&nD<Z-y1i%EaE?v199eZ2SLC=BjUJU1$9BdZ?Mvd~);hP_CUT^H*ftJ?0#0
zFmtc`<F8U%)iQYI`T8uG^fS5Oip#}cU&SV6{!sFtH)WQP5rg6>y{1yDU}L^%c?B!(
z&prC*=#B8D?fp$&YJcL=`ln22oH6H%!g`zS?<CB`YTlLnKWDJf?TUGII`bskdDZVM
zJyde<Gh6l@u71Cl{aSZ@zX{hIgBO0Y&2l&0dUnqGeaVXV*6(&4&U!TY>}+%EE9L2z
zthXiWtI5sv+kP0_v#{}9J4sP*L#^7R?Y!-shg*adC)=Btn<xMO_gC!pmlqeAnb~*>
zR@7(Ld(ZMw%ent<?vmZSZxb%3&9|#H0PQ^gIZ@etL;88S^Xy;jd3kv+Y_YQYpQ)*N
z>{<8y0}0#e7w_7>L14c9B!hK-qs=2EJEvT5Y$}yGo;1Dnr-yf$=zj*kClfliTsX)P
za${OaN!_pL7mMB<)4m_KMP{n5Yk)@x-_hr*XPtRltlPXfDr@zHYAO3h&xZ$NFN93#
zin|^Y+IXmW_pK?KSN?Up)c!N)-3d3FJq}yey|@r3QM#{EqG|h<SF*deuj+YppWSTA
zbmlql?}l#)b*QppV%;}+=GLe!Po7mNF0%Kyn&mOYE3Ps-bn4yOPSvD|?Opec)xIV3
z?%SCMPp;_~yL7?xy-pm8bGvR{s1r~9as0c`+ST@(&p)ht?e|`EE%ye4W$QWK=<VCF
z_1TXwez!|@F852!r#$>4oOSB^+Lndu&MZxy`SqS<qCsMfxCT?|o==+&Z#Bp|o6Bvv
zAY=Ilr>R?R#@-d2=lZK^amHM&kb~O6?plfyIrHyay}GR_`SyD!&HNAImX@L6$ql=@
zg^JC3kA0DEQ_h<3K}oH%$MI2%#+{jlY?uF8ixh3WGWX%Oi>n0d-&J&n99odRr$DLo
zSK9ky+7k_4OqWoI+W)mBU(G!sk}oQGv-|Nkf>t44u3Yk-RcsMnePi)Q3-64Dze7uZ
z6;1D(DrFV1<(*3^8&BHtebc9z%ssAp*7Bg$OqaeV0>{n%#k}rhly^Mz;r`)$R$px*
z&gm4iroTM1Z|;KZGcyc9+YZ+Mxv<dLqWaq!aiw3)>i!L8GktFCEM9)p%+u2o)NFA6
zd;IwEWbllkjAao^D4$NsI~^w`QI2WlZ-Q%u57qwu+XN~wmMBY2lVjoZxyN^S?Iq!i
zdsk=8wJtxDkotMiVou%My=AY%-rrHa^s>g@^H>urH_PNEz1Uq>xG(-$=z9CnhdYy}
zOjNXe#CGx5+t&Z3COYe1JQCNB3SV9P_V1o67aS85YSwFR|0l7kbh_-T?NQ~DJHH-h
zc`f1AWWxP<dHB*6o+EEU{vG6D+stP_@3%UGgW}r=P9L6}<NtU>56|-9@b+@_xZYy+
zROYl&_22$Q*XQ2cA+%=a+uv^eoyH6Dzx+)JS|>Kwj$t9^UDnrUj)jFhNvX6@x_?aS
z?f&qS9x4-7{CID9Y}YsI<65Ds1@$Ied6O0Uq2OclG#kek-+39-*e7kBZE~pnq{rWu
z_sv4b3;6bILsayC=E{Jp8_*T??8mk~X0@*i>|9iO>-2Nkcj57&9M>`$T+Z2Vb&(Tc
zoLO(+qdU)b<z2adcdNRunTpT-mY|ZW>9km2PTKu6pVWvovls1jdM4j<<Ky?wr_QqJ
zYJK}R|24Zwb$W9#|HLE8M|ZcFuNQl_!sXW;mbl7OUnD%92yJjXKer?;BSUnpuveR6
zaJT>am#>fhRyuS=@Q;ci!vPP;JA1Qrl&aWo-U*-oTS!pgb^H8f@7UAJ{<pDhW}m-&
z+bk;+rpCHM=P%wleb2L?Bs57}^v{$-oM~FGcvo!t5cS2(`1wuOc-uoq>`!mX)|tQP
zbvK*4ufW>X7dz)adeM>BXzTi#>($(7jhG7)I`bS4bv~Qa^h;s+vjvB1`+Md#?wgog
z@ia1Ycfqn}4Tt~kn$-FA?sW|Y&{=#<Pft(NE&hFD&eUMJ`}O~8_x$~KJFlO4$EL*9
z7f&fYnrWQQl{aJ4)i*acf4rT)zw_E=o$j6<o-=c;uRk<w5fK+pes^c5Mdc?IA2s0+
zEzzdtX2t2JW3BoYCndF*YsKU{L@`J#yLa|tMfi$Md_gO@()erSAxjs+m#BYyZ(3rq
z@!+=exwe15T(&5AG2y(*Rs#v1jGUa7n>lSkE06s6_;_Q|QLYs(X6;s|rae*IoOZTo
z$A7!pUka+KtgNi8i*m!(#dJEi^I6)oElx3#WMcYpa`N1tzpqba<CSV*Wd6Zf;6LB4
zce1)asBDwyb>ldHDSEoV6=|=PQ5)9ndAjJZr^TMsgew&ncS(t>8@v?Ls9WG#x3~Cw
z=bvAbUr4I$`Dv@UL*Fmtoxt9(LmnFwK7>y&`tzH|eokzM)>~Bu0pA06<7T=}I$6SY
zHdOS5=~pwEU(fF6p7LKG*%;WrU!lVH8{0qIcV8sS7p=Usb^YXTi(W4fT%o^DBO<)=
zoynv24)v;6IWjvpYYBRm9DMcl9P49Op`}mXzf)9pU-a{gWV=w?j;4qr!EIOn{dQU7
zQDnRE_*75<08Zz9ixEu*4{OC>cJ67LmxaB^_L6xwJvs7)7Wc#Zp%s(Y8mXL07oK4d
zWI07KmgV&sHrXwrt#W-Y_!qu3S2FqQw!T+iCF{%E30gn9&9(X0eZ6`7Mx2mj^OTo{
zO{J}pQ=6V1wbo|j+fiq`Kr5uNWwx^G`p+f{|DFii`9sOAZ>jIBZ<AKF2uJnQY0DZ-
zwDJ~GcS-yry?5jPvoh(<+2x@1-8&=y9B~MjJ^A%rwcmA)kGztW)A!7dIePsFOGkc_
zeR%be=7|>ib{o|5Ja>d|@XO9R^waA4KbwQ6I4<t$?med(x%<Y9-a@6)iCGU_;<oKt
ze*Hen>F_y!+k^j>i7~VDx$Lj|Tk&+}%$X-n6}{)2er?ip28Y^OTP-cEJ5ueo%lziP
zy7D!6na@FPeUALN9k1Hu>k2ZNCa+ne!y|3Rb1d6WFef*+)$Pd_w|owcjx8%=owh8#
zedrcHr_YO9uC0%X?%&Yy0+leAB#*RIS~Gp;4!dbr|K;uW``dp0J~;hFiPf6O&1}2N
z-Z~{FDmFFc_&>-wduwa9?zQ7bj&P`5+;IHL%HWSLm(TCIHv4Q^%pQ$Boww&QF)>Y;
zHtm@9{$J(0w+qiaGuzyML(R)eOXd2GY)xVga(R93s@%5(m2;n`vp@c}<+;mi<JDz5
zOZFtB?#Q@%^jOaFU)xG*#Y^`b%}!UbSDcZsdxN3$>d$t6{@yq8JU;*a3!Pc3PffIY
z%ooQr`PAo|D^8qrDyh1CzW3Ilnki|rxxvf0xExQNo&523xcnmHu9wCFH(%F_tjX3X
zuJPsE>7+F2z^vrj_X{|~6H|;@dZpVz>x@MjPJCBmuX~=<KY9E9*@CcYUsez?*5GuD
zvD1gK)2U+fR?pRiRgNtiJ^x(Eja=}4omm)*J5!I#hI2P!*b8LK7k2Dj;$`pBzi)2%
zxtYEzZk)ECxoU5hyfEi}j(?htZEVV?`mb`vU5;7j{&l9C%eSZMoL;l<UR})T6SDA8
zw~nus@%l3w0pF_Q6}Kc@juV>s;n9-p$<rmGeNOy*D5T|g<?sqqMIBRtm*2~rJ&gXl
z_%cZRijnfGiDSs!`k~WLwsU?^*S(MbW|-*+O=fp@P}+3Od$DQa_soaa7cX~-tf;+`
z^~QeVYUS6D)c1AlaSPA-c<aiAgC5+nIiDj`eRo>K?!Er(+cytR$qw`U2<DwGKU8)q
zr_R2RRrZ#%vXSfK`+(lIEO7L!&^q<7j=f}O<Oi24pG)2Ee!Ed(k~F))Ece!vYlXR<
zagVb9{QYZ~c1B|PFAslz_oO7HuC6YZ+iz}cWLBHZX*4rCulw8_%ggEJ^0%~gHWcfe
z>El}t&Fk|-o?QR<{OMF7S%!}+JKy@o#>#@uwE?XFQ2qP&*X#8w)~?-pBkj}_O}~7x
zxkjm7M_JTb)>nUjCt+J<vVPCDZDQ?wvY(t>)(K}SO15pSJj1cyf~S9G+UE%0wO?<P
zS8hG~_O0MM@$PW<Kl5LlFJ7p~oqCp4PxkWM&og*`X<ghUu=InX=z*!npETP2X*nfx
z{Ly0J{zFIp8JZuCsdr+`++M=_)njKRm(y<5h5v$XH+%W5|2uE`0T+!x_w|~a6@xVv
z=I0b-ui57%t2QrU@6uc5d~Y+(pQ(EI+e66p_)h)&ysRb@gAKkj>-*(Cc>A=RJ7lwG
z_lBhX#Y;c@wevo*POv8C_Cs57SQ0!k9chcs64?nWkNWR5ew}Oo(tl5X+C{6*JLTdJ
zy{6VJDotDaeon(XZl(6STr=(M9o>`P2};b~Guz|9)JthcIj4!gU&WLz7M~KdWpR)}
zqvxwN5h*s6LNc#svT98en(^ZG4^L5^-bb_3r!G9C?jTsWR%-ImU){I0He~(_e35la
zP5I~Bxy3WS998)8yIAPG)Xx1pweS6pOss#p%Oos6>XVPvnd@(zIRiWeS4`_v)7^RP
z(c7gLwpW!ach3*fidufLOP%di&z~oai%QSBePqdCFfjTScINfpWoMIfbz@!yOycQu
zX=8BBm~B*FY0xB+=)v`_T{<Z}!R5``2}XyuyF{GpF|CxpX}ivJn%KYW-gCA7nTBRv
z*EE-Awg29`_jo+(>2i_v1v}24Q&CcKDiEG<G2_U)ySw)aOw5-y%aNGEr(?A59;lX0
zIVp6pYV*w=&<>FAcgyErP7VzTd2nf|x8L{2+EeB}d7ab{^`{s-&)c$Np3}9D!ZQpE
zoL5db@ZhPXUihu8+0#$|`t|4Y`L)|-8l`q!e%vE#EymT#w07-VZAHW5g?{S!g;&nZ
zG-f@1?!*a(*H02T?=73wc|O@}Yt+2sJ^XJvS)2E7s$8Sw+vm*bBVn+o(nnI+eSwn5
z-KMH!k1H%augmza6n*@CX!YlRx!-qOW6?b1`udJ#|H?@}yRX?=eh@x*|FFLJz9Tzt
z9riowQZs#FBy(Hhh2Ph17k=pGzjX!F3>A+1&Cug=Y1x~q+O&ILtK;WR)Y5R-a&E=t
zDuYRVomXEU+?X@_xgvuHa|{2jjQlUEsw-}7V2qWolMo8MUF!5uSZzVc%b?}_;hUyM
zs?V7b^-BMrq>|g4!X(yX2}dW*@NVIcc*L(}qkeYl=J)XBm>r8X8ad%3vU~<bAA4)(
zocwutzvbo%`JN-?=GBHqA5-|(bmsku*G{@oa`4kE;oCMcozjL5uW}x;sBu2t_26RD
z%0<()m|B;g{IfWuLt3=&^zZB#p+%+-_Z|_yk)`)he5#~Wk3mLH0Ncm%`C83SIJ&}}
zgPpoB<}6(=UVq=>cl~rwLOtkWv1a1YZ^!)=(jsOgD9ve!USt)*H2Foqar4>l&#pUu
zi&<2!=a?ba%pYuw%^Pd=uauj%y4Xydc~ECh#)Zq54(A{EHFKK(*R4;UbH^*J|F?r%
zd6$!(VEtN&$mjc(N9>Bz3G6l%tSgidGMyNnm(+VBdef<ecGj~!C#yLsZK(KqVWIPd
z46El&mELT8GA}08weid688&h<<lNtPSC!MpEbq>X68U{coGpLtSvS@0HaN^|Ui~_<
zT~?TRa%;=Yw-e*mA8+LrpD<_6o09mMGiQd~?vb~@_p&fVOZ3s>$Au3Mu`d7pibq9=
zQ_W|FLd5im6CXazi1Akxo!|X=YNd~TWJB=h88buoCxw6H*Xwz~)f!U6w_~bl$F-Y>
zo*b}w)^X#dgzR_qxXRvjBHrisyb7^7vR%?7T<G4HxwZWIjh)LDi7btDzgT*KgTbNn
zpXC*iIr*2>7I>RXa_ePg*kWd0sgQJEIkaQH_$IZ}?3MzzH$>^`3$__q-SWP;qi^R@
z)=+8lLw7DU{rdY`u<mX-TV;hsQyY)t<BN;sdb_W_JTTKIAtl$|SR^p8?EBI;ms~g8
zQ7QP}X3A0j&-2N)RMzPlE!T}Yzj}jOBA~Lb#KdeFgDSWY*dpN6VLo%~BWby%T3avw
z^`81@`Q#05_xCoQi}VOedYS$z=ZfLU5B=Vcr*2+rb>;b+?@li71g&jk8Vl>1N>2$`
zI_>)1{cm}nNc@?r$z|c?t!IR-WByFpz02ldYZ))=*+th~c=<%vD%bpCdzj*Pb-DD$
zw+|mTo%CLp<SS#eUo1{T-rDAj>c_3+)tg^`e8$gew=wcoh7kXu_@}!&ckelvk=VFv
zzt10)3*R0^95vIi{JSaoSDsnd{5M%IMM9$^e%-a+rTBPS-gl=%ALjp8*Dhah@xe@&
zxVLwooSe*hnqS7^!9$N*?Vz=^s(<g4-OdfWosyouJ7vxNy5DD2|NiI_+q+%)L(ej?
zTXP&iLG#FyE&2HTXv5;78P*X@!VEVyrFLJgH8C@L^y%qovD+<eZAvOCM_z7ZNci&N
zqTb8p#u7Fa2D><N?&Rj=9GPjHzDHnUwq)eT!%~0d&guTls_Ogv<G+i)4;=jZ-qv?*
z>7vrCnH7&}qa$XqU!DDv^T*U6(|Ix<HYWT&Z~UKW?Zine<tc5?wEOc*-v8@(cXxhx
zectO|+5i4q#ns-A{O<5+zY2TXvU5LUE@n%)yiU=2`1{2XyQ;?bmY*&JoM^iBKArdY
zCQy0v?3wm!zF9`biEAF-7w3{R?V7&l=-Z7m&l*gb{`u6@jT;k|eEWNM;j3%C;c1}B
zpU3rlo2nk3ERL?PTUa*dBFDL$Z7-`pNd(kOSh5$Thmde-dqZ+-zwVS(bK(^gz6!_J
zq+R1ycTYGw&8*ST&+Up>x>#IEMxN;XLiNv|-yG_E{W4o`@w+SQ%l<B3tyAQ!Bj~)0
zW16|>JhtqI<u~pvIonn2zkl=Nn7>oRR3;j}Ff$9<vhUB14{kp`B|nmWvfDrJ|8m>P
zN!x;cd@cCtz}pk`y1VlfAGiLeP`1;Gua9^d&MHy+lbtL0Z<`JOudw?TP2t%B^)}3Z
zt==cAx}*#FPkOSx;H;Z){>|E#|35rCcr(ws@#>{R_37rmKTbEhzK-hY<@;)Bm$)wB
zXXmN8d|$8MJaXj7g7EcmO{I~Mk#c><zL&neCECo!TjUwPaN$A^AD=BZ)YR2MCx-g<
z9^Rz0E&u+z5cz$}7OgARnWm@p-lG09D9Bp2u$xNp`z))9>^`~syZoKh+uL&ezE7Mu
zk#Y0X-kFz|`<GYES$(haxvYoE+iXdl!xhg>i$0$<=bkp-s+3FS`aj`MFLci)Z~M%m
zmY&W3aOd6Rz}3ZhdCon@9@#AWVY5V6Csuz-&y#<4`O3HKJHzWXlrVz^I<>?e{r)n`
z{@J$Q_wD9~*Z-TvqV|0I$NBt!pP%{t_kX-^+ohWlvyQyy*I=IG?cuWSg1Go+Zb>%A
zmoMk>A9H>6{Y~S(B~QNB7wdH2im!jVb+X1(4&k465B;1xlU2M_|4f>k`_5TTkkK_n
zWc?k5NfqapTx>A@bX`+Z>FD+1Et%>QO#Czgx!{#l;K@C*3^1Nk&Vh{vuT3WW{A|v3
z`ikR(pX`UPJi3t<$`Igstozzlvk=Z{-Ku7c44pBF<vc>IKRWHz=6;Acc1)|`F+=0g
zd7mEWP0$F5^S*Gg;-5j+wc3p9rm@Ryx^{5#@35IR;oc#2fh@h0T{SxSUcV<-3(a6r
zT_I>|AtI{8=@O&*)<0HIK>LrC!L}IzWh=rqyt{Ny3%ve0cD?nZkFT3_W_+2OT)b-Y
zseW#KDX#aax0~!@w>oa|6J6#|JhOU|%8yNte@gAyp>sazkU;*5yd2TBuca1#N>JIi
z-c7wODKEyMi(R>J?xba(f4sU9U%2JY&)`<wjaxq0n<=nHhVGVqXKm(C6PVV!?#jD=
zi>`2b@VrxwDBo4J{_fvWx5I6`!aCP8Of<B#ihlp#IlN`|S+~Z<MvH<64c@>1oR0t3
z^n8AO+?IKdEpqPfljXO0@T2_g<Kz8{H*LD~@O5oqUFVPT>3xR|{93%w^H1^ps}_CE
zrKMXR%bIM|*pO^L>t3<F6e#@ftXLyvR?og7d)k7iXFtC8E?cJ7zJ6<Hp(s1Y^YS+a
zuS)+hSl#>n^6u_(=hau8)`nT%Ieu+z^xADdU&sG{Rq+3McX#*UM@PFqemKnEENaPd
zV0wjiB_{)qyj{$OJ&RT1)^0QCm%Q!w+)$b)^oQAV-JE?tcrDJ=o`1hA?BnnFY0ngM
z6VKbEd7W@L<5xTDx?lE{2lg}n6kYl#QF`nC|N8qkzb75H)^9ZZTe!k2H_>iYQSkyE
z9;cfxg>%>SzPc%X@g?)W7vA@OzB|e2ko;2h;;scV*2(oOd3;GsOerRz*XzTE#Ees?
znj)|7n^&#Y%hv1O|LIg|YwHCu5r?^#z8RY+*vk6OoY~~*ddGG4{Qe0Ol`EevT<qpJ
zdwzZD*$JWx7rSvz+YV}q94Ish33Ix-_3i6p>vw<H)$@8K>!j5ZT3R`~rh)UbfD^|{
z4&*kN-xjkFPBjBYhEg9c6IOMW*J~#JWOo+Ssqx~-Hd?ebP^GccBS?^8LX?M_QdMuz
zAF0jzTsO=ymAtrWrC`tei5?63d|itJx82=XqS7@%<A<v%*ELhiA9FU&WWWB<?HjLK
zM%Qn@y>AS6uZ|X;;UOy2Q?qk<#^0m4qKiB|^zzm=?3~&fa?n0CNK)ze0rg3RZ|+y>
zb#GPHw$_=GqfnJ0v4o5B%-U(<9NtqOsn<$H`z$Jbdv+G{)C*hxeXN<{DS5|IjZLWW
zdd>V629_V5wR(-7nQMQrO_q!OYb(+DUOQh;WUV*1Y|h79r9bB<xnJap`?>aH|D!%R
zeGA#yYa`C}c>6vt-1f};jm|&0^en!H=HJ4$A=yX8^VQnFl&{M7zCPVFe#7qliWeud
zoSq&1x^UsgDWK$@#OdQV*Xrp;-jHx}$4IXfqmmZ^M~)n+P?@)S<CG~=7OYvrBh<+v
ztmbpzP%HPsfE)8aT$m(joE8CE+Znwrr%<c$<TTxDljVHpSO|7@cJlQ<)Oz}q*P?dU
zfvnxe;wA<~S|=pmtJHpJ`LxV{VV?EPPycW3e*ZyZ)i&M--*eWloPAH5Q@|@@p*g3A
z`z$42R>3!Kw`#8!W%(NFc$7^`$tyUdOXMiiCFUR|MklG4rJMKG)_-VBN;BU*JJ)mG
z{nEnBXJ_VAn%&GPOFy@>KW_bTclp{UUp~4m7W|)G{W$^D(!A7TzWv62{lha9CR+Tj
zJ1opMH}KKBgZI`Q+N(E(^X<Lwi~H>kO;mPYaJ|~T_T7t%i!G|I{HkT_b!(2V`^mc4
zy}xW#{pOo@avD5+e0YqEjOM($Kg;_49^u37{Ktj;Z5o4@`#GuzDH<9IHa0fu+4k?1
zl9rx0dv^6<vwXJc3=SEYm$U+5YXLGe9zA*#aT~M_=V8{J#alj3y1H#j+PdU<t1Vkx
zcUPO<oF{WZw*SkY4M(?HE{ch5xbv#{$IchoGCF@5-8LV5`+SRN(%W;dXDnSMU7uE7
zUMm~3?B#|s&inkYk45pPZb-d;MSA_|-Wv&j?f5?GZkk}A!Y|kPxw>voV)eT|U4c`7
zXS0Zv%(c2b`RUI!j~3TQ<#P9I)~{H&*TC9x#=(ei_NzOKCoH>Lkw0Hq%-JxFN6Rd~
zZRyNvrlt!4EMH!?pL)N){pgds)ho80i{G5ie}t1WVaFZmZS4ILjgw5X-*E92vfiDl
zeIa%yQ)0>!-rKB+i5xF(i<kcXe%mH))-<-vs>>~|lf784&NRMuK04@<%7GSn5f;xP
zqbuTT;_JoLRU8DQPTh*HK2Y!?Ul&wBg4%psi1jY#3M#(wYkf6crCm9}W$C7ECnxW+
zmQ7Idf0MV>H@HktO!)Vb>h7B?o8!3q9Ih<seJ}o|K(=P**W@*<GZ-3HSzOOz=#Ed?
zUM8O)G~w93MRGc6E4t3_{CbDy`c~oKT+g{8M|a&_Vx0Wl`FP@co3H=Qm$&F_%ADc%
zN;mMv_nzPLyqn|CI%JrCYfxga_&D)v<Mv%u%;$2o+>YN)ioDIf=K|+*Gm*s$J<i_B
z^Ysv~51E_QaP-a0M)!RS)ciSpr}8Bo?XA~lF_KGaZ&CQaylD3E-^Vwz$4i*1y?Axk
z`os+VXG~e=c?zO8?`8?*HMf(q=af&b(wy~1Td1Jm{S1jcAC^9D<a#$HeqH0ejJAgB
zB@CerQ`(ml80t;?`HU;GW*tYt{~2FjpSv!%@zyj!BMzR!8+ZLmU%XGOS7&wkt*DEa
zC0lvZKi+(K)I8_%%qtltR~(nFcb@snXp7tH_o{cECe8hNHQQK(dG5RL6QatdD_*vA
zW$Rs$E#GloE>SsR`}3=^#jjtjJ10~i!+*MXd)(d|^=dzVUUP1^bM)Gh6`7ZpB|bYd
zQ*O;M<4KbzPn<QY>+|!q?b~v1Z{yXP$`!P-*fCVvEN8<_Jpqmlg^%4%JS|%Ot9+^Y
zyojFn`|n?VQ<t`xHGB%!k)M@$TYdbkqc2shX9Sn*Tf!<^wO05RdF=4YpZ>_q{oHN&
zFq_<4CTC_EAMd?-<Nbq!%_mNs+O+fhv0mx9d<H-Ne!m}h?aZl9$;WyMSG|7*y4dOO
zudjJ8ZwIEIn{)8Z&3&d5@7*fpK45)aZ;c>lYr!|Kkh;I|2D83CD4ca~HkY8gve&ex
zNyluiC0}(@{ggHPUb<+Zs$bY)zw}EFzB(7@-$>gwV_n>FlPe3IVmqp0r+S~y?B_OH
zmt4m4j-Bst>&-_${<8BOc0K-}?%Mh2>c^#L91>?7exA|&Bf;V3vhdQmR=YhLPR^7!
zchuPZ@t1V_Y1d;*B<JazRhKM{nli^CXRGa^?zaZZzqMsLo+!K9$n4AH!{9J!PS1st
zlLNQrO8aPi`yKQt@2-GJiH3!fq7ECgR{fuerS|a&E7rOmo~ZoceevTN!j2IVpc5w!
zZ%me3z4YG&#TLIgH&Ut}EO2C4_s{1BQ)tRuYiGkOk?i@r?)|rT3IhLq4WE3RkD)7Y
zalo!TSsqj0=FLA39^^=@+@EbIvB2v2y^of5&F8<DvBLVIH4LmXz_BCX#E}`k!|DF)
zHyQd*m&&w!Ns_-IdFQR#lsA8FtgLI^z1crvZ<$|oiD|e3U;eJ3eh)$3w$q!X>JGUH
z9o+Y*KXQFzU~286%|`!Kn5;MYGlhMT>ea5^zhQUVHjils_HCNEZkb5h;_C34C!I0Y
z8!k`d+wQVCPygRyF3Z(x+Ux&ByR26z*{Qwo<hKQUMH*H=7rrWKzHGWFaR*P^o@tG7
z{Ttea869p;jC%5ZlkA+rC-s#tDzbHMh;<2_sGPB@R^b}&Pu5vlzuRn<`E?!oQ5tFS
z=UU~P>Rqy}43Q0+Uw2Qaj4ztJ>>c;y*}Mjw($`8<RT);CEB&9s+c<}R#op~*uidS?
z3>H-jWGi@-En||d(?7nl$xT1x*tv{N4@w%j?oPg;KC}OoWYbi8i|vaRTYucaqhcc&
zBmF-yI`6Ea#96iv7QXDWTRk65khGF<KV4qAVbQWzrBi=wy-~KI!F<k2JBH0iS@;g;
zUYhn`ext?yK8=hG`!>xstyMbaa45O{U07CE;Ig8cOP=XR8Lqu`<=wgF_Fmsp-<cm+
zYhP_`Yg5wD=-9e;#flS$uiki;Q{kR%Q1vBaHlteBRw?^`Ka`jG&VE*Kzy9x6@pCsK
zIt3Zn_~qURKUD3rnxXC#BRy~ThPVFb*&`s601t8^HL6^;o@Eejj_j~)pY0cx!&~+B
zRqKTd0U;qF5qHy1Pt&dV|M$D1h?N}MkFVF`&3B(aYkvPt!Tz<qE{}FrD}VD!o|(eS
zz{|_KV*UE>1*X?Lml|bQ)JUA|Q@4;lV>M^BZIfRZld+rHnWM|=Z7*LEiawHJ`0GjO
znWkTtGp<~BQsc<EB&NdUK7GQ$6Dx1LF4!OI#HQ>aa_-i$E7u<s9nNh3ox|S}!&mb>
zudBTDgdG3Gc!n*!rPsGlottM>r<i!4;KX4i+sIk|R$uQ{y$F4CUam4ig(>;w@#HPx
zJv&}H*?zk;efr{e2N+qtyuH1|chZ!W7rWoLX_<@PI^-lFEqze5^FX+U!s{!Xf9mge
zPe@HU5D;8!T637M&bHd=*23o4->dZFTCDnQcbpb1{r%nf+D_vg|95Q{u*eVyNk4yR
z$;UHI0;}%CtT;C}x%N+EGn?bJjmlG&`yC7jW$ix6QWqewMAq6#<mf(uzI}USzOwV*
zvRS@x71ympP8~`4F&=H&lNDd}Sue0DWSVuzX~x#5f}=?tj~*$!zr@P3{-wy;W5($T
z*DBTLb!ks^nl$NB%5H_0+JzdPSz0U)&Hw$qCMJ3?AU5~@&m(KgW8`3!>Ge#jS##jo
z_wbG+`+|yd>z6$8{hH3tAoi{F_>shqAH2_%?C@`_=K$r)2-b#OckFZJ)@!BBzjCVJ
z=Y(TRtV6oDF5nIIl+#Ij{d(=yx&O{)&9=~Ctkb*}J~f+vN#Gmi2oq7(Jp1hiEw*P4
zUS*n;!twIa`CDZ>XFlk!-z+LJ$*QxqpnJ2Bdu#HueCLb54PQ6+=%jIfvnylD*cEYs
z*Ngx9gFDNTR=@4)tDEulxPc3Q$c;DdFOIu^JLThZ>jr;}B73C&GR4Pz6}Q#%ll$rm
zCVu@r*T_!jqw<>d|J1pJHniPmII#5X(sf$>qK8uj1RmaPbV%J=Rr6W;_j~@s4E(-5
z%!h?GJoeo`cbgou(YEbOL4lVqaOMa9;1tm5`|!dtw5@8+ia$5AeowjLZWH1AdeN2Z
z4}7+MbzJ^<vY6G?_dAwUuh}N6clTXE{lP~bEL}I^?{`hPc35GL>ygP$f(PtA9*ho(
zV5^G@j(8EB=yCAi!FzfKbC2~(Uw>ow&1YHi=0xYule^zo?$^KdqgeM$ZpqnhsaOub
zXFJUrCV(U6M*3^U_pEPs-Cp@g<HeV2;aT5PW%$?^yZ3L~=^q;_TlTidX3ez}qr}h8
z&YFFn=%FHESF_`A?RGP+*0--e+)H?S%hj>*_j^%Gr-cCu7rY*{+VV}w*?P-N>!06=
zAB=wA?@pVk<2GCI>f=db7FXA=ecU(gebdcLR`K3<br($SOD$lZ7tnI<@pALs@z+mo
zwh8FXH=gbD<MZPGk-7e|hGISI@2>c4#5tdR-u(HOk6-`yOM6S$zrLatrxUx&Tu<yM
z?AY<vti^9u%YjDbd=CAcY76S?3sQ}KXZd+G?TI$u{g3l-Y_a^&HJ2BDyB<F~=Xr+<
zhm6e))#n?+ulC6rm~DuE|5RIqL&}IHF?g9m&94%ceu+fWJxA7DU;OF!`$R+2|K%%w
zEuWuYXcoJp^Wo=**Eg#l%G=2*Xq=`{a!KV!YTBl@=`&2EuDxHl`~wry0twSqC++vk
zy*c@e@$WCwo8cm7_bm{Ru1mP=U;-OJd&`epn@RAoJGK5b53B9mw~*^=rTf}#$NP56
zC&>I>A#eLjuHeU;)h{HaR$VCgx8dyLP}lUe+gQst*9)vN(Gq=h!QxwS1gGatx8S;)
z&+I;Kx8Z6#y?ytz>@~IVQNn!w422Ok*|V=PGpZew4Zd5)$MB+{`)k6)Kl4w?yjq>$
zZ>f{^ZOeo!o_+hvT2g)}=VqB)TIQyloM%&Ie~mHO{&jCFYqCM<Z3maMoAX?1Ui5y}
z__g)Yy5hHW8tk{EUJElb1*gpT_*uZ`wjqaP`4Qzs;Q~(rlUho?xqtfM(Gzu*nVb9A
zg5QT!9>_nw?zZnf^G4?z;rBV;3s(I7`1g1G7lzl(TSR65M)Z41y}p^iW)_+*RZwZ}
zEx^v~^FyoqYr5Kmj|O$IVk(L{>!rmM%A3CyNQQstpRQzf>1XJnn5UcXhF@5aXVt*X
zV0HZDgt;%HnZK7m4>_Fj^t)}qvEz3a&#B(8@MQP<P1QLoI4%~Q-?Q!C<#ngyBXVC$
z+6gH?N~_*5>sqS+L#x%fi-q62_1xJv_0zhSvW8N3o!TRF@5laF>in0{p~#_pb*`(|
z?e~ZGC`Qfe+7a>Xd+)tTbLQl1UAtt-k>;r;`gV5rZmaG%J3-M|Krr$5-Xq&`Z(m4A
zZP={)`uh6qH_tsRFsS^L(*FA^>(i@IPr|mHJAdNr&B7+zCy-3H<G#LocEIA#YqK5K
z9Za|@_kPWscUqU1o7)TCnfc*(?eA|3*PQwG^+)03V~$!=t?ra(D^ETtaKy;*=Ik}B
zGk)AE?cT9thgj_YJJDZ6eZ;<HUuj%qpz~taotOJ=TSZ?tWOws-tSXr1{C6pPdSb#C
zk>%&E-&6IvmB+Brc$d#cSwE!-9uv*77PYVX82kHPm0)VRUqtSEyT5$=VVA8mDjF83
zE=(5VK4qTUWTk)prydX6l>A#P!O4q1msT`<dgA%w^z3`~)63t!+O$BVdWNagly$M(
z&ZS!~*Uq?-HDzrydu`~{*x#>LuL{_k-hcV|<{4*K+}g&gHucm?yC~^>{B1uWRlO6(
z$35G2&Jlyv6iLk{TB5TydEe7JtSS22{Gk0-@$A_qYO;pOVvAn1Pc8ep^o1dpqV3xC
zTfz$;L`R(27A_O`Z2p#8VzW#cm)h5J*4BQ0$bHc~I=<1nQgivu$EWLVH!Qh5FF9AZ
z{it%`t;suf{7XG>$S!d2NyCSo9<%?eeKOZ`y?c|nO!jg2k%ycKJKjvM|57TNXKUWB
z?%<Io#j?r!g83$XvC^qiI^Qs=z2cHRRs2fkm3Q!3_nQ}^T)t#k?XXx=&A=qIbj9wJ
z{|_el89%;|xvY5d8vUHTO|}02Q@{V~4LA9b_)XF0-#U8<z296>JnfE7WfDT04!?Of
zUHd`8rDJtJw%qm)5X;WXcwJVmwCkMzmfh>KFD*N&kQ?PQ`E75wNrdFz=EHw?-tzx0
zdsz1P=7ZA<@^9#I2_-zscP=ce71VpL*&dhKvS_mWt~*m1_DgVP$M2Nx4lF#h@%h5V
zhjy_kn4J2}{C}#Hvfb@s*6;n@sk!kcYHYv%t!fO*|5lLtM(fp=A5Ygu@w`7}H#6Z?
zgTWlVoFo3n-^jC=FPqL(p634eUAf=lsLX=UmDiWLcnQ3|fA#5Kv-J3nY-e6?V&O9U
z{rWBQOzps>ng>5}J!k*0HME-h`oncS;gR9xPYZukm}T3_{i_tX;+DF(w$<~|hm7<6
zYqrI&vu_Qay5BM;Imp3$b?#KD?`#H^$|v`02L;>8KS}m>a$<U2)_t_;l^D;GQqxYC
zCJk+EzHO{BeC*rr6mf^G+w!l{WA)Xf)6;Zk7^nB${VQizBT;#l$4TBKLqJJc`R%*Q
z*Vp{<YZv`&k?=seesQd0>X+lQ<RhJ4g1Yuj9mm)FckXjN{ARYqji{J4y~h?_Hod2}
z*tLyc9(1qQ?D^r_^X_&XJLYyG#c22M*zN0n8Z@m8UViIteD?Hd)7n7CwCv_#a0mzx
z`1AKBvs~@VU91dCmMvRkwt(;W>AAblMXc02lz()#fl8b0iu9C2vKm424x2xpwspxF
zvzG-o%ciX67EsHq^6zGBR<EvaWdHWfdGETPzxVw+Bw%y%H@88;{_xOcr;b0o^wxLV
z{y)#x3KSgWyFPEBL`Uo0dnvimTW0^=w@crf`%TN?uMTtH-v08|&F6d_ho6UIson3d
zJNuHCIVf!X|2{OjB<Jq&A8+S|ui56Fo~CGZd85FhZwgb`ITkNoxbMlI8;YCb`ahkW
zEqGzQJkzF42R^)wk8qC<Y+UvB_Cjsl(qDh%k~c1>`kv=<r|x&}ZArF+H*fCv^z*r#
z_R$*`8ZK?k7MwGeH?wM&^YJWhu7It{>^xhy^2si@sgn_#%hz>r@xc#o=GUcOdl|4X
zmD^;xzIDmIYd#AC8nhGT&B1eOP8^C$Y76fNO=tl(KLngQ`X{MJ#;4x9e)Z2+?JMDW
z5xM;`X51Ie^%)L7jJnIt;8fM?_-O5U2A<ys3@5vFZi=5BpXeW2!*@&TTjyGtMv0S~
z<JsI3sux5)`C!TM;>P@~XIHFpzWef-`lB%UyNtd+Q&+$3ic6kg@|d;2^(=o}&=;BB
zzVGXs6bxieZjNhHQCfL3xn`=tjbALGdoS&6UX#ihdq9{|(AMC{-shbn%A5GBe;jyv
z_i01zOjC2Y?~}iF_N|<3WBl^_ndz-R%5E`6`1IK}bl>*c_;}vp4KwCeJTQy771(x6
zJ8Js3m#4EnOKp6w`K>{%?ev1jZ#PQ(&D8g~b3vS0tbCJH+@h7&9#2<a!*09N>&yg!
z67MO^>8d-9O*Z=z*0(9jHaj|^fx)=ltzw7LZM$26Jd>y17w2m~_<6f(V$pwt?0UWR
z!rT@W8A&qp_L_1A9(2;#tu5-b@3sE^?;hWruTN0ad%xY%ZL{3`xpfD#c6X>BJ<YuD
zc*~RD2U2Ir?>KJo_W8AzTNfJ6KL4M-)z)x<cAVS?+oq%2n)x67wN5^{U@nJH<bT<y
z>TjtLbAB8aS4`!<&(I*X_U+WkdlzP(5cu-urm#=({uy#9x;va!h8#*LsGTu!vyrj!
z!Kb(W&AD*v=H^L1R)wyXd3AZ--~7E_!`gp+F<q`__Tb0Viu~yhgI@D%EciU}0=Q8$
z;ak?>d0tai*1nDk@SdR?v*+{L>chKi8_z#azO=;C?0aTL#)0to+SKy-U%!5h*k8Bz
zZ0(aGOSk@Qa;xrNOG!(s+THT{(BZ>tw_UyRBTT{n{5;!>u7*2YYir7Wu}YkMb3IwY
zV8;Da&3ETx4oX?vN%>z^B6~T*?7`~I>mzgfr>H*M+IU+q?{Sn8gNujo$6E*9c1(%f
zzkk=eH`xY}v-ZssGnwNU_cpNoe{ANKy7zzX|NgZrVt)xsr;>pFmon9T&505vGmTDX
z?OwZWn_pxd>;3=F^Kxoy?9QlZcbfAw3!dNi?&hH=MmC2%0s_&T>g63rn|9g%bGW!F
zG{d5ZMQ!QZ168$^maEF&9-3;J9pzqe^8aNqQOBvXZ>Q`wFcR9-!_$8)=~70($Ghbk
zvAe}y?XijIxpseX^qI5_E-p~^^4kCF)WZ*xvZc<?ar_7}v`!|?_V?Zo*=M43U-8Si
zd}Np3vigJ20oVP(u*`Og<+n0q%QJ^!%LFqe1zqk0i-x75ercO#6jpvND%tbBcJ)K$
zK;?H0_3d^Vx4(;K`TynG?8wfLU=j0U={Khz4VoM;EDk)&?5eAgck6xID0+R$|8KmH
z)NBvkQuBY&b*_Jn<Hv2^1E>F1KlAH9ze9q>grj9HPc}qyoY`O}u<_H0vKhT+{eNwl
z;k#o`rsO5@ebrynPdi;q7Wp%&dcm9P>jUR*mi~2XzxtD+qeU!bQXLoe2`l)&`1QSP
zqR7h6_YS=Lf0wg)HnaU5M~Rf$f*p=8?}dK-V;vKFRI@NdLNB-c{(;$3IwvMryxGtF
zbN8I+LfiUq%U^bf_eJ@?T9P4C^>|P4-&@Yt6AtMAx9pt5KR5p6%O~nTFI<&0_;oo>
z;6!xY&-XXFxNrO|=sWEkSabJcxxRy#p4+wHOh4KDOS3<|-NL+L|C*x0)c=PVJk8sk
zm7Xl}Zjw2!XR_ma&DjgmXMYq_3(lK=(9WXr*#(ar+lbCCtJ}=GZJrkGWQ%{Ry;*9_
zp~prQHAOaVX>7@t|8e~(TP2ot_kOd3a&yaxb3Dh6>|4me|EJoe@OXsey!jJb((TVT
zA9dYtmBh$?SNN#_r?rxgP<v5nW46_{%jZsK8z|+8?P}TZ|E^ep>yGumttIAf5wO-@
zfAHWX`M?VW&)RC0Qcp?<nsWzR+q~+WRC~<)`Ltx0KRGTQ!jZR)o!AnucF5#d{TC|}
zt?AS9J^6K;M5PpHVC2Y?--=r{{>tz>8uuq^%fXeu4lVt-=Jr=LU8%3<c%PJr^Bs2W
z|B%Dd*#x@a{>dhuX<ym0g&VWx%5c2atNs1$YZ+&rdBOpPBgc*{+OXlmD?4^RnFAjm
zAHTS_`t!kQ-+T@|{#bF=?_V}=+@CdKum35xw`AXc?hs$LQjcwZ{^z|6YM{Q-gm1@k
zwmq2omFM2R$?SYl^&gI(ujD*odA~|+<}IVzUnMnvJ{~vwUip6ScZ2$WHM@WPezW=f
zf}orG_^j&wRCFBO#{B;Fq<?>ZCm-z+y{E_A@RmV1epi{GsAy|T3rmZns6dhGg_&3U
zz6P(c>0e(Ie{@aXHRhSe)pZX&c#(Ny+J8a5xSxXQ*?fm`e*WIIet$qCW8n4&-@c^J
zS+#KMt$F`B-PF%HXC?Sw`!?l(&l;&h8R_%;JLl`wmmM~JWsqs(cI^DYCsW!LAO4QC
zb<aDi_-4<ZTTi!cZ|RXw_`1(}ezvWr%c<|}J_0vVb{|~QdTvSKs%dc#7c($;Iw>6A
z8Q*BO^7WI*AC*73e|+Z^|9?V4<%{&IrK@aCFSzOu9L*bAs=98DMbqiu^~Y}J&Q84Y
zI!Eq$^}D?tuZ=G_hi;P#WO6vfC?LpKS75+%Raf3RF)PRA>$|%v?(LOs+F-!p<aA)F
z*Fn+l#GuuQSvf81wp>}qz?++>_-VRMW})x@u#a!I$JySyy5;E63u5BU4?in*buykm
z&mS|Bhv)EtC1HneTwurz6g(4kUFS+th*sd<V)d-Dw@nI4k6xXRP-1jfXoy_i?76mW
z-yWG=pFXLr4?m}s{p??hZHcOCUZvf}iOV+kZ-%w^FZ~N>0L_$vW4p{<K!9!kl6M(9
z9{gUdvoSF4l;cbNc%`HlKC6G9NU~O{yyo3-lxgoKDFexa-}xC2XVxA4x@$9gK;40V
zjqIZA+m&iQ<c1wKI<m0PW9DuavB`{Vsk~?0m|5x$KH$jV4>5hcRpa;9?A@<3b`*$&
zf2(Ue@vwN!JLM1jj&FAS7O;M2H{+|+3+Yt{C;w_zpB8QFCLz&x#d`X~H`U$i+7E6K
zJLDkEsK%SeV~}VOkdnsCaB2DRr1#0{iDo<04OSdplJSj=yWr+YhRKtduU^pZUGq?W
zVx;2)*RG2dM|U>1U(3k;V)3!ij!(~?-8b~~{PgE$qKhB7$ZooS+U1XLqTknrD=#Hp
z|9iaf+v`PQ*DpuCt$wDTkyRq`#fxnR)9>)89G$C=Zm;|uxat00M@I&MsiHj%Dv}Hd
zDQO$7Gy5<k9KWb_Mnb6ZiHGN8vxyDOuE|Loew^-(ThViO)!U;dd_FlJk63xNc9+VD
zi>eP_-S67v#vEcL?DU6K;KLew{kC#mr;BF|e<aM#u4`vYXK~co^Q*k3;?CQM@^7Kj
zzhvuoAMH_XPfI@fp_xM{a{d>A*VFrc#!gGBo4(Xw7VnDdp-$;Rhy4Z4Sk2gNdtv64
zh^h>}Y5e!N<=W5h>fayGXl)#KaIWNfhtw7Bd)ILte8j=A)3?6=pYO``2R|u)PG~G{
zRy@3hWyY1P+Wb%TX*YbY&#zzX*88cGK^Srq^EI>hSu97M78xcT;mDu<u#D$$!mlqc
zLFbyE{cHE<gY%yM|9+qS_WkGc`R3M~`A0egIe2+XSNO$;++J{e(pkp{o6yUv)TgiV
z{a5ix*_{2v%>$1=7JNQyZe42={#88aumA16|Euj8o|gK}2VVnY_vqR|hpL|1-&$K^
zL_Qz0tX<bFuK(!FOyjffUnr@6e)aL_KZ`RjpIcvVniF_QqV@W|f_GJ$^`)#zG!`vd
z6c7}YR62jo92ps_5{|vq-}AQZ4_zH*y8Haw?f2gW^sbHd^5O~#3Ysu|`t!FzQN9f)
zx1J9YnkVyj(Xq$Rot~?|sjGY@nxetBFnYz;1m^mMOxu^*w%)!pujy!#+uU_Ry=_(<
zl|~vz0{!OiHZ_j+srY*#W{>qB|BgzdYqcsh_GjL0k=Sgl+jc6TKPuOf$u)7pr@yn`
z#^;74-F#@B$I<<fHT(FJ+oAvW*BU&Mc>S$3J^tXU;PaNDr$5|Sy?&~!OG5{9M)bof
zop%BP!u>ziIPR!PxX*igx6eGzw&eeRcVBz)`sd`ic4q6&JEYjB|F+7kz8d-E`~TBc
z<!*2H)m|$vYudL*=GUifpYL6~9?8R&p=Y_@q37^(<Jk+fH5<<ztA6>-V?ls}gyhS&
zM&NE3hhobQ4y1Wjz19@pjIE4n3;|yr{}yOHro7=Y!)<FL9+o<;-M_C+i92#sKb}G7
zTYsC;>#Zm5Z(zwR-_L4rjh(|V#*T&Y8@r}RZai!4+GOGM?rm$E3^are-km*v&Pl-z
z#h?hz{XfLp5)TwqI%snn2(m=|uah=?7aeK4A=#dTX`SDrDJ@(RjqHS;n~CoJWAiA1
zF^O%nzr;G5*!LwTI&LPoJ=7QVkh@+|z<M}wf{~%n@%z~~8>(aXGMYZ0s$m<_{Ad2D
z!pd^X9;xemH`eUE(6N4Vz3U&}#1}sUxP&$xKKO9sdWG-)tBiF0YUcDi=g(_ickaQZ
zSy79f^XItVyQVGi&&^z=kB|NE#(%aZSw0s3{<+FTOnN;@L8`iB=JbNU|MOpo^@!dV
zcU<}L-IC<ZtPvlb1^<<ovtRo*aVA&JkG(R>xutAlB(0k-_8hmjY!Cfj?y|+{%A0?T
zMs`doZxluTt8I8(ey;S)6fM|VfVjuM|NN~oH~Po7=6vj{kB#@HzEZOJ{X0TO_KWb7
zrUhx=pBMh%5WDPP%3u-umHnROHV*#pe*}1P?Ddz_)bD0L^V&CRPf3E+snF?jS9LQs
z3mE?Xt+@1Hx!Q&pW2?k__y5~hncS=YU;CouUTwXYfB=Kt{J*9PH(oT4d)}~m^5v$c
zS^xLua)Wjk=)~`n5tG)ISr@xoOn={xMOQyaG8jnpR(!u(KHK)b?e{y6L+0+wxW7@V
zMohAO=U@HCLL-rrv%iRO&ifnG_DSl!YE{9`n3R+hi`qROPqFqS)^i_yb$Y%g_~@ui
z?y6-B&bw}G&##;-X&LkUetw3DR6pAch6Bs*Pghj5k!%*yulTZOUC{FI2M_tT7)abc
zr&FXiy}R=Bvxoct|6PCf@4cGOzH9Q+u6~!bE;IQ(r>npJ_=$<ivg<Z)oo!K=w3%`C
zyafRf`~6>NU)S3aqj#)Nw)*eui=3aMMG}%WNqoHjck;(y5AJ$!p2;bzZ+oZ^AkyYA
zvAFR=uBYQ+$vtHSYV+RjKA0u(*|aa_xXCQuh@t{9F6nc-7M(HEwA}Ff>vQe-j7CQe
zB)(7G@@vkz;O8d120M@bYSMoj8*@$J&bD9HA6m}d|DKiqgJ;6W{x=o-&-h%Cx8c|v
z_ImH4TMUtIY!Z2&xwUS3&z;U5Z2a)ik?lXezkU5y2%hf*kn<gD`EE{CYx|~cn@-$b
zYH>8l?BStwf5psa-5jryYQGw|ui!fW;EsC#!4-K0KW_XgW)Ix)HTH;K#Rb)^A+k67
zHpS1Cn2}-l_|bIz14}{`x4d_mer3^~3Yq8jfBAiGT{E|6Qr~Eoaba%1deV(G()-^1
zE|EHytJk*rxx=h4X*Czi`Lkzl3%kE)Uwu>wPyL<~b}yp-u21OdzU}ofa{b-2-!iYv
zSg`V%bMV^cn=f{9E}UK-&+8$m-O?c~*7ZTIae`}y0<XBEh(<$TcGIem?p2q0HSUBr
zKC)kxXm-O~qW=Ht^ogGrz78`sx>*_Lzxr(Ukz*hCJIkrMojRi7@`bBO=h3V0{;?~Y
zH%0U|?G-(7Ka?-m_w>B#z7O3K7hHZ@czyr0t{pS(*z;tURo8D_ZeRSmKxI9nZSbF2
zTMT(Vd^loprvAA}&KceBE3%d{eqUqJZ2r95A#2JN)!Mpk&$;YwJe&1hQu1R_irW9b
zdwZs+CKjBzBF6iuJS^_5q0Ohy341IaSi5)#$KHCsYxDYDYwY8<*!~x0;E_8KbMwuE
z`sx)tUn^c7D3Mv8@IN|(-!Ps}&i%lxWrjQS-<*-$Socyw!1U#>>yD0&Gb{>~_Wk>n
ztslnv<9BrZ{-t57Z6i8!i=UnOSjH(gdCr`k*?GG-cbC20w97v^S$Udnbldg#`n#{}
zvahepEnE6##texbN#kQLqiQeCl0S7IQOI!h`_ux7`%!{7#nwi)J-_zz@ry{W&kCU4
z<44!?wIN;N&s7r(f=)Lrv|Z~a-t_z4<^_9pz4gtQYo0F`SNT*_qW9Y23FbLB8kWzm
zlZxFH;eR7?PetM8=TRFH7%gO8GycfEy2NwxhN`bwA)%p_Tl*Rs7*^+M$<LIqDSG1J
z;{IQD({0@n4J*xG4@<7rE&rWka^>O1+QT1Wu3dj2`ED1(+^Ag3Fqz%=Q~&;4#2miu
z(Nz2V!;@?6+9zmd{%c6f=+)A(G~s4nms9FkntQ!x%kummyVmnqtYWJ9d~W9RQYmv@
zrj>7gUAJizP+TdyH)3Lcl0?ecY5{ZGy(~737j9quv1DG5!>9i3sxk`&>h@MGe7F7n
zp70Q90h<~N3#IF<&!&Wh1vPkTD+OpM`1*e@lLQ3|s6AW5fi$Z#U4oB2Q2F`eN4K8u
zjqSR8#*O)tUA2^;bGlO1m70QzH<SHmr*2$O^FK`_ua-Tn`Lp(o>F<7Xsm+xt+-}3h
zcmAj6&eY%goF0CEf9Pi9Td~cOKc%NRRQ}XI;#(nL<9Yey=d!YvOY!^NKK8#qm}6pb
zy?y$}C2xeYbkmH_uzly*!S}{S;8V*w^BnHiavglzT^`?AmNb2y_j;2>Z!*?;|K8&k
zxu|iIOY-%7x1?-O*+@h^)bX9lxAVS;;&<umtmdX7D=r2+u%5j6u5aX`gBz#r+Z^<!
zLEO4gdq?4e|2>Kie|&SWd=+v{U9RHPDS57sFP-NeH1NF*nufV+D`DLqTD{LedzBQ=
zjPKth@7U|HP5#~9csNn>4xd-A;QIVMJ+a4QKi`mGi!f2!b@E%JZ2W=zqq7rDs{eg`
zUUWE9=gw8;?<KX&%8#EnCC-`OkYw`u<Kd;DKVCc$zA*dNy_5y@x99yg?3()gL&f{6
zx?ByG;l&c({AV2}8f|y|dV<w4>~@ITap$*pUiSIvn^vwnJJ(wLe*OQw;muA@igsQ#
zi=W9dW$xVGFJ)#0B?p^W&6s@{9_;;o@9^S&yRHozmaW#F?W4Bm+pX-fx$UnHg{syb
zU4DQ1!W~9Z{k^N3COnotpB$~VHL>E0voM#J<{ogwADM3Zzfkg>%=DI-wcH0&YyQvr
zz4MiY&96AwDOvC1(~H|*yvXR0G-kVB`+e@!+B0d!adkgaLDyESd3$?X?%{*Y?78#Y
z6$BpiS-;B&T)Xz_*5mtfZW^t>miYQstA5LRE*7RUv(49^{AM{f?nwQ&yH^(NyV}NP
z^Y^!ek6)$4X6wBShW^+7IGV|5-EG_6r{^&B*l)#0@4i)^OtabXU1;8mzmh_KjOV<2
z9`x5!$JT^>`YXR38+L6|H(l|Z_u*LvffKAoOAiR%-*56*kf~E-?lHfwWs-Kfg$D|F
zsy~Ukl)r!cHmGJ=2lJQY$m0qM+T5!yFHc;t@?%Y4%N9mQWw(aR_QqClD6|MTty%2f
z31i>Vbxkw-GpV{_ch9tq5dpitbN~7Jizh_(CSUi-M#ueP+^>rNA9-2+?BS<nsk&VH
zJC{8=|GpsWr_Ysn|9Cf8Y?GU^>V?j^ef9EO`>LhIicepkw94v_vfmyv-lf(18$4g%
zII*s6&tZ$N-)uzczL%}$)n`mF-E(wJu%)a(GIzVa%bk|?$lGmuZ;IAvroI$<q;>JH
z=!qG!_fvMyZ)tZ;PO^y?=-%wA_2%40xkno_a&%mn?(cG0Yd-7av1v?aYF~@g*+nvM
zzWMLE*WQagXMdkItUc*Dy>&XnffaIGCH`5zs^pa4H)P7n72m9sS!#6Uaj){{g7@?8
z-3b4}>mznt?X$!gtDN)yC5p?JBtHGfe%rO;q-lNV-?pFDyB|#6KhJIMx<d<-*PFy0
zneG1UapT^<Q8IB%40TNjt8=rO-?Pm4!X@9zcyYVQO*tW<CRT2-iiL~z|NOm~{TSmu
zLrxE+i4PXG%Y7=7lrv8})FK_0m$o=)<%c($&u`kc_xHQq7WM!3oPFHtr1);vYrW;!
zUrO!&Mz%)gcNOeXl4~el822u16UT<PB}RGGuDwk`zYnp4``#VpwZCd5#cCy5CLPnr
zpPn@Jn#xi4-$I4oKdmy8jw?F5$hCXc-So@Le1H7?et&k(_19l39(AhEvaLHcMRU!;
ziEocySs6TW+O%g^rE31(I{N13W<hD`+bPxGFC<DxRcCkq-X3x0M#VqgGk5PXN}u1)
zICbH@jgJ!#Ui>uw!-ISODxQ7c_*QAplUd!RmJwTai-*b7Gfd4oe(0n2Ro9B|KmP70
zFW2YN&tyAX@WJ8x)HRL|4?k(RvORCHfc&9{MS}M>YO~$>t|IpKC->(4_k16!o|VvH
zPSL5n!ZV%w=!=UY2QD!E`c(Ad)Tx+n=W{alJ}$W>{ePaVVqf=Xq;i`ldE<`6ZHS!;
zUN5pv7rZ)aX|PI0dQBRC+i7Qy_Z!#bvZeB7`Tu?Osrb_pMvhlTB6XU!ioITq1{y*<
z-~T%+>!iJSrL{nFZ%14A@qpq-=`XU@?by?n-EuIH<HZH`x|Mqsdc9cv#W>alFfkZN
zml&*iwQ%K*p0+*8E9~nfRxR3`x4QMPxRSzN`9IcQ+Dz1BYwTHnTxxiIU%Gh{+pJC9
z87Hi}W=*zt4h~ER-(OQ{z+}yzl6!edY?IOdCC;T@$<|I%Q%~IrEB{sgLVA_VEBz(s
zEez%?Q!Y4DrMs%{UBL?d>LdO?`49avof}hgw$uO9#^is3)8|j$5_|WZpUa(s?|gao
zA8tj4Jh`&-tIRsk-23wnz8tR(>?>M!l*wk}FPl2s(AQrqe=TEI&~Z3$Yun=t(JfWK
zo0d5-v%Hutm$3Ekg`HI~D>v#pXxsVp<aNI3|CzE+X!@xb`@+bF$B#egQTXEV&ADcV
zgrkuhQ%Vg(!_6GW%(Z;ay{}kQtdpzuzp~)q(aBMVm{@+ixyZv3!P#ImqqL$Rzy8Tp
zx#E|Vb04a6xP?8jDB+cCVfnAeA=0YoAi*T}{MBcV<Qx~zWVugS{ff&UrOW92y}0ls
zlT9Ck^5f^5wuNSUe|$dmee6erh*odm3(7ex*|&e*Qr7+T@3TeC7ar-(xQEIU<?e_F
zeiHGhsJA~a{pBiXs_x|~`+^N6(*IWd5f$6<Zkyi(4W?S<;~Te$Y88JBU;6s~dMhtI
zjzhnd`;>eR+5NbfWA^yp@Avs-N7KtY`}*A8-`g8`yQsLh@Yxwj{_v8;N4v$7-$Z;n
zuabMWOH{ky|KIPo@3bdMfc9kHym|Bb_NULEFZQ0UmywgRrSi?*@AtYzwZnES2@9`&
z)Oobx@7Mj=r_a4(UVH7^<Bdzpmow-{9Ci&#;FOpV6PVO3p`#?D+jYo#_N&04htUUB
zofZo8+x=Q``MC7@oP#s?zSXDA+9+ZX&%`5PzyLbm;upBa`nc!Vv16~_OHVt`+*Y#j
z{f<vod__C-Eo<*NxAP@_e|OhU{=HW+drQKz09z%Mr48KnudTe3Cp~_C$6(E!n9gHj
zF^@Ad0+iLCzprM_DwREwv{Bouq<hVpHEH(2%a<)vQdfW8cKqX?&*vX6ot|SaZYjf8
zR8%x!;>3rOqM}!Ki|Z$yn`3z)Yp?JF>yj4%ENpC>w&mX4CF-{Lds9_VaPY>ovr-%^
zZ>}$z`b!Gb6nL8T``zuE&Id#ljdNIxoZA&mH>is|(qQRuQhXA(w>{J3b>ON~?sb1X
z=dAg|%f2qhwRP8pg~dFbGx;?4XBPBa%sFuG^y=787B_xyHW?aJ8D&RL{3PQS_O5tW
ze%r$Z)h`UbbV~I09sDbx>)+b*|NGYeZqBk@Q=b>^dc`lJb-VAeXmw&?!A9=%R<ERs
z+BG8CxBI8t<$U|`=Eu$l#W&_RpW6{oF7rH#@AlsRZ)N8nz2m1Jm21DA_1g6xhvL1i
zYg%oRXJxO?-ejv|%dC0WZTAxyOKCgjWY@^aZ#|ng3trs0JGfR%-oE4X@A|~t*Ar~z
z6g6M^ea(LR`(u91MwUqj5;~Zh6?yp_3zD>0f@TIk|FgZ=KG!u>?srA6-1hVB778a+
zpMP9dp=h9e<J+tKrS<<hZ^hSr4DoE)Qgx_<!{y8z&bHH&cwC^pz9q4X8H7Ott)Lm#
zw{dS*#uwIoo!rpQ7Fa3euE2Kq;ejQgmAgd@V(cXJ#MAbcvt|C1_Sb0-T%EPqzS=)1
zrO)Nkng3?H?{Bl_f4tsw`rUYeOkuaW3(R-l`IWr3H0$}tJH5<A_P~qH5($TX=`8W>
z-MBM)@2L*!f8|`^tKM?6D}H-iD9Q0tX2q6wa}Ve~DBMsKC}s5MrgQW<&CD~0|5k5W
zaK&0a;;~=QKKl|i)1I^_&9iYfeGE$TM6#Tj&xpNeXRQ!!fB0zWzvzqBkJ4uU4h;)S
zy0#{A#i}BmH*43<Hb`Uwoz#^-{h_JVTs}=rO%1J0dz}h$a&*4Ezu&)Ng~p1jSv=Ba
zYi^#bR+`8mt{3AFG9`bV)caQqld~5&9i3rh!f^LdX~(zKEe(%%o-fs!Y_Au}`p`kI
zS$BVk^V+ZXSgfNpz#|Ka-xe`U-oNzd>B7?qmR9bo1@+c4O#gVrl!dMIm&21#mPgNp
z)!tYHuufk2)LAn+y5Z!xxz>hRBEOIPub*X}F9#a4G~j8rt^W4l+3ftbg9*RWOJA?u
z{%H03eMO-w*WTi{|I=`^TfBNV&-_QvpSPd4|1Wd#;zhIX)}ddm<?fdY_oVHOel7TM
z$%cqC7iQLIYh0dQC@FWO#?pjM)kp09pE>Vd?`q{cI?2)cVCoI$GwXk@WVE>O$=kYR
zOLUQ*L44uY{byI++|2&9{Vl(u(vrQ8*x8hlp7|6k4a%PmOB+YnZ|-~K2~9OETbLW?
zvMbhoO5U;OV`={MM`CGv-}7wQJcDP$jGA<&&4G)*lyT-Z#TTgw<<%ZrSL?p^6=Ud5
zzUkYh@7k&5bZgnd_2rpndsrC$EVbFQS%J5Fe>Iz_*Zs=7x!gT!+&yaF+q?=S9<)k!
zo^6}X;4nppbv@6Gw*P;sgtxf8Z=d>i_NjpPZ-t^{7f1HH?X6Z%*&@chd+*hp3QmTW
zmKM;}H#6+(?WClnYyxJ!e|>ki`MjD>p83-shB_@2@VEbKBBmFUQM~`qA*UW0OQF@_
z>yH_qx48_`eP+J>{q)1$cUCTOYTmwo-?yKWx?dQuS{?BckUG&Eal%0-C8kVo=`E(M
z*Lp5xDW3x!-tWl2;85ycNCvt;u{yFdTt9wq*!hPX6D34Dj%XM<G3}VZA<6M$UG@CP
z>ltlP*^Y@j`O-g!24t5qL<R2HC=GJM-(O!3|NHwp_uco8$K{=M#FVYArH#|hWSH$~
zIsNp}&*$^YQ&+CNbz@_4U|3iizuk`mx0n84Ss2h^e!ph(%@0BhFV;vjq;J0V_$YJm
zU8!%cyRV1U&OMprvbdiudpq05e{(<9-0ua2<N*%*1qWH?e4BgwU&|ILC$<@aDe)DY
z3@p6TY?}`<r26$$b1N?qeaz0PSo5odOCQvI1;uxgD549i$Z+V_U8c>B?T6OBXP7o^
z{RVfB>W9-W39l^IVQp96kX_F=zq#{%%EQ|$*$Xn=f6GbubvR2TT=1TI@%Kf(GI^o3
z0uSf1W>&m791~(1(BYYV@Uc-vT9r~;Irp~TGrl~q`;ot2_s9ExCj+E4=X7tW<2ihA
z(YpM^q))YF@{^}bX(_)~$<A;0L*doy+vNp*`|JL0D0vz5;b%?$^hc%T_bS!z)&0(W
z^6c5IJMX`|y!_(s?(MO)Y%DAfRxY1c<XX8lu5c&Y(WfTGZJ@HQWk=u5oP(`OqIx2M
z6B^WYV|R%(v-7vz%-Oc{{_gkty36m^USDSiIy-#H^5wf1?J-Nfx2MuTs`tl_$NhU_
zyTUzHgg_&ecXyR;{ypPgpzz0x^Zg&6P5fyP*^{@XPvE=<*Ne7r_Ppj8fsE__cp5qx
z8(0rW?h<kCxO-&I>W8Wi`(m`xB{bZ6nZnha@5<L-_@U_Z&s9XW_d;|YW4O}CGEG>w
zsYU`R`2XuCeaL-qx_QF?v)Kl(x8Boh7nr~NMWwOOGTYShij$@_n*5XZzwV#Q-T&~(
z@}GID`nIsD+wE#;vVEFo>t5+MH~M!u>%5NcH{XpX8mixWm^@io^~Z;QeieT%f8G(X
zs;su~$kHc5a&fa}wyfF0(B6NRXE*2Rwl_x~*{dxK3Vze}isK`Xp?{lubzRdz!(dsv
zZN<;e{dh9j|HBF8{skL0T;RR>b6=;h`lFNT^I7`cw=*z0C<r8+on`vs{(gHOwd-px
z{dqP!Ur9;nkZLV-sb7b_gh2v>m~K=HxQVm>#0d|b*j-mtYqy$yzf;UF!o>=@O+td_
zt$vA>jg1WGB3aONi^tQBpKshB(0HBiT+68o`wnM&zP@H$qcZPo6u;*E`wJge@EBMM
zOek(_?#<Kcn_#BW!G1@IrNyFhrA@&BhK@yx1AiXoH!!`VFRRGY&ivo5R=}V@L4xo2
z?Wf?RA>hREvCyPyB8>Bs-SwG=hjMVi!|vw`^!C1ZTg36vQ>Ia(P*~n6;~LBJ-w%ol
zJ|DLgv<+yy%P-R&=c)Z{;<8hH*FXa++fRR3^`OMQC;mG7!dO}UEj!eVB0Bu#-n4Ar
zr+eU9v*?z98U3#&DID)Mo-81zQL?N5$^p5G`Xh#W3ZLl7?D({od$sZr<4H`r9?e{{
zUO>6LM(DKZ$B!Q)c9-eK)qV|qb7SM-)~i3wR)%!_|MT2l!Z@vGyZ1-S+FxG|f=;^M
zey?iv(OO=4JDK9==W;6pp=s(-@-&^urnk4ZKYny{+I{Kj_j|t!NJzYBT6JrgX7Dlv
zTU%Ms-RoUlU3+5tj`K(wv7ER4F7xNFEO+jY<#vL}AO3YLuK0Rh^2A!pCx>2f6xz$R
z_s^7_f4pbQ@&g9veE&RSka)^|<U^zUE5@}qx0(uF3M&y~PG)9Myu7LI$j6Tz^X%nI
z_y6x}OFo`Z80cZ9xVBfrO6uUvn*uFuRl7xC70y}~*Lc{W?TY`E`21a-yW2URxlw&k
zv}<oHpW?peM1d=%61(hn?sI*p`hSX{y4>e;Jx;&ANGxb&?%>Gu{t+a{w)c)?xs3G1
zMIR<*yD;(1n>DRrD);4yB8r8Mtw%zcme|->nlj4YxxUf$q3ZP?+@cj5|Cd*+dvDG$
z^~kOTPEL3HPkle$wC?oAPs<L2MkL&nCW5XEIA;BRPxFo)7UCf<c1yG!ToJe!w3m!a
zf8)ca)8pN?=iQCE;_l+Y61F~$w{4;MT1cQz*ygS^_0eU2`__OPn_dThzgMlV=2LL?
zZ}YY_!OQ(3_Se}yJ3s&aqxU=4cXxCg*pzyDL(R`mVy)9--uut$*xvrP@%OI%+&deZ
ziacIluq~0WlPHwgzTEzCNySO~QX%H=ZA`JMCDl_W)N?&z+|J54nK@c6u87xN!{x$<
zhaGVn82;H-Hz^D4T$b!qBYW6k&V+^!(fO`N&dd~vgN64IMVowa2T*|z68WLjcG?-V
zH0Q0c+|&K_&7bVe4qu3P{dN<_N3OQh&I!*OJ7ny{FTLQ?dmk^SdhEygO%uMRNd1eM
z)crZyE8)`RNr_8ph1j_-<T?sf*-l~Fc<3whb>qo@KO9Y#yivVKD*j(g*Jf9(>GPX!
zsGB%6WHKKz*jX=e#A)5>-|`~1tbdh`CqI8`dZXl@u88LOoquFnwuCIu;CVbrEGg;J
z-@KUxm)6JIe|dSC9dy&GczjLco;^0x=O2##QDfJ}E8VuU__>m*>e1Uzf7o=oG|jL3
z#o5fp>y($b?(p&7zkh>ntm)|NEOah~#EifrY0&X~`TKsdO;-1ByO>e(;|Hh^d%OL9
znR9CH<N%E$O|0AorLRKPL~rMd-j?H7Tf2Ar>7toOj<}qeVaS|(tcP*_`SQ&BGHu<Q
zC%-4T+|kL|`$KNu?hQhrvxKJ4Yo0JINrJDcrT4&E*?A7vFDUB0k3Yt!#>Vh>$pLw-
z2R&>CQ89H=PEoA_au@vBQaTvd%?_%qsH@}H^-_(6Pm<~D(e4W|yI67)6?wLr^mS~J
zm6^z~Xof^bQnI42H?zOq_cBkYN1UQGk0ouq@YD+wgP_7|iKN(M!P1@ei{5=%zv8?#
zSF9;-lX9+fxJqk$Q2CGY6HWo!A3iv3v%PEXvZ($$`CSwCZ{}(Jt+jBqdBvMMEfvl6
zb65%wADUpJDAc+5&_U5HHD7J3W3?_Pl>3?T&CfqD^N`z&GbKB3%zfm1^u^3a?FS_r
zUrc<&-^V`P%_h25VE@#dBO5>2?g*(D660od6@1?@MRj5H3xhA+a~kG7y!pUr-sxNR
z<?m$5-rj0G+|K{_&CSgQv!k!SZ;a7%PfJt#_3dr<n>RT>e*Uc7y(Db;f&~oB?0hbP
zffMf@Kapbe=GIp3$jHdNHD|WYt4K18tFJx!b^Yeeza3WReo1nD+a92CWO2XUt1lmq
zX-69@J1n^S`+Tzcz5cVVUs&Mgckblt_|;cS1-g&MtvOMceQnLb*z&tiFFb!XQQ1A|
z^|iGE94vWj*5n#X@cek(Z~x)<`~8nUJUpzSnHl?C$x?>z(&ft+SBLBK$lJ-heECw&
zdi&9&V;j3{e=L3y{UqegQiJqIrcUcv=8FEEC|M@lcI-}<K<D#A1*T~awy^D3z|8ff
zVOweJFO?&TJPieQ6BJmiIvYIn_x;@<!DDdc%7G;p53IRbwO+t!&XEs4A8@ojU}tO6
zo?5kA29^wRTb{eM!pqXN5{I8EZn(_AQYOW~U|@31DLRlL)>qS~iq}VK7LQw$IbS?S
zp94?hex^keA~>3r4i?ymFZ$sBD1mX8zK_%QR?iJHbXMpGEPl2}s5ji?g1J=Ul^J`2
z#1+>meR<rh|M;N2U(*8<dk?49xYeqLF+IE8T_3*-Y&e(Tmbg^xXlT@x)ja_(eGF!5
zTv(#|BuVdxlingxr6X+}57a;2Q~mknft?5cJ7$Ie>8ToF^V~BZyP8P7y0Bt>GwYYl
zYVQ=E{&qeyS<z`$Lq;Y04{p)8)k~e*`CeRD$jsod_~L>M8w6ZkT{AK=8oZV^oqQ7g
z-q1x!@JN!OlarHxxOjU<2S>r4FaOr8?da}4ywJJbp!k{3o12@L-~4M`{;p^J{(n-k
z)@5HDO4r_>py)hd#te?`qfCo0a@fu1-+Ys2@<|rE`TUblvUDG1;%jH#e3Pdw@xarf
zgU>&2Og_#hA|g`pTM?AyS_I^;tc^DR^8UU&FE8(dqMZ}GmfqM`YpoZ%>q&rp(N3Ao
z>F3>&la(!G_`=r5y<OH7y&qIuX=!nRBqAeco~^Z%;ghTV61eBnDeVWJf6A@eko)NK
zPtcLRZ9I}p3@g^JcXxDTJazi?!Vs;6VXG5Or1nNXvF~tE@=y`_@$;vmk&)2Hk00Z>
zHza~f9f$r6f(#5x_dR>{)&Ht$Mo(|RtL(i&;+emH$S5AMkz{gB?3lJ($w@QmZVzlN
zz$^~A<JRk2llU$KSACr?=`dGtg&7mCnnOP0i!%Pqw=FUbCm0UeI2_#n>;Jxnho2QW
zxRFLqITY<$nS5aNh=BTs)W!#=nH2rsJbN3&k$G7{uerfRlSwFZskqY}-xJRjRD+tP
zcyw;}R?Jg-cyglD4d#`NwtHf^6yub|y7M_q6yLg6R9JwD2;bRei8nW;TGae7(3vKk
zUa(~8(ua-gatHQQe$HT;$9$|`zW>Atj|d&Hf}JrEy~kcFs<Jgd{N-Y{HjH~=07qNm
zg6pppr=Jdtit=Jq0~eS}INK6G{CM2oeEe}^qJ%`Ro5#|iD_5`HlubDFv}j|&L#LGV
z^usAej*BlkXow`ey#+cfHm{Cl?ez{p<$`~ID))RmCLOW2%9M+nJ3m9b`>2F*8qd7?
zf0ZdIDHSVEZ99AazI^Pil8<GQYbV7Bw0wD>vxGgpa<_=no+f66j`FYaunra|n^s80
z&Qbxp3W?Yv&2u>6)D+DbMyXs~-Q9(cj&O#AgeX{8%xKDuI*?&<D8=Yt(#D2Fi5Wg>
z20X=o|DR1WW{CM;Klx<KtXWbYDr_{Sdg+JzgX5y+Vhg9Rf>?K8TpXX>eEwcH=C;HI
zVXNO-)jc}WIm0-ekB5ypD=RC(Kw@3{i;2%pJ}uIT+asaB=L3`9e7oL1e`;1-&2n*d
zU0D77-2^YqiaC(94stq}b*BR<&S9c&gGx$F7A;=9H`Z<Thv)O_7X>f(yMEYnM~t41
z826bp;|d$OGijf{76|K2@2>m%YvHnGY)Km>k~ZGB{S?xrmVf;Gd3)vOXA9S?;Ry^3
zd{DG=N6E`cvB$r?yv*Kj^NGVkhA%`*^v~bFib9<iE?i*P8~6U%soQdGi5GSjr<c6D
zbMy96u<MWrd3R{+BZaeoQ&h_5XJ>EhsoWg<n@`$|=kD%u_UWfxlarM}M>jot1r9-v
z?9DYli>_R|=A<-HL0z5Q(b2I?c6-rNFVJ$<UAv@Y_}D>%t@i&cs=mMLUFh7tYiAZL
zBw&`^GVj~Y4W2Vcj(mYjbvjX7I7&-PIr#XFE%Tk7urXp!tPohqN5#c%y-hKC?FSPY
zV)Txm*59A=eIsb|^p`4I5iZtqb1a)Bjnfp&&9C=fg%|NK>((tq4DP|iI27d!tG;B+
zIGe`Ma5U-QG~MVuF@g}QRBP<y%kP$oYiVl>3JEod$5k*^?Y;Nzarv7YpaV$S<?AH8
zr|C4FOesp<iZBksno$3!ayJ8#fB*IG{mqxZ>D7IPx^(m0UF@;}UYa5qH=_g0I5ZaU
zxC&0VZd=$W{oSc1G)CuPd&dJO$CU0jfo8f>0(X_)TBe=(?LB||gi9u#mwUwCoiDA7
z{bcjp^7(Bu-^n)5@3eP-KpxNcyXEq$R<C~e_;GXY?QOA~#)?WxN=i%(AeXC6<}BJN
z^Zfk$;~SHYOO@<BnQ~}L=H-|WSwUnFsr;pc(FFyR{FOFN<2jRN+~cNPQ&Y2{=4X-r
zbg&9vkEA4}UteFhuUe(W!pfR>u!(h^UMI*Ya4glps0LOGC!Q1utNXb`MoRwq`}gD9
z?e`C5m{jdj0l70vsl`b#uI}ek?e*fIg%Nx9*!WL(g=+*ccn>fLgOnn0(aJtqYb6sC
zk*d9NP74L3&2m1Jc!HE(X|efo!P#K;Spg1~6)RUB>=M<si4{WjtDva>vk%;*V8)51
z&(6*5-n7XG<els5VlTY@3iZ*fjs*)8dStD|yp{?zHa3E`R4w;LI0M9DH#pD&HU&<^
zEGvF~?!))*pv1a;yZJQT=w~k{fn-;3{(R8P9}pMUw_t(7n>#y&D=RCZ7J;O}SO(Lt
zGjDEAU%YA+SJ6(H<NfmPrKMXTZdj!DsL%SHgM$M@kDKz6AWbp7m=_R>z$Sr+6OKv#
z;trsILE!7lTUuCt{Q9+M(<Y&Z4<G*ca@pTDcGBq?K59>%KDDgb>yYZ;we0U(Q>*rN
zB_*XrYAUNG%J#EqtQAu5fAixt?^Lg+AGWT0@cemu=H+FMD?>m@O}_4j;+Lwu%TI#>
z1cBKNF@h%P*O!+oR;&PBJ2g!=Iv_Uo?aN6qZtJgu7NYaT=Nm|TXuVeXRX|WM@bibC
z@4syq<?#9NE$-o_s5@`JUXO2gTiocO(iEWKGT*ND!tV0-+RuH}gj<{xmjr3v+LGDq
zJzdXHY2t%zxAUB5o8=}L%?yZ$=#a1baj-d_6(tSC9>YjcyEbevP*G6<_4^ktT=--E
z|KIko1m6+1+O@RQ)JIMDN|x!avbS9N`uZF!Oc^Fp6_u3-bIcBBm@L|}M}`4p+lCDW
zCGYRarfrsFYi>l#1->j8Deq-m#Y5I9Q>PxheqH={zx@79FQ$Ovje~)SnORU!ka6=(
zo`nG%oi0ohJy;qY7*>XGP4p;Py4FL*$<vebNs(nuZLQ)|uSB!ifw8e~53X+jX@=u<
zn7&+f;DE!CqensUrlG-cdYbNMXudgO^Y_c;51&45TK#sBYc~S}S1XhK|3Ajp*2Qu&
ztXR3SFtQerf?Ql&t{CtbfQuPKY%i~RyY+fNTpXXizW$S^PZh1LZ(mjgg?gay;_I&$
zUVr^ID>^EQ3$%<;LsQc+H8r*Q*r!jQnj91u7&=@QwTXJ6*ie?(zzNa~$EKWCbNN7B
z-Ite_FAUKV6cK6p@uQ+g!jS3Sy?gWY`rnAi$@R^cAt53nqF`kub>9B}9%w$1ZVAvh
zB47W9ajqZx<dZBDJy<56WXaFZ7ZDL*V5q67`S5!E{zDlihjPrA8CaMY)qG|=IC+WF
z!PAp-Tkh?)GiQ7<Or%`g+>#y~Xnb*H<>ckw$_QU8DOsZz05+=@En<?d|6?eo7sD~t
zEA;uE?c2@es$M99+Oiy+oF5%puLuM$_j3&m6@5}<397sf9dd#uHgk@N9xRJ5ax4w%
zJax+J$IqXRtFMCGcKS3o!-UC`nf3McUzAu$@UWeDTExQ2TDjws^zECQ(?8zIUjOj>
z{rdKU2`h^C6+b^W!#rQ^-JZ{W94t)yAs)yf`z-+yuop`Y^W;9Y%s74CA-tATEta#V
zP3ypt?<I*YeZpP}LfQ&b*qmPpbI+_-KT-3Tv7#(#(ZK`<M@L34FRukbD-#SP7F^7*
zi4qP>_FNhSYIOhjp<rPlp&PZO!D-=#lE?t@%)k<_)=QtKt~j^8F)p`d->!F0QWrft
zqV2#nF^1#+H9L-X54tz3V-z^;I!}*#rmNHv@vI5ai(D(WGD^+mtZF`aIn^|psgYq{
zk>DN`CzsX}7py}1c6j7>xX!DUO*WFA7+J^`DZ28+dOzo_`((15ReRLzwol6b;l->d
zdQ$M+Wwy07j|E@fXAPP--96iArq7OohfGFBMiZt^W!)Op`|4Fz|Fx9P0F4%>g$@Y`
z3Q0*x7uLmEx3soa?$Vj=;pKH`ie~VHi4z0!rME`)`rH2%0Zo#u3SDiGbcEx(s0XiE
z(Gw4eUbl{;Nqhc&yFE`2TpO=r=4xd+c<|r^50wcXDqpu5OZ86hP~qU`ckdR{ebo{>
z<LtAj<7d*08|v?APx?LcY+B8~pU*+<&JwHGy>CHnOwY+`55L{cKi(y(z3%q`$*obf
zPd9fTI^>kGH7X=5tZLVqC>JHcnwpvg0U83LqOCJ#NNmZyE#|cF!s1fNvur6-mMbj(
zB*S%e=88+J6U;t;pB>|_HR-UwR8QExj~yTV9VUdgEcb3Y$0PEZaVg^p6Q(MLKe`K^
z`7t@DF*F@@=wRXa@Mmo(EOoD9hn82f3^#kWpZa4TIB~DoRoD813v|Dgc)IARPisA>
zp2P7c>Mra34nqNsrFoLuckPl|?mz$7&f@12CQnW-{BFMJwQmOah&51a)Wu~-{-)TA
zo}xivsShtbW70T3g*k0IukRB<rI`W~Ynw0T)u>qc_O|)&s22Ms-IFHc5t{h>V~|R$
zhI^)J^ZOWIJ<&zkYvkF=`HpPJbNn!M_jBc{wSm30JNGA+pF3|6`Ne$I7p?6*-YK0v
zD(=f4{M(_K#niTCm-N3)0^565U(MQB{M;|+{ytgve!1MD?z%Tuca>&?I;o4@``w(J
znwFm~>|$o;OE}UYSk`_*L{v2K%ZrOY9=6LHRDMbk4|ngAvaQ;(+*<)uFTOr=W~TAm
ztaPK91+Uj`-?dGmXx7f+=Slzm{4Cpke?uZO8^2sn?Cvr}1A_~#Q+LKECMufc-fFR}
z{-&U+x-{}$_m{6<UC+<6HO#qT02*A5i+lHTP4wFJ2j0z@ztOy0)=&I>+pP;W_TLx2
zcGkXM@r6gebK%-$i;@fMxA(3#Vp@L1VV2m5tITfq;+MXjv!A15D&yQe4H5bWf<H#K
zb#cA$_D)>2vT@_GW6q%hmVO!&9W<so$w+W`CMd8dEd$jof`Wp9k2%jw-!1_1jnbmD
z!z;9%Paf3|s47(KiCVh+wBjd;jXENZh5kw_?g|TdGQ}9V1qKR!dwaY6$&-|K``pd9
zbaZfl)=$i}DqXcXd8zRX-?TaZb;a53E!vxum-@Y*zhb9A2g?hCm8!q?-e63Ojs3iR
z?W$uP@!!M}-p+Gsn^rL)MCZs2yM;5%RG0z}8cpvBj0$du*RSc~&Ajihc74G~371|)
zF)ss^Dy?^Y^Sd+l_vuM4-m*mmH0;!G|F2`!Dy``~4>do2{5ZofnXQdq{@usBy|SgR
zu4wYe*+`_Ort<C!)0&#}_t#em)2u1nTG{uWovUS*ul;g#YJI=VO>tAx>(?LuuTl}=
z5|ohWShHpgTfB9`0S2G>c6V7r1qB5st_}$c15G^Ue<)4bC=nPK7@$>IzhUL76#<Wr
zbOwk2TN}1oVfty?h``HV-|c??=xTU;>5E%+e}5(Z{`U66$B%_Yq3@<on$-04^z`KK
z@9ti|y4NE=Ki_ALh2Z67zRm>&8@!KctT=bT|GE9KX<wdRkTTViY+hj)^}F;??8jn|
zua7u&dLKJ+g{gXV;})rRoQ~#t@q!o5v%h%C>@nAV>O!%}Zq2K%gj`v&+<Ed`-pOtC
z^)G%Y3UDcQcQk~*zV_ke4Z%wn0-&{ui_2LNSY8(1%(?1JsD{N?n`ZBhbxM<16igE3
znjXz-aCk6hu7ZgaFKC$Ia65l<{@l)gqH=P5hRMekgsu+rd%gKXh2%E7I+;p#?>X1h
z12?NP2rb`wY{JjjhqBM+6mV~ryiu}5g4;Z0@tUrKs=lor8V8m%>VEj}V%mpkmd{Ij
z4lX(VYs>l#N<U3Acw#pA`ObGxIP&2|^~ZwitRJSgS}gTne6d5m{*U1On$NteR<E9W
zDLq(JUcTS5_}PN&>+9y}Ep`0#>C=V1)#W0hqLz2s*RR*-ld))MX<<<hyY|QMz>><U
zZ#UBw#kvji@9klWzr8lv+~(Jd#d<5cIyyRHRPF8M^Y?soYhKUI$$9Yo{{MaKauo*_
zJ}@q_Wt(v${pqQxGYpg67XOm4ud}K9{nlJP^hur9QXy_}y(7nZrEO!oyicYWfd;yb
z)6cbpXq9@+k6J8cKW}!w{JA=Yy`Hb9*mcHedR^r6FZnOC_t0GNBhgt5X5kFtS#z$b
z25x??%+mIoF?KIw`tunty1E1FJ}9gT4o)<antR7O@UjXwe|!9VyMU5696J&gLmL;n
z>P*kSy#a2^<vCRO@?H8b*K=pdOdfs3U2TEuoep-UPuQ6)@nzN>x9{a2AGy~2d^+8t
z<b}Xt?~ZkW0Rau5RCl~jw)Y<Ag&dRQ^RG33?7wF%5$9B*YdqmktlBiSoMT7rKS|x4
zyUD3veZOV*_PQNMK1@<OmSL3q_8rq5>;EP}M$-Ft*zEo!BX|Fzbo~5^wuh=$a%P-W
z%Q^jrk3aWq)8kfask`xcd3tGQXSK3&i^Y6@sLD|A?vAC+j|a^^9(C&{<hThhm#_cx
z(XDkl!~Zu?_4jMPA51W?SgECS{^h;ByANMqwsdK1xb;?HLBYEmmo8nB*%ziZd13H!
zKfg6?C-#2&^y$Nw%l_uO=HIXXFRLB4CZontZbRwoFrPUVA9wNVGcv3V>jteM`}O7J
zi4!L>O6pfGZU1;++PR3CpVSU}uef<)?XHID-+GRvAD3&rwj#5n-t+2#>qkKW7`B!3
zM=a|aEyh)Iz68$PxQgqjw3$NrO{0*dOAPk3<Z0Y$ViH*&-+w3d^n#OTzLZ!(non1H
zpe?->k^$P^m2#u`S4^$8jpYiQ92UDrI`j4}=e2j97s&4}e}C-N)z$eOt$i+iMzhb}
z*j=t4wl0RV_t-|yvRg&A*ZOYt{(V2E@#c{Q3gw^rKRUj7QBYEAAZ9y1t38kZs8U{x
z3R6<8O{`Sp0?msLr+@stp*)W3!GrZ)USXok^euXo#kJ-{%UFiitrX+0FJ#*<TTo;8
zzi|(5MNM^nOwim-cW12N)LN@~;EwI$4Q5}J+kb<S#k;-V<CZL0VzF`4vhyiMiATFc
zE52NG4-CBcW&Zp9|Nm7le><u6&yT`C-}nD7^@?{n8=9J`+9zlG>ZMUfN5=_2waJ{;
z<?nJr<eA>p`JTOz+;7V^)$8e$eQD?C_0E|iv;50bKDEi5++sQhPV4WlIefQ!PsK;2
zW&ZQ~_W%EP`=Q;xJzH4LzuCjediCWw?Vc08|2(2wmj9PxSlT>$lf;<=>$M)7|5X2P
zeuvKPC9Gni%sY1-`x;#OO{Zv@j^kC{vi*%OqO6t*vD*J(c)HBjz&KzYI9GJMQTPTO
zwMdCg{pa>XW(Lz_;j%=<U4jx@y;9!Ebx!+R-;#eMV)uIE*=KKTO6BI0wR&>sRmVF0
znKNfbY)oQZ<~y4$K0bc;`e5<Qjb&HzMCO*9V@a+4QenflcYbF4`=5_4KmGBQ@A#qq
zTfO~9F0kIs*>*Yf#X`-i3zzw@_Xf2unymHYO{i1lvO`Z5^&akJx|o_KeWbU)C4b7E
zdu2~wUbXn0Y}Qvlx2;QOt8?<t<3AJ@`3o@J)>H`XP!!-=pm%MNR(SK8*rO{>J<guR
zX3YHio?Y{*KT<uvma(%q{T5##V;A4I^R&Lh;-`5DXB!V@9Amd%x_FIO|8I8}(-*gL
zCABv`IKgZ%%QCZPmigwJElZcjw|GUjwC_6C&hX9t`P&;Cnb+_ACRMV_?VMNMu|8Sr
zHg@?Mf%v+gs!mQ$HnDxKsi~<mY^%4$=Bf&DeyQ4fw(Rq>vxkp#3WL@t-}rQbFZR~Y
zWQX+pBU=m>x9;b&3$i`p#Joi5w!QXmjs>P(3ynJhR!&vg@6%Iknf9l44bx878r{hG
zTeGh#nVE?lJa}-PUTa53N6w86iO!q3VhY$N1~k}pGQPMS*mo^at>s6SqWEhC!I=tT
zR?kb9Njkmg5z63Anv$JzLR0Xe&oaS!*+9q8%E$ZqOSYS4UwiQVe*N~<Ydut&E@u2K
zKKtoY5vaTR<LUJHIf3)MC41e@%r@trZJz(FL{n~Y*lNS{b258=y;?0{o)^=+?(f4l
zza!@T(K^$oRx4~On7K-L#^37>H5M7#i$vbO+2@zec5T`};WG{{+d?H9r>Y*9qOf4?
znnv;2XEp9_WPa-2w_}OfqGzi<J@L%={OLl{r<9Jre{5p;ApKI)L}))a>(Hw1e{SCz
zPZ~&P+r)AOZcZ}Fny|NCX%YKBM%V6#WwD!+kMp%n7qDEgVg<+Qu(gNI%rsV<eqFw&
zaOO6r{`tq=6lPa&GN{~<?rn&eUv>WX@d{@_&2o(x=U3VrZ*A8#O|@F`cVfSAx4vTf
z{7Vn(bU5EW>QCg}weaf(gWb1&Z~y4Hf2Zt)*DuQ~zFf4F`C}l;*8BDW_r#EnbH>RR
z{$AY1@meZjYwp8BQ9gZ(_RZOw6V1%-cODb2d)0r<`St&OY40=+<p=Xwl%ARFt?#HI
znDAt}?VGImlOkJp-k;a*mR^)4`=qMd?5TsA;G=m51<SVHpZ;6g&hC@^j59o|7QQ}y
z{<(dl&zs(vocTAe{=2Zy*}SIWWNKz+X2qY6$2X>&6#8L$kaG#Qm`+1b=5N#UH#R13
ztooW|^YuzFc${T*uBj9+Xw{NV{JuMpsh3QJZv9Gn6(Ij5Czd5YaNg<T!5xez8aU(^
z)Cw4^(EV^hfzfNr!W)xcwZGp!ZQ+V3^QXtI-Ly&Q{r>-Updv>vc2~tN86_p9O$%17
z;@bb`6Zg0G_usz^n$<IVH+$lxvqB|V6WLc@;9aQqzk06ZOXd<DMz<r({=Fhf>$R9}
z`&TBOHB-G}%F|vd+I+A9v>PnVy3ql&?lAemfkp|l9Ene#*6e4G+@2>pY0{(%yUX*_
zr@ksl+bsEh@ArGWvT;Q-Po^BQe!qu#XH1`<vfGW)v%k9IAKrcv9up%u@wdn-<Bx~#
zAO7(2!d{NgecNu{%V4Y1ORnGybdKfwH&cwq#ry5<V>u>^Dh{)SEMK;3o5i9uuke_j
zKkxTBckh1Jw55~nr7$?<O?=LICaw5$tSWePuSE88*gW@Neftbvod(rNn^h;VD3tw3
z^bjo!yRE9K`tZE{|B~QPmu)9gj4G<Dos}kn!X|6$t;?!6uPpPG_L*(Q>$GsgJ+rjQ
zlJ>nfyT7bu&0E9sp?A{bjcaZ*G=43Mo^R3iIDV<=j{hy0YYT6mvf~R2k3P1|DX0FI
zg;$Wa^woX`4Tt~XR!Il4=PHQY{&8q+z|zo%(>Z@H@L9QHyYH6=0X@H#sW;vFZMNe5
zpCv(m%ziRxZJPD(@$aaQ!qG{G{Qs`qwsXr)2K(Ndk0*U>ue&6=H+}o|TWb45x+UkU
zEOt7}Dt=C6#e@UrqgiIUbZGSo9(`){B39&xvIv9xo%?dzRoJ3(%eOrdnD@Kd;EUSz
zGcjV^OF6!EHEch^pSGDZ%UN~GteCc?HxxuG6>n$@-4n8x@U04w)(Tj3^6~exjOV{b
zwME~)lfTs$bpP_XIh?)A9y+F+d-nV}yS=@=1P|Ma5Und$D)bT-=HK5Jv7=z&)$8f+
zmW5~uN=tX2@_N0#6f{Xc*Sg$EZ~Ea3lcYaCKHk_-xcF-Jkt9RV;7-}wH}`jbt1>Nr
zC;j8aV*Pc0s-K+Lw_@eWq801;47qHK1N(kF@Zn(beZFneL7k)fyf6Mp$>j{0dfmO?
zV)^~r_RGutL96b1->r7-7VGHlZgyH&;FJm)gNtBmW;}ZIsE4m_Zpn)z4-XEr{Chq8
zc0U+qo8=Y-wZ1c7;cg%&m+LY`>H6iRR~8xmN_u?Kpl0(rj;iM5g$G1Mv*uV7zB;x4
zYSz@)hxg6F9hGZqBF%1}oo_FH-u}N0gMy`{<lo=l-9x8-{ce(ctY_oTeHSNB(}`?y
z?G~%t#lz9+#KOYjpf`Q-rcFYkqF?L3z0V3-Dbg*j@0OIb=xW*T;`-y#>}rQ{%6tR1
zyJ$FXun{tvC{s0AEUQ*E<d)L(o>JRD52gp&yiGoDc-K1ia>a74vfRG(;4QY2qv_7y
zoz*t|D^F_XvbgpqZ+W0`vdN3UwK`3Kzt8_wd%r;7M9u6thi%GFoE{tuPzXrby|(DF
zTgW`Sx4#y3%(9&5)Oh0eyXG7B?_XXj0M0Lg!YZ)VLdf)+5zTX&%Z>N6teDtSC0fLH
zuh-1^yQ9LC$ehXZ=l8FT-o9(6(d$Ep4qaH@|J0zRTU=jhYoqmE7kBsTyMKQ=H`h8a
zHumlVDMkmq>G6>ZR$k2t3=C}S>f)N=)90(u)8C)}A?fg}SyC^)R)vIxE!wd|!qwIF
zLe|^p1GWhV7+Bb%;zi!^czSwj=;&;@<)$@t5onXc?QObI+w)@6jW%D*aPjoy)Qj2C
z@cH?9&?;D8-N|OQwz8mh<%5IGuXBqZ?A@Hlug};}CcG#Iv^MyUtgbAVLE*9)g1QEu
zUvPl(q@SK|`3nAtAsx5(zwiFhsVg1p?-0$p?5$*1{JR_NZ(@&@p8GymxZm-8S)0R^
z4-=+z+;f~U(M0C{{Y}D4pG%3~c;shf&)HUg?d)RHH&q`^qV9<_b=WzIotN%O+w<%0
zQMcCVK07UCHa`5Ozs6wZ*%j*y7wtOM^5>G&67g#adjpccJM~*mzUA<u;#%L`eK#hw
zu9EuAtm5={sl-KFiQ311CtiqRYz==qvzKkLWaiH-8IRD!<Viv|kDlY!GML%8{d&xy
z^7E=nHWxm<p5YZMdC%J9>dJ?zLJN8J9?p0Df8zE;2_u1tUE2h>vg+?vO%|ITvb<nT
zhV{QwF}*!qQ`mY9jndStSif)Hz4urE=i0#LqP0Sxal%y=%}Kq<yN&EGJZ08UVH7*I
z;?SbW=dG`(e>nert^W}To(`%0BNG}qzGpHYG_9}U32*FSfvp8llf87>|FO$Ozc;6T
zaz6K(EF<^c?bFeZ>K7GPm?!<w)la*aVN&sO>2w>hxJPf__TJ9h%?nzlbA4Ux!^e+<
zU)MM~GWN;YcJ)e|Kl<?SaNgRt7Zy54Y|D|9tNGx#y)XOhpP!#|+oqpLG17_O_vci0
z(nODzr>CbYD=IP`Jz5&yACqPv@!{L;{N$&nruwb@>82{e_2JFkhZ2)#a87i1|FY<n
z0C$PRm2XN_=f57l9({O2ow@k**tHurTzK|705q8A|6yYH$76pLU)=o^G@0wfZXdl>
zN0!J<mAIqH^M2jb2NA1IT~>`X|59apukyL<?6;tWV9)1OzdN;GSXlVuz3TT5S1zBo
zsp{_h`hT6x?EH)3?SI=B7foNXL`5fZ(~;!I$B!OOytAY5#nsi~j~+eBVx9Y{#A=RR
zt<>-D?~m^)eSJqNW6|Z8A3mMdPrkY;^uy=PdmQ#Huws^%pZWC42cex2jkA@GFD^f_
z)`Mdor|zC;XN48A|Du*^AKtl1*&=8IYklfkw@lx|?{d%j)NnIyGT43Vm2XrAZ&t{w
z(15EVikp>KBd4wmcrE>JGsoAw)@tj0NgrdnitM+gTK${p*`UMI9DTQS-b3XJhAZ^{
zq%JJIwPK5_hpuJIk|y07Q$H)8+UnJQJX`BY606hRXvGuSOl*_+j=sv7a^=b4gd)Eg
zS+icL?6WeIKL2Hn{eu@vcKvLbKIiY}@F(+DJU0$#WN4mW&78FI>2KL>B6BP|pWLro
z@x5ldrm>*V^@Z0AOCveI)!W`*_)+T6X?+If`4t<_6|TPDzq(_I(TTsz4@CtyTs^p5
zzP{kzx&QTZLy3~8m>VC}&*k54ShJ*7<Mb|;$qT>jb**#|P_p{&Fq_eNqQ$>F7Psw%
zm9gs<7&7jk!uXw?`C4A~^tZQ;eh^Z!mR!9m;KybEjv02cPAjimehMr04nt<T7O8p6
z{AHIFqHYt*cCpkkxQyp$y1he$(_PsfUp3)t>*M*G4}N65x9-9F_x<y1tD|g|hpm>D
zNe~he3d*l%=ab0@Xy^>la$O&{_rls}^Om-2b7w5O{IcNRpGp~<3W1$Fd2d@9Dk&|x
zXZ1GKXy$~86C0mANtt6)c`0j#S51vg)Yh!4D?Yv{e0Zp}O1!VrMd?n_Y26pMx9g{D
z`lX)T>7vxq+N!9d!^6zR<4{;=`0v;2^=$THF}dgG*>?2zySuo!%q>1OrRYud?=|eJ
zm~Pz{Oby>1*6gInKg}ul(M{PqM~ejWV()O<2^PJn|LxPfPLzXHV*4)nTlX{XU(X4*
zy{9z8w^Ur1r)s_Nue~=89uocbnQv<1qxZ}kHofP|I6eE`p$PB1N^`+3kMr+lWL=s0
z;rSYsJM}dzEkcQNKd&x(rl@-PSKpFtcdlHN|7&%Hw=#oc>$Q%*>7hT2Jv;xVuhsu1
zabI6V$y{ZI&fQ7L;SHW8E5zj_t_mIA&FYx3RBxk4!;fip9r-VtB@Zv!@V0`}E`C01
zYHRU4cde^zd%h=I+120p^#0bR%f*2Kb01FG_#}x{ZCgFt<HvH_EqBH#O;NO4Vg9JO
zDmklt`h<`TlJWB^#BNUg_BZyGlof|^a+=Aidv8t^-<bVd+iZD#_a3d^hnKgx`#W#2
z*>vt>(b`K38H6_mba58?Cl&oE=J>?5{pPmV1ph7EZ#qwYJpVW*Qz&f7o<3#PXepa@
zx`uU}Gj9BotnjYMmi@2&n*Gh`ziSWv{o1{QS2^ijc1djO)tM1BS$@syE=paUF~7uK
zjL$kk-G`k)Oh2y2d%B+Ku5E2X94s@8Qn^4&w=_h$s&2Qow<o{3u~EXhOvi7oRjc{E
z3g*bj$h_6XFE1^XFv$?OwLSm+HpAD!adCa?_x(DRw)=W~y{xQt*_u)v6B7~8ELz%`
z4gc<d`U`u$UW@MN?9B98X>L>B%JRSV41X@Oe$_6K*?U|?E52RxD#^Pn_P#!xVRGyB
zwNIipt25NydncXm&$Z$6lCNgx{aN<NM)N<NFn4)_?a6DmZOYXjJbpT_is8Zg-~)Nm
zrh6?|C+sRbc4FJ(1B}x0+-K(UoKShUlAU4Oe1>ngD{kAS3q5#x%v8eKkKuRDl`o%S
z8*cQ)E}onEIq<;;%h$PgVlPiyd_Ym#l#}H^cJSSBeuf+y9+|Blmw*0ReJA*IYP}kx
zyIw^8=UcXAPybn+U8d}C>F2NW-7N>S%XhDrV~D61uz2`yyNLM`vp~BaKNuB`oZhT>
z=^MvKtwVoa2I<_s%C&m?4*My;tG1+_m74wj{@y)%K$|`|ShmieDOdlea82xPvESd`
zZm#<K`~CiY(6;`ITdgLCtv+h~e$V5AAN9#CZEcU1PLDgJyZug3zVynFu6efAi_*`}
z`*FVhUvui|X^BryP0i!Jc>eV1!_Vi}_l3vTUVZel^|-wI(sgGvlUb{_9smtWt9^4k
zarA5bG-d{_Oogg#5{>h8-5%J_y?=b!m!%Q&{zz$+E-mXd-ElRxBgiD@a@*>eXWZs!
z-D};ubAMv?F|G`rZ?*T{tMeYaaid*lo-pSTKGqp6r=lP2YpImD_{*-N^;*0H`-wvr
z^goq->E0vTUlQG*E2;e<_EfaS+LQSoc6<X>5arwIZ)MHi&VT3XgSw+mnr=tW99f&2
zrf9bzd~U;RDQDA3TxQ94ThA9p?OcBFZ~W`?-rfcZMNGe3de#-MJH?Vy7QZfFaqORJ
z<G#B1`h?(+>-Sz*Jo9V+Ww+&vu}u8#J@-Cetj%91oDdWo*S0sl?!|=)-iPv{xrPUx
zJX)t~u`8>v`L{4fD@X2q&b7bqH68g_uDt8~0jqjx>B9@w9z3{o{=);0`~%i*k>gqu
zIQ7w`d2e@YNw+Sm`N8$b{Z8M);(Ko0ebdY@WS%N2J+M#ffmr<M=U1oeIhKA%SbTgU
z3)`XHvDPOREmHXOvGK%l_GPoAB($^^XlpoJooQ?^CHnpapCthYto7ENEA)+$;xS`7
zw07e0BMveFzyGcGT<!Wb^0oX84i_a2A>sd(n`=!sONO32X(0XfzRjVVEk%}ll9Ltt
zI~z}&=U0-K=U`!yxSA!Qr5!kVDr;$!R1fc;eVu>*DD?NPEsm*u$kbDIW}{G5<-z67
zcYp7`ntuLJ$<<{(n?4kH9A0}rK1ZWAQZmcPICq<H$5DabzYgV?99nVlz?%FYHN10!
zIxpqk7BDJXqr4Qd>gHl;4|ElTZ_m0{N?pPBn<~!P|BCzJ+Pk{+Ov)O^dlT6cw{1G?
z9dXF!#2>4xR$=r08k?kga=d>uXZBaM#cVs<)2~(A?Rj0}v1jpX8GWnIW?P<`rCpAH
zxA^w*2`94kyUyF&NwbOjRuoRTqAq5%-%sFwe&UkAaIV}+qb;G&8QII)C;e1)Sk=*b
zLtDt;^}_X<4Q@N--S*b*-dD+fzvV%;+Pf7~*#n9m25ZMVOShEP?LVi&@pNbZ!or7s
zA9a7P-DvgkP|B49Iadw@1T*9wwOrxN=dgZT?d8zQcg`$F?y#@)e>?j$s5P(g;7D-w
z*4*1-kB|4aug|wNw)$}1<@k{!E-ET24}N@nd}B-I<Y?xk7AM7|<YZ9Sv5}cQ>GQL*
zI|>dS)2Zd><l{RwMKf4HEbTsDPB=F&@6p)uyRCEP$gGLp&bM^wH{Tg0rjt*$_|7(a
z`0w}o^`Cd|dE5Ee;N@L=$8b3v*VWOl+TN!83vIdPoL&FEHHq=jG1o_5KJhH?jjvfH
zqx$^cOdjQLLWi^+x+b{TSFqlS`&;sPHs^|S*B?B&RI>Z{?w@N}Za-8_Q%GMgRN3ww
zICFJdh+<oP5C5&c-Uk2fUD~g<*_X;#R%gARbp7|uZ)S(RwTevw#IGLMKGl4W^Xqt9
zi7WTS|2``@ur7Sozr3)CwauVGr+IqJ3=3?68<(8dTk!t#$E|(hQ!+OuRnKc*wd!oN
z+My452PN+5N~r6FCjC4A(nI?~#V(!IEldf=K4_eg66EaMk!R6k%EV}}$=!fWjpac%
zZ{&~C{a-!jf3vDtCu8kDHOXW8f~e!?r^y^z_9cI=k=y(Z!x?u!OShbgwkoN8{~`Kf
z?GuAPCI6Dwc+|<NZGNq;we3^y@hg1#iABGkZ%}+Iy~d;R?!s74Y2{<~g6qHhW;Cqh
z<cpP;zastq{vJ;2P5X|gyUTB_R%|kz+w?ox>5j0(m8`C#8~VFb)i?0-@*8w=ziEt)
z^2;l!ogQKqHs|`|nwx<+Uh!e+jBZs`R&_rX{);t_b=47j+{|xx;K9LW>5|y#da)a_
zu4<i`XDfZYPqx^%@VbFiZ^VWKMls!0_2S{>kvof2SFKuOe@<CR>BAZ0^AR@X_iMjD
zoa}FR@Z{vL_I*8W%AnqN`Tg4Mfm`pLsM&io!X&znL;gGKTa#%H3CB+Gi3@)4h~D!-
z^#0@Bw^z(_Sh4^2vEZ;9d<K%2Z|_~GRk?H<v(K?FY=3I+1oJaInSP7UVCUNY>SjwL
zu3YvRcdoHd*lk#&w)sR^!^zy*yV4z#V{@zzq}2SccappFG-=;khRL^oGYOfWbJ#T_
z-TFXEjQ#hk%na$9*09g0ShQ^OO_1TccP_h<bDL4^-9NjzdyX&&mv{7jIw;<s^-y`!
zzKG45g4`t)6(3Yter-EC-QIj{^~AFmugBNtZa%BrZ_{MK-Cf%1q-gi+g))zX!GTv_
zrOoqP($dtTw&%Sqn0xNq+wJ$wEI!<qv?_ho(#kD<=>GkG;;--ByI1k)r251eGdjfM
zYXsfQb=~6j*V(H1%xE}r<Ve)<^5=hg4*#4z$LQFM8|)twrt>eHU}Cc+T4&0GZ`=Bl
z0#<AOcy+}1#>AbcG)*IwMLI6%=4k9{<vqGrHvZtLDdrnKUP_wr@ZN=Ufrj57Z_NAO
zy8X!dgV()UjP8j2HelPni#uMXTF83SzVfWxq=h2qzeP1=?C&#+GSfM*q&7i+&yDZa
zTR!!!-`+d@2D|z8IUTd3{f?YlBmd#$MtAAIH@{q0pYPZ&cKB7xk(|{GS$FEIucrF_
z-F0dqgK+aUw)FphuCj`n`le0hbX|E;!^_w0(*N4l4}P(RZ<c<)koRJS+xNNUuQcjv
zAH`{0&e?NvbHohE=iAmDZ{7dz$bsYWM;<)C*AVdJn2NXhjcC@Ak8DiqG;goDzBuKy
z*aAVuxVW`ZiWwggPAt;7zk0f>%K>#exyEKT$I0{hCcVAAP+xQ7jW8jRmI=}MYm4_J
zyuIbdI^###>oD~Y=lHNR;{z%gCj@?ceHHqAN7nne{?_RoHMN2jpU-}HduM0f1}+BA
z0s{tzi!bN@ob;+&JaAWW`riAWvpo+V()q{pX{y(5CZ8i*tw&#*N=j~J@_ABN$RT5K
zVco1Zp;PDNSRQauXz>62EkH%>(CScaj=fpuc`u5JI@W$v((03G3|zadde5oL%OA?h
z=Np!Qm)vx8<i)_o;FG4Te1ACS5~%a?&MjoUsz689eTN|N_l}Xjg1WDJh!%3Z{Gr7X
zt{Z18xoTp4joFbn-3QNGTr(IFE`=}Hw=z6wJqOG7YBqr@b3@mz_Hussa{61T!{$jQ
zORm2O38}dCDbMGfnm~u3#BT<sWcj9W2lMXSFRyZ@#6~qu`plhR6cxWmTfj^3&O1$(
zEi+kX=HF#~l(tzg^k@A7ji<a<ZbYzXe9Q}d{yfKQc0-k#9(Rk;mN);EpETNL%j%#1
zcX8=MRfY%mizXdC-f24Pl8VUuTK=h(U*E4tGrQ(c`K{LF+pqHN^34YmikF-H3SaIw
z*C6wf%I@-Sf*dR_E-q$oYHr?`byaJ7+l&}75s{Xa!OKB)i$%?k4Y!YPSJTkoFitzO
zL5eN8f0}OeqlfMC$8K%S&V3j2Lht6yn>#8#D&5-p`}<F;<Z8uDWunzf=Itn)DA4uV
zF0XuFfsipDf4f7-@0dTbx^txxCVi?^<2$=QjcEo0$IB<}M_wAf_!gj(^6zWDzU`mQ
z?@rtdZ<@4uo4VaL8Hpt0kSBM}Ti&pIE^^BFmES7CF4h+YOGVpiuCR7_STa1gAue8+
zRCxFJwU<vNUznImJ+x)cmc1VKqVUURZi`<}T~~DftF;xrsLtVR|E_Bqv$M{%tDjd|
z$o%>tlXdD9f68Z*g%J&b_rJ6_yf|0exz_qiqSh|^OJYGs_sf4?_e)#ebk{QT*;}L6
z=!@A-ZP<B#-tmjwzQwy8c7}9(Put@BzmIqRkvh}-nH<GxTOC&iSc<JX-*S?(_>_3=
zse=p7IqvxN@cZ4F=Km{wuX8YQ7$|@Ay>t1aD2LR}=i4GQ4qoBYSG=~L`<|`ERn0`1
zZ@t<_W#7(ox_-g2qVj#jl#DyV4=!uhh{V1BKl$w4sJDhXzv8xhec!cnx4UVDc~JgF
zeJhsluII&+4HUAR7MGQ6J?4IC$90`^AO6lPH_%E;TkH7;v^4X?>ob*~pP5?hd192G
zpAS0Hd4^rBRZ&sVoahK!(0J0}cK*fw^X>8^*V}cA-@cdoW$E;|rWn2L6@Cf=54K*9
zJG{hm@|tg;379?qe!ZS>^3IN1f2<S*xi`L$WL2uUvwz1q$zNN%4om;<JS=^B#}3fa
z(-oSW+@B5|a{qExYtNJTG@o}9+b(sP{YcDSxV$@a8>kD%%+42)`}pb8R`Ixsh4((2
z-z^b#>yc>8y}j+~?PD1xNjEp8R=i%jU1r_YnOa&}HbQ%(WMzBx_x)h1tK;RL%g~_c
z-1cDS^LdBe<s<Kv9KGqICJgF6p11%1=aixGnIG?b9@qDQ%F^#qU5RU#o9@!L&oqd8
zvsq|ut#v}>r|dj#Va_jEjmxX+dVegq_v6b8WrJC<|08EGFxgxwwNu+#zwKhJrV3-l
z#`onNAN>y)SwC;R@p#=2%d(c~CO*$6%>MXKcebK%<iDI#lN2uo3%<QBc>bU5jzC2<
z%c;*d+7^rE<r=>}Ww?~lBKQBVk7*D8eCxfi!b_2#W7FLo*GlUbEZbzcudkr5$yoj4
z-`eDhKl`c+ZnNKaSXS`n^RLabuRXl3{;qZ3vclQCGkDnE{Cgw&WWHUOrgvTAk<<U~
zOZs1){h!lt=i6B|`d9bW8cebNCL!E$lta?^nO8uY?UUSF3R%~5ro6q^`^mXoM(TQO
zjaA78iMU0c{_Zo|pT%ej2?-RvUMt}7YJPg5?)x1UCz6vF-rCHrCB5Ezz5ApE3N1a7
z%<HFp%}-P0<!(07;rX|>+IeTG_A0;I`x$*-etSD%dnU7^F}EpbNKi>h>3ZSgc{<>w
z4JqAmlbNSZm8}MqW-)*EoclO|uUJta;+#59-hZF9AA}e*c7BlL;f;~FE>Rcw_%-j+
z552n%=a%m1vRR>jtIw*pLoWWRbR5$kVHKfiKg4eJ*)Vqc`|N$YhiR8$*^k66FFs8?
z`ay_6fWzfOuT1}qM0UXoRaMFRTcQr_t_@P(;}SiyYmYL&RjEw+ME0+4Um8j?ZkCI(
z9Qw7rH#D`5eebjTt`X{fa~x8Y%hYyGba8io+-Lo6gY}*#S!<)Wm;H!J7vNx#u&pw&
zD%l|S>VcoqM2_I)ez_$TCsTt~itMfaUgi~lt|-^y!oq%;8wXE%K6<~xnsKqsUa8jO
zp&B;pRu!-N`oX}XHg?X>Y_=(yqCcwNY3gKc=ajttdj1c+Y25~ICa*KwEyBSn@h|dw
z)nU^!YQ|>vH6r_cEfWm)urT<r8J}Bo?$D(c-5pzYGR&+OO+3C?U1!@`&C7{zPu$h8
zh$?#;@o=Njnio4|tDh~s!llpH@aOQ-2;&;@qHh|y-_$<}E<Srg%xu4(|0~nowug3I
z<K1SlTkSUU)j!U`iw>Vu{m*u0O6bdt|0bj#YI?KqgHYl@=8qYYk5YGUoPAQo>Cg9t
ze7$`7J8$LIItjdbKS%eiF_-C$*`MCOkDm34WfGT}`L6rNchz@QTkpH|;=`oXU-|Zn
zesp~If47MA1<}v!x%n5K6uFo3?Pblsx8<DXL)Ga=f2b$@Tktl(gE`my-~7T{`NO+7
zm;U%LZS4%9|4pY4c{3b{esiNqJYDPBlZ5DJ<>CM4&Ys;3nlahiH#>iyB<NbSigPJO
zik6m=(q=gaK#TlCLQ*!)oj+fGUeznj@M)2trLA|Y?rr_{?r!&!Cn>9Q7cE-!;X(7Y
z`{nm4pU-`9X=(RWv!h3k{&>6nzEq4d<9l0?HVxO$Jo-CxJYuBYNnP9$9}enT-t}-%
zV*K}eg}BHgquaf+H5w1}u(Lg15M6zKzj@xeeLtT`&&~ynLb<rPMdf}zCY^udP5R4A
zOE0|s`fb{?pzQ1GT6Zz-zHWW`&d%c3y!wGFLo5m&FkD+7-=BQE?_h>WRE~M&r<9U6
zFYXj@WPf{qzrXnTzrE8-6v}OlPOYu)OX!Z!I5^w<@2e>vCau1E?VBLW>9zJ@u@A4A
zZT{fW-<l`++J5f+Vy}vmSKqz+pp>R&r5>Z<b&>CTNlBap7sHlMZyU_n*A&0_{B#@R
z-49j&<rT$l?VoUOlIcqMYh1@}hO?R<eX^rJaJ}=XHhJlqyDv*u#|HR*F0Q(pRb!o~
zu&Rqos^)F$ezS+q-QQ)ERGi#eyKbf_qZ)rpkNGiA(}2pW^X(VAHFqT+mwDy=<ZW+9
z^}Eb~ij%2K6FD56+Y}xwn=K=CTUN!<kz-?l{gHsc#zkLWGj9Gpf9ap!-&|k3-EOY2
z=ZR5cK*s^cW&xWlkp~Mceday5ypVZO+SyG~aYd$$E=?CUCO^F25Kyz%>*|67(9Jo!
z{z3P9tl$hxtzqAM@>h#i>Z^8xS6<n&leKOgvj6qYD);E70G1<X)|8%Eq3wEdXTNl8
zwsQox=ER@JoS#j9a4c)iY4cBITO>De8{Mziy?&zBEyZWkbOoYj{COl>WPFR~pLE>6
zYvL)fY67POZdOayMDc8|uF3wh_`PGmZTD<hW64z$_SOsev@MhU_E5f-U#Y4l@_prI
zPxh;!+;aW$_V4;O&9d!uY3dYKchV`dxd2*g_Tt{&>cy{CtXt<685ueEzlqduwHu%v
zKXGxs$p>rx|NAQ_B$TwZ*K4U$TAEr=aPY*rb9+~<T2*y>+LS3KJ6UJVoH;W<>p$lz
zjq@SOpY>07m&f|P(sq0OFtM~R{mqZ%^UlmIeJxbod7&()<#hILpT$=m9luyz@NoMt
z@vd!>qJ1ao4u<{CtWOt-Dp_w|@o@cfziV8(Hn>HvJAQuq`=h%$e<vDUv48pEmB8dR
z`@28>U9f+l*XsWpv#!kC@b=}e`PI?<YkzOf()yEJV^9!xw=+GmUR=3)dpfhTpRV`*
zPyeI)v=$oAh_Op^oGG?bwe<hx3|;@S{j;WrbWC5qrLeM>S5bgry??Lk_K4dDgH)$h
z&GA`(<o@#01y+lNrb?ZjY}Bh}9QSj7w?@dzIbqM+4*$2iW|pp#Us7LQI-{Gj(EnCW
zx{>t6z<E83TcbDHzb{`hP0nfRx__?j-Tr3}b}pLBcYW!VCrbN&1+D$xWol_KGuM7!
z)X%a5Us}v%<ZjCy{N%Cc-hX!w*K6_N5<XTjA+pC0?%}nF+9A3#R6OUK?Az;t`rjfm
z%NO+Yn=m*vR+kxlp7`T--V?UybyaWj@9Yp%oBVqI=XGD_|NnFR(Z@G$a_-cAzdOUS
zSPgVMHE6HJj=$e-fBgA;e)O8+6B86W`ufUBcZRE|sw$daFFq*JEvCEa=Cg<G^4osS
zid7JJa8f<jzWk=K+*Pwx@f^RlY<mAS>2lgJ=H}0WqStE5>Qt4Kly=RtHMNw{on7f6
z$I!uQwa4r#N1!d^rI7uvUS-w%|NA}cHb<+I&Br6cX1{m6TsAw0ZP)YX&yx?g@$#;^
zD0(K%_}`Dm{M-9)?<`LL^7i)iM?0^s4o^Na!w}Se{dg@p|KY-RxkFD*PA>fS=ciRJ
zD-+|p-S6$fr$?W@YQO!g<bAVU`_rrRoaT2Jn%#cs8?|Km{9_NBd@bhuSHE=H-#L4W
zj7_qM^oMVayBA!s__im_Z1$^~Z!_a-IYWQ#YWzK|r?-~l?x8j-lWluJ{nql*8QGg-
zr>^7CRQ+A3kZ&90^)34EnID^~t@brF29}%cI<~y3CiC;>n{5IdEfp)@YyI$QmU*{0
zy?f$}JO6&VU7Z+R%6Rf<H6ufm@q|Zv=5(q(eRBT(&Abv(-%3fnH$N`BUajc!dC0x9
zUg62VMqaKU4V!AN)$jI--qQO0{QZ=)m?QfAzO5G%YVBruD7i+oyBy(_YkhH#c>xFa
z_M7Fm)~&tq?_PJ=^-CfWXAZ1fUAJGWU#`{j`iI|@OcObD)qI=IcrnbrnbNdylhCqR
zQr*veqjXoDugo)+$Yx10Jf!B+5TLfY^iGb+qKvy%Gv3Tu{n+Q;+gpkmCj?gK_GFp%
zgocJ44*j#MJU_s~z4+PfrQC;(^|v2rw2XIjZabi@b?V)>r|o>E6+DoJ(yqFl71ohp
zc2-B%8~L1VhObTq)O@RLDW4nvy27J<`hrtYyfgmCN{EVlkC;1wC-oJ(!M}W_9>-{w
z)K~3d#|2L|3Ep_tn0-vo_2yDlvD>qKqfY<zV16iU_2blj-!`udFaE>oIX9*z*Xh1@
z`8ZRg`?`5)*3-BbtBn=D=GH%*5g6We>W}?`@N`EV?q;PwVIF(3^?fF5-BQ$e$Ek7t
z@9$y}4wsHMKSf(6-Lg)4xk_)*ssd}DHm(zYgcf8N3N@`RdoRf0((z)SKxVYn;heIX
zbm5u#>@MHd>}HO-H?e)eT8qa8`+KJr7igXNUmerEq*0)HYr~oC%r(l#9W}nKylS@L
ztj>x{)16~C-A{@aja)5w>!ItEDN_{m_0K=u8qfdh`}_F!dbyxIrl6$}At5X)L%Ld8
zSU`t*1+CoTcU#f94YZKNie0Ua;edSopT;X!Lb{(nDY67@+57kR_u^Dr>oyG$E)_Mk
zM<*sKhxh&ca@pUkInv3=so=cr_XwNmvu1UzjoyB1&EHoa1REU^N{e#+{P;kbNkmNS
znx(j)VB@;j-Jt1=@K@Kewnl7D<J}T<`uxFpQzlJna%^UMc;=PQ4BvS-<=4EO!O^kz
zmEN0kzv2r#uibZj@!RPx!>VuPTaMf`y{WhUz0u~2J-wSJ71Up6__6)t#v99iE9Xuu
z->@Y3=hxq`wE*|*s_X>A-|svl>uT|7=iAoL*RL(n-M-g5)psUew%eN~&-A9aT<e$x
zFIu=(ZP8-c5_-k*x%k_=3#9I59udE*_;Ka$nvLmkMu)1|sunD&*E}Dx;KdZK#8{>c
zUn^F=<(~7P@qEyNH5>l?;NYL~XjvcQj&cu`MNO$<x4(3JcCPW3pL2TUzM`B@)#|zD
z&dXf1mFVxuO#OK0lCI^A5|_-)-!84%wSMZcue^sh<Xv-a`ZhN(@#;C7IeS7nSI@t6
zM2YcNDaU~|f)ihe{C)qp>ftXP8N2wr&GXtU3c^~swlZ?<WU$_R&1BVjzk`1Z>mS_?
zyRBimGotpJ?VEEyC7<59<!I~F$Z_{@TVl}f^b6WGSEfFmeR=;;{pbI0uecR=+nP^2
zwDfS_5hu;0zq=ny3!7}P@9pCcLeX{m_H4eJ^QY)v@RVy$%vbgOvbp(}o8`nS{+J+X
zt&g#%qHoOF$RxV!*7@6O|5_y`{Z22)o*ntMZOWHkiEcqd;|-?Ct;VPGO!7T1-$?z{
z^NE3L)n(B3uG!}KWxszseE87AV}<mAOrx0}Ku2p{T6*gtzuRI#?eKLj0RaNbd{^(i
zz1~6Lz=1~Qja6H#%lJ)apS`gyS32$7oR`x+u3HwiI+yKT=h37yvrJE~`}c0=bGb7!
zjoDLEzv}ng+?p+3R9q~0wc+GebED3P4)tRpkE(8757)Z#;Ar)sk586gf9WL;+6$DX
zq~+6hdsj;3E}rF_AGHoGE<g6Ldw%TanTNk-9d6@Yv0}xBTWMET1a|cHZe6{<UA|7j
z)6+BT_L{i8Qswt<{+Q5m%%bws689#Tc3$bUk3aU+{{C=Mef|~8c~hshs?V<xvj6)f
zc<%4UzrVk?N9eR2eDLG%^ES|e=6SW>B10rkO$fQL<9w~#mU(>>ujhOzTHDhl@~7Zi
zt<0JK%vrT>kFSVX<M97P;fz}!Rgc7Ml{_7;KJVbiMY4R?ml}p8|C&GT{qr9le<lhT
zF)U6>d-QCYux?$QMgs$X*-wW4{PMGlUNb~W%zN{(^{Uy+r^`R)ep+o2v_Z0Mwb^q)
zZq*mEc2b*#?mPC>FFKmdD)8Xty!eM9AJ<vUpL;92;`Q$fhdpQSj(KTZC3TDS+lC6g
zr78B)=2me&KQ&1~v}$4f6APO=Uz2~Few7ziSl+(#hjDG@-1C>EAFY3L^@U88@wqI9
zzh6HZ`pVvP=U-rA%<H)J_N}Y`-W-chxL{ePe`kMcw#{DqvuV5c+gC2WmoQbcyWYuV
z(bMC{Q=QnG7?-WT+qfd{|2gS^=~@%ZKXDlGy*u>L^!}o#$p37Ltm%G9k5BhMJa;~~
z{ostVX>02LIbI35R)7A~X?+IgdG*4vYJSZ&3M;N{z3KUTL;Az&9UrbQt6Fcr;mQ6N
z2EX`RzRM+Sp0`XXl9}hn{oK8$o}{$@;*hf1a__^WS!aBv$lLMwR#~0-&ut<8`={f@
zoyLEDe`^iUVm*^4vOb=_wln#B`#Le3B9$eHrSIFP=G^DY-S<15zgvW>rEjB*Pui-L
zjyLz!uJH3~`&fTai>Z^v?&C*}JwMYr{=RPe!hWxa+hpd<3!)-Bw&X=?`Oj&1_ULHU
zdG>yp$mfO2!nFc(R5i|5gzo6^ShzxXQcB3`z``dSTXya=xOT-sN`_~D+}>Aq^H`Z!
z_~d$Oq!U}hUukJO`<9vQiHh7e-yb{{;9@SuHUqqP#8i;YS1#+++ufQ`v%aY|-L_@y
zEPt(iJf%+dp?ImfR#6=r1BYu7%huXG*Gj8=`MmV&BD2pNx~v~5<NWOQLcfMi$LN^+
z-@ksi-HFrAS-h*ld=>Zht9%BXyO@uruhCzSv#Mv8QOY~%_8SY?6-0h7`0-|Uz`WV~
zn?K&aYuut_8FlxIwn(_{I~Ioh(}c5GXUsV3mhw)rd&a?f$5+DKn>Vtts?T@7xzyDl
ze(U2s;ST0Ucy2LH{Boc5veEsDA1%DDp$p#{uzI&7$#2>9Qk~=IR`Ds*V}8gyz1bVB
za63ZO(*F9dU;4tQl`sB!X8-W%{imxIGqD`G6Q1AT>04>^WmZhgo*9o9Wv$mYn#se=
z7BMen(yUospv_6o{=bb13Jz{w?B2g<!v=xx_v`IjoD$c5<7#EvTmAjmzS`e&;+DHD
zJ~-1jz2MuMNYMHAd#k=~y0I>Jx!+bMA1&?N_g*QQJx`6+hGmytT%xKQy={%TfZNg_
z&<y;A*ShUYPo6(lwzroDEuPv@_*g(%y1VrCHOG}(_9omHzI5r5LB<7zl$_P|MN?OA
zot=<)aFyhVKd<M{D*C38cxkr6lq+?6j`i`iN9Z*<CR<N99JxiymTynJ*mk{be}3ee
z>j^n^3aIT}dCqcw*u9L>;*7nu`SWY<EX@wws&(5@JzU!|Jk#*N5$iLRyPsMHx1ZF#
zSmxt0_p#({u8Eu7JEt+f_6sWA{$*|Jgsq_prn^s-C5vloTz+`{uj`GHEiChG1p43Q
z*6MDPzGb>1tidyG<=d0XSH1eBerkHS^n~b3A2`=A+9lao>g~GsnQgJ;`*nN2{C_jI
zydpI8+xPv?zfHPx=Zl;Z_d;{WE|HfH8Wt?*D3u9ZZgtMzH9hWjgxm3Z$0SQj+%_sG
zTv{UjQoxB*z>7m=$@eGU>h9S~D40KgQ(WzNWB&7pl_#RA-)}A|KE1Pg{nuERLXq~#
zN9P6W-Uz?bWPN=3!}86=8y*%Y@4GGfC&j#dvg^Z2S)<K*EK?YC(^P(3=AG|!W<o!^
z+0@#`{ysal&CUNUpC--KSaZAQ(5|yHCe*V3d*61xVBc4bd)A+%_dovBaya$y&S{4&
zt`|wn*89hv?{lNeMb+FeL}^lz(>JCyT9x)M40*ifHEf(&-1(2|Z{(lK?>bkc^gsPN
zU3#?Q_lKl6>*Ko9-SwM8j_7~-yt;AygXdkT8>|*D|1eJ_;gj3J=0wrx#Dj}A<Z-v1
z$UnH$`=Nf*>#M89CFHg)Rd(-Nuw}{|j{o=n{}b;P(|vSD`T5hQf@v*npoNDn2U7n2
z`kJ?>uI5hF>$P#+y(>brK)s_MADoLEdrv<-)FrC@;YM=*Pm$MOPc?52UN~{m<R#Y1
z%)zG(7o=<XP2&>x3ephaYIRx|;B-8B`*FuZF3<mM-Tx=aLw8?<e&a<MImh;Op!4}`
z`YNAHbl($~e{qp3s2jt2KK<JIc>cM5?l%3L?Cg9p9VbdXt9egP*H=H6nU!_u)z#I7
z@ArP+bu&3RdE&&0g4=9oOq(V)$F^FGcjNLqErvC&%HBuv+a|b9i`?+z(-rO?@6Kc&
zc|AjxEoc81-m*}=<A?sF7sUU6zH!}``4N}(t}ES;c$;ex@>!Vg>YtX6k)J<K54`Vm
zq`>vp=STStVL5VIU!OP09lrbbA5(9S&bPfQ-*E2<{~>*&a@K8&n6fwP<C+g|o&Dj)
zhx&x7clwprFPsW42*02HVf|zOA2RW4bQt^j>Lw@K-;Qap<9xy<<Ydsp!O!zUd;R;6
z%XT(9i$7hxfBo5(1n-~IK?y+K*OF!Djo2CSs#hPJv-5v6dC~GeU91dTS$f^yV?L}`
z_julr8n~rMQ|;f&%JpsYBcASO*b<@ST4R2mDe_aqx*Z2alY))+L@5V^aC*Kd{mk=a
zS0x)rt;~-vu{rgRBX@8p1-WWZPx|oo`=aM9nN6?f-Ta|^>f3vjUzdOJA6)c*U8~yM
z+Zt_&5>I;eaF*A973Qn?CTF(qgT;X&{<)FUxo5}y5Eff+ukpv*O|Z1=zylT))2Rhp
zw*9h+pEix{?1zVY_C1rezEC#dcZ5ZW)s}a6xt#+AgYtIs9^0IrC}a`dp<>9)u2gnG
zq3>?NCzUVmJAFA0HI{wJ=$PWwclX|{u3P#08W%Sw$YpOoT<}T7M^)7$b^}8f-`NQg
z8zne})fQaquD%-Z$VB3Sh=qOON0ZK?n{PK%Y3{kS>wVF`m_I*0GB7-zX`FFq1LL|f
z-$^;8r3UjXo2Tq7Uihj&f8~jDZ7z!++U!&5S?(XqC=5=QkmSk0;4-g00KyK?m{O3C
zapUFJh-;aSe@{NQ__pMaYWV;4C*wE@+t=yyF8{|BKBN1Ai7eNjp0CykD~jKHExEwg
z=p*}!`F}v-<@wG>|FLS^H<jf*s=u>yIzz+hOt-t8%Pl{rY^=2~+x=4LRGDAX(ytb$
z%6y%RU)ozdlAU%fc~6u6t1F&$|M^}Xwrh%ce9!aFl`Z_GuKvIFrmZNPu{yAJ#_S6#
z{Psl_%-i_zd54H~ncJ@~FAr-!cvxVuA@A<4)sIx)u3WRGM3^)4yuv(|_Jl*5bj<SZ
zc)WQsU6!@|iKl1E!sf@v`-P8s-&%b6<%W`%K{X$bid$5F%P~02trZ#?YVcZjg`L36
zK1ZR}8Q~?19)?Kwlup0DJeQ4q6~9^Wu@gxuC+5zQ`Xpgp^y;;@f%zwHgA-eWQhIzI
zeEm9WGUGhA8V0@YEhh6`$+*rgbN-_G_w?f>Gyc2_h`T>e+>en#r6`Z7aL39UHyaj<
zmlU`Ln%ix@+Bto{w(2nxjp^|>RPNldS7kQj`nP}K>7$SS*Ot!Hh<ju<jdkDOonrfc
zzA%Z44-|W%vA%FgNdIGAd-g5Iw%lRA;Cs3M#s80g*eg~)P+U~u>0Y<)hg|)gI^noG
z=JI^u6`NLRe@XxF@S?rI-@n4gTb}Id{x#{SO!V5XO^;OH-i+VNmM`<j{{edgi>uYL
z^7;#ptyoQ^Kjb}JJg0u4#*zSU4yK%GyB5Ts7CtUr2I@>E?$>kJH~sUMzl)YGWfc__
zm8nir+Nq!-A|fh!@Yv)xQd#@{|Eum#7SoS=b9vT1k?obiD(*YatWn&@X<Wu8vE#!7
zpQ+CqAqAnvlnD!ZrzTdIeXkBkch@vaxVYs6w^X@UiIuEb-W?4KHDzVy?RSd0uV-sb
z^#T>PP02c9+}Aiumh!VtytP~5t?88M)49)SYiT{&s;=^3zIRI(=)6al!|NKZ?O6T(
za!2NMjwQ<SGCyUfiS2(f)uZch>hVjD_CH!VfB6IX<NqWAV)kuVUBr4V{zuCT`3WV#
z7uHLv`yX5L?#bVo%vZBNetXzndDQz>a(N_(S-7A|xA4rHdHq~mOD9CwyeK_#@-FM&
z$ZM_t=Y8_yXzp+Hd^};%qpmrd6F$Cs=w4BOzbMvlpY>;}_f_W4@36Lgv^U*<E~GCi
zS@Klv_3ZZ{B5Pw#&Cb3c80)KgijSpC?ULlg6QVm_mis@Rx8B@IN!`5R#xL{pyerD~
z|L3~6{Oqf?-P8Xa(T=+`F_7Q3&C~x=_g@Bws~ep){@&c*<~^~2H6V@oOloS~+3S6B
zXS4I~ZtoA@v&5Efubip(^hLT(N$K+@sH!VxN`*@t4~y?V<~v(SKu{q_L%_H|;rKbL
zxhtag#RSA0PTjgF?<iN?M1j=r?<R0Q`A{Mn_5H2$>2<LeM8y{UJ1&3si1)e!yJ9kK
z?V1|C<b=4RP<?zbG%7*V%c=lGQKIU#Ve8y4nKiGMu20OgeU}z|jNjeoRS1KFlm7R2
z&%^#oZfV<SY{t-`lC|RUvfVd(zTQr_Dtb6^UD@XBO?lku8IH#z_RG38CIzjYr){Jl
z^jTf%hVS%%U8NR2z11hKXFpNP^PKvx)A-2u2%g;SzwhMmW!q|fzt3sb@Gk7(fjc!E
zdhPelss*NToZI-)Z{a$<KdsZ|PW<=x_vc&P-Q9^MQk|bYnA9{iHJg~^4jy<}^5~A`
zzrJLlP8Kd!%Y*7NM~)m3s1@sOeet+?J%`z>f}Jrt0s<J@kG`xd;5adN7FXn&mgN0g
z_TGE@eAC)L@7ZggrM9W)Daxd&pDH&I_?xNxLpaa)_=L$e-TS-k4lZlC_veu4F0SAi
z${)|PgtIBB&HcTvu+G<X)wg)D=Mx2v=pXVte9~-6nEU<5;a5{!Jw^XNcb()W^(<qD
z#?z!T`wUxO{IBzuEfXtr?Q5~93*_H@STrNU#VgxK<MPjMdl%aBNZgtBUE*T=oh|b6
z^1p>6ek^M%UbvPcH|*2zaE%-Bd)e5m>%;e`Onsgb9q$?XJSpOo$fEz37cJi_q`&h}
zU)TE$%U`iC`akU*e`U<$n%9AA_J81f9`6|YVRB1oP#xoBv25G*wo_tqtUE7pl&Y5O
z{1Jcu-ks!GK6k!nUaDGnC~b4=U%5*eCP|0ec$<<ZO`dF6`6*@oHCclM2DVQsI@_Ng
zXk^w{d~%cAOcN!}sK^u-cIUGXdc2OT*m0i|R?RGY{_bVx1cQg-0X*!N+b5iN*Lb%k
zZttzfH;>OPzsK2mWc%-LyWj0P{dk5)cho%ldOM}-U(4S&<==P8*c%WS71hO^tNv%+
z`bkH)x(af%elulz+kdOPoBY*!kB|+gTJ-7ZLbaZ!9=xyjds)Vx((;FOvU7hqmwaRQ
z*LP>mAGP}E_fXlO)Z+O5rkFK{p5z^Ja*>ssVIyZ;;WEEGe67pWg-4cey=APJZMXh!
z#b3WEFZ~3c|1EiFY!SK6pnj5(aYEzUN!vDGaD7%`s*-ZwfGw%>_soFeo0TDQA9d~(
z6n!mEu-?P}b)Jd#ijS_wwt2I9Uh41h{c?SdMUyvc^~rye-2-DoJieT-`N@1_S%GxZ
z1c~pz?UidE7%bZV;kEzXIBltn0)}g+yyidm+#0pw^Cye4=w#)n?-M@nxpmlT@n=`P
zNhc>5<;zK|{GEL*b?c(Kt6Cf4OrCJEzS>u-_$YJV5^ar!y(d54+jct1@w8rD<CYtW
z&P;vljW6uVm!GvQM^NVRg_jB0Pt3jv9Iv`R<H)@`XSBtf7b5Ea*Zf)uPB6X;XBcz+
zL0iFVt-FN%i_due^mm+T!FB4#!@O_5CZBJ5>bZbJ)iBdoK}dW3zc(Aq4qPf@V&HcE
zTef}U#+jcFNk#9NxU#w+Cv5M5`*TG7*j{TeFf;U=`0kX@TE=myeb4i{%xj&en7b3q
z!+-9H`;qvtXoq^2Q4%Xdo5kTp*3H+#{w0N<GF1`ctorum<ZJ8VXFU(@w6(Eq+47<M
z!@JAN{SR!cT(ov=?+ale0Z#U^#+JT2ckX;(6;fN(*SdejPp-=1pR69ItT<-G+&QD4
za4EZt&E?XE{JEj>D(W{>zCP8L^OyE}r&8gXq8xSM$%+MUS3dh1D*wq>L+MINkJph2
z?mOq-H*02&mb0$<n%=4ODSFK=E@7=zXD9MCPu~^x&uMDQjT786e56GBC7Kv~C*SL<
z|0`1K6gd6W*%czY+P^r|J?cGi^#k{moe}Eybbd^|?)hTkv6EH-$vY0b_6}IW`nT$_
zQNDWFIi2gG$=*Mw+pYf@dC}Nq;|#f52T%08eEWIULMPqc$6L2Y9n$BCSgP+>Ss8g_
zJvYPFty}keQ*>@?NIY@hk>LZ^&(P4;|JKu&_nkhN_V(7+rbq1z2KE1H=67FhIPIF}
zv_YqPs&@FVJ@39A`y#z--GTO&jY-ck?ps?0Lvtciy3hO<cUE(;o$RtIIsfGT<0U&b
z*ZeH%PZraOc<^}_=u{s+zrF`Ed}o_+&J%B)bnRN$i;`U(F|)56Nqli(Vbf<J;h+1h
zTdUtM+Ox-I!Qb<Rk)J!A_T*l3tEqY8U$<U1Ppd*|NsOZ7M5!;Ydr$A0`{MV*JJuQ7
zKD_Uqn6d53qxRzW0)HQK9#X9Fa54H*c;k42)f0vdYq;a*{?blS`Y#>Pb8g1r?EB$+
z-3sD1FJ()g&CQX0?whq7gNCW=^_y`9FYNlX<6^c<(z#UJD!h8%!y8pS>fF8Mu5Nd}
zXQ%K<dVZPz=VSDu^%Z})7U`!y@qJ-@b^CKIWue4V#`Vg-&gaIm@3#CUr8gm?q#=CG
zLE%$!whZ$=Gu&P1EOT(~Ik!t^W=>F3DR{&C`ubtN6O3H!UWaPuzq?_${<?vP_~F#8
zMQ^zHzfZX?tta=<(d|vNv-oWBMMj`{5t@Bo{&KO~JrACl7#L*4?sxCu-8wsA&HZO-
z!OMNzjv0Jk=lJZI^M%k!yQ|x|eAxqqf)AfteMm<3ahU2Ij!q-xn1!vPZYs{V7VIy6
zqr3F~r)uAotE7*ong0w+(VlipvHHvR|H6NExcxo(JmHOkf$-W6m5l<Y?{YKFomSNl
zz`?~}7OXob@YY$CSss3VZ8HiuVqdz7O9iEW-?HU_xJbE+ma6#C_T9lT?k$s2e}8$|
zES<l{u;*fnoO5o<q${pMY<r&-*at_bcX!Q~zLR6hdUnH>0#-2*PNOG2K75fqDpLNF
z<|}W!snypjXxMT3ssFU{sMx00u1${n-|)E|34U;vNp<yNcMES7(Zpl+?VpeBdj2!`
z!qj;0eZnUfC3H_^y_MB!J=2ZL(vjoDOQrg-_HIt*otzcn5!D+Q)1tqqN^X;o$=Lc!
zpRaUsL&k%Jv*rgZ6c^L%Hj~k-Yn18ixZSE7;I_n9{nxf>`mC=V8z%H?IdgVNe;52~
z&Jklg#~@+Bq=Mb6Hzr&ZI`H{o{2M*(Sv(U3J+<}p+Rh%Uy_cGjl5kGuUlKdRiBqSX
zij2PRd-UL7vt#dhX%DC7g-LgJmC7C0iP>>s{nouRpP&7@zWmp+^4!MrhJTf08^2H3
z*9^@;C1zK=IE}9C6Wvv=7vUrOuvYxjYtinbO}V$XarT`&ckbAVz{NFjvlAuy52=T(
z7LB$knaMAD_UuIA*LH3iPxgMlSG_Q(@Vvx2gOn2jeQURD5%EpbbI8ribez5Q;AaOW
z^VEso?akx<nD=~pVP!1XwB<V|L(oK<71z5aW?eLI{NFQ)wOjXT{LiiLrhQu9!E~-x
z*j?~wn$;$Qdd?z~TFY;9MNbDTvu0g+!=6#NS4Z&Vs+_p{FPHt5doC_~?8_CtZ`$*;
zU(9`&>m!oI^VRf){cpa$zgK3Z7Th{{{&U-;%PTA^ubdT|JgM!7T%}{b;VsFnKl)wb
zPkx)<vG23BnNY3syNUzrBdU64Gx=7Dtv{c*b-|wldi$^SvWTsg^=m%(ywYplF_Sfy
zIS;?Q?AW1Il+niDzDxi6-feFWFwQvlQ(sSvM<nvj^Eqqx$??h03g5`benxypuVBi_
zlLDH5#1Fm7@<`fwzqqD$u1nCHHh4Y?(75P)J$I!mG?y(bF^b{4&+p2(VBL$%FEffb
zGOp*kT~t(D^zO)fMU@u<ToMy`3}0^Fag(R?x{F~?>1`{&2DM_jS?B9T`aU@ED>sEq
zZJsgZq{oZD>>7{QcI`ZSmi=PU$Kd_bucs7sKknhRuH_VvG_PTc^wBrhK5ccetn>C!
zwWy0_yQO&^|GRo^k+r79@uwHsjh5&+dwFrKznf#`y#D(iiEGzCi%*?&jaSV{NmDI2
z#rofrsZ$$MBMoe1D;W}w^+=vLfByKjwb6&~UDXqb`1-9Q#=N@5XiDduM_+Fp5{tNf
zCpl@Z&Z+HJ7oV@myX1XukI$6chwsBAw9cG;;$j;rWUd%GRi}N1!h*!SO^2R#?D04v
zD)P~Y=dZ7S-2J8VrSG^nDxK{(UaediAagt}`bN{?_tRYzl+NE!`cftAbcA8A(T~ZG
zqI)O$9!Ql)$nY;(c=8w1|H)6BJ1-wS^yK+>HU^1FMaCDuUp`v@dvD$n4;2oDZ9i`C
zUJ>Szc%pj8;miAVF)zR0+N~A7sQyw!TzuUjjy2z^pFUVP<w!%~j`^l+(cKA(t{R57
zm5crJ4J0;XU)S@QdFbt@ohc`Uwrt&+`25^lnfq%ZH(PAmwae<w-QDIQiCjYGekV>p
z{d8l5j;=0m^6^jm*=#OuPWR`LwGwgfms9P#xjCIbDmr@M)vUj}+``or{n&a{idst_
zDwuEl{Dx6QP0dM1%vp_lpTKnWh-s~N-`)Sa<Yd*)_#GRpB`a<{H;I(=IP&nfUP^g|
z_~a0wV>9+t%;^zRn6s-X?q~|{d%bOkpPqgEq|(RW<F|Zu&c)9rnx8LREIOez(D>Hn
z`+cd0f8S$a;N!2~ozcU&<4=uJPG}p8`s=gRX%$I3o6O&{&YR$&BG7qAxk!6@{5|D2
z*Lt-}<aK+bR<w4!v{7RGcfnr0>RasMsj}8(6@U146+Co$RN1NiZqH{w(0;t8WV4(b
z4L?6W|Gl+NVaC~sg5~TDpe-ub_y03>S1`1-mCfJ#RcxA0B-32K=g)#yhV1y6_HN%p
ze*2dFj$Id1SR(#^>yvbAarAuL`ER~n-Lw1%!A4Liadz6Q1#zpx{}^;g{F6R&>00s%
zvnju}=51XlvUKh73*OdK9t#@_eYwVWxRBqHZ>Hhi!tj5_GP@_2K3M%|KNCYr9oLMK
z_Y)3ZoY$Ru$da8Q;9A+K=cRiOzIqci-|*KisVC=WbeDR|l?v+^ZZ%n$@|*36|Ng1v
z_c}xG?3wy+e*}YbZMc}{<K^$qR0?>f?rGB3ovwH2LO}bBCn4s$4`(^veW`TstHeZ(
z+Vs26!gYE)TJ{+~fB4|J{D)tw`(&Ng&rbibwQNUW<lo<q6wg1{XMg+Es{_AwZWrS{
zaryE@gG{00?@VT1*rdH_k%>|(Q<7XDZ}!^v?^&<iidyHveb`~z6qauB-Z{Ihgw~2p
zvdHUe*}Ci2^3s@TFLL%E6(UnUII;R@K&$I18jW8!e>i<7sAHS=eMP<JdU5*~=5hCY
zy<J(m&}FWXWYWst3&Va}ym{so@ikqc|Lp#(*IZ0$Ns&rb=WW<0y70DL_<1+rv#=K5
z9oB14??2q?v8r*~@AY?b{IZpMN~8D2DVx=bxlEGio11vVL;4S!*0*Bo2QJbZB{xsB
zdcoTl8@|)4K<+h9@wa02Ruz*=hAStsWX1#q2^~o?oOA9%h{=)T#}}vj*EP0m+h!J_
zR1=VAHoNfGm&`A(-Se2|&7R%eE?31db?Q_N4UGdUgO@vft7w&4epYni>t|<AKiN7x
z|FQVBojaEH#UDt?Q``3EoyHA=u#(8=lk<6nRLv_xR;h*SL`E&r_RRX@&Ah<t*?X=X
z@25U8aCcT)w_7TC{_FD_cgyIQ*#&W!c?rAEy>?>Hy%q_31-Z_RL2>b(Qw`5t+%b9X
z5{EUD>Z|v7=DWK(e^Cpwob#_Xe?r%j7lOy{|D2c_YjN>H<*rAJ4sJgFOI8$B2y3ns
zf~^Ip^-a4k^wMVHk~1znQ{w*|NXU2H`f$(v?CD!XglcUcvHjeeXP{W>l)Lqsv+C6Z
zpJQuZ2$~CYp5ie`Sg_sn@uYt`ekSjZ9lfTMH2tc>hRqXqFaQ5!vcEyypNhT%4L)jz
zXXo$hG|j&DU~c)nom#)9PnptE{cdOb=5y@wH4N>_CP{ue-gRgGe_dby@U;GZo|C24
zm#$rN6EWL!Xiw#53)j$n1-Emzb8^kFkm1X@yUX+iYqr%~K7RW@24!z=vCclrwl=JL
z%^Dq#rGMsEKWt0gt9?gu(sIVbC2#XOq9TotB&p5`tm3~eH~D0Xq;Xopv7Qg&m2<30
zx%U4&oBwB4^n)L^Nx3PBI}(C*Z?SK!TK-^0bDzCqB6s}rD^VZyR$Q%SIWALT!?)B|
za#=@%)WqjAzFE&}nZkMhci7$v>npFAo09ojESFhb<Xds|(A=y17V{d;h}k7BwEF0`
z;_7df<8QXw^G-CjapGjSpmCFH>#qq9X4HOD71(`f`Kn7AH`%uSQn+~DfT!&Cj@ESx
zmw0Xx%=#+0$X>|Mw5v6lsloP}eY@tY(<WW!&TH*_zIdw$z1e0fdaR>C>}1u7tH+t6
z9_!ct<X+}GTWm?kp2fG0D{U&6G+$Wu`_Y9e&ad}cJh}hxo4Jf#&5itnI}(!3W(P(_
zayB1i*c#Pq{cZ>I`u+c^F1S{h<=l8scxF%K=Ra}(+obax%F4{Nw6r>sLD$X4>?%3=
zKKn=a;fD|Y=Dk}V(XD^w%9Vttr>5?B%=a$xeTSg(hMJ#6dw#uI{p08J`Ri}J-~Hb1
z$noR5dv&$753dS6l)i4^fwavB?^~~*bED>wU0CzZOZkF*9)=c`N*AxE@U3g`T-R2u
zR@7R2_R0C&e2eQfGr|wBFjQr*b92owNceE$L;VM?DQhggn`wPXXJjbaSbu+O(POp`
zw@SCEMa-Rd|GD&;Kkw~1yGo9noO~fI_lvfk`;6Jbty1k*nKtND`ORo6j=sM0XIEI=
zQSF37n{@pCoDemTEO_k{b7OOF^7~gFPq>!wOLU!D{O5k-tFC_Kw5H#CGm>9M?%?=+
zp7U;%lcf0h*Pq*Z4yGLZe(TYJcdHL~o$dc@*47xY_L<&Qfw{ecdmL4!E2qATF|hgl
zC21<xt3NdoUCQOt^us>wKYn|5t@tywvx0)_3ik?Hr*ODGymIf-qtBmbe|^3c-e?NY
zn4-rnY5;3P1?*zb6}MC6nqeZcU*uVa-r|!*{uY~O>m5wfDBLXhdfP6}87n3och>Q4
zxqMAznuIgs;SPmqALYO7o|6_L7r{~c^;W~WiI@JndOUgeNXS?9{lTYS_RSWbUvW~@
zB=Yk@znMJAwIwQbD&H!(4s2bNv(iX-)sn)1jGe4I%pSXLnOZM;?8PoUL&HDk1@l>b
z)`{elxu^&^t_(SpVDLj$nzPlZ@#p8~!rTh_aeE}bWdAyRZm#vj>C@ReT`Hp0w6#Ik
z_slTMmFknRY&zV|U;Xz-{B;9|_dEYEsflmD_VL!~Z69u5&E!hy^K^MC_g{$T??Kgo
zh?5_l^mnH|SyD9Jwu(h}le$Xs31!=gT2Xs*fupHP2e<IIJFa@PuV1EaJxi(kuCm5_
zgOk3Yk5>M?+xhRX>cm?6(|&5=Tjpu;|4R=snXv3!tILsihmdvlyv=(}&j_-z#a}<G
zEn@nH@72~vPfohTFJO{gn)@UrZjyud4n@(rB`b<H)Re7FXuoW9SMyK7yVx9^-%L8v
zw)4Fk3mzU~-ShL=>>r=!|KzrPer9H~X7I9vv$ITpyxaZ$!=2*uj!T1f_Wpd>F2AAh
z@v#NR)l_1NS}$D+y7KGdOoNa!vrM%g{5)^>d(DFxsi&v0h8|e5Xc1HG?{BRaD|~xa
zuUyHwbm_%l4%3Vay>Y##J>ULvKdN-BbB>9qo?C>?S!vK>Z_wfY8JU@m+1WqrruVuj
zm$~kktOc6I)R;RLbZw%#-yDT^tJ%5R5<#a}Oqn(<>Fg|1#l2w)OOBVXJ(O){QuO|N
ze_Zw3tt$leUwQ-w3xk%Du8G*lq^hbacV4#!bZ}zRKgi;?OYgr*wjDe()A-{__4xwF
zBi4rH+<jHc+>szCEZn?jk4@j))SDYRX6*U>ZnuO*fx@qEZ%=<zRa1MkcKf|UGmX<f
zyxo3((axQc`~N)Ezk6)P*)-5`Xd6m5J-U2m#yyw#!o?dLVzwv>Ya7_V_jjoeOfJ}e
z_~^;W9s9U*)tREAGwQmuq6^+V$@`v=aVn*6@39KT__@DcU!A{HsqSNqzlugs<=ft8
zTI-*2b7mgbzVt`T;APi~*I5_pzsbrlPA-nVcJR)%LxPuA*c377J{7-{b8AiB2`M|N
z<KZ#$e=59eZWCtpiPAo8X%;LTS)j00e*cZV+d0nWujblcFk`<#-JG`_qFj9km>De2
z-g}<yD*cG>xwx$73>(R1mx6YznJ73-y|ep=aDVrO4;?C#ifk1xW(b(qSR7xct?{AO
zQ2*R2Si?nxtM$^?m%k!2p$!?4Q>6|y=iNK^&A4*Xz?7@}Hjf#PvRlqE8S~i-^NiEy
zEX>mus`|U`t_^3B@v{Y6-*itnF2U)Nq-vD+Lu9SEz5C&r*B@;99k)YzvK4RV-n#c`
zn`fW881gA^!yy)iCH%GgOQYMGN?q+18kIiKj_WP9^j)F#Lp3I@#CcJLo8EK(FQ3dJ
z12g8t=<%;===56Z^#9*q!@N5dM~+R}ZO2`j#;?xH%X?!(B6Hox?)ZwSD^`WA21)nG
zT8pKhpLev8nO*6U;fBo<EVTqT&b-4Sy!&F~s@gxDO}VLVTjrQ6>=WO9Kp{UbErQiY
z<l~cjO=XiOCl^PYJo@0%ju$UVR(VZKK6l-`N$|5u@y(bUf1)4y9eB9p{h^#MGiDy!
z_*!q~hVMs%1v^%Jo;XwExUTY~jTuQ+A}o!vo6okcJ+7o3F@2S)y2<seE^3VWS2#Ko
zugq?-4_8r=JeE?hTY+oi_AJpkI`!rI9TFr2#lA&0N#2!z@^y2<#@$(|0qZ5Ty%l~%
zt@)!AaW84p>x9x-3gX4WF3Bk$Cv=K#u>2{kb+|Q3>Uj3^?w!gzXZ`zenRou9XLDLB
z-ae?!*v7KmI%f&!gzO2ECpUu{C)d{pt=v%X&`Bp|$ArhX_g0(VtNDC(!SN@(6`orZ
zr=K<~d~~GYnuJw}hLMpG%kJ~*<Mvvua7_wc?pG?T|MJX{<1PCN^rSpGr<ZauPTsZ4
zYR{*x@@fT0@>s+@`J~9zCZ&gNi(g4GO>;Won#Pdgc>bJQWTYhMeAAlWZ?`)}zQ3^0
zdBsY>d(5Df;DHnFMcZ)Ba8Z6JV7T#SPQ<1ZPP>0Ul2g(?aqoNn{Q2Xf;_**z=!$XA
zt9&LIv!kFfJ*-6d#J}`4I*fZCw^!Ecb|3C|wCrzO|994@A<e4F|GU>jtmEKg2zhaS
z(VDj@0qa)^-ul0VMXg2K#NP3sZU0WOU?n-(GyB`W#XZbV$ek{H;K2UtQ-TiFugfW`
zDDTrX@zZ@M-nuVt<Cd)o^}p6mI3ZdPvHoqjbxxSb`q;jQ-)-KQ{X4QM-y-|V{91O2
zw#KDzf904h@KfPlD=oESy>W52abb-Q*Uzobc{ggld=l|$vAd16NQcOu@AWxTx~{S^
zZ;ax7`{H88y`9EN*VC8$vE*NK_`9*kB^k92rMkIOkG#BW*}v6!efz!@8cu?Nh)lS2
zv-AF3=!j5&#$1`yLmo#`^%Z^zf1c;?xz+!nz>9xEIU%0rj!OQ8n<ZcExVyH8*ZSbD
zHwm{&o35vveSL*VO>eqr+b!M%mm-fTGbgOv-7FZZ?Kb^H@PsM<O-v%W1GZ&ry*XyI
z{`$04yA(ek(`Q^(YiQ8@N_l_l>4)`-ed~%?pUkS8ko_xm>q*nU6E3{|o?-QU+x^#V
z!n=2Jg|feIT-jL0!zX4Wxxb_7@=4Kv2Zt3W=r{<u3no1}(kWq>)H2(5VSvNhFlD{I
z{VTTFs;a66s{Sf`aze1<XcFkiW+lP;#(H-bB|*?Refw&EFIu#SX|`FeQ|Q!k*#qm;
ztIj|5KeqQvG4mXzB>B|YuYa)m<efh9O}+ncKbudTqKZ{g?qfB(n<Y<DG<KSOVp3CD
z$x*ydvULW}zjdy^<86D7CEaJ;>(m&dee}up_7A_z{_YYmbN<jOVWq8q|GIS9@vYZ|
z4;yp@c1;x1Zx4H0dAjoDx2zXu@72z0;o92t=brS-8&0iWUVbyoZnOy3g-(jFv96lw
ze|`2|Eipg)N$fu-bWimN|9+t1N#TsEf5TtMo`1_w*4ljab-?q(w%g1(IA=)w6;OS$
z?xLFr^Th5@L2-jXR>hlj8K+YA*d-dv-8a1V`19J$AKvYLzi8JkDSw-fE!V#nOPl8%
zDL!w@K7I9T@z0fqPfS#1eiv}wfM=P{%qIQ)e<oQR%i9h*Y;1;oeVxN~riN$F(&pG!
zn>{F9#9H|zU;MCBkJg4o9?*3dUHK<e=K3dG441G_oZgwRwRG<L@`EA|D}U#nf8K4J
zc824JRq!&OMi(VPo5@{nhZK{7Vq<&R<ti9JLj!EQQcteR%s$)ZE?3F2+^^KnFn{4+
z|Gj%d3-a{e2JEq$cY8vs%glEoV);@pzE=3JSXy}E;+LbmD=!y#_qR`6aYmu<@5evw
zj=SH9COz$RiC^%0zFW2Q#pM%LbnZLa9Oph~j`ocWZ!cZfc#=8qF~64P{)W!Gr~gK*
zzU=cwlQTPheZ-gC3CFW8ynZHWvH7FB`Tb7${e{8?g_d(IwtlNVC&iq%S4S+@^o6r@
z&Xh$R-Ri&Iq~%SP59Z!EvBAb{gKhoJwmI_?&0Y6*6e#Ri^T$`frRC48a~!XW8ebMX
zTPSJB^lOpQjoBv;Su8x1`mo;r+jB#4!J?@i_19mw?vT!JS(WbJw>R^&*#4FzL}qMt
zVqDR{32w81s>hd}vR|w&tXtf3`5I5*ZYJxAF1=I!=`Z^A;n9YpBC{>0C!d!2$7$47
zduF3?Pqm<@&#RD*B~m+@0yrc%W6EStmESM=nm#dtv-DJo%J*uqQ!Uw#xHrw1cS3SA
zm-x0`me-%|bUG{fJHGqjE0Z|mnDP3<0iP$|{}@%eJTUZw_KHcz7Tn&!o40RD-T8%Y
zFPRsx+z8d2a-&E5V%0}(lc{^yr$7GX6T&H~GEp#pvP0{!iAMrkJbZn>R-P06Qe}H>
zZS?c+e*yvn0vdMhvbs}rTGzwV^P|l|*_$_S{<ylnuGO~sTf*@^*@T<x<_o;jt^E9h
z)o0T0;}6fBecbsuY4Z>6<ByB3dPs})-#YX`BwGE8n)t_8+B;6BKTDH-qo%&Z#&u>_
zh2)i$ToSL9LVlcMFt(TM%bWaT{(aHiQXBqXy`0F`b*3ep-D&Qzx3fa`t(7~Q{`JDQ
z2mVW@X8+KxU#hk7woLm?PG{c~SB|Em6XgD>-;>+F;`sF2t-IH^G4GtBW0vsFsa5^$
z#Ll0sEe!9iz1o_$tG#RJ-m9jxc)}3}rBCY)-Fsy4=<wotjw&Cg&M#(-Dy8{?UM17J
zl;(d~HHAgZps+Q@w_Zo`qrA=T@7ETr5zjo5WGKSb>i<1a*}d;b3#agg<l}t;Zr3U$
zY$^%@uI>DIOq!L|hautZt*wrN29bNKN)Kea2(NqnB)jG8JyZMJn$Sv6^m%FF@1qAE
zzKJrwqBfaRR8;iDxpRCKYnz&w`jeOW&zJj9nv|3@Vd~V@O`A3~Tz}QI;%e4>mylE=
z$#?tz*X{XsD?6jlp|NPeiKBP^{?(3P%3u@nnKDUY&91AlAr88in;OfT%+hCbZ&>$b
zzGJ_)qd+(t!))yh#k>pm`g10}FHZPW;q(5VcVBFJ_96TJzwr(qx43IQw12%}=N|2p
z?c6=Vg4g!NZG5H2eUoR-_73HQqL&xsB&1(2^z$nGz0=ln@281&1vj2<<(X?dT_a$L
z*QeK4GB+3II5{Z=vHsk1LR!VhQeq;9&iVA7%jbHRYCDQt4q*E>!;PD7E+239HHF-Z
zO6G#XZaQv{uB==U`z(5MbAm(FnWJ?!&z9_;eEH1ZHA!z<V(ju=UvM1yexy{nWm9$e
z5&sznHcI=?Z+m%XCx?p*yw9jHWgQbz7t+db<IDXGRyY3&tlafMaLJc?!6M)NtIcxX
zF=y!gWSF*Xk%7xmhsl=x$)cPkHbt{_Cn=ldirv!M$6b~nc<`x-bNpt$wq0jW%-z7d
zYRSg%TCTSVM^f*1Ui-APDZ68dREhL=;gpS)d1cOT)vnC1x%U5t3|q*X`TWzJ`JLaY
zy~w_%X!ch;@4Bz-7pql#ci(?EZE}2kb3gNcZLXA9F^k;Xf{3hyJWHn84{aLOO;wQ6
zwV3M{w|l$n!<Jna+BZMm<G1|q_4s<;xq4Q@GxcJ3wbcLnJRfwUxSHRbj+Pdd^OOIv
zA2yIM&y(2_r5m<3%GK3}L507|xkmq=Qns(TsL9<Eov}_&&YtC&-Qanw_laKl+2@rk
zY!M5#UTJvJ_-F3AOKry&e_4K_!?mY+p*`E3`KMnSn?`K>_O7|Wa?#^T>Dfz<OlYtE
z@N1W^-$CW)=|A_RefyEJy;9u#`orInyZ`iU)Gk=$)4$x#o_)9Sr%;`;#^>|A{QmL0
zK4TH{WXZ)0uVrGdrf9VsPCfp*{hj;Vl{O~?8QmKB)-F*gj~A%=lN(p|n@9Ec>gx|K
zFH+sH{{QC*|JTo0c&k9}wO&or<lgEFNh_OOR9wS+<c_7@ZS%A&7j{i|OFeUJ!W2)7
zu>H1k_B&lTdGh4J)B5{+>i+(!l)KZ{(!#Rm<1uN_KB2hUuUGx9D_Y&qiP)f^@%m2P
z@3%kR=GSXmEL)*r@multx3}D<tS&Yge#$pYbj*MBzs?()fH--@s;}RP&g^fVdg$g+
z79WO$$H#gj_E>CKCgHYNP*ha3DLE-QdE%ToG8anM85BM7&`LOTcy9T<&inuWeGkw$
zu}H4QXO;=4b35Nr<MTGnhuitvHFjM{5YLbj()~T3N8-qdM}KGCPFQzjHT(NA;d(wX
zP_-t$V#mf0_tdv1#3)UA*nimWnP}<HCqIHSwq7fK^Y4+0P5Kd@?U@YnN{xkl`m=7t
z_($+gpMCMmOe<-wUNNz|TW!myU+&yI`+CBSMePg>%gz5Bm}&pxTlM<2OZ(3i{|`vM
zIyruMO_K^&?=*{hX*@nx?xh)h>YC2bpyE(CC8ND`=YvfV3a>u=)cU+J(bwdV)!Y^F
zTe+^yl6t|-y-?Ed(Ao8G?#Zs&vu8thl!foI)0WAyMN^m5-SIxfQ9Q?O-Glzqr}Tr4
zdhE^KrJ&TKyjGg?$;_D^d*7OwZ<J!#U~0Cg@G#pU9cYUJOzm0xdcGKJ6|zRGNSmN?
z>4p1ua?BpHzF1x7@_6R;%4553JGC0sSu9yKr{UU#ltR`3E9*6<+m=oGZt-nKS(9Ro
zK@w}xv40${e+<lbpRHh=%Kn~B+My}v>cjSgt8@4LDt`M>{Xm&U&egKr$9+pwg|5v1
z!Trk5rg@j}`33*3bZ2N)isy=+PB5ObV0G7Y4$hhiZ3UqhTi3KW7k3`9)(u%$xMXXy
zZ(*UK-QO?4SFW?`Pt+CJpwlg^?)Ts@zx|Qz_v^YZT?(3i#Dk4brekBW@^7nNu}{y^
z+S2accG|4R&URv+gWr~wwrBJgIc;K|e$-s)AaDJfUc>XB#7nJn_5SQgu>TVJWL@<`
zw^h>`1X;iTom#}Zy!&YQ?d%V?>*qMmHni&cs$2FcJ-265_N%&RS+zy}x=+O&U+K({
zsoJyUKi`{`kJQZAndffpd=dOxbH}57Z2uph-=sG~woz4xomu_$f$!<}4;-G&{@CGb
zR87Sf{vS_|?Te`U<~t|Psv+vJYsjnf4;{{0?Fsy#Aa~!8FZY_;qpIR+PHtZp>%CQ9
z5AFZ|H@~mq<hi-lg}>i!Pljx*Z^{Pko?5@}*Qy0C;=|Pq4Fw+`@8>@iwQ}W34}X7g
znc_!BI896^#-F~osq*u)hU*<_S+myhC-!f8^<wAyC6IMIJLNJiRfqq$JJawMv-XSr
zFf*2g0fo1><!-2cp<`eA>Po}<;@0VLRhlo-(-*2;`S|Z4fBk{U{&p|b;*vJs{P5#(
z|Km>ec@Bw*3m^RX@uOnT|9`(FtV%LG9`l%msaO6FR_*0u6s})sH043(T=T`Z3hY!~
zzs_O$J%7@HZ}zR<=J}Srle=~3kLrnwU!LCRzxw{bvrYe5M7-U5`05mSW}dKqD8H~!
z?a;03+TkqTDn+bpXLe40Y`^)VJHzzzXV2$Fy?vJKqQtZ7@4VIaw|fp%ua6b=mX6Gb
zUH0tWbd9Y~j%kX?M)Dk$ZaEV2Bk5&UM0U2NS!9usOHn1uB2GEq=<SE1igy}%oxZoX
zVAjs+Rh^U78b2DPYeZ})v(Dk=mD#PNeE9j+CpN_qyJgGfef4xwPFh;7WUC~)eJ9`R
zqQ+jK#OlZ*qf25s4>&gM&=I?`K8AC8?;VL|q<JHe{2g`1%Fwoi#uUFkv+s2$O#j}^
zIjbt)kUBSG_ZQta$BfM5eQuQ;S>nrI8FNrTzSDCy=foYaOP_9-tyh?1RBHaH!flPi
zw--+X)cs2~Td(civE{dT!L3<;`;G?eX57{F{%(%hUrUqu{}&{Sc*y^<lhEJI6WG)|
z;Xr%Do8R{j$r}nvKQ!27%rQfPhppz@&Gd+UHI_VWC&d3&ai88~QT|S5nqF*Izuhm6
zc0O69f3j9aiHBH@94YymqTv5!r>?fjYqf7z6*lHSV0|_3g`q9)ExD|?`IlcgUA6m{
z^r6f4PRlIqFVRz&C#vi@dD~g;W#h?wUd3PL|DSPal}$`uR-)@S<)z{OtB-$V+*Q3H
zlX7uF!Q~rnb@jgfFYa)*sYsm-b%|ePWnR<BA}FR)7QXI?v-I!e_^(;#h5xwd7u=V9
zkvx6LnHCq7$6vQbync|fSb3r#!z$jT6=m<&M%4auKIpeTeHQ=2_wDc0f3+|3Q~Y=C
zVxQaMgVyi&H2<jh?zhv`)wSZ+%jJP_aed|YYsI(UDdGlQe6VHPq{*k$eP@B^cV2v-
zdM;#*>g1CfQcq7?u<qxJ#r<5r=K86d<=zsxVA>~d-{(Dj$NksV#?SR4m1LbxY_zzV
zarJUaHn`N(m{JfFCT&~ouyE1QGyD5*-@Lgg)%!rY#l4ONper*NV;9?2R#sMgJSuK|
z_WPrN<Cf*`V(ygRua)`Dt-q(??(XvB=jY~DJelaeA>*Rbn>#xv@96VUJN$b6{=OYM
z&MDXEZ23R)n&)@>TtDt<V*6X#&H3H7E;LEGe)0ARr=OXx-Z8G#HQB%N@O>TQW#;cr
z)wda+d$#4lUgiC4(odeLrO7dhGEC^&D`Frhaa{dek!`ZM<obX0ADG@%UunG?ooM<Z
zu=<lml=kVnH9HrpDd>HU5?0+kQzz`o)QeX`glact-bs@=Rk5kTGdk4r;&a}$qNy(P
z+tjD6Yg@XeCpq~@(u&WY56k;ZFqmV*`S;@D@cObyos64XyN&%8T~*4vvZA1kjbTGb
z(ft39ZbWEo+H;;?aP`%Ivd7O}M6OzW@RLbh(TlHp$})o{g<qfiv8Q+otD2mMj!Km7
zrFVOTm0a7;8%}dQd~555?GxT}Blp%mPFr`=YZ5Gry?oShL`&s+{l&A-wrpSc^wDz$
zhH0e>KE9dlA^&aR?HN}b>)SWxX-70BZFcB9TOw{ycq_WFtduLF@zCxy()-<F&c%k;
zi+Lt3@SDq4%h4^++^JP)a-=Kd#p*f{8TJ0Ba$&nUI<=KH3f)W&S5zyV^}C{7?rC*i
zV`%-c{|$^5Z~w^FOLfJ&#cZ!uoVYw@tL7GG!TXOBO{Uk$TrkzVm%MR8_lXpv``xy!
z&nB#M^$H06Si<?xS@S~ak@-)qcXe_3ssEm5TkUl2@=>?7Vdb-2LWO*NeL*9h+w$-C
zEp%=Njiz+;s+PA;_E3>9%aJJis4_7||H$_)$4?6`s9t(@cUtG)^)2h7rIeElvN$bQ
zuB>sl&8hl#{?esV(}cM?5{BO^*ZYMo_-}i+;E{dmL9WmVjr>oNZn+<3IOJXMfA#Xf
zFF%iNIO4=9TkW^?z^fh8G;{<FXBZgFE6>?3qS`a<!rkg$-lfJrH*46h&K6s6W!9;V
zeRFQqXs8+*SpR6<@53iM?ai!X8@*kN_S9UymC*V^RPS0R*WbuDtK)io#s4>JIeVU1
ze=}vJ;;&tqzZ{h&9eODAPRD0adzrz-@Z>jp-cN7OGGDM{sleXH?Zq`(o;pRQe+&10
z)i{6V#k2DLzhy67zI->QY`1Lv-`DXEGp?JSPceEpJAdE7U8S!#q?{D;nSV}SZCAy|
zq&4yT<$Qgg=xyIu@KkO_>dB)rw$<N`G%zwZ71`z&?2K8la;0N-w)T@EOVGJl{PuqY
zG&MEnssBFkcKiLl=kx313eNc3|7~&Y7W-M-JHPJN$;UH5W6P$dSKnu|G@o8H-AhEY
z^4+PJnm~T*)eTc#?s8HyZDV2h$9(|STB>;-uu-nxr>8_@;nSMA-<fvk@BJdg#l>|&
zjFq+f`T6<olKvOpit?~AgU;aboUHb<me-$2ZRN_95_WTT#|v<rxBIQ5=0C4T)qC25
zL#^Bi5^R~7nKF!*3LX|%EVx{FUf8L&Z0eLLEyv~S=Oo|Xn9OdLfA3A2b@@A)c@>X1
zd*p0Ex3Ahvs_4oQ783gK;V}Q>Uh{h#k!KDr2}{t|)&IwKaOd;r{!j1f%lf4|+}Zbw
z7Ub+pD4i8}DX2qM^z??mm&^?~I=Wf9)rw6oUU#<ESg^JAS^1s+H6<Tr?^&dfG?7K#
z=azqryUrw`+SPfb_seH*xBB?%zc1gv7~Wo;iPztqwpeWY>HW`(Ue`Wc^mubm+E;x2
z+qc#^VN-JcbAC<tD>}wMtA73M^G?<CV`r{PZtvLlLuOq-Ku#80Va?l<$&5#XqHE^7
zxcuqJrK<+hr#8OlQ_g$hA>lWV<#o@#;y}eYYQj>LNA`a`-sf1Mu!kGA7QnbfBSrSx
zr>%?K4i-Fei8yL;MqJ;?I7i~RoOzMT`W>9|vjmkH=2aVhcK!F8{o2EZy&ETf{;geH
z^x&-eW+n6K$(yfUs}j!gn0Vxv(%W;^iqA49T-j4=?Xz^Du+L&h%Lvr<IQ5kksn@!Q
z<ybr470$i#%^@%EZC$kVi+sUW?+qE6zhyjY=eLDauD#u$l&7#|C;x({kM=Y3&tTuV
zOx}IT;fVdQ0ee^&cuJ%1u=p@IOg3E~%rT=Q_2UVtue?i6<(SO-Yc16k-*)=s+aF4S
zOO$rr-z>A+HT=xRPL-@DJ+aKCr_Sb;T}wT>bno_qcVYzg#4lj>tCoJ{Z`a-P@PE<f
z<vbOfxuW+EXL9=`#;PP9xu-tWjZ3kSKcCg**5a_w;z_sPmhGspYGZIHHm+}+?zZ^j
zt6575(>6<{ZN9nM^w#G5`*w3IAM4#Q&bwoAPbI1?(IEL452&GF7q5P6L)2Q(K}}rT
z+=g|3DtctCr_Fe9YjgVf6~YFBr(F_vhuyRJm*=O)-rcnQeC6CTW+{dI8bUkfpR9eB
zn)F|LIdfNF$3*`piq%d=7vsO=7d=|L@?aOYbk@bs;xG67>s-(4baGZ!#H`xaHu96#
zH7q>#JL%fN?&^eJ#}6Oq_%VO+@qeX^yXQSslM8BUj?iN|q$2X^)~D`_D?7VQ|NK2@
z(<6Vt_xj}(DiJoe!ue~t*36FHpt;uY@WT|vhl2k+FL_Lyso@?PoNzbIxz$C7`Ok$@
z1~;MtlJ_)}l=AoWC%U|tZz9&7y_2(x;X%R8!X<gy$MwV~v!4F*^z~)^#Rs3v%Xv|7
zGjYTAMOTB`xpQ4z7ETRVxZQN|!H~w3P_yIeq9-p}*ID?P%YMjy`>%6x=e|qR&Z&R6
zIPcId-91cd3<B#pd>%NSYWY9U&d^YBbNcybH_G4N^VRux>1D}})A9eBjvaFY?OKxA
zAGGqw+U@tcKsUgw*vKX7V*BZY@{aHKsyqLk^ZNhq@5Qyz=2NCmw$BIM4c&c|$@TcU
zrnpT>N4XsLN9Y^_&2CR{c$X)oH%+IKakkmpZx-jCCIv3_cFT)#l~~lpvs`;|J%0nF
zzFfMxaNi-0$;NzIh1YfO*_GV-eRih(pNITSi{3wc@_c^%u_K+rtjE{H?7WoEIJv2b
z>EQcR27}^fJ{>Lx?X4w@(|F3>fBR#rAp=^L^8J2&{f+gz6Am)nGd{R}->)u<^#A|<
zR(v?f{_$q|{EuC|=jPc;%h!Gp^ig~Fvs~lD@`;B<^|pu|JZYtnwj=Xm=BsxeVQC8w
zo{4|5X1nR<clEdC9=xl(%~JQr@s0LHZ^YUK*{Zdr&P>(Fw`N`5{--M;_?DNL@{8#f
zQalnHKE#?dF*esR{ht3k`mU?Ur7M39u_w7TNzANoa&h{+iuaG}EzeUv>+7DUgo>@d
z`*73ZdnG4-D_AQqHovf$%fZKUIN`#d>Wz<kpWk_N^mW*Rk9&Sct_fM`v_JY;yYZeC
zN3L9IY5V-gw@+ds$I8DuoL+M7+^Z10GSOJl(yq3aH%j}|g0ttoYR^06v}r-WuZD$n
zYb81V?3Lbl?b@NBP*&Gv)pboKhJv?d=Q*7|Z(qG{n^WVAe}5Nh>wGcpdhl>l)WKVo
z?{Xu>d~a`4{Hyo9#?DR2@zIl$D}Fz0H*n>cac+M5;<db!EWWpyt=eO=qUw9wN|zls
z8+9xt3(X6To{4B@ZhQRXyhC=Wsrvz!c{4d9i;Qx3d5=_HI^v>HT(sl$)d|vSEzF)V
zGMC=(;ucyv?Q!<q{qni2j;Gw;JmFoA)Q}RAK^pcJQteQQNv*a!@<~PIsr}QmVoTo)
ztMBV(_m)OosQ8udA^&aSY}=*(yE9h*;L~IOKEW!$WaeiJGv~Kr{hxbEqZu|ZtdmVR
zy6ilg@}#D(7f#xwpYhreGw-tbtFC!X8|&JS7w$W#@VTwtdDSa629HzqQn&7~Ux?Z#
zvh3L2f`}}|z$H#oEx10~%C|<GvSrBG{iXNzc_mMsUA@u#p_hE;Y@BvY=}78%_nQ8r
z0;eA-PCL5zZ!#N$U$*V3^7}#;@~;+syzlYir-sO_>`vCCNTwk6eLb%Z#j|fIGf|jy
z#LbGOU!vE|V(z*BrRU1jEobT!I5e5Gum62p^wsOvm2Wq0+?XJ7Y_Wt(O#2Z=|JT0`
zH!`z>uADw{tmyx;nKNgC?o8<F>S`+6>yfnm_Qu@XW)?DhNkxSlcHdxUuGHE2IC6s`
z=Zq^dS;x*T-&-%2u_@$5xw-jFmC^{CM@3gNw7LI1f4<@Vw?jXsvkUz_`}~VWWUT6r
zV-LT3cQC1~60yvSHx;{o{toNzlh%#hXD)Wm*#A!LP31!oE_;jjg?~UAuY7MW`xCM2
z)Xb+-Z~WP<{6TrYsm_);<`4F|{BOCew%1aExqjy9jnng2AMY=Z@qSQz^C#=#rdFLW
zu82PYTRDXON5nVI{*|ftNN~f>+#Id2cdOka=e}nOTX^VM!NZuTf`5yCyg!)E<9}$s
zIrsi|N{tam98^0UwO{?26@O<(KWLfLveMoC8VN#v-$K?M`g!ez@H>l}Tg1&*i+%c~
zmZJM1`ap`)H(8haE7gjG3epz@E+}5TJ=Vu_MT!)|L*FlREDDvD1ijmPcAD<I{h#-N
z#s&<NSU!FFWU+5{-Y(4-OlnROj_~egGEP5t#Qy(J|3&f3FDHI}c6Nqwdf)l%>C>ix
z_LMdyAM2467Ja0;ujs)Xo}J1{vaT;~6d2gJmO+N-HAKq&uBs%tgk2Xg*tpp%$Nr2y
zll)uIGJ&YIVr$o~Jz{uzy8iL%_j}npk9@y!DfRTUN*UwqYdZ6<zs>n^xko|5XRg)M
z<khQJf364%i;e9KkE>*TzxTV`@#R4)4N6`FfEFER6mkhJ?rWSm@rUYz#L`&>3%^<f
z29!s=WB&2$%jw282?4%qeP6}xIx~1`Vg!4`K0R5pWJS>h^FooXzc*IDnQg(Psr7EA
zG{X#;s+gSaH<s^?ZWG>9HZ!8J!c}XQ?$)Ny!T+YKUz(`p%=sqn$%Y9Nx?MT`Wu}xE
z{`gkC@$uQ`jb)bXM_=!JbnvI~GbcIWzdvOcKD+V#e_{2STa#~<3%pN0(&2JK%8X0=
zTh8OT<ymjPOZ=X_yrS00VvX3Gn=W?2XQlkabi2%sFm|MEeS4ezXcMc<?y@f#8~E6x
zzQ0xecQ!>+(_@}7`=%u-3>{p8!a~zN6-k_**SgDJ-h8)~KL4qAcN6z{<Q)<Ui4fa$
z$Vufx#~ao2^Ll?x)lO9FcyV&lqzStc7$xRaM;|^pxq!<g!Dx<M?+ry~i*HLJHwXNF
zyS?D%4&D?OBgskmJ6p9M9o%Fv@1eL77kkiJvCM8U$3vHUyz1Y~2tQ<f@6d-iOOfWu
zpZ-#=$t{2lo``fQ2(^~CK0jIepK0TjScwHs52+VK>^${PSNuP3b^AFzp;R`Z&;QQ<
zcVK-WY+!gT_nXD}ymd{X;cwD}Pd{4dH}6H^I-5L(DIX8p{uB28`}%}(i_S9kD=Xi1
zCJ4DoP5NciIA`PP3(24Ap7i_`^!(}nxoi5CX@A9^J#)_6_Qp`V;;1)+!%PFFkG67-
zG2di6Jm+$y{^6Z-KUmIO<3oH;>B46>9?KNhd_Ni>B(%>;*eFzLy@7|x!=jx5;m6}=
z%$YFZLGbZ{i5@LIJv?#oy$<F4lP+|)D1G$OXf8RMz%}E>+cHq^|HXWpN~8RVnd#3C
zG%~w<l-L==r*_I}=8+}s%U7r5EEAG6|0M1-J@@0<6aOEDefqKI_7B&fKdLL|vu)Rt
z?p-O*)9T^$@Ali6AeQOQ5kD8_WXqn~J~2K%^6{jC=g&Ah-s|ejP@7~Ru~kK$d%JIg
zQe4}~e16CNnVC(+ZhtiW1NJP*@s_=Iw_0G0vDZ~^h7EpV)5K=S|Cb4?3zS%X_o>;r
zG>*jME^Hm%pZ{%E6q#~$=Eipd^~*Ikb{tGD{xNxq^2vEgMGKGVyQw*Ab?$rn`G*AO
zmZJZxtG|V=SN(M??VPgO<lu&;S-mdzm&|bu@Td`Qm6&5AIMZ-%Wv$L@r^LDGi9H!^
zT1x8wrQZG%-+1x}m&(y)zijWvv++F<m;QVuQi@@YpL*S&kM42tb#-+S?;lz%KG3%P
z%skuMk7vB!|Nq|lt$Q^OeSY@q;)zdhbqhAdzOKG3Ds@IvL+j-%*Uiwf;^Mhme--a=
zcN?f@86}jrgsrg%@lX*uGsDoiz{lB{x$fKIhKZ?>Ya$Nn+U57h=pEmZdATNT_vVQ+
zBxV$>w$Ct;dh(>;`?ozew=*=<{{FUb+qC#KiuU&Q3vSdXDk?HY>3>%HA#m&eoU4x&
zPaK^nIK8t>Mo+r$YQFlf^s@g`<6m=~wGP`a%g28<$H}+#pN@=P-bYJ@MFM`+pB}Y;
zyybaF<K7~{^1t_%+<Fu9q;J-P!aEOczvp!}x!8L-&-q}zozkz*%l<UIcwK7z)A;|5
z@BbT5zl?p{{cTRvZkaIK`o%I!%@}7oyZzdewq%0l)4KDfQ>Ps&nYW+Q<Ij%56FdIb
z9pRH=@r;p?n8=Z|Rq9mU-3cbyVn%Wm4^~xpKANH#@a;jq&4G3$Yw1^iYS#aY-RZW#
z<oylCYX|pk_n%`W>LXFSzNEEv!^bDmohe33bYnV}%rstj;#8BzLI&ljPSa*}wam_U
zJI2iap{vZI*KNz2TdEbl-j$Yb&c-}+s;sgydbgYZ)t{P<|LQU7VXFl%ua`G^w_m<!
zUXAAER_+20lbKwqms(hs+^;o%|2RQU+d0~i@yW}V0cG#~YV0(3mw*3NrL^<^dR@q<
z8#p#gWOx13Q-@F8drmlBU~O3Lvg}=B%e?(%n>Xrd&pNm7sP(+kn->axg{JV7zjv5(
z<vHh;m>(j1-XE;Oysz#IIKp4L`6iF*2Fbmzw<WB&%d&IX{@J=_#d17>F<a7&r!303
z9s(*4gygwBdACXj6hGN6vs-6b_=ZE=9Knb6UT95so_uv(GKaF$tqb1^3xE4EEZWX-
zSD4G!ZcCKztXZ>^WV;luUcI_UNkM5M$IqWXEy~`^2!H+M#YJW>)%_hU6B<0Tv$c8H
zn3IxrB(dMTdDEqFs<vTT+9z(?kkHV|jvMBEa<*N8i`^70EoVNyoM9qiUAAVy3C|@L
zGE4-zk7i_Me$1SAHLLY*UVG1S=?Rx#s&vhE={j>z)1vFug!tv(@AxdLICfO`(A|qx
zLEDzT`xGs6zN+%GQQ(Jfmh-Q5pA1mS{gEoDJJXFTbP~@==B+1Y&geN~*qPvRi1oDk
zejWFdS?}czpWScW#Ll(cY1JctkyA30JJ|bu53gMM)MD=%rrzZx2G=4Lu6ryz8M^TL
z8y=oL`qzD*v<Mo{`21F*#x{>#%CDf?-raU?Kj->S;w8)uhda&Q)I4Lk<gVs0RjJ)Y
zuT3Yc!h6#z2VtqMjD;)pGd6{KoC;uSe0qfKjJot{gWL!q5u<e<j=$I!)$?xk(SMgg
z!^fMyW(bS<pMPX>fT`gNi{-nyQ~J)E|Ngi0sKJqCS&Wk>FLDXXnHPUokMTjkTYrNa
z(SnDS*QpC@f4K3X|Ks$#+gYU2rl-Vz&5D?-c2B9j!d2_p^S|=b#QtA>{Z+!CBI81~
zOMT*9u`M4vLdw)OCI1$v^%eX7p5G{`N>ROi|L#l;MN#>eU#r$Xn?7~w$6KjJk|A26
zJ;y$L34MD__fLQ9ju}>^T0%lX7tTx$sA)CLzIGtTOnATYM9_j<mcKlQ6BzxEpFQW0
zyjpa*^d<uZRiC>?hfgefEVbbDcb#RBQHM^yI=f3P%PciLrm*{8v9U_nP_kO}k|WCz
z+44INKU$yLlzQ3#yodho{`&py8+%?}UaqXC=U3np?y&fxf}S2<Ztla|&-qI3H>E~S
znLb@vw^utuPG0_xo1)6D(${U<X57m#`n|n;%i~MicdWl(oFMT|uCz;wou8*d@W0i+
zlm&@po@Ft=_!b*K`|xYo(|i3>Ro^dK^LEMg*H4e}9@ui{H|u)wOc_0Cuc*ES`HwXE
z*4JN>kXaL{Z?QlAkwo0@nS8!EHA~yI7*iS7Ua*v~`5!ms?S0QL$5oauI=(~mA-9It
z&2QW77e5tByx*5-P+=GOB=x{r?u}osF0X9$lJfF<{Gxn*@{haSd;5-NZcluETVLSs
z-}L*8fm6(dv;6l2v26_ETz>P-^*?Q;uP6LGz&s&iXL{bJEhZ<@&wkp&aaiH$wdlZ~
zFP9fc@yNAjAOEob{fCRY%Jp-0msi`)YgxQiG?$h2LZ95*wCQRp4#kIgGps8N9%NTA
zzb;vn_%<r#PQAT^XL}8Eo8y}Y2RmeKZoK{~WuDV;IpveZy2{^WOU}(dztMa0qzOjl
z>%y-m#p?AZX)bh{Hl=0D?srWQXYY47&Ya!7=IFfp>~DO1SN!=Bynfxu@3R&_q7^cj
z<o;#r1n9im!hm(bDTT~7eV&pZgl6!?u8BVVk9qgZn24KE-&oyUTvR$8Pc?}D<(>lC
zfM^v~EuCdvZF@gp`_%NaI~n|o0!<S0tQtN`|6cU-PkRFA-O5{!x0o*e_T&G<OY@>1
z7FF4C^r~z<KELVo%esK|UNXG7?`j3RG%QY-GEbN#^{?;kzM#lR&o8}_#%xLx%h&gQ
ze0*HE7Br1s+}+(>`F6>>&*3j_ZdMoJVm<z@#H#Syo5+JZ_Z`}#vn}_w+n0VxV>YRI
zdP);rw5BFKJk(n8<6-;6>CYqgtg@BrZ42MS!cZdk>Y9_2j@aVk9XTE%3;lym%|5L^
zBRO~L;%5Ro8>aF*Z<XX#|2etK*j*iT;Kd!WM{UQe9{+37+_67_>)kCgMo@dk@c(-K
zO?h6QG~$A`?&q9c7yIJt)>-FYZG8IOo#nX4lq8<GJIvhM{SLg(N_(vNyXMcvQaw2v
zGv3GXQV-PPidc8Lb^XlFYtlNpH~8HD^!NJ?FJATOf8+l5Una$Q@+$^8wO?@TDq(fa
zTy)9B^=Rz%wjWy);$0&)>TOsNc;pyU(qgTn7pk4OCkS{6U3&dx=I`H!=j$m>PBEH!
z(&y0cuQqo5JD=YvwiBK-^W>f4`{@U|JxklBGdN_V*PpSmkoo>bri(NCSMr_dwFa;5
z+rIv@{wv4(`o3>w3+Mj5sCMbIwY%7~*&n{1yXD;c&(2QlQdQl%*_VzoF@Kx8@~>Lc
z%)`nTjW;H)SKNF1SMtwf*@c0-p6}E*bZWl#uk`=Dt49-79@3xrf92M_<*N;6+<j@f
z{CNJ!RcBI5^;YfQ{dcnm*SqlS-(TN(R>{3>&br_E;rN+U-c{%43jNugaHrI9*4IF<
zt1qN2&*jZNns#Wa*KccKt1$m`6*aTk4~x&H)tBd1FKqsHVqJW|>jO8|fv#PamA$J{
zT-g+(cf5sD_|==>z`#cN`ac^TAJ4NWWXjAeUEcEb-CgOAA3yR+U7uaE#gSj|?DJ<#
z?jcc3AAjoWzD)z2<-6$F)77!2_Sre_&WRm=FhQL4ixuc7=C5()k-N)ud)$(nkFC`g
zVf~?O^VIF)h1d4IsauPSts0`tWi~9|_S)a~>rPe%6*V;_#Rc7$pU1DX>1M8!&d%Nc
zdD(G8n|0r2|IJTXY56)ZX~X`;R+kA$b?-%1r1sgaU!7_<<GwYk(7}J{yhqz?mc&KI
zKmIYvnLp{@xrx00-f#XQp1t<zuYK2Vm!_`0`?>9iPh-ICcbp7)TyHu(=9`)Jbqjp_
zo%%c3YE`a7^^a|9`ZM2n?aCE;^6J+5+|r$&<2+vd@cHUiQ1P{XL-o%|QMdD@tk@26
zZry+HhpUTn;fWVfx3};6sKa%BZrP4`@$>#mdu=j)YtF?q>3#Kyha2}euHcz)U5Mcs
z$Lxa*d-C_U?rfZWEoObreY^HU-Zm?9&dcpKW#f@xSUJ~s;+>-*0S&9OuN_ERRbLyo
z)<v*&{~xBimdDoxzdSeBxwTo^=jyUA-|r``N}jAy&Lv^8;@StH@<0|=)0Z`nLnfch
z&3ohjtpf!1bok%6V0D|dQzn%4c3|j+#kW3o-Px7DM=&=n=AJe0s)pBPk^*Z5STtQO
z{!3EpR^+#Ae->t)W_o>}!ufz{VT<>#JMi%?a|x?;)*Svng4>de{}%?=)&1(8aANN5
zsiy;~j;#DFlW00s;rogE6XyS8s!_^o_WxmU;!5Cz)k=(xT&q_~v~7BPLG+DN<+-Yk
zYq!eNPW#u(3C&!8dFu@w({izE(`D9t+-n*-Z+*GWW<BZYLFx|cde@iT$tt^_muT58
zf9$KH#iAFtTnlGim@Oz?zVuoFUw+}UGm;T&!#v);2@sZ&>Jn6TOSrtux3tf&;zPob
zBS&uJYU}BhX&hKm{(hGEwPQz)C>R+DSz3N8w|{+kdH>zVk&%%G5;6OYAA$~%{P@WA
z$gyMBGA5sXDq&Y+acy1h9Vf%^U61>$1q1~d89?>>rAwDSyk5WGYK!pw4T*=da(7pJ
zTy#3Cr1iuJj}^6{9k0ZD-rT=a{&;~^MB|Ku3(IbAsz2L)R>`d5%$l>|g12@)d)=!b
zSaA7mpv9;6zveqjzkc+MY0X|^QL(*$ufM#tq_&E&&QOXc=ElW^|C+9BH0YdEJk?-o
z^uJ%b?jFf#f3EPoTT-TrFZYjvAVc)w`X{kjSJzwaSR60Gw8hlEs*gYX@j1qaKk~xg
zDysYD9$j|&#pQGIO>^T}TYZ|!-{p6U@3UyX?|-c}xywZ<;nRTv8!J7rqLmHTm#IHm
zIaPAQ&L8qis-@#yTKV#>NZg+j*|L$7-y!<+?^nC6ZP@EmHKxhevxVl>+`leUTl#Ch
zgrL1_(86cuw>zymq|JQo@zE>R1)DPb*Cula6olWdPpCTHy7k*hE$_qc=J2l5*m-eE
z5bwO#yQK>2JUhN-_y3ov7jw)0yIb(y^^dA7E3@9+;AU|DT;F`|P0fd>=@$-q^!b<l
zs!5Msn_Bo1G(hg${)%7b^|iIL?><gVO}${f^Ki0r>FaB}MLYL+KKnG~<YaZw66(@#
zk^5>a)qH0?`7q=3w5#$OCZ(@J+K+#BQ$H8};K9?1FI{E-f8SZQDJxu|NA0{0mpbS`
zVf&ixZ?)dN5%2U^`!}2OY%j0Tp552pyfl*XT^f}5=f}s0ty!UKYrDF-KHUHRPyF&S
z-{K6Py>ao+E9%c#=gs-M;qtT<?)`EW1rHo1pDq9TDzsw}$HQIxR=2lix0~hOdhqAx
zuK)LfSB7NV-?#Vfwmo~6{kAc;w3PfQC3<as?fsXAcE0tDd!u^W64DoobSfM*-fQPN
zLrv`dyhxUAX6Y$+G<?FC_nnUDVc)$cce}0O0_!-r4Seh0&g?1*4qW^Ahqm*F`r7?Y
zNe<tme%F*glbw-k>O9F$^lfg%Lk5vax6I`&a?+LOX20F_C*J15)3s8Gs)DyzzVz?9
zn|FbW;ZEu0`)}p!gKHSVOK*M+iP_DO%XG-Ju)~}w)A#elg~v5&Yc3|9VUdadz4Y$4
zb(3d(KW5dtP+RXv{`);G%$o97Z@EwKC^)@&{dMbWXZ!8@dvfh>=3bsI_W1PgV@Xk`
z`Z;oEhrE_BTP=F~-%lC7b*ugsU)r|)PFI-h+j_QlYafX=s9H(2S(%Bi>fgCT!g79n
z--g@y?YkNoubWNgJi7nitrrD7%My%d2JA^@cgo+p^;Ti0Q{#ff!vPx>zFe32Qa{Gw
zUU<CXmv6Tf`8hH!><pXxuK&ZN&FRu5aSxaI3gnvo`1<1Fg3k;KQl9%wd3W#bgU_?H
zSN8L#@ct=R1fMUzXj&(u8n}dvb6VEbaB9CXPwKbwucEnWQ&QFyWaZR;w0qJ0-Smab
z>YXC0Gf&IDi!UwJ&T>n)IG1+yx^?``rTJ2Z&A%hhrfTf|p?XU1R(!(4j!oV1J2xz{
zpP_Z$S|lRL|LN7Udh3?uo%`2g?In7FwWw6&)|QpEf|Iu!Nbq?0`@3IX7yEYG_qVsj
z>+0%22W5A4cdy>c%F3E}VuIp}J3EWlK9;wu*>O)wFK$oAp+inBEiEC|dK^s0`sMpU
zTld@)JkQUwy|~Qx?A>KDb1z3mZ_7FO=H}*Xoii*Aesir7@9(SKQS`Ly_OtRU7Zy5C
zobqM=QTrx^1>V#3JiNS|s;aCmUA{bV>eSF=^W7UZ81P6MvB+ALtSEgWtnRmCZC<*H
ziV6e6BlniwrUz6CYgAN>ek;m|Z?h^t{HS$p_{HCzzjudjo%`S(gYazEBm1`dKmI=5
z|4>?)-T}?8Qzsitn`u}Qcs**rId5UvU(r7W@9iRZ{&NQhvfsYnInhQrF+}@EX37hJ
z$IZgxw!59fmmci$-yU<&{$0oB+y4%%(8#e0=_s0eG_N|?dSYznd_Iu}+wOg9o^ZuW
z^WMzMe9?U(iD%!37yfZ#J(6wY8N$WMR?c^5isRY|BER?FUHz+^<G|zX$CFN4Jr~!C
z_tz7hFy{rkd}%q0#^Hdhl6O0|o{4Dizx0p4|Lczh*X)vo<qkBgu>Nqrr+lM&I<wxC
z>ovWZ;#au8msQ+bDK%^LoKwXS<z<>`+iEZ6?cQ%B;@$S{z^={S9}oYmSAIV0`vWGH
z6285X!MD%5uMgY$zCy$4h`YOdd1c4^&CklBdo1?b-`jm>;tz?c?NZ&M$Db$XzvJI<
zBkSIlrBhZJ?tSd!llQ%3ZSucs9s6IiaJ-PT6MA^7Kt)AG!FcnuyK;9QTv+J5<MTP|
zY?=LUx82@Q`@8JToyh8j^oR%vHNQC#uXp$^&A-3T*KGQ79%(b4#KgoC=hy$WEV{id
z_r!@41sUc!?s<oVSq{EC?^gWz*7Ku3vi8}VTzV!SSGrC`EIv1_!ZX;i`kT&`tkTJ6
z!>_;pKL6Yt%i!1VKE4YG2nfiZZ=8P4VP%M!qiMZ{j?S9x=U-l4u9$u3?wandto<iH
z`uoOCUVMM~G9HHFCCh@B`#CDDtaM(t+u~Dx`Kv3MyB*KGd-US_O3kTPHoxAc(G?di
z{K36r>)!Jrcc1<`ziIvR&iBEYnRgd1y<)L`-L{9#mPH<|&*cAX{90mj>HPDmT|Cog
z*i;tnt$+RJ_x=B676($kzPkF=?m1{=zpk#%;k3$b*jfO->o@LveSQ7>LI<C4L#bX5
zfB*G`xd8$!d%j%qo?%_CS7H^r_WAjFw!5!=|H{rUSCYAQD<>zXV^WfmlFq^jo+5tj
z-E*{Uo8F(V@30n<-+Wt-L+H$_FIsL#&mXw8`F&#kyZ#+fr3<6vS1LHK4_j=w`g6A5
z)eA9e?SI=H+p<sIaNpZE+sgTOvz~U7J1VXofAE|4{Sa==YbX91n51dF^R5y+`07N|
z^Boa&T(8ex{dcn@`1I;ihbFGReL=aVqIaA7Ze3TmkB%ZQR<}#@^z0Ho{OH|A>wCx6
z_)CTQ7p)FtXkbY_&2PZiuugdSZC-=SsaHfF%I>OIpmcsi)R_ySq7ObT+<W5AR?*}C
zezW?7md3xA{&2#WkG0L^`-^V9^1I!S|8M=jE568(`}A>@<Oj*z7aqU+{ZRVf{`>K>
zuXcU5HcNhf>3YG-gtv@5My*21@ioiuMeXt2A@gA>)2|y53G0g=de(1x`Srx_U)dSA
zwm2SG;25xNll;4X>KC(G^^}>9?*GT-?drPtS)SL_moGoOzQ}y)|NhAH^J^we3MhQS
z!Sgj|!4t1zcVc29H!{`jtva~BJm14~meuduK58K{)@_%rgxr{Ov&2&*a7(4}7jZp>
zf(H&7hYr13|M8Tl$oo5-&f8wE6E$b&<^2RJu)ARe_7VMWc@mf2u+Nx~o#D*RJn5Le
zh50nO_M<0fyG1jVCK#!79eY0`VVw<saOgB{t)ia#GxFTJ&CSh%qM}bl8^ua*?krZf
zDt#65`qBR-OH@=;RTnN<!t(TKy^g@=&!3$W5)$S<mf~TPu`F70@26|vk!`uR4N^}{
zk;;Ae@ZpaC|9)>Qe(v|=*)yk=A&b1H>%F+Tdivds>tc33y4L!9x_<nzmzS5nWvk(6
zYPh)A{rYa<-MdR)UEyqI<K1*yZSu(rYopCeUSH!C>t<cLbm@vUYg!aIIJmf)*00Z>
zn;gHdM)LW&xy9}`{eBlu%(=8B;!Ta6>>}Sa&v~A2*{i(j+O{=k&%NcU$V_L{Vbe}o
zHEVzMMrWsmTtNo{-rS1)nUf}cZq44NE7ScKyeN4rt|c2&CAO2j%do1_$Z67?XpubA
zTN_?4EqPO~emM7k-IWSO*}sCfZpt$lY;xaloY{vVA@^0NkK7fmz=Njw7rtCRVUQj&
z#k<*7>UI3<%@=hKieFUR%08#}g<Ox|-R8ikRL8hZ!B94Br$0|RID(uMH`hOY@WgR#
z!Nvm(ru%n4V|(?_v+={#KOZOlyKrM=MEN({<;Q<L{B!(;pq&i!qIWB{_U|_m*=)VP
z@8;Zi_n8|RT-#!%NOCJo*ARSsoA003?}hrhv8Os)J@QPYKGw;;-R8|IskW_FsC;WJ
zQ}}AV1rFt$MJt5_Z?UxROTRz=H>mZvdi(wRRW%(84TIla4>*3``n!s4|H-%WRu$UB
zmkaXeuH2{n>c9%?!stWJSNmLlZ8_-u_xge>Gx}{U?G?5g3A6q>ec?pSM1c#e%!}2o
z{It-YvNSom?5?@T)uqWN7`9wG#?0W>E7jU>|L?}jjZ#^^zrEGa*I!?_d8&)j!Q1)!
zd;RTxvaAkY@0ObS_4z|N+o}hx;&Cg!s;!l;|8p_dG~QcjV#1RX6Mc=QtDj6U0_{hT
zultd>w$>%^$fu{LKc2Jxs=uoIiQ1ln&Fso%X4?*Kt(tv_OE~VInn3=Ywb|Fqr-w!U
z`FQ8lF_$+%&bfDXT)eD$<-=wFZ{=d&mdvmJcN4@t%x_<@t3_(h#%0T@*5-A9rbRBR
zUfHmavpl-2MWZWXd*0mTr&k=5&W_q&w|BYsiep(@tDb)EoKtSJnMrfy#u>I3Y8PJc
zeOQz#^6zJB@qF{@#h}q=6_q9D99G2cE>pC%m7Qx<x~km9y~#?3*Ev(us`ORMjvW>$
z<_~>W+yD8{eD^Hxq)C$|Oq$f>+AWs&|KH!Mw`yu?46487fR??M9Y1s8goB$~TlA~F
z_g-9FtT@r*!D<ed_Z@~eYLEW>Zu8&rpN>^4j|;dl>+(w_Den7sgZ00wHO!tYx-y|Z
zD4DTFw6Wu3F8@@Y=+`@Sr`}9EvWR)}hLjU!Cse*UD>`2Z{Na8+b;k9-wogLlxvw;o
zXFO%#@>Atn)w%gPX2N2!GoF@M^zQznp37**v!9h|Rr{{itfUQJrrnLG{ZzU{{2$*`
zpKiyC<qy|w`@iC%ID=m3oXnDjlN)aAW@M1Pa^QSw!_L<DdD*rf#C~k;a;l8`S}Gl@
zcB|em%hPUt5w}W^WR973kLc5{^9y=g8n-9BxV+xtPW_id^@`Q!`KCO*!9T-5`pb{p
zi`_RiK1pRcs(#4aMo2AIv`c?Z^S&+b7@Qb(q#l&!$V|5XaU#0(*Z=7(p&vg^$THb*
zP4LrGjk`ZTUzlspAL+ng!pRxX((3r?F>|LE>+Cpw?@G&_%E}9KZKLx$+BEIuE92|$
zuBg%}Ym)LVfA4nm;^M1)ooVd$++waz)<?5f1_bn~t={)ic)H7K(bVeii*oMUtyr{p
zVcuOSBYS&~+8PB9l?@?bhoT}m|F&`)q@+7<iFz%+MQ&FQ&x>>OT9s^MUhUXn|F8FI
z7KfK=4jXe$m2FRDr9n#i;U^9cHY#^*&u<S2{VTQYY(~kCKbNkAgjj5_TVrR&UhlW%
z?QQcaJ#fQYDN9l!!3osze&WjX=$-Sy&Q^iFIS1Xmg)YCh_L!>JEBE};yptOH_Z(vt
zHT7S+Yag@ki?h9Q>i>^8iOeafNpwx-5Muqa{wC+j=<RuN@(DpPF+Fpw%adMQSXlav
zn}=tO`IaY9(c5xX7Ej-rJ=d;Q>gLUx9o^llFNz5XJ-Xocc#%fZ>1n!r*PpM+y}fN=
z?C!F%@&&zpeQwXs&7Jt{;Di+`R%o=B8BaZ#!okVu=+TjUK2)sx=<B?5UESTz1qB8S
z2lT_5e>{BX*WP)>^`W-&pN@jvxvI~#0%yIv)7ve!S9E&0=q=f3rRfTVF)EjW^(;)k
zZ7uof_T-(u+p}dhDQk8&oszk(_h#p&-5m4F?l<{eethBe$88)hUqnpkyqa<NWxjsm
z^+UoMryrf2e{bFEIoIm{{y!mi@W+eg-UhRB<<@W*M7!$zekv5V)BIxI@40^uf4qOC
zCgpkc@o$ZxY})f83fWG}dpkAw-*qf!jFM#9(pSIcp5?jYsf=pdzy7=b`p}CXHzVr5
z)piu*eci+%nE!6Kcs}pFp1y;BU%!37o@Z|&v-i664Izn%ujW>i-_T>x$iAQG+t3hp
z>srRr+}P~-uVv5v=RMtL`!*ncX$Z4?>*M$T|CP^^^2$7Ww`BF1)T{f%6cW;w-@3n?
zUE{F9vaf%6XWdRRe!N%tbAqTYuhsjg#gEeee*M4wZkcr0nh3`3qdz}N9m+6CdU<JS
z#lu$dtSu)~jBI{9Xa*f9;5Wyjadr55r-cCuhK3u@C3J%}u|7XH_nppf{lCAyI#=xY
z``uUftTVrDNO}V&L(Qj?>Y%muukZYg7IEG4|KD%Ev)6;(_-Y?KwL-$i;0F^+#kapL
z#yw`b^P-m?y}D@AFKb~zLBYVuo<BAD3llqcEL~gPT425EhD6u?`W4MvSzB$iMYzt)
zvD|zw;rLST=}AYsL`%PU`uc)SpLq2~SWvL><KyGzJI+1JyR)P4$Af16SvmXO@Bc4X
zey>vf*6p2zTS{MF`|)CNe?UM$!{z1vhcir+3=9Nht;<@xQtfX<inz8PvX6BXVCj)I
zf46?U`|<O6Aq|}uR~`SnzyI+5ws$TqW()8Ab6my2vQlZzy!EP<p<Beg`R$w3CxzeO
zefeW@%p#XL@j{O#Jh`w#$wkNZ4~L)l`}O;ag{`BDIBstWPppVJd!Z+w)a2j2%Nqrr
zPR-<&`g$|HC*Qh+N0NadfXiW$l*P3lKCJ82CVE}`d9HfGuZy>@_WNf1To``L>$%yM
zj`!vg!T&ak1<iacZJycWWbo8Jd!kWg#N5xf)`W@7vu{51IbB9>_vzU0i{3N;FW9l)
zd;*t)_*wb?`W`ADJiVN59&FZ=z8@6T_33cCv}xPfgob~ISg(te@CMgCHhZ;c%JjoQ
z_ck1m-7f4Zp%>fqaMIrfx$-mVr%pF(uFpKgD{bwc{Qs=9)2gdZa|8bWh87&V3=Iyn
zfW|RTbf35y$kDNzUo}$OHkK=}TUf$gxTy3>e0=%qYrNLw?_6A4i@BX=omv;WTR>1S
zv3%n~V?KGip2NH`Ivdl@N`ZDx{rmUN@9fUf*Voi;Cazntf}@>Z-mR!;)7@_m54S)5
z^768Q^{(cg?%Z2jI8{|uB@B~TQjD(Gs3dQ`xgqVW)DzQ-k2u_UWh^$_x?Vdk^Z7Ie
zVMnD0`yU6t-S(18=6>n1dAj|wjqz)a<wgHo`f4?+e$L*md^fAI&l^`B;)z|z`O8VU
zC-vR`$SpH-E%q649}iDcT$2szY%42S3fN7|%5a)`p+z%s)s_WX=Nk?QKi#ooF~jrv
zGmZOJyffJP+5Xw1*`MF-e7Nh!nsR&n`1cp8(<g4+mZmUm--<%}=Dq-S?F&!;{clxf
z`E|l@U%te?+fRQ!Z_#z{GRXB{x#fQS&e9+?(GTBmCx1M`bzIzG*X^TB%+Km7xZc~{
zkXy_2`kv~gz}bAFkFKsajx`E%(l%vN`K!N1NpS&pm3z;@eRt;1mAjmA_2JFAi$B!d
zUw={kQCRpC&IkRiFIM~S<y*Y;>AE%hf-1#6m-ifzZmx6NV0B3~S#IAhQT?~`9+>X#
z?-KZUXWhn%(g$oRKgtVFR(SK-HEdye9&hbrYA8|XtB_bxVR5WSvRS_F$HI$WEwc`{
z@q#9!j`hiAZ;xFVu%P<;t@3YsuRT3I{o||E>vwJ1V|8|p<>r&mK5aQS*LrdN|9?03
zR+q1>_44w{;$8Cd@~y4eg>P<bw0h3P%X_qiQ+Uq0tJ1YQKWZ(RbZv&IhP050ufqiG
z7i;%bd@GihIh#<yDJUp7(Y)&E<(Q7mLWX<ZRvtL%5azFOq5a`S{<Ru9U;Fl7kIj5{
zXD8@*lbmh04s!<w1#L(;$fR<mQ2EiJR_@nxv(L@3oN!up|HWNPXP9IP1qB7odK0ze
zYSz)u=k5DbPfz<RYE-}X!i9jAHY>4^KOc|FoBx=#XfqqXT#s4qtv_E&@1MAR;nsfR
zO{eDEpRvGWe)I8q*_P{U{~Bg9Rqt5j!_aUqs8iq1<Sd))yiJC$g-@t(oq7FFZi&<5
z^_fww-1qEl_@y`76*`u_`*`o6yWso#oSlq)wcE<~uJ`{hyfXZn`KmU}x6i}5dnF$*
z%Um~I9`5`6%dCF}R~Q}ZYuEB}Hs?z)w`K{je3|!C!)@OWz7($1X8-;-vwAY;|8H5J
zewVK{veVn^mDNYPJNteJx0@AyREsrjnE$0d{<o_7;y)h}J4*McFZy-z&tFFIe>xG`
z+KOg@4YoVm;){$}tfl<~!Qf&qeB@1S$zi4`aesssU48H}C~C>4IlL22)k@p;Mb_VB
zy=oF4%6dD|FfR9t#j#J5^;Rsa6Iv;C@a_DyWj<<?6CWIC{PA>p{H!Hx>79!@OtY^g
z+}Tn1;?~ye#m8=K&zCpLy>;cmXDw~*ja6T>Kqr$(_5O8ezxC$+{{82q*<*8$_sPDv
zw3J(<YnJ)^-#>pY1f`sf$?lV{7VrK0`@6EXHh1#zKG&L>n#IRftyy#A*VosD|Nc~7
z7kRF<apOi0AD=a4I(ZQikJ{Q4f16)__by4t`0=4@$Lz&#2G0p>e8h8HOf>wdWWdzt
zf7jpsdE9Ga{hBMP$)Pb97eDH{r<!b9?z&t%pyZbELhZlvUNf}%f9<b$FD=z5|NW_R
z{--xe)`2W`e;z8`tKZRl_uD^NrVHC^8NSUcJ9~bKcFc}d$Iqx{{@A~gQ{sx@hJV6Y
ziQBp&{+&);^Gla~QFoY_y@{ICq}SK}`1(h6{H>H$>^k>9T3RQxLh);vPu6dhW#u)T
zUYUpEp05wjIdOD9-`S)0<}Bl$@?pxEO^+)|qVsKT|1K`!mVWld!t7#~sigM@&s+aZ
zv&#L-Ph5{ZVqYiQ;=Wt|XvYu9(sw(e#OE$$^5(bgiPvA37h?NebuY)vCBLfo{C>Y*
zezsX|)5$9)=94-Xb+mGeFWR(8XtJ7bQB`7@n;RQw=gJfFi|5M!{{CKW5wUb>#fydQ
zul`!6e0+3thIzgm6LYrR^X^420uG#+V_Cc)#OzNSWB&J_=POT~>pswA?Y(eXRsD{b
zd3sF#dghNmh3en_JGrByqhnR&*UK>}{k{i!8mB7=@39wn;!<Zb@7E3%tLE~*d*5m0
z-r90dcl(_t-RNysZXM4t1MQSKQ2+0<{O-5A%ikZnwl@0p9CxLO5B~jrpC7XJ?9{N;
zNB4fe*WGXbZ^y}JdkP*h$<=&t{PQ~gzf(@mn&9LJ9kH4(7u|pS`FuV$W^S!eCkwyL
z2Zyc6Oe{X{cL?ae-?ut2SzNm4<M(*>gtF(?4IeJsZ)(-^IOe6`pW^$qC-N3$-<kL2
z@y~kY<)38cz52@OboHWNfAE6cEw1cok3IgGiHAL}s`6Hi`%!B%jpuG7NABB&zTa|o
z|4_B_tlt;-`S_1*$8|S;53v^0Vzye@xJ9haQcpomj#+;0`<F(0qDuPrNqnr&S6ui0
zY_F91y7LNWerC%5`~AY?iH!A&FBV2ixeh<u-&V(Ock#_3?<Y(K7nc7rjC5eAu_|>s
z`tk8R%~h=(vrM^#rk+ZD{Iu>PD^GY<o|4l&&s7%>tZ#qK^cWQ09UUuvCO3deOu>oM
z12cpLZq?a+^563Yl#}N)7u&=-bx){ITDaUhW5R=P=baYzt}nE)w3Kx3mvha_%eyRo
zl_6}k=<Dn2-QC>S+W6)3zO(J#B_bx4^!eFYi|TJ{E}K4i{yh0;m*|ea-)_rt-7}Et
zy|JrQn@_H!?qRnvC}*dim*bJMxsms~fswi3$qB(J)2rVd+t$>?v}DPW2g_#Xfld{Z
zmPtu6n+-al=*^9d%vN*H*}7VJDoso{GsCd#cH92@vh&OCGtHi9EiSmz$-}+=%be*E
zk1HY?m^Qn)JX}0quX4evSA27HkKenT`r`Jz`+2|b=l36N>@kYSy|=kOA#*CL|N1ir
z4lH4~W3MG8o3w@3s{Z@RpqdYdT~nUz%yTWAU-nPpj^&DDAGbN4l(=2RS9dDr-inW|
z7u)jB>m14#-+yQe-}ywBKVR6`XHJn=_h`0p{^R4H|F>PdbtpVIezC{==Jc|j1G<IZ
zAMINrF7Pt=bNME{_H}v3)HBa3FJ6*)U*ELlTu>t@y-Z)@Z?O3BA-2}79Ri?X>}j&q
zQkGMnONF}MUXaq$H$U`oMM;TC+L;-RqS|35S%2C#+{~%?{dW7t<l}rcKc7r4edkoW
z_tU4Mnx9Xndw6;_F6}Jin{xUo=$^6JDSG)vm7h{T%0L6bTm2&=CGS-{=GBSXvcm25
z^ZE6C$;bPyTDFI19c|{fyYV7w@72D;M?I|9A2>9V^M%knR>u$XuD`aAbWyGI>OOcW
z|8v6Ds`y$^2QcLFbNlCs<xvcAd%_zn?BCzfamfFARQ<N|$F;K$ZQgtGFu#2asBI65
z&;0t|(z{At2EE;JHtle*zisGy8BjOk(W6IFq3OkDwZBUK{P}$T#JO{Mn=ChP-dy<o
zZh7*#IhHewQoWkZ)GbP02#D#&_4M@cn1@B&eR6X0#dWc}rH-?^`8v$+h~B9GeYsn2
z{x->tZ*BzNnDSL~S!o4d^CER8wTb2#J!>|Z)YLsnT@n|`E@*!4{`~g!c}JONTP1t#
zUS9ayx8G5@xMs1$+@(zS=hw=|&##oWD*ntNqkAR(;GVU$AHL6%fB5W$=htuMQKcT1
z8wIk@>EwMme>C~-{q4VtEids~WV7(>*;94+V}I9C-^0fi-F_n3@$TaF)W>Yw_i+}R
zy*ap0e|qxu>ih*Z=RY=ZI4U__y0P0J=U+C5U&iZAvu0glkXHzZ`dsng!NC=$PBff-
z@OSn!fy%`P4mK-hHYUCYg|dsw6B|d7*sbg;;Ocj0SBA0D>+6gcrptUQ(R4XG&q_mb
zZTq_>g^l$KP4xBowZqrtY?9`X_7-4KQBzywJKM~|!^6SD!=pDg*Co)UuFh`LrcDL!
z?pUUzr5&1D|4&^_ZBh02cNv$L`EI>?%r(%((UH+_o=s;nJO83pt5!KaR#Q>AQpNmY
zWAgEUfPe=VEVx>kn%Q_)m2RJZ=8R8DTAG!~wElknU*ERwSI{sw7gzV2Q;;!d7YhrE
zf~F?t$B!R7y1F*)o)EJ9vZA%Mw76c3LsXR1m#X)BENebII4EJ1;<5H^^*x)`x&No%
zD`5@XeEr)w4VN#gB=0=%%A6nPQ0Ueg{k*_*Wl&RfIj`&Ll;8KIyF-s0mY?Tzi}ktu
z^&NH#J9xM5_rA6~x@duMl&qAxT}*Fub?cQ|{~rHiN_lR*O~OF)8oTrE8~h({&5Uc>
z!abF*_p*TJ#web*LOt_3_hsDmV&3W$wDxY!#)mn5a=(pFZTJ|Vs25ZE_VecXZf)o1
zziA0;{C59%$js9pK1`c;Vr|iz(zAkgpBTRM%CtWTQ@&`p!`|si-~>;RtG^<0(qh(G
zG=DjCf202QbeTQ7B*kVwwpQowo7pp)Y1i%C=<;{9A}@=jzDm3*DsO+jVC&`!_Y$rq
zUOgE;S1w#Y<%OIX5A$NR1=%kITz=jQNp=rk9NJ#2>RzByFI~6$3$Na^`9)RxcI|6F
zx58lhquH19uin-_wq2I(xR2ZS4T&BcFSz6@9k!MQZh08<Qcz~!F45@C;SZfEAK%wr
znG#h~aN6$3Pt}{b<}-a}*jAhQ&9}SzV&@#t;p;sThD>*Nl{z~)F{w;?bzT^>*tP15
z2586Y+1ciYFC5`sAYcEd@J{vny}nk<w^w{VYyR<0@%gJa-L<ABou6m>;_B+_@y9=X
z`gCDqvb%`5`1Q(nUtV6GIBC+ONl~%6|NgXA{C>;-?^o566Ltm?bL!{5xps}e__*dp
zy(dO0AO74w=Qf+|_h#jf|LVO9wsx3{f^Jkb4Ojl%mhj6!dr|GW3fF|VrAOtX{acc5
z{$hH;b8i28UH$71UtD}#U%U45RHwCJyBE1k-+VLY#l5}Oee(8k>HG8U?gEWpPB{I)
zy!h`VRc{%tGk12E>;L-l^74zQ*_(yc{Swa2u{4-{*4J*k+v0;SE-t>fJwLwW?Jd!R
z2M=Do<*OzP$^nbr`;#6Y>$NCfSE#s!S5#QIIdpZH<La&QDs$KG?${Y!wct?5_xmq+
z1y^t#Z#ZFn!L~-?7V9^s306#>UawPredg&2E&t;mn`Cd)rZS%sd7mHPaCAwT|G{{{
zn8!PArnz)Un{#o7xhFY2N-n!?<i(fx{Hdv5|JrFk6B4e>eIaYeCfod5IYc;kv47(`
zAwQ9~$Nt@k|L}Y2)(g=w|7Y&CHQe{sP^+%(?zaC+bPKZ1@Exozj6T%tk!Q-~xT<4+
zU-u&3n@`n0{+?R;!?1X!x7}&E>uGxbu038Hb-VvX1Mkw_dCNTK{HoMlCv!Lcam8!K
z!xz#%cuYUDvG`@SLFm;#H(!}msyPYWwl;nC()a%3PYZ3!Zckcn-_wxsylF?)@46U&
zrOD315<H~|1}2V*9Pckk)(KwpJ9|?gtXuMV-R+Lc($|%%-}_C8In$D{dfv3fU%oo0
zOi$Uevy#Qie+JwC6%pI7Kh+Z~N+{z{*u1}oMf7;z!VlBqXKh;{rt<FNamB!!`?tO6
zxud_Y;bGTfM(Zb*uYOc)nPtSfBDGfxTnY-_odFw#T<SCR`GlQY&DT6j+a%O@g4<KH
z(L<t+fh+g!?nUxeB^>tuek2QrKCP1KWs~Y<TcqK%{<`z>%ceK)?Ay05VD;4v5jrbY
ztoU%^(dlV!OM@KOhB>bcaaw-aartG_?uNN7Ei8A6&)b^j-P$`XLwI9ajFwUT$=pMy
zR#-}ZeLwHTw}iXrANGE|dn5M5of*%sS;pl4xRm$e=MCS|Zzr`4la5U)nG#z0|Fe7X
zq96}}H>(@G^cI}TaIKpuX*RpsE@?W)f#}V*lLFj-FVwBK3a(-B&ynYue6`lR;P(k;
zffZcsE)$&cSGr8JV-K5XA6+`pQ-mYT-AVa#>(R8fdqIs(wWp&qUase94SUBv^$dIJ
zF{UY!+zA_Ze*62tc(2{zjvp^ezwIn}DYVRgeqR^YdA1<Wr9nS_|8`z|^-zY%qAgoQ
z)FwZEXt&NR<%9sJEpRPi|Fm_RHVJWZa(-n~R8v(|G&L1vWMnj$eHL^emRattkmr_0
zGkMhg=N<7izxuc8jpjN&gP*}34NQ~USQl3}Nft7;26#$~MZMGs6bVS=Jo57p!;*On
zW^c4wE<TBvAq9%K%Kg^@qwbjAkdJ-D)A8kGdrVT!q)Jzhz#N`qGh^a&tdowdXYY>v
zWa(ebWx&_~>K0yF;`#Mk^o9gRP@9FJJ|=wk&u6n=@0BZky>`3V>(}|~wq#w^+VlI}
z?s<C5T&+z1{{5S9`l*JlZtkV*uIs@oLn3w-sovU}9iG15*3$mL(!0V6UE8dFo3^>V
zYj;Ss$XO&B`pjs`?5;az;ob|UtP)(2#X8f4ulsC|kh5G**!w#T3pf4|Irt%z<)B(r
zV9trsmydmT-t;YX4qiCnTJ7ckzk(jjcwQI#k}c6tGH_xw>#<c_CqlC{YX3YCzIN(z
z>dqD~CK~}JmXojEg?~8AzoO)znwhy$c-wS_h76;t99I<ID__kLG_5vUvbE(RD0~D3
zFZROcNqxe%h~KnsJDm2^i)B%p&=Rd9yti0#UnsQy%D=shcmMx?yJxRf%9?rT&>_%P
z-*&OY*;+b3vTl?;k=4p<I<;bFa)YO@t(@nP4*p%%SH3?v>SgomW9EzAJqNd2R{i-F
z;Ug;(SntlTyV&f()VsoxT28v>zVzuo+_z-9%&XbcrnP}?UuSFneW+&E<UU#JN00mM
z+uRm^EYXzPnsHId=JOfjuivB%5*R?oxSyGCFTXl`{krY{&&)Lb_;UIDU5i|{7lb#Q
z{OZIc^5ViRcE`G)A1hQpT=ocXpSSR^Pnw|B;*LvR(x18<wuvah)&lrgObun7+qk|E
z)a)_uT47*%>v-ma_sXqqng{M5XU#Wae9^1)#Z53ZG%V%0WZ}C>=X4KNoYg(xBH{{~
zlRe%qzkd6B&`kgnmEA!HaGW@Qe*Nb43LH1~*V|8;JUKQrYxDMsk4ZIOuZGXlJFM-Y
zA_TgaL&B<Lh4bHfi~olAtpBV4g=o~mSrR(3zd&PJU%zebIuL&Jz|UnTe<)=IE@3jz
z<?sl&c0YVe#Dwo>%?)C9J^6R2W0s|(p8M*R!3(>(K9y*KT<_xYq!m^`J=H3zKls#k
zvP6>86$YV|Y#0CTYtBC+(SBagRdBX>{;_*|tM5ig2A&oc6Kkt}zgK+UzI}Z27oRqN
zblY%u!B-AvpA~sL1}oRycFr~UboiZsO4H%zGAA?+|M5TXbX;I^nzKN|&g4ag$rXpi
zs&miAwH{@E-+nZ$EI8H0H@j%}@(&Kvw@a7!Wo2nSJ3qhvaQlpsH#Y>mr|Y>oI5aHx
z{%A4RubofU>cOL<-Fni&Yr~XnZDlz*-_`bClJFIU%=5UInr>$hW&j<)U-)|M_FW}s
zJSVF?yq&+l^yQ4RbI+z7md@YP`1SSm>RlrJlTJUa`1y3YVbPNlY;(VVeYyRE=dEIa
zgR1AR{MmYG+cEq6do3FCUE0qZb{)8W^Z;wy3;|0YJqBUs#%)^1&u^6EIr00Mv_x_7
z-EfIOWA#7{fwJdw1CAfB-X#K=d-@c_W1t9PX0esHRu^cNGU*)KRlZ3{$zd6nyU+j9
z3oPGDU;VjX|6g|hzhBxvo*M=JjoO~qdvdb6^U|yXUGx8+kH|ar%d@&5@pPzph?}nK
zp%-BsuV3Apz23jJnlm*rG;i+WjVzrFjQXmH2e>``=GMOo5}g-U$=3RmXWNG|u9+<U
z_eI+aYY)w_s*itnz9RX)$%`{j_15*Qc<I5SDfi}+*}JUY{L9bT*Zr}WSM^F$L|lCL
zj!n-JFD!7Z`1|$x!iyO;v0c|ei^be}Bpz<s{}I%wQJ+_FNHuvUH?t48TW+)5l5GaV
z0o(6)ny;=7-<`7N!GnZ37KKa?A3oHRT(2tVDtLOD?%`8YwewG8Ppqq}1GUF4F87yT
ze(wH^ubTI)|8Sf!Q?m&8eAR4&dYtSIM#ohhZ1b}P8%viS@Z2lSrJR+xMJS<2Kwx#o
zkDX?dIayy{cb-1;<u6bwUK!T?VfVWxBcn@~mx7vMf`Svpp+f|L#)%i7Klt?Tcfi#D
zvzL1-eu}!aA+h7#XVw%yoo_qC($dtft&MI!<#q3YYf8TY2Way(8^0V+r^}-+7K?n3
zyu0qF`1R^!fwg}+x=zUX&JfzZ^o!f;z_n7Qex6Gux%b=j*QTF}36b0xRnoz={@(Ns
zKEqpXy~RsE$;92a7ESl&+r7eQ(K6vheTSOtR$ovpDOh|=Q%C0r=p-g)cD@}ejNYqH
zK50<?E(SDK*rZUgOJ+T2qcG?!j9$6r{`2iTe0^I(v~p_#^NuhGgHn*v`OI~UYOb!X
zFK%p9UKf{J^Ww+!_`1%_%gc5yST#-C)KrvPT+hYRvvaw3rqNvM@?)>p@9#U|cJIxs
zz#@+I@8@>SIrUj@RnLk{4gmwZkAgN=zRI3Z^;&*hknzoGmTjSb1T&mmOpj_eaxyl=
zE88E_y}Mgn)w+yf&)qf-h6P={t~Y*sobc;M1w3UJ!BTdZ%aphuOyT|ZyxkiQTs|sL
z$-7dCW1*+Mg2hKehXOmFhf!?JjJLPvA8%x4PuP4j#z-yDTR>2-abxmvB`d32smage
zwU0h??|*RWozwJQ&ns^@9hO%=Huy4k-Gvsb{S&@ME#ml7w1GkXPX*^u(X{D3p1tam
zxprhbSUl_NY>Rq1OZw5;MXdMd{}#|xk83&?^KO!1=N(T070~#H+>1|QTZ-zZ_h@!0
zfo?P6xBIc+=zX3mo74S4^+CqvWxdP2KSrsls(SeOxuq$Wo%!<p`|*2wt1s@Wtrib^
zCI|K7r#a805||jI&2kR3a0*M6#^!u_a`MNs+4(UMp{GN`!rH#yua}oL%gMNSU8%OV
z_Tz`c{K=1wboO!`-9PQ(s>9*S?;Y8mey{OnTFJ>7F7HI%-xusJ{lDPi!L!%3wlVCV
z!u*^^PkPddo59`<vuhjf*)?Rx6*4@&x?1Dj9?3TC@E8-Nz|YEoD+LS^82(J2%-Hq<
zG?OSOIFT7zVqf98dFH8x)py0N^LnjEXS{z|)M4YcjLZFkZ@qiLqs0?W)Z8_4PfSz{
z3J#t)Z5rF^tFNY6cFbx%al(T~%7o+Xt*y-u`dB%Y3f>);c~kk>r0AR2&bpdKX--PQ
z7ZSa6e(7cOPf)SnerBP0)W))MyM4DNb{{HYn_1Bnq<3(K-NGH^87xt(yVRCEt4ck_
zw8nO~i1fMI7O&!!(a#jJcxJjZJ}ms6l=b^($ETeqb&Fq=Sk-*LTOP5u%CxI1>RNS=
zoNZOYwKb71uCJfJ+&fdu$k^C0<ATDICr?a%#B7b~?Ugov^lWy1nRDv8<M51dj!})_
z!_D;hiQnGbEJ%xdd10aR$Is{OotFmfT)1hPwzf9+{Mv7lX8HGcHt&2|6DKVp(E+-y
z;?xw)4_`~qm)>Ezt6DRCqs0D{wJisOo=&sukXpR8KHVqRUfwxrnS;^}wF7^uX1YE2
z?xoNjX;;F0*{i`WYQc1|fSp=9pF}O{Sk=Qb<?T)8<hXg#Y6_qHgtki6*;XI2x0Dpx
zcO10HTS;jVTLNUHGSFD<)|nM&Zg+e-eSguXS7s4Bdpx{!=lfjcvU_;=p|~xl-C8&2
z2`6T!#Le|<|MI0|j%6|1biLTDKyHrCH-apTiHV6GK0YqX{pMa+6}nn&_HKo}JnH-R
zbe!p}JYgTl_2II1*29!6%|*Xhl?!WBCcW!xRl8!FD0Y4GEtfae!EI~ZyEob|=4nk`
zrZ)4t+p<8fi+g+Z+sZf(UC?v9u<Fj{gr8Mvs~M|{%o3hIHMN-aU;31<uJ)0}S>j7W
zn$Im{zG(lcjHh!ZQ@m@y<TKe@qc)bmkIT8aiS_sQ_wIFdpShW*dZ@g(u#oxJ*VpZa
z$;TA*^v+#YHMM^E@}-1Lg+W($x2&DJ-t^?VyGnO_y%v2pVrI4>bVjv!R&@g>1E@Ju
z@$F{1bcx^kxV;;4Z<}pr4ZXv0>h$T2m7mkz+}g_R-Y3)OxBPR7C$E^8Slhk5)yX$D
zB)+)6-#*1Ca`Ktg+e03GKb<{s)@HfmpSByHnQ7zJ&|vYu&x23CbD?4IMKg_^C!gtU
zV#us|utxBNG2=G1*)vZV*DP^p67mRQ?DTSY)n*&<#_-wGg|CiqzA!RQ%u8JO(uF}G
zboIin?&fW^)fqy<iY6C-TY?K<rL0I;hHILkb^cI5nb5LTpEu0xO4uCYw54daXx2WK
zl|n)@`ImGFoY=}4@KfFK;j+0mr4J=-RIs;~Z*6VW(A90dnbUSKp&-lLN-2L~h?e5?
z(+jU=2?_}{ZP;Ltu{FwnI&1Aj&Y#D<11AMGuCh_~nJP9zOG3fr><k45QHAz9?ri@p
zc$;qhRNAuHKE+ogC2;!bR<@L<FAH~`Xt<=M&7-E>lcrZ#IxR%WVfCa#?y9aX6NCyA
zwYGF#aL~$JBsyiQfUC4#*qmcWKLwvyy{n-pSdnL%){I=94T{$%a|mTT{TFb$=AxH$
zf5!bXj}Py8X1Y9ld8y#(Dbbi61&lXu-UKZmJo#kqe&(pPVvUWB9sT|8Nl8jIH8nP|
zL7S&foY<%tyzIe?i;KU0<K^c+zAALJLCud3YAeo^+6X2*di}b4XYq5V<(ChpZBD$o
zDRslmSM~B2SBL9=d3RU(fV`ruSU0OsCyP)gOWI~hqnSL5G!A8Lb<&%zY;7$qZI)B;
zIvL!QdVgtkxISq4_|&OWCwQn_$S{f6o+o>5uJ!W^KRY`+XIK;}9XfRA!miS6P-bf9
zlReZYYkfy3@1_uw55t3Q{e1_N`)!&|o%;2E+K%V*sy}=@E^oZ&Nb8y~Z6jmjiF4=n
z?%8AW;%k*e@4fQ7@vE;oExxE=W+qlxSlH3i^QFXdLuXjbDvM_Cr^_csPi5V^lqqfY
z_uBU>o(7z*dAOXzZA*UimT&J_>Qh%N_ij4K7GuiXDz@Mf+YHwO2bS_&={d>bpvaKL
z$T5X+p^?H3ZX?k(Q>Pk;iX4cE;h7!BKl>!hMep^d0ykBsIxPxtSQO+aCcscxU?6hv
zV8er(uWv$H>R0|ia}l`t1tRh!)FyL+T3L%+y9-`kS}OI{(a{lf)Z>RQm;Dc)KYyNC
z)XXoKZN`ZdBhWoM61G()XVQ$dw6qokXnZ)p%x_V$`0<{~&jp{)n*T3Vo)@Fneln%W
zMX51FtMzEo&uqCsk-*T<R(83H1G@dKAPe{OD{w??%@S1+;$(4bxS7+oe!c#_zu%(Q
z#O>X6@3XjGOb6&PhE1D<mM&c?z{1$10NOCDpuiBlJ@4qFqusGm0r!KLd>ZTz*~eEt
z6|MRCboz=_t5#i8<6r_6C9T}zNk=*a<yK7q*#*OUdc{-D3qd-aP|}pQ)v58gTs6<<
zXJ<jj=}ee5t?kdB8Wt9o1+~Awf!cH_MsaRy&;R)N*s%DS&kP?m5pnUuDMpUVFFP*2
zXi>wQ;p)n|YSpR**Ix_D%ky_1Wt!^6`f!%4oNHi<ixT4p_a8hUo9<eu`OV>&>ebrR
z#B}0m(TftR6DdY7zW%a0KiO+(#rM1Ap!_>$j?9nWzm-)~ShS{cg{>A{r19v~RP7fR
z7qi>_d?F0$aQ^)H)A!4YS^X<kXy`<5<9WaDw_e%1JDqFR=)Cw^<>KnPFn)hsM`!29
zl1@lGL&ztoJ3jTn!T?O?Su`muD1U$N#ogW8mwRW1RegWgt3JO*C}^dK)m%Q%D3OLp
zJ?jh$XT9l*H*65-xBHbb_wTy<U+02!N3A<>zyZ|gtgNi;=;~^6QF2U6Tju<{?(f&@
z0<MCVmX@IUrmV~?uI^{*ljqN!^`<A^+LAfLELUpN=FJO3v_4*o&QH9yCNi(i<?QsR
zwZ~QjF1Cqf0|gTdn=(V2O^{L(wCkyA@8@&Y8Q0gza&dDjPCmIHZ1u-e+Uph6)Yyd8
z{Yt80APKCii%UGr8|3Y?Hy62f2LuH%$;->j*i;BCT)2>LuDFB*N2^m~QxlVlni}Yq
z_lSKpKjYt~ZI;y3)I4$S+_B64_Pw8<pI25?WNd6~)X>x{ynYy5WWXG<OVPt7mI3BY
z2wk~<s&+W2h&C}1iHwZg@%!EG!WS15{inNv9HM*X$H&JDFJ>fci~u?Mm~_5H&AU50
zivvSLSzDbNKYjX?^-%Ttt$nrDJ#NZNf;3N^I%SZ3O(%S+KS(zWmmE%lGzTD7g2=0{
zudEDSv0}x6KR-WzeAKOfD95aNmkP+CS&1Q9qG@MlG(z^^Jox#1e*T5u=hnsUK9peK
zur@6D<D;Xc-_D*m;gFJ|@}<f)Z|Bo#$ENwg>;lmxhbLF=VgMP2z*%z3{O7-WDFjLc
zD_E;vtz4d9HhbaKtio4UG?y%0YFU#v+bmaMs+VGy5)%_s!H*9QqkgNYt1nJI-lw6h
z-K^22p{wiq`r6uwQ>Q-dYIg)#1H&cGlPb`y16#anW9iFFtb41!xA`r1PDoI=SNVJ{
z+uZqc=J0I3$+I$~Ys(gsjztlR`xQ7qGk+gHoz_=2Hy1y8^e6*Epon4iHJ#};d|-p1
z#3JdbXD+isdU~Kh1mTOl-XgA`{kp2EtWj&lSXo(5oIKfhFyX-U`1)S&>3WsBTtK>u
zj5}SLSh>X(ELp<x@87>4|9-!pIDh{A1%`(XA5JuoP?&xiv^Qz--Sg-9K^b#Plx|UR
zv7m?ui@m-5lP6COq!=k07+eVDZwG}R48LeQ0&SCmtN`Or5}R-K6hA-bxH3e^-d>)o
zmFey6?d?tr4=iwOo-loS`;;jnOO`FG+7$v)T{IaqW)-$tRH&21YA&CqrY5hPvW<<5
z+hW12tx`vi9=&?2jbFa6^7Av$j)A31mv;2@9MRwZhiUfNHoMwi2huh#T(#;HhNDzI
zmN3HN211uS4%86&@b#-}MTLcvlaqj?Wao(!9xg5}3KkX;qN1WZN?r<WiP9C*iD;0s
zt*Y3S0(M>Vg9iycQl?z3t*sxve?M+~-sbTYi;o{a8c6kC$lA)m%gf5Z(FD38_VLE!
za?YNfoGL<`PR`DT_5W%>OBFacI2sf<CU`C7;NdBGdKhFR9PfH~0wX8htq5Ba0h%zr
zVzDkn3$&xQN7h<Q*1GJ-(Qfg;z`({<Zt+J;r^g+dsO)YNpbLupou@%-;Xi#UYH4Xn
z0PRCMd$u%7ruiU4ph%*LRN=2LnJw+@$tNeN253#)QS;Mi(V|5KKR>0~{P}SB!pjnd
zh9gH@JeCH{IGgt5`SabM5<y17@!bNId3p`7sD{ul{M{CV$G{%<+xH#q7FSkMVoKXA
z`Sj`2ibtL5HnDOb-8(NV@tpkN@nh!ISGi{TwDH^hIPh}gnlNn!2d$}(rbXu+{PgrR
zBSUIxYDZt+vF-Qkx+_0F`zsp9#ISGQK7-k3C!9>V+6U?3flLD}8a<3&;dku0bgWl8
zFf5F1We8XE!G;MF1TsL4M{t>?_u&2e{*}SY7cE)B(%9G-u_@(byrRlE&_OONj8C6F
z1(m~kaeFv+#_-wO+v`MZU;qt;7WT#HwO`F@4bf_iTc3Xht>Aok5+k|-b3c9h1WHL=
zU0gGK)cmJAgVLJbr%T@Yp!!v9vZL12MfLyxy|}$ypT)63fn&qXoCzK(6HY(PxVy{L
z$k-TkX&C4dw&TYSr)^fWx0jEv{VK|!U~4Pe+1a@vYORKbhC@b%#-`1iKi(-me=x`F
z_FBi4AxsQBY|KW+#<SmSL<yv=F6gz6()!TQ(685dmp3U??2rN_y&}=Me(ZDo*k_+*
zo9ow}cXyZL(jZ3xmKR^ER)lDEEaF&wwQJKRBZdQ4SBDFViM7euRyl~cM(9l2&*TGI
z&l$J3YT=eGB87#8puYcxq@!I?&-=T(n~x?jGGuIx5)l#E@!t{EQ3;ri5|xnX=<4D+
z@w7-|>Z$#Qz=LQjD!IA1oJvYeTmo4bG^ToaEDd64h+5m`qSUCsA>b+~)XC!N>Utr=
z<iqFB&0b5H{>fK=mz53Ox{dLV<z@BMOWKM{Cb4j+mT(9x;nq^((DHRXz*Lp{;%U+P
z*bNL~Ar2b?SXdlgUo!ISZJFhu(D)@z{qpPY?DDBI=J|L&_`CLL)U!FY-|B=XoqRH9
z?|fbd9kKhb^6&4ft$4TdIRiszXlTO52(jbyO|!+ava=5+Z9MR_sPN4V!}OY2Edov)
zib%vAbBzN?T&S!^_m>Zc`IYVL<SZ>MIk>qG&$F#w5VZ16tQc5tVS{*F#ldIWvahXS
zWT>dBN_u;1>vp?+lfzcKIy*Dl*xD*iKmGB9a(}|pQ&TUzEOE=VwY9yt)LT4ecNy=)
zhYurmmAqW5Ad2b`0Vj{k5%-cBpe{gi<i-Ps4>R)|W?-nWxwrOzK3`iR=nAbzt>SSG
zfq{a1_U;9>b&qz7oA1sC8+qxMiHQlr4#6O$i5_RR{r+}4|KZD*oOAu!+uGQ4A~qaY
z!8`r*QP3qVGkw?^9T@h;_4oAfEWhf9WF^R#C;m1)e#e9+$f5XT8MnCJgF8EmSFBvw
zxPQO>q)C%5?5!?uZ%LZ)?DocF_7E-65-ZsV9kDM}wk%AHt5&UI0F@Irb`&aK$=Z6b
zH2HX+>8saox8HY5OjKMFq^YH?4XU;B^YcOb%(Abqo8Yx{N7-AcKY#xoeE!)m^_0kq
z607Mo^T3g`q|~bRmq}K3_QTh&yFYy@0(Hc0Z_fv<kUDkh)Pxx`I;Kn!@lX*82@6xw
z(c$r)u2))q^U42}SF>cS%XohN{28z^goBgQ@&3MAK>>jW?=GQvuY(s$YIqcuwN>hV
z{eN4~Sn{1aF^fM73JT6JPUm}eW+wB(fER6CCw-&ViiwJfPVibP(CISaWJ<!uhzB1l
z7#b!`5-QjkqcPRXfQMPGpIu&Fesb;CcXy?2tG+ZiC^Yz}HBX-|{_54M1s5{{qNBN&
z26cY;P#_{A@?f&RU89Rq;nU?_U>8QMOrKZDrX9A%p`yY9q&{r*#f{1COO`HOxM`D6
zWo4y6r%Oji2k6r3f)5WI%cs}e*VflR-Y#F)u{HbpqJ8`BJ&>7w_84f`3A9W9@2{`L
z!L8sBMG!~CL=wR1$LWNv%j#9ln+(}k9n-$B>h;3Qr|!lIDV{x+#C`DDucqgB<!auu
zY^bbzr^m?<5Fg(^YnGIWiHXC)fD3#Vp3GAa;CS%xVPiuB0}C5l)7iA$yH#FXvAPnM
z>Ei3B{3O&%<JHw``btY$lW*{_?2GA8vVCy>p0r)yJdkM$ff<1TitdS1nR<(OMYMk1
zy%rP0$E?pNo%oN*g_T?2#o^*|Plg7zR8y{_(*v~5Hiz70m>Tx*-J}z?J!cCZ9R2Lt
z;co3xvE6-x`;y(>Obl19UVV6LYqo}_rekfbtq2!uh}P8Ir;Q%Ge95^mprfII!Ntu@
z$;#?in8T61YUbwR{r3MX&dsq*-Uhl!<=NTU?NhbGlP)jweQ|B=Y;J9p@}!Ls9DICj
ze#@D=k2dY!UqAWxqXLTyufI+>{WL*>Eo!Y8QzJu+p16(}cW-a+4EuV}N+6jZlHe>o
z;hKkr$f5J+`D^UtW%{0G_FK*6Gfq2mV1{9`LFOfuA3uIH98Gduef7}&`|^&Cjw@EK
z1Xa5qugBN#d||BcEa%1sM&tBzF3HJ@PkxSCE4I7r?V)wCyFr`BbRsvgFf|@H8oFy*
z+<N!SOieCs?!dS>zLg<dy>5@+ZR+7*VXCOAT9kWx8>j=de*Jn-*qCUn4!AO-+32LH
z#ug)wtGw^@I`1sD(9vs=(f{$OS@7Xqx!gUE4kYgU|8FjzLo?foiwsG+3$ES&(Ldo@
zS0V!=^M}X=dv=Zo3^m8@hB8*I6`S>|YDHG|!l_;h!&fd?zSDWh)WnZJ6Fycv`1P~#
z^?Uwnw*TyAg9AdqsUzE<YVW)}Pa$w}yVP|utIsiJ59g(>+5nRn7Ki+gC-?R=9#}4H
z<J{&XV#p}RSQ}%u$!)QtpC4aQQPG6?^YhDuR29E-=}qtM=-@bV?3j|JrKHlt6RFAG
zUQbW_TPkq9JaoYm57R3~Yfm3jJ0ff2%+etv)3c-f(1p4j>4KJZ-2A8XrX<|I88v6e
zrG`C5k|kflF0FL>`{RY6zEjjD`Clr(nhuwpedDz^uDv*v{iFZKv^i^i+yj&QypO3K
znZl50v5Sr0?f-|3FNE#bV#MyNK7RGJ3N&`JyZrsJlatj00|FjQDwOR!{#en{QnL2<
zx1%cp7YhgpJ$g4u=Fy|0-JpJcR(5voJ~s`Kr0eTqB@7Z8gtfExK08~@KELME*R}oa
z{O@^NogN+QI^*r_&D?&NarRlZ?xRfYhaL0s^gvzGsa|(u<v^u0$If;ZR#rtjJ2`d#
zc`Z?I_bkZS7}2&l{rvr35o)X312jr*Rjj=WT7-B#zW(mIY|ujb{r~^{p2uxC@nnjJ
zzyI-t&g})Su4rDletq|DmEBvjuk+bfe>(y?5n<9KCb90PlL||#bp58jKlboau0{0B
zz97$e-p5p*<k@UvkY)O%q*|dNm+@W2$>!G1oSdC}C#Es)^jhFh`Z(F?T_{h3fu6uw
zb}Np?f_1NtT{AIrnl+dA=hxQ(BI3^XnV64pWb(xY2($zSe(>;UP*6H__bD`maAYop
z6~q(5Jk|#<wELfaCFZA$S5%G1yX2bpE-Wg0*zT7FAF#+&UwrJC8>n=jIdf)!hKQeJ
z^Mq-Ai4sSS9tAD0m^g8wpY-x48N7Y^yL#^IKegccC0*^J`bXV6Ui|SfsoHl<?q2Sk
z%^MsSUrm1gGHZ=}KwI|HqUAk~Yd(K|^l0P1gB3Ln8ZL6v%6ap&THU(#uUmWM+UocP
zPS<`Nk~*>X{OsrL7Y&UK_5O+e;G83TY+;BN=oI8N@%!aeRaN~Y4}+?~U*Fz#zr4JB
zarE}QcY4cDe){yuAmISRl&Mp1)~@wXajL4a+ExDkUCXJc?bqPt@7^{hpPcWX&)X;e
z`tma4l*qMqxhjtRf4@mv$UMIjUcB_urJyyDo7rw}&u@>Zdw*v=FE{t$C7zQF^6pqH
z|I6cX<?9dIa>;)u{<3Z5`u$#4;E@lHL<w&t!{o;jg==7I0fe3@s-~>Cd~9V1v-=W<
zX)+fsJPs|I&-IL{*0wQ4@xhwC%p$6)85U(co9@IkOuIkfH_P?=@^*Wx4r*IU^4u<+
zy#XFoe-TmT7PE=>Y5IRwQ(Xs@Ct~x`MVxl&G_E+S%=bEYZP?=v4-Z?^{4g-tlFX&J
z{m9XyiBC>U<lx{ah?xKN`jQ*JKS@6M>pIz+b7$w-^o7?~bH1>)=ZxV$?#pI1C$?Yp
zHdjE5@4^_}*5wVo>FwJO9%)>duvx}<br8Spw<rI5raphZFfQ`t1Ut?`HM{5z&(8eB
zq(`$KZ2H0Xy8QaO*oa*vnyXf=lDU@dePw@r{hoinUT56iwsyDoM(^BQ-KuYII<v2@
zGu_$$;6Z|neVt5TU|^s28#xC?HAwxqgP(QAjkMq2-bz@P>1>J0o&0--VKQ6Tx|o*-
zR>gR0O-=gw>FJFfg~^-u@#)Upzu*4ZnVHRo$;TQJWs3g?ufG1^`<>Jumak<!uJZD|
zoGg&;#V6HZd3T@N7XM9$e@%JOus7+!9-alQ3@vvaoM&|FX!yo-{Oiih42QG#_D+c1
z`)Y?DXJ)E}ogIgSm5AKOkMHzap<(Z#?Fe(>7NMw8TQ7fG_QH>1<<p%!x>dU*`aj5N
zA9(i5Z1wz0mx4gkAX~R?<y+M=p_;q>@WBa+&KGu<zfbcwJNrjX{P%qe{@y?L=Fai<
zDE{GA{b=FWy@L04S1xo6Y8C4?d!AgLwzXMHxo_HqW5VzKd!17PKBt9V(>k@`!w-=;
zD}BlXQd@TTMZae`^Zqk;QtfWD)$@P-s@n7UoV7*CiwVtI**`06<er_I+wD17ZRc*0
z*}ikFM6<80$t<(yxB0;E?cLqi8(agvGjSP!OEkqJwHgPG?3y)83bc|!R8;iryX@1`
zbS2F5<}j}+T6=l9fAYa5))i~^)E{cE{`RKx`~7<P#>U38ua>(MiOS1X3x&V(vtD83
z6w`dR;6q6J{|76V{7f)B%f0UWB<6ZkhN8L6UCK}7E_-tHd}RG`c2DY^igz+u-`=&x
ztu6COY}ry2=jq8IVJW1u@3EP(0wn$git-mR2!pFDrzl3(!>%H-bu3yhOTi(1{Bw_E
z%K!TZzrVb(<h8M}F=)+rhKUq=xZ8=n>YAFI{dT`JcEqf^dp%1e>d)UVo-wx~p0u3m
zP>ta?`}1h;Ls2z`^Rt<^#&Acr3SGUKv|{O(Ti1m)?$F_hy(M~gUVrYTudGvx_UwDb
z)wN25Z(WbYEcW@m|7|6k9Z&xA-DS7>7sox@UlOlG&c^?7?AZO`2GgENpJdxyeRD5;
z1s%4Ky?*br39bQaFM`^B_p0AF9)G-Zw@7!{n;VVn@--I{|E`VMDP){>rXZqztt{&d
zNWyw#Cz6l^S_Hl^@2*w*7f~sxt~G0Pe*89nTQ|%4&zH;o5!-SkOLqO%uRL)7zWn^U
zUz)p0US3-Ax_`>QMpyM^PRqoscNjUvsH>)Eh<&-svR*Cc)FS2$(L6HCZ`-s)JU!2-
z_LJFB=J)!muS-_k+$r4q{Csr2&xzW$*YEo$e0+Q`*Y*8=PDoN{*&zpW)TKiwv-%c&
zxZr$YRo2~DF2%KMv!C~$xMKfM@WS<VuZ@h1Hq`&GyD<M$%MCpvBO!mAk1Q-qjc2c~
zkTU&|`zBH3P5Iq(O`el)E&6PHG41^IxV$6tcBap|QodX9;0t5@i&@rdz1UOdN_~nF
z71^paW&TR%lM|&*te)yCbzN?e2Y<<&OMD;sTa{Ig^6T_{EDNq$E2nxqtKjGLq?kXN
z@~7ICy;V8-`H{ko)%t%P?N#{j)N%b~=eWg9J3QJpJ>GgjW6RmUCGVpDikCRN+Wn2S
zBvx<Iqj>G&0QH4)4@Pl|bsyaGF|cBZ|AyG>viiTJ-^<s^c&$C-IaTnH6_3Q37kdQy
z)%PS`FJ10G|JdsF`?ywyyjpT93N$dM6SqeqE-vn!-cgm6Aze$BsECMK>YX@u{5bn`
zy;!G+h#7}}<(!=(nQ$n{@Ws3*&2@8II=HSWM=WWWu$rxZEgSQ3-F=r|Sq5a^%$V>w
zQ1RL0tWLS##?pm*pZxpx6I}A`3@^0Q;d$|_Uyd`zg(XAq&02>3#jNw!GCkOlZYCuw
zo+T??YQ%WzmBk6I3lANZNr;;EasOM&AbeUzHiMJlyv=8xu(eT7FWAj>Tz?&OFCQOw
ze&*UAHFjcpF&&J|Y&S~po_lSd@bYEkg;$y#bGOtP?wkAZV}tAm@f&se-mBTSU1N?c
zQWtYOVSB8Z)#f3;%Z-WO*Iv&E*jcKbQdxOUyJtdJ-`j_c6FP+t@^coJYeF-tQ<Mg*
zC|SZ9Y!c(}uhAqUwDg@`>x8iOqoRsc7wS0v?7Dg7-;a-vZ|p2yK6$m$lY1h9f}qL3
zhU1&<KD)2Jl=#`XeZv0bhghfH{pM07rF6OJ%)INFUw&BqIj`2*Su*DiUvk~Mt6L6z
zaX6c5xb9zI*XPyi7VBN#7`?30ox||O;S?2H!AzqqM`T>ra<M;;Kd^J^^@Z1O7W|&T
znB?BB`1Gg6mTCow9J|vg#=SA!O<%m`{IFqfWnY!E?)cSPd_0Gk=bPuUpRmrHYPH7K
zx7@*XJ8#8$<zIi7H~Z$UpL*Kx_v@UFRFj3fw<by?{5vAi^D^~c>1)4q?eEF|7G4a<
zl-+)#ZNjvKvgt=F*8J5r+j{oYsY9R7+w;%tajIcZu(XuCU-x@$tYY!HO&J%JKy%t*
zx4*u<EuMXC4ft--{r`TQ&iZXx{OrML{rx2_oonYAGx-Dw)fyHW$lq1cI*`6o-(^Xh
zXoGV2-wkEuwq9D9NBKb6)g#+{OE`nv+w*Qo0h|^+r*utUeC5#+UFfm@LFd-ps}wSy
z?KR;tF!W!49n>1KD1SHS>Ne2WHR#a56UzMy_U*fu6fM@>$}O(9z?uE_yV<)=hsW2p
zg6^HVo4SP~Mo-*(nvUaqyV{(r{rd};?d%LCtM)!_GUhDYt}(waVosUBJ)8Q~xnCLT
zRx|5eS}Wl6=2&{e%SH!{>utxXY_+!MHk+s)e_1Mc>DI<prxxFNJb4ZcyS+g!2X(S9
zF$Fe2OC8-QQE^S#)zwamHOk91Ted{WI7%e7&t*D(>YQt2WaN!asoXF8pImECl=$$o
zhM~c0X_H_1d!HB)4wit`S1)93eW!O+&C}C!hCw2e#IYieWAgrT$CvW9>aBXk)~{d}
zr&Y_rbGs<lI&IFOpI5KHeYZc7QLX$!_SX|p(GAS`@eNz{{8VI_JHPkX1l8DspC6g*
z?7#GQ>kYGq98%q9&v)>=deSU-ztnwp-8WyKlegpA-d^^12z))Sm2+B2g_aQi+Lw3V
z)R`3N+I|0XmQnO>Bjd3@SGZ->w{O0&#&6NFEl0%zBkzCOw{Pv-?Gtz#8lBcQM?Kzi
z-&)43SwCG}Ni{5GV{D^^bn)fij?2WX*NW+N^V=O~W>5(3UU+$X-+kYA$I`1CPVf6@
z=elsB!{XrGI~QGRPmHKo{$A`$_UDeHWlNVXonckF>ME=6xnpUYA3lD}-08wJ_0-?>
z`wzGCA9t6pee%wT$HdG`$;wK~)YMe$cIk@?jO~1~P4nl=KPj?o<CShZ+|D1p$4x=t
z!K<sQJ32ZFQckX&q|EGNb-eq-r^PWxeu_RkRy1>(<Lc)RD;%S1_HE?5`t@780Hibd
zUFw!LgR%Q6K_#8ya!s}=R{n3!aUBnzt-T<`^zA=())_OlSAI_OnPG4+Yq$CR8sTm+
zT_y$@s}c_9HlB^Y%D)}y6yBJ4n63TFOP>Aze!X6M{^Z;rHFg#<d`p79vj*RL^73V;
zeBBR5LqkKc+jH0dV*mV4lCSq%<@cx?JnT;E%(qyXK9M@kcJ}`1A32IUau}~fu}+Ed
zx|Y#(&awH!$py9v#?$6MeJjZ9{v!JGzQqF9n-e1*R7cnOxvcq|#%#>YsK4!L+1B6R
z7CwC9d0oWygl)s?=j|U}UOxEie`PeRa691(>nC`4FS)MxfBwS>Vas;!7IKQRJ-@&)
z!#qP@;@B6TmRq-?)<kS%@=84&_2J6S;`EB@>e)8sUtR?6ZnmoW@}f}t#bdv#SFfJP
zJoe5|hL8Q;y?YNnR!s0v@tgnQ#lwe<e6m)c+0KOv7k>Eqb+71*h1XvP#>e+hnj{pn
zvxs%NUTl+Fa@BH|`1tseH#aV>+{)AtqILA<=Jd7OK7ak{+Ri5{AS&AW;X^@1Ma7+8
zd!7_oN=ZwD?q8oXN9M`%=i6@tOcqpji@2k!|9N)Io646x+}gVqe%^dhV(X^%t7Vn-
zQ$gkLn|JpE8P&{BW{3RvJ#+GjzniyY${HNlpub!3=~0XJE0-g5j;~KP3Mk!o@I}n>
zm2V9m-G29gW9^x5MvMQ=5_!%3);-zt^sF1V-u{f>iJx}qP2C)!1g3`9Cl6kE>@0BO
z;FlKHxpF_Qcb&GFm;5I`ZM9-7v%tIj`!32;-Pm^qbx)E~T^D{L@ODOZ#Nj6g6T_G%
z$RvJ#$aP}sw*75fl{!2xp0wZNw0j}&vbDp3aYuQJVrci(6PnW=omg7+#x}Z{E%S5P
zi@me=n~P`1`MWi2f0_F*B#QOfvhS{Od%wnJzn%EvKKI_kZi|Bxv~G1;9q<=OD%j@~
z){y=6dBLhAexok)#eRW_;s5s@c2hpJeDYiI7hfl=c&!+CeQ`hyr)#gJZ`_6t1$Vjy
ziuUyMt=>|Uv-el(<X?L<H5c&zYPIiqa)2>I+pDFc-1>&+`s)k5;(9>lZhOV>PxD@n
zR%GDjW7(N3GX5-_$_fuE9G8hLb_#nip;a|5Cceh{jfs=(V&8e!GfZZfW>53oZEh`f
z*x<$W_3~{zl1=yaRx4Xr{J54K>FmtBY4hfZ^XB!{{{H5uQx<n(g6ijIXE$dS&RAXZ
z;UIg&hJ?nWW-@&2pzW;va@+6kfBO8nvZbY@Q0LRBQu=#7Fiq2qel{U0+Sr|C#)g|b
z&um4z5<Pz=9Nf77zKrL(uZK>3QONOJUjnVvkFed7li6dh%y9S6y2YxjPwuYu6K(0Q
zfBN{xQLEkSmof-nF0qo`Rr<Q^^Yio3IoFqZi_fvC6pDHG_IKj@z2D{jec%5-a!=pU
zq=#o_8o#)+bF=fS(j}|I*C*ZDl9|V8{q^HV&>p3Uvu1Vm$yy(}d|8-bL5NmhSQw}*
zO1{6ZHtc`w991(jG5fz?gjtvxPk!b-rFG`s<fg33&cnx2B*b>H@H(BpF!6=N1%APM
zZyz4!-&Gp7ICybH5o`EszsD&z{bV%%-hEflchS)J;nB~VckXpkZuQc3pSnlF_0j1S
z6GU&A-t*n}C!wdK?$(o?ufIMoTvX#e`4=mLTy(>|#KjkFQzRz+saC$D&BxUDeC=nh
zUJ=zvt9OJH^DNgYd+c(PZ$)We{l9a`+yWXs4eHm~i+q(;R#lm-SheuFwO!5}MrQds
zfg09>0hyvJCQf%+In}aej{2l~$BgINnN<JlV!9D<ds2P&tm&Jd`-jAyG^^}8`f$Pf
zGvTxU<g9q~i8bc#_w6@7pG=<L;6K}=Ir-8nuQ@k=I8Q#dxxKw!A!uI3wRPDlQ=gvr
zmu<XG-p{@Ao27|}xWo7V#Y_=0d`!v00vGq{3%T1g?KrsjK+^4RIp40#dK%Et+q~b>
z#_pHR_pY;FQ~zz^+H@;x^7E!!<qn57wCB7#9lPkqfhi0Psn7O&IVBqM@7kZ|yZ&4V
zs5o-G`TjEA8}sHRR988vPj|k2gCn%kQYA7nAT%`cO|!Dl!OhO>kEQhE+m=Z>zLR@<
zyZQC|`~sil0Shjknj_YBxN${w`Ga@!!{_ony1aa0`QtyLeI6|RJ1jUBFFNq;8{6&E
z+&qUJw5K{LPjm>3;E2rAyAtMf_5HE0Ut8Ui7F{g#3=`YZ+Z(n%oxAnJt4l{;R6M@9
z`GRI%ewuPe2gCh?3*Wq2rFG)dCmr*o8PfOX%bA;PxS%O=!Q`XmwDcsUrsI9Nm$t&n
z@OQEBGMqbP?q^G_bNe5@Gve5p-clCX)9~%sWc@Eywsrr0rayW9eD^*L?X)v98qIQV
z&9M3Yuw8x@?=yqvQ^VsL`}_MZeq6IgC+FUto9p)d`Sa((?(%#U6_o?muU~&K$8E7=
zVxr=?IhM_D-sJ3V4m-oi!*k?7BQt2?U_->SWm6<3oqlRj@j=0Fo=s+mdrppyn*Y2v
z6K?5fYHJ_v64gF4@B8=f$0sN{Pna?#<?|DrR;R|p?fj2_e0&_RI+vflfYoev@6FBW
z$_54(Ud-7M(DvT?UDK_D-M@1U>#DVq<asvV@>_l7;pz$Y3q)>zFD)%;;AD8Qwdzfs
zp>TS5%;w*>9^PNF;P#t{<5w45e!RWVeZued#06g8Eej=fZIQlk=1k|O%cT+K1@<PN
zrU{?9oF1pdRy*g;o4Pro2}}$NZT}d4y}_IiaqK_CZ2s^En{|JleO3SR49geKFI(?j
zXxbE|$``ZZa9{A%9YIN!4_<vp-+RF9<4%iPGs=wua}S^2F<)FfSdQcHjeQ3{Jh*Mf
z8M5+P;^~K6HTzey7+E_7t&zNC${_D!D(kW3(I4p_rq7Gpdk&{rNXVJ;KEA!b%Oh~o
z+3T4lT5ohCy03~qzb%vU$?d$nflXFauy<?N`h%^jcx1G0cKvPL@33Z5?WKophDSLB
z+N5Rk1HzL3$R8}beyHK#gA?i>TpmT2wQhRx)k;S9x3GQs-tIkBuM^Y1eG+d;jQJC@
zxK*g#d)vd5pMLE<2OAupFL0E&QDzf#yQg`-!j%Vm!qy+Wy6dt<#1_f_BLBO*A`>Sc
ze<fogFn{S=_T)#?&#ekw{o(EQ`(``et6jgc(>SjFZ)u5vVdsy$q>U1wb$8d+M$3Nt
zcO$IE4s;ZS(eLf8+9y+tw&dOx+q!kD*zLU^k4gV{GTFbUum0!L>7WfKx^btUf1Wsh
ze*c9F0o`xkm7e7__$d7G!_n@z4D~EsM{k}>>yJJ9D}Q?7<%^5K(~uLUX{}qUZZ~^j
zyZrf2O=qV$t$zMs`Qf)8F2_GDi*;vITlV+c?fi;28;|R3dstv$QTa(_SJ~UFf|#{o
zi{1O>!ko=Or(mp!-@otXR;x*2tB*c8Il1ubtI+9vr_(kY*8VE-nQQemETdD^y-()g
z^7(aLi<GYam$gVeC9=8xeSJZW5}(-LR}%_ZWc+PJe%r|P&hJ)O_?Ej>^;K2QxyYXQ
z^)+l$!xH~8G1&K=a+F^GW7#yW&RufHPyai#@X=a}s9)?`s&3C)d-PY?(elGazVmKZ
z)|%Scn;w1_WwX;x;{LzTp5E${>jK0!u40Q`U)Oqnolc`qa_z$Hsu%4}N(dP8{k?6|
zl@X|J(DQI}(#)tH?b781t7^=@iTvq_YOP&=yF5ukjBSf#yJN1ryVr?;ibCG`lS58$
z6)Z`S{wBK4-S6#5wf^GoGvaydT9z<8_Emafl@O__Q2JKawf*L&OTjxfT>bO<)8%Ns
zMX~c6eP8|FzB9O>?sU}V=gaf&^{?2M$#(qI=5vpBKfF83WS(u)t?~oizc=S(MHjxb
z`4{<%QSa@Kw_ypLruzin8a#R1KhfqJ=jz=3Z^YYgF+Emb-nX42KYm-Ta?9n{VUNz6
zr_Zuc|M2Z#v9+I)!mgL=E7zGgv3xN+x1-%}rOU@tQ!hkuUf6a-*-WginY}qZY2A^#
zQ&d$~+}zB5s_63i@TL<UEw(?GT>SW{S6Xp@-QJU?Z2hv_=XX0<UMVfrh}(DPQEB61
zw}ZD`B;4ONGG|zntvUJCg#G$?{<_S}4?Z3nR_<N2L1634mudT-m4EK&c0TdrqucS*
z*VeTz+HvF6*F6Uuw#-cYQ@#Dg?)N-S88yMd52w${3ijPLDP~W{s<*d${SA0*goPi@
zoWapQL&6~DFt168m#WCoqZ4BGa76m?eJQg!&sFy&aQ1&)Q1=fsxOYe1;+<XtWDG3H
zLs#E1^jmcsyQEmtq<_p}w+o79ulZ&n<-Kj@+wQYpT@xPJEPi~|a{eJ@15r7~TG^n@
zYknC>o%XT$!E``$TVwqlZ@1%HS4D+9ugMDjZ*xB5$59D8p77IL0kgl){d?3(^18B6
zOut6~i{gb$l?x|MFAzz0&VRf_$(g4j&hP=pp@V`f&a2lndKHOgS(nZD)LkcLqkoun
zed+aZXH`Rc&vVu}CN@mG@_nzi6oth9TG2Vbz0_&{I{{Y-yB}9qy$-CcoOm_6*}9gY
zZRg$%5vph1@0uQNe?9f)`vdAlN)}9q8JdfqpWAxk!=!0lN0SmiJU9s2&u~*fkgvUY
z#texgM~*0%nu<nm&vSKc&F!9fws+>VX>I@h{=O{}Q#3h1<H(7L%Am_v|NQ&?UPD_u
zyGZujgh`W{CMvs2y-~{GZggl+bZ!GJ`Mj~W+FUPY$AcwYZ<k-q+L(P^&*tluV7KSr
z&R9O4_CaW0NB0UvMYrSHMy~}XC0SgYbT(bFtVCi{edaHw*SoLAPF=9@fm=cIfqwRd
z_WX-H_ziMSJM!|(KKLO&NMUu*qf=qG<G)w`TfNu!q3YL4p(%2!Temnd_BHU%m+*I4
z#@eWCz?XI6NBp$F3eW8~H%k0!eacxEHI=U`N|fcF&4$Wn^>xm>e=j_){n6sv$JEuO
zySdKqetO?b*FLnn_<p?m^_hlj$6u>t>D*7Oy);F;<>%**M-~M5NJ(_nKF|7aRlaq_
zit@jDi@#N^C>MBUC&QV)u=YNCjUKoEvev{3F9y52llq&*-`rn#eahbS><<O=6~1KU
zOSnwCKcRJP`2La;5}f~RKW6n$?fAH{zCDVsyM5xt^9c?|l7D=BRKHR8yLS7P6wcWX
z7i51(DB+dsc{%sq;kMJ=A8t=w>UZ<v<w*+t+h$yUtzN?EwfT2cTjIj_AIdL;&DdtI
z*Ez;7{-3#b-Oqz53+G*|P<hAN(>XJD1M@3i(MwG2EHjS$UYd}1%G~3Nx%`8pX%-$|
z-uJrvzgJ=QQ~A%t?L66=?lrsQ{(sl-eD%MBjfZ+AWGqiUsECY|tow2Br*+!Bw-epv
z4o2tiP5u1aVxmXO_WO0xnVFg3t#={2-c^UL3`zR<=;)6>#m8G@O^>(nO0Q{~{^QrL
zNB95#+kUcGf8P(KX}ZyE+TrVF?2TI)l5}-d=nVV%y3JX8=l}fuVZ)<Ty{4A6s(V-%
zzEmjKi8B^2`nZ1m>IGMWI=}-n9^S&&uL;MW3pq47`L@%|X$@yHKKQ&c?XXGuaCN<J
zJdc0g2GyF9TU#>S9;z}Ncv`eE<DycJl<BEQU!%9>IJ&yBIyv>s=iG66SLy2*xi}@E
z&J6_*oxZ$Et^QE8zwYmb!pCl)v9KS{=hx4Pn7c8)?k8*Vu^z{qH4iuU20z^`D;9Uj
zI>+SMG9Bj)?n~}ouPUrH+<Uni)GCNi+t+Yev|1);@>auk7rR!)iT(=%YB;s^_p~N2
zt+%SZv->NTY-@P+8WTy5+};lHhD_P}2b(XRf3!LHywc{R^>=HJ{3torbB_C>amkXS
zWpXisyV&d-)*a-3@bU@&hxB{fe>{A|bmB_V?qjbdF7WG@{};Px_l)_Sv(2rC7k^AQ
zG^^9&6UjSp>htFS)%<(Ll6&LY*Pq+dvc6r0z1y(HZ~DC(RfoNE3iD3SQe&O5;;B*0
zz0A6GA=wK8wKlweT>tpTEB#zPy`3xf?O=$Gs}Y*{I_%NI^Wg{ejc$2{-s7mfxiMkg
z%gH>=8@=muOdqN;6f6*Yp~AA~U6o2){fmIfhrJ_e?3(1NIOGbKnJXK#-e1OhXt}TR
z-;0Y^6n}glTV1KDKAT5>V(iXG+dc>dZqNH5Z^qLjTin4iaU#cjGhW`~{foaHV0<om
z-H9_f>B0X4%wo)C5jA!;Ny!fdrMW{>RagD{BfLuM_96A`?{Aykb95y9PR~zwgcjLH
zOke1`fQoJbr>GgT=J+qzUCl1Fmyf4AUBqosVA#W~qjE1ymX&Y$-aR+Bq<2Y;_?A^s
z6>Rnm4Hd@xGvBWLc}i$AquQcv{j+%j8NXy`++x^z=2w$MpL_ITyOgVvx@renj*2QO
z{7e0@WiH3Q6BXZc=el(ryOg`)TqKX{U&+;fH~wto=%|<6_g1a>^~G~9_5{u8owYiC
z(Z63=s~eRTZ4-VVYINtpj4eg`Z!!os`Wq?z%46w%n^>^t$&rxdt<xD8?yKK?^1XA@
zLnW!x|29?RCLDU55V0p(-g`Bl6zhx^SCT^F|FJBLoqoq^+10GV4-XEeh1LB}*cbuY
zGjeNte*R}uMMcGmZ#UC7mc5M<5xXVNp(w&-n0ZOX#qE~;%n$FZ=GFbm1a%J{CAo*c
zy1iW=bdJ>Cg{*OLaiAjyl$4b}e!pMuygpyD`%6)AF=&9M>}}rux~X$lxW1deRBT<*
zyc-u26F&E<uY2?NdZbNhf<ZxepT}?a+ZHAVp4|C<z2MJfndW4he7-}!SrjU>M1<t~
z8M?Epl6Vg%eR!~Ho`!uad*Q+}uOb}h)*8G>{ybTWalwxO({KAL<(3}L>N)qZcE<}N
zWvRdaZ+{GHIKH&k)#BGh)y3O()=yjXeD&Lh;^{kFr-m(czBY?#&aYQmS(}bt$o%qv
z<7S7PTvMaGn(~I`6DhHK<NY0;h3^dTjFB%&=88|La@@7ak+-t<Eu)N7YppQf+tMF*
zbxLO4I;T*P_P4Rf<W$tL>mSwH7~9Ht9j;3V{@eP<Xx+4^|8-^Te6tVU?srcvIlmz7
ztFXqS#D`zL{iv!|y!N)-r{dbD{oTDxKG#zAzn*ZQyFF?CaqigZ4aLWQuUz)w$*%`T
z^Wqh*ZRg&1qUN6B)|-dAUw2EMlwa(AqF_&Pip-L%>pCr7AKrKJ2mNo+x8D)@cY}nP
zoPPzg=fAxhAAC?QyMDgGaft?}t&{tL{2$IQWGpUZum`zI3mbFmm;Dx!nf6vOM@CHi
z@uPUhsN0<p1uq0+R$8Zi-(jDod*Hyf#|P8$>~BTwtuhtix?Q%fbV}f2x5R@@tiHRp
z<=@{2n)r^Z{Th1WX%TyP+P#C#?1k^{Se6(XHugRVhph!Td1LCd=$l6c89+xs{P^{2
zmd)|B%^$zr&VT%J`TT7+j(3S_f4CN%-+0!HFHL#c$4Z?V>+lAJ#M4~$TSBK_cwO=S
zX2h9z$8K+MDIGOwgM;I0ZvCCU{U0^2Ur^{hc)tGf?=#Czoj&bcRkiD=S&ZKGoCT^3
zJu;R;D_5=r%@E%-)0)a<|K|hqy{gx1)vmwtDB3Aw|NqZs@8eI3Ku1Y>PJYMup~6Nd
zY758b=jXTodjHfzs+UbWeBF^lt=znQ>rd8gzgcUXV6gbJlaEJ*?3ug#EpJ5LiFWt1
z{pn3jk3T5C^YpCP*=v<tJuCMAe;-l*()mxt$Nd)$o1SMrzP+B;*jhj9+umae{o8(2
z9N?>|{uVm>@On!fxwNu>EXj}KHdWV{9X@zthvf@dGpT$Ti6*YdM&IkU5}#$BmHa;S
z?DrEM37)<hCQU`>k7dU+V%DDCvijWa*tMr!+&+r&Wc~iJHn}uP;qsS|1=VifzMZZ3
z(7gV@L+&@b-hEnkf8iuE-JC_L8EbS7>tB|0dinG6*;mhhP5c}2wIJT+<Ky`mm$xo&
zUbWlz;*ADhV|9ncCbj(g{(sI_D0~vp-v8Ri%eEkbt7pgKiCe?8T7UF>-5Im2V9#Db
zqeP~PgT57EM+`o^z0QB(b>Q@g7ngjT+bb^8;voDv>Pl(pieINc#ptDflr~`4_xHE?
z+oZNe|M_+a)s=Tw>~B4@u~4n;Xw&}(2L--vd2iYzF4MDN`8=nazrF^9hDGJB7wo=R
z@lM9&?r!s~A&{b%L-D)B^K(h6kl~FRu8Y?=-Q60hcK+&<8m_gQZat7_muJ~OW2V||
zV;wuDN6+t+hV*xJue;kCapl;Z!&z*L%=&k25ljEjJFD;8;v&I2A7dwjD)2`Yhtxl5
z9^tWVT);O?d{?KEnnIq7Skt6uvw8Fx8TPGUKD4{OeT8H7!H4GgjcXI<-s^a=`=rL6
zC1&rXuZXWHy<zc<!}Fg6&*K@c>801hoEGodYYbkPAD{pK-TUvWFD`b!EgDxOJpJ_1
zC7zQ7G7`o4gIk;wm-)`V_U6MR>(>&NMJe48M`lcz(2#hz&2r8DcXxL$_ML6U_xilx
zyLk>ZIS*6KLyMFrJjv@-EfPr&S^R3z$CjTn0vA5unEShSQPvfOdVkh`bBbi{m)~hU
zwfR|m_m6!sJpYz#_WjHEUyC(o-p|{$?e|U|`n82w?XY))^g|hSyZue?t>3xaJQ)>|
zaxL-rX7$7@y`1Dunf*L=4ZH5#p3E%0&U>SosjT%p>(*7Dc`sz<#jKc^UHJ8T(3-c?
z`&NBkCa%fxry|3ANu?q~-w|WsgrZ-oV|4m|-+uN#tn}8?D^{whTrn}l)t_<~$29A<
zYtOMtD`x515%JAQh{^RV_o)Ilv+jfJ!H;Ll#uW)4W;oy5;jlvfzT)3hQLlner{2z=
z|LB<Z35}m?Z~nEL_`~ekGM((Qij#BQT<m-E4m!(Ro4<A!8~?FGjn=$}bmyoZTW&1I
zcjqc7ELGWgkGM1cW1FwL<>#!#x62-FcVG4KZ%6lxyHATtIK7IiDo*bB5&og*d;VK4
z{hgEdEAY%;{&xG0?v<8HC)uQk<nR1iSXyfOujnJo%^No&{yew;pBW|(TBUY7fB)MB
zT{+KRu?Cl)K6B<sr?9%tHqbcN9Lw_i#|=y>KcyUrym@ldh7AJNWp6g@c4N|+Bia(s
ze@!y3C^+kjsgK;vqOxdpP`cfDe`6%iv@_4PUivU;_Lmv+qB`cu`nKx|y#{R)d{JW6
zox99;cH4{@65Y8uKWEn*?Gg<;UNluVdfSdakx#VO@42*wAy{vEH)zMc=XsXdpkqE*
zS+~D0oxk!%`<q#d&%T<R7*VnJxt7hm4{n<ed*>w?=A3!6hr>}WSN76;+j%~-`j=bp
zeLrdAv7`H&B4h1JZ|rpwJAADB?!E)ch5C`X(oZgmd9%qMS^TkhwrSmrbRIkZ+x+_L
zzFvRVDERoJ*Z23cO6K2bmv8ZBf9t%ce*Lm3nGdF)Zd0^#S9LgDVOlKLx<k&g`rnq{
zySSsTTQ8Klp0P&bX#Zn2Q|moX)I393%l^F=ZU0iLzBjJlKCW79>(8BP=iR^h9-dGs
zZ&ec$ZlTMXQvRo)(|>MLT=M^C0zB=_6FxrHZJYjLir0$Os}~A(FEs!7&qaOu;*W<|
zcONff73*(*urc{y0q=bFmshhw^6qlY4SM-$)*h>p4H9vSu4gS=xxRhZwrh{}uMA)A
zXMQO89rK<G0Tt$kAuXx`3K?f440LYS$(zryD2#78BmgaBHuA!kf;5?ktZDYku5zzh
zyNfY&dXM}+wr%yiJhv;%h3=R6H!5=&zuBLmEOPeF&!ciOjvO{jXY4J$<UM6nOVqr-
z!1w&sgwMI$X$cZ$P1gIm8!9eOW@i$9zA*QGuUY$~3Km|M+jaXJ3okTX2Cbj^?q^`3
zw%)ey)8_S-Oa3o=@VlhRfA>nhm)^^#E?oFwdbIrf%tw4$-xr^oYptxRy7c6A?p7z8
ze?J~4-24$R`)nHMSOpHwjr(5stPNYdYnRm0rAsq%a$4@4Ib5(cs@He6nd9oKw?cO>
zF5DRd+PTD&T)Ak8i;`nxq@<R%w&LWO|MnJKZe(T;h>3Y~!f3XxzW)1bOJXuxnRedx
zz8l2ue!}g`iGanATVI-&b!gtn-xJJpeRA^)!DH7gykpm~WCvdkEZJ}>XZ8`!T)`_h
zk0;q1Dmx1r9{BTq@nZSdLl3`iT6jHjzQLsko#Vf@F#jk$qqrjVS$*0&9>bM3;r;Wg
z-aG$XX|?(7)Fjig{TcsiJ-!%Ruf4nWVYd&vf`_*6dxK|w&%<N)fBj#5{))r0l7Fw~
zxGZ#C9FzQE{<XIEx(ou91s{$j2cFa2z!_J&MfTF9ziYMyXP0QK3scw~(Dcbl)g<cj
z{Oxi4H9I~^oq8=}UirTN@%DK2vZwzU_U@|;p6>2u-<&=vcXo_c*j0u2IjwVUO<pl=
zy2Ik&*}1zveo~sFbN}X(T`5_HDyw!y|37KE?fs$|FYZhCtM9q^WMl5bv!9Pw|J{Dm
z<m2A3z`oU`%O~oeYx2?Ec59!rL;RjQf1_t-bAIV)5I_Ix``X1{_@sMp#@gqX*{h!_
zSBRf;bxC%4%zoJ)J8OTJtq56_c0IX&dR!G}&Ayiji@tm*@tJAF`uEq@!y6J0gU+^|
zGG)q)oZk<c`I8PbFrL%7>fz?bmX+nxK4a&hPft&;-B$VSX8OaoZ*w>DwjVy|tsfcx
zCh2s=kqga#n<og>-K{z-=HLI4+54j2nZs4V;H3VjWWAkWm%;gKvXj^ua@=}<_OCwh
ze5bw2-mQUJQ-8c%K7Y-&>ZhWwyVtw-NHp@v`s8aAUjF*}`o`+-d9z;^FU!5XZD+}z
z6DK@C)7(!iH%9cFxBJb*Z}&qXC^-1zm0<tG)6;a-4#!p4$o>0$|NpH&G3NzKtYrWF
z`CQg<@c#Av`DOEsC)pqSu;QiJ*0tebkE#x{#^mp4s9O4Q^WxcGE<Bzr?7!G6?8=f^
zUoJ@B`8{RDs|A;D*ZKedc*OkTz4h*sk8KP6KH=evt51VhzcsNk)k<yM5mhcVb(2%~
z_n!Q!eXo;Bc;#|7`c5!l+PE(^cir_#0_QbWe?M^8Ciz3!dU@TpJ10zqG|rxR%*f!s
zj{n*BpR7)O;ghpj8}|I#yd$WZi($bvX7MLyU#+`pvA?o6_HAmZ=?UuxcX(OmxT;Q0
z`g_H2#m>5`S<&;Bi#I)*EHLScq};z}^BJqzSRQUn?c*=8-1o{m<^R^BPb}Y0DCqhB
zOnigIIsPf-Y+L1a6nu7%THmg+I`h0XQyV|~`7?9GBJ=c4U0dgRaFVLVzkk&twV!#p
z_W$BC{r$~RegDV9Yp=fy*qAGAqFeHKX~RV2gS;FDR&jf?#Y3h(s}Hy0K7O2?QQ2*V
z&GM;UfqRqLx%U5Ha=l;M{zz0iU_%P0R^4yjSGS@jU;pv#J%3%r4rA|ao{w*C*7*C;
zee-`!@80LPR;*sF8y7r%V&Uqwo3@B-t^O_*vpzS+CDx4%<ff11_ZQ~ewKADw!ML~c
zXULuh2^@<T=l+T@;pLqmE_UmuD17PS`mDL-eUSe0PIpt0$hs9Vv%l;9dHlTLd1du?
z%{~K}x<LQMX7A6n=J7Dy+MiXhHg37w)1&|I{fY>z=X>-h-nZ}Y_m?>$DGM_!_(PNX
zPJZiZ`>fVq-QLgo?uMv))J(qf57_f+-w4j&;<M+FTKd!Vw(iVD=PKMqdiRKInx%Xp
zQ{_SB(Zk9YEDosdxcqyCegyN{SKl5P_8$moQK`?l5_Ypd@Y65jgko2LU*C<mmVV@T
z!@qyV%oS(<?uwk>U4O^>L#Fk`2Q$JVdlxMhUU+?H-Sr-8*77RxM~iqbWX`sCUcRtE
zmg&*+Mf>*2wSKv9MNNi}-MNj&u+ne!)khZ=I-fXquFYwoLq>)M8=p*vS?(=~t-M@Z
zPTTYD7W~@sb#4nAuT)Ff+gp)2lP6DZo~-Ww=+@S3wuP!n6FFjcl{oIN`>P;uhok(`
z>#v|wrB0nboxfFEPw!ZlsP>v`MoC9FHgEm&>9l@EPR^E!y-~Rqk?Wn?`96F!lyzBn
z{dM7&7lAUiRU$&250l<DG%%>Bs4VcGZ^zbcr60SirT*W~<FB4S%&OWeC$1mol9i>k
zsa~_i@A16Yutn|d4bM|+ey@J;zuBAXTlk{icPbWt=Iq~g@M`WdaT)98sAWgx{pAjS
zIg|K-$B<8znYm=PZ1-LL8T|iW*d71zdB@5(DY{1g((fP9?v3H@z4L3y&Dn}-Qmta2
zq+WNQ=;jZ1j!|h|vG!wA(EJSl-B~4S`}nUvDU5VI&26A*9oT(KyZ1x>``*}@>mp~^
zWj?eF>F!lmuI9Ya!6mpTev-c2Yk4Ml|I6Fwv#b7A)N<+g({+3Q?fH?jQcL;IY&lmq
z!|uwDavp{?p8ALPZN6szziQ>jyy#}@-;X!`o94V(Pt<ecKL<&pO|KRN+?{vjz3!6)
zkMMe*N(G)=ro8`u{%u(=Qhm<i+x^G$yGti%ZWZ_xc_Vzoy2x7BpCyOp<W0M8f9gt7
z&e^|0?A>)ozp@>^d*5cK-HZEaI-n^Yi~D)o`{XtM%C6Rry3cui(se!_x4gZH7i5^(
z8s!8#KEG{q6nt!G@riST#AWWbd9Oam=j`7m)2nq^SZH>3+4S=Qk0evS?QvUvY}+0E
zkKeb3YGm!Hd2Mlc!v)<Rj5gQ)#lH}>I`!u3;ak2(L9;|bzjiC1&NCC#XUPBZ=inQc
zx|vZu^<CzVYp&X71cV**7wGb9{A*~CWMi{qQS@8Ako1I$ohyC$9#{s??31e0WNLYM
zW9R0Vj+VX?Crn5%D@nP$%ojB0mRGwbXyu0F<9sP8DG5J6J@xSLFxd5M>GU|KW3rPy
z=K3zboOpd*Y{jRO>ak|ee6zMn%{I^9cB3s(;>--g!^{4GTB$!jKX=xeIxBZ`@pC`W
zR=697-c5gEX4l^<?rz4g!@SJ>i4oTxOHC1dy^S(#p5UTkj<(Si=EYX`tj{O?sR*t3
zchN%U?u}o}kujOi&&^%2Zr!#UX%7xGzPPb*vG3orvrM`5_y5^+)a>=OwTDkkRL)&@
zQBp5<SIeJ2HPicke!1*Fn@4uy$&?wU*<$PB_U=uvQ&(q~um59cWNiHL-|zR*vD0VF
z=ve67zRQFs?RcLo=vo@Z>n4vfUdo?+wc7uOb69g<_LHSIib^$&y0$Nf$&z>>`Q)Nl
zX0H09jX%N#6!z@hQJMR#`p5AzGThN8OoeQI?f#flpx51Bus))M<3+n*;N=S!kH|1H
zBpAz_dG$#%&N{)8WywmL9ZGwyeXid8J&tjKS6t86oAQqwKB{?yY<GUUx1!D?+gi|H
z?XR@sA&$w{H%aovz27Ny{;ijpbj;k?Vv%nDvq$#CwH<V?+RK-&b-8dshBBA5zVn(j
zZVd)9woYx2AMOx8+t%LGRVTJu|KITi*Q|YC|KR(Pb6If(d$-xc<!j3G?mqAR__j$?
zR!m{*S&PNn7S6jk<K|D{nu$M~PVURuy1qd6*6;5QeM|u+`iJ*iJ#lxx@TOZ?-HNj1
zr+yU+Z;^W4Xt|8#$d==0WS6hmX8qx(^^Q&DyH6HB-v5*J-^FM1Pct#J=Rc~{Z@Bw@
zZ{McwY38?He)-^1GT(?hu$HZH=i{wAU%gVDbN7p~-<p41Sx0-HXXo&V_piUhbf4pN
zvG$wLIh8!sb`_VOSemtWbKcKw2`@N(bH*Y~J&lHYaSe-Ba7b<Z%J6IV$HRvo-rc$R
zWbxJAWeYDJY4ft$Df4Kuy5iYWP9JV;oDjE<$JMd%Zu0IX4OP}SHK)f?=jSv&dE{yy
z!t&$WTkdI{4V9(7yr-_MZT_~dxA9AqZc6w%hq}L3PIA>ehgN7bf9C0C{qNWu@a?pI
zf%;k(rnN`@r14n^JN~oUDs{^GnSG@4xic*01_Fzwh;$em2bMo*aNPguSCvLr*8&|~
z*AF)~x?Sf^PF6g9dUK}E%cb4|Q8VAWf)h7~;*)>yy&PKvq*6tnY@H_l?RBYENL)-q
z$GtXgF=pX=4tKx4U-<ujZ0?@JZq52eH4`GrYehpQ-HDdJ{``N#uRroWeZrS21%H(L
zzR1*w=zlfG-)Eb-`;}uK7KYv3`u?C`Tl4$591IB(W_u3HJI-Y;3n*&e^?LOIaaF|y
ze^+17I2Bm;j<=)R%%T3cp65J8=Zku!))HdxuNjIR7ryt9U%KXR>ecpu!iV=cJpXYp
zESM&~_{){z2~+OhvusQJC~&Kk^H1`8^A*Ypb$*+fd|Lk53RZpB^Qw~V>i2JpdiJk#
zX-p!^pU3fTU!S&~edirl%_Ws8`souFuaka9<=(2VO&%&nR_m_62CZ&<^6Xw+tYG(1
z&^B8&|9Lq^UzBxqdDG9&YrS@4ovb-4JG-)}>D4!tQ@vVqZ*O~eX{oo``R=1hDJdxm
z#>T?Q$9f!-l9Y^$j3&&Tn|r};Wyqp6XMU+9w;rmAa7;~Aef9PZ@9|44cfNcnk+CW{
z@nq+$SyD2VMJ(!ma~$sPtDQJ)THC8vS<~O&OYh&a$7ad0WsiQH<Jx}pLfx8|3!0m1
z&6#|<{;h0_Tg`shET%`+T8&3XkK1bN>ohj6Qz91IJ{Yy>817vib7%+0o646wU#uQq
z*E=u3xTt+LfBX&W?>t|kp6`8TI_-wILFimnGs%QUl1VlXPsCOzU1n6f#Pz+cYG!e6
zx@E;gIg9!Ebw!i4Jw&2nbS6AVYGeT|B<YUq?BF-I{aEfHUccs6t+j^6@*97YzRVW7
zJ&S+m$~EDSHu2WpIoo{xm~_AEOxyL>neYDzZ7F3xwZQn}=j$5R6K-Gh`cu0}%GljC
z;nM?yl$5K9NBfq&J&@TMwAMLookXruSD>nXUXeYI#GY%(suekxg)<l*RNRb@sL4{x
z5?xjw?sb*-#@zqH-^A7&y|KfxV%=vY5wo~MhaLydlJQCGl&cCk*%hFwedyvP`w#B-
zw*N3Fwcb-v=a&03N0H5~=Xm_}HSAMwYTsLL-RA0RT)odNu8Xx@{$QxEV|&$JzL}!c
z6C*c@Cnu#R=WSnq&|q2l#<_RD7SGZ6e|uT1cWi3b@&5<g^Q)MCzU;dD<I5A{6%(c3
zF>TlW&#q(tpKYG+KaS+2w1p0HdjHGTiD>0sKD^*dm8@Ur8@I0K8O`4puA4AzTH2=y
zS69|)da+rb=0LA~<drsSIR032PIqsw>-BZ9h2P#px=+u#wlVqm9ifCx+1K^1%)0sX
z!?KCW?n-)k=a&7esjW3EeB`nwZttxe>0Y<y+}qm{pPiXmcC~8%td9i-do0%domsT4
z?;z`oSpsdFEqS4vp`Psf`l%v+!^~?tI~y$*PdfeK?|d1Llw*oJk8J6cHjm0R&c3EI
z`}b_KT&aJ5-`7X;Z2j~1`+ddfrxiuGa^GFQ*e7H8=+egs9WgdusgzH5UR_<yd&v9U
zmh9_#C2wzu3aj}TSbe{d+`rT0z>-Cam?|qPSA5#Rl4@+WO`vGchxPC7N9Js{eQ&+S
z#-87(_hm2Fsub5Brq7N4Ox-SXzVs(ca#GsE`H$i^s=eN;c0IK-YPn0Jg*5A<oHslE
z*&aJ~_8|A&X|s5Q{rIFh1p3QXOt7rG_<Ko<`PsI9h65Wny^ScT(Nf8J{Cu%csO+}q
zwe8HU(gy3lpMN22b}U6+QSPmQ;zQFvbH1*-S@=zCjiYs-kecc~R)!O+?YoyQpMU)6
zt;cL{yQGQ>wiVfb6I*w9(!u`+x?g8s5pO^0y#GV{M(h9Ti;Ei%nN=uU`m%SE?Dg=(
zlPhOlxG(svYVALnd$vY$=gVVz3O}xwh&8rKQ!{&3lO@uT+&}s0?hiH%d#3%gIHkEo
z%2e;)KE}QC>P{~ECcZ7|p2R7kbr+Z)&fOiIo381jx}ui7MP(-6x(!P{JV~4rwfoMW
z8Fh>mIXA10@JZ!W-T9%yGkZUW?Xok+uI&sCsQ6^yR{KHp)>kvxU3Wt^?UMRqRjsro
z>#}q>&)oe26Zf7u|2#w2E40CfeZ?#Zg-5s7&p-LNl%0PTkN(cdVQS7l+juX$j!N?q
zv^Np?r)FjuG;Qj_wD)o5AuJnOoGNC{$X*=2I`H4?^==PU%eSxm^VWRJOhe{5yPw%{
z-rCBnufnp5>-*Wv!l}3RRx9qWlQlAa&&lXe_0y<?i#3AjaQcbz`nx)TJ1h?L3xNCS
zP9CRItIBjB8wid(O$lXBJngrgw^dqUf3~B{bz?5O-1$4cZmi$)u(@__Slg;M-(`cA
zue}iyU%_^N=jVR8ORN4)2zz6kq25(-WofBp)X|@nE6)AosjRMEu&`jRV+ALJhxWHc
z_l~4U?9({;BI4`Q))hNG<ZDQsdwgr29NR<H1HBBhKN%M<oFrlA^Q7`<^K;3&OMcz7
zvETA`vmnpuf{PWY-*!(3*^%dT>uyQbVOc*W;pdHKjqmlIs;fG&if_?^)^|ylgi2pt
zI{M_}=JfNkVoX+D%=qy8{eI{4q)n~Ur;8^gC+qf^r<@Ql==qpp^WfOIx390SH<ykp
zQePR;<vZIf@%6Q}76lI)u6|pWl*eANHmv*c@&4I1<?6j|%{@IlYvT4wNt@*~oH~-H
zt?OD?XgI}4wTnOcUgX8dh#0X)a$M$Capj>*g%^7{b-JuXPZ{@?#|Z!Ucp<M~!sYBe
zw_D{uEfkp@x8|MT8F!Dak4L;2I;u6!XtX?C_UUq|hHYNu!40clnl8KlJ|pTvSW%5J
zquQoZ%k+1ZFI&VMYEi!SV#<NG-B-+3eXM^ox4dFX=(pqhFQ-q^Jh|ligcb(Qy{r>N
zmv~I?<Ndws+SS;*cjvF({c2V872Ro9x4wJTB|1?_OTlB}J<bU&LX#%ko9wA}`T5_!
z2ZPk!?|nbT$9u>8=MO7qRKMH%{^XSHcdE~QxA|?jSLpHyne)tZnNF^~uIjj6vHl*z
zhfk}FYQ8x4-u`|qtNhXY`1!|$<>wsSEI(Z-K>p~%OMEifH?A$VR9mWh*rAs3>b|X?
zjBR#T3x@7_;x%UubNt*&*8P7A)#lyX+7M-W`M!wh`-A)YY~8l<_wF`RIKH>^!sH`M
z7#Ut{lKk-GoTbahN$=L^*K+5}{Z+j>Ph_Sm@0|UUl6j*)-urm})4z#LAFG?<W_CpW
zt@HY}uuvLgrg~h_M89n9INL7_|EeCy*?fI0QxZ{K=WBIs2QNGSuJw~%<{#^q_s{wN
zY<51&`;+J9+xM5gJ`vh1uKOrFn^(oXPp0v%+#i+Q`ulzy%9YP=b$hq}f8F+48_!9}
zF$u>4ibNmX>*0`jH_K7{b&`Pu4_ouW1QxNqetm)`_i=A%)As5V+<unl->t&@qbWuY
zU$5UU_C{D*y8CFic(u)PzvYK}&F^X4SiX2Mv$R>xhl+C!pyRz3$m!eL&ySdJ;AIKu
zz?G)t`?cR=Z{+;h+X<>YjEyhH>s1{&*vuYyW5-_iVx5z<JXNVeSNAP?QMsq;hvTY>
zlT%A>T7P)8kp08*+U<{){w?3x5y>*iG(G+}|MQbdyh<GgCVe_#mxYy5t<JpvU%cwC
z%Vj^C{ppf{d!Be%<>pq@oi~!n|26Sedf@+f1*cVlbDrN<uWP?+n!Ryp5^LSQR2%<2
zPrOdu_D{I_vOeH#<}Ah|-!^(~?o_($7Hxgc>X*dV&vnml<QHt~)ele*>NGUJUF@hP
zG*wnL!|dvUKUzWtj17lEwQXKq4-0Ml%wEQNWA=d!Kl}feJDSdK2$F8SZFkp2RDb8B
z7hmdj{O#6__;Sl#qBi>czWlon=lHFuds4O~d@{G})3cFHh2JlIH>(nsX(-}OSoi5)
zUFfpw%1sK#a@VeR-_33)&u}PgkIR}6rMiPm9V$Z8%a)&PX*10}z$v25rSfWzO-IU~
zzjwa<{hj!I!HWr(vs_=7efrzlCM10I`hz)sjvps=Pq^nl@y6#V#?jHzZ)D%S-w26Z
za2#L!p2(yIj%x!69=90@dHP>AsJH(*q+YRhBXd2k1Itb|@mDP`^|nnjUVrGFBhw=L
ziz??^J!*Cy+OqR6%bRCaC1yLgX1E;lZ*^J5y(<4-%VU`p`hR%eOlh%YFxW2te5+^5
zlZH9VChdQ4XIkNgXsH#)jm>hNZauAJY+HPTRWRsS%>n7#fxmgBy8pj8T=Va6mX34!
z-|y4oyi=@>Jhgo~eW&i*<ALGf&!_MFWwmkR#*l-&iW_^cT?<>ZgOlOO)2D&Qj~+R)
zp#J~Akl)jEqxT5Se`vwi+S>X+qtRiZ!(zq%-`0j{8(K_pD=jsRiau<8@<QJB#eV`!
zbB<jIS>!WchJ9(=xorLWkD_ds*9h;N<@e61s&%JBqT!8#I_<qmnU^ALH`<me*(UsZ
za{QtC4Uws`o;mw9bcFd%Yz<1<z0uA_*-e`3cEPS$afK!!Q?8XQ+%hdj(|DSakg(5_
zAVV>Kh4|+T4`ws_{>U=_Ij`r~wnJhPXB)ZiSw~-PEta!4pAb38Tl}9!zJ25L@Ap}E
zU;dme#2}M<qpK>pvj5MgX=|U`FXmcy#C6HfzZF%fLdR6kFTQ1O@ssD=R@u)Lj;9~1
z!`1@q17(PZRaHxOSw_A)D$_OV`-9Ju#4G>Tt@(E<+1@5GZGW}G^bf8KI())$_v*#h
z@O^*eCw=<=<L#?9Jio=Y^82ht6<gc6H|pNZ_<ervG>wwGrPm!V=?Yj(nBk)q5+2U}
zwt^wSZ1zefJ@L-2u0v}gH}9EMerASY(|JAy(0RI7u3VUZRZ@J0nHif^Wbul-930KU
zs~2=C+`n!JO=wJ~*IqyFpu`o=_->v-ZpXn|b+!iXMf2y*J=C<_dzwz8(?Wqam*+<3
z73%+y$_hMvdAUFP*NV){Cto*wetv%UUH`1i%!7Th))jA+CUOKX_xsviKd<Q9o5(5K
zs`nkcCcD$6^QR?$;M?8V*B%|7e7?f={k6~Y4?W^|CwHv;`Mu@0m^S{ajJ@R>5-7O(
zaL@E__g`MLTA=<{In~O?OIS?lk%fBPjbh=rJN4{2e&4H&owC=OIL=NKQJittG@F$*
zPiBs+y!gb&nrUhGcxT?&T^v>Jw^ekZu89<*qhje3iv`h+lUFJKzEE@SZ{_D7uly^N
z6#lN8`6&E9ljGHiwM~b#i~oILo7C3xrNVAyOyk1t>Aw$~ikJQStZ(u8@OGEzoNo+g
z{{P;;@@PhtGH=;|TTf~Y#X`fxHtwzc|8Ik++Q%t7EQ=L-UxkIVKEALaPxj5*w+joo
z8YUIZzx?pvzca2qs;ULEeqL9-btha|Y2%FlKbbddtq7lU;MyJY@6yn~2T>1YeGar7
zOaSNjgB-$ZWS85#%g(vcbk6Gfsz9z>JCl><4)bg63tU4B+PAX$s_Oqf?c0BGiB3sn
zZq5%zh6`6W@XC~1-f~iz<~-NLe8oOi>6u;f0?BW67JqwwhvnamT|ch+xd=_YUU!u5
z53kAHNd{|=8HK#x&-}n?_e#A`wFN7mxK1~#{l+}O{oCu0chZ~-Z*beUa5J;>schT6
zWy^wn^K^a{OnmexDG7A%-3mutWw)LMx3aRcH`f2JJDB{9O=e1$iPuu0D%;38i_C*d
zLw-~Xc@&8+5x9Lmzf@FN<F?PYjsKfcI*uIVKd|biJO8r|X&<paUNW-2vcY?;_cS>x
z2~X)b7bu+j)&0=(J8Kj=vMtv5X_OfC{NCRf@#87Woo(q_@2qTO&2#6qNapt*dT`rV
zK=AtJ1tIa7`tO}oT{Tp$T-h?=efAfreFp+I{5<&}!)4`3CoNeu>$q6yIwpswylNp;
zAMae4`)0*Mi3Re`TM8e1_|&-DmWz#_J;#qb%j%?(m?4vBSZ!+3D<uz?Cn`Up9$VJL
z{#tgucwg`j=~cS=X*Q3PPc%s$d}ifkbnyDp{9nFPj!3Vv@>{%Uk<E(ZQ@oajDDG-w
z`|jkfs;Ziy9I`feWypzh=iY6szZVeZRxifOB5j`MvU~P{XRO>}6?50HF`S;JE4;;e
zt{<pZ_PTPtSy~U@-W3rGCUmWtQS0lo;x05T?9h^&FKw4}^q*ST&4xK9n>>sUPldD(
z%FmansQJ(9X=!0OXa~B|Fg!eCUprf~;*08uhK5hl<;#CpiZ2w^ld!4SaNh2xQ)Q*)
zDytgt`kiW(j3r!~UQ|y%+Yruo_x<NP2bbL`Xv*piRQvU}V)CVFLAkHJ?z^o0I4At`
zRmsyE{1VQV6wUg5f8W_mM)vbup)=l=Oe|kLd5^!~YNhw8^D=GUe5<I=y0-A}DgPJO
zG?Omc-zrw*5_;Zqk6Y`D+LT=yOL(NuX6wgnJ@od*<7~T!Tc7&Odnmr2>EuNJmrX7=
zulpUJ(E6@*CzJ2bd2et0y1u;AtkOkg+TPt<T&9)1d$wQ7+IBGU%RYw|E#>Cx$8Nqg
znD?pnzn;v6Ug>s@ri_Z$>tYR9E8`bht4tL1j+K4GcD|L>vYk10>C!!Al{q>`y!Lhc
zzuHmuCF4<bqK@XrEIH}!lgW@=1`gmE4V=x;Y$s@T<7{c%*Y)=QqUW7(srhHzaca-y
zrE6C{aka?#<Fe90X_||}+!s<R2{|{o7z%FOO31T)k#u?4uCBRXR8s^qJ6?Sco^Ez7
z(XIMvy4`urP}R@3-l)A_mEnFQw)@Ay^Pm5$y0ck?&uM}0hKU-FE?nIqyKLI&gGEXk
zo1Smhzu~iW!|k`W^PXoZXm-x|6CD}(vMeVwRCHtP$`B>1SvuPcGA<~*s`>rxE%Wh8
zu?1r1Bs3UBlqQ~de&lSyv4FR=2m0*=I$dA*3m80{Bcrv=Y}b~nZ!+7qHrM-g_yj1a
zvYhPWJ^tc)PHq&-{y-L&)QQbc=bEWY^|5`IJ0RQq{zOBBTihg@&D+#Y+?z1*#L)?>
zRQ{CBl=wdV+_5G0{EqJyiKvLb5VW`9k_>)i_$NJb#^-|(HUWn0#`h(AJAOR)H_cML
z{o1S#A_fyZGn^b2+AohcpQ88g^Vvo<iCu@@*Dbu6;JkYJdEW3(ldrgj+}_x>*5dA4
zJKH-OEl%98Zfz;p_eL>UI6WwLwzgf<-OSHb=Pqqq+;s3mGE1MN&LgEu6ILp#ud0dv
z7dT<>&W58GTaT69uV>%4AVh1WQ?=Rb-{<E&wh$2$6UzPh^QY~nv(Zs|)=aq`d~I#?
z^KIvS&F?<Be8>ErM$Ag_9TPSj6G%%)y3eOJ&!PTI3N#I{aFn))oP2emGn&0QbMe-N
zWr}Y$-pskNC3AAZ{3AzPVyfS6jXSS9(PKl!$E1UHZi@x&|9oh^Ui`cHnLx<g@RcWy
z>e)nYXJ}aL-Y;~!d2imuJ9q9Z{(8QX>Gk~k;eW)}KD$?(w`grGQ-jm1`(OR1hV&lX
zD7^Ap?^F37ChITkP%O0n_}VIO*R*{M1@|2M_VfiE5x&hU_I-aMd;0N*zs|bcUNECD
z?>P6xXCLa;?liv`8Q=X!`p4_4*46f6J?ty=^<11gS8wPy(-gfZc~G?Do7nQhjgxw_
zSAHw}{?Dl6-h`JqD-N$>&u^O?)RTJ8`@KS)L&19Xg9mbi^z>YvC!XoQx#`OF=GR9H
zJx*N-aS?uZQYJPw<NjW27P(lrH9?L-C;QtsRB2p#R@UReQkk<xf8AHfC4qq*JO5R^
zSnl)iW{;|>LGYvf85X*G7e|2lBG4c;VB!`wNQ7|?v9#~Ky!zj>ZOIwd@1q)BBu!<6
zBCjmHZWe4Bb?)C~{eP9sR)uOu!dYe)%#n@ly{*6Z-J1JKH}>l*1TR%s_FwtLtX=$<
z@<QiHdH-XIzFsMxF6MYwcjCpw+{UGUmmD|tnEKH}`v=RSJkclC(q@O>IGQd@P!RG|
zn0S1_#wV`R%VKZ&29&LjxZ-=_xNO<#=b{$t$}+CLwpn@Y+LbFVqFtT+&)J(Zw?@7A
zT9s7aeY9z^y6ykIcH^f{pN2$7MM=q3JYeLJHtU(CaQn7_w3BecbQ?eZQlb4uKFNvJ
zKECS?3h}KLe!ksQ;JM@m15<^6oQYZ6f^t;?dpaywmw4^FaqQ?$nXvcgCN{c=X&yb%
zUevK|SM%Bo%d3JZ{U=UrHQMC(Wq&=B$5bJn-<kGzYTs0)_^7h)W8<16;BPTuro+DD
z-0X!D0xiF|OkV%pG$?oBk%vz%JbhYxcq&i-bM|?$DSvmC*UU2yanU~cT}#*2qiBI)
zK)l1&w=1Hae%@ofYM+S3vxxc6zltAzq$Yej+v@zI80*Lh$`U0vo2$>hc=f93vgf{K
zStj#B=dM|?LSY+s=MUDVgs}O~Ecm3&as<F#N6nT65&jZJDIA|ZePa2Yb9a~M+`0Sa
zoBy_|nkyrfd0))H^ZI5}21wlZBm_@b-^}rZ<;FgzxT+s(cDHF;m%nqVuHKz6f2sF$
zCnd%8`MVDb2cCYv@AtXoJFC46=I_;a629=g<nE$XtGaf4TX_BT#2GVgDBs_+@bZn9
zlLHJGIus6d*lqbIxmIC)Ez^hH0^WXCI6RIPEn0ghpyksyVVBv~r*8W%I27Qr<>V2r
zCocUTGVi_Xa7j9IzOp0Zv4#4#t98y>Zd!gS@BJ26(yr!b>ye;)Q}|5ZzS`cG87o}>
z-C63e{qKisUBxSGHgsFP1GNove-=+)w0YsR_jbP~w*{*w<S4y&&7K@I(YTWBqL|Jc
zKK3x%5^gJv_m6K_%O9H1x}D|b>IV-t{3_Th*s0L@;C<~asl&zb7ln^-u|9f!zTM-D
zzxE^-7YExJIz{q2DqeMW*com_?Tx>_Es*8jQ4z%*`@CGr%#za2yB(UO>aq8|-IBZY
z_FI(QKmD3{>ePiFyg#M1Skjjs-vi4_5<F~=Upc<o#|^8p4sx)~Ib8kqXPdCU^YmRj
zN}QFO*KK@ZX~C-XnT5;u6w~zU&#pNa+|XlRAt}90A@9QE>2ckvf&uF1S{D9Vz2K(=
z$0DQm4sQ;qD})|#R8r?KEbucC+uv|((eoO+HnmE<Cle#}a@$^AePD5Za)WUDUs)m6
z{Z%b$nS4q~Y716dZn<i#rxbW(!QwPooi-(nE&si}ggYl%d~uzUKfi9}{L6_gEuW+n
z4qDc%UR1PIajMtKCZ#P3C*GBmlqgtP&AKipFW)~&=(<<9rl#hV%2lgZuT0X|+nap6
zFY(HXz>wX3%MUlPavM~BN&%hy?%pTE>A7I_{(?3S8|CRrHbEbmEiKm66x$X(`>3t@
zRL|$&wB!9uUy|bMj$d-)pE7CHkH$NjJbrzex6^bFlk>6vWeQs|Qw+QB)@$)?GA|Li
zHBW!0o0`VPinlH`X1Uf`-`JMlT6S2b&Qme@SN22+U%oH4(ZYYKuV{N-(-v5()_rx0
z^jnK?@qN$ZX7iutWl#`3eZjs<zJ`rK#zH3d#x3FPO@3>%SUV^F?bs%^xt@92*HbDl
zIKH1}NZ3>!)cnDA;gVGQtJ7pn&pfaE%X+pwSeL!&O{cb5dcpgbbN$qB-M-!VecRvP
z-;aNMeEjY?$JG@w(haBToThr&|M}p&CVKn1_s3N(Uc1&dYnIeOyU)+gHv6~<@_%k{
z?G{_OqT`?RmI$32yGpg6ot^#sv!Tb0w`G6+ecyll*VosHMl%IuWqZGTDVZ<){!gdV
zLWk(t>DRjinYRdZ{@T{yIc1Ni&_*u4bb<U=l8_OGbwzBc71Ms)o$cB8spjpAW`4T^
z`)Yq5N?UtBY2$)Li<s0Vb6U;i`+l!l|J~m2ar@<u3xAy8+Aa3e=KqmS;fWI_C}`~Z
ze~?{%fgua$(X`Dof8@w{eEhX-n^{tISeV$6B*V}dUzLJZil|NIoH%i!O|*{>&#PB|
z^d)=_Wo<ol-PmK36}!|WIa@uBx*uAH1hv?X`z^UO%lBXG|2NB}owm*uirD|9C0O_O
z#D%Kd7t-8$kDpZAmC&lLp(0q3^2C1S`|I0Ioe#WRIW5CDVphl7&WSVSWM``_@%>$G
zd$ez#Zo;Ljmsm=jgf6-DIX_)!tG6wAwVl(ih=1uPE$3S7dlnq``vI%@!j!|a8h*aw
zU&a4^@hu~+Iwz4{4z=6=zUiDQoBX{!$i44yPx^nkl>Vmn-~`#ZZ7wUHbiQY3IDDu2
z@dS@1op2%BN~50T{)Z(O?VqTo_h?JS{&+8G<(;Qke4cc6Uf_}S+IpLpZOhv`oqdmw
zGs@Sg+x5aLN(mmf`OTa&;CX$oMD+E_E#YfjLXPFy%-*_LBscXx=PrMxjWV;I?9|Jh
z`!zZyuH5u(+vSU_8=rhqTVYn3xL({~qL%Q&3p@(9d~|;Y7JrDFar>_Nwu=IuQ#@q8
znNK(CD_-#PO8nkg?J9Af_A4u79?7=YzLY^m{Fh3`#*kXaFH2vrF6rAH<Ew5|r*);%
z_(J4%L52rgN*$E?Ij7F9726u+%e&-D$blmX1_G09wnpi$*Hvr#Cm9wRT3NE^o<nM?
zs^5IO-aB_<4%P(*27+#j0QFBMtNSPY|Mxd<vi;$S0Y_Dz=&5i&nv$=^ZZthtX?wP@
z(gX`FsZ#dl=~pthUpT)%Nz=Z;chv&+tvAm;6n-FKZ^M-=uO6@bnt%JFGq+wTRJ*wA
z2salO33Q%(?y&stA@OJ(Q9iTjt{xi_o>uI!eqeoLms5Q#uUVm$<-CY#u3P0bzrKkQ
z(zx{aWn+f=`SNckcdYu+!E-`$QT|og^b2_}W3N6Gd;U*IX+nLw>)GnRRcka-ZLXHB
z+bbaR{P)joTi$A1o%SGcL5;%6E6;>)pWh<8^Gp5IklvG-=8txLnLT0Q*=DzO?FTRQ
z>{?eOlYggCHZ(qH^~7&#esir_3m+f*cx$=u?6&p$gzBc9J$?G{r>Cbo&HS|$tD7bi
zoOJb@V<EU@iL(C;+v>9ZW9LE3KlXfRN|?WX->*~anbdM~b5EQ-`&9LytWCv*{Npb)
zo!hIzUYgtPd!H}b?aG&;;`$(FtKpS((DV{xs`B#pgF{~CCY$*Bf7|_fu{b2~bisoI
zjm#C#=av^dXsAExwg1m2Z^zwXtB;yqk9qw0PtryS<MeY!+U4s!-d?_XwRNg?_^%qC
z_`uaykJKvkJ!Vo%D*E*$GikTmVn;_u#&2(KI&X=8a#DT1O4oFTC$)PER6?EaS8Hd9
z{ri2GccVv>>(2h5xBvcCFPc&q5}g^H*#AsSYQDh4cbDf(G?F#i`cuPWR<GpWcWrSq
zJ>G<0j_fk;``2XUKX>Dt8*vj%*yZQdxLshMtHf8%tGM2C<<mcZ3*U3hxe;h_z;f=3
zoE6Uhc+Eet_;l@y>x?|VpKWE#!%KB_|NXXv&o9rsoSvdwc|$_x$AhyCzwZdoIzRFJ
z`2(zt69S5!wZH%H_;vlFTStR5j|AO6y8O3Nl4|ArUhc=$d*>;2b~t=F(wT8@kEP0S
zaZk<c8+`A--?#L7sPf8iUC^1(&<&>M#)?9a#tpc1{L*pZ)Hfs0Xbq^x*dwPn(baLX
zNqfd*En!7Lk1gCH6F**eRO&9uG`_YwFR93ndzVywNoKJ6*+!2$<=UGx7rQIz{f~6v
z2=OX%e{^BGLiqC?TeeQ!%kO=B<-A?xoT*<tT+)B;KQ&9gW2v~%&s*B|?JK`d=+;d<
z5zlb3)jg{H?q`L-w&xlmT&vDLN>mk&vcGgEFfg!Xp7?^$-q&kE^+d9u#LAGa#KUb5
z?^VA)YWw|8v!ZjGgUll>pND>bK4`e4er(Q>6;szLpD_7zv|s6gf_X82jmjA#c~k>5
z7QeXew7XNjC3*XW$<IV@ec;#<n2{Rs;b(;hN0RoO=EKL>`Ir+$eqSnD#Vr3nMSE74
z-haPr{w)t)-~RS+zGwX7)SuHUBLAuWoBEU2%(g_LjjQTuh;J8HvYfD(&Z}$}E!7AU
zMY;dAH3mURC$0<4Za#eM@L9)iXQnR6_?5qQ+0EZwv3na^I(SyCJr|*75vDY0QT-Q<
z_5V6u8h6LV&aYG#`@Wog-v5ZLr`8|89Hh0K$zk)#bf#q4Yhn>HYKwf8uRBXUN?#Ho
z`qS#hg;K?cKew(d{ZVjD(#GspY){90uDwQ_MjM$7SEW2T?sLGGdH#Xfm-!x@xBtoa
z(N0aJg}a@9vTMY#KG|-~;AH{FpFVy1Fu(q{^pm1b=`Yu-DEJ@oKE%5+q$~6CvacC^
zO-)RWhAs?0-fTW!Rnqg$XSSKHis&9@$1Th9)sMue_&wNl9z3$peDH(4ROk;5ZFa8K
zmOnc8qb(~wD9F`(aNK`3JSL`RlhMPk%U)hy?yUAYGU&^i$jwzIb|NgVe(qhfhDTRd
z*X8!&emkzIT{<sxCVG6hk=zfOu)nhNujW1}kCr11*}czMj=Oo7#;vVQ%lQ1~&EM1|
zNs@Jjui{U1N;z)1E`7Ri+3kCk{ujAKxHHYZ=ltD#(nWkjf1p~W&G|1qw>Ktzvs@E*
zp~;jx>f@;?b9Yo;m>lwP(xq*Se|-J6vgy!Wcj@hdw|~3$A1Qrl9(?@e)Xs{3v$l2w
zFBN(_OOAWSms+1(-4nBSvn<N{eQ(*fusQ$gY}fz)cy<1VTc4ia=a}fh5-k1mj<{Zl
zc-+oOE56h@emNq#`((@dx_vTpCfD6BtNZUK^Z(Ujg(}g17Mg|zNvD3*=eMYQS}18L
z^vPn^jZlS!d!H-G-zzp$<vW#W_F206;k@qs0neW*zT9?u!iE%16_G}3q+DrmM^G-3
z2b@7cW#M7<Bz9XyPSu%yI=wD6|B6>w{<ys0*Am~z7oTornlD;iX}&%_{qOex^>aJE
zL@9MUrTh^oxt7bZqrdS`-n!<UUky~cB0Q#g3UunT-|ch>$_N&7n!SmESN%VzS-fXf
z^z<_2FP8k})^WP8`u}fpx7$ALuk^*g@5(Z}<^R~+(hfhA$eWwAF=Exf`~NMjh}$)u
z@w^|uNpo?V<K!A<t5w$zoMiD~V$wY*#PDXyDwTQPlsRW`a4wtSd5~$Z#Nvw`{PuqY
zw%@O_F0q<>{4waJ##ytvRt7ImI^HL1QS`)Py-x_QiOIo<tLFM{D80D)!<72?{)OK^
zG#@DvUz&9Mz2A?s_T?IjUozgFR#x{^En5BW_Z0#H&YV(83D<rv7Q7qpYa;*adE^y2
zj{OG?y|O*~BjL$+jUW3PGxW_LJ?Y|_ccSZIjd<Um)grF*=N+F^Dm>B3aGJ&S3%h?O
ze&;^w_`#~eX5$ulowDoZE{ej+ie7znoLU~LhfZG5u3zJvot~jRab>8`s<nro+$>$U
zT~Kpze6dx|+PvfYEYI%N+VeRqJ7JsjUMb}kw{^!K+~}M!`>Sz}?=0W9;Wu{3PL)-y
zvwn9p`SOcRm1<sUEf=rxwYJQ6QEKAw%2cshdreOMaQGrkP6jq_V>!v6Y|m2dA6&Fq
zES&xz{xbi=@7DP*N=5VaHx)j1yHkF@c7n%`=l$Yw6^!|Nzlw#ekL&I0<36umSXc<!
zwmD5dUaunmZuF!Erh_X27qhhT*g7grO!)QXWs{O>+Gff7wcqE)3*EM|wqBWJwpVcJ
zpH~6~f$kU9|Ar;7|H{+9{VmNFoD*>Bs6q7azKGLZqS_yx&CdUox=uX4=3=gVz0Km-
z`oCWVx{nrcsl>M{%N%!9`Skv?#PPx#8xooGc0LuGr>m~cp1=RE*}sqd^$%`rOfImR
zE6{yZLqp?$fBmmu9%(b5g1oJ>_Ux0-<5*i?7S-CV%5$OrsCW1q*WHWn6bOCKlX+BF
z@9)uZ;=qa{uQwVze}3W$@3L>dpWWI0;LjQ^{Vo48w`~2Mk+<-p*UIPj*LuwK3s~|@
zY3??&H8x+(*VudwzcJ@f($n@=W(QvxIO_#|%GodZS^mhXpbw=l_v@`KK7EAC$8$ex
zIbU6$)*l`QE>D(}q}JPy<IhI$y!ALE-S)-s`hukS*&i1_UTyDoZ_d%_an^6l=EUru
zWPbd?PxIIrtBv<Oc0D7@w4X8e{57}gro(xkJ^noXEne5mX#C81;l8Tt8`mF6G>R42
z_M%L7x{FK83FZGu*}1NVZ*BG1_tvaq-3@NR&Z8YO?PRyk|8TU0srRyr7~hnDBR5+X
z)cWxqGMuwzhlc<AhZ?P&7SS2sPcSZ6y+wp?v0&0tp`c#2Pd6eof`Sw#?OHa?^~n>3
z%%4S9)<rP3U#zd*2a7_s=7T$|5|AcU^<Bj#w#}I19&^j0U2>6jlQyVZe0t{fggkwo
zE`OzoEVG{cyeoC|g?Xy@`t>aW4oiF^Z>(nZxpm6kCHiMOgWewTQ!4~7EWOWDd#+ia
zQ@_i&Lty@Yot)U`7sLKFx_@>%=I?ka;`+Whm)lP5H9wpv>Srdp=;<5j6}F#>PlRZ$
zOEUT-p~6$iXxeV$?ZzXL^zx||-?28`7i(_6c$EI8A%5}VDqfjs%K~;>e=aB_!r9W$
z88FqBd+8#t{AEj*vVzhP=xFRcdu-M-g_c^$g6>#&c)0!XY5n~z2QPd+@^YWcJEfun
z3)FmDf6nh;-gh~e#Vm;}OJMeL*Wkc{d+D+ERjjl7R_Vn>hfiiL+squKYOfi*bh@*s
za{EfllFs*&{~L)gi%r(PU@DV+_?vn^`%UHZg%NXa{H>XIyKb79^fjH^&GYBZW8FDx
z|D9E*dw5=zYe@K<`M$R*Av0I}-ffTdJ0x^OjEXKuFqA}Ag&%5OuCe6H1JC-7f*;+_
z)z=ksz7ca|*{Z{p#lI@-*4(f?Wj_@6|6Vfb5_7RG-@lzVqg$R$=zjS<<)DMBr_v77
z_nJK2v)^2eiK^t8H}`|6+$|%q-q@*iAM|#Fgoh_zUgmp*MSEvVpSxTo3%~6b0V!!|
z(B+!fFALkRdy*x#q<Ff*Q_bY#eWD@;j18fy!+xq-=H1;@TKmd)^UdGq?klw{<yV~w
zZQ^}llL<fib~=Zd`~6+>-@SO@;Oxx&=<(xfo9pvz-yQW%KR4&*<Hs)U?w|wsLPJAs
z=dITN@bS1j=%OhX#jAVv*zEcJZug5fZ(0r}IOOE4S@0k$-^Ed2;SP`R86rmlJe5A)
zznLC;Yl)KNl}{P3tnN&mV=j{X^yU7ach_?){OVtQ{+fO3HM>-y|Lbe(DjrGZtow07
z`QrpLZ{~g4)%>4#i%w!>SQ*hbpSPB?oWG87s_b$G2G5C+0bVbESA;7~HeeK1)R`;(
zO@&Q=$4vEvqO#j=H+*6ztkipx8S>`lIpJF!@)i=D%<VhQh_1VFHsvEL!(JzmC5sn|
z-TwbkX5Ih4rx%u~+B~qZIFmN7qU{d<cmIWLn{Qs&P-VJ?m)AhXg5mCtLcOxoDk~*+
z-lmNfJ6f$}Vq;w{N>s+oxn6uyBiZATjEt(Er;5Ps64j(rwbP7w9?f4<TDsxd)ty^9
zMY&!a>v6nddVR;9>ziI=962|y_t(@KMNQ;Ny=8%WrZK#!y+O_Hzoqy_q4uq!p}+G=
zUn&cEPB3`0bivOhT{9V08Xa8fs}txbYTNbQf8Du<z1NqVY4^BdzUooY9Oh-$npaqV
zv(T!W!(FiM;w(<*e=HMk)CSDZsxrB>KC-rz;S}quzQ0_tz1B6~&R^LhUV2>a|NWT$
z=Hgvp6`&a%jm7T2Z1&d|)TXSp{}(;|yP;B=jZ#uQ)9#(?emk_u3#<xzzVZg!TKUYp
zg^#~(WjNJ6!$%EtlV!#Gz25_(qF#Odv1N<Noq4)udl(oL7(87ZL#p5Jl~X?+$NQq#
zv_slw-G=4ouO>XW6!L2SkB48l!c79FI82BUaNfFg-rFbUMGn=HOK<gZcu2h5eZj?F
z@@D}bSDkG`#^$mc8^0afyJ5DB<2Nk>iPvW|em$|ds`usZu2~xE%^z+o_g{Eg=-2tX
zdJ_^BP5OQ|wYYt9+{M$E7ragoSncH)lyYrpedol#HbVLj4?OHu?q781L0rX&=oXf^
zKOgULs;WmgOFYqQ>X_wnA$HG^cUu;%dTeq|x+}5#QtReLQ#p5(ulTKX=HV&(e;@fx
zOiTja3U#t{c6J{5y?L^_ztHh7t{d(ABR3>8#y^YPk}>hN-SPh4?k2h4-`%a7sUGuU
zm)E{Jw#Dg6b6}<M|AcK{&u*Qny|LKH;@6A@PKKNt7d|@)i*>U;efqSiR!LcT;-p9O
zOTP;$yZuO=x6h%r);6y4spvtwtgTWfPoCVfcY9kKn~9m3(D5(RwsN;m{`W>)@AZ78
zi8oT;8fzMH7Yb&|bxtpdivIY#_B8ADdo@QhvX|eo`RL2B@S|D#PWR%;6&XiX|ES1g
zeJA&aNknMs?SJy3w(V8PmRI#ePha#mXZc&=TycN#<+bc9AFpBjar>9hw7&nGGwu{9
zFDbfinlXDNcl!3+JzsYHxV^sOal7u$x#r<Jl!PuPFIW>h#rB>-^8MfI7rxB#Tyd8}
zdd=3Yd(0wZWR7_4nh=)1AoH<X#Q*L8FK(+g54_@RpUM?FLph+J%zDk&uY1Z|i;VoQ
z9Fg@p^mqB?tk$)i@fO``CQ6+P#CvuK87`E6UeNG)Lqf=g!YG}LyE}z-qql#`5xjYG
zg1TDU0d1s=^d;@rzdS|Qc=1K{z*lWbT93`9Z@adsJaI)FZ}4^n&eB6)1JuuPbj9Dg
z(rPQEA9_Stscg~wJ)H7AywM3cC3hc8))E#JG<GbQ<76!G(*7sgqdd|6TU!6Rr)^&U
z`%VAdOC6{7nm7H9FPMBZpk>;n`kh|{J5@ZSK1wmXH>+mu-1%1H*17sem&B|;T;DMJ
z=Rw9=Mn%W|1exPmOWF5(E)D8`w(P4itJSR>CeN#TZ7v*^H8nMj*qFq6ukLrQjAao^
znLd-)l`PY|y<fvl*sS?<>H5i735kUh@3gLDoH^a)mVeU9ZNHRrpL{#~q>RC1{*&6L
ziuDu9y{(r0O}4mr%+hkr{$%?ozjpVd&h>#ml`VHjGbjoF`c`>Hc%SW!mg;zIr`p;7
zn^)H!%vl<res$G8#TD0OH#;mn?I9WYXXW+>58hNfz3?}p{@vS#Gx;0Lf^!9fa{Hez
z-}_(2V#ZsRkE;|8HWtqoNZhjZ@!7@uk38C1xFh?p!=25B^4!;tJvh5~{}Q&B{(iA-
zA-;JEF?<%fy1GBEuCHr-miDW>>B#Q)`?|lrzAl_QckaU9J<gp`Ymcpo-2BHV+|7+G
zDd~k$0Ykx)6M|c|U!GiOllu5r?>p<SN?Eg<^tHrzw6b1K&4Z5FO8i^Caqs(f6{)vU
z-{)2-{u3~`xvzHj136&^pE)n~|9y}?uku)aF)Oz}H|vi>;_)@0%M~k3mn~e#`2Bvp
zed+lP+t<WK$b3oP?~(cb-`Q=EQXgi^UM}4B*2CeMc|`PzZ5)x{s%V}sW7O}S30Vc7
z7pQ-Hwx!vl<AlJQ+j*IXF7Fm!boGpXpLkOITl0#)AI^80?Y=A}uyE$SmYW5M`N5(~
z-QRuLX;Xc&?J5I9-{XR;%U0sEBa{wKXx$!Dm22Aey>79OtGM-sk}oxTFU5DL3h~Tx
z?fY4DW6h6uFWsBp1pY``wc^3n&Lc@Kd{QDz`G1^`PgH(kQ~2mo_VTM;*WTW){JTVo
zw?w!l`7TrA&Q)F4)dE*9^zr^&!53BU?aOO%$accr1cv7i*3Unk^zx%jxRUyp&D$?N
zwmQ_>x7fY&y}L_T7{?yuQP})t@863-+W-a<wG&zv*0Z@x&wp;YoL4vfJ_Cb^=>OIW
z|5ZC&8vTxlIL^Lg%qYxo;YVU$!I4{))2^$9KM(kQ`s&RSJIa)oa9uxAocy@#ip;M4
z?)$FDSIcZ$=QVxXu|@U=F6tT@E2S|lGRk+ixLEKhvmiWV;dPa>jV^j~R$Pk~T$QFa
zvEqOAH#eUncRw;KCMb#gS#kB7jo}XSfbj74(%07>zOVmpZI*xUO<~j0xb@$&H{|E5
z1u&^`Dlb~_TKvbWn#}9R6w?HL{(iTmc*U)w>;Et}+~Q;SdD>V(h&{YVt2~kGS&f01
z66eny*7K|yjk8xZzX~>Zv1<8zbJ1O^!&6o)In}W{-m>wzou+HMW{sAYY59fL&5ss~
zghb~ryBg!Z_2_CF{tw*derE5FHQ(<)w*C1%-W!HiEKENhD^-2F=c@TgQF!wH;<wY>
zZp{7iKFi?6mP^f=tF8PVKh$N7sC^b%a#NqZbM{-eHFlr1=H1>bBJ<<w3Rfk=W9s(>
z1nQd|0|N!~cE2@yb7$w}-21<NRoQ$xp<MC%?RG&~S>HF8T~@q#&fVx!_sKkIql9+&
zx-YNie7{rNzu<1#X3!>VTdQL$gO?Y4)A@gMpLy}FP4Bs@XUxsoQr`A0<`iULrf_Ru
zpu9}uw}4BRo<=_Xdhb{puk;?FNcE3*%kS@e`}xUa|8FlO!i}=7Xn?wtb+gy&e>kPR
z{=v)T^WBn_V@rN3y}rKwxUc!$me0@6v)8;;x?sXBviHSHskjvn4m{kw>3iY%wwgJa
zwlW(YvlRUe&ZybE^4R0beU{((#Mbp5)O~&V<7VH(AI_|6{qf<6vBkX|%{$mQ8D8FU
z{Birq+6%in)h(`<@$l!#^){EjYt7c})7w+}rqE_@HltEXN}^2u(SUVsYhsUi|CitP
zg>T;9FW+B3+;BUfw#1&NbX|4V-*q#YavwdleW?AM%l*p7&XCy)+w@NfXs!GG^>f6Z
zW9l7Vr&VrwZ_ju7SiZXXb;yh)Ep6p(uerDsJ{e3?n^Pdsn{jW?%<K0G|5)gh{@Lq#
zcZT7FmtPMSycLRleopZA;$yv^EBaP6F*R)HPg->5tfkBb!FNkTBo7^mnEvbQ>*LwV
zd*?rFyPVa!xjSCOdDZK?M?oVpu*yfUrs}>He6>yCRAEVb)>kgqwT`x}(%0t<lE}Jt
zAW5Umse0$8<{)#Hz?tQXw!Zn>@N;RG9B1VASEg%I-!I<x!TgG0(oDXco6qg)*q9M4
zw&>jpeMYYdo;wzL@0XM{ef@9?cX;VU*OX7UEYx=@?Q}9`keqDhysXIgi1~I|$EWL9
zA81THV|z3&@4;5fHET00KJrX*`*(S%ZQ_af7X$aQ@kLjJ)NPbJeKF{l{*f>LkN%Hx
z={U7Vdx;$@mm;I!&KSLn<-H%DSvY;xp6b=#w=!s@&Ai>d3odyC1x<24{#tv6kJ_7C
zTe)|azdv@Mk=d~BPsNg*D`kwUzGS?)v5}e2iFL+mR^L@zp2<w&8pa8MT;Kk`EjjRv
zy`d?dcfqYy<)#PkIIX)@_U*M)%>QE^4HLGn@$Gl`&wA40Z)gFF^QLt5hi(4H9d%UI
z1I72nx9!!R#&UFef^zWX=~2E@&ac~E^d*Kp=iBK{ji62m<xM9WcWsQ4JoT!&?7a|2
zR`iSOI~!LvitBK(mbw)=s4}Fy__T1siWQ+=XZe)l6gysc9x?h;bL4g1=ZnEsYuDb0
z-OML_>VLCvuYC~nmA|gt4L`i??+SFd3Rzg*Uw80k;Ncb9tde*77yp{<7p=W$D(9ZE
z#cO5v-?rqxIyZeq^7pHC&4<6vHq=VAI&Wr^XB0N?*XsCMUNv4`-XBNx>l*j$vGJK}
zCA!$X-_6O1sl-Zl*6i7VQBhsI(q<3Z<?D8oyq`V8gD+(L=i~#gTm^;u7XMe9G<ovG
zNkS4A&4u{dnR$764J3F3x{sbXfBty&`@QXZ_So!~OTW1(wc_Q{=`6o%e!txwu_a^T
z`Qtyn-Oj)J?c|v=E<QdlT+Oa#6<vxf?>cRjSh`9<{Clk8WGQD8hAJg7Xc|5I|Bdy{
z&fn{~w~9AD&6%72TZQ4nhr|5I@9*v15aqnzEg~|qvyJVa-9y)?=;)34_w8be&zjoF
zAHKVJa@_jkEu6wN^X4Ck&fnXby?(FQdAr{_Sy@>MQ@s{mf4z{usOas~3G>c2Yuf#K
zyZwIB=Vxbk{QLFVFz=4Vlc!G=t*oSiR*FoWIu&$y^tE-d-Ip!}F*x}6@RaIr+_$g1
z!|)3Cnx#+O`o(0TZw5NW{Pzh<Prlg@|NV;T`jw{h4sZKBKQZ}dd(-Rue@-3+%F*Uq
z+>5z;*S}u%p+au<Wv1CzoBXycx){>B>D%KQv75!TyXLvu-xc^%bmg{$$YK8!|Bf?9
z4lBnUp8xHxmPP&Kl~Viv7K*XGIG&L8OIJe5ob%)>nH5X2Zp;x2k@DKG_my{!#&7ee
zf9lhO-38h5O<MakTz4F@)PHaIG{#(b;>M2#X0iM1X5NYp+*d7qs_YYMXS?3MwYO6q
z%0{~gvoJQydfaZHRk1EWvfwZ8j2|C_1v*`J{QIu|xO={?>bKiJ+K*2tzUy;h$`gwT
z_uAIS%Vs+>pLu@XdFH%#m-M>3n(98KERygjSD85R0*`dtw!6D)ix2f%tPLwzVj<k;
zeEQj0kEnfjmPV>fR7ksJa;5g8>jaxU3R210xvgtv-<YMP%{{T1?O;TVjz!$WDJ*AC
zOx#m;F3s6JQL%K+(rsd&@~W-7mZ)e539}ycc=GXMz_MjR&$(HZHcG5oqf=6;a6xa<
zNd>hdRf7AKuXtAVKd^%)91z9CE{weFX=21PPkj}h+KtiD?aQ=<_gkn-b^q_U(j=<4
z_tEG74c|_kf3Ssp*{=?@RL1pdH-EFXShMzuAz!w(&)W6{m-=^JQS0_-_OfSNHtjFt
z$IJ6w)O?&@-RMs+o8xk}ad%>tt;;)cd)A4Zmn+^*>kHmv)@sH-bF!K9s*<}5Tg&D-
z9_@={6cx&}{m%F0=6C0X(lsl6SNXWa+`GKO`dh_;zSp|FN9&zJp2bc$p%+pv;Jw$|
zNX+xZ!SaV~H+}rSg{=&E@j^iC>`tMXK5R34YWfy(PAw@bJCwKG*=vQs;?Em4wS}!#
z-8T7%SBsE&aB#4qP$!G9;cq3G;|q7}kT`nu=!w&(51*N7yzt@#RwgASr3rK9^qe|%
zN}*b_Cqit`ftEY1nl6m|=T1JnqILeL^`<mcCqIEjCt_zv1u#xt`2CCXx0qcK{txS4
z9AcKesuq%y>u_vJ#iH6*_uCfdILqe5-c!AP`f5;wwe9+CH|y(+p4FSl3GJMbVZV2m
zl=M6Gc<tXzADv%5KXz``0d-dIl%xYvGJ=cm|NYK0i^pvGHgh?dmO#rtpX=6y^;s`d
zd$>0Luy(@sE$3L4Pi~GlV_&G^c3N=t)Ws(Sek~Ca5}K%fp10<fu5X4(sG{Fd{uz@y
zmPjm+?>=<w?U9XP?UMKBRJUJWH(|vey@X9G|1ifL*mLn7<KnHnxzpU{<XSh)^83zM
z_HW7EOC4gxx?jBhRYoZWDteoXq~GrQVe%ccKPl{1*_Gv%e?6B^)iK(>=tX7!B=Djo
z5d+Vl^sguMS6bM-d)eL96%Z2gB=EjtGn?S;^MR{=e`Q(Nvcg@il4bk-y50BtC9~Z6
zWICTbNx5?6g7)`yvAe}U1K%Gdj|+#bjZ)1J?>>5Cce%ch(2qs-2cP}__dYV`e%*mw
z`{k3JOWk#Ty*%{V^3eP_YeHIXu|oQdJ*)eQuewRdTDf=~a+a|dc%%QZ=I)FB`ajB{
zA8c>r+}grvoOVXw&E~4FS@T(a`sD5VE-!Drelh*bjEA3#X9{e;Q^XA#<lcY&HMhFo
zoC9;q?@4BvCv1({SogPTP5l0Qx%V5H*@bTNvN6w^HS5n?DbZVX%hcy&>$4oUR22I7
zT_eck@510C3-4a?khz_*N^M;|U+3S>cvhb`e%fJk|FwJ17WR`^`}W0_tqb?9W=fCZ
z5B|#|^8D7zled|ZU%Z|^Pr>9~{OkFtZ;yXm{Wkc+`IWyf_?x$+&!1DKY^PPlH?`$Q
z&$~HUmJPwW)31j-5mL?Z)3!Kw^7U+C+c_5Qtp_)Mb&?8VxHr}4<z0^@Mm&)P#^3gR
zU*%nWvdz?nQMhu6RCC&Iy#N_5q0cAp3p1>++M(VtZ^Fg&l;nr2<>R7)&&}S<GV`(e
z!W#bi{VUdPlG%N)LU6Ktz1fL4Hnu*cJ5M=tcb6+~oZZ05km26X_Pk(0>2bbQ51N%!
zSqncua}*P0wV0c6d-wHpd#2u<tGMR6x(1XBtAwYfDlV$8FPY1^=Y$wT!{Y>t3IW5*
zKY#lc7C&p)d~?MknXV-&Dmsx&6I~8%E)@|wq$x1_YUL*t6J@s#x02J(yS-JPFL1nT
zs@IXTGY<=Yd@#pP!rLkMg=*C$l^0xG7xv}LN7erkoHJLBd6BGX*N?cHw{7dU34eW1
z*LM)oU<OgO>}m;zVB8kYq?NaF<zs*O2Dt9NcK^kSzhckwP8PMDI-e-{MMUJ*Y0jXa
zP@|+GdH3Xt#s3O-NZ%5<uE5y0`S6Vo&9@8Zew`h|;-hzF>xH!qoleFanUC$ut@mHf
zbNSl1`|h{TVk?aVS0>vtxg=?nI$y|t6;~3n-m&^=`UZ)vhb1MBayR*RZAtAowMSTK
z;_GMgwr&<#HmzAN*XwRTiq9{(AlI1fiwj?@xy@4h-(6v%yR%aNv$O0BZ$nontoX9`
z5bN=qfz@B8pP2JyulH`d=ZRaU{goCw>^cAWH+4R5;aUEBdwv|$|6vlRqsr~jB0YER
z+>q#;oHYrpHbM1LCW<1<FLy3mrk1p{VwS<lsU1g?R$P7ZS?c8XTeqStWcWNdq#tH&
zm6|zoriS)nZi_FaU0q!P(b3(%-|gn-Vzp${H#9VS!{Q?{>jA6U6Fm>bZP(>958slu
z<^LD;;b;X<#3BE8{&LIPts+GQ6uTI^gAM<h);&1w$}=@q<EK-^pNALh&j+#kY>^b4
zv3(Ik_O!Q+m*3442soplJFWJ+a8C6ifur+x{*U90nA9b0r`HhSCZ@mg$3n)}c{jPw
z3I20(`Nb&ZQ;{WLcCY?K@<s8DAuW4m|8&d}&$RFoWB8z6w3a7h)6Vx23il%F<=)#{
z&4>ti`OMQZV)Jsr(zOqTi?TOa1Vp7f{eQx-sP@<jiJCp8CZQWz1iD>2Cak=e_w|q6
z1Fx>x-xc(x##rV@9V=SZ;As$9`>b^SQ3oc^!q0IrlQ&Js*lkw2@w}bCmvX(Fc;C+R
zpn@;eopWQ+N;f&*7iX8xQZidS_40dvTSwK43=6m)v`Tv|75e+@tMV<sxkd9W9{MXO
zop`?YUZ01`p&m)&5A*;3X}`66<x0-z?RiH_oF;6xUbSk~hV=dqwohMNTzuGR&ynbF
z^MV%KzY$O^XtD3Md;PXFXm5n2Z?fq|iP_i8S$)>{iEfk2;oK^12Rh()#nr5Xwk!1a
z{a^x}#InF**@cMmGqX%jzpkv7-uv;U_4??fPp)1~b26kQ1vxi+FsVP^8&N*}Yy+3G
zpwW7bYlVV>E;Hs8O7FAzTVB88rE%DD*7vgib3JMm0&kUxgtbc+bxun64*c$3cBNqc
z5w}f?+mv1J&d=Cv;ZrACu+8esj~zeyf85=1zQSyxM-Qha_lHW)?@5mH&U!1GSD9@5
z8zUVna7_3~5+_seG>sa`ZBNSPHJohZzyIW`v`Mz$6Ty3;J2*`>4<C;cFj5f7Ua4={
z_iNH)4~Y}v_c+;%mU5lG7tOlV?9|fQXYz3etv9<J_7r$<<LfhTiEUr_T$WG1zPnmD
z$?Hz5`ixVj6LmBlRU8?7!UGyQ-sDL1$+hlW#MF1ruVbp$iKOI(=gzx7X<(dwM0b(8
zZ`0bXqHg@(Ih8hTR{Xl*!Gx{r_{18WoaSBHl`F0E`}_0Gpd&tWxq>5SE|6%me`!&~
z^6FsoLXRR{GlfZB6E~!A_Nc19(9mgFyOMLxWzNVFlPi^#0sPWz6KBXDPI&*q;dQ?~
zm)zx;P}b~V;U{;K);;<7(PQUlzb$WXG6%b|&Pg*?(Gr~^DcK=qKktX+OfT<;0z26G
zMOLlRdBLUE(fN{#OJL&c?r*l$2{xr%=d`)vJVUfHj`z7<vG_MnfuUrlpyr-Q^Zsmu
z%`@<@HD4@8o*0~=5Xzxm(0Qcj2!GwY>-R$bsK-ekx4aPXMJDKY?W;?2)(@^{*nZc0
zllEUNS<8eu_DB%Jfh$D}e6xS2+&%Z}y`cFE&FN;jr<|_r=DageBWdAMmH4>M!?#{-
z>(_s=S-v5p($dgVWs<|}T@tsh9F^-`Z~aZ1VLG$OlZk&PSXOeYe3Ed=7yM$$zjN;8
zB#pL%ix*!uG|O>x|0<OcBo<@0E23?Q;QB>1zqiPpduKn(e?L?0x8@0}Che8e4nOLw
zBX;=ZlW<Qi^%kvmbyd~Mn3u8)K|v=D@f~1&C?NIq>sJ@X$xHGW8C4!V*57kp#e+$$
zY`1J`YU+uTCl&i7O|!0q>LxHTtX;cSLr3Sx48!D(Zv{LZp~qJ<u*B_f6kY9bYwO*k
z^YsGut-QB-=PC2+!mK_nNrJ!5`yZQFKlRrW<<1i>s>kdN1s2!clNab<{r~ah<PEc1
zn@i8HS?l)ppO{MTRpGaP#g`;JoG$#~?s>jNs~sa;l0LkZobl`X!+=*$XZ(F{n4$mP
z>Fm9<tp9tWFBv{>-YDRGvfkzH!LXXG1>!Q(KG?lyYH(3J#w#zbkeFifh1ulCvvbTD
zdS&&cb3cU0ePKSq6xn<H_Qfi*0|z~n9AuX>%-Y3NEyLJ#PWt2FjcGoz=k`wzJaMF=
zB2KFAd;F#ejw^12UU3sOm}zdtH$QKE^JU4nMb^7GG)uZ7u1KB#X;SBZwkpPZXZyT4
zWy<&L|3z<!ZVC_FYF@Y?PdW5Jir2BVKk_dYZ?LvqzmF$|qd+~Bg_VI%hVN?rr(6E@
z!B_T(Ur)bxGW&d&)U%5fQ4RZj9#wx>6r$4{C(EwjG4=1C16!}hd9TsCd-ZDTqeqVx
z{1OrseY!7LKlR<6olQ(?2U=6C;#qt^S0jIuEP8imXWV&dzM7BD#?yKyIx2C^6^L4}
z;=R{_lR=v@)ImKF2_81(4K+ItH*MVBcB}h9!5TG5v+DPPSN90DIyHiplf1pP^@`op
zsZ(!kPUlzinepK3AMNmUB3rzd2A!E>c^O*V{oeI@o$@w$s}hYBbuRAihc)^gXCF0Z
zd~UlnUYON~A))Nr-iYFFr8nl*zW=#>d4!Cbh*{q87e^#re)pWQ{`l--e1+|Mo<qAH
zx%QdA6A)ql*t#ff*N+^(D+T-Iw8N%0IsRf=w01+Ld;ha*9x5C@Q@npnGD%T+#LnmD
ze3J8E-Qj8X<W&0qv|H&hY92ne;FreEj>`*0-zR+IUeA7WHTRjHpJ#iVdA$Cs`ZNCH
z9kbsZTiAd9>CK!pVY7b^4exyU_bOqBM1TmFrHY_nLCMc;`)_@DyM4m(<Ic;TzdwIE
zDOu3?Y_o*+M2^DZ=Z9iq-%i}oT4oYy(dlw~U2L78!A5DGjN9A!FAA&g+Ty)<(E@D^
zhuiC7ZSC6B3;fij_WzSQS$>amW6ZhD?tC&HB2yIok1c#TJO6>n?)`jQbMEyVnVt7&
ztM}qX0<RYu$fs{#oLc>%+rvXiS@3%9eJ3&5-WxYJ3mPZ0y<uaPiH)6*WilblL?KLz
z5mZKP3p>BwXH&-cE(K^^1)>(`JD*d5ZTL5kaCG-uX;Ul+%IxlGJGV$m*Exu*axC7P
zrK<CG-R$2<nJSOi|1V7M6S}ZW@6lFCTc2&lrtcdsznkTwbp45wBc~3RxK#H%_voMP
zcD-xu|A|;-#V|9cPW-F!NcG_Ibsw%jn6vKW+le28ZG?I_#r)jGrMhZ<>uH-XFZjGc
z$x}m6NKDcsL*S}gQ<&-5yzPrOZk%Y<r?zO)v}w=2&Ddf$ckWyRi4#c->i+YVoSQy<
zdi$3zCEJg`)je|L$G7VI?8V)U7964zoO~|@Y+BK=|E0aXq!Op)j72${%bC<tnVQsh
za=%P+Fj=C-Ipt!J%Mnch<ACNVoQ4t~6U?5~oAG_0e(u-`_m-pHUe~WbI#Pf7u6zeG
zXtAN6wCzT-=WQu}z8vB4sZo>PSQ$0_@v0<IiK2A1Y47JWS<3gc2GuLRa9=eg;o>XK
z3#pS<&*a@{EL?2Aq<gx_^pb?Hm+p3Sgew)6m>4ZrRjBq8V$<_o`tS1dNv#e|2bb9M
zIUYK}&1mYG{AI`M4<$bTP6xQ8uI~IhwaRkYemkb?HokV}nGT#36=nSR)$59<){^C|
zaYtUn-w!+ZOo6-3M^>zP;a{ikHz(aFnxc1R^2`N?9%T!y_!clxZoNyF+mD@&9eYjV
z59g>~&kOOqT9NT%wTm?KjmW*Tv;rmxOl*|iB>$!A+<d;j##hT0Wvb8exf*x=Wq#M}
z??SiRkNUQSoZ%OE+t;Ub<!0J9T~1bpNlKe1PMr7h^N#?B)p~pL@7vvI4w?HwY39tC
zj<#_IGi|HQwnVK>m>;@2>|oYczZ?z*yWc(Wd$(JAPt*BWb+2H-(z{*4Uuzim?>kWL
ze&Txpbe6W~z~=WZ+EQm9Zr^q(*ut+xbhhupvc>K?(c8}C&OdMe|IX{mei_TA;N^at
z-*&#+^;$q&d`@k1z@qD~7hY_+9<@Ti($ez8*|Vy*%2+iue=12zO4>&Kzf(5v-(BC!
zJO?&0?*CZ%Zr{0YTDur7-g)zT!WG@Hqq3b7{~DP8wp&#j{Zu^e>~l`1CXFqnUhy+$
zZIn?Gv}f6WGo*Rbx5u`#td$?V^7$jT?+c&fZZl2MziJbXPCGRBkMxV{_nhVT_O=Co
zvFLPIcp<~E=H}dx-&5}IVOZKG6CS)Nk@sBQZ3%_*P3}D+6Mjl;XJqhOEm}Iio-aH2
zJQwqpH#Z(mtnk#xyuY2l%xRAQl^ul>*bM)jx^}7Q*LnNz9u+O1?pxwrs~M+G+rG-z
z(s%#e$ZRLi&k(gOzkO}{ec||mSw04VT&|reLMIk2Ug+c57_xe4*Yq0=p3bviYXNTG
zzPRV&?)%mLb>Yx}22n4p4H$(XeQ_Q(WuJhI&nwM3ecE?8`hU75-TmKX{)FO13tw2q
z6^A^F4G3CQ^ScW&hV-tw|5%ZqbPsQI<=a~#`!u{P4i=V$$nW5OUasGC)#Kiq*L`Or
z`abU#Td=Za-U<o62y5?)HNQmTsvm9G@1&!uzM;Ko+ot~qE(JdNYSC)O|MBBT#t$d<
zmz0zQwAv*lC9P;|x$Eiaxlm2>+O=z3VS@UanvBOk3STsp>Wvl@o|VxR(E3wY-S0q(
z68pa{7o{`v?d2y<yjRQq`Sa()>t@B5m6^#^y-++e%al85W4X6+mDAUG-52)hFLcro
zQ_jxOI<o12zWq}@1@7(}J!K*9Kj{f9*?XsB+T|x&Z(mM+ys)cq{+e1<;rVBeFFyPE
z<L6(}A1*JN8L_XJYu*3n9y~GA*j9QeS!`Q*qTy@#8}<`b0yeMswk92a-=aNvWs>NQ
zXESZ?6eqFOrAGCzYdw3gv9Gma$wRg?|GrBs@p-^L*#)!}=&or%MylT1!}ZfzBj5Kf
z>pIThP|_#GKjrMf+Vr%CeSa?(JYJT)@yYAX8UKG)yxKpf(sSP5gLP`zX-dcbT>5%P
zE3hN*!)(SK@4x8W*_W^Ntj<F0x}Ckm^}RMc-uvctu%ADF^hA5n3MG@bscte=e{&Ah
z_Mg4JD1MRFgX4wnp_3)EzfExEbWwUB{@GYTOyCWtS$fv4f;ByVs@WTUr!Q49KWd#g
zqjBZLAE)R3Rh-QB?9TM55{*8M&)LdLZr$3j^O5qZzq`K7Hne}9IRE+k(_5mYHg293
z7x>}ZpY#a}mv&2*rsrL&l@PR_n)Uyg%>GS@8XD$vT)JoKuUS56m7!wgzS|%FE_M^R
zJ-b@r+@zJK-NUApa|$m^xv?Q}#*MW`4_(c2ZU}_Lrx-=f7h-+W7qs%ooxH0oyD#6m
z)%AY=_nf_tl%AiPdzjIj@zmiq-p^4PMsq4^w+j0C{kXSf`^CiWV_m%ax>XIK&Frdk
zUAYUz?|e019(}3sOGx#KyDtPmo0_~-_e|SS^weuTtGTUU-4_>|rRyimohzFqZu4wm
zyPVRt>C>k#UUKC3-W&5KOr6@gM(&8woNWCgACJj~{Qk7(exgrO#arn%ZfmXZLmA5R
z@24cO%E^D8=iYP-v|H=rYQy)=YGDFz=UxlTSuZ4J5IO0$#Uhb=Z(nk+ohz+V;#i!2
z@x<2%vj^cWx38V@KUnzXZ@It3g42#qLM86nr##dZ@P6?+*jfB8*Tm`7uOA-zkXr7v
zOeMZrwoE$AzRFrh_TJmC?`yw{zNvWI|F59mBPGXX-QTD0SAOI5x94g<TfOi_fs!AW
zMsT&-o1FZ7_qXoy2Vb}y>20~3<M#M^{NW4Eg*^!eZsug%Jk|eJ_+-ij|CvG|@n^1H
zUGeuvas+Fa>BSAwJS*aN3b{4zP!-aR-nJlDKk`GoK%evHXJ-|E_gF3$?v1bSy*AhS
z;7^5R`MDVmZ;#6#zIgTNM~RhT)s6zKpb;EU(UM>w5pH`a!1@4eB*#EcK+=D`h|+Z)
zhwPib^>X=UGahS`XL)WCvexPF$#lhOJMvmiU%6?(9a3v(mdCz}HFQSQH^JXsN4O+j
zn;(wY|FkQNZ`riJP5WX!KhM0LV7McX@78*cNt??<7p;8a+W&mF&~oJsp%<)HU0<*{
z%~t8rx>mDP#wme^6+_jW7IiQ`H#nTPu6gBG2CJ-Vi#LCZE|95ozHlw{;ph7m6W6KL
zvFbQK^_mggzhg_K(vBiWnRe&zJvpsu0zPZms~@QedjBrGcR$~dBYfsV3+pVte>}66
zSn9nEOWyflN5>A&6DL-bMziY4Xz1y=IXW_4G|RrGbLHB#MT?u~RjdtKS#X%w+`(n#
zl)#7xjf$G)gAJ=zX)TI4d1GU8U}U7HjJUXXdruF~qO~hlbX3{wzS|eOyDah6mQ0u3
zaqEwNdV2cf%jNTTiM|%-J_@>#e3{QorimUc+qRj#`Kr3$!1*J`jwQXkv{azeMZ&sF
z=hEfN8w(%1O{osJ>$?1M;)e$ZL#j)+zVAHHs9<O)`09m+O7F$RRpk#>oz&Q3l;Wox
z{>f(lT0y?m-yNHt&VIG<{L^rE5pUNMGpF}FmY-5>yL`Ke*tX=SbL12AzUqC*zJGf8
zg3~=mI@s^9yL&%L%D8OftyB;-S1;&9<Ypnm$MK6-9Fi3m^gisd_7LyS)5b6A`#C(M
z7Q0`P*wqnGKBtUNTHc0d_sxg$?5rO1McNxJqdHs|9Lu#<{HYE$eb&?I+R`MSGHbeA
zXXN7Kk7pYngwI&?@!qklJ$3&b7U>3Q9?bsEdnEb&T&Ihbi*N5-#@Byv^66iSL7E3A
zpPp0k?sCxndO79IrXHQMuPnB-)BI_?Ed3s1Ym1D|?++c<1(tRkJ$|&l>F&+l&HjJS
zE?2ETxMWMJfS{k)L?hXM7KOHTzaQ&_l<in)Hm6KjPVT4G)ws)%UAfQis{dtSR)2nA
z`}2E8KkZpwxotMPZDZ`!)ejfgJoa!2^6}d}F~j=Wj=Sme+m87jT5%=NuKzpx&6_tp
zyuA-^%e~F=J9BFk=*qk!zdyFMvE|%<_xtw)?*HfS)w;WfuFYkrKlf#(%4DA^rj-*M
z6q*`DUd9Tzx(aA&DMSRUUzFth@Royq+1?J`qke(`0SaG|7PiYBn80%Bw#v+us-OQJ
zOx8}jq&9h`ip~D55#48QroS)0lvZ@^-uZpcW@Rf(Hr44_yL6^Sq0+v;-)=|UuK9FQ
zUBWocXKn7koA)9&Jhnfcd-7cDibMapH@*;_`|fSfooC&188<{oCOEmcxIFQFT_&1T
zv)`=aQ+C|-b+M_%9v`k{T`#ZB*ZcG5Pr>6}^GEISbt^Xd#>L5*<=kk9&R@H)v(-3l
zv*hXN`s=s$hG-ql-G2Alf~e?Ca<)|prlwc3AN$X-5S(q6>r`3!w$VEIc;C?mM&>zk
z(Oa`ZgQtY8e!XrtA8Vb_8vpoLMe_6K&*|UJ_P(UbM{CmKrFE}AoLk5~anes#nXkSR
z_H(^hYqiGq`?|}o8yGH_rWnk7w^b%zW(H%hZn43WB-Ll%{>a2Svt7TDc6MiZ;+AVQ
zXKORQq};h*YItm0y@38dGr5<krT=v}1q>D*7B-dBzmR^lYTtUF=7YKK543%jzk170
zrQ>5nKmWpMq4xz2Jlv4%{Ofq>wW!$&sVcXAs3{y{nv->FrQX@T_z0Cp?0pC3ThD2?
zE0?X`-mYCFKUIxmZ<<Y0{PaJ^Uw+*4xc%c>Tl0r~{o#kzcYJ#w*X`J!yWY0l-mX?$
zfQ99#>VnT_eT4<CRUcEf`119*hGqS>TN@vJG5+y*a`}b)Z^6Ds+tiPoV661v`SAOF
z@2lf^MhgqxMrkZsv_R5;p=-qoZ)@u-SMKGwU0oS`;oZHv3lcc;S6kIe9h0+N)w=IT
z$qR<m937soGd@4kd$vgFiB2@z*R9tN?Jv*wU}DP3&A<FQu<(b$sqb%_4<{97`n)|i
z*B~uLA>o08#x0Bc3D4j2NJ?IKcaJwX?yE18&DxyzaUt_88V@)&FYxkd3Gj{(DbSp;
z{Lcf&7ksi!i>LW+oD+C$!$C1YFo>;{04E}sD?T2f7bpBwI}lU3?v|nR%YSUFO@I2C
zU6;pYeTbY|xqpGt`{}=W6U-Mr_)*L&_xSxPuI<;QjwP)-<#6z0y0ocVaFNBDQoHtD
zGqf+yeq#C0_{Xw+Z^B|1?_bB8ctNhov3kY9=P$dzJH_wWe(&wmy3Pqdk0{yg`!@IK
ztnS0@{ENfa$N7odu(7a!_FVk<`F#Gwd2zK9BV%G@-1_BuCrl7nUK_0=CSxC0JmF$|
zP;l^Ewiznw>W`0f3SVtXP!aO%U8otgRxC1dt3TiE?fLS%N?*4vSnz7{z6S4w5}VV{
zA6pl@yWq=<z!(1w7dq>REp~3_dvSliy^@lWp1obs6OSp=ragLd^VQ^R8`qT~Ntc#*
zPB{I4`|XH|3X69;pUW*-zFgVVR5bnEoW`f}!fGsz4!^&>EqvT-9#{D8zNm=Ef+a_4
zt=o4x*VNcBD3rNmOlF&L<h}&o#ydarqGv{P$GkF5&Su<Yf9KxIjYn?ZGO27h`BC3!
z<JXJI2Ct>|aq}@Ov8j<*#>M^1=IX|C4HJKz__tLeJMXXPvQ7VM^H(hn&3n1q@@M6(
zx*4TmG1c`okFARtX3JZ&^ql?K`+l`tl6#BeV{O;n9HRfue0}F)p1YJa{{4x=wTtJx
zkNEarhDMJ4vetuFz8uv1TKFKxvP|}R(gjng<;R(8mi~AWKX+r1zg^gST^GNTQ@cZ4
zm@cfHD>a$TeL?;5|Gs_FwXp`9xO#sit^O_cqQix0op*rq+snfHE-{2eor-z2+@oIb
z{=B%3mnZeF-$=_^{!>E8mJ=jUTWP=ePRQTy6&+e!!IS5euWXz4s^(^3&Z&sDi-q5<
zY~`K_cdH)ePx^V1^~RK+mRe_TY4>ga>V4!0pMPS=ot~)UKY!e~BjxP4=i&3u^AmzD
z6$@~O-wVo;zrcHWa{RI7rhjCOHD6k`{5)c1yKViv`h2U)$~i2H{w%t%%vX9n%Z}ET
zmIr&k-*fix;Mn)$5w}kCHXgU+udF$Nfq@Y_3LZZF?(+Z3)9LYM73Qyxy}G)3y8H3Z
zZPIx=7#SHEHMCd%EPv9*D?MTA)X?M?kM7Srn^yDh=kwBSvkelRnqTGg#YM*Tyr0k8
zu>Q!_>(ie-@$u9N%TKT16ciK;EdKDx+)QU@JX`05PtHN+bGuxlmVFmj*md|wr*Jl}
z0b@hI-LDn*7}c_`t#Nd8e0%+|dyhom<Gu5*tq5Nq_v4N6^>>%eu01(9`Qwkr{g2OC
zzdy3bwR=N-{ntviCWVAUEu0mPIG;E2A3b^$bS=rOU01Y!{Qj-1smVF<SwaVk;Tyi|
z>lEenZ}sMi?>o5Rg{EJ>w~LX@&CkX?o%36#rr$fTut`K>&D5*6R5Nxxes_*LX4S%_
zQKip(?+94SDz19<y^S%U;EKzUpYhH9{kF}2e@d_aA=SxZSk>Bp?2O)eMYp>vj~Q}(
z72ojdO|+?8{^QvV?$tFM3>_ajkJq=qKYpwD{lni|t_S966;<^)J!)p(y|4A2peg&c
zcjs?MJT_eE(O3WdFJr7T+v4C4Uw^!KG1+f@=kHS{6>EOCOWe5jvvk4So7xi}r|k20
zjuAH#Vh~W@{fo(`!CO)F9FvdI?k^4=NoVhe>mF=ypLg`5>HP&t_kWtcT~k~A;r_w7
z1}X2nJ@%CfP5BpoZ@W?GtAbb0uip6lZnehQU;lq9^08mDHRJu4n|xv0?9aW0QqDS4
zAGWdPKe}C=S5{T?efRnWr{4xY6c>B>ZR6~y4J;f2%zZC1I%;bYR<Ej7Zr&xKALnv!
z`+cW1L5?@q$)+q^D6l$2Kzr(jmtQx$DlvHe+<E>yK6lygY-fJ{Jn{EYx7*d^wQK&}
z3fonze(L|mkNt<k{$Ia+$TV9aaP?~2JmZRo;?oW{b}73D6h7fdS-3FZ*m37a&)GZY
z%PVkf2n{{B>hi%EQ(2S!`l8Di4O3DNez+PwA<HD-$dQ;|Qrc4mG(|Q@@@$aiF%TCy
zFkvQVw(M-9tKlb~ofY_-Ja59?Rspf>NJ*~xKY~iFOs8%{oH%q?F>tkFn8t$*HxtaI
z67}@jG}V^}&exyccg~zoQ3(VVt>$O;=>UOQ6B}N5YLqAzw7gQA#^&(s_PUFIEo96j
zUT-|?pRL;QB;beo?xp(4KMO71%$vJmRo^TY1`cj+=ZJ`ixsx^buHCRfATu-5!^^9v
zDrWJ;gjZKqu2`|cAudjihmCoPm#UJI(t<Lh%m?rLWGtB`pA1RoUAc1Qi`(1RU-n!o
ztmbn7R64)80qP05xVa_0xUewe_O+jjzRFscUD;W@^J>=7TU)b17m;^l-}vgRH$C~u
ziHQ<+H5Q*feF_K+WL$l<tD%9RrKQDTVL*try8z3by5Dajw&lzW-}g>wB1ie1LUtx*
z=DBkD*VoD3+M3PYeYEM(qogU*ryou+a$FjusHDWSZ{NPH-}a}UpSMh7ci^PS`hVBG
zu(4#@zpsSLcWY<tqug`*?=vVUAKkkCYpZPQhUhl}o~zjxAL-+0KI8wWXopAcrtc!j
z-?`Nb3b%jeobmM;Lz!*0%+B9lhM)G|eJCCHH+|8*zcMxNWkAAV$)7o9XLyyZW}Yo?
z({iU)RpOUhxCT?I-q&Ou)8xl%nk{x;Gwyz6`nFcE@b1$4y2`s)D{T+3FzmZMv%RqP
zu)vyWVb)@6ragSOQ1C}a@-}g;;&)%KO1_YJ{CZ0qgFrWnkCaHGXS33TdFc*uD+R5Z
zc^5Jo9cj@LSX1_IZ_)o3+jd0c9N8A~oyF&?*O&HV--CLY7ppy({(1h6JJ-Kwu3zYW
zqo9OSG9-Dn**?x0w?7x(kTpvQo8z+4PC9j&(ut#9E-S5-{O0mF7RV`FomE@(CbNWJ
zy3b(h=LgKKN7%oY*D_z89DmUAt)j?_%?jeH1s+QGTl~*fxH9qImcNI#|1eFDom+b6
z`cwNC_siy7PA=NG>ey$sk_x89k5{vA5P7}%<BxL({myHeJxQqj)xKlvU*)TPzHfe*
zFijPVs7pHdG}h<u(}OeSe33b(YV&N%{>ex8E3GYw?=`)q7I>LCuuhhNVX<59ryouV
zQ@vWt@7IbaCMGg8NE)Xl+}TkGIt!&w-kxu5SoeYj3SZvb6h7R>yV|hk-JhSIBlcEp
zRrh8u$lMr_tv>y9;qBb*SEa0yHsAbkGkyNUrPE*S`xi9dwPJ78SEt|K&K-UqB{cV5
zm-v4E1KGh}1hzjox>Qt*cizt>-(-(<c64-{C_b0+^25izZ8L05n0?D8-e5L5wfMuc
z@_C%v-&zclk2$OjTfAsm>r_omO%H#6_uXZs_v2%Cm1NG%eYfZHIku}eE|tE%c2@hl
zQahh)*KxVsCBAA}T3p`KbPlczUcRCBcUjDi0!9V_Y3c5X%I?>GZGTh!elL4-ySQ?{
zjHQs$L=GueiCwLHM;A8f>V5xu@S*zzksIt2x1Qnm;Cj`}S{r^i$y{;s9~Q6PpDRqV
z7f$)LaBlr|spiUP<GrEn+xhOcxBjhP_wiPK&o1G(cmIXGdVii+Wx=_2BZHKyMADVH
zf-5-IZ>?`X+_#<YT#=Lna}1Zz%<IpsSE$rYmlx(1>hZ6U*}kowh5eKHql%AlA|a^@
zPX)C(xUvW_SA!}TmJ`m|GUnTjWRG{1TidER9GGlt?|gm2L52oF!}7)Pvu|%OujcI&
zd+XGxD9-pvpoHsHvtwZSf%tbdp9L0g<(e;7z3kfaczNeV`e)N$tYI+=XSg=)_obJU
z`WEN49y%}Yc6aLavR!@qZ+naG?01rFh`txqmj7;-;5R8I<uA8{{`|S)d}B)jpVFk=
z2lW^6vN*PUnxi8!&yury;V)Z<?u!lY)9-XeN`E`J-*?OH*M2f}!ngSMG1kAk6Z3Y)
z%Aj`L^){`A@9W=wE1Vtm>Hqsml@6B=zJ6{$?XJIzv`D`EIxw>TY)e+M`Rv3~<^QYw
zvm+&?j87k2cKz_O@Bj9`s5cT9I~4O`r$csk7<YGAbh)#6?^D0B#e$)knJc`!i?jDL
zD17|fY@~PY?O!2q+dS~}5e8v!Ih}UI{#%~N+&WP{@p9osvsOB>Dek&|%k6ve<|)d#
zbC<nqTRSC0wD-qD_B)rZ-{ifxLBeKxMWnzHj*h*rKOK+VUFPcL)ph(>`PFA<XA6pp
zKR223SU+p)u5$+_?O(lS&5?6+tzTcgmbX3m^|iG#EDDphCMRu_aBk;2dSRjS>o@B9
z`uysCb5>lRVQFazYI_vCUc22%AS>>PwooUi&9x=-^0K(Ur&5emR8=cg52&c9uuPm-
z`rbxms+XXkU}Hx|N7eVa^XBzUR`)ksX0yG!r)STe4dIg?bZ@I|p7=NW>)caP-it((
z>$ZG8IYCtXtA^#<TkFiy=89VGpRSOV@YS<Js8!-^UeAG-qT;cye!qVc#@^L8RWZ4k
z(Qo~pjzf#z-F^G-&Mujl8*v?S{b~!2JHK7XRl2WZmlXSioog9(&$n;f^LJ_9+Lfvn
z|6JA1{hiVs*RTHQ*6&9PdDh*3el~5}<0s*fKfW#vUa{lF&d%uTKHW#-D>)Wdvpk;c
zdvn9BJ=Tk_CTx4W`RvV#s;1AJUX$6~9~`&mnz%k!u6wa}shG{yH$4BWcMDJ1bc@;Y
zmaE1^J*UX^b*zjMca=}%GO8t4vBm%Uzv9NrUM_=;);T}E=Wl=fR&jUsU0&fGTZ+^6
z)QcbaU0ztZ=bB5p-qG&;y~m}Sx5pb!{5L-(iPehzyL0-N)#dkJrmn1beu4RG)@yx!
z#}@yZy}$o;&({&C+w`h2OX<qLz5j21e15^WM&#BHwGeAFrDu6O{X4mjw#h`~sI~k)
z;-q51zo^*a&5tiXHuJ9g{V8JO_n3eGXBZ}b`1ySP;k@m;@5DQMs0i)(_v^KXkI$Y*
z9~&ANdgSfp9v|;tA8wzvSyF$`2c|WpZ#KNhySuyG-KXdCgSpq9?fd<1wdnyC2D_h6
zgl&Gm*&Lvi{eSMif4|>f&)#z_>HkS1oxAtMHn*obI-K5Zmb&5RqnG+mG<2_5?iK+h
z=wGu%qqzj6uko3e{kwd7>5e5Q1iCD}wGuynGBqy`S{X9Ks#I&5PGnHB^zOTT{B}PW
z^7sEOTU#q@TP3o)+?t>5hj&6k!ruRRdAcr2f_eLXrq%p<xm-?qv-fnpil0xXD+<L{
z&Rrh7-0#JemEW=(>bKYaE(2X1_D*lTpZVRA%TNE`7qH$N$f!1Tnvu=+=Wct9OZ?X!
z6g#l=LJx~C|McToxqQ#^k8Kh@|M*_E*tJ`F0fKSq2`BA!tv}YRjlZsVv0TaV^4*t)
zogQ7Um5)FAbz&p0)MZBYd)7A6eC?mJJ1(!UWOZJw9{+KM*Q54{8^0$!xxdc!TB_%(
zWQ{BF83DQfMOJmWZNK3C{q9sHg+RtRpK|&pT=x|9D%n-Z#8>}&|NXg1ogyc<Z|M_Q
zQ`YSEsEsv0@$nz`?A-LtGbYxi$QLZB`x_?qO!@Kkw>!S|W%lY{>Xa7S)B3r3_n~)B
zW_{bZ_5PycSAGj#u6CH*b63QLVb>pB_PE-+r7J8d1p1_!QdiWaBqnY>_dZj@J5%$`
zvuB0+Gheyi-TZv1^b;2dNN51{XaoZ{D}C;4-}Sa)N_@=2w?Q3IvZYsKC;ZKwnBFgE
zyP^Dj+>6-{-zn6G$Hnz+&Ay)W=t$>PHJM$9vbH8&T@}iE%T!lam$&}UNA_P|UOv7w
zqiV0*>aev<hXeng+<UxFcDK#W%d+RC8NR*0AOHS=Sh==_#(_<#rwtMhv9PeR?%aC+
z>gw>_YwgQlUVne;=&ila$}%P~2+v&4Vm;61)t89Mu*Y@V%5BSK6i@#1>;G#!N2xrX
z)6BkL#W}mTVeCArY7$;&45rNroEFHsdSRxz(@ZU$A8(%q|9HIB<Om<P>zxw?E%D16
z^IMqg9&&lqsx&ZPcq$Q4vx-T)O!U#4Su#`Rt*pKH{OH}IU#rfoJMr_dZ6befqK;|u
z_s{AdUVASWur}f;JbYN-S}e0~lYWhpXahq8ui1-k9}SD3wl!~AEq1H1?~*xxPG#!q
zr7ylc_+K`Ghj&6^NPj}kjrb=Qt>*m9j2C<-BhokH!Yl5>PlE*Ic4<oK*Ica;TRUf0
zKx@6O@8RgpLJyahoKOACoPPT5H<{ZkCk?l}{_mtdsp;1O?-LF(+N){{J#tH)1=(yY
z=7@W_Urv^}dgtOZr_EAznonM<N)MZVS?<v1>ilD;|JJqiU-_Bs>ijpdjOF|rxzNY&
z7T-(T5|(&z-^z;Ggs#iabsQWzHs#L!TT@qL=O^;MbR}DTr9ocD+_ImKU%bfRk+l+u
z-kw*wa(~;adwZ>`zQ4P>!tPC(wU|ysgK_$~9V=J;nr)Ul>-h06)9h-0EvWwf&Z6c=
zL2vG-&!0bjJTCwEqI-6n&V)&mn(o*AUVCjL6BAR^UA;%z+r=CNk_!G$;1=MX$9pTY
zM{BnIyk9Y`!Ovs44ONtslol=f`s;e-fh*r6?rO?5T_|dD;QI1##@~ICx4N!vulV%u
z_xtsr;%Ay(Y}d}>=hvhz{Cm``f35O=`mHUQrEDJC+$O8}9x}gQb9q5^QE%b*yXDS$
z>(eJx@`BFbs{jA{{yWVTj8$J>wVs=69sjQ);0lY5{Z0nUsn28H8881N^X!d8M=Nt(
zp(e);wXof+umAtKko(uv{r>X3Y&#<wSI&L5d#OFU%#T-3x_{Wc-5PZ}_v9a;!ha_v
z=KpAkKE~RR@3%K5Im2s$k<j)n)hjM0ud(|rW|mfS?M0nhNyVqGgctwz9mr(9P!wl+
zck%hX{Z31N-v3)tnj%uul+CY{<ym$Aw?4yxW%cJ956eEh)6_6gUng(V2O$Oy&o?de
z%I!O9PtR$wwU)W@<B#%={L6|RN6s~$ojv=Umc!@mL8^6iA6{Q#6?K0#Q^MKL)n^t<
zpsuvBX~@0s_=7VhKi>9lMP_Gh?ZS80&fZQHfV47<55Za)Y8IJtTAS({4qq%1>)gU(
z7A&}mOKSgyvw5qFoK1D7A6`~|`ne#(o3h2xzgF@)s<?Vw+M_Ku`DDtA%ggz<<==m|
z(JH3&+ndNWQCqpT-z}3)F`9Y$uSBmKh%c^ZQuBTJlqn*RQHzz1&m(ojYQEnszmT<+
zSI*efRCMXmr4r_OGJpQY#>?bvjhZ-VQWG;f-;O)&)*>Pz4;J^^9omq1_`>G&^KR^$
zmn>hN{PxyX11a0@n?vLuK74p}pTAIEpUaQZ#uN4tudZ$U;;Oc!uIAp_+JCCgw+lV_
z6SiN0_w7!vjPs`FS)bQ$jDBOWUsL|M`P2B1J3O?S?q2$EvQTxoc0kdtuljsjXTJ5g
zKcW2#Z)Ld6yI0T8-mN<4+2U0E^z|Xz!%7=}1{mtZ-4nc)R{r4deEmmTUv~QS^Y1s~
z(Ecv+pd#&UqUF32o8b29dp3>X@ACTnF7DI&{<wf)^|xn__s-Wl@M_um!+Vu)JLv2x
zI=*VRmF|H%v4^Fu=I>m|(f?kerFwm2$8Dj1r`#qR!`1?n9(|G#F0p26MAaA0KSlp0
zyM4VZB%^<;*L_=TzxcZNMvMR1Qdh5U<G%l3t~39EjNE(m*>f~)8+Pt)OT5_N`(Zk}
z`Hw$W)9)YozFd5#&A+*_^BaSTo}PbpW~TAR<l}rdY&IA_`uF$u$0Nf253YvCw|XsI
z^}D6sK&p3!ef_@hfB#<G+N%BQ+uPS43-@MTTN7FF;UIf<?&n+C>l3f7i8QUVjjwz<
z)#~`p=kux`JbwH*sQ2v6E?w3WdOZjBd=&jKaZ2^>IaW_YwjG?q&#R%4`}e&+sDBi-
z>H7Y2&c{Aj+%Y#14_a6md%aA}RA0_tSGVcpo4>Ccd>498*L!h$d;Z#ky>5#IyT$d7
zfi55aQjwLVb!}~Q_-l(Mg$Mh7zsn9;t2=f7e*1Sj9`otM@4KV?*!KIK;);i@;s#Y;
zGNzxqzrWsoUeznj{``Lm98B-_|No~gC(N1T<5eY=FEiufihY|)(+#Unm;MOvSCtUD
z`h($;(_hv-+urNR=-<2iV&AOYPu2hT=G?Wkx%9W$t<@qt^3=z74{zQme7M`{w$+0J
z?(WYQdCYIFULVOZ^TyZK4`%J6r~A$yK4sjUofDjN;^-V%=8s<gzj6e+npW_z%lvqD
zMf=C6C;Ma9eb!&NDx;@w_xG;jN=qCTF<D&x6K`}^YfG|Gn|*lo4PWo;zwgy6S}1b9
zmfOp|>(HKE{wo?U#W&9uuW#~8&MQwYJ;z)3=)T3iZ_zKdUVT6R`FyLc=6GG#^_ji=
zELmAej1mu?h%HEa;1IHO>A`0UFBmSmrdDu5fFo$-_R|WW#+TBfv=&A+a7}-<=a9W*
zBPajjCvU9p=`9VtIQ>uCnY+q+W8J#b4WDc|aXvZV(BcWJtwXE#<lo<CQT9fntGjz|
zK<MEmOP4-;+;4yE#l^)J*TwE;n_vIzj3j6iNNQ@TUhn$?iw#*<wRj|rSpNR{x;p%a
zTVkT(wKb8=O-)SGkFhjxi|aku|NpQ4ukY{s<MviLUOXTheQvIG`;;kD(mtDRi_p2T
zB~zGB&Zgtv-`}8fR35Rta|sCyY_zTZ_Ta(6X5WyduUQ-qtO#7Jz;Vc)kHK8$Wt;x*
zoc6<YTi*&_+hf`;&^K*`WzD@S7q!03y1nq$<3L3&A334Ur_p=&D_=eLI7;UHm4~w;
z_GcYuVVqH%&GWAIJIkvZ3$89M^7fta^PT6NOX?!udHP*;EK9VWHt+1pL)P|j2Oiqr
z-QKV(dyc$Yym-*tkJ--cp#JQeJv$Z!{*8X4rephyC1}&WBU{etFY-U)E6~!`nlm$}
z>d%+wLTfBGOFUh+$nEOoNikQJCVsm%Z-;Fm-@6wdRIY4Vu*?6~?4D1Lf4uood}I3e
zV&Tvib<el7f4s0Qu42RM*)Og?+g3Gqv8mXD!;AZ`XHRtUO}a9-Ap5ubD%*SeYO8%_
z7%<+i|G)Qit@)98w$%o8e=2PLd^jv&TUGM)yN#(u(G!li+OMH0X=!G;jeZ?2N}%aY
zIr;0im-)<WT0XCe%PRJ)W8}}DKSA554fF5q$vS>*ZFIYBbyj@OlbpuT>`$*R2KjhR
zf7Dw2s4(`n566dpzvtH*-4=}~U!rRlGnwD||2a^S$`TCA(><_na$Q70xx_8jl*-*Q
z%eB`2`%$r)&Hi1{-+OM}A0IUHUz18;V(^}>cl0p7{hKfMt{9)UVRn}l|K7$Y+r=ll
zD*pJMD9|z>O-;=cr;BSFt7>PSP22O~5O>7>I@@_QpFEEoKYsnS&0N3se*1qC+F@%N
z?!NoE|L?IL$>w#jyTht$Qr_5loczOdysON7)qgK<NwI&1lKbcUXDKh8)vu@6EOp1d
zQ&If>^1XfY&)4&G-@US;DrypFw0z^D*csFQ7_}YsX^dF$e@gM}!(F+N@yRzkp9dzL
z$i1*5``q4U=AY7rx<6BSGK|+9yuP|${QW_8_kXRQQ{7+ZRPXyEk+v+Rd8Oz1$J<)!
z9hFwyPgAm-`uxMchwX(c61<zUR-bH+z26kGX3e)B9;OrWnAYrhbMe&{X$vO)_kM@x
zeHVXp;FGFB=r#Kf@dBL}QtyQDRF^4Ud6+wE!>Rv)Y%ED1ChI?%UdeB5yYI2RzCz_2
zmlaIXa&_-KYik+=)c2oq@ls`K=XbyO>+3xIt`)7pTl4wvpPRckmJM9H3z`}?Ena8s
z0nYAE3d>gWJ>UMV#k2g{?WF=+D~k5>b;#E-D0NQG4Jpu6NdEchY23^S&sUu|;ZgGL
zj$~nBAqPKy`L2RX4+|8`&BY}pB`qpHseJnU`L0=AK!CunFE5+@=30f`UVG<Zfr7d^
zdpp1Uv5Sk{@BXTsdNSq3m6gI)Wp6rW%$Ol{*vHGutKi)o%O%T}nQ7UuGW`1by8Xln
zkLAbfem)fs2@N$}RX^3Mb;%MH6%`c)D=R6l)UTbH2bP{(92psDQT&X@Z?4tVoc;0D
z-{18HE_S<GQS&_b_=fkr#&T;qqIPX#ZW5fcB=3^px%@NkM_tdq)3_PY<Z<B0l*SH8
zsaIciT+BJ%Q||YmX5Z`GExyunoh@c|e*Js588KTmZ;ks~()aP`lY@e$a{p_*`Tm_*
zd;j_V^hNf0d++@$j@!SUqkhRwu}h)Coe>WAmoV_W6zX^_bcN$%xn1GT9fx{q(@$-D
znPABGFY@6v2eG9-E$5%BD4U)6`MUX9L<9S_66ci{YuA4kwEHL_VajNGINyQY*Iz^B
z+<yL&XF+o`?seBz?oaUl#=pWK{C??rwdC9OE$bAS=gR$la>Mw<`cnlfzx}FMb3EwB
zNt3H`*P}}+K0ol8{yWs8#$dtOw=eF0Gb`bgWQosgxLn2>I@2O%hv;qnn*PPE)(;DI
ze47<_`}qaY)MZM0>Tmo!@_1GWuVjzl#`1^1PHen-DEbYb^d+zF$>ra&ay<TXsLg)8
zKV4Nx^PbcmX-~(!bLFnT{tD`X>&5JN@JV7_M}PnE4-XF;*8C_~&fRqC^y!VYzsr^^
zS@PgOBeUGvx9`)=%xJv1IlVf!CV!TBzMPm|OhmTy&X_*X#BT8N|EzJ-rcVbI<2P^K
z+&ZuNcJB7Xv$IU|R$je3ukP3VALr}scKrExV&dLJldxTP;*Uqf+tjS)n(I`oAa>@R
z#>PM%v-m&L<ofupO<Azz&hM|FM(f0Ewi50mJrf;b9Q-zOoY6LCPx}1Pq2^bxqEFiF
z(|<!kUQC=-_2$#@s@llj>;LwiP1?91`FNj2{lA*EZ`t_edfwjN9$#qx>hpQ~<2{nb
zuVg?2UlL|H5sR~PPuBhY8h&P`@$tpq%a#ObuG{~wibvi~hMA40VgCK8ikJD?nUD9$
z9-gKfy`l1RTE^C>{;S{07cN`~+EOkk@Ze9>t=6u~6&ca`5^H;R%YQH5`0u2|l`@-M
zt$fZ&4@xI=&1sK#9-jIj;$q&PX}^`fJ<rVvC^)(0$#emQ^>w<pbBvQbUnT2ZkDD$K
zDzZ!^ls}8LVe--aiQd<y_r9u*_#*P9OQLtlfqQ<<c5BLv{ieS={BKY1jk1T*A}{rK
z+1!gi6k;eLWz1@O*iFfB!}7}$_;(*}JJU7UB5H^5Y~%e7RgtT_lUr9UGPKB2VsrI%
zXj;b35>v^4FJtYYe}CdPyndARXWDMQu-!+O7XHf&xWZy{fBCZopYCfnihNI9R(<8+
zdpl>pSO2p5)qCaIzcuF<oR*M|{~^BS*(>|`weRbh96xsIeVw`M6L*Zwm))0>o1dL2
zug>V$xQJ(Y-9N^3v;Q63zrP;}i2GZ<$wSAj;(7K&gD-9|)`eCk7Yo0>s{Z}@{Nhzx
zsy^&-S$E*Y^n1AhbIVqXYOX)idi24cs`}&7d5(uJNK0Q?uFmS+5UJR(W?IarN4?Su
zt)t3+2nxn31+EsfthG9F_RD)&a3e?QlN{R&P+}1@4L-IhBqirP`|h(}TbH|pTThJW
z+_7-Kv*3lL*UGBDy*c>p?QPqTsnwoKgMR${>9{n=QEl?U6r+O)1`f+FA51DdzhvdD
z3=^ppSF<{fCQ0<VO_?&~K+2~x=aRja3hmpsFJNVeK=;uLufJZ%+A1f#U-QS09|{Tz
z3`IL-%67|E?Uk$AD>rrOI(@S*Q%;=l@R@HXE97~0_xhW<Wi`eb>P7!o{8uX9wd?MN
zE$r*|uCLqevMcLqZ*@W4<ll$nZ5IA-I`?Axg5b5eMxS_Rd_2b~apqq9pNml%Pm@|!
zEWPl<OL2170`r>_f|HygQ!nqmcW%B&zjSrmm0Qm|4w~6)P8WH@cU}D26_*Bvtu_*j
zp9FrKc2*GdT(~`CK|uY%wF@=Z26k-HbqWcb&YYm-qk7_c`l3s3<{nk>^;GE)T+-vx
zu}L>2N%fRZtHz~xm#Itd=>E08@YVOuJd5Sm%+k-zIr!z}<wUb;^%DoKUl*S^abm#g
zt1H&5aS03*^zz#CzixT;_jf-&9OhRP>)spN6+UI!G$lPfK2g!F>p#4>yW70%%?-w-
zL7eS}8#RNMJ=pzz-|DY2jsl>gjh0)xn6tm*Gx+J<FrVi!8~dYO-^`A%Wj<71$8h1x
z_F1w5i_ge(Z2p<`#y0c#`ReY3&7Z~01qB5IvoETJbQU%<739v5%)P1_&~aBhBtUw$
zb5oMD!KF_%8=p?#tnQn#Yw7)IA_+`a>^q*U-G1-T9Lwqd?EZf~Z+~%h_<Ad6eKtOs
zj@aF0JC~lD_6~H;y?A`h!>u0=A3nVBVur%>(}58Y9giL*t&es8+3liqaFVL`g}v3^
zqi!!v(L4T#`SR>FeD#$aOivU8PB$~QGf$mnBodP9lz-Lq<_z7r5fc>7sEhskl%S!y
z&mclOFi*?PF;p$5?^o;m-A)279HDNGy8LbPeV7+-<+3W)?BcaFh`3v=AFBD$wZ-4&
zPfDY~O&$%i6z6Q6g5RIBAK#YyFI&f87xZ81wgtl)4c2oKcdblJligx1wYWb8gvM}i
zFirU<#d1vDL8(}7hfC>Xt^<1yI?UMet&DHCEbHp<!vXF)qy-t3cFG7&R(BQ?d-gU6
zG!xv>u|hHlI{s(8>~w5@_x`(l?!tbb6tdQ`IQDF-4Rg3#7Be?jmX95@nCx&nfAs>R
zMc0nszb}7zxqtiq`m>W?|4Y&^d-$5sI-sge*nVXmkHJd4m*+C>{3+GvSQNF5{dYb4
zxoM9-`ky<H^jP)5w2WUJW;^OjZdYyn`}B``#qSG$ePaYCKJV?^&)@$wB5M6M(8(!x
zb`~dY-f4ekxoTHe*P-<JwQUCuIOI=%6#Du3`QxYc_s68~o}IrBbWp48y!wBYdp@7D
zF5R~O@3-3<tG;HHPr0EoOY6Xs`8A<JB^@7KBNnjOaT%tR>M&$*?7i5iwOICMtJ<91
z0j%9q7v_LkO5xoP7%YVrg>r;=KUgiIAb7o2cFn$$D(h7|WhqZ*7uYT5`liNlEIX4?
zEo`-@r>EzS&*$y4bJc}9H{{$j;*qlf&z}6O(s^@tV=_A%zucQ;UeRW|@Af^PUoWSr
zsd-OtX`}!PBWPg#Sf6b4`fu@b=Je<L?Y(p)RIqZ|ejAB={+rDj`}s<@ZMA4v@72(K
z@2sp+)<hSEW7!Q$s`kllo_$s$Vk_6NZt>Y$^cGF?SrVX-^QS`N*0uL>W{_4NVp-Rj
zsi}3HcbbhQlbo(FG$}ZyoIfuhP#nJZ{KngFBX*bR`pvPp*fLdctKGkU|8~4yw_89&
zB;<YZDWg>zl8)$2nfv{W->fS|h6kQ_b#C8w@W%V!4m!eDf6vi%_xf;Y`%50f%tSRF
zj^mHFA9Kh!@M{iep~>>&^V*pIL<PS#uu0PbE$~xvjCo%SN-NXj>wd1{H|*@|J2pwx
zTR=|k-P@o&>(;E{;pF7h(9>JDd2P_jmV*f^HqQ;wI{NT%`@}hO-t-C0ZduL*S){OH
z*EF#NCWia9-(}VO=f$kwR<u(_ZSu-<Wy<b-N1mOXEgc=TI>~JI$2XhLCtY6`dr$A^
zY8NFzx%xkacPgLH{c3ldk$u`SyFSzB_i_)N>aaN;FW1w`Y^D@=dGWpHAvYV>dpFd0
z3yZm3In}{%M~I;$(DaQ>`_-;RUtb57KJ%G;#r4W0&nsCizB3piJvz2~Lzhsb^+5a5
zx(#~ewwu2Dw%t9|de5a)(6i>^w(r|NbnjVt@VS)?U(UTflE1&b&2Bo?5jB6q1_PgY
zHj-IecO85l_EdUf)|ogFnTuwQsaK*@`m&ol<~90S9s79RIIt@0`jX@whqr#;e)t6c
zF2{nz<2P&5Pkp@esd$A^++FTp(M*mE@1(DaU3TA6`0~%$nepIZpseR+Jy$l}z4*}c
z%$rYEEGB=-?}569`S)yIeEp@iV$Dx)KR?iz3U9C5<F`SxdfRl4tnLS;P0$AC+rP58
zcnrY4`!sKwL;@27=<J5NUoX|Se_0x|vf#}P!!6m@&*}c%s%AEuw_8m2(5}+gdt$r7
zPox-uc6Tgx>n(cuC*N;>*HiUp#z$sGZQ+<-vB&B`y35bfj1N2AtTzO4r(Bt<>{@bl
zGWUVEQVNa_tK^^l{_eaxTU;i*GQ;X(e8}6|$`xlMI-(EUHwR@$7ndioP$y+6`s^}3
z@h@4aC-wNNJfD)OlU7f@u<bmT#vkeJ!rwp><aK|mBzoP<L*1_Y0^KNXey>6qG!R)E
z(QEdm>X`-KzVdUuQw6u`2`!aq7K>|sE$5pNVqdvb&F25r`4%&e9zA_Fw4tBnv-)=D
z`%4<!z7~g7bFBYYs9vOf`EH2h#OEti>MGV8cb5=~{V!WF_vEQlhc=(L>)xDxe%H!P
z(-QCOD6IH&QeFD%zcpK>%=2Wft&6?=qHfZpNd-SXBx;EC&iML{5$cmq^QK89OqxBr
z``ldX#cS5AxmdgR|G(cAKOVN<4G4Yx^>M#_(#J<f!>{f=F=K{=PRtGgSt}EpEf3%K
ziR2v4{{7x*rQv<wse+Y$_szCHIQiPHdH$KNAL^_dY^@Te^YwgET;<roBC(#)X=(5K
z(?L;PlXRmKPMpZ7Nq5nma^pDrtb@%D%g>tL(`$v4`B5Cu#?n>=zTK=#UwQ{rJgU60
zHuRoe`-+<aol`m9{Saxgw&8VrGp{v8R8;iFzFO-(Ions${&hrg_qsI)E_PEiG`yHw
zoAy@Y$h7wU1y4#^Z~s!s;=OfWq%-k-Om{<t{Pr*DTP;5vUeEd?BiZbW+B=bJF&s<=
ztK1Fbc3Mg`*5%Fc<UEkE_Ry-$`44Vi?oQY``|c(6z~I-ymBMoGzS$iLG0b~;9x}HC
zYE~?~{`&5v^kPwA;pUyi&lma6x4Wme^yaCvXI;1F-3^F{cu^$J)ylNH{Jq=xdA4^W
zA}>QHwI+Vwa)m*d;m4zHeS_LxU);VL=G-t?vSf*aiqOuLtFCFQtFwbf9PjO|-W%&R
zd6I{UgngY&+WC3BQ@x%}vnzcTR8#s&b<OY3%oZ|b+rM~TnZhJ0IHU5c5>NkLZYGxP
zUuI@A)@iaARd6@FFj~p*<@4Sz{*UI#Z#~T;DXH=QZ@GkCOhNu}m$NgDoacWv&vxOv
zYrIWYY`<>=4UBelym)m0Iu<W>V$uGNNygm^&;H;kn|<*1Q-R7}k2Ni7b!tskXIevU
zZu2~L;>?*N_x4s#oHy^D%3tBFB8-fTFK%zw-&OjWt<&Yvw|}{5)_wK!8f*VsHgDo-
zE4g@8H_bz1-Tdh-GZrrNy;NVgQ!@VjndANY#SbJrdy<zg$a&zv69*r8!A`#1yTU=A
z{crBt{KM|8Y0mBsylcw5C-*pBiLgEFp6GSSriAa^b(O#3A|el7uit;{*4FIkyX%e_
z8XAJ`c5&;MyQ}j4eAH~vl}#TW90ZN;+lA|hJ^uZE|M4FmAJ1N3^gS8UzSvr_apT5}
z`}=I)lv#rgj9Ij3k=u7kF|oE4D>P*6Y9z|4FUJaJpJY^H_;ATvKk;A_tKQt(OTES4
z+}SBC)qCu0=+?Y;KG{Q?QcrKlzi*d6{ZW|FOdil;^}FTwdrzD=p(gp*|E*xn>}>+o
z#n+5Zw9H!S;A)ZQUn66_y_&(RbN%h#+nFsg8S2)ua8+<OtV;@FeDRPu<~{R@qrTSD
zmTnOVUGC>t|Ify!vXWu?qX2E?kKfyk%*5<utsEr9%QMaSApML*Y)KIB1ahYtX9w05
zs%mWtcZ&ZbEmJmmySGwSQIiK>XhHmn+xHm%udr5_R+%Q0Qdnr%Cu`ldWsAvnpDC(Y
zoHaEy7uLmEtEj6lj@?}*chm4<VzEMTG^1Z_G2?Ud=g#pbuAA+$Vo_Z=vA|o!%D>aC
zAici7Co*$OVssYgwq?^Ey{MEu6Xy3JFH4EhqvOlL1=%JNwXp_DOi$$`!?Se`eB-{K
z=zlJ2$<#OPXA{4k*x_=HLqOp1eaXMK@3bXe48Cwp|Dy8aS0z?Cx3}>|Z_9Da%F^;#
zHtnaJvWbaE?eA|#LBqUjqs`xC+;!Oh|DUy6k3{3DRlnGuaW*yh+x=wuey=)TIP6*6
zJU)ZKl_3>xHXgsQKHh%D*)$6oKA%}8C!fyWeB(yMnYq^DLY*vGTcwO<@^G~>iFLD9
zR#t+h6z=}v0Tn|lEJ2sbrJb9@Szlkz(Zn$MB+E=6w%vF6Hb(F?A8ZiS4g;M7x1yZk
zB<LKy>}xtde*JRN5p&iNJDj!kP>PYFt}ZXPm`=m)<^J2gFbFfuurAlTSMj))ZSLiL
zwbgHKZf1Y@@S$%==<DfIr?&P=n<ssLch{o)-JIL|&21g^ra!)wz5eKi#KQ(PKMGb{
z&Fb%oUb4RfG(foC@^wL2HAh+dS>?w<mXG!M-L_vy1g&=7d&u2cX;M|no$j;;I~Xm}
zSx)^>b_i!&$>4Ij;hdL(C!@xmf|Ymjj1C3`F?nZd=7fe8MCcSmRPy&l2{<+=Om|k9
z?kpw1kQpGLB3Jd_4N}#um4>d#jN;sVmcjX?-Heh<gYbE+cY_#rhdzJ1sYA+F<zuUd
z6vNDXrYEmdG?=R$RldD*Ie+Su*OMnt7VOv|@$~6agPA@XZd!16MA@}EG0Mx!v#_!%
z>gez+T)0qR&(7Ih%o<jaeT$NxYS=Dz4s8@%R>ZxdQ*LWX(o7Dctt_u3M45#D3f#2j
z*eA%f{#wemTZKleg=Vs{#pswhrf+b}f0P}ad~&JMiYH1gY^MaJm$^L8i2w21V^7rN
zd#et=oMc}RSk7iS^?AaE7YSRg)+^cvI(xbntyq%PvNB2V>2*d~=4!{q9G|m%(>6;k
z_nYhF=Ehc3R1^>x*m&yHDYd(ew?&I~%6KgmI(YD4M{lpIlM_=?QqrE-u<q}_-|q*n
zjBe!?f0gt4{ri4@`@bTOkN1CfNPYKsC4;b|fI;dh5zyilNWVKYG;}(%uauAoGlQ&E
z$pL15n}#1hDqfUWMXU{b@wKYsXwr|LKM&@ZIj_H-{O!%nym~!Q6g;T~wJ_I&X&*^4
zbWsvi5#ki#VlA<f-4dlc#Y;6rOH_o56|^m2%G9Y>Z-keWm^?c>yM4k00f}C>2pzE#
zPm6y1{=Im`3J$f&oKn4PZi@v!KRfFj7B=nnJoju4gF*|Lh&>gC&(6+f&$bnN$R}?n
z6JPsP^sx7x6>HY;WM*cbICI7&F;P)VTYKU4*RQ{R{UFln1nMbojp{vd!sE!%qYIOd
z_f0sN61R5ssi3|sm;Ro(HrKT-l#S<_S4h;BxV4>8`ZGNkTaSoKxoUtm!Gz82vG||D
z(Nyl-zST_OKF^d0#<{W^EEtT#xdXV>m=uH=wFCte*ql@xT0|yP6lyU;dJuwwS79w%
zP@sTt$yE()?ZdCv?*}i*nL71qv+a@~&3C(A>+SjRs5|5Kwzc9~IWqn%GeA8ce%mhs
zDnguET3P~9QeBG{DP?Spn$F}iY0{(*$E5QY?AasZwpcLt_BPklR8<`@ZXPz~5G_$J
zFRy}se=2q2_S{%|9^5pU)gHP!%u#FVp|s5p4>U5LICrkiL*>wegUt&sW;}TPx_iqO
zlNJB#-9J>n+qwMMzJ34yRWmp^Ix;3DCns)=+F1EHZN}NOl2=zaV|SOi=H=<h@Ub^F
zHGxve@_OkVi%eN&{CWE0<Kv2VJD-0zt-s%b_is;k_u(d1?t<&F<&G+!-X+ySN_hyG
zCAVkyRb^NJf$53ttSl@E7Z<tCu&=iZ3JNOt@*+?~L`1>DLZY*?bH~SH(hDzU?1@d=
zd}ViezRiaN%oj3DPMkgK>f*w3Ce8TT`uP5Te}C`3lK%YM+>fWU*Mst}qM{<GZeJ6*
zdBW7GPoKR4wGCES&bF;K>+0%SW&7{x^mrzQd3C=sLG9b9wPJ;Zg%>hRE@W-JdaGZ~
z7Ib1{YHF&7kI#`^rLR9+beE64_zYCEJv!Pwao#+>y>b2Sa+NIIV!Bzg)UP$g7N0c*
z&9Hp>^a(VgnUa#SVAU$Fz`#JzIg}SSr~7j>J$P#bassG`2H_QwiI55p?0*muTRO!{
z6?D4Woubpa_w<$?l`u}@sj019c=@G(q-5v%eZRQu|9oHuoz=bEdeimee|~;mcr|O`
z#f%S^{p}N9URs*BZWhSoD5ms>s`cMLpSMpw(7<>hYwLyAUpqQG3#Af_il6zsD6wj3
zZ%@9xE%)jnZw3WZQ&H`(H3v2%9u5c!DzfZ2{IFoh+n-z11O)|WnB~rbO?E;eZjqS7
zlebJDI}muq&+5NluRnbMzW>xIuQPKjg+cc!F8=lU=4SOJL7Fmr>|9)25^+wTly7QP
z_~^*f20=%G3mcP<XXS=yiT1cD=a@;mC<)%Hdc9Wacl6F8)f6L189w$UL7Kn5yu6&U
zRTvaBFdVC^a!;=TVL6C3YyYZMS~kC4EViiqwI%x3Z1a3MFK_RQ+j66Q=G)!Xtp%+D
zWnViZ8@3i8@U;pD)2UOZ7#O%(nXJp+thko;=f_8Z?xWLh-+uc|>i6muD;f?zZ17s@
zl$oii<~OGUG&h*pr49)K2)WCvV^1st%vBJ2E6+PF{lL{%4Q8L+aQiK23@<NlUGy)|
zvi(KZGLLi!a&U4sx+pcqt#@~Hblhr|n3%ZXW{v>M!=eeExpn{lmS>nq%{ZI3CI9|D
z%~NU+dm!YlRR#xIKwd>)n^((b=QZ8TX^YW2-o`7v&SF{6O3+b|D^_T5G(A|#1xjfv
zc7htRppJXYo(jQ<6DLM&OlrMc_VVRRflikK3z-eK-%dE0vh~~U^z(8VTca2nPNo!9
z-vvb!9EVGHZs!KgO+p+3A{VXp{{Qc9;>HL8IXS+$e(fhGt0y07;S}g}nf^a=Z5T%r
z!$gmk@_Uu+(cAOBmfdt&>*eIcv})C=J+W*P-8)>AI*ul#q^5#aFs?e>BWWxkD%v_@
zhD3ypn2Wpn;jFDrtFJ04DKSZ#=N)-<b@kkN)h{k6-YGmT%fPTVt{=1r{pF>lrhTHK
zqO7e>jC<qa({F$m*+HT}P*Ct{FLWRQ?uRFVVXH;m77JGGl>^<asimcrU^Mf=<HyXK
zZ}QCaVOtx<y*G}()v2*vu8Jf1SkJ*Zmc@HwtpZnncse~^Nloq8?NouvJIj1$Z^*c)
zlt10kW$TM;Yo(i-n-jN2DT;MZoI96y^2wHOZ*MEBs<LW_uUqr+&YCqkA)%p;3j-Ex
z*&_1zSa0+C_4;<d-xz0Xy><HSqsNa6|Ns5I*n7I3hK>$P!OOpzaL0ofrhL$b3p}z<
zEUu}kNidKIh>Gf3wMvVHoqh3|H9VjOW?GusqD6}?EOzGyRcH$qFx<R(6Vwv`tq9m#
z{k>{;%_1><E2~?#RZX~e?%Wx%qhR6o(+d2RUoN^|++Cgz@=a-ghRBES-`hj9S}$g_
zoK0&!{LsPElM_5+BW=cG|L=#g-M=5n%b%a0Y0SPlY^_sbq9SPZmt!+q;*Spx85o)m
zGAs?^oan*Qd=L~xr%rikh;Yp~o91ul3ra39yeO;_Gh(<}nX2~6B_<|n=<6S^|Myw`
z&7GZ_qjoP@qO#}jx7!91JQ`YBhq(3kG;B;hekjGLa$m-xup>zu9n>Z>?htuYxYf(w
z|M;z~*?VKzDo;$&3{Kb@1)8wE3R+b&{lC0~M8}gSDLt~*VzSm{EqC+W!@|Ul^~rXB
z`c$+gV&kG)KSf1FXV}$R-K+WRyCw57o7G&ts=abyt3~(i+qYuXs;2q#<=2F1Z;8@9
zbog*!XejGkzvm~Hd&1L|i;K$@EkpE-x#v*QMo>LwQTl4i<;TnY=O3G$zpwMSTs2Q+
zW#x)htDHPMI5utGY#XB)_&RCxO}+p1r>1CbxcxS6&9Uk;X`8ouEAX#gwdzwDr^^+F
zrAwFI*jsI0_WmC4#)uwJp1OGPBIsD=yXE(LO|!2ZNZJ@;t#58F9=zP|XfwZE$Ak$2
zE^cm4i!Ul@Yjdlrs#?_lvk6-p)tWx9lI`y9@^%Fdi-HFY;`0<i2@Qq=Uqe@}!J<k@
z>66CflPnAYT2njv`qmj9U}4yncem^1<>m2q`Z_w$_Ds0s?6Ym^^J|2(!`HDCXx>pV
zG!#_#pSNb?Uv~MLfb98!fq@sYwg#-e3ho<Zt07ERQrdM3v-pgS4bc*1a9DoXQEl?o
zTh|^IC}?PKFenIhURdbduC~4(lpSWtPd>@AGlq|0!s(|H#%VpLYduwjK;=e?(ZTE2
z#jWO^i%kU;_b{&s#%_h~%SFVRTxet@=gJVS%{O~i1~0#M^WS>brA9M(Zg0!Ye)S1t
z$%>gqGkq8sR$uLUdV2cqJLi@AZJ4@`GHs0DS$wg>xt(w4Y8Pa`ELtswnPE3=-n=ku
zb)t!s;`GysV%^y}x3^}8uL#j%XmDES;ON-6{1kX~X4;cm+3Q<<)R-B5{Q9-)&%O=S
z-``1?<w$(`{25e#t%=zwRJQx>+@+{~nu_VCug9eG9oB|1GrTFYo>%dxQ|k7)IhMjd
zfByXN@uOo_)~e-RD!a5en;14m)Li`|%yRJd{30c#tOn5OnU$55AHIG)y0iGXRLwpG
zju|GILUGk^O-01S4xK;GfAi+eh^<+n!Xe&>5Oi@V`8u&;Hv@7gC@E!0f>w!1^ty30
zF|5AIwK1Y+o^7?0)>I}2Cue8F^m8&HVPS{THXqE}?yMvBc<=XnyBEzrb;=90+UamR
zzk6Ms-LG$NyDL9Gd-(NweEZcbR#2EcS~@+>$;pZ7(&fvbcFwES>#P1)3dj1Y`Oa#&
zaU&vs`a?r@ez_x)RK53rR%%>TQcz$pzf-^r%H|CX3{RduJ(#yW`Q4qJrt^d)Bsd%e
z1Ox;a;^X6w967SUd%E6>i;LOUglQWY83_mpG3~zFH`6%1>cdU&d?zdoZOwy@G{U{R
zs7lhRL}N>ou8*4V6fadDHQ^;enk81U44_tL?5>i=lPOIK91}cL0<@-HW%6No(9Cb=
zFkLTJKt!bF&6}JrZ*Pl(iq#`YhCOb|Pl_yg*qFJvxdnxVo99}W|C6u&E-QL<>o&$e
zGwr_gl?aFg2EK_+zOJ!znuM>8r-_^I#no!}Bz%+dR&~ZD`{Zm~o}qIwVxz)0rmk4W
z3HPccXV?|*v;U)GQ9C11Vc-6(5#Ou6+5O%lAkkL*t<EefD@*EEuv&|N6Nh5hx0CAg
z7r6J!Jt(kPv2I;kfCkI#vu$2WoA&Ot&C1SJ6zWtE>U{A0d3)vOXO3&bvSqsuKTLRj
zZf=0q)C38(qMb5atxQ>4rII#E<d{h}Ha3Eas%<$pFCCb#sR*_JLHy4VNpRvo6U{W?
z;^Hd!{VjLO)TsxrUKP!~wZ*ZZV8hzeO8@(hCN&;@2x^5vDx|exhi~4LEGsKZ*nE>g
zPERIvV?@H{n+Y2utd7q%%@+IjegA*Z{==k=5?8NY4bTwTuz7Q{i&A5EH@B9y_Qr&R
zOe(6XrdO7Gf}J20P*`ZFrL7$p7RHvIp5AdZ>B_Zhhwk2$<!WWBv6FxI?%j?3_4eEH
z?sBy{Ei7K+eo)=i)O3Q^(*DB%KWgl5<d}iRoZ{<#vKH;!!)WiE)U{-ZN=jOqliFlZ
z859^8D8SXaO|Kgi#E1}Rk!WP{0b7qum>o6X`S<I!{+fu5Odmgfl-j-0-PQHs{r~^W
z<LdvG7Fftghk7z3{QviNf`<wN!&EO;v)R06vw4>WMLz#uyfbFS)vOg)vp!VV%zeD_
zYSx+A=KS~W-FtCstM;z4w_Rm#Zz-y)vzzDLafpeL*|d4H^sCFtU<a8Uc>Y;YgzMq!
z*W3&bK2|*VSmEL6dGPM;^1|2GbeAk!mi1@uf?lVE2M#u~2L=Z-i*>WMB|doaq-FpA
zf6_a5?!5Ldq+_Owl3?ABhwM2wH?hu~IkWWEoH=t0vaV?8#O;v~6cpU1IRV}Ktw`QC
z)|l!wW%~5Rn>Gn?wK4^*ymC!dFi5{&t;O2X^5Ega%w=U|+w@)<X12;a)l|Cj#CxHD
z_QDmRH+QKxy>fkViuw9H=IIISJKC)ql@o67Qej{?%-}lJ=*iTR0g;OvT-LP(9lfz@
zjoR6heazO3?EmDLepGWDe7YegR*1pj?23Sh*_}<dO0JyHRtyVsK6@csdn2FwJn5F0
z>K_&+?fa9t3vSj#PiJ}XuxZ<zIWkY4JaJGFGQBl-yR3}NgLm)x9y~~>sII=fOJ=pE
zj?R%Iox+8$u4vA!&AYd!GxPGY#ILWe-q=~Je(2C4sSQq_wwPvLi%7lm=ur}A9JZZb
ze%q-Z;22o)@z>Ai^FMw*Zy%kr=j!V4=p3D-TF`mkQ#6AELPC~oja3nP`2BwU@%i=t
zI{WSaNqA4wsnl!IJ(^^=Y15{FfB=S-A-6Q<yINUU9XfZ8&(YEG!}ss(({EcWQ_;T4
zC2}oo!3HzttzB8W{(G)*J5kuskj-!2XwEd}&_ksUn@T<VS57sZ&>6H~$`j|ct6IGR
zQ(sTwSSikTo;PQmZABU51MAl2vza!ZB@s#0BewT(CL<&RAK4{gsc@eC%2tNUKh(?w
z7m0gwY>;KxXMf<*-sH_&4SAa9%#pdXzg}KaQc^=p%P4EPz0)kM^z?L-{ChGB7cT7R
z=wO(Czo5HUG)Xk*`*X#|5rUiiMHgGS-$}Txwq)VP8#)!+%N;K;<ZqFA+J0bPoC9-O
zj7aDy!Rp04ohz^In5fqj;Wl~4+SbEq3w<XjTWv2m*6=MaL-fIg1=r6D-aUSE&fOh>
zMO@!c={c@jw4dAKaPnr0jEC0*W%sZxn0{Yl%hxwo7hL!E_jk|9(Ge07DtLZQR%7ZZ
zw!L+=J9q9}Sp59li<_I(*?6T`+}+)yr>6)?N=m-CzJC5i>xJrSYKyY3uj}aUc5dgB
zT@xb<362(l>|2{sxtICR&%0u5zBH&)fBzq$@^^O*u8Z9*<r~qqbj8)Im|Z2DphLW_
zt`46#b7to2Nj`_3770p9cCL%vo%G?sL0&nVSwRy!xGR4bEdC)9q_xgzWtho}ubhkw
z;f>~t_WWKv`Fp|_ZW(s>dD+devja~D23Lrfwi>R`wPT&BvGm|NUysAdjxR2W@!ey7
z@IsoG{e5G?#(zH_rhyY1nDAxoPL#OiG#Q*NC)7*1+67c{tgvLh636&tCd1_|Vrhbl
z8jrHFoMrsIuHi9vL$=9*&s%?`J}t5o5*99edP+1TBqZW*Rf~yRjh+0&i4$L3T`g{7
zW3#4g?x`(ONA&#<?tL3Mq5H*mu}Zt0EfxzNTPMD-(B`R8f9-pqe}8<dy`T7lEHBY3
zCG9uVoNC_~>|4+8R`!{xKY8vIskXq!Iq&5DO#Q_?>C~gOMZ8Y04&UF%>bA8)UfF56
z^MQ@qPnllHGEGWO{&-xz{=vJuyTf+2>2k0zf!0N@-~Z3b$=NwKw(n+FclX8h@%DH2
z*WZ6qym!x@f^TmkU0hru7H(Shc5%Pm@$dKTZ|<#oapBzruk4%%LB%D8R#jg#-n@}}
z7iN=ipy7CTo4Vf|Pzzc*?AnHPaeKQ=v#;IQ#dFEw+nbxra{cZ6c0UeWTPoo6@8GJ{
zM|TuHzV^7j`{>mE`sb5&eS3euzwq&~nW6?(m7h{TqyIT(x4EX8u35E8>(9^U^Ka}f
z*FSaYR8DN)Q5P4Nghxj@L5(~Mnb$g6;VV)t=I!MD9Tcv(`q#YBb&ef7f5<5Q`q6*z
zM;N!jv#h-WaZ9%_q-tshPTa|=6}j^2I%kjMV_QErM}OY_@M4jfMNN71bZ2-*{d8wB
zgD|9~{bwk#;1x%}A7h0sR*9)=xs{IWijX-_sqx^e-2)?;hE(x?Mm)_&j=0RRD&<Pr
zcw<qr@THKAH*;KET@x=Xa4aY&*l=UVBqPgndb@gO&o(}=;zgLKB7;K7^Tp?%=U#j{
z*I<K=MBc<X!QD@*jSJPg#SG2G?yajiQ>V${Y!zju@G9$J;hLR>;+Bh2y8FC4Om}eY
zF<g81y2QO2sR*%}`1uniG^C!Mrl_oZI4Rl8EXPb**{$cm9LwSd@9u3;OS^vM%7XCq
zaXV^%Z@Zby!p{Eq)6>%*K7QPokm@VXIzzyz$B|KuKd|BCXK<~;+sNe8Q~d0VB#*Qi
zkI~FCZwx`Zs^0Jaf3GRjRHxOcF~0t<=<RK}zuoP-d3bn^u*=sp*wy}uD7mxa&D$FV
zua&2GebTYgQ=E2;iF+^eu?KTkh<@0{zv;$~tW;gEN&8$PUuhX=tvq^6b%|zj@!SWJ
z8wKXAwPWZ$yS>yBoVUQl`L)aB?foGU!RWHQaml#@&C?rRC5yy4&ExOkTG7QQ*TXVt
z7t^B6V$!=7En=E&o`3A&;r9O*h1oa_r$((k_Vx93&?1{Vd#kT2B`<q(`f%Gd_rhdn
ztJdiPpF}cu%4{rN_xSp}!WABC|2HMKb{+I*-(>jq_->K7OD9CaPknru&u{R3`fm+!
z%~!VbA~X+`bFP2<xcIQ<o)#0yshg74?D%E&Z0@UerNXei$A!C({`m9x{Kt2@-~U^D
z*t?<q{dqoFtCs2Ub&|*XWH*;uszvT7NZfnKn*r31G)_CSA;1;v$rb@8DW}|A-DQ4r
zqt<^AVu;vRW7#KfpSN(8)V06AzkdYnXnA{U>;E6=6D=(*K@&%yv4bmDuKd4OvU3Xq
z_j$g<+dobQxrviUV$S)y-P`-N9&Kcw#_7LC*Rq-Y_^m}IKdZU)6`yEkE#){`E~fm}
z#oa?Y|HdvENSfwQY?<&}43q*u0exx8N*9M`AquGi3d`8nKe1HX$F_urVbe0^SHFB~
zcGv&611*Yv^6XjE3Ja%yl`2A<-`?D8o-t#_ach&=U4h0OzaOZ5>)p-anfX^uQ~2`D
zYR(I5CQJXRt~#)Mv$V|L4E77hR(;5_+*W4U_`CY-|GgnmYY(iM|NdeBW!8Yzni?xM
z?wS+Rsd+m8aoVmEZwxoBdjIgQaIC=Wue({bm6trcqr11E+^^)=)I*EY`X|nv+j~8}
zUbdZ2c2h!X?|cuHLywMjZ!CEkv?8R}{>qn2OT8m@m#uX@W>xV)q3rFg)QKBG9t3$h
z;(ik=w~mm-DFdFgb8|8$2K2OTssCRGy5ec(%$eKtmO9S0C}aX{(`#nuKO^@z>}2E_
ztBahSuIf4wl8U^}tJWO#zkdIC`1JTzA63KZIg_3&Jz-@m!Bx18b+z)7`L1DeTfXdw
zTXEt>%IhGQodQntyknxp9Uy$e$xrkq{4-MU-B_yHVj{#7uuF2qPL7thtSy3S{RMx2
zmC9I^oOt8F<}}Zolaq7Bx^>5HY)n4*_+yWqziRm73sYEB-k;l;R9d>V;v|2rI{WJ!
zegAdGcB+=2m9k#2UfpW{{Ywe<m0Ou66<IEsTIAuCqOmKm^O5w_0PVH%8j1za6#t~w
zZ}~Ibp6OS`p>xgaFS<wRxj#FZr1Jip<E#6XY1fY?ZGIq>#J_!-pMXX2L4$@RA#8#3
zSVUL)W-IN~t8v$hnPq)I^8jCsyIx3<>8edfG<JvcPQCMKzw;9%)o=bgdK6b%EqZL7
zs5W<YwARr%Ur(OUU%X(!vIRa%4$S#_@<)~z_m|!h<Ck}qY^ta!vXi>{$w)iY-Q%#p
z$<rTiwg%3)pQ_x(;&1r!&XXr8XJ#6+KYjW%Y}LAtw>PKrdwF?%IBS02K|$cgE}69{
zMv|a$rtW`tO{>4<@JN|($jQlxNl(r=p0@dd;vLq#N^b=&`S9kaTgtE&72MP+i16x;
zbzk_%@nk`uuBgKPIo<564tK6*rHKFAT&|`L%8r$BA9v(@$#~xNZfz^amym;(J=v`1
zG1+Wm%9-}`U)hA!KLS=*teC<vA^zauyFR9Vs$q+^OnNuhbV~8_bBTX{eHD||H#QcY
zU-OAGY+X#|M#Ht4pP!utt!0yV_LFDUxznc)-_GCPE2<p^TJ^0qx7sk@eqUcbZ_(5%
zURMP#8Jv6a#%ZRCeEc^{2KRZZKdKvLiQJpfy@}mEdcB3yKSznFB0t0Lw>eGXe{VMb
z7D@)@f@ffnt7;7Vix^W^uGLmt@^PXX^U1x9V(bjZ@43w{dwoq;#-`%K&bbC29XlsY
zp1d*ryc}q!PLA2_gnGBLCKVN&3?(({JPQxkmTX&{lBKf7qj8N_;-?#W2l+ZGR1d7#
zC9>7)NxYu>tAjOn{@QY1D%u(O_=Qrz!-dBWaey>3rT<klb}F}1isN)RqRqI%XZ_KW
zmF6EFB<#C*J?q*@-nsWUox7+1NqE1u_F#$cK9<aO?t-W7B2!emeSXE{^qx&!cy$NE
z7CHHjXNPMJY<-;ZWn%Y~iUJM!le>#PJV;=a*!r|?xq%kj@%y{kwstu_{~j$->Q}f_
z=KXqKw?tOm0~uZ^T&8ySrggnv-nuwE`>~q-^6-0y78UC+atq9S`idh{!fPwjX`y>8
z5^T;+apte)eECuWy7YR*x^>&~3VjdEG)~`8@X$#oexHm?-?R7H(YH4wG6x0mv~P5C
zb4xnh#v8FAf$`jY`}N!N3kwaW=|;CL^`0KJ%I8zhH{H1(Z#h(#aA`G7n4A8W```cI
z9DPNBXIx)+S(kld(|QtTQGZ`_zpSovpyl4<;8t$tE4H$)M`qm1+4Aiad;eXA?>+zj
z*QOa)FPO@1uz>Z$y#z6??An4)+ibVV>$|Q!QgpD!<+8hcZA!?3r*Cd<2DQufd^{#C
z(EXKNa$V$Rw&G`J95XUjEIqZQYi;!Qq_eY3x9J^z=AtB+c79&()z#t3T3V-86t5FK
z`snm&;RPYl-z2#dw-qh_Vq<4#Epvar0JrtJ#evU7?){o@$eY8^`Q%;IgpD^oWbM5H
zYM?<%EyWfabDs5DVAm_QnCNW{Z@i)?66e%mw~Fh*K@NvG86n@ld?}H!C};qg5$xr~
z)hA<_6moy^=RC8Dip~R5+aEOEtNLBQlGD=rC3ivBya$#Af;K0lo5RZv?2c6ac<B1u
z1La$Mo)z5Si1*oVE@NxgWgrpvN#}Y1`<^}f&5yl%&AU)KK0kgrgLTintHSwlvOVAO
zO|MJFF){Sjm335Ei{#&xY)gD?)vTRU)4ggd=Zm+UncLeQ#^0`9@HC@-?L$?D1Lcnv
zoy~TX*uCC-S&S6N{&(-h)<1o+N7}<WC}BhV+K^Vu*P45ltPENup>uCq*OWa`&9&V}
zZ$?z)NwiL%P%p#A6Q*+Rz}iWh*?v!(J{>eQ?`yZG<!Dl5&YI%q=N|rkzkmCUifKv{
zJwCkMeqZX1xR6lO<Kz8{-TUP%N?uF|<en9_KCXAtBq8r9p7VqxpY`x^+ic9rQmkrS
z;&@`+#!TD1KSF!1=!xF8Uvu!fam|Bwi~jG0gm>l~P->Y!-y-?s4V^9d(-`G$mwn$5
zk?`PkK*LGfOB=omi$2@?id$~_vd}1JA0HmQ*j*_b?tgiC`6Fn#9_W;zt=ZEL7WlO~
zHLl<H>r_x`)X|HJ-9fFR=;;?TJeCI4{CL=Y;=H-cqIpq;yxw|!3qJ^b>Yp4luOa`j
zdSfC_yVX<`eb>lSr`T3>O{ib?$a?-lqtD^d(;Z<+L*Ub$4QH}AK=rGDlgHr+sSNyX
zOj;AcrBHBZ1N%h>7n=k8mu{|Iwv6rfx3|q+OS29<D#^aON>oO6>-$Y5e}9!OE?Zh1
zm6D>u!gSW4v8#(~$@1m1Ll-Y~adA0t@ZiB$*FAlGTO)L??S5fsZZ7WX>gv{e{9(a`
zh0g4A-)_&l+vK!xMe&)tcV*AcHaEA}=CrWEMXB;nU|ih2l%`T4VPQcDi51^p&)H+m
z-f6$oEFqM?wf75adw#{C${!N-cW%$S%OIM0y!gSQ<HrRv{$?rg`E<Gedup`#_^X{O
zOn=o%a$YHxEjb-nH=`tvp{(Dg{guwySUu<V-wMCBzuWNHAorn0_gSZQ$%P+YzG<85
zeBLSQVuiX~dDVJWw)Jlq#Ex&#UzQ(U?z7K8piutak*iau{oa=z!o%n5d0=*D^FyIU
zzfDVS#?L&VGigTc+<9wbFP^#j<NrD>Q|65!tx+?%ex`!PVip8R|Nr%Mz1+Qo=)Al8
z{M?1T6{kx7-#z6l(;}z27xzx(zQty(bRn1{y_%23#w=^8)|2U{3+%UxiBHxlG+fEW
zwKQ}8@~;z5T#eZBmT}wJ{+8yx4f3LkkC=a)9H40Wu6)MEJ#U*Y95$DlIB&1ulRHvz
z-x@bOw`y*bN^0d`-TJa3ppf@^m%q}&2OKF{m-k&?wC9)d0nIxv{w2AZrf6}ldb0Gy
zI=?25xV%@(zuZ{x;G{s&8`Hkip+R#_th)c?Y8s#7i>KzV9$r7I$uzI*--hRw&MU(f
zgax)9y2Z03^zM<hkBoQ36mSSF&2?s&#k4f4Z@r%XfnAE%AL@O%c*}il*yGFo_NKq~
z&e{0p?OQ=vSzc@F-B!o-<Mwo1x$<lOI&Kyw&|WCevh}8>CeTEr-TeMdn~X$6MIYYU
znr%_=fWgSv`0T!8@%4XOzrDQ;I;ZXHy6ZvL*2QKQ6bf}8J#?&B`r+%}1~KQ39%Zfn
z_fy@f><!1tkX4`e%$g;o6TNLsAlr5mR~bHT`F+otALbe#bbEZeao*`ki~T>Fl*Bz~
zDOKO|@%zlA=;<!t{Lu3t<NQ(a%QhEJ>dWecJ>LCYH|2Ul$ra`=-5(B_@BX=?XgX7}
z?#s{T?agm24_zGwI=e`&y{1pbQt0!uvxh%DJ^gjw_t)$9Cp|pW%E52`Z(gwT$#dt9
zncuHT{`lPX;lqa=Jw0oReHI3Q_8f~z+N-FrT)cSk#f62;HMO-5A3kK<7|}Cnk`QPs
z^p}^HJG#4@gEH^k?-3Oh{qf^*|Hi_{ZXYUcIo~+yCAhD1KF7*S1s67JI>jhmJp0^r
z%f}au49mkl2>d$K_?&5`7t_X|7MVb!AnkPzy&eYM(XeARO}<t9<X@xkg9F8eyY_p;
zG4AwgDxEl~4z?D+D3h_s<z!m@zH>GFUwA7bv!nZ7*yT-~W0)Pokg)Ma$Co$FdS}}f
zY<1`VVY#hA_&o17oAeIRs{$uaPYnOe@coqD!>o&iceM9%uwAR1TmEFH-JW$pEm4(A
zude&dG5ctv@O@dG4GNQ{J0FdBXLoYxpXM8t^^$SDKRnXs-<q^pW9R3UN7t?FEq+i@
zP_a%-cC%HvdB`WO=D!v-<`zHQ4&PfX|K^TWv+@U~>F*h*F5>cvG@SBC=E}4=tt%cV
zq+In>yQ)y~mc#n{I=AoP+O7esRRT_)Ruo_Aps8!}vdX{sQ!m@~bN<=Usn^yggp|H7
zwqoyLZeL%U+_GxT{RL)^EPD=UGJT8tYtrYvI?pkv>}JO*#_i88GfsO}T<TfLv}CIJ
zyq$5{H>&q0T-m{}AnaOG<(IE(eVd)`Oqe~-;KY72Zl~)S9I?FZsnGETP~Ys=LfGiT
zEG{?36hF2pz1ijuqc}gf_dKk#(R=Xh&xgZ@Svxowcl<Ixy=wZWtOWlx@5=Pe6V5Qa
zj<Hsjzfmt`QQquWrWg>wB{H4a$?n1#<`)8dJTK23y3yFMJoS0QgmlfWhA$r-R&QqT
z{;l+;nVo;pvSlB2<lf%hZO+8Zymi~%eYMg>J2Sigu=B}qn46pTKKAtV{K{qUu)qQ|
zGydl7YdwZ@=g+&lxwQo*gQjBY>TapOjkxsf?d^%PW_5+Fjary`dRo-)C(oZJA8zAy
z>%G3Ow%WzrJv-Oi-`_ncY0<I5`uh60&tE7{J~?6b?Cv*ja_;P}zyFB4SXWm~jqU7g
z^Y+b~H@ijWE)+SQmQ|N4<+R$6(d{d@>^tUpw(MLRbD4W%W?4Vjx<kAmA;~7_|2gBI
zf9}oS>Nx-W?Wi?!=grP>ym{Wbdw=RxOF2V30sX(%cys3c+&%GEN!j5Qb8R<NAF*69
zwKxBu)AH}p2`5(drOiK|wAmoTl|3ZAd*Y_+U;a<q<)Qt=!b(|CxG&q!iKQX=x>upe
z#w~HzXI$7WS>-b0znkmAqzQ9^n=fzI7O39K<2v<MeSNKo9?Kjy4+G2k?T1z{2wU4p
zFRnH_+)`)vq44rQxkESSai>@7DKW_ytZFwu<;wM^ZWY7sbD~ZwH=X%joVQZMUiQqf
zL*ZN66aLQJB2w<HAMqrL;lkN+mN?G&{TlBX6JB~a6bW)XQ2OA~Qf=<ie%7gX4-@;P
zYYFb3f)=Y^<L9kpc6PpJu=^ZWrr<i!<By!~-S5!1;MwU_zTn{IdwJVM<f7Dg!%uph
z<umB~^s2vet@y&^&5lv~^J@6mYx)H84y9$hy~uoVp|N7<wMQ=3*8ed6X)V&ND?cyw
zc<GS|53VO3FJ4vrC+wu8ilk+rB*U@RdIrARpZX_pWnC&TEAJ1i)n4NI<K?g45to9i
z|HtkwQ?#?Ym$dcf&6^LGPLDgZCG+xwmoHaF`n$UBW%g;~m2Ug_`T60)hn*LnJ$;%x
zE-tR4r{~BN&0x^h1kgOr)vH(2VqgD$zu*1)ySrQK^mu*MCMVw9l*;z|>>NwsW;Whc
z#X3q#OrX{A%jds}Uju5^)O@+<9<_hlk&1PGHEU|l3!aUYyRl28`Hh9r8R@v@vW1C1
zs-hLIsIjaN1T|SEv|UxYAb9#-(Baq#X|IELio~Zp*zIYPV<+8lzu)ZL?@zw2K0Z7`
zLPB4@C2qb6Is~G{DRJ)O_?nNb-`?L}|NVX8RIk?e`+oDyHp|`Qv3J@hjfzm6Ydjq0
z;T|3wpou3JclYMA>#FPbEnBwi9;2F`o*rmbo?DN^M+=W<g6Zk$7S`6vIyyYg?R>6v
zb#~MAV!OJ<^=Fl?-Ch1Z>GU++8HUMi*S?jSKT{5$l639H`9~XeNQl^Q>TjRZ9U$9%
zy)}lNV<%sM_%DT1tL=}qo_F79A#FWr`Xi5DY>S(H?)Cg(`qy`BzNgfo2FJRy%typ!
zj{Uq-yCb&h+>7G9Z<r0Yf3{ki>uzi|TQuQNGPi+I3EQ#O^UlWY0&8pERG!=L+;Z_u
zXAUb<>7J9hcCL=OR%Q49%O@F`Ij&q6-?6uSu6)(+e#iL#h8ZufMJmfITVN*p{q*_=
zSq}^6oV^?S{y~OVckeqp<qPHyQn!45#U0;%!RoE+Bb_^XmfglXs|Df<BzS`NCw$H=
zw|6eTFPQP}lHX$AwQF4C4!utB;kjrywfy#Z#e%L4FJ?Tt^tp=JXNOaK#nw2M>l4fm
zKFebJR&421(0Z0(dRf62*~YZD)1AWRwoF>GK49u*VS`7n-#z)Qv`2Zr(eL7bliCV;
zmd&sB>{mQ>pMUD2Q!k2b4?RD0uzJC@ZLjX^Ur_aIXIu6K7mJ_$*KWl}P2})wefa!M
zUZU}Xi$&{>eVlbjB4w_zOwn0Uv*!5e@msb%jhnYZFd^yrMeaJQxZ<9LVIj^jWt>+l
ze+SInF0K{%cV4d4p%qI`?6%@v*erA)DYEd86tv?c;KYF_(|Zo(H_Y<hw$919m1D-w
z-k06ZGH)B-O>~&gci=R0WXAPFn@azd2Gz$h*#*=zv8JD`6iDmd%~Z3w)$xv~!)>-G
zE>#5~X8xiETXo4l)s`QwWjyGP)Y*}}?rVODmv-aVYR16ayZ(8nJj8Cby|P$oxWbo#
zYdZ73Zj)J)Ko^uJ&GgJa&n?&A{_XAU#s2f{3QDiW+>n!(&o624bnfo$b?p|@HBpOZ
zYM4J?{?MUA6Q(Vze`L~q)M<U(-Ywe<d73Ay`$sLg=FY;zc<9g}0Wq;QMrJn9aSY4-
z=bJ?=Uwb0OXpTi8lm7lSJ9pn+`TtJSmY|CdOh3M{%&=QC^Vr8tDS|diuk>C$vn;q+
zGlM_qTckn8qL_a_K0muvs8I5>F+07&NhJKl!4<N$8(tsXe8MibrXupT=0UgC=_j;A
zHTFezzLGKg;b*hMth^!IT0G;l_Ksafp~`!foL!>elK+-XZ27-NVa4Xz3lE<$h>5<t
zL+k__|CeJA<gKn$&zVwN>2Y^{eq-0GQ$4y)m(Iy-nHOOGWmVX!L;mbK@@)xPa_y~U
zihdd5k6I%2*%HpTCgs@8W1o1W$XYnc`~0<aKQdxCYVNS8&3*pv$l*Eltcts4i|@NT
zwej{$rS2=m4~h)qUOj8wcCfFsPyAY1g8QfKVmsUBCv%^9yGKlRFT3QsKRoXHq}8^?
z^(ZRlC*1A*>DC@}rG54WNj6sBLkkvoYKWyLzn*(uVD{hYz3N@FPfdK^W;r)3+2O%z
zwfWjltR5`gP;Q{|qcmsdXU%U*|7A>^>m*yb4m1;RY<m=g`NC)K_n+M^K3gQ=Q`!@8
zfr2-$Vy|z0#LYMR%ibcpa(yALqzh-iAGJDu`qZfnd2@dXFOh%v`R9vEOSwUd+!USL
z4xBuB@`Gnu!p4Xh=J|4JeseNP{=ayU;o|E05OjWd-M*Lm{j;*OHx@nhs`)zgr|?(Z
zr|b9sb4pzJFV<UDR`%mj@%W6~=nV;sphd)Y?!?S}-hDI)G>7x~`T6zXYtI{-r`wsG
zd3@OW#supH*TkC-KIDI3YAsS+ueD47-1M2?w!(FRa@g4khZ?j09Ey*Ayg{VmcPq~h
z%hrd>@3L;wTYfTnb6W2~yT`}--QVBaYub1F=FNw<^Y?=$k-p5^pM0E8Cwd#tyLa!>
zu4iUee}8xM?(Xu}wtdT&tAkGWIM~d-IQ#m#sQIOlP5}V|b^m^*FE&^B@cHxMe*1qN
zp{v6lZogk={CZaO_PnDVg31B{0p>mb@?N^ioV}5AZN~Ym*B7~qt=BtucrQ8myy`al
z!~1iuC8WH#{loC1tjhG){Et@Zi$#1W&*|K#`#dS<^v)g8WrEUq|Jch<pW*IY*?&#W
zcEf_#Vk}l$jef?&w+Ebgxkc)K)<?Z*sy?n>M?)tc|FDh!(3KPVh8h_{5juAhf9>O2
z_@R`;_5T6RitUfR-t5~iQ?FK^9#-HrCA|L3+dX`Yeh;mFn{4KH+x$RNLdJ$Q^6K{u
ze@;bv=$YFmM6L`=xVrWGhNJ_My$x?BEzw`N!HHqpTFc-4t?|>pKKS6vtte)(-Ob^<
z{ezpY>@{}SNk6*uIc(JjMZWvIe*YFfd}1%9RcYxpX`kcI=Bo);jJo5!gDRcV8#)i{
z><wg8`!=t3i`@3lFIYF+U~`UVIhR|q%~m=ti8E)Ou}p2-!Hek<HH)S#{_?MA%F;Cr
zyXGmn{PNIVxA@ONsfsOga<^uKXHFr+fj@5pIUxlkulqDMk-GHPS~{!Tc;@&p{QJ#)
z;a@1*-+O5V&t^S6cE8%|f0F1-8H=QaXJ2`1H5C3&G<YG)rY^jteR_uSROZ#?jDq^c
zKmK;4W^HWyBlO_%R-UMyv=1kx*zV^#&+Wgm%piW*2Wf}6@{hKM4M0l@d%3cre$?10
zDJg-LTYxr-Uc7iQ>ae%e?njT3?(C@yPOsiy_m`(nP)=@L@%LX#mZ)qNn>q`$ENZg4
z|FIt*A1CJL=U>g9`TE>kYpMA5OVw9*Y`<%!FLt*5XT$RaGapKSZ~W#N_AvR6Zq?t@
z_f?Z?yOksEKjH}cEq~;{%(q9=KS;>Tt75&myzA?{(}Ej5UXr&>c%K^6(UiS{xozFM
zCENWYH*x$v7JI~hANz*d1DP^awv5%sV-7syJHBz>Q^A;@imX{jC!frosoqua%6^u;
zx$AW;MZJqgmi>&E`a}}GpD6xu^Si>n$8V0^dT`j{-#ycgPbyZgL8BTw4jtQkS@izI
z?uk`QQAds%#r(43y#0Irv9^xIKh{3?l&SwO#kFqA^_SDD7mBc}A8!tfOc#86)Bl~r
z+BMeS=BIN7MBV+6==kfyj+{N;n)uEB?bfZi>&wlW>7gTLknN%n=98aVRB`gMQ|+4#
z&-PxExEA^QJ$LX*$%NRRXGwqWzpv$->Gl2m)Q!J>^dG%-F#If+e&wv`u?%)^cX9_S
z@4qr5CD-@fH^(3T+t)_iskN?n)AsuxR{_`YSB{)%t<!CMPm~_8mJNF_d7kyzb@w~p
z_x)=W-mv1g{0+gm%`*c}Z*7}yQaby+&Lxh@o4ZQ2v$D?2KVy?}LIAYc8MK0QRp@Gi
zvNsW{Tc<M|uztTMxuoLcWhQ3kjd^#icI?<8@ovr0jmgKqybHP;aBY2j{)Y4W|NqUe
zsI1J)73N@x*io?Xpy9POk<7<#*q`x~WwK+>e$MewHD{Lf8TX${9(TXA+osnHPS-Yz
zXYOWLoo2T7!z6WyJ$DRwC%6Cq{O??zhoz-uM`!27+wEu5l0QB=YIXZ~pKSMv6&ib!
zJye7?JDaR=)SI6C_*m~(smGho+a12Qx4Q7li$I;IEgW}um2Qrz=xlFizqU3yy`<u#
zvW^&c@v}1rI|P-_>{_>O{pDxY-MT_QtoL1I`jdYkbMqnZdDjkYRSx5^2!8*&aT%!i
zvgfhrHq`xpcfoa8sZVNQU+i<kKoK?P_M>*jbVGv^KdO^-#H1%j)i>!Lo@{7Q(RJ^`
zr1YD`b3eG<{{QH?<MfAGAIw%><6Qf%IaUA2D_;G|unoo1e+(Yzu(A4^y^K1)E4WJT
z<IncjGQnQlf%AR^?>&~=b7z*nd&2s=YVFf)d|yblPWV^&fg^v1Kr-KbS-Zf~f}fmp
zENV`(r+R9yf1M+2;Vxk_|7>Z~h0x!}cx2{rx9Gj)=~FDoTKjcJlxo|aW4pdjzZv6R
zvHh>iLT3G@bn%2AEmayjzqf`uBh9#Rz$ZmaL~1x!EZw&5(5iE>?7z+@7`)|X+xj)8
zJyMhD(K?BD+s)Vg6P~wDm3gk3;ScR|e+<2}8Z_q{{`ir8?8OJ+?CJ^3YkqTA6!JAs
zm@ZMXm2*Ybsq^ozCM|gI+Nyoh<jH|CYwT?vRD#BOBR8idK0MS4x?#(z<ORdRfQ;9h
zUOm0CGB`kMYSitfrX~RynKj@4#O<xhv|SgrT2MT^Uz|yJYu;Tc&<Pdo?LUQguX%Z>
zbr)yg^!>hU$%|tz9CpuUo7CZ*;$a`v@#(ix?>4cEbq_wQtv<cxkt6TBoYP189MeBk
zzqbfUz4q$O>lfNC``7dOYcMw)v@c`1A85Sh=|t(*mp3kbT)5=T*=Db0I}eAYR_Q*n
z+tIl;HYxDq0yfc=rZ@h-O6_gnVbJhib*#@ZJs|qWlfRuyLfY<Le7-^bm(8VQuE1y&
zR*3~x?me%wFK<|zt)q2$YyG;ueNHT2ukVYvDYi>LgLOHB_1fG_cdiW^-v-Y4`-QLQ
z+_VKYt}TCl6vf0(Zj0YN|Hwhlj}t;Q1E%R5x_420!ITwi!qQWtcqf%VwfVQ*W!<rN
zpL@#>7H-%s@cMo}v%2-&`^&c-N@Dykd0i%-?_0C#v;UthbZUNOW$bMVm{+E{l&gHx
zygicIV(E`lzR7=;`+oFU{=>`jtP{@{ulpX+?~}7v;%=>bRE|yZUI7ca`QPu|R(Pnn
zk8febKPQ<#GKY1{()KqLMqJ9~x6pZ9ZwD%YmL-;dyuLz6=iNqT=BBvj39l12&XStF
z<<#s_wU6OpVUOPL|G)0~jJLP9yZ`?7_Tcl+ucPNV#_lRPcx7eqS-bn^&-=f3(yNtd
zJ9uqv^x1veRPXFA=TARB@9OR2H*ZRQe*QYX#Gv+92@4zBtGAP<O>3L1?msI=nQ`CD
zhn(^4%l2-rx&JJ4hRGZ!AMo&@6gS`O)~WBg9v;Z-dZ^03F@k5=*VC@gulefV*t_w^
z)9LXGf?n?T|MhD1dL^Tv@&hd0M-NR>_2!AozPqcmSMAED1C7iYy1HwxODMbbI0OVt
zXw|xue{z!Qhi_)OA07&db+`K4{}s`V-e&Up&x{!}tRDU-_tt+Dc2aWlv8r2VR-{(!
z{#&kgxA=1Vaj^u)?YbW}eR}jOePcw<p4$)Ed$|8Ea9n3@@`ShMMym3ToYQxV9~ZYo
z+;|(#!!;{q!+PWU%<<nXTg;XBGt5u^SNzi8I$y-K|0*mpkIh;-_~v%Ld^>%X$h1!!
z)6X7mk2PDk_d2)Q{NGz-Pu{=wvpn(?e?YXtkv)cmUnJS~pL@-~edl=k#vLCzqu8vs
zpZltRhUMG5y%%c^NETE)YxRAtwDy8{!lh#metwg)J#guBRQmgy#~(;ArN3oV+qB9$
zLE^RT`!&JM-YT>B_b{xRo0%B3Ea2qnfQkDKW<3TsGQkD30G9!z)v@H`<aFkz);Y1R
z%{Pk}UVJxeUR3n?xJ8ZJ1Z|%0-8(rvQl7=DKh!fQ5NnR%PEGjpzWjmTtkh#h;dew2
zq-!)!OP1L4S+{wyIAiO#HSNomzX^Ak_xs2E>+51SCmQ-T&z>zk%QQP}>)bmz3wQ03
z`uOpq)$QM3UoYRRtDxZUT;-y)dESCGYu4QRI`h!kv%L9xKC;Ec=vZ5x5(1Sk!Ji8j
z?%fj8_r%tc?c4@Fv;JN&{Y<~SQ+A;|1`gLW&x#i`YV$iXpP9WNyKj$o>Wyn}Rl4#+
zUcI?om&I`>%Hox*`htG-LvFub<?P>S$b9^s?-i+-PirRK4h7ZnZ~E-mGh1WQ_b+$$
zS!I;9aqVr-CC5cxy@`+3IQsE>$^LI<^0zF+W__Bw<HeUc?zOo)#l1d$-{C!B%FBPd
z?%bZ(`}VJY^7j+PRlg%oo#lPm|NsBW*{Lhm<lfo8V{h!w8P>ZJ)$YuGw07Y?iOZLF
z%&(p4)Vs*bQpD@8y}!NO3AaR7+j}{7kKcRy$8GLQ&1($GJt7@vTlKT|(4BLy52O|L
zywaaEeR0U7^bflXC1)4xd=RiV%Q)P8zPO=L&a%+;ichQ_?BDzS;Ngywn|T(y%~X+B
z+F4kCr{ueA=l0w6=_R_2=L9*5^6n}u)Sadl+<DgOy~nZ1o<|K04JUZaI>u6GHoJFc
z@$*+T@wI<`6oMweDxS|R2b~W(_q{edpG*gz?3VY7GEbbGtR5J-^7r4it!v}=-%FUk
zGI;r+yRrY@EoEwCc)$1iJlA#ZucYo>7LNU6oD<u|YEZE`-|o-et?d_~LrbRbL*su~
zK9PQR<3wRZQH_x!8{_>Qzcrq4E)DARooy!hCSBu#5QAH<RO<$Vzm1zto;+z$yzJjW
z@oAvL1EQxVY>~6AdcpHiUsv}isM%8eEeABXWyS1OX(N|*eqQdiuc2C^d~!BFe%x<2
zt~1P@vwW}A#tSbF@S84n+PQ@xbyCd=UY$$-fBur0;!*VV+s0{`Z}&NE5Oiewdhyy~
z@n@xR`5_b9eN-I-bJbGZT5>i-<kVa!RaUyQ`{mo~ht?`vnM&uB?ETeZvHj?jZSy7H
zJWrMHm>GDwblY@q?uij4Oq{KTE2d=5mpPRB*<knO^KSR^uRn{sshSdUmyN+7i&e{L
z`wZK#<Ri~+9Nhl+e8a-`x^BF!D*RfNtp^RgC+}}xqIA(oRLcLs9WguEu!s_$Ruyrt
z$j)!CEi?JWDrYTh5US>XyZ&S8y2Z)|T%sy3KiE0#$Y%bQ`sux4d)-{E?%G3E-h&oz
zY+QD1`&CtFc3yW$mmzrn(avp3PngS`8WJ14CVqS#>&@1-|NMhDZenwKZVN2$+q>MP
z{OYIAOrPdgUW->|>x*Y|o4HZYFO2cS`bwTvSzo?C-q5&#;lOd>6;l}`D;+Age%oh%
zCVk=DZ(lF*E?dI%m8(DVip0;u0>bxQ1v*_k{Qb>q_%^P(aU<f!&6n{Z&)&W3b8KeI
z%sqYL#DS};!+GPDFIe!7@6q$~^WB&G&D|1bZDJzw@87=@r%zwbxNKS&yfWm`mzS5>
zUSD{6W~T9unx95Da?Dzs6yLmg^Wg2<-USO3TwGinG_LI3J!A4@;bZ;s{l2r!9M_u3
z_*@LQl4bht&dz4gHHn$weSr%luL;;(kY);>ckJVu9qp63H~UXt@L1>U$#V~r|4c0O
zDHmv8>gkpGqxz5Pp2AcE7QI<tH(BVE%n@zd!C&gn_u9z)`?|K&lS*@D)bbi6UiS2y
zd1u9k-c3ug-bhqPadmQCjcgNNoGzp9lDklZ&u-TJ>v_6g+qalZ=?G_1EV+CqG+=GO
z;~QsOG?uoNOK9)AS-^c{^Z98Dw7hwyCsfPqy=LI(B|Pn((@u}ie^>4n=098e=ECZ&
z+Hr5*Fv^AhR=FY=yJy482)R$E=eJbX{JPEDEXWgkIMyJ_{ltlbKZIiZ%>I<F7t8+l
z{q?O&lKH$>_a~>-?c~{gUR3E_nq`;P{69G?)wdHp-1&Q6U*=iI=byLz{r;GqyU%rg
zTNS+uvlQDS!^GI%J2|rcO7@yGKE)p^Zkz3$ymD$5YtrVr!!PH=?ue}tE1D|8aDa*X
zpP%l<>;F?-+RwIZ|2x@X*6pRwH@uqlFoChw&cc@AW$5--GLJX2e%QwE#=X6-LNP(c
zs)GMY<-adw_aCKPdp|*gcTb@C<tr!jFWy-?_gonpkKgk*M<#yZ-4R^%ukb;)?Rm+)
zf8COOPT$N}neKjK<HO=Y&HoB{)8=d|dD-jMyGUqup1#rRJKC-8fvVcA-3NpX4GqQC
zov8win0It=tjz^&GyeAWw*3F!r>1IK)cvtA%e%uNFMqaRy=C#Ugj-uO)vhlH(GrxF
z?gp);t;wrh83JBC%l3Qk-*30wdcR+b&QCl!Np-@>l6Dtaivk8wQPG0pV&h%so=f(h
zKK5Hb?C=uvo?eOhx(63|+Eu)7UnW=tp5grDFM8n&pT1k#&0Rd*h2m3^uFVkpQJCKN
z@Z6J)H*Q4qJ~ui4>eg0mtMY5L`=1D!&F+;nP6M5ke(Co6@AvE7|Nr~zt9kj+rAwCz
z{{O3;eJw#pth?2+_*q8o>9c2#_DC8B#Qag&^6<&Y$ukU-+0xF;Sa@-N`1-gPmzH)1
zo_{~D^vMaqGjlA3jiyRGFaAEO=HKN-dwwNHJqfS+eMM_kfkv(Exu^eHuXJViH+$dE
z;d6?;wYdHQi%a{t7UuUS-I#s{g+KK8#TM%<r4o28;nBl{-p5XTwl%Vc1zuj1c6M5(
zaKZC;t%_W9!_2_b8(-Yv*qnXA{lLb<^}BLer?36l^JJn_CF?)0*v`q3^$Qk!JNdaR
zzCD14YhKIr=yR>g@xT8{$VE5&FS*?nscvPv@BW`P*{&NS>OVX0xt+MwExPKd@0?RN
zJKwxg=@1bu5UyCf`g{Qo-#jM0=+8f;7<w`d*>AtE<=q(cy=7|nq36ygN-tRG1$S<I
z^onQBse6pi{=c8OAyTG?qgMKT*$+mWZ43PV3q0TU;+?h7^iTXR_DoY$-~9i;moo3b
zU<u}_Yp%R0)M*XWo*-?1b4{`6d6vHx?0xL_1Isx=Q=f%RS^AG7@~f@E|N8j3M+Fbv
z+sr@bulr%sC%zjj{nZ4nipaTsoa=vP6)(f5_4|5X?b)^7RL4x-W;X*zjMBp=-}Nni
z_g<3R@kr_qo7bfM%`sDw%6QLD3X5w`-n>xicxB(hgpI5TS9ZN`m*O!nyuio6B+KY|
zDSh5eiN!z8scZO0M?aV7KFWOkoH)~Svw}~ujL#cBCcOM{v-FE3U-kKY0@LRi|Gaf<
zLT8YI=6)vY@9V-O=R?|SP8^C)D%}~OrM^j-=xyHbnM>}~vi`WgN8LN{^s0v4nFoGK
zAK2#16SS#xezh`dMY(44{e1?x=7k$YEXq7T|EN#jWbnP7Cu@G>?oH->2Um#u>~4$V
z_4(OzQTofnr))a&jvdNA%#i<m*YkP1xYqn=J~)xvzwf*R_a5_mON=@!wYD+u>z*)e
z+O-vj<mQD-O171M|MvOwWyyq~z`(}p@9$>T#I6kK0<8#q5pedTJp<^(nKw5!E<R^i
zUS2-8+wbw?$BIHTCtUi%)9S>y^2<XN+l@aG8C>Gx<krRS@0&400(5u+GaC;>`{LS(
zJLk`r2i*qo`T6<TvCXDSmM&fB-Y@6TpSeR}LV9cex9e4ZJR3Ye9yXnI{*P3K<tcv9
z+BmnX1>6?ea#s}Ue%5~ZZ4{JUedLG35#1dtOMO>f=<T1j_)kfnto8F<q0T9%Ci(vO
zm)`IwIy7UQ>VYE*XTIAouT8|zF5vaYCHBPuRsQZ=Gj$Cej$LGO@yYFz&V06CZ04e{
zRV^Niu2|?z(wG>kbMR&K(;vEe^4jSx2ktvBxVY%dW>MH$fc~RQY;HRre-HK-(>rq4
zWX^(TDeHfim3hVK`bilc+x#QOOw5;q)%*PIgR#%KHa;uhTT*m({^B)BoMv*TkG}id
zI>X*d;;>cqqqH`T)BjJI>=bj(TB>!&NBrRR^#YZq{I5)}{W-V)z`W;cHrwvBkvqM9
zPwSejv-daiNIdBZ+MxV1`i<{j!S&l?o5G`NI~LvY`Sbmeg~rvk!~I_bwO0i$PE9{r
zl&LuB^y5N}T-mDM{l|{qt#5BwJhSY@fnrDb{~IkPe$C$d>Vnz@O{T@sFYdW+a|`Uu
z*YiIz_0VFe+$2|1zm&gSJKnsVap#$^Pu}9%=l)_575g7+ow2yc$dmm0`|9Gyza+Na
zezkc=j-1`=oznBlO6$dq6E^%gW%A_ul9{3XL2Dh7E^?L>$h3jR6pvLzd3kXqB`2Hq
z{r>rLp|AAmw`tZ@UozGn7ZwtF)iT{CC?cX`srU4xr(S1Ur9d6gjEohLjXmP}aa%ka
zJY!;F=C=CX`ttt1eD3XSrdc-r{{B6()?trre_wu5WXUIE(O`bB;_#BF`QexUKjl@Q
zS7|@JH#GXa&zAg`&Cx4+Km3&jwVX~AC%v;sFNoY0Uz6*pd`mp(F{57A);rS5x8B~_
zc{yQz<mNO<+k0CwFK<XWIqCTM&@DH2m+OOu!tCP9IhwadzMAP96C-mY=WMmHZPk~C
z#fwv&4&L6D+x_7~!P?yT`oCMR?SE;Wcc&w6Z<V4^(C3-QZfs0G%Vlu#^l9g?FtILH
z&#zqS&x%`qY<R7<_xqM}&)yw7fBpFar>G?tm!*YN1XRlMYpqYtKjpRO{zvsMycLq2
zuE#h2d)A(Ioz-TK`Leh7(s{K4v`!v=J8AQc%Kz0qnV%)qw*L%yEfG75x3zt){3(^6
zUst)#-uUqIgXb%%k59e5^!bOcPp@x@+r7X{cK`j~Lhi<9$$|ZEGoIfJe=X7ICn#|_
ziLdP5|G4L+-<Ga(noykW(teJGLF8K6gXOO`PYft<S^WOy9b1c88zt}WEr@yjH_6Vu
z<6YfFi>Yh>+6i&%eEBH9dh6TguZsny$9}&zcUIuTfLm4#i67pd%Qijt@}+p}dWOj@
zO*7gV)uQaeZwD;4D&OwvR>V1H!RECpFSSMPU)+;^ZpD%nx?QfhfjVCAYFpFZ?rY0F
z5pp6sXri<|Cr@(4WyaVmr=nJD`D3HC)OA9L$|9p;={I+FE3f!|{{h$ROuhq2hfOQE
zy548}k2G!H;#A$h*?qM2fTql)Rkx$gCvW_@;q!}i<vH_e6)L_R4CvU}e!B3-y9ZpR
z%v%{9qE=Q<=8e6g)%k7x`ZW@lPR(9%>K>!xC3B8f#R4_$0c(?YwCzdU${@@jASwf&
z(F6@(Xv29@#*tPEzFSL0#U4Lo`tthAhvbK|b^cV!R6LJnySnw(@BeiyGmMxdZXN!S
zEwh`YcY+Xu#69j8#X-h*o?NhWSjbYL_NR2q$NUF(O7Fha|Hf4JdlD<Z_*pYEX^AVm
z5?6X#?`}L09dGdB0@shs#!N-6BR-R=8*I2EBmd8l{l8}AmMtQkot;w0Wo2Ya+A2*%
zIXO8&2TjDp#+u%W+Lptapa0%U*l2gzTdrx-uD%Ugd1ci>#iE@u;(9R-VPRsRE!#J4
zXZ!78ZrE4*TglK+P{{M~%|sh*ZEmlfLYC>?IYqT%vzMA)S!@;E)5XrOzOSo0Rbyu?
z>-uk{@f&1kaSC3zz4>7F{*89Bd&Rc0UH3Cyb4>F9U)<Z6fTGo2i*<EwiRaAw*103q
z^Xdtkm6nXxr-cN)oy>WaS3+Vj_w~N!19kJFZom6?v7){_Wv*7^p8e`iyl%J4+Dr;o
zI{LhRN#bFdw~P#Tqjp~5G}t(`uy)qL>#@cuPbc;s|Fq#_#JY3e+*f5yjrim)^)BVA
z!Z$Zdk+5HNel-ET4)0!8^<F$%&SGUMy=L>@s6d@*F*3|6gO1Psviw9yQqGRAf<fBr
z6gU6UTb085c~_<4`}~|;dp%z3&0)B3u(~0X$wzH#9E+KE^@15Osz)brCl{=K(sR!+
zq(|uXyE;Cx?q1KeTi^3ZJ`(EO_b<87ti1o;#!Fi39vA%5mpVTCCi~*<^9FmLOTBhn
zI?ul5OU2%|LcJe^7=CD{vg$qg8@qm1-n2PQulA`+Ec<7l4%&x)u$kSouV2pgRuZGy
zyLazi+}ODI+P3)mtAA^&{{5*;Nl95y`T3btZZkXoG5!4+|F)Zh4o%3~8uj{+diE{Q
znpZpH^m8VeXCgPJz2r4ul+&BEm_hh4PyeMDp9@zu9!PjqV0{L*!E1Iw`NPGN_dl%G
z^6i}v+kEnHbi!Y|+xM?$aXl%r1g-Pf-rwEL4Z65u@$njwtd+U~UnX{SaUD5!Ea^yx
zpj&@-CTP6pghjWQ?xm`l<9)IjH#aSHUAHh>xpB!7m6)AHuGzDr)*k!z_V&lK=JzwU
ze0_PDovD$*Xy%zGQR`xMHmwSqbzaTaaMjV@9||w*ng8j;!7W>Vyu9^0VT<Z9`^7O)
z9s2sc$6rj_T&VOpe1*j8cJY;xqTBAqHU(V&_Ts6z*W$THlax=b-tV@-t(J2qUxjMT
zzH{HUoRa?W<d3(2_Lu*2W3^5mR(~FUsO#Ty!DqJ|v*(9L)i&&x|HCrV>wEFptJj|^
z959qAn#vL%U&ouY^c}<Z-KpXm%~Mt5ve*87zI11C^qfnD>oy-?j{7$2;5XAQuQ?~K
z)V_b`am>vp@3W@On^$(-Jf)qND*FtLR=-;i6xMTV(&evG%MFEgW$kxg73LW*>(AVS
zpQm1OdJ<d7y{KvNgwXp}rTP*xCw;1T5<9c&!M<C}sWN-n7fOin7+e$<Q7Xt=Y<%Fz
zxwXbOqL^ytrM|z(9(wcE{Bo{2(XTDK8@Ifgc5vfa#npaJ=azotke<Sj!8y0+i(JOk
z*LF&Jmb?j_q3e+rC-2F+A=w2QBv5P-xZLqYzb^aKjhuu>1qu(t#cH;$7iMG7iORjT
zXiM#Kli%&^jEwgVH0aHG$o%x`flT3N4xUdBJm3FfU1kP<!u_JR4^_`sr5Y3@8gtjz
zo@bh$Uc-Cs%2M79b%NfHAKwkniJi&Xd2Ydi2DNEY%AlJk_+&5ruqZ!Qwfl~V$W*V^
z;N@HVLz6c~ytupj`{Vl06*exene%hX{{5-kyZcY1S6-gpw>LKz7cbPCfByPTgKJ?T
zT&zaxpE`yu-Ei{j-|ET(2i;c`+PqG=JD170Pdv-kzNY8dqU`L+Q%+5&jr#tme*ZhU
zsDAcuUoTajn|ps#!V#G}Y)>!UaeQ4E*term`{I-9cV%N1rdc#D3hP{BaW+;>x_i-U
zQIB(`GG-Sq<fV5_h+Xv8^wR00WxMCw9ZKB%A<O>l?vsoMcJ3B+Yn^VB`~9a<$d!oq
zrSI$J-FV~B>3(ecrM=!6iMee5sz0VKKIA>G%qm^oX!W}*tM!79rsOomEdBfY^l`-_
zkFFO#t6mVl;GOwV>q*n4c=Ri8ZL{{C5HoMVW?QQ>1v8wT5_!VZ&RzO(WB#^dFRa!q
zTpF#uM{MEF2!*|`#LVtq+t+bGgkNi&va0IRdyh?~{QLVmo0msZU*FxS>D_xq28+5s
zJFY!uW}jtVxO>|+vC7KIw7J=Otxk=#zrVeF`}oC+j=;qx;!j>&-ku-d($ezct+2Fo
z_ohuolaJNP@xFS+7+$w??dc6&-}db+*s}bu4X6%t%1L}Az+Vti6g@pr)cMxyI2Zp{
zR%LG_w6wnH8^~LitvUChELP2TR?3F+=jK}bN?pD*Y4YUUs@mWeTn3g^Usl}v>^I+T
zt?7~@_wLErR?XPpd@?vFDCkw`|H-GHJ$yQ?xO7{*zFj70`i@89jdyITl<U%)r86HN
zXx?gdd)7_%=s#6|nT{Roe7|n1?@^79xqnicAFB3uh+h3+R=4Tg0det0@n38`m#y1^
z)*hJDo&4ctYhcx3Z#hqmD}VpK%6q<gx9^I*y8csEnQw4AyP{zIn@PtC%NM>&=R1~g
zKw+(poY6)5^u@{y2^)Vt;M%)&+sc%s0kc2&EV3#$Pr3SCCv=vhX{)>9`pN}cd!HxV
zobS4F-gW!N&F^^A-q`-mkV%#}%d7gvwmMs;+GyW5hx|%kt1E8*-pqE6D&$SlwfAN?
zu$7<1+kM3zRgYIc_w>U1Z7na{;Qh9=OS`wNJMb!smHGDmw8q7c*H1p8@}TLRuiL8t
zjmGAvB2l)|>L2@=cV*b;=g;{lJf%#Ioy%+M_R3vM`)dz29ccNw<82f}T;8$o+qZ3C
zNH`X8wm;F<^l<zvotL&#rvEn<PZzv=XJ4&!YwNAU+DgjG4`03FV#v6@PWH{4HzvP2
zT$Gx-{d6^zm6<y`cL`4~X<c(8=v?XB`1@@Ov>Q}jhujtDI&(wm?(^FZmg>LX^v-qL
zy|-JIC;u$F`nOx<`<}k|C^My!$A@k2cxFd`e7lNmo!jK_>hQJ4yYoVv)?TUEe?YY8
z!KFKlOzF4PCWfY7QQGbB-LG}q672&=4xjw?GS@bG_o3UNzopGPeOljtPch4JbUUFn
zP2u_f8@u2CSg~qP{e$_|wQ4gx-?vV1;7E9}x17b1_2{`ruaa(FJ^m>;GWNQ={KnkE
z>ujrce`{LMB;s17ALP`|(W0WV<hz;i$uoEE%imN;JhwC0NcZ9Iy1g}Ti_YzRKF`PK
z?VVz~<^RODpZCA?-Rb`d&O5*M%SXMqlJdbJVUx+DAm(bJ@(6bI&doiZbGVoKoL#fp
zMC{@0_<yg0s+C;!)c44%87pKZwX5&`-5e9};N?PjXT|LQGUBe%{|a9?M&!uy|Il1x
z-(7P~Z(`$$`2BTfK0Q9(e>iQk=e+7S62DIuL`BUy-M#zPljpy`Z7f!EN%{8X=9%-i
zgIF97tljRVUs9-M)5>tU{l|aXo6#ap#%X;??F>Som6-zXrLJll9A9Ol=oQ@dj`Pig
zv`hE8M73q)jPvKc-mL-JwE6Jin+2_AtHal)wPpWsN={B*&UvM$qr;)5#%A-o7Z(>#
zdTwTJUfdjIWNdu*m498G9oMTn^8aPz%((@lzMW6rX7=zsd;RmEicb5dS3b!9FIfBh
zIIp_O-E(WB>mS;mC^s}v+W*evTKo_G?R80?WchAqWUXxO6+Cp{(v3s=kE@ufo%~&W
zK|^N$Icdq{mq82F&uOi`(c5r)?t;ZG+6Qi~a9-Hi>U8%08byH_7U$h}THRXADE+Lh
zctfPrjM6;~f(^0>L6g6)jExj{yyNuS*Ebn8mqn?o=ae$&?{F1(GGX=2gXZ%RvR5`A
zeX{>253~Yv;!up0giUS>oj4Pl9WFYLv$=8iy64yR@4vY7q$jt%LF!o5X;0_q@CE$u
zcw1O*U$5UUTd*PT%_jeApMG!p@ttYW(&wipG9={MG*6q>r$0w!?tG1|8+$5^H~Xng
zPQ0=rkfC9rbGuRh&5g<J=l@Up_WnNqMB|;>R#v}?UU)57vGc^dgs0qh7$&cM%k0Bd
z7J49Q%ltnX9@iA}I^M@$@$UanzSu;?SWJuCA%g$dY-xtst}Z7NU*6TNU3>oS$qB1(
zI!}5Y7XPU*|BY)(!J*K;Kf5+31@y2f|Gy&5y?Ood|Jif8+l$g3eVjG>qsv>FGrtpc
z*zBgTwO*^<-MI0Fj?$`brsBYkIl?R|lYiRF<ObFME3R=4Q$3Z<oIm|R*R8aWnO%47
z>U|#R-q~e5^>^WxoYl8;e>3ansCs06__4L^=%@V~a`ydTJrj0)ezUrE+2f?Ul4)}l
zP8g_^?K++N>-L&0?H6p1)HR-(HAnTtx?eYyuV-w!vUts{zt0=jFI~3G==AwHiT~ft
zwR96;$=lsGW%~5prSo=QTNC;C!wl<p1$z=&pKiOIS6p%C*4FI1S-+zu2}(!I7q`t7
zsn2Bx^|3iVPEuIQROlF6X}F@}<zXB9Zx^mctPNWezd!EN4A509GmVZu-8R)r_1T%3
z%9TF3xw>U<ZagfyJ@3Km_xEHcPMda2XM5CIi}G_HV_Jik-;mz)<;BIrYyV9F9sk1o
zc>ZIRWA@wQ{%|ezovSW#{RF2W1H;^=TK&VZSv$jwe*8LqhyQL?_^Unt0v|7&lzk^_
zx~kob|K{Z@AKGkRx8|ji%f-4)9+UQoFDmhzbiL<_+O4UjDh+#jR~l|VoXa8=xaCli
zUh*|gBh^Q2d$}D0e(VT8x4H10D@T(|lW?NBpKz|h)eX$fKN!`RN+vG8J@rP^tAO||
zvu?J<9NlMrEc<>)@tphd{10vSF(`aL^mm^2R*Ap$^|RnL#1idAu-y(!k>1Z|-nkOk
zfB$IwkzIA`i*wi9$=bgnUX59eFZ1vJB1wa~34be9ryht?f44LI3d8Oj()9`<{AcFB
zjIr;m@6>(MY53&Ul*yBuxyAJiUV|=A>FMD)a_rXoq_EJ?R%Le!eU7-0$jHt^hn(_i
zgC>1(v5Ggo{##u~BP~F}Dd>%Qcj&y8&WA%4`NbBCvhLQJ@%DpLz@C#42l;(Cy0*?g
zv6463QS!*V3+Zc2j1Nctaa}hl@q_Xk&LyJDUkB99*>62>{foz2&wTooq^!X3_uc!x
z*7SA9cT8XJT(L`T$D_yHUh5rR^+fnY8*%VIzt=F&d}Dd#7qQ~l<K<sJw=L25#`0vB
z+W+t68UFv495=ORfA+jpY<0&mv41Xp?rleWo?ctK`@_E5Z-04fq=z4qn*6-Jey_4y
z(d#min#X0kZ*x!cjwx=r{q|RLoM<0wZTuGP^`_GwFP?n9`b(7W*;2XO^U*0rlDo>^
zpIf7?rBzf>S6gfQ>h;a@mG_vG-KC_Z?^>OY?Gsxq$;0L|+wAPxZS8!ruL>NmOw)}{
zFq(NM>wlDh+@dDOn_HQEcD0uGUFQas(i7ID94S?tz}aZ5_ma1E(%d_e52d!%|E~)P
z3-gjQE`JxJG1Y7PEzqqevT~1KSg+h}Vru&H>8^JVYS-)O>$?|ke%$c<QBv8Bj@<`W
z_xAE`xN(Pnnw-dC{v(mIFYi2NUzt3gA>b@$Q$cvt3x>QI9)X7|=d8AS6Sn*LD*nYC
z!g7nIy`CU->HgZX$h4()2Xw?0A0-(6-@0JsQoeLa`}sZ-9`iHbYf{*-{N`(ssxN!B
zOqdwz^!{BuDfc-tYS*&}x8$FGd2<yD<#zes;*GsxA^+_}Wzo6M7t>4+J$rb6`pPz2
zc1O`WlO;bb;(M7b?v=F4mMz$Hv8*Fo>=BK$-&xN2e)TsRwdNhEu3;=_&bK*wt+6@}
zQBt?)7d-Cb1m}CjhTi?F{lbkkm_0h#KS^ZoDB@~76{VomQorvk+nThTMOXKy|NgwJ
zS71Zh^4be0Ppwrt#`B<k1;biJ^{{g_N21jjt<L8Pxa>LUB`n}kJ=-kz5Hr6GgJZ^j
zsRaQV2Ko1Fo>@k3&ucyVY(D2HR#w(K3nuN@VKK*|@X&GFN1JE;G4{0mn^yM0<6qb}
zmgRfSE`4FAdu-oaOU@e~=j6-#2b<O>t#i`et{wdH=j7dIP5*IDcqsX);{3G>{B3{p
zQ-1F-&)FsMZT8NUn<Ot!=Q-BEK6iG>+U~IAcc(7i_;$un=Ev_y|FVgzkG}ZtFk$sq
zPd>LKmEVSEbq$S9*Q#2Dw5|{k-MsE#ifdV8zW9&bi;lj!=TtLO!M*B+K;GYnmwexq
zoz!=_GO>d{iQOV(h77y&4y6#;-h$rR1(FOi*1E;KIKXnxIMlxQbyW*r!S2}l8TX&F
zzL4B)URV6h*QBySsC@GcOD4@lix)4vy6N!7Id^+^?%5+#wfFDu^zC_fRn7~${(irg
zVMEeUt~a-~o?e+<9#UFr`swr1a<h51)n+DA-}n1~4&$u<`#OH-*WTXV8yl0^m-)|s
z_sz88-`Dl^i9bI*U9onpYe<O5uF}_O-{&5ZPcf48@}66Lj@QH7L10%|gXfA>QbjYx
z!lZv&Lb{zc`irHj&n(sM<S(^bko5M}))S{rIhB?s)O_0(p>yKwS=ZQDStVuVk3Syw
zKmPT4{r4ZGb2#~DT9>c8{nmeuh2X=74_B;O^+@jX$K&$9RehE$TzK$Zb)`a0e2S-^
zU)r?kQ!TeA%qfqFiIEA>ni{OA5pFc|Y{7R?6|)uAPFF9U*|qDL*PQj|iZ-YIpTK3l
z&SX<_@|~$tm-?g2mlf5w-?9tdDgW`{n+0>^5}7CJ8rr?$*}34r`(Jze6gR%vIDdZk
zHO2Msrld&Q$NVs_YUSUmEkC!wc%J-6(|hNB*=C)6Ywo;5@vY;Er*Dt{%{nW3W6J-T
z-S&;PtG9k`QP{a?U4o_4q`b%1vJbZ}{N3_4L+gI$syX!w-(B+RkmWG>B*S>?L*f~!
z?vtC(yD}JDl}Y{Xw5&;M2m6_?Z{M$EbL~sqQplrw%qe2Fwqm&JmerSC`<!Y&?kY<)
zYL)Ynt^U`z^4f1kwObz^o++Arl_Ps|xxM|(T`xW(dKpLVYaD>&z6lO$Y}XDY=S$B#
z$!8$w`XGhRpibcboxR5!g^sDkO<p%E-Ds-u`Sh!058nGT1Qj3WoA*e+tWc!RiK)FI
z`*o$OjJBrc!IP8KLFY?_t53f9epP5pOi%FgCF;8>gA)@Kx9gdhTxqv0?Ae@m?e(SS
zo0xq*nN2r3U2Hxr;Zgh>_4Kyymy|cHXB1stv;Fc+SEVnm%eMTl4#~J-y`Ry+JNW@i
zRLfV6V=JEjHh8`2+_lGNHg(&*6Pz8CE-%E);4JsLv*RAybt&Nn&ipUVsb#iBbszq)
zxE*`S)D@?Fym))*^K0^_zveH9*q%|gfPrDoz8ekeb{w<xn$FUz)DaneYeu`*;&f;G
zJ#UX~xnEqqzogtfKrXI=li|tLc`czO|G%2G8%s)N#Fku)Y{^b4WKN!bdDk<qHJ1P9
ziLbk1Id93qg9q<etz-=gmp^`M>x`>r`dglOvGdEhczSjQU;oxR(>T5CN6ktGVTOpk
zRa@PeeSFk}K}St;i|bXa@%4Xwz2Elb|E#-7yZ)_Bnwj9b-9lC`hU-p&krRjFzNs^3
zcBY=5_H(y%-Qw%77hcQ&Ex6h9eV)19YGI}$t)+eMb7U8WTiI_bJ#YJc!BW+N_rAF|
zHZU5eojK5N|L?`cvi-l`S)cs1V1Yu9y#2km-$c1sm-)}v`#CEvI=UNlqSV{$9oiNa
z5-(rAe0%EFzRm1W6FBqV9J+Zx_FiF=f`Wy`jh7$!{XMRw7rgchf7g7&^VnnthlYmP
z)i#IL+DF%(SbUxP@{RUC+b!=met5R+vwHdN_DJ#7llfjeoyb|F!t(vVh8;6!O#P)G
z^!4SL$6CFv6~8(D7v^j>d@p=w!mbIDNk)1f!@l&-YUua3>+h|czvyV1TTVdvoy)%~
zcPCGmt3CAC@m#Fu-KFmn*Vyso-bgt4xFqoLf^I4H?v*T8#qAufw(=)@eEhe2!jjty
z9<(UW+#}GFvc~Sv+F<Fb+pIHQSTL%s{a-EOcyY3<+<LQ=hSKF1Zv{0^b9>qFs*kHn
zir=^6uMO`3>;Cn7&waiJJ#9v@Mc~rRlE0Ce&}`wixPDhds`L%>c73ae_^n0SzxQ}L
z-@c#X@6Q(W=xuY*r>=%IISB>%|4fU1%w&|f6~3#!Wx|1NrLV)jyu8d_WNE$Uf!A#F
z{BMr^Kcu9jc9d4_z1MEb=_4pv<??MK|EvvLZxj?pTYjGNNqB39j-jGPSaSGuJ99zN
z<$l$B=G(jyP~Cp+6o>gnv)en4ujcu)t;TcV#K+5?Dlg<p<8kdeaLhjCU>ax7$;2X4
zYo3R%K1@0$Bz&sx>Vl;wyFPrmwm@3UQ7z$=J-b4=v*&?7J@?e6b4uJ*7wJFe=N2^O
zZ!s4`j+vk|U%0{R8dbfRvum~282sFzzE60y_rq(VW^*Rngf}!OOwCq|>^*B57cF97
z@~!I5)!&wRf7czFDz|rDoani=+U8;<E8b=WYewayX{3IupRD*wLnFm2BBycpiIr#X
z%<Fel-Clogz14TK9<hJv)7SYezg+nGOxot)+z(}1)3SDNo^bl9ET5R9aT<@4vvXi@
z@L}6$pf%i+RK2ZA=4$)Sx3gVv*gHmW8ULEr;(J1(%OGvu=_{{h9XWpd_ipJr^Yn8v
zTn379$rnBz*V)ar^$tga{Dj*#*TnCaJ8%ErMod5M&BSk?K7E=ncdl;bnI)c+7hK$M
zoPVxq^06L2aWB=bB!|`+AC8GzS>-V@M6J!AuWab3d1sgR*GrG*XYCYwILl)B`qYi4
zi|=R{RxV&>;n-pSIrK}f%-J>TO~f9SJhkhO3(oqpc~P_d@+&_Dqn_JO?)9G2Zf!Kr
zae@&`;4YPC6|bgtNfmu~Zfm}1&&iKJ)`o6*u(WpjqrE5DXC&$=zVfiK`w<^;;k)Xe
zf`_#|elwWoZu(ohF#r6%PF?Z+CBL4()M1&)wKAA*SBc-hb1yfTZ9dfP67#FlE@=55
zo|%U}+UB;Zi3QfiIiwuhykhqjq0r~|U4xIxP5*T%@YRIZ0_HDb^J-%kmPAaqK2y3}
z;npn06CvOJ8h&BaTbmWGCYw-nM(==&w4F$k5AVfquV3%Eb>LphqOG#;@7@o2wM#Ma
z#_~H=`8N9?IRVt~IARW~E(C-O4&BVIXJmNFXI2@t_3l2Ol?=ytx9HC|WBSpsaarM0
zGr{KS&+0v*(>|`37uURN@8prNdgaQ42b<Xqla6qleEjM2=fC?RE@qe%y$;d(-RX0E
z*1Te&8Bbm9!w<$Bk7Uqes+{e8@w?pbx%aBhdLFnpy;eM75$DtYe6wHcmZj?Uep{%P
zyW~(nP39+ic7-$r>mLuEJpXy(zS2jw*U4ha|39)YB&Qm0vndowpC*3b+Nak}Jv$aY
zobmOhLCg0|^9v+riS_hUdRpv#v*`Hm*ZSZ6JR3ItynftEfQ2RdNe6GRva%+}LdQ#o
z&%NfGvUp3I{l>fEJW+KCp|O*{+;>bDUBmVG+Ert9;s0LixsI2cZ**Qzk+%NQ;gpYe
zk_u-kxc6UZoH6wq!#e++{7nb=WURvHw$7QgSZ=qTf^FmejZ3#3ervw%iqe#g&5Icr
zr78uaa{eT=IS4E{cbeOTfkA=6)5S4_=ir+y?Qc)HUTovtDgS$+d!w?3Mn|;z)&tMI
z_OLpK>l<X<KDpCa(jWnJ2(s0cHm8LLo}8SlTK+9BC+A3?thLpa&E?XQPqxJFE-T$J
z*J0r<w|64!uVvUng`7APuS=ziFB5*mH+9kHTKmGO4ALfAl0HI=m*<|Xe!utmMuy4P
z<Eqa-G&D{-^WsA(=pc5ErVB6k39|=vfa(TeMzx^FO7{fTJYhF5-{R4~{%fa1>;9hm
zPrhvZ^vW;sVVlqL{_?gk!Jfv8lMUBj|9`l&$Dzqg`jcIoM%A~i#}y3!-MkWXec`sH
z$NaZ;B`m+qdHu+u^cxB7$G6@%6EXd>eofUY*XhUdPS580aA)1j2%9ur^9WTR;pXaJ
zdlJI`y}fDv@!-ewIs3w%D>=MA^7!669?Adzmh7~X{<%BPVY}gLg<vlqfnBTiPFQkV
za8ikN&(z<6Rj*i0rd5?67Tmf|+$p%O`NO<^XSMWp!^ktKEA;;ze0*Ij_pHJ7xov7C
z4Ym7uB;Wp9d!@8FX!@OhH5ZwJ?|L#ctbDd3R=UZDH}{8uN$4M|V=K)zlvibOJAE`+
zx=z|@_ub}>IDf}=Jc)A2n@tvND`*X02R(=n)REcqUTWqvH}EJq$4j0=D$mqSX8tIR
zyy*}(vG(VNeGUf6mshMj%v!VIQk~N6Rk;VW_dkzczOXY^Z!)9ex$|okTUb_{I_1@V
zJS8>t=K}RhOVpaRL`<$+&h}H<9J6p@@}KNKCzl*7d~-7WBD0g=EUA`R-1}~BygT8{
zy|)4kuejdc@0fM!>;|*j3gI{PpImoavA|5@=RsXNgEuSVBtAH3ZC>}xN!iT4?8tH3
zNongI+J}XvzuuU1Oz+CGTmN-M<kuX!9$fxl-{Q*)IJfgJ^qehueJPVqo^0}d=7pQP
zR-cLZ)cjbMf3NS_l=gTAhs7(i*=A%s`Ez}GpP$qBCCAzH9fQ69KCRCdalD|(+i`WN
z!{P~XUlh8`_RLlN*m%#^aSrDe1{<MENn1<|n0*)=RIfAqtClQ3b!3V4n=%>JhUBNW
z_ihu;O<x%Hxx8s>#GB@m5m8Y$>KXRkJ9<O<*Z24DCziGG%j-!dFfp8-uK(Sm;pDE;
z*H(8AS!iBcxA|Joq@CQlTB<Dqmkjmyd}w--zGa=BiHQhk7dpd&g$oa!->VpVbL&UT
zV2AFluWQU1qMGlmUbRX<?i{~S!8GH8{qr~sI=i}@a&mOKy1T9KT-)09ecy{WJ6f;U
zYWKQ54x4{xY1oJ3UQ)~{e}a{-C!U<r96puHV1=^4THi-)X4^G$&m7+L=DO`Y{gog6
z7cWhoFS+Dg_$k}}=AYh8{D1J+9{<FRJLMMD?R&-{ch`t1-}hFtM(m{E=Q7&&`|9Q6
zpL`6Mxo*wMB=aIOe%D7I&M)MZe|Bl-tqwsC$?bw$#rHd1eAu42`HHn&r}C!nn>k+B
z-G5roZ6uoF#XMzK$_Z7c+FMiPs=2oD+1Xe4n7ZF!RQvVKQF+&iz_Q~e*Z(tJ%=(pY
z{boaX?2!}S7}b99JS%(_^_xK?y>+=AN9`NY_g{@zpKvjY>{8LV63BO6-~O+Vj@vO8
z1JKX~s1j%qxTJYul^BHUaUj4Wrz3l77sCzfz_quI%~P-_wb;G(q%-5rGj&W)XWqH?
zzp6Zae)=;VnJK5E{wueX#Ca{fw34+~*}d;br?C2;T^WH(H}Sh?Jbu%1Y2B#_Yn<Oa
zFi4AiGr`~pU*dJkNp|Lf?Ek)byYG6o<wxQl&cdxd0-_hy7QIUnK2&u>J(JUj(XiR6
zu&{ck`|lTPdTviLcvxDN(Q`HD@T=S355`DGtp4PC^$q9Rv%F$!X6>FX8Fy*fz6%|T
z-^U;5NPnyTQ?<9;M(}-9K-}#f_5Xjlv!wq1k5b(_!A<MV664LCe-gw@)7c&CPjEc1
z=_o&xzC7Nk>?$Mww`EhWs8nxtG3eR6<W@#u@}j-#eLZKM*SSCE|I+?yp$Z#8o8#8!
zQYLx)e4~<fZqCbzWqG?^s@Z(*`J%Voy?>MX>)l!B=h@0-st1@@ZeLio{CdKhSr1cM
z1e{{RqoZ%DHa)oG`tbOXa39^+;+&^mVu3&JS5J>UeXLiy@VIPw$%@`-)5M-Ued;N<
z_+rL{Ns}%ue7)u6_4V?sGfEn6p81#b;!Sm1(8?#*epbD4%K8(mb?4^vlqMP5!)&`t
z*WJ9;V$OH(^+boKt4%#y99D?RR=-g>Znt)x{EUjE55Gap5S{b?xWnexi-%qO`CE`J
zl%;O=&Koa32r;~nH)YKCyVJN|b`O8+*YvwDKbfxF`A|kLN0QU|k#5JncmH=VO4%r$
zEO(Th)VW7?a-wPYj;rjx9%=%I?*DP}dV6$zz~uj}(a)_8N7RZe)cp2z)dRV=|JL$K
zr_|?NU9af*Y}e%tky47gwPfOouU3X{zkMvE_{>SU+rcj{FTAvTcWIvUOSO=Bf0y6B
zu7+ri{JZ}3y%?xQYY}j=>dorx?JtoktKej)**-PaE|=x^90O*9CH>jCj19Al|F1gA
zG=r%=R`I1ujcCussb#$1TP7;ID_PvIV|bLcapT4px3{n7uR5Z>H96MXJE7I_N7S!5
zEOFODkKg_}vE|~#JG&++Up@2bl1`Z=gG%4S?azJhE<c)ZZTVq^6F2rx=<QEg_{3oU
z{eMYolJ+m0|3gDubh+&N3o~}FY>AYUS>LGe{g8aRdeMg*-FNk`MT)$8|Gnd4IB@6C
z{4?vWdo6iYnxvL3yxlLW{p`6%mxJ{mbzj!6Uix;|Gq1e4ewi-{eh2mMHy2Z>2y!a$
z|I#Uu8LsDaq;Zn`-wTTmT)J`M|6fnt4?BhO)t@X=`&Ycn_(F!sj;GV2Z7zjXRarSX
zEr~zAY15_)7cP914K&ZWap9pElV{-3t%7eRR<A6!j|W#wR<l3dT4%4i@#3QI<>Gsi
z{{H$Zo0oiko~?n@(&G&6{N?rszGa=a`@QD)txuwk9CJ1%-TT3mZ}TWCXyNaDa=Q(p
zf7F*-r9Q7aC#B2#<MO&li@<%CwclPh4=;ReWmTqQ`|ak(jZ)JJe0AjHKB(QBvx8YN
z>p9c2-|oH#+ON+)bR}<pW_aDohcYf6_ru>y8*+IsmpQh<;(W{3IBS<HqIKPKcxP(d
zsOFYBy^V=a?zMKNlhH(*EK!z&+rO7&eX>8kl$m=^6>soa!L*$|nGH_D#Xs*$xhVt%
zKmB+5f4qpUfsxbwt>N?3Pb}csbpNTRh_1oaxkXEF%UulEBq#p;4$H;X4~meo3=|YX
z6&cyQ5U$686;o%-7dkaF_=~q)f!g%iKLMRRjVli~&iB7Hef=%9M?ZhxoP3PO@k|oK
z+K1YO|00$Bc1hgxOJ`7+zT56+TY2A=(sibej*b$xRa-6}_n&7YdGqGY4H18gGu1RY
z{wIaRpTDp8HfloM=JF=DNA2y(7IEEeO7Ge9kMQw1pE(eaHaA1KFq6NU@$b^wsV8>y
z?v;+Yzk7G$`$xuduNNCnI_8>q?$pHzt8a3P^6je>J8qw{r;@$l)8wsZik!_m`5D7k
z>^?DXg6;{HjKiTBTKm7nRe$#CjriouST=W+n?h=OsOg9J!^+M-Ccm@ZELAMIUC&AS
z{o#2PVTpeu_sspuE~9z-(bjAa-v{qsBrgwdb=FOP&k%n-rc*3BVSiqa=M3h?iE?29
z(|famSISq3L@W_|<<WX6wsX6{i&q6AjsjM`9t#yXetbC0Z+q)me%)tj&`sWVsy5&3
zd3$?%^0hUQdGX5T=Hlt+etavQx_z!LM^A!bzR}I5z}p46?6yKq96v+<|NAQ_E&cj^
z-jAN;PIov8L+e)ZKFCqI5E^3ol3~W5yS)9;`|E6T%%oF{zB^~k;dK0%^5VpgkB<$@
z-^Hwn*?B2BH_p4_;p%g2GdyIUzh;=6Wn8bL74&-df-3*p;ak|=%U1F%_5B&QyDg-l
zxMf-L<M~1TwM$ptcv)ultiEf0cfG>~EgnZN=0{CI7j2(d@pR4X%47RB+i!ly#2>d?
z*8Z5UtDHE6!&_3qR&sq$Ec?<mfA4=@Rh*yv@}l~LloJPhZT~fB-hJl0Ji$NaqDIq)
zM=RcM$ar3|p7rdH?yWbE@^ZS&&Tj7xyAm7Ky32d@0<$l!75(>>x7@BdA<}0qf6=wi
zE#g)4ic^t~qU7%;7*1XE<;Ud}C;tnrV_Cc7a7gi*uZ1FS?)Qftv`sXe$|SIWQ#K<!
ze~;1u7KT|`-<33~9);#EaazaIx^*d=S1waZPqoO|ulpUg{Cc;!Z|hRARQ3NoujVWj
zIGU|oG80mxJ8>v3(T1(;a`HG}5q@C*$@vn8_2PF<jlGw|=yvCH{`#)Hc9NiWtKft~
zGukJs7_PUp?q~ApNT1>J$5TOT>Zyn8O2Z%f$}C}+9N#N%KX0eOmPL!0CQkh3|K`Gl
z0MOak)!*NJb^ZS4$nnqWT-UA@#obxQxGTd{=y=8R)`$t5FDi>|`gBfy^!lCKW;gNN
zT5Y?C-eW=EULXEhdUVF0e#SGqKEzcm@#%EDmv&!Asb5~OG5UI6W6*Ivf2-}gIBtu{
ze)o*O6S!r*Y><F)hpbMq>Fn13H=QT2o?ACdHZ&-=?Q7T1<wY|aZWw%Hs$S}JVBect
z4P5$+4U@F~{Z4RObgtd@<J?QfZ1Q5gPLu|m2-$FB*37SI*~0&d57i}hIt4ts_xj)Y
z;MkH`zFQu7+!V_>@mpj!cX*ZU6KAbIORGK9SRC0d9`(GLd&%i{@oO*Xz1uYo2DcsY
zOP(gLegEC<J{FCYM;9$zcy90Zmey9wyW5Nv)e;jEFTAYzZk4_@Dlj&-_Gh(UR+iSi
z`v0{((&pzDU*GxpoV6;mPs26W5?M}zpC6CQ%gPChin8v#_kXvQcdK07OP@UEC>Px+
zPS<&jG}rMnAK+i4)FM!nd-BW~m-TUb|J>!BfAZwXg$%-v#M#fAJX+Y<*Z=y=x#<?-
z?-&@i-z}5ole2lTJ>ZLWXh_I{b?f?~<KyD`4!83szqqh4FaGewa`one4V}Wazu7<C
zEx-Rzzy2rpy_(Oypo_)SCM#N4NU$|CHa+-V7}?rnt9xC(wy@>9-NQFKSl?R&iq!s-
z3sExschfj$!;_t^yw7Jop1*Nd-i)c=0^D~$+jMMN)EkY6#`&M@j?G+sh-1&fV<G3(
zdUL-8bqdev=k9t@V(qJ2nvu1V`QPlF#Ui)$u7B;H)!@#)_cV`@r{R~Q&VT>+)yvdP
zxS2P_Oi;h)*D<|4PZCc0M^t^`><}p2_>Sk^$tsrl^Zvx&x%=FIhvD1r0Vm$P@6<@m
zva$Zd{U`5m>Dt=2OfIt}Z?0CZDYGrUt0|KHmoZg+o^!_c`-+Q>%P-*ZnrNf0^p`W_
zsZQ&5C)b`(_JGOXIkWWYSZDXwtvB<woh5zFdFl53<!iX!buR0=8}PE)X&ui->+><?
zt70RApV}Q0Wyv_iws2#Pc8Fu<8M_%-eLL^ghtJ6NUu5+@`O1@ezSTPqsb5z?v}EqV
zH)*hJIWYUk6W`zdA6{RYeDkUH_KoU_CQ^-u^YVK36iI)0a`)R)TcMxNW$c)JWFFo7
z+OeMX+h;GW2$#hdcZdWiPCmKAdRuUV=jsn13V7sl>@x#JTtSC|feyTliJ24o_r}I#
z(Afy{-^;Nxbaws`Up#4&ko>nJhBGgfpWi;uT-9NM@j7*;pV6mf^q%ETwy+Z7T3h?W
zZM|h@9It`r{K*Y=<%Rd&FwFU*(;po^`EtXe`Ktx&ZRSMU|D4bK;o||{4O@3?+YvW`
zTVU-u|8L$h!ky9AdmFvZ%N6O|2<$U0e_OuNH(uK|h<Ei(ww=5F_NBF{$SVDo3Mlld
zN=gb?(-x^0<!TaI@x3%WfWx6XT)*(<`+HWcUAyA-)i@5g_s6&2^ZeGmR9MMmM{N$z
zz8lZ}_;u|oSh$39(T!W*S08Q97LZ!v;Jf(0_|y$2SiZM?UG1Z~!fdLNPx5@86;oDT
zR4!52w7M>BUiLPrjW)k|cNcAqdH#`M^4;lSi@vS$Torb)sqI--$m~-Sf{R6-XZLx$
zoAEMp>M^A&rs0PcY?{AfZSaeUOWwD3m%gk0>B0ZFzVpOd-a7}>7nFuy+&6LY%+lpE
zCNHve*VEX0Yv1xI)21EDF*9~%UA%bl+^pvE7)M9O&37&)t#IuY1Koh_7rWb7(kw?p
zNm)5C@ZkI>`?9WTfv%jJaQdcWcAv$qv(W-9DXFQRb#dRPx^~AM*;m^qE_owIiR-n}
zMcbCY->-<y(JH7*gj{s=vF9@@Z^o7u1&@oR%-i`>tnCH9zpwu<9kupa_uj&LyGmah
zRDa7knGCvCbvv_9QBhIBrzf5#lb89-JhZp`s^EE>&ph)gpGo#_f894(-T%?O>i1vE
z&F37Fj(_oDhihi0=B(K_6Hf+JJk&q8BcNJF$%Uh*`k?2pIF7K^g$sAis?5s_wk!T)
zY+SU)o!Lic8>no&v2M@CrDD9gTUTUg9l80+S!2b2R<nz*Homr+6n%RBiivXX>K05~
z{8_(3L*Ze>&oY~Br6$vSEL(mg{5EKNdAGiM{igWjwi^96-`Sd`zHP41*_O7aGDGpm
zY9_;1v$QvUc`-Sn_MfedeUfEW8}FuUeXrRavoHN?NWHm!=ikp9Mze0^=dN^pdUOBc
zSAVQKUi_3;^lJ~p%qH0ztGWD|Z(Wdnw(GK9?BR%=^18?3<C$FpTh=aRyY?(A;*6-l
z^|>t@UkR)^J5}~q<ek(tmWOx@0$*1%Fl^~bP)okb*b%<BOhWtnV$(ZI|7I^X%PGii
z@GRhe_SIS{A!(Im+q1UKZ%?f`Yr0`u$l<JYO*`L-^jvLEH2hg!*L=bAohiJoZ7DG`
zIpqmzZ#sD>OlCcnVivElo~>_w^7U5fhAS+;KXt3VYoFo~xij?0<nr78IZ~J08S<}B
z>;3I&V`{&l+0aAVQSi-sJ&&xMoF~^@U0fDy*>dIOHYFvc9o!O`&(DTUR`+l7QQNG2
z{^Uu=%1X<!_xE}$KR>&9HQPk0N7|gv{_mH``nxJ;#;tev^5WXQZ^MQQ<#P+0tZtMG
z*Imj_+Y`v3VISJPe)+qCU2~(a_c-3t`F&y5l8=EG+*Ty4DXBfQR@w9MB7?{Fe^}of
z<1+TEou_}(?OOG7LHins&3c>q886?H?U*lT_2$d7<X<ehd9mhfx93^*?eXo4FQ26D
z@^G4I@&c|je)DN*p^taZ{&pbg%iWgf@`$r$PjWR~Z~6S*-*~2ack=DamnMI$P&E45
z>b9PJ`wCvK1()m_r5ADR+5S%HUhNL^&HwJL<oxk4fpwL1&6Ev~TB;U{{!DdSa^yz+
zJu#MqQwKO|cHjQ_Jtlr4XM>+)&#tt8eKUg2g}gn!;>YY6rNO)Ip5-<8xK!VNf754E
z_dj=et#5|18|aj=ZO)5%wD!lNFQ@aiTAO_o%ey;s6?5L!m)f<;Znxk1+<LaCd-BoP
zrNJ*4S?(2o$ugVGyL0Ex6DLk=Sl!**TUxQtZ+Y{<goJBPpX?A{BPMcW-i!M;Pd+X3
znQtc>U-wh>`;14AlHT0h%>MXTZ}HB*pFS16xwA9)(~N(Af3v$(bgr(mTkZC}Z>=j=
z#_R8&_a_U3J0kBbV}&{wcE%bXSaNgO!EMf=|K7DltNG94SsTW^_~HrMXRp`qKlbQo
zw=7%ACY|VQXC4|Fr=Kg?dH0-J08{pygVOOGJv}W>3mc9q**-fXeSb&6!=~uJoP1nu
zffF1>V!2b;8`_>_iCmlSI%(hZ*ttFvl7lYIjhMXo$lAI}ugzy$>gB%0D0D5Kv)+=a
zd#xnb%-S6RT?_Rm@$S9LRp4j##jR_h{^oN@+23AR6eN4=+S&iDk1%-?yxVH$f&(*J
zEPuRvV}EOEd-fv(y_5g!KD_f@9gw)^$lkC(XTEv&3?<+D{gdqMY3R(<<hBw?SQN0~
zIP-efMQbHR_x};~6|J6Nl&H;e?7qeYsbdeb8a$uw+#VSHVXOMCm!ivNC3AT0y1Q<V
zZh?!i)rEEIRu=7#ow;=<*Rx&50n)#=XkY(h-r#<e<8S8fI`=D2>f27Oo>$!Hv24k6
z@Xjr8*6T38vHk*Rh?YaKg@teDz5BKwW_}N65<55RnWuBK_@ubptJ|)zZl1U8Jxjou
z8(S(%>K#sYHr^=`(BSy<wV0(r!F-45%S+*1-Q7D&&*>EH35uEXm+6n0s_MVHC)EU0
zR8$s}=YLE3{r7jY`u91O#cjL0e_vSWEGT!5Py53(MdvmH=5U4u%a*wn9j~mv;PxYJ
zdvR%p&|S67<v&l~esQb2_?_CfV&`Q77akw0nEqSMRdUIJ4p+$?wT~?_4*jt9dly;5
zc9!?j<Q9MZ-5p(*OYi*p#~obw_qX$cD<@^YX{UPeyt`@4dGW7v;pa~iJKiYU7HX$v
z@#MvtPm_)dD%~cho%XJ2r(VG!?Ikjir{-<ATc23|LReL89`{;Bb)CxSJ^vLIEiRd#
zH=pPH{M82g-EEQLYbHKEDA~AuLACty{R{@x5h9;IFW>*NluIJy-Tv=?V*V&^&nx<L
z_djo|f=;`aS<!1X)%&b7AN=_GHOuoC&zDIz8ovabWSf5bi|RGL#S98gE{T65)8?w5
zU}be`R@!@Q-|~-QZ#Fpj##pMEn_pl1ucf7BM`>Jo!C_u=3!Ai~U7~qg|DH9!ZxOTQ
z>6x$07tNzrCy4HT=C}CivWPin9@e`-#)a;E{wsH$-I2ZP@zIYN8+XX96X4hqrK{#M
zL!t6aE4Mi4ChoA`efx?}rWl=>ageX$t(Vp1^8C1l&Y+bp{c^T4^Um)+U-s`$<@R5~
zLPD1gemq}#XP0!4xRXG}DU<Gtml`IER`2+FdDq`#Ys;3NvyR-zuGXFI?CwA1^WpUB
z)|>e%1_o(HPn!PjT^lS~EgQFb<5IEtbE_ssPG8~gK11zTqO^@y=#<;f%R+spRtJ`6
zs&0>4_pYjcW~cCn#a!<=7np8&n&sx!z{y||`fjs!w)K4JgrM6S877}|TF3RdTpXNg
z!Ne{Vsb26M9EvIvR!;hRmwEn*6^!>{&-p9u%(SWg`eIdXoQFPR!e++R<u|6cziRyW
z#<Xg~%?5M3uYUC%>727f-swGST(DwANA&YEO2@UozP#KXnYa07K$KUfb?|b()V7;b
zrcRBWw?VT@>D!w`{~MD}rpz!(?F#>0v2?`>jUE}xNzwI>j&RQZdNlIm%zcqDbIP1$
zo@jkD2)~ym&g`SY<X?66WduXB*Lnw!?+Rb`STaujZ^*zOJEQaC`qZM|d<?C-wI_U?
z_qcQ4qR=DD-1{B2e7xWN>;F3Ich+{Y%yJ&BW{YYQx)j7O)K=-_#Tg21&zE3#-o(eS
zfG_mXG}Gh--AV1qOYRD^M~C%4V_SShTxw&@FF%v((Fre>fffyJY(A{=pS$a##h=Q(
zFAx0^y7KIn|Ey5yDLX!{7QC}yn&9~qg|q~X&F}tL)mcncf3fJQhX>cESEh45zT3t0
z;U7!Bj9lxyk5>1~PBgAP{=@p|H!q$;JqH`bCrl7o=~%PjaVxV;wf@?+qsQVLMAmQ}
ze*bIlyRzG{ci$a)pCEj*v)l7m+>B|P4m>q`f4+v5>BjxibD{EXo{Os)MfY7&E@9Zb
zXVFRlH}B@_>!hWpH060}#%15X>^INmq|W&>XG$vGm0piMu5<qUdH34dz0rR?{od_*
z%(FS|Y|)O>UqMT`*(PqN`MdS;-H80%Z_TFP=4BBzO`D^~y=Q@;{}02{|L6CE)5p5d
z-Th$;4;|r~`|gZO;DP7Tz5m|1wV#=7e*U51>FN6AJMX@ElhgiP^H`5$^N))2Y_05z
zPMq*yVJ+=@ul)4s(>v8|eaG~k6j_=dc=F}t<-D)zmX<r6AJ4bu+V}9<(zb8M&)Uir
z?tZ&2FZ^Noon5o5Y??UMW}m;yk!zDTsbWvLSl#QO>T?sMCi5h+#2jJW==}0@Z>wMI
z`;?=3d9h2b{oOe2Lq}rX{M(WmcX*@?ucvxnDcif#YFSoXgD1bk1jl4?1HDBnU!^~@
zbaQLy)Ux0$O7+OD4&OM#E5Wez?@yJc1r1%FtsKA}1rt_nOpvpnI5<;YmDGPf@Y+T2
z$6IeDFU!~N%1#Z@l0O+zLl3-L{HA!`Ki&`jikpJ}FD-a>bIqMo^Bxr3_kF|K#_(Z%
zek1ep9am%C&2hGJxGH?{Vxx8Dwtf5N?Updq(&AdVa-|>WCisJQCD-oRBcrRUoA-UA
zwuisJ`}VxMGfIDd-+q7Qiyt2!uUNY_Rqpog^8EQaOuSrNhxSx{UJ$aW+->{K9E+MC
z8?OI;$mJ+-p*BK@#qxjY<={)tRSZt+s%dkTP1}7X?5h6P6{qu)t}XQe^_lqAKbZN!
z&0c5I*~3b=ZEOOq+4-NIIdW&}VuL3e=iLdIU{=cN8&Ukct|RQZ+TGYYVQtLy*4mXm
z8Ce3${%0G=Y3>u`e}2E==Wn&-#BX0KHr4UvMca$*&GS8SHT$J=aI-=BQ;ic>-?j@?
z-<#85dB3;G=`f!@BSY#0neX#w^!>kXAr4w>+j{eQ^1*|elm36*dwf6lYS-Bvx#wll
zuc`KR9{KZk@<cmxMy<U}O+F4O@yzS$>kW?WKQ`}7Y~3cY=hr_SUTLGa$)97_Z_6L7
z4Clm6A1*&Edd6y|&w*s~jq&AwpSr{`pNo6+{=*M@b2VkfLtBrV8U{5lf40ow+0yCz
z-fgrhG2Xy@YEEFX-r+u`e||eQUy?iYW68Ol4EJxJ>TR_M+0+<af4_9Sg4gsXCDqBo
z`3GOLSl;<1um9)x(tkgl`!_V6DavPGUt;{l@%y{E=|LaAy}g~d`R4mGvckfLc{MVP
zD?g>A{hX#7edkqojNbc8jA~VT<&4wMO|e<FXOGP7?fK;^?}Ao4uSlHT)5G)S_4V^h
z%a~6_YfC2z|D6BQYVogW1~vQkow<Kk0n~}#xvX~Q=3*9$9glKCjr!)T{akKt_2k*?
z{5G$plfZS?nfIH5rs+mM`!M62)Snl8>F=MjHs#*lW_Y^tu~4pCpA6^Rb9P&9<(MVE
zzqdE<tE%Zos~e%PwE(7~nr-{?=5jOK3}v4XTiO8j_k#Q*8ryHbKebIvr}^X|IsNMz
zO&@+NSUQ38T(9g27E3w#Eh18^ziSU<WFFYoeQCYq<sdPK<rl0=_nLYBio3I`ZJN|>
zqoqB6qa@aKmcFVIn^?bp?)7cPla$?^*QKyOD=*u1V&jWSXFa7VyLX><dg=bIGho;v
zp<lWrn(<_kUh=;fBUgixiOCA#ZCkYS^DOvR&#diVx3cN$EFA}7GmcdcOm<5JpEcb6
z>(0#;P1O!B4iryC^nE@AHb7VSHtJ-o*kAo1l-Kvb+HRLMw~yLCJGq-RL*je)^*1bQ
zdMb;vL_h53X0<U8_xo#Jt@C@=ZGPs^o}ca8eVBF~-FSZEtp@4&0)^j{{y*P2NrS0A
zPAloiUZs6MF77PuU}xcX51RD3+xxGg_3ZuC7kVU(7hLqvUlyhzvg6}1X~pTA)hAls
zVqCvkn1wNTnZcxq3??QfH*D?9X8RT$e6%I=vdyjit5sE05*{9E?dW>+-mUb-1;xA*
zUHe_!-IZ0M`e!sI#_jEM(sqCK^-X6>>u&7}mr_c1p1sqndZuV+RNEG5i+m=zu<7?(
zL@$>w`Zp<icjdc^cP!`DmDqUtFB3@cxTIKDVR7j4*GY;h3<4sH8`ZvCH-EC^W8jX;
zpByJbFCFflWgr@Ia9!&@mZtc9+DBfdzA^uD!jA3C&oYsDE9N$*>ui7YPx$i1dc}03
zT^u>_C3jv5NR_Mh_a8c7(j312;TryH;tOsbio0X5WI5ww<GsIUJy_Lm_VIA4Q}fh{
z=MQ<7JNvLLd-?I-;@X1OGbC)P7MC+Iu`OX!HlFmE@tSA+yh>3q>FT7d42<V_{|jxt
zB-d0>I!o~2rZ?AjmL|@U*khC?d&tC)@3y3XtzdUs?Xk7%O~ewD|1Hn^dNEwYNcB<E
zjrFymYTtgZSRNy8Db~yuyLWfW11)Xs!zU-J&nyk%-d^?nUGKiyo7`nFybm%!8x1qI
zMr}X$R%cEm&-eNNcZdmmdDt#*6|<xK_uK8eucR%oEZ-=|&K(3A_5YQVE)iuhAJTj7
z$X|0Otj(ME&(ULZdqYDWtPM@8FJFB4(4j*z_pYBffByKfUg^1cm$SA$y6nI7xKWCc
z<g;^gUzg0Dd-p)&n+Mk&wv@gOOZ&ONv00@#qGJE~+TY(6uI!W*d4J-;!Defle?Nb&
zoW7$}%2gmv`n#~(k@N2^nC@EC_AG17*~n9C<pu4f`}wNGiyVK=>yHU|aMAI-m))`K
zqG<-quD5vlcQg9){^j^TV+;32$8+qG_wRfT%!`ej{MUAVk>87>D}G4N-4zE~pdY()
z<As%G>%>;|xlLMVUJ{sm$I5=f%BEe)l~>9qoGk5-{h&6<eSMqP`#a10xO{bZI=2_S
z_PrW8?^T+E;Z>Q$Y3(XE`(4dK-#y-zyzW2iwP#+tKRvi1Il-{0$!F_zw+7FEFBSFW
zjqvQZ<n$uMu8|KC4lk;9+s>HX$RE!9_r1u*Nw)G_3=?KC*wl&d&U+g6&FR6#zl{pw
z*OGmu55~>7nZ$VQ-4^|D&BmkrpT&!(g)t_-6aToi*|IiWpJ}q3(8eE!uPIEvuPe6k
z_lnPd)$%4~HY}LPxc~LdiOO#}H5ddWB|BNU#T3k@$=(35e|~;mTpk9h8q40?no)4b
zxZr_9p2UfJd#e*SM!Y$-dDEtV@Z<MF4HXp|ckj3o8?{zUQc`lq>vg*e{{Q{1tfJCV
zof8{7_jY&0-j#1Frx~f<T7CVcovqj@g>NY*_xLW&+d6am%=)-rb6mFHDsg?+CRAfq
z#I3dYb*x?Zmd=RU=XG;_+1yY5yV4@Ief{z`4#_KD7Dc+W$r+_ymy5dd<%HlAnN{xs
zq^slXdbwZk-915`VUoJ5qFPAn6OHFhW_wmH*(G`Z%_IAExw&(Bmf93F8J5ji;dHI?
z-@2V2A7<5jEKz$mPlA2#G}$kgb)&lN&%N$b-T%IsW3LcH!Sf#$cWf?gUSHqD!1GqJ
z$!?<ZPU~>1#S84D@6WHF9j!0?q$1~n(4XQ<c|3hH*;v!RTh4Xrw>FwrxLbbi#gkok
zZ`5Y0Zr@k!p=LLuj7NC#y9TFaTUK9Redy!u*Kx<BADcPpKCjRG`QpjvjBT@ad~H<l
zntkMM;nmxWYRyT@6jW7N4GsGaCovt}Rr-3yQ_xD`4-XH&J#{t9bYAVZ$Y++8mX;R9
z&w8T&N|@!$h<;wGwmI#rQ$fLoCx+VL>s$&8HwM3rTpL#N<)S-Z|7)(@9sB=evP$Xv
zc`rNnr2f>q8=M{)+k*SlALsu6eTi%J4byj}c@}e<f-Tqe-(*utcapeY|G#$m?daWQ
zx}QETJ-$TUXGX&gi~B4s>`d3b|8*$+@*+?~MC8WQ(<w$a-|rL$tb8;7@MJaLLpur|
z&v^Usn4=6Q7njrheYJ)LX+`aart(i&b9~<-(>qmbl_d20<9d%KUsE#9k}2=ecDv47
zd|AF26lm9P<}bJwb8hYYslOCJ^Ur&g-3(q=yZ0QhS9^D4%@y{YxgoQ?Hro8wzw=8Y
zS81NyFGCg%58jvU|9$Kmt&RR^Sk7BDL9_6FX}4jc;HwL2t4lV=-n_ZW`Al;A5x?U%
zjzsUsWn7#1VEZ!rlc0^D3!8-d9-UY)LsLLOL8EF@^mBHtnU@-#7-lPkyT|EWK7QV<
zKT}=6zCyD^P?_=E=QwFI7R|@zj_Z=xpUlqcTeS1x9`jvq%a>(++cR;)yYDxrN@~|n
z%kWHLo73|B2lMY;rpM>LiceqOJ?qJPJ$SZmDT$n$|2r5wVC1w;b(6vY1JM<K58k&e
zJpHlw0Q>*g`{9w?A=kPr%EWF|%VZR7kn>;4Vpkv8(6^Cq`!>cKMH6b}^e42WA9`>t
z+tk=>Vf@a}BTbRt-rlukj@ZWdqmY01*-u#y&OLY8^GmScw+Z9lDh5Nrwf&CoR3H3)
ztF%pqW!;?vH}CMAsf{}F&!1(<uT0}z$?1*rZ%Q{mzF}FGz{8MpM}N_pQ~wHI&Auk3
zAsoPSo!LlNNJvOPP_Xfo*YDUgCda};!*g@3+vnL<8@*0WPX2g+nSa5K9TKjtt_HKu
z2CNL}=<j#0sj*>c{BL7X`btDfN=oKi;)Ml{cLMmfMxC`?U;h5ynF4{;SGz!WwmmG}
z>$@@}=}-&j8LPz?I}W$=8^2x?rd{^#PG{uiG{e`+eP%Yjd6N^dHf;LulBaxSQESDl
z=JK&MJAV3Jk-C51?|0S`y>8Rjzs}9Ax0l?mn)v_q&A8ou>n;C?pS{zY$2KEJvpGXl
z(ZES8DE)}j!l{RoO8%C=_4vAz?ai<IlPxyyVR*3rja5qa#>Bf#%saO17ZQ$p&p!3u
zU&RA&^0_`<Zf;Llm$)aetZ><@v>Mw~_Pj`ADbL3@7P`kMZTR1t^QP|Qlya+b*4ieq
z&c#vcHGZ-po&4rIwy&PAUb|^0hk0K|Q(X4{?b9Vz9?X55^zo_LbFsea*&0mU`}Z}R
zpLfb-Lz``2?CMDmFWx*^k>RGaspwT;NUGc7lU*LoLMt~$Em7Za*k#_V*-hS4(`0O-
zUr*fk?fp9Ul8o0$jfR}X8!Z2GZ@>NP$CLSn8dY3D&Oha^{c`C!^7?U|Q?R$JU)Vdx
ztt(kfml>^iBBk=;@<d5Xv8dJ(4~OtC_a+{nAZf{`81A!WU(gCGsq?)*xUMb>nzQ0Y
z=ci>(8mU@G*uOjcf591W>c{-W3=aZMvgMqbd~c%!L*DzZJZwjO60d#y#l~>G{J$=n
zi~knw^=8u_eVzZ@dQaZ$84E=6Vz-{GUdVW|?ViW)_xImkSsDECsQ5d3e$c!{N?MxH
zYbR&tozHb+b_jfab{0JFeXv`9-wB)av$ITR*w@=lnl$OwRPLsR{r~^IuXw$7`-j8)
z_6Jgo6qS{k{cS$7{QC0pa8CBgNvZ;_-|ayAq_3|1Y$ZI`ul?rc^yHhHQtu>3MMZu1
zcwGMR&gb)rZ``}JHM{WRqQ885!(UxrFaQ1f)tOh!BR^cazOdr&JGB$7=YHQ@e^02*
z{@-kQKR0j}wMN@|z1;hJ?*s4EpDuK6o>vzZFu!4c?bE*tlHzxMJSM&H^2-ZXt{kyV
zySuAYLr2FYY0=|={PaV9?{+-qoBr#@O<qZ(CC=ZK7B5=#;o0o`qSuwuk}pcEYX1Fv
zer8wsy-Id=KA8>L+i&JX>?+X&ow>4m7b7#<gSqAR4o2tiZGH15hlQOTbOU3>lZoy#
zu3OapGAVm=<KWxvQ#6B@IV=oN2%6Y%X2nK}xN|phk9g+GRWbaZWyK<RtKyyE;m3Ig
zKJ1VVxF6FRzlv|st(Y#WV%4T8iXOag+vhE8R^W)WKJhoJ^z76M>(_#RDxVa+Gpto|
zd-T?`Ixt{<@0?l5;3+ua<}DZgd0a~O*rxAv#M)iXv9?%rbDW;Whc_Miw|nzfJ+-<s
z|EJcwGe4Be#Ok_*MRx~Wn!&z!DdWOd8eh2N+cfXKb8|BIz0ZmvL_+^z!ArH>pEh4@
zFWC5wXA<w;x3A{O{$o`#`500DFn+_0Tm6$)Jhl3h_`u%KqRsZ&wzUb8E*FojDNacW
zdYzr>@yG_WHgeI6pT8&WQ{yO7;rlO?)%^Dkv*R+Ch*!-V-n9a{zN~8#ReE;{taUqa
zRq#R^f3w<>`6<7rrvF?&b?)4iZF{*V9oTXH0GGzjNgIpozZAZGZgs-qpu@6R>-H=5
z`3SPq-r=b)Z-y7m$StneAAkI$6E^*1*zmLA^<=?RqX&oWxh0OyZ2xdLuj~N_gHLk)
zx5J`qnBCHttT(-RZT5~`YF1SL&PfUk^Y>^ZJjr)`;;}~1u29aR@ZQh)`}auA*zR#;
z;dxeziO~-V?cXy0`_cD$|N5o(nbvqN@4v^_^X`4Syo=Wl+v)%F_t*X1kbB$AzRc}b
z8?W?)Nt2kC2Ay0Z&hoG*p>y+@G-I>;ZTDllRBdej6s>5}=3!&zVQY@vc{HhTr*6K4
zVG_%iD%;I@|Ns5X$jf^+ulmc2z#ds^F-661yC=1`wI$uyka%Oee^ruzcSVK8p~Ht`
z?bhq=IdZYdtG=VF%gM<pdxOWBhJYhH9Ih`fO7+LPFPoy6D^`8{7<jwN?sDJYP~$HC
zQ02NEf8V=`u5mbZMPg2T@RP9H;n_Nd4-fgPp7^(nVW+g0;w>BV&i^Ma$;^olZkbsB
zs`pHF@PY>|#v4NBtUKKI+^^!z^EYeGl<NMddgaGcw}jno{{{9}0^hPfO<i@~JmL1`
z;{|zJ^W}EG7F!a-cYCIx1(STfP7C}0o;yMLTOM3K>spawRxR{5f4SO&<ISQg@;G{q
zUUUsjv-y6~a?j2U;vzi{7MXdq@*J+dxu5-m#uKJGW6OKVjB3X1f2=aAqqeikav5Z9
zoAu$(yPFl+pW<9Hmx?cZF@=q%d#UG~T&<qzA5Q(V{`l&K{DKJ|%O~(%K9Uf#sP;tb
zlt;(7EB+p+>G0Ee;br#a8QTnxPX2d|KOV@HJzd&cskc>FTQDK$cFe=1^>fU(-p<$i
z|NrLZ^v9?5_m^0oQ8qLb+*^HH->*PLPp@xh@|KVZbB`t+oTTdg;a2wgn^!YUq;#UT
zaCD35HXTiBbUL`dwEWMH!tLUWU*Fyq&&<rsn|u4F&4&ZblNi+;UO(Eke16@m-?gjH
zR=?l-{6iJDxL(Q1`o=d0R!Z&JuPey!zl(!$Zhm9WNwFULx<!tmy3kV<SSCH4eQJW(
z^tP9K&;Q=7oww4!^>O{Z?53;toAcyS3?vGU%a()AGkqkNyfI=!$;+TUpH68{%KiK4
zwEm49g^QmUR_*;ai`!u0>8CR+i`C41jtDLddU<U}tB=~_dB=CvUr)Qd%okLKf4+0D
znH_Y)L-X0RW*;@#7a!m4e!t5$toSgmdCb56mxJED4QTM}-N|$Q{k-1&{x{g>PWoTW
z+z=<)r?~O*-F;!<n>T-uUh^ZBBk%RsEl&zPfAO?8s)ql5Hhq60XdLs`$-D0y)1E}6
z&GpMX@b&Kd!(Z>dFMc`8AzNc>uQ1D}`NHQP{dcR+4_`NB<;V8M{D<Fq(hD{`Q5P|P
z#<ZxzrPjZvV?J-QR@2S6*kaXb>Hn`jwPRYFd@8rTn=99*DQVfFg-_JC-{Mla)gj1H
z_Q-PC6;;QT-bEF6rp`K5zDVuAclmCy4;74R;hQ6+64pI^6ZR$ESG0O=miLxf7h?W*
z2Olp>Q}o>KSjOA-1u`uNYU=&qf<}RW(2GOQ7^d%HJp1$CyH0<W%*OL^LI&kR|7T2%
zzBzf`qQi~<{`8ja0PU7mKE2O3*!aU^xd&#)j#&mK9`Jw9G2>IU;LoG$;wQVVWfJ>;
z&;Ft6b(T^sfvU$(>-l7@M5@2PYrUECEqVD5Ep6?MWpATEH;p&3|I=^@Jo5d1egCdq
z+2xAU{gxkoadGj?(zMMpcfP(e724XmxjEhV_3>Wm_Qme~hcZmccC7C+F)?{?JAc1x
zU0uRH^ByVFRd@Hd+g|0)e*g34<LjJVVUJ(1i_a*Xdh@I7tqaBXv(qOSOtSqMuw`5R
zjz=N7-}X;@yW#9KHSM0MX*0BDUkpif`?{0uO6-&O1ur?jPVc$#<G0S6KbJk1oc9D3
zBS(07-3#WhalKvNsCF$)deymWixa9X>mnmNx~)&C%J1K_*wpXunRgmi2kup#kI&IH
zllgNza?UR$dCBeSihrN69O>_92>Sl|ar&AZw}01+=0q2B-aO5nu=z)tVY8F+@dfsO
zq+BLQtUUOm?%|EHGynS^cEv8;QR<_UbodRkT$5>$je)XYe$C|9?ejLuT10o-*A?-t
z*L%S@^^o!Itbai_I_&Gq&MD`*N=@1EuZv-Fqv7O<a&|1~tNC``P20Iqz&}sA|N8O2
zDm$&0TJwqg?-0vQs5|zlML9KkL&g8OKQ4EyUy$;q<VD}4V=*>+lex0a-sArNVTnMg
z$o6$Bk6O<+FZE(hTWVYJ^L}P#ri5vh$hS8)A5VQ<d25;PY=go_E<Ur(daHXvDm;^u
zmE&qYx^7>;Kj9$L_VaIZ)O=<%*wy}e@a5&@JIQ)+dpi8>e!3Xdq`bekmycPYxw+Y}
z{$I`Z-%=gZ^0k_MUbL~R#kKG>3c9@PQOo8Kt6g>Y<ecp9*7~51poc>B*Ud=@j{ZL9
zE&BO*@BE6GX(-0OKi4f(*Z$9*%~c-`va2%tFg$p>{r<7X{q}t;H2zr}IIX{*XZBgO
zo9Ar5-#N@X{rxFWJE-RG*XtRXoIMKZnu|1&E-rHY@no|9j)lMb4td-CdZFC@{Z_@g
z-S4b;q)c9X+OMvDzxTY~-i}Rb-<|)Qzb<ny*jnxJRKwQ-%Q_2p&t2Uqu<`Aq>vGxp
z0)L<XkY5<el3aG{uv~WW*PrDd=RdBWVw2|mPyB_vsodot8}q)c&;C?{d);;M7p2zh
z{$Q83)b7NZ{wrz;Zr^{;-8Id3%Om-AIhWp@XV&h!cj+^yM#}!Sw{G96R(Z3`FbREg
z@aSE0#lj!y6N;PS?_7+j7i0aM=bZj4=HaSm$7~{IuT~6i^^{9rW5*IWMeew9m~2Bv
zcB8^%z7n&mb4zZ7EmuDwaPKo`{r4tBlfoOmR+DM&0+ytCOk8qb%l-G{Jra2E_c_ZK
zpJ(#PCd~G4ldt<qvRTY9KWdW8@?p8^n_W|HyWBCGDl2zUne)cyg$=joi*9^A<Ms8u
zK`9y=KCNdu#`h+|+QsRNlEaU$*&D)EAHA^9d1LkWJo_@QTb;t{3e!&;W?$1e@wDi;
zdI9JVmbkrAH*enKlzyRetXG<S>#V&eempqXY%tS@@3uwN7Y)$t(guUyo=#G|Y>$ui
z9&Y26wz?B8H~VaxvU^{`>1n!loL+_Q6%`gn#>Tg&e%)uwSuH+4k5}~Lf?wWlZz{gE
zxZlnxuJaW<w_da8)s0KarW&?EkEhmEbgkSadEEZg(U1LgygdOgMK8Fnym;w`)S5?L
zFWfGk57qc}^S`3xzAGVlZr64{pZGQJwckdqy-c?_OlO_)$;eE4f9H8Fv%H^k!JK8W
zH}jVtNj~10b>q(-<($n&+v@*^G}zytd2G%8%nFfxw}ZPryWZpdSa|eZ@YRSP-!k`n
znl0zibH&2W@zAy8(2Ae0xeaF7e%`(@p=eL+hEsPX>ks{ZH}~?wGH<Ekk0+iztjPHg
z<m0hxuX8TrTH!7GE&dwqv)C-LNMmoo(#^MvGezg!vy-fs`f0joOQ&qsYmb{^dp7+)
z=O-M;#8B1AdD&O&{J#6!cbfj?WYKoMJr&fsss8@1v^qULzWU|T=>k$xU5SU=c9zUL
znQ~~dzg=gy_}%C&msf}D`^+#nxVG4O_5Hu^$}2vdR9Eef+*4sFrW3(1^^{!>H$z;-
zL)P}|J72HcEg&THC`_LD=BD1I8XDb)=jW|$^^^P2sNmZBvEoyFnn*ZHT|DPYo*p-4
zDJdz?iqgU~n+^e|j`TghG6jp4mmdH7Sl>~T`_F^RkC)#4_+=8;j9I&%NgUshc-Wxg
zLxPN5&5UXvXJ_VrKhM`cni?LLcx}FQIUi^OvO;&|hZE~`)YRC_@7Eab`}s_|zWk`B
ztE+3omJGprwclgk{WY1_D{Y?i^3u}0_}>fL<+8rN|9}2oZM%8oyL^WI_f>o^mAs#J
ziFZox3AUL`N{ciWoCt7ay~11}z#3TiAgP1-=;B2=qT<eh0S>OqHn~T#?oyP^yqtFa
z`*(Ksx+;yilCs~Q@7j?u>G@x~a<1IV=I=k(rU=R3nf{B%&LU`cw#p@MzK0**&NWzl
z+Ut&t>4vba3=ZkK#||+IZ~T9Wf9tx?>74=_pM2OqVX<|)=iBGkS9NZ_ns{uv`n;oU
zUsR{|m3EZvDSePAGONg7*;5&hmRbAl`55Bo$A)BH7Ga1e`VrrtkrZ(%d1~KY!P%Fa
zw)5EpC2pS5)uOSuAboSaS<lCA8HW8G_Y6edttwo%%W3_+rqBCJ9461UcX61!Tg!fd
z(6UGN6F29ZyfMuY3$E`l$nHO+zp1`;vCk~&7?-c+e(i$KE+v29eHru6V)M3X;`UdW
z9SgrZN?y5k+pq%)q)f~V6qS^elveR8En}GF&zO9;dU1prD_be^JQ?K&+vKM9|F4u!
z*l}>y--CBg=bHr0oE^=S=-9CA%dg{gw|Hl)ZP@hZt4~KSOWl8$1CvS*>`7Jf$}Y(L
ze}eG<`({>`-FcfOf5q>6+wh_D`rX>oy4xT8`1n{ud-d+_Iel`rT}@3)patQEhK5(|
z{#{z?ePd6hv0nVXH*F<f-90=wtjhKNC&|n{+gAHqYyS%N9hV%Q^xOYC@ZsU%)3tlN
zr|W_4DDUcyy?w)R^;IQZU0!y6xt6f#?b4}t%5LXgH@zdcgo#b>WygB9{|}djgvhNv
z$G3W2<NF0q-R}MS^V3!HVsYN<*YENLU$<9Rxjfo!`!mkttA8|~SfbB;36tzayWSag
zx*V8%SlHmL{qnsN-W)skOv)hdBBzak0^9fRy^Z@fRf&77_FnVj!||LyMG=oT`Dhwy
z-MRevm#kCuF+TV0GZy~%{K<dos`cA5KmPh>cw^Q^8R6Ue+OAyCySh%X%kR&u&#HFz
zU!{sl(zB;7xAVOG=IE07w;wJv(|_FeM00}o>gzw2otV;oHFJGJ_OWz<*EjVhHh%h4
z{)m-f@!7BI*D8m8+_C-W<?DCvZ_ACoQ+hr2#+J;<r=ORwcOPw1pI;*c8qr-5xLE7%
zP6>uhn>Ky8Q+)p6o13$0b2*zDmd~qN<yCB|BCO_f;PZL=_{7Wm-@E}|kTS!r_E%~D
z+Z!91t;^o5D4F*^HsR`oH+E4yhT=~uGM%`r%uY5m?Ao4jSxsx>OAj5pnECwei|cCT
zRac!h%enF3Er(p{)~LO*jU6ije}0-?^Twb1Q1@d|5599B%jOhGzH$8V<$A!H|7#cO
zcd;$=nb~x5vU<2h+Q~_(6^}aA1*D~`?<N;NJJWbK?xW?UdA8Myl8+zT-Fz6-9C&+s
z`{E@_j@%Ah_2k4v<ryZKLZG9Dj~ox*@cKl(r3~MixV=*Uf1a<;x|6W2{{O!h_xAoS
z{eFMuCy8xoddGiGQZ`*xJ@r@#=jQ(sJ^Kp3C)T{)>A{l|{8oxBTJzfS{oP-m-)p`X
zw*CI{;-$PV-#-lar$6IPo#L*ecLLu&{vLm?$G`8aQ{TE*vvWEGHhy~2eWUy(yHD1B
z23e(Fq1E@^Y`R?W|3rw4?vJ%u#a(`T%71XmoVnk&Qg*t+o$tTimy3ep)|y>idG(u+
zt()UaSKeh>k-~WWuKeAP%rSSaaW0DZfB*dE*?NlA=kI>#mg?vTJAYVzQU2C!i=3qw
z=2T0&F2A26Fn{tYgY5p0TL+G;__^6@YmaO7>I(;+R7~A`)m>;MSK!-wU&?qu`B+Iw
zX%SmLuMaqXzhZV|J5tLq=QVrBx|>JuhN>_L2t{n&c<`Tt%ZaIJif?Bz)>?DExGTu9
zqt5p=Z|;BZJr8S|cZKdfci&Uxz}(sfU+dHLHP<J0WuIPhAoy{EdmA@s6u73lWASsX
zdBICr+P<?c>lM4Oxb|$(?pZ-`U+Yh=`mpw=o6kDc6Adl?>;C+;7vW+Bwb|B0Z(ry4
z{#M<~OR6=WPO4|z+hciaTW<G~B`Pc|G4+g>L#^iWiR;I?L`6wmx_mj?B)zcEP%myz
z#N`v$3oWv~?LD2e@s5FeU|`_X*IP0!GDSv4KD8@*c!*V^_n6jotGYiHQCl(!58r(r
zwI!qR@9*#bAKUGXi+_54`N@=~iy18^Q<~fsJI2MynMhsNZ7E+4y1Cc2TkNUbGz$Z+
zx9VySe{}KiFJJUaXIC&s)8xN*tlZD7Q<AvyHUIcqM{jE<$v468lKXjcyKI+l37CGR
zM*a5YN;ePHr{?XOZ>|1jd|8v}eeS74&D+g(KAbTnBR(eJensKW`=ZmL3LnH+%06d!
zk{!GK#f7BeN0;Y+{_xb#G;g;h&tL17g|&<9MeLsH|J#0Ru0@e!``Y%d4UaPn*OXn?
z{V>gw)yCY4(<t-jf3aZeef^VNtG`Ptu7s@xNZ2s-f91+P=byI=H0q_J+P^yN-|_o`
z<u5Z6UXRv>PtVJ`_~u-fJ2-!O{gJ*k`V*F~|CQbMX47ShIs5nCIo?wi+xsc}YUiR@
zjw$i?EjKKi@7%mrL|$%gV`;irQoy6;9jf2tws5>GIegdAx6HOr^k3io&HE3n+w(r5
z^vavx{;u;6&(hc!vi@aYqv7|q&*HOVZ(H~asLZ(dQdlGP>3^FUcC}XD-rw*4^XHXq
z`{wlXPHM$>Z>P+hIWtr$ee=x?1rMD-7fM2}p?&!Jb@kmHpP!#k{`>3ejU9!_YsJFu
zSHIu;;>yb4-v0ILot&HuDnF&{`F^ijw6FTz&gTX>Hw;wN)#G=c&oBvFX?QYs``v2~
z#2;pshMlR1@7<;uSn)?sHOlpggH}a-VaLsf?X{AIKOXE(63M)Jug}@V#l_|7l!@sF
zj<B+Qc`ef3+1${wAcmuK!N&BNx-9$Wa2!^j{V8#y*`H^s3?B|K^C#TfQ+eX-*}V@X
z_Qv&V1}{ta{Os)i9shs7-+#RPer@<mne%qPbJiALOK)s!oMD<R_Uz2e;I)s>q#19^
zFTcA}o*~q(yy(>x%{%q~|L*wxZg=7LyXDh=@9U3SfBgOa|9z&}*B%^d<u*MhA|leV
zeEz<DnYs)fEShO0zgYbL-Qq4we|!G_yE8wf>Yvm!^G*DFVfjmqlAb-HzRaiU{keA(
z-Fu&MG4IXE+byv>?}x1}^o+U~_e6SKef*_YD{k%lFw5v>sku%1^w6-)X^(EEF8_Gw
zo%KYSD{{?3@-EwFEbQRUs6719a+fivlDaW%r<AyN_C1b=IUgBq{{Ch#;om9AEPQNn
z@s->T{+!aoAEhp<%IM$eoNpZdsNf)9N7C2xm*1bf-C(c(zvG^-ds4xn<_y_;o9`@B
zVhG4Mb8uo){Kv~jQ#~%fS^F)f{<>-v2b-E*z`NvA3(7e1fAVno@815f$#XM*+2gPF
z+%6ZNecH+M^LFBi`+TVZ)+|Tw^Z$RL7{FG_(DLbiv!HC6ME7^+>ECU=jO>~>OTAZ&
z;FUDE^C0_BUfFv~)!>tf57_?mul`(l^?81~(TYdiT|To`<z8E~|BvvL#_RcgAIja%
z&eKZYJX`<nhtJu@Y2iEj)LpmD=a&y{+MX;R2mz)QO%c<>Gr*jS_OW%MJHAZX9vmRL
z!t_9+$%7!l1$sh(i*{d9P|@>pm@TrPdbjrWlgvr?Sr(;-TRfQ_Uw3d{ZRqY5i`Q{*
zaymLVFobA{PVrJblV;rGrd(nbyZ7eNUa4stHW>KKGI`n78_RGYZ9{VDc3BOp&}Roz
zLgwH77N~y5#B%4S#;qUDUWnbXV{4sm&EB8!XANHb?GpEyf9BHTjr@KG-#vI4AO2w?
zSBB6smyZ2BiHvpur&JAQ$nFTqadg`!X(n!_`*Zip@}tQ)`)6<+e{<$1+xoZiZ>Rla
zezK6`d#~#RC8mX^GCWu`eadXPdLmC;o!fkJUHR!fU*~#>HS9Prts~^<;czjA_RDOG
zW7}<Ntv;2!EHIfgS1~p<XZ3S~jc>C>`z(u|aL84^*(hax_Osf~n7$`ZQe52Job;wU
zufD2eY`i(@?5{i(Q&Umxur&=a_blpvhOEBo;pw?@OXS0~+wXO)jou!Yo$(oTc-!KB
zyH#8M-P>Dzaj`r9^pw)AH#f&0JJc#4v)i_!z<kEpt^eoA3TYf)@h|bkl{1Yk6O>jg
zd6#QdI+cUdYptS(KF6_lll}heSbieczPeLtGT7inSNGS~Tg>hK{Q6YZRwe7*d3tM<
zuFtluHVX<4-Ya`JIc#lI>z+M(vbQ@sIc+F>?8Xotr`;>}cHVu}&Q;oWQLTct%@^$s
z_UuUDed2Ugy6<|Muu;aDhZe;*<!|#xe)zpGY5EmiZR1BTF8+_-l5diAIyWXVTqkyy
zNbqvMwIz2xJw0t$_{fDJT<U%Kt1FyYrAMEKT9?1;+5hhscT+%J^POWU|Ni{^@$Gj0
zUfIQNPR`B~XUyn$@E{>VN9@V-=gP*$!e!NO&lP&A2!ZzhfHrPx$!u4w<+QW;^*-us
zsdAm2Bgg05CIwfPrY8?4a0pF_>Y9*$#;MUz`kd9aoj$RG8vM>V4#h1RixeiGNGy*E
zOgia4Pfs>A?0fF11)n%wg8z$ggt<6qer`XT*?2ChrzTm9tJhL*zQ2-(p!kF?fm9Ku
zr->W>mG5&(=HrUFGDq=_xtKh!RgZ$}5#Hk+i)3f+|K7fF#j9S`SJIvS3L^h>A1v-_
zKcX(M=rUV-DD!Sh`DvSi1?HOO-|#O9O}H%B@jB4HUQ8IAp#%l5ny<SZ)dy~o+|hql
zd7wl{<L9y4o-2edCLWkuyYAj2*UC6yE4GfhWtS3}+4)++Rv&$N+4OehDQPb+uNx~`
zUhz!zYW@9w|NcYIR2d#TRzG|~KJVc3?SHubrfzP(BxtI`$*g4fU@hO&zU<i#`gbNz
z`grQO_=6Pw$x)jvT~b76On7?mY<d2BnLfi>?YuZ9hT6yPT>IYfge~2<@8ZI9Q9N_6
zns%2<2``Rq-+Yw4VB3#|?TfEe+s?kz+J0+K(90ctveu85PLDg}t-rVB*R}2Uv$j4u
zGt(HfI>P(4o10tG$45tdw^ed7xVXDN{&-ye_@krU+A`adkMr4lI-&gI&F1qP5)L+L
znd(a#rFhKEjeF#$ni{5ayF~KzziMj>1r}Z5zXD<^&I`PlJby|*z1DG+P2vpS6R{fw
zX5Q@GS9uoHna))Pwdz)#43qx&E<AkpG>#4~Zs*f1_CHpuaC|F&*zLoh*3Hp;vh&Po
zu{r0j9)5U%@q<tDzFn^_y2~GJV&$GNIr!tF|C+(e6qJ;h?(Qx>K0(o0D>sgbL4W@r
zquJB{T)*sZ-|IbHFY*1oz4!Wpa*rN8s-ai**YeQI%ge)W?O|bfmuV-P<;-?%`Tpmh
zc-W#fdA0>He0^^FXxD->s~l$@tL^p5JCdP&c;}>Mx!LD6ttNz)aYd#szY`R%%6(u@
z+-$9!I3|WB1?QOaUr+p5%dfL*bKc2Exqi`-KC0}ApC0VjH`Uv>aIWC()TKxzvQ$oj
z6R5ThS?|%X<Z8oW5slwRZzp!V+O|N^;Sm?Z)c8AE6Fmyf+kQWgW2UUEeE9Fp4k>~7
z_;}F9riTw7hDyoLdD328|EhOA+keJn#q!fitNNC0Z%ICKEN+6<s%-_2x6M8rn6=^Y
z+}_9)>92oE?~TsqI?VlDeetT-*2lKb<8EFna(`a+?Y##(Y*rM1NwB$JE34A9#p`i9
zpKRBqOF^Jq`gL7r=W16MmxPy>mUi^@eJc}LKif20Y?^L#+onyMxQ?%l+bd=N|Bvyf
z&!4r|YEJY3oi-Zoy5{;8EA4OdH&j`(fwG6G!A~jUPo_ByZ#B7EnTnsEJNo40WNn%B
z%{L8deiX2<vWBiaSa*J&E$Gyb9a?F7)hC}csQ*{<=lA{p#~vPT-z$6kwVLm&mXD8*
zhgbedmK9rkX4S!OYqsY3xIVEApFQ1#f9FoG$EjT$N522#jI_>gy*lCLy#g2B9-|ey
zkMeKwbe_3?I}n^RJ32a~cwvJ9`7Ep#a)c-R6bSgUb^GNBv!_Tl9I?K;`$gX6B*wkg
zyGps<bINk7=&`q~dT;jb@#E%=$;Xo(AM5q-_AXAgSk$Jhp~3O^Sg*5-%Tep*zw1x%
z9hBI<+J4{8TJbHCZ01WBw<-KD;5=6|`Smr+FRy-WlvwohL&Tl0uI49dR&Sf|f7S0Q
zcjW`&ZRY!Sam-#^sQ+TUzT4NXL&4uw9F$hxd$%RnYEP>}r9{}A8b+lb`MzIoH~iRG
zvFvow36;=#TYiS*V?CfsIIjM0>5UvS^QEhAPntAoL&`~^BS(%@SbNO{tvPGu7Jszy
zxZLWJoX}a*84hg8ynJD)_w-wCpp2%Zw8~hn@`>P@*xh3Fe?GdmKAz*3K6Tb~4G}I-
z-(_9b^@J56T6_Ng`(5$x=kt%h-|w%s?hE%&5dvMWx7fXZ-L=9dg@bGKv;~)N94~)<
zuQb?7={!fE+rzEVW{X`tmS@STfA@9@`hWMtty1eVOV#g8>06QbvHL~uj(O6GQ`;-7
zxj^YcP*5;%@gX)fP#$pkI&lHRq<t(QwhenC8*W&Lr<tZK;+PV$$FXGX%{TAXz87uc
z>8O<Jn91!B^!9M7k)&InOy@G+*-5{@y)CeiS$E#!ii3)}`r~=k?;7{lpDokk$`x$j
zY-dk=y`<UV^V(|Zkbu9XUnX~3{5t8HfBb`%qt=4!+-olu=V^0X&B-Xd`gZQ&i4sq{
zcV?ec-oB#FBqy`yi4o^NQysp=zg@2HI5s1!c!Ja|*3bW|7*wCF(mkTS%6mx@kMOO1
zT^DuJ9Uac@d(JCu#-pjJIm0-euc%o1dUj8A{$A1I=jYabe7(6X>(i5yKi=(rzajVb
zwy5h~K0ZgX*YADS6ax0SOKH1{(!o<xwJ)xVwU*%7ns4>*QMdjg-`Qq*9@jo-h;V`C
zHD6y_d${`jUiRI47561Z@4IjzV9&2tt6yAO8{OL{&cZ48`h(f6mam5%HTNG%&@L@>
zQu>}Pe^LB=>2I0DeZE;Gd(Ld<oRoLB|IcFMfSQTDi#qar93nnvc4X}ra59x%3aiBe
z--gzkii6|ksvwiVSCt97xC8FKd28Tu@A-AfjGg=)m7H6DmWB(kl)S$u+i&xUW0qO&
zt6eoNye(c!4}r!)>;C+R((emp`I+z|+_vC%`rL(G0XsAl0}l({wG`ohC*2UIzja;V
z=Si!hj{Z!18k}1g|31SbE3!LgeRP(9UH!7ywX>$jlonrc_>=xX@k{^y`>ZEBY?kN#
z(EU;H!12!gqO#uE(_^l#3e^TJ2$3*O<5?24vRmj{Y+zs@XyQ~%C*r^})u#e1jPkW#
z1e=<gvO?XprY8OT^z@Gm*pq?HQ>IL5xgKA?_gd+$vbSB4o6~kG1Rhr9U;+){hprA=
z7`wadUf<&~p-vWMx1Iyr@7F~?ex_P~efLX`8j}|WRVF(xv%c)GIecGT;{U51EZx8I
z)`PsG5)^-=<QGSw?Y`E2t#huNol<<R4&EwXezIOP-+TI*DkP>|T;h~Imw`^QQ&L)`
zx__O+X?w=ASqk-b34Y(pl!_P~8Jw8zTDSW<|LhHz$>nmM@zAluQ){h~lafAsIL!a}
z$;rt#_Ewv7adE|j&0b*_q&4-$t*zR-%HQ+F$H!k66>In=Jo&<-cM&o*`m*i!?D>m3
zua<u8e6?^xSmO)B<*HHrz3WRKPul-E-0R~NTTY34woKaF;}7*Mma=f2K6SZN#^eY6
z?d(Svg}+XievS8YZqxH!wT-)j<{fyxJpQ=j*YkR7{hxSg9+Wj$_O$qgu=%QMz25)M
zoj=cSoPO?z?e{y)qS|2(p3kpuyZo{w^6xGM9UY#>$NP`32wWWV`_~#qFF(Iy({!T^
zGA=BTdaI_#!DRRENAj2V_wVz*gcQ!N+CYPPmX?+gdnyWh`|_`?ku=M_#WHiv!abZX
z<5sR*32JA2c)fmq($Owai|TJ{wkz+P;-Yl0fsq+B#kXYHvRzxsw!{lP`+BS8@Xy;H
zkIpnNSo5HK`Ze_;(WyEN<)+n4i=%8>6<k}qv)RpL8UMey9Z*xJY4Y;@fxL6&nYD|4
z9dn=B@L}3!fk|IDq^H9=PL(qix|H+-)j=aqSsE_v0oz11;<z*FS>{ybt1A`pXEF$w
z@Nmeov+y=*OHZHTF5;S!miFk!$Hx}s?__%17Dqo<UZuSxNb}L-#}~KdMsLZy%*NGv
z=xuRSY1y2=dg9CXop3uR-&znMea$I(k#u0&iHmQ}sbv`J$#HIX+qI?eWN*x+hz(B@
z6t~H1yS3eV^6lq~t_=+GU-IR<Zd<i3j7@5Ae|AR4wlg;}`-A&C^8jfhTO;*A*CvsN
zFD^dO<MFCsc&qel2gsZ!&z~oso~C<aTdwq_%a>p08VgVLYF!t*JL$v(#TS>C^FJwy
z>xh-Ty)F0fhQz}OTf^2T-UF?unrWQAOLOY$v-AEMiRt}$aO>^C=G_N#%Klp}y0$j@
z@WX-wFH4kc_kLpA-Pze0urg%B&728dO9faM%Xa^jmp`3i)Uk-8{V?N9pR%{_gO~g5
z{QFbDv?O|a-rj2rtLy*&`}!?CIX7}`SW0?&wKZGii8nVl$L?#`r5C+5OZ3yHPwVdT
zadI9!)+^1(khN86v3viwFq1`GTXSv-9d6@wPD)a82?PzO85tXYydGb_aL0}vx4uSg
z&+A>XL`6kabz$Y_XFDoBDiswKO_({e^Kd)=ZkzhZnS$>9a{J3}XI#0qdfDVf8cCOy
zc!HAFs?wO8939XO@*_uFzO!UMa0xu}@$vDEsi(!>+}SDI+S+=rFGRUX0d%vNgh2vB
z8=q{Kn(wTNlzZH_l5fo0%C`HnnM3Z04=3ihm_JeuT##F#&(k5_ZRhLm`1J9!x!DXI
ze8#6fnJqH;UHpQ(%%Nn)T|4!_ScQo{58GF9G(9@5sF0??(%HXV8C?E?h#Lo5Kv`qO
zL!q|~5A_dJ2yB?cyk=*EGrxt`-nl(1s+Kr5T#=t}oUu!+VU_WN>#PEMHdoKq=n7bU
z^~CAZ&2Ebu!&bLm&1$`Qrn_N9-RF-V8)Nj`9UK^(oSg+lMO%OTs93MpwN>)XiMzoq
zP033&Jg+;~-(;D6k8kz8cUyg2)-B+f==@IKIiZPbp)QlaWmAzrb5`dGyXqPL_liu7
zDtxktZ{|<6Cz(1L*KQ|lvr61*e$KULoq{0C5ACHNK2Kfbxq|7Vpw|{}9*3eW<>G5%
zF2y@UU6f0CeNN&2jLsl$L7y^P8Nb=##evMK93Q@Owt0y)Wb9Wt^2^+P^@evId|B*{
z1^L2<x-zy#$=Ftj%$zy%#JO{A2NN3N;=fBZcr6WD5u)Yd;-a9a$ar?Px%+Ih+#Qok
zb#rfSV&%8{q0rUUr6s#MMC;=@>-P^f9+&&<V08Us3G-x7dOy}9$-&3hb}^$RMC<5{
zjmg@%|8~~>tzroOx87QYkE4m9)8$it|6D(Hm%u${Zdy|hUB51_?AEhla{P9eubk2|
zVh*yY^>Rzk*wDy%HFy2KUs}6LUNQxWB$`MC1_d$I*Vl72G0gN~TN>2aEw2A)cK*JD
z^7VfLGxy%O5dm7~?cwLw=C{20Xi}q(TJzn!_Wpi;CT8YDv)LPqpZkHfwWpqa{koc2
zm|?^1x1i>Pn0{Q(s+hQ2D}&W*{(img;pg|wVb?K5V`Jgv{`1|!!o;p*nfj;&&;2d?
z;#Fn$f&~gkjvP@iG!&GzDsk}e=m;-f$t!8G^k#p|-N+cTn3j|4+E2!9w=2I=;K8E#
zr-n&zNr%Il`eGH<ZLY6B$OU+W#+_ENI%AOa?QlpDhgq#v&N3T|w^bHDOC7$>IifBg
zG}FE&q;SIT?G5=J>Ob1bQZEaEN=8uc&8j2ZLI{*@O+%V^KD@7d$}hOHM}ecGv(wSX
zr)T?O0n-Y*IwKX{KDSE`GV<LOvpyVZej;(j@XT$)6U?)IEML%B-?cqipfa?ez~I-{
z*U#TdJW<_#zs|Z(*1AnRzD7_xd|k`ohZ^N~=9b?BZLe4mx;jkGFQQ&WT|N2PnVA{4
zwrFy3b1%I9I?+UGVbDqij;ZEpmtU5E)>LbVY=~ORz_2rhulp!dr%Tb>$E&};{#vCm
z)yu`jB_vZ&73A!z`WrWHJaOWLLrslMijibeQqnq8nTuIlHFR}by_Oz&b93{;iy0H9
zO)EPbC2Li3;Lp#`>rEH)b8s}o=(T$--F2<RfAK|!_171dzrUApc^R*o|GYN`)1$Ya
zOfdqr;10L(9)5Fk^T+4&>!(?R&gU$CcIM!g%*zV`G;HQ<O7!;eaY;&Av_1KX_r*HT
zj&I(d%6OF43oh~c;rgvPKE*!Y9Xy8#3hPB~UC_x7Q0V}|D=ubSTEc1f_e=1ekH@5M
z>?l<Bn`hJc=TA*bTiYVnZZXin?8GTYj{2D|3R?N$5V!t<+}qnOy#Bf&LZ_p<yV-5=
z%4_Ss9zA+AU}cEGOdkOj#wLZB-#1>C#QlyCan%svYH4X%uwjD$S1Xg>^2@#FCxGnS
z<ES;2i2=0Ce16?8&gbXnw`+9m_<pZ?;;dO+d3Sdy+S<xiR#ryrC{TR2=kvLuc=2P$
zjy>u%zt<48wk>F-OG1JI=<-?L*=7%qbP9WTcpR8vm|Sq#*IZFejqT>mn;pHqN9R};
zgVq37{mQ(aS^N9j(SLt`7k+x;nR9a!>&%%mFTDQR(cSIbFK25|@W8=L4<0_Cv{;|O
zEDQ=OIL<0jQdZu1y2|wI97|zlHXet_NXaW%rb$Uj8!A7if$GL9D*~^s0v(pE)j!v+
z)@oPTTdr28#>>n752qM~np=TWNFl%Nmw=t$*T?P_V*oWe?i8Q5J#q46<J~;>loXXK
zSzk*ZFZZ9%*L;v+`Q^?H8w`3R3?Ip_mp3*xUT>=P^WX3H3j;I)qN2KH=j}Sldwx}7
z#_esox3=ZJek%cMAcE)+evdt}4WK|q;8*+BtkIF^bvyC2NJE6n=HHLUKYl#!ziYKT
zXyuUujm!(LW(ms3^neb!U;7#4)WEx2>i$;U$T4GRxSHj<yX@^LS#e=u=E)~n?CtGS
z($m9l{K>n&ua<*{r{(a&hWYd7M;8f$^ue&H8gz65<RA#18nwU9HbhIb?#DxRn=cof
zPn<nl`g@MBnoq;Qga)UD4sLF2dNDg5e6#HA=;&DSPE%L6HAat}!9zueqbcB>#Y`VI
z1_2gEzvY_`%`%()HcEH%%{R9WK#Ycxy%WydW<>ZI#9HyL*lO;M$9>i|X7l^|`9U*n
zpwUDF0|D)@H6L!=0qG3c{^Qp#r{$L!8UFnJyRrQJy`tl>I|>+Au3UNHWr>H6PfLha
zE2!Yed4F$jU_b!F(jd;}gAca70qKR~-qs`Nc6a={{^jN6g;%rI>ssx-s1yoHOj$qN
zdZk()JV;<+VFAr-TzLKUX<zm8x#bH2G!(j&PMtcnq2^~1M^nMw9hSw<9JHn$N-<K@
z(c$_0>}>J(U<Hs7Fr4)PTET<-3Bj*KTAdo@Y^xlWUj`jKmcRGwG)Q}3qPU8x>cgYr
z@kg5Z?K+y8m_V!CUtU^jE)yRU!_$1Q;lhQ06<4!ZSXdGsAL|7bKMW26ETD3y_SYB3
zyga?6q@)ScrnPa4>s7qcgheu#HjOaKXGd|ElG3l;6P4W$<!yJ?n(DOv`r{7|58vwp
zhm_ogjEhPts;URipXWE5&CAuwv~=lG4P9MV2M30G6_0tBEL|EJk$h)IVa5Bs-zQ9(
z)U;@k(ut=<d;a};Z6LuDurj2;LPkSN%gM)w2h?agV|>2i#Z9m?V1#K7M#3v?b5T0D
zB5?77u+@UHvb{&U#jCA_0v9Vz^-|<$+MZm|bNJzhG8QGJU-CkoELD5uvbIWjEfrd%
zaVTjcXcyScn>RCVZOL3}>JoV5%gf7#6(15n;~0{Xk{2>eIQaS93kwZ>)P!f5=l6-n
zRWP#i$$U7l85T)kI!gvKrg{<&w;g;~;Gi_oVfp36^Yd))^|@Th=#jIP>g?>i*Z0s6
zbWLr$eBBFB-u_~4HJ9(<!-t^62wI-Ju%W-7zpJZDVfyKhpgFi38xle50}@Q6wAU;R
zTDh)PMpU$Q!2*RBU#l2ECDpTYbGyI3zMlN_)YNx1pgId28DOH9O?n2buL23fz_|(>
zOmcNU5;IJsSlHMey<WfnTbT;TBcB#bkFWc=>$g?en-2AP6->Uf&0O8w*p!r%46?7S
zDLT#+9v5u)`_1MTS5^v}Nbv>*1${WJzdzyoyStzn&qId}fy%B&kCJ*M44IA|J^JI{
z@Ar3qAAuxYC@IC*xt$r+J%Wq}UR+$9Xd<P^!8FB7)hzecleZoqw?9dB?~^&W#B(xe
zvO+~oZPAu3B6F=uoA&SjUz#k+#TvFgu2(O1m&4+V2kzgOzr4)%@FLgl4f*%&dL)h6
z-23HROG->w939Ha%s{vCD5|L)<38U5bqAPQk(h{94JfS=ZsV0^o9ox!(7*sXFK&@W
zl{L80a#e7C%_mMBF>VHj)mImVuaCRlTluI{eL>L5fS8yb&`{IIM@KD+pPjKkc4oFY
zfAqE-$DACUIezL_vP?nCxcY6_K|u_|i`sh7D(Q|Bui1E|SX!MJ14R_4dVPG{Zx6Ft
zaghe7k;$Mi`J{ljc=_EK`)YrK0;5U6L4f7Wot>NSM0rosX*`?Oynem@nlNn<F4mfw
znme=RgMA4lRxC_L_w1)#oWg1ji!Umen22OwThn;?<rhdoSmn&(*l;q1iNRxO5U5f4
zzamC&`r(HK4kE5BEG!Dj%8L(G?Jj%k6c8Z5a3E`|lBwxc+k>ED9couchZHAtAQk3e
zC8hPRZfsPpsjW@iep``)$t?fg8%Q*V9Osd@li_M*VgLnZSlGAz<Fb70Z_2D04&-fj
zR+}6e@&46o{|8>qQ#Plc-=$~@PQ_9WV`5=z0l)%+f`N|@LI(>$i3f~BlA9E+>^ipj
zydC%2Fi_hU)KfE?eU|kk$e}A12CNK`urAXnDk>6?lk3}>eLc?n*u#RD>f9`&nG+^V
zXlQ6?D0=OwA_N-FvYN{$baLuxjh|9eK$>BAMVZ#UB(%!-#r}Q2UTH_H4eMCM;V7Wc
zrF7`<;e}VT7#S{Jycn^w2sAJ163D{Pv8bb6uIfdbY4z7vtbrmAORNM11RDD7|J_hN
z-wHDSRojsxE<b+%e*EX>XM@>i8P=KTczSpoxUkUq;+ja~Bgc;)PTHuTp}~=UZqC77
zrLRw|4GjrtIdQ@xV{4R%m{`)?U8NR<k67yd{Y(cPwH3A+bd@=180<}%wT>9~qD6~9
znZ@5O6%j|Er8Avq33J7{3$MRg)c>>T>go~@5^9<<MTCW&z1mvr@AUoq?XP5+_P8nk
z`TIA~Xy$_JuOB{s%*+64@&v7HxtY`EqSP3pxBua~@8Px|4lrMMS;E1=ap2k6**ibm
zf`)gMjq~nUe0gz^nX8q_Y&NgaOdh^=X0dKop-vW6RaFf=J-37eg)?c!_i8?$mA+Q>
zs8b!Zcmgy=BCa3Ta`~l8R+iQ*)9kkA^Q!s6R*M$xl==Dd=ZW*@-D6^8Hf`R#G2tK+
zzg_YwkHkd9O`A6-8qE|C7H)p>B!#2t!P^LM3V{+Ktmw5$+;&iRD{ha(?QOZcx4pJv
zIFVxX<@I%bf4iS5ZM@RYj<&Ec6z!CmIB{Zuh0Fx6r3F@V!42aB;4+_q!6k4{+5fA*
zPhH+woUWp-emKR*abZBh*H>5PRe}1YE+Os`JZv+3)Sf(le)#%zaiLC@vfZ+Eb#)Uw
zR6uj+iHVBys$OZv>?l}xscLiD*+VxrCL0z#@mLX}CBefMp(B>D^;R}-(4j+zKy}1n
ze*1*8vrOeGriBR3KHKJR|5xPnbp7KCo!b?<9&J6Il$>06zxMmXm&@n7O;+>WGh-4c
zb-}RKVR*JNP1$}sFeZj)@=2E2XW6=sK6>lnVyZUz<b%hLnWuVznl&0zz4G0Eu}?nM
zwJC?$M@l=#ja^2peY>*Y)eaZ6MjHn<*9H7ck3v55uZ)h*PFpQpDP`=%TQ(!tZ^n<U
zVaY`^S-5txIMx{*Y0(f^u_}7`<KAsXF=i<X&a7%Yn%8nP@l%;fRzr%A{Et(A9=;du
z(b&(zqN%h;_NDxmDBVq)HYFHHB$!C;m3?j{)X7p;SI5E4?Oao1^Q36!cIBPEnVFiP
ziJ<&_KbPG({<h3|TmJpNx3{+^KRD1Bu{n)*(c;Cnb0)3Z_5a^*#V#ckAx;^-<6GHO
z>+|Ctl~}DeHUIhh(BV%qb~O@@kN3A<ehEsxSF^qzxeRLiEV6oXW~MP{Sm5%@mdh_&
zyp}oz1`3wFz114L-0xt5LCEfB;_)?&`ulz`fkqo@YHWmrgf1*{<(^|(4Z2v`qV|_b
zQBl#I4>>D#f%-KYlaD|8^YimlyLr>6w}ZAV%Gdufe0F|*f9B<7l@<%jI~H+ljq3gL
zr)GxFGO1eG9g`I}K79Y)zJI^{EVJCM1q&2FkuZ0w#LqUJ7dfgn|2^{_>+`n-y=r%G
zl}P$CNpbRz3P`mDE*mFazq(d?8MJ(UWib0}Tk-RApdFtxXU^2n)C8CNI!fC)I5-?)
zVq}Dbg)goO)&BAOcXi3XOFGKua!<H^%Wpk#dwJu^4&J5}i9syC6qb2wJo@Fj;O7Um
zj*QngyZ3xeV=tSlbFlG?k<8wRw$n$&LN*<nk)?6Nzpbp3@x>J#hQGJkm8@JIUi`Ur
z8q=F|cN-SB?pIu!!QbUmDK~dM2Lsa+#SGDFva(9Q7KXpM+wnF3-Nm1#QoLnvZZtBp
z^F25*QTamFR=K(R%~XUqK|#B-I2}}O*j9gQ@wsMj?^*Ebt1qsvmp?bpHhSsD+uQSx
zpEbYVGuOI&QDyP@fAWj8O{99gUt7-g6A=;Fu|*9ODp&QRx91(bwl?~1khQI??8}!g
z^H%z9-JW=u4YXD%G%F>;M9Q%CSBZ>u8PDlyy3Gn4avm=tGcz-9Y|R$ule6i#yxjl#
z>a)U5PEHpVI<uF&yCVteH>RX4aep2zZM0E6U%5~8Ut933zZzRbs!HmVW*%YpWsX|l
z>|%dM#*`y=al3=s$2{kx-Ip0wFP7k2&RCXyH>=4dL~!O2d81DGCzlL7RQKKME0$e;
zn5BKI#G=C-?Q756F6_wiQTp1d5bC&$quE95!CMPR33jD{BPlgH4&*UGK|#|ZS69~?
z+w<iwUApw@YHO3rI;DvopyoEH=dG%Gv{ty&;n(*{i!D!VHkFGxm3-PFYHAlK>wMv3
zr^uFC1;(JAM{+;UIcxl&`~H<5e_af9%*-BtGU;TvGexN5;@-s<cIRrS<i%tcZh2r{
zGyNYQU(7wO_KfoTE-t1Qtk$r%na}R3EBx-L<Z;*Rd?PdahO)O&Z*Fg2f6zpMhmY?V
zXn1C0@^K|4r9-z1v({|cBJ%h5_u~_l-B;D-#Kg#eGF3|pi@D0``)TLvB)P@w3f_Ku
zaPV$|+3USCIyzo0S{uFn(Dm=9lotH^`#b)(q-EKg2o*K8D#MxSvNjb0@^wEJZcm=j
zerBGn^vabhK`rgoVQZb@?)^7k&jTGSj>%Lqulkaa@2Z@2;nb-fi>fa_w%&GI{O#8H
zm|x4|>;H<D-zj82lUBU7f38(2_#|rcC7*1%k2dj2n?2b5exI|OTif=>J6c?n9Ivm7
zH7t7*@#W3U%ekLB7717D<sNGLqG}QNgWcsrt?DXkrY8#}W*EpRN1t(+a_aB%^)40*
z4d1yoCbDz!?hZ(^<lX#t)9vS~MdnleWtc?Q3a)$AtMT8F<Llc;A9<Eda=!39zkOwf
z_?e}d8zeU~{yVdf%}tBHS!si4$V1zQ;uq!XCjM2d*eM8^lM}oe&zqcWrle$EXys#&
z`R!mt4TITV%NsqG1vj=l2s?5`z@vsqG1$dPZ~~WW0s9ZvFRdYRufP>yX_w#f!`pIi
z7kql+x#7RMX`0{i&$slZ`pz~xIziD{KwA3sCCg29x(E6s-2*EYU0GV%`D*qbWz`#2
zFBQI>vu?G^-{LxZBWDBm?C2+AGe5ptmh;9>yD&CzmDzF*8N2wl!_QAo5L$d_fBW&p
z-rWk*&lRqFB4B6pOXX76w_RKGCTh>U^yaYUS-UlU)tr;9_q5LQeOHwEcXRsrq=$!E
zEy~`^@P2)bHEOL`_O&$!!{cjPf4|$!KUv+s&1>nWvNc&7BXlIJN-}z9O=ocM^W)3g
z|F`VT&CTqJii&!E?vUK^uH?f5M;>{*J#J^c86GtA+c`{D^EF66CnK)@S!Vg=PEfo)
z?zeX<EZn&L@s25%Ump4Q_xHy7|8=0IhH?5im*3ys##$X;_$T+r`HPY#w5*?A+U2rt
z(Ppt^=U+m93Le@^O!{J=wyl=8@sq*y^T~xG5BH>L8g121+>*L;kKM%WlDU=!w~7{A
z``<H}RbRp3B2%ZM@I;|+7Bwo3d9$x4US9O$&~c5kF|6J1dTu{cT%|1&#@pk%J5lFW
z?;>Mv#i{Lz8vp8A%x1H>I&kM7hs@9~s%itZ)Bd%;*s@3`U)XE&b*K6Jc^55C%by~A
z)w+pg)rEB&UGnV<ei+K-rzzda*$}gjXSEx%d!*zXHQ_mC(k|_X7h85@IV(+f{_wHU
zWoeUthQ<>?!3pi{)#g)tc_sLno^5W><u8z8v=(0-WUI{0s8ZM9ud~31HDoTs{EY4X
z)h{k6=G@-KE7pDVZL#20^_@F+f~H9>EcF)Wkuu>hihS#*A6Z(KGrLMc{rZO{t3~^@
zPa7tEX0CsDq|4{d##P!(N!i=IR|m6P`&Y#||KA+;)puVmn(~B8Tu<8Y?P6nzOPVt0
zdwg2v2Su%}GF#3%f9{NC-k0wWYkn%vS|$JK%kz(y=Iy>{TxK!v)fOJdu3LZga<|{!
zSn@ImH1k_vCH?KY&FZUNTeGh}0<BI2EnLdGyQ|VVXzJcir?hYE-d^TA&2PS4ucUEW
z!qZbz*KxW+Qc7O>#)uCOn)#j9U%$TU9Jl@+(C)tl;p^k{yq;O^+_`gxb-AA39E*o<
zHS(rUo7UzoUn>H-z-Ryezxf&>T~Sw!Z+LBd@<I5A>2GgwRh1(B-Iv?WirXDqcjvvq
z+Q&g(dUs!UE#<X{{UUWP+pghmW`U>gqF)Z_mhHl<#RYDg8CE75Pn7y+qT=+nZrh)^
zmlK<wonaDLx}SUb+B2!8ov)<ZLz^Fc_71FhXwT6l-MgYJ|B$=rdvFd04OIJYXyg>U
zSl`KK+@)W`a(3tTMB}Gb)_fD6clt?~{!YB|#{FNXC5P|KrVUrp6@p!M<$5hY$?|t)
zu)!Ql=F>~PbHbc>CtW$uzv@ZKkF9yU_m8+Z2;8w>`BEfckJyDgrZda$+RINg|FMm&
zshxQtKf|eMdb+urZ-NexFzMoE>&)^JasBi4di;rV=Z@8WzZ?Eo_C2@%w4}o)_G);p
zzw3G`q_)YWA%2UHQM{%?mw{+xqUPpGYq6=yudg$$d9j1Hy!Ik*C-dU05a;wwkB^#)
zZ+PEx?dZ!BQ@6=!9XhFFE9R5aH$@_}H%mlf^T$*7CR&6SojCfk!zMZZp4t*|`9pW)
z;unWTe3!bap`&xe_`FT?WOe^t7O{830s<N`FE4vI(OvG~larGbD<1uE)&<q+puscm
zthG^Fxj+;7vE_H4PO5^WfhTeL`+g|-&0qKT_YJ@0!u@u?H2P#LnU)5<Y)Y92TJ7@q
z>Gb$@rOeZR9eG&-p1|3dd>l0Jb>!HwYb(yNzBSylsa!=*T5p$y;>6!mqq;ua`ghSH
z@C&=#{+F^It+V0}t-toa$$7fk!Hm;|iB5}t9esA;QOd!Xl&R|+r>kiTE?af8nyY^K
z`TLEh+tm(dohWd0TEym5vdHAO_Y1w+{*G(<$~Ip$8A^ZKYCw8!pX@-LZKeg`|C>&`
zFFUl#{{34Gm(r%o>)bEiJgTwthosW&eO(u(9A|WVwCUHkOF>iq{ZubG-tWBSc5K-6
z6?#PyJQwC#Fy8GH{=muU7_dF>L;iKXrY&W=S55c+F1?_RS>yJ@U$<OJdtY9eYCrux
z3llrz#q*4ewb`-Pa?FzN?kYWT>Qs@V$D%g>wPDFWKRuN&&y!iSc=77eH&6F>eLTD2
zu7POeohk3;r|b**Qnj(PHThpmh1fHp?5)|}DNI%SZ*B8R&SkScqiQz8dyR(OYUhK7
zx^v1l-YUN4GWlJihwM#}kG0AI_sj&0p4!LvztEpKVfSv1=VnhH-f6S3SaVM5yz1wv
zN=s(ihfL(+XkrN7D9W}~@|X9rTXwx}Cqq&WZa-X>{Gv-Q!**HKZmG-?vok-Q=$w06
z_<ip$h3zMLj@w!Ew(^_1AD?m{OLlf_nbi4rQcX_E`Vq^1t-Ua%JH3qW$Q`-(h0$kZ
zuUeVu>+=UM_jC30d;G_$z-n&9wj4>l*j+6<i=R8Gt)89FeCutQ&kO@bv)Qj_E%%*k
zCHnXGcXtPehSOO=KbHtG-o4$rpjw*s(c!rrTt?2Cn-97N{k?usR5+pVMB;{1g*#mu
zKTmI*>&{~_duj1U8&FaV5!ZMs^kt`|$lT~33T9{eIO>H(jI2|HuE+T+I5BnKWnZeM
zdS$7d#Z=Wt+YhIn(0)+q?QdD~Lf~HA@7(EEt&5-W#MS>T1+4_qTm90{{?7;Ixazm2
z7E&+S?4O^Td-yQFeUGa5GzC-Btx?D2^zU?vf4{@qy!MJOC|h0rx%7m2+QZg&uNO=R
z+dgw=$Cjq)1-m}*cC7gMyTXOH^IQ?%{`7CIyI1_o5Hwqy=IWx(<-fP7>GFDJrTyDF
zPCectJ)!=Oqy%@pYtD7k38$R*%EI~|8+KJbRT7-o-myrwRsH#*4`-Yh=0zH~h0M3e
ziHfl^;!UlTzOd!C)QKsETUV*ydaH4Fzx=Jgzi;knky4HJ<m}p(=lZgdnM2xyV_#?I
zI?bH3Ohx~AGt74`lMAd3-uCv?{0V{%m$x%keibW=Pu+a;!%^{glUqmoTuhf<f4wp5
zsun1Q0s{j>t)6{qOj;woLpW^j^EhEO-ae=AH+8jT7F#Ypd@^+A)pfcatzOypJ3{l1
zFa0Z(l6T(y)~%fFCO<&w(KbG#^#tER(Z0|5kGiLQKf3T~ZQ+G@qle!u)hBE-TYYN3
z-tV@P7av|s*|I}j?BZN!1&?+2OP8A*Zs@jOUHGH<vxZe@*yQDp!))iR{_{CR_?eJ)
zUEQ02wOJNx{QemH^S8+L+fr+=(d&2yZ`q&hmzgO=jBa}u8Q=W)-v3<E$tlxbOo-Xq
z`lIsK=ZdQ53{z%&zB{Mygs~2va@;*@ruAR$bgVPn9{zI1pFcG|GmTiYw%$7X^3^{1
z`agnv?aZH_oo#k`v}@Usb(^ZbX35xAZMjtF>FEg?jW;NN7b9a`w&u`AOH0d&=X1+H
zJnGiprKR?_e_d{q;jaBmZ<F<$^*)|?fA*h|f)C>nc80r;8Vm0>7)5h@i|05zYrgly
zwPsZ+?4T~l&hr=I1b3{qzM!PTA9T?8>{I3xhaEy5oQzefOp||cX_&Y_{BBae=4Mn&
z(B9XxbT55PJ3EWDT6CSbq<Nl9-p;3DKJ)GNUSgY(zxS({T>YOylgvv;LJjXGeSUU!
zhIzi6%f`a^#mg>c7^I#O(TU#1b9T1*`b&n(O@Dv<^Dfcg_RSTurP}^ZH%or^Zuf_(
z_wo;w14CX)1eQFw@Kp1JM&!F^B`#n4gSR}KQKiPSjpvTYUp<zPzk7CQ+$#KeL1aqG
znu27fMQzUImE1;kuX|hWML$@)>ZU2QZn*M+Gby>=yrn}*x81jUj&1qjfFJGK7YkhF
zwp(SP^5q_rYr@gp*Y0=tE_OV)%y)yB$PNq1z`vpumwh>8O*ooDqCP9BzHVIO&e(pf
z^kBy;<4gsC|AGQl^;`Lht>*stbXvdg-=9izR^_Z8O-)T7PAK<>?0UWTTa(=C>OWk;
z6OTHdT(=|HReVdW#>PX2&-d?ddH?QS@Y`EKtt|et-L4tj{9k;_bxy?0&b#`{cP^RO
zSuY&V6MK)<vw8Kkh-EgG^&&~1o$D9sygt_LytIgOm)+zpx%1mv`s1(uQtkE=T)ywb
zv282e6Es&_b2GjByV878yUXr9>;7$$^iHlX@YG!y)AYOUUGtB9f}(w!Z_TZE(|p-t
z>e}*?d!AG_YDwDFZsL8UJVmtcauk<Au6y|k-kI|_-JUpl&6L0QZoBYV=e%_VbNrSc
zZs8Q3F!kxoqj_JCwr~m?l)ehdKmLP#_Sv>8S3*)!QbH{BtgNJVm%n%O^5Wv+;wm_;
zyIsN7cJHC&rsn2}6DKx4NVsmUygDDPZ+QKUspImngEP!xnwBhxxw6#l17Bd9^G?o)
zEq>iiNt?Gn7P#siy*;mW{d#?d1@-^`6<Do*V_*a7I__Hav&^>O!vn{f9}nB_^*PEJ
zRe#G_vTRwEb=&bZQCqnxD=V+(wYRi@Ce9cbwnp_{T<l)0EhX6Yt?R&H=Cd6E*Vd{{
z2@7m}yL{GzyX!wEZnVk{S-j><$71*X_}#fCS?m9v$$bNw2e144E7a=Uz3TTzr^nZE
zt_<lqZ~tG0-{ynEQeXRJesjCN-><*#>KU8={oUP)S1XsV+xtvOK}(Bkb@+O>h=_>R
z$3-RSAD*n=yI}LQ3JuAL&v|?#`ftXDhbJ!SV6GINxN_~Oh(*VARlgM8k=eY(E7|p8
z<DJ^?3w83FX9o+K+7#_~QTckGcV_<GJSFhtii^v=z^$UJE-t)1hgUg1JJ)ECt$lCn
z#EyUS&(3J>x&KRH;d%WJYf~<s_-_=qr{hqs^usMtcc=8NsME5p61lcW$)#6{wR6)W
z*Usz0jeF7=zbb7{QC_wEU;p0EJUy$tq(2ldPo3oX-qt~*@xsKG3$r^KI=Z?#?#6Ch
zm-{#7`n_wLwuy>v)IQb4)x|2pvG@BuA*ZVMCsi)*m)G%_Q=P76Jh|!4bMZUH?=0U>
zIdf;{bKCRTE1T!syimiCG@qSiy5H>$iO$O>O#kxkuC(KZ{+k&l+pO%C25HXhi4O~N
zb9HTvHms6f8|J+|?`~A7UvaUq+GNhXasH*HrK=~|vN|fLs=9uuY`YwK-^<%OR&IUx
z`Zx_$myqRtbDh@bYu0}F{JA(&c*4buB|CS{T((SY)~s1?j=k);a_!otl#@bvJ07x$
zaDD7@6KkF-pO%|jUfJoicERt|bCcC}`E)rwUVrGugFU~JqZb5l^6c2Ft!e!D=i7I8
zW#Xnh{}!?F<-(Yse>qA5*X})*;d$r<N8Sya#{A{E3rhO;8t58a?3cWsB4BK?CG;^D
zSK}2+&m%m%PhWdq3!Z-c=l#cXS-UTu+7ubRv-11VAIClR?^~~b_Nzyn(S~S-M8>S?
zzs+Z_k?;w7HCsm{Tyn+b?eE@a{Amaf-@ny1`S3!io@du`g<gog^{!g45H$IZC&%?i
z?^hpkU+a)>@i(IXiTS3d9=yN(uRivTt(bf7jJ=)h!Q<bTKUysIKW6LAHGB5_Ra<}B
zyX2KZn~U$F{2v@b%+<nAr?>Q<;?FUgb%s~OG;MP1=IOCZS6f7E6r8=b^nB*}3kzL-
zmKLsDe>Kf9f8FAfcO05G&RW!#qht2netG**ALqqe?wh1+lDZMJ<;>ec#y_TtOI+i<
z?tc(eVOb*Za(YAmCH~E4TMn*SzQS<!WYga_!uR#nre@n#$;=gOU2r68b4BTyv|{D+
z`Fp38tG{zu&Nu1J_dCVsD`Vpp1+A2@tFe&kU3T>2;dcJukdP-=cd|Gt*xJh0*Z&tg
zUR+dk;@r8i>O1G{e)sIF{k?08<(j>qwGwkrc{6}69h)?HGGj+iPs+zfN0%&JYPn`t
zY;f@5+4=iUUiP<tyS6|-V+vPe{XLPhJLD`iSl<83t!7@Dpr)%hyOsatkBnTA`1K`!
z%jfh!K=qR4%Y~(+ydu^0A|5_|>>Lszq8+wo!OD}xjvIQubMjsIa3}ZRmwqePbfG76
z9hG0qoHXm`hx)cpr-bay-cD}iy!T|~@_9wK)HO9b`|W<ccysIY*X!};e|>!&xgnwP
z@MpUp512vg^o4|k_6V&u*VNU0x^nrvPrLT0n3+wptBn#<G@5;OP3-P#t3NZew6}wf
zmEHY#=FFLS_UkTP3X-dSV|cInz3s_T)x}F^if@a1URvonBVWgPk=jJ5X^u4x{)cKG
zUtIOaAZpgd*{?NM*q`fsbvH*p@|>snC+^FO^j%kfD!(Ua5Z!AMEtP3<HRy7T+sb=?
zt7HDXN?>!3)wvaRX~yA?ujc0U^G=YsF<UWk@(bB%esk)}nM@XDOtqS&+j~WNwZ<Cz
zgA-TfzR~$P_0O+lxwB7smM-`ed?!A3>h1}4iHCRURIWQ*_uK2g-f8cYlo*xWuWbKZ
z@m$hk|7c78$9KC^Dm#06W=lx>Pu%@5Xjk9u1}E7Y7ayKL1|>!*jh#I`XIR^>E>h3G
z%o7=>r2LpoELn7?wA$s;J8U&fF{}NqReaHSdU{&o<kcrmoand|6X5XiP^-)NdA*m;
zpFg@eXTops6+d?PCQqJdxnA?1_zZ1@Lc4P+YOSrUYvT9st9?{-C^S4)RqODIHEUAt
z?Wt5s_gEaZdgrfKt6gs!85`f+kk}k;I8SnS`TKh-uIid^d;a7}KxpXIRU4a{np7T_
zuy!AHN=;RbjEt1AENW?LVru`JYbLF!srlvo{rD|=SFP%*{QS&v?GyG1GiIDv6S>*t
z_NvvZE1%2$US%gJD41t^udR*k)2B}-PM=oR*6u!a>Qq?&MY%avrCqww+YFM9a9sS>
z>o313CH%K~je1|FgY>GxTmDN!FXejixQjpE?i_OI2g~Z6If+(^wtsGZdGj!AzWj8-
zW2V|}i#b1>TWkMcLbv(-yK|pzN2_gX`^NL&)_phO882R$_Si1m%QRzWjtaMXTG<SX
zXEjSUZkc)i-JPRT?|1)Sn`;qr_ItF=ZJ(0QM<Uvmvh1#{3*Fn<ypwm0b->YI%~!9O
zTi*Ne=ML}PK&@MGiAHZ<-VM28`M-8m2uF;OMNedM(hEuTuX5p&B^Ijg4Hq!??@`^q
zXQqFc*ruBB*6S{6H;-0{>F7VW_p)=*+xzKflhaSGzc;hza?-@r)pjm!Z%RzOG9CSr
z67t)Q`aJ%1uRnOz`P7piw?|C-%a^u#OT>eiW$O2jF3~gJDZ2P(){+JPEOws`+qf}7
zlU>_<tJi{}{}X<;bcQgkHVrW-j$9ILSjzqC{F*8MlT-doT_I{W>F+t4{LR(>C%<|Y
zRA;xdK~??UqI)-Xy;cto(7e*qv-^_Yufi=^);CS7ZRO&Z^CdYw`pVNG<GudELYChy
zj~0J9nvl8ZTEMxBtKPoRj6M5mkA9}nZv9{;jjR*T?(Y5m`TN589ozJyxAmMk<J14l
zLVRh^$resw(5O>q=ePRm^LD>=PEV^;+ilsbz`-MJ*0Zzt`J`F1vabL8cwGK7_!PK(
zXVV_HipM2<cyN$~t*qwLikmslj*7>Z+<O1(_4@Q*Uta3=@yb|CV3(_C2#>2g`fz9d
zzMpFRc0Ur9SL}Ii{P3XNp33R+oQ$&ize?Kr7fsxK?D>WD*+%}gAx%dw{WLpx3Y@$C
zNY1b<R{MUhI^Vthq0#2_^WR?V+w60D!X?#)>G_6&YYO#D-()nIhT7P#?$h60^6;>H
zm$lU#d)Dmh>r(ITD)sxl_y51&EG#TrEWW*3z5df_{rwg(%tjJCpabzh8_VR5zw*s7
zlLk$;Zr!>yPTE*Ur|0$h{qrI>r`_xfmzI*+qh-X)!}H`;_WGx7``MxrVQT@T^A7l{
z%vV%aKCEnbdR^@9AFo!gpJANdm+{-3{h#Bu=|z87SlW)ooC>vlmmct>g2gdr7Sr<g
z-+TM!pUnLmr?NXuKVG(S;#b!DyKJt<Hs4b@x4%8Q@YUI`b5_}&*!C#?M#PSmJ-d|k
z=1VVqeMnd`zI)r+6F+BMFS~c|RRxRV!5craXWV@4Sk)Gza#P>!dha|%aYMb2Ru8_^
zp2+X}JDZpFe&XkVh^MPRsq3b3DL-DfApL}^%j;cprfQnc$kNC<@hIXdU)i*EDefPO
zrXN-FY^;4DZFgz$jU_iie%P9_UB8z3?0xlwgMq>-_l;e@+86D4#GBvtT&QV*l2^Im
z#9bR(ex@!6bzK<Pmbg_i(`@>s6s-kL`#T@C&0m>ocVX4W#eemW`oEo3a4ISLP}0@p
zO;;9~Kfj!C=Ge1kd(=+V3t5$l?|y8y=1EBXiw}2x9GICgrH|VxBF9%k_v#Fts}j0b
zO{DyjHk$4h&Ccfh^wPWJfXJbm%bXuxc7}-_o*5(AymJa$vRJ6EwMJfqU+Ls@BW1%7
zuKJ`u%LNun`*yq+s0j&NA?g^hrfSw1SCg4s8o4pPg@4b#@Vz&6Vt3(&FNRLF`bt6O
zahv?Vp5$L?_tSCq@khKNw=}No`xqyCIY;C0l5$;rr<Ht%^lL=w1eF7SA6tB-MNuPU
z#;mT55?-0>Zo1c=<kD%oCK@EfB6{lqqu%%Jv!pjf&Dt>Q)rJ{wy4P=ETdF3~yKZ&H
z?3F78ii<njAGa^;mgvoY5n%G~Zs4kB$AxUGIX5p9asFF4OKbb0^*1`M7X3SAK0BK~
zV9RU$BmBbq|4o>P1a=loWK}aVG7^_Ly8E3&{Kl1w4;M%;RTG(iAjD+XIu0-0rUgf`
z@(!#xe>9+)p?kWv--#1{1iKeD?diSjxvxT<E41P8KHuejf&U)&Z`$MHc8v2_7nj$+
z-|<Ol=iL@gy{A$!t!e-1PePKC;Tr!LSmZr^^rwi=K6~ub)6;w7KE65M<+eESKm%is
zl<6tGN)gch%e7)ND!PJJsu&qfI&s3IjbGj`E>2E6d|k<mBeQ1C^vudywL(YD#AM38
z+TTSF8a}J6et5Xud)wN`&1~IAt3yxy{rmUj<>lvZdR6V*xpPhQ_H#>LeSLd&SLtgH
zUtd*=9ZP>KcvK*JJKp}DqT$y)O6T51I2Rh<5-`=uJ^kJBykudV=!}T7W<6h*n}5*`
z;kv$5iK(Z?N;J87rtI2^driAu?fCRt@Z9r_j#oRYUUARb5ShcG_Dk^6VR=Uvg}`0A
zXN7)$n^~x1V>%&H`}l(HvWK^hati)!miSqsHIx5;rR(C}qxbx+tTwLcSR>#4qAt=~
zu=!xh)86;D?LMBDT*#Q^_MJDe<i3E^EZv%oyE^`_(?6K->d*b1wUht+JZ>86*_SzY
zj=G}L>B*ZX@3c{#G=2Zchbf)qao_*1(@*^5`tVCfuB3lxG3R{QqPVTsM4h%?JR|$V
z>aoy~qcMFQpS&NPYg})<^!D2`w~O_wPhYE0RnrXN;*D+kbxC!Fe)zW?^XJ@RuG#TF
zaNBg9{L7U`KLq|Nto~nLSo!HLpSewk;G*6nzxnDj?)}xfclS5L>SFOKRkf{$+6_6c
z8!SKncoFA&dHEm9-I;{99%`5VWpl7c?)yXSAlGZ|FTIz<D^0BHOgFErseIzP&-&jk
zcWKeEdB5g(dYT(56y<b3E-fvMyE#LJgK2N|_p~=RHu}u9nz~|zM*r~=m+R|dC5_W~
zE-&+4>^)sC*DAcU)b#VSvyV3(m&?9f8T0VCe7%ak{`o}twPB}E>+jdO_3g=I|4%QM
z&kqVy+xv6zwr$f|xy6gF$Cg)$yl(Z$n9%n9|1zbR*AaX-cWy9Tl`WQk_x9BNdt>#y
zeNw>SRzo8*dszv`S|uHwHH)1m{A8}(#rombTHYU8wv%JFsdJsVW1u5lpId(K&#o1V
z4_m$$oV@S<#Fv+s7oSv}enXa@hv&&r@%Sglr1MKE{w<$hcZyqo&xMssrtSapiF<e1
z+fNlT@$vCSMn*FX5}6(!@87O%^uX6diZ?Sevq#>3p10mk7J2#1#P#M88xj~NtNAJ!
zZCV;*vHTl@eTrrM{T)t03G)BUe#HKA?aBMP^W;J1N~L7O-QMAb`RDgOxi0_N%O~i^
zN~RaW(;Vk-;K_UWTPC_|+Q)~D^;^7B9_b1(SAYJ#P=2z|tb4DDgPkr{C?y-RYny$#
zb?&z2iu}J)i4AH~Ztj(Tyy=Pc$G~5=wraDeHqJ6&az5<A>HGZCyYB%vLyjC$KL7di
zNmjq3*O`@$6}^9OO;oUO>YG`6^|*a{rlmc5yK{PdZ&c#-G=u4z7k?1@5WsX<N~CGl
zyM^B`DZjD%bLCM{=~}H>32zyan3i4Af8{FGqizxN&!*BeKI!mJtAPFu)t%qwzX_`e
zn?3Q?GiH&i`imF5i+;tk?tiXI`yI!a2ck;Jv*vL5{Bp5zoUkokJJ~eg>Xyk|f8D&K
z!UFE?kbA#x8q>$d@QFhII289?YEtYqYGIf!lEk!ZqSQ~G(l%w8)fH3k+|u80)8=$$
zfOfM7XZ@5s#d_DpJR9FH;5isB%f8Rq-~PMd=M`7-9|ruqJjHCymyA638yhw){t%}3
zvW{b_Q~LG191F*j_kQ2bsmm9hV$uGBaeY<knNz~~L7Toiw%2Ys$jtHjCxavBW&x2t
z?qfG{#Aa!251MM)f9ucD9iQUDGn!tS6}o31vg<w?(!KGYhVRwgEA^w?l5a}oge^Y(
z{I`3&Q_ZjGi*lE;|MNV0v3{rMbiE>(MB8`A?W>HM4*mQ(>uQXD?mzPoxq4n__L}R}
z&A0yKUvTwRTk=|0R<;Y$S%Z*1>P})aPMkOq6A&^t#=&>p58mT))8*R3a!fWzWp9Z3
zlAhlr^{Ve;#I(+hAD3)DWZUiUpx-p<nSew&t6k$>%Vf9hhtrm>tP<b)vwNlGS52|S
zuS0JhuC{gZ_!J-eI%jjD;njrAQX3^!8<;*zSYh9|FUj_->F><*tedYXXw<y0`#B*a
zy7;W!C-eBHTX!}Ir3v1AU%9@QJz(lrxv9tFg>!>fFnjK+*nZhCC(TwYSyU|8R4n=G
z|G4eFCZX?-q!r%%mY-wc_;KFvj>#)(xD!^bTbA=OC@1dD4(%0JHB6**dVAxfgWaSY
z7dkwA-hMUVKw8n-u5CTPB~G8x`2SLUQQEnZI~)HnYt-(oZJP9P#+{@S+KrF6G*+|q
zay?R77+>zu^X|n9J%Llt8t)5m?DpL9^FSlBh?v;6;(+JkT2s5$#qORoX_8Y`R@Q8F
z%_^^?B&F^5s<gGk)+GG?_I6QiR(AHyeYMt-l9G$wE_UmE^x$Cgjhsu@w?2IM@XMQ<
z!CTgD*)pY>oqwC%kFW_-rX1-tzjxx{;r5?DpU=Pe`fILLe73<%pPU;T8c*x(UUT##
zufNQZTa1sG92GAlx9vUf<VQJc%XeO-!W@_G$0vi612U)1n7y}HHhRzEu2yBE^Z()(
z3URzzq?}hFVY}@3#bmcND@>m7B*(w<|F}(y%gl0pn2HALvf6oV@hxBOuk_4M{Jr}4
zjsKZ^r8{-+n>TjWec8WNJCpyr)7$c>H<uzVotdO<mV9Y@jomD*9+OZ>S5`ICo4h&o
zk1brISFf<W+7aKv@A+8C^MAE|)2>_U9gIA?v}e9uFTZ@@i$81iR9ZdrA3l%1<GrWo
z*e!Sd2{xw7j#j_8-MdsIRO(iWUHQlBT04ugn38|De|o@vd_~@iJ^S_7NeiE~ovym5
z<U{$(9>!SaA20G(+I*`Ni|(rk`^$YGY3s&>O2+l~u6?S0ep>nb<%~~zie4W$QD`&m
zpQvKg`4(Q!#@dS1FJAX<e;4rf-}AIEX5A&z74rH$zh=(g^!)R;dDR=MX5_rq65RLE
z#`+WcE_VJ;8FL(bCHj}u`rZE^xM%Ngx$Td_HLrZ(l|TC7#>*b>Ij$T0mwcXlM<GP|
zZ1>_iMavssd%OS55_l)^L5o@W_@^_^X3kjiuGa46hL0By)_<7)F*-`-|D$gG73<34
zU)U5q@mRO#lh?1WuiZU5Jc_o8d;0pOo||LIBVlkL&)F~f^WX3Hi~oMTK6%QNE9*Z0
zoA~qdbL+Ro&*zp4iKo}UWm|ChWyOz&?Uhd^y36!|_VArx5;nh>C30r}`Syaf=~q>)
zyXpch_k5V1A~(0b?wGzZ2wa|d^3<uMD=PvSo;-OnVfO8hpRU+13eh@$?1sjA^>VF8
zO0|`5!~RyP>i?9L4(B<uXxm2V`F~X6(|37$dUD$T`OtjWu1Vp;kH`Jq+s@Ckoh=?;
zGjXwdzt^|SjEsbfi(Ky%9+%BK{>t}E+Gg+lt+Jp6mxcuo9D;&^E@a5$%Y2)1J8yUI
zmoFv1zPxO{HuaEpoYVU2pFzF07mNG1S^PWr@BiT><7%6KOZ3c(?>{JaVU<{$Sa8MV
zneUBb#nJ0i(@(CKJN{Hla^q!5sannTZ}-d%-5I~-^`8G8@fuo&dAzlU-9MdcdAn!B
z*Ii+rE0(LCf4Xg-{)6?IcWrkY+>ZcNe#ef)pADY9-XVWgcJ2w;L+2*lzY#p`<bo3)
zb^GKssznwr{ma$C^5ct=?K|#vBOb#)rnVm4zk8;9aK8~-!~eAR^(_sj01hdqns$Ll
z)-6{~EI+wA_DJKU`bFlY`(6jPK5*V~pX1P9w+TZ3>aR%m7ccq4I^9*j??bS<k;%Jc
zrP9Z9%l|Pq+U=E;`fhk~Vfm)TAD)GICY)1sGH=_m<GhNic~HyGR0FG*;isgoZ`l39
z?^SPZFpF#csmC5ixxaMRTwJ#{<vnwR?p*cbi#982n7Ayn^Nm=)Uzy`uYop6~!6`pl
z`w!^Xusqc457_lTP|EAJU(n(Z_J`85`tmcZ7M?6mG7Jl<d!o8()3e0lV%<~1S9a+g
z;j0t>|Ki%onIfwgoOa#w@|Zq*<*B;<OU(U=rq{OzPRVtD`OlrBXD`oE{|fhZB~TKA
z;me*AAdP>XXU~F8eY4lPx$a_V_S6F{#ouF&`q=(H|7_OYkktL|zUS0$*u=P8W%;7A
z>%KS35x;U>GsnjK7XdZS?Lrry&z~Y+HEY$H^4Kotm7JD;Why#$?rd50=4VLi{_dj>
zYMNtrD{)Nfzj%A2)|JM%O1tx}D><j-2nSS{%s-pu5WlbSRq*_v>HBXi{qA#i<#`UT
z9bsSEcAw2!`lnrfgOp7)#|0O+N7py2*PT3>ap<t%zi`K6X&Vz(u6M8hq|)2YckxZi
z<H`pQ4rT~P>rIKAJ$q$DV*JiSp)6CoIx;W6=`)wH>-o3iv8!pU7uT*SBD){^T3TLt
z|9Z!&&t7x+V$aX}@%2Tcnw8Yj`|q#r%~ca#_A2X(y8j~kIvMA{*IGWTOP4+rzP-t4
z&(ejBr$Sf9Sl!>BAOB}pd4A!UkVwz3ZM?dDt-iCaDCOk`Y%Wwj#`W?%hvQNwVad**
z<<2WFCz?uZFfmKg(arsOzrjwsdspmk4jChtJ<gXEHD1(QmG{z0JhJxO)6lvo4$hVf
z4jkM~2Q`@%vpL>R3D~kOVyE{T3!csY6lKGmMApPU_;)Ns^P6mYf8B<Uf1^(5Pknb?
zn{(a%kOzI*ibhvnCsy<dS8n(#Aai<a;ClPDf!!Q}FT~iB+Z?|93^-!&UhV=fbMAVv
z_FOaR+2;B07A&x`|NHB!vaW9Lj2RMBysirgS#dWh6uewIoyo(?$1LZ@fd!7uF2V-N
zN=hD{o)1q5zI2(})5F8!_{TWq>#M7LPu1@&@t<#Z<k+!KSHt52<Kph=74JH<ulBcu
zZIy|mqa#Cz%(}-%_+^6^8kI$8{4@Nv{`1N+MqfnPtQ$Mk99%CQ@z_+al{dL!O`7!8
zNZyci(}EA5W1M#VHh#Kz;gNnJ|0e+}SoA9EIp*{H;az?6<L|5kZ(}><73T^B?b|<1
zH9U8jT6E1~huC@Zdi~{-{;ONY?8}e{Y<7yUDmE_t`R!zM@6xk>$`4tsJ1yfJ@&58v
zom?^L+4HQ=JQMFruwMSEws`8qRmopv;-(xo)piq}o%jFf@=IDTOG9OL-#b_IL*n+V
z{AD=>_dIzR*Tovn(i6YUtx&hS+WaZI&2*oRz{(|kkG;8HmWJ9exNV;5`r7)vTh~2K
zt7rEwx6h8ZcbL5KZ>!t68P=+ev(=ATy??>9&(14u?^bo=_&e^NTc3LtN%MynFY@s3
zzj1kg`Knpo5feXeJpQ<^XZNJzZMB_I4`m%^DroG;ejqJknzC{2kM#9DFSRaDdcG)_
z{o|u;uW#3^3&`bJ-xupUr=EX(ujSg?vOiY+sjU3%>!;m3@8O~s-ZSQY;;(9pYw5qV
zdw=Wyj`>y-rn~+3y1w9A=nNa@sxu*SQoj`Sb9WznE72E{mp$>w{R<ZknBT8?{H=oF
z<;#~na(927+Wqdr_WXFgeLo(R&3xS-u{O-^_Z#DRHJ?uM&6I!e<mBWvMMd%_u3w+t
zE?;*easKXiySlH(Rrg*BdMSUWonIbwyF-tJ;i0t=`YCbqq#dWs|E~J>t*2X%nYpj;
zv(59Z-<wYC0f93=J8u5@{i`r7O>KVtze;vD<vzdV*4hS^=5aIoTvrNI{N*#PJLNac
z{*qSC9Rr)`&X$2W_D^=M`R4TGFu(ngCrdI;^+*~^Se2|u*&Vd<$;adJ>F4HH@*S^y
zzxTUU?}3z`pPq_{S8uy!Q2i|@WYss%&vPw{K})93S#M)JJx%xVw%d8u*7adu<<@&R
zt@Hh9pZET|e*baH=J{3=(%oy$`|kg;V9&|}*^jN9mj-<HxV3zRsGZLFpBv6TmzJxx
z^iR=oTN+TEYGYrjaK0zvl=1BJO<RAcx7TjflKsv<^L&fT`FEfBdSs68chh~oaO-1(
z=w7+rt8qG3pOUy6J@-D8SiZ_Wd;3r3+A8C1r=@B_-kqM#TpJ`gc}o{_>i-83NB8fQ
zm@C56>A1P`+x{uOmBuSB?B03qx*tnM)g-a+l6Rf{9r|`?cBaX$a(TTo<r2z5^#|Oa
z-b^oB@jgJU<o2m)e<G)t?9h{7>i9PQOvjO>8Z6(hPgg2^JY&Y5$+@h>8mr=;eY5DZ
z2>hsK>-64rb(dxJnuSloUv<}KPX76iM`Ox9mA*fMu_>>gTBKiK<5$Z3!ll)}-}B`^
z_YGT}KQb;=>v_SrUg*|a{U>>Ix;85AKKtCJx&DgEqjp`Vn_e%&xLH^i-hJ;TZrZrV
z*Vy3N_TC%I*KUx|UTN{oDDZFm+ZO@gt~QLY;@ot=#m((m)50$Y7DxEx&i7crE9dcM
z!gtQsh4!qs(=Nw6?(1<-*mM1U=bPU=O|zvvro2j6#J<n7V0!e4`!%Y^j>&94mZ__i
z`z7;pS^sa1J9WZe-|mTYJ!Z?&%D-zx=Zi&ZNj|l+Ce_w2-*=+$t8~MpTK<VLr5op_
z?k)RW#-sX9y<@erGpDSz*#3F8uD4m23WXLJG&ZvfTT~dF-MKSlO-!e!lhH$A;be85
zjV2XgcRd3%TvSz#T?&%f`P1~_Ll>X9Rbj`9*ou97-JL}J12Rllc%|JgTv%9EIM*>?
z^+gxAMV&n=6*mlK6&0<B+RT<5In%rN$B|>VY~z<{UDs~OP*QqxF8|#5?XRCtpVRZI
zUV7<X*Sqs<6+Yd&bnLjWMGD8hlP5KfXvyBpF%cIF+F!2E+s@b6Eq!zK^|goBr~8L6
zGS<roe0tBAJz2VcQLbV1gC)uR6Ex)Yt^dwpVL#BbvEceuCg<N3`s?z;Zps`h-6X&_
zw<SdX=d!-%2b<U5{*gL4TmSpUn2Mr(z1PJKZ7ybgw@WHy?h(O6lY{Q|2lgB_<LiFr
z{pTNp@vp;+&ADUDxKv{JWc#-YetOq1FWX{mf~9X<+`PlS`QlcboSa9FA1^PFkOLi{
zxM|a-6+%DHWoBi8&J**QV-fh}PT*oUPcEN7fB#AvBs641$HmF1`^_n^&oJlU<9oJj
zcHX1M{q|zDYh)XbCV{q^f^H;gsO9!c+Ptm*%G3TYa|F}N&!lafxPRT8WnRq6^ZmAF
zzb|#Ina%0*&!aSqxm#^r@~L+5iB-;%GUk7<Yg}?~!jVRQKhM6!pF)j3Y5qQ5)Yf&l
z^w0N4r7up;?G|}e^i@Y{f8UM7g(7+Dro6cxaqG+?&euEgzDhLh{<-<ftFwIb&7IeF
z&d<AZES}HbE#OvtX31QUyAPR!%Oy?BBSYdg{a-A@S68;m_xZiu51vFep8VB(HRMX!
zJC{34Jao(bd>?#WI(N0uJ=4XDqE+<`XRP_LLN@w`U1a17(Mrxa`}X~*^OmgNzlxh-
z|J+|9i<jP9Y{>4?^K|~<eNIaY))uYim3H&qeA#QMG}pf5YIfDSKJPt!YmeGbp7}j=
z_SuDDKR#UfkRLm3`iwPfAx%;TSuH=d905&k9z1mT{4SHS{t1d-x-;Z|9`jx4Z#`vt
zh?!{My(#`P%%*YdXSrx6EVMqo^xgC~8ioJ=9Y3#r-+uOy{Ygi;q-^%=FIL=`bd*c3
z;sGPmn|J10_}}mUZx^;Y+44NE`5lLxHIL6H&GkEeXJ>Kcvzh5K-)7s_@6$2JRGr@6
znUHYir>?%`Vcx^s5xcD$?mRkIF7N9G0neNsKfHO-<@enA-~XI*)tpiJCX4y{ynrNw
zZGYL$*b9fPp2}}uq8C%~VqyE7Z#%!;%C7u!(Opwxf|&c8+uQrsMsGLDxv?Sa=uNSj
z?{~{(We-(0U(9%NT)zIvwdj1-2g@hFPd>c4bm_{w|88kjcHYc7(sp*`o1dGT{kN{(
z^Mr?qshqc_**0~xX69j=19=CTf4Kj0n*LPv>@&A5T5~VgX|=W;Z>v38yV}?ywA^FU
z{f3T>J^pjv7VYVKAw2Ei*1d8MPb;6VPTg}Yp~!jGrsX=5|NKf;VVR?MrfAJ4(VQ*)
zJaJ1o5<)H&^*>Qf7hqAXRi3|i!8>cI-nWxCuL^84*mZjSnzNGLp_3~bC!cfKao+<}
zJ}=vIdgYb;%&R*UZyoIMit3AcIropnRHX*NPVXBt$}N}j?%!GB*Wj<;re5=W;+`kp
zfBuz}G47w#7QgY<p3Te3^u(f#)mQy<-hbl$etxaKD*v3X&z%+Qk~g}4npAw8>-A3t
z4kp!V`7ehm)-B|G;d#AK+Hz~25*zz{^Lt7PX;Per_q!Gp?!78$$EaB%yL(!2_VMHu
z_OGTI-tJ!Y=4Z>-Dwe7K$2mU23TQBGB@Qj658SAjbnA}(?NYz_2kw<f?w+>Cclu)e
z`1hYGo1C0$eu=Xji+?-SV#`717gmYfmD0;Ehg_}eHumz>=v1CQasN}PS6ok6e}3ld
ztuGgH*ID}Pin_?#UEH%ns}fHHl(+2qlh5Hbr}W#5r5h*SIy?LBJo^Rp^@r5_-2yD`
z-za9w4H7Ece#hx(m#B%1#e;8ma(kT?D}L(Iexssjwt42I_xq3EdUNxcad`kMyKwDU
z(-qFn(WUe9udh3zrW&|2iS_I6@7n`Q<_d=<C?pE2dvTSWQ{u>Y{P^Or<H8073aQ@H
zlQMHktoB{aSW<P@N@<yI_RWB;9Ivid3RFH{x=haQub|!Ei^rZOKd`SC_vranb7yIG
z%<IRzjVG<UA3ikCHQBu}e#bV(f8X+@x$7I{<HS2SzuU<9N9>o*tG{=w)8_iG{G0sK
z?K6^3ar}5>*?8f=w%+r(udX|PEf+BQ{AMBZ+#lA?&rIC=<(_W8|7LQ^l`PYP2M-=O
ze*E(Kc>AX2X4muKtFQJ*8n-R=p5C=B|Ms@tEn7^OnBU&tVQ6Uh<;6wk5VuM5=Jf?>
z=E)R=h29fv=aWskyv+B&ORuJ=wbMR)C=e17dU0>BwUlAvwf`4hmYkVo+Re%>Rx<0=
zB6dERgflY?Z|D^K*soW&Vhf|~`Yqxgr@ULaaOW+LkK43-s<^ZEPg|e<{pCiD5T>x=
z-yY#>)U;3k-!=Ke6^BJ^-QiCqi~RZ9nI_-cEOfy&TlM(=kH2#DPI{k9$lEqy`?foo
z`;Se!EHwFpUE`B9tLe8x=VvI?JF|8sznvU*D99?!dFyhP^2>(bp8hL4{<`Svn!1Gi
z+2`laj&ySl6#lny-=AIHQ5KJV^Xgv<T;<i(UZy3&l*pL1%jKuho^k`_VCMjj6KB)<
zdY*NkNji0Y;@Ulb-fEuwmo9Nbx8bDo5&dal?^dRSht0iwLweR*^BGIjetzD5T3B{o
z_~nF0zt=upb2HvGFH-odo3_>3Nlzr~)p)s*qoP=%&c5HDZ2Ud+<3}%ZoqE2Aoy#Zv
zPFGnN#<k|$=QnoYE6je?i<&ImADwgKM${MO?9bxG3u<gb&#Fe`r2R2fRAF0Up!H8n
zt#oIngYS)-#hbFeeK^%O+xAw>ha<;cKDj2FS9m5|)}bZe#@30=SnHkFF4peuBMk4P
zez48vnx3>_%h_dLZ|;>}>>tr~*lxFX_($(^?Qits-Aju#wOVI!+-GS!9((S~6YI{e
z@AWF*@z%~ua6ehp7y9-?*^4~kRlUzXz5Cv=O?J(V6WP}J%OA|~Dp;9#xbndwRu$G;
z(pu@?>&_@Qo}9KwKGWdpgY|rAKR;ayZP|0dP^vd2Ev@M1)9KrP-w9hiReyiUznxFB
zTHjc|+tDl@Uvn|>>pNBNX&>%Yzkm4t{rjRh;zo8-s`Yb!JYT7@K1|}r@i!6A_Nj5h
z=25zT{HVD2drhuqS(zDI^LKO0Qx*M7B<%HGUf!v)ZJxlR;DdL=OP_yreXG3x-{uW@
zcdd$wW%u*{`ttJeq?VwiL508HZvXt{vcL74@1RNl9S2m*&8IiB^Ot4tJeNK_UH|#D
z==`G@nQ5{AlKPLmk}MMZ&Qo<eQGW5#nP>K_zY*|3_V}vuplpl1YC=zh9lt+l?D5?(
z?PKTWiyHOu)sa(wv&PF;AAP%H*4f@aU(J74&$cQRxVUTGlD2dMy@ytZYL2q5kDA(N
z&9(>Btnb=Z-Q~6L*~KmAWw|_grm59g{$!k4*?nTAZNtGu$K79gUtjRA$A3?s=G}iv
zng_py{`_43a(?moRV6xRAHSZ-J!=2?=)&|JhF>#xZ!4;`%l^DyZT~-u-epouwTC>r
z=bhOwBXbhd%j{sehqoWEPu^gm<^D7_?CE~Kx(l$i0CkRKz16RsXI91+2EQ_%v8MFN
z)w;J&Pb~55t&y_d`nXi6d8f=?O@7CKM~l0TgsbW*-HWa1pZ!Tl+RgiPbqJSZv)99z
zNsC3c@bv!fn0ixuYbVFy+dni8OHTb^obA`Ublc6XcdX?@Sq=+Nx0*WrMo!w7Wi>q0
zj7&}i{JG+(!SeE}LhFOW8-BR1v771EY<N3UraAf9!Vrr|cW-AHiC<1R<-YR5!_{4m
zi+P0KW^R?d8C4KFdtaL6)%g>oKI(8e_AdM;(7X1;^L-aM-W4e`8V2t*n|C$F|Le*A
zJ!bP(uh<fJWV!y6C$CI$!d{lL_+Mn>SE#$8wEm>`xdoTpCY!tx-xR()(Xd0j^i5C1
z+1@L2e)W8a<1a7KFhT}%86p#ul$DDe14<w1<_LAi<#q<ix*XcD{^YN%`eKVe`?@qO
zP*F@aWZZapuT;B}D8sgI8$WJ$QTVoqKXcWcww26U{wFHj3Z_Q~{4Q0@e{8ab&+KoA
z-2Za!M$fzF=0^0s3;n|<X*ub^MCH3y;Q?BmGpt0DJvomRJ(t$CZrX5ia$x&S{bQl)
zVmdc2S#tMrV0)`z@!e95yLV0~YKXM>&ult$efq83+k0eUpC8%oEv}@uUuNn0$6b%>
zU8Lpx&%C)QQv1&`Ok7A)nom}#;>U;LBSvN#l_z^U&fC{TuxFRu0@W5T<wS(;*E4PU
zH1~V-q|C=3Z_jx%rL^HJ+xLB0k7dt)TF!8zP{Js0<HldMjVZtPetUbU{vS90zP!Va
zj-?*fpPleS*UYT`Qm3lg(en-`rXG0tMAgu+)#v%41cQLsSlwG;VPVHUK0Y3~yG&PD
z-A_f?xkkBgecavvt*H?@-=wddO*78Ewr1j;BbHfLG<JXQbX)vzQMaDZ+xj;*3_pF2
z{qbSqf{hy|K6*5*^L%7vWX|1PqHDvvqoP0u8BUwB+{MMkAn%Sv*t(dPWjyzmtXkF8
z)y37L&hjNycCw0?rNWE{dEYp5mxoPfN-&Jlyc6O$y?b%gmfvle9ul$-CrvmU9l;Y;
zw>R6|Ja4YTEjd$-85^cBX!T#~-u8X}&eczD?7nwyQBM5rT#sCx%w-#oluE|Ge3up2
z*cm@%N5j(1#V7wLX8d`ZzxiL;`Me(9+<N^(X&Wc*-P3Z<Ty^8$irm@f*#m-d7c4qw
zcT;=+o|${qU;nK0maG*j-BXmUe~9_*Y7;FMiR<=Lj!M`4m)(-HI=enUh-va)%jM5=
zb-h{-2yfoCuq46%XK6U=dfl^2{qBGInv=6_gZ=V(e=Wc2!~~yN9A2In;bm}~`>V}%
z4e8m_Wj#u(jM<A`b@r}&60$a3^zb|BKYWgMm!9ppv+MAljj#FmLUT4{XB&hS?<nGK
z*WSM2#fkkpk`Ju*c~xW_dREnDXC~X(wC9i9+(S%6gYHyZdiUextlAvye>3&@?ax11
zx4jTF<i5Ir?WfBGLF>6&f8O(d*LSTnHSE-X&u!8=RrhX~PQSX7J6gs(+E>JU-jm&r
z^FIWCtNCa3Aat4feO0SAr+}jO3o7sIu9|T?G;QzEjvd+oT;JvwyYk+&*_O!V`>aju
zIDcr~vxi$BSJq#ObK0u=c1rCbBaTm<7P}RfY?aVG`$jMJ=z#;Cae_k6o<7}JyL;~!
zOC_bIb+JqLN8eqzWlKoOx`qaZs_*aKUfsFm#+J<Bb`Br2ygMF=3zJt~-jH}$!lq(_
z_v52Sju_<LGVu&lY=~R`eEIykq-$#;C)K9ZJ=edi{4qSWv_v9KRrQSsbG6&%?>mYQ
z&IAo7_4M>SPf1C+u-Lu7Y;N(vCe}>{mP{`Gf5u^o)AN|!<<n2rcK<x!@49ziamSJK
z?EC)R`e{3B_xpXfpML!J>-zprhq(1ErbN|!K5M?`>$T_=A+poub{9T&Ti>&}_IKIE
z;}^H*$N%~BXOGcw$!~9NDo2?psH!fFRSC7Uv=k8&3tDF7)qL`=Deuw+k0x&McYQBA
zFR}ck*1cP`;;y{k_P1v9K7FGVdve{SsXA7_g!p-8o<DHnqs+QHhopDMOkVGmcvP$E
zy|CZuh2~;<4=*?S7aeb?FOK{)chO&?q~+Bm^=AbyPkz5FJHY<rw>Pu)?%D9w>eK7~
ztrmG3ObWMTNxQG!_A&Wejhy^8k07VJwiN=wliw#qUbCL`S;yv&jAvu5#N+~A2Gcep
zu{YH%p_SYl|0=S7TK?welA}HkXFl|HX}!BotNv1wUTU)k<2GH_(;68TdF6LR+1z@b
z?z-21Q`SDTykmP=_x<0ct+_|-i-TVoi(IK|KYGjVlIT<?_w5t*du@AuRqs*2&B<j+
z-1enH8yPRZlq|EiI{W^6(B{?mRF~hfO>8_Fb)Mh-ZSiZ7CboKCBf(vUD(z=fJ+k8?
z7!)q3PhIjr`ozkA7uNo~yYO5=OZ?`b|KiJ~wi-#y-6j37?r<mfo=FAvnU2$=Bz@ct
zC55HNx7@s?aPvJ6^Wysl{O2m%%-axBu;fqWr>uR45`M;3EeK)}khhp@H_?AVaJisu
z_+p-ii*E2oRA(_+M9k*6#-|XZzHeUc;ZqyC!Y$%{s<9QHHr=f-f8P<-IM4nKzb|Oi
z>u=e%{D+;^mv7mD_l_j!E#8tSYREV}X!7sK+2^hbUJ?J_vvAwjOD45X<-0_<xRid|
zso%VxmA6FecdV3mc=Dy^iKgZYF1bAxzQO)~hBs%&+`dOKjZ@Eh9o%Lq@#;?W<(zdl
zolpLomR;23)a)hPb!@-&u8xgATKicz8>gC8Ff2S-9$5KEcl)#Qwgn#)>uxBC@GXfq
zn?3W_qSPzT^p6FUORU}~HPuWi_k%;z<h%p=PF9vdYhOE^S+HI6MpbNd%l)(~Pfjrj
zOCo`pmrsBMX4>1Dt?rz)$2D($zF}Bk_=mN33tP1qrsnh9TJTT9bfHrEJh!F2N~`{R
zi@g2QeR=01wmr`#?KyH|f^YIoEg#>b5x%7>Y8GF7G3jIfJe?xrD{dG2qBB?Bdsz~r
zxoXqBWk2Wi8a5qbpXzU+l`C><!M`7E%RKL~gsp1kcv)th+CHzW`k%eDm@}(b@$1RU
zbltv-JwMx4^yO(bqX3I3m#=|TZ1|NrPrvh5UHg>v{&IgZkMF&5C?xo6-mGl?1-!4?
z&*m)4`<}P`(HDQ;QVso$FTP56du=c=UwrB1ht6KtfbBkJD{gLDdij($6Fcvr{r$C1
zAO8CLd*%J@>+e1m4AD|bKQm#<^cy;2JV%etc>OBi$BzfXqN+E|OWs8AsH&P+ublNI
z{eZffTToom=BR^Nt`j_(g4$aJjj}|ht`4)De<E#h-gUi0di#ES`JWx`aJe;j?#gw7
z>uPQsQ}^e-V{mk@;k0#yxr^`5OP&zS61$Z9u*H*u=6jU&Eu9zeEn1?leQU~d`zG~!
zpL3d@Y>e6QEKpkezM#OJ?}xU?`nE5~Gi8bMadl-aE&ZgX=00W0l!6~05_dmVR8%~2
z<VcBw%cF?3VRgUXnlD<k=*6|QvtxJn_w#dda?Y_T_4@Ls_V>4m6DK;Rq%4Vzc5-6!
z^z_u#V*d92zWmy2ahno0-#l^VOv(R7i-kLP&iwlN`sBHD&#sBwtfGB#`SRtUqAe@?
zwtLcpo;h=5bh4SPa{kQ=Khi08KKgU@p^$g8jI0|^&MdwioWK;YXK&Y`vr~`oim!LL
zn(NiG;(&|z(y2Db)3$DWJ@?#J$*Wg>JokL}-cY$uPx$S9dw22Ylm8a~4ox~69o&}c
zBf%Eze!}~x<(%s$Hpi!ap1)Ib(OXGPM_m>**`rSnE4>s_)z$cumaMs6-}Y&UTToE$
zgM<8ig|}5d{@Jm1j#~2VJz~2zz0wF?_c5dApJ1|tV0mlG?~SWuZFVIZ@wydu-q?9X
zQoFMB_*$9O_guri=AHWbu6s|+(YD^FmhwVtdY@d|cfR|Zq>SlCUlz6NOKr4fvG6Bs
zoLO0ST4$Ts|0e}J%}YDCm)~br&@_B0YBgoc49y(ve>WdSRF=9&#DD0$`_Uj*XXV3l
ztHpMEdA$g@`1tgu`&%bZpR@2-z_Cff`GwW{>$h606PWUaL-NeIN%434((`Xh>8Kyt
z5M}${`uDTh`9GdX|9)O@tVh!3-;c*~{q=gF<->1pZ7n;lzw3q4v-9)cgDS(F#p+?J
zMO&Tz#N|bAtl0Qj{#^N;i@SIo%I{S!cW&gIb5BK`+b1SDX#c7{zJsqhntG$vet$9t
zw|v3#xtA4N*nb-+sI6ao_=A;Qm)kQRzh`?@W$WW#*Br<(+njPzsJ*ttO1AjfnZn95
zGiFHW?S5m_{&?E->6`QJTB-R6+)ubG_omFa{8|5<^82-mj*II?Jt-}`lH7muv;+g_
z=(kIkF72_JE@EBwX2G)d^z(PG<khQcUa+%&&XfJ=|7q>p`G<0*PJ1wC;R?lW_v`-8
z+ODWaPW!6o*8SS3yxcHi){pb=c6WY$fAGPI&a$^&jz<riC|q;;d(tAN1%X*R&7KOL
z{C22K_|N@c-gCNwKfUh%bmEui9@9GI!het6Uwj=T_jLMX`Gjp<;wLsGKE5iuUEuM3
z-pNM~T%Nst(J_U+Y1{Yy5U)E?)xNsQPT|%(85@U?grIvN4m+h?Z~nQ`Xj5^Kz3lkx
zGrTste`fWo+>bP^UTGc{c<aaP+sRv|N&H{ALgbP3htJvj)1nW4U6flDtQQ%YU%aWx
z?ymFurSVs|L(FoM^E-dMe!v+vd!p50!B;%)7Li*U7%#5BtnBmWv!P-^+HNkNb4Rm`
z6Ah*(8%z(rx~2E=)O>+w=5rQqloxz(+55{J24DYQE;a}M1!Y!RIjqRH>U7+!dRzPJ
z?3;7yMbAD9+HJOZ>%3so`2i8%Wivm{7nD}e+u3)aS5@x=7uV}0`;#9tub-A<9r26B
zUHhNvt*~qhkKCV*ej)oj@2`0NLavJcX6XCkO;wFgD()@W^3gnrNpI=855LQ1uD4yO
z{bSm!;CbDVB@Y(|{O$_Bvq@t0iAZBE=erZdj{EwunuNYzqV~NwWZy=YFLgZ^@`@b;
z0?K|!zUr<kv6k!J*mW%Ec;&QP4;YUuukY+X^1aUE(;YM687<$dIOa2aEG=Mg{%gp!
z{k})=)jp7MttO%G7g;@5W_p}1WSz3_iCoKqmh6@1ex7*w`NB+tD{_Z!R0#E+v#a-p
z3=BiaXNMqb)&9K9)QD|88t`z>VwPpgoVv=+PR$W#QQfto)8%WuWbT9=H*GaOT6ulD
z*MIfkqbc=YmbQG|aXnGz*Qc*j-qg1&)B5c-mw{`k{K43KRim$xQ)US;oZ`24U)wHi
z_NqJlLcpe&O?TA|rvCWSnxU$t&Y~8h%<Xe-;hPV}A(ktY9_IFxx}UgTwDxY{)_fVp
zjnjp%eXcY4cUSd1f6wko7oJ$JJXIII$v^gA(iX?R88&4+tEEHNU3vJh#ebg8t+aJ3
z7Z!cZ`VtvAXLqvC!ixe11quh1-4|WRxR9P2xVNr$_47RbnnjB_=Vr_gNzl<<`f2;O
z=mNXx7YvgxxZDWedpvD%*>S$CZ8-;TUHS66(DA@}cm6~A`y^5i$eSs0GYMW^7Wm^~
zd*0rE_f-Dx{jPF5gppCDBP4ItpSR}Ik6N2XZ(G2}f873S$y1)$N1gt@yL;vR{r-)M
zm~zZQ935GfE*I7aGQF|CzJArUbw|_6_GNB=_#x5hc)xpq*1}iC(;vO=;d#sa`2Y6n
zXET~!Ras16{oU7mQ>k{|QLgQ_*~*4d2|d}YGom-Rr1(F-D*RA-;@3T@Ge1mtZCRN9
zGevUG&#8~?8m)FD$t?LU+R@)~tL^fkDf!{IZ`3bJz5gNM$HP*_`uAd|iaJGS%bxaD
za#|2y&cWUEC+J3H#ILW>d;fm<Tz~b48P~PoRr?wabZcs9y?WtcWxKoly_oMh8LN_v
z<w7&&Bz}K)cM+5Dfy7XY*=LWf3SB+JHrnQ9`jZnAby?J$+q?1~+}&SqpPHJhzgt5`
z2ejkuPR-}Di=_RhdZ{|M^QBJJKD4H6!IC8`uk+aDf8_SeIB+CsL(qng-|u%=?w@M(
z%=LFxk?s19<g53;C2g)!E6>t(7kln~$|LFW(f;H8T<!r~vloB5J~epu<GMvD(E?Xo
zZ8$gWTj2SnBHi`n;)Fk|zkO#sb5_hqJ}cfc@#VX$SD&n}zvkKSw?fx7lr71*_RTG&
z=C}P@&AAxY$&2gW-1pgKuJ@-&#u2$64t8Brx8B~in6=l$y>i-t_ZpmgSM8i}+{~xY
zGp<OlZ&m6x(bJpmJv?UT-^JycbW1_=oWJaeA1*JSJb2%?|6xd6k>2|^Kc)X3a`y}~
z*{f5zF1YdJvO`OAw6=&_@O1C(d48zAz)~!|CF|(=znijU>aV@k6`sDk^~a6w`BBbc
zXY)*sFV#MH$|E>D+`X{Su(0sar0v@dByIfgcKf%c55*U=w#HOGow`=4{7?($kz>cK
z{^V}2`B{{eoz2O`m38%oxYXpfR^cT-i@Q31yNL@tdGDUv{Mk1XJ}`6d=`U}mK(2bb
zK)C})>b~xIe&eL#XL}=KW6koQmS>+%>zD87Q$9AwvUpBc;J$yqUh|30kg+T}QmHO!
z-6v=3Rr^D4`}uGVuXXRfPWbX8^maw%?cRu-b=}u=&5Y;E)m(Zz<4)?!&i@@;J`9UW
zWB1zK@3<k^l6Ca`^xHXMad)cr23MYx%;J5zXG5vkd!HL^3PB>ecg*`9ZoC|+9~APA
zhs|5~{~d!~w_shh)t_UQ=(^f_arqqDk{7mRV#2$I>m5RxGT-jqV?Vjx{?)}BX0xZR
znYDL{`MS>;bFK-jc&mGJTBzyymp{X1cRrrFKKR-U&&fMER<F%{fB43RP3ylXDwQO2
zT)XvrwcCqh3q`g><mBqh6t#N&O$(dvlkW29yUUAXUEf{`mdPL2zQ5$APOQwr@|GPb
zTnp|MOzEw>Y#1dIUp;e8Y0laGeHUZvRPW?Zd1BMYqShFt={TkLjn?yQSG8=}>aPE8
zj(3B!zRsTe?Yr31-fV-HpAF4Q)*X_c%elYf;-p;B<NtEi^?xcqTc*@ie&0FvU=Y*e
z^^5*&s1RhzzZA2%KlruUg};-W7YPZ>Z-~n%xocoH@5`$_T%`($woBKW_w-uMiL&M^
z-kkh0G4|m08DDmmNN$#D_1e=BnDWZ_$sBhk;f7<Ed`yIXM#Cc<#1Q9u8=VB2_FKk$
zVfyx1(GrH)XPul+u78r!w`6D8{tWrnOZ@*|c&i>45Rpn^`^zqHzktom>$|<zxm$&k
zJ_#|bcJ&XvX0xfzcj?L^?NZkJL1iyyhS^AcH@G6JRQ@<*jgV-#>8^Di_GUBt4qXZH
z2>rG@W$g>!pA*FyU&=;K{5#M6rLf-3dlB2D82)~IoOe{ns>-A(D!2SjK!nFb_4y0z
z3!CiUNo<zty^?p|?;=Q`Zq6t9`Yo?7O9o_YbvZYqFv_Wr@7lApQ`7WHJyRa$PN}P7
z;gM3g754A*`H<AKZBwQ*+{k&+FTec5=JN*EuiTisoQp#tp<&077w6rMetIgw#cdcG
z7WCue@sM?Ky&L!ZdGq^xOtkmY{QZIZ)BEr4<mzRU7dQVKJ$qKhxwEXZ8ME%Jce`-0
zM~X%NuJ(sZdzseTYkW8v%w)Y^U`3R&!F$2Rb$p*(e9~ro-qBlC`}*0LQ^)=Im<pcz
zG^R{+67)8T{(o~~I8*)a?O!Ujo@Q!#UF2%?pD(tfSS`j(>X}cYdR}{NH%r)F?F+B#
zEp@X*b?Q!j{Cshmj~rkBos9ZD-a0iO*En3{YP|ZMQ>V@|;j}uF`gBeoSxwt}`|V!V
z%s-yK@+V`C+NxFm=6G%vH|i5g`1|*$_^<N?kB)Hq&9zd!HEqrupOP;xQ}!-dqN1d%
z{PtIbj@Y#|f`;l_1%LkhnR9E4=cd{N4U8O4&v*P=w_?SDPZ724XJjuOp5IaTZFXq)
zwy>m2|MfyOZ$~%pyJPq9qW!h$H%dNwndf?5oaS|M+X==;v-6YNypGS@f3S98dbFUa
zip!UZqX%!5^&K&0yMK4?gOuOrr~j3I8W4YDpV72eZ`?k4SuJOH7P7J;Cb99`e#YCg
z7uq&=a9{4)CV4jO-&Tv|m;atQqnoX^|J+}e7a6hPZEoG%E{yl?l&Y7yy*$70oXg^s
z)0(P2{uT)8{5H=(sf;aZ>W+q$*8<K>caO`sS`jw8_51g~v72f$zN9djK6<q3n_JFg
z#)c>txnjMqZXdJr{MQG6de!F@xBH~U^BBwcYS65Pm-pM%b@NV7(F~5-8|k|+px|m~
zxaFH<1Br-jIgzW6?G>15^5lH<dnZ+inMQm5u78;do@`A?NlA$457YZF*S#hC^oxla
zb^Q*@RJ+CX%WgfNmAx+W>yGJhRVy#wpXfbJ=U~b!iJ6JP!IOgvyL&8l?%et0x@__9
zKi!M;Cr+uJv4$<~W}WxyC#te1KfanfDK{~<;D2$<Bb}4mu2#ld^|<#4U)>!sb$h_3
zyAySO@tC$5O@E@wu+{D5R|Dy=>BkCM6$2;Fxbrn^_ha@`*EcIYS6+W+V*K{*w9Suw
z-`{gtJ?UI>k=hZ9>9d~gl{k|d|AE=>`I~1~>ojjI6S$HQdhfsVN0!N3`*c}1XBc&#
zo*~-Af7j`sQsut&TGJ%{YfgH*yX)DmKT(l6XWwY-;az=J<CfeaS)Y#gu6#*?_4^}o
z-F(8Xe`Y!*eckKW1+goVeHS9OF1`EAT0Zc%m-<@M>o=Y|dR>gzHtW&d@`oDoH)qe7
z?Y+|OXJg84wFS$sKj-n=^Dk%OMf;@9ktgogOa;{jvsRS_>~Y`qV`Y2<+df6-J6)R>
zXRNw+@uDJlD=3U8VS?<mo<Hx{C*HS4{a5ce+-y9qdV8y5t?F&3UHAHq*+*{Ln{r<{
zM5dZGJpaY4+1@82&F39@YreatZ~2VbT^SlbL$~+_{OGu~Hr0yVY<BCW=KkP4zw=Jo
zd6gO@+P<5dlfUX#=hZdKE%n!5{hY0&^x<{pevgFAj0I0-=Wmdb(RZ1>YPDwUrX!jA
z`;?Mig@hbDSa$q${V&eR9UMz+IV5Z(98>ojF04B*C&edMQn7C7!p2SS_lr+G%EBkv
zwBX0*__$kV(!BQn?pvh4??8y=-i_-&wsbf$2Uy*7sn<JOS$Sat@0$93Ec+Skcl?&J
z_^|cB8qZ6AxlTP;>L2|*c3a31#RspMCI2SQIU)7?T64gaQ-3xdzc*2A^@`9BZ?&2J
z?~8YMu5Ej)#pK4;fCr~Oet72Gl#%oH<mvC6x+-dy-44EMWh!1aM{Ls^ZzqwO|FaI9
zXnd6X){d+7?d0i~s&u|y*wMUe*RH-kmt&`I$h<KK|L3TpcI?ztZP()hERBN7ZVVHq
zO;f9S*C%VeVr_2x$3x%V-rg9Yvnco9zkf%Ll}!+Q$$#bQ)r$c)4DTn~uI~`Gows}0
zQ}!umvmRg3`slkgD0z!&>hG)#kw@;IZ{)07ly_pnyGz%_kKVSPzCqK>cFG64N1ab2
z?K{=qmby)`<GLg#@>4c>!=|^Q-zTrWdo*iPP~-*6^^$9a<j-fN9`BxZ?CbP>;Tx;+
zMO&xNU2JuK=aj1wD>Jl8e*X#l7_R8yk>-ExO|tjJpIa~Pzo=8^`&@sb$qUX*!%Ibv
z&g@x#VRlq~?atjLs;;~@7v*v}o}7@uZa?kT#G=}LFFw`@J`$BWFR)6~KSl4$hC_*q
zS5CY1>hp8!#hU}euI;nG2D*A;d2QO+N%s^UcVw^Mdo5EwGU3sjxWKuut1jN=@qYP&
z16EGx+5Gt%a^!_fH_!QUwYV!*oR3>Ou4X+wE-x$oii3ye$s}*R%&#}1)=qnQdAaqQ
z;K<0A0c`iDO_@5?GG_aviObfkIkWip{Kb!#rY?WYy-#)jy;{qX>dP6E;;OH#eEWHV
zjpN!6i2+YoPJWxe>3(_ko%x%^J+|?7&1yK+sj$=3qcfYKOS))}QM=c|XYU;IZ{1Bc
zkL2C6F<Z|}|7m8Jx%IibpUl#-7pFwG<i%LKU9x(`d+Bvy)Yj~yOK%A`@9be-+V8nd
zoh?@VrkHpIYm>sf&jB(2g`fWVy0&ZS!5OZ8U)v|W<!m%oy}jg~KG(tag8dKIb}hEu
zc+2O?)%@2l46IC>4!LjgeLMR?-^49)wXI)F=da>j67T3)ta3Z6$ZpBbwEWe_R$G3x
z^bNgqsei!|=_u1U_vAJC|7$owL!&eQr@yy3{8($9-M{^}%eVTj)>|EQcG}at(`N7X
z2IM4Pc79>2;-H|iN0IfDnt+#rsF24C365=s2?utROP}6r9=iJa)o*3@`TOoi>@yC(
zU9NimedQO&;&*3c)_&VIv-n^8!2|;d9yaBFFaAp|<6(Qe>A2+4Uia+JR;zs7IB&39
z%;0)?NO0P*^%u)NJ#DCcxR>w8o{PS5MYl5^iQ4?o_<e|D&Nt)r3s<+r%w%8?`uv{p
z_{7zPpZ2hC+x7RuE#~z<)=FDWx^Zt?o@`Cu4{tGUmcu&=FNlb8-m)%#)9|(=<D}KX
z1+qpi7miiiytwh^e%i9l8wIB&A7^=M)XaEl&6){+UvpRFZj0MLKd!qq=fltVn@0n~
z*&}|Je{E+m{qQi~GRA&(-I@9JOrbh0M?Uc$S}>vWFymCF8Fp?n*1Y`8sBQks{@=@}
z2hN+)#2FrJU2dT>=hgiP&a4Ob&lgvGu=@YJUq#%-CvOh(nu>|ei#*;e_2K&SzWK?M
z@OkXp*tUsF$LidESme5X61TF|44*G5CGGO(MZSLhYEkt?<Dyy034tfio+VvSNPIT?
z^wUGrbT10}?vdy|+B8|+Kj^KcrDfokw!YI(n@$VO_9{Etee%5O)z___yF>3E>u>11
z{<L{>cZ_JzvT0746S!}EwUl~Q@od(QDsk!0%0;cp+s}4io^S4QbM^zts%W__Go6-h
zQhpzPI7WK*`8$by=T}XP^n8-AJ+J!BUs?MT4qI!t8QWdG5hEwRM()4%jo4E&Om-<8
zd!8Q0U3Dj7;c|{=WtNBIAC`H1a#@v|ocsQ2i|2<28&`f)UbR<8)2^wOf9s_ArD9?>
zEj=xbSLzmDYVqVx3zzomU`hPdefB5|XY<jlrRpj!O;=Zkci%FV;uX_b5Y8|9xJ!H8
zi?2J&&(1P6T)pG2xQAJdZ2t+^S^%wu(~rBQSVlcjW39iR0!m=b2NPJ1|1e^<n83Q@
zH+S>q-{0?x^L=}B^YZGBXOE6{FAQ4QBz0dt@bvn9zqD3tbUvEay}tD4zLu+5jkm>X
z7#AC6mN?GYx9#7`aFxK^hjIU9GGy4M>NI9#Zwh^!5nWKI?S8v#!O1Y+Etx4+Po&$}
zO!Yc<R&Ec>t)At=WW)5}RTKNfwZiYj|NlPXohW*|u=?fEDN2oJef1;EOx|wyxOU<C
zvE<JF<?DZXD%|n!WzX6@?chVj_wBEysCooUxPJTcmM?qft~yuV{AuZ`&$6q0bL?i%
zuJL0&aD(yxqJO*}8}1gGUDG>aDyRN;r|!xhfgUNlG^&Ip;>7>%(hOE>FV$OVBq?>-
zV%6TaSLQcKOm+YL(mr_Yt{&}X3FERIYeF}cH9|6BGl(i=u;iY3Fu~v#r<}WTjbn&C
zuh{(SeDjZUaV9$ZdquK@&OYX_Qr>6F$35b_)%6T5o^$Olc}&$jQZ{|7kX`<RLt;HI
zE|<K}e6cxSfotlCkjx7z{w-Tmg*UF>`!FP+c-7}tQG-2q?{1j;;<nbERcmxq{6w`R
zZmeGQM~thJ<x&gF3E|eMD{`0nv#U5HTUH3%x)kKNTgzIyPwLmPZ%<o{=B~N-o@>FS
zjl1{C7F?Qq`M2=@AC~QN+bgb^aOI|HZ+Ij9VBXQa{l)7fZ@6l>87IG~T-f_E`NZF8
z`42umC`~c!^R9dwJa3h=@q4ZZejk(KnJoS<>y<kHe?s$lc8@<3cF(b3x{!H-$@uHq
zhu?K`cK989+qX}HQF+r8p?BWm8M$BIbA#@N108r9lzIM@tIY9-)1vblTMCkL?(efr
zYg}P!YARtf<B#6NiGuQ>OYh{Fr_6h?|NINK6%!-%e6q?TZC2b@U1JdcHTUw*>+8JN
zojk^*8`Lg+u|{E+=iEL%@esA5tCl<6*wWL_H`pwlC)e`)MTh*sWp7q$O4Km#w7T55
ze}1oa{Lu$0GN<JA6>stF_vXLVZIT!LhSgDTse*I!9+QO^xEVsskB4nA@>F-PQi_Z@
z`tHl41X0%s27CpTO~2n*_%%5$D_Zq;_p$ZOrJ8CPPu+MfaJf1&E;t(}e{JWNE|n!K
zP9BQLn=h<x{f));+rw>dL!up(BEOj4%2^xT$KJM|XYHcrRZVW|j&lcJe{^%MIfskq
zlpx+`Pw#3<yzVw$fABH)->UatHf}wZ5V<*x_tmRci;Tjvv$g%cD?O@yIyGELv2l*V
zWoen?i60*wt@wI1eC6>OXVXAyAuca(-yikn)z#G>uSMq{OxvueuFk%5=g!3W$`Pwp
zt@>k?SFw?=;ls}z_K6`|oV5ZEzkV(KTZe}YoM!(vI$A#2diI~ovWx#~8)dD_67KJ-
z{ZR2J`R}>spC4XX8Jv-o<y2H;RQKnxeDaMAiHY-{zg}M*pB=R+#q+}B^D~XvtM<yJ
z8Qbc;dAt3-nCO9ik=)#iqVg~NZ^-hoRI_?sOi}in>$xTJZmeT>!I3VZiCgcOxmU10
zWS43S&UL?C*1&I6Hj%x5ajx}*Ws2)(ib%OX3UPN0NRB_#+g#V>$-GYW);II~11tOX
zDxO~$JmbUPOYt1Ha`TMsI2T#WmB@=P`K~@oCwryYPM7}7O6kD6U-|mX?73I()~f3J
z+7#v2|8qmIi&Ii>fBC|F)uL=__uRLruRMP6l~7mCj4R2Sk9S^7_^G53f9vh;#PaKo
zy5jF@C8nhQkMtK_ci24gn&SBi_ClYviv)_f`5vX**0#9$O(^DG--4QMk-YrtOCK`y
zbZ_YHIIsP+*|6Z4*_HRd8FO?ucGoUdoOroAtRnW|U%9MF>Wng$E6!c4WbiZISrC*z
z<NR8ew(ESIAv?COyCCMUPL5&w-<W`8cj<VJqZSg-Na0~?zF42Yq{hRxI9~W&>+yRJ
zmS}mTJUMmUj(_K-rFxU+J<ZAdA*7dmKj81Q6G97o)wS10OC4FAWAuo9`&zMQyPg`P
z#QSf_zWh9Z)yF2bv77bem#RfG+P*&V{9sbrVAl|`*zwh&)(3i?Mc+!w7pGp;YUq#M
zut#h59D^)-=^I;*1qL(Ud(5c*`lp4b^#3B~RhJK11V%I-2@Gd1Z~y;YZT(p`3$4R1
zqwXy7XOP=D^Ki2M<n#UK%|7l(FMNOdgtqx4|BaIWZ=OEy!N&HK@%ZYhTjrq*xv>sH
zwf4dXer~k?H!ZLJ+rNJsufFZC;AHSnJ<t&H@Hr=gY+93$!=49gSPXQp#Tgs|T}9Hy
zryBm^Q`O!T>%Z%F?%caqR#a3}LtmVY<<wKBMvm22yJW4C#NSlBld-i>ocN(fl>3K-
z?RODfIfp$gSM#zO&+FEldt;aG{yNZjQu_<mZI6yJFVahRwC&>Raxc+C-CKNgRb?vW
zrkmO|Jxa~eeD<eO<m3NG+bTD{KDtjiVTP@$WM^xX<L;fe+IHz~4F1ryefK&q#e@Fq
zg}K7w9wemZFi-z<`Q#xjhJr2ExZ-2fE!m$(cUf^u?fhWH&an1d@fEKbA5ZQ1vs>Ze
ziR=4~W7!W`P51N_XIpJ1-+J7A{g)fk=~mx^b0s-H2ClsD?B%g&_qtB`o<EBZOq({L
z-TvH-zR>i4UElluJ^R0Uf8F{o&pj@FiBZnjFz=|ldK|~(@Q*cp$N1{!?Y*`pvbp@;
z!tm=oX53;r96R^VXy9a66SY-q4U?MPeE#I)eMj%@U8ug_r7Q993sD7qHTA9k^F@n4
zDAhYK`CUJ@-a-;w4Dh(sD<8h{|NhM{T>t0mKR-L0eY^FKt<4^vLDzm>i_Yi$z5CIp
zr>9-tdM!0tQf}Jn)Od4q`s2&~_Dkh1U%ApU|KFG8j^_n+qSlHXJ$lqdT0H-%?k_=0
zt4%NL8Dz3=bIyAoUFZ=mddGX~+?PD>f2sTaP?ag3`_iW2<xO*;TuIJK$Nts9GXmz>
z$#-|vH8`q$vg$Z`wJ}`l9e-6{cVx_$4Gs?^8SJe8rkCtKq|J9)ao7FO&7V1<a-%1%
znd$PaeX`Q|3icx2`|i!DrsuZ&=k=Xt`e5;!=S!EUommi3VPW%7)RJF4ciY?$M&afx
zjSF8B`^{RfuuScVaXJ0Q#!E!<<8(fE*1!WTk5evavMs#4(LcfZ`d%SEf8mf#CXZ$W
zb+R=F&vPogw0MQ7{^6P5u3yMo&YkQcET7L_8$LHNH;Q}yai&h69sGO@Ue1!AmglxC
z{g}OF?muIl-gxH1qWn<FmrgP748&~%y3e?Ful>e8f4OvDU)N_QO_q>j6Kg#Vw5&a9
zjL7=TAB=T-L9GZilZz8P7JAO&h&nZ)J?Lk{wi_G_bFaQ{J-oK#u;-H#GJnfYOj*e!
zeZKl)-Lrhd4_$&f(~hlQVOFXXc~+jG=G*~o2klEIq$B<8C-*!S>T^DIHQagCWlo=M
z!s_R^gN_Kyyy%frZf44A!uS63!K;^)GNuO~+aEJQlE+}m^yC9?w>zi3SlM!L_uY)&
zVJ<(LnBKqSnqFOaK9-wNb?KZ-&-OOh?{d>N<6>6gjY{x&SzkZjw<GprMdSIu8UlqM
zL;}1mW8L`QS)PB|H1pGrsgop*A1uFj`uUz$?=?iYd}f(&n%^m4Hhu8<NT+at)!e%N
zot2-{cEqgPATP~%WEIz|uTNOMo^E~Q`lKs5H2dXwo2l7SCzE5n*WVM>oWiy+;T)?C
z-@+Z8*IoB}YHj&Aaf;RJs}o%sB^Yk}dlMM(s+oUXw^{1;XM(r;>mr!#*1760I=-Ps
zHtx5hX4|ug%y%l}ex&8+te%iIV@gPLY4L;i+iM$5CMJB4`n>Ulr4SpNdhhXE=Q`J|
z`D>#Eul@YerLt=6$tclFH*&vKRn$Cr-szI6wIrq{=D5A}-}IanKPO~NE(p@ms*#Y7
ziR?Xo><@EycU_A#o9)fV61$H##pgt`%(gCIjB)$l`q<*kTx;_shRgisa>*vjzDv4S
z^?L1uXFH~}a*H3^TH&dn^6Jr#yS6<loi_2X1aYX}PgcIOXQGSZOY7G&|9yD3`~9P%
z;_*DUD?r_u0*9C{3AeUnUdTH6y8WL~{l7mGejRU$;M^b2x1@Vb{k1ZA@weJfQ!Z!;
z{r$I))3v?(wU^xS7bZoD8}-t;`PwEZ_&WIuJlo;0+0^7=_QrpnS^vL3IJWHk;m^U>
z9!z~1z2VI&E1mcoUGw{@r)$MsdY5tJ{I)a4El;m(sNE;B)u-FFm7n|8+&F1F+pk_H
z9v^3BpFNM|e7Csk0}D-~((vS>cUfn&t=bkXaaWlBEl5?vNg~8~;@bUv8QGiPHyszh
zyW^q5i;@ejXHAO|9~vw*nORjc{c%Faz6-y#Q=e4swUg#Ex4--PMo_0z<uPl6;s<(X
zWOgv`Joeu4(8cf17BTK-?|xibzVPpt`PH_5v+ekIPTuEm@lUXaUL{jdt0vdI&I6ta
zCw9)vD*O70M?k~Kbnk)r$}Si6H~!<wP4q~17cE<7h?MCZYFzdiN$|L}yvPk!-BaMP
zQ^nwal8o$=hP2X08d>tuueVLu+a)oFrK_d!!m_hXD?cP^e0`!N_I7z(>*jvdgDz4_
z*GX_@ZvJC;FV#*g^l47@ZNF8%nG#N03+1Y&R!9Z)w%vG_$Dg0tm9a?Plq<+<LT}y^
zj~Uup58l1#*cATXbybkyZCfSI3nn(Pu>omc);Q?~US2)pd-$bwd&P_v3mWZ}6FT+$
z_14=L_aw2#FmfH8^S<V%#--Q74S~%KvMql<=1CVUl9HI?|Nj0p)|^!W+x%r&J@hB#
z%`u*Lc)p!b-W1*Y2OfW0eN?!-Om5ljb+dGCZH>Q_%PbXja$8K*#9udxCFh3M&b@La
z#AlAhM)%nvTCGuQ-MqZGii(O9re7AmSTXPTwYAaAvo2?CO}f1;cW>C=*KgjqxUxQ6
zB<w1~SJkxF$uY2H7f*n?_C#CN){NCL&ilo~*XAC&;od4L7<`JyK=k#6x=q$OcHi1A
zdHj#ty{q;8&OGVAcf(Ud7VOsBcJPaH-r1uccAqr=IITJM#@|mTHL68yih4y<y<4ZA
zU|8_!w!*xxzcjqnmmYleVrIvpQ16LZ0Sk1(yWfa>D*niN?OnceY<7;T(-)~<mnyc~
z&U)>6(OF-}A)~N+|MFL&o<B+!1{?|MSsni30mtSY1+&z|!$t43s~+ul(o<yLb!|rf
zLzmz0Hk?~6{PWG4M1dz8cI{3G;Cde`quv;`to7(!$xkv5A1t-~?x1`<Ip)|@m)%aQ
z4*mJFo8@g<xOCmtw^1RboqGZdotEjd#q&#>@kmN8+-noJ;>O;rt6HxN=gysbV{f(j
zsne&OXK^#!$ukdIA1C|C;$zbzqnn!7vLbRr!3}YxP9L@A5Uo}hp}SU5(?3gP>{&eF
z>)!8^9UeYt_EKzgc8S@w{^OnE^AA5Bm*+nnao+xa&HCdl&NV3qn^+%MtUJF~__K|_
z=(BW|{u@$p+r4Z47Dt>4`BS&*KWpZyGwucF&7J?+-IKTQYr3?AbH}<L$7fh12!7qM
z_3HbB$Jyl;tG2!PwOoD6SO3+s<6>Nt#l@HIoxylZsppgOy}swQHv)F^te3BldCOPy
zvB_a)(SyB5&S$*dDf*%)h)M02MD8|Oiwj?bdpzoIu7A9>OR2}BUNUv%`31W^+s?`P
z&8)NT!qKEZ2bbs_Z+YW?An?fk*SqX`yW|f(`f`c&-&CVSLyOiab#+#I8{gjM_*MPl
zethc`y*F_;KeA0S4Oci{u{-|rj4O`=>=I<!mhNrXEL(s4<+uF@US{%LiDhF=zL$GJ
z#rMPSAMbvhzj*h9>cwkCU(7G0#_=wlC#PP+=;~y5sm->3isF8!@U!e0_J6}ItiJzz
z>%PN7@=x&!o+s6t78l#cTsyVloVxJN^j$j3ou#7J?2i%td&nBm5<i&Gawt`3+OY%!
ziHWU~H743UN?oPF`o8$kC6zl*rf3E$PMm1|=+3sN3K`zSuf`FZ)N5GoJ%4vmO?2g+
z0>;lfMKi3vZ1&iBHQi9ujz@T*7IW{fuHP36zr7dyvO@jbyU7n~{R&!K6lNOn&T(O!
z7a=)=Ss)^S!}rZ0^+`R_?=KwjW@wn~l{m|k+joAAkZXUH)9*8t%Z(pwtZA_mS}HWh
zh3Ve)dZw*a&J$;G&AjNb<)a+`nd)x~il3ho*mu2F`-WD?vFQ_8eHb2;tliOY^7(AW
zNz*R%Y_x6OzpR%{r0Bra&)3@W%jbzdxiE3-R0f82zsvvSh1=rl9Meu;pWLmc@#J}H
z@}udeU+;N!Iwd8gWy*ye#n1grOj!Q;#D<4oe{Co#D*B=7u(XVXhTrnZQctud$L{mC
zYYk6#P!g_Fi(Ag`dOc;)i&;KN_B%a-l0R-`-tc+nhp=Z07hXBN@XAD1pE+~$cC2+u
zWX*17)=YiEmHsP+H;V6av$L}Aw<#iL{{NO(bT;|>qtDUh2cN&QKHq0~Ie6g(&hz@~
zFSq}i`=#OVzhiGVH}Ox%dSCXqe|6TO7rq4=ProeD>bBi>{kzA)DVO9+bl3e5IKj}c
zyWN)kwQG~CQ74nsOgZK)tsWOIte(Zlz%N&S>pSy@#JYQzPn~>U!;tX3MXw<BbBQpk
zPs8U$3I)QxfyZBNeJFlg?BT<}`eUKY??3OpufJXQ*u!fFT%JlyXFuG|&wtwD@$r6f
zQ3J+?@As<pb(qvvhp%s2FTb|B^7r}qN?n`fRi_$(Y8t_Qn~M9k66VwP{1f(!`|);j
z#fyo@FWi*ey;Yx0a{c?F8^(_xeEYWk@3L*%%x0WTd-3(xgyT{B>uN#y{D6wGGV{un
zD>Jy3P2gC3f8mr%-0vb>Tuc^q2CX`FS=jE?#c2xWPTJ;5(e@ltUNR3^Z^`ynynnGd
z@w<1)-^;SMel7P+`5U76$)0<f`1d=#`K#~oy_WhomHEBuw)Ly)>~o5bFfYFq$9TTl
zQ0cGgDvJ|KPpCwR%y@U);qu-UFKhVOXV-DHt5-af;1g2OVEdLaxqwS!iJHU|=ZPzK
z3%$Jc^MS>ued{h?Zd!G2d(%97sU3U2{FRVYzjItr*r2f5Sy-az_lxUpOFJ4k8Q!ei
z&mK3QmvtHY-+BJ3-p-k)E^Bz!F{ww#ANzRi{=vuG>jnNj^>8|6qO!#2^Y4o7e`P`s
z9C^NVVb$xaC+6>x`_y8y|JY=Ys~%_eb9eqMKX_{s=i1}*o0oo+-v5_VZ0R}{&87Z_
zClnihow05f|6#lJAub1wh(G$=7QSS^i(emmB6K_xL@CGZtl1n18bEhh!X+$n%SmO4
zpL^23y8#*8D~^|4t>an0I`)EI@MYmTn{)TfuLqy5bH3Z7c(Lk{Yej6MdWdIAi6fhk
zoV##TzkU0*%k@kZViI@0KX_PL>a<Kq>sRw+hgBXe#|7s-;OAVb6;>~{|AL5!LvRGg
z?Uxs>Tx)J!9Ad}4N=a~SzYEis$Nv)-oZw;8m^As}2W825j89T89i8y1N^{@F8s?q%
z&v<{DyhSSEP(Z@vd-LA%iEpUVE;uanOD6Pd$!&pOiyihqeSiAo{GVS88x%JjXJ=D>
zBV$`7a=-3%{n9PnGYym7)*t7Qx0AWOJ-<Km(;^?W#bGbHx9;%L(TtqqnloKXb;hsV
z4^}-C)$f|u;OVyW<sLJI#&cdp4B~5L87{f2KRPpgqu_BLsWr#9YOiYu@vLKu{k^z0
z!%{@v@$kP%_On0CV_8raE^YHS<crdr8M$&c|DJhnDVgYExVZa<_Jp8&_LFmtFl~Dp
zw6G&{jl^6t>lgd9{q}bKJu7|a#o0=kxL>7aGLGMpPKxF&>d1K`G08^oFf&IBYeRhO
zN6mj*-Y4d)`fFk2XZTB}_*uuE2KED2!{d9G&#UtKGUM;>@9nAUa&K>IO`TJ5P;AGt
z!udyh1Q=lh)-HUzSJ$sw8`IN1{qXJcEItegZ*Ohg@$FW&v((|&Ul(l(+H+}d&`OuW
z!a|SFF$pIoDEb^|`6&P5`H~yIqD>|i8Tp*trMF_A+<a;Mw>zc9%6}YP@m7xes@SVv
z%WtH=?>unpxp4CT&e?2#Mc&K)=DilaUw+eslMj}BJaLJ0eYk9&+MC=c=}R|0o_P7q
ze&OAH(#n_OohCiw+W)(7g2MG5wM(*}C#T=_&Di!$FU8eK?P8K+;0MD}_F3~9PD|fs
zWv{V`-8e^tTSrl3;ckZh3)lA4*!-25Qt;@vo6Y;9_uAwaoZKaM_);DF+C?YcS1z5y
z)f_zU5X0Z3ob|CydFdtJ9!mauxGn7An_t=!OyAY2Eb-%Ck?(XWL}iJOYx!aE759t%
zJqnL;<tkok`?t=0w#&Naka-+a3t6W8I=JX>?6k|zlW!dEaar<Xx&Dzw>`6=-lPoHy
zA!nPz@iQ7Yn-3;@X*y*f;=GRAPV?gPjf;MMxa=}}hC#>ms~2D2IH}s-Jb41Ef=5Zn
zKFKK!o(n4O&Yf^#%LL8fhlMQbSDf#VjVou5JiyZ6vLvZ^!H+j(pJYz`@SMZNdhc=L
z`L}H$cZ)wCFv%8s6B_!!_9FkB?_D*|?AnzVZ1niAe(!DHz5Aj)FTAEaOfgd7k?UzW
z*qmrtBe6EVUUu^T>i9z%K>;Upf=Ui2G4H#pnd5KD=*-4-JH7w;hRpRJthdxK_e(#!
z(5w~hl6T&7dgQ`p|Le@R`6uP_-@ovmIat{>ped-(#$V^d&zc*XQn}4?Z;4#F9~l+Z
z#mM}^saf2^&+piai;F+rEx*tDI4vSzwd<t0cfTB1{;$VL-TB>`D;xS}8(w3n-NyDT
zD*DFpeN!02FRYF<eXDxEW7hY}&7tfu6J<8}A6#($>VseF)tsk#)TP`0NK@t8qbPSo
zuK&q-U-fO*-wSn3GpZ_DbgnCYPdVGwvroz=Wjrppc)dy}<ZtoKJ1-Z;A3ma$^G!5t
z-ap~E+y5VT^xX9oP}}FwWb<X!5l*Gh%X99XxL^Ip@zlwJ`ya$Nu6U7HAg-Bfx!26Y
zQZhv;dkR}BSDjs*q}%edhgOU7A3DAHdlK7%0F8pnzUHl|Yc_2%Qc+PkkhN4_=FQ#R
z;(YDQT2r-_?7X%nQaI>;#p9UMPZbY@-4&2OFAr@VP3P8)6>3;xd^dkXRS5&r?fCcH
zHD9lWD{{|xb8D;jm%ls=ZhbP6mt@30-$?FH{QK*H(9>jA-#POHrTFy!-t|`&=X80&
zTv4NEv->gIo4g3wi64(%w|C}l5qPbyHb;mna#zxyEq`RsoY*J$fA{OO8+V>9I6iA`
zwf08PApEblR_VKI#jl0?IW2pa#pCzW(&yF2y6>T<f($Ibd*`g(C*^zX1=k*#{J*lR
ztnYWensZQL`la)n{r)@TAAGyS%9}Fjf)@8l)h~Z}x1ZmyB=Y>s>A?GYxqcqA4xIFd
zWeeB;)%Gu^HXG{ZGn<9@H6ATJ^}ep>#N$GfMOl}1UTmJGwDryPfLCm+SK_A^igKle
zE~q+PW3h{m^=Wg=<nAYq{%lvLf8QCf|9RYpdmJ|Ff4d|Vs(hNzCU%<rgX^Pw<ou-E
zG~x7oBTzMD^TBS;?ON$O+oTpn=4_nUzxmaw#sycVDr|idDWY%DJ>}B!gN1*MKQ50y
z+|9DC_+fR;g3e42VWC52?mC&#yTxRsTc*x`>ZZ)|^r_(oj*y9y66}gshV9_=`aS<w
z%%N;4^^gB|AMtDzRjVnSG~@1<m&-GLJYY7d{iS*9`r78NHw+&=U!$w-d~1>_1Gk%y
ztIvTW@0M^2uDQo%!Lj{Z<kKhpHRpaDIJUE)ca!*v3CyqlE!_J=Tul1Ijnhy5A79~k
zps6#kY=!*8l1ZoIy_t5T#W{HGDEnsSAOHNqLg$LNTd!{@e0*%d5pNYC&a`uLUVi_0
zd6{psQQM(xDc;zKb4i^(2jcexZ%|-168*bd-b5x~%Z~EI*%OveEYkR0CwDb&``)QH
z>hjoQR~VJMX>E~QsQQYn%PhEe_BFp&yY@e_YwuoZGUb2UyUPEef?_OdFz3(2rGH&A
zu1@)7%=^~w&$q>!cYL0zT&Nt!#4tDP*Ke0edRrcBs#tpZrqfo{RVN<V)Has6Gyf}p
z?)&5PKKa%d-^pz^J@=n$`*kz(NtK3X(nhgx_LxF}2^tTV{P@|D8WHp5u-qfnyX(qq
z_7$q-{WRjwm;b36_4c{T@tO1M&E;f2S1q}_H|J&cNq_zQe~JR$TbktU`REq7`)bzF
zXJ=<S&sw~1pBy`X&=i~B8tU1PpWl<wd=sa;OXuUpz7yaX{pP}*0avg5Z~b&@%|q=!
zLjE;BpH5foeo+7QYWQBc&rc>FR9!r2$EQ=;hPk)4Z0J4yVt0wvtd(ZL@^Sxd?(7of
zUnAT6_UnAt9KOvR4W29J&-I+@xV4leKq5E!t$RhvUlp63m3(!ZKfCRze4)8!{Z9tj
zKDDg*pL$p;@;+S;@MylR{`f%RC5BBaE;ml|b?m)4eZ~8KGOy3|9p1HBIN<J2xtcxo
zhHOH9orRI_oi)8XH?%+h_=!&@=NBiR>0kelXWXK#CKI!iJKJ{b{o*8+#H8|1L2a3m
z+54p*_OPd0|La@tKQ$ry?A44dHN0~FM0-O{UNW$I%`BEIGyQ|X_1Y%m`#jEf*F`7h
z-xm$YpJ^q$Gx(ary1tq@M~{B6Q_tG2-?}w5+2z>xT`!-vg^0~cnB}r0qsc!d4%~+Z
zHL?#T7(5c(cI$A0frMbwcdLNyzs+Wx*Ih3Ec(J;I$Kimzrq>FBM1$J@NNGJTxbk)n
z=bjm#OqAD6=m?4X))}J1DWb2sF>K~MzUtKbtB=(g-eu=sRQ<oM;qd}#Q?65A=1KoL
z#wna&StB7={2|n?snKk{lBwuBvnnUCjs9H)i*H``^}F+gv-8uOCcQ^b&Trgj;kmDT
zE5~F8RWDVc<$kSoS60Zqef6j2g?oQn<@tFTJFh=qz}dpk5aZ^5ENWk)jE8x(%+B*K
z933_ZX6#MLKcB>W?G4MinU_|twk@b;n9t9V{4O-+^M%hgSsWW(WZ3`wYnQqFl9O@y
z<xZBS6;qTNvX|M{{_1Mzy#BiNx6nbYoiTo*>6X>sbfP$}r`Ai_R+;#yO<r&}$IN-X
zxZV706DiO@?CWc5xvS0voH%o4$*o<x{;Y2C@+pI@1?aePUn5Fn=Y#2!jxq;)Jbogq
zPAkrY;aFozqUF8gkKcqpaX9y^d9K0r8y!uGLXzzdzw;c~mfqKPHC$>|h-%)SGOixh
zCtdMx)pu`9dRbNx`;T?)QQ=JG7w<iDk1zfmBcH9qm*4Ng*7tb9(hl~UbL?t<#%k}`
zcY?#4#XFh(Z(PKrtM<YHvvRJ6MDI(~STd(4%J9<5t&bN!KF@t?sgUI~F?%sHdFF>D
z&+Tf0e~MiT*)JQ!>RT@$Tz}G>hm~C~<Kq;j!v(9>&Q$7>$<34hl<l~{?)>i$v*(&W
z`ccmmcHjD!&NSJ2zR#cDA6mO~{{l6$GiP@*vqzgH`(C{*`2BZL%i|prgwHB<x+pnT
zRawQ=eht-$-DR>S`F_>wwH2Swn!EP@e6@PLLHfBl3!eXY)UE&M*XO+q#|!KBJIk%#
zbl_>Qv*OGBPHJDDxiEZj(SfE<w;wlauXM4eAGy_iqG;E}`ohnVo6{1XpPT#Q#fy#w
z?hh9(T*%nYCwpi^;^8K_$EWr8i)>weH48Lq{Nkf$&W#O>{WhOC{{1{(e<*3=k+-{}
z<AvqlW_PTu7gOzfw^cv$uW{t$)|r;uTi!%3sHn+%ll6lsKKvi|ZmE4eGYUSl?wXUr
zSj!-h!Sk=`LiGQ%=(YDBmsrid_)?_nO2HhK$?Q4@{~nHa=~9bMke_2BS3c!0+j{wm
zJMVYu1tiEcx`awyEVJa85wqa#KJMM;-yS-+Ox?iXW1Ps0ckNzo;>#Ermg=xJPpWTX
z?)7&$qd)Kaf_>GZd}e<|#IC>WI4hjDrORp6*>~%Nx9r^WrF1RJ(E}4|JSRL4&h_(u
zP$+Iwlkwu85bxc1r_~xx3tuWeQN4F>^#!j*RVGC|<_mXyzT5CT#YJx3_XVq;)s|e{
z!@o6C$EVf4LGgE0!K8ch+f!GWr1bpK&f2Ei)3m%{ak2a>?RV{a|L*QMtEiQ*NZ^<>
zYg0u1`q!U&7?VIfKj@6t{Z`Hy1`<4OEE`PLIv(C9f9Ps$&=-sOv*Q*<`Zy@vy7F!Z
z<F#j7ZEvX*F{=ovKA9D>Lde~5{#KT(Q)%n#4r~RDA(_bkOf|XFTfOVGee>Gf<@b-X
zuZof5Tf(*L(*E<JcB=X5&de3_`R}Mo{$F(`CgFJBhO@%CF}}VT(VL(B(YNXUwl#a=
z$Gz{rTC`0*ojA*o`K)%h+g0=DmPMv1rG9*Cj`#hv?Nid_6`H!isdKa6j)`0oj=HI6
ziCU}_*|YsSSB%lzfVp;YEIuAT=J;({8_B%$BFEPQ^JX7y`&6WspyVVTd7Xn{f`ew)
z;}XWz+b892K0fibs!+nQhzF1JTem%ZT^VECDr2*3;g18K9k%ltOeo&^TQq+S%e{q1
zWbf6P8f>=N^^e8dLc6wIc-DrFpqKRuZ&<HnnO=QX(6NH`s9-z4{IOHs@20A%s$O~Z
z$~gVpk&BDn9~SLon&-VRAmP=Ol`gkmU0od*7uVOw+{)<i_;~;EdA8L_N)nT%PIcXC
zYI<>Xud8sU3sZqZ%VRA@2BWDWtlTFK7Cp<7&RP4<);h!Z>V-58{U4E&CoS|0J#<ZG
zX1aiHm(b=oS;wv6>oS|RPAq!&>A=SREW>x5LW?Tz2&-Cr2@^eIy6wOmt`GIg&jvhf
z%U`aPX<*5*cK5ly{%3h@dv!k)o5*>{de-~r+dJ0p?-vu&WS_8A{m{AI^Rf=Bf9_`r
z7UFFGE+^mB`0`M-zhj#e_wnUPKfnFhp%?ogXR)je|Dq33WnEHMTSe}E`>{q$hjSBG
z?CiaAY2ngex>Oo{HA9mZ6iWD&zES;FT9sSz_`-RPzb1*|2A22sac}FscBbOPh8<Q3
zh2@LxUTiR)%U-xCnLmn&BaeS-*l){-J994xU3<NyNZDu$>x%6x;tIOcYznu%P6$YD
zn=JD;A;$iNdegV7Q}Yw@gU^3;>ObGBe{N4(>DBiS`!?NAD7?tunS9Um%l3%)&x$tt
z9=vA{3hSNdm47l||L?o+3x2=d?tXlxhEd@o7l~fClCn$J^}^T1bWV@2vwYFA@x0yZ
zy_Y`T+?+mfzCZt;eldT$pW1J3Uf$g>_x$n2=jQY@9(xfRy!h<JT@P027(;8=rsbdJ
zh>G<KMn(Q#E41(RjQ{Vq%&+^k^2Iz~lgN!ptn2oEi@KN`wk}3;OM_==sp+@(_w}pJ
zoSA8?{HYRjZ%xJ1so{t0@(g6GN;t~z6uPgu`(pBiE{Pw`sn-=(>4wL1ZS~>a-7YgB
zAm7qA=D*A=8_P9JYH|0PbDxKC+<Gg=t+UQ=%dPVdU5?Amd3VG6tEo`PO#a~9qkB8{
ze`$;Ozj^M$_4S|j@Xvm2cktmg-5;mdyq~Z}Ow2kW;)lS$+E1xlZoX!gs`jyp%vpK0
zj?eens)RdVxjCEc`IR~kUv62fd;U?y>(3|5?sROrlD=T#^ML;I#`hYVd;Oc-e{@OR
zxMTWa!+Xcoxzbs?>{<>x>-`frKjX@m1+(&&Z<x_`HI{e#cHyFx1@(s(aQP;j@OXQE
z@ny+dKQjyG9{P98y<o{tafysw{LPc=-Tp}HO~~IfnR5n<=jDU*55&0ZZ>iLbEB~;l
z>f5*X1$p0dGps(a2ywq_UiqNzM98Biw_RseFErw5R&J_}+qUiP3ya@syH?$2Jnvps
ze_gpqKk$`zVx|&{@~_Sy`x#lqw|~EvvV#<J;F{-`y3V1=2NMhq`CL9Yf5F!y-F33s
z+ZL?2AlCFa<$>nZ{KcK;lN+yJEx!2c(ED@mgh2)3>yOV9PV5t$nS8&&MQcsS9Ge&F
z8TOyeD`aZ(FKgV1n00N@-!Jh=Z`nj=T2208&%&^NHLqQMgJ-|ek2!ujq@)*~IrHY?
zx^rh+eb%=hzw>?7jNdYRCTk-Y?|r^sd_6Fn{q)7f7p6`7W?`0iL1D$`PYLT+b<L`O
z*T+|(E9SA)HdM?+RrSHObzi-GSQ;MW?`&vRN_do&Exe^ri1W$GlLbE~Cam@F6x_0t
zGx?bGG-Y=dCN-nIa-WX4?D*}_x;Em1(x;6}I6vz!GTeV>r7u^cc{9@?`SwqFp`SCK
zd^>N>oX4-AzDHNJ`$f0uwy*V!lh0N+w%7ZgOF8e!9#^yEeF*R8?NX&%Hb$*IQa00v
zt@)t91P`|$p{Gk26E?TLuanF5n`6;9YnIfLCmhWSw?yfx`Oa$j`uaM%&ATI=!V@P<
zP{_#7&p&>0viidkt4=00qnSL$X=e^}i5^Ng?4dN(D=^4OY&AoJ)hS!cTN+cn98_D?
zxs(`oZVp;_VdC^%VRttPKi~HI`<sBOV7_&A@hcjRdRmIaPVQvR4{3X%&KbIhsoQQI
zL#~=_M)mpChZ?qa-~9hea*BNzkDt~avD3mSJAVBw{88~PZAb3EzxpagoML+{*?6n1
z0zSHb+{x%Led)2@?B$0-bVTMcGgQy!mOp=+r?~X~-hWGY)$KWUtev+*Aa&yFREO%E
zYXUWPa`k^ViRs@9_1SXY+MfIVyX;<V#|e6?*`ME%IpHOyX6kK`@XJ6r>@C-xT`@~0
z7BslcW7w=c<5am#-}d)zmA`5h)kb~e4Pl&|@hR(Qv&G$=`q%QlG_dziep_vzl`D49
zuJXXvA1{u)Z<eYKx|X!+txNTrqx$0Fb~*yw4-Y2)Tp7Ny_Kh6(zg_<YZ`h>WG5YbG
zX}9Op#zIN%4R2#UELxW}ldoaJBdx{d9_RP`Wt{2Lc5`$3<H`PZ3*~}CLtF3eE>FH=
z(RFJjhpen@#O|`SFASG1U0SFZC!}HRr(t05p?}Hw4OQuHTAx8nH9dE}>$45)me+I5
z*ipf2_9nA`tF)tG_B9<15w1YRAN=-z1or<ps^28_|8c)P+xhO*N%|2R6jp5fEhNQj
z`K;}t^(_`%nK>*r@;e?lPT$PRdu{Ux4}o{jJuM}drN#HJ*ZwcbXWo45<<`eHWzCOV
zVHa9%_3hB<>W)PRnR^dUT&e4@_o>f;$7xyI1{W;mWPJW4H|G`4{i>4Piv{1y)w1>X
z)x{=E_MS4s<Uv$T*{}1Ay_QO)RvY);y0beYN8?25N7;%;k7HN7t6?vF=5L_%mtSH=
zh5kp2)+;P~SMkL1{deWIvE#lrM^LP$pnCU%Z>4TAGZdsi>tk+N$t<yDl#}h_TB3GF
zB;v{@AC(iI6H3Eb-?WD;Y7BJMTbEcGdgv|h`QkaZ(~ost6A!rhQ|wrJt-~K{1_e)J
zIUzqzdHJ19X+|fM&B}B>T0}qCG_Uv5oU<90zjUJd?fHWrI(ul=N(D_^H22pURYvX^
zKlYSW$ne_Us#wn)SFT>O&Tq$>^o0EN4Qq3)V;sdKIoNieh+B0jK<v^DE#}xMCoT%c
zS1(^w@KN)~QAp<)w9>Zch0uJ}<&r#X%02}gww>2<?c0BK{jUDAW$vQzHwMq{v-&-{
z@3j5;RmSz*b6nIXu3BiqBlx!dOR#8PjgsJ>in|xr|Knqb-Fo`Mj{nD9q}2lt2^{MZ
z={d2`uy^^bn7c}y-H!9}wi&nZ=Jh#0nxc7-S0edL^|u4gE56*?Sg2gFJ^I2tlWZ{y
z&l35QIm=uAyRUR(zPlo@?(1|l6$kU8B@6C8FF6z#>-*+$mP)sHCP(Lk>5F{)#W~h>
z^h)|yXfiPd$y#ol&iKaGk3ZwIr~3BwHyqvt-)8CAId%CzoBw8&d&-PAbZ)vn!(Gsp
zv7uJ|#kPM3HhLvod~74rQsK6fC*oT)pIYsgzg%Kdwd}MF%)4T4U%GUONlII}Ip%50
z^GXx*?{8DiZ_U0Q#GIh+GlQY|pumNSsI_9kYCa0L%HG~$o%cL2G}Kj;Rnn?N<Ll=>
zk<`@GD^G&^k2kN<;9AnTFlglhGgo(m6)A;c8}HtH>UKEqfAh)J*UTEfPuw4Wbc&^u
zVzn37zWv2&o0fC2-qs7)yijuL{SN!zCG)mEx^O!*r25*C6rD&@PR`7|@&CW<l#1D3
zWz<%qFK!$!)z`%O=zf0fIyUqC8E&Hbg^@Nto}ALnu)X!2g-c&;;{+LltlScpo5Ds?
zlZ}>r&bPhPSet%=^UyIC$#-*<*HlSlm&q(&KR?E{ug>q-B$ll_QLafB{+659xNbdr
z?ysH5r5`nJUF_dX)-Jr2_T-+-6|0mgC%aRV)PmlMDiynRf8t3D3T$62X!<O9@3-3T
zCyX;TPM$x%Z7IwCcZUmwB(5x5@H_t9i(emS9hn*)ck{KOeC?OOfMosneK95n&)@&~
zcw&8iM*H-B|B2@VGB+)K{322<;SeNE3Ub@smD%~^a>VBSddzXBq>A<|zWmal@>9yi
z<UV=(zQgVO?56*Y%h&5<J-2wbNx<Oc`S<rGx~;$Ntj(V@|9w)K`I=?7*2z@(M<j9n
zRt_r{@7w-X>6S&o49S!;_s`6UUNQgY#%*&q>^!_Xf6Mwz*{fz2ngw64EpjQ63C;cf
zvEeuu%T$vewhbANzTVup{h#BO+xr*GO;$M1o#7*A7ZIDzYOj|cy<b4zaFv@vr1L%D
zg5PIeYzP;~%{BY<lanE`ZK>nWNh|kq1#w0etUkL>d4=K8f~u$ud&@Lq;=J~lEN}60
z<K*EMHsaiE-!6Ucxzp{F_7Bd?npklAMB!qF1)fUBA9p0?-|h=u&0YOx&c9_mQ(vnu
zta=@qapSvkN!Whj(2qh48_F+q^JiR6Q@r7jHB(F0>u|uL-tSfqdNx#qSxh{#Q$QT4
zt+I$&*dWnB;;)n*kEeKCxV6=}e|wMnUv5-?@WRT)CT^v6<H`q$`;Twme%ZWWOXg<g
zZ|2uZ!uGPxZ<i66Gr>sn)IEbHMa5FBt7_YR@MRWoeZ5=#U8vP|OKR$cY14k0wiO;?
zdEqueo5@A`p7%YSuQSfRxTAW<XNtPIvwfP+lDn@Q!&xgg8y8+uIWc+iQR`xvNzc!>
zyD0i(ZIH3ykXM~}`0ho<^;fkruJ_7t`sw|<Ybdbl(I+|nIljJ+_PKHRCMsUpxwB5z
z`?pQ)IR>V09HM!@jIB>@5BE?xaKR~Y_i^quw`A(<r>$3Kmz^eh!CbOj{@v`xu73fy
zS<d`d?C10PbK!mciA1Ko94>zjo}4g4V!osO*RNkgqCGu59g=yaOge7dyLIbU_M_N6
z!O_v(!s;hhIf`qoXFs$h^Rj~aoqicU_HXa+|Np-~|K_IF8}lDqoSA8?zQEGiacx-g
zF`lZ_Ws}wY5BXN?>ta=#+^O|Tz)!`9uQhzKtJ$jS=7*nu{4bT8UAU;ye&?c)cV|L0
zco&AI1-*LeA)R?-hP>#*X=g7Nem<7zp|hyoEpIh@{C)qry4_QB{pH*C_SV%sKj(4u
zuKTm3H_1mYq;cGz?t9eA=cljaJ1YzEoyNh840EO&HkI#lKNV1PU_)U7Q{GJr*<(zf
z?msB~wc*jNw;4C?@-21b%UvdQtdY}0I@9IX3ztXzcII}ggI^V&T;w>-LcrkS5{-#d
zoxkbN`t!6~>H^mqy}48R=1ln^bo@ra1id^H6aV&1=g03W6|Ey%&$Kix_?>UPohj~~
z^A^=rmq5$L*=)<|)3fgueNd=B$S&2E==H6XvA^>7g!tyiCvKaB#<mCEmW`h3vNWVO
z#J6w3-kV{M!|V0mA3QkC*Cl$EntsOqOC~!{oaEZ~|Eb@)`Povn6I;2(omPs7fBE%f
zvj2n6tZ_#xZ*EH6D_4BCv@xFjQR6o~aX$0b_!atcKZ^3-%<q@z+1GJ3%eB1xd+O)M
z1xNnP?K_xY@Jo4jf61boayM13L>%}mbMNo8m?MkUZz#!p-+As}hy6U;YBA9%5iQ(P
zrceL=`uipBB}<k#EbcsC`mRD<U7dYqlv6^({G3&PTe756q}p#*Zf6B~^7PK9A-A_4
z?LV;Kjq1D?LSMR6Vxs?W)b6wTRdX;&RP$F_$TBvQuvu#2Rjxu8!*16aE!fDU>Uz1n
zNx$Mp!2P{lS<}6L2Z+wm2$=P$c-7jC)uuHzmGifs`;(uw-{$e#2NszJ_B~O*=eqT3
z*~Rrs7e4q_w(#bzd0G8mzPqZvtv|o)W7F-h-eb-FL2r#h|Nndw`z-m&p`}H>dRH7d
z(ij`;vN^xTY}=a0>VNZoulo|kj*Cdk@D~3ss7!S>lIS_j*J)$ab<^g(>*a;>70WM)
zyHtC<y!>KK-Sk}^m4?@*>0VfNUintf&+<iIk8~^kl*+A`FRYiX8p8I_ZI+L0{ncrb
zwi8cmF?e#%YiqQor~32XT8u37c;0Tkop^7*eA~uk)@@H#uWNEy+_-ZQ(-Iwvl~KHx
z-`u<~ZCca!pATNXY1z9<D?xsd>-BZ97kH)FX6}2QHoNeVOGKZHB3F$IQ+c*_PWm~A
z;0wkteHVo&{cV%Ju%}3M&hvAezdWaSshpq9?z_++qUC$l%0n9B8)U3l4*&RQdn={N
zHb_jz;q>$Q&FU)sFOK)Q9(r)FsqA&9u*<{Q9?HfN6N;{eJ`mw5$+^Yyx%|H1Up9tJ
zCnlb!Pn*7R-w)kCG0yI)yxCh;(2~7NH4gqKEN^b&&)|LV_{;RE(v9~2pX@0(b+ku&
z@%NwKtsWe8Z>jxd)th@@4SPk1`GmLSx-4=#EqB?q_Js65xyLd)sbxmP$q9<ipbg|V
za`v(x6B88;bd5Ul?1lH5*xjHt+!F-+c3rv@^yJBt1<RIwe{$=|lawAA%SjolSFCuU
z_^s&E6HgO!b7j*|i3iiBPj7$pC~1z3<jn@tl_6cO-C~aGm$Scrb8oNpB0Cl*FE6f|
zrBzpQvN~Vb+zbv{;HRd(I;>WD$BW3Pv(%RK3e9s4YGq*!Pkr#>_dnG<W`|=D!gW`+
z2{0_Ua7tm~@A}0LYHh;q|CF`zi~M7C@6v+<=HJ5;E*=+N(OMg##+tUrLgw;(`L=ah
z+Plu*RGjFUaN@GV?3HTY0$-#=?8*|lH**8uweBNUK1Z$Y>?qSJiF{JW@Sw25@c&su
z506mCRbSrc+y6*Y-M7o##m10Lqr_;%<QAnmhN>F1jY^pt<l45}=x&x-w=LoE!ZIKE
zG@%<$g82C3CpW9#>v>aZB=Bvn;o?;%`}UZ8D*tiuXr)C=uH)*P|I7PR_R4gtEqQp>
zv^2zUdcX<qVCC@l^KYnkhW)n8vHvcqmaeOKYx=Z562E6%U%cq$?FG+YtT%}`|H$Dp
zTaSlocgJ1pH{WmE-@_Q|_y1kx;>&5tZhU_of2}@M&-OIkBGBt(r&-j_|BvkW_$${s
zYc9QSU8NjuFHu=p>G*yBoQWPPf2{(~WSAs<dvo*0BkoVTY#FXxy_)#@+uIo?C+j!9
zefBIZ=gyA6FEjr9sp;w5<WXqx^KlXPzmE%egucvGcyaH=H<d@t`LmMWvNc~+|M_O~
z`J}f_AunG$?dM@@7CgUacVMgh`Tniq51+b3>+#L&dQ(-tByv*<r(E5S#0r})&;R$^
z{o*)p^O?uu+<&f5r>E&M-#^`S<LmYK_ungOCHo#vm_552v?<}%R6F;$IJsS4mRcwV
z3HbCluZ<44S<3OVZK2C==EL!aPWIWZcx5HiHT&<R(yQ+uuUojkHAd-9{^e7>6$wY=
zKm1wuKG=1hej9T;yZax;sGSot$}43f!avV@A@SIFos;Y3?FGO8=nG6)DC@D+(&pdW
zt+5LXChn={Vd$N<nXy+?<L9x=7hAjzC>IFc3()YZ61lrBIOD~#^=l_Ss4Uv3&rneH
z>zl3doG0q{dKrIZul%-IHa{SDZr|S*MKUdpsy!#KYI{#i-y=I!HviXK@2EpMOEOQo
zCdS+|Gl|;wE|rDv@a1@i(&yDLO5VJGdSl*^SHG2}OHEiH*>qqX%XDp-2gkSm3wo1l
z{X*I6XzTIcLN@PR!{53ah}w8;Q5XHoQJQPbEH(LYih<}Q?&W1yzv*p|^VisNQ2a5Z
zsR`=-@VNb7IDhFiLkS)?|0k=?EVy#?@4-tOq^?ctb(tM9vEz#3{!iI+-u;>yGCRne
z;}_!>-|mXm$rC2;vN*)1uDs7c)P_Sd_4ADHRtcFg&TqA^PF(Hx!}<9%-Gc4h+VRCg
zoRiYdI$gV4e%PW=$;8z);Q3R>=&-gYtlSg69$>yOZQ8&88&`IVInH}BUtau(#h<?u
z+ZI~!y)Ro_dzfvJ{<4>so#pHWZteTYX6F>@IMc7aCpypZ)+AL>L0TFoC*<XoFw2ZL
z^7}n+5n;xLKHu3@qEBDg6*Opkn`lsBz;>rpoagD&0Dc*c(mcHqWp|~=&t^|FDORgo
zQ~UeR5ADO;>Jt^d&dOE@TzSA##lUxdA7lAF&c8DZCrI`_P!Vc)tY9p$K-x}b=Jva6
zGyOE|lI)Aw?3T}G6q8~1ll!yt>h+4R&cB{LZ|Z#V?dfaf38Gz}owTg^IB&a)FiVQu
z?Y^b<VD^D;@{i|T^Go>FY~vU7>C5td#(&?8|1*m}W?RX5^X5&LhusmEuU>6krnc!u
zQ_#vIdn!{N?(Pm;eRa`sS<51ojQ@{1w{0_fv-l3bMc?5&JB$Bvt(j|@E%tHugRfPc
zP72Z6au)WPR)2fbQMbOtN;YrzTQd=H@!)>T>Tf!$R<Blm=DZ*!JzY6F=?QCdm-xk_
zLfY3&*lgmKcD(RB`RKr^%ibw6A)Q<+ghUxTr~k0A*|%>!({cNi+!_0X=U+>_{9hn1
zY5D<AO9}2RC+1CRVhmRaJnF5tz%x{7qr>n2`_-4MEV$g3x#*E9!vd2N3(sHsp&KW(
z{zdVN_so6YZm920_4hpZ;m;3&eZOx{-}<5A<oS%r?J7w*g?~a~9#uYgTUwI1-efV;
z`g`UQYIE<b|Hx%*TJiUx;*RQf40p_ojg;0M{=8LUl24_@x5@l{f5mM41(TknRFqxP
z@_E(#I`Cq`&5zGlZVU0{n>TZZ5NBP8sJ53(>vHuPo<8Mx>D_bI{#Z3hZjFrYuGqH)
zm95$A%q6ZTz8L>7@V9TdaW6}pYxytl$WJP(7-XI2Oqw*QE}rpMn{?ibuQSZ=alHBS
z>-zqGs<UpCC*E@q`u(W)^4737YtD6Vl}>y*|8;Lc^`hA?Kr_OiRVyz}t~#r`!jOI2
zJgM^)m6rcLWWG7t<E*Nx%6hrF)8C@>m55pXy*J-y*qnd7cKbac+qTCRI<dR1yf^%9
zmGf4~!mU@TbyLcJS9i}n<zFIK`L6aj;(ggH!Q+ys;@OMxFH6iGulCx-aOljO=mPhf
zn;&Fw{rca?+-`kp-qAC6-Us&oT=j{!#8UHWE(4G6%%*t%n8xSJ*EKrMytMoC|A(g<
zzX#=>HT&N!%-}F>T}xJWIm^E9FZ8WiIhlDEF9@G_JyiK9!`~zx?|R0`MRv}SuQpF8
z_;<W=S@!dwT(R(!qjA5uSeLOIXg$^ssh(Y{K5Olv8Hc(pFMqVUYG(76^~KaDGxm80
zp1fq3cEJ9{=Pmo$<n{M`kDT?%q-(O=;hsNhPx$ZQzH&-xy28^C56>B1TPkbBENmwV
zE1Ru6z3>Wu*Nq>4+4-1H-FLdR;W<;^-svY^R9}^|UYZpqzjX7f*i~mI)Y@M0e7v$u
zsFV49W03p5x=(TJXG%{qOX*+JaDBHB6!y>(Y)8$D+cTL#n;g04gs|>Zvrc+!E?XmH
zvh?MVrr!&`ELK`~xrV1qaO=~a!1}fj#WgW9>ph;jX$YOT%41Vj6(peiZAFjrgs5-X
ztM;xgldPGSSM`6(p#{&s?TpEY+sL$McFfhNc~e@BoSZyyTMFl;{5^u2;jyfDHzZEb
zsOoy^5u!C?neXRpKR><pydxa@>-FYpN31#CcQ8=h$LZ>{sg9-!Mx1#nHfhFD`~OKT
zne<?e3zKi4;3RP!hhM$sN~Ir@B#!mBn<zF~OxwFjDE9u>xWC8lUTj=9_sQ$IHkzEv
zB#kH3{r&2(|D~GB`MKPoetaJzPCq<+<h;S97svZrKTY~S(Z*8Jb90*F?|;81{{Hd!
zMD?G-6#EYhpnj&$dhwovziVFH*>?85<x@811zKD;zwbNne0Jkh>6hPTKjSptT{-Wb
z`)Wp^umApD*uv)VNJEHoLrYA7EW?K*+BSFoE{P~Cwl?_8DA#^|!dqqU22uT@38xpm
z4vz>BbzB*e<RG$sccX*wQ-+3x&h1GL548rY3~{Nhs<HwVLo<AyJa^xGv*+@1|MsKj
zD-s?b>upfF!U9_hP!K#%-pJV4FlWXFri({G?ZPE3dkX6w9AKPrHqG((L}m92mz>u9
znLKAsPvBy=ua8O-3S`>Pobfp`+nnG2&qMx+bA9Xgf2^?i@$2=yRf?|sD?_^O+=+SO
z<Ik$znP8;OE)vM%W91ipq4Jv4hY8QOZ9kN&8h_#Q^QF$~I(q`1vFdy+tJ##m&9^U7
zGUWf<^Rma==F70W=kC8Sef8~TfAL)ByW9S=P0nIpvGA-yeD^QqS1DBsmR*+lJ-hy0
zk4TE@>IsQmdkZpryO~#)U1a8wkDS5msj{Av@sqEscHh-Y>xEe*vuZv}PTWzHWAr3w
z(|u1X%Xje;dbi8z9&T9j`G528XX%O0IzDs@_URfe(5X}sx%A-t{>yWJyD(pTDx_Lh
zd368BGe@RscrCeqJw?d!+4K9NTjXmeb}h>fy!b`;YTPUn#`S0Kbq8i{?r8kOwUX<)
zm~B(|vV2idtIGE;Hg8~$5Hu0`@St$p>jewuGPkq0?e`H)*y*saP{nJqnn3Q7!oR60
zuY5#AMFZzoN|u~DeLDHA(~-y>1&UX)3LCff+y9ez%VL-+WOM$vYQ>}e0<S%v_rKq=
z;PzaJZ1Y2hHeR#Qxi7G@g`EvD$kO)z&o5hXo0^Jmx027kI$UWH=h{E>h4+uoe4lS+
zum5R#&-{K(bMSJ%PC4VkM=nnSk{Es|Cm-+Y-O63dw>7Fa@o-yW%BmA>d*pLg{ucQ?
z`=t{@m8;M{gIeQx62JYQym-m^->Q|f_;Wu0$?5x!{dWH^9#$@XweIqR<saTG2|aOT
zQt}a_t*t-KE;(O#`N8rP$q_NKKOWr3Us={{B<bH<EidHPweaNRkLN4h4ekHyUEJ!y
zCo@gNzN_+Qc~HOQg-xAV$`jX}TzX4MGr`EHl+D7g=}OBB(L+Y7+!oXvuzsMxcp$Oh
z)c=IIi-u1m^4N}dvbGdRO!=b{I$_c6N*S@~KlU!%pB&VGc*&gehFXvHClsV?teN-y
zk;CJD$8P6+4ynhb4Xpcxa*I|9PA=Nt5@_mF(!=6vr}lhZo15RiI_te_EiV3QdLa?{
z>$QQ(*XaxlD_xomXZ}C1rg8U#Sq8#MPHIAaeStIUo4uwvZZR)e&(?pUQ*e34GRMg#
zj4x8-9~Y@tUhq#mvsd(_s=ed8DW(B0UK}meJ366Q`RcPbc5-~*AF);c)|<Gap6}-4
z>5j|1zGv%fT`7}!IDW~k+voSOt&iTbAz{zLG^awO(v;zXc<@=!`ay+|&czQlg}J8W
zRR1o2vFa~N+nd*{W_^<tYkzpJxM#HgdSR6RKgOHFc1pKWR+T*Q`zdvG_VdH9v$$_Q
z_ej?I!)U>2`Qu3L>aKOhJo^J@A5;3>_4I+tlN9rL-xs}oBERBq>Z+0qwkZq|(p&h~
zO%pSz`M`K-noeWL>bHBD8PlDaqxStV%8*~=`uo<_6MNp8J(#p=jpyd{$9Hb$3%j~1
zHGch3xWz-oW8W*S0u$EuxD9jddY?_z{`+lb@$0Y^n>MX@q_X#6Ubge?TMzc9FT7Cu
zfC1F>Or5y8<>zO~ZR?}i(-;45<oWa@#o_91iLm(R7cw85ORso!J>!!{0!yNO$#=m8
zeUrL3eb(i3K2a6L^z2{5aj8S|9(C~^@b2fjEgx~}q5k{{e{GAzDqiW^#Qm7~-*abg
z?t#VnA1nUWTf8`F<ruhp<J&zICj-3<=PZ(W@Y=r6fTetApY5v8jTuXqE?u#9ZSO{7
zr*Cg>x1XG>uH2|3W14h?19X~2`nfrd-rn4I^2|-7csFg{JaO(^-Kej-7cFAiBY*wP
z%HZWnrlwOfynU9aZ<#uMx-hF_RCM&l#O8{l3lcU&=-k+t%)ZQLrqh=5b1a3A_sKS&
zc3mf6QvEF_Y4`c(hp(-T?lhbCd}HBbx0v#~r7pj>WL_?KaY4~yuAlwCrg<V_V*mc{
z;A&;c+A4MO<jDZ7zrrdJd#g-CV^qaN#Kh)_-#*E(Y59@`X~`)<9LA@8FQiVK9J2bF
z39IR{>o1+pE)x^c5nu~AX&Ut8yzlXoqR*S8qIvr7cJHmXZI<0{%jVu*k-GZcjlYjL
zx5&IX^2hwRlevRUXL!#w<+L@sD%GR-E;5JdvtLoGn$)^_w$2g}-7Pb-QvB`W8w;*=
zsO;Ho_wCWb{F-9E&+h8ZYel;Lilk(0$f)6(mfzpMBuSp%=JP?xJzpavrxblM-fQUC
zwme_!K)=|tq~jm;u57nVD6N>76rf-q+k3IK%0pi;^`XTBadTdm<aS~ARfm;b3{~8_
z&-~|D(sO<X*X-B-WWPj!HmE5FEe~cs%b4Kw%yh<tO5UiPtrizH3FdyQD%p8!!GskP
z)@mO+u_e;rr)16b`9B`tWB<54QuM-!)<shpCd`}A|9trx$Jp<lZ?fas#iC`O1hE=z
zZIzh5k0GjchsA-3*K#9DpRM2ftI+qMv&1~7IySGM)S%zK=XVOWb{<lA=9kX>Z_9V~
zrf*+O<r5}&YE&88ea^BmeOJ3D>LY_r%Yl<Je-r*Z>hkaCWVO53?Ynh;K&^<fts?)?
zWrhz9B!c?tFO)ycT4jHy^7&j1JvH|GX=#`24=?qe{-{g4<=}KvQ_~-><4^wIoxN^n
z+YR=H6#}Qfyu93bGS+N1FQ~V@Rle7<_!-Nc<?9z-erZtuuSO@{Z@ovx_S>K%K^|^A
zF88{0k7@R`FIr5IK|xJ|%10(M|6&rG&A$K7g$D7wtxl&}zv)PMpLyr<=Z*aI@0+zD
zRfU^P;jU|4*RQ8PJSaK!!HySin%$c=&%Ieu8To&u%>IgxNj6_DI4`P}JUw0Cy|~!8
zbpMN_xca|e<N9CnAL?&3sQXhP!NXQk%KE)-(v&GJ>GNx+Wi1!Y3Rr#h%GXZwdlk&p
z-`|OD(Vpt{=OO=>84Dbn*#dLx|2&rOtnNQOP51D#v$I$J_3)W%CCb&x^s=jl$7t%~
zir?=Ve#JMi_lxh_&Ak5XJ#N{h84|}m4b<P4ojJK%_Uklbi)-7MWzVIRSVk`lm6*6*
z|8U0@NkvZ2@2<CGc`N=NcwCWl#(u@|p3^&oo=S2TEGd;fSMtuieX(Tcst^$g_XLkm
zE{isNKKkeFf&P_D3NjWphTq~n!v25%y*6Cs;YP#%2i7{*b$-42{&B%;Gm|Lo#Lp#%
z7x)}ZxNLFe<ZfQoW&e}k?>oGB)hGMD{qMK<c)nNU)O2_;m!U~Xp{Zj{)9MI^YfQVe
zI`*zh4KI(qK7a2TR&K4b)~yN(D>#_Ef*q_lHJ41B=QC;Le)|9s<H<g1#xtk9e_dJ8
zu=Dx6&$1^}jK9zOZ28W)SxegMM$Csw<MaPg3YUdU@3)@IrzQQT-2U5__-6~txGkqM
zFZKVKJ1737>BpY8`(%1wJ=w{rmaDaR(!G?9znq^|+dZ05X}fh=j?TBBl2;ywzB+qy
z&i7q%ur{Hn?C9%%di!H9tUT=5KZ9RpzOl@bKBb83%^8<1d~RJyJAc3WO`_LX>Djr@
z3!-iYRtP^13VWcXab$__)1EKAG8(nB-gJep%(_whXhz`exmP~ypCDMO9JTd#!PmL2
z<%y*x_ntfr7i@dj<5RQs;t#<#!8!AG&5Fu4tDO2iFm8Kq)N8?<KB+IWB9wR+dv@=b
zlQ8#pb<n?mRWHSUsbAUU@#SIjO8xTvD+9vCCRNB4GS^kVPwblOaQ>vVru`qKrR?(#
z1wFQ#pkedWXi@e3ci$>P{~fnmyVX|X#>S2>#%7OReO+N%rvCMd>66@D9luV^&HK&a
zIm0dK+3FQn);%x2v3BYd6Tx3s?KEd3-PUXI=1^=AaN<yO`K`*R=G5VLUcz|ZDx2?<
zr$(=?xNh5`cFrNt)X#&zZ@yE(p_^Asika7Fy=Q)P$}G7<=IN&$ib*Ulh0Oyt)GC^~
zuAcSAJMeX&$p3e2@BAuW#U%aud-m<eRe%0(O*B0uoE6J5(N<jG?(?$k;s+VEHpORu
za@wU?#`Nlez!pKlh|{O{u3NrvLBnG2X#%y^A|)=_`p7X9SgpLbv3b+_eTN>VH5OH0
z3W)IddTwqDk5tK}$Gd)1IJNOCtg60!S7r6jpXoVUx4QVxY}&?ZEpDA_rnUe7ysodW
z3$1MK|2^=sAmGQn>LWh0+g7gsJvS$2<@vKqUmWHyymEc}3!C`DE7ya6yxZ;4Bklg;
z!$V!J+CmePfL~9iUwKpV->S%U{v4izbIlJNdDyT${E+GYqM+om`|lQJ$NCri%vk%{
zv(Iy5g-jfiLFJZ1t9*NZpR(e*{q4{O`!mO1P3L>=-@<=w$Gi6z%^lVk7yZA=^(t+j
z&%XP-)9<`}5+FAv-1_GiPFCN9x}NzH;%jX7q}&(0eq1;?@v1S`M%l{EpC3H7X5f`D
zXwcvPM`-t5xd%;tX&WOVwq}VMr=2Od?Y92<<^A>l#lA)d1|B@td)B{((ZkbIQCD}Z
z>)*p4Pfl8==JV{ylPx>+{c~?@Xnc6MeK$`HCnsm(n;RST4hR4G_SSpS?0{9VyUPOa
z9jTsWTm3B{B*Y~qCT4N6+T_lS$;UU9y}c!7)BRXUS$THMfm>77@BcUJZSD`bL&D7L
zd^R7SGZqK`5lguA+UEM?62?to)%%&FzP(bK&Zx#9X)IJLmhfnU)rtS>ru;qq`R3Lq
z9A8uSRol<rx~gOP@7jYaqN|MG{F?Vd+2;PsEej8wTIT+3)6-7o8?SC(|9;Zpg1KZu
zQubjlsn_+H<sx4{e)kS`clrD*-2Jwe@Wr*8vb6JSV^4$z$LzOzK7Z<wS8tbwT;JNi
ze(jn?R&o(l9qjtATUT}Nyt>ehH@MBU@=pGQu%lm}t9-tm{@vvM4d!5Xm-#<F&(xg0
zRqMc!oYl|feZ5?n^r*_I)YpEwM6%K3pl21fVd=$No(c5-DX{!L_mS0{$Kjrek}6vh
z(yc7^6+dsDt#{~Q&cCe}t&><DPl{n*WvZ&1qmY@%ENvSXGW+ahy<6+gR89SCoTqZ`
zXy4+;lhX~2>a<>evP+2nDYi<=tMkHfLxn1x<!a{~9;-e1G1>WiaM=61i`E+lKbsf9
z0@~&f#yW#X(&$L;3XkAlUthcLuj{p6{r=Y0({Gs;+SUFt$h@>ftbgjXY0o~@?lkY7
zU-j+HOQW0(#<R@x<0dnz71XGIl+N41xOLY{{)gx7e&=j{99w!dRCm>S+uOUAPfFkK
z^W>MO<%%iaJ{Ip%ef381&Mz;4r=eFH^<2TFz@Kx~@nRE&t~VF6naJ|ph?{!lc=6+6
zQwtec^M<GWO3KPJEsNFi_y65?+f1yxRXo0CV)eV7%TMm>ld(Lse16@n6zS%J2bNBc
zdlkA?c52w_)KgP5_k6!s9XD5AMC8bciSL>j?*y*Cns>hVd*sfQ#j_^Qd}(EJXm&5}
zGT+%{kIqjHeqJS;z!Z>k?%_UO<BEzqr_!7~cCmh65M98({`jk$uoT^8`ByZSE!(;O
z-ogb23co_wT;|_8v@bp_^jmgbzrWYa!z)@c_4<!WOqy}^dD)&$r>c+3Z*Q=SD*J!-
z>eqk<EpN%P<@N8lTVE(i&Mn|$FkE)oFe}&~`mWEN4-+qX<|kiK+ifeiq)*K@>0f69
zpa0bezQP4xPF|aKUGaq}C(rwD@$1i>U0XB#?$Pg+clNDF6Sbdi<FQ}jdT~jpm%!e|
z`3uXx=-!Y`dzIVz!sKE`=sM<`_4=#-h;BL+UsfHn*vQcAXYv)T#kbAWa<%p@&d>hW
z`NuKwEEiXH*p?qQ{;pDP0%9dKb-o#od^imX9p&v>mQ3`1!2f-($kb^k=3N)O`Pu5#
z>Ft5RTewzRvS-IKYV}TBFoDNu*I&-s9|7BIqqFz|qVIhAY5X=e_U88~>3f}AZcWwe
zXK($c`nTt7h)iX3mva7vfUWGimx}b-F*+Y9ICNQ0-Q=T94C{hFt16z)y&>KA^QGjE
zcFkudCclmquLM^LEdov@wn7O?Eib+}2`vlU@t5s@y)dVaDZ8fqAEt@6((ePf1nhqV
z@`<iJ_A(>OJx$$x`x*7WJ!duY@@BnqGV+l8&iZUpX~<Lk#oH=)ukEsVGp)$MQT$Hx
zgB>SbzD9L;3E%mp{*2LesjK*$M#CzehnmF(W`)6*qNe-jUVLS?^0f4<1rbV@qRSTZ
z9tbM#xRqqCedDfyTW{vG*9Z4@tvPC88*$`QwN@@iTgO8Nja3R)90OnYyp%{jCMZ+Q
zre$u;_WxAWY~PFh+f8n&S^Udk;K|Hf%Vog0Av84b$Gz$oyUW#cu4wRRYHCPb&ySpA
zCjHF0eZ`$UGusw7-cQ}5dTReqw&3^oRx~yFRoN8XvB>)V?r326^|Y;5<Sm{4oz@pN
z%8^iHW?Rr*zQ1|f-gSJR|NRZgxzn+B(MP`1^9pX|i0H@nJv=VYDQ_)S8+7U8+mm-U
zh=>PoEL7fF{axtA)ER!Or*1OMUh(gv`yu!KV^?;YcWo<dxVrvLnz8BbvcR8zzu(A?
z+V^^wqAo9w;R0_a@3?HQd~+GT8?_SqZZYZCJxTfgaM|tivl*A~+<E-x$Ls6l?TbrJ
zXU)3f^1J_<mE^VMAFn^(FRr!b$2rfnv!}mm?tXas{oFr)rCK{@ns6E2tQ7e7d*Nhp
zJC@)2k`CJDhj{y~D!+YOR<81CxiahV!`^&5e-?FfHBUXSvE<(-$(?r@L(kS^wzE2O
zf2#YVuOa$nF9Qc3U)qHQj&Jq8Fg{p5zfMV4_iXy^irYD6_v-)Gt_gd8uX#(lSa)mb
z>uZLkuR^9DKi(sGcw6pmzo;iGgH~ER?lF$pR&F(SP5l0SCk^NNso$^p%qt#OvGDZc
z<#UR-K(hy{PW^r7vM*`#P0*&38@ozZ-#?z!dE$h}uYY=L*8Eq!8(DupZ&lGOk2Rly
zLf6go{eSQEr-*am_ue;btB<r>R&jm)c_}UbI$g`Re%np|Ok8@)EjE++*(A1ApI>SG
zTzP3dqvEtI>HGJ#&-VR)&-?t#yDtoN8<%Xn$f7P4@Y?SmTWoZQ|G%~%zPhR@d*44#
zTw7|-csVBI{m0_Gm4|fK{`PsupZa_CUAy~#-ZPnJdMph!e6#C*nYMSod4bpbf_=9i
z->oi<uX_EODXp(l)o97b-%mdz=uV$M^F;9f&+!LBz1RNT*wcQ`^2puImjX?vCS79M
zsrvQK_iKvtzlf$?GSL0Jondm|-DMM{%o^UDijDg|GkR}-^uBo~_WMOUPFXlx|CCK)
z`OET%x9`e7ynSKzr2fp~==EtAKm1?xDR4qTWv$@$`eL=?uWE!RJk?H%Htqjcp!(nH
zZSnL*6}McC^rf)}BQwJ*uEghkjf=ZkxjlR<%gWwAE1$>v|JfVAzm7-VZqMDl{8{Vu
zcE8!=F#SRrsNa5mo~>oYg};wZFthW0IA{IdWM@O(?{9C<>K)?d;!1jVXJ_2?TXMBK
zwn?<Ui?P;}-+Jla;YIbK$=uJcg@1i>cG?FaP&2dR+Y9@A(Fc2$h(G7C=vY)TM`1$K
zEtYk)yXJMh>ic}}MsRq1ZRuo2H3om1k1X8cdMYMY{_dI7E?31dd+p1kf5c-;1O){J
z<F4ME7+dvnY0Zy^?QippTfb>2D>q+UT)(@}-m+BByUgCfwfXzQAJ+Y~r|-UA{_((!
zenT^3^Hoc?iLCpQS^xIz<mmNB7jP!lY%(uYTvt2wvzdR+-|We`*PiY@zhlW~$-B9`
z&L4}Ny?ILL&Gp-V?AfqDVtW7V+<&|OTQ9!eB;07trB&q?cii7qm%llqGxlhGvd{N^
zjv#mQ`!}4;+<9kzPD?IlOKV=$_bA}z=N$b#jOz39W!N_C{!!Od`m%&S+e*S`tx?jY
z%5A@c1J7!06OFl^B0YQYw7EyW8!Woby<*A&wcFcTZdSGEy08BhS-<W}PfWq1^A9yQ
zYu>Asw}}4s{@zMWtx0ZsZ@$@6Tzkaei{Rm?JGBS<r1#F#zk5$KFTTSrr{VTlZ_%yu
zI=)o8EII%Csi3+q>$E>{mDjYV$bQn3(VTE-*Ll7YPA71c&!KpWlhZ)Zsiev(SnAk|
zjWha9_i}7B^{T6z@ZrkN6()+keXOlt6gM4@*R=f*GP(9j_`4+uznymVR%|?3c5FtW
zMDnq@KXzYEbPUY=_+`;D^GW`d+b^=FOg+}}C`~*xoNHTb_htXx{6CtmP4U|PP<Q{0
z=$XI$x|w|r?TYt__}(3DBj(`x?e&F248pZP0xqfleQ>p+EL+u5`rOgH(*3JfdnGHG
ze2ii6`THwyYwqmu<iCNnetcgoEj6Tge?3VtNlaYft0pp)tJ;@$+bXSB#l?jYv*v4r
ze7c!FrRLjA|5v}J9!^qx{jhzn-Tk=e(-V)&e@}E>`?$nn#jQ=Pt8}9;w6qFdSu342
znRDyOmdi;8!-AXF?wRxJPtE++jw`9@!PDpVdaZZAzt?)!g@7w;%o<$Zc3HhKHNEou
zS(WIYhh1xT?F#*$zCYcztY?zH{nHy=qAaQ^3wrz9WMz8179UL9m|#9TQ$y!SR7}t1
zhj)4XV@phS-MI0%zH^TR*Z;?pZ{5E2=;?+xuOG)7o0bMdeT+_UFK+wZdOW}A@8{g-
zjusEn_P%~{QTO*uiv{c|F3yeJTaU}v^YX{t{_*k4k;hxl)}Q$MI`OjKjGDQVcX+&*
zTvgL^$;)C+|Luke&+oP0)7<c3k(e#(e2Y2!!s`o*mUQ-BaP}$q80+VCYT=SQoByAl
zb6#Z9?aRlwCQhI8<@(0t<DV}3+iyMH**w4I6Q|bHF2`oJt*hj_j~?3ne&6Yfd}80O
z3Po?rNxZTm(8bNo%xc-ij2R}GLh^M#9(EpY<CS&`37K+w-?w*ny*)iYFBGr-_GaOR
z4HGKF55`ONwsi`tZ_2s3NzA5u+UZlLl8$zX%3ZyE&CmL+NyvV0{h-Xyo;^#=<MqDO
zCS3UTyhfPsgL|m^nVRC~e*L$sa{T&lvvpm~Nk6}P=bK9N??;l`UMTo%biDEE?UnF|
zmHMA+gz8G`Vt3b{+c)L=Tf<NLa_e_X^Uj>^m+^gaxz+AJXYz9HL<_!nWB*F(jZWOu
z^J||k-(^#GF!N*0o{cl^O!{Wr_;s^<Utmb$!^WGookfCsE(t~RhZTN*&AuW-iDQMT
zp6vVv#TVNb@UXUa|Gsl@zuERYp@^`je(R!*C*3xRPmZ{=<k~dO1D~4Df4DE7|M9lo
zl($E_)*PL3RlMl<300QYQQH}wJNz`0`|+-(>&(BqzL%q|yRLsaaEyD$_bJ~mtlBew
z#+>NA)1&v<F>gM*yP&bSI?lTy;EiYh+1cj)Og=UfCQUjtMKhQw)@^p6NUQd`9ZkF6
z?OJ`ZjNj%1!{)TJPLI`We(wAI?(oes{8u73rwIx_u5$Et|90?JQc-vE&hjwcgR>5>
zFE&-*Zq+&aU$lGS%$Dike7_~VU(eR-+L4fTmWvtYuKF7zT;!X0`(nwviiIs~-oJOZ
zKjB_Jzs`!8jVIx{-gm~GOP4OS`TOPao!afM4K69W_kH;F`YbzhOz~OMxa&73s;a3O
zmA<-?cG!?Lru1s4#{Szs)I4&ZoR>8J`01Q=)YbQWkJj(VJL~aI>Z{n^x|@Gino7MX
zwb}c&DlBdPtylYQ8SlP)%-%fStL`kL-n-)T)lPF{{j9ye+Z>s6m;XUd8uKo;YT57g
z<#yNkt7jEoik8pVVDvjw?)Ifmyk|vRT{~uH?<)=aA5+b7t*tojJgd6xHRVrI-(;&>
z*mnPa=Pzr#KK<*$g(+p#tvenVN8g=)HSXlGJKP$pZ@+1NWwqSuc3_#v9gn!HzvI3=
zc=CJC&MQ%yUP>2>ubpc?C-$RObbnm);hQxFj!f)Q4Y~IJ$ciQA9K5gYuPS_4QE_tD
z8_g?`f48p;->{DT?%}%Gt5=&Y6PRVuylM~sY>U<1g;pnS+qA!1uIHZZ@hS8A@o#oM
zz6YP%z1?hEc;oenn+0;2!uwps?`-}lY*Vv0OuWYHVA=KAtG1;})ygDlPB*z90FEjS
zMVILp=6yRT=ESkT^TR>jwaacuby;qEAGrN^@~^wyQO~OypS+)%zSrmDy6PyCZyyB&
z&+BDXNh>V6#IpFB>zpsERUfJz|Ms{2)#CXTrrS7VqH6`+_gPN<b!wToYTNRdGNszs
z`BPf1olQ!}x6CzrwQ19edmEd(c%?P|e~VtVE&q7UiwW)zRTn+YnL72#yPM8er|C|q
z|I8~YZ636_Sp92dr5(5aPh0m|+h>1&_xFE)yM4;~X!oo9_5r)o`_CWp{&O^Qd+_|}
z<$qom|E)T;@87Jh_xl!C9p}?&ZH;T6&cMPi^W%2>qJK^H&8z;b-1Mx%;Ml_&4ZY7c
zdr~~uYQ8OLI{Dz&kK^$>>tdERc`8STEnakB<~nny2hR_0Fu(nEW2JGzME37@x=uZq
zo%`XOR>a<$wG}7VPpf^K^O^N{>(YW>dzKycX4up($KS81^YzdFO|^lJPv%UP>+I^X
z$~0g9?a0G|4<C=qf4-SMKQR9NU6*@v=E%fVy;S9sw|n#W)h+S%!v}9|&Au!5{{DXZ
zlP6CyyeP3c)-V5l)7;B1pWM#h|Fz=I`u+cIz1`^8%(j!qJX3e|)l={8?yh{h^?Jmn
z6wlo}`Y*4om2PI|&-?P@LUxsawS^6XC};VrKGT9X&$YDpu5Z)W<FbYSmxt`~d-vC0
ze9Ro|Y>~a=ec7q(-lwzguusXj%Ei5`JpXamtnE)7M8$3Y2+Ob0Ka`dKbM_{!&ArF%
z><%?O|NcW~kBVm0dDrFU|7IF3{C$+CPxk(+f8MYAijMEn{FD7Tr|(*YJlEEx1*+WF
z`yS4G%e~QZ*Rk(Y&a%!ge0qv;&DqGV%iVW>Wv!jMXVd3Av30gf@3u|<lXdx`|BkY+
z9CdnkZ#*iV>&JeY&+hEj__Uy~`)Atu%$2?r#@yLnC~>qyP<e*QN%M!+b8q^Z-))I{
z``2l5--}b)>s^*-|C0LF$jp96Z_Dj1nUmeQ&scp{+H-dIshuz4{mh;&dAy{y?r+2#
zw|oEgsZY0!aV(6ij%UyYcRLyEVxrGH^=I9@U#In3)&I@6qz)?2Us~|^a_d~PJx{_v
zKRcVf?QC+t?Xiu?>%`CBuYSKbV%E&<hB-G3-1>4J^4{@Fd3dO`rN!i)fcKxYD=Pv)
zM?GGA{5)Mp$#RMR>fh&A-#g!Ay8OeHZLclDroRuBH*0VGFI&}jI{eGKFAr6#dDIhN
zYXSBbS;_9%_Bu|iwp6P6^d9cTH-dL{N?)6I>h<pT`5?EHE$>y|{%`8;eYUgLq&-`+
zGdO7aaeK446N~L*Iv2M}w=&Myl9=Zlos}CJclFAg{X9R|6?aWGe|=#^(@Xi^{QG;p
zSC?L^xh6aF(6Kw*EAwu=F11&ER=UQ{WXhsj`n3_U&jXV!PxQBL-|)!6P5Y2{U-6@a
z@Q?Q+<`?T-o%T2GYvQ(N8#KQw)t%UXY4L|i@u64VCwyI)_(o&T#H#3p;mOUD=bYLe
zQJT?l{cCkrz@5b!r%p0nGpv2b<T~xbpSaqiWqfO;oKoLa+r7Hz`SRa!jax6RSk@bF
zyeeK;aW*51EBx1z{hOT6Pu`u#=2v}u_dVIEg~D1}H~wscH63@cT#xSJRCG}nzV=ti
ztL~rmv{}q`(u+&}C%b&x!PaZH@S@>Xy-7FzeGlAFo4EP!ls7-sxBW^IYO`xybnW*N
zv-Y*q7Dqo%UVHYNXZ^e)tG6QW_jD)!{&#uV<F0F~HKWd6lwWt?)|uXF*QKhfzOPlc
z6*J2cId1oU&&rp%j>2MXin?dh|60C!z4Gqszr1M|zlE?dD>}FT`_`~ezvVxt)-?8Y
zE6hqRrc`{CYn`C>F1_~4)Ym6<ovWR<h-W`m?+=UkH1oBceH3?j?89Gsj^~A3$eQyf
z-ShPElGH;S5&vd1T{`yJbn_?0^*eHp^K^84cD%p);^D`~dXwMZ+dF02G`0mRp5@-$
z)Ec|H43zGEeR=7el%%9J_4i4Uw9PZutkEfZbK~H_X7;^Oo40Hc*?Z6Yy=(p3^Rlb2
zdO0?}Ze1fPI`93Lz183Ietm!MU$NtLK2tLruadd>^m}`&gF{1ILqi{*Ol4(d&C4!K
zy}z&a&CSirPa1M_`_J2Q`ND+<A0@=PSvTMGiH((g`t<3O=g%k4p51-+*=*L2{}x=#
zm|<7@%X9aWzg|lNEnc@i+*5fg++vNa5vwPQLq@ssM9F`1@6^6|u9eky?Pn=Z{fsY9
z1b8kw>h<gX2`)E#zk11<Tc0`G>!(z&Y5cG!YWndUIkxH>Z~W%{isuXW^DL>fF^h4J
zn$x&O>HNRH+F5Jflm-V!_P*a|9(Mg^#h1l7alb!l)Jw@8ZgHIW#m8V*ZU3{9Lye2K
zuDKC(YWe-?0kO|_M}=_RsZ5lz@_ju2FBjK!{>oXeulFoDcyHJGM0LMw&vc%yzEdtS
zw}9{QWc?JEKO#=EIiKjRI-6E}Fnx{Pr?hUhjp8#mTL$dA`g9}P?wzh%w_ka9YJN;x
z#+3-$`uiWNQ@^r;ioAQbJ_`h2UiW0nk(ozk2Ho9OZt?bw{{2(omhU&bI`R5S#Hqbf
z+gH{*=TE5;(3upwb+&7^e`>^?nLh6ec@IBQOZ=gF<=WJwV!qd(?meIE{69C;g6}}n
z!t(-aO8?G#{cLuA+UaS!x>fHvCQP3W+Up+`di{NBdirkLu!x8kmp5ib3H+$~b~D|$
z>`lb{-n)TEjvX^9e-{&1^>V4&?Yl*%b?1~`i&Rnj_igj3q>Tpo_iW~zUDDkrY1|g<
zXL(fp>$dQ#Y0}&6<6YLj3yi6cGhlx7`GQ6x|4O6V&Jpzred+dEOBdbRouC5hP;&@c
zRJxX)`Ry;8%&uN|RHXIGhnf(t2hC1eIu~p9DbESF(>#=wUH|amzk;Vz!#`bc<`0Z{
z^Up0YGE%ZzO!v`Q^ZPb0KW@#w{^^)>zKQj*-0gR-y|S|2bmD}Em|n~YXMWo&i$1Rj
zTkXGIl|k=)@4=6~Of|M)k&!dq-}bmEm)|LDKb<T!wa@kN{O8y5)hb1uK3114@Ac=i
zJ>Ruvy5!}zHh%v9jGdFz%_{$1ez&D?L5=kNr~1!N&oS3Dd|qV}SN1gT%(Y|x?|rS?
z_w8na`R=`G5h>?Bt~zhKbaupsXCiG!{8EZurS|m9_lgMUx&2L)_voL1AFQi4P2aHi
z#$Ps(vp*Mp;NB*(HYwtb$~m8zXFvQn*}{HwSML1;^Ubesu!W`VKi2lAf8&;<huh<F
zOMbtv*if_k`rlob?W=SySMT6E>DxcY-S4TijB)+*&xQXr*1ux@wAxO|E=5Z-akD4K
z%r>{D|9<H=+>P`vJUji3er?mEsQ3T(Tl1^)ehbps7NqknC~Iw`$n`pB&$s4RB5Lf*
zcP{u9%$2=QK{bajQ!rd0RigKiTFvw8zxrnGS6==}cawJ9@pm8I-J5hc^Qptj$ue5M
z^-m^lej!(8xN#ZhiYd#Om#*#8`n1|Ess5#K$hH4ZuHMj{C{d-?x$wDJRgAphl#VN>
zHP1)A`7UK8w0mjK9$)dmx*x8O*z8&qFP+UxIJ@Dh?9&(5vRCM3*eUGUydnD3iO71s
zKuL4KyU)w6)N?HP)Uve7zSaJoPwBz*x)m4xmmIY1e6>^ILMpV8*^=Qdl3u*|eT%@N
z$t%v(PT%7zzT5WR|MO<kSKj(M)!K5)s*mp;u5(!u@4Nls`Q0|pN^V(f$>QJ*wXeQ1
z-7ZIg^YHxR5~jx%e|vXDtlsrtpLE8GJ6BV7?`Zt5wCnuawNkIYXK~prFL*9{w(s^d
zk*)LUjBBfvcNl$_{bUw<>BYy6FF#A9|HaSmWBu^Coo!BEn_K_ttq;Fgp5HwCzwb)z
z`(7u{^9R*l**u|TMUU$d{<=3yj?dv^|Jf~`oV&dHfHhOH8(X1q`mZ(i*^!c!`ukpN
z{@3!~wMX9n$BT>V_8IpWtBn^<6)ygxxL#t?`Mkf!yBKXB%)hSbBY(YQw{zu%&o<W|
z->v-l(JpG$3Lc?l7KLA5W>m!A_~drEcHd^Mb=5aKXHK8}R)Z_1UeRWkhvV|E>-w+V
z_#xc0^N_tfZ?RplN8e}f>$;0G7Q8nz;3=rwv0_EX(QfhNtyTLk>|Xn##7am=h=Y&s
zScb`>t67G#&(1iTrlqAdYfg$*%l^5w-)^R)rJ3DK`@Hz~k6&j0{XK-{IzRK3^r^YB
z`TUc6QH58<>Z(*vuTTDQYr*NuGj>(DOwQdVw<hUe{r5)&C!WT~a~NlObealCE>g7$
z>5f~yXw^AC$4F-O{#lyqKc27d&|a=$c;1)c%z8WfKSurebKig7C@Qjx^}EWk87?h$
z^FAz)xY9K(DqHpFGnt}Qb<39MoqztgjIHpPNRZQS!DJt`2<g7FnM-d4`6cFxwQJXX
zvC>((H&9#Z(qZ<=5_cvC#ELjdDTned4T<!!jM%u>wcBb|QQrC2JL+Cs_T6@KLn3px
zm~NI?!J^fko}LeT&F>w^cr(lTo~&h2OHWTvS~;`*_dCTue?0E@Z~1Vy^7&kwKOYXC
z{kA{ttkiUCm+kD^@7LM)+k86Hx!-@DP1mog^Ue8pI1RIA7~0L6D9Lwek(R+q?EsPg
z``^iAXsqr}sZZp%|8CRfqRWPF<k(hmD&G11s9WDaf``Fph5=*y;_SBGC>^n)qCL@P
zG_B^{&fh=x-d^eUnDVgo`~O+}{JB3jLQqif;HK2m4UZM8H>aKbv}66v&FRMZ_iPx%
z^yAJ<Qr)k*TYt~H^*yI@ep$8dkJ<i0O-oCQ(O{-e&A-!b(y6JbXJ!~GE0}gp>+a@x
zbY56la!%IL>IzA=($d*I*~PCk4Ba<AU(q?${>tXe<>iWt>qA0Q(~kGuU)MPMtf+e3
zvu*C6Q;)XazxStRVZYt47e`*N+OlQJ!^7>xPfko!JOA?jetY}BUxFte{1bchZu$MQ
zr>1H%$GYwQ{Gge?=vrjD>CLp0@7OCIKWDG8+t%ddRA4pn7t5ihB#!^8Qx@L}@|$Qm
zd(JA`D>tM5NAB7j7~sM4(lw}nP4HJmNEcW8WxvW=!AjHLC)e9G2;Z+y3lHcpUpi4_
zl4C`Hj@4GV-Iv|AF6~)#OF1R<-H~@W`)51s5MI>%V5etvXTFli?VPizUl%4uyvel|
z_YX92dC@MsOuoZ&c9Wm%$<7A8YE98nYmL>v<#u2Gy+Pt(v{k8!WT5#)^JjX~k88gw
z-|*~%hK%3+`<H`O_qa&92?|{iUu-5h*NUlqb0b@{ChxbTQ?Ke4EUIHaXEy75+6A@3
zwEkR{m5XELwwud5ez2<X#;fjIOXgkcdQ&O8@$dh4pCS%!d%faJ?eXWyQj7gnZBqFZ
zJD)GiRNBGCu)KL!*V`%bzw|}j@0C~{zbU#^uPZM2`)->wyKQ}Qc>n$O5ua6Jceic#
zyx{0hpY1hlKeUAZUA1MQ%hwo>j8F3~w)19fT6;P3c+4MBQOo?mnV-%4+#ei1ym!$G
z56idQO^?-BcY(*bK}G7@4z&xc9EvW{oZj<XU9V|h5n21~wuES8cju`HmjI8)p8j2n
z6ze`LmihTDr~lWg^>;k4-MY;2(roUEIP-)q%e$!uy1f0^w;s*by!lyRtLptNPc$pe
z=B-__ut?psH9lbGZ@p<@?^bEuYC9a~UVD@;tNVJ;-2HQQebSYizxtxO!0q?{-1@b(
zL<7_3c|Nq>w_j7qC450|kII>=hw>i_bo|s7vA_Hyg8iB~ub({I^Z5%4+|=^QxBlPT
zzrUzH=hKU6?b8{KxE^{Cx8d+n+l#r?ioZ3Mloi+ibDf-c$)mMBuJF^P;{msue7*c6
zS^9NCEJ{62zZTOK*nJ_lg3}=;M#eb(+>^iG@8^H-Hq{aH-Yo3Y%F!aI>}Dbz$7Jy8
z*}W<6S3f&`R94%-spFecWeiWco%NQRWrwTViZ1tv$o)0A{ol2eaq3pHx>H%Rj~ef{
z%5`7~pLg@f><jU8=GKYsyjuM;;eYbkZMmH4exI`WCd5Df9m{CFTj{f4*O|Hh|K9o-
zo3VY@-QFwWZAbhbygJx#c02FQjg5DTPV4@8ZvX#dw63ggMTJGb?YD^Oy!wrg8TG>B
zDpk+hzqcy+6MlNS{_|tf`A<F`mw(<W9``|GPs*Jgg>TLF9GSoBtl6}hxD%5eziztt
zy6NR)DW9Are905ICLi4W+Gt(K6^j*XHwPD-IdyQ4)SGWn3$CUA<pwp<I=(Glv8FNI
zUc=(!_YDsUjDmbzTC)r!Ltd2btDOI`L@VUlt(B{`P7aPZKat5e;Opu2>t64Az3%b<
zfA9a#;yp3nw%SZPd|e9Y=-&BucNbTOe!p8jzh(NLNB64VFWs<Vf_(iS!wXBdNQcLk
zhHieS%2534zV|}Q?yEPwXXV}&@|z>G*78W;%*WT1{N_9feXqX$*4L)u`o8FZ>KRS9
z4(D2}vwwM|>Ye=O!pRR+8QgM>7EivHR(sCUVovV%9d}=D2@KmlbJMP~xn|2UWV`qF
z%=ea4u*?xVxJ$0Lul;qqf!0gkedlMt{`^34_hFyHx8Wk!%?wwr?#&1}*yH){L~aFV
zgO$dtC4u?HDR*b)imkdNmC8PU>6-_ebFG&Byis-L__f2=vN^ckwksxS?0O)#qI9B$
zmh85+pf}TkbWGa~<bR9pUivh#q0C#edb<11g}<JKKCSf#z1ME{{(9otMJeZ-r@W~Y
zSZg@5Wud>|rMEHDb6@x6D*V2^`M}M6&sUnNFFXHMC{77HrqCj=NDw^Hp?TLxyg1{l
z!5iM=QnIJ-mIz*`xYT?&>Sf`7zvaDm-v9Fn$gtm@E3#E?`Q6Li|NU0=|LcFX_`h@V
z3%7zhB0YhNFU|_O@Z#~s7mEU~u)Vp)l~elDB;@VEm|wD{t*bX&6*sy6_kGASou%t)
zW*>h$*H4=-Ta+(bbz57~8oOJ8SJ%sg6`5D<>z<;%rgYu>^4yEl?c}-p{_o!XXv6g?
zlX;gjkN!K|%e;FjPxWELIrrY!EnMLt^HWMIcg5+$ZC65^+WD4d{r)!XyKcdi>z4x}
zUTprCGj(3Qyl~^v6(KJEv)dMh?arI<!+*sup;zCx<tCoxFg*0Ocy@j|N7IUe))fXF
zeC>_4iuby!Cm0I8J1%|s%Q05pU$;ZK?!PbFD;y9RdYMtJ;E$zk-Q+{|>l&}le)yT!
zZ{JO}pGOn^-R-a2%lB*P;UhjXN|znt_?|C)%O`0~`v3NO9Hu{)-xs@>?r^B~tl8_!
z%lU(s`#t@9-hTSr+pQT38JXD(N?(PXm(n))`SanG@Q9n=6X(@)3on}7DKB{POltDQ
z7kBr>|7o`G?_Ip;*s;^vPq$vX*z-pAnDg|nE=xb<G@kq8*dLIpnHu`-b=^9jj%}CC
zvrPDVV%x$*p9KDn+?*B|7kBQo{{A=5Pu<#o;X=T?nopiVK|xHhUI##}i9O$LWnZ~!
zI@biWbA40MQ?GCDzP_1t`u_iSRohRmTXyeJ!tsCW_TC5vmDdZdW--S$y-3l@Uh`+e
zZlw#UC6a2BJFVaCXr7(7YvswZw9PX;C#wlcOMB<#eJ*Zk<B>e{^ZESutBtJpELfl*
zSN+Ct-QI6e-`?I9e^JEru8CXk!K>BlzpYr?bjbH`{E}4*K?80-cN!_)Y6}xRa(D5)
zw16`f{kM*@`X{A45;A*!{#)L<`7exQ{IqX#ixowkTE1fz|6GwO#)Y=OJ_cWu6}eV(
zQSp#<l+)T5ma0FQm3WnB<z{!u`oCFFAN=L9Zf-!N`?Dnrv&?xzcQeO&v?rTB58Clq
zt?BXdMJq~r`=pbPO|*EF+LyOiYWd->cRqa6Q+b$^^vho0g%LD!IBjtTuk#4n(xx)W
zZJ*=0UoU&}o`gKDeK6VZPwB#IVdYc0-h{6_QFrxuEi-5ma9`2#_+NSYbNsABE8lNF
z88PkF;fPxW$Jv)3zLj>KS7F)xT9)H;Z>G#XVSH}E!UYGGJIchm*81_e$5-oKNbO+g
zm|?(Jo3!XR+o}YQXs+LWtnEABa%H<k7})GNP;ULkEd8D3gI8+R*=Of)7^`pFcRxY-
z%nSx&wLjOwdnLP0_y3P}ZE>i+ow266=Jr4NZJMD5OX?Y33G~nEmoRKvus~s&eth5E
zdpp&#I3DUNyZ1d=v-zA;pv`}~MVB<@{63cv7Q4MyR=;fC+)FL*r@mdE_Wt)j-uo*~
ztooY$f8V64G#O(%nP$Bmsnbi=&zj`X;dplP>HY^3YS!^RJhL$HPPHfhmaOyp*K2ik
zMH|H{hKL_!|1JMHxzuS(??levpSNFpzmOd@t)t?s>2(1ip+l4X?K%%%+*rQmb68A_
zjKA$y5!))0dx@L1z5M*1y|4doz5QNQ_U2q$Uj3baKApDw`{i<U^epg-%;kxjPbx(z
zTJ2)x7TZwrGH6@Q%}Xh}+uGRr4|$tN@#^pUp|t8-S+L20Lx&DkJZu%;@$=d2o4ZQ0
z7o6stQTh2<rA*u>?Ow0rf0OMV{ofXIa=QDyFTtr!TX+|nP5FJi=E#K`ow`=~mT#P{
zXerPBq<83E-!q=hZ_78Nv9f#3UlM*rY5H;J=3m8G-~BT-$S>Yd#Tv?MADpj!<lz>f
zC7s8X_`0v}Ob@>2nj2I3I^*iY9^W{(o|Bss6dGRi%q}pQ60qs}{kk<iC8^VH>GZw*
zYi{`W-?L8@6|dqsxTGB}_HPf0{^Tnie%<QW3qzIOI&s&Ds+q81MXAaD-A)~P>K1ie
zca7o||Nq|Eu;z~7qNPfgo(sNymh|hrrW9|Xc$~+<+4)Jj+S$#gT3+06YUfqfG2Z;M
z?U>?)WJwtt_Bmqz#noz*ZdCl4o{`)ocIiIz;Rdm}W(5x%7A;!z<3TgOhQ9vy;6kU8
z8mZnk<8v0x7Z<x%m+o5>HsjO%hbn!YNmsYt-Y`qm#KWZQ#bqYG+9-h+Moiv~g4|Vx
z5AB-+GWX8@V4odhV=L5i=le59uhrJi-ucEhMlCJ)IkPjy&{A-!_{}0Nu5kXkDPKMu
zwAuUC>Q#>EKK&pL```eJ_1Br6@&DqNnp(blM|{=Gr70;X1?O$Q2Si1^ddziu`<XL7
zay1_u7cE-E6zjFS=(4Z*#+;i*W;r)5yxJ!uB=lqd|KIlVA*!I9d$H1DuF-p^jy}J|
z7dKRVOfoVy-WU;8&;M&$be`hn$<_B`0}2WZ&f9*M=@!?2_H=suyCB9jYLh#6zu!0e
z<Ye{g(tU1ApMIO@Eg?{=bv`G)<E-LmRhQ$Fg>Lm%yY2VRil|?I?!8zM-{edC(}UmX
zXi3-XKRNG(O`Xmz(Y<PoPc}s6-DX+2*pqYq<7X=-zis8t+#vdUxr2Q71^(2MPu482
ztG52QbEEOU)7t*!1;>3)%qe=vuWJ9FIrxrBPvG($HhCQqj<0^K-!Q9qh2D=TZKv)=
zyyh;r^*ZqNq6<>HlY69m?=9;txbgbdj;iZTkJTpHJaZ1wz0=_UDy=~)mai*<RxImj
z+N7FU$jaQc;$QA8_Kw8~oW@?hy>95mZ_~MU--Y$bC8mOz(<d9eiR{0<y4UTI{+<bk
z%I_c5;y%z?pj~pqV9`07&8+G^O<T4rWSdz?{|TSLq0ucG_xs5H<T=GsCEXw2OE50J
z<a{fL!}|2<%ezZoAN%w3Gw9~h=<Rt^Id3@qag2(RN}peAcJboHwePYIq^>;D-;wh5
z>+O?2cP0BY2rXLc@|{2V(`IK+x$D2=Zzxx_ZhA7U(PpPjd+6=Hp9`!Wde=_&z4Pt4
z$uG6-b(5~o)GU4>ZaQoE_So~+7G1Sl;n%TkqSUqdtj_aO1A3nCR^Byv=FF3qmU>q{
z>Qo1<jI#Rs`{#uV0ifC^?c5yA-O;-j1g!*>2cVOV*PZ))a&On74~Mw*1q1~j9)1N%
zHHs|)i)tlIG6c%+mWqGBUthoa7pQLuYFFlWy;^c5%k=Z}^XV@xEd2BP{(m)VYwHWD
zKkv413WExm&i?-V()i1lo?lik67kR7J#D_X`L6|5ihul<Uo&3)JvZjcbH0+S+SR|f
zcwZeq^5y-F&_CvU(`?%>XMPTxy2!ZD>TS(@d-2_y=Uw@*Gw#a*fn=NBJ*)U@<7Vrx
zoTBi{<-XVa8M_0t@9p2VsOoORwFxIK>VDo3tz8?jP~btytrK?(<W@f3ucWbM{_V1;
z<Z`9znAhKSC}x>#JsSUW@e#3rj(5e{8=2)?0#h`>WhltE-=7387Fcwe%YQFVX@JPj
z`|)jel@4;{>Y8M#DRMslQQC8A&QhU-N6KA`6w?me?|fP8-hKXROZ#MlbiSkVwJx=B
z^W;|vFJcZBQ99PE{72;a%U`}-7V;*61r=g9ylUcSbL`l~w&U0Qf3YdspH(g`W}A_b
zwD9<Eftsk*yDq-|>NDF6w3BdS-d(G2Z*O0JDQ?Ggan6q)6`<7*zrGgRuRJ7u@vqa)
zinA}@{I=-t<$t?0V|R_4aBOtNtj@sgU(+s#X0F(>FS<icbkWoIo2v~TPmzd=teqnN
z?KI0Chu3n8)88%0^N|&7_WBsRzw_YUii$g4W>55!U(Rd45x?(h`CRUY$%V&6(!TEO
zU6~oaFfg<BT7F1~$p0V5?SFip|No4){@x?Yd}r5OE3Zy8k=ps7iF<}|I^V;G4;%HC
z$G*P5-~RpH?{c6sZ?nGYUHLQ7T`uw0mzQ?yeEv*~TC1k2+6o$+cyU2-)22-t(+hII
zy&b*u4-XE0d3l+A_Ss|Ga&MnFd-iDBWY$~%%HHq&K56pg!`kcjJi7X`v$M12*URNE
zzOId)b3ZgCE$!2{+xeSwZW>L~iF9&wbX?&5X(!0=r&Gg?ik^7P|8`rs#=zev=6ty2
z`w!pl)lZDwd3yO@?uXh^Q~NwMH}72XK2~MMrP>?$9L|sCE9n05s?+;v{WDbl@sWp{
z|G7SYP!RP)@qdxmS!qd;?*>t&r`IVSpK)yKZ3bc2ix+I)B>g)2r#B(ifBqNASzpq>
z2p-nB@hdzlrJ3Pj^0qdizBRL*z6aYo%G(`TZRcaSoZaMri};=9mWAhqWb7>yOrZr*
z%L@yY11=mFm$s_-DA!&J`?P;Q&*zO_8}-~f$~@D(mPS9zo)NY2_u5+-D*q;VuZY;*
z*L8NbqgXw6qnb*~i<g%TOWwb$Rabnx@V(iIeLSm}=dROtu@<!A42oyZZ92cp$HODx
z+M38IQ>J`)+;6`r`?{W%cIv_HFRYrHnqFL9&JUVF($(d4{rHgU_x<1n-_NL2o%c}s
zep{$)e_>0l{PW=Ww2$X2oVFN8O>UD5e*Dthx>YV+eZi$4FSoMsycIlk+1Bai?C8^7
zYmZ0l-8*Gd)_bwy?rE1_hs?R9-=ukXvBYh2nW_4dz5gZTJgV&Rwdt4d-v8|M9P^0z
z-wjQ#aqaI_Z&|)&m4cD*xko+krW-B0z0;0Y@8{x!&Fr7g7@seAaDdV7_Z#D|^>My|
zffMf^`)oed>*#?-=9yNdT9eiN)l5uGE~u7DJfBm{w|?(8sp4m64nEAd+0?iH@7sJ(
z$GvXVn#bJS+>f8l&QCkiA!uS^!cg$>sCaOE{QE+AP~m$$uDYh&bM@6OuTq;MzJVfJ
zqI7@${HYVWYs%K_>%abSf+MM;?4f`CFX8F2Ws+`-1=|ld-po0cU|>-GF6K&>saSXG
z)6>&GpR<0yqjr6!(aeZlC7KL=%Y~O;?(|w(BpL9&#41qa>5=yg&*zrU`#&#%eSroS
zs1X(#8d~$=AiJ)Wxt3N}=<2YEvu3@T|Hw*nZP;m6@t6ZWlExAH>ul%O|Fe`f&s(x?
zo!*6|mAYzbZJv|W3cuY<zq~y^et+-c1qK^`AN6@rCwRO2+K1G0vumdBpA)tE&T-Mk
z>2h`*oF~PNHB-$lwz=%@6<#KPLi6PN;JX|8m8a%U2;Mm*%6r@WW5TkRAAS-)x&Bv&
zoniSTsej@nuQ>Y8bsNrm_xx0pp2`aTyUzMbs(*}pc7@FUzTSB0WTQOQ&`SBBPoM9v
zTz}`~XG53kscTQGXTObj)NbeMa!b_V^gBW6WTwxvuCN>xm|3WNaj)3I6{;&>t5RCh
z!KwY}OP`fXe1EikT610FUMc^!U+1>ZZWXu}u(H=B^^Ql$ee1xLy=&k32d?apu$N1|
zzi-OgIN#d1dHkzH7CjEUl6A<)m{Z!AZK~h(UwoyV6F#a=*~j>^yeYJ<uT#%!I>%kP
zwiVtPFL~qq|61M5yR^hp#=5LW*}X3yD99-?QgZ9otr0q6Z_0MZ9}`=&7PJS?N_OJJ
zi7u|L6X(qFNlJRud9*p#sqsmnp-O*u;wkRKnzsTEUi4i$<?Y&Kj|z0BWl4u^ezQf>
z%B*yPRBT7v1`%aJNyQRrNzd(p6IX1>{lVCGHwv~EAd2~y%Ip`DbCNFZ)RfUO*!;M_
zG}5*7iR|j-mvR<wyVrMEk#Wje!8O+tID#gMtW~#kJHOyc!ms5li!X0^`~T~M8y|W4
zWY6~=j!%idDONT;PhoqNJgaH@imhQm$!iOCPH^XlH^_1}%xLm7SUOQ+lH>jp7r%7N
zIZwECVOi;yS691TyTvwUTvXb$dGpPU$?P|8-juN{YMC`_mKdw<mZcLW2q-BldwO~<
z3|}9|BW>p6<Q?^JlD8fss1v$u*|KFfzh!Nm_51z)`PJ`s9>2e|)I)1(7ies|_?gd{
zG-LOExux5-i7md^5w-T)3jVo%$1g4Q4iss<b0@~h$tggjwWEXM)vH%4)~{c_Y15<!
z4-!DLgRbJSNB;c${P)ipP%W$Iq7YN_@n}eBXyW$Ufg-HEZp~gx7j4@%?bD~CEm6AZ
zb4$gZ&#$*DetvH0nl)<z<+Y}EZQ5ic!^iHoeDbSTSx(N*nHd=e^0qI&{(57Cj>X(_
z!u8v3=1B0cDJd&6e^_%{erwcO>HIy81qBA{_kNq@{yZfm<-@<<?=P>9xBoA8y))B9
z>R7-0`5zx2Z@iiF=GNBkySvLLPoC_Yn5dYxd1q|gZqNiwiV-MTczJO(v-7Lz>aO+8
z4hWDCGw)0+oLtbeVe|eP?P@RciP3xe58cu^vrTKww>Go2o+Y|&xf%<1X-sl5^5B&{
z@ZiQrmsgK(Z)uyb;2uv$?F7b+{6Wc<9-eQlR_Ru+%)8NlHL&q);O%8!JHBZyFVd_G
zl^4jh>E-wvaOey3g>0b<tDFKwc>QD|a+c0m>#ni-_dKD`RZ2XEnZwqHi8h7FI(h`K
zDel^LWY)3dE8CJ5ZxG|~wVHon$;=S(8b8->uS3LZx-Q@QSI5`gcRX?Z;}_E^r^wgM
z+|l^|h=}#U$Hl!97YAJVW%fJD#I0X(&F`E;!Os?4nsF<|2UIhIO2E18EHgM1Ss1tk
zGp7sR`<rxXbKJr=7m7_n{>r>qWVN;Hjp~g4+z+oMw*7M2|LuNc=9iByOJe;})=OVt
zIr?kQ{{=fNgwoD0)6?!g^?v_yJ!|QdiBn!MfmU8HvkT3d*{P;-<oI4~fl^7A7>?s&
z&L@on_MbnV+_7!h^@E4G{|F!XxLVG$?(M$Z7r!0eFm>!>nzF!5+RVyo){7S}%%uH0
z)_DbL9^vm+sGE_#+ksPY&ti=Wn`cj)cQ;BtPV<)e)J35EKfm01xk@yhSVFS0R=wf4
z+ZtPRQng3Iu<3T*?%t=Tr|-@+Pdg(aSNkQ<&+_RMvo-4;TRfjryyH=qHp7ZltCY;l
z#CG5H%gsG4cEslEmEefAVOrYSFE1`;fBN*Pj734i_Ip*_lTRM$ku>)3@^V@mR{Y~b
z;-pEFX4u!;>F@io$bQ~5P}jVLL!sBrIU+(LZ1vRA*ViUao!aWQIPuk$l`gKXpedw#
zd#hKjU;ljN@_C@c$$Ecnxc%0}<xiQdrIC@)RIjIIJFX@e1Ox;$oJ~{KSn>9q@z(OH
zz4OB3Yp1@vyuA4N-11HJ|Ldl|<zZvy7T0_7Zufh&BhSAd*sa&=c6frKvxHHK#{%z{
z1tDFt>?SI|6t*<Fu#`j4;NY%#EU&BBcJW+f)Lg-F>4?CRPQ^n8O>z^jv+Y{K5DeM^
z>T$?KW?NR4_q9a3Z@RowcW11)*MB#t>uwaMpZfxCQQ3gln`xW&TQbLbusyu1e^kPl
z&-n<)bVo(LXx-AM(JM56$gqm;o0q%xQrn_yEep6`x&{=mwY}IlBT0RcsmiYk$chBT
z7J=AKP$E0>UL(tPqV0OsP0zPpnVP?N*#qIMu4@6|`&=(=u3e+`zS&{ALft|QsV1l2
zNnLY23jRdSc%-&aW8T}on^J9COn5RgZ>(Cq^6u{Gzm(lqoIic|B42rr;GyVSCp>sG
zHD6r5Wbo}p<D-Y?Hpd0ORQ$H<@%}7x=cnocTgA@YK9KqG{f$G<n@S3P-*E`P$fxO;
zAjPIAtoX)1;S^7aD{P#>YDP~F&otfWWBY1<|9G*u|HjsAaaUJY7Z;ZcyUX*>*?x~P
zGJg7bnf7FL|7ZI3Ke^o&Ph9NYKWWAckH|>L_}Z_clhu5)0^=_)^Hnx8n|A3^P*8C2
z&*%34PhO9&uML|0{eJ!bBkvzRd^ly=G^6BWJfP8M4#k!iEzi!(bl%(jlj;BO`~Mk0
zeX5gZ&MeuoWy+Q<CQ3?58v6S7E7#u4dA8^Cxz816md~%7wPAz7l`PYnH*c<8wcmJ_
zWwF}xdDVLN>wfEMhpkc2*5=-P(<doODfw6rsB!M%=Ek-QlHd0SWjgt_%;dOuEksIq
z*^JAEN9Xw6Sy0cuO9oaP98w02`U&JoD77VaNVxgz|9#-)fuwT>qh|LW4r@LfC;sA7
zONOZHQrD%NZrMIg>0a)EFPXx+)l^zGobfqS7b%cnK6~S|sSh_q6hx^MIF=Z6HEC&Z
zY`xfFW+db)d|><SWr4@*OPS}CZAfWWWq)J(V9El8iw8BT0@$1Np8i;G#&Jss8XFgX
zetma$w)Oix#urjcG?d+X92Q>;h>rGla$-7f|KBFQ<|8Yp*>yYi?cJAmcbjkBx>cjA
z>1a}>NZhAt`MMv9pvr}pm-oO&*^{|u(b@C51P<}`x-~D-Xw+ML_Qu<94$~D{1Rja6
zJLFyW{<6P)>Y*0SDbuC}MMryQWo0d9m^{tH!$ZN)aN?dlHkU46-ud-f^xk)?je}QT
z?UA>i_wn&@_FW>dK!drM(W9YLz^TG1aG~+iMaE0nb_pq3*>1hqaVvwTMAE55uS=?_
zO6EU!oCd0Ox?KIA!fE>P=l0e9-tq6(>*%csCWeNB40HY3uV&?Ldb_Xow}AvtNLU!t
z77HC$j)yzB_4iD;a^;G{^owcRa&8_fK5r`y9<r@SxWBJf{T}<O5Ur|jZ%%%DdwcJ@
z_m{l&mo8hz)_m~5xw+PwT3Vk%S3;c%wO+ufByyF5xB|GoMkW^hUA=mB^1nYnbs{z_
z2z{u^U|s&sW&QQb7cMw>cyMHGy_I{LTYrzh=9@e+{Q4Vjzg;U84XR9>N^H6o1q22%
zHXKZN@Ou6JZ@cs-pFGmSDZFCkN<}55rt9(bcils|;I@PHa9rH#2?{p|2O-y=lAiv1
z$^6vQ)8=yMYU=AhpP4?d@aDSe@9%gdjan{U3UYFGj@+2k>VHfe>?_&RQ#6A+Iy)U#
zUkwTlcJ}n_yk2{^;&E?CNQi)lh)ZIkV)gfTUlW&t6(bQPvEU?+Bm#2DBHz%Ekbv-T
z_lgP&RaI3Lb@k7ey!8czg^L%RUEtVU@oZ-Lij^xJ7hg;;kO19@#2m2|QW3Ot3ab}A
z?lqq@dp0Po=I{B~cD?rH*DBDSh}c+JMMcFuUoLsutqB3yf@EpOI$z-zOvsS{ku0$-
zes<>J$K&$q%F4}$+xaI?nQ~<H`hBPT?f<si%y~8?*l*#kT~e-r9v&VE2b)-@OrOra
z3*7JKc<6pTrkMBT%a<xDDhb<fcXoFlPTCj{7Us4+?{37l9Lf1LpE|Gq)sNcJaqCu;
zi4<>XY3ZLIkNfS`#9=y36uZ;-+MA{Gb~GOC7N0z65~%&%&M&WKYdd$MviqdDbA3HL
zIChu6PkVM|W=d)*>#h`V<UUNV{ryeV&`@yqT|S4nIJuoWce=Q_Z7O>kW%vJ2@%rCp
zQoTI#c5_y((o#}V`tjWU|I5{zTESt9M1XS|x-%J~HmC8L&E{Pj<{c0qz}DP2X_C+!
zKXqQ-|L5=3wws6k%VpT_U$*P}5?v9E>JxgWgbp4pSkUx{L0m(jt4Y}Pr=>ukW2#11
zlaAn>1vxjXr}IVa`tEaU$<6ojdz7|%&R*gf{or5B^y{k6Z64p=;(2-U^E>@~bFIsd
z9cW~py~{^QNl7V-C1|BcTwELnKfilGfPj;;v!JMG>!L+UU*6spkFWcwI<NYj<?>_u
zUa#AoU?8C|(F0WJFIl1@9`5gg1WIZro0Kvl3Anhpl+<QjT_yVL{QUk;pNd%6*ql~|
zC@Cs3zP-J@J#4jWT%4SZt?kD@pU*q%h&?`U|3Bx|q|T0xjuXA}Dxb|f{a=6b$qQ?v
z&3mLwx$f>RXJ=Tle0lPX4T&0hddI%suh0L!L#UJG@v&a#urRTv=4Md8V)}JIWCxV&
z6*k3i(%;Gt2iZZ2r%ai0;P!24as9X>wcqcyhsRa2f;OZS6&DLiOLH&2*wNF&<1^n*
zc5U?byjPn*4qGwt#n&ns%OaNiJs;WJ`sI4JY%$rAagpig&z}`97Pc!)KKVxO^}}{~
zx6n}0BT0rPQoR5E{mwTJLv>VbQUfPw2Ot8Qt}1(b>)}Cmd6&96yQZe533KQ6W?o))
zFvpB}N6F?_-TM1F=GXn=ym;}V!Au_w9i1cA@Aoh}3e4J31&+U*w9S&nX=ir)soS_?
zheTmvVcA#FP8SKwB9&FERy}z9xcTer>$^9HfYie9qSs=~J{>4vMWF9|J6Tm#)eR9k
zA3l9Lv?g-%nr+d$N;E%x{wydV!O?t>L0(>dOV-s@6IZJ$DJd;_b|AyVX=Ml#!;>OQ
z(1~=rf7$-|aQH&jRtAQdK5h5w|KH6u6+(DYP%!qqM1m7?{J6OEo;rP+J8P>{(ng7>
zwPIJVUNyVDE@r1t(M}nLfY8v^dwZ+R!)AiCTsiYc*d@tq_Qs;8r>bsuyC{KfNd{eK
z{{8#$KR-X;ja5Rn>0+t(r7Nrg$U=e_zq)EoJ(RT3K}YOxj@k8_+g7dO3R)?`pdi*=
z`0dTjV;U1XI@TGs^T|3zMMVWqznF3A)Tvp!Sd^x}zPkGQ(*$dMeSHxTkt?@B1B26l
zzbLViv8lMQmaq?3?b#!fv{9mJuiU(O^8&P{UdY-ScDqm3`r9YVr9quXjvP6rGqs~*
zouH<s=81FX@?IHrtYDm1^-A-}vuB5nA7@|gH+R$O^G{Ar4vdQGI&i=Nbgi6N_tCSV
zs6o3QBWTMif4|+n@bb&7J3nsjEKct@n#ACck)e@xeje}EDBjICdAg4>bsuf|e!qVI
zF^j0RVuFH#0V_jJoIihjmTC5ejEhQdZg1zmdiCn`+rBdl7~kI7>g?sk_2<u@fXGPB
z$tSN^#Or{9*L3HG4F;gND8Ez4zGu&#3G?Uk&-H7+xjFs%?eY^76a_k6rr+QF@5kf*
zcY4#2)7y((#~6fR$q_<t@}6&38xR)8HrJ1RX%OdJKX!(Il_3lbhYmSy$-2sAHJ7hR
z!9i)F!@__oQt8KfBqMedC@Lu{Pn<oQyVIpf(l{;QSdXMY_tAirAs;?|bWBZE<>KO6
z5Tf<)?c3hta@A`L_s1wH?P_yzcUM+WSg`VRhS9xy_k3fSCi>>@{VG=V^%ZNU3)9vp
z-kmXg6FpcapJZ7Y#JM%9_tYsb28W6Yi)FsE**4#ddB4No?x%{Dwl>Jvwb9#eU2RA9
zSI3;=X#UDF^HCH2^yyPTL`27e1qv<g?ao?L%}OJ`{AY1&h|p<^&}s8fX^PNcWBBpw
z*P+9QnUyATfKsI*2a}7^#iz;PMzhb(Fw2#Cc5ZI>xw+QP>#r}~vqxs?)TtXHbS9jB
zx?;_mmgURU|NQ+6N+GP=Vhcb+6Z_+oly;S!nPJHM@#9C|Shvj&9zVW(MOEPHgz3}U
zySlihOq+J-^l9#?Q>R|YFyY|fXgHYA;G^d3;J|QgZFKw9)#0~AU5eiC{eI~3Wns2v
zMmagTAJ1mzOFh(948QRD>xuK{-9tk~m6Vl#&H{BcKsgkIOGFdV$~M!T#_8uCJnpwY
zroaDB)1*n0P9NX9cW>eIx#f>`KA-2jzwYm>4NgoAz0&53cI}dCQaF%e6w9Y^@%7gU
z9x4JXjBbksgI0>9ZI(>id^4+ovq1C6ldIwJt^NJ{^C}*3YE1QNX=_t5G7?(4bg71x
zmQ!V=<-Y&_s-HZ0V)7~6%f+SS?Ie#KDLu2qCwj2#jOlyuAc3Q);AidAmzS4MoG_tb
zbNYEDQ`4&p4TFP&H&%X5%h($A<jIo*DMmY2Ru!>!A8q25HhVBTf8W7xZ*MQW{#t+j
z>swp3<tiR9+WdaA`NP+*xreks)dDQ~SJ?eAnFZmT@Jwsw+qJ1?MrqWHRoaOguk3#;
zA6Tq9t=dT?*x{8d!^-LP!PA4gw?(v{`jaJLs`etJZJA#CiOeRChCAV0GpDoM3zVBs
z)iHb55~(v{3syMwfAV5p^)>B9&!4-`bUHm6+GBY1mr5-BSLAWjDR_EF^T{NaiE7eX
zwVbPZLk(tq{aUV6G(n-`f#%oN_9N1Yau+9biu%R|@wzP*w6wImkYN(AGQ>C5PuFNB
z4_7ObqM{-P4^PgkqC2a0?UFK1J9A)?s`r|AOV)+0-dOfFYEATZzU1S5M;{&SuDl#2
z9JQ-t<>})gD?=hSBs88ruBxQ8D<~{XjERY9)~+74r_Z0WFAeGpT^(jxs_9~?6SqgA
zTU@{F<qUQIc}Gr8R*$t(+vy$@Bm_EuT*k8K$g7{1m-|2d^73-Th6F}2-Kdtr$Hz>I
zT7BJDUtP3egMd^oTWDzLS*;Ftz3I*i0}fojF0QDkD9}Co`qsS3M>~>o`ApbEdG>ts
z%zL8wwQ;)+gWaa=-@jx*B@-A=+zT%kQ`Bo+1y7xO+xY8HVMyA%=5;#q8zN@y(ovc|
zx#GtG<vqN6ZhvWr|6NgWv?S|`)Th2FO1a*4o61BNekifrq8bz9bzOn+L+>|-iuVjI
zynJr6CklS({FHG;=!=^%pK92H7p$UwOIA&cThKahp{ky`5N8L+gvH+8`d@M$H_x{E
zdHDS1LjCjEJy|lR{>rL%mp#b&X!j&6uHoVt2aPP7CIzPz?j}|&-<-EUIM~rI(aGRi
zvH048iy0fz&&$c!R*9(l&2b0|3){Tw<8r-u^X6sT-lkji{ax>m9~C7pFR?aV*wZv|
zPH0?QU*h4mhc7NJ{<>{zgigffG~PZr+pf9R<w{0In*_B~l#~`_AN}+5^TH6V*}Hg@
zly)6DH`m&*>PyCotFNkVPn$C3!9jNUBP)ZKgT^Gyol1N4)zzPW+S>j3`T4~Q7A#ol
zy{S7y%QYlKWLN3ywz$1ji3b`OKYYlzlYKX<R+8`O-@ag1>xltH0z0R!<jGy;_EeeM
z#ryub7ji}twoYvelLKs6O#Xhg-t5Z0IP&t9Q~^sLrB6*B6U<5_%_4Q&X7GO9U$2<;
zj%6d0lHvNPkji^vw&8&mNS0cmC&qnB=-Z-%_xu4%Wm=D(%6s5)U23r#Yv`-O6+!*V
z&(E)4z|rSaFn=P)-j8t|qVw`*hp#t#bmUUVoVYr{rJgZwoUb!-2TWY(=-S5CDZOc9
z?k!Ijem=MU^xF&GzTn_c`mURER%_L<S$BWlsM^Gm)q64b^99wk&8#<%UOl0=?%1=%
zM<;Z!9x4BD_(o&mi<`%euPs)eE_?Xc6#ot8)xsredO^#UC2yQDF@9>_pH(Gq&ct-L
z9-r@e{z9U}-88OWE%)DDJNoD3$&;WHAGhV-=UW^0dRyh4m8(|0`t<H0sFl5F(ISJY
zFBx~r@7I3#QgZ*darxy86A9C-DX|Y#!@WE`51uu@-(y?-O+iKFi0@T!>K2@6Eo)hH
z<lTo!+O;1JvVZvY?O68uz0a1NlA3-q=h(Hi(Hj#Fv(2%o6q>fW;4@3}!G<kcOqMKN
zns|AcZ-9n~gi#6yXo*J2iwg(W7SGqb)$A)S_9)?9zQK&ryt&;g^t5U@{lwoMd%5WD
zk9T)uS}M04TB|F6c!k;d1MXrsG)z~NdTOk=)s}QNZbj+yh1XOMr>xAIva|D!qtd6A
z?K*sRU49&&BpL$FM?cWazWSn6!er(Oof~YvAMalXozv_$muK_D*OD)8DRwNGP`Rz`
z&T{4{jUPYoNHQ(0=U*VnQV8+j#jBl+YM`3M#l^)eL`B~1+4=cSlc(RhvQ)ry<*P+H
zDS!X5ekxnza$~~B4v9|+EE`{!SsO{8vG`MH#CO))sZ_K4@Z#6gkLEZY>vKwZqu~;u
z9?$c0gLYCrckxS^qoP$c-=f9-Sp_m}{`o4JqkgTyES($0+jy$aO<S0)oo{1qB{g@^
z-WV(QX;y;XerFFn+;dh>cKV6XGh)JhPx22={G*%kxSm<9^e@L<C$`-seQ)06)O<Rr
zeq(R-_t47E{;``jZTfICeg4DS`TLJ5_uDjme0<zlD|g@Sz^G&sslxNN-xJQyv-SJx
z@8@@{Lr{4`@$+-5t&X&UllzORl7D|H?-U-F<!hh*=keF;@$Lx;3TnQyo;*4wb-hp4
z8f37dvGL}W-i0e)y~@hDw?}fedH%6p^Lri7=hw^WMsF*5DRXkE`^G0<c;;vpz1zh!
zare{k*dyDY-#hYa34fvg?dJyT4r@>7wvDmtKe^`M(NFmk;`TA6-b&V!pT9y=@@%Na
zYP-fwuY^x%#Irg$OmMH?@?~~|#Qu*0oJQNv<{G{ZnD^24)a7u8;63~YwtkglzBpAU
zjk)BN%Zn?W0Z((77*6boI;@{&^Cwx|aS=!EBQ8iy`65d>>lG8&iya-aq!)+vUJ2bi
zaYu^OVegK030GE4{ChlU&d&lHE#q@LQ_lQJPW|z$ZS9S}pCsF+3&bw`5yM)yBbmRh
z?!ki7^Q5J}i$D1H-9P#C#-z6CCd$k8SABf4{JFvZ<0UV6p0V|(Z=12fD3Nd8uhrIv
zy<e;<T=<41?v|~{=RO;@UdO8sKAuT44qFq^`1}2S`Q2r2cRf4gy>3a^>W@F4&riOy
zqtK%Koay`XQm6M+e*W-$e!W=+Xu|Hn)9LYLfzTGu6^R}<Wl%jPA}(&8G3WWbYQFSy
za|#1PdslDSB64}T|M4?3jo0t|FzNrT?fLS@dZpV_Pft6TllSAR|K62S^XJ#_1($tE
zuHcLn-Ez#Urv6`jMUA)m9E}_AHWi)~W1iGyf9SpD+5)9~t;60gtP&kJrpfm`vum^u
zx}~tTL{cZ?$NOng#t}UlJ3mNH`k&EzXR*IS@E&m<{e`b5?lTf?ef~`0X@A6%`89lM
zwVA=wp?N4=&@))v0m8X5CnQx}@#*dG1==TbUj=o{(#=g|6SAw83RGUEP;((-`EkpC
zM_J#@DCAO`n=LLnu{PzNP{$Ib2p_Q*T0Fk7d^acja26}#pZZ|k*N+_Ug&$mzh}tVz
ze0^Es?~_8};qL2_wlPS56Mf(^OG@4+qg%|8YxyzF)p`f+G$$AC%Glnmtx{yqt#f16
zKUtx!@5yC<*pB=vEzOdd>eYHZu9}yfPo|)-^=x!il@+L^XY>6|v4r)tpWoAaRW&s^
z-|zX{=Y8zgqi+3z`?cQ_9~@}Zlk5j2Dw)r(-`5{tViXh<?6rD7O*c9qGV<z*VxfuI
zd;b6XZBe%7q4}-XU#o0>y;y8f@<L!q&`NHtY?<SIvWHi%-`6#1((C6{YY!$I*pzy@
z;LD3ZkRA?>f_G8nd8u0W><rjeK3yIYqd4)mXoitN_W89HJ043*+%Gg^;qdDZU1i&}
z*itxf;qF~by`3?h*(Z)|+~c_;;-6`idmXcUWqVtHWEsy+_xUcRKRv}mJW6s6W^d8(
zjBNRI#+2i=m3*D9eCDf3AU||;ywExT>q9L1zkF8#&&l}nEh}er&+B}ZY$!SL=V$c`
z)1N6kTlbvN@rgrv!u{KvH>{U`6ua8`^^^PQg$vEjuQoFEh<JQQuibHO&4sj<TJwyM
z=`R=RUUiOM<NWX?SIG2Nb7x&nWV-NZnZg!X(M~aQR>ci_&7bW1ulK?%!$-p|y0J&L
z)ndOLcdPno>E(Kxy0wCvP0imQdQti@qc(kqbL~|r<uo1tV=ue2%tPJRO_{a);1U0G
zi3caYy<mCl^um2VLtj>;p3glIroMZn)uLk)gDV*?m)~nK|NXyX-onE&ucBjOdNMCB
zQ?&f~t42<OhwaRKd-<C;Z-Ul)DF|79__s!I=Gio#ITnIfuU^%Ye&4A+@4(97<qJZz
zVvW>ps!i`KOg69olBw?+GC}ZQTvUa}*9jdx6FPeIX1nK4I+!tWLC|uCg;9OnJC)wp
zE<Sj23D@+qjxH`P>k18RnSZvre)#q^`%2~cx&AE|U+nrWe`U)a8x@H=hvjV_t90-f
zC>+=<<>hIrq9lBz>7;6LgpSyYvqchTgI1JqJ(+rP;tbw5HtUWZm8sLa5^-+6egDql
z=eu(D2&?;n1~O-uW=}hPtYmrY?y`rVeoEYZkNLbN#>e~RkGF6NgF4kN?(WuC%=bRh
ziMv-U?X~4jOVheIv2Mxxb7wc-ITdo|#a0=iiH{$8YpQY=?n+QQGwt=~(v}zdy|%V*
zv|Y<z)uQj#bH8HwaZS(2mZr<biH5IZB4jUaJ-kHQ?cBuU0iio&AKLC~@OX6diYlc3
z3^YdcvKdxQS?uA{Gb@^bL4m>3#WCd9C)OFgF)y5-bo{ZkKajL-!PC9^x9+At_g-F5
z;rRGo#GU-K>Mhcj4?U}_T`G9e{^@}gr8R~%FL?h+e2Ei3-o1(8D5qA+d);HL@x>Fr
zrQ7MKbw7T5#Zg7@!qbh@Ui=QK{;_?lY@5PY0p&gZ42OQREVzIA?Zlm%1#T~!?{aZw
z+g*iMlFJ;{XXY;Cm~hpi?&0;ACI9AKU$F7+!vE5;4`pBelAdqMdiBQVw8Ko*JW|4D
z_cqIa|93@x<M!L)NkNghhm7OrxO=Tz=2#s3I4HAc#y%6lc$?ddg%iK&{?WRU@~Cw#
zbKsJ*WyPf~z0TQdj?Di3?oc)JwguiF7<T`fGHu$Ulj`$b!osG_UY-5#+PYY7hKi4_
zzwggCUH0|$_2mEm{(jxY&CPvy_xpX_|Np+P_we;yyE)g(i)-JHN8D#-7#<Eyy;RS$
zLy_S-@03N!9(+p{@oYb@J~e}pVPBBKCGH)HGCS6*2c&*E`tVCa&34yTlY1#%pyAL^
z;ZBwwDS;lrTAvKr3EYBrWWv-Lj4m!!aJ82dc+2~xmrd?1|CCov8`Mwo-_O-^Ews#!
zDqSAAIn8nT>i>rO9`{)b$jkSe->(r)+r0DKw&LgKjy~?U?_01yA$;mfvD@48k87{r
z6ZHOi@!HcTPaa(2IeA0P&!U$0+vRJm*Zwg{dn483#eDes%Uc_ClSO&bY~x<<mTI~?
z+a;o4*Mn3Q(fSwHZgs44b1N3*dv3!t^`FeHmOalC^0~SE&bt&|a?e}Y`ywiM-bNv-
zQl&-tzj%cz3xcORL+X;VBCz4a7rU09^mY7XzF8v9>B*9&T4{x^oGwo`aDLrpYhu6h
z;$d$UFT<pK{?(g%&v-XYJM2{WaJt)_o&F3>RzDS1Oy=KZFWcSqMeEJ{YPs~VC5Myp
zDkgXqgva0c=_}uI@4=6E+b=pheYmkP(PEnc>+X14=E?UqvR>V{)~4|Al4~zM`eb|9
zX2&<JIdj$QG{fYw?=DJ9X1^}y*7FTBw>ZGUaE8seZr6VWxjU8|iF=t|<zyQ~ez^20
zrEPl5Qmxg#6?Kt9)BNAJ7}QtJ&As}|XwRSTxjgy{v-{31Ir^q{@yC;As|6ol-gs_X
z)LOCN<$kFZCq=KVi|u~!AOTdJ_{Mtis!irBes*T%_PO)t%m4fH*}vrNEm8CPHO6^+
zKDs@5^5n|R^m}_MK_^bx*zSBiU;FFpNBx@0jT-Ntef;xjN=SmoY%ZRvu%5}4hBNm2
zwa#(M4W15eYVb+fYDo0+u5@bnlN3CiiGgE+cyh`0q&pW~8}DlBZb--#T(#xcGQHQc
zil3Yi{PXR0{?~2Nb~P4exwlwm`movC+xyJ5+IsHW)TvW{d^pVi@gTeWj#VMkt?T|+
z+^cxp``T{L6ZzKG))`i%TKoR}%Kq`=$CaDg940r0f4g(;gV3&LZ_Y*aGq_63d-<<3
z_O1UD-=nRU^zX!oUc9Qi@da}SE2|aT{>*fK?xKFX&Q0C%ySM5s%I@9vg~O<f-}Ust
z-3rsL?#*k2)NAYfc?=Z6V||NW&+=S;wDo;l`^sAz=gyv*xN*WymR&1X)rX3wI)+cn
zuV;5;SwF+?L*`v(xrb{N`8nD>-Z46=G<hy>-M5F~)}QWx<#SuKzOv}3HDBJ^nc`Kk
z{Y}o-IgYVhzHxVVFZn;+<t6X=72m?nhdy0$AmZwV*3P7zLUy@T2d%eBizw<Ue&%h8
zSk~gXes4(rJJt{t`9`a^EIMkx#nif|-utjAaPz)B0=Jxwm#KxbxH-v5Bz}zvEfeaI
zn(F-6blDr-_(R&egllep-FQ>&^?Ri^bx(bi!%96@KU^5*Z1QjQ-MbTer4v5M@6)v{
z{2jjcLaLMZpKm7;Lt;wm+<)>VFD^L#>D~m5qkjF0lQ>@db&_$~^)vDEjK3E`uY9ah
zWN?(NxlmN0ajUP(<;npC4yA)Hcb+tJo+>!|n9PBe$A=eiOt_iz{b+uq#l%;CvfW~q
zsMox$xEHhTbcWm3dpujObsQ?P<xxBCR8h74D<jMI|7Yg-1RqW)d85`CU@uv9{O6+J
z9`Qv@A|JxK7Eb642+ehhTgmr)^Qr=cjZ7;m*YS3121<W;wOxEeNtV0E(QES3+&U2j
zUpP}%3ddS)-|S?w=%Q^3$1T<`ZcD<Yf1F@iIHkflJH&aZzUwkA#^+vq4<ZhRg}gc~
zBNeUVaX~j_!`-*MYO<?*r9vc61ui<<dhW@evv2D@2^{%Vy0uDgyOHS6P~P1)wa#o7
z&Et^l`o_3d@ZnXqc|r0OUbTU#D;!$aN!*-z(jvZy<2cv0MNZ*Y7VKPSHnpv2&({BP
zHFc*2D?Ik(ZkuhMFE?q@q!_F13LGzPZPkAAX_lgsxPF{VVBq0>{DOjlJ6<lEePL&D
zx{Isp!P~c`#kyIaK79(BLfM#nyx_qB#wSlrb>6)GeBR!@olo|{^8UBq(|dEjzPjq+
zv*y2P_Q^@AFK&Ik^jS|$jqQH@f7>=5Nv7_j-`-C@bjYdZ-_PeWEQ^<&ezkX=r>fGK
zc>-OG8#4ti{K?xO%&GRJ!{cz*OSy=h<}&yHK0I*$EU28klEPGzTJfFJzJw!7?x5;_
zRnb+2-gj8P)LxbUT+el2UGh@j*h{8Q&zj#~^ZC6M0|z(v;aR5H3X@}ZeX~qGCGzI}
ze);TcYgTT)|9pOZpLkpa<HCgt^;TaG_44-qcq@Co<NETqZd`SBbsgQ^s|(Mh7(KkP
zF_~8?Tt{qi`uTY;?(Q~^+Md_@;6Xw~MTNuCpoM$($Y^S6TGae7@S9`7IQit0FE%e<
zz64DSZ%jDI#9_9Mceak(p7IxpQ^Ize3EXvl)VuCr^94f<Io&;v1m0X^5}L>()-9P;
zD_NwiudwosM&Hx_PeTeymLK>x!Q19dR&?%~rgKYLk1cSTxsKtg+jD#APZKH@*CxcT
ze(tqp=ZOGS3tKY=7L7v%&M$N`<S$51jLUtf&flick+5+_;5u!mZB~+<OWO<gBuJks
zZRMTyx@x0ls^X(R)eoo5_*lBlTVvMg4?;@TbG7F%x2iC0{O5n|_O=gaR`cj976p|a
zjZAqb-8!Q&T2V-Q_AVK4nWL1I1|JN(zO~0!-crVhkwMVB-#uWx^__q~-<kV$T<)#A
z`gNPI_8x(<%MvX|?z7IUpYgWsqHN<jX9fnhUaq6=b?*1pUA+))Q763Yjy}s<b=^%>
z>z+I@i}~@cwEfuUj-JhyahIm+FZlDPu05NDAvGe~g{M-0@ot-wO7M-G=hqk7E4A4%
zHLsHRS$$2p{=3wS-ct5G6)oGhMHU~t$Ln$5;{L*@=3hMyPd0Fdou3<T!@6q9V!mGW
zubfT^-xq%9+si1IxK`ogmsW*|hnK8uSht8{YNmSNv<>{PwoK;h&7OL+=Zb0m;@4|T
zCun5fPgoN!{qgk==M5GTSr51h%eQY>9XorXpn#{Vf%L3zY-h#H*&a@8cK-Ny#oiOP
zPku1{JlDVNi0tX=ojMLGX&D?=z5NG2p4X4Cy<Zq((pFo>Eb?#LVUrVELuN|lRKHVk
zTeGFk`PaiITx<UBPUPM-f9Gb_Ut7NyuUdaH$I-8oFa47C$L}|TWPH{%tef}zs=EL7
z_8o#w`EGkkWsa`;HUDuF!<{P^<sY-PF09U$zoE4@d5d^k8UK+f6A%1cqgAunl)Zj_
zsm_eWdYm(-{z%K_o44!iuh%!8ZCSs;Jbm)%XT@z16A}`-4JGbAi!9-J#m~5Hf4{AB
z`@?tJ&L2#;mYDy|t!BCb`^{G=yPpMm*nB*AVE>#|7n2N?*S}KIn==1E<DK|IgZJj`
zOd-42_>V|`e7$zw?{9aaBc^`XcG#4&iNoCWUT^hnzxCe>U$;gVhR<GU5ZPlfX}jd>
z$<H49e3WZ{zGdm!dj2EsJuc4|%ocbj$t@qLaK^xSskYlTE6L^E-xJEO{bFO^YM~uH
zw`aZI{+>)*yX{qVx3}f~_<B7))++t|y}gF1r$kC#U0Hc;=l1(`()<5>>JEOqE&smU
zWOaYHni?AyrHN<Dw%@DLK9gp=E$?pEQt#<X#>SUd{ydXr{OrukX8F1wjB;|{?wUOI
zOWQ12{QTV7?RQrMF8*+Ung5D~S;hqgpIIiH-QxP|HotF|uj|kZUS`t0{(F{~)QSV@
zlb?2c*z)h+ddrENQZ{x9qOyylA8$=%HJB;=|2;1#t8DUre$B4peV}a3lC#Epo_O7x
zWVEMpJ(p}!RN_as>ul;V>-psEdd|)^zkWOK;v!cLjukt*e;;b)-k5uPn-#O`>Q$>g
zTy&RDytk*4ciq*i_bQ*yWous;ck=LI=Hz2N2U|FWAH0qI{CUQyQ(ioBHaAulstR$w
z+x_0IN8WzlIfWUF%xnpdj&z<ldGg?=r>8%@UcdjEv`_NsdA8LbF8kX*e7F1kwyL_&
zL)I4IZ|*#AzP5$`MRWC|WsB>NWSn@t<Ki~=7rGLS-q%I@#q*B8`uzS;$;G_g&ns7+
zH}Ck8^}3)|EFvIaYG1c#dV$7!{x|3UN~T_AE&I;@JuCOK)T?RT@sAfT_P2-;E_nG-
zLijsVRU2Qk#|GIs_pRTUF*MvvI&|@m{YJY?J3rC4MOo*xJ6Q~OvGE`Bomjpw)*-*8
z;)sLVB<K8V3r__UY8EW}!qF$1<LY#>k?nl>QjPaz5*LzqcD3`kH7Lpa>+(L|d+Ak8
zO30kU2lw1BRQN6)BB?cJUh>6{=@)fV44S51vuD>>bE~suk)>b%`@AAg11H;j#|_UN
zDo#F95NCJN30ib3f@AJR2CZ18Pgm*}gj7q2u{#xsPBLJr<k_%#?af8)Cu3NfcQRE4
zTdv{}PuzH8dt&F-_3Ag0H(V`#di8kV%I$kQyO*yK{Uf?}%{=XEe|obP|2_Zw|D?{p
zg3n5&nQR|D)XipZHIWfI$SgKvfw9=)Qw4%cZ!OkXaffT_yE&IX$7uUK@onC}Nd3=L
z+njBIsre3pkJx!<x$Ar_{>jFxR%^-dyKcSL6u}QXay+g1=^alG3V7Eh7_CUW^6bEZ
zvyPz$&0eg&B(u&@<y(WowCndj$cu6Nw6*1WeBs}CMO<J_P2HnamMnrI`(hsoO7PDt
zkM<Br6ksttqbA#PD<|W$|Dsh1);_<4*xRN!rzr0@lXK-j(lygP@BXV#s&E#F+|PPu
z;(XbO5uA=W$$zIX_itTRVbA4f*Z*Oj_nR!}s+H^fY%?H}3>QniYd?x~_5HbbCDkM%
zp+8!%`1<DwRhDIocOE&+p4fa$QRQD=%Kx8Nmo5<T{(L*~c4X30^F{79-4p5-uhB2q
z;P^_oWrg*8$AbA2J??)I)Dq&~wbASQgo<BERZl`#zU~oiiimo>Ct_X88GD|4y1Nzr
zJZle}IkTas_jBOPn;Yg{=UJ8XB<H7)Vfp@m*LUu1Kj%1iZSI91=L9@mGmMS)Tr2dQ
z$R~HuRQ#?6Q%Z-NOwX6K=k(=@Mf(#h-~CQz*eAb3_~`SHvhUfI-WqxF*EZk#Ak=-c
z>C~RA6`M^aRC+%Ye#<y>`&aK)Py4jTKg74?$9?SzG1{|4?&{KYcO!)v&ehIu)Dw<U
zdiHFB)Nx)lZn2y*4U=CVjdjuy5|CZvP_luk{2QOs%3BRj>z_V&-rQ<n=GZZDaa6nJ
z$4`GZzPNPh^ujvXMK*@{NiyH&>mPTQzC1Db(X68x+S{K$x+d4y!MSqhg1Dvn2d}5c
z7oU_l_e#o!<8oC^pTzt=zOR$Jo=6DU@-au<>6Q<+JGiQ)Tx!eaj9M1Q7LN7TIzD9e
zHtHU8$X|7A88`RFZ-0KTD7o0=<$mNx$r0|o`&^D6sA&Jy$;$c5wZ~<D$HX7j)y#I*
zhF2F#OZ;2Cww~YT-9N)!ERpdn?^M4!w}eZ7;oQ$GY<>Rdx;3Rg9zFTI;=;~%ZPL|$
zr)?8CoFwPi{{M}_>Wdj05)Lv=KO-n8*yz~I20A4;<My?W(mt=0rg|Bcz6$A)wcd8_
z!6fZY7o|H@uh&W#Brx2od@h@Fch}XGJGr^IHssti@|kaUcjdozU#`d3D_ZV+cR^`o
zNSD9e&m*sPmfx=x&%U<Cv2y3z=edQ2hM>M<r?9%&ifgYUC(M`WUfv<F;zaJNAQ>U~
z$z4bFk0g9*5^4jdP*dl*(Z3%o?#$9~nd%$cb=RedGr2mxVSjn_p5Je;e*L$@^4FWq
z=U?R-m%Iq*ku+X*?c;(43VS}Evz}p+88r9rbp7}~%i?DaD|76u54^v#Q@Hw@iA_hC
ziqOL7?RgSbB^qu$5{&x#$JfPPQ`ghuD}H{?H794y-C8AOWy9)kIXsd^ESuBMw?(Zj
z%X;V9EtdG<!NCvTzppQ}S#HGoS}0c7L->(kZ~CtK9%<#Z>`QMbaVUM^k!_o|@bCuX
zY~5*dt2mF|l9_%brPPjt<8w}{!TGR`eu>shTf5`)Uuu82yL0;;tM$4E<pO8iE9U&w
za`#<;{X_+~`5&w=sQ=-UIq{cuzFa+<YSi&~_oqp!?=r1rzaO*ZkFT6?)r_&rz@>7#
z^ZgIjA3c_DpRmyDK>71~hwk5$mYMh7Yi?8Ck;$?5+?OwqUOVsmMAk)1{ndH8cFD7C
z=8L|(|M2zn`0`h`Rvue%Y|>=?2;PfkGqegcs%><{CLeyhYxed%vbWgJI&FDx(b00t
zkv(pc_w@+nLVhcj{d{vba;!}Co)EK%fi3uNqkdhNw1E89b1QG15wpFr%S9w4*SYVN
zx=8l7gZF0ts(msy=UlZ-K9`pF{tY+Hj}&WEx$11LdiTEPc0laQ3Xk3M7fFNcS#thv
zn0)$!OUbew6)wN+I2bh6+qFKK#Cl>)#M=w!{bpRx{V>7JIwrZ+YYTf|VC}7^kFOog
zx%e>PoU_EeUrVkYKfB<p+q;YE(l-8gPRMk;;y6-t?5D4tfpqTvbTJmrny5S72ezGe
zl)SP2-p7(vEFmdt-7`-)?RM65+I`mD;q|Wj<&nuoAr9-U`m?TDhKRm%Nxk>pz*6Fa
zNcHK!6MLerTjiOBJ^Zummh{UT-m7|C9B!}t&|Ak5l$tU(S656}>$CY{i$Xb*qt&lv
zZ|kSoC{@*FevSEe@_FE-Pb-5>qlIfP>wn;pOZgh}=zOEW&5e!C5ppfpw#zhMQ9kwR
z=c6V3fdy65?wU?rrrVtU!r;f29oOI4xqv~*+ho{clGyE=>i+WhR<)Nib1Df&-TSQM
z^y~iR1%)m~tc%?J8vSp_?f7sv+aPrJd$vc%9tlde?>K(1*=EDLR`$|B7WajJC(A3p
z?pHl=_upFX)y4YjU-Wg%w%`wvf6e_f=j%(0Qpro^buEXOXG@vXAKWJ|X!W2@qv_vW
z)ip}a&B^mk&%S$mvAKC|TXs(ULlw7mZ=zpU+_^hZkJsR)>1z|d+8Hbi6RJ8EewePf
zqg!9;H~YfN&KE!AKF!>`{!o0|?z$KK`PI3tj=}#Q8TBVvx~+M`Jn_o6-iue4R>{nn
z-qCV(rYTb@%f^Novz;$|zG;?Wto7*A$3wwSfBfC3{B7M!Wo;fQ;cYgxXLOU_&#IK_
zm)pDa*v9$a#1-~#_;|SKmCys-qu$@Q9nrnZZ1DMY%8IRL^B2Cgcl*M5?2MtV;^Z6h
zHDBZZTK`yhntQI{=hrE7JWBH}{+r69#yu_X+_ByL*LXrAYX8NCyy%j)*=Nk+*mB(J
z?7<!1);km^sJz*)q9iGoVJ^JaIsa&OwY$kJrJ9)$jqJD19@#L%{ll+&f*zXI_cT5;
z9q^s_Jt1s<{=x}2>i%v&en2ewf}w$2{@eZRo=e?j-r27@yLrZ)Tt<~ew;a>2b+8!b
z_0<X7ZDN1iTf125t0A-A+p^t%-e}LT&v5U3ygGcnTVmqE%a6akxX27zK0jSA_QI;r
z)os%<r!HTvZujp;@|PEh)yt3Xs;H=VaJT$EE5mYUA5clkE?2?u@ZnbHyHb}YseXNb
zz`XF0%k2Bypuw;CcCz_<zlP0C)`{IUg;CA#Q-H^Ylvyl|T+io+`>u>lV6&TXM@qkL
z-u){}LG6KyqKgjO7}PsG4Hb<mS{i+O`GSm+?3$m(_tULbFImE3|L24A-nVJz=jDFB
zbEH!kG@AC{(a~<R+f$}ZOZxlkYsHs~?sHdNzIrBYbL>Ig(#j_j-9d|3OI}~&t*h(H
zO-WckJ8u`Ke9Z^OCq=K#k6lkc(7+h6B|~st)ho>xU;ElCSBGe=iP*?=-u{10@8kHn
zm8@*Vhn*KaR(4BFd!PS6_4E4ug|clfy+?T!%^&yfT|6<OYQ@3Qo6ag7h1IK%8>(dK
zJd=~@cCPH*Zs>mff#VF>|IKF~2vi?+?{WIwuy4lZ|8aA)Z|0ZpZ`3`O5cHjuBW&A>
z{U1e>YOEgh{`h)h@?Yh9_J0h%EX!*D#ofdqY_-36<J+{GwQr-fCOz)Ep>DY0sDzG<
zA*;3Vbqf=9hCg%nGIFZ2XSK%7*Phjzl|1k8<DJtRwl!Y9p!y`X!}S}x`3cp7FC_l3
z-D0un{_OhS+3V!;4F_yzukK)xtPzcUxcWucjsxNW%WT^&vu+NE*t+=Nxw9=1OI)sB
z_<qsqK_o}Pn_>xjSMx8Of5dW`mp$}&=MoY!f8*--*$wFe?`#jvEP7p{^?#`wzX2n|
zRy|J7qw))#Kdjz*?&<uRdk+(OpE<m{D>t!rfAgjN)Bo1iSSc;J9L<qq&3n{Sev!)4
z;0T$T+%3~1UU8=;*lRHVKDhtt;|(*ut~e3ZeQ5LM#0x3AQqTSBI3maK&P2K~ce%5`
z&Fz}q3LOt+?U?R8EMH`kEXw6~zG>qxsh`mf0t;Q|=jXOf4-tLq_E7S;`GphKhP-hL
z4=YUiWwONy)TL5V+T~`kf71-eK<EptWxEPwUX}b7%QEq9;#ezRv-#jd)$mW*_xaz>
z|HYEDv;Fk39IiOs-3uOXjyKWR^Tf!};mX{}f_KV84j<2AIkn+h#`iDF`C6y{aTf5t
zkafnJ<Av1@N7INiYERzAgg(A8v42v6*^YF^sM<&G*8MGB5G*-ihaUGT9pAU#%3YlV
zIP+E>U0~=qcd_fOX*F+V){1#QHha9?o!>b;al=jZ4SUUh?Z0<%-N*Jbuer_#w4VK(
zIs5a+)Z@AqCi*MgDmWP;e8iUI>mKMYe|xwsusSeyRr@lJcKP?W*qx_d+^7FRYD3ip
zy&9<>n-Blj<@qPMv)yZL-_Fugg(7nc&ok}#^ElPx_Mi8MLKmNGdS7mO|7fuJmTw22
zpD)P?u;{Svl^5!}e*D<3C3g8sS?1f_l}r40PWRXU^|8ynC&qnv|2b@_{=xT|*UCQ@
zn{QM&xW?}Oql0|wO*QsB@!D8-*C78wSO?2S?_-<88<coHv%hy?w=P>z+<GvO|3UAM
zQeHm&pY9WkgyebtaKB~#WpU*_C_z7MYb|S^9-|o`*|^jEZ(BgWMEh^ED=QDhT7>U;
z|7ri$DBWx8Vs9@nZ0C_|3S8{AQ+Lmi>(|9WYuc>#JdtlwcyQMIe#tJs#TPrKYKNPx
zXlpxl?%c8W`>)qd?hVm8dRl*fO#1AXmzQ6^HSy<uP_H@p_#I)nvbD3#H5m?`T5Y`N
ziTvK^C678U`bu8|&!zmI<mK|?g{I+@M{VtU%$BnMPJM7JkI^^wSZMaqF3}b1*8O(7
z`S5Ui@`D47X6J8zHdijtys~NMjeWJ&Mn*<bCdZ7=+cbj?a@XCH^5et98TR%2E<aTL
z|KiS0<Fs>gUY7g^t+d>;=g+78#-YzQ>OWu3c9kV&7vHzA|MJo@ai93@D><I=-+NcE
z!p&JzW!{Y9$7(z|h4G8eT(?c(xF`Fey7{p8zlZBNj{au;?=pP><JWCdJC;-|`+dAZ
zxvsWZ?m46GyQ6dd&6e5qOov11%&X69FCV-cXH>uEQn{#HhW+V>`xrK;ecUVc|C)r+
z#Hgrxg@WYQVrKGp58IW2;?Ss&VOMKy%j~4O_K+(U=DU7tS0@FW&V3<cB;HVM$6lt|
zsv_eY_11BA!%DvP=`kncZwi}lztt~h_kGufU8}v5KK{Ni+bc_Ewbm`>&~N>|Arn8_
zIOn;&*|3<eb$X1a4!1+b^zQ=IpX*NSiQ2ux>NU$mo;t(+1#fdZKlInG3VgO_(w*hX
zN%@vd3(Ab&^69ViY=}Q|IK%dj$dukMk&AY-Zm(yJOWYo9o4)3p^S6VA8zN-l<&)N&
zbN2k?&a2xG$=T}^&lWGWfK0wloGtq1_Ju2|CLZ0l=Q}0zN5|T&3qP&bA!{xzFzf#z
z*=!L-!;J4wm^wt`^rSaySqrKj|6g*mB2T&FLe-tu6Eybbni+;nTfEDFIc;(80UpPe
zX~}7(7Dtx-I3aJ4rLXH@p5bHhIk&3$Sn)Ikp$latZy6@9x$9~mt$X55;O}QX=M7ku
zezTjoRc@G}W3k<c`Tp0te4%b{4W`zAnRQPr?%}p(PX>h@-TGFxIlt3BZ8`h%M#Xu%
z46fJr*BX4?Zc`(^Usn44z3}wd|0jO!=GYx?8T@+x<@nq8I5+RSw326q-ev1Q@yFR0
z3trs*jhAQn^!Ot)MPKHv{dwfkmec?D>o4T_naX>A;-$Hdlx#m7S*yn}qiCabHGA@@
z6B*O{cD{ShG`-gTj99|u#`^fp|GfT-T|K5Xz31(Um9}<=FT7}vv08RC>DZ>rn-jLp
zh_PB{Yol^+#?5NhCrQu6qHnLRb%;OnX7iz^in{ZH;?L~-sLrDKwmPo0a@!%}yY`I<
z$rHC7O>&D1mEtmy+;AXit8ar6&*a_u1-qWL{ZK9a`1Jq%ZMo6C($TXPFLZ8Sl<a=n
zF=e^`{A2z0|2k4nPXjHE)6me^a5HRSK*FadC;hH}dcA(X)8du?zwg>z^Yv=Dfz<1`
zFIIVXEVks_+;q-t-@bhnuU7sNx6+Ti^e69K#=CcNGEI65!|(q#&p!6`tW(aC>_dw{
zX=6oVnw?0OK<a1SJ6or7xSiRxoQq3xdbHK4q>TwTH~ng^03D)Kb=&6Kjbsj9-nE<0
zHZrppe0t)!`*rbhUg=ri(<d6u<ng!vYoa35dG&MFRw?VUHwU^zwKrs4)snHRkx1M8
zcEhj0#cm5rv!Ca6T+7<}<L&nQdjEf4-=ex9LQ1U1UgK4r&-;xxo?d@k=M~wal)Ejn
zpap(MfcNn&?GY0m{G8`4u%IA6BfTYDdXMCO#-fec=6eD>Y(8G=l@@#!S?-X3|AXL;
z-EWKaW^N9@v3AGmvmv{0+h2UTmo5Icn8Jcn4`NpQU3lmI#Q3l8x6WMhsL~)hC%@@}
z$SpQM_m~Ht^(3{=ybdejsXVNjd~>z)ht)5{z9lX`_fli0ibQjCUi<z<i3@N1pU`1*
zasAO*ug#7e$yj%!b<+848SQ`m5f`pHyu8nS(fl9JMDDoRqIGvKW}S%hm?EgR;*4EW
zL}SN1Z-F}xx4O*^mb@UoHt!zyPXBhce$|QWi=QsY4Pg6H>X_<#+&G1!$$D?<*EvUX
z9IiF8C#)&^m%n||lvV@DS>K<RfqNY;S1Q)je}XQND&aNGx~gHneY<1wlsR|!a_jDz
zmvahfM%_vK`^+jf(vIu<)%~lxwbp)9@_rw7SHSYiM62H~Pkjn3`H((k?rrYcNV_v?
z%uoI$e#pEntyt@RNZIII+Wm%g&4QQ8MY#C?#pKtX?etJ`zSHvkHP45JqfMJy_G(yu
zQ(v{|oO662%f>^(pALAilt{KLxL5A<>Tf<rqhoB-llAF`ax(5UGB5~SDCMwOyheYY
zhTSjrP5&a8YJV=Bec#nc)#+ES)0K{N#YtE0WV*e2+CSmncZK}tTFbKyrN3&}?&Vgj
zbyunkHv5uwygZ|@^~4W{)d%Gzt@UmBBzJdR_<3>K)^o@2igv!)d-R>&`%RZpOzWy1
zFv$I?<~R~2cEDRCsifLS?Dsvt4VG@}GjkO?*4*!jo4NX^KEG^>XZru7`<teCO<5Xp
z>#EuN0?ki+)2~^{RYyzg@>^4__-gBc{cFY9_Fmt5?PJ#$t(@8K{<VI}tbgVlyrkKE
zgG_Ya)GPN7vM$s2cBxD~`+TbcL!+J17Oqf*eS77rwrt#+eb3qX(8h1?Yo@IFA6v2e
z$9El$uPy1NUEhv8Sa+>_*WceclINCO|8E?f`n2+b*&$~A`|;n;XN7L%jP4Une*Q9O
ziFn9jr(~Cg=`6WQHU@9n9C+T!ajg7t{}=xp{o{}9H@#YWT(DkN|KOIuivry&Ij0N$
zneI}2*Hg<?er>b!tYZrfom;c@#{AF5Mj@OUmqi^Ezqu?hVv22MfB5W0;R^|g_{HZx
zZC?K{;oW+_>!l0-u!za5jhxQFSl1=cQhjVu^aq76-4cu|PyF)Rq`T*FLHzFN8?+wg
zF3(=k9rLC!{MWiomi7!Ue6QY^x0B1-__|_nt(;aY=N}QpjK}57d7YB|j1#}#xbxN6
zL9k77@4iFY)ob3*C|lZYy)V&p&C!Hw4_9Aa|DeA+K927=XV|s_i|0OnaBZ4!*4F)o
zpYpbRdfU`3n*M6;<*DDE{$c42<mK-)H_N|wXGO7f^5bK@pwS#ro1#BI3PGz^Jv>(Y
z+#Rbl@xjL9a)&Sb+vk2YEj%$nv7@WYDQw!~_4-k3#dep!KlXO}_5a0>_*REq{lCjJ
z^ODN$V^zOiF8}zjUH)3-<tw{NUvDUQ=%g|A9k2SXFpU%?8_O-<e(zj8)#bv&r-gDA
zS#_6NY6S%aWBZMaj22ureP?>**t~w3>sptDoo_ESFO}4LtgU_Y%I{kb4!{3AYuA+3
zry7~rC(M}>lRo>}+UVpL7Z!f)Q=NR$pzx8)p6_vY&E@L9-z|S}Z|`pB(p^z`d3t^F
z_V<>UUU6T4J^9m<lM%a0G#4#elqK{3)#~*d%HH0JN?fsV<Hi~0`SY$a1Woj4`S|#F
z^0_&depfeFeopI=x0iF<%xG<V-OBWsJ*a22^xpj&d*-plaDB3!@m=~`O1?|bO~ENy
zpA#Bc9Zz{|`S!Z+VBq(~@jp7Gl0hR@r_Wo}f8Kg-$-&Ro>{l(+#EyKJ#;R~dnQd;<
zFJ-$V5u2s^!hTnu{PQv7I{$}%4|mzCmrYaX_)s+e{R7p{+ixCAF-$7IR`upYOmnwr
zdcZ>Mw)Hj~8~4Q)7Jsqe>Dk4fbnw@u68T7lw68zK^xsJ37%xbRKc|-C_47(rhv(FV
zOuvijKvSn$wVX^Mi7!OUve&*o8(y{Ja?YPwyCm3(@4lC=YQNj|`_|r!&wDQB99X$1
z_C%2Sp`?uqTFYg2wezejJzIYEXZgqIRmBH)iA8L%EjE>V^+C!fP1i_kUwM{H`Ns)v
zi;GWKf8BO@_NfGesg7!#O(7}2H!DrmV|>nax7c@|USZ>T<?z4SU8~B>f8F^i$in$3
zdQJQGJ+*steWzuGNPkuotaQ}lTUCC?ZsPq#LG!yly*kGK(`eS)-)C;dUOKhkrTxKm
z1&*W_S3FmoxqoTNR|_uzm5vu%d6YU|GtFMjwf*plv!ypHzHz<$V`j3nJs@<$*|ncf
z)LJQ|9gr9B{u^Vq%&$~#SJ!1d>Gc~uMHXgUEEi>wKA6Xv9@n;PN8;-jK5bl6malh7
zi2i-}FsNSc=y-AKC~Udqu6H3SvQ0Nv<X@0@%K1BB-iGz(%#wCqN^9ucw}@k>b(odi
zMg^zShQ^InVs}L4ZnX5w7eBP-`ZbGnx*qM@6l7a}*Sq|9(0<`j-$?<NYsWjKELl~T
zmmOFVY8{s>+_~p#p@wtr{f4;MDXm*d|2O}#Uuf{m%a&(q>WVWK-E(s9E4}JlE?D(g
zVur7qO8w_gPcQU8)BDgCy+%&ocB|~l)!BOgj9za&@xNNOB=u*<><^A>?f%8GnQ9zh
zVbBu#rnKa}N6e3{FU5+t@72Ea>SNE_>HC(?v|d}E|M*?!k-q7EjAGlThI!w67$g%t
zqsdNx+vci$kDD)=G5ai$ODd5N&n<o<YwYJ3es51%#_lwZ18?KMHC<W!&1wGrdA5Ac
zQ-2?>KEq~w$?W;UyUvCdGj3Q|OU0hJx*#I;ZTc#%>hp}+<xdudN6Y_tKXKcKuWM>K
zqjZD}c6c+Gz0==OlXLaluXycuUHls*6N*%JGTFb;-B7hoPibO<`LUzdIOKn>-~0U3
zhl6b;BB57m-UkG%b9dY+_gm=H#-wPyxSjh&cWwRT=C)8Qf6X3-%{RB|E2U0lo8!CQ
z#U;Wr=(KcwV`hiDiCXFJ73a)u8;2#nd^tTJEcSEtLi14PrTPbtb{YTpc_@8{<|jFy
zor#J}Qw48K+bHx}DEq%&QOmUjZeBMHXFsps_d(LhX3@v2{a0Uz+_;}L+d66ff$yB}
z4?JoU|IdDFe+!5H?cL{>O`CsYce|X^vR5^|k6mZ!h-7XmQ1~uh!YkJ@{dY}!Lchl9
z<S$&iML`o9wl}vie^ODB{N;Wx_3NGG$LAfK|MLEoIq|c5f4a-HU(DGc6;qu2B(_&B
zVUclW!J-7~ybtny$;Wf*&%X_gi0JtI{QPyRch8@<e<-;ACT(}k&mx8$GD(|~j&jv}
zJSrY`*u2M0dEc*B+CP5&1YL%{^&EFo!@s}3lke^-^}D*M{QW&OP6Nx57Xm@S!LM^J
zZ_N%ra{Ttbn@_yfMr}Rx;o;$psoif|pJi>8ir$uU@NW72w*hOful6i&KNvje(v{R5
zAu$eYRb?E<H-0|%w#vuF#ih@(=0`#BbceGSzEtm35L?&x`t>)dYlh;d_oS>?@#Je*
z_07-bZ=Rf-{F>MN-|;1$lR@{v%<x%e^?Z(fy`77h9dkBM^|v>TM=yPN?bF%WDbSrA
zU*Ff;+ZvN+t#duDwY9b4*URPl?K7S{fByKWc)Uwe(xR*1GBYzlYtlfgGyTusG7tLx
z{=R&Zg2mUZ>Z+=W`uhAwCvmU1AZmH%zkHLzp)+>cYubMNQ{MST!_Ly|<}1^qTF$IS
zA)GfR?v%>?Tm9(gJnxIw_Ot7S%{lnHU2dD?o<#o1M?;>Mp1FT%+M#H%hUZl^jgEoe
zqjQZlUe(o<eX<OBb$ZUa!_#g@+xGD_{>_<pe(j!y?|i-PNttKw|8AY-Ba&rQXz<=V
z$LFWW`Y*Aq9P7=(j=zv85pFwb)3pCm_>DQ~Cs&GJJhWT3s{Jk-!v!hrk9T)k{xJQ@
z{ldr8{(s!e4`v{h;??@?Cr<g^j0>{=!Xq7*-moo1<@gk7F~^3l*B8E>c|ZB&NlA_C
zSO3g?rptYx_HEjOeLEy4bfkci@clWpho9MevzYST8dN|Rh0IPcFkPQ5mCH1*)g{H&
z!7*R!;LN7$6W0D>th&74es+<k!J$2Q?%Mk~Illcd-*Y@c>-fGiyAw^Uw~IaWIQQ5?
z|Nr-@Z5|UGl|D5ENpae{mT&nW+05}?u;J?al?{0d<&&bL<d;7yTfXDKOH;Y!|2IYS
zc<4qqb*IK(=TMs1`B(7iZ-!f}`#Ag~*IeC~G?D$6%en*Gw%jv_mU>_7)A=o-_kC#a
z1*xKdB{zEo&d(0K=poHAgGV$V)v{dne$u+1e?RtCN^sfVKA2;5)pAN~4CCBiHa)ju
zI#l8&XemFGG?KXYP+2k1?Mg;`Y?;hX_xUBO%osFmezTRlsz3aaWuk~ur}+}Oi2*-K
z+tW{+73j3h`64E8@o{m?jZ2(j-PLyP;+}g1Y9F5$xGs2%mEqPU<rOEQ*yp~I>AA`(
zaQctp_dNFbD}FzeG}&-$mQJ%7`^?{NhyTpK?-<VQIAMY7{;d-<*3`dSdg@-oq$mC{
zM&Yi{v|w|`f(&5RU-|0qvT31(|M~ya=H*v!|IWADyM5_Og&<vyE)&<}&Y!C`PFNw>
zTldy&V>ZXJIH8S+;-V%dOFi^2z1F+^`=0Lh>z{ug*8kaAes1U9H}9T*wXyRrdNya~
z&C_d()9yKQD7H+nJ5gb@uiQp>vQZ6}$<0ID3A4@X+g9n%6JOi>z2d@#f3`c;sENea
z>3^1)X~lR`SbV`d`~21`_cH=j(iO8Wg*H9CHZ4o0@@JSu@1xyayK~h-YCkghTy1CQ
z6j`?Fh2AON)^!;YpDX@KJ>+zhWj8wzQOdx%e`nZq`xnzWB^7-Ry|LTLzUOxHE#8Cv
zM!Z)WcHU!Dn<i!*#sAOf;riXjn))WIsZ4)y&O&{oNB5bDCo}E||2sK9sqFt}m1B1z
z**ecu8^wA>GEMR>ePQu%uXE_fFFI)rYz!sWqYA!k-nHTT)IUiVM1P)`KjU5LpA(;=
zLh7!IY^}TU=LXmHmXHY9gZtAC=U(s3v)Q;u==|M)V><Ho7B71kCP(b7D3Ll<)LO0+
zy>&IOe@zHue56X~*)W}&ryT!kG8yguuas1q{eh_~;EmPA)|!*QI<CAu{hueAXX=S}
zdGF<_MBdAP%in(F?AQ1QD-x~ON&XRt`}y-+L1|z}_fod+`Li0g>sz&$Z2kV+d6yM`
z>#u_=UfGFUD=Yn^az<D5pLF)F{s;4TpC5i9@V{@<{!-?DyFN1M%-kf|>GdtI>pE{8
z%k0<t1b7lPFYq_@ZM+?`dMn@R)%Qhne#f)RA8~cP?yMF#r?AH1RK!I)_fz|>$v<4_
zBO1Hn$@=g2s`=mVeJ-nIQT;8)=Es9(#q0IAUJ3|LKiyh>U$kzGfA#aZ<p%ZtYEGow
z+y2q5Pe!t&;pDlw)(1cDx!-;0(9_BOb{{Lx>2ALx6fk%Dy{gq24V)iNH<@x7eDqa%
zSnzMcwuo}&Hx_-zzlv*ayluU>1AIP-i(}Lzp~IW9lJE9z2=>z1QC7wG?`Pzjrrp&-
z{l}Zn+x_<W0@|4Kdj0-;@2$AGxC$=1iYH!O725RN#Ka`w^fcWW28m7gzqZ|;XZvuc
zxaOA|HD4~eYv}6odP^^N_K~ao5@_@Bh;T+mhJfw<jT;5E!`2*lU-#X5{iZ8dLPSJF
z7VO$(wPN3!dwZp2|2kE_(bL!?mU=Ro<#f5}U-tgIne4l7Kia%bSa$cv>GJ0e>ps<g
z^my_4Lyx-t9OHLuXYAhopYP?Y8Xmu|eAQDuMI<KLN!nknm%LV%DrC7%?n^^L<?O9;
z<@qz(!n%J{{|-FNcW3j%8l9QDBwxO=d1iT?r%vGYs{8HH2_JX0mnVPRwt7R!E3t|S
zbGctHjZ9|xb8g$YtV)t?dGBG>zj<lX_&wxwr4ot~FTQ7GUSV(fP3GR6^ZVxKl}LOz
z*T}wMZ=&k6Dfjxs%kD}PIeaTTtQRroZiZ2JfAvwPx<^dU3i<Po_lE{wO#QrXeO~$2
zMZ1b6S6NS246e3wd%lOScMrquSL@nN3hpzA<$vFBIJe<&uEX@V46Cf~J1=|Z)N}s-
z9LZgi*2pohT_k^|@6?8`iXmQ+R&2}dbt3XguO)lGjgeSmz4w&NJH8N!IOo#mza{2=
zw&D`H`B_aU^zcRfpZyk@6*D9Et$x@)!K<Z7y+u>Sb4JJ(v7(nVzstXQXO^=%mVsaX
z)-$Jv7gB!l8*K@`DEsWYpJHA$w^SLs*)v_0l^1@0{<h`ZtM3;!d}d3N@Cbi<{DDfj
z!p<LTOZe+Jj6%g?zJ*=MnJFG5(7rR(R_ARr>*=LkA}KtzGMaz$Q>ST{EWMB#&$IZ%
z?;;JOc3aj~hYm3Y3*D_5cZ#KZdbRhSI-_fUAmF3a70q<z^e?LeRHrtV-wxQFDi;&>
z@xA*;o#YqE7nW^4Jn_x3<Q4ZTnGbE<-G6n1u%EZ?6DDaRa3U6P;&^GTaR7E2k;nYx
zRkkv(^;mR2->Ga$eYPuk#lKgs`(J0>{G}??)vlb&Q!W0jr*L!N{%7$IY$ryx$ofSJ
zi#sR<8=SsVrro!<aQXQUlj5^)%hpdmbfiFt^NH1a*_4Xy+|%4X-hH>bKleMA!NVm+
zC$?5u_|A3welpc`(c1@{GiK*HUKi{-GttvS=i9sqVSD#I?b#_Fx_b6rCLe}`19R@I
zV4qQPJtAQHN>SEeqZv<kJ`S46sMb39=5yu)2g_F<+<n;iX3HGUWz&*A86V!;XRVvJ
zCjN`@<E|5#cWySWi+cauZB4G-oyKQ=>_(IK+@HT$;`pN8#|^KSZ7iR~)W967X0vh6
zrSyuEnR@2^`|CyT9I2_7UAy_fG{rs6=}S^FyA4(Udma3guO0W<de4(BX4$sWS~5Q^
z+plvjuO|AV)jIi8@3Q;Wsk~uS3+7(m7B=sMPI2X&AGfcau5Ft>CoJ6tl(IYa&;2dB
zd5=b+M%!}#L;J4D&wQG>O6J+euD-pCtdE!7yj`&Ab2^WYWwHAyk<e-JfBCj2x6Pd}
zS4L*?Hs?aCBS+-fni)a+?ItKX?>Tkp^4{jnOe?qV+$k9udGYu5$CdY<Cz<Yy>0{--
z!L85&I=(_uQZge`@ZQ<Kv-9^g-pomR$Km^LKleE=*Cv}y^W!%fsVwI6<g_Z0O5X3$
z1WEzEZT#}*Vz$U-a~=IJpWRWGA^)-LtgGgPqJRA-zpGqsD|<Nqk$v%r|2MZ}PCjqY
zGt)R-$<)+zLDl-b-=Z!u2tSw}a5{o*hK${v&F@^dZQ1f*+wHv1zyIXk-o{xcwq*Ho
zcG-lYCnp3;)ZcTxieh+h;NhvpHybz^R=l$6aNl;O@$lRKd$o7p?y7&2rhlkUWZw4&
zmy`7$O#Jx9e0I#l)|&^dtgF?GOjw(q`seMx1&S!$X;L;@|4Qw#`01Wjxow;Lu{7V~
z+m7Y4zBaJlUGRUIq=A)nLSfnOoZ{rS=}nAkE3>}sc#&D`{XRj?{>C=R{I~nhr{8YB
zwf#ZBZ?XB$e;z)&yI@nXe$-j%LqYL7PAu)baN_3qez(izXFg22pJlfG=&VzLCocFn
zPJX$&p#0))+sj!pIh71gBfV!lwd9=sz~%R)j_-%#Q&*NdseRm+&dcEEZ*F$=jLY=g
z{TZ@){hZdX>iKu7Fy7>xZg5_5Mwz~r^}UAn@~WvfV-Dt?GqCs`ANNqz#^y#~xvb8)
z9~@h<4cE7yzQ$8se%{OanT4ha(?Q|9baAQgcaHJsTlRjpNLW!Jdbf1Ga{8Iq8TR{F
z{Jc|+H{Io9min&4a@=!*&WC+#PIvh<bOzZ=ocwz;muY`XX~<s-R=wFjitlFK=sQ*V
zc!Kpe-5Im~F|ST^-?3ZDbk`e659tH{@}3mV4BVY+XOqa6VZ8lM!;(d>4@IdfLdt~+
z^V*qwU}tcBvD|j;#|#xg4c8#GFMr*+riHJMV7jNg=f{+#Wlyy|B<)y*T2HO^S?BMZ
zbTgtv?ygut{9;d~$;y9qzOl$KtoZ%T^ak(VT5}gZ8TCY&X9o&pD&i`>?!A0RHDIa9
zlen$&7Gg!R2eoF;J#7>B_wdZ_82`1o$4=bdQy!{4dv<p(zif}k{UcZMbH#ZKPD)H<
zIZ*8s`0b`<)7PtcIlST5PvrOPUCr~0>3!^pZ+indgOf{|tF8Q`E?!IO&zk-3LFI#x
z$*qzJla@_CzQ8?Q>SlcZAs*AsXI?)0_~iK14?kwd38`My4fE)|Sf4-l=6f{{7CZ4-
zXO@3B_HV!2PWOY>SvT||#5x`NK69@V)A_yalW9mf`?eXW*@v&+xV?!_*?8H;+uD2F
z3=X&`CEgbj`nCP<*1YQIfa|VKYd=bqIO;XM^qe(o)(l3q&dxUuGWDV1;qImfQch3P
zU9obdpzZTR-1;tFT_3(nip}(CySX|2aj*G30h{AV8xx+MnhH9`lxfxO^*alEa^g;3
zRCqdPMr9tC-4DARN5w&r^z(mLSJ%Ja`;Yg@c5h5Rer%m_-G!Goy6ru`%n8owD-~B#
zbG_Nc*cxdOCVQ{7Ztun8^7U^%&v9VZWlXrXCh|hoR)g8C^V8?oev_Q06UnsF<k$Yn
zH)YndX3t)HFVDo(l=J^NuGBY+R;}WCw(wwoecy>0O@CS%&ls7%KeX9;J-@~tm1%tv
zE$`2}CCL<LH5ORhT(;|c;eyg+hp)03cRPGb=Re+K^X-|;bMZK3sRSm5vy3{M-f!UE
z|IEVR-NJwKFFgs=xWJz@ZSSwou@40QR<oGitxo8je4+jF6{Cj&60<M=FBD(CoBOL<
znM1isNa?=rhcnMR9;&=QS%@p8leKU1LXDSI2R}8R<^KuFBhO=R+$>Pm)3apTdFA)t
z2;K9}+w#(G{F5ybN?WM$@_XEIZJzZDPKwyiK2~y*@6erXtQ`lltwe%C)hzmI^N-&v
z6_A@=e}8A}H?b>!Ow{MZeqQ<XfwG6zK0%qsag%}`)S8E6GQStC*>k6lFC>4*0Z@6g
z=Xl?)x7XV?R|l$J7g2h@rkwFwj1mLy?*AOsGtA2v7*;1rv(A83w}O&W;Ri!jDNaAi
zv3+g2-yB~l6Fz|(mX~ftFeV?p*YLWeWb2~G3qG`LKH~VCEhc@-OYh@O%ls0i?L0F#
z<K`#VDb*sidyexiUwQboh5AIN+4d1%qITY^PIumZmuvdX-TNG7*1lOI;h9?edB*Y8
z*XK(n1a02ODmVSR%hD^3RZI9Txi862npMVa|E{w&>e<IBM&CZq|NbH4&PD5T%U;u+
zVQm}Br&P(7-@J3<-<^vqz8}y1zF^-;p|53s9~Ny^XVQAIQGV7utC)(7f7+PY=45Si
z+i3nT^HsruqvvDw4reCad)kybU#40vY`SLGUe4Z&iht~8FW}H|I5^!U)rxJ|9My<_
zUr&ZNuPQ%!GMwe~u{2+H_HW;hmSx+1u82G(aYE(MLZ_3feAXxXJ_}xS-KFbdqC;|Y
ztk11JwViYR=3lz|w)%LaVQ=q6-fzEOY2O!qxPH&4Qwv^wOP_eVOH{jQ)oy*s36j6Q
z|Ennb)^Nbdj#IHk;E<Y_kU)Qo-ow}vo=;RWQchg@_U=R5=i@;hefl=%AHQC|U(D8h
z@kP){Sd7=-o-g(F^}Vq#*5ZWOq*=3PKjbVp+&IrI;|>!;&#?!GYiG@#eKCu-?oV;h
zy_$oYbiZmBEK2sjQ0hKgv+MB;qfVK{#`*#}|93f6*aY?5C|zu<-w={8vC`nu)i=MJ
z8Y%=%?U>^|^SFQ6yQ3fbVimt@OR&9eoUujw*jaA&|4XvYv9TOml6>~%yQZs0<;25J
zE)xIr#(UQ@n-wWH&lpW!%p@w?c-MQw?x=z_e=84u`g7z1i`{9}s-ANn-_5=n+1`AX
zzinx6!N(6}CDM<pAIph#PO-ITU`WyWwoK#Wq161wScN0;>yqs6J1d4RQ#6eKvGeYp
z|8f><_x`_kDRYiX<DbIQilG(f*_jv)pR8ZB`q|=+ExG*%(_}ye45%u2<p0C19u%NX
zpw6}2f!z0z!fWew7gn?+ME<^K>UjP3zH-wb_t+D8o97qI{-{*=z_KZI?e2Ze$Dj5j
z<tH7l$dV6g^Z#fy&;GHPOzq#Y4@{F&zy5WvlznZtG5EtDhaGFv7~XISPMi`ntznDe
zy@$%Np=l*yb9SD%ckivs;caD4d_6u}?a#^6+os2tJF#HFnX`w48MfZkTAzGM#d1pL
zo6bXK&CK84?fdwrf19AWsPo)qU##jL+z&M{J(l*}t^2I(<g(h6ejn@ZF*$5k{q|SZ
z+@nJM!uoC7IHnz)bogoGRnfb5Yd;H}ny~owd7aHWdLqLA)`k2QUd7_NDIs$EV%s&j
zyq>cBehJ~5C(o@8%;wSikm3GVYsTEz3#azZKfLmlOv>wDiw~AuTKy*EI^(la&r>{S
zw0CpM%h$HuoEJB->(P;iamUNeS^xhv4iQU#fB&hKdi&nhnbFbF9$%w$F7ob)+L|>r
zW2e{BLrbS`67Tw9RQV|-B|W{nZBxzvzuyaX-!;5hxLf^%N1&qPwcX6`xq_?y|7KNe
z5fI|_p03v#wbreu$Vf{|>%ixaJBureii|dG-u&^|?EGW9v}<qec<A}yg6Qi!mn#eQ
z-006ey1VxGw}t!W?albJC316`<7&~k8QN(Fn^=E*x$N(H{^z^h?+xny{8;dc-*roU
z_3@?)J6Hv7-Dtg;({@_+kHqgAZ@O7e?_0;A=VK985-4+A=MsNvpDB~W?yZc!qs&=C
z-|xG|o3Y(YA@uFvnv0r~0%usTOr86?Y1QxT%fw<-BepHCT$>PCc`W4FNBL}f&Yk`T
zi+0>z(6{;KU$bywn?1rp=YG#inUtl{mS)q}tjo{XvHyKX9>4XPxKk?^-w{rX+||u;
zI&0TG_Ves==fbc4)N4zzVe8v?J$KnVr-BI$?irsM*_Pfv&l7j^c7^qvc`xoIe{Vnf
ztoFXjy`66leb*M<74)L``GVd5PHTMAFvzRc{=6e(rrft}Uo59LPOiAWpPiw7C6ny(
zf1=;a9!Ea=kiO8*a&}}|?)|o9wdL+>a?^Xv92B4#LSCsy7IrRxQ2e8uj>)h>zEh|F
zvfOJu7T?LyY7y6JwSJt8J$9;=;XL!4@8>*btw|~fvaBfo)28r(tDS3FsqEXz-7i>H
zmmc>5&6$+&{EGi<;aB@f<jywZ!`3F2OFcBCo|XE3PW$M&|6kYD*K2d~^gdU7t@_3?
zf7RBrXBZ|k78h+S{Wx*Mx3l8a%RglMF8nHYN|;NZks;ds&%V5Bqt2egk>$Jz(`0{?
zhn84>);4qhqdQB(BYa`JST$2dZgfsloS*lllM`p3;tStsY4c;JQJuK;?U*+ww@ozC
zaJA5Q<M7%oVv)=Wp;ePo-alA(`Bv^BMUI0nrmM)XlyAr_zVOw`woJzO&5;#nKF@rr
z>Zv@FQBAL3`1Pv$$Jb11jY~D>iRD>-yHDR=kM;a~%gmpT9!V=qp7XOZxkO^azGsIQ
z{BH}mdB@g#$_05(Pfrakt)ywPwo)-4&SpxR=e3+n`Ba-Ev1R-A#~%{E@pUhct$5h#
z;UmH~MM!y~he7qXoISr*ePB{)KG=|Zd)vc1#piif@f!aA{{Hyv{C%8@FLwO<`&-%A
z*!WE@%j$&-53c{*Ha&x}rTk*>9?y^x2d%)vZ#(z1nzRTwdH6pn+x_v$WdCEkq?fcy
zOt}Ahxk{SqFZqDNKR*iJ+}$nC*RI@T%jHvAYWnKcs|mAbcU!;Pp{%q&9dvfy{O4!p
z+uOhRm40Rh<JvIp&5;#7poO-sb#-+Ya#>dI+-dnL*DboT((?0;qe+grxw#j<M&*Wa
z-2W;tebFhWWy>bSu0P$vyjHsTUAWE^wa%X8sKeHMH|;zBzUO3UzqP%hSNvD^b6blm
z`&flP-&p^3(vpdZoCZ60{BZNp-qRLYc4dQX`|a&Ur!D-NCM}tGX4B!^Xs37K8)D}D
zkS;E-UX!ss&vjRt(&n0gUw=<r@H_VJ+3yQ!oON%k|5&U@i991TTYJy?#Q{rJoEOqr
z{raEM3aho}tR!@9PgwPl?^BRR@PgoJhcfKNLhdpw2%fUQ<SXC$$7h#aU144)TC#WI
zlalg7)owmD#n!tY7=$_~Zn)@h@232Mp9g9ULiTXo6Rt02Rxy(OyyLj!zYWf@-*^sg
z>I=?Slw+Qz<T~G6e&y2b#-~9;AbES4_NW)__q}uO2e$$2+D@U`z5nwRK@|^&Vv9gg
z+q~-FsEHaIxH-=s4ysprQ574e{ATXi0JUoWdk>csX-qOo$QQq_sz1#n^5`3;d(6RK
z7rrQa79Mo!eET{Ni<nl|h2Qxueh7a)asGwcBJ(e*i}#)iI=$TSem={p{ZUQdYF{(n
zWA;;Wym-eo?x1PgU;9O`f1F$JyRc2-?U5+6XoUkQvepNlTzQq|Q&G}!{o|R5Cp~m7
zEn2Nr)xAVk?V;?JC0_4kH$BN(SrB{d$Lu9nq(%JCJ2}lO*JyvZL$KGH$MD5P{T~*y
zi`1tV{doN+Da=fa;lY8GH~bEWa)mKAEG|vkap&WoTE$(p+CDNm5oI0;kIMH<DhP^+
zsF<5j8G8NThHcZ2-H80MrAt8lS$N4m9f^cVYhSBZ+--NCe`re6>In-xEFW7O_bkZ%
z**#;1z5M?>pVQ~Oxx>xiasA2T^5%EnS3N)b_xn+cJ!<pf7cZP`mMfKF^i6lq+UTS4
z<$L<y$Ad-}U$5UUS91SQ?z1y96=Us_kMUe&5N7!C?RNfQxr8Fn;N{m>R}<G7&uQaN
zf4}BOH0#WRdfcxqEp`OXS$**2t$VUHE}(c4^4}C(Gyn4Cm!kjJo%>|1#r)F$^j)?4
z`{i=PmJGpp)$ew0xc2*M_@nOWPm3(i+0VD#_K<&TRPV~*<&S3P?-R6HzHOVB`Td&W
z3%M-b%P%in)3aBTQQairR<nnSP)xx=)-#)At;<@z)O<Hxr?^Zb@W;G6hKKofR6hKz
z|1qQLqdd#$Rl5&Y|2OtMyKg;POR`My{DcP2z7rP9^o=^1o=OH6M4oh-Gr5-Yv&`(%
zJ^SD9bKTJA<Ewb3=jd0P_dnnNc=2-EvF9;uf-i+9F4b-8E?;!|UYD?J^~UX~vafoM
zH~+J~@koDz9K$NBf2tA*Objb$eVh@rN09BcUr5=WzFF(~AAEB$pYV74q>!fp9+PLL
zhJ^=DsaEz`pR~Vzr>$7Y?W4?#j!LYtp2?`jFkyv^R8Ygo4QG}sJe(4DoPWEWT*=&t
z&mQUu?At82zlS$odFvbfGe&-^oWgzzEt&F%^X>6?m-MgfAC8<n#w?@WY?P?5`HbW<
zURDN&$y$39n>W_E-niWz&K0X!bbQZIoyV2tueQbWF5jxRsP@B-MZ$~xL6PIcp{TMi
zumRSF6SyQ?Aavr&o4cMd)AV-aF1*XIZTnS2W*>$lr45}i(^)#3_Hx|4cvbAvV<E1c
zdYnbEL0_bvRL-e+ugLTF^!|k&r#`&vx8qg4Zrix$T9irtKbBKlYE-^h7rUEgf7T4q
z>%Z^m`tQQ?><PBls@rVdKMdSDZSU*E$9~Lj=K5(&uG`!&nfcVSCrQumAGZA%Fhj|)
zV#m4E&+|6CDC6>fHuZJJ3w@!sxacD`bw3WzdQqm*_w{tp<9U^?5;x=ZE6%;z`!?{+
z#O-fV-g{169%_2L%qe%z$x9-f(?ZLS>S^dmnDf?4vHo&Avq@OC`a+7G=(TTk(n6oI
zdzYP>@G4K_<?4t6uiaZ2{qy!qb*tBKb3V5XE%$g;v8U=_-kaRWc2V{CgYVh?>YIEr
zjz7Ix>;94Q<u@kFd%jQ+;(T^?_Hmu;oSY*YlMhWk<sA7$So`vFfBu)hGA}Q4Tzv6B
zlHk3+f8K7te=OMFRy4?Zf7#ou*N>G}cq&XPv8{hN$NthJ5s?HZP-F<XT1{2I7TaOb
zdW6ftLSei5!%DgH_Wy0zcqAI6^Y<9)luGfiy}7Z``O6$mVKoIqL&GIydi#DPU1XSC
zapZGNKfj^n`#qm0Ong`?&&5#p=i_luacAUu%y9J~nID3g;-Y^U9~Y+^pY}QD_a-+|
z{@OPokv9$O3>hZvR(+Z^dm{=?<xfrbIr!z#|3<G>j?=bDRB|#en8LN6fA-wiik#Cm
zAzdsRQnI*a9_QVr77?pf@Svb@zx2oUh5gE&FaOTj|KtC+8#nImk$NvvA#mKf?C0O_
zUtF%n%7bbMm6fMl&wB^<yLMISw58iM2g|-+aOi{9nRBaNlzcL0TUy;-JpWqOJ%OY1
zI38PQiUfVz+oJc|@k7mrMzguw{x+q0N&c?ABVYAY;mND#6|(t;>z!vmUB2LT@0NKM
zb$kqO)u$;eePUK1^sst1S1jiy_q|PL9-d#YIZKj9bp3&QwJKeEzbrdFkF#@5?fM&u
zTy@QAVl$0ojY7>fpLzSD;jTnYgunkG&#Ncozjr=(oR@o_srd7)6Xh-M|L$jpWsDzg
zt0h2D1d68#at_O`G0tg;e73E1pMbZ{3+Gi=+G6ULoY-=RQBg0u=8cZ9uis+E<M;MS
zGv`+c7S&39mI<x0<9e?1$to{*&4G*C#af^K6!BhKT*P?n&i!fgtrIi18n1tN*JjoA
z?F(|&eRnyzY3D^=gFsbnmeVq7@9#3kianHNp4wS-&`3xobQ6>6^iAsap>^W+)>~a~
zeYu!v@K-HB-BH)oZ4r|*m$1POhd;&1j}P|EXm3%;YHdH(du`rU;q)b{S~usbGbEHq
zxUAn>^q@Av;DOx!+fmV<?c(lLx8HyMJG<bOMU3qa$2n6=H$Jd@on^;Sy}N26gK+n1
z>m|F+p3^&M)azqm!@*Ey`j_3i?0%EA+kP(1<8`_{XJ)ibl)SvBZ~f{zdHuJ4ixcLm
zGS0NC-St54?CI(H?Z*$#`*BlPJ)U3AMuL@<Rq^V=u+@fzk6b{Vn5O4jwrzWKppjX^
zEGNPvm$BjY+hgwXwIW5fADx!IxY_;e&(hG1_1?nZU_TLXqUzrJ$qt1d9F|Tv@a%<c
z_h-4P7YjGA&anCYX0u)W^0=CfA1r$Jr=6K0SR|`rAk@jiEv}a`O_HZ=23y^$sVkdO
z_Z>5AU+RD4{;~R(<<X|c7Vk*@yR&Zo`}KcX7<behQ1a2=$0+kUO}s%q+rI7eV~*_I
zNsed4(%&32tY7P4FLIe{-M80w?w(z}vE;my$qX%*^WK4*-+wQ$ytQDW>Vt<L=O>js
zYqh&AJ-1TPZHfP})Asi}L9+y_`)vi!@7}QXotBU8J)YK(A79I6InC-~%>2GUCs$Ca
z_x>Z7-}V=h{wZ?VvZ~CHaW<akFmIl$NN%y|B3r*EvnP{O3KIHbZ^pbiYxyTtd}o}7
z$x(UcOYaiD{mi(%+41_#+a6C(dPrBS|1bU_Z;Nd8yvQe8t}Oa_;O_~kk4@*ZR5r0J
znWE$3bu!mr`x^J(C#NT7{ZLz?Fel-}l$R%@4*siVI1sU4Y0cY{TaPxSetXx<Q1$=4
zFvAJSuSOxB$}Fc%GoL%ouB<C@LX7uTLW?U<q<mp8Ds4)bd0TJK?H&7%yqa*LwY;d)
zbmP9AzY`ib86sZwKYlPt+Tg=8)qr#^|0_RC-OHu<{(hbo_i@J5vuW?IJu}!9@b7qC
z({)bYW#?q4bLCFsdZrc~@#}fFUbJdNTGoem%}cNH-8<VnxynB!bh(z|b&rQzT*{q-
z@~`DriKS?*yk1znUHELZb<%~!H-21RdQjiYJSsNgQ)sC~wXn=orwYZ*7roZcj1TrQ
zZAw*3U;bh%*GeI)iFd7;GrfKCoHXCb)IK{>FxQ5YvrFWQx74{ivY)SK?dnfBdUASm
zR&>ve`+0?J-)3rWD{#npe(~}?>#t@}I$JAB{yYyj`G<S;?TGJ^^KO2u{!p8;C|xJR
zL<+Q_`Ha!#n?0i1hpbncUpsaBXnFS6>pKb`yD<AOJh=b=pLtxx!S5{j@u2lM+joDj
z@w14nef%}2{9EsSa9>d+Zij8HqDFu7<-5E0rJI?XAI>pzUd?NJ<=*vt69pSawbs^F
z4{vYh=;-JZrLMx~KR?(p@2AyF^L)8qUz6`=|NL^<|6xIkd4#fn)<i?Y$<7uo%nT`W
zY!(#y^xpaZpf^6)BP8ze45>(_EuUOO)c72iEerTkwfJyDIlrAy$n7MdBgYJ5H_9I8
zxw6@M-SJtkQtRff7Uc*i-1WBN)1FX?Nzdv%dVLlhc)K{R?PB7Awp;#x_N`lPc&k6r
z`RdOZ0Uvm;e6rcU?xBLC-yxkRDrcGw?vk}P|Hu0FTCU<(XSItCingCCwWnq*oGPy9
zTddbL>3;(YtF?+0gWs0@EOH+Ooz%os9(`&NQ+V=)WB+$n>4Zhoo-b0kXzg?2)f(sS
z%-Dd^Z*D=UQbz5zPrv`%b6gM9;Cg#}y2C<kN3Z&Cf0^@Twn$!HaCQdU@||37)&Dj2
zoicw==w8vx>Bkg%tt4goe`c=O`e&MX>FPed`}S+IIW0RSqEmeP_TgJ$Hr^+8o_TJ0
z^XY$wqqB-W$fb)^fg7(*9EwZy7c&Th(mJRwzl6QO`fXF{93R1=zjJ&nI9k5%a9U?C
zcIe}dFCn`QEu4_~cYemo3(FG^^y)7t`uTXn)@yDX(kCwU3|IQU$0RNC-;$Ci{$Bh$
z{QM3r%qi3Rwoh%Jcl3^we$jb4*FsajSv@QKXmBlZq5hY+FZvS;Pe@E``L(t-J;-l~
zXzYP`e?qqJ<eg`?iNQi7Y`66Hf3I1jcn;0ayr{H|am^e-4woA#lYabI;~SWooVMSd
zt#s|(+=JY^^LT!*Te|;>u8m-b9<Q!~pQ0$=o}!QY)Md4nO7)zYBNkwP?)2R5=u`0r
ztl8yS?#fm*$bH<FaZxEHeRFwT?d!GM6O3jqy0iGiEUVJ2h*vWWliB1dU1~m_n`c{n
z=+d<|Ug<+Y{(B4}e;@lkJ+JsZ=Uhb<sWWNDyLLNAt6ZHNq4Q;Ln}E}yv#(zKP1e?n
z<15$aHh5SmXaDB|v);}plP0`gxn_-st-IcI&|+l8t;M$%I5uy{yu56~71twApFMkY
zzW$%_<}(Qf4-WI&_Z0R2QSYBz=rhwr?u&)m`RWgs=Gia2d{5|ETxWl>mI^r8#-IOX
zp7w1wr@TyL&s;mP6Q@~!nJJ{^1mqS!*pP81`o{H7$u9rqK5|{2D}ODd=g@~W&jV&u
z@LHU+{t@rd^()8c<#tK;DDlSyr;{DqJ9^I4aVl?)=X!NZ@3*5&KELe?i<l)s53hH$
z^S|BKI$M07y!z87ZUHTyJ#0dL?@IS9d%buEXY0$k6(;X~3eTBlmBLfYBlG;fkiyPw
z9Fb4!-MwDE&A3x6?c@8ObESG`Yq;}dyN^A|L6t&JZYgC19d}-LQhe{erw^PH`GX$1
zFm1eZZr^6kPWvgp96dC5%Dz4R_<8LFP#OdcPP}(vRD%vWIeG9u*v9d`PdT`CpY*(t
zC4BvJZ7UnZqyNh0*;H@pKAtGNM@6RJ+h6(ei;MqX9iL#5aYypFtsc9I9aF4OS9|h{
z*wX<Y{~dl|am85u_p~#o7{wbOG;XrI$Zc>^a=KQ;wNJ(BzklrWOKUj!@|VT|6(5TQ
zKb*=MJP(&SPqDuIIb{2d4<CN37p^&H-Jve_#_yr$6f0BS+5czVcv3poMzhP7(|-2p
z9(MEiuETGmm4o&Nri7a>yleY+=~Q*DX*XjZbr+nTbo{}=!qXGi+7@q*X}_(uYeB<f
zl^M}h>Y!O%=Gl6Viz90cg*eX~=@c%!nfm7L$E>WZ4K+VMX?)k%lwu^gZtu5S8?Kn9
zosn2^H7jE6q4(j{-`+G{e%TW9&UUArK=$=@yf1%MT)uG6yvf$@>ha^>`JJk|M76_?
z?BWi5TF_#DqEEo-*RE@NoD;-f$GJ>9xsqAn_k?=|zu)bC@5E<tb8oeIkK5uGmJhk~
z85>%;#lP)f5bk?jsc0XxQl#JhpM{Ckx4j+H<El8*igW6#Z{9uhooDN(3&$QM^**<)
zsJq_#W1*SRV`sPa54L>19sRKyk7pc|npCDY&n92=T8RGPNq4s&Q2cb~!_kE7BjW1Q
zlA;frXKXihTJLf6#+sKu?k@Q6+I7mhBSQCb;=hL7AFloT?etUl(Y(8N+va|)Kd^Dz
za|4yfhELSae6v2$(#+C)S-vS~R-bL}cGn%t(>GbY-mo>z&PI^qJm<8_XZQW*W-#(}
z@+dv6dT4$8a`hbn?T1vp&B*h;?(TTio$27>w=aSX%xZeiEbLcS{BFeXuYP$zMt7h^
zqUtPuyN+#({n_t!Px*Inf1Ymc?1U8+rY~N%cI^M}ap+#0|8&D2iX~TTIHs>PycP=^
zp1IV0(I*E{Y<}1==Yz$X2^xFK`6gxw9rRrC!1kcN-DLG89Mdd)-*{%r?f$UD$WQ3U
z1ZH)?c_9zPI06ehS$B8*@x6Fq+wbZtwg1x`uBZ6#;+iS^jQ#37pV=)3>#KNQomphu
z7d>06@X6NO3;oW!KWq8vA!io(VdFHds~Ud~8(aK47k{y`qB!7h$I?xfI|Wy6Pbjhq
z(d4?pGcoqcl$ce{>pU7d0|Y$(ek+@D=2YS|-hG=GtmAFurv3X`s+r1p;pv9*{4D!R
z<z?#pA<^4~<^SF2IB#Zt_+i)lxz~4{IW##qxWpvqU-sQTvxA#dLfu5Fh2nlkn?I1R
z&U5ztKCxr#MO~wh_MS)iTt0<Q3i`3p{KhPn(``%rk4zR0b5gZ7evw;xb$3PP`}qZN
z?`+O!?c`++J}0zB**;MrZpJ6&ym)iI+-tuMSo`l05fgi~@wi;_v`QN}o3B@b3#^W+
zUoDmqzuRz7!1l+3<^YXD+kbzYV_ED{UiI$XyJMgm!cI<BXTR%~ovmH={+{fYuODAT
zlvb4Q>TwS%XX+6PU$fhhL$O8R((*Z3pBS8z?slKZGS9vk&Ftf}HS4O@{O5Oy&)X_)
zFTT~p%KhO=uz%wHeYJ_JCs#yo$q)oB4bi#1HCsGvU5w;Yxysj@zMm^Rv+A95#IAHj
zzAbq@5z=@09x6ObNzHgXBk6i~Z}Puu{=D%E?_Oiz6H-}eG-0i-Tj3)E9^csvOQ+Pn
zf7W#9^@K&I4l&QxYn=UEPTIio2(!$$ZEFrc$_=0U@s5$D)rLn;>^H7_SG>n0SKG*h
zHSYS{_yXVc{05e5Z`VmgXY03z#kKs?+`ho#C!5BSL*K3H*VdoXHHau*wCZ!b;Jc^#
zyK>k!EG^UX>3fkA^-zCz^pCIVVh)e^cZTRVXnZ&;IqB-+h2eZ@SFU#XN!RkZcklfz
zkhSehtJPDTCDZP**1nS|5VCLHZOLiWZp(Qu*YS7f(ur?h<VW1vzM$&!(x%zst%sC_
zI#ffyyg4i3^subV@f3&9<P%>{$ow;TRsP40Z7*!}@=|!f5)F9naJD%6W&>ZR4_~NT
z;)Sn8L6TQy9&LKs*O&IJaJp}Wy6H+M(E|G=THn^?GCbHebH?$x%ls;2-nf<<l`>7y
zyk{Nn+I>5#Y42XU1^;8hKE`sg779&?`#&YTqVx2f&c*BR@}-wc@6!JE=*VvV2hWdw
zzOd_Y^ubQWIWA3;vgMkU3~hJpJJJ!P?|yO11+_q~i6>Mwc21EM5b{g@7sKUu=$`7z
zw*lt6R^3>?vuo-h>&Gd*o^H=pJlXJN{rb}~nl?L67MPs4o+qDRV6~yfIXR|vI)g)S
zdx1h=<h-yAYxJ{>!a1i+RhilySG^~hKP+tD!>{)P5BC{-zhp0WulH@Q_Qw~~cJBCn
ze5D|-KI4(Y@xN60xL3Y=r1J1}^xD!hk6+HJ`IGx+dfY?R-LtPh_!(<{;F(df?^mNg
zm3J+FoaPrU+)=waLHgw@n>+R2*dH+6xZA(s<=3h|f8W=;J26$8pXImv!C+nf?#t?R
z^ENbZj$049zxd+`<^Gnf_dqKzpIa`}I}*J$OVnoGk6$*zkKPwQtmu{G<FB6RpMUX!
z@BLPAkAG3_?SuF1!^$>!zWl!P>C>kZJgSbFoDE*?2f7zT@#;hE11<{#9$fO)=Uv%*
z|JLSo{&hPZah-Ttr+2S+;k*yG|87q^JF8WD-HxWnG!v<hFBbP7JNo`<n)lR%NY6_i
z7qf4#`Ff`C%v#>~_MOxJJv{h0;dYwM{?BZ8cBO^59QI~da9U4hfr1&|%l?F8hBKc>
zWr0$E&YIsM@$+jW*T3H_{XKUN$LFvm50~233-N4_oLi~5PVNuG<}**;h~&Iqk!US<
zqogxoFI%*7+~1#iX_2d}*ne^|*Zy(c+kG>#_3zp54{tway>Yc*^8G}y!^ZQQrf}E9
zIV!w)XZ9xlpZ2w|zRukrgcu5{bqYS4rOosUlnT0=bluveDYzx&b(&HC_9!!^7nToi
z?QOlffw}bdx+5P$k7n5Zv4~-8aZ2T@XFH{_*Z<=l>9)!Gi>n@&RLq%pQ{;&9r#ijR
zAL6U7+_vyh58Rn%a))WQu8L?Jv+u2)f$v12xnjb;mTi+%pv{^~%M0e1T#MzHwRNS?
zsV6#VGtKfD*7#0!yt?|FPMgcIc~@S($PweY`oUt&1KYd;q4&o_R&mvQ+#a%2SVx%K
zd!yOhrfmnRm&-F;c*fs!S3&08h3J$y#@xUD-J7hxdS8uT-#cUVYnE2C0(So4G|BzJ
z@we_f$CjO`ao0UVqn`Ng=bS2UFB!Cdhlby&clO58L8`m=t_x24P<L+TCGiY}iIx5e
zat7++?DyAlEo^^ObbR@uKhyp-J#DvJA*Pdk_kQa)<+~oTNA9)0{!>5YadW5rg*_Vu
zQu|W$>z>}V;ZaZ8ui-3pwDbLRn_cX=chCL*S3h&g;ZN1=%KB%kCuK&i6BF<EJbr5K
z+Q8TI?X_m#co@zQFk@Yln`Z0LcYR6yf7ClamCt<j?r>8obI`G_xZP_XO6O$%IQII-
zROa`G4@}wY^zL?M*mTa)W69|<n|Gcuu(VDrDqD0hr1P=t?!qe@m}9@auoYkJ$`s@^
z*}XNSJn~b<!A-%j>@$vwPt$MoD|}Wx^KS0Z&DQJK|Ibd?+?+eR@cA!J3;le%e@4Gd
z*S}^+i1_6)XSOx_?AQA_9_e%VZi#1~xF|s5!<)_L7cDqYy*!M;qUZ@nT<zDZ4X?gz
z6?pZqUH;hA@HokUxepfvXe_wurl*kg=t$><mn8->ZyaoA*pPIT%jWYLW5?|qla6xD
zfBxpiMrKu2Rmbgud|a(e^}lZy-`M`X<$STNoZQyfmoMhW2)E8VdhB47>zdsT;5zL2
z6_dz>5;bMVdxEdmxt#g7*zdmj-}$`KW(|)mBGw*y9C-25)9LY#+NARYY}1c+iAq=)
z>|kBn+uLjBY@zNyk7usmkGcQ@6(LU0$v6xRH*?w!E6T*l@V4{IACoP=BY4@a<@Aoi
z#|8iYem6c{G4J@Jqum#;Jo(?08SljTd*v%Dm58u87Cc@nrOM2ImqujUbgAyn|7c~W
z^VX*4^i0u``E{oc@BUbPnm_Kiteo_jKEEwdum4&1-OO6a8@+qqm5v_9>1wTJeVS!^
zFIc20yvftvx2}S9_pJZTOM|y71<rg{dhTgzdGgVd;d_p?`SN{xKILxi(fiwC_?92n
zyY=l_+xo=PnG2>>?q4pd&gZ(;aEF7&I`;Rzuf9bTu6mq1=T(LD%UhljbN(3^Z3$*M
zAAZVc!s7Y8x7IyPe8bAW_^*Xk&hCKwe?_Hw?jJaO{9Exs@$SuRoLuj#zeTwUKDp##
zaraGcUX5o^uRyMGK;$m&na88gPUMYz)j4Nc)RnxMufPAS;V}OcdyQ?2Ocl#ocQNPr
z<(5I-`R%uk|F!m8<Z|o4{zY}q|Fhg(r@!ZR+q<^)7wX=)Mp&1*u90OZh-i5pq#@kS
z_~62HHSdZ$VpsBJ^0)64THF4=ZOtdup3N31{V`pqwx%~efBbo#1+0je*Ne3BP*ceD
z{N31FG1V-d&Bu&SPipsby1ni}nTWrfndgQxA<BC`h%v-G(>oy?w5M<NrO(Xo+O-x>
zh&}MRAi72U>5MEsZnhaqdS-AP-uIR9`_knn=hbYzZs?wF%wxY^c+as*5sioS@AiP&
znYZ>Z#ywrRSkLKeczyeAxj##?I)jA2Y;Dw<J^8fFy~xaCuT>ve+x@#WHCt_AK~&rI
zkBhjC+pg6o!qx&Tym0b?!Oo_4izhq@l1;0v;4`*hWtfvD{%vom*Oorp^<fX1mcEf?
z`Fzgz@Q&Z?iLaABUjMvav&1N7(;J<fx;F+<-#Fh#T$!FSP2I46_N<(O+sXTPFNsn(
zpe_}YC%1mxs>6?7-{9VsKX+#T*WbJwjs+@sw4dyBYnHvKd2jbqFBKUzUhiY&yKh))
z9}_yxm^D-EZr_WqZ#{mO9o)1qQ+UFvbB?>WDrWsnw7j{Iz5K6*<+9oY%RGU36D+kp
z*Q`jjiikaw$nDhi#d*T&<o9!4e6k3*x%2+(igoKm9v7!q%l=>ZOj#o5%?5Kh8?$S*
zT~?0`b!P6GX(?Erwtse#P{N{VY78Cg6P7r5stDQq`|()9IE`oXp4F?lzu&9QzabvG
zblEZ`%bBvLu1?mR>g6-r%-1C4$&HQ4KYl)+9~c)WSMb+uvEcps|9f9p{{8j!@Qsa+
zgbzQycrBUhi@o}_y&ZExqnYdHL)OnNw7xN+sjzjg@qr`nE<QLO`<5|wanQ;IL6z<Q
z-EPmZEH3zb*8K2OA-U(Eixdmr@BPje`hWTSI<9{Anl&ZIdL$jMzSUnFCVi2?w>~8;
z?bw#T1(Iet67wpbNuEe~lX>j@zTbM+*2PL+Gb@dfee<9x>O}4a(?wT<x=VV$+j`A(
zX)G>&o=|(X{o#wW3psh*@9v)9W9V2aEL(lxvs}TP@3n24o?P?@f4=Z)lz743m#=IN
zDx}T({-EOcyN1^yml9STV0WK)Ah*Z$mex!$;iBgWsZXWTW%9)$KIl!?xbXD2#GcvZ
z3$Im(q@KL@xVp-1Lf3wgOCQ>7j(V-GWHy_zT+#lcSI^l>?jX+J`wH92f(|gMwMWZ4
zH-Efs-1l)0H($B>n|EP5Y^N>wEz3Rk+TJq^!VS*5(u|~f_BBu4yMBs7ta0FiDelX2
z^BumPT<Yl&xVibIb<V?TUH3^-`tNO$yqDZ;+Vj5f-`1B7;b+-jtoq4tt4H&M)JLWe
z&qK)%f9*Maal`Ml4|4yTe=;0+Y}E99$DY2ObLSS^j!t}ggFE_o-i%q{hjj%+MDz5#
zWo`1fRf67smt1Kh$Q8>eqjtaX{$AI|@1hf5|9Tp?@Zl3}k9XhQHNM^}UKQf0Jn_!^
zeuEGeu_f<?AOB{76$1O(>ttcKg})3=c{R`a;quorJ}^C6a`3TYusTbern=)Tjfb5@
zvB%3h;_@;R?mwBHIa%R4yP2W)<g;-<^0L>9^Im*mwas^fPUQ=i6DGeJeqFr0!iZ~T
zqv2ikvc~Tn?W`3tVIj5ubT<1ag*$~?m@L_Ma?8cay(g~(iTIySnl?8|_QtvT(Cpba
zb5|^RVXkcbU|;8>2FA~y3hr*pydciezV}VdM~gMNk9O~QTmM_6r}WVJ$({ZDM=ihe
zvZyDvFZmPo>Htg3*TX4O&Ye5DXZ`tBJ?n46uOB-WY5xA1lefurr+QA+T$^QY*WbV1
zci8j|>!Hjl%Q}1AGwbIY+$i(0ka<06^QFZ%g#Tww4SFH+#$c|;N>e%4$ungasXR@Y
z5ht?q?#-%Q!LjTthaIN`@t!+7S2$#EFn7IrMA?R1<2QNlPu@&VKhMJc{(QsTv)MJ<
z!f$SspD$NEFValsugwXSi?#nBT5x`OHBa`y!9p3i$|r(8v(0)V-xcjFIB)xX!9vA9
z4;?r;9si`gQ2Z0g^8KXxe3sDfU834G@21tARGrQeTE3=s*FIUjIKkI>E-s5LrQKKe
zY<$NCian3{Uw$t8Az|FzvbXeRL3PzLzIP{2p0s!_^O5E7-s<m<j&wc{tN8VKcJ{L~
zGaawqo&2Tk{=L-HRM6Q2pplkt-RNx(riRCHR`0IbD<@U?;rrJzGtTz@b1%x1FMR!0
zcDJwWpn+iD<b<ro4;4#htYqDv+_s3}z{b8<gVxH#-+gWm&)T&usmvF;l(aIj@4lCX
z<|kpcUssnMy?NGV-Bi~9Hen|gRr4!c%Gy0GIsUV4)6*!|{|&EAtg|j8-mN`WKX+U0
z28-3zF%_H)TcXUkrae`U6AYP~d8;$vG^-iI#<%T<WpBLJcdZq(=#yng+9J=pqkf~p
z^lyL8r`OMnu5);LYokF3M}3%gO4JIWcJ`R^ug6|m>{9yL^S^Jsj?>XsMIpI67|#Cw
z-?i>m|6;K?rawXnDX(uRN6edGtesWcY3h75`^B2N_xu0Pe;%80YrDsXKRpZkomYAA
zX3MMe@Ct$&L!bedFSZxECqatD76GS64K53tV&=1@Z+{;<`BCr6UkWmJa{~;T994{1
zi_ZPG&D!@f-Jx_@?>>%IUzpM)-+x^2dBKMiNd|-Ka*mH0HqT5w>8!RO^>ujNSLaoi
z9OF;jYdjrO?(^l=y2sWJx6M=xt$e>ieWK=s>WjWB{(WNI|LdagO5^Ss$KSGjYkGO#
zC{(`b^rf>rRe{T%G2M_Xxi9qlEBghhFJJ#@?K2SOlC7TMtuevn#LBC_Grn9gNQ=BV
zCr0M)60-;Y<~A~4YFAOJFS2sG6VTHm_-L}g?f#PF*O&LH*X~@C_vgd)+8JLLet7cP
z)1S}zfA{8%KQ}tBxOsu=UhOlL-%o^O+y46-9=j9CHPefW;llH5gYT=0KVF<7|8PqO
z`=c*uLXzz*Hs4&{R&W>us-6s-u$Zl{^w=7H8~#6^Z%6GZx~-7*Gj#H%k5{jSnUr?4
ze{{Lr|C@J)v0ihe*)Es<Vm7tJ+ZS)xF4L)esRdf$xu`fk<o4Z&?~>~z4$MoaIohy$
z<FYErC>_(lx554gnvXyGrEj?Uf9{!2tJ!TE<g=$A7CrE;%<~ja%(eQ32|u4zeJfwj
zWLtfxcJj_s>&wc`{<2@^t-SJjN6;$AO<LS*rwQ20Gf!A}&fPIjuxwHKn^!-gg*sXI
z?S3qH(4^acyt!SzPNMo7hyONSS4YO*yX*4}%HPH4#O%26-0xAhxIWwQpM0giw>~{x
z`<|)#=hNxzA?bTwm{@JtZ^*y6NGtj7)D6GOrb{tYD+(&IOgQ=P|N9s6bw3o_Y&+L3
zcJJqE>k@S0;JkOvd2YtGH09v8_bp2O4>lj(boE(8xw6XV=jV?<J3HI;{Ldec`#(Nt
z=4T7Z&&}1{mUC07%CEB0(#z{c;<vq?RaI6~yj0(O`yt8A>k=6$8CUl+^`OEuW_G>@
z`+mP`KK_`q`u5MCKVMw?dYp5j>xm?@Yqf2XfAf;2^?J<j`TXfwV({JP3rjX$|F!a;
zHjjtoX`R{j5A<q+f6hvXVDENYcl-}ydFM9qJW$@>BqCa^+@k#U_6*0%%ErqUE&7~3
zKbMR3UB}m>(@V|@lze^DFQso9E1wwh?erO=)+Obv+gKJ~+`)C?8KWCV<+?gPlTS<$
za~kh9Yx?euU9xv-W0~N|Re@(7mxXi7<T)SsdbG)F7UQ=tp1s27cVFD{-S5RFy*8)l
zGdAwa&M~qut*MeKK5dn8NzLH&q^@<&zdzoyPJdytI+1-=-M{YZg~6BW6LS8Dao)VA
z_$J7e%c$M9vF+~mwzcw?1P;A`XI?qP?CO&9f$3sjPcR7Id+d1o+|&~@zg4GIKC9%u
zu<f_~29qD#jpxNo@A)Hn$b8}MzP!f6#~-Jx66Fg!Ve#B(OHTC1)2qtlFP-1TA|zRT
zJ-_&^;KgiPKkHj%Yn`64d}}&*rug~64f(P?Q}?OQ{40K3vHDVI#?5U^dC@iJ1tx1<
zdGol(L0mC!cdKNAlHiKl@si5y3^CdQ56^0xPTO4G|7k}>$ohQF73-dX7B6gcp1kmj
z)@yrZX``tkdb9sK%00hhE%4O*|EA&@G1{$Gp`4v(_OovOrl%gJbAxUA)&1Z4bk@6`
zTxuy%GxfuvCwo3$DtLO!)4=@Zg}Nou%h;r+oGeoLdRej5fhjvqX4COy3D5SQKh&kY
zz48CqbBiX6@gF|G`t!`TCsHdD?2p|E>{@tTv{H8amKz`L{rK8+{iv7IJhu<`&)$*w
z%`o|jW7Uhxp&Q?^eVg;<n18!<;k$(QCzpBcWU1d}BG0d9E!jM8<6E11t-s2oi-K?V
z-?jbB_0itj=Y<ise#?K|y>4xi$(J_NBnR)<RoS+P$COK$&9SD_^T*mXHO$ke>n6RM
zwsPX@!t*!EKOA`G{h;9Zzpn!M`|Q8=B{X=(IZ2A~>=2iisXX-lSDt3QV?ofKySYby
z&ElV#n$>vs+?F~&r7gR9no_k^{=aW|NHN}Cz}3|?FxNO{NsuO}$~`l~usQPFXPbF-
zzcSav?X^;RTP$;ZHM7s9OP35%Pl>FF-0b#Y&Z$#gZ*FbnPCmX#{K<xrl9G;VoD4g6
z?v${<SFL`3-lM1M&s2OilT`We-&p@%sa4R2i?a^YaSL3!{>SRT5`AxP@58a>oce22
z_8z{sw|Zm#eY>iA!a}L<*M&b?|K`mxxz`2WihQ9ic3Z3`Jv%?YfA_mx-X=9lGZ-fO
z+y52W)BoEsJf_gqq4ZmbP$x@kYpX@wpNciRg*F^)W`DeNdYn^IlG5fsPfkwW@wm@A
zVPk~SrMkdCL94ILO?(D7FK^=ex=i@Q)u~3O|C@YLm3e=oH_hI;_V*;ytEWHwUfAz=
zs<J-bD=6(jTcZD?rMC5-cJGsJ({r0NNmk+ACyR~Cs%F0U>U`<k(TU%3KYaLifAZ-I
z9R1Zd?}k15_;>B>8H{SepPoJ1{8+zhoBG2gC%h#N=)B&*y6xbh^`bA;6X(x#K9awI
z%~AEV)BY#+k34Qqeo*=U_(U5y>AIiQd){xodG}!Z-Y;Te>84R<r6;bN`y^EDX^6zM
zpCa3?$G$DEeR<3CgzpU9h`767;||pN1Wh&WmzK4CyxC9fqT_10JIk4T7#g0(ZrGA5
z#$zzi<EC`Q7ni$V;}vT^D4#J3ePr<B^Rvaf-)+|TuC?n`Sq%HV!+aOAZ<U*u%oJ~$
zTyg%im)<^3*{S&lrIr~;@7xw2@e0&x0u>IIHeZ}u398;fQ-HO8P9Hf+=HC!~oyW2?
z^RfDgSrw`(Mehq(JAL{X&G$7N*8eN`jqhXY<)Ec(spdBPu0qw1Bp6KA)Zb69-{t?N
z<@nQtw*HLI?25&AWK8mZI&I-g_2T=ax2rMs#OD_`-dBr1I3{oJbZp1X2TO|98~G_6
zY>=LRd}8?jH^w}y3@TirUC;lEW+taO#9N6SzaPh9$F%!IYxm;Wwky5k%ft>8+A*gr
z@!}QvWs(-D;b^~Vi_HtJO%u&L`nMgPc>8ON()0ySF3F@tKIUV7Gxyv9ttXAEOwUTx
zZ2hj{?%KrD`aFHXqv-$TyrD}q7I-DLf9}{=Zu#+Ns{O*R3E>XcYs(+&sfcDzEcRRV
zqVkrG=$6QT>~SJKCmZzKS(ES16t=mV$))m@yXN68tw_euP2V3Y1y{B!A7QR-{P09K
zd$w|yZQ^NreOcGPH+Cnw-PYF5Hq1*<QW1LZx#F_hl1G;xrM<CMm1z<1m6MCuwodSW
zHEZ>yxV%+d_4_jw-c|hN=&57je7bDahdaEfFQzYTYiGB+De_NX^24K6PnNpXH`X+-
zWO|)#e`pKSH<p{9dRA5>9Wt*dIlZT$?BN@3zmhix=RMmhF}2ce^Plg|a<0ugne4CB
zJlVYNK7VD%hx-f+VWImt7dP*{yzt<$e{ZCwR@#-Bce5Ka2+Zlw4=Z27<7+Ff9OUk@
z^=v_ahDgPylj??*pHdDMPt%L-(%&cW|D8<Nq)9>t?@q4nX5|+9!6RMyd~P`tmqFyV
z97!3zkLQ1DuiL>S<XKbK|MB?ADB(J*(3a0#kJU4DLh{#NKK%CGO>S?_&MgkibE{Tw
z*<zv-wMFCFT?N4uv)P4bO|L7cs;XX#Ra|mDa_3IbaGw+Ifl0Y*b_<E=#WjlCcl%^G
zn>>B?Ea^}S=ZzhOiyv6B^UEFi_V#w+x0~s|W8d%p_f>!X^O!nI>yCZqTKf9$3mMfG
zyY(KLr0Tuk;)dggv$L}|7Cdw+DR<BNvwqJWnYAlzu7%bMT={DA{$RWNyhFCh_Y<cr
zU$N=KcTMS!`=ysJ-u1gcBld0Stu<dG!v8Yr=_KVZ0X4B!n9l>vqW)Nu9d|R{V0FsE
zgrB!weZP>GE1;wAE7$s5ZSB!_%dS>r{Wjgu(W3qTmaFS^?rB>ivSu8=ezm4Sy4{|2
z=aVzl@128=CwsiAkjc8Q6!H8-Pv(Uadye0#xYztx_TX993#WtwC)Jo~@iHfD;m%hP
z;tuj_{m2@x5L(M;v}N+fz5k*j=6<b<oxN@@&oezP2Ay-OHhkTvZk_o<-S_|t1DDWx
zr`@U2eo}FtBKzIqI*LEtaD2`HIxL{)TQcK!{Xo;6$~*U;JFHo{;<$sNyu|A~7T=i$
z0yh``>--gKen>KbW4eo$jrxJq?lWyX8xvmNVPBo7ens=m#&v5xi6`bo@^3#-YhuR7
zX}LKeCqi(ZpWBSvdNy+J4CLA$KJoU@P3~zd6iVrh=?Z?Wt|0R;(raRM7j(Sc=@%cD
z0lctz{=(aRaoyM38{fGF%sEzOk{i=EC-cq8<gO(=Jh5ANLg(8yf2*};*i-(&&FLe@
zm))-vS6uqUa{Hyt9?4^;=GT5Zo@;z~!+Z86z56;M<1D`CIVd@P_K!FCy+~WCZBn*;
zd&t>1kDIkc;yG{ksqekP%bRiQ2j`~c8^phQg<A3a`z)Oi@tIG`yoRO!@Uv1r^@$3Z
z7b--~{o|gpawkK>6352@7QgjZ{CdPXzqUg(`t!<ox#)LiSSQbV^Up)xn0c*rcvsx~
zx@)Qrmb_6^@^=2fE%9|}G6O^FWg}&&gdhXUSObM6S-u6kXU~l~&1b;az*zi=iOYb~
z?e@aFn%b+|8V-9i97rvFJh|IE@m^Q)M0-P9oxg_Ww?Di*b2jdwYHg?5U2Bt9CheLB
zCd}bDF@H|qAs*99!lD^(yK)zJxh`g1UAFb%q|JNg*UPZqvD__Su4BpJKPN}#$J@TJ
zn8G-<U+J6GpYrQnc+_0o_V}m%strE_*f-ygnkusSc<O^?-Jcc&{rMDE^E{PxMfT>z
z(-Y5a_*U+dsdQ=b`DUL*4X1_g*1s<2vuXHfIo(nBvf*j>G@rx!m&qU9&u`cB)l{D2
zUB=86KF*cLo^X6K`M0O|1LKr*pT?HSRZ|P+u>7z7_FH0t4clox`(r!}o`I=}4^J$e
zF~dB51MlR`!l(P~bR+6ky%zZVW6i(qiK$PeGYmpI{_z_Bx_iRrUee0Oo031ChiaTM
zUY3+_%HhS=UmbcgIMugC^**0pA6N45x^(`Y#_#vIYo4EW_|oe73UsYz?)JNCQWl^7
z{eJ&=X8OFwxb@#xpEJK-bNRU?x0ud{-Tfb5olIT(<HtXd7f%~~9`yOMM|XYvdTd%m
zdGmxF<=^j?AK%5@BH;9^;rPAHk9%9SPFTJ-{5kL0>{?cfNa?!*=RG1fBs69;a5C)q
z_v>{X`;43$8yMO7<wR`L-`v=!p{e<Ccfal38HULpPO8s8vP-&dwm~8jXgE(}>YI%p
zrcD#miP<6W_U)U1zo7C|Lto#0w(*t=8%?jCHdy_Ct%Smc2FuvF?cw@2diDKvjxIkQ
z=dgV4-`|0HfsgLoxvBVd>GH_3ABH}s_RDx_R`2<9?UVRL`%IR5H|qI!y}37AK}G9w
z!RL<Wg^mwPn{sc&r0uEyQFySZH>RKcd?epam(JoMy`!_mWe=RLet$qrzWexj{XJsS
zJ6o2?WF@mtEV&uIapSjOAMHKIR=+uSas9(@Umquy&fIfq$sC^R{Ixxi&p-CvHDHnC
zGEk}&Qkf$nc}ufUEa6aM$vJ6{(D}>{raMe}sp?+1=dY_wcD0;df5C|!uW7xXavnaI
z?e@4l@qMm;$o;>nR=L#^mq?w|(LY}$$dzf-w?&uj{ATCx!KRN3%I>iToZQ43^{{Y9
z>)$=1#~roxlcwE>u~lYJjy0B?b)@izs)xE?UeGVkRUVE9TSNn1cwPMeXKu!gTJ2r0
z?LNPcs#Mw{d6~tl@`kVaq3ahdE|mRYeKLRZoJh6s=L<jV30-lkfYGLoCAm<@a+CYs
zo+po_FK)>fyw(5T_RihjUDpo#D{TA_bz;gr>DbJm<BBU^Se1nBl`gV=CGy`{06as>
zq1f^z4!Nsz@w;}rlA&zhx_LXLi~qhVpJ0?@6e8Jrrf8;H|D@Mq%J(mH^f}K?$Y0O?
zzR-E%l+GoM&;QteduMELO6%|MALUh^^Gk##IlSmli0u+#bY;}mb9D`OIT*Teq0Xlp
z8@}_cNpOrg+Vtp9)HS9ijf92eOfPL`rc~9&eNfk)J@ZS~_2<1t-*>M6?KStL?ejl;
z$M|Bi*Ss%{u=w}Uxb&U+``w{OzR1VxIxzdSH7$v)Gv`!Z7PKv&``o3NKXLrGK1dwe
z#iOvNc>iSWTg@6bg1*bX*t|c&FJ=8hiAR^2<ib~(s`&5eJhJh6(7t@*Z%sURL{(Sx
zK76srTHt0j%dL)A-0vQ{`y7p%;d$^G|LZ&6-bJAz!G%w*uR1Wn{#D7<+64gtTi(Vq
zp6`8OIHgbgJa@&JY2_l-j&9ArjlSAi3NHIS)$`A%qR+lHFUvB6E+k9Fo97(5@^L-4
z-??b64{L9xda+N*Vzu+X?4MH<w&UivGmhJAi#ht0KOEU?b=7e9&xAv2ZnoFj8$a(}
z6u|aha<%WhZ9#Uk{|P_i$!^Y`!`amOguz1FM)!tiY1QOuS2n7vOU}KoKkK{swtq@p
z^)(aE{wQ8_F>{r@{+BlrhmJHFuDKsqTU4C=;nyFVFZT??&b;q+6aA5{suy%Rxc;r1
z<Ie80)u&Hr7A6%}b#h+6q<Qebhj|l252`NLn94OR=60)e{H@~`_bj_Pb9;0Uhvr80
za!=_w1&a31)@4uHRT`Rc`pMP%dC%WD9&~=-^NZ!3%#JzH=PDcTbM1c`@zd|r+@ltI
z%?@q7SYpnbQgFyMBm2hNw>~8sO04J0)J@dheOL0s4kp&{lHJYS*5?zw-z}eG@c!@{
zEw!lm9@kg=<MEo&5w&vVN2$~0_ktfU`Jro>y>spV)h|NYF3VkC?OgF`&-#jr*P$|c
zzn50!bE#hcTGw%qQ<(YMUp?&)E*G8&C3`Fi{}Ld=rJ8)a?<wfW*n+j0mzQ1KS^T`=
z_@zsin&z2jUQ#({^?FTK|MO?hK3$8>53RPbv6&+tUo+9Jmg#)}r@A;}YilcLxq*<V
zsH=wuhg5Idgb5QCJYN&FwX5H5)oqoh!N>aL<JW(D8yFHI^7vS9^5HgK$Kw$?Vqxp!
z&feKsoV|8?;bXUN?|5YxO1z??q?+0J*Ojl&?LGT2@!~3hdAt4E-CpLrEt6VvM)Gj&
z>09+2-Jssck(rMo`le3b=kefNr+UDa%|{p2mu%5#oo<&S&t3BRQJ40*2j6bzAAihQ
zm;d?i_xsOprq5T^(pq(`>hv_-)um@b!(&6&%iZ4n@Nm1ZlvLNzAln}c^pup9XPWDO
z_-)Sc@#9BE`RgxB{``Gk&tH-A_SV)n_xJC=^;lTV=fT5vdAGHEc5^Gv&$GQ#@wj(}
zkJ_O_hc0B8w6wM^<oF~v|MJT<->=s^IWh6Y*Q!Zh?|SsVIeqcd+^<&uMfTr6KKb^#
zr&|lHFRW(1AAM1yH0J7Gxn*U$yPH#Q-wfY0HOQS&EL_sf*CO-bUddaDLJx1fVEcL@
zPBfzb^RszJ@7yu}ag0y+QktPzs+Ilowa+tt`kj(tb$R*Nv;WQM2}imEwVU_PXWCG7
z{;$XlKNefN`U62$E&t5lXq=mI$ocT~Ns0H)h9AG5=>IW|E9dyeU1wchJ$jKSb%u5B
zI{vEvLVj)b*F_pOJ-e{E$8TnvSK+Vo4pB!UZR+lc+icCfmdSYG;jIi%>Xma8%g8@b
zq5NWNmhq?mPHU`Ne4k~!e9gP=@|CJ%dMc)$zDy9`YSa?9vHPW5t$5|MuTMhO9DZcg
zb9QcL&_YF*%bh<ia4wnsY*8p{onB!Dm&S&gt3vWlv!5S7uD|oM#O+Muu7<=HT2;qw
zJ&t$mpAfjMDd~1v&O4ngt27Rk*m`u%@C&-3sv&Z)e!9GNb+gcK|F7?S*ZVmvHDR%N
z_Q52_dE&HdiZxtWu`;_l;w+k3_HB3NTH4n4e4V3oRZ(BRm$dKk;_C_8_naQiI~vh#
zCZsdLb!n$U<%z72TL%s%e7p3v;?2&pSF2X9IPpuMdb@QKTZV*Bv#0#_xpQRAleGUS
zX2?2!39#ac=(2m1!|>>Q9as3%M6J(E=XYo7@5wW6trokS=<wkByN|W=78pGb-qU+$
zhk{C7&f;_8(0+7b+5`q+Sev)rj!X68U-b#!@4mYBZi!<}o_hPeD3ABI?>j8z-oq@`
zaBhmnp%Ybp9AAH1{JMA8;`A#!!RyniTbkC+7qWlzX+iRr!j&p)oH3lsKE24F^6uZh
zbB}95M(mk>Z~I^7t%g7HUTMv3d{O*rdxdf8skKwy{b4Ily&c0b{qxt^E#;B{x;$<R
zFI}j-^;e~5PuHZm_mj@sx7~m2Bt6w5<h`KFHyJS#2es#`A8=pEUfkPbeUtw}p^MJM
zxy~B)*S;`Ha4l_G=g8zU=V{)jZKiKtr=Hvzyydu0&isz7<2)Cmtopj19x?abym<Hh
z*Xrrnoa}aIlFnPJ7tFfr8+85kr;l&%THpL$r?yz`wezhV2PV&KE}XLK$H$F-|9rai
zFpV=iGoR<;LG?Skv}Qfaz80`|+42Ry_J8Q<X4}@wFuAEnJiAWg!K{sq<rTB53*GnK
z4Q;!7^TUF9%StqkpAybCim<UQm~c?@<HV?S5^>+>t1k9CY8$?!@U!-BsoP2n;(R~e
zr~Lf5^7^)l2F?T1kKbPsd?YgF;@du{<1a(p+SL4#G9E1vd$s0m^v2)sznJhYEI;#M
zLGqVZ0_Xf^M!vrlKfj{AKK;s{J-MZ`e||Y}`p?qeO<Bi<oUA^+`f2~U_+Hhvr}d7F
zZ&|!ryS99|H)p<4^OlZRiL%SH*4h3E+WR}V=VRveML+gm*yA}_%~b0^%8d<)Jkn-s
z?mhqd{{H-be}9Kp*PNecdzHz@M@@MBo=;qNca^T*m=+Twb9uS{`f&M&4-dw_XPY!@
zmXtxoQy-J+Z*QcSeHh~E|CZ+M`}u4E_gcTow_C4g?Y-By-6;jO7J%3MPC)kDZ%Nk^
zjrD71o{$yZ9C&G$VlHpuSC@kCT&h#IeY?IJQmE$KU8ZEEzN|QM|Kcs%W#2P?%I&=K
zuS;_N`oCZ0d}?ZJCae3Wy}h;7@%W9mW%p`6`@Y*_T%hn;v$C?X=Fi9DrhON)w#HPy
z-OBrF>)uN*OM0Zu*B$(>*W;!<Jznll?e+u{Dc=j9x8>dr(>?HHlDA&s#YL_fQ?DLg
z@jv6ujbFMhrB<)ydn^kd)iY}xTON1%;-}rOVjoXgbE?_q*X0s9nSY*J1G?;kG^Ttp
z;N_HZ`I!FY<U;WmvbH@FPlmI|E)L6*oL3@wc(UH=@VCA<<v(WfeiuHz#3$Y7cqU_i
zY1fOxzP0n$UH|G=nf|_c$DY0g$NQ(ge=`5K{PS0F-K%9^%i8u#6@Qmrev$u4v~kCk
z;}^}#OxQ{@4n*CY+Wy1n@maR7nIY|lkN(>&|ET!*;%ec-im3m#^N(EUej)q4;KF0A
zr4yfgSgF$Pzqb7CT~_XoznbfF|K)hSwcot`1>?D{XrU6H9qZI<g<tKHJgX^suJ+BD
z{2TAD3gkvzNPeq$KqcmSw@0l#gVH3u<r`#KXQ+Iso;YF0tMdns&3L$^_n+8y-R`bA
z{e`o>KiD+y!29Bb*VGewET?x&nYp6$s`&@Yr8>!}#oO+A{dtlz-}l#!w;D}3%NFpy
zc3W;Jy>a?KAJ=bDbEdL?+~pPUTKGa+nWEB9uP=ei_p>hvSm7b}OHT5B?~%as4O>ra
ziIhlw^*=7;W8?A->^CYFY&>NYmf*Etvi6DP)xMQqKOXt^tNzLRoFCZ+&6x&L&PB;l
zBCt}e4Y^eF;#6L*RDW6O&%JB0754(Z{YjRod8}7;=ZB0}?t{B|ug<=Id}Efn#_i23
z?=4STSKYbc%4P$#t9vXqud}&U)VJrmz>nAFiZ=o)nwU@LEk8czd0@MXnWui;`u61i
zHA~L6O=k#^`PusCto%d+qYp<6l7qHa)#iHD{hoDc?tQZz^IJYITWDc=GnA3}dHG}e
z?SHR5s5;o9Dt+Q!jLe6KhwDDMvF88zbZX*)h4P9Ym;09)&fie<;P9KM?5a0$Z&dx>
zEY*`y)$`&Ho%G*3a&qf5mPz{;_wcLbC~fm+*}H7%1T)2XKk6oGgj^NBxhpqrlbLAY
zi^)0P_RnuU9rXLq`9JZeFI;_?yk6UV=IWDKrc1kgqA#p3e0lJc*t=)@MYLF%^Iu1O
zeV^y4$n!?(T;E~Qwbw3dzOR{lSk*b1(>!cHtE}+4r?)nC>ijOhT>IYS+OM~+5?{66
z?J+TpSQorkbjt3CPyaTmtrT4qZdiGuUR{#UdsoYn3+tXl@R@u5{S~q8wcHdg)#;^s
z_j<nm^|5%zo9k+8Z%(VI(R+8_sCD_d-?P>QUOlWYmF0bIxy|;+$E<o|w|-Y-Q}<aC
z>@q*=xCoc3v$aoJM*GRqRZowf&)$E2`4ZOh=a)4~eLVlaKX>@=udj>q@9%qa=jMjH
z714)2JUpDutDmW9oPN$G*~u)+xbjoVq)C%boIJ^CmG=GJ-I{MV(_^Y$E_FOEV^y-^
znrlVY)>-@ieO=G{ZmVw8_LUs1N;7Zkop4>7F?;=4rj-Tmh0mp>`ch153l@QjqLz$3
z;&vwvpFb%e>}t(rcygnP;dj^9l9H3kFZ-Hbl}KRv@a3|9@#nMV$tG<4m+N1xTwbs<
z>)-8%UE1pu^z_y_)^1BTPCu7&cUS3;ntj*uR9CECzi-#I50j={*qH2o&iehHRrUUF
zN|@ijt7hrmz2~55{i)yL-rM|=A5JL0$QF6zP5`@CUEZat+)jCW|D4@yi`9A<KMK!U
z^X}Up{feU7TYqF%@ZFfUz45N=>=(k-aTg4~Zq@yNzozQR)TrZY@9l44{P_5#r0tel
zhEtt<_wO(~FheSP#~!|Ucgl3*>JQH|R$F?%Cr*}WPK?fcxl-ZkZn>O*waY@1{&yz5
z=0DQblXYp=O;P!xJ%8S+t*unM5&y-)&6jKL;%6q2zO$_-pH)|T_%TwdWS`?*#TSO#
z*FW69JlaeA^4ie<@)N5}TYpcxAm{W|$;$8Wl)B>HWRqikF6DFM-{0!{bYEk=s>J@i
zMPYALzfYg-DfLH9;E%0fb0$Yy70V3Gs|!nHz8Sjjd(nA6{QFPYUnlBbDF41%`A74q
z`n}dP4uga5mEV82eqr+KcSE~x>_4~2V_tJadAWaedhFdLcox<{wwUbE&<Tz}0jCao
z)!Y=Djm>(CJ}f^UwR<YtYMWou)$#i}^RC->o||%GMO0jS>*Ce&OLE>nW1IWF*wT-!
z{mvgDP)F8&AzPleB>S|xeXDi$J3f!z{B861qc=<DevMen9BLD0>>hTv|L28oZdWro
z)$MBKriS^ynXpUOhHqKU`?S7&;x*!HZ)F_vIl^yUdwlCY^O8r))%g-mZZ%)E{eS4h
z%*UJe=j2|RwfxPW<A!Db7UvygzG*Kq`LFW>g{j*XWo)0>ySsdI;l;cuQmTrDRy`l9
zc+_;|c8hz@ll@#M{jchs(y!l}lK<>mlgT7?Yg6s})J^aAp1GE{c-B4RppI8nzx3*_
z_xooFGpbE3)6f5_KK=HxB`h{}$t6nj|Ax5KMgA>+l%psAZ-T$$%*jVDU*<GkAr+b(
zzievteH)jFJ2S=V{H3RQ%y_te`{$`#qL-`goZf7m2FlzYe%J2#_FFb(#`l8Lmimi=
zS>q1`g@<jQslNSeQue!DYA-gt-L&J>j^DoxbtL|n9iH6Ou6CtW-aeau|A|j?xnJ2R
z-g~)qbHd|_c~W0X4+u>D6;u84efh_$AE(WYsSA95^N7SGzv?%?UawF8_ve@Yxxbq|
zJv<UFE%97?*R4Bn_0==;Y-hL2RjoKy*e$M~c4~^Iqj;9>hXc$Nd+$kQ$CTYnEqNhO
z!&G1W_2x09O<YNp8Ew4<zLDA6gIDtuyT6OeTDl|VkT-bL_tqwH`xDB_`n~&O0~-7?
zv)`6wEqt*2jNhIA{YrP{ZIiaUC?TxovmpEWIvG0|8wGQF`}t2#PiOyo`}dWPx9-#w
zpY6^+A2QdfH0jI?!<x@$&DY-bnr&YF?ak$XcIH`!cCLAyyXMyQ58qcam_4sKBzu4E
z@kI;YUsT-UoqYSq>+c(izAM?;{P0<vy){*Dee-W~|A*6x<5Gg2&z6dP|9SEH&$r%x
z{&;26gWIpnHh*aEyknjssys<A|4ZriXX}zr`d|L=JNv)wyN^3}zHjG_G<sD0>qyU<
z?_2NKsr%>d?_*wiTk4WlRVhb!$?nHnj_-20e`?{R=LNr`zT3)A-#*1xUG0K)nW1fx
z*rEWFcYlQ&_MH0qXHG5eTSb>ePk;V2Etk{F*R)M~mtC^8=(yjul(?p|cRzf$+^Q9P
zAz3c}b?%n{aW-F}xr^4V{<Ym~i*{nCc+kx6@2_RA>eDK+KRRb?TSs5GX=d#D)h%!4
zuRr#F{m*;l)nRpyWJ7jI2>r72^;J~+`tW<T=AF$u;vTBzPF<TJEP7L3XkJWhvr21_
z^CL_BqMFA$s;-A-Ds}kmU8WfYuiDu%{=O)I^;i~7Rq@}$xm9t^*4r5((dQJ)>}@Ci
zk+(bYKKFq1(>nX5yZ0qu4>p#Pi7V>59dzv8^k)G-9;*kmcP2E>;Qw=E-t)A?)0S6O
z#K|1J`KIzA+oo&#`>tPXaLuW+UuwNS@p`cFE!PT8hC2D<*KCe$<d-{~z5c(8;{4N&
z&(igaew=0H{T=tqURM2XQ&6_WTf?o6M`tWQmsj9>aZ62}{8Y;_t~%YvKkB(o+zayg
zX_&qDu(!+WOKmGH-*0@y$ilp<#dul%ht3w=my6G`Ix>5eNU3i3d3EEE?A5%>^Ng0+
z@9fsE*IcG(FH|<Y|7m=R@$;v9eZ}I0<X5IXoAJsqReVXT`}r5U-t%0$@^9|OCh2`I
z&Xz~Mzn;ldp`f?Ed24(8qxJD$tR5fs_S;ygRr%rg>B_3#U#D1ok_u5?{fU9wJod!v
z{r4l^-?ceCxAo4yw*_{#pNg9I<^8<I^X{%iqd(vNfcM4H%0AhTX2tP`RM#Bo5bTjK
zT;y7v+5c|OXTL2`x!Kz<E=oH;uQw|8vmIacw>J+D^V{=O<Xm4DyC!n;vTLvBob3Kk
zXB%)XUheb9!y8L#a!dSq+Ra<G*ZVx*rS7Gvmv6l=1Ke6u+EF^2Yv;2_+uvQ6KK!1Y
zW|$akynAuwm(3#YYWF_q;nimh&=5H@FSgp^-DH0|PgmCmM?ZT{(>a*7+OlU^`uTZ1
zGLioc8jO$1mfvYSn6RSu!TgB#_x8@TC`{UV{Qsq7Moz`d-gWgWa@dRay*hroTK>o@
zGxHT~_unT6e`~+<=c?rz%O58H>>Xb;9e@7lX#BIH|Ibc7iD+V%y{fYNlR$Ufjv3SI
z_Ab5lVN&p%IBWjD6{`Muvt1XiO>E>AE4S4D|I1wN$H$_WIQO~dH}BMr*paF9-)fgg
zysg+b@moeaU;j4DIkW0-T#$ir^}T-2`31L<qe4Y&li%kToL%<h^X{9$KmPyt6;c05
zH{NVf-{e@<@0(OV3)TEvR>}X==gINo@0#{+{&_?t=bbR`s)wI<TSolhxu3?9A5y{D
z5GE@7B_f;s&6Q>TcZ4-WcU_k2e);ix*sEoAf8yA0+WV@%zh3#n##i{xn?kX|NA2B(
zVQ=y$RpmyWT=@LNzn@Yya^8!xf7(n<$=k_N{LFs#g3a3$>z^~#+&dsG(0ZhoS0XQH
z_KUpFftgBDw`ajBP-B<db8_LEZnrS_&gkr$oTvEsu==c}`|iI#9yv+)!;IT8S5mHj
zw91_m@muHT{q<_^?s#|FrQ7U!u|(>8Ve~1DyI*BpqwSC0I<aAb{imI8Qfj`4{G4sC
zlz3#S%NLn8J*|buify)WY4PPRe{g(jh|Il<DSLnH%`4hpIlD<$Uf4Rt$nbfO`jTY+
z0G9K`UvFt^-rYN~NmoAk?5f&JZRa0z{WAS_<CQ(<rR>!lQRknpJKSWmfBvHR*8{hu
zD{pL87dB5Z`nBVVlz-v0XF*$XZCj)5kH$s@y`T4AW6x`cB=$Iw4-xAnHQ&^JXF0y_
zME(`iBlEp0RtYBetozp38&GzmY4f7LZ>N;pTU^WG&1LiPZ=ZM2&!+{fqT7D4O8*J;
zTsnKsqyziQ_mswLfB5M~MQ*K_xi61Q$R%yn7Qc^dMqEt(eZS(v+RZck#oRBy6$*=a
z_^9!!d*sJZzUjQ($!Bh=2`$R{XLm-k@Y8$Qqcyv>Hat@MQx~L>aB%8egN)Vo<(eX1
zdA83(^M02}$i=_*`J%gF?t_i<(>{c~NYZ=rCEQIV*6sKPIn#NMkNdY(n%k$;9}<_;
z*4V~gcW-ssy!-C+zD68KKH7Ju>U*3#U%%;#t-9+rv0eT1>c{PzGf{_kT*;Q0US+y>
z(RtU%!{?^zt#7{1z5nUy$N8HrpHHsxUGP7?tiLt9e)rt-{d%chzhaIp@llVFu3_4A
z{{7R0mu3G-b0qJl*9NTj{O_BZcmH|Eg`+GsW#?_bf4H5$KXL1|e5QO)PfknA(%=79
zcQ0D>YW@4QVcC=89``rt%KeUC?ADv~=Elaemz<-g&6xul5ItJ`esB2W9oFx5G;<28
z35be@ew}gs_0wb0`A43w{>hntpn<VR(s-HYuiVu+eEi@4E6?}yRLk3GGNsP5GDD=a
z`d*%&n7_(>`HqKQx4K5;eEQzHV)lg#0c^ZdE>TfZ(cAN$9_bXm@pkS1zcKPrYp2QC
zR$W*fuD`4FwOde-(8i4$Q_|8V&766%k(vF(i4zYlEOf5eyLNN;x~R3wil3k3k+qs~
z=~7VL->>1HK7IP|`}RGi^EYlpSe3u?*<bfpLr?G7jg84N)@3}KcP4g6wF)?0iFI5#
zdFOdi!v*O|#d?=6>8eSq^6u}y8qy_OxaPlU&vtW>2f3~LYoiapxw*OW&Bo(dHUCbZ
zKmUB+?{|;4UXQbW`*Cgb_D{cFufJZ^yZik<>DEQLZCAInw6w51J2UfexBk9}^`C9z
z{3qWJ<`6Lpj)=ISvv9dz`dufrtx>w)@7LRVrGEWA-)ic_{c}GXb({NVmLzms&VGEi
zmjCm~h0i6YSMe%OUjJat48avsXGxtuy*+J%>hs`zHvhyVpWQ9p7dKH?`@vp2cVS%z
z{$p>8+4lBlmYKcT`*Qy0Ynzq-d%LN{AN;W;`=z)w+gdOAl0BziKlr}r{f}QitaDEN
zTXFEa;s4?!QR&Us3gV8h?D3xIIseAz3oD!28Gn8(UQ?qUFIV5a-hWNjhuY}n*N=7Y
zKbQP>W4*!N=e0b3J2>`QsXVw5b2`w@`jggwt8H5Xzx!NP{#}&1-I_`6wN$P3%x71p
zSeKdYs0%i-F8h4Av(x3(`Gv(-dR5$GI{id{?0YM}bB}7ul(i2EUY@>j_iXY0FFsS!
zZywms|9wI5m9HgTvwWxQt6%$k$DXArv;Lo4IO+MuT}=P&R_L$Q(t2Uozy6=}>Mc`t
zOxU=@?c9oQI}Fn-1ZCGBy3=uC;k3ugzq|<2Dz;aDx5mB0V`k@~Y0uXsXnnpmdG}*C
zn?C#Ve?y9&Rp0R5KDpvtcZ*ugjRjKI4&|S?Ysfy`baChI?AW~9oL+pk-Z|$FI7V{T
z&ObP5|H5+*Ev1}|F5Z2YbxN!iTI6mi=BkgLqY2wU>$GJ7sDtujx_;E|UbUshs!2Yt
z`tD8XI3>{LwDL&u_6J(0k58N5xc7m?mJ7O!wIxEwp1jL&S{%^svLIm9hlsN~)~3m{
z9^d#(hOPeeo1_(HZOJ~b`pj&8rPwE`?fK?)M^yF3r~bs#mL2=2wRXMjRkLZ^ux0aw
zmg9@~EO*}SJf3wdHnQpI5xJPBt-i%`FKC?Gl`VR!<H6)BIj(;9Y@TQ9?0lO&aYlx%
zxQ?vDe#^PDze>r+eR1B+eeI>uO6KqyGnuRz-}k4+Tb8f4xDmAf)%gm~i&j=gr8{`8
z3P>+>T^<;a`F&FOt0xKDdgn}f7J0=exkPEZujk6bGsoNG5?-FOp8fO}ui(=D<;6#C
zy1aVadF80k!tR4FHwM4dQaxVOqWpA!QkmHHve~(Q9coSQmN}}lmZ`=__d3cpU5$0z
zxw&J_DP|eH->m5q=3bEUZfu(JVO~kEltYVNTfth+_UnF2H@DclHvBgIU(eaQRl7C%
zd}p3Jq_{d;=JVI<@tX@C9uj-C;%`TPfBM%~S6$rPwv}nGee~d9^OtvbcVBb;b3LwF
zH-G=%va9>&S3K&ps<mGmy}j?`WOegh=bsh4-^>5$O7QxSztx9Y6fI<W?`K|G5pG<$
zq;sL|l#)J8<(Oo*l^Opgu=K}!ciMI_S1!!C^Yr0vS=ApkpOlvG-SzL+>z}9N|218H
zxhCqwuj88BT&+x7qkR4R_-=2{e?HmYZsCp{|JKW%vwm*_YLOjGP_VI)S%1CzXp-Y{
zYe}EwVXHq@?F|VF`*fJ!9<<f)&btSWCCcu7DHj*HTFCS@bZh^uvzO{^J9Wy-Ebq>V
zOG~}8d7V~u|M*d{%y;&&4T*<2xVaBMEO_ww=Z2`YKWgkmxLD=-*_#hG985Uy{=2Y{
zkW*fsUiS5MPd}fxUw^suoZau7dDZVM-;`OiH8(Exp8n~gyZqIccYc0;Zk%yJ!O7YA
z;>!|?xqdNv;!?eAOM^P2)*j2+8Wa|G>`*JWre<bEMOILdQ2xH3YJBa?y>5pWI=Aom
z`|bAYnteelpInR1f7-;Yci?T=<Ig_}cE+r@nl;5MHFW>!X}X|G%Xr@fb11s}J>v3e
zN6D1Ve{*e@%sRyp7``AQCBiXwM-3a-8ntgvC4N3im)<X@kw0mdsHj=p|Jv}Y`*XJy
z@w7eYeiwb4ncwEXVSf9V#}chh2kZZRp1-QWr~Bxk1&+-Y1rHp0pD$g$y!gQZ#w)Mv
zzuQ&U?VrE<{l3|~(&pRBv~$nZe!qKsYIt1a;~7h>-#>cneBS)$)>19zxyrwjE~yJF
z^;ZZIZ@>Qh*t?ArvTeQED$QNDtx?;bSG_z~@`cdV`F)9ZJ1-nv6fRj<kvn6qYf7lh
z1CO8iXN%;6S6{kp`6y@7p<RiW)Dr^QAAGS|Q7|na<Mfk+mu5Qemi@H-=WaE%adVQJ
zK=vDt9!1XG$DMXAp1{2H_KA%$c_p>YR#U={=dL!Cxbw*B%yoD6Z6_CSuzD$dNf*wQ
z@mjHsyQ-AQtCg+)eB0^ho~xyx39d7Ju|HPczkkB3m2In$$pgdw^Ihlf+Z=qy)hg9%
zq;sM)_s5@u%(JF&$!0AzJh4-(=HD^a2kjY`I(Q{rXRKpqD;3guda_!E&tEa@x}nz_
z`{1nmZTIhQIar{zRB)<N!G-;|v)6sUzD@PTm5n{`|7f%MKIpB#^G&9&?k0P_a((`n
zJ$Jf{9Cl1PT{PqH|9AIR+-l6|(R3-D=j(DjGsAiJ6{~yiivwqFpEt?*e4_Tfpy#hu
zzSZ*v|2oUqpIT!r6MgcU)%8{D*9r44=Jj3wZO8fK)c>~**v~Fa?2&6*`T9P`YXjD$
zS|845itgw4K6rhKOr@mvy|$=q_tIUBe9ZqZKDftp@=g)w)SXw~zh2t=uW!PQK*sZy
zA0kceRk2iPUR5mF`GG;o`N90ji~jZp?ocl{aPt2vi#NiDChM*JycJe(&-tlx0Cs%R
zk@@qkXQuzp{=6aWZT{P^mW=6Bq-1UL>N+?0)n?1i-oAFq_v5)oQZxU`n!4UrXH>g-
z^lNX*vG0p7x?b70``W4XMG^m8%eYHaXC1yEH_@ip+5F0?S>-FfK7PJacJoiA$7jV}
z`E*RXto<uyp43;<UANRGGp*nIO-eg_T~6b=TkR7j2u#zD_xt|N*WPoN?M%~bvG;pE
z`>lN}SN9`POh4|-EYs{6cC}S&7cw)m^QGM0mYZ89{_z=?!OwW9t&`SiD$Y1$>e3Q+
zKXRAho;drdX7V>%`TU-Q-dBy;5<kE0mu6~e>W#N$d*bxjni<<4r%254TYmUy(ZkO_
zIk>r%b#!?8j~_0*9@~C5ZaZs%)!e@D_}Zy2US#B$NxQnbzW7=dvTE}E#eso=5o^P=
zw6!n3{<`Aot5p*w-`!olIpJVaL+SjgSDHe?!kT(|$1+S7g=iI8$YgB2wd%ip==ltj
zMOU*TcbDbPtz%~u5*0oAdi{Ps4-XDeQPGOMaY@O^AAi>DxSMw;&s=LN*ZlMCUQ3ls
zOhi^+?K=GMK-%VoVXHfPdQuLz@#@6x+H&pn+~RYVcZ$#3-gsNq<EDJS{=Y3~YW|~4
zuiIfzw=*kCOH@=eVr`g-6t7h8vR9vzHs4(36xidYyl~;dJwKn#UK6`}Tiks9r9mhE
z{QN9wU8ZyN=+O!rxe_bcojZ5lseZq=bk)RJvrcV3Z^!Kr7bnNo%sADnHE#X!mnDx%
ztTx_$>*C@fASmcqS7-P6+1b_M^PM;pXSKzxUg935A-FKhsn_?n)#bMzgA>0_nwY(O
z!Az#i+tCf4m6eurtx6Z|+4GEb&%}unbMEYzC}&#*S{%Rc&!^K-+55j<i#{{UboI)p
z-0M1G+{Mq%JiM^b88k*!cvLj}il)Pr$HkxjZ;Ltf?T>M`F_&TpmnlEb?-|9`SL7zl
zj{Rt8pXz`3ef~d%NX1*$OP!9NxWap+wP$5vOzOM+C+-w+nkZTLFYRn`_}=l?Zckou
z^XqG^W=n*R&3Kq`c-LaX5{H$1N1vBIDiwWPD3YXqw{35V_CB^2FU?RlkyQs4n%b48
zPHunlXQG!dW7n&P2Y>wS<(tD8u!=`wQTw8P3+b(Pa$D^fms+vRKi+nGUhCo-@oS6T
zf4r7#%+?yz9u)igcf{9+pCdl}UezwAc{NdEO5<V1z3Ylz{r<Zqq<uj^7PH*v-+O<&
z+HkN@vsSP3Z~WTprP%Uj3&WjhM&I_E@mJTmWp7t<*}W(v`=!zAz(rO4Yd%{_#y|ah
zGS&Xk#?va+fySH$ma!q%1JY{j+b+1&&OKlGaI??7`!lZh#CATrpsw39J?~YYWB7Jg
ztGNB`s`kFg#oyG=-kB+&yFA!MexBrC-G{ecSoMDY{TFnH8EAg;?48Kl%dfw#{P**@
zq)A3V_V!D!`eZDf*2nEF*qwd<Zpo1j!JNChMAvWsc74U`>+7E{>ekEZ5}WPn%{qhQ
zqQLvT-{s17%Pzm{x!iB=hTCs{)a+a3u;9aof>WnYZ;a51SR3Y}CM?z4wlaA6wW#RD
z7dO=WEb4Jn{`vD~OKYp3v^00a>8DEe|DU}67o4b|HkotvRj<rUO$JX-PoMdAwhtcN
z1@*i(pSPR+=~L0J(${Ub-yVDYHH<Z3M~vQ<DBYbqcg{GQrlhRg+1vYcVY^(??{9Cv
z{*vL9HtVT=zgN8bXw&JZN=iyhv(FwoHC6lPx7+#5^A?A#mNdx_Fitz8U~4;f(j=j-
z?(UcO_FAj^%}Kbor}B!4=@S3>cA!kS<8EGwmF)ex-?_a96J)K+p1fQ>|JeKQ!66|o
zSy@_KtxWUJw;xSfxaiT7M{PTHSZs;X&DuKa&6}J%dFGy;o+4smn-UH-MTvVc&#8X5
z6J+3zzyDT!kZwL0u%1D<*X{7C(A6I*Y%FB>9zA}1@ny-Ar%xZ2%)4W2ZE7mI{kCsp
zq-1Jps*1Y$=Crd?_v-)uje5<k*dkDW<sOp{!!(`9LywMjXUmF<iMe@saaDhRx3)Cr
z`@6e0H>dMwl|EpdR`1r@+InWDar>Jb&bjjp5}CZG={T<B+2CNw(0=?>t$oaidyjO%
z3B!41K;iQP^#zW%N=xmYXS@umJG;B}Sc@)4;j&<jD?FZ2zQ;Rmy;o)wdAD=^qQCv7
z#o<nKcJ>%5dsx5M7Fo6Hd_1(5!13|9!h1g0oQFVznn_n&ee}77qUFIeH*Vf~TX0cq
zz)PNznO`j?+O}PLy~j^jXvV*@8g{exNLF{Qp1Dgny{St_`se;Brms!sJi8@svYnNa
z+1Kaqb&j6G#`4`<Y5!C;XE<Hmv(0YxOe<mE+=A^K^LFgZo_pB)!4tpU?)JI^-uv$z
z`jvco_C{;PD7W)37V1cTtekt;n?Zz&_50m&`HL4X>cszh{@0R&pa1#K8FjjoVQT@N
z&tIN@e;=qsy0Fw+Tud+K1gP!x`o`JW=GRv~o1z(ftE8e+;BDv4oU~h8GMC$mNlTx;
z8XkX^RXoO_uFg)Zn|1QZBOrm@@ApL~@13e0zUcBx4L!YM2?hf4^5>tOon85KYWRvZ
zYu1>>EetRyeB|=%+}!T_?~lJM31eM(Wyz8yE!pe$e%o@~$=P}5n@y)@7$&nttrcrO
z3@VAc#dMQiU0GSm6~t8W;UK%DMS+5(q~wuf$1W{&W|yn~Q@HQ{zu!{lKUdh~+}$;G
zZS;1KcwEIpRv}^GljqN?YiV^|T^(**{OpXBv(GE9<(EI+%3dEB7S?t&Nl{I$ZPFwm
z(3OULa<);qH69)u*JFx##bZkZD=RBS#KnaL1rOf;|F2w3Cqm$h)m-cHw1Z8oB`+>C
z-nkRwqb4kCRdV2IQD98W_t*l)c{QIrYwYC1R!?2ALc_?|c<0}5w?9_+-8Zawc4p?8
zIhK<*Z8GBG;`;GA{{N|2rr95U)_mPHPr!-e;yqC2*z^D2@2zZ;L&CzYY3^}Z81Uhg
z_Ii(slm9!qyOWQ0iQXx@ohxHgv0>}&Ow;hVN>y$#ofX9uoDFfZhbBL-J*gc1|Iqo$
z*Py7MHQ#OJ<9i45jaNMm{c5Fux5PLrRl~X{|G@Kn`S-b;7bi{Ol69VRU)AzYm(_gX
z@@vW!b6ls${&qJmQ#&%#Q~qN6l!x;@E8z2W4Nqj1U<3V+{;%jw{4(RWQRM%ssegRs
zx0G2sZOLr=VX`acx5lv}U)bi}Ps}jcysba^?w9!||L$DUxm!5BYi<9#^w*1jNAK<p
zE5ByC(x+mr{j3RXchBwp_J?oDv6qpb9NDIt`M*`~2wNC%AXHg+M`;mPR_I&q^#9X?
z7AE~`SX$Ei>ip{ccl&NX&uP<Z&8T}Ey#C=gM(>L&U+uTv>a;N7+#Jg#%a?yXq1>Oa
zF=E!j!`oJ;pPvUh<3UATeS4X9?x{tt-4VOXba$7(&nsDLU+vH*;CuG<*Rbj}D^_$o
zpI<-k>+9>E4{_^Hm^-)kW=`6xD=SUeX86prk?eJAzL}$@smVF}?6I@v_kF^`J}B7l
zzkj}sSNg_=MCSDQwPxMo`p2HGvQ04#xG&b-8oD}cW9jQKQ0n92<}TbBV<E%0tK{XO
ze}A|Bk2TJ^qQS-|<55><XJ}{`5)xvNeNAW1xnFzNoj!Xu^;nPOn#j#;{l}d>Jvli!
zIeTQSr{(Yaxh!rg)6S>Uq77!B-4O#?ji{-u{dn8$JnkQrj2oiX>csAvB47V!qN?|_
z2L%=ydU|TMwsUXXi0JC-Vw$%-=cbXDx3}T!vnpz8n`(cTfp)ycRlnU@^<73x%+1r2
zGit5a<da9v%rsuzI-Oxn+}>H9lhp);gqkkDJd(9_(wsRyX=!PD*K4*2IBik4n%gI;
z9cEDT<HLgUFTWa=zl%B6D}9}1?%c{nix)@kEK)sh^O-06`nue=Wl>YYRzJNKouB&a
z%S&FX_~k~QK78<x+*{AN`kQUjeSO8^MSnZZmu<>;VgFJxcK=yLKhNGhQq5{Jb8m(x
ze}7_DSnjkXe&MZ>Hnsi!QxY9)&xc${JP;IeOQVb5=BmzK&O$Y#8EliS9>uTN61etm
z7qtBCFkAIb@ELeE!-+%j$oz(&wW?n)S-+_IJ2^x7arACk#alA1UcT)cuNPdKn{RHh
z=gE|gEdtBx&AW>K-xHqdmlw?WasQ!7JTadR2I$pQ7c?LC_LIDN{K)O{IY&3lo9KIG
zZiZK8AzR$c+mo&Jd~*XTPRhsLspQk|{X0=^*+Jhca|Lvj6;*oO+tw!^e6U?wB<_>@
z^ZE65tHahNy|~b(%aV~_VkK*Sw?tSweBG1}lNh!{>1v0q$(S^Ee|*hH*GG?^zIRcK
zI<(NaT|-aLZDGKJ@4r{BS)*cOWAos~gb4y^XJ@$<78+_z<ysna^2|)*Y##le@w?03
zf{Mn7wb$If);>8Q`0efO_OR8ger?%Hmo2+i73bo@vi)wE^wFb7UEJN1H{aaxa@p)x
zvT;RS#~(jzlg>MkVze+oLqk{hseb)W@8+z(6AvaN+}Myf<7`@qm8_zoBIq39(x?}E
zvajoj>BsqGWN0v$&F+;nPGgaMU$m2hlk;GXnQ{5Mm}xqZO}AtJ#~usS67B5lWO(tl
z3RIpZ&pmJdUuN=2mWK1slMgif(yId<mT_yjqH|lp?cD9AyZoY}r2K6@x(Jt)JiGL=
zL?>!X$8q`kIX7<HxR$rvbx!d)%QaD3R~>w)x?Dq4Yu(GQ4F2=K%Lg5*HVZ6wGO=%U
zI{D<wPMz5wszFiJ$t`*I$Cr4|PM&|?rwG)GaZOn=J1;5bxhyY-{?GiWKkWP`-1u)Q
zqE$QjoBENN8mlgUUDErHZ>rw1t<i$eM02t2<S7AIS*OGhJU{Tu-uJbW^!Essdbnh7
zS9W<FtO1%useM;Dy>D`!<I0Pso{?MQj#he~d$itK{X(`ISC^aK9q~s#3;Hh^J!-sn
z=3cp??Xt3*O}k_lmD-dim(Sa`P}<h2%_K7RV!=kisCPR|riOn1lISq~0C$n}BJV4f
zdrZE$zmxo;=D9F-_L_A9XBC~qPsg9HnqsbZ<Mai-$+Onv9q*F`Ri+isW~RTmx3_xo
z)m-l@S*F3ud=k&jGQCsrxHrRO*0sEqXQfOs1oHQO74u3xd|xVdONO9v`njA#>skc1
zo;-JM9hYw5?z>;!-?x9T12m95{dDW`$BITqliKB~IOebaT9*9($z=bIzCJd;w)B#h
zmzG{D2GwqB!nC<snWmpU+G~EV<No{gR_nr6?|irGb;OPWMbJ=@eC-#(&(F`Vx3a7F
zkN~<7K+X5p`{K;VNJ;tnKZc;n5>(;0n;g5cGPrPO%#XiyPR`DeI|>r_+FiFUf2X3a
z54v&VX3n!i-1;g?N*`*s_w?|Dt%*2z|KB(BqGIWNn|GXlzM3oI<Ift$<^n%XUf!dR
zKQgHAud^<Dlkox6?eF;Z?B(+L&pw^j&;RiA;>C+=;`h(nuwjGRn^$K{>;6>O{d%GN
z?99yI*V$9PY1!J&b(gQ5^7Qod$@A{*2>4_FO4@u@>f`$4xc%ZCrXDj^XY3Zyu-JY$
zCC;{9di&S<sRF*2&sbkr`B-Ao7rn)o_bHn_*`u~n)1`W{gxSQ6bL$t?KYE=J()<6W
z(bD@q&o|m9bxcwSR%8l%{m4V=lb$TwI)|GldO2F4#nqgjQv0vMFW)O{3(DeE@!iqb
z5@@XP^Q(7P{ZI3$lDi-9b9=N{Tz<JosN-Ed<HlxvH~HC@a;_VeawmV<?JV&#Air#X
zZPVWO^A6PPDYTB~zPL_9;pH8Ps`EYzub&Yqd3bg^M{UY`4YzN7Nxv11rOQM<|9xll
z=G?7vA8}vjl_3TzvMt2<Iv)P1Q`_?D*-6Q8jVV4Jvybk$vijz%-<JO^H+IecZ1&)r
z<?N?bPFLEU7B2BW<8f?h+}Rm@moKcItsj#4<;BGwDbudEx3_Pu`&+f|_dDwxv*^vS
z>s6O5TUPY2RotlZQ;Lv~P}J_ZWy#OZ%$#vHEpO-3X;t&BA%(^zp4hoJg@lDAjZ!!^
zZrm8^=)}%12Wkz<T9-|jIrHWz*{*Ht7A<0GKIo8|s>;>c<lN2|Dt&o-eta9B?5U5B
zkAucAW%|PS=NL%vgoK1Js5ggSTOS|)_{WbQ6_X}SvZ(uGVO#Yj;o6$W<*iLKeAMEq
zUaC4dJFi@`=E(EUfk8osUR+#k`TNc0na1gS{WhOC!d8p+x*gvC@9X+i#rFSxB<t<{
z62zdSq;%o+R|}aww)&jl<$kKh#=@;mjpv^y|Nr;*>$;C8)#n%7ExjHX5YTY=;ezDj
zeKXEJ%X<9p+xGpYJI>pG`u%st*|aNJrh3!6pFBx9XZJg&?Cq`4+%;~CAAUNm|NO_t
z$DrbJ)8@^ym+&jL2$Y&<Tu@N+nc)x=B&0R9tM>P|z<_`Q({!UxoH~^?DZ8bmML=HO
zzpBd0Z~5fp<9#RJ*Z8%S@BRI5cTCAeSI|`kU#+fZm~6_sYgP62)m59ba~C=}In6Lm
z=L?UoHI1+RDk^Q3^Wgja`uwX7`;Hk&^@5_WTW?p#Lg)5H0Ve(hd!tr9-L!7Iq2=E+
zv()-C+h?x+x%5G{ja~WX82^r69fm4~YN=AfLF<)u7nN_0RX0l!S?s)T`H^i?A3x2X
z82eFBFF$f~tbfO~Wx>ZM3K{lpIq|yV%J=L~zkZ#lE3x{oeyVS;<HyG11-EBC+qzuf
z?aZLmBU9>(4fnotU)q`TwhWdzwg?L)z^7ZTI4w06D1W!~$lPkpJa0)+_qwCAw(`3_
z<eam#vSO~;9zO5v?V2u&HB7ChL@D3;An~P8Q$pxc=L;(aXQ$_4Z<UQ~r%dGkp7!MM
zUd@~F2Rq+$Y2Hd*_GJRA_dMC{N1Jb}IdU(mz3iHCp=Cv<hq2II+nyFjwV>li5_>Lh
z&5&>2<!Z1Znx+2xubb6}4&}RRpU^0n5d3Jtokz!>eR=rNGb22?MLI;HL~GLGuS<@+
zd^uUlYyTI6Lp-|W*>Nia3~gQpwW-H;9ZpX5|0wotT8`rCPYgS!EsltJ8gV!6&zAeH
zf{SvwFS;xWZ=WD>sk1Nf?#o0er~5lDwq!4kUc=t%bnwB!W=We01JDYq^Yd)~e7l`5
zV_!FC%^ICEX~t!{_XcwBn(Z7BA;H$%_~J!IP;l_eYip&M+4)o~Bg@3{R#bj|_V8=f
z&e!X97wpcCzpx}gW5?TVw=3T5d>*x6w{d&W%9MM1Dq|`hw(f}0yOU?m*Ur2)%=>ts
zEaQ%cZPF*soqIO_|DW`|;%;5`{fx|P0bylD52v0?Q8G8*erv{&BQ9QEUJRiA$?tD(
zb#EmrY`<5fUA9}6Vg7k{H#fK5$KrZ19+j1rii(PFZftzKrQg`bW={FN%Jxm0jLxJP
zfBg6{v^(<jsZ$;O{m+~E?Hm>c1jNPl`IY~=FY@&1)6n_y?S~zopPPGgdwzVgz1h;B
z&in7x?d;|WtNT63cR2BWneXfw=J|1<{wGhKd~<X2@`JWlk8ZzTclt=Du%^Dgy1IJ%
z@_AKVtJm+F_2|)~Rfb%xO;feQleXV3+!+Jvz@4}Iy~a^~v4B%Y8)&9i!lFPyuAhDN
zRj<lQ%Y_RUg2pUXglMhX`z>nI=FOG=|9%GzpS%veonmBI|F4FPPp0GcTSzl4P;2Us
z8oO<|w~sCEx4Y#dANf1UK;p-n&F5!W7C*~8m|^Pa<CAiBmMLgS|IFRi#ge^lpmGI-
zwY0Q;e7zojb9=u0%$YNvJbjwD`DVe+n6-D)Ox+d>F23mD<;Asf<;pLwulH|0XT`mB
z*VA|PtENUBTjrCVbE@Qx9QW=nv%&>m(l=@G2PD`!E?v#D`*_ps>)YP_?l5-lP!npl
zn!*vwb29O+2k(2|{WmTyar@%t__^gfi%_o3^o++lzxdZo4f@U3l{0%qiR^(#HZ7;4
z+m5Fnd_4Il&!WEp+J`S_9KNv1w<T-0;JVkYYYIgsw$*85%<E<J3)BdiaVcME)#a~K
z()YFh{1F||UB~d`U&D{$i*049N?)^lUYakwc64i*HMDJ|cuSJg0M^h_eB~%C<yx};
zbLYGAy6o*rM<n%krCVIIJsiE8SMgkh)YPWBxrbj|w_LL|TJWsTdcMSjLo94+J{h24
zd(*6~v+Dl-y0||6^80fdx7wrg_f9Q7Z#(^V{{Fe3R>q4Ra<)|;&KRFB_;^%&dqVl!
z`EH9rO`{4MxuT*X4t{=hC8eehA3m%)x^U^zr6OWtNhVS|pU<n-(A7=7zAkp{-CY^U
z$NJ^_{gy9YvxaAH-1&{k$C>(ezgX10ipf@nk9~gKuT1Z4k!NQZCL2igPMJ1MNL19d
zva+)Gad1%3i)(A8ckbNT(%QN)?d+_}efkj_8ZKQ5DzTES+B?s+TkPX${rwXrOgP}J
zzqjRT*3qPm3EOX9%-T9-+BCMk({8^_yRjjWm(QTHvvVa^{imwEynOPj)~s2wU;zWe
z^wU?B4#vFS^O<jYOc5trGvoBru6}-eAc69GmFnz#G7f9QKL7ju{&9(wrmn84jt<ZC
z(?@r|-*@}XUQWf9AM0CMSo-Ac{fdf=s`k!XvSi7s>l4y8&pdR<Nra2F{BEhZs;cUn
zJ3BY~mCmnxCb_HZZP(45Wm~q0^dE1ITC1j`!?XT+_x<<lt85khxcK?g@9rwqiQhMe
zUA|_*pFe*Z9*1a&ZcaP<=;LvDbv-{ZQ?scbJ`}k1%bk63adGtSsb$9(@TGb@a^>;d
zvtnzs;G$3sk*r0%&Yfm_xu7WhF5;ydn0Z}rYME?awb`|%{0*YHM*=sBhd))^lUJO*
zUBhK^pvKk==iLjq-#02&Nh~Z(zUY4HH)Q3S6NjRdACnKP<^Ua00#0)EQlOcX)6;Zw
z?(LbmHT(Le?CW}5TwEPpU5nDs&-0mS)XFKWw&g|N#q=)mxC+MZqfNKpE-QY1F6Y*k
z&f4GKKHf~9|M2_onMSExd#k^vU0D&BlAb<!>eQo;`|Zy?IXOA?;*0qc+!kBDy>B(Q
zk5gF9AoY|;P*Bi`Q>UEPh6#&{A5ZSL72DwE<ir%VT9je`{qqN#*=O&4|KddkXm<Gc
z<AaYsUf5Zj&cntGI!^Lw(ZsoPePd!|jvhUFX0G-2V^NFUdKax&!7<g#H6lV{|KD%X
zS2wn_u>AV|{`|+s$2)s_pPsXRpYs3TUxp{opBv}iG6`D~(HOLH$)-({Hf%5ewSnGB
zJ$(4kVy@qvyz<3$>s8g&9~bRxnB17KwRQ8A*6XiR@9Zet^YNH;@48Uo`R9+nxw*OW
zaj*G@s=ZI1JqwD9J7;{}#yKoZY~#j_KWgl}yu3X8{Ej{UTzI$idg8_td{3P?E>41s
zb@57@efar&{^Xf6JA+m}dDN}{Y|Z9#Nmo_`%2*b)ym^xY8lhA3ofYyr`-Hn(Wy_Z@
zC0$)z1~Yv$M7YY{-}CkK<XpOR>5sp4TH4w-H>dk^*G_rc?zHg1ve|i$W@WES{QK+c
zpWpZYgI4lb%=Hrz5|Xg1u>cK#WoBlsy}Jt3n0DEGNn%o`&urI}TWeMw|5K-LSMI7^
zrs{GzU=@!>$ggX8&d@}0MA9woE_{F%oJyQH6#tdD^++7-5LAxZ-D})-F+;`7Y}%to
zNkPHEKVK~FkJy%TGc)<xy4cgVwr2l)Iz4`deZ5^fpX{N>A1BP1;o;}!r(LQS<?Z3Y
zF~9zwrQLk~UbkkirH9fsKP<2~arUgLj!w^o3jxp0&p+SD%+7QzKx=A+jhqM<tKEG5
z{rBYy?i^@j-uZIbYz=Mg!_Pl24AELGW;37b>xnaGo-Canw`%MAQ>VPt{N{8Ve(10^
zEZIa#Q%g(9++2M9b?=G_i>FVYo|$R9{F>|4=X1;D;?|4rjXUoyUt4l(<3wfmB(vF`
zK0Z&L&#zy{rEhuk`R9!p7nSbS{m$)^v22Q4|NO*6<*Vxg0|FT4@KkKPnX|R7=3vR2
z8ymF_9Ld|x{&&`uqbt`RT-m=@b;^_}1%JO@FaH1c`{lLK=BG}bI&u26vXPO{^2?n^
zlNNeU*Q@z(kbTeRbJmXgr?&_=nasbrIX%4k%<He9M(DM*(e7nsX3%Ey_S?QrPE0#@
z?sR-@`}4`<B}<kpxR_xu)5qrfo#LE(dv;pdw-`^ln33}8%1WQPR$HMx^9*AVE>W%A
zknHWSzPS^}MK#Un-HZr6jP>?*hoJJRCWR|mrrP1_c&xsi*57~RVF81BGY=cD)D<P$
zu5C|mY)lpr5t%S`>d}qK$4{I&qhfA8{n4W&Az|U451RRB7^QmkI!Z>Z6>IqLp+HGV
zsi{xeD1{?1Fi=HBWx|vxEhkfyG&MVq9C1-nRt7DIe{`hN#m(*7t?jqp9(!8!uxMw&
z?z=bMmWgn=hCXmjOjLARJn_8!|2f=xI~E*^Dl9DA5u@j$CM;j~<6-7;(DCe7vyMJ3
z+F14VRl{>>p0-u3x2yJo+BhN7lV{A}XmDGsXlJ+YTEG4b&~a8DD^~r=^O5kXsj0bo
z{oR%NXs60b%hS_z55NAp=we2IhRBYXb*uW1zW#b?Z}s<8_fwrX6mL!QxBI!|mFbe(
zZ<qPcw{tvx?8uP|yUX*ty1NT4WMWFMh6=^Oo7&Kf;=+xza|@PFS_FEFv~Dn1=$=`q
z_wC)?+cLVHW_q@^b6>p3xODmQ%PT8|Jv}{LT<6}|dF^RY;nmRaho66Dt$A3qlVQc0
zHA}W^F?nIJ|GvM62S;LJVoO__kf5MrMutXUV4%fZzc*#pVXH-3odUD(U%Yrx#<psT
zu)1Htg9D78K7A_KeYd5p?b6C%^`xYv6>HY0SX<Ao{QRu&xNJGgn#Gr2u2{2%#qZyl
zIlt-~rc4p3v5ODAaO~mXcIIm@Zf}2|$*7RGefO;yr%rk8iPMi-J57K8pG~09yt}(R
zyteMsr%xSyeR&0I4;?zRiuHxx^34ZJUpX(nxFPGR*1XzpkzQV2AAZ)TsHrXb|NqV1
z@`}k%|Ji@|K6$Rm;%aAZ-PHV)Q*uqG0wneL7FpcrI^Ni|sIH%x#U-^eWE!_ih(G}U
z2?3E7rcLH0@6CLTXZ`)%JYV#U&ulf;`|DqS+Lbe}x@Mk<N@mgh_wEZFQc_e(tYr1#
z_H?wgu+)4$Yrf;_wdmR)aY4bWb1r7II4xu-__}rTqU(F@ZU26`3>qSgh>!?dA6I*~
zI#dZ6tg_#e!y||SuAY2%cei2gEfa?D!#<$4%~b91up4C`9vn=a?H{Tox-Mqtqt!+$
z84V?Pc6`5A&B&0nQKFfR_t1%n$`hwdY1y*HWX092GcydCyT$d_mGCUT%sJ76rTuVW
z?1ba@bz^sl9Pg8DzWuiC_S-fWrN+Y#5B&XpzyHC5gc&}|q^{4MKfix^T-C}$$y}{W
z$;WyQHuKwcT)7gmWcl*s2L~EK!}6a#e_o$`dsXP_O%2ob=dY^!`E+_<ObpLVpRlLT
z-mF-m5wSMRLq$l&u4c!bkIQ^#JFUJtt+({mm6cNSpWk1)eEIa&bt|rB9XWnnSygpu
zSaPhii1NfM|2K&)4eCriJ<U-^OxfIA+-feL(M%qG+b;s2K7Cpcw9+8|o{fsCs-n5M
zIB1E$x0~q~m-$NT#P8d4@3pehqFI4jQ&ZR9%-Sl&&L^{C!(6}R&d2*?C(fMN+0ns~
zb8pYh>8V1<LHu`d=bu;xWD!BZyEo?esT&y^FAUHCO)UI=x0`=$^me`LdKMNEo72uZ
zrKPDcF*6r}%3Nlt7tfxSSgrs4U%vj2VDK`ZgU5QM7hcQ=2nc9!Y-S7nVexD7?YC_q
zTC4@8BFdVYD=%%U{{HUhzS`d(Ua#Mubbg*Ks25TA@6XSohl-_vQBhr6v#%#zT;$r(
z(ZRqVA}adu?e_b6*SC33*W=*eU<j}~;;bWf_-T=&(!>KfX5m)xIXOCO!nB!~nID$z
zJ}v9-<>i!_sktOb^V8?guS?ctW@b(}{gh!H+qw*sSyBC8(;H51byWNMa_RKACa<MV
zo}QeK9zEKSe4MXG#!{%VvXX&e^Ua>j%gY{K4UcyX2@#3W6E`w4GDteY(bCrTYl)kZ
z(yDuZzu)KYbz|;zYc@_l7b4|wZEJS8h?tm@+T_Il|Nh#oo78~>Ud-=hRC7TAA?eZE
zavW1qR8ov2gMxxU@u?HBVS!G<qTJite*F1-e&X!e+$%%4wnp`eYKQ&UnU$4c_wUE!
zO~-o<CLFl3GFUrzcjDo;P5;9+L?n#UeD+=s7q<WVB{<UJ_<Tm?`g8+{gv~b<rh0w+
z{eFLZ`I}n?lTI}`ZHdygDt*PW`!3(^yM5f^dQ-BE>;6<&$na%sjmo*bZLQw&mNRF3
zPNWzyG=ylm_RHC3nfe6<2`yT@n32I~CXaR5n-#&aS2HgzV!gFJzkkjgnG6%DH@CO*
zpPsJ2e#6^FW_FM-T3TBVzAaO>x0m;xrnB<;ua1rtRk^pe9E{H2+X_lUKY#w@;Ndy4
zDfP5gu6@=OjU6$1EG#Tj_J(`-_#6Rkzi^kY6#<<Qo_20dr}euX%(=I=e7u?|fSfr0
zDtoNTcR~qImyoTwx3@jKu`&6_kH`HJr%!L+vc=@c@#D#lkM$bN^a)sf^~8x24gmoI
zE=q#S{O9*=*<w;Z-IurL@WTVkd}kXJJ@I(*^r@nqot*D1lY>uBPd~l&?D_NUVXIqD
zrZ|O#iQU?k%k3zzj+@~l`}EVS-A9?025~OG%(*irZe4HG+O`<Ib`O=NsI~jv&2Uj_
zy#2QAXp$zk)6Qv53lAKZukX2YCuYapyd5!m5o@o#zV+qJP2qzF5AG;>%9WIq^hze-
zQHhnJQ0!hezq~xXLx&G%o1SZ6WS%g2GBX1QC+ER?d#hiEgqOPY$#6CwWMJUn<vqH3
z{l2Kw-?G+a4^}Rp$5dciqo$y+AP$uAKi#YS9&3_!M?z~VSJ`gapp_y=j~>;~(`$2D
zcz|1fPXj2i-m<r{l4@;j?da)o*`9aTApM*S3me;_B}-Ts61LwKl#=SQtNrD$G$`@*
zw%i{Nn)x3T?W`&7LJ4hi-HH3T6_AT<rA4!y-Q3vT?Ru>ju{I2JY{-TU0xMUp6kuVz
zdGjU*506gv;SWNq&b0ALD@=^pE9dR#2%2y{$#whf&CTq3)47v2?#O8_ULUu&CNgWO
zju>~2nRLTy>81bQJ)d9Sb}*sgV1kBt!KC@~`B#Q;ZNJ?+VZwyhhnzs^@Vx#1pT6^I
zVQT?oigwB*CMI6U+B)H63aAoVpZ)nx@%e>ImarryCf?YR8GLiu+g%pb-*iN{Sm*eu
zFIu$7hR;xtg%Q*Z?Qv5+l4RJ`-92&6oS5gkR$W>hu0P{!8iPY-rslbMw$ZuszkDgl
z*c!#q;GyDFP*AY<num+a^<t~J1`<3w3LY{Q6%|dGHmz;X9-9>*S`j*8C2wzSJ@rql
zo0TCTBBDc3*=@?+GFEnW=jE3bRaBPfFueWr^z@6XtHs0CMm=pdRz?ocT|W&Ev>=rs
z9UUEe+}4IUFTQx-VS$6*bY(+B!Jw5QO$rL;=HeeeevH^zq&mfG>3;8}Y^O3z9z8iZ
zIbdbThN!h2eSK|y%eAkcds>wE^wd;viTdJe)tPy=(p;^FuB*no>xd~^SV;IS7Y<sv
z<q*T<DN{sFJT0=A>v!bn(b)2wo10QOcz9Yuv|RJ@^scRmY`(fWJo)l6--^#?%^#NS
zPTYR`<Ng2tKou0|N=+}XL&tihH>REz1GT76oIKeWqvxKMrUsh0SU=~wczjLch7AS`
zphdsk`uko4{=d07-C0MBnZe1)>BG(R`3K*YRWIFks>7vTw_8(BZ(ZSj``1NQb1%I9
z8n?c?qeJWa^UtM^kM%CR{8B(pt}pHEtc5F9aQH13KHScKe0qEx=hmp$rxtwe%tkYL
z%67|wCbuUjIvbR{2<VZu7K`4Vr^{`8^5n@zx5Wo{6h5vgtU^uIrff4%${E3l;al?W
z%YjaEK9go#VkJArPaV|c-CO-#$;L*;YA)Z+n>PbihJcD3K?#W$?<cKnjM`D47@{T0
za3E<T=vbX~8}4q)y&Vu0#WmH7b^7VnOP7My#O@Z;joR`db?5cUPbbwMmRK<|FfuYm
zY{>}RX{I-wyGemzht#CPT!+&?KR-7teHG&3=62|1iITE1v)f`pS65eoPL~}uKaKu<
zU0?t3_4@s8MMXwQNl6oC&+a~R#z#a{bm4*p3=bbZys<S~JnhVkhg&~e6+B?@Q4>xv
zl01`UEF>gkQ2p)Arq3%*-Po91cv^S6g0eDm(nblscIN2qd0(S)r&?BgNQlhva&ckV
zRrWS2wYt-#=~%Dy;w4L14qP>mntnR;eW{S(#rU}Dx285<E;vgVCb1mrk!%L_+K%-|
zYG`RW`S|c`+O$c5gDLI&yx4X54h{@YiYyrvEG#6r#dHqrD15x3_V>3<1*;}a64Hs^
zC&O?5$KXnqsR$P<7dN+I-Jgp2^VE?G{EKHhFe}i@%l(i4|9k(x<NE8)i!VNy9$$A5
zbhqKBC!U}K>H6({X)rM{Ex7zL!9YTRg9)^D094|K<mKt*m`NW=GUVdszPPu#yu;<`
zbPEd^K2VM@G&G!W`ss<2CmkIf8O3xW8n)lBlMW0FeEN%{siE%gufz)r98J0I@0jMI
zwDLpQRIk>R!ON50-r6c*l)_O|RHPu*y)Z<p@WFvbuHQ4xrg^9cb+{<md^(|gU3PcP
zPa`$|c|2RAczfNNKYS?gSQ-RslK%hqeSf0SOa_Ma`~O+Zt9&N8B1G%Rv15l43?7`B
zX&kY;EVuQbX6e?9i%KqTZcGe8!NC{z)mGR1dbyl~n|t+!y&fuu=2#Ygc+kubN*@dY
zqN1&9qqk4XRavj;C~)eK2a97vh}PO|{c-E{x!X^kI&}zC3ry3E4!dEdqQdfi-)}u0
zHf9EgwPA}FEI6=Os<UH7-5lF$vEb!?N1xBH?^E-gwP48-mbbUIHoGm}xo)n9idMDU
z_M16B-fq9ICA)dS0tRXGJeQ1&j7W|s-?(U$@@hqq==wE^$Yq+6(yE0UHW={8SO~m)
z`SL=B324RP`TBpwv9sU2$?1_aW|KD0Yq^@`T32T`%RIkNFLoDb&s5#2IZ~UJdQVS!
zc4p><*IxrPL?mphOhAJ~>+UY~p8ny-<NoA-e?V)6ozv3PHf`Q~aZhFOnuv`|dega&
z9z80+!l*Qn<Ke@H1~Yw5oIl?V?v6ABt<>Q@zQQXYK)@{j9#8w>K(V?-AzF#sZ!2;z
zUAlaE;<RaO6FpiwIygY<atn6Gi1wv!j1UkJX_+%e=F5wV%t{kq?AoTOsVQMymb2A#
zu4OUXV)y=a+vb|f*i;DE|NSD|#wXjgW{u91XU`S|E_MSI&t6_$1+T8G+_Yfkk|in`
zCQ=<olTuPr90XWgTwN1CKRf&5%Vq!7bJ9OQJIk<+?aCidt*M9dwja(gIrOk#LFnqR
zAKz~0Gcx3Dmlo<|soE>|_;|nmYtV@4;>yp@I5;^SJv}+MMCpP~uvrnJB_bknAZzQP
zhXo2|W@3KJh4Z#cPuGiW3R~TJ`Q?!(CnxW%6&Df=lm#u>S?t!!RA9PfRsQ{bKmPrG
zf4c9#WI^iIsD&X~3j;I)qN1W+R=mEx{&?>8yKD>_Zolp5>T=4;%KAHx1to|2uKDw{
z6D9sTI&45~<{NLzcHGTtX=!<|xZiHohPh|c4)3Y_EFdVz$N=gF&Nj=fiPXC50NMqo
zA;Q&hG)bb@&1Z(e!b{s;zI-{uAd$()*jP|ro`0%Wt9JN01!H63%F0TE*=Hx5e!Agi
zjz#e^9xg7fgzdLMb%Lm9tM_z0MSJ`Ghc+rJDJe|#Vq}n%lss|noLg0u6{vQeKE1v8
z`8h>xZEi_P$y7#7tGRs9+j0)>tNpFDw({MbodGLD3U=S!aQp3!_xpaoDr^6Ff?d9*
zVWx4ql7)rD!Gi}+oIihjs&=@7Q0Ik3uG}VBS2)hjHg6Bna`p1!Dk>^ka5YO%TDtrF
z{{M2IR`Erf$jC?y4Go8?Dl0B7t_c$-Hh%e1!Vo^++i$*I@18w2De39Trlz7*d*!^A
ze%fUiqbI)1e?H&x%bhD$XiS+hMZwfmbmhvG1~YvGSQw3F@@Q&mTGaou;o{~Nl$7i|
zaKPcr982M{-FIJqmlqVg>g(XZz~G=GrmUj!WLNUirAt%Sv$nRjUfp+IM^n?Wpum8^
zL22TY*2&26CK&kE154L$(xgcV1`-T0cmM1xetypD_Pd*#*~3<g9=PheOxC*W$g0rQ
zHGyhBXU6EY`z;6coiD#!vu*F;hX+;$FTb$Rnf*r2wk&he+c{<+_vPN+c63eT<_k+a
zg*loScHiY&eU)otM9+Z(4lOM$4l6@I<HS{a<&4wM9XZ-9t}R>s_*m}@>vFvktJtZg
z9WF|9tV+4M#dHs?3|_v<cK@C|HW6#DZHfYo1IX9^*?37|>aRy-y9EUW8QTvtcDe*D
zzR=e#t`9mwx#IWR?Sithyc;8UcHiaO7{RkNh;w5E&qR+FP_edQgTT$3H!I$5y&ez|
z5%GAJlxbGT)5k~NmQDX_cPGzWgp0N8{k_<Ab1%O<^5f&<i#v<c&&)FA_ML5}Tg~&&
z(k&oBfW@&PZvF9g`MQp`x3^#4;ishZN!C#y0aTg?trU?q%h~a6$Jw;z2%R<s4uS5Y
z6)zUHZzz9%&+B-1PmfDnoLs}|Mh#6(&9C7$$T4!!o`Km1H6yL?`%-1=<m}8C!#j7v
z$rKG;-L)Img2yTt7&Jt<Kppz@(n<Aqi_hE2eXo2rGu`H0@t+@sK65Mtjb`$I8n!xO
z+$utxck;{|Rv)yqE`PTsu!D=?&%fXAL7Sp%*DY294bp;+qfgr``Sa(`h`m*&W$*9x
zR(^hV^>mG>W#J>1yxnij`hQFIy7|nt5@ooszrH?WYt)S#vy81#D(dQwKRrEdy08C#
z-j5Ftx4sIW`s7K9&4&Zb3=C_-x_9ibP*GKV_~qqg4`1Kbiy2>j&2e#g5}SOir!hva
zU4bKDWk_nG+I25KKeyA<bU{NWYs0u51y0>#{&P3j-<EY}3}5@<z;FMipae=*KSql{
zedf%W8JCywt_jnQ(Gv&tAGhDH+kI%;_dCV>Q@m6e92Q@E@Z#d)eL7SBIp&y2o8{ek
z@!n`virH+?&@yNY_rmM1Cr+PsULUu2L+WX<Kkw`RAAWUpbzn$HNap`#zOx^_+x`C7
z1Vv}iF+Goee0*%T=AS<3ip<k{wx$|L6#V&7xc_dvi^~(sxqj`2$;T9Qb$LOXQg)SO
zw!WRF6WOG{?+4S%moGtM=ufAH8<fAhQ}k9ySQs=$_2o;+k)uZwzrDHnwT2C~QEHFg
zC=HzZ=i_nt9na@gCz#EiICW}kBQyIV&&g^hPMkO}J-)8<^Yio0OM@OhY?nW_B5?79
zS+ls72667b+ov7A?#J#LrTxF2PLD5mbc9nUdK*vFS}{pU$$-^YU)<cR&c-9bFw+OL
zqL`uK_S-ga%rG!)jNs`$%G7?Cai-6+^OqHrlvZuMwl-Q>LxaP;U#|6H1`C6WtLs9~
z$!ZcN83K<UKNggf<m^7$G+}~(jBS-j^tPOp1#1o+asusD0Of#!cXuqeWMAh4RVk}N
zS8phPAE%<Gmh|Pt#TPd=Du1c61q~|w`%^i`rt;GC<vz$^Q4*Zgz=@ny1Wh%{cFVT5
zwsLTBJ!<<SedOX|_m7`W>pxz*{hm`|qT;!^*6j@q3?(lwvD#LBX#i(LP@UuD#RX~_
zUd;G#MA-kp+p^!FVA0mnI<)uuz3%9|ovfSF&NlfiZ@!u1=IF@C;^>f>sd*&Ha7mD6
zj+wNVm)8Pt)u=H2G-%Px<>mgrf17l4bY!Le`0x<an|o4Z`KHWTMTm2bpZc0GZ5Bs|
zz(Bz-Rkl~MOhMyF`S<o{9gp5$XB)LOtF=$odeMdr0*s7|puqX?WU~LX)~2UVpDHRS
zFz8L^e!u_!K7GH*HVK<=CTzaBAZ+#DST5ucsC0Ppo(UyibQl>M8>XL=*^+sgt!Ssr
z#EBCpoPL^dZH*-80*shF6&LTT2ATHB*>-UXtAVN)PEO7XFG~un=7L5EE@re`%xG~@
zatsL(0o72)<?CfKGc*6`&0gVXS@A*P-R}2xcWS@ijo6+i%i`E@GNtMC)27QWTW;pG
zoqpOBp#$oQTw5F6zA^cD(w`q64Q8MHr#HW&V@24TGV2^OX(MCfz@Q+e=7SB79wl|S
zD0Li7Vqs@rykZ5%WHsMIPfkuwG@7|ew)owhouIakpp+CS<xccqS$vU$VS?Av3t3wu
z_SIO*RXkvf*;%x7-uVexN%!~F&M?UoN=i;voPK)Y#SGAdOwJ91HBno+%68wquZld(
z8EDF4uAlA-Nm3!%=YoXigmK^DTfN^~ah0?q%SI>OjY<qnD;}oa+ZCG^(fxLV*zJd9
zKX*$l+9i0}bwZ}fgzTmN^p-lAwR5Mf=3W-Ge82b3hbNaRv7B%XICT^x6SiDZtX)v7
z{o?(l7kquxf*drjI;dX!v3m+vq>h*b58IS!)67=*-dCE)k+oIIYpIacT)w2j!!>dr
z#ipNbHNRKEoWJKIn~s?G(zi>3G}F$^XatEF%{<dCdM{#Lb)Md{v%eR-d9LWZYvGnF
z-_L(-Y;5f4>vJn9F#!!vwI6PLe7s*-Tbp~jetg^6w9l2kAfH|_`1<y?_*|>frrU4Z
zPCs>WaA4@_>iTe6fB%CoFE1DDeD!VN1|K!h@bJa`_4RM=>=btIlUcd_`(n0cN%wv^
z?cX<Zt~sv^xpq3ny!*|Y9MH0K&>+gxw?aZfA0D>LCmm>Dv|F_%(LkzqLxc|Rr~DNS
z4WLR%Lxih-dXQrKX}<2m9Ft@D&3A;%+T*Vm=A;*<=&<T@xhBYQ5X{R4ukf-?q-wi<
z+}W(La|TcHDbI+a;0FfMe`3WZhIgtMX&jPr6rIZ9>*W3-s-)dU<I?j|iA!g8{0Zi}
zRQ6Qy`wY3(=UxxC80~Dy)9X@@Y?_@daMx6#_jkKuUII%>R;Pb<!S2S(nQk&R`3K~u
zdlgt7Z<?c|9rNePjnz$8f{wUrTvYSxJ=ZB!;&sJI?PG4ll+$mIbpF}<Lpfi(@A-Sz
zT@Q6W>AbXC+xYM1mQ4aCm(1L|ALP9dxF#>F%;u!`?Jb+$^wX`2-TNP1Sm+G8xm7QI
zU(cUEHS@0pNDFnc7#bR8TwKIzRr;z$&bCUy%Ienr)XLtYNeAzi-|v;L`?2s?Eojk#
zeBBR5M@Pr65jT5RFJys?M*I~vJaEL=y-()g+wJ%J-n@AuwN<?PXvBsD#<X*DBF|6#
z*?uwONFy`*ggJA1Cae1^nVO2Ks;d6eTOB1RDA>{6?cB~M3)&Y`^5O!cl6?D9>zFc`
z^S7JrKb1WUd01EX&(ls-SX*GVr_-Korng$Zx<2nX*uj(W==~-{x$>t8UfEtXSUT73
z+&x|mn{C2=*@t&(Sx@xmVA|qqt+3`cM@xwek7G>zLoU5`>GW&MAKo}Vec~=_{ya5}
z3-&!G4oypTCtb+QVp_Dj^~&p*s>#gp?@u4x=KRy+y#CtjJ6G7O^=djO>um7s8pjd$
zEAQE+#T0Ap+r5FsI>_F+QFU|NbEQu$UaMT^->5b)N|X|6wz~E@X6MeG5&P?Gx8>dK
zx^w4F)!ftKERGKCe6j{bPds>Jtwe-6^AE4zbMj>g=wOf=I|>&cuiahxy6x@l?aph%
zt~;lin?bABpZv@|S?><Da=*B{yS(?X_dgX5CeWe;clp{a^RzziJ>1U!`1Shz$JWK}
zPS_gtH`Z@%Yin!biwg@S%=2WFlwX^x*zbKJvv2nf7VF^s4jZ>VWWRdJ-u?B3c@je3
z1=x=Fw}+^FKRL%NUGbAo^@RL?tZc6}C32@H6hAxs(CE<9ZNHbWDdh`r7J0a6olq4F
zI6ccrJ-<01G{1%QOQXw@kCnE1?Sjw#>@|4))^X)Sm7HVT1yi0KcxrO^?UV0oN*)Wb
z7`g=M9to0N!sx4beOrUk4)!a8%nE@nKX=<eI^eq+;lqh5gr1$@_PG1UuIs$qhjL99
z-X<FhF2n7<P7%{@Gdg~_cOdV<lXT4+*56gWO!v7bJ^clnn7skh-)CE0U5+cP@5|n1
z_3`9?qmN(j<wWG@t?%=lC(P-vzwF?QB6sB@ZCZP*$^tX_!sb<Q{`Zb#Ztv!vyz-%t
z!h-B820mH8%^sDm-D|ZiZvF93Pfu^mysUO3$83Gy-2fMN_s1KL%N>?2zr%QN_WScS
z2i}$?|M~Ip$D7UPvur_at__u+(@vxq>4%j)PKGoBCjK`#uq5r$<;xdWhwCp{w(Q!f
z{Si9HKn<Xai`}bt8r`=ldn0kL`n|1;ZPk_gORsQux-?n8-y=L(-QUflquhD-X5Z-_
zKYkS7VEtEn$K5|`W=pLTNHuwv|B>mPPlb$<<D0J^?-nRt{vf;VMYz)KAIi;MFP5o^
ziF91!bFX>e;<75AIbi<$&fSS;{t5olUY&5_&XEN|zuE;CaJ^-Xz0=ImQ!Svh@zi}*
zNNs(Qw+)_y>K_-~n6R&ub<_76&h4jPzAx&KlJUL#EyL=as>UIytCc!`RfV_N7747}
z{drG-<i)eD0^BcbOa*K2=Wus!de<HGeU8SVJ?qyi?EmrX&XIcM$(}AVEG(pi+1#8}
zR{c&otvlWBi2Lz*?HAX5cPe$+rzq%YX!SDFC&N};DDduKjcqwMn_9WW7wy<_gZrv!
z4QNrj_WC_dZoRMm{W}vrO*gttGkDpR$~n{H>m=9j`?X43YgeTKWF-1Ty+lHg?ex>F
z|Nj0?K0nX4RLXs65NOK9!^7i4Q0l&9NK3lr_uK71)O8+)uD&|MuGZ?^&gb*2`k$8V
z-tg{?O-<FS(ulcY`XTO5q|Y{4J$$JrudKLX?{v2k<*h%w=bWmRRlQ~$CpG!SF~Jot
z8m>KDuNYOl{Q7aTCHXG*US1DaWgk|XylD0u7rC|vOO^}VdgIBF^geDvGo+--i{mkX
zjyLUU+p56)JbXVx@UO`F=}uP`bUxKGk+haplx4qO)w5ap^2WCloi~Vm_DXOG<;)lF
z2#o*g5MW%o_LudXygmCZMPJvSWV7eZyJ4lC_3_sa7nbZLTVLguO-XpT(0!wI?%wIz
z%Ae+n9gO`L)L+^WaP;b`{a3S&&d%T0`F{WZd#9(G)-W<Mf)*{a@k%{;AGB)f#EFe&
zxwjnFudlu^$wlelzrVjh{Ym|hvf_jW&bvHHN=gP51#kb~TeF&1+HAp=E4#z5$=cOe
zlvvFTKfY#V^6|chHw^Q3DJm&_Vr82Vl7DiN>I}2oS>eZC-QRCt_T~no<BDpH4eMie
z6fmB*{Vo#}6!a&y>pZWN35WjvKSm*1p=*D=Uc0m6@d0LwNt+L!o+|jW&1cPlDSYoA
z^)2hanklpRt<of8dFOSR%cpB8?<#c7c3TkqB}hZ{VyWEev|T-G4o^-z^Y0}0RKdG3
zDX&;uN~5?+TmIW^Rs|O=i=^4%)%QR9;%lyR{uZd^9R2xEul2<-1&$8cPaH{kv!4`R
zKkTiS@cYc-g55QrFNS1j>n7#%uKiNsxr<eNd)n2kHw)6Tj(p``zisZ~E1cd7d9Nv1
z>#&B2%rigq_RC%OV#m%b6~2DAH)|JiWUg$r3Sz8WAY!(d`B{wir@ohkPoKxk`LD*T
zD!C^s(e;RtV2Tvy5-rX%Kf^3^{N|rs%P}qS%d)tRmytgo?@(H5CLR}4Ece^*YHhQ{
zPq&f|nQr;)Mz_Ryu?JTj3F{F5ey{T~>+jbqjg;<lhPgcIy%#-E;Ksqlb*ieWGfcC^
z`eZDF{HL1MG$|z9+LAfLAhBt`_sUD4nmPCOw#wW+esirJ9%y8q;Gq&H{n;&SKBJme
zD@&~v+oEi4%_QeH9J~h3dK(?pHdU1#UT|8s>8@(y$#qWa92-yXO#1Vwo%LjT*TXLl
zt1~{$|M8>ZPW}JCb+hX~K00bJ(<e^$^T*@z?j9Z;pfs_!`a5Xeyl&>~j*b;-O<Rn3
zUI=ycaVoj6-xL%|XbO4K;FI(Dm5twa3BKtfN0(|nnRcSkEVkvYd#^?5$|Kpu1_zd8
ztz5Yh)Lr)S+EYG%eZ)qle%r9^1`P3*H9ri}&dy?8{Bgdt(alY%-a2u6Kto@0Ur(FG
z9{gOL=iK(O#x~ULiFLW@?8cLC#hnCP<i7iA|KmD2v;WXLqbts-F6L@GRb*n5uPFrC
zF1eO0acRHXvxS}ox4QR6NM1ba<`B`HE_m%(DF@U3en^I0bP8TQaWrT?*74Jy$)&#D
z%lFB~8w>lD(oQIw=G7<si+odcZhLs$zGC0-Ep-O#E<IlAYPLsyr=;HQ(~mbs+e@@t
zUoZK(WB%GBjc5L{dfcDh|9Q62#Of_|Olm@T{Z8A{XD<$%zd>qix#b;;&3e4M=h=rn
zR}h{V)pYIgV}<Kp>v!AM=G$HRewQIJkV(K^gX!%1PS?l#5;=SVoK=2iC$GDj;Qs8N
zQ_RhI&5u{FJ1{AK?e(IREY4$p*YhvheKqIu;<FDAO_rZ`^dWc5k*dX<SG_hSRb?M(
zIgx$kUV`?4HFIkxCRv1@pDOsXFG{L|^>5k2%!J)iTg_*mt@!itc;T-vFRRwQIc8A$
zD#T}w#l`!nAsMf)tp(lrw<>q})vS+iHlKg=_xpW!KR>^%Z}XS%W`A94$K=CyPpGLn
zPjsPcgxZm&a`TB*haO!~ur!s)t~YvkM)ZAd#gevmMzwoK8HAOTvO10=F)n6rNsdUj
zepD(c@Ze|q=6gXo{0H|HJ4S3>%VEj7v{b5_Q7yFkK_fe8O=S4(b<x}NUR+rz44N>=
zy**)qK+LWZ&ZxE5q*brYe)1&6XTF`R+3f%SmSt%?di?m~MR$2c1A`52Z$UNdlXLep
zHl$oDPIcL5tW_wrtgPnzV!P+uVvqaZEPwdzakg5ZvnoeYNmo?YGROX^JKG=pNlKBQ
z%i3@|t0T)v){vvODzC+3(KlE>;fh1&^K)~puitlt&d~jwyj6jD`E<Y5!)LTt3S4b_
zcqsA2mW3P{R~Fscc04@(;QwXvA00#M1y8$3d`lGf5P9Tv+ha;n%A3>e{}w%$zH;a`
ztJ2GL66aq}>K2%>!0mC}!xuj)m}c?yHW?mnTEu;iGw708SmF`!yBA+S4ZCoZ^~#R<
z3PJ+c{Mx_uo3@^Q=5*{IQ~&d6>|Pf$y_DSQF3Rd2H+A~6pyTyF<0Z2uZnHlBxUhER
z$q5{H{`%^d)b6rWvSxRb)M{4{T9>Unv0HG;0=LNr1z(t`G8%0ad0GAWVcE6wkIa^z
zZT);db<xce85*lOw-xMcoPI6lKz{lwb&2*@({H{yw0`+li93cYUXf4F$1)_8&NBQx
zec_G;_OBMd>Zm#VOzUWV<m?O9-{e*-4b4w0w2%SaZ1?fFeEp9VyV~AgSm+EIxc~g@
z?B7@~OMbf_3Pwgot8x~HXn{8T_Q>1IIk)p2-BtQJVPlBwnzA=H41H!Au?lgn|FymL
zx89rE->Yw)=j7a2V3D=mab5ZGgfp{Mj?R5+EFia_-J_st^_i%NT{#&tAuZOsXIxyG
z%i|YQxcElK_iWz~dnRV)i`#Oe_n)nQaDef~+k3S+r7thBYE3=0I{8{iR+bj1wlXpo
z6by7d#@BVA{$Hy5`y)Oqnmhu3_C$s#Zd(vpq4@6ALzkq<5;9i7T+zCR)-fK)+Nx~*
zd%eIh@%S3Kpp{#?<o?Sn_nUj@%F5ut<E!t;!PWxYHT|Bq^Ql<Q{e80K_iN4P_@!@k
z%n|EmWn^T0ad~;a`RT8#il3iLytO4$Lw9Yo!@09g>#r+YT1p;n<6Zsj{g0$<yMKGL
z8H&!-*n68#H*VeUtTSmrY{c1lyZxT->wCQOd^01r%hW>U)hXN}lQ>wkcVF2N{;t#V
zgzd*9+iR{RpEu6bJ2>Y*cS-MYM}d#|vf$cMNvmJ`2c)_3LjLU24G;gk5>L?A{IX(x
zh%C#*J^#$-TKF6-sH#|+QyHLQ(m8iwmsf+022;}0tJ>#wu1Smdx^u&m7`Ky47jH<3
zUlp9&6u}gk;L>_LCd~NFF{S=v!k$kjWI1cwr0HumoDSRWI=9J#B{YXS<I!zLNkRUV
zW+F-}W%AlZ&72i=BA*A=yi?Gz49|+&?83HEZ_T0Pb3wu~YUi7nRkU=Ec=@&-f74d8
z<4suqvCm7jrSCUtSqZ+{VK#N!N$a?t`O9R!{oJ+d*x$p7{A=nix?GCgxZ_W--`2OU
zyi2wx^xV89{oE|=LA&~-#FOj)zPHXxuyCup$$Uy6a_#X6D^*|E@3&R5VoiK~nEm0F
zu)PWKf-25`9&ngQOZKKIFH+>)VQ619MdOIXmL1Hu>~CFJTz83qbJzL2Mz_C*KAgR~
z|In0Rd+v+6Kf`LQf0_5(w-*QseR@zVyDTN)dg1xF+v`LZO>|NeuDo(Qr*z?!cTGoM
z{XF*UMS>;E!e3>jQ$tglPd~jmc|wqy)9+<bTe4&t+!k`Nuz4s5avMa(p3vIzC}$Vv
z@AG2L@1LH%{PO408JoW`-K$=t>Joa#+`I40k(W)(adUTXn<8Wy)%wNd^Mh!C#eNNb
za%?L-_-3ybVav7)@;>({<llOW&=1mc^4i^#xtlm9uBzz&6(QqxV~*GiSyj2OzpYzU
z7#u%!-Tyr0Mt8!N%5U?YzYh`Oz18;BF(@GY$O_?wQ`?<%JQB(y7jA#1wD<{=pV*(S
z%dEc>%T4cmXZpJEz@*OW_0rwtzyC9JuK09)3%}hD26leAFTeg278X7=o0XoL>bQP=
zw8fMN9k=Cvb1!Vo4nK1AsN>o&X91QeQ>HkqzyA2lOyeJq`|S%pJ~|q8{$bhfkI!c3
zFN)lpmT_^>uL+j%Ki}<s|Ka!h{o%Ls4mPo-N}s>AC9~Pz?kCG)x87Bo{IjyO?0!BG
z_L*mMQ+w;b%O_Kn_WUZa*mXSi)9<uPT^t1qbC0Cf7&$kdukSvnK6~@uSnx31RfmcV
zO!+p8+%`YhRcjv@uhPU@E3CKZbB?T7KIc*Y-=F`+Uh;i<H9Wrcbm-UTXRPM(-LLt~
zYcgx~{i&dv=|D^Px8>em^=5m)LnlzxV>S0&_SdTJn>okc+}xaKR4KP0PIRVE+lCFV
z_b)EmefPwfGiyHI0Ijt8dM*0ms!(kg7Z(S;>5I2)5pi2AxN_x6i_%vjpypiejf_yg
zc{ZKp_bS=-_kIalntP`p`QSqL35hoGuPe2bgpPP{<n)Ir+FtaS+@j#ha^;c&C?;jt
zmPnp^R1;|Q@5F81)tBFV{E@iIZ32hs{WIB{#1FsPawThBwx^3xi)OO6O<LKM1vjF$
zCsgi?=$xi__oC4b>qS>NFPvyvIAuj*p+sPkwoBVbCO`2v$6p@$yTMZOTCnhH|9wr*
z9Ahu2e%hvWJ67wDfcodSkAa~s=0@gyDgNzFLX8q{W3O)0v)Im2x%~g*=3O0mcF+Fo
z_4uDFBlYzcTT?;uI$mhw>eu1@B9OV+7xKEbuZw0}I$w2X{l|`%9B+%NZ9_`-Uh#de
zn0@{E)osE@gj&kvx<1I2JIY?)<(54C*)oOi2hyJW+a>6?`Z@O_5k<p{?|*i2^^3~f
z?c>hYiZ6%|ERB)gGH270L&@p?t+{_)-d`1?%-~_F*zv}gZ((ekW0>cS6I;*Bd_HmO
zYwjoN`OK?!awRxC4$Cmjt!zDB^eyke)ZX_MA=xSSe+w8_B()y*)1S?D_@}d}ocAhT
z*Mix07gWlcY%HWEG05KGvz{|e=myVEgQasFPaZw2;b|H8w(?rb?Ux6Ro`1IJt?_(E
zm8sLM-)-6T;q8t44>tVx*Y(!3{OFYxv70Ae{E_)8afdCB`G;*wb|(wmQxu55`;nXL
zeAT{}b`SeB?rdGCex&I9A$6_Gul5}~VHMHg{61`tgGHf>$*+AE#TM#rZQy6pcs1Ea
z`JnCnyIsfruBu<R!pEmy;LcxP{~E&tbD5=IKUbW$4(y3NFMIgGck8f<KPjsO|Nm87
z>{ond=X%Xu+d0;R-d9>IJAIR`#nh}L=aOA5=BBOrmYMeV&9@01um3ZaJil}Jg!vVn
zj3udy8SdOR=c>KU5-R=dQPIwg@3+XU-j@C-r7Qhla;Rm=y$1dA^oRfI0!8KSPu|CP
zTd)4j)}L9cb0g$?yykS}1(rMMg@xVTcVkxn|D|h=?K1wnaQm}s8GKV+noYOIuL!MW
zi)IYsSzZuWFS0)^=g`JIcjZ`Dl=RB9S=wF;ugLj&a_5gPSF*RRS{>@ae`oR+m0j+<
z?LKQ(Y}<Qr-SKx@zTPOvQ@rGT?rPS#{n@Ls+v5xuPY}7o`tX!nfS2h8iyniUUrw0B
z9=UnQ+2h<#&Y8z<v1eYndh<|oMDeRon>))MxgKHXlR1z+zxLTx%h@KGO_`UMEzG~a
z?`hxOZ@02RBg<=#@$&N@Khh~|m~vu*RPG9^@^><zIfb*c&BJ#eT&-j_n^%9|52bxS
z9&w*Y*~)MFdD+h5=V7-&n*%Byb*iu1o%`g(M9@0$k58w^hu!?%Yku#5a=*=`gmd5B
zM1|KKS){(CBjDHj`*psatwBC7Dg|>N34OTpDdvXky#LYQ40Hd*ge6Dok3}z-w&cg|
zDOoF3k5(k6a7G<7J^H9L@}J)GWd)y}c;?*Lu<%yd=jZ3$ea?KH|587GpG@xUZLJ3r
zR&0q63=|a8kL#HpU$^tz)~egL^Y`~o5qWR>&Q(beG>r<HL7g~p;&oYLsoodY*T=6t
z{_gg6ebBT<322Bm@ap`|S!dJ!{CM0Sv9l<3t#k0czu%%u-rtjLX5(G;;m5J!_m8%p
zIlEPAw~`>^M~SHxyv$Pf+Y?-m&fgh#`qh?%@>^AFtgZQ1wp})zmtJ@OZAYN_=N)#7
zWBWr6XU1Im-^hIPc7et7dO6m{Bbm{OKOY<xmHYkhlX^r!#-!t>j1GI&@w%zow%*&g
zc;Tdw8pXEknQxBXnEX%FY)<r(i+{tWy3G>XVfrmkg|*aa$11}smmFriVVm)$DrKhL
zL!XC^D$oD$TQ1YyDz(3JUG7xIQ>If>cRdMwu=V!aL$~+)A8_A3x4|#&W2+sPZhL`B
zwcFh6)%r<}jR~RUE$m-fqo#4pv|temWbl&RsZpA8D8aUS%_Loe+qTtmQ@Tn6P77t<
zx%bfM;7g;!ug<hz4*hMQ(CNY4YqRoDa$2?4n!Z!b4No2gtVk&ol{1byfB4<1Kc#D|
zlpMPRLj7A-RXHkW^R=3A2~Cvpn=Z*0&e^k#TVsoi)4ELcHGQ*c-xqBz+CBG&Z88(v
z$!I6#^)`2IPub0Fd3@g2#8h*;jUnuz8Tltn&MHi6b<nwbDDiCj;YpmcUkaW1S^co=
z=AT%#p8=lN#GcHpVSPBYrrq5I4F1Q!#-kS1>l9yeP5B@6G3|<U=e9_36UomuA`3<1
z16Lb$eXuZ*v*Qi?EAR5E{JoO>&-SWS7wlbxG#9b?Iea-#@2Il!XOnSgiLuI^|3*qx
z_gb~%&$nwHww7+Gb)9{K({Q^jSMKF+4FNwNU3yUVmyuy<W#)-{e_4y_ev1`c&)poK
zS!ZQbzQ*m%h2y7WZ~y-`Gpe=l%2Wlh3pptzJ8!RLvwm{x_4+z-ft3zE>jjqlfAoKK
z7MmIGfxWkXKe`-U-=?_qS@#>I-7JYucFCD?=@(kwF-V>6v`WZXFy`m}iC5<CwAi!c
z)7jMrJ*8T<UAng8Seuui%HbKh+m&`zd(1uF^-iwo-umqa&!zwS;FKzAz3Giol>H5f
zi+9(pzy6d>EYGL$a=)XEW0t0sy4OX^!0wOCiwaebH$9EMyy11lS@E~Of-4sAY<4@k
zFn;#~sqccFEMM|uTjJI>efZlLqjPr>+uoJW7$rl0erPY@$&l|kvEcRLg=hMNbgX|(
z34gX?ZAEUj&)XkzRxRJZubA&A*LBg;KRIKv`-W#vR^KQ|>~wEbns@1x(*?6F=C|6u
z9b0ka<%Q_tk3V0UZ~Xbl$l}k22}UlGy)R|$9oEkXl=~X&&0Oey`MANFlgdBd9THk&
z^HE5L?>uwyktUYIvuv6S&(3$-vg;G;gWSWv9&G#3S#Y>FxpMc$Ur%CW&fk9gvF6@~
zt2bFCuKaK`xwdW3yRzMP`zk*_JNUNMz-+2l>pa`)B+%W8_x4(|9IRgGRkTwEG$C61
z{Vsd!qF)<k*{iCmCZ3yPDPdWp5?AxlH6^ujU#6a_Dr@$&H3ye?ZoR$Wk#F_4HwP~+
zc3+*NEY!K7<mDx<_y1kH#S$+s^EH^QU7tT?-n_p2eLvYAAM0IRy!U@d;6g5)xv!iS
zyg7Dj$xX{=O4DqwN=z0PH9XSN(b2JjG3&Zdccn1Tgl?aIdP|S7>?kO2=f0pZ`{Dnv
zt9o-9|9v{hE*~O&?&j9)>s<fqa_{Ug1f5J_^E>D2?4Iem(QTkry;@VlZl0UYCvVrY
zHhOzi>Y5ujB6y@sI6xh-MT<|@zYi4Gjox<TvcG*VpRCoD9sOQQ55<<>ZC&Wx{%G&_
zdxyj0YeQG>e13j@|GT@po!5rNmsihIm0j(>FKD&le?MK`BS*~EKkjQet|*qZFDFVb
zEXm^!3r|Lk{l2{)?5@qL;!Uf5%gm7#l)id`T!!c+=5jR~#?5yddY_9wUcLGKfj1xi
zmgi(e3dm)f^E=PB;W^mM@|$5L-{Dz4hc5hR|M+*Q=#L*ixD9T0+s=y@aFLKPmrI^)
z-)xb)+Us`d0S2CIBhI|--0ns7$8H6$f9UcruK(Gr`{nLS8I|T$yxng2L-lWV|F0Ko
zcm8;Cgu7zZ=k}+4ma$?o9{c(A$`5n11b8T2&`DvN#b(PlbH}Xr!Heu13SSz==tMQ1
zc9lQ)be&y>oy$$(y^ptDS!K4_R+R0v<`ao>g~d;#XXH%Jx?}EfQ}XYl`gI>}JY18x
zBVxyvOZzU~3Vb0H`|mpkLv>J_((xa`y{~^v4wC9#GGV!ZxP@F%;n)7a?YBE+F8f<d
z-_K#W?5*7SaM6hh?k!aYNhZn*CT?$V5@KEH!99C5huUq`Co{{G&wiNd{=K}ma7WJ%
z+sE+|7oM1NH0`)kxZG6!CHuSf+i!n&ufH-a=C)Ah_PJkP&Db`n*y6wQQ$>9S1&*YQ
zBsWEsLaQkY_iF92|No?D%7Gbwg}-RdU!+nj+%T)Q{Bp^II*sPt*EVFC&oQ%&@iU%t
zEhd6@d0<ox)3G=50jt*k`rW=?*mG-!rC0nz!{UGXJN9g@Iq`SvEM8mYnads>SiJvK
z>A_6>rpsY0%hw8&6?2{Wx&L6y2L7e4?hn=-fA3za`u@!AfL7iHtE2_{y}=c_(jvAa
z*3%Oq<JC&L7?<Wn@ofLh_RlCnK*0D(;+C36w*7~_*QtiGD?M!7nNf9LrbC4{Jup4?
zMDyYcS;y)Ht8c6HAM#$ev@gH=ntxr>h3I!5ib}sa%gMApn=H2A>6E1x)JoPE?RgT_
zwZW}J{;y8d`5*czw|42DIsNNr@QtqZ{0xRqrzHKqo&L(EEceJ49!Ce4pS_26r^~P3
zQ2Tjz*8lvKO4ZNj9eFh2{fD?8YBe*q@MiCNd*GTo-=iDq(-W_T@3rt3UVLOlsjb4K
zYj4UmFMAkd#qxWEPSuwxnqpO$@v(Bv%Wcf>HTE65bnJd|;fwML^B>VUGb;ol*}2ze
zuiu|?XnS&f^Xa<J`Ang0Cl=(cS@mJY<yVI`_Uk9VR%ZWL`9JnY)fGFLm<qmYk51LM
z&t0bGAiR3b`l5$rJ2(FR`KkYLZu_SKqpP1CntzGNFFX=0Jo&@1mb3|;Qs3M!*+#QH
zx?I2gtHz!uQA&&w7j0!$&(G^_@p%8|pLeca&6i}iowv>B#5UA;|GZtB>T*a#N4Dm~
z;}4UvS1xUwaVb&o-mA~dS1vi|hlOu-sI*vC64AonF5?>F5Ip}ZcMLCUq}`7V#~-R*
z7vfC1b2W$Up8SsckF|G}^+`1SzgNa%Y^}c<6zohaTlinMv;Hkha$Bw{5W3M~>pqJZ
zvzn4WKZ~~4f4v%Bx~r)$C`f2t#UoD8s;ArA^N)k}BgxrTRhaHkF*6g>4qtcVNT;wZ
zm;TPM-DPh<2b{aOhSsM(=vouCl?$|p(tJ%iXhr9?vpWhOU)WXpnycT{%`NHElap~X
z+qIU3d2UEq#nEW=-##vDab$tkGk?y{<&vOQz!!7hBqoFZY~1=guRVD7+_1Fd?LWE2
zt9#s(?f(DyoOOHeuUD(5{`0j<JtgAe;u3Px-r8FFe(m?zwOMQU^R`QKi|MQg{_tu;
z;^7Z}KA%ti`|B%cX$)vH<ofpMpiK?)Yd&?lKUBRQq%{?EF3N`whxxCss&{l`wEO*L
zbJ6zoR))*N9`3EbZnZ?+PUaK4n~EPes)QzrES{W}cymF@k+AK7H@icEbmekP*|po}
zx^_Rvvzsl>Fzdywq?ZetC9XXY1f_jd4kaG{89l1ab^78yF>|*q+`F+Rz-Zpi)YPdD
zRqN-k4?d!x^Jc$vu(jT|7sY27R@OKF+8+ClWqSAN`sc;V9_UKsPK{4F5HFQ^{L!`}
zlQRUZcK`Y?>A(N-jCQ|3Zv&H$CQ>h7nb$<9=Jt4e4cO8@r~mfs*aK^O&7HN^|1dt@
z<|S|>L(oe4u+VuW%_l3RTBrZHsUKv^Q~Rji>HQAf08i=arPGc)$dtHe!@S+>UW=OJ
zWPw$?M6)89o=h^xNb&3l;di~=VP06hnft~46!WI3+pkpK+oiQd=FrhaqM~xAE$yWH
zF6GFFmpl%9acj}b1<n~)9&4{S^eaR%j)_63lkL`x>I*xrn`c;k2xn=z?!KUvVWSR5
zP%4i|qwK=$8hfQ%`x;vgwqJbnjhn-74x8hZhHJK*N*$?+6IKc@<ax)H`$od0ETUr>
zGyj60Cu~3yXgim^5}3(${;kushbIfHz5m8S7q*!y@K$fNfJ_<(+8U<Las9Zn`Jdim
zzejH8T;5zbo+T3!ICn$zJBQ8f_nH*)9O9o{Z!%JnTbuqzoN;66|4H!z-V+Mmdvm<C
zxxzj5>ih#?doQG2%VOE~D)hDCmBO_bi(VOdm@1a8I{I{jV)gg0+!OhA?fBb|+K20}
z(wJ~0uMAw^oYLFh02&>?QY4$!DkG-u)t$59NpxVz!HzY}trq(}ac%RpYFS!%Kl%Hc
z#|2T^{Op~tq<Yr*U(YejnScGZ!*!JfmmWv%7k@PQn|<Q(VE2io8wB#M$9FGVTV?IH
zW?$1*+qz@@{wjwP3lD`oI&duTcY<a{MR@6Iepm6HA4v!DB#d>h->u7xHVae9JG#xC
z|KX2Q+8(#(wsX%m`uKVO{{!x8>s{`3cCDAv2<*66RTH!K+MHe1{F(coO#S<&h<X0o
zGpnv!zD{!ZouE^*#qx-f{y*i<i*E03c{JC3(t^;dd4j*UDlw%-7%nzdYJL*8g6D^#
zrF>-TwN3NAWz}lR6Fb9?eVf9-*uQ;#|I4{{4IxkFets=r$MF8k@0-sLO7xoOZm2k5
zcO<)ZbHUEwBMN(NR!cKIeHbUH?{}Mv`}cb%W#7+Px4D`)grm+MoxOMaqCj17CoTa4
zn?$2|@3(EcHe2jfQvI{<7V#xJ-lVr54qSZJKUC7L#zM_^Rtsq5p;6>pr}wLrCVFfr
zc^RaldbKv$yQHLKs`SoPK~Ygr&wsC4_v!QJjfIboY2EHPnglvN;gs2V`~NjNwT=GY
zT^GB%;M0=w^)5gCKc0J%(4z5aRsM~J(w<!{>hB&s3sO>2TGZyGC;WJ>XM<Bsa@+Jj
znI+3lzqq|JZ~ol>lh?-X7GrB(c*@MS>dS!(3#ZnL3kwJ|q|d8dc5A0p(2A$~YJV4e
zdvnvO_v0z;^$A~IT+Fz&rOv6MomaXoeSWQ2Q0CqJ(sOJojjT#vg{<BeU-OZ*=h*&3
zUZ2in{;>SoZFT*Mah1xmuXp<lLKj>0voc(K#iAp(fj`mfecQuu^$5YvpS9Z;C-2Q+
z(brepz%2IV_RFmwo=cP(>%7^{?OT$&I#=7_z>a6<lj`=%W=P%G7xtM`z(A|eYTnyj
ztK8-%pE~O0;d1YP&IRGT?cDM6Dqruq?InBDVz&8xf6>r&l`l5GxcB0;6#Mi)u?=f9
zcO9>5j7|!3QmJ@u-S)~Q^WA|7EsH&P=DnKy^Ocv@wT0!6*Jen6l<#oe%73~)g#Yk@
z7H1Cb7tyZ`uWWMR$@*n&<@VS9+dFH!Q%e7tf23ERO}kv}-=MHSWMz{GBP+MYw9O0V
z@t%KIxoz{D^#3bgBwpWKZI+|p>auH#!wXZz3HK)Zn%%zr`FHbS=I=A#>OTBkx3^|*
zO8UH+o;TmTvoW3@`QY<;n@CH!$=v428OL4=a4p*X?TN!{`v(Pcf7xAGbel8wt9zhS
z;QNIq=QSVtd`f};L;gmkLXl7BV>{10%y$-8^t<z(M`-H_iCqjwFMnsXdFLVI`DkK<
z3BT**?@Gl#ZVR|s`e;j-9TqH+skFUySOI$SjF7X&0VvbyMCQuWzt<fE)aSWI|7y{m
zX!mf{gzc+kE%<&;w-xwQrtB&;zlrg4T)WHT+ng@@Hf*`R@b!UX6Sj(H1?5V4<y9~y
zrGDs^e4=To`19xXyhxVmZ!0W1F26do?t35G-82W5|GX+cn}6NE^>E9sfZf+>i<hbS
zcYb-uIZ;A3$CfXr@}t1M8C%4bnQ3pn_oAKMVcv_%hfB73^lpA8YIs_Dd&z^>nXebF
z{!$aA`25j^*LxTLNV*iI^Y5})n#J*xQRU@{*Q?#{{<Ge-=lk5KtC1Iry*f@ld(M~i
zuvPlP<%DNz^D|76FN)4SX!$eVzv~?T|7SO4^Z&hnvNu=suEni0_SYf|7r8XAR$t~`
zEs=L@TGq!Kp{)XK1~I9B?PO<_zIndQUdE5lJ}2+*-}~CxcFp&$2~OJfxAgCV<p#^|
z$2;G9$3J!b;iIm0Z?qiewXwU`34M6Edf%z5Qy!f(yzivORkP7>zDp(BJj-;>D?#Vi
z#|D31cX%uF{00S<gXNQp)*brNB;A~MJYL4)PsrDA@Bhc`tumc8JNft4V-E`+%uJux
zc=_c2-D|JE1}&Td&B=py8TH9nKH9i9@o-z>rza;Fd!PP(zrX#g*xrCm{PuqY!d5@u
z-wE2QpSkk+<%-FZCl?;(HLrO4{_pqu-_t8t4x~;F4xCk^bL%iir}nvZuK)M!$lz}l
zaN<yGVW@a9D@5gV^xp8ELZ?Py{xh!{gXHf0Y~J_kZu$MMQO_T?%YTb{{_S>td)Vr)
z5un>_R;*a@p)%*;mV$?eGWZX!7S#?*c<lDgcEhPtUTfm^O4<MUz-*R#i)Hf3BWtt;
zIBK|NK1?={`0)9>{r`XOkA~(Se8`n2mz?oR#K!JfwukGd1-E`K_T}xqkhYFLbN0Ro
z-Jul~SC+>;XKbFTasI&O=Q@saOg0p7O{<9HnrEBddA;EI$D73kpC^br8O2+xewXq&
zyZ>IcZE8=BM11&mfw|NEpDhn7+ry^*yiUT|<Z0&fB#&F%_q2a0#8=z0Ewz)Kw5>)_
zpu@oAaVd{SokmhEo0Cq@;g&t~CoY>OHR)T*qLiNVv27t!|9?IubyIRi%nr_|p8@;V
zi#l{XI$~|0S8nLibm5=uxAv<y`xeh#zK=iC`isqhjr<ad4OYo)o814Zs~lA3Y~8My
z|Hp{qP>uY%l%P`1PwMMhjZ&SC{NibIP;hd3n5!{w7k82Tp?yiA?ni5O%-Og%tPva)
z0!|)JF36gKVg<xsE<62f&pF%drmV%U54hd<GS8fk+cjy){NL*LjH1h>Z=J4xrfWTO
z;kSm{$*0Z;J&7xse*E>EXL4KK|6q+}uWJsy&UEf+OUUG&A9d-<l}C6yw!S%<xN@<+
z<M)SaU)<Sy>-CSMP6rLAlf37hrRG1{IB(-Sg<Ge?4@8s;lsT)n2w6Tk8R;QWq9@eu
z(-QD&fA3MhZbnggJC639>UR$F&se*f)%5=UmL_evr@H3XWLq}AQ^>iSE1>yk!8z%c
z9Zia7z6rJaG+E^f@R<H)lAC-vsU`0}n+osTE@f}&#Fsti(r$i9<h<}i^RC?b$h%Ao
zD`IbVU0Qv||L$vZZSJ$TOB3bqbM{7CZFsV4?T(t86&w|Zgj1wA+y3liNY&r$pCwZm
zZs-#9&-bO+T;BWfyEw!4-hFOpI<@py%=W5O?p5L2cG$*M)LC)qckErjmG9RwL*(q4
z1KYy)>X*E?xYC@wf6IruwVLV2+LJq$TWs1PI8D#`NfhU_{CxiEdWH|*{resAi~jt}
zXKb)&<tX$r{B&7FB6^i;9#^&DqqCPcZ_Mz%t(jZ1ZyBeO{!T8{nO;3|2lhKIT(d~J
z{q^4YPqH`d()T#yHR<uqok!&kd&~Io&E_jhyt<C>%GT%$xg`pQeoaj!s>}Gj4{cE5
zWl@jaxBXVb^ZlG})jmAEecSMTQw~Qf)1Ro%ksi0dU2S<|xntQE!~RkkJ?U-R|1|aT
z+As2}=djAwUZP|<Ni<Sol8u~j@%kd`ou6-ag>O*mxcsiK^!-um-Tu6xf!;z31XfR6
zs&{DS%E<w<OlDQyO7lEq5EE3RzHfbv?gPULB{8oL-vi?-VmQth>g8nrlU$v>-zD~Z
z;+Gp%6BYcO6aNUznO-k@&O_?-9<$)smg=^>t?Ao8?0?VFF!k#Eq>y7iJ}2fq4trK`
zbHn0NQK>4e3#qy8o0NnPUtXpde3tLnuFMa`5s`m2=geu2RF}DSRsV>rv$%s=P{Pek
zse*5<15#5{D}Fwm{_%qI|7eN$@bGr?`!&L^udQvqTlebq=MF*T4|j^sD;iF$pM0W6
z(in8m&Hm#HufN_{_}I;7mdVNY+0G9i_uGGqO24<KvUz*JD%e^8yRD_a-)?{0Yku!T
z#PiSR?T>rw?-iLOyu_c~Yo~;{f8Uwk9UcOlIX`ZT8r}I5^ro&)8B`lu%8EQ+VYo8B
zbW6LSkyIyN`B}|l-Sf>|t2OqXIycvPWA*pE{?ekNB7@>*KI?Ner+S^4Yc0+#rju~(
zp#|UknopddQ+W0tm-3oBckYc%soo*SA8=1U-3mJ6LcaEkAQyN4`J06@?MJ)CA7A#j
zclGr>tNArlOZ4Bb>-!&p&LYcQzhnu^(W6J>oTGk%HcA&iJHvQ<=Z00^xc~2;F?oqr
z@y8=KS_Qam+Yg7oI<;}%KWmv+I?eC)9~A8T#3Q24b9BiZ?Z8O}f2RDZzHR;>-uj==
zhaGGDjOX2`IQjm+m;=XD6}g~^GLf&8=1jEVYo4s`pz~z@d5<aS56(BwJJ=*!&SJxs
zFDLU;aFWPOxz}&<qPs&);}?Y0GgxJF3#DY9xXN>+vhsR@$ElrXUI$IF{PFtc|6`B$
zfBgTC;XvE3{EfT5ar>Oxdu#2Pla?EHm+EF!^U2M(pSm>B<yXm))m$^)-ZlAQxn|YR
zJCALa1<6P=s`;I3G~F8iXj9$ygGX-`_<T>?(q6(f(}Fd9>G|&~*Bwr6iCFO|;&{sX
z!w>tWI~$tp=kcnQI@=b1A@!!@$9;Q+6H=}n_Xz3vv~t_!)FzJ?b^3q$U7T2tJ<&O`
zYVqQP4L`qqk5uzJ_+wA%gw7^wi(@(KyQ>8Jr@oW@;=PZ*fuSr|_Y3cR_fngUekvE0
zvXAUnOxPpFdT7mUKD|TVC%a6lc+&Gv$~}yy$=Ivi>4*2CQ|<?s@UDm}mpilT?M1o1
z`!dtSO0NH5=WI21uhsx19ng_pNery;Ba$uOmW1atUzWPFl3#Xr*uv!L&wHDdW;RJC
zBwaOKoOg0I<JY<N&mB2j-t>RjRr|W|&Ftri=5wSDBxJ5_{O4gQ6;{_Whx@(5uOHes
zYR~MGk7YMMoch{!d2))+9;sJ*9M2S0`>SWwRkVJ8o|d)7<@vm=E26)deM-CAe?(FE
z;LaF}Pd9}PwuiJAURii?SE`}N%T|y11y|qqzx?*UZI^2Pp*xTEHO2+o@chlI5maLR
zzw(Kv^Kv%P1SW=Edtdjl&(O)@Sv5D|%j~H~e^;D+^;o^`+M0*<KR4fBdNbmGL_z%i
z{e6EgHQjwLe>ifx=%;D?yUh9}6O<-#8fN6#ZGO9z|9$I5%WZxc-KBFyZC|YUP<uH0
z@HD=A48k+rm^M1GwBM9G^>FT?#KK26y3)Svw~^lew%_N&xp#}Jwp4Q*`FVYjl#l$h
zo_2lxhB@jH?rMTbhZeBtXlDQZyRm%Q)ylW!*JgyIHJog#wbJ=>*4E>=bR$E>n^jI4
zDN1Q`Yfaf~{(lV&F`fTw){P5^NAG1Zi{)n?y|Bo_#$q`GYbMv0vYQ`1xQlMEcB-z5
zj^57O{;Kzchv}mP_b2A|8L2CGr2n`r_xer7Ptp80d!$Qk+wYuOwflQw^=Gb{J^wvp
zLQ1UjWWJb$Osbe-s(bi%^`7|~UUwc`cDQd^yzMnjPl>j6_qw(iU(NiVsz>WNqZ>}H
zd9*uVh3(|XdpS03|Fw5BR^K+C^QmI;M-9G`oMV#~zfVd!H+4t)jp#GNVd~FfI_LM-
zc6^#Pb<a~7i$C!<c~1n0E>cO9Xn1^3m0LURV7ch}MYpT63K|_0j)?yK-!_}w{`~EE
zVbi)c2dOXK^HluVbx}UG-EzC5uP1pNQkgP!D(l^OSF>8<)|XeuXias}<G;Id0=KxH
zi=!jsx*d<WK&N(rw!<cD{>Z*3_x?WFe%o&n_o`m&-utxqyq)!f!Zp#`^|Tn(Kr;;o
zo7ruzX=-U5nxYw8la>GAKqF|U_O<o#=hs}mc(E~bb=bo{pU;2KUbB34<>uf8B0u-<
z)R{I_<yz8}1v)u*#djt+f!i}htE%;aojCqK&rZ5oxs<oUU%A~+e(r^L_g=hSzyDj*
z^J&p}jUGql&9}a}r}FcMU$56UKekAlyMEs<F3@ESEKFqyg*(<pZ|Cz%|M2-x)n2)z
zjlXRjw?^?Uyx^_0rN75b`Q85ibv2((sux(uRQ!0@zOh*S|FOEo7dz7DRkB%HT1r@z
zXynhGsO-)rlCUZLyj)31$pYViR<p_9e<u0MS^Q>Rq57xzB*TS_6^EjCzdL$u+0wjJ
z(_hRtZtmjZ=HK5FC}~{y`~s^-xafkT5xvXJ&Ndzv{qgz!Ny|OwlG9dj75?w|UKpnJ
zU*_DFKd(Rjo7bLDCcz}fe)`B9Z9|(}sm(FznFs&8-Jalmc~Y=kzDY=8{c$xN`)~O@
z=k{=X=db7I{A6;^%q=~pqj;0v(fl3;Mn0Lin{~!US6wA0RM;Fjc+&EN^HZjp;vcFn
zbe8X1$HC$hbMwFB9g`oH_r3`|eQ9A_y6E_OYwe0#uS_0qX8xZNcYOIS>m9$lXG@7c
z+*J2{;mUN)HRo<{&DQnX!yF`7|6<eS)I$ru{deB`FIpnk{oxZG0nVu%lcy=f)-rzD
zS}dq8T@X}jY<4x4YjyMgxV7fhQF3m3|J@Fj6Xtvp;8nC>>ipK6v#A~dJrDMVDF{4X
z^W|qmwCvmk>Hb_oc}~;PwjH<n`s;nb+TR?q&(3bJEEV8N3GnWoC|qyZCG`IgkIcj_
zp@On&?h(~*VhTRg{m*iFwtwN29r7$iGVOeq)3(gKcJSGowwO6>Ay-{8o-W^~XYy6Y
zwKDj@LjQ$H8)O~ZGr1>CNxl&JS@J;Zw|}uZ1rbpRZ|}YSURqYX_jdA0X1S(_b9PIP
ztg`2*{cFBKvhQGGZezqWrcNXARa;gDsP#8H6ukN^=KPs!%e$xcJ;%k@{+27}wioPr
zGGRs60v{>XmAhIh*G9~1`(hmLba<OR`<;3Pi*t?FYWtZPT9QOvCb4vgN(QL)Hb%^Q
z_%UjsOY@zN-UTI33vQg{ohXs#QF^`3j}d<7HA6rH>=e%lmnZ!5sNB*nV37M#;>c6}
zv}xsUqFR;b+rBHj*m^q8^(_DAhX!TJzyCy6y!J3T=^<UNIqTXV^%sWjO)hgA&V0^G
zn09;D?Sc<yZzpD!$2Syu?OhiZQuoKeNG+bdK(9phj>w~lZT@c`u})b2#4*@N=J>uk
zzPC^9jbFd&f8+3#|8ro;*U5XHX7TS&-gik}lii|EQb>sNuU;v?!NwOk88>gTGF%9i
zTCm>OadPpilOdkWk0#gzG=F1$Cq3(M=Iv}zi`Unj8q$4BPfe)ED4KfV`m8&rJ}qD3
zxa_Gt<H;*oNB8-!a<&Qj<UY;sTT|*rn>~zb3<0~h@vbxEG>ABKyMMg}-;bSpWSJO0
zJh|$+r}UiV<0}l4GiF*?2s(HFI6Q|T;qyT~n;(HouNzF78*2OGbM|jgcl<|9sj^ko
z4MzQgH{w>h^IdCZu5NbQamMzsXT}oGGoMsL-zOYAXMM0T^2f_Zb0SKf@V?23ZH;c*
z)A4+J9Jjdmzx#K+?(*4e$TRw9TPy$m`oxubZqs(L@V1?r@J(BMb-~jH_L)y}pH<!2
zU$*GFuVnV?eQuLKYQ$NUi;5(f=FgR8`#V`Ofr%k(Ij4W#oL2L5x4Bkd?ol^Ccg*lu
zQ&?Z|!`IIGiwx=v-e)dnC~*5Uql0}0!*TzL(yJ;4%npA(9+S?0&})9Lpt|PTn#hVb
z8;>{T{ZCoH=M&edQ>QkRy^UI5divC<favJ%J9lEX8!Zju+#1E(eDJ@o7U*Q2-?IWf
zq;9_TcKiKz*N<(g{QRtv$H4NUKI@DMbrCLu)P(mIjhF0Yp7~8p$WAHd1Shc*^-EPx
z8fxh7U}%a^5uIiDy-DZK>(|RN_?KP>%_G=O>pq(F=jZu-`C7WVx<^|$g*W8gwMv`2
z*u6jLc%Q6<UCoa3Z`-0OD>L4?`prHjulDij^!P<fTJ|PhkN^7hE9i`j3zsf6O%pqR
z&{=Of_x;-Mvc?BgbbIZ09Fpz>o$*ul;?s}A!8N9O*=B9aHaQ1rm)!pN;n(Mj$*;fM
zx^`{Z(i`_Ta@Je_cCOj;p0gzSu>JD8DK=g1=4TE>KhJfp+w=P%uhB%I^kqIJ+=86b
z92Ab+G5+yhn(4UnlK<QCxU#;m+icss^rN~>h6Vq6zo_#($@~8G)F&h#=08)JH~Vsv
zx_Mj|D257T=G`gL)GGaRUbC<G;c9371qyWn#d5_7mm>NZ)wJ9iJll5)#>-bttc<mg
zd2xfO`*4Ta;Y}UiUU$#=vARP3xrO?*>oE;wmsc|0^_$KaJMHd^O>d4p?3+G8yk56$
z$$plZ8j`oA^IOl!{J8JAdNHrt?ZEBFzg}a`Fk5qA;WzP#>-RDqHoo5&pisJc`Wh+z
zRu%5F>NhRS9xYNlo{#xO*co<j=8l$L=Nx=~<w0+~b6k5%?Z0h*=N|gpT4Ls3%}XKA
zKW>}2My5UH?ba19e_eSTVf0APCGC#uo>bdw&KlV}1m~uG-}y}CXa>*O3R%vshc8U>
z4^R8G`c9MjqNOJ{@OYjwykLB2a+P)R?WimH5A9=4>N6=m`n)bttUTn5`{{Y@2R`1p
zo^Aa@M&*>v5}q2KTYsb#1UeFoWgP!rTV473_o}^*L<{`BCF*t^nRr6tmz7B8pNH>1
z?!3Mr^}TXIgp$OX7ex!^e*C4_FW+-yQuTtfyTzCm{=ToyAaFWpV&%8?6_NI~a~AV(
zC*NkX(9snzZaTvOY8i7Vw#>0}5<ch$<9$(ToAvjioYR3z=XTDCOv_w-^rHU1ho3tQ
zdH2^a-2Hd|Ms4qGW{#@kR~&CyPIp!b|2S=@OqopG`?&QFRn@bj{zk6n%(rYT-dXTu
z^YOw5y_Ir@z5QO?*~+EI{-3RSW!wK0wfY;pRwXhkoc#A%zSzbz(L{mIbLl&7zU=GU
z8jJtsJEnZq|HB>n<B<QMwVw<4rOY;)_owwf<>xywd(x>rY4_7j3vT_orx~=-ZLZ?;
z+B<nA2NrSv&s@_RZB?*9?aOjqwrtl*Yb!}dxtX1tIQrY}^FB{CI=yPvnTiwbA0`Q(
z2~+>~&r_A}nxwO-jX8T(uf>|%V%xq&3O$wFvEYGP+RtCVS|c_*<^y?V^;P*JkN3y&
zOtvjb47Bp*o))(Ew9fg?*Ycn2&Y#`K6eaoper8|s!}+uIzW;Q&d3f&a55M}XXFg>X
za!+)4<k6qIW#;RTC)y-;WM7p?t2lWw>}uUX9q&n-=i5Il*-*^=?fv`O_s{40E%$$@
zs($6#HKWs4vi=E3=ij<@>%uLmp9MQxxy7q=#5-Mfe7lwXH|z5yZ++LAnmxy@?En2x
zUK6%D{_VWJbMli}wnm7*O>A+^^pX`a`O|#>T-tb4#9G@jIvqLIb~RwO$p-6N&M!<)
zojMf|8v1nOxh<KOCro{Mzvd6G`JD$_`}7lMJ=~HX|K2<J&gS&~>mMcwA2Q5mWcdC4
z{qcwA9z3&Ould({^O~C#JpAiszY4B6$;meRT(Urc#f{jon#vcfX_aLX&kWm_&TF5u
zgYnF#|F_E)gUnd<_4mg|+oWea{rR!EAnlb(e{M<CtPkILjSHWzx_IWpq{(YnCEma8
z8&)yzc!=kZ=QB#KapaZ#*Ka@FwrX8$hVi=Iiu?0ATC<LL{{A>^t3-VvxBgG%zT!o@
zUJI{TBh~fk*zLgEvj2X6xEd?}IN|o@J*i9_GZ|$s2F)o^U!wG{`k>#rrrxca?;P^}
zcj8gTv17NqFXY`ivBucosUgRn9C=ISr=0hW^KSE6vv%GQ={P0^*=M>DwQpoXO3ob5
z-zt9aA=mxCM)g~z!VhP@ZdsaLzNKC0a>}g62^yO!Pp|p)H{;&t1;-79cCTdXy`As)
z_14J^ulN^~J<hSneK@z;tbE$Ss=Fx>yS{&z#@!;c;<7%+Yl%OJFYk39duzV9>aB{!
zncg#1uePkbkaD)~!3n3<=8dJkTi6|;*-wS-OJA%9tlR3r5qT?Xk!?$Z$0H%Z`}HQ9
z_oQ89N>gC<e*37tvG`NGviF&WWgY*&Y>7}3=$c@aCboG`;Z=15)5<u7+u;_vY!cbE
z(KauNZagq3`#6pB$fOB9%aik6J#KNj?DzgDe(lN{%hJnvU)T3AOuqT&dVBQYWo2oR
zw*vl6er4qTQ9q5jVb;}&@iCQFUXo`b?nFt>448PXOYX{+P5$$`#KhS{%w|=bo@BD{
zr?qg8@uw><=AY%*UsPD}Zua60KPBRXG);5Uu6&j0s@QMLmESm{kSk*OQpx{X|G7VJ
zITNvY`&`+3(^j0|sH_kEygqr_+BH9U+O2+y|JwBD)zeukE8qO{v$(bO_Vde0w|(C*
zSX_JWvg7JY{>96dmG7JXz1`=S{FftzGP`y&-`9Db*&JvwW%~5Rn>Jlap4%y`{;Sq%
zvya;0qvG*zHu{B!i`V^pD!%`gt*o!CTHiN;LvAVs3C|+_eZK$>W0gH_Vn@%lT@CP_
zuq`nmF=k8qMeQF#N<~knhX1<zZcXIo8S`iR|9G`}{ei-ZGuLmr{Wc>fCEw#Mw@vN;
z-MfCgxBa<j*)q1Rj%Vtpsr9;f9x}LR#3vJXuS~e-+dV<2E!*eHa!l0to-cP){Q1+^
z!#djek)3CIyZ>h8dq4Kq$WJ_f+UNBA*IRp&?^a*T%>1-+f0(hgO4OrNxnRvQdjUp<
zT{;u_nb;a`&5Jd-k@WiBHm5`T^0T&t{=U<9^IpSZtFjXnD?&^6o#lxR@Z?f5<I86e
zSfubUE$!#QZO<>HMZFJ>_M0vl{d#@l<)if{I-;U_LcUg>c|Cbb@`MEv2ZIkST=S4E
zLT283+uau0W#;w_tCg+J%TLogttVk^_OnLf!b`73XHut0MqmH+=dbbB`~wq3n-j0P
ztM%M_YOtvE{^K)6m46m=^c<F7)_2xoTiTxE4bz`oa#ylgbiuGZukV`xG(oo<Vc;@=
zRx|=dQH4=F1v9D^+4eLX;g?`;obZ3~o~4T!W7%)2zuXXU>(zzQ1mVpw(N@>qn<?wA
z%g|6M?A(*;*DZK9`*3|zaK4H_r()R0cD)<BoP?_qSETEU@ocZ#{L?>YP3&8_ghM;;
zh#M~Fy{fdY!TyHAoLSp8`v2`d|6Jbx62q~iO1_LcuYPMbsTiCRk>pyo{PVO>-LJWc
zxf^8C)TN@5^bfEwtSS4~n&XxEW%;t@b58!h#mF$5uQa*dH-#zV&&4a5uHA;84)Q*K
z7IRML_qHUvFWdS!`qV7$hLr_`>@l%iQoB+$ipR^YJ@TLPQ>Oj5pB#92{FM2Or;Cl!
ze%)QB&M9Z+yruGnh=5=0wJ?)yZtrc~R6LdjO_?_B)3ng=@WVOJ;%nY@d*m<p_3^m;
z-fKG_b!jtY-Jb57XaDDevqSEDzh6tgz5U+3nC(kngD$AYK4G6qoUY@nO_sL~bFB6}
zeC48?)A|Q*jTh=aoKmwTN_Uyx+*cd@Vq;~?-rRUtetY4COP83Yug=e(AZJryu=&k{
zgUyWFZ{N5faplkRBQoD)4u5+ldgJakvj^Lhee+Y#?>u%o$m!N}2ZbXyUy2)?-oO4&
zxWn7J_lf^Lzxnc6QK03WU1Qj^Q##qEmGitqynZnIlw5luBXl9}mgv+v+lLnHn|-wH
zjhmD|_Fuipw|Q~nb{{>y+69#hgr+WDFzLzXX*1vQu6R*#bp1D<Z&4v-o91ud`7!)w
zY}oq$e6q{#NqapgnYr-#Z*h%!D<MOsxeN{(596Z`iQTM>Og_E-jNQ>sH!AndKa*zD
zcI;F1%%@!~f)k9JZYIqPmH&Cz0-omPy;v`#4$k2%0!~UNG7Vj;IT$aC%sZ;{`o>3Y
zfd`&Nveq}3$7go6v0X`1$z<<IoL2fKf^oU&2i|$LGs_-Wa2)-k-uJS<B`t9MVUfAP
zW~P;1OZbcJGw)tVas2K0SF?YnbxwxfbNj2y{xAKbsPQl*BdI-Lh4It8{*xv`Cxn02
z_leEro#q#P;+Wfyxs~3EE<FZ)hwVS;ck!?{ckZn)nRRK)pZ)V~)BXv+SIW#;IW6+r
z<7F>&e7+q^Dn6KUy?VWbQ|79gC)wv7=x(+;`{U=0c0pPH4H4ZJ85bNsXZKV`fO+z9
zCl!Iu)2_baf8=rfT*IxqS9WlSvH#D`nWZJ4d1_C?t*6C)-<F=)ba(A*r)&NDd$ygh
z<5zlnD|>xw)Y<)#c~4JGb=;b3<ofONg-xlaZ9v_RGxKb%7i?SZJG<?OOPPcygHHTD
zn=JLb?`$hOi&h+MoZoX-`ia_?xBJDx;kq&7%Yq6Hr9Fv;m%KJFw%;!LnoriMWwCpI
z)tcgeKc73VPCb9I@{#w7rQ6Rhd6;D4_WYj5k_;26nA)#b_oTWl7MyLik>Bsbu@s|&
zuXt+SC8hl0NxS)I)pq7QbEzppZWXo+&K=JUKbtTM>ObZ$f46O0vb%S}=RoVIFeB!r
zTQ`L~ImXMeBG&G)?b+mQmGh3LoRut(TvR;&z_XmMahiv8`qT;@@TYkN^|=;4nky(b
z@x6@RzYSFzHOda1xODZo@#(DH|CyJc{{NNlc!_+2=(B=7_Kb^r{=d&Cy{=x@uXs&D
zS7g<L-ov+!>0C~U<LNX~Z(97Z|8!>C<$GtN)xHT_lh6J2>wUt@TW58yr^E>zyx7uq
zHbC^PB4}C=6gZuXf3(xV4KWVImI-#JQq$X+k65La)u%-oGz$MxetO2pHO-L4Nzfwv
zjoz`)=ln_2Uh?JiJn*REuM86Vlz#tw^s$|DGVZ?l8R8P}`ugX!{4%lkvsT}_x^~a&
zEvxD?9gp37H#^=tEp_3Wsa*y=6V5J5X7BU3`YyQAXsybEZ5|mbj725>3jAlfeam!h
z#!bOnu1Dt0Si4a?VbZdxi&VUiMqj&-*!v;FPjtC}qJHSX=(O@38@4KynOo16oyaRM
zF~ee3<hJ#H&A;5RQnr}&Ks58_a>ue+vz_jUTi4|EPj~%1Z-y*e$ct^s9;bHhd3u!7
z`C<~+pCz}1kENbH*3&e*@^sc0_6@6ZeJ|9qoO<+TwsfP45a+tx@2t+uHt*jav;6YI
z)$8|ht?J*j$*99+(Slnarur>Ed~WW%<|;M+c|B969Ps0v=Ap9V$D{6#ACJo$zcw*9
zPd*Or16MfIR$RJwuW$YSe^R-*xhKw^b&Zj!P7YM*bWtiP`}J-6&oy;f3~z+z{%)#R
z$tSdttIYkr-QPK&Xi=HQb0YbC<TufmQupnrmz9+z{r~s(#k*(s10;E6Wo0w+^WFXY
z`2KxaZttk|lwXnW*r%tb_g<T6obGqvZG6qgqZ3Z1Y>2w~xo3XuH%T@gj#!7L^{-yP
zR=$_ML_|#N(aiLDjzvcGH;$^$uMrBVSamVQWkJ28$t9JPqf<XjyE#WJCqGW`!;VD@
z4eB^Huep3j=F+~dt#6ohzm?~-98Tq55!-&c@2{-1;k1oEcUdG#WPM?0%KDwM*jWEi
zYwPxp)2_bYPbgpgywYdtjCw!!bW1rEC1K48i_SRCF%e9w<}bMxR#JWAiM-D4#q1qt
zzRW!@qo-W*EY~BX=aH`btc?tst2l35|0GeBGjZ?sSG_(*?7wG}9`Tz{JE^Hwewp9@
zT!&n#oX`t1%M~0S+UaYFFLzeeZMayLbzw%(B<8JKPORN`_-eBl^Y4H;_YMg@`mlW8
ziB<R8A9HKn5s&6jm3lINHy3Z}^}|;-T0Tnt+!}DC{{8i*5BQC`MCZESb9mPAz4CNO
z=5xm1^LsvYG#%!e1aAsdEo2Y|)nuU9SuWc5dhhIMDYrt>X0F_5^q}l*o8FBtZzp8k
z5trsV8sxDxb3>UK+nu@{n#Nr}xh?qGX8oNgd&ct-dym`6ujhZ2_A1@2bqvt(G(G8I
zSFL8G7SFx0sopT|@p}2gm%^lH@x@-WOx=8cjn2K}tHVF)yI6nA=05gk@0GV7*BE*R
zq@PI4=!y~OUfV9~q&RK&`Y;jg8`=_Uf8F5T@*;cL8GGSN7XLJ_`JR{Sc@bf8%ro<%
zk_f~1bEldo7_Rxd^<u0>*o<{84Tjsg*n)fVi~8Q&zsB@7A?;>k-vR&NUN%OS8Iw-e
zTj?-d`6|PgS--L?CoOVn`{gS&fmgS7OD0TOnYPFLQ{cpJI%l-@319xSzCGZ<KdZ+D
zH$SfbbbIlyeX~k$rROgWTDjnA7U+mO(DIU7TQWWT{hzOWU10IyMsmO7`tLFujug)O
z?^g5k>GX=PSHqd*idV!|JZyE0f3JCfg<+artkfrl$+PqKNrH~Iy8ga=3y<WX{WG8R
zZwmhPZ*3A|%!$(h4?JS;^Vq#w>((#VJ8zzxh0LG%kx@}e>B193v_OXdv#c@ik25hh
zKYk`Hb*4|-pFcHel~q+%r%s(pF#BD<$yl*PplH*VmW+OdKPE=^@5g_8e_!4$`OQB0
zy-%k_e*m2X_-^-mzRca-;`-kr^n^MK4zh}~+}Y>0_#kMgtLUj$+T2s8ykZKEiZXr|
z)Yux;Tle?Z$7!s;_8CdJC<#7#^k~A&nVofie<dDj;RK!YWGqqo`r2C1IlaxVjAxv`
z$@;NbG2zVQ@E6+-KYSIt@O|*7b&1oiev{$KjMqFRlNK3zecggv>t5YD%42Xch`l_1
zi$a}2n&|z`m#pSS&kf_X=d+(XJ!e<YqKCD6Ofp5zot)Qe9IUo$>-`LiCRyG6NrhK$
zTU^^~{z1Q~U%~AC`>Q3j=XeYl8*<Ldq#Ql#HaU@VmDPRM?uXM?oPT`mB%6cUGkycZ
z+s@J%ay=E6^$8QZH!r#^^kZ*}-{-J<48jZ-PPOe|osseMPoi7wwAg~eMpntALh9*V
zTXPo7c)VfDfjc{SyN*oU^E9Z`kW1}9TkYZg7b|A)2Uow5(NGC|>Z~y3<1|a1jh}0t
zCujVe8mV@D9&4imPha=h>uh!#<s_V;jUW}HU;kE_z;f6UeE|-Ipbz@<ie^+lFeqca
zx@YOuY32u57?yn0G?Y$I3d>TMw7TN-8(Ue&`uHYA|8s3NGxru+-cfnQvc!Lnl+sEj
zAzvYpOxA!U&l-0o%R9V&CLgf>(S1Rg)E6r+JvkwF{QvHlzuN!Rb{sn^yFpTB!Yco{
zTEZNx8Z+m%&dm>Pt(l`!FLU_hoUre%hHM$fU~2*D=Cn_c@PDYLQsJDZb)Z4}hxpg9
zn)?m2uC5i73w-0zGx@>#>CcicO>jw@JJs4+$wH}orsp5-8w?9pX?_rP`n{+m)o$~e
zRoVVe*o2s-f3Igy<^0oKn*EhMQ2bHr|H7be#S88URQ!-(xbl6&djG%=?3EuS=h(<C
zHcC_Qo7EALs`u$JyW-8mU(2S8{tqu>{<bauL-w8{cbECjuCaR<wf_3!iSBX-udR)?
zz1DrzfY-n2<{CDJ;N^a;AzH0xkKJqe0=gxyQ+*!Cs`-;`KOA5N-O=E5EzTtK>fZFn
zF$R;i25}j5DuRv@WaCd`U&7dMH0j`Fe|y=5f*U)JChhrtuUbPxgJTEp<dZG8^LF!Y
z-KxmN#XBKF=NRau<2f?lj=4Pe@xAU?k7R+>TtO*G#g+;CJapgxUauUqkh9^^@?G=n
z)*oToeYdar-A?w(%E}#2g#Jxnte50rTNA(kUh>?)#cqn4nwl%>^maU8>St8j*ztHr
zoM2MX+pX6h-K&28b?3iRQ?)-{3HCR1=2BLSJz96a&g6u_Ll5b>g^J6bd}5z5LzeAL
z2It%Nd)-d?&C7aWDHL*h-ZR6=wk!_+12ZpW^qk(qqUC9GDdgvg>vJ9&Ry;jo^K9R@
z`+K&nopj{0U0vM0(lgmcSC5_u5r2GWQDsE%cTur7JDAyKpZhI-say7PZNsD`)eEL=
zV&1~aBxv+l&oS+es=*Dd!X=+`L&|G;b{kuLfAd@Y@6^a^iT8vKPTat$(BgBXK7aS^
zUG^&;Owi;0E!XEW=h?T2IXMjZv2!brzyGf<m^DH8zxtD`|17;*M1%rua?bfl<b-Az
zuXE1*E`A}JpT*``!K<_FvaUhDABImbewNK|%5ov)Y@1rPna<tn3zbiFORoQ8*K;p<
z9{+grbA!`4ZOMW%o&Vn~ld{n96*z5t=TwUltIDaE8$Iro>v{rX?*F&(fabO%)`(uN
zQx)UH7~aN!6VcC1*z2oWFCWTtUedw6>u<rt6*swG$*7%Qe))T8(p0gTlW%gr_IqYf
zwz%x1bjIyp!86=N>yC=2J1G>!|GB*{zJFfTzu+Zv&BR|_+qy7g+3%(ab(@u>6O=A{
z%}6y{{QFRRd*|LC&hHlL3eB0K_;JRrhW{c)tMB#2zrQK@P|)?7WxC3O<0Y@&FOJZ0
znHAP`@Ml)fJ9+-j8UIbW8BX=TDBNMUtNX?lt#6+f-#+~LRmqa6%Z*M~<;;~^KR33B
zKW+M*r^WHFUyD7uUoHP}=f3rqLVoU8_T|0B{s-sJSY^N3$5pvsO0rtG@8Uh#klXXt
zrR(l^e%ZcIWu4523I3)1Wp9uD`4nBaqj>iDx04^-cw43uxrrrz|6emJYg_yKRml~e
zfq{Zu-8ZG>Y8GD1Fvz=Ou_khJTjcV6`{Y7HLp8Lx-i6#37So9km{gY37$fz2_A@6(
z)%5-PiW9>_LRk79+pwi{98J1YbXqq+Lqt&K=E`|huQWMYot`{-!m^b!SZgZi3dwfA
z<<4PYVk(nf)c9%Z>AAVNwH;sYsvzK?H(lA(RMgjZW37>{V#|aZYNB8Fomc-S)X*HG
z)pGP&x!Iw6wcqb5avM~>-Fp2&QRTmTEYcaA44{*-|9-zOUt+CNaJ*0Uu=V>r&7rHq
zT&p!MoC=zeTBZMaM!HJxQRl^WUw5u=o9AV-N%6=1hxV5|CL8R2q8DTOAd!RhkK)(a
zQsM_+J=uR>)Mvkrp>hArg0dUW45teHb9SjQ)qJkS<0I4i``Wy2v*6f(+@nV7=?AC%
zT5YIVuj}IUUNJ5!lk=R{{C>xk{)@N$E)FT%BX=-?o6&31J4eSuzI&FMrL*7adGqs#
z$E1!&iU~INb-z8Zn>}0hjdRu#rSA-7Gduq0H{QI+z;NPXOyfdHZUy1_Rrfvg{MuvY
z^rbwtn6k{Ksp@aJM*bdIv-A>vV~e>SS6w|c_FR4bi_e?8N=p3Ww3n~<w=T?-ydr75
zXPa`reAAhS?-g=SaKEtnrf9YLUfWrLom)lKJwjVOzI~9ocv<B4>x4D7?Ul?v3=WIV
zyo^Q6y>cK{Idi-eJ>vE4kmhpLAHEOf-4gIhaojGiH}BXp4#y3rUoNQqZ4^>(e?Pgy
zH~$i-BlP%K8aG?aIlGf*S3S4it5u$)CE^)0!&<4>YnhhsIUQrO$UAbzTO$wdwBTrY
zH``y-GpHlQ$zpA7x?rtNK>CTooBfX!!anG${rNgC_C+Sg+eZ&0K7V-HINu?E<4%MB
zzh7P8RdXoPtXAH9P-btiQ}RTgBXJ#X-nyK$SScpC%4z=ZODBH#OMX#{4Q-gsZeM>Y
zS!p55$4x0B$M_u+{|IofyqRCQdZpO?urvHC^8K#}m0g&1^P+IbZ8vu76=yG>*9rK%
z{eIW{)%Ht-xs=yz+9WjFEZ3>Lyg=GD>FS4vhn+8-yRk9ZmTd;Z0Z=9Id|tKQi+$JD
zMzim>{SfS*+<W)pck^jX4Oi=`YUb{Bb$4gqv}x0xyo|GF&h%X9_@SyIQ!o47%rE}Q
z^XJO;_VzEznkG(|@Zf8<;6HPV>uKF*p2s_JDArCtTx!Mglry3H+uH9lOG`^PM6I20
zvT48imJGrFZ8s*jDjir7zrW7I!=u6Pd1as0wE`LT#s%N){bTgR!`8)gI=Az=R%<XY
z%$y<Hkg=h>a!;66&=1po$&7}M5RKy5$3-|=E_h6yuv*jA^N@i@%bVv5jwT*)ua@Tq
zg-6ggn`O%@J>qA)dGq>d;*8@pTmP8p*new`|2#vhuz*qRz(;|%&yVXLzq|U_0g)$n
z@^voH+@9?GwpC*KXImAewf@&TTD3&f?zA0hiN1JYGe`9-`KE(ml5H0`7fcdUh_vKu
z<=n0iS;@EgS>WB@1%(?8j~^FTDQdbadgt@`cPZz!Pak>rcT?T6Fn8;7UiG}Hp5?zU
ztY)}5%hDsH=g6*Cng%zN<kJeRf>e4Ml74W^e?8mE%$V7Sf$wYTb>;te;uWvYdl_7<
z)G6lq_nmvt$-OT!qq@Ew)<1k@-@)e}S^OGy^hlnN_$KDkW1#2#Juc!ayRyNw2Rm}!
zeAjZ~Uw;`iG63rRc&u53==m%We<1VbtTI#J2l@A`PXBs;9JfxN-z8HjXQs^EQgUjW
z{v`J^4K}L$zS(x}&+lzzxLz$DdwPq|6JNilx~FGP>e{3ECv_gjQ6`c2DV=-e!`UsZ
z?l0j_*SCAQu8?1<=vIt@Nu<E^r~3@TH3XGX3v6a>|Gw_%?TtQC>c{4&J{Fw6{*mte
z-+`vzYJ+5NI(}8+Q*W=Y32a^U>;?Otid*suLSO%#WnQTA<wKOV(6M8>Z6c|C=a=XI
zn>e}n!PZZe8!VdmTYf9=K7C3@m|Mkh>)V%A>f*ly=Iw6V+b8%k_~X%o&jYV+)qe6;
zxQ>~f?+ECw;$6F}&dj%$mo{@rI+*`tPBCA#aHIV)-`Sv@E7y|e=H9NcF1#+C@2I)A
z_u!rC`@erX=l483zh${%_fgv!6G2_Y+U}dzzCV8^J4fW4omj%5LYZsp<NH?zFK4@Z
zZKAR}cp!^M+Dzv~UBhEVwdn16yq?iV?41@0fbJB}+x1cnR1dA+`%S8<YLWOIg@*P@
zAIF?C$z83N8lD?6KDb{k@7TRktwq`D+{2{%?bA4xI&Re!ax0Vjd~PAPflaQ~K8qi7
z&VQa^9Tont=SiUe*T3@pcTQRstVq_*`of-2^kU)ErH^`^6v{Q{eKKJ#eA>YN@#4PY
z&Ht>DB4-!shRMk`K9tN?_I-OkyNw~TaPx$P`xti5dhZ_k{5E5MV#YD1IWzx#`X43M
zp&<B6%q4kC_+y9L#*E)(vy>G7+qyFp>}uLQ|Jjop*SlHX{q>S$R8#dVchr`D6@K5#
zQ}5Wbe+^gNj~{yYN}7G;9KSi+_(ImtZh8|q-+6A`zW3r>Egh%#a1_oIU%0$ba8}tJ
z*4;bpR&31Jq{sUFSNwws9zyI3Bba9{vkzH0Suu2a#h!ho?-x6MmDlvMuJ&yYIKr0+
zUWN-wze%C@_eaCpJuP1t`GkL$$WENIcg4|grPf)I&o+I`*Xw$7Ddyk3n6huj)F&$G
z#WcSxzEYXK;7Qwa!w1){D+GSOcR9K%EzLoN_ist~{+p4C`IA+%dH$btV7Rbr_Wvt$
zx7ohAyxGWYlmA<#e}X4lW^66cxzzSa|6captF2SZ-*$XhQPqD=&iY;Te}il9UiN$o
zU|<Nd{{6*u>mBD6*E3IC&RnGBS;OKkRK+)4_I&P6soS&a`MiJIntgk}J4oox%6aql
zeGgl%xnkQ-j}{}J6Z>TH=Wge%m;3WZv-_uKf|RuM!pkocj4J<EK7I1!!PW5iqq609
z1RE#1wgqS$@io6IGHIKd&kTl@S3alB`t+&DV(!8Ah&54LwO*Jdc{=}oDey+|z{R!;
z?IDm`%C}v6w@;ogd&B1UE5D@K|CjkAbMoHa>Wf#8+BwQGczJm#e3)YJrd>LJkD<z2
zm!K8<z7@QB`O>kt*!WA8ZH(Tx7%hel7p0h@ld3-+b?Z-<JzILA;I7S<H^1{topi7M
z{D<bf{Ye)mnjgBf?cS|}I>B9s&HFPsZ`(YR*;9JY473Do{xd^+`wu4X;%vp-cb7Fk
zj)@5R%J)o9``F&>V~?+Xy8YqZyZsN3ZhCE49%(4|`>j$*)T|k~vDe<)9r67AZ?EOz
zw;I>3`yAi(O7n$5?x)vL3mw`LCG#KkTv2C!7q1iIsO9zJuYLSs?;Jl_v+J>p%eBAk
zuWsCAeRKWHq{M>v<|<C#?%VA?y*Ivd!hg9J@`t^3`qZ{age^Myfm^39ElvL8CPxj=
zUAK>4oD}hROX;F#+qo|Wl-cGSTU-|}KfRKZYxy+inKpJS3RC)j$yg@u`}cSM8NvT<
zzal?R45*lW{llbpyVhU0yv1b2Kjq_xe;<yk;SdBRQP8mK<?x&%UGNd6Bg)h7a!tR>
zwb12Rm|9pCL!-b08-0Z@E{h(;_b@S(G5`0J*VC>}?00zae_2@L1X-JhTR!E_E1Pjc
zeWz#0#k(PEZ|`T+mEQO9^{gkG^<6%Fc&YgE{<{3*8(Z}qR6-pzf}N(#V661gyRvhs
zK*tY%>+bjVTuaOMH8<y<N&a^yIr9I_n~9m`^;uF&3X^VBIn@i@Ir(Ul=n1*`hjjAq
z9NI6quP~dPOW)(Uu5?AJUfI4-(MccYo@)_O)ccvm!?kSb$7#~Db$`5@)VpD}U%T&t
ze}<8BBepCRmH&6CL$0`DzVp8evu`AKhHvz5v5~FhdU(NOva-db3#%^5AJ~5?|M<Oc
zyos+5KmP6~cIUgFcJltXlE|pqyma@|UVFmq__I32v@&fjg|ce&$T!)Xb-4G-sga{z
z>H|m6)SVTDuVV@X`?kFHes*T&=imRcw?;jA_AKd0hu{pWQY|m9AL4iKRXpxBnCbK5
z#p3=ur&yR6cf@V!_`2<OUUSe&p2+IU%l(i0+y6bHbNyur=xXX2hRICtoR?otJUva9
zF<!o#@A?Mw@~@(4%ca=(*Z&6BkSbsLOm{XIFS70W@XBBn!<W6^FM}>7)?U9ys6_hS
zo$~v&j$aEmfjZ3kdp<C&TD{u&ni`{+Zd8kFw-_VCkt9PSV`I<>`aQDNVwacsHv2rQ
z+i#?-%nZ8We%-!bS?d+e9zMv_)7vM0KDlg$^v7%Kes9=Umw4mXhaY>pCsv+`UAy|f
zdB5gGh1k#rrndr5vVX)Ev@i*-llou~G{w^HY_i<DJ8jlsy)MgkNo@Vqe5NXT_OwU)
zOrJkGs~Np;+Aeu6MPbdtvR^+VVt==ukB`p3mKD={_4ql*MM)}M!tY)D{yY`ny7S-e
zgXD})D!b0?zIfqt@(lONIXC0_d$(?0u=&WfL>4pk-#^s_S-0PFR7#1@FW$ADwV=?f
z|Lx4Tyf?1a=u1`Au^gA(uddY~aPwn$LdCJ$dmg`?ULw!8eLs_U`q$zwDryCKC0A?O
z-tAhy@a%p;Pt|hgWtv}q7H!mFt$aLvQPta&8Kt)mTLhH1ElbU~@$GrXH%T7B^Vz33
z_4wO;L3J!R9yWF{`9M3jEfeAnCBA72dA+YPPGh3uyg9ty(YX$9xmuhwE^*I%x^11<
zz2kGmzG+@_T6ySwAxElKn&fKz-3x{F+IgKe{_cF8G*#@<50M+YZvT<<*0@ok`(oXV
zXV*;&T@O25+kf~@^R=_@xc9XLu}(TSt7%Q9x#P4M55v}ZoOQl<)&J3j>hEniIujKF
zy8;a6+Q%qGB<<vIH8v{v@OsyVE%k>s-0oHs`8<EkV(TP_bk_QW^B3pOE<9)dLp&pG
z{^Xt`{|aB&oZ<VeIFHkXDdxvZk0~*ePDZ~ou>Sb>P49*4N6%&EZhR6jSMYz7$c@**
z7N)OnbQ^dZId5OMPd~#f%=mQI7H1p1Ir&C1hx?|*-<9(Zf2tfDE7SGx=Ub2KemeHQ
z7^lfr%kxdQT~qrq_swK)?nms&-pbZF2WL0^a6Gfgtho97TbZ}_nit=#z9Z)!mhy1X
zqRJg>?*E<8dFTFh-;;aUMCU&JvG0@V{NGABv9Yl)UcEXr&$jx*MR)ncV?B};UoN^=
znlqoBZO;Gt`g-@!snrgV`5cB5JydplK4)!M|L@O)ZPllBw^x8hBA=d~&Mum;Dd{Me
zg-oqB$KwKD{xy1{DNf(gci&s*IG>^6?{~=lhn9QS{@U*NyeFeyX^+;dJMTR=ELpyM
z@jAUd#ith*y||zl5*oU2#R`oFX4CZJ-))Rh5qkLPv_AiiT077^!Czip-dOqh*^K`&
zIszZ=Gk2u&wKH$sx^>0cwMRiiNzZ2IKU%qb-k}wNi|@Qzwrts>_4R+X<?8=@?C9To
zG~}?3_N94GKi-myR)24^ENYeO{uV*UeqDjyHmx-){z=%&Rm!UEwp&yC(w1dL#jN%(
zt;=8E{yXFNnrrXfx7O{y{n)e1Cnm&%zxdZ({+TCg^Xk3cnOfZ0DQh3{?{v02-}Jl5
z6(>1++mwHNy1>07^+flcr-v_}v(9Dm@q1x1ec_r!y>DCo@Un7lU!YMaCzAB<cb2-f
z_G42Msc8+551BuI_Gpd8rJrKow*O=13x9K0zjOyrL7^E3>$~^5A(xsK+zRuwUBg(o
z>-_Yav2Q-C)I05$vtlM^_u`*Zj$7^sxc*o4%{jfE^Tqszle;EOSR&DCcDc&l%`b`f
z`6kEmFR?HB_OXZF5>XMo&sch_Re)oUe2$99>WQYWf<xBIu$`0q$KcRcyy)`@>5QA7
z4J^XnbDk6QyuqmE$Nya#K8YCNis(A~X)`q%+;Zlav2$x1Xb3kX@-Gvg!NlcHoHV9>
zo_4d^D$)Fden{c1GY?|)I9lG_51x4D|JnOWJC`#EGuJa7KX@sKH#N-uUQ+0{h83(c
zj%ZCk+p}$x>V>z_{h+<XTD$j0&;7x;c%iI;RBU^bP2#-g<;pQ!%a%JY;<_IKYON*m
z8hA>I^b3BUW^kIn?qpq^dG2eM@~wg&f7+Z^WHk6W)%fGv*8QzXGnUIPjA)oSzsKd}
zRLeb2^>%aH$8D7CjlS7kt?Vjsu=RcTz76biZU1xEP3U6%@#CMPM`w9_jOCh$=1ym!
zjb;8{_PeXE&P$vh5;|jDgO5_n)puPFI%?D%QtqF=@`~T^^e^>!Z$I9eYC1nD_3ZMz
z{&>>|iFZtX>|AiXtm$l~WBbyNQ;u8oHDA2fDmR<2_n215tFnap-)>i4@VBgq&wur$
zeP-&>I5Xdh;3)=EBE#<P)nBo#@$qbSyIbEa%*=ESX$xO>&?~F&-TAIZeZ!(($`Wty
zI(~n?-ou_>sq?XgPV6obzINvGcE8s|@AObP^!0jtzxuq2rtekx(hET+$eo#IYps&}
z)jc{Ibj4*Gzr5VEZ_9mVGVP4v>u%l4Q1$WA(I3z4|4SCg-(w15NO*Z^sf0m-!-3kC
zQ%$Vzlh4mnw!6CawVzX=(|ulpo6(Pd9}5Bx<qJt|J*)QOE$0P~l8bU)H*zc={7yUJ
z+|IXf@nYt(>Wb!&+K+#~-+!E6|9kdvEAMGK2W`LK5f1n*D=T|rOXlR`R*#SMHixa|
zT~RBxHLAB)+Wb(`#szEE@NjZ+2CTgCea@k^ixx5U+kT6<@{51_w{K;4s^9Mg&9Vdr
zJ*taO{`KW$#rM1Af${P0%Wof2c&A;-HBaNpJkE^)hj>ivE^QU&UpxQVw;vCle4JsQ
z8G9i4mvUe6!kZy)zwJ19jdk%}?%ZcpAtlou2Rsjxd3T46ZzAWDm2VTzGm2;5{5)ab
zhmu;2XNJ~idVf^h7rt@hgL2%=9b#M?Z>>Fdr}6l6LuW~r&C9-dr!{!4GSXkMt@`tw
z<wq|zHRqmxQ1H9^#I-YynWq+CIPrr&k%3{UiulY|+!rrAuG4Tgc%x@q@~p_@MZHVz
z_xgn5W7lj~*&E${U3u8;%B7@^)+~#do~=T08Bd*Oq^j-yeLrLN<o|nTU%lDayLI#3
zL*9PZa(+n4F7x#W>MPau4xH=FsFs-a>PAZ+*Lz1_br!jfg9mSX((cjS@3iQYd(y@D
z2>}JdE<t5K*ceVcVsn^X&0BKZj$=c-yxX%)hc9dqS<61JZE1G;jbEJnj487k&jjsW
zS>B>31ddrJ4n_6Fh=GCSq6@G5W%+sUP((S$$G>i$re&U&=<kbtr{4V2srpz&+5E3>
zShF8kSe&iu2z|%x`_%KEe@M}8HOtwN&kQz-Pmz4ZXT<Cy#5SM%?mynT{--4m3|<z#
znf=`0#XtXw)05rfL`oVswI$SLew{t_sCLitgFV}erv12c&h)jq;_o>r+mCbWpJ<5C
zYdZXhr=mw^m5HU^zbum@T>pf-=9r0>?X913mx29F)pw0^wRHyhg%^8x=2UtsmQ`mx
z=5G;FJXifyC#UwQ!LI(VcX`*&<4|>q`Eyj`%l@AK`NGd1ZFsZn?TV;dA`d5i3_hW>
zeZkd?!Ue}`US(FiU!QScarlS%Ealf-EpJpT;4X82!_u^+^!9~oxsQ2c1-n@!qE{WA
zCBYrb$k50T;1Tj-qx-uhYn|st&rEd=I_J7aNAm8qZymku=O3Oky0gD5DdhNp<xb(}
zbfo8*i3UxS*~Z{E`*eV)Qvb#Y7f)IST-|#5y;-DI$?cC%7m61=Ua<V`sVhRd$5PK8
z)4wX;zQ#UY_I`)J-TS)>qBkb7K07<ReU8j`fwdnWA9vOeIrQ|?|MyvCWoBI5H`Vjo
zym$N#(VA-U{Z8@5q@!GEbMNjhfBfKJvxctj*WI<<N1If=ZT2rebMD+RR`D1C;pLg9
zQ;g=n&a=^Q-1vK6lbut;(%FZry-dM9mxtTe8*(Op{*~6yd3EWbw%C33xlD}>-#5pa
zfOfR<+kTmF{QTtmHJ^PCFsj|J|G)S8f@w32)7h?U(|=NAspd07VB5Farv(;!!e2do
zQ)X@V_e-$N-z~rAObpOC(!weH;i!20kGt!<RyOfAH8fdA`Ix@gVxk;4?_HRhu%>}g
zEt{FC-lyGn1B|SDXY5{Mu`2mN@JelVc0Q&Z=QDXcq*&MLh{j$E+kgA&sUSmzOp$y^
z_H&Q_tlY0vYW?Bq!RH^JAAHw%AS;vU+{szJ@vDBm?_^taHio}>FLzew@7hl+mj4@7
z_D$+qBz{0dOYdCYt#|r?%i}vH9ocQ5^467u<xjL&(ACL*_zYIQs^MOHEckG%j2`ow
zb$Su9Zw+qrF$i)oaJA~4*1N|b%-G@)*5|yr(f0XCHHS@;_VO(`{YdV^0j?^`WxpBJ
zc7H!y64kT+6Wa_8l|SD<D*LkhtNvKqcsGQ-_V1w+-!j*@ou0>jvFw4Sir8OP&87A2
z0gDo^U4IrUzKKEjTx#p(Ypm@{1=C_J&&<7j;qnHKK8Co}NsS?~EECVv_Hr@okYTep
z^RNAoYbehhWpI=!wg?E-?loUF6V`U-Z18wj_bMp=Vr<|s9d8K}y9Wi+o+Q3g@A`Z1
zd1BdohJ>tDk7{EUdA3D}zQ1lUMbdRo|Lu~q1yMH`x#k_4QSt0aoNSbE-mzbYH@y7e
z?{!IJu4u{cq|}%Txj&pV1Q-2K`gdW@tN5rtS*w4A|NC{x!tm2_w(Sol_+Oi$az=M{
z)04(GM{TU{uXFO>do$VE`u@tMopWnnJ^!-3E%8FkeZQLErKb&_FE2LuqVGE6^JU8k
zN4;xyt<wh$v;2K4kygRUux3}j__z8v;e&yd%fj5uS66vPO80I3@PA&K>dC^ZEf?(T
zn?l15-n(E^oZ`je{>XY~2+PzX`>$V52z~v1@!>lsqSXXX8K{20)zP=y-15@a$&&9D
zO*)dC@~fxe*4#POrtj037%Z-A6jgKgcX+!gCo4f;PJYs%I0jigCJq7h&o#5+<2RPS
zkGpsL@uNo*ri$KJ^gd&rgKVC0T1CB|Zj8hYrFTocr#r3xF4JOI{OrsO4*ieU%d@Q>
zJgDKfdFd<FE4gBgt?l6-;I7M}x35jr8b03Kx?Owy>4wWUtIb^J>zJB~9&Y3P909uD
zcg5PT`#fi!H@{!=cx#{j{JT}wTX%iG*ZqY(`yLa+ukY{W17>G!{k8w#*2bF`H%*Ex
zbA0H_xc&C^mpZx@*UtX`EW&wY#)RTZhqrzwcFHKZWgOkO&X%!tQN<(81!)CEFP<B&
z<r9AY*vYZL`}5LAC+;zGsP`2wSoApbO?GWlq`IHgf%j$BXP>UPu5a^nf7;=qk{M=)
z6IQ$AbLlfSm|f04vnj_n;rxD=qaG`k{9)(+62X7)RYr03p3|G!x9^*!9@E-?@|^r8
z1>ukE#xAowBxY{qUM@ZTaL2d9`U^ijXWa0j%;2@Akh_z@m-@R08{bd8u|J^VR6YB?
z;0GW4C09gQ%JkmOZ+-XT_g=F-EDTpN-<U>ETQ~Q?jtlaeg#8ZL2^?_+2O)=|N`*)Q
ztcH5BMQM_zLg4pvy#2QB<%bjBJku3EIpu`Kcdh-meI!g6Pn{9^=hWAn_n)o*y7X&4
zqtjcK?vsD4JLS|uP0QK)`+qsht$%B`MN-eYzM$D-nM>#@C-@x!&!+6O>wjF5^8TT{
zr{^NS1_y~dnl7_y?lT!TO*OX^HPZc`Bp#-~dD@V_QT=aP`?C@a*G)Ws_0Ar8>V5q2
zt=`ECPX-#jewFR}<L%17aksaW-QM_+v&^>9qhY3e{}I*re#aoq`iL$Y$F7IvqK}`|
zUJf*PTXDnXlLK#BtudQZ;r%-~2i(^PJiH`-%+R@zA>pw-|AIeXl?7#{reCr!EHb{i
z-+khPqQZ)7Pub0X+CFcZAR!)|Xz}{nr~iMM8w!_3@to`5+uC!}(<o)d5Aiu|+{brr
z*!Yk=?dR2{{R;C6wQjsTchqv@(wFLKKTVnc^EJ-zz8N~H;*8$T?#O*B3pd8U{kiD!
zA^9>khLc?<=Fge2<b;b~TFSj-m)S>?5~pQueYbq~FQqWQzkKbW(-NE(K7W1%bT3rE
z?fBZSQ?FYUKRd&@;%&xjvl|;%8=Cn!@@}2KEpUb^sC4q!^2X{;uUc}|mUh7+nU)_<
zo?l>Vce|B3J@(ngIgfWV9Fo6%>lSFoTYu@V@9+B^o7sNeEz6%gZyw*u5UIC`EwL8Q
zbT@6@JaHXg&A(#jzu(Vn3Y0W9G%58uko&!Kw$zP>^5Nh9OD|E{8UNPPwJ7G|f5x(U
z!Fk7hf;PPW$>O9UVEp{3^%-Bst#dW_br>|J$-e&85UD1}`tAE7{mgff$8=72?w2tt
zTy;NJO#R+DoopkW=e2t-Z)yGhk%jfYRiAwl>-yq?pCz?BG+Rpawdcr8OS_W0Q|Q5u
z`g{M+->YqR58Rr|us?m<^)GH!ORp;^>{VXTp`oyd!)v4Vjkwp@j;=Zh;;t?Zu1C8X
znm8^kX}%)h(K=yX&U@?Me-CocKd~*RZ1e7iKVzp~e|m0a@w1y})!v*tvy=a@aI-qs
zSyq*%ZpV^yd-bAAug;FzAof3jb)EQoP?&-;M$uD_cbn#bM@m`*oIC_N9$!wpYRa~|
zN3HnA+7;Fxq=ndhN^Z?F`BHX8_69?7ZEN`Bk1jz=V(a&xF7v(U*q^+U+o1DxsqL$8
zmivD`y`QwJpT+-4P0`GMJ--=*ci(LI)hsP|{k7Hdx1P><&W9J?Ph6q%Y1OoD)2|Yp
z#}3avcyo>KD{-AeCs=NL(VCv9w~k|qq2G3E89tNp(p5Y1-ZEJ1zj$)~r(>4$3tm2u
z@#QmEdFM7m@M6|SD^BO@os+%IrZb;0{qw)lmsZN$lFC8{Ht?uibm~ZM30UT_H>&1J
z+NR{QQ|=n9-c!vl7ZcMmXJhV!(%#pdjBnMJEV$buaz!p|@v{wFzqEvp1UhM4Uh45u
zo_pVqPZwtO2y#mN^DEEU@%@wN<aM(qx39T)u3x=VaOaxEm*2khcv=6`H|bavcilXh
zAK!blnIz@S|K8w#c{t`iM@Cq*;B`x;;BCB(CVngnof!7bXw`6HXe<5KtQ!~Kn!mnO
zp5v;_#oVa@$9C53jXt$4xz{3OjqCO`r<?6llH}6*{SL0aKZRwX(epBy@P%Qyjxk4`
z?tjn2Y*SavmbR~$N3Hw2d01Dg&acvrL(81M{?qxo=t~7>(A2jL40rClJvZyoQHj~b
z^Dl4X2$YdK_n$-muPJBDjI|8cgzB^-+X5vo&)xRarR;cV<mQdbUO2BmKKt5BSC<_-
z4qiSM`LX&Y*Y>}`B9#`ab-(<oU=YytEV`NYJjYk+w0w|g?!<X=ag1t4GkJ_=@|c?X
zMl%|ysvb?99rpTm%g%!8x3iQ~Rat9)e>?i^?YeLsT@8%`7Z<zFHc9kbemU{3)%D37
z3<`RBe9i3q->S|8d_GqmRr9TZ!A8wy-|q_N)Xt;VegEh=fRdxrpX`%tjPv#y-U$71
z{o<<<ktuEOU%g{6D178%^Yu#b|J`g4?p%+r?{$}}T;ln7UEE$Nv)R8tvk0qO?caCx
z)&`yKD_259L`~oB3Nc7cPdDEgSN>erM5@=nG$kd)VQof#($&QIzuvEl>5e)qdBjtn
zzaaHMg5UY06$!!eE6$eM_1>SAs}tR)DLb!F%0WQi_wbW4|3{yb|9`F8bMo!KW|ozo
zKL_x!x8L`gzVq$;RT=HZQQxn3{MU7R^UP-1;jj0Xvt(MW;!X9n3OjzI?!o4B&0Sf&
z>ki-BJ5kI~;CSy@DWwFKH9{)|CkNcw!Q#8KFK6rO|J(mReXqYd_UZOtho)W&>R@{u
z=VHyt^>8y+NzZS6z7VVZZjXJI?6AJ1lwW)^ZdugJlHC`}_}H=~mo$0Tm!~%IXt=&z
zXt;ZyISa#)n&<nQ)n>mgSUBxavg!n{Th8)toT4nd*KwrfGP<1N^SfPH!y5H(RZvE^
z$J{5MzA`c79_`nS=&k2Sl{}~iKO2f8<JP4*czK|`;KUoDH$pXGU!QAPyg8@;^0Q0O
zmbpL0egvIg9cf@=SM;ue_0bNK>Ayqr%IY4UvR~={wm7oiXgPb*uFANRJ_`LVuV&oT
zyDi;UHSbIO&ZpiM7SDyxMDAmFo3@{~aLsFJ&HtT=kxOFB<%{yF1!qp4XJ_ASdt_q`
z<EM93vTxtl$}?3?x&BvVW~^e5Pr<FU(CfQueD^B$_&B(fX)P*xV%PtWw=H!-b@S)Y
z%d7ZTC9KGeTF`y?ox@GF=jIE#7q@yy-`OI%Zc)+G6B6?pzAXIM@m`EGbyfL8)iUFD
z)8MklZ~D~kxV&b#=5w?6m+-uNp1#*YjeXmfF224v_u|uaJ}Er@1yXTEj>~UfUg$G9
zZkz40xlEFWh3EX6e&O!duFQ!yi<Z|0v9shq)!x_A&YAstH?KY;LtqO-rMa5&(s-Rk
zpG799cPjP??c&kT<kb9|biwlRrwbDjD)N0TW6sv@*cUESbUWss9haE(^8?}ayY^)o
zZSNKNy!@%-f$#53s+RQhZ%^NTc+c%(gH7$93syXPHAm6?_X|5l$=h>-z6QRr+I}px
z`u~%UKm6Z|KG@tOwnocFX65ZR;jinOXTE#8jl))`t=jZj>CN)wm~+f}x6P-nFWG%6
zW7j5TJE=m3?`6>}(+dBZ|G(e1#INXP*yS^`Kh|C}+$O)PgmeA*&;Is*O{VEax9!<u
zv;Mb=y82@GemT9{t5?sKJ2PS8#D|}`PCQJyq;mcJb#A-gZ#Jv-?##NXCBehC{r8=c
z%f1gjA1=S!vB`^ho7mQ61=4KY<|h)io9j=QC{S+E$DF?XaNhQVdD|NwTWp^UI=5hg
z_Qm(ruL7^U_$B4CW22=@#pl}}=6{<tb!zK8+v;6+)8F6QYf<#XWAd@sT_r1z*Y5dw
z?pjpIyE~RQR4a6?t))*-*FSE2-sbX>_uH<=*Y7=T7Jn|9!QuM4*o$_@zJH!y*3Nrh
zY~RaGww}{k&DrxEdyf1pU8;T4GFGrG<j;dmwO;M%1}eFm!jpMDXZL8z&MUpSZ|x)N
zke9LTbC+v;`f%^V-5Iw(KUSMtEH~%bGn-`#@4Wn$QK)oJdY?4^w+eZiW52)uUsBe;
zJI6X;@5$GN|9p>3R?=UkpK?fN{&5bGwucM-UxlB@-z-rZw6Ce*YmNUQ){B$w6_hq!
zNyz<Kd}iT_6%U!G=ia<nu59{9Z2d98k4c54ue1#GmUUc_EOSV;da<d#_1Mq*jb~O!
z%Js`?zkXk``<~FBqr6H-?<$0C;VzR*be6g--g#H7u~6{J6S2p?cC9)qbI-BipW2jE
zCC&R^-|t)aPk+XheXYA#CkH(IyVU^J0A4H33K>WjaN^kcNTc{ub8OT3GrZ3OHosP%
z{&v!jl9E}!Ek$O=#=cYT^LA}#w{uIezHZKt)y?l%nza0QRZf*@$no+WIp=5nky&KL
zUl#4XyZT<c!^4_I+t+>J=n0({USk|4y14ATzTR!tQxPSzK1)8TihuvDjWg2Ax}>In
zb5h$qK8B97``Jz^FRQkx+px5^R$$W;n-iC<7k*BTS1_xea@_7vhegWWPd%s0?n-{w
z)~FPkSpARf#g~P?+<!7wJ=teCLA7h{wyAj^-m={cGS}Yv{O*i5muL7cTx;;?bzpSh
z4`<iOzh_D5MwtHbzakg<d#zmexwiMm-Zm_|^Y_Tzg5@656iO3fHk|(8dFz2iin^zu
zDt}$Yk&8yM+hj5eZXMgiBPS;wHF<G({`zA(*{(af*WPkXxH+fq#e`>8J)NnNJ*WDQ
zu2SE%AbS}T53^0Nx0qG>5Bmcv)7J^bK4LS~tT_~KXZMF?&79ZQvpinuM%X+Os8a1M
zwC?Lrcg&meI-u=Z#><Q84+=I)sm>RD@busQ1gG2XvHxORZ8$-Bm;YPE{ilX!%9z9C
z=0D#Qdt~yXnRcrc9(fifziY0je!=&|rR;k|b=@HjpN!utPJcVpRx5Y>!}fKB%@;Q&
zyL&8MDBSVn+>eis4U3+5965eG`R1n78J5LrEl%If|7wYF?fG;{TTh)=*1C+xE&1~F
z#IGifYfX3jd^Y>w<DLJdcb2>i>Tgu}zop`1QvdHQZJrgM!$X`?JNe2a>pqr;s$DZx
z<(MEKZgGxp^GS}qVZ6S{wo=)v1HvoCOhuorSZ&k2YZcd(@VU;lS1qrE&U1ac(|Cn#
zIosE(Qv<GFcUm5HFy+GGcS=8|f)bw4o(+dMxS#*|le^>RLkBG{twZ()SU$Y7?lHgL
zs%KI0LE+om;`+V?!OQ(#+}ODIdUD(Df}ebPV%;BKtzPe>B9wS%M`6Uinw{YfwUdwa
z6iO#-Dt~`Z?fRj|A1~~!E-&epzVu|@|1Ha2IM2B#wj;+syzIcFiS7n=-xE0^CZ7H)
zVemr4d_m;amf7d~|B0KOd$pyPv01%(?Sa_2@r6HkaYhKfd-aEF-kYsVJ>46)q|*;R
zKR&NKvbjO@;Y+)C$5Y`6CC_;FnCF<^a{c}d5*InYXPo{v+3#Gk5l{E=YF+0g8gkdu
z?>CpXz5P;gZVF@b%eiq*>yKRYyPZ2nbhq~Psx{ZAo-1TlNO0|#Zu<Vag1{~n9fw7K
z{(Sc9ozan9<gaA?E6+f#DV}AG&|RVXMK|Nt-hOc1>Tu}HU)(Qrmd9){dNK8n<fcVw
zyJVdev$`84r4_}W?Yi^4;%#@{agD4P9*dpxCd!&h7bW(cuJa0HKXSUwDt9$k<NU%s
zIT|V#_cq14MF@CYo_Onh^^qrb9X$tUD^5wTz8kJ_zRlyE&7MPfnGJU@y;yH_c%H>3
zYa_ONM*jy^CHvkTS*;r}@xRBS7v;UMaUy|z-i?q&B2FBNc0td+FvN>-&W;m(6I4@_
z_O`v_m5IP1j_1N}T`zjR_;4WU#i_nU4^PZDxIVx6a9*p16{lcsweq4|d4n~t1^CaU
zIiB3UzB1PT>9eUFuWU|aN^1)!=Kre6=;mAW@rK!qSLY5Lyr~#+%xUK2{uk?<4}6I6
z-?9GRYxni9HR3<(Dc%0sW?*zM)7pQL!?h*LCmLn3N&WlB+_owy!u0Ed(@F|mo^Bz>
z87C~=vUg4VsTDH~u1;C}@51}I>z5`i+RfwU^q*5)o?GPNiFu!xCb9WDzP-0KK=wA@
z=2cRByLl5NI+BA0@0MyzV!O|^@5<Lx5vA4FO;@j5q4zw0&1vcRJ<jst=Gi*scUZfo
z?BG-?Tz<s&gXg;)DLFL{6lCW755M+ojm*Eepr*Cw<yu!BeDv93mzQwZx8Kayb>4M;
z+rGqXwOZ&zK6{@Z+@|e^KEHoD)nSQ<Lb8jJ1e?SiRVn*7U*6Wf_m^L1+sr7t_`vhn
zy5^#~KA~o7_r%i^FYItUoAmg@rSPK_|L=WEn0w#9_l=6?G`l;3$4{5us0wL4<z~Ev
zP5O~?>j{qu2^HHjj%exgDhqsy)Y)OoU#@4>=4H;P={r$M-K}hrNQ21T$L&e=U)}ci
zyk2X3i>apUOXQhXn+`m+%RKe1V&{MT6{ho!zB{#5BUIjb@k%MS*=&J}Shn=O>ul5%
z7EmqwmtUG)y5bpsj?P~hW#eU*xz9H{oq4s1;c>D2p=Y1g2Q0GV+Paj_@R8Yx?pKWm
zGq*dud&cI*5K;Grb^GdR_pa9p8Yx-D*4)wCC4NtSAA7ad^~B_xTrz8KH?jpkJz90k
z?dy>hXEG(G8s1Ia&~-EK$hFO@ZEdRmcZnQbTzrS&gM=L$uT;y|*VljBT)VL`dE&fx
zHX)kk*T3@KJKWA+erx@%T~haJKA%l}Z1d@avba2VtJ9fzw$kSJDwMCSi|w}m_k%e#
zHC6nu3Fvk@$7Z&~S65bcbQjC6+L|{vfBxk*Ug>AS`wJ$`n9<S5%%1f5*;&2sfh$8I
z_EwpKHYykHsr~(}a!$+iDN|Y)nGe-FO+I<(;mfB=I=j4i7?ZimEbX$l9C^6X|5bA=
z8)vfEW=^rmf?}H`&9X1=pKd9`cOy6KMs66xe|fW`k3TAkbSnyUDhhcYFwnEB0nMze
z^@&`{*nLg?(Z=l42X=6L=V50pm8{4wP2F(%!)#7rwFe)M%d;OZ)cYQ}vq<&X`T6`i
z?-YBy|NVY9U+mt5M@Kq+R~g>nl`vpP+9;tmIsg9pDPF4Yc0A^r{&wTWjegs?Tb*n^
z9ANgleQkYw|K;WW@tfX)E(Z<^yLR+=Wo0F3?hG`Txh8hESUaDrldmstj+yk5AWf^%
zS1q&icAb1{*>>wz)O;qNUteA_?~LKI+@%nDQ7nCn`fMAv0y~GKfA3aSRKMW+5c&MN
z!qY<<cP_ux^?Ch8>05aIfsempGfYCAlUKI;2sEzgIQL?DjdGCa^my}}vtFjhKYTrT
z-C*h7&#VFxZAW$A{%bajG~T%LkG9B4KIhbRj!QJ;ZcdCfP{}o#;`F>bEM~*11iMqF
z>%;?h?0zjhy`>|?z3i~Hb9qAiSGGTK+l1V+wl6wY!pFzX&ZzAaSK{AuY6hrR95e5@
z$;~e}>b~thz3u)SbMc>?%KCQax?ffPo0EC9Dn}=_@A23Ah4(@@+nbxGtarHnLvh9g
zbMd*4*><h@fBn+Z3sH00_f#i4e5zn@m{h~#C1wA$Ql|cN&#cBhGc2d)2!9s7p!||~
zOMf+6`qlf7=6p-f&|RLeX&y7fiIzx@Dg91yZ<Hr+8qMj;-nu$)W%fPOm)8zG-0;xh
zDYL|kf2%K-O%qhye>Q1}tB+gZWAzoLIn5`l_-f_}c_msearJX^douUIW~1rHEmlYN
zX3hPb?H%>mGvu|IlB3<HNpEe!y7pz>PtJbnF(W5*`WDX0i!bJGV(OV(TDtWaQ^uL&
zcjPv!s+>ITpy1mYFps(W-InKk;TqHQ-J|}`KOjCgeu<k@v1yT;th4h)_7&EK@@B=o
zr}x<;icG53E#J9d!nR9an_R+$_E`vS%$0Wx`L;KqQfT_`m#fU%-e#+L7s#c#fV=b@
zicd~CA*TJ;S@8Hb%*Z<&xOZ`?dd#oxyGstQJU`#5{kL6#^gl)a_bioF>eJt@n^O1P
zs^{uD^#lKAZ~MaWia*D}r+=c}_rR3$cBR{YyF&jjTd(2rx9+|A(p$YzB6`(AvhV&f
zthw;DtMAYW78Sl(Z)z2Jn%A5>?^Il6zh>8k83px?21bmLljoJ)Qu96MTva4@>G;{k
z=En)<SqHg}Ca|sxpS;^4yo_g+uyyS^Z-suRl-+g=4LymR0V>`L)*4j3cq$#vs1~-D
zSJZCZu624>7cUIxeqnPoHTRQ>;iUC_2P5s*y;!GpZSjNI#uhtvaLh7ljz6{~BlpM8
zYq1vJQYG2;UXm=Ft2FD%{k&%z{_nkf<KrR2h>|T)6&l&q#at|xKAS)7JJ-+I$uRj-
zlyKd>*yfM5bK65~49s|~{Z=Gy-8oO;;v_z?%nt|kpYHho%VhiSQjf`too7Aglooe6
z$y$+DB=)ZI{@1fNd=0Js|5sP#@!!AqD6<bk!q=1L6J>9T9=^0}$6bBDNlmXerEL!g
zefaQhGrxlVs^_YTO8>>QJ&(0)>o==>b9ZX?$J~dr^=`8-_dE3BjO6s(bV<2iTXxFT
z-kKAyd;QeR#4Rrsgk2h*Ctmeoh=~26_9d)z^6T8b#FyLS)_^wU=Y}<${P6Jb#qIg`
z)xN*Jy?y=VI`@9Ly($M>G(_TJ4*t0R=<#F2+FvE0+cp^%Tz{=7z@Z?*rGNYT{Zpq-
zeR$k|ul-N#gb5QG{`~o)_MO|k{BG&=+YG`CKRz7h-^*q2^TT0&+jqvfw@f}%oKrv1
zGJCPB)Sj(og8gyTVm4}j?3iEWOq}uAka@1+pDgu*soQTR7`;d|dXc!D{n_8-?Y9%I
zyiU0C`oJa~7a>g-A<Y)0>(BK;D=e=iz5N!IqLP-JR3|9Vrl=;m%WTGP$BbC%jCEVK
znDEHk$w-^!6zuGeS_`@#xbf!ZyYnAs=Hwh%6}tM)yTgw^-f1h`;$}3Hr<tAq*!ule
z^E=*k#^`;2X)4Uss`q=YMd71K43h<w-4fp1*f{;|@l85a-{1A#+gr`dVA0onGNma*
z>+7nv^82;db1nL`7rXcG`|<zqrDX{>H$I<bbBwjM_xFZ^|2Z~QSC=O|u(Am_G<|XX
zr;0EC<1<(o!(^%jWs`p`jQ%4q{kKM|;SR;;|J3?xSELz(yA6L|nI#*VJ>PeFn=w!K
zYN7Q9Lp!fCFyzc(Rhunml(^*f{P(Q)=hVou&HgqicW2<w9h)yd-MWE?zjo3(=lM%s
z>&czYF?Uk?P&3yzJv8xV;QjmCo#sg}2j#IbsA#Th?GWeQe7F9(a;>PkY=@lZ`<*${
zKipO@f2R24n9Y~{x_k$^=W{d2tge+a^Sk~>DY`T3E}O_T{XIH5&*nc$X%<wM{<Gix
z-u`QB*_M2Bc3)pz%O867;D<MV9~e%bx4A>0^w5eqi!DO`^S$D^eb91E$Fwg_ac2%s
z;FuG?**@%dQ}}Tnm7NCChL=8n*VCAs?{L@i`t{&-89d!n?rAIbz4)~LtkaPvc0DiV
z{9d^J9?RRE^AoR$9ZIvQw)63t#us@f!6o%9OZ*e78L^?eY%ZKvC^4|n2tKFpbmWuD
z1J1>Y6V#lgZp%MfQDY#t?%>U{r54-2ubZ~w%6k_<S;Z--mG>q>+r1vE-H}Q)4^C#a
z1y#?#Hz=E^`I}E&_l3hxw_a>#@bkupKi|Lpd$Ux2VcGXtYTvd0zAHU(+1g3u@t<Q;
zmTj8ds}c1x-eOio^WuGfEV%5enJO>G7fUByQsHAi_vcgHiPq^14WYLgN*~I(l$Y+k
zB+Fo+!@cj!ZU*k%HyakMk85e({5vMRX8&ycefpAe&2rzLJ~+R;?}yDi?NcF|QvR<m
zRQ&oReLIV9Wy1C!|9=1du731{%+wcKbdB8WJR3UKUFx`We=kRG0mHE>?w+q{60dbL
zY}PtIoyTS(l4bk-Yv4uwsTxtyoo6O?z9{h4GICRMn)l>U`C-N@GGPlpv~$V)+j3;}
zg_*yY)|Q{Y>wWCkvh@Y;^uwC(u0Q{Deiq+KCL=uwh5rZVbo1{{(Yj#i+^D>?vD&}#
z_2v6o23GcBLKmM3@0y%^WQK_Xqqcebxm8=W&BL7(pFZwO%>84w>{`a*Me|SnHJTQ2
z;?c2vAI0VQz2-Lf_uF(@CAY>O`#z1CZ_mc>dK-B7orCf}{{As_SJM7|Ni82U+j)1)
zr1JUhHJN?N+232eCC@tUo~b0C`TR_OlQ(Xy??fg&-I;e>XoC_*%e>}u4WB1F-0?Nz
zV43#t;jcH<dUo&b?l#}Fd2?V$$dyH<6{nLnCfwasy5oD?dGprODeJ<I{!!n2vqwCx
zf-!CL&XZq#=GjQ<ysmkA_}a5)v-6M5u`CXVj(%M<KX!K+=&roH@E$#V{o|*mYTuRX
zPK`V>$MW*?DCdj2WVbQ|8GOH`#UXJ&jEkRbsw!Kt-Lr*DoaEmGc}Q%G)HQgq#XvIZ
zTkYY(J4X$K_c<`EjN#nq!ewyJ*Gj2H!0FJ%->bC`7T%mu63Qv@qwd|#rBgG53f|w2
zdeOU9UnT$Bo11x{!vEi&pEK-gcild4wv}7lX?^+s%2&6t*Ski|`u*X-wTw?sPTH~0
z*wWI>&cA5I3XYpM-<=QLsPnqC;^h1N|NBZ`Uo+h~t)->Kd*9;t`NjNUb8C3jX1||*
z)qILxbBFrDzjyC5p8jE8vBjzS)cVJ*Lc0&QiI?4Lxz3jB5EtUVzqfi*qW--5mU3n7
zulFxkm;SaWr1nZKhY7=nNW~{{ER4(!j)(JVLO;Apz5TlPdB7UGHy<rOMJoPS^E~;c
zg?8M{Qtc~g*Pk!8k(_EM%atg?(2&}4qGy*dYbke)-1+z~*Mu_8stYQ<dy~rle&6kD
zFU%j89R9se{F;~Sx;iGKM72qxkN4cTz5DvDr1i(YecBku{wU*&dcl@oktM!0e>a&a
z>PyK!p8q{-j?`bZIf3<$D~~gr?%E|S9=E#Vi?zmqBdtI9&O2Rv_9<aAw?rF%<s*#~
z!tSP(Id6B)U$Fk?V#}wkqHUrIUtg`SeRcX~uf}~tzOcuU_Tg8JlrGz{ABQd0-)V$&
zF01w=6+2nOyKM{qJvf#y{n6%Q%FzKIKFU0~_tEG_Q0nGmMK{)J{C&rJ<;|~?%m0}z
z7GssS?I`=ck3VqA=L_ulH_y6>)cw-vxvFaSHGKY^-pBHHy6;%WWtQpAx!Ut+eZ1q}
z#{08O{T5if37Zr5QOD>@){*bI|6UcC?UhoupUE8TJM(<<ha*KQd^0LeZhQAVE&02&
zdScdxe2dm+J&f`FcV1mL)W7jLP4U~F$QM`lrOwU@*tSwlq4Y;9v&PT0T&nv+85u-0
zg-+b|Q0NtR6jE+Fo6x-ORLid9S!(}#zUk>4xz~Dcuirwy@^ca!z6UROa(6<{550-g
zb7otaaQ5r+)-`zUz1F3_EhO=n#`A+=m)%s7-`=w_d9_A2W@a|1OZ&>r_*sv4d&B)b
zp8rI@s@ZH>BCz!8yyk{IhWqlF7CmX|?q^-YA$-fOi=TgIT&sRS&K%bD@AmONoh7_u
z?cvQ2DkD_SNQa&4;pemKiSH8sz3|Y5(DXG24$uDmcz^AF=i@W>ot4W!J#+oXWA}C^
zY?Hq8E_|*2(K%<CKNkIupCCQ;{+q{QCU1@f-(J_+n|<@b%EXt!dYp-g5^SJV|Dd7e
zMWrT3FD><67_{=kkH`JZ=kxEq@4A?A<j&6G!XF<Vs(tV6>pSLae)r0n$L+!so%S5k
zhMf!G(PI5>2Xp?Ok8QXA&Z~ZBxt&q%^Ru(fM<4yGwX6D)k&>47D<oYbdi!Fr^z20+
zFXg7WaJ_Dh?Q>r)b?L(k_ox+H9t!VpYC4^@(P4ey!6d$a)yLAdI$e(7-y6m}(}{EA
zmE8f_P8^CVGPOTyRlT%=4W93+>bQB@d8Kpb;e!d)o?`!gXPUm5qkQ8j%Mnm-c+Q-j
zF0Sj0JC`n98nH2n_1&)1Ke;|=P33yO@Atan$#-kN-?h6gdCscrO^03WuY~LCVh`#a
zT?yLiHpfypfA3eZU8S$Dz4>UCd#fdVe(km8`#{?g96tPiZa?*qM9gec;rpU`Sz*4}
zU3M;8_lfj>{lznJQN?-LJs<wAbp7$<gK(XscF4;$S~lBKCH`HmW?ffiJo9d}wN~Ac
z?CNEQGK&9i-+wTqb7wT$<E3@>3zKv9r^$bhxXWj=`ES*Y9jDhjo6OKMEdQKfbMLh=
zkI&2tYaT~f8sEE7E&eU+r(DF5^wt?SzFqX*_Vk!dPw?0G2i|eKD-Un}%JWa-WqV#{
z_XNq(<?+XI4Bj2=`&3x4gLBKyAWIpuH&(^mRoi|_yqtKJpUEKN^oG4PI#-r0(=`i<
z_%F7kDdfp9n-`Z0OQ&7_@%oG|L(^|duOr>AWnbQO_a7CUtI#dYQ2Tb9LYU~Rkf-sA
zO1WGupJdKkn>St!XgkIH{deh^Yp3$oIsfb{G`RAfr%cl>@u!hXnh$rGBy4ug>B!WL
zSEOJw@sC_ym40s&^=gWB+nnL|_UJ>_?Ta3MNIUTG_F4H|my|7jT{D?~*jvxwYWRa2
zhcYv4p8Y;6*Vg4EQ~g^n!|#25nC`Dnk1akOd%NP^KV6x!`*}5&rv2$%obShb^TQ-=
z8JYG;SGfaz+^kQ?Tk)k*=ITdTi(Lg)B~Opf4)s4}YJ70ImflUZATEOss^3>Hoj7f=
zZMMtPd2AwogE|+_pT6k9?adau*PeUNXsoiKLP@OoS^U0RcN_cyU);94<k>&%`_pM&
zCK+?tr<^!yb4G6Nr9+~X-~OJHy7Tc`;2Zn3A6MERxBLL&|2r1AzjeCHN!A&5d(Nib
zKAv{J*(9}kzs%y5GJJg6{rg+k&AuL-7<Iq7UZx=7_06k0(v#~}^Xu<ia51FU-HiX(
zC1wBWJ&E^4r|x9q{^oP|^lr6k9{r!s3+4YTmY*hHeee0y?A$q`@#1^h+_&>IU%T|+
zvc$egpG0?TzI=LmuDofM$fwV<<xdHD+^_#{3mUNr{&0fz_xJb5bGP4Z+gttp*OmYK
ze!pvW5xRH3dRErAH#ZX`zH3i-cW3A2r(QRX9z7bdEobKO$6KCxR<!%CH2j##{m)`5
z^KRz{JDmk2-g4FaNf%4o6URSwn%!xk^A>&0VOKkj-C8w)L;t7x?zc4)I#;b@Gs}L_
z@&`0j`tRH8_|h4lb}`h4rygSbKL2L((t|SH|JV5)G@c)__0|U=h6kU2&M-`FJO20C
z+1c!qPyS3_&dM$3urz4r+xatRb_OnX`x%m)ZBYL1PFnjcwn=V_53Y&a{NdZ}eCO3)
zbtR(LUr#>R#9Hy`q<Z4lhnsWC%FOcid^~n~n}6p2HStdF-$K?N@40W4ocr;(U$f4h
z(lvSPa=(i$>}*W7M?P-hZuaf||89q1{@dBCTX&vYZg}Nc)Sj*RYH>FzCtrW=v~?Pr
z&8Ae2X)^!#zl3e|Kfbjnt)?(ZZr%+mA*<D|_Xno!W(2J}SpR01=vB7+V&xW#bq_Sp
z{`IK;lYZ^1`h#aHizjOAHc<&b<L`3&hI{Onj7T%T_S)xZ56)i_447SGf1cAKAY#8j
zv=`gqW32W)_92CQ+}}cc4(}^APTactfBCh!MPH}?*!yCYTKn`l&krnI)n2&f*-th0
zvsa|HB^94!h<J05-|d~if14j`{!Gf<_;wywkm<s+i*#K+z7Kbd{nvW`*cK`6fL)~`
zYuv6kRz9(beQGu5-VNQH!`=)ER@r7h7VSuw4nN1#rRCjJP=tZ=tjYnGz)lajO7(Mp
zKGkjT&J<g{jBoigTh7R=YLzehB`?OdHK<S8_4e_G=!I4v#k2nXVq7I$|8u?AT&~vn
zc5JD6{wjQPS~~8`lXFgznIpSvQ}T+NKW$&}=QT7x{u9)FcZKWA@A-?0K8t(2uxB*9
z>+T@&@}HYK`*FwM9qd=F!xn$MQMUie#UQEvoW@r__>O#&=-d%^-ErPcQJ&X!yRRi~
zU-a-q*p)wDl}(n{%oh0VFMhB2T*>UYt;yP_13rd-$PZC^=&bOxQT-9?7YVVsymPMF
z*Oy0Ky6V5xy=2~@%-e?_Un*SS!8}=Y$NAF<+a6!$6|H!)jA!}V<m%&zU;DD=*gcPB
zaQ4<*XY^<vzu$uDZA|8Ia~l}vE>aNO^}l+R`OS~N7gp8m-O6<|^dG0*&Ib#nFD;l5
zSEn`qJlDs7e*O<H<{y4g!16r3cGX9QXL*u6eH;H8s1>vQ+9t`p)8JIH{nnjgx3%^i
zpLJP&QN-Ojv*#Y3d^hoMIP3bP*pos%XZNuy8!c1voc45M{KQuRb=t9QUsdP-5^+j;
ztP@fA$MsLp9*OH|XAf=IqUjO%r1H&jv+GI8H@W@<ZIKY&73^!b&i>BDm##;=Ch6Zk
zXTT#@{l?H|u9c{m_lq`h(79*ltlzuLx2r8U%xk_Net+Erue<ee+i$<Uv9H#8-|u(U
zf4*LiFZdx5c4M(Se~;|#KU0ei`}+Cut=s>v>d&9g=kvbr{{Qbcs43uGC&$;$ygB{+
zH;b36Vt1EG*j8<cf5jV`#@#MHElkPMj_Lb-iN-%$ygF_?_`iGYHkZf!j}3pkXxEyd
zbM>HJdkg1eNB*_DF6KX%VLF;*ws7M%E}@xBMyV~w4b;H({MD5@6(8P8m7MfFv?kj%
zLq49-PWa9H5}sAOoIf(x^Tg+_U_1Wv`yam*vuvx)#B?GU7GM1O8FUakXwUle_<bf3
zUtU~XT=Ds=xvkveh3#@ouOCLaW>1?swRL6i@}!rSmioSWUSP4{;t#P+Z@N~$-zjrE
z@o1OmkC)5m7ySKt{V}NTke9da`1wWY=jR>uxBuHRzwQ?&FYmtAyPI^nm(Qy@m3gAu
zNuu>;?EM4T)ysaFe6wG9c5B3z|9Lfqk5Xf%n{qP;t5uZ7oyoYISpGEXPt+!n->c2d
zcJ~!LZeV`xJuTt%%utERrozgXmn&&+T7A6k=&Jo6qhCIch~IQ%xj_2v!)@#R^$zTs
zq$)ADQoL>X{kAh5r<w2mUwbg5wRh?K<lK+yE3SxF*X}u+9+nt=^t;5QDsHz_Kj-B)
z{yi{!m%m;=NcPaHL#;Q8(n2>g=T1tAoN?)2=JMRPN%LKH{?dM-<9gPrZU2=Q=84XM
z<tiuLm9?wHgq|)wV5HRl*P>lC{Yw1e4gYjk__RkYxO8pdl8?b58FdbMXPi&;>=70^
z`1JXS|GmW#0V`v>Czq~Yd~e6<o2D}BYXwDb$zRa@sC(pe+s?b!Gu9sH+!Y>p=?ABU
z`-kRvi&SkV%9{S(^!C${zyOur#%)Eh0;{-k%T`OJm*3|LeOaVZQY-tYL(i^%>B=9B
z&%d2-yL((<jdnBhu2=U1%RiOASY6LwW_b3Hu$%I>yY)@6Y|y5}1c5^qHG3b!#wj>5
zd1Yj{?B+3lJ$d)wx+D1#a`K<H@J-luvQ@*3)n*|}LPSBBunzB3gAg&t=qi>usvpcB
z7}+pBc`2*toyon=gsG-dMPeHJ>^R=pajeO{mRnre6U?_CP_bxhRIy{;bfru{BS|6T
zScB-v2OA<20<Ry62<7qpsCc7yZSq$2c`l5uZt5P7j1@Y1_W!WkAbn*+#;XPP)k42E
zvp&%I7g;(>ebR!*b5bW9S-$&@d-1V`R9mw{5%O<lU-aA|@iowH*V#`tEB9OOlikdF
zbblD@7m0t<%ryA6|FPrXIscXS$^JJhkM0S*cYlF*jPQrZ5|62h%8pGEOBn)-7+q@E
z*tpxfs*L^SUw-VdlFw}SfB&uhZv?x=^G}!UKEEmX{KM|Ypa0b5#Bbo?pD8#OG)y{i
zQH4wAV?|+?hT?(@lhDOM@lA)0)oKLGH#3)HKAImSQkfxsSNi0q9G6bvgGM?zb3}QU
zY0bGR_9)|S*%j7=)?F--Y`0v$J9XLcPkdz2Q6Usz$-QM7TgdCvffqJNr_Or(K&EWJ
z{O#zylaD=E`Y-#yj>wt6XXo!b*u=^mwPDq>ho67GxUi6U)22-qmibDbcv|$~XU&Qb
ztra0!A|fIWj&us=sZXeMUK#SJTYsNJP|&3LTKxL#{BkaJb^DHgnBFd5C&4YQx97)?
z$^Ler=73G#|D)pZ53WV$=a$WF{BT70eDcAj?|OD}mYd9dmM!y__+>tELc3vYazSae
znB_+)m#&ZphK=)k5+16oFm`)b(JE3eV~}|KelMfF8s{8U?`aCw*3xFtm&4wFoqG6T
zgWuYwK>51+Uw<+wDlJMrSZp-YSRi5=>-_V_e|&r#81MgZaf^UclwV6sgEZT*1?lUU
zB@MGQerRp*d9c4->TOZT%S8oSVtPt<Z?TAbGygodR4-#Y-{1O#)dv?exjeFaVLRj5
zxw+LR%azi9)Yz51z18~XPYuKKW`kc}U$^hAzRSLNd*)@f<^J>eUOvAs^rp-@?d+`9
z{r~@2-&k6qYh@)h*Q(ShDoSe6qD2amPbL`6ToAT8Ffg!D*}ZSUrcIk}9^d(VUUk9s
z*z%os(+}Ruyb-Z$&&}h%wp(~|eOk2MX^o2H#6=Mrt{W2$IAmu!Ox?$$`byd2>JIrb
z_tQ1yoZ=fNrIhr%ZBMDxQ*td7_;h5$4c~y7*?|kKTNjt!4$QZC{{8VWk6R03OY)a!
zd=gOXX$)D=ax~AXUhZ<iKbvQgzK!wcti4&iw)DRPHGq$F2rG)a9XvI2q1p9?LE$~l
zTWA0MCi8O*Lq6|6;kU`ZcHCKha0mZv?_bTuE%&~LGOl)6lf$q`b?*X!XO2hun;Uu?
zZpN{9@0DZAwtV&Fc3}DqKJDvU0@N7wnTitoE}QLLDk4^$uy6aPNLCT0=Zx-b*_LOv
zMNO}D-4o%_dT#yH*JqZ``Xlv6`0xh--Iu)<FC8>o-zti!IG%7j^vvKuR({L18ZO>r
zwkt0FXY9VaJwVfcNmGf6cD~D$9nwesxO|AT^!X<B;!Nv`Yk&Kq4quy4Isa3nWn22&
zMyD(1GIzU{bGb_IYTVrJpE1|trkv&CKFi$T`9G!7%YDCn7L+_O*-csNvz~^Kd-KCi
z+w#JK3t{VAYad2mxc=|u*NL0j-ZrW1ntplP<NMwZH~fA+Z(4matJfC!<wdvBR@`oz
zbhi1<xAS|KF*xZnUDSJ!V|BwP)WA%xVPT&2mZ|#>tkTc*I;ptY_q@O0R7=|%snB6t
z4o*d+jR0Ngmsc0OnHy<vbsGC_5vM~!hd)iQ{%h(|`sRJ%{Yku`5w(B$3a(v<`#P(I
zjmuzXOv*H#?YZ(?k&B+sK63BRLZ171-1DEi>0LGS?fd>Nm%sDEU#_il4)=kE!sb4&
z%UgJgBh&KbDZU7c6m5}18U4S{%{J$^|Mw%AJ495j#YypA<#X9DZ*CgjSjuv>*Zkg#
zkF^I4c*OMMdS)7@Cw+c)R>C-q$4BkExy$za`*QC6a=bS~k1&fSe9G53tzhcdvn0YW
zB}pu4;{Q1Qxd-{?UhFfzns&v6<r!P4kc_TmLelogg?THQ&mQ&q{IDT4QbTF6;v|pg
zClO%(tB7#?(77~O#iK*aQ7uvN!EU}SIa*uK@y$KhHmTTcMQP*D9)UbYwXIvXo;Y=?
z$?y3;Yv<W!xf^PKm!+hnB>ejF^2eXg=WYA`zT5r&(ZApCzlX0(T)S<XSoyum<?&AT
zQQZ#@w?Cd59{2Ib-CHS_AAekXxNy<FuR3my91I2t2HT$t#XLUR^8Qg<|Hl2F-ifW~
zn(*OxgX{b&`4bk&yf52-?2&&#-v2jZt5*G#2xDkextb}Re)(Y9I?fv#BlpQ%y76y<
z%l9UaiR}9{<kl!Km3cG2nO1efXX=IPdF>1Hq~A<i#{Pms<zzy{#LH&g`&c-xEaKqd
zUTAVSQ~3DIgwFzDsuPwqC9=rzA1+k8arSFLL0bGOo=U-$!V@k%e~r}mKY|#*6JR=U
zC!q83`?GDXqC2{OwQTX?>0aaMuek1dX<WJGzf{Y*oyq(%WmdYbcNQ~D_C6_ebjGLW
z0xnNa?Y%X>nBjbVU<)t%E2bF9kK21#IPG@rXI4tBS^v%ac5g-2?F^Z9ccmVHQp(3m
zCOR^kL_c0KS^sVO?YBS9*Z*riJKLOn$EFL%AAbZLK$`sH!^4AmsxSED?Rwtb-QE27
zPW$tXI^CdSQM0eDX}tKN^6J_3`+jk4zf;t`|J0Y=)3^*2kBIAvCM0d0v2fjb=HoY+
ztL98o>hEX?S;zCj5OR9i$NmCt1IC8q^7S(7_y5~<{O_bmlP>J5t^V`zxV+qVUr*12
zD}$FSh*k3??F*VRb!y_XGcz+XGJYMocWqht`nZTK8G<cN3&Ve}K3iImayns3W*_?w
zBd4fyJ?B0fuDts=?tT59XRb1<YwZeH1utnCyqNe!ZqwrTAG6*U|4v`HvBI+<TWQHx
zA@>reV-s>8a4I#$a={xi!m~~{!Mk6&J|c5l`uKHQO*E}<EENzklbFX~xqa`2B_D(s
zUKC_Y<;B#R{t$|5&{AI8y73%O=tjE*|08)H8ZI<63cdzXlpy)wXY^)+efdrd+RFc~
zDf;&Dzt4VOTEWTCQ6Y3j{)hCh<vZei`z91jT=%BI)p=W`Y#h@Z{<ok@><sem>|h8J
z`*kGA@Lt7ZUM~Hg^YvnPJ=pjA-RB+h#|wWvo1MRhOJC9`g+tAE)|38E9EyxdhLQ_c
zt<E%ksLHS)c=du%Q?}hap!Jtqf<TweUAkmb&%S=mnlD;=SQzfr{m$jm|2h53my()q
zH`6_QeR<0?9Zf4fB<RHKxbXUe5JQK+(WHkHa$iW?HgA|Jc*#h@V8-3Ay=tw~864Vw
zJink@s3@`P>wJOb5^e2&mhkW8(`Rg0A}8-Kv&NZWH7ImFE>AQ|ux*_VD+CL>3N2)|
zT+xMww7@5Ovu3uVtK*y=U(7wI*E(T>T91#zxwraG6K`I9Zm9L$<iYajGRN3e-;+~Y
zw%A23o?LMEdAOsH_NU68_1nW9?lpb7;nvHN0*&44!e!)S=QD1+uw8n>TR!P&vbAFI
z;yMk?UpA{fTv>mr!sgcJ;1e}_9$tJ{knr@>)QbOqzb9_K`6nhe!`s*Q=%1gTFK)}d
zoiJS}h=+}NSINt!MT-`t^{Y-k`QiKhdSz?tEzSD#D;`zqM0~h+^tiJ7x3-f@xRYF4
z{_KY|PplK_7yG&~oAiEl(B8}Iq%_%CP*Qfn#z;i7Bwl_(GAIzjnR<^kIJfh~*W?(i
zP?+e^6fv<JG_)zG>~=tY`((d)Hj?pmKbOj{%9<-BE&cIM@%e}A_y6N6)70%sjXX2M
zkl8rx48!SPW&bYcm_OLt%>Ur}r1O7bWEFLlokY5ium2^pcaqz0n`4q+x8JDGQ(H6V
zSpQT(p?fZWD!zEd^||~!q4vGBKrH0VT)xtu;fyPKCS3DelGFc%@wH;cAtx5_XhVyD
z(>fiI!#>bO6fJ+4<5#)d`@(u+$IHMEs$B`wojqP8N*wtn(|fL8CqJx$lR@Qc*Rd^s
z4_{2JQakWtrJYlh;KZPYMDE>*hxGr>7L8+Kn9Qd3XfnI?qTH@C{#OO-y8<~rJj%UU
z@obvT{KMW14aYwehCdJg`07CXMK`%ylV5ZGG;cMKD*hz?cz^i%Z<c#l7$n*bzTJMm
z&)@#9NM&VZ-5P@uXyKzBzHZ3}A@wCenqvBKJZ+i(*w6j^{Jg!Uf>SZvX!T8=Tx~vm
zMux?4>~q~j-xz_sbcu^s+Ki|CPNDne<DLEe$F1M*dEDL=wSL74jXi(A-JW4xu9vb&
z`*BTfTAG^OuNTT^W|^LT{y~UA;Ny~tCC`^vtolB^LrneGMkgnx_4%K8e`Fjvm<GxY
zSw~oS&fn{=xG7*C>gG|Ay;!1K@Fsf=mp&syo2b&#>s&|5E5s5qvUnBeX-slcE<Rz#
zr4P#mkHj8-a8I#=aW8R2ZslEZ<AY{a`Fh6m%`CfRoSOV5UggzXobEjH?%nsv;cwO)
zzLws%u*SRh{&6*xJ0DtftnN>2tUF)cV&nPd`bNuhjq}T{KKSfAbw!rR@6w!0B|?Jy
z=HI;!$R57!p!e)&X-@aumiJuZk9G%hFEqRUvoy!)kLL;DWS?g|cdk8*bm@5X$7<W%
zyyM^R*Y~HMp0;q;u3PJq+q+h;-zW9`PBFh#$qRuuK~DE}zu(u*E?;xu`M==hen&T@
zp8g}$B9!58^U+33r{evi#}k#S52svW-KgaB@BSoJ?+J6~^3Fc{?0Vr^G47DBrUeCa
z;*ax&e(KQhc>0g`UTUORjh+1C<NfZnwR_`_tAUcC3b=7DyYI)1gaAjSi7XqH-b?bZ
z#T1`4y|FEKw*TLyL7H{H-<p4UfB*jZsaxZ=ZrvKODTVXenn>pErC(#adwP41f|5<A
zu)33iz>m_Ly`jCKte-!Ae#xJ(A@i@5nc}}G;&+A1ODY!LJg9nZ%Iffk6>qsO%<}(L
zo8#mZyJUy7)zSSeDo3~0Ne74T<(&FE{oo?~kGE&EY!TCmZ`;wQuV9wXm(i*ODqTT&
zdmd7~{ixA3w*6MD{i3}8>kY2X<t?*p*`hJeqw9rUv*7h=9g)bpOm%y@_P;8u@Z|KX
zD;G=aHGObgS!Ie#+Nld4x0RI4oXDBF%4EUuO*dt4RBVuY{q1Vve@#;hEAKmtHcei#
zL(QHox%#-W(=q-R8-2`d&8F1#-9H`v$mQ?42D$DD%RB;~Bxc-NyTdFy>_GULtx;=l
zY)E9jwl222_V>3&?$0ORdMy=FcI!F7YktS!psMeeFPHs6ji$_^{e_Q@J-nU2pLM?c
zjr}+O32`y133akeR`+*%e{XN%=9>v7Qh^~MEw5f>frg;!_}42uR2E=VlSy~4Eqy8~
z99QI+;v>_N^xwB_8Tc@Ug-I6{I7(QRXgqrS_~7%;g`b{yUb%85;rF+<8hU!)vU={^
zi8*rQNW<~R2lKW!CrW&%u!&e3_MyVYfQNbZSvI@*{L@lF_7y)r_jBpL0zLyqhOJS(
z3!U2^9cX0seWfnI@!_(+ed3pl|Na;D3thQ(?a^`h`Xj%-z7C9wlY3J%t2H(9%ZrQ5
z$;WyQnqH4#UKk*8;c=#J?~k=#jQ_-KV{%=!pSeoMX^-k7&x`t%GHz*i8vnEiGTKgK
zmeDe?U*PlAQmb_Tp@$2K^_F~nWSFF)xz5$?$y|@1m}Z9-je;`eSN?hqu@9XJ!g}u?
zS66vspraI|uDI~?Y5|YSO|iVt>^#B15wTvQW4jEW#Hy}^mRtFMeM&aCHs#=*2-e+!
z?Ck0MWu+}9(*8Ql4sxu8HC8FPMGH^7WOPjn-@p{ueLczeX5hxna!;eP0*gIbe@&K>
z$U0-NTJuUvi+$U12N}%<Bj2_c+qhI>MO(oej)Wwq9PN@S4SQp~^x*xYQBy*s1H-bL
z&Sf;8EK2od;AOGvZ*)53K08D3lCa8)DSFQ5?{F+R+SwfB-@8zTJ^SB*jk{zuu8TdG
z^UkD1Omxj0OO3A+w3+)KI_vegG?~b1c5TZLzsr61al4}OqU3;AnHd=e{{8)3_~L@%
zlqpj{C!$pCm9vUH-DX|UeEzw!)>I`uJ-(MOU!FL5@?dCqY^&c~tDm)3A8DVQ>~Gh3
zJ+7MfUYycggG8pVbup43IK%&moMD(;_V(7pqvG){At53qR<c{7bR(v<Ud?LtQEPTl
zVmw~><M;dh8#68{nV6Vt@rYF^VNp7;WaB!iu+LM!SGJ`_x*Sz+I{w*zhY)zb2`6Ze
zj%@7iGLQ*z>)WH&w)v>-matQremXERvh(Wd@Z`V0zUCeO_2Y5Bpu9Z)=9@edJy>?%
z<?DNV;PFSjwx~@y+<lJ~1UNRNpO@S7=hNxBO1Xz}2}}%EuU?g~F4Ot;=H}z8|Gbt8
zfp!J)n%@z4aB3Zos;cUZ-R1gRTwDQBQC+WIWl8k9Wtc29?fiA9virmd4;58aMPp;(
z*xhBID*_fRUfdiMymX%g`|AIoH40O*xdT>ex1C(q-l(=<GQ&f|8V^=3moA|Ri%z(@
zxu}<P%C?*<{Hyqg)ojH*$?m<3roVJo80Rz}tC6wt7F_eqE#i$9gGp>d3qP9<%N`Dn
z%8e7aHw!AhYl(R2aO5;w<9V&9C2YGxTiY(nJH>vpJag-in5CNH!WQ)&H<wo`F3;^a
zCN9d|a2lF~1%%QdEp`|mT;dfSjo6+iD_8d;agJ5#si$_FoSZYv^X1ac%(&Pz^{2Z5
zvrpBR7mb$1&m6R-I;jXXKDOvMnl!^ljic4c#LNtI^_Qlm=7tEJ8Ahq6j&d$}a_Yf*
z2I0MKtb4zmn%kox&?O)#&EJ+;C!_?8!=>KS59MuFHZ>I$>t?l)<FB!kmpSgZ_~L;S
zqk~Bs6*M(D&)a^N;ghj=P_!mIzE<?($B!3YmYg_uuI*+H+wsB&pMP$+eV+YNJcsea
z&p&VMtu~LVd@8!%rvI8i0uzH+H>>{sKSuXzKKs7-S~dN5Z1Gvsitl&JCr+Mxx#=pn
zFR(=>`LNxKth)AvW!h(EC2x>A$Ff_+=}(_}Pm{+*zDqaiCLHB&)v42vFso_03p;wM
zMeM)MQP`ydu=W*)Vq(IX8HN&uNi21LKDyU@zguom^n_#8>eYh6!p(Q?#Pmp;^KHLV
z#QmhGa)URow~ZXXb@{s^6P4XRJfB~GD96lsWk}MS8yh8zQaCPMx)cx|&b~CLv;2Oo
z`1iZz@f(sZ@?M3l1@Kl&Je6e@fAOIzL&DY>i5D^zf?Zg4i#Ty8F1e{A#%&_STlVfw
zXMEjH)~#E&CPa!cv-7#EkK1cd@*+S)RCM8@MNFTcojqK7J@&aFkG_@`*VCs@e|$Qv
zf6#zuO_+9tja-F|+?p_L7A8iCHpjrgKyKU99~4EnJ|5!Me{iq*{n1sSt2fmBt(r1z
zn$z;jil(Nb;qkSmYQD2t?(MB+-yH%<M-v(*xqNR?*`<Erojn7?xxALUG2G{tF{hie
z?X+^LIc`w1fr+)^ki-X;k~-MXa>sw9nigaRsP=u*r6j;%ka&p2XNG~|jip<(*!g4*
ztlfUE>SkH5Tk}-y@T8}wrbcW|<2{mOSYjnR#Vb`{mCD-Iu)7j(gq)fjS2so|G57m#
zuNQFQ;LI<-U;91vwng9JX}ZxHQcsJ8goY+QI?}13t=)Vy$uTHMNJ~rWPG9Ecn+30~
zXy)ACXB&{Zy^52Qv*N|V_74}F`B}k1+%jRpfln$4OEVAZHG`Z8j(?SujR*A_;9Rg+
zi-6OKsfmw|^(I7$@wGDxb*kKWI>8|IN_OJrsHRvqj{*ys3#+6cL+wHZp!;cij(yg?
zb34bZ<n1lf6QbbsiEQM*Uc~W(2=Of)j~*qtxVW(F<`Ft(v0JvP*Xl-Ui%9oPmhO`h
z;O6m!hD)!%3UnW3U}#I!Yl9!j0?+qO?BL7@=Yv|*P8^wnk&%%Z85s>8Dotn8xXUb6
zcqG3>708IcF>>nbbBg6qY}ry|G?S-luN;HI^wS&D&(Bi`cY)|d81>Vf3x3rdEK*wp
zgbJJ%3M_W(Wnyq~b4$9o$klOOM~igd<Ah7EK_Rm#Qg_1)Ur6|J&bXbwU$$tcjMq{j
zR#sMVL>~qo1Phzx-!P$Dtk|+8u4t#sV)y=IQ#6AUjAjbR%JvGY`$5*C^tMP&j$`k8
z+!X6}!YIR3pz8?4wvW<ni5E7f`}@qX5WKs){P@n|=K_+Fo#OE|7gzt&Ii2+3!9fo%
zFQ=3g6)rBWf^Tmkr%aocbbg*K<GOip=RhKVf;K<4Q2jW2%N7%zm>mKP3j#C}jAkkb
zbp`|nH+OV!<lNmQ$}OhDQ8ZOWM)J$8gy{m8bkc-#!nA)dId1R<g=o#Tf`?8^mM?eK
zntCX0bL08v&P#(F7hiNx5O{FWUH<6G;N^RyR&U%W$kfPCSXh`K!4@7{Dq8jR73<Cz
zzRfp#)<$oCG}+&-@n8bShs~gsf5<`h<dg%VL4%O^)0QZ4<?7YO)W{cKt5#gi@>m-5
zp~9x)Xws6UOBD?b1w%ta59&>A5nO$f=Ug6tnWW<Rlnc&sf|8JQmv-^>*A;8mvd%xx
ze!S3N_Sq9BPd553cfP-`HZUUM#kP7E7nVnl9tj8wGfzuZ6zfhjkvjPJV}gN1KwKQ(
z!hjCPW;R88d-=_2XPZu@{IdV{&e&#E)_bNOv+QPmX%TUH!RY*cZ<mOxAdASF0zm-*
z!GMF=&H_76vDO5N1a>tjB{;LNIJzwHUcXSqu#tsniND(A=YJ<~H(46bEJ{;L{X0)x
zzUZ4}_5aIiCoQYjzg^tl*MS69d`fEI6hr}?$1+R~rELb)OFB9{QoU@7ii#IrfA#S7
zbuB3Y?{Ri+=K~FB{nMMS)sZy!+I`g!4juzVrA1wO+S=TVjEo(fosAbWTB6pvIXEzE
z+Ppc@Xr@8N1%)rKuk$A#>uC(r{_`Dl`;V6_H#fI)JD)6Q@1aTF9f_>1QY%-k<ly2u
zls>=qn1HYnG7vO4(1PUfj*bqO;;*kld!)_ZtxFc_WcmB+>)|DylLG<*8dis|UzB=!
zTE?9nhUezlzFzLNa?ysHIR-Df|HittCTxvLFp^pju<B1Nm!ROp=zG=g_XZu$y1J@$
zW$<z(LqoxpD_3@ObR1Z{eqWdQy^6yx>pp+_v?2GlS<dZkybK2A?_#d3i4-=^yW>z(
zW3$X}ZkJ{8vyN|t0?1()>Karp?%;v~rp`W_cKF)bXv2g93@bvkSlHN<tgWSkm-&1w
z&kSLl;p=u|O<4W(z(j*LtsNa&v%h>P0WFk`ul*{Tb$wm$p+invGA=S5Ja{ngyJhh+
zpO&^ZCWfM-q6;g7)i<6}MGmM{n<NsPP^@;bOWYW-A>*RbiKj&(;^N9GDo5_C2C^nx
zdHpxmsWr(+;!iA-py0&tHF0~Te*OO&J7N0t_PD)OJMV@E1`2j{btz0g4e37})tZbP
z1uITrB%Yr=H*@yM#w-fa`WwR=%HpQX>=Tn{B$co=>TfI?$PN}ZHYSE8L7GiXO*XH*
z7X~<}P3{a7Lk>K_Mn*MM=Ra|l>Sg=+^Jl>7s}{Atw(LK>u;^Uc=7TvVzjpU<9nX36
zyr-i>OTN>EX|5kTL%_<A9}nB*ZC<Tkv4VrGnK5Xkh}KlE9-&TTm#;Emn}HHzf)me!
zjtvf5Ejn@H#1kh@d?>dJITxv$b|c5EetO`;h%;*S(;Zw~RCYZ)-0r+G#7SwQf`Y<>
zvKgJ$Y&;STCr)@UIBd<jYQyKOh#VD44)5MGA=}&0u_CMD+068W%{LPaBorokd^jo|
z|6{j`*7GxIoA-OKn4t4#kDy?ns<4<?o1$}@f~~D=VPPTYdZ9b7+?6IKe0y^<<LWBW
zpx|IZF|oEYXMA+x_r*NvLiL**hTo2}@yqpei|aqSwKaP~gie6g)Q*l0homH>s&8*P
zXUvdjX={7*>+9=|zP@8yGA}Q<{`zmM+0<gO%_r}xhIpt=zIb0%Kv2+ft?z6z4t{?3
zpdg_wQMxHcl1@%e0lUj`LEY5S*VjO$Ly48_qD6}eo}3VTb7SM-yn0Ya{omi;6Q@sS
zUwo0H*R45fYt};V>3T0NE#=NJlU^6QyKTY*0S^@+(Bcxa*=O734Uv;V;L{@vsHK3?
zryG;~?KqbPfzaN#{)PsI7bR8_JZvkjW<7cO^kCX%MGXy(`*pu{{pMOdeLra>(}o#m
z|LHAs+7zYpPp`3~<3#4(>hEsT^<o!<tzLNj^}+y+gsoADCQ^zMJtoYa-Mwdz4GTNF
zvZ^ZU|G)3+-+o&fpz+~|uz$jh4T%g4-A9Xl=LgR8X=`d?lIV3ia_kr=3+M0qsn*rq
zUHf&R5VG4tvv>?p6N6I!%^b6gtx+dZjAoooo8hD8u`~!&*{BG$w6-SR-BlW~yG(aY
z*y{bKmvS9S+x&BP3s>iSb0wu!9&5t1b;P(gZQ8UTY;~g1Owioy#SDe1UV?&xji7>J
zj)kD5rDf{3^vyQ|LPA*f#_?~B;%z?2(0!C?XH4IU6&f!}tj^3b<!<Mf|8~&b{oJmK
zk4j-{qgvNSZ&$Llm5o{}_VMG#7q_-*gVy<cd42u-eN|+?1WF>8C{O!ua*4e98_PN|
z-RVk$&#U)Zr>4YDdHr5!g%CFvN28C{=W@wZEgc=5a_+sMTB0FZQ}>@%C^~s<ZS=yh
z)%p5-ygWQdKt1kXUounD(|_-_S+yXCXLljDeZGrJ$iz1{H$N{s(Q!7-8B%wE_E5&`
zDml6I|8*ZV;cfZ%`yM??@=y`Fkz>Zf%BrZU$||lGbKvUg@WRK(c=hW{o~$}_$O*Jv
zKVn;s<e9Y3vAH1mR&MbPH9w0=-rNxMo~GmY`PtdOAuH=&mh1|eFJB+D`f7mI)PH)1
zHQBoP+`13mPYqBNS;5g567=tVEt5myMoEqM?e^L{GkutPS0&ZVP29u~weMaatJu1a
z<*d+>N`(n2(@p$8W9@;1A_>nc9~4MUC=vBI&DiraUCC^sdq~lOI*|f@oeK-~E@%s8
z#BxvYs);+bRQvgc_gB_iRMp8(GM@C|`d04?FSpvQZ(b$0)TwpW#nQn2Zc4MR=ePTv
zty);=WbL84kN?Ncnx96Xdsl_k{S-`1MPI&rsiCFysZ#dbBoCF2zCO3LQClx8aAe++
zds{5`))vQvga!M(m4&vHybP+J?l5)2);X*`p(19pdCg|?3U$8!|4v0osp#szzrQ!u
z|F66FYqov;zKq(5<x7_=Sy2D~pGEz@nwih#ED9K8t;>#ldV1Qh=0|~i$n)y3)uPM&
z=O3G2|F3h&5*1KuNn3mMoqM|{crE4N<#mmTk$H7(ZFkz)Sqp1_e_Ii`d0G4`&$ITe
z$=Ayt#e8Foxfplg>!K173CU%i_m)msDY$A)+m8orD}--}oLyYCz%|65Mf-4VT=&JC
zqn%TnWV|(9E<IIRa{q$z?h7qR%}1Ya4RLGCl3a9n$_ioGhU!PA8MhTgdb8P_UbR2B
zJ#mJ)OpUR6Qsd^C2bR8eC=2v#;0$yXU%`~*)X;X(;q)wr{x*m0Yz@njSeC=Gt-{8s
z+uuHcm)9#k?Jkjx_+$OytKx&G#{H`mKdrqr@xW!-#*KFyD&G4gozp*cbeF96$HVWg
z?wC+_Yjv{VP9-xVIp*EAjq1O8oNG#C*Y_>G{BlF#W4D}pdnBKqoBR1y#J&X~S{FB`
z`}4?H2*_HMfa)1O-}(Q{o}G&=`Tciat+m7X16o?@)AVAyetmttdrNW6y|b?kq`t(h
zS@o%_tGoTk$pZ!}L%4Rv^c`$wSGJzrZPVG&aVIoj!QqdO)${kSzx-5DLE%8Z=+yX`
zGiQRbbWm_`>@GjG$%$`oZI!SpSutJf^WH66OltoB{eELtY4*||(QoEezjOTm@2_FO
z0|ypX*2>Z~F|}f5%WK+XGvk$<t1qrj7PR!%3td$E=I@K}=kYH@%n!W$fBH_TS!_2i
zdtSoxk2x7%c{Y4lnx)9~B{!D0zog6Utj5-IcH<e|^H#6B!~bR<M*$~CsH&q@LP2&y
zN%(^7rv0m-MdKnP<Yrxs`ct+K$NCSLyEAlOy?<5U=ky@Ho;N&uY#BOu1-HIl^vJ2^
z)8YCJRj-e0Xz7V;%~vu!naaiU<{Qg0zIyhJ6F)BcmTMrfq3Uban#j#;tgKUwbyj;$
zR-0jv$kgofLXXE_;iofe879AZZSYDm;ZffUsjYMDrh^+Bj}jU>i$8t(RPcW9_eVcI
zKF*6>AENc~vcLVp{QLWq!k<OIeEBkBPlaLK->=~jYp1@it1KumXycV`6I6EV_*Xn3
ze@CPK`F+jvgQp)%&=dnX>?&Vo&vNPW4*j$GyY79TS)yxqw}`bq?u7W>{G#3vt%J3?
zN+0epf9zPVRy3jWCYR1V)-!k6Ql50)HV<^YV#+wfmgB{}1NWyw8z~cIkt>t;n<E;(
zZ)bX+$JpijZ(ZAp8ctq@XEsbdulYPw<jS|deZW6s=O5OTrzu?lG86MNt~k#4bK~}p
z>&}xEMHAgGHM8?4ottBM;=~Dog}Xkj_n&W9@pNjqfS};R_dzRU5*j$CroUsEA@bx-
z%f5)`M^|a7uMFwRx;mGiJsH$fm}nu9@Mw;^TqTRNS<Z(Q{U=U%%(1JL+PHC}Qs`6b
zw9S&BD;rKt)lM{#`WxGK{pgV+poI@F?(N;J@%QhXT|D#W&*^hY?$h`y_|xh2jC(UK
zrEw-PzplD7{anI9cl+35{l7OSJk@F_a@CxkbfosG;U<6H6HDgVzdyJzB;n2U11GiT
zeRmC+>7jBUShj&*j#-K6Z!9k~|Nd=$ZtQ?)3d!u8#sB3WL&anFw&?<#C-vFp#WVB7
zGCkS3-{N|PQNpoHoihybISzZTICSyl))|{$rP^3OcYGppr(n1I>Z@J-_WvaG_k3`g
z%Bj!T@b>oh$0yb2gGRAHy@rV|RD%4n3%WTDR)C8CdmGZuO7(-*LR(u)pSS%!hePz|
zwXNCL4a(j`)cpJTJXC293&W;On?79f)=&KR=cmEUJN0f0j71Z^H9m|esNexP!E)AC
z=EvK%ADgFrzxvAg)*hvvhyp45H^~*Al_@6CAAfG+@%iyYX5I734^sJ?8M(JH-~D&`
zgOHM<ne>KV3>TioK5*zl<f-}zH*(DG?Nfm_Mc;euWc(7%p|X3w#M~8LnK80Aeklpa
zzq^!bwO35|8Shbf^}3Hii7xwsjd$tot4P*<6_WqpQmNZw!Th~n#XuLyFFke2ex^^`
z_4s;Oe)~Tg_IvNlJ<z~7!=g~>*Vot2-v_Pgd3pK%u{%4v^Y-80p3nZ`YgFJbKHi`O
z>9Y;C<Z8J07APw*cQ2SGt<cQLwbF5lVa|jDIl+fhraGr{9q?VtrWsizW08Gi-{hSJ
zGuJNaasIcl<Ymy6_3`p)n{U3%-tx2ZLMHc~h|s4h;TnR1vai4V3|c8tv{R;;o!_mj
zY@4{YvXYXPu9{Qp?^~^lU2PTg?lc%|<<pwUXw=DB)M>%UA2ypuOe1lN#zND~g1rvC
z-QlS}9=jO!sXgs9Vq*{yc~S7^$I098Uzb#JaBv8${onQO+1c3{mzHp@i{GyoHUIVX
z^~V?Y+i6AB-<vXLPLJngHAQXh)AyJD@ZDYZ)*%0$4GSCFu9DbwcHHaVzU=qjd3;ZZ
z<ivarg@c!U?;X0_o4%vw?Za-?8QcCam9TY-YbkFG<qmw%ys<MwV0qzNr*6?1KTJ2I
zY%k|hUX>G4lyFt!!9}xw>tKD|f9>D`3Y5-VT%O2!UT>K9x#4x|zjZAul2%6Z-uTNE
zpnPWK<<ctMdGoHaAJ>=rQk3YjPgpii_I27@x3xEZ`OVEYkupp@B_d;UVm|ZAkS<Up
zGPCo2Dc59ZXlY?lQC9~oY(8|Tl{;{KoNfK|ke8Lp2c8^U7btP#VjJ5;$q9#kKH%Ia
zxu(&gPE{=aoyM_~-9PJAH{W^g*Wg(=QLMG{PVC*#RSdjN%Bw7E?U;Q!I!;_q3F4f$
z$DXY=`jw#k6wb~g^_L~KJ~NQ<SlRY;_U8$Odv7e>Cz0^z#*V_r8&XbAGCH4qV}qiU
zd0r2%wAqx(yk05Of|r+6S6t09^!hUE^Yin`e|~(_&`7X|-<)>#!%6k|7JoNSTz&q~
zl>57sovSaNo+|kB+~wZ%2Q$^qwa<8CJG(tRJf`8~q0IlHo*UfyjtWaD9=s_ayqdS7
z%JRck#rI-vAvaGfIk2jpv48vba#cvsy0AFBLh7rn5IS{&`Ca^p4?;@iOYX7!s^@qz
zeQ(0C9K*yvdlY%}7kWLfdKcPL@x3nP`SiWYo3Caajn3bD^uwh88>80FFiz(yd#@L7
zU6OZe3umvC>7j1@eI19K{?!Hqe#w*X%)iHVYzzDUL$(t$>v;7U8K!RGkj+wkd^j-t
z<4f<r72$`s%I;p7H0iV`sNeGFd2dI@sm;sZ^&jjv7OmJ8ZIs29{=;++3q#YB$`^M(
z2!;8dJ6=Dp+qI(O()zC<VVRkk5gU_SXFgX|QAzmz?(UC&zuz0Cota^D{``p(1zI9U
z=NlOr8Dw5kX`BA%{L0|v2DQIRB6Ox1oxeJh>%*;i|3H3A|9W%g56#Mr!O!RU=pK2!
zTF+?D5+<!HGYx-kR*5-lXi<LfNhy!MVp021u0PqT8~(1@uMMrvl^BF(pFOsFCNxZ4
zTvX&Xi@q?GzfpYh{?s4-84L<jr`Y8&Pgwrhm$yjs!YZ)~`}hLvrB;Zsta#FJkmrsD
zi(V`{-x3COV=uMRpH4X(7fcy5LS$D6^0j0$%;r6DkulS}@o{*Ay&jX*;`~>d@7cC6
znDwx$Fx~h5Z=8Phbi}vIOc&exxVl|uAJJP8zgTdU`!xrT1c^0a+FYeSJ<fX_-MPQ-
zals|I7rpD=d#wp%by6&^Q=D)vfMs&zocEmxz8Xs=UAp<s>_$Mql;?&24FydvtP3<(
zIijwlwZ_Vc>2Siv8585DboWTV^zgE7JnUJ$@N%}T-0D>?ZY)s`+q+fPXyuuAmfB%!
z4jh-S*ZFlrs+X;3=bv@SReR;!7MI5@ZaMZjC8yV|`ReNM#bs}AB~5w04Uz-zm+I*0
z@foL`Iq>4*V#TRN`&l=lHVWTAdfn%yd)#`l@<lbhtM9u#WesnK{P<R2BUWF3_Wsfd
zlc5d9!#QPkJjb&(K6tj3M?WmovbDwCX>Fn16L+ntPI}XmKRh^i;@r7!NvSR_AyY%w
zFFRK6mK|XJWz&A|LXULLgNxP*-q`cJ?eujqNSV0*_a#ts(&5Y}tu=<p$3S;g@SW%6
z;5hK{@$rir5}g?ujwU&Ne|L9d{(Zal>!Iu8WKW(v`Seq9u8EXk))fsERn^X0>qE3$
z0|G9@9?vnGecj2q_1JIqaONntKAFx=VRb8;=l1OL51spBs`vG^ZqZ7i?=9P1|8AJp
z!M%#VS4l!^Cfm_8-8`{$rM(Yy{O;Z8wQ;`LxM%6_FbCc8KR@?Qz8Ax?Ido2SNLHo7
zlc0ycw^{`=uGzM!IZfuGhSLR;P28_q%v^hxiCy`m;GrV);;ie5OG}m4KG5;I|ARSd
z^7HTM+EO!J`hMEhJ5SDveKT+JYSV`=e=aXHzQ1?<b|<yQsLcQOR!umR^qo0}c}mcU
z)O-8yFE@|6!&TDB8@|x>uELc*J_nZ#Oj1*MteRQPKlSb?32j#v=U#BN`kSr3%EmMW
zyXu98Q;OK<&({COxHzoKZrk<DDXQn?=Z3D(ublQqTg&poKD`S@`<_&0PT&gAW?0L3
z;tcbobyICFpZjt#JHW~0!b-Ud3Tz#GY))5Hw~D-IeDeCh{CdXYdb|I<G4o*6i1{5^
z?mbb^;FtN6TMG+#3!d;U@LK}UimNWg?1+ZvLzgElH)pRdtKejisp8ELi2YTuP>!Sa
z;_l?@tJ!>Z@mK7T6%dX2_A~r*qiK5se?6<-^RD=QH_o0nJT`X)Uj%G_^ZBb<!r{UP
z&9bVKzpUCc-;ZJbUq+kju^TGCf6R^8_mcTy+vOEZhEMKIl(_O&b4$*Jg=ap0J(l#R
z=mopZ{V(+vQ)_O#EKKW*YdL7^z9VGz(JV*5gS;y7mhIk>&o_L3vi`^8BW5DfG2AS-
zz8%aw;&Mf!)Mon!wOf5cKW3ITc`ZCPq1ye?#<;~7*3{iLI&VI+_eN<6cUb;!mTLcZ
z1=&97M_Z0Nt_-=IdtUpD+d{qjiw%VyNiX)_-MB*hy1>;#NrFNWZB2`8Vs_5!QhxsZ
z;q}Azl_tj;jdy?e+5i9O4)-|G9Q)#DJfJHRw*M9v5)^FQn0)-vM0dGHpR(^Q_air_
zB|bjZyQr@``%M1+zha7tie={`_f!~8(~W*sGT&-0A7}_@-;YP#MdCt}X3p$<KChZ@
ze*Hg7F};|Mb91eK?^fC6yf%VY%tqaHiq+BkOQ(41875ThPBB>($-iD_A7^vmA6B&|
z^+7Xvf@boBsh6cM-+xl{9Q!drLBXF+zts|F{M;cX75Nji9IST@!+M*D4!5nZlJCu0
z{ZDUskcX$|!BbOH^-s;SEPnR(gAl`nlPRFFkEpF#tb60~zwcTdzW&i=fBU0TG=p7M
zhWp6Zewp~<p=$2!ZAYJ+oIG*HjEd`pYs0$d*;aR1UDE|EH<@9W{ASy1AGMNKS57Xq
z3tt!0S@!nULTC1e)f1zGrcLYqFe&Zou7?M!k}vE$rob{q&?sqhWT9HMyqTK*v2~|k
zCv3Ld&al_{Yx{??=kH@yolY`#&OUSW>LQUP&*mT7`KI~C^q<O~c-OV+`(|!t*_&mn
zc;nlfZE7C+7SDs~859~>WFN^La{hX3QEra?36;L(tD|$pWOnZpjt;UrE-!iC`fp{i
z+mvN$R!41nZXN9GxOBy(!A9cdFP}R)=MKD_U0wL&mf6Ka2{EY~XBs|#F!{%x_nsLd
zhrYAk|7mp;6gn?%+AzJhnfu^VY1Lv;%P8TX^`eiHmhn}efA+{{me@5TBj<Y(as1!6
zeyJ-sa64W#`SrxvesiT)OiN5So?&xCkL&AdYrb7Z(K$D&&G_Tr?&_Mn@)4_(YOLO&
zNxI=54jtaw;=iLpwjyzD#^aw??kFB;nYS)Bc{Ag6?#3&#5B$`5@SXd>x6KZ19g0eC
zUo)J)&uw#QmCBvPI_{UeoKmK}XYKNRbd_;ROIFW&Mw`o=84|(Ye%^FFaLc~2zl=$I
z(;Vr?r_&qTqbtIe8_PvA)l^^k{dk9VIJ?benHyg>eMnP=X7?w;$i2mnF?;y-?7w<H
zG{o0YE8*LMNuEu8Wd*;Nzgl>}yS7369jn+IhI=<v&K<E?$s%!?w<293;Ox)2$_v97
z4&P?%->N%P<Hs$2)yWd8SG~MH)yHCuT-Ei&#U~pgwc}dOKKsSj{9k4AsSg$NpBq%(
zxXr=8?%9{ptW*ZMcfVNVUKz>U|F@0l^R+#FZ)&cWi<fRYwqiqsOY6}^$(O4?hV19m
zFnjUg?|bc!4}V4OnECz*i{He%_X|1h{ks02vu)9hC5o&Cu(be-Cum<>{#W5kracGy
z`G0-p_R{@NcnZZgGC2H|>b&vgesX};8~-!4=|@FsHl{8-UF)qP#PjN#$UJEiUfwLT
zjn(&rYmXnyFiLnn(KlklH{b2{=lb{6vh$Zow#~X&-mVb2HtftyV|Fn?u`S+9gG{oo
z@i4RV9r^qHKL657+q?Iv`_Fr0u;)l@`uTZBe|>!o8vVNXTkP<|!|fNhW{300T8Vsq
zcGh`qRGHd`$>*<h@Eut6QLIHP_I~EQ`B6ufC48K6OX9zyp0kgZ=29=-z3WcgPYsa}
zS}9W0dgy+tfS};rYx_JU?$s)>du49i?_D^H#f&GTjI(jEkU_DfvyaW!kH_T?rxewk
z-{?76t%*^kv$M0}=hNwi)!%a3uh;*0*k1ARsQBs7j^{gzpKr*!YZds5i;K(Y`@6e_
zIX4VUGL!z-^_X8-70RvbwnNP04bSYeZQt)z^S{2fR=ZSx*?}3oPnX9F*ZPEC;m&UC
zTx;jDIqUA6eQrt<7iDf;ml3sAo6WpJu)A+>!)MF-s-<=_UHSq-MVvwdJ$ha=u)nhF
zKDq6vMNO{swE1<+Co7NdHOh;WYT15pikbHXg*{s@U-wWo+S2*5+03wZ!mN5O?*5+R
zGvCz8T@_rqvh(8Ef6enu+a0wga?Ue;Bd6eAFB(6$R(y8Qv;$e6|Jt^`-c_>3%3Anw
z)EWJ&+x|wFeVZ$6c;O&x)>4r|L9HXMD=sW8lyLjj=NvXqFh1w}fn&|)37Xm`m&i=;
zQkA%+%9i|Yed7a$=hJ*nqzZk>5bJyAdwAp97rr%H3}tV&K5B`q+521S*Vay#!%~e)
zrI)W^@8Vh16RhZ=;^5<PGWvMcfeycht86v(JQd}}1&_LZ*Iwsgx2utnc#$;2efBNY
z{Pkbi<9;nuaX1oelzH;=^_l$42frPD=H1D|GVeWS&uc!NyUc%nvn!n6>hNDH_x#dH
z3bQW8{*8sswFXWNt($iRI=CY!7<lyir|k^~-@MmaHLp6U!FfI7<f@%waYgD&Wh%bb
zCA=?L(AU2E@zFMh{XT4B_AjF<PR?B-ln^5R;0n)z;@b1CR-WMca=?1Fw`|<LpZ_P!
zsyz7kUGkyF8>)`+osrplV(EuT)}E?CHrHN9=KOwO5_SLb&BwFmh%UJF;N-r?A8#+}
zuGq2q1K+}XizaA)d{;dG(c|g+3N`mUnQvwCuCcecKOteey6c*CDhW^K8qT-i(Ju@S
ziO>n#zg6~gT*OO*Jx|1zI<@|`<~um;r@F!4mERR6@0_=Gy}4NOy;+yI!_4yTbbNk(
ze)paGx~5rI4qRC1Y?ysb2eb$PG){Dw-~P?#50kd#-hR}`F83kozxOnq#<102qyEp^
zbTbFEL*T-SKxNR{X1?+(YVWytgC0EQbXZ|@{QlA%OY0(}p80?H$G889JlE16`!8!5
zPd(M@YUtwP5_fGum_nNU#OQ^Gyx(0}eNfd$PVD)6BQ2A?as5-Z!>3i=>yb28n9hCQ
z9F&g)<>cOd__hDvFYf5=)7BTfW#tw-khOJJZ7ryGU-c!U=Fi9Dpnc70XJ<YA{6UCe
zhF$Hh>+hz=?5l}1c#`^brsN6pJ6}%CNS)}=^ssaNqsjN`cZtM(^6wOU`!R6+Ux{fJ
zu}5CXO!i92h~H~3_T8?hQ1_X$(#N+ZA00XM9~_SR9mA#nbNQ}?XE!{!ci+(FW9atZ
z8M2q9=YO^Ai`zPHgLGVxcgrrTxQx9V#k+Fb+!X5$Y%n&9`NJW3tGis*I5H>VOYpAv
zR~yyUd^%tDUpv~R=_@Gu>UQ;tbzMAR4<3K)obk&ecllxOcPbMZzHeXIW_o$nV%NI~
zfmxfPawC2$K5)I{vS-3+&A?+TE-VpB$jE;1V86GM{hf>JISbzSUO(*pF2q(O!dNQ8
za8t@<)^b-Crf4-rZn<LJJx~0MG(W_YKX@VSaC+9e>p`M>zcDXZ>$DIy?fsMoG!y_G
zO!tscUq8iXlk)v6A@)E2xF$$w`_=1aGwqIN6k2q5x1FNYjqh3)v;*f<Eoy3%4Q_bH
zd*tPMrKpYKCw^2<cWw6UpBioVWykHR!tW1u|9|7&e$3Y99XG?F=G6~ROIo|UJ|8Jn
zDj?<))hqZ{{b!0zYfPuB{@UXo?j^gv^k2(!;E#CN!<BWyE-(2R+P=ti^7&SEUAwQl
zHR;vk-Il*EuFTY*zJBUy5ee%8scHLu2{SRr%>S@A^}e~s$v@U>j%003`uggs-uL3=
z4-dCLz8W6y`v2cwK|#TXf${HxG(=|D)mo_tbzVQFp`#;`yFESs(#sOi!O>D?IUS*^
z!+!3bqm_B@M?lN!KbtLlbj~IPeLS@I>fczl%0@5Q2k(WnL|8$gv|>(x_R<;Fr?{qW
zNqR3~zao|EUH1F9588~N`#;OdwjC~>Ws=#X=-hTAm!FsS=n~J=`@bVMrF5SDT6y~7
zV)w!~Hw^oKfiB`T$h%`v^5Oy`S1Wt>3fl|o<LygcTsXKo88oxccKCjGPx05t8`E|j
zTAh4LdGZOvwSUDcw%wFDp|Y-B?$2ZwrK2y>{vUkt?0sjz-0a7EnHH@1C4Y9EVc_3r
zb2)`=Uj9~rqLt6@uMX<uId3+*`J=A*j+(c&f^Q8rf9B^1vf{J-wcO0G_G8%cuZym{
z*XlmoQ|ej#-fG*^^U^0y8UNZNmTt0U;lbyVXDOKNscGvy=DOm;&u-rftM)x_G+EeK
zRAXW%xK{WG=XT4Yl?>`Z-0$sv{4)#uwa#QpQNqK5gp%;<>!j~+-S|=CS<oTjR>D+Q
zBgawj*mPl(z=mS23(F^3Y`xOSQnr_;WR1FCeds}7-48eO>cbr&O`?!g!vnApwT_M>
z8()|oNc&ta8tR>ra5802Mqyd~Ze2T>8-JJtmKDC;wPVAi4HK;<KDt(H$88a{uT1KT
zX7kT=o@MrLBfDSk47Yt{v@S}w=I6KdE95la_2p)U>pv`c6&U!tq|HU?;A`b)iz}V1
z*Y}$ie^L69_j|*NS}zr$J%8W0zqp&X;CQWTi_63N{^xanyNI{4haX;LzI~xvNN)eH
z%%JU}N=}Pn_MOYxoOJbkci#T}>F4E^EL~a|;$8XSjPdyed3Sfk$*2GQ^>sspPMo|u
z&vgCxV;zFZ;5myUox=b0mY=FvR<9%F7V>AlCPT%NP${9;EI)Vi2+a&pYmN!rS6;5?
zAHt~jPuAbX<%#NgTjAyoF1bnU3_=kGPZu(=uvN&V1&CS-Ykj(vz1~r))Mjq!rza;l
zcuMwYRDOPT*27<4{=4Ayb+NDC3)zTCNOYW>tX^F^XU-g%Kc7zPZ@+(k$|p^pX-Vt*
zfBOr07;Jr;{v!5wX5eqr=w6G8((V<tR;#Q3ES9)b&~^QI<$`ycD|UV4x%gZ5PJ)r#
z-sh>y&-Vv}AGeM*bJ8u>Kd`{pC*J0M(ZcBKRaw=yvP2~Q^HoRvcb^vjsvs<9htPWd
z)!h2ejCQNqcr>~SODXC(?J1bL+R`oNjE2zK{rT_y+>-NR{T3&*_Py8B!w(&N)tfu4
zt}*YE;?;2B%XxK~Bf{#?)@%`@2fsf$e6A?W<_u)E_hory6mmXO{vFGjIlG}H*c1Mm
zMQ)Jf<Kp5n@AB-1{95^_fTy(|*Kbl^CF{w2O@`@QobJtBEiH}=A$FUaj2SN#_AGKV
z`EXMBfUx)6)vk)nbrSqnx(aIUZDmS0T$pgZQo(q=${b}imL2MB5|^Z21c;ZPtvIX2
zz*fhT!Tas^8m=%|hI?`h9x69BRBv^U)fCmznYoYA@L?g}`Q0<;x4vyRdvM{VeSz+C
zt{ye!RjtPq6!#gvdv76e_SN>ium9XRG+W~LKL-&}@mnu9=E&EZOV2c4f2Y((Z?dx8
zE;FgCnVsKycR8;Vm{*}Q`P7H`h4UXT439eaY^lLg##s5|8-BZ4+o-QMke2>l*V~+4
z=N{&#Hl;}Q(c;&O@_#qJxcG`u<H@1!^{PUg|9=1Bx?{gob5oJ=-E|+grvK~SkTB7?
zh2c;6Bd#kw8~5*?e=_ID&i#H0{<C{eOvq5VlEX9AsrI_1m9wDReshNDn}hDGdbr#+
z{_$7A&kHALZ%pm37pv`9S@rdmgk{kZ|6`}lojZ20nf>C<;`I4F>TR*R%NCZtzE<(+
zq`G1LJsTHy_usphcxf9r^r>4-fA4CzZi1)JjBhiz7C+1S8_U(H;~?B|=+CE}ze_3?
zg{(Xs^T*r8<q7xqD|~L-t5*Kgb2d5H72_j$jbZctg8%j3R%vKza{m7Iwz$Htq{O6+
zM=~faJ~1(|;?Kw98%tLH{XJEzn{{>A+C$R$dma|8P14fPI55w)`cG7|#Ju`{l`gJ3
z<y>C(&9DC_$;`&nz-#u#<M$=?<bRhZv;|+>e$J!)c|=Z{%>IAUd?|T{wk`^JBAKTU
z63QFM_%S2?FXNWpx9qK7-u<2~FE_U%*u3oa%Z)j|jm@WVIZX6?(!tT;y7qxvhG?;T
zlSpFOdije_a^LLx!@H^E9;e<~(MufqTjHL4kXh{7|97Tz;fq`6PiT2HUrlrLNs!&r
z`Lb8fRL-&CPMyF@P>Ft0djI2^bMsTL8Ety0)3Q35<@P6D^TG$O{54FTEeP{S-qQV&
zy>rQz|9<?}q`P%jo-Q!_?lJRm=gAz?N8eAsHeB$pV$S}cmM5#N*7xsxox;aA=luTH
zGlKM7D<;THJji9TR=B5XBV*b6{OblHwzFIluAiK9`?%lo%)qc!onDHr*N+{#zuBDI
z$6{jCH{-VKolECSda53%cQey4-t**?ukAMZ)5m^lyY7fgaN6M3_aiIoOO{;Yw69I?
zwf1kg(Uf`m{NfD}dkS9MU0xg*k>gg-AQMp=u%+(w(m?ITV9EOZ`qP;L52~Kmx_yPM
zZL9XpHI5xojDJ>h8)Q#@Y}j=5z%9duQwKLmtmeHjlclC!#A7F?$g4)FM2F`r4?dQu
zp4WU^xhM9d@!9kL3u2Dz8q2foQnRpA*OmV9DdD8?oorTz7PbrlW}9nbFH-(n@+dJk
znl5f!SIpS`_1(7Gld9)qWI00^|IX&x9($7YoAt*x&%EMpKA$4~((-`3c%vLIQhWa}
z(n6+BclwGQ=6zQWz9ieWg-tFeZNKeu4$v%6SVGYIYsLruyghJP*1ODrd#f>HX@zyd
z)4GJ)GdI1iTx)+}UEkktO3WYLi6tE5JD_3Em?!L&^=cM_PSu{2bfacTiBFj)SvIfI
z)0MWUlibPKXi@R3ynolMKR0e?#4KNWw`^`)x9k1A-A`xRHJps8n)spbu=K~5ZQm~}
zEaX2UvzLQ6%dGKa&XJZ%=fa=6(zz#Zll#M%9^8L3cfFWYbNKw3-R`@%-#5*Q*llTL
zwp0AK|NAd1_!J!(6)TFLu=Aad-2K@2OypOul>*b7)9a6y@7@RMoX;>XRGp>1MR<>$
ziUH61{+I?&d7kps$NYS&6DJ&aek{Z225()V+ke0QNB6Grb8UOsd-TVP+2tG3elOS1
z_*MNVD<i=|?&U|GxQZ{nEv&8wk_?kCH9fSbT=}Mz?c0;g;(`}%^0s)tiPIEg^qp<S
z%g9*1|DTwM$b$<DonPGDz5T`Gw|91Kc4D2u&~P>D=&P%%H)dW|1MNi>R`Y3aTKJ(n
za_YI3gMl0qLf6fWd)*%IHeKxFjq0X)=Mc3lUj;7iPYn93Q$xkFdaJE_g#`sWb1x;B
zE)n`D_Inz;t#sTm^@WTl5?9Q+d~IE9^fSxFZoN%jPw&)rKc8QJFR_7>VNLY*bMG0|
zc9*|zyBM)?zrU1eR?9-?_GwoC{(ip?8jN4mU;g7mBIu}+U8<5ZZ>3!Pt?xbe!ZL}g
zIol2w^QHW2@$d6Lcva~k>%G}Q(-e#p_|9*g(O#WB?auw*4<9-Gne!^eV~4DGQGY`5
zsr0hjqCui;rWK5fXYJ$Ox#df(@Km4Xe_!2_kG?dwU3GY#cyxV`)|RJ!$JhUFtE}(S
z5?xUA>Y4nFiQA+ezRH|&>zQ#$kF-L?-Vmk3Q_Q>#>fEDm<b)k8W>^rHQT%1IutV{S
zS7K-E3}lWz+ke<^woBPD>sWK8h{|$}-7ZQ;i*^5XPcQ$v$$HxMKNCONvR#qyk6m6=
zYjkgBiLTk3{qH`^3H$2&;o9S`0eAg0JoaCkSk5}5=I?LQ2j8>#ey<T*bY$7~XwGeO
z_Xo9H50BGXT$Fft*YQQEdlPoQZ9SS+^W}2tpOO!|9;|K6|F@&<*j6UP+>BV2W9)~r
zwmv+2b^3&|*!N+!-z3h4y|JI(zHja7sVrF`X`a`;oUB^b++g3ck1@hr?8WVfA9L7e
zO_NP9N^W?3R#Y#AQ8|o(opoM(ZM8_nU-k!g-5bQKZ}Q)-tS>nEjK};G$Mwt@*@~U(
z|CTM@`Q&kBee_EPp*d_~|Drw_*8ejRNLQb+$~iV6ru@O<*mC*#yU!NpG6bxby6`{t
z;kM?L2Mm7i&(>P=z8~J~Ji))?Egy8Df}mh!-gVac@PMrzst0Z#nq0}qz*@E7JNu!B
zs^w9&3@?7yt3FivcBX2_o2o2VhReTh=AYMNsyfGh@3xjqT+wpd=?#7F8RKPHj@3qP
zN|u;<qf(Cj{F|n$2UXr~y3)0>Kak&d<L!CD1<Z%<y=qjIz9-J3zw`3J&HIxttbV((
z^1juX2rI$%bG!C;uh^XTEdAlrezyn5?e}e}_FHdu$WeNp)W-wd9X!3;ZvT5|Zv64r
zq{5|#yx&ckGqL4(`j;aUm+UP&|MLFJK$UBG?}}=*TBY9i{AHO`@3X=8oX4Sjck|tM
z?&}(@<k7d)+f(7Z{Q9F#$?uOY^S-|e+DrY@b?1+y(@tOJ-jO)2FLxx`d;a$oebIb#
zZng$5_j6qTz2?#n=x+9){LSgsach*?e!ttze|J}@c4^JoS*8ZFPgl$>x%}{O``%0I
z^`AU@mh|b#$&6cDG|lqA{rTPTPi?YiLH;A&`soi@&1_2NpSkZk;e<+%<`k{1`%i0J
zUlODl!YEZg-O<IRWd?_+lzaTga>+%(9$zFrIxN|LdPTs#pU<S*-wJiIfbMp`{C8{4
zO`+V|+e$0Wy}Z1<@L7*=<C(aUCnp30f4#iDUBBw<tI$`vs;(9e&N@LWMgIT$zF%?b
zJ=>!ZtFI;<ZsU!UyqvZ5(TR!57Ilx!*MEthR;c^Tn&)9eWg6SPJJuKSDo*O&JUVkm
z@dHjB3mZ0eqxwV3)#Jo=UkUOFW8P<J&o3`idG4L1>}vZbQ#al|^2PP@3c0e|{4sZ1
z!ppyFi^df#kEs>AcgvdN_T{jfw#(}xyi5A^Wmgn0cjQ%b($cKeSMZ+RR?crz7hb{1
zFz4jG_EvXwj&E0$R;j;gzsb+|eVVcP_d^*MAD>vtG`~Oh{Kh9tHvdmrib%IOpR`hK
zb5z_c{Of^pVq=lbZT)+B)qV>(lkIG}d)ZqKd*@lsj%zXGKA&)Tq4bZ6&#5vVr#9Db
zV((KEpVm?xbN0K}e^IwO!w*M-exKKrWu466&})#;^!K`gN-XoPJ^C_nMcx}ZXY7)j
z@#;bTGy~obLGs79GN>kM6<MDyUSsy)Wa@!A^H~phzx(hxbHVGF<M*Z4e`RNq`0{qj
z{d2!}GeH)#EYj*kUK3&IF1+8PX0K4ATH&|b?(13l;>*^pxBt&H@Asv;>fKfj&wus(
z2Ib?<A~)j;@BhDfzd_9<pJ`qk-<mt`|CojzY!s2%UvXiv-ZB0<QLddq8_s4JB^<H-
zTVVEe#^t{+dymfea`17)_tojUJ9cH=n{_>Lv+-#Q#e3)cYUL)Jd{XhM?%~Nd3>zMw
zm)}_M*Jt^!OVZtjW$zT8h;Xp8d8i2Wy!hXA+SE_tPyUs)aaH0w`}frze|P<k<lb9+
z4s&1evfPe~wP91&lP#*KE&Eq$^DWJM&E1bXZ=2qE`Qm4-Md_<48nr*W-4-A8*54cQ
zsv<B@@Y?!#{-u}xuAi<PzAnbm&(H6s`m|)w5?5z_+ZMapUq5OMqf$R6OxIvJrTyHg
z^T-PA4vw$q&I|waPblcv@2zp2iK*GUbtY(P>98@siv!pD7UN&h=iPSx(_47RqV$!>
zxp}s)Kg^M{tx`}_Jh-&Zy;myqndR&2>&sXAZ|p36zi7b%hYx3y1o?ynPESyDzObY4
zWp&Q$YipY?zOeXmLs;E^o=Z?)`gi-g7gaVH-#T(5e#Sn%m$fyO-(;u%`eRutdGC(3
zK-lc^{bA+5p03v~*lFOoVQrX)vWLRI|6Khh8|vkagJ<{L{M~*yN&ENrMqV>e_7E?A
z+y39?Qo^LWW;;U~^-SdibE2o4h+Azgc=6@^^y`n;|GC_hYkP{r=Of!<*ZywH<Ar*$
z(cezmO_`Z|K>zqA*4tOSG*?Y+{;l6%+U+_a%Hqtml#Pj>(w~0}58D`AJ5$H(Ox*0I
z^>w?o(mKm6XGU?nNpG-cP*}bqrI=Z9Vq@QW*~`2Ew=3-;bC}q4v~H#xl;o~w4STcs
zzTLLjk1tI4QIJre{rl}^bLRW9rR%2c-_)o$e_G2tj+Js;HqR_B^!|J9lja!!EBk+n
zfChY^!(u0jJ@3sv;?6YhUB>>m+dm)J?&sIA`{`@@#=U%MUUrvH)<sX?l6bhF_L|y*
zj9uAZCv5l}>2XeAUc<Yd3kM2p?tJCk{Z@X>?8eRYvgNz$<4^6G+4n`~;rp8_Hbh)J
z{`%G){zZpZb8nOMWjhlWY1MOR;+{h}IuXC8-Tl^X#orty`Jkkp(^Tr=PRGmMvimE3
z@|eAkWuNNwHmJ6|YRT{5rsMqc{>sk&zP5N3f4A!%*KEz1&nHfM=A;m0X_9xx!o}Tv
zy4Ak2w^1S@A`WZI{=W{L*7a}a?$qObvY;IbaWx-ZpF9sg_klNl=layAyjBwq^|bGr
zve8>R)Pid%m)F$qaq8Meoi1Gs2Nb|XG7CdSxPQgMid2DRXWS<LI`~g-u~WqEvfP=^
zdF1WxJgsZzljYhO^X|i((${l#r$6LP+bkKrF6QIyAM?68Iu88!_}E)kUr+DYt*zO6
z#rAMbxwG9v+v54we{U--4%QVEdfnr!DNJkQU;XjS$JhHg<)(X2<p^}`vI?7_C6$}}
z`)2O{H&09?bgY*DHjeiF@#Kfd4TU`k`#n?AkFZbYD`0B~yZBwvCGyu}<LKTSGxr^P
zxa0QaFmAc`ai1?5X?^PxmRxBN`KCqe$Hkc?zZC_pI?1$H{b=yfI(Wcu>HF>XHWj(6
z>7`gmCOuT1p8q1za{klzMyL3z6_qVh_q175#qCP4o}eS6l7Btho`JRM;Wh(agAGgn
zX3x*zKk-KAtmk>gd-q>O>9PkkTxEZ=z5m6VsQS>UXW3#NoR@;MCnm0kw=z09I&6X$
zl-GUN`ZOnm=}UIf{=dz#>%M1hX5^NQxxQaBAz%G_`z+>zWnvTWX|O!YFW)OCG_6WF
zJnzrbZ%_B$=G`LQHF4_f&Zo2O3U=q$pE$Q)ufoRY%0HLX^1Ii+Delg_%~#idI#N^b
z`_H%e+7p(a70kK3qWQwULjL8yCVHq;q`yhhc(PQyUnj<1IBd44*3xS3y`fyDRa>eY
zHspRiFTeZh^5yHE#~ppz(<R+CWx|Ap<8sw&u6&H{ZeXY=RSa-*YrFpIo9X0}E&TR>
z1irq$e*91?_uhTKOH!u_sP3uGOTD;n;nn-96T~x`oNKJ+olSEqOk8z3Uo5!M|1}Q>
zPfLi}p4%pZf)n*yS+xb%3jUkFchifjvlb?v`|+?{US`|rr$sz+HaDKuEnc(;wEMCB
z`5gOtx%6{$3U}rkrlh7G%n{Q+bM-oCPuGMAm+Fh_Kc6)}arW%jtPfdkZfu*n{(Xx2
z?-a6$p`=ebV|(q*m)8@wN!3P7O#j65Ex!J6$fJAax#HFKDMAko7W(8GeM`+L*m?f4
z`F91)-wW=3`?m2fYrpyGYoQ;0EZy^1!^o0vzis8?@`H~}o1_$+bY-&M`f5f#{T$bO
zFXR8c=mod-|L@-B$KjZ=p`gPnaU*N|ziBTYcb!Vxbfe($ru_HPQ?g4}bIRL4dl2a`
z+2Z&0nK}pBtz*|KuRc(i;qgE1+ikg=y#2W!^%mTCQf136W0U-L7DJ1bd`tY&r8^{2
zoS~yya^MxckVGU{xop9W`=TMbzS#^H%gQRx>M?EGX=zx0SySQux$8!DGAra&?>x)c
zbnkgJgY(h3YvSLDNCvDZwz+w0VqC7=mfPFPey1Bm-<e_a(p_rnha|<^jXx&WS)07f
z-2Qg?-qiPMI!98>l3q9Fzui`z^C+g_<l^srPQQ=c^_I2&ew{PN_J=IP4c>K{-mj~z
zxZ_sq>K!<zJp0b8U>??6Hv4<uazd6Z#uiL}QTqCtqPe+vLpih0mZ-JYe|?+&=1mT0
zr`+3HTMxgxyZdjfU#pPtLZ=CL{@&LXbzIA#$Fj0#ik9gVt@paK{;2Q$X4Lop&h@9;
z*IapD6Sg=+t6A;D_JevZE-v3na-^6zbN=ZaUM=*va{p?bl`B_Tl)syExVY-;tJW17
z*574LD~Ry@@{it@Q@A?cUsN>o&W878Z*MJ(-(R=1?{$e)&CjRP85mlfEL0qLqSlI4
zZO*r^*Io3!HA+t7#<Z2b$L3$(_G^or|H>4p-MLm1oyDSEZtt((X<W;jllM>W$J<SR
zf3N*^Y>l+mpE*jJ$Ll0c=}!ODcbj+R#_Q|NGrvAHHdr3j@wa-~t)%~K+~t`vY1?yO
zPn>;0`gHn%+`z!2Rcen-&t@^aea*4`Z^4;=rMA+y@^9CzOPS1CzQ*>+uNhga7Z$E7
zn0=P5=I`?At#eLkR0=CipVl%X;3n6Xf9o0`71D}Rf_?kcAgwGVC8eTi>uUU#t=STF
z>~{X|$4MvGCB3^ayP@{v0cPLU+tJsV^f=$#yK(Vci_L+LN1Tef<KF*c`4{%RWYg_!
zZx=k4Ej%r~)T#B>#zVr!`A_0ROV=<=Wh-6H?eDeq)|wmjzs$G)zE_^5-u7Ki`^L2;
zaj%Wm_w)1~`?CDLc+TwKS66Si=_SUwLgbz9r@X5h7C(r-sK^gn3-EFB^nWb}pX}$H
zf3&S@r$EMq1&$fl)_hsio_&2?;?GY{x8MK%&F`3|re@sh_>PlLW_SKL-Y4taFK2sU
zb-4bXuh*hiL~c%7S)5}g&BNBLF+X|s*|sfPwiJnTDNjB*VgCCV4bSejgA7G`q9@F6
z)hJpxf&Ea5-hA%R6SW5u1yAg(`}*zuu2p&lDk4EM>&y43DJktz-8k*LljP~{8v=7L
zKcD5J7PG5_(=GYu&h}N;Ur(Gjudk(rWlQ$;bK1#&{(L^4I`8v~#r?bP{(o?=*)Z`C
z%Z#(%4yRmO8x7uZY1_7Y(&WjtcFQD0xLB9@&SvX$30n2`vcJ8npWn&<{aRB`Wt+a}
zDxL7#f?;Lhk`I6N8E#D9$!HdR^jH0+GLPhgkIiO_?rhTuJnqGjox1()jjwa_zE_)M
zx8L2ymU!s9&s)~s80}xH&wM-+rkp31u3)y|%jUja3(pp)yq<3KTVV3J2lovGs;$)8
zZsqQtmi-}7b*brUU70dIhTZ<pe{B%D{^C^ThAw~AV@&sZnNygmKczimjJM=a%!)i+
zciZo{Viw<9f5t8zhXn`T@BZ;&lCRpj|H?8;Gi4TRD2{)2s8r!@bM=P(YExVGaAd}E
z->5nDci(ERwe|6fA&IYJl@jtEs`NE6CNF}wD!<)6cgLg1`^WWf^BZJJ#Qus{z_lVj
zefkw8=7L9?(!U01hOMp^j#74BEGR6eej_YkN_+S8^A$nU&fmSB#=sPEXm{tbxV;*$
zBCaZDJE@7ztC&^xR;Z-v`(f^L%jCA-PSZDe>bKt3m_N}`aA{xuoy}~!`}24I-RJc(
zF2cEa)*)^=KUMjCuWP3|^}bvC&fTfkjf0cN)iKcS(&nIoA9v(WoH|>Qo#VbnH0L1)
zgNus`=-$Al+~ViwTK&Q|{WzPp+3{Hd<F4i0U!R|y-9A0O?&e~<Q@iI{mnS{<`!0Sm
zgzfC?@`6`;q73idHr>5v!htTULdG34;tZSnPuR_j;qwhJ=;Ath*Kv<hkj7LFjxGBm
zx<RX}lMZR!`=7IpD=dp~3SXtbqzMxmq|Ngxwkz<nu(BpTJvCLrreed2zj^oe+)Ui<
zq6FI8bN8LSk&)0`>+)mo?(Tj&ulUIc!7aJBue~+ABPt@&(#G5R{xwHy^Az#(HlKN3
zUDK6)Fk#A+meSYP?$*WYeZRLQx%_=?)uOr#?%lb|^WS|=RGr5ietbddm%UB7*GuXT
z=7^f7n7IW<f7romw&cm&g5CGETg4MLh&ZcqYg`pux{`CM4|DU=_X?V=A+0YQ9!BN8
zm{aXmxcEm`LW5^b0kisQvHq<xY^7yBJg&dn4l$}lR=VBM`QY2IQJ|B>qeHkZEMY5S
z`sLH%KR(P|b>#8Y9RUmCw(h@wU86C<^ui9S3(E~ZcxXR-z`vTe;+^+`8wbCK$+DmK
z?yvr^=Smi{UmC;QSDf3;do*Pe9<31bpFh=V*FMLd^xAOIX{Y}Ghb_pcL>{1B)TLr`
zq3(8T_PnpPA9wxTCiQS>|J6>NnX+0>O4JgbwQTsLWVfpC?zSacCW~qbC>fbZU7lZe
zKks*+y?K{a+zJPW6S|s`&uw2>zrCdzu}17*!;~2v79OfWyW?l;ovls|_`cjr_Wb2%
z3E#wn-&?6o-u2yLMcS4REO)&nJsB8!wFHFQ_ccDOJ*H$5@W7Pmz{Dkcf0P{leWNmE
za<plPnEt*WN={BrUb6Rh7C(P`G;ChmWPzPpR}Rh>nd+IcLP-1|!{k#Q!ZKXWg@$L+
z{_9TpWZvo0^uU0<JEfze<Bx*If=73f3#JD}@i<g${9^y~>C?*X68xE4qd?1;c9*>c
zEgW)vc{#!0!SwjL!V16DVQU4%)n&H5Uc)X|aUik5vodA#%~Pozo?l;GH7t5^BIx+q
zFztKw|7#<3#O{kfRd!k^x?Sb@O@4X3d=(*0wQavRv}S(DzPztT-c{CLYocO+qD;ob
z)#sb8J^7bC|7e=qvTs7K+RTJ=){6x&OWxY=yvDRkz~fDe*Hg(k+!Ic1FP^uzf1}pR
z%UVL~ZPWfgPkG)cBOewV<uZXut2Jc9+pIo0*I%c8{|Z&Cu|D@Tn<p*dQ22po!F}hu
z3kr%q?`c2pt)Fs}-=I^xLhR9oX*%b#3QP6|=tA2+E>9VdI%6GLlRVfbKls#b``X$+
zeZQ_x!lPoJmq&kWPo2Ioz`}#|&$mg%rFSot=AAs^S`--)vF7eJo7`=Ovztv9{wO-e
zH~pCOzc79gX_*@PosLQq7esg0&9MBXe5FThp26JZXAj;BUUxNWngKhbTI;Tw{$JZ}
zt+^m3&e2wXB9)6}1#@6XOvEbRr2&uU8qVkV_VeDW%oFFz1>BxA&ER<0>avs7{Ng4@
z_CNQ#;}@p&%=O&!|FYUfZoB$Y<$Zs1S<`gpa_qf$`1(q&6``xcns$4=F0nc@+nk@_
zu=ff3kgiYLGtNmfT|LwtvEtEW4;7Bi6>WE<udjOZIwK%M;t5yl{?iIdO1rv)!hY84
zdnYtUX|~>rusjr%V<zp^FW1X0uGewt{-dMaiDuUO+P@!Q=C80h*UWF%QUCw<eYx+>
z2exEh77!2!c=hAg*Vl!wLL|9QXzwT}?YX;+Y4PLV%Y>tAJC049J4Y`2>di=t2|p)a
zer~-w?Srkv^&-Yw$8Y`Ld8@Q??}}tL?Zb)_IsWgDP5Ja@o+d*(qsGBgyWcNm(|TjS
z+#u?UUvK&bj{BRhSiIP6)WH?1Wccr0x}PJXQA^g7i~#3mxwA?E=F7fhAJ$dt=Dq*+
ztHGRu&VmQO{Z~Jy|LF4)uJq%U39o)l@)bHI^iaX)+~wy>ck<24Z{_ZJt#Lr*{^9i0
zzIk`KuELH?2;oECk+?#s&_r_Wft@FJlv&QYusqPJ{LQpGMoc~_K?{6ypTFAW8f7XL
zRoxtw`v13D{Os2sqGtN^E&F<FhsnIXCts&Z-YRC<6!m5A>xc#|hOJ4j7W*cNA9250
zSn+qy|Md6!4$s#5ZQgMI=GlzN@6Kv$$w}cp;pWgPzC~+6laiJ~U$`r)xF1WP2>YIf
zt|n&J5RrfohiM8;Z*EQtjasnV_x2KB<GT7U>QS>Nr<r=*{#_g!BW`)#^8C+bxtG3J
zKHoY2{QSn1t1hiA<}MUT2uizBeW!lq!XtSNoD3RIwRSVA@!$ExGwb-4bz5uCZ(JMk
z`L(;;^)KQJcSRjr`rz%x`Oa&3%66@fX1mYZYsA98&vKimuhI0ADHX3)E`PIb-JXn#
zN>83uspqtvkX^QF*~h3HoylG&?N<7*^_qz+J^C;9<4t)HFVQJk&+Em71qFY0-Ml4o
zEZ@aoru6maFE20mKb&Lcto8NJv`bf4zvlD$;MU-|+;6UckPy?}d!Ii_#&5crQ+Ay5
zPwI;c3t!ydU%&S4&!0adHl=jRYkksfJ@RkI%A;v*8&`eXamW5>W|Xq!m7j%|1uA!V
zZ~eP8`G~2+^|G|yT%(OL4;?ppaK3JQa^anT<B#;L>T6PSbnZO9wzHMxbn9^+-q3mb
z)nr>2{P|tIYzo)^*py9H<!4<qUbsA6@cvjr&VPxXxB4=5ansLlk8=v!*M5De&5{Y6
z@!cAxQ8f{qm9F>04sb7SEZ@#>`xQr+Fc<H}h{mGH>7_4X_ryuPQaG^0Zv9;?$t-VZ
zNz;ftV(G%$dGnx3%*yJ8g5f7r4&{njKc8x`<6_*KMBOK$LK{DPH=Cg5bEow1;XL`>
z&u@g)?0i|P9~OKzM>KBf#f#UkM)v*Ma4T#7yD0T7$ERHMzj7-sGPE&$n&0Oviw-Bb
zl=9zeIzQj7dUyTnK1t#A)dJe}HP<g+lIrOcR#(#0TzT!=<Kz90SFhjq$=TJVUi<s|
zKSJ|0H6N!;J?6La+JTtVrj2{f++X^mCq&J8gI~oV1wp}y_L9E6^*$?3X|-RywS&oL
zO_+As`+K?OCk};XX7;Jec&i9~d3X2r<IfBZudl7$SpUCn{g<mED?_x-%rHEhcl*!J
z&w*jre%L2>yM8;qLx#2KN7VNh4`0aH?s+HsR%7Lv<ByvAD|RX!c$9D^<VE%?F8A7q
zz~VC@YGEAjUoSXUzv;%C_s>_nUzYd$W0KBa!_)Uu9o{JXuxrq(ov=BiNMURC*ZrZ@
zjVtFfq%tl1>U7=vsFDNAfyw<@ed`Ku{pQIiGx+!7<<{uV?ya!JmaGlO>bFklfPoc;
zni}GH+<{fswqHB=k<EJb)SI`T`NTgd7FByFdaEfkN<J*e{-4cH>1BJ$7T-O<?>}{l
zDA%^kDT;F6-@kYrADFq~V}y!O;<+oT6Fjrmf7t$G_D+lHm3^X|u_|I5nm^MkPTus+
zoU!{8=bf*gIDBd{C7!LB(b)4wxT)69zn07K)3T5M1cZf~cfa4a`&!xRt6kyowW49G
zzt_ig#!Q@hU!=*_#iIOV!1uf>4_IFxS`ct6-g56oL2s1{t?rIz4mc<&aRpc&?XBNd
zu+#F!ebp=7@^wEBKDIM5G71O?cu+9^+1c67N*`?=FfbhJlYKq4u10ghp_b*ov)fjz
zSP^x*{Ozq)-RNyU7AoC0j(pQUyUSHbW2uyU_~Y24Q+HM*-3}0u(68E?zt{6e>AGo^
zc4@1oarVy)o0a`<ZhWE`->r$BbGQ{Ia<fd8ko|IZ%G$egyCdb7vbxL&Po4TfVzt@{
z>;2g$m~S3EF!Rr>|L2}Ds~)<(X5Egp>Ki`pcbIUdu6p5tuR#+zIJU{3duI~9e!7^Y
zME#eqTce@9&qWLetfOF&)X^a&v{3pJgF?*P$oqYL=e5`FU3=poZ`-_UPH{{1^~G{7
zv$p@<AoPCItu;TsEI&HK<ayN;$**6F`jXfg)#lZ`ePYCV#qpcEt)w=uLCCe5z5TL9
z{8d}thG*aJS@Sqz*EiGttc}aB1Ss7|+kErGy;;)@|LlMJ@!&4j8<juA-&k#uJbitC
z>qO&S33tzhmi2dEIr`w%yyQJ`*$P#kPO2{qxwdcTkI(1rkDr{Zo}I(J<fQkNk~tR7
z9~iqTCvIR_eCENOtkYLMw6?T4FZ)o?<kcYTt-{gU(R9OGxURFK<JIAt-o5r3`uq13
zvMtZOv*Y4pJF}b{0nhC&FZcic!=}FSQKvd+Z}!%IvnE|z8-1I%VdaVy2liBc{u3~<
zeo823|7^C?hif7_%Vkg9?sDJu<@n7>%3m+-U+Bf(efHn|+loc!kI&v(^zeGAXKLKp
zs552jV*l9hys>k?V5-pX-;%Ol?uy8s*ExLH+b`)}czWWtANG4#7*6#Zns2=&YbC$7
z;_kdyt}S)Tp6w4i&#<tcVb_1A!}pk`y=CxWdR$%`&A9$f#{RPxoA~F&E$%50NJxEO
zwQ_Ox_Jwx)%3vj*2!n-@JG2yZak(-<#46(BdgndqwboX4t5<y6R?HU`{8ob9<4A*R
z!dL5V(I1~{-o8yTykL5<aPE^$YxWd3<>t;RZ33Up_P;H;`)JSN^nYu%#_9+yu06f(
zp4LUxWvje$Zhg1C_x~TS%()xU>z`|BiT<<n&%AbV@xEyFE#f@ucErpGeO%aLCgtz9
z!M-x3{#M={n~X^hDz7+x%is3)+A?!3pL%vdS&!Sj!87aqvo1^*cV5l6wfc?s>HpnR
zrSEUPowh9`@!J1)uIs-s3&@83u3hSX{9wfY+u}`M&Di!<e?Qj1$oyv8(q+q%zPz~D
zbUe%C+y3~;>i)-M%kLCE{pc=V+cH%<yedq?H1p-mrz^IsS}0(CPhs+#NdXK$|LHZ?
zxTpv@N{cm4YO)ELsRi0J-+5H%#UW+IiCk-Jd|X^a6w2gvk2)Xz6YKidYqv&uRs7bd
z-bYCf8(JKSUR+R2Nl#a{yZ6`dn0)=8i;24<bdDYA6u$fJeq4P!zdXog6DCf4xV7%J
zw*u=7yKgs=CwOJwchZ@B^25vJ^SR{IC*S;Uqc!>DhSby3wENGd8MpDvzpGsMRp)qt
zoZ+i!Ww)bVSt%b+Nay+eKUU|oLsj70!pjl9+8HTU>#x4(N@m^tA@-P3&e=aqW>?}5
zwD6iunZ>m**yU>0<rB_=>w26UKQ4-{)mHI3k~Qhgw#ZyDk&r8It_P^f<jAU&>RC8w
zZrneA@xIx!PHAb+`(eP#x-|5k-qN-^kGvvs8*ZGtot+aQFolb=XKJr~%v#4w;S96=
z!~REall}2AQQ?x`gWt@}4d!)BdjDU4eW78p#95}`ShL~5zQRMf;%{Q~bqfmKUJH!(
zyZY$Gt=z*udOV?t(3c;n&40r9+dHl$zlycocbvWafZzSN{Qi*Y=(x<UT<PD!{s(C{
zlo=ifY@9viv{vK1_1EsLo5J|?o3r4Gs-QM&y=Uo*4yCwEh>2Y7yPVTGDMZMq*zdOO
zwkrWmhQ`&`Zpo>HKe~~AZ|;}4v@3^`)>ayCT)9d}^{K0d#>t}}H?tQ!`7-}TS%Gqw
zEK7IA<)eRmLc&5F6j$%%N-xQfIkYuUL*r!W>i6GtcX4c68gCKy_#<!aai`@Q_rH35
zL-BjUn+er1cK=W8du*`j{SNK^=WAvJ8Xs7)hNEMZZDaD=Z~m-@z5fLz8YR8`=5P4*
z*vzfBthT>;ShV)PirCKYRv(tmm?3e{Z0f1KQ+J7Sv5IgVoqF8S(NWL8W|m<xTTpQD
zU90`OK_^C?IpZ^b?)zEU>kby5w{3s&<VjR++Gfe=`tfc#IXWsro$k*!M(9{neoArh
zbNTc2`u)Nm8;XU$pA&aiP+jwpZHCOrlnc(m%3|FMyE~fptzeky*1Z4pN2yL1u2>fl
zl`^#%LV|*<v);rgd-)_@IK}-p)@$$0(lb9dY}vBKWXba7hZ8>hPoK;yZI<xxP;1j$
zv)R1TW;q9@Xa?VT6~F#^^6hQ8eBWQ*+^oK6Q5L&gg_4<>*vpqMJ-odSZ_B;CAV5Pv
z{Q1L_ME*I}<$T`LbUxnxIak%BOmU)zfRNCmu=)RO)~!1AbpmtwaXZ^W$9kb~SH4ZR
zuc>WeuiL-F@57Dnd^S1dzrC-oah-4R@IzF1XjIRNO(9oqq-~50hzsS}yOQDg*W(kz
zeyH<3$vf71DLBqLKX#MX<u`0I7#y-=!?!d0L}gh!DsB3|-M=i->dduS_R(y`nm*IG
zPN;4@o_~1ixxL~XZ^J`g-rKQWy=G?dmy^@FBX;k8Ry?ODmdUN8f5q1IPHM-tNDCQ0
zKW)5E>%3;Dn6#c~n1bD&Z{Oo}m~I_eUGTwYrM%Ya**oN%+ob0Fop~TRo^ig<y1UCJ
zFeUF|@ZNs?PTeb`f>`$7e@k=O)>yxZ({(gju=c=@eOKA$?1`zap4I%lOHVFt_g*c>
z9dBEz-*5Kid!MQRse3<J-n$Fy4Y|0?3$)z-NTc##9sA@1zqc_tg*r@>7FJSfZjAdD
zKC9&{+aJvhm!8}!K4i{u?@Fk}ftEW$B1_m##mr|&**K%{&6&EA{OaDj-x6()KREm~
zzbb0p@x1CfgTDE;58fMPZHPEyQTfkcUDn;xdA}E|Gk@@Ut^Dq*-yh_eb8M5f-Mjx-
za_5cB8(7Pqh{U?Em#p6U_sC9XKiT>xC2vJD7!`C>E-l_Qh0BzIKg>VpkdTnjgefWY
zthawDZ86%sed&@V2?v{4B}}tI=Kiki-aBE6L&297e;u@{>#P-ByZ*-W_BL?5E-PC4
zWSIw~{Jr$ZN#eBZnugmBC!TPD%HL0iQ~Z>al*(n#ak>6qa!fKIDDi5-^@mE!zhBQV
zd2xGtzHQi(J==0`Tk#k$He6jDzFRio)7|p>3l}Xq^w7@yj)INYqm@&ph^+s2_W8Qt
z<$k6e43iy}1g%Q=^wH8^?A_57VVB=*``RntEP8z2_d?gLwS`4;cDDaE?LWOjb#I2f
zmD`uix36h`t9r9@%fYpE)kov>Z%hjdsorxjYx4uAm!4ZLUFGZU3$U8;<NcAknZJbn
zWZ(O0wZ1<T@s-VZ6L(fy(cbO<nApm=oG0x0c7K6#wd<qVv6dEviW?3U^rug|&1=Be
zkbSG2EvKQ=>)~(1{|(>1);&0E&A4;!OWnOu*Z2%9A3Ugf`Bk=Y`nBER$3J{)@Oe-@
zc^dPSTR+!Ko))~fpxG^Ow{BdxY*NvOrq^3LT(6#YJz>|Fy**^|-uK+lDW$90_Z}i8
zq>EaAV;wI~ij1gLo@2|UIpNmTy><C-`8-(LdiqnCcQTn*<XP$6dA?*{%+*t~uW)5d
zdAGKXi($X)O_dvFWh>@}zJ1YkpO3r#?Z3<Ud!lRER&SBGQ@bSL_qxTi@4mV|n=kdv
z*4=wcovfGl>5FmP=DgUlD>nG+N2~t6{8Lx5w(j@-U^UmTz4G(3hbJZ~m$pq0$j#pN
zWbvtM7WSu8ryqUjQ<mVnLh(M=wN^)Iv4_(`@9cG5dCfsw@aP92C8ex_uzXX7j5*0p
z)#qIgCvE(>n`gU<ipqjyclOB%j5&9AiCS7RCHI&9c(r={t2@i>n0=U9-4=f==j5H{
zw%BpPmF>ym>_z5>*?zBosgj$%h4b~x%T-d7n0H3A+-6g`!?g0oR|P&n7l|nvHutI&
zj{mbfKTT%i?!A!(v#rjroY?LpF7h;J|5s1pC-=8{e)jVDk+uBqedZ*=4<BBn*{xfV
zSADsaIcNQQK}OGpxaC2sck<=(iiSGua}dbgGB-PUwttxZfdv2cVh%wq)ulbfANKA4
zx#aI#G3^hpHNXEVSyFE_L7~8Q=^mjQ#n<-M&7L*knB_lTNL?v%qGCEME(HZE)hswT
z@@s?_G2i;$-g0}MgyJ5f83L^$GYoxp)ZR^exGkTb>%PJbBc>ho3$nLP*sz2{#bs;3
z?+^38)o9<iX0^~ZPtN4z+kMiz&;Gu~x$Wy~8=kq*yX!u`d=l92ptyOzR!ZE*R2eZ2
z{*OzWGxy)VdvEn$hUI<XS|MfIr%SfvYpnNPqQ}Nr*qJAP|H{$h$A9l;Sufaq6m$fQ
z-(0KKna1f(deeXJUc$EWOv16oH5T>L1NE=Hdw6OVi^deK7Pn&#TE+iuotAMpckB7@
z{G+e3Y5MKwBHc$Xw7Dxqh_g-9Fi?*Y6cn^9vWV?}v+3A(%gbz>VSiKvKHYX$vTT`E
z&h`kMAHQC&kA1g&#|{bm|9>_gt`!m%zPPu#eERRaj75t<hc*Q5vId>=x;XFQ<>F^j
zMiaw!_;2`o&#zc9Ye}QeJgW)2B}LPIA6#hVDzYxWa{cMrZ~i+ZJDC<Li_Mm-*8iWe
z{cX<4z}>fRw|-yudCuEI>$d&2-F8dIVtu*5gE;?5iw@P+ovV-D`BUi&+vdC5)~$6i
z*ik&AU%M#h`9`IPwcpkUySAJt2#){FX!=iOa)-do1z*c08(md|;!F-Ft=+4;TjIui
z%{$kF^IDcIbz$CKBAgfh{z27CEB5Po%fGQJ-QlpPepU5w+x&j!so&z4f6;%}b`#oT
zo_M=rDq`=9&2=-eAG(L{hnmQ0moxYCZ@)iHh}XtQq~h+!mPRQ#`8Zj#r2eyPHG8~&
z+}Ql{s`<&@7YX}o^Rzyk=2SSlcWU%Y`CCU6G}rOg{Vi^eZl7;cFTsAPY;m@i{O-5s
zeWDuf_y6sBv*+`?keeE^KKGk@);!LbdtqPLY!8(~#gp$H`th9oU{c|`w2MbpOxscZ
z<#E&7`+3ov-B*K>qw75R`sV$-y!Fuk_}OW56((Psx1)CD112u7qW^a8g=eq7T-alu
zuyKas#4CH|T(MbZ8l}F)-EG=q=^wL?Z`roncK?q}o0ndnByyeY>}>P$-xcvUca>`U
z%`MvSXc2Sq^K-6FPEKpzW?x%#u>5{)`P0I<xOt~*&0E&bHD=?LYH8&bf3#}#x=-br
zy@z(+fAR6-VIvQh(0_VIv$?dCHl}&!-L(#ytT53_P)f3w%USZ&7u5}sZ+)r?9ki}1
znWYxlhKA3!@#qwYl{g|K?#$WQ(ZO`4eZPm{Z?*dHhq3K?rtVc~hvgnindiyGRlQVg
z{|%aH25m$1{<|)Ax7gIFQ%mRV)@<4Axisj=@#ByG{5&9+47!PGVZaW#KQ}g~``i5a
zaCqys*=N)4)PBDkE_b`dX}xU5y*-v+4(1lFdottn@v5Z5GrwO{J5%RSIDLhp#NA(v
zHPb)N^Uu!W&^q(<#=Na;hokSLZvT6Z?|gFgHK{2fR_1L>C$T-A=U2>n`+M9k!B)|4
z$3_3|_@n&p^`EG<Z#T{g>j+hU81z%}VBK!l`0VoE7yryPn05Nqid(;}j&E-XQEIyR
z=vVfMXs_P1nmsR-<mB$2$@|^>KeKJ_@$SIXvbXPF{|btTYLz|SWw;@D#occ!ud65h
zzNqv>Y<A46@3X#Hy|D_^nep&_=Z_8r52eL>?-x2>+ibZ&?8n|Ip(*vhPu+DWZ!~=G
zS=*3$yK(RHIoA6<Saf!TR!r>Rc0I66_|WnCuj(5LWEN}^UbH%xas3?*pWjz@MlmFO
z2|e)P*7YUp3QFEi%kp}d-3u9iIB^~M_{({(?@nS=+gI{MX~Rc}g1HVECsvy?9@l4-
z?z?jLx^HZwxI6du^|l;y);(r>{L`M3eMW}JfosPbALfT%_kH(za*N){Z}|sGuU&c{
zcYKoizKyq+g|;VM?T$A5xHQqCe&+h;^}h@5M$f4J|GVt=uB|V-r@xDBNuTDocC-9i
zD-n5{y>eQuxALl|-fWp_ueWMz?cH;s5!;KWX1o61|F-+QlHI0nzI)_r{;S#jdzgFh
zu@|rEjV<r1dv@&l_UcS|?0<!M)%QQ9Ec+MEyLtEDkY&Q}eVKM`d)e%#Irom;z3{H?
z?!cIsH`g{g3GV})h4-kXS$fH90cq*(4+a0%KX}!7<cJICWX&C)&sqPC^;$fs@@9i>
z=2^ovzR8vE#S>5ZYelSOs~2}-1a)Xv^0g^>v|f7T6cQ%!H#SH&XeN(TuEvuth5G4E
zE-p_*Xa7HO{72*2i9%vG6#34r+Qj<s?0T=iv2Dk1ZO`xTleK>I;^N|_-*0YgWCpeB
z{rt*y-S4;iwc=duv3}+t-_5YK0P^ok>Um?A`^{ytJMiR;<U<E`_oU?Hw|U!d=E(I%
zGhB_|-n2pM&52*P7T3jWRsC#y=jOvo7mdenx7lAvRXh_WY&IwI+2vhQP3td<Cq;By
zD>}U`P@1d6r60Rl%s+3p*i^CO_066xK{mIadmqV+;(WJR?XB*?ZN;kY6Ia?drYXM7
z$`N;Ld8qsDP*?K#+qQmM(-J*4-+sF-_xs25iVP=I9X&YTH*MogFZi<O{o&w$nP<<*
z^t_etopIq-qtM5PTs`sv&Hme1&Y8|XzdcTf$AB};>%+M#+h%Ng!P0g572gNZ?uOs)
zYDteKSk!z77PI@IdHeR$Ma8ER7Bn9?#N<0Mf@P11+m6_bi7ox*%$xr+x7^-&Pf3vZ
z{yqLLGs9)=f~JS(Gr3vq`1avk+JQ$3Tb3W;sQDrN;X=aix52-d+c!5HjefoE=_;0l
zrOgI+Cr@vbZ?Qjp(SA$+TD}R2ke-0je4*dF8K7(>r7RY<?H|ioeb2vn&#?NyrhFm8
z4_{3loD{rj{+ILZ=QF$qrU$otH;ir+zjihD^!nuu@A){lA8%pUZ_jG;U;ejt|KG_M
zyfRsMGQ01|vQ=&gdaGZ*=IFe~w^?pKR-XNM_w{d&_Fe3ERxACp*DLed#kW>ci}JUv
zJu<U<Im_+i@zwJGz8|@Mft8!xr6lVr^Zhe_W!FBw&H3*0&-2~|D<3quZ>_q#-2U(R
zci#$~-yaQKTg@qVePt;Bm-j}8@@}vHU0<?$-aT2ig~iX$<*gOCbLHzR)jxl^N~C((
zil3cvjEa&v?EUKG>-o<YZP--kGwX-3HK+amdGFsFX*hJM3S}Ht78Da@ZZ$Gc)AvX<
zYH4Xx)-h^(sOsW!<;9*2i)7TI6aJk0dL_JCxZq#VV~&&3=6Q1tm(4!g#&7rIz{`Jr
zb1WKVt;;O#sB3C+-rZGNyz6}1y6W%m{^>0|DA;}U#l^+!yIgob{@kgp>!xG>sV8B#
zhsrVKyVD=+v|BB>IPc{K{a&ATjZowK=@J{xiO3(i#vRYKZ9D(_=I!l&!n7lv%wKd>
zcSFL3^)Dog=RUBjfA*)zxiVVz+9uuXt#{w9)a+LXnwqiw?XxMz1;j*xvv*%jJ9sYV
zx8sAaD{Cv{HB`Jx{IC7`bLW4WQS`<)$8`>V^SpjcQ77Wr;Vv2Ll5HZl`?=afwseF&
zdhBk!s62Y^;ku}!t2TUD$T!16g^!`&{0A1E_s{+YyvSSIw7OX|$!X8M@@8S#pxU)X
z71h7rifM0n=Kni)spx?}y@zU#zg)H6pHH}s-^nAOG~$HM@9V}4A?youZtC6nH~qR<
z*madBcRwDG-p<6uo-J_y+UBan4gvOLm(BZ&WtKVBOW(P6UliIVG4<qgvxk(<Aaah$
zlH9MaT#xoXR{K}AcuM&FmglQ_Vjj%gYP$WcHUFOP+8;I?;JsU<X`nA!kzlZ)$h<&B
z`oz`n`y4kc8E4#(_Smpr>aJ-1pP1S?#>?v2zW6dJHNV}y`pJRMiyI^lH^lcb-@erF
zCP`uamS3+gsY&fvxA+5Zmv8K9j|Igxhg_7t<Xo4pmnnbb=E-O*e!rP_y?jGd=KpHZ
zHJ6gE9r-z<?6FUd{TJan`(2_tU8e`EINuzz%whG9Z4y_$R`I;FJM~sdN@?>_uJd}k
z<>%Y&=S-UTx8}#gy?KXB=dL^2c6as0*C)hc&YW*?5^G7jxV9kneMrpZpHT;s86Olm
zirxE@R90)ty8VsaE>`t(vQE3j!mr-Yo9OZJ-<tP^Pq!Lc%-FZwE&BD3vIvvM+Plwh
z-LXdCHs22Mghiq4k6wLaR-Asa@T}?egwxY>^S&}O)c*eF>f`hFBqzg#rQYHPAMYxE
z&$n{Rx2IbV9dgRKyX)%Ps+z<P35`?bnP+&Y9Mau>r^)<Y1@qZirgKl){|m_6^x)*v
zB%OK7nqsaL*q;{-ae1_pUoy_Abn>Yu7usA8#Duas&y<_$rkrDT-|x=^O_6|1rv)5A
zzrO5oadFu<Wp4J7Xz4{Co~-ccxKN-TDR(}*aq0cIPvw$v#$|6JY`)(q=KCJGuf`J8
z0$R@GGF>N<X|}II#?Sw~(&pzD2i$8*dvKs}!pW2st5y}gu9)i8`g)x(U-5;kx9!p=
zQjC@?TXrk=_U3f{O`GS+y#CspcXyZL>Z?jDcLf&bb)J5jUR(7q{@i+(|1BY3I;C}Y
zoNs7}zM%h4O-B1h>)z@0hmLOI5ebWFyPD<JqQy8@=~rUG=Gy{F-|KETDnu6*uvNMB
zH@M~fuX5Io71xoj<EYmE+Yu|i|M=2Rn>XCj=?L6@<m$%ji~a9poH%mmz3Egj=6g5)
zJIpPunZA)@<;i{r-PJ#T1$Z`p^x9uqk@q~~iIma$9Qj){OlqYS7xUun=l<qkJ=R@1
z@AB<+o%=Z%3|0hdgynqt|GM<?{GU5=19T=m&T5~yvRP$DSuIms?AzPdS1GTrujPx4
zW>t>JtgmwMSs}x{e2ZgLnWdS$&XJj?-9)B`J1(E5sHnuzY}LM~xI5v`=j&5FSZu8A
zIHz-I7e0xZ8UAXDr^}1me&Kh2_Qp1<9$NUBH}1B?f>S}ovwfIaR;^lJ{nek%t*mIz
zkAu4oU%f8es&j|uPMv8%Xw%<s5xO5PD<4>Q`M|4Mhbp}V=1gY~HPoFv@OCdlu57X~
z|5~O~+OqGN8N|CA)2}n-_iw+iC&btv%YEk}_m3y#3GXcxR&#J%4`IJ`=icgHQtOnZ
z`xvsnU617s-R=3KiXS$zAdkFM?0Hklfg5rMjJ`XI&SF_9vEyp*RrCKA;noLO7}Dx^
zzj!iLZ4<CFGZd+K#&-Su&)b;~e!ic3|9=o?!Rt$}W;4jHm01?ZU|zcRpZmGl7o_X&
znpQt<;FM#X5p%+_+5P^^hX1x7c~z1+AJpx7P|)+P+}iE??z?Y`P0gzNa*tML#~nMo
z-A;c;f0Sg;M(1}2Zzz7>ab^3>pw{+#QvF7Y?_D<9dn#>n;<Nwn4w|oj*A@~~?0U8!
zS0rrzCgJ_>?l;t`*EvtU+2Xf$*W)(3?M`}|?O!Imy!A8B{&?W^p52$;^P1mz5ZG|?
z$H&JPx97)C@0YeLQgQ2(iOl|eaj`qI)d3Y99iF|_-@lbh>b<<Um>qO0>h^v9Pv(6&
zQ*`FH8I%A063L*6C+|Pq;S(>~);|44K%U9(-6B~IOF*ahA5Od+6&RW5(z;MaEm$?+
zI7^KGIq@Yy${s7*B9#7E_H=ZtF#P#&yUh{zEk|U-=QnzU*zZq%9lXqrv43CqgZD;z
zv{Y4DLHBN)n`_Pb{p9)c$7h*l7aW%@w|KL9&mI}=@O33S`aM(*E%BUuM|0~zE>2F+
zRd$cRMKt;?KYZEW{_Uqiu2!cHJ0dryv6eKPjBnIc>M+>yQ})N3AKG^76aU@Yy|Lf}
zp9#Mp-%YV@l@}rx<>xB>`n_S(fv|`|&d>jL2<yjxmUUrzcvfhl$lk~Qn(r0<FWmXR
zwf<gzcdBIRyYQfy{rdiU`%cPc|9_*BX`OuZYvzslyCsi`?#z(ACF*(WT-ooHTO>Aq
zn(;Sb@-G$9(*_oWG7Jl17fI<ZnrbmU`Aenj|CFta-Phs|9Ma5vv#tM?Xs7A^rwY2(
z28Rkhd-=@x`!aJ+p+A>O(!&dDrc{^)J-X`mU3+?$;rn+YcWj<3X!*=z-}LphK$pPP
z|MBj#Z|p8)pP{q=^ybIhryJSBE$=Nq#ncnc_NMYwp@8T8u&e)LzJ5!4@Z0&^`~UaC
z5)z~pt{yDC@Iv6h$A{~#7cJzNvFFg&$Fo+o1SCxO`&}Q}CR-JM==2|Go)8oi-1%s~
zGXuLhOOWjf6XySw{1y+NiYD-<Gn(tI+N%{6yKOo1b{$5ZuLduFCK)E=?a=;O<)X;?
z?sfUohcD{3D}%;U^~~Q#x2xZq&9eFE-p~YDO|7%-M=w>V_wWCF)%!=$XZE<amy--1
zU)-*q@PB1&+}rEXeRFU2yT+g2cw0@-yCAp!;tbP|rZ(l@qjwY@U^)0<(qYN!jgQ*P
z@2qlE5lTGN@iJVFU&4T)v$Her>s67vMW=Nqcu61I#a38Y7_qBF^V^%7hd&6}-`KOA
zq4@f-11W2huU=#bj*#qR7xSL*^m(W4m4ePANh~X`TyS+!G*Xk>^}%C>$-xOHp9*x|
z`7iCRG}US4B?T1|8NrPoIl8-Ay@U^eNAHU6{eNc^_Rg<qYvbDOWxG~LF54ISYU;^T
zjcKp0tSo(JT>dU5Vr}32-;a)hJ3s~VL0506svceXORBl>@v)z~TiBeJUrs#IAs8;#
z?=y>O=8b<pf@-ylMIWwwd;Q^_e><-K-ga}1#+nbGEb16;7H5KrcZQq~c>z~HDW6Zc
z{L_EVz5lbfY@ZOf<$m7m5FPjRGhQ3+IU3vaP?h1s!->l$=6|WZaehMDcIVYUs_)e2
z{Lh$wJ>mR&_3n-Ock2|kM(7->KW_59(6#TaU0_f6J`3jVtJU`1X3`%X`bWn7wlT<a
zICG!>mrCgW#kanQ9=MTu^*a0ONz<5nB3Y({S8Z>*`n%!y^&MqBXW8!Tl({kO+1;oj
z@5a~n**<ygy`7)@?Lor5-42lPz9;I)=f=Iy5a;fB`RKjYta*2W5*|q3+b#I+`Qrl*
zSREX9Rv*u|2&(-vv*!I3<`DM9UuHb6THuvjm|w5pSN?Qi(85D^mH)pk+<yP<51z?!
zJLPt|-rHUHui#i*Pu(VVt<_q4uB9*7cr&M>?4^m$zh|L0a^~G<iOteDSi8RWAph?D
zpPWj+KEG?K|9CMk_g%YxNp)(=&h9_?c7Cs5_;RJCk;k?Bk0u$a`OSGzX6xG-wf5ML
zkB|Sxy3Ku3WC^~}&!Uhic$rUQ#F^7G{%v~M&t&supBSs?yw=p8r#k;kn_+Rk<;>~E
zjkokoYm_!hd{R&~xfRgjc1*!YPw=5(At+@<h;x;05YzHCn3BZ{Ud6;a<yFFpCg%kg
z+nl7u8aJ%C@#^uS#{x1^Z3<JRk_?@_J33ZmM(=xP6!%X}j?H_+e(#l&d6RNH^LwlB
zYqTs}RM@uVUe)Wh9X%y~X8ymiF*#zhTg9ck%1X<76_0zZ&YR}mGMWB5n+J3m%elF&
z&O$HpLA%p~ewI&2TVlj`IQq`h=~170A}hXJXZ-Q^k=6RIky%<tHt+8}w(qok<=XQO
zTmGF1I`j80Ur3Y<zqo1i>JQ)Me^0)8a;Khbc&6c_o%h|8&lenA`?;>Z%5a}={q42M
zwu)k&2K(Ngk-F{nwaaBm*t^eBZz8wY2|GDIyc^w~5U@PpzF0`R{P(AiKk{D=2zvMP
zeZl0LT{q{aJ(wN4Gj0XXi(6VOv6KFNjeK!Z@LPG_DZe;2wtaj#mM{Mp-oD(pFyBhN
z;!)3bb7o;X7M(nn>k>W(PL!`^4%qYXi0Xp-H4iEt^B(%N%fPhYzXSY)o+~LI&)Gvu
zH6^7_^R5RqD$Lx!I-}~->4xn4OlftzQ+Dp$HDe!BMTu#_VQYtp?ZOS;=P~cv$8+XC
z=ZY0Y`{%z&day9`z}9@G>2KG6xc;JbRl`l??A&=auL4!vwtm_1`>y-;2W^t!iC6W#
z6F2UX7YJT){&4pEbBA`^WG*nYzx;R?)7-0RN1H;=CtcFM{?O^1<o4e;>k5?J?C!DN
z=KJ&F=&M)lXVVUA%iFj8oNxQIh~uRE@$HY7MTRRcf3Ya~`Lxp_6@Ru_Zr#=|X}rvH
z-Geu)G=rBZfNok!wJ^!LqA|y!kSTxv-?9VOZ-vaU3GXT_*7|VyWXg=(M#IQw_fMUP
z+Vk7n+b4QLw~_PXIU!z+&Po%V)^Rii$?}wTh)LyYG?gY^XmeGF5N}I})i6=CT48c9
zKqGX*sT6_E9f!091uyQ;y*a!8_H*xz`qrFgENMH!<6KSVMTxeHPmgc9`l_-Zb3u@X
z$d1?Rb}=h~Hs?j?d^_HAul9TFlV?`*F33ttcN-=j+Yy?aY><46hpptAqM6yXybrHp
zW#d}hmTfL}`KxUzn)EH-Jn5hO<O%s_%67|lpY7>QpPu|mKlbDCrSf|s5+D5fdPsc7
z|LN~6Chb4`*6vc*w}%JMhA01>xin8UK4DLX`gZ=qt(SuJWWU!QQ_`{f&=LLo%as>l
z-<1t_<o4zkt(3UzuJ&u`yn5@xg)+1G#5lIuo9vQIxpbgv{q5RC62kW^nsnQ_?!J3`
z<EPP`tq(NnEEWFTiB%M1<o|d4-1ib6@dS_Cw{Fi~^d;s&<N3yO`b_PcV(kC*7duR!
z-gy3-gF)$Xy_u~CX1HFx?sGP;W%{3^2~2sv8Fr+%{_b|0vG%H?*4}4KlJ__-W*WuG
zF|)A$+|30^j*HZ^H@I=b?-f{)m@UhCX4kp<p(eg!+8=(Mcer%<K=<p$V!wL<l~()}
z|9-!EeD5AlMRt-~Cab|~=><<OAK-qyDxAHz?JV0HOKzJTTpo2|5nHZqmS&OObv=(w
zDSN$-j7oUYw<p{88X0a|VImLe3OdVs9b|tk_8_S7^XlMvHuVyp?Phj1@^3k`>HV|A
zAy3m9{Ft|X{-D3(+y1v7zD&}znDVhb_;|=n-yc8w^9z4-I~RPPBRyem`M!CpzpPuD
z9e=pP-TKk-`_~to$|>5BpLQ<O=HERPpNc|_Pu@j$?4EzQvizday0U;y7o~$|W*S=x
zo@g}7y>(+Qi-^Xpt=a9p(&kBbca?g0d3`Fk{GuP4rX3esD7amp<Jh*#YZJFz`B(dd
zzjf-wA4&PyOZMd)o~65|aDGQe$BKoTmu4G0-Yer1E7bW{d~!hQ=l@5XX8X3h*;KLT
zv$yx1Pf3zx@_L`jJ?#u@f0dj_={vllU*5iN`@O2w*S>8|Kc94N&aK47@8&Eve0^ad
zb5L;b-&nT;LY*!%OtZzBnzHuux3IZBe%H7D$HG-vW;Z^Z{yBBW=k{w68{WssoV(4o
z`s_}I7mK=NYUXd`m~6i7a8vDfrSlK|RAeU?Ec~J(_q$YK-n~NRy8T<^#G>ymTx>R5
z6f|}sUVgWU-8{DU@=<o%Rf?-kc)$O@Bs+g@1?$sLRle`Gu{8qc-$-<p^V>WLS$j`x
zUC-fI+4xPj%VNKCeDS&XYlqVBX@4fPYIXm8?f&thqr`RlTgOGO>aIW1vOIjr<8!R;
z8x!;GPHDfY<Gr18pz-q3iYiyDceT$Y&OMXZ8+KmzZ_<T@Gmq6huHMdgO6}Y4O-CYX
zdq2JYd-b|t^**jGm3%+$o1I_B{cJj;@O0+8&l$AKtoMI7{O`=G4^zy}Grs2AUH`9s
z)6Itdve5YExnFq;PMv(M()#r3b@$t6*YO2u=0{z>XH!<{o#0iED0i21=9rZ~PKBrM
zjyD@_H3)Jyo>l)F%el3m_18A0NsAjfcozhQ++Q(0oNLK*hW&Hd{NldF+MYe!Xy@s$
zhp*#e7<=&vm8<5OaT;s*EPuW&DXnF>b4&I|QP<(vxR`$iVgG*23-{L+>bzjJ(013-
zFOEJHHiw*)1Q+(Ux#%=5+$0lO`Fuj*LzZvzZafUSaWX!H%QPiu=iO~ai{->t7Yj4q
z5nOZ0NoSR8Sz<HquTM$+zx#RpUEcFGU$ELJE2I?durlCq&dR2Ri+IxYQy(1J*?gn8
zM*39mzQ2;<RrlN`A6$H4rodLd=H0z6yT#@TuIz5L@@W1uNhaomZTsBz`hy=gvp;y5
zx+3l^`-96jXDdwfVErDsEk|;iZuGOD{aRDGf>svHUuQJ?tbqhi+)MAZVa`e`_X<_I
zy0ZGH9bahpe@Tee#-gWQTXJq*(k|V(y7cumi`ri$y}5~ri8E}g&E#r6IPN|_)yBB^
z8TSnP|L^bf9&V5C?dme>|2?(CRpO#LQ?0efM4{L&gQapt6Thn!au`N6O^jZ5bR)Op
zjW5du>*sy=^LN&t=ZpL8oVvwy6U=_s1xZ+{iFGSZ^_n<qR#y|#`!#yLE-p`aLMMnU
z{?)oTTzWxhisqJ2LLM&X{=a?9C+(tP-u_@xT)Xr0lp7no`;Bitje8lr-u%IXgZtI@
zO7R>G(3%?ea<|=`^82-*o91NREe_EF-G{BBuFlMmV<z3kE8TW>wz;*9o{kPr`uTaT
z9v&UnU*&fAs0o9v!`-sQWO=_}_t6U(ENVM<pUf~>v})C<$8{-2GasDa61Tp5<@($C
z`(^uWzs*S4&1<%2%WJVWXZ~GVTKC$!!$#(<@-HRF$xRy;WMqg=<e0Q7Ak}o?ibqD9
zyp0R?B$%Ij)qg0hIQP@u5FO_USN?s!lVW%%W#xxs!5g$aR<(uX)bF_#u(aH2higaF
zGS}xP8a*zRx%KQ~4cYXn;R;u=rQY=Uhi^_=Y%ym$Z&mQ$KeCG^thk_@W^t=EwpSz6
z*yBi$#M#sx3+!9}?wma#Zp;3-bFX<Odh}fX^}l7^MQ7IUnmTI_9Wn1)u;9wx>+5}#
zoF?4)_ai!Ws;HWHlhPGOp$=B3tGZ#*JX6p8UDM&(V0Gf(jWsv3nlGNLi&352b#dWL
zsa&Be9Q@N1ZCu(EcCw^x7PUO8HfLwfk$qo;p1iiLU;k%&*hVd#`X$UFM(l}qytgxd
zuYdNn_`3B}nSdPz*YcPH-pt)tvYh4Qs`b9#GWfRiupGL2^|tm|hp@n}TTkX@I;1Vk
zf92W9_G>%ats@MDyI#Fs!Z2Ym`?)8f`kyv@kNK<fPC<+@s`30%HSfn9UKh0*?dLO2
zQu+%&f_CyT<Rhu}d8<0?|9RkMO?|l26@%ER3^~<I9EE$hHm+PHG&yc3Uv*#p=RnZS
zBJww7vY)+i3dvY=`0tu9?RhnyJV9fF=B=g-NgE}KpPxH=Vd0_4@-<KAGpYrx6alS+
zoMTxGTEhDLl+^lPTm~D}&6GGEMp<r=(%d4&$?|N&jwPpZoOfRAYMP{#@?0t~E8&7`
z@}|VYY%4;v*k-UOfJS-(6*A>kJ7sk6yizbMIe3qA{u+au0cjf+?6}fXJpEK)=Bjqj
zg&7r$YBOif^zidrXKb*!^!2qHJB!s9EnaMxe2iz$&u6nszx{o+di|r7%jbOxTgiLt
z=jZ2z=WV|)*fFEArye|ZQu{sjM2b=S@2R1pk1xjmejIbsP(IY{iS^}mQ4O<$<<=JO
z|GWHaMaoOf>4)4j3R<#KD*iwG=Fw45vzML0;HmI~=DA<vMFNvmM49jVvAdOhDu-Py
z;wy)=<ZwmZlBW#J_gBOjc6H3Tt|fHiAB({1(yZ@6&YXGmpp{Y95$9V4fBHpusO+oA
zl#V*Oy)^6psZ(AyUoJS`*nhuXdl?(oM2{Br`87hIdUC%v<A?HwlNS~`Z!CD|RPyG=
z#rvwJRr`1h6pOCDy1H6WR+e}3O`g?Lh1WB2f?cs^@j})a3<tJkUfxjh@{-l}?AzOP
zca^>E3SAv`b!Wbd3(L7Vmdy_yB;-%Ip&?^k#`FDty*&?G^M3D-yUlWMCEVPU8nF7R
z-`n}=XAUin{-u1pVBb7#<xg`r=FU4%J2$?#>VG`H=%btdMhP1~ZTsKmBCB$+`ule0
z-7e4Xy-(Q4lsujBzTArYhdQLBH*!?eD;0b<Mcj46(D65x0X~{x8l-vgz`B_ZuQfnP
zvY@1gy>9Nqk_t`+mepH+ylK^aadTb0t(e;rYtBI34^L0up3A4t$k6K4SbndP{qL`@
ztB;>znjfKa?6SYTtieN7h6!`#^juvXo_u+kFOR;WlFf$$%sWb63M~oJJd$*89jFH^
z!Vy>bRMf@ws%=~Krzf7v4|y{@_<B7)z2fA4(3z^<)Ad{<B4+IO{<zw2u2tg4M@RkI
zr!zP#F=BkrbGKC`_IcHso)hKAw$FVTRKdx>vrmiX^E<ybr(^q<N_TBYkQDPTSKPzG
zppx|9wB~`7HUj}mUp>|^zqAV24n&5B8ftLQU!6Zq@Iaq>!@_g^PU=~k^4{{jsS)zv
zDE)asU@M=z{cgeJ_IttnpmZ|7uX$tIIX#u5TMK{QSg=4rCt?GGu$oVUhsvt<S4`0n
z5fY$Q{+*J`zW?-=w#nE1P+Y(i+Hqn(XoeSb+u4(olX(n5^L<>Pxs`|=1q-kL+WqZT
zcH#Bd^2)XQk1dJaT^6yg#`4y-+*yyGu3WhiG*Gi8>iOZ>|AoXvy3N`Cb?qx${Cc60
z()|E0(-~J^3*Wh%xi0$n_xA!_NBOrn=gc^Cdg{dOTl1G4Walq;n9U-7$orp?DD!)N
zmN>cKzx7H&V#}H9e(4uf>(__FR*U^tsC?Ke9`~VK5Hd31;^K0pBU9u+%e{suzBhKv
zA(4M#1p^Z}gPHUD*`M8G(O8mKt~~VwXaLHi%lqKH$<~Q$biOA|bor|7vF=Fy@qG>9
z%k)~^Bp;R8CvBA2Tm9W_ciG#54-XutOgHbne(*peGbr~gS+eBE?kQ2Tl4kVm&%L!p
zbpPLP$EO}&8>M<6$L!}urA4!R)P%R?-R*jJcek>Z7MB_5_QbRIQ%x(CCUPWgl!&kU
zsoLYVc>ifdC8ewlTH31%eiogZdi=bNF}KmoGyS5L%Y&EuS=9V6@SA7zGSFU8QSru(
zLgf;xxzn|>Yn+^%46?3h%s86{%5-6?uijU^y8FY2f;01Mr6;TTHn}Jj?v`(L>2y4M
zOwmQKF`0G$!c$Q%k7{+k3P0XaSF!ZIRY|ARn?U=(C`-3*9S)8wB_*fx#I5Sv<EkZ?
z_~=4~O?|cYi!1Nq-#2=&@OZGXZC|@@+pPF!dzCt+x}$e9-?wEb>G%vUvA*alNxx@-
z^nXBP{7D^_w0i!Uee4G2|D-o}%5Y6${QiYGt)E4ydGD>Q`}Rn@Usox)x-OC{Sv5at
z*#T9tPQy*_BhKuo<r7*QRkbyL@x>0%jcV~VA6*yo8hQHp9sBa~^2Po2_4U)87*n2|
z5jUv+R~;_LFJEV>rDbulk*VKp@xdlm?hD&;qi39bre;`ZJfZVwlE>1ZCCipATCm{2
z{igzgf~FB4wylVOtp%vs%gD|zx9`)91dX<!m0yxw&uMFD9B5!<F8K4KaC_hMlPN#G
z-Oe{Gdg7rUeyw7zU9D8NnC_uIS!=1(74w5u9$CBnUf0RV>duQVR&0HLsLT7uj~6+A
ziv9`DSj+Qv$pO*jnXQ~}(;we@Calm@-dx8&=UVbf{z!|GZC6(Ro%Gs8X+eE^fRFsl
z4zY`I|Mun^G3V#AiTz=E@~PUlMeb~)r8(2#TfcV;fkIPBNlEAca^<^s^Unj9-X2J=
zZg`VaAMX4ldaY6;=iWxmzl{;Od*`iMpdvp1-xvEecRy+x>Cazxy;yLkl8%bd|Ci=+
z!frn9K{2zdY^TSqKW=`%rdhu32V?rVIV-Oh|7;4;a=pK=w(xPU`J(#&{{%YsSbuDk
zva4sEp)u79bpIq<Gh^CjNk>OVi~4^ye)G%zfA0@l?ds#hBP1-GXf!h*AfO@ncwgnl
ztWV}`Gg$b*6|wWB&FTInZ*Pg--Bo(Hm0Ns6@pHd7_x4JwP5$r9BURME$q=)rLJ%}5
zaC38dtd*aNP~y)|PiL592K^Pec4F!B<&R&l-+%19{ePalaqr(3*<9OGS==LIDYSCs
z$_p<`zE-V^aaOxFH?HaI%=wDv3l_$mcYUI>(W7ZyptHfEqjx1HRB)>(W$vAq|3A}q
z-|e~Wx$fM7iI47I-6yhWQc}eAf+gR2omNML{+)LwfywS3>zY5ZKMrrbf7yjMZUT?Q
zRmmOO<qhT>gw@N9eT-`G^5uzrnDmDCG8>+XZ1^ry@XDxQpMb{tFXgE&_XK5Fw)8OE
za$(*(xj`|v@!ZF&r$7Fja5nAm#?8M$v$JpPw{lC~RG%=jm`$wv=JL{j%PK;h0^%2W
zbRP#@Fx_chRW8#bm%F|(MCo&-uB4>okH`J?pt5I<ZM9frWaNrft3FlAuH)e3bljYF
z7L?#iUSH!4kFPb|a_bkb{i3$B@r-Jl)6P19E|d=qWu553(&^Il<x7dpzaNkNzAp^W
z_;A6QKk>o>N6-z$OyE0z`6i!a*&BDBb7F6RhX=>Kn$Nx}>gvWvj`aWIGT8a^+3bn)
z=f8hn)X~xL=GDc;?4a?W8#!iErcOPWVWOm=!C^F$Cu^%z_4jv2x%KxvxPD%k*Y*Gl
zgWr6+-q-8*%e{R0((kSQ^wS^jRlk3@@Atda&reC&Pd?cKx)%QazFLd2Hxfq1#)UsW
zJ#F~cqci>V#2GU>#B`$`tXjR!>HIv~iF4+>`D~SArtK&8?&!fgx)zZ;*k>+PFWmV@
z=ghSOa^DvoQ;d-7YI$ImvGQ%pIYH(Ny1$}Y*j#__;Y(i1TA%jfW4fE>rA?;`?bb8>
zRQ<>QJxk|^l7gB~W7<ToE&0pbzF$*(amPr)s8gP4+4(1ov;7#XjT(ffH*Aqv&~rU(
zrC=u?<E>*1;i?SHw-}mlGu&$XI&&6i4M9i83e9BD4VTb5m{o2zuZG#L-CRoFI~iWQ
zs@!U;uVFgnKtN#Msa0I{)17)JgebK}N%ja#<x`Sx|F+{$g290Vg9V$6HspP{mSGa0
zHFd)2r~mX?r6lTEW~ivCJ*xlzTmIY}OXig!Tr+*xI$fHIpPzfUbb4ITs{WbA>5Jm`
z*Iju1)nKMic-=QqF4ikqraWxSU#e{1?fd=iSB=&a_5VDE8*k=BY)<2S^!V}Lu=A@z
zS1U~Q`glw_-$6&L`pWf3N4pC@JaAmHY}qf}1}$4#Sz&d*HJ`t4^iVm}Yksd|(IO@J
zP&XHsCwl~y-5xZu%N=-ndiuhkl?szjF1Y+M!7RLebKH&s#>B)#gV|?iSQe}4#q4-6
z-AdZIfs^6I*DBDNsq(d71a-u^AJoO}Dml0*^)%=ZCHb)HUnF{uHSi>aYE7MRvPM4O
zb(dGSpc?mayOsYko>+AV>`0!^5D=Hxc=gmvrg;;*js~2vm6l&oo~9je>brH;gCk08
zuv<<|nS$!YK`k*zrVQ!!U}<5i`@tOOEWYNFQpD5wom*TQot6eUE`9V~Myb5hMQP8!
zU$0M`Kkr^rVp3uyyJ^#=m{-Z4o}7Gfc{%^5&z~1w%vf+WYh(HQxF=7ZJUG<Kz2Rn#
zhNh-tTwI*3E%zt$y>b2S^0gx0?-cX*xG9_E-|N|!eEiqid6$>_FW$39=JWIO$0sN{
zD@@&0m)&|b>*&hh<sZIYk3XEWalwieCmtJ!l&7YofHxT!BsAQ8z9?v=fTUz+?(J=c
zds;d=m@fVOe!o9(vD?ExKR;i{FuCxu1k{W&%elcY(WB+%<>kpYHY953>bgcoO2S%b
z4{qhX<L2Z%`1}3-{^N4hJfNH8`0f8R7^k0GuxXRf#*G_a+}^H#tXI0-F!|Vzx5j?K
zi$b)dQw01J0z9S!c>LJ9c$u%P%ExlfC)`1X>(|2W@D6lHKuXx)^u6=xzTfYfuV%3Z
z$fj*dKF(*7e@{lJvv_hc==3Y;yd8{giv=%Uycn@5g>&Ekf4_g}%w!75%+wUqi{W6%
zxVWgbzWZmrw0Yi<W4+RUW81>l#P64TeSQ7+a!D5#mpn<U5{;swA^|BWP*3G{-frHd
zOP7Y<x?l6zx8~Q&<q;c`ST}9n%*YVCyX@${zrX*67A?NGF4h`!X2IuYXFr!~LgF7n
zUSTl!H4l<OVPuS$q-5vob-VeF9zEL8(Q!c7-{#?^k3~CW7Q6Smm6e&L7)id{{obx^
zI;ce($h$UbYtzk~wxdao85tUKRWBAwJyfkfdG@SpU7cNsmgtu%+hsm8AGK#8hQK;H
zI%b)HsylF4L5Yc{=hc3ToHAvK!|JO^r>E&!)c@P#ecb-T0p<&@zg~D*^5gIK`xEER
zjrE@j3im+g(&Mt_pjhK-W%~X7y?b2Tya)T<@BeR?l#~<@8rqt6c9x=^-nn+LYN!>0
zf`Z^a8qA{|9UUiBLARWKes(s|L`re`>5VBTg|`3F(ARf&abW>XDpjqR1X3-vi%-^S
z!J0KZ6DLlL*jKajK^<2s)8pg)?Ji1;3{$2|d2lOx{nt>$y^Nr+Wx?<vH)sm2=7Xb%
zxVW;Bk&t%Snudc31uOfPEKv~=7k5?>0;Oex*=N6o=z?5q8Y0xm61G~@Y&LJwMhQtt
z$+GXSZ*A2E-7LRhgTa#J%b6Lpw6#IE5XDdP2H6P1SDttx_w+z!37X1)>bS^A$t6LW
zMMXs$>i$+u|Lx)H+v=gx6t?>4^!PeXhK&3BY;SGL?H1FGS`fNAOhZHCz{|_aK}Rgb
z?k=nRoe7Tb25%pqmZ-IEj*g7y=GkVK&)@xS7x&7QD^Hv~+Zwgj?f190fgvF+n>HD}
zD6x_c_kp<yL|@s0e3Bk0Ts!7mTI9-I^8TLe^K)~ZPfyeR_@J48*H!<bA|owrZ9zf7
z#y(l=q%$)NIr#b8<JP-}hKe3ZGBlCmoiur}VcnmKB}<nketUCMLsRqPCu30CZ;`{)
z88bL0pJZX!5Vh9yR*9ADv$M0?U%bdjNljI>v5^rK6^+=EA$Y7`o}a-$s@HD)Ot3Sc
z#0pJe<OP`^1C_XHlqPbl-}g(atGioJR<;*(x#W%=H`eZ36Q-@Dtvzx2^me`2T?ewZ
z9!lG+sH4O4@Zm!aet!3i42?Bm+M70QT5$R0hN7ol8X{c!_Szs5xkBbzm$%)_Y4cHY
z_V73{^(`o$y35zHv^q5|TBHP8V*cXd;u$uTMqOQ9>)sqc-v<giINqoFwVV;o12aT^
zEc2TSs`VzHY+1ERtLEFy^t|s&12h8S;`kT@x{qGS+WO<o=JOk}u4+ZB4f9YD;*mDv
znXKmP6cQq0WNa)bBGMvhoc7>qc>LFE!5}9tVo;mvmAEm2;enUI$tx>^LAOnU+MPx-
zLEfwQeAawp?rk#$hoT~*DPF2PY|LlUHs8-u2Wf@jtga*f^q}XSK|{BLDY~Y{#;r$!
zac^Azh7AUwE5XcWpMCq!M2eR|!Nf!)`}(@0GYpeI+)ST;Fl#FlgN_(C=z=5A_~z23
zOF=i@XJ%@${gJQ!E-M?lbsOU!OXJC&YJ1Ctf;blnJ8E8<ox~X8!qSp`@R;kDTc@9P
zX=rt=h;caB<rOF(5YW}oz@jKn<>c{x?>Uvr`|Wr9V4OMgj7qRjMP2sJX><0TznA~(
zjOA~e>JtJLRaH?>lR-XN^v!o+z@NXfF5kQ<3A(4CLr^&&DvB#VKmWzoD$tNoJ!p&~
zH&-_+J6n;1=}Okt#a<}EuuBmm$@^6Od^$ZaGLo~ryj;ejfFUz8GgoT;!i9_s3xZY_
z{P>W#_-~1oY+U`{(u(S8W`<X<Uki$eTv@ggRDP~V=HTRPjL>OwTkPoJ!7*pfoPglq
z<^>BBRMgcUKWvwG^YuL&`kY6?fFWq5NYX|Lucen9rwW4$04Q;HhDslLyxdw}`1qKj
zmKN8`moGtSx3JI<l%UpzaZmJMndrf?HHvp*M2}tVuLaANu?cmuaB_0)`2X*>;zW;t
z`1pR^=xu*&mxXAx#^|;Cs5v`1F`b)honG?q&6}Jn*RL}(Y>CoMN=}|Qabn`<{@I|U
zAd~(4+}sy;cbk8yvi0)vQkdu=ARy2X9#_e_+<(4VMPGkE|CT7-BT0rLT&;7p)j;t8
z!@D+O1ZPiCd3k$`9y`N{r$s(93>dYha_Q;m1*{AaU||&MWXakpWi^-2YA#=CX(<OM
z=fNi@C;#U&-)VHfMMun8fF&d}^x*O1%a2O^`SV9%`e{X>&IMPqa=&c^*D=2f|NJQI
za8Y7#aByHSk>dULvA=%7vSr6!SUNg7u2`|6!AGsx<<QfK;7kZ3zNr+Ipykgib(K|B
zhYlZR78Dem;Gt4bRMfP2v$2X0=aL}JB|$Gkk25+5w5<LW^ZUaJr-dLx!&V<%;yKyp
zoIVGWmbNw{gV9VLc7C}nXW6|#w!H1~TIv)UDhi7I`1t-)r@SUVRQ>zwt8;Fy?v^Os
z6eG!J=jZ3|PXZ+vP<Vqe$DJg!+}QK$<8k@IZ*L-BlvuqevEpcAa1>Z@HA_*fn~}k4
zE}zmwj^bx$8a-5+cJH?C>gw8%bd;;(Xwr$NpH?5cv#-`#&36_{s}tkWAWnaO|0`Fo
zO3tZ&bfojcw{LAu3mZICnw%DH_<0;${J%Xszy4q6#l`N6*RA6V3=I76>624#?%IR<
zjMLBkvDSG1=xDcwme!`?tsu|Au{mZ7A+WTx)S~D~M`W#j%#MZ=Cp<E?g3iZ%@Z;lS
zw%@t8ws0D!pKFO)+vd0YaF?j|hYyGO7jNA7aaG;CdGlr%CbMnYyjf64sA;M9^ld*M
zD=H}|E$U1D`|InD*XwqJ(($85NjgzmIQ(rsx@@kyyxia2$A{<Ke0xwywdcbjZoU=M
zzyS#*UK~Rn-v_79P1<w)+Cj;<TU_5QElthF#%4p=+bGcf#rl6g)$iQBYgqOs0+czS
zX;eex#@6iVi@m`mhV`n|tDU2wq#iwb1R5EbF+*Za{C>HUCr|!(yZ!!!oyF;(Q#czN
z8#Q!vTKfC>^<s83ELx=GKHU!<VlFN&C5IEyo1!=GzP!Br<G<hUlke@R)X>mqa8Ww=
z;^Jb%%1<dKW@b)HgBGq?!!vK*ybm8f9JsX9d*Suhvax2M!s6ylZv8zC=J#uaK?|4b
z>g+%sD0tw|BWEj>wN)xLHTA@)Q%(E#+b;>yOglgC?Tbk$2`<kAd9@QLfZBssU;Xj(
z`FzkF5p%3cxkN=pKYacSDlp#d`<-{E`u*O5($dnBnOB+~JV<D1X>m{yTDWW1uA~1z
z7d*u19shjZo_}Km&s@Luwl+47CWiF%bPH?i<hQrBf^Ok{8(_OteCg7q5&P@*9)6ae
zm9^>D4C}Ht4Ix@vf9-e%TDE)wv=aK-mt)fT33qlBR(!eWt~k+S!R40=0yGrFx&_6=
z+LkR-6A=}CI5T}-W7OKRlATw$Kn8Blldb#vHT=o5XNy*@<Wy8tl(4BVQ1hSHv#<8I
z)h-v1*I+oSalv!3P~;eKdEyYgJ@4qA%Fh#K&dl864;nD8d@k!V-|lYT)KVM$eHQZX
z_kMqQ|G%8^vosS^Q;Q8sr(N9KlJ4v%v?zNc5fmJ}@M@N9ET}vZ-0IB9$tht~q7f7n
zRPgSOrG^NX`*aqD6{~|4Out^a|36G4OJVX!nTWvO%Y#;KNI1x(6S;|{Xy=`b{nqdI
z2!jULLqev=u2zP*7DRhPkK=k_wIDRqIc}ePuPFP)kaE7PN;8vFMlVdbUX*&dPj|nP
z)pSBqsZ(3!Tw_5|cT;z|Qp&&PhhhdINh|xEv$9rcIK&<^Jn{Mb!i_rOr&bBQ2;s_*
zdfE{8e8Q}bHI8rIa810z>L*t>fz{1HOosXV4wW75CCv)cZtRtt>(>8hap;NL(QTW8
zx31V1(BJk*ZH1`RidUv(>)TIcu^c!W&82Q`xJT*kgWE@$75~-<7}^Nz`zXh!xpH4%
z^OZAIOVX|@?_MI<I@K%0e8t5jmmHTqyua<5P$$cdogELK>A209Z>+?W`a<w!+Y$?X
zmP&8gpy1w3JS$VH3%7mpe{y~4LYH~HR-vj=rbQVgTJ2X{uA4gw9K3syTTiIGWrwTc
z9c8)LnqQ0kFL1Q%aJ62tY}YQUB}<kln3{@4Mn-CAX*rdan$DUvYeCS~_4Ap-!^2Oc
z82$MD8`QinEG+c!@^adqcUM8ITQ+vy)fZo@_WXF%9kHjv@XX%apP*5ttE)mMc)a;<
zwN?4W3+P~(tR%CKPH;?2&+hm8q}}`FOjqyUzTLd;$3ylWY4dZ(rds;d)!FsQ*>-K&
zVggE%OO~({?Ub>K{k=O(d#cyNXV2O`d?;{nbzK;~KF-6-t7-Z2<<75GW@)))-He;F
z-s;o-*Yhm{GG0}@ot)#P_OW64X8A*RA78w=S-Ogq&$%hT-ou4&2mgZW%*(kO_r5%E
zl1X7Li^gj9RlV)bf~68hnh#W&A2m0$BqS8*7^v`lC@3sRg(deAUTBY}G@xoPTPdq_
z;OyVLQeI_F>z^OKQ}S4Vh4W7H@dMgLY&M709R+fJUzp_<*StwNI&kJEZIPqL%9+)7
z$$7@uKD=Hn!j!j9IB)K*TQ&PG317AN>dJR+{aNQ^Rq-j8dXKJOt-i~*+hKkC;)hZ%
zaxU*Iv9kR(f8DWf$)Xl>!kBxfP49fGX?RHX@uWWn`{Ehy#N<djEx4xnvHBkWjk&*d
z{ieNdpVydu#m}Ys`;iqLFD0Z+h35s?&px;GV#bE_^Kv=2xAC4ldGhV2MtSdw>gwb-
zH#UMQ2+)oV_vx3@^!I#Vx>x_dw)=ebhlA`N&zj$NP!YPhU{zl)H2V4uGYEgadhJ@$
zjSYz&zP?*u*sKicS{uC`)QK@$b>`oyRjW2seoo7|zfbn&&6|CC%Y9vx1b=;f-Tv|M
z@#HTrE*2COZF*VLJB#hjx!C5rJMTY=d73!;oNJ1nxw<|N=YH{I>+??L{~Nc>|Bxj4
z;pzMXvy>g`roMfyoTa}+=)tyk2YR9#c2_Yb#lhQ6S^UuLl~*plC|z+buD5H8YrskC
zZ;w=!vM20vJ-q+*=?^b$xCPeimT**F?|Si_eqdFFamgyT)qTEK1S?Bl_J1hc{7~-Z
z*;mQaWmX?*G(V^G`nu5Se%~t>JyMdsRH;ZY$G_&f&hVOT=8G=}zAb+GBdc7HOKa8|
zE3?RR&T0prL^m7cR&b=8yT)sD@kPjwpO2Q`nDCEr)vT_yR%R1TPpZ7zVf?Jn$Fo9G
zE=YcL-`dMBH)LK`tNHu&I;c_b>c-nf1r7;|0tLDHKZPZ4vwknIjE>k*pcq&Ec5B%D
z|4%0SC*9nX8n))eFW8X(@x+GCN)ayBV|}vS&FuW!Ue)mP^Z)tx`~8lW%Vw{MnOPee
z7M65%Rp^a9mBt~fUh7}6)zIL$yxjlz-tYIgJCE#=4l>Dn5;1?Dgnj%UmakfDW&yvi
zDnAH2<1wfIUgP1l_7zo}ALhq5@M<<}OKvw4-WnOB@ZnSLfgZ*NkAf0YSY|Lcfn^2-
z->d2YB{gPJtNSc>i7YB}e|DRHp{Mr4M|W>)J)SCiv+Ga1U8`GM_SBCZ>!h1F8qM!_
z`jy-9cAi;$_ORybD>wdM%3M-6jdgF|^pzd!o;*@MdSUzS#ov<+8$_?&Ocm4qaPC*m
zoRd$P&%E_ruwCT5U(b;Za{Iz0--rCHtC{kN<<slSYmDS3+E!SyCzPH4Zn*0+&+4A?
zcXupxVs;3;eEBj=a=oo^r^}A#^QsNf&&llAwaaRk%;vW@HZpI&UspZ*c;wbBQP8qq
z?U0hc&|$8Lj|~nSu>pnHEYs{;CT<xS8t3NOa_8sgYlo)VSM3E2RUQBI^z_9G1%LO)
zcXxIk)Ly@*DQ<67Wa=LK?rje)3l|5hJF)##h08YsrALf57ppn<%w@i9HzSBy=MLYV
z|F@U^S6}qM+}mWsBgX~lI~Hq$+G?P>YF8q(^}nKd#hD*0OP9wr#4Rr=(R6t`O`*sw
zVEy-p;=fB)AHQIBa^l{9xgpEmZA?maxh|i+-{6Q}Jj3^nBVql4Rg0u%FIQP?_4rr(
z9PcY)AB7JU+<rCt!6W6|uM+n1dWR>?FJ2f@%)aki&ZPqiHpYrfL7gi?pTGVRRa5>?
zca7zDv68B_Q&%f*>K7CYHZ;$)j8R?7?REL}S5On=<ICmqoz{j$@7(oG*T_id{hrT!
zj~+jkjrHn&_3G7yz18JUo^Su_sO<0WKgY6|ZLU@6Ca2Wv?9g;#$;a#ywXODdS&zK^
zJ+0)kvrM_;Yd*Gy9@{j1)-0(r^X=u?`Q=JVG|N<lIt{A7<(!#i%B>XmdR_ghQm-{O
zKlO9=?KpGls^HD`_1+wDJAYb#;gY%b%hBj`BfA}Y-_xkIdW&B7bqjxZSbN~Hvn*_t
zir__F*wKk^=ftgdJ=tlw;#ADT7eO6XJo8sXa(G5@I!=fvnYU}7(98K}oA-QZ>eW)-
zwXZ`Z=!lJl{Jy<z5jA<|-Ua3CdhWmC)!WV5Gpbkc{Og?Oc3bqR*Oa+yGOymqJE+I;
z;@#Dx{mZ08XRW%Lu_|cc%BZWWcHVM&q~vyF149e{r}q3Nb{p%RPES;t{1!Lw*}?fV
zJ!|6b?L0s0LmZAz=q@|Hezm&V`yHb51lNhpU4ET;{=Z4>@4t!NUSYIp+q;SHemt0{
z_n~O>o6;V)<%bsSPfMu(S0x?lmSR75@2<ylqstG(i=|zxw3^EYnvOiyE1eq>`CEPR
z$qgA7m3X8~PF!3%<I9i7{mD;HO%0QN|Lu1E@ol-c*O<k*r=MmJE)VBy`});!zn)Ob
z&s7iJFKgKB!l^#-Yy5TXtwAPPDH^Mb9m{62)Xxi4`dMPS#p>QYP;YhDJ(gd)5-KK%
zSGjX@d<;AouGSv1rpYDcZbO(Y%Ze>QSF}?#R!@KEw2-5I&XmU?Zga0bOK9lKyvDO-
zPtNaeZ+E=ic6*K4JY7*y(Zq9eEKi)>TiDFr#xLL3$}R4swN+=s?!e0pKkNMteY|wn
zY*o(*JC`Pj;@|(ox4YYC{XFSj++c0Tdg}GsIPr_6FIPT1aOpSW#0M|Dpxu^^JPl~G
zJnQ@yE0KSu%%+w1t#=76;ybSWh_U7Se=&hGw-0)UM)wuZx8qAqUD&IwylWqalHj7{
z=i2M<8>Y>lyl*2zw46oK^$9(Or++OvFKp;``!%=pMw=q(FKa6#Hr?Lhap$9NefPPG
znO`)lBb%F=MKvr!8t23=4Y;;SciwFoyN&N&{ErbYnR|)zT%4cow|tGfLmyMc3%?xZ
zzF@NTBO@bYhm0V{%=cHhCu*O&w(!xMuX0=)OdVAevT_6#xv?uR*{^SNC}l#G*MiI|
zi#9s7UJ|}~;%;=?m-$=^r`^_@a(we-?Pc%e+18)SOZ$5Lb>sHy>B+Ar8qL1yvQ1F@
zRo8#Jo1${-p0&<cQR=m)@I{`C_RY-4r#jxKpRpB_=ey4zKV4w+uh%73dw#uI4eFis
zYG?mf5#qd8`CJxsQ_97q5>qBkYO4GDYvI!9DM=e8Cad`#nx-4QAVe!#ru_4>v!KSp
zn$WcNv~GsUh0K2p3l}t4>}Tp={oNuUb!kcI;m)Rnn%&-gn`hQUw1d|0DhqeB_(%%3
zY^<Hq@j<7B;ka({n(IFvd~mg|*}9mmHMKWas+&=5neF#G#XmkA=8t|OE+y49V}^u`
zMZtoj`z~I*=;7_%JURIE_5HG%`uhC+w%;VQw6tVmyAJb87%<4!{aAQ2eluGs@4Wl=
zLgK6aZ|pEq`YoXF;N(5|M5jA4pZ%>SFy8scsgVEEN>VU3@s{p^aAV0N*gBCEcUWRM
z-sRu)^3Yn?T7WZ-SC6Ll={2u7{HeQE>R_#1-p2WEf$hcf?fQ;Q(y<P4E%_^W#P7wY
z6G;`NJ9i%4x3l{6hKJvnFKE3Lk5lSkv6)%Ve#be+=UcS#i*gaUbz3U_Tw|FL<9&I>
z(Vts?{`ma%^NN!>w+}C!Zn@L5;Pvdg6HL_klscbsZ^|-~-cX&VWwc#9+HNO<OF!?i
z1@-05FV5~eJB$CEeYbP|yv;Q+>>hKZ8l(ST=Dlb5PWM~xnvjR<kG{0nWFcF%Hdk-=
zuVd8@4l*BpDD~h@(tZDJ&mQjHyY|Pgz}*+LZ!ycC_iNZZ`K5u`-njPdla@c|Z<2o-
zB02FdsIAz3_}k&LCs!Zcm%sn7nOWYQjP_MlY%4>${Ox|SczSyF=`EcJYQp{g_EzmT
zM^nRjyWc$hHlH}Q<=$@V6jpayYbN{c+H!ySB}<k#2<#BJJBv|G`Pa|KA8&_nOxn8s
zx=0m=MZ8?+_iLIHVl~Q3EJ4kPl!Yskn?D{{kX2z7YPoC5>Wr^JGUr~leBZa;CD-{i
z({jm#q!>?6&ZMNI1pyj9-?+KC4<Br12MwBQ1}{rE+{UZh_xI=X`Hv^M%WVu>85SNG
z*w`*#C(+t^$K&B9!{lQR)^5Mo<dO30*Ycp-9n<-H4!`^~?Ql+qm5`&r!=?Z3C%GJ9
z)-AUSW#IYEu)^@~@5voKGpvOojBZ{G1x*Bih6wH&z}l96q3LU#0#7CP=^eIX5scYW
z<@D^fywG%oj-~r9WQ$%fnd)>mg2nZyV#cgn*PD&56t>*kB4ro2xu^WX>%xbp#RF@f
z@&6W0O>Xkw+5SOqLhF%3H_cg+(!)8F1h;sxhFo2mp>x*F`JUyAE9Up!`6P*#?<jxA
z7nzW5QTfa9(Id9p$uh6nvNXDk0_NAgYWuS%qS@tH<Gb^9yy^P`7T3Pwmim}_KQ?2{
zhWF1cau&!hla;xcw12<Y^5pm2%cI_u>t?geh*=i=dcvPPtA91GWwxxk*1qRQ*~bG%
z=Cd8LzqmP<^<`u8e?$8ml?CnMkKXaQZqJ<fq4&GNt@X+*GdkwDNc>N=SMlrJ@Z-*&
zy{SJk4=JvAWoov9r$a`r<99h<qk`GLhHvYHr&j#E-EB7WznjP#W!LQ-<t1DNjqN^6
z;ww2msp)cQPxa8B@YrdgjFogu=6nMM0sXt;shiHvD(3$1^=5r^{iiUl39ZTp->0?g
zI(oqQ6?6GYeyNbF83EUow!f1(7b@qrcGI1UsoSg-^De%4ben(SyNw0KpITN=R)4Ze
z>dMMh0XHTz7Ef&tyc_cBg^}!|X&0<NJX>&9AmLB>y?*<D9j@JCH#e^8J9zv!`~BMQ
zvP{g(vazS`gXUNg4m61U-uvMYcg6R+<^TVEcbBhisr>wGYsI}|z0!t-kB*pKt+3tT
z*3j7<(!$!$vM9bnjAh~9dwyZB=WKi!p}ywMk=Ni$o@E^;tT(<_c|_LGuCh<>s7mWK
zZtv}tkFOsV6`OyWLHO~rb91}<?alUnY?wS*xKGBi$*%Sn1H%+A)x3Q_)8^PzUV2hF
zapJ@s1rM2)1g*UKYOC1Vu<o0i)0It4uU=fb#oFKYt4P{eqe6M{1Cyp4-(Z_P_3HC!
zo_8)D-EMDHS<<*)N5oGl{l%9klNH&4R|*7QUOgV5b$;WoJ+gDxdmHTf@y&fkwalKm
ze-(v}TzI*4MPS&11rM1nt^T(waeeZ(wvabXOAqraUR&P((a)6Y!Lsd*I&tCKcMIr0
zxMrbnM*2f3^AV*5Tlh3qvIc!_EU8;xt`UEZMK0^-EfY{40pYE((0RvOim7)iQ{L|5
zw8~u^`|Pz%iTE8R_o&h{ckGWXT39muq+QT=iyue-3dacsD^B}0<Hbt%<WjCz+~$k5
zKJUM<YSr0Q2X}vV=6L;m=}ptuTex1Ba%F^u2AtfyV2w4mYpRh{SGmLTtvTwmH~fn~
zY+bbL;I=b!_g)Oi{=-<gf5%RacYBW{L|@$K9yoXJtwm8v?Ejg*Pq@vyZRy`P+-r9o
zd$IH2Ua`aa|89yszp(Q4g3xg1)vKD8tz_v9bzivRhj7=a!xu7N>8`qd%Oxq?rQfe{
zv%7fn+oQkh9qv6_D%LOk`M~QB@6GqEeY#a6|MYQ<d*Am)*4|a#t(@_|<;NEZwvFAh
zPwunomD-xw9yo1}r0MhjEK!A(4q_6W^Yqsm-w2zzOImz?<=I6aZIUNn_<Ayx?e-=6
z`fovV*D7?Vet2!n#`yR6VdY)?EW*}1UtaMFnQz-LsrLS2#r01MSo>ex^Qft6J-F>s
zv%OOK<D~8^-u<~|huoy&R#evgyu9MHMcT!RbNd#4@Y}(<>4Ant<qsx-1*=v!Y}&+O
zn$Evq<)vNLe|Nf<xj&k7o~N$wtCek?#6J0->~Hq($ouho?}h(6e~A6QnqroadWWz3
z`1Z7hlc}uiS{n*4DVl_>(y=q&Fx~v!eM^>gjOW5ur+>dA?D6wRfrQ%+h59eE#rrQX
z))nv<8fNb)lTT1$D6g&O-gWQ(%B#*Pf1{e@-`jBPy=FE&zJ1?a=Iwi?By3o_U=inK
zdy8hbrQ5DPuKyAterM8y+_L)Kuzt6xV!XXkBH@}7gRgZMTk={|tYa(fn${e{x9`5Z
zkZ_~UwW8yH9<Nwooc}#0zg*o%Mxdk6^Ir##$=|)Pk?W6rTl_TQyL;!&$FpCrmE0(C
z_4fIM+c&$ME6VO0y!f*Ae^hkyejT32i{+1Q@Cz1rm-y@Z+PL-3QCH({Ox!EAyJ&x-
zTl&4{r_Y|`w)Z!9U(3LdQIchnDW!1z%EFk5{daa1pIBqr`DD>rjeH%0Y8eIzp*sCI
z`3?6HZeLG-o_uzvxvtcEqxk6wcO*YsxVhML1bm+%_B%a9{`k8)raw%pO+~`0dUZLJ
zj{H_xn13OoWk+e-@+<Pbv)Dqky$d&5iMo4jTYT`$_xNol%g-<0q5aLXId|sFnKSHa
ztwOX;|4);8{OVPgq;Xoptu2`ag*$&e|9{r}{*h_A(K>R)@9ylJVR!dKwTm}sdhF%$
z`DVN8gMx&@)<iHmZut8?qPR!aTFkoqoypDR-qZCwe0}%6Dqes2r9sLG0U4{36Hj*9
zR)2HJ%F5dPvqE<1T1K^pjz&5&bsZP1IU@G-=8?`v8GCjtV)B}r{9g?;JUg+_Gj{KW
z2ac9^j%@AIJE~LFvEgZmiQS)rn>N_6&5#I-i0HU+Bf`Ygbmp7yx3bqK9&BO_m$k0@
zV*x7SGEA1OH(nR9k!f@K`Mlz_*R~}c<ysS!dY7SZ#R`oxbFIaj+4=Xqs&IB@ZsV0s
z`&c2=$#U}K$*`5V*VaT@)c)EMS$j0e(C+`A;xBJ*UQYP^@6Xo??aHpuS4<4)8+nwK
zmL;V;X@2p}ULwgcX;XdN-O4v-{<7WPWViW+)XnhiOO?;qo?EleD_40+6zh{$Q6c72
zmA1dr*_3_$k;g}UjjR(U)qV^eAK&$gF7B7k`EB}}yQbicVE3`zXU?AF-tKPS6)4EB
zbZd8b_h0>Ma}K<_V+u+)T&1zApP96K2pqn8vSh;ko$==8>iQf_AFEG1%er)8;l;?Z
zxtk`ti|feO%A8A5uGd~x!?$Mp8@a;vhbnAd;>`EfwcQr}&%0#nqhBFGDg|Fe59iMI
zWB4wyZ$CdnK{?w$Lyn3ZjtLS;Rr9)259lv%eEPeg$LMob_a}BE@mbf!8D7n5a1#x<
z&yo_(^t`L#api$+mmQ|w`BTX7pmpPcMV@W9<ziU>6kOT#(MrlZUEyh{g58OWu!T~B
zvEO~-Yr(TJO6?kUhR5?Bs`e>##0p%gW&HE#8Dp9*lc2)qot#GVXFs_9)G}n5zFX?C
zpcf`$_j>XhJ>GD2#4473Yrmo__wL~12kqVm)k<0I7yfxuv*O9ku(_YB6pKE!oH!}$
zw{9W>!}kZb85pYeit(yi2b30CN_pw<vu<FU8`k(}%JGYpH{KsG-MwvfmRI19*XevK
zPtS_^b4Z}_{O1pTJC437b`etlQ6kSY|DCgfzK8p{{`a#)Z(O|i<Eva}hxK!ZSHd}A
z^%Ex>|EcP4ieEob!+sa<&;2!ArOh8F%>Q=Ecp3kp<F;)55|4M6y82bHeQGLsk{{o9
z%jC6=SMCYh=1qrZ3z)o^mzJv@o^GwOhlSyhdfUva=dF*)HtyXUIPKMs^_4%?{@YRi
zJm8N(jr<g`7R3s;T}hw%qSs2r1y%0jOW$|S^p>2}0sfDZ&-|7t7rDF4brz5Q#g(Ni
zPUp9DZx@cK;eG!?(pFExHm&T~%B$Nd-xg#Xv{dnV$MXKgv&K;Gx^ua~6`t81N0@9<
zgep#`aC|IvyC322BPGGI)~~-gJ$pluyWJ))t7EUD)71sjdijn{QB*9LIBR>t&GUyj
zFT1xST{@t!=GR(=*ZfnQR&VyJINLtEsIXXEzv9HYeRI}d&Hiw*bGfWk+#|)WN7uaL
zE{MKzctXdS+jqkRTwc5?=ic?}Zqx5wHtnhE^BlcazBFjQHlbtA1HG?}yRWc2uABJc
zUH!|%KFeDBqdQL>{_*Y2Y_plyWzHo@%Dwre^{%sCENElpL4O8;=a<C`?P?8mKbqE5
zJ}dn*X{%7x-gTj-9xi?ovOfjn-u&Wfx??5%cKOAXg*!61!{*kVe8jG{CiCmea087T
zravhQ!)33({#x;V@AoxgaYB-kouDZJ(B^~X%U`z3>pXq;F7N8cGgBu`YKpJ>$y$D|
za=G)f{g-ZTPLJl%XKYA4J<XK6Pq5PkwD#k|=5+szt;g!$&$TM$s{Z!o;EKS-w_@J+
zYUu>D{kL1%K0Ww2r#@qYonqvV_r`)1e-3A@FkSomu7`_@i_5ml>t~zan-|5paz%2C
zJQD+>)t$SamF~nOZG7N;+R10d&ZnoRZ<mM@5*BX09+xfGcYk|+JZNo)_cV!n439Rc
zdQW?>@wi-e_`+$Ck&!=MtzN&zXd2|&EYKt*Xr;80aO2-;Ma9N@4V%_xY>fg9O@i8?
zDw9^Puh+U#8d10DX|LHCMWG`*l&j2^l~*(0JJ*;tU;N=s(f%(L?B9>tcVAr|e{{WN
z{FYx;a}3WVNzOTHRN?hk;E`Cb%YH_N2K8!v$FQ@WYkceZe}B5>#Q*z!sHV`786xK5
zmxbcnXHTAf^ZC)L?~ZHA<$YfNlG<lyEkE0MdgR~FYz)CdafjBt<M#O`x%c3n`IFb@
zd2fGFeRzgB|NVAmR{O{jzq(qhYs+*GIp6(vdC$k~o3H0ra5AjedZ2If0p`Cv+xy?$
z+Ql$Au+5x-fg#6q-%WvcFS&K<1wNR6j>^kX_;AMK!OMpSrnfh+-fm#hW^bzA74u8~
z#OF&ji+9Iat-Hu*eV+0EO)i<U8{f^juDw&J;um|ubK|~sEzrT77rWB;T1$YU$R$Oz
zl-1rb?%VFgr#DD$yuyF+F#jR_f0o9Fz1LaZKPlaK_rBAa6(Tz-zHf7EJ==L?-G{z8
zeK!i93tqT-LQgkkf<nhb!6J60{JU){9<o1pbMvfX>50?d7q2TQ-u(FI{y*YTsmCLA
zvOD76Pkiz5k5u;|?{!bb?y+|Mk7=DCc)77`%ZkmqNA&VKsxuUm(sfL%_dL;RYH0XZ
zzTkQH>j#2YKlvrSZB>}I;PaB_7rw51s&?30ubBINQ_FEXr$1|41+1lS-aO^RY8~cK
zefHhERcyTfD!%rF9@`$0ke}bo$j|<KzUdA7x~9@*iy-^chjtm(C)}N3|KW0r^9{4t
z8vlMhVCtHry)a+#j>3w5^JDdQ@4wmUBE%?sjlUs!!^`%Eo6Dyq-9EE_!>Zf)5s!9q
zo<6iK>Fk306aVB%Jy8wUSIA!#^l<rZ{z#EUmo9QDF*=KXGq@2pef@#9kL({Bf2*zO
zx!bptarVc%6ZUG@CR%(+yO7;^JuN-5cUfTfUwzZ~l%LOkO37F~{~<8%^bsXS=jtB`
zXZKe<*jV`R?Z5LrB^!9|+gz75c5j_28&{-iE^hejo^0pTVxfnR-=$2Qwd&Q?A8G!d
z+f%lst#e2_>$&>OMXB0mx5TeEHt#Tg#<}^h_qwYml^MI+{&b~J3fr>d_R6gs0vFEa
zD~R#_6wT+o$5pPLzxzye<cew@JIR?n?7Q|Q1y-D#YO`eDkM#Sg5f(qhcX-$8*xmOR
z>*8;Fdw8>XZJN;@mK`D`McF@WBTT>XEK}KYWmVN$$A#+-ho|4qD64sXZmx%?XXe)(
z`}XaVFic_rEy>Kev4PS4?-${;Gcyvueh@lP$j`)hKz)8q(=oT>``<_IEK2RJb?cF6
zoT%(BmE-N>b7YF9?)zPPl3F`uLr$vjhjZH13VkSARZ^n4R_OKQcK&&v%1c1&SY1kb
zZ}`27u-LlHxpjI>X2>7cGduN<Tud#=$l59uU-vV$`)^$JTT=^bX};%mPp5`Q@v!^)
z`yby|`#UOl(OI3yO)OHq%dS2@e)Q<Wd)4oc9%|*@n0;NZ=Fi9D5;heZLJxa09FN<6
z;>?*N%Y0|glKubgPxOi$ovhD48rKQ_DELu#=H>6q)y!IZ<}iPF<2(Q1--Wv$Dt^r^
z_I=j%?Okhl-ao$iJw9$1{+kJH6qlc_pd+`7eRH+$HjO<`yxs-L+gwf8yeIofde5A-
zzw2zT*op<O-BETpH0kf_#%U4Lzsa2vsSKCD@~WYJU8#@bw=GwX)b<5-u9Yr!2|s*%
zt5w47%)`0zer#rE%<T6(@e&gJ@M7(OnLiKIdQO{vUrI=@pt@Y)r)t7i=LX~NTTD;C
z`+VU1%D#0?@LYc!vbkkZ*)pZviHp5ANKQP$JJGqWwcG!`S-<Mn4)-e`{ucbb&*$<@
zp<@Zhn}1?Xlf$-X)jV~3{>q-iaB=^^-JgBh&&1c&F%}#>7jo*9Q^>M+WgfcMge(e#
zl9umhofvZM*+!O$9D?OGttU7?Th(-QPTp-UG(U>(eq5V;&6buUXSq53Yna|2aSU5=
zW*f^yiI4pHZWkW>*0H<3{J4RN%|}g@b-D3#mIq#0{NzD@xUBU?CE;GtQ)c~lrP`Q0
zOR{A9bk8<y+E%II{zv6C+l(tIW(w)$nnh*PA3d6;H0P%kd-Z(#&V2TNeOK?+AD)?C
z<U3Ekyj)|K{gs<*cK-Umn%n7@WV}T*D3{*mPx!mTzTnyHn2>qvn^!qDw>?r5kz04<
z-*o@SoAs;<-Yn*E;D2FKl~bo6c~xAxr?1kMOZo|W|A%M$!%cgm*2r#^kF@q$5d1%X
zxr1#$!3L)L{I|PTefgF4yuxjl(vI~{A2L1j`n{6jX?oUrt8ZW5ZPS0Tjdh~O0sCVu
z51*dA*r#`N#l4Gi5vJRvm6&h;E8kkZ#5(M(uS-Mt>n7WEUmqV7x^m+Ge@FISzh3#v
z_8U&!SX&r<MY-bnHQ5h^oSRNnJYFn+xanZDg3ysL$@4Mh?LEia4}U*={iq$kqHC4f
zqs0%|1)ru`sGJP?+jRWl;l$q$p2{SAvvgcHF~aQA`u*iarqd^%kmUbfA?^Pyj_F|7
zNgrL%9JkjK%liM(>#xuL`eCx>=Creis^9NzUm3hyNlR;0ujs66mz=}4g@lH-_DY*u
z<<v0*Xoy5?PV?>l`|t1j`t3LB-u9ijerr#qF&8(t?y7#hpAS6ce^`ZE?CLRlDLSWj
z`MalwmxAh?x2>B)TE72V*u2@}-HV`GPv-5rDKRZ&|AnU4XP5cT4hTv4wJS9zM`xMu
z?6fU+@86dPEv)J;-nu;C^p`IsD(dRnGkfy){}t2U`$gzjpDZ^&KfiY9wK>Y`qZtl_
z$JerM{q_I-%`2-{Z7|*ZHvV+Pd%Fm;SNbKNrEfgj$gm*%fPs!|A;&(wwKr@Q^6vWa
z?XbHt-=fWP&A2~KZcRG*!Ty4BLPzMa*TNP;-fjOAub#hc|68wl^NzRIKQTHeP1<Ia
zb1UkKm8#hi{e8b4+*<75HZz%P({kB#hOO5MZf~eKaPrV^Ha))s4<Zidwr_6u^z8fR
z58qrK%-ptKw_!Q=hHrrnUOvo~KONJ=a7KzFXEyT=X+Flq**Z7aUijvlzy{A<au2J&
z1LxUWf|WPzOv1L;eSh&yPvPVJ2|pw9w+pUa#kH!fJ52g~jNQflgZoc^E}Q?oN}*$p
z;I;SMKaQT?{QHjYRdogZ|Bv6-PnU_{-+S(a(+s`?%YO^F-2J@g>S4F0{JA|B1dZ2N
zEwk;M8#~e9ck+(5qtUrObAuX>P0Cr_o31@kcwS@qA>Flh_idE~Klax!9OT;lZED=d
z&r7erEc_$<`~SLqX95&FFUE%kTw68qzkB88Z4K|@KJ;$CtMouSblKHpP`z3DOE6<r
z&wo3qT^p=bj4pS7j$xi#c-ouO?RIwYlOK5};!^%bB^Akp?q#c<=X-S8%9A&Y^+hdr
zd->K2FuW>yTHn4U=4brN&RJsTbNdgmOWkAraEHHg#W@3+XNy){e{f;;bDnLjcXAH1
zOMlt%>iO%OJZ8T%>4=J(eRoQW8IGw&mM?eB_TVT#Jn6X5gI76w8G0XSiLQDzn_YFQ
z+hVWwvnT)W5BTYD&|f2T2A{*GsfKgYlkWLyuaz^K6gZb@?!ABO&o0_i^`MvWwc-tn
z1s9I1o>;X|f4Xbs*8@$CvmdHtRVHrgKEj*NcaO(DGGq1g*%IIuVgA>jxeG6@+^AZ7
z^Zx&Tuh;J{__*kCTyn&zi~LM~KOE-2@Unz&?*3i7Zl%m$=-i%kLf|t0v6y?6w?ul~
zny;=7kB)iV`|e=j!55FFKYn4f=Fz-;l^!p0=3oB;$~7ssPG4?*@chyrs~mS_hwggc
zjE2?SFCAQsa-N==s{5_-<<jX<JZt`3-~W#_J^k`^hq`}1)2B?Cv5zlL|9;(X-7m6F
z7&G1Dw`=I?9(}+6|G)41x2M*&x%u8cbXD0__~X9|cR!Tz<z!ceYlc5r9G3b2gMWRb
zM4a@7b8B8V<UUj?JbZh5p8JgIIibhjKAG6ix;<~R*NYP;I@l+QnB3wDjeYd&N$S>(
zx02kyWu3Sh-f~U<?&BRvZ&q#-yitF!V0JrqL3iuHAI-^(GbcaXwpN|@dwt=W)Z!V7
zE;6Re2&}VFVyyTs_xt>9!MP`x`AX(gbAvn#!m@(zSAfPr1-B}1t-Nowt0nEp)8CA9
zpYq3Lg-i|qd;8>C<3Eq)8{Udv9=gCRUw2kk(891MP68?uPB<xke#_tg;I=~9xBP4N
z?=PriOj#TKB_e(gZ&z1yxa@9|bdEW;yAEBg7hsuq<;73N&h?Aco=a!U>WVh~|8;>?
zwP*<MOaYg30^YR>(|$QUo6M4aew_pN?oI69qj<L3u$Q*ZeiQuW|CML!8lw*cyeN$d
znRnyrvW+53Em!O<xRN68sM3_a=HUgo++b#@Pv^E<^l#erQ^|W}xj@pgf4562I^)`R
zoe8-z$Ce?rl=DlJ=@PqxAG&sP-s@~u=;+nC#VAmBJLgLJ(nWT+4=~Lu)BDwE9>t@7
zQR7uW>8J7&pU*pohBI#LmX4`$et5Z9;?AM<d<_?}O;7yz6{@k?=RMDhjCT|73YeVu
z(L85s=E)U%XE5z`W4%5h;>R~R&W)S1H`mF{tyW06(X8=nZ*G16m9L>IeC?UuuVV(y
zotOUXGV8q_weO=G$BTP47Zcyj^HyZoS$$fdI{kC|j>qb)ij{%0&c5FL=1zI#gdH7)
zx1XC!=9KeKRs7h<G3VEziV1%A)sr5+$^7v=YW0<e$F2Dm>0SS`{_xMzpK0HHZwEAN
z;blGB=ibYE?1}95S+;)F55;mSrth8fc$xgJbN4bU0{2u;$Sr?sz28n=+5Q!8r%#XU
z@i&_@eyzUiIzgJ_?#It1P9YO`_Aat{pkyk?W|;4!@@?)qr^&DW%P+B?7RbHv#Fy9Y
z4EmZ@?2>VJ=0sm>*(8<Py>+$8S$T;MMUx-=ZGWt29QgUE<+pjOT=F7?vz|!(*k!F~
zc13h?)o-N(uU}p7ZJp{{@pU#&M(MR`hs5I>xok{6U3$MJcIW+w+!*hY&(a;0p4y6A
zK18iwp(tE0_P1xwt>P7d(+)<y;i`|6sAA)B-2b5PY}sa;kR6=ybN`mFeyuh2c|vyB
zXZFNBbN>oH66=*?bbg@u)wrt8{J*1wtfj1V@xHuL-envDACms(3p}`WGG%{KrP#Np
zYhB}NtzJzL{ZPi~G{;|_hj)IC(T^po@9S3VIDR{#@RQ}_$M?nm%PiVkC6yDLC3<7_
zcCpB<%N0d;|M|Ps=*!l5x4wp|i03=EF&{E7f4=VEVcUC+5fc(_Z_6#4zh5^dcJ}^n
zObtCfJz~wa>!!?`cW>2CZ!fQcM@KkSR3r66t_Xp4gm>4Tx#=m*06I!!P3-P#Df9LB
z{}Ech|DP3$HoINi`j}Xi8FoK@-MkpCv*N>_6ivCh^B2J*VRvslQo3VcVs`vuYD91Q
z5~=e(eMfKKzq8{zTePyZwRH9OccwRw-@Yx)Z}Y*SJDHV@?GdOQUVgteeM`UB(nH(t
z*L6RiU;ZXdq-dwi?{9C5GkB*Nl-*slaiidJ|M}Z8*0i-<W9`qmzfU&#cpR7DjmhbM
zvUB*#)$?^^{&3$}YNz(wbj7N|9TnPoAxjr5+9*)<LQsL*y{BBChi~?cH-DObaYsz3
zvENeVyZTko>nT5ez4^1ck5k}*=2zDV(JDfJ*$%~DvzhUKlgD`%AI}QG`}3+dhkl;@
z_@$k^^xn3L$kb%PZ{lm*!_H=2S*7(r^{e}qa(<rICH6J3PCfI)U*Bc#|Nc+FJNV3Q
zwv>+cE8_j%|1G%sT>8<oCz)42MtQHyJ<`}T-$3t`{DGfI4`w7gosoSsJ@~+ib#1rZ
z)S1|g&d6uCeB_ni@HOOfvbWmoxbls!Z8ki&nGnx<BGh4n`UDBCp7)GLSWMpkzr&U=
zf1<;*X>&B0_IdC7H6w)S$1cX$CjHj6J7#kjR@HEP_$&AzAno<D{S()Cvb9B+uYj+z
z{wEKcRpQ(m*S(ABcbnx5<^LaQFGMA>E3WtBcM#y&&l+f&qVT=HFyJJw?To!VO(!_-
z%}rNS_-JZz@(?3~>v1{P;Io}!*Om2ex1ZuZCcdp>?w*J9KPdeXj%!$Gz&G)RsNKc>
z1%K`|g<ZdJ@#?en?R!efH$N77URGM5#lWDz;OXKR;_$=8p6&jQ<%)*87Ef)sFx#$u
z(I*2F-*2~B*RCs2cA6Bn;9U~em9L?>QmcP_&kwxgbfWo2WZUd}hI=%E11I%v5iO1~
zEq~s5-s#Pwv@NlLC4w{U_i(x<er`2f%3j}c#aiIv<oL$$L%M9|#a)zKeCs5a->(;_
ziv7%f<+k?!*?G<R=M&v-mr9v-mDRUCy1&2C@3PH|l?C6!KXkn6JokMM!}SXh3=Z$k
zdk2(X{Kx-1O6$+I<GgxnF0GsjDrm3F*=@C9<%8?z1?*qP?r>ExvsTZ!lf1&`?&W6}
zrmdR1|M2eD4lzGYGFtom_5b5?xZ9@qdt8-;asK*;0&9MBe&aP@YzSVxS<u>!rBImX
z`kmyk^u>&7O&$*G-52-t{e6D>d0^qXb5g1I1dg~l>9mL)GL_N}y^#G?;7Is)VNaj-
zq%Bi7h4s#{UD_cj-*w-A>)ZU<JL_yBy1J~UUMvewH%#l{IqIzJ%)9RAm!ioD4o&9Y
z;sW0r&)@pT;a>}5W5r9m!}nj?%jq0!YhJ1=o`2x;_mVs@hoYsMq(sH?&m5Fb=V9lm
z*`z97eqX3V{aAU^^3^O{OU2Hw-`5aT`C4qF^yJ`M9d9PNvHV(DaOXg_L3HuN9S@Jr
z-rwkwV#Bg_#Y3fkv#t2uyLj2XbI$zWkPC`G^X8x0yN-Fh6BXRje6_^>nle}IJ@>%!
znMU@R<GZ$$_ipQEF>EW{CGY?3A4lAE7UeiI#c!FjS!eWg%*ZNo4`^K`ryVr^@cNsp
z7aqU5(A>Is-=R~J{~x-tZhb=5^>9VAPxG>p?$~cse{Y=<B5!`<o#NM{dt-Un=ZIX1
zKj6)NY+=Z}&)+weX1-sPejwma`h#O>{8=6@eiiSQo&R`b-IBDgx1vgeHP40p>2#Uj
zDEmrL;lK~SWAb%B6#L{%WqUGocbC5}^Jws_tFz;ix69e&@8H0o<})MVTE+HzRoc7C
z-}f1(pObhydGh3DW%s@Z)1rCyKVP`o)>2czXd^3sQwhUHyPpyljCtDqXUYqJS~V`$
zOv@)pyX>fI`oxe>F`a46he-=pUHh@saM!I}rLPxUpS`aRbaa3u?}Z)L9{1bl869}?
zX-*%Xfn~)9g;}#^$wW1)_QY;KapJ^*$^Lek)1@X&o~$_ibl|#^ZhmiXn)QASnZJ~y
z=ylGP*o7;P&no8Lp!qmCqol2V-gLQoA>qgWIx{=h9}a!g$X3dG&!WU!Dr9Z_{FT>M
z`otX<QCN_FA;aeG^W>IliF+Foo$ko2@vRomiap(UZ`vzS1D<57^Cq{}UDN#db!L6?
z;a2_ym(BOL|G9ZmydeM2=86@+>mR5X$!s#P`(+4Pg}hm`Ju39^Vq5Wpw_ixLTq~R^
z!Dj$k$*cQZyZe}y;f`lVYuLH|izjSa`1k(&ZL4(E8~fjx-!a>z{oz>J=i^eDDhHl8
zX-+6RduvMGLWiIw5C3WL8vNYsy;btlnO)vnb!RYqd0+GLhIo5}zi)fl%qek9dw$RU
zSeDND;Y32hMU?|*51gN&!0_44_`nevX@3UoWsJIa{;Pu4gMzm3T!U_S3ADZ#QY#Zx
z+6x*0{r<qv?RHntJOiP)qRzPGZl%}KSDcP-pRnX<fcB@r+25OWPyLx47TbL3vcB_T
z9ruFuN7;T?wA?9lW}hLkIB?p+KYyZEoQvxG5Pj{CZo!U&bxAArnRe?tT-@mXHf(lS
zXz#LFAy>*99JrG2C<#5hoV?=Vx3)Q#E%yJ(d~xNN_}Z0OrzU*+X>-KpgVmq>U3U}Y
zBLmWZsP{Vmyx6yK^Ii`v=jGP(jBc$9HB<WgxpKvMFH=ju+Hab3B8|8MC&xF%t#x_1
zaQ>RuRaY%5e;m|4_n~>k&;2^tVsT6it8Nu7Sv#j&PQQkK<@Kx9&YdcL98xBnmC^RO
z!Lg;1#~B!Q?zhfs+_jKFc&k(Qq9<Mq4nJQ;nS^O5e%@cz7=FTc--n(8*VuW7^h)EV
z{fXOkkzw+N=sypn9`LwUexCn!gJWF*|5QmE|EmiQZtRcRdHOo<s(mXiKKQs{_TPd(
zm%H80PyT6b&aKbbFiU3V)huJR{Cvw6mHd#a=KSeJEUiJ^qPIU^Tyf=5=f}A`-z2Xc
ze!hx9*!`vG)5gHPe|xsY>jXV``Sf{UvQm%Ba&|LWy~7W;NbULFulM86b*7Z5694S7
zRwqkt<+%L!>ML2h+mH7BcrNfrEO(3T(h~K5wHZQFqAu^ZejOV6<H?W97BO2y{lCU_
zne+KNOg^^FUfpW1*#76W{cC1Tjxc+ru_S4FTJ58nNe}e7on04~Hg7-D#A3Ybtof~V
z7p^>x|J^3dE62#t>(`rq?jQS1)8!wIHGCD|e3Vw}(j>uO`kOz_x?=f3L$;QCoZ+4A
z2RA<dZ~1c7he@aXroKP^$Nv4n-_GUE0_*sayFR|_jcYtSA?jM&(Hm<^Hr42Vag7Vm
zxb?5R>guY{h}~tmn;$QB?+2Zbb@$oF^-rFqSu|`|b*gSZ_gm2^MQgWaU*Gm)!>z^r
zc3kP{!n@n!lE1yVIm7sPiNcdzrLQFtlGrvz9OyXm`t`y~-d|?e1vMRJGrI;(_P4n|
zmAY+TP~$#5u{0=9IIV~Kxcloa*;udkjd^!>iT$?uwc_V@E_Qyo9y!~p2VY)ZcKZ$5
zvZAcaTv%9`)}Nhwyia!XDT~Q!zD)@Vs#Py9Eq!rk=jPC73_bDNSFGC>udyU-_0f-y
zj|WQT{ECb7-u09B$cYn~Znsa1{;YV|e^FzFdF^|b#leZrzmjD1ZZ-YqxzqAgeZFg5
z?P<q5xeMFnG?!X`Jag}0gyAoiKdEQmOICXQy>PaEf$zH0XJ363V_}}Xn_;@0{Ce3v
zms56Z3tNA1*O%`F8=tY<liDLH6!`f;0VC7Di+^=(wx9nX#S~oi<9=6RAiufwKFwrJ
zwPR<uR_r+)Gna>bMu?f{<Hb{sN89FQ&(ZqNEH#&F(%x-<<Fd<(v>Jn19nODvmTT_H
zWVg;?tK{|O+Pe+=1lw+JliJ~7vTpXrjdpj_ZT39b6#Kl<HuC^?a^vl42LIaoMZLKT
zuP~hc#`wIeG4?Z0dw!2E%aTdnj5;YXQ)N8Pn*aNY7~4s@{nj4b5<8L8<#l<tV0nq(
zx;FW^tFN~POnGmf&9iow80*R4z^YfO+0)X3QjfU@XczHr+gb5-L$s{yM7PMkJNCz%
z@*cf@efOuLg=9oUs&`kH^NRCk`&Mk+%PpCd@?4SO)i13j>;FwZ`C-!jmtRjreK(UT
z>V2OeW|NbZ?N!oofKgcC>lgDoE3PX)UOhdENB`&U-C@0J<i!-y7eD;4=-V;thhh#H
zb)D{uS2*8%IKOw^^2{~nQb9r&{`+;PoD~<1a*B*?+O>u$Bz8sqWs9{>1@)Xg?C+-?
z=jID@Sbc?&;fs}R(Km^Th+qSmx}<E^lT$V9L$f#d3UG5sr~Ih4smj@K(eV8L3GAV^
z;wvH-JxFLh_&D|*w|jtm{^IAZJlq*|0sK$i=xq(lbQ6_Xb>QV3w%O;CSHAx~eZj(&
zKlOST1OziIN{-)?lg$2;zIRVptEKiOpSI~SE0;vI&h$R_;6UVU-B<QgFE@OideTh#
zzC^gX|DD@UEf>E{*W!EhwYhw|L|oC*WYzr-C*I$+*k@vTuh7{^!R2E6)7G2al1pvA
z{+-$Bz0->7o{QhU|C^O*wC9OeJD2&x)yDY}x$otRtgR|b4DX25%s%+Iy?dL&_IGnG
z8v0Lre|VnF;oVaAB|o=xX5~KjIjT6BUo&#iwrygqt*vMOtzNk?Z^sG+4mWw0RcqF4
zc@?wl$&)7wwq5&>%^MxHzpl2sHtpP;%!@NFFZ0bd{E%|EjrYRK60zQDWhwIm@_9+W
z>*H@YUq8U~qiXBhT3*m-$kuaT3hM+O{@SBwY4h>d-3f<ofi`ts3Ay||jg3d5A@8n_
zjYHmnHIbX6-fT`h%+`Hu%eLU<YbGy?2nk8~aH};c_pU*9d3kyB@wb(CnHc=$*>o0%
z=0=+vF1}r}SW)KdDlMDc`4Qa@Rl~Jb>~A<;_U+KdN%wDsOjpgCD*EH!pWAM?7w@Tx
zsy)YY|KE#e<`*)4f4Y+H+crH$b7_hAzu8vjGpf%wEbRFFGCQzVXrf5*<Z0%=Z(Y;U
z-k|%sxck_yX&V_Pzf!w>|NhRf$!>jXPE9@__*j}Db~_Ji4?{x)OOJ;^e$T^Ly|3mL
z`x*@<705qM{#$o%k7a39!o~FmHXNPK<n|^pf7izXQS)?#V+U-#v))bk*sBd5E(I-%
z&Xq_2=d~+-D_&ieiEZ-jRBaQl<!F*n>U_u=cx>jqoi|r~u`-$R&hUmxN36oMSrHc;
zF1$9?u=u2~MeFeHF776ldx8HqWc#lARbn!&><p`YlDPSgFDCn>L;rmfy>Q}e{Rf}*
zR~5cL=Vw&jy>NHikpsGS&Kz~<Q{mu{vN)Mh9Qi5j$};(l6%n=Ul{W&#WO6@L)PD1P
zVWKtpdDzl-ZL8K*Ml>He%N-Zns~=<%9=YoAzimhTd72k~U0GSZo=@lG&D4sI3zeCC
z7!>|H?7X<`!M?Wt&sy%iN&hlu&3&(1F_(LnJ#b*n+VtdXU-wd_JKNueweTAJ`T5Rx
zccp{lvu{aP(#+*g-&%F))x_v)DW5BKmR@^NV0Zt+@%PUkraaG@)y*^I;W7*T#c$vL
zozeV??X(=rg_k+MtxUJC;jH|crZ;QrqK$LY4~0HT+^{zAa>Mt3vpBb&>tWcMo$>Ws
z{e+hhFZCAZ?$c8Yo1gFVT+;1!-?Tqn&aJa`r1B59@(0|QkhsCOp}}yjywMG@m#IG-
z7d%dFyZ<^SGx^wYwtjxD*$H2MADZ^*^`!}uCntZeyzQhm*-<5{&f9PG)kW*pom;o{
z#_!_kQ>V60nIbZ|cG9FtI`>3x-@YxKe5}Xt=JE|21lsvzH)Y(BzPQ5f`un#@f+jnX
z13m{hgPL=j_Ws-WRzK%@)SjiHFT|4ne?KgH@z&Pt=r_ixr$oAs&oxTzI{5u&c+~d1
zxkn#Ib^9%MuB+R3_*p)0^1;=ip>6L!-tzME<NNd~s{XI>q0QRASb9xv{d?J2zsM!;
zXKj*u%yA#hyO~?gUROQw>T|DIp{(&{HPQVkYqw<ViQg2awE0*?!^IotjCG~*i>5yp
zd^z*Rn;&i5@>_nse*7%uhn-_DGm{U)f<J#e7o6Os=qlT^uwmk9w^Gymo{4V1LQge1
z&pg{-J(J`1_bmn;_m6#VpLH|UW`>O7vG=tXMK8&IHueMe7+hRRly}sHF9BtL!BPXQ
z%4v(eH)!^*`pNuh`p+Xana90!mS<|2-BK&u_V3Yx*S*U&a)i#*?%7t|=DQ);v|-af
zrYpQx%jRB=+VkkQvx?!K>MgtW35mMbZ>%`ec4za7-4$mtcKdHXDAu2upZAcnfb&Jl
z2H*9eixb*YxnEgHsq-J^f1;_~9c2@~{_>({a~`%^*;;+i2##gAFk$xXXNFPQbxjW$
zCe5)8*LOK}FVo_Ia?OPQ|2LN3e;6oQEq`EtdUo07*_&SOo#6C>(dosd*$qjI)?oo3
z<4%We_<nD9%)_mZMMai2H(cs2apG20<a}v6`;FS|`}Rs&Z!FWRJwN@n@t1pgW{&0L
zl=98i>CdbuxO?5bryqUld!auYpJ(cP2bp`5ZB=*}PJOQ`FDgt=FpS<%%J^F^zwsjD
zj>_X1K0kKYrzF<zmrIWm?_aWU;`A$~89g_Q?%VFpxwR-*Iv{A>*Hc?%mS!4nlnX!Q
z8uzYq>&Kf~25+PbAHDdQ_Qv92{d;k*?ArksAN@VgyI3f#aN1gn--=pR7t&|8nY~L`
z9$@bOXF6Bv3whIdoBy=`F_+1^oN+Dr=gjYxr`eDDq}s}z`ndDxJXYy+X}(2n*?V8O
zo#>db@YKf2eY>x2oA%IY=lgrf7R}k>kK5YVX6%)j6&@A!>gsFV_<b^BeFu(or=6Sg
zGUWE=w8H&nv0pCx+gn~O3!fx-bLV}1zEdwG4o+ziaN<y$>)8?1<PrItFHCOk+ZWGx
zVlSV!|9>W0Pk^J~Zs~Q)J9$1nJZ-$v$D-Bs_4(7!Z)!hK6%`sP`lae$LuLJAeMYsV
zOPA{P*7y0%U~SXAE9X%6*X~c;r@fbRtD|ktTP)L3xb^n>W2tbKhNa8zH{CpBckTSq
zB*WyFFSpOxb?<4CXyy*f*P5#z_wLGCWAoimrHP^aSJ_U7zOxllC0ExRxAm=VQ_Wbc
zeIuSHq#);-(LJj@ZC4}u&PHC7W%kiYb}_YS%r16gV(Odi@vq@^Ix9n<$d<I}Oz(PK
zITXRZYY}kj$ksRjW!onjeYg|zj-|x+xW#Fu>b)HuYt#>N?Aaf1M~+GH`#G(&$;Y~F
zU+#FtZO5wfrn`;F>6fDh=jW(+pI>h4V^800y2M^I?W*igUNLoX`)hKyj?|vr!sxg4
zrEiU*_SfUvN^cyHs^(l;bnS6k^SO1OXLIvylnYn+UbM?!{AKj4*u2A%n+i0A+}t8$
z^Rq83e)VDLdd9O$*RHT#xoy>H4#{%@BK|?*#q9wakJtW}>wN0O;<nNM%oS6~3qki@
zZQEC>x_tWdM+bhtnS5K4vH8vK-4FLYS~+7!0mG$bN0UA+IvqD(_rR{*d<))9`I>w>
zc-Gc?_ZctAC3<~ZAha$)IA7|X@s!OuN9FGO_-tDmn%{Kn^n7V2=0y`k&1P&plVh0Z
z`|x?(+y2!mHt*j?_rAL;Yo(oIuteti>P+3E8*j<_ZQZ^1i@U_xH`WDe?BAU_OfJ3J
z;d5l)2Cwu@@87$`y)C=;IHsT1f75{`vDo8P{_pj>8yFTWJ-U1Mg7vYxr){5;D6yQ`
zXPN(ezL`Ds>Q_v&W%w)Kcr7}_v_PQr-NzLz7ta0tE9k_b*z#lX!M#lf8thMOSbW;+
z!`~az_G|0wyT{4ZANbrMs4O5Y{W|3Lx0-1&+w<lI=k7jrd;Z?L2jh?FMMXu$NG+BY
zvYxv+=ju-Xxp~*ccN`OC{NA5@OzV<>rvH;Y*XDf+_1n68d5vg#{9>lbg2FSh!matg
z{TC5h_;v4wr9bl*o?VfsTig<JMlRvfjj*FtcP{Jn#+LAP9c5bc@W<|nQhZAy`>W%X
zG<iIpuh{%c<M+qMsdwJ?o?@7Gj&adW^GP2xXU^E|b9tlFmYQXq?-mP#JOj#GEfrnw
zx9?Peq&@})onz;0IT!A%(QSIPK3z9iLQ$!DZ_kA(y8|cxXPf0U?ZBI7p62T&Xc*t*
z)=877EVEOpH{LeQdAS{Dra`m<6LaJXhAknvU%cYaw52g9#_gQ8oAp>~!8Fsk{|>(_
zo9*}hsm|o%=}bKh#tp~hH6~RTPrE9A_tDXLKiUFM%S}+2blZHUSM<Ss-Qfu}<pxZR
zmk(MnBwYKQcFF%&=*EPWYt~6qbJjK<O|dQ9mk}&_s5;{R9;37)4^KQl_x{WCo^5XL
zI8!evyzb0k)Z(--6LyKV_4O-0I_;;spoDP4nn=zyPm^{E{C&1$(fv8z>NjTfisjUO
zF!(e*_Jf=G|4XYr@4ue8)TiSe=bMF`S9`y;>Qs6)xHNo;=wr~>%zC@;XZnw+N13)r
z?fJb^(c5%J@%2lSOREFc>VC|skC}Sl>peM#+UVBk^;5+rosBG8ktM9-w{L&erK^u}
z4m+OvFyYIEe>dWHKAe=S+s3w{#W1Y2Sw(C2y2^boEna_ow@POBxpMQh7tIwj&pnD_
zS#mMMAn_23&ny$pySqxAU0hhsq!~*|OBX&nBPnB3A@KV8`tsLF3ol&?5)rF<{@1s-
z*tqQNt)tQD7Zx~r`1zHss$Ck?={Z^L;q>^rhiif(B07xI&nYN3|K2=Bn~RGpAUL@B
zgoiY@#-20x=I;BwOq=0K<u+qGF`dko2oa9vi~sLwgHw7**vw8F?kwxh7YfIZrJp)|
z`r@@~&lcXZIG40>!J<V>l9G~gzil?>-L;C)`QvDIJ^p;%`x|oCW6Ndbs$MA0@VS#{
zbb7k}@hzE`=j?0S%*A!%{q7&e>o#&P4eI>;Za4qoHeTnH6qTmt=8IRZw9J|%C1Y13
zVO{?2h<yE@#Lwlq`n_Sy6DKoz6ipP;Jox52kFS_=*%aOKrP*=f=Z*U!pFgwYs(C!)
zcy{@svnO}z<ht?pU4Q4|_eJH}r!N=&t+?=^Ke*R-7wg}}$0B9dUlK_yb*$FljnCL>
z`y@&A^+&e5_Z^?}NU(T0Eig2(v|X32-@S}?j`@G9-B&9Q*ec&ReJq{vdBvgU$4k@g
z*BLYIpO>P4yF$od2E)b)d;i?}ci_mp1Md5o=jSqe{e5vS(9NVgvhp|=!}pnD_wTKS
z<|F|pj+bW;h5Eyno_zbRl_Y8^RqyB7s55VKpM`<sMrJ$bkongyhWz1ub-tD>_H(BG
zw@b4Er1}nY1g=SKyA~8-QD*mj%7P!+3V};3OZrqgk{7j2&wTy8h-C)Dr3LTexD6V2
zK7QAw&fEQ1=km0<g}Y*FlTCYOxpgqDZH{dTvQ#<v@Phd#AGS}1`x2&4OZs+n+r0%I
z?|NHSewMLvpLy&2!`BifZ-gf>30L1J-Pg2uo`X(nz_OOW$A|i!>b1<@q4YTG+jFmv
z@89%4UgR4p@grf^)sIImPMpxzu`v6~z3jc~I)6tUVt9SBILY$+hq&3|zwb)U>=j$H
zD^q_Km#M^`mcRAh=I5+i7I*KFu3=_KGxrrJU%p%YnDZGSH5LYS?;7cQ*LB_a7B=k7
zZ=JgK!mB^u|2DDStIhT0e){ir$)ddN;?<Ajlpn2ssIxkw@O`nlnnCO4H47%zvnNG!
zN%a@7%}~+U9nCt!<W<%Jt_^$!Cqtelgx}=4mu;9ZLDFi%Rvn!KJ7XusK7ISVarF){
z#?<t5W$W8jjUFW>CW{s?1|7$IX0|y$=%~x%^7TAx!?Hg|Z4=|!`}f=JiZ2)4-@e`<
zzGK&foLgHm_b{q4fQ|*+&OSpYY70ld&8Lq0?^fMi?!PYf>my~W|7(-j(o~M0D!6w1
zy)C#(-!<t)K>YUupQlU`yRm!69{>4v7Ul2eq+35}TCqao&zH;o5_UB^qHo7;&zpPJ
zDtNhH>8`&oUSvFZ@+9GX+`9??WUb2<L~qaYi$5I6)!OvASmW@IbPdMqH;xAT+oqQK
zfX*QeQZzOeHosHAd~Tj?clrHV@!#Lym+zEM6Mv_@l;wL{Ln6PTMvl#^5{~xuJspqb
zj;|^CZm~>h>gF{YKCbZ26*rT6%46Ue@acYapjXI_?eA}|NtKtYW3UST?ZzdP*x+5u
zBeF4{OHi--F!N3Mq<}LbE+-x-3VARv@aBeE#O~*BUsZp2*`oXlNd?6bEhn4wq!T{f
z)^u3R%(V1c>f=qfoLzSGoJ_Lc_tfOV89}A6rEL4|a^JD+*&W*|Qjuh2P@hzN;MDTy
z#`~Xc3qP-IO>B^q`JQ)1Y{80RcCp>PE0gc0D?n-^P#*HI`oG2mQdf0&J59=KzM1jA
zNv8DXd4rc(Yx|<lScS;!k?%Yle&|{X_d*MaRa@#Er+#CIT4lEQ-yQXgbrH-Jwoh6e
zOYWB|2yFDfk);>^^yxo_t`{c*T>QWND!uEt{2AY3!IL|hEl=EcDf)IYc$pdR7hhAo
zt#_kBk4Vl_<m~%$n?ZPC$T_J!Obl+m%3pdz<KA7o&-B<>P~!Yv>sh-qyl#~DaP^#S
zP};~IWpS$U+l0wWvUiAY=!)Sr_{f+!LE_}&MG>dF%r@G~d2PFTV2Qc2hG0xljE0~>
zZj_E+P4t^@bwz?3Tc*UMloedBSQwJ9Tj-(a6a{ye`3ddkB)?YWOWgK}tG)9>dgFwH
zbA=xnWUG9Cmml4KwR)rbwIruVwf+BImdt$H(6CNrmU_$MoWqLx-;R_jKU#mZVFl-!
zRMT7B8W}c^uD#Y&)jGFH=&R=RTY3*Ut9m9x@8510yI+3g!P+%_{ocDoz5Vw6xt>yQ
zW^62fxZ_85<moAs^fqXn<=r91c+**FV#2dCGbKzi1mr582u_(YrQllW^}OTvOj1vY
zOh32((<yC50geiB3*ERq68v^Q7I<I(x!ko|475o<FZ=v-r>U{YhCUG+Skf<U6k7$U
zTT;3h{`0n#igzv$ZMd^;*U_W@Z2claLt8=T)*fhNesTT$#|fooY|V_>*VjE=dwF%Z
zzKW{q&XTz&C#!#EoAE=r`{<+TifUY~hh7$6zI^%PN%i>&4-d8ec+{<b=Z5z25539r
zGA&*lowq|zS4BE__ubP`X(q2X?tc}&J+42$XZ;e(`%Aa|Jjb6ddHm1v>R)^M1TvRg
z{kT?qT2lPc`-+}QZf|PX8BZL2^Zh}3n%%J~8xsYt=H%sx1#e95TzsASr{Y&`P5rCT
z89Hv$e>pO2k!m>m^FV0r+S6|7OiGLg%Jxr5Y}hE%Xpx=M(rLeyX~re#j<kB2Kdu@K
z>)u`eSGtPnM@n|}56*ClE_GW2t`~<lR$iIswBVY(^K?#lhrr{yBcmEL7sOqZvA$K1
znQhS#HjP1;A!A)c^QvTj#Z})|mu)-dAZRMrwc_K2>~o9%y<yL=_+M{Oomj3C=)kk+
z_ul3QEz%aRO{V^P^0BT&Ep6W1_LeOlE~+gI;d49j&+y)rTW^YfyUjD((G>ir(L$qV
z^P0u1`4-->1sr0VC3_B7tyy&Y?D@x64%Iu~56BD^yOysLlxEA@=yB-gwhR6B-(!N7
zyKH7FHxbPYsBimQn0G-UaNBOa&c#Y=P8p>isWk0SQfR53v@|f=_T&8pPv`My@|NWu
zN(;aKyDz1u+Fn}dseN3v?psGACc|<IABPnz!TaS}@+K#5_|{iz@Y3r3yV#2hg*=W<
z_uCYH%B6#A>Vot|Ov1m~m93`y-nw+bBGLA9D{b%k#yxbrbG~1#_h7f}$NE(b66ZFl
z^?m;<9y`%MSlO~k|Ax%EdrhXS+;7+A>u+@ET7Bu+!@fBE;%hhKehKRo<o|G<Fy(h`
z*Ri9qmeF5$=cMKw)NEf}fBeam-D~>XPdxgVaZbFV`2Jgi8Ku*wbg~HDx%=BRX7)#e
z=UYX-*xl1xr^B>M!_rbxzV?e?-u}O3CMFU8|5+zhc$SoGIo<tO^Han{*jfN3W#x%;
z=k_+U?-W;(wXc)ex^*iDKY#hlC~@0QCzSItkITpW`@Uy07tewOdvIx&KZ(Qo-g9Ah
z!wm`!N)EI475Ds|>7#b1>h)TSvNtoLZ~gvsT7Tj7*Ojk#NM%%R?0r73`rOm9j@QZJ
zOpOent5c$)qBi8*G&28s%1}%4yT!6w$1Ku{3iR*XdMvqnedyY~4gcky-cvXb$)kKg
z^yBr%jc@uDL{CM$mRWV{jJ4T|9tF<t7HONiuRpT3?@(vhRsMs+CrR>r&PDSFo0ac8
zo_g*9m%+w%pCt!!ZRflHUr|_*^*khlci-Oc7d6+|osvrsQerQfbeq{q@47l)M@W?X
z_J~`z9|tdGTNll-=D+y@o(=2!BMlE6H)mRZjzR1_i`@;Ln1c78CxtE$nPD$jF)97>
z;`vr#3BvH~!0~bpye;)8bnDOchnK8(_u2pbAjjK1KlvSmW;DI1d#|kXIWR=7QsUL6
zr+QzN6_%JcJzD?&_5B_PmPQSZq)MBVh0KBymTWx@)rr~OPpdMrx9z^tzV6r&V@pqk
zE&0=Tt?SWuIdbJ$)r$U=Q>(@08jt*YzG^$C%A3jG8U6)KJ9lJ7rqkbx_XVce-dm-k
zpd?uPtiJ!&-|UMucKplCc$t)h1g_O9iFDfLY}4f`sNJ}Bd+M2l`?;$=IWRi~F<YKr
zZFlR0RKg@9L#am&f;>|1-^^0uo?bL9bJd#i4_T|PGmA0kWc#Nk3K=-Di3LB8H+YcO
zEM9V4bp6+TPi7oVIoMXszo?*A_1E3WUHgiI7Ir+Wt39(zkuhnffPMV#-IxFJiP_({
z{IdA0*n_>It_Ht<xC<#fj61O=jg$M;DJGXY>*sD$JEhK=n)t;2Uh(Zkg+)c>8&vMR
zvf}dOm?9(^)LfmM@Wthx=MUXqY&y1omjz#cc34cMXyUO4Q5U4{{|uV;{o3x+VGH)H
z6<XDhv3gS==jI73PaRzUeE*@J%aR4STs(N+^?GWSE5;n#&z-fv;>O2w<&J01o;8?#
zR$v3mxs_M5OiWE3wWccB*v#2_&b6?xFk(XjBk15N|FY}ZMMXt-Hog9`B5-j9vkybU
z$45u=e(rqw^y$K-OFzF!SY=+a?z={e)#*h+po}r0?@-1&F2_oqFUQV(t^0LlW$>K&
zv9eoJP72K~Rr8(o<Wngdj|4-j)5V8&%OiEfw%5p&EkAb5O+`&DO4fX)&x(~R8xJNl
zcrA5GQ1~99$YAs9#bS$s2Mk=?kxXnhIt|b3HiL4?3X@X{3(qKh<y_9>)6#R|l~vJ3
zp~goEDy&}}{;w$Pn514fFMpH7$EStAo5S856<2wbrO>|k@eGIR4WF8s?U)Z2ea^nP
z@p$0<w7rGR+II|(-PEqJm?ytW#{b<6ro}UzF2!zATmLt0Qp3~Iq8k2h43i5Z-{i{f
zONifa;vG}MncWBaiyKqkRda?lF*Ud!WBeY=xMw3{MXqf^!9%&=8jXU#4g3F}HE`(Q
z;Rt8=E7Ztodu#p4r5nT|wjBQX8qu*Ac%&wh017h!CytN1+76vxxb|k>i8y^Fjek)a
z*6n(xFzu*v;)(th*1s9G`fZpjc6wKNT*~F}+;w(k@mV%gEk4@^S9Zoq9X5ZsvDo+1
z7nXbTCs?ale%ku*`0ky?Op4_T<-gy)d&;b~^TNHw3IdVr`kYIPTzL1(1s>k19v5{c
z%|K`JB;99yTRY-agq2D+eLa-JaAJ?1+|276+h^a%DGoC6)7LNET3yz8itnLL@brwe
zeUe+$GO|l1xJR+i?_g@-c)iZ$E$6MbX9Xp%A9>gnUL7ra|JxPACx7o(G8{N3?w4>r
zd-;Xm-%@z0*QuvZ@VxaU;)&g~&b{lOS8q8ldvbZUSHXid@8u^eDc-+-Zr$hahvl5w
zew#H({@bWvW2nJ>o+t9vm!I>WpLKVRo+@2^<y_9ge?JZOyzk9@9Q`CIv6APt&)OgN
zS6(;J|IK`@IEg8^uzJ0?<!zH_9|41F?{}Y>*7r5;VEDG2n@yn2hv)5n>r9$FdEw=k
z8)|+Qt%=z9XcDXK!Gi~9m}Ck)J2$s`fx<V2!yA*2D`{(UFZY}KDeSv#+Jyy<d70@)
zIs_}8&n>Tb{pQxz)4JC|gZR<6K8j1duG!<aGV-;2{d!2BqAP6gYetEG=Q1W9c=Ng?
z&fIvW&yD@{_C>|Tv3c6|^XqLw6a*4}e0ZoA-<~M3WZ5z$ef{%Kx9!?h{eG`_`Tbh+
zwDa?L7Y2Za0v@bhzwgkwxz-D>Zo5BQfP>}4sZ)pUmf!CcRCe32O<91W;C}7*hZ~Q}
zeNOw%$l%0yza-;-#XhfAqv^*C>+L?<oimjyOYXn5u~$9rN!AU%XpYXcug{&D)4xRF
zb+1I<)tuwM4jt9|+U~pbnawY^o=sNku3cZ~Qp;5pEInmXz!H}4jUDO2bKacTIOEz|
zyFW$WoVS19=)E$J?VA{r^X|y$y)XIp>}dOIG5adtpIVCuo-fsc6(vd^E<`vS-21Xc
zbf!c_T~zgiQ&;CRef7(8m^_<FXYS)WJJYxg-d8)UE`L`8P4A$Z<IalD_jRG&@gJ(O
z#ddmcW_BJryE9<=KbG#JFE0E{e95o0>wdM|D_Qf&3prh_)g0GbzW<tCUgBi<eNoNk
zl~=oMU(WD}dUtna3*(>Nb8k9JEO?+}Ed8fEboR{!k9CAk?byHk+_J5k1YA$wFM4(7
z(Ny^ZYtrlaX7$QuHwAzCq2VF&?)>YsGX$T1GuwIOS<(Afp~Z9lmM-|FQZC`*!}on%
z<&jwy0WF>L`8J#i)Be9$?)N>r;**Ax@AW9p7k~7*=j)HhXD`qBJip!UF7qaX&i1N1
zg%Unud$#W3xSzZ7LuohzLvGc()-#QaQ-1&TubTHglWX4ha@nKe$LAgT_4)tviQ8s>
z{W>SLNU++Xb?=Wd)~k|hnb$KUJl)y9aqk!P_Vr5*O%em|F@4Lv_`72F)2B}#E}NYP
z-Vig>IQ`Mx^7~tF_3l`?lGA&--qANVHwVU_|Mw$Ng3UPX%m=sWw(sUuzbo{%4v(u`
zdRF#Ozl`OhY1wb@?7Xb|_DA=osN=_ytkl?AQ~mU$KoP;A=(jSj$oa*t`PqgVwRc(j
z3*0l33kwZbtzKRE`pD6vjyliy7z>Vkd3pKnr9ShWQXCICtM<yxulof$KDReKzE*Vm
zog&bQ=Rd+LI2mS~O#@wO3_3$--_K{#=eD`^O0iBo_4~V8iQ2p0GaHkxAA9uY;IT#P
zH@vv<SS~Yq?dr!mkEPqUfC}isu97=bzAm|1*c{pZo$uah>1~hJZ2x}0_4@xEqQ1MN
z7#!lxn%Qj2m01@p+S<Oo=Sb6A;e!9qWMXz3$#j1b`_R{UZ_ZbfB~CkU|Gx2b%|i}3
z$vI3X^mjj36J%7rbo2FkyH__#ujU@utlhX}dBb)yD>)Y<8{UZj@4q<+=NrvzwBFBD
zXZ!H(Yav7;J=B<%1TC>^R&9OAp!a4b=SCg5g?FDRnS7P&STeC}uJp8j`CCGAUA$Y%
z%N+8uZJIXyEnl?uqAmCQITs`T@NU_<Th>Zl=Pjd0b9Lnk_iw^pPL`*AY$h-Au%5h5
zG;J{>)5NbS;tS7w^(<GiESGlUt<GrbRJS>@^5k@$?~9z*35W(qb3eDNxj)%_#d%q$
zyAON$<_h1+R&m<YW>va(mVFo_!=&}KB1{wCZeW?bPV}huJ?Fazzk2L?<#^31W`A}4
z)RzkvOw0>TR+z$-aH+EF`L~7uP9b;Kf@$GzlH*UrY+OI@^PV%=j|$(cRw^%9@BPBm
zn)8##YuT%Od+OQ5`eZ|SrIfeX&1--5DXgb@|NPLM5qd7?qbC(SXx^OnKHoiIBSZCP
z>5ms*35kUL^1sly?Cg<9F&U4;&;BnlEcmY*@M+Kf&*h*-i_I^MI^AEFlCMADHYog>
zzI;l7K2zZ9oA;xm6AnuM&TBq)q2r`x`R&rVpQaU8RKD-+n4-R6+UMH-BeUYxAD^V^
zopWt>!9ym{zREpc#i||dJ~-ICw$G4<x%;SnneevbFD@<?6cv3sZJUddU{P`L#`N=Y
z=d6}4U20MIh^6Y=o0nfoqoSiXrk)mCe*U}r^6tOpYc9oZQDcqT605kPRltcu@kqVM
zwAl>L?^l&`l-_b+_-B0Wsh+f1&H>OxM?uoxS{Cfkz97Ufulk*3&4+{R8F_hS(X(SC
z>+0-2eg0heIzmSbw14x&$&-#@Vbek_4;x6>RBVW5DwH{B-*>a{@V&3g%>L;AFV(U9
zYNR7}{?778(vO2X_FDJ-eE)C0gA&gMtAEb_UhlYY=Kqb7qxq`d1q)t<f8mjCyZcl-
z@^wb<*@&`Vx^q_D?lxa{gJa`?Uv)tnOk{2bCU4wcv-S9|TdHfUxb~b9dZZ(`wY??B
z=I8f~cSIZ#|L%6kWG?v8RD6AX9-EjBdt3zX9TScj=29=D^Y8DpJb9oyoUz|hPVL>4
zO>PhVsUFDcyC9B8_)awq@RVOMRep!GTJvAweP3od-JTjD5#=3N`$zK1oEpi4oW={i
z{+p*PWX_o<e)Y3!Kl_Xqv;4thI~oxj-AA`~$89mSzVP4y-$%!dm;WjqaFI%}ZG5Zb
zoV`-K`cmP{ExrOQt<kdLUa1pW+??+Ryo@=_!yH+{mA-M`#M<RH!P?~&9S%yxJEWa7
zzgxy!H(HUMXefD*V{N;|ky8d8OwI{cOswvRmuIZiarrt=ly9ywXJ?Vs0hSDY!%Vw+
zk;2Dm$~x6H5(`To^d3!dIs7qKBl53d$yd<{Ed}~ArYo}NzU$u3>B4hq+0m*cxuC(I
z<i!CS)*VuQ8-L~bI*|^`CgCWpTLGmle>c|DC94)aPv10csZW<%LJ5P()VcMAtE`v!
zrq=U_{>%FP_3MN7^oyULxg2>C;eX6mO7><dvrpOltRwYe^S_mvuL&`EVR<@evFv~8
zYcoT$y)8~pYOYEQm;8QzS6Z#IR)n3r#t}ukXp;+z@((<l^nSyWC)ycTKE7vrqqVQ|
zzo(<^hW$m&mvhxW?%BRBSNE~b<=MABylb?)5xI@YysTbk@1ge1*MeWa-mvY#{)nPi
zqAz^bdhowJAGLnn);k;fgm>rO-6i_;>C=wht^aO|NK121^=kd~%UeEKR`p2Aj}H%T
z?5W%weY@sCBYOq2Ps2CYl65RIa&B&VI%)25>*mWx&t90xtSD-+V|EUE&@~aR2B%=~
zILMyN_nm2fviGd7ei*s@^qS-Mc6PWZN${}oe>+yoCu7mDYL(V>CiUy<<IhK*GvIl*
z=d<7P+xzEus2pl!W;aMW!VwZ)UAE@9?3`N+2l!{6P1A|pC34>WzfE@K`nbJ&<Pr{9
z_hmkg+j;NGDXTtBK^6s{XEUq)x4rOLdn59j@jly+N~fZ1s_Pd<-aim|%$zTif8Xb9
zJ?Y~zvrD*tx%X~fbv^CMf;CGSlpn88&sDcInf+O6`uxp%zqp^<<-05D+=of^R$;rD
z?dShx*lhHC^ECdhc`l4<>#QOf=d5PC6k%pBb@%TjhRKF^Z{CiWdwt%f_grh`BKB<l
zo1J3yVZGsjtA803zaP_KXkd3^&d+CAb!A=beE+3VKa#{h9AjHB^Bps^$^f+t|2x43
zihgk0&t0=bFP?SsxoYkkx@odf-TPgWKW?Ak-s4g--&`@6_t6@8fm`yI9>iTRl`TL0
z)wj)UMoH;~mHvyiK2$IXoxO1F?YGmm?Y4@X@m24k_{%HvZtI@xns0ag&Bd^2E<^7I
zP6n1^%dBM+lz2OvJeH;C8gDgozJF%ljnhjmGl>}=i15E4XeFAU^jyby+eZBrn`fNO
zSgqZxW7N6T#$ciKtWV#q?o97nvv!vR>;3&5i=O5?PP`=kX@y7!Q*+|a&1*F4^?7vb
z{avQGs&3wvoROLHUv{_CgT2qAAFc3US)n4AZJ+Em$DP?nWTVj&yJK=rObqGMrZdSD
zztMZM!Zmv>-=>1scaO3tu_?#DYyDa-Ul1N{z4gNyh1JQs+?Y#xzv&ui#Dt%eN)VbO
z^`hv0PT~$Z1-TDj%%5La^4I!`uS&{?OKUR&SUA?c;ycUbIA28d)4AW*`BsQ$?NBdX
zcKnp0h=IY(zosk)cE3;cn!Qu~c>0PT%<T1+zZvT+e>YzJD80+RZ+F%HS4H=8F3#MN
zam{>zQ*ejzSN4KUdHmnP)->LGGWX=3RNdzmr+2k}DP8$CPw}tCX|F5GbLQ<|pCtP&
zbWO9C0$Z(;o06J=sF$b4tgpNpLGuqZo{CR2c>QnH`K=ckaueIjOYVIC@@-Rujz!4}
zf$RoOhL+aWNY)t)+r*vjRy^*NFiPo&{*|HM>(*?Xe$GK@;)7+g^PJq=+HS8mEPUj`
z(dsnAN9~+d_O&$!llyI-eKEbZCNg>Rxo-V^9q;a1iuqPt{Pi_@;`HNxrM~#9_CE9o
zFTKYw`LU{w^#@3MrC)1pR_m<=P7`KW-`KqPcJ(A{neRpF{_|Yo;^a!K=Ds~8w=MB7
zTg}I#;&Yy+ZI*m}ef{yb+wZ>%`5m=ZZ2$j%*7<Ym{{B+b(>u5F+s>4flm)9+am_Z%
zJ+#bswt$F8%a$!B9Ie+LPrVlq7S{HD-|utk*S{@mX6G-O*4o-?d3BjKqkihybc@rM
zoPRYZvTTSrv*xM#tFp)2N;AWbSGV^c*u8kW<z4mamp*GRNJs^)-P>Ty%U-an&c1B=
zT9@vF*0W8fd}3Mhq1XA=;faN3UK`1!trb_`I`X)AU*W4?=XoNlPVPVc|AcJ9qmKCV
z^(Q40gqC}huPv0mDG__@mCb|1*ACJ>JKxm3vgn&I=c@bN+w<S1-`+pzaD(_V=Iu|4
z&f8AxYM9B~(7$cR^INaX76fw7S;@pF!fbthTl)@)oAH-B=34#FWkXbc^A|EebMT)Q
zhZB1X_OHHlEyw*~zO%r+zlAPe>smL@v&orpm{INO@%gT`2i2#`7{8Q0xYKIR4i_E&
zrjU~x4elqoMKgbAF)tVHu-)HrC)gx4eSuHv{3oJwOj&r<%Pg+u6_meY?U}X7_>Q%3
z<QapPTLjoN)^w??l4$>}_|)?Fm1~FY9-lOM4x^gl-S(2543oQkc7>TdeZTeRU-o00
z?aiaL-$Z{n;jZxQUedvy)i>2`wqJeyvGiSj+4~KpXU`uNxTt>PRmH6@5eDClHq5y5
zzuZYg;mDSJc1O8`A3twmXcreNn3r!hW8!yL!J_Az|Lgs}GqEYyTYo`D@Koo&uk7`C
z)%WW=MmPVR{L$KK<Dse@Au8fcg15f!zHYjieXd8uty1%uAuI>1yA}FG%oc~$zI^;>
z_x;m_@29Y=-o?ZGC*4ixUB!EgKbrhY_Uz;Jl~QhEUR!S-w2|TO<)#h)eJ1l)rOozH
zaqm7@&E4?n_5TMtuf+|e7#BHgk*wYQ;cv=aIh(D;uT+oU>XDK-yRY`I)%AiIo7dD|
zso;=MJR|mQ1FPOb#y}75#QULFn7GfG$!yxa_SZJ9oV^>ar0x9@@NL7aMazWC;!n>_
zQDSBIHev6%mi*^0E?fv$e(TK1lLx<E-~2x8_QclKRz-7j@!jRc>=WMI*(scwn(C)J
z#dxOAkDt%ySH5m(YkSnGKCi*!$?x0i+4*k#zjJ4<zSFM&{<34sCDz=0JHP%sxDK@1
zz2{N@kN?X#jB2^d9NySu{r@f|D%$$;^785p?%$*>3Ka4iI2m-Jx1D*(FxfQwn#1CU
z^6I-jozkA0bzAQ7@&4mKK0da+wr{WBe7n1<Og>pzSqU2>BAngl$Znr-`pE`;zdKQx
zpCz|QNG%j-kJzrw=QRJrM2o1+S5IEM>zti)EOdXw{pL?wi+k@po?&~q-BB;dDZ9jG
zNsM05qVyjI=RR$oepXPxFsXh0Lv8U{{)?~P`1IW3=~5@=MKM{kCwek2pU*k>#H+<`
z7}fp?Hwsi%FKBn-;_=$H?(!YB9Lu*e>qM_IZr;zb?-uWx9r6Ke8?H-FdsfkK@{{v{
zum4N;_8+lp6shq6RdL{q^GI{bWeBfhzCg#6eeas)Z(3mX-*ijJn#XGtr$y^e+j=x7
ztJU*<!AbGf=@oriZ|e$j<1gJR5Kz;9E62*fG|e+xw)NMUx^qUM^9>VN&b?I;zgExm
z-SoWN1KaIeKiRx4%=8dx37YBrcf!$<WZS%q%!a_jdtdm(9@y()zUIG+fzy3`g)ix+
z^8QBlZ=W)!WM}TgGgX)7sT(k{y$nCTX`1NYu-;=$VkTl)Z+>ar2{?JH&&H{%Wujo-
z``t=mZPMF&oF2XKIA^tdTAagMPt$yBc6%%C=4r`-Hq2)t>_iHk-`@Thpdp&@$Ni?n
z|3I^K{|Y%+9<4KOS+O!_vz6KujyM1At~R=H|NPdFi0!ZQie~1Q3GaQ;{&wn$%q0Hq
z6FvM#mM}hydnah$&1w;I;P0MYM#uO6s-764)8O;w?s?wlQvAj5zG#ZGC#LLq-z?xG
zrX2N!cY4iFt350XpI(1oc=d$bp=DehZudI^{kB>g{j1`T`1btI&to<#zP{uAHlb7G
z!~+fk%cH^tk3Ab7Da?<#e)~t6Y+iQpyZr8$dzFWSm;1~-6rE=_dt=SdqUE>l?JCt?
zwd%*=2cQvI@rSB?zdmk{lF*%7ys0kITjyNthujllpn(C8@UM@zg_T^(eak<^<?xfn
z1=;x?o}P|rYRB7{>p>@Nym~#Cd;ZUl$K`Xc&9tf96r5YG(%2|lZp`Zbp*MQVwry5d
z(-IOCmN*@MryrNn$m+g&d(kw1znzy?mhEoR@)guFX<d^Vw2;U7(Ym5lcNGi63;)@j
zj^+wjt6R7#wtk`EhWq=caac0xzB$5D-g{kOcG*1USCPj`TbL3;+<yP>_hCPxll)ZL
zpUG-*`tR*eO+MVwdiRNCYWjNr81W~!il>75b&xr_g4b57`5{U5W3f=>qV>BUT%V<V
zy?7eu-aQ?YE!=dvoikq9&Ut$FsrKF*(hjS9T0O2A${W8bW>2`b+5d;Iwv&Ki#;U`)
zT9c|2HMYv9R~|kYyXSef*XNtu5^Ro=&2QeZD+?%D)GGWo)hmd3?BA<ib|}eg^R!M;
z#SWRGt#|*v$U5RB+GJc5aXP2<`VD0Ry?am1-U!ZK-J~?FmMP_;+BXLwz2}v$($94i
zuh6wiygOCmb6NZuOIyy3JMReJDDh>>skJ$uR(&>g?T!C@-~Ez=S~<*fC0ie!|K4IT
zAvsZ(S*5r4$XoVfi~sL2VQ{!K!^7uCi|vzT#;a@(+TAR9a(b`Aln?w%*;>3NRO<dt
z-uKO-oMW<e2UAN&e^Fl0_T5`vo{jjDEt&rFZ?Le!=8wi-w&fm|wm5z4Td1Ppq5o=n
z$6CAuUp_t0>$aJ(`gC~lwEI)Owp{M!va)WDY-gUjzi8U|SN~=l&h26mikbXRA^qn(
zu6OsRZf-kzwjm@#wrZhq=EV5te;FnxWLhLC?fEQs`1+znJIb@yt}fPFp=LJC_RCu1
z9p7$c=U$84mNPRr_y32({ARCXiqD$*ZGD@4HcFXqdg;06S5DOm#g{jNB6Z1WtD;?;
zPiINQmmhwsBk<sMudKDo`&X-fzMm<<!}jOXX??!!w=Z34+M0d+)3wgNKDWHQb%%4y
zO(ss9D8TV2Tjz?flCrX;vrmlV_Kqp)mUoxWO}*29S6e7eNp;8e%em!cHOU8zjsG#X
z6}~Y%Yru5o%n$zbpYo#FGFj*E8zd~4vf=*y)%nG5?mc<R6eN59!17?DS&d(h-#qPB
zp8x;-4V`bFuDaV^UVeJ*;}`M_8dm8E1<NPBnLk?+<a9`SEMc4bUk_Y^a45>QM4a4z
zJ2d?Ohf2rkpG=n)%sV&dY-Cc->au;oM;1%Cb?mtFUO}XN!?fr#RVH)(A6i{2q-`W1
zaM6&t*=JYSmFKw+b^7Pq9A8)<=BD6sDU_c{W-|BI)bs_q)`xGqar^J^_|f25_FZ+!
zaf1$~oAT;&6gBIOwwNsVc!clVr<Rk&ikw9?pF9(s#GapDwz)&9idUlX>$(s(U*RjP
z?Xh|Gd-}`&ZA<;Y(mm&X#M6N2rPkSr7iLAAzLb8%a!+Q)G1HHr^`mNfG7XvcpCvu}
zC0MbbM(UlNC8uS7N<n)kLj&s#gYODgRHJsU+xmNI@Cv(ICnEI(xDDRil=~6>)Wj!x
zQn#Xi+QRQ|PoAi>V18_W=GdLh!3BqxX$#ylelh9uuX}Tw?i{~SKixLp_t)#+yZ>Y#
z*ni35_armZX<z3AuK&LAb@kUNlm92*f2*J8Apt6rnL^%lCoEM=irHFXkdpZ3>GElD
z1<~?1Tb5~0ka+ofL$B%Ytb%=Awi((s9!<B8{kp#B=i17z8F{Jo`?_73Y|3(tSorLo
zOR}Bt`f%r6N9ROFkC3wO5x--uiRwMm=?-4<_}snq6&uZEPak`fZ*iK<#rMF28<~7t
z%X5D@cZ8NC>ux^K)a!cZdNCU_Tlmtm$-1|r_pz~UKDYMzX7@ct!k(Vz^iw{9Zt7k*
zAyqv<j;WD>nSB%cAIV;~D_5>qT%F$cZF8~9_jh+Mt`66~XSKWhy<1`7M(4M;HdpxT
zO)q~Dd&E9wUE4{eZ>8pURt3uU&95teR|&3to$e%mTyK*+Up6EzRp?XqtlGQ0)6dK@
zJ)JgpsrPiNJMUJ7uD)>Vl$}|{#WORFW&hRO5%g4<#3!zxHPve01v~Y2TLpOrE$zA7
z1s*;=E=dzUKb~*xHGQ$`dAS%}A&(F98@m<70#-20_C0#PXxh@YFGr_L*)5xuUvw(g
zgZJg>$bZ=vuZJDait-Lzs9Ex(Ti@Wxr(HR7IA8d2pM7Ste%n;*H+SV0+Ez0=&AP|W
z5OH?n$-^`3-$(bQR_-;J`Lo&e#+msXcdTw~EN1xk``A_4-+!H^Pmp{0S`I0{M9qD#
zrwFQ&I22{4#2mFfxO{WR%m18Clk(jI{*<n;_`)F7y`ME<<Lj7IlX8KkdC7}7Kk6>D
zVENd*-#y`o=$uli?tLv6kIHt)sD|@4DS5U`n<N~!cirxgyx)uunbkJm;M`#kTMNLJ
z-7z)MWB+5`C;z`YM)<JJ&Q*>7EUz(XXSvks8)?<k3%~AcZa8}AmVD^@z<_0696wj~
zb-LCIb*OmEIknF~jA7QN@3-E#AKms}af|uyWM7S7rQ&nHExx||Ymjx->^4(F#~kg6
zMz1}m<p1MZDlK-iv~Ryahl+vpSF_iip&L6SYq_%{?>_7;vu*p)!PG2x%~<r*jvABc
zAN`}sM8g|AW9v5GeJC$Jvm`C%MqKk1&x>KHrz|9siVp|uyZ&!3b8>NL$Jx~TjlI)Z
zZy5d8_%!{dd`;q|*&k1D-Cg*4-o^>;1^x#_*}E=0c01lQ$8Fyw>E+X68+QG;G(Y{&
zhk`GA)vqqx#-LD@ps|R(ElM_DGymwd<3Hn#ZB{1avaaGYSJJv|6`+|LrSndAM$=?(
zuYg^v#coN-s(1+|v8}xDyieqW^3D2ZORcj5H(lM_ot|8LSYY~#ofmkjXPy<S+4YR+
z-Y)Itt$&sU8b<8gE;W^RTm0fZ3q$jdb=ijQDCPN`)HJ6j!KN&h>)xN2HacZ{Qbjo>
zZA`UAAOBkU;XwLNi>iBnCkI!nuqi1{vAu9$a^KZ=4t0O!U#v^IulRk|m-YpwD?Wbh
ze7^VgM!tmjqgGSQ<~#10^tW<j!iDP<FTOw22%Ep<W|-d>l{*)Ir=I&{f9m>zJx}Mv
z{+-0Zyuf_x%{AtVKg&wOd6RS>bEkh?q7$lD#bzPg_0qcd`8n6LG&Rs{c*fRmd(CGW
zBr+)}-&7Bfw<_VN+WUC@Qb9q%Ik{zGo72u7`uO+`w}_4y_cWczCiVF>m)@COUl*HQ
z{QSks%gdDwE_|==o*Npp^60i=Pl?HS_p>|xCx5uv<}kx&-d`C=KK}7{+kQUtUO$&8
zjp~d7_hbX_kLNb^?U%5$wwAuTyWG9buDs&U`~Cm>9z9BGcQV-j^Vm0wM%#y)b6wBR
zvki=jdi6T*hU?Oxhp*S~Kh`c^*Wo+c>}F}7hsq&e^SehP_m!`ITV0(~_3cgPuK?My
zscQ>f)y(zmp2|A^!Lv2XBTpNLT2^HK@Uq$dTIz*Q-(CAxZ_b&?9NIYR?F(7MNn8K?
zt9!rLqn1fMtNdop>hvE5XI_72O#eCYm99pHO;YKfld{2Y-hZ&?>6_U#y={Gx?(SUK
z@*8#xEFDZAKi;t4uq#0^Y~Jr1@3Q0Oeq%_#`El0VvhBr|6CHZ;0+}23SvNY*ef)m8
zx0ww47dMBZn?>z%h7R*97MP#5eRP-AA-DVQ^&Q*nKium1_LHwUxbb*B+pOIFxy%g9
z3eInJP-K1mYwsPA`0owyGGoc*MIC97F#XeFlcT}n_vX!|z?M`S&}w-G2BwKjh0Xh%
zUfsC6=b@PR%1d$$N^P~9x{l^Jct2gA_g1@*S9yYhNh#khUke^q{|`N$_Zwab>sM?{
zXHe#8(8)2Fa`#vD*In<HXj(V_N{+TX-F)en^6P#53cOqS;&*sR2y|?Tj&pc&A=~2h
zmN3zU?<Tx`K5gGZp|h>mgwHTA@HBt99p7#<tvYE&fR_8Ox%o;8lWK)>vO@)DotNKw
zv;Wy4<qVsXwvs+_v)ktVk7G&olD}8x(x~{N>@&B=-j9+7Op1?=-S7OsD4ZL2Kc3}S
z`l9!f?G-h8{~PLst-4Tqu3Er@Y0W8}G-Iu|9P2l#YUDB;;Fw@>YIApr^6xf<C9|8h
zuE_|V8l3xS?s3s+kNl2>317RrRsQ!q%f}yf_O?pt%-tY6OUqjQ+RcMW+Y%n{aSnT^
zI(OpDjDx#&e>=RubmKJd=A$R}?U!Drd-CX-US-4Np8-5^7v>u8ak-vypv{s!!SJ^D
zjc03)1PZ>GxWXZ!;eEOO-NHqT?p!y;i#(1potgbAqM~nk?dNFLD^benKYJ7>Ry^+G
zX<_fIy!}#6zC&OBUF%8a!-`^@ACAqH?BL#9*IRn^z?Xy+_g==syVuT7*RlDfp=0x~
zdHa_NF@4_Xlag0H`U`%lC@(v^ex|NkP4T4Pw(Ff_n#$dB4?dW&a?e|zw`KbCq<6_U
zwb@R;cdhi_%UNIAKm2<k8^C(x!?oAqmQw#;owv)}A5kmxTl?DWQrq&^(uQ0&Z{D2X
zp<=gl-(ogCnU0&A)01CZSoq`F?EDFH=jMK%bLC3NnfdnfH`o0B_SWxf>IH>w2D8pR
zIVPRICGz?H|9|y;)V}Tinq&9-jq&VKtHVlruJ2#%)U0>s`rU%=!=jouHY~q({Vrq~
zEyKLuQQUiX7T@_FQ)eJ|RCKPg%KKff*FDxXpXmcyF!?5L{e}$}(muF4IWe{ING6rf
zmc84+$Xs)mb+-Xe^Yi)ja)yS66<@E08`l4;nawztsga@I_M1dd@Xf<#U%!4`dD!*m
zuSt_9H`h&EENl0D{<Nq2TdU^rnt<9a%O8JBPT2DHcYR>vNxiR27ytZpWb>Tl144-m
zak3lv9#77DoSR&8DYv5Zh?Pgno5zpEB0hZWd>->|^=?qkpVU<Kpz#g=N0)cy920Nt
zTW_iNGOWjc-r1<MM%LY@!>#Vlf43^;gbP=KPx<oOFG8;59@w_|+Hpy?isx0=e8V=}
zYU~x-B;2q*@Bi+(zt=IG+rx6lT8QJpe*Kn%D-Ue8dHgH8W_u#@#^#ty|E!^_1VEWv
z?x5XeXwU9ZX^#Oz*9*>o>6Z3055{XIEmK%^es<XL)KxJm{kNEEy&118J-uM<Z)Ub!
z!!vDZ94d+vT2qu&UWT2pEc?mW@T}{q!OPdSH){_m8q~0~JPI)A5pe3{a>}%LvdVEn
zJAb=_Ov>XN?o<5txRuX8G4u~`^KWv{aQ66qP{1qI;HA|wm&=bt-z!@r3$!r45$2e>
z^6!Q8gZ~4{pO~A-+-}>p%jiH(lZp!0!Mp6rH4jocL>Jx>-!P-_-*WQ=!`s_etWSFV
zJ)kT(zC$x?)rHp&*9UCQH<jwkZ(p}gMr<?ZqXh*lOL-lxY{*s!Yb)FqyZQRR>qkDH
zzV9~wN}T}PhW1Dn7qx}QnYk~Pd{cPUpW~GMv{GW$YsD$-j;p#{GuBTG_`2`Wr2zgm
z$5U&TFI>Ie;dABxc_}KPM-@K5D_7v-a=%t9zxY?b>54o1MAlAat-mVh!L;C&wOD8H
zbH_Cy8@C02K7Q)k@t$s{>OKaBCBFR!J5`VBZ9m?sAMoUl+Vi;NbNOpnE=>Pi6)j%z
zZezfvt!&cIWu5M7ZoQlvBA<I?yL0{VtKRJjRSM^e@A6q~Wz5dM-@jQqrrxJS<f^;W
z$H!Bx3+}#pI6-5Myxmn($qhN5_^v#yE(;G^=+ZEy^P&Kk1kYKngUb$=%I%$JYZn>Z
zbpHR<$))#R?5InO*tVGKc-Nog?YEwVDc}3KlSBW`A=z!Fo5D5Nma!+k-pH0?f3M+_
zmFyNP;X}<wJUS;OI{i2J;?2A3$!}gxk%x148yB2!SHEy4>%UT^-NS=IUpzQk92Ph%
z(_;Vm_4l1i>-PFxd3UI5vwWi4ul<&<dHUwIHC~)NA$&7$eaIT;#9%q8(yJFFw{lEt
zQ&uifIHrET>)omt{cm@^Z=3RmUwCr<@rD&2*E~IViDQpNjq0bYZHd7bw`+vWZ;6WU
zzR-}7(!zJ($dlU_b(hG$Hw~Njn<ZVE@8+A+9Y3-Q^Y3pzXu$O6{t{u(nx+jKUu2uS
zTJ?XGuv+)g(9F*TwZ|3<aNbbQtgrl&dCx)Ge`5EP6Ma(5D-9SdEiG?sJ^ih3eGKT9
zXt87e>`b(^yFc%dv#oMiy_N54(CVu<w!gphJk`U4Bd+G7D+kNl-<+UZB|e|GKR!)2
zdPC7uuQxY0v!`wTx&BvUW8;ojt5zG7zl%9{)QOjuH)3;I@7eeLXHQJLGk>jhci!Dy
ziq_WB?fml3)&vIyHStQDJvgPke#_0c#6(52{Cj7j-B*SrJv!1STy?^Axq0%z=}I*=
z?rfb4lIz0Q8meL~=Ec4F{oNVd2VN4J8LE9RTD<dTuzo}1&2OA_uR?N-?0(<e{e6o~
z=Cw7E6+fR&uY3*K(cy3Z*W^f&H202+aw0#^pWmL7c5V)5Tke4klcg++R6rNb&$buW
zGn&bBxQ+L*PPoR6_pO~SN<Gr%eOq<(_4%(}y*gcH_s3(>h9xfo7~V1}8K<8+^5Wv+
zkDt%mgDzp#(AWRJTJNyIi@Uqc-|hV#cW=TK&;-ZI_q)sA-{ausZay`syC6~~D|+s3
z{e`AxkM}Yce|Yp^>Kw-losN+exksu*%;b*Bi)I&Y%F~xB2@QDtN<f3p&8r}vr+<E<
zqT%H^ubkaW*Q8mSiPrXVp4`59+G$s>GxA?V*Llru_dR-l(Sna0uWoBC<mzzSKA}!x
zeu=hGsO6sPHwyl7%dCHTZ_1(B>pW(3dTN&c`}*Fn(_B%#O6c0$_?}+Z_{A=@uO|Ka
zc#0=x`bUmsOYR;1dE-{>wo5OM>oM?j&b{}~{_=08{QQz#bNy1k1}4~?u6P^KH(`3{
zHgk7Ih9fM@+Rqsqr{@L<h_cjF8GpECdf?RJ1J5QO_!+ez=&oGVL{Vm+*UWb&FmqUb
zo2Z-5Vm5Efdif*fYTucbZ0TtOmBip^JQAGo1iXNvMZjKYPKEb!Zi9&$yA&0_R~z(9
z*zQ;HU0o*cc2bse=sl+JUG6ag7avP5Kfl)QBh!_o_PaKkf8+Gq!^)sA;e^1gVwEiZ
zzpuX9?P%V&k*n1^-tkxN`VH^3TE4wEOu7)_!t?0n*LLTd%hq3rIk5M^`yyWTa;MsN
z0!^2GZJuWAB&gJW#^K2XNxrYn_X9dt+3vRp+5ezkU-9v`>kMtln*@{{3f%abjDM(~
z|2x@1#qF1D{-YbS%@19;l<>Xsp2{T6iIwMf3$Xv)nQW!(@Z`bE4jCKSU&pduygIGO
z!{OpkacC){?(~bRvkMdNI!*tr403L@2!ldyln#^Ak&JAU9e4Dk*D(lBzSqMYojoUO
z^S2hMv#DzXjzzxbk(#y4A?3b6h<t9zs$4U*y^^i3wF^Hy-mLL&?X7Q|Wf@lM4{kqP
z=YG!lrNk!}u_cPz)Mv)8ONeDPJ7>*Oy78;h+jH*@ZIh~*yIFFwy?n<H!H0bF<NrjP
zUOR8uu<WxG|Ce_`nZe15+>;p?)cAS6cQZ^*cGbO6wnlF8uLyQkL!J*Gu6pix-TZh%
zh5he_tLxieU05G2kjC@yUSy!2Xws<z1wN7){~s$_dbK^z_d8rKHowf>+;C&P1WVJm
z{lAkZ=Y6aKO<<ggZrC!R?!{SQ0}Y{$i}qPEzuY(KPkFKG-kox5JL!6cRSgo?ir9F5
zx%D{R?+E1EUc2t2!N2!2-kuM(J=~Uba6$foKR@j}75NU@*4{fXcW=C7r8lG0?NtIo
z0-Y7E$Kp$GywQqoj7`;+dAHoUr(?fZ&_Wpo1JLdjCZBgZ9{24Rdtvct*Xwo3cUS)U
z@$vC=mKg>-&FS+h*(Oe$zHgfWPqSh2v4k@-3@^O?x?;^5m)u<4rlzI|lO{1OobY?I
z@r8X2YnCoO`mm0jl{N85halhl>w;(J+0HgUz``J=7n2d*aPm+qcdp*9T_2B0D^4!$
zlYQzhZvJ@f)rl1~RhBJ1>G$?m2W?gq;r~0`vHRMK*XzKEe?oo4_SIsY6Ibp~T+YDr
zSe@C4Pb0VUu=4yL&-XH>e|>e8o0*O0z`<sA%hw?xAqiJkg@T4SD{o(VS@Pr4Y5m-|
z&)aV274MiY8(C3d0bR1R{2V_o@6p%m_rLp4$;ik!=eg~_ACITEl%%DlJ!)i^+ptPp
zP_S`l@$;m2cXkG>zPe(?iiU#;4o*%?P0h`f>*M3%`sC|=9DG>EeBjB+$&3s<$_Hi~
zk>2>`%Wc1{%na4q*B<;1UJvT%RlZ)@_Qf@eqk2JY_}7yU*)PUU?LMOLuHn8<Xy4fd
zLS{!_P5$xb#Nl-%=W`c5@vO*b_-Y%t)TK3Y=4V6gV!JJDrmMCb%`n}j;54s+Bhn^+
zHrr;t`Oj^imCToLYq;2HzU6;%g!zJKmVgI$_MY=gEtUK5koVhF+gR2)D>udVCpOG~
z$NH$!tchb9<96P>|3z1t<}=Fn`v2TIdw19cJIEkUi-1$d_QLZHs^CJVrDCp8nbna`
zD)Hrq*YeC#G7+nPJ#m|Mza3Mpccc3)HMu0i#aj7{S$_LoeD&^r${BF%pX@V1)1+nB
ze?Rd1>R#`Da#sJ{dwFjgOEvzMZcJ8>)Y16!FjZn}*7mQ5lgt)BsMkNZCcpT_p0?!M
z1^<?BXXvgjFIr>&OPWXOJ8ReuVPz4;zvs*qyS);1r?<E`&Ai3`=|;)D4?>$SHZ<kW
zZw$Qrq-efU@p4Cv-1sA!Tmp;E$F9`dep1cCQs7jD<SnT$VeziBS1-sftV_DFGxX`2
zx7$o#Of*t_HEEaH-kF=<+3%lqIx2AT^_EGxS5N%kC{i6~**ZV{&7pQd?T?>(V)MB5
zcb>>Gc-+6;@A2j*TYtQLsJ!AvIDhxd`o;#w<Rd5lPfa)}8vWt&mAPhzy?LT0$KKz)
zH-4Ae|45DK`dyOVZn+2h!{0d^oW(Wc%b)ey$HIiqt<yNn|9JbucFx;-gyNVOZhqeN
z_v`;=<K~GH2mji9Uv~alY(wYckJpq91tzmw$niY(%-7dHG;L4S_HCIaksFHESI@i7
z#Mr!={l9FJf#ORujU$SAnYRVmHuIf-H?J|cwA%L4zGDx5-B+j&y&u-Nyv)b7``%ve
zd8eYeKD;@%dV%rQPuIFbmpp7u)K(CUYS-bA6cm~=^M$OT5a+3PdmgGj)qVcqU1N33
zyX~8omF|AO{=d9!)s|3;4tv4wqh{sPrg^A<hA994`#W*kv^3*ADW|9D{&=~3{+w6m
zdnAn&CVI@V+P-+EZME5xBFp@_TeGh}dJ*{VZp7?avo>U0RGNK#wsrYB=f9uJrN3W$
z)Em0dAi^q4!@F5e=Chsfq8*D~x4wt$e`DdUUwPpB@1VqOAL`$IG=Dx@$l&>1v5ebR
z_mxtr?N0Ccb}M_s4G+b*Jr#yoSwF;Y@JpNV)c*QXxT1dU!80@e)#?Z7O<%mW_rG0C
zK!AXeu`y^sclJZo+}zxXN1f^muD_Oj*X^|Mz!J~N|9*YHlK0)|#ExzDkFOt}e^@`=
zzGNk@p48s@d&VW~Yd1>zzn#-1^_F$}w&=CG2ZODbFS`1o!eG7ni6dTHB!9kteB!91
z2j{z9xkTrjw&@H9mbc40?d1L(?shEx_xDl>wjJ-emfwCA()GGw@zQTsV~^V3`!3$i
zT2ZaMp!CnzQ_EEA8SYoxH_Wq82xRqn`Sf)hxNHLxC0XlwKR}m3-02eR5S;c?K1A-{
z_Vv3TnTd6Cinjk}&Alsk<ja2vr|mjhwk&vcBY1`WhI@kTKlJx56L|XjecQ6M)&A?`
z@BJ+_XxcCSMsre?l18n<m300eOYGkTY)s|!*%hX8zJjIa!q@&EQ*ZxkpLA8;QuN=#
z)%wS0{;w99S$wZO;MD$z3u@hx&!_L@`fB-Z?*AVl?|-r`3o{K$v;7<1(e}A^<AR*e
z;Tm^8RQ`5RvrjRcy}+(qz;Wf@Tk4xF59VBXe8=41IrhN*;JvmI3ndH}=kI$GaZXv%
z;>$@(iQ7JU+yDFfx=PguY`e5JH*QPeJ;j_k<tNtd`gvMUp?+qydeN@Qez^x4`OiH%
zz@9F+V3I<WgNBG9;{<m$2Qjrq$LywMn|MprudcWepKrY4@%*~#9~^bnKRVc}-zSSL
zD5zECx*qPNBCJ%EpmC_0#ZgSH)kU*u-9?7nwR|95Ha8wzIDby|QG2U$=9l~3-&vX1
zw)gZMTz&dn^;Y?uuGP0U6y@`-lRPD-S8#tS=Z#6>{bBn5&+M3SM$G2xSxcLeP^GlK
zj<TJ$zOy;~>uSa7=al&?96$0e(c_1^MQ@Bu%gfB~kADZR-?g;Xeaj1JgZkeUHbxJM
zd;IoX%zgW>=o|B&`y18oT$^Wab-hC3|4l0?eZKfk4Re<8dF$@?KQE7OzIDxLcBypf
zRg3Et63mN^S=a96@>LYena{Cx-?^7&F@_pxpH!`Pd#MQBsrh^sbk|eOCHd$tRkm`q
zUjl7@JZRqW^V#g&`3Z*?I=6o~V|@NVPT8N*V6CaUmh#KGdU$Z8ot<@bH}j68Ne8|4
z_a2ev_<YX#{eq1X>m7sg^7MXvfB(KD{_oZG)!Bhj!ad=6!3rUd{#*Z@x6b=eGWYBY
zS033XR)DL9Be$MwYXwHgwYx7jcTmguR$5*Wc_5+M(R|N`R8=3f|9i|IteTy_Pm)_q
z$HAGo{Kl(;&FmY?-bVS%wVJv$X8GlZU$4h+uUuRGe(&{{b!91s+xgwo($xIs+r53g
zZi7|L4}*6*9`o(_|L?blheyFm-Mw-B%jZ>bsr$_-c=bm*ZwI5-(ogH_kFzXGDtW|v
zBj(TC%e9*hH2L@2v~ZoRJoEB1n+wx-mfi1G$Mj$SzvHTI?$6a;XDe;?eC66>k;59)
z9Lq1Sm0{DAULM<<mD?#@^<2)?_xQ&H`8z8zZ)h!P-(|P$^ViPj8<&09?>GN^!@=IW
z`qJ|At%WLTnFC(SFVwf&`by)%^|B70u-lReObq*F*x2@R)s%~0IKTD!f&FW2xbFPi
zdjFiZLVZ<@kitS$6L5%uiFrr%_R2x3+9T>AD~lC)Pkkyizq4-Tlj=FQC$zSG?oQlj
zvEO^<#<fgGt(Pq@yZ<f4;*tCp-Soi1ANMV`FKj=5$a{&St-!3J?N>h@$^6fx{Njdu
z@9OgZJ;L&58@C<$d3Vm2S5b3*7BO~(*D-Vpb1Ug*+0AbkmcP?{P3yV%Iq4{=!m5vp
zSKQow?4=pQf_EqKE&jdBS#kbd`7YktU|v7{I+mrc|G&OJxkpEA%HLoA-`p*)2uVF;
z_Tl%Om&P+sE(sS>D2Z@#U!~A=A}KO(qU+J71&g}ZY+97<=;G)SxiKO7>sH;4`8#$o
zc}<L)BE-}ZFlmB=$9a{@ziaA$oZ9W>G1JF$XZ`h~rIwcGE9Y4oDjq&l{O+^extdQV
zG0R@5&40IIU&Ed4&khvixH~*j>HTT^<X6l68XYCiPR0IG{u6($*nG=UKbNO<cw;~J
z$IG84-}rYV@J*#1yZgP<$A8|Ps;K`U!}pFE|GD>TT&`LFyz%=HXHNYijc<FWbib(=
zTTqc7dSZWBlSaasP2T2w{&GU?d785(r0twjUso?@=6?66YvIJAJB6V|9l}@7zyA90
zYH4f5oB7KFg5G|po_Dy??at3r7aOKd*LbRw=DVjP`Q4Rw_0Bz7Hu288Z#Rj5_dm}4
zdztBPzd5X1-9LVLC;cJpn$3>Ax&IG+{&OqGW<#cenRp$O{GaN&hu?N>uqxO5x9jaG
zx2e+^8m^`u3Er*txO=kx@2{nH5#N~qZA!K9(tW7uF^MDS&gJKq4$X_s+sXR!<yrk^
zPO<gZyG6Cb65id}siBv5=l|;apMTbXE^PbopqbySBK*neov+vJ7Lb*Fdwu8H&}6;7
z->+7$pD;DFTrj${)HJU8?be1hm!o9Q8z;Wv=F73V$(k3Rp!bQ(WVO0be(u|r$kW=9
zaZWBSE?2yA{;lMyuZ!$DtUC8$_QGiK)iNI|vV67XRqkJMcG`4?hN!i9Avd2MYUO^o
z`%JaU`@P@g&ds-vfB)0a&=6Dv{XKQ#7H3m~yL_!k)BLBO7Y0N`biBO0Jo)RZs|CCN
zR`dVAv$J@|?{~X5*8VQrf3Cl?^WfX<_v=m`fB$Z?gjeS0_}6jezf8~EG!k*wp7q@>
zV(MF_IQuUG^KO;O`kY&~U;g^7DUs(M=|{Ic{y#U0v48$=Ya2WBeKudYp5@72Ty)C2
zE;My_!_H{;2bbr#7F4XMJDXT0wISoZ?hljnz|EU{URW?o{;J#mcYzzD&aQotpSMZ&
zYO1X?VXpo>+brMjq`s<JaX9nSvl`*WI~v`uGnubtifP=tkexMRy~=}o6Ce6HLQiMA
z@@(swaz^mEp0^Agrzo%d|C%A{ots+y&bO&M3KGQp*1zvMHTm>|tV3#|)1T^iZT{DF
zS-R>#%&%I3;Gp6kd;E61RW+EN>*RXw^NIUbGRw`sIDDOH{@}CKVPP+UiC6yfax8i?
z$$8e5cODWKf0_G6brlu7nQA@Z`%R}A+|u>w#?`KZUH|?{_3f!J=5hafJLE_8wo5iL
zv32a{>bA;!>pB*H;mx)y4-P%+pRo6d*p)dqgeT~H>r$E%@ztQ{ew~D=<?e@{P4bH8
z9uDX#{$DBVKJ8A^Ea7VANva~NHkmy>F)2Fm)8pkIZb;orcxn{7_{Z<>g<qb&G?;5E
zHG!w=h02ni{j1L<AD;K3afO~BV`O_r!<m_LCm88Go7CUEsNr~?SGz{r|D7pQPqv=l
zK0WT+k1rcNJ$kY##a-T8<sG=P^kzk7E~B5QdEMorvPMpBJDXPadp3=awElAk)V-hg
zQPZO<Eap?;R-g9B+IYSjR{w64<?+6|bwhT&+>F*cum1MxJ^Ao+k44l*=I-xz+iuSO
zm3+T7zj@A<R71<vA20bE8>D|0$g$qe=I8&|OH*fE)F1W#vUfIbRR34`<)qvE@7mk1
zw|?Iwe|(L+(Z<JrruSOyU+_&M?vA~z|C=3RrhT8(){1)s@3L*;sePs@KmGL68TR#c
z-TMSM7|Pz?>(vZi_TcC9`R;yxev8k2{8@8jTdp){rTv<SjfdWMcU-!B*)aJS&;E0{
zXWMurn-)5^U$Z{;{4?m_hY!~RA6eA@tC8qER(0Or!{fk}mBF*8ZeCh!VH@!$kTb77
zw0rJP$qm&}Zk|!S#$wt0We0n^_e5;gtf@B#9RfJ9epU9|ij-7Ixf*>rcQ5P1Z+Cww
z?Y|%#kmPwNI@<d2GuN;;r?P%OWnnN#KPTg%GO6mgj7^2W`#qn}smkkXY92H`Z*%#9
z)aJCaO+hQaSSM$jCmdk#nPXvi$M99^)+o?AHJ_PAtl8JrWPZ4Rc)ymu{_#&wPZ!?K
z-Tv^&$;ox=|KCXNS5$g*>3jd9tC=(Ieb(In{BQnGQ}++obCV6~e_y>3`bShoF8cBL
zwP%k-NA^EB#~b^>_g?gepSS!4_Z&_>dfQ#@=w9jS<l2AL8+J&A-^wk#npFF*dPjP)
z{_`2^>aeu{dx}%)Chxnq@YyG;5BA5!AD#OeyV0s#bJbhbUaRwuRvq16H2uN5UfYeI
z|NPGmW1DNkX8b$u8Jpc^H)dyR)9im{4-*6fVuJtAc;Ck)XJ2P`H}1h#`9?o~hVS)U
zZ_Z`^IqRF1d*HM^L+pH}u$;V`=B|nkA`RP@F>m@c|2OQe`oPbe`%YhdEDQ?uz=)}`
zu??s0q$);wukvZq2)tT(CRMlPy!aaH7LEY7e~hno1O~jQa$NV4BXAY-gXZIboZA;O
zeY=$tp|$OBV6{xfBiU1~E5(9bW9A;WIj2=2we#RH`5;#tm(083uXg7=f35p@!U-kC
ziSbpAMhrV-ML+DCUG`jjrIFwwm)Pfq%fIRboLAHCv|$s9Oli*k@u2m1;MFHN3k9x!
z<~;Jf^5LfAd-K$b;%0Mte_VM$U#}y;Mg3~!iRVQJGS~3@nZ+P-@#KY4Sr%U}bB&})
zih*tp0<IM~X%<<h612~@e>~$Dp+AT7)UW@(lC!G}yG@j&f_zn20-3fiWy|x{&3W2t
zFz=t_v`3e}*6Fh~g$Q%Ty47b`eQEI#=Z<s{Nf8VzxP7Kz=Bfnklg)<j1<tstOU-qi
za!Rp#&zbwiW!!hBv6%(^wObs;-su(n+;I9vp}6qJdL81aTrYO<HEk=lUm;}W^lN{y
zRraX|D>U76-^I=NwE4m6$4S2RoQqg&pYLJKUGA-~_b>EiV^)pTEB6YSx9P>|rssEr
z|6X{$=gWe1AHS}x4&1S{H1>zoUEgj=`*_}+VO2K`-`B_YeBZzR|GVX1J1?GEFy;E)
z`q-p`L$7o1d^VaH;!^WuscO>xRU3CCZZv<lbD5iFV_fj}=Xa)5&eAds>uiiIc`;>$
z(-gO^8y=P-MuKUx*~M4MTEylY^k1IE92NCxHDhc^#p8c+U&Suz{QjwzWA(f6!1ZtL
zYqVHvAFp$He!^bCYi5IotBjIp;fCG12D^DQ%;p|@IqUF=bvO8$_pb3Q=5Fe6DLro0
zZ@ITD<fb0W1LGC5gH}0CQCfH|S#3IF+VX{wpI4_^r5x*ZTt7p5g3v|Ls7ezPBiS?S
zq^?+K6`Y&V{W!F`U`<i@WN+_RvEi$ZUU+iyg|Ib~=d5!b6J92kN(ZKDJ5JOTukQNa
zTfFQ}!`kQT&;8n0@po121aH0ijhDMbwLjcUpKqFZZ^n!n4RH=ni*^RY-P>_ry|c4Z
z!YGBq$jE5Iym@?6y;yg~@HHQ7ICaV^B{eni|G&R0R;|hkQ`;HS$8Yz8!M5s4#x<L@
zSKD}{4Kgn+VLSf!vHbr7cXk%*+uhrg%6+U~zW%0l&;M6f!{d+csr)=^uCat%eU0KY
z-Rj4W9&-w}9m+E|ua27;a%Ah_WWzPfJJxZkxoBo9h&IKCz50+9katn}`5vxlzMC8W
zM|}Qw4|J0GqG_s5x<`2zCmXI<%|AD(rz7NwLrcACU$6RsR~Hu@k?4Hm#JcZx_K}xL
z-VSMIQfp6~I<@b|jjXkeUZLNAZ_qvX<>lp%KcCOPZtb@G^1~Y&K{LyTkM{q4>0f{7
zdVGEC`^u=bVyvvJ9i1zG*Pj1&D90@M*O!+XdU|<ZEQLB*Iy*ZV&j!ZE^3GoSP>HkC
zrRm<@YGq?%VOi@kmz*4(5G~O+W!5}w%w1hw8}jel&9Nw4bS~(^vK{|^y?(8G=;O~l
z6-m#xT10GH8TtCpyr5N%?`H_Ukh7Jzc#6eEQ&?cBN5kpYEoXDxI#u~uw;rDuyHR%O
zv?jIl^2^^btSor>`cYg(V49_L!}$eyL4kc1p;>c}ugMe6k`+BWD_$>fk^dWyFI|#t
zA-U!*nnDVbH6DDjNGO={aL-GTzVLSkKd!pVSS!0(k*ibc;;CKrab7w<eP?+KxRhM{
z?mqv<M32i~9oA^EYGtz6#F_K-8BK{ir?k2z`hcA~Ba;~4f3Cy9c{~0r_`{X(fP4Rx
z)Gg_r6B}NAdT+k)l+cd#flYinHc3yI$(3@1@uHN29xG4Sf=fJe^q9-$u<_0LyOd$6
z<`Sg|VzJ*1yM;BfV>+kAf5}qV^=_}ThB@Q21N+ZkUG%3`=tGUIeKxd7<sxFBW1t8+
z-#2SvO`LdF*<ZnDo6bJ$bGnk{s?y_rYsGs7j_LakNHe?<b+y=66gK&^TE~n3Oa8wM
zRO#Eb^k8A+`)7}T|K@K~5ZuaoeUGic-?UP`S5n#PZ(aT!yR=}PpoiC9p3CL2tvBL!
zRUNO~Yj@`V1Cg@lAIhV%r;4mS@VmHL*)95fTMUEQcFF!c>E_FA&Wc`cB34zdHer3Y
zn^k=O?&prt6PK%cp(tZ>;<?2Cw=0*=JJf4_PvV_KqG{Eaj5l|7ZoX$&v{MFj{hFH3
zj0WTMa|usQOw`a`y+1|M&`_|lvNB+`{^p1FXPQD2f~H?#5fxe_+7aL>uyEb(KWkRj
z*vV&|jhnGXZjS!;g}cmtsA_@&=1P%=3ezQ_s~wk53oM-Gv~)+!#_Zr7ckO26#!2|-
ziA=kZu#t7S%F?Z(Gv?UUO6{%s+H^bi|MkWB_xIh{S8M&H%64A;zn@j!>UCeg@Bc5`
zEw0ZOawY8TlarHoyx;dbVQbW3*`-HcTwN`Guk!g^wtBl&Z<o&4U25Ug9P!6dMDKF7
zZR_qT{j7=y+ua*x-($1c<H<5He%(vnn%@`nS&cyM17VR8Si~LNlP7#GPo6#cYh!`C
zVpeHLAoIn-GhrP;xr>j@=I&Si{<i%=;g-+V;(|XFpT3gxnES<H@$vU@Q<`JB``HZz
zw~Fc*{M23P)f8>s=hPlp*ejJ^UiEQ$dC|n!1g;_@t}QD#B=6O&P`~t8y1cOaU|d_J
zeV^0DpFR^N3%2$}tvY%-dE27sD+k<q&1avTVOwqHH_t}$Ny^&8f4|@FpJ|-lX6<$(
z_tq9pVKtwOf;nNUk2bM#Z^*i;HOIbw-@%Wdlkb%KZG<{H90gA?34;=%(yz7G!V;Jm
z%I{UG+x>hpne8~QoQ*_yOd)Gr{ok)_$KBlAl<e*0FJ8RZ*l|Pc&HerIpP!v=zI<}h
zu`OFnK!X^)|NdFzTeVi&_qp{hwmEUK!|C}gzwb%+7L+S4nCKe&{ykG#Jy*eP`@qXQ
z?>KUPY6~pnC>H|TtfaK4tl4xED0p3TXJ}kis{O)$;YcrExyYh0SJ`6LOYZqOC6$~E
zE=#_<^|Rk=(NWUsIN5P)-jl*|vz2>T7~E_wb3YFI;+*{bv7q3BE2j%yw;h{4ouMH}
z@6pzqwgzk3?K)0sTu4%WTJgA1u2)Z=u|Xr1DNc4bsC(q-<0fKdRmn50=iZGMpM)4X
zIyw%37PPL9|NYNWfQ4~$+S#PalmDgc>ulET|M!dS_)H(QKY!oX=Z92!u8-UM;Q+I5
z^*?X0)2~d@jol?uReN~7;=ezi&-ZHSGd8$(i*4NVq`Zw!wri?(xYOc`E!JKUsVONB
z-fq92cj>$Ps%_G7yR*zEDH}D-=+P+2dtt=>nQh<YAD@I6W>^aSc%kQ@#u=rz$n5#4
zyaW9G8}`6%xz;$sGQU6c4A@@Xx#yGJPd>CX5UG)Pr{SU-7qYy10;pRhv^4(tZSAgt
zUyIcfbWd^@7%kf7I%V~R!c#Rzc;`L&E~6eMp7{7pbHS`Tj6QC;oj$saE`oP@XZUTF
zj+<`2BHJW9M_)GYN0LNR^~*n2_n&@DJi5!NX6tgD11B{u7+Gg;{L!b^(LLpN>As_(
z-KqBXTWyd2=PNK;bm67YReAsTkFEE`m)v+;2D+5^e(m?zhRIuNvbIWrCftwp%gevh
z(Dm~4<gEJsj<@;Xg*Q800*~~`S{o!C>0nUdo_Ab6z9aSYy&XR)4z(=YaQkec57?_$
z>Lhx@Qc_dnYjU<;b6A>H6PUYW&+m7;XV_MkIXsgx%aJI1cZajHMf~RVr%z5!j@XdE
zcy6w>_&W_n^RhP)Ix#ygyce486>S)I!<_fHRynJMWMGDetL3}bzlHK%SzZ6{S$Bf*
z-4BKp2CRA#fzc+#Dj$BCI4JTWrBnA!1rHCkKIDURj=u`KXl^-a?jU!O_1dYqA1c>8
z>~p#D$U|hKhujyvM^*o1n_m29V_B&tROqaB`1OVZMRwu|@6|7=DqX5t{QFF}z|C5Z
z&Cfbt3wOQ?4hk&0z;L-Ty5Uk_^rO<B54Ke|{W|_UcW3>1?nMp%HX9c_7C*ee_v3#h
z_D+oi7kyhR)fE$_<~N<axrsaamhw!O19u+>f4Gu6S8(B{|CK#4i;m3T3tl++_=Ae4
zc{}!;V_2rbrPrx&)c5YQM<*A~cU<4|y;^Q%NEhf>8cR#bc0Spr!w)$UPEFG`HWt<n
zUw5Q|k@=A9(xVr%wsv%PA2z>VbNS6qx#~BDcdFm-W%Lk@nQfkb_}yLm*qS*LCvt6{
zy<Zr7OM%nDhXo6_eEHwi^8ep=)(Iz55`C^%faWUi?X8|T{raA!`c|jLudlBw+ui$L
ze|vlB#*G_yyxa9UAU3u)c)4GzwVy|ZiPWF3>+6r+*;%YO{df319)_%$e2=Z~F)}jw
zg}iOP{+u(xYte&O5;vvK_x_Mt9JJgde^HOcgY(V}cY+@HR3;n}+^Sj_^<b}cgSt9n
zkl~$7u)8`sI&P^ReExW91UMP3?K~dY`swlcLlge{|Jd{Pv6IfCUmS~=F3x@L9P_?)
z!imMqR@<M(=ymOj<V?P|u;HBdm8g@-k0%&Cj5`uvXsf_du(_ZA#J>#;yXT*7{3zqS
ztAjzIG(~4!)V$6mij9Borfu5!@!$8O5!;u`_?dV69P$-tn7DV*hYO{$6XfJ?Sbq$=
z)%Ee<MfHtKUliv(SuU3EaOmoctKU;oUKlf5<@@^bhOLci&ENNvO>esPg5vEWot>Sa
z0$$C39*?8IA=%|eKmDxP@%>))$A|6mzif|B4Ug;Wl{R-;8Ny}|Szz<;hm%h9w_`_-
z3#;+8-p%7n1{bl5z8%ikqNJ_;`%&`ht!!GM3Gv@Kr#*U<)FWdllzx8R*Vi?HA|F2<
zmj^Wl8+os_rKYAn+<HCk@WsXMhh<eYRD?Lyd}p<=%hw1L78Wwj{k`X<$i375q`$@e
z5VI?gHrX08vCHDlwa0~bZahu&ILaU%Ra?qY@#_BmDKiDOmU~GWWQ%-wQ|d6q3MoEJ
z#b$uJp<9FWq77G_-_tkikpIJNu^i<xizZB78MMHEzieQvT$9gKp(|T`e!2&2%hu&N
zUUuO0?yz8Mk%`x&3!T?Hzj@#(u=L-3$@PkI%f*k|>$-fi=MLDjT`S|Yz}AqUr7W>(
z>I?tR(ev1Cv|;wn`t_%t91^!az2Tz+>#3|CyLGQz;o@9(s^{3+#X=W!U4^e~)tm8o
z!@DopKR({cx?-i(yh|)FSVKjt$783Uc}XS5-lR6x(zTm58Lf%iD<y4~<B*zq`-kO;
zGiQ$Qn%`;goUG=kHMPy!Z}o$Z6$ZJtOxDEi-gfeNT3TAt?QOXiUVnA;5UbE#d0<KM
z@jeOTG#<A;na<?neTm=S-92&cT-)J;L2;m%%9_*D!}I0+eR;LXoJKQwq<Y!x|NT%t
zb^5e^^|=F$%!2ar{3}Daw%_J;6i}Gx@t|m@!bA^+E~OYf@f0J;B|(~-HgBFdeY*IB
zJ!^L!U}5<5>61a$6^$uVrkMP^6CPhH`uW*eZl_h--ansTe{6buUFTfu@<T6k{;t37
z=I);S=t$=bt5U6?pr+q;d3C;K`|LhjmCgAtBo>|<a9t^@i>KD!=S_wAy0<m@B9j!R
zX;#$k7n!+dJNJ!Q+!YaV{%?KSGamG5H&`Y&EICoI9NfGGd1=D|aILlC>gS&}8^YeS
zEKSm0BWnH7;Msw<D>%w^7Bx)PdbFV94X^JTjTMjAH(8abus8}`;*r}eX}a@wf>p7=
zvqLgBw74FY-g2JRsBwcOu*F7;bJi2R3u!zJ`<@qQJhp1Fard1kSt;#Rm{-kuYExD~
z^);sX?fS`qx0OOY1un;SFFAP8Lt47sPk8czE9^hsRr7xM)$oQ%m~W2Rqk?&Ytf^)p
zvtty`UXaU}BDCbF=Ed!k#h7=$Fjx|;GNs6HiR7I)@lB`dUBZrr$*jK9tMr(2#+<8)
zXC2;xI<%{{NmseWH`aYjHq=ODx?&XTVO+5{PR6Q)!~XvtV?KGio~9-y37)nIX&>5M
zlpKqSjCPg2Zfj&_Px|rUp@*+8Z~2<AlMf3LPEFDL@ox8fsan6ZG&Qr_TOuE<UD<=Z
zH4J`Up8v09rg8eAr$q;!79C95=&&@%abbYN!hnRw$9f}n7ODOSGX;&`m_9koZ{HHO
znw4S4-MkDFsWq{?#pLV%d`vxG`TOm5P{P@Lmv3nh=l0vY>#uXq^kLh6oA<%=`s}~I
zHvawnJ^AIOrHm(U-{SURP_VX^7FPGmDe3Ig=&Ja5RQ%(Q$NlV<k+;)Lq&DW?x0A6b
z04)vF(9&wUn#EhbhRxO8eR1$|KTuA1aIo1h;Q)h&%EDUt>kl_REVwC_68fh@IP`bH
zxspli>w`{oG_iEf>U$w^lYM4kvVle-)1?wyXZa^iydVA+J~$riaLw{TiR6QVc02Y!
zgQYJT=XoADp?Bb_ZKJjo^CE$FA>i`c#l_`Id<66|9Jb24X**<}e%N*9!_Nvvt*voQ
z3e6hb4IzU3fl`9+ET(_@`C!wP1Ftt6$~A4Z<_+B3!KJEFWV%GKsw1d!$K#kokG~v>
zde?CIP21^1y=7N+X?`_2p|s?}5$#5?9rMpU`*0wk?C`TM2cAAVef*ygi-MDCD`+T1
znYVn7Rb<Ro1FO{ur86IV{P;eMi*KzBmsTdrm#!ZL?kgu>&1yZE&~P<tZ-rpA_rjo+
z3xZY($jb80)Y-xso;&mU>!X`ePk;FH`TX^2!5JZ1M?uZ@)YH?p?&{_}9GRdr`Q(PG
zuUQ?7IwnmLTC!}JlhQ;7waEuxmN;omeRO4Iu!pB-<JGLAkNfTWxW)BaRHQ)(V5?nt
zY^kVR-H${OadGE`0SEH7E1Q{##n*gfy|y;G{N`uS#*rUCDk5~mN?u-K^;<3+xBh!l
zX6O0myMNpdS}F4T`}^aMj&?Io+NmotgTbM)(lYJ*yx#Tu|LwY0IM=H5koEgL%^x2h
zZ`X+YoophNXf!in^UViETjzZLS6_SAY4ug7wPEeneskC8Df{R#zscj4k&E8(I6zuN
z@v^gOZ$p?I>&hFS?!~tr=e}~IAxb-8%l}U^R+x4LFbH}nc=4`?esEq2<O>k~>vsB%
zsV_LH&nkH-E97^k^1I~rDmaJ<vbwl93JSk7aLJwRqUSXG)-SV4;jM03tt?uu8Snc%
zA1<8e>ZIJwQ_iz!L(uB0y5E$fx%dJ_HYOZoIy1wNIe*_zwQFmm+vm)g(|!E%rAq~W
zzg|y1H^=hD#l`LtlehVOety3F@WY0)Y0k&{WDDQiFa$MT*_s)HR*LZ3{ZKg8Bgx!+
zu%V-a!{+lD;~oG1{XQ%^8`QvvQs{MSuKfIL;hHr(FJHc#;GuHj^y%zNGF5x!($CE~
z2s&guP~>6RZpE%gNB>XrP!V8Rc=Gc$_KzPwMr_ZM{r2W&Gib2s_4W1co}Qcy@m<<(
zJra%4`Fll;)6O)+oa63n_FR71arxy|Yq!-)roCJ+?PIq4+Ziq_NhbUMz{^=BE<tFO
z3JOCI4%|Iy%9NI)-Qvj~9~~{QnyaC$?VOX7vwDwlmG{N9(dImIHWI3;svdrR$Ii{Q
z-k5T7Qupz@dFEm3Vn9PboWg1gcI=QidGe%(hlfLCWTeDo&_HpZ_m@N5`Uf&hoK}WB
zdUA4dfYwysd57PYEncvIft^o=!|Bks#2+6XO4!v{FdWF+emHNt^ZM)UmZBgB!SL3Q
zq#exQ+8-t&*xDVV=ibgI8xeQO=kc-L=DT_Ae#@Kh=Kc4rJXs&TF^N@2j9W#BGb=m0
z@cG>GHVaLV&aEYj-TU2=l9Xil*g^gOx?e8~+?5!-mQH%A3Qj&yB19i8WCQ~@m%O^d
z$=1v$)X9>4ZOzK^H?OX)1{IQvFLo$8x3y>}g3V_W>SO`Myq31MpsZ|fcw8l`*=*fA
z8$po{$14P(Wf9ai7Z;balV;B3oPN6X#*K&{HT$ZL=iS=EDc8>)w_e<9sgP~e7mh$L
zP}P|A^4;$Db{;B1CsK^2Oqucklu*i5Kr(QgrGn}78*j@P9DIFwWAwuJCTC}7D{?R~
z9C%m&t!Nn-PM$nD!=}=x$4xmYIr-zK)B5e!LLl$Jv1y~p9Y(nO!HgB9+Io6z3LFJH
zV|Kh;Hv7Zf^7~h<_bpn)#PHx_ML=}4bXNz+dshzWMs8xcdiCmstgSb87OQ{y{CT$N
zd<6~(>oT37pr8fUUr(GrzyI^|^NUxl;*vJYX}JEHH=qda8xVtu!4T8(;+-)UUY4v_
zxzf?gi_6H^Sl`-ARh6}~vy*{grcc|87cT;ig2H8y*sDJ4cMU#j&DUSIYIH^HEK1${
ze9g+0jVDu_e0+FRggAeFdD+}4te*7k&CMULR<HlCeg9uxsa`dPm*5FZuva@eIye}X
zJmhl#c?f~m-agdI{qf)L_lF-A9LO+9Iyp&o#mbcjZ*9#EjEdsge!KVI-`|g4tzPdI
z5+ZWy)G57rvnNj$KK2A;fJmOzT)yCCK8}fribh68A5JLuA9(%sm+kzhwQfE>Jc|}B
zQs`28^ypE-_S=eGpv2nM-K{wJq(RCFfiG`wi*HUp-*z;K^FcbuEI7Vmw-M5Ef;qaQ
zW7g3Gg9o?s_a9xm{a)9pQ(jZ1Pgl0GlG=X1&e}wZ*Cnv!Xj0?Vtk%1E?Q!ed4<<DD
zs5w_wR_*{#@B~WOe!o+^A!_Y~*I#e!F4sRd$MW);pU=+Ctv-4DN|x!budmw!7rP~1
zSm1c!Wyy)tr<>gtAFO`AxBcek^usAerrEKexP#$E-~4#W8DKmJo%Pr5*9+x4_5c3{
zXo$SHvQjuiOEkqu@=Ths3?F-lmZ**x_cXoOs*f_QPK?b51&&<-`BcO&JigZS(xpoe
zN~{)M%-E20v}?hd<gHPlQ}*_Jx#Yd$>9pvA4-XuV96PpX+cvSHoid;%?5SNKy>R@t
z6EivIYG`R4y0S8OVbID6^XB#a`}=$Gh7AHgfBw|a)n#Q^5u&vtMvuXvu+VT%T)u@e
zxL}*1A;NWLo~?9fXlO@&|MA`L_i?YjDm7{Ae9*~!U$2HUFf<=*02K}?s9~|KhgA*k
z7BE93z-%_}&Ye3?oIShuNyL1+S_XzDg#&4uTdlx#+*Se5C`gQ+xJzJ*i&CSH+TkZB
zCo6I=xdgV{e!K6-$1h(>=Gaz?8O`KTcJFJs{<`)2bLZ4l)o*WZUVgGwmXG~Sne~#O
zmq(9-?Sc_kY@j2Pkk|m-13aPf$wYTZz$Tc@J}lb~N=b)YlqMcXF*^AA>!HUV6JA|e
z8K5D;P^T#ps5SM&&zcVvHsamywY0P@EcF&&vTWI*=bsP0Ecq3h!1N%gkPBXbfEcW7
z+&&-!5m-YdZ^uKn6<4!DLPH(bUkBAX5BtFGOI&pQ^~4Di7#>VF65JWXw=#swQQ*Pn
zpL)}}|CC?s2+?ZwQENW_n317kZ`}Ut+oRSNSjb$+FcI$#Mi}1F(Q%?4!;1@~O)>=D
z?R+j55*DVUq{Os!>(&#ePji>+fI@+5a{ByQv5OZkf_%m8Z6n9e;@IG#)Oh-7lSbDB
zucZ-NG6Wmqz5GEZ`M%%xn@_HvJ#F*N^;`4zehoWv<Ot}Ps=~s;h|Ouf3ihTT17Ubk
zStmx6n|Li1Dt><M=nTVTy=l`s7Ioa*oZfB?j_=mM%1X;qr%y|pZd<d4hv7llZcrh4
z=T6N2Ya%R+-qZDt%K!VoE+QhLprysd%F6oV$z=aOv-(l|{*NC$v{&3*<~O(N-QC^F
zhK7P_lR2yQ%0;ae+qiKfs1&WNwER+KtEHs{ULW_itlioO6lYr<jnmJ$l$Duvb#*-`
zun>@y?e&{$mH6VqLJ6A+gFAWVUS3`Tl9HVL$D4nCeh$?H(g?zVvkySWiecfPl(j8z
zv74fv9-q-n9<QZBa{cUPvw4pmJ=)RV-+ue;vE}pYy0&ItZ?o0{>E9Y?G?T~tevNV7
zu9s>I4cA|{IxTECn9!inwPNMU#?w!ooSc}vyuCl(DL#MjWl5VQxLX6#2*QE4(Jkk)
zo`1eQ_x84jp#8`bmE8kELt9s@(D?G^rm*>)0%kRz84N3@<mYcoDcUI`C@A>hXH7?U
zcXNnV>*=RXadC3j*2Q*zeSN*%S_x$Q)}X+^zzbPhC!BtIA;W~XZ+nE!hTCrgw5AqV
z$S~AtntOV9IFy!}is?i&%$YMM;rKE&gV|?)e7l{$vGB2*h=|C6mnBMuhJuUTdJj#}
z48E{2`FMdlsKSDU)FL(xyZPtE-$5=(2j_{p>H~*hYXLy3k?P*w+R6<&+LlkwrsAfd
zZPk|p+Uxf;c}`YqHHduu`Nw1KjX5`^#pV5H7>JbZw(NmaXil#i+2tCJCN*kweW=>o
z(baXRQ&>G9AfSO;T<<{AMwZ;%#TUEQta;PjzxJBcijY+c)?OE@*c-R!->=sd4_n0p
z0s{k|OLV$4NgAgmoSdZE(cjNs=mc{$h|bcvx2UJ1qoe6mq7|q2(K3sy%@0lHw%m^6
zTYsCWe>EFJ^_3N+LN2T>ol-)sCMmB>G?aEZO4_o_+M%sD(Y;l5^7+?IYpd*artW@V
z^7K%q6>tA#hV{p}*54MH=Ht?+;I&n}{@xS8ScU7~8q~@}LM}QhbZpv?QWWiL@JzO8
zsRsMEE+q?|r3KNwAFSSfsGO5{(&b7GlZuwEN|9>HtqhIFmlpcHV~U;57;tQ9tM1f?
zJ(8}sPX*R35xctFXTvnh2PV58tSCMBoHtr$QQAZemlIcnG!{R(uym#1UEl5_2LnBJ
z8_BJbsEjbG+++7dWah-F`G;;AS)U8NmAGX`VtHj^Va1_ID|G`-xM-v*DP0Xxanqh4
zx87y`7mhEl*R)0{a(b&RKi)TI)n1FZozkw$gf%vb9C)&(?Qm}EUEw|4<tzS9>h#iB
zn&on0vA}viXZGCkFCB7S`wABeDqe0^oqYP~p^uM`7ykH=2rBNMpPSo!F{9;dTJza7
zZtrEgIGR8`jTKk3T-@E2ZEa=m?kYWeppp6FLg)5^<J>z^PfvSzQhk2Q@!<dO=ia#!
z<1^1jvi|Sucu;%KS)fHg6`cGQT}!#TD)eEWLvM<KghA=6kepjvR^BU=>t~m*`M_wF
zcc(*t{~w{lZM@uphb|aP^;#4>VDOt`(YR=l(v)e_4rOgU^fIUNz4NN8Su3t)mAtsX
z`10k;7uVOz|N8Qhd8Urd`^UHLih)K&gs=WCxK|>iI*sYZoivL(*ET#^_{~wf->Joh
zYvrxH7b{*jpV^^3aoKChcaR}ia1KaR{!wEWXX)eO;==fJ%ag_5-uz#%>_f1HF6+ZS
zXA!F=4&OUdJA8J_PRtBe^t$30e<^66sA;SG;fgxhZm$)wf=i=b1m!o`{q@Uubeyf$
zcKzkPRcp?!u-PDYY>&<c%f?&6u0BRd>~Y;Y4o+Us;mP@{YHMql%-<CZmh(jq7POUj
zF8}5%z`CTb$MyZ~%NIUxGdZE$bl<kt;(W*Zx^+jky~&#KR!56dv{NG?<GV+UwT4*o
zFE?j3&UZ(@+szlZpPF}I*&+W8?+<M+sEG1&WZoLTNWn4fk3`JeGV6733baKgJ-F9-
z>-p!0%jee}`t|ko$H)Elhq7|-imzR=bZO$FBb}g0^NBNNNW8N+yDjCUkj>90lYQ;p
zA7qz50$Nnu;<EPs<9_`kn^N;*YHSh@1>AUBlLzh-i*UIu7LAO&DJ~zq)-+&c)9?59
zuAR!-`e;`6x`XRtch4%B=ePXuwYAZP1rH7=sB+t`zS{ME|9`pH*ViAPsO<jW>$ZE}
zm8N>B9_x{82Hh0brM<2}qsuY&{M*vR^R4yC#Shhg?EF%_W3TS|7p=GETa>c*c+c+R
zlzs2Qp4&fR-P;c#i!N>Ac00~FBX;@2ZxRnbNr8st1X7YzQiN=kp2RK;{^B&JN+o5|
z2a(0h4d-9Cto@aKqxbkjqxo&eBYD@)UcWQwwR#6v$0m;xCUX~D`P!sam2o5Qkvlj=
zxa6{ft2vDXnPo8{&ve}0?lk@Iv*M%l*8Ct>nMJ$pnr7q`HwUF8>HL$LsxEdo%|hhE
z&dw<5&?^o{zE(-ydh(jtZu|92_mh2BHEwTY)7z~0;Ir^nwI&UvW%nyo{CBXg`thaV
ze7;5Qv3W-=Py7rQ+>^I2#`W!NEw{eL`j=e?Kks5)dLpIVkJs)-NYCTeJ0aqEoK=>~
z`h5@i9u`*MEtuGO{`t{oi_U`<w|4cYGg+AjD!6J28!UZobLYm_hYLhz=G@%G3d&l3
z^K2wP>^$tNH8lw|u4-AV78D$OSoXMn{{Fvaaup94_n)u-b~Alr!NWrbShJL&JxCEd
z9fM4n<(E69^Y;i!o8^3X{pZGwh&MMjGTT;v<0;s5VN-<8k1v<~H>RDHlIYD{pP-<u
z%nUl>f8EY!QXEbR@&8MzV}I!Vk6mNCQzrG=p@wt5A{tE!NiLswckI1xeBwenTdwTx
z-7Kx9^B={$&60Q%$?zjid#i1eg5#Df1FILy6n*V^xjb_&T>rA`tby2i=iH0?6V~2f
zT)(_@`eI?zE(NEh@A-3IiM+VH%z4>6fp?HdbGgC=>8i{+`+VbKrF20p|GixD?^B$<
zNEi9Kt9+~Gz4hcZlhORkbJ`~zE>6(<tEli<aI30dr|?9R2fQat=Q113e|W=BWL-5Y
zpL3?eGvzF8mQJ3N$^UzvaDI21a%#5i{NoRg-V^svxW6f;LT2svz9yH03w%Qp@7VuZ
z_}jN}r^enTw;IE*i6&hyoL02eWUf%?kK0rFUd&&}eWK>4>CK9_7no11yd^#1XNQxb
z=VeL$ul2Idlh*N`sBv|5jo4M9S@-MZ@`f|lC!Ks+bf@%sENIQH;^dQuWS3todv~YP
zF!`9t?{$|z18I3XpH5>~nk9`KU2`mppFLQ+{a)5J8A(Y=i=rnSCQ`l)L9N&L?f*1@
z2HmGlo%*m(sO0ajuZM;GZ5n%edK%7@Z%I-QldBU*&+cbWv0IcN%*wg${U?QY@BZ3c
z*>qqJKLdkUx}9H$o@3%!^$)*xr1#(A?_A;be8tQca>nvnkzNO$ms_6-to>ygGQW~r
zE<E?ZbM-7;7DuMoS7$rkeq@>QYv02@XGrX<<p5`?6_GN_f-UyHH@lI&>5y#e3fIfa
z?>8=K%y-T?c6Ukd^ZkcfnT;P7US%<m47{!6wbeuJhndplWj}4(ufILA^Z%aCOS0Ka
zGkR9M4OA_2x^5lcpmp*8r3JT~wD-;2#xMRYloh1!^7FnDp9oU{qpe5YTb9WfKlpj|
zr$OXhMjy9E6^;XI7Ylv-P?|Zx>(74am&-QGKi=xhf8gOpRs-3<7k@T>*0H%#uexN>
zf7eV<QFUplcjDG<>vt=DdvjCRdzy}8R#rmS`lgc)3l`M>|7TJ7$Yt~MuHN3GA0HnV
zl$V!pNXcaed$XhCP&=y{@9llH*2nr}yB%_3=USKR{rlKo&!Q0e!a{~mCw`yI>uYPd
z%co43boyz<kB9AsxwHPifBfsg;aPW5e|)$R{Na}kqmR3YROhU|ilP_$FBqp~Y<~9f
z$D0#tW4b1bo__H0Ci9fO6<;TI3BC~h&a>;N4U^*pvwElb;-;<h7kxRg_=CmH_Qn_g
zIW8=}-*@CpxI*BOHftVGBU4atD-)y#vp-U6+v7X$q;DGeU-4KqW1)xqPkE0ghQ4;&
zmA<P^k*`(aSlMxF*$%mW<$wI%vuftuPCK-+-i|H!-$aEaN?Fw^T%x<~eHBvL&7b*c
zr>cEu^4lk|8$zv`CcFtMS}XF(;%I9B?lp1|UVm>tQ174MBwPP;XZ_Q!KOPwDcwn&W
zPt@|AEP)P(7;J;wk0~u{=es2$s=_50H=Tc4khNCd)kOu_mZ$nR=&V)sl9K72{oi=g
zz4wn#|ExI8x+bcguSRu8sl-iduI~3Qn3l%mT&j$l&%R#1j^qEyYITp39Zt*h?@Wy_
zd6b=zGSS!S{PWKb_kO>37<5g_k`&$fe#;MciE2-nIaBhT#@AW)^>)+r<K;H|T;@Bw
z4Rk(t!so4J2XzcOFP$vBs$k1jCOT2(smqpAOjED0bv|fw;kffTX1hP*_HeG%(Y;)o
zrCLRe-dI08v`&Xv#xHJ(8>kI^ZOM_<26+K0zsf!-8eU@Ddx>l56~4{~O&teBKkcf~
z+Obz?My%8n=}?Pct)u61r1_p+JM@_IOn17D!OHnpvp{DtottARJmIHH;E`>)w+*tc
ztY|nRo)a1x`r~x`zoyCR{%zJ?H$a<`e%!wQk1a6g*6aCv{k;0`X1Cdj@8b+IT67`6
zBc!6}#dC>yMa}WgXU|=}@%x>SD>o`P8!n1>UETJe>&n#&C#-+jwx2GOJNkS1;h>Gi
z1qVBBNvu?o({#3XbUE~+z+Dm4>{ePN)(7rmJ`pc|=_c}aC#N0%`$rB}L{6QsU+{Rw
zT3;<g&9k$*S6yDuZYUafTjcUnMU`*yH(z|r^VaoSGmH6k>w%mZDp~q2D`jHe$8pu3
zf7olcydc~1-~F$<A8cxScj$28`frC9xbKSlR`E8H``)`f_tx*MzCW+;q`djQBS)Wq
zJQ()W<)tEX*Y~i8f6j4<ykFUL{N>l|zilfXi%NVc2>&wkqTsD7ZRV%KpUx_HAiuoe
z$$ZuitO=LvYV2*VY}~JV*Wk&_!03d`Z+8|7-S%$pu~$<pP0>-B6cXTeGC{NaKv354
zopVJk{(fb>GLQG)bK%R*-I?}%jcSfJUliZ_ao)0K*H<Tj;6Q^fuh$&4Py3ot(%E_a
z`N8hr%aeca)Nh*8qfuh?<?n}2Q==D5bvMo0bN=~ZZ~eV3`uqPFoj4g~w=}3zR68u;
z!-Inl`+}A~KHjfvY%DD2fA~D>@jlsZS?e;BtT)fj&Nj@uv%|q9=WA17LebwB7Iz9-
z#pixKD$x2tw8LVrmdwrxE$6pe6lhF8S`8{n*Ut3Odi1UHqs077=S|C4ngsUc_K20M
z)LBWl^IyNdXv2|PYj#E?1nmdy9zSpYzoz-|qD6})Oq$e`e7w)pVq5w9dneAF%PUfJ
zTQPO|^yF`EZd#PTi`lWb<!%e7@P>+ykKF#-7gwyQD0(hGF?ORZXa$wCl80gahjxkS
zc6&Xahem8m{=QTC;inI2$u9esPf<%q`Bmkj`P=+wO!U<{k$3y}<lIvQCJAoUZBlS_
zdbYab<*$Mriy@=zf!xQyUH2@b?5lAidGh@0msd)ccihr0JtOKNzn61S$mIt&x*l@}
z&fBcP0xEib+&izd?)qllzRy;<78_qF&fxBER}c-nt$Zr<#m@t;J3QWBesJRw^VJ{M
zcf2i_#Z-R%3>)VG=AZQ~da<$ZH}tdRy4_TCp1eFitI;zyXDXk}-xoUH^zAvbcP@@B
z{_8cRQ^IP$b(`%?VWX`}PClP5YxJPKo$v9XeOmjk`O8SOPUNmue%$XlUFP=I4;E$m
zr#@!i3+Ot3CHc!EyV5$o{pHVQbKm%NLr~(J$@@nS+En;D4&_F#Z*fx3E_m}lXJ<p`
z{X*lKY|};4<xanQ$=0c1Vo`SV;LV8n|Km7<1Y5)2-w>?G{K6mLA+_(q>$B$fkF?9z
zNi>D51&w%uCb{Hnt6Hp2spjqd8U~ugKUfI5%y@CXUDtWL-#no8aeMClI(@H=U%v0|
z?s9gmwAErKm?meh>o~e5JEtRb8oO4U!;cy!ztH6mpX%pW#9pcD`Uo1zc_Ciz>vu%g
zd9{FIZsgLEIFFCTfmYM%;(A|2EsrnWaNx<ORjXEA*jbzo+Bb3h=#e7{$NOYYoHzm6
zaKEwg^E0;R|K4mq|KYj)f6IVC=5rY)kM{k3=NuOow`1`Z3DB^Lm`=on2NwP3dt0mX
z4(;Rq&*`YO=)%M<BOCKS**u=Rwgo=+_L1K3{f<aQ&7PYQ7oVPRk#$?P-hIukkLK})
z({qpQw5@Nte)hUV=Padt*Nr<~?=`q%2y%Ew$BNdZMovLNLDSCLacz5inICMM-eT=_
zpz{*PisUxORbH(jg3KI7JKl;v*f#xeTs2Fc^!q3|k0uw+sr&4o+<G@bOIV?!=*J$v
ziaDkQv(6vLv*74oothiLz2pR6@WiU4`(Mc>+x%BO_ja$TOJ|d}Kx%+1Z<~!0vrr|E
z%Sx#{ch)=Kf-KIaKQNfbQGP_sQ>njAD@y@1W^k%RfJJgop75M!#v3I04(00ep0El^
zRRRqngsM5M>S(>5+<ZHZZ~Iyav%`)Rcb7G+5!RD!tL2P+<@>eo<nKS0A#yha7P+|O
zPWF-RwYT|Yn6m4}>AsEO)*l}>_!@|{ZsX7|Ob|)?Q&Zaf_}jh$ChK{5Kl1wai+3<h
zj<-CU_on8T1mC_oHoNuz^>1eehwk{;o#?SoX<1}tjhwvMS=*k&`KEcnr7oMeV%K>)
z&9}BvO8xQldLA#U+TXO&V^_6*J1gb?iM6)n)8BUH^r45_n|E{WJzaWo#;30w3+Baj
z+p1@Mc=22PV0b;V^V$gu+}U|AJ(_Z1)shKbEH~!LO$o7{P<^i{sJUKzi^-F3t0#TD
z@PzMc-_KuPURM}r=N-5%rm&!S9s8v%wi8#p<e2Hg`J-k-wa$)&bIx^V1w(F}W3Rb;
z%}>Ck<kDBiS?kmvU6EZdVa0=QyB>VFQE;%PE#BPT=S_*Zoa~qLRmXE~ZQ=B{`RLLi
z#5zx->&3;z>{cZ&8fMIp(3t9V<87IUnAoEi7Z>x!-6*x><m3eH)LU@<HS?Ss_3nK#
z2OAifrF4{c{{Q!TW7gGG-TmUaQ7!57b9c-sdVH*R$Fo`4v*vEz%I(tF>85&=`}@%a
z^+Ajc(|)%cdOP{?>%*B9wYj&e_s;6*=vbla)ft|6a<A8t*HPd0_vXs!-utD<cK^+a
zj88jt40i5OpI5=;JzZ~Yd5=aHXg#o7pA091!Au_sivk6|`F64IEAQ?uKmPIYam9%y
zd(T+ksIij=EojTRzt8qg;GboeUtZW<o`2-nF(oZ6uDJE$Q>RX~D1OFsZjR;S?|Zn#
zbPk*~zaR5{#`jJC+w}ePzE}627G&kLdR3(ydRx|TRmzF~-@l%ZN>|mJ@ws5xGlMmH
z|KlcSo)!@@-Sy(PqU9p)MN>EhSOo3ni?dZrcAZ^5F?=#>`*E>%GuF0wNi~|U|0gNC
z<?d_Q@YK8AZ(AQf{P-y?*@bta_aeh(m&;tVs?05}h5Z#im$zRkuDl>W!0}3$>X+EI
z8}IsCt=XUrO9ybna*^7Hg$2i1W}M!}QuFLZ54*tq^g@T{CQtTvZ(95{eveW|kxSW(
zt`+AtFX)owa-0yCwuHazaN-QFf6UJReixX2N>c8$;fh_K`zMWe{c)!G$JzQ%b4=eV
zz?ZD|#<V?A@9(~o`BO53^IT4)>U~&g@sVkj-`=X5#i_IUPVD%VF!%VGrLPO?{>%EF
z`lRhR!D)Jx@fX?m4Ql_iI2Jwn)La{PgNHpJ`is8AxjK$~={pjWY<@7il<rx5F4^yN
z<dghY{Qax9-F&@b5u0M|m+xoiJ>P#boA2?PZ*BT4*N^l&`&@5d*eTB*xN7Gci{(oh
zo=y6Hpx|45g1JmqN#D80-<;(xE)7hsjbq;<r)}fMY}4mu(Q`au{n^HyCC-z(9a2_>
zr1)3_JvS`A`Q2jw`Tx7CJ)Z<#DBmMJG4t|*OW)aBPRE+OZ9ZEdV9F}L;Mtr12W}tn
zbr7mFS!8v-Y2V|y0U7%B?s@aCb9x^wo1s_JJZrPO>F+*ep-K~zkKvB%Uh=Hel5A4=
zx%9-bAO`QB*BYj7`jh56Q%+KNlS1(FtCf3d{%_Za`0RAxx@uOx(r$jo{>b%=PIuRG
z#rxfB-Sc(f{tX3R9@$BJOF7SWJan$Xqrdlj|Id{?!8AF3?$2*b`{wSG_uIVt<a4*u
z&I7r#*SF~T%5Jc^f4^QJ^8K^xl{$$IB1Y+DPOmy5j(qK0vpwW-xbEHqDJPQe8kR-I
z|M&aGczeE0SFQe2HnS`5eJY9>e%Vh5e7^Bil=?D#`>rVO%lqr=zCP+%CvnI3`iqZc
z%f-u<i>u9MS7l>AH|=J@nhQP5%X<rUzTWR4%V4G>#jtXT;C-93CZ(BXt9;kF^@g5w
z^^uY2?rcuFsBX(7^zqZrPu{sd-aY5~Q=M;lrp$lABPW4|@b|C#5^Z1U$)8w#^3dVv
zwu4VgS#r*T7ERgx<>T?4)#GvWsrO2T1s7&CuXX)@=+~d`0gpBEzev?feo#ABwqtEz
zvaOx@nmpkgJz*a`=5vz8h1X^@JEzVrJa^^G{LSCjTeeB0UQ(4ew_0tG?7Us={P)%N
zM|zKKo%`<Kh9$2B6#G||zhNzw+cr14_bcmvmzhu3+|O>C?Gv&f|4zn|msN^!bGeq9
zFtJr@YUPR-tSJ)jVu}danQ%fK)b2W${QUg<<MaRjNsn0DczcijR4>ESQzD?nBwkBD
znIDg<`<a?^Ltw_I!&9b+_{=ur{Xc*2XTJVLcmDk--}XJ_a<ww=qyQ(;34J$KG->=3
z*$^-AbXCIc>v4er>pQw40z$epJlr!Edb}6lP~7`HXWRCle;W_B%$>Pb^TF>*xq0r-
z_Y~jTJbUilncr=nSA!OXOqd{W%rI=VXgk0Bv1@CiH<rE*TYgCXx>3pr0iCEL``E7B
z^O<8I`1;z~$1=jg!p)o0&pWLQiL*`H7;#~Lef=DZ!luu6K=arS4mR6$eyutd%{ci+
zfu@-4Dd!1CzP|s~_sl2NW?p0v^W>X*vs)Y#1UOij8ZXrGoCtV4b!G2_kL&p#)<}tL
zoAbKqd)SWc%Y0dUW~^Md&dte*X-m|*^vTQTRdLDJehFNi3|cN?SF_`C`XkW9+V}hK
zBlVo4KmGlF|MBB~`)@1HfA~;vW}dCIq@?89zSkvIKC_?wj4So7u#t1?m1?zqzel+C
z_qWynjTD*isHiSk>#~HivrIMg%imWCcDh9DtFfFkX_Ca-_S4%R*#CaV@>V&~x9d@2
z!V!y}j+t$C3%5I{rNlFDzZf=Wy=BAO*87R+7yAuv_voGf{O^LjfL4ET<({KyO(&PR
zZ(YdZIxFXi>AZs%yK*y(uJ3%q%#aik`|;TW-kxo19+^fwQ)%zwRrK$9X!t#;<jsFY
z+YAF18^PBR-FI6qUyZyG_=CAjbbZU!chVp8yB;l!e&Fj7_}z7d4O`Map0wGFQQpj_
zwp8wjC}&ai6|emkndvWdb?=9h9nAtCW~?_{yj5s_{JEBkw<?cD|FqF$TJm?Hh^nIw
z2iyEfhcebSU5x5eyUc1b>rTFcV?m3*=Ynb9+JfeAbt;H3%@ZoS#j<%Vqt)lsE0TR>
zug-f`FA^v{xT0mTz^A_v$0K-DPyF6%zDDgk>uW1z5r2+_I(#*S3KdMOZ=O{}^gP`l
zx!U3Ky!Vp#Uwrss#39Nl;Bkn7Var*D?sXTQ{z(WI>}Xb;(9)>S#o}-{YgN<HfGXxE
zM}j&ezi3Ypd~9VUz|;s$7Y+&~MmMxdI9b3VGAr~W?x{UeWpMbY`oLQAL*ae(a-j(}
zB_c|{b&_>6_8*g0dFA7AWhRH$%>G@cy#s0=#@_HT^*dkuy!7M8?-46^nF~}t-JdyI
z@K)E_6{qShrxvnzsVB{y{rt(^g$Ev6Opk48;tqY{((>&GgHq+5Z1n&e59VKvQWy9S
z-i>oB{dRlB?k|P2b5@*mc2~?hVO9`&``O=%;%!xFf#UuvZNBPEd06hCz*n{*bWY7F
z^+&1<4D${=zb@{-;K`QmDJMJL{N_z*G~fBeU!~vO;gJlBiXEfx$*7RIwUTP$U4oTP
zQ-802yS{&e(wp^tXST@xx@8|&{E^vY>e}+N>_-cGIYizaz5Hg9zGJ|t8kVItkH7r=
z`<ln&YOO-(cgKWNn^#yEiu*p5j<wP^$mDanbpMga)SXtd)SHw_Ohgtg7QFLSH6(q1
z^RGSn4!dV&s7!HFRQYTA<ET%vxc;KI7pAOrzk2ikfhUKP+-EOk6jgt&RP{ig&usNN
z!K2dR#&cX11Z)<5e3W=a=62TtyX}@YHie6oc2saOsQCAkWX2?fi!$wA6)^kmM^B~B
zWMzZO#|dlp<?63tyM9z4MKQ_euGx|0k5p$l*%sC5rfxmn$KkmC_{>(5b?!oW+=n-m
z8_(fSX=ZBMH@UIRMpti5=5D`DyXV{YF8L@J;9_y_cKwchC$v8bF-+*J4DgDLw+q|G
zu{iq7{qGW1i+StktT`Hf+dJ^;fx7<-rf}VIJ<#IZ{N%l%4OcK*d(yKP9zRaUR`UxT
zS~A1fjO}t;Yx2i7r5xKZ=6H|x%O)T0&0_lVC8pfNbx(FqSxrsNwDU*2t62CCC)?h0
zpR{ZH>E}mQ?Mh7hB|T%75&!-9^|G&v>>IDXi&1bpGu=}3XGUjyclt89gNN7sE1#$)
zEv;AI*IOCCV-APD_%FkAxr=Ru=Xrj3-)Onl&avu3!u0c<0VM~wtkZw^ZpzOav;K?j
zv-+&GWg1)mvvj93(-V^}P2QpY)$&B^+R4TH?LG_D?fTGn{oi}PN-^O{&m2^_Qe?|F
zzT=oSznaxuYg?76JcEv<rFiY3V+LKXK-;41g!KbgUzM;f(^=*-v*|;D`$B1kHAk)9
zDF|?U_;8p%`B;yn0LPB~=`2i)Y<w~upq0V5wq$~KuK3NjJ6q}Jy=l{?4avv(dSomw
z-QKWQ&D>o4^>yp|cmJMD_K)hE&Jcd@`%>@ei{kg!J$QAt;Kc>SH@COH&sv_>^xLJ)
zW8;tbvK1}ouGw0POD_Bw@hwM0?&ktQH>D&eXvzNa#r$>0q`zNrI8q$Tuwd~*hsWQx
z#Qd<o#;RZQu$u8-y;OY7$JXGFlTMuQ*z<K-^5sTF=e7q6+vN^TkFPsf`R`CGxAoix
zPghsgX?n4*jO#&Dlv6Z=4bsj?bhz{>37xx_9Pa7iaUgsB-nMnIbGr|_ySY7TWS0Y-
z2msoKU-SFzc7xfm(W{MTpRM?O*8JmH^ZO0Qv-keX+$8zoWT$$KnunoIl~&ra{f!*r
z(n~&QG8#3tD=1fRynFpi$j<tw3Ez$x{sKDPZaZuazLl7KWv`(@l1+m)lh*Q8Wyx2M
zvRcIbZ1;Z7U72*P@~_0FpqRvxH_R0pk8@ePlw<l9mcPjO!YA7+`Eq^o&6(mGR=-g1
zf5z6Jk!tkLYgTvTL}7ss;f0pcqPuExv?Kby?(DuRR$qAR!;I>WN&n?7j{E%673r1Z
zP<(Q2{sH~zc8Bh2ewJ8c!Z-cieNR_SjTX&3$Djw3IVScq^e5#fE!{4%XicW_r&rS#
zU932!`hMZ3Kna1pr+O>iY`7tnxXs+GP}2jp7GS~2DZIU!(o=8U4@|e<+VRm=NJYBG
z(eTXmUoTJnJh47KPmPUX<G=5V({H%<Y_soHU+lI0^izvj3lBK&DAIX!m0!uHko);>
z9){j!n>Dh22v&aePTW>mCL1t?!D*g$rT3j18NxYb_c{A_H(#rfRM(p4u>Zt+$+srC
z&Mz1Ku2G6RB&;ELvwY_Dx~Qb>uL7!`I8J}|t$#LS>XEq<Sou=UFmJxib0PGtL-0*C
zlc{T)uSUEql5t#l-g(u#r=KcjElb>Pav*J8v*%>q$<J(hc-0-NH?WIet!LF>OH}V(
zC?cvpzwCCrw@TgJhvL=pB8kZgflH0e#5d1cwP5XyuC}K43s&D^E#K!pYvQWv!}k9a
zPdK-2G!r+@F1{GDPtZ42+IHUaD3(b99U`6rUW*+*F5Mudz0M>!XBWeTeR0;y1FN1m
zmPpp#Ick#wu985F7YBtu!3s=jkUA>nP~O#rufBYim2ErE@$Q?E)1|mZ@3#-vH$L(f
znDNKt&*No_zno~!&`N$6_sCmgAIqr|oB?h<&dv{urpV6cz190pPnPrObcIFVpMU7D
zJ&-J4Gf^th_FlVImQvUMJ<?&$GxHyx{v$H4Mr_Z~v~|v3cZLhh+qvXwVeZjuWj|xK
zik|BD*zs!rA=N@2ca0T`)SM*^<wBpwxt(og{c!Y{%=alaCz{w4)iMOWm{tcC6-eo@
zeN%e7&Ed`Tz8AB@Hs^&|Iji_PoOy8nLckB(Q+;+^vzB&DedH}rds#~3@cR!La*ZlH
z5BJ)&Sv^dgBD3ds>O{fNCoV4EeqY;Zz<sn?t4L|e!}0}>p2S><{dZ@v#moy+)-`YY
zRIcIVzTGNr&rjosQad4TB>@hGhDE&Hf){EnDwIxMO%7YkyZhPBxQy4{vs^vbJ^gS<
z=1aBO&4(4AmU#U6Iqf}*&$+c4F7Mj3zw0S26_~^z*mOChLq>$9RB8K*&@U4bdVa1k
zH#=+b=2DDE|DhlA*$(K>`)$7CQ-$rhzY#5;4wqh-CaEyt)5G}-94`IfSmM{&=JE6U
zq=l~OM{jZdUby~SuY*&1yZQoySBv8oM1<&dm4!ckQ_h;9W#}NK;`FJ-V~Jm9+McO<
zo?iA5Nx$k4e$(vx+h=Opo8qjxZ|{G3`_+$+r={LlMBY{_u4;-obo>XS;*PE50(N&J
zdahPmmv3~R5!JF?&ci8cP5PpeMlZ#<nb%m8jhH`PD&KiQ(pLCrhNtUZPWyLShn<rb
zMakX|+aPmuEBoGW`p>*SuAe9WsISG{_M4*cst*zU{03I<829X{XVNNVjXVC7%W&1Y
z8FybN`}oXi{?6xr{O2wE+o|``)Kt$NU2H4X;9t4zs?r0_!u09K4Hc4f;{F$RU9UeM
z5o+GkSIw~fsQnR5okzTdt4#J-y%2ZNnz8%QHWk$c`uFx#8k;?@?ezCM^KsSfRmWnw
zMQ`ROl%2nJw`=pJO&jX}*Y*GPQV}Y7eT~<)`r8p-^Sdo_wpA7)r+-Mz^l1aFFaP`N
zYw_<pSFVKA{CqkcbgJ5i)B1f(y*Z$BkU`^z$%(<$n@U~=`F#{*cyW0-|FJ&V(^<0(
z5}E4$ehv4N2hD#98hjL}U&`T~c6*`FuWcum@9hYjmT>Wn#hG6pj=h-W1*ugE7Eh2`
zeq{FdYjNR^RCOgK$|e2p&+c%wFFp3?<7?*Kcl%OL&k_H&@5iI=38!aX-~Rvi{r``4
zzu(t<^2olh+E-UJL5I08v+;be2#epGaS?RyYyWwEK0Y@$H@2$p?|MP2BLoH4b$V1B
zesHk)<G0)S&T7T}8nHTJk1x8*9|d_FGy-2*y3RIwo^?6jZ1enMbIb4DeD&j1H+R6o
z)8*Q1YJZM6&ba<v`pfr%ei?>CPd--UURZx4dXw0D*?D}E*S_Wc^m7Ws%!P|5NLq2Z
zYi)b9_wZ#~q2nJ!W(KrA|E0TMYsDi@#Z3}>Zv1EG>6_EQ-)F<pe6_Su*1pg{&ZC-j
z`*C|FMrTHA;lxiBKK|9BkA>3{KX$5bTwbwt`NHi^ib0R#ZN+{b5tr6Jx4-e?Mt%of
z&fL;H8xmQywyxv6u|=ILQ2a~pA2G*Gj(WY*Ig=+!7)Zx5{cC-6Y<|JISD_har(2$1
zsG;am^Ib}+^GD+Z<^XRaMuwM)`A+$oZh3c?pIG}>K4;74YQZj{4d-6_*tEEJMxI})
z@x66pb4v3>$$y%ERMwfteGp!*to$Xngtw0I=GFHK%gYqsY$<;Da~jL(wuFp1-{<e%
z^J}R^*tZ?m>ui>8c*yRudYNL(%NsRI^}YwcSoQr^id>g^lU7!je~oFf@%7^Ko}2<x
ztmGRtKOfldcH&=DMUCc^hviO^b?R?y#TUK1q`qS354#*a4%?GWY?X78uk~CFX<c^d
z>x$ibSdO&?>&;)@wX1uh<F%=68S^-2crgD`H2Ld$!r9$YR$HL`fc-bdAII$&YTq(W
zk*{Yu);3x1ta8{gC7aK|C!E`?WwnD;lngTUm?l3vbfbW2YWjcf+@ERFpJnp0hJF!Y
zQ9avgvcZ0aki?p0S|%bj-M6~AYnAR@?l~LNzA3q1`CFR*BQ*g?MIpe!a;Vqqc3Pqk
zn7<=&#p&NnVZov9?GJ^Ug5n)KZms?hwxLO%%jL|0c)<&))BGP5adxr)-!Zd8dJ}KW
z!usE5Un|-)%4{^x|LC=6iRz{UjUEz(3`+b~S2qaW`Rdvcqp>GT`_<?DO|J1*UPY9C
zyDcly`(5MEF@;~tLgl)q|KU9<tYq?7*5%u8wzryk%G|poKPrE7UQ=|>^Hlf=XE%k!
zBaHn=y`vt<SKBAG=P>#|h$!$5WLkg3J4)%}X@@@@%oAAoO02>J>#P^$MLmt#vxHT|
zzvaUj)c|#yN4_)oLgrU*z50K)^s0c`ipl=ZUud+fQaGVJ`QiOig)5oO3p;$<J!FsF
zP<`U&q!8>Vb&a)7^Dn3#2<e<Du&T+*YE8Y(v}I8t|8}msy76-S^TjK#d}fKw_n0U0
zvY=<%MT;NzSZ8bvV~;-Na{S}HfZAn(;@74;I5bOW&Oa;pcKaP2zQ+9tnV-bgNbC`w
zZeFOqce%Yl_mtg>ERLI8&JGhl!o#1qRXWS(M!|o@n%mF$Wg@3EPpUP|IB|L5vpH-#
zrB7{m`fzc?tUavH>wmny*TQCY)}m=uFt6VJd#~qi`QP1Y)fu_t(Sg}Fe`FrXoAYxU
z18aSVQgy1~wfn^a_WifnwVOR!O+0!O^OtVV+>;(IvglvX>z4cZ_21{-n6EF$U0G3;
zq?2}6@b1Nh8z#wU9^U@n?|a0aC92Fpe?R^dzPli7$NUMWj`&w=Ey(?7x%sl$nq5EU
zU9SsW<e($7?Y8#ENz+t*lpg=@CgULff1cgP=UReYE;<swtl3-)y5+X8_J5D)sQ()C
zWMhS=chi!IKN4Q}ec|1Gb?xUrM-?R`i{<CN_-e1SUzh##u{lStO!=9s7AK_Df4JJY
zzT9)q64mYMHcjcjYB*1wPTzgDGJerFDaXtC`~P0kp1(Q${IN?*y$!Rk>3n&0b@kb!
z-YrgwVtO$zCRTVF*VxH_etzEFr|0$DH(J`-8xx(6b1j{9Hccmf-<_8`%<tC-iyZwI
zS^4+t^|}A%URx8{ylRznvh3!)kw5fR|F~XXUg2q+smMCRdh1*6U*PPZAi%LsaWcn;
zcRboId-@{fzllEH_59&9#+3gDgUxbpwH!L+bk6YN#fud$7Pi}LGynYa`M&H44|IS2
z{CQ(<_4aT(vz!|ZtlVOt73Xi2;x28^kJpLVa3J^Nq-iNBDGBH1Smw>$oO9FY#@lbJ
z|F7Sk@!|E-|CKV%#uK|#YOFqO0M#TrEnn&B$ZX@Td-UzE-3#e5Z9A!b;tN0RD4Xf8
z$#q~+;_kgd`k5yutkC?CaKld{=1lP^j$M-8`Ieo9v1vPX;w}l*7jnc&eGoqOQ)B+?
zhdt#oEv_}a2Ui`v<t@L>Ds8iL!LCi8O{KXf_8)kmrye7wpUKH8m-Oe|Vcl3i#kjYB
ztnZ4SXu0@8?w4Mk@2&=i%;$nT9<@1be=yxpr*3=nBUN3&4^vKX)Jh+IROYC}QT{qc
z@%%>16JJlgJXN_MF~9Uo)+(p3JHxFsl->(^91^g%;Z}T^ZzZa~Q%o+tZNZi26H2P}
z{v`ij->a0<>mb8adPw<&(JKk1-*wFUG#11@%jG;Othna6l1h)ogGm)9x1L~PS4zAh
z*iu%1JyUL4{T&~b9=m5C36DS3ie(?%j_}=NYrOLHw_T%(OyS`&g{lKy9?a|wy4Qmg
z_(0<nD)*`wSDo<8JAVA=)V5mb+E<g|qdEc{*Uj&xUxSu{9~Zt|@!2uSA>Bdhg80Ih
z`9IDnx*p70^<}QT_(aybJs-~a2Nu29S2q84s)pPmwlys_6)XJja-|w}$Zq1TwEngG
z3TFfN##PcyLC=0`7@c46R_sb_T+@Y~az=)>Th14*zj=LOhE1z}kn*PY+ZR;qd;KEE
zG>q}VyK`@{TQ*6!@W*tY-k;vIZELQ&MdSmABRuyQ<l<i$&o5ieSJu|&&*)iPqZC&p
zdh6X5>E<K*)fcg^VR@Pum|pR0`GyzW3)bFvcJb%+MeF|xx7~8CFP+7p^?fa4Zt?od
zKF0s<vMIg_yU(@8B)B|F{Zv`a^O89>yR@5(@*C@Kot?m9*exBg<!gq;e)-bn<qH*m
zGdx&w`{&jp{*`>6GTa^K|1o{<7(VCiB>qSjA)$AbCm&XPedxR5&h}$#D;OMPBsv$|
z+wL^iOybjukcNdj0^`d#O^<I|`0RyP#H=jKzpnQ_DO`E!EYmkV@4wX7^vy9{o^qFY
zKTejd_n-C2Z&ATrcfFq(`YH!61|0j|aKc{1W}(EiWl<8Vxh__`oN@d*v+&eNZ9%&y
z@3c=!n-qLm>}~h?t=>st8CFlNzN?1=lATWOlTx`Ob?ubcEpOia7M4=nCAo6ZFB_x&
z*p$itvYFcQ@cnlN{{wS8jA|UqpX6yYpUp|%!rX8pzT@EfB^z&*PIdcZlEk02*>sNK
zORZi|fjmWSO{<DSOLw;SoPB(;t%9P*Wp+DshB}2APB`avO6A%6%ait+-uQhg((U$B
z-={Zzp3%JXDRWu#+S_{#Z~VQJDUo&7u6MKKEw{%v9>w(h`q35Pk~dSXy;$mYieCK3
z11C7<XkJKqZ~5+A;#=RG4wml!S4FjEzMpnRH_W<(=aJdG1*W$)d<+nMCt0O>^2_;6
zyc(IOKAu|cv*J+G!u{JDZ*cJTt~_?!Zm#mP(;tHV%YS_FO-|$b)2%OKzAxL?uzS+~
zx54w3_OYzz`@{PGo+*pvSNB+}=i6G^KPLQ|ZP(k(J2RlQJnvo)gXfIT2YGtB_R5Ry
zs?pi+7IH!MjG3}o%s(FEe^J*hD?h1#4({E!zwg0G_4zLM_tnnrGnU|);5Bo;aOSLI
zxAXV+E?T7IW-V?1=L55v@2n%5e3z#E`Sba_pR4Pyudmw;laCejdHVYwzp*iSW8L4X
zYldo*IYH|R_Edhh>H0eV)EDbR6IMKXS5v*$V4XYTHhIn?Kld!_<7<WF%7^mjyZKq1
zb<e$hVX&vINw)ZX&Vl*MSu-wKb0rJ!`1z<?e@@>_`+B=0Nrum7h{sicHkGtqJ@wB#
zVsDkHm~K={L&G=yzP-~#wZpauJ$><}rKRP;-12*k9!K`x&)*yy`T5D`pFQ8ar|Ts?
zJk*+ZHZ~}zY0VlP9%(Zkh7GF!vrT61jdtdndOY#shr1jTc7*SE&m&bPu_o#{bFI%5
zBT4=HTcrHoNpMKtExYgRG*2R*=ik}quaBL4Wmi%Aq3X<iW3Djk-}6%bf3W^=YeD>8
zvA$&v4?E-jAAWi)*dl!M{bc)0$L50SKZoOvKGFgW*8P9|E8gQ@mc*3!|Dru%@7y@v
z`ZjE_XFIy4z2SLmu(F+ho1I|1(~<DUNoU#Zy85JN8n8J({&%49(e8kSUw!$!ZaXL%
z{|PSPthl3ok13VeP^nJ8Oq{3vUeKFMmQ4S8l@k^j&UIh;Ox$IqTD)!8^v{Ah)6VUk
zf2z$vrf0{(dWSWyo=uhCcR_yQ-+j$T_KR!z*>;zmJiEB!L;q~POow=pcYE(Hd>9>l
zP<*AJaYeJY@2(vSH0+v!o;fe^aC*7$fAigE8W&dd)pH2ePCIlvEw}5!#TQ1eG`POs
z<4Zp5d2S<9p~0i}_l+JCUu>%1=h6G3F*~5D!b*xOyh1eFd)2x9OsPj?GtQ@#LWV5B
zb?=Kk0*u0tAq~HaVQ+J`^D?XH>|%;Id*|qJp9tQ*qtg;??Vp4=nw!mO*!GD(;>*zu
z(X$mMv^cJL#pZfLg5yZv-8ZW@-)~!%vi9~y#s=5;mSc<NN69X(Q2OA?D4;2%$oqo1
z>-f9{kHw4irMl}}f`6*@Kg-W<3Z7rCH7#Mg<b{xL(mlNDiKbx<`XSD1yc&&)gjgOW
zT>I?OrPuN1w`kWl|1U~TT!MS;Kd-#ew%kNyorA}(=mi>fQe1Pp#eN9QUdfhbTfSXe
z&Bs?<rjNC}mXoP(ov~Q0;H*<-2iBZ!J{!Wl&q6?{l1U^nS;G9{mZ`S`OP{fBPiAJA
zwQb?IN2Z>9BK$Rh3@w`^JeYqqoxgb3eT|Q6!S(3@rQi0;oqf;6l*zJ){qL)gJx3Pl
zy9M90nz6NVL!^|#1Q&-@?>JL`L<H1$uHLBT`%N@ac~_~DOuR_Lge~DW)fc|K5SG`z
z@STCqucU@Y&I+8(CJXqVC@LR#y#3t<*UM&8WOnhV=}uQ*Z2fTN=mX9f+}Gb;Q<KQz
zZ`?Lpk@LmrinGB}7#_~_p0InXbjI$^WWDQ|8o&N^HE`y-pDjE;If%t*zxE@^+=gu*
zWR}Ou2sFO1PFLJ;+{5i--!u-<ESB%Pg%AFH*Rt&a4_Ezf`7NyJF@3H=GKYUy{Y<*P
zd)>#QL2mNB;{2c~DVCyomwTTSoY?(Xjy`|4MYY?*$;U-VDZf%+>FsF?lip`tFni`=
zx6!J{(5~^$R=$J-Q@=N#Y<GQJ_tEU=W5or}HC*n0lQ`12w$<EkpQYe3tMiktgv3@U
z{_2YiIAU0yvFVjmz}M$iQ}X^xm975n#J%hnS4L64^VBQss=u=X=HLF;Ifr3E*HlHF
z;I{>P3XV^GbaT<&P(CKL1r1L+Ct7@3Sbm7%UBQ>f-V1(+xYb-}zW7dD-~H4RjXD1(
z{++kydUC7+Z_2*)8>2JV$Zo&Cvcl85ul`k4;K7}utrpu4eXLWe^O1OWuW0k>IxDGt
zGumee_I>}uP>}Oc_1vDd!t>+Z-m41<-q>2|G~eNr`>`_>GXEYd(s#~1`ct0U@Xz0O
z54tOE)NHABQLeie&e^<kt3i9idFKYFh93r+Lds7b6#j8JJ71=~SzJ1C<G<STMH^k%
z?dJb3KO3*-Fk{wF$(5T9_EfDcR#aPk_9MTh@aK&m9*Qh~r1~|Ad(*jVix*sC=)Kp)
zuvCCE(TL}4fU{cO+%@rw4Il5!*E^W=HMa54w8dM)S$*ohf7;o|)H<E*&l3~Qxy#;K
zMDLbgzWV!ua}k`)OF11kX}D-kGB8Mz5m|KY{>HS~g6rSRZ^>$VUKoBe?t|{D-nFex
zPo3;pPA;18;y$-ykbB~)G!-Vxe|MjApSf>*>+#RI7nLg{(yRpCmS$S}g}y(w@|8}=
z>uyD{69QV@2M=_7><CiZJWu_R_lHjhOe;#F%U`UWyZS|4)GO|eFr)kbZ)Hkvdd=sU
zyvlLSDru#NNh<H({!%IvTkB$Y`16w0f8u`FE?d5rt?N<Z<72N^Pmb=Fvn@Dp`+dVL
z(2x@7xHyYKrnJqHMLT6?&YZd9^}5{#6(1g~emqStw(EY~@3U`zc6W6ZJUb&<^8Vi4
z#Xt5wUA=x^kyY9?o$I?EottIa9ejXg$EBS!IcDtWb5c97rSYx)r8{9CG`XMM*FDlx
zZfzw5Dbrf&%~lq2@${X4|H7cAZO;9Uox#E%kD1S1J!8*i&|P4<(c2380yRV`9yGGg
z`PJ3cb?C>(#~aIZtNYpxCL91Qv$rgMwnKKczTr%t8yl0|+mAiaJ8%14=Fi`m-;bL}
z@lMl^?~}DITd-ygkBF<Hm6g<D_x@v7RtB%17akee37WKyTKoIA(`@tneOd{R-u_xX
zL;rAev$>V1{>EEpE#kH^i@)Yud@h3Xf(g@-M2}DBUEXhqR@kGKzWi1|Q}{RkrkjV|
zG{SaEW*6J#l=>W*?w}T;7$Vj_rD5NMO>fpShr2kasoA#9FTNw(QP}RjYk#+iy6e5F
zY+=4B>zo^(*_bSoT5-g&Be?YNffJk)IH#<6p2~8!XXeZNN2f2J-`Hmvx>x#VZ~BB6
z_q$8qamCt6^@MUvb5-`5$kL_C-?OM<#^u+-Hve`nX4tFEQQ>sv?4O>i``2HLHn9lU
zCa0XVjB!EX%6F5?W?m1in8H!3y#G_wo+Xmfxh`At`u%Hma?MwF{=Y(ggRVKRTlVu9
z?$=^};^%ixH&GT>P4IYQ_U42%L-*aEbsHx<e}4I=^(^nL^0A@@8>6?b*!?Gx-TjHB
zVD0{IQG1rCh8G=D=}D5wZH>6fyU}^uHt%G^c@CXB6!$wX`u3*0fiv=g!UxyJ4e^`B
zwLZRY{BUpn!SF}2Or8=;UitVj3d_Z}%{aJ!r)u0Ma}lLqI?YD|*kZ5xooCK%-1yJy
z-BzV7Z@*<iXPH6OVZmPq79SA9LBV3_$|ukH=I(#>M><2}$FXdCrBtKUldODi2h_bO
zyz+drNN|A73MF+VmA9cCq2X4y&8OzOT-_ON(|3H$X=l}T3ugZX4OagWTbArUr^O&J
z#cF>r*NhGkPmXuL<og6oUVWan@Y9##4UtkZYp!&v3r_f<;&l0bfj~xvo1~%Ksud?M
zRQ&iEa@?LJGT^z!img(o7Ob~qsJx)iAK$+`!>iu$rr~?@eVSej`)B-)cw4%&JFxIo
z<b|?liz+f7FtjY$%jNn)mw{pPHzO}TKW5+R8yn|sD~gL3QEf0PvN^PCKmS6TzCs^|
zN5U&k*0Gn(zPDLoj=;_5-hK<^Rxjjvs{Y(5_*Zwc0w=?V);f-N-{e_T>^QsBTh7Mx
zFZwH-u-!sUdc~r5O#P~XC$d(#UEEh_aK*6O^TQ9L6}$g%JFfh^{#bPBH~R}=IZtb9
zSFJd?=Kjv!quPOGZ$7Tx7-VDUbSd6Fpewm>riWaA!x8m>*Natjd_SJ&c>k5tq;h#e
z-h+4l?n-|2e%HQa=KEc$3YU76^q4b?_c=WL^?#vKcB-_?^)ij5%M<=wU>DGmY1P>A
zpgXlg^1I3vN#}{5zt%*Q&fVVKXR?NyX&1k1!T&;m)raTIf1oAOI>S0mvF1nZ9Hl&_
zo%Tv@XB(_)Ig0kp<4^8=-unFPmASVVLxbdF{@kpNpEt?IaFU_@l7j0~U+*ta|NPzI
z(~@tZ28<2L^3N0!eIy>a8Fx39)*H-=J<!5bWjF1>yXru`Q~g(dDxHy*a%~ZDk}N)c
z;*pN}A%!oZf|CQ~t<|n9^XtqCW)yZ_E9ts>wLrbMMA@8@_#YRA_x)YWV=7g)ak0Ww
zj{ZARogbNJuqHPBb$Ky=&7pmt>+QL1z8G$A5NGh&p~-UIzcYQy+8dE=roU~x&1$o1
zcosFym~YLn;AFy4b?L5+FAGd_%G?=6Iy>5{+uM?lt>EZrwVAQD%;x)9)e!S4eU7V>
zx|do_xgsI>BLC>ZPiNzPN=>(r{(C4ddF$l`AKf2*|MBaL_X@))Mty=GTy~h|smYzG
z;Pwh+$hZ(u@<lKvVdwgisqy-?O?TRa*L>S@ps`}fai(i3zv2{?C$4$dJm=TqxT6PK
z8q^Qnxi`O9ZO#0Z=MEiO+`nLo<D2)VFP~3zI1=$^_xI;(jtVc_6miC*p4r>)+}FrE
z_dvr@N0uy?$gSjE{^8dA$$`uE@;vCWI0u>w^_ib45c}EY{Bo9x9lxzBj&d7b(yA5I
zyCUn>wM)M2-4|b{)as94F8enp2`DVdl*-@xRqWc@=<Ba`_$@ztZ*TR+^7nB(l141~
zdp@#l%fH{JzyHsr#}fa3JnrWcG+4P}#esRYcaC!W`}c2#QEHd>Kev9l-X~8|o;=xb
zfBn-ZPaYiU6n=5Fd*_YT3$t!cZc==>Q!k<1R^WYj(?Q$C8{Vtz<cE&!zR;LAONEt{
z|NAd1P3Os8A7<|7G3DJSc<;YD=$xe+Z|^AW|9-bzK156O`HVEsvQR%pVFu9YBJJEW
z-rV1RUs<rfZ&CUCdlFV98jIgvTIxN+IGrymD{B2@aS@RRr}g(Ad3AL)Xy>i6v9WOR
zvonsNQ`4(A{QmZ~`Cx*>+N~1PExSr%A6}H>7C0UFAb0ERjo&W0N6h@Iw}r=2n_+>#
z%0mBF#XGcL-WT}LVsP_IMe2W+E0VV2hDNu2BaTfxuJEMOP$kPq?&Uu@rlo>C$;+15
z^v3Jg@<^Y(v*)065Yw+DC#Bz8lb7d4Ox`S@eQrPF;?U;_(>b2(*nj)<j7fiZUQ4}t
z@?`nO-4&vGSLM^UNUya5%~gr@+q5v8ykEUc{1spF)7I|=D{6$-=zj8ZdRjQ+?q}sY
zB8Ghz<Hi5a^Z4+-aZg+Dn)Thinwp;lo=<=Gt@7T6<te;wM|_-n|1oSyTi0gv)_>10
z#}!B3To0X^C+=lp@0@<F`D7S3r#(wiAk(3#+ZA2xgltxoDz_!4_AfeDaAa|W-gRBa
zQ0|YyjQ)If{!A+sxc*(5$1#zYeg5$~J|0K-9ll@qUby4R&VsONVIAqFJVpKDKEnvF
zz$-tPv%at=YzcEZ5$vSs=d|Tj9?R+W245RTO+VN3ANUKGd{JCp$nkUCU$uDsD=+vL
zoSeeE)IxIBq^%nwt@7`2h@a{x^qYNBQriFUof6KlVAUT^`}fbP`I?^dA<g*uq8|rT
z`j2{lG5sCIJ>f&k1MW}(uf+$&*$d}shb>cDa{KfOo6n2fi+8iNu3)s^r4pBvW5YZ7
z8B@+PDUKtG0;_i!avi-;X57W^)7H9hqI1RiqYE^?UDBDoRPflZ#T#C9JKR1SE~Wje
zwB6&}p6{{cm7K3W?|;@~z2f!f32a}|x8BaJx}hs2s`<VQwibXx<&33=h=0q8y8BAy
z-d*Qia-_JY3B&q=ETHBS17ddDA-c4-v^CLLvdnt*TE+j`WgmqY7QDSMWsPg_%PN-T
zdznI?xJ;4TH9s)qK=_TdQCH%AakT9^+#$Vhc44!#m<2~op+L^EZ!fpJ(^AaT-^|s|
z;PCUKy2WnE3uW9{#bSp7$^|w$Z)-fBu6Kpsv!2;^>Hb~1MT!FL3R`w3b6;EbsdvJv
z-y8C7ZBhO8YVHH>&<(Rz-LB1xR|x#x=5Q#cAUDUN_0!~H%k|>UZyiO_?sDy)k;(CT
zAA>8q+M%?(-Aux>wmAiF68kmluZKh_i&LB4yPAdaPZX6eguMH`?%t^n)(anKNSI!e
zcXzy|JLi4l*-IT=!Jijs{uI5)e0{-}4?Hs@yHpq*P8x<EJz2lGYdS-?nQ?Zp*rJ6G
zqFuhlvh6<GFpHZz;<&l+oKts9PX<&AENy?6UwZdanXs0>J^Ml(sk)1OvL~B^<~iP7
z+HWJiCA0Br2y60TNt36)_AS`Dmh+7zSM0lLR+0D@JB7R2Z*UeXhOjNDxGZ#^^?KV1
z<2I#_|Kr&GHOlN}u%_1VtN7MS-}FxVZD90%B8#iyt8ev=lG7O{+80mUzuo2TFO5U)
zciw-h$c$hLlKU<3+`djiEO&2sv3cCCqPe1PURZ2gFr_n)@Aw)wX|HebJIhzuTx1At
zW=;Bk?Rw}F-^K~;o(ooI-0rhqyP(nj{@w#x2|~6i5<*)!j#arkwtU#f_@O)bU0Isx
zje>%Mtn=Hd7Ax_m?yKJ#{pLcb)qkBQc^c^=2AnS+@;6T5U%l{cmuXj7X!HHk@>6;D
ziJti|MXFcw{hD*_Zuy7*D$j70YWvQSp_*_haEZ%F!)^Az%L_8sa&DeJ$DQ@?*6TeN
zbB>$upPqDnrq!PR0bKiTg*6qo<_6CxP+2Y*$f+Ksnz6fkzJ-MG<@*U+qu;3QDg6-l
zMnCqr72A$UPxc$W=a$j<&AXoWm#F%xvIO^w{Bp;iYCX^5Pq_DPV#V)gXJ1Gf%_%%{
z;6!1rQbJMo9Um9X$&qiZyXp>9w=ZvgR`Ja;VjE-sb=hO?hrcU2U2H8pb3?EH@$)&Z
zD=uy32;XWvdD6TR0cA#pwL9hX-|c4J+O}!+@r(;MBEKk$IMtsy8S|##9H{dYTI#&;
z*`DJcW!B$f+!e&yd#rM~NBWwGjZCx6t+|+ZrOkNwZJ*doyd4TUS8B@^6Sv#x^J||e
z#1-jAMn=xCtF`Lt?%vz=_=MnjE~Y)HXJ?sixVfXAJ^kDq&Y5RS7rJ#V0-XhwaL>kF
z@XWL|QCqt>X6#^?@1Gd)>g!IqqrAQUrB5EWd!Ka=(wY_EkQ0(ra?P4he%@fNpknHg
zFSi$O_~3q?mFHjPny9U(Ue0iruf395zu2v}NGt2-^ZE6QHf#{sxN)Q2@2{r&s@Ucm
zCbKP8com($w{^x0iTP(387?pPPq&E+4?nIEcWKhGV{T_=oAVbI7M?hL`m+Vw=9@i}
z)%_Q#9jRT|Ij!X5`_7G=Z+v5<d`&A7-{<ZKsqeYme=Vjzb@_bvu#e|KGvq(sJh{AP
zk@UVpN#=>}7x^uMH;a3_$+pTnGgdUH$iy<UKgc<2H~+l7@n7Gthk~=VJzm@VU8#Gq
zX8*-iho>)}fB5Jw<sau8ruOWs5Ro^&6nEVF_q&v@!E5!8t!7ty*u2pC;NprOkFMCP
z+5boL@viKp>loI{&ggMH{Cz?61K*y1zuNi=qYtP!U1a@UT6^;0k8e%+hE{o28e$VU
z@-0KRN|)Vg+obmH>!Ch{WBq$qUR>FgJ~4QA$Hi&U+a-(=b#}4-XaD$$oiX6V%Gj1e
zZK86=gVHV9gw9HZ?Vcgu(sQBw|E%*9HTIvhh_jOptDbz^@P|~_BW2@9#sLXC*%FT*
zo%OwN-K)?WFRwXeP2FW*u=Aa9%L(^I`A@D-;9M+Od*tVNhq}MpS6qDmw8!;Ca^8fH
zg?GEMWVZ*DdQ0`(tDXOQ(xzqiCn(j4^&WkD`;B|}R$<m^x1UGC9i|_T$W=RQIYnld
zyc-*%!8`}f&?hV`rL}@dsay@(mBmNv?=f%IyZ^Yti|;Ob_q?BV@f!Wj@n38?yeh?N
z0vR69IIv{rik&+I%!+TDyx{PtIn?=pySJ_B>582n<a~Vl&U&c)vlY1Wc7K4Y->#}P
ze|`vGF#hw;>yMEFx6~0U|I%;PD^AvR2dcQNdDYf%<YvHe`;yQMxA?iOU6cPmtEqL$
z6k(b?KW$4SkE(|CFO4mtw;3)7cqt1``e^niS+=-+-H)H<t2W<%Hs^e($<o&Xd6zdo
z`wf{kQUJ}VKb+58J=+0PNeOVUFoY$uo~bXrxc8pmshg9{XPw%<<4N<fwJWTC$H)A$
z-F)}TkFQ(VF9dv$-8}J;<D=_~V;>cWE;JF+Vq<Jd%hInsqZxNesP=5#6xl?52_fy^
z1sxKv%X$)R#f@_MF0Qcpu9bYe@tZ^Z=KjLw*Hw-h>HhyNh2@k+zFEHUh5M5nzlN0`
z*Q|GXd?ag)!`I4hk9<4p&zsFOSNUriHaoIfk~K0pMy%lCb-4pe&w5@6`*+T&?eqKK
zcM)rjx15dXUi5czKve}B!>r;p9utq;I=JZ3m*O=}DpQxwPv63+k~o3Yxctv2mfEv%
zCQs*oo4Nm+gVZ%v&dYJnMD!Qtip_YXov=o$<?f-oKlPKIFms&QbM$)RFPX{^Eur`I
z&B1$Gw%ty=cI808O#ayyH(nNJxUu$`pXLoEz7B_k^AmH`;uiTy_nf$BeAmujNTTz|
z@A&Ukb;+fMTU13?Sl&03?Rm0L$c2xm#3Jrn`rA-N&RcGa3zjcFz;$%-1e=3_cUG;{
zycODdi~CGxkqu+(3CF(m><qi^9MchCWDu{{Yuvc5xFf2h>_^hGr9r!={w`lX^B9xt
zEHBx~eLs}s4jEmIJNm5W(Oy%Fsn2T__pkq%Rn5th_U!k89|6zKmA^f!oUC*(`J{2)
zg-F9{PqXC}p5C9dcy_%1d-+DqmbWZw{^A*h>%KLF+r9Iv6f0UNzqpsJ_d35%p;p|b
zNmj|0^KRPm+@JGzeR$!{=A(IsCQUAmeB1eNpSaEfhllG@zNH*|bF2BsgA>kk9;u$a
zBCY-L(7oFUn_f!3Wtzt!Jb6wzXWZ<~9KzSxt^QR17N}O*xjR6F-+9q8gIm|0=wzwJ
zU7Ex@-QIbo+4PHMDp{Mt4d<@D*&n>TX7Z1i$jHt&Z*tn}pFZ8E>mqGmXY=^upFcG<
z-(^qFI&Uf>B4Q!RSm>6Qr#EZXEql%SudlB99k=<RP;AI3eR;WmyTgII%M-u8y1F3q
zdfoB=C+`?)a2Wmjdb9M3q^6@P$EWWxJg{lh2bSOOKH`_VTGq5r_T+>q+p-T8EDj6^
zco1>|)J2#%^UUuqp8%28nZ`T6+hxo;cHVw-x6T&!eNnr26g*^le5>{3k-g$C_!cf)
zC}EJmusHYQqobgZxbe1Z{Soh3mZh&m&Q<UHXQ}+wG)$1MIkY?ddrtu<Was=^JY%P+
zXr$_!B+h-yyy9Et>+Lz5mEZmKJj?!fFJ!G|UH$j<=Kq4O>04A*KS{4Cy%zXq@yxo1
z+m-!}>U_KHQ})(T$HIvDd}{B(U3dH~uE*wX5#1m6OMbPj$FqO)?oXaM-|0;L-u}d`
zvp0S^RGq69$HZXet^7&)`~t7to6kP`z#^yWwxB0cVcEHYme4&*B=;^Aa6c_~@ZO=@
zfmePg`-R)x7fXygnzH)f#ZB!Xk;QZUJq6Z15i-lDPx`aWQT5%aEc?iR`Eyp*9CX~X
zL^X7m?2WnhB5c~9ciB29+P2unuaso;KU%RTWHX<5*1h7N@vUX6FYmn7o%L7mLYeWG
zt9Ksh&J~^Kz*)($S)l9gGWW!5xjm0m84|XeEnN7aI_BQAI#vDCd5%w4{=Bd?G1$3#
z9fPU(J=c4E|2AxTqa0YnIYsdCt(3Y(6_JIK`I~ONHDl)b-s}2uBD>^K?*?t&+g<!V
zZXX+WCv49Ooc^2h)#vGkeW7lCDRWob<x8$Q_pd#04-13Otj`+ucG5d<UrJnI&C<P(
z<7oXo-dlMOD_R`_Ue&lw6xbcw-4uIx-IMHpQ}3r6PFeKjLrECp`~@Ou@$(Y4zg)Qf
z<GZ*%$gCfDqlG!!otd@ZmcGEhk26ee%E~sKf53gSo2`;(Zp+REdta2j<-FCkHsH9i
zcoE0aH>|5=8{^;nU7%sN_-xi1hpRWI-~DtwVh`7=mUcyc$&(r3$Im)UmOfhAb>ZTN
z?n0esm!_<1-uTZ#qwcs!kd*070nK3Rl)U%@rL}=`|NeR;@Ik=iaE;x3oeTk$HJq*{
zr}}K4m6dZ^dp}Gz_WN&lr+S|5g4kcbf4JU1TXE+~iQq4(Zz&Aj`#5&3k_~9F;>rfC
zat(hvTSd0`vg-?NoA*jg47@jg7nWV*IcFG~Udy%5<z0bI^~s#Dg}e+KUPwj#wf9$W
zy7YH_vwDJ9gweHWi%MPxU7356dG}2Yh6NQiD<=I`OnOqXVwXYvy+`Wj+s*!)_<R+e
zvwrbn0gtI3vp$-=er<L=e8HFR`2pow>TBBecN;vt7%OO1Ak_5xF5{o6b7t)SC7Z#0
zeyjJLxvX9K4re0T4yDg>d-`vFU~L9-j+^Y0jhP+$lEsd^x^};O)slSy%X!`YTE0KB
zbyZ(%!LrILX)3+_3`fg-6m;%fjoPr}LBE%Zf00j&&pe4v;rZM5PlzuJGi3^%xjU*g
zbyZ>I;$+9tBMi^hxiS<~8oy+DrFAUo*?o(~Df}C~I3^$a$)9%irkjSc?0a?R>eYdp
z_P=$}&Dw0bV!hF}nf3mLv)-Q2yQE}%(eR?7!%f3Ojk=v20?7&H-+nLYzb3k9(Y?J+
z49eXJ-Rn=RH({9dS#G}mGw;G^o82By@^{XEl<?DS``=l)Z~y;1oo~~eRcqLk+BcVl
zS!Lh;et&MM7L8P+#l6ekM$|m=jJR7dP4n`zq^qs06$)=d-F~mQ@q6Q&FWeh0hK0$e
z&7SyiuX)5)z2gsiz8rAmm}K?O@6s08=+FDpZ2Q@Ib6HOt8s7~xD9ZS9_s73I&yzA;
zXXR*o+PiyxzJH68VjEwoSjwM&zuzZr-Soe=me=>PhK`O)RaMpQvynkTP0Z{&CWi(G
z2jA_}w6Ks+cI!Ft?d|Qz<4>MHe|%!1@{8;1=ST1RpV{-K^6|Ib4-R%&v#<X6_Sm_f
zcf7$(i^c-w%jO5m&o7(HTOTNUX?M%xH&4&0YuvdRu{CRIaN^18cZvCZhmKuY8T|24
zw|>#DxUE^D^D3W7Zm<2#wEJ$~p+krGX5JPC?Gctc|MBLAUAv^D&3Ek&d%?@f%9`Qz
z#l~MVW?sX;hi?|Kc>AAsZ)86k(i8S=@7-;W3Vx>9+)Gwmtm`23>hsUM&e`X(wDWd#
z%rBmioS2+@PN}DJc3;Lcn;C{5jXxY+Svkk<n~1ge(cEPn%KLkLFU;;0G`xIawqkl>
z_P^^Z%)@p)JuTd2l71oKRSa+Bl0zH;I<~>DdEH~b1uwkY#`V@LzV+#p;?VU<$MU5X
zpY@;9_Nc7;h-D|^=E&Su-usH%-w99u^FoK!BEm-W@Z-%4Y#Zk${51ICxoh#o6aOTI
zKh0$I>AAM;|DWxmTYotlT#+rC6@N8S@Z@8Mk29p@Ual%Tn50qos(D%Nik&+cW?hO;
zNE2M}-8AiOYRH^<?JNG-8{A55{ChFrL+|<Lyk50(HjKsRSbd`d_tYzGnfj)hTleCW
ze_WU4pIgp$=o0B%v#ssW``B5>*PM0zw@y*OLpjmZ((GX-r|ZXsNhi;)-uXfAj8$6T
z&Mx8Ng<UfqOgMc~c+~=q{jyTxt*7QJTz`+*Rb%r5K5&5tE$b}r?2ycauxpsEANu{3
zZMs53{T&{I+*_q$YubXsW-s97+Puf{=)#`(>X*Vd*1jwMwbt&x*lJ%nD=8asSNDn<
z%|pi1Eu=E6SDlZ2X>jmysZV&=>V-1Pmd)Xtd0V_7Hh$HL-3Nq?^7G2s)*LHpSQ_mg
z9TQ)7@r`GNZ>n^S+NFy^+Q;v=`^ub@exj%>(ZBoBUgz+We}2{O+?aXg$$?8x=6Rgi
z8d2JNVQS2SKgX}Jdc~J@ezy5++N5-l`Iw{Bz1EB2hkyRH_<ivI!e=+Otp@FkyZts}
zPl3Qq@3h4^$BT{?{}f_X%C9|gxO~CePPyMKM;HZrw(SbGE~q-VcZJoCeN!tq8D4a4
zp1A#$?wt5P7CN(}ro8{fXzIRwi~EVWU7#gKLPD<#_N3gNuJI#Pv1F;G!L@0NzWpeh
z^Z!X;#Mi#gYk}MCUX{wss(HWrZKc;ImuGodt=7@%)lc%%_0oDI#dtg&esk+gk$v>z
zoL`869RIll|2;akFYbQ7YtI?0x|_lI$^(Vv&sR?t>5vdOkujNl`&-*(8}IcjGJ3Yo
zSGL#fe9VmZ>hCLZ-v;hwI+$F^vnOED;cLmc>Q;|6Rj;~Dss1?Up7|Ry4c9Y^+^xKo
z_gQ^jbbOz6lhm~I)Kcj?$M1_6PP<yRq)58xRjmJ|ytLeN?FJiFPXFq5zF<0G=jYt&
zOWIR@-rE;YELZB5H*t-y&iDTtSLJa`F}nYJr_<Dh5~``La`W%sOG!y_P%C~DlWsP9
zWA^oRW&O){?5Mr`ss86v@f&aNJo5W~uX?@vzU6*%UzMDhW%~BI?9VDy%_qn9#lM+-
zW!s}9Nc!SnalfJ^*ra+rzj3uT&-pLD?VqIQZq2@4bW5`fbe!j%Z_@Je{rhTv7xh_I
zebM0J;=1$gE%&O`s}qfOs`uQP_~rfm`5%95%e_6v?(*+hpraEjH~zD<c@`HSQXEwh
z_c$|W*Pqto`)*5b+v>ky?KS(G#kFB^75rhlPsau_Fof-9)z;TZ*vik59-se}Wn;tN
z>YW!u-fog_^*E~`le}^EhvaX!1-3c|FEM(Xcwx)hv(F3J?T+5t;h~jsZ}MB7jI%op
zqGo<?Qf)eS*}zBB%dKHbWXsL0>yJvFa_9YAeeu0};A5|_>N)@a&UwyVdB!qMO?vwZ
zr}SevtDBd73~+CMXjoIovATEL&h74Z;vT7<HJQ4OIX8WuzEH)+@FQ&g3tFu5)K>5P
z_K01td%8(-)-H}&iyt;LI7jr9E#_p&-F{$^c7c_jn2`)q+j*AU?F;PwYhU}kW|>yT
zsTtC&s}`y4mRWA>6KC=mQfh<SHHUhc1q~EI9mK{1oo6pyxTyGpN7#Kkuj>s7&`{mJ
z*|FxgxVw(W*<_a&3$N0B$Qe3;WrHf$#SEQ)Czbc_nxzx*<qWHt%|4M!2O9N$a=!W{
z<ih1H$l&`jN<!Md`B5k1w3KPv+S}$jr!3lhxU`mYX<*0RN@JH#KgxPe@K!io+rNAF
z>^<uiJn{Im@^tj8&p#R7^&Wh%C0uaE7ZHuF_nUvJ)JgUn=iPd4GUJz0cFF$kC!7yB
zpTr%#+H*IC-Qwl9YnclwICjt6nccSUjgVgLccC1$zVn*7?jM((k6^W7s=mv#aMI2j
z`;;fLxGC+BFTNDz{EhKR-G8I+uh}k4sh3I@^K<{W%>TBM%lrkpR_&X+(=7fNU!7X{
z*4m)B=dfXLtmUbH1tMDv%|jNxDL=l>Y}1Jp59h~wx(+WYjo)!byyI_chvd5%8xr$2
zE&5XsyE>V-((1}{t1{-NoRuCjuYb2lrkgz5T>dfG%~CC%OQq(-;Te<J&iaOBaIHVD
z7bM%b?^eq$nP=y7=I`{JQ`LS+!BB0TB*#Yi;^*3(yWSoxFp2s;sr@#0J?rP{Mdqb7
zpWdF$%nG}`p4}>4XxX`x=4)?$7XLcn@vZveTh`Nw8{*>cPGr?Ne=5y<5@YPr@Dm<k
zx6dh^pI7?znwpHp@7`p;w2u?MsmyzN?_bT^`F`imuC-_6_72jT9Us0R(^`tR^c;Jc
zP}P?g2P^)ZnQ5GnmG!@R>9={smzVka9j^#l!^SXK&9}+p$Y1H*si*Dz&s>l_)T}b$
zv$VBUkD2PN|HtZ}&0>zZ6K5O!aR|JA(yphyr1#a2t!vNum6n?J$yy(?Tvq@8Uq^TM
z=M(?$mK(pHZ|Z!xq}^7y?8xVR%L7D??kfBEeEzxX^)<f1li93RFMhFaHP4e9-T!sV
zIWuDH@B8Lt&u2*3_Pgw_afnzqM_Y{4gHutj_g#v&`Luie7x8ObZ)v0&HKksZ`<c2(
z{diPX+1teFe{JS`<h#Pt`eOE{X^U<JFbU3&J#jdE#+rNYMSn{zo*Fwt$EQ%5DRte`
z+)|b_>CaJ{A}&;ZQaLoWe8Vj-6Z^v%PsN1OmA2;@{;uKr_LITkK)RU0!(TEn{28U{
z)>bV28;k##ooZ@tQcuWhxg@#aHqQpB8TN;nI^VapgiI8UlwKRz`*elf|F-kbw?yCg
zZ`bwVcCFofqc>*99=H8kyg_Q``rzE3VQKRpZvUy1f9*=iMfEz^*dq&5V?piZkGXn~
zsrHhrH(}qHPQB*MJ!;mlZL{8%-^b6k7$wPM>FGGs{xiC9=IdJ-MQbHjrPaN;&C8W1
z{P>z6>S&O;DK@Ahy=9wo^iJMaKiVbF29@T&h_JFYR}NdMsPQzC?Rr|s+*($K1KI5^
z%z8P~UayYWpsIG(GU7|Cz^Nq3x1c=}drYNEr`x;VUD}^`?dkU7mNy+w&U9KZBz*k%
zRdtH1^NC3<$(v1_!Z)5>{@HZ#+8bQ|BcAbTiKse6oabNYSHW`i`Tdq<U&JqzZ9ZPi
zsq*kace6z9x{{9xvd$kB!j>KkcwSW`C~elw*0BG2-7V(-Q|czL9Ji3lkYe4h({lGs
zR8iE$e0k@&W)d|kH(f29=g=`>w%URc>uUDCK82JEu?s5t_FoTk7XB2rkM-8OsH6=`
zR~B<S-|Vq^;iYFGvpssx>r?6>Kb)t|cv-OL*$K64-`D+mk>=80%OtY?>-!3a^MM+7
zx1D($@#a~d;CYWd#!NL6AE&RdSS?kyI=Lw8;5V-o!m^XAg4Em|z4_F%jbox{vh8jT
z*2xxaCLSzZ$JeY$T=V(Q??3as4!)nt;Spvf(=RRB6)6Ah$hx1)6OFgOvyikj5J(RH
z(jG6f`@*z{vpSC+dh;y%_O|6ESCAlo?BbdCr_Vap_qV2t#b(K-BWcSU=PtK;p3mXS
z%%(r@@?|FWjkjz>AHLA25Rre_#o`t{_u}^NADQNHe5`x9=9}`<dE$p<H1Bsky!hSV
z)}*U@ZNI(NzR}_q^Rgv-<LrR7`fe<TXSwZ(XX~r__$PTooPDc9XXlx0tD86boEA7O
z6nOaXVSt86Mox}PXsD=;*nO^$tJkhA+PAOv+MX{}w%^{|JZ!nly<hIdt*xuw|NZ^@
z*RbkKhTp^~#m~<zT(IE4<0gyrh_%=J!e^+7?5evzapDSw3zqetYg)aoFl_W-oIF!x
z26W_ci}=aF-2GzLF1D<?6aCw4rq6}f*3)ln3DIhGxm5Q1arCyF#=GbCroHrOIdXI7
z=Vxb`&tBY;@b}l(9na;Sl}_KbWYec#njiRhd0U+x?yz^dZ1VV4>-_ohhYlS|*ccHI
zAOHTdDcjtgoHe&LZ_P7|Z`1o{E16q%tL^U5)q6PC-tByHLU@&N$d8hBE?Xb(OEP|*
z_1*b=;Ec1a_ZA)8dF$_*M;A`My0;=NGwlhVV3*#G*^2TU3{t+P79smCs)ConT06&0
zy0_?{|IPPI4!b#KMC9}~y#ICn2g~NQd{LiOHC#OT%;Z#$Ot`VuBKoU*%(~w)WxI;s
z`g2vDabn9kq$cY)A;)0#+8q}+zh4*i*YU-fpA))eX8UR$T`9obl(;F(c%JqXL-PjX
z*yl`YY1zK+?GFsYi}W%LO794CGz->V))JB5Gd<X2vGT%$e{TB~mI{0nNPSWf7G3)<
zJol2$g*B&>x3ZSk3aXv8%<#JQE61+We)Eqx2V0*pS4}gtX%tebv^k^q=D+3PGFkJF
z%HSFvT;n&rhfh*kEQ~PYU+1pVCS)>gO=J9*kZXoDfeKE$_qRXT5`Hn_i|{Kw{l<;|
zDy-d3_Dovr-Qya6qi<rtVbv{3ITjD6<|iN444WM>^;E6VQD>L;=N%18R;=8)gJIb+
z?W2!H;$MaK+$*jX54!TKre(uC`AxSp=W#T8`YRcH<jm0Cw&>d@p$zS9ae`v696}}v
zN92mtPV|31>BnaEe-f|wnwQ;vX1qW%lH2>3wZJKf7K49IYhJajV6;D!wFXq+U5Wq4
zB<8&Gc5!Fuo7QwO@k#w_j&WTm<JOp$T(mmk>Q!|nwSvGui;Nd|y*yvBXXOK)S)XFw
z^Ce$2Tkz_GTMPf*>j$4rzqG%Yb4Gv&Q*~dGN$8u%n=f5Gt(d!h%;R%XVYo2k^u3oC
zR%N&B`(yNE;>oprt9N~A`hB0J-ubrGGi$p_CzZz^56unjIsW<o3YYbfeNAD7+gqHL
z2pm|m^_PjAo=@)^*HcU@AK#z)GQ#-SuX9rsDr^gK3iYaN@3D&9H;i2MeX^&=JdxHr
zyr~yNUMhYQSIR07Sj1+?UB1<2P0sH{ywdKA>f8(ecW`vHo?)8wyxTfV$5_#aOY!i1
zNd~UfJQ+qM_kOePZvWoHwa`9W+;{TXhC6M2_1{X{-yL*bC}7lmDYQy!-btqpowluy
zGpFw3kkS|WsAs<6{^g?uccQnmGtJ`=)M@I!+9ou;CPdmxg4HK!ir>7)a})OW&6}T`
zG-LkZqN1X8|H{+S)YSav^&}o{b5!~DdvluE?7~k^JVB=_gEH>bSAXWUtS;bYh^zlw
zdS;gC>7y@h&-?iJ=H$-U#5XrK&S6qx*iiX7ZT|jeywYY59=6N7g^GUuo9cdf@o|Rf
z$Bwq#`_Z~o<V^?n^oL1_&xK||8let5CUSn=Us%L*BcO9@f|f#R(v1y?7G-ZFa<-lO
zuHzjjA|x#Q@pk@xMboRh)4yil+;nv3gV#F>-&6{m>*(uqTOYT#;E%=cS=YAZ-WCuL
zc<@nX-l71F33KM0$yls$U;I@S^X*-(p`oHCv$S0=7|rA<zgsGPtY7}Uf<RPMRM+3%
z-ybiZU*}Y~@w<~q*{x?A^PKm@v$610pJ51CU^#c|ykoGn0PJ&@Ui^H(s-aP)(rK#Q
zIpMA#i>@G($<gm)*ZJrD<qTt-ERh=i=D1aV?Pm?Uw&QoYkMG)leplF^t24zDiWWx1
z9uQ8<1LYW#qrYCg@eX(0?7C;0xWU4Umfyd7nPg9t`eL*A?f;wB??0?q^`*c5{oJ@<
zwUbN2FLCHDEEg2e)Z$3`d$TMs{QA1?RNdFNB7W;>>22GpqqR;$NkgeiLFrO8=gYn7
zlV2Kt|M$;fg2DGYD?Qa7*345s&-~o>xvl!-oyOniecpFJ{8W~q&cD<Y_xqiXrd<!X
z_RTMXqeWw>+lrJ!&yR(r{}AEn4iV+r_W8kul%JXo>uqM~%w}cvVNeK)?D%!=Ym=Gc
zMRD=#oZ{(iQ?5FxpKtV<#?#P#_-+&5?}r<HR97E<YSud2Y{K~+Z+bUuecNah^keU$
z-uazxW*)y-@xpV<)O|N~m1G+aZ7}kf%GqR=-oY)zz++-4+<9%=Cw?cJ`<`dMN()S`
z-v6O1!ZPUCI+ygjRwgnPBG<x-?)0tK;5f?uMt0t#;`GM`^BK-tvOLZZ6>N4^N;qWs
zGR~&eX<>kd2p5Q2(ZC6!G^W@!XjNHQgfBn;_pK~@;(H5~jMewQGi*7=tuWEO^H+kZ
zmP_iLjuk!9iJAAhracP382HuxL(F-3q3p-$4%02%FFf0H?SRx00}qXfCr%!;-zPJn
zBQf9JW6Q}anv0Sb8~x)b?MYu+*#1&Nir>EW*MFxb&cCud)r5aNIbHMa{idr2FKvmu
zaIGjwQt9$~Rk>;N+7cJ~&S1?wq+?;#eX;0K>6WScn73~}JAY|A%S<)dwmG{yznzQv
zsG?CnQCRB;^NX;JD)WjLlzo@=kloL9uSs+1sfr`d{)-w`@*fD<%cXmC{lPmLafZKr
zj@ZS=n#pT9ew4ZM&CMgUbKbtxNAvIg6|8M5xZ3mV?)_hHS65!Ia%2?t^|FhY$u#Hk
zyY1)SIn15FTA4D(-THiC#-G$u{WUAzFZ2@;5P4iVL;L9d?z2<dZCQM-aHbS)DsWvk
zP2usO3diV|RS(ZE?0PSKU}wdKOY7!O3|h)EbF)yvlgSU7^J-m{#Ko!^7|uPF{BeH6
zlk=r+QgMwJY8$65R(n&uTf|wMvp)Uxq)?4NlM9UO87zGCPL$4zUYF<o-~X0{a2uoE
zY=QpQ%emQGnGQT-UbyzmOMOo^){A9ZR+S$O-PK*uTQEV3Vak@bt=-Dp8m-b?om}R;
zkxpCw2R*lSJSP7|>HMx#*(d3t@hc2u+0GX?HGVW)m12-^U~xH1m&qoMgQbiP-TL3Z
zF+}Aa5|u2C`<D7kc;m*6O>cE|buYaBy5sx3YQySpIS1{EcFKUR4_OhoxZrWGdD6#6
zM`K(3&mEgx;b~!1{OrtvW9R4DO7k4<`1kJpp3i<BtUh*szXa>V>@ZjppC5l+Y~jmi
ztu34v1;2RAfuzNy>K9l2`X4u=XCqU<?<?is-`!2rjANQpQ)W^3$D)l#vgvR;zp{4s
zp6@UD^R`Qa4tmL$f9KAf1<z-jW=~tu;AwH_b4^6&j3Y-lxJ%5<=Zn0VYmmq!SM$M9
zqSx(Uou{W~#Et^RXXoel^V|Os@Sd*6di?9Tbcd!Bk$)~ui?1$FJve#I>4T~_w{zdJ
zxYry1dLQ4*nxyK|r;f*db@cX!s{ekY9yYh>Oow8Ccd0?vrHOKZ4T8rcI|3%SJ`0zv
zXMOEetNo-f@?EXRb@7TV@_F~#^!@kL{ra!6@O5$H<Fo4%9KPgE*kqL?-)qC{{CNIh
zg~#^;Z|-9{dUpMytJkXMUw%2!yh%j)aw30TzWtOHOXhtvWVn!N&nN!8`plD?TW)?+
z>P-kfed79jpGTSrhd%4|`2LjOyk$9ILo9d8#|IY@tvfz_;}5vBOUAGK{PFsqOy|GH
zT%7c7!P6ts9y0rSGNx-KO$_+K^@vN(J^JSE49kr?ediwA?r=)H()KZd)AeZ#qsTQO
z=XIX#Eg$wi*kpbvQEC2qmgb#_$}-E6C%kT9ebX>m$@tcfnHx<0_goV`eIf2AXT`by
z7P>2q<bqm1?3{dg`Xgo=_UT*MjC^;sd#==PSZP&|xbgmS4u3^Ga3KRJYrg21M0JB>
z+v|q#+*0jDn```yGAw>rNb%b$W)w%A3jBIH)I)YVSI?2{t0b}xTdd%H{6Oj#Q&d;H
z^Xbm(56ZqcTxDo;O}VwzL!*ZE$l)um&NJB6FdaD3!hNUjfsn}2xZ=(`4qH5@x=FCx
zD<?b*-27SWLtb>i>sPNcdM+<8^!vQCKK<@>jr%$}35SZyLjLU$c=^1Rf99#}4#GRj
z7#_9nYuM4Gej)6i+^qh+Ebi$W&%fqmD}AG)(p%H6u_rnAE@%5rlO@HIw7eM9`Mq`v
z2cOL{k@+M2h)eGKO8dhe3;p-;{CaXaA^U#&vt<2+dy`tPJG+Hx$*ei_S#N$bqsLT-
zh?(gVT<Y7VYA*0QC%R>(*Y{s<&&QOC%sI>zcF)wHVd|*`p69qvq?a%7{mR3`%#eMT
z)8f|d?^ZAMS3I_5Hktd(tbp(1dmH!e^it`SYD`77JTkJriqY}qlM54VQnJq9@?4gs
zJ&UiDqi^GO>%h<6#*>a$vu%EI#`{$uqp+(=WWd?fuRKNNktZ78pE^-&-eDwRc4sI1
zMrWmo7Pt1FnsYoXbn)6FJ%Qh=*wi@xzWrqsHI=0-{rcL}-bt=8OPE+!MxBw8Y<}ZX
z#N=MOnfG?zx4f;VXK;M_dhyoH@)nyv2Ne_q%Dc>}n_omM4QY;U+xOsl&H8uygwHWB
zz27r&#o0r(%J-bgt`s=#zMFeg-!$9FYI)p~nVXGIq{oUsZ#kOU<R<noakBT6058)G
zzZ73dd6_7Ezt1PX`uoIRE6*>i{=Guu;a;I>sUM%s&Q~&?JSV1DO;b~|;`iI_h1X-t
z6OZ@F%6%&kyR0B6EZjU%*`4jFvZbYDGdusWeYL+kYC#tx^!4$*_`0z2zHZc(75@9~
zIccOkoNRJ^?h4VAi4M?I>h)rx_pjrBH%ahRXgt-)`RlUd#><jNUE1potl!_}_9XFW
zm*|G5qu=?OM7P*HeSA`VKF_W5JAF#Fe6XvCj+O>pw{)~y{I|*urHLK|Z?|4ovbB}{
zez!b+ea8%mDUI*zm%aF8VE<fi{`0JD*B;b5#RP2-Ip%xxuk!u2Sq1O*tuGY5<t!7u
zKv=NgT?yOv|CvIaUj=WM+s^*jSzH+XP}}b7)}3c6ivKtNSX8mn|F7`Y$Q@Sy6Z^}=
zpC9qI&S#T%D~#ORc{a2^cI)=UkW1BZzr7?>FDd6cR6XI%*p}m3czX4US3l$}_C23;
zi}%$=35nM~%UK!B^PSgfZei_Zay|9xfYG7!u(b37L+`nLLW_L$1Ut7T+kOvBo#dhN
zx|KV{FhOvkOpoFz)f3&3J#$UBFIe?B_`moa{=|rx*PW_kA6V{~dnkQHZt8obssn2S
z+;{{_6(_nMoKS4ebF+NW<~rM1-P0Fse)l@A(=b(nGl^SH`Ifb`SzC$S&S^0Vj^Em3
zyQFw7=lR`%+w(u>w;nwbD1FQ+SAzTTh36NdHp#42zxTnn;)%HjlkS0&NgewhY~kdd
z;lXhTQm{bVGAvA@29S15(YcF}-+51MKjZdkhUf&XM>TTlp~sZ-E(jYuxz~NHxqtD_
zAMuW|Z#+^0<qio7t>hD`6cG`0Uf{nc;=_UmB6C&?`?}BPuK4$^L4}2}p<>4~?WD(%
zoR*eGbuYS`*c;a_eShH259fgFMHP=;*fef>f8P1jj{lC5mRFt^t_f*=vBq9et5^_J
zY8`HLKd{rsaZStD9s43Wxz>d6ryg<0=()VGOG@$8!iNVIJD%~6m^$T8+|xOC;~STJ
zydeBw&RYY%pX?IT<|x#go$65Zkow7&^jY5N?K^9Kxg6mM0z!g+1-TztKHMiHxpR_#
zz00y*ro&ZT1|Rao*OW4{tok6MvsHb8uk@3|N$$V?)!w+Pv8c7R&gwM(mlsw>`t=+$
zr`umyT-?T0xg=fGCjLmgN9~iqV|J<ulZ?$hH|)*wp1fj#``55U#>s0UIVWhT7Tm0I
zYj8?cSby=-15K8MY*qGOnv0(%M6lUh|1Zqu)Oq^ZvE!G`A0B$DJfXg_>-xVvvyXoh
z?|XRMoiE{7wrf+Zj_*S8!WX`FQ95!G&wHoauV=V^`n~tmIde|ryh?8}ULN3O>N5Le
zH%I%N(4?|wzIA86AG`OPNyy-&aZg*^$La@brc89yy{sH)&Cr~zw%~*Xug>Gj{*tb#
z?(>^fSEO_LA7T2T>z7!lQ*U5>o0Zjv!9g+b`>ck}t_doP41DtM-@jF16n?o=F+pjn
zm*PZ@{qgeEZww`P_NiwwGz6_Ya@pU$H+$VqHeTLGo#wTT6P4YC;^pgS7^QZtXy82m
z8Fa>5;d$HdEVkD#E_T0oO>Ca13-iH;Hs<eye|raMf}71EUhxNC+KIP(lCX&R`?{{`
z{5;zSmG{&)a^>&&{cd;M?-r*6DPLY(3|M`2Lxhgw?^m8qU#;4iTAdVc%$q*FePi<R
zUwhAaPF8!kY<AwEO{u4yHrnhLxc&c4Nr(OE<0~fpx%FS?wS~llhR&9Wi(ag;U~6^Z
z-RjfNQ_JXf<h(=J6N5(;ayI{pKNRkN{<ZDKzvY%E{`znBSkv#MQl}IUCceL`zwaM&
zuh{)=;X8p}v_yoay8k|ve17qk+Io%Y*Pm<V|7P&Yv}u!=-VoCBI)~>~p}~sdi5<n9
zeP;VRgmu@KuAa~tHLY#Ui`f&CcS!3f|B(#8{Lykw%!lgV3mx<n<Lmv(3$jZ(|MV@X
zR9(ZR^SIh(;)MGfHRmV9|4ov~<yybv*gXeXW5LSlCcp38zZlu`__a-UDg(oL%Yd(+
zMNiE5w0K3w(M$=kTR*rL_U;$xJ13l>Stq)7X+EoD|8wg#A>A#Dt}p1EtCR8kPFTsc
zb-XX<7@7XexgTEG?_hYfrg7Qg^NMQU>*oLR7A@>JTQ6Z)*`2uRpUm0gacxU0S6?p_
zn)uoDT<W*Xyde9aGxCtgf)w+O4y-<qf@99)8PfZXcYZxAVErM`CH2q2^)7XtI!qrA
z$2FPNv1x6OWz;)xxGMEYz!Lu``3n&Y85SQn=G4jT_|C$k9Cp^^27}(jk1Y!%bN}$T
zEQx!0@!cl#1$Fo1n_~D|TMoxGUFv--Ft=7bsp$RZ)st8bdnBIN_xQ=zua{$P__{Mk
zF&{qFv}@ljZF{HmySo~WPfmy^3bH!C)5&hWz}e&RjXOWOOR(GX=KkT?f9%xOn;x@&
zh|cQMas2zQU9lwAh^f)`z{%#4c*U=&E=Rh4DF^v3N!We*4%@xAJSUb<R&Y`bZ9lKL
zB}7|BBRPNN+lN!X#Hx6mXYk#Awt7L+ZN)hWI)Pv2X8S9p8z%G>wC??LI=Dt?v4!+b
zzpgJY-9+kd?q$?n-XX13^Oo7ceQCPDw#AoOvo|{j{BT(|O+hQVd)i`K;g&1&3rcov
z_;o7x#_l~Vi{G7feKjS*V`{AM8cX%|$E&k9<en6~^43E0-vUD|*1x6Ky27Pxr&qk+
zEtO*@5p(odfWp)X%-MI}{hL}-#I^Fo-W9Xo&#VrN-?90{)`sI@v-*;bPE2>+G3&m7
z=amP|b=P=%``<ZeWc(M=ySM#!pt$;-_12Sw4++lf*>k^SSq10uLeL$tUf$k{6Fnx(
zpWi=6=ApvV7cVmYeC)3W<#O3iU%#0syLE7P|2p;K<KvH~v>%C9nCIV<5n`NdnthGs
zt@0d$-|I|oEzf-aX8xlTNY7Z~Vb@i~va~z)1x26Y#9#25>P_da{`ST(F){JNK0Y}c
zjjVJDw#jO~Tvc+NE=^y)l*m|>Xk^4c*IKf-`^AfO&r8pqJ$qwwI)7ADlz^~sbKqh(
z$HjtTJUid*dc7g*s@9e3*V}9MCY^A3RCg%#f3RX;qNhM1Pqz28#}1dL39Ngevc_W#
zzr0JLx<k$T$sYq54$BuUa!;yx6thOVmb+|wdEw&E!RrqdJZ6=9YdZJnj}I3nE5^sy
zKghWJ`NbCT<cdeq0UpV<a?2;FCP)0~KGC&Ha(_r{Z`kd14c8}#)^ZD#h|l}Cza`LF
zt+T;x8sAi%$dWbP#)<KNA2mGZGd1emu)~sJ$BqX_&d!zj*%NV$>%4c?_vwnq(l5T$
za4S8&YQm4jbB^R$HEr^}Ji#i_H04#u{NpFLMs~=5Q%YjDYdYp!?|!;7{Gjl;{F>IO
zt`17}k8MwRC`@#9T6eZhtxQPi^7`fwNq?F9RY{UN1h{`}Ryy=2Fa7&`|LgCo86L!T
zoUCTp*JWeaBl7DB>jicFhMf<que{wUy{&9hg0*(gpKfIl9&70!L8ED0GoW=ph*E6{
zU=)UA@#i{v(Xv_Pce|b?>no_ecXU}6$Lgjur$D2{?4Q#T-ydA5_I~Plugb-J-RHZ1
zF8p|;=iY(08H%@VD6H1@=D50ov7xw<O?HEjs8Cm&=$rWM&*d&|4QgsHj=os(L~_eC
zoo2=7c`oVq9z}m`zaQ|TXrfsqv)BIl9LsmE`7Ng9kp6f3il1Nm?>?HX9wN`q&^c$$
z2Dz-9+}(luD%DIjP8OW}Ut!C!mmj`95J?c2{GCA}tZ&!e@0Ag)>)ah;_8i^3zCcta
zUfcDHxW^);eH?)k3IvaNnJ(mX;$$__b=+}O>ehkQe?1c#INxunmOU=`i{mGEc+m1A
zj)IaEt{Os?pC?uM98f9T(wLELrJ*zDdd&{zlfo_g(;vIL1Ts!m(71o2;ZrZ~1T9qq
zF;^$y^({t0eSKWqufA_Nc<aj7U7fNze=2WP&8cfEwE6Jum)4%G`*v-g&cv|6`lRFa
zsHrU(uTNXJ&WkoxIv-uzTIFpicgu#mFR#MRywk>hm1~n?t*f@OJ@*fxl>4zaT%Jw)
zSyAu*DxJG9AZtg`_S**wWg@1{VcAsrI?U$(pU*2+tax$BF7J*7=rX|zuWjdZKRYwC
zIra3kg-e&_zt6o>@wiv<WAVqM;?0Q?A8afY)860Pt2i_J^t21=oL|+h`aW;kz}|dm
z*1pi*x!_(U*V6TuFPvlem+kpo(`v32!(aa`6>o2Cb>yCL<;s-`(RCgD{p~?7t8>~U
zjML98VN!EU*xI$fe{Gm{T+K(<HIbXy{GPw>JZCkRkKg74L)w`SIx`d}pDef<8vbzU
z^f<1cRYx~;zpMZDx8=@S)A)p!@2qznEpNZ^FMY!Lxi{_=m%pif=GyNR_eCRS;&uuB
zw|gY_U#W9_vwEug!)XikE4F-o@bT2T=tS|(_ZHVzn$`CGdVF8;c!7CQ^1Ie4Uu);b
zEI)B{${F1sJChi*tgo|~)NjdBSrn@LSMGT8;dQreCl<E(A2cv`@B2StL(0U$_z4D2
zKIX+$#I^5cJw7}BSi_6k2MyHEpROoa@jj-X?X%mBn6C*6t$q`GRqoon5ZT!xDZ$fS
zFIc*)wBYmej;<p9#O(X+!uR>w3r}qB@Y&DD^SIh-f{R@1k3@Z^`9+ee>f$(-n|>(1
z%_u&>)ojnhEg_2@K6uR7ukP4o&U_^Kn-hEgufP0<?|cz{)NaS$s&{_<#aTNvPt5tI
z{p$PQRtf1dUR$5synF9)6GOxEmfxM62SB+KRs%oM|GWPVBZSu_E;Cm>VDsaCi(jEy
zufE%}EMI!)_k#NY$9vpk4nDrSeaGepcf_u||IPjC``@L<pM7E9-n=G6f1*3<)7heu
z`YLWh)*l2<n9h`YJGb=yg1wLSJFabgWS!@(EyZWkwK#t1qF>jg6Lasr{2Vb;i}R%N
zeO8xMe_O=l)-KIo_-Xmh2fH*qFT54;vteflQ_0-8+rT`}>1V(Aq93mtGc@D4{8DPu
zlTYkq-_>$c?(H1!8}0T?flKzyc`f68KwZVMOZ91GtFWJ6@{JFkSJIvyax~dvZKJjL
zD{I8e^Z>T=mGyrsrWdrzhKbEmcr;HTJuYbb57~l1rHITIs}IcWjnQ^}Rr$m#b?fa`
zW)IJ|3=@hyzwc3dE~PhH`fBv-!Z(|<Km&oP(ywffc!#iAe#y)___3G$R&~<M#M2MG
zjPoL^IP&X)dlU8@bLzb5=6B=T%3sUhZI65s=kMdNSbxLvht+rX7An0uv-Iwxc%K6<
z(r-5FDJym@u&}hw*{ks=y>!z1{ZH5Ae`hZ`w0E!Tk@EVc#}*MfPoAIdxBn+mez$ab
zdj)4f(2XY#+vUY%)Tf^|Ogl3}FPG=?-|t!rQ;u{9dieYEcj~t~H6|Wz>-?svt9$h0
z<KxY<jz27Tu>1W!?o;kN3Ri6T&)phzr)tL9FO`#^xl>(p<=g*GmA+{YYY*%@x2yEE
z)1$+;Bd=|}9w+_9W_iV<PIV`>woAb+myK)E)gx23tzFA&ey4yrY;Dw4SI|;rHDS5R
zCxVL-UL5HZcHZR|zoFw@J=^y7>$5-DwCi_GfArp7zooml<g`rE@A<nFzS|!?*3G$m
zj&JKrgSs_Qo%2_PKXkY(W)ivjVDq2I<N(!2?}fu2KUx#rSu4g{Cl=_n*!_3gr|%nA
z*EOHdwhk{WRFlc7VTzYMePG|OqXyPB_vcSH@apl6?Bsa*ATK5{yy9N3?A7jod*9;v
z&%Wg5GyiEdVdFtgj*}`%Oip?aD=qIe+LnG#NPfw(<@UG5>xyOfY3dz#_9@ch))$*o
zx9_<}-nPCG|6c$kI&W9?fzOA&*JVXY1u3uRdR4xF<8hhE;<V#RbAF^5+|ssJ`^W3C
zf;V}hU8-=(s(JmY1=djk8%yK1A8DA_V%hMZ`~6Sn^tVxSexz|^mHiRqEAEU>mJDnA
zk*Ke@?t!7>?in7OhkunF^A+0r@}*KAv~dHXUf%z5-XjN6WB%>hw(0+YOMf<>|C?LK
zp)#lQ_Pv&6%I6pTd{KNsHLmH!o7)RJ=e{YOqxjp;M7~;5FFMxY^Dn0JH!lW$m6YQ9
zBifheb%KjE&)xXqvI`Tn^nSF>P}+Mr>gv<~r#cQAJh}7w=EUb0qJD{m1RiGn>%qb#
z?00_s`S+jdcfaJ=5$B`AEjn%4*$nOf7oPv~^G*o$sMyY%oBDpy+BdN)cpnSQ{hR(`
z^0Vf|)J2c4Y@EEHcfY{gt&O3v9}7zj%>OjBHTNI9bY<_<DRZZ3EqeRrdxU?IxvcBk
zch&*>|0lXEi)TOFVDG%{^hYbbybr+!b3-?FD61$L^@#9jGoR<=R++=8Ehx4@;pe;c
zJ9G{?mI*CYOPIf8qh9e3m1~ph@-qeYf8WXWd;`;~bqB?JT>g9(V~|)`Ab;+rd6S3)
zXY(6xq1{KfpHgr?^(10S{q+mF|NISK>?+YvYWdH1P0jjM8E5y=skPz#6TfrR=kf2*
z5ImJ(nWKAG_=?xhxnEu$`aWqIn{`z8Nyi6&=dNwPU2y)>;=Ox$_+Q;VaoxqOra<)V
zp{Z<w8_${ib-1|ErlN$4Gt9_meb@Xcr7}m{-KQla|7>4$@YO*ju><p^p48TK>520=
zZrOM<>hjwC)6I2Q3Y{1x2*0~|-c3=^?}gCkyY~%d`drAe)qeE%*X#A5>$DFP$`rmi
zZ~woi_V>5M6B88WwjDa;v?liU*T|WPGaj(;SA!3D|NQK%;@8UKvgHrjr1J#cZZ3Np
zb*J+AT*mX@JAzYQ#h+h#bZXiSOJ0$j`}ZF!1>Tk8T(ENcbjO7OzYGNh1y7ti_wCmE
z6BCu?I1k;td9$NKL468i!_lOJ3!U3{ZP66r;*on}dvX1mH9Wq)vG&Zt!NG#!;_6oC
z-j*eQe|J~zt+HFs2di{nU*4>&tX*3qd)<~SSyCapJN>-ej+j{2<!t<NJgrSJj*<*f
zQBeUwkK&yIG$x!(DcF5?(f4AJQ#(&>V^+IkxOaQ_#l14?r+)t?w5v7u_O^vPcS^D~
zD<;UN+pp#-JgvK(<<0+`D_N#>KOVCC%r^54=~0g1Q2!{zaO8PR-{TK27WXgOv15kC
zw8s`Y@%v=Fr|W&)uyon7LkR{8cFvS>7RqY6`M>0&-@(8B)20d?ZQm_D@A-z+iOl!z
z{STMPzI$<PaVKZz5*EqV%4Yjc2EE-pKlZD%jf<<2h@nQ$?5^(3|5^@ioNRN<AmPLF
zL-mVxeYPmOR)71bnMN8@TH3#h$vu-dCnq1}N)dk474-GVjiqZ&EHs$=(M~J#Hn;ix
z|E{63@5E$stN4!3igRen<70EV&$hTsis9pVYtGe&KD4CXh_Kps`}&QfzoNUd{<VbN
zUY9rjbo`umWgqrP^E{3$aZ}}f_a<6ZwO?G=kFi1Qwf>K7OFTj(n%UbQpVfChm1U^$
zj`N@$=dGI>xwW^qvj+b;mS@$qDmUC|SzOPHHM0e$ZsZVh?eR~3I?G3;|DV9p+2`1Q
z%&S~iI>S3~XQ^FIZuPFC`y+JJwT183bDG+`cglWwJ43fxd{@iO4!HtpP&@eB&5EuY
zjr|92Z91&1cV4$>-?1MNH4QNlZ|+#`UW{luczt(<_1jx)pB<CG81~Jt|LpP4c_ktB
zZGErKFX)kJ+u>N>u9s-G(f+WOz{D!kS^awjc9|CNSy=fWxV4M<+Ozo=<9>49sSA;N
zsVg)02}5A&lM4%Kx_irK^p*as_qi9}(rPFnrkQNdnelH)V61k*lp1rXYt!PHKe;Y@
z-aPe<Z2QHiPw(aCUcR(PblS7E6IM<Fwci(Q%2U(&&Fm2Ji+7=@!9z=nwNp22d)Krz
z)!Irc{8#K-g#eIU`ja;J`5)Tplc5>cHBETEqqsfyF~#!^3-uMgg}d=IYGtvkNoVot
ztPS&=`Z3P6K*EiwQz`6%n%bl%;)!As9*2AdL?^EL%5a!X#6jUINB9n<&b9)+)d|*z
zxzulR9jaox#lVm*{_U;NcFt|yTWx2{#Qr{9f3fa}IiqQ55MPk~uD!FvpIGPZKDxMf
zY8C%7wXcP@n>^Cq96YU?Ifqdy`Fm*OnYq*NtYuQuYL-bBo7^ndUmM4KPj}9Qn0*@=
zzm+Xt@T1e^VA3CD=8t#p-W6tX`8l^~^<|dZr_Ie4sDELfAtz#4QI@LdGwptJ-qIj3
z{<s7+@sF^z0Mi(k-ue7H(I-x&Xp)IVm~33<#Zcdr!ew(@Oe3Z-9&cUE;gBG|?&~z8
z9Tw_Kn9h5#g(~r^axsa{W^tP*@?pmJ*7QeRPKyrB@~(cDe>*MzK<74Fi))*hqqD;v
zdz}6zH*@>JAV%}|O)d|1s>V%b-0Gtr^)R%@XJYzYuFDe}YTCFqZ)TQx&!#P4A-lHc
z`^okI)?kMikz?k+j@jB47zt`9Djr<?ce20TN6nk1udl6bVp3bVa%I!sy{b;JMJH7?
zw6s21<!fZ-<{sUcd|Y9wSK(37@Pt!SG!^G3KRYusAu{ZXY3$}S-vB1H>}zX2-g^FS
z_j|WExu5gaEx)m+lKtCT<@b(rJR`Gtig+J>wUzbyHmy>;cu9c9lmr6_o*fUGxc7Wp
zy?XU$k5zhFT25hM(_ZZO^{a}XQFyA?)5~)}CJGpwJbn7Jmdm383l>(Nnwg)M&#(I=
zVBqQL`7!g&Lg#iH79TagIUOfFKGq&=X6OIb(a`Clbnxf%`Td!fmn~edfWc}mpUwHj
z>(=q@E`NXQ`TY96#qNjw4@`D?$-7E=O-8wtfZ}V*hfVXIEoXjm>UsL++TUew?(LQK
zTV6i#|GTuqZM+dXi&QVZE87h^2{NYg=~Tv_+i$<Uu_3WJV}4T;(~{-O*`Lfm^5Wv+
zi}&vJZNFE=4O;pVw%WC>&hE*ldxEo8u3vv#Jig|lcJXg+&o4_CEn<q^p7+(N?)ka7
z1r{<*>r1`7y6!Wn`3O|onJT4!ycy`4a6sT_(|7ZK8aw`5TBIq(&Do^+!1QPH?DB;d
zgF2JfS{Ls4DW0?H7fUar*o=?Uqb5eoUvnbS@u!${d?wesdn@nWYmwKoKgK^*KH2Zt
z*&T~tgz|69XiF?~zqoqG!`C$h=^TbJGygAm@Z0y8)`v4kN*ULtpIq`a_TT=5t%7gA
zx$XbUQY`yL&Bo%&jIhPWwn$aE+OfIZ@B4D%wL;>_q#JBsBP6aozL4|rU*%){ynAg?
zm!+m`-PgVA-1>vcHm&TH1sirtFPu{KZs%)J=7UB?1vLrZ1txlZ`q_Lp^nGov(j(RM
zqBSooQ{3<KwO%p4rXKcKQ?Eqt;ihW`LSEO#|17DmPWZ^-=gs=+yM0fabG^IEDNzHS
zAI4Jx@117^HGcf#8v0Hhc%)g|S{!|$=#Qw0Tou=x+s5-$LoC*&B<i%5Icz_x&2|1@
z$Y)g_(|D(ar(M4^+!mNwCmSKpa_Ld~UY_8)yYxOLCLP@$(PVJ)ra_Am>pO<?R+^yp
z;6g}YE7$}ZRuMez9{TQI*V<fut!*(ZwU=yEdjB!#Bz}$)wmz88D4cy-f5ok`(&=V>
zn;VO_l)iTKEl<k6-#z)}%z5oEyE+a|(0crE(^b|d(b;p{wnRqn4m<H7)YtA#!qP)i
zSN_)a%Qnp_zu$Ll(o>JQA6Qee9xjP5edDsf_VXO(qw(cy7ajSmw_|SZgQ|}k&R*Lk
zyd>LY-Pxv?*{tr*JLTf1v)ix-zm+PvR@-}{v0tI=f%1`cuWoe4viQ7NcKFCXqtH#^
zjKV98=4oUkzgPJEt$kn7TFbM!4Ckvk)@?9ionm-$gXyHz9TNl8In-S&d=GIh(OX?0
zB(1H^E;+Z?Me$G7ZjMC~DvZLVi@tkpTX-ZYzU^D`KF-kA=&9A)&wjRZT6CpC*8P=m
zPXnj&>z(hP+^Ia-^!6K{y4|d8C({`_E#LRIDV{fuP^pd++P62^{70UENrDPb+Fnzk
zT`8ZoZmpL5`TJn*^MVKVsS<VVA4-EtZZpXITft<y|HpKldG(cCUDvN1%6#|#>cb}0
zG7lCbeG$KB_M0}PGxba@N<6sYUBc;uW+tT;ySAiCgzl)Dm9A<&jq%+s718bc#Adz!
z7!Y_f!+H5x-nBss7R_~PI+z*tMpu=+;j0?gO0Kz#M^;(gF`KgOy}OxWLSf3E)*rjJ
zd|&;*cGJ_ODdm6WEjZcizI?Oq2Bs|khXuC-E*45i3eF3CCuyM3HM>ps>U`EG)jLjX
ze%Bdxe#ymoM~+$s+>O+UP&IYa{j>M=MSs;h>lZ0o6pAf%;a!lga%k$*sfz0A#~0gL
z-rRnD!y>02`|OpJHe@wUR`Wd+8XhZp;YPu+43kAGR&ZFCP0$wl|KTuyMn;B1Ow647
z|1A3sFP~qhb<2JI^~X2U=fB;`veVeI&?#bqSI2xl?}^q6rNu9=Hi+0fl`S?{LxfAU
z!pO+z!;R#AMP=p1-qwc=JUl!coSc}_&dzEreSPiW)bO~*t6Dnud=}2}ezUsk(2<^f
zAMZTV58Eyl{r%@Y|B16_cPAch5@z5K6;}5X0UgXWRXdzbC*jlA>+y>hJO7cZ`Ib}k
zaYjNyq*%9@?x97l-MfzNx0kUjT5_Ia#+0d3Ik%~+sa1(`u`(>b+&OEOlw;s5hi`gQ
zjCh%BC$2D%Z9JOV6s4dTq2BK{FVTe0JfHhQb;gFBXLe-PhC4EfKX+KZnKx|uh8aHo
z0e9T)wd-_9^0&IM?!Nv1w{)vZYtxL6N}t~;-TIU2ds6yDmsFeOO!Mj+LR*;)wCdEh
z%~e!V;D5YBX=Oj>i-$h#e+|m6-s@8K^)}G?=c@AZx!`ZL4E-<B2bNsi!>M-sJ(Gpa
z`GY679(<YCem1n-?6zIW4Sp7#KNl}=x&6&?<yV{Z6iHU4Db5$ORNq&239glL-Lm!O
zceW?N9On7Xdn=iPlx^P2Kbe%Vp@&K4{q7&p<p&S+JJ~88%Cl;kHFx`$8#Q}ww{6>0
zelhHu-W5Y(!P(m-ZnZ=%N?x=%@1+={@b<l&*RI814BX1~Hgx_Mk3I8(mo&^YT4nGc
zDRAMTJgcr-cgq(%JfPfhW{03*Ww&DJg!9@@Zs}z7UcMOl{p?G#bDA+c+y_oJCE9f~
zdx{!1y-nJOTxxxsKJR`fqy)RPJR$Yo)P3h!tyYDDW?5Z!`^<f}-Tz!}>*1J7Pmiar
zeYyFOD#L@aEr+gcbH8xRK<LF}eeM(MwX#^AL_KVYnOA)1(iT;P{SVo+d3AoSSf8AI
zzkOBwI>lQ{yDT;c)w8Ns^uIoxx$;HmM<Ip+>)Q$0%B+kA9X`tY`SvoN-+iIrgW-&<
zeJbB3W?$O<=YHyH^)Qx+zXQ%T-DrQF@ZLft=d*CwHS=|*+t2c7J1%jVJ?s5;`&LEH
zpxy)T&lMYlbE;3+m3yeMC}`^Y@9aTa@9E!v_Udud+gVc@6C!r?KIHB*^WSI?+45b*
zx3VSORfS>0cGj?`><mjz$qDf!HO#5>Y+BaU%e&(C#jag*_x+u+X0_;-#l8Vbg+3)G
zrmyRm@^F)>u)%{Q|A+0tBK48YzhWOTezg8qDU;V;uz^=Qbwk2gmm_?i-hS>+l=P`s
z!yvw1qPhE?JZszA*;DT|xymkYaC!K*xP9uz9S`DN6IAA{pS<&4n{amP{osXex(Y`w
zPOjOoku8^H<LpI@RddW$zFhY=D6rYEyhSI#sCr4kgRp$%>6@Auf9%_|{UiILw}*P9
znZHSU&02GHh3WJ;|5h4L|F){)q~<r18viZ6o_lQ+<{O1Ie)N2D;H|Av{rY)}w$$!V
zsGbxSA@SZPWero|E0L!A%#Lflb%pmG=W*wg6{_nydFs<YDJBKA{j07v-c4t<TBmQ2
zJ*`4v+v%r=R)wx+`t<j*zx~2pvtsrNGA#3-FDLd$_1~wL$J8t;@4IUK7Mi-uWl9*k
z-U$zIGAj7AFZbo8rE-r{=gytG;bu<kt+aD<I#s==eK}dp#HD(r=F?tQr>1{@8{<zu
zK3Lj(q0}EV^>pTp&qce}*VZ~$S0|k8o?r9G_Gjs{Gcy@~zVrUFH2wXoSyEfJRlVDL
z@@dihqv5(@4<)8M#Ig5!aaT4x;+1)Stnt`cm)~a$Zv208p!DYNHKx-ST#UL3+Km}-
zIkLyiNl|EPNc%<3Mo#`-zZt%F&gX3iS)g|0XzV`C+UXhELV}a{%%9}kzxn%1+tJ9r
zwNtqR?tPQn=)Yvsh5Y@gx$hIx&+0C(2Ne*1zw$ryxGXef>tFWVZFg(k_OLL_TANb1
zH0AG~hMKG=GdqGfxo_Q$DK)S@#q`Ph&?A+f$qOd59iKUS%FFrH3siJ`X9w;}<vV45
zUg=mNW5X?jX%Scadv3*UU-aqu>D_;({I_6Mz2AFm<N8a5DWx)}%+I@JznpC=wm$v6
z4c|G{nt!LgN&{Sf{ja<%yJPO#47+baUDuy3+M2R6Bi{GU6utlDQCbIf=Qh=*wk%>w
zS62P9d3MX=t$$iMAN+Lz#|(Jzc*;Navwt95r7j=UIT=NINkS`^>AX}v`N6hvWg73r
zv=je~CBmL<_jf*b*Jbw7m+p@a2FEu|ePz?4a86an*ZyGYXP+JRthd`IUEY(pN-_L)
z*Qq_KI`;lnt4?ypt-10!KUrNxdDWtmS7Y~lEu7))r1nAOdaA>s7t)Q*%Y+gGSG-Vs
z{`>7|gOG}zrRzlWx(hZmY~CBVAvV+Jdu5#H!u5;ydTzK|k~BTxsPIfPp<goZ-z#z@
zto*u0OZl=(!_;o}np2ByR$J{nlUq>6@qcZN<75pTEupMO-HR6Z3-4R!ZGPqV)73sp
z>d)ESXR@ntlwEyb2K(oN%NJ*!nDOxEt@(#C3m^af{k`(*^{}L4>%zM`%ceT^WpA6;
zzsR0nK;)K%>zxZ8F@GP6^wj4lFep^#38~o|-+2A!FYivjuG9PHwXnwfH5~KUSEj-x
zR{YPH>!ffi^ZT-Yt0nTPzlRr2IuWUI<ZGTn!1A-b<@;3C%kI|&YNcHIaI5d%M}|m|
z<f=fPM~e^XKRhF$>b}P6!}&$?SJ|uI;^KL1aL2+n;r`#b@mc$oZXHvNYjTliu|4<f
zP>=M&sjghNbk6a;5%=8jLh}^I_ivRK7w_$p6$s_f)UJ`8*b-RdsNV17<nv<R<lWMf
z8ax9h7JT?|Gs8sc;5UcKCxwKBn53?Y&#*3Ecim3D{!gL9zFJB1e7VR88gmSzV{b&>
zw7)MtKc9R5`y$YI<`>-*BguI+pFA_RMlm#;OgW^zeovFP-cA<KEhIgX#sz=BUQa$d
z%k;s|$w_R^?R-ZUxpr3--xTqR*zmr>dX@FbMQ3Y8<%Iq`e|=APhJcQEe9gucchfdM
zJgtB7DDRPDYa^ZeL>WMLiu=qkIGBIGmUr<*j&1y%pXBXoA~w_>=@7K*wf|~cY1a5A
z_Q>($%4QuFOLdig&wsu=PV|D@y`4=r{yqOQXZOJ$nqEg64%SSJnE!Tb_TNv>xwocm
zQt)b0YtG;{R}y)-cW;Zp;l}}w?{{7+5ZwO4_m$Ot#altj>zGb!{P{Lhu+r8esp#w6
z*NiPuJ-vVSK7UjdzT~9{m)V{!-7g|@OXC+Ooj$7Y_pD?XV<f};iOX)SzYw@}(`o<o
zzuPx#`@^-|bw@<-_QS;+O#b_rxVJ<m8gAb#YigbE*6tCr$!Yrar~hr<H{DgKd9U_a
z@mq*eztS<aTh>k5b_HBfCX*o}`rv%X09$nRh_%&j`}XMqMT?B`TFmbKUu9>bALA>-
z5L5P$<$dwQZJ)k7T78(5y;;!q!TGwM!IH-ml)iF(s!4sKC0oncs>faw>zA*uoDtGy
zXz=7tvxC+u!S#monr~kex^w7I$F@!1S&m9FIIJ>J%DXW6pLJ@)3DZYcFEOwcHqUE`
znf-Qq^*rV9Wrfx@t-NP=rCEQ^ixqX+alW$Y?X$M`d-}eL?lfaRbz`66g;cAJ(Hm@)
z>gO!D!NTdL<oYJ#VMEB}&e$V`&sHfny}h-?(eC_OU-?HjPki1WP_tV{)*xJ7c*{}$
zm=~Y-JU5ya)%d`stx?VL{N}$rEpMEXH2w+Lu1Mc^yXe`Z)}T|@eyb-0?OZug!(w9f
z%KuF|nv;_a(+cH|*;@%*j+1Naz9-*n|7L#U?bmw8o-Ai`merOk_;&Yh^@XA{<{P)2
z?U!?TU0B30BS!n^mwK^B+fG@|_;=okXSb$sWU-LJi(4i=^(6}H{-$c>-LRGQe9RMj
ztaqQixbuGvnJrT)6K#&^oD=?Ya(B<1n0YpKZUsIUbD3*?#qJgkJC^iLJz3CPN9g6{
zo`{kkPM~`I;?7-{w_9{^NV3Jv?UF8wZ}_9#vOm~LOZUb{uZ&e9mC9KSVwp-#+O|j2
z?XNCgc2qCJ+eo9}sLK8QyQ`Xdt7j!{-OZY-W!b&^*)sMg=9bHT{}anB)LQa_sou~2
z#us5N-$VBgG8BCOV7}m;`=iE%DdmUVOrln^<OYTHxjIk#@zh_t`^Z+-e!;i*!|Pbo
z)oX0Os_f?c{w?!YV@Jr5&OTYG>Ujy(uE!I%+{j{%3*MwBo|&1+*#AD0Pu`Aa_Swx+
zaY;!^MMZn=Yfr4ZK5g28d6R!%%6_ij+S+>JwDA7tcei8;XJuvm`E<Ha#_o5Ii~|pY
z*HR(z*pi9yb%#5rhi^N4^t=AX{<LZtyWfrPZU%vR5Egp7UMQ)k%@aw;$jv=^*8G0Y
zdAr{{xw*N^e@~e<?a|KX^A6kp``CXucY0ivW{+EP|N7}poaS-yr<EocA1+Aq&z0)Z
zKD&2s&w?F)KAqnCjnn1N$JOiiIk~s**m3&L&(Dfez5af?dp$ryr1n*H!uPy~pHFyB
zR;!fNo_@MBX=US^*d@!CE30-`EcFeYf51tjVey0&h37k-CP;c7`1jjb`joxGEjFoR
zkM@YXpD&wkWSOeSCUs2c?d#J=lWRQ=ok-G9J>+zNL1FR_eTIwCDzA@!{U+35kRZ75
zgKgLYk+gJ6kBupL`@VlaSUp?pwEhN*)2z8!kz8ypzs0kcPdTQ1yFmP6+(o$=CpJq&
z?ff9Qe)i@AFZq0Wtfv_Ch(x)*pYQx#?Ao-q8@6(a2Qc|{MST%J()HeTS*-B1{n@WO
z>xFZLb}s+W*BhYXAo@18#!u8V=*EHK4doo%pMH1yNX8j5B8@G)l!a|L5ea;9E60Q5
zYQt}(SvyvGXjI8&3h#4ybHM%J1|$1p^Zd71>ZU42#Qr~UF_LGp$5N5U57HNO&V4gk
zf2NkCX0kn_=7zJWt6i(Fdi8%hHDCYm!KrKR+aKSjr2cVAj>OHS>$g4)pI^rwAL!cO
zqIGIJm)pZGpSev}3g;`<z4+`QxB1X|X8WCb>_$@yf_7XEW1d&sk~MR0-{F|9zFGPm
z-(E0oSF(B?Hvg~T8lIDj@3|lQY2O(Z)FJyL{Kzx=mNS{R7y8e8e}0l{tGi6vd4;ZT
zUguv6F^K$X3~&|Zb1Dov;F>%~FC%;XuldtMfAwi)v20n%?EGxKb>_|g%rRo;6a2%p
zoL}YKzps9*aJrCdwA8k>YJIQQi1-y;OXX>`QM&eePuGfy7sl;XTW&{ZJ=ipfRdQCH
z=s&s6GxF^#9Pc%&o<AbLaQZ)|^p|oU<}7Duw_82I!fnwd$GHz8OV5QU$!vMWEwof@
zqjS-MmyCg}GEEyiqB|wm9{m?uQWSM(#jQu0=U5m7C8Z>||L!(FH*0Fc$@4tNT8?uY
z{OQZ#*<&SY$XYf3(YNik#Vpm+f9okdHrc%)>tEOn>l25985VSgFM4sF*&z95flh=i
z<L3Lat(^Vh3W+K^UtM8cFXlLZ*|&`IGpDzlJkKNcN3uwHXHf93lEn{ZY~=4!m;KHn
zt|#5sBe}o6OhYME;{Oc?9jh9}cbm@~kIgME41XOH^W|TL#3zoc%@q%3N0%MSRO?n~
zo76J#;t796_GjNj{LK5!uZ0P{z3%VrvgO?O^bPNpU4C|K*4rmXo_%I>e>g2NMRDHd
zM2QFMc4k)mzvp<u^V6O<C&#!=Qa1w+Gs~TCKEC{ToYJk{StT~sAG0$K8&s^{{;<M4
zOnkrF7JrXjBGaG$JE|TZ6xMhASgn@`!^4A*yB~!!N2RZ@ys=00Y?%K>_GuFnqHg`~
z?3+8QY-_^r{?PesTbJE=G4aIt^ZcjW{gbvvZA?7O=6L(h&wKOF9_x`*zTvm3PsgpK
zq-4I=0<IQTZn2JAmVJla<!hfzKmYah^~Kx5VoK7Votb&z_3w2IA-R)zrTdqC`)1_C
zcHX$+tG23z-j%5-pe}CFI>XXeS1$jr`}_5JU~H`Ko84t^qjK)<5@k@B>Sb8DDL*|?
z#H&8-GiV;@o&EQjesQhO?Zw1jyx{JUv%R%?$J1Y5UkAp&pKtNw_xt_tx1K-L`n)gT
z?}5hJ$2vk5ns$dd=V<pzo4?yKLA+B?+08-i^PSIIZ@<;h)%{wnTUl9oqK~KM|K&$-
z4(ys_-uZ3e#^(<YUX*uu<-X>^&O-;Et+lwet2twT_79^JHx7|?0t&`O8t>%(v0bcN
z@>E<V@1EP1)u~lFv-fddzP#>h=Dy&bj`@yTOrv&n1>fJFskLl<%HMxG|5|U-INfyh
zm|pE|W{tL^MnX?q{2QHw9)G_vZ-K%)PM_1a9&TT7%(IaD;o-p5lWY2G*Bxkf_Iw@f
zQtfzWaYsniu~?3S20=X@Rl-4G+8O57UV-^>{xbThTTk@vl<$$(R5S8q>6w+;w2hBF
zGGxE{#goMgE`0lES+Ze6kZg%(F|*X`ZRWzcb1rXh(yDFjTQ&8Fg>&Z}frvyy2A<ck
z9NyV;_*P!}Z!EFh`Az=gpMMfFZ)x2K&y`>|cyxW8m0N_$>1+GM=V+Ta^?p+5Duj%o
zf;%Ql|2wckSDJPlG7wsktPYCZrkL5iQ#Q)a7tu|OI3jA($0+`$-7ZsZPwIqITbUDN
zzKC4RTNNw*=<2szDgJ-F4{VuZ7#b3vddU7~RSH@!@^xXCT<e$5``Ue6{Uma1{_s?6
zPZxc>ufyt_&5C68Ce8(2J{AYOOhL+*?ALtZzC_36+nL7(Pwu?^%FsVGYof^`-3jXs
z`w2SE+2?h*(fz>ZB`s-eoUQ*`3O^Vps66ugf9ix&ir?L~jw{-Vp;8mg>P#bMrXQMO
zSIPK@OOBnvBSp|da<|aS$@^Q4Ch4RVaK#>yaak7czJ>d5t<2oxol~tJas6}qB0Bqj
zxIs_)RnzTzIj6PB?^$<MTq2CG^i0KzO<hip*6)5OV`lQ_&&~yB14<YlsaNrTxsuA~
ze9H9@ql@fO>%^6oelo9(wjYdnDj9HSgHBM5K!E4oA7uv*fBcqw+x58VpG{Kd&V@Nf
zUkmMbn*8Q)qWNKk)N8sDMgQ9aj#hIOe@UM+H`ie9ji(pojFX<7d{f29(|Y-!ht2x^
z)AmX;$F<iv2ug5vPw~8WG_UF4gyqeO@fML=N@`;r>`t3aVBTE(?5AFufX1Be<KOFV
zw)^sPho2K%{L#VMZf{0+xS(+T%|9<3OQu9Sy)u@OEKE0JyFbBii?@i5NY(qsv-W@g
z3V2;({q~Q$Wy<FyLycJWse8U}ufG01@7P7HhY!?xgPNk#%Kn=^;eVgAqVecEwOi}w
zPituxOLJH)vi{UenZ-v|*Pl8rI{DGUAde4s<ckC!AFe(c@0Q}eKqGI}_dcbX;9q>F
ztoVf9{%kY+as8)#a>yZ__4~dQIR|9F%wD5cC%V?`Q~42jHv3*_c3aI^41#NY4qO)A
zf5<>^;uU%A@I_MsY}YP-Sjjhgb?Z?U{nLBdr6OAv<QAQBTJoBkC3kkSh`NkawOkv&
zJYVOM_aUeM{waP~{cC6Ob0ur**%s?IY!GN>=NH>D*Q@Vq`$T2;CdE7a-^6QHs{H%)
zdVTZrTJdcW+j1g3p7EB?i@(^A7XAI+?(ZVjtBgO~UH@c3KB!+7P~)gHagLu|xrNM)
zEt!+A8@|5&e;$WL#)SV<UusVIcjEp%<HP5^?)#9Z@#DvIm5{5^)zy-YhYfnd6$RT5
zH*UXQcRPK4XlUq<SF6{%{62F0`265UeuvxH^$uOUY+_=<@y>XIPIvYDz0)oF5+(lJ
z|If*N=iQy1!ezVfzTes-V<~jlr7Qc#p?ZG%UcdGamdXrsrWaYpS-fX|@*^O@Z9Rv-
zVCTC>_Uv-Xx2_o3PV<R-UwXeH<dDvv<V#g6SRaY`oiF}S7${%P8{cN~*Wr%+E7?1N
zU$nN^iQMZ7UjFD7)292M`2HVlsBXUVLh!;VCBfC4`_G@=aw2<z{BMN_x4uIy^+`#$
ztXwo&zw7Njl#uX7*(H1P(f_sQ{&^Ih4zjqL+hnG>`f$q?{k>f?JR(Hh)b_Qq=>D{_
zz4S$=VqT42*o+TcZ4%QHd`=yo;C<q#{<)NbJHZn?Th4Q3S)E`lt(s(URzyR&R=ANf
zT0-pPVtb3on4BA@>qOrrOK6G+K6!mLbFI>?Us8I}wpJ`$kLD^_eNJ;(7W;U*f9)qG
zo*f?)mS}C-Fk7oiCFodv-<eG71!fbDu4@tKzAyai_Ka2b;(Pj*o~p=jJwH*>Wl4-;
z#!HUGM8nqprgY@C-Tg0hF4o{q;gk*T(+dLg^%XNzHhC=Zi{S0t^ZMYdnCZ<^3jaHw
zdm|*#uG4tTg16``!-gQ<C0!9KlGP4aJc&&4z3*z%@E}HQM%KO;o$-s$C*<C3oHnUm
z`0W~>{wEjZm1;kgcX;fT;)<1vSjlJPYqf=Q^8}k;&M7`Od3H{lQ;?T?xAU6t`tswS
zs%6?j9i;0SBRZv|CaP@P(3&{W<dv<4a(ij!v=fU3?Z2=-i3@37GBMwAx`{YfEn~z=
zF`-J4DHB@_p4{nXH0E=XHJ<lk-`YRT@BZ;t$y6U#G?9&TdUs$$$I0lPH<IlF;UCOb
z@FXjQsyQfiH#o&NbX-|I!7P#2XnF4YqK=gv5-n2<wRd$iXe{oUVDc(<j;_Gs&e>gS
zURqDI%(YG`df#r9#+0%uWkV2e%Bm&z*B#}bVD+!qpr;^d!O}`?nP)<d(VsVpv)<nN
zQGA|Qu;t_vUtSB${i>cAfBe6u(vL^-QIA751o0{r9dDTWjrZV!UuWkZ$Q4~zHp%RJ
z-jcW?^@y1b0Ro4W^4`Qex%*|(hxeyGuZVkZ`(w+)^oQ?v%n&r5X!JYG@gjHFGKXJF
zzbjR(_;9e|u-Qii(Q}E;Z@(Y9zRzW)>%ZLfhb`*tB*H49o##$yZQQ=E?MUWz=S5c(
z$}e(Hcv-`}?xnuT`+wIK`%2F4+Hq05dW-iIDHY${_ZHucis$lv+u3kk!1BYB^y+JK
zS{nAX@O*-;1*rYubZ%*iA&a4+kl~RQ{~|qKt`p1Go4m_EUawx?|Mt8*?+y2>&(vxx
zURH0B;ocWC>GrwAyYl4;w<mpA(RcN(OjKawt+%?4KW}V%!m-W9PpqB8bj=jUYiC$a
zsPMQwui}67Hm^c1V%M@s8S{;`#4J5u$;C{x&{b2PRu`#w>-i(Y!XG~lF5L0>QHV&|
zO95%c_9#WiU4gBi+gu*Me7$MoBmL$;lLy}$a*~(God2sReoCP0luKr+#FS;OYphr!
z9a$oGRf@;`_{v|<eJ5V^b<u|_Ev7%NU&-BJ^j}frNKbp<WWJ>#%^a>gTuH|sA9M6i
zy2-kmInF))$Rne~n{gYL@QQ^$vu~-7-yqIi^v*Huh(Jc_#Evkv1qx|4|4iPv?lFDL
zz~$P+u6vH}qNU%&b@~ny3uis>4`ccHcjAJxA~MDrX-tJ@Rz3dT<h>v&c8d`sfA2p5
zF3;=PR@PY-?=-4HFI+$OD?jkkzVol&yE`ccF4oA?x{_6Tq0?dK&YcpbSyLYPyScFy
z#-yb!dmyp#)T!$4?~a025ZqD~;*6_!$f}}Rc`sf?P3=*By|7rrnl)>VG%~Z-{LtNP
zl*sh+{hfFTlMDeau9l<4et|JDJ-yPk!mmE7a{8|gOaAuerrmnOn2pwVew@C|^Csp;
zjX%57VqLlV*mw1<$>5^@oSK#v*PHy`{k^@t8*c95eia_}@1Ko~aB-fhO|XW_D(N*5
zpImt?_Py^2;40jpD0_PUinni5TX^DKB&O>|vu&R}=Ru9y>FN6Ir&a5wZBIDZWT)yT
zr6a8FXY<!qh=Z%OX-B?c))kEvR}Y=f6Y6ZSP_vp<6ZY-?|9{~dYCk<Wx#RD*+qQM$
zZHWb+&zdJcIWe*6@wIhd_j`Ee<>~dfDYHo(Q*sjAaUiXIvE=_-wYxLsH@0nzuqu_F
z<`dQLz4^UU+?R|aD}xtKbyaek+7kHDxbS>O{p0n?VJv(4_MP~)tMo?DU&)JdD?1KP
z7T$LxSom53s8)SZ1k&I-z5Apl_s1(o)_-`?qVM{@&OU7Ik-lB|9p7%wG*3L0fAT7i
zM9h@0>U&BbD#pzGFOYOqQ||9mA=PEeW4r5p|4LrmFM7vPy01Jr`04Q@mWMkpauzc%
zxSjnH7v~wyv&v9n-jDn_lI23{=Qh5ax!b_(sj$jR{nnPy%AW23zGFMC{8uz}+Hpek
z{O-W3j&<kfdRyGhwYcy><KntWs>xZ;%tVg-<;{w`p52%#;&Cm$Epz7WiDH^MI;;%2
z+wN-QR<~#PckYmRInkVfVba&nhRFvUQ(XQ!e#qx$2nuUX{HU+29kt^JFF#+XY>Hy%
zydx{-@}(XT@c6aCU~1uq%NJDV^*lCBx!<^k`<vtRicbIJ<WKS~A(<juZr=KK;4R0y
z8k;*A7C%@j`T{<*CQh{Yl<UI3gZEySoRN^~BR1R4Cx+Sz*He^A|A;3no%g86C{!ru
z_*y3IK*wcXPQRwePqg^M>oN6Sa_W*UizCnMUAD}Y-uFGD_@;D1<{!rm^*-<Zy2S4~
z(ye&?DaS1*&4fj~K|Os)LzjP<&+902K`N}x7naAg?XoRzD*k>k%ZaD^$wqnSg{M`^
zCa$~;I%MMon_cHI=lb^OB~_<)di~w^dtv8H23MAyhvul|ahWj6L=>Fk3;AEvo8j8A
zuSM^pl1JTY3E_!VrdF@_y?ZM96SSQDg8EtITdJQlT$bH$IPpdL&$qjQe<gK%qnje*
zZd|H(!MP$?%|Y0E-5ll1OO(qVD0j$utaB?iyY*wH0bgX(uD#!#R+%W3{&}9D`s9gn
z=oO9?H7oR<GM-<U_rBJpIQnRP;)$Kn8@xaRC<}dO^q#wA`oL2C%ErkHO}W?~?8qt2
zu=_XZ|7&G|iB+4r+CtVkryQ)<^5(0}3tn>>SznF6_diP%^g4V}I;@cRX=;bGDZB3P
zx`wSAnf9D!Y*m!J*sSIxrz*3Am7z2`Y|-M1<=21CF0XB#61m-B)yFk6CR==slHgjt
zF!jHhMN}3;TdR>8Yhbgwvz(&LjBAl~49~pYi>`ZRw$>r#p2UmIw#@RXT&9<v-|t_-
z{jcE~v;CoaF}&w8+ikSucJ(a0u&mTKBE;pW^7CWQ3w~^kK4|%O{kLnfD;{kYu>WY}
zINL{G#$>Y5YyX1Vy0N!%d_$X(^nI<bDHY!O8sJjS+u^bMiyecF)b@JTdBx6>v%A)4
z%QxB>ojcsF&t$F=u~O!uvwv67)3{kJ`T3I%U6hnkT(tS*Om!WNLpv*`<mYglNdG&}
zEJEr{!12m1=A%4U4o_I_{CVPoqmJj6RAn2N>Dl%v&kt#Q{$s&k(|6g&>)mn=>~LpG
zIwE^>g2o^IDeLauYbxz7TTobEec|;>?Fgwi5rzNwXMCt&bh|T?H|*K(*J=61k8WF+
zJ$}Ic^zIHPf1|V`^Xt~1lgK;3|GV1$z?<vIZ*P<>kxl+&v)?*m+QHcAOCDakerWlv
zhpXmG8`Lz&1-DCf)bdzKuCvl-44?aaw?=SX7h8YK#Lo8n+I&Zi4EJ7OSotJH;qK3s
z;g4Nz-)pFq&Ai!{TK(>5ZtMDvZ>PKETKBvNWITUa{$|9-_@0ja43{sjQ~l<7@#({7
z3(vDZ`G0h-`NES?Z@1o0-TD1t)0fwOzS$c;=ASY1BYXe1s$$7?k+U@|mMz;Xk?nQw
zz#YbUo$`x?(jLy8>HeYiC|Aji*%Ji~IVJ~-Ii0HFdhzkW$7}!C|Hgfu+2g<KNy*o1
zGmX=eet&z*_<PseZMO~b?pW+U9$S3YbjLHP^RH^y`D6}!y&kV`(e}L3=IfQ<iuZfJ
z+f3RjBrLo!=_pstx0~rVwq}dp$un=`lkIBd7I#{GmFrjZz8Xu5zR%frwWhwBv$CZ2
z?bho_A0HiER69*Kx@~3fQ7yrFN2aUn`T6;|@c*#d-bY@>^Zwe1@t<GaI_0B?9#{FT
zxomfS?&3CUufNU?E(DzBRPH}&@W|75xrOo0+xLH)axJz0eD|B$63NSjZ+8e8aMZou
zyj=6W$HBYn&Axv#ays?l;o-o5fQDxFlTK$uMMZx+o1JfveN87YUT->g{=T2fu3P?p
z|NjK%)xQ&4T3AHH#FC!-y-zQ6lHg(6^X*o4U4QV(kRyel-9~0PHxx2%@2j=Gwk}rt
z$M=2jcD*)8I>NCgZm-nUt5-X^yARK?EDi_>QF*a?$r6^=*Vliqerue5j)lP^QgYdn
zn7;Gf(|^5vEF!J_ue)hR;SLLLi<NQ~nr<~-ccy=`)_=Q0@@C-S#E|8jw<HZDrW$ZB
z7CK@t-Lk@b`opJl54rj>C@3cx{4+UYY^D$;*)Pp*+bPX8&tdOUnbK!QGv>bS2$Gs8
zX~^Q$nDWW^X2?%YskNbX>$fjYJdlv}DwLt&Nyq68yWja0)V!acyE=8H#Pna1Dm|AD
zA2SeAc`dFGxt~GieaqEI&hFJ*JSrDX884jDHGk!tj99kWtN(Mfu%7Omc74K<{Vau2
z4{N=r1%kRoC;Dq8#M~`))_I+{>5=hd=7dd;eoxLj*A>4yUqy`n(uqrkHi?nb&6Zy2
z5bQi{c;$ypmi2z8<&Q1aoQv{^P*s}hJaNTti6YLQIcwK^l`XkZ{of`)uhVT$8QXyk
z7o?Ui-n;01XRzzC`1Toh_LpP^zbKk$RVSLWcK3z2pMqAa!Vg}oOly>4JGH_|V$*w<
z6sezfYxaJcoEKI4{^1LozGaKg3${8+xOKH0s#jEc%C%)q1@E$1S0BVYyIi(XOHfcV
zT*2yf+KH_<m){NzJPhh{g#4?KJTSlJS-NW0lAiy2ybE30CMswZ3n~SzcXI!l{$fQ8
zXYu3jvCk4xt6ofgrnv4w;R%lWJLjC{30}M5K-K9^^96z$GZq;7H7h=s>pzri<ZC6=
z^-uN1={q0(zqwmp5fb{3?ZbCJeNVN$!cOm9C#ZSEm$(YBh@`OQXp0GmolZK)Cg$QG
zQpmmA{^+J1O|d#(lsK3s#yM%doNP2R?)`gyF%e@=waK1pPygDSxAT5B?~|;-$uo0{
z?`>u-Tl}B>&7WyLlH8##fB6&?lt5t7v_?iX7Z;Zh?Uga?v8Q;Zr2pFAX}ZFNUrRr)
z$*fF-MR9|E{TWs3z^Z-Ec;nYjJ)Y|JZC_`Gd6D>&I6uda(_d^;EdQU&`1`^V&5kz)
z-%rgyJSpGx;>P0-Hi@!rT(rwj^k2gXK7NN)EB-lW)?4WA)Uf&G;cz_1%cWm<r@f!!
zs}A`+Z8bma*D)_!<jsBlPM^^XuKn&VyLU62{Y(9|`E;VLZ9uT1hQ%+AAorYRg^A%i
z*Yv&M-^wo^A@=Xni%|Io*V=tV`!6i<4Byu$Ta>+-!+=q*wc~{qzr&dWv-ieLU*#-l
zoY8dt@l5@BuJ6LLYqMT&i=OcFWKqeiy=PvRrlu$fxmDO3zWi>Zr*33lcXRo+MaP@J
z@OoePtpA_gb;tL~2~QSI?2t7&`FiVpZqJu|vCkPb>~ESlO`IaQ(e8R(WXS%)P&wnY
zC6&AeA9u{zvE!+1$&AX<54|pG?z?Z#bGd!8`@uG;)x6$@&*!;i&id}UW?#p<dghc@
z0SpZ>+Ro=AS6X~3OECNJKP)1e_t9_HioIb48+g8TW%*rQ*~^jgH=yO6aqynFcQx5Y
z-}Z-mKN^;|oBdjl^_r!85#F*I_W3UV4jQG@#<!e`@qWvEW#Zu{ht8?@J$!C{Zt;C)
z*$aRBL|)vwx~C(!r2E9p$R_32mkQrqwlO*Um*wlTEju<o{+RqDwN{PI_7>}0HC0F1
z&{E}psmHp*=KRuNXAhs#x^&4$@kw#U+Ye8*=YK8O_=7{0>vZ$}1z+E;FE-fVt?#kt
z&Bs^Q4SAHS-IJbge9*p@p+SR5zh+9K!CDz+t5(*Wn0}5w6}yxal08`xE=`C(ye!XS
zZZGfhdF^ZE)=#$ct`|-`<#Ffc-<u9oDnzFrXY9XGWd3?@;SWZa)sqW)r?)nK{kUG(
zKRH}DR^!*dl}jb2m1r-z8rpm~>B`9+XWJcatk?g;`}}nOmDPQ-Z~y=Guky`}jS-vE
zcu$?4?Y`p8&CThcvHSIk>QcSSZY4~)Z(Z?0Vc*|v?+z{(R`Xf$t>oFXXYY2uKQ>9#
zJ7IhH|KA@j``aJAxjFsfQtz*g$I~`Tf)2UbdR@QzLE|g)dnWF;`Cl@sJXk;3Yrzzj
zf2LW^7jGvS*3V_HJbKooWp;<uk-O#hdmkQdSJu|%R-3Gu@L0~e?96)KomUE291lD>
zIr-wgz25`&&029aYfJupIro0Kqq9u2*V)7c1~N`R%{tSkZN?0VjIB{K&YJFL_xAPO
z`|0_lNt3LuJ6)Od_w{L~iX-1<*qTTSnfTl&b+(9~*3^DqqkS)H+mpNX|NqXgudnOP
zjjMXOG>X~BEayhUpFe-3Zhv`uTb!AF+r9~RRt7KsC7U3`vpQ_;p$7+>1tldTpGNh|
z*<M)e&ac0B-Ls;dA5Lkn{~@}k>hszCb$nID?K^+`Idog#bzy(u+l%fCroJ{%OI>z9
zIpp}o82*M&j!PGd_`jdqAga90dHI)rmW%9pz6sgvEobWKdu1<v;l$wwpDY$kS+zG#
zoQ3nz*0%!dbDw|Sle*1mjc>NxYd<!%KOavO2YV<_kSWtH;yK74b>UR7;?yg3@qtPw
z7KUzV4|{k!yQtfkUA=qymF;`PTwB=Li_#N9cH44<hSlE>YG8?SwayUTSF7K#NV@&g
zd$-oLzY_lR1@b%Ut*tU(WH_<ZYRQXtA2QdSUbC)djz--szgj7;+aIhI1@&av7JART
z`G(2I<f8M$8~cC#zOt&LF2MDRbIkjv0=8uqXKxB9I<50-aS@Apd_ynW?$o8)XzMF?
zrp&2gRNT0DVV_h?uC(u$fQ&`$Oac!#i5_~pq9JB3OXr?n=erM2Qd3@c{j`SFHx>p)
zPv-xzZ-1G0`gDKTRvyPWq41{ngH57NTGt)d`LVUk;t#$!zfw|e`uE?FQ^m~>Mtu{$
zGO>A8O!xcEOs`Hf8a(;OF6YjAC9qlGY9?cfR(|$+7m=%<KQ!LIwA80v!6Q50!vzd<
z<(PdsIyz3M2gb^|yI$KZ;99=H`=fW|vHOYZZCal+zIR;b%X?zRwNLXWZq65S>7Os1
z9L>1gk~`AcT`Bd3ctG3LeKVGt<+)21eZS9E{P7z@$aRy9MeCc*%DzlpuNq{!$V%7Y
z;>Z1L8&~bx_~QG6L;Tm3Dlb%DaEX_nU>N%?Ddqi6K|gsvx%_i?`ixTE$}~Sw{O{-y
zb2XvKs{i?#9bare?Pn0a_}Jy&`R|9Kz6n42y{2W!w8`x?q4PfSi^$fmx>hFkH|~l2
zyzV88um8?k{^X01M3LQ>)$7dz=l*9pnJ;Gj(u&`~<Mup*)cG7YWOy}`AA1YL@*RmQ
z&)$2?Fm1`hH@}WQDEzf==iWEdb2a{LtpEE=%=JmlMz(29+*`N*m0!M6M*aF9$=G+X
zjJ`?BZ&`;}Z)czRzjo=#mgy#9e;>XVxVF(giOqLSk*`v?lTvuq+vi5%3blugr<Z;C
z?Kr_>f<fB1(0<;UEykDrO=Rph-q5{Ad$Vpu=&$<?eU&$-m;Y<gfB)y?@@?w(&mTMa
zeY5nEJ_m!R(Hnoy6u$BI45v#8m*b(W6E7TFEih?8ladc#|7GUjM&4h+Q%~HDWs078
z`1!{Dd;c5k+q?g#&VhB^n>M@U?0lbI^ZkL~lAaF7JEjjge6KmInsOlQS;NW$U55@o
zJ#jl;YRiJ@JF=B7JX{v<zkaee>m5TQIc<C1fA#&(Kk58<w?VFc&$Zu7&nty*CEQ=h
zWfAL}{JH(^%Y%#R=N!F!`F3*5{$K2$Eo0>Nd`M*5wv6>z$vwfnN*C?^nXgZtVkmL{
zpIwgC_FZw0_mzLDoD#+TA>sbj0FTx4=DpzGYs&Ba{XXCB-9K}x)@$#+-KF|l?O|u*
z`=p4Vzj3n}8{A7C=kK>^JNx|g_xCp^=;a$kSZ0ZvY}Kjw`Yhw)wyJ!Q7qZ4odz0#F
z&#w$yZCLxOWKHz;b#af)mTkXZCmk3VIK$xJ_YVi}pE`Z|@S~&MulI0z=uJ<)wkERf
z>`fV0clXEFqVtcs%ZKh4xcjy&`R1lnP&Z;#?&oK-^B3*dvE$gzs_*Z56`k9D#AXL?
z{X0Q!r>kPc({%zatF!)DXK?w6Y(M<?{gi__xpvZtohu$5J$5YV+nbv!R;*|Udihtb
zWB;$OuiF>9_b*zofWd4wZ))n+cH>)b%XY+s|DUsJ&6+h^*B?w+aq0ZSf*&T!uV$^i
zbUnrB>aFW9OTu2VA6RaAHm!K-KC$kj%lF-Twsyse6<@dZU(9e>?l;#U_tuuE=POQ5
zP;?Fm2q?Ik-SPJJ_QmPv=Xv<}9N{&;({OgS`E`q9KR!NQ|Ho2ScWvBPfvqn8zlSOs
zeHQ+3<cU{CYFoneU}eFe9NXJ+`g_9}`j@9JvpGM@l)GD8f1Tl+%=`OlZ){9vck7jU
z`gPasx5u>C?+JPx!*Ba#!u?XS^yFhbj<>hvPMj<I=l9lq8v6RjoB8cJN?%`7R60~$
zQIi|CE~Zo2{gqsTb?PaRmiG4epSyA+%6WYEuvUMz`?{L%!6n=6;r!>^CR%bE@6u}v
zIIWf#KUdGTLHzrDu?ZVzt<pKnX|t<XBu?U+rO=jA{*K>!Yc8|u+$`tbr0sw8#=9kT
z@^ZIL+4N)o^B$VI(RABa*O_Yty36l#G{?rj-zassXPtlC*V5@Pj!#Vf!QWJS%b_#X
zd|Nut(FbPoj?3RjPB47CPUy|KeT;nNpE;K2`IK#!+r8=dqhC|<7X*J@^}RywVxM#6
zcctqaHXbWG-X-R&m2p9F)4#;Ce%l$VHy=OzOl#Hmh_9-GPhQAueQ@f!;>X7d*Owf~
zJjt09TB<zN-Qmj)1&^%#+Z8>g1hkZW%T2i0{AV%$;m1bTHXmB%`Nd+w=f^2qq_;|U
zO}KSUnsdTRA%$SoE0^90t^5;oqhBHP*O&K2GkqkPXBr(_zHM8V$&2&*;+(k!Tld>^
zU72XTm#yu^tvhV7vv0+(mngDp+4^RIzv)#!hl;ER{E^C_rnb_eXPw}-_7maMjC7YR
z`}tGFv+PT^tlaeCyVBp^_d4GF3U?`utGKH6ZI@tRRUL0vpMKkmZLC|4O*@fz&gIy)
z*8<mni@KD};689#@Qs~;c&_WchxUgv&v9kc9#mD>_S`#EuJ?@z|5M5O=EHL&TW0-v
zyd_1s__>D5l6$>3=IJ{u>-t`;6a29JgmsB|%(f<mup1>i=Zc=VS1i29O4lW)KV5NR
z>krdD*Zu63?C+Zn&k1}QRe8)lLF<oP;okV4_uD7`tCg>cNfY_^NqkEBpTp1XL?i#V
zg$Oq8xVQe=%a+zlpR)sMlnR!=Jz=WZ@#aUu)Z@WwXAZC2TKtzUD<fnP`^@<|?Q2cs
zPuA~|7n-@J@2~3=nLk{Sv%{}w?s>B5jPLq`nX4Qw?bua+LuXg)i5owJzS!3XKi}8a
zr8KAN^LdZCzgQOi?p^(rMJWHTv3(`4=<=xWij%1zLqlZSPTW(j&3bPX{@~89;|Z7J
zzf_;wu`qZ+m*2iuhOw)}{>s1Va9(}>r>!2V+s{hjQ|H;=U3q!!z~e6p+1Y}dwz1Vu
zy!*blYHj({_}7!ycOPC>d-Q}J-#^X?^|y-zlYhH8>8<{?*;>=9_2uEm8xpH8SDt-d
zP`TmB-x3*{^aF>5g9O%negCbpY9H(Q`U=M9pP7XpC{E|v@qgJ9t^WHL-)iQZt=oUE
zd;R`%Kdk+xzB|4r`<~1C84v6FAB)A_nD&?PU*(_m8rx0xzMt-}dFPpmhsQH#T*;Js
z_iiVTmi=L-&%Q4s3SY>{Tz}75(ArqOP>J{ayV*VI?SI4-x$c{9l+nJ~Dqc5-E!>tV
zfz`38x_WQS(~mQa(;sa<Z|Cgjc==~!kZ}L;X7TtML9uSu?RU$hSq^^xo_4%X_VD6<
zJFe!1?`Ho=J2Rv4N5%j9%gx=3pPyT6cz}h$?#~Bj(74TuOG{s6E^}KfxPE`!<wp;^
z<ti5Z<Nh^!)o07JJKq*HxR#e3*^#$%g7>R`cAFMT&J~Q<Z!0tZUCu8>ZI>%QM7UTP
z9?VRix6-s^k=>?En>JK`&)ffN-_K{W>(2jvvAF-&Ref!3ZH?l(k4MGpzScf$6|c$r
zeb&5m|M!U5yWj2NW|%N{Zg2Jbz2fQT<{VrZe9!#exp}tIwZFfyGTg{9dvo*hm-xrR
ztcTYrr+Qec9}g}sJJ4VjIf29XJ;PKbZ=0~3X^$S9{F5;K(t;8z*=7Fo`@X);w(CeZ
zIZ5^EKcDLFcgqXk#hm^Ax712D?aYja<#W%@bWu9Er}Fckf3i|MFJHc#VO_2lwkD#{
zEce!rJLex3B)q(|wC=ARA2&B>@Me`wUH<#<55Wh`3#$Iq+iP{n{rP>w*dk_&=;w8n
z!Yi%*9~M93$80t?y0!n@9;WHXzbpKBrnUN$irg(L0se2Xts8USf2p1$zv=$r+nL;n
zML)zs3ititko)s6%H~qNESqZ2`n}GkeN*2YdToEdyJqtH_H35RUrz>KQ2w=RwH$Z&
zS4Zi)xm(%%P1?MEd*<vm5Qt6w*QFQO@2K^${H$z1+Fwrl*ge8(?o|xhIgxA5+2ov;
zX{+PRUzEG!|G_J2$17#d%x(@k{V(cv*CK9rE;*;2Zw-DOS=$gJ6_+iaul06$;e$s!
z5;@2Jypqq5Rg!OUyZ7zX^(F=9kms%%YtkQ7B^!y=w4RYYJkjO{vxf6-wwyanTUZUA
z)rxKSI7?~zT8^34ZVTRSSihj_h4=)+)0gf$Io?_tAagO-`CWgoz~#S^F6Gs${9ZrG
zdStLvx%#}XKz1c>%EkB24==h;xbR+g|FezL<lX)~+*$YatC~q6Q^>=;%w}?eU|^cx
z*eRl}q_ikZaoh8t6HEn%Tn#E?)I{c2NIl>0=lb#F^F4WA*7s@bN;vVC-)I}3OX4l3
zw&_<IkEgmEoY-FQu)WUUNnOnAcJ2K_iJCWi=j;`pu(djdn_Hhz>DFD=wbOZ<gjPy@
ztPN*fxTs3VR^$91^>ekC<$kt5zh*i2e$Xaq%inp9-{#GZ@~t>2x`=)0^SI+bb>}X$
z|Ev}BO=$k^Tc`RTJZh9YamR4evH6*P-e!7oGaA3VuUcsHIKRL;%l_jhqyEi8zcy=6
z_?Nrgs&#rySXG|trn0`awTr$9tIIy~dGgPKwKbDl;Kbw>p>>tqLMxY@dc5%MZ-umm
z|J?JN7A743ZLzP0&5N&=cl+LNy%!hVZtc4KyYSW8ohNSWIJ5r4ByZ-<9Y5aQFZ|S7
zonZ0&@%Qa79A8d+Uzqb#wyt%0%(HFLg%6vb7bHEE37K<?`(p6#rnKohnSS0je{f^<
z<>=fB&VrZs|Nq(DJ@M<wq8)2Z=gd*=T4C{5xo`hBb&1V=zisE+m~eTT|GW8m>%#M;
z?irK*ci-%Ik##qH$%3~pR=q#}B#5zFZM&=Nw<G2=4i#D3-3+gtaCFW_&kmlo$qM1h
zKVBtpF5CNs``*uIN?lqt@g4JGa}J-DPfz-GN|=#bpRvKd*Uu#@=j#0ViCr3JUVcn+
zcy_`>=6HNr-;qbQ^+ygK(k<u?^^acPcQo}#dF20Nw)ejs$Zmg^CHhcxdZ)n0mp@Hs
z>|H8sHaD6zSvD^DxzzawXO;OM&wF2G*8O49=}TSPliywYcVqf@$s<v5>!asPji~?Q
zX|u6f#^+pD)miI(e`{ZeneI6CSZgX5x0ud{ON(EAs<5eeyY+g({o3yj|NQ*Cb=&$C
zD-N8Rs$Ka1@At)P&V2uWOs~7U`|#fH_g?$2JbUZI!^0PMm!IWMy_;wL?Cfmzi{1;K
zPEz$=aQ(WBfT*No=S<`DYpc&KJNH&_<Db7wKJ~uMZ=YKqdc?<F=E=aYS6A%4{ELQ@
z`a2}zoLsIJS^eerSN`O-`fAeIS*8^q4zgcd>Mg$FYF0~od-911iV+)=Sl{jYef`06
ze!CwB)?d$aS=)N>$&tsexeD*^%8=Q0LyoUs>xQahOG8YuQCRJ5zU_N6jvSo)wOamm
zjLn}9hqtz6zq`9zT)yr{;?(1(Po4U3CD{L})$!Q!yR2)k?SF86TEdeP6D92K{J-!Z
z0dy&B-u}O3e?HIu-*PtW_pTYSyUP-votatJ-s!%6<z?7ffV1=M<sUu_H9w`^T5@QM
zUiTlV&)-2s*kAjY=B4b*9`C5*ce(huIDW4wzx<rIF6;d-8+ez;Wq_hjQZ}{X>w}y#
zx6LGef3o{*x!}gr!ld|n%V%uQHJBzp=W%hx$yC*A-4#{uS!}jt^YDq(gf9Pmb-CB~
z$4i;ZA6%Tfc(!jvXOvje&e}cfFTZt0GtN}mGEw`}Io(?Yn|@g4Sl;JM|FZtjyLHh!
zcHNxVxR~|xM%&L-ZPR}ocxw14;hxN!Gg7@mpU+u+-MX`@V9g88n)-$7{U56CpBnj3
zKgaWZ)8=2-9~AulxA%2P_=A#@K{;n7E~Fgt4%t-krK57)smBxFzHfHAz3(IUD)#83
zfhm6qbiMrchrBmk4e4RGZ7TWiq(4h~`dR@=>$ZhDe|<X^{eRdgH(l_j{r&c)#h)AR
z@97h8HShAbYd`bW`SqT#OVY^)!%y6?<I#&==>PV#-k#n`mruX4>AzdSW?8L%=&{lD
zo$Jk;6r6MVpEDbYfeS{#tvpRHazjDIWT5Gpqqiq+t-cd#{*c*mooA!cmd)3*znuy$
zh?IU;q8wTwpONh5Bzlj%Yl7bdEhPnyDFxPF3T}HpG>C85nZmE5y8D%g76U_*3!m>9
zj`i1V`ide>^RqwFtWXU;>bUat)338GmoV}br){lO4KlrQ(RpuN@on#f)jyWTZS@qL
z$kF+m+2o@0LXNjgGqw1HA~{^P^X9p0zB%@J!?eFF!4JO|L~VL)8Xn6LBx-W;@SeEM
z(_~wYM@nwkDWWKQG4aj$2`5(H{}EVFp?AvYU)=khONwMeCNl4dD~|k}u-+#2z2z$9
z>swmQ%0#YAWM0VgmSv@pn9xiyxpdW-Z%G!q;)xgEH!n>IpUc#$ciAPD-7(B`3ezI?
zXOG@8R<PZ>`sIGt?RDQZS1dmEkyX;f@Vc|Ku}s&5z6mRZ6oZfcd!HVxDf7(d#;N`T
zAwOhu*#0-Mv2@DJTJd^8rzB%)M7hS6T*ayG4lNwpWBIo)7BM?)IK#W_@T&iUa^(tU
z54kQJ<8jY;<g!9(U89dEzvF~MsoHI43uKlZ(lrpxX^d!R_1M?(<^zM!ueEEx?Yf<J
z^kispf-c{i^RqYbU3ZvpYL!h~<wFgZ@`QPdUDVtomNRm^zQO-#Lxx6)p}-O&3+=B3
zA=3`cDHeLVyl#!<jzj*ZPO!9;?h;eXt#*==;+*NmUU8=&lBYo8i$R*K^V6U6ADXb$
zE!-C($`m`@kt6rI^rsCP8cvHDR`TR^GhTZnBXLf~A@x_{{3gFEg>M&Ja1F1#6E%a=
zeQAF8x|CT48IxDfyY<dQI^pE!x=#yyRyUiS{GC02S3#t&!Si3=ier?56&8K>XeoWc
z?ph(UL`zpj)OCYc`r<DqzHgZN<jQ&p$EJ1lajdb^9j}_5ycyc`zvnLN#k02qpUi&f
zUA^e`mnm#>AJ5*+uUKAwH|{xmbc8hTGnt>vR|31TZm;>JBQ0J2d)tPSv(I@(z1R|3
z-_Pg})h6gSJ^wxDRxQn4%UeRKZC9V@5^B!p-j`g$wd7bOztbtrZPzq&j)V&_zPM<{
z^4Gde(bTW^M1bWYC(!^+6@wYE8amq_$IN48KOg#_WSwN=zT5X~Raxq1UzaUf`Mp;~
z$;IaXW05!9A2>4?c6r1ITeIC=#HQqSmrZb$#fvG16TC$XtWE_coptqlnmOmf`@<V2
z#ctTWwp7aAbPc=GRnEBeb2a~RiiJOj-yL&J`&ZS8rKhy|ciZ^MXx|K7zwxP%>aQbx
zF7IbN^x%Enm{DrvB=WGJI>x~2R6xc#mnv7OKC%46KR+pdowa(|e&>3NJ7#k(T-W`g
ztGY(IP2Jyh`w7R6t4ka-FE6+h*VVnO*dl6+Z1pFzgF+48FM2A@{qRk`uFWm%uhU=g
zxC+Mjnvbq?kG;LLl)J<#w)XVyLn%fNudEC%eRq9pc6g7ZF`KM)nM+QN&J-`zQ>RXW
z8rXk-e^37Z@9&1F*WYZ*KuzFVTeA%l8opOE>E2!DJKLc2)s?8*YvcF-Tg7`EG_AWK
z@$iGP>woH!US3*imwS!7O?_Sk-|6Z9cQMr7+2Oe1rq5Toa4k`TGzXEkZxa@KH%SIc
zF^f1oaN4~`(3LUFU!uz=(PHA_L*LtdEXwQ(zQ5>L@wBVE`|xr3`ku<q&k{dBJ9|*C
zeb!FU^$>P;_m*$lUH0}+@p)VJe)SFWmkMo7(Q0Ke=j}bVU>%dyu~`D^OdQmHNFIBq
zEEqInPU4C6R~}}xiQIo<uCV*S{_k=7!y_{tqi(I2F4vvLwc@I;`JL)ZOFV!4`FuV*
zM_5#}HF&w7qS?3W4o@RDrzIY4<2C&jyfVbY-`_nbD99lzcipK|rwodp`AnJeqfS0*
zVZZ|Cc0R_n%KG~JQ>T_z+b<1UZJ2YzfJf4Z<>SYX9esUmCsUj<Gd1geJ{1R@xMFGf
zuYO+%XlLTnQ&X?9z1(5rr*q3vXt~$xZH)WPCaz+M5w@0!Ra)=bq9r$RRmF=bh95fe
zB4XS`X6Pv#E|59yUG_NV=lN1D8^(r^SpO5Mq3<25T+H>Z6ze+rP6^@-I<%{DZ&>E_
z#Vh8$&M!HY@umAWbCnCPV^M~9i>8v`qK<}>fqh=?nnk_og<kvR-Mh9QN?0Gg!}aXv
zV-IHCxcEZKQsCsmxq>UZ+P%b>+He2b|9f4eMRXa*{wZ%<)_u%5@a(Ib>g7eg8R6@%
z8)?<848CzHwV%I6ygs8kee3mN9{GpMyM6Ut!Ua+~uJ$>tDKlAgrCDIn8=kE?j13Ii
zGnx;Fa&;R^t4_1kFnsSau`+w^A!d_LW*z)L7hlg-ofd0wOZwUUC|z$Crx$1A*1y!P
z4$NHtPp)9aCha7Xd(Nx5eC{83wdX~7?82^d9$d3~B;FRZXzg}X&SrL;z{DW)&S-|r
zOO4I{TAUu2Ynar_Pbf7Ha%}x^!CuMFn(g7MI*y6k+k?tpZf!W7+;%p!!|1iYhEc9_
z+*36RTi=)S<~A(UoUde9vgrEiV}I69*nIx?)?Jgd7G3x%_J054v!JRoJICSKPM>vt
zZXwUz1?E+WFX{4_|GP3KEhOcy{Fn5&#>=yw2hX397_Ve<@b|)i=lk-wm#bcX{`2*!
z-y+&9`un}#9y9j%zioGX@~T7Y9eutp7o1kXt?;9aZ_A6qLlZtLcKPdleE5@#!*@=@
zigVom%U8^Ouikfq=lBBq%`$Cs`X8KcjNfIpU3uU8tP>%HTepY=PW-CJby@7tTazo5
z^Io}>&g%cMZ#AMzRL^6esHC*WO55(IjhCOH?(7rsLXjG`dT+6YR@|4mU3n)g<*kh9
zgp#^N*Sus+Io`UxX;4`E^NU^ay~sIruNil|<=y?UYlW)!zK?b)y}OrRD`StdZI12!
z%N@Vy+Vi&ZUyI+*m;T1G=KsAd?2`9?$$z<c<B61JT8?~YOQWg2NAWIKn?3JL>P}|t
zP~galn7FWLP5lyfA*I!N=YH!hUd;1(dwhGh+xvx)E@x+ktvmcGuzJF(*OAHAv(L8u
zez%){xxaagLwfO-6UzM$&RMU%|L4M`&P5${e}5_Ju6@?)xNzaZ8~bXl*X{il6|<*8
z(7By&ZRzLGkPs0gBO?K^uv&v$1JjU(PV<Woxm?<{1qIcbmrR>{`}Lt`1&4FKDlEUi
z)vde1ak<MCD}w_qOqmxJI7aNLDC|90;I~{@zUBktz3TUSqna;ttSIx`nDxRbrGsNC
zdr8dZtE`i+_TEvFe$&_XGcGreQSErYy!-uqwb{IJQkF$3+j4F)P4#LmzgNl5Z}Y)n
zZL)sM4gu}(bvz*}&)&MY*!|-LXa0i^IchkHi>J<-)m8uh_k9lDwRT&?7`V<x&e&he
zaVpofH$*b<@yr_^9nb83wl?av?798&l289<v~<1lS32=faPC39#i0{8yef{g@z#E}
z%fI~J{GHfmk*Z_+B9dqSng8Ck^4b1Zw$oi!xuq=s8Mof@>`j9w|CZk?u2A+6xp1t{
z(c?};#-cU{!COC9ISBWkW|?j(KW!7Uf%y9-!~fhnWS5rCQr4-|5>dRzeD&0&`)$h^
z`BggJebV@_f5N=`MYp{J=lwii)vFt<uB7uaEF;<7QSutEQ7F@rPw~v}=T4Kk!E-!8
z>ks2par?H@{nr(We7T&2)t#h`WmbK#n~)u(=%KfFyP)g$rOan~(i8P=vIbuai}3n(
zVE%(i_a}LnUf8-<IPv6mCs|8|pvoWrpA{cWv|$gv_+8_C1b_9@lT~LwS9eYDd-0)t
zzT(P<3QXX!Q>Cn0i3BGX7neFs3mfrN$$I`WNtd&I3V{l#H>PuR{%-bvd$-Kis62+h
znt8sE^A#aY=iLkLuCSe;wYWAb-=bO|{r^smMY}Wgw<u(FCAIrF?ar+Ky7TWg*32K3
zXMeJ->4@TDn-SxyBy3Rmx%5Rv@go1Xy<+0e*4g%Qv+}&i$}{oOyjQnDde^p#zpm`N
zFsGH(x^3Z=S@#c26*QIG>C!oU-G8>)WcQy}_N`gN^Zj0R{$9Voxt^erHP>!2*4;e|
ze*gJ=-Z1mhlBnCR?(X2ZjK5#67ru*m+Zb?qn(pDr{&tcbLeehDY%>G|O+$GM7COAT
zu#lO>(P4euUW2kX5ntZi6b=jwEU=n;;{5sJ6P4XRe7zp;y#6}-?hvIcrdiPqoD4p5
ztwd*=<*wR#_r}I#!=xh|HoxC&-pV#F!$c}(M*-u<j~^SgHs8FxEmvAhKQ89={n%^)
zY3c5-udgdBDjr<^?d4PVjTzT9BIZoxjgbs|EIG|Y@;uK^2_b#yFZKQ+cW=~xG<y<S
zcZ*}HplN>Y;q;`0OVtcne9_-_=$^P^C$g<8UTXOUHwBL=6Hb_X*s)gN?zV*Km)CFv
ziK+yd+W0BEY)oX@y0l1E!Q(;M6!Q~5_Nz~9b(nDCVPTk)h_u?CKqYR+-4}l^xb!t^
z!pF`I5LoeZ63cD|B_*Y-c|yO|JC}&(H7Ts(?)2$4yI%XMxPp_xW9mf@*`3U*I<loU
z7%iISzVvnHHsx)<Wa5|@cIh!+{Ca-1Lg>$JfipVvI;G7--!8L@TW*&e_Vwrk^<8EG
zt}eQhLo^Q_>1X>5(y&lU@|x`x-n~JUw*rfWmQ76jI)C>Mki^GZA#3EevU@7d1zB=z
z@wC<ltqbS>1W8StIPu5t`~Um&Vt1J&q@F$e<>lp#1rHA;Ouwk&Gsi-3v3vizt#jkn
zAOHLP{`=qx&)sEjKb%nRXIW$e@{^k0|9AFve=Ne*MzvPI+sO_(MQKasWsr&ocgydm
zR&WZMX6x_&v&mmkJ9>NGQRDMAkAoSGKRVhi8TZLL`B=}vPft%T4A5wb^$Ji`Red<O
z{N6{)JuD1XZZXZ*+wxs^7;R(JR?f0HJSqR^BS-lkB5_O%O$tXBEcrfB!fIoqwsO|J
zpu_3O4v+Q+MuWm~iPRR^Z>A!*%6Q`=lm%_ecE~>E(f`=|Vq5I5-PsF1fKJBY?G=k-
zVvw8uvi|(a#6#XJoie#?HD^8uLGtG(F9Fv;o-#of7ndtFFVFAmdnD}d^u?k%mMd`b
zvJ1<UDo@le?0fM(yng%ThCR)j6VCiMIxtmmtIfhr;fXdMY(1VN)_pa9KJVbqa`D4)
zVFC|Mbwr6dYB|sT$gh<6M7FNK@W<McHx*yRcgWi0PS_LduDy_Fvgr$%XHL>{rnN<G
z5!Oh|HQAB+I6;N4@6+o2SKl4u{(tg7U;HVi7)jQsb{5{ad6zjg4Yl_FntqdO<Cg<(
zE#fw*gL3b@BNO-{jGpX&A#m^d`hQcWPOW%0Gkrt;{e2AK*S=_qaOuSC5V*X|m%B{U
z*DEYctm^A4*2yPB-fv`aJWzhWw%z{E!S4mP5-J{bKHpIDGdg^qoOzx=&bD9n^-7DL
zsp#qP$=Clee0Fwr``Ov%?7L;Mo^9H^`QyFn_Yd!u-{&pUbh*M45*9UKTG^XZ*TuYB
z{U0hE+?I5d%jVmSWJbx={`2iDN?r&&DXMfhmYvxrW7(uWzh+ZtTm0Ae_vQ8X|1nZh
zR{r~{{$d5+`S<g?bPjhigu7j_U~z1+-lcc!jof)>fmd~GD>Zga2>T+wWct3)>f}XX
zE)6Vqljghi&q#mhU2!ts@{Ht(d$r6m%eZ-iWdgZXJVHI>z9=4=q{g~i1QM}Xi<X?X
z{eGwTpk7l)N5?FE-!G*Xj`g-KP2s=8m)EBJ$!)rktmff;4NkZ3y*E?|5-riZtT?s(
z@S^+7fhidR7vFoPL>>7W*VnRdwSvdr+h4dDxMEEft(WC@uT)&qD#^HJ!iuK>N0%)4
zeD}2A)$*LZ$2?^uI?K$DJbtt<DB|lkhER9i&eM<D*50|f;Qwcf*=75Rr)!>^@$0F9
zOBvtSYMz}wO&e<$3&<(CgZhZ&m+Q{0o#?`#7BAjD{dtK~$cq2c)>k$O^yF5nvv631
z?vkI!W);}IVqs72Z*?2{FUChQga67ouMBx~Ogg{CZLwoil+>Mf*FM%>*jHP<CTc5}
zvRe;FnWnE_MTNzdDBXR3zum6tH!Xh`b7sE1JwvGJnzhm8N%!|PhwpoLK~Yj~x^jo8
zprGl#2@?c-W}ERwZ_7FO^78WLSU%HYZgIVqyLrdA<=$?J<q|YyF54~K+Ugp<ukO{#
z{bt<?{Rf-blW%X!J#qHz+UpiZGkM}`zlu(pJefHp^7P~h6B=gc?c$7#j68AjBxjjr
zuan;N$M>q=9|a9AUd;F-r|u)!DjoFvzzdDzKf9C}D%Q`Q)i2>IZDU)ZoR?KE&$2L&
zk$XC46APzeeT&~!X4Pl11>Msa!acA2S@G0U;?lGI8RCWfucYFb7=m0`N^<ksmzL<q
zT-$R%+~dlj6H_*NNd97VdYsQurU_nr;&P>hbCJd;K084{!K<@hY;>+KWA!?}uHkkj
zN13IIZ<E(`?!wwI1r@yw%RgD^-qf)AX2BzF&bUZ@L9(!^cN5F5Cz&0u_sSIc&Tin#
zwfHSuv@e3$o6$c?k%?iY77OR%|1B*O%N>-0S#n~wA8vMDeeU7%r|F5>&yRU2F?76>
zYYSZe)$O;v8cWF?p=Rd%+L_(*eXkxqocmC1Vft+WojF&;Y;U!(l-!wf>T<>N>8=(b
z5&wCAyYQ}cu8=?TcC%1zvO8<ZojrSO_Ix}h4Vp-gdUZT8F)?w5aXR0-9gq1=q-;u<
zemSMmMh;Y;&aeBm@_zD{*Vp;2%ip<VtoXk$srPB8`n<!Rp6;J_#5(Ve!i}6|3SllT
zSAINt^ytIK<MPS(_Eg^3Q(3&>^ujbfYinuwx*v+y*2l}g3F=rOxnj*01>LtdrmhF~
zM_(y~J=y)`O9_v(8IP;0>sIr1$D;H1wzkVvX*7gx&9N?jcVu?{zRovq-Xu)Fl+ea2
z-PX!2z9{$hHb&X+B`^Ieo=@NZAmru0hCXkR46T`BldaAjK9lF~sCt<#C#HQjk9ya9
zx3r&C6%`ypTb+VBrDT=m-M-IASD1X|zp>fH#||GqsxP$PKkN0!j#UeLWqU!ZhL-v9
zz$5vH;enQpjt-_%Z`U|P{)!4o`Nz#yoVMY#VpdHP%dHuL9d9i76Fs*dm_J#zCe?h7
z%gdir4W867^`E|x@L9k#R47uTBzKwOs?YHYcwXNt5bjhu<@d(z;=KOA%7+@_S^=w<
z^msX)IWSw$JVz_#Rom?ind?g)z1YQVvCU5S>B~C_o@*yCY}skY_E+v*hu(HI#|b8P
zvQNHA(zd%5+OgK%J8{!a=^VLFep-SCJ67{;=kGs$;M^{@xvz6>D&|=2=lcE0uK93o
z_Jy4tubc!_cBqw^sFluXKiFyRoN?g$`Ij$WR{a0_ePiwKvIrgB$03)dOcA+LbXs?Y
zS#H!`KfOF(89sK<8LaR3{a$yj*1Ggni*5Bc1wFlWj9T1#5?E%ONHOx6YxVWi_Z#Bz
zHG$6!pA=c<?faRwWZAMs`S<r(RDaXqle6jg`}_Oh95eP^DN0!nB@&z(r_7z(3%VHi
z|G)SDn_{^FyVWOp7$hEI;gPqK>Fk_tb~H65Wx;|44AtM?xkg1r?LBt=Wyy}0%VsBR
zjCfFDB`77;C9LlE;K|9!jT-U}pZN?J8y+9;Pd?HisG+aFzWDz0`So(%({wT$Rz;ch
zA8%e8z5UT-f4hSh7rRHhaIE%PdT2%9V$f(t3Fr=u=T=dBWarO~Z*FeAf9PqVhn=ac
z;ViQqiluyNr8N>(sXonTlMB-x$Gpr+3E#utzI)5TXNp-`A)8p1xSerYeu6dNBvbwV
zYf)tatnTt{Ti-ly==Z%6b26l`<MmgrL&50_6|Wx_0uM_Eo<7JR3~KNwDCzu?Pt^M*
zx9ri|4U&C_AFtsl3v}UiTIbhhm8G!7aIwHF3&A4a*=}?1Ki+m=#(z^C)!T`BH<{aC
z+PLuhhcBGwKH<bdj+ZRCX9_Zs-IY}ys(CEw-5q#7FtFv5aCN}UI*Da-CKrT=n7{ht
z((AhFlGEf1f{An2wXQp@(6a0sQ_Hc~mI?I>L}uO>RjjTy?CK9akoVxdS=LM^p{pJ;
z5}i{54PRIoa_-vJ`+N7<cV8YHzbtA|vrov~xaWlCwnHzU={|N4W>L_K>Ad&W>Eixm
zjkfPS4lW&g0<#UQc`YXV7ro@Q?QzA)IFVV#55;18qnHDGmhtX#<#W1!BT!<Jh2X_k
zOWfw(&)S;w{@z|tmEI?3+jZwo%#N6|kAEwusIbhnDm~P|$Xsx@^!mc|^Yaest&B99
z>9gbGG3kx@_wDBY-jaV`4paioHtVh4zuZpB`asI9EtxYci`7(wICaFhQ;Z~^oteoz
z`Q&%Y<Nfme?Q&HddE2E$MMVpC#sp|hopAao2PfyjcXxMxe6@Q0p~s0UGz5RPF{+7p
z@E9m&$>i_($hNEeJ>TxTe2Xt~?2YT+u))A%Y0!xjqn5U|MT-_O-LLztYnF54!F3r>
zt7BK`Yqs5Y`DXgC&GcylrOB1c=W*TmobirPjbTIneY-m~pU<vXvEswd^NU=&HzXbH
zVq3GSR6|4Kz&zXP51-H5KfbauSVK!IORQ0?Xs3*(rsj*w%lX-OBpMbvx0_WxSaopS
zaevl$<+T;oepBTh{PoW&QT$Y}<?2_5`!@n#h+B*8UDWO<pwer$-@RnPi7(7uXQCHw
zf8)6HugM*`?8RsOuLPt_5@^xft?XvaRCvo?A<UYqNg?+^q^rc|{Z0Sg6h(a5ci&qr
zEAz>$Z5^+^a41>**?IB$3vg-`4E%fyl3Y#nq7~;{v#E$l>#+ISGRv}4hearoL*!P7
zM~dP>z2{nsUNl{v!@B)4!}i6X<CsiMgIrmb6v;lh6~fV^bK_~u(cJBa;->NUALiP=
zH+9YvzqQj9raG^>;;^v0&BjFQ#?z2Qy-f#aq_<vv(scWvZ}*iwC$}1DIHg=znzfK4
zH);QE8zrt&Zww;u8brlDIQ#h5MXjX)+DkpUf}Aw-_q3kcS5PUVVUT|4mC2zeUuuoH
z0%KREDh8Z(5?G(hKGjG1P0_kXMLQ?VpU=PfX3wcp%f$C+Pd~lzVupaUboYr9ClaP#
zPO^~U16|Wo@wnGKi)Vu%3*+|tb=KF`Mz??X@WE}(hJRAp2U31~cv$gbVY|ZQlL2vY
ze1Rf~8zUB6%-E1{kZH!*wE4$&KA%@@Q25B@$@AyV%P%`F3{cR~;qiOERN(NOIWjJ;
zt_R<iJ^pxH-aRib@4$R+!L2r+UTsnXXW-)>*Z2Qp4HTI;WlG7@t-E~6Uf!E|GNtKk
zTJy;ir=%pMxVoRIZ|?8k@Avro`}^|V({v6V?G|SQo%!UoR0y;fWK-&Crf)V;P7Rz4
zDJdxl-`?E3vAaCK_wAy^i#Mj7l{z!SaPdT~?ARPL>8|eXM6=n6Ml)xHtXS-{u)%F{
zqu+98A0M72m)h?6#F^{$GgoEHY00K;*y&U7Q9vS#Vfy>pS5pi-0*<ooo^xL?vGm!&
zcY3X-lapp}nra7ivKe`DOxcvNBDK?T?a@3NcIR{M2IBdxTi+<~i!K)Pm%PS%>&8V6
z?^#T_X9^Yw9^L`!$aZwBc$yKl`f+DR#|qcUD<3HaA7$Uovq;QeASIxsgr`i>Wo=W)
z$~Luy&KpiEWQlGm)XI1qa!{{%#nH)LEGq7wtJj)N@D#}qzNLC2Re*J>kD9ZWm)C~V
z3*43kXlzJ2%5|swer?3oEK$3^UxG!%#p8F%NlA5me0)6l-=CinMkyWw+PS+XO`7!K
zPVsp~EiEpwZq}lmGMt>8E7q)OIU2OR;QaOYdRbZPvLi>k#RcW$_|}GXUtJvzx~*Zt
z>8CqDk(_vlWy-W^htf7DetmUyhEb{)v#l|xbHJt6eY9!PB%zv5C)GhWw)MCvGb{*S
zA17f^ps>tuZr7<(UQeDs2c7tP^vB1?56gDfN<}M8O!)ZdsD`$-b5fF$lateg$&)Wn
z@Lzs2`~E)LZ*OikpSS-n^ZNSw<NWr27-pX>ds;Q$uD0NI?)HZd+vVLNA|eE|b8m)d
ziN25h;i(p=5O<sJ<E^rTdaW8BEGwR#3^+ZxIhG@E^D>^dJvZdeGuh5-J)YZoxI(P#
zvE>fgrv;xI7_t~ujC7Z53ea$}a+JKr8svJ}`U51EI%dg(MqeNW0hkP2eQBw;_@2+_
ztU(vk28M*R96IFW;_j|&XD3&*)8@ug)5z1)be-qh)dqxxwRLrIxwyC_+}%}rA;V;b
zRcY4T<Js5O$#!*jPn<BJ;nJm`GxKbv^`>((JSf|}vFvSB&EK!rBev(sUb=i)P*%2g
zo^AD`Bb~yHby=WRwnz%U{htljkN3;l_dPz|e>iJv(z7!&Pn<f{bT$nXaz(|(wNlj&
z54CQ%nKQv_>4n!{!&wUh&gSiWDh6uF6zq)A(9&wUnBn5(#bqMpyTKc@1TiZ_Xr<Ju
z5BmaIzk~XoAbVU~TzqG#++Y;|dl*KrHoGV}Iyo_|+xbjtOXlUahpJm|Y)a*RQ)cbt
z?3`#c6SOO?=KtUCb-kulUos-rhH*48Y>nD1v4ah^7NGa{`~CmDDo*C7rlu}jw1|nT
zm5HsHvHV_TdhL8RkTs^x^J_kFo=G!iIPkP+q5ph4yRY7Ue#gFEkFQs4$p850C~st1
zx9a4R6Q)dQSr@z8Xb-3{3XQ0aj#Wp&#WW}pLh-7r_x4sRb}3z36WRRp^Yg<QCckX2
z@tWUZSbdeN*R8o%+WgStk0H0q9v|!V@bYRp{Lo>(U9Ete+`I34K;dx3#!`lF#nmi^
z1_cfcef{q%?_XN#9T*qa_u@rH&b>X7ReSd-o>qa{1*WpDLIxy3x}n%^rd6p{*_#`I
z?+dL;UNEe_+V$c^M$NyU&#!K~{IX<*Q7YG+JadKxd-llG{`#`=`yY_DD|=p)SVgQ2
zV{q{B;NX+Di^-mE|M#Uo2QP2y>8DK^U7$73QoDS>RzitIVZGpWq#*53d?mxl*?D2u
zYDR{ty>d^VK8?HGD`m<hZI;8p@Z`x828KC)>S<?ZUA1ThwaNk~8>XL=S#cGV&>q~_
zn7rX;j_J1kuC7B*PEHPtjO={zB4bU&#z$Tnpv45BxPo9)p2!W{kX>U?hbS$&wmA3p
zwgRiU0xXQ8qN1VexSJYWyTuZ3Y)CwD{=9ocgv73rmrQ%(_`8obtyr-_A;cHt-d^98
zAxVFJeBAM{O&ZkE77-OyR8e8k4qvxs>w95;8^-2?483m6i{1MleRz1dH^2~LKZFc?
z4XL4FP5`wnO-`OXSzsYE!E333RB!0Iy}w?q4p<oiazRXtOjlPIxL@|^$w>x=-FM}B
zHi5<$R|u|&-7R+V<jH`QAt0?DDjNFw?KgAUZofVD=jZ3ZfPjF<5_fl(yKm3CJ7MO`
z&JQ07bmI5znYc<F$zr9fyDA6u8sMoC%!um$_xJbVr$vs7FDlsB{5kb_v0Lw<TU)aq
z7FZ-0&73f2PLJ<wvxf)S<y$nm1Xvgu76h$q3bhh66&CAemFri(kt!fKQ9edb+(%8A
zi;F8DDyr+xpPG=65Qmi^PAfwmeY>5%|I@Au(knx{rpHxrR_&EDG&H=iA(1)9ELz!)
z8QFD<u6c{SVFEh}POSJ^ursD$_uYcscTb!@-yWiMG}zy^m64fE!Q5QjYA#>VPMLoD
ze-`KFSTZxbxVc&VN|xyyKXn~3?+No61x-sqOF{Sj(&FOgZjR;JD!_9@G0W!pxw*}U
zA378j8LbJ^PD)Bza4{nwF0Sv?DK8!=6OP$txracjikc4wEd4*(-;Q(kS+<!zY?Dv6
z_}l+A;W!T(R6@9}G^v3T63;NwRBHBFHU<F}#)%Urf;w%AT}oZu-Jk+<&mJ3_k4J<H
zEM&rewY0Y%epuk3HT6)|R<_k8N?C6E{(g%V5fx?K&6CCWrp%g8)=K1!QAbqo*6izH
zl{#i-V%%an4*To=PMA59bFN=IsQ1Jzrn6&J?D=`N7q{ofOYpEAId&}R+#Ji^5L1|A
zz%*k6MtK?ddg6o$44p1atFLyIy}flXYwMvLGi5b3w*NoR*Ka6zcxd$@Zw80O7Y{rw
za@3l7C~rIa$|5DDtlnk5v)e8&_Xjlx!q)ECA>nWLQ{~^s{(1#dQ&F*Q*0;B}xBD&M
zz3T2F*Y1Frn4S+G3ikZ}_xr-@ua2u`zyqzLqhm$sBv$ZPIa2gz*>20b+qJX!`JuOE
zi#Kc#(3;96)yu|j_d`K1ZqJLY{vjbEI%3=|fi8J@dCK8FF1{zfyu7?HY;|qc@B9D%
zfllb;jS<{h61?26)#cG`$-wCCc~9SKE@In~d0FkxOaFQ%28mv`I~9+6Z|o>kW=OcU
zCbFZa$HmQ!?MjxZiV$boxjCHu$C(`k6efDCV|mot-hMb~ql4Pyh0)vdX4utQr5H*2
zs0rKsezQ5j&K1eoN{iC4lx}?Tc05zPSQ$Kgd|c}4?9$H9<Ly8Gc<WvlB}Wer4j(n)
zD_N#mT3S+@W0bOzgoK1@_zXU7l@0WL^!TyjRIl2s)gfBaJEW9Wy-VNiqSSaYg^3|T
zN6crQjilLZUahHIdegb(`q_(i%IHn!W@~0#q_Jqv9+`_5FM^8fIezL-iY&qVtq?)}
z3bJb!RGLBYm5fuTPY1@u@vRKuYCZ_shL?5Nn<3%Oj=~KQIt&dPHW<|Wc-Y<>ss&0z
zriwzHEM~KL4=g>fK!5+APp7u7SfTNv#7bkT*NGIPjzt`f0t(YludmUa=&`OQ*J!4~
z<dX}oW<4yiQk?3g$l<hMo)pLw7!K?{fL<GBg=A)CN*E+C^tdUn+x^aJMaU}c*@5->
z$9g0UBzQo5!EL#>6AUDzc1D51K8x$!p3i<Ko)&qi2!WI;mNRU~yK4oi_!tzrlBVu!
zQaJGVqk{koXwYnehsuQv6N~b9GGXiEcvpsSO+I-g<9sV3a5_3xsAA;fpT267V=dRl
zX-)lgCH?WSUJ1Jziyk*+E-tPQkGl0AZ9Fcw`qDd4ccG-j#K_oKP+q?O>+9?6Tgt%h
zlM4z8GRVB7^5n@A1xrgw@9BDbU+p@Y<d~MW%s)9&N33HJ$M)O2d*k}wym`~6F%!it
zR}<08l%G#d>+f&5{Iccv<3<;yMvbluSz9l>{>sn*s_gIV5G>pM*GoQ71awN{>SH@A
zJ}MOz7f+lqqvOyaC(t|`s7Tva`+GzE|GJXb*LWWv?{9Zn=ulT@w`kF#f)^JQC3xE0
zYWIQC#gz|iyizSkj=0RRtCc!>^yq|>DIR`)ZnMpD4T_$4sHmubx=e111wVfL2x>p`
z$yf-y0as6O54<SHY-I?tFjnoAOWQ1&n3%XBLT7@9N`Qt4gC6VT6Hkk7ye;EsVrX?@
zoa^_zbWOW_oy6+!^=|EavJ+;{=3X1t-N?+IbZ1AQ!Au_wP0hyJZ{2EYY~GYv$JKm1
zdaPy@*v%eo{PKN?hua*N1|57@;Gj17;L{=yL&OzS3kk4fm`KUk*U5n9yUR|3binZw
zR<vxg!qcMg5sTgLH^ws7WjsrlF6H3o2i2$rr**d{9B5!XsMpV+A;P7iuI?=2%F$Ht
z^gm<BPvZj34@Vw<46(k~#L8`uc1GgNTx)TzRwlWAcCl_&qnSLpx3{%k%{n?!*?mLF
z%S&zbMIZ-=h)j<+784b9TpQ-BHTBTjGUt^cOrYt*3G?Rlfl7C=?xpuW$MW5r?4fev
z)Tve9D?}vprgK}Dy*V&VH+sU{xxBN_wzagd#MJ-&I>R85Nl96`IaUdl#X$7cCbU+U
zNXYSi`Qyp`wr%hC{XX~lYwGD~4|ly@clh=C{e1_U+0BbezeGPi*3124#_esnhqvY4
zW?*=GYwO_~8<RJtpO;&*eEH$0MXWV;-~=88Dy$zpO6pj|(SMwIYgBJj6VscUo7qK0
zMH%PkpPHh{C_nkt^TYi1p!=_T&zw1<b^Y4<c>b+Xy_KJzJ$$)*zFWqN|C`I_HwK1O
zOCOj&^X<(^Ih$V2{ld4frQwSnS44nA$U22Xp*rE~7icJ~(9jY)(w4B0W5okeK}{uv
zh08B+sw|lpXMQv8KL0)q#oL=z8$bVEbY_m_XaAdT-kh;KFIcs}sY!tY4IL6wInV+Y
zoqlPxw8DCOmaSiSuH?2}Sou2ff|qTqm}80DS(fIfywk!}ZZuU?{7h|pew$z9?6(Nd
zSKGV;uE@77dn<Hh(`kc@r3Npo_A^O3R!E)w!gTf%o4Wx2HUq)9f6WI3)hgD=Eso=k
zyvcgv)Op9yc*fFT(=S?<J#0n`yI%a0h+&LiGOS<}e876#N#ruO&%XZSuL4ao1L{`D
zeO<mZLno(sQygz-_p#)!0xg>__(;j*i@6BK2^{AXnDn%Jf{wj`#g^k)t5$?7?%yGr
zTB<eW`f7#XmkY1FunjxEw&~~s#Ro<LkB&RG*o&_WWKwDU=y-XG`zymk9YHTG=VV*-
zbZv7AIoYLf*=ym|)iy!=h1CfcbUsAh<M`6$GQ&X5b6=##hqvr%XFo;ws;a7LXlOWO
zW@?@~bxL9S>4ib1XRkK~XtYG=xTU11JbL_i;>?+x6Fr{1+%zZe?yk~`Pbbya{*wVs
z`Z+eUJ^Xq-{`jAtpYMjqKFm{9RgKu3*1P<)0>>h5ZCzc~_QM-juJutXE;K#zcEOS*
zEGD_P)5}_$Y^E!6xIcONR8e35{N+>uxdj0lpaI~VdwXssSuYLh6x9xUuzY^qp?>>+
z9apY|n1{Zoi&`u8{QUgmKR-VQ^?hc|l3Ee6O7EwfvQX!N#~%gc<oZsW@JLBXQLwVQ
zmHbtrmrZ2*oMT6qC9lZPcG>zz>xvcYlax6^50!jo@#;<HH#8Se{1f3)y<F*Ty}=&K
zfAjQu!HET)iVh`vG;lf!us90%Ee|(eu(U>a$y4ctIaaI(Uc8*daY#2qP5#gW>xZ(2
zvP};P7ie6M&s!aJ&LQfX?h?`Hg`si9KYwx@ntUtoN4=On&pko@L)M=J3-(@)smojJ
z*gvh?{lbjj(zEns8XXsx{Iuj;<h>w+<B;&f>6UDh?j_$5N?Vk5>A|06MKL!*`d$h9
z8c3bks!~{;P-%D}Imckqa(9KY8iR~!uMhjIyQZ=6bqMpfXXcBRMZW#?S+HKPKvH7P
zv+j+1|6VXZCp|@alaHR6-0^*%zFI_lv|aM5>iYZ%3Tqx1vYz0Q>z_FB@<sCuos6!B
zpNhpmN5-6+3o7bgz25!)b;GjECCip2y}7Yb!n*8@u3#GIf+ElcSOclt-R~~HEQ#2V
zz!;(>DyARz=FuyTCWVf58Na{1HQT;+?b^~r)gy0{PEXTaaOdO0UImUvW{a<8fi@;2
zUtbq%CSUyXQz~d)shv;ODJW<X_v&K(xqj`3+xe59pPOq@_C{jLsdvA1F5SN`uk6-y
z;K#?ucRv{$9qQQpwSB|(9NQwTdZ*dTPCk9E!r`qE&>{N$(1(sp2{}XFeRmYL&%2)x
zve>hdYwauU3E5o>4YxR~p3Y>jV=G_N3mz^X14*X>iMj`ylN25;J23tBZQbOLXAGsj
z2ADo~zFQ?H6)E`TRh2}EkwkA)|5X=(a|aSS9Swgbd`><frgq@8KDSBmgO{7&<xEFj
zpV2KVsR`g@bBJs0CZXO|?F%)fx;($uZU4mWxI;KvfZ6j<_lM4Z)4k>9X-V-d{`cth
zgsX1~tM0R0yvxya?124C(F#vCtG)S)9s7Shwhs7voNa}ahlfC6_2Qc`EMMk#JV@kk
zeydwp_5YKUXy5+ejwbzePTJQk_trPP@Y}Qa$BAG0Oh#$0yH!p+iJ8gs`di4O7fZz^
z>^?kCRQOG+yE{vAh<>MclaF7>`$NmT^B>hX_kFfj=TPSqJ(B44sHUf{>WZqP+RmLj
zK_fkV^7ik(?6W<4`ZV|Vd)4}&>yLl@`c<_{rakBOHeS%dL0_u&Iv?Nv{a*Et^Y#B8
zKUuYF|Ig3U6OMNE|Nr;>#l^^gl__#-Iutk#6=!8<U%YlLZLgwZgn+QHGm{TT(}u|G
z)l96c>Hq$1ce=<V*Z=%r*Dkf@gAJLNmnEK_rpqTQFDBLoT32gibm`>OozvYGAN=<A
zHt3v;knr&8T{6pG-`#C4SN+B?B{kJ@Z@zMmMaW0yeY>~F9Mxs@dp}=cPNQqFfz_)(
zAJ3Qug}N!H&n-6I@^ID{_bJ=!+S!gKzTmxU&eExHCh-yz%ZGNwJJniFt-=Qv#MalQ
zURix1>Z@^-wwZI-c6qkk)u+#U3e0m0^!f1Tm!n9P{T}6IO(%K3lz6g$%K{ch0T*)@
zkdG8NnqHVJ4s1VmT7J>LLqQTHDFPafcRF5A?t2iodal@-1;JMreEY(kp?Uwwlz$wL
zt~nl5|D?#WZ2#je?8|e*{TF{ZE*cObZoSmLX-BAmMI48$F}Gv$@`gp$@@o>VNKf3o
zi=$n9etVQxn7UGjwC5yOiLF+`g3f>DUW(uB)7@Vl^5A;#SCt)0x;^{F9_|0`s;GD5
zwC3NdC%iut{<~}uxA(H<U%?jZBR{?zF`hYJ;pF=L!N0OIGC&)IHm09nEB{ARgbOs#
z0_tXL5ngxxj;g*s|IM2>FJzeTeRm8Lsr&miyhqmhTIbZ#dT>4ZNM7YYO97iuf|Edt
ztw%#=E@&WJCw||a;Myfimp*)Qa`J-$3%^yT_V&r!_latUEm*VW%;lv!?p#>t{P7UC
zzJi9v3C+J#z0N;8yr=$g%;Ci4U)%-O9ZURRpjyZ%=Tjr7bE~p`^OapzF?qijj`q%X
z$W}PWb>waH;Ry=Y%H<yYna9@s@a>m>UuUVA#6`9)Thzbsx``Di8|Z1wVtwDSa)Qbk
zcK0byUKSx`&lZ*$pyHe5qNY`-u9m+IPvl!W|LINwu@bERkBC2<|I2EH-x@XD^|$-8
zkIT3DmA+oP$3@`Wp(j6-x7;@uV6n8TJey&#AnUzV$h%nf#Rnf8dBySQno`%x))_Co
z4}L4NiEs>De@wrBj>E}!QtDxD0^23HUKs219lqzuezvG4s4A{dTP#<@t@+AF&qpoU
zhLR#_{k(?{A9lVlv$C*Vd;8<PlZ_QGZ?jl$(NrKjD=DGslXiv1OVJB+fBdO=bcA!y
zuUD%xa`x<H6Z`)1GW+`d|EyGmI+uHI^jdydQCpk4va)jSJ8cyemgnc^xA*t=3v2B*
zoxmX6q|i}6fkF6?B)IbWrogCn?dkL9ptE11a-Tb&jjwzvsuR8K3}@)h{<!tWZ*9%~
z_;h;wp#o{!?kAsrM(ik1bnBP9yRz=vw7PEo&(ECJhFh&PYATp-QK%;N?S4;yW6ttl
zhEiWO@_vate<kj?TKzmz$8GU;$%ZcnwhKP}%)yXelV-eVX^Cyt`9I=TrF(^cDR)G(
zxE?mI5@Wh_pRM`np9>1`8urmOaM7T^(Nr*Fm8E=Y`}-EZ(AO`6I2J_<u=Tq~d=tCC
z^E*5=f6phyEI)gGiTwGDJ}eIny4(VedHpzQoBMqsTQ67mzSxdw+?IM8JqmfYIt%rM
z()RP$Wi;JAer^8bq}Mm>6;~IXX9#AS&DMS1WcU3ArVh%NcP@GV`im6vmZIb59_lRe
z&~Le`*r*c7QfDBZqsVR5%J<32^woLKz<vAqa;K(T$PX7W)e`vr$ATfJ@$3Dqvvci(
zy34msJ(!@dy=ix|_3vMgpRzAHm~zAX!X*yneRkiq%wlUUyG|8s`OU*Iw`2Ndv&O?4
z>YJ{&@k)Pq*e?I5toDznfIvg&>M%t$wPTl;Mr<j08Ke`p=SJpV+mA<tf4tdze$KV{
z^5>@*COgFQxqTB}9L^)~W^t3gKbzQ6rtUE7rT<^|ELdP%wD7{G3o9Nh-qYCpczTJ&
zgxfr=r#4@|!s1vFS5UCwY@*O~y;!H%*ty->N_nNtY`mL(makj6l2dEysiUHTN7kyF
z#WW<&bXwvnDWDMIbS9g5@}&k(OY@%V2`LWgDbCBDE)G2B9>~k>em=Wk#{$kO^}E)}
zjB3+fmRNz-oBaIw)9+>f$&^PoHYUHgyL)@^uVT}gK5d|$%+8%V=jk0y2Hl2eS^Vrq
z?VNin4*y=BmR$bw`Z@hBg*zSxJ{`<v-mZMNzQg(W>e5n+z@HphDb;ggBpplQ6%Xyc
zX#PcegXBKG?+b&kFaC5ydBW8<Wl5<lh1rRft;#yt!h2MhZDYA$WiiXeqZ2`io})=Y
zW>Llo$D0p78e~L+6qIPkO=9ej`68XM?7*|+SLgP({o-D~bAwjX4%46N`fd(gZ-pOy
z$x`LoUm=#Ox;!>Q)bUQ0M2ww~Ts&uDN!!`uA@g$%UE5giboI@hgU_e&)N0E{>d)ej
z%G`CQ&9rmB<(2YNUp(%7&9$F>>y;_nidiNBW|;xAZ}()oOBK8=V3yL`!lbv$`}iZ{
ziFU?PFaLKrIkfdZJ?8e{)<d>Ae;yd=<*(oJJ0>RHtg468slYz|$1(1MAJYzIm^j^B
z;27P?^tAm|;I{pItJJ>#eKWUJ{)FqDBLXZbKO7{EG5a5C+!WV)t%!A1@$A4a#Zyn$
zFK_<!Bk9z=gAXb;=h&tF{in6&-_k>^p@QoQ+`A-BryprdP44IvbX#+(TFAQV<dfP*
z*CxKRm&m`fQ8-5J{<CDz)ZCib-Pc+}OZk;1a;y$p>*VFtwcOiq<&GT^nwpvctJku}
zEm^kg(Vd;eVYdTCTIbA>Nl8z)UVJ3){7ptR6W@pb9y0D&y<SXkkypTnm;>w1ojCaO
zmO#z-b}{$!Ce>^BniOna?|eRQbEVRcS*F<qUtR=?hr8T)b!|-~Gh1_F@a?tH+ZU}^
zaRQt!8&5AYOs-LATfR;4!s*T3%QU_+Jqcw=y1PDCW7UN6Rr*2+NjJMhwGHb3)vSJ7
zVI%kF@87_<xV){opqaQwM>uC6US{K}HTBW`|NqRnxVdd(yN>(Lvys%__hZpnd*iu|
z-Kodr4op1tf9DRPrUHJm=5E)U_m#CP_QW1HUHz$WM~+R%E-CR)H-Wq2^Y1b@E0;SS
z=-d1|BDGlW6#sqRxm|m<aU7EBN>bAJoc!b4jJGd?5Y>%d545^TG@trK#*3e)HSY2g
zaAEd{oyYyjg1HMa`mS#CbzL1e*Zw?jsNj*cni`L7e;l<>-#RyN{n4je|GS=Enw+<y
zOCiseXB~s5e;rd@#-6L&&W5MlFvzeMDLogv@b0Xet&bJ@Hp?h%)2rowb>8#syW8^^
zgo|f&r&#=b8v3L@h^P0Ar}n8}hhuBxBtE%mRS3PlE^DrRH@tiA=T8?yZlrBp>(6h;
zwr^I?5>3H`f{gCmQZ3taYjh88+^)B9ZBS-;?7L%MQ<Fbj3R!Z#XWNghnNO{rtkpX<
z@w&dn`}7Q_jBWCAcdS`-^j`}v-zLBE=xzHcyVi&u+UoZ8)8XvP$&R-T+Ww#3%)R01
zC9dn@t^#?}BrSyU?|kH*VRAd`_SxCykMEY>FLe&R+uYyJzwgf{Zx>hB%3V|VKugi{
z_x(JUwVRb&EaB&;r$1gS?*DMc_<TgJebEz-H+OemmsBmQKF4D))8K}DKkszMGnoZp
zm3~eOU8LH|_g#Nfv+?We&?bdET~Hgv9MncR=XzO0ZoWi|=icmxM_)u;FJe<>UY@PA
zv1YNz)?TglUkZ$B&$e#cw#dC-E+Z#r%MCvTfrR_}YCZh?j;#n>T=3^d;p*D_`}<@k
ztN9j%t@K+SwDQA~$^MVNWNw;psMI+9+>tvwi`Q;5KGgBu@7$4hm)6I|i#YBOY(IGT
zljDBHv-J~v-%5*ETEv*iMKMR_^eCKpXuxcsQl!6UXQr9F@_PG@Pjfm`6z!Wf1UtNX
z{lUNL=H*myQw3bE#fl`KoTTb)6ANi_-ffS&-L#4M@Pgpb>Rlqs7i+NXu(LfV{Jn8{
z3PZ&spA8iY7eq2il;j#n?Ygh^F;<#&n*yKB{(ldC^D~{_u3z!!Uc$#i4wq$KnD#cX
zhZmQsuHC~@mCN07uskY9ef{nJQ;#n*PB`OOUEp%^!Ow54)8p$u)ckIID$2%on%!-#
zj9YUuGjHcR@38Isar^!r6gv`;6Ta=Ot;w^=op~$|H5U6Zzg)U_!k4|mCZ}rx+T4~M
zE<en_U~A07W3L$go8<FE%t+ZfcTZSrSM%4h@A4DgHUFq~lGS{hZxe5}$c;@YIgS6s
zswpe%v+E~#?f&=Y#*XK|8DIR4v5AQDY5(=%rJ}>JH5n%H6Bj<*^O7-I#CPHUKQ2CZ
zCiO0`+qYomwaH=`YP}EY_IcEraFwPn$<QpzF<NWQlJX<r*1?4xQj!^8vy(Suw(w3-
zs0-3q_b-e&bn`V;)2*?=PH~H!?z9MWzx~u5y|JLy(4%H+@dcCC7Y=ek%B?R%m7Rht
z<O3URKJ4V#qWSg0tGWMs_eCvcne4bQyyryHZu?W_k2hcbU-;`M<AK@Aj(hUumw3K&
z*c5N}=;&TStq#`dC);DRTl;GK%uY_1?qRuK=P{YbX;Qq{&wZs%TmNW<R7w6~>D_ok
zPhFk8TU@^^IP`9_*V0257rPgJzgymXcAFf-W4-D6@yF&^7AF`)?0arp`YHsph+%;S
zS7c;l2Ka9HY0T>D<Mwt<RCZTVQaUtKwcPvnH(3Y2bDjJD%L)s#%{{kozpazL+P!+O
zCQn=MgUP$T|GFENl&5{{TacrWMBn4*PoL~+SIASodGlt%#t5^mXHTC#yfyoJOpIXR
z>e&W~Oc}R|5?+@+KR@3+SU8fUN#RT<&$EY<m;aQIh-DMI`_)c9c#7b`Luo!Q{GDA{
zA31g2d1rSeOE)Vk>;J#+hg!LF>hABly7%)r>l-_Zmmf6~aZUXF?X84aj)a8_-@Bd9
z<!Zj)Ezii^YO`|3h7AJ#HXm6uPPLgN@JDRP5bTq&eDu<2*OWhhYFu1g6wJ)7CGGYV
zzkj5E`u%cG-hFoxj&%Q4xVhdwNQGJ8?c6qnI+2X7HlNEpk9DommKtjWaEKmJJh|R}
z(%(%JpG<Gn2;@?UtG893oH@%jCh_}1^H&9Heu;0`{I`XHL4m>3#W94Zdj^-?=}*NB
zD__a{(~;(0yYQ&*RY8~UOUzFMUj1h5<odno?1zoF;;t4+J+1F+cD%ha{WD9U^`z@>
z*_)s8>hJ$IPp=g`0?-8N5H`uo-s=F$$wzWmzj~5<;e_{`d+W=OnEW_u|NM$wwDz_I
z3oqO{wOfS6aq+|3k2xz?d6=7@=5CsLaY5UjcMP{y)i-X*QT`HjTaM$hj^LuUKY8JI
z-S!Hx?PZFp)V#7*d|}SX_DzcHZj0}&t7B<gEHL5QvXixEkIrATGiC10<j6e%E&P8@
zKCyHC%XnqZzxA<O?{vr;Fxdt6I|!JF`Sk6-S;jV(=hLs|3DfG^uVvfcDPlD8bzOb%
zyF6Fmjas$uuR~0Cl;zC2YhUjFX%df9!1<|uZ-XyRXr9%SzINN=pI_Va&+J#^kYQCb
zzmOumIFLW}vEY`_w=G+0l((Gnn*F*%>XUVbHnZEUxu+Mj1ukz0i)1W)t-4}Ky25&U
zj>Y%(F^KkQa4!72&vfVdwOQ=1^mVpY)btA;XFT<5L00oR-YQ??FSF7zQjP|g$h2+x
zx#aHGGEX;VEq}YN8G)>6_2yFCb?$E`=H}^v8v3uENlnR#?b{)F`s}u!xn+8@xbE&>
zv~2A|rH_-HCT{-H)V+G+8SRGV-R3EZSt$x-=TElACI5dA;mE-s{Ee?Ie$w0bvCj;4
z^7!1C!m2j?*v|aZx85cfWcd79Xa7jeQtaNL&&kQ3^vfR{@3hqTxAirvN|pP^j|bK{
zK433=YjsZFvxU8k_t>w--wSgBb}!jx{Mt*v@Ql1Bzw4|!_m!?cyvlpjKtg8z(cgde
z26}W0-6-ve%5DhCbqJlz6`nn1M}Xepqg=PugxA-qvGTONRu{MV{Zn<ziBhwzsTV}p
zmUbC#+s;z^*yTa7@A_?P%_RzdWl5LKTXTHgAGM6qbJAD#rIo8z9qqWVx&6YEe_h+0
z)|{!mllh#vLF0W$Pgjk^O~rEMm>C({=AK({wDp+sjrf1E-=^m`1*KO@TvXQVzG(kL
zZ}x5J9<~!(gHCMG)yUu5vFRGO#){v}y05He|K9Pg*U?(>8B56xz02Dk9Bp3w=H2^U
z8i8ELT+Sb8nBd8=QDEM3^H%{kN`%<8_Z`2tDgWX!MPcc+H_LuHFZs=Xv|$3L+V|^M
zuO?nx<Z57LxU*rAMvs&!SMV~Qmj)+u&dxHmD0wl#_wR=ao0^YD#r;;l22K7Pnq``;
zvu)*y6$d~I%u`QK+qs0zT_<*zh}GPu`wt6svdGu{NZjq2etNq8@ppH37d~uyn!WXC
zxA^1l_uuXocP|l<K6iY#F|R=JoO<~iHzlU<318}(ARyG5ZlBlYlzRKO4Y*Qed06Lc
z^!LN3THgnkc<1RI)#B4V9<1y=K}4{5X?*G4>gjhUhG-rA{XUw1Va1z`#|xg%{jbCF
z==t;Z^Y;Ju+%*g4;^Nv+`@8H;_4~bZ*Im82E%$btZS^;ct^WD>`8NN4JU(&aM8@{m
zl_8*G{LH=^SAI(InUU~oo_D(K-!GRl^0vvOeS9`MU&+$)W{$+moo$CB>i?N8zcy7#
zvO`et@&)}28K$3sX}2}EtUa;%cKh9>_a9Vz^^@q`cK>^<QGztno<q5L>#v+#a83K-
zf;BF#(TZKsTm{?y`DgHcvrXm@KKA(OnqIZ<vMX;j@`fD~pWz&6@{6_i@QD*IPw>ca
z3f?}S6TNa5<Ib(sAF6M<%~|u4*G*mThOnNG!=4@dfA$_yOsI5Tm)#tr?Yec1M60j*
z#Z{Rlw{|xDxajfaZM(yI500Bj8l^=iw&<>yI(^ZGpDMFLw_dZ}*cfuR;puVtL)Fgz
z7*f-6+QaTQ&FSjA@M8C;y(wJx=7?}u6h1IeNw`q6qO>&NmDa^&`*^1I?U`=H&Z?*`
z=TxS&<BY=w3A+o@A{V5VOvvoIu*iyc@4{?0!QGRC!dvHbaY_i*%J9re-!|7Tw0D#J
z@mn^0U&0O~{A@VM%hddsU4r+5miEHntA{e4|K@d!2`_%ex}o)BnD{4Uc#}NO9z1f@
zq`)zIYus<fwNsZl>soc6<Yn={b9-g2mQ<0>yXRfTg16Fjci2ga-DYHPEmq)=Vs^YB
z!Lmfh)%l@yhE^17^SMu5-Xcd!PF-IbZoXh^k+qcG-qhj-p0i@JZOf(2Z#>#4a@MeV
zjbC8m<)8V_p4v+sl+->bnttobyfiKa9y$KR4;2}g@44LF>6)QwEc+zE_sfUF4>%^v
zSbcLVeIDl+{Bil*ch7gd`m_81zYHVW>c?IDrpxEIpKCl>G4DviZ;QXBYqlG`Xg=HT
z<}qLYAiqS~R{gG|1Kvg)ag!WB_(%3ETXZ#J#}~6NW;{s`f2A}W{I+#xUNFxtvn`?T
zT@Ei54cIDjqlD+|2czG%q2A{sZ0D)J%MEVm)O2fR>uQtPGNq0=^XRiYS*0bxR~LOd
zQ}5e$@I`3Rl)q1AiSFijRCcB08NbO~TaNo%6lK4~{$0x^Za%$wf!1wiAEv5b2h`mf
zrX}50f4JN0R*%MqKR0gF-4~Q7*~b6wNyX+55AvS3OpjT<B7E^5huYn_I(EX}^Q0SA
z1TH(gFvrzU<IY}9?)da~uBStPhZ~oQs`WRX+<!|xu4t}>UqkhF{sYSvvL{@z&M$b^
z`^`4EK`y!Jz~lm}H_?B+S*4cDt$xopy<mdGvGNZu>YEg^qfKs<u40t_zrtzur5cNP
zCkc5UbCwx5s`?CP*3GchlUZ0NyMMoV@&ys2WY-ftqKU^&1nk+qm*=>iW%`E22NRCW
zj$W5^xc>5iw6Z<xqNjdW2??{Cerr{`KU>;TUHAD53>PH){e5Ifq{nyprjq}P6)LHQ
z*XBev+&^u0!$iUMf;Ly-+&^y;3|<xPQ)IX9vOnC|rEA9D^8VpmKF;-ze>a7^z42tF
zLY>L8ls(;y3n%CN+GnVt25OzWncnLj9DjJ*Y551cy-zPJOsY`uH8fDmVq2!RmqpS0
zPTu`r+^09ZJ;m;4EzZEhGq=S(IIh`Vf6d)*dsAP3?Bs2na!n%fNc+y>i<j#)_V}=P
zuZ!6!6tuE9%splEO$p;P9?&A!A3rK4=hoD$S%0fS*7vf9*Q-B&IfB>4>`V&Y9lN_M
z5j44DQLw=K)dqK0S5~w9dpTS0w#(OX)c^msaJvj2`~13Jnr%EUE9O=%{`>noXleY5
z%gg<jXYHN)mE-B-!#A@yX57ubdXZ&+P|e5r0cYYgl@-+>otD@O6MW)zcI_AQS!M0p
zXOiSnBgj&m{Nd4Z(|LN!ZbxrU<DE52$A91V@86GGzu$8?@%N6x#|EH=?)SUpV*T+O
zlU%2B8)W9>90A>6x#gdelaoQ^r<6Oz=WPWztk?ohr+l-$|Ka=h@|%0P)h_?~kkabZ
z2s*cQb@=*s8~oERJotM@eSx{vbK|)44G(9`{H7*U`}^jVd)=ysWEXya)OVpe@XDnA
z{?GG|Rcb$;u&(=)pW_OJb;eJf7G@v*xGH|b)(^2FTc6x6;c0)E`fXo!;pxowS1-hC
z)YF!)cUYovbJ@3hGMsJhK8HVaWbV+iZ9eb6zhTd<TE4l`3^h9)cUY(Cv9;b!-`aL)
z+2k9szf8YPspH)mm-&5XOHTY9QDgSz!|$Be`0ID)dM|yxVRedZopvmH>$a=!itoP2
z`8)r|(^t=TSf{N!`FHuMG{<!>XDMz@ipxLp)2>(Hp+$j&kn!4{jId`5qrP!_&D!7O
zlzsbiQvE-HFT9c2#ky6CxvH9lv}$!zUY*VejdxjFGym>=>-adaU+pvbn5^RWv!v=u
zpOKT+t76D(TqZ7U9canS+jY3?YSG*y*$Rt}_A5qIY;S#UoM4c3am5M8nI*!fmP#))
zzwzH{N2o{W^MYO9SX0=_Yw8*QMX|iT_3`BeOU<4WQic6D1z7qDvgV%+zwQ*4ZL83$
zeXhmgRr~{X9#;1$JToe$EzPp*-S#T}LfBU3Q_F<St{)IoQ&712tw3jSAb;~VQMOoV
zlTE7ww#PQDvb?`gKr-;g-w%BAbBf}fA9`ub?wf5pP5WF+{iB-6zoWGOvuFNP+nx2X
z^Otzb!DQcet8IT9nQThhe4LBP-T6-Pva7`sU$kDB`u^YV5UCt;wlctMe$&MTTUUoI
zH<k*hEMiM?d)iofxfrov;L$fX=ycA8&cO9fXJ0<IjcvR9<Jcc*N89`CuAA4G@8fLN
zbxXK4`$O-{=IrCkoi9GPaoBbDxswwe?mRC1;bPl$Oj~}zyEobfR+$spRtJg*GiK&H
zP5NNtW6Q9a^|UtA!oU04H2&0u$kiWt*B+)5Cn1ru@oQUH0MBu?4YL*pUtRR@ku---
zzCDL`Ts_C7qSMXmIUFR67!xC3I~x10cgyEI`@nJ12c{zzjRU7zORv3NSK`=eK6kQa
zOZg9xigw$EX`8;TI5(fYS$6f6-O{d`5AsW})g3TkS)$|k_U3ejwKpEU+$3`?Xq(_8
zIsXIRm+CIXJ$+|-VO!bXssA_@S!@1(S^GmJwK;9m|9fc{q&9qCY14n@v9Pj(gWK`W
zW6Q6{xE_0KYn9W#UtL7~o^HvlpWO9(+Ai&_=dF3vb@RcmO^TjkiX{#5JCe2?O-_E#
zckn~G@rL)2x0}{8JXn|i%W+bY<(?&5eHyuEpAIZtBls!GbViJnogvc^Uk=CqjgAW<
z|F@{TFlGBw@;`9PwC(Y0wLhPf=zgf`+nT#VH=}V;7^|ZO|HQ-0XX^IK2y!=1Tb6XZ
z<a2Y!owe_aKYs8wsqI~udHLa~|5_KrR<@L@$QKGbA9!MDwS`++!||2!M2p{{E4{Nq
zOfw5APO|p=+VNN6*5{{2e~K2pW_if^YlC5O3dcKHfrjtfrY4oo`yA#_!YXek+`as$
zg7wL74NcOmzl%Q}e8ci*+U*AOZBrapZ>|mXD?ar)^vAyfT{)>+b{(G*j)pzC{`P&z
zf1a*R_aL#y2ao(r2<Wpl`tX!3xo&^Hf!;4e9qV5TQFjE6c?9z;`N{7#>wm(X`5)x>
z6n`?D;&p!KpFQSMf|j!9)9SeNE^pi*ufI&-^5poV6F!`bD0*TyWqaJ45Zk0Y1vfXl
zp54jM6lUE2Xv@c7!Si`F?=9y8pAJ6waB_ykZ<VTw<+F1Rr&d`$jbXU3WYw|q>Guwu
z+48M<zyCa&&f4EH^BEj3n=D$iXu`yajc?xMq@<@eA1^-leT8=A`@P>U?60pkkdVE<
z{?1F#!n3%1yE9x2LBYX>si#CH|7PQt>jCZ3i{1L`^Lcx9Mm4@qU(+5RRxi1$x97>O
zf<#rj3N5bUFtY;*1->0Jkd}7h{wWfQaeMbKoZUM8kFxe6iO<WAKYGi1b)MeR+eT8o
zpyeS~%k=mCP&$%y`TW=Ey3uX#_y3o(n)|a*=y<=pdt98Hk#TNx$Wd9lUoVt*JG<r`
zd0I4a&YYgOy;X@PCMbG%c`>=}wBxun7c|v)zy80hvfGyVH}<|g)joG$JR3udn*8Ug
zwTE7;kmUO=`1&&Udw%Pdxku+GmmV~}urqPf2JzsIM8RM~lRu7s;`Rxy{xq-2>H4!z
zpW}`%vYat}C)eXe>6Ulg`QMl9v8~`Q6RGd==bG1iuFo~N!iP~!-KPKd<N56UHx1Vu
zpTcr~pT~!{-6uKEKW@HbX~w>MgJg_PPc7GFq4=f)$2PhK-dj22cCo6QM+M{RPtO&X
z7wz^vKJ)X{o#6&1e;hgTqav1XDz#p>HScxE{dEUY*%p?cNaqmr+py4-)o{J}kv;c3
zrsy~nUQXX}V}nfA+^5eucusNGY<v0pP8jFAKfmjvLw@eK^uzGflKY1;w$$VcF-Vx4
ze^WVg%hU7?K5Zx7Y~;E1@AuPtb3(pw#j)1!dm8Zkbw(F!{l9=8pWBs86C}@F-P<+k
z+17?$#t+*TY4W)p7jZb@X>j{l$koUH>+{ZQ=KbOkyvOhO$aKNsea{}9S6u)5aPHO*
zNA@ak8Ov^as8M;>@qkkUr~8zi2WR>ZewWYMs=v;kZHJxY2mdGz*T0Ha=0#_eesp-S
z-f->Qzq@+abf0`>SJ1uBlX<gh_VFV{E+^B@>#n_#Wq6?FD6d)d8n-Z(>i2!cwMJ*Y
zT`yRfY;nK$Mw3MQ{&u##LZ_AqXRQ9ishcXD6LsXQ=$BV)SDx56e_&iEU+)PTX#ux4
zO62==kNSeRM{<|%{Gy#9DmqW^u;vllc@727wAv4O=N<Xf<#1)f{fDw2CrsAb+_&iF
z1eHA<9~kYM(k$|oCaexHk$%X$uU+LKtA$itk#gdP*bcdQ%xdN*);-P;);1{@^>v-^
zRDSu%zP9f5)hlMba~3e+dw4TimP>!9V6(1U#ka5@>U-ZTIhEsZ@k3{oNT72a`{c*@
zduzoHJaSiD^S_+q_5axIKW-<_68tJYee3N-Q%x6t^LWlCR4QsRnRT1L!Vkfd0&Yti
zAB%I%dVA->(sdn+GB>ygeQ<uP*!7Zi{eu~03ng39SIo}7Q1Iz`+3j<=8qTLfce=mo
z+^@dnu-W2+9dnk7F9<G^S(3J@Ha%p1hSNdu@W2m8LuIOe3-O(?Z<c>&*VF%}{@Awa
zqJYvfpA;tD`}|12_Et^6iQXXjUZ*!L0-JwtEt0MK@6Tx0{a2Jd-l|*s|7xeJ8{MYJ
zuQ)z)tLl%!B))w<H+v`D{l7+S*YlG$F{fWjd?|T!_q4_D(#-a^rOTr?l-`*iG5L#h
z-MlKE-}7`2_)qSCG`VB0#m-NgZr+--ti@U6rs=)pAB{0z=FiV4iucVk-sf?nHD1oL
zu~~oa(es!49-f|ZH$%(BHlyOgrH~DKV$37=B%Hm<_s}T*{o1CD+~=-~RvK=6vM|DD
zw`R*?ZO+LBAFmd#<ZGXPCnG1HGwiHq%Y^51cs}y}UcK<rAK|v77C~wKeHUNW?ewv`
zC$UBN@+2`UnYg0GCI1zFWE>G};XcbBRoYrnD8I-4i^3(9<~wEQR(9$qI_}Sx<<s98
zxWhnjb(_5Fruc2K$3M<s`obsE+CEwQ;o*mtH;Tel)0VF{kdC_~nZqWYImxlYpwRA~
z)E?>k{wt0a@3l9Vj(fyqFS@oV<nBLPP@(!JWd3=Z&pe=2l&#$2Nk2Y3+@4aw$uMR5
z^vB!p*L}|5wVKP9eLYHk!@iQ2K^M0CJU)H>-fy$6+L`6vYI*i7ZTBnXf18TdF(^%Y
zDtdAEE|&d4f6~3K@4W{ZcHD9IL#2;SeF(SM(k~^NbB*+tN|f`xkvso&*P`0r-yVKS
z{rtV1(Lrfq!nrw?Y2S|@Ig;?}%geCyUyq8%--w;RIwUNt?APZX@Av=j)8F@lsrdOh
z*P^0Ny5ey~cW-UYPTceG*fzKIhx(`Ae_yh{ZjZnksk$w}4^^)RE+_~;BeSRQxZj7!
zdvo8NfA%@Z1XN3vx4&zjk$wB~qH~XoepY0E$e+ulzw_c<!{U$67R-Hc!{XY4_Hrvb
z*{R*_lf`d?q9dV>e~;yha2{@R*-6!l1sr+or0Q5UUk<+^6IY~cAIBla|ASFD>0j>m
zjpkXGO&%{_)PFnISYoS1?Cq~&(x0DxJ^EtCWwW;FTik<Xj{LN3-nda*P;1VUrdL*<
z9)5GWe_^Y{Rb_r9zfIBSUh-_*=bw~vMsxOI@4REFY>WI)i0@D?Vvp!KXa9Xy;H3Xd
z-49h`+XY!o&p&v^Aij4OW9jqwuRfl6O79G%4VC?Gio_Ke>;FI4A@@!F(B|zHsRu2x
zHD<9oKG10S7TZ0;FkO*D>h-7Mds-Q6{5Ag-IbQv=dvtudlEGWv3w{-OFFUTCdOP82
z#Wzb4NG0hgz;bb`Mfw*LFn7C!veaAyg9X|TI)Vi5yjHeQ_F?|<nvv^l!GD&*#1nTp
zUj39?RrGw<-#gzp-tHDVG@;Y)?PO&yrza2Y2W+ZW;IWEUa|)izx3fUCIj-^9BL4^T
zH?c4*$kJ>$b1XC=FPx{3B{A}T)1tYeK@N>&2^YN6Ki2$K(#cl#;_q$T9By4G`u+p^
z!DsFZzg&=z*s^w>-toLmvup#l&SAT*&dd-n{WCL9)bX(2pZngoKX}M*y?M|6t#keh
zo7U%Tz1649*_?lVqQLSyjE*iw4yALREMKGRditmR#gb?ICr;_#i1j|wvizZ_(DlUX
zpXcQr151xCv#W5l6|j7{lkc|l=kJUD{WxEC{fN+y1LnyrM>LxidfxKRx@kAzOoqXN
zwHD&MJ9l3!sj~l))jD(DKOvhEsXfBheq!q^HwfxZ@4Fc?IXuHg>D|2RiM!Xlky-cl
z*PUf{d8SwEa~vH0cOLl9zr=RurET}c!wp0|g36=1wt1;)^_wUaxj5{uRgByx(Dvy<
z*vngtU)`Do!~cc1E|R?}@g<6DQ@o#1ZKoIG;qY%qcJ<gAygIu-e!~wRo=WAbZ|b&&
zbn7PbE&SE;lyl`-SEHQ0pZ$4iOeJFsrPHrXo3Xb3`kG*dhAonT3=PJwy*7MbS@R-9
zwmET2k?gnq1yVVJ+>)CYS-)AH!DaZkY2yFLjYogoQG6R8n80m)&+O`!mme-aSv=wT
zid(tUr=9wEx!L{Wi_VD&8*cyC6>Ix6p`c#kTy6BTNm0B}%%8%<6JOk}XXTi3O|$Ta
z)AhL<d;<^c*{vK<;oEm-(YjJy!54>*E%#SDc>i{#W5m50H6A~&$(hqKKfYdBb;tU_
zdd64Fv&t5`RBa2c-6R<U%7M$<>o_8lBy0<6wG+BGe(C$4c<o(?iPq|vs&%`Qo;}#O
z<sAEoJ14qT4}EgnZIEBT?X31`zpiSj{-wLr8H}w{nBrdUzp4A&$bISL$I~C3{}Av=
zo1uYQTu;H=e0y+h6xXR2ue!Rr-em2s`&-o`Z-3AAYQ*;B<9s1uVNp4g=gsT$oUG#?
z^Wy$~d$)eMUfb$3>vdKJXlzJ4%ywq>^^a0>4f3xYNpPvY{k{5XXs^Ha!F??ZA|khT
zhpB<H56i=x^)|2g^TWRHKer^|$ezNpCoIo4g)IA8VtM!6^ZC*BVV@p#>pLlI_;cpl
z)bO~2+wa$LHy=#ccJ^4WH0aXD4wrfHPf{Kq>%H*W`kwxF_U4DX8gjx{tzPXMJ^ST@
z{9wKKeLcy?`xLEzuTL-A?Y-Y^@~UH}0;hHEY>cq{!r;WRaqg?<Y5Vph^xyg4BmDiC
z_FwbIt;~mGtLkPYB?Nx^?(w}`$K>FgI7a0UUf<GmPR(RleDP2Aj`9Z@d&~-UpG{PM
zW}u<=EWNh-(>8C7JWYd}Y8SW5Pvif`%M|wfkgP^Pg;ufXsoQ#s7QEwc|NZmjDJ>t*
zIs9U085yQ*UDF;Dd~4;cIcH~2?sA;C`#{={vQ_eC&OMBR_Dbu2d5W0VK3noi=kv2=
zi4k8EW%Tw-_jWDLvs}J7h<Tdg$@+!CzqrKibS4I}7jDQ=xw7k*-*@#VDoTNy4scH0
z>Au-W{A%uQ0i8Xc-{<za$~&%qx$Ate^=b2G_c_kRw4Uqh7j5-r3%?_s+J4MQx%m87
z8}}Iv9oA(F)c$9hh}OTF1}Y2H<R=}OuE13<aJ|pBdDF|5+u19u_qVWI05#QEz;Rcv
z%m^7XiddR)qVTpeM{o&f5$-nroE?7aUs_li?|A-uLB_PsYxNhkPAROnW>~vOgl#U9
zPo9FsB9)4t{H$kR?BL1|{-~azw{c(98cnNE(_5>`w%m3zZe0+mRKQZ0!2LMkrQ@U>
z$8$VRZ+D2RKd|ug?pgV7f<N?CoG4OW%=qb-{emn@-npy9OioM7Br>raET8qKF8=se
zKlg%X>MLwMuDEKIv5Z0F>Q?rzCe!Pf|4%u}ps{62?dz9CF;44q4S&ws;+CBh5ae(w
z$lyj@TK~nBuNBwd<?h|X!j`KoA!EORb)x`F56jtC76HCto4L0>kK4H0jKSbV%7kh8
zS=)P)DjE+8HJ*LXxJ~2aqxbUm1u91__FMibKN48AR^-#I{c6>LChR=Z_#@&36Fx3p
zBX|1qStplo{2ITDWqOXC<K6L@CG+O5{Y*YRZdc~tdRkzwGm+)q$J)6OH|;~dKAm=6
z_k-h$7m*w%=CO1o{!F&jH{jZHK!b(9UgGTY|1L-S`WLR*Tq|U2ufw?L#y#0>#(Q(*
zznpx+=~K7<iRd@hRTpyPn%ezbKWuoJP;iDnVsVDlq8<ALj(&Ch@uPlm&GF+IC+@P&
znCWniyT>RpKKWnV?Cj*KPM>dyS1hF_Toz9(KgW9Ae$U-+o8Q~<_!d8B%WhiqV747k
zVscvJ)4O$BPuvMV#vsPVbIbW^0dMZobj2P&_p>Y2Oy+z)bHve+gI_UHmi@xix9fku
z-p~HZie*NCN$U>Jg(srl&U+od_+W?g`gzS46OJ^5`>y|`>M5p}=ft6xZ*Kq6yf)2*
zMKNvN{GJ2fe)mQ2>hIiGdoJkp`is)eJ|SnN-qioway6Mx-?INpy=!Aq$)0n((i$&?
z7}Yu_ANI|&-@J|GQqX0_s;}uwH2!>)nzY=l<jwnk1=Cq)FdX>V`&8mnnv@1xYwU8V
zvwwFMuex6(z2MT8|J4Vd8!3EBQqr2x?jZkJQ9*=t&z}SnxrjQps>Ak2!%SBmT%gOp
z<Z-d&hljK4-e*sItza%Vuh@8Rr+smbT5ox}Y6P!-U^cHs)kfB*U$wSql?ZT0ybwI%
zyr1Pg-`4F~B|qNZI&F3}Wp(UwssDTiH-mrqF8^J<@O;$lL*81q^d6S{bu`gjz3`g$
z!{gj;GZf@zHYy+7qZtyAe<kteM)tzBXFqlAnkKXE4%^CI58u}tXNpz$C^GFiB&g}N
zamS-&4NsdZ_u3tsr2O5grY`%@(b^9w=lR!e)1El*=*wTs86jcKuA2o<^t*(8sQ6L9
zbVly+QK7`bZ~QZMuQxZTntHQr`{uo=_miSNIRz~Ea9V$V#V(oEJ#LGyUf}aq5#qFv
z@oRtU-Y0YL+1YQbr$j_W7jD=fz{xo;QnL8$EYq;tXXaX8Up95g{F+am-HdA2&$~1E
z<fwm1dem5Vb)Meg%#0Tw=2uHrr0iU-tq7jj*|B%&v5pC{l~*sPTJ(xLccsgB9L;{6
zH#a-Ie8uY3htJzb^KE(lu>v%Qx8|FuuyAwX<70`>&&^G{eImsOv}bU0`uT0U!_qHh
zZN0I#db|6vNsSL-YXP!1xMpXsKKxzpMvmE^zkjWBuD||T@$>2Qg+VvV>$9Jqn_JI5
z<IUSAJ2=(O9=p`|f3xPECq<t%W3p`e(n@U^l#kqTIMQ9Md~mz`irL5BcwFU;D5+2q
z;nVxJ&^Tk`?k}s$ZvW89FOaZd;Z71z^kK<Ota04+U!do`q4fTk(z{Gt{ObF=_Jyg*
zzwWhqa_yaK<!jb0E2JMBo~RHsrRmIpi3tJE=Er~M-^U#+9Dit8_p`$bxo7(?j4R|#
zJXA6Hcdx-B&q&^t%NXnK2viiSr2S3`@Hun(kHq<R`wu_)C-l-X<aC#y`nw-Ce|D*b
z@<v@L6)0v>e8x5_*S+!3<(cynp1l+4X4IXwB}=Ms%`0&puHF0$1xsHtxBn^>?MhmZ
z{~~-YpZ?Bs30D?|=0?xhzIlV>J_&(;%yrscjbZm6T`Rt=b*+5f<wM@<K0jObu&-nO
zNB5Hf5<Pvri9fho?;V`qw9M+>=69#`%-8*~K5%5g<i#&f9hX~oqO@XPq+jfv{<H5H
z=jF$5?~`4o!PaCP?z}wD;q}({cgyZYv(CQH9O(T2z}Ch5i`L%Sd;a1SUv-7`xB2T1
z6l|Y29nu2=ExefJ0o|+<wlys0>x-Y+=XD%T`|^K~J^0AIQQqRvnK<RF^Lj4H53SYI
zpIqkA|KVcG<az0I!pB1l3|+sRS7=t8dsuZPw{^v-xyk$D;xvvJ7AtyIFpA`6Dao>W
zUh<ALI?(b|wC}(cbKPy3tN(CbWj*h-`h`W{{DYs`R0<jY2*nvl|9c?((_qQd`;K9s
zXCM7+;KLFYqrUz(^9JRHgCT3rEeM_Bc(Fnzt}b#y)sL^wv_LBX%imq~`|fO9@u71@
z+CQ74^A~*kQlEH1+xpGo3^A95-w)YW3R)~uVQ6qGW4+#I`{YAQ?cQZKAHAM&@LRM0
z6`mjJ`<d8I-%gSCe8gljeGT)S9bS{e0{gla^OxN?_oUT9qDK7Bqxr1vGcvwa)IIR<
z5PH7&-=e42E5lXR-e@||Q+^?=jPKPkE&u7s=8i5#kJ8t&cqjbV3V1Zd@q_1?V^?+a
z7c3Nhs5|cfcaPhl$L|{-ODA0~)LE#Xv`n`t|5$;@+Imqo-{bpvV_Cgb8uMQz{7Cm_
zvcK}B!6sU*c-G;Myp8$40$5V+UsjYj8aj*Xo1?_sKJV!DJD=7pJL1d5n5rbO@K67)
zvj2M{|Jc6cHrV;@!zJzx8NrSVjLV#N8Kr&QAdxW1()`$)eSgk(|L4ms-1b^g&8<22
zeexzP)mP^{1aGW<eBaQK<ND2~H+^N)4I-r(=KNiD<<Z9H*Qd|qG3b<%<>=$*ekFE&
z%^9uLL5uzb*ebQNCdAh@e`TKY;IXV|M#j|{cjcuYwMHf%GBEMYDXL!~FTOX~)uQm{
z{DQ^o)1vtg%$y?Iz&d%c@4M*Tzoqus$7FBi4}Nw>vTcXJ=Z6tlYZ*cNZGIo#8nD8;
zu1<hEVuqm+%lG?&9BjUh`36Z3x4Z7R_TUafS8;0Yip(%)9is;sQ=fXuU+d|rVL7a{
zEGnmXQJVO*d6k^uOVfSciElVML*%!}GL>`xt4+`NbN_4JbE|gls@%t|<^fkG<rm3M
zPFtLRA;M<bH?~DCnrgQ}6M`D=L#BA0FI~kKoYB?z{P!Bh%T5MaonLhBov&pQm+mjU
zaePUngrK2parHWu`)8gva|8;>c|~=spY!48%dikl?L$+a*&M0*erR9q+~2Xq?5$3X
zox<u?B{?A>B4&AaZX{Oc=IV;+Mx_*P%`E=*=H}yx43pd1*jC%?H##(AUOrQQZ~w&~
zA0G=!N_K8C`plS^etzE3pP!#koRst{pY`IsJtr9-TnM*`Z3}ko(lSsnmSO+=hX0Bx
z$D-G__tjd@@VVW#JECg80!MW1|G(cCWZqh~Ej0A*`+dfaJ5KHKlnE&C%P0#swAjYP
zxR2?I>BI+t(SJW2=D(1odtbWtK_mNv=jnBf-O`{X^J2_C3?-cmlar74Ick0N*|FOe
zbk!`cw3$W8n?<hO28oAS_-==<j|1&m-Tm9T-~oe)6z{App=$5f-h6y<imJz#x9Mg3
z1>N3g{*`*Iuj9OS&y|$f4s{}Oes!XY7pFBavCehuUh1yCIO<)6!Q^8L4zY_J6YscD
zCn5RM0HlU#+sogtgC~h4q@R>(cQ(@L{N#6Z%8}_h+iu4G61_IBR`TqszVDBZ-f=kN
z72S6+(D;m;z3orYKb3FYL$<^k?TlZRd2G>~&L0^+CYIfA&d#0w@$l2B77-gojo#WH
z6#n?gZpP)$wwn|0YSu9e==qpb+HH+%bhVuP;bX_+50C$Tmf7VO*e9>I{>Z;izHbk0
zTkN7)Ve>cl3-`XuPj((^<@ER}-LaXse%9Y#Yb`5swb@$lwx^})Ezx>@|M9yXkN540
z&t~#hX9mtaw)L9)!VA-!)~;r6mt?ThmO6Ooqrm5?W~bk;UtTsnzc{Y$!osL^TmLnr
zrRMF<6*<}<uFYh3XP&_4UnLgzOJmXuE-_D6-k!D2`FWYD;d=8bw!P^ad&BgPZoMXd
zVTBFb)NN8aZRRX*B3i2L83d32*&7faCw7VXzMJFO&3xCzpBgj&`=iJw|6cR!C+2_*
z?FUD>+_RsSz1SLSyl2^Gjg~L}SQebAFEf2{3pA$T7RPmfL+!YH%zPh%vn(d2adDiP
zKg;<-7l+0*FZ()w|6Y-1_O64hlOO-T{v(>ZlnFEheB$*t=k=K-FaB(2TDwTbs?=7a
zi;?X#JI}WDCy(CFb2F~sIDM~aQ}f~l88(mFy#8Md`o+s>0BLc6Dj5dw)*6l`g&c*~
zPo6AZ=Oj@herD<E?Nf4H4lmt)MlSn;_Jxo?l2Km!T?5Wf6=3OgJ$jKn!DL68kP<`2
z)Tt}1zjKN3T6XM7Za>*>_NU=t!iJh%cbZNAFKJz%yQV9)ypHpgzK-ec`1Mm4eS70Q
z!Te8W2jgwWnKNa?W_(jiG2NZ0`QzXnXX(X`&6k>$b>&|BecE;ZU_$4D;7N^Zr&avq
zH~noKY9i-Yde3IY@0n7(Q6Adc7JR+MKS4#eCH{`F#`&Gcm#&xJyG*cm`u*lTdGd?e
zpEsnH%#k=PcBJ9;WnnGj$tHI_m#=a9d{zHK%qLY9&d-7qc3sKon4prW7<KBJ^Xe4^
z#Z%`l4h?g<TgAC{x_{L!k=;L4zPaD&dAi`HP5bW!5<W+KVp*m+^t@u8Jtt!B>yD&q
z<$v+{jR%FT?zCGx<va5KwQkI>Ka%QU*D7-g1)SP^+YPK_;}kcBv1i=q78hw=aFE|g
zVlG?Uf|s2C*QxCNbp7?3lKIJvOy>mbHMbl#YrfXd<@}YQ;nn1`7fzHUaNoMG#4Z1Z
ze_ji7s&jhSf=&H_`A06A>p%Jz@3Wps+|q_2M^Si|S!{bPqomyjUxU9=h8eskD&IB*
zXYZZ4_Mz(at<$u9+FA-~eOtfn4F9p9Z?!8^!z$0_UB=VaORjrra$tpdQ_`0IXAUM@
z<~aGu`Q$sP<yR{=f3kmd(CfQf>f+yZ>AIS$f*vegub=$y@5LEYWD_=>{lIg-j8Sc#
zkm!lS&CShc-sR_9PP(^Tym0HW8ji5dKHcBzwGQuVa@+HFeMQaZYEi#k53-G=8YfR*
z%F%7by|wdzUG&GudlgELWjFukb+ffQF}FKbH9qQ%`?AbqZQQ3nxc^Mk+5NcQBDS32
zzjo2vRi#$VZ0@V;+#K)Lt&!Mt{*6kDwbT1j&xVs5I##}TI61NG|HoHzE8d>?dqK))
zzu5Zq8>*K5Q@AHzw&L!BAJTWl|I7Rf-y-F!b^Y(%7w0}@*R#KB&B%IHqj8Ym{!fGb
z|2Gy36CNCBta!1o-RkcC#Tm1XO;Ytf@Ni4~$)M$zA1<99=j7d;JU`igj>W^CPj9y6
z-Zoo3`KnyqkHij_YwY)!7@7|rI5X3DW5z|L?zf;}@9S~ZXP;T+hx5!jw7}wg?B?B<
zoDXNpocUZL%Hp`gDKm5B+1%T=ZpDOi6yDa*(|Z@P!@%)Q-yx<-j|nB~(>=B&1ZCM+
z>B+p$S@W$#^X{=}y3uR4RX*xe&v}>s=f}s6uC7fLwgn#^IEI9VDykgWmr#>lbS?eE
z^7(bQo_uTN7FROa^4M6QT+$$+;pB%&&h31Oe}8@D`?@k{Wx=yEl2?95^6%cJ5;LRW
z_v88IyW>|*PCPlWdM%sb^;6y--<_NZT0$B3c0X(OIlTijtBxNM%elHL^T;-Bd4=s|
z{B}}xEOBbb+*qnyl^pM|PoFiXe*W|Lm8W&u%<Csuvs<sPODwD3yh`l-oEjc+>Hfzv
z@6Df;b9j;EjETEMPWRa*Y@6S;&1p|v4i{*O!XzVS&krlJ*qFRe`(8hN793HK!4uYN
z(I$8ArP}Y)T>CEPBzQG%66)^1)BL?nj-mbF;cwdViFbFl2E2SCdu!UZdB;~<3V%E|
zq1NNOx$L70`V}$DnS4HFe?OdIvS3s0?8CJ?yq26V+5B7Y+WyYZrQHc8f-z+a>ooW5
zeCfek!K-*^|Dk!_v#u{(aq{DH&a1h*18ybN8JgH>b4ec57Sx)PQdHma-C1MBPyR1$
z>$Wg(f!g(ri_ZAJ)yRzNzHEBlIXmO+hWAc?jas_p9MVo?ZIE2%d@$+nJg1o@we26o
zqYGyIJHZikF>&|B73S9KR;)HS)NtxrZpY_pwzZ;tt%W;+ZZ6yyV0PQS?c{>sEx)%<
zkFPJNt(uvc>+-kt`o)5mYx}yJ0!=C&*?s7)mb&*a_@CT%rS*5)Zy9sHS@(L^wpFq#
z&Q)J}VmIp~yM2O+3g`L5-bqz8ER%&9_V1`%VZHyzL#bW6+r0A^uKcmN>~=)l#0S6m
zoBXfvbUP}VG`DZ~cYk3;zW)o;v+MM}=C7T4TVTz99+Sf#H|9bHsaPBZj;uYn(>NK@
z2YveD%GZGHqE)+imM45(eCA#D>OUu!+3{4dt}1%Ipu(T6B<uQ`q<Z7Xvw9xdKK!p1
zYOw7{D(0VO(|qz{dw=WIkSMSH8zth3lq0{cUvX}JdYS$8<?1Ysi*>&_8vFX!{e1oW
zx+&;Pri%p<pQ?_t8{W}dv%hccf1h4A+gJKJN2kVDJKTMBi}UXFl~I0+KYse1_Wg6s
z?;T6|W=ryB?ARhRRb9^Tc1zj^1<#6$y{?x1d;STeEKRqGZHwJex3Hu3i|^`(s%*Vn
zR!gUPN{Y00?0$Ywy>fxDb_s8sgUX}yeaWVKjx4zBq;78Cc{$_4;$Qs7!}^O==hd??
zz26}pxA3DMzdj>_V+t43FaHl76`Twj+1`rl*E!#nJkKIhP<yjO;+CPs!dEWBCY$y<
zIq*a=Yw=wv&u})@JmOpM|G=|Hu~##8-YRrZVKA^TaboxIdDp#D`$o?E>Gi9c_H4^u
z%T`sKaHh1Y>U?|tkL6Xf@5I$^I{7NKZJBR-8@DVw4^u<^te16jmp%%x<ytq(Zu@eH
z-UG+2Pc6JSGmh2BY)SHl+3GfSY9c(hzNnb&^y*)3w-GeSw0WtKPjn$$G~Z6Wl0^?z
z@jRE}FJIOF`_cSX^W!BE{0yMw7^@$uny;D?dvMSF%^P<esC7*An#;5Lv#<X>hK7p5
zW!~q0CmgCj`wlcH^7{C)8NB*C1GoOs5|i7<ZPonj{|)Q+1}j&6?yrA8_ujVe=gO>f
zQZs{CCN2^=DrUOqn9Jmdx=uIW%QKRau81t&_?@jx$<={{d#~OGo!aWzYd3Gc{QTa1
zc{b)VmgUQ*KdqUU{_nxQ=X;)~mc2W(_xZl}-&Jpg8tICO{;zPb|8Mz`XW#y1Hy(d|
z^6o*o#J!7~X6?Af9Dk1cR}^#MiqF|^Zi~w>p4hd^>dl><mmin@`towYkMGk#C$uZO
z^?b1ScP%=9;i^;rt7k5D??05Zk;lg1#G06$MF$MG-zn<$x69xAHSEKlFQ!|}U5j`U
zE`ABgNWEApE2!f&NowM>C4D6lJZ#Me6AUE8Rj$WRV&Hq{(Jm;oY&xsnipqr-?%e5F
zzkk}j(^7Ud7Ha<U-fZ=s_k3f`&!UrtO$rYV^D9UH*<b(v-+~{CZ=>Jb*=elw{d@X_
z*I$2JU0?UKaL@kz^8I$dG+ZwJx9Qni{ryqFar4HO_StR!`?L-{6nRte;dCW)*Yr8U
z!MELX;=}t)m&b8v=*6!v4t;!g@jNHSbPZpgx;n>o3wb7QwsFlo_aX1>eAT1g=bl{-
zKL0SbQ!Pk5HNH`&cH)wL+g#}n>-UyFD!)DL;nu_a-tTr>-7(u!|HX5at?z8@o!2g|
zi>;`+uKVNly66vQ{#AE8QcV|dF%P?P;lEktEt`{D*$zE<;WBrn)Z1sij6XTeY?eE$
znx=E>Qnq!6^V|K3UDN;M`-tva8Q&$_dwucQJ#y92Cl;|CTy#IOJNN793wOTDFN!_)
zdg8+Q@|PrPRMp>csbn1seA|9o{@A-`w?TGg7_2=azC8WFL$&zT1rH2u&e|V*e(`00
zHOJx`cV$<+{_4L)>yCu(Y(*}<FVg#aN;Kp+*4gcly=%As$mf0Hyf?j9W|zqQSHHz?
z|3ov6iD3~#_H{p#cRLu>&HLK#hVZ)o*EGr5&$sBs%@|b)j&*fkOzWF2$DeVS?o!;c
z<4(5IraGO+Tdpiz{?7MG-puC9vzHyrT)Dh2G^2Q;*`J3WSljdeZ@YFbH!*fHC=Ec9
z!bQ&5Wz!*i=7zf^EEiQi32+#x?%d75aNzj5%)Imp?!w=*!WHe_TP^Zkw@iGEThos}
z(g!|zEjs)5h1=`K>e^4&YhSUdi0QPeRSI34XYoXAMzsCnbJGQ_E-^IR7L#L?%HKG9
z)k32wu2wxO+&|fT3!HB#^t|v@z<C!vg<t0$8-KaBpE>uFh>Gas$?ig2`}(&v^E*uN
zc+lx4Q){|m%RH_V?(a9wT~RqrZvzX1s<}Pe%u~SyPi|=QJ8Zao-`M^9&inpzeEJqi
z%QgDA>U}BuR=V)#=j#`@)+@^_<6~&>S?m1hL-z#B*K8S^yKL19Ww_S=HRb#FmCfR}
zmFj=_iA~{I0Y#tZul%1MUauduZBO&MztV}XGyatI#dPkNROm6gNL8r)|9Wrlzv}-T
z-W%SxzGlGWB9eF~nmMrJ%+{2Xi*!B|ozLF0>->4!<9_)Ws$30I^v=3nJ)Ni*C)W7u
z>{|~FmF{yXejZ0&p0{Zg+@$?-fB*4tQ&!zQ2@@k$smqyPb=Q0Ni)ZEH6Hdyu%lH0X
z`+DtL^{%N)_|)Skvvv1n30K`(?7f1G;f$I2s@J~_mt6?%(7NgH{*i=U(Br8yEVVkb
z>VI8ko0Io>?e94M`V66;=K^l0v5Gfv%%2nfXw#wFE5Ci+x;`;^?)#I={wD6*#?~-v
z-P{+OwkmWM==xfTX)Nu0Y^YMFa`oT(+Hy~|ZS&8cocH&~iy!udp^`u4eqL&t{qfer
zcEzqQOY%2wW=~tbyd!#F?T+h(72RjA_KQt_Zn`B%tS+%(*S)M4N;(EYUPVPk1-Emz
zSIXq)<sIYJX9?3#=3vUo&Nj@sv7zD5kEV+mN2cjsy4%^^)n!n(C%@G^GBR?<i$&ck
zweq%ABJ6xJ2VPuUT>GhZp<%Ybep{R8$5MlZKYXfpQrA0{U;r+=6pR;UFl_uPq2_n7
zHBdEjg_WG-$9EA)Pftx1VEJ{AjUlG`?N+<rd%xYv{`lcAzjt5c#w6CdUzg|qdSflo
zv8ZF$u3a5#Wcl9hdabu)`SNO+`d2HLCzw=q9sBK+o2&b)>(BlFK3AV4M4b~2`JLS^
zcj)1{wRXSXZe{=W|5JOe@B9bT1nU)UO)`;mjL*+I==;Fo+}y0qS00{yb^rI1_h(<-
zPY%0R>T&&9^$m-@<4ajje>}DDzQ?a0U#=9#tuNp7o#AR)z@_=ja}tf0ZVb`5Ce;yj
z*|FsIH?}wGGgdr}d|)AY@mk_fwtLUSu6^Iv{OewMlZ2$KAQRuVze161r#ru~e9bVK
zsia+2YIgMGmp_x$F1xQVtGcdpCT0DxzGJTo1OG)WvJJMEXA715_2!=W7Vpbv-RchU
z${p`7v*Bx=G@)OpwIpKOp<7$EpM9EL<Cv<k@K#k;{O42cYt!xha_4aDv|`S4w<zj#
z*&???{8!J<0HKz(A#Fw{rkqUdQvJ4}B=6|TUf}?PV&Ra&C+W?dt=ktbezv|KO8T()
z^g`~EO!4+yTS(mkE>~RC59Yr=4UV+rfQJV2J4!el55Il0?AD{=TK_Iibw6+Bt7_rw
z_J)cAk2Z+~=f<kf`}DYRQpdNfU(OM=$7)t3a4~$~DiU0E`rfl-nT1C)Gh6na|J{CA
zTr22#Va&VG2RmL|&6x74LLt0bt-_W2e%S*B@hP8+m`h$xZ?Rl-VB>e$*2U%<RE(Fe
zWZrwc%yXYhW6Xg&<wfhC*ku3S$=R#<___0Z|GEoz%CqeG{(Y^^`1|SZ`y<{A2XbG#
zAD>rh@n!q$i~HUtKZ<F!6TCV7-mB-<0#!xge>i59Z0c}+zcF^juhUyI?)`XG{z#QU
zVTa5M%T2t;<93OIa9+0jt?lcbUWYT6*QB?!&6_+?TTd@`lCMqN_oF+R)V4~WxX!{_
zd}(19_x=M;pZTi3pF5J|FUY~*A?v&E9%I9^w->MSn(S2)EZmurxail}hyDz9^OppD
zs=jmm$=nXtc;?EOAjzBg8#a{P2)r#+$tWRYo2LG;qRH+PlUngH73X7<g*W+cjr#a;
z+lyW43=M63(zDL0|D9)VSF0zad3~N)xcxla55@ay-J8lznU+mb`@y6Zy!qw#UB7Re
zFFd88d%@w++*$U)*6qtOHU)|``K@YhH1n2yCC#2Mc;RmOecq*)iswK6cwD~ytk{l-
z&|2HS_e?};J{)8(*tz8B+;uyT?bqwNcc%LN-tT`t)hY(g5sJOueK4(NqxB_4Nd8TT
zDNs48J#kUjx-_AK&mM8bE^+SQwEOX(neli`>D5rX-@4k`(gACVUSC_Ak(c-FX1RfZ
zRPTm}MaBEg0=T%jH&$$XZWmcvYHIh#pg^(V*RLuQ)(Oi^jNeC{(6D6gtv&wX-bVF5
z-(>SLs^>dou*_NR@#NQ<6_q??+w+s|mu(l-&XW6_ZCfAkNo&<vktc`BT|2I4y}Qlm
zsA3=8DN;1=-|pp;mbV!S-8Z<&fB2n}ef^aai<e)V;1}2s^48U5cJ!8q4y*Ie=S7{J
zzi?;1=+RS(_W#`0*PgU6J(g<AJV(7CrFiSZl<Sut?EKI@=XdknRG0Yo=RDd4gO(I|
z)C%Sa-Vw9-#hlIclzY*GhLxRlXIETEY1N$;aU|7zQR3@Rfta*Kb03R(==@5INZvG)
zue}sCLtTu%dmNmhl(h=1UnDVZY+L-^;;Pv6V%1CTe_7wQ*Ktn_vJnZ?h}B_WNXoFT
z`OTz%-Ep!}Yu5Xf^|$r+|IL+txM{1Pt6arSxmiy<H%RPPIX6}F#NBtX+cLD>L>_M2
zoX5!g@P)P8)=Z(}iq(&@GwxNhvn<!_39RfqQmMmracWJGS)RLi)$4mMNs2!cm)X_o
z{hD=xN%CUX?Q5JJPm-RlXns7waIVg#RAaLTH@v?eOkG-TD00_tPThY)4IWPq8N<7W
z=ULS;N?o^O53esN<qT0<qFDQCs!R0!m47Y1UD_)!=hFV`ciZ<LTc|$$@IB$Zo|pdi
zny#q4wt4cU3E6e5p-B&zQun%V6Z$*--Y<&^R@;qwGj{x{VwiAL%c(O+-~C|B`PXdA
zkM=%$`~2U%vTI)shU7cO+}l}rD#V6MJmtZO-6e`U11{7y&52-QDBLO4pKPSc@4W4K
zAw$88*cX<r-^DrI{x|6Os93PhiMcEEEW;-7=ww&ZHE!?U3F^o`DKy!C@JLG6x!0W*
zx|Q6wo^{k1e*7ZX8FJhG_ASMV>jnmEW~|lwV);kkWWJK(p^ue+qZxnpv200VDd$+X
zUR$N*x7pR-*9|wFzt}ogH`~y(n)9NaSuJ1IF1B)~we}o~q}8HxYQy#}U9^a4bK2QY
z7W+zHht>R4t-OCY{MWBTw^?hyzPifX_i_1cGX|aLZ9L_7OQ$b!I5o>O`$N0^gx#XX
z4R1_%OFs2AvL7?p*%`RQ{YZiVQ`)~jKLb|oxqUlga~dybF^r60@`lY7ACo@pDYsn&
z+5x$3TShh8(S(-ip30976gI1$Z*Yk$D|vU+Rrv1RyEpdL?tU_3WAgDuYu236{~sP-
zYsx2M;jopvsbOpO^+(sD59>dZe^>p!;M3>%|7DD3J}-WMT&|j@NrC0f{VVBBXKz0K
z{%57oB8k<0|D>BFe%5B@KUDq1-L&`r%ta^N;_d`2I;(22ap}SRX@b#GVULa{|KqcK
z|FdU_LLJMbD>GkgVtsz|LdTTMklP#A**ZoZp1rlN>@DAo{dezjxK7!szIFGD^LLDS
zxdqqDb;jL3XyEq5wru-EjZH$nhqPz5wOYh0JmK+O)_>vsny)vXZ#=hO`Sga4jMGLj
zZO(7^e>>%0`KtMXwzo~6{M!m1y@m2dc4jO-3<vJ)*T1CLBC_3O-5k4Qxm|u2iqn;Q
z5BrGwOk8c;c<;rZx=yh-wWcp@{`oKA`>T3UZho=pE&jh|Js&ry)q!h0NEyelD5o3J
z!gkx@82qfy^~~D&j0?gSES++<eNv_Sgn$h)b6mFfcr3Ug9+c~sowAE<V!-i!CU;GR
z;xDq3MdnX%5{Wg~zHaF)Q=!<Em6omtj>y%rzRkP-z&C|U?5}LRXIX2<`Q3b~pZk?}
ze))eO_(--=YmmErf9$qv25yh6Yjv|%nE766F>n)-Srqi3%_%03b<0dwm*~6h{vKV^
zYuYsyd~4qCR8UcN^wHF;C83ihhbej9nxcK+q>b>+J7wB_`~L1`JnDTe;dM^ai@tj*
zNz;$E+)LhV6SrjlRC@~_S(pDw0zw{pkLGfp`+qc?>v_7vx^F&ja{laM&fER`|Nk#l
zMS-3-MJ*lsa~0m$@~!GsX<FzT+W7b+XYMw=_A5{GZ+L2%CR{n2!Z=x3TPor8vj6uF
zGafGvcyWUBpx*3q&$C+!PwlwCJtN}H#pxAmr+k)}<^Ar|b-~1gqOCoLKhzZEEaJ$y
zAwKs}QxiwToO|V-*77Tlyy`8@|Mk{<&)SE1u(bd}1rH{y(^j};)jZ`(9h;=Od*UCB
zRkhWpm)HHichO0_T*F)D`S$w<`${L=v%g<_-uB32{k>m;E?j%@{`-IHBjGt_())fq
z;y!8k^yyOx%c3Rm|AK>q4U3=ooHYFX{k?l|@Z|V^`YdiDeE-&cWOFqS@!~AZU~3kf
zJZ1Xy<Qp3j<Muv!{8(95FIm8#<VC=G`(n0c#Y+#3Bm|e6sDG(WoTzp-p|gY|@O=9G
zS~X1z&Khl}NBZ~9#BOf;*JC^-LZ|ujXT!=*DIsBDRWkQ?7OR5}7@uPLD_5;!QT_Ri
zB73+}r=(w3a;cF^{yksP>eFWth8H|Vb&iEetXISC?i5vPumAm2&0T$!_4c5*OC4|h
z_X$dW^lH=Zj%{`6`rAy`bDgqcSP-uA;8@}lrGn`XK19EHnj^FBMV1{CLs>by&N-_^
zzQ<M?ZcY&X^k_f39@lB1Cwt~q+<EvdUPtrBl2<mfFV0!G@O$k3nzAqToU1oa%;*m9
zZwZ=avY_AMYQU7`citD?d6sqX<hyjnn&031Mc?=(FLCD3JohhZm2T}5`GwxIW%ni2
zxOye{tokVb*m{?r9dn?<^Jop;r2(%_?o3~JAXom*qL)bd=>uO;sU~>Xg6CNMLxFuv
z*8?8Euy5V>%s=tOt~pk23$-1-wM?IA_e%eT<zJ&+ezxjA3)EvIjKl+S{k)welqb4n
zYAn6A#<sE4aKqONyVX}dY75LY5#$amP$)dH)*vO8tu>G1$tn|2S3KwKhO+l=^}odp
zwy$Z_@KO(Dom#L?ba6+X^e%tf{wJ6IFYcSTI%uNdFU}>r|7ELQ-E;YVvi`6b>s*PX
zr#5PdZ<mz2|Ni#pu|TNkCuRk%jm7JZPWM-md!N6?(Z9Fk`mW7|U!)T6Y-M{Hyk2FE
zq2$@w_dZx33z%T^P3Y0bZR_th@73PHda~z&64yk*5RF(bF}anuUBt9j-o4Ou(f)%E
zi>#48b5SpkUiOcF^4s!ut!R#UJadln^-IEKZ)`8BJ}`bRpR5pEsixP})REhN%|&5R
zao~%T5JQRSXLtWrn$^&$#lxibPGe8$?pKRSGD4o5&+v8r!S%wE=i~(kO?CB4W@R@n
zB=@cR{5*%n{=M{;BIY8E?>T-4`;zZAmbdY!J5N?u^qc9kWoz`S=3Qa4%=o<|EjhPe
zzSWaA`~Tgm{vLO<pL^bU9rt1f`@_G*si~@Myr2Kfet&bb`=-TTes(PSviD{)zg@@d
z{Czi{|8P1wN!6Qa*8Yr(N;!9SOw1B@6?}bdEqB%Nx3bn{4}QH~@1C2hd*|H?VL@s8
ze@g3*JzdKG?@$n*5|`0dizsu8)_!nrFu`Ea#GWHJD$}0m7oM`KxNV(xb5rV#t=ZQb
zlH?v9dRcNPZS%pmWzKrj7cW}GBwzbQ(8$=hdDppHTfeZWrgJ=*w_(Q)31zpQ2_ok}
zCl*bZVp7mpwjpr!)g#|0KR)sM{6?l+`-exx<9TjL<z0Nb{m;P(KPFE2?6qj^y^<sO
zf_)x=Gj~qNGG?>fuW&uUZL8<o_^QL5^J*ogS~X{!?w6OFU}3`Gb7DsOZmoH4i>&5m
z)Gz)e7}2ECW@GeJ>5l0;$&|pZ1NW`JvFvJ6Sf{JBsp-GTEFbxWDl>HsteK*^*yy?M
zl%;pNljqjEC%^aF;Tk<dS>^cBzzOrEZ^vAmTs~oeocG2KgKzmCPcP?SbUQu$ME8HW
zgQpZ7ZN=XHo$p=oz(DVH<cB%WzrQ-TE&i}>&FvE|$Fl!)=?m>>vExb8<SD-GrXqIF
zZOg|ZTduS<?)itkB>3%ls_$Pka98h*ne4lDXU@gTcl2i!M$S%rdxtMqD^kF7atLSp
z&y<KH!8tkl^B_Y;;B4u0paslx<5_U!spDhk>%7aiO6r|rez<Mb?}gsGCHBPZ+PxxX
zYS)xczbD3&>7UV^zv%T5V}tFvE-GAKww|0UIQ?y80Uv|jZozHuY!mxB`g($F*ciUu
zJIwfVn$UuPjFbGc86B1>l<)GE{gr*_B9F#b)eFmfT#HWLEr^mzu=%83GQUc0qslpf
z-V;}6+RZ(#=dK=Vb0Xri#-pP3ZBCCKs(yHT`1+DXw<m^_SpVvseX;bB<QLOgnYh4N
z{})~1bqxCG-(eP5vUq>4^9<!rywmr}>P1UGX;~s4x2!Q{D%14Zf^w}+k+wsIM;_0u
zzW)2o>f-n5E{wvp{|X9>SY66XM6$9kaWC*vn{$6r!?(BdTkI9w&L{?d)QFkjxaDe|
zg7}Q<xmoQR9deIEz4ppDKU?<rhx$YBu7^**u%rcDcAWL#*!E)zEFvn${;Uvi)>Hi-
z%eOD8`<(JJ1NSGLJxW^`8JbR8mkJzo-Iu1qxt*s>Z>`5MS?;2h-}3uhwr!3LGuo>h
zQ`&Mg)XB9ikHg}W_~DiFv@GsS^jG^PX1V?Vznh)c*7tdTbymDSy7I;MU0atO*me5a
zH@P;Bi9fb`UcPi*@z{gM$E5RB<m%sUy}sw0;e-lL6QlZne;S^}m)%U=@p|2EmE)kJ
zEFDD+euA!<E`Jxp;Uu!E{jYfY;oVNtEnezga&!)|sa81$?wd3V`jxzTu{VrQjO!ko
z!|SUzc%{t_yzJ>qH+cTI#A;*maXt}IQP63lj>3k5ER6DXKNdcjq3GPUV9y?#1*Kv-
z5ek|KN?l63cJF46IxPRC%J$=4o8tR&-A-zU+jyN_U0aWT1kL}wzqePg<HTg2TE(kn
zTe8z7lsV^w`0}mOQRQ~+Sk!Pg_u$?CCK|#kx7}hWu3hqMIp2iOg=U<qOj2HOEeKXo
z@SWYR`0=ozVKL*Tuc}up=U?C3$>0C~@bU`A0}FhdmaP-0db&OP>2cnpKfZVe3fMPU
zrMsWb+Ee!<asG8B;knf{$F2Ui9a?f*@$rlE;X+rE4Ge#W_MEI>TE08}(8+b_7vHbp
zji2y*;`{<;i!Pl>C*^)V<4V7vb>ckJnZDoxu7CE<Z#TYO&M|`_%5~n8JBpp#6<l9y
zPRe<6zvtGx@cqBd^*>g2m?=%v7xViS^^bY_R>>k?u~e4!A9u0^=2x4Z$(6oP`YCe8
z?ElPxJ$oFs+tu=2eYUAB{J@dxGRO0uFKN|~y1$|1BCF4pkIEOMmsz+dTD9(g7M37N
zFfL-77&zDVtWYn#;p`#%ZNl}(xB2aPlD{gu%-*}6&3AXctKZY;2Rj-~zgqgSIbTbX
z*d%uNUU>7m$NydY-)0Nk30wb|lg0U&Q;L5D>w^>g!OE(~9GulAUU^Vf!usU4?nPer
zbzVzvRaDNopRKiJ=LxCr`4XG-oF9M7R@}jsu9$4$AydRH)PCpD*B|qCnP1rQS#8nT
z-1iQTw`EVTua&LXc~853*Oi$UmY!?5e5+%f@c9M5pKLC$J{)Ya+H;kQ-_zL-o~9Ve
zc7OEV@#bw}r>el6KD|W^oD3&sG<bSEc*^yn_+;noWs~=n?=reB+xB2fbNGsLvF;0-
z^tQ`9i`o?sVsY{LWa0g5-j;4CH*2+&a?=SiP?ue0ao+FKv@+{k-zM+>y>>3&mUl1R
zp0S+w>sjhud`K%{k)KLAI}5|~tHzZbC2x3Ev7G;|D72*C_rRO|6Io~KxLKRsj~9K`
zal+#4m)BW4TXvk>`S`^3w|)Cw>`dbq%~I{(QlaW5_F`j#lh!fO%j*yK?&Yf~w)oS^
zoIY91-~Rfpvlk-+gfujT4)x#N7It!{)=V*TzTdt6ulH8{P~71(VS(6sucPOW+4oPJ
z!eTT1!I5jvLLFl-FIZCk%Je4l>pQPR-fXb?y&$w=p0U<Uv8<hZW@Y+TFEn*^k1p|?
zY|~d>R+jYp+uOLG9j+fI{rFMgGtb6SK|Y=9URKr%R`%%ad97EoTHS=_<Sn=!TOJ$I
zJ^e?MmteJP@xKLo8IC>yC7FW>21=blV%6W(_Z@O<i8^`snS{)Dwy@Qrpf2IQU$0g#
z`0@M4<Nidm*{a7`v@$A>9Z&AJ726<x?7)SV@at<Lg`au6Sd#VP_xxDqH}z>RyEi6u
ze1Ek3?zgg<f;ahb{oh*`wHW@mx@7yx>Pc7U-o7CDB<Y<+XPWCWhT>Wup`CUgg?8FK
zH#Yt*^(SRbd6J6W!Orq*xudVI_B*JQvP(34d|CYQv}b;`X_yFWP0b@soA|HXJ6aC@
z%z4Nomd?B?>iyvxXO^?cte&E}Sm&v@hVMVis57ez7roBhGV}0l3!OMqro+J}f3`Kf
zaPhvsJh9uA%W^&Q`IQ~p>W-gmsF|($Ogr_<b2+U_DYvEnk3QZJy(Q8A^IMDG?_c=-
zQ+1Y#%bRd!r;Yr<tNtP#0(Z@}$o}Hpq`t?bft~Nymz@`upKrY!)V^-=`9;6Kco*EZ
zuIaI{cyZ~u!)&A8jLl!=c&hE9oDLSLi0JUYo^|lhwY~GRf-{!7c0<D)OmUdOD%WGI
z?JE;irC7x`sqb?V6;W7dG(~yyBgrLve@&xSzjM$38_jt1;AvjDthaM~cxM_(zG}H>
zkfJ*&q*(l}S&2-o%>s$0UY|uPybFHb7i40%<F|{=MtyPl_D7tq3Hy>x#B|&_sU7(L
ztWZa@%|nH-4JCQ5cc*`zVExqg#MOJ{Ou-pN6YM_uduZ;LKlaM~Lg}CRjHQzvR4jd7
zc}Dx7w$Oq;dCuBnOD`-v%c3#&9i!ke<@ztxe+!gUe;o3j)6DaKqV%MLCvA?hyBy@r
z?tb5?mHzDIr?$!)A)J{L{FHg+SBVrAE!;Wno}<3V6TLr%o1RZ-opSDZO`wEZie{|W
zyK7;)H~Jc>uPbww4m_~r$0wf;TyjmuHk~hCsq9+ObTs3;McVs?@v}1~O}YP%#dSlR
z!|Y{;CVgM#uue^VeeRxY`89JdUTi#`TI^iF^+0qU>pG*Y<*w_Ccz^zX`9eD8`h@v*
zHf9Tc{{OXw(XTv(JJQ7K*ZnQ$jVxHxuNcW*z4m;H*p$GNCOek>shfYT`t=F<zd{Bl
zyQR6_=?MDs$$UA*lJbhn&?r@E+0z)tsYkv(S6BbXx><P#lVuQ-+F!<dubCY7Z=SA^
zz*M81bcn@=&3<}(o#n?LZM@QKy#Z{Ur%rikh%|Dqi>>*1bP|(Vlfr|m;qgah%kKz&
zh}yb!tAP}If5Y;_mOr??8F^+c3W5x<_e30gDfh>za?y!{52a$RU$!oL!!c{Ucw9x|
z0mFj=2B3T5u4I|!m_;Ahcc@dN>%op2mi~_(Ju*l>#?$|}Ng?6!v0lNBj-DvL`~OX>
zm&~5MB>Qvit^aFGWxshJa5;7|peU}caZdPw1s*POcMN*Y?_d$lEIxNr-gf?WrwQ>2
zTmNSkvTgf+Q-9*?#e9zQ4nAuWtyukwe}$<m->&zcZ(iIawO;<8Y+vbnzMoMS4|T3v
zzA*5~0-K||Kes+kIbo#ZG%Zok=iA{GFMn{qs=n9OapCP%jTBCaNd?AjOKn+L{qL3M
zo33v?EIY%(f5QYJp+c@NpN~t=$@^6^b<VzbGkVlJ3a?7YyUu?c;b3TJb8`N^bIU*W
z-d^vVf0%30+U4IwUj*rYifV9Pc-H;b3HOO+Zxp|n?P)%j{J&wXdCgh(Eh{fiw0<eO
z>h6^vjyIAdd3MN@2uej=HiCpJq|52VDr}Gl9>^(lOv?Htu#Gp=L;k16qoQ>Tu`vgP
zcdBt)PR&0s!BYP0?)>Hl+kS~Qs};&{J%95lTaQ5^TdwtR&7Jo@7dAY8F@5?Xfds(?
zEhkz+KC!KQd_eL}U*3+nwi8wdv59QHn105+=%noni(l6plT%w*y`P88xf9U1<>7wk
zLldG^?CYN^2Om*R{vvFU64%!D_WF;zu1@Rx_+Qw(TUpKg_wDRI^W?)^I*TJ7$)x<~
zck=dIR`~V1L&4ARH}7AVHci>3e*M_*r}`oqC7eedZ#%c_!?A__3}2o^NL=Jre;lw$
zqdP<T+g=-<-}Bzbre5jvdUD?D=*zFUjcw0GS1P}Fl)a3t`?%rmlbq4pnP0j1KNN2D
z>uYhct@3koTja5Da`MepnI0M{>b&pk|B3Xi$>1msxpc!<FJscl_e;$+wmd21yZk`p
z$cOg+?OPvjww?I$L8%#+<zG32OOLb`Iw>yZ&ikosBBUj^rsnedoo}aA?J1jaC(uyf
ziA-#QBZq^)MQM4P-Ph#4e6Z=?S^QimSK2IxquAu((nX7uH0qZ5%xp@ZSLs%C26R-l
z2;*dbyPqlv@)uif?$13tWAX7b>yCm;%>;u(omUNiyibh{a1>y>E;s4&%OejDw;R^{
z_|Q-*Yf}+$>0F^q+Sys6AFQ}qnSTEKX;Jkh<G?<Nl4oaTGB3SUe81-Uy4V-5y7(9w
z7y>?&G*+Zfc~ieCCCWzFp$?SbZ(My9y>Per36&z<J3*C9aSy&3Uq2piQe@k9q~E1B
z-Z$V|-qL`RTQoZ48-w?T25vnrm&LcumSgi{m18M?c#G!g$&}a?u6j6Q#$T(h$#qS#
zz4zO1KCC|%?Re<>#5HUGyt{9+yrrqX+0T-taFyT#)o)+!F5+d6djGllZNlOSszJGW
ziW}1R_%-S|EO~J9^|IIcj&Xm!${qLpmUX4%kLrR7iH8d-zvl|Dsta-Ff3D(F4_03I
zAWcO?$36bD))u)P;(VLm_f9?c@#JcS;CbIIAE!)MZM?u!qI<`k)d?pe9L`z_&r$m_
zr%rQ$gq{ft=RvcTY>kkt0SVidri1^tOaOQI*qWOT*D&$kUUz6^@6;FB|M(StUAwDj
z_rChX+&}aD7jYh3wEUZ>g!6?^)qp#ERYhF>FV)`a?rDmP(N|Tvyytb;7TKB)yAAcC
zrEjg0JFxL8>x!Q$lE<%$JUrq4(c<GxjuN^5>@J-wZBrKVJE>i)Y!j@D*=A<)ey6PZ
zHC}iByV8@IOjSxUHwPHh+NKE2UmtMs{x(6~>N=TkrGHz)FSN@15iLscP+r{8wIla$
z-S3jyCph(rVnsM-1h_cgnRZ}TwV@tQ(emX^lb!T0e4l=4siot0PvzA{GqYaXIN9;<
z>iZV>Jf&x``rcNdxO0gYZ%;ij$75ev*8Tg<=ilFyf3||{Ske~ZerY4qxU<*OS9Ko$
zeLHzIbH<8__pi-tzB%SDIn2OtW9}Cw;k{8}$2<<TU-tc1!`z_9bp7zbWw)=j#n;wK
zu37h>+w807o!43H0*Ak_&7D-YHn+U8E8LJxTv*-DrD)Uh_xo?=$ZdF_eJyfdO=Z9z
zoybio2hLqRSf#%`@2-@H{Y9t6ADslgJt)}K`8FC{W*tmunY>Nz{p|K5T50JIeluP?
zG0QZY>06?S)Wth@bS%|WRavd(es_HzbY`BdwMLyp$+NSw-EHJ@zn|bc`S<*RPoaw%
zwH}Mv?7aOusU&{Fo&P)^_D;T4y{%p0`~st5#X8HExqB*JI`VkWlPUS1ZmgCo_HOnE
zqqw>CB9AZWbH0qac<kjn@r~aqIQ>d&c^$v#`m1{ecUrbuPh2$j+4o;7cS&ma{CQZu
zzNzKuiN4)ToUb-cdZfxwu;FcE!;#>o-slDP%nx=Rm{)z;;#09VLqYev*QY9YwT$L}
zv(R%oFz=cC&p+GKT-X9j7FV9{zp&%6n}zN^GvS8`C!%^5?PQ-Yp+4E6P=#+N>(g%Q
z^R>EJ?jP@HrTEwIww*bxBAvEX{-5rgYah(4x=L9Z=S>#qlu1V__G4}sFbYHX;x^ab
z-CglN&9HC1uIuxS>JQ3Fs%^vP?_|(?%HLwJt60!g+$!r|)3UqUf9mWI;#+dhdS=Uy
zMsts|)1$thsV*z}o3TZ{PD1_K)WwfqBo{=zIxm@S9=f>n|Nn*mUb_mgs++PoUsL-3
zkGW^UBLjK&%jaen<dibr;<sm+9%`leF6Rno@&v<Y?-hH_O`f;QJmCM?B#w7CG~K?u
z=qeNol9iG8clh*)qn8&ws9&ye(0AVHlS?L79O7KBq`rnL?^C&PbD`N%?@i8+wx<+|
zS=fE?{9e?{Q@Q!lif_|mpRin-7W*Z8;iJ<=%zdZBEhO7p*ZaDBd>ZLeT|b*wUgsy9
zUUY`_{h!Xq7sfp*bnYu>QfrebdcLUdu=qBP;Na!F-}ja9_}4^8o6gPDE&KJ{f4$@!
z&KNQAzr_--nbek7@jZAxJAKi%?*SfvX3NYCnQeEVI=1ieN+k`wgPf~x*MGEf%P}Z^
z=JV(yGdrJyz@GcRB|Q!(-_p?6caMyW45)coVl`#@bniaPvNsZ0+1bod$DbB~*7-92
z>@drE#kPNg`+jXcvD>W*R}Mi(8f@oeb?&R(pKv)*ZjS7k>uaOMMdTN0>}9WbyY)KT
zo^z7_ejK-VTG%n~dCWZl@9!Tze*6eJR_|ijg9D8Q?#jJKUB#>Wzy3XcmRH+J?H-Q@
z_Y9U@|20kTzj3accJWrj-dyRxyE}P#Yuz7;yl66In2@b;eDdaP31REr-#3rl7WO9h
zcE{nl(Shl!<N`8OV`ulfFJFIn(V`of3Bo)%>%!h-?-b7NpZ+N0cyhsxm%m>;Up(Px
za@4=&7qq*bB^Ii)N4-D%@mzgd>Dk7D9WS5HZ{qiH@K9V_|K0M=yyy2XOo<o#ueN-5
zyhHob*$qjFE%WdF+Fno-D;dTAM@BDtwSRHtOtG87@y<aX{hdYTn%Hh#zu@zc{Ysn4
zbd;|i@SP%Ho(L@sK$Nlw&pDqQNaAkh3V!^1L)rU}ReP2`&fb5m@XLIs*Nwj~)V)wV
z^89|olSlKNMD3FfRBAfQJ6u0me^@v0f{2CEuiJL+*;n-wUU%;E`<h<htzxRdtIGH@
zOwwzm+4QZ22Y&K>=9E}1FIg~WXQ{4Lzir=?Pwbs#&d+MTT-j%}K>payFWc)Gi)Vj#
zwflDOaNXL+o3<W`_*-3a<&R|H&2WX4KbBuu<|A7W=XB8bh0QmWoV^R*=H<S<*Sl>M
z`^EeJDm|`qn(c{U-)YsHA?zw1vu&Dzdr9JhO_L_SNfBw}&!4dJWO3}Y7n*CzFaNur
zRXamD@raB}z%COLCbeBWrkj?lE&jN=Z^94z!y8_ITHqNbl>1FiJ#@vAykO~LcRl?+
zXzx{GKQ;eN>tcN$*V!@#?{^kTl*P(je6wli$A_2J8eDZ>-ZA}Sfc~jzPb*~nwZ5-g
ztd$#cJaLo3sn!GEX2tz^b98Z_a!gU%Ho2<lJDN<Y+;>GB)3}(bdtD*+hy2=-sM#Oy
zZB+m8@#FFbV$R=f)u$eqpUmOYpcoy`Gf$cOdg-lMif#)lG?jPw%(0kQQS<-bi@X0h
zr>t3{Q}fxkK=|JKeZTYW)ct-tDf!yE*lz20I}X1$1+B-QH}9b8gUUq*d1fzYpT+OX
z7-Dka#%u<KE!RKtuqprf^5x5cw9o549D0}_yGXL}^4+_<lCA~6YHp<W9c0)hYx3~j
z&WU|WTV!(kbPw|6|9rK2{e|1NyMI*tKPq=^O{DRI8K5H_^Z!4eJYhmZ=<2Y<kB^QT
zew3B*ex%A^ka&pY!=Ci{F0;?JEq3pBQ&6&+^m~5c#-0Bw7p2R`S^e;SllNC=$?Gqk
z9Gy>CX1rE5y`Pc$>DGC3U-`$gm-X-eZO+bT*=7{7<ov-@S9>SNI|cogMt*(qJ~h0#
z)2u?u^FCLtWj=P+BH>QWxs5utg2$G`_O!NcUuaUe=eP`?OkLDRktp4*H*Okz`2HZ_
z(4#f(p|_bWa{kDEdbHlT@RI+81#;F8Y*^*nyVj(CNX>nrFZE02_=fdAmuI}bFY#$>
z&C!?d8aWtc7OJm}@;i6=qu9!y&$-VXS=qK&=V@Gjp;<Whs#_;4OL|_om)yQk`6mB`
z)kl*@Mbi{_{#brN#s5=P-Lo0{4`18NKdrBT^G3%Dn|~rv{C{+k&i<YAcWc26{~spq
znHtSbv!xex>~UYVz+Ao9da=5G545QSqQu!?-Fdewm#=RUv)#JBCD-;~uH*NW&o9=#
zVtsK*&+S*oeQ&!R4^yL#Jg?=CRiDR|C6iapzUJ=k#Fuy4?(H&v_`+T`<p070i7S`h
zy2ANnoz1;PeiFW0Z~pFMfAYJ=s{cQ?=2L!#4?c21M|pL!9-Chby(}4`GdKET;OFTZ
z)~a*)eKA|(kbjsfL+H42>5u%x6MKA${0>cszPRiEyamS;EqphWy>Hx_&0h8TKIcvc
zuN4<m`q+<8%$J}0ELh;^!TX;2LKj?IpF}YqC_KP$_qB&c$rC<XJ?@<w;tB$|94*d2
zk<_xW+!$XlX?N1jUnf}`i*gh0w$?1Ieck@T_TAiuS!SCBZWibB7P=UENqjCaR#!PV
zVKL{-|C^RtDvBBezIr<23xjRrw<Gnl6fI7AT5XlS_25mp<HFB>)`exHuGq6)CjRfY
zfD1`W4>1<cUw2?dbeq80MbSs<^KLXgd%IBNA2-iq$4}oAZ@pkSan)!?&X@Z(&V6ic
zIiJ!eJTnig{B^nNOXUCWaT+Ny@1o}Lx1RaDL_S`q{f>y~t6NL0McQUR^Q+pJoY{Bo
z{`^}jmTlcH*7QQHD|Jcc=LrkEocs6Awb*|CV(ZfRD%CRKpR(5Mxbs`(vqK@L-<4T>
z4<oMU<>bb-#;$#>(DE>9%iT*3weL55JsNPjbi>YHe?P@a`0u}-%k^pRy9Y|!x@t3)
zEMKmy->>s4G&J<-=KY(y7i8RBx7>ezpQ7`L{Z|(r$}m~9ZXKW1Tt4q<ItS01-<SDf
zDyA31(f3$ocg^~^y;cg0ldrB0=eKyaYV|s&#KeX7vst<?FOLokeHuHdG`5`U)Fk%x
z4JR9K9gK`Pl@Rk{&!?{M=X-A5y5%In`Pk{<&gb*GcQzHXDNou`a^u2d54R?xs_%@<
zPhU6RD>sPWU8ei({eAxF+CEB`g+M#*Ute3h_|{xMb+f!X9op;nT+;uqH=X<Sb#L>n
z8k(Apo}LL!9M6sO@7a`;mp}He|0VqG?QQm6x8}sdZH~)7@7HutC@CvTy1dL+Fw*+Q
zg_iKut5-iPv1;BYCw^d_|7Mqsg_4d1k8)P^M0fn2e|VDm<NnKbU#->RH(K~wT-?m>
zzN_p(_pkCoBOl(rDAl6cE~YbIC(gQ`@~!@Va7#zqJ}HwgR}-$DOfQK2*}S9j$a~vk
zCo5V1<=;7F-69QJ3sC&y;jfDV%pRvQ&E~so{;6_pP8H*H@w<)l`~EIJUT4V8_dVo~
z^!@l~rs)EIo4gJl(~T(H^*eRWyE;kDTipSZYScIJdLImA*~6$1YtG*JimT-Iw>AYO
z!DIh)E$)8ilBx=K5;*yjbD~=dL;GrBt;$vHx_+iIGV1LwmN!&4Rf$|pE1vt?CL`wB
z{)5Hydd=qK2_H+hb^n?iFsc4>w@`fx&)@$?GPA7yb>+Q&*XXoQ;bs2)C&7<xmbWB`
z^9B|y*#0l~%eDQyzK<$YME|pVti0azIP{XRrQFQqe~pu+m)5&CH?Doo5cTcu%ks~M
z5-#5Uz;}!9->K!6lF9%2o=n>9Br@^4#+E0~eH+SonIw@qavW-~vZ&33*>;J<m5vwr
z|7Dh&<vJxj%snCVTf}1CoDb`~=f2zA(7CmmKkD0@+mc}-u?5yu3KrE5%8tcNT<oh<
z=_G5<Wt6(fpa0G|x9MdYkL>#W=ac8*)a=H^|4pV?oo^D}X=S@2doHj3^|mwLTYI)v
zo4?v0$Kw1f^~A~=;XO?{O$)r|KHQu?eJ$_T`1#sBN?nKQ&p(vgp=u?1RA|?hnIW^c
z-nMRR&u9uia%|@_lgX_%6-(JxEz!AQU8^s4Ek#7IfA^Uu=U3f!(@UDHc{OgmX7Hr$
zpLfGH<)_>K{O&(H^v%~<2M^o{XkN!WzuNR#>Py$Mj>ny$7Op?msd`VJ^q=coo%ppo
zn@(rj8~-=r`p7!Z^XyXZ%^!cB|K9Fa(8K)9F1YbXl5OdUeb4=Za{aocujXG*{*wD7
z>E@~5rwUSBZLRozUkhFSU{Z-mj^UxV5<7Ma9xtBp{g1_}3Qm`VyKk!t-W>kGDf`3u
z?y|BSZ<$h76}Qex@sg`F4lc}!)h^9DsQTo!OZUaTYqksbs|9G*2u$aiuywcf#Y8Lf
zpJwKvy{q*<y?LTGy>Lf%pj_R*q>|FdYjU?A%qn+Y{K;p|)zzsIvsOEo?yYYUS?H#D
zox$(EeQ?=!)~(A9YxJnAuj%vN&ock|e%CFX0*Pudw^yYc6z{7lInJB$!utE?q|&bk
z-@ItNc~f}ek^J4an~v>EKG7}xD)F&}+~VN$B=^$?4zZ~mTXuHQt-kLqN}1IK3m!SE
zM~V3z>tC+^_uAE~tWRc#CG5_)s1#HG_bcPiKDVNxB7>qQ9-a@U^Gcg7SiPFt)6=tV
z?Z<=c@*cNLrFi42-<oEaO#EMSum1nxxc<MpqS`ifJBfR%2)gpkuXEnFJq^@SZ9bUL
zGL4y+b4H+v1*^}RJmxZ)PyeinPfgLBVOw3sq5NrH<>zOfTr(IB{C>ax{q}~F$9knN
zUcIVnnfCBdYu!&dj<sRk_J1DoD}H>d?cOINX~LxT_*k#9-1@a^c~4ep?PU9RO7!~7
zRf*-%3no?CarcEUU8Ir76Dn{-cUQ;n`C;kv=U<$#akuV|{rcz5dJDKRraj+YJ%5SB
zp~fizr#hajobcIe|F_hqdxVrHEf0FDzN>ljf6XqYdv>4PpGclEu>Q}+U+wsZ1Jt&e
zw~f~^^1Z$K|6ZM1!D&<fojE*h)!Cz8=A_;T`M>S{zo&b?pMSJ?D&Ohw7aM9?S-xiU
zoczNcwDt1JWMkgxKXno=rQT)j-u!J&GG96WoOg0J?#jN{_||=UskzL%8z*kQ+$!%f
z>yEL$-?40g^-_Iuw;A{UQCs!$_xZis{+lK|vXBhga=GI%&nhE{kkoza*Gl%goc(`o
z{p(8ZiT|<-l1jRQw#onE)tP(y(6)J7tIcPX-R;@7>i5Km66+wZdbhJnnHfrxSWP^q
zZYX=pk*BbTq56Jcgw;M5|F^FbYx&u<XQgcVAj4pB=Hh*uiJ&G8v_xs<R!e|%%$$Yd
z@;XX50vkHs1)q0bch2F~hxSh8DOE*|J4BjR>#K49Us`b6I>B7FO)GCld+%e>j?+7Z
z?k=DA{pNbBI+cs+3>}NCRZjiRt7dl)FyMS@c~JW$KeJ@x<?Ej`qrUwWxhWj4e(SGg
zzw1H67v~;-eptaO)ON>f>vw7McKsO&2Twm{VA-!6v7s>fH)sKy)y?23j`O2IWtfqo
zEEn^_0DqB-_dWEq%5R@&y=~O{{eEkaZsnTpN4IY|iDh1R&c|xOH{r#Ka~*b1UVSJv
zU&1-#O1|NuXSVNmpM2uy?|RhVhPC+7r>!R>rgvPsd(e07r0kR#{~uNG?C!hAyF4%0
zde$~C_22J*{Vwd;mC9i;GyTz2pQDdoZN2>QT95vP>RZ;1ZC&$4lF!*6dvM`(DKpoB
z0wX@|_?Zn4&7TAx&#BwM6{_!AAJnt=dgtZW(SbFU)7o>NoOM=V^>M4)-%#=A$8leQ
zn1%n}UCMqT`{vNW)30Z5C~(p$$vSVbjL-YPl1~*m>pSHpx;Y92hGx5^M%rB5mr#=x
z!Zkx9MW&>PdC6&q7a@|{16X~Y@$PKZN)YmU<?CLcbV6zB!3C#wv}z<UF>Eec|Izz^
z%Q@|WK)$^SD^C4bdfrZ7q@?-DznyD(=KRRr7;)jI<SeKC9;Ng7*tx}YCWsgmTF69f
z%@UoaAOCLi`?=QTkDhq$S|G!4W~Q;a))DWTr_K6S1&>2ar|kJI`y{!Qt=Q~Ulv1n|
zH02Z~e){HSoF-Dp(W_LFa<kA%w&{Y<OM^d2S5^d`ICsu1Sop8x<yE1pFWkTX{`%j?
zr>1JN%NW=HtC|1zm{e45j!CctN3UD+ojWm$*6!P9r;`23ge{^{bWYRV=R5N*wjP#^
z4xDJ$o-yD2Nt(^x_wO8>c{sMeIQCKFjDCi})di=ob*XG!?y)m&X2(a#=}Fa}>ubJQ
z+dU3?F}2erdiq+{-rD0e-!zXdUp`NrYetRq={pNJXD}Ri6?|Tp)#uzA(T;}BATx_^
zc8m*-moY?Vr6(7?t3F|-quA$pCFIAO?<v<euXtOjdf~&OHoez;OJ1Jn-Mi`Wv|p+T
zivpi0ct(3}vAi?)MY+fOQa(44Jz~t;-|i?VxOqEqO&!bK<@21M-B>O#eRGdh*nGR&
z>5Rg~x2sC#SDk#k<MvJ7?Tfkl_B|GeIVj4td&9#8zKYy}j1O}Ij-5=3@92hxD~M_o
z-nVTIBzGnWwYJ4@R4HDH{?B(+Em)<+aMFuq{);lSSN=Huz~Vl)_GGVjOKz>1d;0;O
zqqtO5I^*`c5?{75G)#ZJ;L3&WI?00zw<oH)TyzDk7P9Eew3+Ac^shG{qv(WN-~^lJ
zi$#|%WY}Y5)^+Na-^AUqs(rJbZeFi)N@n#&IX~l{)mJXM>-Aq-a<NtHocr7`2b*^$
zr2_r4{oW{cP0@H1BoJ<L?RBZ-#YVNm#up7mmh^SF2Wdv?EH87O?Z3~@yGK7(Xis+X
z&ZxGF_7Y9etDkvwP2VBQWOmoOASmj&pzx}=W!x<iMJ7M~ZM!K^#cO%<2Tx&TRLswl
zAu*q>L=@PxPdv?S@bX~MtBSaT$rq!iPI{zjEoa>&+dr{&(jviG4}5P<y?J8Z9G@+s
zvC}&5NUpT|$*s1h$-OEoMYyr*S8PSH@ZN&Q?~eYQ@bTi+n{QSh{_?w{@^SEllz<jP
zsrMe<0ZNgNH8(ugy>C+Mw6)i7cIU&B!GFHl-ne;jQ(M;TX~nETe{R^%oLVjWDD=sD
zzTLN*nBUH>{Z^^CAoPf$?#2I~6=rE@YAVXDU%$RxLh0eYEnBus_|eNIrXOeXKq9~E
z<)69F&;GjTvHxo8-LK8X{67w_z4$#Ey3nR@VL))U+uqC%vFTikc-F5ocD3T!|ImW3
zTTFM7O!CHv4Qaf!@-1zLA09X^U$0}Srl`nhoOb5J&GI!9r%hw)>t44vpk6~$lkxoI
z;2vkygh|t;J-cpqTXJ9KviJ4p&hFP#xZf-(s8qIf-O^j@HFloX-yih3Z0ovaiIj<}
z+w6XAUZJx${d1E;hSB^6g<Z~@!sZ11ii}&M*p(-f^;`7nx=9nipU_u{I{SL%wmm=I
z|D1YyihRAYh1X1v)s?nKxC2f(AKd)MPe?CXT54N-_rGtxR}8(FZQ~o-4%Y}RJNDfs
z?r*Mi;_G{-k9arr=;ew{X-TVPP~a+y*j?79D|XEUvbq{FqQwB4t}|rNV%{m7qa!@M
zmeu6s<eGWvJ6_)19@}@J<Y=#JRo49lx2}9#JRzW9v;V&<AC*;~f4Oq;`e*T(N^)La
zPK}qvX5~eB)pCloU7GMit|udS*`Wzfs}m<^SSWD$Ejs)5&C;&fF)K8_x}K2ut8(?;
z^<8Xw*~JpdTzp)$npZSM0;g#-Yb6-vNQtzmyq7Jsxum84J(HK=Mg9s!x$94PKUZbe
z{wsJ?=q+s7cqa2*+tRNh7pK{M^;&;D)rDR2@S)GQ!>U+qA6^M(oZNQSjl-|#P}ob+
zef8xjem;k0$crVt>F+jpdfnOZ_esMYd6#|e+}$bhd7gZKi_+dFf7aI(bG-dsy(j8*
z_wUsgu4gR0wKY>qrz%}2&$dK!*}pOguW2dDtBp8YKN}l->r>MCT_TldzmwtU^!d>u
zc7MMs2W&g@`M+N9r-(oARHnrH`Y$n&d*%8(P*}}2qHkusT&wqd+4k1;J_jC&PF}hG
z^L2i6_b`(MzguoTwm4oK@#$X5l73tBox15!Tzb`|N*BXF_vu}!dv`nig1it{=?VYt
z8ui8H`*R%IPdaYl^}L?&a>@&>S@(CW7v>ZHS#y1L>W<Gv?^$=BQwx;emGttD32zbe
z4*&H=d5+okk#9Pf+voSzGkRSU?LP5t+xZK*%Ja{I*2eVzX!ifNZ|>*nRew((`<_@H
zUGu4O;e>1rXGcfJC5Jh<jvjroxBc0(3wP6>KIf17c;(coQ;hb~(&l+C>C5wfS1i(a
z^!NMy=`xE0G&YpH44VJPO}M^(y|iAS<V%AluXbJD`8ASKib-tEf|Vvxz1Q_;o+%G3
zWqS-BJ^Rp~ex1SLO}E9Iv-_Sg&B<Hzoc9RR^_b$b4as3^A|7tO|Mm6t#k-?-eLOKq
z)q6qE%9?Mo*%>CY92FJ3Zf|FB+Fl+Q5YTYP;{SJh^XvP$chCMa$7OZL;k%;e8>Cb2
zdml_nz8f8K`^J`=Gp1C|^#7-2ES{8eD`!=0vrC>JL&2Q)FW&}L-_Dw;w<24!LbY^W
z)UvNP@83*$U3)&0TRp1vJ(G5A-(v>X4Q?!v9M7B<9sb0-M(@-2RdJC$ik#bjJ@MD{
zc8WZ;H>5iGeYM?BX`X@y3&UB%Ph<ora=oznYI9X5{MUr}M>;q(Q|*`E`qdkKNJ~Qb
zddu>Qg5c$1keXzX^tHG-pxT9}O~uPuvtp-Q)9K9(`eGMVd|k?(N<XlWjQakcCszGG
z?=9v_pD!-+S$u2Gv<oHEJ6+!_JNzR5Khv%)kuKH8W~e8=y~!Q@{T^fO$tfpK%>5&0
z(KqMK%d(P1+yBXO^2-#d?d1)A%x+-nB|dA8Z_U5&EAMJMEp=P(xu!v_Fvg>X-%Ml|
z(-Xg+3`L<@J??U?8-JCD1Wx*VQKgSr|FS^t8yh?E&^rN7eE+iSQR=f=_V~r)#2$@`
z3?c0W=bt8K+R42PU|aI~fZ7xNee6bGcXEdA3F@8m)Be!Qsr^+?)k_aCWf*mLm_6?M
zAMpIExs0M*zxJvIr}+%aBcnnb6FuBwHa;((y?A$MQQq@==NH8ONbY~^xj0>U-4o>*
zeeb8me9w7u%VLMl#@oDx(<ZJo@sJGWDt*LxW7o+hwu6gGI3o`%S%0ysFYErle`S+}
z&)(iWp*XOsU3cf5hAD}Kc0YA?8?mQ`|5Be-@}M>N#>eog?K?hi{BH5_<JH>*cb^+8
zT))tr8q{_)@z&v#LPa5&^N9~v3t!x{nS0r<{O*@evm~eOF_(1ZHdcMUtgqvE({#0p
zy<!Yo-n?RZ5$~($UcmL^Q#kv^ilZs~v+cZ_XP2FIJS?VM^;*Y6=bCbQ7S~q3<kQWe
z_wMDfxVX7085J)*T5zcGtm1>#Qs0UXuM}N==T3k2V6*Mq7n|MMGh+PrbHDypk`$=A
zbNBr}A2ltmr5v=5-Xm@pW2er2{p^V&{QoK?c-^8mIQ{M0BqLiSto3J}en(zS#h>{<
zKF-)L__ngp`QwQz{U0xwhZ}tC`CP#1x5n<PO`gOz=|#192YoHBeB`}0uddJ`Ugr4Y
zgQv_VtXisGwchGu&;5;jWnMzs0deoDx9`tTR#ar{?Cf-zy`D+>o{+eB`x&2?_uoad
zJ+=VtDE#p{{=b(jXzgjzQLaBfj?eopZL%%rX49@+RwoUo#}si+nv`VTxqI#DzOPp+
zBMknyEOF-KT6E&!O8-!SmK%CHsRj}ydHesCWtcpvz4y8DVXOFt+}qm(+>c1Sxl{Z7
zZXEaIH8DGd)ctt+?uW1`2kf)F(EIA<Pl;(!(k}y=nw&2@=$yKDBA;@C-mVu)DXFQR
zTmfq$H?zgY#@gL|zUQl0?4Jib;qkRwum4M$`{`5BmaVOEcdVv(bheb0mbRvx-L%Q*
zi^`0Rn^V`ufA;P3%UMw^J6-f&N5=dqrIzp3{1Bgat6be>qE24z!lDB^B)2X*tkI!t
zZ@;Vj(CHo7mqkowv+p~1@{;)DeVqEiZ<klC4oJP@v~_igl#N-k@;%E>8r!zlSQUKu
zpIY+DXVu!nw>)h09zXeU*)@B^zIUZHao?9+&+he{>neKq<p#6Lx6f-V`rIQ=<(SMC
zdRXAy?d00DX-c)B&e!cX?$$_4RqYkueM$3^WA%)*(qI4Uc*R^Uw%&RdZfNp#y36kq
zU+fp`tyezNH#x52alpi%`WmTE_NK31EvftL>hrbw4-#%S?`z{_(D2&D9Mzic+~9VZ
z{l&I_`s)v;tp9epe#3>;T?;4i_h#@sbednsxhB^7VcD;;yRWugKDyv;qR9S)AAXM}
zL@zi$!+-1dEBnNbWw51R_JK4Gz=hV2zW19hf>{Q78WwSins)@fHB2l|%>E@<F_TSZ
zy-V8B{Q(x$+FLZmc`d@%opbqh!anfrvuo#@B(u&Wuc>Rvdi=ENN&FVJUte}kvI}W5
z5;=2&W9h;vpmIfc(jzNR*K!5B?@~|vs>EL^|925xXOVt)$3hS3kJhX9u75e1vGzx^
zS*cjb%F8PcY4+qle98tYmx@BA82DB?*LN=38ETNC|1oKu+|1<pi*B7=`?^UY^Ua~t
zr5<{JCEH^5h<e%X{p}I|S$%`VexBr%gN=`$Tv!^z;ym$x>;8vFa$mO>Ue8*jyS7L$
z=-6d>hxv}vW4rz=wO77%rnEg_owdu{*Kc08Z2darc%h$~`?ovtJUhzXHOV(VwiW(e
z?f+)toa^7tvKK_3<P<n+Zo^c%DxHa^v*+dYq$|wY3%u02qYa$87Z&JLv@%s1pE$&D
zP-$U6`xZk^m)kGDuC4oNv$xT1{g*C-nt3h>$CKSRzAJlK-0JfAn_o@MSF;^C2j7Nm
zdw*Yjzpy?dsDsO^5hrx|%AWfj!mCek{*gJam>(wPrl;?4&SY1G=hf581NYCI_d?X?
zQ`*v`D+0DtKAp(_UbpLV$1Ss>_R|$}W$bsD?AkXuKJGq8d-uE*b=Mc!{HaKM*YG}f
zl4GO&-H@i+;!l*~)Q>;jK26b2`cL-n!lQ)}bIptu<mb<;5!3xUZ~y!IYbV-?*U#R{
z`qXnO^RFP*8=gkjeth_0pHOzm^~SqZ6;k0-?kL|p8oIpW_<Hrd%`0zuuS_o6w#L!7
z<A^akb8=96;+-9Z4}PAgf6nUU#<rI^c12f%n$HY@&+l(LR9yD_v-A19&nKU6K5r*I
zrF8LJ_4~Qa7o~p79%4*zcUCle&v~};2xQ{=;D_G!c+-Q=uJPI!uvJt?i_N-q@^{=u
zmh+z@w&l!xBC+~v*Y)`NyV>*I77NPPewp}W#*rf~XXe@7&Yr*V+>XMH_xH4HD_7)T
zs;XKtTjs~<7EWOmSB*Undk^;?(3<F8RC!VM$KNad6I4Iy{Nc&^`QXRDPi%oAAC4tf
zt@Gcb#oB-NM#I9BlU4rmc+cxOo|faVr|VzMhu*{e4pRc^_t&18EHTYSa{ugKf_YN^
z45k=;ZTNV6b<oBd3)}0<H}>DT^W^toc_-IjGI#7hn%*&d=9%$?x%+7LQ?@?|SLUz$
z)@Jv9w(uPP!b1{AG=nEB>fIN!*XMAm#LRCRPxi=7F1mN{$eZh(heTCQ1-)B(YuB3H
zO`=IY#d}`M7X%)un7S#&=X5;p+(~yF9`MMhAD_{qK2f?}xAe@#zT=7=&&@l90xy3Q
z-yaty{<AV`b>&^l$7lLZblEI>mF6UDZ?(v<g*o?B$P?e_)<c%o3%leWUXIy%<oDx6
z9S(*{{feKBQhNTXUwyab%Hb<N93_;QLJE}+?~+4q*-Sn-cj*am3@K|!7>T=CwKP0T
zje6qySEA_aPS<I(mU!{Z+{)ToT&B46jok`iH|J#?|F50+7$A9SLQt7}*RyxcLE#=>
zba$+Mkv+-p*v<<t%<~-cZTB9Y6f?E$&&%wI#xG-ETz>Af%!lp6+JYvvOeLdZe`H&W
z%be#r)ElIk%Q`+cEV^F65OB2L;n$1*Wp|!dESX~809x1*QE~hKzhmhK3yV}l?zAXw
z-q+;gsMl2XWxm_~kKC_j{X6uL>xJ>Nrs>iPd}Sj7o;S5Vo*4X7?aIgJc29yNPfaj?
z>MU~Jx@pV9{mp8bN-3+Rynn+L%P7QM-?GU2o1?SuGQo?{|MNJS`}HbjvdubDcz@p{
zHK+N8@}P2U`6t~edTU&dy*S?a{G?<|newdfcLa}hG`E|TT2;8pJUXr3IQeK>Lcr^3
z<%$+L^Vs^FADZrWy7p%Ffxs?-$!=#|e#-uD@^RJE%e(jERm1D;`Rd%}Oa1o>%`{%e
zY;m3`w(t2w+wWmZ!t|8RndZf-?p${JTK_fuld`i#+EjRUf3{TV-8aK3e&&R>OSAv?
z{89bxu+ZP-CjYz!pX3QKlLc#p+WZ(9MA{;rEGp5A<ylzPTz{9>fBo|F+Oe}9PxsF^
zyc+%C-=g&!e>Q4)JjwGaDk|j;JM&lQ*|P(aU%EOTna0llsQWkHoZ>l?FLr-sXI0wp
z>X&TB-N*6eyLb7%{qd%6uOnX<&+%f7IrBM}&N=>L(vA&lG+UzuKAw5Sw(9Sxl`l{D
zOIzHuh}lwR{o#;R)g{^EjQ8iyZQWjPC}bWtr?si%Y<ZFzr<LU~5vdQ|sjLw{A7sSX
z{HmAD{CxRJMM)*+6GxkH9w|#V-iyl7@jWrlJMY)cX_EDS_itfJ`^8B|3V%F*v-Zd1
zE&dxfd}u#mIHhj-n)8j$eG5gxr`&0-kAJlLLXgho=PwR<hkns(DT-^fK4#OoKlYF4
zvnTgEQhdcM3MPE^dLrRfc=tm5qgHSJq^fhFA@XJ0Mg8CJPd^ZGsgza2Q^vg}^<~$J
z&y!4N9<g+O^zvkjXV#}Vla3Ug=$CezE56)k;kn5|l@px~t`3-J$IjNwxY(`t)9K@q
zpFVv8ZESs{Z9KW|@1&VCJ?AK2ojRjsN`q&4dB(2Qelv|!Rq7UZ7Ct_<aLE#vBA?Ju
z(QSEmUrn`Ne6ge7{$E5<kJr*ekB)Zl?K6xj+{N<ek?H}xBV~nQvsGpH*RHg^1Yf@L
z&pUd$Y=7Mp7RHSqecF!Qd#1GK)5`j$n-@FGm3q$G{nl~0xZC%Yczlgu+3wh)Gn-OR
zF9^}v`^j8lhFPwZ#UW#p{6MX#S8BT#I=4G54HA6*(Z+wSu=w-a{|s~AFWSCcyvgBy
z^q1*}4mqWyrzcmO3VESvDShukYWBg;q5CJu1kc<lpdVYsv474Nv$W^2{XVe|%ahI)
z#dTgf@^MG%6Zwy?Pd<4*wRx)k|M`1=^YyRtxy?{F-`Li8veD#wFBM{~nwYeFS*4T0
z*C@EgXlFA@YwcPcvEjihu3g!V`>#$-VtnZsP^GTIB6R8Zm$H5KF@k4QW~M})`ny|C
z@9doKHt&r&RVEuh-+TX${)g<3{9on#J5C%}z1aNGLr3{V`FAv4Ox+(Vd|jLOg|s<W
zKhHn)e|A;OLP|!j)^1#!!D}X76Z-yR_oa1*pUS>xW$0+)F`xfk<ev0yc46y#ylbyl
z*Shfd&1pEAY^Llu`{mYUES#_Xul|jiH@|>0@5R5{U*i~=*1a<l|1VL_5MDN~cg5y+
zmX^`;cXWSvHN%%T&i`(~tIt*arfDbszq{ytA@0^2se=MbU$rh=Ip0Cx-;F&g%D>Wj
z-q&zESKr%uqhq4L9v#mMCng&j{Io6U*|~k*DWOl<VJs_OUpx9v>*&Huzs$ogYwvz^
z$#3_Cn+DQcH|PJ?<><KFcWA|#`4^5>)bBOTdh1@W=h0h+(mT6UGW37G-4~GRvm=^Q
z%GHJKQd>QzV~FF**G+!Y-#9qUceS%k-)SXyERX+M^_`eab`5ib6i!Sr^my^t=92yo
z{v&K=b2M)LS5fI#Zkfw?>&HdKx&0kr5Vh>u-*XCrf`Y9sA-}$A-1?kwLO+GQuVKnT
zc}Lmey1mME@h9dtOlM$_o6fn2e|Hvx!_SGX1vi~HZ?4J?+L6s?axC#H+kOV7MVHn&
zhukV<U^toE{NV69&Hepn|Nl($kb7_L*lEOjsqGK<BA?=OkG*2kRro8!JO9Qt@6F<u
znPyWl=jw#)NrH(IRemp8&5u^gw?6s#Sx@BOW!1jsKlQuMyDYuWQtbJ_Ip|hX%RPOE
z`8BS4kB9!s>#%<Bd1UT)6@~+kw>gMhZMaa8m;Ci){lT!U+6jBNm3YObm+V<mx%)=N
zov=B#s!U_HU8|g&7V^uNfuU88E%0vJf>#fw8I)hKs6LuG=g+g!l(^{cZq|-!?zd8n
zClnmKs&V_LZH{W?ggbgGcsx5^8cW@pvhM3O-P;?5rm~xvTh-sxUp>+4;k{jo8chvf
zPJTaZkzk|s?H^0^(M*mehSD4<p1*o+Y6pM6v!8bP=8Cg-AAh}ZldJ9zN8sId$LSY0
zpEGRLV~fp;=E(lY8S*ZgKRVLRMo)dp#g83tZis`_2>jns={0#mr`~qke&zSJ3@0Dw
zmAnfGIG(PM_u*+=zh=q3d<9RrV(yr2#pSV^!bKLPWZ#|rr{v{x#by29XEV9%{C?W;
z<@D8iUay6%1vtB6^7KSai>^<xU+=GokatvT-}qmZq2XO{(8tGfVhbXhKkr<xAK>!I
z!(!vMN^bG)y0tB94>4|C`0nf#&cBNVuR3<Wig|CHU>bh(V$_=&ZRzT1&km)2{$D(G
z|4ttHZ~qw=$GvKf+n(kiFuQJX$x}n&u)ABCf6hMj=iPGCqFJ#&9&Pg7@#^$LkG%^X
zUhhml9U0q_pLd6?-}r-hLG@%qE4g1&?#F%alTSEu&H3QXpPMwz-mO0}?@rX0w*lrh
zUV6d?=|OCAHT!>B3$Wc%f8A}cpjf1>Y`y&fUDL4MnbVgiK6{$Uz_9x=^VCHTug_$*
za(^^2+dAQ4x+UYw&yVWbj2~)>r{8I*e^<Zh=GL<5YYu;EKL6m_JnmPr$_@t}Ea{Y(
zWAgD#a@lrPuRz{|?bmPQUOhGEyMacgO`H04`LGL@Eo5wa_p`cM*p{7OZ9PAK^Y(K4
zhRe&2l`HM}y630F?8@2szVlOyo=48OQyDh*c=uWLg3ns-_wV<AQz4$0o$&qAub2r%
zs(KzfFTLLQQF}^(_d2!fGLuX`o;lRPDXf<8{oP&Pbsu-P%T=w2Y?Ld%Uu*tu-|u%;
z{qOJZm*0NBZuj|8DK3MRD^_F_#rFnkO_eZS_D|rzwkOMG=N)Qd<(889e9rp)k1t=p
zrwZO%;yGDBH1z-Z3D;DXALvQnXOM7EL|i24@cG@UtF|0Z`WEeXLv~@MtecCAi_5;q
z|JkgUgpCT0pNQees9k@xFMQd<jpetm{bc}cIemU^?!>vV|4loT-TM;${`x9myXzrq
zhg?6q_jJA7l5?~3_w77cyDjbI%a<>%t``6H_V)EPpOcf5H`e_8q&8n%P%!X)Wxwq=
ziMl@@-REatEq|*Nad5S;nhyhmMru~f3^Uf%MN<E(L+4LDe&2QejfoO->zwx{KUpNS
z`0~2rFSfisZ}aTSjfDbx+YfIMU;kzYv$x()R>M~;>yM{4$s`-+TNmeEdRpkDr&Y5m
zHdFi9{kom2?>#=b%daBg!0u8x|BIyunVIh$t^FJ4ocGmEWVZi-H*4A)C%5Qbe13R^
zXI{a*`Tq6YPM>#Pf0=xRv!dj~CadeYkCiSNZ2q5g=l1v1Ct>fMC;nu~l6l$@sJ@`M
zr2dHe5_5~|3qR#r#BAJq(2!Sha-A}Rg6=D;H=1<<a+)8$YnV>;l56L_w7)H8&F^{r
zK35h@PGqx^Ogr#Uul?ji-qoK?6gVzuSt)p3eLd&GWP9tttvq7SPbO@;ze+~8o>g<=
z<b(@6AFE;%-4@kfO8VkiA$axM-VIj%&WhbFaW{FTTo2DKs8CTao3l??Zsph5&!49|
z^|(yRQ&Q--pxWcQb-KgiYkpH+PqcfKeIoQ@x}30!Xwq)mmKl8Ii+){6Ut#&xQs-&(
zxt-qwr(_GxtkQi{ZO7Ys?DsLlJa<)}qx<&PEjS>|BAMc)oT8<C<>GT^>2k$ImzFt&
zn8^5rNB_`W^~sJeaQgm<E0Y!)^6<Qz14=tCE?0~U543c2bV#WNO9{@b;$7wc&-%_<
zlgTX6SM^+$#qs{wad`duhpN|3#RryEOqAcdH8#&()h};e&zZp2=UR$Qjy(S$bh7o&
z+wG<jW(%*BH`^$!z4v&L4|8v!hRLyoc4s*mOn=5NP_wt#U3aA9PxA7KE4I82*z;X*
zhiqf~nk%<%uKw=)$wHxH-`g`+FT7()FOKqClyUy>zb)7DcFYa6*!oo};#5@Ki*|FP
zrGkN(^>51L?cb~l6HH)YI2!rCeMO$Lz~$dc>yJ;p$mt<h+<pFQ&eG)tkN*FAcR6DE
zQa1Jdb-c3cey_g%_|}!Y3(LwrublSeqr&%Y@mlHEWsh!bI)3rD{{NPk*R|74eVx=y
zIJf@}(O>mC;m8-M&aS<$Yo+9KvXYA??@MD4u>bSQs{iV<H{YZZgeG3vdh+Y!Jw5ur
zzwS<BogwkN&+>C=u&Y+Vy{|8C{7%f9{My8A`VzNK0nOKwk6N!z(9OQb8!_qk_79Wa
z1@F24;_BO1B02wWUrf9D&BAuWH0uQ2@&%tFbp7(zJG?7*)wmbiYQ<?(w`t0)jj#G-
zZ~QwY$TQ<I>)rLfU!_icN?%&NdgJG}IdA?xa5>>*5vAqbDf?e;uiW$VZ+aB_OWO5T
z{=2@$v{Edm_MgJHKg#A0;!n4I+55f!Kx226bi#%CF0Q#h@-u2b?^pkL@6Egq+fKe<
zeeRm<v0dX&%@V6Gy_F9?dQ{ZhG~8pkn7wLAX06rojUOi6e<~LFH}kDbIN#sL%MO2>
zdHKW1gU=tVQNMCgTwcCL?Bc5mpI0UG&p%&LQ`4*KDOa&%+t0twO)b;6-EVUh|JRV$
z=Gfbpf2yfnzkgrXRLl22FUQR;zZtpTzF*p$FMr=pwXE#y!#4syOZFbC>YsVGk=Kj4
zE}CV@_3N=I7sT!spSP{}_w)I~l577zf7pE9?y&KBo8~iT&Qu-0kz=M4xoOG8pJ``i
zT%2PTz2@w0?GIZ7`qkI1Y={#3vA_FZP?GPFIjVjl;am2*N`Mmk+Jl=yT??wM9-QO;
ztROr~E<;kU{j`zc^WINp;*-=lnBMLCooDmw#bVyR>Zen~rFacMXD=2NOYi%4f3Z7%
zkBsG}leOE*uE!MnZf5p5<SXKO<VXeo9rKw!jPw0hhCJ%h{&(ZdlTCf!e~2b1IUYJ~
z{jMQQviD%8aE;yh>)DlZ{;z-9T?<LQ#&qU>m1x|a57sUxr1wvIl3mexG_?C?^m?bA
zUrY8TPue0Y{YPp=id2a?k6ZcSg!#`{7$z?k>Mp;wmu;TFM8;C)>${&W5{gY?Ti|_$
zVgB<?yVq7!9+$Q2|G&BJ<Kl_S{=cm)pK2rL`RjB*z~}jC*SV);l-92h_3Z5nKGkE8
z(bKT(;z9<7-K#}@cRl}kGxqkQiE~a^mC7C~xp65$q0{HeAF-lGkDp6T*s%LW-IVBU
zY)j5xQ?vcWcH+qWe|z1R-oNpU$%jR7rSmjr*{jE2C(bltYxBFD_`*bX(v!B+RZ@D@
zoGD!y8e3-aw(&4JygZox`ff^JllIF$svcJRKYrKPv+=r|<H2v494~vh85Uh$*RD{|
zDJ2L7kYcDt<o4UZkokW^7VcXhtFg3Q>`>TV{*%np=S?<w&tLsEan2nRLAmk=VoSD~
zew)Q?vGHM2O3Vjdky}3dUsuMYiRA3(HDxUo&zgTWY^(In*KP{6N6Z7Vtbf?9-&tb&
zX}fuCdUpJZ#lIcvuk}4!6vLi8{icTHg)ev4-rlup&(jUF`xHw*6ls*sWeU2Ss_%I3
zSYg4<E~cRMx|^q@FHHEITkvCpbd7iF3!~?A8dlBttk+<+Rr<_N_d_?P_N#CnpJv;5
z&RoA?;rpX?Q#Z}AYdie@T<h&;zn!*B%Du0!>9v5w@1N%72fzPs(9GX|{;}*-SBoFd
zcuID^7G2SEue|!>)s<7dqkJknXRC8~?D}zM{%mKtmu<E3a~qy;zRC9VUMai&c<tk_
zGj5-kJ{5j%pX`0#|5umaYPYv<eXPwby;gIl>WyqCd7Z$r4Q%&)|BKq6x!1bH(a=LC
zqd_l_H+GWLstnaTeEeCTbv5imnkT>Z4xD-S$Jyh*|5Y-z+n?w6+ON0TTBCIK>Bo~k
zoPLyi<LkG=CH;Nww>lzR$}c&tn|Ls@aN(yJoXgFoJ-Tu%s3K<J-`bNml!flD`}g?w
zVlTx<zqo}rraWCa;oHNr`-IhUZiF`m*6wNNxodC9ynW9m{&x)Z@fmuX&-O;<%OCo@
zz3kwHcY$@+KUb*y`D<Spv2mvb!(GP1)h>&FM?TbY^EEn_cJEpEjaC-U{5Nx2i?S8-
zUhiZ`Qa0E4b?V8ABi*<2Tkqy_dhDHc;?bIe$+M3o|Jxw?Lj3**CAoNy2_N1&bALSl
z*PnI4?rp2R&-|2_Q1NnRf2ox$Xy+xr-4BJHSkw5BkiYk{nPfrdbmZ;*dadDF&dEuW
zCKcRFo&M1N|H}Ht_QMYkbnEZyD8E;^{GQ?az2D_NeU`4<dwFkld5@Ios-0`MMa(V>
zO{nS=)4#jW-O0s!f0|N4c_O>bFF(zk+?+s7K|#U5=+7r-DLt9vcSJb&%!QNMhwu6|
z+e}FQ+UT?A(|V<fs1sjTJM4bkXKhgbujWS1wyNW6qPB9~-j;j#!oqvzY#%FZD&FmU
zE;Tp%SdXN@9#z@xg^!Q-AFqDDxBc?+*ZesdE0vU$U;mvIsnfXsoq6S_lq1KE&HK3{
z`wRn*k4$@f*S_pB-{r^qenzi5vgTj@gH3(kSr+*+95^}4xgzg2FXQU#Lb6)-+bX4x
zCm;N<USP4`huv|lYdJn|k7+$DYHx1w?)oG757&K#Kb~Rz@7SVr>3!wdb6GY!Q;klo
zVJ+>GU3a6e-K^)}p^2*nWE*~;c$23+@9ZwV<yrjZyN~tWJ%2Y~N%fm#U8Ms{ZhWyd
zo3n$(IoRH@MM+t~bnZN<94kvfvvBYI??kG^o@=hLFErFU^M^0Wb=m!|DkppIy4D~3
z*!63D^S0C`1?TX`@#kvRc+2p&s)_n#7u<W!#~!$>b;XCbdwm@zI0{Z=b7hu3JojwW
zMp@CD`M)m9wKnd3rtrzkx8-)A+@qPSF6n;UA7Ra$pr6}(RRjeEw^qM;Vb^hPhvuE!
zA4|V|sW1Gq``(H(mEx10++TF!)#UjK<!=pkyjjZlYTesS;qTqg-BMg}^8carR@Y9&
zPu!drvG}2C`m?o`4Rhq#7i;BP&XV7wyin=4?vvbE94BM{_eTHoc=1=Mp*a7KVaZJH
zomPe#pSPA>`;=?(&)I&8T-Ckz9~6pDMm_ms!0_!>m_VGM+qYTGC;tBwd-Bg@Q)v72
z6Q(CS-WL7e$<M_Ur0&P>?|fEa=iC!<|5Ui@e@RT3wOwQNrvqs+HLvX~vS<HO`}(ne
zzRSt5`}^3hD^?bKdVN&m$3J;ryQ@)ix|zG*yIg&kdv?~X)RhN6*4s8;&Yo`ix+ZJa
zjz(d@i6wa#rYxK-SNraReaM^hHhP@fyxOnZ`)#h@eShbgy!qL?W#?5LpZ8Z?=Aml(
zXA4`68&Q4n@%C-J^>^E+UM_pEdiAykuUAG!e19PKrqcfU@()4`1-EOf&z=4Gc+=K3
z43qEgl$Co@7v9qA|L(ZCdEVjh@Z5v-`M)G*i_19N+cjxI`*el_uKHiv6z2VoDmrz-
zMdjF!ZQdyx_U?TZvX@a+R@ih$Rz<=gRpz5P#gFy9`5&MCKd<F#KkJ27(XumD&kGJ5
z@^%S4@TIe~{MPQ5d(;<LYR_4_^Iz$UN}C;ZCPl0N-sk=H{Ls`L?~gnF*jcdj{?;g~
z$%}<PoAn+)&OX2O^yNSA--~W@(z#J&YIo<q%91cCDQT_mUn(UJ&9AH9_w(88M1u-`
zudJ6!%CF;F1Yfi|fX)apGGf}iW5L!P-|tmR%YHt{E`MdW_l~n^hZnha*UVbJR`1Yh
zU4zGMt!jVnzdKh@QFHH{>5^4*-S&LRwR%^-cg90iaO=b6+C8tB?H8KQ?wtEzTGX?9
z*~`zKtaxzPLg&|x4QJb?GdSer=&alMY?j+`-G~hf?j_H!|7ZE_ZT62@liU`Awou%;
z^6eJO&X_()<FuCDy=k0JOS?NdIDBS@m2Z4)TPx<M_Tzi)p{Iq9w#F}i{BrH}MOPlh
zf7pKd@d5Lj`HA0dEv#z|*&@b%db7dj<Bm51w;Wq<b(=dp@mYVf6tDizyYnu6ow2n{
zgKw(&`@IkEKMi|-xcRkva{bL`RmWvk-|39B=R0`rk^J9TueWGQ_vgwyzh3&0k#qW@
z`a?TscS@KvPh7MA&iZ>yOYdwFy)Xa1{jq5N@7nXRYyTQtd*0`^^y+UnA(k03$2XXz
zb8z{t{<A8%STynTNzW7ODwG}OZnc|val7;KH$~5q9YYS>_^Qu4=i;x5n5`#nTgZvt
z%vYE&TliKszjFTPrxR5EzuUdw!YaG3mPOZl8!i_aJt=-YS<OlIvi+0KLf}?J;OQd_
z!b(a?pCX;+yH3ztbog#te9X6?IsZ!8HeD}qcl|co*H6-1{C~%u-p3RFf7UIqUfp~p
z_4eaU(;tOg3z>7Hfb)#%>kCuNPror`58RL}Rdk)Nd2dzy<Y%SUrvf+pHGA^MLc;WC
zywfL(8oTQ;yX4f(dR!l_yXnZS-|01*DfZC~tNzm>fgUe@dj&kp;kMB;_WEYunY`L+
z(U%LKeea1Lj{3>{Y5Uy<Vd>)sU#2df`_1o@MdI2&qN(n2j_>@%6@TxJTVeOpb2GDX
zRM!!^^$uS)c?Xw#Pc--<E8EsL%l%VD!KeNCN&mCU7rlCr<{@`~pWd_J_JS{m-3!0S
z^B>GzoBQp~PHnM=Cw}uEj48PC{PU{*cLy4;zju4sR&Smi$51e9Rl$?JJ1zd4%bD?s
z??*}B@uv<i&;LJqPki~JH{$>E-YDKbsr<!bcha=$$>Mu2NYA=4O>mXN6|s_iHj=Sw
zs@E%H7K<2uKlR0+BqThplQ%wpwf&cm>k3z1$d0<^B-+nX^Cwtw*}fg@^Ye6?R&q94
ziEj1Vvsp{tT<2Ez+?%G1uQN||u$1^-yjE%BH@PeN+-&&?mfxo59{VDH?s&KT{iegB
zw`Z5Ei!Mrxez<+c-ZF`KH)>e9&RR0QTxnWRIp@cV12uR4*5?12v0bK5?a#Z2OzmUt
z>|zPGX35>C`t@3&?50_d=YGMzk6!P~>+k6~GRLy`(1nTrowf>SsHw4izgr%E;MG>K
z<l}v=*Vn~L%RDZz`gp;aztVPF!9ynz5tEv;4$Ch;+;%%JyR3h0<89rCThDVDK6N$S
zXMKlNE!<~EG?T)D8?##Yx0f6W^}oF_%R6$1w33pN(jqmZ=-7%sdzE~umD!^GOPcNm
zf8XW4!gGS+b}L@}n#qmQ^Hv{wx43clw#$>w&avEl(eQrlciDY^zumU#pY5Y|X14kI
zi=Xp%J{3E1WJ}9^)kDdDeteX$C`j0GJ7ZJZy672apEaB-eZTj+lHI<%8>Q_l?(JAq
zoWPV|CSKE;nO*guH+FO3re^_@&u!h2^)dI{?j5<M;d?e_o9V23w)grisi{$)KY}Xq
zBhR#@c$hw>)!$6B+4r*ugr}H(+}9JlwY~8FF76LG*Fxqu``3jhShcC{ex7uUpSfU9
zR{7$`-MW<(C66O)HvZ&#qkH$lk_j(`PJ8}Iz8_!s{d?`KKR+#J2Q53c=HESLwO?xc
zxMnWMD|_ouv}^Uo%>`=v?C-JfoGO3dZRV|I&SmA2eADcj<%`%Bo!X}D5xY&cEL_v<
zd2HXB;Oh&Iy}NBIw7<CWj788lqkX5}bt+wcrBHg~lV+;n3)%e}&OJ7q`>s)GQ7&tp
zx12Rs`Q3g{_K7RL@V;v6^8E)p=j%1yK9{|IZR^@B^G{~+eSdPVAAY-r>*t>)1?QOa
z%bo4?!9|1M)|e(0&)o9a3`$B$Tsvm{5w)0F8hhZi*4NmDeXm}Bow2ouea<ss#`(fO
zbVKcxzBy$))@!kPR->_1Rx$XflfaV#>(vjoO+S!$s&Q$Ku+P!#hX%6QNwun9PEOt{
zSA5$$Q7=}$A^qW8B_&>|!vX7$zcKxtnEzlIPvE*%y~0J;ll8J0b)H85eeFA&v-VPI
zN5@_Uty=RFS33n<OjS;@Zr>}yciAxF)b_(6e`Ir}TK}E(I>#tfr-bwIf?jFP&=md?
zrYk3CE;@ha^_Dp;J4={-T(c8a-xA(Xxi>H)=;F&ub0@4!dMz8g;jdW8(^{b`c1)h@
zJl$G8GOa)UW^4N_8HdNljxH^U99upvUf3teFm)Yw$|?(vMM84nx-s8^EOaY3Ov!88
zSz?=GcW23`^j}X-3b>@sJ+8W)b*tl@*tlgqjb{IZ)*qiUO?X4tn~V>CPF%@mG}$J+
zg*~s@@=jmT4w<I~w@=R!`F2^#Woc~tm4)-KRo}^6b>!dvyIk(2f4SGpR$g|!RUoCy
zsz3bQeU6iFc}~a_<%%piFWq?J+;eA1N$%7X9fiq<BcmD9OF4bi`4<-bce|nO$DXp!
zn1%7y7P*dBHVnIZ;wHT24RCRBnxwKr=W4;VDGSZg`B(M7YuI|@ci*#r0g{sh?j~E5
z%&c9|)79)G&+NFY;dBUR^i9nW*?*Fu>}CgZ^J^Y1H(Sdd(zc6{;aPBd&A&aGC59Ku
zt@fXLd~TM}m1kA|D;HgmUikjT`Q^WO3umqlm>gSPt~J$=_12Ylb=S*7M1RUiF*D4~
zt7F^v{5tRRUw1!FZH+L@ELJf8x6mx_!5zI9CWe|TigRje?77NASW5dGx;w%XZ=LgA
z=zZ;q^|PJ+#UI{&d-gx)_4Pph#rxi!H)Oa`vw^E@dA?%Q#VAX*l6C*nzB8+z)mXLV
zcZl}U6;9tn-g8Iwi9}3@7yI$RacRtv2YG=K7c7Nle$0|ko@($yG(eMOMy}i(z3qy-
zFEr)0uip4K!!+jIfx70`GgcgAFRpf6`(>W1o~NA6w#+^EtzG^_PTHo-rq<_Nepo>z
z!&q=>m-7@OF|I()&6}lEr%kqqtd{tFdRv0~MX8Y6v%i(Eot-Ekq-3;L?snuKW*^5r
z8}l+QJq<YZ>fi0csy8RB{`SUiE$zzS@!Z8z`$*3vEkyrFX3)ZkuNfGw_8E!H^jFxO
zC0-`F{^+|&^B;UmzP_u?uKjFc@$8LzFI2yXc6(BJqT`L^hMf!v!T-4Ci!&c_UGi|Q
zcezqf=9=;|!u~dmrrEQ$N$33k_czhxTKwjfSy@>dYInb9bZBPdbqWcYay?nvJg?>O
z!~gG7n-m^AogRN|Md0E;>#j=aMsGW_ykVmLz8_52<Er1z?En7mZg(Ry`=OUPKfZ6P
z{QNBO;h|mT2ez~H+wEfL7Ta6-?D59r_5*3gKV!p1SbN^2A2?y>^~Gc3p%p6|-Nf#+
zMhm4F>{JR25$?2AfAS--U9#PO%lxBBE>G?<^V=}=F8g=C{oJ;amq971sjNGdvtCcr
zi{+Z>^X&4C^Y;H`Zr;4<_^x9`Zr};m9_g$j7vzjeJhv#g#qv&-*pc9#Z!=->F~QzH
zTC!zNPi!pmR^?(Y$z8eZSkv9z-{<|jk+kyD&*xzlF;y>@{`h#jZN09ls_MfB2b(+k
z{v{utJ<~Wn>Et9;-g(OdGzy-a5G;9dK~Z7vwy>i|kM8(*Ogb?3?Qb<pt*KnKzpM7Q
zFWb3k^X9<7hqt$WIB~+G<o&z9waX?=5}IRCsH9-aD`O$xJx!-kqiX-Zmj$;C((f9`
z@PGI#Ju`6c1^a(VCEbz@H#$OGRz4C~+tsY%X<)fJAmyBE-dDRfx_3M7s=iJrH`iUU
zaCxCc$fpjg{%RHTvgv<BRxA&6Z;9!DcT6#^e`>V9^7-?wZ%^(zCo#!H@VR8WV(5L*
zz*QC*DNzx3(?V{0PmHe?VL!DksrsVU95dPP+3PkheYHEu;ZVdE10J_k`=pgZ-Cl?q
zZrG{2qBLZ|jY;i?pWfcMyu_AoN^WKl$I1Ds8ODYhi856Z?Fzp4WiP&}cp-AJU`H-U
z@s(Nqhehp^<6ow|(fi98#9-Dm^X`9NpI0&U3?DasG6#)w?SIZ`vU7#|rhi;2FZ9|R
zjU}v7(>o5y&yK86vDP^^S;I8nX=SSIr|f-Aw;%sLU%qye@+GC^6}Dj+QLS0G?e@=a
zHW%zFS>k^8!Pkh1FMqQg4qtSocEXa`55C@5IqQ64naTHioQxX<4^I@TRDGnR*A#b^
zx#(m6_tPpTdAmQWXsxkdeBz5N$n?{~vtFl5Ufk}WyuNzB>%vUaRk_uB=LlLk2idt*
zed&$szbf*FefhRH*-dei*!T3#==)w}J8kznrifF_<#(L~o^<%k=1RW4^TH9Hj7vMW
zz1pi`y@%tf`v0ewe{|g7zL5AuZT)erzWu$2=JvKfH4VR0>94r&In(;%eyP5WzW=6w
zowwS57tc%Of3Lqr+<Yh=u;=|pwXc(Iyf>BDUBQ3*{LeyzHB<Lrsb076GLOpK|6!A#
z{hoWcL}uBe_W`w^j3Z9%sh4#+df}&?%GdhM9~(hE9v7D@c?RIgg;{GdzB6msZ?m|Q
zE3h@H$*1=WcfEtln(rI>?^n(-JrQYcqhPHpur++uig_<A(zIQ6?mJkx)v~(a$K0DA
zcH9c9;11MKjV)omq;6jK`A%Eq?+tI49#(wOajU8DJ&(iwYAd$VK7F-3r*pFwEjTCW
zvB>F2>1ubSWS_gTn&;DsD+<m_vlnhr*swb>=*5dGMmlpZ3(E>g$2|y2)IPFCzJ0-!
zS@Mg{bvU`JUViYj``SWxTW<Zj@aX97+xh!tD=RA%U#%(K@wm^r;C}5_{kn|Tck;}u
zzP;&GcJDK>IG16P^!eG@7x(sBpE`94w0~5_?#_qTp?l-{@7%f5(Dr~OXakeao{L#e
zJi0=i#TA>w-rhcx7awxXDsj_}z?j7LyASyyVwJL_e|>$;-g>C|!K3-9si~|vjk;Uo
zgO~fQEl>P9U)Hv2izoM$&J(*e<}!62yC0W+P5jNR5IIk$)L!nbV&Yw=atqikI=+>!
z)jgo1t<8P7oj<?i&JxebAD&K+chZ~w__DwKQD5`BEd9$Lw*LNpr<ng<?f1J5TW_t(
zy}5~%-{ynE;`y7usTdjxo}Q-Ld@v!SASUjt<C$1<r4<X0yF4^f`|EZ_`cvWJ$J?Iz
zA6@xM-|0f&XU--bE<>RrLm|F$%b0l&V!9XI*GM&-&|S5|R?Nb7>j#g0xndXMO3co<
z{9j@&B@?{iaaqXR2(d|ZC7q8K^nKfR&^Pp6(T+8Y_olq451DAYz<(Y~?i-I4i>jOj
zCw6T%KU8GBI&r-vgZE3e8C~@)J5y|DZIbSFn%uOaXZBvX&7tp_R{p5|KhJ?#DM{bK
z<qgOB<5}GQn5%RDzUS5`o%?UQW<>0@Pq_xu^D=_;Z?$;8;_Y5(^-(Zp+pqVo0q)=1
z^)~+VZ8|sMPQl;&W~1$kWxm}~1~p%<q;JqDoqO@+q<96bSNE@gX2m)>I&R6c%@7b2
z47}_q_vC+#@+$vYxp#gYQSy#1uO`$hYn}bAr&#}Ni<m<BT@DM~m=@P7AzZ#(Ry{YF
zTwQkgKi2-9e`I659b2b4pOERyh2LFY)ZFG4sEItG$hi9bFV<@NoOgV|SLPWUc;e5J
z@QA(n!tZT9^V`B_&Drt2x7i|6YR27U%@PqK#`@j6rP<1RKV{a49kSGdtp$iX>uB@g
za_frHAKRL>0<#skjBG5w825O5%@sfL=uy(0%I9-6w6aw1UvAF%^W$U1x0~sT98Qm$
zZ*Qpo|NH)qk8baG=gia9)#dFL*FRQ#-nM<Nb-9_<zmLb|j~Ab}74HyhR+_@7=Hj9o
zTUcnAmF>Lwv&q)jxmKlF-`B71H~~s;EDUNsGa5{@ubEiAyOq8EsOt2XCd=Yy2Oefr
z1T!oR>P$Y~r)Yb3`}dc(nx|@qCmn2JeW1JBAtXfPUj6^tk{1^aF8|nmYWu^7yweZ7
z+s3lfc+rKI;`UP9?(3SILQJi$>E7I+nQ!BDR@(W3WZ>&*Yxc_=zPztV;e@oz^TL@E
zHs?vaxytTzCGrQSk*Ui}v8ELbw*&c3KISR+zH+K_6Gw@}Ud~rD{yofV1+S0kh?;RA
z$KS!l#pP|cf>P=SBbTN31wc_L>KLL_`k`q4Vef|fOcF-!Yny|vt9Hy4+-mEU%bwB~
z^}M)(li|phT>^9Sqd5ZC@g$|Y<n}K-pHZ^wY2<y-HJJ>@_M0=*zURu*U=55`KEcvc
zU*2&3p(=yG;@}5gU*4T4d4H3*$Az6HUV`24-n;^tmf|w6eSd#ce}u1>fVDE0Z0m|c
zdlcn=%fvA;aB^~1e7{>haoRMoBj=*pPwVfO;TF?*pcKszyxi~TgM-b|vgNO?XvWlj
zy=vDwT}4&(;lg$~E|+RZiK~0aTYoQ0tJB37J4Cg^5`KMo+1oaq;lQ1p#gcKK)ThUm
zNzSW!rFkM{Q^9tjFt^2m-qUnGTJB+CsFG-Zv{UfEYm1Um$6UcyzyB@WAHT5v|ERf#
zg(0O$N_<Ieuf<ze$9Fv|O1-c7AG&bmycDlKBSYXi=VK>K16)#C7Hpp8SakbA*_6Yn
z+DR3hKYayKJR~>GfsB2*xICGvV0dnBM@Ppj?@tR-{y)~R-NV5UA0%MvvaZYd)rERz
zY5Qf7&v)k>wU}C}tCJedbVoAq_TpaY&MOP&JFoN0xc2j^d-;PO$NdjxuHq?3cggKh
zP^dh!)?;>szJiIeayXNjeJw-ud~24Ihp$h15}V@2qLfs-yK?hRt^Sz_>oaefXJqzx
z#eDoIP$Dt?#+uKo&*<6wyJ+}lR;=)Ya~c<fl0zy!e$#s~Z&~iOpRLbibZ%6c7Onbb
zW;bI+YgeH9gU*HX7y936J!`dp%^Dtl`#%QX-rg2}a4yO&P^9pBZ27}?yWgi(oQ&j?
zx9j=$_xItn&8$oAg~!*nu3ooGOJQr%(~Iun2^SZcpRchgdn0foXPH5ni;IZe(W6IK
ztX<1nE`8-x>8mT9>(_UjNH;YVdvova@vV~GOSz<cPxDL6v#+<CSNUva!<ARp)=HPX
zy>(S<Ub#iijSY;SpPz3(dF5Z7|LbdOrNwlkTBb~S#%d_P`c7y1rgg3pf4U?{D|0P8
zZGE?U=HIyXm>e66SLg3c;@vNDr*ZPt`D_b~7hPMs`Jvqx@0zpAKTO(uGrM0Y|FMOI
zZl&X^o)vEeT||S}>RVQ9d41?E7qtHzz+<4Oq@=X}s@S?CFXP{}oemRu7uFG_5_{;V
zhvXN*C$m!azw(&Gy_8*S!J7|C9+R{k?h0;|ZCc@wv)x_bdU4(4e2*W-?xmVV|Nio<
z>VL-(Q0|i3?Ue6w{I$G$N&myT>sB9~4a4qkWZuepjiJQt%C{x)BJHQ`q<T(#;n@GG
z!bZsM$3lkxe?FST<i!c)b-H~weXu^*%0d3&{nrw^Z+De{x9Q05-_PBdxcJH`9v_+Z
zcJ^A1=3SMIzWa-J##H=%yZz(G<MM~!ma(tcJxy0p5fp;Q9~^8xeAlb{%bU&TAFW(I
z@6+ycz2^5i{Ox|KFvzlsGy8OO{5!xP%*DbsLm)7C%QXh!_QQ>h%<R8pIkdWz%yMot
z2r9d=tk}G5<$?ta{<dF5zP-6A{4UJNNyOD>rV;D+`}Ouyyq3mq&61rOv8UL|Y|bww
zhr5EUZE=|g*8Iy)@cG4Ccik%PBi}bMd!FgXWg5<PM42zuVSBEw>lk(AO4{{;DDHx+
z(<u?!<!l>_7j5%gW}=jPBmL~X6VOF}x7Z=Ilf#a=S2b)mFo+(%-}a=iWw-1iF-O6P
zZ7uiom9!Yl<>#CY+sp5|`+fV)lv;<^LR-^r{V?=+^Ihsn;9jQikVygCURTfg^-b4e
zl^0X^^cAAQDO@UjJJ>WIziaYY%N-HxzLq<Bo@Gb;eH*szcZE0Xa#=f5FS5B??3>g2
zXro4kbrY=ubB^BsKe_#_`zq$}DSsx(EkAZg+t^@_dx^tqIi2%|qIbVPez7Z_DQdcg
zgpiU^LHYdY1%VCaS=L2QIR1UxzCZE#xoy>#HwLXd^7VRr|L%9YxCI6OwZ?8u^;<3s
zn)upP`g&IE;_U0|ZtN=6?r}?Iu;%V7V4aa+B6Z?vk;PoU8#!kCvsQ*^X-xInaW^kQ
zXBtDPhfD6!4-XG74EV7v`ez%j^n|%{WuNq|SUcM+SIQ;uOXiz>wZ8)b0|lS-b=)#*
zb!t30Ssi2nLqmMsPuAmovd(dFayIjp#oA9hnX==<A#TH@BODw}4fE^&Nm^Q3o;ZEF
z`LN)e-%?T84V(;bZf<55k1Y{gwR(2_+Yd9-=N+8vZzp+R-7UTT<IVZ|ezN87|7&*Y
z^y$NQ{VsfYb(I@bgj9WdBY9!hZSL^Lb8Yz_g}i;(a7~rVWTwLL9emp#_r-AwF74ut
zi0%F?@=e6H<IgO8#<rQk)+!uEDQ@?>?tRpEQ0@P|d)||ci!;tUuQ(CM^l!G(Cq1Py
zmZ0_;CRdlJ9nqkis-(0?tPfO!yNCq%W!s(V|0f%&KJDP!2WKm<*sWY#b?`!^*&^fo
zW`$qds{@?RER_zd`yx7n>$=0F7{}S|E0zkeSeAGSC%pM3u%%GB*{uIb*`ku)ULyJb
zn5G?i3{s&w+1*7c?}Cd;T#53Oi~sKb36{T{sa>|Gis!eT6=U{H+l<cwTT?bZcYX9{
z=G=?V`}iiTtcjMnDpOsY{qf{4r5wu$&grwKcN|`rzKbtd-{*kp-yVUZ58gb{bv*R#
z(A6KGZmhl$`$<@(Q!(($rjo9A-P+dYkEu#-chLK_jbo=}-QTa_I?>yBA|oSx<KA2g
za&>oq+@-zlfUo)8mK!$?=+<PM))C{@+xsOb=kBhpC!a4{wk+xLGT#$t&hXSEI|{sF
znEd5S$(h;a{Ib?%Hk&!V?0UVf`D#{f(b^X;GC;z$zrHjcf840RQSoNu@eSqg?;Z13
zTU7SAkzMXXrQ(lEOT8yfohk}SQ_;IhG*gUb`X}4}|5M!dOu+Q=n#j$dljcr5Es9th
zcIDbNr`1=TCaGwMaCI!|ShGe)Cw`xdy8pbK4cB<h?=-9oUhcFsXfEfC&lNW5uU1^m
zdUI!|uzbx2#y)xeH`VrQEf26TY}&M`;N{ZkhjPr!f8P21ZZ|*ZreuL#S-0PmS?~Mz
zD|=1EMkY&3%ZGXD3NC?1CMY@=T=q3jd~so+<81dyHaBMMXZk<=uNB|4RL4h6#aWIe
zT^T)o`x%3G*><Sp9$#=aIQ4e3@>BiA3w~+uQ2o!8+8M>XbA@x%m5>r+JD$C(vJbqD
zK4rGJ;JVI@RTZ|AUX&Xx73AD2uC(m%+y;R?)e?{f){3_Y4V;34f~>7i3KwiE5IuAB
z{^6KU!f%!(Gl+WyN~@l@(qX{UWLC%X<>cgreec9C{fym~bVa0wwfJOIgqQijRDIr;
ze_R%-gdbH@dgqk!__%`6SE&=B2f2ej9E&Ls3H@!p=+_N>gZVZb{n{40KMS_bRd5oX
z-ge>~v%u9_jYZWw%?jN27Co~6Y+-vMGPvc=`>u)KgE_VOt~h=AASAZc*Jx_Tl18?a
zo=*4Yo+mwI1cWdBTzy9G&z9vf`%|tbUH>Q*a>dHos=j(r;K>Wt&h3nIze-#^-q7>o
zf?kZ~);Wic{n6jJyF~We^t`r{k)oG=b}~4qUS2Re(cst7{$m|eR$owDRqpXzUtj<D
zt*zOhn?l~)+R7aoy7u|~Mvbl$Cr%t#;Mi=CbHji~+Ki`Yr_G(*tyZARxooRUzP-Ku
z{Iew|CuhX|I@?|4@8yo1W6};`RI{4PSN#0k(FKmp0fB*x(@(Q@A8qRB;5akadb=mL
z+|?}8v@<gr4U>;8*tAJ#>(;FST2lpF1-r#`4^32dXS!!ExHXQ)U|~RV17~0cD4(Ql
zmh|-W{7_*t;q=o0t*IMszg@9rP0Q)0O+hPLE@m9*ku;X#F^t?(VaUVA9HJ%qr0D0&
zsIb+dVXH-_PMzA(*VlG1;lO2o``+B!+gRUJZu!O_%m6w$W!=taQa5t;>9_3vdM*0n
z!*+Qmk(~=J%D3~$9$Mx*dqeVZJ{hZ$6`t|U1;!FQFK%zwXXBM>xwzO}Sx--I$>;fI
zvd5n_t=|9|&6$?^@t1n*9EA>#tEG<je*{|C{}TcYFM7?iO8IPk_o~K<pY~HCt}QyU
zhcPU@?!+@SF0-|pm>+EsS9Gk_ob+|Fg80^ha|1ptSoT1BifkR{wNvrU*5ZNOYT@b!
zFQoGI%zfXialL)FENI$BNh!-!BEiYU#YOR9Vf4clwp`QqipZsl{t#-3vJPC<q;cJO
z;n@}=rNyqQr+2?i-Edv5^>!q0zjnp$*Fvpb8rL0{bu?*hl1}kT-f{b9^OMHCi#WcW
za@vtA);2R>wK@k=ij=I#E{PS7FDYt;Jj{E^v;A)KCuP$OQ*I=#E@G<D^;|p0N7G4i
zr9()YSl~=S0T;zPx^n}Q3l-NN;hKDwxBIN@yRs<TrA{qjy3SpJy)7B3J8oOLFI_9~
zbE|t|;nf4rHnr@Q%{nY%B)a93hf0R=M1hHX3t9jEiwO;F-LuDLhL2jr+G_>dA5V>2
z-+nQ}rK-wm%Bg8zYnN;_n&~scvRG}Je*C=`rl-2~_eq?drt4f(RMfGHyC;EtM#rL#
zmzS4=CZRUm%qiFzV<6S5p{?y485ud5$%n=9z?GH3g@3<ZKb*DINr2_Zks}M%tl<&s
zZe>(+c_PZ}qj5zd!AV4Fe$6LN6;CHuSJt{858I9ZPg}S5Thx*zOBMt#_p>N^!eJuC
z%frUJZr`t0Rq>bie?Dj3(b;J!oKpGV0HelKFHrud{rwFzO;`BoiRX?OJry;zNAs%R
zIR*v>I?QvA<}hGvu&w^~;Fxs&k%P_b(lX+Lf{o&F6^xtH&$lUTne%#1Zlj8)hMt~V
zV4&cdu<XfBO3sb~EH6r|UVN=uvTT`>k&)3I-MNcT#Wh`C_ISh2Gb>6%+IGukEfz5n
zH7Sx!3gPs)Sl;H8WBGo)m943Pbx~sZ)I(2Kwz?O!?p9Tr-`T`e6v)2ShA}Gj_yhK7
zCI`ay@|!NVYhC$+{f1V#<D?(|G`Hq@<+5i8>$#<zGQFS{!{qqkZ50Qk6@BsM4pV8+
zE{ztA%MP-4%|SzA+(w}~N+BB`<~6T)E9|nO=VX9n^mQk*Mb|u*2?^d;w*sq~C|LC6
z+>>{nZykHA7!6;w6l`}C3A=dlVn^Sz?4ECK%P&7%+;4ZNN7DGir_=h$Ute8)&T`|#
z)1n?JQ?BA?XAX*n#|R$ti(Zy_dD+8L+Ur{`zjSeQWDE)po;Y=C>tgr*N2j#c=LD_&
z`1ttadDZVg;iswTSW{!OY4hfd6(7N436524pkC&cpt~iPedFZozuin{WcYrsTK`y|
zY&Yn9dyy_<#j1Ng^X=}weq8<ipO}tO;vtqh<@akXN?(c0@l!u%{eDja>x?a;wZFd|
zoo8G9;i9|zL;3$d*tg~0F7r$9@$%vVt<!3kuiJ68)oz<ulY)Ywp<ric=fk|Ep<Q7|
zm7_%E-<fqBa#M6uiaJ~Uwd2pyzE`}ZA^AtXSINnx^S;^IUVl5{OdMPPX_k|BH!&US
znB^o8D)1!g#1uD;tuq5$zcs|n6?wM}T3zu%sw+smfXJ=d&h30hr^nZEb{}n;Ge<^5
zRP<ni!Gh%DeLUMT8-iB0+|6r0{@5`lMrK~cBhEKBH!nZ=Q1w85q7h#^^CT5TMMcK-
z`~O*8TNewOZ<x2)U=qk84u-IGF`b;kY77i(!nAjlzwbLc+uVHhwOOXw2IcSW7;n9F
z`7-mh^k}8&rwgCYEq`>*`n`**E9<9EpAyVwPn<QYtEY#Dqe<YMSZ7B^hm%`~i&L@$
zPj6xYtcj<jlywnOl7S)zg5L(YxUf`xebpMbx2kpb)Ub!m{B{RSug5g^N}E4w6_0DU
z{Wh;`t*Ca`gKxL<kMFDf4O)g~A=AfD<^?h!*SD_DF2zWa!9m1TqW4(Z^+_t6rlzJ7
zPNoR3FtRl(2IOvwWNU7muMR0mA!L>asJ8_2F$}K=^jj{Re7ui0V()4F{Wb|(K@ux+
zC!b7Nv2GpPhiHL^ZM@QdR;hC^-N`fmQe|8A{+?_H*qb1QV0_Eg@D8s4C~na3)$~tK
zP8vw{UdS*3W%SU{(9PLjUtDAk3=EubGG)W<w>NeaCNo&8Lfi%+v-YEh6UehJF1md_
zYKOOEUN%TR#xuvRR;sYDu;TyU@3UjypVD4`<k8XYz=(*BDN{s1OZ4=nYd6RWBRghm
z{HFqQ(6AE3Fev$?J3PKtv`OKI$+i_MG)~+NsQz%tTmR>ua=%GS6v~~ie6#&}CHTdS
zjmkZ4%5(hGORQvl)P%LPv?ffL(6H2dI%rhc?rPMI0>w+0E-kqHl7S&>t5n{0>7z%F
z8c6W`_;gwyRME11eu)w`TeTrQbclB$<f5=<ML`j-Kfm2Xq9#t9$k4E7kIjm!SyQG@
zKb*IHaq;tWH+B}QdwF@)teZMv0)wMKKv)>t?z?<by;$21H(t3C^5p4L!xvrP$bb?W
z2XF*qlizaZq$H&`W!9jkgTSOOUrKB~9uc;v_@E$H{l;*|-FIxSBi4qwxVs-tFgWn|
zqXW1_EFva$D8V4%*_oL;KAqD3ctqHL!Imv1F6aB8)`6)NZ<D}HOXPqDv0Lvt^V^o3
zJ07)GY_hulu_d091tcXq@7#$gd3lL-bJ|(Z9!=>rrrFol6x)Sqh|DlZWLmfDm6k-W
zTS|JmvYHxO{m;|!2Ko2)G}wzn!V5w!`sT({&J2x96skVWZ1%_X^?$jq$Jg7M<=$%P
z>EW3&bt-6U{e=t@-&IdbtUjJKzn^exOXiOU&HNWOCc96WHf>S-{<;?z7rRfG#|UyZ
z3<v&J<i}#oz8S{pd`e16HB!I-{eGW(dt0vKyN+AC+~q1+jAou$zA?V$BWs_$y&S0T
zx_)|G6=!_yS5byJoN^~moyrPZ>u>*8WU`ts6GKQ?*dkDsTk;~{Kox3M=s$uj(Q?o9
zVG9(g{iV#|wBz<tvjf-n=l`*G7pal!XV2Oy#jqf3wPD5uh5fHGO{7+YXn9O(k+ZF0
zS>y@{GYGk;tQXwlL<uw(7nduKBG+Cs{=dKGXVLzwnP<~1WcXHG%~}(+_0;`q;3$R>
zw`{>f8n7UO(ShA&X=fx>T+L!=2wUx%nwq*fTUAw6(acP2l8WQ<%MV{%T-=y78D<EG
zUU3(Dn%Nq$NaNAB+xhNwb#^>#%wg-}-iGf5-TVy7TvEL^w&hCC@k?*8LJhF}Paftq
zfQ&`psP?7a(+@o?aG0dR(Zt|6X~MK=Y~4qh7(9G@j?B*ASNSa2bJBy46$a_&=2&fw
ztNj{!;%QOGqx|1_6*h7zs;URymMvbkjP2sZixt0KE)R@~s!HpLT6^rv%gZ|tOzG(8
zSi#%b*VlG8ul;J4?eoH|QN0%zyC;8ma8SY^fq`Mcs#RP^j~=afy>|PaYnL)i0<@;C
zShsH7=Zg7uwFYTtBzPnY7^?QlE%%?_=A(A_P%C%y=OYN0gXT3P(Sv!Se^5{mDEqIz
z%C$C(d-mD3PoIi*+|6TfaCBrWv68)#Wy<2%;IyzIZ1vYDZDnQVw9S%y?aU14bWFD1
z%n8t%s-dOj<l@4zXz}8Q1r`fJv;>8PnU@Bg1TV;2WR`Mnj-`ZEiAIW%<e4<%DPF26
zMv^gl;!lb!SFKtV5E;oi*N=T|Shu@e<&t|*!OMIOURfEuFhC<9I+}ZD4Byr$-raZk
zX8M#p`?}gk&AFt+WM1Vn$s2FK3D`wL5*~zHw5=OG`8^Td8N;_Xj(=+u@6sU7sa~v(
z0t%B)J}9wL>{4<GY>8US#&9CVNJE5c{nja7sw|Ec!gZg1S3)Y1bUFL#kE@&(HYji`
ztlR`j(;`AopFUl&Zk=0ds_K>~U6;U?!w*3-8jvbXM~wSk#be$z@%#53j0z16U9oCa
z)9I&8H*?zJ*1MOMnx+^@Zi&*J;-&iN(W4Lds^2GmeRXwVWfRC?IDX55R*|l7)zH;F
zdOg0r_wVoTi<c~6*|>4zi)(A8)qH2QY}vA<V7oiRy!wBYJ7V-Y7F9gk-=r{yQ-YCU
z`f1iyC&vEc%-e7C28z61tLiD_5@;jbpfvfULYLAUzvq^wb^q&^260Y4DROGL56F7Q
zZ`BQ*DxL;2eF9d7tXQ+=2&f~QeO)glJ^k>@l3yXKckPlgH8lnGAXPZUx>@<!nRl1J
zKXz`e^~U=Db@Q_WU&vY%Fl1j_;}{nwrz6H46cl8Tbc6%6X#QS;3nYRdWR@j*9g;Y8
z{`~&s^QyQ&vyivnt}Cwj_U7h}XS1?56g+e)d3i~dNA}Wtvz!|O8=@j3BN<n_y1YI9
z?d|P_AzHOk(NR%SPx4mS-q@BKy*DwYJ}fd)@=0FDt!1E+aDLsdOoy!88ygfCtdG<*
zsr&U(9W=OO|NqbC>yJNv{P^Q_{Qs`s?{@b)s)51)hIJ*tv7oU+<s@tN&$1h<z8}oA
zVq3meVA5@-{?jt=u66uT3O?pA!PQ~q*_NQ|qEe3qG`7kfzBT!FB&+w$up8NYhceH#
z-VS8zKh1OUF-La1%Rd1ZR+pW8MyWa?xA+2F=e2j-cnDgedTaVx9r<OG*%S3`Ijdb2
zZTzHTrrp}`&E<)H;L0|im2FB!VykYLxTuu3>HW3gSfrC<TNxwNRkzmR<h-m9Ipc#N
z8Lg)uwH<!K747fRxS%i0Vc}F|BU`4nyebu5BZXz%dTVTF=H|UQxz;srqiE~XvXEJ^
z8*be#*tvAWx2v-_nHF3=u`sa9!)(O_!S!zMeQX~su8q!+)VcaCNJis!*W|73ff?r-
zZ$`3qZx+kzydSM;@#U1niqxnh?kNhs_jzr5oF}Y!D{yTdXnjuk`?x1ho;>*S@-ish
zU(ISgeRb16*$fk@6<4#496P3@tjrv{tHiNi&Q@V^>-(>f8`i|^6xx2TN?S`y>y@ms
zr%>3Mh{mg{!;?==Qr+?OTD0>GMM1%>D$(0=K33)w78VLvFZ`DD_t#ee7R5Wc0)ksT
z^`>+8+kE1PtA1<h5%l-ElDC(aLHWCwnqM!M|9G?c{DgV)<PPaM>)YFdMkAc!;^e%%
zyaJ-5Z$Egh9wWlV`lZTt(&Wh(7dp59Pk+Df@a$Fp>>KtM8{bxYd9OM!BQiBVg-gRb
zMuDm6fs13H3(Iz;CT3Swk(o^zD-^uHwTVTAMZdULy;R%!=ii6?`yIZ$YB>M8vZm&Q
z<@Y=Om(=#|{66oy<8r^b3S!;STb5--YF=7(Zt;SDYNuv@y0~J^(&G6?7P91scl?~k
zA+*hTMz;Hw;`fYvmx~;|qjV?4-fH=>NbO1ZiGbMkF3mpXIx`~LSRGy*Y3tYKSF~d)
z;Sf{0F!}zaR6!>W#TEfDaY-w%ffK}e<F|U+!hKKjJw9z;wD1jw$*Q(#dYu!}4wmw@
zS`;wFI4?hRa&PtKH^Hjfj=BHLu898Oiu4uQ61D4P!=2v|I%X{I?ke!rG36;vJ}CIZ
z{B)f(ciw_em+G#>STk1oW^R5ndBU_~&#WC~?h41<bw8+^#~{)7SpDwmr&1|zwH;qw
zt9c@$)w*b2o|fu&_QDOui;lA^<Yj66sjf6RZI>-I<%jx8uJ%c*Cq!M~=w0^pE<?RO
z*Eg|*jCB5<SMOR2?3btAOpgqf<9nWW?Bt^R6N9UHqb{7EwMEB%y1^IzIUNrbg9V?;
z-PifOX2psFjm+#H&fEWg@a*jD3mGP7H^o;M7Zy5#>c6Tl8DHMt|35FHwCel2yE9BO
zC*5Q;>h0~FVVKOeBuH~!^*c-UaCd0P9SPhLrTgs6%;x#^|8Bm?JvZOJpOKjjl!(8_
zba;AsaeaGxyIok_Z^4!=xpCbo5^RQsh7x8u5^nu+yz%k(({AP`)>`pB&p-I`Q0$4-
z-nr9ig_1fN9yhJCb2d<^F#5&r$1wlxkJk)Rx&?;LP0Z6*73i%MGv)Pae?OVwpIi-3
zPx0{;@8)&zX5MV&f;tHlqnW-Dx2{Q?_Tx}&nPBF*c$ItTv#gNx8s4crVOx~Ho2Q@O
z_aSTLJB=r>wE+7$7B#fX8tvQjPi<9RP1~(MYcFKIIL2J`Kglp=N2_0J`WdGWu5V>F
z_0O7eS;KOZ;MbkkWsK|;b6LZmFz$EsKU98Tal+@hZ|(MN3T$2SesjUc(<LTTPQ0<R
zQ_StG*XREddqwWzW2XPHm(HH!(oVfmvxViikoJO*%P${JyP|ze)VPg(LG+U3Fx9hb
zJdbUYp8qK1qF%<<T;ny3cYa${@gA7Mm%n)VeU0{>`I9GudZ9`G|NRYE{eJBQ|NQ)X
zo3B@bXP9IP&6zVxUEt)sJ~`X2cDX7JqnS^S*Yg}scztbc#ix_%vH_8|w-r3Bj@b9-
z_WysjMJf3wQbde=Id<AlojP^lzJ2?ao>s_>Nl8(O&|$A}RByR6`PHjg1wTJs{r~Uo
zm5|$M`!`$O%3i;>O@IHNORI7pKYCQ~=m=*;Rn@JXtDY^rnpODbh9PKPb>+(MVISBI
z8%S6dsid8m(YRuTM*Ew`RZlZ>c7N0q^5zT3FwUInV#Dv#F{``t;(CW8#oK@X@Y*W&
zTS$Au&kRm3?U%o@yt{Y>lYSZ0^SpY&`0JGeB3j>-izI+^>+T6p@||B!Weqs#6}3ym
zDN1zVdxIZG>$&%79MgN88N$25<1a&~WPES|r{eZR!<Y)U^UdXNf(&HDclT)Oo_D>s
zZt8?3>bFvDoZgArgzLBTREy60sQkw4S?_)B!Y^A-uh5@zE7!;A9jjvVUc*PXD=Loe
zyp?J*)2W%ay?f)=2t(HCTa28osuS+D1pL_b@r_a3+(lgWvDMPQi|ZCW5W1B1<wLcA
z{_*ur3k+`QJvKEpO*}ix^v1s0-?rj0MdtDG@q7OLdM#m9lHol)Y2ueJB_;3g$@21E
zW6%CjVIyN-CsX_T+t%dNTzS?R0!}CX2Q+YQWalzaY>8-M@;S4)=&6@Z#D)XQ4B2=j
z8Xh0-Z$6uLd*!NUQzuSrOg%mA;i;+Gy0Kl(hCI!n_U^wwKMRVBH=mwyb(7Gaim$pd
zr*7v=|Hx5jB6walIC*+f(v_GE5k0ZTd`_)8+%<RS3B9GSSFiQF&LMbjhDe)7{cn8^
zaBxEik7!3mHBjc-*y$G8{%FZ_#gq5%U0Nz|DQn{mrXOX$MCM&wf6JtAjhZCu^Z5;n
z6fgTt6)bxHaA%9+itlC?mEX2y&gnW*d*bd+87bDaK`tGNa&y^~|8$lgC=`pdZCe!A
zS|8`*bn2Rob(q_Uy{%`{KOER}?!`whlZ3-DEAJR-ishej3G<x%w@bO~sZzq@wZ{(`
zD&5-_n!G-2&H;7tc}`Qe-0+(!c&Vl$hcT`6mq`DOAAc=Dt8>J3L06>A)ykGW)+5=x
z{azLKxpQm(Kdb0<Yi5_LU|8-qcT?q>88akQ)YUJy9Jsy3rGaz$;RB&3Hr}q7x|M5p
zuPevS?<Mc<NXqn8&bJiTi*bmPn_I51t@6u7_k#w{d`-@tI@RQ&R9N8Ja>t&<hRrGc
zw@msfQwQI<kNb@^4;<Mt+dO|!_VslWPUh_A+n#ik3l#ZfD^~r?*cz2{f1m8?u(eG=
zmH&039=(3u-Ea4c<KxGVX1&GRUg)pcVIlmrOUgRb&Es?Dcge2pRr!tW2hP7TydtH0
z?T!ACXN!+6kYrdZJUj8>&Wnx}RT&H#>=Pli87RW;^lKad#g<}Nut}Qo`zIM1QbwT6
za*O5rhnXMV|6`8OIi0_0vdEvVMJ<vSvYzm*=$TN>-L318aGtk-x9-lP+^tfkMP)Tz
zT`l`%10)r{%Qco8+&cf0tLD5z_x81?^AGi1Tplnr?0Lhf4#gO8zCYEK2R1izJW@#C
zP|0(}i&x4kWyKyn$BR3)RxEinO>goGL32})<hoakZP`Ch)u^uvO@28|=fqSg_7Jx>
zxxY3r*x0MxST#H9|Cv8x_v7dB_fETad`WJ##V5-%z5m5{PJa@e^8Nk&etx?j5BAMs
zDA|4Dga>FuY2Utmy0Kk>_iH}$##KHQ-QD~BT6F%y%l`ITZ&&2bRc7{a`ZLFHO}j*_
z@|F*x-Vfh}@Y^Y~a)0}Od-1g*h0xs#+_aqPMCCipO)cgG^!`$tdiT34M`rZ1^Yin+
zxqK*neeL0$oyC0XI_|u_wl<pG?Dn4I%d*yG3dWP0UT|&<$!Xzm-o+^>y{2h>1ef7@
zMw>9<2%X>eZ>_lW>B17BMVl_NT0X6r;~V(k%G0P5qTei+EoBgXY$C<W#xK`%dAa}X
zR2y}5^_ZPStQRj{ER#HcQG|<inqF+z;dcJ*C7QZTXVV_{n%_IHxZf`8<F=@bjSqhb
z{h9QwlUYl7$<GRF)`yQ9s|DZPI{7H~^{kMJzsE~rPOmL@NIi1T?MQXf%PAfOH>V_l
z5&|?yywisko~uu&YM!vQ6w-?H^q%hIF<XgCqW!@>>jOy@Y5Bo(x3a08)Mt#ERp8Ze
zGlJ*O<M6}EpDZ_<UtBfy#El<jS?g}^W3o{EF1+prx9q%lR`vZHo42p@TYvo9L-l}o
zjnahFa;Xn_GQajqXK&d1$4j@a&pzeqjly8(j~|xBsr^2w>UAPZWJ0L+g^-mFKc7a4
z%v<Sl@uru@YMJey)Vt3*ol$OlVWKRPc(}HQEn&rytduu;$BwQy4yf68>QSwsj93#}
zh2nzk>UWe{AM7q-Tq}0Ti}h9a(i8S^eUn<UGD32HPf<CXdO-M|q}TGm%mpjT-=y67
z!2b8c3HiSV1ZUVUtj|wkwfkqvF6Dc>?(BQ>$G?6&SbO}?!H5F?*Uzr-Z_s>d+kVx>
zqgYzt3y0YEdu)7%O{-_iT9+jp?Gn9^@$UWm^ZWMg`|)n~djTn_TbGu;2#ty9nK47c
z#AF8Fl@A|3I#yQhJXt5h$L{Ir`QpmSPo47Lm8#iiY`Cdo^L2r~+tJek4}#uI@LcjN
zD7$h;q-4X}<5w*vhTKgm6>y3YW1TVKnH!^8i$z<vFuSq*w?h+lR8@TPmH%!%DdusH
zw(GwiKOK~VHs{V3@ncjw_V>eK{)&gK;y&M!H{TTCYMtPrqV}6l)=I>^PiCWgC7<f#
zlLqzwYE;zJwv}k=zH1eaJFq5l^O<++TgBqzs~D>{U$@$z<ut2*!t1tv_IIvp(&IO8
zU%4hY=^cOO3C-MnuU8)_+k0zg($6zx0v~kZ7c@YV5U4e^?bN5G_dzY?qWi&Sq6+W7
zIE%zNb%?&|E?=xs$ktSq%NVgt-_QHg_P`2G#cLO`0w#S?lGrAE=g_j5SM6U<=hxWN
zBA~7DTB|VmtaiuT-F!9t^^^a;?p|`k@KwlW&_>SP?o7SgewP$BM=ufB8u=}9W}N&!
zZSk6Ly_mx>3=9vIYcEP0Hi&811b3d!-aK)au6)$iziKURc2D{f<4anrw_I5BPe$F$
z%0{q<ub*8x)myGlcTd-`pqVG%&atU{@imHP*O|_S$;&@3Fw0yj(;1(x@N%}#iPuxo
zu3n8YkP&+{kMHP#@77KtCC`^MH%%7(@wD+V-`)Ci2ZR26JyPj&=O#bT@sdqPSH3p=
z(Q?T9){?u=PajO)ydfcIM&#fBr(%2`sy>-lysJRmE`8p?=)Go*smH!Q|NHxUaK*|0
z+S=NOK^x=0zP^6=`t|KgPhZ@abJJ+^A#c!F%$n%!eDC*s=9{J)owjAY*V03v-Rg6#
z%Wtjr`Sf2-`dRmK_N#}cPQQ9-DFed|9oD41#UBqQJN#>QjMy36d-`RmZmbxn_rkG}
zVfNWW-TglvK3um{z+mlTi^=Cr7KRsyRh>&K*sCKl|6fr5qM}&}dHF^&c|fO&o~*Nx
z<FEhok$qR`>o!H_wg<<0rQLqZ+g6FV_sbo<u+aH!=&HLbL$q{ac1$?r{qO$w`}O?l
z>gql-jgGGQ_j=tvPmqT%Em(8(_VQy1PnnMkzPxrc<-glZsrBo3dp=an4RG4U(ruoa
z@bgSrLiD64e?()>L;6_V`@P@qWxrGc30^A8xZ-=l){v#Et-AQB0pET0nnHGtJ66s5
zU5tlC8Fj==Ub!)tygYwTVx2_IbqkIdYo`bIWMiHSZ1@>>AuHv=s@YMyY}zM!uWM#K
zaP&Fj;=fBm#V6F4F)au+^^Wa3v|;W+@$KyKGTe>P;srnA5;pF*kg+89-%d-R+0Qu}
zv(q_ZtQ{ZRl9XA_u;D;cROIbTOSfwBF8!_WMVfQn<c|-U4mH0HC~H&OC77hUbq{B$
zr1-<TuM;=iX!~3gYGhg`TPPH2KC8TGVf7Y)X1g~To8p}(inyk)){(ove6#c|Uz2~9
z$s*hW?G}sg9&y-GZzC~vW$A<`W>NNX|9F)ow=QFE(|Mm`6mTTK*Dm(Xg~~JwFa2u{
zlahDL>$~jq@y2~-L9<KZG3l3A3l`6{<dA*U%;(Rx_(O@Rl$Q_tk}W3RH57O4mFR3Y
z|LS&px${Bs;?iGNo|-<q)fUr!J!ozm|5l&g4T8timn;`IO}ck$cEC+Tf#-G4UmbD`
zX)sp$J6BNj0Z+c6xQ^Hbg<$KH`jxD`9|Q_7D&DAIxcKwY{*5+?yPUHg7{vV8>7sCH
zEw@t4ZiRp=eDj(ZG8Q^6zVzkQ_V3zyhutTvkX5?7OX<>DZKjrq1?8Wb#iTr@Zd?1P
zX8*~FG0d}%I;OvObo(8<vxt>jOs660?Tqh>l?{2A>+9=V+S-(Kba;|BO6Z7j`}%I1
zE1sE?<5E;)Bv<z%al_4J|Lx4DH#ISxnPGVN$@#1+D*|uqtF^w7W7ftm-#2HDOw7)r
zqc6<N^X?q@@$vD)=g-s6PrAM2aC`sbGc#NM|C5!JWSQ!fcv0eAl3du?uLoxISqf~3
ze*Q!vyiQiGXZk^V1&Q?a=1$)2wk>zee|>w)trz~idZwMHr>BOFPDz35lQ{FdI~E2#
zmD<aeFIlo+*RER!MFlUFxw3M9yc@$<)%v9Q@TNBsTP-&%XkEWSEV(*+;lrPgqn15w
zyk4|ZXz9|_|9`7LKH7ff-|o`&(R-^*>wdpApZxdQ`uKi#`C1XDg#wR{^&Xz48|_o)
zf9}+&LuY0hgR<M&h>c9_d@>m?jn+JR^QPy(0f&~hwnN8{vokd^1g*UC?6ZNmUW`Lb
zj7(E=bMLp`*4ez*;^T8J@8fxBV8g<pEcoymtKuWR52c)~+V{DQN`*yUU8{e)XsJc9
z3y0`&#WPzU*RP*#9L_Uy6{D8#>)$!~Yo|zA3VD4`PPt+7;iezk@60U+4$U_%P;Eb_
zdz*XuVTCKv4KEzTTYg#`ygrwmZ+2_d%v*}jr*mngWK3Ckar@rcf7#W+4NWkyMAXP;
zF_`7jf9XlM!t^CKYGVp7s8qPvq+d6D-Syw8^jX&AzbtvN59AElo#rP#=)Cpv?czz(
z7cWeaf93sc(Y^})EopHD=@v>YUySRW_Jpl&al6W}bravIWlSetUs71@yG_gB*wJc(
zJ=QPwcP>^dXIA;SU*gU*<qz%w>wBwi&sueE(Ve!bdw)K%0QKB2)bp^clVyAnAM12+
zM)R>vhbKJw-*l{NazRJ~PxsNr1AC<{{1_itu`)*SUg^p@@j6Ixa!m1!y3?2Knl^t|
z*zw~<Jge8*HLed^Pp17}_ww+wYQ-JfAI{%w8q$>|GOzy9mwlD<3i@a8PW<m&@aYAo
z*kbF#sMQk}Z+yh^s{6lN>_fj5DXMALAKw0HY_ap`?7Q)6*R;CnwnoMARo?YI@oJrO
zSgl}GH*-h?hjd9me)l3n?xWM=HWci!wygfvn*AbJ;8!1mzr@<@{ZWC<ZI_r=oW0x8
zw#nJxdHEIF8nKw>`4?`7mDO@CxhkHc`J2zNwvMs=`O?ojqBI>3?mT`*s`=;#!5hW4
z7B%^M-<BS&4w(D1H!?ZXluKmZ{GJX$&xGRGuiqvvQD5-l0^8<e$}JMtLMFBDvES$L
z<8e37H_L4gv`$URp0#mR{Y+`SOL<8OdNp;I4_=jcelxD+WIOxgJIgaIc0Sn^+OAX+
zt|xcfTA=Z-P3}7P2j>na|7J`2KIOB={m>G3>F&hDBilcA)Z1NJwK4W^%!ex{6>r%6
zVd**-DJS#TBPQK!kvf~whJJOYwjT$y!|q&Cz5DP`*K7{CH@zne|5e>yT4XAgf2zf4
z>BcH~eH)RU8wui@f3G%;GC5_MF=b_7jH-LyP7%#Y-W3yOl-vBiI%h^&WM$sRWj<F-
zXV&xF(DdmDyu0^;^)XS$IHtX|ua;`f@t&NJpTsJ3NwsY6&abQOKVQ`JX?ekrzW1%@
zC8wHsKX|s3{kiu@@x$>66Vxx7C+OU&{$f_~xMc1kuIZ=v9%lSAQ<?In*)98DORIX)
zJs0!)57WNq2VHesm(}DF*x9se_KDTrM|)qfXqXmlKEC7WTf6-SLeGE9S{&5Gf5s;6
z>T%}>?F$wC7uG+h*z)}aYu~*04hQzHzdiNSV~fBa(&xnfrd}=1;I-i4f4FY0fKnEJ
z`Z@`jHtx<nLZO$E?yT@@xYM_A$?Tx}?&|Ly*_?e|y?XWG+wFYkrJM2{(zfT_H7I=*
z!ogC$@B8+gn@yY3&)+gJJ8bac`g(cLK9jt=yBu|{{k0Ab3u`NWelGF%x3?$GY|-<u
z(ADK#9kv#9iek>H>+|e>J`q0g^jQ7-qe+I>)<&1Re>i1+zot3)c;CVW3l2Oei&`rN
zI@9OhpU?iguU7BRl2<$QX{OhXqT=XXB9kRn7+9GJU*vZB@M^n|NyLZpdEl0#$@;{-
zdo~o*sQ&25eR%e4<8cqe^a8V6?Cy{5&i7h)F(7K*+7u(nY5MVbo9^G(m~5DPYs>$C
zvO+>l>-YbY^0)mu<>K3Ob1a*k+xZfYbO@SV&&qG-mp|4gYyHMbt^fGpDVo6-R)?>*
zmYeRiwBqmA>$!6G@7|RK4Q+!uS~F%y%q<An8Pm5qeEp*Xjm$Up*V~J5oqnHvA;YBN
z``z-7r}g(AxE=k!^x>LY+CToCs#!g+S@EBqpoEkWtL<NR#bbNh4}PvV${V>OqKbjN
z*j#Dvvqi4ID;7UL|G{YEfn&N{y*yl7MZR`PT{(4nqPnN6-`&zDUhAT__%m<_xIMa>
zcmH*+w~lSc{mbD|HqUee^FB(*S&82L>!uVU!#!<Yb?uf5O8%3Yj$C54n6qE>=GJ3}
zGjyLSesJEAtzKct+IYBNVZdpHz!0V7-?X%r<Qi|;ut!sVzPepA|F8e48_qvdcD1NK
z{Hrx@muu(8Ganc>|Gr<hclkEQ&No4tM&7d~MCRPHyr1sIvM74ViCaZyx4rZ*6f!;&
zZ*utj-2RKUdoHYRmQHex`4TsIl9tJiDT)UVF42<NAH};=R-E%j;VO~4O0E)jP9Dxn
z7D99+FGWE|%FkR2D3dU?d@XBacHNRiPs}IIsC|vz)eP(NsxtrX?rXmA-f?nr;Sak4
z?%9mnH%JDUJzHe+wbtX)Hizt_Cb8~^x1Ls>d>s@R{zH0|(Z0s0#Cxl9a~jtltThjt
zW3Ws2aGBALwQi|DwSpNAh?h6yKYuFlv%hiSg-N$R#vD4>J%jgq$IS^>RTh4^6`i4D
zopW{H*TPS4n7@BWSLBo7H}n7hBrY|W@l{vZBDLS@CtkmixwH7{0*ykkMQ%$Q5?}kd
z>FobzCepjp>}^xxkFxssnOu^IhBZHq>}BtNv9oIa^}DsL`;-;G$a3yKcRFzHRw+?)
zyXL64%uRgi-}4GSN~Q(AEf3aS6%fBiI&|i0#nqlh)z;4IHFt-V3oW^s{EMeC|9Jny
zCpV9$#G9R$U8gwtp_Gy2rB$Cb{OWF|{IyAJIk?MGGCn$Vv*Nip=7U#@ji*`KUyuH?
zYfVG;iIly$U2Qy9p1tIcFmky#qxsY8_Xq6b%)huSo}&DGduqeAU!3<^Cj8g5|1WOy
z*xf<quJiJ>A4*gw?c1LBY3<ruzC1>&;~nz-JDBDM#9uk2eP(mRzWnlr?)ePA)8n^j
z9BENbczkg``wi7SPsFDB^sd@s9bTGjp<}aUp?K2rmK!E!$2)sFcmGOs-tL^Ck!ibH
zvg$~OL0R$pX?lkZbPGQG^sX=~6{&E#8@wl*Uu5BeL))$!t6h+^z5SB^ztQwC?j@oo
z3HOhB{V82{=SA;4+eNVl6RqtIv>Z3gm$zMXv?9^R;E_|S+V8G877{nl3M=ofd{h<3
zJnjFy?k`HeeU1dKF!}N0dd`}9Q@);gvorVm&g-^ntz~N1Gq>4L`CTm!@64nR%l_W(
ztehty^hc$Q#lG{;E|WF;{%B1)^XHtH(z}GfhE6-*Q&uq=ciU|v?H@!P_1wJu^%K*8
z_fHr*S&y&YF8tBPVDV#i30XVtn6~^)`)54wY;>G#V2~lCwbb>-tZ#<j($=?LJ9m8X
z-al@SKYq(UFthl1@1y#(b;s;?O0SVKKet)_nEU>od;j=f_SAL<DIee36?|jnM^Pc~
zZ?|POEWWtv<I$t(8_S-Aez>vA(P?$qTBpd!ne%jYk0))su)91Tw5jFqudkPHAHQ~W
z(&9ynJ{)A1Ul42kS8><&AHRMj9ctl}u&=ZE_U2|YX!m>2%BROQ_W%2(?bajFs295{
zB6`!^DbuGX|E;?GTx_~-blZXj*8TU7BpHUSkLxXbd`$9g+4pyMJ-of0+xcX3R(-7#
z6V*8)zIjQ(LyxFkBHb=KpC`Zl<8bERBF5ezE<<o{F*CRA+m}PPg}n|WM((e0{(Lzp
zz(sA}Ea}F|`%{8DI(zH>{Y)1T7ngpkEY`g-?X1+?<I8<!Hm!}`o^*d-t=snaZ8?#v
zxeZpXUTv(s<7f=DJ^SS3<cIIqOBdX|kZ|{}%yt8w=9R(AAN_njpS?f*hm7L<^X}*8
z*<Re7?tf;cF}wFP9mk+aKd;}(U%7JS!7fql4>!~2zuc0!RjOw07aNhR-!ax4#cw+#
z3*{HYAF$XE(R1=2;~|fp?kdj5i{cI)z0~~U-6tE7E3?I$<ey*VZ)6kGF$|AP*7Fm6
zdq`e#b-=wT`Pa<+WF{W`yzW_F;r5L0?`B;7X<TBu!Q%Yehy=wmTa^#RSU=i0gLOy9
zH~wpJu^GV=I=QclCM%^SSG)*u*->V8WBr1EYJAUg55~{DzbG(sf3Z|dTmQ#E{bY|5
z!d44)z0dWyPrdTv`7FzGqVEr0{F5uO>bYEJ6PIM&ujAWlE4p@=#lL54xFluS7rXY@
zwdAEM))@c!ZgcAXNxk33srid4pMUvl`=g@H$H1-R>xJsMPs{vl*q9&PF;qAw>l$iQ
z^U+=I+>$7Hxnk?JVn5z|k16REa(?1+*&Nhkh7`#s_MZI`SpjA<M6Kmoda^ir7td}%
zcH6EK6Q`f$(%&h4U6rTNw%+Z?hwca6$+7`+_4Zka-P`zHsj7s{W^sJ(wAx#f(|7;u
zkeSFb@xQZy`kp6wOyBc3q`&Yp?OM<1eLh9idqd?sj#ry`1)a|yvaMNm@PiP;11t8!
z##M4k?rMka|7CC3nP>L)ciyRGHX-+77JlBbMUC_7&Fr_k);~K?%ISRM153r$_za^x
zPx5rOG0b}#=f3;m%mVJYX;sYD37>5qihbizYFAa*a9wRf<=OqGI1iV(IrPg5n*G=i
z`B1gI_|u!_jzsYXw|^QR=$XCd7Sr_y>JJ6KPP%8-yNi=GUB1;V^PiU0_A4oW8D`Ft
zUhLJE*R<!<x7l4BivK6?&Su>*%UV4#+cZk1%JSwS1-@!QR!hYN)8D24>6K;OH8;}X
zi_7P*BgWzXHWtnK|Ay^ceHruguvCTAV!2b3vKN{rA6<9O`0&O0&eY?xmBY)O1L_|y
zjOwZqU6+6A@WSv(8;cJ~{;}0%Ts|$%{pC@qx%;Ae#j2OZIfUMtJAdz9u_F?^`V+5e
z1XQdNGOyQn`PiD35z;n)efN5XzdAMZSXSsyd2~lT)2jdZ6t9hsLo&HTmUJIwN^)+A
z_~0S2ZU5D!k$DkYr#2i<_$Vy+<JnKXwASf&)+VnIkbZXj;nH^JghzG}o9}959C^nr
zYSphkP42)=rNgU@qLN~+ct`wC&~j@#YoNX7NuJ^(z8^Uk>?7`^OV6>Gwm<J$!Lu$y
zl^>op9}g7P-1x6wVa;xSx-S3v-Ex*|{a#0RoDc`4n%UEX72@80ligSGV8>1EO;U%G
zxeZKGxWagCyFnv{;_ul7-roD$_uqzfmvHo%hi_$izW@H;xV~-Pu?Y{<dE2Hl{J(eQ
z{@HR1JGl?$VSF3U7i(voICAcbeyN<lr{}?UcX#JXMeB$qA825#_<YuUWBPfyn%{4?
zvmN%%xw<~yKIhh!lPMJ^-$v+&9qW~DpI`Tj(`n(;_xfwYx}Tn&?z}qpXJ^^#>+8*T
zDix=ssHB~rw|0B(n;RP?ED9D}e7iMj?Y)zEM{MHqY-()XFFrfuoyRF6mUuNLeDdT#
zaK`cY{7Odm*rU#+xjK8E)bIL{`uJ_;wc7b=|2OB|wVGV}?Ck92=2Ms%?0&y7Ht6~I
zdZBy2oNLyqkF9yLZu8s!X?T_OS!|`Dii!#gXm{PIsoI4f9ysp#b}O4LUOl?NLS{|G
zMyB<9K6PFEFlqPCU%wu;%hw&4VVJz;*87Rd?gbAIvCcjIJ#D>n)YNy6rzLH+m~r!?
z@*e{w&cDp+GeqNxw#(J=C%rwPJws}Di29L3fi<y*K4k2^{^9cq>56Tamxs;WzLmB6
zXhPMU-#^lBSZ+S#{pIC5YoXQcst;E3y^r|1tCz1{Oxis?!SDG~x5M5H3K1gB=~i_e
zy8KTQ0xl$nU9Gk@-^Z`EJ-($k+2}*e^z#?b?QK7|Gc5ZYr}U<0r<hKJ>^k^DyX>jc
z!YtYDjX!pNHmuxWUst`GJB^2*Wi{`dy2_FU{cU@1O7fR|-twa+aKUm0?fJb2H%VSB
zc((a%kbmjkOV1pnz~vEyxYbmh+$IgGZe;u>?UyYw4j0ONd!(^nVa0j<gdU%5hV2K|
zax1mXZNE^yWUiKR@7dz^`0M(D7m{@&)|hROV(xZy_-^{)^(G-5>zEzo{WE$uIJO@s
zI2x9FUVN+jkq<08*z6N8mg$JG%LNt-8rm@0NQa-?8D08odVu!(n6-<I-X<S7w>sZi
z>bj;tVl%(<gIgz;6-um=XxwXdVEt*Y2;s71Q8DInj&sXkYXP=jSjiz@#1)f%Sa{>x
zUgZz2KQ0&-@XzOro~PY?v@QIMG{?K&(h}Py|K-YItO?{{s*;$O5mxlF@`TFuHB!;5
zLl-N(U2H8Ed|E27s;E8m@m4n-Gj^Me;uY`e5-iSEGe>tP89wN;IryE2<@nOC{yqEU
zJx&(|mj1jT+kf{?Xv?S7-y-Lp3c4uFRBE5L^}xyUb<S%q{H>Nwe$FuY4f9fqjW4A9
zbau5J{;c=-{Y%ap7yb(D`}T+X|DGu=w{#w_R{Rz()ZJj$#(X_b+*FTY?mSN88|wly
z3m<--{lhGQ|JykahfCXMp12d+Gex)3;&-5w**B{m-M{^dbbi*`ub%uq#{JrTRjXvx
zx|w}z_U`Jx{?s(_{u!5=$J^PX+2s$<@1KA8**^CVu_x|(+)b+}-LJR#(8EXR(E)e=
zzPMyQGh@|+`yX$#9X=Yc{m|6}X4{`XipqH0O3mdqT%Kg(60@dSl`pxv`gX}<-NPF`
zd<m$pF|w7aSy$_K@PEw;j#Imv`nTOH%}M6vJA5>HuX%FbA9I0%m>jwHjSti}d}@6B
zp@eHgrH=O(PKoaI?eiRGWFJqv{d~oTnLkn<*zNdOn<KY+@pXnZa`PGl3fa52C2y2y
z>3nRUmSi^V%iYHN$EPL-zSn(`;A*kR@NTX9gLXmB7vcu@9_3nB@*XKatgm#1k8#8P
zrR!ZLulm<_yzb9O_Y9M3_4V_N)A{;jESuKv`^D97|IgyjpFcUemlu3{d;9U{^Y+^_
zm@d4%wKcol-|pv;Rk`{1_H;fz-XFbn?cR*7QGdQ%_E-C@8@o$Hrte{KocA;xL(5~J
z3+r#JuzuJqaoj+s=3^6gi_G1C-P=@7*~;hp6yB+x3GOaOxIH;@@VNi!1BoYn%kz%5
zZ9jcvhvT;S%sb-e+E$C5JbBXX_l{k=lJ4!PWV>x$_NJp#Sbf%=>6Z6xXM2Z+ih_FP
zvyXv#xn*x}wW@kgOZf2M;DgU^#b*?3KiVyxd|`oOSng>9o@qLfP3PwJw);qYI?Qi>
z=VSg<x6Zfb(;`i;y^YziF2e4IfLeKlbdL1<jSmfMeEO^TyQ}gyW*4+-+H7O+-xA-^
z&-NyB+lLIk!$&9C?N7>jBV@fNFXqgPAB<vO?<IYUsM#hw?b~18^<N{n!}q0L7iozx
z-*dU#dfBmAcI_qBa?uSI>;F|KJ@W-sLw~HcaTr_I^5id9=svbFZ0j19`t<vi>s`F!
znDy@D)GBWFvtc{m&v|Hfu+qWA?dL><+Y%qnRaf5dV4?v>#kSbxl?yhr*H!Ff-g6{o
z_myq0eI&J1bB(X`f&&vm6mM;eTn`$R%;a5lDSS%_XW7A0PUnR8zGdA16D*uK?mWI2
z@U1`gnDO-LADaVCYX_FSeVcZ7{Zde$th(i2Xz|*oZ?4KO{9CU4{Ru~gsn_Q1k9V~w
z=6pyj$eH1BT-Z%<$9c09*>{`=>?S*1_2SIhbnVdUzq1(_Dr>D?b-mr(RrNVhal>`B
z4>3w_%oc4<kKZ7nw`JC|-5KY_%N<@E_<O?Y3U5?za{i)}&o+W)KQw-b`30C9JGqx#
zVx5H4)+>3*X6kKkdlu}o=4tZ|O|R|0wMW<N?c#MW_)omPd{F%F?pu{NZ^j0AzV^*o
zI^ST6@}6qjoM79wE2*lBwO%ebStlbNzT-GwL-ZYn4y8v2MR(o3xNe&1qKyiorkcwG
zi~p)Txw^}ddD##Cc|48&E6zPuRo~_qHZT2}1k-tkAN;jZ&p+OhejZr-cE?du!x+1m
z+us|j-!SYr_Jt|@4ezyF?RT2eS&BOg`9eL}6+Qi1!WNrZ%?s~06li^Y&nL37Q2tf%
zx>=!<52%a$YgT`4b1!64>!!>5XPUYdKj^Y~_(q<y?*gxmnfR(>Q72Y=E9#zR+wzUq
zTElXeWZYf3Kkx5zYDejDtiQ{0*J0ABEml`j%oeCDlyYQ#x96i_#sc#>dwxs^v-+0b
zxW}*a$@|R(Z=c8X#N0ib@PVWI?4b|qcO?biS9asKzhT36IIPU@#=2?Q8?qlsrpRlU
zMulJ8sg?7pm_>PCC%gZVgFnybNyxnKcR!!>=>1=TpBMIP+ot`EZQ7r%;t;m>_xIf!
zL)vVE^&8G63mAKTPxEg(t&lWDeqHVf(<u3!lfkRLj0_*#wP0|_?3HQP3*TB0+E#c&
zM`xx?;~gW-JdthdI-jo7ld1V1#NP7jhQ7eM+6@BdYRsN^-9F5DI!n}IPE6}X+kb!0
z?20NB(wv%}D>XTB<HjZL`Bpn=_HYW8H?$v+554p(*7d?|O^*4zRvnS-){7h;-Z=Ta
zxk>J5_TB4ITccJh$}!c~*!|#$v%4fM>dTsz``P8p>={>2?sDKR{>ne6;b`r)n<kov
zV;^+$|N7s$)BV>1zr?@kA$u1|{oY)EWJ%d)Muy19NQ>HETdqE4Z17NFS}i$^D^-H6
zTTIu;;-rSPwe)oTc(=+*OC~0!4+og}9dxeo=D)qZULLe1b+WpDRLtRHz0!s$Cj`2;
zZ=T-F&aY%_d^uzOiWM55C2DTJdn62*{{H%U_~zy|d*<xy?2oV4?@xMmW@gycs{ONU
z@9{58dThUVTT)1j9^cmQu9teJaR#b@@~q<j%_+OYkK9=^P494;&NMOoo;8O~rpRTz
z&b+j7>9sY6dm0YvuHW}d>(1S~z272tm1vf|y~VnAVz!jDS<V4>`C1nB<<sJSB)-13
zHb5iicdg;qSvS1b$L%#JdlRuYm#dWtG@B9@CMMAa+OcO<dMWls%ju_}<924))$Y1D
zf1=&>b+OJxMMjSvKW1b&&b4jvnv;97C$?D>AN^7DA<<=b`S#2?yN_0VZ8i?)>D+T@
z-Q!u8?v}IMd$m{c{X9e2C&{Z>ZLcRMTu|BFXQ`56G)0Ql&cEhZhJAV;hdken-gEbw
z*WMH7*751C=2z{tv`Bhp%cd=F(e_Pl@7jCIZU4;s$ExPG|5N;h)5{i5i@%@mw|H0e
z!W~|HTiLmycTKV05OH94u+ql_^Uq=(2JSo73)kHJxnhm+e>+oW5iQ<2>)<}|V<!F<
ze4qvxxbe%OsN2Zo17apk+VV^&W$QEF2f1(m>{`QexXkRvy1;7-SH9Aj;`{T$irEJq
zRyXVSH6K{Z&2X1fcT$t=iai_etctqQC3PZ8@1@PTXVuNmh4|W5TL(TZn`g)!5WYh=
z$ToQk8)(E!GPk02N%WJi<_fEKvP@kgk~2@eVo_Paw>R9i>%Z%syVv~ScBQ44{(1A&
zVq%BgJ@(HvYn{&U|KAxd;bjNo9;$A?@+|j{{sEUs+c_`XvOBoZawnTTqqw~C<ON%#
zJhFup*Za47g|YG77mit;U{U#%{qVKDg+8jfZvSq2hP6*O37vE0=Cq@QZ09Y{JbBL$
ze~0nj#`g>U>`GnzF{0_{BZVFJ->0=q&rn>ui=ool>dGgs4L|n@>?mzJ5Ne*`xH!-0
z-_6c|lc!{YON>9f|E9~bZkPEk#)d6cj7z7-Z?093;#H}f{qXWfX9kDVLvgFyg(}()
zEPu~(JNuIJ>Og5;gTx&*KX~W$G$dX=@J#yO>|<g(9AxeaKYB5bL-IS9*17+!hnnr3
zBI9$*bn^<C75XmiUAbQC=Y*S#YB3v^-@ER0Rb`{bftI5NA71@5XmUHtcK+(^5C2;7
zKD;uNinDcd4x8A2XRfw_r@z6Cc$u4`_x2utX>)JF{H(GD&huBJ-xsg(wapD}=$ss{
z0@8f{@ww2$m+NB~Tw|BICL6}s)%@~nC||#^fUo1yZTHCd-c?VWH7vKWa&^|`ZOhR*
z=aPKUcL&R{1x8!>R5_phzjt%;WO4a}%_a5mpZcf$|NTGtsTHFdPkZZ&kBmEh1^aEj
zvSQN8jrn0pAx5T;;ybR~KE8iC`yuxqO3&pF&;MNL-+oB<(uY&k_5QmPjP^Vc>kVpd
zJ|E9?IJHOa+a0+irS+kY-b->`Sk;@efVEG5Pgj{R^TDK&{;y7K)!Sz=Oy2Y)s^-{>
zef5%j-1!=Exs6>syZ0%IGfz9lsFRSNq-rAdTW<BMV$0ofUQ^#0u5Rz>PRM7hkU6}N
z@6G@CuX(plWoNVnojsHm5n;A??#T~Ay<#3`^BwA1dA9O;Rdnp=_*Cu|((vwn@=T{@
z^XtnOFFW{cc4Yp|*%2S(8%{3V(`(lM-RZji87}>m!6AxUKj~;Kb)B$!=?8%yiY|8;
zC+5YL{>oZ-wCl*s6B`~@zv_L(oe^|T(&%_H_k+hWO!><d7B5tkW2)bCAyw7Rza%EZ
zal;DRdoO-&KKWr%R-|T-*7*fNQ5<@Q+vj^*SXJ}0_3Ik!=xsm1@BRB<Tcta@!`jf9
zYmUxi)cW=1W4(m;uXhH!j8=uMcHFy(?VOCEMbAS~4d#}KGvvO@?em<M9qh|qbp5}0
z!lv@~aoy^Nw@mr*qvFWXqc3x#w`Pf&<=?A0Ui|Y>xBiER?ea+v4m4W*UG6h8DYW6_
z*Vor4PMz9%!sG98>Ar2?zHeN`L)Hy9b0+_dtNWR{m{E;kL)qIXE`yB?vpd>7ZD*NR
zoSG=H;=?Uv9iP&iW5S9{Sl7nx7UN02w=p1YUaoLFCu76a)#0;cYp!3p^5j7lN2axv
zd-p|cmEB8EZ;(zelZ~rZ67sG$d2gfrGdwp}x9rW0#4Y^OPapk!-afx*&AGYOpe<S!
zb$@mow7Yus>W{zQ?|=MqdDp{VXFb=3CBKh*z24Q#+<AR?U7a0hwV#OCJ;?xriVq1j
ze?A@;;CN?qT~u1STQ7FkgHKOSi(LmDI`W^%=ikY@2_L_0Pu?h@^YZiR$cL(;zN{x!
z_&TKqD{i@P=(eTA#C5R`UJEU|9KI^+z$IhhHGKLPGp_E4sq=YW7`{)uW{$JMqe_Xp
z`{EB&*a-Y#=@b8xb@ks_L&IO8JluwI2HXsmld?~&+so9sNNAmnzRQkM#~qEY|8DQ$
zncX-0YUho)U+3N{<2!sbz4^bPq>57b|LQ$Q&5QnvbL;Gp+0P~J^=+1D#o4Ch^IK;v
z_KNE9UfO=)biGNI)D(-!uWl^JW6)SJVd0i%=Uio3Y}np8>Djo%SbXlCzk0Tr4nw<s
zxZ>_DUv;(^|30X&`H(l4R*HvymW%6Lp`>)aroBHpxJ4b$tNQ5t)@9eM<SkoWn4iQt
zPg<12?fyAX@ek>qbL?affb4wmSylX?HNRLy^_)}gyYpuKhXsE)i!88q{5fq^PpHQJ
zeG*br-+4WVS+20d{Y+c>?#cuUC5DDI-?+N;&oymL6f-(0`edF==7OoL>fhge=%^CR
zOT4^L|4j4IM+dCG$v!bZ{7P$D(&xPo<oBP-n7?e*W{tfz@|Rw@%r#r*Em8C6UUT#d
zljhsiZf9L%59VjAGTQrUM|t~p#e(kZ_g7q9V3x0(^?939+;p~#&<9rSP9hd^?*um=
zeE9p%ZC_pIe=|8JTwglt&itiMN;4;1jcYrwR$Jxg?KgJ&?08jwPbmMDxVz`6oaOO^
z*;}3|aq0WCF0zYV-kWIcEMg&dPxjtV{WH$1Co2EHvpC@7nt0D;5AGxfNbX4NcrC(m
zeZt8PS^EWYn9cuJY@6M`YPR-*Ft0W14oa;5#{DoUXRE?mwyTl%7k+xir7`<c>8ziR
zA}WsSwPt^Kyxq*9@R81mtVuFK`NakN^I5lVkgU3W<&&4loNAe<-kAK|OI3c}esKAt
zvx(T<mMu2d^^(oh8_PM8p4D(RrY~^4y-~uf=9ewg`8<B5<jYAOd2`AGTKf(be|6g(
zIsdTgioLG4IrlhU`1dnZ!~VZ`QF$HT+FM^-9!xt_@Ux)zCGY%w!Vj+P<6n^OWYnEp
z5wyW>QOCNDiX=mpdk5Wq7rM%Qkp99_^UKfS-22mkGc)E(XRV&}uhBb!=h8Ou8>u$g
zF8$mLhcDXpo%;KqVe+2jr!Tgvge~8D_sD@XZiAgqPh?LQymFuW-rU%)+sfw(XPO*X
za=ZH%a~6X_ZZ%`xpR}K^(xsNZ3^3gq(`>Icx7BT}sa)Kr|5=-*17}9Dzwg_1K3L+$
zC+(zdu9NntiOgN^lo0PPvoGeV&hMJ^U^T7RU)s+W-qb1S7fZf&!l8sq_~lz+(FZ-}
z9xBD0`xozVw85OG-S@81!u9<3s&r!VZ=Z_Y`Qz=D(!{*WZLA7*LG^17>_4b#?LR%~
z^hTj6S6|t^=df2lQ)R$$c-Nomnw3|X<nzwERZV<X?j5a?dTrq*KTh+7V(Q%Gw@kwB
zHx$kgNVV}$TKr7tT6{hG$yE0*ZJ8__i$7%S{#l`s#3ylWzqw()@81j0W<TG*?~9UA
z_T;bIc7EDxXpkW^@6`s0IKN;0?QSi;$FFVa54@A`|LWYxgv7djQ-OjQo^LBNv<|#F
z{kdRYMgO_iYEO10#$559A@!SY2T%O_Z*Og@9!@O#{NeUl(XzF7rLM0&r?C55*Ett{
z-7OZ;U&PCn)pvfG)jeVL(g#L0B_Aspj33!K^tk))ecanQqxY@3opbAzU!s=9s+uRJ
zE>SpR%E!(x#rHQmw~bGB)%TB}dGpK5e69M;O-vFlE^@uGF`1o-=^f9bH@CKGw>T+E
zN$KoQ{C8oYv#wA=P<VKI?eA}rZy!H-((>~1^4X@K>l7cne%-yv=<xjCpr&$Kn%bg8
zJo3sD|5sK{QvczT<~=<z{NN%dp4XC1%AIG6Yg{-o<9d6a$!BX%{l+b-@_qfUUsao#
zeK-{V8<#Wj>sagaT)gzlUF5)Z=Z;NTzhk!Vl7Dk+E4R_iGa2(gK0bc<{{8!FK7w``
zfvca~+uOwW4R%(1R9dy_*0Jw`6Fpky*_NJvp0PDbCu)m_`W_Yrzd06-pp^pL;(Avy
zr414qLK)RS3k0I`_p)|wk_p%Hi`et`tz7nZtEwNi8C(35UNYwR{bev;rRPw6JzbPr
zXUq3Dy~~rQFIs+IgW*5h&$?*_yf?RouUY54Ebow0^LI{0#YcP<203hME@w?8T5NRR
z+0N0pu`qbE?T?);$zjX;d%x|Bs1nFtx34kgWa->(1=sy%T&~=C@%q1;=S~;wdy+rp
z^-gi8rGbwU-nkvA_`>vh-R~t@OIm-tedaYs^Vj43xy-E>D=dom<T~elzi;{KHs{W~
z86vj)(!uvkf6a-S{FwFj#nbgBeK9NBPW8Ob+jgsVq0H=lseSh9m+nhW{`EV-DL#Jh
zK{**SZqS0})%O3zWp-8stBK_s)y+HUedh4}_b>PNzxK(}jr;#`S*8C2y}5^7XBgi3
zamcOnrBKcO^$aV2?z*qNH@0$y%?<v3{x8h!f8Pt=D_g`;Evy@za%75EC)4!JuP^GJ
z`tc|Y+#Q1uTS9f^C4E6lg2UD?d=ub3Jwbd?Lt(<poe8`QUytq%tg4)M?}HFSfERb*
zyia;Y-&_~&tKh%Vr6n?__DDkg?M%hBJ3AH~nW^DbaV$Z9;r$E)nT5?+8|Ib&ZcX^i
zvpy|w?pN8Oe%@=+aZC)Sj>U+mo^c3VG_gTKjQRe#(>~V@m2$O&pOLP*eWgq4iHvm1
zq9c(RI`&*s*RW_+vMw<d53H-@H2S{XJ@=lP!)nLGLnbDn^Ne=dXPZuuZCj+s-F58Q
zT%BBPv-84wam`=0t(+?KWPX)Leg!8(#ueWQPx76w+0P9uD^=Vg#p*RFu4&7u!h>91
znTlHZb$xG?_wu$aF~~{h`1@A)U6J{^Vvar5I^dp@;`1W`Q&jdZGT+0(@T7F5hRuJK
zPv?DF+(P@iw)iV#K3t#~&2eYff%5?mCWbX1;tuBBCw48sB+dEa4BnHzf9Kn;ooS#V
zwz2qnluTTa^|k}7hMU6<tp2TG9ri5Z9OK1~+1u|u`Y`GC&o7ewFEZtCZq)kypvy+U
z;*sQ$Gyj<G+S_!L8BagF*4cjVL)B?qGIq=x^=s3O_B<)$ncjcmr1t~!icM#Kvp4Me
z(#_Ct$N3s7*A3_0oV(tOuZ`+%68_H?D>{FDo7bvqFNMv{h}UdPZ8Y2#blTM7_r`|{
zwtQf(Jy>|DUgx!-a#Q}E+4s!WMs+{#UUzG$oAVW}-pGfl+dYcD$U9qCznp)@-{-V#
zOxr0d)uO0_T;*O{#h&MTeE73H)1qwat%UsxV|&)C+>H5i=VwJ)%fs1`(kWScc36pO
z|37gV6w^1C2I<_J(b#Ig+*vC;`S3#}nL>vdJ#O4FXC^#wD`lEBr8KPnaJqG3-XC+f
z-#I>&;`*{Ld%Ksie+8`^FLYK5Q{CHAd7N#LS5!}MtMx|Br?snJ8@0Q{HSXVBcc8ny
zT4BGQZ@#=(goMPG70%!8n<vOvRq~qLm={zkw)y|d9%I+~7qxe#rfmJ8`Zjq_RSARC
zl&x&XXI^@k%dzv9{q@<w&5PLb=gD;T%<}$k8@7DKA?xMGAMM@T{~+qA=83ES>)vUY
z7RBh;cKkff_OR$@;NHiD5^}%T`nK;}x8&2|6KBtwO2s9vb8hE*IN9Is;?MITH`<mS
zI{dX=|Lx7q#~+v(&E(l#_V!ZcoWl<lR8)?vvJw)GepY>9e*M49qD{9R_uKRN`(M^x
z%*4=t{IKzP3A^~R)9?5H&%0Lf-CD2xV8e=O)@kKSPV!%HDRz2S9v2t);p4~5mqsUS
zK}YcD#xg19`gP1VUSzw5e?!h%3mw+9o=n;2TW@v6*PGVLe%|?fo^kaa&><Q7_U&`~
zEn`=+<LF^$At4`jv)RcvH>FmckDW4o`t8&j1`a+xw)Vxl#geM3tn%)e$S8eyKEM7I
z@3iiYjt#5&+S=HbELozk^N+@ssLPD6+bXQtlcVlbv)vArQk|yibNKf1V+w0u?YXBQ
zpu5FmwN?Li|K5Y?oR=2{oc>UJDrk=8ugkA?otYRvy{$A{{L$IT$_oNs+fNtL>2ll=
zo!<VY-tErs2b<^eZp-(pmCv6qwHTDuid3$D__osU#+<AlHXDWAJ2DH~m|g#!`^9))
zWpB;#^G`kgg`Key=(ac7w@>-Uk`;=~+3WT+`s>-G8eB*%_>j!@{i;-~&TsapjEOVy
z{+cpWpVG=a^yz-_$A9{5%!k`czBy!{_>~-SVD{ug2VQtb9o+x$bNt_#?cvw%TmU6m
zQ6bi_x95(ZS-)=alBmAV<|;qZ`jf?8dz{ITwNHk&u|b0`GO$sXDN&K!GoM6xPfrxL
zS@>|aO4jFk!)%_ZdzgNvt0}w==uhLGwc_mUmS0JKg`*;P_?gWAY6oo*F}p7MZlb<K
z&U*cS+^Q$nJFLDsSEpwCtvmAr%ihX1zdaYn{2(XglLSMB%YLqD^QLBQi4y(f-|rfH
zHM05ks;OHwyk<1MNoEcRe{sW8-*>9|#fZX73x5}|%=6xHu=87QYWspo;WK2MSBEbC
z^z8YG8}iMw=6wC87pU**EOu($zSIqOZ*HFM{Oz^uZkPA(l^HUw8a<gS)vRV*&;P3X
zztgpac^di7t6A^%KI{^_Q_e22ZSuWupRRnr81SwC?)TdfbxgdL)7JmGI%$WJ|CZ`9
z)g4Z^)i-UrA>-l`#}&9EIWK3k`n=itx9tD(R;;_Xjd#h_MMf*XvTm~c?XH;drMTer
z1%4j?|LM)9PI7gej>+@3TXCqSyou>JwEISkdvYP$l2B8Py(tz44os|2;&W<$?H8ow
zy{>i5v-<)}Q+;|5UEZagw(%#AlDtv=R`+VJ|BE@ky8dF;*r6xG^6jeqO7pBW4?ncN
zX<oYGboM6i+HZ%Rz2;Ba`L$Sanzl`3=Mo=J@9Bl?Tiv>!?td;7qqw1Vg12$_lKX2W
zHa;l)QXi)kB6TLdntA%>*Jq_(AK5D96I&?zn$IGy=-kscRWVyXRv+H6V)}!(ITjDH
z&Q3Mop!(H$vpVOJ(7DG?yH_PwKH_O#^J}Gl?;4)_D(6ja+&g&K@c3u{ZP#N1zfGHT
zEJw%IR<76U^82Gbv%D+5pK;0HsnHiJx@&Ol#P?Uxeb4?kwW_<n`m_Dvub|1dXTAO=
zFu7|P(;3@K;+(2&hi#`wS?=3mar{B?>xb5dp3PbpI>#j_Xwuoo3<s{R4&Ru4U2pFH
zH>Uq|+nOx9y1RSxrq5bsf9K5M!@EuvU0)w>E~)Z}!@BH^!OiD4)8}u^ICFDzdUI-0
zT8ri6CmaTO6U67-c=mT~cJ?A0u7|HP_rH&7nXs+(^wXrbx3<2xbo5)XObcjp-rwKf
z^IsZqWCkzmD`Dkcww`^vD|2#`nZ#n<m21`<*_eF1=UZn-$AJxrhtJ4OKK?lI*O!-W
zzcr?M{rPxYKCS;H$2Y6(;IhTGTyf%!_ca?9ein0eb#>bwtTpw-i4zwp@7($<#!&F`
zl4{K6!o-=&lczW3KlruTZS}F=&*hFz+@qV;Uv80aJkMUF|83^{TOrd`gS5^kq#v8k
zc01Yj*Nxiw`_3(t5K5|;*!<VhJ}LOrZ?*G`*$a;@oAQ05e)Zggc88tkw`~ueaPXUL
z<o*BRNt+Cx+Uo57V6tQtTk~Ikkv9i!F53TP8*BHi!^dxyNPO6SviR$~?7dgcbk|)y
zaVj8Ue&6YvYqjq@da%?>Wy$ORcRrRrKInX754ZCRW2Jk-fsAd;6`*qC+vKGeW)(^*
z?_I%Zyx;5Kq_Z<GWXKfXRn}Zx`nLzP&k9<EY*fE{qXfjBaQlSn$_8HT*;~|P_B{;!
zwk2yPt8(VToKu_kDsW#B{l^!0AYyNBjQU~Wu;`}j6DbC4VJR0^NCi&%vdMLSaH#q8
z!=_I>Iby6|=9cr%?^I(p->^YK@6Mqw_xFTM{<`<#he@|RSD%|5zJ~Y7B#{rTZ)Nt$
zS0{7#>{)LzZO{4(f8MWNWG}GbFQ?A5ch{Br4*Yu$YD48I`b*}l_xOF|&Ha<nBD`(k
zJ2SbNs@E`sR<5sIm?E!r$*$}~o#@w<8Co0PZp}WiyKT<>X_9Y+t?K683+URje_xy1
zLi+^_3`>@lv!-l}=$NxfBxd36d;hX_iabp(U!?WZAZ2Rng;i4@?EZaFH&5XYn;qM{
z+3&PUblM!B1iycLt84kfX_EVHu2$W6BgV!5_lbmzZnvclM}OX3;bq4X=_(g;$?ZeT
zUWLAQjQ95mKNJ%B9e;n3v;E><rzSqr+Ur_4$ED!?mxg=We$83E!q=AhojOM(Y%M@#
zsiB45x`OQc;(4;a9==oE7{Sy0V57cr>D8RuT^F+g$_#m>LO=VY?T>yUQD4Ba%TaQt
z`@5J}yYB^(humK5^S|ZG<ML`-&D`U%o{KLj{g1GGw5;t_?)UdE8}}^UwOWhq+r|1~
zLxwwdZvG0h{MsS*s&>!110T|r4c95THr?9vZ2p8iFW+XNOxE5PBFlaoe;4^2wP2C;
z&YcAx63P$1pa1p0$it|0srBmJt7Lu`pU|7?Bt0qV>o=b6-j9L$k~#L_d!+X-U%#c|
zj@QbMCwck`mOipj`NXy3Q)%-#8`%%GmOe7=eDm7W*=ouw?OusI^H10nRmk+axbBd%
zVDXo2{ap2IxAS$3trQomF%(bj-D%bTnaAhChHGmDgcYyzE=_CMIn5+ZdF?NzM>fA-
zZuz-8Vms6Ow?(gm9!#2>``O~G=gN>*wJ|C}l6U<UUXXv6`l2xSN|x!TPoD&Yg_Ey-
zyS8HG%7Y7?kEvI&u(L<oC|W2fG3~ATdZ?9Koafulnx96OE?v5?(3!pa*uMKbnSXCi
z3rlwF-N=0B<KuW$-B>QgC9D+{6%uoLygN)6Em~CY?99w*dd(Be7FYk+Ypof6WToTv
z84NM|Zth}gjb1$0x?JjyU(M;s{&ty03qIw6PCNVb^mOmHn;Vnck0#FiHsx;Hxmbx`
zlANu-&Og2Hci)mL*uFTqsHiAFKJV{O|L}e0ZIV0H{@*?;YLTD7sF=+4DnBZA@>V~w
zKYb_PioeYLT(YU2<A2A7%!G(v%rCN^K8+}T%G-S`y7(*a7j7ATbKCD(8zW_UIA-_7
z_uS#%p#Hl0&I&&Vx3j97zm=QROaEf`yKwv2d!fcpYLBn~$qP|`QG4gc`^k%A^!IXl
zE`GQ5^t3Xwtzvs`?R=H{S)@2HH2-h)eYtrOPtrHM{lm+-ZSICQe*%1)ljr-FamI?P
zLi%T*iSO@vucti%@lVt`UtF*|$}4)Q*(R<{76mcJVM&&)6FHq^8vo||Y-l}kfR~XW
zVD4AjDPn#(m$R;}@Tk21;UCknm%IxY7^eSEe!uVV5)C1<hW&RZKR(xXbB^%oLz7gR
zQ#`vGx~kZ<+JwJ6Iakv5`A9+6ymUL|M{|o-G$?d=@o`Nmj(eo{W|QUFWhXD+m#?YN
z3%)z~a?t+gH=kcz_wH3xTKclxyI$%3_2}T7eAD7w+bxB4eUJIPe^<_kZnl4MG@P&T
z`&6wulZcI49cw@K9KOc2d*`$WHNFE4^H*$%KG<<$^}ncFUIFDn6%%69g=c?P&j?;F
zczR9lQjPny=?9p$_?$gzU>>&nUf_zpTSiyj{0RGSJW-uLW99A7iysu~s<vCbk-uFm
zvS=5N!nM>jHr<QYpFhz0{=Rc`rQw@pVHRuBB(l#fF8Zt_Q<rNc)&IxGCQNK{%aqse
zzP-G!I3eiR9oAAc%RQ^s{!!`sQ*7n6zfx9LwLKv>mnnVwp*sPcw_@)<eqsH6(UaHp
z2NE|g_;}*HM*MDt6KnZpXK!RxzgN$&?AE6E?UB*10&V^$%KX3ncg2k#maq8NxPR3@
zT~Kr|+2Zfd%MWDEy*Kqu6P)5{X}A4&fmMm4_s`(qj@$Y<?<5$4Hue3foM5Xcn8aGS
zAWb3kP1Xb5?vv{NMSd@Q`F=4rbj|(qwbd!7ku5Ot$?N7%@h9$|o|2s#sy1hR27jq>
z#}BqO$5uGcUu(N7TxUsAk@(M}RmT5zYyMHQo_=*!z`Mh>RsMfDR5VU1dWN-2zJF7H
z;q|WO-p4X4lv>Ie9Jb7<U$AL=+Y+Cry4ra+o?boD-g-Q)VeV$Z)03|5JaMVjf0e`P
zr5D$Jm~{G_^a)|#5+=nN?^b1LAN;u~X#Q)?WnEodkG}o;`<q)%T;BiR_gw`Ce@`%t
z@B4ae`~AAtMg^(2wq(lrhcP!q=kLAx)b8|j{qH;Ot@ibcc^+r`Z<frb=Q^%|BCeIE
zX1^Bg+7)&5WlG27@^}083GO|?T@@e;y20$J-Mc%tV^@Z+k2`T*JWeL%^Ru%nR<HiN
zBd>nN`t|P7(a|2~-tz9N>wb54xAQ^)zEi4SV}IPr54`uN_W$#aEw>e(R;tBcu49}p
zUw!ZOuI9CydhJ=%)fgVP{5WLKkl^{z{-T<JS<8~Uw|Z2M{(qt?uT`+`^c`M(#)eDJ
z7Vk;D_~`>TvtZF0n;(r2-wAMObYApmx*?P<`H@Rx*<|PGGBO{2nJ+z<J3%_CXIn%2
zk^m8qZvr7?$chUL!d;6rx)!nAw282_xD&~$cI$;vx{}%ZM23e}KPJ>4eOhp+<4M5F
z_RrI#^=cl5?$w=Ye<&|gWm@NwixZB2QJuC@c)fC7{_1-ivsa#4y^V$EdBa(eO6H$B
zYyUK-9r@(4gg1(7V#^+;(^uUl8_nFl=Hngp2QuO353snNVNm&^z`m`ZO!!opPxD=&
z9h~3Gf^!cX3S?3&{PDiywr*RL$oYDSWmW$eeaeEh{q+Ax&pI!sFzq=19zmtZAH18U
zt|;}8@{BvXYVRYSF8i7l&JOLuea>h5L@oZUkF@yxlsoZvmGo-wfKOjn``KShyU%td
zYS!yIUPHsM=?_jwmmdt+GkHh;;fM1B_V(JWG+vdk!2c}+LwDn!zp@!gJ2`F&&tcEM
zb(U|+|4Se5Z+})Gd~21D-*2ywq?F#z|5+-+Uv>WsSG&5zl3yh4D33|zlkXe1-tB9f
ztXr2o+y2WA^VvJ*78h82uKm&K>N08Bvk!Zw1)MzT=#ZBE!hUwUxa;R>wYwLymAU`8
z+b(%)O@?80{ah6jjT-NtMpvXyP8L<-6>g~hy{|L5^0e8U@9*Na9}MYazA9aLdcCK@
z{mX7l((eC!Hr+bA@A}&fi&pBI2v69vHDA7R)6p+4FE6}q&AvYF+V=Iu_3oaYoU2yt
zd4JhJqG`9&kAC}qFN)^h&fkA`^)AqX^c&WESnOARuHMw!H^4#j(f)sLc!Ej~{++#C
z1Dqln81HWFnDYGgJuQ!=j+N`SY}=Of`r6v2-z6_EvD#LD`?Bia?Y!N-8}6iS2Aww(
zclGV+Wy_XLm~%ZkH8pj`%9Vw;)`e(&Y`6c@_}yY}Tz?PG^9@gAt;;IzPFuE2ZOe}j
zb0Sv!|J+{uIkEJ|J#$f=7y*0t(oGdlUQ`L5mYE|v`}Dp~tL~jmjX!wsW@qZoUH3XB
z9jy%2@AOUB<Epav9m9niYBFpxS~cgZ8!p&?mb^Cif93gilYKST7uSi&@bSF;Qq=@X
z)exU(biJCB(ZC5#_f0a}PDF|xn|ke4DbrFOq3XSzZ!TId^pof=;5M45ak=tz&aw|P
zUua%0V?TVVBlX(0pc%9HDns?38!X<MWtzWJX_tKAZliZmkIEMAaypsVy@ylTELhd2
zO?l7LS4TKc%r21HSjpcky1MCx(e;RlOiGfKi)NfXFKjO9#*+Fb;a<_<pRRSb@fO0K
z$rH^o3?;(6bk^JaNSCmU@H{Ea=lx{Q^(&Hh7o2<Hr?dORUF!`JG3@e%W!hfT&M~K#
z%WY8&%2@Eee((9WU(EkDoJ?4H&XIS{-7e$qXNS^C^d~G_`-bJsv$A^g^Z7b$QCHsl
zxc2h+-TVF<-u>q{wEXz5S&upJ)wgv@dDD+C{duP^;P3DBxakZl-QH~3o0M+5=5097
zlqU_BzFs|2wadqs)8#YEOsSvj5vLZ<wYQ#HB^hD(^VZcX35?=yj6AbKSgXz|vCo+E
zbDvP|)rXc920>e9o@j1x_S8uVnBc{CBQt~d?E;@^sR2_Q<9hiSuD#(tU%<l7z9l+(
zuiZWm`=0GNu`i#;U6<CXQvJF6)O|-Cp2JGv*Jp39`F%8h@4D*fqvd;2V;7xFoI6p$
z)Aiq;^@dz67b*{AeE(M~!1en2`u3Ag{@5<Rn)UJD@At~KcX!@*UmKQuW`?2P?fw6L
zWzWAQbVhW++AwXioEr)|{KLY;3|AbLUAc0lgh|GP2X?#5->dl@TBP@Ko@`vLY2$*4
zCXQ-P=O;Kr3dEoBb*qZ+=cEg-=e(cJ|1jzAudfEPTb-Hr@NQwzYmM5qsj4*N7^_6@
zF;F^}IsWkX`~B+E?iL=G-SK>0bqC`j&_S+;OKR)_gM*uOqqkMuopx<o*u4YX;YZf6
z#3ujz&3SFwpX0aFT3z-Wuvo}u-!FWs``uw_uGl*pZomF_tty$dOS(+>v_zY0+!xch
ztKO5=oO`IdI`g~#{FDt_W*#!$u+L!b|CwIS-Wl_MemQsX!?d;cr01QlW>{d$Gyg5b
z2T*c~eaXM&t>8lbXUjt?|4aLK{$#n8W#%kuKdD^a)yF=CCz`p~+feF!UC**h=M%QK
z)lK!=dSKP*u;faCXeFOzx({@X&E9@rnV0;S(PioXc@b*;ub%Chn5fvT<p0au>`m#d
zV_l&WR&6@i*nIcWgYOL7<poUIhgvot+bplR^8D{TPn9BNgsS&))^2~EV6k6-H{Gsf
z=TeIfU6tUY{Y-}^<ae$))?H^iJtUYR%t!7_Vy?Y>*!#x^k|tdGZ|pJUoOU6jL-9`|
zlX<^Y9<1$H@_p92*8-2ql1nvT@#mK8mJ806eD!U8^S=4T5uNJ_G*)f<WyX2w{-a-g
z>Urz${nPCUecp6u)``?Y!I+|%E1%gE?si%Gd9UEN3p~3{J?E6uyz4S=Pt>M;Qg`1K
z{L48tcM4C~p+ka4LJyzu{j++N=ah58`l?$0-q{8xSFF8Y_G!MYV(8@CyZ=6Y?3m~K
zJehm(hFPc8zFl@+tg!#ta=kV)9b@e{zSbU_nL9Tf?1^%&*jrzB`dnqXuClP^#D%&~
zR$gv<{Po`Y9x1MyyXJLFR2Mq^>Q9ZW{Cc1EIqDNGCaiN^%YXfIy4272Q;jR%Wgeb8
zW2(}8^_r(Sj~VyRIsA;{{&x*eXJ=-+|9^_l%rZT_Qpeg_8gzg#=uS4B*j*xKx0mkQ
z0lH!&YVEee`<DC9Kh`Cx&2s)|;i3EN|9>2}|L~|=zv_o{#qkW2LkR-!!e<+$c3n<U
z_xG7=C3<^X?ql6@3z>-Rd9rC|W<30A>EY$&1v*$;#->8RY&LJvPMN^KzzH5Ib+-N6
zCrvt`=oIeN{r*pXmt?^Sudqcsu6$qM0j?`FPT6)|e0bgeX}**v_nlblymNCbLDPPQ
zH;hEiq#5(DF`r2@7U5!b>zC_w?G|%fslqN;eR}SP37WynDq`!uzq>ne`t<h8%l$vU
z+g$N6>CK&;mtPlGc<YEcuPv)Hdvp44{({<%N5w%`r7pZ)9>dU*C}H#CK{M!t+PJEh
zs&lN%Us}$MTYr3R`MsAR=Wpll=j}fFyH0xcS+-9`66;bkb~~yS#VIf{Xhog>Vf#h-
z!Y{R+r@E`Z7XMG*wM{#JX2AcY*5^##xhwi_@L9Ia`dirAuPgtZ-t}?L;T-ctIy}dg
zR~$;?zgO&8el$~6;<9#IM4HL%z%cP!?{}=r{G+(H-RqD!&+V-Df3Ew0a~w1eUb(vR
zbHCSOP#vW8s57<7qcZHB>c(j4#O)?Rr&saYcdiM%ePF|($($*(m{h)1aeut~zi-*+
z?h6IaYG=&uue_31KQWWLvf27g7;_JAb<-WCI;BjR{Fyfkjx68R+BaPw?Cvy;%Llto
zG_Ub#b7o*@6I9kpwpz6LU9-`;WRHfkA-&sf&A(9bEqTk;e@|);9~My#tNOC<k&M{A
z3BAWA)hk=2n>`71Z7S_h3G6sIw|T~$_6uQq1;3`>bI*Rt|6osy<4JKI?bdxCBJX|L
zmi4_^@s6Ts#9Q?__YOCTg?|t+@jS;UHT~q`^^Dp<2NL_&gq~#boP4)?$KJaCQ3sA5
zIih{_ZLBkoL14OAW1{N=nTH#9_1l=ScD3jvMV{q*cyiX1atXnm)hE)pa(6Urk1%Y$
z<9YJPrb}P1K6xv>iji+eQK98bzowqRj~bEDPoIZXwSU=`e)JFXyqyMITV51-Ywf!C
ztmZ5m!}5JQJ67#|^158B=<C_bk0ze{qwVrehc7oE#cR%-?Qbd~Q|kWhoV4T=)9DG$
z(Ox|637cHcy+7M<@b29o%o5+i^FO@)x#d#Cy-me!hwZM$CRuRt$rQE*+dhml7vk}p
z*`y)4vp%8v=qZKmYBiu^N?+XFZT{=~`}ZMglTUtlvA93!SdV1Ho(jWPuU;9{{`$iA
zd&{<Mk4~!3Z@GF(KIw_p9u@{EY3aaFQMv183<iadT;})9H%MfXtN&AYuy)^%N8J0_
zW`J_q-{0Tge~60E5i>D2|NT~GU(o8W>&lrHgtoqaVp-pH?UMT=NU}P(WK!$>BiZ$n
zH>feZW3AJP*%9y|PH)PZFm2FLtXHmtOqn*#iZ%0B($7y%o1TJ>g}S+Ux&QMS28m4x
z4V{M{{xB_2o&g#Y`TTkAw)lPd{Kpk0KYNyD^Y_c;A1@a7D~MU&cmDd~B6GL6{;_Lo
zqd#5^kAHZOUA}}X6ST_p+S+LGHEPzLVijuji|l?ln(YhlUR>z?Z}Fa||K9!Y5qj}o
z$57_$%Djb-A5UFrcePgXbccaivD(Hr4qw|kUj62Cx0))k{_bRcRey~??}E=3w0xMk
zBuLF^%Pbqd4GWKUt#T`#5bXlZIuQSg$gTyq*+Oo3zxb#nRJG^Tw|}O`=efTv{N$pR
z{5UQ|wuZ&C_FnO7y|6WIKId|dJUQbQeKzgN{5p2ssrC#p1#GdJi+(HRez=|x@kz>9
zS5*68>%~=vl`>88XP%9D9(>oVST}!W#Iy%ne3jJwW6C0CKisg@QSK`9$-iO_2RCbN
ziI~^0V#{rTsb$i)R+%rT`7XO*=84JklqY)GGgS(o-?4Z9&Yu$J)~K>iDd00cReq;!
z&BSPhM>CgP6J!oOB(Xy1*nwMNU2U7?7k#`_b7SqnnMbrHxhd~_&!mwwN4=MEdQ)T6
z>g&J1&RH^H?&&qhxc1M}j@fuA<4C!9+|%e)r<`)8@BdKO7N09IQQ}ok-Vvk2FZaq_
zzh3lC!D6>)&x*$nWGDJ?rWVQFI(0btsb*<f`J=MnSj(Q!gYqd=rU6IN1-3^^DP^nf
zI(^Cgh_m49nzt!=n-&%MGk=`1O-nedUuuDVSCQ7~`Ll$sFbG%j{J+(-t?c;%#nlt-
zYdqF{E}QH0zw2CR@*(vn*?QjHywY-Z0#C#O8y8LL4w$j-81LUl1+nujHrPD=z?*CK
zr=;ai9nUnD#_#TP6>HvY{Nt&?v-sXo)0H7A$4e#8X|LjnjQ%BmL+0Q7Im*JC9~0JZ
zH!!Fa+IZ*S&5dgxMem;%tgX6Uhm(O#{(b4$Z)G!basxW%hCdDMGM&&l#o+esS}S)0
zL!R!;pZ$WTU-gI=t`KHx*>(D1!Go8}=O43vzo+@#-ILe%eEj(F$L0C|o^08>bEjm#
z{XYx6m>mbA_gg<yedx9{=;5vG^<P)^9XjNclAg}(=MlZX&NjzPx{zs_dETCn$2QEZ
zd7(K|<&WA~)~29iZM!%j=`UQgQ{&S+f19HX%`vAArM#3$)a~u<-SPL^?TuMiwf0}x
zo_Lte#DwGff8RM47oRKia|)|HxLbbz>q@>?^?Y(R9pdpdg6Hji>!=7lH(;2SYFP85
zfJff$&dQv-yGkowuif5s(I>8owf=wlT+bc<jr}GzF*0!%#;iPgsYCZ^{O-N`)rF==
zR-`=$?+Bf6e9xS`JN>J+3GJU3tbF1BO%;Q%<FZc2Uq3mQT)W56=xx~%?URkKr1fiF
zPA`thb<t@)Q(@`$rQ_h1Y~h8$AHT1z-M(3^L$_E=|I41`JBz<OM9F6%OBOP!fxR4C
zDs`@op}{$6{q}<!o`_0#gnU$9*d@<7`60(DKD(xEvwZEgHYcitv(y;~c$Ns9e5BB?
z)ui^*ZN+4@riYP=vmfWIu>ZQvKlg+A!~+Z1+OKX8&5&h!DAseMvQ&Gb&Ac7!&jzti
ztz)^=UdJD{rs(yZRV{`m<TkUb&Tcz!EAClb^LnFa(~_qAvypn~9PYG8#lJ;;;tHdQ
z7aq%Zy#5t_Wp0J!*X8#apFdV{4_nmSvH9=&|3|YnB<ZHi(hE4s?;i52<lz3RZI|CS
z75^w_6`N)t`O&C->&f-cxx#Dar-pZFR|xq&7e90>OzH-kD?_Im+ZvZ=F$XL!#67HI
zxVXOk=30ZWsSYzA?Rhj?$ILQ^$w#E~$<>Qd-u*0FWi^xEJ06-a`_8R!mE!!VM+-zR
z7mF0`et6}b!uBKfpVTI^mrToB!<PPB-Xea}x>*tllguq8U;o<?{~@AYh)dSc%%WXu
z2JfHyvo~dYUth}Xx=Jwl)b(bCZl&!{moMjAy!4L5ld!;jQ6HW=-KaM<Z%$>{>cp}&
zhNt|QOwFckHcuv7i`ZzhGC6cR7zC&&v!=vc%gPk73DXOD_%Pe<(~FwfdNnUY8#;p)
zwf-{yeyV7qkXNVJ$yG8X*ZGf@N|r0Q%{x;4=htWMi!Yvk@Lb6F=dInn*GvwxuO9gQ
z>%`HCq6tQduj5KOU%Kl=SAF{0&~nQ~sQF++<mR-*dwVL6oU~IZ+bz2}?W|Btpj8mB
zgaLz*<imN#ofo_H3h@|hy!|#}ONL<Dxj8RC@6^)P4h*|i`KwJQ{ABc{l$U>mGc>`i
z!$X}{@BM84WYO1n^xDpK#^$-7a{nC8-}`;uYu40b{qpZWSGx5`Fs=;Y>Q>#v)M?rG
z*>aC+K-k)-)>p5x_I$k-9iVl$`rp>X!)!L6&loH6hl{@ZFH)yAf0^co75_JH`8gw;
zQH^H?U+sK`1wz>iC%u}mP}k*t%SMTLX1qp%|M&mBt{(sW$DVZ@-|BDGy#AjfEb&@d
z{D<w`r6SoM+U5Q$Oq;rW&Y@|aQtjq1Hr|~aVzi9sm4wRTDH{V$yH4ncWk2-J`f|@(
zbtmg*t{OYG9nE;G3vSVYJqB*t6~KlT!k4yfmOpf32Y=_@drd}V6WouVTHH0kvc~q6
z|K845hy5EL@0opPS&wv6)5))KvfMFTkp`x%*R#I%bktwseEuQ#!h{PSc^=n9p6(Jk
zQtLWNqyLb%-eirSiDo~fr{qXI`uzS<<V+s-g0jD+9vZXQW1roXV`b@73G{gJQEH2(
z`NEvzYd1)p-kaxsuVr$ae0HX7@2yASd+g@%AO5u8T&8UD{qy1{BPKF++TM4#`E9oI
z-6<1<wYMI5d(DhlM(n-X@7dC;I~diHmKJ9?uQ;(txbwDe>A|@w8r^<Ra=p`)CTR*@
zFK@bB*1b?ncd5Jc1*Q82I?a1DHIHmMbCGjKX`0gejX}ISXZuW5aDO$yVoL7E+*Zr-
zqhgcp|7N%l^vtI5?wyp@oj18=Ui(=czHF+)>~$`mTQB(3q^s&ItFe{%Xj^*Z)8x~q
z3m+Wb?3gF|l)v-hJ%6+RFAJFW-F$YxfHU9Y=pSL0GuO^-EP6LpMaeRM=1n;}N2mOr
z8*jdDWGmKvCSP@^f9*~etq=L>pAY|C7$B>3=x^SROWHw&`4?@HBKK}&T79lo=!sbC
z@;!TOmMs0ao})%}qDRZl;^&WcKA$Jd^RmNbZ`IdN-nPu_d`FsCxmmtPZqJ(=&*Zc3
z_dDzPuQ}9pkDW7pILSZxbm*ijPT;~*RPEN;b?P?mR?;a27FO54Zn>FrY^HJggxRxS
z7ss;m%ZccuOR!y!EuVY-`NY#tJ^cNT&orLL{y#V+Xr;*C-{0FqPRVbpTl(;D`{Q@J
z-yeHEzn*WmZOOw6L5&}^9$xytQegGQL+yo5)vK>172iy<-}XZ2;XnWT?^ZJ3{azX0
zA1=6BK|k-q(az})KNR^~zv{GF#Ci3Xccm+`w>@grcm6-eU+K~QcN<DBJ+}py>tGkV
z28xKjv-*G836gf@j<wy@xM{*7zRkC7W8wUEcjJz;^*ks4+OZ1!nOYd7Rqyb1VtP|u
zT=*NN)n%K7{+-<MPQdD(qeRXjaS6pq$I3YL3vb-M7`2m&H{HJJ;i2gpr1U?{a~G`T
zEty$fdEwRS{=1hNx@tEUrsbAP=+$tZJA6>5>qg@VnT?W3^BC0{Q;b6&9onY(fJs2(
zkmZ>@sY;#4-aqdyxiw{FfO-#asj-va8YTZ9+h^a}vu^VHh>cn`Og=7LpQ;aCdw2U)
zoJi!UANB(OuW8l)5_+JN?+_mJUm_#ugkqY}T$WuqqVM~I&f9M=t=F;?Q5Bf<`}6vu
z@cK=yJNAAo(SC2(dEMpnG*%Jjp8r3jQhI$A#LVaB9)0!u8{5vnkQIMRmI$7&Efjlb
zu>G*s2B&pidR$4~P3{>Bc3e9Cduzdkyxe1Va)U4Ae5_+)m@n2?9os6u?)g=rPo?q<
zGu|xZT=;29hv4IvjqwiJy{gmpmp||~a6j>0NJHmz(z!X7Kfdq(-}~mxoA~XwbJm43
zzP+_oTTC~q#dES6>!wae^W<YZ`>zy#KD&<DfM4G3&Gh2j`}^+de{JdhbZd2@XcXI0
z(T9eCz2ITZS6P9{Fa9_SMX#Ov`RBb?S6A1rTfA~5=hLT$x<g--Sh=|Ve17xF1V!gR
zLHw*K>FLQA7rE~Eey>_l?7#kn1EKd@U6c+s^V@ZRHWKHrUv0jIDOosV?t=fHoj!B^
zDL#Lfapmr#mkvZP6IfllDq8j7|Jfh5zAuh=W#V(HvLT{uNg21<y!a=<e?|76Vl$Te
z^?@a8meYQQDOc;h+P+^1Dia|ItZUJVg6lu$iv@v`;LZy{A8pU&zG$E1>zt?&&2z5#
z>f}<%awWCz2N|}Vi@f}^RpWMDcY=b`3J$gz9ktQ|N<tD>9&9kP%-_6o-h=r1U$Jw3
zDKbB=-^n=jx4g^Gb&?i;lf_o?+4A+Ji%#32*T4Jzi`6rhe*Lnv{(R`o6}BIRa+YOn
z@1MG=c*3p!`#I7qChYua;Z-NaS^T-P;mZ3BAN_UGS=F@5(#pJ<v--|G)%Ab#*G%Ht
z->G}8l*4os^PcD2<7X=RAamO5N3(QO@B8m%5r^Mb>t9+K#67{HWY*=f>|)uhvKr|o
zv7dSYj><oSgPT5WJ>nIyq`&96?)qEaat={D+v^iDukCP|fBR|g#r$th7ti=4&D?pj
z>uK<|gE=2^ui9x9nQXuPp?|&ihcD^N6Zj@yeHVG<_aE3=fLmw(tk%mCnOp3z`l1(~
zBU20eME9my-?%G^PFu*Vzb`o9SF2NC&EM_G2R^hdxM3;nlXvHKTl4R#Jxz;tWOt@o
zYlS_U-hH2Cr|ZMkL<yVkcZzqsUbp+ervKF@*KghG`u%>t{N?5T$NBC5Fm$*6kBZlt
zn)L3@P6_+E8iQFf1uIvsd~tX8_V`zqUY49Vb4KLO^B*4{uUN6-!%G{!cIMaD)_z{u
zS5UlY$!B)%tv9!3n8)%u>Vl&=@ZsY#N6*#&4ZXdJr&O5fkUXQ>>uYP9@1DE=osD6#
zy8pMIHq-ZhI;Ac9ZmTlmVV3%dGT}wV#Tye2Ht{W7&9EWyFk6qLG27>7XAkcze$Mjx
z#l^+!prNi4Pd_=BO`U%6TIFy1{wsM07u)l?H?P!E_-fA0GJ~U4f48%S&F;Ie{xXSW
z&SJ8;_FXt>=Fz-E(ZACgoh6p6EH~m~Z=Y(NUGQAmJupgEu5qJV<8xcBoin!gfU^@k
zy&hO-TMYI_>)vg*<|k%azWnxY*|EQIbC>U}v%d9uyR(kJlh3)o9p~n;ZoKog<@}F#
z`U_W<D9SK3EB-lnr-mn#UEVeO>#v4+$HmJU9eIs>*ZG%vU#;Ae8ur+AdG3;c$^Rb~
z6rSIkq4oF7&X&y!|6Q3a;JM|3xK+Eh$JNRStBMmdZ6Et>K0IyfUY@m~@Aw@yOYNQg
zB-u31<?O|sD{TJ>ZCQC)V757X*NlI9{lQ23Tg+0mW-;5GJe!y6^!McT!17O}{fD}3
zTz^UL^-=q<{cdI<-<0?Jgx5}8z0h+OhwB@M<*_NVn2tRAD_N@kU$Tj<jeYh+nHuFu
zmG&Cb-bYmL{@#4}Pw)TlVXQk<=g#(6=y)$yzgf_-oOka3Z@Lyb4-Frj32x*vxVTJv
z;uUi@1C1l{yY5V3Dix|sSikjbTi4ttpQrzg>AttQxFa<--}~?}cfLbuB60@r{13<L
zIo-FPy#Kz1b^Fx)w>x(wKm5GYnf2Pd%V#Sd-CxeaKB3KNZR7u2`o8kB7{4`!Wj~4k
zX{PG5-qUxR*&3VQjQ^_t9Bp8$<yh-5Yt6T}apsOwIR%~TLM|t)YHC)GF`nads*+**
z6MHwE)y8p0q^ti6JP~W1Z~blu^Y!@py_di3|MzvhMa>Tbh6g{N&p*EV{l4y*#_5ly
zMdvk!ypnlw!hmO9?YBr7>oT6y)KtGz8F9(UMq8qE>wZ2J-+#?A{hW-=H;JF`1sE*)
z4$m^pE;w)dy`r|yw))$GUAO)=T=OV+mn7X&W-6le@4;1%@Ow*`1H@mYL1tNFL(61x
zk10QvTp;W(V_!K@=9t_|v;2EK-@cV;Ouc8{U8K(9`r_Z&U{6oahz$vh?{>epvygcx
zI8R4K=CF5&mgv2j&%PO3Wt-LdWUbrM=T)+m?Un@{Jr5f0IoQnpxWE37@~6+AJ4;1H
zL>^ppmp{6v@^jP0FML_ITYuTtzCO%7)#|ZpO<9TFwW)Pt7YzEu8jp5Oy87g~|2v^y
z+t&-f*eoWb>wjQRcKs7x_n$8=Bx`(5m?QaAZu8Yf>-!d6pG_Zrm5F>&>0h*lN9Xi`
zhcEVAR{>`Zcx$2$*7QwWzp_Meme+sbEuU}tOkH95jVa52Pt%Gmw-@UFkzT^Yf5ml@
zhRf3XeaDKQOtsx}w9sq@@9_(9`+3_w$1kvT(DwX2dF$Su?LKl>FE8KqbeG(o)FlRj
zyALpQ?|Ky8`A}8%o8?!vq}?`rVNYx<yd}$XkFd{}!RsEdF~97>x#N~P1~EUF+PLE#
z1g!;rH7#H0IZvg+r{vsUMoxo`+u|EGCi2hHuWNqRt$pC8Z=HSnWy|QF;fp7^e`ma~
zlf5u*<+mf=8Ea!$8CKZ*;MnAze|%|ubKjTNdgsfn`U#(n9Mmt}tZ;I5@%k6KDn{_L
zO!iaD>4&q_!jDvJm?V3CAD?!m!o;<`G7hR?S$FK0%bUpD>)FPA{O+xAvFTku8vjM>
z8eEVFYq|6CyrbA_nQs>>-iTk3zw_ew<e%%c!oS!q5}3Q1FXHdd;2<Wc1f@wEC4Pi3
z=KtJj8VVX{x^aH(x~98t8a$r;shjNTdEt5g&KrNL3fQvvYS&4#*`57gy{0<D{@hx=
zGhB@!A9Q{%m2x}%|DW7ZCARIcvpJ@f)?NO7B1G9slWRA_<nFIF_X`<zEh#y7Va=*-
zLIrb}c^>Yz^qkAvYtm-EV)4~mE!N?d_r<+ki*zK)ue{F{y_B%((8^<bZ`2j4*6GE+
zx~w(#-KuPTc6L6VhuylqmsyP_GNtV<Z{Aj1^5^?0QNe=ymIjqVa<BgCZ9H@Cra}Jm
z_lXAA*>;9LRJF8}+?;l{=+?fht6Dkt_w7Brt*wo1&(CMGK_}ZA<lnP-^2EYlVB*OX
z&^3ynn_8D|Iz4$oOOwy9udmyeEK%{V=bb-g>ePpij&=)lx=5Jk$$<8ZCOLHLtNG7+
zQ^a&<Rp{y(E`!LeSyNBfg6_6GbH-==`G@+Up=>gCZ|<dgWG2h(I#zm*VKVdc7mo|T
zMg59|)$7a`UX<z1h<wgF>2}qPzt6kp*ZtD`_U<nCWX%ufRbp>$&zJx9_V)4UJfoQ#
zDnF+saV)o%;bXtHCQ^Bae^r&$uJZTqLjTsh+xI&URA2eq{Z!$Tx8rGbYJBr1=S7Lt
z{&~k^*REZwp{Mt5gRV@ox87{iY_Um`CtK$fTgX&=JSv{J{r~#->5naPZg1nYE`N9A
z%uHj$>}xt3))dD-o}wANA?2jd9NTKM2f6>(o-+HF{^{q%TGoEsxczf){J*KXOn#o^
zkE!Q#i^bXb#H0Nd??@D{(~9o04b5&6Du~fGxaPj%|0UT&f9L;MFDbt>qIG&(UB64H
z*v3E4H!c0~?@hbhb!oq*pM@L$`xy7dzPO=pvZmU^=#i-3?^7x|zn*3v);qA|YD)XU
zvuzqvi{&Rcol-K6>njd@cr^_idaxGWt2Zw?bipDm8~@Gq5%9EVX9W$g1Z-pZwa(u$
z-a@=)b3y1YK{@srGiLEEeDxuI&Nl0uwFMEg5_0YN+ouaJa5{RWWWsizb+1{&7PTHe
zeKOVSuff01W>)jB=dFBxbGGwa&g-lHTC6#1VERUNUic!P(#k#N5)(f&G@LsTv0oU}
zaj{C&31ZV}i4gO@<1cA0!lTXl{6V~K>yn(~CO6i$@!hs)XXW!&UbD>W#@U1NI+=Nv
zjO}+hrhSm=USc@GUG!jzh0K?-R;TQ%QCDQ@KVJWDZuZ9M^3VTH(+ihh-nS;A`H0+q
zho9@L|J-78laYLHx=(?Bq7UavJ;rHj=fnSnsZ3xm`Z)J=UY7E9N3G)DbCe{1-oKrv
z<UiqYcDIt@?YG6hoG*9EuDHAP(%Rasm9@(12U-#*)ZUI?s4ep<Bqejzv7JZjzrTO!
za&Y&wH%3$c{LL}9-th1tbKY|o-kH%HrJFwA&;94C`QztI<$WfB7dpbL6!xkAPk7b*
z`6qkftl4WVcCL|Wy?nXzsq;Ktmyef>OyV=Xukih7Te`wFiQ)OPRVjz#UiCTFzdaSb
z?`gh!;fLh&?2CimP3*SinEvTvy0lin^*bM>d>0EmZu?iYyf#%xj6ZIE-_Gts+8qm*
z+~U}Lm2u{gpZ9gWRNee038ib>R-b3-c2QwpGfzH!%hp9}o~m5hdhUHN8&B0M_Xpzh
z7#!Kt)%_SIus)D`Huo>T6>IqoS+gw>(ic-!xixG4Q1p1aO)O;FJXa&dJ0V9p0wt^^
z*t7O<GiZ11p0@ps&tt~*uXv`({d)N0_JQ>WjFggo9&i8Gq+A-!T$HCNEqVP5gF)^s
zlM^ZDuAlD~*MDaF?9I*1KMu?PYxw#3xw857pYQX2e0X@__16_^Rof49_;&63dM(;8
z`52FRlw4#{QPG6?^ZSFB`+a=3x$0}ymTlXd)_&9bl6P}cYSUArnLMYb={CCw-}&G=
zNqv5eoOXC#LH7N%$6a1n*&N{I66{O<@c7#S_E>18caCq`O9P|r#cVUS+}?Vlc+MZ4
z<|osl^A5_E|M(s`eLLt3q()|Tu6LVjeip4~_Su$qw`-Nw!+o<mh1IJ<w`*r+W`gbm
zW)9lEyieY~&-#5y-8acT6Di(hesf=KsXaf>b`K+HzztLyWo2g@mcNTxUNkMW@bg*o
z$6K$*ecoYPG?Ry~zkk<~D+MB9?UF**cFL=TP3$r86`!(o!r^;o%ak|%H}-qDN1{Rh
zOquetyyCiL8QY{Ure!*<-6)eA-c!oawwWopcGpo}#?u{pxPlTT1$Q0geW+`Hcgy|7
zzm_Oj&XfPco3C)z@^Ipwo!|N8u1fYTNh+$(R(PY4cc|VxwCu*V-%A+(S2g_E^L}69
z%81?T<#gSm4Q4&x_UMxt&kG?}o!66B^WJ6<-f2>C{u`{Q0JpNWW@MZf2T$lUMHD^=
z+t@EM=Wx%gWc>yIuH4@9`-DlX&ARJ(xh~OP*_O*E|Mi;@-KDIzhlL?$nO8(bSVx*m
zQO4xGv+wAJK6gC0U5W3xL-k*?<!7gT`@A9Alli!WN9Z|iiOCVYPmjD+%It|gUhSpA
z`IlvSLe|>2_D#9xniuLNyLx$u%xgco<$7LWRs7cLd5tFvR8$_SG90j6V_^2?k#7H~
z7d4ZQd#ri;JaAt&+ksM<vas4G>kDq2NE8cvxxYOqA!xa|i_qHm*W4n}vm4EqxJ-TZ
z^Lw9*F!Rbj8Hp=(6KziR>!-M=gzv14n>eRNH_?33YqM)})bqlZe{5F@c;~(UqkqTi
z=QbZ^Y>qBWdw4$~`}6w+9vfp`UjNnd#9x(PN%#L!K6ZP%_U6xbe_QVEve{v^tedUy
z?w|iZ4|YiORP9y&WjE*eZvUtA*rwzO@af+Ad`|P;1hJKFJ<;Lu+)MBM{jgBaeEFku
za~B)_nW}W%+W5eU`fnmU`Zqsc(|j|d{LtIa!SjMOn#>nWP5C#gXvW$n3!h&9+UFXW
zR&h7_)*G3=c!hd##se+;3LSHLe;-j|^OApex&PYVL(yh-uk+Tw{<{3puh<*$dlw!)
zzwp-lf^{zgJPvv533EM?m{_(tywr%N`ytbDIl+p(PHVH@IQ*%7;dR30$@^dO=g%JR
zy8NEy&7V~qJD0IH1TJ>7%w4@|)uE4%kF)k?=j9#yeBRz)N4V4F#r^&J!`}w3yt98=
zzsWkagIl+6e|%iN{>!R&%I<wTYR<Ot%gc#9RGk;KZzWrr`-gS6n_t!xYw3lwrYlH-
zlT}Fi_KIX}i$41p!%1&##QEE2FFgNnS^WOGj(&A}?Oi!XyF?9UpN+e^zvN}m^xrI6
z2UO;0Or2QVZ<=s`K||!6<3?%oU3{-&cNVFF4x&w(xq5+&oz_&Tq_9U<H-@!K9_8I#
zdHQ&(<NxJzH(P$KeYgHzLvrcufLk>>phOgKtA<B+8e7s#Ke7IMAJ6@be)mGwp37<;
zYwj%FuRAWh`B$uLsC{rV^YjO^T3&ZN?Om32=5MOetz6x>t)_EUq}<!f{wMYP%d|H-
zYX5a#g(TgvKDYm%-M@kzE&ogBODsEI&ETNQ{dTi0xW0vDD=rbK1n_9&6orj8npb=|
zq<dB8f10-O(hG%cDtoqutb3%}eQqZ2fzORuhL)QvPxtu#PBa!&`%=UwQOUMkBk5P=
zoi^>)-^|;lI=*p@a9@(W{yt;zXTy7+99oaIIC&rC-;=uQ%x;BA6T+Kc>R6m>+a$aF
zP~OUNt<93!0pWkN&QIi-RJEVGEj_e6-y>vY!qK4pSH(SapPyJA>ndKk&!()T{FC9c
zU)>udPH1nBj+W}Y{j@MMZ+^Jke8+XWr^b|je!2I^+e<H8R$S)3Yp4HIr}9gzhtxmo
zq{x$(!Y>9@9eMwJ%1hxtaq6BW>!g0kJvo1I(${&uW%{Bw?EkC%uM2<f<8!Dd-fiLi
z#XtA_F5u&vEoXm3+OH_`>OD7+`q*R9a<@afC2zYa=FW)QAQw4><+0r!w%}=eO&-UR
z4#e+TaC~p%A9jNSGqzVR{-6A3|KW@0z4ia{g&Z(YV*6<Lj{ORYlka3!@9mTB+w(Bn
z*jO_A%s3l)v#O_l>7CcVk2>n|?{8dO7^Rsc(itbee{Yg%e&qfmA5ZkWdRKaP?%j8%
zuI@=ad^xW*OzL&v+~&#ZpVvLgDvl^vaO|tg#DEjs@0u&GuWJhO;mf)azL)R4><r-z
zpHCmvI`VQ)y*x{BNQg*K(46?kpNfhSUQO-l?k;@BW2s?gKmY&kaF3XnAAC2yU+p!&
z_o8UNs`s>t(CyZfKdAZ6dJ=kfVcI5(4ZF7#e`D0YFIRW}DWta+-u>v3SWL#tn)7zD
z0*^Oe{Zs4purD<-rhaeniJ$qP`vULoDwVsQyZ!dYnx91nYeTd|-TLL;7T%qxHtF47
zZtj!k@7;O3`vEtXueY}{+u|LIuD=$1eAr^?Tk)U2?T@G5dmJi%@9KerH#ct2(#`*=
z(r9Sy)Y5l5d@CQ{xp!f<N^U*N*>w&bNGZDCeezn{&fCit?3%kLz-@`=l~%ikAAjZb
z8uVAco~FooqGLMyc1OJ&TQ|9C28Py`StaK=)=#K?aB1`A2;YpuS+GP8sY?Q2UC*YJ
zS$Yfen(nXsa(M5ry>G<+wa@JnSlcAj$0NS)fo||Iz9zG;V*Rfsui7Ly`M1LVpXWZ$
zKOeDw@{ZWK7U$L$e`fu0<BVyZ?0e3cYWzjMjrU*kicK^*_W1fYqlMq6?G@g;eb(t|
z4Ucn<7;W_F|M5=0DpddU=0}w~3L|DE<lHzM9asL!H{zC8M`}^*`TzV5pZI4kW7xFg
zgoMfMqCT64_RBIXT)57MeY^I3e`8Ib(7%AjZQaW|Zii;RtB+e*`7QVP%G*gRT35E&
z?9i#Z5VHNecd3Yd2G=FEN%!4FrNtMO^_Od3+$|J6LwrKj`YHBP>zA&dRNAt@m~p9e
z_JNxxl|Sv`nA6_BPlJo~a!{awuBh$1lZP7AcO_h^XMb>TlXSspe&>lc4i;;&zrS7{
zuy5<RwZ*wLPZWB-irxG4BF40Ce<e#^v^kIMyR%N84n$;Jo_gVXhts_&B0fKs=*wBu
z+g6=D^=^Wt`MYL25BZmSoa7E0Nqj$Ox+Bd`@4aPqzeK^O+1)Sd+}VEF-(zk5cT4ne
zyr$5fLeWh^8MjQHu3vw1s(ozU!~g#RUZw6iesW8rY=gwql}>I+FW9^F?nE>`EBo}-
zZ#$3av3TJ)=I__#SG3PfXUW?V)%07vqI|EybhdT3ZEfTFOyu8P{vNvCy?N!Nh+{@d
zHut^<Z>Zzxd+k#e`mZBwUbXmC6)t10`CnJq8EPNg>-xFk^!D&IF1xqhTx`|6P+^&U
zob*1%tj@lOx<z&B^X}If=kR48xHVzbNq09ZOBMY)F7A_=^Kak2eRtjBH9ax`%Pvoh
zXAU<qQhI#<ob=&#e)poHO%Lo=hp%rt_@FYrdG!O~X{m*mea$Ol@^}2WZtlCGa3Qbr
z=k2e)v8=h{#P@m$B#kybejM6h-W}btd2gzuMSLbtsc}uw>$Tf=-8nv2;JEhRFPHsS
ztP^|JzyD#I^nwt#W1D^B!FMjZxdpJr-*3J6;@*AB`2DPh4LZ6$)iCz=^zh98Wp6&c
z_ULVWQPu9l%zN*B+4b&R-s4vN%F}I2d|U(XY?Zru-8N67ZOI4w+jkWVw!PSXWQ|C@
z^cIQ3LCXbC=kjsK-6-Vlk}j*fvajHpv99ft#t+N2Z*44-|M_!C#F2z^y$`P*uXvSY
zeU7Wf{{PcwJ{#6N|G%P(!S4M<ch7|rE<QJelq3)`<hcv857?(dDwo9?1Y7Hr=IlRV
z!s;QtiRtFza!2hC3+A{8*7D}h+&Z^@>+jXQ8x#8zJRFPWe^(6MZ9a3R=;{ep8JrT+
zY#I+GW;<T~`TvvL{WF_)?NF-}I`WC-V6pKUo~{}Dju>S}uY9oa-h|gxj$&6YzyHd{
zeAsJ(S%&5%HeJ`C_vHsS1o8Jxbv(BHl=bt5vlSQp*Yen|{-`wT^!|ss{U?7amq;4h
ztO}l9X<l?(wlzZ0#!*|SpiFobzx}~zx%+QjJ5vA6yr9?piZL`Rg{9=G{4JLDt8cc%
zs)Q@2p7GiKy7Q$W)2p7mBb#p7uCDCQ*0y%Mv+nGB{)u<Kp7Kv>WxMr<(eL)!v!xqM
zKC>HLk-z0~NACLjsuh=Z?Xr2FzcFc7R^XolCr|8p$~nPp*VT8w<Wg7L@tmlP+$i$P
zj&(xT5yqAOxBp=BxwXo7h2@i*Su>Wgaj*I|QGLbn@0T2>zrDFC{cc)H!ly}&Gxnqi
zsOh}u7F_?$;o+B(jG&nHHWj~ibN%^qMsWN2t5KPU_{-lk9X_^MMT)_|;n@rpP|kgK
z!;Xu8N?d<6U*A#R`#f&_)tfsUrPs6^y|SL&aq_SIX2wcv!eU?cij*li#EZ1f-Y?zs
z+WvL_#PwefY?!_)`N3q?CVS7nt<JGbx~T<k!1>s`&T_){9XHlR-Fti`Z_mAb9xs+U
z$9cU7f0Au@>*M^dqI;h5`}lCbNbvW+Dy8$|WdU>kPhDqW!*ho(OqKri`r}n$TLJL}
z7iRqt5#3a~BY%UXPDEwf|Kk1LKK3>j{~LGAI8a~aF17h?hw0M)4|V5H`Yq75#HVog
zKFhuLh3E8q{Co32js5RM(RT#?B;T;Q_hHhdXUP@Mrb{Pm+RC~`cIU3R6X(zKzp(ss
zG)a-YJ2fqBS1kMeBYK-}{<J$NI@POnipY89n@X+Lib`seIkm&qd{}Ys?(Xu(UtV5r
z`n^MVp3u2fuYDtGO>D26{UFW9bMNoHzyBc17BsXBw#jB4nE2{UfcfG4GkmIX@n`lM
zI4_Z~t=e+Bp!fa0-+XJ=u9ds``|0#Q580>h6rOh}vgD<Z<awpqx4Q+nmV8|HUP)h{
z-*Q)+oP0TG4m$eO{%5-KlMCCAJ01z|-W!@7cy#jv4h9>`1jVE$oq1P9mHm$dGygdL
zDP+sMqxV*A)q6d0gOQE-i)<cW#qZw><}j~+JMU#!?8GL<=5-%kJ^DCnFT6Rv`gGz}
z%Z^lM?$Q_Y-&cABD(L=R+O>U+_bRUXotBpuC(Kyn!#mCPGPmt!o9KvRu|E?(#Pox!
zP*_WnNwvnUI~bI;MW;!Gv8BFQ5MX{--{q3T68^t@N}YUbT)MX$JU!7ag*9as)Ai$C
ziv;4o2<2Bs^HwhUdUe&eANMOyyKJ&Z;fZFhERjEG1={n&|2NLSV%fhh`xCZ*@V78A
zeb+v5!zr%ArxxhX(XRNn;>-PJQEU5_XBO5`*=AgFuX&f&v4nh7W>EX2cTu={FLUT0
z4F(6Fcg`nd%UPo4F{*@nX;g74%{!U@_N(=S4ZHVim8z_;{bplv&P^{RLgo8!^Q6!J
zo_u=WAi8?ujn}zLzC<&0Y6-t|-p8ul_2=rTS*NEjUi(cwX{Lu%?~g^(YwbA?J1v!G
z^DWE2|C);_I$HSE_sQ%rs(kxpcdcuVy{6dj>-bF9U-0xT?emL%o{77ctm}K#;Hot{
z=f)(>Np5!^e!6oqIZcS!W!8CF5u0^YuZ1jh&S|R{>U7_+j&BNieJ|zHjeFM@zR-_%
zTEv+v;iRF;Gq-I`roW(lxK#h2mPza587&$&aLZ?Gs&>+uu2{OF{!n|x`N@kMJ~4bs
zc>P&Ai$T9`@1)W{t6iSmpYp1*HO^w&3!8nrbJ;C+r|&<o(=;@q_<vk~fAP~dtGu>^
z&8YkPKkxG8KojH3>z^;!Gu_Uq|K3fh4%db87t3yL%L*}_#J=qK>m@S`wf3l$pN}sV
zEMx!q_mI(nJNHwQZ*A=?*lIA}N$t?$VB-&Ga&LNcO?){2ds(9mL!xeNk;w~D`%BBM
z_F4Wllk%Cm=jr0h%O5XYcwaek?&D2*({}C(WB>E(iL}AzJBtl?x<O66jxD!YUQgIy
zWOL<rtk0Q$%<t{oUu}Doa5ioJtylTBUzI<c+PZq-l#I@&S96zERGqHa!f|KuZ*Ts;
z9ADnv7WY{(U9r^J*Oym@@44f@moHzwxO@AnZKu;hhrmF=jcZnQ)jQbDx2yf-pz`X@
z``fqkgzNa34*dD~*>=_E$Nl!-PFEhj8{MrPcvny6hqUIlsVR@AH#h#bfhP2r>VKQn
zB;Gd8{2`sgy<Kh5u7jT)+6t5>dc?HZZ`-nEhp0!<%!3IBCaHR}e7~4s0$MP8yVPx$
zU2V&8=N9gL|5{H@R^NT~`=$N$^^eLXpKMvCcAn`O<AV78buSjmzx!CY|Le_*J2zPU
zxWBr*w3@O1YixtY%-7F*!-GLx#fPVbKUbU<o+4RMdLwE{R!ej1Ws}$suQqJ;2uS<z
z?lWi&$AdRbUr)Gj?J-DUWmEHibocpQ=K4d=HXUvH>N2Zmh0~D}!WY%ezdTe3?M>6U
zeeD04FXty4D-?bGpwdxyBeuKytJ=L!E1MsEydJ%I;S|pO>m#Qfe0x~v<2`29j;kIY
z`l~-p6ng#NVWyqs+{eE<pg{tzzZZEZ<(H{|`_7Kb{d)d5s_<w#-deD9!m7_!IoDPE
z-OlYe>><BPXjhM<z-eo~OX8l37Mz~Z_{MOzV*e}0HM1Y*Wa!1qZP@0%Xxb_H3qe1b
z^LK_!ZG97Xd*Y4Px+h9y!}+Ic1PO+JFey4F*WzX0w4E>eH|rJA{jWCZ@}}D<<n^DN
z$s7AD_Q|)EpC?>sj@iC3Px{R>tLe|bavXM=Yr&_K$uq_938URZEwysKq@uL)8)~7?
z6>~orJ?XJ++0nFI@v=z6&$C?bc(fah@-!~7*EiqzbG+iU*%V#gh~3Ud?*#Synw<Y(
znsJXr=iYm6-%i9YIKAU@SAjTNP^sRR*7Hi`cQ$%Es_!t7a1p#KuE{J`CEBpKN17@3
zl}Uen#JtY#eXFc~a9GSc=yh@CcL%}C=a>JQYRIfG>8NA4fk6^evsV2tt~qxtf3zjK
zp4k05^~l%V^S(#;hVhrweyH`h@?^n+Q@-4>ZQ)nm#dzMCXY-2h$hUoc-*^0IG*`+z
z^8Q5WyI*l1=3Kj`cIC~FX%TAuzK+)|<((&AogBf(pfpoxruoyiGIg-E0JeR1B=sHE
z`8)r!UEe4gU%NVAo%g@2(Q-SkOF=<r)4x4DQ~$h4*=NPq=_{HV85-VjzFT|j+1fpt
zn$zw1=1y7jy(Ve>>c^j!FRKV$zWWTD_O(0v#qICxlrHNoUw?k$d9RI0xA<nvUR#%W
z`Chr-<Kw%(H~jWJ(Hv3umFE_3HO~ZFMNY1n8VRcpR36GIe(?C}(>+fwyQ?TVirdXU
z`8>Pl$0zlF2K<7jA8cGHIphEGycsvl`DWe!^VXPWf|UAk+vMO4KTgW+_<HL|ynWH`
zWh+12d0!mEHowA2G4-Ogdv{50xXLP{z3Yx=WFM_&|EIFU|NfD}2!nSTa&N8WnJ23|
zDu$J7gnKSBP<m^&$F^wo^|u`^yvw})gez<aRttJGvoZeR&x5BgsweWe?BB^B<h4a&
zdZqb2`OVUki{&4!J$&wF%sx8?1@YAjrnw2%udCTx=dCqKus_iA2m6uu$px};`@XT?
ztCIG;3Tja>FznoQ?}ePXNUhMZgoszV64R`De>{HcwM$3Y>3++`j?PX;$HvzVQHowm
zg`(C@`=LDjbY=hK(@&2idua3B&M|v)*PD;0=H1Tc0^;g6fob2~+}xur`Tow%;13a#
z9Gk7&JvL5IbZ%3ywT&&954!02|G&R^S3yUY775LZ&^dNxW$@j+<Q<!=Eo`jr%YB^e
zt$l0K$3OeCo$m5<Ez(#ed?`cexAmk&PD|IFY!aX5cJN$h?0cDGWw9p?E;9Wyd53bZ
zwPKHajYHizzfV7(&tJTDt#85nlatk*7Y6KzO<y8yRkFhW_-38cxAPZX&8lSfl5Bfu
z>!wr~SJJS)eqs3fIM50q*4s1Y%;~xRx9^Wm!Si!-AK36*@b~m|OiNR%de!c%7gkyF
zCO>rB+{23=|KS#4Jn&;p^@p1+!87iD=Kazo&pLC(<NIlIlvsm{o<CU6y#K>4*@+px
zFY5z*B2->%TC+l_#v)Dro$jpmlHBWjsV{G>+p#@E&Q4;pcx2!chd2g{xc$tp&+Cii
zw8yMDbiaL_%l;!D_x!G@dsCUC8Q*qh#XF52*%mv_WCM#zqx||O8?HoGybkg%*;Bh#
zNU*-3)l10L=Gm$J>i%E;|2M2^=5~@#U}Bh`yTYM+qD`H$x@Y4_=Eu!<l<LB)+w1l8
zMP>dOWH!jf+ume0c2iTdT=qCydim6ZTNhY#YPML*&6~tH^U0+Op}Af?=I>r#diZmK
zJ<mHYxx<doX#h}j$u)4UV~V{bxYMVlQSx%X``L-hE7hmCHyw$4?;vX56>-cUDPvMz
zgWAhWDbnqCIcBdE($Q{@n8<QZa^wH?56@I@kou|qB6h9Tx3g~NX6zL>eRA?N$*`^)
zd+e3X-k*OUlXjzLs=&#lgI%%w3{Nej_1?|nY+rlz>Ap7ZcqOZJvnd<H{VpX=xb*&h
zz|nq}$2(a!Y?;HP-Pxq}lkLTBJLZWdZ4vQrJEzCayBz%L$HWO5dcJMfmi?D|`*ohb
z6Bldgp$L_4kN6)?a2Iuq3u$RtH2q+q*$tmihV=G`c`R+B^R{GVTDKpY<p1aHlMMmI
zZz@+ja(7Y`2wU7C+cD*axA6bB)7&g_&I+6sKDgmebMh8VbH#<fPp`21w8i~xr*_4u
z#eem!H*b?Zb1iLspJ-B+Rm-wTtR3g(J&ifB!Q<6my>q!zOa=FRU-f&<=VO@g>e0fp
zZ=0W8esZ$q;gN{grtWNUh0;ek%Z<WTIh=bx&-KxS*@4^Zb$v{qKim+h(CzE$bFsih
zl!xi?q~<88{#@6)`?l(xkKg^9eM!%5{xv%uFK}xURs7z!U-{jvj~NzQIG6qEPKXdI
zs%1;6?rk$$ufNeQ_^+#k-`m2<d!I}{3x*nSbhY>_H>%9x;*$R*a5nwh!iOi$8(fcX
zxtr6XqsBSwO<c!YQz@mN|J81+GTx>9`+ITWv;F6H@#Judt<+=OweAV$k|frjyA8H|
zkGOG*S9V+E?AI47&QyM?`1HbhV%gv3BUNvfg<W|c&tCgqS|KP)F>HnPpX%6^Ial2`
zY^~hkC3je9+x4Xlv)653ns_<6{lNw{HJw)TfEH%2>(%B9_9Ue<>*$(!n4XJGKgpc5
zz%OjU)<Z8s@7DBu6_fe(M5b(iq0q6a?(<*g{`;n6xBFPb#`oVHuiap|&MvU!`izb5
z7XG!^*%SA=ZSxez!V9VKQfF+}`Rja}`|<zx&C9R7TYdO_o4TU?(aKAEV@^FfD1GVU
zokhlq8Im{un2Hzrt`lp0`DcFXUE?b+<`u5ob2P(w_Q}48UKSz4dWBmj<P2xn8uH5j
ziFh`>tnY;&bL*E&Ki!u59~ZZ~Gdo8&zHe%}{efP~C-1o!CTuYBIkAghc+)%P0?i*s
z64tf0OjUH7$D!tQ=)s@dn<vdL*ca}3;I+XyXjziSsSpbb>sP*0Cu}luIr$~;>i?e?
zpBJoqIpOr*XJ6|0lPjGpThD0B>6UCQp1Uo4`_!akt8$jV{X1Fh(N4$H3Zfs`t1^~c
zj4*h&!u@ST;V;>mf)5Mak26d^6td{QeNEY)A0I6WAGI7WjrsO!_4=d_4-U%7e?KDZ
z|DaQSUcs%pFE0Ym%(1+j`Mdmnt$R$bg{i4%e9cGJd)4o4*Tn7?6FdEX-~Y#t9~b`r
z`#t&86wM=MbL?uRj`z!dUvW2SqeSxYzOOH4cpNd{$=m<8Y|pn_*-gLC&bOBbU44G~
zmzZA6iz1<WH#Q~<%FEkLHmwPa%RTbhd(p@5x7SYC^hf(z+v=*xa>e(I4`p%31Sq=(
zPJH}{<t3-Enu2n3{nzsRwJ|$|dV6~>yexTfZ}0BYfB9vtTBc2##&;WZnfi+t83!NV
zx^=7I!GT7;+fRxte|=N^zW497mBGscf-f6h(X_UfK6&zF)A5^c%ii4BcsO&nweZH%
zr%o08`}33U_M}OZCQP3E_|uKp-DL-}-bx(1wLL%nV1XsWinVKxo}8@C$S_&W*U5+H
z=g&U<h-t1_S*z~9Ub<rS(Z0jIKP(h^`FnOTuuU|7_8`QWZQjo%#jQ_zB@CHXu3V|1
z|NQ-L+maUoWp8h_GBUGqTsvAgC;EH%<>mh0cg&rrV{R^9Sy>6X10wvmx|&+jQ?E}-
z%uXR%qGq|bTy&~mtz5n#@o*d8ZP1yk!OQ&=?d|Vp{=d07UD@7Vo?A@kz{=p|b$8Eg
z(sApP={zo1%@d_td67H+mR;hZr4QJ4Mzktw25<Pd=les&?(TS3{=Zvys5S1_chSB0
z@Yx^tg5rP53=L(`+&s^sGE}BJX{>XTd43>!clx8f7k4js5_!QzFYMvBrsW0I2ZJ}<
z@Xas@SB{#daHGB=a`x4R>t*Lz)IY3=*Sz*%>B9SqJ?woptdnf5KOB2^UU}s?&=CgF
z({z=m>F(O+V(?(*dH3rRnTz(@d^Gx3{3WvgHFHDY%l+&OJTI3uyD7SLU#wg>Il*Yl
z%?$;~tp6&Ur8fTg_fa#VenFr46O|ifV$vHbyjAPWZ92>6v&<FY_w_pNJo!@MM#~Eq
zl3ce$eacSY^h|4F(!W2o-Tm48mb(vsS2Q=7h#Cp6n-`!D>*a&m`>$R(LkI4PJlA-%
zS!F6kY3<`L4c>EjLj(Im?KK{ZD^FEk;_F=cl_#rz?}OaaR;IHzGNs<mcRRLWYXWOn
zJsU&YRL4i(xE{%@;`<|+yVZW@cJp-iqw}gK)ZVSz;J12?!G+X2oUzB|=3TuS^piPi
z_4VC1{l35aSMQ`yU}^ATeO~M47OBHt2XCHDII=EZTf&W}^U&Uddu7s{pYCHna8o&d
zQIEAnyQKIwU&m`F<|~Fi-+3oqrMK<GS;ioq+m?ABv--}pn!PpaP&uc4P9up;!KzqI
z%KP8j!o6!EdRKh8UH|w0kH*Q$N(WdNw9Ir}LZ&lbc=APU+UiT(3%&G9cH3na%X&>a
zQ=ET)TGf>G|0G^cmQ$McnycL*+~UYy;bIxD>HjaUWsur^v*Yr7+ul6>|I$j5i68h5
zJI%h%e``-&-dw9~*CkA3Znd;IKXIIWaGB33w`(TnnOZKbt3Qw#eR^lJAETP)<9E)l
zcKn|6ZLg0?xbo|;?}z)e%=Erk98lR+z_DbP_hgHyRg#~UFIn&-`@heF|GKVgL^2Pb
z5I&UMFLfd6<=yhm!><mso;5wO_hO|J|6!vO^Jg{veg9i*UqaTF1rI~CwaU#Gq{NDz
z%U{!Y_R0N&wZ7@m8%zF(rSx>U?{EJ+(NvFd&4CBIPe*C@SbXv1{I;i*>si|B(|=c9
zcvTsHZT)}SW#u~mzSc&bVBcb8@t|2=|H0ee+#OGotB)t$)DN`?l9Ic=Cu}xz{m(BV
zc2z3`GOMmPuQBB^G~xQbZnw*t0)=Jjc`_gNpWj^=S^jwSqwt3x6f?g3Wv+MIqQiK7
z*}XT{{&8)T;u8N}7S3#)e%RYO|M+a>I=5BFDwB@qZ|vcyGJoI9knp%wf5VO+q4Bd{
znBNSv{cz|(zCxLx!^>57=BxdC_OJ5Mk<K3<4)Z4(wSM3GcvtCbgVa+ZUtT}2xho|t
z-Ti!CHJ`uzUlT7cuM2nX@a&E2|MI0|gN<VgUpw>qeXoArKY3!J^1{opva74^)&Kts
zx}5o8!H4_hI#F9V^!NQ(l<=YBY}(=d|Gw%^e?Hsxwq=gdq_;MgI?@H(pXVDpC}tJb
zI?Py+<9%qp-G&A0PJTCV=vrjee(6$B%$^ECVRgSFM>>W7hOIxEbnxHb-y5sGW*s?l
zM8Vp6wt2~$?Xzajo~zc$FKu=vb%T3p>DFL{4!`BaujknR`M{jBt?zsL-{0TMCF_zl
zM%3}L{M0Q!w=?&)+42R`7A;cR-gL#w+xz0Zd-oD=|M>VgHtsNJE$Y^-TNxT&yvVTm
za=}^8+21C0Yt+Vyk4gKlc?O2hR(+lQpdcmT+l!)(nJ0FpSqIH+b-%azb%|o7(nOB$
z_p0^dDjX};9G;!OuT#}~8ppfMX=kOTGcJydj0|^O@oXw+v58TFvCN)Nr?h{3x$NIr
zE4bLL_t1*K#R1XL-KS1@bsSAfNlSBDS;Dt|U(V}mYj12y?RL)<==|5e_cve9qFeXb
z{+&7V?XJq~dmb-1V?_j(bSNlAI2<WkzbGj5$*px9OiC5GB8*4lG^V}w-?(r^33pS_
z6g97QmP?a;H{Fa&yJuf<QdD@--3=$zKGghEoH?`jT)A^u+2-PBmO|_H|NC|7{rXJH
ze{-08QjYd7-*%_R^6&M9vAo>ff2KN$GCDJGznk;kFGS{m@%}%|n}65Dy?$ON<=O7y
zoRHXPce6RY{-=6Tj%oWZn|q)CMjiHMa1c7zzf-V&s^n$nwP#})8KkCmWLF(|xLE%4
z;TX{mAD7kKxnnNK`E1pG{<O(bi`RP{^^Q+#U%2U&?!Q+olNN8?vB>-F!8WO>9ZOzp
z)>ruwUbmkq(7|KTjkfPRIv?hAK*5TYR{!k|swychsuH}P7j>D}ATZ_0+dtwlPpc=E
zT;vuAJvO1_b@4N$*T+{s{64LH$^Oq17e7f)$=xOPvevG7NvG}ee<DZQ|IFn-P_*Qm
z=$wD2Vhb58Z@+WdJWt+X#pB-4cU{aUZc0U5@H8-4X4a8Y7X0-4BsDg}weKB2Hi|ph
zg{=sEvi8u%_rDfKp66fCn<Kv{PV`Bhe7L@&VQ=U8sr||Kzq)_kw|YVMJ{6T(vA;ic
zxL)t*@=tzTEWYqX|9^#-i(buV=bSsg_3M-L57o`wAsv~<f|H)rPYy}a+a<K?YW|^6
zkzWC=0l_Jf?Dr}~B$J;hZSvh-{OWY>$;1E5<r=PsNfpfgBma-Pcz0Y!PW10n>r6Fo
z{NX(H{lCzMkLQ|_Ej}D$&ah6CyRxi!_f4bv%UluPYRdg;O+;5VzvC<C^pLZ7)$_jE
z_8#AFdrQVSznenRKUAmeDZkm4^?j$;`COqtw|>_je)j)Q;9EQQjlX-|_t#8re`<Rz
zy!uUi<y$)oT{#PHn}9!x{}Qh#WG5?bG81!>U+ws-fkmaX+s&m*u8l?aOJP(+uHB7K
zu^RslcfEPfJ@I!jXG;9pud;u1*ne6x+4r+7ezatB+%MiM8@IAD{;g+Q{AY&klD~7s
zX68Ax*DnjN%fH~YV`se5v^8f}PXE~S@$|o<9Q%kqImys)T@jWC3m={}e7CeVK<eGf
zfW?!z^xxI~<kyjy-+3l&;m_HHH-E+K`Iwt=FTEsBu(3P(fBw<aDaqO~6U(&C(*AEh
zS9_{U-v57*^t=5(TzRr>4MkF!7;Ngq#oo_hNf+iwU9&nUoKfy~qQJa&+qu>*+SRh;
zyy@}jNe}y~7qt93`bp-<%V24fIZMo5PJDY&{cFAXSvPn0$8FMi8DGpNX>~QJ&#w_$
zzyF`rrOTIB+qx~js9<btyx<>b<I&yS<?Nx&3LKz~Ax&AAr)<r;E7i=#d+65I?DJJU
zck_<#sr+n^e{aubxzG2i-#`5DaF+AyOP4P@R|VH3e>{CJ$VbB{;oJ_6B@)GlWBqzX
zTo3fk37hdROz_UUV;gVj3!2LP|MT4ba4eJQhS1eviC0&JKGbXOIG1#^jY;Nw|8e2%
z7J^GRw(OoG^;1-I-<`Wm-FBzA%Qe3~n^*nr;O6so-0Q!;QM@+4<`XCAhHAaobN_z2
z=PGI(Sh?WjX4cYq=ks<vWYdY<#B%iL(T93V-KxL8JNoD6XT!=*DI88;8_#_F__3pZ
z{ol6V%I<v+RxY2%wW|#@_F`(f_0w;?kJA?i$Hf1M`xAVjcJ8wep$|67vn58I=f9x+
z^w%wEmK8T<HoIEC<BY8Dy}0d9zG3xg-x=3l?^op9TJ}Th!x{bm2e$pm&$cx?81VOb
zx_DFlw%KLJzHg78*mK@Y{J`yo>msWke>+u?eb&=w|JGke59Ga@-g3TP??~sOV}d5S
zr@5Bxua*eT&+B~cEF$vhuN?QhKMy=S{^=(vU)k|3h;4>|AOu|e*~_Tr;^HDAP@CiL
zvLxnyiL(#G6uDaAZ-;t4cD-PAne+GwOZ7vxCppr*>p!QwWsiR#b98n=Nv;2qxLqP`
zJL*c`9Z$AzyYn_VQUBLIzqf1E?OnH>@7r=Zj72u-@s^z9ow~}+eBK-`PRr93I4()v
zPBK<s{N;u9SEINUJ5QB8eDUjDN4B}>#+m(2Q@)hGJN^8W^SN(^8=kJ`Ol<9)etv5I
z;`?7+lb)vwUVauITF1}y^n1jF@3;SI*av=omG0a7^uy_nJX5(_9c7{4R&L?!cyGb|
zbGIDV4tr1G<{Lfr^EdhmxSB{CF}B~&mO7|kH(i$fUJZwC{@lJDdCsq{wCiTe^XblI
z>NnldIjKwM@qyd_-DX>-Dew9$S}JAz{`Y^S->auL=Y<#6=zr6dYTmYZe!HQm@{4a>
zZ`{wl+CE`(UF3z_m3c{4-`!nK8><_umzgfU>zjFFztWaQ$9Y`xpX%2x7wDBy*D7M-
zzElutb7H&6zfkA7s&X<vo~ZEE6uo<&DC?SM(RF95{0)|!UbZLxZ~gecp2=bVax14x
zb1Xmp-*$TPho94&rrbJL_t??7vhpgYPOSx3l4<chYcunQue={^_;vl5apnFchq^!N
z|84BNzVzX=eVqcUwQU%}+WCv^E&IOi_HqiEuE6j;etKBy?-hK;8(%(I{^3+<z22!V
z`R@AJEwQcl6O*pHc3fV5?cNHucCY%whvL;A1iZ|De#JjH;E7FVyV<v+wXxz!9;Xcj
z0=C~5Uw*#L{JTwCs3TixT*tAJDz>JAXO{0l+e^daYgu>it!rB3v~<G;0bw<t19x^7
zXYYBrT1{^{H>e+#KEGD1<o4?I`=s993jKTgRZZD>+wWH-5||i3H{HqAehE}jQwzKK
z{QK{ZcZ$!mn)In$ef$3BF+J=1jko8E7ToX6HTd($CgbR_?>3uvJpORXoNdj0v42-P
zIy*W#Gz@NkpZaiGx{HtORkrEd&$X$T>^uK()7rBi{v5Y^V_ozQbeMiok<q%n-=b<h
z9u-fwb(@y@=ehm=gI%K9tM2~)dObe*^|iI8eTy$<7*u_EQM_vF%1aq064qrp&(6#g
zeixMW_2Y5*!!JvcK0P^UAi-1mD*1Sy><qJ9DKGEl-FYBgb$@<n-F7dplIpLse=vus
zey*K#THZd!!?*7AU!41odGW5S2W1OHG;YlKY#I0KZQYbzT(9o<2Y>Xwr)9HYqq*Gc
zjXb&M69cC?FWsN?Zrkp{JG=B-uFkE$b^P0*)Rl+N-I$he?ZGj-&L1z1f2e==@$0vw
zKa1;)qEtiY3NM+)^5^xh5}R#L5+t-%&x;THaK_zz<L?MoIf-d~9?p03rhoV)x@Ye%
zm3y~ma9g@q8a-||X?81p*jfcC0|W&xwzkf15EK*)JTPgOp4IY#reg<^t$W^_JzSWR
z93N3^*Q~^Du6Qc<Zu^|K$pwFoua=AxV(I^@(N}8^YCp8x{*@k(Tl>yQ<jveZ<?P*8
zEcZMyiT;-*6L(qg+T^SL8-7{eOn1IG|NMg+-~YaT`v3Nn3eiQE^44vNUFz%Lw0ya<
zU0m(NzkVX`s)gG3Wi~(hTl}C{ob~Fx_qxs>|5;k>`L>8#ZO;>vqwk&mt#dCZi8Y@x
z|A$1E&=0SJo9=U-ei&X*QQH0)w2D{cX7``F{qsueeP(xFa4qHAvA@O7-+AfUU0uF!
zj)p60Eq0%q#lwE{`O%5|X%7!X_aCVH<Z$4vO)9I!zmqY4HdfSJc&Iuxx%#ffmKv$P
z+CMTjsg3@pil50IJgC~Q`1|y92G@0$Z{&IF)x{T>_x&k1yEBbJokyGN6o20FeXhw8
zahDogdih=+Ud=Bq_2ZE1g&8xJdW&df{(W>YGo)MVwleRktiyVT9v<+tzV_Cpy5snf
z?8^%-o2=_!VQVMZz3;@Kx!iTf+hSEGG|!m$>f5OwPnI*?`SoYsgx2W{2QIw(_~Mq<
zqEp|}1SNMYz58TB4=5u`?A;}M@0KyEYu|&z%lM}L>ryxGKk)Z;b&SA6)#aA8W;!<v
z<@#%`%Ug4svy>XQ9)Evm)#ChwH?R13^f?{QKgqtJ{<Tf(_Txv73f}Mi-nMYj15t7D
z<U2bGXIPi(ad9!#+rRz(dt>2aw>xFGb4$7O4JCLgJ{)9k&bxkvSK5r{>@3sOA0^rk
zH@>{QJbd^2rPJdMEp%?r%2|Ik%P{TC46ExmL{4mK3b#9XxcB^u4_EJP)A)X@ZMTX>
zSA$HnR^0z}qHcCi5B<trSbbJiNl9r@+rv*MW_<ON%ZnFil<(Wpb~*lQaetedbF1^T
zXBDqLKa=<xqxnsCB}cg@Z_=Y9om=HTzg#{)>GCq)&~3Z#=K0JtT6*o9`Td&Wtp_KH
zcTH4wUsU`1+e1BN1<*ledAr}5fkxKs=IcKwQ}>^D#Q3~T^Y3@N`Ng_bUlhLI^?F^_
z|F-u+^_Fa=`;}k(`{&o#G_^hcSnU0@2Z!zFyY95!k-c=&qvPjy#wR`6^=`)Ar^~pN
z_B`40`04(~@zPa^57&QJxL&5RV%yGb$`Koqnf`5kXw)|Sij#<nO~FU)t8FR%5|?-i
zC%!TWDOHOM`|xVjo6Ya`?+G@k+R~eIpo?j9R<vMVWuE!H+cVf_Yj^y#*wpm?TSUR}
zJ$obeDV97`mA&jMaZOv%WG*bb3YsQ0Ez(f@717(#(V@pOO?kcY`|Y>XH?nw(UzPlI
z<MgV#&ozEAzUw-We~GVcNvE63r&5C>-`nrq5uMesO(1l+nulhcc+EVaid^>u{a<q5
z4!uv%|0T%rs7=N3%Aq@t)@6PF8B@99#9u8D{>4#J$=VXa?4i5QXWrxszj<!+HqomS
zJG^$Uy;U3cyYL2AR@}jDW^Ff4CwT2+YumB!g4?!suiyK-H`nD`+H7+!nD&P$`d`!y
zu4@hxo%dJm(OYG#G`qJ&^QY7b-n0I!(i%oJ@0@m=DmyrBztq#4@@%rl1T{Q`d&8RR
zT94gW^ov<UGSWV_+OJV=(W#CVUv96y`@D2cgYN&^R^MZV9Rm)|Fkm>=(s<$cw-z%c
zVXfFtE9Z9c%wH~H7j7qWboN7yTP<CC)+_#Qn$03Hu|_u}JyLd`&g)o>y6ZdbdNz0E
znJ&Ebw$7h(jk>+<@_nJVSX`F$H5e|m-!f5l;iY5qtLiwEM2@nr|0^+Psdb`$1b_Cq
z<sYh<qW5~q7i*S0TlYNV_Welz8lL^z*PQyc;>&HtRXw5GwCluAZMw%>HD|?_dZ&<?
ztL{GE_O5wxMe*9&8I#%;RNfD52>8o;Y2GHLH?<G_e!O|=cs+db4!P@2A)#}9LiYU4
zKC$n@oa<jW&kEk%X|EI=&*U3o6C$`#AT+CD&Cw5G5eesi$xgdp-=doxKliZnD&<vI
zI!?W5J<%g)u(Z6vN=ZyBS!BV94`EXdMF%!@C08fdZjpW3UdQ|LMw7;&8P^z}@zn}k
z+{ArFaN`A+V@!)!_HSl7cSvW-`~R$}yUh;;NBzzUnYdQJO>bf4)VJ4^tsiQg;aZ{Q
zn<8^Y_IKFLcbaG2Z~lv4m7na_va|N<``V_5Tc<53xj$35UAT(Z`t|$j*eQRuiPdda
zUXUDp&qkDUdg$JrKep^W-S>F5;ce$osaS?xei^OL!mqu5@@@Y7-@>iCSM6J7nl_6=
z^xZ8x4nxVS_wOv!IB+Gk{lnpV57fKomqk_^3!R;n^?mKXtrB|v3D3X%(BS=5Vlcn-
z|F`C+Co~J$uY`BI)NXZ@W7zOKg0=6NHS;TViHmBc>t4w8df#$c6go*RZL-uwHB*;|
zSGekSs^-a@*_iy=QG4I*T*p@951oG-JxsDcyxVWBd@7=rVM=(}<AuGog&V$HpU|tx
zp=5RJo7?syt1lR?Gk^4Dr9rl^z`{;Oh99ExTyKs~%>64|-Ccj^+Me|jQ~xTjFx2bX
z&vaJFXw}{C!ROK)@4E=}XkX56UpMRfYPtQ~uU~zr`?@~JXYEDvuWlus`(<>Mtd$N<
z;CuLgzgl&wc~MS#;gS;dI_*0RXD#Coyj%PG_xV|MZKV%Cgg)5)hX4Exv3!riOFf;P
z&5p&(>i?Jh?X``iBxj15-1_*h(vQx4GGCx``p5PC|3Y7Pov**XyF6b-Rh9MXGBvSo
z*8BDUYaNbvE$Y};`+HIP`FSrcE#(dh4i=QG%xc<y`l(Z9rslWz_xodamnHuFl~%$f
z0b2|3)sc1HpSx=!Hy7M3y?%9PZSc2K+UpZ8E%7v!Q|4d_TOZeZu$etP&${f5#IBN;
zOta61CExa(td{uk(NV>frdO8v%xv9R9KY^Q-G>MB3U+4I*)+bosVVh$_p1vVXG#|y
z<B|w{DsV2*^v$gk0SoWsy4AIE?(SQ)A#Jwk@uD|h&Ey0FH$-jCYQ3Ge`d`(l_`Sd1
z?Y5}=bY{Vq=={B+YooWX+ZgNU$at^v`CQ{|GtWM2$g_ywnkD+}&CTLt+YUCfFRuRn
z&UD-73Y!`B^>tI<US8(Ay7bK1+2)Vi<?Aexqrbnqd%j|=?QGX>v4amSJ{zy-6jnc!
zWB2?16ow7?_wCli?A&ziU+0RClT;X)cO6~eug+^Ud2YwG=)?)H%pHy_&j@_hcj#o0
zaGkBrgW0-bBGXy7|2TOwVlCgBTVMBoUVk`{ZSTI1dLqR)Q>Q<i9=~e;w8AJiH@333
zw@Qyao?)2GHm~y8OsU(Qi#lR=mn|%Qen4E+LOwM$HSx-dz|gqoSxE*G1}P^dOt`kO
z^mW*iCr?;Pa%yU9*6n(wRr2<h=**cjJ32cX<JPyIf8KmG%hk`1uk8K3-nG%&LFXn<
zc)BZ=`^|-g%=apv%dWV3mEGjVp41)rvF1;1_g`K4|J4c?Q@t+v25+JDE@?jeM_x=i
z_v6pyhpQd-z18TO`u^y<Me-X>^F?*m-CA$?@2Y6#_CqWBR&BbgUcK?zk4qD5`d+zY
zC0$&9^F-G7xhpIhY+da`cIyi;v6OVZZ}*<uwjente~DX)g4_4~=dbCkt9cS4b7bEn
z-5b-s>(=T2(_C@j`Q=}x(w!c@FPK9_HGVvM5q<TY^qog}D~`Te-+txj!%cH75;*@<
zy@-`ff859CKd1D6pL3YahhzU1FkSzzWg6BlCwaBK`_1W14+HWZJYSZ*>$v0Mb^okN
z{5Epm=8t54<-T0da7lE`*59AJZGWWJzgT}eGeoIsd%shEk4DN8DM9(tS5^ICx=zzX
zMW$31sNC<AWk0>Ku%ES6u`0e`R-AIu%foXoC~f?>PhCL?3b;hU9p%6aMceK*ZhG^-
zZFkQv<qiQ==9KshwXeYmDy1TS_H|9T_e74z@rqO69$uq;3LYM>KeH-LTEF(A#r)j@
z?$^IJZ0FNnVD7faN@$b$hLc=h?3)xE1-4H3+vqQ~@PDB6rHfe?z6C3~nrhtL&e=ZA
zuQBNO$x;`VBc<|P*Z$XRy7qXV>~`krX)Sq+H0R!5SGQMsmtRKc`s6h`(uDig@#TFg
zwBTIS@KFA%)3Xz+w1fUlz54L*i`M<@GJH;r!mf-`Qw0h-ykj#%l;Za8x3w}|Z+GVH
zmYCauKDRCii_Y7{evQRRb(JEg){egm`MWIVzYKBvk)mHyl%Z}Nuc6}Dy8L%t>pRcz
z>lHDco}6yIQmuy$9b#Lh^Tj2wC2DQkZP{I)zjX*IgN~(~@b&tY9e49mQc@JGf4^CM
zn8_h3N(!{YY00u>hw`>3KRD2MV_R-?Z*GZ|ET6nx&y_2$noAF@wPW`A=eJtWpS8xd
z?VX$agAj#i&z;g@tGAyse<2`f%EC5dPA8+9i-?xnUan^xrb;|l+jm`?dVc+Zq^}2p
z;_B;{n{Q>9yfyp!qgSi5|LvA$IMyTCy#0Qibdy5D-Cd<SzTL`x`1P91jsN}if0+OO
zeP3y_U4<jQ{;z4;*;%d2Y+}PFsr>l+Z^Bn`QPI}&`?cGz?O*#}=Vq6Cy##~5tzHt-
zoL_$~hx2#8p7Z|7BC)uc*A-u_s=jo!V%z)cQyp)lf4=r=az%P>0;7wF%v6;F&)45C
z-mJi|IX}Pm;PeprTTU)eP_mEnt*D)nlF}}PC0`<#<}YX2_Q&+0-qJb^qr={Z4%G8$
z`?oh;Y7o{E(vJ$ruHa-?v4u0^V!dr&?i=>`yI<aGDU~|x{mL!yPk=;RkoqJwv9rHx
zqe1Fi%HOm<Gxt08(f^r=L#oU3`6tZoUidWaIJ4EaSJ(9#ZSS`#-+ywoIMn6&a_whj
zD^2&XFeveA?Wyp$zO(rU|CEq|OQjkoH!)3LUZ=jfi^<^iw`*HL-Q=#7rt{u@=T-Y(
zpc-RWz4z*q$$LLE?)N^p>iqx7pXV|#@|RVwz4k$fp`*9==%b_EhIM}`BG&qT&i9X;
z<}4L=X}Q0=&s;0hl)t8~QESC6FY`UT_xru*$A#*Ca}GQ>*t{|2q|liehKoTa%rHoF
zTFk4TnUUAu!_+O!Dt2!TILsC%m;XvA|8*$#7;EB(2M1qVUe0fpe=p{7q4zYM#<=yz
z9~^8hJT6;)MJi6oQz-4+9LZBbv$tfg-z&z-%3AUDYWU$;ueq&8dt6pu1zma1_&4{i
z-8S{KFTXf8Z|`Y|U%CG?(_!ydZ4XsTub;ZZdbzqb0u-7(yLU-;t%<Ao>3w;=^_3e}
z$}2b-?v(pV9rlI}zjwT73i`c#9>|6D${kWmVz)6ZJL33IuXRPHpo>arY{!jl|G9Q_
z9=js;^6$Pzujvu}t%7swLw32C?62Y7GVv{Q-sBtAEVJ%^Fc3JvqNwz1{)!&&iH2oz
zE};q9>$<Z958LnKS-akI-Sbl&=Zu*y{NH(Q$Crsc4YN(UFF#ybeOpmaYr}JOQ@$+E
z1CzIJKX#xyi7D^0-m@T^tLdsduTE60=~?lRqp8DFT>sdGY01oamv@zB>%{GmxOnm6
z*NDi=7q;iepP6aQK1ro@_mmCNwpAv#wy*#D{*e8@AIy8Jz8?DZ^>wzbnU$4Pzr9>U
zg*>>g5g2Tceom$%>FxF7pu4Gg<n3fcMMbyDS(m+u*phu+Pvq%bb5NG!6jp25-Lt`1
zs<-0fQSriyuHvkBo^6`)+VJV6@`XY_BhBZ^8zomIynFgOA!s(URh&SBruo(brnXt}
zds?NYb2`s@cuqU`P%InRQqVX=b5QGU1|=n>tXVEoIbYU>D}KMusbT#uZ^voHtS>H8
z1vT&9cMG|-)^Yn)_xPr1%w~$!p9^-Zt-t16>hfGXH-&x4_ejp(m8BPQC+qDOebpf$
z^Y=yM3AuFJ5ciV0&i947QTL2Qo0jmcntMy(;j#18$#<8`z47(h#i~_(=h%1Ox9VEM
z%lg&I?clmiRd4M@LaI2O@4aa2D>vcamHRq{`Ci=uX1Utu3VhG4UM;lZTI$iv<=>yx
z>}|ZbDX+Tlki(t}|E+Cyrm}F!-uxOM8+h1Yg_6O}<3V3?%aSkTT9>`)0F_YvHlH{)
zZQAr|;jUx(Pfkp%c(d`iMBJzUnI=-86Sr%Bec`<6b&*?K&m|}*$m18JLdxR#_2p$V
z=v1X{aeY3|dQDBu8OG^;9>1*a`^+$4EG#UXVP9`&Bj>;4bY{WHlP5tuBV*&{JZpu&
zW-eLDAK&QzZ@C&A#D7)LwCA4YVS}yDe_vSb<G6LQ3#0#?Yh0XxQabl1FuSf?&ZMbg
zq9r)l-R$^RTj4{oT!@HCZr~IY6udf9A#1{|WJ#XFzZ3SqPCQ{3y~A56Yf8y8y^L$0
zoimiP<3E1SF<EAoQTo*E$@@RzUj6#qv4t+rXTF%Wc;c0>svTO%bANa2{h=i>>Gp#U
z)y5A_SPLC`)p1UKQds{NX*oxy^RHjuX<s2$_*MGugj?o(um5iq&RcEXB6{hk(*Ns0
zPyR<qy)!zbwa!_kt@Z}@$GOe?TP$=nqq@uG-gLCarzAerZ=G}HmPhOrBc{#oGkTX~
z<j(z_AzW)1xBFH2o(;(|+n%i9Ni22YUF`ei=!|Qh_j`16{8O8Dd6s#8-}igf{Ke1C
z9K0T1FMH^fl=<Y7Et<j05?)+b_)u@@#g{iXtIO4VaMX#|@L<kwDU%F=cY8jc69{ny
zl?pCbcG&#?^ZCcK+4%)ePV9`AuKxXYd!pHF=YXp}UmlarclrJ8tzq)99&W9M(gz0`
zL9Ib0W#!j*+_xWD{oz;W{)anr%M<c1E)xiI5BYC0iEpvBZSO=$e&>dO<#sHLJHF3K
zdvWPf%kuy4HFQMx?7Jng)#F0)w-wh;_^kcCM--Aol#~`N>j97Gmz-M^-Pfx5GV96v
zDwb=L=QBOHTj0W=uu56*{y)wm+iDq_R@i<27vi?$OGML&FSjS|f6cgKZGGDUuSK7m
z%{DPl(y!w@*3zi>(trLHp}BIAeShTbozC4Ve^74ibV)yOvN}h{-VB9H?Y11fmL{uR
zOQo*L=&tiQP(JzlgZ}@gpGA8v`tP3{^l($=+l!AU@_0ynob&tgDp#MqJ5|^1QxW@Y
zfBMiwn|<3%#V)FuzT3M@a^3rx3>))`r=1sA*?IKMz4?!qPoDqq>)roujgJrQ<ZPOy
zH~ChNwbhv;yt(R*Lg)TontCwdz?++!4NG1GoSAL@e$PHh4*?b)Nh211yB`XV9z8k~
z>$mvp{QrO0@7I2pEqiw-^0{45P|${wmq8p(9DdiHubeSMf}!F5d-ux9%DKNhJUkq>
z=iR-qH9H)1R!TdctW#N8nZ{`qB`(eFw|nQznG@CjxxyxN+tevj9F||cdSl&^B}-13
z%|9=GVFsW3)&0Luoj#qN`}%8Gy>Loip5BxwA;Yy{*;8}PX6r7fN{w8%NmpN=zijv3
zV`WR1ikE%Ry!g{=lFF9s>wI&q%iV&4gtq10Zo6OqfA6i&J_dgK)2F6NrlzJY)cCq5
z(Le&^W*#{k3BBp7&;9k8WzzX@7GuW!eYSRgJ~->d?~^$_UEhBB{L19%vu1U<%T==c
z{r#Qav;Je7$)19v-y>>sIH$dt+h<gs=<!Q+mA~!e^#^NX#TBn!QB(Q*H81~|d+_cD
zz4?BRKF{ZVIK8rQtKo%gmphfITzT>nczR#mS^pN6^94;qn}Tk?VNz03TBNYUt9;Rq
z1D`iMThpQxKDWoSL^0r{kl@`{aiDZHNo`l$u>cYKHR@pto;;|r@UCAy-LPX8Q*DX)
zku<xm6=~+oPJewEK3c9hasP`U*Y+B={MMy$#}u;Ouz2>)I5%DS=c(NZK4({KFYNj@
z?eX;I-ya`HSASR@zBjY=g;PSu^+m63*IxX4aNC9BS+7!gA{qDHPd><g|7l|UwzYA`
z7Ti*G%`Pn7?{epcwcsy-mMbC0)vGsr`?34SmkUlQ#tajs7D~hlwQZf(@i15Y;F5Lo
zr_M}`JT}WT`@_HA?;js%Wd3U8W|3hc#Uo=Ou-Lud?e(>_hhzOF2ZV&Q{QLX+@p=1Z
zd-+*s(`vroEq`%qYqo8OSXJ<{Gl%Z%)DN$-uPE@}5%cx?toy4%wLy0uynOkxU}ubg
ztKjx~RoZj>(jDGj%`#0pH>Z<N*6Kil!GcALn3@zECaJtAv3m0SdGfV2kvv9<pmrid
z$;(TukB{{_uMS(QaN4NGPF}>dagm0>OrIN@Qn|(SVmi9Ix)%I8d*Z}_D=UL1PMXBD
z{Wh=XB!i?Q9h=+C=5nvT+8De0TS(pef+>#cueaCC`St1P^!TJFCnkRQS>w1})-Z`B
zY)u5C=cHE)H+>Gz%+v%Wrka00pFa;Z2%l}1Tk!ks_T(2A76z<*mA=+>`~AjH_j^Z9
z9oAPqU$-Uhn8GS;&wz#Lr?&3UE#|s){M)MSg+<<XD*o@bS@UnJ1mE`k_l_;x+-<hf
za8Wr^-plDMn<r+U7J{WC!vifH9UZS)@5lChnyj60I-c46BL9c#*V`Vc1qLrP+}dcE
z$e<L|c6f@3gcC<t58ss4f662L>v*aUvRUZfUZ`=<Urjkni^Y+()`wq0c)d%?=I908
zudXB{Yj2W&%D!#Um+$h4wp*CjJ(|pGW)^7SVI{0|JEmvFnYfO(RvcQ%A<eySH&tw?
zKguZ+9o+CnzUzTjs)5|x`)71}Gwci)bK90KxH>_l<5gSq)VCFl!mrCCH~dYo{FZwA
z!ROD9AN{&w<k|l&cd@~OVv}9l`dTzh?%ZJ4x&86+N&gL-3z+$)zinD%pwV?m`RWxh
zadkeI_fsCem{uX`vhZPEmQ~3Mfop4{+jDPkdwAadf6M**ThzX|ySY7@<gMrU{@z~0
zj0*}bZf<S6m#C>*TTB1_^_5$TLs?0Q>Gid>&gbXZzTUX$Le>g~$sHXWKJ#oOV|SOi
zdU|r!*vZTAvGcGo%T>Klyz%y1)bA4~P8_)GZ_n!}5D*f=GS`oN@=2E6clq|;=bwI>
zb#Gk%lqn)>qPO#Li|KIud<^R9E;{zGO*-$u48!CHC02=>Z$2p7J#o&Qo==~OZseF{
zY>j$RVs+%$u}2Hr<qjQeX3u_Wtf<JyZ~w=@s^mq(qD4v?T}=JQn>#u<dStDqF{-71
ze7F03(w7$(Cp<l1Z!cw(!V$JEhO>8BozqNx7Q6ZU(c5wkF7uteq4sy#9Gjb4*1393
zYWeo|_Tx+5`bVdR$90}LbB0Yiy0Phgcio|9cl1HQ+BfxWD^uMyU*7Wz`i{7M{9EYx
zDD=hsH)$@fg`{(Grn?{G-yi+q^Zchb3RlP+y>?;$v5Wsrx-T!RzU}elZNjnCw`V6v
zeQM%|CBQ)C;|#(|N=mEhyLkGQx#x8;f7ta&@psOI+O7U^>RD%0d`(=Ya!NUKXDAyh
zW+oku6=HDsxck963y%K38a3~nH0-QXW}4RqUsmms>d+Ea$+a;#7Iwic#bH9pLp^SW
z2b-rKj-0_-o++2IUD&SO^p2|FT;agQ?MtpY%Sv+B))Z$XPhwd3&`IQ++eFcb&9WP0
zRy63|XI+1my}vgx_R5x*i%bKgRb5QYmA1vQd?~zDFr9_r!;h3X8bylBkMMf8iu?7;
z$I08<t<w%<@Tn5*vEtO+7`5d1Yk`INGTQHV)|AazVbM_Y+c3gbwV*=#LArp_Rc1ye
zA1UK6TEdfhbSH{U?BwwE*>ReQ0n}YjO;t2E7Z>Yh<!fK;x7z!<dh<bs=7SA8c33P~
zzFb*TlXH>8zwhb3py4)9_rLV@wX0P*&(F>Mc+p*cVeRj4yaACfu9P=)dM!P)#B;Ji
z!U2XIF?v7#)*U%^Y|)M#5=W07Wn`bxBV#F)e7w)Ku+T6>OEf7tIWQ=w>C>ko3mLwW
zH#Y>!cFX?!`SU{7){gG(!^!=&Vi$T>fm%~nwt&je+FxG|ZcILYVOwtWiA_Cw_Sjg+
z@MV}tZOOYUCDzT_+S+>I_16m-CZOdd1>08kXKj@NrOjX8-f}O$%*g=SO;cBAw<b)R
z*@p>y@TZh1S7l|Tshql}5NO63bT37~N~z=N@z1$eU+sGHCg;iX=ZDiavx;h54lt48
z^-&YPbm`KBY16J{Fy+M9S^I^_xa@muku%TehbWt6z~76jl>}CHx^C{^QIVSM?C_Xl
zlg8G{!aWB#y<5da&n**uaz}!bNnl~P;>9(NRZfq0-g5?d4TP^qK#D?G=dz<iPoitl
zgU{#fK}%vbl)k>EWo}#c;sPVT%?E~KeX_Sz@(-*&&oKGp<KvHay<XRR`>mU&C+95F
z>^9KQ=7ojM5{5}EUS3{Id<LF=e#cg?-^Ud>Ephv8!`xe2jKd_Rt8jWx*K1YrEU=If
za23qjDph{3GTlRt8<a0h<!r0IfZ9_JORP2)KlcNjfu6p{zrU~VSoQn8?ZWDQ4%1SX
zELrkkalhT6|9|iQ4}JOiAiMmL1&+<2GGk-Jgjut?-tYe}C)Uk6J-*IThL4@uhbd+A
z%?$|$nLz7jA|oTy-xy2q?0C29^@k(E{tJSa`z5ZLfbe@qht%w4=8yZ3MLJgWu{a*+
zHNV#(oxewL=gyrs_Ewv7adQhwOLw0+<Fh6Aw%Hw3v#3ovhu@YtPfG<AQX7xU9iCtR
zuTwg2hvJKUpFVvusQp!Pr}q2Z8CIoPQ?DNRTW7E4GowL&{~w{q$jAZ<83U=_g;g5h
z_~^*FzfTsl4*yS`J!ouM>$kVJ_r{!?Mm@6DV($HNtyi;J!&a}|roZ?iNBdz$&q)bp
zv$gMUHsa8)P@BwYoPG{;zTU^<^7Rj1TwGkRGseTy)A9Pc*hB+~L$OMrP=;YsBOU`#
zH4kgCD=p#<^77&e3JN+D>oys5KFXb<)4CD+>ulpH9=2*NR6h9YalieC8_E51OZT6C
zdg$b2^@TxmcdgO&ykyzy4sv_%_1XFRA|L-dZ~tFr`<){0hTz2VzrVj9|Mc|qYMJc?
z51l}D`;SN6`X7!-=Q{*WsapBn>GDEn_L3JD6z`<M)&hat2P+-nZc|cPHTC@S!&k%O
z?=DDAOHW^1`}^C5n>iO=f916@1L-i8tJ^OhwN{KlfrIHxTJhH7mUI1hB#o9RdMhIt
zqO|D0KTkO$$gxQH>c*(G6H+A^61Lwy9K#DTt#$JC*Q^Cv2U6bN+M2ko4JA4J>jQUe
zkn~^C`1<N9cieh$sa`g%sakiQg1izqW5(IE3==5^2NxHX9JA;d+Q{xuTC^Y1g$3CL
z#imw!tG~CMOli9P)-5DN1hlNTU^>{EM5D@2DLZ2HIGPxydbRf3|FgKG3e^OmF5Wjd
z0BX=6IaEq?Z(KjSe2svstLufVtruRFL~Ks;-EkV^ibV#XDHy$-PlQCo#g#2BC8f>t
zT5iAPD~|+Q2P3|iuPP9Cfbk%7$t;bo9}k-OACy=<EU^OB(7WI7v%ZrW$ZRmvXNG05
zT1sS_Mpu9cYu6$M1{TMLMH&VYJQ3UTWUsA{=U;v~a(UsRMT;)%tu8Nlb%k@TRcTY)
z`u3YSZTH`|U(IU0{r1>-`~N+%)@2Fb-`y>(v#HuEH$ApY(yIJjjHO>niVBOPLu906
zjGlPen;VUw>4xj;Vokr9mcNV9=wgbTrsye@64|y$V`}{Te?J*49>2bP|MVuF#TPq3
zt)0K$@2~%yth6Y&>g%i4!pFxJ?%5+#w_kpdhLb?csr98+vR>Za8<UQ5y}7wreSzKO
z%a=d?c-+5u(ITcvDxsC<=9m4l)Z<|4aZ|pwKEB`I{_mDsc2~1ZK^GjQq@*}3zwEgD
za_Btk95ZQ<y!ri_&Bu1h)%{4^l693!uAiM@RqY;z1sYr~fh{_xJG#0KwQveEFa$62
zarE-yx|3I)y8H6;wU=xEd^Mc+?(vt`2VTx^RN$z1GSQvsSLCIiOI^FgK%*!{#l?vx
zQlNV4Xt#L#ZXHlu!tp9LW*?;Z@95}Q5h%dI$Stnda{jq<Wu+x(SOK(gWa-kS5A}Mb
z4tzdu-+$#wh=mMa#oo9TAzB@aKm|(kL52rcdOtrt)_d6Y`<>=qY4b-{!{b{|Kjo_E
zIdjJ6%xrW1u0;nP794n6cKB_Xvbs9E-*VxJ6DMAHSt4POz>v4^XWE<l`{g&Mopp+g
zj11^s8oRr!;@{8bid{;lPM=<=!F4Ckyid-SYpx%AuN(8$s9r{9wg;e=-^Io5hPA)G
zZ0-Y%7~aS+TM?pFu{Vxkc@w9N9KVWZQ`FkF!w(zc*0VEM$nZ(@x>eZ7o!G?F>&EOk
z>B8>ve6|?^tp|erZCfWz5@KiwTfLU&`-KdXg57r~sBnJ#_;H45w%C>^T~N0tzW(pl
zYj(YE%06nsHFokfcJd`wvU}q6MO+)hR=3{GYmZysuE0@XAp@$mSBI@#_4fTmcX`+S
zb$=gxtO$sT;_5!iwD@92R~OfduT>c)QZdD6O(o27B&O*^Hl4Toy~a!a?X9hcL9NJ7
zpFW*Bz9MMlgAyz4^V-YL+cqg2cw6SY_@aWM;=)b+p#InM&x&elY<2tPH|aR94Lkg_
z$Z=_q<I<pmk3TwyxULA%+Hp5;MTpjlt64X4ww?OC|6&HuKl`p(duGg#*z@5K_la}o
z+T0d5-po0+cKf|5w-xZ_CAe5Hl|w7xl@@IXUKvvHbZU5l(aeCjxV|MzRCJ=Z@%;Yw
zmb*Ojii3?De^+-mBSY0*Ik&}vn{=EfEje|+`|?8Ny8ZH?s<~aht|K~c=Tf69i`A6f
zdJep}xOn31+1$Nu%u~Hsd)=5PpJeHE3zjr`RA7;?HR@s6Zb4De*3{F}9zLBOf9%)S
z*UVKi&h30hk8}zL1_UrT3M|mz@=+6Bv}n<UNt2iy1s)XbOxS$$L4k!<{)PB$Ig)YJ
zZ%x-kZeHd!-)b&j-TwWb*y<T3sBlhFaa?}+VA93|Sz8Zfm^dxJ%xEFHM4>C`>Bg+B
zyNcum=Sue<XWo66Z~E!hBS&0z+|ASIV)C3MASubY|2}{BQKspqSv@CxxDxFD@ay&X
z<KgkOrPu6o&7|k}sfTEZo=G!y32f2m`tbX2fXLEMbC!m!W}H*iC(Xll<k+#Wm#b@k
zf7|ir)9J!LKR%w?Floz{EvNo59C-az$=X_a<;s;Ax3}ePHSJu~v1iYoQ^k=%K|*`t
z^tVLmhG>bhIIdXZDZuig#L8n*NaZ{xzq#jCJ)1PTCZz8C^nA(Htc90f1_TB&wjX9(
z8`k~fM}@`QbEh8r+dsS9KV45J_x84<cXk#hZjE~Q`KN%mc>BiW<A+|BwCy&5XMYgG
ziW@vr2#$OR5qRV5Ok?(sA3vTrecIW}i>vO(L-sWh8<ju>c96)@Pp@CR$N=3tv*GsJ
z3t3w;uC0-L^ytxr)#3UYT}^-f)PSl7J3BdUalIo;JSS(pss8upXU6Sqx?Npe3a5=g
zt-fY<{zu#I*B$n^|J%~c&hI4R8dGx7b;qMFZG(ab4nJz_Qqt28KmYu2qPv`9TAEs1
z<<qHB$0Ii+Fy7jd*}P|u&52DtVQZrvzPPwJVsDkHS^m8q=XO3v5!aG;cO;o_w3JK3
z)&j8c95~R(ta#eUZ;k~cL&bwe_6s|U)6dMe|KC&h{LD<|#TPl&U+3N$#Tz+I@w8Eh
zmS`KleBX%^9#f`IS2i;f11$@GQ&ye&pi`skL)Bgb37#7}i_>NQmv^kNlImp>>t@a0
z^O23kvElr4=adwcHeTtru(eT+(^6AXQx~pS!2v1{XPIU{_*jwk_Iid1=q{D!<BuD?
zmNqTYnA+%9U;A%$h}N5Xdv|;Jg0}5&adRu4HoA2A^2EuLo3F=J^TyZxRApF@e7sM>
zrUJCGvvI`=4Ub7B*P=vR8x=S%y#9J)U#<1EHIc!QlkdN8_gcDYjpy31!_Pm@Ewr0&
zQ)x8IJfCm-?N~{lM_;QJ2CbYhabn{{W%ol#8xQ1|ftG+q?60d$&FEI~{P43zz*W#}
z_S(Mx-d99a)zy>l?WruVn)~5rjfam9sBIV+5+d^M5=u?6f(^5vsQUGC`Nc)9+;eOy
zg)}uaPn<n_bdhWKp;)ojiKm|)5|6J5e7i66^0I~g^X)9EzG!G^X<gV;S?uEKx^T~)
zJ+~fPm%M10rW?Iz!v=v#DvFlild%s?(~Ul7;WsVy&7GaX*5&Wk@VH8vWC(C^b5EQ;
zy}gl{{n6L!@$L8DuP>YP?d|Qwm7kw!=;*X4aCmrm9h&TK*Ezrb-_BDOyUX7ndv|yD
z#*B+fK65Mt!(&TDy}Z3A&Y#~eXItg4Htg{0uVLGMempLJ{?}$NZ|}oTr^oX#eE3-t
zv9n0E#_oP(zxtvJfg-Hxesfk7*+p*8lVwQw`RS>LmltRqN{*Ry+WC3C$K~tyT&ugA
zXKt2zD`fdBtFkv7Q@vQ%U+->dVR`cGS<;yqhUqe!^Y7cexxIb;ryu+0<)1s2w>|mt
zGT$4!O0xsLrlh7SYHP2)Ra;qE391?zf}gLC-Cg!@`TRPrRrOZ?UzAws#Owey%>-Np
zH8nLOHl=`;{tKhWi&)YQZqVQeD04&bBJS&l`Rze9afFT-sIPHiqVkUa|9&5i6*Emb
zZ}(eAOG`^YRFsuLLtEQ9E9+Hczr1Y~Xcw6R2h*iXmo^kUJfxM#e6{lD)9Ii~4;6KF
zc{k}CeprxjsD(4#w(d|1r-r5`BZEo)J(+HC{dGcdL36|7Yelug*STb6X^FTto_~IL
zMd0GBTz8k=`_BBfEUtkJbF9LbE?IKr_l%DpKW@00!@#gLs`vZ7>h;GSe}8+sy_uc=
zT6L^TW5DXG6~EtZU#P()!^bWpB=q5uw|?T$F42d2y(o#1=>T|O1mayV$<<x>_}Ifw
zr}f<v6BW;-8T-w%>C_Bf*0NhCi)r7FN8A}EQVb0`r(axK8@=`T(q+pQ#qKWKaQm%+
zR4*vb>;8N^-f+C~`P}jcWxEx-lyt<n+4y8Q)`mqt-SOp138;Zqwp-R}E}#A1FT!Ry
zHv~RdoSvo&YB0G3x)c@~uG{@?*Qw*~F20}<N)stw7RLsi(*i6D?;U@0ZLM@lBpZW7
zubYfT!Ge3oRk&Dt-I~qsRWMIdIry?fNmrK_RI2Rz`|WnYbT=1dz?cM{!Ge_1VA6EQ
z?)Uq^C-LRw=?Mu56}-5h*fu@jz^PNG7F>SGz%WTA@%%j7t8(V~_iUz2oyy4Iqb6+k
z^U34|$E*JT{hnwdrFa^2mjfH0OvKX}_5Xk0-w?HyfnoE_p6&PRtX~w`{dmAU!$<AJ
zCZ4HYt^fZ1X1~iWXlf_d&+fKZkU>gi#*6dz|JVH4wP+EOb35PK?}nY{rYdlNZafRo
z5{=Ol7ZMf*bwbxfZPmK76zpCY5hxJyP_F?c3Oi=CE%ly$=xNd1jk>0$qGh{f8754b
z(h?qDE9$pgxNDI^pa@4(!|!*y-}jg;cJDv-;o)IWgTOTqlyW!U>;V;+O$rXvQacuL
zxCSbmHd66qVtDbjsz=^lPOg7>qMU(g)b-f%*r)GfU0hiH{dnA;)o(o0M?*uS!Ebr<
z(Im&Zy1EO=YvcAxfi?(!`t&Jb^GyLk!N8|8o}Hb&c*P11tGRqjmo7bV_AGDJ9A0U&
zghxj@Pn<m2csFl-nT%3a)s-yMHDTH=fi2fxul@cJRN+iM$uj#a+wQx4uh;LFJ3U=L
zf5OJjSFg5Sk8_TRkpb=4e)1$mqpNA5b9>T>35o(N3qSpR_;UT<I(rpQCr?k#W&ZQ)
z+~OB$B)z<}w7^1!!LN0(MpqN4^$=hTilKW|+<MbjANvkjcK}N#A~J?|SV4VBSWpWJ
z240>pVFJV6IDXf_1QRL6E+sB5u7u4u85k@rEgAgoTC56MnP4I{al(XvrSr?)-a44H
z(IHTT;lRho#}f@C6uOjDJXgK>{pEU-g2Vdj%4%wCSzC8K1cfFiC+CK!wE?TI2CNK8
z-)s2)%ljD@Gh8w=Gv^-LbTh}I@DU5Rm1AkS^OT|1RIaW?2NDbv^!3-DdpxI(uhK?t
z$<n1)SIR48*;IXf#kx0+KXO{4(acvOc_M56{{HT~G{|w1O2pbQ3mLweKOc{uICEyr
z_l=#eRz+@310_<wy>ip0O$*z1|H|vH0<IfR{dV@8w5oRP6cx_G!a@THo~i54W^I+S
zw6rX+n#<5IS>4}BfW>1HOQ1-ify9I<Q?4xNpNX9OUeqk%Lhs{WF<Egn%f;2zas74Y
z)mNR?Uk|_c=jGQb#jd2Mz6+Lb4;QysbTvy*SeV&0@WJ=r3pKb@Je%&nU!U{*^UrfX
zqLv0ZF23j>&|+Xyl$Eh4qSRJw^Ua>Z$Hzk1m_kBA6hI@<wqF9a*1EX6hqKM*Xlh_)
z=ex2~Zu@OsM}Y?)D=sW@?Kb}A>gsy%{rB)|d&}S7v+7^0!Nua(aQ(IG|9^i!KI+!L
zwo_k;YyIrJU7VmTD;txKD|iZ>Ni&{T@u;)m)~l~opwXiOtGNNIuTDsn1hvdnK=X#}
zI;Vg9c-+5w%hua(L2Dj9emKnk_`}1)8*b)&`281j%|uG%vCZf0x@E1)SpHThDJdBw
z9pO+>QE`~0!qLRA|2}`9i1z-zuC7Dd@7Hy|dGlt$@8#UHy_Pzal$i9mDVs>~GB_;0
z=&&}-S)k?A_a;zLp>^MU9-r24ZP&mBVXFltB{}E%v9Aq_{yAr&3g;#rW{a=0bWa<J
zxUQ_3?+HuCVETC*+OWwLjU9LMa_;O9tp5HEG>32|&G^>V>~_$K&U<S-9-3xf(>bw;
zCs5@4j?A0SKZo8s^X6;S!iyOXKL1>`cclmeXjfm_*;xnQmN`%ITU%5A>sScG)cDhz
zc=q4t-x?MBbN$)0>=W%iiAtVAVQZsU*I(y$4NNea`Jik!Bg4_7M+<h}1r790(F`v5
z@Zez9Zx3JJ*3(a!Kz&Ql)g9-)LS`LKZ0hOh>Ct*TXPxibu)|3kuT;wHz8fbQQ1I)g
zgG+Dp^>wiy|9n30EaIx7rsgzB<;c;a2OocYaAKmefmCltfB$jN^nJkwcTZ1FHhwvt
zsa~w}&$B<c^7H7^BFEKNnHYT3g10iNF>I*&TUGM@p6v9vDornM@5HT9i5nvl%w`+b
z{whgHO-(%3Bk8zzSy)Jjf~l#fvU^|4?YC`FYuhxs3U=R}%9w05mk+ee!ZbVVz+WN8
z1H%3`jE(|Y_0Rq5|6XsfS$~~-s#mGo0?)|E$f^5k?BvtV&x@_>x&C_XoAZx9hE%?<
zv<m2#YJc=73A8r>G#<G##>3Cg?f$;niz|bdqg7mt4|2r8l`@RrTK(x$5olCEfBzq&
zQ>Ra_eslfxR|)$%o3t}C8h`xwVG!c6Jon}%Rh7Ro_H{DH`{nsP<4fvJK{~D)T`N|s
z01c2e1Uss*H81?M?D6fq-MqiQzi+?(dhI3m`}=COol7oVzI<NukD9Hmtlx5Bz3Hnz
zJ$re%Ha#UJq)%Q_vh&WJJ68RZXU*c;eV4EQIP=!1+G7?jSAJC3$bp*vnwp#p3ogG*
z*ccHI7sogGWXm+&=tmb8I)gTs)cybaz2W!Qs=ZScx$E}JcP(-NEySz)@wbkni6L@Y
z_M69`OO!r5JZzYFh-Js!yeZSCAAbE+Nn4xy<HwJnt@|Hurq55jxha)#ZhA`OI-Bc1
z|Nc9*L3RIq{>W*H987=e>}}-y5A;udv89+(a`m}qXJ<R#lE1pY_V+hXjQ)7Fdi^Ti
zDKBqqRGwG!$@5OhWnTdnMIKT393^N4l7d76XaV2XbFWXdt<EvOBg(E&?e*aMl(yX}
zi;C4cq&i-Ctl)WhVV2Q?{+DclqJr0Ei5%rGzbUsv``h8zLV-=^xsImuXZyM=R9Mj?
z5IPYwK_q=s?$(NP0xX(qOn=_xyW#()eYJ-4yh}Ad{>xW?mz7Q3_`mSa-dgkMOVv(J
zoGlls^)HEv1PHK-R_|U>@U^SzDAy}jM^{%@ofRA%Tq`uZf_q9{E>vGK`Cj?vliTjg
z|LHig<!oATL*?AZmOHG^pD~}EQ$26y`6-ecqgU%q5^Oo$d*^V&ox{SV4%#+OivlXy
zP0Kw+md-d~72|MkWs+C%DZ}U8tOAFg`mdU>$VkIr%cTc*<NO2k^F!ENH(yIBclc8&
z+&OcpO8V3!oz2Nw!q(@_rUdD^uAV0NX03`+fOE+Vv8hhC)|f`V6???ZH!-GW(w9k_
zXXv<2x#=}~tJ=d;%O+@j43OaX(xKpUzft4;yo@Ki($=2L+g|+ZOQw*pFlfpm!z3u`
zmeG86wq{0seSIZm<<71yB?E&EJH4|+s=vKSytO4$MOF3cjb&T5Oi}fowjt}P7N`*l
znj2{m<!ZVh16nigqI588>!a7NyQ9{+DNO{8wyX?UvUKUh2@@QAe0Wxetxfv(=ckNS
z$%-KPfB*i8a=*EJ`Lf~cvwGJjPnggUx87ZEdh*sNZPsoHp0=*mEtQp(8Y1iJ_xbzz
zxh)M^7^0=AufLu{Uw~!d(@QT)B6P%TY-}{Nw4Br?CvLwz@nlNG+OU1U-|enyozB3*
z%DOTAyd0>9bo%Lyw`HKVcjpo%4Hv!j)wiy<@k;;r_xt@!t5U7)cgv*3x>*-r^ziiL
zOxrxuF!`84+8GHky_gf=`PS2yFAH}cb&83R30k>jQJ?q!w{PE`ou(W8>g#5%rh?L9
z3mKirO)cv4Yc^eDSh8b>1!y2p&1c4eE>Z0dA3tUu(waT*WXhu}D}z;3RVU7z>6w|S
zsWy4#&eN-0lqN2?{`z8uNlR;M=$zdXyk>v@v;1hBTg}15pf3NyeJYJb)tahLS<gmI
zE_fPrB4kCXT*XQz&dctCFK^Ct=<j%@*Uhwes&S^<q|Ilah(sDpzpbe&eqUSKY4xOq
zVJA7hga`;OSXjG)T`KhRx#)w8JC}Ezw2bp`+#^^VXZiGK*qdv&n)z54ss>k_m{@({
z0_*CJnd^`5U#))2p|p6q>qOp7Iunvv7c=YdZRpyQ_|Qm=c}mcS2@U-+Oiv!%WeO9Y
zHf`FZi4z_3^7M`#JsP1SCOAbq=9-ESXVzA!r9qwj{rq)xbw7UpHvj!S%~62GQJ`hn
z1*UyT98C%wO$AR26HeXqO#Bo+B_(Ikor-lkxrJKX)F+;}_~VPCypiDfj+YuHiM~eb
z?uL04-m2;f+J9`uS7|fvtFm3J551IwD;DwYU~|54_Jy;$($vgZDR(|K=@k9D<>Gip
zeu|3x@kDXqnilQ(r_4pxzxem#n@qReCT^39>)KxKF1Gv^YQ#C)=!E_2U+-=-73`dF
zN|oj7r-gTU50=alY+N|ieR5B9-qz2@H`Z*EIhFkXrc#&hH8siaS<9w)zm!>+ToIn{
z_Wi@r=<6m2P1U>wt%LTby1$C*d-kU>l0}y5tcPCcg@eoWnVr>)HeD^LF;(<6T6Z%i
z?f190IX5@8{{8(u*(7e>`Q{HF3fTB$PHep%=l%TL+}XQjw%^#AExy>jzwB4}q`7m?
z{`mMfa%+}o@N&Q0C$Cr>GyKeE_nw@r9=^+0YwD$i&g^-+UaIXXdD(O@0aPna^*UPr
z|9AW{-`Q<<|9y9w+beA@Br3`p6CoolDCn4!w8;DGi?3B{!nBKa?orzDWRbFapF!Q9
zA6-(;PBHcMmtU65@KKxMwe)l?N7IFp5G_$vRaMYzRZDB@!pkouEQ?ea+!jy#{QSIe
z`Z*asIU5hh#?Rf$y}i9F|NVS^H)!$UhYwz_-=FsO)>fNOCzN~SY^7FT?K+vFq^!&w
zA0Pkh{QUDvJST66$l`mYr>B?p_0`p!`}^+dmU1>JFxdQjGI`I(W72-x|9?C#FKJg}
zvH$P4+oIx0lO|3)=x_hmB_~Ixu&{7?YRBBL)l0+I$MwiqP7+jhTX50jZ0VgxpKR*9
zBb{?@Sv@NHC(?M<X*1U)w@bzaCd$#i%e(&vsF<AndbL<`Y0fY0c6)yjf%<zb&N^%I
zLyT6o_z7CE9j!22H(kCl&iAwIy}XUW|BKnwuP>Rf!&EppEOK&>HpkhM>nE${9%H@u
za$6Wn$>*$1g~6vDW@sLn?l^Bpk6sKbk5R_zrgKsmYZrCe9dyXc({t~ad-~<&<&>0^
z5X<j+9N|)1qkL0RR16IbUEJNxH3aU5^6i$*c4VBk$0o;3`P-)=nduKLIUc@J3tc@?
zOGIPOo`4@e6ml082Y_<OXP1Uf1yEked%Pi9!za%5+{)G|qO$q#idYtUTFQj^?A&ee
z^qtb@8^#h&>W{_$nn=B$*K0Iyt4{YGWA78zyG3TZz7bQ2iOrej)OG1v@RV(GGY@gk
zFZ+K;{Z-%-t^aP4=Vug6`jV@C!upf7#SuT#LsysTnD?Hs->>@leEvn2t!gPpWPf~<
zX?A(_@9q*AGj{cBOE&zjS3hZ|#k8|!b@$y@3bp=vFRP1wCdbLVUB{nz;POS5@40h0
zf3&)3#~)AI^sS$#%O%5evex!nmICod8h<EFtC@f1#=N>ac1AN!G#uO6F)P<A@$F03
zKQ-@?1*4R<NQCWf-7&|$^YqWj{rz@lCv2F#!}OQtt*X-eDIY(5`UGk+MC>kmn<^bu
zv~tQ6k!x!rLH9Ivbaf>?J2SIK()ih?yGvhwczC!+-hSV`{nE3~9?RW+w=Hgc`kftx
zy&-cIIL^Mkq%g@l-@5P-%jf6k*&n>!e*f6<<L#3s3595hf)*`$PuE+UF@M^$wy3qs
z)~w;#8s%G3VzU4Lzun$nPo!+>x+^Ej<+`-<inwzK!<sN{w&sIN4fXnpKc<IkO-(wq
zO<_v`Uwd=$^K&0h>+cV_^X=R1{L9;Nqo?UaI@Q(LRaRDl7N(w=X}nxgdvCz&Nvhrz
z&*zr!_;^fu=l6TnC(oW;x@Jw!qen?%IuQpZ``g`IV+yKTDqk+0{z^2i=;Fo2?vnO(
zHnYw1-IiZAbxQRG-I-eR?PmI)kH_V&*0JrIBhl+t_U6XHK3VG@_y7Mp-fMpEM31EL
zhwu4wUhl|MO^+xpQjDIo??{q(_m9?Tiic;M@aL5O7<|aR<<+gi;`aXrYDH>AD}OWV
z$?)AM-P9l&ec5tOz?*OXT4&vS!`C-Q``L+|Np^oUTMy3NGt*M5#c!?D^V*ebE*xrH
zn*KBUWMt3GXKs?t0#U2x>~Jc2#C3D`3z37hH81{$m;?$tPw==azdoV(z{a2-n^`s;
zO)Yt-6`a!Cyo~#Q<;jEwzN(6bMH46a2nh-O_<Y{p)59ZU4kOFLR-@Tx=h#$Enyl`>
zC~Wo1ySvT*{{HU1`l{Kh9cGg|Cp|uHsIHRW=X><u|LeP19(pbO^4VEdu+hv)s<fh_
zc)Bu2lY#=14-2T`DG*Nn#%IKL?odp{nw{Q)Ezh2B2%hpw*LCInN0N3^7rgVHu$uYq
z<*kRk?%n);qN`eN_tF!(wOoguo=MYG_<e+_==`46_;&RV-E~r(v(^4Zbba>t_fWRz
z->sG#^E?C=m^_yG7{Ax!)-(UkJs&x3tiO~--<SOT`Nz|T%_(or7e~);D%e?cLw3&1
z3CCvgW^S1+aOlPNssxVj1>X0|*mG{pKYRPWdT@q_@w!>FuRcq7yf3Hj-u$yS;_A-K
zlW1Ii&35^lwcm>NS^iavm#LpvG<(Jgtt~NS?Y;Md_oca?igI(kbL{WkxZ~cU52o$Q
zHIoMIta-oxzn$9Tle)FrOw!NId3ZB@{?pIr?bF}g*;(@X+S;AotEO++V&c{>=UZ2|
z&-?iF>C=r%Uxk#tz2*A++}yh{a}_wIcUOLX_VMlZ`$ga0fbLa$acQad(%+jmZ`N*d
zeN$$A@ZdqcUge1%8JCyw78VwsNHGcu3esZje)8;@()82X$1<<3ntJ*%3oC12L_~*+
z(!w1(er$?AqQw!u`p1t7yPr>lm-)_i3kwr_dwcux^7r@N+~2={r}yE91s~pSzaJD5
za^%g;&7S`L%a<%^G0VMWQl8nQ5aVk1_e=1+`hS(v`|t0qHaAW?lkoS~R}U56t>!zb
zQ`6HwzuWzOQ{m%d&-9iC&hSy&_ve%MwRN$l&&)L5`T3l6pw``D+3Pu`n?4<>xi&AV
z<*eelQf}SwsFRWR{=8-koBv1t|ErBHbqBBST>Jh>j&Xj?>=XAcCna}0ODjLnm;CdM
z#kBJe{O;KlCbKx+)B0ZWt|2*IWz%1KcZ1aK1!|5K`}O-v&EKl5SZ==f{%c1M`}pl&
z=Z3J^i#kp_nj6b?D0TG#HhXcW9L}CA&gS2JA{q5^>^5dzRy#Mx^6@@D)`v!^X0tnc
zdsENPv*nR8={VTTt~_~XdGgLpXMDKI-ySOYWx`ju*K<eH)aOqE=1q3K7+=5e!>2<R
zmh=D0yF1~;(NC3*0xi#!;u={&Nj*cLeQ(bh<>HgJpZOHT%DE5Oi!NKURHayZVXd8`
ze35hWFD>(V%BA1ePI>mWG`O^>;OU0w-jt(zJqnMh9s0G_X=QItK>g3-{}d9xo{sQU
z((n-YcXH0$GbdB~1x=o$Ma9~4cltamiZAP)EBoK}*gV(eN8CLfR~)-3f7!G5Y}y_7
zy)O%bBbtAm($RRnQ~zAik2yCQ*Du{@{owgu%QyDHN4&RhUFsg~-2BU1$L84S-ODG&
zlpOLE<#Kvl{2-zDlK7jmKW6^_@^j5W;h(|5!Ii&WF1IXv^r}K`j$Q4n>i2u6Tff`U
z+%8{t<L%^GQl~-ZyKUOMS^5fSgrWRSA$#?=H;xMn{uZyiP+&LD>(0)HOLyM!>-5xd
z5`GmH5_06{=jRhoKb7cpJM@3!;%RsD)<;~(+8B{>d)r#?$Djd-#TPjm4kjcVZsVQ$
zuG~UKv{5Z=^;AAts~skO{c^S&BJ|cwy700DwCq^#t1^ev=?!^zt(N)C?ebAm*4FM$
zpI6x?oxf+}&eN+v7m0%I_+1i|c{F>5i_%Jw3o0CEJ+-DjNG^E){EyIN(c+yEYcAfo
zbm`KM@B9DXeNeaW|G#Rx-*1fH?Ru?e9&&YyS?;YP+Uxfe9c^0|w`$Frp48LRKzmW+
zYQJ7(V^5Pk-T8E?t?>!7r8`zSIcC&6@8z_Swr<=wvD|3&aqAUN*S%l&uHe9_w=Zix
z6l;ae{&DBpr6b3l78~sASe~DEcEvkh?l6P289zUM+pCgywgj9APFPGhKfQUo@r#=h
zY<9N=JI{Qbd^wCgN3UtGo4J?<M|ek)^cwvJ<5Yu#!dEV}echga->&ZO*YGuAg@4@z
z^inrQ{CK<lzD4OPk>F)M2ag|Lez5kIm)D8gyQWTBopP>4A?8$2fWy0IXGPxK>pkBg
zm|<O(^KKH0qrf^Zr2{UYo&n4B$kUrV`}W4QXmU8o<~*%b`EM!tf5v~I3ol(4{1ZRZ
z6M5U?rX}m_r3e19avc&~Vp7h}8C@l4_dt3J<Mk{1ncJJM_@4H-{pn`wO#3E<kn;}}
zl8;MyP3pV&Z=QL;i#@OJwpy;Aldt~I^VNLI-hc%G%A7y8Tz`D~VuM~p@2Ld~?qnRD
z66*HtqEnH-Sf{~Ev12g_iGQ!ee);Xs-nReR)v5iHWc)Oqo%Ht)&JdaG5Vh&ep`x_C
z^^@H5GmdUq=&1K~qw-g2v3GMlXRf_+_9~~-WeuIviE(ef-nsX(GOxe#+)}%5Z*CsG
zv$I%JQ?szRRCo5_hY3f!L}e_CT3oxu5)Djrcvfz#{rPlysM!DAuO1w1)`{CQV`uU6
zT}$m3mc2c+wdcjs<<Z&JjaABVuaZP21uZB{E1!Pr%ahq(mpskBQGV;-wOZCEA{}?r
zT2GxxGtSy7wfJI(-}2Q(`_HC1>rD?12yl3PZLOgMkBI11{Vm@Pvdb^o@Zr$9Yf`;!
zw$<N4GAB=)*5<Wz(SijH4<01g*xG9M6<%Ar{a#ey?1Kpj@8b&px(eu}m+hWAS>6BA
z+Gz8lqM{AA-+p;>b22kKpGkS9=$kTYtGRuT9wj{~vh-RyX_L{%IBk=?^Df5myj`ZK
zcBg6oxsK(VIA$){6L_ph;b4a8g!om@W46t*RbP{Hdw%~(opW<dr~ZDoyT6I)d(8KF
z#_4>E-TT#a)+91s@I9KheRIXfq_FjIcke7U+4<u~McTPJC%yIe9x=VXqd-<XqW)W~
zoyC{@9KMe=qI&-ORqBqd{8OtVv1cMff7n;Mdog*>cj}+t^f;nUIYfO&_r;vYH_x9J
znx67xqIA?wkzdty@pAY5{s<?x-TceSWg3+6^hf!}Bi3H+LHh2?CIp40DE=?ujBMxD
z&=-7fuiJU}nZmcD7D46D3^Ly`gy^-%PrH#2Dz_wBYN3PUj;1414^?ved}oXo4^zCA
zV`i3f<G{tm?swzoD8x9Pn{R)9Q|jp*FPF{k=;|ukIe*gQ<0t<<6@T-{W_`ib&0^w{
zw<a>n9q)f!f49`bbk;LHPXU&PtCV2vm#_W)>aeu{okyqmT<SBNB04|sT@cGdqlXH=
zf7Gmb=Hpbgk6-Bd;uGDMu1(xkZN<0SVxk7exeZgFPyTYewB>7br{Ws9-H}#r=KM}m
zjNE<AJg%^*pjFee>+uh3eu2LaghK9})8D4=sh@gwhU^oW_4k`Lw!Qf3VO?c^ZQrrq
z#gDjtmOYxU_f^)^utl(Y*Y%s{!qN`U$v-$J+%GfEawhv{&)&0&uL~H<vL7#NYvKL0
z`1IU~TXx&A^fQF^zU{i~Wx3UC>i&Dy-i~{+x%b!Jdd>Onb+i8zzNyQZ+L^sRpVIU)
zoA{~PthICc{cEmr|FjOV{eCE&?C^N4%erZar!)^wiFLcRE@l&-=z|UB@7@=jf4$rw
zZN|=blkL9Va?E<($u#fZ8=h3Ljho**J&;!Z;n^=0F5j?s^5Oek#ifO(ZG3WI{|4(E
zP#?gAmz~e9zq+xeSgrp{jku@nq}khYZXViG`FTUcx_dL1vGdD4+4uY1<GbbekKVt(
zf9L6yVR3PCo72yity&wja><@O?_9g}_k3UqUgonf_x3hkUH=trPI^zjWiw0MzUwl<
zoo&L^l;rG`qZwO{wqz{ym$0#LI(KtVz_ovj``?Krb{t~ew{Krcdb;xDlOA4PtBU?V
zI@(?NX5(=U4UGkR_RM*Bxc&3r@As|m)~BSXJbd_Y$<n0@ufMje`(u%Qe%{(kd1q&t
zo|$FZ-PFX?)zt-B#~ZOVYwBfCOY7oNZ}Fhu;EOLy-rV0mzoms`dA~Tz!qlh@35@sa
ze(MT#wlp;{<?VbrO-wW)$!I3S1P_%NK5Bw-N+z2AbDOI3KO|?g*X)^+>1(!*h25%B
z(W+MQVU@%!wzT-=&m!D7=I3fXz3_6Gb$+esuUD(r|M>ZQ{@g6>>8D@cnYnwzh6(QS
zwNu{j`+ZLKsj1fLtEcu<e!j7%vbcEqr5rDB@0r%+dgpCE^GsIrU3GmUs1bYqaa_)l
zQ!EQ#s)!x?cw?L69<wjvN<4;s^5IF_KK^iDZc(#thu~`AJDFGCKR>Cd^}JOwcj8s$
zqbh~jYOmGa=Um#*6K%$Sc=Oh6$9^Zr_b9*XUiCa?j$z?hhNh~k`xLtlzdJA|KCV!A
zuf|cATkB#jl|4&1m38O6hS%OXe#S~KD!eTgGS^JhS~dT2y7uPDTWq@zpBA>*Y<G8Q
z_Ti%5o(qlpew2Q45ntoBY)VjE%F!voZqFKP&b>dK{iTw**YWLQm7)}ed26>;{8+tF
zVy(pHGb!?#D!Ji$e9@2p`E<@Ujx0U<{?4Dz6QZ6w{R!U3yYEb^%|vfy4!@I|4=uMe
zI4s`udZKvB#)yc`X}ljle(Vhgl@6y)odWUA?-Ve{?k-z<{~#ZGW%Tx-9rg8(MbtT_
zYhIpdyrlM*W@GU3ML7#UXMieB7ih)VQnh*N(+OLW=Wyr?vWP!XuW4~vrLg1pZojSO
zX}Q7=Rhu3#weRh@V!Qp4*FW1`3pV=6PX6=PT4|4qKup3pzh_T=Z|<o4qAarOmbx6{
z6w#;%YrAcphrJoB?us>r&z_|oTe<bxBL2$(bE2Z&@0(iXy0-TElFzb&3{$2@bl$I+
zcUWF^!j`jpyB(XWs*Q^Z%MY>rw!9iAziQ$4HyTwocc#_m&r5s$M>wLV^!$y9t5Zw%
zZa1}+&uh=$vhUh9%j4ZQcE1oQj8{v}f4ETU?K=L2=ig`?YX7OcGBs(T=I);6_s2Ka
zpOidP*}K_T=fFn&NfTD5_Wa#2J@_sE5%G^#mZxiM-}dHs<ce35<1YtjE;%D3`6%Rf
z?#a~^zYiR?ka<+D8)I45Q7=E!<=Flzox)Xr=h;@T`}JW`_oK&;XPRb<$=7}nWNTiy
z^YqH3i;G;JJbQNSX5OI|&YG`R!)?CZNUr(ya{1P6rnArP`Sa;CsGps;DriT>u^kG_
z_)od2=SvEEFOA52Klw<#`k}jvog@CtZP{D+?&i+e9X77+?u)O#K6&cYq05&y-%6M`
z*Sg%O{9VkFAkCvkkAm{=mMtd#e!X6A_51s`Z)pz?wN9B5!%^|&)2ByM!{b(Ndn;f6
z=ir;0n<t)3k?3`MxAVE&xjB}H>(te{s;a6srJS7P^?1*}U$0B$)H$3^r*Dk7vA^Cv
zFfdR=L_|PTv~~G%_14zbUbAI>%U4&}uIz1ZXFquG;F4v_9zA?`aHes()LJ#i9aDU?
z62Iv>_Pn0c7Zmh$?`}&Cm9#1r^$UOfIF}bGS3K2L_I&PpHujq6@uZC(?i8QDdecv9
z>ZY2XMQprMM>+(RJ-k=jK1jQ}tMtv?-P8Bg{@%4ZWP7m%_?Y4F(u$L=WxMCHa*HWU
zKRweRu_^fY8oQtNf^kYQfkj@IXY5Yq$&VHGo?y1=+_$G;*8hM0*utT|lPA}1Mt6+b
z!=2H$l?s&(KlyWSj~c)J$ISKWNhuC%bFF;ypB6QA>bbnVwDn7O(W9=8=$S_zK7Fon
zw($NR%au-E_mAJc{JxWKMeUT*ZPQmS*&-?KGP}?*<<0r$*Xv~;{Ml!-{214pm%bon
zbwL_My=#t@rM8Oot@TJbFTFfw*7gfm4zc|-e6dqP$&Ka84#sxP)jd0=dcKJ%SQNN^
zak|`@^s_T$eg4;4Xr13RS+u7tLi3O}%ffp--?$Ijm;Y>>FT7eX*GxM5`a02vs!aj@
zX0v;FrOg%uXuP<wadGf*i#KJP>VGgk?iB8gnX3>pZ;h+#ocNuS4rm4kv|r5+HgptV
zIcRz=|F<4!w6BT5;*Hp(a=%4uexwvnzoelOq*~<5k#$~g#ok?t;q1*WH7Qv>MWqT^
z>)&PUsb2W;UF#v`KV9`_KA+Q5{eH%}bep!emE))RlU*u2Z9P(@L}nRWiMtz6S?0EG
z)nBIF3_>fJmToIOS{(59ChN>g%XgkG;%>j|bZXt~xmD*+-PqXndB633<#h@iQ)d<j
zS$@75Z1HAW)NRWgzH4`POkQ)?clUt{0`D9P-dn}pR=H4DlyO<)3%}RgIenK8?Myvw
zu<XB?%>Q%qc;5vpO*VM4^xU0|*-I`zRGmIabLp4)(r5P;CUd@c7MgwgS~Am4^E{o!
z)4!}R-otW0|JZ?2`R|F(=1t_CwdUH4J-0G;mfkMNyJgT3cAe#lR2<WThwGCr6dT^D
ze-#zg&zp7S7GLd@1MgZ(_itbNY)0j$$Cs7%9O+dN`tUvElA@1y$&6_y9C)QtAJ>-u
ze6U<(o7}4E#{V1VM8w@MPhZ?ReZ|wLLtihtRDM@FwOf4QE)9{O=jHmlqcTP3xm1;{
z`?BNY(o+8hQLX6uZ?Sb9{}-GqOFuvF>Br;p`*jX`^RO|mjo!Yj_V>3RKYuDt-Sxaw
z)y{6-@_AKUyZ5H<<$v<z$%Yiqy9-VJ{{H^__4@s8>#u*l=q_)$b-~Ni`um@J$rRl2
zMz1c;%WmfD<9`o7x_B}=&B0@XyA^l-=?6P^H%+{1;25`KQ?HEWBvtQe6Xwn1i;38<
zKj~<f*4rF2Y3;Bz3JMAgyYKo{Rat$0c6RmWt*)!Demcl59}pAclb4t08sO#R<h1qe
z+A!_a;p>lGzb@Wz<cQ0&v$K!?`1m+m)_rZ*=8~5|J#NaZtgJ6etUi7EbR>J0LX6`y
z{rJA=*IPepKYjW%ru=Scuh}(ce%mAb_J0n{Ex#A}I^BC^$f?`;`+dvG%nB4OUbf5E
zWo+5S@^H}$58Lc#nL8Jrj+`=Snz(?{M2n7Z-cKI8ckRq}dOYv>ZmHUTKcD;Q##BG<
zH3w}D18te!|K}68)!cRGlH)2KvYLn7sIdF>LV4f+f4`sUExxxTNVBf4&c)SLP)MjL
z=;gf6(R}UAtlVM+UtV0ay8X`MZ<~Lg-Q#J6s~1mv&2e$7@~Pe86X(tSc)dl@vF7-i
z?&(?$9L_v}_x5%e9C@JnEbU5kUZ&OOe|zLMUyVq={d4vCLW6yo=IuK!y)-paV!Gne
zp4rI}usHa-jMl{f`}gM`UOv0Ey^v94>5K?#MNlnxU}yG|wd*(?o`#ldxFmmgosw`v
zJGR2$pB1Q!ymHaQ=ND?NUhFLXuhF*m($SS4Ce?GjdVBWmZa0IHy7a8-(*cqqF}wGe
z8-MRpd3G%fbgat?8__RSCSAY%W4)*ER(c&99z1b%YRq>}`LsWUyb~8QXY=SYe&7hW
znC@5o&c0N4ZeD-Jm0g?qL_QqOtv(P~Z9SVg?5X3sP>Hxl1r`QRpH2|2?>aNtUGwC*
zoOhF2PER<=7yq>JW~cXr*=D&yjXS3+wmLQT_wye-c<{&X-;W<Yym&`-XRF)dgV(Q5
zZ)jlHa%-Ap{M(?i-E&J{Uz<2_;=_>NcYJ5NRCFp_IhbcQd1sk!>dZ&R6BIa{f(w*B
z2Y`F&5A!3B&pSG0^X0dHvzXl<N}3&ATPwABTkwoc%g&V*`EuNwSiYE7rnBAOUd5<%
z>2Fy+=~UN3k>&qAPX6qjQB)rMJhbn>`qXUBSKC&^mEO)(li3z@s<(5BsO<7JA0*7Y
z|CT3SuK0dv_u1O3_rj<AvsHawzv^Se%v1db&V63J_k2vjj6FZTzm7fcT2!hq@8R|Z
z+*0lB?-`bKt+Hmcev>-o+5c9<V(!+Ht2MOko_?y(4ShCI{o@DOhGWaiw|>8!s}@x5
ze>iV#b^D%a2R2_V+49f%?ydC1Q&K&Vw_oQhzf^u;_1D;pzwL{^z3X%d`kCE#IB%gz
zz5UUb_CYoO*iUiwTgEmA-DcbWLj85<_PbF%cf-6YJ^%c-Z-2bu_A7hFV0jz4+7n-|
z-kU!EgW%GirSAozg?r2MZK8dhr45*-rcc-Emu%RoGyBpUdriCl%C0N#@A_hOMd-%b
zqf6e+a(g{-_ry~sSGQ?;+WCFre{WWp+EnmV)6c@^)p>a#yMGU*ZvXjtsc_P^bkoF8
zaTi~{wWW_PxV}|y|9IW{?C!_uKLYC0-pL=`cAUTXf$jCIi7S`*{HkJjyN*Azz_u++
z?#zus-q(4zJReP4C7#E2t~>F=XTwsqnh^B`yTy&a_a!~O@b-yJzU5@S=ziX$N3Z_*
zy*=~AUn*WT*qra#^4;GH-xOajQ!G9ve_l>GXM%iU^D6%3n%i&veE&RM)9|{SR><tx
z?JO77R{Z*YZq^LlvNKQ3E)}2dIIp4lZx3hj&SLK8^XCY4UYWV}xzvlh@{?YF-O=)6
zg~a8{{dKZ7otaBrzxI1hEMr$mpStO@3#0V+G~xLV_uai9!&mY3b#V#DWua%w*KP9+
ztkhfoW@h8ncl$1|O+C}xsAzscKgDM5UpC<vfu%+Z&nBuaeWCK(xIQ)dlh(N_pEtjp
zal*Ru<J<Qo)w>V3oeXl>xU}KPB4HI#S@pd~wq8F`y?bAqU!duXl~<w;wYSeNSn0px
z!wz1qxknC6kbd#TTq550>h*-(huw-kdh(^`KL0*ttIX-nqYt0_Y@K!@_^G>gt^1xU
zj2;t$l1?t)pws?jk#NKvi6cJ`KCBmhe0%=3xVx+O?%%Ry%JTVjQk!qS*=EQXwLS0b
z6wTlO4Xyq1Id^tUJlxK2zT$n@+9<=+QzC6Vl1>#B6-$4gI(_=)-fHvcZ8?dbpPl99
zO1-(eT>tcR{pbIFzt0cY`)*6YLnkk<Ec@#VgI4}{GTHw^hTb0jlPN}^!SSS|BrUNU
zVaL-pfBbY>|MOAt_#IoHtqy#?jV*5X<({~E74y^YxHk1pe0%=VGy8`&-|`GwRj0>K
zm>6KZHR|l2pPw}~HCINo$cu@!IW1JMv6-`JlaY{+(1epI5<F~|E?x5QTJ`UJ+1p!N
zeP)?(>g(%sadUfmdq2MDE}#17NN3H5gX}6QDhfaUpI;occ3O1a&ep)iZWCwE_V)DT
zoHuWt##FDkx}Q&@vg5X9iGsR0^XAQa^7QG%dGpRC_uC!=O;uUH-{Tw<Bowq#r2TMX
z-1_IwX6L7Ud2w;-vB1?=ZGNWwJ?F{QbYaud<;y{%RZa^R?AS3w(l~8H+SyrAho6~9
z@qT`O{&<d=^5l~R7BV;9e(Sn^xcmRLtgShBcTJ72|0}xV!%Pir?e5p>_s@HIdHLkY
zlbvg7Y<_=#uWo5686O|7<~z&9<w)!Ms`T^oR835#yuH1BbN&B+QT2R#<IeB>e(&^w
zM&^kpQ#@3J)`Vpr-JfeFZ8Vc-_Sv@S)5ZO59{wuVd3efX+kScfnE9<iw?36m4)-{7
z$5LY+Ut;dh_wF-q<V=76{rj{-NgFpL9Bi_>%`0y==jP`0@IUp-{pMD@-Fkh7X?ED!
z<A48rK7ZucF{6qP57@51$`ju|fA{1Nt*5uL*DsCUo;Nj5Ut2r*;-X(?16QtlzcKl^
zQPvfWU*FzFfBgGrQStM08*^`)ndRN_C@R`?`f-Gg*u2VTl40v&Iu8bv-s5nn^0evx
ze*gKk;tZ=+@#e#MOZ+cbB-OA#SiW*s!TlW5qGb;lejC*#dS4PxnH}`X^w`|F@vFiY
zxUbwg!zfzQa_P$@B6C$1e&9IzwDPNz@PYfvb0lT|N58Etw6wlC=S$_@-+NB@3!gGw
zo3}LlL59_@FNYV;+G*$Jt*Bm9zS;hBc%65ob6)1I(~m>l^+E-fW%u{1Nz6SoTgcmv
zHTC8a(fJF{v|37@yP#eB;X8-AgK*!?G^On(b9o+HZlC+#N2llU-RAxeF7y4fayHk6
zi|v;?QCQhCBP=TKMfm;($<0UoW*+q`OSJTyxpa<YyjSDo=P_!$912!zK8m;e+h9I>
zhsyKkA(>Z=*1ddn_<@A}u5H&IFJ50IYoNQmXYX?EpI;sL*dKS_jnq3`@4L8K+Sc}V
z=>Mwp?N&ejU9+9?%;c|H_&JstC#D45^5sx`clw!i{E925B|inF-}2{rx?8$DXv&*g
zpY3W^*qhhdb4*>B*r+44vW4+{$r0nA)5msyOWYpvukN|*(&Sgi6f3r`w(fX4|B003
z_1Zh^>pgVqZRD>nu)6EJa<XymX9K5SSM!T?de=|lod4BTd`;T<L&s)wOYQ$?Q+?0E
zb^rg86&ue^OY+bzf4^h*G+j0IeZS^s-|5a@7;ydluHVzb=P%o`;8l9#g?F_tD_`4w
zeYJXv!TiJV>lNybr%n2PG$<^lGOx{N-2weo%5U9!m;Zh7n)CI|{f}%iW8Z{nOaK49
zzUu1YD;X14UzKn=^szI?J;29&OP#JY$J+y|`aP|;Y(H1##V;$RpMPcEy%)?)oUd&e
zY8?uMLvDQewDv=-;+;3K#j}%-_g$@Aw{qpl6wndxx3b=!K7Bg*`MF<f`!Bry$|G&I
z=GJe};*qGRyNqeNjXr9iZOkt2?w41EuI^HJ<~?=Fl!AA6EFV33WKsLegwOr!{foc8
zz4dl*cx=D?`}_Ox=^NU;mM)6kp0_3U_Oy-;j*wNSq`%&HTUJzDY+3uuWV!!*HC5H6
z$L6oz8KEP#@8>h=ce~&3)A|~}O2KT}BW3ql8;l%x)Z9FM>cp>S(oXMoao-dbx}d_*
zbRnpdK^Qc1CNL*#*7o^xF7wWQ5g@!ZU3|~&9p#3tchlCH9&lOqMRmpP*A?4l^(~ne
zJ3&=QGVA=h6}Gz{-Tx@*_4(Vx(l?P_M&{Qen_X6AeK`NLAi^;9uUq0Pa}kww2Od6g
zEofbr+nXHiqq&uR#tB|ix#&6D?k!~y-f1<X!B78zsO9Es$EEdb^5ph0fBYcZQGdp!
z>->M0Ya7!I#Vz(bc)Yfk`QO*OncM$b=g%3N%1u`Ax9{!Q^0)kA*%d~WORL0Piu=wV
zkLh2~`|R06^Am5+Cl){47{%-}<(3)C*9z|14;5L_Q}rflefS{T(Egr*X}8V-m1N<_
z<IgNb8I;1=&3-)JblXew<PDd^Q&L?)`x)DdyDP5Vv(1*-tx~+&n^EmnLpH~YKSpx<
zm|y2;hyPs6KexrMM9A^(eU<lbs#E6I@a|svRL7uv+RhIemg;ee3yQC@s`2gaEso#c
zbXZNyg0snbN&au4_va2@a4lI?6#wm_Q`z2IHk$us=gcT!6|g(P&tEUP?9H<I5@nh*
zgHF9DuUfzzv^hEMuN}WfiqQ7f=`m6MQ|IneF?iIQ_hshgeU7!OYp2}#@;4#u%grXs
z`)4<|#9XK=(lD>NDnIko*SWh@f;b=Bz45*GQs`3o^IaQv?Z3H}uWnbh{C642=-jpO
zIlj+BvhG@cyPB5Z?*Gd@eD0J0`BX9M-Tq>qKL5+9v!CXld;Mqr3-N|M)9&uPlloJC
zr622zExeZs?r(j_^Y)Ez?oXQ_P8YVU4xTFpwG{^YWzRle`_(h$$?oT+OOE6uADmUJ
zQ@ca?>RI96A3g|woo5p-y!O!KOxb^jzvjw2EnkzmOi*F+iOw%?e3qoAFWd6pynS<h
z^2>uaRYa`J6&KC^Z*a`zTu#7V$z#PwmaTofyyfW<k@+RRc1&EG7P4Do;Rc=KOBsZh
z`kbBet-m<<_f3f@`?hYI>XqUmWhI#T;>eM*%^n&yhq{u_Z#J%V-g|tlxAl6tJGVY+
zmUNxkf7<uCU1IgAtm(gbuecd0{RwMpx$7~de0|pKh__<r#AKdqpJJNh`D@alO|zKQ
z=LF^%f8M{>xU&9B{E1bZ@qa!X=C>?=7t?%fN67B7w>!RGi=Jta$Yd0G^{zm_to5^^
zhEBJ|iRb26`pmJ|cxxZy6fafhcD~dX7Z%>B{eD*`X2*oR)vxD?L{9Fv|2N~|;r7e>
zY7gJre0Sl31r1BRr(e7I?&tIQ%af1yP0joK`E&BcMXq-WkIQbA+nse)E3WQms*<v@
zbkM8NwZYN0`FBEl+{!9jUd3IxW!&2TjHU4Y><)p+r{_eib<>)fwEecHzrVVc7FYXW
z$IMJksb03FL7skod@EP3jL;FA;-&iU-@k~pVb9LY49>m}TJ%}`>`da34#6c$mQ0v4
zr^jn4XuJ2)HE#|*H(!0V%Wt`|x_bNN<^GQ!K5SgSUcYMZyy|y5+vm*LCEn{h-)`=4
zx$2&Y%I=fq&GQQi5)$fcY2_AAGMlaK#BL(R8yOj?qNb)a)$8N8Z^sf03a-bNPn><*
z;=U@2V}{*q^Zc}1TQWsNMHMG{%&@IC18q0E;<or=2+NJ7%a;pFNp%ISJd(8WL4ifU
z%8(g8%eq>hEM2<v$B!QYAt51x36rKyZH-&6uCCs`W{r*r7wg4~7fW7TVB8z$Us-8+
z^ytx))L0HlJ{}$yz3H1%PEN{t9k%-FiV!UwG49sZRtX-qq@*N+*=IGTdMydkOxr9u
z)vGl`Yw4ObJgrWR`}fx;+fF%@niUcs|Lk6Y+{`6E&of>--q2BTuWE_u=KCkb6xDdY
zTn&%E`txt>;)@$<ety#8R+F!Kp%}J4&Nn9~XYFzQm>nCAvVx9)5YveW$j%6@J@K^2
ztw-XZZ229>l9H0CzrDS@q(l-ftq#|Jc5bfsY_r^~9MHyh&|oKMes5Li>K`u__Z!TN
ziFT>`_os52PUNA@=k223{>}gUmBGzCcgw@&oKLUy`5T*k(hD)osVSTowQgzmeSuv+
zcpskg)8AzIve?e<7thbM=VdQs<?MO`VyB$mY9&+V_vG!v{wwcql)Ov!(qZ+JO%M2G
zw6D#Q&8YLvQijP2x!LdDd{H_aeK+Xs&Yj+wqVvA+NqN6tu<_3Ar>5If*FV|3<GFMR
zU$kDRfk}?mV&%N$tN$BJ*|aM0zF4&+s3kP%i)!@b{W%2>wg)YHcI(>rqS)8f8IP~7
zJ@xmgnKApOZ5!U55#me9%e)Z50Gg?suwnKKahrXoYG<-O-Sc<vYez?hh5NG9cr$J&
z1+_Cjn&f?>N~8bl?#&vytAAQ~&(~m9-hI7p-5pszRS|2^grpA>jEhq^%=vg67O(m@
z=Z)*aeOhY#90{Kq7#>aXs(8HH#czqpo2uKcWxJcFhpBF;$_u}8YSr~`-}Y9{+A?<?
z`_&y@^2-!=^cOpdyj5>E%WgR7+Gx9XXYF;5eNy}8{xSY)-7b0Q{`8ghyp9h8f8Tei
zJrNT0=Gv+Epa0FZo%!u`z!t}=`2i2sG@d^;p?cMf$ML3bN)N=U1aS)6y^ntXVbXr<
zhKK7*k49x>U+GQ#H>13#?0WkH>9y;N;)^WbWVQs~UvB>Y#Ll@_&lk)5eRHUaeTGcz
zchT0&(E9gJj|nYj_BrM2wr&4EnfltFicgo#ia(tb#ywNLZ$jlGj`}^HwGPg$Hb{C`
zv&bzb{JBKg?%w_TVxEQAnojcI=z8gPrbYA1&c})-aeDu1O&1-Rd)xBUU9ahVU;8qg
zUG^_5nOUNp+t%ZxR9dU&<z2i;q;KWIV$=G2YLh!bdu(5JuWAm_S{lCo)%rqpb@l7k
z2V53kymBKxC@83z$!F2x#V_ydES~!Q_-yn1WeX1Me9vAw@np)E*Vp?Snb{Xzy(Z_d
z{PIiC0VA=yN)+|=`+aAd6+SyNQ|s-mt=aA&Q(oV1om2Yl%}pt0pC?6@huis=`_H%2
zm}<H{e1g|f&?wFO_vaTlHlH|kD(UvN+&NZPH<`trJ$p9w_qVq_(&p=K{q`0XKKcLi
zdA9z=U%nq#*5WFSkT9CdH#4mJZqBi&7@x{8G1cS!!Ex>xJ!cLx$6j9-nrA-OvUw@v
z^}Qy!w-)?yH|RT@wD86HThA|gFA3t=Tjgk4Y}~~!b0F?s&2!CED_Oa>w-$Exxa1iq
zT+W(!BIQPp+Zt8XDNC0mboDRaGmSTHmGbr17t2;zm0vIUq#~vsXT8Kr_18Sx)pz2G
zzG#>|zCT|*#L;oZT^seov*!12?3`DB?NQRE`acsF%+Al7^bs_36$YKTVo|rWsDGfi
zT>RellBoX=TfWA3#>D<F$?o-+S8Ds`<oRs<lDE61SI;iz`KjLN(q~p6a_d0g4|jXl
zV-t6ZEM1p-#qjP~<3D0e)w-@>XZ5a^PF}z-*RPkM18Rl5{^9NSSN7D^#tdfnod$7t
zpK!|WTsnW#A&XDv_O<8#zBx5t-_G^i%cG_;stgs|W;uGSU+VERRNv&9tGEeY?1c!f
zN&6oBX>{KZeRp^EDSOXUDV~Ls4O{$<#T0b(I2RkF{lB*&`QK!hWokQ)3+;)%@0^>c
zZ#wbR*B`F-t?5T{m%QD{oct|6Z~exNPv=xIuRmcO@Gp5$#IZip8JDErFWR9HQz}z7
z>6-4c%gLvIKKJ?^FK5+o_tqETJ+^;BTX?^%E~<X?%ty(cJ#3e+(qsWs!<NIR?{4R?
zs`ZzPZ0DX(eqp*ZY%PF?!`rnkZx<g~KbbK%;qK(AY=5>ZAAPx0rpEr>%a3jQZ!JCd
zL8$$#<EQ+aOWvM3IwR9<-Nc7iqr7*&cD~RaIyZ8|%Y*w@u@ru(-Q&FWp(@|(=0h&Z
z$IcjiSt!LLXuAAr_124*{;$lan|*tawIj>dZ)uNaF?u{T-5)Mxd`3h?BCt~PL+>@^
zm5Mi=mQ6CM^5hTua=S^|ylsuje;>|j@%c#yE>9J&n15dT@#oy<(&-nff;5-#ynb|c
zgWkO(s#8Dg&lj?s`)pq4yk1wesRj3U1mx{jJF?Va>ciMQFYh0m{Jq{Q@oe8M{X5pL
z6KVvb`JNi>a(~LXztFONljX&)vc~$R7GK=t-u{%k_v*kd>F~v~{})W_yLY~A^ZQR1
zC+_5(r|_;vAvYV;#+tlX?&<Sl`OhCOrfX=P&;L@WfA!pI_Wy79cNy%>J}8iDv-{Jd
z1*Lx`{?hIKcK`LXqY`)jv>R`{yI(@aO0sjwE0!J3TU%VN9SeSXyr=JcQSEK^iPr_a
zw5Drye0%A=#Xml+tZL%<$8iaFXR6+ixfa#G`s~g_i~mUcR}{V-dhe*NqGIFK)v^33
zjoiYM7cE*OVNsxPJ*Jq~(9n?g)p|8YM@OBwJv-tYl_pM{xaa%5>OEhtMX!l@dFzPB
z?6b$D^Y<Lwl*&8D;T0R`P%O9Px9^z`9y~a;?AE?3x!dm^TjbiE#XDi+%^aQRZ9U;}
zl}jDB#;s+l4cSu{{xVfOt|)MUJ6ryFuIKZve?I!?(&>n@GPBy>-;QROgy}q*?zQwp
zicyM@q}goVwPD?1t6lY`Po6O0K=u2*#~Yd1U%k2guwX;Q$E33N_s)VgQQpj1wqiv`
z@N&O}VXF&4Lo8+BrAD(ZTnMnSu>l?6kiYMz+EYKjloAUWkS}CxDkkhKejXGR<>lwc
zmwtYp>%xEpqnQR0JS(ndUCA<yS}V3R$TKHLr&~;S6-V&O{tq7tc-WZBcFVRpU3^r=
zDbk`nF>39x+qb1VU7DN%zn{A+ZI<)kAiKQF%8;bZHzn+9DyA|_o-;>gSJ~UHlPQPN
zHiz0Qe_CY8*S<LE(B7bxE=m&>CVB*DO?^>P|Nh0^y1!LUPEIdwZ`aSgy-n5JTzvA$
zmYX?h=H}vi<NA*#9lU;Bd}YWf(4>d@{F<h-VSkmbELoz$#Kfebt-ZQJcFM^VkEKCR
ziY!4JfcQFHf(omB8*8uH_C>9o*3iK4rOI~U!gH*G+|#GW$?mPF3OWW3|LX^e&+OhT
zt6y`+=-kfOb@%G`zw-?O9TRzLTW<8zvXvpH4z+SiT5R~{D+L<52?_%3f784EGH-s(
zC(q{cyVtU|mb||=H}P<rVa^SMnp$afi3iJO=RG>9KELFbX^h_V;@@w#8)sZl0GT=6
z`3Gpt(UDH!m!S2!x3{aWf0l5~Z2GS~Q&>2!Z?B$Fy=zZXJNIYqB|?(P%I}j3Ui8*f
z{ILI1lULcCy{g+qN%dGcgW*2r9a|p<*HqTny*{sV@M46xOqRjIv&=RZ-tu1gbW7Yg
z%v~?kK<$$sTl?K3zuTW}czH+t>$}DAA1dVD{ZmuiRkn3out#VK|BkkIjModQ&)EFi
z{@$-|*AC6Vp7#v%UVUdhcx#q(%@iZkzs>3w>?@e+m#ux=`}e!qk2_y3Id6U`X~EUH
z<<q)X`S~8JOm&v5^ia8A>E!;LLw0*VN7~C{B6W9eZ+P%(nZcgb{Kd;%9<5#d`|~gR
z(yj|1KfXCv^E+M5+e{^~@bJ!MJ%5b$-Km>beLU>nndmuTr_N39H{VeozGc2lRI1d(
zwRg__w5@F6U0Kt+_v;M>ktj>C#jl_L`v3BT`tuFZvKpmDSMGUjY1I0&yXtDyUNHyp
zHEFk&Ev&hg&i%~hxn1%rCzCr{>H_9IR6XWn{Ly~ia)Xl{I}bG3eQ`SBz53z5&~?1&
zvU&-R=l<4;<qxaY-dTFvz@$zqD<~{wp~Ah65XFP$w*o$&*KQQ--c^|9yenG1JpAaH
z4A(15r1ovLR4_GbKhylvLp116+mDC$Z*IP|>~Q?+Q#<30Pg-BKDE^l7v~1fsyCY|3
zw}tGw%l9YbM#l8_(NoR{yZ`w0Z{-uUIqSY}eBLjc^7QTFP8owaC-c`IFy0cX98$sA
z-rTdpIpv6~(zm<UCH}r~`gP}Hz~jD~EuSU}o$&X1aN+v=hxhH;CKihe*yaTlPk(B*
zU(B)EROA0gqiv<H!=^j)txq$W+0!R$eQAIFf2s2mj~+X=OZ9+?iOH0clht>B`FrX3
z@%EROmlwafqIqq7eE-dyyaL;IkKVsOe`RHGELS)m2gieH(Rqrhs;!{;rup}`eD==*
zog%WU{Jmd5K)}-5vSHdgXPX7S?h7it;NtS2_N?iOe;3Ugd{(<YeBG^PBy@gXt>*a?
z3gxH8&a7N{^_%MD*B>SA_MCcqt*MEPbw-ADiNpQ1MLU+9O<84p;7Iii1DoGpR~J<u
zTo-#*EKbQ>;)9%(NbGXI&}Y{VwI&FsCMd||-hO0TW0Csu<&)goVULsJme%{9&#Gsi
z_9kaJlaGp4=+@)Y)zrfH3^@7MZ;N%Fac)kb)qy3C@*hn~*s$mAZO!u~dKF>|OcWa*
zDZ5_?7v2Thaj>JE!$6P)G@-BQnklVucKu)Pe@~rW+s_Geu5-~^T`9QKxTG;T!}^u}
zq-1rIo5_nWxCz-M@ZLObJyG<#)8w9;0gQ9!9k+k>lkL0m#1kL;EBUsDmj{*k9!@Mj
z-}mgS?(-+v72EgjzjQzOTxWQ}4gK?+HNFS6AMrW;u3@^WbF6qC%lZ!M3qQW7W**-f
z;p4m6x#QMqYr(^2llT3v;}WvZo@AKnm9NzHr{~!6{N~?58HYL~zG=VwEx$nFW3YM1
z^%9wHMw|TiIAzS=|9ac>*_Qj?cBid5^;acGQ)ng6?yp+6bEA|TR|O>N>*v1nVp*VK
z+4tx1#)|S^)kYqNmi46FG~`mqO5&K5<;1b=?{kClzoxrR)xK44-)VZ_$(Qn#Zz}h`
zY88E7W@U9>(6hh&)}oJVD;0lqxZd^ntK9x3xl})kU;df@{QB$rG=BX!m9p);t&?Zf
z)#s<5x$_B`YPL-5-WAT$_a?e#R<gFx>Mgc=bQ<~0+k`Id|J0gOTxVG=KKI#y>U2%*
zKfkx0*x#+LeE*H#k&aj86|YTK%kKVPe(5D=TCd{c^)-BYw%+UAwcBGYbNKpdW}TSV
zs(#Y`_xGf@eg;wI`7a}u{&jWSyEoI?ZpIIJ>HNgQ_gt61G}Y!>`tSYaJ=)ur1*c_J
z9-KT^siekYwX*+ui^K0Gzq@I8`L0cfk=VVv^X>(<v3*?}<~7q;vnlLfme^YFLwWf>
zOm_6wdnTup$Lq}%|M~NyxU@}TY*WkcUH|%5%FfG3XcaH}u*WdVOt8&w&z{$5+u!!Q
zI<rIgmW_k>enp$V$G7s{I=k8K7rXz1n~d47?yS8k>3k?p>C$H7;(B@CvX#Y?`SdPn
z*LHlAb$GwPkcVSuqXYkU{R@&JR-Nj<YMRcq1_brS9B00JZ^7pK3D4f|W6fsX_qwh$
ziScpN{n(d=|9?F0-xw7;e~WeUF&?>!2aGm0Qe}NB^yK8^bRst`xpucZTWO-l4C8dZ
zqMdU@wZnFp{A*-pzp*);|L>}qb1qMr!x>olY-aj}j8*k<o+?7~s^3}W?RvQ^>UYGx
z8q4$c|82BF&k7%DU9}{Lvs?bsf~lrCiLu4mZ)YC5yxraK|K?-7bH$|2bL;Op0G=Qd
zIgw%{!^dtmd+nq9eC^CLecHU1COthhRnNEQ?#^QM>+$uri{1Ovetmh#!p@$&H7amr
z$dYBtie6k$+_Y&^M{lpHot@n7yIap+-~a!g^~Q}Gd!$UeUS3|l_-fY1sI@<S{FpFt
zqGL>qOlxZ^Xlm%l5tr%58Growd|uM3L}TgFr8nMwlWOK*aV(gx>OC!C`|XPvCNee^
z8_s<TTRjzYgp0nuevX+mCnsm<tuu42r*jIch3rwYl;P76^LBmFc{gu8hw;X!wHi~s
zM7UV1zr9&`<@}|k-jTaXG>dl5(F|T@ka<aENswmN)>%`gh@6{m?_XDEw>o_NvL#Et
zJ=k>TPE6X_S+3XD#cIbz>xgj|?Ud<sX}X%VHsVFy#&_M{tsnpR_!xAC$c(dTTcULB
z|9of;KF&FvUw`kU>C2=i#xHxQDjs`TZ{Fd<%8}or!-}UDMOxMTD42SERsE$56PtfO
z9-H2?PdEU&q37`W{r{qprFY*w_vz_r(0NF)>#ol2>gtk`*|V$YsTb%}I<rrHZ<CMp
zJY2ba-l|Qzw;SKul6iPj>gkFP2iZ@qdw%Xffg(e}%}uF$KA*FmekU#cY3I+c?_SRr
z2@>`H`g_j8#9-+=)59K~++VG~c&g&8RQGvDF1koNNKV;jbLX$`qS{{{e(l>WT~c>8
zQb^^@tBozv{{+?EaPjY)cf49({nCX_et!FhS1fZ^x*T)9D{j2<uJTto{Q&8cuMcnA
z@Z`Y$A1mk07B1zNIH>Jx7RD*K^6Y{OCtF@Enz6Z7Lsjg$_@rgik8HO5SiCN~IR0pE
z`eol7`$^A>=Jy_TU;p4{^sNh40f%?ntC^>)O<7#^VV6N#AJ5u6-vyVK2+gpvm~eu@
z)W5#0O{n<r{_OR?{@Pq_V_Ee5$M4Ud?wR`q#$B>`DDrkS=VFihb5Eb#x-yi>M?}u(
zRuA{1E8D;B?hBlKwqNE*RMgMH(2S>Bq~7_zcVE0J$D>H|{I#fKwKuxI2A5l!UfYqn
z_XEd@pFeZYm~4Lg@$j68$xVxA9guR~!R{<xvg~pX$AkvW-97Ks-mekTNjj(h{Cj$z
z(YNNfP$vI#e<vM0$Exnp`?vaC%c%tmj_<!^^rY3#Lp1dM`>l;xyX-Ht)poy@cX{X+
z)H>zh`SMlY?279wUoU&3R9XG>{3+Sxt;KJT*RE<gcEZ$XUF^NtQ=MbD@0K6i8E@>-
zdv@iPn`b`;o!G;*EI4&;SMt%b%7#x(bNc)qt-Jpt!G}NZ@0;qVuaZxey~+yD(@A`M
znSXNaFN^DE>zBV{)-%4jynpkrc_&L|8BCSF7t!Z+e?ujwuH#1DZ_<em?%&+?<oWaB
z7Z(;j(|%=?Y#@<wb(LsfV4#bu>(z?6SLW_2eSPff_4xNC6{)^fB`*%#Ex&*E)KqOv
zot%G_4*T})1C0hxJv1*?P)_a~Gr!G&S65ei`uLRi7xJcTzkPFKGCSzb(WSS!%iou2
zO<80mv{UB)$Hy1T-b9o?{=b}uOX<h9+ZuPa_wUKQEhRGN(hZwMi&pXKYx?@A)VF6h
zPUl_v`U>a%?DejXp6o1U2=(ANxc#o%#YW~QdH3!tlK*^6?em8Ni)*WSY^xXXtgvDa
zeRk+|`oH}B3*TN~Tsb3JiKFR)25hIU-$~oARmIaEh!vG8JY?RVTTpRw>0il1d0C$d
z#Q)EDz9G8z$(9fIyW_tE=W*)qoMQKc?a=S_N|o0|G8S<v_MVKI=6Z0a|Hq&IJLScK
zjapBxp0#t;H1D@p=T7*a{C>~l#Van`|C{;tX3FJiWmcyb3&U9%9a%D)x^DQ1*t}U@
z{wmV{{g)l{%jZ>zg}e)ypro<)yV_nhCy)Hu+dR!~|33GgpM~@H+?#PspX>I1V*h-m
z=K0Ok^zvuFYv-L$|6m^1HT_Rp#I*hoM>aBwK3<@~c!^EF@$4nO-kQ1b=Z`*aUwAtA
zwt$%Rjr8Q8DGZs-``B`g9YSBn9*kWOcvZ(eY5jf&jlGX}7Fz7%6kD6F_447%yMoaM
z_oly$b&jrOJay==-}lFyEfb#dIryv(obXh{L8H6bKuKyr#fDc`H)PyeuzD}c)1%G-
zv36XuC*FNI$K}z6Oo8Let#iU<BH5EyXZz+pnvtT?SCV6JWy)Nq>W_iji<yo(ySUjc
zs=nX1BClDY%d^cuiA|)R|5jS#!j)WakGfy1s<Qs_HPx@Z`)xJ*A>(SRoP6v3;=81-
z$MmTbW_n1xd(oGev#ROQk+kW@I9Npb`4{SlEqbBy;b`IpsnQKAq7(DVV@vOZN|n{$
zcRcXK!tsD|zyz6wTc@`M%n4ukaf*<pbCUIuT|M3{7G5_TYYxk6oZe#b;~MLnA1heC
z>qvLa@$A!MV^Emz!SLN;rZsye|E+F(6ujf}<bQmw0pSbZnrySFV-nw&F7|fOTNAIk
zX^XSmg_r5bay7QJ?_EDf{atoY^oPf>?1t5^b3LT%T#qdI7a@J^em%=8DR*&E*M(g6
z_evSQ=kA`Xk)*`&SUEk(s4MKshJAkfotSsW*>KNdW3#Pyo#Jvm<;by}#{>2r-)QJ~
zKj+Xo@pFeRq#avPe&T4<-DS&uh8{R_BkkDCqfaG%6_qnMtUlJHtKOt6_Jk{OKUa&*
zpG3t~vz?DOvN9ZUv8nkKVpmoEaovQ6RmVh+JluWvYewGpeGB%iy4mozHFwA2_fy}m
z5qhdQC-2tNt20D2_85FP&BuCi-vWh?d{11yf4=eXQt&R9Z%5h}mnR=Q_s<~e?*8|M
z?M+8ER%9Q^+Rk-z?nK4cef-DY9NfIS-8r}HY-O6;_U9jdH}yN*&FFujtPwEd`gi6#
z*Z=m%%}-9bRbpfRp!m<{C&F_57t?Z%tb4U|#vEgL28HRTK?kR=|K#Q8_ic9tXMyXK
zX5T$Wa?G69Usu-B>e?9i;^p%B$9{f(9-Gyt3fkVv7JA^xgM-aG3LY}OwtM;VWyL4Y
zZ||2#8mBFY-(P1@{!Zqx9ak$;_Vsl~nfYxV1g_hzwSWH1o-Z8F&j-wHEUXm0aZ8zV
zxgP8Oh)IWyudRuE{Jr=_jv46on%moQKmV@WmVdwR?d|QqzuGKax>Q3~_v>p*3kwUY
zO^Juuw)fxMoZf%A)-3nd6HhCbHDTIe>tbG(ey*vkv^;hCbnTR>%B#cHe!6`_=HT<Q
z?#Tj*1tM==)?BD~<;Ti5PjvCpzt0SAaj3-Cd~Cg3E2bCIapg+LwOY`XlVOa)54vu=
zjLzT7x-j5HSl_>dr>CaI?e2U2?Afo_Ju1e=!ufl@imk5b^jqE>pwZ&tB9`+0(o*hw
z_5W*iA~qaQPTZ&L-nU@K4vC*Xe=;;2{#3dmZ1*<5<1G`^k5w-=OGvmhH?Fr>xxB2B
zCEM#?YnXFFtMTzPJC5$VE&TpxKL6e+_T~2l^+&4Li}UYwZ@3s%Q~OW!+FuqM!GAVi
z*zZg`r<ZV=ZNAWhpN#VtyT-Ra?v0MMQqx{#eot=WvBj46*Q~f#k^ba-#oGfa5qk`h
zqe_3u&zNG%e`WnwgVW#4T1xV7-LVe3u*fX==)YqL%O4&1eA&n_y`<~>G3gtoLO&%R
zT12k;R;4rdVw-9E><_!G*RM&GzJ12xduhSDsfQjN_1Ld_FtPgUyfk*juGLS@dVF5l
zz{%NtuItlTUXA;A8t!On?nr+b(6RW${?~Wk`?_EIp%U^oX?^93Du1n__i6upOy-6q
zT|L5Vu*GQo%az$*Z+tmXIAzV$$L~~|H|Bj4T(RoJ>%ef{;B{RyB6`i<)P2-Br&so8
zzu8J%i(ih0w@z=Fu`SD@aL=C1Oh<8plQMG~Ud$;-%6WVz`N;V*OGCGAc#*rKeDC5P
zuD?!HEa~lN{v&?<+7X+FFBT=8kurUCYkz&>_4j);H%NSm_;|xMu6ugS(F^z5K4(v3
z^EvQD>-hig@=HW{-1bNIvwYdp_~_BHs{vDD4;|JnbC~vG_x;rgg)ZzoyzJ|KxyxD>
z9ns$SF1qvP=Jdts{>OK@)*B@pVDOn~bX57Hmk=i>=ZVv&4|fWy*BH%P{^4iMnVH7N
zvp-H+-ElNYL`0;er-73}L|lCF(xt2)KZYOK`9@7RMBTs2L@Zv*_0pP10qdFViAq@?
z5&~@Qi8}TQxCqGhww#<SyDi#OO2aINql?4i%7cR)vgYR=KUQYvX;4sNI{W&1^S)Le
zo*xe%c1T%?O!`vN5ghbjs*@_?>^T0fD}y`a3=b`TTvSj{P!Q87Z1C^_7!-7Q)^h#|
zyFTTW^V}u-x(|pSH8_@ei*52Q4zXI(H(|0YlTtcT?<!81AnjG^yZb`TL*4$OjnSqC
znO1r_A6Wz+a4(iPUvA5}_g>?!I@>d|9_aZQ3QnvMpHyXCeq`e;5rdWbhq7{5;w6|j
zuCZ=;7`f*7iA&3r7ao@m5ZU{Ban9X_ZHJRStX*7QeRcbF7N1+I_p$r39}it@Ji+Qg
zae&C@WS(5(e^tEK8<yn?cuZ30d&O(l9K2&w(#GSDRKq4SiPaug%id?eRTIebW08fr
zd$5P>2gy?+zY~qC)fPPD(q!IW;JN3>lAS!8xABy%7CW@T#ADH~CiRrSAImE|WdHE`
zyy`Ys#Z^0FWBtOnVq3!XU7h-`Gct4~&$G5{Q+=*f`sVOHueHp+?e$6G1`8`ZBx=kr
zsp~dqoZ2{pg@NUg2gj0$9Nwp#{w(m^Fq0?a#%>Yb-_s7~mF-Qm$veQ}QYQOiLu_cx
zl~hLIz!Ig8dsi)go5wxF<-0^*kLG!YS(Chbf@>6)th}q>`?l@MMt<kuO1@D0T8>)V
zVrKu6{)ZkCR#y{u2L`_0)X=G6*7`&0b~j(8N`g{XkNc~Z<BFZ<Uu@X>r+s_k#T_p<
zxdwK;v=rLNTCTM0y2l6AzU~q+U+F7L)i2cK2wz#cFVg2qi0GjU5se$3$gEgZvVw1t
z_EL+Wjx~jS>wH3YuYVG}cl%Ap11<WG6w8aax~8$ac^qD0l6=;--JtZS!ISf4B0Nm%
zI#w;|?{UAI_)KZ?pPMf|UI-tRxc~EwWZ1_^uMM-;MpVDo7ijs|`7S8jaHVd9?aQu?
z&dB7W=Z*QSEmC6p?|LPF=T86lV<)G=*MsTzCQ8IG3NtKdyj#EH5zAzAV_xlJ@7${`
zt5q*g<nOxpzEkGJCE3tFn~zy`ZT&Ip(Erd_VS}4xt60-k|L1l*_3G<}Th?`EOOoss
zEn#wL-Ry7K&0_QC=RX;nuk#m8(A=|B<H6jWv9Ut>nIW?R78^J%-K-R*<`Nbp@hGLw
zb#j<=@AduKUpp&KhMLXK*r}GV=`K4{O>y<Umy;?wujaW`{<hTU?KQadrGwksHOeLY
zh}VguA@k?gUex|LN$RWWjGX<ZWgjY?JXnp6v@W&MmGkd?(RI9PZ@2z=!`)x2yqipz
z^ZDYRnut$6+py`Iafay$#YdhKB<``^46Kc4bqG@4_2~TJx&ztlYCE5}XbHOf@ZH10
zka6Kb<MYkMK4<>PmWAmbt!ypcXs5O<ytdl+K+5H1zH=A-(6zUh7gqOEIW}wd?2ixI
z<sThrWZn?9wxg%#$d=5@2KE1H*vob0`rFO#*9aFsJJWdbNuBbMlatjIr=OlU?U}|q
zF^+w|UTH7?eP+JBe3JS(GZ9zNQ5Hvq{Wo+!1nttA)6gk>#I4g{@BZxb6>}NoQV)9@
zYufzSo{)a%AOsX<8!OmLF<;hdp4)bQ!iOytiDi2Cepr2x+UhL1Hmv*U>FJx_9e(`r
z!x`iA7P8qtK0K7LsW8Y+4smv7Hp{uuQ2qXE%%20|7fgE3&USWxGOu^}yeclC&K8N=
zn^L*O^y7GT#_)A5y0F||-sbn4%`fin-+y=?=*o}1-|ux_T^(LM<@m8)>Ghm5ay}pY
z^Za!4^c^a3Nn2h8tki0`RI>D^ZP=uqGbiRv;7Z~99rZTt&(jk+{YSmuY~g+SR`%|T
zrH4E^eg=V}Yi|4O8DFj6to|#gF8x=1g2lSi&O6NCyDtB|RZ==|wPxF?B@R<87$rB=
z9I;wix@-M!`M^~+y|r6YJ{mFlckJ(p=~g^B+2+*WstOT#ecrex_w8lHS`}v(|ES14
z5#(ZUWhw)M@9p)R-4k9+H(>kz{6FXEu6v&?o>%2sp3~-A5dTObqu1<>?fYlDHn3}i
zq;1Kvnq}qE&MhFT*W&Ud#wPRN5}r5uA&d6umK@oec7NKNNfn*P5?oyuGv-QhA5yJZ
za@>1@l=r;Ze{zb~`XBLLx9O(~x198Rwl1cwuqy`^@%u3+ZC|<a0jJFV@>SnW7C)UN
zwaZQU&}8d>c2E5L7~_vLpOu-h^XDgD-X9OY?XCDReWQTU8ppnx)ysn!C*QuOIy;b|
zVN=NKkUdYTysn)J+`IhdO2t#5f|Cp7MIS7G*&eue_TIEb6{WIVVkW|89fI1AJ8C>-
zf4iBf;o^j)|01Ndwi(`+pPswM{o^aEB;6wo_shSoZty&M%`M{z+lfnuE+jBY{dt`z
zEF|;iNv%e9#JqzVTpxGd6`XsIb<qco7g3@at2J7e&CEG9>0Z6YyQ=re{Y4Xx9Z{@)
za)a;o8a3rFxw-)-vlry0#81BQ{e1a_@@LKq{^&e=t{b>g@&RY-hUm2htEL!an(E13
zkEvm_KQp)G{#sj(!j{Li%dP)xuGd<#tnX`s{=7A<9$sRypG>2q1G1PtsfHgZ;pVpX
zx6Ry8xJ~a>c2RM$VdbZk<&RXuR*Uxb_Fl-^`rz}=j?T`VYO@NJ)6dW2-BrQK0J{FE
zu<%UjZ4=+cYuEC=ef!p6rVj@{zk5!OPKwc|uh(zfkSIF;#l-jVot?!J-&b?A{W>Fg
zqxaox_dpvtq4aYpqWTMU#Uid|1vn}G5ESIQf3$3~<gCr<l6`!7BJ=x?yu5sHcjCO}
zZ8tCM$&<~A<2qaA6ye9Wx`H!z`{89*o3=$Lbo8(sRXC-6_O$bv8HO3R_uh_Q*(P&n
zhJ*{R<fH4wEBxoVT)D7t!H=5#^V*x6n;(a@Al3D&%3K4^-!FI;xgzTZca+D4ZGGK~
zYXW5!8O@Luzf!vTV!=1ph<qKB1r;3Kk{vVV{OmYa^<`E?Q)GDKt;NMQVzUi2{1;~3
zk4WlKpP*<{$dgnouB0^c&XYrr+Z8uHzrDiR?E2!*zlG;Hv|VwGXVmHbu68!nWNy9a
ztz)_i-pYozFDX1c@xp6amklD5RlZcnO8ty-`^a)D@0*uIljjS!z(3^@QFpU<l(#un
za;f<m9@+F~L45wd1-~BLHP|9s{M%yp*2gM|5oa7)j`Ako*}wJ6{eYN1+&R<w-t7`m
zZ7_LgcBHhLZ_|~PJ8l`S&A04nGd{n2?)6ZUPxAxoUwuC!5iir<vBX+%`gf&6No<1O
z1wDcUZhwv3&-w90&@zQxe@yyUGcYJHc)B=-aPQ`BT$N@ia<snP^Xf&`*~j^vQ-0~F
zeEn<9!qdCbW}nE)=6#M&=Ls%&d2aEuHLD^UTjbUsz7WDX_fOG=%Z1X3DK?+v{<A9?
z-3`9?y!-Hky6ZJ6e6#x|{ol(J`&QLH^@aS8M5B`07qKqi6?UIBP(1yv{a*bKv9H$u
z+jq%&H!Yg;&Pb&7Lyw$?jG635X0-<OA{~*ZoOh$Q^t`bWnEBnN`9qJ~n%|tM8#|;8
z1PhtfoI-0vL|6ak+kELa)0=CXcTcPf=hOQaz${+1;jh!XCn6t?_I+0lzgwU6P1E4b
z)SC8+dp%nkIA<_0<SyU%_T*#_If336F`F8k4mQbzF-~UmFHh|W&C5SBQ~yr!$)#^i
zbgZ6#->J5h71U8K<K|s`@#p)-M@?M0OQnuHv(#g7PxHEa>SF#Mt)!wSf4whg&k>Kg
zrCT;7ca8i1`_^6BCodgdcc<#dN2!dxOWZC?s!sZKJmGlef6<EA^W5>VZr!tDj))5@
z9yu}ZVns!c)-IJv-S>W{o}MsYuFrexeo<cks@GdCfA*7;=@(yCu6XR<=8bHx`?cou
zEi|^OTbJJFap;BJ8K>zC8@|^_PkWc?5a{dfC@t52Xu-OP6*W#$Tt#)iWBymyn)*%s
zxo(CiLtji*yH|Rvk5^)RZ~40`wL*Evm2GbxwU}KJ8WHtHj_>q!r|iu40*f`|s*d*_
zS@W*`K*yEL>)Z0R{tHQ;viq#HoxjhvWz#ofzT28z?Q2fN?XdkDcjm=6n?tQB7ni-f
zJMZYMN%aelKA7+J=Q&$Vn}^szr?pFE|L^{wRu-<`{H`s1@|BL5JGbAm-nm?=m~4FL
zz!J_GQ$Dk73#oZ~d5`VW*@v!A5S-bcs2OaPqn~fzy>{yVqcfk~&A1fGxL|_pRq4r_
zo+k#K6Fzd?z46eNb=-S}40c|r68U<oXo=es&>APXeqj%}>Nkc-f-|Dl9uxMrY5eu;
z7vJq^da+%H4mp7~Uh}zT&zw1P$M<{HbIs}|F36O+y*>Z<<9_>h|GGa2?Tza%eSK}?
zJ7ob5gZz2fe1|~y2Fw5d;jS_D%xAmb-{14EO7Kp9e6#wo!lS9I*1Yp4i76g$NsQg_
zct!pkHBf)t0tD_nf4Q<I;NUEoZ^Fu(vL{ZH;H=!Ncw=RWlv&OVhTgWlo$uG}e&-Yx
zHqHC7?bj>8ezO-((~p-cVVqq2{G6j6f9=8(U%r&|$lK48h~8UeDyAD%^7g)o@8dr|
zKUch3xqL&$MWr4|<6{qJsL!tvdVOte^U+6j?H~GNtwHwyI3{O)j#`i$^v$N{Y|Vty
z`J28O|5*4U-{Rs9QMKsf*-=NPCwP3iJLC4}(vsePzH6RNzI?ty^<K`Fmm3SjZ#KA`
z;dk!e@o>hBuNucv&!vi-u2^)Qy-wJmbE?YYnM~i*o(4V5)Y1H7e9q*3+uvPQjB-bh
zH!S%$<NEWzeD81e+E_oZx468AU2F2=ntfOE96fJyE^6q!x9Z@rPx=Kb-lbp3=sL*E
zZ+Y>rf#q}0WB*@Acp5ExYS$Y&{r|yVv(!>-yXL&8J95MFs9jC*ztAaK{>}%46DwZX
zMnrtbKjI<7EAsC3KlhxKKcsTq&R>uGer27*{v(Drs@I9Cb^m8os<XM#v9$Vx@9V@Q
zyI&=p2lgt@ydI#UB)5#;|H$*%^~O!VUZ3LnQ(G$fy7IA7Ys62l_@p;CQbq6mxcAd$
z>cuxZ^k&XhI$HcaMc~`N-c41uV)<(iUwl*+k!MhJ!k_>697D|+77w<YHmp^T{%|<%
zQ}q+gQeC&0H5V6^Pv;O>`(bV8H0vj43+7mxX0Kgge~s-z__a&bHWxnr6>;ahm>Q#`
zwT;d1f^Xo8Lw(ErlRs^La_s1rz>gj;gjrn|c1fJyVawS0_XLycmbu5Ssr&EJi7OIK
zf2102`Q2Cbl$n{s^(Rrqg(s~n0}r&QFA$h0#g;0$`(vBEr<}t-xfM5F{rP3_as6o*
z#>wwCU)uQh`|^ZqzmC7@-F8{y-$t?K_%nxFqaS>`o3{1AlTAl^KHj<g{>T%4JNKNh
z<F|xnExQ;{A(bAcbMU38cf#hFopLFinmgXlp06NKskT92`sDVT-SsIw=Az<B-+!-P
zm|`BO;1C(y`6`)xqG`<*_vic~{JQu1TJrW^O^x(*J8^!V!&Uw2!mOL&Yn*g@U7v4w
z`Ze9)@#FV<P90p4*M79(aJ$U`(;{)6a26jgFRz3z4grma|9dPA@|kZZYa<q@ur;c8
zZ}s;@D^_r%6(7HU?8c1<&^^h{Z9F^8++t&8&2n#DN!)LmeQm=$W(Lrr<NAL!No#iO
zka&H4efh7db?5sRY4Aw7th>zCuxgc7&aEw+YuEOfhMqimQbR)neC3Tm%uD`@ufIm@
zEL!S*e(S$w8#V|eAMayz4ZKjLAtqv+#-s8wWwNPrsA!0L|Dk}`+PBp$>Jt?frTe?|
z%W&3JSU6k`$hpI@`A}tVm_diEz1*V|_lH}z*;XfT9kSt#*K$4d<m8bVcQaZ(9bnAp
z?poJ*F~COdP*IV9ag~V+XCK@2z-IQt0daiJp;PTImvy~+<T@j3=KR#8V?B;Hc#CVp
zwo09~|9_^UN4?2r-+^V<o#W&BKJ3}EV9tC{BPOj4sS&fS&^_RM{`OaUg%<7T(ka!_
znAah3+4Q~Z+llNBZ*-QtHP|w@Vc}brD82vkm)dLC3sds1$j#%Nebb(|scbddtY5ts
zuH?Jae79Fz`Tl<A?~|97H9zupxb2jE$XxHeE63pzlcNuaZj|`>@p!`aiQ#Qu*18AO
zKG0M7Qo-A~_rKSj_D7r(uapa};=ku>*IuK0<<r)8>ii13PCI)@f7*MvY;Kagi1__)
z89wP5(&Y`u`P)73?sQ>|Ihc3##}lbOpZO;xg2QTBk8Q43IF@mXEB15Ti&@{Dq|9Y9
zo%b;xoxb4PiJS{%-^CWh9!<+?T$RQevUT+Ys|Vai3@mQDr`kObXB6&wq`XqTSdh>6
zc0m23@{ILyZauei*|vo1w=PTMHgaFrYEmasxPQZqgB_>l9JcV&ND2}^n6#q#)u!Kz
ztPZ+On$Y=&^?#eiw8)=#Bp1DK`4aKN(rbV1*2{a?AKefsss9wu;eG1ci;Aw}?zfJp
zD|Goe9bI){)BR`dCk1Y&o21;V6}(!j;c~IBHE*87#~&wV>=DpRmSdS?p?1e3<e$Np
zs%PFJwf{_f*51>-u|iMY^;fL_qAc~@w<p>wipDmwt*RF_SZRHQY4%ONf4qE2mgTDK
zcMhIdvhBh2@A?nlsXjS$b=~(RP3lh$`e}sqyis!f#j)w~QBlLb;(b0>88;u>+oY7*
zIZY!$Xr4qwx?otw4wbkf(Pc@7^Cqx+_HZ0C`+ui6W@(YTuu7%Tlv6ijS(qDxvJWnM
z%=O0Vb{GHi(&G#ACLZ~F>|6I+g@i?h7XM`=BfCm{#ddoq-|_Hi5%Bj<)JxkM@wVc5
zd(j&^_cE(3w=-q*10TAq<T7qkf5>mVE8%e=>ou8Af6M2e^?RJMk}GrO(}3!aI$94n
zKR!BebWPqw>C^iUJSx_=7I_!ny6mk+j%CN8Y0VN7t$6FDKIwW*UH<WA<at)6xsI31
zLRN7FuGBhm?$y#C`!DXEsByOBM!!F2LG`bkKQX`Z=RXgaU~$dy#N(<}SHwR)XP&&k
z;ELemueXY7s-8v4WZq~gcl*O*Xy3Er{`;!^?Y5?;=UO$hF<IvxW_N%7=<&w(iK17f
zt-875=hw4FYwc(BE#IToeY<b*j<*(Cq2eD(>Wda1zA)vaz=xI%w`}#lSzg`3yd_I3
zE3!*5=IMij%^8`6BIYlyt`<Mmr`mmPS95>{=%kX4jqCUQTGd=}^6MPiYBBF=ItLH6
za?2(er=L60C93UE9Z*s6=ElYa95Zt6?U9Vqtxo*<<>lpxryhMOu?<=&!f*RU0JOLE
zSnZoK(EU`+&*y)?|NYY0rho&7Kg^kZ+40}M+nH}ZtmQLghl2L*l;y3;=4utZJO4HL
z&;0meiNv1&cXcl?zErOJGjV6;M=gKbuTxGxK0DKx9du{F>J?9?=|(RAT_)i<Z#EB$
zd;hOziBCSCw^!#{Z1>|q^O|>;)`9kUCKb;NT6yHS{N(55IcC!LYQM*Rd3#%Y<Hn7$
zNgFqAl(4NbDSLbCX_=naQlX<qj|QC3JM?VfL;(huPT>s;?zi_8N|{WXQ_s8F``=B+
zhR0QB%#`^~)*sXV`r2^!@6#1~zQ=D|_a-=J?Vn?h_smJ$Bw4VnlK-69`-6?U=70Fs
zVfrArPxao;i>xOmJY5_X{N}Ta+^e5zN)l)47!rbyCe@TZvwU=C-rQ{uQy!Pi$-URS
z{C9nmrX_brvP;(^gYCy(|M>HU`^b-S@%ukbr{8DU;cx!-(EWaUo~0Wf@A+MMv~EuL
zo8wEbCHH)um~8xf1J{fX8g_Cozw#M|t*~ea=l9w3tt!_{``guZPLaPQYYhL1s5E`x
z``yl|R8aqK{s&g)w_VyXqRTDg9z{2n_#4c~v4~rA=%bM6vmU==pD&+a`kegxXqkY4
z;f%KoH;#rMaeDTZb9L{xjJ@m(aWki~E^MfLlUgnP;pw!fh}<VTuRgMpy%!hOcJ{bv
z#rucrCTy4bc(8w}+|x%r$w%M55Yu)0yYavb;X553Y7W;bj{j=e)vSB{+T!eQrq&!Y
z7#!~Pd}-jC!Em5;=~ane$7_y!SNgy0`B{%-5rdbO#|w2|YN^_v4y-<~|Lpd4UDFvF
zHnl{4@tvi?x2mCYN}}%mUe)KTugK>&FFRLo^v`3fA4zhP*pJ5<FZjqFx_g%4kE1qI
zcJKRgKXc`;RQWHtDUR=#{IRR}@Z0wRx9scXnq5v=_ZvOlS_>$P|KofeSHrVaz5l_!
z_16`QZq_S(^!!<C@ccG!#J?9JQ{LV5y5k-gCGv?$&0I;q`$FoA+!sb)%zCPxh06TD
zU%%mV{`v!Xs{gmmjs9%Q^{!gvrt;qS={#zp%e1e47Znvf=-1lZSorvuqEb`NDprQ+
zda;LoeSMv1G;zPd?OV6NH;P*pvwgo`Z_mQS2)cS?_S(nBS9=estIRmZ7*lz#B%DQE
zS(({rX0ogl!<KE^9<|HYHB5adm6MZmWLxg-52y9_C*0bSdE(TmL$9u`UKlj-y>?Tt
z*HR~MZ|+5J$|5+Lbj}GJJFc8%u+wZ~?tQxz9L17liv?d@UcOLQ%jwaTl?K<YI>tx6
z`nHqV(dGQSjyLZ$R;<+3YWj6$r9uje3$J96>yM{wYqUhA>V7bWl^##Gzm?a%Zw*h|
zDK8bj*=(AQA<EzStQG#>|Nm#&X6+kas&0I#I%eV7)3WVmLKe^2T`YH(de3R#WM^k@
zmrt0!^)Yxd;=zumpt%LDxz>s0Y)3Zb^%$l;t$*01yDKud>D1osi;LdBHCT1-w}Ew9
zl-_^lUC;I&k?5Ci+wg*s@#NvqiW<#FpH8&0F)Rpv<9>IeyTnoNy5_b=mwspH{_H61
z?|8CXq4VS0*WxWpm1aKBNH#TF^zKFT0!gljJ+A9-@Xr<3yRw~0DYE?7j7^8OIw{t^
z7M${4rsLIL;e@Y;z8*`>u$DS!!@jvM=7Pesr_JXd-Fv6GY0FH3)1M?C_ol~}c$OSV
z%X2;ZFmufztB*g|GxEIqxUg$orM$`0^rpFO(H{<{oQVIhG5nG0^<zTqiuw2cJI<Q)
zy7|nXZUq}I+j;*EC4Zds`r_4}`#R1?D;ZTOJa06gU{JE^{1I;kg}>|6Cl(!#*?!b}
zol=*l+x7N)tPxVTV;#ezc_w=aZ&{@6C?Rh-S?1~&(N?V&v)AjiM3sbHkuN>tFQMn~
z&E<IVU*C(Lq}(p@6iyLX>73lTF)uh+a(`F$H|+~mnm=6oWD|a5%)GMjdCWsCpXuDW
z%M&mDJZ|`^DvN*1gOZt2-vo@dn9h3p<Mk=7V{?9`OzdW7I{W^ePix2-^<z0@QtNA@
zPie#z*_!bF`Qt78tUjux{%_3F$2#?oeRi@v-&>QnL%UkeDB|7P@c4fM^XJsf3f%L=
zt!`y}|MTxXM|QiXRjYbE<okN7=+E;r#XTS6J|6yCbdSAy&oPN?W3vb6+25y$=<l32
zx%c+RgB#l&jL$f`bPF45R?oX!$anhsqrJ-Ct^cgmihJ@UqWnU%X~pLcCL-HqkAJRq
zODaAZ&i6?5`sRIqjIU&$?ld%v?~3s33jaAL_|0)mdC}>hJ7n(HexG~zzW)9{k0yWo
z{pBU|%8*wZ?&fVzK0Qr$&2hc>eREy}%$+*5^<T>(>2M7losyLqXRhzKwC3BB$te&0
z)x>lZ%n!z#UlqFgj@0L{)L$=HT0S<1|9IzLl>BOfkUnRblnfMXS1Eqq!}Rpfuj=%a
zl<=Zpg?8nvt)QNF`dxKhUEcEhzGk|Lf?{HA?Q&HerSgj}cJxY{@3L8DZ&7>8ywvP|
z{eRoScZ=4Z{W)i;HjlJf&yL#X=jN{QP0rdX1v<#+SlYQ1Gqu8FD}$E@+$cKm_%UNb
zUcbF^jD%~?#RVTPp8Oe6`cuB=k?Qs2<+%}|dpPQEn6q`C|9f%uo;wdc{<7t0{hwrb
z&$@2O`SX&>o=I~j+o=4PoIj`T)=QZUSMv_4FQ0!*(Q@<ZPfzCj>=3fH@{E7FyZe1Y
z<i%=+2H&UgkFGYCTXsy3IlpU@f8nx9bHiz}cc+)yZOT9N)<Z$U1mu8~%RAO@_X}=%
zdQ@KExb);g`_&aYjAwl{&A1Z!s3bCD?c23C?spv0+T`I_wTI=R;30<eCns|ECS5R}
zUHLZi<vg}O>B+o{D^7lu(GN_#cU=7A^8eEg<)n%yf1GmpsniwOJjS<9cK;O0i@1Iy
z9Y3G-wbV%{boa?cLU)%fZF<DM!>@zQulCd(joG%1mAU(0hdi^IZQOk_Thg(4>9NDH
z!GiJ1eQMI|Q6+j;f-X6HmHYHuvs7Xy+oA9)vLO!H%P!uj^cIX+w)Kxu@|p+#j(0p#
zH5ZyYvDH27?Xf*y+b0@!=v;X3ts%#+Jg;h|;kvwneea}BeP~tUng5^NW>1YZi&C2N
z{JZjhEE^(!vNy|SY+|^2_3A;trNM<C9yqRv+k5Nb`YXpD2^1C<u6cd>=+UDQo6~q#
zZ#WSOn&mlbe*Zzcd|g3Sf}qBYBev(~S|0~xw5+XCr>E&2o}}s>5E}aQ@S7U{&`?nx
zxn~l#H5MQ1oJ-$G1nzlK^~OzEDtx`$?*1&znqC7vzQXdmPdD7XbgAiD?(L=tf)1Rm
z6GTNUa+bd>Gg%w?SRw9GqWo;$v(jb)tywOfo)c1xy1(4@k$C+o;OF=K<v+3`c3t`Y
zeC4WLL4S^eW`iCETQCaqK|q+#EAIt+3(PoGS%jXoYVE%IwKe`$UgJjF4ZZJI&3f8n
z=s4ql$T?d@qgt^ahcc3Sw#^Q#FS5(n{d&?jU-7v1$m45H$xi;;a@%s#M6(atA2|Dr
zc$d%rw)#P9U@4>8SJwT#^~MLvcyHg?(e^fs*Qc&PIjL#e>;>zh4@-#udMMR*GEq<G
z(smiA=$q+!{i(*<7Ylx69@}BDiG4|(#)MDmX<uDmNT1px<s4ovxplT(^54zTC+?Si
zlJ$=04~{F)Idyv8U#=q?pB&P<mFIkVWv)i#C!=%vRSfC>%k=eX|CvaAU*B-nK~L!s
zr^}097j{43oTKl@&fC>~hy8w|Mccz$%im^L@8?gwzrXSG{~6tz-}|~>T>d$5d#Rz%
z+E0AD&HjHfp2hcHq+yA3^Do=e2^p)3Zsc9uvhe4Nsw;WFcuH^Yb9;R=cEjwGN0$r6
zRw-_KFR}j9g12TS^R=4JKAFErFFnQIqsidT#hLGp9h$K!_DR$6J(7+4k8hg!X3aY%
z&E}IwtuvJ$N%m|0GyD?cm%MvoH@oT9x!1RvSWSNuv?$+<^@&t~$hO6M48Ppl@3xe4
z`s<P-5p#5Y99{EJ$Zi==qTZyqjr#@LyKdc;+PuPzyIa27_p~(cilEAWcN`iIoyj|M
zNWQg;`Nysgq1%tI4HI`v{^onRWwlKH4W_j--)xb7-d_FYN=J-{ijj4EZRtNzjW6r!
zpUX{KfAn8eT44L`*otdw1LF@h?z+lXFCJAJZ*XbF>LZ(Xw=ax}eNqxXYun=>>Ec4~
zEfyD7$E*qw4~UaXay`nkWZ5L{#o1X|3(_>*7}uFZzrC|_vV^p8T95nB8E4b3Tx0uo
z&tdh|q|eXJuKBH^qLT0?;`^MZpj+7Y)&Ab}uK3G~ixcz>xLJ>V*;~n7sByzERi$#?
zq-H2Myr1U;m+$hZcmc(Lqy+wVc9%u3t&M(u#q#IB-|yMy`-@4WC7qjN>Gz#;+lti4
zndR9N8=ErUJvzktym-QFvs@<MjCT?y83L;}n@c}^`gBEzXjO?0Lkss}1H<2i$9_!f
zTEB5?QRnT)aXFT6COzoXzZv?MIr)tI=lPF!+wd^<?<rfedBum1D_hqrI(FUpa#>AH
zmSTz6r~Jka{ewUB-Z;73kFAl;mz&k)?`Qw^QswsWI`2DvjZRYC53j!Xa`VXB^jT$#
zr!8HV68%(Y(GJfwDy+4S@{|3qaklolW?XHFTmJW-)2A96h9mB5^=F?qUOZ#!D!yv#
zkEHJE&x=ZR-L|awtIigCF{5FTLB)6P%F8G3D_>u~bo=z|i*fI6%+T=_P=0Lo>}zIy
z;Kr#t^YmBNn^Z6zPrLJCPJzpk39Nlz&#Jiv_9h5k?)~{aIQI0L0(lOfw@+R>$~?XG
zb-jkl`kl-8KJNW^{p*aaVIk9B=LKaR?aP=wbG=}p%aYTNKm4d!@=f|l_mmi=ebM~S
zVk+L*s<&v}R6d?`==T4Vp6hch*?!&>W;}Dk-b5nTPB>~$=!$jg+yVn99*);`+;Bj;
zjYpEH%TdL9@x_F{zrJp`9lJi)NP;ILk8ke%fNjtH!(AfRIbAk+_4;+~#7Xgi8X^WK
zpPnn<!&v9Sa;Vy(?s?P{FAaXVlH3Ubq7@5ToK()uV4Sz&vGLlwIc}G4ZQa0r@Chr!
zq0gTVOt!e!opo+bW8}huDx2J`i*ogEvP526KmYpA!ar?i6B=$FzrPn;okN<epjNA}
z&#Xxa%O4oO2}@gg|HF|&#xqB1eWKD#Q_TX~69i_~=_mU{?qo@ucHOCIo8-bBKg6ef
zKAW;_Px<5(XLfdY6qb}<I&s}mH~#hHVuQqsp@-J+%~|1=-ttze&qGH3fX|)dYf|+B
zgj*_~+tn%81o9k;l+vEf70-MpX4+NFZ;rQ5tZ_J7cDG$gt<=ybmp86AF+<1w@4TgJ
z>dUk%FYW$#K<nD$km>!UH|%#E=Qtud!T#~GZEP`ro_J3A|AB9cIRC*5A*{ixWnOIx
zUJ>`-@ZA5$jv1#;E{aan-030tdqep9W_!<lZ|z*ZOZfFjM!zcfIQgf>-*2H?=G|p=
zPPX(p<(8p!-g)2WdW-!p7*A}kXTDIDaq9enthf7_=F}E!l-#QE^O<TyX*k!s95&un
z*Zwf4|109xs{h0AwR)P<zT}glAE*DH&AoY2%n^a`2Y>%g++<O~x~tMy=I$ki1zG;?
z2Pd79O<|n8E;#6*IBVT2pSmfPiYn{acdk&WY*_r`*4B@GE!Pftg@jowDn8t4_;cfh
zQ&&?p7MzYKGOk;2ufF$A!>YCm!Ul{DX>Cc{b_i&s?OmL&vm~kLVsQ7Zp7q;X=PeHQ
z-ON~;XBQmnfBuKyi3v}Ilgn<k@%!67EE25Ru<>G;$qTK{jTU0=zW$O^&4fixxY~-Y
z`h4T?rGNuR>bc|7YxZwmRAu}xzLYJeEX^>6`Sj+w+E=nq2L|7^yt6wg`Q)QyF7d8F
zh6g`BK0fkxZ}s<Y7Rw#Dt8(t_5M*Qioqy%c&CQAe7F_2oAMgA9F1h!zNv~=43|3dm
zbrXcki+3OAe<O8+%@|U<^6~L0*hRHiY|K7yJ9p|u*2IH;3xhXQea%|_+oF1#vSH2*
zgA}X6S$8)kvxlsDVA7^N)ob~or3;xR2bX$xe@=I8b!t52b^NELTz~sK+v=(*{-vd+
zulB46-ep@WwuEU@N7e3?lJRqYFFu~kKFdn?^KXIY?N$qKUrIANc5O;cOWEXV-mbUH
z($;AH?D$!ucSS-b_Xf+Yqqo|Mu38?8=&|TDG}HMicdU5xLKCxxMbee;@+w}5TuYu?
zxbWQHv?C4|)+FWq>h9%uH_P8^jRbSi$=54Pcy*#;Id|J`nWZ~5iu={+J+rmHi!`?M
z&++Vgt#QoEc-Hwck(mim-sw@@-_>75*_xC-*_q}jAs-momwn+R^UUiPU-xg_6>ayl
zeAgYvxZ*tBYX`2##Uv^_YyY%X*f>A?P~D~y&BE%Gw*T)}KXpy{ynHtA!YMKBj0{uT
zzq1$!f8VfajpEU?a^3{Bf2k*u{groyGbaBz^lK{PnPc`RO5L`*7+5ed_a9F-ZN0HE
zxjp#d#em~UiT`@foIA&tpw_r>>(;Bv3tKm=(Fw3Q9_8`%<m3fw=iYu}QFn-?<B=@u
zx2SD7jjA1sM1<OQYM;HiS+9SgzJ7b?;|l%5CT8u=Sw3$*bnxK8!p(;`XMon=6%-U~
zNHV@_)9NZ#%bTpT?e*o3Q#<S%Ztmbbxb?A?i2je>`tXGnPGJvQzP(y1*SmV!|1%nK
ziUR6RLT7C@zSpvGw3zg(?!kt;d4Y=`@@#hAxqd;WwvOAUMf%4@b*!GTZCzsb-dW1t
zsNv=g_OoTY!Ta{M9Tq;`yy!%4d|IyM7u|U~H*SvIFL+YeR?0Xcg2#8k+qugdHB)(R
zx}IAVzWB##@dc|jlWeZ733~9!T;EY$U3`aX?=04N4R4l+`uv#0vBXzl_u`pRPj`H|
z`F`Qrw6eO*(Yh;c|KruG|19LSznXW8u8DX=kM7nLcfZU$Jm2;7o4BW+ZmcbuQukfz
z%h#nEf1WSS`1LgX(ery(wA{}=JKveyva}+eBO&kmzpWKa{wJKTYxcQ@mudIzVwUaB
zllIr@JZknRLvgW2t9|Cq6ERnOwC*kZA)>T<LU-*NH)#=Zr_(RDynnyR;UfnVgGs<P
zyDzai9w~R`HQcZ%ax8h-#;{jSDkFI3J1HR#6&@!CvFs1pOvk?@>P6it2w|M8`lTy-
zij{UqoXzrnuh|DBtQn%WXD~q50tD?B{Hk-PdSOSe+Wqv;e?QEz(Wqof&ME)OuP1&f
z-oJSrlXw(gWy!gK<=H;<kIEK@wzI|V3{Q@JqqZf>>G;J?-iaMG>)&R5y!Z3-^Um9!
zKYz9r`oqxht!&fjh5K)8>D+shdB>w|Z#nsGJ~UjeHOs&E=HiX*Tr*DwdHggl|5#QP
zl5v;67@Az}aP_>9?w#<O?W^J4VCUkyic<_Ecy4TN-y3LTY%J{D##30G)3s<0*Zdhi
zYH#lBy!>`!ZDWw+oUMZX0$e9QXM~B*o<8H5Ue(uEPXq0|mI`T2e(p3o=kxq%t$l6x
zZdJ}}%+)bv+c)ojkHFCd)o&7#df0kn<*xmDvnuYCMgA@2GL1v6fpWdxhf=N@AIq5V
z{L!K#A3ONHm5+5r^;_7gU$(Ohyl0uXJ<BP0L!44dp5+F%NSTz9_Ywgqe+%cVy|7@*
zyq}*1eWIowENnWz%a~JX=Hov_U+<+|F#i)D_D<#crqbE-xY*8?@4r+uv2vaNw1+#=
z<ffk0d2yjaYfIhw!;@8yNU<|$#ERD>E?#E*WNWJ&e@cUXTE6G0*%R9w&zCA6Q!)Iv
zKJwC*mS<MG)_3~7KO~_YvtLMkdY$BfoS62&nASxTOly1`ia(kko>$Xo7`7|jo5A=a
ze^mC1tKkI<k&%%TJXDU%2wUwMC|LY9GrckQueH6s{NXlU?gX=c?#nM9e06Y-b41v*
z$8NLQzCCh%KbcEuQxlWRmzR$>#Fjo{DLH!3blTJ<)?NQ1Z{1ETyZC{P!Qt|S=~hy)
zoGC^ei)z06oMnu#x>zH}&d%<hj#z%1aP-+y?L3Wzxwp<rEY`5Q)V|i?*@>?cTrB;P
zSfm*bH(4@7^zt&EX^|~V@&CZ`q}9ILk<a<HVgIqM(WMv6@{)VJlke(h?V9-GU44_m
znZiXLfqOW_oD=3;e|zoR!$TrETh5-jZs0G`xyJDK1gjU)97`82*V0MZ*{17u-^{H2
zC|^p?%BS{+FE<7H{$+Dh6x+DQ`iGs4-Y4@i@8>(OEz#WB@y1P0Z1vqQl09e7&3&G$
zW~&wUPt;_gXOM(o^Nz-a>JF0)e&lg1VQE*n)wd}%|L~fkT&DehF9}9$Y0SM)!X6yW
z{OY?->5t8?Y9?>q^~Qwj|4$8{+&A})Uv0X4<n1AjXUFQoH%gYq^*`jCnJlExS*lZ#
zX>*fp@~+3_lDW$R_s%|P+4b}H?RbeuuB(S09pSsZgfr=bB#Tl{ZrX)y7cxaSx`h}1
zciLp&_jO*{ifrf26&ECx?<-h)&I*~<AU63W@4|4NLyH^sm~1-Ww_9(Aubd6ni|Ni~
zkC_|JsyhXrxtzCr;rB<Dd*csf9J_Jtl&W06w9X@mcbjkX?5p)#=AfvbCXoDR!k_g1
z<8~VHrzMiJq&Q03mijpQiQGK;(&MmOMC2^}n4<|VWzMSk<ei>4@yvbu>x%<45)>@X
zce*G&dGe%U%H%lt9rvSWpKSvjgZXaqq)AN^m2HJp&YnGcw1JU1;=5(Zi+}^J(N@BH
zi)V8G$QM&$c`IOiM<15u3x2e(%lwnD{6V>pQj_ubyEAWW&!2xe{Q|pO1%pWN@twkR
zIA<^%xVARhR_b=N$N5hSxh~&vozm@VU}~D8yim@zs$xpN-}>g>Z#nN~xPQE8{m|^#
zk87v?SDEB(ND#Wl&|oHio%88Y9+rNk`ts?T{)+>{UtZkNyUS~e=E>I+Y`XgM49{%k
zeK$$w+?zG)E?gJdp1%1?d+5p;XHC|<U94tay{Y##msN5`SIX0+hUb-6Zn<~<XO;8+
zJLk6FV`gAWF6b%$v~2SJ_*LJnxZ1D3$!(jP;3Y6q(e>1Wi22W-@hqP7bF-M(^9Xr?
ziH|Y_ibQLRGdiPqeh1rCuq;%#<@flJ(etg2|CXi6M@Ga=6KmuAFUip5zi+vA#DwOR
z+HHnh_gI_`99hGA_I+slWZNPgiK}xmq-MwcwcWSB-sVYqKf9Ts*cIMV(0aj+jq8%t
zl(cleymHvP@c5FM4?dp!9;5qodSXcVyRSOQ6Ijn$oJg7IqFuLi!-fl~k9z}_ty<Of
zwbW;hg<!w!H;GG}NkVf4XP<Og!&=s6VR|)j_R_7QWs5J0XR@*e1_?bn)?a=j&wTd6
zJNxZ9B>%D<ee5V9{(QsTJ2zf@i+HA1l)G9(@!;Ey7Bd$5F8o?^0MrIBelXKknjH*|
z>oPx0Omxsl%CTo|{-km!Vpd<u%I^--tXOwFtIb#)!P8r#n|!!Vfzy9avtgQPOJDF_
zi%B<KkFT)d&7ZT4=hWp6pZTtK>!)}BZ`u%Yq_qBK;_kC|+O}=_Utzk<`ogyd7TG0Y
zTfRysnwmK(cq$#!?CPKK=D6V8uN+&x&b|=#Pj!p0wICN?e&e3Dx$*7u61TrfxFllS
zVG}6e{<Ur2(+$TTvkToyV-gU2V-lmZ?EBjzZ<mExiX1oJWz!cI*R<_(wP3ixIYqJC
z=_Vq_W8}33j_}X(xwFn<BkQfK=SP!dt~*xmJMn`1qu?#EIn|!W7OlSfWYMfsbA3<j
z*FT(Cy*)GY#=Z|F4z3P2y4JA-9d}|&wD|l*?smk%2jBL8RTS%EJfL6ydQP9*&+n-V
zPVaC@dUIuYs=-R8@AU~ATjK%`%Km*MAnaJyq_dVkZ?d~v6U!!pwnqwEB|lxe5Ibed
zEt~2*fsd*u(gdb1$h6kmBJ)XYZNp@-i@cmHf?f<6UpIOr>@k^pkvAkeY>{L1!;d#q
zPfhMIR1=&K(8|<$+c@p<QpfuOkHdCLp6>qlY;tkriwk?**0-N5v@|ytSDMI?X8ilB
z&g7E`8zTh7o<*d{3Ln-nbH9A%yI!}r{;}`(>(5uk#V-t6dEwTrQ@hT8d3pI@y2iDV
z)|tlXkG^C+OOIWBwQH_*dD6ExH|6FxyHr<OKRZ9aznPu?P|`*PEiJB>FJB6D{)x|d
z%VpwQ7PNcfmLIeCZ=A9yBW1Z)U`**}j?#9kpp{ovzn-<YIKgao;v=q~7I{K0N`gm{
z+%HD-&F0>Hmv3&L@Ei^i&x;4+XMZ*~n#k6W{oUsM{{MD<^K3X*o0??lf2p#4_3G7v
zt673_a($7T(;gn?w`b{p9{tch{D^bfnHdj1{%B_7bxKQ9Tin3L06G}Q^qu~iFzt^w
z?*wlYtG{&bUf+`^DeZ56{``4kclr9uk7w37-+ZQf!(jH=4_{7N1yAE&>EPC5`a0W2
z>>-C3YiF`#@>)Bwf_FlmVp;4BLQgf<AJYq*mn5Qfvh!8<=Cjp%r2cF9BwYyG&AN5g
z=_3(gDfy4ermkdFn_aB9NQ}*RiG-)nq9dFEGi`*=ZMe~-oOQ5G$EV@rU)kC384jdu
zTpT5MXW8+2GtWHIdamUh&U0I&WvlJH2B+&Q`_8UrsMNi?WYdCw5!#pBk69o2l(uBy
z!;0DGi&L7<^0>VC7FG4)%1hNRorfCIPq-<lW<Sl)<k}Y)3|hV{-P7SwIH&rZwZ1fG
z?V^ITLd#j_S2Dy@`m%m5o?tfT&)q`Nz$FYK{Y-D&A2P32{IW0nucJ$n(XRWI{Ce+i
z9N6K1bm83<Gi*d8ncI^;EatxWdEQNd4kml`q)RIb6aRX>`TgAbf{FFL>mOQ`dj5aD
z&pdDXenIyW6K?D^m+C%e$(AYQJDuxds>Wu8_!YuV|GZ?bPxKO4yTi+1-t@nX7c-75
z^`3rVwRrK{lIeP}2Ko1FPCPA|V^b+4t{1~Gvr=mNM}z!*S1vZ3x^wAKu9;)A5XS_I
zS}Tpl$A9JgRhrh+*RSxO!{L;+|Cxf~`s>jWSsphwY?=6eXJw0(5a0QY)+_IWHwhKU
z`yFV345K}sw&>-b)hBk<vO8=Py&u5gzlZr@XZeAw74FeTlQgvVwOxI&@6k$q0WV|0
zxnDI5)3(1#$l$*B<Ww)mk-qM!;fAX?Ccn!|$Vs=0)A;I_X}j(=_k)kJ>V;9>|9E$s
zmWXf4H+^HqJWGFH@0G^*P4C<TnND0<<~+?zR_$!+mZ`OU-(I~>*v^t}7%pW$De%CN
zC7R!UmUlaxS+gQ1WbXH@oaEn@Y>bmvUr&54VDQrCL=jiV?dWrFN}^r&K7A6lsKL{v
zY`^yY?l_LvA3}j8N{23g>e#p}zK*ZJY&+XTp83YHxz9zWET|CKWymoj<ek#$i{Woo
z@~5kHO|;XJ+xnaN`I)0(Gn`lDKI5LrJ@4(b3p>^^f(oTC)lF~e!uRf$H2v*#{clg_
z2Nlj^wJ!VWc-E%P`LjdifMly!Z1B<_kM~CQd=yqasJrEKM|$3yeF3$_W+tkhn-v~R
zWKCUl)%8MT2;;dE)^e|YvL(NX*_=N&WRc66^SeY>eO|Cvz;{hf`aXC6307U%twKq4
z5=yRx9@9(R`*$Qt%(dgTy!cn*`~Np*KCcLh=SgTgxO_!NjlHT+XTfpV@`T^t-u4_1
z5^3FjzfOAM#FXy=m&(i@PFg)>`t-#YnZxDl3%}njuP*(w#B=h8W722tvonA$qMy$-
zBP2Y0ar*grvU83^M@I(+KHNED;`*1j%U5{+c5VH=&CxKVvs2~&zrr8$<m>+kdU~dO
zOzfM@zc;Rbrg8eAgo1lFjvo|UW%K!rv7NZpV~*I2S)dcPVuV5;eCR7Ed~wG67q?<6
zQ@=RhZtmV`-D0{;M}?x2E{A7kXCHQ#uWgxM_ltAs(xrBysWF?=c(ZNn?Btr+C$qB0
zG%nKcnPtM+Ev}z-=Xj1;^7VDGa`O)dD=8^WnErgnHP_1}Cpu?{h>9xO+uu+8J-7T`
z=h1HQ&ATGLzq>2lZ~xE2P;K(WR+m4Xv(`u_uUYZcgTeTtoS{9>=1*}cJ@dnVRQ#K~
z^xE>K)PI*mZ}j<px%fw&l}mWDobs`An%@l1)gJda!Sr<<SITyYCp{Y_JSQDzQd`&-
zapG__|8u2TjvSACcCuYlDAVzFu{q*CseXTmmG-MBtM!Zb*q_*8+n8aoaNWhlZ;f`k
zt;<Rm4m_~r_nDG6^=mIYx7>6v&Bp1YOnvfCrDs3=cbl46z5S^qr&epsVbhrWuS~o5
z@cTBmyKPr94qtRVD)B%6)31tC6C#%IbbigqsqdP8C#$FS>3WU(+hxOycYi2&yHa_D
zZ7Iv``?Z|R@-;%ua+O>YHB%mQ_y<lAdH9?C-J1=)+iot%T;(2JYWc>8_lHQUX7@gq
zBL8Qm$ItnA&1Xzu6lTz>bT{PezQ~X}x%i>grC$lvxuPwJeMzj>h38FRnK&hqrRVW8
z1--sVk5%jXbWU8Cyt%tv|I?>W3L=}<b1qxDR8d!#S6I#Gz{|_a3m+ZfToE#Nby(Z;
zgL{~cJ{Dv(eKWVBwq0GQ@widHsBxA^$#lJg%Xs@vvQFN?@wU;jVeUf-JN1M|(J?Ew
zLrNchc<H13#8Y|?OJ?)*9ee6OA1z;?Q8gX3@UQXFrD~5CKeu@&a~=wsc;mIc$BU0v
zS4y)lM19Jah`2McwpYW3eWvpD#^dV#D%sN859M7JPCnS6pHy~nqtxE$8QW)_=sn7y
zFrgw&<h=M%CA0Fz!)3dD`?qcKx0Rdz*nHD_ix=1al^%cQ6uP+yyn63L%f*gUa~@xc
zNQx|9^5wsTXYIePZ?BeS=>C*Q%Uv1$v%)#zj6w=eJa2<d;+l28Pd<PCq<e;V^IErO
zuTO~HI1<Jp<esj__kKY|jZ4Zz*5r`s{X1>v?fSx!v71+9{o>a>3O;O^UVLA^rpi5i
znVk|@+o8p)ma1H0x-f7?p|N6DkNdGH%R3E^ZtP_|cg%cAZ-?@(e-WTL|6EnM#p^CE
zUhC3)!{&I?tvxR@8AS~y9x>2g6Zxg@oI{v$@y87oRwh!WhbODd`1Cg*>EevDDaX&H
z`?D)*zh6)xvaH6w<wqoQ!`^x;cIVe?m!I+vbSMjwcqccf;dh>QlZS&Im&uHr8@1DF
zY}vY&NTjK2y8b@<Qf2-Lr9U@vR;1d79S}}*d1bQwTzSMkF|%9W`%G=R`rE7bb$*PM
zQ#+P<!9wNx+7~l>p2|hPd}_Px-m1ontD0RNM97FK_Ox~AH{KMhV!dYXvo7hcPi+6m
zWyg;%7fVY2`n~R))|UyVpJwFbs8~tbf4@^~QTT}E7Dt|?(nOB@Js;WJ`sL1AeCzFX
zSl2PVMJj2dMDnqok6Atc{{B|h)#WX+EIxdqjaRznmWo;8p%%VJs&gd+Gw$g9l3n@Z
znm`t(*~gC`J-ob}N=r>ex@Ir->~5ZU;)KVOr%w}aY)HJZyF7ox<%bVG%=q~DxbxzR
z4?aCTebBE}nL$KE1hlwjPJ<_dz$febpF4L4i11EqXu4Qayyx1iSyDEiPAG#G+WH@}
zuKJ=OC3Qpkt(xB)4!im1cl8_3;hfQ;v`{Un=+za?Gjl92CswDWsXaS8yM6usf3qs?
zG%zx6$hfF<?3sa@V_5wmv+$)CHlMF|>lVIf-dHL3%<W5<sh^n<_vI?*77e!bys>Rp
zI@TSj*t(13YS#UAGdG>B-!^;JUa9DlL9c}$yRJR|mB)8xPl@DBh2;3RTE`wAVo6yj
z+kAB^oB6iChgci;v(@;9>|j{@`^ck<g_<7S$zrYdD{OWYGk9K9TExl1pb?U`j{Pm$
zuJbC~A_kIm3=UV<sr6JXpMLn;j66Z`67IwYv+7hgzFW7{I&XKEhLOpwjCViw*Lg_#
z{FAf$80hJ6KR$iVuPq{yiyvLAomTB6zNPnAXTO)hlc(?a47XLW^L_U`^}c!cy}uH(
z<7!VW{adPg*5bp-`vosPyPlYDA$xdU4dcva_g^aFi``ngn%{MDx-Csj`t*CgV*VeI
z`A-D8Jd$U&KHk#Rw{_+x<KrLR>TD{UXKW|$zRq&byqodsoYq&r`<zkJcaHh;=9zc%
z+RZ!;@%>w{b*t!X^Za95GB3weJ>%o%K73-LvSHE@j+lKllE?dGokK&X{ukyIvN7E0
z))naUO07X%Ou6h!hK5-_->ILPj6dThZ!^3<-^kJUkG<hsNW(}u<U!p^(Dnxl3yVC<
zS^EE28TdJE?=wtZaiBNAMsSglyi3Tl<_l(TT^{e8o)8rKp)yazpJ$&1-=r0F9X_+W
zR-9=+plo6o+vt{^nZcQ}fm8j)-jdI0*7J^kk72bj`>y$c!<AF&r_~Lsnan@eHvRdr
zctNK0qTM!6J{j6H@@(A6EjatLNXXXJ7fSw#M)2$l=YRfj>4R=z0Wo8NiISTIX4-L!
zxYoVdbo)y{*e<<uPqf}#UwCWv#<yXcZgVlXEmY+@FX(opL0@gpdK2EgcWM>ob{}O)
zE;c<hsaPgy(vO}Af(D%4s=F6wuCD#R`?TAo4#|#l<!86X2t1tG?PDN#DoHThKyKw@
z`PP7EFScAL%QL^#-Or|I{QjkxZtsr0Y3rHHgo{6VU+q)d)Nt~Q$(w(NBNZHu<_d{j
z6b#<I*n4^8;Wu|QJHO41Ubg(hQ5&ECg%*o19Dn$|>q69-Kfi@m-T9WMpK{kzZ_V0!
zmwOK7uV$JZ(D3v7pLZMXJ!nxC`!qp9)oI6(%F74KcfVekswu(45@c9BFUz^0__KJB
z;^x;YkG;`YaN%J@BTqhGy51Kx!_wR(r(5rx>kv4qplZXu_p$rKcW)|BbiF#e<9*`K
zD3jOO5|8HzXr`5^UW(qk`#2lJTvt~S14af;dm9y2pO}Mww>Rwn=KkmVA?b`Op={Q3
z7i>&C%ywqJ{r$x1pdg`rf4@c7d^{>{QSm`xOO!5XrGC~G4Vyn74xcz#xF>)Ayp9fz
z`lT`kZ9I~XzP?_d!S(of|MBwswa0gWj?SEAnr%@1Eoc2X)|f(deND}eRdWIk%FI&x
zVD~&NQ;WBB&3>`-SFc_zbYj@fuyW<f6Q@r*7jG^<+an`$aM{kCk`pIRw5b1Avmy8)
z2gBa#?{1}~r5i5qP~C9D$$iej_zNbio4-EWb^gwdi{*=+$=80Fc)3>1ch-}ymB)Ie
z*&7`S-o|a&Ea0W2#?B|>P+e`kXz^m%ByKSs2QM$Kuyrw=mo5cyurQ^hrzc-q6FI}G
zREtHY*XZDk?FmAQ85nw(&i#7h%?i7`v-M#s^?&&sXz}M1Q0#J?eqx@)loIuKr{*2k
zdb9Byf2mUrlbV%&HcyF8sku+_qIU|9yg&SIsuxV=a+WO%)larDi}A>Nwq=Kf{Asg%
z?NkZtD?8qAOX<;mVe$X$;)WR<ib9L#tTz_B{&K_jm;%<<H?LKjw4M9<`$4(Jg4bI@
zl2&AiZ*K5B{LySih*-yBnd=)rr!8R(NoYQM;P8qPlj#Q8Gwhjjjwv-RdOpX8r)HW?
z#MQWkhac{b;VE$QThOT6KcC^~;tA%HW2P4>FDv6V`~S{D$4WZzz>zC;uV*&>nC-}~
z-*7kU;I{I(lAVTk^R_O^_$(!o8`rGooPYR8xgBWnXx+Ij$~6l)l*RV6T&ZhjuDa)-
z+*z{c{l2cF1;riDi(B}Z8X0WlBA?vPcr(Y8BWI3vIbV&P{A6|iw3@r-PJtqyK7XD#
ze}4b2T~;~w_sN!)?pv?RZ&qgf^ZPV)u77_gtY5G;jNP%n!>)FLUA35+n6XHGV)~9_
z8vOT)-56&%#2uewqyidQYG*HCQUlLf%gAh3IV*m@ZQ)y%N!<Tf1)H-ug#|s!mCFBU
znuzY}x+e6z)!e5=y~lC=&3W1<w6*`U*PeFl@Bhv&(%sN__uX9;&a<07_<yw7+Pzd@
z?pN!iC3}Cd^B;fm!Q3Rb_0JFG3)*}N8^2cz?09_2`J=#8OZH7yG$+iT!Crb-s{eDx
z$;gHob6Dl%*YEhDr?X3|zdyan)1zhC+69^KyNoktH(GjBKA&*xAxFHF>z%x-s}qc?
zuJPpLOciGJVYzfcbAizDB?8-}XRTtI<zC^&-;(}?<AvqlPMy{KlickY8cnz!?Fi{e
zp2XO-Ct&%W3W2Am@ADS4?NiQY+Zmu%8NefFYdG(tMJ7|_LUkkOt|<pMW>}oNcjvvf
zhmux!;B_l8ZHcI}8(yptXtVbF+_|{5!(*buZGk1O>0CR0?{A)1Cw<d#S(U$WpPm+9
zLD0R+?>lpN{u}@N4LSg5nR_3*&j+=L65p>eJKmJclsf%w)9&?bOdBWcbUcu;&vNcQ
zmp=x_W}K9=IvNmvr}EU}<ga18cJ`l}_&4utn(=h+=hht^GoMyQKKS@K@59QgF~>F@
zTN@xHJ@<W$@aC+mT4&~3i$8qW$1AyV<;sfpd%rU<q-~Z|GVcm~^X=UK*sJT~?dSIx
zm%Io7ol)bZJWrp+2eg>wtHi>VV+E7%Z~4<T$@NQrbMs;AjCBbU7f)V%F+(EO!!pk=
zPc8jsfLl5jZz5ZLQY%Z@@3UX6S6qJ`7#-c+)5Ej=xK-t+C6{Z}{N}v)S_$e@&6`&j
zyj$hBbo0T6r>CbUKRncW<j0kj!G@);u4I1}SZCIF)22Y=o0#Ezoh5t>ZmabgW*R7q
zp4f1?+iKyWYsxobes1MA-qqBy^jdrFyGx=sp82!dyr2E_*|!SWl{}^K+TG#@v(oc=
zrgNNdvQFE5a%u5q&bb>nU$qEv1}aT&@$$&vG263ujm*J+mLi-p_D|<Ae_7SPd<kD~
zvrg}xdxnqB&T}d3T>XLN$?x5JBr`4k<W2PdRNQ(aPbVp~w9nLcmesSb>vz06xYy4(
z&;P*P|Ek=kH_nvh%qSKSt9>z3Z^qWJHFN)RSJ_W$eYpOa^0bGwTcR^#{;lMz{#PJ&
zi%q%e+)0&p-~YdvTV4?o`s?`q?|%9-&-kQWl3v2Vxv>47wbEXV4yH%^6GOxA#@^nw
zrnLKA)P>TcTwIHSbT~S`#5u7DSuOc)cT(kY`n&i1Vyb8MmU|gZo>^dj{_y7)mFH{E
zpPXX-eBS4M_qXrd^I7!*I}`JCyRH*o>~4H~?jBhAagO_SvAH%q{qN;k0{zz=I&ptL
z!=bZZ<D)l5>)zP;>idnqw~QqU{vVe3eI{GL>$YB*SjGp{GtbZQX_rqscyZr`PQNJY
zm(Sl$kFRqK4HaGHH@9nr#xIKywWQ?aj}MypADx(}d}Duo{c@}S3*MAjoJmtx<dHjV
zt2txC%dabLZQ%^;7PIW!)Z#m%;Zy1BKY9las^}e>TqRe0yrlQ;i#`8R|LA^nxYEwI
zYVti}aHFTDyM7*g3n-I7?a}@n`?O`B-t0e+rSb7aRFjCprtkX&FTS2{H%r#KZP()!
zHs3?qd(O5sFU{gz-`oCK#k*9<tWel&$*e?yQ<LZ1%6%raCFJe5Q|j&iGc<lkTrXR;
z;Mbq{gz`Yce`OwZ9FN*+ctfYR*O*wBNqO&cyc_yU%OUsZxd6s_3O^Jgnzr3(OyPLI
z$k6V4U+uokIgXSs-)(oF{LNs!d!n7iZ2iUJ-Y+?R1pT_tz58H&XtkBHQ>e<7y~iCV
z8Zju9nyjtp+_{gbGJapn>iKre?N|36*yEtQr(fvQx-X18n>-Aaey^7JulZ;ufBOuV
zz#7Ld3eU94zg~awe(NrqXTP0X>O*Hgf1<ni|GjQQft5=ywd8jDHEm+Qo|u0rHgLud
zyV|9SryLV+|5d*jb57|;X?wBSdd~ATWun^{D(<h<5iLr6bZ%$vIk6SGiILA)xx?Be
z>+K8WvwGgf^De)6=+Bzla*Z#7>^^^9H`CX};DBeql7}}N=Rf|u`;)=a)0_I{`L$oX
zaie2;eBI5|2I09Co}QkZUEST8zh|F4xHE3|)arLTm&g7A9YmBm|IVE|Ws<Lde0==&
zk$Ql}%6ESn-9%g!_L~?8T?NOeg@wgCkyX;x&+naD`$BiF{zN{8vUhiGrpfE->h_%9
zWFDv?av|eI>w4SN2L~G8K6>u=?DKj1<2#GrbgotLywo*a#=5L$TfO_6=m^;}=XYFE
z5S*N__*6j4{<(YjMXvs9;yJ6c(Jr_4?Gl}hcGJw>)qd-r(ZG6l{^G5%**{osf4;UM
z?);YYbH$r0xIH(iwCvJs5?b>jDyQPp;nNzc-u?KSE#2MJ6>>!M(axz?W}ZpEH_L?e
zb);3SAuj{R`?W1bC+*XHgnBtvrTp3`6UHvZJ?A@v^g3g13AeHbmQ@k_tZDVuA~u45
zcUAtsY`NmZC;vv#^$Qw4zvlW__)Bli={wD}^)~JC|B7X&@6%$btu2AA1vq%q^yiJw
zM<V~27h2av6g;|~r0vrhBgMUQZ*;t%eSwACy|3KQ_H1WNj19KkbuDpw^8fw+y562&
z`=y#`|Jj^Fo&EO@9xvx_+PCX5_u?()&(xm%FyFVMn1i!`g)fKI&_;8OV9u1OQ$fS<
zN0#}{4v3C^eQ_&`W5SUR!5N0hY>Ov2Z%8t?;NH!tY@?wdwIHC(de#2leA8ZKnOvIl
zv|CA8@RDC^sLjDdv&&s|99yIMYdIy>ZQO3Lez8W|Ux}axaUYl5W=+U@w87x`oWcSS
zFgUoU`V?qIFKAAR-NABA#))|5*n{dEoijO0KfPDD+*kCw%6Gf{!6nx1#~$g|TAaRS
z68_fh<i?$hnqmptO$=^%INqN0_~yEFp`3zNqeQ{nYVWUh0aMOu&zJdkG%?%l?9%H2
z<zIDM)b6mCUh?Xg`Yz8zsN>cD_!&~g32W@1Uaq|7<$Q4YiW6}UH=mzzcoDP9!!2fV
z_AJ}XLORlgg*I(gDJ`mC*IZ&hC8v7>%jK<0P85gc$2)#{X@20X*t%C;{tIPRSnXo%
zo$k+I$5Hb|{BDhk$s{XnHum}1^OuC1aZGZ!qw&mn)vBCdTf>gNtjegqxPGe8aaV=+
z?*G|KdFr-Vv)TH_FFl>M>G5sL;}?P?WA4A+F)`}Qk2H?t){V{QpDrpWpE^HXR3;*q
zuV&wRrtI?R2c;MusWMbwwVk=6IB)jmP|2xVKUS_?oVo4QhwsAQABLpfo}BaI!e$P&
zQxVrrygT&eSMU_&gjI*{`E_p<WSf0&EeqRL3n72r9~`yH#~ywS?oLehRC~GR&E4JN
zpd<h1)qL{Yt}QAqD*AAuyWBx``5K4p{H#xT`YHhzGE5}wYASaB;Ns_Z4+#;`(wcGI
zX6MeGD^{;|j);hueeBoI=ksru)GjDgv^RKf_|~)ARz&Ue+;YeW{(}b(UU;mVezT#c
zZ(eKu%FJnuFMcd}`z`JHxw#ShYAR>ffLvfE{oC?I3#afclVfZ5d^)9lV@qamK&Ttv
z78Q-zXWKv*aOUs*Dt778r8~QhJuG;z_xnBP(o)klKG|0(*I)mYKYwUjznUn^_6E<u
z%dUTZeh3MX?5cS*KllG+--aWyH@?l|4SWB6`<6)&Hr6k=1x#F}Wv0mHr>}3g>*~|i
zsQAvyV^_FD+uHet49UB0btg|Rsi-Yx)RJaWZakZ^&G^=nB)<bs!h+I&KhxQJ`;Ek$
zn#W!KHTS&^N$4K<ARJY_kkf4P=k$f2Op0|DZ<{W(iNi2z)t~CLwQsZz+wOLATC=FX
z*K+?lft#z>|19;p=VYl7l4ibOl49S(Fr{CbnYXjgmG>pNy;Eb|&3pLPwBz4%WSUea
z8fGh2o!cRPo&U|DmFMpr{mQ)CVPl8Xol`HrW((Zh%+Gdb|DnZ&j0$VAwT{_+)>^xE
z=`ya;pWzehEBLe4#V&dqT>F&COmAjis=dtTAMg26e0<LsPE)FUZMr&St?RG5pJRUQ
z*;1@6^X=OA19HJ>jZZcnx7AqmIOf;8oEvY?yl(qe=a(#fIzD1;Sb&J@@9mu~i}+?t
ztlwGjQAsauPsfraDm*e40-BnddHc_UdU~m;s(y1U9zKrz#qXV}%ChPjQ{JBo0Uw;5
z5?(i?|M<43?!MiO)2A31dLtt_Ufz|iNqt?~UUfxdOUyo=_LKWx+XYuzs&I0yz11Qp
zs8C@OAa_Ukh~c@{6{j9H%v7^GbWkNhsnB1gd&<RbGvl96!F#n578koELDwmiX!U%J
z+#tnu_g#M8t`{FAL{goDU#6K%&1<vRB7WuMe&>uswF;H%gm)=d|CjbnjdtAXC~`nH
zXPH*WQ#<b1htC<9jDH+ECv-(&it4tL+XJq(UQ9EdR{3zEgU1(>sP2W&7Ks0|n31va
z9{=v6wW8Up8}}-S%ku4J<ozkXQ1QRA$5v&*X@9I+j+|j~++hDnfQ3J>He9*>eM0~7
zFCyNbO+)5X%AB3LyT+<-?ounEcq#VTJC9}GXX5<4aO&MxzYJy_Hh!b_%gZ2FQ2L=^
zOtv}OImVW|F7h!ak_Ad0W~g%reY`B^`esRcKw*LMsk(n6Q*3`s`V*9X{MV87R;Dbs
z<}I}2pZBsVT*XQFC4b|aH1<<{S1;c3;=8`+dh?g;rCV4(-uPd_ClmIc^YWK^8`j1D
zj!jtTz-X^~-tA`Lul=e4opMW#-N`+yIN=hz)w8;=7t;^yNqCa8Pp<ywBdaVaX5|TA
z)wcSc`P>;+e$JscYTEN<8kOPp=a&3kpuzraYR-{a#q}=DC(D_fav1*vZrZlDEXq^o
zhf3{**yf$5QYX~9Z~XII`p`rcjuy{Fg1Y{0RW|~7dS~{%d*!(0dQazW@vz;T`6;$9
z&aY(Skv7jevNikqhbzJUil$R{UYdJ14|M9*$Aj$h2U3h2*M?pGwt98;-)JuZmkTP{
zoi2;Y#F;9eOmqiL7`g4fn|FL&?CuQ(51rN@w<v!%=d{+NgKmMXf^O9uDtiu8s^#Q+
zm3lGUd*6De^FxKr35ll5Hzw?m{Bi8!PJvFB01X@e3=^r|4VOaZJ$~>(Y-h~7Z2>aJ
z=koR+|NLrS>gJmX3swf5ay<Vr#@1k_!-9F4+u6fUS^G2HUHj(dX7;qrJAFHStjl+a
z&8U4gGkwpudTUU(>F3kw8?&yiT2P_KXYz5<>?>EVK3v!?cc@EL8#GaR?Q5;0BV%0U
zQ_&|+o*3ArS4TbFWxFEz_Wzv6a&hj7o3<uAep>%vws!u3XCLm$RZpH-`QLbwYS?kv
z8|%_<Z%%X83V3i;(BA1}z>TM$x%D4r9nPFy*Aw>ZuK?qDTSj5Q{-4#CF0mC(b2yq(
z_~3iC-s2d@gty99O$_a$-B!9Pa2^o+Vb5>pK3kA0bkiO6eZlEJ-485zuY9s++oIa5
zTi)u1s$Ge{=zRBV<cY2)!XD8Q{cE<b+jd(fc45clNB8b777+5T|F2;i)IC2e<#(>#
zzosX`9dbVUdgs)Pgnc@moH;+!Y%(Xu$2Bur&icrA>u`Pai|A4CT+%bQY0Adnfbas|
z$n5{k#_{!Ro9}&ne|6sVd9KIKw957ChPLih-4|F;BEPTxmE#MqxvjTOouBLWO+4G6
z;N@buUfB~S)218Ta#D&`U(sIfeSDAU{T*L^MokjotIlpb8~MJ5Z{Zp9?|&1HJuEno
zwbjW%+3Lvi>UnXV&!4M3WAOO4T!TwjS9ikcx%S*Do=PSrBE7wHojtmG_w2EG^7N_W
z(jY}+W8vE0-&!NyRGqaidlLZ~8*xj1F0jE=Ow{q(;`ZR(Hny_66hyN!_f-h`-rT=-
zuEuQMufM-5*IZi@_Sd76WmVwffbFNZfBd~YSx>iA$UxCm$z#%_gdMN$Nlg*yR($zt
z&+^2TtC(Di&!w45Jv5l@cyHTw^(z^7r25y*-@CN6Ob4>=Ivg={!suUnkNtvZ-Lvf<
zeR?f5&eutV?mX{!_3Qryo`0Dul%BPh?XzH7xUqPlcGUfM#T#d4C#<pMiv7s;;`H{$
zPl*mr)d{JbdIH+j+fQz{*do68?4>#HTle#PI2yQRo0#8$C9x~_ZQyFVwYX0Dd_XZr
z+bm}RkH-uA{>ffB*}thv(DMqjVqp5Ai1}CF6>pUCx)4+>uxruzi$Qz&7u3wR$;;ct
z(pjaj)>md0WAI`9xZh&hGxxVYJH{RN`{{z?*PQAtj)+&!b14y?*RpSy#N`M+>BGx5
zyC0nTrB;*eepuU1gR^(TU+BrUFMPBsy4H1-N6XjT{aKCs4qOW8{56O9L1(JKiKzmu
zM=x;Qn&4!Zq^9HQaoujmuaChSX5X%0cz)a>rZkJg<Yn$^rsHm}-bl>nnjxUlc<_8l
z`WEqbYnztNwCl9ZuV$4o<5Ic*lXZGq_k@iWjL+@#GPdvBbn*GabrS!><lTNxoUZra
zP}ThqjxVAU|Ax-kp3Kss_$7K}YxSxPuP2@p_c(UU|K?VM$hzq396wmzNiA6Vx6-3)
z(xEK=Jtr=FvU-*<@m=A)|JT@zLUmggI5aNUX?grqu;SBpgRnU!H)ee}v#`_eEmKfS
zczb^K_nn&(iz5Or%xF%2diz81!>EvI#fBG}TbC8NMekX}{$t67*DOscs-JB)AL>qz
zt#@v8TDy^F>oKDzS7eSHJ6-Rd_9Vr|_(O5ar8i4`d}5joFO4o-^yoO>jNIeJzrJMN
zDZgKP;>?*N4-Ph8T<p%@(%Ran;yGpdbY*L6>D$}$|C^q4Ul?$KZ3?49<<8H~KcxwY
zL>~$Z3KFXN_U0yEeQ&je3|~lC*rJ6C8I>k-G_&&`+x>nYckgUQqjyHt-*Unjg&A&a
zOm?5m;#2nK#=}kiZf<N!N=kd=7VmxV@yUskh3_kuEwJOsymi3KCey#}<nzA6wyI`k
zV&CtU&kw&oZQ3+8*Gn4iw-;(~ZQZ(c$Ln>w_f(xPe{-X8bNcyT328FrTH0Z28Uj4x
z_s-&#>lYWe8esXS`Dl`(iwlcf?Um0*mV=Iu`uTLa-Hg!ZOLpCBsVbJZqV%6z;zzgh
z^E>yg>)&p@UhwRU<c%Cz{h(R1XLp~Tu5Wy6_Uze(PfiH-NSmM2{x9OXv!<-8r^n_0
zzrTAwoj<~@zo+5j<KvHKrq6S%tFv=a5`6UN(Soa4w@YQp4QKjjXcza*<p}vWX?BE;
z*qXS#Qm?PCKfWSx@r0Q(J6EjG(3t9FVrHgfZ!f>Q?5$H+n3znT^zXwLFJ9cTPb*^;
z!|z#LV$X^vgnVVVmc9P<xeM>=%Q(*-=(_hm@ADm-g9*8Zrnc$4(f=pK?!CY9AitAD
zsm|~Do;n+?-W@2jy<L5bWxhzl)d{{YPCYQ+on^jn&mZ&cHHMu%7v5%HS}1T){W0^0
z)4#9D#b{(5+xqF6Qf~8ZZNZgAanaqaDoR%uH3%DI8r`^%v&mVnOwUO{__M%j!Nog{
z?Voy$dE%AGbD_6ycfW8<<mjB}5dUoVlY2K3rH=Hc{fphdt@o#0+1uYmJXO1-*RK7)
z_@u>WN4Xrg`}X3e7OU<^|L)OJw$Q$P&F(eFuiZSJVE%i(LFaxC8F|K)*CG|pCoT>s
zy7B$d<$n=PouX%$RK=W)8P1>MJ#+TU_o#{OP8uaGrJe_$Ouu(*hW*~A&GGeZi{J0>
zTjup_NBrb{f|k+Om5V=~GVAwspPrb!G3B&ljln*1pQ`6G=Bz1wU#`VCc~iWf(X9~9
zgPOa<b7q`Pi+U(%W+<d~<C`+G;{g^1DJdz5^RpK(TJ(;Caq?^v6O#we=hq+m_xJb3
z<^J+K(q=ph7oPbZ+UU?=SNjXJC8lo9()R{pVwbjQv++1wo@rdbaw7d&tc)0UR;Eiy
z^tzbFl`A+N-EMIfsr}_p|4m0Hbf0!#iS@BRH5%=_#aaBaCMR+kg^xBcDpZ_1Z*{EZ
zS%p$@>e9&tT^5EH*M3wn`Fm#S)V$c!;9hN^b<7bl&{#M-JG-^Z^EEP0_{zL(v-JN9
z^Zt}qQhNM8pfvW}jc_r$bIFXt-T$<**6+KyYvQKEd6^A&S2ZvFX|<-#<4Bgj&#vMg
zvyGedJ?0(pe0e)|iPUr6Iroo!wYd-}_fn>YiGeR$_>Auv$LM`63fAdMzxN%=(r^qt
zw|T|>Z*q%%?eCwkVz=b)Q-_XM>m($tuw;oXe4P+_DzWkIs^-I&7&iYi%CTF+biQSy
zqV%aFN4J=Du97cleZA+?X<-e;DXJH5$y`&5i2AhW(``Y4yfB|v898jf7O2frVQHFR
z5b?EiOPQI9Am^61K1^z5!N$4Png#z&Rb0PJP0m>+*0%FS#%)!>&b<Dca#x<eaX))f
z{?4n_9+CndnACn9ig|I}?sqh^ql47krVaaq1q^faDz@+S?^?3&MbY{Bg?~Sb-!jp2
z{FSde(`vTei&KfE53bC97w-FN?;36uspt2fT!}Qa`1Q$k{qyHtis#GS-xxe=@GxT(
zN?t2jX+KRlRqb!K!K-}99lv5Nd$!J#HPL#sG()Rw|E8S%?vo84&fV8@$n@s>xbH8s
zUvMvCUujtX+@oX4m-$b-g1`PK`(}7US61Fb?ZMCWm%dcr_6oRtC2EbM)}urp{jI_G
z1vvRns~>;#_3S^vi-ptwcqy+b<6@fkncYmsr6HnMV(HdK$qT2Rb2934MVmyIuE;p&
zzU5A(ue*RsRaV>M5Y^h&nAwNB;#YmM*t$7%#+PZl)8kxw7j6lieQ=q3w`)6Fu_>4I
z`NOY1<UerPyp%DtP07V$?)9LWppLv(J~1DHwix;vw_GfXEkC9`U)DG5sei@86DE6%
zzj1gRvYhbfp4|Cukq2BH*pAPd$Je!};MEn)IaZ~oQt!)|h)!TQkYKPujcKE*%i4&I
zOx<F-MYb0elx=NgJ3BiyQaJW7HRRsjb}+?gXJ}w|-`Uybn{QRx$nnWoFl@c`^ZSMS
zHlNRQ-`M(kLv$_wT=j`&$BqlXQqU0i@loTiv08gR=-~Ylt9PdRg;%U!?_Tz8uIiH$
z7cEz=Tj%D<S^PA*@7&Rgi`^Y3{kv_y^Ri|1nj<%+oYPFWl*H|NjrIF=n|`}r8Y+{%
z-FN=j=G@Mgcx6T4n%ZqSHy>?n@C*wR>*~IlEVImK=A+5)A3ZqOT=*d&K}2h3!9yl7
z{bly+dD&jQe*N+7_WO@+=kG7QX|Ai=yUkYr{O--k`79^%f-cNpo_(0h?(EHw786Fn
zODrLhFIcaAomO@0um9@3wcizW%Y^UQ|8`kz#w9XK*UBVXIv`oYG4r!&K%GWUk#?od
zM!U>e3l$t1nw}qOW#L$o*=BTWy?Mp9|DHlNHgk81{Z)Q(K6P~z*T?UZyYJNfJvIB~
z(RkBI65Ic!^{PzUcK6u^qq=K%98Z+r3;rs~UiA9o(S6r`_bjen`LSPBbIad)b5lO{
z;@8ogci5T2y`wMa&)j#xb^ba<M(qTpN5UWGK5@^U!Q!*({L2adCs%WJDqa*?a^GLL
z*oi^YIQhfr`a8lQ-$W(`HSFHMK>rB~!`JXH8kR?NnhO7YcH;RJY<|o5%>_Lpp2~IX
zeCw^=U!21s$5^@KM(#y1*Eu5J-^sFu8r3pY26r;v_py8Ov9fN%g>u%~J&_mhX+?b5
zC;s#CWe%CG<~fIy+IC5;5PlKQY~}OI?Z%le-*p2$ev5t;Jn3wZar5zu-3gL>e}22l
zM1Rh2a9m;W|AX9o&KV31MrMqApX(nx=^ti&GizOJ)4o+Qih^GbRUT|vw`4+~PMf}v
z^K7sE+xWyXvh-M0(l*ZwyWp($dCvvj+op|52|<yOojZ0|L`B!s*sMO0nSL~DtCF@h
zcl!BxM>_<S4QhTA9Q*urUF>eQISrhi%4rYz%;xg7tqxc8_07F{Zt`hCvpSosZTaQ4
z+ah>e|NpxnYklm;?1%aqvw5dXwX0Z__df23PVB9yqdf`&W{FH%*S6OmOj7enO*IG)
za}trfxhhshxOu{V&Q%)}uVgHcF*&hvZjr@>lD40fw_*Yxsw5}{tW@yyXxP~CGct5R
zh|{I3kv^yIFe+`8b!y-SZ<b<FhHukl*H)ST@4^$mLwT7FmEX7omN1+;vUE$W%fgp(
zzqighb#cP~#OUSX0TH}MH%NIYOt8u?n^a@@Bry15$f<d69NQhF*fS-H1DY4Un{nK3
z=`6u5Z`1yY9_T*M{jEViK*3<!8f)>eWKFNWb54&|?46M1e(9TFdsW?!<ZJO<C*E(^
z_|Rmru1b}f);Sx-e7nbrhQ^Fdb~7%l_|5vESRgd|0jDSf)BaV<w(evMtF>iOJa;mG
z(~Xc9dX;4cho-kUEa_UbRZ{CkGsj!EDn{XX5wHI3Ncz=mrB)~soU56;Tc^*ia`Its
z4X(CLs|}{ay5?Rh`|{&1yTFO5Yj?GLmF!=2c=iJQ1iq*eR{uvoAFkWJ#Hgcu%KSCQ
z4?Zut`|Yquh3LI#&eTaVyKH`)&x@A$(H_F{U;A^_rguTY>o$k<GBsRYz21;(hKGsL
znV)qM`(~DKOiTOD)bPkH%kcT{M2l~?ROkG<E;{|M@qDkNH_WSyyQarP#JBAAXA3WV
zd*h+hnZJb=E?iX~C*A7yy<zfo!|nAe*H84cGGlzc|F*Y*QY@=oufmBl2cvQ<qgwZH
zeP=DK={@@Fz|>1(UwjtSKbvdh(A;0Q=)dnPj|vq=NqZKn3iT=F3*Tw1ZQx|^d9|q}
z@W7GzGMazQ6k4tIuE@E%*zA?Kv*Jc&9On!H1p}*ha?=cL>#y;O=v|+GWag{dEhkwr
zUmfHS&AgcLZQrVSQ{*pAd&$cC^5vJ;&D!DX8a^2*cxaW@>&oZ&%rs*C|Mz{p<Xc}~
z-yc7p&o`|7RnlMk{OQw&)8p$B-x}xK*w7%L|8dG%_N)yhQ+Sjn#iba{(7bST(VAWR
z7B2@kIzVIT?wb;~%OwZpEvYXz>wBKf$ddlx--U(F3q!ObU7wrf-|M-$I=uP(cbhF=
zUa#L@b~F9d6ivC`yk=IPH-BHt!NRm;$%Ss2m|Z0&wdWVjlyPg~w|@F_-|m}vF7w{$
z>{@A@`Bqq1{Bd`;ezocPZ-?9>H`+2J^KeNOCv13``Tfq8NfAr3+aA`u73}}JEW6F|
zw8E#v4Q2~BoUA>_z{E07>Vx93Bl-znz8|{yQtqv#m_d)ef@?sha$tVa{_B@H<Cq;*
z{^QEw<6e7K_Q|6@U9&QS?Q%O?&z|rov9sq4=h~RzBVu>Yb$-p=z$YSR##}Re-mO2#
zufF$w_cv7|!~6P7YNu2z4^?Yt=BC@7IDFIe%+=fZt_qJA|Ndj~!R1`~q?Ma%loOQt
zrzL#5wvfX&rO(>p=X&imi2+;1X9w(9&ebWbl=0Si-s`?w-Mu@$Os#%2%|@_OQkvcQ
zvav`!&rR-R+27x7O#<6ktKAj1aR0rZu*UT9?33-bS~@}k0tMQCbPAnVCN00r?LQ~}
z{oWgs)j6DM<{ODh`RemA+!1)t@z(rCZoFyu%<e-QdLQdLt>h8@|A~#^!43BR;PG0g
z-Tl?p7x(@$z9rT5$-1@Sq`tI$;+CV|q*>(bcX0Q0op|8!Cod<*B_d)*@NO5SMjth2
z@9y8vQy)HjxaF;g>%x_t`zq${*VNQ>OjG-79OUN4_U+A0=62<Zr25;!tFLy|{{Ggu
zNTWx_Q$G6K7rAm3n~59-RolC+$lAYCNnm35)Wc(uV|L~JUG7tE|84YoIvUDunQ)j&
z2{18A@yUG1;`?_XD3<r{&CMJyZ*LFXZDA(%X`b!HntR3{cWt{cWh(32Et!6A6NS|e
zC7La6P5ke&;;K^8yBGnc=l9#Dc~4KsPwPv}-C4kR>fpKT{tcd!12)##zF~V_s;(&D
zQ2hO_LIz7wlpb67L92Yl+X}0|Eoevn@UW(42oT*j<KKg4eoNlX+Pv$#Z^fYp-hLlM
z&+2gIuUf}n`84=ys^sE=rkx*c*07yl{kSu<HuLt`Uwwg-)jSwIJU_^9V$l*wb&tLG
zyXV`vFS2G==eM18nSViR!ZF8Xsq0rAYcZ-*T<jbFtvTGznroj57mL2d7n`p?znuJc
zs-#L#&1}j`<qXk9y1TMwynfj#nA7HVtE^CBuLqN?67S!KJJ-&%v)K01s`hK#Mm4cX
z9^bVm73}EWxJn>(x80(xne2YKlk+Fu`g!2GxW=O;9jBJ;pDzC9o6gDkYwNe)d{_VN
zuHv44q2hh=ZHD<@*c_FA6-@r?|GZ(-X7~Rh@+%w<>OFfEVd#9Q;QhV83rjYJKY7UM
z$rC-bt-4N*GjIjN;{OvHr%1lZo^tSf>G2!&hTYSj<gP!^m%7~1vPnHsv2Kgl=dzvz
z5&cZ9U-6<k;*6R9niM!Qt}f!6>s;8&X+LMpvaJ(U8r9Q|{H}CcXL%?{^ZUETs1BCK
z?X~N;1RXTL**QF__-W>L`@##!jwz)dZ<VJ%4|(d}vu)!??ma?RUPv4A1sXknrONPN
z!J8B7ZoS=j-r-Rd^WGcGjuSirD&ie|P6#_M-eLT0^|5|=|J!xHOg0xR)ouz*I2^m|
zBFn!!eby&S?!`Sn_oK1n=A#3hO&-@}n<t!g{~Nw>1|-s(n-`m2_nsAa!(;vyxidF3
z?XJCDVsFjK_M>K>H{--vv!rA`C~>wf(#W}YChm-jicsRCBb{=;`OIESdT6EW+|JkP
zqEwi*JwnIgeX7xfsI_gYcniIbpPG4o?edaZj--A6TfR4Q&OY2_99k{$w!BjE_2II+
zGhgl9VEJNo>U};&rv7iSy`DU-%X9d&<7^A{xuk7>-`U97yJQvnjy-mvzVkEAs`Nb4
zlWP6^{nY#bkq`6byCvUtA9GQTk&Nh!b=Na7xb;g-bArgtjq5dq6YH#Qd(S;ub1e47
z!N^@(kG5?}-nwPmj)_qoCU3ug|KOtXYn{iTM{7QINS)ZTJa+Qsjyqdh_5RBKDb`zj
zgYBSl!S`K_5`S{aC)9j<^7{m%mX4jJoThQ|0<USw*QPCez&Z20aOlY*9UFsLfqRZD
z+Mam%it>uxA`+hO-c2$w<>LO{+ZJ)OPM_oT!UJ2rHfQAi3Q}H|^U2?k)3xQs^JJIr
zY5(qO{C>K`eV^CnncPvX8#`*YOm*b9JC<SmszzVLZ^D`1KcA)TJ%9YW>9lESDeL18
zXZXw3Z<kMhEG^RXz+$qde!8B5sPN;+n1~#mzx&*4Yi-XwJD`zX`S(|;Tcgm<n7(&+
zcmJ+*Ydn5(@|o|MyVCFVx#>)AR@mE}ZWJEkP(RI1E%M@a{iJES&Myu$3beI1t50lL
zAL2A?3d`FqnH_O^B%FHL7#7IbNGR^D+G)E^#ZXYO_ScTD{%1by{WPV`x&48`%sIEN
zCLe1M`Kf<w-Oop^65QN#Z*fj?`OzcUF~gYs(vy@AqFf(Rj5?B%1kCDe7K!V#*_&K>
zX|?-e$FIM?Bad&na^*nCGaW0<fYpL~OEjH+eQR}C%A_gQygtNf-o(ZkOT9DWtAh&-
z*L;-?HfVY9S+T39<d=HFjq=B<L;PwhjlO?x<bZ4xSbUeWuSXX$klV-SEb(Z~CaE_a
zQ}-qshaOBz^82u)*;9alL1x>z@P${RrMk_Xu9jM^^_4Re{M6BzvF_K+-1?eAkwZcA
zleWC>GOx06-{-;2=sZ=t`(M|NBb&rvYXOe`yT!avhx5^dJdS^h#qKL#<!SdU7vq!O
zTxB4ebN}bLFS5%tq@}v|yF|R2yye@6dHM?z_NObU1-<n+q4YxdxyGr!W0Tg~%u9Dy
z3My&0=wVOZTCY{Pg|+se<%;V5(yZ|BQr(Z_!wx4F-b+Y#nq4XWSi(o*)VfRCyp!+5
z%b!Tveet*6ez)6s>$ID9?qgCaoibUs=0k}{?e}T7lZ$uwKfW5g<?W{*U(9}nmise4
zh&#G$+XN%yS%Ef-Kct_(R?}L&Dvw3~;t%h+qRo@@E4GDAaQ7Ct8PD3}?jWSr5~1tj
zlCS#6EmP3c;jG2`*-vVM8uq+>7y9|n&x^(pRcTBuMZa|SukbOQmg0Y4>3Z*i%3#h_
z=U-k3%4~{Ib;(%7;~Bho!bS_hu9o|&oP|^xGheeO9zOARh1Fx7Zw7zXzm)hE{!Hb|
ztk1m`zfQRx>A&W*M#N!_P?N}no?@1UMSriZu()c-9?x(gHHjrHSC*}DirtPwcT$eN
zyFb5i(`uQE&4(01J{%ODB(Rw!`_-q}g*V$7Bf2a&4=GvwyYOdnZ0d|l@ywkker`SO
z!+W%&M3iqc%fw%^@20=nP~)ZZf{W2rqcy@tPfGsZlb^rcgc{a=sS?_fbmUZU;lgh-
z!mrO?b%S&7QaMEvrn;J-4)x#b4{mN(Ykbvmb>i()A2+>E+_d$Anq^DZmKpc|`bSjP
zO}+h(qv?pV<o|>%^Vi*JRr8)3Ud$^Zld$fJiui@_>XLSeO0GwbU#^~ArWO<&Jkcxo
zF9$=P%*Q>C-uem&S-sCTulrNc(%QOkUEj~$pAYlfAILDNlF9jYHT=!_y)2Fi@9ylB
z`^lpcmY;Xv!g5ssfqyH0zLH<n6L_Oe#bEX8BG4L+f`WoOntOilmHoeOK7(V)yxO+l
zqnsM+zT}*@yfDMQ-p(v9#XkA}uh;7(T}@|N)cvvO>Ygclk1^rXlam}vJ@>uH(GcO%
znCkVS<P6iPxsAKuFZ17IQ}~EQN9_HP{ldb+7eyv@MJ+B~)NB1l|6YgcOZ~<LniCdJ
zJ@V+_y!8+NZuYNux_k5H^*^+Ex@Wp(OUv))h+em^*G9H>k+f{=)V+pwb%Kj)^FL0{
z`>E*gU}N3;#HdTkTgtkM9>hoTD|Ndz%mS7E+Pupr%9&j`dCfRS!*2se6Z3+-d<=S5
zE2pifv)-GO{P5oD$JXbby)OLW#O$_Y^_-j}#m=e0k3T$W+ru|Q(pJ2Cc3@b#lh2IJ
z9*m9*^>Ze7Ono2E^z`AR78Op5nvw^?VoDAnTX_C;1SJa@WbU}f6T2_{V-V}^)dKd%
zA~WVc5%!oV*E`3b+vbz_#c<BuHyIn}@O#b>P}~@Fgoo4l(2W9*t#3M)noX9yEobp^
zlK=-p$h<s<Z`Ic?{@<7qWv!`T_$puWMP)rx(RI;93E`r%x_CE8z70_E5WMK#`Nfs<
zg_Y%|(8NhQCPw+hU6#K+J<alGNICbxz141tDs6T8w-Of@JlHAo!9^t~{kX##ktPv=
zHR<Qn=CY<=|6%v9srSS`EuZ@q5>A%#r_cExS}0yr_;R(-jh=7uzdyLBRNb53aPj|}
zqZ&m;U#50%h@NqN;;qRyOwM-;RCuLS$xpD6lPTLh`R%85?+dQq|HnM(`Me#6f4+ao
zdiAK{!T|M4^=<h}*FBKpXewC!e(i}ZXOxPZR=#(AkhR`eTyDzdGrAEsK0bH98021`
zcJMLx1jFu~J7P8nD2pr4R*^hv#MIiw^-N;TmMtbRd%fiKE3H9SEO&Ow^*_w-aZ_Fw
zzyDmtJDb8sE-|~yc*9m#KWZ{p<Y1bzyjxp-afsHz=br<kz4dn-YdM&};2Nm#qKmoe
zXU=PH6Di&wY|Ymf36)lVa}W__O>FtRH*`UeqwO`zxS4$$JSQh;X*O;>SSl0YG2gD>
z`}G}~*3!!^Z99JBX0MxxjBVG3!pBitKc^UJwDUUu-B+6{cUV`0YwPXp%4s)^CL}$7
zE}H4ZwM0`hZ};loFV%0%j(zTb<^A366|UWLj^zDNRJ`Cb>&dl<DTf~h=^UN@VXBvl
ze&nOF`d#~1*Zr?E+0-F&x69$_pFiN1@kKMFGZ0<6<P<y@HOyDXu~;#A>Ik{LVbI`G
zRe#sG@Y{;p*Skc{aPBc%Tz}<3bK|sG&IabOEgcJI6@6*opSZuABS-DJ^cEIPhc^dG
z6@C^)S*MyihVQuc*s^PCtwe5^b0?^t*|<sErK^We(t5^(6~B}dpZIUsCbHni4Vj29
z?_|Xo8X_)EzL@ql<$hx9#pgXtYC&f?G=!(`_<L9Jr;*Fo%Jz%*Vm2O5c3jctw&Vq8
zrb(02fhGU$*d6h&=3!a?_3>_pbuL#{uxi}?J2Se@DcE?S$HMjB0>5)_UJ+8v`S)Q#
z#`c2>tV$MZ-b`ikSjckfUGv;qxw=*}q-WTh^X_C9u*_-<u0FEi<_f!QS2us}Q+QCQ
za!Hosa`nmS)$?O~KCp1Szt3Fb8Mrz@G=73rcifCKR}vhLW}ZJH6s6_6;@m~WJ=;Iu
zm$TL2Q8W~Kar%z`8<`KkMR<Pf{oU@fJ*aAj*lv02$7S`gamHn~lX^4f^CyY8J?!-O
zQlr3VD_>w=8L99%`5gb@je5oWQCjuFeo|kf*x2lk$8|d2HWuNZBXRuJ^RjRDb1x?{
zsd)x3HYmO<@Zsp0gU(8=48{ATpG~~~XYN!xQG<)$f}EsvOYdGhe&yxb8wCr5_<a}g
zx76fR+4#j=JNU{?VWGXoYU77TQf1q|E!cnkuDza=Woy-(9dGJF?>@}*`g8wDgw3z}
z-WPs9xHnx!*R^KF_w&4IyBV!N*&njKJAdKU@7)spPxr<jZ+|}TnTt=};e^Y{`5)PQ
zQU%`3x&PMx#JXF}cV;=~{fwUUPbetluf*HipJr+o{G6SV8sF11xB0x@8Yb7B@&(gY
zC9PvxZX8~1JAd7&I1j&XIxmbQD*t>uo_V{wySwn=A=dRZT}P9Sc_qwcY;<S<9W*f6
z-!AdZ<vVwJa&K=-{P*W)-f!Fbe>O$M#gV^xq)a*tJq#sQT%Gyx@lJ^|uZs6BUVce0
zK;h%F?FR#2_CuThi;XAOt`vN(wR?eo$Z@sEZQ^RXdGhOo|1^nAR`+jnTIdiQESx-l
zZS?j>cgyd$&QROf#2LOwg8{U_V*6iKYfVkf6Q_#&(%$KOd3BY0v3virt$)8ve(oe>
z?&;;_l$>FEF06XGLh!{&{lcR5NgiKHqJE!w;vRURLe84o?psyg+^LVB+Ap{l!npOu
z&J!$-6DrCcJg-Rl&#@&U_WktJEDJ&WElx%Z0ogi-3&kHPm>;j*^k2&7<))sE=YOZq
zKXUI8uU@TT;gS;VwE`z!?5O^5@~6G=yY{khewQU{x`VA*x!g}}tFo16@aTWhS&*u`
zs#JEi&d-1SsuI_nIVZWX)&<$~n#ry_)T(rzi~lDVJ8O<*RPXWS$1mUdt){slCrQWd
z-qU}PvC}y?|7}xY)vu|OtrTthHtW@T6<2S;dq=-7iu;toxrp7e`xdjq!}Dj3-kG8C
zV<*?*e{S`DQ?0a*B{NQTb-&|1VXy2d$Hd>0bgn$vQQubn;HC_y=6S;K?8uP~a$G(C
z-1U3XuFWrB^!$;_mAI@!C$HB}UVL$hcES61ffHPf)-Uz2YwUb)IA8eU!qfRL0~jY?
zaFKkLC;cybqfq4(iSpV>orU>d9Yf2QqgI`n(84Kb>cKnF>A;KSZz5!i>^{EP{783E
z0He@u567@(*RuU@IZ}&UzPxDd`h4!A>{-*$A5TyB8$9?Ys`oeM_IBaa^q1TMNBJb2
zX2;ZPA3MfY^Yg&njFoGTt+_gX@$Ht(cYhffR_V`A-=evwrg~e7@$3n|bw9t~sbqC-
z`QzV0U5g5S+};21&9c&-+DpsNyL-57kxzdry{JXSM2dIS>b>^t-`G`EReO>|ZL7Z>
zS?Jsz@V?CeboGG5{>iGUvcm1>T*AV{7B_fiWN4(FnbD{ly={lChtgE9!uz$~A3iwP
zoX5TIhtx!mmR4?Y(CU)=wclm+Vs}0Hwl!+)w2ymJZd<?9*b=47qN^LnJtM$OTFX4w
z>Bya(0<LaVw)}TDCg*idFH!mRCP(AfmqrDhHKDtc4lukZE=u?s@a9-_PL-{eS)R+2
zKR+Lw+#|xeSmVmSFTzplcBnUI=;^n=yJ5JZjsJU|4MXqozJoFjO+NdceLK$yntOD=
zz3{&5Gw_nR2M>P8tN3$uRwcOmFOF5H3_8O9o3Ex&<j158mA-rZE9%}i>zA!P=Q}~E
zW%>RS8Tl(M@AMh-mT6pxsp`F`HQ|_Y;t@WMl+HDA9(5c^?70m(O*=OQJ0Cor$GPxM
zU%<IJFH*i9imz6<+SjI2!y~b|*Yd!07v;Pg<qDNS9U?D1q~`a2_%dCBH7~DKou_%(
zZF$MJZGPWm&0d~cxUxievF)z^^@`l(bA9|KC>`Ou#jtUcc`f^?##f)~KbFmsWnql`
zk<p@J$Suh#H0_wwmFE}OU%2+iGgUHeHaPFgqL@`O^S{m7vmw!4ZQW;*;-38~ijbPS
z+Wv!!kPA<_Y>JfWtGEeH&$EnvHOX9it;Ltel3Fh2uUx^Ta`!)1h0ymeH$*jOdepyh
z{%~a9dKRG!kHwP&%)bgYC>neyOELV?KIK~4`{s>LIWq-LEbWk8_3>7_wZ~SaBfSgc
z7iZ*ejTW7rx4c0!qMIQ|LMvpeIqPn%jW6FF-Z0Zf*kQ+xg%a%Z)BQJmZM*fk*TD3T
zn8wZ8x;fq-CnY$`sUBOS>l}I1n`!Egi&0;Exfb#&eKn7lTj8*GUL1pQoc6Ih5AVs>
z{chqfpJwzbhO>g@-$oVD<f@D8W%s!HRX!Zpk?|)vQ)}1JQy*?U68TW`q3(-+*n;h4
zC9`X4il4@3Y%^dNJmdS9d7j)3F)qb&gKF#e_&QlLw#INq%|qVK+jrH}b2J@kk~^QA
z*l%zA?d0XTM^Ao|zio82%=r}mL2l=Lhd^>yC*%ug6}>OFbv9=DduZnT=i1R+d*=n`
zzs=y0aL_*|enNnyajJH>lGUwJhDS}T+y)gJHVY^eEauv_{mZ+%(oBrS7YfoJ%&UG^
zc=P#Te)}&cp3gE}$J+XC@AtU=8aAc(dFxzUyNf3U85C)(*Y<nDR(3!JlyKSE*^kdX
z<o#MIVS~0+mDF2?Mt}ac#k=l3*_GX(EY@w9e2nLs-Pf;QZ|teueA|wfjoB<GL0mwf
z`{)d_vwvAmB`mM6PfNV+plWF;d3u^|@l1);K`TEz>ej#XZS}f!$NrgxJeM^{V5rJ;
zudKCYs44rWUl8ymU7N-6(MiVa4NIP%7Wg>lyutgFHGIbV_Wfa7Y-_khJx=nQZHQjd
znk$by_89$PFG&=9v~T12Q+nqdL9>BBC0AFR{MD`hc=zk~n|>7@eRxTCOVT~TO)fnh
zGtXAseRD-U<F@|wxh}raT<S+pOkOzk*uwgv<NwRVLL@&v)_fkp_`r>KqI#OjfunB^
zt<SLyYrUoR?EF>d$w?a?t&8|jxlY}7pTC4%g$Zx0lFE<o&MO1jxBQ=%^?!-L5x(n9
z>R)oT+)tg!5a4+p%DUTDKP;p+jNO^Hws6XkkAiC!iN0;U`{uy5-+qrina``ep5tb{
z?Tkg!FYRAtbNjC*xc}_D#(Cs(oy<Y4IH8`7P^UAu?dE)YFQm!RAurq~_x+e+A=B^Y
z2O_eMZF5z3wEPq7p;$LXOvtX0!(OI$iSOLg8Ml9be;!!*Q0MhmUe}*LKF(~Hd|UfW
zH*N2|#LbD94}T7vUN5>#P1a0rZlmu0XpUG<#n+|g>+gR5#ohC*MKL#e{!Xdi?e>4=
zrMh0a<|<vTau!?m_2!R#F5yuvXZ!DT*Zxnb%l+vjc<j%|RQq$M%ujeYXgdUS{C)kk
z>dDim7jISA$fcc~#kw%y#4FIA`<XLmZZX?^x9{`wnXHXgO|P%7-`uro$@1mN-`?C5
z=ycJmJ$n3j^36@D9esVr=2#XB2tKr8KYU$)rO~qZnZxR<P8uRf_x4oIFwd8}l68Hf
z9gAba9gAlXuNEyjpgrlvQg88&q+4S9GxGD?j<)e;d|On|bvVcEt-rlv`IWy)hh$lw
z7A(knAGf@$Nk!0Xp5?rw;t{J>fd;$JOr5v>;9FhY6}NVY{wjWMv&*mi35OJ)+?NU)
zh75}m4qo@Ziqc#Ir>>&{SvAtn&wyrf)Dfq3?r;$^+_-r81wMfe$sJ;kqE|@^v&g?%
zBI+@-Nc7@g`v#pF9gauaQe2x_bZT^V^;j~jY+HHC>Zq1Tf%>J0KcYNa&ol`nrRJ;n
zS}^-=Up|*5#bchxsUt@{W=-IA)%m=z?`%x-D{lQtQ~O4p#+&O;e(qhk&DlZDQn03w
z<;bZxS%bO<&Yx5|<bUb1OuBCt>$#8T)|UMWsi#a`zST8{<#Z~v1{^u#cD?Ypgln;k
zne8m?z3Z7oSA@)~mg3tz@tWHNC6%5#oVmBO+!!S`u9Dx?XWb{z_9}#7f%Y$^Wo~7P
zT@KD`-tg|T5L$SbO?knh%!m~hI|LW3eB;99^5WZt{Q|e<+HDkMP<hDtV&9|Kjw@e0
zGp4fdTk`d<wn*!&HE*{pyWz?2IPuUNi&Z|-eJ?oqFWs6^bMMHa)o#Am{Gw*-sEOLj
zRf<n4cvfwB@Ue2$AEA=p`^^>o&p3SgyS_=`{Ty9^APvV)%<C1a?j)5&e`9M|_=f$b
z%|w=slc!(4<zsp@?!2-|sQ`mQ;i7zgt;x&Xn-e%pv~RqvysE*Vk+O5$?0#0CH)8C3
z|GzSs`CBt}-+MN-U-<u?p84Vbn07C%&Ekmtw~Qq^UAFn|pV{^sSAABs|GczjK0D{H
zF1^W0f=UmSb=N&+oz0VGZFe{JSVnz863>)R2Y&vE(aSx^uRc?op|e%x-#!)A|1q<=
z&RhvlpC~bNM*GX=EfK#%{MXEp`kwvZ^?@q^e+vDQcApD9p?*<6vQZ^9f5p*z+y_k}
zUwsICw|PzNG4(tBrNQfx3V(Hb1b$^NoP9ybal(lUJqNrG@B3UOchJMt+s-WhulZtI
zmlemP7k_)Oao>9-$BEZYxe2HkDXTyJI&t^Mg!AE&wE+u0+?#nkv-z2Illrgv28l{8
zhJ=bUIW<;4g_fzWZ3#Ib<6y6orWPmnO*Xmp>gliQf$x`AXfQJURaR3_QeukTUH0{q
zyZgqZqg*yW9yCYnF4JA+JDY7%TJ5RlpFe&$%>Q`h@_CEC2FAwr%Gdok_}Y?3(&)(R
z?B>>u$;Xv!Z02k|zpwW9opo%_{DkB@C(W>)UdgW=vEjDnpNG!cJ!Rinl$ob)dM2^w
zOQ!pq_mEvi1qB5c0`F%W?2gw=Sk9Dge?q!XRQ2KOyN$7~w}hXapZ|VSzjacd`Oi<M
z^)EhH^y=M}mB9-GN@|?;?dRB*{^7%i0?-1$ew$Am_i8@-9yxaG(zn;w)=FPn6WRRZ
zM@7`{TU)aew_f6A*zL6Xs*<WI>)yle&JMf$<|Hp#U??8Fe(&K7b%zK0<n$k0J~`cB
z{cU+c@kct>^b}krB(25$zx+S&x{^iN{>k3{Lu$`hw(-36sImAcleW~RPayGi$^n6e
zQk#S1j?d~$pSV!+;ETlz48`rAZQj4mrm6oq+uGwlT7E}9-}UZLH;3RVLDkn?F0NKV
zA%7$PeO>%DI921&%TuviwoR?Q=f>hY=j4nX)rM+)ac9ch4<27rKU<s4#gD1ragU<F
zkBo3hAD-vElAT39FQhG;UZ{05zppu8w{34q4Ub**CUv#%*Bz9yWR*1@2ujRdc<7br
z-H)%BPjXEC$jC5JOE9k9Kvc=`_dG?ucMDq_PC36ZxUY6{>A5BLx62}AHSYQA2OMU5
zx*%Xj`#+tz>Pi>C>fIMJT48y=<9z#@qf6KC73RuXXOMV!#a|8EsM~s<4X@4mcy@`i
zhUJxCTSZ#gzTcWI#$<49W4Hg#Lm~MG&C6xok`ukHeNUO1KMtMrcY*rl@AudbieKbU
z$;mlzYiDx7r^#0hUP?#bJae`xW&M8vd4Kt)V@1EtZwp!L_+4{z#PR<x*ZV8{|1j^q
zlm^$%`?*J|m3Jq<PVO#9{cd(+?b`d!U5f%r9tm8#Ys`23yYX@VW%u9iIx%&*MCn(H
z?LWC|3|8tFZCjK6=6bf?=PHE@1}0Y){yN1v=jW^7oVc9~@A<qBw&vd75NG^tX81xc
zj&;WVR+EmHdzrJH{+U}=X0}+@%uI~m_KQGJP|%!n#iCrSYQD2tEQ_BRaM{Q0tC3`D
zUKsoQw%nULJB9h!i)A9u&$HcF^wcXQEzL=5>b6aSER9EwxSW}1EA2f^=Vz#di-t(j
z!$YkTPREKb{G$5!c)z=s*QxdY{RLPqUAnZP=&9G4na1pQcbBuzKVQB}Pfw2zbeGev
z($~jc{B9CwlHcdDHq3c#nDe9qGS;v4rd;ism3up2U!H6aD{I1<e<hpupKW{g`FY^4
zi|!ZZr;0!2QtA2m)8Imfn5U4i;_G+!ALU+aW1F%*y8V`{bwcUJel`Za$(+6Feha=F
z=1<&Fc6PO4>GA%>Nq?(m+!1+fICaW`q{D14`eZ+6?MZN*G(o_`k`;6|z`>T!Ts_df
z{$sN#oZlBeJJjvapmM&#x#CxMPm+X+J<F<frx(83B{StP)9Qs1VabveOsp-NR3_+n
zS~4uqj$!vU-YfNaE_dsuHSHHl|7d<-`O^N%#!*A5>M!#{$@PcQH1>X+)qO}|idxfy
zomPg60_OcScr(pveVY0NHKSWrP6u38Nir>bbL?1c#vi8{CG#|&l+|&#q}OqE&WhVO
zN59V@;+4F>v|sENZ`>lHxe|@To7F=cRs2hTR<7Flh2L#qf5NdW4X4m^n>${4%g=EY
zsA*ZgpTl>%y+iyzWu3F(iQ8W(PB`YcN|LR!Ywx0+uJxi*)8~IVdZpGY<Bt<VLxeDQ
zWsTLWZYJ-y^ZKSe>Rw^-Lv)dwe#xefsa_@j_iw*Y@R1|S|36D`siMYiUZqlzkiEy8
zF6S$GDE=*Xm|xBodOTKL_WGP3au<{33xpUHTa!xaf5={$^GopS^KS=Z;`y2s6fYf7
zT=SkK<CiZ(#-uP^->ny73)Y^A-SoFsV>f?Oz)PJv#qPI#^XmUFeNF$q=;0s78ChNr
zHr!U=x$1OrE5FIia>phA)^6In>9~N(nHr(i=$XQOe|r^FcobuQU$|AFRK>`Y+P`pv
z+3TpSH={~2cHR3Gu=VsDdnciZ6_00aNqq73&Gi*lyI8kI-cDSj^=GTR<0pYzxdM-t
zt!pu{npt+{*XHVs+p$gp7ryKlOqjmSK#qO>dDhhLXQPa!x(2lPcC_?fQr@~j^6dlf
z3cqbP1fx7mlq9lWYI|39-+gmn>H4n1FH^fOJl$@a@cayW<%%<T2cDSz6};#Eaw`Ao
zgMH2CpDX>on|<()#)X%iFIG3Hy**}pdP!ZPMf{aJ2aTEbS;zHOySXU&z5XLDqVzEF
z=M#xN`*vRVFP!{f?)&bG%d<Iz4$aig>pK;Y7}CbYwpn&6ub7E+E=M@mLSE6P;{iMK
zu1zQq376jZG2ypOGLLt-lit3<cq!ri4AJZMJ>9xq_NV;9_#YNMUCDl76S+eprflQt
zz7%#aA=hc{N*SwSUKbnAq^B#_Fp15b`BgmLG3`l;issAu<D5-LzC5{~SoP_BK>jL+
zP;Wt(8cn4ooD&Rf<nN!FwmSb&&Dz&nFU>cyKYYaHn^$&;&5Vyya%U>euH3t7sX%wx
z7Cw#Hm!2y2bjDv;<*UeZIQj3r!=LW0f1GlZZ_2Cn3$9fp%StHwJN@tI^n0YceY5R<
z<^JcjlX>2Hw0P&MobZ`vBl&*+|9#i@g{_b4UFh6iRdaV$=xWd&tL5K5KR=&*a+2zn
z>u2Uz3ZI^KcZJyMu+<;0@Bb$Xsvh}dEE*m?N(vBZ{qdusN7A@0v?lrMtE&c5d#meI
zJ%xnTd_KIomC$tjF=!|dbf|>H?*Nfj)9h;x?*A|QTl2tA=-!IJ#R8X)X@xgBMQ#=J
zUmyG+-djds;y-SseEnBGQ8xeNncvi{x_9zoWkyz(Q*N%VkD73goAQ~o&DTArzdP{!
zv!YO^!c;Fsq0R+CEAOmgIRR=x3va&JGi#RAi?3A?I$|@<rmer;`A%u_Nd*xukh%bk
z1y{2&ng3f_ys)U;$N2tD*FoXQ-j0W?FFxygl2ywTR{Q2|T=4><!bdI{TcfUAF;Lf&
zw=81WxpU`<6DJB@o|oM?nUz~?$D7MDJ^cOMot&DkU!Aph@#4KghEq>JwW$4Nvi9xG
z^!Z2U*`9lDXEc*1fB)Za>#K#7-FgmeNIYEd>r3Vw+iJ0`Tek+RzWU<&dU-Y;2?y;{
zTnyLO#U7rf8*MZ1v#*-}Jf0>61#t~SjVi6aDS2OSU0=Sl-mNW-WtZU*2?mE9CUU2%
z_x3&A8|S`xDdX2=UN6@2PWa?3AbyFrX42kQRq02bZFulC*!#n`8HWXojzns>K8(2e
zJXh!aSGKI)r5OgHj;ehPZbIC4C+BU*-#Gh&+qIw@GH1?5*93Lg^Zye%oSe4#mz0>T
zaCvFviMQWRI^HzQH2(X??qsbTvyz$>r%}7-qK#E=3~Ne%%I^rM=26-wqMVeL?Dpw>
z#$OTB*dym#U*DO<FP!{e{Jg=g=~C<SHCry`<WJteE$DK_!RzhX8!KW=*493~QXz9D
zx8de3J6F+Lr`{QtO5Aep)MTFF>KL?WX~oBVDiLo*R+WmGm_#p}^jUD7h~t3(lf~&x
zGWC%cMC*S(+O>L*-*%6l2@9gn^v-CI<9-yd<-WO6X3|!HkBeV)&z&-VP5aK1yZ81V
zx*O^d?Vz7B)k<4z`o2$oF)h8nR#&C$trWGKFLod?`}XXF6=ungXD~~As^JH1(EgG1
zd<H|g#;x#PS^l(zD=j`ux>DP?@?O(=b-6=3w*Ox6-8t65U{1eLVDUb|`{(WZcAc)0
zKYKxPlK+C=cPtnj+E^^!JYM+p;lvX)4+LfYcl_hIer3twbD{f>ubckAVZ*wW0@_my
zOkW1fujeh3{{6l1!lvT~#f`Z4q^_-&Uw-Xh`?a*qGbU~>WiHy5$8hqoqKXk)*NTW6
zK5kdUpB_1|njN+l;NY74Bw6d+S28ZkF3<1Y6j=OK$!`DluRBFjw;#T9r)Ao$EVqr*
zqB&nrYGVAp{zFAh{ipdC-#lNGv*f-lzw@-q;-(*34E^^rwXglU+06gN{jE92{!i;W
zdGh20uceHd4+^!z*T=c~`tojx`gPxPZCH0JxA>tPGw0=(4<>C?P*Gv=Qmy_Y>KbVA
zEbY?&_x1m)r~i8qv2V^kkI1kvv9dQe4pzjvy0U(Id%OMP<KxEP0yRWHJAe!-Kc$$M
zn=f9uk~3+egxAtZh4KLl0}>84vE~YG&f%{8^(E2f^Yf1tFK%vDuln|evun|U>#r}~
zxWUorz%bQ|bz(=X#phdFvo&;ezaHJPcUky)Y1bgvz(9c&S2tX{zWwI%or{>J#@F)(
zDK&2K7Uxh_J~;X0fyo{T=2D5*Unj0x)nus8&&R!c#>}nz<ep|<-<D}tHtRQN81=>Z
zIhj}8HgbHr<9D{--bvt<%=*U$Gi~N4L@(5MQCzg({K>|E#f>VOoHeaXHalfl`q`_!
zx!+XT`lzZJOr28krQ9e{OV{=2vEB#TQzxjXI7kRG&U0Z3QffS$(Q-GVW$7-dWrv(1
zO0BN*-CgkS0Het~i;JszH&uVD$-eyZ)}P8vFYiV({E9x)2D)|HuhH5QI&xdk88D3_
z@<+y&koWIjtgK*nbb6vx`E2_-Cyu8l1x~%3T#<h~ZIw&tyW-rLvCEHMs^ML#{@(e|
zg?z^iESdr=@=TFREGD7eGgj>UVe}>SUidFDub2FRj9h%(*{-+0xy{`1W&3}>h?ZBM
zS36kVGS{@4q4=|iW9hq<u9IyzUAp817Pd$K_3gD>vHMqA^fK`aSK{l%7fldZF<CzK
zjq@jG0jc+q2NoQ@)$%BLbK>@G=iQd>SMU&=!ukF0um86kFE=|KU}5ko|0BL|<;)3g
z%PpiinO1!f3|ML$zG;{2?v;|2((!B>*Js~;_KPdzO?>~0LVgQ=-%kQ|6>Nvt&lgm`
zdG!7s+tY%*g1OljAKuz!ul)An|E33)|NAD?D4H-Yb1+Wmihk_IGr#><_VSApsxQ3V
z`AaA=M=MCoTAhFMM2qMCe!0K?Y~JzXUOtoBtbdaio}6=Q6~DiV>z5n91#Q38-SE}j
zU=q?K;;9hg)}S!6xv(d+HN&F*#A3^PE)(y_FWMmOIY-e@sAQ%@=byQvaX*usmk1~n
z&e?o|w?Mh$<n2?oW|L)A+p{jDPAYEInB=dJ>Sj`8r}^R3_q8UX(gB65<XG*)AH6Dn
z`c|(iXkuvp)|u54wkgQX^k1T|X#T0Suh+0y>*Z-2x)`qK6o2cd%RVb<NpIo$zwbN$
znpD(RbN29D{qU#ttlz_CS=EYM!?W+j8YG(!Z+z+@`bmrV@#j>7+aIsEhktzdIFo}r
zk$=Oqu8J2@Cv{4StUUvRuFt)ba_hkTrgSxRyN<Qt_t~zpl`g!#d76W2pM(Bejp?;Z
znOK)FvF4gyvgX}<w?n-D>_O|~eh1yYq_?ZZ+;_ey)?Th%{&4c0=eMnnmNhao&g5zQ
z!JzQS({Pfb#<bo!vzl*&?zr~4(s$p}pOvq!to-p}ale&{z$xK2KH0A4^NR0TbMf<+
zuYUB^x9sh$*7<cw>*}7Lvr$rdaou-r@6*%MH-m22O`l)e7P>l2af({NOEnSKhj+{G
zmuBxd=W=eVn$31Qk@feEw@<nL;#U*H!Zns`{rl1#YLjoTYA7nHn>A}z!P8TsF*}P`
zTU%RKtXcD=^3s0m4i_aC7Z(LRJ-)lU%ia6sY!?LW{LXXy;K7SKH{Q%Sar*S(r>CbE
z{{2-7+U&Sbmg(|sF3(99GE6$Ux}3J>-Mz54y8Ot|qlRi*iwkP%H?Xlh`fy`O(TC0l
zmh85{7e(tU*6+I9`Gm98Nhfxf$ol>Ntg`o)->YPoum5A1Jzv?q&wwlKj*6BR*X8B@
z-z(-FJon}0<-1ku-gx||vHSP)e7%yX>DEwd&q)#%1qy6@GB2jdPd?cq9#_Fw#y>eQ
z&q;vg-M-)N;{VrsJ=$c(IU_<gZBIdp)IF(Uj*W^d^?sjj)jH97=a)3YI@6TLXWu-n
zP%B<LdBO3uA3PbAQey=)Uq6}_-&OSB?3<_m&)=&(ZXWvgKXd)vHy2CzcST2O1b@4?
zK!HPxi-W1Dr@u*_z3Y*fplHE^KQF@V<yj=Pn7VROPUvw&xUq{^z0A9;=DT_F@88Yx
z9NS7%%y;_!s<V@`lQa8%ulSy(@9aCp=Uyvp{*<%#x$c{v_t_46H@tqR6tgpGYSZ4G
z*#@tsRri~-oQg`UyY4TQ)6Clae_p+0*|m=cCPv)n%aFe!&Y&=zqriW=!k=kxW+ikl
zi`czifd30`>;6sOCN+mK3i-&2^@Ub*SFBi*_dfTG+iC{RU8+~)59x^+b?{75GFtJk
zb+vg5yN9A6rv+!W<n`z8Kh7(gyr}TQ(a#2%JNBQSYoW))RCss&;~aK#CdOCyU6y=(
z5hif5b%WF#?)w|1ay5KcI{lki6mvJQ<&SdeoV*>0+c#NkQ{ffA_GH0%ZqFAMwqim1
ze;wz@*RTuje3B};W6RU1?%OO!vbH3ipPXLsul}aQt~JJs+FMK{Qj#>xA6_{={p0gf
zr#H;JW8HT5S)+%B)B63#oLwBYu$(CW`1bKaeI2)B_tvgBb9UEb%d*v?snah@-A(hj
z%_m{7{#(t$=&A90udLYi#!T9Tweo_<6Vq2Ut_}ijd!OF8<CVOXEz(`)jtOT&#JU4N
z&hKk?3H+`WFmK)87at}5-~7JSOr+T5zk1w*1xm+%ayDN3Z-2l=Lu8TnbUo1dwChbx
zkK}Dn{{8Lk48vr%z27(G-PxYM#{T~w;nvpHm?<xWK<A7G1PJUZeI53`lBtnl-@bhx
zzUJOpX6Ch2$Y^HI^upf{9$2$qzuT2KL(Nuw^2sMxZtT(KU}>7osK&71%?-g&_r8K_
z`|c(*=;`u$WdFIpqCQDiY)044`ySU;T|BU=u;$LKJc9#Qc#bjsKN%CpS6sRC_OH!h
zp$lg%ZkTlJ%hQ}5)9kIgo;-g!pT$U0B=^<4#~vJtM=V7WoH!I)Cb)6>MLpTcsJ2G-
z=gEGBEr+E!^8QOnw9Ve`VCF4a)Zf!~^+oJ%-9pdsEyC9)sVi?fZ^hBl8~>y{UFX!L
zX^Tw0<}QyC^m@H7F?0K?gI0z!4+thziu_4le*aID3b(t%9iA1N_Z4Q#o}GC&s&|gF
z@`Y8m(>XfkpN-u8Y*x+_ImyRg6Ah1Qav$JO;mA09wn=OCLV=y`#}6$j{i9|Y&-5tW
zvE($<r3rD#0Y83g&CrUiZ@wH^wwhJ)|96>NwjVw3DysP=tX=7JZ2S4cOY&-FxE!39
z|M2=c{V5Z9{XeYscRghnvc#mWAZmKG;LO$Wu8+Q`3V6)<Z5=dmlYD6A@i|$Cg<pKS
zl(0&t&16B@2Q~(dRId|<g{5+i=b1fv)wVq`KVkZG>!0ZleDAw@>Tw!0GTbnEmoc|J
z%WJOpiT{6R?tdU2{oSSGRrYrEzt7)jAM{t2=BwTq{nlW`S%a_{i7N~aXO;Z@&3EmX
zQfaJS(DkQE2A-`y0@n)MQ)aLeEYdi%WCE*4g7MA3THpRpCc2;arz&Qb7dB6RvMx{m
zkbk%=_m0dCtIM^!_3nCwXJlO2zgU?^bY12Cg*=lVu8XYq=ld4iRZxFF;7`en|NC><
z&#j&~Yqj(7i1|^+TbS6++evh%?>qNk;ig@pArc>-h-dzI68~1pHgc=tZU3nc_x7G^
zmu0+O&hqB^yZ3j?AN{dflz${*j>es51+&v;3$B-wY!3gm=5WJ_k1<m?AN=y0c7ORk
z-o;lp3TXNV#7yoL=fB(go&BxT3t48P+0Q~Q`sr92ZoGHb{ca~~_w@cd-QU^Xx-6>y
zD?CGLwZrtzRQ2V}xh@@Xu}-3f5@N<bpIuK(Oq8&#+Ty%haQEdEfr}MHthO~j<^}CI
zo22SJCoB2cnVEjE?>()`-}Nvuvpu-6(R%;?^=sA~Sw6q6%lv-L=f3AT_x4CWKR<u{
z_Vp7c2=vIGzx)2evqwI=*f!fueAry?su*>3Pnp<nbuk{lCu$GQ{-1UrDOYay-$~Dw
z@7g7$?my3^sK}_OsOUh^##p1{K5D|BK7E=neR}!l@8K>kEWf_J?XLU#OVPk!!gDT8
z#dj&2Zx(!f<SJudC-eOL{PvxVb9H|vY`+~C71ed=QV{6aiUVJda@kgWarpo5@5C81
zINCCA_1!u0`)}0>5zC{F5jIDA7*_sPdv1N`nAe7%IXwIBJZbuU>+BI>f15^r`#%ET
zs>+J~{`>v@<Ez!{7nQ!gR&JC2@zGJ<Z>H(zWIB%aMvJ`hRr8tAV48i+VfEVj@M=3(
zclX7$zmMhe6{&}<7G1yR6W6-9y{`(So!j|boetf99KQFk`(j^*?`((lUInLW9c^lE
z-k5S=y}7gEj)3Hg4|a2}FTNI6yv4p;)}=?{{MR2+i>l0YvUFD8?U|ZB@4&x1rM&Z`
z-(SD^@}JDdpEs8aKEKWB*|=9`S6%HbYY)9!??QMd-`>l^R=>Z#DyPC?+kCC&xz7c3
z=U!~Px?lXkPWIRLDl&e3;K;F#Y}=G3q?Nt#*2V|7y({wFq`&09zyE=?cfzF5Uh)6s
zGbeu#if`q3{JZtupQu;bZrdw4J>ri2oe`N>bX4}Zo%ea`eFYnL9cbV^{IB5y-$M<i
zi*M&Mf7AD9JQIH@VYk{^);2C<o~LTlS$17<oxS?_`}2QVnf2#6-{~-L;pK5lh!z!D
z7^LB}RG@>!AX8_>o<+_dB~3S#i7tNQbhtZxyG;oXli>G<edpK?7c70@Z(1i&$g#@9
za*~>hVpf6ylTfWfU}vJ~tp(Z!3qE!6&5Y)rP`yB;Oxu3{@n3pgyWYNLv^&tRcaC}L
zsv5(e_4^aP9(GQ=V6lJVJR=R3{+ivAN-Njg`|PIwQ{*70=Z)PdiaKt2Vj133>?%s$
z^8IivG8Vff(sdxgW>=c@qFu$`<<{*K=x~wvb0%Bj&mCz23(LA2F<-tj=KbxxzCAzw
z&(G)cH$=^i-SsZ2va<5V-fDBVez~(JZP(nn6Z7Wo?&-~^VzO^<%iR#6)62Iyrz2|Z
zv0bIF17gpfk6B;)``f}ri<lO>_dk2HulZ`$(KcS`S*{&l)>@UmDvAEEH~;&)3-fF^
ztBv=RzwuO2R7|k=Q=7ALP0QUUcV7$b>5V@>FTrKYk$D16F^zS*g`7APmju>C^|lzL
z7-XG_*}UNV(+F#?;QMZ+7xP-m|I2)8nCEAjer3+_txr}OWCmMmU8v6Fu50}HK*8l}
z9QVrgkA>rN(oDI|pKCX(Uwqk=Q?=Cp+qUSt_JtZt4$n?t+0K87ZF@ay=+4&(+h4vf
z2tA#=T{57eN^cc+z4K~4dFMx$KRo*V>&ldO?gv-S+#oe8|CVKV#I?3V#{P!_D%l>!
z+OsOJsdw0HXPVj`Q1Hqy;>%B&uorSn6NL`GjobIu&`rbXM~CEzn_K2AUp4DkP;BEC
z{pX9{p85XZ_OXqf!N)#j@Az|HJVE1Z?xj*t4HN%YIyb$ZA+$!k{g<BoX7)&Xz1&Zw
zQ&+lA`1Vsc!#bN)rJUnwhR4Z`XHWcns=VQ=&!Mkk$2Qq4sr{$FW#&h@nj~w>D{WT;
zdQbn4?U?naq<!6Y-#3i=w{7Pya^vT7{Bt7g#J$tGE1FiGYMN8Kj&t(rGglTG1z%rL
zoZZ#CLbFWI;Hd1C>8lp*J94(6u(Xl!D(l(&bf)wOUbE?cZFYL?55MiWW=E~S*JCb$
zdpqxQ=IC(OY_ye+w+;QC-f%DXufc|7hQ4K1_J!TrKU3Y#{Q032H&3EnFt%AH?|9DE
z$M&~Be^hRFH1hB3JZAs=jLo$~LqD;%C0Xw7lg~D6@Ap5z-1-05<GItF6oV{7(^uN@
zYoE7iynM8JPS$bZCz+Q&UfFlAV&nJn7k9I^9DW<|R_xD=jXc?xr&)Z>f5|oVn2^q&
zWQ%!kKZ>@w`se*<s#+4RlKk;w`vNnof4gQ}{FvME@8i$PZ*Oki*jrt`Ip#v;;oJH9
zd%L>0d}f=SU3m8ezno2n`MnBeHFdR}JQ4;BvAfGke^mK@IU?+TMLL0r0n`DQSNH4X
zZMCYq2R7+U)64zw`ShKg#fnplgln$e5t%A&_|{hWncakr_Ufq)dQZ|HCDxweS@@%7
zH&6Sys`rb69?bz|oI5*(>;Hb8e%Sip=am~a2t;qoIjFz?PZOW4Rl=DWh8fq_$=**D
zbc*p<emU{~zrUapzVj#ln;RG$+<ds5|M7>1hdDSo4}#8;FL>bKp~9;lrlRY9N|jfx
z(!ZlMSjf;uQ(kG=PTv>l6GBB>zt<Tk8lT^NKYd%?U8(Z>wdH%c*XW3GPt%L-3SAv`
zweru6jme-BTKE3tXmvU>@9bSQ(RnT_Ly~@ddHLhhY5kviPy04)-u&^$<Nn8s`|X@+
zYHALP|7mtxd~o&peO;5){jFk}12m58{})<q-1k!U-l5sY<qCGhKB($A`MI9wV6v=u
za?)+_th>=!tG;xl=-8Vwv+nX)e(NJkb<sZO#IvC~ueM4hp0a4at-0>xu}{Iq1snIg
z<K>*iJ=wS4yx+E=zwKY6M(Aa;uQ%rI<+^XZQ!sc={PNp}W-}^iMYI{(HgEhJGBY^0
zIPvqxARnnaT!M{T-#4FBWjeE4U&`CeLN4iu>EfGxt^fD79Cvd``gVe&LzZV!LS(|_
zjY2iwqUF*L?lg9DaZub_o3sA==iG^(e8qaQ^4=F0Tbljx|Jg3}zc{jH*Uui-d!1)f
zj$fVYx?|Vm+289c>p%S8RoecFiP^7yR_EpUX8ZSdd-A(33_XAQdB?V?jDbQAW_7nu
zIdtoOtE9dBf&R_M7i-xce^|!!Sje#Q>Us{poI8IH#2G(RUiaVNP1R$`6xqx_&w@%h
z{c_sd_eb=9ICpn$*7B7sPKvwyW_2d&>oscW99mnuTjubBvl}k%_<i-e;I)5x`&K{n
zX%Kj^ZpUB4`1trQZ*B^oJbChu$W<2erm$l@lFSo@yRRD?8Er^CE!Hp5o)9SpI>E-#
zkrA{Q>%`N(e68}AmsE4^?h<8V-v9adzhAHQpFDe(^yS4x4<DbBRk~ZFdUd0>Em*Li
zVezXSiXvQw6(1hlmY;n3;qATFt85-@y*8)ScLu}6`SR&+Mf2})IERU)zZJYLbRy-$
z+l$TbjW`sKWEaZ6_2N)$5m+yJ@2$6i%$qd_)ti5*Z2I=y^<Sr_L5RuUw%)4|J(s%I
zD`&^cbLnR?B|nXfxqF>i^||=LtgKrMvf0K?wNJTYZeE@^`Gb%F6UWig_Zt#7?=U~$
zB6mZW@#E$!TfML&N<02)=dC>&93q}~c&hE(fQo0HGq(7~N913Nb$mEeePVHih)&zH
z(&n32wKnf_efF+w#hG7XIl|?o=C9W&*jE}A{gZe$@u4b%z@2}l9ikVv%JIMc&QOzN
z{V8B#a!y;;lKQ_qo6PsI7l%F;zj@oIO61Q!S-l#IwI?5{nn!$%N~!s3!u9QsxLLCA
z;`N&|PEXvN$+|8tg6G<^8+w+etkVngex^Lh|1T8g{8;^lMAznmm$RQw*!;6uOfasf
zdFLvTmGjTKUgLj%ASm|Yi`NmmWuK;(J^r)l<cf24&jarFICR|jc>a3jn|bGVJ8CSA
z4s0n<U9wqz*V)y!ALQO>ADa_6(IzD1c6|6&i&<sQW$(<}Y0s9F`1w}v&RYpbv+u_r
zG>%Vy5L0$pt#p&lhvThYKL0;3Eq|!mY|WbB(0*%vq7d`0#F#^q{kETPI=VjG?)c-~
zlQyV+7JjkTcmA2EW#^Blr_Vps6Pp|DQgM<ubXm}zvL|+XiXRC+$+|qNM3-CaWb5q@
zSN6q4O#T(NnOlG7!efgLR-f#D^z`uJ31NkcPF|lb&Gq5s%*u*y4;+>s^0s2*KVVzf
zf3?cS$VkXI{ane8*zygx-~M>B`Mg2#GoLy3_4_VfUwJhPG~lAY_lr=E+wta0Dngv|
z>i50-o_;Uq(UDFLPR^CzWqRG3%kS52KbO2ZeEqSV#b5WUi*>q`>TURBc0W(|kh3@I
zjS@4)tl+=*gUb^X9oCs~&HpRc&*`02@FM52{pShOl-1SQwZqpPnWXAn@as!v{|u8D
z`Dv*WXU*#3xBI~Wy0`AqWm#?+)fSWZs=accvkJZS_qN=x`+ZjVu=l@}Yu50*zP|qW
zY5n~@w$<NEe#e$~R?j?RwrBS;j$pel2lt)syb!rFTIGR;w6<GSrA^#lL!o~CaAo85
zA0I2s%el9wl6T(bvbRx7mMpnabti3e;=@C&ym9trZz7HyJ7yI!-+YEyuGFJPkACPa
zj;pM!oMDv8W%uia@{5vQ?lSgu?@MeG53wvi<js(9X^CgX<z>EWkN<Y<ao*oi=(m+O
zhF>7A^r7jQyVc^~o~>y+dhg4FC8wt@|M=@-VZ}3t|DZH?xOLOv8N0vh)y&@|VO4yY
ziKFD1*BZ~*o}Jb2v%Wo4HDA$tw4$m${>}O5`zt>4hRN>x^E$Gorb;hj1K;=44F`i`
z?OP|T+?(-j<;IHvnm_KZzLK={@&B^e-H$(Bv~9Ym==SnhmsDDM<JI3>2B}9`-`EB7
z&EA{&-%Y%zWXAVYDZ5*f4o6ma)@WPGNyb!P7OUJK(mdU2n<b~>60?m?9f|VS_&O38
zdOjAPXId2|yZh0}`@t9T-!XNh`f{@ioEClY|A~{$#^*XtlV_PN*InXUZS(E%`-(Tm
z?@u&HQJJB}_FB8y$>2-t(Tb$+lHXgW8}K;YE<LoNHUIJbcH@Ho?f<{d`ykZj7_s}D
z#E<vWKVCT);uE|3@M=(CPLWqwm3-<r=;VYT%k7n2yZ?N>9{=On?EHeKr>3gKufCeK
zvGjG=pD&mFH$=$H7C$-t^YinMyY=@u6crUsHs@ZsV#R^;_Wyh2>;Fvr{$Y~zl`PY1
z>*M=Pv#%)_8w=~)-txVUt(mc%U;fztzxV%}?*1Ue@Z$b{`=+L>{3B1U@3(i6`xK?T
z#F9(GMuJJbX%2^C%a#7b*}vBH2sm*l>PAK03YxNP-^t3|T@M-qTJMKHH+;MGtU<`U
zXM6k^Cak!1$h^pAiej_k=l6UQb>3`ytdrgBS}tn()IA`$is4pv^Z~O(qh^N{4j%31
zuWZuRopejRX6|=2UVi5N*bm(^gPt44o{YOPMQ+dItxlc_O_Sr+e4gPsyKmK<_p<A{
z1w9sW?dM<B@p}P>9Lq){IiBL*=Y+(Z8F^k!z99O(_1mrU8%zt8T=xFuPUU#}A#CpP
zHOG`fQtFOH#(x#;n37@pNM*@B*;h8_Zt0%*nXK`JPe<T!v(_g^4W{2$Dt&6dW=DMK
zV^uS8k-NaWs-rNVg{Se%dgGQ!x6Az!-ipmwb$Ow_HB0Qr_bc@7ac=0HAE6L-M8RO;
zyUuF1ubLU$b%m?`{nBu5Kdk;{o>hP5C$j@9c0MS$om43jBKY`$u$`1$;^KD_eoM9Q
zHE-Hd{_p?!h0p6srm%l=`?KM2!n+NNr!BPL7Pp_ty8Grw*T&LL8B=zq!nd*=T;Kln
zPu?fdD6py}kK=_2%f8OLiXVBKJSuAoH=j*uhz#zU^`|5x&Z1>iPs)w6cX-7*MfP#L
zsWSg_>q~=wj(SH8lcGTEf6Gm?dpCrHFR=P8V>11J%dbC<e*3pOtz@e6tbK5QpMA}v
z_f1FiS)5*eT`LnYoAubHnvhs4&eBtLFFpmWU$3^_{Xy*E1wAYO?vAMar;znYYP&$B
zm`LY@I{s@_cOoV=Z?Z4HQtO+c<5bn38}j?B;mYoSs+!ZX{l-p)f2?^L>VMaL=zPf$
z>G37ke)_amTvuXtx4c>-GG+cf*3HLu&TUw9?2Pl1yT<P-{yb@){^7WHZ~P8#kK64^
zg7>sHJQSW=@Nl=x3jOM9hZGiuG`u|CuDmANVeav_Wn$<5#IyOOTghE8U+2$}<djk>
z7rl4Afa$Sgx=g*iQxkLETkDtI`<ZUJ$y@5X`6}lg{<gcJ-;3>PHVTOsN!jn*w^8Vj
zsKh;00b8M3L1``LhVyUV&*o8+HsbzjQR&%yH(e_r;NaWeoec7Z`|1}8JN<e0!S2|q
z!@<9+l=oXTZ?;QSQmxu9)f~6hZDDLeev9T~1@WJE%KA<&b6;o1D}K8FQOZTXB~#>b
zf*6iZc;T7x`2N~+$@^n|%80f(EuZIHyKGCns8`@yP8qk^a<4DlE8G#w#sjLA4xIS-
zLdZ&F<33phu{;0b0@BwVnYwC!!L}58zGweC9?i;W|GoNs^^1-yZ_&C_5%(Tceyp2o
zXi#LctCi1vO}zULue|vx$?3T#E-zD#o!j%6b^pVVk9x}wM?O)Kuc`d5>9YFOy~J}l
zW}r36zHw)2|Ns47ysKf=k|iwC=GWx+oHF3qRr<PZqO$v<@bz&WeSK{Yrkz|IwN?x?
zBK3a%|GvZR{KZBOU;lhQ|M=p5yH_RF^D=I3O09T0^%rvzD-&a%jAhfmzrXL-tXZ*w
zL)N;?B{lW$_r;)HD_2*C7YAxR7t@XE5!K$e<LB2C6KfMpiawWb%AO?ORvNq@xJOda
zOEx5lm!;?RAw``sO_MZxk<2L;)u9cx>ZTeRxpI>g_lD-==q&S_`|88j(9qBoD<7sG
zTpzdo__ejsg%1ue-q>q%VvF~5Jy4~^#2ov(@}=LBAkC)cX4!pp&(F;*)oW2Z638vC
z*WwcN{rR%C89r)LrcW=934FXkr(0Ov4|ITETiEM+6Kc!3d3ldsSs8qBrEopB@!`XV
z^Q-^g6|uCmys;sX`MBsrX%;57=3Q(_4(gn@T%`n;TyWI9)KK{F#*~xm9Hs`g+HB?j
zx93cff062{RXcBX#jd`ptoro*?*~=2Q-iIgb_<=}^y1pu=w`;g*j*(D=hy$^-1y^t
zb+UZzm%znLK9eR-zPQ}~?&A}>u31@H&(6%eyo5D(-@bh_3?H9+tlM{EYj${Z_a_l9
zRyJO#7C~jV1=Zi*efa+0I^t%InX<k<KRchyfqk{VCmcQ4cgWDtFk*L^?vzuzn)$CB
zOFHv=@9yA(JN_@3#Ih*<$ln)oRx-KF)k+a^p|AffKNixabGCAhzID^%*64|$SGPR)
z-|5NyP<`dz9cPlv6MbJLrJq_KKEa0RvGDwLpKm-pWo+@Q_ss*?T7a6|$%k{jTZ_JQ
z?~n(Lxg}p<*b;QivEX!!ymhv7p)X&McHhI0i+Xc3{_v_rU$)=hpZ{5>DP=3O+?>>Q
z+0}Y`uD$py{CD@meJ%A1!*6J`Xg<!f%i9_~VXbBVV%Ggh>DRWeFq&!=d;5pk`GmUb
z{_iSk;=Neo{_lIqot2*<yzsz@cU$Y_7#~#ZVylnMz4JSOk=drsUnOPIuKWJ6yOtf_
zH{}@XS*=v3GkbQwJNnX6)$PrX%R3EU?_ybX1XKj<z5Q!p?h+wKEx{v;_RsIWndKg~
zk#V{4)*JJK8o$)!z0d7v;n`QU%GT=m)x8I%Y~B2$@=RdL`={@|%YMw;caiH$_1eAO
zzcs9u9{U;E*Pr?^^-B2Ni(flitmW(@cxB2Se`%Q2Wfb$TR(ez4JNJ7hl~?F#w)~xT
zAhj`oBQ$~~={KL-pN5AXQkC{1jeYmacTe56gF$k4o#VHS%o@82#AY4(bK9&zsO!jw
z{yyiN`v*H-+w;6VZgXYH0ny!8yO_1(@`HSXrphnTiub6k5tNwUabbzygkL7_kA4^5
z{;%WFmA3b(r~WW4;NWRfQsC%1kkGR2J<rUp{|EfSU+S>St*ZXT#sF#<*#G(9Jh@rr
zhlr3+)3)5(N_KW~f`Wou?M_Fp4O?+FD<wT$SzDVsd|gaog-+6e2F5w}w0D%fl`=At
znQg8#)obFEDJ@5ixVX5vIV}yk`|aobyzPq@En?cab0=tpQd!xy;Q#BmS|4rOcr$wH
zlqnAmu^xZ!cK^ZS$Iai~-d5Jr;}aAV{P6iR^Wi^pw<T}Cz3^hjgxRyZ-@M6LvV6Ju
zZGl-AE(DyJY5aU!{p9GE>th^GsvWm~y|v`x=Vy*jj^BO%>QS$B;)4fuoQ1ZLB_@aD
zYef=fU4NF{BJjvp<3J0j-Qs)r*2L;Bb}#mnxTiLHa4uAl;8AWlyQuN3k9EZ^Ddh<c
zD!h!!6Pi+UH_SYhu>Ivvz0*&Xs@JyF%kFl+e=25j^P1YdFP?AUWKj}zx%8SlW$m+~
z8@l&wA5P~^EZ5zioG@{z8ha%BufwMvwiuKPdo@icIG@=e`c>aY=XWvtrn-WfgIUFj
z0-cPF6FwVEJ0{@uG$C@@^nI*Jni2~o%=*NhR9ZK>ur&totPZ@MaKJnG$M*OAODyG?
zd~CZJA`(vjNIvoBY$^BU&T`4GrTis-!?UM<`}lc=@`+n-BkNyFeXiBKJj3wu<L-cP
z^Ye^l{;EPoAHus7MU5}aezW4r&Ue4H1q^;v_(gxoeIEb5GJJK=hc}Il20K3#PjS&`
zo^QgU<i@jitCW=R_sQ*hc@J|u(C2ORsi^(fdM&0=s=Mv^svXM(RxX&t;&gyx;r6h_
zx7L(dZFmyKBeCaBx@_Bh#RXs6vahduxbe8$=N+!|g*sUn85sq*S_4*JHIUj_t8bfg
z!(dIs#z)&uM(BF_`tn9?&+EN(>6iGVE&2E5K(m1k4h%YC+{gN4yZ2UqzgFGrq2g3k
zWhEpmyi;eU@j4!ZmEIfnvuG`q2r?|M4i9_1_QK1x7j}He*IhY#Iok}-lmlqL<EquR
z+H)>Q2CWncUgmRffn#&U%h^mm9>tG38P&43O5Lyft*aNm@6ES;Kd-EhxA&QC#%mOL
zcj3x)E{tmPTs0B|9%#4i_u`p2VfXi$Q=^Pa*rc;~!p`0LqwddTz}Rqhwt4cQ7Ea!I
z+cPdI=|peiVE}d2cqENjs%rm!Ukq}3?(J=bLCcp%@2|5BTNiV(T+(-0fX0LO@A;b#
zUP!o*9(?j?(VD2OT)DTlto**`^3m!Kw=Qm+bFcW<a_R5(jjt7tuxa;Nnz^V<I1nzx
zu`+;hvM>MINZ!?RXDh6D=B5^O$X|+S_T46}V9hmU@7{%O;eONG-!8jKwC%6Iw%OB!
z(;tP-{ZhTY@`=(9t(FyrHy5tmc;MY3QPK1L{YRHLer^B!!rM3E?&tE5_{AUME^XM5
z_isk!vUj~3cTC!)Cw^Pr`spRR9oG`Qc#f@IZ*Oy+FCmt7!rdRWJeKJzf)1}(*>uL9
zp=f`Vkb*^;sbu1XkV9Dp4ssGtu0E7HveoJ6fj0>bmktO#`S<sC;g=VI-$kA>F*Pz2
z?UYfP$WgU--%Yld9ZfDujX^70jwUt6t^fYxLdC)Wj-4@l8zXp{4<7irW6x@jr9o$A
z8ZSTiQR3^t<_mLdUM^e3@v+9Kl}WJQo^Rr+%Jvn4P94jIKgKdBwg@=c@F+W!?C(AC
zGueV?YWk0LZN+8Tyl=wl%Gz^QM(mapb7s7sx+B!1eY+HoJ|jb?5#Pq<GKJ?C?rylu
zGSh8i^y<WI+vd1(#b}(5=xg|KQ@|_h{WYzyV~TY*6raqmU^%9BJ~}`_;FO^8gX?UE
zy%`jiT(31)-CdA-zW#2&%-1*8iZT4*nR3(TkME+5(LN2W$7iz29m_L2#FxkZP(-lP
zW5&0#zYkRz4lq16`*QSHV0+<P3480?LXTel+IMGN;6gpcI-#0xF4kv$8_8bPi<xlo
zQbexKsjcs3w*0-rY{=U-ox!20K77x`_v(8}b8K?fWdB=x)=c@-m!Eo>x1%?%k)7)H
zety8Z?P1RE51mgiw%&U=p@Nga#ntuUWq<ple|~;WG^jZDByaQ0o=HO2|I8_Qb3@R3
znoj1%hpG$<LbN_U>ehdBRQxsH+dYc5wzA2``;PM4|7mdT7BiKIV`8|x+&_QYL)99M
z^+t>LoU#_zocQc~-uC3%+j4Jg%bo51_Q?s>$tPQ`t`2{EX{q-NyIQLymwt)w5p<f>
zzh#R_&F{C{<-`vhZxvSeQ_$At_P6_~l9ZJ6L$BQ=+05Gez46^A3)|(KuCI%g<`IwH
zS7RBXCF<5I)oPf0%tRvYkO7aFe%zVFrSo!MU0JE2t9$g<*VjMwmU@1vs%`#%txurS
zC1P7nWb;E+h6|goYS`TVYadbhjPu;<9gXkm&E{UsYrEBK?v%;3cq^Nm_!-si51t1m
zF-A-C=rcC7@*j1I%{?eDer3+}i<3g7*W^h$&o)q4bMS)@LqLm{Vdiy(HS(X>d$Owd
zT|9!1@^Bt}@&9Yi2OGu)cc#XxPaO>XBUy_6JDm8Neg0~(>BJDW(2O0of2-a*8qVRv
znPahsg`tgKzVFqmtU1=@=f1Y?Y`B~ETy?`<OM}^G4QB6s{<q_7TC?Bt$j={IofOsl
z=G<6e@bkbz=ftZS0h1>_Y&*sAF{dY@=R&*Oq7On&9EHqW2B0+VF`3gv>j=-S#y!f(
z2`g+)ms_?}Oqo#DEpY4OTDST7{BL?+{M)ba|A+I2U<39-#@Ug*hm1c9+<m{?s^7cj
z)`G8hmoGT^oAK74-W8g*47=ZcV{PP7Zi$d&-~4WswO5`<qettDf3p{I$X$4mt>k{T
z@otve!+-B%BP12?xl2xMSyEriG;vR%`In<yigNd?80_zti?ph1$Hd4g-dp<IIM?9G
z-E+Nm_J&T4{At^dcK_e)qo^j=lGu>`u0Qii$~Ea<E%)2Qf2}#ZDY(D#t={w{PiNlx
zXKHin-&MEy_jeYjuZh^mq`&veB=^=CJDisL&HZpQeZJ{y*?o6Y|NZ&-<Im^w6Q@rP
ze_wgLU*0_@=kUYn2fp52e!t=|uih!;77Ney*B^r}+<JO?`cJ*qaCN^q4taTcVmc8G
z2OPfZ*C@1@ob8jf{%~4<|CSvWmV#Rvd%xd1d}n9z#l`OY`%Wt^IhriN_I~eoxnn(&
zmmll|EvAaA|NGT#t99Wcm#W_Xhc}<M<6eBR<Lqqn&#_$VRfIUF=|na$GE3R_Sugt<
zBavHGGxw8C#Fjhz7apm0`L*TXri0Z23f$ROeljsO9}O1%@Jh<MZ+ZC69ae{ywzIc9
z{Mr6Us<y7c-QMSpp}_28a;*!Sj#YDHu6c1#vEs#bMuC$py;kw37=oD_OS2ZVEEf>I
zRATyc=?PD}CztG)9t#QHTRGeN_lJ}^r-Ueh2lsbOmy&2ZxTElK!p4XR)22PU^@!u6
zQqo2VVKpBICnu-JdI=IOJ+j=_k{bVIeV%#T*Q5Aw$5D>z7m6nqE&8F?D&Q2w(w2Kt
z`4Ol|RM>TQk!#&2<qM+kAMO@$nq}K2sJP}dJ4e>%HO|+iuPmQf{>L$bw^b(G?L_Ir
zyLQeAkM>L3^lz0+y!QM+nig~Rb|($qCKo|=1E-W6UY6|V^&#Op{Vrb`;uZM|a)MGm
zKAb<{`|b3Ew`P6X%13_x*#5fv$nkrv0n2heZJj2iT{pW(D16)H`({Pyfz3^VckW$Z
zTAT7#tIcfwZ&{U{M>r&T>b492+IQvL!q@9XUTyqPKRqxe^U)5YL#8Vu8p7o}kFR*g
z`+h;t^v$ZjH<<hs44JKMxvodxyCCP08P`))-}%pZf8ndRejND3{jRQQl2go5P6+74
z?wWGQJ8xtC|GGQH=WXZc3dQX#Qk_@*&eHEz(Nx!NvE-v&`gwJ>MJe(Uz4NxNmU!ro
z+~3T*IWb`I#Rrr9?J^A(tWf><{rmAIR&If(ZJy;pE4Kvh{&)A}xw+O8Crvt(=(=QS
z^o{~W6`@Y&>$70}%v_z*k3fgS&$BgISJmvGZ~%0rWXX$w?O(*@<oFsL9$eT8?_&z)
zFTMI|;-sQ~&#qV1PIa$wn{8KXb!~0*anEQ+M@J7|U)P9;$70X6o7}JY%)9UJx7%Wp
zX-{9j?tXfD`r`2QaeT4$3i-@-cDCYb(Wm*=tIk{N9ALl4_JQ~hZ|B)HYp)(lx_SQQ
zjk;B5Sf>i=aY`h-+Z$N%XP!s<y7eB{lP>RAyy8^RUt6(9GoKs`Qn7t<<9vAXO5@TK
z))B8R+3mQHmt^uT`ts_F4^_7t-D>Qe>R`sZxVq&{GW&+KOB~a`T};1rS>o@xbiKES
zgSQGX2Qx9=U$*~B!uH!6%iqV%v8kN&`w+)RBd?`Glhu5ke0+Q+uTOnj7V_p+>nm>Y
zm;gz|dA=(`l-@jSSM2S0uv^55Bhyd=(uO~m_*TQao<B9y`@p6xi_H~F1+^CmUQM?Z
zImkRW>v)!y>%o;XFNnT>w!+9M?;wZ3&DYjHj{BAG=zPP>ykNb>!Nfq{<y`W;9dWA_
zC$(8z^((z*858+k?M$euOsHE&c_NFGOW&N{6V+)<J;{^*F*4{(_~Xddw`U^P?xW`-
zYg;OW=W|#dTlcp2MxyWh6II&2y`tXrrw&c*7Rk97bF}r;#xEOPRNOS?WG#1@-(5a=
zxx!whnTt<x6wVJjWwGa0I`b{|ucfPGw?_4v->X>c>f0pTeH3(18E6-3TjCGB<u_-V
zW{d6n{my#%?U%Q=>-WjoaxJ{jcynf+3!~Z*$$0|c)2UNWPur<laNzQfA3q)(6^}2e
z?BHabG2z*=o$NC<=ybo|_nYr{pKNia{k*J8OFSh^v!<N>y^ulpk={J1ghgSiFK$eB
z7ZDe?zI&~WSK1);lnCFdPjScl<&Qr)+PyGr^-sN{xw}eUHkIG66<-^*wP@AcHLE^X
ze19VHB=fT6svd#w2@;HITVfj`=iY1fP$*lqHdo#I<466S1~W2iwpwz9bZ-1{k>!iu
zr{YzzlaDpsE%sMVzHHj3rF>*}M~V|q>^(`_d3ldRtjieMS2rqOz5ai`NxVqHA$~Ro
zepQ20;sTbIER`Q0xxTrvk=bqW#L2ffKAL^}_))^X&L%`_YVg~P;GhNfw)3x<dhMG4
z6T_z)5iLE^><jz(?=KZ_^5|BI*;DZ`X<xTOi-1!Hd$NRvGn=#MM+To;-5XwHZg+Od
zOJGT2*&f^QqR!s&(c?P~k_;R!UO$f8adrAD@rbG?Y`=6!_>ijDRo3W(w|YNt%JNxk
zcyM;j>85>uR&Zx!&+riI`ydyuyyo+7fsQGD+tqn9S}*M5Z`c|cFnKy#z&CY8^OaHM
zuD5T>E3J6V(OwsRr;TwD8;kPGhZ-SELY*f&TYCr=H9H(xaD4ym2M6c>R$MW6{pGhO
zRhW9-h_&o6u+)3<VuAThixra!9JRy}uAT7EnK!FJ!2Y<{ox7*p-}DC-8b8$Mb&Wd8
zIpeL#&vuh~rA8Lv$#Dl>*Veo2@Xua;d-Cb062@sfO3KQG|Nc};@Z8(0oxeVA?}v}a
z<&#fLP!x$PVsB>WKL)y8G4f@_gz5YD+i%Oi-#0<vIg|0-#QXc~3*OvVIXhlm#pPg@
z>E{T+k1GHE{oC<+-ENtE_fm`w=9Jw%Kl@<90eAV@BPS0<<)@g<o;Ybzlbmgp!@>eR
ziS>3#8*i-qW^8Qy^8SQ^RrUY>@v--8)Or2s!P5El|0LP@<w`Q;=jrI`@-{X$^1ao%
zB~n+{r?0Sf)v80Rw{}i3nRGJ6vGC)4#-Ho=elt3f^jvJ!?&cUh_n;slv%EVT>EDi2
zKbh$M;oI%};)t2$U44DWnE7oO=K8gJPuH{jYMcMArnYut!a*jTs4XX6x<)VvC~zO1
zajjTE$Ya7nJ5K4`Z7wzrvm4%3tiG>yN7|m7>DbSNJ4-ZF-@O&=dE{kW<hA$rz2)kH
z91=En?0HV7ZF78G@Z5fKcZ$=N*%G}M^!{mht!wa1ez?HPX^->k>gb0L@3SrX`l4X@
z?IeaHo{ig#7F^-V$duT7bJeNy$9B%&U!Ex+c=y+WvmY+%y*)g+rK^#X(IH<|;Xwk2
zk%@^&?5>hVzva%6kuyK@3O!Pt;-%`=FV`Em*v(OEs@2_jTSB!ptV<fUuHu>|CNjtC
zggs}95etuG(}Ri1iVq%ab>&c8k|}X*w!0l@Ci_v@RoC4Cg_)9Br}{p`aw+afY%yXv
za@HZ>lJ^9S$FY~%??yGBT9Y48SgESRb}O^Fz+2Kv=3%UT<CXQnlh<7qeed{A@H^jw
z&ZmJKS-)+Vg#NKMUNG%8@)2#-u-YM(y1eXwANM{F?qykbMFo}Rn(Kf6(|fJ_{JYSc
z3VY_t`YF5C@H@@2UKrBgcRA@|dZ0Cn$}Y99_fs||XBTOj{R!-O<Tcs*mjZ9FN2|nr
zeUad{Hsu@FO}isXrfL0|_0zI$?<ZChwOI@<v*cF>^aXzGPY$}&%@KTL*Ao7{as9f{
z+Y<i%`Wk00xGw$tyox^`kArSi+2{R{qq4FRw2b}J=g+fi*2d@^pJ!Wbka0mlJmlD3
zwEBA;@1dz4Dl?4J`LeRI4s6o7wl<o5_uh}cL;GYbh05>Onn!KV<84a}h>Ggkv&Ux2
z)TxPIUtQgBi7zovSX#P!W$<#VlHBcicPGr8+37u9uQ29nsaQ9weBBSlbul|1P5QRi
zb9LC-53g3QcUoCu_hP%AprGK3`}^(v=Goj_a{U*tb@@9NFRw0cEoI%Shg!K6Cz{v_
z7}?m!96WgN#@_1f+^crwou6lWV@KiQ)3?5hF*P!rxB1LtRsQbHCOgpX>?>D7LPA4L
zf8LriM<(aShJ&o36RlrfT`dmkGtHPGp)u7fW^a|KrKM%W)~wLUx4HQEjy*X!Sx`{0
z(Jc3tf~~DAs8nC*+#VxTu@cda5Pec)`TXyWQ?pF7Km2&yZ!NOIu;xbrsK7Ovd4_dr
z<@!5!VnC-3RDXL@m?^PfH!B-k(x)dUXP9IP)x>N$y!KW^&)MnWN$%IoS8U9Pxx}t`
z&V%bs>q*aU1BFkH20aH<YnMEGwIQuuv2R)E!Mx?Fj5QNFSR`)Rau~b0C|Dgat!K_v
zv({U4^59B-{e_>naw}Y;)Z7jzyqjn6rFyCCBKF;C8FN@CWU}<VY_NG>8U4)k)cUwX
zo%wcUnere1wlBQQJURAOyLyHy+ppgYvQHbb?;T_~di1D8)fbIRmoLliI_}e99<Vax
z#qI6-Ro~vcyzuw!F@tAM7rr{eDY0pD>?J$Jvl9arHsqh52U-=<<jtYj;tpB(Eim06
zG~HqLcji^y<%c6G#dN$kJ~^_R^T@t{Hl8-EM~*+-Y<U*m_!xU<R#R#&s85yq&+W>T
zckMgXj_dvvdVk!&>Bmu@#`-@x8qRGGe$@$o-TdNnL8ZIRI{xRo`dlR0Q(tiWaPx06
zDzT8@E7Qp0nH|{PHHCSFmo3lRtNRm-ca??vIsG`s!4lxMwK;xw9mgv>p-%zVb+p!b
zr!M2ml>Rhf>u!mo=~p&Hzx*cpF;8eJ$Hivn2^IA$w|slr&fK@P-gGPS!5dNCZ%acS
zoIfok5)v?@bM;S6*BA3%bT6FCY_KF)Aw?+M_xsMdSMv_8d=zU@lq-C0+MD)U5l^Po
zajxtRdeg3_=zPKclOs=84F}i8_0hk!-hOLQ`AG$|dv3D2|Dqi`Zs`6k^3)Jn<lN2&
z+As<#wO+i)*ysJpV&%$}5=JQ;T3T9CwY?EK$JX!v*JYS|Y{v$pyq(6Ny#Yzj&djX%
zaF9K5`|X97Un&T78dQJFc~Qdq-Lm{$jL!@M#<10*Q>RV^^_Zo4CwQm?XoyTW{ZxR1
zWk<<Np?ejNd1v^1sXKaAqOH+GCF@hE)>N+je?D>d$yz_##4x$^^)=8DXnL8qrSFzr
zkF9t%GyQ;pOiu4lenCOO9pCR&8`l4;iP=}P^W^pDwPEdIuEIs?N)t~kod5Ov{d)Pp
zz`z?@v!`>fV$zG>*TZl3qd_duWRlau1JU_=TOT|~n7-xzi^cs(zrVfx@$2>a*)?nL
z=Cz-7dwlmD=(fm*_p0BsGGuIxx{<SO_WFej7AQ#Yu>E;%|No$T{hx~~zKQ8ZwIm*H
zJD6awVACccrh{Lr4Y^vG_U+quV^^v6zF)7j{pL3>XP?1vfL*?(VR~HEO3&+{bE|%T
ze_tLM;Of2LYSzc!@Ap4GF;Ur~`kT&|D%<<2rjZd55>?;d^@1jT;`i4HaNRZT%ibng
zxTiq7PxMdMluOMki~<Af9<m?ixNvO0^se^1&4PygO6xjjAG25-lYDI6W>JfIajo2z
zRx{Rqk-IW=ijm?j)gMU-?Dah_q&TMTdHFp^<`C2MzNyN|$#zBGrY=xge9QK)&>`W4
zE)5-ajvf2Wd1RL#J7j*$bawRBrFXbuOc=s_9TrM1xWDSiY(s`aM;x*>FL?5`>`p($
z#js%6GB$C&m;+O_!zWCi&fb0W(Y|w>4;%OIw+9UZe|vj-ap~)8=I=vy&RV*PYuA+!
ziOri6wRBj#zpv?>F8J$*gPb^fYLL(qPR@ioUv4S22o$Bmvg_tZ6NAj4#8u}Su7<E(
zThzE(e7o?YtR4q0w<pY<Msh--LQD3&Jz$V0)w8bMbw2xKGv;Nlyf;LfB;<;0aG0Ym
z@Y`ukM{9&2Z{rDZrin~E%1o!D61RsOPFvUDI-lL!moH-4Z`p~G3x$|A$}d@^;!%6s
zdCi0RiE`Q74+czPPR^9`dF6EDY}JjmCKYZrvdjy8I4AluJXyFgpk;eoz_I@>$&;@&
zb(!dD8LbKoPHOQ?UbubIk;j~>OdX+0KaOe&-nhnoQ1*|4K;ixs8&-O)K666TP+|KO
zhPfBnnrE`Do~tUzxnKg9fTW6R%nX@}ibWhh{x5e6^cDNGMRG@2tt4BvsgK$DXdXwK
z_6UX6m?ciysWOW~-wHgw&BtWkDsXN2iWMA|mX;^Zo^AD8-h46R$?hdqKY#pC(9qy0
zEG+c!@Mv&)xbNi7ds@cE!k`|QmzP)bb2nGl#KUd85+)fFq_rOR?Pl_E>yc<wpI5=e
zbJ$`1^}{)4&g-u`FAR9F^Z7hyU*E&um!_Sa)jCnx{m}XI{AIgk#kyIGcFKgU7Ij)E
zkhN86>eQ(jS67LC`t)f-!a=5U^VuJ^fts9ocVBH{n0$G;fAPK@J5(#4OmsIWdg5{J
z_FlmRqx^d|OO`Gzyl1EQ?$bqgc|{|mOR9`&SFc{J`2BW!U}WUU%G>vJ?Cj+9_y5`C
zoEXKsQ!wGv&*$@t@0k_Oi_kgt>FH@fVPWRAVcZivSQZ9!Oqd{$u{BDf*G+<l?Z(?O
z7kBr^ll|=u-rHOK{>D59g&jYouD>h^SQ#SFeRRUf6m#c5FK_RMj~_Fy1@AL<T70qK
zQ_LR411t=nr8AYEpDo<A>tXA~%gg<b*Z=!0&!zux!r8RlmG>9z*df8z%*fW<_<mE?
z$B!Qy`}_G9Em|ZXF5VutHtJ)nP{am}E3rqnzB;XODYo@uShEzj`TBgPf1WB69MnRT
z9K_l*LZgrT*w)^EWB&V13EOT>j7@TgTPc_-Wz3@{?XxAZCHRRDqezgV(_hsN?y1UZ
zA#91p5+5#3pA|4~nd8%|QWB?pH@sN0#ggM=hSN+2A$h?Xr6(LYtDOR><2ywE^lQ$H
zSa7Gv_KHh7yN-^7;PfMtIT<<_e{eK92nr}MJvo~&cl+5i=g3G&EiJ7DSF;k$W+!ef
zvX`GKP(I0P>4cLh96UTO1qB8*wRblk^sarAW~}q{>4p_oH(b5aur=bqrR?4c2{)})
z2d&l<_vIfQaOn8^^S_QChvJj6KkGNBfVyJWg}eSP;CRRHT2Q~wTk**2PEkVv?W6~n
zyMBAVY?-j%kV#SGA!k5~I;a5~=l@FE&E>v=%NO29yG5M##I4xRvhbhK7r#%BcZ)nq
zdU)y@NBB0k`5z2xraN)uA3A(kP)@F|?(eUUv0R0l&2n!&xUw=Bv`p&5L3VisbMx)j
zEDs($2<l^t>BVqN^*ZW2^=$O-Z*MndTvS>Sq9wu8HoM!g*DZN+Imh-09ndY7jm+#5
z=FF)ncAV#+;4t5=_QRjg=MSGh&!4qb>f^_cGi<BP{(ay7f9IpjiD^EIFD86_b+u;t
z!-;0Ow_5sSt(A<7CcO{h$SmCV|6etiexXBInOWJJ8;$I86%Fr$I%ey}?~~cMaifNg
zj!RIGP*+!1!G{NqbF50a%I}tngLbtXIN$(k)a~546Xa&U`F6Zpqhiym?f?ByW>~Oc
zg8(Ndr-q*1u}e$6C(fSD-RaVFb94IRgY5Dyd3kzIiY&v{#dJn)PTToe)4V!(x!=(Z
ziHAR&vwjb1M{jNNk!U;Ez{tFz;$u>egkjTit-aF&G+dmVn1qBfbT+M&FzEQ=>9WLM
z>HboIL(-id4NE*!Cn-&>neG(hBdF!-lcAB+_9>QA@t*G~hKZA2{}*(Man}%86uLU>
ztdhh;fqb<I!RfJ~u(bdl3cVc-CQ423gTURCqtM|S(4Zq|bQ>giDXHUVlFipE!62`m
zn`7C`Ev~m<%N7wvM#hZW+jQCZWH=^vv<1H2lysD<<joDir%#`*ShudtYw4j&OT7gp
zB|ABV)l7Eo-I{&<+Rq(#^Nx24s~aRA<N5RJ^?Fdj=eF3<!=q!fe`Cdh`E|cmM!qw9
z&zWN;eQjNAw`;dpW8#ndlCvgEd-UjNH>hg8pIWhIu66k$|M_-XB9^vRKA&6u;qUkR
z%4%wC`Fp>L`OUE?{Cwl*=jR*q?plFn@rriJs7>Y+>t^M*`=JoFHY#-W+J**(6DdYh
zrcDD)n^%8(b5K0KrttHQn>okA<7-<_PuG78Dmcr^%!Gu59z1`}-s|>w+Vj_%N=ix}
zu7<}aK0P(nqUZ@nQBl!?>#srHtNZ&a&_fCqTA<B|0!|z&Ths0dLfLSsD4Djz3!BsZ
zzr49Q`F)VhF@O8NE!X4gWf>V6E$aW-Ow)_yT72=vrq=GNy>hIqtOA`b2D8t0^!Jy0
z+AsOJtK_AS-(0Js<&tu`#>T?xese$@w|?riP7phoW0rh(S82`khZom`Y1jRD$gUHy
z0hExXL&L%zt=)dFDQ>;Ho15F*=W8N2vq5)Wan1E(pXn3!yt4S&nMS|m%`Qrf2NQPa
z?s*dS`}_Ojm;LQ|8yy&W-I_BmFMD`efB%y=mX*RYecGzu?Q93F(nd}pP95w5A7a5%
zexL*c_x6Nm@6XIMHkj!Xv8zNguKsVSM6cWQ?~!qFd^=<K76x!^je7g(pU3A-si(y@
z=$tN>lzTrtzOM0V*3;cQPEjp~+xZu-S=000$mZVBZt=pGmsIziR>&*+_U5K_+jNEl
z3!U2&jArK5*(M$7usZ+x;$n6mHQ^K^NxPp<CRhFT@%MLkabfvVWqYhg@^QpN6z6g%
zwoI6fC8axgECwBJv)pfPQFOhhr{{{5D;w9Z*YE1;x^qqcVSH4S)Vi3Rhsq`69M^^^
zTUyS1Z^ZGj%4{}o^|v<<ck`^@So^zdpSQx<332P$88+x}&-Dv`U6GTc)8eG~rp%g&
ziK*bzlatoluC5GLFL`x^(`~V!&S}tza8_2gQnw1jLk+Y9qDA16P(TAGJmtWGbwXPD
zhX)4*x{oGEuo=zdiLd*qdS6x0{MOE5_4}$7Q|DTjAIjVQIhIW^?(L6{j{{bN3O&<H
zmo811I`wF|<dT_zT2mPq76x?G{{D8=>fY}1{0JQ}j#j6Xl$3_ln^w1Hn&-<+(~s|a
z^eAb{^y$ny<eW^3pZQF`>IbtQ;x;D_Z-qy@8PHtp#G%N-kYXfR_4QS2r?C2>*xhBI
z0@THYC2UOu<LtA?$}5lfdU<(Gm^krZxn$haW8b$pxAWCZcj~zQ>v6yR550r0Wvog#
z)<$oCwwvdYkBW-QfuxNL41fOoS#U8UYp$@I9N*-VEE7Fi&YU?Dbv#r{)b8JpWEK{d
z1uIr?FfuZB^!B<YCMupuGd^_aP|QCYG$(U>OoO&aQJrlL$_{M2QY;Jt94rPBJP8tP
zsi~<SK7T&E$hEuR-5tw$t5x2W{P|G`PN8wne|&r_lHk<QEg~wasIK1r-e}LcmzS3t
zmc9z{P!Zbat$6mpqodvVZIdN<*m7=fTYJrN;lhOmQoSF(e{YXkyYKCd2M3!!{`q{~
zdGW;sixx3WoH+5u_I&v>X~tDwU$O4K%Qx5W`MTxKXm0Na7s8sorgf)AUb%9`VfEET
zOO~)4J$h6_Tf6ycR;!EB!TtaL=C`!9eTr2p6rPqkan77G<&tqP-`w16Fw>`Ix?@MU
zRox$p`>GYHi!XNU|M#o=y^)78Xq@5j_3PqUTcsX8e0XC^X7Jp^^p77u8qD+w&=BF^
z;$mVj;Aw8<7Jt+#9_Nsns@m|{Q5_U~c0Zp8YfSYr;9+ibV5qOJ-)^Um8pr}pdw5xA
zKobv==N_KjS^Rv$)TymaO-wg(%zpg-4JydJmI|q=s($$R@nHG=+V;rJX&+;?3Y(jn
zn5Imh{yDZS+-RoHi4!Lt?B;RWb7^Ps^B;N#voC(1)+1*tHCf%?EizKl$=Mk+Z<KRy
z&(3qjzG}h|(^`)v9h|BiE+8e<b#-<4;{5yjPMkmAzJ9&_mnz$|Gcy{w#q}5%CQX{8
zAi~ASASx=FR~?65VpJ##-e<-1Lgr4;(G{_~%kF-YIBXzco+tC{{QUk)mx7)=eVTY@
zN8yi$?eYl*5*4ea>|kci*%9XE#<r{E<)L!PmI~3eVcmxgIqf_BA?oGJmkE(#JcmET
zay@jszpvIX|DFw~f#K-rc;RKqk1v<~-&gFrn#Ib%!NSBNV<Axd{2b`G9W8BbK~d3G
z(4v>Ox3+GNT^zJBAUK$LVF1Tmzvq{pW2B?)!r0Q0K#}&e)Q`9G_a|Oj;>p3u*?2aM
znZakaS?}{x9jgNyI<qf+pDyq&c2^0f&goCFZPzblZPn1zd$ybBQ1i;*<&Vyq-*<_O
zl$_$F`lZVD*_oNa?@hgy3h^9vSblk7@Nz#;KnG~JBqS(I(~FJL-owIhB*`$xOuEHM
zk@YEh75PYo3p}filtvU=1TN`hZjG8_QOIO8lP7Ae7`TK`d6abX=FOVv53YXt{5f%B
z#1Fk@f%Q)Nx5wyfYj?jF>X^+dVZb1)?&sp^$@!$nQiO|jUhTKY8*jf=t@rlzZ3QoK
zam>urbaHlH7`7Uef9KfM?mCyPBE-pXAjeEuUA_JFa`aT}(e1>jhMq74oM!3T+uQ&6
z^~*^?;6R4Sr&zv1#l;sndfg6}OUCu4MoyVF?Gva-Ub<t)jQ2u&<ZAn)r_Golp%b-*
z<LA$x0-Y`aD?=*&e!af%YL@h#Z)av2b8v7l{FAT#E_**^>wm^Slhv!smQ-(d&`f<F
z_)U(ltwCW$!(%3{@Q^tR!jCpC;?OFXxK>9nwR6oTooeUIg}QS~mhHaz_~+k){Od1l
z@x8nx^Yr(>RX?i|KiNF5nQWH%X-=^nyF*5XMxVTWU*zVr(4Ue<8X6orr<oX3ggCjl
zxMaRNpoYH_M<q)jw%UlT`}pI9D^_qMZIn>=n^RC~d8D(bxcGmZi_e_)CI*f|ohn~T
zdE4XteJ@^QfYuTmJ$m%P=bsb2mV%c3=H1<udike&pUltS_gh<A4WxRn%Gnn`^H~w1
zRj@OLgN131Rp~0fujm!yrxlAC(8ZiM6nQ7Lx3foW&0<}Akz=M$+w1G=ckfbp<f1k8
z)Kyg*AucYim{=x7U$)bmzT6Ate_>f?;^N|xaB-2VhK>%)VFOTM^LqXMxYhIbpG<M`
z^yE|#;=Gb&daOs1nXf(hYs5s47SI^TqD4$xtxT)K)-F;oMNb>AI+%RWgH5sJhOdUm
zzr6-i&OZ;|>9J+oktD-uy3uWW_SjTZRVkU7O%pRPFO=#%26E$;sI{xT6_%Vdkm@y<
zeRiGR;**Q_^ZU-<z1tcz0QKbQ)5g<J51l>B3(EUhSy^ju|N3}bUU8yF!o~>D!1&M4
z&%>?Sjz50*`~Cj*xb^K03JmRs4>mHh%X|z#cUR?-k1^QVYsV7r@2dq>f{|h}eC#@>
zos=g2k=1$h@@41R=<SCxO#apKo!%s2UG|3g?T?>76HiUi^zig_%*)d|lV)sVYy0r!
z%gz%gJho(BW@Bn(&^hh2_@aY?z=PH6_pQ2q-0RhRzvacHoc%0S^EeA-s%)?FSIwKf
zk5}4k!Ja)bQESD7I$3J$<nP!0*0qp1cYnSm<Db8hU-oU<WMuRGPBH(M(r0HRr%a#j
zyf9$Ff&~nJe}8vBKhIWBTDsf1{M~}u-``%`-ED3n#rx^grw8xf_ls(WU3vXj6)mqW
zS-A*X+A&Lv6k}y&4Oo3OKttq0hDm}1$o&ixrcPzGo6o;Dj-Rg`RI{0zZ})mzQC+>b
z`1v`|#KxB@TOT#yCq<TBU0n$qBN7ZG0s;dW%gf7GglN@#y&AqDLg(w>0#93G37&O&
z4<|Y}GPGFm?Vb0E-S)h%eEZ>_zl$3VCV;x0r%s(xn11@;CeXlPi<4rBm8?WtV}M3W
z-1>GGrH!}l6`!|l|N8nmsBYGp%B6F9QS|ma3CkiCE-tQu=jUWSmIkq~u|4|r^|eLC
zhlE<Y81$q$O9xA-YQmv&`q80Q?vDO`_qaH@J$v>DNJ@6b?X7A&{dCtZ8>WWSPeB7l
zV%@AfhYuueY&iUoVaNB+yZ^th-&8i+L4jfZ`S!5YttV5M7$ka+?H6BokKc5rb-CW9
z%a`Z==<skpWYDwPyF%r{Z%xI%!;ddsS^dl5eDUSu20VNA?0N9=B`04yGhaLN(x9K;
z_eV}+4fy#v&DFK_>bEm##>@QXb}gS@C-wMP?{Djz^C?CL&z|M=S}OGP=~K{sx1d(`
zb9;v*<F#Sk`~UsomXwsdkYU2X!QrqzZtsKl@87?=gqGYpcr!|-qu1Pzf~xk)L3i^_
zm^m}@Wu3gd{GLyzv}c&-%Pk37$*raGy;s8Ukm6ev6_te3({wLnZGBL*^Fh(h1PQj~
zesi7j^42;3Qt0jXP$|Ml)W_wj&uG5QySqy?dV3x#0}DI*;>yp@c2s;+I(6#QoJ;Z>
z<I~dAK+RXsfgo91e>MJ=XaiOI9}lw2FR1_jZ=L1@H22<Ufs`(fO4c0ZsJ-d?;&lGu
z6`t)!m$2zrg->_&m|GyBctEsSpR+AMjB{bMiNv}iS5pt>=rry#k^A*2+TbPkfmvD%
z*PguE#IaJCFPy7Qoi$#HaiJ2IQzUo8<6n0xz8>9q;n`Bh@Cl5Y<G8!yVn2Jfm}JNl
zxCRv*HR{;wtniJSJ$_wDY2bz#5h7|+7Jdk`^tyb-AoGkt=Gk?6-4m=Ha!Gtpi8;Z1
z^h1tjd-xWnnw78huS)rdEqVTW!o>BiE048sRjs`$IsbU0&ym*s%Q+J5lqz;|#>5IS
zD1^`LI`b*|gw}rExt_eeonmhVo(mSK3VdAhVRD<Yi(IQhrHTaK^{c6h`uhBtnVBBm
z-pygF*A`vR3xD*nLZH*-!?$m45fKuH4j)#WxZ~fgX5%}%O1XvAd=6~QzP`#v&E8&~
zTU_tRtE;Ow=H52@^5*7dIc=453od4Sc)foAu3bEr4qRaR`pfaWv0|UH2v=<EA?3z<
z+dGs~($b=My;at2ulrjCI#F4w_t>kyV%@CA`(zJqOg?Uqd&{Ke``vQiZ@)j*igmL}
zN=kZodppO)#Wn9KEBwE!b@ps&CMG5UF)_CI`1tVYtPCdt?>mP5%zd&dc%j)e$84?k
z)}^oS9{Jc3!`TwUdB@d`W0I><$VD!peTS~5{<Xa~dER>0#F>It&5~Jrk6ukRjgnyq
z5)@BjWR@>ybgDhd@lmKT(PEt*Z`4$|RkKqy{8l!ErS34Fwr=rv>q`}!Pi#Q3@y7)e
z8%AD?^KN`i_F@y$Fkos`bI4`v(Mc#N4Q#o>$j>mJ*+atNB=erih7(^e8z!2~UKq48
zAR?mU)2AYdUbh!ttHP(dcHG?&qgP=gry|5@V`KB+=~LF7G4Eb&Iv~|+up-1jO!VNI
zu)|3vOm4qUyGaSQF}f=-C<`^df5x_Nxq3xj-nw;N0!}BKW9+r(ffBXvq?-X9mwMJ}
zoWIH4`)YmlLe&<NL>V`R&P~=!>XaYI8A;Z7dhGqWR(o&brk=AaPFQo~o)m3Z>dC$&
z^D)<y3BSHH+a&OaI3~Z+wdvS8Be3eVPS-ja$IMHt5?-HPEsb}I@q8l7wEe`ofHE1T
z%8KfSVEf4%N{+Ir<eYZ-G*2dFu1>?krb9bCE+6|K$x`y!<wt@2mO3?-yu?dYudTO7
z^xNyNDtH$rnYSeTK*FN)lg>SPuITdo8P}Km*NyYm-Z}XA+WFtBP9`1sdB?ucD4SjH
z`EjSEd!zOL3MKXSyzeWs`zs)9AhoyonA4%v^Es`=x>=u}n|t`-;r7CJcPvxV)31B)
z?>q9e=;E%@Y|zGgWw#!OfPe|By^A`u!`FdwzJ{*u)|Wrdobds*@_&DOd-y;j^V}F&
z#U=YpTRLa=GlA<)z3JSYE<sNhRX>vWvd`7y^45%tN_+nQ`)ww_Kku%UimK|v1C7kS
zdPkP**&_qmJK8C%Uhwjg>WZtq`SW`B@3-Go_O{EhnQftazubeO*Xaj09$a(y<r~|M
z)BkwGKlLw)aDTkxh^Yjh_*q-4McwZMcsS;@7;L}x_1gATXF8athgeLG=*nLC^n!He
zp5rr9l=Q63f)|u$m-D<@(Bc!~&&aJ)@O=vx=j}}s>Qwkw%@zsppJldgf@1=|>Y?_Z
zioa$GXf(Zk|2cjk=Z<x(L0=rUF)k<%y)>ne;m4=OG^Yi<5+5F4kH4R_Rmwc?jzdwA
zk&%&6f`P=V^~Fvx2M!-*e)#ZVM_->?MTLdLvbsynKB}r3{r&BFrlP;z<ZKZ8b=qx~
z*t{6NzzmHgfq??<E)Bu{>vf$t6hj|x&^f(p7YC?nG?D#vsbWQ5ZR4dgZxeJ&1Si@o
zvfz1Acle>`S2LBky>l<KXFEoI(_105zhT>pImN#emIx+P6jiwFVMu*q^WkWt-^;^m
zf|d32*o*vg+BfdGpjj($Nupy<(}U~(B`eCMS=-bLyyROupIYp;5H#POa=>SI!$fyc
zb`JSR?Q;3sT|DaLmzNg*E7LSP`s_hXkmd`njoB3^en?0^?&jQE`%taa?^;FcMwZ=^
z_8oqI^8P}X`R}LLajfK43~ze)@Up?ar_vv$wpcCY?{#aQYh9jndYbNu)7e(t;TAG{
zpm=>gzh3U{uF~RC%QA02KezdIwG(E~j(%OND#XbrXVWobhJ<>^wH<rEUTcro^JDk^
z|Mf2}yu0vH>YCr(B`*uh%a5;%-3^)%iQb-f^R8cAo!!04=d$c!ZfhzZ_nKc=6{@}a
zJU<7=fe#N48x}wFxwEJ8a^qCNp#7kQw+9Y5yt%)Bzu()MPbbwqe0@s;LXXU{tNr!h
z=kxjNgQX{{`yacvw|ZmE&!XcZt{$SNPMPc|dV1^r|MeHAIOvG&-ms`G`)HTw4Abms
zvCsMBY$U3`ziSQ9C@Bd2s&8v6D{Yo@V1E6-n@hxAYfkmD`TOPa41+|bB|*<y%EVuP
z+F+ci`EA)6r`C-}G;0Nd#Me%_Yq;=f%@GzGPQK%o-OC>tYi;=G!RL2O{BY7jM)`1o
z4-!1@AGNMz{v-HCx5!IAZ7=I}^JNeJOuDVHEB4(KJC4j37Ch_^55MbO%>MmjnU}my
zLyD}xa<)rf{a!Xra68z~f8<0%hT(%XPw(&CxwE6Y+u6y9=}g+@$yJI=5`#5FUfkPj
zy{qIUQ{w^4&xWOvk{Xu9Y`3h-=UlQ=<P{9pYF*?lu3=TmbeUzHtdNsOvMZ!lS;#SY
zAH&b<_uUF#Ro&U$<Ilm!u=BshkJ3M4Oqnf*Z(R|a=X&nx%?o1jMG>=GOv+@|aop3r
z-(vJC*C2-7mnl{Eg!NwT$oe%6p3b|k2^7u0aF}0laeQ<7?K-~f;P8|KAIsN2e$~G+
zAu~x<v7TH0RlDM8>qCoM&m`vFJ9+id>iEkAnyvq~nTiN0iW|4FB_+k%f7l_@z9lp9
z?2XBrgkI<CEa?2bB=CV@O;2|XZ*Y`uL&x(Othzd<lkV@Ujo6kW+11r0b1BXF>elS=
zGxP1`A3l7zPH$;gh?XemM6{kBp53<tw5D2=zmri?k}1EtRC57?@FT81E`yB`Ix{Sb
z)qK<@Gp|<W|NUz9`UejmCVu}ZlHfFp%bj(`pC6C=Eoy&lX<nsttw-Ko?r=N*`e131
z1gBTrtTS#ryB=SEw1rbRVddez{pam|>zL)-cyM6VtMJH3NzhREn>#x<`<-`oULK%f
zkbO<3N7njUqP4fQZdH!|AE9U=`{sLVN<C(`SOjzT`&Ddx{5@mon|B+`io3r?{HkW_
zi_O1v-A-D#?O{TWzx*B>BaWhtkDFdkF1velVtu@0=B{Ijxk8t2xbl2I{2*2K;l(?J
zk6-L`d(a=Gu=(YalY&9%b~OntOdQ1zZoU8XsR%T@X`Xk7K{s9HiQLK%a2f2}&i9}|
z#yI~(L{QTr=k^7jo`oLOEhcU~9xUHyNbD$m$z<^Yw3zHj*}0q7CW0!^{wbf{*zTyV
zvpUn}6h7U_qd9oqX8u=yB7SU(XF8wue^qewnxh?mq~AN2R&yROyUXd*a--Sw^@RG*
z$x~8tTm$-b1*%I{1y{FCs!{pBMc`@qI*S!fPP6!G3-u;l+sk_X8?&I{$Jheb(%Aw<
z&(Fuass1Np@^ecquOh#<?Tl{Iw|oo!i@&|_^s1PH?6HeFIvYNoi2YOXK+h*_7R#jx
z8DG+L?oV#C*I)JF<L0x1&w{tJ>Q>Gw(Xle-<ZMls2~ku$m%d42qi&&LUwYp0-FM9w
zPu=7`_m;Mn)}ba=?t*V`BH2T4Y?y0bF9#|v)<kXwt$c0w%_`bvS^VsZ<{lOXE^cna
z+FvCywpCj$+PqulrS{NKrQnWT%~L7iFKoO1ebq>kV5_UEJ8|k%QK_cyv<RKH-Me?M
zKCQ6Claq(1q?FTl-v0gjS9>eyJ<=0zI9?i4eKgf=hNjEyry*LRY3JrdKEKe{D{cPh
z<8k@p!Tz>S7o2)^{^jN6poY20&kLas;sQ=TpI_hi_xJb5m;LQq*RRi?d&^sQZ=e4;
zo8F#HEbO5k9iLT2;}6|gY$zdb$$$Bl4paZb>nr!}ea^KZC0%Mu$=fB48zUm#beukX
zG28XWgPCbB#9oFi|Mq36+n=A8Tvh%}dbxm$Gt=tbpPAiT-|{W`|ETQ6AFt0=TT>Ye
z7Rgvd*1f;qGU5M8b0%r-M!lef6-*DV7Ha6(*~x)QOTXpCK8-CVf>~Roc9*|D_Vx93
z!?ZIJC!T(?+8SQ=l&gzRp3QqU>jd{XuFIV-PE@|2rhfSM$Kwa5TI&7j6L9i43!M@v
zJ)rde7?X%f4O@fSPk|uO?#S*r-kTTb_BcCCH+^8x6tz9kOhidJ&%|Vvg?fmG$K}Ko
z9!^;~Jb$d$H@M&UT(&iET9KsZ>-&wKv5#&%;>b+uT6fH8ZYj5Jd<4_R{28&iM`}xi
z3+3;!cncqUEgFBS*~p8}bp?wPtGt*ncWfu)svkyEmaTlbxRyEjT6Dpa`{4!O^+nxs
z->}VF@lD&zq{{f-?Fl`XJHKpStLS~|TEZ>!j}aD{Ow6|`Z(Tk1bdU0nA7@ymNO#G`
z$SQtS4xigrdHh#mSo_k7JvV)J-|Fb^Kfb5(b3nw84A!?&y>2zX-)`Sg^;HWrgx%qy
z6h1v<ZSC)GiKnOO@@2mM@$qrQ&LY*cb6eh*w_Wk8SRm58OXGsw9Ul8uvAjb?9Fkju
ze<dAs$ey-1LfbiQqQLX~jTS`<S&pV|VNDAbmz4BmRPz&&l=NKa-(nHbEv6e2>oob8
z0gvtR{)RGLkr&q;o6Ho`Do&dQaGW~u`~`!>zs<{7ZC3OaiDWMII4l0}i?4EDtWHy(
zSmX8Ck(<*NE?96tG572oOX1qz-&*_o`<-vC<_8^R^XlsA*D?<--2e?3gR+fyd`+WX
z?5-PE-ExkJ)zm&@eQ`F5J>0$H^Tsu-xASXTrB_+hh<vub({gWX-r<zAk3aQS-l#rj
z_<rFLORm$sKfbSW*<+%_ah`vh{+kU33wf;PbvS!^wKlI-zWUHWW{11S!;3L&jdR%f
zrZYS5<aFJBI&jjWWtF_VJ)Y^u9$HSH_;oth;%ntwvt?q_8MlcuuiSE<Pcbx!aZWgM
zB-?{be}_c(6B?&CSrj}tpuG7fi{dvgU*DsvLRT9UK5}7UXTScd=30{D!+(D@_SfCz
zyefF9BJ=X)!t%RTKl-HE6CD~>pH^&{;LZk_O*o>blkIly==8ujyRKbbDsU-d%98&)
zllAxy?k#J2cyr!^tSf1Xe~%cv$YfV^$~hGE<%FF*b6Tw3o<+~Dzq<42$7GLtALMk@
zqIg_8bicHg7k=J7{o<#i>lL{(b3a$EX+63yT>tT>E)n&x?+WkB@+5XH%f4zlGcrfE
zMy9Rn)_WU;kAg{m_Su=rrJF@8&^B@i&uLh9qT$f(rzfmdHfilU^K$ZBm3vMu_QFjo
zmNz}Tf0dbM{>G}9pRu}=>h^b^)(&3KrN4Q#{=6C7`}O2LbcH!Q(PQvG(z?xqzjPhn
z&GfE-X)9Nrb}p1W?_pVEz0+Axi820Ab6|4Qx*Hvjo^U;h)oI&z=EaqN!sRKBbJri=
z5o;*0>*hY=_`+7f&tdnSoR$@fi3uOS^y+LyezMU$8R;&=y;<9ZUv{pM{qg5bh=i`m
z;Xac*wJ8OC$6#v#x&=?`opsx&$A5m?zYSr}=h;?^<?s8cW-{y8&+W$q`(&-#A~&Zc
zzPz+FKtp7m-tkqRJ{9fxa><)7_w(BA_YQ&11wG*KTa0DGt3pY>Wqn_ce&~z(;a$Y=
z<hu8MnFxi4)0~vFT^I1Y5M(+db;da;QDEEr4G&KIbk|<-BJk3xQ0*hfj_umjqo%E;
zb?U0Bz@;ZHE-nr#LKoj{^b?Yj;_7sH^vbA1_=Kv>nTk8oe;0c{R6MbAd!6JAh3DeV
z=k(oHFuk}hQ}NeOaNTp3q`!>1>r|&+i`MO5ba!|8<LU8rg%Q<SQ@KFi0W}Xcn9V(!
zv@zl1qoX%ACbzHlE}VJk5@=&9`}~?uoNRnD5vz;q{iFKi*X?7QR=cGs-s5ud<_{+S
zYPay)y{~52Hz{ED`ODI}73I!CkMe>dYLgQZ8>iN%IEJPjd7XSHV7AP~IiFpBq+W@?
zu<BL*p64fXZ6C@huKo1Sc)t3hYwN$Yp6&awk-O&B?(piKn+c8UZZOnt6x@}>d}@=)
zj_Oqcme0Eru33Mto&V4{<D(11BK1~<lm>GbxohTXm&K$Cp7+bd{QStb$#2!0SKWsT
z9$a-}e19!(!msWFPmK*$_+EJOdSdxXiK8cb%{R2^KRmR5w)!3A6aj74gh+?z74Dv0
zQa97N=l&}8xigQ`cOGAI`B8@z8){|t9%A|v!|}wbe8&6<YRbns)&w&KPifdBrY(3j
z&A9IOTk|8wk6W*|aGE8sHLBNlwprqzA0M}Jm8SWsJ^BAl+C=lKx%}h_$BwKCQ!alU
z_M=CZyD(w~B&#yPvT9{`{PGV%PHzGxmP<$$E*89%E^pDZ;n?G|Ridra1(L+YDzD#X
zYZr8o{Fy)doQC%<hli>yHx4e*bA5DbXGdKss|w>b-dVD<>(|DCHv4A92>h|C4ypDz
z!eOuSFX(q?c#K_e^6je^r%OyMv*5peZRw+P^LKvVre7$qP+H!Qd(p**@n;WAzp{t7
z%O;@5Z}aTMkI$s-*k;Ci{Qlm&&rfz7i1R9$Dcza2_|NLMs|_~FOyB2!Y^&)?gO_K_
z?8U+-uy$Ph_>{w?kGCoO^(yhk&0=EZ{-Td=-3qyLXAa}$$z|DRZ2}wSE`DrKS1&)i
zY{I1%XDf2Q>Z$})crH%bxFO<Cw$u+Bw*J!1x$MWfE89QZys2pr`J$L7)5`4bAC4Ng
z4$rmsHopAv`uh6Ez2^5C!o00N#O*HQUBB;_R@k~2&W#aoUKMFYZp)F}w0U#3%{u@2
zcA%k9!}N19fByY`e^o9zF0RkDTkK)Gd|g4v%qRbSrCxQXSBX2H%a@pZcZZDdqCJ;3
z6zCWvXDCd2lTv8dC^o~)bmGK`2@=mH-k!K`pNqTu?p-WSvt-&51tcXqv#+n)xoe7A
zXVdgqa(dI7!{>iGe4@-!!06;UJ$43#gpwCBGn)J^TY6}499=YDd%{%r`}(qHlQurM
zTYi7*%Ns|##X%FS5~f)qT->Yq_5ZwFKL5ip>HGz`x3~3aT+RgTfOEIn^Te+CU;}9T
zlJ_(nM<1Ua-{&%3w>#w5{gGay%pSl|xNyy<+cWBG45sn@;Feo7>+l&}F){gnbDSQk
z_Fm}Q|A~PizlV48%Zkt%&29Y_oUws_d%y2!^%VRXA`swv!fW=*g=OqBDz;6zZ96UR
zTJ(h4Wdi1PUhapc@kp5R$wWV6c)P4!`PttL4X12A9}#WV3|mu?waeR-zB=gfo!{HE
z==M{y(x-BYuG1}bFT8pw;8C+`o_@rvWyiK|UAbe2jpVOO$0n{4w7S3^`)r%Tk%IkN
z=7EMU&v@LL+PgXap3}XhNz1QHEZoCj?LPm|5BsXyCVlJD8_$ZwIeDy|I-{|-^?-@~
zfxXYBOGQjOdT(#F=AM=bQASd|H@4+UgEkbTot<^HhUxU8g!ge=`ie`~#F`l^_y6PC
z-zluf#Z^>l*&=Z1N#uSn@FZPOZ_|<Ufit$8xte;T_2J0_(_5Of19t5aNiyc!!KBJ^
ziGyRw!v~-4#ssk*p4_C*$>^VPo9WQ26`zwQ7H5|A9^WXYZ1iYeP0Atf9W~_~pm7eP
z@aayoCfv!+Utm*R-g`W=IJmI-Z4H;c;t{{JSk}D1KdgF0P5sR*_kS@vS6jPVZdFyl
zlN+<xWt5KZNDFX!anAkp@+O12czK)pI)kR)*ZzKHV`$;|aFF}s;R~g4OMD-y{y&mv
zk@4TjBF;ymFHQOHYTK|^>W5y$S0$Z_XBITITXAgPl)xgM$a{kNYCP@r=I5iXhQ_yW
z+5M`y!lr*$sxOXv(Q00O#&@>yj(hhS6y=8d?6zTXG>r3Gt^2rw@!R<w0gnsC#45_2
zjasK$NVGGbIBKJzV$;ELZug#Zn+`nRzvNL;QDpD&Wm94fvKJ=Lk&06it~d}c#TcI{
zu|)5e-?bYB7Cd)a;_B`5h3dY(S3a_<)coG@i#=;i<)%-a+Pbs&xs}cy7q!WX3JMJO
z?%jLvIrskB^?D*)tTi<?2cBMgmtPk8=<(x?1rMDz<Q$H=5gZlOwSND<UB@2Z+LqgG
zTm4PJ!a^c?d!Fn5y1!XA>1St|g6@cNnaR?yd^UsqzL%}_ygQgJ?^{kj^;#>SOg!HA
z?BU<%*&9x;J!-aX$-&7dQ$#jBRQdPsAIBoj$`%XP>+51;W1S{nT^ns4KHWiPMd}Kf
z==+lsecDqvX10~z?P3<YcrP=;KD;;G{nyT2bJWsrZ_72)jfvinzzDjjvgG|eSx~>h
zLuJ*siteLL|NlI<@6)=hX_kMlXMX*^n~J%HJj|_5jP>>P9xA5#JIX@l$Hm2&{?o}x
zHJS<9<fW{sx$;=D{u8+a;o@l)rh8n}J~Z^Ju)K4U=h*r6^Bl7>n>PNP2ZaA!;?Q96
z`Y_|y&bDh)Qo@%!XbxVSyKCG2C)-P8_J)P<huT_6v@!3T(azwn_#{bA;#lSNX=Q(=
zw#WNDyH+trEk6D|=$K7QwGFpE2r+O-zv6CO^Y8oFr(BXO-#;JgxElMR=#xiDh2^4S
zQMrozBFUdF{*&0atK0XXDnGaUv-X$a?TcP#PrNF3T-4~r_sHly1;rLt=Q9IyD>w`E
zeU_bf&;798TKVFi&W5P#q4Qnjm~1vKWuIqvhyScR{|ci$EDRM&dQrYS$BLh`Exeze
zd+@`Y&sC=_ruF~TzhThFmk=#D!TF&o|AlE{i*59!#flH#YiZjNH&gOP5Q{|4j|w?y
z>2B@tbr$<IoN|slEmE9*T2X)_Cf2L>Oqy}on;U`2E3_FzWUbjslag#hTs<Bim+C!n
zf2Z)WqT7c!I2BuNtpB%O1++?HNno(}9G8Q=ty`_!B`wb@F693oGGmK~T5MeJ@y<K9
z90hIUg5LiVs4ih^|GodD$QoDv#b(m8nvyln-)ryM)4XAZR?a%dS9j%&_9vRjpWmbw
z;Uj7w-Ich)qiLUsoLcR^v(NuecK^XGaAJ-6D>0QCrtX!mPR1GSe>kD)`koifTVEuY
zi5$++X!DF`$h~MegZHa}#JNO;udkRZA7ps!{pGNtqwc|THiooh%`Z!@FVwSW+jJ&=
zf%e{aAB<W)O)KE8loA3tu8j3_zo*ukqYRVv*k3hGUUA}Pd)FOi1L^GTr#%Z_MS1M`
zb-?z`PObiv`~UHov@U;J$7A}?fa%AUvNtYz(@YirA7h%`H}w}!lg)!dkJ?}Ne_Iy+
z`~LMv(zOFC{9Ik%IZk>0hq3n+OGNkE#cg?t=N+D0JN9jtu2sYts~IIbFHBcG6flot
z^TmC4t81g`8Tf)LA5FU%!4>-GIsd&Ai4Sf+OO7}_ZOaU;fC(E;EVC1Je5~;8MbOJ{
zo7Tu)5Q|^)v1Z;0`BP%WYwm^5`K8Pw%D=4WH1oU`mz#%|-D;>_FWDW*yg81w_NVTP
z(|Om<|310*T;caWCN4btI2ujPyiydK%y`mXw<U7@%K5W6G8gfv{@k(or}CDXLe2vl
z?JQNF*9i9QfBR$qZPSlAn(GZ4m>87Yel=>RBwX8_H$DHppWF<Q+x*Y>?dpB}K9)Uu
zTfS3X`*bCPFTedBTq#ss9-(>Q#{J}i7gN1=e7bKv^&S74rAKDOS3ACn{_T0XD}ZyJ
zr5(e5e~aEHwl_;xU7q;IsygAzw|NEJ({GjT+ccHQU;bVDef4>6pYopDteYKeByi_C
zw`|<Hs_DI@?e8A>Ec$Exv9!Cy`MSq#X7Lg>?k{fKS|w>urb|qiw%pZkqujQ2v*%wq
z&p)r|xqrdEIwOA8rQ7`fh<uRvlKHkzF7RE3td{eJ=>j$P{@;7-bwy1jZB?P#MizE`
z@kJ}{6dK?4NfYBXQ%!#SI``qy4gc<B_=-l9q#1olJ6_wDXc4pJ^Skyq#{R`y!+D&Z
ztW|hq`=e@wfr#?XCtP~ZWDi|Dv-U*r@~f-*>kbNEIJ9^1+2hi>RWHs&O?mNYV&uGz
zo=q$vS3X(asGS_Oms`_6?q%8B$maQZbvfa)5A1!uw)s565f+<Hv$(y2YdV<bR~9H`
zwJww>_geq3=wG1B`8$1Qie@<k35)6M+xbIiR&|NPhC9F3y;hsd$t|Yi5E*&4(LNM3
zV18nv^2Ocd`7W-mjteV3{9V6b0mJk2^N)Xgd>nMhPJ~YB|1}Fjv<&m^SbTYRS6Wa|
zuwI{GQ-n^y$`H_=sj~O?dW)Z*yLtEc#l`NRqe6XVnXEkb)#{Y_{hH=Qi(c*L|5RbK
zCVszMUfy@6$t_NbW_foy%yMrn*fYyhg{_%!e%&w4uyrvnFU*p6y(m~z^Kp+HSKY4F
z-YW$U8zy_4RxznomMES!ePK*;QK{z<$Et5{I;G9?cI@g=Tb_P?-a5U;32Lj0pP&2j
za{2rP*I&oRdQBD*5NMb%K_Gm(qfAN$zy6+|E{rU5+U(^HKhH2+?9a8RY4*dvS1UI}
zNQGIXB&V3o{&>+{{%S?c_Po2Gwfukn{<p3Aa^O%a_s4g;--lJ-J2%(5@awD4E&2EN
zo!e>^Ra0X#O+P+vx!Iz{iw$#b7?ixdC7PI+$gi`_NP@@1!{fls&FP@C2U60lpY19E
z8G0kRe_`_Rz7OBNvGted+w5Pnh9@&K)1vB&M%mk2sozZ{*M@a(zgNX=|MyGqR7aho
zyKHJI>!ftnJQln3NrG|L4_;^U{SQ0BzPU`;quLVlk@@(O%u5qvYB--4{Xf!qCO)fH
zx2Wc{`Gd5_$GmhRLL|Hw8m|mobK14)rth7#9!)F7J}bWq?qW7r_H%XE``xiMg6f;f
zuIxJdTgAq*ioMr0{k~$x(l?Cqo*X;=&v=}e=6fP|x$?pfCg+~Z9$C42zjJiAWdyI_
ze8EHBG93OB<+r4ndX-daTzlS}Dr??1BcMWT_4>W7GiCR!{50cmIM>JQn6t%CR$WqZ
zXj(WoYx~9U)@wX-FE$-AQoi(QtH=542QxOkE#!Z_#N{)?b9P4AT`?`U%X9gi9~WA_
z5PaG<Bcpr^_hjWGzYl(tn|rWniVW|$yLv|(y<0s_7yCqftG)m3oWp7X$y+T^_pfwr
z-Eiag9m^@{mfPZ^UHbUee3Y2i(cLlepU0hfk^G{O>R*KuZ*-mOsM3<ytv0tYEcJf5
z{(Qc7GdAq+k9~am{}E9mi5*L9?;KiUVf5Z>X<=<-gM|OvzQ%m@{;2J`p9B)_<QrQ2
zxg{DC6IOg9yjHl9%fND*{hr%b^DZ;<9d_*BzGwl*q=fUE(;xQaY??jWSm4feY1z20
z6`y7ZKXu5mtts8VCs&p$I4^SV`tx(XD@+NMTfgSq%24kGnmQ{=c9*AQZ>i79T6@b#
z@{7lhWc8pvd6#21Cu^Ma`fa_V<*>nos-Fi|M~W!1_d7j#aQwm5JHI4iL;32z@#W0Z
zU~qWyj8ShszpI0Rjq~h-t1Cr*JZh8GDlfjj{=~kjea9ZR6q$G2wN)tk+;GR7;a{$`
zqr%2~Jul};`7Gb2Gx_fduk{HE5_<IL(W~_u(pxevGA&%VFzo&Al9xff$usz~udkD>
zsj1PryDn^X;jb;9pVeItdw*|lwy0aC(aZ!Bsf8Ca0%Br%nwpqaT-{dtE=WV<tB_kv
zU|^$h`nf9=bAnd7%r?sv5EEmoudnB5{XhF~qKQ;sSXkSaFC};O)k>GYyVH2_#)eC4
zORQw;em)gHGsAH4sorptlP5K7tGDIJ7Fr0fvN&8?#M<KM_~2y91FxkUUVJr}I`!a$
z`Tbq9%@>|Nv*z31x!MyQuC0rGDm8gh!WPAjrCN_VI5_00)^2oDKBX6CZ$IzwQ>TkN
zjStwEOrM$>SoTpVV)E-_Q-8|IO)$ylE3B}n;9`|nDZ<mw9_-3`MpX1dYO3SpIXtyx
zWo!Q}`}Cy9BYOL~lHF>Cg2yJ!TAypc#Q0>cRp_q0kA9WT`2W#P;mhY{4V^R3cI6~$
z>9zfu_Vv8q_reOBf>fgqDc|>n&%FAox_|XF>EAO<r9|G`Wd83t`Q6(zHx9)kn$W>%
zv&}QMp0Km$)rsD%|61;$u|mj}q6}SCN&9f=1f`<)9Q(`S9bQ@QIF)SCBfykt!E&i!
zN4szH(U87Fx9>ZY{?3l*G4<adpj~}H`<3qQSNr|r>$snmmoHMu75=g{V#gCPBf+5g
zj$!Y$_xvs0%BU9feqY(Ovrh5T7<yl+cx|q0wXzp0c(B0cKx6fd%^&)z*qJJMcME^G
ztMKs^Z)bRZ#r7(BsZg0ukL_Em{(H<_Eua;3aQoe)6Mx-8cK(=knB&0omP58CBJUOk
zCm3c2PWdAn(%GG8cB8IQ_xUH86E*D(>g)C-H@S(jUwykuUBiN@{o(bW<v$YFM206f
zblN=N{ITUHhtl>_;+pT1cL;Hau2l@#(q{C@RAOtS#*UwyUYD-j6iHdcQ6to~V0l*T
z|Nk2<h|P1odG~(cq<sgM9a!?)Ci;(bjP~wJ(xxw`GW$eui#Yl_Dr6@vW#Q(^uV?P&
z?GD@<b*}x!=1=eXWZLqB8#-@nj-I-o+f~y(WS8$VYmRwm<5zCH`|5?)x;xc%m(32W
zD16tXv3a3{rFgts#(n0n_vdfz=bH7V&HRDCM{>xd3aOvzWrvqPf8q6gCa>6=>VGz8
z+J5n~cgh5RUZTw)p!I`8`ce0ky_SCKR#eHfHNX2DeQ57Yk=^QZ8;^$UW}H@Le8@1z
zHNE|f9V-J*KXYZk)02t|n`;c-eV6#K^jmz=6D~=cf5qj0M1;GWUVm$Cw+!mO*jSNN
zT>io3j@8z~qDB&X*Q#GDwQ4!U@>~2$xcaxRt2yMKv2WjSYI1Z?kx4}Pi@dqF^5qqe
zUui78eRFk4?xB-El4SM;br^SE{a+*h`dM?@zeid9g)PeAT{&C^6T2%b(i-HC9sS{`
zx9->XgR!Ta`!&qJbQB$abKH5u^BlXde-m4c*mdXWX_-HIegD#jm&IXr`b-hke`DKQ
z6Fx{P%H^90KUVtBEARQW`)~>qf5`{Q20lAxgS}_fEh@i<|M~u^=E=<;JJ-#=&%v`+
z?aW3sod^}t_#^R=`yVF!ViU>Aji2(-W%JArLgD{*2doOeDVlJoV26a{KPEM|v+eUu
z_S{NNW#R`ln9A<`{Sfn-zfjd)?Db=Nhdrl03UB|jRIp;x&o^EVjSI``kN>=5FMCg(
z!AAD0*`HM$yeti?e;zL|Db8Md`|2#M4Nner|42K)S+M3$Vf5}Y-F5NX^%Z=zrY0Th
zk(^;s_=tJ(RJmtw-}X*ac29b8Vxot?|8dZX_^+;L?*8?pz+#3~sa9OgN7s&{Q}2J5
zXanuC1RcBf@NoO%J3EU(H$YC99sQYa?lqnGeKLEizOE`VimMG;ef7t;+xgixdH??W
zeDUSNk{J^w2-N)h`Fw_Lb=lVE>!P>waf|D@I5-@>H+Pd_ci)7^uU}?$?Ci}xzL4X)
z&zj1^^7?gaT{B$|&x-MQb9rU3ddJbEjICey7c5_yB*A7|bwkd}hhwGe!hjCHxmKnt
zj&k}su8-Rr6U$UM!7+Af#p_O)4;I_lPn)qACTd3f%Ch*kcTa<p&#R2%eX<^F63r7D
z9U4rtuQi;m{ZMshcK*IjS?jU~mzH{m&O5zH$L{Z!;GEmr&MJPj>bjV5gk8QS;k(j`
z6)QB(%r;+t>HCv<Ar6*|`}=HfZO`w2d3kyA{e88dosR*5iSZRK4h{^U6VcYiYWLeS
ze-~S_HTyc>+gn=?Z^^v8A?KzMXmqda>(q%88%4Fl9(=tXzrE_exp=(O#B=+ymG~!r
zylZGyq&F|aOghhLeOCY1sV#@Xg}P=OFr0Dqq4b}5e`L+>$FTIC-1h#|Vx>5j1zRl{
z%r4E|x?@T?NB!Nuyza)^4rOf2ow{}R1$N=p65szDm#&RvRLgV9_vxyVUaS<is$}iQ
z`8#Cfm{QIPC}g)eE(~5^8k*pLiYv$W57Se>8+TOH3V3!!-7I<a`*d+`-M%#s4QqI~
zW;XphD171EZh02|+#MmS!XJiw(>s!ub8zaPh~2+`F26r%+QRe$!Y>{eFSt~znkBsN
zkLg;!x9vZ>UfbMDHi#^E7p9rCUhLt6r%p3g-E3HxFU`;MDq!~kk?JK+GIF^L1V2go
zym;Kb{P$1iNZ$$jJPs@<UBR=~Iklp$K;e;)*M=|OOHx*r@U6U_lD0A9wroz-Ufqf?
zvjsagz2Xbvw|Mq<o!OFoN-W<ty?rifX?0;KquTdYzE20Q1T$|;JzzNH{@S~x%ImLj
z`B+`zSK@a(%YNHKQkA{^bAniV^bQe!`B&`UJFHqn3K|^ax4V0Ku?BtHS@!SHVYmF(
zk*_~Ys_&{(W3d$PDtH+E{LIy^x#g@6oom<jEq*T1IQeVI%iquL$$E7CJ^ZTHHtt9H
zT4o=;zk8&#v>P?ny7g?dJa8n*=;4`u@4~FBLLpD0>(3|ZiiJFRzDUVlJac*f!w1Ln
zmDZ%&^Hlu~W+~tJ*1GBrfA_&_iN*}`96BDXGwhHv<&#yjxvy~8XHx&)PVd?EYra<U
z^t1mrn=5c>t@$mRpC(M!5&zHJm58~>5U8|Z>C_mWy>b1v)!!P{K5Z&W=jP^K{V6Kg
z%gbvmv(KVMi!Q7Refm|fwY9Z$mz#zF$A!Js-}jqW@6b0l7Z=xySy5UYyQ^g7m9Sh<
zF)<}YMaJp+@$0@-PCA*=(b>5&IDXrS)2COP9XN9PwzP8_kK^ZOXAiDan$vLpx%0{p
zr<Ea#f|vVUc>NW0_c>_mZ1cj0G5b%QK7IJ)WOc)W2M4^qNAj?V$ZfFGzZEt~O!vXf
z{q{djotn?Nv&L?Rkz@-a<Am}T49S6lT>P?4W~NuOqGNW-%=`O0eAnHOprGXp!kMS1
zO|Tb<$i9}5#bfYM#)N}Q`+9Jf|D1xz3eNkNh3EbK?JSg8yO!tvVdffs{*I>RhxazC
z^RTjNboH+NWLYn9{_NRT=MO{#Bm_5bx@&By+GnQw_8`OL2MMc>Uu{*>Jek$N*`BD7
zeOv5P*;@r3juj#nNf)yg?kr|sntuM!g#6#nF74{!nG(A%=WBV3fKx|uMEpcg(30dN
z*N1D58m!QMzw6$G3fH}@9ggX%c=b27Jv{kPcCWxh<=_W$W@kOG+Inc@bFN=eej(>Z
zDND&u{fa}UJkRj5vpcz(*eJ!hMci-BuzSNM;`mthl2N=+(+9@mf;UQIdmpM^^VpLl
zaP7SS)9ze`!<+X7x9Zx=KI?Sk0r!O8{i}@j9Fc0%ZVNwcelaP<$Y%C_uIO;?XrHGi
zcE?qI;y68PV)0K=i`3bS;*SbkIo|AIQ#9NkE*+P|8!yw+a8CPT%?)0UJ-@A19;$!j
zu;vZp{j&Lsk9Me3xa+gDM{l2NzG{)~z8F_d9+pqjOy`~dkRnhSaer^zqpP=<Nwsuk
ztlmDG*VQ0vj`2^2C-)fb*4n#t3wD0U{;w*rZ_%^KuNEl17dW-4Zf(hKv+sOG{w8ZW
zds<A&W`Y(n#aga-@aOvWxnfTOgtHmdZl-e`jG9?+ugGVD^Y5_duO|HP789yJ>2&L%
z&67Bdwrv--Ii8#LxXIwj?pwSQK!bxD<gKp$C|vSqotU}Vvd34{IXixz_q}stLfa;u
z*9#*(cW?T5z5OHqooCmNGW)-M8Jk<t8JX|s>BVZodevV<^hAZkrZd0pZ~8T@dLPHG
zMX&1ZX4TksP1atZzqam>W%vn;uZ5DPX)?8sqn6%|6pPrSy!O_~#b1y5o;sX-chANz
zOEuQis7mQJOC9%fYQ9yS^xOLFhd&PvWF7XFJNCTDVB2*4ZTs)8yS7_0O#NGy;5n5r
zITt^@eLZ(IwPh~3SHJ)Fqwq%QnKvIwdmpOuKQ55?!YkEpdib&7%B#D>nAK!@nfa7#
zcO_KacD-Tn$ZXlxpAt@afBj>)Czu}J)VSPW`{ypH!`^FNJ}?%z&tuWJb8g)V6Ty3N
ziFvsO+dp%yk*yPctQ3EEMaOixAM1DSF1|N?*U#PqJ=^Aoy?Q_Yziai^ExZ3#gv#(O
z&0SOS`|j@Yjdg#kcHhdmyUTQ2&dsLu`L)|_eVEkV+SZoz^3u{7cC}S&e?R$H@#D?r
z^9JeXWL7^^y;k!28t-hgT&L61OzZ8p97`~G@Ou6JZLee8Z||uz_R5+evN%NR<G0)S
z(R<%NogTmLW2J!v&ySDCZ~058e*dB6`lD#pwu`OP?>yH&chG$ElLU!dsw*`GI9Oi1
zf6$rVze_K6mqTVMla}I<!Zu#%u%|5*LDfkcCI0^UT3jl5gwe`H>%+SlcihC|isGyH
zhwS-3Xa4Hb8DGNItoUhl?aRx{7nk|Y_S*ir!UojF2s>AC0dyGT+}!F5xwSX8WC~xp
zbSbM=uKn=A9!cX3iHF<3QTF)bhbNQ$lO7-I<=C98e&^cS=;X`Gd_&u&+xRRDc<}f8
zebB;^th?81Z*R{({`U5E?YnhW)%<?x?>FwgTmMSlMlicwJt6B0yD3P=iKz)mr+-FR
z+b|k7Cd&l*pRMh>X#9Y4&&^WVYrP&v4oo=t_0s#pzgT(?&r19#A^tOJ>qFIR9hF8t
z89&vo@pQYNZ%~&B;-7xl`Tm0CAKo6YsJZbveD!sON}sEYqNXq3ShHle-8~{5dwoIo
zeS_84bMCgpNeJ38$A7c#>92n8*082BR!*p)y7BJ)_?g_Br}7@1_WqoMfcq;g*jj*<
zw@P<6-B*8L_~Py@W^Q%!!_$7gy|8<0`)cn^p39$c<;=U!w^^QhrP-b*i86c_tZ&KA
ze!l%^&%(xnD@&JMiP7CAw_e6&q2`6hM}C{jT=vx6T4BU6r=2NOM@?*}c$c>9?VKs~
zbIltoBC2xiF7Z8Ad|Mz_bWVJs&FO6pLjBK-dhXw6XPWs|I=5pgQ_ua|%a45!T70Wz
zN$kxX8%#J0|L^R~&JGGJIQz?u_vlH{8(%N9sVMO?&a<>zaO;E6wL^<^f|*O>zA{?M
zv^6iZFDd%*IZixKxJl6J#4nlan|yfv>Ss0FoqRsw`xE0GA996wo?g3uI7!UK`9<FU
z>ax-vDdVL0{ZTK=#16<Wb@-dV^RmH|l%>gcZ|t-9@o{!&+w>6Cw_gg^R2s2GFYkAA
zZG0<z@aE~13(BT?V!!Xr?Ol5Ja6#_#^M3C)?~CwJyR)~5Z~6b<reXcB+T`WmcU}p0
zkByynmv0KwwQng_RbMntotAzcF<IMlY0#IKm)VP-ojG`*k@@1z;^*xDvahX~c{(dt
zYwC-;yUo+i&jU5MuVvNj-B<eh8ZYRgtEep*fvdB(IxQ6V`}_NG(7CzmV&6X7VSRgL
z@bZ8RRfZ*Bu4vA9Q?u5PiLvH*fBX9#g<*%i*F3DQI+Xv&rJ`4Yk?-<`=_;oeEndqO
zoDmch@Mw`hQDr+HN6o`lt;61H1S_f!gB03-i)gMtH`npO^Y(`4^V_d?2nw*Vg>mUK
zGPvoqttriB@te=rU-x&7T=3LK!s-bN&zf*39?6v3yFaEyz=>mH_ssy7t83df-dJe0
zFW0^`|MvL<D-SoAgfDPOxNgev;!}Kq#kcor@zOGU;&Ko56>2VI?q;%yan$H{Dmb6Z
z@p3P_&BE<>-*(vUR!aI%IlEbG)nhp;Q9)+^M)h@n&nd>~K0mzwa(TjzZ|{Gdd%FAJ
z{>R%nUTu_=Ikv5Pv+B#)3$<$t1a|3s7JuQT#lOfjO~$QZ!aVC&GJGl%wmL-YR}R=V
z<MD!1S;s!4e8~K(==A#y`}FtkK71=x4PUiq{i=kC^+MX!AwT0(i{5h_YwL7zat#sP
zYWe^Bgu@&Qdun7K{_Ss8|5Tn8|MMd^<F|u}FLtwEZ!+CocZgrnx6?DW>&|3;HfG6F
zz81ezpO$?2wSZ&Vf&Ja-OK-1V>%H0P;)<Wbj0qKe(HWD<ce3nOn|Ewo=kkrYFF12v
zlu4YfDSLSQ8hgQ?y{`kFhuLecJnSvlF-ssPINpg>zCZT`TU-2B)%}ZZKmC#V#B&YD
z-S*n^^ADeFHUDtE{?W$#Ta{~ielXu|pYL$6_rI+^tGU<4?>9G3JrwszZ~B98>&vyv
z4=`=7-`(xIH)*5GHsRG#Z;lt;zZ-G+8H3QaP}wfgJLjbpnPcRih1Z35&rS9_xWv@H
zpgPe>lJCr(j{K>+H{8iL|0lgu{=QcE!{>GG6RS6VV%hiGiT&3B-8+>FWw)25DSkiH
zY(0C9m&U=XSK7=4mpHe`td8r<yD&M*QYPWu<b@GmVz?_#y!r3<Qt$EO#hPb79@?<r
zR!?VG_R)PhHhU~DE}Q+ovDGx%exaD!wmJPr|MFd}T(ot9_Q5Y^^B?S$i<S{PmYBVN
za`fJI{ok_dzCLQ+mGSzn_<er6_G$A<Z;N&_^T}m@)33Sv-$JD6mcGU_!y1>$vg1=;
zu>MH=P`O5~inrf&50BjA9e0_tm7aKg$Xfn>&b{+(Kll?i*+|H3EqfcayUhO8#l`Gl
zYol5l7=D+@rAn}EPCI+($H%SQWwp=emK#(Qyk#n91noxv-DvRV&zooiadGi>?eJCq
z-bKcP&KY@Z`1$$y_L#id>yCQUyT9M7UVqFiY<(Q><nA(`tTPgA&8qs{ijO1b_uP*#
z`F!HY?cj{U%wWTk7XchBU%#8L)qGrFAz_*|1+;SYBsU+Q+wE<+v9WHG4GX~ccIHn{
z4YJNNva_4HD0|C8)$hDH6Pqsnjj8{;X``2q&yh}H^;NcR3IY$-Zr95HS9pJdqVt9A
z`Cp}DXZWbCiQay0ozz^%wPB#@YpY#<qJ&Pw1_tBwb1c)d?>9Z2FhKxxZ-SiMw)lQt
zF0MnLo}PYtYi9MQCnskZrFyMB&&;s-X3zhB-}g_=yI=CzzHIAvf1dX4aO>Lk?^QXC
z?I*VT<!T;f{ITFVpN(v)ZN=5d8r6jr%YXaNxSFVGvGqpB@^#DH^p7;nyZyT6>{aI{
z-T#mLY4Z$xf1`9?%!5uj#{S1!&#m6@bfb^Xi=DC;y?!@OTKy^HiA~L|=lm=ua^gj9
z9sX}vWB)@YO1t{%&i`93Nn6a?__gu&rVy()`&X<gzTGGGM)%P4%gTnO3yPnYU%7g@
z_V0(g`xgnU*iv7(w&D1LqYoW_{J1G5@ImJDuiFx{nS1{o+&K61{X1>zZkW!W8r8FI
zkD$l7pGtS`ObUEi);OpA!oj}3Hd`Kl+`j>oHKnVVq<707<X5cz==>q>&FnI{%IT~5
z4}Z&h+~(+QedEsc3Gb~O1*5)x=XT!7+5W$l_4MCw3D0L($jmHft^cbo_d9-1!&X_o
zq}b!m9=0F$Utq7DDQN9}JoJ`~b9l~yrSB)N{Wh_Bp~U`P>(=#8_b0l(u&a5#pI!UV
zw}*esx3A6H$8=}*`wL}NGtTy3zG<~bB=PIFH5Q`Rw%K+FzrXKr=$em8&e<aqudhq+
zz0IuQw{Atro)f_hV*X+O{uWQUz5ni7lfF7{_7u~1>s8CNPoF&0_K|r)<;FbjZNmI-
z4y{@!JF)ohq-L$vGk0xZu#TVGba?*F?~#iZp59f$CauPE=$(0dOJH{G<%Ml)Zt%oZ
zt$4F(lTpl$f`g{4rcPc<h2~n9A2U90(|kRynwOcKuO;MGfjN7U1Y7LxvZGrvFRzlh
zT)On$-s<Ed9fA)&zKQ>@IMKr(?Tkc^l<BI2Eupi|KJ&UBsuQJqO7G_Px-(NxKCn;a
zQYmYDbmI2*_U986%jQPQ|L{_sa=0Db&1-71tq#a!3bQTf?`*vO;bB?(gcG;6G`|1w
z@xh0=!VK31PTtz)dSLT;rw7Tu%LTsAvwdiqGvn;>=n|_bv3oN7D_aDdasuqNi#S22
z3%n3j{m;<7@}X|iZ}smN(jPuO(8=^};rWFcKijhov&#4?@VftK5caUVA*VL?^W;;q
zj_>Tb9ya?a|2<M5p|ys8U#RPoYhnv)|FMKW*x}mawB3y3bvet*jfMu&U0HUF4K@!7
ze{5S_d0Z`eCu^^J;3=*Qu2u6}O8L7FMRyC{cw2AnxjIj`EJByJHU780;%E7n6Si5%
z=<Qi_&&~4|+l=0?+gG@~y34<?_Pes_HvR~0>-#sn!;5yF`n`%vta8D+tV8t{Jn~8B
z-vvBB9(LO;)KPQSrC;2a1b1$C|Iv`_VR?m9Z1OG5+83vV0;cWd?)raU(tG(Sr;A%(
z&7ZxhpjGI{v7X|T%6j8WuZi_(+kKC7+5CARD9gNk+FivjADI2$ajpwsn!JqXn2~4+
ztE5I>zw^tr#s;sm{_i<;__m|my?vM7K3#b|U|!bm_wD~1(zSe77*AQbVAqEI*Gw51
z{1-J;ubx+sFUq_yT!4j3zu;)m1~uD~RXS7d?_|1ql=(u6`qdlLZs;?~T{N7Ucm2t-
zMNgi^n_U+%D9BoRJ7P1Z<?-z|?zja{s!p>0^V^<z-HUq-ubzf#uA5zAswS|(Xxa?9
z+5D+fWb9<+c$N!kvvRz9-TUQ6&2!PC_qdN}_-Gt%&7WlOVm9B451YPr+A$csc>Qh1
zXLmjx(X0RezWnGXBBB`TziZc4W$x<vw(OJ7RXt$LPMla}!2fbCfAWLrZv|{ES@zpW
zrk94RTsxEW{_}GNK9CT@0)5j*{gTfMtJ9w*2wy#G^k!ZO+bkPdtMi$OTmMf>W}aAh
zrStsm-lB8j5Bpy}|9Iq?T!OC7zh5uZ&ecui*!=LIfX=l;O0So2MYG8r{w&^hU~%i3
zqGXu`H$DDqsjsv=G*dq>@r(Zd*=u$iZcBV?@XKF`u~~oF)&r+c=Rb0*dfJ(_?#M%i
z_kJA*9^ZY-pI&pLxcN`vi%ncFe_mx5z4_=`tm(PCdamE6eHY_jGWD2s%J+*ebH#7k
z7VgoiZ9bk{|4J(6jP;WXW!aa!ZZdcOmOG^FUUeYjqV?AG8t3yOu2kzEvC&>%ZN2r&
zo35jO`4aD4th;cd;%}<U5AGRvKSp!B7C7>fBRE>WWxmOsmw%sR8x@!oYqz!B`+aBX
z{Q3R%|9&jK_7-&cb+?#q(TS!X=JzU?K?nQKwJy(j_5Gy!{4Kln`T6;4emrddaee>4
z)ayS%7ouKT>izcJ{&nZ(+xK^y`uqVM#qj3l=GC@opPrnI*peZbcXySQjJ~!u_wR3S
zS6}}8SEH(Oi+<Bn&2@T*728~vK622ukMUViH<3B>hX@zzuWxU=54ZF0-ZjN-ee&@>
z4$z7@$rc+Sx%xkaG5hOe*Kn&jnyV^J<Zzbypi+^voAtb=;&bzV=V!|Bb=UK19*7Tb
z4VY^2eV23amZGPpr0$ESpPA9PVZ(;3{>U8#iM<CGfL7e!&flL~{-Is@?Tw9#ukG&p
z{IjO!&&T6stPAXP6ciY^#dHqrsr;N}Gwtxh2aEgdnw%DH*uCGf_}PPFz0zf^E9C6!
zWXj*&adbJdcjKgD%ij}2Vz#$#<Z18zUX|l^f5HFc_j?{M*7$7yZ|2QuzMEdQesSVh
z==I)}WhIx=(Y6;W8}{Dyx4k{L{9fd_%b%}US083}+|aZze4<d56X%3`)i+aqzdQ4u
zU(aL4^O?Fgry0Dz-fdq|RaTxhuX5l0_s?I?VOT4{BXMWiSN1m=fAwGSisngQ7ku`;
zQpCn$PyL~P-*1NIz5i}Ajj!Tl?qkD*g7XXZH!`<x{kh)y&imez)&;(2wkCMA*_j*J
ze$`vE<C(nPSKhFehg&_PKit`8d7}7)d&jw1f36#tKJD|ae}8K3)dw0)Z2Q_08`|?c
z+*Y6Kn$LIjca<g6yLn>$ztgR!DI5}9CoR*++y1K1VE^lM->AK!_vKd{mc1S)(qNdW
zYw>Si{x`2x2CPBrgxQ#<y<Ow1c{J^Id7ToMd02HxZ0=OHIlnfsEZ?VdaKY|i!@u^2
z75EkGue1Nx<J~!5Z1E?D#V=-PUO&3vzV4U%E|-6rt(m(|{Fc$K3WvKV#cGUSi^pu%
zk-hxSltp@)jMHIB-HmS#UjNL<Fgbp&M#0J36>olj&XlQ8jaLX+q<cB}`FsCGFKeXJ
z_Sny{h`T>qxbTntzWc$eokTq5>1<j0Nv8kJec3k8Y{4s;r@x%o_uSy!4Qtnc>1MWK
z%lGMgJQBpn(EhKE@AJN&XZ!Zu-+$(ET=V9rk6-T=UyKQRGwtK8SF1L@zrQ~DB762*
z^D^b%_o{jK{)%sI{G9jo)t<P<=Y=_6)mPXS3zgSQ?LENpUiEDO`|sP0f{y!B!|f|R
zDCBHgr=Ilk<&k5@K%+5t!}ge)nTdH%(>draU;D)TetB4!80aF#Z6DisrP~&}_b*zu
z>{wm0e!;6NnlaUHw@z>Iitd+Xe(tnM+)d5-O%v;)MFM7X`NGzU^*AxQW~^{9X*QNx
zc=lvrRbKu94UvwWFV!}L|7iXYrkz#)gK^Hr*LE@IgsyDYKcw!r<l1L3ZXI3S2W!Jl
zI6EsYz9W7mGqYpQJ1di%n~zp5{l%+zxJ|L>SIP8WS#3Ox3%7{u+MF(%b-(Hfhtu&M
z#>=b^l{rDc=+fL!Conj~Sg~bF&BNEO9ZJD%%HL+0yWIXTM^da-Q>V?#V2#kH1`7>W
zrkpH4n|GTkI<JPXpZhiYX!F#S2Txp?pn1rpD%NFPm*bra<pFgM#HK%c$2DiGtW7%O
z;S&e6WXgR4*_JAoUJ4U=E5pC~qM`CqAHlXIAMaZ$#2q?(Cyr(HLZO6|0G6dr3&q0k
zhiCp$D*U1~<)4vs!w$pwQ(2YrURXcUexS4A#pwjYkcPx36WG5r8Cl34$;e<RUH<>Y
zf{K%_QQFrQU%ybU5ZrR`LdlWUi!ARs$lA#~+$%4VdpNRm!wc^O(`yY=+Z_aFuv9Ww
zM(drQ8CaJv@$@5Av0BTDf9B1a+SePVvNlY;9nKu?-s6_?Y;vCHOhdD7&KVP0UG>xh
zTn;Q*92at+C2`@U39Ugrx;x9B?-yFVkW1$KZAN`<ZYE{!2A@Rx;ORy?_><W7^+@qs
z#cma;FY`RGL@`~tqHpu%<{qE5j+b~JHI}YRTA{m9J7LkgseMnR<=rCei_Fw#Y6-0R
z5Xa#s*|9=!^T9~n6@N=@S8c21TRrcMgQL=t^ByYaV$?L&-}$vNm`TlZ^LuvX*EvTr
z^lhJRY3MXEk?J&_u9)>i#z5zwqw7+)f&hu8U^b<^Q$jDa&M*GbUcYGVgu1z`swqPI
zPq!_eEh}!2DDg;Q&dmpt8aNMc>X52rKD5cLTx<Q`uhALYccvdzDf`3JlER~WO){%1
zaN|?q>BqN8-o7|xH}}QGc?=9sYM;rubA+EzN$Jhfy|{4c2HDizuMIzS`Z(6!pDk>w
zolqnhwwO0s&Z29Z7PH#FN`{TT1$(5N!<HyNKl}MgAyaaQ#7Bup2^I#f&8t6NmTf-}
z`R4w23-0!}{qqkTy#D!OoUi$<k7jbx?{{VN`0TY4%U<@@v3A~%&z0XdSH38ZHey=b
zdh=Y+@>1R33#~18Z<AS=>A2#2u5049AOEi1Njv(me(v!v-%nf*_L!7Dmsjsk1ZV78
zLC1}Z8mrA8rA&O@s?Mt>y(Zk^I_t`mgvj51M~tQ&{Jecx^2^!F6E^PpCi9Ku`&o|?
zk3C0{o(5dbaqB+UwL!tMs#Sa8f|R?}wY8nmN4%|W6s-6+so~_bN#_sVuDrhS_@172
zSuy>USEnyJ7{J+mw&g=Z#1}5FRxh`Ix%HK={9}dmGYvw@gcJf#H!n<K7I<;MI;-l2
z>5jekH~;wb#ar)ue!oE|&p(rQ(Yqh1+MHkL72e_IESj>0snGFd$AUeNOD<UFaMam<
z3f@zburWECv*Y8=3eTz+2|8!K)Ld|3pWSW0TP0yr;bXT59jEk&>J?YBvW_j?w8;px
zl^1j<V05&!kdP4Q3=N+-787U0da6x+`0qFP*hyWh<uQ84mHTa+);zZ01J$<I)<!S9
z{1S9b+|$$3l~q+;FO(hW5Cm=i{`R&wCS!f`-{0RCZ`&reapS(qdy|Yb<4@LpzngBp
zc!rPK;lup)K7Vbje|$L1ugWN_&cPd&@UP&1!M<X4o#exl&6&&poV~6+v4H*av$M{A
zetcV^j-NMHv05CWwXtGj@^5ZV&dzm{=gsRgOg{GDK;ybp(|xyQT9>bjPb-{S(08!b
z$x!KHdHUgZZo1jWA9ovnIOIN$_tx7?2_CjJF*}2{@E$g(c(d{Nn?BRhS0Ox7CZHP;
zu9z)dy7b1LO5<l|W<LHBb@!~lz2&qG4~inDE$!+kkZA|)S31zhtf8yx>fpfe>-+ou
z+4=h<4W}Gf>^WKO=HD|7-Sgi*IN01-di3Z~(7AAh@9tP;m`I(OV=3G%rYkgO>IR)|
zcllZo(1^ojr#PGQ$%or`r`NI1_OdHoW#8G}w&(4H3eMxV16J$1PJZ}ktL(}?_mTvm
zl%5ZNI-XnZsmka){YcfO;>8&!MwX>Myi0Ws<o*9C*`Jhubi2jf539XDTOZo-qjE>}
zgZMYwjBkEfaZPmb(TMI14G~9Jmj<5ivEEVs;C{fJN!@d#j^`XHbj*|!*Y~{i<>=$X
z_6x3kesD2m1>4~bS3cims1%qd`!`<azLCURvFogQUR%=(wtZCi<=)qN@J!<E!a_&3
z@`OzV2JwljC!UU2F|{w1wLT?}>)ZTX*XC>HojM+8qy$?<H^1qg9+7LKCEc5GB}!n;
zG-bP>)`TvPW7Dly-BF6Wbg<3&>vR^MPy037S6=;DoL7FK+D|5><^8UdblF$M(TN!*
z&ayWxKNu(H*+f_}pL-=+ICqb}*M*XOyxZUI5Hk{eSbma0I8LfztMQS)U)27VDr{Z1
z_E3ZA<!=kt9(r(LmS0^=%Oc;aWw*;aX88O$&G4t>x8j`NVSjEGK02(#6Emx;W#h!A
zT}L<rC#+80AXOu+AU8>d!%c0EzWJO>i*`1w;|tojp3(RDZGnk5f6D5cgx-<65PI%^
z0B7x7&PGG6E76Tb|96H~PMvf9zVlbjUH3&8RvcCmm^OoHs+!2JWmQ{3rW{(MT)%wc
z%b7bqzL(#%MJ#j!8>h4NZ>LC}su$9)7p`5|a@0Xwkg4JAdb@5$b3L}hR^R4)64mnM
zhzMg_eKX~I{;oNvgxfd1I(KtN_FX*<X4~r89h1YP15#Lwm>6cCZJVsVce=@X>%}2j
zwR&-fKHK=HE%aFJwN&ZWvGpoyYHY&len;Nj-EF(U>Un^M2<Y5~4C%hd7jE6+S{uea
z(}%6st@%R0uK3T-&d&bpwufcMj(>OV#DLCMWmsTcduwT-(lXy>Exo>o<@WV*y6k)h
zLjK;qDXu&{UgW_H6V6W;0vetNet+D*!Nh#G$^PY?v+QI~Wi0$3{&-ui!S4sZr?9ds
zcYV6O<z-36t*zX<{?vT9c3<cWtBR^((kYP@j~=tunmD&R#Yb?|Ha?%U($c9qPw$KP
z3r@Ag%lzA|_7*$YXJ>1#+P~~~@aO42|KIph^+D$P%bEGPnU1d)IvY%x-hBD>!j2Ay
z6CWOOyt?jh5cXq<=Y^-wnfd1U7rH5b5!VwqK5@c?2@_sOO={?Dfq>XAy!#KW**xF#
zT4cq&u1B)TZ_QN_GT*P!ke^j!{Y0y1gXH<hfbw7d8Crk%Exgm!(_IsUOg?@VnEF#i
z#Bt^HQ?tA69fKeK)?3TVkmYC7d2Q3xrlK%8me3Op8IST^T#h+kY4|tch--lRKjF4x
z&3fw(ik{-X*Y)ky|5W|7h!ax-IXL9I4y@qh@c%3OB<rE02Yc6o5S6~T&PjWX8Sd37
zB)xfXeF2Zx@@t>xu=YN`?^1m6xWQ{H>uszpysjzFk~zF1z23^-$!0rrdHUj=9(N)Z
zdG6rsa!3rg@L#O)*PrkU75{Q?objEz>Iq}vg(LSnR-92^c;%1Sk2Px}`hRU+-*rxN
z#<8@PZI7&5mfvl@R`i_tu5IH+Q~uEQ_l3LU{eQeuHj-mHJfZiGS+Vk}etW*$qgEec
z(zO?Al_)p~iz_WUzj*GE`c?h*Y_;MtMPA>0ns>%lWT*wZDJaxPI8DxTj5rl!u%_vP
zbjQ2@O0&A{N+KPedaYSz6~QyrB~dQ4<42;zVXXyyGRn8q47zj*E;cF|NUoWa^TBAF
zMZS-geTjA8f%ecA1%(_AC!svIieE+>rZ}AL=yAVL@h^VE3-7t}ZVTSZ-gY1@tHDRK
zwQcciTcdXO#0ZtMl?;W~?>(GiIBlx7fcZ}|m;O1;i?-G~7vGcP*SlnV#CIQW=jO16
z&|BsAUMpxQ3jdY=!~d$-Y{8S;<_98cAOCo)VYHPk@NoKq>n*Mv9fEeVqt3}OJdk4)
zF3ph&%BzY|(7D`bw&L|?6S><>F9OXMJo6Bi`fRJe!a>O(s&z@{p))G7k5rykzdm@o
zqH(hC{MnB-zP<Rk>5coml>hPP73xY@s?MuPbF|;PFKwAWcX`(4*v&d~XH}lMk#lU>
z?>-BaxFXA>N2;<V9Wz=~*cWY$NZ-EqYJ&5@HZ7ig?iwl*lODxKy7KLt_P*fuF5!~p
zN3~^t-{DPvT9{YM+GabY(brwd#wwg$zb>?)Hr?v~SsvyVR!srPMF&3g2<Xg{=x*`&
zWNWP(*4xQ^Xv60x`PFa4!{Qpe6#wPCo-fm~TzrzNhPiC!fm?gO@t##JbxJ>!D5?14
z?$<|3ovfi%HCtCpRr{MBPWW}!GGOhb#8V3jbav{=z1&-O`~I4n(apV<@6KB7_#R?h
z;wH@$%2PJ2^zGh-{yz-v<f|`ES-q0+^|`;yyS4W@u3fhzc&^v7V<+M^Z!q}G$<rZK
zzp^I$r_>s|+gmd}ihn=r>ezjuQ!hfWt>?qS8B=x$Y`*lab&hI$^!60nW_hlEy<wBn
zH`&=)e93j`?8usx>$b-ByOo(}eOpy+<?>x?Ixa@c_{pNCev!FDT~+VMlqJy{SJ(93
zzV=2_qV4G8!}bbn#T8w9e(haxeY&!h0cUi~8Li24Yd_w3ymWdT)9?MZTTiAO0<9L4
zulvDxCsnCk-G81-S(zE=fV=Rx%GMcsD^E?)?C9ul2o9dSU|n<N=VywRmNO&1AL7<e
zcztc{^ndYDQC-aJe4uL#cTOq&Q6yLQBN23Nx*t1Jp-g-3?QMxCC#m{<EoM*KEP21~
z_u35UX{j4?W(L?yJQ7=exApnFYCn_iuh-T_2Zo2c^FEmL;!JY)q6JB{ub({06Kd8r
z%ndQx_PoOGhWnw-ENpB^2b)+ymwMLjosxHYP2^?)--2sXCQSGs(=D!l?Brzih1ad+
zmMDFc{`m3Z471!>>!&L|WRu(L$;b9jIpH<mv8B@#^}L#2vAs{ve!DIuJ$>;_zkt(I
zG=nc}&yR0E7QHcv73BPjW~;;2e%je^^5x~_fl;sa?7f^~^zfwm{3D=iTml!n#cG{D
zfBv}q{~zumqNU&N-rQerAGSWO_j-K2Z1V9*fAht3A{4X|4sFu;YHSNSGhIKv@7uTg
zOcBM!#eo3<4InRHsQd8XAm}2bZ*L0kiS4ZXoM!Xsgz|;kTP#ApZod3iKRxJ?(wVaY
z{%(P5wGWy9%uk4a`aQ$2RBS7MsB2=<Ats%3Ra}MBe{QXr^j(K9EWe~OmMz=**?$cl
zpY#I?UUM5510NeIf6eQ8VcL9Seqw}<{GW20ZN)Yl_pQ#DB3M!LgMHB=#n88{5tYAG
z->m*4r*=EPT6U_AfUr>hu}lBzooWj5lj7SFKR)T`FML0Z@xsoN_ZO|cWBWlrV1v`e
zT80}Te>C@5{eAA;WLoI>GUC#IS0Deq-WSZG=60~R?P)cS`LKECoVls1FWMLBlsz{q
z-Q-%)<-aZD!RonAiR&0tyE_tC*_N^;AN&!)<EPAhI`fLr9TPLQ`8hv*XFRmGpDuiS
z&zubjtoP#l_Pw94lXuvD|MvR-YqEscZmYSmK6u%hDbT%rZJtq#z;zYaT7ZY2bEn>z
zdb?%Y=_3je(+;jU6L80D=XF)XN`@a#ON{Mqh4@LGO7+U(wFqD7e7{9uPUPEr8|N;3
z|Hs8~=G6q}tBr0SWcoMVEq$?jL9uk{5+TpYi}p_AVPVkvZk}}gvby2hc<0WqD=#Mr
zPF(4Dx$;wG;hhs4NBRZtRa@UE`XAVS)Z40H%in|7KNtS{?e*%`x+iyjaV=`-^f{?y
zp~s->`t9w<c`mZ9+s?j}@py5eB1|J;QQwC>vbOcLmTk5(8f~8MdnCtv{<Fo8m-|<I
zEo5#_x)y)m_0x%S)!eg>_FQVNF06U`+~VuwS>Bw7LJmsZ`StQU2gk<wCnma7c;)NF
zI{UR8yqTkM`eysx{C}LP>?f*EPWvP@Mdn8DmXFtWn(W`cqx!Di5#C)h7>;L|9lUU-
z<J4nI4a*JE>ett{ES&nUE~N62f!Y6;g=cCXC+F*4*M0KW|G<(33mmNYUxRKt+4Hf@
zpi<|s0S6C{i;D}(udlD$1(n?#7ApLf=##UR+W+Shch0u%->ZK8s%jUCjw!!edg8<h
zg==f0x1W1w+4R+DBRd1=BC}AQDbFk4+}zCG&L`V+@y5@YqEb>_`)YqD-Put%_lOVZ
zoZrLk{I~yF@9}MK=v=u=N=)!Si`1zZ5-mKc?^jA~&uRR&<3f1*_Na?>zf4M=pI5Fr
zCo@A!J5l4C|G}iQrq>lJE+{xwM(63>s!>@dVpU~wgJI$SIZIb^Uj6@9Kc}U7*~UFG
zAm*aH9gGM6wsr;_R`>t5vw<_+s8N|iA$FBH_teJ~ea%~s8YX(g{&U@b_QlTPgBx^i
z6%}9HQJSs3P<(bAf3hp9(yiNqRz)ex|8;#RSdo;RSQN0uZTftD&KVva9v&48|EJBH
z0%~+knDBx7R`&K=`A@iP_?<roPXAZ9?VMO^z{EA0SC7lPI{(XN`Y6P(;l=5TAs^)Q
za?UyBzB7JcY5b*^J)qXdrhE13f-qSg-}Zp=SF9p=k{px2@odeF`1DpTvia}_nKjF-
zwp`C~yt`7o(9T-+>T!AI^B4K0o066(*?i60?Y!EFUCHLHUDn>K5xt9KlLKadpX0EH
zg`r3Hc;L)p^HX(m`R}=zHyq`wkz6x(&5ebgU+(+8UHLq){8c~G$4PyrX5zIiO}fm1
zwQmv&%xrts?p$H>$2vf{+x5a<edo&R-g*wLf@@{d*ZDpcZEWLN-Jq6eS1B~l`KA8m
zi&5LW6ylf|mR$>8Vf|M~FXj6_6_?8~Una%|N`-HnIeWqCyM3#aPY3MD7RpKc#Au<-
z-=y|XZTq?097{)?aJKY@g)C`I4h}yGHk56WV0G(T%5{RFLCd9L2WO0kpwMo2OYZcG
zPVxK2P1WVxFK&CdK|-tZt%O_Kg(uN>&E8M_ut)T5sdd5%?Z%Zi>#tmtZJek%q42nO
z$NqPI(~Uh(Fgss(zAjwQ_+6U$`g6qwYj`rd=Q)1bb9|1F{?A+nwu_6OFM8iqt`Pil
zx&@O2+pI5&9rJgIM1J4j{ILFJ%az&x`!(Voy{o(|_P<dp?vdV>R`mljc{OeYy}np^
z<b|>RycvuuO0K)MYXz@nHFa<O{`*0N=_7adikjNF4;t_KKM&e2n7FrD(7NRvi_rtV
zU+>fY-#_OR{@Aj;>fSMHmAFfcz8Bo&6q>cJY~Jtff3S-qUt*Tc{8KAaZXbR9ra^l1
zeoOB2%xB+<iG;k|SeDP5S8L0^`|}Gv*6XpCe@bbuGga8{r2cFDo_YVQ^Kv%dcsoCS
zVe`eBR5eGo^Lk#)+K<lsx_Qm(&foLFH;T46J}}5JxH+MA38VM@Gl!4Q);{pj;oQ%#
zJ->rzo>=}=DowjRxiv~;>$62CUsNr-&!=8Ei-CjTjpl#0{kP||ZhihwPe7lMVe;9A
z+Nt*+cE(QraBX6$!R;Q4>m?HTa{I*haKCr%yO5W8uya>z#q%4^6&c4f90MHLxx!jc
z@}-28w*H%#Y^d6~FMRFQsSg_89^Uxr%Y4>HstgnEmvGeER%pjrm#F9LnQCyzbsBHo
z+*c;={qM}Ev;QT?BC2n)+r6Ndg<sA+Yx|;o`{Y_%TfbQcoH%#xn7963mcGXqZrteD
z{eGYH{o3!b>K`YazPT|Ov^K(ZO|k@A^05wX?|T)GdyjmYYh7L@r2o=k_0>oD^~&9h
zsVON7=6ClAv-4MlYiw^mJKOwrsnKlHY_Xu=U|A{u#TOr3i#~c^I@e4Zbd|3A^or2M
z6E;g+-(9^|-ul$q$+df#ILi&|{!~nVUmI@y@#Dv`&3s-S9y{iPRwzV0nfZOvJigPL
zcD!D<yW>%#(B1AWEea_vKlBu?2cM8Iem6_>-Rsm6?Q82|v$vo9`~Cj=4;9|i^;+GW
z`IfwYuzY@9li%~(4ELGY`F7m7o?-Inr22dpKR>>P?)O)}-zn~Q*t3LrZ(Kj<Fh$)d
z3KI;Ik9DM-m$NF-5E5>6d}DL|@zd$??^NP09R%G_;M~q9czm{Xxn8NB;j7oLLCuiK
zrMnXaKYDL;pP(et&sXig<*fPhdk1Qx*^-hkwjU`z78cBGCRW>#8qJn?cW1ZLg=p`6
zN6eqM9ISoUz}{cw%vv^m{n5?)&m59&f3K+4&!{&q@K~n`_baaL->bzQGH$%`%l7I0
z2mf-NH!jWzRsSf&U~u!xjlf^=clPIMd<$E%xKD6p-|@AP=Xd0uja4)=U=<b?7kXW%
zQ6Zi$8(HSLhh>LG)#qam?+3c>S?|A>yK}m#Ls6@;skrOx;&Z>l9vsbh7H~D?(6r><
zh=1=SYc}rfy7kSg+CO#i$#rX&E$EWFaVKwsWy<@DuUgaJ`0IMKMtN?(nQIZ!fBXNu
z?)iLI%Z2nA8TuX<8tiB7ubt6v|8F}3+hpFOTiNz(StT&<L}lTJ9B!Q|X|3<o>Xrwm
zYA~gG%)aRz5Vv!`VA$iM=a=P}M{3v=@2d!6@Gp3CzcoWoz^<QxfoH<bhJDKz%O@N?
z%DCXe^DL3H-Fd~uEbd3W85Vq8b7BA1<^>Vre^T%CczSQkZB@Db{b-`-p}id&Z*rG?
zSu6hb1#9@qe+f@JWwuP2F7W!0P;kNbUw1*(#01SL9`h}Dx$i}{vTvK~^2b#9zy_UX
z`#*~=GCsMlEw**)$q80vM$^{a?EBJL5_tL6=8{CadY5$}j>6LYYi61!KAV64m~i`P
zgP$M8U2FgMt^LQM%3fBTKQV8?g^G)JJHMS%y14g2rJU7VzNb&0f-V!Z`}IQkQMDoi
z3kyq$*Qvyf5dpEWx!>o{xZqn`yZ7$DuV3eW*JNhnS<tt=^mW*qo15K1rT*HrYfqd!
zd2sjpecf+wZ$F&2dEur_LiYdfm<Ia#U%YaqW!W+{i5LMN)`ks*Pg-W^{{AL-)LXB8
zdqlwZ!~7XvofE|$EVA%^^7T6Rsk2+RW~lr~sbCIU+LZPo!O=2*^TM*fRf{T4E;W;B
zZ<}A=w$ra7ZDCJen^o@|hBfL7PoH=H>u<mC=>tcTl=N~T{hf2B#n&<B3#x4oQB}3H
znZ9t#mqni!gNHz(C$fNUZBbECQF*gy_3gK>Rd2M4HJpzu&CvXLCa->;@#2Sfq&03?
z@;&`6-qlsIgS&g7kZAim7F{n>gRDizuRq|iNp}lAxLf01scw$a%z#Dge<DK)7#S9A
zp2sTjDQwE-ZHvE5mu7L2P`S0L&c*dy&;>i^nOa<edymeYo3UT^gUl?hf4SwnHu<i>
z59<TA)QX&{pUZ#l)hy*H>+;0c9E+N<<)_})@8M4vKTgne>MZ?rjM>2Cru~U6GiL{u
zeqo&QZf@hN$NjsiJ6%AngW2ENvuYEruxvl){(G-+kBpZf`*a2NYX?u62DHXHuMN*U
zaZrBQw#{<8#b@366j=L(F>CK``}^7#ufK2GcA(gC>O7^~kMaVRIaSk-Cq{^6a?f{r
z67Vo_ul=OD*PlBiy#<|$nC>MprGM1#XK72k`2QjQ1e52EEopsB%9E>8@6EVaywG#;
zeepZ2`I{H4wcvkReWK6z-h%VKEbgju8oPCrLtgR~G3?QoSub@iBXCcz-j7LU&M#cp
z7zArgJI*Ls=S1_GJ*f?R)c15J@4RPEk3XK|98<2GC}W!){?_ngLvDG%w&ilURodsm
zfBCCPcTYVWzh6(qY68=N3-_L!QNQ<W*+xT;u4UGL{yu+RRI_C#Q`qbs6E9^w{`m5m
z*Pr|9&p-T`&bp!U&}`8I8=K7Lym(~&>&g@B34(6tRxmNl?zTUCpYLv;S<{5aQ$IY|
zxbjEvpStfNe=`5q%*eUt86S3~Na(-iN0zO130u;?P2T=pIBn|N1!wQHq}R{vHF_Jl
z`|%r%=+^E1m+pryW}aM7`zmPnW0`gLTDJG!)Bo{(GV}XQv8q9`{nc!ovS0nLy+78u
zYp&ef-zk6dwx?L1I(P0ExBi}nr>CbsKGe!xc6)u~=C-KmQ>VJFeSLMc_|?R$udl9N
zsZ;l#cjV^gC-*O3SsA?Y?-7f_M=Uxl$9erfpEbXKBX@Jn&!XkWVm2nV-ZkrEIqAvp
zS<Tf^cd^C)@?s+;EkWsr|C<7Yz9mYqou01$e#&3JLv~tIx%h29Fqj%IYH4XnpJ|dQ
zbgWPI_3P9U>u2ZZ`=8yXb#d>G+9(bQ{?0kSW^vX^)$VP{YxZ02TvoO%WA=<05@%+c
zpMPj5E4cN_%aR*gGAAESu4-EB-e0z|zP;n5_4_@|_WwTi8weX+kLwFty_7A&)zwwe
z%4*iF>1F2%{`@F>b(6)R{=J-anGO?kthZLdlM{kZuDvf@na{rcOD)$ztzY+l7rrz8
zVewsZhU=uKB?+4(KLozJT=DUG<)Y`6@6xhQir)zO#JaUE;ET%k^D6`09vr(@BK>dU
zt+y4r&;2CUJWA(a%eIcQEm7~gnzwx0%;_HunnX)3{^Pqg=eM=p$?C8V>-W5!b9Y~#
zfmI%#1PAl0+h=@#sC<vi+OO}wzvYkG!Ule3HuEL7?KcZ8-n5tD>#rgi?FHQuKbrc@
zraq2gy(zD?ce>O<$9o%#yA6$uMHc_Qbe^})CZaujpJvlRA2Ie_bJiZ0+W2U%@sIuf
z=bWD_-hR6AkXgu^)$L~+zg9GDk=(n0L!^tXOofTD;gW31?$T#}SPYV8GTJbl|7h_`
z&h~W8uaZr&vI~Cj{ONxzze{h*J5CG1>Lsr4tF5bo_leC3-EpkLhgayhd*`>_SL$1M
z!{xvA$=*$P8u+^Qaz}hX{k(a5a!%;(Z}v*QpC&)qRN(u+AKLFCej0B|v)GqkE*hqH
ze97^+1=q4y@7f-)%t%8bc-}AWyx)J^PdxcjeEaSC3*VLgb@Va6(sl6k>|8(nQf@|O
z=D}}oZ?pdY_U7fS-xJg`GBOTK(~Vy7RZ~;W@7gnlE#+~u&$cPM_uY7#zxgKUjQU5H
z{q2w5+M1oX`RBi#-ivqakXYtb#N=uCM2ffR*Ei8A(Na<uHr4O9p7zW*Vk(#6=jY86
z%j@(X_PAZC`)?ci<IrW6w6vyB&fKfF7P}{A79CJOo#uRbUF;F7Nd{j2F4O1tKfAlz
z^>#s;v5)DY7Tr$^6xyFZ>~WhRU8Ah0si>%Uaq`E%oeRMwd`rvy<Sg5#uT?t^ZSXn~
z@}$A>+$FAg#dm%sd`Xy=@Tf-jcw&xaBZJe28A<^&9v+i7Fp+h-Ix*El%A3zFaD}kI
zqypop(<d8kjZ#&dgz}g5#n*q!=j)tavS4jQ|Fuo)1!vV*Z?v;{YiBa2TG(WwaHWIH
z#yO9B9=x%Li|O<9HveYPbTx!M_HW*WYd2#9S3F)>YPPwU-S+L)+q-tjEYHx5?%lEQ
zeS>0(UHFQ-)wNQy{R3Wy%&NQc+raZh^X69vPFc(EVs-UhaPNMIVhW>h@@dakv+g)X
z`<kse7IlJCa?YK<KjS(#n)3SuU*8l|sAl_$?~lSQwJq;8Rw%VxcX<6%W`@*D$u6C!
zhg$_Lzf`&O&vAacc)gy>;fM1VuHVJ5dZ8?ruZojVn_|`v9}N@1BX*!dzuHsI=j^}P
znbv7<YFv6}_^vg-HhuBK7ilj}oj-Kx8jEXz1e5S)0n;S0D~6iWw`w15T_4AC{^zlu
z$L9xRC`~ANd^m2le|#-t>CQ(p1#DZjTpF*eJXGy-I8yi4>iS|Y-FsophUdAO`;7Db
zj;vc=Y`e=%h*f&^1hctw?&{^K{H*eu<513~bt{HBdGd2(aZBfl_X$Zm*Inb7z4CYL
z@`E3<da9aqEYh+zF8GjsKJ6_NL-1<W<^3j&pC@Frt==M?Ycb(|m*nA=_t_5*a-E1c
zmh2?ocfjbt+Q~2YdiT%CJ9bL;OS)O--}IA_es^6Rx5`~>S(iFBYKEuyza1B9c>Y^`
zV=&#V&O2%Iw&g#UK8k+PzPI0@^}<HITg<;tW|S(qeVgUE_WzqJ+#31CF%yc4Kc>%^
zU?9Kv@rmj^mM>3Fi2bthg#@ea@j!=)dO6{G<!5O&Pd-G&JUpoQ-$lT2&8O3s^%IR$
zvsdoc$UEztaL{9W&(^D*KGvnBr7PC0bBmetK}OMNl3t2w>M4<=X^(g9vYKO~`S0G=
z+TUegUaQxn&o)Zsx>x%>mObpQ<l>7RU0qyDDh;LkFJ>HR<CS)~-O}Ek{LJUqSJ$K;
zA0EEAzJ7j&!qt0ws{=zrTYpsiy4k`~kjwuqH!0!pole0YKitp1KVBuYaN$CUH%*sk
zJ1uOu+RWFWsHnK({l4EHu0`iJPB%)hJTghu+op>DNu^xvuP=hNe3y0<JY>q^IM*U1
zw9Y8+j>U<TLl3O0HKsml`V*Uaa+0csmX=elZtRAzN9JsNG98hd(<)2)Hf%8Pne(DX
zsB_vhu_sSU*Xx|$mlm<Ao;7Z_aPK0?!<&Q(bnb6{?qJ*4D{bzyT-cvsQ^m)m<?oMg
zzh7r<_b=klos_q?wnpr@usK~M$wFyb7XRXl9aFW#t?vALa&q#H$9>ivrGkQjE0j~-
zvg*w<o^WHE?;X4S_5bT$e64DX=nPtUq=i#>j#c?f&?Tq0Sgz+9Yeg<t!Et=uC(|F#
z?nwLfS8wq8lXF-&NAo9>@#S}l*D4?V`Mm4N?S+#jwx;`-+5Rhh5*H!+W&ft4v_Fqe
z?EO*mEb`HetV)ArD)-xXTi<v0ZQl5SIqBzv6`dZJIGEqhNewWm^xv@mmHUjGl7kg}
z+Y_(O-2d<?r#<JZv?cd?&->ZFpWwjPdwJ{ffZI;nIDc{Vv6nqHTbQq8$)Mx4*kScK
zbH_&6J7zQU-fOP8_P96SdydzNw=b74vW8Y&*;*OS@}$T}bCKNi?rA2^wmU{IbN48E
z{@TJKuJ^}9!4)<SVgt7~@rKU$_Dvuu_RWU^10%LSqD%^kCmWl-mM7#GEzX!+Ki9V<
zeZt!p3>U&4{&o=)+smtZJ8Pnycg5bb|7ukB&D$iMJM~Zsd!e$jz$~>r^>bo_pG_={
z>sxuXX;PA{g*sD2wNUQXlIZdPmDmq&y;8VTjh0!YAAiZU@$bv$mu;WsSQOvlo$>8Y
z_Ki=^?+d@y?vr(S+9{*LBl+~{)SZ4?XF4~F{CR7To16RN>-Binr&(J;7vOz6*mdOO
z`Sa|@3lky}KV5o|@ayyG=nRvT|1O(vzM1lN)vjCrbGyEN{o0XRQYXL6&zqT}j(e?p
zUrF`;TPtpEUdX{OKIMA;9ggho_vhX-O`6p4G`H-Ji{9~o7@q8G?I+<Xl?!@nw;r0w
z!5Pi@UE5Hnw>O}RgTWg#L}$^jlAxpr0bN%km}ei|FPmR+j%nWJro`5)E1w$T0@%K{
z?Yz7H$|wEfOKiPG3?^zSAK0MvLFQrWt>YQm*A}nMVmA3`F7(=Ya{f}T85xhB3$ZFP
z97tN>^7!ZWxpDrv_lh|@cd_y)m-vNd83_uQwP<x6y2+F9^w8npFtLt?4GaA`SC)v@
zK4x5h_NlIg;BvmwBN_&4glwM2J6@G72$R+MWu(#ko8#4!tW6(!S9kn9m%*gW(0pLU
z$GKi>j!C_ERi<e2bDQ7O#=yrHD;~-&KW4tI!Xjh-^MpKWcM*fa@6W4M)!tfuC|w#W
zbvP@-`QxtZF1Nqz{2jWe!Sn9F_ZO#lhaFW@<mPa@b!d5Ksm<|)HHUYvxVKwuhth=|
zPtVwe<o%Y(<eumBWW&otg;%AP=v8n%w^NjMs_nHh<JJ5;U*+0IGwxHH?H$g}Gkvi0
zT-JBppX`Bqi&c}3-R*fIEys2~vhd&K<q5`HDwA*4`JdWzTp_&N>_+6R=mi|x=080n
zS~7L%h3lN}7vEd(eU8P65GQ4qmwo5>c1`^)otU@XN%GFm89F+)9EQ$^0?H5Vu70?x
zxr90S3PaJi*>Q(k*mm&kd28{E!*lY9wt2IZ=bhj1B=6F)<4MQZ4=?OfdY@lk`;+I)
z+k1sKbnM>EpC4Z;eA9D!s$SO&lZ@K!;xd=4Svmt5k63M<dRY4Yw2E>^zJRFohBe$b
zRgDk3FDRF|xpOjmf4$7U<B94e@ySomthgkq)cnCt)=_ZP8!llX@dnjB#Y_&aw<~ui
zDXZ9>t7TjKC{1{CO<G&OLrj3xs!~_K{@0mq$Il*Ia>TXiQ}Wi^6T|n5Utg~C@x`C1
zx#9vbQI9TKW|)|p3$ywh*~Inz{r&k7^JdS^zJ79&n8M6Cb9yF#E*L+@&N6M<w5rep
zD%RGw-&s9BKmUEuhYz5Gsy?084}NXgcX<2#x^8#5$|El~u2-va|C*D2>7k^VMSc6e
zU4^C_q<2*0Zx&y0OBA#u$NK%A%PSSmt)6;wb9(Zf9ffkz_fw1>etCIW!XTl+`|s^r
zw^SH~Ik$sK_37V)&z_xEJDrb%<G|y7`@Zn_+N(?V-o6UD&^c^Pgrms+VsTMX(FBQO
zOP|MhdUmQLJYoq<^m1Xn^1Dh>F7=bZR+WTD46m=P-F!RkqS8ajW?MDCIUPH8SX?}?
z=*^p)E!(&MR+-?n`s$*i?2JafN;j)B)5Q%94X^lI-MRD8x1`lqyDl&HPk!RD@WPu0
zM&=kH15HiM#<~}k%YT;|7#1=%O--5YxqGMNd)e1^=`5*HyE3v{X6apdpp~@f$o=>V
z_OHK+mLFSvefs0y-0vS;TVp@rxp!1b_<<vrU4n!@iFBwec&V^FO*qPzmm{>)&q!bm
zk9*n=jyYL3o`2d^q^-s9V|oK8Lx}mszt@$Vrf94Y>=LW!ULl}*Eal?cyX)6#w_SY}
z&-lJKS1jbZ#k`2qb2o5_?addMS3EmPcZKDxpRy}cqIKEsYuosrn=}7GsdY*AM!sE9
z%1ueF+iX)e$Sl-s%+P#Qqjxpi;%;AD=?YJUibvTQo!(JhB?czH+UxHwH2>7er1ntq
z;EvZHOx{#{VmY_&<)1S%etdFp{QXGRH10QV=$uSux45}XYFwsw>q6^N?A`8tT_7I*
z*kVp=-g-X&mr<9D>XXiFQZFdF>vd(0BKxN2wflEPbIu6aCVjB9SdfL&Dr~i=)!aS}
z5hr2(k7{A7r)m_)3J5fuIN@QkOX0`E^(H1JJ5){yPMD>o^Q7{Hi%?q$yA$ZrpZJ9b
zQcwT;dqG^}M}q5qM<L0LCZ-1;J$WA(AJ8!2;bH5kC!3lVa&R{vZD-Q`cVsG)K0`uo
z@wxPvUplHPDk^vSi-UrMARt^eEV=vy$FajnD-^;Fb%fm3w)8w&@PPjUtCxg<QIWzD
z`wJC~dL}|5*1cLmLU*#+w#H}QyspQ&E#gb+g{yBDT<boYDO$M6L*lDtV9debh_B~T
z%ir@wd=X_haV)OVLFQ3=Jww~a_*mC_ZvSjI=~!O48hU1z(2X-G?wPX=bZ9NHPdRn&
zrf;vVdSZ^K)g)Fo-v#H^aw)Q3mW-ASuP77kE84sJ_vgJrvv&%H$=+=|f4@VrRyieW
z)5PUZZkq?}eV*M|;mL01EX@_Rw`JMnC)Ftt`wIh(SLs(=l$?}TA+RP!!|zzJnMlo7
zrB&r?g*vAHxz^_VcHdWv&-ecB_;9q?pd@g^vEUCj{j282bN+j&6~pf%uDs=ah6~^8
zKR#DN=ecM9tLs0*&T!1_KC5%ux#cOnx2{GWIFj}(U|;(ipZn8|+SFH`&t7`1RfV-l
z;BnuEdnN2|ULF2dy5Czu+EX-X=ZD~>)59NItTJFtYHw3aj8S3J^F26aKmW1X<>?6@
zpLufls#;smjSOv5{{O0Kny-82+E2CDbcMJi|8m^Aeskh7o<;lB-&tI2*(LVBfMw4d
zx3#RgZbi#N+-FR%m>*TXB~81FquR6nnA6Sm+NtmE`}c`duD=uaE55*{GG57T<u{&l
zrcVQ2yLX&<sm=7nu_EP0^^sjum&Y?PXxQ$VZ+?>}<HJQc<tY!oFm$kUe0_I!c0}DZ
zM)w7q)6WOJpZfCUI?If%wO566ZY0<{e_Xr$-m6PDw%@PYeb-FdJg+44&Fa=85vEM3
zw$X144SkACKB;~E`c+Pxd4^4;(X(@NUthG`Wu1Jy@90_c`)@8<-nxA|F!JU8_XR>i
zeMu%#fk8o!E?OofC4IP&+^?u`VDs-M?|dpMEad9{6b2?blovca#Jb#Qo!5?YGa45z
zxXE7470G!i|D;^n=9}vpTw`Kn)O;4)Hq1PcVx$w}As)@Zus5!Mu64PU?KbNVp$Q=#
z96#U4F6b^xO-T_rtt-aOCByM$;oSU^r*{_Z<gW7)7JBh~{%mi%_G@=)o35RaiIkCH
z2r=3k{hTYLWkJ12EJI=T$?1B%+Sl?Oo>Z*hJlVF#b4HiWy~}Ca>g$euG?Q6<*KN&f
zam!`iud^=v^5byfX`Pez{-MQvyYK4!T<qQ#4_XIb>)RuApQH80;y@RXW0RNobh<h0
z2w>P$lW%L0{rvr=3hAHod^R7gp7kqcmu~E2m74h+-pjkge$1AQm0h`{Zk>4Dm-)ss
zHr@Sd@lCF>U*L*1LveWj!CY&##oy;x80a)F<p1J!>&v-+)8Afo%h~n5!+aVy!-Z>?
z=C8D!J7I@QR_s0gc;)ZAL*rt4A5W3{)fzS3Ds7W^_@hXPwu3WL`-5NWzd7;kQP!@$
zYmfHqjagLfD8#||K>U#D+O<z?nGPGwu&=kflJ$L`^G~7VYU>JdyJAtr!0w$38Rwk*
zFZ9-`OUq79FnAfqDa*~0y1#9o3%};zIqf8<_r=@zx>fzN#6>DB0WK4dzF%kdL{Tw7
zXzDXr9@ts{JMQ3}#ZGH#%=d|@sHmv?5%oOa0$!-^<Ro(L)qJ)++83{0l=Wv)KCYB}
zOtWSAdWOSX%nNIKZ5rlCwr+lTF!GPN^lZ>@tlOtX4sC81hZ_k=u?Z}(f-%t_*PebY
z_*&a6efNocb%hcGqh-$(H=TbR;wV;rDDv<3-({k+cM2X8s}e|wcy-rf|33|r!s0zU
zw2m)~oxkP&zSkcNwoTal;{uCY)1p>Mre0n3j>jjMA1&Y!V>_#Pg>!=D3C4<LV&}PM
zRJ{Kzn)Lbc@7GTabh>YJc6XMZUH*OHy93|9u|KpFSz9YQt*j|o>F|Q<Dc74=Z9N@I
zj1K*tEE~4Etgdz0ox6O!i&vj;e_dG>u;Khe%PIMPwm*ok?)+_Bxrs|ONZd|WWBr{!
zh7voU&nq-roX;ZqBumopHGlr&&Lq{4<Ev-CJSQ{nP}-w}ixcPGf0`vZ#nI`ZzOT~V
z6RW-(r_V90KcO@&x+HAQ|9kZ^>(`~+aF*Qh`^DFYP4BJF{7e#Y`x_tc@=e*gxj0OY
z{a=}w^!rnc?_Jw{i+9&sH81(D^xw`>?t)a!?q`XTPih4ia!!0auXE6>uYDi)`<Kqi
z>lR=88}nu3>BqmiI8N1Vy2<?eq|U_er}m1zj+HB4e`5EV8*}z0W&XEUG&67wm>0a6
zbGfv>RfEP|83)HjvCsd0*4i1<cOzociA>$2Cqc(wPn~j-!-4nc$tOiTY|LAtKJDiA
zl{hL_wfFnCber?Zr>E&I%3ZW*kwNQ&kS83Gk&&QwQO0cB>Te77?ya7a|EsA{iSLhX
zYeFS=h}TJ#dzWXJ=gXy?oAdH@>JQb$?)}GXzu#eQTj-MK>EZFC<;s;1n_n*$+nx%%
z7wh8c`f%m)c}^}aE$gQ%J#_n}@+<!nQ@Nn*n$KT_{><B3{e96{zh#%B^LDc8yuMZU
zcUpAb#@lMvx6K*r@6~+YH|L1UCg0}gl~=A#be)*V1S;`1+<Y_t{-tx~F}B+?u5Uej
zY`2=gk%oh&hS!5$Z|=4$%#4W_6jb2Rd%fUfz}ss(f3@&7_e`o-w!@VFY3@4Jc#VAP
z_D5lx?gpRJnjmO*W@+JFR$qnahY6cja_b)Nd>U(eJ=Z*H*OmLhU-}kzpWXVZR{M>q
zPP5*FEf@XY+A=IK{`IW*^c?@XxR{w7EDT=dSA^cq1x;oftDJe8y}5m1=e!yPgQ$wP
zSwb)NN6(#q^P;=mJkCl6OM^dORvGE9cbg---@bFx-7neNm0mnzc{3VP)6<h~-FCLR
zI`j6LA9V-owuDysuQ_?C>}wbQvcA1yJgNK77R&6b{^D1&xkgcn%XV_cNztBLVsEM*
zyC%gRnh@A=QtHK1(aLH6%ypQw)!!eM>ehF-|77=(z;j8THZGXil72D6<jQ8>=7Zmv
zYLb+$a&mH3d^pH%m~@0=`gw&voU^-?xQ&`Bwk%!v`%dz@mWihYi!b{oa2&E)6V!P@
zP`PHqs?*mT1WmSYv6x?T*z4tCuWxJ&4QVF?9&qhmv32WItv^o9#=qki8FO-ScE0mF
zzg^4=)UovNDB+y<TFz^du4=rJ&D*%Fy*3Jb9}nMm_xUe=G3JlqtS-B@s{v1sicU(5
zV7)RixwG`&2D@qrDSoHP1;QKk6mmFteA}(3ZY<&zaXjRp&hWsJJM_T8g<E3`uRmR(
zk)*|NA?latBBS{%5}y_>@eyr}bH3*kvfqBe(jUeqqO~mD>yA7v?K;?*a^dB<EmLYb
z<DBm;y2jqZ=k%$C*C5k>@yZX(Tc*@K6@O&AYQnz>D^I*SBDVPVdjI6pg)B!onzx0_
z@-gU<`6JpF)fo7=HF?XkLmq;1oISG`imMZs8>M>KCq=Jb$Q3p@eXd2yDvebZ-RgGt
zwO{I;-@f38&I+Xy=Q5w#|3Ch)Fy~lV$lHj{DV6=4uawyQ9Y5~6&Uo*;*AH2j{yDl9
z0c;G#-ny%{)xByKEv*+?cE7pd#JQVQB~Q~Y)}+ZVI$ohyY?}Y|?AB>!wqjgO7u?To
zOp}=1+SWE{ZA!B1l?DNqFIN}5oKwE}lJsodBVU;tYy#MdtDmPcd0u()Y2%;Pd&Q3?
z6einjeD{Oh)xe~zSXqF7&i{o%zyH-lnf#u<e1lYO!*kQ`a~6f~;8OlIVXoWh*Ss4d
zYQMkX3^_T$O)z}pjfy#+F6Y!R++BG~t|+YYUZQhHsZGU`Ywus4+O)^dC&4JGIjFO=
zH?MAfU&wLi#VYKVU+PAM?09j2pW(U7z0}LD_fl&e-)~UdVHrGw^-PZOqrbxbF~9Z)
zJ^Oj)lUVon`I3v>``hL`a;SL3^3z7y%uLK{sljAbhO7qyD`PWO1Qc|NO<{@Q@mcio
z>Gb$V%jee>WxQK=>CT;=S6Lq$W>tQE7HA*t9<d>T(Qm$;?^^SjJ~uWdvp+jK`}rps
zl{0C^^Xh(O=G@xC>9$xfFfh==)AQw}`;Yu?$%>eHcYW;tS|!A0bLkQD#P`R~mvLSP
zZCO2Z`0&QGvr-p--@AI`%F5uv+qv64AE^on)p_0DSNrkJ=JSu{|No;tYc^-n<#5H1
zA3s)nI;k$`cfv*U;@+2{_dd@*E0rqEP}J~pYR!j(>=s2&ICRARTdX#f>ebNGbIZ=w
zc5-$uJa7B`L8tn>4fij4n&sci*?#uV&(E=P^>1!$?C9<mu6_UK)#~*Zu3UNYNoHM=
ziBxBGi2wV`$9kpRb@mrLWGb=R^n&kg&B2Ss-M^|f`C6)}v1v`^Qd4JMeJ0KLgu3Q8
z&nqcP5srMz@{Ph4@6o+~bYkt{2QNIY>~b^bwpiYFiMjFUIepoOF_#mUwDKuk`^vYM
zt@3O2Zj-w34AaTYUmrDJl6|$_)Kuv7WX(E>zNBrx<|pipQa$|D`DFSNG41wCR`-8d
z^Li}n{vxOSW!>ECl0ISY-_Mko<~YAHr8@T|-^0E4FJ!o#y_j~SSETO$Omo!*?^-@H
z&WLSHdHvpDo!GmxB934F&RTiY{#zP@z&yd8!2j2$M}%)#$+q?QpVzXJHWx&gKNr9A
z;i<-#SdZ<YE#EoceW}mgDfc@6&hygfT~}Y!e-F(U6p`#bv$D7#?>1Wz^St9T=kGsy
z)Azpe<6AQ&Dz7uYD88Gs>P4se!!=<sH)i&}UH^yitN1ytSCZ3?Zh0R6`PVL+ULymJ
zjepq|TfLXqxbN8+&n5mdUOf%n*~TxIEfkk>VuIq8@~Egy{P{(Xj&SzKSWen??7@SC
zGc%3ZC#(4$+L(O2;LD4^-HTTL<9gn3<Hb}1Bgu%V7gnB0d$X^Qdrc7Mv`5{H42h4A
zFaG-`G9r5K`@`%EI*tZx3>M-n85y-HlNvamC@ONuS_TE&tGdy;ndjs^9YsaOhh<g!
z!e_OB!I99$eTnk7R+&2qmp5lv@3fM;`1gOyiZ#y{to<YB%lf}<-$QZzwLu;gzqn3l
z@QM6ti{HCP>baqb{8FwN8cdT}Q;R}P7(P8*uu^xwcN3G^TgeY|Sb0_ptaF`P61bp6
zU`~F{S!eH?S}jZOXj<)y5p7<v#$I95`{0cA_d1R>)jNmpW^O2nNbG;Ms9)gX^F)oe
z7L_ZU*c9?!?Cy~L!WHEewrJ&p`vyNRbZTh5&di#-FLD3v=ZiV}4c2gVJt&!R`&_ve
zf6purnZsFY8m~q${}jFXf?4_a!lh46`=v69Fiu?8!D;Cg^6dRVgB171cLo1Hi_I!2
zny_)5l6>1NrRB%6Y__qUG`Hhvd;4eSX=Z1E8``|TUO9RBzZbU4Fxt51-2?vzYyLfU
zxfC1l{Z;Rd?Dqmw!gKyfJgD4I6dvpNS3K(4ib=UC&6&w{(p#QZwWx6Ny3aIMfAC=S
zy;`|Kv0W>e4|9DFG7`O8c_ix-fBKw;0@Zc(<r*8$E!nE@-1q;<7nemXxZ5W@ak%n)
zYgPU17wNZywoW=afBKg;C%=ESa=IVZDmx@i;c7X}$xyH`h<!8v(NG)LoCGcroye!l
z7QL0(lD28{*8N4@C+hx&EUy0kI&qamR%~Fl-VeQ)2G=Ry86G?;f2ME1(|x?X-r>xV
zUBBLFuh{XXw)LC!>vv~n7&b@b8Az;PQagC?;E^JRj6#FWd~0PhbKIGJ_|LU+J=^z&
zJMH|uyG#FpPPB>t_euPs+3V};%U3seIy*D}`u6s=CdaxpYj}?LO`Pjpd+@=*#j;uA
zQdj<N?y+>L==iWFU{N|~+g^r=RL#$))BV`pzNw@bNs8%4wY*-x|K4@)i4!JlaCUNH
znpgQua?kgB)hkx4`0%x;=G23O&7iAavz~=@zVn^1>iOK&F`Z3@jj7ECEGH!XnwdWD
zqx8o~+M4?M$0z&Sb)L8XFQe`^ryyJH(bw14yRWskwI#iYDB2|Mo)9T!oPO@e^ZE6D
zxr?vA-k5jSYWnknsSh3`q@<;BovNJoeMX0;iwldJ5R)0hg9DAsSLz%cpDg&lZeDar
z&)c)LRZVU`W|kM+V*Xa^uaqttalu_f<<7yCZMAuG^?N4WVBJyi@22RHU&mS0N;BWA
z3%VQEve58Q!vn*Q=8rZ9>vw$X4LSb!p5uCf*Ct)_RL`j;OWM?XOD%FbVfJ*-q_X*3
z*R-GNBpp7Hekqqt`qV3)xVVY+lMVEQ9QU>;J$ZZ8?aF*5_VQ^tt5vyY+?mr*tAFw6
zQd`FKh41%9NS^HT6F2xM9?0!>Ea6%E;ZC#qd5<@~KY#CUkL=N`4T;Bv)hC!}N;Mkx
z-E8gYO)E%ye_wyyw}>m6{(o6ncbgqndz62)SVr&7nPaVUZ*us19zU^^KjB60cPH6b
z_tIx=TO}hsFY@E<J!aBAxlvoLUtjPoN3JL8*S(@s!S#-}EE0=$%yal-s=R_pZLR3i
zxVYYymI+g)i1^HM5s%Q()cklaNh2gY{PCHY#^9E`b+23V$;s-;kB)SnIDg*V&yUZ`
zyZT?LoA9p(Yr~Q%{Tl)`1Pb47UGe*)`~5Tei{CiM3M_c2Su0`hx$cp%1Y6+dw8p@a
zZ>$@(ZC&_Q<*v9ls0VqdI_9ar7AFM6AKJi`a<*8{VO4^6eMIk*1D97F{;pUX#TRJN
zY*L<aDXB$Gw{7E7m04W>dZ%sr-?Y8b-!n|uoP96b|G81?*Z#Pcon0upx^rIXbFYsq
z3=;y4!k8PbYRsE>UCt)G?d%<oInxtGCulET@p`T0KaDGbix*s)U@Tc8)jiQs*q(pZ
zk4l5BPvif*ol?Vi&g)#nmDoV{o|0F;wn(iG+|W8_YWwDwfrTH+mc;EAUemKiqsDSg
zOmjz1yTHVc3ME^uFGPIMyS1ubjq5@M8(Uzczp_rM=FVB5Quo~3%~DZ)!LLIU|5|g-
z&|nH?`EGSCt>I_=%=^8%>VkJ(b1_a{!P!(eb(YSfnqy(-<?ggD{l^zrJAcu&^7h~J
zw=dwFv1Lx-y_4rIU1N#;8OgGoV|}RaEz>&X1SNi+Mk}?c5!Wk{c9)A^7EXv*qFcq*
zv*xp4K=i}HEpzt%uzr=vq_(EX^%!sAkzJGCe(B*?y`5$FW1fj)<^7+XapDGntrwYf
z*0L>h^g6TCOLWzT+HV?cGydN6XjwK%c42+xN0AcKyXK1zt4b(j7Yc0>Q(ySZ!+6ts
z+nT@=PqdtuCKSG1P@pq=X2%hYh0H1JH``CnwA{;jcBUx9s@YX(AF^`<VtE$3g)7|(
zKc{72F-yn5?Xk;Uy@EaIbL^j|+Vn_Q+dHiNfAs8c&)yTebArY1r{31pHMq$WaI(d*
zS}K)AWDVCey^h*l-8=WnyM!IlaIEb7W^!%b>zZv3U*;Uzr(kC%cX^qw^0l{jb_%B%
zTfSZ#VW775{L~9fwd;5cid^;_xewZ*Xtgyv^08a5RO^fx5*N>0cztc{;Zsw!?|!>I
z$1Hc2zfnas)6>vJuLU)feyCskD`{J05)>5l;otA~@l%r+1O){nHYTwe85z~=72)LM
zWbf?j11~lD`uckE?{BN$@0pw$d8gno?+okmy#AW<2|GHRuKm5|Kc_XZLgOh<&$D?S
zw?BLOH1TMc=#L+d`|ldX<>jrr%dp_(<>k%`U)=IOxh8V63#-o`LI2JfI+2@LjJyiY
zJUcsk<zFUE$;RDPd5keOyFWbpy?KU2!P<Q;Th_ZtHrhQrEHm$P#?^;D%CQp5v{$5L
z*;qbGUeY${ul}lA+yO71wWuhb^2mx^yfFLu{G`9iS5m6yZMO*AFTMHlbk0+ko!Aq@
zZtVr_HrW{OlVB7l_h0!Cb5iHmgQw;xCM=p@C~@7M=ewW3LmJb~W9$s}zi-_WUdQrw
zTh#TWCg!N*aM79Ossg9Iw_gvMtSXYf`sj`4zc^1VW^Yqc3T|HZ`JQ)_fWW&svUk-c
zy>ULH_TE?R&qn)6%O|vc@vjMKc_m|S)1B6!c=}S|+wA7KzhsizS{}YjzMlO4^YVfp
z^Pj&hpHRTPmyPG(SN(mBXX_VrFOKyq&J^6X?~h2?-^czECjZNNc78WJk}~nT>bXVv
zc}Fh(uX_?QpTSpSUH!xN68lniMqhi-&*FM%a^{xnKmCK4I#>7eEj$yr*e#IN|MlzF
zfsv6fpH7{4b4Q`_qsNa0<?`z7&u!8HP3-*p`x~^A+|ttW#M!g0Tidy+3Z|5o&)VQw
z-eNqPwcbBqe;tQKoy@UKM(@`j_xRSD5^_$RWl^pFoP*s-y>&18h0M};u4FpZ-#?an
z`@rv&Gq$v}v>dtG2A>yw7@XoKoqKfC>FWzqzL$E;+`@Y5!9Biy34t=+NA5K(GaB_5
z|9hjIp;ses^L{3?#!fA^S0@ZPykom2wESc^Ar?|x&3G$&du0mmyCZ4KwC8OuTKF-_
z=RnKmjNSX>ytM-lJh@b*vCr7dTiffKkL#-=X9EJ~IC!iuiR_U6rI*CEr=_j<zr*97
z^-a%Zil2NemvDP`<?G3tUlx6BTP8E*?d<L)h4-D7ag>&ba&*mYTW}-OAoKhpv-g%;
zLM#0^BPFM_9eCl%;UC|3z@uuLe(u%&4N|M_*zJ#;&3`V9!J8u{B=groUi+9|_MSaQ
zu2gaT`OoCitE(<>XLWH|L8ymV$|{W;KD^UUF**GbzMhoxGD=KUh^thIY4I^-o40W+
zM<+4=XK=V*!Qf_Y9aEallysu6?3dPco}a%?eRg4-+z|0laozfW<I5VKB&J;5dMM((
zt+P|XCx#`uznZT<`z&IZ{LE>x*^Xez^sNgj{=T06@4VI=^R6GpC$GCHD>!9r+4y43
ziaY+|&lhpd_#!3OH{ppx#_1#TOW!pmO0IA^>1Vg6w|!^q4u93Dr2+!WTDD!W&R%Z#
zYvn%B{)33{(hY*g|GkxG@=Dqw_Bx<+1?QSMjtM<nvsg?eroBtKm+fLPO>Rz?yqK&*
zV%haM)qf{iFF%%i?ZgYeR7WkbhX=Wq9A|ZMJW)_)xqn{f!IhWF{PiyC9n7jaW~zJe
z;6`-;l}-Hl=H}hsc&D^K`05!wcUJzp?}`QycfZ>nXIqw#aE0ZJXMCIE#V>E{+_SeY
zTDA8;?q?>4juX4roa24J$qE$jEDTIf95>9U)lLvv>UY4F`M;LN^Gd#a`AEiW{z`ta
z#|PQvTP8gc*_3rvE6YAgEZM>4!1JOEM&~UIi{BmT5L6bBdi6q*QF2<UVeT!HHF0}q
z-8z<Hq-bp|UHt6K%S$l~3$A8Ooc;P=d0KqpKCeGzRbBxrS?0#=t$O(L`TXPj_J0~c
z%aWftecSYo?XZD_eVvV%ew@y)JrgHP_~0+X#hSPKtyxN1+N0O&_q!Eu{$U;Iuc)cX
z={;S~wW?|tXdEw5XWKk|zr&w-&Rm<f^?c0cwBFk+KL0-U*WbuB&c3!r@4RvCuaXlf
zoAS2*FW%na>EpvArXT0C=Jd&v2V1$tSJY-!d%B<3)lp(pyl1zYBcvtZ^(~j0Xa)u4
zoE5>(=d0ej9I-8R!r`}X4;mS%WN$Li`Bru2bOpypB|Cp<F8hMpdt^H}EncsUwf=u4
z@`clTMx*=tPRp#l$+bANouR4z^5ety4n7G&bs81?YyW@V7;w7TQ2A?l#HIhNEvpu>
z)>;Leyb^GVDdAg^kZ$-)LmjS2&x6zdooBePB9((XOu<x*fotaujhw=@jI;Z#rtdj(
zmu02P8{1#+zSewToB8=9liE?GPKQ-|CWr3iwHif8lufEEX5!oTY;TGJW8xQuXl2Ef
z?K5QOrcM5?wm1EF;+xM-g%S)I>x~l57gxr`O{|Sz?Y5lX>+;{)O8uVE)~JFH?|+_%
zn$dD&Vd9m4pBN<9RezRh`ObIjT6=$G)lQ-R$!BW&4`!Jp{LVgaDbtW+_yTmekj1yJ
z%TLU)V!s?;!yG92BqeiR)6|m&Z+~7lEV#EeZtnHlEG?JTOKx76t{OJwgMNsXsF-fl
zm6bjV100qHDJm&39Xxn&%Dnv>i=X@X>z>c-aZ}#+;}Q3r%I9-Cy1I&X#OLJb<n8(B
z2HL>(<LUJHf*&6e3+8MW%By0Z_xONhZvwNG`l3l+8Rj!HY}mGC!L!-<0{cr=KFIIc
z^RFtT_Mc^ie*JQjLcwsmV#%j(j=9ZfUOe}5fJ?`^mW5kBn>$W8U{@<(R=8-vp1)@#
zU!3=Lssv4p{%e94x)&E4yzUCvQp-}sTPdBWS<ck+_@?Po#*H1)zw}#{-s}9t+?}{_
za${7_kB9O~c`tU)Jrz+YAaTub>8)4E{Egq6c}{<Okn`nm;idbhPQ7fOIcM!_tqpr-
zbg*gXm28n(6|kjPCyD*P?8BF*4;b|2Pfb1LafGi*G*Qz#U|+qUPwqYAGiB-}rPhI4
zYFQq&*S9Q~q3QQEwDpVgryuVZu8n9vb@+SZ=3VplD%VEw9VoZ!ND);`_&0y==f3_`
zr|$nRUjF@L%BAXd5hq?#mL+VCj7vLux9)y*E37<L^!ldVyZ&9<YCb`KQ(0h$!;<ic
zd<)wr-K#b_`K747K4D7Axw&^{p7Bw8xG#SFpNYlqG%x2_KL1=P*JZh4p>X?J=B=!6
z?r_{`U6yOGeQwi~2U&Vyystj(_p!eAa)!36z0X>84&{Ieto@GFXZ!b0?U>Tcaolig
zx_iyLstbMV7#VCDnL_yYJ2EVg4Z9+<_x|IJ>`F|MmKV-lc`<YGhLsBstu6e;v~ZHn
zyp%P%-&S{RS1}QrbRlAY?{n@JFWsc)HZMZrHrJZ=lrG&b{-Mh5|5x=HF^e<UHzYJ~
zW(ZMtvOK(X{w|q{(kHyn7~=C6`AsqAO5PGK?Ra}`J^Ncxx0bYtlk1x=i>$DJXk~DH
zI!~NPx95K)_K&lo*GAO8cD(TSz^^xNo<Ftt{qwz&SB)Y6!pJO@GaSb^R8LyqS8z{5
z#N+3T?`JJ)jPl&)*RkzO$XImg@wT&X!~X2g_ugY6eO`cj=6q4!WsQ;-w2}l)Fgyrd
zIPu=6TTkW|T!^)2UKzk?*PU+CeYa(MpY4;cmYy*-r=#|K(8(_QsH2^-v+seooWwUa
zL&g;6kL?zhzj(`^IkCS-!jQ>0?To@TS&IS&@fa3+gU)#j33FqPKKZ2b?Z8a+3ldf(
zE5d(C+E#7xW)x<K*j=_ZoW<wb+GutwhP$mcOYd3~#C2;&-D1{W&~@0n!$nCaY72+3
zn$Lmd^Xp!H`g7-gXK(M(wcGD?O_?%f-#jjMc6WVA%OVvcW8;l^cXu)B9#EO;Wte}@
z#%HEc>&3NGlM@mR`2U>0$;K)3HzD@2td*5jKy-9>2gjzw4r>{Uf(6HuKYjjOZQB>M
z)-5DNL`&<$@Az<Tf18giDtCoStbRV3>>sl&HEMUlYpb_j2aep&7N1nN;h(0c#)rEx
z=^NQuy^Ci)+BW&eyGPOY=7}xQyJmlO+r7>wyJLPo`Tq9Tv~!nQc#p~_Io^8gS8CJM
zA8kDEu<pzAi|$1*vgf+*(2=tdD^z7rc+mN)wZYSC3Xf*sJXPIUI(&P6R0_VSt+6fH
zdOvv!&zaxZ{+#l1ETu}8KMRjAYo6HEo3nwLA>qf2%g=s?A5hVl8Tn(y-b+7gF2|kR
z(=I&c)z7-+<{a{JEwA@Wc=zxwcx!U)ei=tvlZJQv<o^#n)ISQXKG>(f{H@#Di()br
zI|U4dohE#axRrWPhVAUOhx{sw*T(cWub=n*@ES`7h3^ZO3rw`+vA6rI5Ou2SrumZ0
zm>b&|U3YI!_+|Y6*p2EMVQbGriQAJ82Y*j~ZU4V%W4V1-C%-*!<BI?9`%B$blI^zN
zl<eWNu-L;m|Gc{!+f9~<ysWIO8ag~{Dk|stwTo(pB|JMbQ^KxhNA#nGMLT7F{`@In
zRid%)->>W~+xXT*=<mMxLgk$z7ytXkH!JvWr8(dIe*f^TJ3ZHGe+$@@W=*dO%+Q#k
z?B-DZq$B?M(+v?1HbfkFz3rV6SE|_Il%|!vvG3;`f1Dt&<SFOP&hMr3^ZoyRW1Y0a
zqUG$|*DBkRR<3t{>~H_|;u;GO@ZkA#*NG1d`d0Jp-pU)={{FzywTCan{biOYzaTLo
z%S|!!R9%Op(C?cEgijn4&)oHAqo{tS#cv_2SKF#=w%I@Ao*{fM^N`yf?Tegp2QMCp
zjp14nQ7yKo;Kr8~mfsZga?d$M9}V|Y61P<hOI0d7W#`e<w)^V4tV5RqTQ1!V4&0_L
zf9%=eyzSvfbzBZTk$tecp#MGRzJRxXey0egI9ab*VO7JvhV4G<ftgYL!lzxkuIT;u
zHdUV6xAW6q6Ek_0Z^}Ct$@(v7ad@=n$D0k(2`@j`c+OW35IR?%BW9O*Ma+gNIQqfP
z_AinmM>TYk%&Wvw(v2s!E@%04Z|A&f;l?>K3(}3hoV)uvOQr7KVgZlcY<Fi!oeJFh
zx4zay`M&c<jU`4LGdiX)srYcG|LK-np8BTz!XJrv-<zE)4A1D5ubqBk|KDp#&x)OX
zaFjW&-=~n4#F17%$5||8VPkK(tXp>B|B~*Fvt{?QCg{p<;cWl!?bj#b@#Dn*3qN<&
zZoPCR@95&w=NE5V`o1|QhsAJ#-x9q$zkV5)u@_HJKAE^_{RGa?fDV(`e>Xa&TVz<r
z*;mQ0vev7t^;;L?6wCU3^U+ZGTG=OdX0NP#dUjr1x#wg=@6_e<-Ze}96mNBE6pyQD
zoRRXfzyfqV_l}%=Bg6VSr)i8zKF1{`WvYJ(e|~=cyO+KBy%&FE-<~@;S$(h3wX5ll
zYhY^u^!M}VT%31`t&B7CujH&{0Wml2-&<PRC|g-c)&G4R|M5z&zoPBjHwm}nJ3BiM
zLJy?q6V`wDK*GU8MF>=e>F@tzw9I$*vmloB`#}c+XJ6C#^ZWk)V_PyWTYQ|fy5rZj
z#{ZGqqnXlmkIv4ywPoe?+8I7-Q>IScY2&6hUD?QJ)AeM==|>l=OM7-^X0vASGJ)6M
z-rjEi`}_Ouoby}C4wl_LbhY&K)m<I>8+Jzg|8h)fp7{a?%eA$eMD;UGuRnguy#0V*
z_5a9yhfmF!asBr9bD`DQ3>-BzW#8mi<fMxoSfU|!DD`8<6m`qa>2vb_%-k3ozy9?v
zsl_+@mfP)XC>E{V|17Ckae<O3@0q`H{+`7fpUax6-FO<e%fs{D@=h61p3pVvN*3>w
z_=KFSXUI4^-_G1J)uLWL_U&T#o;SN|OG5YXa9?|Fv~T_IIIHeYbHCQj3q7B5N2Xn|
z-lIV4{>KW&tp06(zSTe7=T@`*fq0Ekowe3?Gox?jA6s=Yf|wpl)oz_o<ZCB)E4bt4
z|0?lQ2H)Que;dYaX8T{l%>KR3pQqVp-deq>`|JAW{vA#O6XW{jzqFr~J)2?CI727o
z#KDW#=h#+@Nt@-oc%3P*F+wL|f1T~U>i4#Dtjo{k7I&RE;c=(-``rs!Gm|-gD?fXc
zwcM!Di?z|JAgSGUVdm?wh^%ZzhFy!@6La&*tlTEg=H7S4{`;D6r>gU=4<9aIdE;Bg
z=pggBM&AGSTZ8|<cCBv-Jkav=_4Cswv*$G`B`9(6yZ`7lx7ypzH<`0E`+8HE;+E3~
z4<0=Du>Q{OM}-9t@J0Dd?()EW`F2N69pvz<6maC+-mIRme2)Hv7G=G1+pcXq&4*j1
zJHi*ruCV{jBz11zlldR_FvN=-iFmGHapOiTi|q~}=S1%FuJU~1$>ql{)iF+GpSB?G
zqfXQ0_wE6YVjpnNjDJ1#gR9h$r|X<APRqHWt7~h%!|UaW+f9ADbSJbvbDaH2VamnN
zjvGC^SoFHfUHbn?JpH|A@{1#E?ROhiHE(we|2o(IxZyUDhAp;wL4W2=a0q1TXr2?h
ziude(>zR>XR5#4bQkYP3H)BecTg=6Dqe8xC+b%E2{J-nM1wQSpKHH9IlluQy<t;cY
z+~M%?1fwb6>U2hbK5omC6ZOCSe`F)vvq(41KDM8o<JH0Bg|c>gvlV?8|9Cz9;fAk!
z3mVpUNJ;a!F8OZ$e(~{aMgHjy@y~xJ9KK<bHubM|bKQ+8%npC1Y=}F5QuvU2#)b#&
zF&rvSKHvB^{rtm2<)L-+rsfw!$lmyPgp*~t=0uz0mM7GUN(_>UoCAJ-KES=Cu${Se
zZAGfDr$fhdhK8G`bi!67{J8h6+{f&hLsF$a3llSA_uZE3eRq0gpU(fiq<-$vo1$BV
zXKwg@ev{98dtNEE>iet>-mF}IGJo7Yva6h1u2A!hQNWMW@&69Z2>5!|{QiSWs@Iz=
z*_c1u>fAmOqP9ILy!JbLh?Z#DnHdkK?n_Ea5|EPWYHMRVmdwS)b>Y^nt_2EZudRJ@
zZf;r{{+79Sv+Cd9)koO&#<EUMeZal7z+&>OSzYS$DwxFeVh+r+tuA<T!*B+(%8qlg
zEKH1>Hg7g8eB{C-X>>$)y8|Cz-@n$d)ki0(dK+Y4(|L1muk`Ql@5?Leg-;wgdNlFR
zkB=wLo^1`$di(li!57Bqt8xxZ*f*~=Kl8-|<`@4DO}hK@<?{I-+U@@=46l82Yb*CO
zxtK%hzO$~ZHeC1Qef@vyegFSeumAd-e^05uxU6ii`n-y!i1e*dAAh}G|NTb$ya(5~
zH^gr*P%SxhW&3)AogHr{a^5`3#j3^I#`P!nz0Q=E=YB2uU)EjR6t2EE*1GKKy$6R_
zPR5r+M1Q=qukuIvy|k87Ns-%c$9^=u7E{6d-lx=T`bJBg4VFyF`bWg)XudvRzhBF(
zFgGEF-B(Qfx9z3Io%bJWW_~{Drm(k(Dd@TT;}_BMq*XVnn(2!q>}WBYcllseL0@Un
z)_yrN9gax}f<9;e{oQ*?StVkRC4ZO3r_Gm+%CGu(+Wy?nQoo!9KSb2_&3GDeuV^K+
zx}BEdwv~1_dd{o8KeD8r_u!5Fd}XVicUMY$_0Zb(uQTVz)%y>3&Ybh+qead4V-LAo
zPDK7<aJy4uer`>Cv-AJ&W?KD|&tCF)6aUf5i9I#x$fVtO=4xFD+<2n;N#ydP-B+2M
zy@h9Wom>26dThq}^@`ip+f|Ch|9Mz-XJc9a{d@8C36~6yn{_`qr({3>u9>uWc}~jR
z`iv|qxjRp1|32}r?eN2SD^nNrUlxy88}{bTPGNRFnSyAEBlk_r%s`_MZDFfj{rvda
zc%_f+_<m1zXH4Jh{C$%0H6Iw)FuMpG3<+a%O<NYcQ%Re9?eA}25B5~~|LzpdurGYH
z{eNaV^V!?mm1`az(mVc9MJPkf-|ey6x95KO39Ht$m?$oM9pj>OA}DBqzD~+j_IRyU
z6T^!u?*xUri@Yw7=q;Gx^T2c0u?t;JP7%H8Dl+NsUohmp{{6RXp<8o@YxjZI|E!l~
zUitrlIcM#g;#N@e%i_=B1C?2iAArG&_6r8vWQy0bzWt{(Vdq`})8qeJc3nQNpi!r}
zMU&rYiO=heb3G<DO*rVk=-(Ocy#AMZ%dRnn$p2ODIs3+(iHWh%q-*23tdg+at<f{Y
z*;p>!v(yQ+G5nFV>6T%x`N72U`p0)J1-9H025J8saQtr5gDLEaf!}3v)u*^An>@C>
zB4+dK+l<Dh!^_%t&b|9cg5k#5c{}YSq`n=vuz}qv)5PTDcjw6^{49^=39p?RSiG=j
zPV+aZ``Q)T!`Hj}9#r1&%DdKX+RCYW6txA~oAh~_?%v|ss3mJtcilH<_g3C#c?Z4P
zmi-NIy?<e;&!V4q8{c>ZPFYuM;i&Un^jF*66_(!?T>fLp(0-NYRvzooa=t&0JC`ur
ziO+f3eUee2OnCF_p8bUpk|GCOV-{FPS2!68<<(qTx#!;lt1aTZXAboH#q4zZ%GTwt
zSehroHBJ2YlK*~3vJ{P`9WlH%{k@v{+8sj2I?iymnZ>p)D?Zbwdr!^8yZ7j9H76Mt
zzL<R*wsBR@w|>0+=a25>_pwS`GZ-8$o#|K|c3{cAt4-7Q=^T5=-Kbh}VMTJ?HlFJ|
zGTUEkXBtgp-pim6BliCI%!=uYOQSzr+t?m(_hFRBBJ&+w58l767T4))nBdMgDbw`o
z?vlQ*rrXo)`VD4&F3qg}YV~IApKbhUPvZ0TehmYi(R^grs#RKhKA*F;{q|5RaQSv7
zwY$HUX=puYK4SIo^UpYcz1_dx?f&@bw7&7R+c{=Ax3}?fi|Kr*=qY}FZsCd*Cmw%m
z^zfW2=eC<EsP2J{aMkQpX1opmX8t+*Q1;TLOB1F|W7~YQC;52a!z(L;HFR`bqN5Y;
z&X4Pi(L27tu^DvoYT#lw$8!(LjvYK`Xu!$Eb?DB{;=;dQuRp%D)Z3!$jl{XR*6pWG
zood*7|MBOa9zH%UZf<NvMMVOlNB7j9C@lSOT2of;^l}E4XXV$VV^+w`c<mm&J+Jj_
zTJr+&lMT|5D$O>3zg(94et&M_;kJhp-Q^C>&foWPt6gp9_9Na;iY(*m|CVZqoa5|e
z*iiGcXv(x{-)`_vc39<d$WP~9=%?xXkA~0gWzPS5+3)s;!%NFI{Q7dgR_ois;>2^#
zQSv41;qPk~8yd8{)4s+1@p!KC#}6If4Ge#=1&H*2jM%%CSAJfF&}^@;B$pp1j||VM
zrHj95Y&iMoz<vAOEqj+oKj2v4T{F2avPQ{CnaP!ru}b=Fc+=%694FuGRj}@KtP?Vj
ztdqaFf|Eh3Y~uC*x3qgRv@bf(eX(cTA@PqB>VkFp_CMcm8lTxA(Y^hNqD8OHn$Y+Q
zUA)_6S!6xzH^q0J<aG>~^!aziugON&KQC>(>p$NqW7(`7)8|>~R~_J*(J}SRe#_ZM
zYZs=@o|&`bah6Q@hgPMO`vu&a@^`RaRquQ7;Q!uU<JbF=Ot<Um+cloC<i0Bxz3O7p
zleOP>*|aUooO64JnDqQw4%x5gu3za|{JZeW=BFnje>FrWvm5P_dRDCz+QNTi`MRW-
z&N<beWX@b!X5Y1PGiW0V=!9A;t6$gmB?Siyo8{hWk+m*McyVE&gl(0HQ$&X)3p;!A
zpC2D@?5*A|pZ2o4XX(=E`8~VWdarQnYkBt~(86b*dD&+*zRi-p(c7)2N_TZ7=;*bX
zXs-0$S#&~Ri@3;vn74E8Kho}Tb-nQ9nbp+Q$NO6U{izJ&*IH$m?C^2U{6Jp4M`CBT
zZuL8)dG~+1)3vv?uiva+FUZ2G_-NVe1L|*Pn&sYPO6H6V=x=UrZeE=Kki`dFT3T5A
z;<=UR{BfJi{@&*sUR|hpnQIbX#opCX)57!1_(@`L%(jav_6=>D|Fig3$D3YB%X4sl
ztF~oY9Z&6Fy)VZZ^fEtW9J5+|uTt?qmIm`%gJva_^v)^G4j+#!ke#P{rz=!)fkxZW
z1oIXP4~v|tEh75v-XDuj9A4%y`<uj+iJN1$T~xW(`RnrO2OGYwZ@uN`ldB%MDY@zX
zvCUGe1L~_JrOy3hezilDL-I>{N9Z}P^Wj2seoZ*f;<M&g(2G_3-Lp?>&A8?FGlfU!
z*|y*XnbIG3>jW)3bfacRH;1SCv1iT<cSE<{z3@UOL1~JcvqERX*^tvZ375(?iLY;v
zHA^<Vm3?jT(kGAW)bBjW&uJ^;n0nCfX$_~P#76ZWK}7;BXC1`M7UcRIw0p-EZYA%3
z`^3o|X10+tTot~)F|F=exsYj>w|k_#yjk8n{`ALk7meRFx!f*gzJ2RnOV?Lh^_$<y
zYaU6Jy58R>W+3@7fy>3~)8C%ZeCL~dn-U^UFXc0tcU4iPSw?2k=L{{gyT||iz9YS*
zd1}NSRsKr?MHh;`9!$%LsM1hqURUM4n0umx@2dLqiTj>8O=ZmeweI=Hg`Qp=Ea#+`
z9rRLs70rA;bHlQkKX)qYda=p%HzhaJ`e$>V&zO5;<t0VI6N#H99u?!+R<>tL{l?&(
z6Vwj{C)<6zC3Evq!iod?UcKMA^GR|{k^tiuHC;WXbB{x3J_u&IVH;!a!6$Vr;`uA%
z&!!(&@tpCmoe^PfQNi=CTz7MV&xRJAXC}&Zn#W>3>g?V7CU}kA=bH7;UTPN=7k~V4
z_{sJB?YB4P+%yXFw0QgWOs8tpTCt-?ZSO~Cm`Gi#Emw2g>6O#l)#X&O<$sgx+cIk@
zDX9h5Un>f5fC|ojyI&k9Po6pWY~F@~hfdR()DApV*>#U&#s<$r-X0zeVcudlzKT07
z6fl}8#$cVee9|+4l$LMjziOMwXg}I^*iuhftlKc}jzy2OIUhqnaB%acO-5I)Tv@Pg
z9ba#6ufa?ogPA^coO)thtrI*{CU`C7;Nx?1abY=h_^_b3c>9eT5$jdA6%`bGiPz|I
z%F5CT3Jzvukd>9y(9-(#c28(@G<WkshRrwM1X-Mq{!n4#u{6kIX^@5pS4(@lvXT-L
zXtkrCU)tNaQ-!4g_j8;!M|LNCJRthzZf(<EgTwRx|4EmzsSvQ5``=~R%oS_axWvZF
zCf9m<bANk(zrRyhy~^g8zy04Qo8neqO?q=<quh7@N4@6v4m>$I85Ei!VPQ>+G%`%2
zj-_YSJ5-r{zh*1ffBdlh|DXOUf|I-$9{l+DIAU*=>FRwmuIb&_SAOu|x!*Gmq#iG<
zSKqob%G>*LPtnb7OWukU{x$ZS+P8G(`R`>}c@G!7)yTE(ohurjn0@pA1s4PUPiANJ
zj;x>D-1co%e)!whUsCtJx;=Z#OzDr8{<(I9rzRA=N#fz&%@){|vce@wBIoUj3!+Ko
zPo;8nf3wK$=h|n`x!XiS`>*BKxWbjU8aB19>+Cu_c?w6E)oc+D7n=(vOkR6f7^1$K
zNt`Y7I9jvZYH3KriUh+|v)IyvHd-&a`(U@}!x?u3P8>R7aOL;AT0Uv9mL-2Uj{WkM
zo^gJv`1R1_E6OX6?3&2G?7@*PA&WJ9NqfyFX1GM`$y9RMeC0@0Y%AmanE%E)vbFE?
z{FTy}EHCbUsncB@BW3aHoa>^7PNOKU$`+PixBg8vIm^~L=}#ncgX{Z$wUc%>*W6bt
zGvte2)Yf<Ck9m0Vug&Wpoluv5@Zi+;gq&2f3WJwXg^y<cPy8aw|F!DPy8w~ao}1=M
zO2ry>b1a*F?BZWnlkLDcBScgtX$^Om_m{^$Y<BCe{ku8KKZf&i)r^(%IUH}iEt_Ls
zzt4MSjGlXqO=L^J+OY4|A17&VjL@;D`C-5(Z`bqWNlK5r{k)GmcTJu%N9N7l-Qs-h
z@865wc=RD)?)hbx9qa$uJZWYx*L;3Dg=40r@YmPZzG|#EIQ`@TIb*i7yUV`r^is&(
z-n?z%``NR$<-3<SIfXyu?`kSL#uKtW?(O!Sv$L}j)~##XG5f)G3nivkfr~Gc{n&8&
z+oJgX*L=C#7w=urP<iK7mij><#{hvPo}LD~Isyf=woVXe@%y9s%gJfQMTJMtW-A6*
z9pAtG%}wUJh5AQ(3#&KF$jHdVwRhim1a5IZDBwIQ-Eq#*#44-a$^ET=fZI98CmrRA
zQ;rJti*z_EUgT-tc=IchWBDzueJv}$x?B&G6}zFUyCHg3VwNrAYQ+MxN4AZNSoBzZ
zdRkPBZY4IZ{Hn6#;JHJlBB~848n@qm-zB^<&Ej)RRA1#4b<Wzqd@o*?JII-_1}fVp
zh%`RnoH8Nv_`=2KBJWP;?2_u(Z~lFOY}%G-bv@fQ`7iX`CH~Mkp0!_JSx%dOE=!j_
zV{Uo=#{D1v)F*5=Db*~#!BY?sooIah@Qosovf}$JAy#kPB5s`*J{s-Pb(%>n=q$%_
ztK`ddPB-<B7%rJLF=PEtK_%A8hj*`>+Oy(h+q6ggi5I7rX)b=Nc4O_@4Kt+^vMl*#
zcQa_zI|iO(G;i!UyFi(1hKJMRgcW7?54s6?@hwUcGT1o#MB{rKLF?<L3=4iZ1=Ku$
z$}a7E--k(UlEHtg#idi`JD!{senZwLkWo27soTfx$&=Z0PtEp!(_&L*u#okDxb^&W
zRwLCbnfv3{e+?B+xV-zlpYO-N-=n#u#av4MFgAF<UUl)H(F4`8B#tdF&p9c43_hfA
zu_GbtW3Pbo4-Q^6ozn?x>_10Z=D1lG|5Z<&@#T|1QtY?bPK%A3SWMezF#C9LJY}-T
z;k$A6jaj1e<|`3<O!+?*e6n2hv4`*enVa0J?F^dNRdL53d2>QN<VT(4H2r6cAI`V^
z{4`(d!{?jpp1*Ei*L`^Hbqn^noIgb5_Sx~(|9i0~I5s}$dRE)Hgl4a2e{Omlty$vY
zRk-lfe!hh{534KWFXv^t&0W~@qT=M@9}+S)Y^-0cJ92aRxW9$0E7TJIyp&;&cEYE-
zN4H<N^0w|`lKG;;m%74=ZS}Uwxp#M3UOXngWv2ASj5SUjS1b>NADOOTnIWOKMdss*
z_a$#7j_q0$cW?IhHV;>$A3RD6r95}I*Pd$8I?=K}J~>qBysI1w)BU^2DJdxr;{X2=
zuV4|EX87@-nZMwZiuJ?eZEb84JZvXY&V7$wxNzZ`UmV=r%G0J#HC(T~)2pNE$HVr*
z-*2~XmfCG^m~+Fx#oc}Js;-+$^Zx$&x*=+<0GI9We>K0~Zr6KVX(PucXLI7m%%79@
z|NC0`=0;(|)s5BXKTI^dx&8A??TmmMAGm)?PHt8<G7_3NG3BBzA0J<zgUiAIaC_2f
zOS$I}8JT~J7T9nE2eB_}=sdXY*hAwt?~UhIzq9mM8YF+N!}j*J+{0g9UXGR9T=q7q
zpVh~2jzy#Q^q6kVXV0HEpD*__dawKW+1bN;DjPS37e6~AsS~^FO8Q^>pHC*AP__8M
z<WO8}JWV(HnAOg%%vwd8Id^~YUp6lA_2pd?wrOUgwvDIMn<YEms>p1SwK?_kx9Ca_
zrwuBT0#_`)8si`HUq;AC@WY~p&Z~)PT)$qe&AkvEbunShk)_uj_c&eNw`fOn&E=^}
zva8iCo~+tye`Mv|r9S0itIz+DU48z~-s8!^5|5^wx^?bL7N3*+9OaoeYSswOfAiwk
z?ir?9EcN?m>e&7H@U`$p{W{UG>V%auVpf<XWGLM{lj_lAl)&oa!X)=+>b*H;{W=Mk
zYWB%K-7OvQbz#Q@g{QwXmKT9LvL=3OKJ-d<1ROhFI=?UR%gs#ftBXslZ*s6OoU4gC
zrjfA7H(c@g#t@mBt7mI{UTsq7TsbrLO@oO`&(YbR1?+4(BJy)g9>1PheIYKhBwwzs
zMU$;z?E|mRtj}7?BRg&^XHsM0{A{;RUvTw|R@WX~-=0#HH(}goWS`v7+c+tw<S}R0
zg#w?tKkp@Kk2~M^cj~gmua`x~lDo_DKXx{FsvqRkl-Tz~PbT7HTX1ah#mX(AQ=Mgf
z`<h?-OU#nK7~x{a9%v({Wc2I2mB4=aC$+nU#6CXRId=;?&kiv!PSC!KYinNqk~#AH
z^T!L${E8YUe$En=mhL`t#%GS@<=wyUIxJYRg2UC-)x*>C;2g{11!0rV-z?fG13JFs
zT{2_49tTSU`}x}p7k1U}pWML7aN_c1!L03zGf#_I=sfu??dikgly<%?U@@brz=BNe
z-+wsjlXJ72eqUT1@U-M?xS+d>gJsDI?~nZXm&;xV9O8H#dN6p|fyAvw=UinZJ3mP0
zv#1vI-F|6N%vL78=$UN#IfaZr70W+Om}wmN`Q`Erf=6;Hg*cto?_Rh11vkS56RUIc
zQe{qG=hzzMq8G`u@6b&fzw##>QT2+?y(*a2i)ROcsvVgW3r1n^OdB8H^bah|r#1Ij
zzcrOkxL3+{@^XK(x{Cf2?<?=Rv$lliJ4F9{es4z7fki#@*!NA?vodYF$>BxT?rV&<
z$tZHoU}!LURn^bxGbONC^0iN#h`~#j`2EbP)}JTXEM{ObwA654bFR$$K#TsXy;A=i
z8kgl}=vDEH)e1gRpA@@GW1d8ktCUaf8=>P?nVNBo-tE5+@&7w?qiBxffhU_H`do}J
ztvq+3WWt5>h8N0&HR`VOrku=YQd9XTE46G}@I2o?;ZdjeH!Mu_U;pa^yG<ikLv`n$
z+QyCRST22FSzc6GqBYAur+l}4rHG}*;Rx?Cm1H5whut^xZ+ujJ(rdN5Q)W&=mKr->
z*Oi3=T3a`4+r7QBeygBep<tkanoT+5q2imn&z@csWccIX_WIxZ3w|!n&`z1oP^ns@
z85wXyoM)Cl->#w?895PE9M8<kq{|P#^FDOu``q(eZ4~)W7AqA#6Mo-)p|$_QgJbe)
zf3zGP_8fM5d}8*x^|9(<(-Qt{ekpKju6=!%d*Z!Wg+Fxi)k{*}ut=&%35w;MaLo>6
zH`B3Y`6AFRVWz`jo_n&{q~(p?rLa}Uum7x0$obUE&|@xmiZx<Op;DP`sZi+eoAZm4
zKF<)oXuYaNK1VHxiy`{{-u<h$hbF(f5uma3-2H=`l8zF_9=*-a?}|Hp5;frk4d3o4
z`DA?djG*F<fY5i(Bfs+WyF2OyEjoKhrsHMTX5ZhPOlk}U$`8xj7=`OMEiEZ^U|Tmo
z_g4QNiBDTgg5Egwv-+qV)hRMu_WSz1)vP=3n17e>^z^Lw{dT)#^Vw~=x7+&d|IH|^
zH}PG(WC_d6ndi<|1O}dKymvQHYifW1lVQVY$Iy8XR)1f&exU}}&!0adb{45VHtg-~
zy|FQw9kf5Q?7yg}s71knulYq^UR-2UjC-Va|J|D7@}HgveEu_A<|)6|?WBN6@gL{^
zfzz{$j12Qc{q5xsW{Gf#h(>UpyO&TOsL`-b{Pp*iJ$r04rh07=7814k`D*q054W<{
z8*)|edbE1|zE>Y-L~c&oc{jiQ@bo5A(9wEgdNCerHs8#tc(rnQKy>u!UG~eqvaSu|
zp6J2C?ffW6-DgpQ-1_JfPYeQ?Ze)IMz0kXjZ_1XrPDK|CmRoU&EK|SJx1Q_&+lzbl
zv|deo`Pp)UMxHh2=DQ4r2V>Nn=5;t8w6u8dsB?b70~wbS!kwjRv*nJieRs5qMJiJ&
zT|I|EqsX{zsdbU({kCuUcDFiatGg?ip8EM)Kv?PEp-#acHQ@=d?Ecfs47g@I>A#Y6
z`QibQ(8--Y>jVt~kDd~k`8a0|GsE$FyIU6L?-rAP?XpJf(ZjZ#4>;!-U%CA3x7z`i
zMS_X%rY8$dI;eA@;74!wg4m8%SLAXXpYC%z;=`eM&A-Nwn|JxGfIq^!U#lNoKH>jC
z50{=x4>s?ayJ5@jeQ75TtAaY&3!P6CHcl&(zINuHq;Kn)@9B*UlRZ5>mT{@huC9B3
z#PQ6bM`H5Q3p%FMCKoN`Nx#RQwWEUXWAf*S?^h#A<oKk2)&{vwNKUP4_E~(i^#4Br
zrj0D@;rm=|mc5(ve*I%Z<r%FPW_juHaWGC6zW?Wa(Fdl+4_|URo}ByLa<Egg<5XE+
zc9N3Dv>N+oxhi`Ogc}ro)j4ymW|6Sn{Qd_CpT1tbYSGwtH}Cklxz>jD|7w!{etCJh
z@ZX=x8xrR{|Mq%M*Gs&*D)h%=`TranXUKdO6B82)U{b5uC^6+G&#a{dFQ-PldbPm1
zh-Fpax${O{YjivwJ-Sf%Nu_7$(ha304eCOUE3P_CoX8mI#r0wJ#ICF-9uc!=EwDbO
zXYV|18XKddNV~=HTTv3;-jVy&)S|w<ZMM<o{*#w&GRt%F0)3s9!>tP@nqL$bI}{MY
z5?N$E(WA@Bqs~s`<;x8FN}*}HtS*#Uvp70VSianO;?$=)YD@>#U0<AfU2l4F)a+Ra
zTKerO>t2@zEeKP7b<X-?*$0IlRaMY1f9KH&M~*t$R++G9J+ID7j+D$<TbnGQ#Kr4+
z#MivhzoXDFJlwhdAydlAl@B~s9(b!TIPy%{77<bJuh~}2z|PLj-v0bc?;H&fi=Ewl
zf1`d`zT-Okq>IxRtZlNK(5A1J9~b*JBUnCh&Fd9+S!QiBzLJ}kv%D{sC*a-vMW0-w
zG?dZ|u3XAkfAc}v{G1Ilvo1#Mnzb=bK~3M!SnmD8?ynBZ7MB_O=*1jofAoIx%dcG`
znhP}SR2=Vye$AAaJ(txdqh0dYw8ef;FU7|;crd9=>r1j&ld`?7ktJS&W#OH@_tO_B
zbew{%1&F^G=To+u>(q<~W${j-94Ut9UcH=tT(SQB8@8fFJ1urRPdV+U67|V#=UIn;
z>t?<>op5m?bB9UfJj;Kvz5zD>EsHif3O(6>KT4~)!Sm}uwQG-583J}~?c3Prsd6;f
z#f$NnovFn3H#^x*Wjt$mHd)*ILdm(WKX2a1IQH;=T*8|0qo)c!_nqu%j0_hl_m!9?
zH>>MKVN}XJss4}Wm+ZE&OPa#wz0EgCME~OTnIEp6vCa72+|h16<KsJyBR)I_eQ&EJ
z9&y%O5Wy1Z;e2Gq2A$@O`<8ax3_KORLLz4UAJ^R%+xoW~=HIY4GMD?qz#Vb3ysxs^
zv_6DGWzm6XJN`-B3*H?q{`K$G*PhZ!Lv8^bMRl11hW2c8!)v~syCs$O{oa4j=WWH2
zl_#D@NSX9q%Prh}el??_e@{a1wby@-9XaygZu$Mxl5i~@og>`(dl+UZc1+-0)-v}?
z$@S~u;m0qS^ak-amwDtxGPhb5Kl@U_GdsmfD8Bx0Y5#oN*&mq&Hy>?mUdsIW&;PUM
z8^6{Z0ZpPGJb19sv~b@V*`>Q??3>qiz0jedzn)8GVqCdkr^^hx+FhrUv$C=_<lndJ
z|MmXeojbCP4h?_))b#&)=bvFBHUCTX?cD7T&so1uSyTV@YItE!YLJ_{&ug(7JNafd
z-d7uI-PkH)?*uan_qs8c>L)S8tgVlmU18p0qbJ$gax~A$@vq;pUw>MxZC+gu-7U<!
zJE8Ooe|nWr;wB58Bmo1<$o;FsYqO`;?!NzcL1Vdjh{3h{mda9&UHb%?6COR^eCD_9
z;>%Y$u6=u3eX1qwv3&dcE0uu^hs9z~iap!=@!gEuYgX8KnALa87h>CZtNK27mwV!c
zCW$+B1zJMOjE`U58uQBGAiHgR@i&{|SsVNGA0^(K^--d#T<P)eE1hbgjjFfR6@RaD
zY2oEP^mTqO>(TVQB^^@|PWE~BJW?&&%$%KnqkY!lM*Tx;wAH1T^6b?Xv`IW)y~@*A
zx#KCH^xI-%0aj<3=JkcD27$GgY?E77J#LqHt<>IAuv)+TMD2(5J*918_oV|kUCzv(
z8+pBc{%Na?x7S!~c_n-7*Orx=JD+Zjs}cVGucYPc{Y6jL&A+^-)k&b@qv+k0D_17o
zd7qqYSExF1;>4aq^G!_~RlhycTkbbEN#t0_>Z=mwd2{BcKZ(9|>sG-plh1pZCjaz|
zSDb!Y@x{?y&Y$~a4Z=eOU$bb5HWd{MR=!@_vG;$S%l%6AL(k5&>X?2t|2WC7X}NFn
zgr_zll9C+rY-V1auQN60(hEJl$(*{?bIw})4AL~IeB*j#kK^NGy&GPiOjDZlqoO6Q
zTz1j>ebR>C@3waw?Ou51oLblPhGqKSQ(xRXurBj=*@d#_F>?Dtx*nXIELeM7w&U+(
zdBNJ}b1(SKb`#NG__oaC{R?SjoxlnUrM!JJHR6~U9<9)DxmRO+D1VRO!p-T*6|X`b
zeb>zRQ*kYM(_gz{(5jCO>L2C{z{c`L7MgI`Fy4G=Dljp_Cc0<4l(yvSjNSDjVZVhB
zp5%8BJ2c1Ue$+S3<XHE&{u^dWca$o*ay325E3LL$_|m^IiNnOu<R8!Kh3U^r`uAJ2
zJ$v7G_+8wF))4CrVx_wsJ}M|$$ZkA%^|`q~{d_gH?UfsiM3q9VD(=SgpLzQ{ar*@G
zO}xIp=bloTHSxj6r2<}a%wv3VQ#STAwt38C^NjdkkdUFTSg*EeMaT)I$(^M>Ej=?F
zW3Fs_c{^c^zUnr^kjZn)QUW#oq=kG=EV|tB^q5qdxcpt$^pCO(9I~~ts|_ug*du+I
zmPFlWk7He~DLBiO?^mI!hts015&hG;Q#N)UnJFl6>Ta>E@TnghUXzqHJo_%>m_Ay^
zd3Zzh<bu2E$sdkix;f*^dPRX#GlaEodwsd_HN5PcDf_?J6BgwR0qUm;KfgP<<K1RM
zk9o2;k3RJf)I9jWbz{T^MRD(KzD@z3-k)a>jz4kef$PR2c8iZ^7GA#QIe}%eeR}b1
zQRzHumVFc2cbr`4vCmAXS^U_JKiwzaS~qT5vy}71E?YSUg$bVw|E_(wBlo`uPm}=j
zz8QO_%relG+5T=X+bWAT-fSt2n8P*aU+6w+|N2+$)~vmyD{>XBi_}~_4D(}V%ujzZ
zD^`7WVsb&sWv$j7$-BPaT~*~Bvx3Et>%94E{;>RpgKlNN1wW@&RIn5`T)BE~->UbC
zi534iCb}i><DTfR_U>F=>&AC3fBj5m-`M>$&euhA(nNvz53bq?3kiWH2;I`xUb+-y
z^XJ211F5_Gi);&<YW(d}PE3%yyJqv|&7Duh_2XI^T?4o}TUuE9Z+&I|^!c+SYlhX&
zce~#wnC+e~^ZDuY_-_?w7P)rcd1oF_QS58HX3Kk-L%*A>oLS8N_{23oc>o0;_}{N9
zZ&=3cePP>n8LfWj%C+g|lN*_4r;Ga^k?)tWZ1SEy<9i)L!mTZt7qa&1dr4(vm`JVQ
z=#=04u+RG40p)&!_4a%J|N9ME@q7F4wk=y0?3uGi-ah4o!1P>KB|$cRwb|-(tV&P4
z-O1okQ)9De>b&*!@7DYfGLaAx5<R&?^|56CZ@Cw5R{fZ@QP2LP-Vv>8u`N3%Nu)}B
z5`Lew=Kjk=8LR9KZ2y%7urx2La<)8Gl3snaJZ($$$<6y7I3#NG#jDKL)=;UrGh04F
zDOKI;R^WZFd-ETC)UdI$zjxmF)l7w*41p*Ab)NK@?f-92Nh+JkeD(K|h6lHNKPUci
zg3a;TiBA?BIsN;E;!Le0&svp|J!O{dx0U%W@+|q@^~Vc56YKhA%%tq~Y*}_6z4+Kd
zv|6g5s#G(1Z@@A4f1d((l)e{9xj(bwX3dl9w<A`DwftC_IOFffj60P{Y)PN%?z?-;
z6YkXfzkavi)zm45L3j4Nmddz%@;l3xxyPol_b*(0s^i9<0G0Fm_VmxIO;>8WJKN=t
z_x{d3>F@cw%&#_;bY5My+TicohkCw_S2&A$>Y8d~HSdNUe`WlJ_u@;h`QOgFR2&QV
zz?zac|MTqnhQn#ecdyU<`sB4qyoS?_2W#YRmtVQ=6#lsGOp}t1kPV}yo14P7y%r(C
zCtZ(O&D{2XcJaF(-#2Gy>MMo^iEI+T^Xxw7*GU>XmmJ@Fe&4Yiv&B1S%4AE+%JMFq
z^!KNdvGL@M>-KZcxM0$odwZMVwdc>C?fM$`Q@Fe}!zwd7S<H3Q&cc1)*rV2pEs9&S
z_5vS!*8ZPt%ec}mI+<;GbB8nA+k5@552kNfSvOp{ZasB%8-KgTo%&^)%l68d&ada2
zeXh7U@K&Dt-(95!8$^1xUb!mB8gpl1>Up_Gzn}AmD7!c5f6f2X^g%0PGbr7DFn^aC
z11e|>3JPLc0|ZtZC+1k)xGwxsu=I^@hvaX`sIKq@&weN`xLfc_V5bK|v1(qC>7tGq
zogEARC$2HyF23k+tGCJ94U5+P;m!z_SG(5E`;+}vw)vsFycARUPAlnyn*4^>wohC4
zZX>_z5uGDX*EO$ulpP|!SDa5e^69je8?GOE&U%Dts2vo~RN()*e$je+PWew<TQd6>
zy*m<rq2wd)_FG*sEQffG++V(OE5r2in%#MCx<oW5WX+i?+2hMD@!Lp<#i!-cjMGV$
zEeTS=+PhhP{_As@%Q{bE<@)6ZxoV$Q&X~1I;i8p#!10)Bd%ZO^lS1ulI%OsXpO`)C
zta>>E&p9TsSY@4EZXF@9M_F3DbVUj!Uualgetct=;^fY!zq*``nXOI#rjYW)XL*rp
zjoOyO%NDInsP2DU#KN}eL`q9qWWc`L+dG>x%?-MFc0884>iP1TRYuU<=7lUlc9YUv
zAN(<Yv)+E=WT(RWOSA9JV=jpN^Z0h<?}TfSk+S)wH#WYT#=Il-yQzT3$we9>{Z7Xw
zS)}N6{$9&_l$k|H{M{E3gX&PelGLgY`9HPF_Gw8RVtF$-CQhpC3|u3Y^ik~lyTY!z
zH3!Y@|Gx>7&R^ggo_Ngq@Z3|%#Z89qUl$r|jR>gT!n(_dS?8_U31yWIDPf*crO222
zCohuEz7Tfk-@i-3Ek%r%+}WCMMI0;f`pzvjn_1f|G~uSurW4m}e;VE>TEqGF*nt~&
z@~=d0{2gMvj88e=;hv49kh|U%L$;TbJi4bnJZM??<Mwg!L<4K<$S>2Lct}3FYRkUR
zFmc1y<l>WBXVNR=W((NLoAcIj#fuqnXUDAF5<P3<_D|A2z3Sb0_a^=0>ARM9P?gQ`
z&^sNEYMDsIojqTryQWv0_~#dHe5w(5YyXYK+qS3bI5R!0uG&#1Y&LbxuebkS@m=@y
z^-)=|dBU7G^JdJ~X5*D=*?zxH8g$CRuU)&W{=D?BPvS{?-5I;P?BUDh^V#O#{~9GN
zBhxcc+5ORnhlhJ|m;26k)49Lz?&jZ#6FpjP+}Oum@Xb`HljVABxvbsaDUlJ|w{8`k
zZJvMZ>-G5ayY6?3>pyxCxamZa`r&qd_f^yHEcn%QEX>$!Ue~cZIp^!9H?r}{-HQ>A
z@H-#_1>wr==eImciDhbYGf+wSYJ7&z^55^$|K&gD8K?857|rxfJd?lgC)@h{|EyY^
zzJ0&S9Q)&9Y*0`TXszP<FQxDIet&eY`hDt}|Bt%$Hxxbf>i>OzXR-P;z1UYFcFD(h
zYX1Fv-t+d;r%wuE*3xGsc-Ukt4(w@v+qGng%9fSVg{u<RyT3hM`n+IIp0!)c<m(|~
z{J*sIwu(G>uJ!$B9Gg|O_Wq;t?SI9!CVsBk*`R)8vgPUzPu{IGxLqywL-g~~3ZryU
z7Mo9&OU~Zun6JJ6?bkWKxwcw}aI@L^t+^ffk9BbeUv!&Gn$zkW*I?`2e;wmLzWY_Q
zrb?&#MYd6Xj>f*b;q8lN9T50hWRX#`eZSoIvr62hJ|{R19qJT}*gSo2Mn#KTi+G;z
z!S4Cu3s;@2b$l|<qi>3$$-S)-o6RS*b_rTf%#jOxv`mnrpz^)#_sXI}-xmBdwD=u)
zUM)Gi=z8Y!9Rk~OYF|jK`ewe-uI~0?)(#ojGa4F93>P17?U1YgY4c)(Rl@d5dS^Wt
z60R&>nX&Ie-(&ed^L$oyO;0@e?Ied+(mnTOKSa`MO}f7RX*`{#^L*c%*i9RkZ<+ck
zaMMz;PGjXcuiEa;ZkfO%`fYEC*i-A*4>!cx@pCPy;fWGxKDj={SnB?qn3uQHStmL*
zw1`-)a9i}R%U{rINyiDPzEw@mex<*bvB~_;5_P**<lp}{L{!G<W89_*4k6z>KD4g$
zZOus&-nXY%E=tR5!-K#26D|HpmFY7$ct;8@zR;z0XnUFh-)`CE`;zyGhq|&&n=x&-
z$ePIBc)NtY!+tYugcVP|<2>=zbfS=5Q*-mh8z=O>?OwlP#R>(k>>!cWkB^The|~n>
z_S?b$4TG8;#WjKqGklgc)brm62nlJKG)YKBP0i|Rr;C!$Oe0qNKOdas&-BbZ*vy`M
zagnP<=_?VloEr?Qr~dt0;=!@`=CpO<i-h+nn3#wpwKM<X7PonKIMHO$x6}H9Hl<o2
zhub%s8M83#zS!|>ZS=*$ZRLl0>l&9`+*50<G)?DalwaTlzxjPq;)SgDj@`P_GRxoI
z^~D^^2}gFOAIQwkc7E({e=s8IRoL!r&Fqf1b1wMJes(RLXO`RLZ*MQiT0Xi~@mF$R
z$Sv(e1@H*CQKN4D2}oa7P~e2K`q!@_RW4F<npe!3%Ak=k>7DDRFUkQfXOgaltvS`8
z^~|kE^=*MBUxDet$KHao{+T=~GH-Zfyn6Zd`BiKSVpl&hpZlMGu}4RMRP&CH_ZyF=
z7i@T6m-Eglz~=b^35E?@;vKSYs_Xq0SZyR={f#?7ME=zdRgZafbAJB5P+L>Ubmik2
zt><ma;v>E?Gkm&mQot)&F{nbHQ#*je>j$$Fn=NCPkV4XpdcpbIB_}Ct`t4F4vawqs
zO~7EIlvaZ2m$S>(=x>aUO1L=PYU*d#C=HIrFgEe$8q3}<uqspBc;|{&8Jm2@2`6>O
zsWyw&FF(k4t8v%f6meePXD%&I&b-^n-{o|u*WYQy1%Y4719u<ax;xaJGxCO7(WkSv
ze7gOTETy+HmKW{5$>6M8Ea3F{<Xi*ONvukbp8uDe6j0_lovBiQ?e1?j6~({Rmv70w
zs*CLIUOm6?_4zw7Z?E)kT({)3VVhQ3xUiarocyUH3p?gMslGmWOXZUT9KqeJrtNqA
z&Gc@blG!uO?EZE~iMbN5&i=?cCTB9INMB*!HxKS>cZ()$^`01TtXwzlllC+|=`*|T
zGY3Br6w<l%B5Kc){epHnC!SU-UhJ4)peu8;Ts7&+;*}ozHMhBc6e?aVI$OSA?uR$L
zN$PD5(kf0#JL>1Md;BR`A~=23NygQVMU3y}Je+@DAo^dvx2OzX(T-UY{2yMmzHCrd
zAh3GhGQP`?_Ocrrq)m|0zc-C(9`|xXf5~}kT*~z4U)-<r$Gm47-?3l2+x~EW=da~W
z5<8y~E*&qjk7?G!%5bfK2l6{#PdxG{^7*YL)dl(AR`+}recO8D_Ho8PzQ?lOtc-bl
zF}{1I%$Jy}g&R*7<{XXNWo%L+<knXrR{o{s&6^z1p<F$WRC{}Scl`hNyZY&*tJkg_
zo3UZblIjI#M0=!6ximF3kL;RjU0!7}UD3JCL8VCc#I5_0dv>HhoGYpww&UvaE>UfV
z?+XNurQLCOes+C!V0y`YRa1eR(Q{gA)op}jp-T@QJouoezb>!&pxlggd)|HeIFI9s
z>C9hMQhVL>rYC>Px&GU`w6rv0d!FoTyR&J=c0Z4N-M1$|<H((z#gX4{-j_67^u2nb
zi0ecB`k&q2A17_izW!+c|G)X`k0lCuojrBRsjSTG@tqkgncv>s<?cTE=wggpuT<-s
z3HK!Tud&+O6X@V{K={$k!uX`RSBD=2+P?3N@tyIOt)}>4>9JoWZzF81zj>c%In(){
zK|y%chc`RcPgp2>yyA?x_`lO$97pG`IJz)m!ngE*g1zhXA8>wjIp?L(a_%=<*{y5Y
ziLVSIWt5(JO3ZuntM(gv>(r_oTR*Y(2Ol+Ttgi1}VjaIZEnoN6morSi`p<VCf3$}q
ztg_m2rIybBV6`?it&g|vHZMpq=zGDdJZWmjNnXaI-~Yv3nz|%L{-}l9%5K|2wJbjK
z!&jW_j;lX&|Dy5jA#a9tuP(o=^TAI^+i%Uhz2?WWUGp!-oqYG_u<)mdy>jhW8^5hu
zSF3k#%JZN-OZIR2`tb1v$&+k+hC3BOOW^yrojH6r{d3{@oi#SMjQESg`rDKy$z(_E
zSt<5>|JSvZk!OwsXt;<t{q}fY_2STN$=BQV|1md-v3b5}@4l6c_BM6u8SItyM%9eP
zZ?qULnDmzV-|0Q|n0;aXn&ax;X%CL?w{7TSD`Rro9bZ3jqn=qh(`q}L)Zg0vi@*6W
zZq(B-V|3ieX(xL>d`8LI8(;n;|M+*&-k@%sNPqjv`oGKPr(d&PVx!>1apd^%?_Wcz
zo*dzPCUNuPVs~ZDlUoht=AS=)XJ>I|QXfOXrza=nzKj0mj^3V^TBGaS&gU8uGG%`H
z5ub_*i)ZKO^LH(pFn4b6?{~ZTo7wr(u9}&ch)7CG9<iFWEHF|s!fiGuC+7q;l`p&G
zZ{@jPo~FAZW~b1vLrxcXnnLGV_^7?;lXZUj>FHnRJx{`WQd2L?w|^g^*V);qG+F1&
zbL|`}*(|&NGGFi4^Lyu>|Ndy(x3Vp7ZZ@A1)xIO9|I(%Wi^i(3wM`F|cK?WX4isEv
z_wUCl&<%2)PEFNH`rxM38VL(YHZV&@#?D#JOt!c6Os8pWZ-CU_)enxoKUtL&s`g0z
zABXc{xh>QF^6y&pK4JTol1%rHE&)e%T#j7$Uy@m^+O{k{!8Gh=$-hP({{<~37VMuk
zoV=iNkGWCh&eM;(PUSCL{cGLvy0yo=OvLszZCEqC<LjmgoF22vBtqM#9lGHZ#}Mdt
z*7eGYrve=_Cog*KXU}}=;F<+z#M>40%4I9USt2?_G&^LsvmJZZoS_@b8~b$ohMCg4
zwk+0QoO1EAfZ-R@53MQYJe%L~oUytt?Gvu_KXitZpdIsB+4r0C#9y3nDiSpP)U21<
z_2FfJk2P29)$JL&|CwaB&UU!Ho9*|<)~t+4@7*JweeS7!y=q_U|Gk2Lnpb|ca4AZE
zT2y*R*Dv+hvcEllZ}^mMC=s#be4H`qopS%}GEt5h0X7<kmOCo+H3Wz<t=9W+^_?_d
zuEUozyA>x`vHwuht>R+1Q1Qb(DSDnm%a5P^iYX~}8~1H3u<t2dy6(9BALXWYzd|j3
zIV;h`Wd4Q!7$QC6S6os0IZfQ*<D9L*v-@%xbJOkYFY~cymDMyIajjSWBHi=l_x)o>
z{iiKl{6!>L{?w90kEl&NLb)bK%J;Wz&cDYyd*j@XKN_3%{n7dI^j)ritM6XfM|qaJ
zuYD6UnXkaUW|OPneAay~eJw8^-uS-gz1iB3jYcldCQR--U3R5;+wS_c8uxE9v|nYM
zcj4#n**4ZfHHQ3U#@3Aj{u;Lf`+Lh}+SVO1zP_pZet6>BKeaplecmXrx>~;Ta@eZl
z=EZexmv`QmRXw7m*z&1y>z0ad-9;8}OrHJ8H~F#X-fO$)Te%U{hwZL87VK55yY=+<
zmy69!0Wr6?JMQO`s`!4KYfl}2WJ{i7p2fc3OZlGiHcosK7?OQt`~EA*iF!XH-L;-Q
z{#wnJ_;{jQ&DP~&;;VLX8Gh182w5f7{aMLC@$vVDr+0c3{=D2}vFE4r%<IoiJr9(a
zx~k2~Oh{{@m=$+*_)hIiv#Ss4)8`$pb)G3ZH_xY<r_zx7!_}Yv+nKMv4ookolihgg
z;11p7neN3e)=znPE~)n7?;Une9h3HkNwt<QlRF^(JnmTkQSA#kue7Qru99q=&Guik
z(lEvGpx-_H3K_mxG7P5}dpPFzWw@FoB_{_4KHRw?)z6PFuKKO%iIkL$^R{g>v-$C$
zdButq4E@KOofbBDs3h^YF*i(`Cbp>g>-YQh{d4BXEdR7;j}2%?!i^n;$<vFbdbRHV
zd-i9X#15G+VKHyw63Wz*kM(?95nG@1?95EiYSd!m%@s$F^-2duMRl==HO7i{v#t(b
z|L)@sR&KE!#%CLj<SqaBqdlzVi@NHPKmUHe3ArlRD;~b{y&QNuAgBfSP+BVbY{f%u
z-hW$<u-F~F_tWgcjreIj=goJ|e<Hm?CvJ~K_O&&Im1o%HYZ|2UQ_}x{&fdIo{rYa3
zWuGhGW+k4PVff?4;(nXF^N&An$hm0*I)<X>IOssn^?N>XWz1@GTG-&A&=7NOj!y3O
z+kxI56D-T$$>_!GXxOsFWcjY;^XsI(-znz5b$hp+x?aqV34u$F28-wQx-}ncW>>x?
z#b&44Ft=>3%~6-c&yG1-k)4s9<-)IjPGR8Zsb=0R^!|{!_`mLEQ|XJ>Y}Hsq+FG7H
ze5a^iZPNbl)GhA(gs?|*JElyYY<Ao&ww-^O{NYu>=ab^Ue%}xy_+0Ukw}E1n-Mcft
z*p)ao^34q?k2zE>e*ep_JJroI^pAQA*E#Ge(=pnT{4ws};tZ7|U98?pA8xF8Dj{vz
ze&c-Kr}KfU)6G669A42O$<Scf9C9P<!A-da^PeA<bHx~&NH{eyxcSYJ5;iuyQN677
z!lnNuGu~9xC$r9r^7!{JP~^jnJrzEuE<LEXURC&`iSL^>%R5c36Mg}Y+BhH1FpT*f
z{VvLBhsgh!SzX7c&3|81lP_s(!I898ATW8$ieE>|3$=aR6t>KDds%k<dfu|KRO?rU
zFWl0FB^UPeANj)(6Y+X?gm>&tM*Dk(5>Kt~&bMaRBKG=Y<UPMTJMx&EHlHx8f0yub
zL*m^@%o@KozOI{KGv}tvI{V8-8<}6{TX(#+mp{E@zTOn>1+sTGHzXcjY4&HwmkHaK
zzi>IU#el(~OJc?Q=HnCJNar8DR{w`JZ1LxN6BjP!l)rDmX*};Y|E6d6SoVD=XRK<!
z+vjave`wi$`?hD7ypQa2HL`3wQ=V)0_4950$4_pZuX}$z?eN3@d;2G6+aKNFTJP}e
zYqy|vmd%Ph&fUI8#Wy^@nrg9mUd}F7hMCuQ-h2OrrTuK%r1-L=`@8?UeLR20(EFzO
zomVE$9gcx622W-W`183;q-H1Ava;)LZjay9%1m_r)oFQqy-Ft|mqSpHP@mk_y(j(i
zHFR}dgM)>)M6C^$?LU5alB)NH?CW|mRwW!^+1G{LeSCP*&duqZA(3Wms+QdS&%@W3
z_uL%I<~3_{mRof#GAMrLvnFcmD*m)<qB~>yRK2H_7=F5twKZZ-g`t+VHt2HN;^*fq
z-#-5QvnC}iE$LW~qyWbW!-A(zpT2mJV8-#uJZr0zqN3sg4KAm(V%L`4vp0^AmJa;?
z_xpktCy&RE6}vhZ;?<br)tc{SwCr8XJPkat?sz-)_(qVrj|bWH`d@P1$|=*zzPVR=
z?eE=3PwiF|x$@(2e}>wOBNwjii(Gw0T+Asxf}=5tH#10xMN5>0i}k?s!wat;zIKr@
zI8ySAj*H)ogq7>v?{2@}q(9kFNS;5i!s17eW<`>rj2O2J8?(;WuLjem9$cp`EwbDD
z^0l=Y_qMLiR%|X1@0=F9`@%2oYUM<?h&ul#FJJDJ?*{D;Io#PeHT3|fEID}ap|D8e
zbq9^!#;Xz$T$>mUJU%U8{ji#2Ns4HEWQJVI!paVrk9KQ*2}SUv7Tma{DA4Y_NbZvB
zjwYAGk(&-2b5O0i;$CorcR@uGhf7pI&9~W^X?HC{<WtN3z4UwBdVN9HJpRtMJs0%C
zmMUl7Qk0nW%{hKMt5~h2#yk$CN}DMcKP!e!5>~R#)cq}Aq9?Oja~{XW$JZQ=2vjKY
z$}wktkZ|Ft=MJmYT+?QBLwBu!$03C<e#ZF^mKCXf&8sQbm?!WmUiik9LhlPPCI&1%
zE}vYE^!*nT>3{If=i`E|NRH4mP8M(2BCNX-4W}?|k!8v>QF*1fpyG^YBHwH|U%fl^
zzpR&C69(<DdtAu3nlEi`b|8cEWqm&;HI+Bl!Xm!j^WMN40tz36oo_T`jgr{1%4+W&
zH-06#+q3^t{{QAF(eVYV7XNTk(T{AKAZQ#=|A764HdmtYw#kwy_h4%QoR@GlTIGry
zQqyTL>3NfL;by-77SVU@OP7i%`L+bdK035~ftPISFJ}7#5z##DSD69>B%0XzU7t+3
ztr#-l{M4`P)n#w9Ew(T!Dt}(+Blj*u{gR8qXMg!cD-*0|_2o7$T*hJ6%%?O}Y|{#n
zmY!Ly3%+pf*G%$0{Al8@_UVB;{sdkqJKrR`m(SHv&UfE5&Z$yKJ0pY{D|<E@H|%@0
zCtBL*pOf{YqK4QrKLl7*PhO0AGxu!oyCvtknI=m{y$m}qB!1RPdlkQ#vYPpkm40i4
zloF$M1Pe?u&#<`KR;xdE?;E2lr~9}3SRPellO>(DR-$#s$umv)wuK*mYvt^EuffB6
zZgw;C#6#<~FT^Dt*t)t%V9v9h#yOvVmaW<URw1kZhh4_xM}Z#kBHRo!3~eOh-+lX6
zemVBr{OqF_y{&qD3hV9(ebTh4sg;=*QMr&m&F$G<-lr!#LlqV0=;U|?9(XfH;LJHr
zN8inop}uKbq;oH5wRUh%R_bs(lYVju$CT^RAMe(kZ_?OpoHpUt_Kj-Cb&u`xeqVX#
z`gZaA2Tpu=DIsb&`Qwa$NF6z;e_|k<_2p=WQP|?McNi4on=GCtOm}?2Jag*u`3FyQ
zNOpuR5qjNfW0-foMs9nGO?S~<%PTLv6(4yEF7-(JI`41DCZYCh^RE?m_TF5tWZw4Y
zjKZ_Ytd<N34;R=chh2*Gd)nLPWwS54sQ>Xd)0ejlJHnPQFns#_d1KO1uKr&qPoF-l
zy?)On)sB_cX`3b2@B5|Y<m@cz>bL9jm&^X38wC8GMsLqMdTFV5XQ#t?`~NnRCQaH<
z_}J}5iB(E^`s07U-=~*oRKK@9U-x^iV+ynE!hjCxyd4KqC(Stg@IaTS_J{NJ-`>O>
zSL4iob7P~2-@BhXciRU<rXSg)-}GU9^c#V|d7Ur6s-AroVDoDqXV~obN7yW5l&7Cg
z+<bGv_n-o4_XkQ7Jr;zmzIg4K)s1=0$`>Af{>j13?VOzafIGJM%e;;b4igg-9trU~
z|Bf^U>sDx6u=PI)Z)j(TTwLDVefDF-w~6J~%9&cT*Y6c`bac$f%}upQ`~B_hj*5>;
zLBS`p6~aF~Y?uF5ab}XL_nleE_31Y@BzE-mxrI*s?Rm#(p}_wi$L$SDUxge?&Y0yE
z6(wbscc<gQgM<$pZA^Dpu3dX{j^(*S+$O${=a%0)7@fcOX~^_RlbS%AjpXZoDEiH}
z>s_!w;ml0q_K%-!N?r)?$$rw2tUT5u`QT$kK)17jRuUWEwVXFQ1)1NA+w}RoWjV5P
zhH!w;Rp$>W=d><tVGfm@ej#aH^SL`5tsc!Rp<-8(p4%>J?7NwFpq}r3Yq)wY>wKm4
z)$XSzfB16a{KD<q7B2d06XjdVF{wq_&r)KOT+)U&TX_Fl)`*`eyYBRcX`aCU>F0AK
zM05)8ZGV??v}ba`fy&qin>YVI@+|226R)mE5A&1lTz8e}FeD_M>6MT+WoOU+XJ7qY
zRyK6&HpV|Q<0hS4A|CXj@j|x(hsGtAYDb5h6;ra`D}`NnEh?Dv;BSb|oorSS9R=~J
z8lg__btl}L?5Sov`Q_8!&W;9?Q?k^a{#^SsD(%^v+IuZiW^Vpockio3$WB(NV9k(A
z8ejVMvM5`{+<)*qW6R4A7ayie{oP|@sP?tL_r>(@{RbbJ{@ifGsk(o0MDoE~vQK9i
zo%(zI&%*4>8$P#)naN9eu^cY9);3rauHyE!%>F(fL-Q`zgn;cFFMP|MgwI%LdSe0K
zWChi*wiN~6dllQ3t^W9<ckYH4+5efc&UtlBTUZ`t!LZ=E?n*~)154}mZ~boGlbW%5
ztzGZz@5MWBGYB)hD0KD;VDjk^6?+potJgMvUennZ@eDP&ak6%@+c+1;ziw~*|AMP=
zc7vS%l=s(@?#f24uv(S<>w(#mE3=Z;?5wk1_oss6kWejm*2%jOZKdV!xPD2oGzK)x
zt3S8+dmw|g(}w>s>w=Ome3^OT*NT6ybr@D$4oP}@xct%aba{uQ`HcZ?M-MDn>vptL
z+2ESVKF!((y5AkvWm$AQ|IxPfM9tk=W3Fz;{x$v6m0mwy8n9xqz|3osulQDOnCZLX
zq;>PFKgPXryB}}xzF2r8wO8(O-!=pO)z5tjgZuf8z0wLvlP{P4R<!TK4wjgj^UiVc
zyDe)iA4heh7~SY8HMo}XU`zEsyB(K5oHj^%XWtwVTkz#)@k-aKDyt_&mS>(#yLe%l
z;{N~tcHjQ)#-IS%BNtQm^C_tD6dNnMBuFzUIeB4_>ApS<b#?ZqPkq;if^L95)+_z|
z+s<Q$DtDE=?P`}R`u}%-&CjA4K8^VmQ)bTW?CIg@a9LD!e(BPs3(Mc%v#9!#abW#x
z&5aQ~nU|M2t}Xlj+dx&7RZ~-Q$EQ=;fzi?3w{As6=!mtnwkq1$?YsDuiD5(K=Vu91
z-frGk`+MGRInMXD#ZBw^J3cg@PHX=7B~!wGH~+a$89eRG-`w7r{yddv!jva<vf@<c
z)<c<J-)_w}xS5^3@c#b&H`hHkkP0mSWAUo5`rd-;&$EA8hQE2gf2X+%7weSVl)dbN
zf!>E1gq4((vSvASobcPe_*2E{*E&kQFF0S$mkyUw7VuICUFy7Q)&9UGid$Rb4+i|(
zZ2xqt)gw2xpVG-!=R5toru}e3)jr3|PYsmoe{X$ZRHm-d)pmKsRKvpydnDh5+Af=A
zt8w#pzgz#rw$e78Md6c^Ia!iC4)3n~Qd>4{VUBW1EAR62|L3kcY%1_~=MPs&YbK*m
z{)jK?ws!lM1|8vP_qbIeuDj5KbLKAolvlqr@A9s+u#z`h{C@7XXshDhbaNG7)7=lV
z78&pM+$=m%Hb4K@tXs_=s<+o@FL-D1_|E_1d^@?8&fcFh@gRTw@|)WQ1NXYk;coe1
zUE1Hh@ZG~$^RIul<{t=(z4W9|Z@KW#`}(fmt?%Z%6Xp;wF0e^r>-+v=*Q~$xi`Omq
z_+YO6y4MchmY-kz{_+1tm(cx>8Cjgxuamv_S7}LHsXW)d^8FeMc5=EVeW}c84S%i@
zZzy~+{K|W=?XNopegElY<T<UBF=YNXCqtB>_T7t?+|SL%ku&R@53g4)s{ge2bJe@^
zPxF|4{_RLBa$xeAQzpKu?~2m<=|w5^;Z2L)Hpb3bW}AFqdUCz<_t%pQ->j5-VQ}W`
z`5@*~->xOx{<GMTGb{6DSN-(|kL&Cg{$HcF<Hf>v9k1lxecZXrN%`B}YN_gbr`itR
zvg!7+j-SX8dP;t^W7X2u#o3dD(!HGbKm2jGl=a7phjs<qw<V>#*WmFCPyW7g+Qyp~
zQ%WCw<o8ed>AY8PZP9*<uWOcMNKRTL&3Ehf?$f{A*mVv(S*2M2*KgON$2|L)d}8#}
z<L+6CcI%&Z`OfB~dVaddwWSBw&3@Z^aoOQNvgQxZUYsqcms=sY#Y4d@y)?cg?EBY>
zH;-q{ttj80&i(GnCX4z1d_yi}thlqsUwF|=Up?J}EuZ7g$Jc(n3hH$~__D~Gn*nqH
zUbmQT)`sp&ksm*P+&AULw97A#Tw3bAvE=2Ys`H$!PG@EqG8?Cz$tap5Yh9Lbex9w}
zRfCET2`cKl-*3Bl?aVye-6!>~gX*?<wcl>49nQS-clO`Ab1aMZtXjYHc5O&^x?TSv
z@9iB6L|)FeTiB|x@^u6I^qGN6bL9_K9}Ec(e||YBcws<?W%09w`}=C;bT2HurmLgF
z<J`t`uwB0HMR0<zukYy>7kqP%e|&s=c1`W`b2m073(Cv)Cm)}+FWz%)yqg<aR#sNQ
zg9D7~&!?W~{lD*S4C6ur(eM5GZ4nnfnemuBNr)7;*|mj<Fa7j<?@w(`3lF^Ae*fN!
zYPspBTbFuI-^IJt;{Lt8)f;nfZ*%Jho!94Ue)mc6+O<<16b^)j$F}m@{W$QtIKK94
zXpfxju9F{kmvG+sy9*Q;*Vn~LSe0b#eGV$LT)V|gE!!@?JhCbEbj`Yle|TGjt?#}K
zZ|FRkcfdG${gK(p+mzN#{Hk$4o>5G5RmqZyjq_IMT8HeEd@oxe^PRtD_r=GDRI<MG
zto#4>(v1JsA0+s~bH6_DXgvRYvG5_QowYVTkLsKs@BMrKK*tkly$T<tDTyhcdL>>u
zUY@!6-o0{plV!`E-;<s!a*g%xBRy7zmeZ~hcg>}wzqkG~J#pNA`h!)9g&dQw-`_Gz
zO8xkgiJd<-v9`QsuGjfn@o}?p#rsB{CF<>_RcpKy-RAerJI~1XVo_6!R*NOW=lbhB
zz1HUS(+qWa_n)<WQm)Z%9lOq_#pBt(d;8-*zv!KF`|B!|jwOd0&P>iaFA=a~D_8op
z>5snb60*=~oL#+DQufEsgMTeH*svddo~rP-Eu~}0yt9+9JiDrxebH0qj{&=1_3f(O
z7c1xdpZf5yowVVnqxW7Er@Nm}lA0fHyZY4%K5Oy02QHrfG&{93YI<j9fa-t4{&^~l
zLaGikb$?v{yZiL~hz8;Rzs0s5W#yGiHheL0e{uKmWH*(i311$6mbQI%=GpuQpAz`a
zhD0-8eke6X?%wl@TUCo#*Ht~e>*g#bm2@q$u;gym`t#P_8bS|msmd$r9Q&?jch)id
zS@eY9TN4CleEYavz}q&y|AJ6Ucf-5-X*y!v7q{ofzqz;9dW)-R;{AQKFYfQR4+;*J
zwsBJtQdC{~@w?FT%{OyyY)EW&Kkl_O$i>xk&$R`LLY+$vey;gB^NWkGFYmWEH=Dcl
z%l4a<-q}%TQTa*bO&rTtmY|RjkwuGbBbMulC~0Y(TD|`FLg)4gv!!P+>~;{~V0m$U
z{r#Q&%4~ctZ_mvw*!JPTf@yy9CNVYg7jyG&oHG5eWQ&0!*SrozXN3acOD--h|B@Rx
z1qB5wRd(HWzA&eX`<&XY1QYY(vvyC?`dnUpm@3yASaB+1tElSk*X1h9etlW`I$+Oh
zJ&QHH>ic#ln@?4!e?9eu#V2-;DetVgt4~L46=l7h-*Eck4_?dee=0@B`i`eItY6R}
zB{LzLxgm15ysP!{%2L0a{+-WjRUCZ!)dM#z|Ht<A+OlmAxGi#`RQP|gBt<?@>s@tz
z5Bu4bs*KX>RgJQ3xeW}n>b^giAuAX6d4c=!t!bAw=mjkIwf(-)Xr;E2v0mf18{Y)N
zp6;9z`oGCTuI)se@*n9FPn{n2zh7ANy{g}TrQHtB&}x0xHwpi(w%slXJrTY6#_GrZ
zdi654X?krchxY5GPn%^F@@L<*^@b;kIS=PISiD)^+R!ZjqAk|j@6am#KPgY|rQW>p
zzy9mw|FUM{S)XhCi|oGy>aFtM@qSv$%Dn}l-79Z(y<cYb*IJTcO_jBely*<3n1q)P
zV{FFLY1}9NZIifpUrgC5wsl>&s$!~(&Y{Vo9Pbs}BlgJftrmWkrEQ}ARpVY@>t*{X
z3u@{g-xc6ls@89xo-gU;Y`^i<2CI$l?_R#~{r%+^1}0K-)l`&TF4Ax*4Oi50WLxRQ
z6g^k=S(f&eouwLQSGgU0#`WZH5M#J;ewxI$l74QxeQ!Uh==@mpvCre|!w5%NGubN%
zcNo4OwCs<W-gbMsOylO(oPQeEA`0H`KK|j`93B-n(|d_WgLnI1O}baViP<R3YmLnG
z@4vGzx>kL0m6%~5_WQK?Pn%^ImmLnCeLV4Bhv^G>b1R0>f2q0OtPQN4<d+ERRBm<u
z@a0-(Me37Z4W&u8t8O+v-xhZ_<@?2NI#KgFKF)n-@x8F9$mm$Fbo>0eUnf@={`&g*
z`Q>L}^?(2Ueh=ESw9IertuF`jGEAiQ{P}d+F8=?z-S0mAymKw>!~{hNn+k((@9y4y
zU??go`eXn9-}W~Demv%t+njiqEhRP8v})~%6COS@gZ4)!WN-hyLd^Jn;DfJ`f*ySQ
zHOH?w6zya=q4lOo+-_CN(Oa9EWTRKFTBTL<{cd^Od~r$1PItLV6%NrrZ&jgAP*uTZ
zAJDy_ZtwH&R_DuKE}hP{Ln!Ozs@1D&e_6XXZhUr~>&et(506Hl>6lVwzx~b}89mNx
z@7{MTT^)U_?M=dt@As-f$0Y2K;`|lAuf}p-)vJ|m=DE5N8y1|*zFT@dcEZW1>uP%(
zW>}SK+5LWFEV1{EgmuD!28GZoJJRP>vT28{`H(gF-p^?|k&ixSA5J{nrl_p^_|9?V
zN$cH@cf_5z{_|hd<~uX`-HqKJ#xJgOiE?qftX^^Al|k~?liT*jJ-mI{TT$?&!Rq_j
z0tf#0PSBe!EH6{Vb${+R+XreANg}ca+a9m2>;L?6BkKvBABWx-F8fx)#dI*9k!yRe
z=OO>!tDWxkyJl~Ac==4wpT}O`_e;N<H=&2OT5I82?z79T?l+E-+429r`iEm{O1`{Z
z!gXTCO;tCWUk5uITBd8HD&4U$dU)q}mxSi8^KY7L-?OCIy{wrf{EO{*ad-Xqzgr`6
z<7BVh*}<&T`TIV9QtOK*hRJL7Wm=84z1(R&`y%7yV_cJuHSG#AUeorV-ak}s)zR<U
z-?Z37b>)StD}KFX;Zn-oZWPz|LB*2AiE&Mp^eX>Xf!nsTS^n2{KA1n%_Z<8B{nh2o
z@$&UIUPYbz>tDQ8bid6W`RIApJ@2loDyO>W2<dk@MKsBL(%^iv%>JKk_UB$u*86jY
zOC&e@Ucj>M=W!POc1kio)L3Tj`qbg!6Z?<%pK&UW4%>g{!%I&Y-1+lQOXEs!{-OP^
zuGT9XEmf|o{mW|crqMG`uv2x%&*rNg?_X9f-sLb+W6F#_@AW6zeOr~bzpPlI=CzJb
z&C6VmCtU&4A8k!cY<RIJzVdK8|M7c!tM}$PU7Qo6CmyywuDAN#PWG&=zZY2NAOHQZ
zUH(=M!@Fs^(FO?z7`DHEt*oqUSo5PG=k6=dfW!x(VPTIJ_uCyhYkt4yh|B$1J9bT;
zKD`~(%u0C7>U4gdt)Te#>rpieeb~ObiZ5K&84#HjbI0_$gG|GH=Jcs+qgaFe{0<yj
z{6I)^YKMf(j#?KNml8#`83KZW6Wxz|VsR<o%^#{;Aark$b=REuHidQ9xjQ`TS(p~q
zbH`_K?{hf0?{`#8gtvF{+S86lCq561{;)LuaYR=CgERWh6Rh5Nw;b*Nnyez8Rb=n>
zav%GHqN;0|SF<dd@0=0rc>B{NsoIWp;fjyzcKcqOUeo{R?)L+UpZ84Ov+D5H02lt9
z4>q3Y+rIeKk?ajpO!k&{@9-?Oe{{zG??j6SzAJ*4Gt}wi74Ceq!s?%Xh)lI+0qeE^
zvtYwF)3`cPd&~crWlG)mVEyya_}P}13R7H63hyYc&&uh2RAtNG_~6j?gPP%ITE6{w
z->~|r-;B9Wx6CShHF@U?n^d_+Z9mK;Ul-k&@cr!T6*qqFz5e{!x<BeHObTfe@)gy@
zd=33-K4`oto%g?wrD4}1VT(`KY+n?fe;uIq``XVlAysVZb~Q5BW*N;tr~bYp#Y-i&
z?qQOB<rWcf+bgoxah7r)UeApZp2It}O-R^pjozmh5xY-5{J3#pNUc}@tKh0Pb)To)
zPmcWhE$pM^@3X8^QbHH2thTx`b;s4r8m1ukSP2pH!~mXuvm=}CY`U<2e&ze)N<HtS
zc{i^3mwjNJr&o-<4qtXzNXr7F@1L~K%=maL(Z+l&x7)XG`);3&)Dz!O6)k!1=RSrq
z_k=L9^Rs5~Ec|e2{o}cNpFMV{REw$GqG5bv%Z%NXOnI-r$}Ia@BbBtU{-JJFw&}EY
z^#c2U{j}R?Y7x0tnm=ck#Cg8oOty>fmP>zX;nrJY|Jm+e?SsG@HZ}UU<9yFoh#6gM
z?fwRu;W%^V%!JaCPuC`?dM^lD4LZPa{khdER~}^Mw`n+a%4_~Q>x>Hv*mfsv4K03l
z=HQ!~o26~j9v*6)VOwn$qV-)`(&lDM`S-i!&MUvXuM6@HjY&L|yMC78>s@&}5(^|n
zl$=+1uX0cBJih5GSIWC*)wW7XN{g-~-RIO@wnynm@b<F9FW#{VaIaaYw{qT|TOoUX
zP32YpbStldlOZJ~CE>}5iM@G7MzhaWyxn?zL&?ja?dRX$-p>E}+S=?dR!ofyo72vI
zT7B)B*V?e;TU#<gH@-N>cDZkf(v_=zW2h6q@6K!An)sTJtYPb7US2L`Wnz4GX6EPZ
z$6I!oKDPX$oxRIHd0uGVnd5(Fw>`S|FFzsZd9@x#`v=#B|5W16?&7^^%G<tdo9JqP
zJ-3Z^(*3bt7_ZcsthpGawISua&KsS~$l3oH9FnyTD$i8@cz&Y&0_O_z_2<iX$^3Zn
z!8oGyQ|bQfmjd@hg{|&Z9!$P#tx;IHKO;qs=daAw@Mtf?$`qR<<yYqwSBNN`nKz}$
zHU7D2eIoCL*>85dzx#N{`&TADdrbtL?2A<DEEgQyANK4}2B%NKkuMiL12pwxwi|sp
zDQEGeFz*1fwH9ASVBvy~%S88``giTK<*%mr=yNd%&S$QM$^6W>>-%GFukg6?^ViI`
zYpSgK>ZbKCp3nL$TU=wVy2`cL?(df}Y?EyGbRea&VyW~0?t<Ub?GvBcnmffm{QbLU
z!;K11nHt2-pZ_VM(V<}?zfG^+;$w+_jlVDaaUgI0dTxe?A3JwET>F2)>r~-CQpd&b
z9*^ndJioth$Cm@9J99KA{o*_HBR$@Edf;QH*e?GNr38-~t^Ka9u89X47;kLPkI(4(
zG$C&N@h(yAg44R&73}tXEZx<+@%Gyv|9-zO{PE!-L)i6A61{FY_xH&rAL}Xn{pZ9)
z<&E|K>m+y<&h%chZr!nV`MQq4#cmHLdFwU0D1FS{<J``d`1jXW-7Maw0F4sqV{7Hi
zcz!9nCtPQHZYm!bEpA$6((=}zWM;>Toj=OW=XG>++?u*0PTygX2VbdVo~5kX6#04W
zm;b-+eP#Uqr-)tBMOo*E=Q1@;?c(*Dt;Z3%t<G;Y->yaL12;T&n{)5N;rAaVZI+p)
z^(1#ElWXMmgR8#RIj>!5#l3T;a^R-)X~!R`rth2+79v;8x!n9qi`s8pi?{cd--+g3
z9=PXso=DDqIlk4;WwlzAScTa41imk93}{;7sJr@ekNulxMj~(buv*U6YuxuEdVZ7A
zE3G=$d+Vn!eDvZ^n4pOu$Fo^~ePtdt1#aGavM@%Ez2~Yg``j5@*=^UXDGfT-=kTQR
z?yd7&-e(;SeR%B@Ffl)d&$?(|jpR-3d2Ks4U07Y5?f>@BLsjD%E`3IZ<#*dI&p+?}
zZ+rfsv=23h4nHkfly#m>rZ!#d%v4sp*xRdgk5AnG&h6gy?u5&g_f{UrG+q4Txqrcv
zv%4kYF7-@WKZDcLC1>yP_OquQQl1-_rwdHfcL`EFw%2yUzsF9D&-~u;I6jzNRk?P>
zsh+L-&G%>&emf$vLS#|eniZM1tgPq#cp>tvu88ZV>b+7o)&^nM(jD*bAOCpl)}Myf
z>0jP2I@HqmwSN7#KH0{Pd2#nEPCwlA*xvnl^0Q<6ZiIZWeB<{%{H<h8)Su@sYVQ0?
zzFsC6R}>Z*t0#9(rgQ0UIftnye;-|O++_db&ilt6ysiCixMvCH+^e;PrPnRL%Dum|
zlzW-)Y_X=Un#UzpAOCzlpL}yu>V_!W+e^wH9ALat`F!q)bKi8Igs2ET>{Ork;pLrc
zIlsQV^v&D0YSpSklT_awp0)qquk4gm(|>VM8Y0(jCtST|F;{QT{%s=WdzB8|V!j)Y
zyz>9|6+3q-I4rbdJze**>7>5o#GSiy%Qh>61{F{1gsI2<TOx9K`icoN@AA62KiD<r
z*Qtj>kC!YHj*FPvW-T7}*k#`Txfi3GtKaY4elmHQetci>@>k~{?vBy3`T1mW!A`0D
z>}GX;DoWnpyZc-!diU=4`=n*9N;pa-<v^FVyxo4kkC~mXqGZp-j3b9yxj!D0{(9ZE
z;?=F}^{)5#)xNf^tGs2x(^J0R@tky8wd}n+*6jRge8<mSDlPcA;ogEH1#Iiz@8jNV
z_AOWZp=$bDjh}qqbKW%P`|E%G^>69b#ADl+PfvPw%ud&6&yzJye?8CqTWSBVy2MT=
zZjI^bi*iSj_s5A%_#nivWBdQv6Lw_Y`1+w#cHxB9I=Q1crAa^kOYLK?ySt&H#5cs`
zM~%h}8NEG!W9{D6edegMU*{@ZzwXt^^#;lB)R%v_Q}55Nvq#0yt1VjJf7SOLT9J+3
z^YW`_f9iB{RS`{k6V3d}R*$7%>8<(Svj2HXn(+Mp@sokgZ!fpg#`4+~tWJu*?pA33
z`*^u-39szSt2<?X#kb6Sy{X{y@6{7*5>|viXKHX+cffV~f9CK1idIA(_CA#K*s$c-
z-yP3?%kKDk`D?D$9u*rsM&{-BS|#KEcUk_weLL&0H$y@Vi$dvVXVbDbH^MG5IIO<<
z=rF(ik!`uR6E;`w_ft|=XP2+};5eI4-!l98xw#i!-@UIr(QB!M^|kqI%l;Kx$ozP_
z{XS@&%$qwqFF)S-<8x?8NW#@sp%J^w*7`qZzdS+FdBTht5$_8dBYJLh3SU$b>)aaT
z*Ujp;*)rk(!JBs9EVi(AotwMx)ph+VsRDvqGw<#Ftg586sLWR*OfmCAwZ@Gy-3PAi
z>9H5JI-Y)2zaO*ifX}<R=cA@KU#k7S@Xv?K9WM%G4+*btFe(#KITf<~cy!6}!0?@t
zzb45iX#AGn^K;LcTg)p?{yb1C+je>1l=p_UFZ(x0o!e1+?xlfw)w-2c<;|t@&p+LA
zAn)RV#I<dQgIK%YN$BiKF4);LMdMA;qHPbjUvPyh+GGlac!n$46bh-F+QR04F=an%
z?!9^@p*;!4q6^;~NM2#_$tJ|}x`Iun(3FkJioCDie5+WkC|x==dVzi{f9=WdcCA@Q
zzW)_pk{El(PJEt$T;SaIZoYXRb{X!R^Q~=v`|Bd+I@{n<F|M*Z92*xgU(uW_C}uBq
z>V~(%q+?gspG|GwnI`{AYr8}E4k0ytaYo5g<_8l?@3$VyT>W)roqy)%Fb9oQ`wb4y
zE||Uf@r@qd^5q3Lw#fBIPTnlDP3@oW*<Fj}uBWZJ#n`x^E?t&k!|bRybE}0GJhFOG
zeQnDY1h3o0e`|8&h72#Js=K!)?@n01`v2dwmEZnbU2U&(K08r2pj5VJh23-|qhyPe
zKu&><e_s9NQD+UNK3(waMOcXZJ*ME9zxPYW748h!ma3|?d7t|m*Knt~b|S0tniaxg
zZfv~sv}D1$4;Cdis{^){EBieC_usG3@{Pv*jcik^JGZR)1X~MG=aO=a!{ys9mRIkb
z6+(|QJumexj_|qgT+Zd|LEjaYdnC(}A1_RKw#q5w&%fNg$9Y-j{r6!gux`72@57O0
zr(c#-_vz1ylDRWwmh=8a>puKo?f)rdw)oW@{?6%srN8I6XdV)M&wp%HXY|7&wzOdT
zt+j@df-mZF3&hK(r(_0vh)xYyFUX_({JWcv|J2*h*-8Q*wmsyG*u418^N;=_*B;(x
zJLK+_Z8Lwx{~ybfJY0DFr+oL}Jp3-_Jd=ucRxa<g5)=Ckb7Rcp*BzXuZ2IDUWb4Mi
ziw$?|mYORhlDGTI)R5>6uTyl*-mN~=D6{u^cY^fdDV-nQT+!oQXFB6@z2Ud%`A$n$
zo_L=vD!pl=!RxY`f)AcOKKlfnh1NT`o!P*)JA0b+=fWjL+M7<9C8VF^H@Ip0-`pZ%
z=gxzy@3&rikmqtg<b&lQ)rnu_zAyXt*)o=|rvBOeABNwZW9F2Ix~bl8sQb8BaJffe
zb<Vzb65po&Z;I#Mf9Pb^ee1cV-%P)>o;&?ryZ5BlUqRKpcabuyf8AaFafy=UJgH4g
zN{zoY*Mf$^Z*R*zar*S<j6KQ6`x4L2GPS#UY09ES%j(5q^~A&0L^SqFn<u@xvQomj
zOlQ(0y*>G9Tcb9npO;$`xtVRYdH%Q8U+>v|ztjBXOUeB6`D+gyI`rX!GylV<)8q5L
z><Evq6`ic^?>67A_MGjqiy0pdF!P&K_Rh}RweoIF?rWd2JzF=4<TFalnb>oYS@gx+
zB*#6c8VWY@F|qu!dmmXgUBqg&)Y7eqH|8rJJGLfDWXe^Rw^c4KSN3u2*f3jT$tlw`
zogX_ylqNDPW?Pb!5-(X*W}qCkusvu=vxC5%-zUPB%WMrZ<uZAAV>0ib{B+Y*+0plH
zo$7sO8nJSV=^QvYSzX%ZSklIXV?B~Lw&hB<9NPa3T!)=Gb4G2wVg9{64OebOoqSqk
z^ZU(a&;|DozZ3|c{`K|s!T=UK4u|ER-`M4NdUB?noz?2CzgOgXe7$WOk0jI1n7V_8
zKY#uN-Ep-c>#A0U$-evHUOqlY4)fdJdGNWPr%wL+KO>1_3?_<Jk$a`j=kFHlOq^?|
z^;C_gN4{C^qO-umw7pGtGo2UyW8n+UJNE6-`+^Oh%q{jtJpK~>(97l2tMbC_W*g@n
zkGERQ_F6iExoAsPyMOYvD6Nn0{<VL+xp8`7<g1XFIToCIlid}3g6wNnoeS$;9C~|V
z=r+dvqBT!H+qzFbee=QdhpX@0YBQf2C8JhT^+xqi!86+)ubrIJm-)EOzac2_Ki9YA
z+^U0pkKS)s`Xc*{=Kqt+4P?rXmG5FcY!&nN+s+mbO}Ra4qTTz>eXjhI)VuTGPSO0P
zJJ;W?a+&VJnj-XlZ*cXJmWMtw(-jTGW-mTC>)ezodA<8Hgk4K3N`88l^h{6wb3lT}
zGkmdok;IcrzvjC~_Oe!QD*f@)!L)4d6{QKmx11I-oWFmGmCO7(YlC8ciTk(hM>YQ0
z7JPrTGMC$X!s7QmevW(Ho?eWa6M6m9wMNs_Crxe7FJ4}9;6j0d_J-ioa@^g$$4m2T
zdQQvLG9JHH-+Sln%oFEtab?H;ZBi*>z0}s{@?0?a!s}NjJKkM6`}{Q*3)7c<ztTWB
zWS-Tx=UeMtPcF30Td&*S;c~p&ec|Pf(-+?#yDcF0xNhGL#pdPbn@)Fcy%FRpk+O>8
zM2KL=s~e)6l79uJKC8Q%=Y8?xBX30kv%CH=V#}J8wAfC)h-f)_L~&ob{QiHs(UayC
zEy!oikDlVCs^&LGVvFTXhfOzgZfwaEE_-vM@!sC*#l_Fhy|}Y;^X=~`e#?cA9zA;E
z?AfE8!s-E0uWrBh=yhw}Tg@!pld;`=&$j;`9v;rKm(O>y$}y9^wl@0ugF7ouKW*|+
zYd-qurc~RWJ$u-klYP|Q&%QBl>E)N8wKFMcX^X1Azw_|-caMsaQc_laeV4mzXAJ1*
z*0?x1zj-#DbLPm*UoY)*@#4iDe?Fa-u8F(2Qh1TxP8QSK+s%_hbKO54KX`k&qwe&G
zrA~KDuea>tQCei?|KL;kbZ$XG!L8O$+n+7ca*$P-)g2(i*SSf#<x#<b)b_hUob92^
z%lGPCSsJL^qQtt(*NU}M>E_$dvx2<?%08S_xW1r8WzA*z`_=^q^Va?NTz!0h<eH8r
z(i5sqUeD0EeE+3^Qu*bA8Pbs+7sWc37*5a#RuIs9uu1yihOC6`AqS80JrPkj>HNR>
zMBjGvs-A@pH2U;+i~Cid_VW8aO~r=GX{Jz_Gq23F1A1>Vdjgc2Eqr(zJ(zX}vbV4N
zX(i0n;?!|?vEq~y54Oxoyj<+)zoO&tl^36H)GKtan*XhSU#`B~(QniHO@l+P+)DNF
zKDsrYhx?Uj*}gKS+0VDGyB-~@rkePPUs<7G`m&GetM7Ks%$GmBGHKs)PLYKH4KE4|
zl@6<NOzuqBWEHSx<AQTCdwg$m=e_RIW;<$Db!OtK+=`;l5jW=ED`)xC5~9)`CDrXw
z$>hQ$c;=hc6zR{ke19_Z52<7w(Z0Mup#AW>EeBJsFW#ajUY7p4Zm%R4KW~-z^^)8@
z%3oeyUT&CtjAzE#gLhekbOHkdJ$!sxB6Ql~*1IPrD$4NvuiwriX~gn=-|u&<(r0c7
zuMO)yH`m&E^;NT~JD{7nD?g{Tw6-36S(0>Wisp}Jv-72F-8DoWJvi7b&N6?CO7Zh^
z#}~PtK38j#c<89X?B>ta(Mn=YvU+YIEi8)|>ekQHDZ4Ur&WcN){sm+U%F6a`&Ay)W
z``g>zyoROQ7CN`{&9Ep`npg3N^Ub}t)f&=)E7r#B6w;f{Ep3*=QL1@`XPN)}K4tg5
z2Op2i^OtHqVcZ$g(NUneNLj^K{tavMNxtTbjBD*G-k&eEQs$GfD0!E>I8b_uL6^hN
zFPHrbkIR;uRNgt%%57NwE{5U2$H&J(<C|BmnccHUIy1xY#+J-rhgUgo@74dW)rsF{
zb0zhMi-w4jp`l>bRw=XDyicD#<t@ASt<6R0VD<aG?f?G%Hm|z#?9kPU)aNGa%??(D
zwg<F%M9N&*WWmA0bR}xl0>h~X1lK&X%XL|zBNzCIrK2_I#@w(gGfpqux`Tg7Mz0H#
zVbWC1jtR#OyfRpLDx_zZg30NZ5*N8oA4_x8<IDcC<GH<U@BHt@ayAo0j07KD71CIu
z6p`Z>awV$S>b~*ou9Q2)u74kV{```wC&KVY`V5mf?hBTw^7I_(+55P;s(11Hr^$C^
zcQ;k_I=rq*6;k_euxX>}%niF6M5Pw&VEwydW>$8>nsrUC>zj4{oIlXL;+JCf!GskW
z&atJcGGW>&t2kPY9&wZl+%L&;@#i9!18XcCE*{x(;n&yK8`ICvd#0&%U`deX6fac~
zF4i0~X&*J=9=FB!dyi?DxF`u;$udnblAPnG-s7g+<Cg63>`Akyj@aXOyWg+7E^u`2
zD*5`Be-{?2^($w+Z!wY-TJGPjqo{agses_t%6GS~3JMAenkp@Pzj}k@=fLP4T341<
zoXIplu*h2KmC*@rzjn^4$K#yZ55C`BYp3?N&_TiN=fa%@teL_yE+@9Qir?_P*7ZWs
zL++QniB)i${h{DXZht%OoSC>m@-uUkv-hJ7Sr0f8w&ySUeDr(W#*-g}7&!c2_vV%V
z5x%KCukG~Vcj>wl&jv6{%-S!!^>SKcsPrt>Ougm8X0f3j>wN14y;3~(R|ighsLEha
zRG0sPtJh+WlKziY!L5#kwO4mM``j(ftIx==GNQvgZCUcQOUW8*pB=mJP+%3i;?m84
zrQCi2C+?q}HRDoB1t-IoPT5ZN_B96%#cpR`^Z4=4HGIZezOE}wL|JRzY+G|K>~==D
z|EDvhci-h3?O|cqRr<QEm0SE#r~15%ExSX!LxY2xXU#gWukZb>t=e(bZ?~37$1yQX
zoH()K%SHE(kGl2Es_xv|TU~hB*F5p*si`x}^W(s-uKe^wOgiq;ot!fDRa?SBGNUhK
z<#TmzRty5IZ)jj-c8cL;o$aB*^dMf{Wzn<)FH4jZ6&Zt<`|*NuUy4y=_x&jj^@h=N
z4Z>#!2Hv%5){36|^78V>Q^Vsjjau^V?WyeO>N+&TFxjB+(GfLJ5A$FXYopfYtFvvZ
z%}$*<_2DqTeakM9^_Fw}rc9Z#V964dgk&xjCQ#$aw{1GZfz*}ei?_Vvv9tQ)b6{P)
z-R#SUe$ThN5T$i1B;n+J%b2n$*Pkxjqo<#7y(6&XfW7;=Y*5(Dn|+Nn)Jpo>{EMt>
z=Y2btQmC+hQDvO8pNvfRZgms6I3@<cOs_k8>O}TQZI=vle!cs=uSnL%ze<H))5XoV
zst6}B7I>R{@DyE;sc4_YRVpI#YQ=;YYa2VkhaY{{e^s>d)?`_B+(b5x>A{`q<8R))
zc_1#95Vl%0Z1vWYZk$)FEM)jX!o%Bl@vP@)b-Gh<m{+cKI)lTRBb^0NIxCVVGcID|
zd|IU9Gw;j?A*DrWN(F}h`a3#0Y916t1^oCO^1^!`f2rn`Yn&}FOkUM<cuQP=pcr;I
zGsAB$YwgMJ8+Jy9C<$~Zh_oLTY{}EO7v#e0c05p8VUp=y!H+uK|5!em`xpG)DHwP-
z>9V}D)BmG!bAxwg%NB+IT^-s!L%`I0VMybb-C|C6A1C#nFT6G9$HQwnbAHUKzrCVR
z@^Vn&Tk*q9RlRf9&pq(0a;<WT!oGNwWjQjf8(4N8e=ZU->*IxL^?<O$0+X*jxpsQ;
zhX<yaadST(p80)4$$w@?PD4em*44Yu9dvH~$LkoZ?R)<7Wq<pJN5$h?&R(-|bk+@>
zt``d$95{0Pc>As?6E43j0ktM7D=Q}-_fiq+-&ejQNRv;-qM@g!$6<<u2wKg-tGK4)
zR=0Hi9>K|KzD|LGg0Eh^a*E|+?etM|_VVKT_Wpi9zugaoD^CS}E)8DpSMlkjdZO9v
zz^EvxS4A2fmo8mOFq{4HeEmORD_Qe@K?N^M++-|1gddMy9LU}3BzUN6*0!pzSw1t3
zjxJ6<nzYgV;ll8^O4V!Y<KO3J=62o9J6?R=wmrV?r|OlZEmI&{WkGqVvh-fpV*Ll7
zlmGJsg}R*8cDu;P?VjtRUYg&3{^IO66*)gOWzJn@-)O|OrI0zv;QzIC0^K(I&(Hl{
zYzdl%+_p<>(i#WdphE{d&fKuJTXEguSESvwyBoDvT<4hb<KM&?pX}d1yO{mvz;dYt
zZI;v5&Weohp2WPnxr#S5$>`Cp?RP8}K3gKfwB3zacFDZ?$y=i~7CrTP^5hB2dV@t~
zZW<zwZe_3ks`2GBlb*QA{y$82@9jOP*|S1a*xg0p;j`I_z1`fUnl3JH*_eGgIyz3I
z>rIzk`um-`@3~I_)17kXL|kNyJ(lLU$RqEOhq%rz;SIC961RsrY6Ll`^tRe;lF#A}
zUzBqGP1?%siVr)(6-s|-aU9iJe}1bZci@J%S~IfySr!^C+UBYtpt$e->W;S`Tl}A2
zm$}(=dH!CG<x^!-I%g>bx+?#DcU|z_#m`4e(|5|~<y3uP_@-wq+j45f+K!VQ4&Sq_
zS-wiCMoNkN36s2%&Ej<2@Z*k$v%M99z4zE{cgjAx__Y5cpOuCjQv($^Tbb_Emult7
zzKvv`y8m{}4ypC;=P`CSuTNg_Rmh>?cGcbn>#F@PF8{PHe|O}vzddjB!rC@d9vKS(
z?`b-YE-o%ByfY2={r^`D+T_J3oqw>2wc=r`IFnhNfx&^6j*gBFjgqM32F?%e5_fNH
z&1N<Vb8%q-omIcZ<ULc>ZRX{dJCAmYCtqC^x=>G5<w=pHm`+5)#^mF_O8(t?Q~u%K
zLG=d(g~9e)<7Abq9?n<3u4uSs^7ZGl*817}f0>zM8zubXkj8^$akDzw*T3di`242o
z^C>BrAI_HEPF$1F%v7YW<Jh;)*oyV5)KvHE!nD}a{J-Crm@!_jx4pBxvScswk4;h<
zx%YSeSR3{5-u;gkw@zpID%HH~{E@Bei|5u%k(eRJd!%cx{q?-<k9WV{cX*<5%zvLN
zA~Sv3KsoB=%a?Zji56u%vwEc;ZuziPMUX*bce(qUso_pnxZYh965OiFW1y&{q_qF)
zle(r&fB6r+e2`|rC6`%IUb3&o_{b-h`RBGvZJM}up?kyXPdyF_PC4tv1?GR$Q4siL
z(|0-1<>o*3z{$To8CEN2MIZU3vLxn@=AlQ&f0*{IwBcX=|F=%h(sZT}$-vvf7jq4E
z-QC78sUu?lG0R_-c6Gb*<=0f{nW+}JD~KfgFqV|~nWWFL=f$~i<!P&hyRSb<yt{6i
z{IyGQM^~ss6hxcHT)DgdLgSuW$`zH*LquNmv9B;%^lb68qmNE1Y8Mn<np)Qz91_w}
z`T5zyA0NMcE>;lWC^#-#{$Stlcg-FuT&0$}=Rot>>-Yb=^&Ye|r2X#ha%Ziti?+sa
zAksi~gJ))@X4Ut1y|bkLn;+f(|KIN!w$@wDx<>8dl{R~DH9Wrc;*Gj%H%ne#Vg+qZ
z*j4uS)pd(@?d^}Qu89uJ)Zz+Abvc_}v)uZ_g#+b^;_W|e+D^09%!+LKZZ2~0;S;fj
zX&OFyhc26!AN$d0Sl64ZVVZn5H}b^)tx6741-I%lEo7K(GrLhx|A%>hUOA)v%Z9t9
zj5>X@c$s}>x$CnQ^h!<mz3-1C!-nkZdVl_WKEL7iPPd*DbB`Qx@tJ2MX=wOwZyyW8
z?zsM0XM7}XU7W?aXut64kPazhwuh3E3-ww%R>UTOS7ouboDFH|I(*(~_W#Tk-V4oq
zr0(&qoL<AbbJu+T=kuecbIo39aUj&xPta7tv-w`DQdP!*V{2BQaCy0pJ>lYfjvF&v
z*3NV2II$&q;*EMv7o-1&M9vj~#`*s7cA4#AZ$BzB!Laid)5f6IC!EF;4L+rDwA7vR
z`F}DX>Cm&v_QEHZ|1|WtUkOv;={eL=&c5id!GHB-=Wk73d-zfQrwQQ)_vh-iIxzUi
z$aJ@_f8BAyK>n8K&cyPlk6%}se|))-b%WIzM#;$<Ggt%?VvgT7*!}-?$CRV&DL(Co
z8$(xzJ>2{Ko^x#M?YPoe^XB#KEPlSI{{O#)dP|RL>FXaq(8wGZ^{RTi$I_tA+}qm{
z9~@|8T%%(lk>KRw;^HD=wbt|i3xnPNKgD<Ie!u;Y?)h?w=j07_f2%lH_T?+(>T79h
zgVx@xiQjK`Whu*4AGO1C%kOnc8mF=72y8hQ*8N|mR`CA(f95iJd38&s>1(dxekcFK
zOwVtZRzmW#@EIFYeC^8SuHwBh<H`Psdl!E=(knYrLY4bWgWiJ^%PW6;J?U%^7R6+&
z7AQTzLWAq^bk;IC+w)907Z^piHSl_#ZD3S8xKxNSIn<#(^}#XFbYdH?biuDLFAwl~
zT{-2cA_Q7atL)a(5Fs<8)Hyx!)Tw~qzuz0Ar5}D;!d8;AXqwlWFy*8Z0xmof42});
z%Q`wv6oa$=qJ~wg@ARw^UVkXyTQDd&cxePF?K|(?@$MS~i_?3t?INjn+io@KH-+46
z6$xw>oc)nUY0`RjfgeXB^_H`m?$lmj`O|7msU@TQ{1saTIF1A?_jS$bU#=MZo$r+C
znysN4zuy*5`TtLMPFUWzW#7DImbpDzq3I!E%9_-wrEy*3R$S}c_45wQ<Xy_}J|fV1
znt_7Q;b&i6`ez3z2(bOzy5#D+Bfny&{&;geNF;m54a1NYC&pv^9S3ETCtontY|ySd
z7o4ecWL0qYM#bmK5i)O=&(_{5$J8h=ec7Fs=qkJBbrTPA-e0k9-7)d_n#QZE!?*8L
zn4EWaSK_fA$r%QTOf8ID)3Q(Z$yhdBT<q?=_+mxvIv1sbx3*>%UJY%$og(A|4kD#R
z+dz%u?RSc}ORQwKMCo2z6Z!b7#L1H<cf8qj+Mwh`z>(v}m9@3GBO@bkY)<zN*k!l<
z8G|qb=#1@;CzShtl)SsJ(0OC#Wwn;}cJ>{sw!M9Du=&T6$^IK^f0yk)lpH11>eMKm
zw}Wx}-7@J%kC}xdewVxc3jXoxh*OT%52mu^rW)53KDh@)i2J<!sIu;b4YN>U1C#E#
z$3={{`>#IOKXa+Yl-2w{ems#}$RKf1o6GoEsl)regFmG+R&Gsvzv=Rg-+pGzJ}Y9q
zWkgyN&wp|G_4TCVO!x8~4Tsedb~CO>a*J9WQ29#2Y|n>+fb|z^&#3Us{~Hmo{^F$-
zt_MCCBm_t(a0Zz@ooSrDA@{b~lc!HvpEJ3vZSYY$>?$7Hl6bg{^>19);&ps&$;T5;
zoow8>f<sSQc=w9jiARn&T->NU#kSgM;;dip?uJTAT$<p8K!E`fyf;^z{V%iYl6=B7
zIhGiooTUdQwUxX2{8}8a{2tRplT(X}O>X8desf^4<7&@kuNprr(O&4cTeNG1qvP&#
ztTBEPT6L}KK6p!<GCP!}l{fFTQ0oK-jYg$kNiHh)8A@;I3Y-?6{d5;!vFs}Tzg@4I
zXI_|l^Sps@miUoV94;mDJu?`E1#VWev^+XcaxA;cY&oC1{psT`<-G#x9Jr@9Z(qOS
zZTBm=zIBr)UC6GIn$+fIe%f@dUc&uMS+jSS6P|PGYGv;{V146=5@S_4&+!-g0%sU#
zh#6{mZjRZ0F05PEH9pz<;&qFlt-NW~x48-zTys?sSnU2qpvPmMT=J!5%3%}l=v+6Q
z>GR|3_4tpc_4k98wi`%Ar?2q$^5W9l`9#QPj)magUthUPE!Un~7rWb_>`jCO&%E|Z
zj#ekoiC;6!a-#&axz_}+%!sLaxpc?-eZLcoW<Ds|X^?(S=Ek3hAIrj4fBg6R{ox$5
z!%vGG6$BQnS;OOR|F?u;wHjzi%QP(;8<~FFZxU^MvRtdLa&5lJv;1=B?Y!M*9~<r}
zf8UorzgDcXv-85sk_)fD3UnV8=yVCtnmXZR3V3Bp>gj0>*Y4e7_F+i4x2G~<N5R7I
z=S!9^Pkw!Ett0oU41O;!uMdy=?UP<#TWeAG$70Uf4aS>-Rvua4*lYm0v`W&L%`3H_
zY4-nh*MeH_bA=~WpWJQ{wv}0o{du8giO>{TLyJP2V@v$p_wVpl6fp7s@L^_<GAP)8
z8|oIF>Ur?4;eik*>x-#keS&+h%&@Q!>kMq<Ur~5GvGmcI{-qWhHwpZlDavEKuuO4V
zILj^{AD3faOjP(j<;-2NKZb#8?EyjIf@4e}#%Ee?HF5}EaAo@v$S^n6p?Is`idCx)
zJv`h#aqisSO`A5EiN5l9(ifxWzT9u_gozUy=h;>}Y30uQI^%h<<=hR|uN+u)@j#-<
zp-eOLYF?LrLS8BY9!n><xH<|6GY4w#{_o{-MGn%iXgZg8^+3pG{;<EAH+)?SBC;QB
zk$zBQxO3_sbpbDh;8cfIUhOV71)V%uS{@lNG@MRsJRHP2dnJe1-NJ}3$C-qeDGNBN
z^fd$sF;3KB+|)5|f;(Tsl9^_)rpK~Qv_)1+h#l6n&<!oP#anPA%PCfD;&~P)%a%t4
z9ZLcyXjnU~dd28^<w3Fi^M#L!ZUlzc2rc_m6Jc_+U`9zngb$DD!Z2TzU?+`WrzHW7
zg7*cxTKodkN?B)R2F5y{F%6sYcCF)AP1`T7YBREPHb}lHh={&_C|2n~zr5zmD5l63
zmaYoPq^eaD3>3IlO}XH|NHlC#;jSwkO<clTO8I82;d|lR7cl*5mgi9>jZ~!-B1tN4
zo)-<{`sS^C7~tXjyZY+8EswT*WB62hJRod3ck@;@wcU(q?9RR#A5@$qMIIHjcrO-M
z@8R5~CHwNCxT9uR>lVHC!;Qhq{S?j3#amljFTDP0Al0j@b;U(Nz+q{S<H`^vD=R5k
z>oS*qIok;{ZrCvP<=(uvx7x7uRmdF6;$<h3larD@oK&CxU{?0J%(hcZ%PpCGtV&<C
zJfBz1XJ}|>Ai=X@_3Gvjt)tESb{)H{?*HGW6T9onof!-QVq$FVha0Wm?NAO_Dl8}{
z7|5+6!UY;#jj8|p^}@>%0S*=esoo6{Is%<8phdd2QqK>v%O6?dIXNI8pkc!X0~HmO
z11Uz1YLgE>EI5$2-Ffjv1vNFcc0SodpU>ONZ#chDmu1F|7(LK!o}l{-61JMjR@Gb$
z4NpAUCEC&3o7?v47JKu-hRN#wO8WZzsi~<3GkxU#Mw^%~4dPrH)VXDgNy(cVf-hgb
z6zFtOTzm4B!Q-B93S3{+K_NT&F2iKo9Si4OspDjIYVo`h;F&yO)vLyHuk1W{Udz1N
z6p*|@arcpqCN5*G?6n3_b2r?y-2RGxrVGbXpOzL6%}bA-zL+V*wp3@!{`U`<R`tCO
zDD`Qdm1Dcc%KD6{?)!Y!iRLXric20QwUkd#-qp@kSgR~JPldlUaz!bFsM&&3d=jw@
zM>#)i*V>xK#89NDAkJWzq!7pB((N28nqVRo7#G*KYL(WDuT>Fi!*0Cw5m<E1S8uwr
z(nL@IZQQuAqrbmBK;l-ZGpLbvwvkZ{M8olwJP95)oybir`Fp>LZHda=`}}E<<-2{q
z^Y(l=#O>kX!Qt5YFSCzf@`)23pfxBG1_=zSR;>~c6l{F;DocWgO=GH;&8HK}cI-2H
z<n84)r=PbopXRpM^7_{5V?C0Le{?!JIyzRU?tC^YyWo0k`N5YZhqAUR+1SYFP3MkU
zD^|7l-eZQzA3hYUiP<TXnwlE0`l>*uOU1jL&kMf12xMq*Q98IO^|XMjZ11U4UL`Ls
zFoF&jDSLlUcEb6^x-2v1lzw{RY4iO~@sDq}^Y7+Ky}r3w{n`2X{hGnc925jv7C0#(
zfvn6Z2R9|qkSQDoe&*okKi;jsucPwwGeu)#;dXv`x5`S(MT-_)*qrVkQ+QOAgP)(j
zbf)ek50yi6EQ<{aAGw5thdZyo?z}c^@rDfog@uI%5`Vb8CZ2ve!?IXy)#}xP^78!C
zPq%*fP+&3lO}eLxi_4X1wO_A>PdNQlLrcr4sK_YCOj@q$g(9fWQTyx5$E-Ei<LhO&
zZrwV;Lq&jtWykAvyY)Eqw%p7C<%5lBXQfU&EeZ(_PrkM$l9AgW)4S@+|MTxZ!`1@4
z05!^-7him^e14r%UY_2WG~-E=CK)6h;rR0Uy8abaA-HEjnGUkQ5fLa^pphjtzd0S9
z!s>0iri6iZK0CJa$p(amww^fQAtEC3;N|l9$BuLg8&-Zw*?;{1ar=Lav(K`v4C#9G
zC`qE%?a0xi8)sXCGPLyes;^mhs$Q@4@bo;`Z~w0YwD;=y#z&7IFT9#Han`IZ&<g0L
z50f^}@l%hh`<ZI<`HZoKo}SzGyt@MO^8H<1T=jOnX4-0MY}@Y?d9OIFfN-VKqA&-E
zS4^O!gupAFR=-?2U19P`0b$|hrQXvYO>~!QyqUvy;>OCAD<#bHWVS@<Udb{Q(~FUq
zP}m7dg-@gR*V&#)GnT9Sk+}bm_ph(7*%x2rVAyao$D-~}Mf34@cXx{mb+QDl6k%&-
ze0;qB`_EnQYyx6@VF$OpkOOq`sne$?&Yal^y676TI_$tPQ4SW+sUV;{A}QH<zwS4$
ztE(%c^n8%Rqs%tn?0I>4xw5_e{q=?Gc0QBpa8cr5VLFkrNv+?$?vKTxLx&O!Bn&`7
zz0Mb8B^*PV(MUnUuN${VB5bwkg5+~^EQQN<%j!+%Hk!$EdYUfxiyt6uSL{SYL=L<x
zIrOyXVA4jD%0KgLs}-i7epq0kAX22MisTEyiTf>HyMgo|u%e*2c)RChHOJLgmGt!Z
z{B6IA%<)TKaT?@;MPV<_%rt%;=k28;RPy%L){Bpei;5Op&0=II+im;eE3(OgTT9Vh
zzGwny>}bK|mkYvHZ%jQc_T<^Kwp}V9bF-HA$=PykjpAJx(DCV0kxtYWj-s7+-fm3V
zC;>VuXwl-uj0{FI*I0V1f>gtB*5o4#^%_9Ii@>+$Z%jU}q^ipL^y$-%&Q4Gn;uH(c
z30sr4Zr%Fh)#~*Isi#CTOr$hKxIhapjvhT~QSm{csJM9Iv}tXi!`_UHgxH!HRaI3d
zoPKIB`|LtJa16q%SaB7yKMTpPrrJAW`hLIPFMsvwRgj%sqS^^2QqHkrAT?WyKm(-5
z`eeI*{HS>H^r@nf5|hzPp2x@g+Z_}d0yIGT%Dz<DhG>ai$ugber>-OBy~0}^=0y;l
z^|b}lo6~m|KR=XU;Gi{i(V|66udlD?F9j7iE?3;n%&`=HzwfsmsCM45!@|YQ%}GPV
zNkin&(;|@F_iMk)?)&*ndPRs9N2`;Fh)Bz>9FQ$AyeQ0H1|!4$eQ{|iH|U7qMT?Y{
zELrm4AiF#d)V^amcXkL$o9DFzXt;QJaU~@sO_)2ExA|bfyBYO=U&mj_0u^pIHYU4s
ztVWGIY3SeqBITWR(hzwxH9W2{Y_+SC6VtvwpS&}+-U^uR3R03g<?>4xM@L33F0NO$
z*B3goOYpF%sHiO1w8@ACJR1fIY%t!ci;?is3=<EroOoJv<?2<(l_8H_tzLg@iRWYm
z0geYnI~f?58X5eS3wwHcYG`UUo_-3t*!AD<`~MF;Epk*5did}6d-vSj+zxwbP!MIU
zt@`$+bIB5wIX0C-T2r||Tif+OWehBRbYM#$+;jcF1<r}HXIo?R+RvsnLlzd?%xMeI
zXbI7B_4DJC;bTuRlJuKv#kw<wkD*{^%mfdWg?~&y=B^MG?sS=9UvJ07&Al*aC1?=q
z$@Ay!yL3P<g5gDB{b&`u%N3m#C&ejVswqa2F?!*9pNDE)-TB|&&(E!}(2#|R5tKr1
z-MUr${KngFX{%>~Y`Voa(W8am?gzsG`SqH@LP8rdE-n%X2S)%X5<vKh8KiLzQVzwl
zj&94n4eH?b_r>n1Fic8LW@K2pbm@-Aeb!BpQlLoLYQWXX#MH>ZpfLI5AG!Q9GYmmz
zeJTod2E@kpUbzyo=l8qa7IlAi+)oBI5kWd27(50KwFN|-aK5{%l$n8}_5b;MweIer
z&;QHU-_^`C&Qww4n7FTGf)Z2MltmE&r5lyMZ7OpSbUC;y!O_J*ghfYtUDu8;TOY03
zprhp>oY}PH!X@L(;JW%BQ{`vOOi`QpWSNcp^8&uln(xnNXSDA;SsUMNBiFAZ)@@bx
zMq~Ed@A|gtYHF*T+xbqNJUQ|DYuj&+ugBN({?u82U3>m{^}_~FzE&OnWyiq45Kz1&
z=Vs95Wxm0Qi4Qlnsm84jH#9W7wZDG9%F88_{VpA9<@WzkpIBD5t&Ly4&Pn&Mfl2Ny
zlSm!0qeqT-{Mswnb@<@~mA7|yhkJT@W?fj&c(3ZUu5RqEEmrrG7+@ek|H1(l7>9vD
zV9LwO%U3U0;E=aHx@>oB-uCE;6DL|#d|04z@@-l6ogIZ*dV13mB{oIqY`U4V>&2pO
zA3r_@hK5<Eo_}7sV@Jg9vbRAwIcs<h2l)B*B_$_6{rpqq@4bp88#V-pb-PZSI8jSW
z%j(*KClzM1eb3G^4K6F&7Na*k$80vAyxp2LYjl<_TlNa%GxPg3i^Jn8U0q#Wul@~V
zgt@Q5s+Ua-#$jM+STJSEloux^Di`gHDYBZYrJ*t5Xwt;HdDE|E*_JJSA#Xn2&BaB-
z%xs%ex@4Q;>Z@9w$Ma%X85kVyCQGy_DJfmqQ&}w8rs(PA<1^)GlI6B%{r~y@8NUDg
zbIRn&!K<bne>^c!qN}qru%u**j#&4k$&<IHpO>rsa?!o&|KIPSF)=Z`@44WvSy7*n
zzy#+paCqhAt;;dHy>XceU%PW#;)&N^wam=I+7eGZ|9tXg$*Jd`Pd@*wsjt7@DP7jG
z$fZ}>eA@BH7atyOKm5}S6!pz-?(7V1X5;1Z)?I&nHMjmA1D&l1(_7k*!XdRl-fqpK
z_`1N4>-V2}U37Bt)YP&iQHN(uQ1JHYd2@EQ_NG|tn?XTm`cyoNcE<dAyZ!!_^7nC1
zpFGj9w~v?WKmH~{y`!ruC?sS`P*Bj7HIc@qd3S!aEbnJd+xhF&>eX-8bPB77-Hrs=
z9xyp2Jw5ySx>&1{7ZZw#i$enf7EGEXv^iN;SXOrJix(M3j~-oF`1n}XwKX%9l$Fo+
zsd}C|dGg}5wb5Ivzvrc<rJZ_Ov~t0M18*Ws<9vL2Wcb>JgoUpza^>EddD+d-&@k;d
zEC{a{nHa$1-J<XO+pv54|F6B{Zx{G4Jbq=xbHB~XS0x2?qfZsS+u0>+<Z|xw`RR$P
z_vwe`-rVFmzxLbAYilAG>qc)o@%n4n?VArDlvrKeTV4M3<z;tfcD|6Bnmsosf;`0F
zFawl^cE8_u8I<PU@Bbh7``cS%>mUyuvF=;j^ViR_tzK3C|6kVib+KFLzWrMDb^iZ9
z?%ZNJ7pBM8tvoy1{PgqBp|^jQPCc3wczs=L>AlM5FT1qY1+0(Td!`STuU4?~$cMj#
z`{v2X6BjOq$A>=akt~w8$tas+b^h9hg;IA)r%T<bUcZJ{D&(YO-uCFz)Ag_Ke!p+^
z+uPg2PfDh3xc&Ck?d|LH_Iz~PntS`&8;cc*ZoN|LpU<CP_2%n=#=RjCGt!el`Fg>>
z6DJEZ@9z3~JZ^VPWLICGnW13TuAUyAz2EOuM{P)G+_ZV~**;;jwNYCyZM_}`N?QSC
zyZ3sXJ8}B-<=5-?uUi?sJnQ?ryP-vF|MqXoz5S|@UG74!`Mnh<PIzp73=T8~28JvR
zsTnYKL)F>vphb%(tH1tWeE!7j+1X`ts*Vduub#3odFqz~%tnVQoKJ7RU$<I3z9z8x
z`#av~v$KvF@O*uLKc3&_Lqkw-@Y%j*sU~oWZm7&iXi5+j7tcO7$Fl18+wGwtAt_~Z
zv@Y)`Ot$^;pxNsCo#Mk`mtTL)dUj@}ly%vfJ~>;dZM!)9qM~NSRXk*kExj6=<_-($
zD-KAB=xf-;XJ>C!pEcFGv*F+yjjwSb&(C?yHus+>YZbD}udZ(2yxMP(wZC32PxK1=
zeDuhX7Z2Ozuc=OtNh%Y$!f^HOfg@RlQzXRSEzgv;niN`||A3i+!QrQpvQAg;#@4ON
zZY!rg6>H!6Z2rXqEC+AwsoV_OP4@QY=HqWPt}e^Jzpv_1r@Dx^c=$@I-DPhtm0pis
z9=bZLRZ~(c>%s!ZS=Qz2f<QSGmikvX9{Mc`ssg}4+z_SoyP1E>|7p=r&Ym~7=28*O
zyRl&I-l~-!*F<)$e;^!F{_f67L1nj$_xJWD`h{=a8KY<W^U36>-DPW!^++nu?$u{p
zl(i*WZgt&qtE)R_y7MM~7L}i<Iy<n`yg{r|_LNS~<$Y%){%(l<^`<`3YD!>4>T^a0
zh66IoOMNcfTz+IlZPdg`vU*2dQ%)+Ci_T3u@w78E&2decZ0Du_+bX`^{BJZRJ|Oft
zqxvlS`h9UVA6=(TnKDCmY1G<?jZV?qaxQx7?_IJj_jcHdW1pU$F1=fNUDMdu_{_@y
z!PC=pgSY41HL3qs^Yzu$({C)mzGYx&kUI3?XN}!vXDFY6A!K<^=H-$H|9-2kzy3z!
zhjF)SubOYrrP}YUTXG*C>)rML-|wk&=f=7o%xbr*{q^GK^ZCy??|;3qBJlCoKc9p9
z_sUspn9jxhSt~~0=+LT%;>%XlKet(WOoqq(2-oLdYkrwp`^wj9>;8S$u`&`=_*!-r
z3ht^cm~`%kciSUnBcHR6zPV;yK6tF^^<|~MABvya1wVVTV@uxMU&-rZ*Xh{Je>lVZ
zUWIf1o{w!e4Sk*#SbVwUt^e{$us?6+{p$C7mxC5o-!rXS$t%OxZujej^4$7=KamnC
z19Bqux^_E1`@XNaXHDl4x9l&cw7qtHzqjC8-u->C+wa%yE-EToWfA%oG_0`q(<$w)
zjt&EBE+2t&Y-)$~vzDx`lAm}u?6VZJtd51Jetpu_RbOo?r5P9&m~FhRQ}y9h2ye#z
zaKUL#n;*|P@Z5Nd?&g*As@FU0e|LI)0I$>xg$a?H(=w0sNTwZMA*iIRY?^z^r1b4A
z(-mL;|GK{4q~t}w&b#ll{Mx#@Iyx>aa_u%rIKZ%ZF)WUJ(hRL(YzBwYld;=;e&_FO
zeWtqgz(GOfDZ5KDcfJPI^40Hls;@cgy=c**l<l_<hppeWHgdC@u$qs7HCxukHr_=h
z-!HQ5`gumybW>%g%2GG^3-{OGT(6#Q=^56YSSG{3z`(LFd3D6z{}EgCUhUX>%v67(
z%Ha<yeVgyjDlOlZxBH9A=En>8BKK4j-k3f8%ClulU0q$J43k>Ey}KLz?$%W8@K>)^
zuU|LmnQB|&g#-<suI}#Ar&GhTPEXTC#K?>@X=QM)G`tGfRKETjue{#;<H==Hj8u7~
z)uJCCt9xD~t{Zgm*;&z5vnyV&-K3`abFQ^j<)#`}SI6s{mM%MWYeD0kcD|FvUou)h
zO*#JjW5)driCJGC_ir-KepcRl{q@xyg^x>~oS4WpUszIdW!>LjFMEv71^oW@_UaN(
z;mEaNo<VhW`@X%qyIQ{Phog4bnhX8*{~{h1Gj(=!TyPbSU9w}x4&h_wIX41UeiqY<
zS&?^l*UL%XdMk5Wt{BJOKKA<N>)4`O-)6`zjcMES>UP!cD7#t9s^iawhvjVq*L(s8
zTGLgskGQs{m~)-!3(}h%xa4(pe)w#)wO?MmW`Fwe0*k2V_T=MzUgna%-rkoR7@4nZ
zPWRuMb2I4V$&-`n@}(wDow{^>{lCc7;p?w0pI^6X&6+g@N9-I|hpjDnHZy&iRQ>b0
z<xjp=X@?lAtGh3D@4p5b+}I%LotCz2-Tr@7qOApIwI)oNBEl<a<dQzObef;#Q<1G%
zSG^1k4JWDeA75-+{Vn71vEE;=R<GZZaFFTkt*zQie%;+wdig*j^WSrS|9n0lwWA=>
z<7?i&pJ_{%ESVw|zrSwpG~MX1XZPCWsyxi1Z{C-S3kg|r=8R8jTAG%!va@yBn+uK1
z>`teCq~E-GbJwR++F$Sg|M&gIdR=H_FZgFzV<%_G0p&8h+ILqxZpEIbrw@neKkZac
z;XE81wfWyie$m`J6>mxxPmc?_)Xe`Ywz}k!%F=!r$xo8gc35n+E^=v`KU=)ZEdSa!
zzqzOG<okLAJj&g!nfD^Vwe+2iveBm-bG9#VU|k)q{rm6tsejK|e-dl?o@Vm==kwK(
z4bsN<YQM+&&a>I+RQk4T_qv_Wq<H1+Vm^NS==e5rf8Aa+-&sp~kN>R;4RLX4VdIrr
z5}mixwfC>dnwhrM+m`vyk6US+l$7-4VY|GRsp;0B(tzDPQl@d|?d`wbc-_ccy>f$r
z{))YGqmI5@I=fgjl{2r_x9GyuRkzi}FCSrHU|7Jm>&F=p+mefMkx$I5y-t|P<ShIh
zZ!1$GJb8}H^lNLQ>)&iWJ$2~|gBWXvw@<!Sl^*6b&p16zSM=8WY15Wfzuz1Fd|vfB
z9Wn2nuVeM5+x_|Ay!YR)*IIh({-iHn<~uv<#)iaQUoLt7op*nCdH&A3Q-4?2zFxci
z)j8|;U#!dje!c#B@ArGFL;lXQt<Ji#B2dbvqF|@5?Y{?KtF~5rOzM>~_1gdElXpP%
zyIrsKd}o`TeIHX-x9`@LOyQvB38k;Et@NI*xAa*0`FU%j^Y?B&vsZ7rcVJ+k<NUAf
zvesoUKutXH_?m^FZ1nTzPsQsKmbA;)MF^|=t+@~fjd6#!;&-lAKsgKzQ99}W{%kPQ
zpSWboak<Hf+rxMH9sGWO{)Gc7<rfz<@cPIwvxU6ialgN>ZuWGKpgc?e244v?pI$ZJ
zNv4`7-|tbiit5`}`}D=_aLs<ZRkhpiF8iauZ$*G#{ilC_^PirXzkY}II*Y_V7Zy5K
zJ?=Hv3fWxw`B~MwozJf<^PN56Tj|S7uEy!-u5jz`S<r9)&*Dk3vXau3wbABZ-`);q
zX5$HPa&kIh>h!Q^=a)~X^}~O8o?js!G<ngNKfddtZtiiJ6qL-D^=hxLNsUvdP29YP
zj0_9`!C&6YSRg3=ZvE7=-YP4LU#*ua57xFd)V}*hV@0dopAUz*%=LHv`E>g01!sQE
zPdn5$J?-r5y!hea;j62|^?PM3gI>N|_<yIbr{~4U^tnqxMb?(fev=a=6t8m}y`8^*
zEw}!j0N>eWwuygMuitlRPvvK=7;{BM$H{8Gmp(i^>|Dn$*6rHN&VP+nJZ8c4_`1l)
z$9h+XI7_r2UZ_5=!m0djX?SaPNPF1YsFk6s!*)Gvlm7B*_4-#=!{e`Z>+f6f=FOW4
zuYBg&M4I0zXtpYQ6XEI!Yv-9p{?xq*<1l0y&-ZUX*3X~q>0MG1F>Csd$G^TsR~i}p
zIp<pXO69hvdTY$(!h4mBpc0(R;(EcK3e(EhYa7mb|2uPU&(2x8@#|U=4?CTUnC9GX
zuUENOy=U*&YtcnJV-&Byy0UU|+WC31MV}|x-*{WrD`y)e9#i0Wq1w;-t;yMWw$Y$+
zdQ0YIladz~wDRLVwV${DA7lUjPx00{t+!5RnSS{+cVbb5^KQ+R%PcL+=F3UnJMl(>
zfq~(NeP^Ly)u&lDk-c5_f5Z#Vxtz89Usas*=Hvy_H1+hZy}7yB`Cht2+q?b$>v|=P
z)s{R{J)V7i-P~n9GnLv83x1gwxY+IGWPiJhn^I4kq@9uY`s(WHQ?sXg?Ei0dc8=v{
z&<W4>dh^#Ooz?WWd@Azy!(skiACF0Ef0a{GQZmW9qM;kVFQ&7zQ*@oO=k_~A-M6-8
zhp&{ns;Q^v*Khl6hFR{dC7;jR+b`Lxs;Vj_|15hWG>0_YY6dsj!Q2IYr++>X7R|jS
za&6YMA3ru+vz`a)v~5cLr_Sqq?%!YMbuVQM4!qy-`-0-mu=U@pr&qjQ>s9%vbHaI}
zHDRXnOuf%FGCSXs_P97r_teiHkCWFM8yS5$sXo6Y=J}Oi|EphKUKRy4pKaO_Uv#R^
z3y6w}3V0p8C1asp>@E!@rA0x{!>&Z<?@c|mbA|1{vdUGnEWXc{Rn|F|y*apcSIE0#
zMhpxLEyslq3uo6(-gEzFN%a21UVaA8jb*czvvP~QcyV#D;@gc8I#pjTx|{0o^d?4c
z%UNlde2iu9zWn?99OIvJZ1=bS8}j?xTkCICN4rF$b{3_!W_^8i)jPiS>(r<%8G`F7
zK;1L9KAFgsQf9M#&)faZnIRN9|5&ed_Qyv@cfH^D+v(Q!go8}EH#aTq3W6opEF+|D
zl$CDwwKW^AZ#i<TZSS*>MPj;K7SB00Hg>KpOm^Lt|Gr$W{A1F|*Se;1S9fmqn`LLa
zq_{8r##>My=Gv1dT-SeWK4X60=G*6`-qTmDSfTMmYHifkppud;_jiIif4|@Du6ng{
z`IigM{F#@Qct-87t341UC@8q=@3-5|=Mvi1@B8H?DJhwD+=2J1f}K<I?swYtiMoj=
zR<rAUogvH2z_8%n>x*`dcl~}{eIt=5oO<%IbGZ6US>~-Cu2SpWTwPbzHe_2&+EVs5
z%6GPzFQ~#7_P1GB|L^nsQ)kce?x=fkpfT(6GT#%Ht7ad6d~wm^b**PtJ=nVE+S=&s
zi;G;nJUleY*WP}6?cd+uTN4kn$yyXR#Mxgz{%=FkQ!m@ESAs=PmFzjKx7%m={JN^8
zuS3jNUtM)_vij>j>vtSg{nuY#eRFg3Y6DSlN@QSIuxwEyCzQ>wV)Gq#ey#VL&mW4r
zE+sGjZPxMA(feZdJxbbNe2$S><uJ#tX`6f6)ORvUEnQ;we-F>>v+rZB?SB92dhxl7
z+xGu)-F@CZzVh_6pRwt_J|U-WY;=6C<NxpZ{L^#i>3K%&tEp_w`ty1I|0_#8CqMc8
zv#+<(M$UJ>UF`IjqE0pcd23p^#b3Q%zyBJzACSK<QdrH$BJuA>y&VsjjvhT4s^MMw
zslw*h8m@nG3-WfnU+>wqL1dP!@*1h5G8b5D4_$Wvd1K-3-$JW-4*ySId23bp<-1vz
zF4PD6JgB(6E%)-a+}lp~o)_&b`F^)N`}4E2>OJpoZg$^(w`_La?zd)VXBxZDul+W2
znqKTG@wf`d>G5@y2iVrMC1$+1uu!y$|7z~bOG`iftT}c1^y+}m(>ppiKo_2R=`El6
z?$6K9rYR=`jvhU#sjKU|d`?l<ER)PdH*Q44Rz97&blv<v-)`scdeo(@b;aZQe9*Mt
zQa{(6dwU|qx?RP(T|onmcXw_5_4W1g<MQ<}tHai6mH(fj8GL1P`uPRttKaYaekzBD
z85%<?X8);wt_kHZILJ=;elz{k&bx{0vpFwpIW%|Py7==p#!I5!HM4v7Ru&gc`TzC$
zesk@g!qJP}x?bIhY-P;z`)TaHzpn21URKsq-!ES|RCuqlXkPuk`?l@JdM`g*KHu)!
zu8QM)Piz0}oVDlYGNHUZ8?XFgE5EmLvHt!wlkV<rJ{2W4|M=oP{`OP9KkEK^T7Q4Y
zj&pk|KdX2uyY&Rb#m#f;kyyAj`#M|9|BLSOD@$Kr`}I2he^l1Fq>U@e-{1T7<+A^2
zo8servcG;j?)UCpzGTUZHJi_IeUuG3vnq6T$<@&C(9@ACY?YLCtoA--+?*WJseS%a
zR^`v{@r(=%3%IuAJPJ5{#5V0XhxO{fMYHvMt{4|{pXqCodIuW*`Ec*fotV3|-|x;c
z%bjIa@?ybM?eMHGFD{-sfByS!J7eQue)~Tgo}Hhszx;A!);|CFc8+s@pEbY#Blps+
zz18KW85b0`m<KZc{{H^@y4c-YDnF;~j9E9~yZxUJhhN>>TYcc?{kq@2=JzTVhpmZt
zSiWz;0tflpFB3t%)Y!6{sk1DLmw|eMDJKMEzZAb+x9FV3V;){fqa{whQHL~*je}>-
zoOx?!@$!AYUTNF@ezV!?@0ZJ<ZsXjdQ<`<(Z@ewr`}5iCSJ&3gwvqGSnf~Vf{`l9|
z*N0zU7kgM%9va~R%@+{^&{rbYt>3?H(k@2n88Q|N9?i8rT;%p{k!zjw43A042O1to
z&5&rD!zeZ5N&UZ_d+PEyJSEJ|y#IA*Yj)|AozK1ef7DnN{Qp}NSJ0T#D>b*G#--)a
z`kij>YCanF*#a@zVHwGb-9G))`Y!Um^7FHmOP09IHp{&Ps-xfiD!*5GJfB(E^VN-w
z$vb&{_Wl1?UHkv<_oc`DZNFa0%1-$7xZnQN<Bun@wuYUqTp`;wXYwKs?}~qCS7k=2
zy$hb)#=GUcfcbPL28NLBui1{Byr2k*X1leop8a;J09CkCZ~b={o;*8mm#1;snSjE=
z!kMr8<!o0i^`8Ffl=gZZ)9Wh&l~vW%U!Rz$oO-R|+<jAd&&$jGuV*fwD^~NvD`In6
z@BP>6Pdz<7FDm!j2o=;F?~{FXfB*h6_L~Xi2b)-L?I>IvwKZ#L>FaB)bC%njxBWgx
zOg~PiT+}3XT@R?&+hct0g7y17i%;wAKJ$K--(0JgZPIxc=2#Xtt@`<Ndi<L8S$|+_
z0WQJg<CSDLqFKeT$}3UyPKtu(wI3DxAHVzZWy9Qwy9*YIEC_7hT>pPTmP^?Sh3Ln}
z{=L?Z3duUt(G&7!f@0lu`P#3cKbdS|ug;#mdd<$_zvqs!XZ#5iWVQdhWNq~Jwx!qH
z<!ePkJ_~u?+MYk3Pxe#&<fu}cRtuRJz3JcH-cB#$xnl6V<kKwKg{LGwy?SIUbfyo~
zlGQKGpO#zJqV;%7>T37u|JPX>?Eic^tv_|$#M!e~YX&cya(mAce*1qvk`L^>RrEIL
z_O@KnEQzA$bIY~N%&xtUDJ<N$ZpWjp1+%Bi%uoIK>8WD+Pf+7~suZYEmACKbGq3CG
zxb&ubA8zBle5_ZRdEL(U`+hgA+io|5?F=;8HdwVHwSDqF{R|OVmL^`G##s>DV(l=w
zyG!HeTXWHWUnbw*Ib-wrX@a7mdA#ZS>;9?liF>LS7n60P@LuJ=*_$i&o{HVD;LPSC
zyMH&{SA=|jx5+#|F7C<#k^H->?mO*ys1n0uyYj}%lCa`QUAMPpProS`aCnQ4RaRMx
z*44eKXRBtJGB7yQUfAF`Mat#Z|34w&U*3u(m$6()sI06!b>hT|Z^iv`ynlY`1r+zs
zO8frquA=!mQyyo~(ue~;pU<m4cSTLATU`I!?SQg7I|_>|WYko&=AV9gDR=u_v4Ve7
zg8c%YpPSpfO0+KxHW=A(3)$a(pPoHGJ$rVv>ejzzKPNo#^XGqUxszM`m+W>IckO3A
z#;5MS=eTfS$%Fd;pJ$uya_8Uwn%g{Yiu&$1>KWqeqSf>3_TAt4BJb`gPbr!Fx_w25
z|76RoaWMa#l9mSYu=eXTwJY{#{kj6TY|Z-DyGHYp(5Zjr+zbp153lbIUZXPqrs1lP
z+s8~!IVUtqEePAXNovitY1!iLeKHq8{rp>(H>dlX=H9yUKE~0pahcy-slE)+X)|W5
zm>yrZ^U4oT^|?y~mEC4c(69iFVU*vm6)*U=s9TR~mEVf}^I_3^s~;(v{XRW=8XB4F
z-7wqfPCI}5*Ex5Nb~B%|WarT+UZ1%Abm2Km#jCw<Zd`m{@zCFXYUMPQpLg;^bML*`
zpEtojmAB1WT|H-OQ|iWuD=Pw(_ZPPx{!<+{^%Jwn49CA$Hm07fxm0XnxhAr!>w)(p
z1_p+!D@%oE-xORG(>3{g7{{5XMKg=?9v|yvK6iCmw)oDSJGC@5IWztDGn}nfec8-!
z7vSdRmYN*ub-0c9>oMv4AGuoAMNd3Tb8cK{2{~B#{cbt)xvwuTtFMsS8G0o~3hKRp
z;;Vnxi@`>n8>&u5M?|D<)&2Of?)Y7H{!_E&=sa&=+%&&t)0)oCPtTs7oI6kN`m3w^
z&3}BTYPMVcpj|#>Q~vxnzO$yxD&~_|(A;k)RgnKBbNNXj@#p1w=?|UuKMrJ+>YeiD
zrm#!Y%9QtUuHWB8?#f&4=lGW2%hB;i7At6!bn4x_@7CXgEzic*>^tBur=P!W&CjkM
z51RSEoHf7SvQ;f>UhVIu-Im(AN288<o=KOmGtHM-th;;Fx`m+jp5K&N0)Nu)-8z+d
zerm|~|MtCIntFO>PwzPJs+PUG6PZ2BLnP$Etn;9PwBX%o{rziv=4|lr^$m@So43qw
z?yADa$L1P{OG~fbn0)-zzTfYRHDhmvt&I{bSeJc$o#WLNC*H$aCJV|IBN~+s9cvh+
znwRv*tyL?2c4EWN|3W?0|LaoE%vjiydHKo7Gdlkj=KJsL7F&66ZuzuXU9WD1ZfoOx
zYFBdNeVBWL`USD~cUCUymHvC~=H*L&p5NQP{?D38cdEa)g>2tu@&C`~zkTB3;;)a(
z*MG4VfA>uJ;fA!cQcIUFpDoKAy2g8Yoa5T=?u{XZlV&Mu+8ufW8m{`<rM&4`tr(a2
z?m(69ql)Xd|M@N@FTZ}$q)AyGt+NijELr6{+w5vpT1?EGs;{5^M{Zc7CQ|Bnds{B^
zxwSDnH%U$YF@4r7Ezen2rK{ZfWHj3k7asZ}TYhJuX7I9%-{0P<_w2s=F6*?!iDkaC
zpA_vB5f%>4TIV@gZPV?ye}1z;(~`#0x|(oU!eVfch-5M`=zMcQG2ye2=O)v<HEsU3
zORq_row&HaJ|O+6Ufi4dLk6eTJmfK$zB?oEK$Y0?%kQU{pHTl=RaEq+kNwxzRlGq#
zK_&$c9QGIg|9QSXBqAarYmb_lKI1=~LwRLQuLMOCXUKvYP;nchU;lfqc=&_np=1Az
z1B+v7zh2#R`)~b;-)}abUuEh0HS5}%nfD9VUtb+x|99(|y_uPrSvNPOUa<dT`bopT
znT=P))4gBr>Y16w-e+&WEwlZ6#(3$m;^sYK;Ztqo`uXJT-jtt9+9;EK4wg?2d_<b+
z6;R5qsag8%wv>6;=G4<7<v*W3U3d2XqwWS?mpOlb{gmB)<d~M#fyw2?;(A~9AAdMO
z=imO4CtoiwIV>MvSa`r@>(#g0@2`9DB4dB?`@P@eOqVkrTE1hRjmpjqJKo)Q;AUV5
zm^`K8Rb4Xw{PO`DXa7%Ml;+{%b7e!~;Xmir#_x}lHqTr0%;l=Ok&)2@)7fv{<W%mx
zXY^e^W=Fv7?fLw_j^9k5FI#l%#^ZIJzOzhD<}2S>=-mEl%Vj_7#5HOr1{0U8S+l00
zn6G`Y)MRKZGGuWhdZY|38Zx|=JgY-}@6|<5e0yu^&U4`*OZG7MpDyK*cu@c6&F0h}
zm7mtBYkRND-~V;@@-^R|aBpk$bZq>8tFX}V?fOj64C=vV_TO`Vzg#|lOWogJS$-@n
z{(Y<8Nbh{rwfN>gX>CvhW<3$V`j<^D&-LW%rH!0fZNJ~|k2f?ltb2a1^7-5>zu>)0
zd-FX{ojkenm`bDN+;hqH_ji}CU*<PADyuh9VwOSTA<kserH!7EmP*RXs|`UtCXi<q
zY+HbwUoXj5x*WAGpJ(taYOB{ve)~0d#bcMm{{5AC{=z~ltIAC_l9G(CBa)J){8}z8
z^5<mimJ{!H*y{QU=H8kjRX(SD-u<tYr>C6^4|?=}!lrp%*({aJQ430++I-xm2AU3;
z>~E*J`f60xx#yojy=%24Oo!6nCvLwfxN6S%^o;9u({CCwFfhED>U^{Gf3#3>_uQxY
zOsgF4@2f36sXF}!BzTgJcD>>aIeX{bf%)08eD0=doI2n9d7IUJW-M5<W=+uRU*Fz>
zCTl<3cs=V<!_)IW`@=&*LV7(xeg)yJu6O@uDS}ua>@eeL{lA@MB`+5(*5A8iQLpsY
z)%Ep%tBy%p{kr6RDtepG&-mJ<bAEoFYM0cqZEN1zJxjfruXV}VL`=-RJ*_hC-6Yjd
zl{R(H=hV%bYVqsq=XiAoWf9L$(>}U{Dr>DeQ*->9tNZWuvCetBI6$kkS4`85{xvsx
zQ%a{<?yZosoedvuZQ1<J{M(7|Dl0bZ_+}cw#K5rP?6$XSfA@akdw#X&7{`kHlO|6#
zEqfEOzc_Av_<8&Pdur_BO_#5V(+huae(T4NAFs|(F<AcjNSnK)q~t7%!bSJD_S=5D
zv2p(MX@zswS*fb2vCTPs{`~r5Dj?r7FfcUSg3KU8xS|hAcTV~D;qa|{OS?bq|6}yP
z%0Fz{Hy+tli;Se=Ec&Ytt-3Ge-nSy*s@DGEzT)$?54Y-?h6c{Ho*wmFTQl(9rc}oB
zA9lrjVy!4zt9pV>ZQ2Qs{g3BGT|4k(lDFQ)3k#k9o|Cn!iI}YJuUEW3Q6f~3n`8A|
z_86@XEOnELVmFwtPP?;#je#Lx{-5&XbxU^ro%v$=U$f213+8oqbX@4x-zTwQ=Mm6|
zX?)$!rL%%V?fZ`}KHSd#d+z4jZ@qkd*FJMuYAM4PsiR)E`r8!E;4S6v?*(Q5{_=A1
z=5towlcvm_8>{>CRMOU{sgou>DnIx5<BJCeo3G9RRRkd42S|UIY64<_aD&z}U5yJ5
z)8_@=+EZEgJo%hWuzP&n&NEUwyTvr0oiX<AwLWJXz9~Xw{rB(JpU+kQnYrNMuV2}f
zr*{54ID5AC>iM(d|MdP$_VoA=zg^7K!1C#oV3VpZ8T*Uv=KG(w`P{Q<)235vlO^1G
zt1lHMB`r!yN;=cms3j&VEBob^to!6ED-+LFtSS!uk=T9}Qd6B<*yALt>k}3<<^M9K
z(t}-FS<~DdY||v#K!=c&e!ILUY*O9Nr{a76{d#?M&MBMSWpBA|q%3ytmy6m}l6he7
zdAr|hCQX{;)ocIj#o{c`#+Of$ZHl|^u3NNdQF1aXE31@!-JZ0wvqH1}o|vfo^{n}Q
z4O?4Vo#)|h%l+mu#U<a^o<HBq%WIXTASiSgKy#x=#l(uqJiG6{;ZQ#jyY0<)HRbxM
zSF2QRN||ca|3B2~HP>R}l^v#*k%6(hRutT|^8A1Oz>)qruHC0>7pGj;+ke(8$9LA0
z-QknoWM(qHZtE5l6x<e7e{GQ~_uem;yt_CGj)D4L@Av)Idr{Rk-_7XYIq9~*cmD!F
z^BRZS`T4Vbuh=Yh>%IQ!s&rG-@A<uArJw%$yRCgb+0{F2*8d|}3=9pwGT!EYe06_W
zo|(bP;^VK|=bz5c`q}>R@$u7HOE<>VPMSDzq5i%fi%z||UwS=O$|PgL{hfdQ)bvUk
zFS}+ojibbNna=BLYlF|vv;BMS>$|(V&#<X|et!PDb=~K)=Iv`6Jr(lzew_vy>)?~M
znqyG+@u>Lf<l}v&iyA%W+to6iTl;(e>j_U+;%E`An5^Ts{HCDagR>_msw+ERd-5cx
zcv~Cq>AUe?PU~yk+Z75bNoN($DZjUoP3>IW-#_op^Db)ieAvd@_3GN%D?9!^nSA<g
z^tD}wd}lY^lIKx23tQDR+af49`0K0H>$MaW55E8N>gsCK(pOhD%#WTc!`BY#3e|l2
znt1op^@SeZ`)&pv%1ck1^-b0)tBi+%p`j}C-t(QWt{<DAI3FZ+wXbc`H}<{%4zkOK
zl$4ZQWp(P^oP4}bD?6d+YH0Y&Y0-Hft)G9b0+mQ_@9o{~b#5Ks#*G^{MXmi*VdMBd
za&OgE(16<h;_I>HbC31Q>#x5qy{;qi@y80#czf-qlj`a{(rpXd<*HV=#We5w_v<zD
zxxe4{|L0xhmXnjS1Js@er?;%mOZ`7!178d)nAdFFXq0s;*pAtz^yci@(pSFCssDTW
z{f@=?@t#30udi+TUFnqb(BFP#%Jp?cuf<t2OdhRYd2+tw#ED%w_wUu;?Ug=#SDxo^
zUig;zYz9-OPMNYq(l~8J;9|GB=k>qen)k}t?sB{LL8$A;kBZI83)(cbzGXc<H~CCo
zpsL-EV+Pht3=9r?x7Pa4D@$X$&av6-<BvD9Hk(|2BeCKkld0R<H3ys7v!9%p$oM?I
z`mJg0=d<RaMP;R)9v%VBY`jjlHkZ7-)NnmJYD>mK$7Z%x<*2EkO=$c6e!Cs?_<CIR
z+8ndu`TjRIr~A*X`}LCX`E;E~p^&*tmMkf7g*BwE2q7(fD4l$CQAgO?Gk%3VTOFAr
zneQBV<mb=7%I)2wqjkq+pU+V~oHluJy#4>*V!B+b>JH8_tvjxKd&|VFbENqeRezZv
zC>dFG=y~wLetWjkx=N*}Z6Q&c(-K#HZGZA4W$(9J*;YSO{+nNywJP!Wey6y<sHo^r
z)jG*ptv|2xl^&kb-?!?9bZS}82CwqDOP;RogA91b&E9rGdH(u5)2Y#aqmAEMha{Bo
zTq*GM^enQFNnBg`^Xc^LH#asK@%*n}ZujE>^Vylk>TA+xEzG>U?APh|e?ph$efd(d
zHe#dFgFo8q_XvHv-(OJm<)XWHud9p8i&@$04A)M~OG#Ohc4mfPLEYb9UvF(lbPm`G
zn$KJp0ZuFo3=L68mD+-HU9YaJ^m?VnBdykbS@P1n8wZ=0GMLX2$-gZY(%Upu`>AEn
zuVppfIcpYGf1C1o&*wkyxVJTSzP_FR)UIa7mzG40cU{`2?nsy4O#PSr@B99u_xI(m
z{CwK^=0>1y^fn%EUC*pLJ2s}Boh7;<EiG*sX!p)r{@^;}n>l8nUi2G@6^%xly0;d@
z3U5ws>Gc=${Wtw8c>3z=J%0Q2%(snVX~#KcJFO4a-&=p>jl>GosMd`O-%SmVTX}J@
z`{|^Q|KINOo~CmVRQ+xHeCEogRPWMN2e$6Xyu55`Wbv~zGdJDLnc5ka8n!NGrN7<J
zC0BmjEx#|jA<;K<)6JY&hRJQaN?(f=oV~I#xOv_6jmgIgj=+<V5^^#M`x2Snx_8;<
zKcBCryo=fT<5%|0+2;IN{iceJn*H{21$N~hA1!$G!$$6@UhJ##a~JpTmw7%fI_u8f
z`u$w{{@d;NmAAdf{@;!FG0oQRrzC#8FLFRgdi9Uj>%Uu1H?FS>NM~1m_Ga_d#qRwZ
zu4G+Y)S7m7*3vCoO!j}StgPJi{a*Fg*X#GUJ+;|f`sPMpU|=9<KE?F!<K|oQ@85VM
zk@)fIwrNpY?Jk4EZNir;(KAndKQdcZnTO}>uT2a4QbcFVvTSwv{_gJKp!6Rf9#%b>
z=+0!e3AEGT%avgNldr#mjQ;xKqH}uagQ$D^|9#c}`{Qvx<MZ|Ver47Ec-RiA+I;qC
zeZG<0fAVeFe1o*jH&^X#^t`;xcWcf~BVKtsn+LPjMsI($cKbc9UC%6^&k^p+fTy(<
zq@j*;MSKzh*Q&O)@m@_iCv(z3<m%elQTaC(JejDR+S$pu<M_O3%a(ah(^%B{U){gD
zPbTnRm#Aa<2~e}S;*&G~$ysw^s{TGYI_bQ4$=@~G?|-wFySjDtB)7gV*4JOOil=z{
z>YBdO)(JUh|6lUU&8LNY5)0DK&RQ9`*lp^n%L|>^&(1RS=9M=4V*S2oXUYBA@0q8k
z=^j7Eb2uO-Cgy;A+3vkTGgn1{7g;t)oq7E6W#jd(tiNZMR)3!LV&=}5X~!8D7!LeD
zc}DZvk4nGF8o@O8l~eNTa+mV&x5y~txuP`nFHfFCn_SHY$Gg?<_cC5z6SFfY`B=}y
z<Bu)Po)uUy#ceOJnmhGW$kn9e<f{vv+2@wutK1af^!r-c`s=Gf(-$rA-S)e`T=L#p
z`Z~<^(+TA)xdn<F4?nz6`~B{6zqwYeC3UHwB`UM5%k#F*``O;o!V+6_Qnl*yS#yw%
zudlD`KZsg?eYN$w9nPw%s*YF7tmeMDySseHB3PQv;+%~#^qO*eTi2^=zOC8U!}iTc
zTyb)a<tEwdHisV-Xng(oeCnqkk5B#k;4Hc(a`B|QyPuvtKmG5M$xki5#~h8XUaNEQ
zBI9Yfs!yIjoBkZD_dNCc`~IieT9X7ND-Z2Z)jRk8mjkaqQ{mdErFUAnMXf6eR_?s=
zeBR`>iO#7$b5~8eUl;5$+ssSOHj49l{QK=;$G*JOy189{$!F%ySGPhZzP;@|>74!l
zKNIGCtJ;%ycUR`8Cnt+6WEiifq@}(3_xpW#GaIjnyu5z<Va3%~qtfmgCLeoo+23B*
zv<|d(#G%2>Dm7KYreeddFE4|$Z1na0LCXMUM*fksC`dR_9k5@<CTfNI{jTfW=2ar8
zCylNBPVkAET(Vui>&Zv9`x`)gz0mjdvp1PkRtno%Wc2G4&6ZV9k>=leVTXC<r1lG6
zUR-qMl{UMw(7D~|UiQX_FE1ANzxs4qU%xok$EW9B<#Sonj0+BY?amYHclmuufBEv|
zt{;!Oy?fnVT{EAZnaTLwH2a#)gFAP27C-%b*`)m4ot?iPb?cux^Ev(R@9)#krd<Y&
zBJQjG{pz&-exA(#t3p?Q`EuDm`_GS$jMr7v)Upn>aLzJFY}%H0cNJ(6%7=%CKmDx9
zy0v9x)weg9QH!Um&#wsr)s;!7GA6}D>PBz7GRrhu#j~)m(96p!sF{to>7ISw9gEt(
zU#~l^-~Z>+X;D#8(IP)+mUVdR#w-kFGXyMGy;HIH(%}mSRPtT~ShDkevQF>p4SjUh
zT>Im*+0LsXcjV1Aim$g_Vta3o&C~jysRwk_*PJ~c9@k;s<8kSrVe*qbADkq&+1F~G
zG??<`L9<uYhl54g6`MAd{CHo_|MQK5P#eGfx6j@B`y%r9|J`<fcFL(sd#lTRXBsWN
zGg}=rJE-P6D@5b@eABEe9&i7z|LCPLY4YT$bLPZk*;rd!KZ%OnRl@nBB=JGT>+Px8
zSE386%4UT6MZc)Oc4m{hx$k$sv*Bre8*c_OFfcqge(1l<r0cVnvFrIvzpG(l?RVkY
zo7|Ow#(XCqFZ7giO5PYz@~~Ar>)oB5itlC3^XBO7da<bJdg<F+TbWLJZH~|p-Ib^4
z`S#Y<&(?BY!9Dge_hX(eo1MqCv$0df_V1U=S$B7BUB`bR<9kK!tu2AG&2pXW7O#49
zd%OSoJ)gSV`sHF%(_LI$SGxDhiQcl#yrcq}+ERSG^I@B`R*4uiycd*ho*@fmGcYXB
zQoUEyoujEab=_p^`h9&qb0pea_G{nV?!TW`Qfa>R7xjSWdT}yWcI~PEAHDC;g?v8k
zTYDne-|f<VQd|F_(&kqAVct(NwownIj&D{|)%-Xux^HjZ#YL^>?0&zQ@cPTEtE=Pe
zewO|yJR9HeY0d3fi)X9f-lF|GW%J@Gr`5avZQi`K&Hu!rN=^m_2j1;JZXd3CaMndu
zcg>&YpI1Hm=K4Z@b#&&FEzKtSj;*o9XHC0$dUz`D&rF{e$(ot9O)qxWiz&f=mfwDz
z(q6wNKsjvwdC-bg&^#4K@~-=T-`D@Ye9OSZL+><bDbnJ^UDL$$SXo(jJ)c)?QuO4+
zgm0zq@5Mf!SDh!i6jpd$NkOiVXQ`^WdGgzaytK0GcV~C+zxL1i{S<Tk^+8*^%<`_R
ztNR=B>2|*8t@*n%CO*;rueK^ddhU<OKcCIEGD>uMAzf=HyW{seuepEIPx9OAbYHGK
zbYt!Ids^MC`lVBsJGb+RW_@e=_4dI<C*JuJ7FyolI_b1<ewoaEzFkr;H-4Y};^R#A
zCm)M~H5nKjayJyZ_pPhi7T|5ZHLO$r)*FjDiCfbyhHUrsz92n+$!uA+tuaACll1og
zDcYQTg{%DU%FcCn^RCY@Ox6lH{rKaH{QBRs^LD*dOHEG?x0-$Z_0=9p<C1fh&q2NK
zsq4b0ty!b<_wW1q^_PsDHfCH@0@c!&m;3Wqz6X_ehYeOKfQG9<DQ3a4$GfdyD?l9P
zPXBU%xhv<soz7OH`xVZ&txJQh-P!qR=Uv6OUq!`Uy*RC(oxVO!>)x)dha|ney$e0q
zZ$GVe+VRDERK2xo+Eip^jNRDZ?R3BQ=g)#`yZPm>&D;MkbY}jZz?H@Q;vc8)*LeBw
zw|DRM{QGgvZ9JT}ElVdJO}coP-~J4*@`?>RyDytQ(OiEo{<2p)x6~|Ice}`~#;;TM
zZdud1uEr|-{@*EyWuO6;mK8_dUOiII|Ke0<;IHrJ*G_%yXJS3+&OVM@n=4NJe-?M<
z)jnKN_Ky3Vu|dE*>-T$tPo6xPc6`M}Ha?jZ^K7f9N$vmnZ1&aN<?p$!*S=o6{mQo7
zXy3V3p+6ntu3ODJ|NL?jEBBSX)#ZQR=GO-Y1_rinZb`beB@;A(y>-sh^Y`{vgC><r
z-`)zH9#^$;Th2|PqF!(Py&=tPysMf@KtT!~06LI{v}|`(nv2VdkJ9-W*LOZ|yHj#x
z{-pbLm-o%izjknA@>GMI8FR#A7R<P}H`T>$THKqjs|xN~J=Kd`)N?&<vbC*^f8n_q
zMy?yh<7Eo=ReaCe$uGa|kLBg%+T{<ORPWaB2hA#PJJ#zxe`|94rhAp{lEKSQO%~kO
z#?*FpnOgq7m;bMaUb6juXL0E2u$KoKnH{g*-k98O_y5o54NtA(sv7QJ*NxuR^3`Yh
zY0)pYve)f&n`>Rpcl+jw`CVOmtKL2?+52tdm4&IwUtd2Ad7h@4CGk3Fj;(jt;w7if
z>3wt4-fa<AZJhk&ahdb~xVcN4-7}+@7#IS?Q&PlV@7!MhU+4OA?^)+w2`w$_?Vj@J
z%;d|{l)E3U+_ah7#xGU$Xy*5c8Efx7y1IO|@s#IQA*s(7{wuPOkuuGiB3JoD@Mq1w
z1>b7^e!bq+*~wWAO3?cs%k`_jx$gDt%}wDeyV!W8GLCcz);-q|>yE4cTl)3g-Dp-;
zR?$<1FD@wFEx%tYWu7-@-Hu0Gu{9r$T0QPDo-$?1lk(ca!i}KaIOpwt`+#mY@HlH-
z_U6Vye)~Tc-p{%Ins=99VBo}e`~TO)mftO{dtU$JVS7<_&7Y6QH{E{wblvGwr!GxY
zcAqkF;=<bB-(I%M*In3_d%Nk}EB~ONNy~g@2Can6IW*il`+@a$C~RPdp&{zsha;U<
zCRHU<ubAbS-HhHc!B*E-Y<cj$NkTg>Uk=?=z1?Q!%+R8=t;RgATQU@@yTvvgJAQid
z%$1Mc-VPOd(yO^J>&Km9ugWhMjjre1*x(3SfbZqCYF(#O?v;(n?q_G2YOjzE3)qgn
z#CH9ubH&GQh)5>~?=iNizgA=SGNWu_QLLP(X!u><)eH;_D{cxUDL?7icuG=sUiy}u
zwsxsc#k7sLyU6)ptv#LM*XRBE+FJW>x1OE~Dk&+MI=B56=#a-Nzu)iAFYA#ynzS+F
z)D%rnb8+VDv~zP-f{w#jlWv}I!GTxWEX2#JD=8@{BqCzP-{0RsTeV{1SFs#604=3^
zG09uc&>FU7?SRX}pReSgnTNqacfzL=%33$~#m?NqAXv%3puphi;uw;@Px9L>yY10O
zZ*N<<W0Jqt+KV-IqVMmld^Fd3^`8|juh)m4S`qkk-RnC$Hy`VlUw>S_-e!sVt!t^i
zvrH~}>+f~>EELjhGd;ReZ#$oirU}^YR}<FUNlJY>Yc3N<zo4?)iwg^#e|<Wwf3`0u
zxktiq(Vb_ilS*#qZqK~EEw}39QSrlNWo~Y5Mn*<kQcq9YaJA*jA#VK(dth6u6i^l@
z^d`Poay>5iPiXkexh$z2zhB2+t@xI6(x54-{@>5%uP3_8O+0#N`aUVstR>;`wV|Lw
z3c6Qll8#vSysB54;C(0>%Zz!PL8Aog_WgRb;JeQpi@@?bh3=xuoKkH+9uWp@CjbxU
zgTv00;r>xjGZf5uC3-k5_?G>@g-fd6n_6@I$td`K7qmXF?X1|Pef$4?U0?NVX1a)=
zV4&;CtbP0cJk_6NTfJ?TS#DOD2v~o?oE0lHeCOFjipLZ*-VF3f-hA`RjpY89$E5Rl
zGUq2sRK4AL-K6YIgruX{Zr86HZsyD~O6@w<FP{(9532tik(z}6BXqL9oYKzv^zHU0
zi@9mb8&$kZwn**&x67~UYp7&cc54=oj7324vokBF^V;a`dZ7eb#L6pe28k&Kh7X7H
zw!fa4KJVfT!{k@7%-6152>}hvN*Seiv}W6Uy%G%CPbOuOA#f~Z#fmFeLUdzyg@6JM
z+=>JH$drTE2h3mqjWtaz`1>_$Z{_Ak?R=)zUVFu=KOW86TDVv!fA`u;TW@X4UH$!D
zwg2|}b=7-!NNSjxh6=0sT$t={xAMh{4CvOghN76dpHF9*=g+J9`YN?-idOp8sM4=j
z!(Y$;|7W?M<<lu%*QISLHkjqySde(Q?W94Efr`rt9kK2<Ug>4L(q=2_|Nl!n4y${w
z7_^;#{&}V>tlh$JAg40EW})(V+vR`O?=!OY+WYXu?eLTRwrc77>q3L-&(E`+WnI2*
znogwB_S><l=`&PKO+!J8L{g{6E(33mTfio1nzd(Mech{#*O}SB1tliN-FU?>W#W;0
zd)w6W&nMr0JMC)L)I^D;b$Q!wr%JS4TNk@pR69)OcKxrH%U4%_f4Avoj+ejxb<ha_
zUvAn~eYvpn`MlMWCJ9;2^#ip+6RYDv<%cb3+vM74bI^W9zIJEbs4Ww2zrEJT%syrQ
z{PnKgVwrDmZ8drvtz29b6SY0>@5bwT;bLdi1Sgz-4&LTyS^O;Ha2s#haZc^kS66ZC
z?Qk%^TQYf;d48N~`kJV%UiJTf-`|>YQYiS}zU$^;t3#dJ`L4dWxcKVM;&f;<fOh~Q
z_fWH#()ZUDeS5w95U=!<zwdUR`uRjyH2-#5*%~YLMWxwCc_kP9NIWbOdeq!{PR*y2
zRewGn|GItuUtiEJ$LI6w*ZIyiJNf!+*vp-vs%B<kd#k@+Tj1DS^6TaD(`k>rYgg3O
z{{9x)Ev5^aeU_D7yJ(RTY}8*Va&6en9J8rYrf3)$1sNI|s+$;OURu(5&icL0)G1R=
z81zh#ngKdc#LLq&u&!=jQgZU@2X{f!j%vkLbE|$lYzM7wfBN+4$;Tg8?AQ@;^XAP>
z5jt6ymUQwQwzy`H|Mu2a&_2VP8yg#V4qv#LK7Z}z^LEjoeQlSPdV_a^R)2qIY8}-Y
zu{Nyq#RbQ|zrJ1uEpUJG<cXH;djI)$Q9BA2Zp**FuKv$sc~EvS%emoTJlSAV)Y@0~
z_U;DPmep^!dU<;rTMI#R%7V7XyQN@>l%Y@f>dwuJ)citT9qH7%x!HZ)|9{~}qqnb0
z`JPv~dGphg=cZ+4GWTSqZag6+ukRf*2ejpPk+1a8FYk1JpHvU8p0Z?#3aDz`^={Ye
zDbuGf|N8nm=yD;@KJrbQHa#iY84?r}^mgYdAz|UgGiFGDR-rwa>>qY}Tkh3uxzUk2
zVw)E)oOk-{S<sS+7`^GB(sR)wCC~l$E5t=bOW&MdasK(_t65VIKeR~ve`%?=Y0eFU
z)RYtrH8r=j(c7<mdwct|?e(<HFF|HjRqa|6wmNKmoa{eyb_Rw9DQ!JHzv5?SCf<H~
z?cUz%(2x+7-FMgh_)(#%s(SME*HufFxUjOaYU$~Pfnp9cx5Ue`Hg<Pe*7bFBK@$~U
zzLezN+Tyvp{Qb3q&FoX>&)466JGbme(4s|)o|ITkoi=URv$L~T7e7C@)Q&l<9kkZ?
z&W=J*BL%b*?dt0A?9<b9Z*9$<UQ|@nSDWYhbJ3zjBJ%R<r|CwoirroI>hA9CLPA1k
z`dFdyvceU4;=keVlgXm_PKS9zWS3uFdD-7ScKQ6eT{i<8qRzf7$vQjBwCd;6>8gM4
zZ8(y&@x=4bve|KuzE*_>1QZ<F_vcSdYI^$Vq>U%umaVS;|Ig9X!1DQ=;wiIdYrp(1
zy=t0Hq|iTeR)z!rli%-Kyjbh{_Wt<bNuKJg9vVWk6q-CHE@D#B&^WHF(b3hVp`j6x
zAtu7&$g1NJtSQFl{y}3AJ4?tEB{7Fx4NWB+o*wUOpZ$Hj=Slh*pBbKNGpD>y*S+rb
z?eCOqCbqQ6&+jp4sV=^_BK7n%QL_a+92@~DDNFj~?br26n`hnMSL@~L3o78QF7uTx
zeRn4^F)`80*Y|5l$$}6iB_$C-!G|v;LWAa7m4a&Qm)maVeJ+7iWT5gv1!*Ax14B$u
zK)`~Q78X@CwOuyfyY=^7xLbaI?T;T7rEhLrTxnT;w{-faPoGi@BvMSIN<Tbsoc<lO
zQ~xTcwtM>Ysiv)M?81c$KYjXiX+z>+5mC|5lsgv}yKl|BtmYY1QL&?`x!G1w92!jw
z3@bMF%;SUe7#LPqZp*!`W^ZpFxi;+T>Tv(kS64I(_gu^fDJa-bR9yV@@ng__vygxw
z1_p+TsL#*NUR@h)zI55LQ`fJDZ_T>8>Gqx{?~{^~OF{efyx_Gxg9Fksa|VV5OrX`$
zc6M=Yivw4#TnSoU+xa+u*UM#x`k9%SzFc&dpIYq1z`zh92Aaea5)xAJ+?sv;+GT(H
zwP()w@GpngLJSG~h)R=zfk70sD3yzYBOonpSsRaJ(4!l#*X{Ou`SPWaRPU*?XG3#x
za#)wLFfcTzm%h5<$tz_NP*%3BskwP;?rk$!>#{SKVH-9W7#J)Z5X}Py28Y(D{dIfK
zq;1YIo6W=4?BwM1rq5WaH|zGcwV<Nm{rmNxk@%*`ObiSMf)5=&JayVMHBT-+zH56b
zKij}3oEaD#JkOwpcNJ){0-vnaiTn5CpP!!}9uqTX)22;d?p41Rl`|<#d4F&3r;i^4
z)6$k*x^$`J{oe1d=9b^nG+PH+zAFFw*Duh1%y)H?psH@ku9BBZptBpSDnBjx^yw3-
zwMhAqfuX=ND{EDc+u}`|Hcgp2b!pVrtdsZe$2&SYg7y-Xyt`w0cDA{HJHLF{j$<>8
z(?z7DR;^j1Q~K`C%{=DGjm+#?y1Kq<lRYn9ya?KjaDF-~14Dz?k+jX4+S=Zerp%rl
zz2@E9w`)N|wl{Cy1RXYUHf{3Blu1{!rcR$e{oEYO#dmj?hnM8Qlih-2D9Pi1rrKmr
zM@L644vq;269V>DeVsCQu5S0yMSuR(fD(?TrY9pKW7X5C;U+~-JYshg9DElgU-x6-
zGM|}?wrnx^`RmszzqwXj-QC)2q<PptRn5kY8&`#{p0+Ljeq5kFXdG~=!)&wMDHA3r
zbRS&=nk`vvo_8mL-}cLdpr9a7&N7=lb?#hUd3pJnXVY9=U6B@EGps<~D$l@Rk$P)O
zX4(4RKYy<DpKtf-`uh1&=6P!tyZ39En}>sDab_4MmwbD3GpU$Q&PK!D-rh6F(Xlaa
z-_NwQ5gQk6xVJ9Wdg;=oo|E?M-TU=@{r}xEaiDIQmbSjWzGqNg-nw&ht;5&knMkD?
zNIZG^RJHk_!s3e>_4V~fj~_pM{d#z0WTdDpDEc9Rx#A*PcD`j~Z2a}<^!Qg7-Q}+y
zm#<&r)++^yrkOKmR((7w{`TC)sI{PST}P}tC^-1)&f@1vUqP#icJAD1G}GtQ`SamH
zK|!v2KxI{k(C=?=LGgGtZSuhcjWGMFFDpP@8PI+SP(B5*=ggUN=$JahEg(`$3?+Z&
zZO*xAbTh}yGpMR+*Q@L6-xs{umU~-7L}baIKQ*y+Kc9a3{#}2~)%Ef5GiT2H^!fAU
z=kx31-t7b}WZpT)wmR(Iy?c{X?Ctj_m9D<Js+pbt)%W}L*Do%1FMV^vP*q)B{9i1{
zp&*MH7#xnGCaSeuTwGkUC#IyPTFQL?eBNHXZqD4f;6yqJv|;z>&z~pLHftIf1W23Z
zXxu*l%26ff=Gj6b;&2;px5;k!bTmW2Pn5%89)ww1T7nX~iX;zP`(q;`BT(AX*VkXV
zWXX!~^>LGyEc2bMWojB47Z+z$`f7@ik&%{)IRgWORzJ76o`{)lXLtAI8yk~tQA!Hb
zEUUfw=9)KeawL1*B6X$-9e;O!e|%kCotB11Kt{%jGijTnw&kombH<02ojv>Sudkw0
zK%M=mCqb3{?Ah9$pr*3v^_azBYojVHV8d$+3=Hn5mdt*5xLsR8!C_L!azEL%vAee&
z`KTSfPA8{m(yUpl=Gj)Sirk!b>h$T!CsQtM%e{Td))?f6`E%yT%(X7}TexuHq$Qvo
zR3DE?XI)t_v3)YUWyY|f9WiCbz|dgy`RmuKkB)YiKA&6u>c_{&T)ezj4>q%JO*uJ9
z=sBo5NiaB(Vx+0B@88VMKW+Q=?R)m_E&cbWa_O>VVHdPPJ*3pnZ#JJlm9+81@#F5D
zot;+o|Mq}(cY`+3)Ya7;Jyu;=S*f53NeUp+)2P}CL__g{tQm&MZJ@@@lP4*vYHF(z
z54U~#{{8yZ@c6ab>vlM4YHD`%^@UYb?6`F4l1b&Kl;zj%Zb)pd`ub|=k|ipxZf;uI
z+TL|_b-&*2et+txD5#Ze1R8)j(kX0O{w_w6hi&PSB^q{iaiCVN?)E#2_Uy5_nPaA^
zqOzj!@v%)ebGrKaz9AQZZm6kMQ`WjHWVTsuiiuR})~Kg%->#i9MdW6V*<8zFH?eM4
zK|w*Qf(H$tL5-#+rsdaSx983M_5J<&BS&23Lh{L~*xlRq{dm+}RObpx%5VJUSS+l5
zw-a<C3usZolxfqJU0&{gI%_Ma=1$ujdGFpm&<Q?CNsA60IwT?>pwNBv(aRUm&|+Y4
z=ygJ_4jY1f)F$Vc&EB+mGstaw_SpRV@#92}+3K*hQC+>gS3f*FEGjMi`qHkA8#kUh
zfBt&v^jNj#g9@Nz7#<fFSGk7=RJ|KYN=jC}SlE7LcX>W|Zt%*AiEF}EuL)bt#l`jH
z?OWZ&7groO;E<Y@mi717*Qh-e8<!^|@}MafO4;I9`F88|DbuH`Hy>Q^=TFVmRiWPM
zeseC&G)@OC16#J0oloY)vMHdjSO?p)!o|sX5tJ!<dU$4@O^ehKdwXYRu%@Qwygm-N
z$FD>njnHd2#>LG8h2-Vs{@SXlu9=ycpxs3!YrM|qm}wgr1Z>T^8kCZ<WR_X3mcG8e
z|8Xr5X=zZaTGP@p^5)H(r%s;ySh7TkiHYgS<Hw6{ZOzs;G79?l@87&W7LQ40`S;$u
z1X<iLY0{)Eg^%6*k29R|b#!b5wY7zX7oRzE#;a2Q)bZo)b#-;1{FQZm-P@NItvP11
zL3Qe6b$=~g-L+@Vnq>>c$H%j>vaZa$ye#X+hK0-FXVI)uKx%3JIeTudHK=aL`uyzd
zt<CBEpf-c-%2S^|eF|#llP!7NYYsZl=hda9-mUNCg@qS`TDsTQ#opRozTU{#Si9u^
zCeT?~pq=-z)o-`Hy12M~&)&VZvXEBaj?S}bmm8Vcx8&Y7`}^zldaJ508B=%3iwX!V
zSiOE<)Lg65p!fIohOUp>%XRnvg@w*hd#kpZ<=<N~*Sb7x=Wn~Ife8r<*6n_0b+_Vi
zuarf>f?1~7&t7^!qoqOXK*HvmIrI471<ZrY$jHcF51RS66g+hL`|-H^yuRSKphFmv
zkM)2C@pa<k?-$)XoVNMp^ZE7H_W%Ez|MuSA=&;pWW4^7-U}R+cb=>~n!r$-r??1%P
zvhY*&x0@?x*;YF~d|vyjB(SV(7rQXXCR6vUtYzQcS_k~7OiL@;x%av2*9kLcuDrTB
z{PpMa_SbK2PPdgkuG{0b_}2FP^}pZk_P@KkeEPuzjp?<YK7HC!^wbN~tg8O@MsvFD
z2Ya?=$LsO+d*{{t%H)+WaBy3E@iOF~B?bnDsUnD^?a-UH`R10Kn?}B~Ogs$@4d?X*
zKX!3(d2uy7{%SM7-HU6?y8Hirn++OembI(7k((W6mbN*v{9fg9w_d5G3l=E&A9qxR
z40RnS&PZTNk6as8`|V~rC_4oO1=+|hzq2LhW{|L&59mydySv_j7LO$!Vwr1IdTQ<K
zN0*|u=dImY{CrjT`nY+0Owb5e(SlTOWUbkpeja@I5x@PP2QM{D<ND=nx77SB0&R>-
zjZ!x^4=;Xx?rQq{TD8?zUo9({8l91`0<`7x-QC^QR$N+*U3m#YGB0%N<0muyJ(Cx0
zY-s8)8Ts?niBsjbXMr+oR2F;mllR$^)*pQ`?JL)sFx92cG<A*REq6Zs9ygIqt>D<p
z%gaqGKRwC1Tk>^14_h-EkHmtHkB^@|etfx4_R*t9Gk<(|2s$3)&J@0-rX?=|&d#@w
zZ)|Kt@{S9#cb0$>`iTjOULGDFN<{wDCnhF>_A6dp?ms{1Y=39x#UCFZmp(ZmXs*8c
z4-Z>&8=ved(7K%rlPW7dn-w<FGqz+$dfVRqxzcyB%~ej1@CoHzJzD$Klq=2TRnysD
z)^zRvHrL?QY+22&T@ym{euL_cN0Pm4vGt`LyS9G~?5?`G>h1J(4C_TCL+X6piq`z|
zI>mQsCX4;wsw>O#%T+Wjb+7AYUp~Mx{nOp@`!AnPj}J>rTef_0$d0tLvtIU^-_t1l
zeCzG)?XTDEeg`_MZ1&`ZTR@G2tE<CThprAo^0f-GujlyN{d76p#v7csu9{EdVC|kg
zd%hfGmw&PE_q*cEd!54SUyca-gU*PXGbxl8wD~=*>ZNLBWo4xmm(7v8ygoI1dZh}h
zcT{cl3!LFU$69IHEMK>|ewhpOx6l51bQ-tZStbUChD|GF->eN}K2(ys*@AUOu+6Nc
z2cE4}{`mFl`}f>mF8@1XwAPhbc*>K@{`Oa;^Y<vO-ug%COGw$mg$qHWiKlt>L8Fxi
zo7uIMl^4&Mv~bIzLx({7s7v48x_TKj9S%;NQyGvm&!_wU|ACfPfLh(l7aw3;d~t=S
zc38%T2M7In?aSZIY2%k)*V58b<QHc8<;~6D&FSZ-UCj7WB2v*{Ej`2LlD!kNb?k)o
znrCA_-ci$Az3y3k>cwlesn!Wx3=9ojsUOWUA5AFuy5~>No*v72eV@(Q=6d9<m^uH+
z%M&jz{gs`;rdE)0byX;6cj)ru5H3bW#;7eB6Qj1}yu9+`>}>PZ@%!seom`o7-?#u&
z-hs{!=##asvVzY%9R9HqRDFZ}6_EVr$K!s`Y;s0i(8<WPVW4BaZf(oGt$KXfk|h~m
zUR*TM|Jkh@y)EP3p2~TBjaqBsa^-dF?OeW>+s0{v4&IQx&poT`y5(LgBd55ue>bH;
zv+)_%H%<Fzd@|a6`=8B1X8IFVX3t`qf7M!9`0I_ig7f&Avr<k^(*+H_FHa7UdinAt
zXo&C8qeps{-wre~OBp0Eob}e)xn+yV-Ll)cR>jYHmc!3EvN?lRMhDyz5*7w6659Sp
zp*A65LEhf4VW27T@c7!TvrMzq>g($xb;On~U;g^d&CQ^r6u0HvT(mX&x>c#d<Mp5v
zES<OGVBXs&Cntk8aeBZ0`+5HVkiAu3yJGEYe{I?K^Vw{n=l6=w+j4PnX%+g!#m$>E
zY0{J#Ggd5Fq5^6ZojiF`FLjH$l9E&Pw>N<<Eq|Mn&1U-wtNUG<rW@_GxBX&9$n|xx
zpz(~@!lR;~inFG+Hg)sODHA3vc=00R?X9ie(cAN`etdk~d+&MIx3{(i_siK{*;ShD
z>gIOp{CR)2X2+8!Pj>b7fd=TlUiP;K&1g=Kdn1%~e%{)+y;V~yWkYn&+gXQhPS@A?
zv&VnF-l=nb<yCdZ!w$|WjNkRgNAs!R`WTm`<`-tL&h+v*`LzVpnX$O=zs;&@Q~s7S
zZL2P~B;=O__r@1EvW7jcKVoER8vOg)-}}FJo;j29^VhFw?lvKUhK7bxMkyUZ!NJ~p
z-3kgefR4cf4R-j>G6{TpYip{}%qer{u03+Z1yo6bb|lyRc*vfbo<3bO-@&1w>f4)@
z=jK|kj@+EKDtLL{nY7KDHgBFfXU-b?|9^r(#{ykj8$EU6#K2{HK^v?=a}aKe|1O*I
z^5x4{cXn?6_v3ND(OYHDef#!-j(Dj0@?zn(+}o=>C#!Ms@l8`nO;6X>((+>Gm%H-p
z?Ch<1cR`yIc5V3wTKJfEch}9evbI%Mo>qf%Yeq)K#@C?ziPzRfd(W}1`B5;_XPMCP
zl#~<=P0f`b_JbN=+S;d=_IxXOcPG;R&xhtcd-tB+17CBJh18s0A^2|J?>tbQmm2l>
zl=k{7Eu6xjV*spc88pq!!{^uiS_wK4Z?0|iwUw5jK>*M-o4dF6^zeWh5YNxgFSq)>
z%y%|uOMcSz>+51y|NHxUy2bY!8<RonlP*_#PP&?P_2J=m&?pjU2XoZsG~bo{jyzH(
z9w4*t-g<R)HE3=2w5-_07gyZQ+wH6D))Vme*H?YZduf|N(|4fr;QZ#<y!=!Ln#f4*
zw_SExfB&78AAf&)d->1L&s*#N*G>PvOG87$V}AX=olZ_pUVGVA&D&&RkXc<hA+Fva
z)Na`(S*On}EpM!<O7iwSnw*&gn(DrJ=icJJWB023+@4ljb)D{0b9?pCvh&pG?N+Aq
z*wlV#&px}%UA{J?`ujWGtA8$B2(bP2Vln8Hi@8}G6KBj=0Xj)IYGYFCny}|}=i@{q
zBvydV0b*w7n=*g?ebwX3mo3YBdTMIaww#$o#oqtz-kemQf91kL=eO5DC;I6|ZCP<8
z+dJs<v$Ljke=0zSS2Z>^`kg&_?%cI5QEijdQzFaX@3;MSBN;U8e>bYAXwxk7{C7dY
zQ)+*ITbX-%+tGFP9}coh878@O78@HIKYjf8@t3$u|7QumzqdEq{_mH`pjLeDogIO!
ztgL!#3on9Bld1glB<L(`3_7It+wE!a?m~$2{hH6dGiOa_VPOFkkf1^RHeTsxmmVtT
z=jY$8|Nqyj=Env#-&rb~Z^pcmne^oS`}LqT6h7Hg%okr=VU~OA#m3`umrqUA78Mm;
zDruZHW!1!EpjB*V&F_oso;PRC8dh$x8#4<tA3l6o^?vVnum@*N_n34rApq1I%DHKD
zx8$;~-+NIBi4~EX(_XIKey?a(Wv9y4?CXBr;`-MnC_2xX_qlxK%9XS1>+4oNU!0a1
za6NppywCbcXT4Q4&#3!-cKdzu^cnj`W(I~3wb)xNFJ4A3T9xuy$TLf@DoVef<9i8D
zNML;J*U*)-r+;~M)q8c=+Di)@o9AT3Dg9ml@FZyXw3S<2%fjNu%e}iwUM>PHx@csV
zD_B+8`DOpImCEjYS0<@?hiuP_UH<*oZdLDTpxXY%*SXf^Stlo{E{(f>{d)N3w6m8M
zI=6!c-j>gv?lGyqzaMnG``>@R--DL#^&H!@_dE|D-?h)@?c<l3o|-*<`t)68Z&!VM
zd>k|?0UG-NO&&+;h)usf%d&Wx-yDlTK21>D8dSxFGTQHj#U8_|z2fmT8?O{cZ_Qc?
za>AJzhDI}emc|{we?Q(h?F{%>(T0YGp!Le0pgbG3H7j(Psa8-y0Vooe9B$_aO&92$
zuYb4mdCKOST`|9}@Bg>-%9W7m*Rw7y>9qUv!MXIsg@aFbPI~hE`Et-Cw{6vz9Zzm-
z*kGU=xyfa3^>@9iacYx2A0O+z{NP}-w`u&Z`-v+bAMc-DWtYV^`Q(D_ZdE6*PkHuI
zBlVJkg4g7CmoBit)&jH_?hs*MSg?s>?bEd@zb`qJa^iEz6r-JbpLV=^d-%Tb!&!g+
z)PV9wNO3!#ENDnYQ$u4#$Y<-)S4&vA#ZDYQ{(MsM@2{_ySAKq`siU(dq<U-K-Kh8b
zey{W9b@~Syc<`RCr(0HgX^H2isI^O@Hb-tw`}K5syh-6Bm&(e@sad=)>wPmp$9sjY
z4zs*_<LE@g<YO8}Mw@)HLzaM6rktB&2|7ezSINsqm+q`tqvJc<Z0(#$uvpNtMsyMz
zvfhHuWO;XYx3}r`+TY)9?J8Xjnuy!}^yT&S^W&;sE;U-4Xf_*Ey6w^oJj%(>e;w3)
zNIfMo{n=Z{Ar|_7Y)nl<SBI@Fs{9|eHfrk6lLscHm`It{{`w+xeP#UqeV{W}o}HaN
zJyYKkv?VEOdtU6Sonfm(Pfyp^FJ=qL_rE8)kYj&_|M7xuxwC#RZf#SX2Rhn-!85qM
z^~CunRgX`eI=-wuuOsyC1#k0a2EC~5d2^GJl49n42Q3IVsXl+o!32%V|H5MmTaWch
zhd-L3=-ifZYfENo)(vgXi4!NzvZ*Xu`Mmz?)$m;f51k%9w=RDNI#|qW>oritBwzQ#
zG57X1-O_pcr414sX2#7|iPRDEoo{#7w^PgS^fcYAsi(z2D|+<KM(-?I>Nn3O(r+aw
zF@x|_NnXU9{?=_3A0Gvs&Azmx^V<6O^|!WWTbtTxYkNOGH#fMftgQ2K-S4;Nd;feo
zz4X+V@V~#mhi}ijduorLtFZ(RXuC1!ywK^-bR#z{`S5uC{(n(3XU^1nU;B3Jbx?-R
z)791nt%bR~r}FccQ`+k@Zf;7os{OU)@YX+n|C-kPC}{r*s)-$&*~+qi{`~pt-|zQd
z&so2JF*Q8yB4`-y$A`rB?3q4ly>hm<68{G6`}-|=>C&ZBtL#>7zjaXT@8aAk%aeEX
zI)?SWo&WwN=pZiBxaHRlW=Y4@@~w~Vk(8?6{`dRj2HVx)>&q(rK<$X{@7`{x`}D*U
zbhPQ_^z+xE^Y<>z-~Tsk=gysc$N41;9D1cpH${K`^y!lB_B)R@1bT&pO!@bD{{I(W
zug71Xoxcxsc8sRB_UVUld#k=)3Js5ax*=}To;@~eBR4Pm@Y%InY--kAHeRV0uh;Jn
z+gtT@j@10glNZmJF+*s7+oX~Q2N?H$I;9N?N9Q)4z};nULE*SLLI+e=vGL2j`7-Cv
zpBm6EfTuHHP3?flnYKu)RQIT;sb&5B^;PdY$c^>?KFhbZw@<eK9W-<K)6>&i6A!Z;
zJ$_s~ZhiRrd7%AHy%L5_bFE6X_Q;8gFaP)V_wKbbkF1H@3_6DHW{%nRHP5?xdU_5y
z8-NCgJUlvHU0=UmFLu|8{QLV{<F?ygUgmpwo^AD<e_wb0FkJ^4x%>C)bx`WR2hIE`
z8zZ_*<Tl>S`SoP7|CW-MK}(k`5s}<q@X*Qj&xgaH^=Nm$=I#Gm1{zwBl$1Q06<_~%
zD`+y|QMdl7j6eI+xoUpD-45zLB_$_!_r&k1*a%X-_roFXviUW4b{40b=H3cX_nTAj
z($pI?;jr)bJL|iJ$7S`-yMFzCC3fK_Bbm=7JlnaxcVD#MWqNIw{9_wgRtAOz$E5!H
zFXn0Ms$U;9&&u3tt(%~tmGI*#XWuJ2%l+qHTj<;#GjIC5dFv)ByJuZo<eGJ7N8!V-
zEiEjd4GYoRawcBQ(luIM_xIN<<Mh5+rrBXRwu>*WsD8K8eRKMGy|B}#PhWm<aq-rI
zhfbh#lv=L`2M2$BHakD-a2xN@Z=m)PXuzYr*X!Nh?{R;>-OgXP=ZTZFS<ZzHL1oaC
z)_ME?cb@)Ko9w9_wkF_k8?U#__R`m3y7BvBUSD4y?&IV0@GB_!e7l{0{V>1%nm$=;
zvAF#O51T+k2VcIFOgH{J_hQDCGc%1#PwQ@<Qn~h$McJE(hxgPbdnzg_f(GB#?fn+@
z_4Rds-RNy47S}UOULEGQ2Q8kT^KUO`A#n8NWxmBXRM<hK0O+7xTS<Le7AS{dLDsDu
zg^yL|FUmR(YKopUy>7AQ_>m(S2O1b(U0&WlO+P+vNoA*stGj#l$w{iOZf#u+ox*?m
z>{-@>1C5|+^mL`n&TqG}K?CT!a&5zJ<d~_ds%mO#dM@{yd+FX@P?cfjJJZNDc2`MY
zzntxt*X#FN&B-^A*phNmh?RxKVrzU{+&r_qJ1eG45s|g2*l=a%{o3!bpi`|TEqU`M
z$9IN-WB$IMX&axZPD<GtwYB7BP`hu~o;`c6>?}@iuLd1OYn*mw!qu#)SF^6Zxw+Xi
z^U{)}v)=!#{w0}JuiO9c*QB_p&bnVOmj|79{hIpGY?b%p4FBUA;^n2<A4)(ouu`jk
zrZQ&5yq>c>dB@zqpH&~OMS=RP3AeZ9E}b`f!h{7AmEFbe*@H&8K~bE0Ys<<AXF*TU
zIRCLe+0|>-=<I$STYk5c@4J_`Hz=u;{`ipSd1-$Azm=f*tJl}oZr&YUQ?ut-uk`XK
zPf~Wj2CaGb5DpKYV^<rMetzE7ZMnCn%$oJ;)1Qlr-9hV#_+Eef_)*HH0^DP&{cw=o
zb=Gu`ppcL$pmRn`UtV%u?A9CP=GInJTnsuZYWuy@uP-m}2TkN{U;Di4&YhUK7KKir
z5oeGSKn<3wt3sjm*;+<swkbC(K<%gZ`~UB|%<Jhl*DCZ!HRymAP?`uRMw(3uiH_c$
zS6b<JcUS4xJH_WM*UYyr_p`132HNkSw{zOrw9D-BH4Efyt1@nENc{EjxP0unVolI;
z{5^a2+}W2G3EJia8jGE#AOEhvXK&S4le{|?%dg+rl-gbP_Eze5fnIHpk94E9c=+4@
z-4eXt9n=<TH+A=y-S;9%cyi|DWiK!L+wXl6ryaJY;6};wpz5h9=jYj`{@b<i*Uru9
zvXMQK^ZEkyq^?^nXDh9>1)q55w(I>f2g#JrB|SxjxtA^c-5o?XRDXYGbawxZBPnNR
znMxU_^#}<Id&|`S`%?+pA6b^oD{U5%k+I_NPVw0@*2L}(10A4vZoYl|qc~4b&tH$a
z_1|1;YHGT&qwulN^XX5n$Jgs#-Mi<(g9P81Mn@BEt*oNJXK}5KDm}S%P1tHN{kS#K
zc{>)~dH3`z=pe`5xKrI%v#!oE%?2gd+*?~tKHPC`u5~tO+-H6Cr6^FaGcYhTyjodw
zml2jr845s)8+O>FUs(~z#ly2D`t<qp*FmRyEOzhTwdL8q+TWnXp*!Y0egE(G{r_US
zL0gu4B@7px$)4UmXO0Z${8>=P<gg*gFFIn~!LQ%m-F^M(`n}4aiQsjyyXQz%e|qAn
zs-kjZ?bUU$zbAdZz9w>U>FaBjTf?iWcGdm=`#tFWQ;)2yRf`rc_O_M3dYLyo^t|)Z
zNhuS2x0iE&D*<iSm0DSw(zRT9igbN(m(})X?`LY<l&}92_{>yDNC<SmskX84<&_`z
z|NFK2a8yJ@L}&5kOP4^mU8t(7Pp@3R>CSG8sxKKU-#zV>Fg%nvd0JBw6R(tsM?0Tv
zQRZ3O>TgqS@7?q5?d{k1s^9B=zV%em&@ix>jrUTgu)0iN<*Sv;=fvgT-&gyt1J+Jo
z;e<4ZxJoyCcC1A2F`?OwXJ(nMKI4B;w|i^$^;d6hZa%usf2NTuBO{}nM@i<-pFgFn
zN>+UO{Q2#*!-o%F-JT!6{F+tKlMcW6c5lyB`0Xxu*mU=G->kbK$M%A<%Ces;>ZIC3
z-Y-ACJwNOJZ_t93Q~nh*`knSXwv}BR^L59q>z4%sIzh)5+wFVwU%sG3-*Hk?Q`4#=
zaiHRGqOyC;yzeKJ`z_Xh4*CO~jl0r#>eW@Dt3|}a|Lpz#<>lqMc`u?bPMSRV>x;$x
zR%^=N-U`)?+ES3U_R^m!*qHY!Gvs!$rn2(km+Hsku58T?H_f?m0o(!uZTGQWG&Rb@
zqvKxH>$OSO4<9}Z>izPo6rDRcS$%8O*R1xhpyh3TYbQ^ew(Rrs^SiaDdH?zQ_ibGH
z*Y7jbziYj05X_o)qH5nK)1}o`ZacFAPXGO1&&0s6ASL!Ti`S+~kXWGod5~|99zA+8
zZS{};?0^3Jk-2uK_Whzg-@3ZHi+}F(-(B{$<mc1rx7R*>_UzSJ^ZPoba^)O6JXikw
z{M;Rze`m)=x%xkaAV)3poejF;qWvrA_({LD!lI&2*C8fZkhj!EdHI+BP59?)e)q|S
zZ#UEDYbq)()R}l{P2SyIQM*c3-c|qECvP7oC@3iB@pMk=>1md0V(b5Y^;<uA)~r{3
z7J7zKy?pz(J^dK+wCd}tsi)&+&YYP#tN+!~(%|2{MXQACgS%?>{8TRl4XR$*(|Gf;
z;HlWT4Lttt4yw;qe!uti_4V?I;_rLAKi$&S)%D%EbEn?foj;$=mc16XK5p%e8#jWU
z7q;&zeVui%iPg*7TRUvFN#-QbN~Z~@EahvzOgwyR>-D(TSERnhfhOHSd4ECG>VN;E
zK(lQi9zzzW&YS+c<n67iiJ)`xQ#&7n?vXlm;>3j}R&JBhS67s_HZ(ARws2jt+xvBT
zeBH#WSyL}Y?3sB$G(1Mp-rjyW-_MlP)T!=!gtq411}#)5%Vy`7(<xlH+CO$(@bW$-
zWo6lSq0^RItdHF6w*T+9=#|eGXIT_I*%JI%Z}scYbDlQm6E>{Obgq}RJJ_fR3WuQW
z)2@QTVL^FYMVX9D;a0}>-6gNCoP77yIQ^W4s_N0T)u1Ig@4jBS5;E7ac-fWL)0X}0
zUaS-JbjNgYIk|P9?cCq*RnM|0Oqv)K5iw(4<uggp**4BEy}o@uZ*RQ@)c;*+nz0O4
z4VfY>rgGRCGRuu0)Mq*z<!QeqKJd`t!>XR3>pXsZd@L#<5wXNB=?KT!xz^$CeKMLw
zceB3!VchiONeXBP@7?tq878X&7rXs>+;6Y9(=Sr0VoKQkeYJ1n&YwRII$ZJ1HLuy5
z^Y8B~o4v;)^}p?p!~FK(t&W$aR{XiO?d_v0I~?MjE!9`bI5DlRUo6JJ&~WO={h*KU
zZ)(koylEu$H+5^=udQxwZd&&C`<a3kZu;=?W8mJZuUaMk_4W0jWLK7bdwYKQYf%5)
zw)$Jij&Rre&8yyg|D>d(q~Zz6r1NS%c}D6?Q~J7mUX|DTJ)iqP%WR%hIXXJFrj|T8
z(8zr1+_`D}{r(%H4!7~9n$7<C4}N%48`46CNoUeFOPS?lY@arL`tr%@{?jb%H8ecb
zCZBxy_tNFdQ>RaV9(3%&g#gc>q@+cl8tUWY<Kio4pG^bxPNYmS0w%t;w6xTF8yvT2
z@nTsyoy-dh8iRR#w4&BVZ7q4dcKfZhpslf|PMpvv+q>ng_nEZfjq$s?LG#bT>V8wQ
zVh_l@m%4QQ@bTSgCRvOO3@dc@_*~uJ*m*Ev^7fkx-rVutf9=VWl<D_>FV5oT;8^j2
zO|AT1W%|Zr65_T0|9;QA`}$gRzV06T(0kREiwhqgD_eg%2eb-q&5@m=mHPTtR#Bj=
z13IU7$-CFDS7%;c2AW56UAKJc(w$rUD^Hw09UK!gM{oC=O-ZJkZ?5_9p}^JEwNe4L
z7-@mg=KnuHH}rrrSc8<Bfk8mp=D+vedwP0KpR+&rHfS+~#oze*`)a+Xeq3Z({7gez
zd-aVO*6(&WUym)1otQm!X``oSynB89e=eU#dmt-Q4&>z??GnwqoBiNGV;O&|$ED-)
z^>422ZMY*<)OKm6^HK%|hJyKfnqJ*^IG1LuVLpF<`l2FG$#<CFK4<&4=kx197q;Zx
zK7IRk^kTQ(P0`(beb=VxM&H>seRHMEU4PKhXGcfJ&d=L(Za%uSch9}O)w}0>T>t&k
zy^6=YyLkiJ_+(d^<=zt6873(;!$bA{>Ee?8prs5TKL%_@S|;W&Y5x5Ahoii_yjax=
z->he6J~!Wf{m;+O#if%CBut8*ol&}OWMp*8cDAvXRn5c4kAoXM=UiUmDa<Qnaw6~T
ziHXXfMOnAMfmSGV2r9q1CL}Bj>T_;?%jyy2)pqr=pq7i1*Sh7(3=9lcG$bvr{&yGp
zoFf*w*2KW^sX^8i4OUjxn`?FB_uW}r%`0maA}A<WmaQGWZcoZ#f%4T^-#>v?t}gYS
zE+(C9H1o@??De8M!y=_-ELpb9YE7ihG%g=lrME(B)&KqQbMF`|4rZ0s%(#F3`gW$t
z7T>Nf-{y5`P2}b&GiF5O#B9&Idu4z9|3l}6g@iyJld%;IpHx(=9X^?H^2sHcmzSNq
zefxG^?Y%vfd3WFMd_FHYBV)zgTZdY?r%s;y_}brw6+gOcBc5@Z&305jpI&9f23m9?
zG&|=*NlVf6Y0?!h9UWL-+}XJqG?u@6tFn6^sPA8PI}WrJ_`}1)Z?7#{v}jA#RjuuB
zpRQR|p`ZWj%S$hRe|@ue^8bId=k0jdcIdpeH}mBEW(hxcpDNSm2SpjEXJ(1i_I3zL
zTlU!b-NAzgMQ0o_tgo+^<oRDNp`)qkX`Fs;i}kmo;_*6vZp2L%_Sbm%dd9?wfsLMe
zxlc|^1YMEv_8MsVPS(0?NACK6e}BJTHal-qv~|&wj%#ZoA8*^+(9I{eKIZ@VsqJ6>
zBs_g$Wp@EoqI|a&3;iqo^ypISymOo(Qx+^x@SSV5^+fHW?i{n(Y3Jv~CN=Yi|M>AE
z<JXs$pFVxs6g}TKz0ZACWJqguWqm#aXd${~@v|GUzpqzUu3WkD>8#U{p)ccLdzBUx
zA)VOM@UPrJL0kKD-dV^}PtiFmEGC}>t)^4DE~XQ)z&QP!i1h7^$?l-NYLi6d<>M89
z>Z#h;+)326vf9NodCHq(()pnC)ZSdXbm`KUYti{rE$-iYsOSzlO*MU9<*__nd;54$
zN8~o23}bz%np*Ho)~mlyetaIJb-d9Obobel=gcQ3&8hbf5tX&f|5n0sr9f@6=jODt
zMHTa(f)-Hx`}_Ours)S0E=<u3zOp4Vc=y+{v&}&(&+~4c4*mJ_r<aGvhUm}VzJ*0Z
zM6jxBy?cMQLlrdP4La*!<Ho(!-@}gg$*P9-v8lN&4lI3jWn=W_sI^_ay=x!1Kx4aM
zRYSceGnB({;r~3p>R(?nLGyh_v)Gy)WvxmyJ~|w`v$Oc^zkvUb`|a0(PJzv})D`od
zs6HnxJw5x?m6f1XCSARAEeaQbW+09pIkF@7|D{jgzlX05Tl?l(j@j(HYC7{SfKD^|
z^Xasa)LVP@2V1Yl6~B6&X&{lZ`KFgl@Nz#{&`J59K7QO7UH|=VdFhJ_3%%RRCaqt;
z-pR@7&NewMb$9<G+n!g{<i?853+v0Y$^LFQ8Isv8KAzm!b$;FATXy0$vP<ve+?reX
z($T>Zbnur|`MaF$W#8UJo}F!eKDQb)oAc`O^8UL~F)?$}&dhkYZLinkD=UNfq^Fj=
zxe<83?)TcmJ3l`^AAWaNX?JY-^Sw5UFKXoH=RbY&L?q7J+xv2lq_Ii)yE{pb)&1sx
zMrM`=-8r3ob=6c*d-d9)#fzuTo*jL#6Bd}EjL2i1DQ3I>omXJzli6_lfXk#^B`<@L
zn1!o(T~sm;G%)7nCM2Ez^z=073?a}xRIcm3zr5`J_V)JmBJFaZ^+fIa)ztmxmHaxn
zY3a|>(l8g7mV0%-bASH&b!%<?$D`t^ay379@3&9<zMhGR$t3@t&2IKomCWbo=0@$S
zsqD<&k#%Z{rj%LEjN8|opMH6>Ie2UJ_xFCicYn=x48K{QP(C$%a$x-5DNi5+nV0Te
z-da+8`qj+?Dz^46zx%Ad{|lXTtWWm!weO`X{saXDZ7F_!t|<EdzTfXI$Clqs-9Byd
z<i*eDRr}4HIWzAjXa*m&&FyZKqhljzP0N%iBHQ1n?z}eP^CHlJ(X!TMTcTgz+M3<@
zy%5yT-hKW3j>mmP`=@WuxTpj=u08A4mduH-L07G9PCKi0bnl*ZvAeC-yuH8w{z_A?
z&)Kly$rZPdyID&c8W^TOe{*A_b2B^twrFXiln&5IUe_X?E?Tg_0d$STt*zPJSJixG
zEI2t?y;>nOu>5}Q_QSWny}dm*PF+L8LtJmie}xzij}9@NhzA=Mo@iud|MKhg`rWDe
z-A5N~zgOk08?|Law0-@*J)jw})mL9l`>R*<<x0$znE1Tj%O9kfpJaP|FA>>pJ?%!o
z#gCle0r>#s+C7G@=37lpD9m2Ic*kA;<5}KT@4x(58NA#oXHw^@mp?u}R=vlp*$ui6
z<K^=CWfAjDv#0gRSU#Gz7c^BoJ+A6xBJ;fM_v@l}m%S}I9VgDp%6c-xWLJrO%JDu~
zzS&#vRlnam%dU1;&bCwE_iC7%hfh}bzXn?I`DEA0luI`@CV#!?E?=p3BmPeDd0W10
z>#{cmS-l4iIFuiS&25ATy7|L<`wSZVjg5_Z_D_rd{`$(79Ufac6*O|S>6n)J>uYN-
zUt1g99lQVay4_D6KYrZk@?Tv=#RYT?+u>hrywY=`j;9!DnwVUP-N?nt#+LQ)P%G$6
zpu4|Xxy8SnF+Q(hZod5tXbtMiuh-+l+xcYQTr)N{2K5CY{qX(VTwF!JXRWyP>C@U@
zKPy_6Cr|12-~Mq*H3I{Kzoq2Vg~^@ME3MjYi{9At_2DiT|Kkp-;c@TxR)2l9bY<}J
zQyE+SC+|N!UH|$l)9gE&!k7EaH7S1PGt)<H_gB#M1lr;2N>0bsi;9RWnJ__M`m;6h
z`|l+-PXg`MNk2a?&m+vv?&lNXw>LL0zwxzQuIj{F-`v=%%Y3Cln>rKsE~#EoA1e3#
zBP?f6oqh8%EC3l8PBouQ37V|tTk_>a;PU4(mPIbVzrP2qo6X&BSO2dDG*VVsS^2K(
zW!QP!?{n(@{d}(Ef82ETS<p~*P*70F>M-5@C!j%Ja4~Y}^5w5r!{aTt`b}2zy|SY)
z`R$#Zmve76H8p|q_127whw^MKEhCeU^#s<`)Xe<;>D#w!tJm*a^?Kdzb9uJ<`u?Dm
z=l}kEK5z6s)juUAW#^jiRk`odKfe05XTHucAAk44*~Kq;zr6jn>A!vSU6ag9E@rcR
z)6dN*{Am#L_SRO=WNb?d%hF}bcI_!&?A8lfZfhVRA}+ohGzfg1gP(u;`t|F1*qk3S
zx;7tFSbbG%@x>KizLXq2dNj6ZE*r1ZiKLApb-e#}wJk}KpY5Y|GiTeO*W%ypYJZh1
zt(j!aFlBiguk@)Lv)6xqe%3Sp&dtRY6cI7w^8NLH|NaF9IB10&Xb(x&)m5s^2N!^D
zRh(^}zwgO>_q5HCy;7!HpVIHe|K~B3>IIGY9_Q}}Pk+Bg_d+zkR7$|tpPxTH5AGF_
zm4EwEV#SlJ>+5vw?d?<3cD=W~#%q3OfuwPoMNZtNy1!Lt=iA@ctp=U5l)vxivORnE
zzP+|R|Ngr0_}Z(w)qi6byY+%D_*7L<v9Nvq=H_P5T%ydq?3w2I^FW31(<e`MXfL~c
zBgf44|DVslp3TnhiuwNa>(vF0&0TxUS9+vvj(or8v){zu-SwqkUIgy$4S%!q&!^LO
zC3&F<D1a5Ii4_tZ9#^^4o7YDr^WmXZ&?3aUQM=3DemN$c|KjEH`Rk^%Pb+_OV<BkE
z*@FX(uIubSolxfEmz}a5l+T^p`AQ@HgC=sPOc7arE$iy4sk2NnAFa#a;^w}5sFnNb
zp336gUwe9ZY=1tPY*qNkW#;!!U%y@j%_p6kYkhm|^XJcB-%Ou>Re%4Vpl5sE7)teK
zU0D&hb4~9mT~%BE_&4j8S6j(~%C!x*e5$gyE)Nc|%f7yD>h$T;KYjk3Y9e)YeZ2kh
z=X}y;KA?hN(&WjaGBRsGC)0q2&#L}CIXSuX@7L?v>gw)ct3$=QT@SbOhnH;m++KgY
zPj+>5{@&1;GiSE?x~>UZonsdLu+c6*KR-1+{q>WRlR*m%-^#669ld?sG~MWBSFVKY
z=Jn>{;_5QdF`Rw2HQpGqsu{9Od2RG|KW;Idf?uW#4x!)gRli>uxj7BgW1T;LK4?IC
z`Rsa={ChFoV!A<5QL~tsn6{*yl>#*i-rZ<uVCa>x3<C9*|7=#aw~v4M@+B7!4`|)S
z*AvS9FHY<4zjA4*_uF+3pFUj*3Z_X@rcPA_ZAST@E%D;%)1^&KO^2F)-n@Aebm!#P
z$Nl!ZeyJW*ee+W}a`!pYz~ybJ_4c8XDWWVd-uesM$})#G983t9tmYf@%evSTwBQSL
znuXfrlX<nTudSVBmOCq2$_TUu4Acs|u_xvFx>(Sd`Dx!ZbFMD&6b8+EgG%wtd)Dvw
zJl@dg`TE*g)AVyPpyT?2?w!89qi`{33S)NuzMUt&s?V!9q+H3v)(kpmEbs0vOPSB-
ztlwMw-MZ(~Deb$W@YLuUQj?trO_~f1TtS!kZ(DDw`T0pmI?U$d5#g%ucgvqXejGe4
z<LR?j@wkAxy1I$kV%<j{KAiliXk((gXZvnrW8<&4ve#SgO#`g}+gDp%ek6Er)mPBe
zO8Z&wqM|j1pANv*0u-5)y@`;utJ!g;8d^{A&7K~yHVkys<*$eB@~8GpS6&;nb<+I#
z@jKV{ugbkReWTU%dj~EX-g&fJ*>}tD?<xMrSCkkT8;gpHE)8Dpr)hX`Yx8zPLqjhQ
z5AfplY15uvntYm<t@+m0?By#~XdFFy^yQtM#a{mY;p^k}#+<sa)LY!u-Cf(xE)KN6
zEGTG_kg%|*xHxE51f=%G#l>DeKA?4Upd~A&d3SE)&6_hvCU!@Gqo$^2Yj(^Z3oEOr
z!otF?&d!TJKR=&3Y0@HYaXk$~!@!d#PrBOm_4k**1SQ1jQ>H8_etu5$-_8dw6!zNg
z+_}@s&o8W`q~u{u^_jHIcK?1PgBGG~+_(`mGi_vKl(I1bwDo7t9-E^_j%b*fg*CJD
zm)&4l>e?*^+N|f}({pZ~?dl~<mK=Kj7_uMZ+REVNBC@h;TUuCprOo|ThpnBoetrJR
zeP#tYzc#rnecoPS)g~>m<;8BRF8{KB?;Tg%yi@u<33P9$S?;XE?{|Wx_CKGuU*FW!
zWc2>(a({Wy9(}&|@}R>GA0O*2e)+dy^{wss@vEvU=hywp?EIb&T0{N)e*OMS_rxpz
z{e0eSy5QsY@A^4gA_AS9oItYy8E<ZE<U2mcviMly<MirX<?r7i&WY1%L5vkGxV7u$
zve_~7CQqIW8f=+r@eH&h>;3-!>lQk<YiVelcqcLW<dWU*_eFzd6fK=2Wo)aiJe+*u
z^z4fnS3<*Mmx8uJsr${*_;{dM1(bNYy1I(0{@&YL4O*<n#m%i9eD1^v574;+;HmZV
zr%zutK5qk>(3p}b?+Myqv&gmk%C_9--KDe7E}Lnb{%UsqKF!Z@s)bi<SSP5gzPhaN
zeVV57{%Ok>PdRyV%4w6&_YLRuHSXW>^Vw`}ev7u2mJ=yPnx>|qpbe<ruTxS|MC4v%
zUt2TNM{RPC+hQHDZWYj}bf6`1Ow7!nHG?;9MCius*s!54u&QboXs5{I$I7d(YBe8J
z=spVCsJQszifOvhr%s>to&@Uc&Gb?G`Qyil6r+=An@?W99`3d{kgfUPQ#S*K2Jh-e
zo$8>2O`beS`T6_z>cYpzKpy(`_V(7=-(^pqK3xe~W5~$~vgq6U`}yT_-@M65O;7ip
zbm-8bknMSQ550e!n3%XKeEqyx=K1S7Iyjy_d!}V&6?OCGP0-16uKVstDXQA~2Z#O8
zydSoa*Ys}g=Z$H<l1{VwA9oOa)c5@Xzuk`o^Qzxjw)^UUmT7>dM|bYrnR*X&uhNAc
zN#hi=*>A7)%iFI5)drx!?R%#M?d|PBy&KTxXdbp^@8Zv&KYs<?fRnb_QpPyvh5={=
zX4Q{}?V>U=IpsYkQ!Y(Vbk_P4cW<6;^%u|~4Nl+pfVR|RUtb40&7$Phm6byGSKrJr
z107TQ;rtEnj~_p3hB|}xd4WnZhpTD-<E23?FkaQTE%){+-`QrMg|yzELC4CddQW>X
z(Os_4Le0o12sE}=R9yV^^LhK%UtV6`Rq(JW$85HevNGuQ=d0`E_pi}k7_!WN{yKKK
z3WtCH{yp8+zJC3B(83VUNk@|cGcs0y)-X&Ecs_64-m<q*XJ;B8fB83ROUA;ox3@fh
z-4AXIUl;ST>c#*4=bBi#MWm!&75IdNOnJBGvma=hOi@vBQ-sc^j~_J)@4mde9CRU*
z>$<CJqr*X~oIpe6=eoPQgF(x2*T>tpwzZwQef#$$f0npiB`d?$L<ByXu^%+~>iszI
z^AWXY8IRl>t3EGe`Z?>8t?cpCjgeo!Txl{96|u0}(AHIcnAaS1K!%{8AZV{#Ma2#w
zVd1H>XRih=mjChbvEKTblO`=<m#aANF7ENM-r$M~&^+PtD_25nzuzgIWtJQDa7IrL
z53h{Hg@?D~Yrh0OJkH6<37Wk+{gZ)Vsj#5n!hN;BU!AxAKV|>^{Z39!pkr=jZL7B2
zxX~wT{c2|Vyuwu*7oJVKT>t-fJZRC^iPFtC*QC#@bOSB*{P_6z)TvXKg4SMsK4T18
zW_>$Oe97JY>aVxzE1P6G^!T)GGLKr3!Jafb<CnY1$>wa(!o3R@E(DqHtp=S8@!@~+
z`*VjEYrX&ffB(5RH`Qk9OknYd5Srl2a->0lgQMd?6UU|qv4c}DWvyKhwpu<QJ2rc3
zmv?APK)~yJTAzwF7d0p>+SII|qNv#NX672>{q}!mHMQjU6bXH*i4ng(b!PGX_rFWq
zjEg6Eo~vHBXVWpm%F4>B7Yo}(L`7AnpI&<5!Ud`0@>V4t!OMIs-~9v49Uqg<U$ZgO
zqpWNjXx`q{-Tm~_BG4+fV_Q$1I#u%T=kx0p&#t@mNGP@+UdShF_2SLu^VepXX1_A6
zzq%?EbnI*CVP5k&1wOyOz5V)T^LfzHL(qz@Z}09#e~pWCa%wtf`CR7cv18Y=?>g*!
z+-D71^=2v4d;No^q2b0?;3;BPSJ#!bzrU5%{r@o0UG5@iJ;3v?pp);S?mvbNY|g1d
z>QMV-?*Dl<e@nr`LsjQz+t=^2Du1_TqO$uni*pYPUfd}@pPR7jSmB2Uj-VwsyB_yh
zOXc#ezPjr3IqUU~#h_aYK^M8%&0l}67}N{@`t`@h$I@30EOGCb1D)RSv}|{_%=L}Q
zpk1mP<F>vn`)#=W@#Dv!y^c|{Z*0lD?56D2v*LQxR@300Tl4Pj(zLYP8CQJ4D)(ma
z0(-mn*J?Mv;oAIkhV1fl-=39T__P1{>IFLvz0t7fx|<jN{@&iL>F4DjE7D@Ur|V5k
zl+e=CyH<KVcDen(kNu3%??D4=zrMcSnsk)QGpMj|<2jqpJ~wmBLPH927#xbl#l@F{
z&ZwAl`z^R9o%>nH6STTsZ~vc9lcUxzTIBToUiJE>=4Q~@AE~LSn)>?d&+$qI+ONKr
zembl3vb?^HO8e35vN=}2i{i!qzMSdvv&Q74^WTWIVW48l@qO%_lFPoctV*-iK5pZY
z3|hbI=+UFc@0LHE8vg3n>-FnP-$ka+4P6g9)#J5k+$6mn51Ll3Pd_&&@;#f{B+zxX
zs;a7)e|~&4?c01a2edkajbAS2y{Xjce*1qbK$AD0pP$d)V(R4NB=slm9_aQ<R&KE?
z*?y(H>aZ^Bay#UskEAYxcKmg8bX1+!*4Dm!R6KqSzugao2Q$mw-&-qR_e1ePY5zCS
zwVvAAs{^lRbbzYe=kx39t{&|yeOR`;^sMRikh|}$t(_ed6!dEEw+)GhvvT8vH2(hn
zzJ6<^XYj)&!7Io4t3R2(R&?H7EOe$XNPGX9U;oS0GS4wvn&@Y?fv%$6w8`k^+p@Q}
zxBI)gy58DTxp|J?@~-agtNUuJBXt`8PG((yef8hp-%r0R@tVXZZ+9mruA7m;^!1gM
zlTV#GrSkXB-~ZA1d#|dzzE^&~HZ*?vv}syqX4^ck<@VY|RY!cD&lw)(`MJL5^j|&O
z{mZ)ZYPFi5sb*}@Ubo}Xj<n^ag(b@U$F5DuzPcoOd!Cd*g2UCf_y0UI=lx~3Z_y$r
z(Abf5{vN>-6_b{{y}cbY_{zAxdJCvs!ph3pyUVRMG%W1Zy4~+Cy}7yh_0^6Y?)`F7
z)@3=$YOqmNlW-FQSkN;pH`#uB?ft*+%6Vr+$Hc7h*4ya<YCfDgeVTdF^SkBuuY&GJ
zt^NItb;-TXC(ob1o>%=Y^NQ)K<mcz+f|e6MJ2Nx*z5k=V58I^seye=hS^WHzL63u*
zjVkDfjm7T$X4Y&`GY;=uI;*&T+q_?Ey1BG%w)z`5MkVgatFsL2o@c+}l$V}XZr{3H
zue3x(L^PC?obK0tpR4ln<?{LKvQ$zxMwlcW>1bHLyZU?H(IZDZCe_%@|Mm5?_y<!4
zhDOj#<*N7ZySuwZ#l)_uycQD^)6&pb@#@>fc;ye<-fLfY+Rgp-+cTA^znaeW70c|u
ze_`9<xg}5UAO3Raw`AIJNABy}a-(~t&Ck7&&^=^&J*N0fwT<8MVDtMm#m!k$r%eN$
zu6n(RmHXA-f0sM=d^{%Y<>?8!j)^Jgy$k3FhzHI5X0N2aZY+Bn1zJ7dEv7r^e*FIV
zyWj76y{^H04GXxMXJFXEv&R}X1;yZ3$t|uIvfOX3l*#r@n}R?+!1;EyUqH*;USD?W
z-&XcEYHt0%pSzw+@}4q#_U#2yUqPoAftC#UZVD?sb?Ovomm+8*{;R92r-LpPsk-jr
z;j!Y|qN)38e`lSUVc6JF>9zakv)MZnSa`R+S<Dmrsa~`yGk20v*JG8Lw@pr{&n}bm
zykh%aCF_=L<*zF5%X_9R`giEip(ka#Ln9+Kci&z2^z?M^Nk+!Tp%D=ptFNxwv&V*4
z+Dzv`_VlS!Lt|soH%4s9yu7SoJtG6hp3>LXPNr@4{PlC|pYQws*G^uOz4>NHOpJ~v
zXj<&r+UVIScdxCv^!&Q=df6*W_FH_p_x<E4-EJf6NvHlg-YVI!Ij=%7?7Cfv$8Y1V
zvwbbWNB;c$EGj3LSJso3dtrg2lvT-#!tdv2oBP-P`jQ#oyZ`=rcKI66aTAw5Jv|*7
z8F_Po)#~u|*G^1SHm&@WA}S(cvcjzvv`_ie34`^GpbceVYa$i~E_TcO@Zcb5+4A0O
z9$BjpVRgTp7Wi3<(+;GSL1T)6q2ZXAh{zJq9lno`^=20^PXcYzyX37O3Ob?BclNT6
zkB`6ZF+R6q*NJsj)!*J+1RdD$^z`)CpgzmzsFyEaf>yb2y?yHR>DMvK*R1gY9Y*!+
z?CkKj-_Fi9zaEu*c9v;rR#Q+|*fL1_SKHV)_<qgj-fQb(tAoTVB-$2&R`si>EV=cz
z{>NeYEp>mZWG#!9_<aou4&GY#_ZQpqm7Zl~-wd~J-n2<7ckPxfTdaC_|9I4GnsA`O
z?PSBX#d{7dPrq-uBK`ivNmg4fcKloT>hj8<jqj3Ltv{!ldr9Ty=BKVG^1kb3E3{;N
z`LC}Zf62(6w7!$^TCw2Sxw)$sEdrfEHFerFxnjK^pivyqJ*DmZ^4BEO=O`|}EV;qo
zZ93?tF%5Nf_qIe0E2~`>?NwzN1SD3jT*<}DJ5@#2vdE>duyB@X_O!T)hple0-!FOV
zul+UiT-MfCi~H@eu6+GqU)lP!svvTg+>{cx>lSlwo4eQwpAr?0(%Ehs9=7<M{qJk-
z@oin&cddeCR@JsQf4O>%t9F;7`%%@Iy_@8swtx6g0NQc9>-D<buWZsEAL|WW-`*H<
zw^|)kZt%%kiF^PxV_uo)>FD@uzgLyL^>&Wg>}fiYixxV!UwgfG!{WC$H@gQf_qz((
z^S?59`Kv?R`XT@S{e4<s;b)P4yiYdt{Zr5y=5yIgmo1z3Veg(_d&DCnB38`K-xq0|
zer`?K?`^rav(|nD?WNh#@4kNO+_`HHxATKmy?`RpEayhR^Z)x_wY0T?nwAq2XWV9h
zo#v1rhqOK^Eb+_?L(m~wpcTuLS8cBTo(Ed-2PzOeJUXn(-mG}>BID?>W2fGhX`7pe
zgKnqXS6khz&-C-f;(n&Ghj&0%aDX-uAN=fJa?m9>VnagXIs5;Ag!B4)dagV=+HG3@
z?~he1&!>CU?_ciyevdolh;Y>IvbERN#okuQ4qfg&U2oUVXS02y<(DtJ%g(j+x5LB0
z?-8jRTeL3a^1rYWof?$qI8$Z+l0E;w^Xs0RnLbZ*{q@xg7ASz`#g6AhZ_S#z%x|ui
z=clT@R=?kD{`zwHe72Okpc6pNX8XFjx^{JST{<_{TKdio9)=5BE?vI7HSMgFs=E5>
z9XldGyT+zy27|V!fR=HB`c6#y(&pRMf`-UJO&ARgkG$>Cv(0k3eps!zyWRTp*SF{X
zEPhvbBClA}#$-eNy@;S^!HI>fOSn9D{(mojVF&1B6JBYv7k|IsUw`=rE4P?Q(W3v6
zTQUMCul<_cmiXe^?fmeXnm?S!mn>QG0@O=<dHl)p`E{3Szu#RB+6JyS-Mh216Lh?S
zk5A8`!-qpdLY7>)67u%W&d)p8ww8*X_&z7D@~J3jRS54q`?^0r8lGfyfO4v(<;^W$
zVU_8##fV#)GE70sNo=dXf!53Od+c4bNGbQ`CRK&41#7tV_XKo{>#r+~@$&L=kh(m_
z%SNtWuHpgX&KSMTix-G~`1!|b&g~EW>Bm+skKUfQ>1NKSpEX6h@BRW6v1h*R*<-VG
z`SR0Gi&idJ;86Vh+}dzv;pLZCo;cwF?)SyS%yH|NTdU~YcH(7;maT2<!Gi}ukzxD&
zj_`$AW(JdWpdDqPSzsNpZZB_d(4M$T8#&Mn>#he)+*>j(DuHedi8IYLn+;mjye;?k
zDFYtR_>_u@OYW^L6R&24Mn%oCk?YqH>jrf{HyQ0)pQ(3ByQXG-XYjH4|GucFrlw}z
z-Bp_Ao@oYJgxxD+x#?OVs3a_VcV}h#{8}@G*VCp<$vEC8duwB|yThx8^?CdMmif*$
zI}5%`09+VPjywZeL<nXxTnJecwi>hx#W4BU3|UrFi}!mzgVscxOj{kT{|{6~f!3oa
zFVB($g=GDoLRA%&8M3Sn+MxMM(8+mOTR~^LxVpL?@BR7ZvcIT^h|2!^>lZ9gsI-}9
zb^ZJAzo4UbzW(`qKKtdRrBx3a*{4jJv}n#88R#H{T)%tqvojaB<=$r6na$APHf{d=
z^_s!UR_xdjv2o+ZA`6*SD^^@M*vt+}HlQ7NpnZ9wQc_XRXSMUmPP+g8dgk)E%lKri
zKtpI^-LAjCy$#OFTD2!`y_2)^*CWFID;6wRAo!inAv<mR?b7?T-&dxepO@yIDF)ie
zb9Scja=&EW!xunzP<u{RGcD4Z(^L8R*~|a`-v0+*Aqozo3^t_RQk3ZQ(@V?mRkr)H
z<Sqjpy7c{iJ?QYLud~e4&&k{^I<31YBI^D6{h$HK^!c@6cXyQ<TXQvp<$QQ>P)kQA
zBqCzQy}I9TvySii{cblGC+9>JQ4x_BuU4;LSN!+Oml9d463}wgOQ04$GdrJ#wRQB*
zpFcr~475|_X6kfJTU%R&-^>gdQLe78yMDb|4O*REX(OkqqH-c_Gw8P3$jC_0tV&$n
z&s5*}c6<H4>WFpE@mv0;Z1)_$<vfQc9Df{GP_SW5*lLxRpnUr0=jX4lR<GBxvf5=>
z&hMZtCMLEFG>+5E#%pBVmC1AXLVo@4=(`1ndB4s|haAQ*>$;h9TjGmz*6*(*_uHx+
zHaOD<YXE1kMZJ$Nfb}yQ!cIRdc(HVP+$H6H8>RNciDfb`o_7a=2154!`E;81pZ(4^
zn@)duGTC2CO-=2<%USzD7tbx79tT=8b~BJ+OOkEXmkDRnCf|P#Iz@k$Y4$4F@W{xO
zw$<NG<ZWNQVui=vs;{d)OU3RgnRxnXkdIFfsBmv-VF4`<P1*>WB?T4ZPR`EETfG?=
zCa;Ou=mgqs0y-Le`|Y)Tveu{4Hm}^UApo>3_eiJk*Gt~|SEH7L299ceY`9nTS{JlW
z26P|8*RR*(wT+E8zlwQOwi`5RF=>(zXbbie8>R&pS=iZMg9bFOhR5H1CAGoL#RYr{
zc-q-nR~P&YTOIoU$8memfwUo}&MiCd<ZX|uertNS^7-5}=&`a43?|BJUz;m{QyYl*
z-=8S)3v@{M*6i!sUit6O<pcGczP`Tx8gyReOYRELaW|lCd*ZPrfvbN!3GY9?7_@W@
zv={JB-u9b?3|oqdpPdPei<|eRZ1<*3n?gY632p=}c~??Wdh+?_lM<`fcaEs&>-&R(
zLv?!0B2dXWJ+^EnXmK~_>c7d?Ux()9trOFY5?K+;#4sc0@v+`nHkF&E=|-!yA6^LB
zzq4sm(9N4SK?g%ym*w<+K7H!cmc+wsy3yNwKt*6&?bpz|wcqdV`g$$86m$&#wKb8a
zPM!=bDcRE1-92^w{Pm!&k?)prhA8Fkql-Z2qJVA++g0{9t89*2x<ngjr^D0J(?P4&
z)noII^+<xc=5D=Gq75Y(D?BHwfe(3J;yL*Y{9ulZG~|rB)%cu+b9~LmR?wW%y}i}5
zWtWG(yt;Zih^xQvhg15TLbn62K#_I6{@>=fiifPcvQ}TF<fI6Ri7ne%{2a7)_{vf7
z_!_Tw$_)oL-hLYzUu`q5>g?N_o0rGvO;<Vjus}mYW5umPv)R6$o}OCz`qS^`g(oE~
z3R@FVcxFH7e3MtNf4|$k{?+8md*jx-^~u~^P^+z>aRIdF2DH~_;lhQW5@EUDT+n)D
z^A&Oo3##;{uU>U?!R@!}!XF=8v0}xl>ox6%7tWY5qiStzWaP^0@%6Ew_Eq`)+VE1n
z)921zdvkO1>(JNNH*MZ*ntu;;$kNRmv!_p=X5QG482a3fAw#G3*B8(c%S-J4|2*&I
z<6~m&w-|Jh#=oEE>$5&SI@;CM#T9XPUF>d96Y>)1Ch<mQcD6NoS>^XCpTFFE-VU_k
z3)DA9oaj1B5xJ>#-hc<R(+0GlCTwlg(#Xwennp&K-b5^4a^i%?**TWM^7Vf<g3h+l
z3|?ju^|^PRZS|{%?ef=Nuiw8;d;OlEx3{)tPbr<%bvEtt%=CFHL8%zDO$1cA?Yx_}
zIhnCkNJwbWlqn*y1qWHXy1R|7{Z<FZ#p!|0`a5;@?Aq&hoZI<Uu2`|+)i==IeOdFw
zLo839Klh&0)!hx+I{x(eb5Q${m6i3>`Sam!Zf&1FeJc6!A#v&Q<=OZ5)lOP+=+L3b
zc@|%PKA*pO$r6{a)uED-lDocK^3Ht6!oV036{R)%tlG=x#m=>QF6KOoU&$nHjM$QR
zxQ*@kj=$e-ua;U65)!gv&6+g_x7I!U{PWAx>G4_?77>@uKVRC?(lU8n_cB32!G#wW
zyMvPPADMo!<5^o@E$Y_01oHoJxoRKrm;%S{|Cak}e}4mwfPy+zphm><`E^x`*MgQz
z)c$-r9dv#RXh}fbwHy^$>#{5I|9`mW-rEzY9lj1Ud3m-E)*sF|mXn59;*p`pa~QNI
z%p~au$IlwO+TU-tgGLj}-rQKYxBC044I4JRI%Iw2+}kp36O$0op+wi$#hMm8aF|<o
zO!DimE#Dko+}OBy-Tr@7pk>9NL)4%v=9ey8wrarwht}5CPd{sXXRS2jYj*}Ug*rO}
zot&B`O`d#pd;a}Z-CB*$&b=*rtzZAMd(q;>qGDod^Utf#Kfk=Ii|b~NnWYS$sJM9c
z>uYO4z5|`MGDG&~lx;;%y?CX~d?r2l{u?yu_vXzTtFyhmy`hzrJ5@A|jf0miU3#@o
z+BmIePu%)DdE14AghB!X75Cp?Z<c%OMAF6+20TA&>?GS1_utp|+;sabXxKX~Z5hwu
zfc0^Ezx@4v-@L*;zUHGVs6GR&GHq&VDtWi_`K!zR_PGVN3<v)2`TOnmu7AH?tNy)n
zW=Z(^I4^(y^_TDL*s){P=l1KbuO91_mY%bC&z=}|ez_^9pH8~|dg|G<U>6scz0xIr
zZ(Um(ZJKgI0CY_7`|sHY8W`1cZm|}FHo1e2yLNJN5)l$wbn28>Xjqunubq-DSF=E;
z<$|t#nW`P0b$3^(nmSun`o;*8j0*~&jVX5X{XyqWOw)}9ZR<=;O9KVFtE+41@v7nn
zC03#`GCJFDuPu9fYi00qKhSbFO<$Lwpde5S3zW8QZ_B+L9$yRELH=s_{JJ1NzdkN*
zZvP*}JpYbAEz&eG37I%?;;SnwC;M5yHJMxc?dGdHJ2&6F2&#cVSeFB_sEuJ&;>L(8
z>*MXezP^6`jRwbpA3rLN9zQ-?mf2!yudH?0=Vxbw<KpIVadVfxxS+_&&VD*?`|3S=
z_N<!dnwhy0G;SZax9Z}7B@;o179=0*0iCg|q^u087+$rC$E~=0XUY^2P`JG;(K0sP
ze9JH}FtBL%U8|B86P%o!O750ke+e27*jkp6u>#b|@C>S}+qZ7tudK84?f0Mi{S~yn
z7c^6-y87xWW%s^}cXxK07%(<4+}u;S*~!TXl#jRHUfU_G4m!1=bQb7pfmP2!+Y(Q_
z{yHyY+N4R7RvoLGI(4f0-90Y9c78mnU&?d%!mqEd{dcJ`z2~q0(F|&?@7ZGmYM$B6
z_t%^5Z8qDtZhw4RBB+faC@2Uz^5fCt$C(LDV#kv<uBiV04s>ku&A=!XIcrc@g7BHE
zTjcW*xs$;n6*P|v3c0ALSw+RgqO!7}vq?a+25Fm5J}fwqw)y1ak1MjTuiJF{?Wz?k
z46MIt=3ieITeSP`q$SMke4xSkwU<H5w8LW+<Rm3m{`vDK>o_PjL`6k6Md*MA?1DcF
zd4}@l$?&zGI(-^cj^BLy&FZY}M9}I6(4^p+HB+u;J$>ZLz#*{yy7u(bs-CA#oCpA2
zeQ3EzO|Bnwy5Oo6D*_4%Hq_YN_e}5X?G4S$T=}MK_oq*v{C3S#i7mP4s->+x`Ac#0
z+P&4^*_P-rJ>S0n?^@7W@xQ<Q%uOf2)&hJ#{ranxqM{?HGuYL&%1TU@uidKj)e`WO
z+0L7=6$%Ut4a=O7Pun}-$<51q_3QQc^=sDXOr1V`b?)tLpwlYyc06PQT_6EkM^X2A
z_Wg`wJ>VN)LF@kh|NFlG)TvWO*1t5@uUO&n`}_OwfPe|7PM;Q)lw3K}IQ^Q1x`jmq
z=-`Qk&h051|NL3b%5V20VQcbv>-RRGRQR^+wf+B}{(CopR-5=O559Ds*H>@vmrGS=
z|8E8LO-)R;th(1DY3#R3j^ROlU8c~}@4rI>0~g-T+r9SK$F@Y!RAXRR*t8nE`ASMk
zpzRED=Af&>qc$eF&YcwjT9sb5JGO3ryj;I~W@aYuz4`Gz^K2q7Uc9KKqci37(@V#C
zr875NJENkint5kOp_i}kR29(Hn%mp+udj*RT=H`1bnpo3)bO~KFE1~D4Z3gk%gf7K
zv#;x=rl-%IBLhlrV4M+))FxtJu*d{8i2GzL7j<=Usj91Ie|>dzmT`Jt-Jg%gvyO|4
ziM;}y!@6$wyIpF2x2!<zw@(!|Mm)|tckTqW{^Y7&D7w11$e5S?`SB67p<GK#D<m#X
zumAXBRqtsl)~tE6V`J{^ZJ{YCOKR-qH#IeV0j)UFzAl}=XW@ef37(U#zrMQj`Mlc`
z?yi3HwF-2A^Ub$qqGDpJvahcT<@IG?P=EgK_xtIWUrvD(jlaIWUjBSuwcp)crPg^l
zUS3_GR;8=Ed${S&Ump(hug<j)5*J^-VS~ZmpU-Ajy;`~a%I@;_kB?c*_51s6`+o4H
z+05*GC$hGldRg+SkzH<u;pVexplQxShYt1q1kFo<nkc8I>w`jdl~nAJW5=?tt_tO?
zX}KVwBi8-z)Aaos#>T;Ii5i-kp5D`RE}k{Nzed@;FT`41TicskT<^-=^80s>WWt6i
z7#gmfMH=#CU~o8Hb}ce}W%2WKr_P)Ssi@cinnbq!^<r__@k4>%-rrwuTm4PL5_~@5
zt<CBEj~+k%`s?-j)f+Yhn9cTGx^!ug)!a?D--7aFUEMw*Vd1GWXI36MrUKfV^y%~G
z)Qu5SX3t*D%+7a3d;0a)Q}4f@el=_A_1B?3K0UX#WG;4Y=QFK{|NpVS{spKO?vt@p
znty(|bpD>eZgKrQP<?m))aldUt>vetXo75sikekpHy^Y^PE=IXbJCx>{W@aZO-)Tx
z=FMC8=TFVn%*$?Ovwi(-zlLlrZEk7`2?zk4H|gr;_G*3oU(n%|U0q!%n{S3hMy_12
zKw;{%X<66T#cqmP+tuBDx!3$&L~ilg#iAl28Bb131T9k5($-Gh8kH*1rX$wP#m)Wn
zYt`2B_i?POteSRqaiDdm>ho)aJ{;%cE&u!V`sy`n)~s523)FJrxBGG64ea_$1_p*z
zkTd?kDV~AhfalJ?-)>KxHA}1e=%Ni94DOa*k4<xTG6gLU^POW62->`T_+bE~It-19
z(%OAjulwktO`D8Z+1Wv-Qi6`L`S<hr*KfD;=Wlp+VxscYdGpqR#wKrX%jG@w_22LJ
zuR#OXQBkx0)a_s9H@C`%S!VUssIOa(Cav6hZ(Hu|l#LNjigtqHM$x(Lie~%Otf}Xp
zTj%+L8W?{*od&f$#B?GQ_TOI*8Vb9+d;2SyM+Fv7zW-JQ9W1@+_S;`C7Waet#bJAo
z{kyd)bae^ntP4B4xYX2CFMt2(i4v#IpPzpGaiFVfD;F1+h@2cK3oclo09sXjYhP{k
zR#311PTuxCaqIWQ<%brpZE9lLc{dL<VDla{w+8C>#_lfrRJ9ju(;4IQCg+&j*<M~)
z*bM4-?XCW<rJ~{@*6j*fVtNzlWbipi2h1@rFz|}W%IY3A2#JeZ2kJyDogO#o`fF2b
zF~0|A&F^1nm#<s#`~Cj-x3{-XzyE&v(WHrI(}F82cY1kwZK?lX2il4C>-YWt>$<wS
zq+W}PifZcU_?XT1T^+VID_|MF{ht6(k95)E#i^Tbmi+ke@bR^d-ri7GSJ$hqAGcP%
z-}~Jp@eqrsh{%c+D^~aw7Znv<Sr==)Ge$2oEbLmfJ;Q>n5!>_Ts`<`Z5}mix6?AkH
z<O+hLNr9=UOTE0kr%s%>uvgmr73j(?E^hAZHQ|AQ3qjL#xwp4n{qyrP=tSsMZc&Pg
zimTSF2?+_AvL<ZxwKb88LE}(QpFUMzvpxH|-rHMSK?9tiL%tFvjCh<A6B8#b0quL6
zbT;ks!DjZa51RQw2bDKgHwYMj4kXCTT&c1W)ZDi&&zrkn9GYes7#J>m;j!O;5jK*-
zz|atU=um6<%YVP+*YC2eD(Uj_%G#IlBL&nE0v&0=Cu6Z-#|{h7IRK~5oy)soDj4Cn
zJow<jgQrfO1l`}WpcRzwdU`^_!onP0fks507OmW~C+6kLm!E#tFs|&L2D<I;QUfD1
zs6PbC*^|}%&8&mge)`<~_3ifip?CH4&V>d9Oz4Dfb6{v#mTU}f&w#GQehM1Gy8e2q
z%G4=SF6>#ts->$7Y9QP+WMI&ZNKH*WFl)NUrGw4v%wgQR(@#HL^-Hexy&<BseAbUx
zB*wtdzy_P<_2g?`e9Q3t-tY5HojUd8`|nhVHlD*1?!TX|Qn@z{G@j}^4HR&?&cDCC
z4ULP_1Fxy7y7R52g~j&c5#dl@zq+4tmkoF#*M{ZZ-sZdgPLX%;anPP4NN7jtBD$~)
z3=C2^7Zy04I(>SwN^5(2xb?B5jVm^62yk_Eg+wZ-<LKeh;pFT*+enXrfg!5HZ>|;S
zd^^xd#+{v(dAk!OKK-l#twBwcD6*OhIt%;s)1ZKW3!JlG!~M#TAtSaK5xEQuQS0>g
z|Jn5F^_n$nvW};urmozvBLdtY)v~hs)p8bmd!y&A-R0|f4hKX=&g7G`skrm)(xsrM
z&z_xn{(0r1MNUVL9`*9`n|Ait^IZsQ(jJ(XLVO7#8`y4dO6@*p@tDVR5;*mTrlvkM
zOinvHtMts<R&McC?)`GTvrcDi1+A6>bp?`=lR@ix7c5Zt`L_;KT)h6OrL62+{rz2N
zTH3S1nT^-<jEsUn2Q>fw_7>EqTYgz{_0?6EE(L+^R<X8@2C0mSn&su~eYTJLO6T#%
zfk{b=tV&)eY`?7wzTR`yr%y$dd*f2m(?K0@FJIrMJJ{+}Ei589IXS(2e5M?KJn{0&
zDR=Y2U0qv2nRNdA_4Dg~d4d{ob#-+P*Y51C-tK4rw*=%kgPzCR(o<4EZNKApzJu16
zy)0o%sRj8Qg1@4)B^{cVE?ai$VS&f5_`}V%)!$}JI{NtIis<cmudc41o|KfdYVU=w
z8FzP;Ufz&+_{sO*p!uiw`+oabm%Rz_^Yar{Wt+u6{q)jxvAb8LpP%>Y!oud9ZL|I_
zQPI@&)YQ}j4JA0`-rW^?dwYI3xN4{mc45nUT4DuS4;Z(%3bbqd-f_@bL|bZqmn~hk
ztSDyj)r}E4uWoEy4B7+o<VgxEE9+IO<^J>SCN0^t$p|zxeQR6p?6SAFmUeY@v87rR
zJZJzdVet%da&l_Uf_M=`W>_JuJ78ciiHM52WjMdczUoT`Xf?R+wta~bUVeVpKtn7?
zjvR@aJ#Eekw~~@Apl;2>!|mDs|NXtSA+fpa-JO%HuPvT}nwrdPJOQASFSbTWhbWtv
zgrv_cop#RZwa(KgPhQN<-*?gce$C=fpFS}xXMLrnrsk%psrl;SV)wPa-hL`3CLzph
zJQqME%aap=xwp1>&Nj;pij0hGxXg6cJ0M^J=%5+U=-k4E3wc*PEU+lKmAU-omdk#@
znVBm=NARqT-yc_5S^0HUamiwv)mK;j`};fl@v&asQ?PLk28IP6kv5z%FkDD*?~|E$
z_~C>^2`^vYt2+uGgHD3du(#iT@w%Uf$AuFUl|{wH#W&1qO9U<6?d<G4b>hSY_4zf6
zKnpO|*j<R(aW@aNIM24~OGd!s`NAJ7Y@{rUmVmA%1TDwEyv)~x$!T)o?z>js?-XC%
zoPNGR?)t=u6GM-Gon@N6rSP#^U-q1$9JAS=f!ZlkrmR|~*!ZBt$~55s1L&Zf*=D(y
zUR_=N^lQ~?6LVc%--8DahQ{Bo`~4QQb*;uO{=g?h2Ii1KUb4f$pgaBkd(gpRqJn~o
zo?03j7mCl@s;|C!D<j)Vh7Z)+yS&_=KjZVH`0n1`t5;SAo95lIu$+6&Et);Ut1a=x
z8RPR;u7=0Ueo*6g=jP<R`1ASv^)rprLF4^_*BJV)t&g{lExj80>gww7#d6mdyZ2u^
zGt*d9SopF=HbYv*{e62ulh?)PEY%mB_3lgC8nybI{oP%qt1r(1Wy+Z|XBJt=eEM0l
zYRwwZT);JrpP=Lj!E<a-N?E^C(fNB-x8K%XeRb8LLr$PYAfP4Y5fKpwu79eqnPpkL
z?AN!qw==|7$e%Uf0o_>@9#^R<zIyS|%{Oy)eK^EzTJ`0H+ir)y*B?E8Y?^&dr}X{3
zy`I;cUw=MbSo`nibMwf}D}Vf`0NqWtxB7eDq^}Lfu58bb_nmJSJ8|Mf-%W8I9vy0a
zb5?9jK7MWG!@Hn4UeK740Z(cQ_!^@6-?#5eZH<KOA7x-@XxlgwaVi!A!-Y+t+}&^g
zZ^yq6?e?I4fu*G-X!FJF{Cz9$?k)!{<OJm+Q19yD;r7>SHlG8nIn&bCe!bN%CT0$3
zwrIhE1#Y({3xBS#0o_#&nh03BbgAjjUk6TdadBOmq8ThAE`I$<wzUi&=q6~8;lIAV
zo?TNrXIG5gbkLonTeGjPJ9&NE%^c8H0VgM?EoE<Ssm04%M7AZq*z@_^<pxG(pUD0B
z_xFL;2=D**b-mPn^_tgfw@;ZcVS!=tv5fck_MSR*DyXJr&%eL#>tDCa*IfYR<h9Y;
zwe0QV#bZk*g3j+=vu2Ij9nf7NkeFoHkF=MTf#JcDwNYEWR8>`Xz1?=Z<jDy^(1`Q@
ze}6aKerxr9&u7r0L{Q=UvII0-wR7iAE^hA0XT!F~M;||WH1pM!l|?&adiSWSKP#~^
zEqxWT_t&e{CWemPkBWAJj%wMOd;8iJp8YWz`kiWO93Am-lh0<H`pkXU05po}xu}yf
zYK~#@u@&+A>z1W?`1xG}U8)8;4d<AeTEE?|6-Guz;HmDE6b*a(_;!AI&<0Aqolk_$
z&M<Tq1&@oII&osc`R9|tl}!Gjy@;HbV2Iqdd2r>!QStbUPft#Id3y&>*NcTL<5_v=
zkkis-%d-Ce`wJSK`ct<bbQ<i884_#b_U^j23v^twN#>-LXT9ql7Fd8TPjGc{nIX%%
zLin&j$;YGOvv2Krk^$;Let&oOY+s|;IRl>9l8dg(%=9g9eRz1-a^1y6OO`B|ac|EP
z@z`A@7gq!>&XV0;^Roza#93S7irC#{T-@Bjk&!dGxVXMN?zh)6H4U}2v@Eia>FVyD
zeER97=kx3Dv4D2cL8I=0c<FBqZ72ssy;`tgLjY){)NHd{ko!Qxt*WZ3pML)ZU0wh>
zwLbH*8t5wNTl;Ev|Ea6*{mOIr!qVw+t1eu)pmwYI7Aq@j=Ajl&(7`7)cJpr*Hb{Yn
zGh%m@7+SlD9yTz^yJG>$QR?c)-&kZUY~zt!^yEp(=H!r{Pj{R<bLPrKW%o0E%vV-8
zxATGaj@~rvySP5ye(Cb%uR*g9g?B*LxK@A50d1u-PCpm&{oUQCU#n8L-v;gH1Dz~&
zd6{q2?y|LfG8PwHULxY|57K!p3=9no)+H|{fV#1^|9(7H4^>xHb$xq#JAc5c1D)O7
zmk%^DgU<e+CCh37I;0nLtXSG{i@w7TFF-4fE4Pkt{MZUQ_w>!?^Jdn^3T61(_4a&l
z+WX^Cx6Jj7Z8>JMkM&BcgJwR9=71JKy}!2?G~8DD2DE<tx&8m0oIwb;t>8y3(O39o
zWUK(K<lUS+=fVU<XA#i4ES?7~$NFToS6|I4>&XILl>wTlKJLJ6l6GcBT6N6!?CXAe
ztG}CBvlTcsv+;s1TDWPr>S>7;=zzn`$)JdZU<*z&lxAkY+(u^hQ+eBG%RX*_)=!{2
zRo`e_1<exgDt*1IrG*8w%KT-?svSEbcJAEy>*ezKpqmRsMMSRbya$?VkZcQl{t+~h
zv+wV>+mGLEzx{UC!#3$xG47M>emr2#y}Rq{j^DO&{m;(Ljb0xG8chM60bp`1ZSzV{
z+v>{7$+x!Uu72<!;b)B<sFw$7PkwuI@!j3sPrv_uJ$0d`imIxno!z}R5~iTzo44iN
z)tY}ky-Z|_0O&%5c0SoNeSwRM&sn-hZ_5F7-EIc<2@44=dUtpC>g3~npDJv)`1ryy
zGgpE}pC24x1YKmo&M&v7crT~0nuez4%5#suzqz@%{_pGft9i4HQoZ*6%io@NcNJ(`
z!>wG<wU*(N`#`5k&aeFzIrq4_iVA472Xw}DM#hRaWxMypt>3h1)0X`EcA&n*(xppF
z*If^p<F}lRM<SuDN9yaFo5At5U#D)`v<Wd4$-uCH5oO>lqbx>m`me9A)606IKy};d
z@bzJVffH{Au5xjA&;Ih_;;S1Q9~a&R%@GI-FMjeQ1=JV;t-G@O`DC(HY)0<(+pn)4
zIFhvSO2lfrS*xz;^BfM?U-#D}<%B?MON-2QTN|60j~_pR?qDh^Dgq6=fzDR`dg|hh
zb9TRTHY;DzGBOIfyQ?(2tY3E4ddFtAnX(JR9zJ{s8m0!Fg1vchNTG#{lwHk^UteA-
z&whKuUYwhgGcYA(iI9+xNyUeRzh5r<N9`<1oh#*WBWGLHUbg>LZx`Qu`z<Z<b%v}}
z$%Pexi$$cRtM6>Pa3SF6ks~WWYhx{omhAiYD;u=tE7Ek+%lrHH$LLMJX_%EF(H0aG
z^yT00_p?FADMAu1g9G!Gf8mx;4u~?@IM25F+RvsW<H)sPU*Fuk{6-=a)KI>;IX(RL
zo+sDWgslc$Ahxskxt5yRvX6(i3Y6`R1uf#8VVJxsH||rmT)(@pn$LwB8<SsOeX!Kf
z)y)lbVPD$u6_YRf+uwb|k)a5>t!%=Cgt8v1Ouyr$At6(qote4#-{0TYU+$STW5$Y`
zo6}d9zrW`@Vck;+lZ*-Lc0B6Jnmzr`tjjO2Oi*+-Nj}EY+SX>~xNBFY=Ktk)cb88;
z{LsJ}(a&sPL#a0x+yu=(-xPecW@n7RoH=vWbnET%DBHa^?(?C;hfPyYiL|!2n+I*0
zb~tHc#-SEYFE6iE-|y^$tUc|Wu<Bpc*H>3_X05!ktoZr4(kv0?FYoT|J}Ps)v$ON;
zqC(e*h#AX#W-9d`4_;qsHrw~{@&4<X%jaJ6I2kpKk(n*y$A^bs?fyM_^r+<L)9I&Q
zmY4-?+ST3PA084i<)-1QBYE3bM{mzdI}QqW2)@98+NaR=TOR!J<Hxk)D>j?u-kNc*
z;o#FE(CYL}5mMjM84?o{rR?i!8iKdlFthPw1bm(p|K;^{|C1+AGWuLGm}^yPWbHIp
zvTfm!BQBeh7l02lxheSSj6qM@N1Htlnz*Iz%sFMi(<^U(@5|@eHy15lY?^eWgYA6&
z?QLt@_~qpexbR+{G|xWhv{gT%T>T-B(!iWGwWWncvMsT!$I6(;nUj-qSsG}nyQ!(k
zZ<Sk8Qqty(eTibrFRwh<%s#(luAs8pjH*9YGJHpm9h<eS&bj2xjf-zMGM>FD+x_U#
zqceSh`f29RUf$Tacvs2Gq99WlzV>sL&*w0xX3cElm)Bc;wJOLIl=xPxSizv0HDlU0
ztL$%|5tBO(hmp4ZGB8|Nvt`RO?nygm@*W0ts+faTyZ6g6uDmRys;++eY0=!0xuDI9
z$B(ls1Rma!dHLBA{cZVKx*sk3mt7U=&)zJ(?#rvI+6tvrUtU~%B=_5alZ(shrJBK|
z^UpIkpI@JQdz)$L-(R41frm#2Xy^qJfeZ{+CZBx+V}ocJT`jFsZ#cfDr9HcGBcipf
zjcrL-P|zgs&<elD-f1cV;w%3vX=-|AW@a+34wu*c_)}O?@@7`Q^_AY^j}5Jz_Ey@+
z1^2&RvSdlamBO7dpbIv?y}vI%p-R_tx?XI`MwVxv4}vc6srve=;mWG@6D9~)&h-nv
zW+xdK7^tPCWdzL|8El{;2Q-82-X{|n5;CRg`@6N^B^ule3=9sYs3m8Zl9JMyzJUC+
zxET2pTj%;MZ)$Fie#&~du}0>sja<~D&&MAYY`OKAuk^Bz^o$!hX05HQn)delPhS7`
zbgNB(l9EzXD)VFqx$=n<Co-<SI_a97q+I{<P`PqYh%h`zfBN)k6=<;c05gBa_jh-X
z=lc8kT>~9_mVHg<W=@O}=t>_G@y4GW@B`Br7#Nt2JT00jyYSu|zvY?P?JX@VTjDY@
zG8|rS6=}SaZ!CX!+K)dIqw?}hc#Y$e{o5jUTI#d7DagAozpT0YuH1&Iud%yTvsQxc
zc4J^TaPs#4`u(5@v+Q*{m)&}%I%!Mxbv;m@Ov<8Q!M8UzFCXCqrTIC?)3FQ;XS*WB
zf6U`)Kb&~$R%6|sGk3&|Sw9I&o&B@rIN0*{h3&gCR~~PV+{ygc>OxR_xL??U_|s>t
z%s>1Ana04Nd-C1g-JlJvTeGiU%lvb!R~mG*=i3__7f%G=UABT7Eq6_;SXknHrYAVq
zd+&qU&jqqB1@-q&n<c$m%y@Rz+@5Jwc9796-s#h(Eel-irm3vFIPUYNO`A-zu4ufy
zzkmNk@G09Xv{8&@U~p&v<ymOYeu1lop5C<;fs41~-`~e}*1q6DgWiq@OqF}@9bf|)
zAE1v?D1oC8Of1{+cH8YOxwp4XUbPW)D0Sg+Sw=6Ap$imIQWID)n3#3v*4FH=KOXn9
zFS(}NZ?i~$-w!2)tsto@@<<ckAOR?Lm<(Es2%2*{b?Q{qaW@y2D^|yze|~u@d;QvA
zTacngcV?ts6G#MtFDwDAam~HGZSA!}&`}#k#>S@U=jKEm&%3$F_4G7dZWkMn!mlYP
zqpKhx2+pw8($d;e@$pgAanPJG=(^1{VXNm=z0w3VoIz8Sy~UtKu`7d@pGtfD$&(?Y
zW6>g|-240XzAAHaYD!8<V%p_aRke#x&L*OCcli3aBCENKvCIq?zUUyW7lGIXA=e(i
zwA6cR`uTZM$6MOlU$0y~Z_?GQsVb3c!$8a4rW}8~vhd!z*xg?~oz`d9(Pr3UcEA4r
z-g7pe&#bD~4qL<VL(1R&?-#>t8H)mi2iaRx?B@H=uldvoI(+r%)2B0K*%_pIkcWOD
zmV(Fyo<IK9*?u^{ytS|T!$J0|>tc5&zw7SqzFhnLZusjvpy`CV{re9}GH#JMdi3b6
zz17=6L-P6ie!5v&TBf-(y*m2*bLN{H8$qKtdi#DPfi~E$T)8ssI8y@~YJa|A@y{B&
z&B|AzA&J^n?5A?kl_g8%u1}phHO-x&;vdL43=L_Z6Jf9R$y#U0OrA4mP2}dZ(A~M`
z=2(JuuV$~=2)g3y`~Lq|HzXeRQ`3r?2-@AK9kymgVbA54po?Q~ZOL3LXIlk2?b^%J
zbK=n?%ZGEeY}u0B_Y`!k{k7=)wZY5&|9Nf?GH!LA{m&<pLG}LSJD^66se^~7=f%6_
z_iN95`|_pa>>SI_Gk$|wD4M~`uB`mG9(0&&)Q*COhTs3b^sm1Jnps^?RT`Q9^V8F+
z-*2~XEq;FP@ix%$LZCYXM8jhin&sXy@nYK|2U?C|_xsIespBlHtS6rqf#xHu-fp>U
z0vfM+dwaXzSM!`33#Mv^huyWS_^<%9IPPxU@3-p0(hNQ*Q*92LgW}@y%37+lwY80{
znG{w&mFr%*bZMHqgYh+?^V~tF&-Mm;d)w-N_+#&_kOf-{04{(YT-la#a#GasJC)Dp
zZo0W@|DTIlTVHLvooBu7=b`nWQA-m8$GM=3%2tQ1UG;s>jT;f5!>~ci`VSpGy!!6G
zyt`JSA|f7>Hf`GU>dt{DXU*^1s9ioaRr~do14mweeFeH2%GI?MeCE>eUQIncyS#dC
zZf@y22cGPFKF@mHy*oRLr9)P${r>(Qv=M1b($Ov{=_mR3_C$h~Q;X?FEvbILH~e~B
zb#8BOTEncG|9`*pR@H)6MD2cO_4i%*{>i7GX0@a+T=-M4jTM|!z=Vmm?nkF+y-lvg
z7lWi5Kgc-wMm?%@%-XrLFe`KA@kDRi`C#8S+)7PJdGU7p{dI*tMMXtxeMLYEzV%{v
zU9ot!cKf}cw6wIn#!O!)PMo+9<POlF^sds^eYf+rMqS-s|9{o(=<RuHKmU%OU;FK*
z;dcAKUoKmn{r&Iv`_;3idt5a)Sb1(&>FX`k-``pF+D27Y?gVWdeqZ_Z>%(?=(2zgq
ztf=0z-hH5>8!JCQ%e=J2bI<z@we9)$?Q~;y1njN;er;XsZa<54_5c4#S(Rj5ef#1?
z#@QK$i#3&)91euuZxR6e6+%oF5fRZ)Q#<xX;_IaO^YhDC94?)o-*f%akH7y``OC7b
zx-1l*Y`N}Y%$6gcn^fl6gEh@LG)*ryDm(af_WHeHVXL<uGYnfDdOfasZQj10&xHFl
zwY4vU%AbUTO>C*IufH8&=GQPZ{J7&czpT}gz182dzP`E&8fvStn-5+U2D-judVJl=
z%l`I%XIQ5H{r~1}c|}O-zkeUAFDa@lY>`tDaqPOnGU1+Mpo;>NV}QWM1}^SRyP8(7
zS@Bv+qwCb7_@k_v6Z=|NS(bPRsFXNy&UMhpR8g$0tN-vgr)`U;QR1Wzb+Oa0o1V8k
z|I=o^=Q*E(Q?<9Y7#{Kn3Jxy)@gcE0VDg(e_VsZOA3hYj4ca6>^K9BopJg%qyu7?y
zC4T?>`PAw^-{zZZTDir+D=b1kzrV4gaPhj>-P6`5f6D&&=qRYXI{LYN`SRsV%*>#g
z*fi^kN9gLX(2$TRese59o0l^F{rPz;yBE~K-c$M6r0&lTrMJT0+d;Q9q@JF(^+uZ6
z?9!*FMCV$SdVwx$TIk%~Q@h-6ZqV^QSy3seRZ^x|DJ!49c(KBFwi##>L05l2Xb-LT
zopd#Z2YgKM%NiIM7>=Iml{N=mhElzKqJCgt;I}-+2_Z)3kM7uE(Y>01sa(7Bd8w0A
zQ&3RQo4ahF3!+x<yAW_^%8}#XT99GGxkawsMR(snd$ufne(kkYQH$MrFKx-ZJY~w1
zDUatI?G_hKXkvPKcX#<Tg-N?*?P?-GGht<KZYaL|mVFqsI?ThPLq<lXr!x1}mW>vA
zCMG85875mds?UtwUFO@)Cwpr1`ZJ7bS677wuZ`MTH23|(hlwn;A}R+`9v*7Fd2Q3w
z3l{=F8`#Ajsxq_jT$p27ys5=8WMz<R=&F#w<9)JUk4fieoS9(=T2TD!%ge>n<LhoN
zt9|$nG+JL-S^3oJIp}KL8yi74c?)`OKim&mb)p-+P3QK{bLY-geLAV0drzC;PBveq
zKR7RgQ#8Yadpipsx9yESv3=4FW3T0l_U(!d+)?*;*WPFc!*HSb$(HK_W0ovmu5D#?
z>t5~?Z_hW7!$KpT|M>XWs^Edcx?<3Eh@q=OPOhq&sug<a!NKO@xx!LXtAy44BJL_r
zkoTQ!23mi3bycW#^6h!H)u3i#cjZmi8BbJ;8$6Hq$@bok-j;Ln^NllK|Ni~^dCva>
z%={9KTI&AuuDrXu`?Jlnz8^m-KqI%8-foyu_V!j}?HW_iaVQcJE1o<_NxnV9FnLSO
z&rdoJRm-a%G_rp=t-l{sKwX=p>iy)!i;T<n8t!b#zaMvdd;WF~0npt@dNDf^j;~`_
z@Io+w2@(b%QX|ak5qsIWxz_3L#TYz6i}D{me*E^X+rByW_4n@SE|}5X+Z&pbvu5w@
z6XO5$7FcLzp5HuOFE*&EYS-S|AOjc}ToYbiT3UHd(zdE(UzXkfKcCGa#Wgg{&CSow
zFg%=ed#*#jb=K8YOJ7}GEuEar<nxYY>J<I>xa8w~XE)iZXJ%$vmAsf>xJ~VVikh0+
z;Wl35W87joCqB=x4qF$qvZaN^GswZA;cWc*|DR6li;9V*_3SQvy$rO!HpM8ibkF9^
zn?ZMARaREs+_L_6?^gT#h*bd#o0j>_&FVRuwmEElT<-Bch6OJyZ|+8leFmf5b$@pW
z2?;%U_b%^!*qTXGrhryJS8r#O03GDA%y;&!-Mp&>zc6Iau`c&JJIi!)xpbIzW}~3S
z-E(uTmy78}-Pp~$`eQlR$c9UxyAO80TOYS~msQ!D8S7_(2Eux!Ohp6*C%)b_bH4-M
zjVRE_=%YuVrO}?C6UsN8`S|_2c@sBiS-_VsC6-oJY0>XNcga<MTcfhlceYv8lZoy<
zwYRtBp8g8D=;!XP($h(I_Z&HLB;&*c#aTwFT}DPmTT)I6fmTGFJ9n;9?)PPXd&%wX
zywb}`UtfD#*|Rk$IQZ*P@py@3P)y9V4(H?JGmBQXmXwsdwK=^Xw1?b#x}K(yQP8}3
z^FUXQ%hi6lShJU3Tv%9n^G%(XWfH#66ejH0VF5~mppIWk%91^M_g-D#$o%#F{rJ$;
zVY&hDJ3Bi;o5K5Kt(SoeQ&V%Bsudda_*gIK_^Hs<VQU>qV`F1=kAZG6SQWZjL{4s9
zOAE`-A3s*4o}LC;g?Z=B9j+~Ibu-VVwYIcme13LzSH;IgptILDr}=`eG^_pfCGh5^
z)c2n9l`k(Z?>}m>`#HNOs3^?JTD9bMqv6xj)6Z{Ad$#lGsi~(wMcmzAzaO-E{ql1E
z*VooYgRZ0Bo_F^O=&JDgKMV|vYLEmAA{&y9=9s<y@$qri)m2mXMsGaz@$vCq{<(}t
z9YH72a~gDZcVB*bdivYDY+enZtCVIiO#bnsB6d&3#e2C7ZJ^VQOiiz@(w7!tKi)6D
zy&TjNW?)#r(bC%b^29{to#!|?I8GQ&QB>#S<C8MUnBaQi;9Wj>yETuG_peSo-1c)7
zZ^Y@NM_s3ChhJOjJzYifcDMYN%*)3(3_N{&u6%ra95g4I^E&tDrlULlo>1;z5x2Jr
zbe`PT*Vjd5W!L`w{e5-m>uWdVq@|>?48MK;e0uZ$mKK)Kl|inc1?SsxZ<oBiWtw|q
zgX7;{Ur&GCu{wNx*5hNnlT_m4<3a120|Nsq*QKu&)eei;bI&g2gaGJ%MzhuR+b660
zzuJ7>E;t}y0;sZkI|sD6D|~(2uV1g%gD$|e$^P~0mzJ4X*d$O??kau#>ekk5@S>of
zpPy?R8XBH91XT`heKIRScXWzshizH)J-+^L=;rkE*V=fcK~>6I8Fh7aP`^mN=7ZzD
z!?y2QCdpWVkL9=sQZaGj#MF7yr%%6E{ob}$-rny1`R6}3mb?rCtr@f`e&)07_vxwH
z%gyiC1W#7?KPR-WX#Ld{fzE1^PyX<6^b>dI<lzBbKcRA$Z+B;3-#Jj)`2X{KJ?NlA
zk4d02Pbxp9yuGv2__X2W<^JKb&2qOS9Bfjmm0@Hs^aP~~2yRGv{@`Hqx4eT{sw>0q
z$R9d<c=O*4$%Q2!9yl^JBuxGAq2TE8<F|M7t}cjMyu;Ja@7l@9>TmD1h3ducTeCWR
z{jJ@Q1+oDw*VaZ)e?DiSbGz7zZxa-qb2ixpNW6Uc@>s6A`f{D$x3^>_8}75tP}#gT
zdb`y2+gr2MC!b6yta;Wjd3Wl%=;eO0mDSbHZ+(|F&%Xyc&$j2|p;qqCHfbj(sd{;P
zPcHfWG23Wn&j!BeAMfk`XB&b}Fw70J-V8eP%D^B1w7+QIuUD&O4tu`?HD5sMcZJpc
zo@CE8PCqB{P%ys!Z)xBA=b%36@AvybXTp~J`|~p<``wL=&j0@Xdv$a3^04)BbCWAN
zRhBMY`ttL6`|HB~HWOd(d1GO1oqcOdX4cJ3ORueupPyUNsdDt#v8+QaoS?KG6de3{
zYn$n$Ns~kb1QsYdw>^=FQ@YDHd%jias$bvUW`F-a-N?vD=brhgcRv>zC@Cp{j!VkC
zyliFi@xGgF)9-vdE?*B?lWp0yf}uh8#<xhs{znD|>5h($3roGHhip#st=>Lq^@$T6
z-K*;uk2+RW?Q(K<zPiwv9VGnaONp#S!GU|Z3tCQ`I03qM-m3If%KNY)(AvPizrWw!
z&8yJ8xBC0D3e)S4o}9P;zXh6wr&tLJ3ht`;xoPk13zJm6i|)p+4$}oq<2r1;y**!F
zUVeVe{mq<weAkY23Ui0p>x1^bPt^_&SsP_)X))zo_POe+s#RW7wLnK8munvla&l@~
z7r#HRXLac6X{mkt_wV;nn=F_jASJcx;o<i5==XjNohMU*Zg0y~^#qL!HdTOb5<NLt
zJ-s^T8G~?ref{e9hu21L2aW0P{dOxGv|IwT!0_`k-^z-LClx-=CQME|+@`6isd+r1
zyXnTZ+}VY<FJIn#;@<D7hppl|hk|_6Cja^K=gP`p^{cBwz11dry7$XnouumB(=hGy
zbbas{gXiX2udTb&FK-{0n3#BMhu>T)(8L6&&Ym$t0yK-V|Np<;g?*r^aBubZu#Aiq
zr>1C5UK$q@Gw0XW*UNY8ut=Ugd-iP5U_a>G&Zw<fUOqlo`edy^H{L!j-(2}Qt@gt~
zcF=jKSM3*{oUH!(P%HPb9iUwh7Zx_3ny$aTql05@?C!AT{`1Ygt&iI31sV>&v$J?@
zoU;DPl`BC<(|mose!tZ1tZQplPE>YZRr>l`QDNc5mBGuw+jMVkcE9xY_@xgI4{y!7
zsx|xT#Q5ju=5Cfq|NbXHBK_Q)i=flRT)V|QC&|dlUR~-fesz6(yxL^X`ad7rkA6OM
zv|AjscJ%e_{QX-q<rxatQR|7!<9)JWv4-d8mA$!<Sh!VX!Hyeyt3g|Hbj{7ptG7>D
z{P*|w+h4S5H2(hk@tFVT@89CDKmU4gu(_+Vb7Q%*gP6E}+?AQe=^@MgWI?K5yvP7u
zetj<&T+#$&y}7;JUw`kHNgq|;J$m=?xcu~!DOwjcs!jF;EnNWJ6f5&Q=k6}k^9F5y
zKwEE2GB2s9s;b^xlUDfb!Gi^k&1{+H=2)(Z*|}-&ZOt&y5rbQ{m?Ym><l3!M3<_D$
z)lok_KAxo0>}JHx&wu^r=jW=Pppro=WQBsK+k{S)-23}tGcz-biZ=b}+Hf;x8^_Ia
z{tcc<NsDS~YObsf*9R@C@9gXZH6h*lWM;no6TIB-WxxHu2`Z+Umt4-yG7Sz1nR4~@
zQ&l6QpyhsZjgHmT)wzlZfTmkO+eh;9@<12yg4S}d%T*|x-cx?B(jC-gy|~z26?8=v
zXgY9z-QP7)&;2SqzrMN(S}elK!jiJnAJi?nu+UjlQc}~?s_xGYyFVWe=Nxvkv9<kr
zEjs@tsN=mhYAfhG&WtN70=2@|%{jWq{9c7~^tPP9{dIp!USHGoytI6N-Kvw5)lXl(
ze0kNq_bt;)UR-bl?Y8{<?5ys$`foSWf4$j!9yGJAtdV+ePbFxU+p6qM##O1xpSSP-
zOB0MUDti+Fx(N)_X`2DsuvYu)<?>lZsa<El&C9h57AUZ?u-sVE|A&i@Z=1yZznit!
zoT>lK#xJ*~-~OM)>1syMcDrMJve`A;5+5FF1udPqy1$;`ME@np=ZHB7291x04j(T4
z_9n7=`^3ecpPzqyq*M4?9`gy%m_O(`r1xe;Q>IK=GS|BN)^6S@1}9IRytOg8eedlP
zfkj1|w&mZ?dvDetlY4K^&1K>CTem*CCl5|wswX>z)vxTW{w^dOr{vjh_bX$f-27Ry
zR;8YvCYsfI26UWy;p1a>%^#{x0u{px7ASmub2Iql$&=smmfrxa*r<NLH+|#Vlj`%&
zl;zDf%k8<naN)w6aT<xQudO}y_RK;4ew$Anf)PcZpZUJMyW9Nq#`JS@HiDDT$+-#L
z>GLX&-Po3Juu0~*e$0*wFaDo1EYG@eXsP#fonyYUOg2Wo-3>Z86Vy7GsO)Z%eQiz7
zVQ-a{X=i7FMvh!>Tmsd1Tf_S0Y(cADc_ochZaYj{7rPs@>|gAm$^6=HGlhhOH?IXp
z%ZG#Ppd~n~*YBI9y5~t>-rZd<=a%0yJXX$>wI<bQCTO`z?(J>5w;A{*pIp)@tRBU(
zcE;H>(4OJ2^%H0R{r&y*Wq*6qW9RMv?|F7^?rhaPPyF;j$2N28?@7oxUGrwIh_LYD
ze*1qnB&@BiUw=F<zx}5bA0OYZN8S1&A|g|AC;XgYn5?5GH+jmGCA!huZtUS_n81NJ
zV2FW1BpI}E!po~`@9h&xwzjdaudhG<&AHW~aAWoNyx4s;H}B=9WM5w9+tuH{y<A$O
z@!Ol5i@U}3Z|&~Q$-TE{=4Yv+Q7I`)oSdBA+;!V_=+L1a?epNCT*IN+cD1{bl9S)w
zZMzy169bBFr>ie6E^d#Bi7A?ET>R{e)7ptQk8}#>hOJ&=S@B^(-Jg%{)!PGgVs@AL
zg7zc)`}?~$*Wc!23uu4N+dpR*)h=GVXjT3$W}4+pW}jUpFO%+k`|>4Zb=caT!m@|V
z3l}atmdno0-u<(3r|_}QPbT}Hx_mkK(%b8Mi>uay_Ng0PleDYZ;mRAmqwsOt(H%)g
zyUbS4om=?$*vaeH&CgfrMsEu_Jx#Z_ur97R_wusdrsn3)d-OqDQ4$gs81Ae5yew>8
z%*?kj=H}+0Q#Nk0Ro=<HvLaCIq4v+0e?d#tzr4J>nK$<2n_lyK0c)eS_IzyPl`eUD
zN_6%0lPB5bYZCUD$8S#aJv-0V`h4;--`Q&J?(Ux3@0;(vF0O7_{cR0sDzKx2Bl$My
z6fQ1Nts5n>?(XiOv9!m>`_Gr&n|u7FY&)OqCM>mqww|8f>+9>cmrF;kiQgZ0eSQ4)
za%qQkpx#*3*H=m9qDL0H_kU`%5Sei^=h`gO?5?|^zK0JT(y?2>ClY>pd;a;Nr$N=-
zot>av{m>5df{>fra%b<2J~5qLz9!(^yLYXt9=?0Gj*VC9iPiBi##M%fhTs4Gc2RvR
zvzc}C%{4DxWVE)ogSG-yJ)IhUWq~8}+UV`)W(4mndK%L#`seRo-D5ME-QS&%@tI@^
zI?%rC?X0(Z-n_E?a>4o2hYu%y^4)#vXW?>lQz~fK%5%H^s|^_!7wHs#e{(ar#j)h=
zt*absHatBlzi81Sonvuvab~MyBYbC>80O8ltq$9scX!jP9jiiDpSpST=Bk~_?tNP%
z{{MQt{+juW)4%TByLZe&N9W9|<m_u}GOyZ*i;MG08Xb{XzI5r!?f2_8?>m_T>c9T{
z^z_(|t=Ho=Yi&4s{J48vUEQ&Y>+51$Un!fveEG7guP-bjVg_h4(woiaR~0@!2AVW5
zTpqW#>eq4me~F*B+S=Hdl)SiL^Zf2#bED!7TnsmaP%G@WA08h5x$9SO;O))n{d_VO
z3GdAqR^QoC=&T*SF2v2PZEy5MmDqhXk^BFA>h`ri(DmEDq-0Cjnuvv8zLZpNSMu!Y
z=>c^iEY=4qEm^)i`{t(9uI}#5<=T^$Oqn9W%E}t~m$4pPwkF7`tE*RUpP+wsw)uYb
z(x9Lq(7p$!^_vq9w>e$ccqt<*`}VHW#O!-}cKWDI{y4w6xmhc0&5B=NU%v(&nsYtA
ze(j7I63KO2v#xH*ysY-~*RN+0n_aubiV6!2kCn5}m}66Ui9=ys`1*M@H8ncl()kQ-
z?krv&6cnWMEqz^id4yM8kA&f&9eWEN9@6=3oWI*TWATb5OPAiAT>5F!v}wzVo}Q9S
z-h4BsQ0|7;@jhAId8fa>y&e8y*7m%+K}WkpdkafSN)~3Psei8265aRx>}>PsJ?bU}
z4;)ta=U!Vgv+(w`_aCS0$KQMO^We#oo}$`eA&cF5zkIpu|N6Lm{g#TmyB(X^Zf#2K
zJ~drGf3w`D)mc|pi9Mceo_}klFvC(=)F{b6Jxv$1IDYT#3(zHN)!P}Lcvn>H2wNMK
z`h7z?=seiCJrOHct}J`Yy!7x)<Mb^#H;s1BzkYpv{PR6-ox<|+>;M0GZtwbO;jcd)
zzP?v4E%h#ad&_k9H}DXQLnf%D0*Z?Dd%w-{eYNMqA@0g^oP2zGU#wnVTdQ5tJ89jL
zxyi04&z|*Nzvoj|pPX%$;Is*{;o;%k3+C=-_5lq7KQ5cD7rRMjzU37qP*3*v^55Uz
zo9BtE9a!Q$U9ajvBfH97zWEk)e|ButS5|g*bab4wWK-(tXWBkW_D1Zv9zi)dITP1R
zo}GPtUFO+Yrn9U{SIJesF*MD%;E;NH+STjv^|^-nhK3iPW$)g#YgO6XTgQH!nQ8pf
z3Un6tuk-c)7K4t6h}~T_wZFgr)HL1fkGp+5JT^q`p9#9NEosjEd+)bpU)OuQZTj@-
zudc36|GIIiR;W?l{T+pi18PNDmM>opx_AO~lkwK9tGk}RPJj0FX{un?;p%9HF0Yea
zL7>@HaH?fsxHJ7s+GbEw@yU~vt@-!k)F!{2_gz3pXpwI8wi7vK_djoKJOmoZx^(H%
zmHqYgJ9q86_xbDjxz@{{o}L~ZlgXp82Gj(6KEM8210(aBqPX}S1&;Rr{}?|v^;&Y{
zM#SGQm;JdoI0BxYn)?3dFHqNYQ|f6ELBYcF*TIWz9@Kp}XZ=3o>#M7~ik^1ujXoK?
z+;1-ExZl}VUR_$+4ay=bR;-YD4mzl#*ZiKw2PsKO$*BExwT=DyyrA<g7dp4!+ReMW
zpuBwg^y$-Ag{@sBrW>`Q_V+i?sf(cGSlVlrdn@DoJljc2n%ViI-kg@XG9k91v%S4N
zYJ1+=ySvM!KZ81RFUua3J-dFJOE}@tg9i&99&UeqnBRVi3g}X8&_!DtpUo`=P1;sg
zRESi}y_3Q>Z$jSv{nd(AR#Bko(`owg>tc78X(}r#pHJ?3_4l#YR4q*#o0v;)uZI{L
z89jOMV8Y`+8#Wj${vN#CPt?=@+K%7l;Ws|a1oc>>cK+olD*pWJtkc(t;{5#lm6eq%
ztG>PhjYWYx$jHpLBIo8N*IjvaHy#&@F}$;9nE{PE5aq?P`R1DYb-#TlPMlcvX5;ZE
z&z_a}U-R|z3o9tt&?jeG<$sO2>(t4~>ZbMoYCwC;zP~yBDs6KlsK2u<=VsDXcALgO
zT>Sjkzu&K4-^k1k>aTuJ@!foLjcxU}jMLL}z5M<6t7kL0DypfueSUua`r>}ORcgMo
z?rbhSKi_`6sCJmh&8xQHjMo6_hyMj#scuoYsHwSm>ZD0Y@271lC@KPth=cCLoqY{-
zr1-uckGf^PzrV53dE>^7pFVxk3ixaP|Ig(|r@wp`*4NhujsI8u|NH&vix(O1%ew9~
zGP7S<6KOpAI;eH<?95E%m*28eFJ8O|8rog5huKGEW%l)TZVjFu9vvJ1URdaSELU7y
z+%*5*o`Bju2}7mZ43p>A|GSyw7q~KV^RlBq-fa+%_V)Ay9k06ny#4=}!oota-!?Wj
zPu{;@|LpAS*9Y0<uYgWy&bYWp>8<;uqrV?YN=kZpd7U!jd3<T9_bkvAeN9c9_Q;1X
zcH;$Yx9F8Jz0}Nax1!(vU&Qe~+1=^2-a$!8Nef@y)Y^0G^5x5FrAuzFUoZaUJqN>-
zGSs-6vSEWk?4F81P#4IV-*(Dd8FqH|*);{9uB;6H_4RuE)Cm&;Qo{MQ*BGUqI&t&n
z&9tv~?%v(Jcm26@=YH-|3ck51wRp|s`*p>uLf6IYths*b?Z2C^p1*kXC@AOrbjY5R
zmASXKefs`g|I1?)Q&ZF9wb$3jhZhuV(2Lm-u)?%qkBh78%ir(!Uk9zC`1bbp>64nT
z-52?&1#i2}z3JMqUg^@8mzE}#9^G^1&fUAYzseW-%rv@bw|wWWUC***!^5x3%$NQg
zefsQK-Q!VudU|FnpFVq*c6omC&Z4I|MSNndXJ?zgzO%C!G<bC9?p^LsZCzd6<Ewks
zR8=!yUt7z?%d5LddlID8`hR8c@;=ZY|CA|Hl0;Qz&6>69$&(b&U6&rO?7!Ve-pK~K
z<qLGRwUkkcN8_vYaeJ-KTY`>q=<oM$d?lV97Z+DlP_Us~S~YIAS+348c7C~#>3XrC
zW7juqFz^JORua0q>}^i}`&(OAgU(R#I%RoaN#y3VqS8{`komn*rl70OzP-D<da--|
zs}BzkXI)y-IZZ!a&vRAW-d$DS-bAi2EehV66?%1bxc|e44=3fZpIWkXsp!eqYd|^g
zQK$Nr^z(Abv$t>G?$$527PNBr{Q2{bY`0d6CY5}C=KFYCcenSp_ue_TxA``+^IzMV
zeZ40aG%vIwa4~4^{_5K3>q-Ca>@4nH_wc`d@%>358<UPYT|Hf+w|nQ#%qJ%%vaY(k
z*uCHBD<i`OzmGNUBB0C<!3{A-jvvqd`ROTWjQjbyxldoe&VI8xe*ZpD)iAkqSNZ#O
z8<UUUS`y}Yac}kaq|oIS*H4}O@bK{alU7F${`~x0cij~+Vd2HH)@3g)EOf4Ml>P2g
zRkf?^&5ec3?0hSdkN1HVIP~%xR##NKc>Pwt2(}hrqPyJ5aE{<SHh#IB$yTbZy8rch
zB#n=yZ3V5EnSHhDaj$t!koNl0cjBO_fqk{R4gEYlFM=+4uKu0}n#Aav3obVb>Wc~s
zCw6yt@4dYveOKArRhv>zYZ)3E9=G(KuBThja1uQBc7ID|Fz6s-)>XZ~otxQspFDlK
z^u~<{&;Q&8oSdA7_rhOZTI$_*y!^!lM?XJ5FK_S5N4v#KKR$B(`Qt|f%ZwjCf8Jbj
zT~OH#w2xv^-u&O79?rS>_WGV&JUm-YvZ@wcUKy;ed_cv}Fi_e&?+WN##>=LcE?p84
z5J+g5KEp@Ncb17~{r}(hL)XPv&R#b)K73t_VP180b^6WvXJ;fqMQc}A*Q65bl#Fw8
zEJ23etX5(zEI;7A)N3kN==!3kr;fe7awP<GDvTMg0z1PEF_d<Z(CbG>yFm-MpS*p$
zHf(Ja=v4Yufs5N7J$_vJ-~eOwcJ?V%zOzgMw`N@}d2vAz)a(asWT^dRa!_@{?Ahk|
zpwnxjx95d^es=aNXor2^VmG6iKA`!XAkbv5Qot(E;CSh)D-#zlUaS|hV*%(OiW3u+
zZN7n%(E;1X&z>y<b(E*a*PSc`twI2$ThPej>avWC6@K$<X1<<tT&`Lt-n8(4VL`!!
z`Sa)3{rwv5xt-ZZCG+~a*kg0<F!_K=(&x{YPnaO!8RX&70ZJQ!36I{t&z~FznvXg;
zSzX)IG}L>#UT9I#rj7YWIt0xkmCZqC9r4@$N$9En@sNEs`;0Xa8xJW>_zAk4JpTW$
z@Y(AE1;W?GTzq<ZdT(Jf8}FtwmH+>K@BJVY9v%*w*~q=MWoNqWvy}V$YQ-M6%T=ui
z_-Yh?M#a`P_ISU1_~m83+@Zn@0VOCM@F^A7*T-LP<CO*-eFbWmU0oG=`Qzi`Z|{l)
zyt=wF*nQ*1jlaHJ_MbX$Uf%mM2GGDO=nR+%69kSPKmK~@^tekWC#z4LG9~5xwT7Ux
zCr^5ozPfVp&CSid+9$w88pECJW_JE_rUyWq3|EJ(y<~jeX7c)7-QxP^iqBp4x1YOy
z)(-ovnU|LxU{sp~x{kM-VR9ogJE-V6Ru|1WBV=7nBq&&JZOtxybcD0^<5BTROVZBH
zT3Pw|87Rm=TM0l1r@p+T>UrtY)6<|tGJD<Ll#@b_%dV~p{W^XBpQCA8xswmK@rpe@
zH`h8EGzB_MFE*=(omVPE=aBc3J=N#ezq`9Tx~Kl<Q*kCAh6NJE8_GdT^}y+Yfq~)1
zrCw?CH+Pu|?i<WL+tt;jw1?$rR7}jAz0nNstXo*YnU|qj${?X3CN{Qs?qtg?2c*(A
zM>;w>?mV|LeEmGokwxow?XXYfn`Ke+V*_Xs^0<7x$E2E?nh?+>AK<dM&{{>sWx4<S
zFej%bm6Lbx#`a2^Z;M>7?A~XRcfay3IEAd9FP)yA4my+=+<^ow5X#ER+Lt}ouGZ@I
z+w^mD4D;;&d^lWGR(7s_v1`J;J(XgQ_tpN6>RBJVd)bd470Gv2g|4o?6dt!Oe*ZdA
z?J$YQTA`~%epOz)e?NYzcDUIw&@O<Wpdc>HWC9Bd28N|hKR-Ray1V>+%yUq0UtB+K
z%dTh3d}r%4@oh3rIU%t6^}~PDEWrhccKAAzLpyetyqxs>qpVelL6h0Hx3`zq{{ANU
zJ8El|s=K@U?61E-M;zAt{B-Qb#fyQBjg4lj=TE;LSMAFyZDw+8ciG!ZCnhSd<-30V
z#0k*WmMgnTvt=!dR8IdpQ~Ivuz>{a!)<)mjnms)<`~KNm52h|ypz!v_#={c7fB$|x
z(OquijN<Qq&&#Aun*8BI!Cc$wYpdkmrRBcQ-}e)g!BczU>wZ3UYCmLQWd)k2Irihv
z&(EOyW3c2BB=5V$B`RfRX8!tiJAduE?`O^Li&XhO=#w(dI&u8?af$kWKc64V&1UjB
zHC0>P-rnAGJG1Gtb91xbeE$A@d*bp*vuDp{Vq)qk?3c3*S?tC;d)-9o^73-shz$pn
zSdu?JIttpy>o?zS?(2=}{_{Y4hrV77kJnUFa|2yUt{1;A$ME>|>(_VeEq{M6hS?6Z
ztOm5M?{FJ0>n{D**VkXyUcV<v@I&GD2@?cB_dSW-UgkS{T58<WQ&XS5dzaS}z9wQ}
zPfw4`>vfTv-Ewbjxj0ojoa@5Rw{mqq9=69kKQqTN_<rs8xrXaPR!%zBD?R;jO?Y^C
zcVXT_lgG#Vw_Cio`}IQk>?~95{&h>AJW2Wc?RI|UIcA0%d?-bD(D59z+q)4f%5Hf6
z|MypS-<|n$^Y{M^%goHIyw=sxapBd~)x~o!?<h<Ljc&)=KKeJ!G9%^rxw+ur1Gi?6
zy*)eITzdO^mf1Hhfrh0T8W>nvSTY_R=`>qEU)<i_{_lsw{9=k~puz3QYQCVUwWHnQ
z+3)Y|wJLu%2h@lGaUUFL%(}H@rE7)jT&vQMbupIRw?LI%p|z=L=-=PpxBsa1xHQu^
z{mZrJd{ChRx<O{)yVIbNh+kh{XFoeL6J*%Nzjt;PgZi(alb~js=S$so@0Ciu_*mA@
z&kuC%LGQ;#W_A$?i51-9dJ$)C?<`)<#w)et-{0TbT3V|P)E+;6Jp0OuK+tk?&{3s3
zc360Bzd!x{-s<h3F>%kyYN<QdPt^`Tw=wPOtE;-lc9*|DSGaEZ^5xTXB9rDYgZe2y
zPsd+b?k^7t^2kH}N=iy5)!%YV^X^2{{{D9L=jZ32OY0dKSlt^yi@o8gwIQg#KzqT9
zj~0;P>}YFydwUz7?5x*wyr=7B9_<pXy!Pwa?EFtWR+SH1#Xnt@zW~a}w^xO)2Mx7F
zl-4|Bn0&^Feen&i*Vop9&gleQP*eN++t$k3Y!)^)&{0%kj4Ga<p1*!RpKqFT!{F!d
z->0u%5C8Y?ALwut&;ZhuDI&>v`|JL0$-8S+Sy2&jMb<E><>>i87Zy6dy0LL_)|C|t
zudR(<9kw=VRs8;ap!B7xs=6|6Z&lQ`oXEy^&QrBQpFDW5preDscb19gzJ2>XefctF
z`SRs8wY8?n$9THu{r>WDvHt!)M#rlzFY}$;-Q8^%w<)Fb)wQ*&tG>Qk>Dn#!>DxEZ
z&7xateil7WH%LC#Q}g}plP4)Q^WWXu8|~c2GjaO#>3jC>4PE9V2|9l0^!X>v{B{8j
z4i4)|-`ibx@0VM9YN|G9BLDVJ&`N?uuH7Nqaw3y&xA96}*_s_5x+=tz-~P`AP>Cil
zFMoASWbpd^|91J!w_CepiOSy3=d6G3yU)<jq<8>nxPgIz^^o{gNX@~(aP(@o{=ON{
z=X}3c?Jp@QY5A_dxA&~6gTtg#Q#2P(RCa&1+y2h|P22`A@9f-s72LEtckZ0nZP2Jd
z)z?>|yS6`iweh&z<&DY5MI<CNCZ9~XY6x0?1?tM0W?ze7iNEvk(W6DC+1E~7zkWUG
z_tVqUx8~os1NFEhB_)f>%C5C=3WIisfflj&`T6~Px4-=Ty<edD^NrWe&NeUo{LHtz
zvaheN>g(0;tyN!N<y7xm9Jx8|*T>`Xpsr31=(^FDmzRU8-n%;roiDw8FlA@)^Q^P8
zOhHG&?fd=h>({G`T)V$~y&k_BRMdZyHqX<rw7i*=ceG0s)FB6rXjfj#y}oX4)V7?=
zp39dnm;U`#Dr;9`aXcB6kKW$io?iLq$gyLfW&sy3@71N=(|g|XLDrEh^P4*>-JXHr
z_KE-T9`K~kz|dvs1Up=tf#F^LzkmNeeg1s;-rnlsImJ&-2!f9JWMpK#`R+gH&|g{E
zxv#C9+xbF|c8PLd)qVrolLDHf1C@k96W2X|{ycr-yb|j<2czD-dj~29TqB(S{`$I>
z@7sqjU$#W-&$_xQY<+I-*+m?nEk+j)wQ_^zPeB8vQCqX7f))cEIpUJs*WM03GEC9A
zE#p7~<EJlQ&TLI<X5$r+l3E2?9Af|X%j9!&ER{WtX8M4xI|5yhTJ<I4>iYQm7HN-;
zbawUjPF-U2`u@aOvsTTst$y|6<KtiNcE8_}aFD6BrA0!~D|B_()doi9FPFUaK}kRC
zs*F)e$1Kxq@L4q3*VmcOTMwEHSrw`c+MNe#TvX*;TGIK^dR5R;uf9^yxix39Z){ko
z@)C50t%E~D+WC2Fk9LcLCf<(yS>`)C3v~3pechftd-tw=b@$*wNA0jR7hYUkyfyW-
z7<k2~8n`jiFy9(<vG9Zm0-!l;@9BD1L9-EGUxg;`pFDXoXvArrZFSa_6@g}!{MBDx
zDC+C$C%<|0DCotka?sU4tHRgodG2Jp{-iuFE%{gv=whfPx6eB=1c>;g*=<GCEDTEz
z#sB}c&hFoj`tXL=cXzLyH0jaX8xw1N=G(=B#v^WR&3=2AE8x}FcXy+&uZz9h!YTab
zF4u&`b$@?lo|>W=wWA<$nl>ZThPB6frB}!9E_-!%_xIYL72Vz5SN{EF?=4J9>Nzz<
zGx>NQI9VMizhArDF!|UMtL2G@+pG#6fZBVy+uU7TRs=3~>+0@4{q@J)-Q~}JrB*Yz
z>YJH`ndjXJ*je<ni1*nB&{-8p$;qL6tG?=-=l&VGuclJ@MaqK%jZxcjW*+@FWr|4b
zzM4qTO0k_qPr0^+xw*Bii`%>E%a@YS^>ML$e0;5|rcZBaVFBeY(E7=e1;^*!kDsa)
z%JrpqN9pTnAjO+fPoKJd`}QjZd4`6!qHp6Nvz=h4GcYh{u<bY}9Pp)L4!G25c$9Xe
zL-5nruV+ioeSCb}wD#8*o!iHIrKhJ?c=pTLa_BR5G3x8<UtJr${lY`lNg)fJSbzTd
zC1$nfN#4qpD<ik<+_7Ut+1p#KeEJhr*xA`bSBLq6s_{=BgglGN%da!@+XTG$AoQ|+
z|Nf?bGN5AY*4FIRMNdz)OlN4Ai?Z61p@HdP_baF?8y=lGdejxP(e?A3?;nrLXW!nI
zd+f*k|NpjwX1|^nzTfvdFYy+rHuDliS?{})Zy^`d3<ib?OD-;UUtRY0*3NUD-rkod
z``fJqoo)bHqimiRGp`hM4{M*S^{rLDpc8<OD5I9l4lCVvh$02liK9ndFE95$UmWM-
z(*rtNAn|aUrmn8;^__iveV{`S)<&@~Ffe$rqBw{lK%piOcKAYoP>+mdQ0?z;XN%+9
z+}c9Fs`<=NsIUKj2)yooiWbUn7~C5TLAmel?ELiMgGR|*tI}65_I|&&+0mVWfx+RW
z6LLMj;ELhwv)}T-@e0;_^aL}%&4Qbo(@&=uiSB5dJ$ts8PJ}{vdAW2MXta3>pWiq5
z6^dXD3|&$W!yGO?E(A$4Fm&w(9a*<=<HlJAiB9|aOG`?wG_i7D*;o5p=>?BN=9NXR
z+((Ze_nrhASb3huz@Slu>VX9gKNeX*3}#rcr1J0A>!4NLwO=l}hsi&F@Bn;KYBL+J
z)}eC@Q_P~b=WPWoG`bVahw7?m<q(9IEPsAD%>VW6_WP&q-nBiy6VyosUCGreVfaX{
z1mx-|F{o}}(D=%+ovBN%-x%zWfJrw0|9rNp{ImqL6uJ^LToJ#!EO+nkce_D?Ro~uZ
zw(~JEFf>d$dh#A*r5act1H*!pM~LJ(X-(DFSD<5VLAO*YyZ62L^Ye32S=qGp>(@(}
z<z&1EjUhA$wK8DcLsf9UsH7xhbJ|(ZIBxZJQ1^IB1e&LzmO?0pldf3fIpEBP?Ti{#
zHs>J97#J8Dev2bF!5J7d1oo{!UL(fPiR>l^O_voQ>*4wt?pUJ*A3}<OLBjwwX){cz
zO51$%o-V^uSnz^WKlq2@S_THL7X4MAtO}9@VFxADj0O^eVFyKl1SA(}l%7f3yf>PG
zLB#k^E(1IkL8_@~4ahtMUT}Z|d1=BFD~Kl<819t+FqeR<EBKG*4^UGsFsNW1lKTU;
z%z1Mct^=8&F-Ll1c<Glnb#r&tI86+kK4pT)`Yl^Rs<*cW9XY$S=hUvLll?{Gudclq
z;QMMzkmU7E-||2UX^*lX$8Q6?i`DR(?>~57A;W`v)|DSugylsqi2on6I9R;@)Boo?
zmd}|RbLG*&ZLcnuE%;R~vCJzj^vzu%1_p*V9mwf{fkA{rzQx`1;7&*(+HfiD_`%*^
zRY%*oEH_=fxAuYEv{};@*&g4PeSYKHUoY%~zoaa8*lY5@_v+e<7w)ZPWMDYJCxgSo
zCvN{dQDFQ3;^V4sf9+bPFNpB;_P@Gm?dPlImk$3r&Mz!duYK;GE+YfO139#U7#eI{
znwxK~xpF0>dV6D1!q0sBRrjBW-P)BucW*Rf(Uf`fmdRf`du{RLS(*1g-hX=+l;+<l
zq9oU)eK&Kqfl3&L@3Q}RL1hJltFonKBxn>dAYj7Y=*GEA(wAi4+B5y@u{qDD%$Sq#
zzKmhDON{;c1K)RL-@NwoTOKPzj+Ty&&up_?qkrDs-kZz483J-p5-g+^)6ldC2bWn6
zp5>pOc-sE`av9X2?~}1idS6z+zjXQXms`)by;|N|{Pr%_g#4A6n!jFOU;MRxe@)u^
zFopwZ`~H0L2HoQQLtnA6z>s0bVYIRc8X^pzwq;&c1FZ#L?ACj!N7DGo+qb#zrv<c}
zN!xsH-uFq@+I2RUYdbW~JeyYg;jzk8?Z*q3@3zl>UzYRe)z#HqJv|{VE-gN4leI!t
zEI8IHefsX*yZ6?L?)>tl1k?xtZDlAa*|KNP9?(SA)fIuxettEnl0PR;o3^Z@gCllV
ziRZ?R8$r`fprwbeuC6|P@#4jMZy6c58tRctPA}QbH*?;L!Q8ANv~uN2&^0A%=hy!O
z-8tQNtY7~8^cwG#`C)ZS7M%T`{@zT*)35K`s_@T>S62nO$34|Lb@QaFxo}d6>9b9K
zbL`jLXvwJF9<jz^hRl=bzm7k{>OXutfBIsidD40<t#`AO@?ru~uBcXTukfFFHqCeL
z_f4;^R(PzHf0gjQj0<!(anz=iPS94%%gg=KZ@z!>WJ%oKs>~lB9)hMwV`5`Jui07q
zyUcfvh2eF}bLY;1*3Q9J3qEX@4|{)aZ|KG(*VVuLyuE{Wm%Z&NT<$m5B>S4q>b|o%
zphLhxhmI6I^@`nHrhEDym#EeX$kwwJzrMYl{r=ariq~tmgO1tio_A`hcDPFR!VFe+
zcF?}5sLg4;ixzMG_jg6i&P||$#U37RU+q0zuk3{YLqGu5V%dRHSX6W=r?496m}t;_
zO259mOnyHt!MVQe?Ugl4>$hj~r`|pF^5Zw>E9?JW&bqsy`P7bSXUpc@%(=F4^KVg^
zO+Mb{^~+yxoEWzLW54*mpv_hP!p{5q_yq(NEz*m%UOrj8|K*FD0dKAU?Y?AuY3({i
z&*1rUHUGQK-IU|+=X>e$<xP3p+nP^0-u*l8LWAGos}CQ}`&6Po|M4AdbG=vB?XPFt
zy!O+o;1&PsSK(jQtf{Pz)m1<KX2004cjfD~zNB=7ZoOCgk9%v)hS+Vt@BJ*BbJg~#
zdsWq}xc@c*`)fAE$GsEHiQB)TrL`5@NZ*|1yY4e+20}(=&4ULCd;kCY4H>kE>*(yf
zIKTei%=h!=%$Wl^DhqT((%D(2r%Tt}%-I&P*sWLUXOy;$O^mR*-<i+<+}+)?|NZ$n
z%f5aeXkG5j&FP@4Xn#g&>w^~P?a+Vu@@MrO<?4qIA6gYZ>rq)*_V!lQhlA|hIiNe7
zUVptFfBo6n*~N3q-`+9>9cJ|T*;#PYa;9<ms=T|qT(5~U94JGnK|o2rHO*}H+q>YZ
z;m&kWKM-`^=*Q#o*PqX?KPO(}-T38;iSO@kqDz-AznNMao^Iaz(mrzWZ{L8QMWUbQ
z<QvVrvcu2Yblv43ef}En;%R3u{Qqm@t-11KrQGZ2w~nT3Z|@5D>vl9YxZuS3UsXrl
zchx*@3O#;hU6}pt(tK5Qu@&ukYk$4WSGEtlE5*BZR{YvY{cYdtA`e&ZUo*GeEc4fQ
z;gVO6F2?kCcI{r4oc=vKV!in0yY_V-LTvv(d|bIMc6k*u@B6=-WPJD{zqQWexp?q{
zZP?xRrX4kpo9tpuLN6abqq)g6C-dW@qgC&AKA$pY&flGHUcJ)Vd~?l|DI(o(6B83(
zU0XXl?cAJ|oWg21_N?Es#RSwNe0^>0Wzccxo|DyX*6@1X+Euz5bR)=Y^Zc~k_YWUd
zzFoWj->=o6ej?~d*nbuGo~yjcJ~zh_l-5;1sp8jj`~Q(Duh&Fv^>S|GIr;J9l*>Q2
zWL?$Dy}8LX``Vho=jY~jFEM9mc$@N99BGRS149Dqz7>6wnu;Mq19$kZt&3gl)+_b$
z>-G5aA5TBikbK5ozwq&M{+p?9mz73m-&JS-GF|cVS}y&a(UIZhdj)?q*8RL*xB9RR
z*Xl*-si3eitCd?;*u3miiqYN4rK%^7-VBxBXX1Z<-_B(RzHdK#*mmo;$F))y(_`ip
zr~kK!?L5hO^WE!9j{;3sUe-D<b>802@b(8G&tKR5>$N{!4;IgzvpPAQU*x6KHiPVI
zI;?DLQ7yU^m6e%yb`*lP6@f<Xmn>0HRabv~YN|G9Y=Mc1>B)nF-|5+Avq9$|zq+%t
zIBdOT-JgowJ39<d*E>2o{(3UmA9T#lRQ>pSGv-g6xDd45{Ivf5Eq7)A|2NCIvEaB|
z^_fTSJ%4_BY6{v4a&t52)O65+$7`dvgN7#d|9zYP>DxE6XP_zT2L~EKqkXyeq;o)H
zn<uVE>?&Ew#Kfc{=O4N%<l>c;!QgSAU8UZIg@vGN&gJX>EZqO+ss5)=pNyUzJ9_jb
z=%$%tz0%!#!WkSMqST@qrQnXkfxXA~A7o%)U^wtEC@2Ut&<R?p2d+DMdU&e0x72uf
z`d-_fZMXIGt=ijsK^N@HPHg|x+`2AwyPGrX-u=OArOP%rre7;8)?B=wXXd*4y`T2V
z$j*Itvg-cconijv_4_VtoijJ)%e&9<FV3d_oB4Xr>WkCA)@P@u?LMDk^m1xr{?n=&
z)%99ZH@@D?`JQ`wf86f=oUN<wA39->o^kGzr0YJvL>6}T>`O~L#nzXD4i8IAO#Jof
zG^o354%+{CBYbOCC}=bdH1e@6_cmxFs^_IWm7ha)m*uX$o_k}%!m4j?W<K42uo-Mh
z)Sils=jK{3_nfR2Df9i=?EF`MetvG<bNzqu&rhkWY;3Qtt&Kjm?cUz%*C!?_|GK{a
zpQ^pR{Z!3hw@FW)JzFNG8wEN))T-!7$FJ}2^JON_nzbr$vD?cpFE5+D=G|8Q_*k#f
z+WJ>lG<)T2qgJk5d2HLkW_GYi$L;?uOglRZv;=GtXi)R#@86&WzgHJJw_jNsZT@)1
zks~gwY;0OaMw>i-voeUFjPpY}8Ay34Ur9;n%cE}nRk^pf{rdYI)EfJg__c4oh@@=c
z`Ri|=+B<Ak*PGV8dG*<>Sw3p6M`Jff+Gg8cO<i*ATm52>>jpD@W_`WIw6%UmyYK6L
z7yk41))slKEB?3lm+;+=y|do#yO%pJsCND_OF8RJ?=5y(?M}TpFY(-k{bGCP?oZ=>
zxPSNb*EK00dA4?RbX?ec-Y)y&u1`xmCxbRafHvlxe{5ayVgcy<wR3YUK`YwN{{H;s
z%N6zcHA#X=lO{}9@bmNY+c~}BaTN!Zt}F^)9|x+Iv#zX|__`33tUo<H{q;()zvOMu
z0q1v$&kL>y?QwN=6^(rRMeCH+RoGg9FD16W-)#2s@G#g0YW#s(9DDZeEw<ejwl)eh
z4d~i&^6TsCUmtbri$(5dXgH+(OTrP9(9!S#+wJA=<4WJ$2n4N>P@i7|zT*0xt|I^G
z`rjYtt-raVthn~uFDFYYi)U8vuPjZzwWqvSFV=qjiXGXjUPMNk?v)QH->)9BKTWxN
z=gXIwRk_y!=I*Rn<Y0T(%kPS~{r|%fvwhSmcU7<KS-rbvwf%}~ythv8?Q!orzTc{1
z*0r}>mv(9|=i2h`fAaf%ix;o@_PyVJa-8SF79oy>i%niGN^)e;WONL45eRv}wP;1S
z>kb7au9)@ry5mJQa(5{CI?O6r>M>oc>x&SRqKe{@=|BG-JU?;5%#=w!&s3iLjq2W-
zHox}Uz4JcjQrc$DIe+r}=DTqho!82rES^8(M~3eGUyJ+Z+b{Z&9Ufx1VUyI=taW~C
z<tO$}pMSRS|C`_I%4F}YiFG%Ne(Ue$d1VW$@Yid`@=sqC8}7`wp`8C}>i^TR7Ke{t
z4)?b;IrD1H>Fs}3oS0nwX^(y1l-zUI9^Kz}xx@XqRjzNf?+gP+L&JLUd!Q|p|31(E
zFOt!BYN~ej4TIPHTNm&7dM*0bkH`I>6WBdLk$9|6_t)c{m7mjeqqm*8v@T}nre|ko
ztMl{o?>@GB*REH)-|q`v?ABZI=*U+k)BS(H%?8bUtc%?(W+^YT-hz9EPV_b%cg3x{
zN?&I^J2SJWuyAAcp6S!4gLWGH`uaM0-gMAS4%>2XUs>imJLx13gN76r^5QmF>Nuc#
zD#tAQ-k!>+jY+Mb<u%je>muXg;@plmiB1>R%lf@Ae(tViyJxrC)f7(KW3wmsop5DQ
z|FQb7i_SJl1@DtydX4vX_8sHks|IUUs$@RezCPpfzN@Y0rcRr;NV0qRlbO4(?`8gy
z_W%3S_reoa-@km<yZ@ejfPBsW^-k#<mPQ>l=za5f+u46xdP4qwZ!i3n_4EIfsZ(dJ
zuHW;WW3T0dTHA|>8?Js_r?;*u{{>HJ<=UB7KTa}9|H{Mr=F_4>TGvlrz5aHcx=HE1
z+dI3q+x$9U%=JZoe)j(}Yj|oc%IBQ@9UK$($8P@-QG=Zo9~Xfx8SvhnbhHb!_`b0-
z=kxdP;EjoekKH^keSCae*696l`T9AFZBtK)u(CX<>w9|i_U&l-x*wo&HS;Ful#u0O
z2A-at7hAc-bt+edtemv?|D&Vbv#iV4flfDFu|k8Dg=K~3WVKg!cW*y*=+K*}$9HxX
zgHEPb0gYwOn>TOTz8yO(bR#x6RDXX5nqU(Z5Lj?)YqqwMk`ri~M)toaPf}dn-J@?!
z)e4<7fBxG??)9C0ePKmKn^aC7J?d(jeQnFG_?VbEppn_r)Aggb9X)<Ln(O?X6;7>O
zpuR=y&is<kpVMDmS!pS!Ud_VF3c85%@`Ho*|If`a%bj(WNiA)2q`LpSEnBj$u9~{o
zURBlg^Yio9LA7b{a=(+eZ%2a;zq`44dDNDSzy&$m?)=%z&BYZI5HR8HV`F3E(r0HR
zy?59A{KQ%($J7w`MmrE`*xW%g$!vBnWK<h8p4eIR_LeEAcKG`0>g6*tjeGl;wYSMd
zy#MmvV%{qgpRcRTH{IM{@Ob;HpJ~~%k9z;x^!LL0SC*@`)<yi@xi8+<**IJ*|6+U3
znUb@yzgyY%-M*PNvA_McU6f8X|9exnd-Lqfifye|&bEvHB|m%Tx}`B!XGl7mR$hB;
zc726#)$FQ!pQoJtcV-RG?4yw}u`#Agj%QnL+c_h~<ikV3u<!GCf9sAp>Nn@%i<`{5
z<`i6f`TAMvu^ve;U*D};Kuc-5M75=6Xyk{k4%>RCufIP$Dk^H?v)x5cyTo)N5;EIc
zT3(z~pRaQzMo>_2RqXC<OZR47)tYNpyUXJzSJLTex*)Nv>+9C$-Q5+rEq-Sa_`U$p
ztmO2#Do@afKXt!es)H_`0!@B}?ysx$onvuvohj&+x5(tn%X}v-IXzuJ`^JXERZ&}4
zfhKb^FE7iyxX2aMMKLLR6JeTrE9Cp#^7(x-mXqH9$-cgB>lx6%Bd8o%7vtQ<v#}@h
z+M399|5&-jPNW!VT3AGwW?wrKc;LzA^LD2<K8ydKc6L_k^;_nkQOav;B9k+(uaA%C
zxBpYn_<Z6L(4yFypZmEDKnHDuw#e+tPfJVddvkqV?B<;M_j|vCT5pWZY%f47h(L2v
zcgyc*K049~+NC<L;t{9!$LWhaJUjxL*?4s%*?1%Z7JNKCP4{%6{I~b_<Dd92JkSwA
z9uWhTL#}Ru;1dotWI?9_ET3N&_5FVR{%`N@W|zp^dC+fPU;e6U-n%%dZzpD({hprt
zH!#2E)0$12HouvrZ>;T{oW^rCI)2}S6&*i+JwBiNtMYWr>e`2)uTEaSeShI=)?ciz
zCw}{z`_2DH)sk&;5$V@s=Ij6M7t8x|E$zQ?tot*|x}WbqZ~1<sY<2D4Tl@hY7w#X`
zeV2L7GjZzcC%5!1bv-YO-3VWE@Zy=Y&1Ld8vrgRFwkBrhrJ~zcuZEtt{XVBL^V9Ts
z^YV7See_7l+<d#z+3l5|pUD*4eLN!EI`49d(aQS&`{!$?ZH|;S&(jIocL=nQO$D@J
zuUFdqT6lcz)W>!AG<0=+laKdZUE(>JYs)d{g5s-dqr*W{1c4mS)1=MwKpT0srk<Y0
zwDzIK%$e7^wJmQQ>y<99NvnDMF(5!rP7buqf9c$L^VXf6{aJ6#*Xb)(Xw0=Nb^~3m
zeym4wv3B^n8+Xdz-Ps9R$;>tPvp(q9kMHm9>b?zK9R^z8SJofDqhR6FvWSQo?{>Xj
zr<BgbkiHOksQAIOB%_%<eGF41(>6!y>HYc1>18(gqzkMJ&<3^opPiizy5Wn}YNgoG
z=RbZP_KRKbz1xmUFZ^QG{i8cHdVkl<*mU+L>%8mtn$-I?srEN1PGwqcQL;9#+*Xml
z+<$c~yZ^gu{MmNe7ixmj`Y&yrvO4UyREz1ww-3+e_L<H;JL}V3jn%bs@8(He`Ks!@
zyMB3M*!SOQKSN@>b_X;Z=_^%w)sdKeUq@5Z)4KfKmMybQG8bLA5Wp<_^!=5U!P9Po
ziq+MtvnM{=y>r1a(0tO8pP*AQ7U$+4<a7tEDFRJR`pvb9>;i3L3vq7eyE?-#8FcX&
zD=X_$3FE{=EORZ3kG(U!SNUAl_S=o*uKxb%Dxei@`FlRL+5LPX4BCME>hkjbJ$v@(
z{EpvU<{P`a?CQ<U>9Pg<+-epU5xP-Z0=mU?uPpJLEK@sGJAB)hyFb<kE%joJd;V;G
zd0_wY*~f23Go&5u5(Ta6*p|OP?!(HctyxvSUM@FHJ0sC6Vd%6q>*}eE|35uFy%n^j
zK6UC6Md!ANy!4cm7r)={-<}=g=GHb%FE%UF{@;(se|T9Mf?D@0fCmskS&e~VN>yH7
z9;gutI^?D5>#M>=Ru5dRt`5ImeBO4s_4_@+|NiyuounENp*GnQ)YZPUv>UWhvqWaW
znIErhZ+v)o`0B=F_t2G(ZV0!4P3)UKckbHA&1oy^{{8~(*SvK3a&KSAvbnoUPOW_H
zdgp7)*?s<E`<DO64xck)*$2Jj@mp?&+bwvYe)sv)#%Hm)-)et;uIG;V@U-ZVtM0GT
zX=nfa{v6>yX`Aew1z&ehk9=Fb>9M`Y1L-BN6t|YVm*s!{s(*i(>wNv6{*9lkZte6|
z=Z*dE2D)6p&8=-|?en?iQZv-*pP!$9eV%Q#&Rft;ot5Wgt;?Qdh?kyAJ3H&CMoazY
zKj$XRox2vakVaS6_u<2bQG2Vlf;JU{cbr-jF536&mA0&HRmj=d|6>g_Oie>Kr`@c}
zyZ2^&lDeXzBIstQJ~>;^Zr9g8pU(#^k6Hv;n(+VMUrVmGBgc=wz8W51dPjC^@bNy`
zt;Ns%-rm_6tR1%I#6|Oj0}S5xd;iN-zuCyNzWDKZP$A+w+e|m;-Ryq%>i*>umEA$T
zv`=5ZUIp!^1sxLsx>W#l3F}37`IjFa9+t8wNa!=1U;nRi;wG=_^3OkfDDbX+c4lT-
zZ}k4Uy^kI}(s{eD_P3ZNH-m*REArt*OQ-esgD-ssoz~pd(Gf7$s&vOMfd?-2b63Qz
z3{t&Y|NpO)UCj>Ap_3CP2sBS#xTdJI^r~$6orMdX+gHW!ugki&X6Bu{cQtcZEoQD?
zzaBIf584)eVS!`Tg$0c7FM<-of|l<7{_86O7hl;?n5-L}wpW6wD?X{H>GHKt-@aU&
z+bg%>R=Mueta+}cUQ+q~^0RBN2d%Tpkqs9Q-@0q<-mCkjY)M&rZ{v=D&w4k%>^-~B
zTKewv_dmWr?+FVl3tRVg-@SiTt3DTeeQgn<x9raHNp-t2Hmy@TDz345vE`@d!6AWx
zftI(n->=*4==sJt>xxEd`u|vi<>}|=xz781X{q<L+xzzITNSo8YT~ocpFf{AJl^|R
z`r*QMxl5qqsUI}+KYO)0U}4j~Kc7y^+zwk86S?5$`(3Z~-rnCI4_cn|t1@G*Rq2+R
zpGB<f?9toK&bN<O_nV_}!D{KzUi<f;A?xGEzrD|@zOo|F`QE*IVb9O|S5)jMdv|B$
zLg)5VckkM|&)>a!x81)Vk7e%XuZ!Nk?u6^zn3x#Qi38r%-{0M}s`!ww@3EL(OvcW;
z8xoyOv#+i3uw*!J^G*+F{s9!YAnf3{bJs4=wIrb8!N$g>r;qu;|Kh^Jz`wt~hOUpZ
zm9;AI0G*;76g27L#sIe~D}&uZ*OCMTOt=`xaA$$nR4vft!J@^Bw-!A;6{Fq+HnR|P
zpx(aP-&1DH$S4tM*LcObg|+a@i@?&?*L=^;HoyM)y#4xFrrFPKJwG*78+0nn)~u^f
zUcP*}CFdMysrZ8j30K$0$FEzr&M(?r)%Ip)w&|*?PVe%r?N7eBC%<=6kk|Ro%i~IK
zx2owKjV-ugWxD#x)c)n`ukNcozD?WmYt+JLcYi-OQ(dkaIrsOrS>-2EjGjg=`FUdI
z->5Bx%jEXf2dvwdzI$)Z)(X#(H<o9kz7{V0WEB*oD8KoUfVA}N#j!#5*?wMLm$KLI
zU3PPGdh|BX0SteCebxSSr?9Ya+U>^1M%Q`%yZ%|sv#k!h^z}Ob;*$6GVn07Sd-`+f
z>d4J$Sr-;G^2yujc!E}6-2L3%-k$yT*4Cf<^ukt$fp@X}`?|i~b64HQhMSwyv+wLE
zEL$HMC35^DXl34%DI%WV<o!YGliPTuKk1x!{P^+Wjt&mc)eDoB^z`t^S{AwVN}KBi
z-E(Ya18=2wb8Az{e0F9gsHi;qck|}WTPr@^Kf2-9x3|$tzA_%*KxrLK(Gt}T3vqFA
z>C;wV)QI#^o1C}%tr^IJpiP!3DN8O+Ea3k9;X}alb91k*2vlCYnBj!;(^FHwe!1+Q
z{rlTn&~b2^HWkH-f~Oi~9)j9zEu6wrCQL{unG%%y{oP&AM8!ozp770SzMxAX=31AR
zovM2FCTIB?Wl!ELlZ`jG|9%m+{HcakxOjN!?$?~FYd>~w?DF38X2aH1p&XlUidVks
zcRD|N>fEKu>EB-W?aD3wI`uQ}l>Pn<>(q`uw><v8PG&u*cGu^BFLRr@X07<c9~u8x
zmM&W^Vzqg3%Ivx2XPz%NVD$mrujM^m@99qeW;R~X`I)z;Dypigx?g1X+*S5=7U)DS
zNy(MIv(3O493Sl#*ZnIeCkHxH;K|dcsn?|{cNV@adU{H<($15MgJZ)TKTpp<FR!jW
zd-r~p2(*!_d?L8JEAQ&c;Nw9DRP5~Tz1#Ee-@h{Pub=}smNs;%tc~CQZ<=<(q)C$&
zUAYqCeS6~Z%dOnkxr1*;A9yma`rXOR6({3CIc~A6tZeKPCN<C@kS;DQpd}EVpw&`e
z?p43PsnfTu@^c!v|0ZI<7$6mhJT)DVb!Bz9zo4Mtrw<$ITo3GjQYvc2aPINbr%UJA
zR)cniMQzWMJ@0D~Q&6x$uJ%h{=!$@YFEkk5BpA)SvdmW+)Pdv{(+L3O>xrODdnaj`
z-`rK<@wHc9NbG2xV^!)UC@2Vu?ps^4(@SL9xz>hUPP_l`^6xp~OFH7J-soOk6?H%B
z{;Rp&vcGngG{kQ>yD#|S@h+3^D_1NI<DTIWv>^Ux4fl+g4%^lF;WbMZ+TJ@+zV`8R
z{_KBk`CP)Er#*Z0Xwu@j6DLl5KLd2M-toSte>cCsu(0_qt5010-_pJRe!VVxtL<4=
zR|l#etx8@be4nwWqM{<gZu92n|874%R_UWQ`Oe+DvPSuZJAW!kb#`|0>F)^IoaPIf
z4NN~bXQIm6o15L!Hb<&WKDqF<1ZcUs+T@d;tan)SsaJC!y8&A1V|fdtZD#q235wI0
z)IhcTuF}_6HYU5T{;e0Y<3iEy(A8n9f|vI>8!<E(qXxg0N$#zX*j*(%m;Ni@*3bqW
zK-$p2pc}U*A~G`4?f606MNX|;pi}IgK7XEGBEs;0{$6#^4FI5P5N6p{n}xfuGcYhb
zFv!fzl(MhebJ4JX`xIpT_?EP@Qi~T`g#0WL&HZ*%_1H7ZZ-)gpU)ghSZrS>)zvJJE
z%q}?j?(f^c)mgQ@6(wtw-ql@tX6J4G_rV2I=Fb`llV-$hIdAbvO8$lT8e{SP=hnxU
z+xuR8EX($MX7D7tKZ$ELZ8GAX^D!)ZU(HXMw?BUD={_cL^6+72(8jj?|NrK<wzXO1
z+<WjK;pow$o|6vSZQuQ|kcWd~!tCgic55vyES`T>H{M(^Py6eutD8j(JUu)DYHId0
zH8pjm>MHNpxpQUA&Z23LS6K8dpIsm3TKf6%`xT3{L6-o4&ZQAn_w$&Pc5Y7Q)`rfT
zIoB4sc7vN2Rw=a%1=}Y5_2LJmL<nwJa;#T6cn^z4BUjPWQ*69a8rIg)-Qw2Yx~6N)
z2F-c?`}_NL?N#SK%LPw3IXEtW7EpnfZl64P((O2?d0N2T(bJ=IQGNE}lH0pVS6>vA
zId}T<@wEF_pX{0MJ+*1oiYgD?-PenXHGgFG#Lcs-+IxSA%x$KcW|0TtYpSkFuME5T
ztFkVCOWF0H+<WhDEHZxjCr4b|!^>0W(w$Dt@Z4`t!zVn^51;&K>)QuxrCFCxKeJQU
zm$|y?EjRa^^*TFtHk^EVdirPC&$qJIM{?EO0c|t_t=euh{_*3-iOZLbkDHa3m$S05
zt*ZI?3DkN9HGkaYDqTdiLNq@7`MGmrgL6&I9wQ^8C-2_HEwR*({k6Md;$m(;5%%<2
z`P$FPg{wskCa#nBuNT$p?CjM1RP*xX%cD^Tmh7nerl+R|DuwUWeD?Lcw8*u4%8VHr
z_4WT{euK_=UG6`BTTkVmkH@=J`58paQO5ARwq#vhCAy=6Q+*Y)>gC++cb9?24K6S9
zb#r&r{C0h+>Ra77rUg&9xVVDe-`i`NeoiJeHC0j;l#m@X%Rh78Z&1G5bv!)o{_Y*S
z#nvV?DpyoiWM}l7bD5f{*+o6xFZ1w$OHftSs<U?G=KV@%-%dRKV++si*Y{TBeZBoP
zVYOW4yI|!d+oY~!EOK7{T}&fBGGK4jSDClA)!&|2r=6If7`FZW&CSaLSbad3{D{X@
zEIja7M%Bh9#=8976cx}(uMZA3XI)zpx$wDl@w1+FF*_$E*Ts~7e(jaDs`mWnODZ-t
zG0XktPAb{kaPsHp=b>w(wmO~PUjP4}%zWkP%N}QfmW`U{%`q}E0v*`G$}N`h;6S70
zx5ynI-aiWZey@7{s<5@Mo=jnQAfe|5@-rl%GB6wv^Y{1v`s%9px^?T^+!-GzfDZo6
zy0Rj%gl9@p?5+~cY1-aQ25w(pUA?-mwt8_gNZ$@tlbjnHLgt?6y0p}Lx}KYR!Hz3m
zL}u64-FrG`#*vLlj}~A3Kew-ISIx19#mD1!Cv9H8qJQT8`~_$CX?IS4JL_?8-Q=gQ
zCVel@TBo;8>hl+N)>C0&TXJp&#l^)<`xf77b81rA+gndFKszWsKHs(Z_w48CO)V`g
zGH(|wP-vbcBHy=se``z23itl~+&-Yq64&j_#SC8F-o8G#h|!^N0dhZm!4c3UY=8d#
z?d@Yc(CDK!c~|LcHU9oZvAsg6!FP9+mfp_YE-B00z?-&tXTW37B_vv*t1K))%Pbl;
z9ZNCF{PpE!QE{=c6<402qM{;b_eyWy!-B%_T=AnT1SB3EQR(~q`I)@PM>p=jmERIJ
zo|zxcIC+s>nkZ9F|Nbgnz55??^LB@SH-DdXJ*wQS%Hi$o(rwn!kq@6fU3zV8bo8xu
zKG~p@lqHRwbKXB|60raKC3xbq=q(w6^FB`p?LD4$TWzxE)6>(<4SYX7s5q4gD(i1c
zo8<(AgiKjl`{aZm=xEeQPaZy8cyDjDwXHmZ1s6(3M>XhZm*~|knZb*b8BRDS`iJoI
z@PGzSWaqGLw+asr2c5y!DiwVrS+t>ehL2k5n;REjfLlj-jB~9@Fa7%Zy7d3w@1XT7
zFDx{k{`vbCbQ(Hn%_tW)x3N{<;kn(GxtrgA`|zx?FLr<R&bo-tk?ZQiCqI&vHICQJ
zJPB^IN>^`>oAqmn-qBc%ZClsH^lrR)eSzC!rL%Vx)^uKdd-GY&(b(>@#cNKcT$1+p
z-FQn}w))(wZ-M^46IXX<A9R|=7`ywK4%6qW;qj7Fj!2xHZ61DgRVaL*rgfIKp<y7m
zxZaj6%uGxr=WV}>SUz5>psWnK_i^)<*H>01f3594nR4o)pRcd(x17E!`)aE}8$m9`
zZAfUGG<h<&Dd>KSu=R1dneA<Dt0Fh2xt@FBBWqO>@b=bLRnMC@Z_YB$pSLvs<)x+5
zZqKzU4Js(uaQQQ1!{UG-q^+?5N}vV**X2`hb_-u^oV4C|wi#&G)TK+8dit7z78O1|
z#>K^DWX0ByBqSxZYL;pCt1Bym-P}P%eZZ-^wcqc8=B_Rp%7E@_x_9rMU-bFw*TX?)
zPnc$1(WtDfw9Jk5Shwz+_1*U;X8tw%J?mQL)aN(!>;GMN^=%sO`#{V42b7-v@=gnD
z+vb{gW}~jEZe*wD$6d2z)*FlaXZ`;;x65X$yJlvqwc@@7|7^+w(l+0G^*y{dYpceW
zJ&ylGL)JEZRkBoH+^1!${QmsK-CJsXd|z)lx3%{EN7<_Sa~Wr)c3XwV|CQ?f`r>c1
zN%>pxR_?b7d3vg^MXrP9R}Zy-E+Uzv0%|fJZs!lLsMvAv<ebB2&-yyI@m&1z@v&;G
z{+5sDtlz)*|L^^OE}QF9G=p{e7pw5fSOo0bx38}&YE|xy4T|oDld9kEz5c4s&d$#A
zR;#XBut49Rd3VpB_Xi!(yCw6oif8!xxU2R5KFjw?o3A@iy!Y?7+ow*Q+O(yePgcu(
z`=qbGmF=O`hg+|ds^_nV?ed_7`ks?OyL@i0&%eK~?Flo3d!eBfs1$=?bI_>%-m0%X
zeT)kvDyyqk7d~DTJ5ear`}MV*{~6>RP6l1E&jZ~u(mV;Qh3jyN(aVj;<$_aEmK^Js
z_x~uw{G-C^{gZ!xkC$s{Tc6Ilf7jPaYe$Uh^3;vbqCSQ4Ry<!Q^S|xi?&be}esu8t
zQMF`Wq+RIlzMQhCk3yciW{Ip1zE~gic6H>^b+4{#+)2MTH_AR~^NRobl5c;OdHwF$
z!tmdITW)>7dj9|AX@9e~UOy(I{CkhCy#D^C)>4D`{Cel>`y&GaCd{jRCh2W$X&Kqf
z&JSAM-nep3_K69KpT2zAvISJGyuGt?vqLfH)JyrA4~<LTzIwGP@o<}^PI9Js^06M7
zw|cR=BJS!N7^FL{c=6&z&GUUVKR11Qzdd%rt2Fcd*VNV2ZrNUwJKV-Qx%>3}<(vFx
z8oAd0%l!L&g)ZozKG3>4@7t$OdpEQ5mqoaxgYKoUv9VF{yuB^=^2*@lBGS^Ub)&a=
z?22>IQ&Ku~qJtqIMFe@|dx}M`l<B6Q?XwuX`WDSwac_yIFuUr(wd<m`W~~ZX=(O;-
z^{1{zhAz-3!k@q1*F3dBQ4s*HH9$8f_S^qkA!V8+A-ntx*9ZQxTT$18)@40kcz?~e
zox3Yne6MAmJ8h}S&$s=dX1}ZMU0xqhY*&<DfBW^@=(*2t?2~QRT2nMP=C=Nkc~`sc
zKlh%rOn+8RY0lCGT2goZUS(1#-Q!^YT=w%fP*c~**;)7P*6i!AKyx0(u0E?mRxa9p
zuj=%rb7#(gb`yfO(C$7q-@ZN$v}GwMI9T^~T<zDZ(f=Nau3WkD)VXu#%J-MPzLxp$
zQ0ug^ii#a)n?ynD5kJoTnZG~s|J=Wz;}lBY--})DH+Pf%mL)|`Pn|q__Ut9Q@^^FY
zCcnM7A<?;4#`4l7KR>^)=jY~@ethJ*`<T3KRfwRV;Hgu;c0agwJAeP$2@?d`pOs9T
zFhSt!i;K>ezP?`vI(thue&3y<|4K?qPhP*?la$5~Afth@BDgSb|KGC3$_xcfpzT-|
zJD&V4H1e9)#w#r)%h(`1!$)o2dr+W1NCEAE>5()BT>!Q<`}(;T7O8Q*+N~O0mp85b
zobzq(h3cMFQ`WybVzTsb*M0FDZ>m>)E@)*5)xA*j{ocn7QD!@CXT@h#bzOTOmsY%H
zez|4ui@*A-YmLL})|^@Mn$`T;o0v8B=jFESx?e2#U#B3=eU)I)?G0OVLFZq-xtV%^
zp$)bcVDr;gud;5M)&B!uI==t^zv_LD>;L^sUmLxBorSX4ZqP1Q(DC3~7B60Wbz5$<
zZqycy^M#<Xg4fs9mj3#Zd3swLuk@?8+wbdbTcdjP;$ru!JB!m@U0rY9Nk2c&_SNO(
z{(XyHgU*aDTyyut`Sbe6zdy4sdvoE^Qt!3zs{j3|yj%T#Z<*|3^P=M7;J?4V>b^D2
zzV_nN)6=Z8l<kGp{X#&qK5vE9{Z@po4vX5H<~#54v$M08m%Y8Esit;p)7sqI+p4~X
zCUfh1PFlV^y{{}SZQ0%Ab{@&3oqrGW+dug+6Ett)%FoWgwiu;J<MQ$Q_vH&11KO^v
ziM;%RLxc6u;lsUs3<o?x$Fo7^98;Ux+uP%6KDvV12cRu@-Q3G(PGu=|$}fIZW&hVK
zy7MGw*zZ4kPQN@Xo__N9<?AbFdhL>JufKef+kNe~pB2Ae%~ibo^i|SciGydE{x+HB
zJ@}vVZT$@^|M1C=a=-Dv{5Y%Wbm*C_ww7OKJzMwl&Ly+iXMcTJu4!i6Uvp>2Bcal{
zHD_+WzE}MobOMoXd3pKiZMN0lR>bZu%euR3tD5huB}=`hXC3d81)a|nwk~F6r?C1e
z*KV;__x4uzHE}aCGP>PqRVpklzP!k_yX1Cm{r{Szq$JRBOQ1Em|9{{A4?21rbixAY
zqQ7OnvzL{<z4h{8yZpJp1IjiwF{h{LPM$t}x?uU?mtpJU)`FG=JUKBDbW!f5OP8ih
zow`)ny$^J}`>xODtVN}zvv1lfDLFN>@t!I^H=8@^%iG)Glhu4dmr{$0iY{Fny*=y8
zi;G!zc5EzrcSp0nz8<vkm-W=$oyF;=K_@MM)**owIOcTs^n|3Oq%=O;GjaR&?bCFl
zr#-elxH<j&s^sH+yMDjh{S~y~=IyPmAYa%0d@BC;`~Lr-pP!w*y4-)hOn>-dw_ea<
zn%S)Jb5?py)v~-LZI-j4I;WjaHe~s^uT81d-`-r@Q+d6+6Ey$wBa*=(^J!WMC`-a{
z-jj~WVflNqL>ngQ>gf3FE`M)k#pY#@pPvsNK#^d0^PuB<f@#*32`5t?{gnY}6Iq;h
zcNgf!P0(rF7Xu3>Pvd=8_NvNLv-4Nd%l4|9Zj9a6cyGVHUBC7c_y5`$@%3}cv$jnF
zt&;e)=;W{O8`iJ+R-SP&_VN6`_PzgKxu&M3-kPI+z}&+)?!Tw$>ML7s&Cfk|ZF%?q
z+~OLKfKc1ZUsG4t+OPW^#OYaRxlQ-(r{=htoH?My3tQ{o|7LqN`>Fg(Pz&d}HecSl
zce@tHMK50$De(9A_izu74$x(dM~}zrt0bGv-kN-z5400~oh4|cDQLsFM6lR=t<Y5&
zhue5TD<Ze$-_N_b4|4mu_Wh5b3C2%PPm4-PMa?nv?(v$crKzdu>FMbS+G@DWZ?4wM
zD#ICP&fMA04cdSdxjF5r_4^J%<u4zP%fCL<$~|exk|ipj`TNE0{pYr>-@ku<-M^pd
zOP4MM^$*I@>mRm?e>tf>Uqe;Zb<&oir(U2<s)~w=UOqk{K|zz|)%|*@Bzt;m*40bL
zdZj^!!OGfHT-a3m`Ptc9dn$|fJ-)pyclA>5>C<Ms?*?t_UHtdO;(jdygMf`2H~tiB
zHJ<4MTKj2|b!COj?dtFEbou%D+tXPY(ifW`t-M^|vNB}lq>F+KH%<zwPY+)+<M*ox
z2YR)_)@V#V8M4GuqlICL+`M`7mVR2b1r+fCQlK#)(2n*?OT9JYf}FNy6>PV;yLZm6
zXVdNL7hJx0Jm;JF`ul#_%jB+|uzS2#Z2trmdH;CcH=ic03g^;aH$(N5|Ne8A4o=?2
zU2K2zqx>xEhv8dS)Q7LLGY>B>&AS|Z`rl{wd92xWF~3{;=5}wn`9Ep?_9t&&PR_2b
za+_rr|I2aR+sMe7v$j2mU0u9$*N&`^`rAi?y1cu8y?yfd>GLn8+>b!B5%cT+trS#t
zJ8}2!-FJn&(q>og>@41zaZw3$<ZbeyN1z4cpcSd|wO=MOF*CoFdi?tJ>XVbzv#+m<
zO<h*esRBB1!@B%k$nLVYMLGL-R&=gjy}FH8df8O%@KrH8i+-MqUKe8tI(*B~(XsN~
z^*xovZ*Oh&etUbn{)h5>)9h<k!sBaI&CShEn?X)NR8>{=oOEqnZ1e)lwJQS`w}Fnd
z2kk1}w{KrrFX$ZbEt!|MWL{n-6uie}*T3Bh9h=!KK?_q}|M>X0tXJM7BVb*UYVGfD
zr4e=v29u)y?FPjK6hE-}`S;^gTZ=$h4cn%srYDacEqe1NXYt|%En4yW_FNQXu!t-u
z*zk1KHjw&;McjOR*Fcw%9^%$NarNre7ZxX)`=`&h+VW=I)9B}xxo4+rN!k0U{_oen
zKX^YCeBUzf^yP46Ioaic{e72bb{{V_dbMI*OmE;e%ji(;D*>0S)_T_{a=D*6b?(xN
zm*+G8?T*e7o3nFqUi9A|=kl$pKeqJEvtFSco-861655-!HK1VUo^I|r-Ihx=@Aq!H
z8L$4u%(m>maoBIMe^$X4H$GqUP4{2!wzjWT!4E@UJ$;pZf6L@|nZG8~-Tv)8@21Sk
z+p+!@xoa1#2w2zz+K~=AXB~7~EGSd`{din{SINssmo8mOF`5~&GDx+xt!<TaJKw82
zJ2&6jo}YjH{cX@@y<YQs8@5Dm$$0qTkDi{M<+Y3(8xk8qi^Z~zbO?f`h`)Y5Z=Zdz
zi4}B~Bj^~KEn7?~D=JnLJv{|Ft)S}btEF<bRTfWv$7L%iDTQoK^Yy-c`SP##I-XqI
z+@}loOPlBAT$lQOw>-XY(W|<;Z-4W={r$t6*?6}=R;l^K*Z<uL+U?NN!UCFxa_f}>
zl{@olzeSqn-nz2R^8ckxsotO|C{SH8N!7dL(-Tk6>-+69udSI0y35U7uJTAw!;@pb
z-#tx@4_u=@ufl2j-Llzg{`1zv*Zp+exN+m8B@-qHfDSwc^*i0%+#0!lMm&D_aH0AA
znqbg${G+4YpwrIY-rXI3@#00$rNzsaF9)?qK}XY-zrXkD+S=&GZic%xXSV0uytJ;+
z++O~3)w&(KcY_Xb0u?l%%5lvaoyzKJ(D_-bqPOSm%LZ?^xB1Wzwk}4~6SU^$-R}2x
zyNj3{JkyOnhew0b9t0P7S3K_h`0M-r<&n4eZLhekTzQ?xC&c2s-S0I{PEK65`yw}|
zfz~)r(~Xvy!PQ`@8@(+gBV$F`n;U^kDnWJj>hSee8lriopfFyiEhgrYk+A}_<7H>@
zb1MT;hHNJ%C(!=?wUL|MA|oSP=cOO*5(OPI#5~#Z_|?@Xe?9K6omN&<1llUi>jT;$
z`XFrLtXWYj{>Ov7cwvDfXtXADp;K#;N86(fAN!|PJ=?427r*`W+}bbqr|+A*y8ChW
zoh{N*tGWvV!+xjr#;z^vwSIC-Zob57vGdPjUo6(Jt55Ef%ebg}{o9l+DW<RT;}15u
z-}-+2_u>5~1K%uIF)2vsYWbhPRux6t&(@~x`8QcEM{;6zby(OktDc+%o5lTa$lU%s
zZ~2#l9W%pz^Uc4vyu&<7Lwom!`LA!BK7KiTzpwpThy4$d;#XU!s;GdD4hXVXw5GGa
zKit8g!FfLOQqRlFe7EM`|9YM|dP~N_xz^>+Zau%XHT%=2Pem^bCrzBVaLX2x-QBB2
z+`PQHR4m_q2A!tY(!#>Z#%7gj>+a?6A08AG)X4oEbV0<KnZ}crfTq+z!{miWm>HHA
zqjiH%z4nS^@Dg*6HE(}z`zh$k>Ytu{)?thm?CU}M;}`-;Km*~R<AEiO(*pJ^nX+?x
zWV-39t9M?$*1P>{aomp${Xv%|$y&Yl-+%Vn)FY?)=5AgR@#VEn@86^uhq>xhRF1x!
z=^6W3C+^a!hqhte(>*R-(zSmQxyNPFw7h?D$Ir`eyLDY*O=s2J-&_7Rb}z_3zHsTj
zicS?)7M3YDAE{0fk&uW;>z;l`M_Kvst1^3g`*wNdckkXEjoRa~D{jY;nMY^(ss*pq
ziBs~FlapiBi`$fY+syl;kmsxW`}Z$SW^71A?d$}~6fUxAxODXJ;lnRDG!AN{Fif%C
zqX$aZ4i7<#jX>+lUtL{Y`upv6X<7ExFHY|_wypVn`kU*kpJ}gcxHE2OTYjB&tlrXT
z{lEJRsVU2>6=F|*`TI(;Dlf?V=n;4E%y}m!S6`|AGWS+x#pJWKK5CQiRb+Kt-Ir6m
zZJGY8Iq$6^Z$|#w|MUHgH}yX|IX`{;a@M{;@JH3}*E`>>7ke$m5HQJiw%OUD-|u$6
z5BvP=oPG=&!_ihIr0Tvw=qRYr=U|xA^W65+p^uDHY*T-(0$)xT5YgD!ILoGT)3^8c
z*XP~cB`M49dSzoMzwL!XGv+_uSUeH5vhd!Fe{1^Y+s8ckcrw%TSIx=ayS}&Hnzi-S
z<0OxWPk(lmPqo@xvwPp4pUz8{sETLg_|$B<_w!lmSDCwR>iRNgi|?PytpZJOuKo6R
zQ|&}h1)qI3HTv1B^PAb%ersh3y}J2mOiap?<j0|!E4((YV`NahdTy?@Y5BVt@87NB
zaRvsw3>I?tKY<3oK!MJ{z>sH|w)y4@&<&cYeD4o}1P}a-iHW(gKHeU*BZ-TX)6j}f
zCgV`CeD?W^YrDLAN`KwD`7Gyb{Qs?DIX~RazTO&q{F?2RO$YC;3SPVLPc2i?+v<Op
zG;{4Xgh_v2b7fiW>Zx<8&c54Pch4yNxBr_nTWwW!m!9~ptgpRY_saa|MdBY%oH?U$
zrH0e9uqywVy=m@2m(tANGu~zY+wg8h`Eo6mCpB?tvp1L8J=;<y_se(xn}{`EcTd+;
zHom*gl&PlKB>AJr>RN8|bDONQw^>F%-Y2o{_bmII&G%D`L{F#N>Pp{PyIfxG;fG4b
z1ty?vRiG)Ko}Sn1O-o;21Ko1M<HyR-=gNq(uUUjkebwSE4<aB7OSdnoe!n*y)cFBz
zZ(h83fkcRAeC&U@Z(BiQOPkK#Y)dhiefCyq%H}fJn>jb1J$$$FL6PXw=TFyP`63eA
zwSU2vo-I!64a?t(_jN=iaGTWx>wJ#$?YhpNZ4biJRet_v(YUaG&mNmSQ)f+E<6S5|
zW!l836+8dWx-7U&{#WR2{=cs_{CpE=w_wt;eJ1Yf*3G%bwIJum*X!}2TeCuU?%D-9
zi=^uJ+wG;_-b8v{@4f&U4}ACT9oupihU1Us%7LO34NnnTxNsq;l)k#ZzJ8{U+TzCx
zBy2A%ntjaP+V}B3iL?@t?k_ziuE*yYTe+>AIAhL&BTrZsCrg~Wec65fzHJ^;Pq$0S
zvNFtB7QesFs{Guq>}N+hg+aG*sH-zIJaR`4%mcc|bIhb=;pwgY)5nh&L5n0nXZPQ`
zchBv3<K!>ZFXX*Ey)Qkvx&HHCb}!ZX`3z?({;Hd<FJFE!kl{dPpS*qE){4&U+qd7V
z|6j{1Z+E95gdyM$O2Gp1U{}xN6(D*+#S9-c+pkxGL3wdi=<2i*8Hoow->qNe<j`@f
z#w=vzOHH@qjBmo$Ce29O^KG)!wVbRHkpmAwlMr50wLB+fU0s!0AT`D0<jIp&FBZ0c
zc|N~h%hon_;lhQWIgK_R$weDB7%YCw=&%uGX(9sySF7;Vz^H;X;7xH2m(E<i9K1R0
ztdSKP&$Z2egR=y#xhOBUTWNpZRZ5oq#C7Mj)mfM9_XRA7-*7RoA;~cL7|&wm1uWTj
zc5DP4lw88YP+%p#7<r#L$a7%au*Z}md(qPW_tw^bs|~k{t8+WfxQ1(OMDYAS#f{7U
z7b_n1W?*1AC4n+ghndkCH0s{v$yNQEX#Vx}adp#27dNgF5J)OfahMdc{ny)BfBN;e
zq`gWk&HCGMv5<j*A%Vdh#W@9w*R0V24O|(``+lNZxsSg~i(#pETH3OUf?!u_d~Eu2
zIy+_lcGE@QBmQptF245mUZ4H)G3y^c=a-h{O>J4ddiJa<c`L1@Z5Q~htzH?p_L-YI
z69YrTL6oS~2sAP>>gi)R;Mb?cHF4g&cM~cLvc0^$jjfm%)E}2ZlGg8?yLP?Y_bj#~
z{<GesB~P}f%<ZvS<y{!)<+XR&ktZz8!jHlpCKXNG@89sJmMLUy(u}N@E0bog-hFW+
z0|P@qQvk{;iA4pAtOCA$*yA3jk;4kBpBMrv?B?y;W&4Nku3TOF#Xyi3rx>D6>OFA#
z`0=Cbyu&$W)(V^q=_gK|3Q9^^bkQ)N$?{PtV?(jUE87SsrtmiKUTu&83|`VGapW~+
z#|{fnkS^M>!=j5%(La1$jOHg9nPi8Tk2;=1uJ8lvd%g&DXliH4OK2a|RWT_kNoE4e
z_DwTpNN`PHNcD({nk6J8)YAtEDUkLB4QL_kH{UMyiKWFwSq)p6k8_T%)m2q(buxF*
zeAw|lA^qH(hkL<;79gz*0bHnS8WyRjscD&+U3($HFy{$)cEv$6;L78cBo2p{2VaA;
z0z{t`s=h}qZf>9vPT8&~kw=GGxk2YcH(z=XR`%h6BPaxzHs4(1+|DN{i^u^Eim37Q
z=*{iz>rb=_GEAxY{r$bU6_Zyd=sF}dwPP<N7`kqD3af*z#)8b9g5AKN!Gapxb6Q$h
zKt~o|c&u5+G^IvUQ}fpL{P`CR1G;kV@4NeggW*%)mG23+x8)WGfDRXc7{YMQ4Y`PO
z=mZ_;&NY!?`-c1V|6^aieCc-FL3306|GJ~ckBevNtXFq9S^n&d<Xo%LQ;<nMh%sE9
zsO<{SVR+Tw-WXc3HQ0!3(>O9!JA6y>aX$9t2iNLZTSu=BTMM4ZnlN|nTGQ-n63F2q
zh#D?Qple*h*T?C8*l|cKlp)~HnY7K*bfcG@Ipec<@d6R6x<5PkWGoU&co_J$mA(#h
zb$6G>XWG)`%Rzf{PMtVmV8zA2ese=&^SODp*`SGP(4el5PtQd|28$CnH>YpSysU;2
z+)Ah=#stuQpsbslQeRzM-0q_``C=i1$iaQJzrXx`zh7FGdFh?_qiaD|E&lxVOG=jg
z0PmT!;>K_Ny}eie{QNw1>eNu5PH@m^M6X-o_PXMayw&Uqm%^17y-s-qY_q)mB4S7D
zj@?zKj-QQJv`ggrx_*6?qwbTZ$DV@*UUu}MhPJ+uQP3n2K|w`vaq;HM3_rXb{X*<3
zJ}j7~A0PK%@@>ZKM~@$yR)5R+`ue(mU0vPJcjpV)r`UjwjxkQ}3knMA=>sQihm~bo
z4;#Yf&s&-+KJDd~s~(FVFX$;OE)4(s;M%U`QTlh|7q4&Ht0gT9I=+q#HPeQ4^z?*O
zRqd+!@<P$y|Gdrjr!J)no`BjCyGmD^<=r_^EX*e=Exj7F54-&RJxEKefytuw*A~zv
zxKEy>EM5!_kASSVJ#kCl^ZQ@gHzU5cugOTq*xH$0KmXdn)3d+++-Ls9p?6=^qJtV&
zHLhQHk-@;gV8AeaDcJd7?F>_-j`zu41|1BzVui-y#S9yqgMuc3_Hgk^n+5D)IjUr5
z7iXM)?uvZ<pM!>MQy6~Q@`IKPrk)n7{r~s7h(5SrSukPII@#+pd}F^p%jXZ?!=man
z%`$kk|M^SB`%SL>FZ=84Dai>b-Y4&rgq<G*vcI8eN72(R(8egx^)PR5ZJoS*`}T_y
z8;nk0>ja%-{`=e8%ezWnPnk67(UTC3Y|!l+H9w17-P}OKyQ?BLCatU0$YYXte`jYg
zXxp$}+@6dQ$P}^H+N;acvR=JQ^g6xBK*LLKvt{&YznW!lFKU}CJ1cWH?xEgdWzZ2H
zo~WfE=!lkWxwn_?t^U3$bahzPy*)c?YHNG@Sf^A*Mn;0x>YL@?TXW+^1Sqa8OJ7ad
z_u~;a=o03v%gcJ5oSb_4SR5{aazp9sFj?!eGcPni-ei~(b@Q2y?_FD;)BZJiB_ap%
z3{R$iJ>Scpk<u;sDx`S9#X^PynxJKDswyfTlV+J@E_!&lU3v}&!<=rEq#Fb}U>CF(
z4|IDN=qSL%!)>6El{0CZFJ5dgdiv+*XV9${2b<Za&N(yHK2c`#%{8E-fDbe>gN7BP
zOtY4Nwid~9YZMC!32mwWUngr(;9zKI2w4Kfups30nR6F*@3&v*`&?X7mQ`cJnKwMO
z8y-ihE{ngo_-mY@6(57h?wgy_Ap^AU?(Pmgz~V5|8Kq2IIeqHXrOxeqFE1=~-u1Z8
z`pNtE`6Vg~&R7&b>j6de;$()MF0QVcT3TN3-o2}OHZ#4ak9i7bz39Z*hRJQ0E?wgB
z1DE>_FVm+*2ABVDex#~#^^DQ$&3o6Myl(5j-)^5>GDqp;xpUXf&9&ZI`Z^4B=wD!9
z;G`v=o}LDsegGO1(h6CT@V(~b$&+1uedo&eA2{If^T&@9r%$gwF!OBMX1{qhnVG+T
z`~ZzivCea!1WH(Sf2-c!-5nkn7}(X@8(L7XK`VUSnq$4vpi|?gEMK0!@Y%NGOTDLq
zsul0uX=i5@6&7l4``R!`&&(`LJAB=hkB^Uo?rdDLL?v`xOeAQ+&i4DA#m~;pmX;NC
zkaR%~q64~5*9)gJir8<yd8U|eDbsOHa4KQ&TKt~h_tL4!@zS!+lb$?#v`*?DZ|F_)
zn16Byi;4@wgWQ^ug7sg79AZ>m7H?>k)cGi>DAaWSu2s+C!=KtTJ<Tc#ueqhFy5y*a
z+RrsfLFXi8FRnael>KVm^U%Bd_eq8Bxc$O{RZLcPt><L5m&fJn&uo6sv3vJ!xvCe6
zpmFxMx3-=xzqd8}x|WjCp>;fZdU{;k+`*trKDTCvgKmqOsug;wJSHt|S=RM+xtZnf
z@5Opg)7hAPc7M!{0!PqQZhI;}i-?P-7w<26dTM3*`FXPp5}OVkI>fc5%@#B<c6P4y
z^-G}bYz__$hp#hw?ed*%mU*a!Gira`UL#}U+;`$~a_c~+bgkd>$!j5(0;5ABO63L#
zB+$uFLQf7n^_^8&uxFv<p1Xfa;=ihw#DBHhwb#kIa@VhjyXSQ_`yF|Ib^UX(jHf5{
zOI5FyHMY;*d*zStRsOux@Bdy#uJk(V6;yIbbMDTnh~tmGzc}#J_mo-sP1|-A+xu^v
zP1hClU;XL6?)=`na%z*iZ-w>-v`hWHV)MlD=dRm&YYHr%?y2jKS{1r{-_?iOx8KaN
zKd^a`+P%Fl>(pK^Z}q$Vd681`_FJacJDy#>Vz8t4>b{k`+h3lTDqD6oSRnG5&))C9
zC(rtLLH^Tsj<O$rjw)JPM^9GwzqZ74a>?6UTWh|9P6ghSdU{LJQ7&Fts}Rus&%<48
zDe392pPZZw+A%jxCvwsB__|2_{eLzc>ycE>&(CjPlX&*Z%3#y7Hxa68YR`7Rzq&fy
zwD_41Xp_KV_x@`yE-p?rn%Si*E%SK!{JKkBqS`8+paIVHaeI0ESfU?2e*E<iw?1gi
zVVUTA`^ryCj`c_`Ucc{`mvP#efObCFITJ3`z2E<TU!SbCnkQ(N#w?S}qynYqvrMz6
zndRP6@qBf4^>on9iv>yt3{gtd9Zzq3K5oUpz)+xbuNhofJdl`q^X0Gi>lU6eN|)NS
zuYL9OUsvjV_rC6%GT%L5-|yKeL2nPFt&+XrQ!CwbY0lxvCjU>cpE}`px;)49|E^Wi
zR~C6x3SZKDz5O%ym%j@=cTK4|w$3p0@2iMdb6xG70g|`E-mY8ddoO%Nz3uLA>mS7W
z-p%^&48qlVYp<$TyS=({wYjp-)1&+1#vQh=!hXw#{r-LTn||-lwb}c!+kagT{vP#z
z!pSF-R=*E;^WLf|b$RUfg$7AM=U%R6PW}?~`Q_1VZHt#IS@L4#@_C?J%Zk5-t_*So
z9lP}O)YMe7*`@#fRDzaG78VvxS|=_&)2?=xlCtvFijPUGEI0JhiWhT<YOMe*c`d7|
z+BIp?q$%JP-&bUQtEsEMzFU6(>iYfvR;hYV(=agD!13M8eDlpUptufR?sxWT`1&|o
z(Bz7uqGDHP=f#VQ-9;rOXDZ*`|L?25taX`Be9gz!nAlj^S-gE))6PoOe!H1IX~}^D
z4qP*)1Q;3`zPhq<^0zlPCnxV-y?S-j)~uzoOtVkjz8x*D7jt1<>~0ZZ;pCg3Yp+3<
zvw)6*v#b4OVZF<DbK2QU|Nj0~^}M^QRJ;G@0d?3~fMQl3@Z`ad$NiI*+}fHQe1K&;
z4@w)GfnmqeK-htIOHcYAU-t6MRp+)fvHB~P9@{c^@v6E~F4KFb&xW5jnYE(*5L?Eb
zXY;IPSKK(rS<L-m&4RqGZLbz?SpN0z!;`=CKFQ8}I_Esg-B=sbML$h!W&Y(Xe7<9G
z5WDaD9p3Zb{ar35KYQBqeVdikS2*7Y{#5q)^wsODiqfz0X05Y-T=v}Z_~Nf|8>9BP
zOxkzjf7(X-veSMw>+-g?ttv~{oD{oU!^p_!%ZJ1K*^iI)T5kLP;-d5Vz29cN+w<9P
z=Z+^eJeMzB0$o!CnliDf`m#dh<)fqBtiNii{`~kTWmi+N?rqxU$iTqBTN{(xpZ&N0
z_Rf0O$xZdlKc-$Sc^`Bu$m_J$;vS=@1DhVIbBS%#Qexsd6?8@XsBXt(%{^Vex|BFJ
z1-8A}n|X7~6sA@u_Pf>QzMp<KJ1eMUPBvTo_}84rmV4({*G{(ckII~<J=;9_@2{^D
zPCsP;-B$b<bT8UnmV6yh-gK)tX?)(M`R3+yWebal<eHKalYRewW#`=3;8>dT^wd-V
zuGSxazu)hTl9miFE8DizdqLKeDN_<29BAz5><pBh?6vgAi^cs0m7h{Tvy{0tsi~^p
z-rQ`C+?@9C*4E$q{X;@R63)ypoZz*TgP-3#`|qwNPo6~VV(HF$(?4HI@9q9nAwe_{
z+PqM}1rCm>22V-;+<R2)ruCYe#SumyDtZrl%UwOQkoTYU2NkOw-wmBoe{B?sOs;9S
zoN={S)rIMD{kPpADc$*p%C2ecdBV8y0#|<7U;TS8O!l8Dv`o#svFPz10fz>|w|47_
z_H}PnZ~M`E`Ih+9ZPMXJ{aJ5~)s_Y|?q64%`>8hT@nwJeP;UK=n>Qc6wl;cW>FcmB
zFE6_*?_t>?uV#>SMI&Zkjij);U(4#%+S~H)^QEUhkGifb!13Vm<K~IV?n!57nOanS
zQn9hI3HdwQEcehvW%sPT=b730<&Hc$%75N?VL(TG-A~rr+j1{U#W68BIyy$|ud}_j
zCX#vMkB48kCmrR=xw+|R#@2}+4P6$#n{ApsEvlk(`gHMg^K838TY5m}heqfe`|$8^
z;lo3$J<{Jln8xc(fBf}&yt|uQTjZ;Ce#!RVrG7tN-qy{i1`kh6M(KfryR#?8R-J$I
z``gD#vH5N5+FdkEU+wz&bf#OZzkKuGxP#q|@-s^K8y!0Oo&P&cS7Ywo_3m@-{ngvP
z`Cb=S+^!Rw9WVcWV#dQ8j?eFW2)mr9y6Kw5x)7}mO232;cdcy|*8H!q^~biG-;9qu
zJlwvq;Gt9K?Q7S>c9*?%s;Jlz_j&EwwHs@G7P+{(E-Zb0O>L#2iV6$p_O)9ZOJ84;
zOntj)lhK}Ux3aSozj2G}9eHwc^4D3Q+uk47|NlMz*2a~=%a!!?&ue@Ihf|()-5(3k
zKK0Ps7cUA{e|zH?5D>7n7-U7#QLe4m*Pl7#b7qF&VU?{?i?(bLS-N!TG`+)%Hf`Rl
z8_P7&bB3MUgboyN;*4Cavn(iu&SbA=S5^XpReS%IhtI4%&+z=*4~-Pw7N)?dkKc(M
zd30v4tcSj*OI@YdoF(r*Y{~5tc>hppp=432>OPy#N|U(rudG;BRLL23yl!RLnYc$R
z*&AhR-b62Mj?TZ~B~yA%{`S9M8Q)tSQx?rOy|v%!{Pvlh_wI$VM?IOc^ijqoHx;os
z_e58|n6<MPZS^*o_d$|XdgI=6mFr9YaD{L7Q&M}~a_!%wQ%-AkeiOa->Q}Sdd<TUi
z-f!&=ZJ(HI`fJV6vWjI-P1a`1dERP>uAIKA#^%_P5Uqj-@1*uz`d7U9?aK9*#m^iT
z2CTSszwWp0uWxU&FGw*pGU!HcGbzi=a_f`f)YsQvvTPX>1D~8t#+1_Q>*M>69B~QV
z9lyV>;`!Wio~XxLug4wUmV0|c?e8*%@65ts>tZrLSUn303uDX9KASNA*QUDMNF$ep
zTegUpnVG5GJuGs5zth47AGPL?Rg%9_-|PkTAHU_lFMfW`b-CZ%FZ1+;Iycn(ERwM<
z<Jq}$Cqu*8+2+cMij4pM{c~G;Rp6P$`&YlV9{-?_wL&7n2|Zbx9+JMga^HiUUNDKT
zj((9+i;Vkcm-=tKz$M?hrZHs6Z?;dfcRt_v=F#mPvueGv|L0$nU%2?U@Qiz<no*YJ
ztPFojUdG0F*atk`b?WKT8v^F*Pwi^|vA5~uT=7GGkCt527xemAuX`-n^~`e9b&lfx
zyTv4~CvH3UkE>GhU&l|L`uj0VtwHN9{$HHJcJGCWyg%z6K1LR)zfO%D@5_G6-@9>L
zvM6=wHQTbg|3nu@op0!`&F<azZ=ZhB)vJ~}!bR4X)y(+sViB=3t7m=4i4C7t{cLvW
zQ_Wvj%&0bT;zWzGH#1h<-CJG0=jXH8Vrx9i7Y1}Zc#!bs&Q4*5g7^1q7q8i!bJJ++
zx9|7s`5PTR+pIme$hG^!`~Ck{9ZHy{8{H;poaUe*BDM6~t2=wE#a~}v&(2_yeT@gy
zI9#=U#R`tq;p>mRy1KgX@2}D)Po6kvO<fec+)u(djc1wfY&LD})mh&oHYTwe85=V)
zJU-UjJbk)2!-6GCSftJKj?6O6F8KK=H6=Cm;IU(DjEsyN{QSp{bP5X!2n4+S_3`7!
z8=F$QSINrB^&L2HAnSSV%}uNyKYm|dzcOT%pv>ecQ(A=8{T3`(z))FP>EZ7m{?*mZ
zE$N=k+3WWdo!b;FEOy-5yL!^Rd400hWeLyE&F$#xJGQs_dkCZ2+UV`aIs}ysl8^D2
zWL{cwYim()@yFNe_cJlb$jBJv-a1^c?9->BoLgHswZqmNxVk!g;>3xJoi0rW4mh~D
zxID1`|C9gC+tPNAmqqXHSgwiLDFiB@ii(U<j3n>ey?b%Fzx<w0r?e$ZvqV^!7~i~k
z!xI+`I)?hqt*zcy^RBKEUFJVO?}L?`oZOEekNZFV`~9Ao;YpDts4UWn*x>N`hq8O0
zf{{_s)p>TcyW-B@oTTa<5Er*@)z_WR=LNssU-3~XDJdx+AfVy)_WadfL7}p7<3_3M
zecx_nfB5hrz<OKGO(PLeQAP$e|9L#=>FEp(j*g7i*2Q*j&AzUrrpC5&=gtkAH#@(+
zw$`xdiHFZD6HYrjyQ_A6+TrUGzQ4P>>f4KpiyuCJ9{zUE)z#sv<GN#GVm=&`&R_BM
z`0?Y)T3TE`fBrmi{=9o);=)z$PfS#f`af^w`%?dq=>`W{P)bA;&WS^M=`xK%&v+m6
z=9|ju%2>a6bHDmIzmDDawrdJ~?nhJR9+=JU^dap7e}I<g4Y~bmPJP@Ox^l&VcP;lP
zPLS_aW%hSaxv(eHXia2`CzDTH-gnL=O3`a;ja)75EI*p)rOI5h-0u?Bp!$5d!p;wB
zYUS7JK35bUFOzs;F82G~nk%>BS58QD{j&VWn(J)6b_*R^E;er7@Z-*5>E*0Uif-Gg
zykAG{7Mk`r?xOD8ud`0w{j>Unrg!t|(%{YS*PhPb|99Cnv-AgUzBW5D<r%!Zy+acP
zOiLdh;|1MhewB}p&+YoU*z7G~tHahBBphInv8fO^@K^f#`FXb86DCZMx}M(g<3~l!
zkB99H4F?W5gf^VC|Np01GkBSTva)k-O=YDesG{DSe*V#U`~OG&{r&y$*|V^xa^BPR
zj)HE4uWo5?Pd+=#6x4c}FlWvhvu#_ph=i|?J9>3>_{YEB?>|1RzyHXYnZ~PQ{@>b~
zz3MmvgKpH83)&|VuC5Bbu`!vQ;lRn0p2`P6<L45_X+76=y7$Y07RH+P-M)SMy2Sw%
zD=R5(F`WZ#ywU-IfeSCjM@4mMhp&5ZYN~d`wj9Z@^>Muq54VT!Oe-tf_G;(Gty@D`
zXMjrD_4|IUa<gdjQFAUSF<G>D@yFxx^$$KgJe+ZHQES{+aS@RRcgyb|1s%O3XfSc=
z)YjbF+Y)bY%YAWoxB0(6pZyoJ&B(d4L$K)Q;raW8)qENvVm4<qe0+TT@#B8`HXk)+
zhBdLf!_pg0zPr2Iu>N07X!V^Pg;lIG&dfAs|M~MLLj&kKE|wX8{{4P0rRd4OCTgqK
z>yL?t+cH^Z)cpN=-NV<Hm7%4zRnf#mWdFZk+IIi{6o;<3z<l)R(H$i(h4f-~wH)mh
z2VEXB!=f;0YCq^8qpa(3{c^TnxD0;2Tt2_x*%?WO@A1s?{028Sr}N*d^8S7P(cRtU
zt6P`ZEC46>D|heDK}q5r9a$c?)h`Qx+5k{|HT8PYxf!MQ+7nIVxc&sB|DU*oH=?90
zXzN2&{u5KDMpV^l)$LgE_gPGE$LY>P6OVk2`aR2XOXJ!j7gzkYjM|yF;eN#2zxJ_J
z+fRL%<es~4BggM|8T%8Z8Rlhw?mK74U@>oxWTEB6sNZbA_cE1B%ZKiEzpVZ+_kK`v
zOk}FzzplSt>#KTwIaSxC&i+1U{keyS`S+Li_4QT!`}tfq!uP8j3oAoIZ?Es#L*5Jz
zo}8SV_4eXo_v=}EL8thvt$lQ)Giq&k@b`Cjo1GROxShYhH*m3AX3KP&caM&CS3I2>
z&T|WNsbNP)#{up2dlm`CecEy9QqZ37_o`>uR&R5xzG5yaDmud`m1|eo+pept!?Sty
zD`Vo~<dl?@3Vwab-1}WqQ`0doPw(0J`TdN{Y#AVv&&{>w;OBQwO-<dJot~bad|`oO
z#Kt7ot?wNzN?(cWDt+B{<cQ1O?Dc(y>pl7T`FSLbT(0gbe=jE_B$Tx$E>=)dvQvG2
zjZpA%zpEVjl`)QvjB38KTIB0~9Q3&=XzFL$9SLrhp%GOq&QG8*nWetc;M|(uU%%H1
z`UUZ?t&Lo&8BvueHO1i1|L;@1TywpRPaN$zEU`p6<jB=snqDcaZnszOf8RZUV`<dy
zyk~I-&fVTGwdG#^MfpdZ^V7Got!1$&b;_QeaOce41*PkRyma<|QWX1ooyTV)$5M%_
zzjFUnrHU~q>;W~m{?rz87M;4pv+CxINnGorbKW0URabv}ZEf_bG7k@qHEY-EMg)G<
zi{H2A*RA8nmv>G4RcWK6XkxM@?6s}k|0^qlXIK`et-ZFUv#E*6=J%V;H}=(9GaR^n
zUHtMgU+494dmlV}*!bj0%9@CcOrX7HXK(JUHt&<O?W+6x>*dztb1aKP;&<=fo&4#^
z$&QW=2L}g+uC6WtQPI}-`~S-w?~@Jgoo!vN_v_2c=7rAfQqLP-tt@_i?#H{`?-}mY
z=k5FXOgc1vf8Ae$oErwcmV2wd8db<^Yir-xS1Vog^RIwTc6K)CCS6d}et&oO;nSzB
zU0qx*Zf;5E=2%+P{jp$JuxF1<@G_r+OTDKn2ylG4m3^p%bJhFz&CmDO|Nr;l+c!5i
zH@0i*<NKeUp6<MG$N$eSL50)qGTmdn(#wl|cgFMuE_Qo(XJ>I%f99<%nG)7zI#Jv6
zdM{lHI&$Pl!rfh^KR%zgpE!U1dNG|4X|JV1%l+mCf$o34uxV+Uz*I#iC#MbB*Y!ew
zKRG%1!}ss&ug+@Y;OB2&zh1wg{eCn1v3~jfvbVP~&wTv!X;sl#&=#&$>-X;6YnXe>
zq@}(6@cHxnKY#wTD15{MnmYMbTl0Kw`Gwu(`6aKft=-0dQekiP_psRN%*@P)O(~tL
z@^5TNjEc{<Du0)=?N>)nE0!MDl?8?&jnD+y@v3>tBkQ!g`3>(g=GJDfuWeq`6=NJ0
zT)gw?ORL{=mikVJsW_Zb-CD(e{pR+k$G)?*Z+|jv>Ei=;uU0I(TC(=9V%*_Uwiyfu
zrk+`BG5MFi(_WL;RlA<1tm*#E_f07MOUADyZuO3?W@d5m83B8bO$(coaPhBv>BFX9
zpJQ%+;0v}cdcrYj(xi~L2b<ZiSDn3aBjW0Hr-cHsyUW&It!iv++^}`4tEVR?!-H2>
zS8t74Zzk6g?K9hqw_8j%h<kbF{e8A=e6n2S<>flj+k8rE-rm|;#XiHvAnlBVPV6p`
zckkY<O783HldvpO0c~~K^ZA_hkB9B@A+`DY|C+6f+sm~uAmVa++J*xM99Y=cm>AyO
z-Mw5aK}blbiQn$WfsAV1xIGegcb6ZZq8a?*qPzUT%a?=K#w$$(jX7{|b05C2(7Eu*
z2|<SMhjl@R2!H?l|G{r*LBYoO`oE%jdU~t&eS3R*asB^)92^`0)j3yLXXwQ22+%D!
zcK5Dq_4jwK1qB;k%~-rx*~Zq^Fyn#(sAQ{nxpaEL%S)<zv)1`VMM-ViygBr(`}egg
zk271#?R|DO@x%m038NGahJ?dyyjhHD=WV~sxb;W`KHj?AZ*JH7eZTqo`uLd-f?AnX
zUou==ToMkoaQ=9`em`h^2NTHCese4WAOFo#vapEwTDzy{X;)MO=prz~>}xukuQ{h^
zJ^S712J5ImXtmI&sI-?t9V;d#YOn|jUUU|H`gEEeH2J*RnH0J2=C?^*ITx3nbXZ%f
zx`|0<$L?D>Tdz#pdLk@6zH`lijNcrrN-R6uGv8`YpZ?&=-dxkD?*Wgj=GM-&UA4dR
z|MwUD3j<D>_TBE16}XpW<+f!GQ=`M@uuESHKcA^Oml+(Cx#zuqZfa`k%B{1_^Ya#Z
zt(rb}Zg1x0Wh-T?KOPm&-kay=*Y_%0U0wag?c3M0Y$tlK=<DmReLZ`2fW{I1{ePNL
zPfuIfI^E{gY5n~zQ>RW{RST*cu8ViNL~O|r{P*j%{?-qZj%WY)_xt_TCXGjr9)&EF
z<qbUECp&S%ga%dbX`pJuOKD=l!6w$M<J)qL-<W=#>~D8)neXf?hrH#!zT5qNQRd}k
ztG>-NPA~blcJqoA9G{<^4c_XiB)Bd2c35hMM?!*v-+VjX@bK{FSJza{!);yGL~c&o
z8u$65sT{Az%Jpm3toZ<H*({%57sRb!IVD2p*!%te`x+V;u5O&H?yqEJbt@)S$W)8R
zKoO-{$x>Jsw|CvOFb%2q^IIfWfqD)pb-jPfHypqJW^I7Px6ad$_;YzWRW<GQ>Rxa2
zj#i<ywa+hqU%X}02~Z5}4|bnhdoy*V+wJ8uouwnX-){MK^r_3$AC|kP33qNfm9(~Y
zZOkqw2FIzN-#<B?aDQ%S)bDxOfBEKdRm487NXs<ZcJzNn#YVTV>E|{d|DWp~&e5cL
z@@Y}d{e7|v7cSgU_IB2*ii!%0U*F%yzy2!E>r+rvwCZaW!-F?()@<9i^dE2GxjB|I
zY$}VUCdb6YT-aM(9{T&&*Vk45rQ_TAWIxRR|7ZEFLZyiupq+=eHu6fFz1Zqr`!%D(
zHxzVftXNUe$49Pvzt6BJRND9J)oQKd9x6gxU#r;L%dcE{tKMx*%+8><RTY1~Ucb1z
z{C(Ez4coT0g=k$}|02sq?niP@_NR-l18>WH4UCA8Q1h7)@YZ5w$g09#voG2GCxVVl
z(`$g0ju5(MapmXZ_Jzw|nHviUUJXm$A2|0F|Gd>MDSSc~4>LG2PT8>ea-Fj<q)|3e
zk86fL&*l3&C!gDQ<IUx?)r+^eFd6>(xo^eR^$V1wS)WF_-Co_9TRgXR`zO7t6|t>B
zeJy`7wiI(;eX)7E#bLikElQDbQ?vh6mh!Qg)N=++?EO`v{Z>(C_4>L-uFA;XY%{T?
zo8GY;c=mLq{qb+#zFj?+d3TrTqsNa|%NS=|P>``Ga9A(pH_wK%)5SJI!`xh)m6dfz
z;bS(xITnpuwwP@FSN8VSL(qs--0Se=8#V-d-MV(|+Q4fyUn<wES>uwKx$@#QGndV2
z{r`1it@HEquU;1w71hwwYin+94$Q86wQ_kvYAUFHWpGGISrT}C{rQ^O+KKb#@iBOK
zd0ncG^WC@qz~9%eKPEG5D1Pp@^;>lQ-lgTb$AUtZ$bCrZdHw8T{pPwav+{Y|`eZsm
zi_)(?+v=Vog_*kBcwY8T)i!4gU=naz_~7g<aB6<0v{lHF#c~S699fAt=uk`P?CG)G
zb8EMMUO!{~gea-&iDosjx3b<^&)g*HCGq}!Dqq+-tKUIftNAvr@GH8=yOvRn;ekf!
zYO@0>n@uGD--+qE*eD;iJ3J^+=G)!K(8X5Ln~pnc$?@|Ww3oiVmUwqpX;r_xS&l^5
zng~XJfB(gA-oJR!ap_VJ!?Ef={cI{8Dnd7I+z2te^+~Q?ue+<OM=l{LKfm8B_m+a1
z8XJRvv^4ijpJjq^mnBX-ExNO-l>6hyk2^|Vi-C&v+Mhpvy4`>O@qK<_;l^VUGkw}X
z8~<*tjoRw;``g>zIPX%QkF&m1By>)m9K81W8vmM_nhRSpgF^+bJUu;KH%2h<@DT=K
zltN(<+oH<PX$*38uc|Xw^7MYN^#cc6nz{(r#A&m*6rV6K>=&yOTL($j9V@c@g81jw
zwu)MYp8IQ%VtQ-$*GtvwCE2T$*V{P1|M=@eDaR3QS-ay5_b*x<m+_0qzhb+Z%RqD5
z)pu^cS3SFb|9jZh?3|9-{mYr++80lap87b<rJif&rb`!uq;1U2zdk=J@{seGf>7s&
z`v2eSK}~hH9*M*&TVrEm!3jn~L&M<ItjbFM!{sqCF$w}4J)738ym50SyRi1uWj`-W
z0BuQN@<}n0EGjDM5pxNie)4J29GglZ>+*L;W*Vm#{QFb6R#EA|-{(hf<mBdFy~Wk)
zl<bq0wJIvYqhHRpC$8NtCiZImGl|EuYQ9um+2)>nVUa6$XoF{1nAnpdOBbbyt*e!?
zBGAX|t~ivuyTcf?QuNemZ3YHT&hHnN^>(+e-oz8UcVZ7H;7YR3>~D_rR9UfNMZnhG
zZ0yk+q#%*7=#{7IHml!VTAxb3F*eNJD!%6p)0cbRDkgu-+_ERi-h272`&eOmrtlBT
zZSKbHW})ZoOY^1m(qv33?ys`&DEWVP?UGF!!m_8ID7il)F0|m(;;xj+j&n9`c6R4q
z$xM!^U{(+QXSieEu?HU+CLcL+B<ne7XLk09Lp_qlpuE<c{o?X+eyfrf3(C$MJH~eI
z+_{3nLdWHPb1!Vo4!5wjmfo|?PL9_YG`12K7q|A?q?0K-%HPjh_4h~dof(!^R;#vt
z{`^_G1ROrobRwIco}R9(>|DKIYKT^=hl-P@XXnh-!PDo?U3)F>)|Qp7uPSU}p1ixe
z8&s8D-+HXV*RJZV=2R~c5s?E&mlp0@-*zGdGiWU=ZY&O8pCDsd#KtgT+O*a_+1h}>
z#GB?n1Ox>mqmubT6_h@oIDa-Y+y48X&tj{f13n)1OdKWOI$MQ|!xqh*dP2&deNW)x
zotCMYKR!O<Q4VJb(KuD|&9fzJYgBa1(LY=}-_^=rJ+xA}s?t9Asf7IRun*<$T5eZP
z=UuhlFysEdy-~ma{QP|N+{dq9uU6f;cW<AY>7Fl_yl2?eR`ouUat;U(0F|B({_S5K
zzo$ZwnT=<~$EuARH)?2CSNvmRWxcxVSlgqI`=dEpow!4js<gw`9f{80+q!6x(pAHW
z9xWR-7<_qqTYTZdg&Ftv+1Aw7f(F6f+}L=y=_*re>#N3)va&L<m4`217M?e6o`=6b
zJ44Kl0!FW;LQIYC=HI_s`KNTPVcg{2m$#HRiNuA1voD<BJz;#FCp0@fb!zkqA*C!H
z2`)z$7nTT5m5zOXJ}i@WcX#KJwA#`o3DqzyTv7k(&2;TTlVsInQ-i0qMY^*qZ&o?^
zB3nG{$%{9u-xjCo7hby=9x!j|b*c62wd@NWLY_)AI&`d@D=r-poqTayZgfRe)v8+)
zCr(_kX3dra*Jsz4`^#_r_VV)b?5+1!1}|R~v)}Oa>C?g4yLax4Tp@J%*Q0Lz53g3Q
zUv<da#>U1V|DMf~<;x#`czF27qi%gr@9oFWpI2upaI&+rZ~eCTp!TzCyUX*hUf;QM
zXGeGU>Z?`#@t6D8-H))Tdh4koWMOsf{{701SF3h?%z~6-P=C3&xEa>{=`JX$`q4J)
z^z`-4T5E5r*IZ5K2~|*1QZm|q?3Z;!U7lWw(acq{9}jU)@X-11c@?TR^rZIrD>t7j
zeZ6use7dY(O#8~;yC3E`uJOFKUhBY;ZRclpZ+-WZHT2DIhxGn`FJ69~5?5WCX~bYV
zoA2`OZO5Dx1Qc|1e6F55bLI%>e9VZ6KW*g<Hs#&j6}5JI+1p!M*YnTh-QBhHSCrP&
zLpLMKI|6G<UtCbE`FK=(RoVT0wSvOJpb5#VFAq#RzF#~uGgEAp%ja2<`|E0ZuY39W
z9({PYJv7(e-u}n0U)L)3{_<EEvMRP(PEJmMgGFpj$BM+H22Md_5Xk)K)vKoM_vfw1
z(w^!Svu_T^#18WSA;G}MS0kK7J5GFABE+c|yJJC?wS~ol?)CdNCAdPv;g_er=ark+
zPpR%WwR7Ui-5WlCTQBur^yH_W*tD&uw7NIGKc}^)b_M^w&KgO})Rk(tSFgGtUjKYS
z)LPjGS3F-AE)8mI>UyK~oJ--r>$%S|-=5a-yj1n)tKVk@kq#d1O@b1}X+2TDpU<z~
z7N9!q;rsXf_x4t=zGY}=Xi@ykr}tV{Z|~8Qlhs4tmc6~DXtCqf^=ZeH)YaL|^Y4Xh
z-Ch2EovDkXj@W8YdE^^6+Yq$Z^6Pg=b93`QpU>N8Tw2oEx_VXI=Crd3$;pee+}+)y
z*Gv<SuL*o>6R|Z*R7*=MYs<ARQEi3kr$gU@79Tv1nCS8MxpS@c_ma;3es{lfhXXdu
zv#o9m5-MR}P+;(MaSX|l4ZpwMR>@m9+#XuyfJ%B0el?ljeoo`l)7O<uO_>=cOq|Fo
zF794Y>A5iA#Oj&8;L!ZFVVYOrqZ5K#lP}+^;+{9}>*wHAoglp(CqB6_eZKo{`h@kr
z+uoF|yOsZ<HsN#c(Wrj*o$UwX9>uKQCAT6Z1k@{%I(}NqJ3!~Ob5<c!-jg}bHTP7f
zoc8Y7lwSJoS$wOI7smoglMC0DR`*^nowRFl=iK?%_B~l7y&@!}c5{{eeeny|wzePp
zxMPmSAGyDVVqdHmT)cj0rSiNl^}M_D^w&pTbW1u{94G(q;lqrpt3)3?e$2?QyX@_u
zZMnAv<mB=mo;s8M>&r`v(pOVf*%m+ZnPXAtlzqT06m&z3n4Vqjuaf5L87s_kZ!P(D
z=gaHs{;w^ntE;zy7J$UPmKJ)YC&G30RzF+Jm1~{C>LKy%?d^xJUcH);J$sUilH+u}
zSkP!3!}r4#Lc+oq_f!^dzJ6&<q%mmF`SdhhhKAkc?~`6$T3Ye{?|0rPbz586&(F_?
zZ#|l1xXfqfqT)T<iuDZ)Hr%SsDt@Oa!nODLwJV_Q(6?%Tf4gdRPU!kPOF8?AJ2_U%
zLmPwO_;7J?`P$jrYZ|sTimUU<L+O9(;{6?hf;f*PX>*6Ux$yQX<{wg0Qp)mJvvy6v
zs~d(VQjD%{l(VgV^x3jlCtL)Q!LC+cOS0blwp97Kj)>P=^HuECd~K7j9M0LA5gZiR
zq3^$c#mD<io7X>D?*0DJ{MrAHUVRgs#;woTpcE-Li90{z?dNUzto6$mNUi<da$aNY
zLX87|1tzWPXbr2_`Zzr5_rHA`S*9EDDe9>QW&i)dSDc`{?fR{BJu@Np?sxw!76x?i
z+y4o8d*jN=;KI+(e7QqY>I4M^LE{Kp{pVV>x^|06ZaMbp>FJH>=jB3gpFYj~_*k!T
zRPWcBK5B<AE%gq~ZFFe3xY#{g_VyA_;jQ05<I1uBFD!Jvu|0qOy{|WJ-CDJE^QKK-
z=0#84w8`knvuCSr{c5wjK6Sq>pPWs^*R4S-k9>OitJO9%BxJ#&MXxSsI`92{uR1GH
zJihLyDrk)G`=3*%yg)NMtgNi7lJ)m~5vr-JEj?HH=gw|WqyKl!=d<Qn)gi~v`TZ@I
zOP*W3OGI4!@$~q*z^$r6oJvYcTl&_X+`2vWwAdWm>ah1!KBaF3ud-tF0UFwPUbeS#
z+Xq{hy$(~-i}!1sIyJcYf63}ypN^?1DJd;Fw#4ucpV~x^fXKK$Wp@5Wd-lYX-no68
zy*~dwU#Cmb!B^l+*s)??@rEMP+i|K>TRYBKt=sCav*pla-8j=|-LEHiZrN+~o9%b+
z+KaQC|HNIqS#FnGKegC>%N(Zs-_xXy8+%VG(5W<LNVvQ8{g!j3TfZIR&b@EEAn392
zbIbMXug6vM`rH5AvTE+ESzV0GY!5Ci^{!eU7!{S(b?MBZQ>VDJ!`1|F`^+%S7OVUH
z)_m`?_0ik;f|vV+T7NsOzyH9&g?X)4C8DFEr1I|W3Vpj{XYun#pedGb6BL~VM3&h8
zS&@2r+J<f0!nT&bz16yDlhNF4cQ?03H`C{vYB(G|c#yHLuW!}2#apkog=n=-y?U5G
zytBW5ec8G5_WyhKR+sKSHtX{0_4`(p@#@6wk+{A-etnT&W~QcFuT(2&kN7nqDXA_=
z<FpmGT3cHs%yJ~w#qEuHd*{=qB2dKs|Mz?Ss~O9etBdK!#XQ}^Cu_B0>;Heh-)kNJ
z|LgVoA73u}uU`8+@ZP<9S#M{}tLEh7^zigtS$3!T{oeK`Pf|jym6V*)J5E3DuYY}Q
z?S#`?+xIaZ`1kj>VcDAq4G}Ke)oioOa#xl0Nxr_NyowvMnRs@_N2|26vsQ_PO`1Em
zotgdI!*_R+A|fpvb+)ZaVpURF)V9#DMN42}W~BF00Syt0>Q^G?+}u{}T~}e2+qKrZ
z?8RTrMbM&P*N+?9jb7KePd0n`M*8x*WRs1#dB?I|wLjL}mH&t@-&FRUnH}5O>z7|^
zmK3~Symfs{T-S*!bFH4=@{;*jwA+8nx7^<Uf<>vS3=h8SeY<0_{NmCWm)SE5Hh;W!
zE1mCN*{p}!)6@hwJ{*^?Uvc-wyh)Rq<ZP=R%q_pS(rC$}UteE?#)?7bO7sQ!g0`H^
zuq<A-YHf(t$6v44KRzlRf23F1e9Jjc503*aoWh`S%dOIX)qQ8Rq|d87_QW(g%FT_f
zsk!+hXj?k3z{)jij=Z_K`Qz2__?3O0OM^hOxzA@MZIobU;|bUr931@d-|zR?Eh-u!
zT%dWY7x(wub8&GcWM{7~zsuCf5WBl9bnD_pi$GIPd!L7I%_}I_uxfAaZL^p?6@jmB
zY}sPcBWEjhd6{pskJ{?5_l`Yy|GwWa`PhnEs;a6LpH8ZmvPrtSyDu((fA7Z5;P2UG
zx!_#xXufjg$`|+cT7%|U_Uy6g{pht+$h}X-@%%j7jagT<t`<)8XnA^i`r*5G_n!K@
ztMoNn`1N+iVC%9s2X>XdHaR9LD*6yKk@w`}<b@$xyjI_tn3=C0TOYL*G!I;LzW%|t
zx3^zhTFMQY(_5>koSK?C!!Vhx?&nkStA_6G?x4vytLr6&g^u6f-3@)aV~53=xz^#y
zb9~eef4^VfzkFU5S88f1n{8cmbo7?&>wZ`7?Jm#Xs%Yu*we`j&R^+)fLBWYH&&>WV
zd23s4=gZ6Xj*&MH`*-XwR%b1Lx5Pn1<k0>5?B~w$Y3S)S2WT{G-aI$zg=g*JkS?8A
zrohDuL$nr#a4AlI{Xb1dsW@0e;+ktpUeQk8C!c=(wvJr7M&@T_<c6&i874fA^WxgH
zdDE7@w|ACuZ~OOKzov#~w<V;p(BUC%fBc)p%uQEwe#`FIEhXH%uW{}X&&B7%9(D9P
zU3>8OvHwEQ(4FbkQp1_YCx%qW?&Hff{k23Xde7ar>1XVI>WFxqoxMW-dB)SWm$B1c
zys@9Qhtt*Qtn_7hiMwTDbC$?S9rxDm-thWcQD`)$>b3a!{ruJcRvKQ5%4z46eU@}_
zr{~pc*<5vfZ*@22m)h9a6g)b@$s=vXvvK1_hIi}%pdoed>3Xim`(!V!3|6nGs&dj1
zQ&v`HetvGQb572hs1Iu$6b>wKY}WZ|kd=CGPo;*w{&CQSz*jf+N}DG=KGyr<=4SO<
z+w=MT{rywY(v<Y{_?G+6zs4afZ(p}3D#O7!JRqPU^YXHXxAXTOT@kogKt_gVV?>X%
zc^+tvMe3nGx0sH@a=*E&Vu~Lf>AbPGdi$!skNfQ({rLD;!Z3+t&YU?DX3Xe_-Cee_
zsnp5I$sqNV$ev%XR##pBdx%^A!HbKFSAFXcRQ~Yq_j_d(6&BE(O8Gk(P;z6k{bE@6
zry^9s%hi?j(4j*HrLRJGBn%kx^71@9JrBOSyL)5eVKxylF(!sv+j67Ron-d?|5yFy
z{(kwFFJCe=SeL(BkbZt%#j}~|1{oI=cI@7*Y-%d{``g>Y@9yqi7@(m5S&9eR^l~jJ
zIk~x+oj>Wtg@vmGK(%kphlA`hY^%-KcqAGc8W<v?qd}UN`_FfCa%#FICDh51eQnLb
z4ngHrch8?X#r61D@8L<R-|O8pr+W2B8ndkqTk8}NA>pDV_~`NDkKgatE1R2(Gl0Av
z5gEC1Z(7LFTeqZ?-FiUN?+gr)k&&P=g0ypUIvW}oKz*|t8<S_4WD4ync^ULHDl#%s
z!oJSt*}1vhfs5S~H8eP!77A?KxDhmkQ1Ja-?A3@yhlcrezc~N>`xm;-vha}$c!k0|
z>vFws@9uVkrbf%k%63$L*V~qVzi-JB6@~*B7CL{t672tQZuz~7uRk&$_<Y{Je|7kJ
zCeVr$Ha?jSe!CwGbFItW^78bQl$9^;F3;b)FWse-li3GScf&}j9oOTeo4>uio$%@k
zf8ooZHBs}O79Lm|?J2hEjLD|WpC3Mcoc7YFL#p@BAEh}ql{YV?3cM7Nh%mp;;D2Sp
zTszs`OP7qirw2N7c}(DR2z;usGNg-h{oXd#Zt=snZr!q33TgBOHebK^mvi&G@TkZZ
z-|OOuPRDmzy`Fi!Tz;R;UnV2(-fH8r+NCW*uOII_{M+{5g<JBkOl6FlrawI1oxd<h
z@$$~T=Be7xzTM=?{~dPgd!W_^yS#ble!eralep^k+xOCL;kwHlc9xTN$UVMQzpixu
zLfvDJK~2ZEf3&T>8?$b_!1eZS)yz_VXOsMUGROPnk5ADI-cb2DZEHc_j2RL~jvNWG
zynpm4tNp(piw`d3FKu;DIB;pH_ruq(L8~wqFInPpRa{iG6?AV&@zNko&><-`-)^Q0
zaJ4?uxc<nh><veFcsOWfg{P+{=zhR+8<`pzy2W%4Md$AgeY*=ZnFKoKMl7l5=cm+|
zeQSPh-|5)QmiYPE*&RhkH)K~nI?@T6JrfWYXMa#9afDsIW`WtWlj`$Le#FePC{zNi
z0D649pP8YnyBoB$5;WPByk_xY<!QRnZ2tcKJhE0-7S#G2y?a;o_xJb59~^83Eqh{^
za5Ck_rc`dwh9JXx$BwaqmPEb1z5U}!_4yKe<@oveWvog#Cae1&Tjo1E<oM}Rr>>mi
z&z)tS-}m(Nbm=d5>b~7f2QA~$TENTzN`rf=zpv^Q=3uG#ezzRt3Q!$YwVwYDKkLnn
z$?dPcK7Dm{b;aAQ*RLF_sICr|1W)#zI^{LTzFuy7-rYk@tlTAiqMa^3-fqAD;nQjT
z@aWr1JST4`dg|rk=C-O2v~z2#JZR<BwKb8!Z@)h*e81;2-!%RBz9~~g7!K^M{{G?H
z?fliflGbH9%swmbWy;w9gck15ge<l5!i9G`Dn2s&`%|pR#55~<mkem|aFLZKgXJnN
zeZlUd9QEHKV>)|}^4tGC@<9kBsib7Is_&iu0k4#M|F7SvNfr$1%6s)D|G8L~ecMq`
z8qIii!R@t#^hVox*`M`h-TFCu)fua&2kx5gm{}c{{{J##{)69)#|56qu`#k_)g~<z
z{bg1y_g}h-Q})j97ct4t-^NdjDDX}Hzk_eHqUg;mndzFRHop9&)cd$7RrT7Dx}~MM
z3msa_t<GQHIeq1p^4F}{8|U8qZVFm$Y?gPYLs;D};lu<*f$pPM&t=})q6u0GqoSg6
z<@Se3?x1eNj<UB>adkgaZ`{h7SKL3zYiY&1ozDeiWqWUKPB)+RL5QKCtnAoA=k^bW
z`Rxx}z8w5~$ASe4GL}Uw@Av&)cP~5t))r3CJwfN{)Ya8%e!ty*V|%{*oVjx!K75!M
z@HS|r2xuzx`nuTCKFhj47AZz|7y8`tP!W1_V<Yo<`~NjltM~u=^%^w)ajZ|aTTC}f
zVoUo<R#sNfY`%nP)|7LGOpOfwwqHdSEnaL`^(AAn9h<ngIB4b2?{9BG3mX&!I9AEL
zfBCYr-~OM(#*G`<*bnd6wd>J?gUz9B?LU71PJVrDEodr{g{kr2^SIe&xf_y?^MO{N
zKcC^;&KJ6~ZTfU^zqwYe`TPHh>FMcN9dB)EQ7|$R5?1rMu-a^6L{IGQGSIxP)$xjo
ziiDe+QbD;PCntxe?vJ0J-;MqC_P4g>t}gZ|?VrCwPe?<)w-&ng7m_lR7P&n<Gqd={
zjza5i?`*q%{IFiJ!r;wWx6+%>&Yphw_H9@8^^*N7CwKHLPCY#>K;wvnMZkAy{!X3T
zM@Oa`q@UXj>JcvWR?PaaX3ZLdvNsVoZm})cvgORBr&nf3SPCqNxms3O=(t_Z_JdD_
zg;HDv<GXk7#Mbmd60_8<_2+tyU0l+ecGvjAR&}wj_KU(RyrK%3CUNI0?6(o-(ztMB
zo8_%tUsf1(Bz@U`c0z2GfA;-9b-yoeJ*m+9m{s&<Mc(X0b0+CWr`5M9U&-Ea>|;?S
zXWReW__u#RE1KUQ2%gZDvr1-qTn#%XtD%O*`KH;u{85(Wt&_LBs*m>2_B(Lp@7(~E
z)0c1EKeUngpZOP|7N&`A_s`wlpLFu4X4G>|R;54R>J2}XUZ`9A#r=5u!<bw5w6cwt
zZEvnW_F>xOv)kqyK6&;m>HE989esUnSy@__E?<85<Oz$vzyFV4zmhI2aC~uTsrS}}
zO#DxtKUcQ1i@Tb4Z_mzy<_E&vSB8K#ey`d#d9rZS)~wLQTS28>_I16OT_v0+Po6w+
z=1j}(-PU{d?gcfKc;xM5`uh5gX~iCXdwcuD*|S$?mA|~isx<LgDFZ`mYwM1}$8D?b
zE^_7Gv2$nWZg(#)u1l9Lg}n8fYvrgkF+=wD&f@f#okgq+7dEH+ySTYAfz}9a%)YKC
zV^P51>FHTeQqr=2zkM6OeBXr&0ejE)AD?Sk%yxTwzI#oLjhB}fs3ETxyX(PG@%Wa#
ze-B?@3tAoH?#|5Mq7*olQKWy;>8Ce#7OV5gSTr0t;==HK{`PZot&>koP|UctCbIVx
zTLZVaUc&2ZYj;$A)jD<h^uy=R+x231DJUs9>6R?ov`J{Xe*C&^-#&dRI&$R5id%7U
zaUZ^YTeq#Rr-w&HRdwYp&@ztAm-Rg~?d;;dN*Ea#J$U!753<&ELFwyjs|rCAl$D?B
z3?g#Znb)eQswN)qligAIS?%53-R+MaB~?^cFOJ-t_Tu(-{X>TimBcCksw#*BHNHGO
zJq0>lI5;>C2>aVKf^O(uJAd-z=9U%~hBn)8hYmUA+}k6m?l;Gws><rk+qWQhU$_v!
zBV!@p=jWI8c<<i56KBohVyO7_a{0&i`~R=H_VfGw`obR{5|=Dla^UJ!QOJs6_kx0g
z-ucbS?tKZ@*TsV7?zFVD1Ox;c<ZP?JVen+nk|i!*?L=3GboI$vzuLObM-8<4yx_$J
z#U)FYIOvFhR`47=cu>M9#bfG150_FwjK+=S&X~U4<&z5^AJd&Ob?V`(S8rZYz3TP*
zTW-PUXS{4P1ZFxqI56xgdD*2Mo}?SgHPO#^wpn9uujse;_w!!{bx7@DXH--7b8%W2
z5V32HRIt`m4?i!L-`{c{UO&XYZr!?RdeBNpYU1Y1>JJ}3E<dv`|9;x}$CEE?jdC{3
zTCE6L!n5F+{^RC(s}%$|dc(py*Dx6O^ElMpbDf*K@6Bf3h4++A`c6-sT2WfA5Y(Oj
zdXDvqpQnEqq-?#mujNmM&rNxr)}XwKhisd~ZYRFI+*z=pXl0#2pzPO-2G8s3Vy`wO
zb(|=X<28`9D$)4%&NTjqm|&=X&PygpK>{OBY<gGk)F;ox^hYPQ>*Adq2hV>}FcMEs
zSO4<%_UTKh0--N2`d?O7x?K68GRxmaFzKOJ&%*6Xxk01;N=l2|R=HnRzj#Yk!o2uw
zwep{hPkblLpZ0L^1k(v!IlbH7HSS(LF@9d=manfSHFwrKYHd5(^B`4#Gpl}eTA-_*
zo$XJbsSi~h<!ZOKO=mdp@JMMWm|pT#0yJn)p0oVo^Y<bx|FaDlcMI2<ulXP)aj}T&
zu=fhbiKl(#|2VtMs(34S)%IBTH`L-8R7$UEmTS?1cQvoFC*Q8mn^^0=Ea&JJX4?Yg
z?=fqyYpv8dQm^lGe9wxHD?(261jOFm^7>m*P0^psCsUSQ%bGiTr}&3w2LocxTCFVZ
zVPM*GF>~HEyQM*mrG@uHclSGK9-nnXzw}%G`wy&Zj+R{&kKx`X<nFR%X67YZP}rU@
zLLXvrad9y{6u<#;9Rxpq{q`@9)86*zl=nxPvMW9(Xo$_J6)opZ;++>C71{E&@czT8
za~W?GzD^eoiTFOp|9*dGwN=99udN!Zb<8sI{35lc#nwpY%ksE-T|BFGyv?-RVL^7s
zwSA8@>y<Y?m=#wo=XtNgnl*gux1BdD9#;ytclTu5ORu};>${5`)b@^S!|0BKgyHz2
zv+*uH=bUSqA|WZWYx9=|HP)7gCH|jlfAO5I$lks49o_p4Ov*W0ny0S5710{hx8)H_
z%n6H*6<6-=m{E9Pfk6M^PU!;W=W~vIG^)&8EAJlKr~bcp_s?01a#Ot`d#`CvdiwCX
z_T~@Qx30gqJ(8uWir2Y%dtAZRZ$Z+_L$oGD&1smi=CQ@hO}v4by8~CQxRA}yt}UL^
zF?;#e{QGz9zpe{i8S-HN^W}<1UTd!X%e9n=iDN;_N9QxmHiry0eT{aDpAL$KS8QxE
z;K=~)GdSa_qTIH9pq*oO){=ZngAyl7O$ksk`)!i6*?)CkXRDBfr)`4nCg;{gJUdfg
zR<RdkY_@)Ao;)RMLv4B3tdzS+k#=S3fBNon?q_CLbF{2rVwIDIz`~%w#yOizPKZ1;
zjjDeBHoiA3z2sV<OS-K2t*T!I)65RKE7m)zJjh)O8ZG0UdI5b%L{M_F(?W-;s$B;^
zM{Uc=Y|83*)emY!*{B;E3m5IY^W&(1WMov-tb@fdv9S*yJxT(pV7Iro=U`!Kes&_o
zC?z#@<_bs>Q(AOP{mARgGcR_Xxs<wMWypyMu~qz<uI3XXCxxv3FzMKWHJc<>9^F1M
zs6_asYI(LyT+n?_*KI!*owxt6Av5h|5GV*wv|yxU-cw&+U!OR8cJ>7sd3pJkmX;YS
zlotJ37`;93!?$l{8GeC*f=Nk9J|Th=3q?dk9^BfR&31O<wr$52I5sPYeV**F^5dsZ
zpPUK`HXQtXZjNPgQx?dcj*bqg^$&H`lZ&3W3LMz5AaK#HLw=81@(-0Q+8eF!JsmvV
zpmuEk2I!(6Xe0(U2gb$qb&KmunH)cPlJoEH@8-UaE?+ww6dd-~{oRmz+ic2|DKBi_
zpPH(jad($#PHwJmglynhS2s5&z3H!Q<5YwaKRh^CP*7ly80zxX`T4oI6KBrsJaWWk
z@AH(D6a_`_o+Gt2;AIFM9V-euGd|1j@UZ>(_osP)p8nPnOP8w8TfQC^uidt2X>q#u
zbf=V(`L*99i;9XE7}l*@C$_F_#m5=;_4{7EziDS@C$_GwL+&`*5)!2>1HHIC9h){8
z?LF?jG>Avih$U#H$kV4!)z<W^sN1k{qvQX7e?jvO8X{bKK`{*KIwdA1s;%ogQSklU
zUC{X(j>YpT9&wsvUOM6;DtOgCF)<OeT$qcS`|CVmQBl_T`1p>aHQh>(K%2Oc=To&L
z<GHyXzRsLpuwCKWrKbX+uQ}(Zf1Lkr|G|T&j$T?SFw@1wrDdtNLe`XHeX`l0)ree9
z-r}G&Z=iGw#VI^LfBx*~?!H{TCqUy!10(Z;7cVjnt?GC+f0^&>McLQav7H4?|AmE3
z>(o+OCE4oKc;bXd^Rtq7cO*fZ%K}|pzD^F&I@-X<tRU3+WnOShOwWuN62f87Dbp(!
zKdo6GPFEB+Fnl3>qvNe^EZ@X1-?x7Zmw&%M<8C$gVQ)~vk&;Bu<AKcrl9HUQP7A;P
zxNsq$qPlwa2Bk&6Ru?}%_u=#B%hh{=RvwvYobD4LIPu}5M~^1Vp1t~eg}uE!3p+bl
z;pw|~Wo@g!nPi-ssvRB>6O*&33uF%{f$DF(z_pm!{z$z4{e#+X?b}zE276C;VR=w@
z;M|#a`ycnKKfZ80eaX_(;Dv+S0@1q|pcxTLExP69=jT>bwCUdC+uQT|4;*k14s!|l
zZ~O6x@QITr9TO85#yvJRGMX@90z-X$y>Pf&$lgz%ia?{q??0|vw+_@GV_|CKT&=X~
z{;jRq?Pt#T965gcwduZ1n}o#mVjLnOW^`&pYs0KLGHYTC*BzGW$^9>RZs}X+kXw2&
zXDnKlG+AgY+)`3`g`=ZYXiMqaMm=9Pr8DUwQC8&}OFTglo05n=FSMx2cVWPTH#av|
z^?(2P5j4*18zC5YSYfIcXc;Z2<5#pZX1!%#VBm+ZUt1&2Y+o`VHFi&h;M1p1t9rL?
z+<5T8!DhvY9zHRmfq$>>F3(R%O;yy__h0|fJpZ0cLV|*gjg3!?BqVVLK2{a!xNtdJ
zqN<9QnPJLl?+Gy#%$BK{8WTkqc}&ZG$hC5z0H?|Z!P|!~o)YzaGi&k6x%Mth|7^hv
z2<0B-w}ZTZz#;2ncbD<*-1%$o&ub@7ax$~=Gz4gv6o$I+Hm_c-?d0TC@al@@-ecn8
z;>v1jY_YpO1dE+4`t<3OfVlYb>k$(@S{$3%4&J+W??|YiDNoWyiDow5L*L%sR-AnD
z%Pe6@$<Bv|+h^}Ef<|wZgVrWj@8^0MnJ=BdNoK{xht`|GEI6^^o|e8o=va_1Qrc6!
z3{y@BL_|i;+@ZCoP1V3aU~SaaOVyx_*j`><J`sX}R~Ic>v>-s^i`4HU!u|_9C#$Kg
z>sXOkSXAUR->&wH-290X8*gvVpS=O<04TMJ`^YrC1^Z5&KkptCBs6LAWKfxQ=~B>?
zsZ$-*COc|PJ#_1q)U|8Z3d+md`}_H4nP#(zi%*Yw9~~6b^ypF2)w-oim#$c|rp0Mt
zLyTT~h*s#^_b*;>n46n(urMjxB>6^0M((KnZ59+1G-2}O=0}f`LPA0ulqMcHc8m>V
zYH6wK=Vxax?x`%cu(qDPgl}g|-;pCODr#y<wzjgCmX<44tZ;CRNZfZ9widvZH77SW
zF*&(e&36`PhXW%cBkw=qVl8d$!uR)VRa8|KRaIGCU0qidyXuG?zI96~Xr)M5S=p-M
z%coCs3w0jJFn#j$>BDn#tv&qw+{((#xVX3i0s|R0M({{WOIui3EsETn_Tlqq=gnzn
zeaiZ-iB?utuDag6W{u9)>)q`4`LnaLD=I2h>{DO1D-Iq{pzJ>D^YinI_w3notI%no
z05dyZ%i_h0C08kBRaAX{*Zby8&XZ@)!mPv8CO`c1^D_rGx3P1o%PYA*wQ=&G@zvAQ
z{>Vfvn#IAv;Sd!i_2|)~FH-g2-b8{%8j}p~Z}LE-Q5Tmh0as7%XPakJDa6hvWAIW=
z)~dw8#ihluc#4<my7>Klo72yS{p=I~1;P4!&}x@kXV3D=T9>&51PI)@b7$4v^_w;c
zwe!onRaIFT85;+Nge>{K{IHF}M30b%vW||9;CgxAwpn`d`+AC>pHtM;^?kl$&mJ2F
z2PY?{bMx)_89>34k)d&GTW<E016^0Hgt)l6D(dO+rKYAv9TyQ7XJ!x*7A|~u$C9Jf
ziG__#$;3ot-@biY*DcgLdH($Io14=ML92u9PimQ&i7_aMbzfZOE6u{n3fk2z(CNbV
zK0Yw8(R;ey!%IuOJ$!wyTI%WR^RHaFa!1`?D~1C{kFws~UGCm5XWJvSC@GVxm8r0>
z(4zXA&bvE17Z=Z2cb%J`pa1IXR>MR6DDkss&mNmQI|`lGZ(O)=;fGJ3j0#;{c&A6`
z96Qj+ys`Fo*@=`*S;z11sT6K(Z2a)ygMo9Y%Xdu?E*DqVm!{XwpXWb#@E|xpadUDy
zhJ}f3+O%nvY&4`2DtUS7D9=<#kpv|ts&Y*6T6*b{tIaw+wi!>JJ$p32{-0w|(4@d`
z`M0;}9y)aB!Q;n^i+wUPHJ_cIpFicVTtRWMb4G^7uF}_O0UaGaYKLE5UM?sqx|EA`
zrDlA5yo-y=l^>JOZrZeIL;88StsB~By|}oTosD0PM_YS!)Y{}sucboi=jI$-=-eI<
z85#NdtBj1yh1KEuUqGi#_}f%|cs75rd;cq*Nf+C@ySWb?J`CF9`PlST*PAyvpmjT-
z3F5C&OpOeUjg1`K+>fQRpq)}sApV=b*Sf!Z)xH1h|7J;ks}*Hoxx*;xdf>{HGfQ1A
znoQTx_I`i%)UK<!8+U!*cJI%<=)2L|Kka(5_Drp!>qQq|M%S1EcZV{;l>5^YXC~Iw
ze<&_$u}o)6bNKSL#-_sL`JD5g<~=-<=wY|sxupHYi;TJdd_mW%RXk{9ce!n9W|s8%
z+1WOY-WBebp5FhodGqGNH#ZFD9(#RtwfLdKhj{~~Ci+d9G^vEk094XdRP6Ap7vGqF
z-)_p3DH4lp7RjZ5d2x}0gF_%EI6Auf#0d`*GqbL~^rWPwoyE@&-MV!vKo#X=iHor=
zx9+ljVR`xTWyI#R-h-gcaksW+d-(dA-l*86rLBGV-{0S$jhC-w)=ii;tqruT<9MI!
z>yipihC4e7nX|90ag2+b7xy<rOH@cmXhYiBS$^%)84ldsoc{4~zkQij$>QCbB3z*D
z#qE5uMjjQM3|FpP0j);X)zw{;d;0Y0jdg#kT-@Euf0eFTu>v$PRPgfBQor8IcY}h1
zH<rDPYHpd%u=aT^Xc+49WnLpWXo>?-7xyZen};v2pZxL57nh8T4Dk?`l6p`>;LqQ`
zrCFfV`sPiJa=6QtRSOp~itERT<fdn4cCHLw{z@dy$>mW_PL2WS4)9xAB3yH<%g>z<
z1sMv*f#rz}ogJY0zUSxWW@Kd<{kWm*)?@Hv#x5-ljRXDm|5gM?xFjbluUfsD*J^)^
z-tld@w?TVKgR7SYb#`=cfTjw(mR?FI6%i9ly1dLcBQMYF#*EmdOP8`*m%nof3!8TE
zI3EW`!_1j86K2nuBeN!YJ0B}6E8Fbwr9p~DMnWe~o@A5Wto`)K6VOl(oBezhA<i~_
z`Me8;NJ+J$YS)n?E*H)C`1mS*JZx8-`f2{LPM*vwD*_7&3oou*tM@)s$$3Z3&rL7x
ze?O68<TKNV_1d*-u_2-t|1R{OZ^yyIb7f_2TAG@cwsvm}-0NUQDf_>v(;C{^*m7=f
zJFD?f?B2b51!ZMsKX&{I(3;xO)8i5qH7j8^XouX=YrA$?y}7qHdil1C7ccIp`nu|1
zHbcXoKQ%{=9+gbZNd}#h_~QGz#YYa6YH4e4to)p2VrC{)lQ-21G(U9Z`gQ4=oa9yO
z*B}4(_BOB7hGOsg`)U*O^YcFxqWE;vu3c6KA3uBcY=%*4S4M%o;7fnC$%&tyoZPTs
zgFvqKw>VWJk=TFd67K9MEGR8~+mzMu&i>%RgC9P85XfB~w6f~XeO9o?V8p~ci3Ftw
zM>>Vwejg9o*wC?VQP4^ONlDEg?9M`+ETBb9r~a7d-2rttGj>l@c6U;nEV-18!NbGD
zAu@92#bf4MX3dg1a{Rb-YL2_Rdqs6M_qM`<f&&K{nR|`w8BRPclCdm0lJQvDIVMI%
zN=mB7=-b_*y^!G{NMq!c=8_;yHQ!k**4De<>9xL?mztZ~%PFkppfs_hT+_u$(lCkT
z*Z24L@1_de-K-+S2|8OWA~LeHTobv1bh+Z|vuk%lpMjxa<Jz^k%a3i?woT0D-i;d_
zmzVo@_dR~|rsu(fgde|t9XffE^Vzd!8JU@lF?#N~xw@Y|eJc3-t2AbJ8LzLeF9Snx
za4?Ug(URb=_y5_fS+gb~Esd?XxR_z>L;lp%)K@=`T)BSz@sUp9iZ2)4w{GL);c>~y
z(b3Y@HvP7H$BqU0_xFAH__1;ATHQ5k*DefN84wlK<vm?b(bP1w<lpA>^IdI;J9h6*
zzO=;CqUOhjYi8%pfw~;ct5<91<m6nqaRZdoKueY;oPOH$SbM719IH|;<FqpZYrp4#
z+My=q=G@yRdM)MP;c;<rV7PPVPC{}r^U9E}W5?W1JT00sWy*tNz0w}u-p+x66L;P3
z5L7Pt#k_f@ak`SeKEJ7{>03E-L&Jjy8krwHe#~55T|HyQ4A4GIO-;=cCr=8>{=c-;
z8#MKtlau3eyUZNYEW22?ZrwT#KEAg8e*QUg=77RuX;5cd8{3sDS2AMs^J?qQo;~~U
z{rmhk%aMD3S001<sk*wlZ{><hOI_dJ+xt~6SZ%VRfx(8&O9j71q@|@*ZT<e~)1e)O
zj{`zOmu}@{_FJ*KqPjZ!uQYRUaWRjy*&64^d=dr=ob7`<-m&WG=~ZprzGcgiC7zQf
z%$}`%W1adRThyVOm;Q@_R)*Y-Ju>&v<Hw+FfNPKM-Lq#y$;+U{*CtGw)Ff+N#<7i)
zi_58^!eU9#$`=)9&z|-0^E=iltp4ET%g&pd)4RV-JpJ^?pU>x6Z}0i@>2yJ9Y3}Cu
zr9q1J_VS?V|Dd2rFJjWt(kgzx-JY1V$oBHHJ3EUzy1JTHuGDnvk!YN#?0)F(-PnRV
z-QxO5@9*suusVC@%$X18tlvARP3G)d8nkjl;bXUy^z`gE-@ko3rrdAC<nMpJ?6;|j
z$%E<fb&ge4yB_?wcI{fl=d<S3N96t2Ms4L<x^!t&e{^(o^2J52R{t4&0|N#9=G*n2
zp05A+YIuC>-o1PM{%+d5d1K*Yx8C>bXU>#V^O@0b;X=UL`a9DmO=<$2BE;3|RPaaA
zI88xC#btTauFF%k!#|wX-_Nm)lb84Cmdwi~yW&htO&`9xy1JvkAG8M+RK<pB!Ac11
z^u&Xi{;PMKPfbhXk}EGPylA<Hg~7+y*RbYC0Sg=3qJ;|&3aD~T@=*Ek=~L76>EcXG
zOag*}j7x)7ZmkUt7B(_AHmvxNur?PIY>yr#+5C9WykYa^%Pac?mEAxGe59Y7BRFUG
ziWMAka&k?{o+?71Qvg<nuWyUdYwzsjOgl3JG`qmv))x^G@t{+E-huD;>-!fiQd;}=
z)vH$lk&&G4?(QGeul254wTk7iH$%d&FE6X^{yl#7Ebr#DvxlZ=1}CJZE-l`_ul9G+
zmlqd3JUjyO&(Abw-?nXA)89XT{~8uQ^8uCR8)EC~>iRhh1b4@Q){yAv_&hI=F*Y`4
zVP#D`(jgd&T9iQwG!*g`58I54z_>WQikcf660O>&-|<tLc;M2dO^Z`YJNEClU*<Ej
z>BWnTgJnB+?rdUIGn&bhn3z~~US38<M<RiVVe8hdR=ug&+1;Q#Y-A+FEw0zHe*JpC
zzbQtNpiRoLyURGYtzNlu=WAx4Bj<dLjg5c&{8^fjQ+voeZ>CM9(WcFtA3l22baQjM
zv)bgBS3o<FJG#4_BO_;CGcz?ct-5|$wq$4A3#qswYv&mKtgNhnxVXMoud=ROxw2s0
zI=<fC-T<ws8Ch9POP8vyS-UndGm}$YUA>~Rvh;<`1^3cY(@U2w1%!kwS$Fct5f(Eu
zvkhCev~1pNyl3y;hwt9qTX@}9UTZ3ss;Vkzhf8Lr=Bibz6sDiPc;yPq(jd;_;$n}b
zK{syQI&|<Lqn@4~D5W$vJ1>8pmzn99n5g*a^XI^j5SE=WeQj-QCMG5hYLgFMxgzrH
z*|QCsH#avoGlQm_pFX|%)ZQ7?Ud4@%7#wiv23MPH5qs`Ub#itVl$P#pYhzoR+tQ?B
zb@=E}R-sN7t*Ktw(i^Y;F8lZIAIK?d*RG8#{qf^R$F_^69!ssSUcb&Qw|(>G*8w~H
z+)t($=|pYexOVMYRjaRuiV&#Un^$i8@HgWf+w0t|PL0y$c?#Ov+?AD;uL5{#@BG@w
z!pd4|v0|mI*HR&I{WzDTBqc6x?$TF}A3SK7FhQWDt?kg6GiMY^?*v6ebbNk(URhOj
zsq^!hbLYx3F)<mGya=eMs(N*G`+@}w&(F_4K2<yX!i^g%zTW|b+V}772?+`@F)?4>
z`J>c`=$w=c9)pWcIe|Ov8l}sbXZo<^=jSh3x->I4dCl`Hmo6zu#4$0bsr{PU^{Z_<
zL&MUgOEaWvnJjj72XOFSuzkL)x7WA*S7c-)r`&ta`}_`nsuabnk~Khcc{w>b%Z~-D
z3<34kK%G(0ioY3#%zuA<eSKwyrKM#@SJx$Lm6e+|ffgYie0g~}D0lJ5SZoL`Wmx-A
z5!5X$D=S-mY~{Lj$5sX}pD=rNxBb75{Z?NyGcp`XN=)?P_S{&x)7#s-@XwDz(5&nF
zz2BmiA4AD!2+pG2!Q2gp)D}cAhG;bI5?c_-s?j<<Q}Ax6kLucZv!DYvSqjW^|LTKE
zwY#%_1p0G(dwYk3hGyE<{rr^LBWJtoIExNLLvwTUgTmxi9T9Qy?rnu-WoD=DY+t>0
zt!VD$i3wBIsfqnkoPK)Zym@&OHn1lP|DN}y<vsg_s=WeSeLG8D3N<x1S6}(c#Bl2L
zX;8Ur^W}nb#fydQRw4B@H8!AS#}@^Z6-`Y|LF)>Z`OWRxn0&k}gJ)?_XY%pBhfhvU
zp1bO)->$aZAz@*Umd~#f`m=M9zPY)1b1!t*6Fp*G?)ooex+K-GgiT>JV@65@=iTNv
zDF+m|6K1GhIL`ATQX9Ov(4%9^Ztfk?ovi92Vq%~@%nP_5_MW|RCFDbevvYIcGuzTv
zQyvs%XJ_x&y<0l<-R-5zmT}2V_gY#|T54J)J2y2sS@~Al`+Ive^!492Wm)+x3{WsO
z4&LA!K1aMwp=|Go)29zlRCeFBLh5jLZ!c)u%-46{Z|CoScw(Y5+ipKOyBdkk&d#du
z*;!eKo}Ha7C@-J?A-nAVzrU`xuUx;Le7KF5jaQ!$V=4jW*OK)aA&lx-4gW<Lt+g9O
zEDw9XxEH#XMd)>dymw=%s>39i2QNW8l1lOu8ahF%Iu_-Es>!+5<x(|)yEb;PPMI-d
zhD6P|mKK(nokgx2&Yqa4tT<Kbdq_@J)}c;eb(Y&de*8Fa=gyrKr4mh>Hyf)6J&ZYd
z>sHj7`2BL>>*MxjJC}jXyLBt-pcyke-<w5QR_@bZgLcda3JNyPnl(#r#fc9>LPDS&
zkaKU(w=8!1VtZYXonOwy(XsK|TTw1nv;2EKZ{FlIUr$O)YqP8U)v@jO+wJ!QA|o?D
z{H*pmzz<50Sa9Za74|Su=KWV0w(8!E<qf>9mBXf_)gbTH*!1k(x;9X$XLb5Rr|5SM
zdwY8o6_t){-kzS0QBhJ&&CP~sXCy2vEJ_?pWrIOg(49+{E-8H0nCkW9$rI4b#mt#A
zn{wB#T?<+R-h4*;$%luB7bQv_Zs#|zl5I;!O>MQS{iR@T9=>62jNb8evAZ8Ud)C%2
zSH;oH&Tm!~(6i3V+gngvT>Zwen>Qun;^JaM0-y89*+`_HpC_6-eae)UD_25VT3Qmm
zytuew`}X%uuXvt6IN1E+`uh1VO4n`JAOPwMd+~ZL6#^|jyR_8XwYi2N;r+e6i{4M|
z`}FZ+qmP<!PH<pgBe%GoL~5P6x%uKAZ&-RjqmNx*!SpShDg4RZSkA!jr?Z)^O=l3!
ziQa!CoLBJgx+P0ko}ZuZo|>xq=FOW2uU~W5*Z+T~*WJ<aV&4^IW*;tY?vH29@0YB2
z|KsChK@ky^Tjy@ymcDoIo|SG*xYksQ;%7YP=Gk(`$H%j<vMMSlIFuw-hi7GFImN}z
zOOUQT9G;b({qgns{aHEJuUuKMY#AF@tJ9YKAzDZ0SQaNFCN8|b=hv=^k4i$q!mPI~
ztgMo5Y)Euldw9aJUg>t-=xr~qY+JE{!@BHELvJrHXu$}m6?yXH$rGYk*KgeDczb*M
z;*~2sH{AX4@o_2FiXGBlUSH>zlat#~`FUAJbgNTi@N&P0UtV5*aecjfQ&ZD}=g+UJ
zUgwUEj{foc_u)&Igr-fKW?*RO=<Lj#cW+N;_Vsm+D?_-x<>%!cdw94Vbj;G)+z>6%
zMT-`>9N)BYqhm&f#;<R0xuvD0HKuw^nLhpTsj1qaMJ6FyQ?Km<9Rqga1gLMv`Wz&<
zE@r3Fjb~-cmMsG<VZC$rZenWc(tT!{B3#hU$g{JvSFBmX!tmw&{rHkISFVH{e9pw+
z=jX@4$=SGjx3!M0Zen60<I*6`oiTmCepNkr{`~Q;udh#>KOY_+efG?m2QOZ%_*@K~
zuRxUW5Z0pI?n{Mk#IQ~2(m$xQD}M_^$4bU7kpqwU8a&TOM7iD7P*!Hn-}8|Tw1#Hd
zG_l^~d-v{vPM+Dbckk|%R=X~*i`~5;=_uFNZ_9jV8>F3?k+-Jf#XZo;ns07x<z`4o
zN@~i!zOJ;`wZ#6#L`F5PRwhwVQQ23wFI-qqd^>V;TH@JRrdF+m3~RZ+Z{ECl;@r8t
zFJ5GT(uax)%eQaeWLI6C04gw^Jxe=i20D|x_vVco9Z#M-;k&9l`Q(Qi$^9=y7%oV@
zeEG7Yt4k=?y!2Iw$I_t1*OEM#+4)=&5)?ptdWz@Yx)pWg_;F=BJGsBVzq@B-Xt420
zU0JHA$kobpdt0t^X6DKSYkq!y7B;rBz|gts6FopCgLcR-Iw-q+MTiz?O}DYJu$h?|
z=)@H#C#Qt$?CdR8v9Ym&Vq(|cZJaer3Ut2RudlD0l9w!5vS7;=5j{P<sQ%~ApL6#a
z7Cdk`GuK-D*|TR-zhh%!Kr5+R+S-y{Ut8OB{dMv4bDV55G(@;$>}n!5^hMvfd)F}U
zj>V7Pzh9Tgf=2Me!o=8kBouCaJJu`Rblld~_T!t)=MSAZ<C8txv6+oAgLlHoGiO|)
zqNJV_RrYiK08fcQq86E4bbqR5!~D|?S$C%`5V%_&^yI)Zu?L#!2d11(_vi*~kdU{R
zJ9_l!Te<0{pMLoC>D8lE9v;5Fyqh*{x^lZ{=N{?RJL{J$TlVPZ^ZB4T6@#QB9DhC>
z=Kt{d^Xqq;R&-C9GG)d6@@31G-HqYBt6!DU;2B<6R(5Pn<mL_4-}6?4Xzl%V?dsKs
zM>>T&`ujl(WDOG!v3z-V_qNAWuH9vCrIM18TyFpT@k3(21ZZjc49j9Q8(Z66EB~@G
zv$8ig6s0sCK7Y<$UthoYS`w&buc4>smYBHkUTr>W`i<MSlR@K@oScoForU`BUQ30n
z%icKn`Sm4OuMFv$X`KFTM?qWM-m1i7J(4$em#@E9o1L94C@$VEtnPQ<{CR%R8EUg<
z&lX&D<=nMvV*d7jP3nF;WET+;$pDS?fNCO}PbZY$%K3YE2+TQt_pYqJ%}16LqnX#t
z?%lf=u_1vGbk_3PTq7f+3s<fzG5w*esmU1{8rrm#;XpILUB}7E>aR=pSz1|vj;2|@
zt+ceX>3BQ8yq-i{k#%rz@Q<HAKTc;xjw%Fuk=!ab&YYwQ&;IKHv7NQ~`xo5%#yz_^
zar68)$GYCxTJ|1T$Cc2itgzdA`pm1>uP0w#=KJccqI27WgY5EGGA7TT-~adbcj=mU
zH#es*4qqSFl)Gv3X45=@+{DDj^!c^d7L<mBhd+LBu-T&Ig#c*$=JPY(D_5_Aj+A6(
z=R0zk-@b>HTkOEqt5+9%W;$?bskiANZ_trGwZBSMglK_|=51!@e-~)JS6o<DcJ0?^
zPnRuQR!~;fwt2I0OiYYH!U2YZU#m;%D?vy9yt<;vu=ch6bp80g`*pw9&R)G}-m6PX
zy+PMzR9V~D$jHgbRrP<q>~Ftt<w{NlgNhFcpyr;{cVB=1<MV8*1?1)XUteFpc-Jne
zbLY;1PQnA7vSC^LOu@h)VEM*bvu1s`>~GJx%@90prJIwJ^Wg2<-bQBjS9|n+)E#9I
z7ChX>>+J2#{q5~-b*Yw%a#OupuUrXPvTWI*`}gII)6O((-MUp!>*|$DmzwU}iBVBg
zd-Uq+>P2tYu3fuZ=fIMM3mIEmTR~GBQ68>oX=>Z@@AI`fDc(4D?i`<S`Z*IX-eYC2
z#oK&mn>~DXcDAh4;#I4-E?&H7QTa(luJ%hHkEGF&1EJf3G(>LftF<;VGIF`?H_t}$
z-Me>gD-YjjYHGT0=~5FjJKut(OI_dp)78}l&94;|8MX1rcD=m3{P3kqmpG<wJAdQ|
zOYyTa2VY%X&FVb+(xpqccnvhQwVmVQ<~@)}OiZ-;`|0xb{CFNI6OPQx%(rskT2nPN
zG%i%#-Bs~%(F+-2HJ<~A`R#RXtusDyXnj#}v7nSx))gsG%LfZy@mn+Wz&Wl3lOC$t
z#`!tvtaE!ClFvW;bBK9Z@q4dqhPu^^avNX2^STut8QBRsiD-L#<<qHVjA|=au9V8<
zQ8h3KFgfr9wB02<zIN%x{3|O0*>>(Mii?x`_i6fm(B(a^SYMRys`&|;(*+%pnegt;
z&L7wJ|GT=-_1#;``hPZlb1W9#lQT?WdGzQJXs6e`>v!(tOxXEOY<1Y$L;Grfmt<w<
z=l6r!QJ0tb9^QQ3?zU?7te5Ym&YQPx<J#P_Y7_MqEnd74Ts7tI|9fp=_V3s0_xG(@
zrNwXnbpI%q!OptBR{y>%w^!8CT6I?H-I_Hz3<vJ*t^Rn?U0%_^Kwy6TKTA;L9W;FX
z`t{d;mbpnuO&=d0PrkROGGbE-r;d)!msj=n2@RcmZT#|l=H}+0fez(~zVVuxnxIwL
z&(6+H->_lAix(L)X3u8Mh}F1%<3`7>T~<@3PVH<fzoTbjvgP!pC#zPi0v#52db)n{
zyE{8KY&L$AFOZp;d1GU8d&YwvAGO1Oetu3&O}+YX=cC7uuZnLy_u<2b1EBMn-+`td
zRK2HxrawM@{J1EQ^VXFsS3sltC(fO_W|`m=e)jCy8@o!iH*MbRdYg@f1$0C>+w9%e
zEbQ!y%irI-vA5dX%iG)9#xE#HsHnIY)P||3td!i~l(=r)x)0yKyB8I0x@MM|nz~~B
z`uxxLJUu-HWo{om$_i@GT{kLu5pa<I@Xwz=-^O{*o;Ay*IRsQP6h3m9oBdLwx*Bxm
zr1R^KOO}9+kvTKN(79Gu9Z{|!vldmKzbN&<?f2_Hyvw%j5V+d<GxytWeo4lcxvyJS
z<=u0L%{+en<ksWIuJV@c-MYSUrM|vv>b<XJ{X6-%8dkO@<}uv~3GZI>*gc@)tI{j4
z?!fpsE)SIr#ot?gUl5cqDOJ;XD{F0f{A)|Z*W}I+uK5>*P5QKF&kmSUwA9zW+CM+S
zdiN_6_k&YE=U(fw{Q0fDb#AlY-`A(TC)R$F_@qC_F*egsgtsWda_50#Yt3uqB>3N7
zD4Z~>Ltj64)q3Ylw^e?{vu@uyc<SWR%j@62^}EWnFYSQBI^JvE-rn40@9x}8``;&P
z{ox?Hd`Z?D{e3@}<m-MYJ}KJi_jdN|*&B0jn}OCjXJ21;^iV6ewW&RWjAfBa^6$Uj
z?_cN8XJiNtzU+7Ya&Ty9XyW^OdtbHw0iAOeSNk<|UHoo;+dm%;-`J8lxvKio63@F4
zyn)AMY^y~2?f>nt`r>lt>FMd9L-s(UefIzV7=u>bhjlyUa9i`i)&eX%urc{~!J8X~
zYhrc^%{I$@HR<aqTTW)5k|*!p^`)Mk_VCfsZqSmWpDg=>b8~gga&NVOc0v99_4Rd0
z?97=n=gJ*EcaCqdd;hyH7QarNJ$sbj{!hcvZt=qxFB<HhvSi5;&<bLcJuXTU6VA=C
zoXgjyp{Z%;(a`Cl^s*p+rcc|+$?C~JK0NH`>~t(DDr#@`IXBn3{no9hGxP25D=4b<
z_V$9h^+m<SuD7cyD-*xHxjDB=_nnxWoLt4nqvC}R53wFOdUWBkWy_o&gKDwo^Xrc-
za_#03t6I{Xc({#|Z3e?y&6&+?yq9jMi(FxJc>jHN#H%PrN5|d2i;Ih0*E1#`>v=h;
z`0UZ6u3OGd)efI9abhEAXPAk}l+I~ry&@R*`;4Y%*A&>2ckd`>?psr{{p`Q*L8}w;
ze*gAe@%aC5%X5Ez%yoQT_hIRF!>{Y-XWQ0&`Mh7T@bRp&e%pU%-B`}m?h5{Vf6tVT
z8|&>H)7~g*%#zx=ZSu@ni3g6j8-85df3Z3vp#9k?yGozGH_qlu=*Z47>AOBvEIBs9
zV|JZ!*gB^dkEWN-di+~*@r9z}zh<=BziGU`xS#Wz_WpUDH|pzqmYjGSV3zHFX5*If
zBOR>g6Ys2k&)K$W%97Zl-;L!itW5iQgU|1Sl%*82dTZj3J?W<BY-?9C$gE(hIm@_N
zZpWK5=g#pRJb17v_tdFV6DChyeD58ogIVRh@vFPK|Gbd<3cJGB$7$&0@#@^#S6kiA
z>?6X(3fdl2`ubYto9P}Z9DIDomUvEn@bDp{wY4>9Y{b@97IZkgt1D~6wXH?nV!BSr
z$;x8-ad#F<<$3yE<+-|3o>}tQxw+gcL%0^0sw`WxhDTLZ)x+QadPH=1Oia)A`*qUM
z+w+djv#q|c+<*Q%t(m({mfx>sH#aw*V_gn%?2p^`|6RMQD){p0qoduRz38uAy}I&S
zMppLYjpY8sCnqLu*u2@<)s=PA=FNo<4lt&qq^!98_TFA;&{jjxJ#<`#FYoWSSM#5@
zX5;#uJ0(?BRW)>VU8}0BPMtb+<@l%1pFf^Z?oast@9zw&(p8M}-tKK=RI8fcwN%2g
zNCh<F{^d&v$R(1Jl2z@l8X{adx3}?vcJ#bps!g7JGG&Hwy5Dxy<)Hj~dt2_0!}9+w
zymZ+OIxPD9Jll-SOu=01+*>B#S+dV}b3sj}{ChSbVPTK{{QSJ5;$u>KlkvLP-EAjM
zc-Z{=@p$g4<qH=w&Nj<+s;j$w<(l=*UArEwTt08t@*v(+BT3M%(4r?Epy@Zzrq!^p
zY4@&oKYNyzb8{1`_cWcx*|TR)Ty=Gc_l}^#!ot}MlMfwoI%v0S*|I9ue<o&G|L40p
zWGjSJA886nF_L8Cms?XTJJ&Gfguszw$GYn7KP|FMN=_CO7iR}`-dR{cyP`I1G4ZJ~
zz%tST5-OeF9NO@sYkBqbRZCf~FH+tr=l}ETbUyYOCL!TUSx37)Zf$42ka)Lm(@xIo
zeD9rqU1a8{{HAL2>*0O{W7Er(c9p4?T|s)Qx7Qx`d*gA_t<W+_c+tITPT$f;nU<ec
zajDe&7d@BzQ!e=bFH5KSwI>rwPiUW>SoekDQor1Ri|7Bhx&Qmd>Sp(~ov%N9DU07V
zCgEJ(u%zjnyu7YSNsAI@%h&%A^q!^@n7=+|r;xwRN0;T#?ruzO|MfBc|F7_xPbbwu
z$)KpnXwsxfph4rk$7^0LoxY*&Z&hz?@$+*>?f?Ju|MLF+{=0Uo!`B}J&6w=}^HhJu
zx^->M&CJL8WLJN`Q@(1=nh<+4bMyAelP5d8uD*P2ZS?Kf{>ZqvzQykSk7noZJNWVO
z@vFbj&$sXY`1ttaD=UKw%FExM3R*e)=Iz^{gQ?%VGwQH%SsIjhb5p9+L)G(kzjgNg
zerJ8-*0#S1pfd#7LE9*;-|uM-Uhc=p;MOm<Hn@V50W?nZ_SV*@{_R_~DCp_&z2Em+
z4|GW5f>PNZkB)YO_9bd-YuC=ZXS>>+ZAL|9W#Y?AOYfS2Mp+&lYzECGfeO<<KR;WP
zzngRI=$E&dd3nb`jiN)``YVFZ?V8ou$thR=r|`$GUu7%yFJ7z+YCx^rE-fv6@y3mg
zPoIiJL_`#fjfI~+eY)teh`6}2nVDGdGM|?LvJTl5C*R%OUCPxCI$(4~;9@JA>vzu`
zJjgg%&G*oePT`5urnPNOKmSTpigC-nd5nyVpuS}QFE20ejU9!`dH42c-r5$vKCa^1
z&Gh#-7qG1i;i|8%|MC0x>cgp^n&a26s=3EAva&!eL(o*Ehsv>jE>mOU=H}++WBNtq
zlTJUCy6v?z$i(3Jo12?0s=uvq%wmZ;zxi87Z1>%}cN3E?ncDx0iHQ-AlIk)}KlkEF
z+|nRLYisG7H*Z>0d{6-GVNN{U23o@$8)ghj;#jbxUzzfR+gI*}maLb4E))<Pv*2rm
zn~%w?SFaP&QrBMJ@zhfC#-<82FXN!E>sGq1JTg;$zjI-h(7a!kUe9-~pWoH|YMXSy
z@4lHUzTY`kV3{Obwtrv5VzXG2t5=i$SL-i+@k+Jje{t`@*I6sp9l5vtf5)v$N<Kd>
z$6MK)duf%h#Wdlft+!#d$kL!r&_?m?>1SuPZcaZB+MUi2b=da{uffe-rK{a4Iy*Z#
zK^<J1&u5IA{+>B|_Twq-^$#w(%ez)oScI*Q1NWLt%d17WT7PY9ZFQZ#X6I|oIdkTK
z&b&G^+nm4p+na-rj&=ve#_}?NrYh!DK9dBkxw*Y7O-ZSCj$Lh3a_u|iew(KGb-z46
z?6R->Q!&S;Qb@l3k71v@eIKYTp77OUX^_tx3&D*WH&#5E=q?~G&d#8rp>bfIZS{vM
z!Typt>*n>?Ct966caBe3-R}sf;ci*{Y(e?^dsg3dwX`l(2JT*1SyA!e=kxjP`}fzk
zAD`g0w4kIUq<-h_-G`4KXLodToMBgM1!^mSP6(;}^+izj^_7*uQZL<qd3bqUvfPt$
ztVi;DNyW*xOM*22{Q2|YjPdz|pP!y`@bX^OW_Wl#zW(YDh4rhC9dpaMwZ(J!2O-c&
zym5OZu3h`}_k8QTS7AHO%>Vx<-R9ek<bvYj%RBSy>g>+VwN5|s%H-zFo1Aj{jcr`?
zroa9oXQGnJsFw85;M=!v$28nmyUSIw+`D(L>U*%(RM7U(vbVQd*YEqqWoT%a+mwu@
z9|jV7@vdxFviGugnk)Ce6SKLev)=vK#^$Qt$k-YE^3QtS2UMJVyJpUu#H`Gv#lPpY
zNWdDpR;K$EL!LfYdUaR)E1&+(xl<>1GiqmPKReAIIH6?W;lI*R4cxo#`~TWk_UA{T
zh{zT;HeOjP5j#6O&`}=0etdg-`>WLYB}-WJ_x)IOY#%5#P4+w~1C0z!)ebkvyri=C
z*|KvpZL7^5J$m%u&6_p%%AcGN1f5!OH$qgfbm=^~4<#QKJbQlF{{PSOR<`P$E=~P*
zzc||YWSds5TzT-dk-7PCP)XWbyZw+4#|7K74J;>9j9A#%Km)s=wHGBNCR$orF2Cnm
zm2&ahd~lc^%P?o|T+kppXcq9~oPGQDfzD&!SpGf^v~oM!dTCH6s2_D^hGA7NXuF(k
z^|uZ-bq^JxGjlA39UUF3dh6F06c!%*^71lh{0X#S{Q3F$;%|dvV|$-GNnv4Qdu8Jf
zX}EX(`BQUo+urK$$BfV0FnfD@&pp0B{6vaTkAxx9;dXxatSqfXix&rmhN|9re`RGb
z2PfytCa&oE3a*{T9*cMGygB3P7Vq10k{H#*#KewixNFb!X-l71$+o-vy&I^tdu+w}
z_3k-2Izqz2f?{HAiq35kJG_v4MM!L;ExW`N7H{0WIwSi<GWWx0=02}K-dJz%TIx9O
zn4S6lM2W9|w4;9S;FVnWHR6=xS%%3ImQQ~ebi~c%bbUPYq))H)Ic6A!uPI?@*tC<=
zI(|m~tw)E-`ggPQxL-J=`a#xO&}`ki0IgYpGiUd1Q4X}&{<Hdo_Gw0jz3ps?->yr4
ziAtYdY~=R$##wuTX?%WG-%Y1IzW+~t)~nlUPrpdnusoi&pZolRzzs!ZuC<YzT<hap
zPOaZPQD&>Ku9qr9!i6aXHh;dUSDm%|zWc0%fu_&iyCKodw<b9~Q8}WNcz6Hpn*69K
zUUP15;d}T$;%;O5jaOYV63LezzWd&Lo7wBo;lqqu?k%`^<%$Ssg^9QK;iKK+hDk>_
z<{pdQnkBkw_3Ep)&)a<F0i7LQ9t&Cs^WAXUty@ts`|D&~U0pY9+t#*yyLr|3cex)b
zU%h%&@bD0;h6oqv2tzwNJGS}GvmYLAPyYJqYQ%<w#;W_%<Lf$~o}S*lPH|6gZLRI5
z&6`29=F!p7UtV5jfA{X4?7Fpk0~(u}m{L+x88c#=U%h_Ky)xw1L(5%G-rn4xcG{yy
zNi$~5IB@&6bnUM%h9_=JojMhij7v*R@7%d_VST)PM0B)t%A3APr=OlUb;`-nkr6cW
z{`~p%m!*fEK7H!p@9&<Qs|!-Qzy7~oY;{azBq$k*h>IUSbcpHRy?Y<Nd@=c9^YiD=
z6X(vcF?@M>`MARMrd6x7Qqt2GZ`rctZt;@k>mTkbeB5^I+k=D6Utj4@KFJf=*Tyba
z!H|}gmXVdk#BgU%<>idxuO>VOh6bH3O$VFV7sv0f>*(q_^z`&}*4yEsp$k{6SP^W$
zq!r|qt5-$s?Cd10N>&8w%}7!a;yiTtFldSUtXWcP-)`Ex`74)!rmpVMZ*Ole{PTam
z2IpD(>TfxFn=Iainwgn_25}+FRW7QvJn~z)a%I)tyx-s7yQifs%dpnh*Vl>Kvf^~J
z$~!ZmPL_ZF{=K-r-(E>s+4ZpQsZ*x{qN2FO#UHE9y0^-=!>~T%wO913nVp><`psIM
z5_^hRX3m(A@bAx04==An3!U3p*0(yndi4r)6#bLu&y!zWS!rwc7rK=jRDdGm7jb32
zd>XCqZ{N|~<1F7&{-QamfBxMM_stm9zRkPGQTK~=?{lp^Rf3||H=BIpogvb8YL86H
z5tr59m&)JdPc0TsS@uYg{p0HW2YQP+bH90~8i87^hOd5xE9^`@xO?ty^*!#rhi{1A
zce=7$U+H^}jo3d4PGjx6;!W4Xr!3U?+EsPC{Ef@p-%{OPOPxObi_QIJ{gdy&BwO`_
z#ODj{rDwk9cwX0Rkn)Ua%D<n^Z)#ujuh7>&`uKis*5|5D!>yazmhN4A?8diw_dduN
zave^y?=%f|U$AeH&*JlEz0<$el+EIr)yT#A;6&)gC`}PA7Z;Zm+n4*#=VREgef#ki
zPT>!?^Y=4m@LFC}J+NfoKDpIlYlHHmqoN+&|Nn1$<LYZ?K{Lw2!p&V>Tq-Jm{{36O
zdiCKeD}zmM=|yZ{sQ>d=erw;>^z(9SVt0!j?~`>-UYvF+#KD0<Oedn@dVIa?w{PF9
zu73M`-ah&9v0jFTR&H_7`F9La`9}Zy>;Evv*Z<vmEb3hC?{6y)r|vrR=jUfo*%x2`
zSJWZf;{@ndtBQ|FbAKH_e*E$3_4^JrGPB=W<0)%bV==G#ouy9vzL?il_PKd$^>cG_
zj_fLZy`k>!FSG1Td-v@5@MN<8qrKnnH7{PATzxoWhHbUkt5;FXbKUyodj0MHhHUZo
z@!_%i{l@s~x8?Kex-Kqu@BViB#EApq@imPd9UN1pX2!k$_4Rdo-QQoCZ?#MMw5EE2
zdUBvkx`c#<O|J#ao;_PxMa9KnO49jxwo;5@zijs3zTGEj%r?K~Q}vFkox<uLzFv=4
zHZlrI?p-!@swn8dsHxiFhYlZh&W<h5%F8?U?CfmNkx_H(>*aKHbzdb<n>LMulT(oA
z=FhL!<6W;$;@Vm9QE6M=-L4fYR+L@;_UrfW$5X@O4sJ?4T@vNLyW(R~X~WT7rLQk+
z&yQzV`%nYa@0ewp4cbz5QC&fS0dy6q+kpw|_~dLlK({Pd6g}xU_8l~Dd3m}2ad!Ed
zh64u<<nix$xyCyF_oGKipys>3Vfh3P70|Y~%F1kmd283^nunKsf8cJaY-nnF^v%u9
zj1DG8RP62dA7)fbKGt(_N5zcUvsdqzk(GV;=1ooblJ1i!MxeEc%l+nFy0vV>hQCKn
ze={*RPrkh^HzOlMAV+<w*T)}^`$4<yt@>;2LD_p=-LK3)UoQJ+<mFwvrDty+|J)GN
z0s8#>eD}7`A3q)p_O~q!S5qq!H#Rl~H8ppay%pj$JbC{7`$-IwqdVho-I26g{9a$Y
zZ9%S|wzl@cy02fqHXZNHd~spnhwtByKRrFY@Y|b65fPD+j5#eWETBf_OrxU*L{V0$
zBO2}#7e3+8KfgnN$)8=($<bPq50;;C);R5TnZqD+#Y(4ZAMYC!1kHF*(Yw{uV(Yur
zW&LM=rYX0btqa<)f9hoJXY22FuG;f@!}k}9A8*bmwN(^bbz3X~)OruEPhO#~?^;`#
zIr}f8@w2R!>32@1HptJrE!w>6lTgHsS7MhIXz#ukCt>y5bI#9?*1dmCU1g))i+8_q
zW1GQYS@uT4%gc)aG`}llK8K&5Kb(CAXzQ1D_&SljJ3l=<+#VS9>-W#C2?v|>B5z-t
zSNr>0;_q*7bH8beaDm4U@1K~cd|USMv0mwlS1XqnJUYU;_Opt*`s2m@c8ALE*S3Ss
z>);mG6IrXPt?eD_yua=*sKX>8Dw_D}%E}!@PrYV;tE;P9lq_}YwEq4zd<KkB&N)Yz
zd|thN{qa$^K4|rMz{*?xk9U>46uMXOm>0CP<M;RX?fw1z=S*kLp8fd3Lg$K~Pp40u
zIrC=T>^*yIYCawn2le5~-rQ*X`1m+?pQNyGGiV%Mfam9q*ucPv$1J}rxBu(8<@_wu
zY|vCdM(pD`Q>V7BS+l0BpYhiDi%m^TIx#y03JVM0%H`+exYX3_Nysg~#}GIFd3p8i
zSFf@_UG^1g*B%9(R$Th}+SY10=vo+yq9+_l$;lV@*ViBX#h_qrF79vhvE`cS^P-)g
zV~E6MoNrrds_E(R&9C{?`KxM$ua_6sH2wI#jt-7Dx3~M3+<kR&vO1{K%y8n&8JGL}
zY71XnP}GUtB~n>g`SzQqpWiXi`3y^zsPt}-P%JGit$4Td`G)N9+aHV;eBIjJ(E;kv
zY)CrVWtQDoJuBMLV0+H3Eu4$pdS5NeGJzaH>9lw4>7DiaLD_DShYANbw=-xZ{Dot0
z)tB!BtwVVA>ej=5u_tfdjQp^}ZXr`UpKR7-k1|kW`sU_zY12I_CMF`yY`m|&SeTia
zv8`~kmy?r|u&vtifdAvHSyCEPy)Kq)`1Gkr#-<{m#LwT~zioPk;zSRF<YPQ3DJdLn
z?Iq8u7WPMLHs8AQbK%iTmxP2mT|PM9|M2ke#pV5V|C8N2w(-{_?T-)<6LVS`)cLO|
zSI1~3kE5d_2N#!9YO3m_$&)9}nX@K5LEyr##%=Zg|K-{>ATk&V>*8I-envHqpI^m$
z-`+dycIePK#=pn5?_HUFYW@BWwi$D7@8SC@ntOd}Z%xt4jEa-GLY*vpwKb(#)w}1k
z%(#Dig4aXis-}C%5>d&%p}T)CHTt-8agea^jc>1VUrb_PD0??A_uI`KyGpC>>`7bj
zH}yZu7PiTEjB;<8%$V_~POhcB9dsot!v(2z6K2flxNsrh;K!t-B$I9P>waY(7QKCR
zUChoV&;f1F&d!$lZEIr#nm$~$N^8mT<*N_NdwF|*yb|mW8V`8C_xrqapQlWjvS8mn
zxyfq2S>My1pF4N%?xqvAIyyXkeSNRKc5-rZg4V@{XytCNb#-M0EwXKCVfkt|)29v8
z7OVaB#W6Nk)^EPuTD~(otG;T1mKqzUpF42Ycl-BW*W>GZd8N%3JpIq^Jafj31^)Bx
zHf-8-s8`xNAU1YwUUWo6hoo^D=*%}zr{h9)f(B?l)s3TL>QqrsMZ92vg2q%Y&}s)G
zqfNdOI%a^5y_{*}`gji~4-e>&#fJ|cHqMzN1G-aBc2Z&vXltmWBjce%hd|e}e65@5
z!)9&0+blcw^XJbW?-ZX`)YJ1Tc$-#OXb2i7{b=LXC({|ZIql%tv%EKN-n_B1Sbfvx
z&Ak8S+^hSYTl4ej^xSXO*4BqlpXL@56Z7!)zFd(9x;2eke@}z&Y_pd(=g-bI|M>NK
z{NuCc_e192cX%CD)arCmt@y!ZfBU0LJSQ6zK5{u&xO(+!P}^X#x_{Oib5m2-`}=AW
zv$9szz1NuPwI*igrs!+yrGqLeEbi6+ul@RMRp@GitSc*aKYD)gy#4<*8<$nRy0Y?a
z#M!&8jB0LaiHVG`6`IN-c}4mczd1e=o9eYRc!fh+nwpTXu<P^LcC}V*ywc0Udw+fU
z@}*^Y`tA5-Rb7qD>|AU!R)lDon3-{@HLncOdUJ2D^x3m#n~J}_y2{-xrkhmJ$)K&R
zT~SrVRktB4C&#2pR%@!4iN@1&{JKUndA4oaCbeJW&dH-kSq~mO$hI=DWAfz54?f<y
z6$MH^;p^kv*1PsVh77wmCLdq4Y8BVXlP7o7{50a?=63zPDntu3rQ<za?`@M8^5zw!
z=B$T2muSG!H}AA|g-4cIbp=m0`Sw-TT$15|oPkW3pWX_6{ZRScVzQmn>en=eJV-mU
zlKuOZo9f1fM-S)MCoNdD^|Ynr;<`6-1~SvW^|{Rt?wMNr+uYrLf2nPoegx0+eayRe
zEDC#SnJa$d`zPsJFAGn9InBIdy@|Ow=*U}so>_*;ZO1+`GP8k}QLJ3KlA+=4?d{!c
zGmacPwo3j!*ZLQFpflue=kMobsCe9Ke&w}NZcffEmbE)}@6OJdK6Ps1wKb7a4^@+o
z_Z<b@l-(m|8?|@+iWMC9Yd-UW4%^ZY;aU-*wdeo8-=Jk#^C}*3&V8k$t9!Ki{odt#
z3qb?^_o`m&{`mddd0~Kpw)X1iyfeC!PYMVLH63o}XKwg)?2dE$w%YhrAzC)S-)xq8
zsM;;Af9(I?`~Me~zrXL?KgCP+-}n9hAAY?a-yWmqo|mT=SNAj3#l_`C$mM?fe;f-+
zd++Xkzpq=>d)k4kTffd)7NAk^;eq3xf4^RzICF*twE678&gb(Ew{nXoWM$pjD86WN
zP*Bi^XS4HHZExq3?fU!s`{CQSqxZh=HNSVDm0MguPHvsubI|;E#+Tin**-ITxE7tC
z*)sjlWBLCFtl#fhT)401*UROgt6o1`4UcC8ZA=jm7G5kUm7JcQ-jIGvO3JwGO$6w&
zP^F0vPO8s8lD&R!+kyoOGiJ?Nv}cbD=r~1o`5K0$o4zui?-W)S5EgE3m#>R>y#sXP
zpcQB??g8iu&N$Fa{rS(JyJTmXW-~Cv#l>}Wc3zCIzBREp;mwVWua2)<w+?h+6KKe<
zck2tTR?sS`!>9H4_sp6l#c%-Bn63F))FWx^w!G5r@0Z}O#b3UDJ=!IzZBYNO#=_cq
z@zSNN>i+YNe0qAi@aL!0()s)U|9!uRQSJ0J-OC*M8@Fr$9kJIS9#`S`_m+kT*O4Pf
z9&A2u=j`Ldla-xay6R`1Y0eD;(AZi>PY(;jmMvQz%uJtm5Ht+^bb5T&p6|OZU0m$`
z@%sLMp?hr;53%&f+wY6c+9}Pc?lr-2#_ZYU<(%cL8y#4*wY4wu$7xOV`pf8f;>O10
z-L|f4)id5Z_w55!Thphj-#B*a6j!&HZqw4Gsmq`5zJ8bYdUsP3)5Vhg-+~14|36)9
z8yOinca?Yeu9^p+<K4wW7RgsvSNBL7vz?x%d-&2)Z$SY8g<I<S`s<I^H>e;D+8{A^
ziHB-7PJ5@fX!cT>A4|{f+sE(6#Ne?c=!@*?od<TVTf?$5-7iCS{l;x<KcD+=ziIzs
z;>-=DpI@YGJ@o37S3t?z?*?M`4TXEH=C9Mqd3&3eZKbZ}A^y$B6$>9nX^0*&UuU*u
z(w3B%o13?u{kNcX?*7jFr?qliDo;*KRMybfXTKm7W|(_xi&^fW!-uc-m%qEiIn_(m
z;@R2_!VDk2e{WyAc5UOTtDqa`1Y~4DTe~bQELMC!onrL$Uvzx=y)FNqPLFr<^Xsds
zKG?(xnhxgBXN<ajruN&-^p2jMD;(~iS*?bqCZ@Tse0+S4fTrhW`m}-OS0+xJ2s&{y
zCMM>=yLamZ7hJgN)+e)aW39Ht6Tkm|-`5L@iY~qP@5y9;(88Uqk@gysPkuPWt)Fnb
zPxe*q{y(3%&&{=7UhLa%_e*2a<jEV8j&hY&a5Bu8F+;(|Mh3K7_dw%*cEi}cRigHP
zJ~W?uEPX3|er?;cXV<b<wYIW;dwcu(yQ*Ug7AWN0-sZda@6YG+7w_2vI;yOoq$Fqa
zH8XW}cF=8p`TCKYShT~|WNdzR>&Ow7|G%#97Z4L;TVPs}{`Az;SB0{&vb<sw76)id
zm^_(TU0vP9%?-4rR>CxE%CEf-pFC;#e!pJ6{`c+sCcoa^+Uos!#>tZ>Z|p2yUiBN)
zeOtYL->qe7#>U2LqPBX;zL+?Ddb|GqKS7Tx%Z|*kEH=o!Wm5CyqWg)HCl4N%uU{h=
z$FybNF@O8NC9^-j0bOHs?(-ck{m2~!ih8lTTEydP1kas2$H1^Mq^t1pv4<ZX9+o-}
zI!gh(bG)ac<ATNVH*ekuh>N$E->(f<zH#)(5f;$RfE$yKZvbt5U8DRyFZ=qs+|PEm
zcNVL&O|qZf4qFSrBhld6E%xxu&CRhvpyj=wZlr6s7^pw+YU|#4^XC2d`F#HFC2jMX
z7}a7OUNkW>fcJfReh*w3;^FNroU{1!>j_h)v@BYrbkJ<xym>QhDmTS_y}SO%Ip38b
zS`t>5E?sI$KHk@P&bazpPV>@jcVEA2dwq0k_H~!rcV;?qcCfcUdGe&A?XE=A?%lgH
z1kN1o77vVw$oLXvb?WqK?$6K9A72x>+2wXut20WA62S?)o-J~Yb%*|vf4icSZyz}$
zb8jL4s_nmf=U-ape`<ZMvwz;si4~jf8uUdk)Hqi1H$<i&`bP8n8=Y?RgTs}#vNT_r
zDyIDEuK35&75sg*9~oD1f9?%)4z88$S|98Br{4ZJ|K{ThBjeT=?zz9?<OkW$0n49f
z?ztb_$dYq^U+mwCGcydOxNqgpv@Blst1vH5Pe@2;OJ8_=Jpay^b@%e}Z6o~)zP<|W
zb!cT|W&_=CH{oPT)Nh~pcCzxdUnW-V-nLCFzUE`A-{+H0i$G;vGr!$|;`6rGFK+5x
z6uv%A>h^Y~{JiTIE;LNl4qvtX@ZrO^Swik;+SthS+kTr-_51hx{nuB{v;XsuAG8E^
z&&FMoCktO&8@+tv`rS-Evu4lUn1A2y>o;M48^-wf__c43_sfH399RG5y1F<0yxf*8
zf9e{eHzu`S+a}b>0&3k>Ro~v0yJF3nD^E3FtSx_kucNp3>W;EIFSlNgyUg)NkZZ%u
zz17>TEIgGaa@hH=4Cw-;w!M2353}`V2f52y6o3XJ6xXa-!*cuVY;*p9|Ngyt>)g)w
z()9f7{C%Ce(c3a&qwlT`*Vl>L6R~$~h!$ui$J)nt|LtRG`1<;~vWkk!hBooI3Px^m
zy(^1f?Vdb)wscZ*vSG=Jw1nv5V&iQ&H=6<%yCt5PVR&O#>1wNl6^p;Uzu*7w@9*tD
zi;9Yx7B5ylbm-8A)YD>Lf0zFH@)EQJucoHP%Jlu-Hbyn3SFc{V95y-<5)#s(w)!qV
zqgwd-IM>3$jS12V`6ai@*w@8;*x{pgcu(bLg{k*`FaP%S_4S1zWqL+NmX?tpc1)c*
zHQ`oNQPHN12W}o79d3v2?p?KP8JnuA>RhSCTegIh@Fd6U&zd!B!i*UjH;$b=x$^Fn
zt+(xawz@A3QdCkplp)`iKhbOHi~IZcCrB?1>U?{9`{GrrPOaE_<?7YaSIqta0Rk~G
zF)X*QT)9$GQG-;4ATy2np8d8tuw<74f2H{Oj5nXT<d}m`-xufkE_?r*+O?JY|LxoH
z)6X=D$-<_MTmOM+%bdyk@3TZHO+ECx@gpd?E1uuSVgBD??eXj`Zh_xlm;X4=T)VOO
zX45r;X@0++US0n2JcIfl;{%-kpQravWzPL@-_yD9$7az9;hFc=Z2!Jt;*9N8(aWE+
zG%Wl5r*^4ta<a0Lvhvm2#m~-UZok{iZ?|G&SmyCQ*{I_>y1G|ylob>RtbP3K>}=3<
z@{90v@foil-_GBEm80#)@B9Dny}Px;dhge3(H}m12*_U_z1{Em2NrvK``(7m-ACu%
zKm3i!XIuXLzS-vatG56D*kAv`<l9?E9`}B^t1Hh>_P65{78br(2AUuI@bK`}+v(@#
zIM(g^$TV}y$@AykOG~#_{SLF}oWLopwnF~+@#ERK<-eoi%gf7oq)a>t?tqSecXpmN
zdp2mq=wg%=Xi7d)SgKH+ot^#1&z~!|8ygvI*|zs@<+s<@`RC1>*OYw!pVaB6MF$H+
zVma5&+;{oy{r%GBc`s^=e@#?&e{@=ZzsTIzjqGw4Ze06zOI1bX!JnU>rAp7vw~t>Q
z^`&xOxp91a{2beAG5MMgj5)cvw`J^0Uy01CdZqc}$Bzfy`uiMeYiq3+cdTB!)-^0F
zZ1(zZ`@Sz+xDYhI_3+uVYYTV2OZ{GV%2_>TR|#kK^>wZ;E-YN!++W|_zjUc-#R`qJ
z`wi|Yl{LQ2)0)Z!nqvwI5)$ERz4tf&-k#1CD>N>aF|+Xq$hzy?Ie7lO|8o9AwsV~p
z9=NtP`s3T}_sf1TSEr?^O`0@`<#xy1+0*r6h32M%=FqNQ4UXMWzz7;^e0O)Z>*1<f
zi$k<ZtLESN=iR^W$U0Z8sa(Imy%qj@&?e=?gtG6}R#uDh@9%4>)z;Pqox>2bv&ePJ
zJnPVq5YUN6R$sY!c|~)BBO^PvW?z4FYO1!>{+3tHYo;AJ;sWY6-q>4he(CaMYm@#P
z>@Kl&p15`^tXukgQ)ji`tAn<=aV`5Et7Ya`|NPRvc>A-cDXV6i7km!-&AsvUsax^U
zX>Xt0diQVBo02u$+=73*eqMK9bY5Lu(e3Yz+7lcRx2(Iqz0^{BCRXw3xQ9i>PmXQD
zTC)mGv()S6{1&+8%kO$@W3%kM%`4Z5eOkqJVzt(Vh~Twb?=pMG9lf+yJ@KhZO>=zg
z-RJq*YZonEY?^2F_s8S@?YI5ZCM(+5#O&Q${M>Kt>$$I9y)xNW%K0~9d!DS5latGS
zt7_%KS{a)kzboIpc+qilbNcHm=g*ws@wflGrE2%Ob$sf6b1tlW-zBPj<)Kiyu(7dm
z@7rU?j+y21$yh9?laY~GQ>yzAG^o9{ZqCGs3yUu_uRC<;kjXY)!IXvTt>;f(y!gj?
z#`N^`ugMEP|NFMFRPy?fBP?ZQWmdg+C7(TeX0>&<?SY5iCQP?}`P*jgnl%ZTnJe$@
zGmbcU<6X@8=#Y>l!S=E7=H=z(y}7yT?>;=-Zn|x{ZuGLtKfX(Gb92}H`FQ-qxpT)r
zD`a-;+V=Mk=tTSSdzI|WY&@Xr4!*=4&q+&Tb9X;(7H>3jjqmNv|NHm;?(1K5>c9QJ
zd0)JQCQWE*QE8cWVYR~wC0~|<Oc5GN-3sqEy=vMW&n*_Pas8WDTDx9F9b~#8D#{eJ
z)I*#}u|<sI<=*q}`RjUSo>7^pGMVMc*BYBo6=!U}&ndPqKQ&kK%bxV#WxjJP0v|qn
zSoQnu_SZFW^)Az&u6o|o#I$+J(q9?Z*TqhiXVKH!aDRXO{%`N^uMb-rwK95pURO_#
zN%iFoYKDe^pd-g4FU>HWH*eloE|m<PmoH!5+Fic>+q=8k;^N{*j~rPMySt2wmv^n1
zj*78yuyy&nE7#UWXY<$<mX(EtgoJFZ6%rE4T5~nQ;KtLPf|8P&{QUj1tj#9=_)#G$
zD!OvT3Xk~OuT$&(d~`2;e=j!o_O{T9ii)lBd7nRj-kN*cEcecijmNn2cbC0gbtgP5
zY}w=E{o&U4E?x{wKR<76FhhXrym|AwI#&GSE(zXUv3JLhsLqa#fa~jGMI|LyK07-*
z-11z8i5AEke?B<(exKam@4t7_4k2OTuNU3rK|bZ;=bt`(`t+4;lhysT^z{5XJ3CF!
zU0&)vUF$oql*x)?mY+U-+EVn?Yi<1gxY%7Kfi5mBOw7zrU%t$I6&w+<;>;PJrAwB)
z`110yRn?ajnin_v&NjPxZ~3Lx>jfbpQ~G4B!*cgGH8HJ?*%<_Ch3_hPx#+@$fYz3l
z6Ne8U{-U^X&z=}oR#q(?oshV=dFSTauYd9+Mb^5^r<t8U?EAaBtLOZ`v$I%BPtVL&
z-^Rw~%En~(*7o+*p{v6}<D7fl78@BGZ%sWtO=`bQ$e%@w4CtUh^T*rSQ^j%vo7<vu
zZ~r_fEtc%OJ3jTIx&7T=hf>4yUuSE3aeXRH%Rk$FC%WWC%-er^u81r>@_%2N?xz12
zq@L&G>|3j3`ucVJm!nOQR(qaxOZ}dIbF=e%|D9oL*?BJWdfyM-{GjdU#BaIzf4$TB
z-(1_U-+pDszGkT>5)<tH{Ybw2cAjmumXXn>Q~N+?UR%H4qx|wv|GE4-I|7^8`M13Y
zw~Se^E1=0cG%0D(q)C%}Zg1SU(Tttj<I;x2!(ZNPK0j;Q^|jH<1(n^dSmZr8(7085
z%S6zjlDW~`6C!q(t$kURdrsNHBBHOaPfJ^S^2LmhqM}W{jH26C?OFEmKqK?6f4^S8
zHQTSNwVrjms*kd&>d}(jyG$o8T)02JId|sv9XoEk`MBkIZLGNH^}W-kOj)sH$&pu9
z&u`63_w(!H;^OkT&09MURGF@e-CgqJgrKU5O2+AFx?*2%1b2(+p4p~7FWdF?_4Ver
z<?QZ!`g~>Tk^A@KyTx=bIrG~t;kWzY@c-BK{aez{%WbwhdGh2e+v;uC)<iDmxBGG6
zS@wTk^E(Tko}M0kH#{b0O-l>Q+dDghSBI~^_Uh{D(6F#&Q>KXAt$aTB*7p4QaWx;0
zR?WXJe=t=tVbZi|%lz$r9?>g4JKOyHD^_h))uT#251yQyY*qPbiOR{-r@a{&8H>ux
zr|;gqJ0><ZG$v-vn>RUgZL6<6>kfE+Zf>f9#H)HG-WQK7y~X2Vs=vK4+&kg!-MdfU
zzST81H^1DyeZ>lomoHzQI(v5OPl?*!-%Py^ZhH3R<z>@z#fCY{_AT?DANRKX%d&0d
z@8dSVJ#@$^_wKIH=<Rt^o12@PnwvqnqN;A%^y#a2?1<3R)U+yp7c+Hbhp45swYHVj
zu2X-XpPRedaK^GVYtHDczX~cPZf(i@I&b;HIhMu89vuz}3Yzrtbno`<+i!k7boA)a
zlD!^&e%pR-4T>%3So`SlV^Mi|{g+N%v%9;yKYjij8Wxsz`A2u6a%kq=U0W9|UR?U(
z!a}L%Uf$lpF)?!@Zy)`=%<B31`Rff2xJ)|MBf0o`e0{8{s;cR?vnNkpe0FxW?yc-q
z%a<M5bLzeF&!0bUZA@+l?W1~mDEYz5mzw<i{GeMgckGBzRaHH8>eQx{dHnqSRjs$s
za~K1|jp(|nRg>y|-duBb?acK~yT5LHA#GaGlG<=``)ZRv2UW#t=iXhj-d<bt#CrFw
zrq=sP_l7)dU!t7cZua8it5e1cTJvgu7tj5Xy7-#i?~cCw&eerJkCtuy^?t{{SsP!a
z|7<fo!yllY`#bXe9h(qkal7^ZHowcBkQ{T8i;L^aQStrl*X~q2?!Ed=-Y}`f#>QsK
z{Q8Hbo0E=mt!7l4dObfiE$v!F_x$<uugdQ_fByXX@BK@zyB^)TG3f2}=b`W7EBBrD
zeR_Pur{p=)r>Af8Gt$%Zo2=%$sq$Y}_EKXbqgN42OA`|l({78`>+Ch$nsL!-;lhQ>
zww`-^ZSCdQ^1GpLXLL0h$Xb`J*%aR|XX~^5{CxZMwZFfG{;rALU$^(>uY0ea<?-n0
z>6v|9T`})?zx?%$$;a2k8SAa8_-|=pp`oU>?44`W#96ae>F@jDG{64ePP5!wOSWv;
zlJ)!cF23twQ{S5>x1N_0ooiKks$_TS>1kpI)q7tCopJ#!C_6LL*tGbW&)V4CVdrf=
z_gq^OnSAZ}=JR%wH*el-_v^*tD*5wAkGdKf8g_MdUYw#CT=L)m<K3FiXP14wqQCdc
zq^j@l*51zBz4qSmU3X%qF{<@0EOKy3-MMq;R<0Ktj-5Sw_7(eX@3Wo4>Z|UA2LuG9
zE}Fd7#>U1Z;Xs4b@2e#b_XmlHh`e}ladGH7eSQ7wGmX<<)y`>TW<PcL^5#>2eLph3
z4+_2fRY_fa`Mr}_a&mHI{&6~5T0wz<foqTT$XISVW|w@t@9N9T%U_qAGi{yjA#Nv9
z_Ts|AV|D-j{gbjTTNAc6D)hBg&f4X>7$!e@^hj!dMr;kwt6!jD`^&0d8~HJk;e!wS
z@vHV+;#c1;SFlxPj?Q#rH{LyNe0_ad>o;gvyp7ls#P>G5`^CAmTH9Id5w>xOWy@-u
z4!;f9S$f?3_{=<O3oETf?-ykKw%)ZPDtCQW;-<B=b63sSzUjkiwpV@r*I&LlX#4Bw
z+xqPLtN2&*R-Uvf4w`><Z)o|tdm7En&A!JazMpyBC1rAFOKecYf<IqApYpR?`#Ad1
zmi(veTAF`q?=IZ9C+5EWKXcY?uUBkycE4G|bK}|V{QaiU$G4`O6x#dY5ck!-l{=Qb
z*?iva@};HTPhY&qxOV*LQCB-VyHlr5O;WkspB4Umef{6n|9)NHAGM|a=hNw+!aZ9i
zKmYmp`R2E`J$2uz&BbA`|JjlyORnr*wk+hQ`)TcVg^+#wzrDG+*tYuHm6s9c&Ydfj
z3K!Ma*Wdj1&6}Lv=kmFm4=#{2PRscC=;$Q9J!N&j-)`4(Hr@C4TlC*gr}dY;mCoC-
z@YK%yT`$!@<!wn^x41s&cF8s0boKSkuPS)%t@;||;&PZJ;O6bM+wZOV`T6<mYfJUx
z_C)0G{W|UHzNJf-R=rxe99*rHaliBM@VF4{Z@cvSz3TI?_%E90--`h?cM1zPmc751
zJ3aZD`_Y7jr>-wO_Uv7roLcy8(^KN2Vq&xMsw*n4tXA`sGRv6(nu9qz+x)eE{jbTO
z^BpeldwP2M>uJ$>7k_+w{JM5dmsRPjCGvGY9AkHvnXXlh+flGEZ|~P@+I4r==gwDK
zZ{W5#@b|a3*&iPF$XH&|(_hsV7Te%iYiVVb_36pUqT=G!8}n<MgZ^po$yg+OpR(>$
z)Rv5eH*Va>`W@pFvFFm%>C?0S|NF~ZH|OGF_tRIeZmUnp(73y+H2Cy1-Rw8dU%p%!
zoxgYM!B=blxUR5@-CcHdMIi6@eyOXhGeWkXm%DTKu4&1O3v9M*7^&AG_wTo}UftW2
zv-e*$mYp5_N4Gb3^`}oor!DtwowIlq!{jN4+1G5_T~(!>b)jJM{s(?{vn$OmeLVZx
zXM3}C>GWvh`&qwtn||JSD=xOf<7u6n_V><g(a&M3JCe;~|KE|`Re#*Gx8lXjEay1C
zcXt;3n7?mZW#0J%3O`+4X8wyRd9mcgKj*7okKHc)Tb%#m-PYevq{A{D_g-8vf0|9i
z>SBkpTJ17Vo;}l2R$hE-f7ff_^K-42@7Q6ny7>F6tEWqTzqz^Ds`OPz^BiaAm46;z
z^9ysDvg+}R7a7|)?oN|`zi-Oh8ygRo+`f46;+v0C-&BKgc-d_4O+20}WENeB`1fu5
zeoYgTkVzpyL5n^<KK}Z|L}jtRpmH$t^0JxRl9Q8H$3B1Y^yyOdc@>AY{QY=bKKtRJ
zR<Z2P?(S~W^m8(~H#Qu+^6kgt{_8($q-M{bKVPo$iQwgLxAXU}T|U3=)}vwvN5{sr
zGcyv!7?Rh2t^v(4E%g=$4Jj=9FiA`|D&yLk$f$iaJ10$=G-cYfWx2PvWj;GIv&=HB
zHnis7ZEKko+iGgh+B08O^;xlD!-Y3<{`~p#D)zeT#*G_qZOxtzI+6L>zLJ+gyJZ(I
z+OWak>@3sMTjoxfa6v;-bh;Ij&l(ReudEMW)+QcqTj|~}$6Liy4cc=b6&2Nd=Iw(A
z3pj<<G;Ho{EAh_O3=3bhxB9!;i$7;)n_s`OGC2E>!MVqU2R9}kpE7;=^##WzEQ^-x
zDtUQn!SNNI1qB<9^++Zc|DP~H;BMh@SuuIHHw(=e)h1n8A8&uR<g#y3Vd2JV-Jd^y
zf*LZr-oLrIxy=5atDc_TER)Pjse(<c7%6a_jO$KIt8btC#ojJ;ZPhw)YQrz}#TOUt
z-zqTW0N>m-a-XlPTN`%!uhJru+@Jhu^@soM+Y$DBa`nGC=j3fuZuPyf-*U{b@0?yy
z(bhi)-yeG8GrKQx!qmjAcdxFV>HAo__<Qa;#$x#k@#g9;ZmGvjTRnaI)w=z)e<SBU
z+rF&QMY=cUN0V#yr+u-fY^J7ce;o7j)2B~gzFyzPem>;s<9_>Xx9loDBy4_L`ubYr
z+wzrMJUk}1&z(B8>gta*Yjh;FW9Dm}FSqpc@(QY{*^{|Dc)4HJwKIQa2?->~34MLg
z%zrAw<l4*izO&8B*4o?J?!6Ty-MxPO`f2*{dj9_Yo|h&nyI<Lw9S#b}s;5)KzkE8a
z|N5A8{*?y@o2Sm2rRB-R#dWFr{oZu3w&b(%|2~QP&N4Z<WpBnsrP9~ed_mjkrs+m6
zW0$W9xOnkm)#F}spW1hOzsJRv-!0`WSjL-vu!&X5Ja10s?}O~}A?N4WZq2x;q#M1>
zr~d!%`=YY4Yro&GzrW`EhQ!0KYTty%*M^qgEuGHA#ibI<G5^Q?|NoX>UhbcLb5rUp
zo61dRv+qey?mz#YG0oD_(l??rwc+H^=aso3amqRGOHbtG<yAeOTmIzj-`~&Y`p!0s
zWKq0%x`C1T%r<^Gn;Qzpcg_(=NNQcaeEHq`GWta&C0AZtTx^<gVFBCB`}h3jSX@;2
z{Ojk>%v)PBU)|Zc+4pa++vC*ve(CyeZ*84Cd-hZDi0X{1tEMjVpRcE{zh3J1r;3;d
zZ{MyxapDBq%-bhVdL|$53;qA^uXIXXbZcuX$e68s44iy?*WTRR{8sMTlv%T~z8yU;
zHrKlR+8oQ`E9+vdcVAPA^^jcal^blCD<~ka;N|7z<~Kg`VI<9%d0t$f)^3xQk;<2R
zIC1O!6<bzpxc7OE?GE>so}6j9j)t*MB`+LW^uAHwJ}ffx@Slj!A9V}U7_|lew%;&0
zXT4*oYjl*;o~iSu1!=P^n<2py_IwR5ySn<<xt9Ku@5g9HMtanLdoZu+Y<y&j==ac9
z6YsyNnzJmZvUcv`#mS4WgVycM{%i65Sg&+0-wX+(C*O~QCVsSZb+^u_e{o@9+U@-P
zf6JQZdOLG)aT(pVD|+Iw_E<R2p9y+vrtgl~`}5gsEq#6S-1y?Nred{!{``6J>Q&Y)
zyRtVCi?5`0pK4@SxNxCq-^z-8-%JV~INYuK{dO6sU-9>S{r}6L{R4Na-|vmunl<(1
z4cn?O7utBGMMOnIAMfGg<EwhN^ZA*&FMkd+GFQFXc-*A=TaNADFPFW1e5RBn-hH&l
zwfoB<?rDyJ)2-Ci)%X5*)SdP^^!uBei(9$Hv%bB#S@rE^x^MRF*qE3vcZ$zvetdMR
zwLfz5lqpN9-|xM?1vLKt_TJv;%gcPTCzLMuc4bdx@#VL{%l%faS+nM3*2+EWO3%-`
zRbO^vZ*}?B;#<x8_wQe~?^o94vcSNJ=jPdFe}C*@#O*b4$(=iQ*euUIZDA1BW@2VG
zO+6)Yc8+Cm?C!Fyr(2JoJn0FlB=77jzPdd>-a6!_g_4qzN!l5S*7o+(2l?Vd{{H!6
zl66JnZteHGT^$`8D(4(b$k=e9@ATOPj?E?S_kPd1vLdj|yOW!T=gQaX@#`gx(;}8U
z3vE6AxM{%x1>gC0vBqg<0;cQ5zWL;O`R2{YySqv++kU^ZIBsv%&4s79@7%q6cAvwQ
zBNs0QHna0zlP$laSYH0!O7`;Ev%c5k>-Ro8GjnmDto60u{|ZY>LvL@(U0bKPu5<qU
z`FXqFnw_0t=zQ_wMN>7gTZeAm+<D4izFqCFjDLTAO4--#iQ1kQ`~Gq0p1N&0k^Acl
zm@txby^ZDba}irCEi6yoJiPg0mc^I1tJr3rPB2*UwINaLZ&C2Mtn=#cZ@t|iDtlih
zeb?IuFIIHaHRnoQ-_-qd)`DQ`?Ki$G-ltx7Gvng3>smqY?CQ*9cdG?9w`ng4F7N(!
z=#9_rGx3ur9cps3^m9Ia#$^BgnwlD^y=|h}VKegB+1anZYTu&nGb3Tw+*z|$&9D1)
za?$w(j?GsVI<sFci;0<2_V!lj@hs_hAD^C@+FIY+(c5xXUj1=)w)yPb<HwHOTDtC7
z*}p%Pd;k4<y)2iVo&D@g<Kv6wA51Wa{x2ggemy}^VQc8mjS>b44Oi<#oeeKtx+Jw^
z+Hv{%nA6jAC#(3*HuDW$?l*P+{{5NzmoHxq+Ls0zEV#WrKOD43ahAEIWn?oOZ%|#`
zzCVBef=bJ;udaHZJ9loG-P>DRFM~>8S*sEce)~TgVz1SjZxdGc%lPo%pq8FqSV6%C
z&{F?*cX!WT`?SBW@7mw*_t*dUQE_&@{e8V`$NP1^bEi&;;jlKA;Hmom_xoA7?cR~k
z&&~DS{`vD~-9uBQf{*vfp1rm(ye{`v(qp&J=Pm#K`ntM2_S%+=M7gT)t5FYrS(Uz;
za<lB|hc((4RV6t^BqdiqJlt-6YU8TtDe_`s%QkE<=#{gL+W+_4Y#||`l4oZmyZNVu
ze*FA7xS(Letu2|0{pMO-wfb=I=FOeQejmKNIdQ+uuHCy=`_H#~b$NMzS9f>mpC5&)
zs;Zi*s;<w^&kqj^3)}iwRz^ldMrO^03jtd*FT1_Hy?y;>>7yNj${_(4EaLtC{CV>^
zb=|@pyLPRL-(UCY_V)FD^K4fB_)#HiUl*gPskzMj!mAxSc4$~wMCe9u3z@DL`%0wk
z!nWMoZofa=6p6o=rEOyq^YGzAvFqKl;*`Zr^Y7hxQx!OSfnaoNOH0P5Cnv2cJ}h`?
z8T`{U)j;CPB3Eu#clXud>*K^u#+QnUh%D(8R@bt(kLTp%1ci;?T&tzvBhqb(3JNBy
zU%#G-nORg!Y}tno1+8su*Q{BdK1!ZCfBt%9_dX3xP0#dma{{BHqP8B?=<5TWL>1`Z
z(BS0cBqAoZ?8J!^S<dTXVq>rFtu6<RjNZI?6EwsK^4;a-{;&W1{CxG=%{7t6tgNh>
z8X6w5RwV%u5fO9GOJd|U6TRcV)^9aU*3rM-_dPDSKRW%?$)mq^O+F*sDV96$pYEGY
zAFhinb#1lU^i8_^+YQUlPw(%F-I`op|H*#toy2_{-?rz6X_cL;*}UyuaC-Lt=cjd#
z{ojz$xQLB+dj5>J_PcVsA4flew8Up`&wV{7s_gYz=J?vAYtw4KZRyL8OE+zKy6DrT
zptpbD)OLRp&~DTa&8>bN|LF^V$n%feZ-mT0c<Pr-`Tb{Ry<4xYjE!Eqt(yJ%-}c(K
ze|N3wKgE4Q`Zs%baZ%Bix7+W}+IGBOK7O@9GpMD!@Ao_7-1QL~off<G8ohq};K735
z?{=RTDN8hwGR?lGlY4vH+FPcf)49~u)p@1Oe6+*YO;J%*Q_K4N?5r94#692dRWG~E
z$H%wp*{p1-CFk1A%HPFo-kNhgt~z(>LeRCTpxQ>oGyVL$tKaXZIoo`Ntp%uGpS^zX
zw!l|wyrQCJ-7K~>G1+qJ*WNvQe4fvmG%4xwpPf5*nqA+NdRol(-;c+WmRwxy{`&3q
z`(}IJZQ8s!)kNy`9=UJpcE7vSDXgyIsU5x!)Xw_);V}Q|HEVn%B_*@2t(h6=aQbQ1
zu^ve;Kfh@Q6E29y*DSQF{WW9m^8Wt*$c*m2Z|?5CUb4IP_qVRTzHPq^rM%|b)o!Wz
z`F?&aXieDBBS%a;b@}-CK$)TL$3u3{OO4FzTZ*6ieSH=B_xY4=FK_R&>(&Yi3SQk;
zKW*yNmrqVk?&|4TQ@U2&f1b%*GYKBhX#Q83Z9jg!UVnDm?X9c-8NZ+UVA7u!0V%0l
z3I0vH3d+mF&(E{Hx;fq7Q(UO*)2B}%5fLjEEm8sv=&xDhbMD-^qQb(7t5>fEbr)nE
z9z1yxlFAhkTu@jD>VBTRcf;GuYs%cYYybSIdHVc0$me-^c}1nAQ)kbfT~k~8TGp)K
z;?dvo`;8@dmKm_UJS5&QXO7I}&z~NFidkE=ckkYP`ucV4cY7NaHa0B-g9~!YKej)5
z_;6v|-m01Ra<t?1xwyGQ<Kpzv)6;kE+I8ya(W83TxubXP*fE32R7F!?-+$-Moy%s`
z)YeLWIlZ{Oy&W_xuNS*(#;vaI?$CgMgtGe<*4C#_pFW*;y?<5K%WG?AgHF!RI(`0p
zxT9lZ<fK`%XV0E9XU>zSPea#V_uZU!_RKx+9=F9@+}ytPlYGv1cGqKM!Uvz8<Q!kn
zI%i7C+CQH~RP&-%e|gL)_4Ng}SnZ~Bb3!g{o3DE-x@>E%<4RkZ-#^_&pFW$h)zWHr
z#*4rGr;c7;eeB~@W*@)5yL@k^`>&4t@IISY`8R*4%l?C2w{{&|lkXVTc5i29M_&DV
zY1VD;Bl<W0i1qW@6x1(gWW8;zRgctq`FX$EQ%q)Ut^a@H@2=0EeTzPB_;>i3{r}&Y
zOXcmeF3Q<v)l5AODgbK#->B8n*S`Ew_qFMpM%PanasjFTuPkmaDf_=(?5(a<$*Lls
zT+ye`GTv_PkJw^uwOeC>Z@bm`*Ov}3s<E=NMr}xFR8msfl5nso>v!G%zu(ht_wN1o
zv0Hzi!SBM?pz)Nj$I;vK*5=*am3e-i?W84FSBJmedOdD)#ATD*TPC*u|9rNp`f})V
z(e-t)yI!x`{pH#0{A*eUOIMzmV|iI5LCF)eqyuyT>*F1vtHUzCzq`Ba?Z?N*<I7%a
zo<4QTr2Jh>?XQ>1mznYN^V@#EQykhi(=2zEm~K=`RQ&e~&ipTDWv|P;v^5VjquABe
z<#XFO{oI;O`K!a$PMJ}mcm}is_SDIfE5Etl<CnEs0$P-3cKy@*|9{+%{jZPR|M%PN
zvvJI4XPIuUoOcRz`p)`&zq~HBI<y~bW}p4d(#lFpVZp2HUr(Q0Sm+$JyKJqBrka{t
z?XNF}Z?j)~_VM;MzFSsazCF{&&(H7dT&aUQ3Ll%)|EsxN{2sJ&WbgNT+UDllvyM-l
zHtp4ojmc%}(@#y&T*e^m8MUKep=*bG=rq09RZpIzT>f@tW$@~^|DW6ckCd<fvoUOK
zRO+`~D^9+=yj)aVJpI<YySumB*x2OA<*)9QHlG!nY+d@QB(n9f$rSJZmk+AGNP6Jl
z;n4wFl(5j5z4XnEz_+)y2D`YlG&MI%>-H>IX=!bJ`u_d+wNYD*?(zo)26FN8PTjx1
zzPXM6z@&o-0h`m#ibzPT*s#F>R2|D&mxcKF^ekGm=*p&4@1H+^nnq=5>8uyOc=6)0
z*RB;66_exjZES5pHRXf}0<0`7CZ3;`c6WEz)YP1L_2J{k%t^1?+uPg!{QWB`B$V{)
z^XJc#w{PEmH{P7B+40@Gcgvo;dw6urGSAo3*VjMfjghN%oT<E#`84iOoBWqwC*-{D
zlq4Q}KP^@N)oJ#3L2+4KEB%jky3`h3cbPg>B)X?x%I1(=>x~E7^TQ*zY<(r09bD15
z)vEXDQ>!m`v%0?t^4n{>r=Q*`K6Ck`FSk10{d)Fr|BEZ@Z>Q+!|F6|s9C-3~S?2Bf
z>DMAoyMo3{bKQ^eZLQ34n9bMq#{9^lzi$rOR+V2ewfg$nZ1cA{Q&MVwpRie5owx9)
zM7g~E(U|hdS068tv0LE({NAchn~Xd!^?i@KeCfuvUk^|2*WMZA;Tf6P`K|8TzI(e%
zm#nOJHB4S3zu2tnbJ5oS-J(^Gcdah@b|A0&@7wlx_3df<O6T2=Td$qXCug(b-rnlh
zQ^Vsf9_F{t+4f=Qrj{0#+AkN~m%Y7k;es2#!OtI$`+c|9*3^`Iy&8VKs*h7xZAM;t
zN=gLpw}SHW>+SM&8Qbo?e7pVrHP8U&l`A2$`-%<!EYSolT?LKD<o^F~n7`^F>uG@%
zU7#l2dE4(Zw(+tx%T*pRn(#bmTk&(h*y6LMQQLB6M*aqERz3>4s#?#+CZ_yOVSDCp
z&_40I<@eVbX<zR-)#J9<%iBA5-N#<@djWZQd0T5i2R7)&{`y^d`|jP?;^*hqZmPe&
zF4lK@cX#*MxaCu2EeaeKyZ4)MZ(HG6Q?ut~neW!?$0jPf`)vRG>64G6XuXN(`OEXZ
z&)3yr696@eZ{ECl^;`YdtKnZ?Ebccei8RZ+zHV+C&(FWcu0cVQ{(bDP53ydhVMD<7
zJ4M~s*2m|6uL3REfAApT@;CGQHH(jSi(j|MJ3Gs?>c_)&-`je6db@tV+r9eD|0k3E
zUv0e}7hF}f3$#WPv}CxlveHye-QGSvc$tqOx7{qW+^F8iS+7^G-*;(8;o~#w`b}Hs
z$7*sIU{1<1FdXRHBdaQI{byR%ozMMR-~U){-Zoc$&qDF)?U(kqA9)ead^`JP!#1%-
ziAhi1yj!@=+;?TYpqYlg?$w8;@ey0LOB!8T_Ob5a+Nbw-&2{~qe}B!E4DQz#!xzif
zpL}JLx>OZ3Q2+Yu#=l=m+S8(}7R-&4y%y=e_3M?_i>oyg_og~HhxX-n8s9A|C<&>!
z?`YOPb;-i|>JT>e)2efp*WF!ae*D|z;=4^>Zk>>;+F3s(?uF#4-2A_%U)gLd*PpO?
z_HNhex~f%nvkLci6`c`J6n~bId3p8uS6>5dzota{?=31--+Ra2%YW;~E2k=hr<Oij
zax_MF_qU*S!N)mv+fDob`<`C+HuqO`X+*m1<&8V%WxZeP|9+qAN_YOqp2DKi%Ny9U
z;vU4v{%8C1Hm&*Kf|eE*Pw^&xw_d5G&*#_2Sz21A{WZ(GvtpvM`>F*C4qP$IzP85g
zui^7EXMAe^|NXw~?dx^B*ZJA6u&Mh~vH5M+LJiTcFE6`;W_)h)yVU>rc>L9ch0UN&
zQZqY$RF9^v?$uvkUz-*_a=Bao|L@jyXXk;|%U4!Z%-ANb6S3gu=jYL}9RI&wkI(+_
z;GmbEpV`*GkLCXd^vl^wEe(rKO-Y&Y@6zSVr9VC-=HA&6c;4>!8qf&6UG1+37V$Il
z?c+D6on2M<PStywhL+Z;Eq_6)+27pQnD$V3>e}e-e$4EASN8u){cDwW_S4hTpyt%t
zh>cE9MVXeXtX#9k2ec+VZ_h`!sZ*xRxHZ4_TO=zhYpCV(8yl0)Zj-Ngz_>Pg`?)o1
zSFG?jJxw<_Cuhy1Nt3QD^Oc^R&Bw`Uc(?A?%jH|Ex2FaK$A-)?H#H6AxB1ZE>&QEO
zcGvUDM@KkqKb=rcyMC$7B;&&S_YYfJTYsI7|Cc0IP<Zj;V)xR!rPp81tA1x#{myjj
z^7(a9e4=*2pqmP2S(mRnT0KQ2_r?ZC(5wpRlthKCJ9h1QbyPgwB)j^_M0b<IM=oz~
zZ$H22|H;YfruF}7dS$Jzz4=)8VqrU|j#z!%K&m&b(b3h_wd&JJ^{We=*=>KlSR8i0
zoQs=#E9f-37Z(rfw5%z9er}d+by=?eWv8g9S=;jOuUqOpJ?lUNBWN_y$k^ETx4O>^
z(4g7%-xl>Oygv$gF=__}h6e3^$DoGICChfyeeS9MsJqv2+j>_I*GSKeS0{9IwcY!_
z;!f?KSK$r4lj?p({(QMo?CmzT86H7b9te7Qo5U;3-;&$>$@tQfhtKn`-An%!lRDRO
zW$*vEpr<uQe^z?g*KIlWc-L>U?YHV`is!s6D|jwf^!eM$!gXCrzxhM&TmN6QHh*7E
zX?<K)*QcQ1RdbcM{0@~W_|CNYcg&tWqNW);%G7jM7u9$=?mKrpTJO`^6K8L`KaQ_C
zopr-2^wMOZoOjxue13kr{_Qjuxv?*K?Xgg?8x7h?$w^6HPHC@y0h$6@!mX&rEv9o}
zalhTFZMnBkUB4dQ+1Y7TdC7)hneS|~s0{~xC0_{ubqY4OemB2U;5_%)%ZrQKm6VjG
zOqr50Yx{-`pki38_W8NF+WGnUXXjX6-m=2p);1Qjw)9Xdx2S-?0!X#3p{wib-Y*wg
zSGVt|4QPlqYD-4o@~YRXyr=7dMqNvOzumri$r2a0#ew>JJ~V-bgawt|G?bK_Bqb$p
zZA$Itlefz;E4#C!5TtSOwe0R!PBvPfKYhB?t-miLxS~_#=g*&+Pftyiva8t<6s#X}
zegE%w)}Yo2Gdo{MPR^R9rlu*ACoev7#O3JGqcacH^T}E*v3|G1xvuW&{_ho4RbG?&
zWGoj&=j{aD_;z_i;$cu)Te@UP#@kz4t%{%Z+??S#Sq+q=SC-w&UboY2u2m_hTcqL{
z85s$hS=&|i78Hb9wzjdqzr78Pikh{Ad;R?#J1k0HUGW6fE55p(v+Qbjg{_a%ed)vi
zx+3h#zS`=oIX8nE8ym&`&Ye3K)W~`9B7;}n?v9ScvPFHe)~m|j-vg~IP<i?D`TXmz
z*Y98V;zb54J9~7kuUYmrpNSJEzPh@4I%wo@b*-N1-m0%g)iq-Jace-!kF2bs9336Q
z&L2E}+<k5I_OSQ&_L`=g5ZJkE*R_{7f|vVUP42f%<C;_P{cgFaxcKtfdAmH<Mr{oO
z<(0g<t4d#Ao5@s~xAUo(Zv4JIed*cpe}8?w+{DWL<&5$98Mpp@p8x;F-SYcaI|P+M
zqd05U=;Yqt7yJAB`{^Z$GqRtYn3&cW{;lZs+U;3?e|@d``}MkS?)<u6D?xi%Kwh3W
zabi(H!G)Q|=_PM&7<PYDcI&y|%x@d=^bcFJ<NH0I`xY%)^ySCn{?i#IUXwuk_|)fB
zIDvMS{`vFg%BoQ9pTB==o0^8U^T}@Fn9Iq@dGXcN)lc8N$+=t!Dgm{_)@)dr?>brC
z|Jv^N`=VbL)`zgnz>>Qe64C|rzVaJzW=OA%{<qsp{;b6MM|)ysA3qvX-Tdo*Y5iZm
zIPU$mn=dUoySTE!$?E%t%04q^x2)g)<4m))A@%8s<4+{T{<i<Wf0?W6-6DOlGeMq>
zsR2&CJZ!u(jN`BWd92wTdo$f%`)$OYOzTbmFWfq>pZP@j{Avwz_x*bHtFI+H@BV&q
z?fV)<cJ<e%9p=Wwn7*5NUG&=K`PXdznTw{RUil>v*XTHF%bQ@<qa|y<MnwPI)^%k^
zdffWZ8NQ)PF>e9_Ow-QIS$XMF(AnAM{zs3B$L#?vN7-Gz{_4NP#Kd3kcE5k}@ZrS`
zt)W4Mg<E&;-tE>e7yEqYv3~jWOTDLiP1>}1^VhrO_cIT*aEAT%n`;%Cduz+Zz2EPx
zetUcS?6=;&zNW3Q5yCPuYmRn{XFoeLvvl27J2k&K8uj({zVmEuhJe;Og{|ANr_57a
z?ELxJ=Ki4UD<dl_y*XreVR7;0IhMs=9yIeu@m^oyw>|IfmfYKBcMA^lE_+^|nYr@O
zqemj*;^9wsY|Fi^rK`L47{g>xdlYn7Lf)>IYDbSB*H%?sdTT*P<mR-O_WytO^RPK@
z{cL4v`SPs!{VN|H9-caVdV1FV-R0|#zOHz1pb<0^>E!GzDj|^(+;FmmQ}|2$|L^rt
zn^HP80~GD-;y!--Xxg&}bk2L#*Q?=Ica>&$*MhbPxb@5Bay6ekd2(aL+|Z?!pPzxc
zOrWI#x3278DZ#^5`{|_mu5Y)peGh`N@~@}U<8!3sB_vjWQf2Y8Gb_JtoNb=J?*G5<
z`)8SCPC9k!lu9heLeQzaI=|RhSu<Z=S~|<3aM8XWkGNMS`uIM4xqN<DV&cNMx}V<@
zw(Qws6THID)y~eY>h0F+SC)EDXX7-OsK>H`g`NF%r}{jDy>coq&&)IyV{{P(t?2@}
zJbTYJDIPXZwI^j+wB+6H_jb9rx1G(YcXMkqGFtWTjj*)z>hJfe*PnWzPz~C6Hrd}U
z^0~rBd#&5bAF<_w2H!<*M7CY1I$-ek<>|FtuP<&twy)3c9H_GKt$F)ct6Bfe*$k6c
z7s{t~r!QvXoqq7(H`SiC$?K;rp1j$0_tt_b-Mj7-%zl<@wP<zPpGZHwb!PIb4|f#K
z`umozx8g_S>hG67o-ItfJ#nLR?!4Vf?CR>V|NqRE+Wo||l6~uz%%07&cPFL)_q}W%
zslNWe0;%8MXV^H`->vd-eiyA_o-aSU@8OFlYx2zfFW<F)7y2WVIaexJnvI>^^^5G1
zjo$wj+vi)PO#dLH-Yk;$+c_qEbNcyfeX`ajiHBOW#KU**-kp7IP2{b;)!T1v%f0=<
zHFUzfdF$ls|6JT+n{<Suva<4O<-Svis-lMj*L3#wUfq^^+b5BG-MUbF(3tA0>+3-a
z=v-A*R7@f(PP!g$<Gnml+5O7_X8sfR@88docXxO1l`{3Zy)E}L=oF^YYI}}czaIYf
z_V()yjLaqHZNF!HeRb8U{N0?ms+UWn+NZ~eh>9+qYhC^dv^)2BpX};4&!0S5GEv$6
z)#vl}*RQRO&aLv@l6~C|G|xBBwt7p-NujM77Y}9apJ!YBYWMqnmp7%J&Z*P+_4V~~
z`T9SBvAaq(?y@&A2>~@7L3>gzTnO-7b+tBR{`EWM_iLBmxDheey8K*Hd_=^Ib-P}z
zvN}6^-n@0y@AroD+y5z;d(0d(vi$YU&CPzvpv709(h{^iYVNW76_0zPHmCVcJ^y^d
z1OeMG7o5BL`>!wYoSb4HAtEOiw>;UDrTO53`hTD2|N3@2|LWRk^VPMW6;8>=cw}uV
zz&#`-Wo79t^N!0^`|K`zd+A80aCVJ7Xc`{m&j0_u@4xzO?V9@k|3I~S*xIP2o|Dy1
z-oCy2)~sLO-mdPq`{f~Rma`$cqI2@($$$R-y}GZqx>wrV57e^w_V#w^hX;;_yw?~=
zXuI8FV9<*$EG&%LUspTz_u@s1OiEu}aa+TIk<cHU3e|hLv^Xel=HF*F-#+(SeYmP_
zwYhq?k-uEHr{g}GS?nj&O=5D}dP1g4=S{8;`CTRZ__}Dmw!Z1nHESzVq)Yd_OI!Vy
zyLi)<$9J#m+=}Mk5w-Ac_I8Qt>+Shk_R441oIQCo^l#eT=*Ktyd<jv_`Qga<`ntx`
z4|PwM%?WjMn-w$r=Lu~Ek2=A?E-4$Qw{5)>^CMig7T0b}m{wN%W0}gygBJtq?I-Ak
zzfaq0HT{$q7k9~v-B-Qt{Fv<b{@%JjTRv-@*kiDM_x$}#w~wy)dLUcG_?cVfc8-;o
z4ZXU%r)){x`>6hp*U8`Yq3?F4Je^~$oL<gfX~G}ia67~GoBXO7uk$APpAIuUH+}M?
zHMaBjWMAGGyLa}<tE*?ua^Du%%{TYyqsZ?8yxCSez0H5$EIlQ)blI}3%gcPNik@_E
zadAC){(L!T#pR0&3qO7Nl5;0XFL3A1ows(CuAVe`a_P4>kyEEn*S4^TIC${jtGm0)
zr#dS7u3fXnXSR8MSWV5IbMtIL4aBWkSG}Cucmh8^J3D*V9`8#VlaGTcgt^w`emi&W
z<l^86cztcHsI+u+?t%v0Q>RXCsry^?_Wu6(pFe+c@$!c5ulsvtUF>eF^O+`6TeGk0
zffiYL`TK__BrLeKEqAqJGuz3VH;r^oi-AsSS>``~-K9%Gyz+K2@--hCK{G3tm;0~Y
zu;Id*{IarbFQqo6os|+56`lDFRB`I>|FbF6+TK3?dQ5Tew!FJq;o;$Xf4|!;Wl^wz
zPu_0Ll`A2eE4#b9r%s%>5Hw?UbyX;6HYIcZ;>C+WBYD$wbGgrC<ycx;N*See)cyS$
zURhD`;xNB`$ojawBJ%R<x0rnX{_oMFq@~N3zy9&@F=$R&NLbkScT7yolsR)^o?p+Z
ztlSCerN~;BX&4&^J32ZpV_0xnb&Ch6VVbn-pOv-sYTwyrAmeLla=48*Z*OX1%Due}
z)U3Yx^Ye4icy)b!{q9(GJuNM*OWSg9m%O;3n3|HZV#kh%fB*h*@$-l8ulp+^AdoQq
z@q%|828<2%985kKxr9Ma*Z!%8bn&cRTvx7LVthNL?$4n`A1=HL&%Ad1_N*OBckabx
zy}ouOlwn8E+uPgy!(&UQa&dECT^DQp_SRPKxVUYsrl6VcjT<*=X=qGP0X4zd`D6^<
z?tk28{bm3Ezy6cHys!Ts{rygHzwhU1)2D+P6`&q~PwxBu|M%tX|63+~epR9GEE7-A
zks&HC*KWUesYlW{M=CrjYL#a2vW%l$qRX~{25%3waPkJJH~cEhc!fDd%)r3#L;2Nf
zO-pHzN8HLjX@WWluE+RtcO@x!a+OWHB@oB7fKxYaPef~L>!c+=KR>@M6Q|^PcX#>q
z4-XIf-hTP=<+9uD{PNeT-|toT<l^MK_~z#3+<Dgz9(4SEzkYvYbX3%=vyY`O&$F%m
z@^blnuSrVE%BHoyN@gDiwNF5kOWC_a&I>azs$m8(1A_^NKKsi4^x*KuTON0|oXfG^
z^nZfdDi(3x&(lsYGF_N*ZSC*BdlyD;&-*${TSw<iN%h}fU$yl0r>lUv6MlYvUuW$O
zT^;sS>VCkrwbAN}FKT$cy0vw+jLa+X!h)6a)EQRRg&Q&)P*t|EiD72rSy5E~`Po_N
zjZ&CS@wk+bpIP5HCHC5tsRzW4Z$AQB%xS5)=lp?X+H75AlW*-bEfr;0m*TcK(9+U!
z+1ty@{jX>J*;)Mj%VmH2ncI%{NG9)^J9lpGuG&{uRz_X_c930uMjoireQ{yo)_IE!
zZ+y0?t*H@_md>8Oi{XYmqZ-2pcF@k`6)RRO(__YTkLV7mC7k;%{mu-k3>I&e3gt22
ze0e8$-MzE3*3HnKv%J~l*z%RD848vfOYn5{^<8^+cekpi_cWc0GYpfTJPRw{6%-aW
zEpOk?w5QLXd+++-{I&Sm8N;{zot=hv?Mhxu2wM}e@Z@Cm+acFig|7Z`h+BWgw)gvf
z=l%To^QOtRjiEN@V|SOmJgvX~%8tUvIa0qby34<u8Xjku3u@TL#l@Aa7i_4tFe$}0
zD97+;;?}aMY?bDvqANVF&76G7!z%4op6!EIYHOaIdZzHw&Hm)=jVrYo88W}Uxw-82
z?d|#3Cn!2^sr>v*>$kYLc=pdvPhZ{Kyxc7Bj)rGZS=lwvaRn152n6pBT<o^8^!2r6
zZ$Ve#empJ@n$@0Ktgfb(b#9L3uAk3lhekzdd4gIh^QvC0w3;99ENz}QCu&<x=B;@a
zg^Q-?L@v5>=Z@BK(9uQZ_bQizve?w=@f{7jf4y40wcz0)w)Nr;cO`q=7H?eHjTs>f
z3=jIxXuMqQlNnwY9Nx6*N&1qPZ~n#m-fnzread=8s;Tk?0iH?6etOy3%-SWyu;W06
zN!Fz$p1;0a_CI@T@uEc~S3|=!ZERxl^72ldJ9llOvip|Q(_%}PFQ5JE=g*%n5A)lD
z7E<XxySJ})cN@R_x;Jlff@iN@z53Vp_v`)UTAjRpJ=|?^;PZ2HFQ1!hy*2&3Txbvb
zj(@*ie?7=9f8zA%)r{xv)Ybj_nI2pHcI&Crr;WGn+_^LJKm+5e8ygqb)YOE8g)MvX
zBn4D9ReyhHDs2xsR`c^Y>!R}V{5O{vuQ1`rpG`%c@o8SWISm=t6iqNW=KkvG%_~zG
z8g_pAR0NtB0`)13jE!@p9zT7$6toU|<8irQ2M33#e?hfH^}C(!_J6-jKKr%g?X6JI
zlvCc0hitQtn{562`}^y8)$cC0@k-~&U0xloZ~O6xu#|C{4|5pXfjI2Ly$dEvsIEOf
z(d<dg4&Db$=IohG>#rPKyHcC6VO45sDmb~$GR+1pP@ij2=(Ka^&Z45CN%QB=Z)$3~
zvfN*uSHi&I@$r7pE~T@@@9*u62JI8Mwl-Q+UVi<VGd`*5>8H=1_phs~>+0(Zn{QWJ
za<}yQ%JlQ|cq^vyW`lN`?ycGis+bP9^J{BsdxJ`W&u?yQT>R_H%f*F{kFCtUzRovR
zuOUj|01KAX)8JONCE%Bm_bJWnS6&Uv#GfhMeV}bxp7qL$fq@|)9DBd~0!vp<P)y$z
zWq+;IrSj_>=J8z$$X_{qc}m8sB#<_J9NJnoonErG^3uE-&HZ~;u4a^qYnXiH^kb)j
zPUDlR3=9nQ9N6_0aB3KP9q(GwlBBuP!z#XNA@7bmJEfK+q_5n%`pUV`te2Orh%z!T
z9Jq%)ejW&g=xJ^a(bAdD70KCgx~Ex1oc-i&$4_NBud)~z7%p5u)%NLqMj&i007`%b
zr1Sa4qKF`K8cvI2PpV)=uX-4S!3=CfsapdlHgS+xgOxJYcmv5XILsAHz*@C}WEY%6
z^%qDCjsw!M2Q^s13S(^T4zLsh!xhN^@TR3H_A>oJ`Ob8%l26Y=mdc(AOLLmnwb?sl
zQv9_msf=5n-8vJQcQ*FP^>f~hb7yPjBrJ&86M2h^f#HMuk>xf}&!AAVBGQuPecN9h
z(;hY_<krGD%k<bY1o-^eTEFoJ9KRi<Syi;-PR-oeyHpq$7;bbP%rKFfy$iD!!@$6>
z&gJ>{)XdYt`(IvIzC1-Id8hn38NGXcuPV!<zy6G_u4LI|R%*$>z_3D{$tNIPe7+T1
z^TJMTER|NnY41Y6m347D;&;bcuKE--?dQW&PoF(sbkM&ntp8@N$~0{z28Nhz90rZP
zTwGiwzrJLGHY@)5`Ps|UGcYS_)w6SRwdLjKFVo{^V2DWr&8r+aawMw%^VhFecN9LB
zTA+mDe+CAI44db5XD>Y8o)da(;+<uBtUFR%;)IuMd>^ZNK4JSZJ=UuhRbN(Y+O$c<
z6Liqmy}i}K;Vcgp&6y)}^!V}F+mw}+pT2*8zeSXB$0ZBXQpO!NZ*FdOzhD2qHh6mA
z+MXVsqsNc0Ua-L7-@kudeSOn5Z!Qj=&dRXEXUVc<uU=eS4B91`kg#CU;>Ay2ytr{C
z^=~4`H#asWZ<V{g$hDho1;)k#DgQsOF8}(pEmuodC;L@UgZHVA^UuB9dt>XYFLxD8
z^WWdS@^k?gs5Q9n&nIusN&Wr(M#jdocPRat_~+a0d@m1=fcN+Iipt2`Q89h;{CW1}
zWxhq_<>5IwYh+|(W-aO4_2cREc$1nR1(&}?=kHxAX`E(~=*qCpgk{D9{=~<}dZV`I
z%{_Jcv~TX&S*DkBx8Gg1V8H^lH9QOjmZ05>W_fos7GKQB`uzDbShAs^0VIhQ<R9FN
z9{g3QwN2jLlX`5HHFNlaHIFNQC0ww&`{}U&YuU%lS49jai&VX*y*S7&KjmV^l=k*^
zkZ*XU&DI2Fd-(c-dR<c{Oi=Iy4K?li`AoV_V>jE=r%yqH8bLupPhPxO5w<q!<ni`w
zivrbMZ<u{foj$GK`DB&%(mw5rjm+$zc4Fj~^z`)CpsF6UCfCy1+T1afq2ctwb+Nm@
zd_Hd<y(K**<;CKDyGwU=7XNJGWSG8k*{^xWzB?B`efrc$g2zaL$2XP>)nmR|4_~L$
z7N_4m<Q?_xb9nc<YvN4Or+aUGzVEVf+T~sBJ60X;U3m4IroQPag}o82lH&i2`kt)X
zvS3Xa`zq#shw!bE(u+<!bj-ST%6Xn+UJ-vmU|?FOQUBAISC)nR-S(&D65rDhOZO)o
z3O~1f+p<f)@T_I3?D^Fj`P{?VOJ~YumfrvQH_~da<=JJQGktV-{ap3-tM1iJ{>7DT
zJ5FjJ@#XX5)AG;`dexYtS~GdgkI?0zQ$m9t$6THJ|DyhR4fCBBp6$AIUqY*&A-wyW
z@$E}fH>qD<qx-*RqMhXD&3X4NeC!0}%;Xmvf=-aXwX=A6=I;9c|8~9K_j}d`r3Hz5
zf4y4W)!n_iXg_F$)Zf2P-@jk~?(XjF6B87(uC0k&+aDYkx9(`S`0Tm`R`&Ms=k0#y
zEM}hpUa<B-$TMnlS}$mS$iZfI^DNov%}0*7)c*N+9MmB#dvjyqCZo^i*+I*Sr)UP7
zq@EIKZD}zHoXQ||J5@L#C@N~zV)uT~cIcBQPo6q`Iyf(HT~~K^s)59lcklGd%gb9^
zT2_Rv4$Hc}ZtkByf8NBoS61#65*99fazb#fU2RlmW~LUXQ)p>vdGhR8-+TA&adC48
zXJo9fDtVz`Zf?H&dgJ}vySuiYss*i9toX2CSLy3(9io3frlzMy*G!n8lAoV%X?gYi
zrb#nrX8vlZoOm!{!us|3d!Mm3tjf8)ZSASrmoHy-_4kMS`1mM?m82FF7Owng9OUWQ
zdG)(A!v-~5+gNsfxhor!kC*)WQ~C7SGp}7A`WME<#bsSw)Ou@s{`zlkZ=XJVxbDB;
z<41-5^K4dbPCu`uukW9lnrbA$Q&e0$xxKx;si{dsOl;YT6&kFptT*4@C=HB>S+mFH
z^#2>rUcb)X-Y{{=5|zuflV;6YHE9y}|H9K(uZA)*GIn)z1T6QPdu3DV=_=Xd875lB
z#+MiE-S#}_dSy{jQAku&*0pDE-stG->(B1b?cMr5T2D{!)0Zv(<O5L4?dk13i+BF|
z^etCQe{F3=rwVWN!r4y0e~0h<|L0%M+?!Fm4S45s@b^}&4PSd~is<y$Z_e?|y*Fo>
z@@oIrSC(Cg>Rs>IowrZwPfEILFW0n#7eD=fT>QCsqJOr(Ys_UQX0fu6Px>#re($ff
z+NgJQ(fY;R&QqV4e^@O1>(jSY*M(!QWO}uHwd}d{|JT2W&zz=0&CQN;m$_veIBfVS
zH~H`X)Grwiwf@gYdsR?8!)@QKV0L?(g}nT4!|&}}<?J!XcJ8V@{FnKjU(q_C@@-)s
z*Q>;xZaIJdzunAXFmcJ8%dAnBb(5FnNvf%T|9|{mZM$pfvU=wKe8y82mJ7N#GPWi-
zhUhe`Sh4!XqK)cllXt9~{p0owiSp#K$-bs1)pn~b+acwB<wig=YcEq0^T95!_pw#-
zZIaLS)PE>CRB+Bf)aCoXnCaJ#+7zEMert06Z|$$+2et@xvVd+)kdm(FKiApYyVUVU
z=cGf2oI=9Fm_SFvJ$Ur!(}e0J^Iu<I{}^-{l)t`Er+|n^%l<!4^&|FFY&`b8%$Vo!
z&i-GCS42zqyT?qf1058;Z=W24LCK2?aVzuR`@eei>cjc^f5M=nj-&MtsH>{7N}J^z
z038_2Z})=%v=eqW+srTgMl*RdH8mL+76x<}CLgnTA~*5hlKcNpWoKo9j(xhlJ>OYt
z>L<U$20T$wQJ}l*UcJh?v%8!hbWGQWhlfEI%}oeV>vU;avP4BiUH!9IHKVNc(q+rk
zOiWD|u35u#^5jVaL&JkB0v8*Uz6#mfJ%eL^7uUO!sp0%`HZK;>)5y-sa&mQLZR3$-
zTDYNpj)J6DP>|5Nn4O0*=NqMR9XfotG%hbJOzhkH`{y(3A9bpKxDxFDa!<^H#|#@c
zZ4z>Gb1Nt-yOtf<GT}J;VS_iUjG=Ni6%LGQdlT;MshnY+AJ>0b#;!(U<;s<{SCpMj
zEMB!~laQgI;fXV6p0GS*YzWb64bgHf1z*yxAk+!E`GAF;{qT_^F3U@ec$#~9cw+We
ziMqPFYAv7Wp)$ckWyQL6Y1`AC+jty3JUBorCNA&#syNXDbUgXJ;uWA{Fl+Ax#l-Zy
zc#$z>+O$u0`cu6EgMykSO%ehbBqt{~!#KU~-0|mEuU-XR;I{nlQStaIudEy#9U05s
z-#eRG|90zj(4DSD`{L_<vZkh{dgUH&=Re*hs%;WyKEL+&w?aE*=Q+ZHP8^CY0vJSP
zg@_SrUF<xL%;r~0_vc0I>Ut=Za{sZ3o&T;(*@Q*h3p)kxs97G!oy4rR=DXw3w^lJV
z@8yd8rmmd7lYQB?V>3QpmH4q<lBsdxGv=ARa}xTe8U|0?wO?TW-m2i2w&yHE+ZO%s
z+TmaN=*;uoXJn_}-`{_0joQ@HViKGN4}InDJ-^g1viMKc+GBs;_~uQPG5G!4!J>E5
z#R|EJGX)mU`+nquYO}z0Mb`3vvu}6XUWs+}l6~~QOx$?iJNed&%l+qvap^N!z00(%
z|7Y{;%*@Xds$74~{(i5Tzxvx7MuwbwdnBdJaw<;PzKSl|DHFaf<{;>%imWRdHQ(=+
z&oD~uy7jZgNinYSsVL~03a|d(w@yvf{s=l7Zq+K~1=(+IY|Q%of4Ti%PI0{$1_sdG
zY^SH|zki!&XQHX835t|cyBO`xo;_RfdhK=rS=rvl$NPi#{!LcU*XMtHte5$MVMR`E
z?tcq4rN7Smc@0*sUw?dO@$(6@W}S*|S;lwR0Cd8CSeRJa*;%ce!fG$B@V6xvyuD?5
z<oNN$TSGsa9PrD{&D~M=7j#_OhLn>+pu6g?@Gr7<?p0dn7a1uDx_J21DX)-_5C^4+
z3=C#DHyAcX+)=N6p{=N>xTEy7SX5Nhlv|T0O#-FRxo&Lf5^T@U7YDn$Dos4MP-D7&
zyjx_Xq?}Df!>wCU8X{bv`&U4dQJIx36aM?wZk1PT5m+SKmI%6P(|fv}<HCRpoB1(%
zpzB@>o}ZIl6Sp_&^@pBImxAV4m3po2&W#ln5m~Tc0mEc<|6@Ip#tA7YOD-2}xq9u|
zG3lN}uyr{(Yr>wt|M~OhjcvKoN=ixs0s;%ZT3HLP+U@P{e_iW<imh$z(@)i02H27*
zNX%sFpZ7X8JC;@_F8{6+zICCTo&T<fhpaWN);ouvOV0Utr88lPtj3|4;_DZ$^<4MW
z=*=G8jc-aga@t?UU3jxS%V5r*+yaY7LQ>u;In{TpH6tb)Fu(ZrjkATx=hlnv%lay-
zW1elOWPbP{`)p?T3CWnM_w&xxnl8DRZEKkQIzmG7b(#OFmA!`lJ|rv1v_&iCIde(0
ze%m@{@7rVMH$OyMN-(Q`k$H4koKM#3$Uj*bnV!?r^*6s2NpP~ddgY4E8@(^9<m>+k
zmX(z;FwFF6d-W<SBsBEludlB=`up9Bi;b;wy}Y<UXO)${4%_qNQFqq#zgNTK6VJ`D
zJaOujQ$c}&Td&mB?Dfu59h=!6{`>p8qpPc_wUrgLx~uHNmE(Vn-<SOSlzL{qy?kkD
zY0m788x6&Dqgp^W_jRhzYgoNnd)DmPp!<|hobY&ab94J#J2f>n(An^y^lraqx&zOW
zUAw+Je?GBzb-vcp63{W>clOuEFaI!U-L2cV1!ZM>yT$dhZ1c0TwZFZ)+YP#!NhI!4
zXmPPIh`VQx&E9FwJFbW>+qq-M7f<`H?(V|Bze+_!L^eEB?bi+t4sK~{E4r0xBw2lF
z>Dt@d^FNCP`^~Ws+_r6-mG0+PS66%Z`nr~uZVhu?+cM$5EK{Sy+d8M&Oc_obinWXP
z?v-ullXU`3%p9)-T>!N;dwQ6o%Jp@zhx=r$OZfC(zIt_abw^j%rE1Gr6HY(<@pO88
zKv2*n?bG)4|7?<yl1i-V^YioFLqbF*O`5c2-u8tH8@I=XDs*bCS{A;w2BSm-B{dF3
z7wJh_n(OMOth#PgBerwp++*iX3!PhBy856Y%YD&z5w)38NBWjUolUnsBeYu2=d$*m
zC6gELH=V;g<$m*~B~nY|HJ{D>*SVbia8<|7Q%_mf%AdPE?^Cc`mXUPn`xT8nm6;m<
zK0LOVd)Rx|r??kf!r2oUt5Pd^njGImm&=uzU$}FpXR^9K6T^`t!)-Y?580Lf`BCVx
z^ium((@W=V-X)5G4ne%M)O%ye%b+z;Te;Tn|7T_Q;{o#=t5PmgQ&Z5jvUl#@z4`KK
zktO&HTQ|3?Eq`Vjr$4$H9$%~RP<8H{xpOy`y^R80_L#IW;_a9J+=+atsi_s8PO48m
z<lWTNRPgzkuZ&d*hrjJtk(%1t#N=e=@bK`Kwzfz1|9|pdx^xM2%K{U_pTB=U-m89Z
z3ravQ3h$p2{QKoL!{i4K61HBRF?%-XO2}u=R{0BA9X)zfQCZpf@mF(m^W^L6Vo#hs
z`?k<(q6g?u)*Cl(uJpYSq#<Ha@?yfJV>4gme|mCKYyRf#+uP^QkC*@Utp50p!p8~u
z=Y7}isrzdsCB4;}ar()Wj_&TqTcV?)lvGq)p4$mIb*NR{>bI~49X7q1zuK8Y(M7f`
zvEa!G!Kn*{ofZl-v-2N&adEL>>M0S>r9vkrC>j_&n)lC3Md;1_{qdR)Bd6ZD5i!TI
z*ey4qD?+Dj?p#?N9UTRMFE*DB&b2O|Fk!-ivb(<$B-jE215cbk|9<Mz`+F*d!`H<G
z{@gQhqF_!=PC{<(-N(NRpPi9RNl(w-`tH}Ss(atMy107v+on#RzB;CFRT<8tX1?#F
zTlC_X=ReQB@inkG6S>m&+NHi%Chr_#XR*x9(0U#sd5K?K`MZy$*ZQjqR{H#9czAAc
z?#3@E1})2GP1T(h(e>d<XF>#@Nw6jF;)H;jm0afg&mNmvzwFU9eoGDSXZ!s>T(W<s
z{5(Z+`QJy&b_bl;@x4JxQabU`ZRLvTPpvL8Hap2!zAf^!URSpwUZGd9;*3l~<o!O@
zsvWVRQToom9ww>O&TMSyzdT{rdV#Y~@0{PbHn8u6Yq-MN$zPNDzXsRr<Z2b)(VYH$
z>11{PMN5~mG8okUDq&$^0o{JX5D*^Te!uSb+r+Z|FUtQ<xBgXAQ>%E`Dn4P_w6>ka
z&o{m0Ih^qJ*4Djc@xKp$+fo0FtCi`z-EW;$t5)6E_TfW8%#H%afB*j3o_qc1QPYVN
z9-uSx0|Ns$Y})kd?Yl{KANC8}axS@Uul$jrqN3u!;ls|E=_VB)5`O&pb?EkO>2Ke@
zc^&mXd-m*!bLZTWl9W!JK3zHe=k5Ic2XEh=y}e+q^}+y-PM1T!=d4_*$;8b3@rbbh
zful!VGb>F^O?TA)w-XW;zS(?nT~u_mpuBv4E4TQnx6BuN`uq8xot@pjIsLqo+V8(A
zCr_T_)DBzI5TH@hvA4R0v(@R$3`6F2e)+Jh>8GFWD0w;Q(!r%xot>R~7OG!f<{K={
z<HDi%>(lq|?#ao@Ny*8I)Bo26f|dkD?5o-7cAU3G!0FeyR&Mc%!`?1Rf}pz`6A!V>
zm|6H=*js5L=pMh5Cr^64o$L7m)E+6^o12@fHUIOcPlt9CJ~l`>A+WU6duh;<Cr=a%
z4Fz3YUH5!GcKo=qf<nXg^KAuBPl?{yTfIGeT5ND|vvK;l4|eJK`Td|<rH>zHKX&XG
zgVnwM-{0RWo0&}$mO5;}1G=N_dR(>d;+8CijEo2Wj%P3b^5u)1^Qm2a%eh!*V74d0
zrRT-)>e)=@`!DA;tbeyhe8(Y=C3AuTi<WY!a$cSBsr+f<{93Wy4?nSg{~8s){C?ct
z&Nii|zbtMq6qDF^MYeH$^}$P1|JUtr6n<m)_3^}x+Sh%zN_~DOnaH@U&`a63e>;Qt
z{k_LuvNKrxh)TXCzStn=odbizuZ2n~HIt6*o^xxB+MRpTx;L&bWVew0xrcpS-JDaL
z88bKBYcG$yzCC5(#+Lo>Hmsj<bEZPl^9qiZKQC1;RY`(cmF4BnobTOQ_hpWQ#(@v2
z%?59~12>eJvoB64cr-J6#jf?g_MQ3n=-2+u7KwJXFCQFiesf<?P>`Xa^7FHYuh;KS
zn?K*a{-5(p>6h^<Hpp+-u;IY^{r|dtety3B`<&}nuRc6q|IgTOp3Tn*)#(vJoi3@i
zzaBrju`$`A{GH728@F#ugH8<E!RMqP@Zd1N{hPJ#CbmB)<bSL9>*aPvH3#>KgXiX2
zKYaeYeZmBR9Xoccm~-vWA*RLd{l``WE(XQvkt0V6maSa5(lIM*)h!cs1_NW`!;}5(
zI&G`JH6%(f$g&nDCMHVQ*X=nKz*=2h4Z0Wd%nU<|f(Hy<-rkm%mn>P5aBEBEhHcxz
zZu2jidEkHp=w`E>J9kd-P$?)VXjr~nU3Bhuqxksv9lLiIcNu~XlGF@dcHr1Cx3@;K
zX3ws4&nYh~baZfNIQYwpL(z7oNv4onpG@bSJ26|fZ98=GB&VF5oL6FIi-42dzD0|a
zVs@2uUd~HSZoaxY{P4+>o=^8AZImc}ey+8-nOVI=+16Ip($Z4GEN8~4pN9`01|5{#
z)pdXJ?b@0e(4px?dzUR+_TlsA=Jo6K_2Tw)aEt2|ESu=H)WgfmDI;UWsnXY4%F4_e
zH*RE$&s+XZanjtF*w~F}XQgJ$nx(aM_N-Y+Z*FY-@a-GuY~_|+yR4QzpFMjv=-k;e
zGmYIBfBi0Ekkr92c^*>`*8Y-Wi-2#+e4W-MQC}6ZW_^f!ax7E3W3@x3lKFunnM-)z
z?9mOJeRauotI(CFbKM?2E4lN-OuG1=HQzq%JC)11YYt17mpxf%<@<GS1@p06iC^a1
zRL)Np;W@Xbf?3o4>B>3#t=2NSKZ|ucu==n;Q7^ln{d^vSRln<=9uE1j{$oSu)FRKN
zCww|S)_-)o(<ZX*?6J#D-)r;N<{sX9-Z*6al763Gv)7+unAz4O_GW$^<JZcwd(Iob
z<+;Q!s`%c=QtXeB;L-3^6J(FBZG6*TwCJ?r%1KUdGFH_kF=uCFIFyu_{GOqIKt)T7
zOQ_T3@xec{X3e@$U8t+8d()BGdg=1z%6fWzYfB|93KR|<K5SU`r(*8wST1gEP{DZU
zkkgdu)16g>5+59B1l{Plqww*sHFCiV0~9PRC8z7fI%Q^RrWi@inLAfdK%ha=I4$Fk
z+^VAY_iT?GJEmlBFCVm0gqe-!z>klQK?ZZQI^C=6>FF_9)gH2Z>sHaNTerSR?sQr7
zWyj>!*4A4G?~8J=3JD2;&QYE+ZQ7!}du7j^JIBGpbL7j*%a-4>znd#f<gowyMflI(
zzc)8DUtaDHN>a*hJrCwC-?}waljq2-TTxHbug!H)a;&Mb0o~Tt)x|Yq)~rL9FAHB@
z=G#15x_tIMPaU!1CW}|EUfsA=l$@L#5f!y+&i-oI%Hm?<_vv}5sjL${N+avDv$a8K
zaLX1GkV_UWWc2g%`|$bmVflX_*l*mrwQA1x?WK9o8~O|;ftvqfVq$yu-TU^fEM{jB
zD<>zXhPHOI)53=CZti2f((RyaX8RYe6X9ZwZa(n6diu!}i{fWI@9yvKU$jUG)Sfzj
zo?lQ<u%IkVcHY$s7aG2O>)T+^=&<1H^DB4moZ;KC`sJUMD_2_7|FhxZ;<|9{8k@Sh
zI_PwI<MeY^Dt<@C$Md&3F)moFw*2+C{d@MvfR0t)v}sd9T3TDDuzJ$VOG~|e&s%rD
zx-GF{|7WL#0gH877cEi(wJCr8{F#xF(Xe^5aZOE)LHaqF8#ixeeyOUuwcO0iEb0Hh
zzdNeG>$Ny3g7Q3QkK^9;imSf9W|(}inf>w9@VJ*B+wabGP;e+HFnCgA`RMUu%k$}J
zX;~r(Obnpm4U<fvb#Z&S($mv*A~(4_-WL%W`4Du%f4}{|6Pl-jG(=9EJ9q5H#$?kd
zv5P&et*mZ+GCw!${%G&2Adv9v%*-Dzm(QPa>-O#2g)c9uo|$d#|JLZy<Hw3qy)55u
zPCviw0fUpr{7qZ799a>#Sgy>RL$PJW0RtYtxmHKxSl*<hrL~!6UpsK`UfklREUc`G
z`uhBmlBfPxPMI_3PI5!1hsvQxN4r1X|Nl>%sgYrG`gym6gavNL*Dy6Q1TXgk4Fowk
zF+Klz=8R7>`wUQr?#0E$bH1Oxc5Pa5->U9MkCIZ-(u!{7=H_n9y1GhEzb!g4GV$xH
zt2Z_#vqwcwb=L;<@0*&N6H}K~nY8-FGW)PFHD1cr)zfne4i4@Y?|S{})rSWMnWvt9
zp{dY{tFm?Zw*D8Z^NfhD2Zq@U%l9fQW13q2T5<XoXO%F$H*)(b1cc02%RM+PkaD)j
zWvy3>)3O7?=XoC5<f{lJJZgJr@ik`CsZ^hvPq-Te|JTkCH@o-NaL<y}(f6M|IJYfE
z<B9E(=?obwCn&v)m*lAX&v~vmIZmpr<@}|KQI`W9WIkLn;ApwCFZQ<*^V+SySTDUe
zednY|a{S}{&$q4(>|-{59NIR$L^XH9!xK%X6GUwH=l|_=TITTWq*2eG#qRUhTWe``
z?R{VR<itb?n+gL41r-$*Gcz;Lb(qP?%8M2+-dOQ5sdw7WtgBjcEDD(zHk7}QTNAfe
zilN~3HQk&W8yF1@4d+xh-mm>0+tSvS^!?r44<9~U$gl<V5;rEZgRWDZGDT$S<)6QQ
zKmPrGzk5N!2Dj5!TVwQ&_sLp+xacmwaL0}r<)8y?_k6kJ4cc8`y3c)2a7~SkS>BzF
zBS&1;{(koKY3rIbI%}UZH_Wg9Cz-$ZtJtg8uPwJudcXg_-M#w%wdZWu`D6}!dV0EY
zy87gk9}e@|KbY)q=U7>3`Q9WfEUe<~*6SMzAG<ZPtp75tk(oW|?yk}w$L;?yE?BIW
zaC(~Vk9WJ@S1iB3DV6(P<#X9@ALm+^U%6I&GQ}w8-X2NN!qdRm*tMnd=K1$}c%{uW
zwpLbDZ1_I;{Cs=)z`(#cm7v+LE7z|Vv$57bY!wGxnNV<T@`MQuox<uxw;n%!{PC>$
z{Rd}e8fWA^yI(hZ=FEq0x8Fau%y;${uD1p)prPVZQ?=hbe()f{XSUhe@avjWy*8G<
z4$HZ>Co)su*1DXWoDavO^FgQ7+g{_9;qpBXTMJNf>g?Ip?c2>64xBvM8JkyKZT;`>
z`})W6|9^>}I(5q8bLY_{P(!``@9X%=*Y0sOA6;c^Dg+$deVy|1)*ZW@&cMOLlkz$m
zbQ#j;=jT_?F*7q0%isUkEbrc)lfU=0wz8V#+-TT-zb-o00@VAPFn2C5!;aeDW^Vm*
zylsgeUM`>i=(4}PYw+dwi4}c)eG$7#H2?hl8yFLFX64ou>(@WO8`m#o%2odEPT<Y<
z-R19-{{H$3Di_o1*-Kj3*T(J^ldt_U@z&pir>1HbetP1`aO(DT+v;y1k9uuYX4sH$
zkcrFSrE9Hl`!e?2L*Bc%`1qdb&Ny}c{Pir$%gg<bPtgnpg>}YV(A{)C^X=w--?_);
ztlt8Tm+$Y~z5DR>>(iP0OJ9rSCxwMyy$YIMW?NqS<HN(Kw+lEy4dfG#-~apjdk#07
zgL~G_ZQ{#*p1W*hY<%&;0;{L;44})UcNRZ?bTfVa(H(`4xA5KJ=H_nRxzlp_-Zg7_
z%&+)|8_nct=aWqeuCT7GsE~N$^l)qT^@`i+=jN;ooV022Vr3^MCyTdpGhfYm@vCy?
z?Ah9LHyiUD=3Mzw&o=g_efsYC%`1M};V4WLUx^&~D1J99>xGPX$C)Y2UQ0@irrclC
zx@W7bD(4-i-1+KvzeFuJJGZY&xOC^Aqt}$D?LK_v){O6#+2zF*XUm_~u2Wekbuzw?
zJ@R$ut`C#^PR6G$+PP=y<-8=-LpQGPVPH_&D6ly0!xNv&AzBA}b$7K&OI$kf+{WU5
zr=R%0SxvXzsNH-1!{9B?hZj$#Gca)JhuBT|DrZ&F@pt#@1^15~I|jPV@qNiH4P9N<
z!v;T|O!gNL5m~ZnhBO1H63)E5Y~iX^tB$8`+qUh|WPiJZ4-Phed^S7(n?xKF!}oW0
zohvFV{N~%Oy__BJ{9rRX2Or<D)B5|@80}$Um^FL$N6>iNkq*HfRbN*fJN^IDX??@w
zV?1*Yd4CCwkMHm5;%dGl92XP>I&Nss$79l3hrJmVY}_a~zxJEtpFe*J{{AZ6d;Rw8
zxQd6Y9WF}WKHl7%&b#f+ty@toZEc|IC@*X7aS1myHC?f4)uWc_8INCGT|L91Q0dU2
zLjsbLD~<NBy!c^T|KnkM#J(EKCq+BYy}sgFQnKYz^1cEwXDtnl13L;IgYKN4`cT#3
z`1^N<`R$Jg``aum`+Y4oG*tA~ty=*B0Syx-2<-WKEqc#GRR)EL9v|NAeh;$waqYjC
z%jc*4Pm^GqIB}xXcV$&o*Ol)QudWK+b6Hb_YfbcaKI61A0g`b{B{}y0Klaxr{QB}T
zink^@GLo~^sS$M5$oqZ2*9BE@GWg6eU}S1+FyG@69=$E+;Ej#Rh41cIPW^2?)2HqI
z{{M21kM%l(GWh9rYu;Fd{dm-^|KZK%^F>(`ZES5z&#hOOCAf0_lZz@soey5VJgMoC
zm6g@xw6I~~#I&2bP74JdK745P{qXhc;>V61n=>~c{v8MB%iM<#AD%dIqQPll!fg>Q
zR!}s9df{{Q)zsWF<rX|PH_yJdChoO1C|hw<nw0v!c?;_P+k9j(XN{LlPfzEOFmQOO
z#B$i+#Oc$AUtC;VJ*WK5jg3+3*H7;3<aFziIJh%mNq`1ukb;qUhqB6xM^{z`zhRy3
z2P#$e)mRo46@7`@7o+E%ruN;Qjh#>Cgmm7DQ!Sjrpo`;<9dldyZORl8P~myJVaBv+
zVoN{gEDYeVx3^!)J>})gmmEAiAv=5CF{=Oj_s=VFvC&K(U0vNh3yrZ%#DF}|Vb!ZD
zWFqGMC93WG<YtT9){j$V4+_8F@Q^f$-N{h=prSfr_w2<BSGcY(&33w`<Nj&Cv0<?{
z!*k1tGX>_=7dZY}sC2H_&ijsnz^D7_6;J1{Oc2>SdDX>hD#xeRFH5>se&@F%^Zz%k
zPwG<>ju@49$olN~`^!Ld)3k4KFQ=Qi>6AXt&DWXu;GEgn?rQnarJc3$(<32+H@&qs
z<?mvaK7W38_Hnl9pbOm3o;@qY%W)&r(UEap{lCgLx3+RKC<t&EBpzb<@#BYsf`Edi
zrsv8qGkbga*=D(i`0f8JD4H2x_fvKGgL`Ms@;-d{@WY1>4O6Fze){yO;LQ!gDbuDg
zF)RtvoLBiwa>?@LpkCqX>lY@o^UEb%TH@*T{ne})GZNn2*(qV1#&aaeaMPwuAYI$O
zZQHa-$T;oHflgudE7yL!yS0@YRE_+uxUj(S$L;(7+GZN3A3Al4OHxu2H0|*1?d{`!
zk6*s*Og!ASu|GEUr}I>k#I!UvYinx;hwAFxmmIp1HcF(WrOm1I@!4^E=AuPPKJ#oM
zH6I*3bB5>hv$Ka!OjJ(H%IfOr;gPYgn<HDZZ_5^u#Kc5UJH4s7xwMXV@5!@gc^MfQ
z-#AR)xpSw6w)Wuzjm%%8KsBV8PQ(I{C}Bat#?sf<5}%xyn30?7T2o_V_w$MH(%<)+
zo13TFO@7CmnB}A+wt4<eAGKhvnhhH^JosC)yKP5F-Tvt4dj6|MhK7z25fXp?{(boB
zRoAg&ZZUf*1Pcob-<TZlmp?vDH~Pb~+4)&_(_>@zR0O^({GPi&@#(W?NvEc0dOfsF
z+9<&-rqi&0zkQ37;&15}JeM?dbX*Dw43d(P4C?+=^j<q`zymsJ71SJh^X>e>gN(xJ
zel4q4Yo9uOT2Nek`Int}_x4DF#=7?J-+yUS+WC3B>gwv-+CVeT5&P@*y8X4N`C;&T
z`^=e=({v&a-M*eazgDdJ`@7WJZ{EDwkabmyg_ZT-l`A4YfBx*~>2V1P5@G<2Qgw^#
zyZQL^xG{eZ3k`h;y8G|j+uMvKSJHp{_;KLuS>C5lpK@?<F)`e@b!*d49$#PI9N%^a
zg@(0jb<=lVyLN5Q>)$^f_ixO+thV&}zMPvzK69-^!@|Ne^!1Og3|@X?!{R-AY(SU3
zYiepry^UYJYE{9P7lAo9HZ<l+Ta{?o*xClh$M-)x+`c-N?c(`l=>#SQGc&U}W^IWI
z6Fs)rF<hDIq0+Q@v$2<#*OXhTLVx}2ey?7&N-HER3^djmv{EE3Ee&+Ncy~9qj;^kJ
z*>?~9joY__nk_fxMlYW-MFccIeDGkSv43Eo;H68KEZz#M`84d^Tf6@2*Tf(V5e<EP
z&_Lj<S+f+TpH9rn<Ma0Rwy?DP`YPW=ZSul}3mJWVeKRsM8=V$9WM^w1NisZ=WT>N~
z1Df+K+%efsqRlZkS6540TXCw_#cS8tR)%l|2M0??N*=s)NyyC1Y{SNl4{a?khbJd1
zOG!yxxN+meGNEnTwjDZhq{UXTq^Ri8-S#hS%a*BygoJFE?|c1x^ZNyF3y&J`WMyRq
zL`HUQ+qTW_f7};#p2G`v?wono?L>;vi4-Fa7N&2zUp{znA>H+g(M%qGIU5IGU*4$b
zXvN7V6VlSy76xz#3kyd?L>xGH@L_%0|9dxXbeuZn^=*4rS{hq%adAXs<iVpyT^CQ@
zdAv77%hlDDH7Y7fVWI~JiEt^3a3yADa%N{|-?(}6>#6*0yLN$gzhva)rS)5`U9-j@
z;Xs4k?Yi=-SFV6YaJFpSx^U}O(W0F)T&+xMYH9|?#?2cy8lE|GCLuZbaJ8V9JXb4I
zYHI46ZO#h=G-TtyT&?ua*Vfd0=-WTfrgGD{(_cP(c(7yz=u~`OgNxHwuh!0gl<VD{
z_;2!uXJ=>cD1P1-G<)YxOVHUf8}299)!E&;b<5%{BO_x}F2Adipj)5JNl&-+>({$`
zdUCSyKKi#jd-*!?uZ{Paee_~>9N6~s>C=tJh3|T*2#JV^ZR+ps>3Q(_b+@p(U%@qJ
zMl~E&K}q1`i!16D$#MAh8kDT#UcOi1+xOq{pU>Mmyl6kwx<!EDp8u|g$ENA*y|#X3
z_3lrGe@|Z&m{pJ+bjMkylG&&2+_Qap3@gs(yZzhAzURE;skv`=N^CzT{q6ADDYwqf
z^)bwP8}P&4w#C@rH%&RH>`CFR-?MgZ){HrJ>!V$HdAgm*r+b`rFa2K?&0a7;Ga=>9
zZ_|Leee(8vD?_*zEbhw#mB{DM&opLtS}5@L?c0pJykjeamv6|qX|(p*$HV;g3-<0+
zR!~<`Vv4W(sS2uN?amwU?ECvI8r0U{x%|=c|DVt2e|$QvA9}46bbsQHXS4GI0s}$U
zZ-aVuii(PJe%IRneq+2QZm(2eU?4-otXWc^NqSI=Z%Y;LsuNF()<kS{(%hq>qQX-B
z?af0L_ne!XSf$PLj!e^yW+=H*vo>lgmwDcuhTYcn75=5ATZ3jC?hsTKkeBCAe}4b)
zTu>wX!i4}9R@R5T=Jyyb1hQ|)zOJ`p=gyaZrLM1w?cSPwo$1Ajm2ay2fBk;He|?C{
zdavkcY0yr8kvJhaxxTs9<wfsS-`kYReQkYwf9~yVjG!ju#+;i*clJ~Y>*@WueZ4*R
z&ySBe4V(-yyUTb%S0!Z6{QviTec{hfsoy>x>y`faa`}8M-^ULhHXiL3PrkM$GUr0)
z^y%Vd@9wO;z6-QY6m-)iLxZroU&6sA);Go0Wp6;;%<4J!PoCub|GoZy`+2+HJb8I}
z5&P?G=hgqKyf<scV)y=}qg|po5l7tRYg@wOYq$Dmy%7Nqmfbk++|Fm3u_G{CsFTHe
znoi&<*_qbmdS!2J9Q+w~{rdIfySqwn?5#F$=-UO_Z2jn1uk@a;XKFyR$ltz|MMOkA
z0F}$Pwq`4eb>Doht);c0;GxsEYUSytH|E|pEBk%r<c%8=r>E;5-+sT2n*lTyo0zD`
z#xJ*K8-FabkCKv7h5dis=xrLU({-Y@a9EeUd2l5WbjTE_1N`BbbiTvF0MOLN?d|!;
z=l}bnzV&ZMXXn9rw$%&_mzVh-2Ax=Aa$|$jLWT>0-j_1}{rL&H%B!KzrhV2dsjaUW
z8;sM>J$PUL-}-mOpC2DBN?r)0*MIo+dj00#m#0k=d-CiVs3CkfJic~mne6xX_m6+S
zU(dfFc>(A=SFzybeoyzvU8<IQ%^)1w`on4A2LIm&!{1z~Jn+jxLr3Sx+uPeG&YXF&
zjqyVvc#xZciHRv8Cuhx7t0h62vz=C~^_;AB@bqc#<&{6*+}%Ch_Qd;D)r_&ro7wrZ
z{?46kUB2#^^~rxppxd;IpZ8rVk6sv{U}q=SEv_FnYg(ej9P9GF%{;}$#Vu`ZSzGT-
znIhuXn5Mq(eq>bCtV=82%ql1^caMme5%#$xNrG+W%$cB}wxXh<DMBB26&DsZZr^Us
z#LQf(w=YeCZR*si8hU!5bsf@LS1#vo2DNZO-O=aI+b=G5moACEdF@);mMtbrmMmGY
zVnv5-MA-2=cVzth{0a&S4^B{YHpsbQu$Fs&c2-uw_jj>Ro<Co_XV0GF=ND*4M@Lsw
zRVis`a4@s+T*#XH>dN)&pnJSPOA{g^XP$Z~BO?R4BDtY~Vd>;&$6G_RQum7=J$lrt
zR^P_P24w8k-&2<@Q<JeS^I2Zk*4CDELf{>%N3Dm7kchbW;w4L1rcRx@V$B*CUtiwp
zjVsmr`ug6KU%v3W>)W@oCCipQ`u6s=hK9z474~XsY6WFw#}+s?8)RHi*s*)}Y9IHS
zD<&o;pke07$jCVpn%5mkGHm0M?V70UzUk$$e&trD#yN9jKx^F=EMO2772R{(<!)))
zo|0w4uXow5UcK76sL1Huy}jMX+^+tg`S`(uhQP&ciUtN39z2wN`}VDdwzjjUC#Up^
z!02f1oiXb^8l5?N_Ti&PO`XE(hi>1FUS4Ow(|qMh2xxuV&Ye5=I0`wqH@!U2$o%l}
z<K_bg4!Bzty!iI^_8hb7>gpdqe!SS@v+sS<_Xj8MEqGO(*-?Dt)vGMfr1MH&4Uwd$
zr>5rY+N@aOJO7=E0LO#ZuUCKFR8w1P37P;ZD)MJki=Eul*mwQqlP4_h?(QL>p^Ptn
zoJ~tl*N(M#J!R(1l_eK5PfSo0=sx<UUas`g6N_E@LBosr9!vJUdGp2~|DH{={&ei!
zez|g9*I&GO&jjrlmR-A3{ggYYetoy*{=n{Qv&?4P)V?0Y^Zqcy<ZWt}a(7lWXA6`&
zJZ5CH`L55^&?x+a-Ts{YcZQxt<<1r&MQk76-#a?leFyW))><neCByCWo?W{C{(E=9
zght^vjH26DKcD-UPwa<9&<RPCY1<B^dEDm>DF5)l@!R`z8z!xjk(D(peB=_dv#51$
z+--)*-@cV`urPrJ!a&1r%k>-;1Ri|79`9aLW22<3%vi#+Ktf!+{paWBpY<*uJH{5h
zJ+HO5mlt%xMA6-8)27|nU9R88E8TYLlo!K+eYL-N#1cMT_P5vM4YDYF<TA&yxNZBp
zFdebSpcM^g&Yt~vGkrcIgBIkvvZ-H}{{HsXIX8FhrC%XebxXvK%(tx;n>uysj}M3W
zK~>y~kFR*1?|#28xmk!oK}Uy2-GAN_*)ta}T@teY_e0so*B3PM#=vmu)G5&D-<w-o
zSFhi-X6n1|CEr7Wm#;i`osVI$TkoOc^7Ut|=T4m}3fdI*<JT`Iz3Iu{-`%bF`}MkE
z*_(*HzZdlH|NAx{v>dXHSGsCVedL}B!)xo~&;L`)%FZtQ^(E8qZeIS1wQECnEx&jF
z{{HrrUq64n9<P11@60?~(46A)wbENQZUoI9Cg$YyyuH1hnSqOo>%+b3_YXlE^fPMT
zzJ2@Q)2Bn7!s=6)7F$_bTPNS&S1VyxV-al*+Ct&iz{z0q_siv+2F}9<9X&lq;{Sb`
zE_Z$Yq)AOZJv`q&zPh^F^0J7y_~W_d_Y&pZU0f85j3$}egJNpy^*CooN5*|W9&s}q
z0A1+3CU$pN?%L?*)jM)-8ojx{fBxqA!Bej<&|MkQwKe<trmZsn{{8Fd?G255FCr+|
zn7{w8*m?W^HVu6j7Ja{8AD{d7(L`l;1_nn*M~m`zGHcdMaemG7wW=elzqElfK5_BJ
zjfU^}cAI|`J#DY2yzu?~{qc_tIzD|Wa&dQm{ORfGj*gB4A08eyjq|Urwk|3zE`7Cl
zVR=VoWo6V-ZBY@CjJ<vCh7XS2xg&G%;K7d0&cLkw<?rR3oSdcvUA=Vqa$v|2Uw>Y1
z?#otR*KXSuw)(wWZLRIA*RQumwQp;*o@-=m4C)<C`EhOXr%y#wrcZx-YO3}On@XcY
zhYoGw6a4w<wEo3Qi*B>7+qTUNG%>HP&MvMO<4{py;npj)^zx=%yQ;tIottC1ICy_l
zR1|0=r>Ti4W_KB{{{BCkt|cm&=iPar+ZDQe-8#PQd3O)3jo$v?@#E&o&(8|^LbhDJ
zb*t<1^Yf3dt&Nt-bzil5bzp34?~x-eKYsm6`u66gRr~EP=9-$C7S-R@IPMc)zwg(o
zTTk3(`YiigcjSWlVopxZA8)tcFPXQ0)he#g&`?m3@#oJU0YSlqQ{JsuJ!Oi>kz>cQ
z_V(svXFC@bZVWoKy0@42-~0dn{NLNz>iGKl?x^^vly`5>%D|3p7o~%Le}6Ch|F3q(
zu3bq7n^@WS?W$&^7)ef=G-<+&87DY-F1UbtA=1(lr%r8UWM+Htbb9=?th$vUT{C7#
z+}Tm+{5Ur~CPqdteqT?gu)30oiHOp~cgt--%Qw!PaY;*4D=I27;foGhYW&q$LBV19
z&-eHD_y71&@$FE7zeJm3W~Qc>w>PMP)za3cWMT1RBKOTi3AUFnU(Wevn0)NT*Qg)o
zPL}-a%k~bPF>BxR4z5-v_kOvjHSUKGAFk$My6EcX$G80K(W9=*C&-wan|B;d@=y_4
zT2}fz@NToKRsZbT+FH;Y(>7aO-CpwpOMaKHGOk%#-O#!2_%(j#($cNxj$7MS&iMwK
z=H>tm=b#dorr(nKvitp&^oi2T*Y4aS8oF{n|DiKmj8F8hJkYW9)ORjEuCkV$n>C}f
zel2rbX|uD<{J@bSh3$SPk{Tq>y!pYtU3YI-@`rsNPuhevO=`*7;Tt3uGDUySl0R;`
zm-vfcFOXw%kN?*c+v?N!>Gjq<=f5snzNl&8gzUKV<Kib4cW-n1TNiz6#kzH2tELB=
zYTRjJ<-Wl%`NfM26Em}{(Dsy+l$N)*w?E$beBSHAU8dRBHh^lKyVF)N2s2c?TDjaL
zYX8)!qSN%_&xt({7ZY2wWC=@N-krA-%$^ikO7CJ|Shj50jjh?@`4yhw@^wEH7cE|V
zv+=yLvhu`Pv$*W-?aytwc=6(!`=E8nOFSo6#eDmG-oAfx`gx`o8b$Yam9BPVXS(j1
zovkfx!BBD~>)oB5!MVC$#N%rkH>aQ9#2oVO_I7^I6$*wWFD}HrU9Y!`|3qZ);``tB
zZP*~Na^=c5kL~|`?6++bs;I04-BR4q*~xg=z@p;A1807Njhi+dVwbO3aB)lhugmkN
z)OmAqa@GnZ1jWX#{c>Xh^XjszckcA8-~Vq`ZBA}(FX-H-<G11(9U4H3BSBLJpFV$P
zEMbuVpRbU+8#L1U?@uL<j77jx6X$k5*Mb5A=|fXy&+cBfOwI4DOF)1?O-;>>`=GMw
z3fl}ByP6q)Z=XBISN#0kQ=iXA#p5@8eRl2IwHrH&m*4u(yZ_(U^`O4bg<H2kLrS0=
zFRbqOrVuo)xvBX1xwyM>@9ylJEL(Bo#0iew<?q9y+dmz*|0gJ4`$h2gJ$E;^Rd>Ug
zWcRN>+|K_xR@kTH^9{En20YD&4mtVlUcEYdzStW>p2IgCm@9I)E|~J_zg)F(qabLu
z>gVU@2Mze`D<?^uJJKm^c|W%;af*<TC>N{x6BdR!bLI$0NZhy``$m|nmFeQei=YLS
zCVcuY?fySKJ$+;K_dGwv<yN`5xl!x;{gacG`(&-#UcAVdTfdy=Fz9wR(5^T~F8kiz
z-m7gP9|{W!0_-PB&73(CH2zjyu%!FcDKF41+>e?5yaTNxJj`#epuIX@XhJpjVS|pY
zu0tD>kMn%mYhY;DxOnkm#;R-OJfcBI4Zzdjxwp4HJlM=$_4WCKgUuFYZ)RM3sJiMy
z>j_&eE^h9RkNfSFEG;7!f0*>n%iDWn?eDUs-3tAi?%au~`F^+DqW<3=$0pe=dpW`a
z0}s~8-O960HIf9~r45>8^U6GRtE;oqF(gFf(&fuv`Sf3&x_UKq^~<M4mY^k2%I<v`
zB5{Yz>vM8+zP-JjzTt7}zM#0cbHD#ye)d~ssuyU9%I@;_N}8IS=K1%Y_~u;ucEekI
zm7RU<c|rZyT`iX`1uZqx*VkuZWqrBz&buc?mhbadE$=R~735$kC@g%qB|J3rt3~|x
z#~tUoQ||r`R<gF9z1ep9$&@())6N}v@=pBruSeF7sO1T4HQ|$wD%ltR)jjcJTF4N`
zz2p0Au_Iv&cTd@TI$xL_&f>(lNBotz&4S)#MgJJ@osrq$sA}dM!Y+R0>9>CgB@7H~
zJ3jbzxlKOy|E=D0+xmz#?4S3S`#xPe!Mo)DzL%$tc(E8;3-|u#Y-wBhdWz{u-c2&T
zC9(+@u3Qlj6cpTZSvO|Kgul^B6BV?yyjFjWh>Xk(nQ*r@;ODyLi?2Wjt9kWbzI5qJ
z+_R(I;uEJ&KW<m|YUOf^^^N@=Du<5sO5Z%r)yic5|BvzeEwQgVcJF7ii)H__Zr!?P
zd)Mz-Ki9rK?q%Eu&<df$hn?TnfJ&GRiOjzv^rnNFD0?ru?!9^ImX__c<>#0m@XdJn
z{{8y0dF$r?-CO<rOH_Tlv{lK9pb!4>S9MF*_rL#VDRpXP@bW2H9P_H*S@yol1GV>_
z&CcJ{zcfe_bfM}+tLb{Ns{&<RuIGv!HqhEG>2Lqn<afD~Q`4=t#n%}ot9nl>VCsHS
zWC_}GVHdZ%Y^~eZtz~6pGt6?Oe*buNb#>Nr#)h-A%~$hIzjXcE+uJwygRblh?3m!7
z5OC|bnu<!smUW=}QQy6LcdLAo#F1p_gh}(}^|iIJ`R!J-R&>_V(RreK;oGNAuP)bp
zaSvY?b8u(zbGb6}4#rLwCC~)p<$2Sl9TU5Le@9`n`IYo*Ya+8I@0Vi@S}9Wf?Tuql
z(4>2(wY0Pj-P>EOIQ{!w&(d;FPfst+DYrmPrMx>k5;yGIv17-JFS3R%4V(-nrlyJi
z|NXUMHBL!SPyYSw?Hpn4<m6<~nlI48;#sEIA1-<8C!U>U8nGdP5!40YY+So`Eoiye
zyL)?AU(c?bac-V%cl7o=$(%}NcD^^46E^)@v2Gn7$Stw4bFY2gwrv||Hr~VE|9$H`
z+p4_#`+9AwzrB#XqB#Auprqu_6YPAkd#gmNzrVZsa`)0Mvqs_6)KpNRcu#z(mX_9r
z<l}r>6FF*6o;l;Q`pV5|)5PA~**V#_|C+m>A0H^Xf@fSiJZbjq)0xJ`#=+HwU5OH)
zC2Y^n&HeG`^ZAYG=jCK<t3)ndyl7GQhy}FX<nxJ?O>wpP5^WFfKC`m6K74DIy<oiX
z(xppxRD4_%G#j*#UN0u&!`~ENU*7x!cR|Nt#i_+Ncse^f_a|DPJ$u%x-@0EoHYR3D
zUHsgKrm;_-J=0<p;*~P#@V&Z}K^T@5(Z=%F7Q4S_t?p1hGuOxREo<SOgDXDQJ(d@^
z{QTrTZiCFVkM}=6f8~^f+p$wy6_%MD+jE)8A$#pZHkpv+KZ-;*E%vIOvrJ(b)6eH6
z@&#8egzPQ9WLI<lSMxrZ;J+6ZI={JZoPI9lz2)1yA0Hlm`1<wf-18H5-QS#jf-z(F
z{m1Lx@BPDI@pZ9w*qRF!_guThG(|73Ugi2Ws`~m~v2OqGnLLILoA-UGoIg!Bnr))T
zlA_4JuHPLsci-Q>_WdW5pKpA9>iDm|;-A0U46<nJ=JB>QUtfBDzr`5K)_twTZvTh<
zd(vTR0UD=jhihH+mH1_TVedW1t7YY1UtP_ymuPcLNm+6#b=i_73d+jPnfKnUi`~7<
zB;w~JRd17bpI=;DJoVbra}yMuH)LE?>Ycv6d(|qfrMrT1<Ic}8Oun(-bmdwjL&JmG
z>-Q{*W$$$CyyE}q#mcp7k9G>HTf8+hGxM_FwGY&$%oOHe@nT=x&%H39W1(~Vp^Fy<
z#l*xWcr9JAdbM*{m{?Tw&tMZ_A)yD49xa*@bIe^qV1@3d5DgJ8>Bskyva?S|Z&07=
zRmmTflasTBFZM;%fgdX*EsIoygoFa({#93LA2!%g@Q_JNH|j{V#;d1Kmlm(^_h&s&
zT3R~i{HZHfLSBm)czb*IF3Zl(Kd!(3&mqtEuXp9i%ga|(RUNu?3AEWPBP+|PuFme#
zrArD^y(~XZnKtdwnVH5j%=71k)xPsn5juG89A8;knLzhZ5aMc`a581Zx^-@WffG+L
zU3~H+g-6~_26U2JMeWg}NB7*eUy%I#{nMwdjm+#I3z9ZUsHv$1XoyVkS_-l$G*ooe
zs#O6&L5IG1Pd2f(i)HqiGiMHHu;j+gn+LC56H7}=6X0qU;9vm-(b~1HWo2fcK7FdF
zf3B;m`{V2N_^FpZT+!6iJ9e;{eX3tuZ%>aw*_()#*4BfE4mFkUYiMBDvSkZsoX$M|
zUP|{$Q7%@{uyAp4@mjmd{}yc65Rkf~zq6Bb&)&U;1rHoR<NtT=$Q(O%?9KN@8#e~N
ztiBjovc_|g(uIxvLEGgs^Yfqc+Q0UmHf`F5?c3X@P8B_pWa#7Td(ePKN?JNFD(aLp
z1M8oEcWb`gOgD`aKWt!8^(CX<bEBD=nS@n|#+tQj6O)pd+7cC}pAL+VKfmlunJz>9
zl)L-uL2G07?5|z$c=xl{uesUT*=Nk0>8Lez(V|66nVFehzxVh-n*K*m>+k20mY#j@
z-M)iIj~{=0sFgcwd2vZe%j(tIYu2t+6zg6XprJ6)<HDs&Or0)Gr%riYxpu87QG%n@
ziAU1NW${;YbMxf?|Nd(AEB5yGK79L@7i8D0S)h3#QBlzoXU{(6oevrvzqhyg<D+hU
zDI4Ap1%U$>FADPU@x8IzR{Z}Gc*5qCoOpP6_~L~N8P}~_C)MtCBE{&<-QD3&^FwvS
zl7D=7C}EVsp`)v-D8O;y#*L0UcVd<-U;g=@+viW81f-?AKYS?I8&@6wa+b>7lZOv4
zKK^~fo;@<|{c^6UsY|cDo_sQ8&XXwTlc!EO`TFuMzkB|?|MOHW5w1BFg-xID#_uRt
zc<lJbTLGeMpw020jY7{x$HuPxB(b5o!Sg!zjk>zJ9Ys&Mep~43`o64LT-|Y|Lr}S5
zI<rlb__DKS&u-;%f3<4u+TPFe$}W}8L@WMa+>+;?pD5fb+h@?*c1Y|>ipin69Yq@s
zO?Y|EV5@1{mUZ9X|D5I>B4WbLkX)>|<m>+X&oxYfW4GvKzr5|(aQ2OFRn0z~nbr57
zA65zacyFtz{hou9<<mt)MLW8?ljZf}_Ut(RQd}>lW6Ks323cl?>sPNHymsx{g4#`6
zx3+qyB)y(evhw8wuce?JaiE2sudlCHHZ~Tvw6vTvOEmQRw5-Rswq|?vH#aqz%)5T(
z3=e4Pw)Wumyt_`((X)d%SQ$VApT@?*3>M7tpH7}U8CbO@`|K>m(%ShwJw4z#)8|_^
zZED)T-#+jDKHde%4#jPWzwS0%yvuC<=Iz_BQS;i{+b=!dv&W{Twe_ooe_5H?@ACQ|
zcS1EaG#rwWlqOA@RPg?u?UN@@7A#ocu+lE@{=wO%S8EG?-dpwX-7jeaQ`4iMm5=kT
zU%V)I@7}#PWea|nxyRqV&m3C1!?~UB=#!I^Z{~u|DcX>C*Xmv-zr5X<e{bKt>$`9v
z;G793C+C~{Zf<T~igLHUL{4U07#kbAbzSrIu%x6#L3g{&=5O4#{`j3cG4FGEE}maJ
zd(r|YH#auWad77}PP)0dMQliDbkmG#3knH2V!dnI{Q38lBTuaATDw+vna|9oiOTMu
z#D1N8T6AYuDfjbpb06C(*wy|rY2%Z<m0UPCLg$!t{+^4;_EOT)poKM=|CzRY`Sp7J
z=WXih>W{y?ygcXI^tdX{q>Vea@4lMP!NPQAmMM4jw>N=V{{H^QHzpsiaQB*Tnmz5@
zYi=&Cpvp&|em<XHyp5HSk#UA?^|o`bUwiua@Z?u?Iw%}y;S?4S6Js+rHa_<mv?Tt_
zOyk0DZzAuRY?e09Q&3P~$jjTMdcRN7n2lRZ=f%e*i`TB@J$dqEM{n;_-9P&(J}wGN
zl;q^(+@r|Q*w{G3vUu4s*MnTGOiPz8_3-t*y5q%OYi@3Co%nq+&FuWwR%Fy(TH?84
z&6*>f!s-DbAxA3h)YaKVMMb?jTUTw_w(Zf0iOOE;?8}xdi`bSU*~TZks;sWKxY)(T
zCE-YiAZT8qy5P2C&xcdm>%Vv<7Uc(i-78^VXOnhj#=@)LLA~mgD_4H_^5sf~Ty}Q$
z*54CXt<uW5yDN0@)30q`UteGS*QUF>8#L^9PoeqGpBfQS(SvvI#xDLEyT490GBR?{
zd0q(vhT>;u0)Oug)(`>hiPPA*!G871m4T9RkKVlL*;)Mj(>`%!w;qR#42_`R;KD~o
zIQ?$8WoK)HX8m<ycWt@;>z?$xySuL^S9CTvGcz$W8)jY6n5yU#>$x=OThcPM<Bxa_
zKe!%W|8(z+q?D8v(8|G?My<sc1z&JTfo5#Z&NjC^fA#wH$JgWQkDi*Uef688Y;bTe
zs0O)uRa8$;Z%=LD(uE5fi)$`{Mj!6o2W_8H^Pksq;X=T@@1<vE7-r<;9C>+pdF6Re
zAt51ysxKK9mX?`!rnk51A6T;dZ$VX+RiB*gt@ljRM7UU!l9Mgp9y@kS!aQ%zxzoNr
zK2KOQd*$ur?%lg*rN3Ey)uAmROHWRpI#tow7}S}Ki;LUyTQl_c{&`G3yV$!+c;!BR
z{Tj+;aPq{71A8hzD+q8LFyN_9-1PcO&1uF3SKoh4<mTjb^zi7o_E}Se3$$<YyZy{J
zZ{KcAILPE&(vN*Gy<-_m!*`{33G+=Qdowhi$j{LJe}~zxq4UBKj=0Y;h4uRX9rm`R
zq@Av}U+Z+v;nsp0|K*E%qqko=d1Tf5tp7FhN)9i0Fps@Jdiy!)?fcF<ItTuj5Lg>~
zv^qWOZu$G$|0kU|;jv}=f4OtXd3k-{wUhg@8@GmNU9DOW<@-{|=i<G4eUFd#KfbWg
zxudVoEjfAdt;!Hyfz`e2{B``Xn>KE|`0HP(zP|pqeF?2jji*j|`Sr$DR9KvwXUn}{
z@v+Sd7A!bkHAC6GZ$o{*jOC>7b}#<^{{HxU{lCq({#900fu;qe_D-7zS}ah{FJa*D
zbnneo6_u468P(=8Zzz*J@}X5c?!d<6<5%?3-`?5^YL0J>+P-X8JKqawJ<#T)it6gk
zTLULfoLKR0=kpN1`1ttsUw+TEsoWIz+I-8JH9DY$M92GNlba{}YJN9=@~SGP+S0$g
zJ9h8R4qeV%@`ugpHOs44uP)rWbt?MwYVO=^J3$?_-Dh`Iebw^v_O4_vcrTT(Dd{NJ
zy$=)Cl`3(yIxUvcv*WKm@ZB%=J9|SJqgrg{rvFO(_myQ6l%}7)c<EA8TN|5*h{%I`
zd#mRh(p`}J7&KGT+jW%JRc-P^P(pv(t;g#6_bO;>LiM*Czlq`DN)tIAAMbBpzFfWR
z?X9DlU6Z_)cJ%kVySTXImrws9=<n}eQCX>}dWliCwfQb98=IX_>*iNercPBfG@N)@
zPpA{Lck<Br^XrfQJbU)+#*B-gwf&#<)C~;<y{GA1T$!&l(c`V-q|Q#xWj-^R)Ya8x
zED9Qmn<673K;zk<?LV>c)z#L^HAEQN_~rX5KR?U7TCS|D%p+yO(aiQyoju!0K>$?T
zM4f&7<Vj2Vyh=7uCp*96<l5-%CR~Shmb{!4v}!?TC+EK($L+Je*p->)+%Q-ZxtVQu
z+1sSU0Z~y=1^@n3>O^hvSe<ICQ?zr=W?u#?r@hb4&0T$UQ%_INgLm)N6$Tt%?4%M@
zA7PepLBZzxo#Gpt)A_r)yDiVh?=JIQ{C(-posythq4r&;`n&^=j&_@R`I;CRU9zZH
zW^Y~jNhSZ+((T*LLAU&vl^i~Qp1-fJ4>W+d{DQ5nF7MZ`U;BM3VuOQ)LF@E?&zU$;
z(8<|ZP)KM|=qk`Qr(1s$!pq;?dB}TRkgGLfZ&hjkLDy%`p3ShYx4U!qZe{;bV`Jlq
zGiP$j%gguvK79Pl86IJEzblz>+1c3<(b3r^xp8rFd3Sdm%``VOJh&<K^p&>m$jHdV
zo10QW9maG^u2v>bPtU*qBx3ZY7f+hTcvW1xyQ{0<$qB)w|21BKHXWVV`GASx@v+{^
zKb?YVYi-pFP8>VN23o(U>o2^D$@Yhn$GW(^tG4XlS@BV6ng9HAmg-@pjeD1WnDFlT
z)Y$W$v9Ym<$;pT1+D*;P7w_01@$TI_4IP~jF8ji=vanxvrT6#QdNHc)>gwxz#+zhf
zY<&3CRPF!EnJmGphcSkMme@;J+>^WZ?ha$j=ktZ{o!?9;f5&+2-_7pJ?>3)U>(Aul
zll$ZS&b+mm%)3$*wwRu*T+Yg1e0v|~BLg8$fnOgzwqEW$;^gylxBR02C42d+mc~UZ
z|F2&D>hJs9o9bQ{L$0l=JM=&QN0NDmto&T5mS%Q-E!((_Nv+pDe|Kx>+{Pzw*W)|e
ztnk%dP||q*y#2rdhaW$FELgdc6EvFYc>S*F7N_aExT2$@mmaTSRLj1$<{;=uk!8!&
zwrt=2Sik-!x014Q<?ENA=Good<(vEGS3Z-x_tk4@(3NY~R=thCenF}>BrI%G{p(M5
zrM%iNW8$uFd-g1?H_ku*p7mYH4VOHxA3SHx$-=bf(<$wW&u7gU8J7FcKlbwS^3ZE5
zbMNe!xOabyj@av%)tMQps;U*g-)=8_aY4~fwq@~R<))^l2d`gq=jZ3wd^)MV=X>pU
zwd(5Xj-yH6c2Ar%Dd|J00ncKQo}`ZZ4xyn_<4jlXirSVVd2MZU`?hUnWdgt7C3<LT
zYI<$GwmN+Mv)HifZ=38))+WBnZL6}q#bz_H{qaO@gOevu9-OG`z92xOg4=huaQ9JA
zyXxA}*T1X^AF<?53JC}hVB?Xvu)OxAZ}2jomxg<mXuG?+gBl#W%icCQEu8ah#-vG2
zGmX=;=61RMT0he`T}fSi`SB&L#>U2=MrG{ss*5{|pI5|#u1Pf2yCufKGQ%`m%*)$5
zFd|~bmzbz1si>%^guHWm8B#s$?CfS3Br>gw-F>W5PgmD>@q^xF%hb$L7Oyr;J|?lG
zzxL>j8xq}Ox`(c<jkdh4voB!syIHelO_(!h%@woye>LB1b8>TCBO@iVva>H<xze(2
zn^}j85@azK>$-L8ywp$S<>k#V&zI|yw?DUS>5?TI4jTWBO-_EC{BiFK{+{06jVULE
za_;V$`gvYjN{Yk6fEB#cJ^cLIeAFIq;g>XWdHiA0acG~^;w@-x%f6bO$BtW`J9iG0
zx%p(RmRvb!z>{}(*Vhwo-X|p`UAT2>Z$nN>N{gs=*n!)(cZXj;Z@{A$zwgZNJBM1i
zt9kTaW`UX%85s^SF*470wzRP9W%l{S6@OuZgTjGHs@_-HrkBjMQ&Ivo_vU=)0c{lk
zjjcIX$*F~kd+v^pVY1SjCTCYO!+g(?d-voftNXXLx3hz`hEMe>e1C7RobUx+O>=W`
zas9X_TcV?*lV4p~X{G=D%F5t5Z-3s|SzP^fPgnkbMF9?rmq(^fo!Zga`OrsNT)Z80
zUx@7f6;{XIzMQi^n}c(KOo9?*&R>LQ#=Loa<>lo|mM_;n`~3Cm)kT&yuLGCw*(0Ow
zKkrJ`ym!Bh1b-asmEKV|_xJo&OpOenJ^C`T)pC(dI2t4mf7-k}cKhAd1ET9D|LA_&
zy6n&QhU$L@S&uz)IuTV>USMIJ|IQ(UL1E>zqFYj3A@^se+aKa$-6+cTdb-x)dEZ+O
zbDZT$aQ}Ca8MJ@)Q{LWRoz;=aod2uSUuLldXD53|@AzK%ZP}9bMu8&hD;+-_`1q~g
zr@=EbQ&TT?*OKc-=jPk@zj~F`+!~YNy)fXx)bO~2+j4K;Fq`Pn0$Ta>^3u{7rmz2R
zEWe)^82j`8f&0c&B&*mn7l{Z4baAX$aYOstECEx)>~Fhgy~&$&S7h>x8F$YvdzV*|
z9M)@i?8q9gCdcc2Ng~`@T6;aF-m7l^`S)Ny=k#i}WkFv)SINz9xBPz3I6dv%ot?(_
z&i_91SY(^KtLsYJ152JS*}3NRgx{B|rLU>%xpwW^j~9#kH{{+nV{mYBVY#+0wmWur
z8EC-7A$;wjkB^UkynX*)SXJ+))vLARs$Qx-`zs|W3A)<#{>PQsMQIZ~T7LbiVmM{%
zzjyuacYkdnqoYrMtuWcS{@a?(!d$H!TwFmr&x1NV_v`=LzPq=VyVIq~H2d0v&*$xr
z7oWFP->bK0(<UL%F%J8Fz0!VJmcQp?TgiP1AJ9PXEYoa@gM7)y`;IR2oxLIFrqR8v
z@8WAd9(CXsjEaf^?RuQ59nQe;^XE?uJ-x7srtkYWSeRbCc;WH-iOEMf35{pZo<(fQ
zn7D=Q%a4zb_b^O;e7xWL|F=({n)>_sH?P0fpZN9F)iVjp{(YI(P`2Sqoz3Ux=fkyP
zT<0ZAO4c0KJFsN&;^xSZlaC%hZni9bW{}==Z3*a{Ax=)tJ!Qtm#%JbO7CRg_x?*8v
zb?E$g{_^+to^IK`Z5wDNq^_>6*~Dm3-nDDjK79V{91}C=OzATJ`RhJ9^fd;=#GKKo
zlQ++k*|T@A=qqmpfrM{wZdz1)P*}cq@nYtaCr{3>C|u-~JoWgKlamFdrB8FGXliIo
z$gYm`>^^L`;KZFfGUv{ntN8IjarxdQOP1W9(2;$8U7_E!yLayz=H0PiaLCQo{rB^H
z{kO{dcUjNY)zw`R_Li5IS5Z|}R90qoxIX>)Z1eo2lao}vZ1**)Wbc<a<@(uq=E{|t
zHa0dD&!ykKeXF6V`SP=ONp-cgehmAIUrv%zQomeUr!yS*`ucihZd6oM#MZ2-cOI(V
zwXv~z@ZdqipFcHz)ipJLHgFiMT)A@M%oZsrsZ}382r+p0`=_@t?Aoy-;m?nM!sn`I
zS(R!{nlvdO>eOHUo;h=5w*HS;#Ch}PO${xrM_c{pSOh*~5YyGw1$Bt+|9oIxzIW+T
z)|W3|e)#k$D09uMkl5I>Ip*f(&$k{ucFd?*{?45{8`927olEbF&<VTUfAp`Wwl-*=
zi}9PhkB^Re{Wq94XO51o`io~TU#|SvAQ!fxW7{^f_w5^Q+=z(dkhxI$Pe@w2`)Id#
z@wVyT_w6z@F)7IVZkJYFRaL~~6BHC=Q2s8)FUasheM9FW%}1uDrhDG+b`Fh;lRG!Z
z@^Fk<{ym$W&66-1B#@Dx71P%+2tS_q%Rp{rglu2mJ~20aiN-JUpRDE#oc33x>|%9k
z81wqI`xbD%^_9JF?Q#5i+e7{KC+F^ZDUqT4Blh3d%}+hIp4b`D)LH)^&Rq9`P{On0
z_bj#rY&GC6T~QTrK1ZB`b;CE~Pz|4!FS<51bBcA}yt%pgsg_KBM#h0&X>*1W(TDCX
zE)UH2|Li?>?B;Y?>#~AF-f8FNbpHMQo&SaDqOh>AOPxzruUhqF)|TzdKYc1Xmz$lP
z{j4f_dmg9?0$u;Z5WD_<r?C2i_wV_got;7J<~D2y*tM^>mlxD9oqc5E?N?V<Z>;*7
zwe$E&Ep2V>OkLL1%NE)Hwe{a!_V&=a*xgg)7j%JEKg^k<v-j=Or>w%l!c%`=y>`tl
zB}D~v^3#?rCMITPNvEgjf(~r~Z33P)P3+FzYH?lN{cV|R<M+$u@Bh2))c3Wk+WF;^
zetvp-X%?rjurR2Xbl&FknF*`k&N9oLWpaRp!Ec^Tr*8DN6<_VvtXVT*`gC@OuiqP{
zO}n;$)t&Kx@p&6%UW1)wZ>7Avyb_X=m1E`P<n;bp>*)BT+3!`~dw+8}|N2~um$o}!
zeS3S`u=dv%M=9QmTNajz1aIE5#pKVY)B2a5Y-}v}{Vn&I&wEhf-&^%{gU*9+^T<r!
z&dyF|8=*y+`}Xat)hjP5l3Fk^<J#Zf-z#&O8W}dHoef&Gf1<LxQM%Q1a|f4D&=S6a
zf`ohat3PZrx3#rRs}2g9bShbzXR&+#v#ndVZ(qDIu<TL3yF0s_O~rvsZcfgL|8&oP
zj);!#o~-Ww=+4gKIp0<WFE7edS5@`A%-U`g`P=op{(Kk1O-$^+tizr>duH@Ko}Zup
z*~aIEVZp(Nc@}*7{=I$X%p&`m&4+HRTD9tzO&X6Vzno1%8*d5w1zwhG=~@g+oful3
z7M^)9<KFQX3p-5Ra&vRfJ?~VybLY;CgMG}Ubqm+rQxtW$UOBC?k#YIjy?bRhZrr%1
z^z4~46%SRJSFT#c)y^-U)|SA+%Bm@AcInckL)`NOI$b~wy`aCEO;gj(a4Ec;$#ggR
zeS)GZv(K&Dw<}Lq{r7nN-~og3;`ns86{}V`IXN+{TD59PE@<<KJQL$pW}mk1TeqTQ
ztjl<0W&cQ;f_7eKURvTPA&R-Q#0iuGR~M=o$R}U<-^EoBe{j8Ep!#P+Hv`Gs12JJG
zyC+@0c2m#sWbHSV^2Opk4GydSPv8h;*<-}kw(ZY_ChPgjmA`E^DcSOA{Yp98dKS0y
z@_#r*y7R(M#yr~;@Xcj~OX2Z8*~$NG6A!U~wws9S#k}}_|LN)Ji8(nscfY;3xVYJ{
zMnp{P(c^ymY4_%t=gaBE>@avBeCO*L`JB8wx2mdLPPf1BS$FTojTx4LY1{8zKfQhX
zcF=;Qj;^jrZPPhem_W_l@9*w5@7}%JDf!}(dFO*mOShVwaE!B^ub!QqJ+m~Xd1?9t
zJ_eoWZ9ciRn_qFCI(4ex=cm+|{dKWYaY<=uZS{X1%UcvZIWd8Q<L1ud<tBSvbi^J%
zI@*0>N8#fM64CjepPhYt2Xw6dt@n$cS1(wwph5i9W${jzLo+Yjym+xNVE*x=-QtI@
zToGZoaPwy8{Q7^9yL3!VMOUs|$*}9&UC_0FY4*zQeNXPly(^uu_w~v4-;Wh*rK{YH
zOtbRxj=jCT9kepy&hB#m$KS=p#oI40_cxw?cD}uQSy`Es{NaLxq@+VNdY?Xjeya6K
z{qXUv+1G!?)cyPO^Y|mv_jZXdPTss3`SMYDLwylr!{kpZGL_vv)Q4o|<)w+O`IeTG
z!&6&Zw<td*MrK{i&O<tV@~2W*t-kogz0tL{mOgv-?4{ev?tLw5*S?W&Dk&{ZOig9w
z=H|Y4^5fd*?G}vOAXo3P)78~Iaq85o?}a>O!NI}Lrr*E4Js-3Q@o?UL39gj4!CSX(
zt<9T0d-my^?;k$~R{9*~ef@*Cgms37cbG+ZVBo|{wR}^iOc6=@{pRLo_9y>Tg*ZRE
zn-v!q-?+Uw_{neMv@;UVHma+uyRZDm*5#s<_-=mk@xG^jH>l}1IvBioE`BPZ^?yco
z_UB8dKY#i(<Mp{Ymc<tid1qy16}-5hc;)KVkJBtIEE3+`+3EFNR#fyT_p3R!)n@7&
zoP#5tH}7?}XZRv{?`E}Rb~S^M^R0;WrSI)nm>7@s$)3)9Ez9%#;lqph_PV;d{YT5E
z&9kz$1}z0KVs3i#=8b@qloiKfB}j#Y-aKYv$kU#(J8zr5-okAcE?te0T=>6xoze8C
zF*=Fco}bDv-*o-(i=Ad?QeQ2|*LAuu|Hnes-le)8zx4P^fBJe@o!R%S?wR{NDgN-6
z{-tTQSw%mt|7UEtZmg_$Mefc=TRl13D$ovV?|l9EeKGHHU6lmI^kOvj%F4=~o&6_Y
z;m?o9{c~Q|+5dbZJoEaStf2RthxB82seIp7Sy?&fz+_3|v=8f)-+w!)KL5eq@AsG)
za_;UDEi5bq^>0Dj3_wS?TwN9V<3Th3gb5QGIyyS+UhiRR);b>?6(#lQ^XJrWrZ*-{
zp1iUAeca33*w|RmD6(#?xrqsAGeJjpck{k|c8eA*0&SwR`TyrLXkYEK^Yi=9&Nc^)
z9G*CP7Bn}eQ!Fp#@%HUo4u1aW_v(JVTy9wS=!m0C;QeL3v)SU~<6pj=F+(C|M}gzo
z?+Z^=Klu0e_lgxOCfvO40P5v#PV4>h&ENj7%HQ8dI)yLoZ*Fc*y|$3?&v8ZV{Rulb
zxVRo&k^MgJ%5<B!w%CTwojWa?nwt$%Pl^2a{rm9g)7;8#JrgXGjW3vH7pJ7CtdH=V
z3pxlRc)6e9bXHbYMFj<i-0xR!+~`=dMrY~2ui;m00_Mz}Tba9d?OF}Z#QL8qhyAOn
zs`htw?A*E2!^cNvfncUvZmw=tR#wH^RcZ#CE-9QoeR`(xlI*6bQ$;uLP1k7GVQOT!
zckkYr)QcA{f(EmMgoWFE6IvtA_+Mq+)fc(xi{62B+0Rw8Y$}bm<=yQPkFOB~-6&P5
zKK=Xq`_J!`6&F9gGfmXPa0&+tQ;)p;yq#|@E%gR%a+x?~ib>A5?u7?#+?Ww5bMOA|
zDWU?3B3!@!9QwSY>dOnk^=HqV;kkD0n%8$t?LDh@?1*@{@6)GGQ>^a4{&{%vo>{YJ
z&wQSE?AWn07r1>_tXPrICiKPbnWmGsclS(z*r1@MWy{o-{=T~9(xsrZfN5&y^rzf3
zXBT>1n#4M3Ltn1a#16>-LjllY;TIPapH(iJIaBi5`uO!<>KUd?o%-<HT<bYz-rlDf
ze;=Im_3rG_zE=+vs<*Y>JDpPd?{rmP#C!g0yXMWCH|O?VX6q{UISdb4PkO2d?R5In
z1{%D7R(<Tk1%cP1&+g5Ftp&KY_VwrQqTu=nllUa8B`Ec1T_c0=#7@3BY1;L@CGk48
zy@qw4GoEd_<=(5YC-h{@G_gR1&F3@U_cuGNn920{LAlMs>?8aA-rcJ=x_IwSsqK@q
z{lSVaANbd$J<V<UINL2VC8o>cf9KyjlDA$a9x}U`Xw)z4%l3)kz{khOErlO|u2@|7
zwwi6;mhIagAD6EWxqaiw)#6Pl6FpQmFLS>vrW0|1v&W*~LBpNN-0whZlJm|d%$Uc;
z&Al=CI3GjoSN7fI@7w0jmj@rOXHf`R568jJe|&cSK2CjoeNnmI8W$zO=VsZL4&JM>
z-?o0=FRypMUrX{GdX;T(_3Bm7!RT{d?>~I#&=oO-&Dq!WjvPPE%y6&vdn~AV4;l#z
zkFRa*7T16D=H_OLf(HzsW9cuRbP}yS%gx1Q@il&x&k>t|xVoRI=iZ9P*95Ms-EAJG
zE56`Xb;A99wYA?&B|!USU*4atAMaLLYRd57`TY86+uB=Ozus)0JzF{^w*GI-|6i}y
zR|-GmTQ=`^ZE|w*{^Mm6J&vrLZCm@x#K_3V#LUiUM_X)Y*V3h`&(6#|oc;dA3x~Ws
zy-AZMfleMtW4wBHw)w)vix+?UvZSSj#l_9d=za|7)E4{teNpfA_4WBdH>GCXZsitN
zGB5~O`#7*|&7lX27Af^e7$!BiJ6{2{meSA9o0@%>TU_tJ-Mf3wOWtZXid<-Y>((s|
zEv=wk@nL~!>FMgTX3a{-$XHRb|I@45OLx}p+$nkN*s;HP_O-uCRMgdtohNH)X?=Ly
zZ~y2}D>rBetEQ$VAuDUurx~IbZ{F-&wMuKsv}udht>e?x)y>GwZH>@r^H6Du&}nOJ
zWnHs&ZKdm)yT7a!zS<k#BX{<nVV|pxSn{ncnI1kqQ`FXc^NT7iEIfF1b$IH%`vIat
zLQPYqh=A*)sne$`+t|pcsi|H1d+5lK6ahEOJsn4r;%4~OGpdD#hVC)*_V!LwIPkb{
zYEn*8(xOWrrC)e8zx}&wLzCq%VL7>THT%CDzjR6H_O{&MjM<wu89ggJd-iPZflH~W
zw(nQXlfHH9)+eURDnguG+}txCsyR2VX~|s}u;S9clU#`znVF96?#CA_$voX`ns)7D
z*VjEaZr|qj5^#=<l?9zLYI9FYLISk+fQ^mK>wEpnORD#No2sa!9Jsf7&GY$R|5jgG
z;t4u4<2}2Pv$M0$ER)X5*Y4drw?{wnzTgvHgTkVsrp89b&+UQE&dzBkxK_`<b}ek@
z{`H`>+gDeG7OmAj-N?)y5Er*DNPbgFYU;yVTeJ6+>FVmPiQOHxuDBL6f46`t*iRQt
z1K#}d2~KB@`2Fd%wp7>bk9V(l7kxE+?3}-2{j+#^^R!mxP3KmWKeFDqQ*YWo15T@7
zZ;n^i=ZhJ0urPSN4`2KtO!ZCE58*GpGcwv1*zbP)%zb51f9jv&#Q`O&g`S?=r2gNm
z*tq3A_aDwI>nN+j_osbczFpN*wWRI&;pDl>`FAtlS1Ue!p}fU(!}?koj_=>o6(2k`
zWO#h(;!5ki6H2#9OwIfh+rDn``qqZ<yM>?MYre>tt{;-5At0H(?cc)mx65YFmOj=i
zz5K#AZgIUQS42TA@cqB<zQ1C1?BAC?e7pDVmCen~{Ts)Bde^a#&~@w9MeHhBxh2D1
zPmiyiPxjE}^LDqNmswg`{&;TxUlVjVUoWq;nZb42@^^E#OiMe|!fBL!kj?A8)y_kQ
z4%Ka!w6C*yc5ZGrx40eyLsC)_s6t*7yL;RDx0fzm+K_%;?qx1JJNugG?S7qstK$m`
z4V|2w3%|dM&78e>u`;NOy7jL6d4rCI28OL)S8KS&f4+D9{Apvy{Is-Xr@s2Fs`&MC
z`N#SH|FE0q-C<x@vV3{+(JoPo%1=wqL|wV}@9X;d#NXfE?kIT3)YRN;dAg~oNkB%X
zXT}T(hS<{M%l+m$Wn^T`uRV7Bc<~{>n3xy~#h~WYTU#;<ii(`_^7Nvjqd)Hd|CfJr
z+F7TZ9G!-BQJtpQ*S_37uf2Xx)7t3mOfOdLuX)^S{^5Q7|LDcZ)5FjI-M4kC=+mc9
zL8mts&km2T6<zK(m+8V+JJ90bb8{?>Q?h4ud;+xxbU?FEWo2!fHyb-SIf2fjO-WDx
zd~J8tS1q?*Dc1D#f75wWLBlypN=|79pRWpC&9-Jjj>X0e8xpo@2jB5-oA>(qdSh<0
zyLazSoHp%P=IYg}4}*?>E`N8YQEFaPsrvk{Vv>?8C;raP%#^&sAY7R~|N7<2hnM-z
z1~o|2Iyf1wT)U=ZWhE89E~atvWZ|0H+J_GxF5GA^``WdzBgc;`D=RbKym_<8R%~Iw
ziYuS*R{u9QfBt{LvW|PM2lw_bT=V^Qz>@Xr_3!GZv>IKxa^(SN3rb%f=)ArMj~_Gp
z`=3`gigA`(^WD4tx7lm&x05BrlqY)3IR0VI9GSRJ%dEbL>loiik#)Z^HA|a6@_FO5
zY16d6YG?mmSaVPF^;e6!KRevstzWv7_1CXoQZJ)J=gytG$Lv}<)9bHq-naAnu2{eR
z_(JFQfXI{cbshZu`K8TrCj5-`ko)=br-$#;f9Z3kPQBWo(pa8c`)vc0M@ebv#>B&H
zfBt+ve@Q-J?b@{)LG!0Omn~vcTa&Eynq9lmp<!e4@uIpf@65{HL_8}m4YTi>)0~}|
z>8K-idh0r!S-<=z|N2$+=gVdPGxzny^kO*N-T&2Z5yD<V1kRf`wT5-?-D7Juq;Gp3
zqvKdAR&S&~t!HxU83y6)sbv=5tsBoc2)f?<F*E7r#ghibsqyjGBW^YA-fjHr&EsSD
zgEzc#F({5a!T$JS(Dk<JYNMH_cXMuKo$+a#dei-nE~RD6eExk-$&&SpOc*$R-mc&%
z{c-(;s@yqOXU^}pj!4)0Hy)32kMrnQI9HA-UbcD0_sPFyrmKZ6yQ*kvBcFWzLwx$g
zjeOVQISyW|3=f!itGuIg<6^sMGMr7$8&r96k68RqnzO8JO<9%Ltl1vc*4EP7^Y2f)
z2bvE%R6AqFjD%-rW`Y*oGCY_bU*{MYc(EaFzJ1mejhFXjWo1Dds9s%NJ@fUo>(?KD
z-~Zp1PtHc8{J-t`muaz|?_S>heqZ<H<^JBUW4GnrW=l^`2QB>FS(llq>E!HeIay-g
z&u6oZ)F-Z4v0}o%xie;TeEaszaVE#+*}c8IXU?8odVR|O_x1lLXFDC8YhC{6(o*kB
zR-1IAw;ecnlGD-A@yu6lF0KtJCxy;Enecwk=e|3MLbHNmV?pb3A1v;-dvrzg)r%Jo
zK0G|Eb^YeoE1$RSum5ic+Df-=pXkGP@Aw)W6!!XAD=9I7#-q-Bef#E(g`&H<-<$)h
z*YDFR{u{j9FY)p+-!oRM)9(F_s(&9?nUS3hIu+u>=g*U`vBvEvU{q98v?zGsFyE9n
zH8u6eWBLCb%I<v(4AXR@+h)v=039rOt@{7p?}q8;WL|#WQTW&`W>*R4zJ2@7fELhf
zEO{B^XM3pn{a*7G@Bim9H8Lb7CW1OY3?*-czkdCC>3Y(?KR=7EP6O>01Rcp^WW4)a
zJ819Oja#=Kt=)d_Rq^g~=lnpMvxArU1b&=&;@QK82Y1Q}3O0(zRV+N83p$C)viRA9
zM@PFEc70o@8@(;z{k^?^ul2|6F5?Ye?iZSSA>{y1-jo?_64KJihue5ReEXKBXJ7tK
zW^;mjpr)p#QFr~Ex!_Zkz5Y&g40D`r<C&O}v3ljo#AUixmX?Wkca?6~y!o;2?$Xy{
z&r=F5Bwy5)E#P`^wQy2eUS8kX+2)5&o?LnUtBMe3QBe`7yaTOz1Rau5SGVuf_xqdw
z&zK=m^Y7>LANT+NYya}4WM^}Pm9=#$+lDVo%LTVCa($SZnyR6%KmFc2S-p$9_dhIo
zvt`4E1JBOR{;fM<s)q{b482Zab@0hqPfkwO(9n=r5XdLrwJ&^kaB;Qt8+mm$XLtAZ
zJI9$yU;J#o5TNqfLg_X8zDAkmRlk?7`Fw7nOv0xf^WrrYmv@LC;G2<Pn_g8_B_%mo
zhnJW4$G6-0GoNo&n#gh9<}*)DPEN?K{ueJY;-Wn~PBgToZK@M__2$i#e-*bTZ{2FT
zE$3zv==R}?uUErA?!Nz*4|Fc$TJ`Mt)4wX)zMi4=dUyGI`J=zG)4v|B$~oNYqIA&T
z{_l~W{d4l}-MjbU`*-=4K<rl;oOpcp&RLIzU++%a%<QvCf69rw?&n&C8UoFh=c_h7
zHo2-Mc4fQR!P>3NVSg-G&)=J=ZM=ttVNu+^{%cm>SkmvxxrvqaPIqNE^ZPr?n!Y()
zw;Ad-?w+<zAUW(ta_}1&miHf6SQ=JtW(@md!WyMicXCPW1j{?&ADQh{WQFehvY2{3
zPAtB8i~P;4x{dWk?F-jtO`f~*)v0eRTTD01k5^{5wW%)GQ``TPky-km1#j-r8DEY?
z*vz+(=Q|ktyXAhE_>cehd>1E&iQ9S$9(gv4+rYByjl}Y}keLj^44_kizq~(p&ab7t
zeYK65t4`FGj^f^r@9Vx>$LZ$O*4pm-_ba=iqC!I?j;TQ1d+qAg&Q(>r&XoTB^9OXs
zooBwenOV}gIhLSZr4uJlR?c0&cJ0xBe}6xG`?hz<5|zx~kB)YK{C)p_T-yJ~$NQ)M
zn>%F+Xgc-5rKR4WWO8BG#Cgxo%vAond&LS4{r!K8p3i#u=uy&3m5Fyj>$c`vmwV-3
zzjjSYMTO=4p3i)8wpA**>sPHhG|#sB!Q;oxJw5Twi^A5&_3B1%%Xswg186VKjqUmK
zzua$^uj>ept7HY8q&Rh|=)J1fx_-X%8XFl89X<?N>v65{OU>K+Rj+kxJ{)BC@bQ^q
z{lYoc$H&LQ(YUa%5OliFG0tlzPM)0D=k4#`FTAbj?Jd(i9}aPAXlp<IA}uZ5ZJK>8
z;p8M$F56}I5<LqGUvaJ|Dl9x$|NnQqU+&|z(c3|X6|ITcDFm8kdGz>kU{qAslqn)}
z>}sW=x8*d>o;}-S56g>H`YBhn&(1RC&foWQ*_X1=P*IStzu&K)|G94EiWLW*&#&i;
zkB@)y?3veX^SnD9>GLYxbo)bPtNNaT`gAovHhd|Ih?o&m+u@=FIx{F({`0rn`N`+z
zSb`STu79>{*Dk4ce)(fZI)w!xJr7a&)*R4&u{-y67OSU!y4lyqXH)T^Vf)>OhubZG
zzc|>;E+`-XI*o8<xb~$RH#$z7@HjKqTKw`d-@_*-t6%-2(XouDu4h6UXjnCJ6N{><
zs)pvnx`~>)x~_S7dg`uzfti_^9Q^$0YW|j%mWh9VeRWn^nz>?9XouC5ZuQO@z1Uqx
ztT&2tute-AP-J0Z6w{CES-<aB*XPvbix)GC>%|=S_4PG-)ebG`7y5>W*H&CQa)f2J
zSuUsvxGrw*DV-T_R&L!Y`u*MA!+Wd0KX~$_Wu|fZH|d5;(~li<YiVy+wziIbX*cEK
z=hLn0*6Fnz+V}a;rcIlc925!-4Lx!0+_Rc}U-UMJa<vL{AH9_PETML0*tC@^H9`A!
zKr2nJuZx|Wy}zTo+c_pi#;sSXb*6E8(vuStnN4mT?_P7{jJjb#Z{PixP4oC&nP-GJ
zGOF!g^!Ic4n)3nIDyr+gl}VpSj!sTi2AxH6kH5{~`c8+42npj8{(?u39=&ws4tTEe
z%a@Rq@vbMU{I6cUdeVpC-TR23`1tcV)4%=;S2>XK<;BGr7KKXBf44g*O!!%S;IULf
z(brd@&n!2Bc9H1E*>EUhA8wp*eE!VYid$TqO15lR|M=a>3t>FJPxie2pfW-B)4>Y?
zcX~FpNJUi6{xGdK@?pcCjDK7EHnqgg?L1e;*>a2NMdS;o;|}|xc2-v#P5k3LFXr{U
zpJ!!ls>}Jl=-j-{v#aISA=N8lrk1=bPOWhF&XwkI>qvZ>$}~~4KFF*+!CU8-7K6I^
zy+<rN&-^$cop45c`ltKuE2>WH>oa`zH>D>slfQAo?uF|Xnl0P+ymj;by{GTwDTJh7
zQ+_p-Jz~Rj+s2vO=7}x)pDMF#@AKA4zpt*)&tPI{=$y=`v$sd_!Xtah&Gw%izaFki
znWuN@%ZJb;)4u)rt1n+%?7p=A_RX7$1_l8u>!#_&cCC%x?zKMAw(5&UT-8g}tv!Kq
z^XAQq*q$f*@Av)xObn+^pWc{tRVyMo`ta4OphJI8oH;Wk?)duk>-%GOmp$D3{ods4
zq%3puya#7Ni+&{}I=rXr8D6jd`E+_<OiWL|{XYqZ>!zRO>;D+q{riy&TJ*0Yws^;m
z8O3My89+y}gANLvzcsS>`8n5s0D-)_yI2`4N?(ci&9%Dv{KwigYe1__eP$Z5g4Pr=
zF){tBJ=68$u>8LU(3H9S`FXb0puWM5ojVuq+9g$4Sy=(<+ic(ew|Dd1Z*Ol01_d?U
z-CfT7Vpra;_4R+X|NXkY|InQ~GD;IUTwVWsfAQz%=Z{~n$MfGfGGqPTZ?o=z#=wO^
zqf67LPrr5i<FD82A75D+oROXF92_hRDhxqK`59do?{twcOk%OIwKdGYX9GG^Gc7GG
zOY$`6fZ;oPDub(jgO2o6pI^fyE-pT0+B7A5d->|`?~Zco?_pp79W<*Kw?~6_!Hxa(
z_MlY1W7n=jSFVW6oH<iNPjA|{?HL!9Dypj=gAN@p*Wu&iyKwpP<bC_Uzq#2AI_~s-
z?RQzw+T=@*W42@nf);Wt^`7qK911!QUr?~Iqobp4`}eP3kIpnspCP=M>A>&z`};R-
z0&VV>cL+cG6V#wBzh5gpZQ8U8*RDOY(Z35y1^WB{1hu*^tCN$H`|$ny@w>arFJ8FN
z0P1u$Oq?h<O(#;R+`g`^4m8a6>+9>l@Njm9j;=1JkPwkGXU>44=*8>Ti??hM;g`32
za)lq%D7Gkk)KVpX<Nx!wZ+mANr$74i^fW`mp+inSb1Ve)^z;l23>?bJ%s_`EMn<0G
zOpr88VmUX*viZV=fS1qDHna0@sQFnWAt7<#=1s}8w6ql~Ryb5uSuH>I>g)CR<BMFo
z=beZ;@$lJ3zZ(~>T|4&W<>kUZKML<{I&;QnDYMU}&6`2oG{Ftc&CK)aeq}yebLG{d
zrAt*eXRNVzRt;$lP2k{}`%&=elqpjb6crn<zkB~)e{Sx*bLaT#>gx7f*|uei$&+W#
zR*8feN@UD`JKsUUAs|3N&1Xi#jvW?vb{4Zgefsn-XkMl}f8S5Gd-v{v)^Z$TeIqL?
zYf<!s19aKFoI1lj@z~I<+qXL_P5knc^~1%*?sHVm%zN|p?Zd~94`;uh*>^qO;Z%T%
z0Ea>5C6yn)e`{}vfAZwXg9itjKYaXn@K7svD4$uyr57(=IB1A`I+r-_2*bukyE^US
z9Kr6RUaXNTKG!O0e{mB|sjUnt<=K1LWjF8B^B)%4Y->FB>)v6m$q8@2GmElZzIChX
z{l4FPOP4O)lX~mct%_GGmxInI`}DWuf5g?`<mAO)+AS+jT0N7uC}=2-hIC6GtW|%_
ze(Tq-s+o*xe<zA2B;}o(Z^)RyKI4RyybxC_7i-CeKG!wBrTw_LxIhQp$L*drO)PAE
z9B*vw*|Sa#pm|TsUZ%fM?nbdUOu8RlWc^>Ln0NZ8qa;IsRD5q+($RI_&)LQ6C?7Z?
zC;q>pU-->M@y8Rp{M%*}7_f`~EAW5!HCx{F(Q?u28^7HtdGX@3o|~y;D#PSJwxX|@
zcGoy|vE9m8`+ik?acmO%@t0wHzN*X>y7R-pHO)S?)6~Ou8h`)SKd&A3n)e^OdzU|O
zT7>fT872=8{?m!*F?Bj{Iyq&X@&%!Umi>|s?$<Z&bMR)!w!f?>pYTW`Y30U!#zsa3
z@9(Yu{eDyG=_%`OzT~ri$p=0;R?fC+$+Xv9Pq*gZw|nyR>BC=NUtijG=~B?W((}d7
z&m9G|Klu6iYd)VfFJhgsCVsyhsCTzz#=eCM8LzL4b@uk|J~OMW-|iPjTwL6b%k%#o
znQ5_U)vB)T>(;H)10Br!=kNRa_ur$!7Y1}pR`&<3iMjNAw|#1As)n|<b54#9c$Db!
zGT$4!%h%s}WeD2)A!}Wh@ci7|OWWGo*zWAFkFNrq<17wZ!L}j$x?YdGy&Px(lZgTo
z!}IrfN)tKO@A<@aum1mE#nAQz%a^x<jw${1YBlHztz+-hH8eN`1qCB^7A=jL9JX!C
z76o&2@tr$&f{s)ydv~W3l<ZGW(+#fFd3|l|;h&$M7k+r)m>CV)%hdPn(b4Wp43jm3
zmnEE^XM1B??(8l1b}e1X>gnk@r*7?<H6Nz$|HG=k=R;ErqoPB&?6Edp=?(e!?J}bs
z9T^`zdKAKEz}WEML4u09`eRTbdOf~gH~emYgwC;VZ*PD6^?LpHpYyI=x^!q??QhWO
zMxgz>SFc{Zl)C1Yv#qV|o^Q9ZZ){9HK4HzqnrAc93%=`_f5<u7CCcS*u{YzQ(vc%a
z9<++bJz#kn5*ljQztAC^;R@)Q^dAdE3mzO`1a<8{@4Q(3=-!MO688!Z96!#!apT4x
zZ}aOx%N)FJOG`=3Fnz^fkax$T=F>@akvJnCp1J-iypq;sIxb3r>mPW`o2)VI(W4|8
z+o~y%9GThK-5WL-^osxAv2*9cuh-+Rzo^ZawT5ZKJWa2ZADvxYk3=(Gzj~GQ?99wL
z+iq@7SGKgA8E#Yg?@#5QXXg7QH!QI)ov`)%y6EkG%Ey@^PZk|+?CawL4F`&dwEX!~
z0~+ws)a2~#?XArdmzVF~v&Saq#s<eULG9BwH>anzP4934RU^q)Rs?R?vZZC;K06*B
z9t8o83zsf6J$sgR<=VAH8#V|;Mn-!0`-lJ7SSJ76%G&zkwQI|+{Cn`|QPWiI@K1iL
zZr#3Z>3Z|<&KFyr*L{3(Q5j^ZrRC21e;*xeX20~;Db{nkKU1Rv!^Vg+)phfaFbK=a
z%7Uhpovt41m*<a<kKcNK{-Sst#)Q|`)@I4K>ufso{a3aAs>y54hlDmWr@X!I{BzIb
zt@}Axm|9v}GoRRaPCS3T@z^iM8D9@C+T*DH>e|hloyo`h41?Ef-Lhpv-QTLE&BoQI
z&z^m{_3HKOr+NMdguFkVkZ|Cizn!=DxB6cpp`n_xZW^!IjU&GwwbEPh+Fc{eo_V8w
zCg`L%B_*X9_FU&@o99Q=?^kF64UD4`6CNg9v60@%<a11Cd-}HY`TBuB>^AF9QTX8h
zZcmvqyX_6uS&Ki2?dOOKeS21R$EP%=cW+KjuvS<aUFT!jr~89dyM7jvt@qVK%%74^
z3CdOZO2sK%5K?&Z{_)J$X@6omJ}tRr_q+S2x6!e6g$)kf)x7H+yc;CtD<A)Ov|6h-
zJaqcMFAQ&cWoPWU%N+33D4A2>Z<<YB?VM%XHfDBxt~nd~`^Sfe&TAq!yH!<RUgoRy
z^?SShpGIMe2@@wC<TT*q<C_-8zSiUH!BwHFmwa72S<QFS&Uq6j3NBi__~TLW_=NlW
zYCSxEnr=9L<A#LyG@XN+&)c2W)QR7kC7P3)%gC_Uy?@%x?Y+IcO3KO~|9n2LtgX%M
zaQ(^RnKNg8`0{1S&b!BYr8n06Ec)}@{=cJ(3kztU&-I<4HFPg8Exoa;R68a%_IIUP
zUFp|Xp)VhQ{_vq8LdVU`t?kbBD0!<A4lyyYA8$6Ff3olVKhRCGAHIG)dR)G~CwhCH
zr~LA5+sr`QQ_J7Q%)Fg<a}(?8@b$;0$Jcdsba33+TRlB^yJgxL37yzoBA`i|+h1SR
z&a@~@nty&N^qQyC)Yihs#}aRC$vl(&=PBrvrgOh99BGk1adqv=m7K@>WSz6KwON=L
zK?6!_*64_ciJdZ4%qlH41+6KyE`OKsr{Z1u(N9lLFEus&_wV1|Z>j<uA3#S>zq+y#
zbpD?D8n^Ipaba~omx2O=^x5KZ6^z1aJ_q9e{|X1qv{%(TEffH?j<~rG7oWFf4-O7y
zh&A=Ud)~MH`n&(1=l^%9t+ib)7k5$W<h~m>ZY2Ew_ZKwMA}A-<*U`bDqNY}~ZtwML
z*N(Mt3WK%`f(~T-_U%ov>@@NC8bQ!XV$hfwXefA&g2aN?wfk~z8s*&H#>>aYSM)VA
zBjd!)?R)m@d2;LA)vHrC&s7rMZ};^|@Eie6h9CR?|F++`{e9-2A0KxVK4t?gM^kq1
zd+_Jy=RFC^{QUf&1F6p2{m$9{`|Y7t?!cHBo&~RGEb6(q*!}Ujxz;y!7OR7njC0Ne
zo!7D^a&yYQ_T1cDK}pHZ*VorSo}It%AZSn6*8|G#eMi<rZWa&|YrDBQ{d;7vsEmxx
zTG7d&{LXCWlI0VWM7Tf)^iC3bH{CR~YtO7%vpyW=w>Risx@PTK&?xs(`;hr2yu7?;
z%2K<kPhOZXeR_LO4^Q0hC7zQj*00{T&#tMtSx{8;Xr{i7j!ROK()*NrjmcZj&zdzW
z$S^@3bk5y_2Mw&;VhY;Y+?<@89=^U)BW0puV|zj8Rn0cfZ`-)BaR1-w)2Dx)^m13P
zv^ih5xc;=tJz||M0-Y`f;6qK6-@JV*YG-L~V)CTsoQav)H%TKUvF?S-m$P@e9P(t{
zvUzjzyX3w73qRSYA8uT{SXo9^c4NUqr<AlbB}2oF=l?ERwaRN(yo97A?}v<beOp`G
zI1Sg#OidM`lN-1u1hL!N+GgI$_dj>;T(iNfgQ*!ACvv8jo?FJbiODrY_HcpC`xIMo
zp-z@*)27w_`|-^piFF3({M5yZn}tmdR-KD@pI>TS{!T_;R_w(uxm{&%qjv1rkx|3L
z>>IYi<2!%&sf66s>({Rj*dWL{W5ZnQaz4<JdfzrCA6HUPNDy$__9|o=1A_vCr;B5V
z3y#*A*!uK21*Psu^B2k`8OQd_Njw@etvK)_!{k4!pJwF0YS<?Cf0o7er{A)84PIuv
zbvacp|M1p1l`ARQ^>_3CZ7q_SQ@~hU{_~)(+YImdDhK}ljok6&RP7eie^!M%zZWk~
zczJT&&K(~exi;@z-Zdp^$)E3nHiz9lO|#UOX$&mRolxxf@w!K@$^rfNDvKV3u|E5A
zS$vt^o7abaUy8Ze_4)Rr2}NHfvazj*Tc+2xfqT;af|x*ValIplTDh-YyC3Xt+q!&S
zmDjVPRP~+zAGXUsi3@jkXRrVBSpMU2`+tI<0~mF6TX*iXT(frV%-7}XwfiNF(-e%2
zg?H}UnUR&%w07;<nCrWxrKKNly&iWsd;Q+FYuCc2Oql{YNS=?6&r5W!yNgT0*;%G9
z-n=<-XJ>KYqa&O%zcTgq_JU4F%*xUNZMHew&hOpq`0w-l{}29tzaO6c@b{;ur$MEq
ziHXUA6)QNbtgJR{-`>8h?ElicX=!Pog{9l_@AplcCMF^-zIf|a(Qn_rF~{+5EPZ{A
zarTn(mzS1C>?+CJ|GKoK1auLbMd>RM7A8hMIhz~lF9K3iRkgIVK-Zg|xBoBW>FLR^
zYn|x*z18NRqqHOc&(7Z$Sn<Ybp}=hO{A16~&JK)@?q0M=NkU5M(6wt~P75dOJbR>5
z7~~C5B3rP4AvZU-pr|P6n$oVFJ0ITIm|WEB8XqqYS{4r~cwSmO;r$hG<i^J2kKb<R
zgBoRQ44~jyw1}yys%pdb?cte^%DB0?-`v>9Y+d%op}5$%tGoN+y?c6_pKY=SEgAa#
z^L6IICRWhW%R{#rV;%KR-ARw1rW4tu>OGC&#j5o>dU|b*jf`v7tPz>@rt<o_*euEZ
z-d^5sZ*Df<-CYjqR+^fc7S+o!9GIdRY>;|Ngdz4OKPxNig^L#(w{G2frpkPp`MnC~
zl^=!AR=i>MX;{~E<{qQkrnIE#u1XUXl$4mZZv7MDs;sQs(%Q=VGV)HlROHdzRU!*c
zYwdbBQ)jtnbM61;w~vl??*VOpI5}C}_&Pri&ylmU%`07x1_lOx`0!!EYn46rYp%Q8
zUEjWj|Kg`lMO+3Gn*%gJXA;E3#$LR2t7~`p`$xxmrOz}yo;6DfG(COZ{(sGWMefed
z&NJ6<oj%R29lq{Lg-7$unUc>f!b3t-e63PAxwsDXNE$ORxcA9SY-0p%7`}J!-X5oi
zhYmU2`)ljh;-q-z&YcI(p0!PzCU)fL(UW)dSFK)M_~wQo=rWL}*S~slzTdEA%M(!}
zb5qlWn>Gb4WI55e;N{~TD_3gf?|(J(%MX=_r9G$4o|WCeR34e=bM)v@t=3Z~tlrC<
za#Yw9*Z=9$Cq>&l-w9u3SFc*t_4#K;c6Rp`le|aO@6UUedV6|0=H%!U-+Xkmd#c|8
z*;k-dj43Hctm{?@C4jb{XHOQL!n9%k`D~*DEuu4wWR@&nZtVQm$H!+w$;(UX&+fEi
zYhVdDu}$urZ0B}%+e_n)Bc+|XEmnUHJ^Qwd?@4^<pI^_uJ>#?awUlS^^UtrN?u1)C
zI5nG->-){%+&tw^>!v8a_tM<tC%$;0%SJ2P$XB0cf4F?=^@iCgjVs?*9m?Fs+j6Tm
z{<Yf6DGJY%G?U8I7CvD6ZdEB;tLsyHzI$ivwVO#I_t#F!jxntFY&%}%&avf3^30zb
z&G&uW&*Ay}!L|O>d0I~2b_)IYlV-vcC&z4j{U3K-bk;3_dIf27J0I8JpC5LFU8?@9
z(V$l!GHd5f%QI)sUcI+|^5n^vZohi<>d?iDfiK^Jj^NF_tX5K1cIe0v7WY1xm&P|7
z;^XCi{rXi<P;g+5WwC-#=Z5<Kbqui&)j%5vK7S6bve^V0=eT+`^yOPurHNkWKR?bm
zKhGAF<ryB_OrQVOcn`~u(*Nbf#fMjgu72?7k<#3bKlk=lXUWgsxN)P?<Y}*8yhymR
zA}~w7edWr``K7(D(vp*zrKP2}e%BW3HvRO6r#vk!&3W0j5N~hpZQHhO*t#`z7ij4`
z=&07hkdzHJf{bcwl9XM8XTQ6*S6f%(y{C$hqK=NwLVh8pC(oZ7-ww4jILWmqBR@ZU
zm%r<a7cUHM-@bK=?a4p(;HoMsIon6ebNuGnNG5HZv9ovGI=!am=E8q}D*dW`eR=cl
z@6$E@;Uc)E*6Hs0_PKLqw`|>7`8(3hjSaM#<J#}4J1<|oO8WHVBxum-=jZ1$k4|G{
zW%cm&ZEbINpI<8~BJ$x@i<9EB^YiT$T4!zBw#~!yr)j6Ty880_hUK%(^W{KSwA{Se
z+1JMhnj(-k&wH|F^30hhcjo4=ciHv9;G%4cN#Y@vIrjB(g@uKCN<V%6JaOK<b)QbY
zoLnTcef#$3qCc4(YHDoK&dsspP@dHLbyi79iNUpyb0;P$SI&<=di3au_3Ohm7Je*D
zNKR&67|?O<oS$EHSeTfK(8&fF>r~a9tE8L`{_?p1ioHF-mt|yS6$Lmd8f_&dB?}4*
zC6@&9@<rND2oDJ<VA6~D?H?K{+SS!%@+r#P!~}FI=gyp8UtZ2INNl?G{_?S7Zo0>p
zJ$sfG68iD~;kDmCUkP`3z9Mk(gb4@!o<H5x#I$A076%m}O_O<DU0i7a8SyXAt$F`r
z7LP$@Zf>aeeP+*Vc3J`)8<LK4aV4mtcWl6UaRQ^rmtEEK8PzJMpDxg7u-{lv9n5}f
z_SD^Vzs^jvHrSAO{R_tymI);#vCE?-2A$sX{+?Bo)y0sDP0PB%O16}J+r3YVD?jYP
zjYF#iX1`4OVk3RSe`CwSxe{z<Ng1y*7jE6gdo_|*V^?tJ8snoY&Ss~4Q@$Yd;CQOx
znbfWQH*RkTS$6$l_WjQn#5S)Fy>dxZ>#x<y;PhzqceOJ+tK-uS-MP!5*PWASdXD8+
zn9_^rZU)8+5x1JUrbOB7it3xwt(uYls{YQ}t+__uC!Q+#=d!id^5+@d7cV}~KfbGJ
zS>1NgnJ*5!FF(cZFyZ*+MrQUU!p3^>`}Umo6o~{)l<^ucvaJ)Fy5imE^Y+vK?M*!`
z*1FBq-26DGBK(+ieWUN(tzInxPV*WVgdvB@#O+pUjpya%?da-C(u>}l*6Vg@fn568
zvuDp3NCXE5PfeRLUDV4s;Aq+=uKVrD8)qx22yrf2ytwjhRaMmtlgyy`x7k=&9)J$)
zzIi)2DaoMlk;}~UEB8eFZrPRYfBn*>rsihmqM{;;w=ZA5%*f6T{%L5_SyEamC?&-u
zEG!(etE6*#%sht4_kN39n5veZlCor5;kTvbi&EX(*u-=q6v7!AmM&FQ^PAIg<3<Dn
zXe8Ch$mqedXKV~F-n?<Cs<KL-eQ~k->dYt3(>+uUO;YtvNJ(kY4qx|S+VW+~vUCnS
zDYWj}y=#}z{pj*{cMeX`3>ML|xvp|8d(k<EnG==WmDJjPH*axKatsO*YHDh_Qf7a+
zaoaYtH*eooHtPBM`g-{I9QpC_v8f$fZEbBtWaPp%YkDrvn>cadm-MXISlOcD;>x#u
zeSHF4KQ+HPgVz0R-D>LPwc~%_)Jc<?b{0QhrMn{0V#Bs=X>G4VLJEXG$;!$uT)q0V
zbz1!HGT!WKYXX1o01a$EOZ%6@7#9~e!!Wt+)_Z=2Lx&Dsx#S-dBy{NT;mWt??f>t&
z^ZVKi!{iD^wYP8Ig2yo`CeE32Ca1itY}!uV*PA0_-*aEvm}oJN+r`ao(ZYp|*X0BR
z9A3W0nmq)J4!E7&c5uZ_vlE?3?K7^}Wrb)2ILnp(^j&fKy}ihywHuj_mj4u9%*%Q<
zbghTwFAh!jpOf`YFW$N?Hn)GRO{ab2?SQbEVeO|(jvjJNd6_eP#oNj?9)bTVd8*FJ
zCIzp$tQ7O{<Ht+;-FqY!e)wklns>{VEla*er(}RmybcSS_GO!q={?){-y4&UuS$(+
z5pdeYb9a@ksiu~eQ?l}Z?m25_?ui6#qt)@_=HjY)l;#lL{`>oT<L>^@zZ1l{TF)H1
z_UcvE)L&DluW8B;YdH5<MOm2{bl2>+hK7c^?gv}9ZZ#}@6%tqN?97~Zf8W|qHzK~D
zpOqUIy5`ZTXV22&0&N1%Tv-`BGckBC_q0eAA<p%_(bW%(cFV}hS|+bwwaO_eY0;hA
z?JX?@-|l-)*YlJI-N~lD;OL=4PAm0q9KQPH<>iIz*PqXxp1%J@zlTav+ZmoK&rdjP
z+`6@O?p)dRdpB+rOg}eAvPJNun%HOI{jXoYu5@HORa8`zBqzNtcDI>M_tj8UZJAe>
zmU=T!Q#!+yl9ihq`a<GXa7>KMXX8YRIfpl&(+4e@etvGQqr}+<7q49dEhJsPxBLRA
z+EMeFaUfdX(o&LN&L-gX3@$D%3;U9CV>2_ijEogAjj4y{u3oKe{G$2mo-eLS6F)Qs
zG^~64e?{Qpl)U998HB^^U-3C!+4AE@Mcf0~3!+k1pkwnS1hH@HnP9p5?}DYjZ%qFr
zxJdBXJ2#G+(5;^NCm*j&|9kc9Y;)0D+m<b3tN!+8;ypfI-qw{XSKd12X0p7T_r}`j
z?IO4S{rLF!#EBCV?uA`XSqzG0n{W54Qdl`oL~n_RkMIBe{r%@#pn0$Kb23wpeN$Pr
za^=CP+Tj&%nHoWd;b?t7Z{?_?rx&&}zH-LQnTEHyxw+Y&{9|u+QA*r5@7AqbMf>N~
z)zzIbXqquYVruvC$n~C)k&?y^?xJ>fc4wH*y}rJl|Hi-X7D5~>pr+&2@{*D-yLGkq
zEZeqiTI7*+oJ@@jjEszPw#C=|bbZIbP+MEe!p`oUFD@>wtf|Q<D=WLB?5$M#-IJ5m
zSKB>EbkPve+8cl3^7f4z4cG5o(lWQmc8>3Cv)-Hk9vozj*;5ht?z>lHq~xbhpRQP%
z@LhYp%SFjCGjnCsFY!*74`04K*?Rr@^~ZO17H943e|Y5harZQdn3R+!4KmKm%*-<%
z@=w=~5Bsra!M1JFe#SbuyR+}xx6iA;aKVqCKMij$UcC6K&@GcW8=7`iEmJL@ZIUTu
zJVnFENJv~i&L#Kl`p&mPoh`x~%R27OKk9Hj{r{(@r)M7Y?pNLz!K1FO9{2ljJHP0!
z7!MDR2dx(wVjI0`Sts$7G@LBp+M1P>HR-3Mn3NP(Z0ub|IUI>VfMJ6~cFRlo9{D$k
z0=%46XJu#SoxgZuf1&ix>p6CwEmlrCzpNUV8aRT_|5~jbzV1Q%|6kK%Zi|YGCtqCT
zdgA0s#tWgRzaC_l&q(TUVJ;~x1s${g@-287&W{fZV{ZTZ^ZERZJ(Zikd~0Im23_p1
zwSS_3)4Y^Fuht#+C@M0VG<kC6+o-6hBK8?ajvX`VUgYfTJo9Lw3+Nn%miG3=J9p09
ze&+J!;53E~r88&GR<ahfwzjTVzrKCp!iA^)em{EUiip!ffw^<%&iS@viOQK7hL1PS
z>9kc=ZkD|8==E!EW@hG{zb;(7=;+|UpwF>%<3_=a8#m6dDqVHyaq`>X+}vCbZ|}o9
z3Lj5-x7|EBIr+zrAE4t}_Wb_!@AvzUZ#JJlbm)*%?ssz;4;7)Q-zz&^npUmSira1T
zK9!rB+otME$K`8RuC%;)lVf3Rz1l>t(s!PX<i?E~Gcqz57(j=0|M~ejVoQdgkB`rX
zce~$z+xd4(=H&`S;q-HJ9*V4uj)*v+Qy|}UWovv$c=+dAS4(@$jg6f_^AEb_=Hh41
zp6w3}+_ihR^_w?uW*q-8V}^uH)fbM<>F3)PFIIkU3R)#uR%Qm;yYl5rNpD-!2`h6C
zU*A+VDGktB0iZNt+qYwfg@mM}qKe9sjemI3FJ8ay?%=?%E`I;H=xGxsFl>zI`T6<z
zYF(9vqlXSLB_Ho|_449czIWX^K6U?jM@~)Eep+RF>-O!Bm;LPxoln=))-GJWeEBxR
z?5?R(MM2w{&$|{E8}Ix7uNpLYtfr>cY_h8{H9ft(rG>>WIyYDM)TvVmsi~^D#)gIm
zn^?IEUR}{Vw`=a)xgDLIjy^s-B_$;aV%-<7Tu~|C5aB;{>QoPJ@5ftz|M-#c<;6v=
z@8)w@+1Nnm)n2cAcgGTR63pMa_`IyFLrcA<r+m9Beyw`8sKyGOYliEVE_Kzd<!|}?
z{QTmL8z)|W_xiQ=_xISx#s!>Als`N*)Yuc(xMlt)_G%56vpuq33=hSBy=5WREZFa_
z+iaBf|1kTv$@ACj(ox#~_4W0~i~H@Is;aCQK!=JSYvmT-Q2ILT%nZZk;Kw&EUTkb>
zVUe+|5&@NzeiJl>IzQYkzi+61Le=?tpR6@#StRH#3K5Y5_wUQ=@BJclZGAkyzrX*v
zuTQsb-MXXZr_r}}ce{<#&w1Pit*Uyv{r;-AQ6)|sim`2P0>7S{YklJM>EK-&-wrmj
zcXV_l=*>1rY`Wvxy_cJf@xZ-%a?0*~Az3m0t0qknlCdaY`1$jX{tc&v6T+9Q*I{R8
zkDKkHbg-3M{K>895w0IU330V<*u44i*6@%J1vNFdcXd+I((Pw??(cPWZ&-Kp`Es9`
zivsK$8yhcNy!dcy{QkPwrOyvtyg2cuoT#WO@6;FlYXo}lrJb8|lE)mh4EWyO>cZF8
zbkih)>Ou40;o-|alr_Iyy?)=JoyE^Vi~CFDx98t~#_Gw?uyt$c{@Z<0rd>Ddo}H0Q
zb6l?W;>C-EUteC%*>-z-K4`n9*Vppr=VXr@J63cn?fg93HTx9a-rmmt{QUgqEgLjm
zU0WM{NuHx>Qu_W0?5}rRym+y3#flYm+oy`IGZNusVOkTll}l-2$4(o4eSUU+xg*Qx
z*L5|s^FMlVaWUvzG|&hPXqFOmaA8!`EVskn4eKs2g(+6%<mkM5{rdOaef#$9yWha1
zt*!0%D$757UChDq`?c+-PI>)gyVI@p`&R-dC+9@TuEO8na^KwDEgl&e>9zmcCl)tQ
z8u+<OT}|!Lkxt>i^Q1v{mz<cW3_6@qSGdz<PRrAUdFSR>o+)0kYL!;a&!^Kny1O5@
zK0mp5=~CBq-!B9_eD&&7PP(ef@87=<-@hN97Jv77*r}H346%$}YyQ@MdUDe1tNEOr
zyLTJg*K>1o3knKed|n8;k{YzC>~qZdvuD@dpP+TE&>{A@%bL2j)898YH8I`UUqAnP
zUPea8&(F{K4|QN4C~Ya=Xt;2=v0zTx)&IL%1bnJ;b<}c_<Gp=2E|^ZtPDxRDKI=2+
zZfg@05jQutf|8OWI|?5^c=d`)Sy}nV&z}zu^V?6krnYnU?#GXgc1LVXI+|e1vS`WC
zZt=&Uj)~u%$mr;9(CreS1L%5sdO#C#A0Hn-eDEM+T3Q-t(V@v67X^WY$H#hi6g}li
z4+?eSP<(aq`;-&SE=m(Y3)(Ysa$0uov;@tjRDH>~aqE^5_m5qsW@e8b9&YdG?oJld
zVQN^nPH+8!m}#$GWu<-G>!IRQRJ5svf0_KUWy{W7=zgeVX(_3vr?+9#rX~l42Rhlg
zxuBi*LPA0l=FHLA+>ra~%E}EJHwK=rIMyS1SjVWpzu!GOTieOW$>L}M=!^zEJ-4zl
zGa+H&g^L$A-~aQ>T<fmA_7YVsEv}_YmvV4$B#0$nzj9^4h7AImnwlP-o(F$@eck@&
z%?*BeJD0>n#r1a&A7)NV>r!od_4+mF;z>|e*kW#K`taV~YS5t_Sv`y0``h~Z`10Gn
zy?T}P=Js~}%gg=Sckj05;pMeFef!p}fUvN(c7Ay!MMcJ{s;V1%DvRfTPfbZ_xo{z%
zrM><0w5?mWK74a?Gw2L;(5+vAi`@?1yC?VS*RMULvuDo^3=C|1^e8DMH5GJ1oui{8
z==?#U^9LS)&T>smROI63F8ut=7j!c7ym|8qN=sX}ZZ+Mkv3ItMl4D|`Vp4LlpuGI~
znDje43jg*czPYhcp!;Y>Uf#1U)2B~Qet&Q8469PDJ$v@dSkIX4bBc?D!yzk6Yt!b<
zOLNoD&vUJ;w0w4U_VwrKQQN<LD|2ymefaF`>^a{+Y2ff-=a(CKw}6gD6Bh>^PzAb5
zYwcQH8(Z6lj~*#~uLG4SDk>@l*C(d$pU^&gw)DEVy{EGG7eD8lHG8&U?XQw^;+MB=
zGkf{l)X-4S&CTt`j>5%J#};LR4kOu?BYEiX;Z!yS6Eia<ef|6f_ix%0Jz6FzyBFPa
zcDP>nY<B*>gMWU0e)#6inVa>iR;`*ae}4a!D<MmkE`4}2eSRw2oUbP3?_xk_X0BP&
zvt379n;Ue5`@=_%nEd_yZ`{6Ze7@Ss+8T5X#->e1pd}Lz54W#awd&C9{Cy{*%QY@v
zy?XT3)zu%*n%_5Q-hS%Tse&IL5+foaJnBzu+`c`%t)jH7Y|*}ba;mDTC(fUDcXMMq
zl2o|=y<m2B_L-T+?4VQ4bi4ce-Q(iq)O=^L`1|`yNJ@H64-E-XfSmvC5*#eN`Mqnm
z*h!uY$*wbJ&l=YMtC?d}+O>Vn(xt5G{_|W)N=!f-N}fDX`Mebr)vm6rT-@9f=g#dt
zbH)d>HE^<;uT)3-LL+Z)?-?^^esp>|Y0{(_2Nf4CTxeiye0Zt%^eJ2wFS)f%Ts1@%
zty$x<^ue}yHa0eGM+==51QI~EW7YgH$d4>4G6L26IuRQfrcIkRCzX|z)uQ&7$>-fI
z)24|%J2&_C``X|J&iO7%iE`$R>pst3vqop?FL}!%mG{-c*t;VFM>Ah%CSE<6;Id{%
z-<{J-n{8zlsriboU2$$w{-#vdts&dL?!T0*@#6eDj-S7O9F${|WV>_sZsGHDvVR`S
z|35H2zD{#3??exk6X(yTU#n(gV|(=T`F!vZIN`P8lCwa|0znJ#tjpgWnQ5H9M0l>5
znVHf0`PZ&rKYnVe_Qy-!`icey1q<4}ITZbS6eSaaA|pGG9dmnm|Ki1q9esUm0UDqZ
z335kbNogr)w0zn$u`5@ucm$tM5#(S2Ei<{}YQ9ETc){ukp;sTx&)c_eU&OYYnNh!_
zc%Gl1&(4sMoqhPi1%X|=b}{U-dmt?>{aaU}q_p&CkEHPxGr8>SYzqqugZSN`^tf!9
zQ+T*I8yj0jUY=WVv9bCbhwyN5p-z{VO^)&L@iBX=ri#yCWB^SQdU!MhXtd0mH?QP>
zZf@?=wee9=R!^9Hl9G~UyghjEpx0OP%u6bFb{4mbi-9sc3mco(*I6K^oIlSGI%^_z
z>(;HHQCh#bR;&{}RCK@PW@b8idvmADtZ_;Z)7RGrEi!Q~X;}CD=-1cR3;+HqWr$^+
zRaI35YE^rCbKkmsd*;!Jue91^HCS0$=iI)#P;|OpY*T<n%hIK)Jv}`NLY<(MIoGa*
znV6a`+_(`mm9^)>#Cdn_-c8KTzWrXpMM?14+1c$UPI%ngbn8|WXaqF<+?>YNR@O6T
z&w}PIb8~aIY~Kz#Ts1d07nG(;OHE(Bel1!r^v}N0q2cQ4@W-#$?{{-`ZQb(s++1r9
zUtd=b4~}EK(#P){pEY~-#3@r+;_H64e*gLG!Gi`>?`ayg>keM1-mjsh<rEkwxM<O$
zly~C2y}g$f{hl^WY-VkBMa2qTj?)JZGG4oOO+)wTe}OqOW^^1m;?m)w^y2kvV|({s
zx9Z!K`1$#B?(7f*9bYl8nin+TzK210f%ck5CnhR`7N;~eGJ;m3T)K4VkI!5E11|3F
z?4ZS;d~!A?Z01k#PywAVq`qUp@0u-(7c=MP=I%M)m$!B6*27u`%rC0s*F<eyb-rMB
zR~MIyySsP(_dh<_Sy@ie(bC2YuJayfFmP~jIr;hVUAlCs;xuSB<=dOcIkweeR#sLQ
zu3vYrt+oC9uj<pskB!^6Z;$zIKjp{o--|bG3aa{dAv!izc3s?FE#CM`*RHii=zyxA
zS+i#^ou9jxcl&41adn_evMz@O1T@^a6Jud%`SBV*A0OywGSJ;QSFVJ-<e#{y<7m>3
z9Xk%3KJEQ$Zd>bD+r^tVPnJwtzDCx%Y{goA-{P_|w}b?R&o$P@#=`M6A6eI|S(A{L
z$Jgo7v}u!3oPe+Y=Cre~%nwE>O*Huaa^Il~A_ut)UcR<TS#jdTi35w>`)8bfcXxMt
z_4juxuhd6GNT|=82OjywAUZy|9J7iju97<U@0*^`{<D&A9txQ5*k;Umy-bbwn}Hm6
z)Gntpf3C3q)4x>O?NX=qzkjbafA*_0_u1;w8wI|}Itl~?3W`qO_5SxI*R^4<U##AC
zId{%Wv&C;qB(tp_XPCRsy}0dGU+&u*VcD@+N4M&gzU*1i(ABVDjbP+qF`-R!zVp{F
zJEAhdL1Dr7=eu@1nUijLf6kmaEc)}L<>mMM{dOC4<2GmkvXZ7I=gXHbSFBst=C-(T
z{(SjAfBsz9o*&O6V<8|YD0oh9rcBC#21d}eVxUUn(Gkui%a$qG+slWBhE6z{0y^U=
zB0_?VPp0GF-`|H1A3l6jRao%u=UXWaom(FWG#|Y1q_s?GA_u?i7lB>n@AE#-c%~Dz
z|Ne^-D~+jMyN{K;zbCsn{e0Pvc=7obg-Y9UZYFL0>zC27bz4^#*N<Pn%wFDzi;Dv-
z1@4ozPTSglFu}psmp3bG&GM|MD2w~kL_|astgUb7)Q5zK96EGpmdWz{`|Wp?z3s}r
zzHa85aIL93s=jJfeS33rN#*e#$!72AdJDI0yOuTIdZFsI6<4!D!om*SzP<b6<6a3v
zCOthpi;@=siy7^z_TF3e+ow7@p{6{*wU(`!(bd(}ch|An+S-p7ocV9w*&n~Z?!?)%
zu0cVQj+QwJ1Ox?Ldi4DI-Mg}&J?&@Rtzl~cj+x)DNiND;wR-hO&^0ZJij0DSf*-zq
zZC$=xebwsK3q!OfPM@CsQL3x6^Wd7u&9`EArF+MT^V|JMDE2Z|6zT+xX@eF6ZM?O7
zVKr#0dx+N5vx>aAjwvZB^J>3E%2=22oIH6_%-Lei$8X=-X3vi9-k1ON%}wFN#KZs%
z5wY7}t7@AS%eGy6_WE_V`n(FJ+uL%Dm%TN6;@9At?B(TkE4G2N!1_+wzdt{3>?~gH
z`_OFLzU3=Jw60vaV)9GgPH7@XzwI{(P-VJg*|Mm&%dchy1_oYyQTY4&`~2(G9?`~y
zk6ccq7|Gbz?YVe;h2Qes>h|$Rjvs&g<mBYE{{LrY8jCUeG~AxApMG{0>s-Hf(Amx6
z;?7Hh9M@lW)|-C#>{;HToidD!j2t{XIbWU&c`JId_{=ilT)K4WiBqRG-H3~c$+=u>
zYG)_s+|HM~Wxn6?%|EO*h}c{bnf7esx6jGZmjVoU1Tnx?TcMc}{B?E$f{U3yUY4J{
zaOH#d8bUwIKOb_A=W}|YP@g{C>FpF3rGpz14})%LOrP$w_RRhJ^2X`sj+~ikJU5n0
z@M7(GL+u)wGq>V-^R)E!_0P<=m;d|w`}XV@XGY;GC3<>#66Sd_&(6)|UU}uCq}5!j
z(nD8P2G6$Hx3hbLdymA$CmVR(uU@$1H{UL|@c)O0hi99<U*OoR^Ul8dTh8R?Q%*mf
zVVuqv6B|3*hCShau~Ef`1f94&5{-?GXRV&erlzKrv2s~NJ3ET{ib_d!sn4$wnm2D=
zS#R}|iS7nPPdwVMC+qwB`-8N6{P-~~m#vx6($dny&kuC^=fpX4K<BG%{vb5bqeW2J
zE#cmt$_Xb^)`spnyyZx#pqN<O{eR!K^ZD<4b8D;iv3~jcPd;wbxs;a;>d(~vD$$AD
z#Io3}*U81D<!bAL#>U1M*VoHGJ3qf)Jig{)QbB_<a~Y^oJTo&nxMPayw>$emnc~Z3
z|KtY;8u_>*vhx)Mzm~qcBMI6&E+8)c{6b~^-Ce1{_MI+GH#eszpO~QNTW6;t#Cfbo
zvbkNZ>cqo^m1}datOx|%x$@`F9~q<g>fPZ#fBszP-Y=K-+t|ox4V%ne#i?F`qN1&h
z%<M^DUR(qPJ?O5>y1&0bsyMi~Hog4y;C%ZuPZc51mY|IrH~P*?KG48e@noWVPL<r6
z*3LWc8P!}cz!kf%l}b|n@pGH*buUtwwB`N%a@8!YncKPD{;n0D=QHof2O%XTrA1}u
zKE4#>GpP8G;ITAl$@1mSD?`jG<?8F}Z9W`emM}<gn0$!4#42`jf9-lsZf<8EAD&O2
zJ}n4aJ=>%`LdWg?zFNbyGZGb*m6ki4f}7cRn|ANE=99H*S+z=Q_VL!%R@2>P8zXu^
zt5XdP1wqZ^($cN5kJsv+%hC4o_MSLxTG}>y6&04)T_u^<?!@jY0Sy;=d3*bQd;a{n
zvc0|h!-o%jXPIkhae=lWf>z3W`BJj`n3syskt0WL>@5Ht^LgI(yNq7ko{r1Q{mp;I
zsZBn4VRg9vi?6@LIR9jFUS96+?&ZZbY4YUUxFvbL`}f<s^~rSp`0+zc*9No=!#qzW
zDJiMo*O$zcloSgUo?~avo_+V+S!-(2u^veYivk6Zopa{M%syWB?vCVSHD4zWkB+@d
zw@DhOoiT_LKg*lR#ldml#6;zb%l+qzajSp|a~oUR!Y3yLcZ;oYcX0t7kKvk?#oO4}
zC}CZubF5F6yZIo)R4>-4UaWiL_|47DE2^qywN8%s6{9fyv~1M${(gSY?kxHGKZ22w
zk!JmqPo{Kqb!~bbp{J(@x|-<M_xJsi)%}%pb=RK!-rLd9QTBHiYaYA7*?G3optJIC
zZcd*#X%f@kxcf_Xx+n=AI&|pGuNXa{PJ_x%DPLY*X1D+MV{vSvN9^vhqf<141q1{x
zOewm(<lJ2A<dc(BK@)Q`jnm)!niD-gM$i5Iy}gPYPP@6vBrS_n*2V43+E#ylo-ODA
zg6Kb+h3f6LoI84y6;z4}2@4l~c@dalA~pM1Wkp58rza<0+}*wX?D0!ky8l}_-C1XN
zs0eMYEiEm5`|hg~Mp|`w+wRV8?sMBn!1;d1(f@X59Bysj8KABEf1k|7y+_P%G4Gw<
z<M#i4dF$-;kN-{30u_pu{T>BJyxxh0#KrZ!d6T0d!lfa?B_b*s8Ef(E)vK;PS!*RF
zC8miJCwBDp<y~W1yl9cqlqpk8D);Et)Yb}$iCtTCyg<cKARs2DXU`rRkoKuwQ>IT}
zylK;=9K+QSI&J;^{8l9|8eY7}ICAXRq05&yhrYg=wbjGZ(=jYe43r0gRwfuoFx-io
z@$Bi-)IDiQNl6dhzrWGqHrKEH%9Rk%osjza{8Oh+P3!)7=k8rW8JV0liZ(WTeD!;@
zb#=E&cnL~KbUb+QAnkm7L`27?O`F8#+AAwF@7%dlLr142YOUGMvZX<qH8nK?a&mnq
zPI!P^arW%m$m1d`jI6AzC(fL4sjIW|^70A@4Ncu6_8v5nFn_*06Eibt&*6#{8YORT
zTwHf_M)>+T)98%%&!4wnxDc>AYu&naZh3j@ZvK1mB4c+G=c-k!3LYQhee(3_!ZmAn
zQd3h`tXX4H{pP^iqgVFr+sDDd;n2<}D<CZVc*65P@2WO!-aK*g<mO3}gr-cJ7R4+1
z>C2av>C?sc?A_aY-rK=}0d(~8!-p5&M7@g<25m>u*EerV>2Oi1sHjk|u#kw|UFNzy
z@9w*mN53<G?xBD4Cg;hsXHx6Az1MR-_*VMx`E&OA`udi(HYGJRHb+OtwPCB>79U*d
zJ-z3>^46_ek6A4ZT6yxf$M(Ft4_?2%{bJ71qenIL^vrJGU+m7mTRc8~f8AXjha;y?
zgGTJi&R&*@ul+hTa)n1mhQ_?gXEVht@AXQXPnb5X?e+Ebix(|Al%n{1?)NL8lwxHC
zx{_Q>e9>*^r9q0ewz4~S?%YxNS#65f(wo&gBXru9FINWztcXa<hYtlV?(Wu4;x1kT
zohD&!E?!w#dE)fx=Ae}>xw&g27c_KtbAtu~9zSlLFhKz186%@jk@Hzu9UbcG?1F-W
zC(fP?x-jptZH$iC;lqcS>+0%2d!b@t<{ZA~{I2HN+Ve+`vKks1^3B}8lEo2paL=Yq
zn*ss?68_W_et*s|(<iM){`G~0%!?K+5)c!+w#+`?Eam#TSPxH6!`t_l`^%r1W4YP2
zf9=(*!ne1!irKO;965Gu+l$Y^k&&H${`?WMUgx&>;L&dJiL+*LwK^q!D_#_$<?7<X
z^61ec0eSiS@((?3i#JN7UENvyJgq*DJ+D6Q%<0p{xAR~A*>dG~L0H(do7KJBx0g3J
z_JQ`3=;-8JE0n&pGI)8||H^qC=-@@&(%{#He;pKy>b0EytrVKFEYxv%-Yt1Wl`QW&
ze_{kBp7);Ec(7xZNYjVJMu*>jwx%g5DJgAQbe4Ta#G;EC0kN^YyLMT5s0i)Yx%1%J
zvuD@sf99v_y!fJoxbLZyO=dd{f)-zNP!Y0xTP4VHaEHWMLGCvzer}1<{ZeHc6B9FQ
z?}fW^U&XEO<zH_)nBWi_E8B28(MeD5oUiBF`uACHUq9%xe!gVwJ?m)a=-qm23cvmK
zh*siY0-X!BB1CKQ-@CiZk3a6Wzo%vTqQvS&$*!>4w|6Yn9_*=hiw^!jXUntVgVoDd
z{+e&>sw9|VG;^|c(H_v<9(Q(J)G=XVVB?qTIXPMVb5w>i4;%9oFV!nqrY=f?Pl_yS
zYHEJSfXXm5eACf@V@24C!02U-+oIUlb|tD^sXMVJ_Q4~~*6Im7?;OA1dv7i*C@45_
zWtn6GxDY+JJV0YZ<>$1`e?jZXKRi4<H$YJEF8{i?y<Kl_Z;#ID?(IGL<>lq~CqIaR
z!WAoCw9V(u8zxZ1t*Esse%5pJ@5G4{*T!%P-t|vPPBu(B!qJ@@zCP~gv0mwkbLQ|g
zAG~mCDw@NQxOexvG%0YL(`y15cx(ESB`R-jZa$u~fBABC(2-XiN6(y8UNlXagX!D*
z`~63bxU8<Vv9W>Pc=Y4vPe;A!&a1C3TDFYM)YMc%Lj#oh*?1%x9Gls;CVj=MH((;)
z<yLOyRsgkUu9bg#6M5yzl?CDJ<2X1u8$DDuWzO+hdg#3U|DO1|pGT8^FK}#@h;wq$
z^-~c7E%^ssmAo<exX!ngD_1%uB_%a0sxvGI(TZN=f;G56f{T80G5df#_|92UQWA6w
z!^_LdAHI9n=Qr0%(ZE1}k&*GkhYt-QTCF~6%~5MXhtz?NZVw1(ShGgw#n-Ct;$Odh
zC7qa{xb}}n$BQ~up-zLWD;h1Wt%>jN?Om~IRn{dNQBhI8bv+<Eu;Lg04l@XYy!*RH
zfg?ae<XG-huhuPFwxpeX`RY}dW%08EM~^Pu`BYHw=F;rz>moL#aQe-)YW@HBef@>3
zt!2I8T2pmHB$1*Gm3i@RGo(fNedeW0L07I`wal>tE%%>mExvH!LcZCPJ5I>u<>k#V
zNMr(C#;qN`?!l?4+8P=f4SvfvTOGT4RdnIPg`j%(s8=Ue=Ys^_`6@XIu%wGSg5q$k
zx}~M$?(+9}-)xj7a_p`C4%$2a@a4;w4W~LfWR52oELgIH#cQdMR4-f9TCsQU-c30D
z^uvb_4h{|sE=m(OpH=}y3s$^K-QYk=M@PpCyTw<tK!a#0DJh`sXsW8JWxf0y91iQ_
z_FmXuUtdvOy**$m$St_=l{lD5;nC6Ej~*pWnL5>RWr)-A%Z_Wqm>E)xB=6k0qcHiT
zfQU%Tg$n^YcJ8#?nS|9%P{Ay32}m}^Wg}SJSFNm!5zN9zT&XhzdlMA0xbdtWNW9`R
z$>mB)P`bDS9wq<X1r})S>02dzGC=&PL+l*(y}Q`h<{rB_Rq&>-QgQp0yX<+6a~0kT
z@V;Ni{NR=FlQ)|{E?U6~2|f@T3qEl&i|bNgQJ%e*zFgb3RcCHK71%0K*?x}Wg}tOB
z^K!#8;7F8H5@K;IC=<lvy6=luy*{a7@kdhY(*Nggf;yt6dOT`c(0EzE>?7xiKUNmI
zWkA87rN%Y`Gy;U0@Zr3zM!BVyMc>!CpZv+pF#YGnTAw$s+BR@@3!1(A@2D~jW{47g
zLl&J{!+qjcmgOrguQ{<?fwLdpT&ce6-~RoMVgk?J1c3r!1?Q1-dZ3d&K^!djMP1;e
z84X+d;}a@4FUGDa4lYdn8@%GAe|eea6|S!C?vDqU`6c#WTOa@a&7_WwH<PAMPcM?c
zy(M$<W^W~Si}H7KPJaG%nBU%F_mVQ#SCCR3i!C6bckHe9?;Xy)Gi^|?*e$Zi%riQ)
zZMF3D1;;nPekdvV{7umc*37L@bL{Ky?Xa!;Q=uN_?2=;N>y}(3AFLtbx28>I>84GW
zo>b~;Ccao;i#J_gIpn1$<8<y_y}_QA6@pczyqE0%Dp%S4=X`Q7aBbP0GiQ8a_EcPa
z`1#xnLuNfaJ-+$VquSgSALO_H1KPCz7<7b*u5N3HmTN_Y#iB)vK3s6-PrS3Eu%NWG
zv~1;-u5)v(+uyv&dHn4#zdaA=RCQ68vx`EsHrD^I1FaU|YGnc~{eS(HgOl@M10%CR
z{ym#7@9*EgnJTo^o5w&AlsK^CEXP%|BX@j!>*Zi@<4U}Wn6uL7jEAcjYGZX-_MTg3
zXtba2L(d!5?F%?|RQz;SDQsMD-7$J`%PtG?tCrylG<7q=VwE<s2+iDm)T}v-xq02W
zbw5>%$~%q-ect)SO5#=4?2zQzb@v)S^t@sXpPv9S<JCiM=U82nQ%WniE(Ml87Gl}E
z?dDgmCWgJcZmqj@Bq+QiHbv}q$t$VN*+FlVnj^9-XE+M*Tv(l*W4CSVaYlx!Uals`
z{L(e+mN7}r*L7ZRUzhkbs$dH<JKuw!&*zu_*yFWS$j;7=Z~k<d(+LI%e}8?A*qQ}e
zUwr1)<jIp68Kli}8rHAZ2W{^M-NilO^wYJmT9yah<!f7Xqqj+H7v*Aga(12@A!zDa
zS7#Sj{nj++{yy2#(r5EkLD!JIxnT%8<mJWX<@}&+avPJ6TP+M)^sO6j38Z^u!D{Dc
z;`s*_T)km)%vOhO@4p|e++n5Bzn0fG8GS8T{8uG!9*3Nnup{$wM>(Op8TF-wdS2(=
z9$#yG-+B3}ExYx;e|Y!e>!tm=+n)aWpnu2a+tk?4rPZ&TE6QJ{Z`=Rm4`a&T^wzsy
z85?ed_B}YruUPQF`2)xMdkOJ-cd;!M=YROjKi)Cdd58D+<<}3aE{@;)_tq()n23)P
zVoTflq8mPFo{z}!{&jotg(;do-zwd{I=*@TFLUGm1=p1_pXOZA%r~uyS-IQ%*S}PL
z6{F7u?75|ulfvz|_AYz)L87!!uIT$3*DrIfOWVo?7GJq?1$?ep&5sSff2Vq>-mCfS
z3tG%`dwc%z2M3#@cQ`Goz6@GV0XhPM!65yd%$`rDv~|nYl)k<O+6>(8wRF?UdM_`o
zWBu~|p!=Zy|GK_kVXD!z#uH*SOYs$L0!J_E2S!hM`^IRNn~K|s4Kq7te3MZr(x2VF
zleN_8$Cl>;R&|P>gv}maTlrRir%g;}i)g0{huj|nCAk=;mF??&omKMWIOME^8=2*g
zoSnbTsql;UZl>I*;HO)QS9ttpwX<!Tv9(i0k3)7hgXM0!oRWDD68ocg^cfkBKCCyF
ziYs!zSYPkp@L%)8yIc2{{W~itBh$mk%w}?9`GN%ut*x!c-p;eFcGBDa$Kw424;8+Z
z{ZVZS95YO_r+HR%dZ--w@bEBb$jQaU#bNQq2iMj{gQh?0{{2jU@wJKp)LuN+C)+*O
zx;*LCm6hkJI9%R_Wo2odn{Ut0AYoOK(JkXFz@ihqjYqyN<JUb^v2IWUmq*@CX5qqx
z40-#P@yl2=oSv>PeZ20|Np%fPP0)gr>q=h*?`GpK)0nnQRozkf#XEiaMHL}){*u@a
zW;NA)8NXzV%3aP?aPG5hSNwe1d|_~?)rLdY)Jwm+P5+sH*nC@N_nM<Y;U#mvMF03I
z)%(T&e}`4-#AfZ1o;$VD7k2+va8NPJ=9c@!A>zKxAv!dzbWg;qE<R=X%{P{520yqq
z^X@irWsVbn6K$*ZZebPZ%#pv&QvB@9!8w-2Qg1%LTD|_!-tYH}^XmV8z5e3za{umY
zuDY*3pSM4Lu$jI0wxFOO=#a0qZJMBC-a)6EnC0K&SsTVJFE9V))z#HoPpR%&K4ofT
zy?)^o^ZPZIb@n{@cwGKC===}AxmGj3*8l(ez3|f$PtcfZ__`QIh8}72bw^*T><XVz
zUxm9prnD$+cjcpOiIUQDdWZ9b%=y1ml+|uN<o)XNOEZp*-ewN39zLG%bI!q|)&jQk
z|1UZDQ1$E1_EOh7-1D8Zz85*9_AL*JaX$I8S?u-^J)@SsdDkEOIKaN_&{6FJNzwlr
z&kB5r+Wl(fN$+N(w`*dPJ94(x{jGZZecifs9v&VWq~e$uWUWdLwDC$8{P|Jn;_jY&
zeO+uvM@L3)Q0F_#rAwFUTK(Uce0)RI*R03eT$B!q$JaEj-~aDcQpHKx#csWaetv##
zSp3ZA&%f{ck55wdj@sh4sG1Yf6#&(tSg_2Q1y>imcq5lSJ<)!mM6CE8=JO{k+WlV3
zi8bf>@8h3%<mkfB+t@nK$lA_}<gWDCa`>5!w;fk(?$pE2inr|fD}Qjo)rcH!Nki!%
z{`k|(u1X~vgbEhznwe@UvD9#T-Mx!T3SD@2R(@8SG-*=L?aRx2onz+Ye&3gPxD7Ol
z;oQcPx$;xTyUNtmR9&;}Zi^2-I@+CRAkp*NEayf;E4TP9lQ^}>iO2h7BX*bNdQbHz
z@t<V1n*n?E2NGRW?fdiT<O{1;&o&8*4rM#)A1(b>+~!AOx1-Q5Db=ojznvF9HdXzZ
z_S@<BndbcS4|)4m@0!>&so37B)R_C$t0E8Eng?=1y$9Hr9k5PYaJ4Y*V(o>(LrPEN
z|7^K<>(-=mpZ_s^->{DN+sZS08ZL3OFVxz@mm4a%<lVgq?Bz}l`#V3pG~`kGxW2xB
zpVH&{6MrAZ>&BLCzM|P(@cN5iOW)7l$k{hS`}maQo&PnSP0Ot-R958g++>k{uV0?A
z>0nZHvX;?5?%Yt#m_1ChO!n!nUa<l+B;)1n4H}B`n`?FO^5x4nQ*SO^vV?`JmC0+V
zkfNeuM^{&qkJ{#JzLi&MPHtA<04*OWD>K`(XODoaEU&!0y!+JNJ9lCxzm>DCx?y_n
z=+c*sKA=@5r%yZk`u2XDW14Q~4I1g5I+eBgU<0UwsH3yyWbw-qt0l{qFJ7~TCoeDW
z#f^>0o1ZZ=tPSga^Csucu2OC}IXMn)Zf6e<kIm1vELpdX4>YsywbW_3-&_Gn$(J9J
zZ+I`itf;TgUs+lC;p<n|>+514zI*p>!_Ti(dkgF8>+4(E+pWKBeXIdW(`MhV$Jgh6
zlA3Q-ss)-@+x={Uhf3Mk?O&wKBzTVfo&g%^EPuzNudl!R+14l5)<$dS=(xDLvVzWv
zkd@^%H{YIiK6-xGYF9r$J`pa~KY#yT+?pNUE)QBnbbWn1JA;d>tK}291(#n=m_56@
zsfnqgs%qPfy{$UQ4V>^6H3nm1^VE2|n@={DiXJ_2d;7wRb#)sL>#)tpSbaKIs@^>O
zy+ezC-L0(M`?hhJm+k4kv_x6$x9L*W6(@aNKkk%&c)Qrb%Ko2PjLl!2bAo1xf?h(x
z3-ok1?6ynicwx=>ul86}?)52}1<Aj&LQ?*mFR9OD%=)x$(UU)p6)oQ#zRbD)K=7XI
zt4B5|bsyPSn)faB&Nn+c@w}kPk3^5B&$!n*yPZ3D_VMin;n!!p;g{Wg;89Gd`J{zD
zwpX7-u{1M2onG(u;ew>^yv4c~v$p>Da@l`l?rpO<w$)-)f7f4c4$(UL;^Jb^_HNK3
zokvv<&9A*EvGSQ~b#;er<);+TjjR_7tG~TDxc}eR>>1~NeSIw`EuDQiSwm0n*sjvo
zpaX(q_SM{6;;T0uw4Au&<<jY(d9m5gR?AmRnmoDr>+9>ur>E&^=<A!mo9?xAhDD)L
z*xIPpA3rK)Kg&IF_xU!}!y*m09i>2LX6^g)$s5#WUvl>NarWTlen&z3lkIAMnOI%l
zeBLfQ=F9){_5UtQ><bDGZuYnTD<W;4=i=tpc5=qOz15G;n%_S%$FewQ-Onp4gCjPl
z@q#9HW=UPXUY(Mnvdn*eALt;1*j*(XE6+VX-k<#VSTE?f^Hr->`P>4H994hI+4JR+
z_lNJ_w`cDAb^YU(%*!7>oz`b&Fp=WDwm!Z;bamLw829=0|18CHqf(0Ze)ID6J=(3m
zkAvaGrKQ|<|9&JV-=3-+4m#2x=k~U<Pijs*EwcIZ;V`I`YE}O3&I`l1iifN*d#gkl
zKHRH*zc7A(9Ye#JGd_Pl&;Ng9Tkh?EprE8T`V&1sV=LeidrjnKsk#3j9qq1oIyJoK
zw)b>B&|S;YvfGQEddb+=$sBllJ=@8t$@BNs)!`psE}sv&TYT!&sVB~zGu!s|=4STH
z%*?c6yT4y9m&I;A@b<%E&>rz)xf4BFwq{?yW$GS$Wq*I{{yJIEnKqz`qpOSSab0+L
zIB3#$b@+O>n3y?di?g>zfiC(1MgPHO_OtK8=gpf3n$@{i_d9p?p&4~QpNju^s$b8@
z@a6q|`S<&NuiN+*w3K~&p6s^#`+U7_$#>pAeAswgu9`<XeBBn!0~r?=xdv#6Ff{ni
zHdC~+l41x54Q=(EZT1kfbUG|-+Q}Jpe}5(Z{Pc8&;o*PZe{b1h0&0}s*jv5*=FiUV
z?!!&2+#eow>pSU9zin%NbKOUOT|8au6l+I^)Mu>e;fdQXeB_SgoB9W~7C^DAbn}h0
z3t1EP{p?SBs9GMpY@XY#<L8~%uiJJ*Z_*BhoJYcE*KIZJSgO}i@q<6?_SK_1cWnA6
zx%tDS-B+J1S1kQ|S>snKztO+FJiBhKV*9;a)GAa}#C`vk8){Rl6)SEmR{L#psQQ5R
zt)dT3_xAOkUAJ6o_20eAbS#UX@jQC;2(;FFj#cR?l|3vwWZjCsya?2Z+QRYo*H_T0
zI;pwA0xU9?MMr*2oi!^fShupWQtk08{Z08NW|?MRSn4glCT8a)ojoiJS=rei|9-y@
zI`9Ux)jZOpRn=%FPm==ZC|#$R7@2EpB9n!z81LAbb8>P@*i;zs$=PHCujTFR>1pv$
zG0J;?clY&WQL{nE{=c}oT0E}iqwD4mLJTWbtT<qPzowayneD;c@_U&j`#{5xKla4#
zF5_hYO+13u6fB({XT+_~*x)@~FY(=-ofU7lUYD914{51_8XoIncb_@r-4NfLR`umY
zqy3+U{43UNtGT})RDl?$ojGu0WAeu2<9yxEf4#c8`p4_||6S{1cZ05=>b=G}BkuTe
z|M_eM)(VM_j&y?3{+V@)XUve8{VaD?R~J{ZZT0tetOdVs)jpqFeqnvQea^i-H{aA;
zyLK(<_qVqd4;tAEK0Z3?)?fJUj^$&+prD|D=;-d$)6*37^!Q$1UvJK-&&aShu0Q#B
zU*fknH)mKDtA%KVHh-Qzb?VGJ((hUVOrBj@>V3@6y<g5W`}~<RM`oF3f4G@GAJpnl
zdni$UzyDp$ResBjSFf%P2VKv3N6xm&WLN3ywC^_Gib_jc4<;PAwKe<V>Tvxv@%!(+
z*%uWa-d_9rTjGTUj>k4kZ(DIS3zVQc`udLD*;x!Khr1KKuU@?hIw9fF<Hs9oe}8j(
zuB)eKHt(^uqjA<&DNwFo;Mfe>Nig|2`wrO&Uw%HH|G1G|ZbL=?&f7DM(|eBZ5Z+Pp
z=7!;ycXy?|r|X$=>oexHKR+|aQn>#2?fX)5|MTsQ%jc>8^=9*Voq6*?gP&Wk$AONn
zTo<!5>GPcwd%S}}mI1M@f?GnLb*tYt+PGS}iOnu!t8MxFs*qH3xg`t?TCQq&HQ(o5
z{nqervO?+iZM%<M6T6Tvlu{?FvrY0<*2HZuQ!})^b+*m^dj0CdW8Xqo?4A1d09W+A
zwez<x_NzRd6#ZhwP66-O-rI`GY0+=O>z<0N%2P4lJ?&M@Z70iHn?U`dKR-SmJJ1Q5
z9yLffz|hjxHtUVQr{}>AL1i5_MvG>@<%bWoa(`TI|M#R$jgpOx3^N;#Lq)}olmGtz
zd2S!EJuh}~vA2rQpKsguADyJ??Q=-h#>VE%uPhU(GxP25KT;~KW?^RsEtoj=HhOzr
z;=v}?fYn#e&ibDB``g>YEu6wW^UCY%>wRV#v4WPQG%zwNh~1C-wD$7L57(meK_!*h
z`Sk%Bp!4OWlaKWna<UW@7dN{o8NS|M_4Sn-a{{QO1Vy<33nPPqSht|Oe1GKTG*H?D
z%{Xsd@3;Ig^h~hTpHtJ*lW%NDys<gG|74xLz5S8n#}`L$&zs=2^w{60PoGwNI;jpi
z6U_Y2gZDu(F+6kq+A}XNd-!~Qy;*j7VWH#xy1#E`ZMN*{>RJ$@_3=S7|D(0r?=^+3
zHr*DvYuoA5r$7F9+`o9;x^vHxWvog#oZEOnm*6JIJb(7A?cLqo$~rn{-bjJY|49R{
z5W0TE{pz>5HkFrBs_*ToTw4^gF`|c+TMV?f#Vt2?ZQ=f<&!d(GCEnXpxnj+lEmrfL
z7J@D~ou(Vz*3`uGxUSQsX~PDCFR!oj8yXrO`^{cpt&sZf&rc5@pDjD{TAdm<Z8GYS
zHs_PC`=Q9g=G?sX{+>!<ZZRE$m+7YsLCt+mVKoJH_2WC@^`=Mf@z;&tcjr;|kG#^-
z(izs}dSUD1azFj*>hC|^BWY|<`YNQQrA6ZV{T+qO$;Wy&YBsdaYGcH*#spqh@P$NA
zxm>Z_?3jL@ib~$I?hwWW+df!zoqM+_d*7w*_P|`#4=y^Tt@VE@c4z109y~0!_13iM
z8#rfOVp{$7J6Cg9^Pd)9vD-0wm<4~-FEkJ0muLAhJL8_GfkOR%cfOUb!OI#P(|<4e
zw@uB^@S=`PGRWWF-p+Y>dZ2v*0U8tL%;|BLt2}aJ`KC=mpsNeg(v}&YGTWGQ(<tZe
zuB$tACwhE1#H|lHwWYGM(!<BcB`!{G(xgcSwZBRj4s1v~{NdH=^=4MzUtL|jG4-?<
z!+`~k&7j>x3-|1ixq9{LigoLbiO1J4+S}VF|G#u8DCf?OjW_#W_L|=_xOs1Pxqj96
zcfBnwEotX@8K&#Ug9@UBK`R;V@ag^hzW;x3^!7YOMMXx?c_>1{!V_oC?9>ciCUJai
z%ub=@{`0rJlmOis6YOsbT10l?LI5ajpE!NmIX73=M2gpMjz#0X+TXK!Dxc3SUvqBy
z^y%%PtHUI>?=E@S<UL(aQB#xie(iVJvNtyxr%Vx9vUF+Uzdt`g_tfnuP?W3xQ`r6a
z>a}Z0$9g0^{Qb?}b$53kZe(T;2nuRivP1>6+Gk-v!qG0#g3`aH5}8+5h2Ge5@{{d}
zNsk^S?fL)jH)wS-1L$lB4-XFqM@Pm_pFT~PFo9ubOy1|3vrDhPHcUAo0804`pi`GY
zyP!ftLszU@=T=#1d2MYp`%IrSnaL9;Hs<g9dF)wo&h2fynwpvn4gdcBe!TnrKIha_
z)k~Ky1whuj{`q;n-i)&o)POY0x$$6ud*<$i&h3vrJUnbs^TVL*t<m2Y&=!Q`=)dcC
z7C*mLJ7+huPaBWqr8T>9w<aCss`>l%Iz!(5-(~Ob@h%POeDx|TBs4Vf^Ru%bK7BI!
zrmv%O<k{KTYtM;GNo5J;n3lW<sQLHvIjEcC=*XxSv!kJ>hv&|YLT1pSo^O|5mVnya
zIqP<>S;OPp&Uf_Y=5)q8b$WfW)@)O~T3@}&5)l_qetK%E+Vu-Ni=Tr|{+r#uvFNGS
zpNIVQ4F?mzm(8w?Zf|O0S`ng^VIl<@cDAklX7Wv(g|Ytc>v-w8paXh9YZ42qFD>x|
zEt?Js5-NLptM%{i@6HPY5^itH{qXfGE9jV<2c7EkHfT4r<{Ssl_klX$*f9I5U@^<x
zEW3Xm<J){ItfWkwrCPj_iz#pJ&wIZ<Rz=yzML&3TopIjWs;HdHE42cz97x`MeaamF
zhF59Rj&8fK@w1{(x1h-j#g5pNw706y`J-gB^$#XAY}<52v3TpYUAwH#%(cF*vggU)
z@Ar>`ZZ~>&clYcsZ!a(B2kr2>9#?&K$NEK!nD+lXo3Fs(wEAkz_Py2LliuFidMtNm
zOkYb23+PC)*j*)tFQw(>`|s{9f4up;-Qhl2>j#e>U3&3n>C&YF-A5}xmv}!rBY9?)
z>FFIe?i@bM%q^~WWc&TPY@=tp-|x%*_PFZFME4JGHlLsM=Jc5}N48{M2Gw7n6{L=_
zv6q{QORVO4R(J*k2!PIk1+51ST6twjeo2W5XrCXauo?pc4;wRRn00pF<cSj*9R)x$
z2a2kyto6Sx&lixB<9kqc;>?P`#h^RkS=iX5j)Qu1tgO?VXMom-PCowU>Gb$nEZlc4
z?yWAb`Fb@Rw4Am%(Fk;5*u*(=a_-2P=g9~O3maB`O6fSdU$2y(i|bHy{@&KZ?fkP_
zdiMNy)V-tZ?JVAOCeT@GpjwRK0BA4`)O9*FMHAHBuc)v%)}R0P!<sK&N=~F0)qJ_=
z4odxM{_}YJ{rwpl*00wGb$R~0j{k2Ynf!jM?nDpJP}QIB`~M$Z6S>(Zt~fC<5!5}}
zmUowHqDRV||JS1P7w+1%OS1n=U1MV-Xu=kB46R}Eu^C%jU0ft?zp8h2bGubLXUi6o
z$KQ)~$`lqBp4Gjpwsh&zW6vKwpI;9;8u#Jj$IJ{LzI-_XIx0(l|DQ`KKF;U2dZ-+_
zwKZE%TDtpiJOAS|GmSxq*q+RmWUwlI)dD(9^v8#X$7+}R&v(npTIE~H-2}>G6_u5V
zx3}ej>cnF`lF2o)pxq*0ug9Bni)?&uwO2U7B>S4qk|j$Xw2H@pPVsKIef|B8!p8+)
zUIae=$<&a1yl>%}HD_MU`ThO<ar^&2{U3u)3*A`%zwXGfW3#>pcOL~^Qx0mD*W}Kz
zEN1)t?d|5Bb(>`IkI;FnUsqVhS@yZ>UGh#xg9RopGbTUN*<ZrMw)WVkkBipGtndBs
z){bMv_6xiBP5R8f#%^8p!~_F{{QGR(xp|EbKfJdVR6Hzanr-}I%L)4pCl_vgVXD=B
z?s^pH?5mjlb$55zmcNSub@~q)*8l%~-!Su%%HwZ4i=WTgcH>sijAP4uXB!kgI>L6`
z_UDty$5>zWPV`y|It_7}emq~NOVY;kM>>Tsu8+5W{B5dsxQ|oftgORrycPd`K0o^{
zen$Z#x0sGYN{UL@nux|jhn#jl`}=Hmz7G=%sNcW&z^q>}F)<qoAG;-=IMOMsK4Id-
z#LFA!RlU-Db8qi$of{AO8X6dEzFrAFmg^``@bD08ckS!;){3gCq!$+!^2${oYT^9w
z;lqX-VF3XR{&qi)?2wg_=>Z)FoR^mu_FURDO9a#<x)Zkg>W|;||KCgC{rWr0L<%$>
zynfH8F3*Ja%@tKukB-aNA1OX>o4)nDu)j^?f&~hX%aW27o&9|JY0;k#hxseMUJXCn
zRQL*X8joD{8^gzCuCA<Q@9t!NF1$7Q(xv#r>zJ6C*WL@3IeYc0C}?tI_4<8TLg#|-
z_edIFSQ~BrxGX40=u6e!tCsQ=4;VoMClYxny&+mhrStbBZhC)Vp|jcbckkc#E4%lB
z77K^{23;qh_R#71`T5%`>li>G3F<i|TU@;hTJGoCEhf3W)Jj$_Zcj$(zNe?BOYeVw
zc{#t`&nJ`F=D&7qW_vg@eV$=n{;elB&TEuNGlQ3bU>WxX3CXP3+Zye0$424vb{V4u
zdYTQ}R;}^;{K`~og~&{?+e_r^3ckL+u%t4&*?oCj*ln##|8I9q-NJinb$Y<e%*usD
z&v&kO7Q1jUr~cy2*b7tcmSo7b?TP}WtZQqd)BnUNO?<HT`@PMXciQFaGB*9~um5v+
zVd>3R4-Pi(D0w-lu=>r7ji7F<bN@%sjU1q|S?X=Ly^r(y>yMB1N}sjc=As1JI=M0b
zzTJ_dM`vyo7ZZE*cKdzMEyiMcF&RQ1E>8HRDD(JO@8Kz$!BVoq!otlD54SV#kToj$
zlJS@^=<cpk(A7#(yqP<!J5-D>fBGA#Hd%6i`0A?xT2p(kC7eAjU(eI~?E3d3=J#ua
z>+0%y`>LPKOuw+$o&WJSP$lx{QPS)_NhztWtE<Cr$LDZIZcJhYE!j?x?{sN$Y-W?(
zo_}u-s4AcR?EQ_6%FF!bW(D7$9#?fT<@fLR`?qJtR0rE1I1&}%=3Vjg>GY2;7C&o@
zD_{LTDrEK56X(z8Z`i-pV9M@ZIon$))|QqxmlYm(`#bb+_5~q+e*Q1-?%v*!`+Bbc
z!>?~|yT87^ZZ4&j^1AlbkxpSXMlJ2|buFt`XD=?*iQ9AI$KQ{Sk1xFZQcBkOTO!`^
zOlQt>dI$9M?lm?{WnHS}>bCh=UdEo)<q4ag<#~RZpmCbFso~X}(`%zn%Le(^f2mDg
z9vd&~cE0$=$Kvm~3@o3squ(eQ-(G%w#R7{xM-z|lbKX$!XPchBK7aVS7{k1Nd3(9J
zR;8OVbJoZ0HAp!j@c7%y%gb~5ObeF${r!D*j{W~XpZV<DV)VAJjQ8;9I9cZE+Il#v
z;=@7qiIXNZ<=)<wc%XqX?QLmkDX4I%`u3)C`MfGFRaMon=euCj2i)R%TXy#S;{I`d
zuJ!eddUNybZqAGhx6j`_(8%0-|8<F#&F?px)f82}SyX&j@Uc2PJRH>HTUMB~QNrKm
zV~eNkww9d?+nufU?Ah~1dkgE%ojY${S?|n#Ibi*%Q(o=YjVeAQu&}U5Y=6z}a7UZP
zvB7JpQQmd_Cz+YPwd-U{<%`S9%{e)=w6r!=<^*T0U%R$7Z1vX6Ig8(a{Ca<SQ*(1J
zR|iub`^q~jmo8hzwsPf4vtH%fo^xXvKqJeR^W)aHyDe_qy?gg&?~SwlmV=tPXTBXj
za%4gE_ji6PPE=OtfwCk9UZJ_<-Mz5eCaJAwXYF42F^GSD+S$94QvNLz`~Es)>V>No
zdIksOlr~CiYUuN`G-J5(WZ5E<pBhZR{4%!WKm3?`A#D0~r_kK{8<UUwY&+f~nSA|6
z;p1Zur^nYZ7Fatx{_^tj44cYLi%)I#{QH1oWk^@2u==)FA7AgTF09VYUF-Z@98zV0
zw&8)UTl)L!>y541;w4sdH}?B2Kb$_lwymXw<<0&5@}R8{pZ|Qh?61~nt?b^nWoO%m
z4+W3Ev$C@K)~Gzou`M@FJLBNv!?P}SHyikhfJu`lgU*ix?QYf6(=(G@zi81R6$NEG
zJGp=V{+V63&bwnV`EBy?zK0)=%jcKeSrNE6$IdNUNJb`S)7ux>(mQHvj~_ky@X5)^
z40-YKPoF+jTPXf^u7^rfe?R{eFV%)=oK2Z}?zY!UOG`bxybev(4xcb}YU`OZJ}a(f
zC0BdfeA}HJzB1&)$HF_$Eu-HD+yDJC`Qz_}&h1WGTXoHxwWcbmsIc6;d6R*m)u|CQ
z9=$eVQwOAn`F-J)D<LAHq6>HIkZ^T%)zH>Hyuh(J>aYC<nTNl=z81S|_xRDHIRU-J
zsi~=vHsX7$z7{!|!aJhKj4N>-ch~CMT+Pm!Wm@k1SenbP&@6lF%dFK=J11>Z&A;#V
z<Es?!#w%3~jqBVxXRGhaJG$!DHqcy7Zne1A{k#9){fu(<^XvQg``z8$hc92=d^LN=
z;j34#rtGfs=vWNeQ>E<I1DbFKEpIqG+kEk^UAJzm3(x>{hGKRUfObQvCBN6{+n@aP
z)m4E`7c*INUEQ-kYAbg>ZfbaESAK2B&Yg+R&&>t3%DTF`7#JiaB|#fS{(V_)pLlVR
zD`=Vh#jV-b*`8}^Xfzy5Fv$D<?(Xe%Rn_0$@lNzesp*?r_;&lUYrD3+W`DxqkeT_?
zRy2W$;orZ1#~3DC|KFy1wsPI%$&)u`U)PhdsSps?k85#Tyzy4}`s?O9-Lg}RW*&aN
z=KQtd;Qw;7r%r86pI>|JS#n6oA1RmTC#rSs9%GoS7PR^*C~ntAZ-4OW6=+=zXzawS
zzCz*n>60fNqoSm)WSN2{gSO|#gEoNd)=^SgWaciw^5(|I!#7hc&Rks`e)ikRr$sJq
zZdMDWo^LAAyL0#M`_skX6@SPP1!ixXyklo{u5m`zY}4&=YqK8gILGanF~Ngn<CRZN
z^?P?!HtM~d>le!C9GlzBsFph2@6Pw<EB8&BBs4j<zP^6<F?Ke#SvmJPr)21wnwkcz
ztgDq}XJy^`>f`MuzqwY4XJ?sKJnl8$Q1UVe)bl&GZPFwm@SMQCz16<QM8w5s=j7kp
zv(xkVG_SdvMfQ}xzh_bZ&jxfs4d_niV}G~j-347#*8cr|z5L_j{l`JKA$AI@N6mTs
zu2?`oAR(OBXeQ6RdGl7R+9fM<_15)&dtbd{Saj-?mwM=>A|_^L(85E8?dzSF264v6
z$E$~5Eoo9n`2OxL=*FWqZgIVcH^OpqeKTfA%&{&%r;_n9Zpr1B0byZjclOo%G}4RT
zcW22?6`{_>rxyKJE-Pbv8<?1=2pZFAX6Fa(aQy%K{{IhW&F?>$oxd-0qKZ=13<ZuG
z+w<k^{{Jcd^XarcC>H(g|F-Z-n}Lp$JEzy*(a{k#;b4M8Rn@MW|K8o*?X0tJzuhad
z5<Q7c?%>!!CwMb8Qe57=y0&JgDsNBzW<~KP21kR4oUC_0Gu|IM_SfFy?q2CP!WZ&|
zV)iggzbUrAm|>!JTTk!W;dq^$yZ_()ywzlDRPH9-$tR<}{>b%oa9{x48Mc1kuTv>^
zPwlJyJz?t9)JxX`&tJaFXtq|<#zqD-SO{9OyR-QDp{rl7C#X9Lfcj;ixs=Px{mr>w
zF*fYlWi>gsdVMW}+VMTrc3HD_pI<!t_TKONuI;a{fBd~kA%gdB2EUiL_s0{;{SPj>
z%bQlp{Qdp?c$cU)$fS^v5CwgGe*3>)gsn<mJUEgS-5$2O^<cu!;#qs=RQB%;zZ<{W
zO4ech^~bmK_ivqHGiBn$Mqzb7i-oIxM<*pIottl;zb$_8#f0DA-mX}i8+S-ua4V0a
zKtOPC^QTWmSFT*KcyqXEZ&r48U|d|^r%y%8@91C2GM(bJ^rMXdNB0T4n>TNY#qZv@
zaiiagV>|Qi>`44Jzv;l=O1-FNzva%QrKYD&pAL+Sy!q-sqff7~1kZ|9tBm%Y4-XCf
zSUU})4(sSR!L@hQp{&_Q&MuBD_I@%i>~_g2uhYD3VZZjCXX{J85cN+sG1K_G`(_Td
z7g?*{{Mz)*V%DLn)&jC_w)ZmZJAL{-X!={f+3_|uAYj7DGS}9x*JrDOiu~IL4<0<b
z?xb8@UEKr^m9W=4<<HKymj?|h=5aSQ%&+@(a>@C--H*DvyA?T_?#5Stf0sM;_>~EQ
z%5I>P=;-Ii7q%{@bHxgc$=^T&0$*NSOuPQ=?sJEgA-76n90h!i-T51}Xql$Aw((6q
z4vvB#Ro(O_Cnl=hep~vtJ~vla&39Hy?eA}r-)%pgPzG%P{Q3F$N6;YgpC2DTe9N<l
zcoU~Q{q)0^KVLsT&B`ri^75Y+2h*`$>E}n>i}EK~?QZzBYSpSUO^!=~Rvx|=aO(8w
zvtp&YcJ4fQ{`~o8mYX(hlB#LmQ}B@KSf6aQ|G%l#%?BHzx94rW@yE{2uAsbpd-a^9
zA0}B}$ueCRv$Kg^u3~}Z(yft8moDY=@7es_bouqyfgvGJE=axN=HoN_`S6(3(x973
z4~2_%%Iw>>ulHNF_VYz+g;*G`ua5^EHv!th5f;YgDB$yJ$8ONjFwfmxrOxl~?TuF1
zc|O5F!PHcA<;s;OPM&P^N}VO3GyU|%mBH#?-rN)}EG*=+e}47qRnT5vQ0?C8)HqA(
z^O6L9e*Tg-Hv}I(eE8z(>gloXgTGJO{l1Wqkx{L4=Gukp)`2c<IhGq9e!cn=`=)Pi
zUR_<C_8WBA@Xq3N^^nIg)6TW}sO{E2@9HhU!g%xMP0%P*T%252SJ#<)$B!f#f;vNe
zvet{dr|Z4Aw)VE|&*H|tT-@Ae&rMyvTz$`;Ju-D`=FE`+o!@b+S6V|;(~w(7u+!zk
zw{LDPE-brBUN-5)?z$1;?&-<7C2H+SyO}<0_4WVLu4ZS(RoA<zVj06KVp;8|#1K>K
z46dw8!<vG>WPScBR^FldO}|^jTX((tg_WUV-<cb>Z4#NJ@cC<A5Py8f(sc$eWOlDR
zEp}^_Q4DCAUb2;6mC(cBd4(rFTKiS9C57L<_M3&bN}^SLziaNp(sr5Mw%nYCwY({5
zX-R*6d^GFdU-mYt`E%r>6ZU4hV%>rQ0tqqJ<!^79O7O6C98GGMU2I$RX5;Y>Pp8LA
zZQs0kv+u3<b@SH6@6Qu^aq(WsiwlhF_y4m3jnSXC`^{7T^K^VbP!JP?hp#VqroC6%
zT<Ul9u5WKa<^SYTMp>(p47aZ(?te`^jAou$_O+;dJ$L47w>}xpi5@9ys$XAQ8?iCT
zb$9gh&*!Y)KRDFNeeCV`d)54>r|A|ax#qeT6l^e@4mu{<Z(ZA~>|jQ<&dyHI#lI)_
zEm)wS6S?V#;%9Xgl^L}G-H?I&oOz4?DW!R5Wo0c0Tdg?#^z4x2=&<16X5ZOnTW|ci
zyv+CTfkx)Ha^>ZhuHTiaK6h(#?eA|hYggp1d+;FP&%5&dn|IcimX>zMiR<tCvB>wK
zqPpK4hoGRK?kk`z^gi?L_Fk+D4Gq<;(u=Elsruu`k1aR;=xW;9${z2N%{F22Tp9#A
z0cYmSnHE)FG}`#(`wlj<TkC9jbZcw2hlfXo!PCv#wu!xb`O?GR|M<nl?uMzSM2;Lg
zX7>ArtE($$=y_et&Py-q8LnKpqM)qIEGa2zQT9e+SLy4vPGR+X;Rhu(H8nvK*(dqU
zxW)BcN=iyrUtJKkdSmJ9Fbxr|$NNs4@X(3dv*T*kf;P^khAmr6Hvcs=G@Rgd`^xb<
zV%IP1%sBrrJh#zrIp_kKkEiwbo6P!>Z6L8AKx09GM!~x~mOp;|O8W8PA!rZm?%(`;
z?v{0bb{w5@>*3+{<U=i-e3oqr9H2v#{N~woK6>=X?RQv6$bv<Sn5OH;w|S^I^~>2B
z6g}~1X={s;-Cq4YPeepy#+&ZW&V%`NpJ%6C-B<kFPee>?)*H|kojI1pvrP3t{TMVn
zaqp{DYt~;Z;_uG9c89n3dRSE4@2d$7ooD`StrjvrU0)Hse%-bm@(d<V%^!-1ByNjW
znRv){jrOYI;J51*+fHtGQO=l9S>ZKz6Gu}*!<q9Y5e_P1i!UEOuUz~2^xDv**<b(P
z-2MK;s#7Jo55DJVE}3|*TJhio7AGh70|Ej98x*vX6I14VJkxXhqUE_WlD3O4+guCe
zXV%i<@eQb&cu#T5g-gyJ@AsysPk-+wP?^QR0J$T8e_zUt$ZYl9s@9Fa%VXoFzplJq
zb$#;GH)5aeY1`SwrT@OOvp8aB(b9v*=UbQirCTd1I&SEX(Q6OUdK<Mp<z?yA!otEE
zo74Fj7Hr!lW}bKFz>2`dI#qoKmsQVj`#$?>`F}fE>oT6g!ou2n;q?I;B0p}PuWLJU
z#6?9#rDUyi%>FuCyFVWeualnr`{z$Z3k!*#KYubbbc^ddEe(>~^X~YB`L#xVuCA?q
z6V9}73cKu=zk9ueZ`;;epz%@LYBN4L8;%El2adkGyL)58K_>0;G>fTTt@``_Y|8%q
zuw6c_;$$r7EUVeo>MEc!-!pP@-b|jYJNYA9$ex)un7+O%KV#N@Bj%W1m-!Rdk9E-o
z*|~dlPd!}}tMoc>WeBKqXO@5OPIiT7`P;W|LHXj^n#jx90fG5jqICJ>?Rt8p&A&;+
zU5a&fX5RPvo%Ngh`|m$#aabDEX<Pm6!TkS!)In{9lB$(qt6kI5)UK_GY`$_OWO9{6
z&XGgjzh*~NaPr!;wzkG<c9w5;d2t~jI3S?mS=vMW7w?Z}CwfLkMuP58DR^+8G48PU
zkt<iPf;Jrec(?ogg?snzvCH!1JU=&Am{)(}l2@;?*2L}>yI=pmcKt)uq%Bdpmo8u4
zn08j`&7Gaa7gU)*+tAR`>cs=96E)Y|Z3?`ywl`zFuCVOp&pb^v9h*Hrdp$KP_#n=2
z5V+lR;ofZ_?`PP3QapBFA>y4vUGvj<O+iszo4@o~w)L3oYCov=VPd?4lBk}iuJu+{
zRrhP1a>gcVjCz5`?tj^%9<(zxZ_1td$9g20`T6_Ty_K~tTd;KL(FMubSy>zM@9$gp
zcE$_|78VwcZ<9S#3JMBd+*-F{g+WH0^Y4lm3)@S!?f>~qy17r9$Lg?YPiREMip_7|
zzhA%EHtmeWT<NI)pi%Xz+?x*KQc_*l<EqzY?_Rmmv%og}{Jgtg|AWrzDR|Iu@H0r+
zC2R4SX@}c*t+LgZ`OnweHGlEq#pkvyJg=GbdiIx>`~K}-y!h~gWZsXjR<GyU79Aa}
zTh+HOBqpY3)v8tN-nMd!M{S(l`25{-=A}WMXJ?y7Z<OA3yMfCfP@_ful#XPA(zio-
zISrjRq<8PGtgh~^lf6=2^?M!*8&|Mi=Zg0$L$ub!@0Zim)J!`Y92?uae&4TC56pKY
z@yS>;7^k0`QS%3MPGa@<yv5?C*RNbj`1<PVj+&pFZgMZ0>ZJ;r$Vf>`n`L_5q5SKs
z(ADkJw`|#BuqS1Lhrhr0l_y1(O3G)wzsvPh=<0Z{zWV6GLgyP>GKF8getmYHzOpiN
z^tPOx&+9JUm^@|5lyy^X?VB`lV&m1-;fq(SIHC0U>h<f+N)sbe^sv<JN;BUIWN%N{
zvTTp^qSDR~uI&>q`_3wU@xgP#tsC8arqAxOd|4xZVTIL#EV2EZ3-^|H1lpdEZF73~
zLd$B|n(Ot#dynmzU3J{%n3~kp!wJtt?AX@v`-ok+`c`*^#eVKk@ox(jFZ6oip^)*f
zo<ZoeZtB#VmS6T=W>B8$1-gi+Joozb>yIb<+Zn#N0XiEmBRl)`t-6m##lOC*{vLID
z&YU@M*Pkz2vgE<t^82PM`auU$Y}>Xi_ICEQH3!#5Z|AWpQ}FilJNDt>VbEFu>A&Xx
zXPf0-x;f7%wd-8j_xHcg&Nkmz_qXcuY}o~W{`@J~Hq~qCxo_P1dlqc|d(Qg3M9JFo
z^K4gd)=Rv!#IvKX&unpUR#w&_cKMnMTXiR&{BWoEeCNB{wQsj6zLvVaF1CAb^>?W|
z{msqI=d3{ehUR`#(3Lfh9zWi_t+=@O;~{Q+iK(#x@$vnYpPxOvwKZGp?OB1VSFc*#
zE^iNcxj1NLNu2S!)NV1|rq!?a-@pI&=lOa!XXj>7>qUOdb_b43>i%<NUO*48!N;#(
zk8Vgj{H5=;_pC+xj7wjIc(_iIZnW+!4GawYdq+?(b88gnMh;e1)<uua%*;AEI}a}L
zoNSPNO-DsVMZw4@Xu^!^E0->1joy~ySY5sQ;@+4&6@ub=F&C`gy?D{FV1WV)D=TLZ
z<NIloCN+J2eqOrf9<)p`H8r(;2U;R=;DAF*OAF{MqxYXB3!d-#_u(-A-gA}`D?_y2
z+}$m1UH)!MR)uF`qGH(kxU(N7IXbMq+SOLp(%vrp_g~(I%jLRCN=g!I(ief|6W`q2
zZ2K-bJ)J#1KE9>3RZ&5K!MW|rAAX<h`S*`KJlw8(^I1bF=oHDDo0t2aFMNB;6m(~?
z?XuUmZr@hc(cu9dobck}VnInsPJMm-y}#{$JZP@H2tH^4t(d#J{7Ds)G25nHUy7@a
z+o<apWcr=|(OPx<m2p+v@{2Ju6r<!Hi8FSd`LKU#8Bd+V`v~ueKP(v*D86Pg(fYVQ
zyp*G-(K(^#pe;|95NDHIrEAHGPlx1IL`yFW)C{ajn*74f`Oo49mU<_X-ky++(J>3J
zuX?-ndda_cf996od-?VKHP8lye*1qrvTvV0&29ht=J_x0?2De9SoeSZ%9SrazTXub
z6l75TF2=;nOzM&yC_OguMMXt@crw|4(K<hyj2G|zg64*r&t1H~Y4c{#A$D7~Y<U2h
z*FDT{-?L?lNpoK;Xt815-CJ8_rKP(!CLibe_WNvp-Qv%+^-rgU7kqr=+I%k2=S0&|
z(2_{dy@ZaoD(dRxfA>2rbnx)#I9K81#FTb^-rcRW4-c_|?mM+T7a14V_k3QpU;5me
z^8bIhGw<I2f6A083BSL+wSBkvVg_hc=;9qacC6l3@iD2Tt*z_b`<E{{<KyqIdwaN@
z|ND+-d57D0K`n;BZ04mwnoZ5kySJ^6*_m{4es!ly)7RJ6U$2qAyQk84ntps<zy;T=
zEUjg}v)e$6#P02>)X>q{5|Q8b;lqauH}{pi4C?<K9v-f&sd+NVoJ;P-oVjy9zK;LD
zE8E)MUjDqz=bnSFCshB6e9SxPtn&6U=5pcaoUD`TQr;{x7|Q2O`2Oy0_v`EH%dft9
z^Jc<~85Qx%%8wp7a^U{``)?|ln3;X;@?KtA3Tl#`oBi~|hXS3bEidNPO#&VJp`@hr
zr7wPOm1t<_u9H*Gojcdj-F>;*C%-$N*R<wGfn(7;%{On43WxF9mR(xnnfCp{Wv6gw
z&<QM7`B!{W)6>(x$^2EdwUu4Da%IylAGO0*RtAI4dp_~>(DVh@u7%C9sT4YS@??|w
zDpONaP%HV_nVHE2@}P1-v%CEB$B&>bAtm=7Fo9NafNF|Mmx2x&y7$RAy10O@p{=&v
zK6$cmPEO8+J9l&>K7aY*Qd47-l$69`|5#R57Sx;R6jpb!KcGF;YmP-BQ@5DztF7$^
z7j4@n7QH=BbnmmjuB)#;y0f#`qUcG7>*32Q-cOk}ZPC7caRK|~?{`m~GNq#~W1sx`
z)}=dk@9w_#w8#>4$#dc3V+U{Fj{ab`dCeN0^z-wM_DVlG`5AN-bqlBPgGWXd^@({M
z=bnGrSEG0K<jI5UVt0S}7o=@rAu(Cq-z_3yMutH|aIi4wuGW{AmadDRck}k`&xX$E
z<5n&%E@G+gGjBy{X0O^?DKx9E%tLfrli~3P5j%S4G|qZ`oM+y7%OaUJx8vP?nWkA+
zV&48_YxH%MED*GeOMA{SeZ|KW-tR5{ES&s%MZ3%ESKq|8guROIS(BIV7<(&oNADa(
zE4fWSOqcw7tm=^c<o-FYCCB8GUGtRFJK7Fpm`Y8Vf9KNH*upaFKWYD1J}I7Ss%3um
zkLT+3K8M9Q#;e6!Crdy1=9hLhQTN`xdq18`_Wy8s{y&ieb4x=!Jw1OMxBu6eKEF2X
zdH(#XS*D;R-sblz7QbHBFVx8bI@?V~M&`@B<a>K6Z)|#c|Ni9Z@pY014<3}Tttts$
zyLGE*eC=1!y5G0&FIu{kRZ&s##Oc$<FS37pp8vn6_V>3^-ADUtej0&BSgx)PPyY1e
zq}A`Ntx=$v2GC65gn9G$^!4?1A`+qmg5pn}J9jPecj=Q8f<02ET&Jh$9tN!hm}#8O
zm8Ua%+O#%)yB`ek^?ysleU&D@U^#nd?eFh<SFYp)txE-69xSRI*0FA5c23Tb>G5@)
zpev_9W6`U#|Fb2DiikW=xBuxG&T+2#{oeM>%gZ|7RsZ=>IJaTeks~e^mYnj7SBI@V
zw4?Cxu4||F{(iR`v=Zz7zi;Li*01f-LF+Tl+yA%Ow0ZOHED%Gk?nk0`P389`)24}m
z&X4l9|7!wTXmN1Y<E}2QJ%2u({_(I~ei!Hrlph}s^H<OLKG9tcw8@9@!MWn&mzH{i
z`i>RV)#Y!4<Kp`E|9PqpTHL?zYF2NRA7jIhA3xUp<>uo0@b!9p^3g6)Hu?LrJ32VP
z%gz1kK22UXr?FSs{Lzz>lPf--HUD@-*q@`xDJVF2W7*rNnr}DL1GJ_xG(38glyh&7
z<of;pb{(yH?Hdpv(A3lv5D>t?@Z;6$^`P<TgS#@<hINCc+1Ky;wJP*_M$}>H{5_4J
z+p<4BJ<ag$&XuZXXJ&#{dARjRC{~^M`uaL(P)t!rhey8VL*om(yY*^X+S<Cef7s?Z
zu+HeXt9Wk`qgqn;3m;B{jT<)}T;$pfTKKYX&mI{wGqVrhzwgg~Um!0inD}+~RChPG
zN8$T_iF$c?UAT0KiJzZ;FSq}D)r}iB+V(wv{+yf1XU?2CIzq25&OUL%V=lkhwS?^K
z+xqd@`AW*lhFMoMvbSH%H<9A)ld)7<ar$YIPV_dPd?opU^p6EeNlHx2%%Jtv-1D}t
zkJ;I@GI+U^%$DL04;)v7XgS&%7zmu6t}p(#L0m+n1$1xW>+9>?>+1HMn-R74Sik+h
zj`Vqz%dQvSzHuYr<D;WLe!X75dmo>=y84;f=KO(yfmMg6ig2;I^~?3nm?4pKa}(?K
z{QF{WiXR{2Ju}BL_`}1T4KH83IB;`wdf~G(GuOp0i*ODM6s-I6@%V4G$PaN7=grew
z;kh)3N80QR*WC#5^{r2R=U50@T3TA|H;^>XlSw-><KpA&3DBdNIyyMs+}P+Wuwh}?
z>WOpa)SUl!Y0cifva`){owBpD=g(cda3Q1ppAXG1(yeFufUY!D*3(;eT)^4g-MvTB
zm@WBOk7He(9cWe3h7AT6zq4W~vs{*K`pnZ3lF04bo><-}&v7N!cZHuN%lRGdF2|jx
z{b4)X`Z8m^?(0&$*2&U`=KYy_@8hl6%NOLVxMa=8;JbbOOWDt}zY1STox}X)j>!7S
zbJG>>9P9Z1H!t|#*|=txQ~vpvr4t@W$aEj5)L&e1{<-bBLi6kFYKQZ$6`%O=Tz_F+
zzTppx?1?9yaLoC==|x2BE6**V;^n!kZ$}5zy|VtH&LuwY_Ku1}<+p-0?7nPGI3wX)
z^YuPYjX}i5B-VBD`};sUNe;~2-(UA`=kpJsOY}hJBktL=Cm<@S>u@_ix7fn}Fa7IZ
znKGn&d~_6)Sps8fp8pPtis~wSd@S+LkB^{3HcLxQLFbsfdX>dco_A+&{r@@^R#wR?
z`*-iQ-j;W_>&THK>t<hCwsdLYsVSNry}hnAH8ywd+yPl3tnOE$yNkUcJg$<p_}Ll5
zOyB(Ynbzf?1$=F+++qv%?2%zu5VR7su>`a*?c29+po2pC`}sq(MDy<Mx>_oHcK6@E
z@9U4BnQ8oWUi#54QP5dHc0Zp8GdL6%8-va<+4K9|ZVxXnr;-wrHXg~QQ>VOQ_SHxp
z?~`>-PF7}kpkM!!```Ea|J(WZRs99+WVv$X3d4?K<?AmmFIQGmW9zs1#Bu2G;fK$j
zwXIsEC1Y8{VqNy;MHG8pdV2f*e_z)xDsF3U2W_Z{*i&J6>()CK$+b~ixn5se>ztIN
z<mBXZ;nuCLCr?shb{4rlztJhI{^;|0-uiia=jYzoz&P717gS&hh>NpJOG~Gur$2sh
zusI|D|M%a5txllbj8cq@jJD^#f1dweCj0ujx4-1(Ta|JpCMM1>$rOr-jSUP5Y0(Z}
zS5oUgzv2-mXtj*n-6M5BKRpE<gnj+nsj1rFB_qd=FW$LR613cPhGFstP)Da&v&81_
zm&+SAZUkKod%IM&tE=lncl;lw{lBiR7Z4I+vbVQi5u)|v>C;ZTbM@bM-~XCj;ki8i
z&m(cr70KKW{5nAQ$AAW1jvPID@Zdp4P}}|7T<hJ}7Vg@;TiMJ^Ox<tJi|=u351u>6
zcY9mz;Vqe$cf}QhR{LFC?4EpSi6`i2Y|vc^AzBmX&+iXj?pJDi{Kl<YkEVvl3C4cD
z^LOLNgY5DPHf<8p4qqq2!ZPtfL)5~n*BRB4if4XKJAU-&(|P-<e<dhSJ}Dq!@ne!_
z=R4EN%F0;zfOpfTOu3R=aq=!`5OdZnDMtY>cXxIpBO@LzUoBl-*RZf@3+zf>1c263
z+3E#NJDC!(t3(sD0PNuPqSx1SMa0Dq-@m{Ax*QV|6X^ayP#Y>RFfd|A!NP+NwYP2C
zR`F`(@(<_h{{>%Y4qNS-m$&Y!bCb_f$ay6)mPJcmAKqem<?7XkCnhTIsQkR_YL&v}
zrAwD`W+^HvZrHwkyOa4fRj~viDJd>%YisS2;`|97Dxljh!q!HycDgjRa*Ioeau^pq
z@h~wr2c?FljdSMAsWv*`vid4$k4KYBpu4*}LwV35UC?;YB1TQFR;JU__1}M;o_?2=
zogK8+)oOo-GM0}0CYDYg#^VzNGfwPFc^lRfRP-deqQ|?*MN7CxbIu*ZoTut1;(oJ5
zX@7F<+jscdS@DVI|I2R6t9xXfu~ozJPW1%W+Gng9ueB2&Khl&a=8|RofAjp}9}lAT
z9zXqNuE57L^A)Cc-`}z4)uVfH)fp#t_O!k6F6fg{w|e*e!sZDcOEhl%_s<CVmH$p_
z;>m~KFKqtcAH&!g($<mwzh%wVd<X5K<o%6Dv>yiEsO(yQQ`_>FzT?_APsD!sM03rY
zyEx&@_l4<!g>~vyQmwE1c%F*b9ea|@-UZs!_2K*X<MRJLw6Bvk7Z(wEFgt&r;NAP@
z&hgE!`=uGSMu6>b$@2#f8cegVfu<GT?z*`lYV9%5E$09JRL-qUKRc_HSK92r>C@cj
z&YjE1$S_#(pHo=v!IzhpBX$%h78Muoer2A2@5*ks<HwJ)->><6wt-9krHHtA`)u?4
zN1!{)UtL{Ynz!ukty^7RzLZ=nl|C?cc5MBplj@+gYSp&qkIUEhfClKV*Z&ot;-$*4
zV8;%L_`07<?<I?Hu`UT(IWd0X&wKU%Yk&Oy{kZ<$^ZH%a>b{o9HdxzNgKDUpoHh4q
zCrz4E0NN!Lw?`s1wY+J=tl6_a9_F`yVVibyQ!1z-vcqkeIH;aVN>aL4{oXdiL<+Q`
zL0m6J;O_O4Cpkf7%$~~6RddU~ytoJ|z(2m*{l4sKR8&;KiwlZ#|EdUa{(EfykNN%n
z|NCCdT0c)kRW<SBqoc9*>{7jKphbM&-rnB*O;b<LO#1)}18AK(3k%Bw@%=wogMxx~
zz0#V>Woc=7;^av|+jFN+bIaF$5uBzQop$Y~@7LGy|E1XZWDaahKF)Awr=4}#n*)8a
z)-1oz&9jxxzP|40JlpDbvl)aRoSSv%$&(bDZ#R-bm(Dj>Uw?UJWw1r*t10&$Gchv<
z#>MIFdUx~eSzcjvzayaa-3+3lq80!DemAW7QNT7sV!{9TomC3oo;klccWc?E641IY
z&eXItt}M{usK&>3#0wlb4!TysF<}4i=3M_tlP9~rHcmfhqVeFsxpRD*)6bh_<r#wZ
zTkfg+3~JOhANID=6yZ8ELvh}v+cP`NXJ}0I0$ovm+28(XpRDzlw&@ks)!#GaRaI4Q
zY|E9l`}-w$?|zAmn>ROa-dsHYo8z+8D^>{bdUbVnZgeug78)0KF8iYUoVjy1rkoU7
z6S48oiVu_ggw=cmc&*p0S>sY%yje9$Cg9v$YxN5L1pyj9Revu(zqU4d(Zdv>PL^(Q
zeKV^)OD6lMZI0;2*7hhbmK4i>E7o%@EV5&h@a!*rx2su|zuE71JTPbep=(#&)6X2c
z$y{e#-z2y{lAry*#@^x(mG@4?6AS)&mPhqUO+C5$OCS50N>0J^e>k0M4wt?PlD6K_
zKd<#h`2IHM1wZbGt&WlkD1IBU-j>1P-nafL9`%oNKbj=PN3);j{H(aS{F3Bk>m3KG
zFA4Qj<jOKl3M*qh%p+?j>BwD|dEw_;*EDOEfBgG3tgcO{74-di$W(IGHMc2q?<^|c
z*I;RHx_bG-i=1h)_5t7xO1;wNpv{4Mvt!=AeG9r)NJ&}w@PZGM{EDBS0}b(iz1Lx-
zp}`?v|HrWI&qw!)%1TBC8{1YzN88TcUeHLwz3TUS<^K2GK7O42{hrT!n>K9%HJ&9)
z`~E$7_^=T)=?9vj0A;gpRl@n^=H`E%neTUuikjv4P<3ux?bpyH%a<qr{Pc9u>u2xg
z{Rg$JFI~Fy;rssocOU%Jb=8{s2())BE=~^AO=)Rwe|<MxZ~Eht>hoQ^yttm7pMU@L
z9ZpWp6Q@oclK=OCy`rL`<DK$Ej|medG&r~OB_3|$<<U310J=w9MO|Il&`?mQ)5Rb!
zJG(o5UM1VhmoM2`r<YVcpIiRnVY~dHlP5h(YVPbPys@|19MqW65aHT;|N6X~J39nH
zw?-*W<~)44!TR;`sHmu(dE0llw6MhNsSpHpBbWKiT=c!>z}$cy&{EEqFJFdn>odN4
zqVVSSc79NEB{4f&dzZhH6I0o{JDs34DGCY<2M-?nduQp_pFe&)cye+wXc*b8Uv6zV
z=&0O}kB=w6y|ooI<6N`n-}hJlzt{g~FE1~jd+X}zaNTR4_xj|$WqY?QfMYU`sTA*)
zsI@O9FWm?_e&fn_FE1~ats6ENES`V-X_4ikMT<%<y<zCkyYk*|@x>0dl@-<1psjoc
zJK7Tuw;eox-v5JXYD$X3$`Gk9Qc6?34D;qxoLaZg_QcboxnKMkR;*udUg?*ek(+xI
zbkNGRYhinTdn^qC?et@0Wc=~#^}Wecd<*~l_!xJY8FUcvkH`JV-{0M3TYfy~zmRv%
zR1X!kRv(_SJz}+|=eYQ+4C#7!xE*vGS<}W{yLQRd-?X>^I$7hyL}e?}PM0RvZn1;+
z@83^)e)0Ps+rmdKF7EEpZ){w!fN75m%>-S4|KpG1zV~Fey~y7msxfW82L$$eTr6DK
zYx_sOPVgW9evZ&$TPvy6isdEEhYB;+7jF+0U6^ovIotQ3x@Xltd}@V^tlcjberK0&
z``ygHc=1X;+1{%Yv~m((zvAum*%9_JFI9cJ!{Q*RE6&+Bbw%F&V{a1QyR2Nk`h7r)
z?a%5K+mF^ICSlH3WB6M)vp?ZGG+U|c)688WYeiXCSp05wto>qsU-G;IXoNnj=7sd$
z<5TC|;F+)K&v7V*;Xv^rrYUp(@U4A%?Ea1G_q18~8n6A|{c!*PzwgC3r-HU>Zp*!W
z;lc&bdVbIu23N0M1)b&Q;=;1be}3MlUMXQ=VbHx9mzVoLesy*Aij^xH*RR)Kv}h4%
zW7>(QyS%%Li;8;eK=;AM)&DKs^Y7Pd@ZyNLy<L+g39Sgx`tkE;BIqb(>$05w>{EaK
z{8?}{tJm)P=kxaYAq5=^7cE{4Y6w1P=C?c0D{Wrz_g5)sz2Ulbe0h0!A3l6IFvBnz
zG<WN<G-&cU(3#Spd*D}xuLmDMJ#}hpR~OffTel9~z70Na_r=A<ytDq_+M4Y)|Ne~Z
zch8=+ZNFE=oxk_1*rrXJ3SM4PoicUm!fo3?ht_fM^B;e5a`MAhTK{Yo_D`NHe6RAk
z?4G~hZd;VUlL-nA4vdQ8VrOUn@%wl3tu2{u>s>*cbw8ZaUN2GFv+>%x*zT>_*QK`P
zgZ8M~-_GCv*9=r@Ebb51dcS8L=w5nuJ{gC=Kta$v;-5b?7M7Nv>Ceq+XNC3#u2%#V
zMxg!ppdBSeMMa?Szi=U-N5)c!-|okPbNl}N`{!2wcH6dXKmL3^|MC9+zxOSQo^X8n
z^l8Dx3;`jbrise#Nl#8p6gw%&@a_)F_g3+^1Kj$18oIi;=GfQEsj8}K=<2pQEo|7n
z-TYXO<mK0&!<Tn-a7^BJ{n(!~w{G5ixVYc$(EIxT)u7&vrKRPCtgRfpyskAhdlXVM
zG&N5ynD^}b{QRKz^J~9J+WmfG-2CnAxpQV!b;0XbhG-oHjm?z23=$C$0kxxI&qsm|
z$l%~O01C~wZ*woyfKK&JOH%_~ioR!$&5j*A5<nsNz0_VRfKlz2SW~viEV<wwo~436
z7l3zCozBY261wtb>Fck@&YtxR$j-}q_jSjiLrz<^ZsmNn*sa&-RqrYnrGqO17qc*`
z$;!%}IC=8mhlhuG=baAWYGumH%UiKx#f6p8N`@QkZ{EIr`1o=5?fKpRn>0;KL_9q`
zKYaP(;^^o&|Er*s)T(mEJ!{wMg3e3WvBP3=eP@CG#jLF>)~s=HbYz@0d-la!x435d
zuvJ%AgHFlS&^YlVzGbGiuC8wYHwTBo&z;N6K}TU~YC4vdnojXjo#LgMlbgFRKto~r
z>4z^~aFmyq@7TTj@V$Hc{HrdwzlmaDV>@&)@Xz$m%L25fu2{X=+1Z(S)~s2e;heQ$
z-QT{I-MD!ZbX`$jUmxgXhFj;4I4ph7oa>+H*X--<&Alz}uGWt=rrFnYjvVP&es%Vu
z6)QMeTU(oUH8(Ra^O>2n@iVrgr6MQwcB{7?^Kr?2m6`3%r{Drx3$Q&&q<0f<WOjY`
z!~Ywl%=G5jzSAx*cxkxgao(zDRw-+1nO~Vbyd_*~C6zs4|7UrQ>QCji@0J(HWCb*E
zF>IN3&*|mHddWM?3{&Rb;)?#x@WZEe({ou>A&oh<3ktp&WW>$vof}yDMZ9%0d(Cot
zRjX@L%9(jBr+<}OotNwKvhys*jL*RbXSirNU-%O~;pftS1`@S4kHsZw&m=r}^QH$h
z6I&BE)2A)-^0Kd|lU|>@&|7`7Lr~cu=}3p&Y*2%LbK2QMYa%!QdLuJUL{zkO#R`q?
zbDEP+f{xPmnP+oz(dT>pR#sLe+nAY{Kofb9Uu5|B_-a4Jl$y)S%Y!<@wN-t)D=RA#
z4>leAeCyG}hmGp<-#o45U<93%ydmeN(dOrc<>jCyi8>c9{!MjYouMJ}Xk}a0)>}%9
zYFS&O0xpXu6g@h^Ir-9Y85tSSK@C#1GGEt#Mt5sIwt5~vH_LQ&yc1i;i@tMP_U$gM
zXU@@>>ZQ8kW%b$}(P?SRGVV@ky<%u+Xi@N>L1Ck=x%u|{^P-P13Ht0^c1=WFT%7|v
z4G7vumvdu7-Ahnuaqr$e4SoIht29NpdStD|Cae3mH8(r&|6({{>h$T4PfgYK@b!Ib
zXyBnVv1F-<n_JiNtnaO$9`OSHgj<hytLy6O?kIUF1RA)xbt|g5zqq8t#le9Abat|U
z0E4}~y`#~_r6J+ri#Kfw3NU{jWnyl=c*P11&^m8jUDwc1(O0iu^V;1ze3*IT#*H1_
z-LJnJOmFnKZz|Dq{^2js!5O{1y;fV<<!c0l)%~`-s0<1Ua(R7unQ!yjwQF6^n@Y^F
ztCb307qjulp1i!gif1#^b?mULtGW31O#ZdvX1xO}47akqCj6`4e_+FOyQaCj_uu@i
z`C4nj&!^cLx~ENl-8l6mR^pK~+x(T@XWuPeypSvM{vUA@*|%=;v-f{aUU576f&FXC
z10B+Dx-MmblCOsK&YOEGe|b1O;_}En@?UP(j}PX1<>JeVxNDZ#asCuYKX~K9!^sb1
zEctkEPUm^&{_X+O`W9EV_x>&=_Al##qm-1g!Nt`fmm^K?K8j}j`;O+VUAxvzH|(v-
zwj1-#EWeuN`>T$@p?dd6d9}_HC1z%38JU?ES9a=dFmJiBs8U^hd0hW%xk-$7Jguay
zu53`b`|kPYFJDAh)I`L@q->|J+!gQtz|Z4Qg0QG4YkGP*=&~*q6&7JNABT_-5tV2E
zE}ioLt!|!YTm9h0i;lp>Zi;qxbpdhb_Z9s8RXWGM{@#Mxtx>u~#l@gAtU)teF*`0S
zIKF)6rOTIHUthd<QEX=X+Az>&K#SU6TRatoeSLjToH*g&=El}w&1kv*ckFr3`^z?c
z*?J+vq~ibI?`JbPLqkI?>i$@qn`he%8XHqoJh<j3oAt)$`3VJf?cF=8zOGU*Idl3n
zx2LD4m~Fq?V#lbcSqt>0pEfLd;?X@XdxOE(&sq7uv<k4CGy9_MnS>1Yb@pWo%)U<9
z8f_RAoyr(wU&pBEeXrs7i<xTYgQu5C?Tr4{)psmw^79k-e{x#QdL>}+T-9Sq(Bx+s
zntNN{Y|US=cGrz9YFna2-p2PX`!k!P_6_e1p08$^QmM|OMdtgvfAJjtSGRxv&1%-e
z#fNGxZhZDg=gQLgZ%g?~qlHiP<+~iXGrzNsUH6A-UfmCw1*SO{_x^t)uCV#3uNlb2
zY`Yk@T6r!EaL}5{HEEvC)ITa_{d4Eeb$zC$w8$DXni(FxJoxnK)6UV+voD_CnWU&#
zS662%xA<ySV65(+)@l9y{ejQl)#ZF=nEdKhR>sy_cKr7Pw5BfNo)Q}y`}@nDT1Ty^
zNgp2_EhsEB)bu$P1X^k6?(Xj5=H`_3NMHAT=&wU!RmHEb>8^>}D+QV@sj02iy)#vB
zqX4tKynMHfnv|5(hSbwyQ>ILrVH>`DpO1m)Zn1s)_J!5flm=-{wW#=@;N|7@;l<*9
zC$-6uyH!_f=<AEG<!^aEap$X7uRuGa=gx}J109v7Bi95PSlqVF%(3>yhQumnO_2Z5
zmol?Wdf*=KTKmm4W6GiZoiZ;%&VD@+`Mo-1&TYQ`H}wx#*6<`ei0WFlM_R+~5AUl>
z=VsjR2<x77`2K=##|nR_{}Xw)IE_K*@HG~V*V=(KFS0|_-nWJ2{^`}*z1rKlIlDfZ
z>;1|8gXyP)Hxzy}d0`Qnt$gZyP5-6EuNUTJo9*u3CuH&d`2>%n|Jn9D`C#4<mVLn{
zb@{&L^IMiHlots0SpIN7nEXa2B=*+z*EY_7lpfmtG;BWS32MM!GhM*s!*Jl*HL<m8
z*IJowjmn+4bN6}Wsa^{MG<1y21qJUueEz)s&YhUKv%Ho%6%`pR^PQdc0kl$Uk)z7t
zHs04CceJ&!m6UMQ&wTPWH)@q`fjW4z3&^P6TeqTi?A$riX1(I3&6^hntz`MSV#NwO
z+x&P=KE7>b+yNRQd;iHy{5Wg&?2UPMtv~~|AHJBpnZEwms`cx|dBr<BJ2#%VbHC<u
zuR=rSf>o<mJ7;FDT#(n9o#<(vf3L+y?eOA$yR5fizvhOmcCD(~wcy?B*WBvr>e?kK
zmQicPtjpdwR9ElztG%`+^24W3n|}PvyT4C2s{TPEyG|XpwLXjXCA@yu{-AaLvA1jM
zH~+ZvbN4^SnR6E}SeLgw$HC3{o2p4leAC+9_A&A^c$QxX-0+#F>CjDPp_x1vR$ROo
z(R{6o$>eFQd+aUAEn!chx3Dv0=$>~zx9k4m3s>3C1wMW#W5`!FuQ9-4hlAM>$*8G9
ztDaSrm|R<+`CskTX8px4zlCOmJY%1J$9Hj#>&uH@HEg#ro_o0Xp^PXy`+g5_v!Sd#
zB#}GU-TGGc=?g(~T7RwSUg2%c-0PKj;g2i(zJ@!F6^~uku8K{0KksUcb=$R~kMCXG
zC%^M8S2eO+wNA$6>eObX>g>SczdH^-58b|9;d6I*;$yA4#UY`=zUzxUo|<vQe{<j4
zs0B(ECL8XUGpa?c6_e_9Tb`DlzP!9XJw5%$ude-u??U3^`=?D4+g!c)p6Aj_ar@<^
zdfnc~zUy4^|HzRephj-fua}pX3knM-UpSPuHmuvZosaX?y?ggKczE7?ys>JP*2P`B
zcUP}}e%1Z{#;aGa)=DKTx|&t^?M<ZP-DAhtCQh7KTNbDE;9PcoM1+KslhcDIPgpu#
znvNZF6A=|v)YkU?@;5R%S{k$qW2$!eH&2fkH@CKoyLT?|^}02$jo$u>SAU|13TPfC
zB0^%$+_{O#$;=P@EP`WWWmm0U9T*d%Bem;F_^(${9TQKcfUcfcy;}RuojVEn`TW(@
z)hAMnG^TomgoP=Yn~Q(_`gPIq_}yi^huit(w;c3d=H=@vx>xPH(+f8*FRo9YOaC(}
z8yN|K7IYTbZQLNouy>#Oj_H!0DnsXky5#4}>+0&BfwrrIf)oYYe(<Ug@vSrus4QIX
z`h4wqpKUK{_GYfvbGvy`SHpVe()jb*FBWg(nR;?};LJU@SJgVKc62@`YVssz<BKi4
zmeY03!n1$oZkg77KV*aT+Njo9+3q@J@0K;0EKoSRrCC*|#pYkU#G~V;CLl|jk2Y`{
zyo?d3+WzjK@?0)%?!bV61;N~0TtcxY)Xd!d8Pz~TiAOqxtKXEqzqfY>c&W*R)EhT%
zK3qCI?p5LZW5?WTemrdddqq(2<>Tki+ZQZQIQV(9*V04#|9#chiQgw9Cns0ce?4m}
z=rS@cZf@4(&d$yW9xAr;_Ahg@sl9qJaE2NW1L!IwZ|`QWrA{6m9LIVjl`Y!$C9ht+
z`nQS4lV@jVYiMc;UOC<;%N-qk+s<15?)^7!-U!Ic_wU$YapU&w?su2(+yPDhE9(0G
z@ILbDRhEo(84thxpAAQ=g{|lB-feATYkPLq_amLc8hUzSvfW)>hvrxoKX~=()@z%;
zKko&+iK?im`10dV)+$b6wS;ePZrZ+E44I{Pb9cA6tn8tbPsZuz?u3K8OcqsNRxAJw
zMr}+!9<@;UbY@<jSW6GDq!A0ZxZazurnf>wMMaxtO`bgY-u36d54La$gLcj>?tlH_
z#ewknT2-rOuU~gpettIdwiMbLED-mr!k13-ix)$>ca=Om>(}WK?r_PgqHlioTQg9l
za)Ki$+x)`Z8%;S|qjYz@|M>WL;g1iAbN~0r+w1LGe?!KWb%uc8#Fx*`%w%2}@<ZtI
zjT;^M`~L`u>%}yLtrqRc-Wmlu*JQdrcW_ernHh~2E?kH^fA`uowW#u<BB3jwCEvW#
zW(umRtf0|9&{E;t+hzyreu;U!ww|tPVrG`~|KH!HUA?`&>lve6mVNsA_2~Kff5kqt
z&3yAKI2kM~EFOT)QoXV=*!8%6%#Ma*$K1NVUAuBcMJh)`SUCCG9?){r(pOVnL^wGy
zfi~<nAM*Yc92_j%)z!sPTD-p1QbmXpw1_74^t8^l2oVvH1#8xv;hGzH{NdsD!02f0
z6~~Vs=l^wH!T#Tm#Sgyf8yX6NIwnPSYs0$R+SnZLUcbKG|6IBL<*cnYHYT&5I(?co
zxv#GeG;1Zo)hcR*WvXXay+=xsi`{?o9lcd2ZmkvIjS=Ex5(+<1f35i1yB1KG_o!?y
zW4<dXm2m0WwYEKbY#eR%_4(JXUEAckU8?ukg5rrEL36{P9ee%#{r&Cj?d`1Aiy9vs
z=@i~k@UY4A_^sQwAKy%$Z@Rnv*fF;?k(-Y_d93a~ujk?6_Stuje|&r#bjZe~jnj6C
z{XKjAx;W^Z+kLgaS(4wreS2eny*=pI?~jj<gQf{V(=ItVN4~wi4Z1k`prNvR-;pVr
z!8}&w?(Xdwdw;)n3Jn$Yn`5DPLtj^yH!?D^qpRyubx!_sqv=s=k6l|Eeeu>UEs5Ed
z#mnwFh$<Dcva@%${e59v`>O<0qS@NUE?*b6dg7!>i_9M!5t%u2=Awh{&)UjV)YV_l
zE&ulBX4=`i;YLPAzn(-zfHJ9&kWj(5H3ouq+S=T9c6MPeR@L9#QyKilcEax6)@uIq
za$5UzK!fu;3Lm%m>FVh4D7*K)*<8GB%a)EhxstN7cbki)R_)j!0Xl0fyKmMkDeltC
zyMveeDT0Owrk{Qqv8&`|!;WR3G71fUXI^=SP4N7_W+rj}DRY1E3H-dBu;};HE63y(
z_U~ovFZ8^Y*V>Wc@cY;6^%w8l;c0mNv@;_?QiM@0>7g>nTcy2j%{@IlJ(9+5%k{Rs
z$lY-NZ_NVG`KNVt`%WI`m$#e4sP=uqu3c7Fu3nv4@@9gfv(6>Zbr+eLD^DIT-&bio
z-SYaOg9i^P*+v}x@$vD(iy0pt_uF^rZCSs1_2Gri?V!1$it6gc3l}<?Y<PT-UH-_O
zoyCe1J$S6v2dxxYd-~}v{mSt5aiX=dj1Ai1>t3+TD6!wRy?Cbc>Z?i5&&}1)(Glrk
zWn~2|7!b2ppSV&*h!b?c($uM{73-%?n$)BjyiDTHjkmow7FCOji~sobYnDxVb+vU+
zP!LP0w6wH}s%qq#a_`IKx@=w+9x*X8;Q5kw`g(fXg53Xt4x_d%e<yN9RftneCt|_(
zuPFurD?@JVE?@8Gt2Z6A?y9!x-nMOK7k@eY(7Ar;Qq!F~G1=P_C!9IsBV%6|Q<8JA
ziS@(x@9*!ofiedgepf8ClILLmKCa~-*e7m(Yg=Lx7QI_lX>~D2kK2#n{Db$@uiRQI
zAjn&B@#4j6d5s+&Q?A_NEm0RsP!hA7G;!j>^1d%$N}8WZaCG16=y;bZtmbpz)6>%r
zU%k5ZxbErGr;8q{dU|@!u&=jEF`9Ys`4w@kOSOHgR%z`mE|H(?p|Z#}!U{b3`~Tlx
zP_j!nbMKy<_cR^J4UJqS|BDI>9dmNlEQkvaPY>(3ayKeEdgAoy>MPvc-DiKDv7`3)
zwik~pj&ukX6crg&-rINO)-5e58F67@<AizgUsz91nKC6};p~6GQBhsKv&|fr25}w(
zjeRXxprBonY6;pxl$*QO4|EN9L2>cx%b&Yq{Tp5$IJRQdszdzte-xxN%nKj6^hg*U
z;)(^8^XQmiNAHZb!2G<%_gj`uIF-BRF5kpZjX8G&H$5q}`LKE`kG`Ukl9JRDwmZ59
zcsUJTzIfr_=jV65?D?Wk=l&KI7hk+~ZJBVuqKg?UpN$T*bgX#4bJwmzH*ZF6cyUu;
zx_*3HdprA~Lx*_m+;SFf4$%_Tc_VL>(s9r7$gvconGe2t++UOxENcVaO)YX|X^`eL
zok*ti^z`m|{U?GzSD|EIU&r~XwYBxb=g-E~|JJP0x%j=v(9kgLY;-_?LX^B^(UQo|
z-<F;^bH;9`*tBPF-|BMcWM*YGg{_t~aMYd#y36eA>+6fxuJtt#lavIV6Be;h`}E2+
zYd~|9rCFe}LM;lD=FgAT=@4Sb$vN|zeHSPNepj0}Z{CE{?01f*OkNqHm2-DjsL2}8
zF51m$XE!;8qZJDvZi)HKxynsq|D^Wu+jf5nzQ6F(r8<q*T5Il#1<o(#kYGE{`T3z`
zA|rDRDBZpjWX?;SrpTxUS`gKJ%-Pv_;nl3d*Vopr`@4D5rV_FFUAi^WYs%lQTfO@A
zuc%&85fRV@+T7(XDkdo>1SZQTfBW`L?4_gD)I&#)9)0py_p8jq2M-cHDczpuWX9Iq
z)Wif@5eKR$3|pNV`}+Fi`q!^map2e2*M@a}Dpb_e%2>m`x-1Of$dc-H+mK<WqQau7
zskx}QrKN=<D`~xQ(sQG$pwi^upUR6Hmn>0fX>X5y6XP;XOiF8BK}<+U3#YK!4BL9p
zzyatU;spy7Ha`>PHkf!ag@c2`Ap71vl`>r!Sy@2|iHz2~FP}er5Lml?>(<COrF9Ed
ztXXqpSLth)_}4WxH6Lyy_w)X`Fb&iaZz@hZHz)JL>rFeq%w4?wyTIO)=g%L1c6K)F
z*ZF_nq<{GK%`Ag&Wk^=p1h499>n%}hBa6R0Inc<wVuipz=4Go_YfsaOG<s1F9s>Y{
zFcN;J%B5b;a;8?2(Np{4glgVi%jp*iUTa02{(RwLMDE*f9cPp#dL=%7)vdTMv4Bgy
zd*Q{88@}^xEQ<z3Yf2)s-T{{!$K>xvi(bBbX?6SJ#fw&qY6s>Xox7KH2G6yGhE1D{
zKo>GCNuE4ul8#)0QT@Lfn;#FF#pX_C+kbO&dh(YS7sK8jym?a+wEA)FE#`vfQ9V+o
zr*7qb*}Z3vP0o!Cj_L(mJ3iOWw6C{2bm$Q1B)RDAd7xY7SFBof$@==yZt=kI@OIGg
zTSb-U^<#fIxn9ZIdTyh#ThD=3Zt;Mam^GW{Po6BS<~wUi@a3$nwNeS7^IGTFR)>}3
zoSLF3VV*a~^_=sS@HcPXJb3b?<=8Q|xmA^wJ8u?iPxX58>>1aq!)?6A)emcHYxgdA
z_Vz9B%8;yUduo^N-Mjbvy4IyHxfyp~XYyIKY87a8*Oo0?IF7}{#)8fP+{~=EX6=Fn
z3^#Ayv@(s4k9To({d)T6SJoL@wr~G_`e(I}oLpb(>1i`fkH5OQIxs9OZDC)@(q+pY
zeR_Ht)R5zyrWae~Z!3mn)Z(3{kmj7j$3deLfBx5dF3xFPwNx-GmD}WPZdh*r2??WW
z_Y*no4t7U4g=Rj@Q}F>s6!YZ<ZUaGX(Vf*7cSNmq3kwUo4myu#L*iiuhTq@bzTQ>+
zb#3(a1tD6y#dx}OZORJ@He|eaaVc>R4HY%Zy`{pT&&k1Y;L=j>-Sg_1nV19w1R63g
zFI%``1;=v#`EF@x%U;a6dGjWyCn2U6bK~*Oueu`PD?_Xp)r2}(K;t}oayA`bzLcy8
z(E=UT`R>lnrq=Iw_xIg9m)i6Ac>m)oD}xs$fBg6nv~B8)9eZGXL2<D#%Z!dzD+z6D
z>*z0r62ijC-|m3&EU5i{^Ygc<Z{Flw{Jv${4zX$1E*F2?3%bG!v|cSZcyhv-qeod!
zPuG{fVDH~%Rr6!R0<+{}J$2k?H*Vf6yjFYasXEL538B%^-FJ7FclYT=ZQ+QEivw*z
zK`;6R1!p>ECG$&5-`fMZ8H;V3qj*Bm?{B$tcjx~8{rm96iyL46@9yeixDzQebL!OA
z8#f{t8r&8Oo;eLVJnwYy>Z_o=ZY<p0pxN9vo6o<By>d@7FDN3SBX)P$!d0uhHk`k@
zI$Tgz_O57*s@wfPy1Keet{1+2`xddIAaVUdjbBa@XLt=POJ9kAT8~y{d3P*82U4e<
z^}jNI7yEw(hv?ZqPu|PS%v|)Gi<j3lJ8o%^rWBjfw^AOFr0a*yojdm?`=WS?(af#U
zFM_vj-3q#XfpwuR18A)E>FMdoFD@($dvRt{QE_o#M8t~V&)>hhr=+Cp|N7v;1BOnQ
zOQIn+J>T5AESt4e>h`wW%Rlej(X_LZyLj<p*o!Wt0tA)$t`yu6ifA}__n|VVNJuW%
zPkLYX{parQqR|Vq%Jh_!jLzTOoE{h%xiWb3#*GJs{cREh9=InYD1@zxSy^8AWume>
zOZSZT*KC(82@VbpUjO`>`~8i-&ZTx3r=NT9;^N{($)L?Mkd~Xzy!k8kciQf|nq_Kb
zW#uz3cxjNLy1IKne^-~0wSx2g&nFye@06C5yx1!i^s=GayWW5G>eYw0->(DpN)Fzb
zpy<4z=4a84ojW5J8lSc<e%7<VtoGNJy0?x>6Azp`=^3zo#flf#?bs$CZs%XTWQj|_
z_s^dXuZi5e<^pC?fr;GZe{wBvf%V3KiRV5Dt_|xxbH-=x#@+AbWMyT0o!j|JbJNq)
z7cXAS%+=~-a^T3pg9n3hziV4tTZ5X5C2tb`&g#r42v`{cx=U$+UEw1a9$Bj^4=SG&
zS%U7x(ckxjDK$0KDtYSEsTz8EZVnC&FE;)X>zyr}aOut+ov8Bia`Vi6r>E;b{_ybd
zqU4PmH%4qoIM~1&sBp=BX%J_YP$x^#&X@V-#YII6LbO=FzFSzjY{SNljUifBIZrV+
zY};nG`T09;OH0c|i3Zblh^6d!_ACvwWcBOUuT6&4)zzS3gL(7jg}pfQ>C~xH6K2oW
zUQz%5?{~NJSMS}^TcN71{`k|=(^gw=ZcYa^uSMRxe)&?9qi5yHm5otr&8*M7h?_in
zcK7G!=eb{j79qabc)VgSYVtwitvJuKieYk76VqJRC-2_9`|#nzi(6&I#m&o?t7~a%
zGyeJQ_tntQu<7W^pp_!uzJ06xsQP8+gb4zBzFhLYme<_jp<rz-4IUlsbWz$RvC}+g
zr3h#d&aJK4tjU&^mQ~C?@9JWAM3<Isy=eQTY|XynuPVmI!qwm3iOP0&c7m3zOT;-f
zPm1`^zIX55Nc;0IU%qUb<+RYj#iiwBaoHpfl?|IWJ9~R~`|bT*e8b`5^y^JLmoHuf
zEy-WBZCjW@8gy06y?gh<UaZM4;TL$FvT}m_R4-KyJ0Wf-CI)?d{X4r#y_YY$m=O>a
zwd(ud1AkX+-70Eb_C`P!bT>6<6y&@tELmaD7yr6sy=B`q`SjBO4H2uY=NKmU^zh8B
zDk<6W;K#f2h3{kD+_ZF8FBZQdBsejku5KT=@={k<pZtuQhesqfXLWv{DT9Tj<-ude
zj;%<pQZ8E)qu1Wu-5vNjBsBD4yL=sZV8YeK<-x||a?K%D58`HZ@?5%dMP<cIVX@_5
zt0zvKs=A`Ry`B4>_AD<Qi}ic<#C$Q#^8K|Abhqb|PmI&uE6(5Ank^1mK~vi5)VO?p
zom5?2UD%6P{{%!tRHFR7y<b1~W7}q1{cXX<je!C3#%VlB$;oRkVE7a+aMz#hiPp<^
z-JXzDIuFi$PGVHMn;jV$8L;|l6N4~2JNxF}BHRuaGfdLXdoQ~v?qPgEOi}pm=~b&%
zv6$-X>u-L>!^0zT<%rmGQ2c%P@Im0pSxy5@U0u;DckbTp<vJ9!GUUd#T<IxZOB2pq
zzb@Wy|IgyEcgBSvt*I;4trNS_%lmWZ?YFnLU%YlrZACf%YUB3h%a<>>cJE%_sZ(Cv
za}NuF8vLM~5dA4C;JjY^zMk3U`CPArI$6A@=?K=YRXWYd$0t^M*4NkfY4zX#?{96*
zUeu^JZ{9o)FRx8b*bl-1)!rrhB`0jpkvB@=c=h`A?rm4IOi!IURgwjnQWuwb{rEAn
zxcKySwYP8IE_{7W*KtFKDwB^0SL=dhK`YP9o9?6h?Jq+^UteF{yOtOKRK?5^^7Her
z&FSmwYl_P6e|_OXz?3OdUR=q_$_fY$W;QoBUwke;K3-ocO+Z8><%$hxm3d|5&IRvY
zz3KwRqM4bQ+gW#$2_oX+-EAD8a?2+D`vWV63E+#PjVjN*V`5@*IX`*Qq^2WBT)O8T
zkNI1u>#={=E-TR4MvIa?Jv}ANaw6=@uh_To$#y+F+#a2>E_!<&r&EQEjSY)p`meaf
zZ{NNJ-70*0d;aSy(o#|r=FY9XZ!h-h)vFEl|LYuMwWcPWoTOT1uMSTeP{!>aH&(;e
z0zicX1qCB7HSikjoE^1ROy`b_S<Z|Xu{%_SI2SEmJaNvPJE7j*-p&ybGtSl3iY8pT
zc#&~!nD#B{ue!C|pLgj`Q(3f6dGbjX(_-hABTWmdxLrHDx(>}WPG|YLWs3=DPJYGb
zZdP^%fj#TKEZMY4==u5i;#Zy)S%SvUy7#C>HbHLVG?C(siH+U)U?xx5*H@tzcNz9i
z-krHMDkUwA>(#=A3pZ@uY@F$5IC0`ci;@=;7R;M8smXJ)S|^*vSMy#s<tp7nhYlrV
zXJ@zey|ZWMlM$%ZmA0?5Io2<q-`aP?)YNq0#*Kn~eSM(*arHjX9l$LuGww??gsu)-
zxM-2na<iNp24`lOo_=7Nl$^}UsK!w6<b<G$o7=tZ^Y?Fw(%qJSU+>q<^iNMte)#rn
z8`j<%C=I%}l-Ns6U{t#+UX*Pjb&)~1b{G4Ml(aM@1qFw6d2byL(P)SD7c)RRg%>)v
z&$6|bbk~}C=-Rcg4HfIRZM)_rD|okl7kdDsLuKX8$l@;9`_bS^|IORC7jNBK6}-Rf
zt(2PYtdtK*>1)HZrOqTICpUliP|*C0p`n?b-)Zqhj#r!0&$lgKzWm_lFQUC}&7fxE
zp;qqL^9#9JnUat79DH+gv*L9A6Wh5>98642!J}2%w{HiXVd7c*?D_M>J9kC~^!N3d
zW!lx+*xCw8NojGoX5{A|2aTqdybN01uJq*j^TkV-x(00jvQ?oFw4sN0!p9FE4!pU!
zdF_RX0f~u<pgUwQUAnYx*827O&(6)&{=s81qgTR^shwY5Y|pmvkPy(dq!QL;Yo=Ol
zUgtesZ{dOk4guf4d^vJuWiZ}?ZT*sKc@93`KlFe4R1^{#TAF+N#tj7>9iR6f9UUF5
z9xCPL=I$tcJ?)&`xpU{zzQ26+N-IiVQ`4|I&#3pt_b2a;&T+Z2y{4vyW$UC#LRYR_
znPCzi8!HPM(=UyWzc1Gh8iMKmy?WKEg15I!o6pyOe&&0TVd{$)85$y7&Cgb>SmEI3
z*SA1UPOk6c<KxnIyyI_eOlJ3+YqeCE;p)YUjojjT38$y&UdY-S_NI@`Xl+<`?Cvt~
zK+B^?j}#`K^qIB2x<Gcp|H9mLn!(FDu5I45>BC`udxy1Q(kA|Xetj>J@5cPC)b)7r
z=H}+6Ss_|S7rA!x)XBc^Zf$Li*q%4{!QZ^hOwE0NzeS6Pi$||CJ{_zfQWbB`FJn>Q
zU%R#~D<|g&s8Lwj>C(i?EjHti47f`JNt9@0N*AMK!lOrz7Hz&;Ynb8U;?m!}aY>M7
z8?W@T;M3>MUAy`2G=uQQ)@4`hkL*(i9XZvmE-<mMsi}#@bZuC7GdsVOY}3WcIc|#u
zdt6;yzEsu3#LUU~`{Lr_jGUY|Uw=G%mUhwgAcH~Tp_aJ*_a*=SR66=<O-;JDr*eXa
z3fuY1;YP;Bg^!Q%?tN@&Y3bIw@4{c_)mI<AxVX6Kd&Ggc3m9wr9i5+@J#j+dN^?`w
zg9i^1F3qv!<mGj(sMzu1#@X5CAAdfd|M=I}*BRN_!e1f-0~?E<pGyQClfEI5`PHje
zI=5!;%LZLvr|8@k@g+tjBr;M{%F8(Kj>V6kKO+|^$Aach%ioFc3NSHD^=ggXU3NEE
zF+^D1Po!2ZU}eaSJ(b3*R<B-rVd~d6x3~MN*Q^Pysj*>VV#3>=J<sOa;Q8J9zI4&?
zpYMK`%wPQ5(&ypBhl;xz^h`}fx98t~_w~oBRa#rNY?*PF{ckj==U97xUv1O;#&=h;
zOuM?eel5~n^xMtDgX7MfJ1k$%obg%g<YUz=c!X);o;`aWJbrxnwTzveU6X+}Lq<-{
zkz>8muHt{ng0!aI*ioqb>h){ZWI;heHvO3ESzAw>IU{mKSy}mOTf*1vtHakvrO5Bv
z51ReBy)D<G_ScpdKS1|A@ZA74jh&sF7sv?<Cts>*tN3!!{o#uj8dhP^(cN!vZ-2b^
z`@O@UYb8NDDkl5e9Rw|CUK6#Ii=AK2#nshy{+G~@5EZE%SEgTY`se%Rr}PE+30LoT
zb#+zoz5!(xPft(#(ktI{a&ryS&&gcexNMo)n#j$dBSQb)nOb^hUv0F>gA-S;iW;Y#
z*?_lJpB%lL(a^TF+hb{vi<{dwEBA^D3lT0>D=RCP<8$ZE^?kQ~vWpUE%k;X~-OGYO
zQ*}EEm4$?a43ds;?AW=}QEB3WwQG4p|M%~;=I`Eg=Rf<ud95=O@23c+2p6~?U3)~-
z+)H`$S(|AoGrhOXn3`5;^(@oBKT_S)#5Suo_S6|w-lM9%NAHBYI5<v-{Z=~T>GyW~
z`4Z`DX$c7z?yZ0QY1fYVzxUanPnS!RJF)tCt|KETbw52Nnv#-|@aM-zHP%fNGM${A
zKi<yY|5Dc9*Z1fw(`<u`3kpAe|2}-}nwZy8AyHA#R<>my7#3{aY`n~GZdU6#>F1A*
zcC#^yz0=Urx?~*|7S^Wh-Y0Q4IX%7o!-o%Q->1!))6><}rFNYW)Ix4)X_>Ki{jz1t
z?p@DXx3BiMliK8&d-W|XC7(WhD)#c=?c34^4;~a-c~!<mNl-~iX+!aIzr8zKT3DVu
zd6Mwt#Kf;`4JqmAphHNnuZuOdu+O<+(BYyq`In?=mPk-=@WP;#C4JAIJW((+6H|8Y
zb7|+3RS>&>?(?M#6AwSXWB2w}^V*5%L2h)Ke2$kPGBT2_d6mx3dpWna>E7C&fB(hb
zpFe-{uG^Sm;apj{^WOQhyG6ytrETgyJ~~<@f5iN`an;XHsm<R{?Bcl_@9pLF>hHa+
z-_B<^=iS-SXq<lT!1e3mpsS@lR2cI9=LJVbcJ}n}fKDU7v$MEr{%X+VsA0;932xsL
zG<I+p=pI<N5ws}p$z=be!)?57hkLg~>3Vs4^R}%v5zmg{{^jlE)pgHsqDRY-BQBHc
z`Ak)mlonmw>a(-{e&qAluWzp?-r@#211>9T)xiSYr9qwZ>wa;jpP%P?e_!pzeYMpd
zOMm@8866Xo^Wk^(`U_cGJG#4#EuKGp+G_v*&t}iB*5&VV3?}p;b<j|mE9}0<G<YT?
zD2Q;mHk&R1ADh7YZ}k<Wi5z@<e7>(f_SOCUC0Qd7y)@|I2k<Qm1$%#g{`BdGz$(zm
zy^1O-M;<VDn&;mGl>o2rt`E^#cr{D+TR>K^b?GaSOP4O4xdj^H|M8<@@#lH-=816{
z?1Uaw`NWFh!tV0-ZmcsxLPM|qjyijFv3tK8>x`IPC7jdsVmEp4*Z%sF`Sl^k-m0&M
zo}Ql0%QgXYZ^hG7Q$aVq%%3kmXU-gj>8AsOgPS*PGD=BHTeM)ofsD6$vAY%|AMaE9
z{^;4WwiPQh{``8qzN)yjwH36tASWm1!K+tX556&<^;&u<W3QmH+kwM}4?p=V&3)U$
z+uQi}=4_w+b$@4xBowLdS-LXYCp0MN(u?y?UtV7RdM+qkJUcVf&2~>*OiWDv|L=#=
zx7bBSM&8(0yW3!zhsuVH8y$UpdACI6Hva}~BROMyUV?|mVCupPeDd=1tLp8yv@|p@
zfDZTv6_H%r+_S&NEHf(61udo$I^xc2T*413E4Js)KY9*yiwu{e<1?eL-$T9c9ggmP
z@gif&)TxT5rdJ=-czJOJ1qCUHbw7Ofj<349y5ne)##FB<Q>H9fvt~`J^|m!fj<`H|
z_DpKd?xLq%2miB~wYRskGh;h~e2vfQm5xu>K3<{ogZb1Z?SN^^onoVT*53MHf5YR-
ztj?w1CY-pdSpI@xW^nk8YQEM(JEa?{A4}SScK8{^uI2%46mOh6S5`|~`|GnaoWEb(
z*}3^(`*s;wS>106^ZWbx4;?yG@bFNp+uQS}PjB{+|1y1|viqZ7Utb5TzMA$vbY+N!
zj!w(&-POh=ZePAD2z46d-LU|TTm1a_lkGa_*fUvy2d`gu7d}2V^REAVyV`=+*K}1>
zR3zrCU%S@yW!#<R{_>zv>9o1K7cDxp=IgZ!+j659-(S8f`^9_DwPCaWe7<t^swk))
zWondCR##_tb#<*eZVkE<Zq~C8A3hwovNE{v%?(2t>#{ZX92W2X`SYja>Z?k|#+Q}$
zrlhAY-mxR%eT8>y_kQc8L7lg5MP+Xf)R&i+pM33Z|M!B85j~*A4X>}Q{n~aU(?sgY
z^XKM2ir>W*>;I|4c5-cR@Wk!%M>Dent3Ib^g#4*zd-*SDVtK%isI1q_;{WRpsJ>u5
zA^Vg62<XVHyZTXY?T^2G^Css*#qmB_-*p!kI<q%Bs!sbC{(AA^#exzNH&*QBG1zG1
z@9%H(^U361zLgKZx2$*xDrX*b>o0O{=M!5gE+*FIIa$q7D>vrdwH1Mj4N6{IaGPI$
zpn*}swrb1G-|t%4dwzd=d;7txy1&1+I;fZEzrMCsdYRwcTTd7^9693Bd_3A{i?iNz
z(0F6T->=s{zF6F^q@%-g?%cVm@AB2v)h#V83PwgkpzE2q_4j~^{k>I2GuH&xO6(SU
z*77s(u_RYePA;gi@cw=L`&kPXC{$EbYzc7J^;Vh)y07HGVSf8NFYfcB7Dy0YRQIMe
zvOC1?i)ZfdcPRW-)i(V?t$*m$)}|${9-Xh-dXoJY?Rv6kYcwb&Dsg9Q^{=wDwpO;b
zj($F)zrR27p)yx1Q)6Qz=q8PGh2HElZrr$$@aRaVMac^R$o(v-m+ZpB!$AkUFWP${
zcdk{blaCKi-S4;Nd%sUK3|c87YgJ<K<Ab5#On<%UpmY3oRDIR@_V)Jm6$J|N^71?q
z1`M&gN-~4=l_qjHxA8b8Bq)@<y_H&||L)zpiXRW#1!ZLJtoWQ|GRy64w&&YhTMu7Y
z=v?^Wfn)RMzrVgZXJllYHgi4ery`_iWF#ahDG6Hr>g(&fIBQG(eYs|K{yYPhgCT8B
z);2aavt)WMNtBh9aq#oIS5)jM@L3t+wD_Wf-gIXbp_gx0u3LA_IxRc<_KMHayTm|a
zd^^SJ-Ltmdx}`fK1$4Ck<}}_@r%!)<CL<#wAS;{Ox-P2EL&a%--QNo<gVn(YKI_F8
z{M>)^)uxRb9RmUcKx@EWy}HFSR|wG$hqENZqG$HKxx9XX&hPN-?M^AOQM_Kp^=^^Z
z_;$4KW9whXtvJo(-T%Ytpjde=oVhh>?bg`_OBO6(Sh{qn)$uuV=3H3jE4}%Zh?v--
z9XocMEcFQu3u{}lL?vc-8SnPIyP)+JQ@m7Dj3nQ@ef#j?L&o^{cotUHgO@LFj;zYi
z%i1dS^5x5_<F+<74_>^;Xzi0)23b_JWZ5#%X_qV3tZ_+ARb@DE@17iJjOFXs*7@`0
zo0^&wCZAk$XJh52&6@*5LsKu#GMdTr_SRP8%DrAo5A{l$>)bkg*XQRMP-k<^nl+KX
zIXE~PT$Bv0?nkY2&0cafYvQzNZL7oAKYDg{HmHRf8anly^D&`LmTlX%efanhwCCv7
z_Wb;7)feZ)1qBBe{`{1>WchN?a`o~$kuDdd9lLfNI)9!&c2|jGM#hSR6PSYU?keS0
zRaKpqbyop2Da;}jv#W&Dy<ZM=aq5;RT^n0l&`lmK?d|3-rS7a<wv5d@|K65}y}P7-
z^<0}ed9v~!n+;2<KN_#Png!aw4!V<QS1C7WZM>eIo3AhL6fe~)S*9jZyg4~JE!Uqv
zf8O3FYaL}GvTnfw2GIJ>dmj%rvnv}JT}pbM=?6L!`b%9nXz9@u&EPYuCeNSWpL%-Q
zOIgscRU4n|ttn!!OP_yVwtMG}9S6>yJ-a4KR8;iD*|S%z-#vfME-gLV?fZ?Op1=39
zGaVfrefJ%oHf<VcQIm(CpId4wXbZ~4jme;e#8EaoHf}UBHeMK_RoZ9ztoG`JSFf^E
z)YL$ye4aRW&Mh!-V%&@wF?#Kb7b}B`jJI!j<KyFh{QhnJ<Fm51wzvM06X(wH-Me?s
z_tnp5XJ=O_27UYX?Q5IXv}w~8Em*L?^ZDBT?c2@Yym>QgtsOkQA{ckWs*0sI`R!xa
zy6MENwE|nExSktqdA*;r=(rzfbxTJ_ht$HWpbPmf{`FrP#Hr{XwDO7;Xg~AAgNZw1
z_%=r5Otp&=UK^Hu@q&<2u#8=e#P9F#uUp&Y-rAzZ&a#DNZCJOz{ofG%B@45!uLIo|
zcXn0jiwlY}76lIPe|&j)`8BVp!lS>@@uj7ph*1&Zd{VS?>ut~)1W;Z<#!L)%y#7g9
zKEKDXWmcQG@ZYl@IWZ5+ABf+m=Gj)J4eB?isM#&`b#Vz(p6ZpDo}Rw-gAjv2_t6bo
zx3;cbt9#h{pS|55ziSg_%ve!=26R>dhdyJ&mMtcGKL{~=`2O8|_q2uC4`01H^+700
z;QjqyB3!I*-n@~Ba{`%+hS$3Nd&)nt_*-e)bOFhQ>vY|IJ!}t{xBEP3$%&xg#F;;q
zn1Mn#GPJPJaMR|^U;E16-MPticZUD!tDqaX*q$>nF`Zcz8WPenXO7I?$KOwFRY3MB
zoc)+9c)#ntrQg@yWeZ%rJTzSS@r%bRw5)R9hJh-B6FfoL<_;jI)#rD1cCz)~*Ip>Q
z|NlShb@BVxmESpgmUrH~d1+U7U0=@%at#KS3=93CUUY6>-dnRCq0XlpN?)@_Z{IiJ
zCcBf;_ZAP8CbwAT&{DH0so{Z<1uUki;b&H9PqT8;`kt|D-T$EIO6I7wUe9M7ImRk9
zbN0ipp))UJO;Nip-uZOH#;>Lp%Y(!mf}^ua@{41bQ&XiDT$PwJS!<8tv>P)cJh@AA
z4NX>gWtf_Zy*@8wvdSn$rdH;lvcL3SJ5bpg`1%loFenH%X*n;H<>TYaxV|p7drtlP
zdwVr>bwM{Z3ra|Ev^phT+IQzp4CvN0Pft&_=gLY-3PPP{ULC!#wV<S=W&Qex`(LPm
zj6uhXuK6$4a!)&CoW`2AMPz4i_>S@!tjo*%osu5kdGKr2CKZw8fB9Qio_@{ycE{nB
zcOQRvyZe~X+H0?0t#4ehcF)4%GrB2iHoO1ce(>wc-iIsn?9z*BTfNJ-$k*L@5cBQj
zObwsdypr{s?^pcz(rNlLW|_yGS3JF|&ODgo|33fW3*p={-?h7>OjE-Hf~zE-?))7v
zZL4h7)3wXC-BQ^))qFy2mD(-a9S2v{-r)u<_5)=d3I7=ejLz+RTjQKl1S=~me>}JU
zuh}DC`9#pgefIyK%Wi{KQ%=<m=X!i|bNb@s<9%UoIyzqbI}8oPS&%-!E7|u~R!+Y8
zP`-ESym@_~lM)^s?H1^C`S9tJ(`>Wc2k+kTv9q&#EDbu5Vg%Y>v}>0XD=X`c%Fk+_
zK7H!B_T}S8$BK#_k+oaevavPdTwJD2um5>JAZ$tGZeCfTnc91H)$?6HaI(Q8=ab#e
zWcP~J+9osE`)==kT59atw@Y&Ol4&ZFG!_)R<ZSi!xA^^^IchD}(ahHq>R-mMSi388
z>pm|dvxAliLNd4Qa<<C71NEpndjD!`EU*6lj>ljp|CDLdUe(0k-j;isVX~TsukY2J
z^By1XPj5I`yKdDgu5K~iLnkMzUtAk)erB$<xSyZjwY=^Z`;NhaL_2()!|JQAWZ&P}
zS=>D*e(^;GbMtVC?5$Bxo;*=dS6_b7R8~gj!<ArvM;)`j`X3n;3=J<n_&9Bs7$~!0
z;FQX(Q(x|w`e*6Z+ZPrV@HO9WSUch7_WTmw&NIArwP6SE6<cib^J{dAO+CoB(o~>x
zNda#a<GH%W6K8(lIkl;NYn1*@@n;7vTAy08VeYe#sHiU6>TewX7pw|e*|L1OdQEMu
zVaf@CmX?-?-LAX50|O^|zJ5|<2`bQcO7Du#*cv4wE^fZEEkdVl^XAR1R*QD;{rPNm
z#J(C!2G9Y49-f{Dm-)_Kb4T>z-(E)W6_hEaZBEuXxw)X$veNVOXV12JE!`Ah%g@i>
zBX2LKr>B?p-n2}YiHS+)BDRIYf`X9;*Dg7FAuDU`-8P4ZcVru#zdI@wZ}+fG|Iaz$
z#O(*iCT_g2YPD|A<S6ltSLEuLw<$e-5v+0gR@zj#EHAx<U!Lg~WPRTedamBx$%)DC
z*9&FP+GkT!Q@871UtDAkUha2vOXg*Ti5^iKoQ;m1KFz&#>$1Duxw*L)cNV9E?vw@1
zV!8E5Fs_`^pFDZrq)9?McJ4G?2^x@_G<mY_6~Vi@c6M>;d&=L(X_q>E`F_#r(KAqS
z`67S$rcFZNhLUy33x<t5QtN!ro;|zOL$=ka@nAFi<E7K%ns)F0SwAuVO;pL78yk<V
z!(MJiPIC)wT(sqX<Zj-^kcX`Q8?AN3;)>dvuY3IX(zi9kH!IdfNwennnwF4vnOo(!
zg7<H{wbR?n3$*Fc#l<Dz`MJ4Y+om%d*jfDCp!k^&$Vcjaa|~X`Jbn6fhFPu@=<LPm
z@pU^jbAy#bLqi{e&OO;#qzXElt>pc^xeM7D%<}K)>@hEYb0hI>*^7KNYwPHW|7Yh~
zUw=}2@ZdqK#}_UHcyD)eDNlSN4l45_U4w#zOr(16eLOeUdV2)FZS^;o+uL#rzrF&U
zt)Ogdy!qgMk3FCPE;~Cr&@Fn`*Tv4BvaI^)Dbb9rQF|ZjR_cO+4+Edr<Ym0wVX@Zs
zGHIsy_cm_W_}SQMeQ5Y%m1JhGyc{RrNFkF|K^~&_K=sP>1J4uR8y<NPH@zV}aNcHV
zRdcf!GV8UhTJLawmU`jCvVKE9@41labFQz>?AWz!$3fGzffv8NU!db}SUo>1`PTpM
zb>HW`{>}bMM%Yti!iifBt3EW{St&fHM!vmw?*4;+g({`Dy!>KTbZ&3%x1G8RmHwAs
z3A<--E52A$L&G5?M8t2t-P+<99Wl^JrT_l@3(yb&od~hB_<2Cwzw7D$?(8h?=;=9f
zZEdt+(G!o!=cdn|-F@T6?M4SPGqZ?oIWwQe@h~zh3DT62mHpZ`ed<)lr9m%c{e66n
zfR6lpdU`r2<z#h=MK9g4!veGsi~-c$1|3hZQ~8&*r@z1WyIwmxyB}{hpZB@-{ps}h
zq(d#7pi@<>%HQ=oJw4q#eYOh=sEH*gIC1KapFbb&d_M28wVZ&!g+;X$m6ZoipXP36
z<82CC?V6dX+11q*5EH{Q)k~FS)`=9O6HkjYM7Sy{Dh^z|dNs-R$M4_UyKoiI!PE90
zzNO0{bK8!|UH&ou>~Qh<&d)xk2L@MpKHm`)*)r>ri^%e|t=<PVXWY(~JQBp-Y`Ujf
z$1U<&Sw@KHp^dX9b+6FedBdUn7_(27mvCUg(Jk#$-n%Z9v|nUX?%zGfd-c@?t6qfc
z%`Q5>pSfS}^TUgk`wmtvFY{M?en*Dk*Z+p}&6l$Rrv25v)0DpDhNiZbmO;)9gP0u!
zjuvUj$<5pERdHWl?%%$Df8GqQ)Kt~Fe?QYfr-Yq2aY7)=#ob+5Pmj;JO@g0s*WwKu
zE^N|o`obe=#PaduN4Do$T3VnBY(WQ>9_<qK@Z2eDuq14?Ve&DaFR!k0@2&oxcd{%R
zbd7A}?$)sUJ39(NtC-H*QWoo;y>j+%@8tKrvesosUS3|lFhomn@=2XLqJomJHb|FQ
z?yUvBv(2vMIk$VLG;Q8&JZJ9Q=r4QLevHDlky|h@I3sZ4|J_?>3sjW+oqo|W^=9Z2
zSt-s^U&p<sU6=Q_uTqo$$Gpv1W!uHs)3x?I6tiJw_3WN?M?bPXY_ZF|qu&*aUofQa
zU;g!3?wdb~<?phbG<-j=IAecf5u;l1vojYt^)qj8(=B^@t971jwNy-gdU|{M{93V#
z7cW+PyP3YR__-g0gRd`dQc_aEzdw~0mX=qm{n%ziOy9fL7IbIXJlkr}fhmW-yu7@z
z>T4Fmc4r^Z5eT4D(oe-kvEQG~JNaaa*kAU^FZF$E{~PXUS@G0h8kQw{u)^R((-hH6
zUbdz!BGKFHHk7{2E$~|%s;r#2=j7gL&yOs8a7x|ndF*X}W`!)D*;l$mV!KVP(vx3b
zZ<_mJm6pxTq~}%@9~7qP$LsaXojVsa>@LZxzw-3Wo09hbekix`NGi#A`}-fiv$I(G
z4(M)&W2Qc0>B-5>`TPHhB_<{w+UVTQr)X||y(>2I{9l0tC83YcFYoR8?zX5J`=B1o
z)jA%LWmj+Ma?JUwE-_czFS_~FqvEuy+8)1{R=vt;E;edUxUuuQ`D(eXcBV@^-Ja*<
z+}@U;zH7?Vmlsy8j(!p|zy6=)mZ-G`p!1e5?yWAL{9Rjw3v}9hSy|bkji%YxOeE?O
zS5DyQbV-_MRbL*oQslh-|2+nvYaTzJw_kgGg6Lg-MxmmecW&thDBtC0v~sBzhqdG}
z8W&)J68n{FcV#Z!9laj57T~QIOW!?y>ABioy{5b8xrH`9+ESWvIdk2?%Jyyi3qM^8
z-26Hydy%1?>ZZ({X783=U9inc+UWO!G+W=IBBMu-9<>xM_nT{we2i!FYZew3&`u=K
zfu4*ErlzJ5JBw7Gou9vc^ScKJn@^lR?Oa%BSoim9_`@A;iw~yHuU!^?{pwZG;N^a6
zzuz&M>GLCMWk}NLX}S@+%XC2(z4Y|(?AWnmLG*U;_Hoc@Z8vVr_+PuX;-eDi^z=9P
z_Da8e`EtdI6%EUmtM4j%+jU&7nrE__Z&P!#b93pn_3`~{*61)C0NvWTF4mf%!E5QE
z^82;z`TKsdf%bEqOnGs2wRqY4d$~ce-Y+jL?LKFruD<-BtyC`?=t#R~XJ;4w`B9jX
zn(C-Eby4o^Z4x#W2J`BEWxBY!nuecd$YbvVxnOtM+e59~;uGf1?LBnJsiLA{fpa?_
zXj;uM_m+u;rKRMZ`BSI13ak4qSh9pgRaMoBQO&(i#_-2I8QUt8Lx&Fae7h2J-F0cu
z!{zhq4lVPYUGV9N=aVN-4jeql`1ba8_mUEmWqxzH<mKgW+`c_KcK6byOO}9UoDWsJ
zxv}xZm6gHGzd;)Zr%VxH*xnqKc6L^3$=hSS(i7*+<6{8bS|%v+<+`n@rY0xotl0Pa
z|Mz8IU+1_o<k0cs?4Z3kpqn{^^xNiGm2!bH3g{rrGiQ9BJbenPDjXdhJNo*LE%BV(
za{ixeVPPR?XvWi%^V|FT`ZD_Z`sP3WfzC57K5x6cc+JM^!VFuYz~#yO`hSx3e?GG3
z-P;2i(ygehRJ5^?0TnFIW~Te>lfQc9%7fGT`&k%3BZlAJ+&nbLZSlc*w$&Soo_c`}
zFnRg%Wq^jriyIr2<*MHpg3gplyZimprAr&Ku4;kKISOAF<5*Z|7!w=&@cHxhhlkt2
zr!;{UpMC8(a}d%pNAIdZ`P`RQoLY02iNQfBpLu37dvo!rPaz?qb8|xOPU<=9#_aRv
z&QFIod;Ojz{IF$a$VyG*E?eXueEZM*wY<`14vT+kA9>m;9@pTalo_&CGkDp9$NlzV
zuWJAQ{ayv$b11@O^D1cd)r#kH%fIxsx3ri@Bq&Wk&B)NsCwu70$;qIz&gcF-bjV4@
zs)Pe121<>#)!#s4K1;5LgoLzM7C!^s5@2<mbBAoz#HmwT_f~&@^tj*t*!KH%-G<4>
zu0-eG+?49!;laRA^7fYK+gn>f7q5fbb8{?<-6EC;t(-7r%9TYART&lpXp|hAI(6#T
zb^ab62TtqnUvt^Iz<Lj8pPZ(qX2jkqQ@1{u&aK(kK`C48?e|ktwIlXa7=kj*tXWcf
zf9~01^W^E%hyC{d4op(@-jI1&jYrDFBR@7KMkcP}A#3yVj{bi4nwmZL3jO{47c;7z
zEsYft5(1qH1geIgR}>Z+`pviNy}aB%`QxLbpu6;beSe=H<eTl~<8$Tb9nckVB0E6G
z@q$jaXL#`FQBZ!v$x~CcTOB5py}hNVp~3O=>C=kWYqtwXOLMOcTfO<;udlB=dV4_=
zsi1Un<j9d3f2x9lf()v^<t*I33wjVjOA8BVXXgy-a=m-i?`=JnZhy?bXz}8}=;+nk
z*KgT!<-y*K_5c4>F{<_Mop-!X_Hg$4y={}#zt;Pof}D*2I<)5d{d#%%x*rQKp7)9k
z4Gp#0duE0q^R{i<cGUbdN=i!laxOGFx_h#^Kj?U2=xL`;&d#rG+rw5L1x=l|a*Mx;
z-Mwg$l8C72!#_ViM{G*rWaF3X0qtsh`0yd`H@_6Vja#L$kJEtD>8|-1SFT>mV`NxR
z@Gh}r-715H7fZ9f&N(kO`y;Ub(9-n9uY+Dccw>L?MT~D`5_j36^EZB<oAmF;WB$1x
zTR4xccXwuDViFMi7`_6uhI-=s`S)K`Et_=u>5ng${RJf@SBl3KZ4X}VH}j8_v5}EM
z!2^diQCq##_qgayKYaCSX!={wYKt4m{fU>C`Ko=74G3sxYGUG%wF=RH!Nl<E+uQ6S
zUGI}8PF#@Oo_YD$i(6-Bn@hjBd-0;+w{PF9j)O`N(9kDnf~PhtJpA$2>v7Hz5fWi*
zqf!m_JjuIx^QMGtl?muh--&WPnd@F}Dt_+g;^y|Mb^4vReioo}UeD(LvztD3YU`6H
zDJ|{opgZ5La_g^Ly=|MA{=Oedee(8sL2vg~e_s^8zmDy&_q(vr&{kG%v4m4oG}XS}
ziviUPE^cm8Jo-DM%gW5+YCgJx;!kVpsWqQdQd1xP|M&hsXik*veCgw3yghQZyAGcJ
zI>)jYeCDV69v2m%gV(Qv`uSGb{IXUp>~a+hCr_SC`|5i|U?u)Y+b>biutU{T^q$-E
zRo&-JcdZLs?dJQj^2RRv73S&_cRH#}b6%bK<6&hsr_?X&Em2!fzIJ`|tWsoi?)vo$
z*Xf$(ZVYS9{{73`TfWq?!u{aZy${(>Ts;*XFfGdbz>=Nz(OFxiI63QEfB*RTb7Ac6
zGT&7<_t)1eihz!Le{pd!Xla#!eepA&Dbw!N$>-eO#v8sahLNG;XcFj9tE#Ve?%tKQ
zdH#HUeV?$pAIIzXs+X#u36|X3+m3<`=BxW#1=^|<u|NI1+>ztQlaF)=x@AwBIyLb~
zhahNLrr|dKQTxwlj6pXyURdrg-{GP(W%~5w+uL$MJKHW@y0jo@CFo3?MgH^cIQaPT
zHoX7yr)JNePp1!=zPP-cA5?9!u(2&#uz(>hE{^xwhApwX%U<>zK75#W-R<4w`f5Hi
z6j*le*tP4?-12*%BWt<k<>eU;e0_agP+GeC|DWgf0a{Z*;}1_xPTrV)UarGsk=j?y
z>8C*zw4#fn+T@2DkINlS?ze55XIl-b+dyZTl)aI#`|*Hzj&=F(bcf1H%ecCqsWMh2
z9?Rn*A|#%jo6F6hp{3=Nle5OaJmCNXkBmjY`t}VQHi+%kTkbdakg&fE<I*5ane6-f
zZ0}V(=H-#MlX>^<-HDSY5ALh|y`ko35$Mp!H#aw{#h>5by<>-kPSh5T%F0TCP8SKg
z8VfbQIUN@+1U#(UnsHG{vBGn0*kh2_8kyN&t*!p@BGBg331zGM^A8+w0M&0DU0qG<
z*Xw(Ed4U#j)_goF4m!FAw2CJCnoi>1+xh!>xBmKe{#CEExst7|ECXnLltIt2`}g;s
zyq^5~+uIo?nUnk`oL26)X#$-+Z(IGX#c82~mls#vkB96!@%v&bYPG}GH2A0;zO>Za
z*X}y#g!i+v&7D_YJ#_9I-()r4Ln{IogQkHG9dgRKyG!(b?f1C_yg@-h0@Bjm;qkRs
z6ZYEw|0CQjt}k}%;K75SGrvLibF?}!g6~(`Rr-2E$;+TAQ>K89`r_c_HT`WRc(ole
zMg(qlViMmKJI|bb5tEzhHaY8hSn2_>UyN$y=T@&emlyQ+naZ}pO=a8+3^SWw^7Ce!
zZasU0Q(^1Z#_AJ3JIX7Bl_oxP_wT-3Z=n6-Y21`~^ZGVzGD^I&I()s_^*48SZ$J0r
z(a~-zMz#0*ey{sb8WlB5;GW_{j}I@G&o_HDr~Hujv3~h}P`m%!xpP*3d!)_z*6;l$
zweR1r?1w-2?f(SiH=O+P@^b43p^XteS67ECtEsuA_ck{(gJLvrv0LJa35p&*J}$1V
ztk2HOY}Sq5W^&{EEYs`>GiGpfx->2Io}P59M^d2sXxiQ~Z>zF55_Nw*x+luW$n>0>
zYyEod>60fx>07&{goT}5Sx?VTe~YSy2FLuGPn>LgG94R}k2|dmQ?|2{+yCbi_px5-
z>r3KXl?12hL^dfpw<Wx~va;g)-SUU8U$5SL?B-3$$H#h|LqbH@c%@n{FZX9=03A1H
zoPO>_%jPdHFSFPF`oj1jyx@>5XvbF*E4S2}l{?pYmzJ8U`OR4&-1iZ5h~nK{r5m<y
z7w@aAs#;Y2{T=v}yZQhBuz!AjUYsfJ#kSht-xzn)uD!M{w!2-f$|Jq*!GT5z^E{cV
z@9%W)NP|kqGiQ7jKlEc|Wd%*il<u<^R`+ws$<cZ9=1ohopPyexXXn8qox+Co|7uEJ
zUShSa{wDIw{?`lThp#~e5u=))pI`4j^J~wK^-6bib_yQyc2N?XrXSyzd3o8(HLq`P
z*Z=kHZMWxSHAO8gE>>1nhKBX~esMXs^O^qKyeIRr8pDAFj?Etq^V=Udf8Ia+-@<k|
zr}Oh{KYlu`&wU(}_!l#(flipN3fB<1v9nm+s`S;8&1x1F67n@47}L(oXawDXFu&$g
zr{`XwnTM<Fx8mucuDI!uvd-=Km90yCSFK&AYgiYzvwCvY<folS%s#x_>-4-o|Nhkv
z-8Y&htmuAWpeCDZb+*|<$9PBl;#CLME^*bpQ+irkN9T&<{l5;C$#-HOUt1gPyDqb<
z{{Qd$H+B>*_N(xWm9P7un3J2^`f;MNd(Sni(pMt?-v9sSFQFf?!9jn|5<Px?eo$2{
zk$-=mta<*uoDI*99C2aT-pl~n0eSVqB+%XBXJ!}%tp3mScBXMUpNrDOd$&LbqgGZ{
zGB89(N9Ww%7puQy@jAogV=r2ibfUMNQL=S+ae46S>gpfQX6Ju7<o#;X=FOnXu9p?(
zyuP+p?B&9B&vxm7c8>)GO){waaFBgt;$gPAA13X}$;mM&e;1<@yK9S~{^NbuHzvE!
zv8fEw-}9vJ!i9h{GYp+2vQ4C9Y^$zh>;*aD=FR%n8MdEJC`arrTMP1R&`J@|A<k;P
zv#y*7Pmlzi``Xpr-TJZm{odu`aY5nh<MwXIy=^x4_mw@BpG)3J@^*H19{l(BckjP7
zGwo`vtV&)e^!U%UYJK%8t2z7pJX`IWyX)ia_kNhPYtP=jA3<rjXy=_Lah*O#@%0E6
z{hn~-*u@uf!eVbOxg|CA<6ohbA3skj?QjX&v2FgU&&O3iR9gJ(YreCR+eOK9@9*Ms
z`x<YpIwSV#T2)t9SIMzshwRTheDr9M@jh#nrIu&r*-C$Yetvy<@8rqCzrMfM?+FeL
z4h#-XE_l0qew|j0tb|0z&f@20H=JEuSgO9hVr2j=J>8l;U2`p{#;y4Ibh>ZUZHc8z
zms)_1N1or(!t&?SY5j;D1&W6bAO3hFx&P%JdAX_=ilCi5RbRQdxi=O)^-BEnYW4a>
z-qZDXzZn)k^LhB1nVoOJo;`ay*T31eV1dHqYp!l?hYlWel$dW>d`#*2{>7H-Pft?y
zZdvcDBnVnrd?Kao@bp(j<@xst*80vib5s$U`9<BtWJ_eV;nc~Kh52Nyt|UZUUJ<ys
z<XHKkws&C>5i5jk9=~|e5xP3eQEBD>^q#FxpFVw9|Nr-V13nIp1J&>MUVpH!ql3fd
z|DVr?EHpJwJ~3Een0zeZ>@3p>UQ6Ascep6^$XEtRtPasqQCF9aiH?reu8EEJUGxk(
ztpaWYV-SmePuR8X%!@f5S@)ORdQ|mob+-4ckl9hfx}WsUxnKMmdM$5>>y)W4>(bu5
zo&C*{ae=T9;~l;W8F_DSZ#U1JyMF!p4_n<9I~Ephyf<ssEUCF4CZ3$EK3hbL@ebd~
z9glx}e605N=ZC}mzERgBKs)2-+tq&g_vQV4`Nzk44};Ey0qu)TKYwFm^2XHDVjV6@
zd#efy3s<aIA#f~sxu5CEe!bXT2Tq^nW>^rmy71GJlWKdkK6|PNZOOjwCvksA;o(JJ
zXTRPBYBHRfs(q;9#)iZf_xA2)wfa|GR8Y{ce0h5F>sR-*8UAiqZvE}e&E`|5_A{MJ
zN=j;ZpPnryF1}p&fl1}36b%us$=|N=-eqifdwcurE&3W7Cmz^7&9k$!vr10BzAyQB
z-=XWESzA7NyPP0-mubg-$Y6vbTwu}f2~m+5C4Nbd?<~3X_3irid)7MUhN^9mT6*%e
zYm#M7POWrY#<EwBj03LUG0I#UwtCZ#pVEs~opQSNa;C=VTh|^v-zMhn?moBhE<@Wf
zEq(p#lGc`%raPA{y(6oW@ZzhSWs!^egoG<A0@bebb8-sq+gJ8Bs`)kOc*X<F{4-+q
z?`&;rOZxZcXT`gn&wJQ--`w3D{=-T|h2`MEgJ2zwd3kyapv!oj+xc>X_VZo@FLHLt
z%F+r73JQpg)jbnw6|sEhy3>u!>?POwWUaSl_D=HLvv+UlvGV)Z-+^v*lC=MLMELBr
z$*Nat_cI-sVVLZ5@Am3&{U1MmC}?YQGYH7b=U=?%v-g|+-Y-IC`S*Apl>P7z2@wGu
z1$$<e>FUtGcNYGZXU4Xu4>tby&N*x8#{wQ{>;Gz3w{7HK^L)=*>jO`Y$zKG`=6<S*
z-o7ux{?Cr1zfaiO^FQ5LtrK@$=#zeZLz8yA!{T*06(4JlfO=dpK|z<E%sP7Xs8zDL
z`F6GITSTg>tLJWXTYNEk@{AcPjP0tvXn=0H4*CnKGvmcYMNN0yJ9g~Yl3l(JU%cqx
zleKywYhV3M=Sr3-gTumrg!lLMN*E+GTzoLe`c<6#&X~R%HzFoiul#+_;OVa!pxXqG
zbPE6YdOiN*^ZE6UetdlFc7AclEV)-HUC(yug|CmhD*65G?d=m~qwaz3leiilKXc1A
z)qAg}m3-gpwEC)4%=9T!RBCj^x-YJe-=FsObkM7P>z4#+?kazuckN%?-YQN;wVO9@
zYUt{2jmYTG{GQ1mVVJ}cSO2$ECw7+zLqKR~YyIEX@t|JuzmNU(pne+%KmT?Qf0wU`
z4V<89ChYiPtw-q8+!DWsmlj_vbyd=Q;up(1f3uo=RBx($%kpKHv#x6F{<-;_;mSko
zWw~q;G5Qm$|Ghor&G5HiVoy(x+VwrV+jj4+o}9gH$(}tnb3e|`-*<C`)z+<Br)4ZZ
z`RnWJ_8&hg_C5w(l+-1v&A@Q=>Q&HTh-`c^Hxl;#`BU@owfA(r#9Lc3dtaTNbba}X
z6&&%kUqwMTL7h3{)10j$#Ob0W7@{@x=(*_d;@Ig;O-yqOZ*R+$4&82PVPUbL_V>4I
zd52fMx~Cr#8w*-dax~8;{QKWmuU>J@^hvw+Z}<K7%F0SHZUaNm34H=0A}yd%h^0%H
zGUTx{=|*qkIXz9+d4JtsgW6vuK65NCzPav^qO}o!e{_Dw(W30_3=AvuEZH5h3(lR}
zYtIn4_?1@7VZ~`Tr0mi^-gLXV<k`}z8WRh1_MDsl<uJcv=+xALz1hE~E0n*xb|}`&
zM<>iA`)@-7gN2n9*JIFS?>nE}HQiNaD)aAh)ZI#seJi7?3r-(u<px)Q=gywZEr|E@
z>~uYszw-6wy1!K{tgML#n^>JHIwN$BG4tCrfM#aw|9%k`5*7}OjO;wv%pUz@PMgW~
z(w)EmzIgB;VdCcrsaO8)yYGE}_OAEZ)z#ITzu(_`Jm|Y`ai@zCsH5cJ<8x$7=H)NH
zetkY~|M3vFK4={>=$g0CswKbYU%ADLbtVOppzit~xpeL0g>{hmsS|T|y*PXG2J3-q
zYvosQ_0NvIe)E0i;^NTleY0Zw*Ela;<#6vQ|AWiFqxV`)^x%3g*FCXL;}q9iN%d`o
zS=W9Eb+Yi=d|-I=_%S1cq@*NhaYIdQt#s_?8yk}kU00gOAt)&5`);%9&Rx4+^_b_~
zxv^qHuUYP`h*e9|9zJ~7SpV<ye9&DDjCc4HW|-&8g{_Z^eGghJDIy}mz)<z=O(*D@
z=fLOhudRLA=*TUmbAVmGMxp2KojV5E*K|P3n?HQ~m|0X?Y;wJHrL+MH=*on(b~4Z3
zA31u|^~b(w?IVi~@7%f5vhVb%Q)lkgf6p#0F5c`B-~06O<7QFqum_vZ+a3P(^);w-
z%`L9S@i{XyQ^Gin2egkG)Z6Qtd+Bcn-rk#-N@zvoZdS+2b9v2-Y77r<{Zrk{>~kcj
z+TypriB<fxzq2F1p4ip3etl#03!M{ltzMtCtmti7>~C^vQ(449<HJk1&ZpTQZ(w9@
zVGw>$mT-J-0C(}-9fi#9eKLZ_7A{=);Y-fH>j|E6a&lIW7c5Zt^7{IDue&DeLDvXr
zhpllaDl%e7czbK>47=K@z3Z<ZKI|M39~s#xsO+}IV}1GU&FTDNdNCS3?0hmE^7VfN
zK^u)<F5kJXySuyloQ1i$_`iSu#8&$HUSH-by=2J}1_m!LuYjm1F7@Tlc;{_m;pgX%
z*;^&b5D*g50y<#)_U+kw?2V0s)9*yR`+V-)IdCWGl=k|B|Ns7ix?_cZe!RW^drOoq
zXq@27+uP!xQ@p2IFa6zlgFu2z>62Y^w`swTV{D6y^%@NWEZS#=p5J?T_5>{+dx7;j
z{*Iv!=cip&etjt`^u*o|>n>Kle;4ndGHq*u`!P?^T*YZtX1^=dd}c6A^ib)!z9y2n
z*X{C(sPgx74HBIu|IW_5ySx0lq`Y<68Lzn}_A`Cjj&_T4C-=HFhsW1$z4yNU?rYFS
z)IWdzq`kd3<7l_I^XjWiJ7kZ6THUK#r!$-_k8NshE<Gl$7qh|R?lmW+i7$G*y}j37
z@qAqJ`kL>LsKpmK5+&Eh-u=GXZSldC!OMN_t-hE6n!iYt5fWmuwzls6md<&&jrZ`z
z<l`US?XLfOCVchPh)pS-qPrLU7G%a(uj+WD$@6Tya_?3y1H-CrKWSc3!A_No?+^Yv
zCOysx(yi`S{P4o&{EM2zS6mFYj&1P_3z@c+cPgtp&$*K_)(3P`(zwf0W*l1T-aTh|
z^6@?iyP6#a`$}F4g{_avEt|V$jgC&#77vNrH*SE&E55#4DLto1z30#^xrzsj7M7Nr
zkLBzCT<p4Qvj4@4j2;O?CyD<*pU;ojUAFe(S7rA;k$u-POm1vS_1^p~y(4V((S^?K
zEgysZZCTCD&AYFz|GjTd@xHb@wXvXS=k70;w&%ys{W#CIS|@1x)`Eh93zE;DJ)5;<
z{nk7Bpsjbt_jVL6c71iNmfy@QV3l3z{q+nRN?(Uf{w`-xz|h*->XyA#O=%*BeC?Ns
z=bpc)<6ElqIssoTIgz#Vh}nj0;{&&HIX>y>n^>urzvBAuxc|_xZLxbzW%kH7#UD8@
z(D{_@dFa)h8oR#bPX49x`lPM>^%ry8r`J0v<zH^PE0OlzaLdtiU#~^yzwCK_c6K}H
zUhD6xL$rM6T8Tb=`t;DoPGNP>yusIZn>TO1yfQE*Cg+po?Cub)qmTRT^?LecESqY7
ze~a9>_}TW9lR_R#gA#4>@7YY5HccwVy6B0=j$OOB9)mjGSFc_@doMY*wYAmi`InC$
zH)hmUSKoD5*VNR+_TA)q>C3CDr~BQNwJw_>^XcNH`_qqsZVr{azoT&RLEE)2jU`1z
zmwv9hxgn8xUF_~_Pj;2Q?`>^u730s@`TOs#yt`I+c9ou9vbS4Y|C*%z-!GTN-mbO0
z!fT+ZrL`$Zy~I8VZz#4}R@mpf6=QjNb9cbBt%qOinOn`$<UY66efoFB&H4H=`(=+9
z3GDlOO)25R`Uxjudas?Z{cmQnimUru?f%W5B{-Is`Op08{_xJ-M|(r=S#@2S9nE{r
zGbiT3&C<rB=QH)%x9NVL+11r`Xo=_KmO@8I#zl)3O_(?D-h;TML7=0i9$b&F7wxO8
zu1>zV$d&iqUh4-cnwlqj*3CX|{eBN~r;AdLy8pbKqKqSZSAb?mUoM^AQka*gC#Gj2
z!}9dSi;nB@^|2E1`|D(l)6Z?GIN($(BO{|A)Y-C8vr%y4#*IH7_uKoddjIYn-%KC1
zp7n8iZ#|f|d;RIH+1Eig9GLvvb>eA}&m4<DiSV$nSFC)JpmWd9%(LC?`8<zPQBiTi
z>Hl0@xA#_?Pw`rM@$2(*b3w<}cCA{qYFfs6$Gp5etNC+Rt<pMj<j9OG_m_H4?>Tps
z_i3Qk)E%IknWgr2H#ak<ot>rH!_Cd@TeW{(^me}8<?qFgHM8*^y0Fk$_txx{j~+dm
zFl}1erCYn~qibqwXRlQLwVP0U{q}G0$Vq-{#uB-FnRDpe+>$t@;^y@0tQ@j)oAmm_
z7d=*<`QlH7YLgQGLDdJA3`&cuy^YKkTm1c<_TtySXBR8&{`|@}`rTiAVDs5a{`XqH
zFSxpj=iJV1^SO2wZ%?yauPLHuyP$wC`(m+P>@JbU#>PVyrlz8{RbL!(a&%U$Ud{W?
zvg(V5T+Ii^HL<(HEYv1?fM%(7?A~o&aqh#1g1H~f@7G-3@l1D3^6@?^{_p82DGEwT
zOzG$5tSrCZ$}KJ+EZjV6)~siF7axh~#c+s=izoj1dOcp6cS_~sUh@kJo!JxjRDI3z
znPtMMs;cVtI@?4FboF?A&BxY@rl5h$<YYyGqMb5xt;@xZf$o;_^6EOcwX(7j)Vngs
zy|tyP+3?k-jT;@e=hfH#`~LoZ|B)j{*uLMbjop{ceaZ{A7U1_g>mx^wnEc#zW|k@U
zwr$%E{rLTU|MBSjy{)%yMeW@hwN?yN`=+F*aB*`>zqxq}Gze7jAt7<j%$c1(KR<uX
znwhaRD(B7)L1uP7m&C+{elI$=o}F#(uio<#G?Vz^;$qMi;O5ubT3R3ORli^8-Y<7!
z<KcoEQQmi?)6dRoy>KBQaZll6H=mhCtfHcAhi`%!*qXu1IFfh9^r?DJi`b(d462&_
zZNG|CeS6a>svRcrN9Rr<Xc@RoMSz6;mkZ9i7Zm@_^;mnC0n+NjMqd2uruDsL@%e};
zY5!8*hA}X#dX;m>!icZ2`MX2T<B<1J6I~cruI=|MU7e?@@cPM=Hu0d<;lX9BN3ZX1
z&i<WQRjf2o<esgV^51|dqE^f?&2d>Di+AnV@!-M1W(mWj76G=vprEGA%gYkq-PtK&
znkB--%$%5>-rm#01G;e|d|k}Nm5Is8&84reJ)Gz+XZUhXU|?WDK>=uzf+6AWudfrl
zmi{<y|Bun#-5s>=;>X9w5xYuOrpB+~1l>k8$F5e2olk~=A!c_OZ|$!y2SM{5g^!Od
zbZ+M>C@ONQtFr@L#3yTAmT-Sx?S-tZFD@=-2VDdG$kyC-wps3nf4|>z*J@Ao0!8xf
z^7q%GUq5-$q8q&};XnhUhORDafptjo_jh+ecbpmK+%Wj@`?vGriwerh%<lbiN85O%
zK_}2_h;V_Hc>eqMkF9#b$rPsxC!U?1ZCLQYp{2cjaqR9gtL*vJ?<~*EHs?R^)}aG5
zi?%uKEGU12E?WHZrR2@6t=#wP|L+x05E2k*`0}M>^19=~{x*%EVeB2UMn+jzG|tSo
zmw)*1p@y#R(UX(aFK*2acX4;WUL6aXqrSVlTv<(R*~ROs(6QWSXJ#tPMDM9E1l@bo
zDXgxf^QP=ZU{aFOwe|7(Eo&>Ps+9Eg&o8;2?W@1%1Jk#6ceQ)=|9Hgx=i_mC&|-~;
zZ{GCu^zgj7vr|}HFNT5P%bT0RpuXUi%wOO0vOj$Ja-@w{+92zS#>2hUA09Y@MzZ~F
zKC&n&D?fbuw)fAU8Wk0l2gl{>UFz!W7!r>4NJ^MwOz^7^U;y3R0J=O@;LOLT)8n01
zhCJ$2pVtth=U!A~BqS{S@ud2ElU?t3y}!O`lM%!A!yS(vJpz>lA3hXlh;XT>s)8nA
zEeapCocp(a|34|v0<<qbrM*{QO?q^s)9F0OiHlsj4H6Hr^vGBWF)}i4*uLF8DoP4;
zEvKsYG>5fe%nWbdzWsPDI)7`$`I36!%=djU@F5^f#v--VdUoAc_U>ieGVl10oV)TZ
z^+&=yMB{wdg-(?2?@9J|jE%n3qNP+)>y=xuOeI;^NLbBe)hhSr-yht3d!Oxj(D$~*
zyMD|$xi#nRuSI`9JZ5{o$^X1d;;W*?)v?XX4lMUybMm>7tK%i5C-def7o4j<U}o{l
z<+bef6{{!w*j(GZb!pc&j@lnuM}iJ#=l}VracWcftm_5Bo}%|SWan~iJhIL8e6@R6
zn3$UHtd`o}-)3$-fBZPRcKEs@FD@=Vd+Ynp=kt@_-P!qd-Oj47T29W+t%XibOyF@?
z&=#DeXJ=;e&dWa7#QNhwGk;5AQIV08lT**S^{ZBaR%dL?yu6Gp`?_hxhlD@>e!pjX
z{_Feu{+1RN1_uuhj!BazpIw#9HPc6pMIJO0`0?XMwYRI+u62!wkeD=SQVVD%6jTdl
z75oL2=CZQ6MH(Co9WF{b@%!#%{5Uc}(YXM09bYo2#EyI6keaHhq@+~vF6QueGj?|N
zKi~KNZ=F0@Sg!t0A;b3j>&^4;ne1A=W(^N$M^jqbvWupm63;CE-kS0~mg~C1Rv%px
zx%mTVWF};N`uTY`HYT$lI(#@VAb^44#`b*qHeTtpBL8x2J-xQot5+My+1J^a<=wgQ
zqN+S&YZQ;P84o+ZTuwo*iwn!P+}mxSfsGdz7Bb|u>x+ttO5QcD`BCuZ{(gCf!}q^i
zXJuzAPCnW4kz0RH1873+o-OFgKVg5Hz<mAk**29%|9;>9f9Tvfzx=#&b1Z*6>elah
zC)$1V#Oc$`yLay{$T{98Yc>CRue5p6pC2E;ek=I)CK8m3f5)x&R-3G7W+rB6X!v#A
z?%#huozh<a;Pv|bc^m#M^PT<SjPZGn$FkOCFIto4+SN*(xBI<D;94@5w6ye}FPHt@
z-lx0ts%|S|#++A#i+ooG?+3X4e?gA->RnSCvVZ?tXrsRFqUjbXRnQpRm&1!^OT;;?
z?OkOhy?x!k<1hA<_qz&o=0<H$KCt<<6Q~EYUH(IVfB*4gz0wzV7C&dZzI)fMM{Bp=
zJ2X{0{0yHyW5f3Qb<+9!eySZwdfd-2Tk1e!=C*CyZfr<oHp{uOKzKot&vd<5P%~ij
z;rJ+SX=!OtujBcRH#awf=LBjaA|yZs_0HnwQalMOyp<*<+}Tm+;o)H*b%~JyG#~P$
zXy>_&o72y~TDy7k=EM2>|Ayr&w7V!d`uOlnnluSiPBb($R8_Azeet4TVPPQ$AD`K-
zX9pUYFJzch9iRPpSBHyI&CjRPBlcFA+Su6itOJ>HsFi!-gb590Z*M6Y7;L!rc{`iZ
zM2`J`K5;Kvw5Vs@#?6}#gC>XX*Z-Hzy|rcKcc}>PloS=viO$dG*YCUcTe849A?^3K
zw-I}*wqE>x0(1c;=!$5ii6<WHaa(+_k(qtgo$~YZYzv>Ak=*m^)#?o!SN?w<3tBim
z&*o-Ag=g{WtE<J&&9m(eT^%;FB>&yr-R6CAwxFF-VoGbnZdWam#xn!=PI=WT9hKvy
zjmx%OxwZC1VU9IhuGQJb*x8K?JoW-H)7@e_FZKAI@c+Yd>XQg}siM>M<yY9!y^PEh
zjT4;~uc|7k<DYl;Uv7b3X}-m(?(;KaPG4KAe~aHfuR!nj7ax&jdgi;Xn`Us;{5mqL
zMlV=IMc3)wPfNDvf7o-H7yECySJ=CYtJD7W?2ve!QkNGmQaql{V|!kFZf|FF`1Bd~
z3WRU${O%s`B+(({|Kaz#FE1_izOk>?Iw&|8bb;EZPeng|{ycd6IQztj6G00EQj8)e
zpD+IRr!wc(7EW=!7za;J&OLkgf{rjbal(T~%7lZf)hQx6D5yzT-H+q3-(0JOvAfH7
z=RLl)H5;_$)}XJWBf}u!5#QJU$?x|qeq{Cj&&U1C8JL+DHNRLS-Z(4psMFqvO>2Za
zx5;R3Ot$uuS^g&Ndye&Q>*~6b^K8>6Z`Ms!{=IwliHW+>(XnCE*W6Q`FyV!)%lp(B
ziKqVlT_|5;ddJ#;$AEQjeErPlGk@RVHz=NO9WnpAMDLE;-)4Suty(W#3NkS<aabCp
zXkj4%s@+db)&6+NTR)OVTB79pyV#OaTW+UMpFSO$r0TuK>VE|2+S2B?R~Q)?XPD>T
zo6)zw<fRY~+u;k>KR-L`?BH;q<9JDF>BBcSH-pwbyn6NO!o`b>_V)HIt*wgM+T5$d
z*Sl3z><E2c|KR~+-S6A?7j4-h5*HU2vAayS?%(J6(KUaLc8eE&c@Zcg4jRcwI@Tju
z@p9?(4aLv>TH4z9Z2eYW1#N_6VBqKH*NNR#awV$7O17w|sNmrt)+^VpIV}tT)!Q?S
z)A_EgjW$m@aMI;}4BOYQUmsps84S7<Zk}Cj*S>vrM~)o>UE>0pOs=V|ZI_!pdv^D>
zZDtJD{>r&08AueoytH)TdS_?ni4!L#ey$2SH{ZU0v3vibMT?SN{GMf7ZMN_8-1jrC
z{`>PjXk|#!&reUquGf5cz<BHSZN`ZI)#5A%bviU`Y-BPsGsEiTzkdA+T53`F`I)bY
zsp-Py%h?kX6Fq!=L5(nj`hR}{*NZm4yR)+yG$r2J+WO+%JGY7o3n5`)(6nGmYU<3^
zzAf9f&0_tRl9DoGFPq!tOP87+AMXbxp^S_Shx&SZC1vG_6DKyFoo%kHs(SR*);9Zi
zP*-%$9Gh2#zP`RE&Yze6RdsHTB?lLm)W;d^{PK^!yu7TTq2Z96tXyIx+tk!FVdBI_
z)9h<Lr%I<~2;d#lQ40*u<$IO4_u&g8oucsL2djToRj}zb>@GjF`2p8VnWjK)=X%=`
z+twG^JG<^3Gd7T{Qv37g)rG5*9=qiVZ;Aamsd#Z=`0+z$qjyc*xBsn}Pg~sT>yvi-
zHm4t8I=Qp)ozjcnuXW^JKa*tqp1Cq?{%NUS`?7exO!GRo^3OAehl&?(=*+lqz2@Sp
z;tC({=1aj=E(eypcdXxCvf#AKB<;O|+kffV)VSq;0B`g=o(vitn8?~MXWQhXHv7XB
zXC)=2MJr!iTN};6$>|sqGiR~4B4+EU$g8)~-Z}bZz2z<*rRxflm9suhpCPvK>cy#`
zVd;rer}XJHbab4!$<frnEw1<A*Voqt#l@i2aZODslhQ#29|uD~Y;5o5^z%#%psvrF
zH9G9r&WwIiv+VpobBQgzFIJr`EYWoF)6Y3qZ@8zWqod=*(Gx6=0y42If`St_zj*)t
z_`zoOz_>U&6SLZ1C7@jp0U9EFYkE35<}_Z+aLLQl^YZpKG%#p*@E}1aVnc&t_!p<w
zuU{X&x3~J@<;%t<X8HF(M-4ZA_lH-k2*zQKCPCis^$mTe{)1iNsTQ2@>&|@zg@5dQ
zdaa;2vSW~8<p2Bk?Xv?d-PP6AU9_{6TRiFSudjS7x;i@M96fM=0d#oSty@u>3zr6U
z&b2OAGBmvCI91THPl4mc{(5^YEiISgj~_qY*qSZwjBU`+g~det57S!K{S68dvavi9
zF9+;kS4jFd|AFwoRnT~n){u>D(B)xcwz9IiaQim5qridyjR!AZa!&PX&Ahzq=32hJ
zasAu2nPqH^n&G1c+5~g>FteSV-G>h!Hbl!F*qnCi+qbd|6DiOlawi7|h7hf(v9A>-
zUAlg~ecwL2jIB`;JZvCcw{J_w#l;mA7Z;aQx-c;Gx;6XT{d6(f!@}UBCd}g4;G?#=
zIMwCK?c3bFZq5Jx)k*Zatq9RtaW(6ma!R?lew;|_bcXZy=7Sap+y8y(U-{qH&vWs`
z1&bFmTg~NT06BPT6tBGe{KEUUd3bmnR$uixH+A}S(77Ad<?m8DuuPv#l$3P3^iO_8
z^Rz|({(U#R5dH2&Q-{ns>k`pJ#{c>6>`9V|<pTAQZ+fV4G(C8sv<7r$^znZA#hW$>
z>FVlk2-z03)~%$(L`YcJF#FmX&iqMPSy_i3AMX#0it2jyEbXLKijgGfQaMRU&>1~P
zjve#!I=tI&`Qg96zkhskQrN`A#N(Qfj7-m!D<PmB-MxGFgyWiROG`=?fG!)DH)l@H
z=l468Eo0leckiM?&}q;vE*^5pMl&y5y4198onA?K`Qq){#sB{O`{Mok_OR8h7k}t{
z4N;rS+j@(Ig+)O@f#LFUe|HCm2H&l_gd7DxWA=v*IbFGOWx?vzrynKP*4Bcm)C(5^
zR8&+H)YQ_>te^hxUmfVOyWP8`Yinzr_k*^aU-MZRwDQ5jhm2FbK!Xr1?d{4M8Yl7^
zMV>x=>g>Dtu&Rp6fxCBW?>x`Q%X7=lUVZb1$N6+`&}EL-uBDkhd;7Nc#fuk(*I)Gf
z`u!W!rvshaX`(*)<c7SvRyr{|F6eCy2??2Do1dJNv><Ht+oE?9OUlX?Endt#ckbK^
z873EAmVj0g=j5ze?7cZEJ6n6!?Afl5SFT)X7SFDwt$p$SeSN9#-@m&@M9g?%s5Y7N
z?Afy~UcGYi_wSFiIG&&(#c<+j(T?4_`CBKkval%V=<w9l)tOy=<>jL$%*Dk83X@y6
zqDsokqifd8pMU>?-J}^aI##S$Vff$9REjq$Dyr?<*Mqe#%P)JrQ=T_(p7U>ygoFim
zzfHV!Dd@%5s*^jHEK$*z`uMzBPEL+Xb@gtD=cS~iE?m5rXqI-m?n%zSukrswKbhKR
z+}@UZ;>3v!$*%f+2dh7vJ9lnj_VO#XJAziq>|zJ`prXR!(4j-eL=9G6%?b<*Gz`4o
z6?*Km96Ljgn{roocVI+B$Ej0ZU%r0zwDVgUq^P6AvvK3b8J5M%&b|+2V`Br|V-^w`
z>UnPYvSmrXzrCGs`l;DkEJc&aR8BYDsIL0fZ<FfV1Mk0lQPlC~++Axy#h3r}YZk|q
zmuP}YF%v&O*@Pqmi4QL>D&N^z%<k*!n`{@iHcZ*t8nli_zC1ZIHC1(8%+92ZirFd$
z4<3xzUuXO1(W7Ibhd;~NR5TPnKNtCD$?Jzxyi_-B-aK*Y)Tf(#lgr=V1C3X>KCb_J
zy`EQJf4$-Q@ZjL)+TY)JO}qGmG(<q#15~6-*T?Pc0v*(rBe%`X!GU4Yq)8hJ9v;%X
z+4AqhLub%w6?5lq`+M-n>C@bs)6ctwg<V^*kk@Uo;Qrrt-@EW$N(N0Me)&=YS_zb#
zcTTQ*-aNTK$Ls&JzxZjEae0|9sEM`XeDR|roOkxu-_OxeP++kC_p$%@mUH`Rf4f}Y
zed2`2p3mp3AM0LxDbec&Dw?-$-MYwfX;7!Eb(w;u=1IM+pn*1V{Wufp+ndwRx4e_T
z_Uhd`H%CWCEp2Vky*4*D>@Rrev?hN4y?0x0zWVj`wMG5EJsE%G|2>q?;i}Wn*FO$g
z^TZ_(tTnab|KIO|A|fhQ&mJA^-ck8kjfd^<jPvFi8X6fH@-xkHXPtd*vHJJ-_n=EH
zmD{HE9Jzg48g!}5BvtPRFJD?dO5Pf!`|aJ`?9cO9ZL<H(H_aA%c6N6Ag$n_*uS@z?
zS6kP8o_#-J&i`xM_qBfc@}+S8^9u`|Pn<t*E<M|>*6LpU|G$Q7KVNj0?`(Sh=<(x?
z)!*M0UVov%%*^~_di~Gog7TY-o_guT?z-Y9y4ON4c2~>m>+Abp-;$J-?XCR$Eb-Zy
znaTT}nVXp<y}!5DZ2oPrZTpTJO7QHc{;sz!et(|fmJ}61LBSK}&TV^n?|6a%Xb@0C
zOKZ}c`NrvdpxX0UDX3xxRfb47PDHKN{Fe5&MVo&Kzt}a;VwcRKld6-QW%tPZ+xR{q
z>Wbfq6ye{F-$04<iNxdoGroC(jz-^{e!g$@!Y%99^Dp<C3p&YVTi#tRb93|A*Fb9(
zy1Kh_*DYSUl=b)b_s2J-o(5fNI{P}~yxLDcK0ZD^ar$)gWsiB-nDyfJbi8_%1sdvl
z_wL=}Rfn&B{r>&&gM-bJ5{0zG)@+bS0ag6#J_tRCWd5`^dV9h5cd?+Y@2kVsHhC?T
zx<2b%LP7$=@qYQ^p!+Ge_PH%S2--04<fQPQH|h4$hBY1nErqSq85$sUK;i#?wV(y~
z(&l+ncw{BkxAV(K@#r%)?Af!2lhfekt5-t3TeojtymP0dqM~Bh+Kcz^_s^OowffpT
zu5<HjwI$;g1!#Qu^?JRsqT)fl(wN<4z9Ml+`ArH7Hf#{so_~K@4Ij_-+qbjZSIr6b
z_vh!6x6|R$XKdJ-eLZSVUrA|c?`lSQhNx)JH9}q1<?j@XjfJ(t*31z4y(?_>(Tj`S
zb<Orguin00{QA0B=fFV0x-X06dw)bsK54S9+V?@^-ST&L4$ieMpD<xU1Fy8%f&2IC
zW3s&@-`;!w@Nm1ZP=ZqF+Wedxm-O`IR}W_2y?b}j2O;n5-9k%)ICsX_J*u-4jq5(Q
zV)yRqJJ-+6nk9AR%9RIiZf=eMZHhZP+x*=G@ATmC@OEYQz6ER7o_%Ht>R>Rl^C@U)
zaqTXDFL$}P%HW5ty1M(Pzr}HJa*Gx%QhPFQI#L>fGBdO$?e=vJ_!O_K@pJvcx2N3W
zFSBOcTIYB@wxjW05yvt{_vs!f#yc;u%h`E;_~6@aRbjcu`MSeP$#*X{fsDv#vdnGp
zEG+!EL)wd7R7~tpiqXTb*W=}bCr2eGE8G43a+x#pf*1?qbiLT7*|Vjm=|m=dmU8ct
zajdJ`ceZrO^y!ZeG%|xOvKQ$RH=Y_GzydnC1r!)NC5_W={P``Zz4&5B_4juR_w11Y
zoki#1&=7mhTC&GYdEbvm+#w+$J~w80dU}@SYpq?i>JVrH&D!YgN~WfzhpvgTFz(#B
zQ`v6Wwryf>-@biZC+A_io^ip76(?RXOrA7J=;X6E_wL2b@KHPQ^i$#07d~?Kbv@SQ
z?>de>EwbGAb#4Al)jci(EHOKaSf}g7&iYc^yJW=*j_2p*I#*ZkzIy!2moGj^uIIc3
zSU}CK+S=MhJC7W3Nl8n)wUn><U_<owyoGDl@a!&s-?o1JdXSTO*qA}rVV^Wmj8;`w
z_rDQ!O-oxF)KcD9`}-T`-a3vZgRBP6%1X<ss;UQ%9~-YLj^vWm)Y3Y%$hCV-)ZrkG
z-qq|gPCPAgadlm|YuBwu$!TY1B<^oIp(fSKrtUY#!PS)&l%bbi%DgYs?->^-=QqcK
zaq&e9#n+i8QnQ&rC*6bgC;k2X-Fsgcs0ZHB!O_yz=I1gKR8FAb;AyAKnYHfouslk4
zPF8c4_i2lp(etSOwBM68B6<5JXxA!C{(M*oR5Zo0_}yMRb?#iyF!o8cDtUQ%78VxJ
zQpUKrxEJr=yL)?cM@2^~ax^`uI(qczj>5-mn>KA)V^tp=E&cDya(l<+mm_O>+S}Qc
zl#~{PtzH<SweVubg$oxF3>_F4K;7RHCp<tq*h7zh&bzZC(QuE8+GIr=8=1z&#tA1=
zUc7kW5F0!9$@%rGR&k}Dn{%*@SNd4Y;gEvQ&wQs$o7QzKR7-SQ-d(GA7kH+6u|9}2
z-ex*q<o?BrjsA8&S>EscE_WsC>yC48HPrp*$r$cAa{apa#fuj|eE!_Ld$;wk-@h;3
zzi<D=X6i4?vonp;jl8#ctiS&FwEq4h=jK{ZoHWTuG5gw;D-ohxA3r>FUK6n~DdxG<
z%8xeI*0)!g>X^>sZfck}Pi{J&XGL6fwKeFzI?L^akB@QkZrr$J|9<&)e)(y8)NXpm
z$IJK0ST=3iw8>EZ_ae3#G5cyHLqkIs6>g2{Jv-a{cCCD7Zm#StceeggQ}=#3S;IX?
z&Y$N8IrHmR*<0==QoOfr-wuqAe;@L@!*BUv&>o%G-DRNbex0uAXlqM<{i?>n^y%~G
z<Dy5*D&|f%n#M5s(W9i3g?r=r|NX10sH(aZvv~2^sI6STzrCHz(>cSo+RRxp#>3H(
z@k^C0=)|<|7xr|Py}xH$^Y`m@Wji-Wv&zoSE<i)%LWaqUH*Z{ui#I>1e(~i?$?VsG
zT2nzCEl|uZ+_>>#&bb5w1$A}y_xu0v^JN6Ln$QxOzR}Jg-kq0BtNTHvNym$$54JF>
zfd+YOtIdjviy3XQxz3$A<KpGTwakCMUZqcZx_aK-U9G#z-+Qr@gQl=%&YTJAX1)5e
zaN)ugD_07hJ$mdI=nV6Y{{HDXWvkb&J^J(WbJc!P7RLKEpLzHFzWcr}>hR~NsHhKT
z&F_1h1F3#|te1m_$3*)5yLZQC8m9*Y1SnWNdv|xYhp(?|PR^SduL?@9UcCys+wRGo
zWxlgP6QYLeUp{@>%5V3B0eoT8)3jo@#e%uHxuAR60|O@>odD{5fcC}S-kvZ2`KRpK
zjT;MJlv>3^L`a0KkL$g0Bci)^q1$4?($dls=g))c!iAS#3dqRxbaZgc&YoqQ&bMjv
z=7%p|a?bQI`!Y*jLZZQKv14+w@~YLV10y0dB!4J!FoCvf$p8D${^9fI%{%)XgY4zy
z<>dn>|5)tazoF)5(d^k7rB-u~URc`J#s;d(r0kLmBm&~%@(S<GGL1R9GI+Uxfq{Y)
zsG;%f>}>Ow&q0^Dg~!*X8kQWBTeW&MXvS&L`urzfQvLn?LBnV!CL)T8iUF&y2CNJL
zT_790^xWb#Yk0!f#R&GEPBF^4x#{RK1uc7f`#s<9RXbl_^IVdrZDH+_4I3^zdcAq?
zUfJ~X^Nwb(-)r{lvvriOFRz?^osOlrq+};(n~as!tw&ogCKxQ(woUBk&z}{ao^Z0U
zu?YwYHZEA8FgrVHLjt3iejLwKuheb*FG_YTtOcD3@9OG0sZri-u^>CY+!1#98ixG*
z{MoN1Qr_Bq`ta~@A?u7U-@bX>b7nqY=P%WpcIEosu+>v}en?)qdiCigMzz4ez#E&>
z`9WKEwrttLP$710L&8C(HBnnn9lW|X;?A8rAO60tm)Dxg<+W7k-Me=aPCqq}>b>x?
zBqKN1wYJt4wCF1|R8{g4s3)r(zAoYBrc~v5r_Z0~w=R3LVb`|L&(AMjy!ddAj*ZQo
zR|dWeVSCeA=e2UrwW+-HsK&{ONlZU3=VM*W^2-YsEn?!Aw{ywNe0jlCL0S3mtEi<F
z6%`5B*Tvr0U9N8;)q69hy4o7FrTyya@c!2_XgLVMeG)Ur>;MY`=oG!Mu(mgEazG6)
zuGXX@$AAC)nfUkDR}XLR!;Q@B3$A9JeYQ19_tU3OpiV>JdELn;LCc2zJmjyJ;9}w6
z;Q<{%;?5h^(baV*I)85~X!7v;`}^W&!$U(s**Zy}dx~-TIgh$a)lN=KWp8h(a-Cyn
z$aMeMZ3|lqaCuqc?{9A{%HBwP`t-@=^K$?B$N1|$Fi-z~q%ga*yc|@FPRThFyCp;L
z(xpo|QQ>;iqjMs{HAFxIWF8(IpcZ;t8yo2O!`$55MaS(bKe2dE*K^ItSm9f0acZh|
zxQeusv9a;S#KUcY^W(W%nG6jLL7RnkmA(cwIah?ND!lsS?OWdZ`udAIcJH>nbN4Q2
zyZ4kSBA|m&w&&eFbhKOC^?Y|@BjX&~YBB5bcQWC+Y|V_Vt*vRvMl*S4o97?<_xJbN
zW7gKzAHTc|c5!pNRkH44lR;Nkm)qWdQ>RaNUVr^|4PQ8DvVPMhql*<885*E_gjPO(
z_xA14qut`5tM-20+Bp5uqokUzSHle?cqV;@9FXYY?d=>Aa)o<yc+Zl>i<#N^<)-}E
zs~fvZgp-rgY_0b6)4FX=8dJSm+S-&%OhiD-%d@hx3twDNEGaANlAAq!dizrE>0WXF
z=iGdHdb;ZI={k{3pp^0JPO#Qg$UuM&XqNl-_WXY9np3xLM;Gz(^YeoSnC{<~U%7H6
zXwVyUsMqP~`rY$DV<Q&z|7^D9+%#Gj1v>fI%j?XsCq<TKxwl%*+x<S1vuEc{$+KtA
za&U5Pd>Nx0`<T_yp|H^K*}1vakEG7CD|ozo_fGDz?FQqn&d!7E@-+?X*6F<{u>ze{
zefI3xi>Z4HQjBJ%1Wa^V*f4#%_@c#&1!ZM>UAx5|zP!BLqUy_wfEQ;zuZ!E;b#rri
zf5qK^l_AMh>p{oqUj&^KdiK4!&dV1s4op;bSNX2$@9&>;a}%qlr>F8dP!IOXm5?RN
zmMz-7TRMDwoNIFOVhx$gVwacs9^RIF8?<AuD{D{bYjAI`p`oF0eml5|!A8t!w)lFe
z^T*Gh50~5j)ig3TcIVZvj4LTIiL3n@deU-b+t-Qb_9q@@V>kfX>-+Eb`+li7BM-I7
ziI0!<cJ%d4o1?F<zkOHVa{u{Wc6J&X9M)xTCh+K2?(6fNZRUCH;+;D^j~*qheqE62
zwph^8((=XY*TQFA-QAPV&N3}q2|5f2G&!2GS(U-2=EnuSQXi4U7d3v)>gw#=sI@1>
z!ra_kCvp?Z=VxbUuMl!y5}+|*>eSY`*5zK;qC!GizJ2>vICt@qB`nO$%xTGifq~$f
z??K(CC!J@XOWmt@_wHTZx6;7Ciz~8u_N(#4FW$ZT_OVxU+An4tnQ5Hv@|dfY>Gt;g
z_8?2kn{ifi`NG%59L%r#EdAu!Gb@ulOBO9+vb40E^ib7nsnE@vH-DV;uWS1H`ns}}
z)vSlA3}32j?f(BM4z!SB0PXwz`RQrdN@XoAF0gkN?^WQ?+ur}8#402-wDXv-u<*vT
zv$G8Czu&ogcVo%Rpp=vppMX~7V6CYU+j1ng<=xe?oIihl|Gatg3g<3fvBE<nNnBjK
z{m2oQlgIuyH8IUTZz}lv#E0WN@yV-L5*ZuTuh(~Sa*~L9#H6I8^x@m>eD8bJlD%$s
z_SN2I4DG$&DXiXh$ZY=du+<;m?S9`U6=!s3OXlSbg^%6#e7zPe9P)6pZPCq5sf!A|
zzb7M#P&C$)U307supF4t<UMctv}tXbmzQ-Od;RLwu`TC7Gw5&g>!oL#=gSorFY-}4
zd}^w;>T}R70CCUX-Q7Lu@#?U(LZ+==6Hh;l*j={v$(^~@<!ja*o?83&>-CCXUsh(^
zxqZ9(iolG{WkD-JYi3XGJax)z_f<o|tnBQC*I&Cn_MWCwxbi^rlP4)U5gQy#^f;Kj
zyu6NW{r32HziaZ#moFLS#m2X3YiMk+ypdF~!=tEZ)6MHwuU@^7VItNq&f+MNV6^9B
zsg}vS`@75ijb@}hJk%<7xb@iL)vLKd74iQ6zxO|$oxe|z^%hT8clYcM#on2@xuEk+
zebgpr=xJ$j$=Cf*3|kYCc=g|>MFK30pwmx_i#KPSJAa=4{;zA>-&CCqUVZh(rqu2y
zb5_3v9S}C@{87-1LrC)Oo*tevGmYI%@{DF46Pc%;y5{$Zilz;2x81e0v~=PQGaN`T
z=-7Av;qMb69EX&yKY97Gb8Yl?uY2EjC#^_MOjHC7*+2GLDwMzHV_V9BiCc4O`SVU*
zTIvnDT0}};Q*$EEM$Fk0n8@`fUl`T4O*)w}!!WrmBWCs0LkR{wnQL2GSZ2TO=<92X
zS}WEYeS1%)(M%O)kwb?Lx%e(s?(FE8@Q3Bys#RKFzI=(;+o!#&{JmUJak1;;qMb6<
zWp5g`Z{L15n~R&<xuj%E#-6on&%WE*<DQ<r{K<|h-=DpirWdOv>7Z~`B1?C!U;Cv?
zL7NR{`m}A?V#07<>R$W&&AWG3pK<hVZfoxb9muSrlJes9MW)EC?Ci5lel@kVf}*0P
zk1S()6*xdwvS!>lew_XEG~L-BK4)%?`txo3{-bASn=iclQbm4o(8>+9zsq#u_thLa
zZ$IZ`%Atpc+f}n?S{AF_t9q^b<JT|0D%o|<j`d1US}5SPRLHvgUCZ+2%kO4)b#_k7
zVVlqOyTeCKIJP>bacQ<kW#!JZ+26i??R3hV;-wlC6vSY2+r2G2H+L$}?TyDiWY>g*
zi2V8Ur)}RfE{)2#)YPSs2RsW3HoT~O_3Agr&TSJW2rOB)tm~MymDPod7auls<tTG7
z>BaBUvD}_^Rti*G?p!qS<kO;@8yg&p-W}_eE?bA~`dmn1taf?|uK{C%;S8tMS8uIl
zo9WYb;DE!$AD<N&l~=A^>snvGKO;u#M}o=bw6j9JoJ|iV&9}%~d+L<e9IH~VqP)Ai
zO8IziO~}%@^7?Bs-;Kg0`}WygoZ+L^+}_^Kyh>7jYn1LygZ%6n91J3&qMdc~jnmFZ
zaG8Gk_RY=5r{{&m$^|UhJp67!8Y0e#n&+>Z1noWV?djR*v{2%s%(`Vec0_D)tUTH!
zT2Nj-|HJ2%AzCVGYF_6~rWk=5SD-wSc5aU4!{^hAK0oula{YSuvE-yAP<}q~H2BxH
z18Sf?Z^6T+CwGqZN(+jKr9JQZr@yk+<<-1{Gd=I}@7%q6_mkp_=g<2ag{0a12KBmp
z)F$7IaB@0y!A@F0K;fs%oD;Pv6*mq?e4BXX$`#G+{T9vp_SuDmhb!CL%Y*JL-&y>;
z;L#CI8S65h<9)J+LENveLPf;HyzZ^u`+|+Rp{@GYmz8t1H^#cUvd)?{%jL17qvMG)
zXG$Dg7kBsd9eZ<gv+Lv3)Koq3eXeMwAA);nN}pbWQ6yK>j2^YG6FpijC3@Xf_vvbC
zPL!Gc>&b_UDr#y@D?_^K^rlXo>UaBvncUj7Yfqd!DQNnS$ssLGO-v`^LBpzl>kkTW
zhpT;+5@unvn#-p(^%SFMuYW;-K~`4QnPb0x|4uZTnUl3_dX|E}zrXo!D^pX^(9qDd
zWLH<$i0yfIXE=AYnQQW!&5Pevl9{n)&mNhoy>fYZd5az|l{(+vUK=63@5!3HySr4S
zK7ac*ji+Lk#^>kf-4hcR-i#<JG6HQ1e|dSi|E<dQ*YDpSzq&fy^)cxF#qIg!Cl7R-
zymsS8hjTlhqX5grn6NOhXJ=+UZdmnC-`g>_NulTGuZJ2zzfT-E&~Wy8tUEU!pI9qb
z&+}cGZ|yE!xR78L77@`QsvXwzvnJ@bM^uzl-n~7RCSg%gT#GMiaH$EhIF{U>HEEL4
zt?<}H`OM7BgYWDASI_RNecWq4Va^<z#I0YxeqFe18Qa#aTUV@K?_ON|c}8=Wle6>2
zjEhPsDJdOw`TC0<JV-cM7|vC_v;P0SCqG_YT|M{Lt(`eHjclsEoXCk6WntW&fB#q;
zue3~rBxp7cEB0l1{x)wGLu_p9B13(B{oU*{JWLP&{P82AG^ez5YsQ)T_vP#A>XO$T
zzI#_zP*8Bu$6dR28Lof&#zcx2G;Wo#HR@sv==`3_r=sj3seY>(!<Pm*t}K}wqv)-u
z)7#rywk{>9qO#Jn@AjpfwU=K81O_IWsZBra`p`Kj(IqxE*6c6OQmOOKPEG<65*8+D
z1`+{bVQN;}cJ92Xv&Lm@n6i~s)Rh-D*Oq0bU%GcsuhMs}ef_^BW+mrm7&0F`c(9<n
z9CZHL$A7=yKkhZZw;{WNlObk*ovhVdKa+ihkKMW*CG<DVn<oc4hL@R{dC|@(Q$#?0
zImXbLlXsa_R#)%#so+$oy(`LcF!j6O%G$v7*PYj2@2^~Y@Ilw}ojZ3bYHFU$(b3iQ
zEy?lr=Dv0NcCOX)&rgahm6Vh~{r!c8Ys0j;?lH}~>;LWBH@@1p&!4xyyu7@7-THL`
z36Fe0LlSf5$lTdeDSY+nRkOE;eSLi`s=jE{fmWLA+gB&Fszi6%yZG3rJ6B$Rt?H~-
zTT|n5ojv{W`}g{iA3lG0=-mBqF(S92v7T5h%V{`y-~fY`wzlizix)4Jt#w|19dzxM
z$-kNf2Rx#pqg|69XI4$O+O~Ul^d`sKp_09Bpi@B75_y`NnwmBwALm>CBjwYwWoj2A
zQc{*MYi+#ynfL7Z>JJYZ=W5TCm^SNQZl;aCu5Rna3=`?@{{Hsm%a`8-wZ5Oc-@9W+
z#hK?*xC|JNoPF!+>bfYoy<b&b-C1pNr_}kcReMjH&G0h)ed=jZN?MxVtIAX(Nze+~
z`TzesuXwxl`Wv|zCL8W`pj4Y-V`3trsi|4E{`k$8U#mdT1Rmvmd3iZ#^`oDlkdo*p
zK~d4C4PH6l7rjy5b|+m_T-;fJW%I@-Pf~X5+&QzCm5oiw!Xlz%&y}rpCPCo3tToqj
zt!>SHFHg^jcieyd{_T2S{HA+)y86E#$L$||e0;o5@909cPo=LorcRx@sM?3Y!{5KW
zYj36r=qQrj$g1~#XhDtOt~>fslW+2qZ*Ol;^35oIer{{Ftg5Q&q_h8m=G)lD<mc;`
zSj`3b>B_Sz9ogI0uBCmRb<RbA1yl^1nwl=M^!N7%Em8&*a#Lr%e(?fyJ6nd0t?gaL
zt2gx2)ZDJj;9>ar^QW1qpY<%a#S>+=KeY^wh|rMQ{N=aoJqf-W*DCDx)Oj<isj8|P
z%=A&7mv3;zN$bt>{rl_BY_()w88BnU42g=$O5a~QK^I=VduR9Z`Nk(FC#zq`+PdiD
zn>RVrGs?E9I|_i7jhdL4bUfR$ckjmR>w19=Ey^aQrVF=i3p06__1hyRX3mr14+ops
zC;eWsdG?#ylxJsVPU@Gfo6CMot|irIrpxutgS9C?>{Lb98P&*3+NAxcZ917!G;=}6
z$`c6&4?a9RJn8!>{jScMxmHf4rCXouSo*qob7x;)+y4FgGww|L0KSL>)-*$*i}bwQ
z#SJ98y1GCEaUGy)bHa=n8QZN`91nbbecko(yLa!xSZ8e6w#}>0+q5R~^rek!*RJK@
z=H6Txn_l?sO{7iL7Y~zlAzB}gN#`plC>&r6oq757*B`G|uXpL)&&bHAcfI1>!-tJ6
zEi5P74mY#&C*9tbJL#d!xmBAt2b(;5_|WiKTUhhKhE1D{HXF7&C4MZOKWS1^@$+*t
zdreJE7jE7x47yZvZgE0_gUB?K8zy$Oze;}m{=IndVrGT~SF-{`LtA(3uwZZ~FW(*+
z(cIpC{KA|N2jBX7`<j}XHLFfXW^9c*nU<Tq?r8AA$?E<t$@AvT)BE~s3%jELsJcGM
zpjcjBzUSw&*)z;?XEAFTFTeZ}6jz{OgcYZ4mtV~?O*=EA@zg1=&4rEv6DCh?etUcS
z?XUN8_pq(sd>&N6?U~l+vifRQo!Yy1?>sy_Ce(l~ozaWmmtz(d9nIbAmR#yFIb_A*
zgu9@j;&0#F^7Hi>7A#-R?myqoH6=x*A^rQr^X(5;Ud?iGb)C8P;~vmpa79H#=yc_Z
ziVBamLpJ`auP$1&=#Zair>l#Lf`S4ABO~L7Z{OOMFITs*wM{gUx_J9`_pV)5A|fIl
zZQ(P0)Ie$9{@2C+xDx`}E3a!ZtbV^!X6?p}fhKCxPaD?$Dq#;vo_*wq%blIY$8**!
zS;Eq!uxG+~Pn1M~#96d5$%}Qym#<$Rf|e|nzMhtG?(}Ky=xsS0vz<fY;^swa99VGX
zjL+&>X1b==Jz3c~ni}rhiLt5t1nLKaMuILa^>%&!@!Pj)F`M`9t-Vq;=kC?j;i~oD
zi+0M~-k$GXQnH14mC^MpS6V=K5U*T$GABlD^24j)@v_Cun~gz>UQeAmm0%)u_82c4
zb5T(d=wMgS2GV`|_VKN{U{$qO4m3*t@xzA?hVka7PM<b3Fi0>Hla<Z=SSl|d(D2|v
z0_ftlUU6~p<cEh^!{%;Yzuw>E+n>*xrlz9id3Pj!?OL%SLt{xwMTB!w(xVF-gU)-d
zR4Y#pkB;V^d{RZKeCr1G=oeqB0tJ{DR8&-E*luTMW4mza64Tl+?zw*K<>loou4b*c
zn)Tzyk39msN5%DG4m7j#gM0Jq_y5}!%u;*x`t`@4%Zeu$?~LgK?aNiI_s_nz=HPMp
zdL6EBQW6pe(&yK<%`{F=y1T2?Pkzplt689du8ThsP8^SzGG$7~x2rpLSZGYWwEZ1u
zOYPUMuHoU=FU(Nj(9qO8ILEShjn#7xP$BH><;4YBh-(ra5@PaYFYkT#prD|(dEL{P
zeCAl{B;DGQd1GVp@s9q?oSY-~_Ex_QnRw%N{(jp>wU6)YEZ&%R*9tUDURhbW=;yX=
zW>cn2*(31#LBV0?XKb!6E;n`x-R9XJ&(g49fx`4Ec}3BLOP4P<Z`)?Z!pds7LJKLm
zpfaWOr*j)zd|8r_pWm*)0h*?G{o2{zpC2@Q9vP{b^^Ij->-0DG_TFCCJ8ACRxfaFG
zdNN{`1|^=Hq#Cvs)Ym$`)X4+1Y<aeMK3{EYczFA&Ra!OgtM50*=*dfMzw#&hWz4!q
z_x4ursQ9?($(_~f_r2Qi%*RpS!p)nVt5#`=h=@ew%!t`pq?(kR{5Iz95e_b{L#L){
z7rwh=dGhC@M@b<eA)v`*(DCqFGB3Z0Sy=k%)29Rj375y3nwrURt2b;2Fqt-Gipe9x
zlP6CK%O!mJlWni7>noA~TIcSdHhJNW9XH<WxN_yn!vEW@RJ_Y-YiDCTzi#QdI}Y}N
zSy@>s^KW~4dahWx(lIen@zkkPE{ziBgI9)hbax-Vv$J^Ogb4;SpIV*il{N?M#ksh{
zNA2*nwbAWN^>2IySV~Gt7Hrxi<Uh}5BF|#RhSJy9Zi-BK$aCn>A<!YEr>E<CpR=$0
z#FCntI>Wx+PE0Q*!?5S<#dr7j>q|~a>8}M%&skbVif{ykgqSEYsvX!|n^Mtm^3~PV
z?f-sPp07WD{=I8+j3LKq(Ve?@Cx3o+)<CNF#QF2$XYcPUe%{J$a52NA;?tAP3>yuN
z6RJ(dK5D{M)zz+#7cN}Lx8hitaoU-N7(MY=<Jq%j#XR~BzH<UmXCtvL#poSavTGM;
zr_+XCA3;O?yGphH{QaxGQLC7(nGv*)B1PlGtE;OQhOJ&3m7b8`P;}?=<;!ngFI%Pt
zx;*;Jj^+OIAN~9Ldxm}ezY8<k+u2i$Bv~8{s@KG=-@ZyM{mYM!$#d*#ql)sbt_q!D
zUH)##y!gczA1v;-Gm<u*=_4T_0jd~MR-99q>C-k<JN(hp>GAWfNU7hRr0RX)?%m$o
z+w;B8z5ZGSYB6rlzwhSe#s)g2Yr+Hp>+sCT>}>6G^X>Je%FD~$-Q14NxMnodXOV+I
z!WV|gQ>KW->@GW-vu4*Wsi?JLT2r&GeD*SJw!dE?Cnv`jA0J;*TFO}QP4oNLuU|QM
zcw9n5uU>dO#cOG#!_g2vgTiIcAEabuWK58;umAVw!skSjsI_9OtgIRu8V7nLjW?9N
zjcRFa^-Y<{H+A;xY{Qn!zrViDuq=MIWZwSOtG$clFTN~!@$#i)p*&<%OIJ)M!eFJT
z-?r4#(-!XDExmK+&PkuG=JH)%7kl{ZY;(ivZ#kfW%f`mWvUQg>9XsY0v#Z3@<lW1c
zom;kSF<iU!`s={BxI8np$tNewm|^j#Fo;o2R8;iB>#qgH#nNB*EPktOXlVH1(<iB_
znCNKfsHiB=Ie}kZUS4>7Wr)`1fNd)`_3zl!D{T&1%pJA%TF#zbyQJ8f8NHUC-mAK$
zQ-K4t_325mt+DZCM$z8b{QUJVYGoK!-;cNAUK-Td(7+H_5mj9LdCB{oNGS)#T<0Xf
z0$S&{X_L^|vu8n*KKc3jY;0^Q_7xLPM4n7B0*$9%zAW6>*vP@h=jP+Xqokyy@_(--
zsPnaRo95lM+d$Jv@%!bBW}eA=ZZgy7$EVZ!7jN9qnAP3geRxmh=QVMsgI1jQApKe0
zf1ZcgCdTuJZ0GSCFwQgW;f=o?6w##(x_R@-chEYi-7L*BeAK!b8I?iDSgi_OEg&jt
z${Bj|KIj+*0f7eN^m7q^oI6gY96H?251NivQBzaW*5)=eG%Q<pB_=Xbl26u3<);*A
zBcO&sh6$)S%=U1>0tFTpmY#~3iVBN8d-q<vecRe3&1hyoR8&@IhgW?3{ERn0vs-=C
zoU^i4McxPu3>0*7aynBN|MBC;g7Wg|G077`9<Sd#nahBam$%eG^_%)udBzP^ds23Q
z3d=tqk4J3JlNHm8v6y#h&asuj%T<m~*Ne@Xo*=OJV#Z}VA#w5ctE<EPI}Idf`n37Z
zHd8b(5D?dk*-#OmY$EmX!9nIH&z>n+T1rMnMt1b{Y$@LQtgEXFbi=X)58K5%pPrsx
z%f(+A7a2M8g`KXB4$r-N_mt(tg@u{<`S~|9*zS$%@9N@GQCIJ;id$LhqBni^-}0iO
zO_3*j0s|*z%=hu}F}ZCmk?^QOPEKxyY4$XY2gfo@7Oh+fS_8|s>P+3QU%v|8+%N>y
zgU|l_{Tr)xz(q?zxZ<02nW>_p;vxp&mA_3<>l_eok+`qBJ9|-a@y8bzm1qCIYd>-G
z#S9bBDuvqGzZYgKU#^~ZZcgXU;^#^>Hg_7Yf|ANbmsyt>)ym)9aSRO=1+Cg%vSf*;
z{d@%ui<%!BQj+Iv-)_Dw_qN$G15xjVN{8)L_by(1_>ojlF;^?7eH4*ZbS-PE!AzgD
zv)j+PEWf;P-8#O73m2v}3a-mJ*u)BI2Yq~e{NtCGmj&gcqoTSlT>@Q*3M!4<f`TT+
z9%}1xQwFUch>Yw6t=iqTE$ma_#EBCl_EdbFaa~_WN2E8h`0vD%DIQ*4hnm^>&m8OS
z>QYlVz|xS?;8|V0`-S28$yI-MBt5Q7PhXy)V_<NBaq5lxAMSs25ny3l?mxfHX<@<4
zW$!2UZ0YA{O1Q4DW#fgctt-~9bqxr(FvHns&O{$I=ddubq~v7KS)APutq*Lz9~l@Z
z*wxhq+MhH%zD|;ple28)<qVTWTepf%ojMh?Fz+|>tItWv$+=avH+J=dHae=QfjWC>
zkB=TbYQ{c;=f3-;OP5?2)#Bpf()uO$^&1>GVyU90*2Uz*uwdW5x>IbRiQz@-*72pL
zrdE7;F)_trNsQj{X}ZxdYCB`KG&l?HGE8o2V%ofM;=Svji-17UgoJ%d-@bhdI?h+l
zzAooub8F|aN&o)U-Pv8v|NY%v=b9RuY5MW+KJZ(B_UJA8IQtT#8pDM<cY2uF`4X<J
ziLCf~HC%n|!EgZ<8QZFmD<)hv*>~=2OlH55^>xNI6RF-wj}J4m*3{JKtWz{qzq%m(
zWz4!a4-dCr$l40J#Zu$TQArasvqc*>3W5sRTU)b1g{=E@6GhN{vFEJcFW9j|;`;h{
z_t@CG9sQsgeb9oC88amId^)Ag!OJUK&RbbosiCiLE`9lB$%WTnLB;vkAD~+=|NVNM
zoR=ob!g%!P(M5&X%u|Gfgj^WaQd3h6q<R-$TXZ$cHTm#*(ZImK53ugU)~#391cvBM
z@6MWPwcc;J^iSzRBelt%n=&Jp23anU`u+OdyKNTglTQlB$@RT>k-@^wo_uRdrt|NV
z`g;3Wvu1$`nvbP5&(27KmiRe3I!+GSz4-3lYS5JAja{XygWD3XUcbJ0-#)qU^>IhF
z*Y9cCvc&}CSI}{GpvigA#Xxm`t)!%++-hn{OHEg;UM(mu-~aXXb^jBeKfb%Wdy#_R
zT)+0l#>R!&FFc%_oHisM?=!T|?{Qn4B5*I_+r)?87pbbMhOvJ1c&mK)d&7+z5i3Gg
zEj)hh`t{kh{h+Z$g_$ci^!u=0UhY3#W;)lpLeZ+da-h>RZqB%vAyYLsitD$8%H)%v
z1Fl`%-Tl*M3ZJ_4zo+EbcdNw{tMYY9WkH1k8lLsaM@@KL?C!Sg>+3wf*$M3BICc7T
zU|?V)Xu0UwS*ChF8S6on(3hUmrB<$PZb|3o*&0aj7)bEEc>C7X-JKm2a>2pLh8>SD
zE_Q$M;>Ce?cXvO0_s(viDQ8oIu)5!ahlkrIeV%Qezip-Axu6@TJ{UBEx?OuJgFkKT
z?Ce}*xH4_uNv^VupdIB;o<H|KCn_%f__DwKQR)0WhMD;>B3!IVNl7k`n-m;YUtP3+
zzkF<LtN@GSr;1*;X3%oOUAv@ao8?MvJ$OU(M2gXpB})`kRarp`Wa|D}d3k%g+br9)
zOKM}*npX@A3Jjhujv?~(e+<p??tl(2?0fxZ@7}#(rZc=bxw#L|&fmwGpa0%aJ~}>L
z-)g<rQm2rRDWS)YA3NrxH+{D0ay}lO1-o`h6&4mM%VqmM-U+UXwBFs@Yi;uFk7@C-
z9?1`1zQ`2z9-I}^xzz2a_``llQ1Y|9d;PjNx47PsHIbX$c&>Z-`MH&qnQ3WhfqU3d
zY|V_I^{1dt$iuC-FMIqx@%VWE!mC*ui=UtKysdrr&K;HY!fKN_t>*Gc^|IZ)dspoH
z#C!MRYCwA-cN8ds_IIUzn+WPSJv%dV#flZ6;R?`V^hbtIpFRaG*)Yq$*8^HfJa_-{
z<;PbY(AEUCKeuL2e^Hgy`|4HJMbp#Aj~`F^aik!q+BH62ex6;eRhH0J)88FV3mrhy
zc((69SBKTq?0Hdoh(Y-IgST&a&CSg({=ZW6^Z<vWfE%yHCYO~VekZmbx~Ic>Yv--K
zk_xr*$FiA`iYO>^Z^o|OyFr&)Ub%9`VwZ?gyD$sm_xJbRQ&UwzO93}*FmRvl!WR-9
zZT;o_eOntF0YO2-g|Dw)zyA2g$H$<3TKW0<piNpcW_0jMn<?1X)Ht1YeSG=Wt*md1
z_l?ue6rAE;RaWM<xbVgE7cXD_JXB+0BWT%nnsr7+Wo2Z}lk2a)YG`R4y1F|2;-yPU
zv(~R&dvtnyU8ni|n&LyVs#zTmoSdu<s_0Mt+?st|Nm=>uvaPzTYbAKtHt)P~BjU^)
zOJV<cHip%6_V2gfv}uz{|MqV&>k^>LST-gfzi|J){w&b;>wUGqH&lPm0}Y4$_-Siv
zyD|OzJVE(n1BnYaZgg~YaXoqZbm8K~&R=HSxf3JN>y~qKQ>vHAeEzP^PS9T1Teof%
z{Qi~;nt4x}y!2wm5s=ZBFE_t=le7Dp=JeB`ariYcJ1->_zsOkP6eT1iv}T`T*vb&l
zb)T`Zb2IK<Wb#=eWw&%+|CTK#n;9lQU%F&T#MZXerYEDa+G+*!Ht8<aU%q@f=pg&B
z^}^!f?eA;fSO0jixZlP8{H$40CT3<)vKt=s#8tmFRZ&%ac%)N!()sC|HW~f-dA|PG
z?EHO}n&+kE<>v=}7u*}yf9#msl<Cuz_4WBd<M_w#?5mY_TP!GTo;T-%l&q$n9$#T$
zVMbowG0+Ko^XKP(+?i`2QSjk`<CkyWk}fWCEn6GBFaUIV;pu6*n}6~vrlzJY+PGwi
z%If#rH8nK?LPAZ?o~2#fwU~8A#P0qj%a%p)y!H0=747x>s}qweKU3?@-Mh;}8ame=
zI&=uMV2FjC-Fnv)!_6iAueuJ(2mM~@x4c<_Bly)`(1tZ=8iY|3RdscBL1)OT{?E0z
z*u7@&UfKFTkL5QeALl#CU%ve0_b)GlLqb9lo}HP=!NF1B!K)p<PUh9dh%Fg{pb3@4
z?Ejyp?>}Py|FgaKzv^EP9weBUnHeb@?)-Dv{;zP|_ucn-YwzB?$r&FX&mQ(<R#8#W
zhi9|%nHc=$SQtM2b-qKb*=;fCOvt9@=803LJb6(Rb85;h*SmM_fOa5)R?&g(S4w#t
z92qJ3?#@nQ#plA{2F$U&)!$W~hp&k+T*mhCVOxFEUxk$nlh#IWPkMT4DhDsGYeIs;
zvokZBx8JXe-qNPPVIb8THve=e=&td--|smmBrJGR<Lt}~8jp5beDTK4P3cp-R6*M&
z=g#frxBnyX`uh6zAkB09RbO6QY_YYU>zk0EV3u>EVgH}g`;V*&UH#zY%gm1(K`R$O
zeg6D5Y<ASzW1uBArrFnS$iy*4<k`q~|M*d{`kL&yTgN`nm?3deL4KxBT4_V)YSWXm
zeAL{hKQIXT&B}1{_4y1YCZ-K(XQfVBdMn1QQ?a#`eZTLw-k(2zRGw#NXK&2EZ`W@6
zd-u+rpp%kMPuD-*U;ih0P2Aq7PyLFZW=&q+I%cgoHHwOgH@0L7|9hnWkLmO@UC<Qk
z(c|-MtHq8UJzBQ<?Dgy7pefO?H4%pE?1Oxd*eQutq`tOO`nvbX@#EfX_fI}8IvKUx
zN#I(D;@4RdtKto&f>xfs-}`-@ciVJ^X@{@JyuHV>p+^7HB3pIP;$q13FpPY0^vaz(
zJ)oU!Jo<{89M)fd+^xTFLw5Xuh|==%#fug(@$&KpuPT38|L=LdfV6ZsXa(F1LuPUP
zxRMf2;aB4Of3W`hDF6RrQvHQnTeBtOoPsZHOg_%QaPQu|h^<*un^!9q)rE$Jf=-G*
zt-rtL$&(b&o`m8OPrcMPvS;)h)FvnX{PZ+n^;L_?PfIfXy}G*k#F;ZP;Q@>v)>vK(
zx^d*vQtyd#=i09Ox^$LvV|u6U<z>Fc(!m-c5xYt>r|HF7J(@L*$wp`H>8U?{{|2Au
z4r-gtnk99yCOcdE-=F99kJoO$C$;fq<))KQi*#akfO64|?fLUH5+2OX-*@oM&CR-I
z8oR9c`T6(!`E>fknKMUDPFB}tn+jT)3tIHUb6cW!{`~nzOOBsA=eK41_SwB(zkXe~
zc=6#RhCa}xrmtSVJ_}meB_t$tY>Qt^j0||V_}Z;oUFXjEbsywv_{yl(?5KK}8FW4H
zgU64PuS%`ER+0De>$|M`?YcUqjNDBLm#a3XpFaj#J6G))8ambYwdL#u3lu;*LqXSy
zxvWoT$jHe#0vcJgt^Q_V^1~Za-aLHx@W%f7{V(`qpP!%aURAa0bo=DUM=xJ?K0Q4>
z`Ct>PMd2eBE^cnuenA#S&@{Gx{jcEJ?+QV8|HTzU))*w3UAua<_1(L7g6l6Ye);N^
zlec&G%^5)}T|i58uXXnKA72~2{mijfuU{{`nBjIOc<o*HDPF3RCQbVA<74vXk2h{a
zoUER{QlP~&)Mu;xqEjhG-Rt=$pH$gt4!TeVG(7X<lv;n(+BP3G;kS?bxH4t<SN=9=
zbxI6Af#veSiP|q;y*jjfe%-4{|Nr%$nAhW`%qM5lVO#x8K}+k@#is{Sj6gfTe>|D&
zU-0u&s)?y7?^(^MUPq1|P5k`qENExHm`=ol1763UzyJU5{le?785wMCZGRlquWOvD
z9d5N_RVQeIA^y)Jap!pLsa`cd9=3yaet@d;&(D0<#O}V<DC)Q8`~CX(E6m0x4j*O)
z4MXtoxMXB#i0Q}meECvxBE`r$+;ehnLIT5bzqw2wbe6cU`u`l1z&_qPa`r6my?ggQ
zeEjHGQeqMm91N=CPR<KiwDN)Z{-3;A+1c&;{+<8-$N$gO_`jk`%F414Q(w=xbl36o
z^YiYmuB=^MU1yH{{`CvAHE^bJ`mH_Retv%LdUj#6m~NDbqIv4PdGjVcwzajLVOP7$
zH~ZVSZ(e=3g@hjV*nsP1xhGGaEZDLo#N_^s8y)`kf3G||`<y{QQnE92b=bo*GmX<8
zTg~O$xpQa4o{EjlTATT&dbQ@>-Ucd{mix^WGEI6_Vg(ukTQ>XOmoFvVngzABwLjkf
z|Cj&e>(`mR^Q}s`<ZC`Oo;~RH^y$+@?+@O;FVD-%n;dmK#mG@_dN&j2sZ*yW%$%9|
z(PHHlcklb4v#bT=<nqkKq@=Wd-dK5|;-3=xjEG(5BDu^YdxKWG)YR<Js93RetEko7
za|<5^2)nKgd%XMpUp>&ew~(-~u4mcV*&lyCpa1x*`F)vkfm;=z73DWKrGidGKXc4f
ziucp!&xZN;Y}iB7<m2MvKs*0IYcD@PKi~b#REjt6-k#3X)6;q@-&z(wi{NQ}{p!^r
z`F|hSFP46Pa&q#If8Y1#7kjuwM$XL8(a<>Yrnk>@N!<M=g#~-|$Vf^`iuFsMwlkWs
z<j<amzfXB&@8P%}KdUA$FYm_Y^!}qiLAT7jySqCrdFj%npv#wviaw=GH`jbpWO*fP
z>kHf1<mAQ8TASux`THb<w?GB0o1&zoB$Z+`6VzlbDKEF)HAV5=yLTO(osJ<PA~iKN
z51u|{briU8`Ev8UdvRB;UR}6qRo0nWj;yU!PWA=S>#s+@>1Lky^+QkV$&@C)<;{M}
zH~(}_YD~Ac-x{TBdHwQb<zEl7vo%DxF1F9N&re8jxFVjao1dS5GER8%$(D8N^k!e1
z<5RU)&eGDd;{V_858u9hyTMA%zOLte&2#G$XU|TZV=lo1nuu6m_f`APtML7Y+IXcu
ztd9T7m6@4Ywyvax#Zlm|b^OXW=J2ic|Nkv45M%i9RKLD+|IgX`C4c?8egEG!<x{gl
zj`z#U2iGTicyNFgdj5HP|DUdqu(0|@qfN^}C!)tbHqXDO^K*u>dtXnbe89?(h|Oud
z|K7d-mv`#B^W|>$tpBsUsvo6*y7&h+yZwC#8t&d=63y%bis9GS*L$BkJKw(kP|!6d
zW@gpn?p2#jrM!<vSxwgt(wbWF_v>}gnqCnRkq%HADtvN6Fz5chyALx9X3m_sqvq$P
z7mGpz13w<hx$*h=`Sz13hhAP@?poY0XM1RtX|~#z?@Pi~f4r5w{^5Z}=CsG45sAXb
zZAaU_Ui2`Xw|(o@hv)16ZT5Zbxz;|Yp)*8y#nNM+52m<edze1j9rbu;(8?C4g#v#!
zp1Il-k&~zyaAcZ&11}dhw=nArj;4lh-^yBATW{`JXIxlbetdTRzDz@&)r%G}sr${@
z@T2YQJTaY!hV1L>X8vVltq6M@!fzlsW$IK`&}x?=(9S%Y*-Soek6yp-?v*xw^x$A~
z+GAf|U(kj}&}6~oUDKMbt7XY+>gviG9!Syo?NLx*(A3<#*6KZYG2oW8vr-{pVT-nI
zy_)mq%gf6h{r&AhFK6YqHa9oBzJGb^)~yBCU(3o}un^-hP{c^Gi^MNJJv}`zIQa1k
zBL<u7p!iKGoR=<NcK=&&zOj*U%G9Y3UtL`tR{!DFudlBs&YNc^xReRBs^a5G_4yv>
zG)1`nJW;pbm>JuAu;JRZFwi*5k|m&-jz#tJ?I&&7V$!`Av^&zhvhwGQY%hO*(2$YN
zx$=^d2mAlM-hXV59s}s+oQ)edF8a7{pWUBd*Y|JBJbUum?c3dtkM}2EUl+?~`G2YR
zbkG{q3=^r<{g#!VRL;$}?+0DewRZcxS$iI-&G1n>Z2f*ubN%n__0m$+&*zrQL|i<w
ztMKu$3-#4iRgc*1e>5_$F7!Kl_Uw=Q|Nq9<d^)KP+C5kI_jSDg%6pH+uYy`MHn;W7
zb8Z+UzRubjC1YPFqwY87!0z|^y6^x0_g(MyYDbeh<@-L%*8KT+-1&Pe=uEzvnmx^{
zi)4fUc?pP$vTlvi^%C9kHF%Z0ZB@(X=jXl8ot<kfzJAZAQ!TB!EUc`aef;@{q`ARK
zd3BJ62&g(MDk@T8&f((X0#$dQW2^ohwRK+^qNJziC$i<zl`Bscbjg4!dQdr(n!5C6
zMSQ&ctJkjuK|Rjr-d<i#X=!Tj?(R-EtNZ#Y6m+!QzJ2?Wqx=O}PBKjH42g{7TzoO(
zW4}{!rj2~}N`VB>vJ%O80e9}*d$%C#jl16T!)MR>emTDR-@m%q*SAcGu%2f+_hN#?
zwMORu^3~sEuU)zMpZ||+T11nN>qK2|$5kEN6P~W>Vixt9zBO!ql=Yg&Kkc?{>(9;2
zZqMC%I;*`jdv0jpLEWgBj;^kTu1(<)if8`(dvLtc!cu*L1KW$|rLl40=W4IX7P$$1
zuDpM{V!wfpr)OhtFRxpV#KP8lfBOS8S{5%>elGQ8%UyR+4|?9bzBzMb!ghP8I0Xhy
zJd`NiC1sGn@b2zz(CMgQzfVq9H%vIdu#@xFClfQXqIZp}rp=tmxiUoSd#%>}+Lrfn
z3v~8X2bS;YpYYB-K3@Lva{uFPywVYhX-X48I}$Jddfw2tY3tUfG5Sk_G`YCAE^N<_
z*Zt~MS)=SOAuXM~P`yRKi9->S=t!F~Wy*%G=UYMJN{ik5kF5w?EV8cA*ubD+`*!m^
zd-hD2Hm$9tg{8wq$@F`O@s}@OF02mM|MKc8=ptCB++1DI9BH?>ep%Ls8|OZJ`jk~%
zcYdC2VtV@bkgL2)mM?#NZm#u*FJG>_r~@UXlatjqAM)O_cdudnzZw=+)`REH@g;4P
zu(Y(asQqP9_U1-o^!7Z)jDL6kyt%m<bTs{i3jw{~b{p^e^T`{ua#mNDSJ|z{p`c*H
zw%tpN_~mR8<gBf%v|^oa-2M9UGP`!znuKMqU%d(l3TpcEr)G|2aa-u)TNf@gfR3Y5
z_nYHTQ&Y41y6UA;&!s_X2U4D#n8<Z?((WBQKs$HleEamN=*jcv%DTF|>F4GouImk2
zDFQmz>eT7e8<UUoUA1F$+M;4$AfTzKX;Jb*0Ca1$u<+tde>#>Q6qZk5VtDrK*&GJp
zRH64#A|fK7UEF&<*VNP)WL{F4Dp$kC#%5q_?3|jax_a;8huWX6UA=hG@%%hn>pf@J
zc_|1a{QC0p#-2)JIlGz@GwXkS$-Hsn#)0F<-MRPvmgnZ?_Pae<jOBt{qeDaD;kJ)r
z`Ky%=urPqme|vsT_8P~xuV24{_HQp*ym;!Zu)Msy_H~-4R;*s_Tvle5e`;ljR%moX
zr-K4$SH|iO+t;mIcUI}gx)ax~O$*kzJ=0*tyCXMlNIZS|bdA}~-(5yLJUkV*=O1xk
zij9p0jlY2IVJs>xw)`wCB$SYx%v@exuKVR({f~VHf!|G6t`_8A0c{qVXIpLY`O~LQ
zA#w>!49Um)T&t?ARD?J$hebzsA35UUGtVY+Wo~ME`s%+jLfuD;-mm=n^=n2}R?^m$
zkK~l{t^FT;Z7T8ITlLi`Awl7}{qJ-0?fL8L|L6T|-Q3*F{O{*;dB5tYsHp8+1`mJp
z8(Ujj>wdvZ$&l22v8SblWi4ycmJ3&}y88I=+_`hdYRf(cg@*oq{yTT>Y$$&pcV};P
z_)*&{cFxYuE$!`xuU{9RZJz&3c8l*^9v+?tuU_4HR}>c)=O5a@$p9)k|Nj0Se$ruX
zSJbu~$<=J>@9ymU@$dKhh3nU!k2-hts_4Ok2P@w1{SI32s}r|J0(xZXuDb`inHm`;
ztNVxT(pzMm@i)q@cYo}*O`8s7uivXy{_k)*Kd8x=e7KGGOv0_3H*a!qb06NCeI1m!
zd`qXUxNvoKIA{im!677Miqq>GH*apOT*Gj-)a&)NwTFMd-+%rJ=i56wg@c#-x%&9{
zJh$@o5P$ggEpL8)es1~V=u3BYo9Y@F89myf8Ep|69^M|iyX<3KKuJl-kt-{MuLhmT
z&(1!bdHVeM_7JVN7ruS^^vNPOEG$f__VGH;s;a7v&d!O^J8B*rU=$G*&D;^5Q*+$6
zoU1KBbYB9WL#^wNwzf77Ztllh?(Zt?p1N#BM^6ur=+{-rzgMnb|9r37idPnsbnT{l
zEj`md;a$`Fs8w%^<AZ<9+nuwZ)9A@v`&OsK_U$*PN=is5=;`&Dzwp+Y3L4+m(AK`}
zbpBuadpW=F6aP=--54yIoSb}5Unn>zsDe5F)}pt+J9as3VEFfVvnt1G>&f5m?c8m@
zUOlj&z`)1HCnA@Zm)D}~&5UVPS1doRD_yyA<s5}Y>w1`cAgKbQ;Ir}N;^yA%a>G3&
zB&7YYca*V-323Z%-ixF%X=&**GmYCnTZfbu7Z*3ri~F5?t-7)@bAfrRcV?z$-rZeG
zH~yVEefnm$$gkhN9pktEbAVGn(^o;@!OrLN4nI9T9aOgE+}ZJQ<(l^|Rz>~47d7$o
zn@rGsH}Z8q7{&GDT;AW?JM-J0KQ%W0|9rmt>ierF^?WiG2W-Mp4JK~fXb3t)|L*Sc
z&9^}3i%xypEO4pTR<t~F9|Oz2fXUnDSQIj;s;bTbIrGSoBP-UN2%gs6&240C9GMF#
zNxk|v#Ky&)i`IDd;>C@Xc4ehb3k5)DHb0#n9}paTcvg6Lc>7%I@}zfnb{ZHMT=4q;
zW0HmG--p|@FI>Og9-z_UqLjFGwe|rP2GFfw-qZC8n`%MZlPf<z)0BC0I9xzZM&{1S
z;@799YI}HlCvUyGyPSXG#EElKpNh@{Y0I!H-%@(6geAVi-P4m(Md+lk^qz~0!q>;`
zD1R@vdhM1iB3G|omECo%!$s*{S#t7YzOU=84b05ka&mOca&8>pESTt_0_q|?J2P|f
zR(<^!c9+f^Il{7Q*RG75oRqDn@BI$dR8U};t{?AKSZH`zZK@Zj*$kT7;)-wo`A#`8
zG4aLa<^Juz%RWAGJ-2iI#EFd)CJ3C{wCQ`CLn)&gQzL_wmDL*kRZ&eFc3rM@nYKrN
z?(XOV*Do(nW!?XEdL9F)y8He8{b^p7m#cbudoQk!w@*n=-+XKJ>eYqM&&|!7_(n^t
zyYhXk|EKySA*?kjN9C^Aokgy%nV)`re_x)NoiF6(H&7q%&!3v9x$CuGU0lq5tY7}T
z=D9HSeF>A6EmQOBoxFCfu8yv5U{utqmFr45r|ZXuy)3*lO*?$uhOBLAXJ;)fxZAOJ
zuPx{%xYE*Ifvr`~W~LXsyJN}1!eVfJ#*rf~IX5;iuHXA@*0k#HC49f`NdEr*p8bN%
zp(R}c#*v`g`F0dO7Lb?cXV_8pR%+Ac%^+V*ecvr`sn+Hrqgroo@0vxI#Fi~v#+47+
zQ*iR+$vI`r%*;oQ9b2{a$KAt+nUD9&Ki{%^=~7MEgreWya_^Oii%;kKy4L#T&CTkI
z7BAjd`8n+z`@ctzl0dsPFE97M?sfl%Q|i29hl&~IEGlNm(#;d&V3Dw|vjJV+99Er}
zs0iB2+R)HYwmmR7xOvVT8Nc20=gaHp>RR8~{_0hhUxR00prDqP)`i9H{9(Iu7BDT?
zb*Q-V_M_YB;c5B#=QFdjvYg!9*w}a^7PQJ`_U%b}z|JoRsxV)^efsQK(XB6Ez9gik
zF8#7?m$0<7w9i~CQR}id56+xEfByJHWp_}W-22^IYwD+a?o%q~e_k@dYw4cMb+7jH
zzj*N?;m(diP*uG8@5jf-L5CI8)Yjg<>*ngp%EirX`S#zxe{-v3PoFwv!Kh|wX}MzM
z%7-jJKepzr_+_W``&P+z1)a!GOg=vjC3Ji{$-TC_zyJ83pPzT%6`#?}#`}n627?3S
zMA`dKFCR!<@9Xfn6m<3}_g;(w3ffw`vU=l2LG%23SIW!{s=j3G{Cw*4Y0%M_HZ?y4
zo<4m#!E333nOWQ3y|y+sHlUkWue}%k{OOZL^Jz^lt*MVLEOho-A08QbbK&2+`)X$g
z&sG=VO3cdQ5*8Nz^7ghkGaFCC!i9?Of7#jDS=9ftd0xKa)q>Tlxy#GT{eG_uUM?Ue
zb}aMzr%#7|etv%S-uiV<E-rT0(AIW7KhO5+KK+|fy!#GLy{c$zEZo`IdE(?r(C&25
zm6H`85_sh8Vjdpcbvq~^pux8K8)!b#z{tp{puoV%**WyW=d^x#d$*t<p`zkq(4n&n
z131{(*<B#ljHUj*IPKD<AW+r&{r&xR50$3YR@OOl=L$+n-dq{w6e-lnQvK}>=**af
zt5<h3GP5O|nxa{>K6KTyM~|A`@Bc5iapOjx+t=gkd&A>vLsvfDuxXPJXzQAr8=H%g
zppLHY!&k4mPMq-Y>s_)aB|8wbaKHHZxrY}QyBio7B=ni5zFu$YsWkDypP!$1RDIR*
z^72YZN@6lMH*aZeUHPT_E5Do#Xugk;Auupd>-M@eox<uyjA}tEMYiYP53@R;Vs0)D
za^K_Q{fRj_JsUO{^hlYmI$P?ZB-kf!-?wIs&XlQB58k;W1G?L=r>AA>*3$O*{1;;G
zS3f%=3EIz~G?61ME$zkq{q~0r9SVtZul)Wl7PMF%v<}?d{P+^j$xp8B_F5VQnqfHB
zD-8<x%1X;KXU~H6!=5<dF=OV;l}r3XLqj|I`;Xt<T@Jb^=ic7x<S#Ek=UPnO?dR;w
z{OIxHiF4-k?Am2@<HijI4Gj+GHlDzfd%bnU9>2J_ct`PbzEh`9gN_`3@F0Ol&L-lW
zRc~)EXgdR_Eq3MFwL_;)ae=P?-jH}W<dS--s;a7@sp-_6VLNy3O#JiXqwKzN=wUS;
zo}P}GnVLSnz7OBM>)Wuw;Kq#`D|UQ8_4?LSU#$r<XP%6nvhs|pjiO?s`O~61I|{Sv
zH)p4&9-ZAbW7e#$i;La0V}58(^(y@OD%7v~wBtXMg2F<_j0_FGITi<JmVbWcTTxk=
zS##vmn>RW47Cl|}=b1;WmX=n<`Os4Fht?Jr2M!-*E`NV7b?bb~Vzy>B-bv95?tqr`
z&3WCtabw}~^}L_#CZwjN9lC#i{?%pg7=-uDE_}^$@!f%A$JoTg!~{BB)_nW&<%_!A
zfg?wcvQ|}9Wn^R|Y+b%=nU-wAr3)7t)~wO-+r4-1Ua$V0>rP$1EWFsQ_t4Jb=N6#N
z%v}2V`n~sqjg5^hkDD@ld3o7=@!uC*Uf$l7_t&qq7CCeEs_40M=XTWpw_E-9$;ru}
z>v+E3d0@R<M@Pr1_W$GE{T@q$?(DCh|GCax*fC<$_aE=XT2xP;IKjcx*id|C>eQ*3
zE8UmqGBq+heE4wAhJ}X?IW1YXY}-#&uW*xu1EBT74mx6+Z=F7M3Up%f)PL+vR(Ez5
zw_gUe3EutA!(MSIF0roq^TY7DdHt-k)YR5{d#gX6)7I5J+QuslYB^-BU$f@O-QDGd
z-`~Z~v8faStqK1A-MzHbwCv4|gDV3Aj)4ZQ_pICW>eZ`Te|q!1ytw@4STsr+ryY2_
z){6(W7U1N`&T`58{QO>)89R3D_|PT{O7x)8QDlc*FE}H;eEE`thbQFsz7+0*soCd4
z-d<T54B8+(Y4YUC=ilGmmHz+teZ67&xjALr>veT>0^;KM7FdcbD1U!1BP;6=Xy(D+
z{;x=AXy}<upr!Ht{^`rEuZ?bR<rX)(3|c0=A@T67JM%qM4xP9E-;;ZLn_(hn&7wt%
zKAbhbf5P_q6;KNH@bz_#jFfzBHGRg66OtUozrVemVVW)WzU<PaOCRR{|HIzSC;Mpc
zzn3pxCO$gS8L>4>bkCkWBCl?PZfXDU!13I^@9*w*m*1;o=a;uj(Vahix_bG7>{8HT
zEKtGZJzbA6!;byY<Hv@Hhg!<6pFMy6_@}3*H<rE*yVsb+%fs{GlDGcD$^LeMt1iST
z2pC*H`Qt~$nuv`}FXOYVtgJdZIu6|0ntgG9{eQFVGbc_w$kqSrK{Nk{hwbv)Zck4=
zJuUI;tE*>9PVc-X*6Gp&x+vv-?RVMbX)%JivWsh?+IxNH*+jnltLe3^P1D|fez_$x
zGxM^29x6hhVyU;c7c|cR>TzHDy%aPsb!%((p4*=O{$MB8|F7HGY}GGq&bK;jZBRzR
zt7}@?+8-~v%RgK`zwT8)MO0Ffl6J|OuOF}OF3(RZ_<8D-7pPk#ZJy_noUFXLCM!#8
zTkh>+x6-PrtoHqWXAL?z&eGCy&u>w#R?xwApvwh{+4fDly34<;tnAEd&|T@FtHToC
z-rBn7{ahtw<&VeZ>kIlmgL?GxwO<7Dd+$t8bpCKVfB)9#!?S14K7GY`*36lp6Ez$@
zFSt9u{-5Q(pU<SHOqo(}jhmD6;4<IY7LAs-x8)vYm#;Zs&F~&{`|IoV`-@&}N$qq|
z3Y+^wI)6{&*6i!scCXpD&rU^%vv~czU8UNfWqHxt^9rvS8yOw?^z=07eo*&^2WK8l
zGPL{oMEK8#!~A<nm%g>E_@Dr~9QRArsY^93J#3y!gXY-P&MKFSmr|VH)WnpMmR5Aj
z*2d<Rtwm_-`U9ZVs^a=_Ar;b~1zUlEg3IroKK**7mWZ@z)|5L>);YKHE!?#$D!F#$
z+O<<>o2`2B@u!NXxA)`R@KmXpHZ`vELPJA~>_2QhRv!HJ_V)FM%(*LdbaX0&&!=!d
zVLVYgd8t;-?N@!R&ugAv-CO<L>g&?Tas?5tr*`G3+;7*%??3nZmc8%wH5V7VpZ;r5
z`QQNKJ^rh&f`Wsa_y7MlyZqkeFSE8hs21kWcyFg9)LC)(amvZv{Uy_SdwE-&7CQaD
z?9$M=22?6}hlfu$fBXI8<Ks~;cmrEjuhxG5yy5b4|HUg;dUD&ovZ$@C-T9vr)Ly-_
zuQvLyZBUG}bMu|^*Ku^=PfUJsu$leVJEk{p-#$HOUH{KUeUD36YN{%qj70<JQi|*A
zVtot_O?J`|OMZTCZc%fZiRlH+_!o|zo}8e<|8?h^w{I)!FaKF``HH1#bk5)B^XpIP
zo_gPN?3kNQ#0G|i3m4{I+XT9CbnEpv(01;i(pXnlSJ0&8o12?A*8D6AtKekdk+s@#
zxOV-zb;mwEJ^k>(g9gw&ySZ)C84mpW``a+-2uD~#*RIr*6a{nh?RQ_tM1#&E`|;~n
z(*J*di(X%ll9Jkxf8XxMuV0T=uiqC`C9k`6Kj_}NMT-|(K2-ht>+9u=3eWD!&(Ah4
z>zA>-^v<fCU%suqogLIZ-dP$}T3Y(!>Gb#q&!4MrUpJ+H;X*~w_LAINCOz`@^UU|K
zFwB}Y3$!*BbX>)Sh0a|0@pC_Y`eab^qX0BbD9fe)vg7aX@5~HUUte8aS-jVF)7C9r
zSFVYPiZ0x@Pwu?!cbTwtF(-GjpML#*SLthmgaZt3?(LnueVtgwzIAd|B^>|${R2%~
ziqwdmW$xvdG-8Rb`RLky$op1sP!Q9~5Uz<HEuiaI|Ni>A=7SK!nuc|2*66snyB|J%
z8hj<koex3_EM=a9){`yqoIGXMy{&urA|oRu>}o8+*2QRUfA;0a$HyF;oQY1xTH4y6
zJLGO|PXByuHRFM&r>6@_Np<z~@U;F8iHz(#b;>IxJzZHtgX8`F|91HmoEKt*MTCT!
z9z9B8IQ#x(T;0!9o9}mu_dHZ}D6WW&h?o&{T`u*?_3Mi_Y!Co#PcX}sdi3bglWVru
zu3UMr_xruWkB)YW-YP3AGi&3M?FwBTR;sbbW%9fi43m!>aZ&4CVVazrY++@kwWYWI
z-_Q2T%N8$gE_{5fbXR?slu-&tzSg~;pP!3XUDg)roG@X+0qga9zwB1;bx=5PWo2;X
zWsRdrhJ5mNYbMrRxpF1p_qVru#C?;KlY5tOlwJG#`@7;)FYB$npe^f`#ch|@tzW->
z;{MjTb7lAJ-D~;w`T6<z+Ydy=wmxStuUwZ}zo|ZdAOGC9s+n5N`O$X`547m(1}aTd
zFf|S3-g{AJ-x7zFAzih<ziHO|3kwYeO*79ai;a!#Wvwb@-L-4i46|IR{2$?|sj7W)
zwyP%Ag@lJEzrMD1PyC-*vuCe<W3?nNXl01%cfpAsElZZD`0buJaiZHlF+M)Ng3{8b
zTjpC9yS-~qd{BRWetz{_RRNBQ`MVb}s+GuR%Ew!rdwjfq_aF8H%O&G)1Vl#8bV_uN
zJ-Z?Ca6)3@!OZ-utV8kjf3L1=`F`x!F~9ifPj?nRW_w?{ac@XAt`^7cAomB2n{ILK
z3`k43VqN~OpzGCq5mQrBP#g5Ujc-c}2Mg0Z#)naL`RBxMDGG2@IQ!2lnPs(n&YU?B
zTc@k4s!CXwt+~_mqAw#W%gM)wr|!o?_GM@9+>u$o@0ZrKwbAXMt0P`sTDqpHb#L`|
z(4Ys``^76(fD@Ei?yVzREG;b+4GaWoe}8)$vf|*L%Fi3Ju4;v8bnV@1o0OcqG3BJt
zp8x-T&#<et>gnm3@w2kBvZJ^6smR;a-u-g67dEH+e|d9ra_H>^%a<SDvi*;-fx&|{
z|KII?p9He=ALvq_`2WAe!`4JJ*8hDSUr<<>_{`MAB;n(uqo9@eL4S4h^o~6|-2U;`
z>-EOWB~j7Q$_54k^XAQ46Ts{{%cjyO``4eJpL6y0XJ6L?9s9Rv5tGB`QY|GVrq$u=
zj~(lk-dOcD%f-#jh*7+<vXX<FJDDlwmhx0DK>>k=z182DGS+?O;^#j;JAYqiE4R3k
zj!us$$9fkf$C8pQPRw^#Pma(zwxjUzgh`VQZSkFH#M;g$duVU<_kyplLf1rX?FwD4
zB*5|EjPdz|4-XEWvG?}&Zv7q^7S^^IbiTNn@2n-4tP~?RH8bA6d2{P-zra92&<>Wl
z*5ynYb^G-6^f-8UTK4X>eZTeP-|zR2A8O@}H0A8;>jUi?0tLwR`1-k~8Wq98!uP7*
z+wS>zO#1D&<y*FhBp>ffWtzsq#Q5mZqk=Cl0#i~_6f7+zwZqml%$zB?xo_V-yVqYO
zZ7K}1_pRBr%c{dg>Bx~I4;~%uW|+0!H7+hr!m30=M^|^|bI`7>z{PG4*YE$A#Cz-Y
z^XKh1H>W2b?GlaHQ(@TD+#K0x*xA|n<9+@A+wVT-{x!F%{-)#P<ODi;h@oNaTHRy)
z^8G7=mlv@K?JIu|x?{8V)2AXAH#gA1!3?w3Z+-aiq0a-a?4w7Ia_wbX3+e=^sI;7{
z*syKeu^Stc4RddqSXf(co>u$e0i)f&AITx1p`fPakH`J?3=GSbE#m;6CSsyK#YaUb
z@!y}HUSB;WPo6x<!NrxdF4SqEfU<j^OG$}|l9EzFPR^OAy0f!P_f(3l4GjrNcynXp
z8iOe_jnf~Un5cZ>#0gNzxv}V}SJ>K#>(=Q#moPOq4}WMp)!$#a`eno4-`^LfpP%>P
z^XK4S{ejWZp!H(cj_%nSxY$k8WYwM!t*5@l#igZBb;W|G%h^_e;(CtBhF!a?a_;UD
z-JE{j?fg93%Il)tM{jIO<zBUVwdH3UTidOZb}h>l6B7en`^hI~b7JQ7Y17))tkJnP
z+buLJC+7%gYuT?anLCfJb#!#(lARw5T6$-edy7R|TbqTAE$PAn$33opb2W8zj`Yb|
zR|N01v9VdOeEH1NS3sA1{r;94wlU4umv_>nNfq6(jn8I_+!r@prD2nQvoEJBytLGm
zi<>(#|IwA$igV>Q+r-~o61B9pK78ZGjLFBQ&zaMcKCjZvd+#M4et!NNw{I6a?cKC_
zGiVj8&m4=5XOovLTgG;KTkhi}YnaYH)KF7X(|TVVo|c>2yJ3UDy$zG5Oc4R~d2<&^
z^78WTsQYW>H{VXz{G_3Zip#<!r`CZ6Ge9fgKzEmcZnygNORM(o`O~KlgZ#0+H7+hL
z>u<x|sEiB^@StpHXej7D3b!7KgWxRkzH;d)1)ZBMr#5Xe>TprIRvo#|fU%T)M#=Ht
z9Xjgj>V676AzDWpnb|+wDL%ioQfK<~>5Esa@JP;lvt;Jv$-;By&b2(~2s-F;fn&4D
zw|&8)U%r0*_-6C@q}SKh&e<^W*fF;^H#RaKZsT<>C@=su)NZd?z54Lg)!`GTOlbk7
z=6zRQ>Z}au;uhB{xK;iA-P(&dTVfq*TYEUx`{wfIq-AHHw$^xj+2dYzYDx-AY;5dS
zHa!a~tD>$*#<GUa5Ur<IxGJiuwncyVwM0{2-@UeW?<Lb5*^f8V=PT;y^k~ZY`}(%7
zU$1|!_IoVo@TCnKH@^Jxt^EDHvp)W_&3Ntq|1n;(c5US8+CLwUN9?Py1hu9Z4lMJX
z4cY_p@$vEPyZiV5|0n(W+FIrdG4|Wb-bRHfmZ!6+|NXxIfA8Dd+ZV4~$r%_J2)azw
zu;_`$xx!x$4l>*PezVzU?wzZv!$JGrj~qEtQgOd)SJ6|h&pZ6*+xg^%dU$XM2?^bb
z`F`I1|B>tQ^=Ex%&zuSBX;geXDjs=0P-|+^<z>DRI|>woUw=L-9)IBeeff<WH*$Ub
z{O;~<&^0|vf;3}dV>hOqmGYTo(m8YeTE~>!oSX+wo*Ze>Sh{SPlaAQuxb=DW_x0Y~
zoW6MBLPm$;+%tW$))uCw-qUm(laiE{`OokB^r;9mVK}$^-oa;QXWxG7pPQ>2tp52B
zxBi34{&o+q6s4u6D(dO=adu4bQ2B9v|G(BJPg2%ieY-Ah?<`Y}-><H&231nmjQ;)m
z2fD0JKt`tL&6^yLr9o$AnR>r8m?PHCFQ4|RHKjQtWbN0TDgqo29zVYP&T4o0`(wAZ
zW-~G*AL}`|{eB&{zrTOlzBh*ZtH0-g))buC(%H#*ZB1meW%09uSJSrT-fm;%7Bkqo
z|9<^{+dqH*8m6C<+4(neV-o9Xy_~~sycJKUhR?_h4-W^Os;{QTcJSaq4Lv=#+FIMV
z`oE>uirz+U%@Pfs`~%dp-F)6I`PHB3{pSq~3=Ujc>izMY_4@-?u80&rKX>#{D|h8<
zn?5<)u9d;djZANWHY_i4?M}$fUL7!hUhTI?4;7&qGiN^heBS=J_WC_c&d$yZXBpM!
z*M5_nrXPP!=l|dD_mveD!N(2Hn<w}0^Zfq_7Z<s%(dl@5d;8;~;_)ec2N%2dE7{t{
zK0KJe+-D|JrwdbZa`Kv}tz7H(ev=YzQ=RGsic+1pJu@o%f1lRh52}5{^<qF1sGtf?
z)qC0or}}U2?sng}5wUF9+c!5igBFY~aBLQNHQ5NXX@A!)t7ZD#V!BCt(={ObDrZbk
zTp7|OU-x6-*$u1u?f=aX-L^gNu9Z&2hK8+Y9vo~2wSpf!NC2%<-?&jwfB&CNml%y!
zT~O8D0&42NzNUNS`t`?GRt6W8l(cN#Z2arXOJ-|pYmQc@u)@gTU||;}!B3w*gKlDp
z-kx`IuVQpml#+si!@{~J&!2y0s|Ovj{C@xccQ+<azPLR<zLoFY#l`N*y1KoW=bt*|
zwI+VQoTH<ogh2ws<QEaKv7oJ~kH5UUyr*^JuV249dU`@m7Qg8G^Y`z>S+h>f{v|0d
z-~aRTbM2TN(c$5s#S33vTx{N{u^qIjD>PKpMM)5}N~@h;-brcViMwI@>;7(;)^=U+
z`uceG3v(1Ie|$&;&0)=(H?N?msA=)y#dn-sI$fIF`{f=U>y-u_?*3j}v8t+ygPS`z
z`+xN2jT;-cZ#UPj<zfIGJf3*CZQ~@l=o4bP%xCjAym|XJ^pg6`l1<lsUrlM?yuWSB
z*M-ZCOG-;Wo-scE;LgtCHQ$<=n6|QsGoJn4JI!49(}&pAjn9$;%uX!Z+R@Qb#yy#p
zi4j!G_ez@=Jp)~jq%@IZ;>3wB?(R0vo)@C!>gLAQCu4a?`dV^MPESWihuQbPOSpJ=
zT(YvXK$E7QK@(%3QRasNf}Ji+(&l*w&YbBfmY?XMGUvBP^g;f0>(*seUS6Z8`+ee~
zMM|LAk<QM}4`053mWIg4%06woarMd-1#4?*^SnC_QBhLwYmXc_z_8f8KP>%wBq)+W
zL-Dgd?JRz7ka9xco=V)l-yQSj%{#^P><MdDYHI4nrr9s-E*bv){rz~Su)4+D@9*y)
z_qYGsl6bgnVgCJn1|}vhv9YqNR;>b^A93c4k4@DVj=sJ=k%UF8ii(PJ{->;7v*yUt
z)6*k4U*2t;JzLtXSL*0*xy7nFPhMSJ{o%uhhULrELCy#c4t_Q#CnE!N>?3G}&-Zt+
zDJdxi@qBmp)kZ&MRFjmH+;j5A-It&FaZF?^(y3$)FPmz|!pi#a-ri~rUEQk*{kzmE
zO&MlMBy1_YSjN3F<Wvh=NNDK79Xn<S&$uX5qhx*K{bV1lsf$*v@_N_sVHK$3r@!w9
z6KK);WwnVOA5N;z2VMB)784^QrWeBzA0NMT``mf+`uOdBG|U8TsVRGR=j89-)wQ*?
zpc6kq>*l__z0GLCuAm{5@ae4ieTEFa>K|{n-?w1otJ%s2UXKGB=b5PNp7i9z#G>iN
zMMa0s&9#2`{P}T_7y0-0L@G0?$%aNnoznVYW?*ojk(s^XbqEU+V_elsRSRqD<TEo2
zeeRxry?%cmr?A?IwY`~ZpO$|8`W1AWL!|3>-QU-zH8QgsU0-zUn45@*$cKN|YR=8E
z^!dBFx0m<aJX>ycb@h9>ZSC#JpP!xe@i_hM?d^?OSG9J2ow9c3tXWB?r|A|sTgJr1
z2*}I#A2{G}XK%H*LvhBrMrL+{(pOi?wy)3P<>mG15V#P-tsxzE>CnZCg3@L=2WA*1
zGcbUzI6SSte@%gaYc}ZW&kHhN1m)!JHO|w1c57=k=#m`cwJ#1l(0%9tDuU13|39<y
z`Zl{~+S=Nn$?RoyKK}mv^?$#LAM2Anz5DHr8xcEp>`>6r>Dg(&@9VYb88($h`5!_;
zLq%7=Gg4D?%hTwbK3#m@-*3@Jjvi%Xn5G*II%ML|l`C8BKIdVGuluRW@L=`&eV}8_
zBR;3BKM%T}{_pSapc5fM1Lg0`j`zuSgNAVP_y09(cs6V8T<dZznJC4H9uFQqY;0!d
zKXmu*TvLB{clQ53&(}|wGNr}2osW?Lw7u))CDn+iD9|X3glU#Y`fNi(!yTX+zlIUC
zB4^F-%<9^rvNF(Brw^V!JvvKWfMY|(MWvWM6@t6V-ZC+C98Ch<GWP7*vm2Y!`SWvs
zU0E5tG3TbynwXuFuBw+_NxF9R>cLyLq^iHYaSR9$NZ&Viu58(x8;s`W=FcQ@wYNJd
zO?<F?eqGWsb^m#1IQ26@mzB!b{b<~IZ}0be)g9g4mrwj&c5PQmgJ)fxU9iQ~Pj0)P
zvR!uy4;TOS>lbKtL1^bKP*JmEhefOVH9ZZD2f6w>I-r|yoo;9NCnqm<V&A@Tqv0~Y
zxm~)^+X}i$RE0P}vr3PT_dCbO%QH1DxVz}W$H&Ku?;Wx6Wnp4e^PAH#zwTG(<hsa^
zkd`M;Qd+qsUcY*^q5S<lzwalnT@%}!cJ|VV_NY+M!1>wP=8?HVoh+J~njW5>j2CL=
zakV;0NJ=`!$IJKj_O4jDGVsOe=^Hi}^u`Og_edP%G+4QM_2E`-@rwM2n%3uKWo25w
z9WJa6*MIT)wej`C*M7^|)mRwoTFWmuR9wl##57^blp`whw}GaSo}Hb&{L=pD?5kI=
zt~uhDdZJD71Q#b~ruhMu48Ai`RwWvfCQr8f{O<mK&`!?9?)`EbHf(5Exl$8!dPh)@
zl6i!yg202D>GPlZo~e=IU}5r^Wx@$stMz=}oY}Lxr%Vy~@%y*-7Tt{zJ+{@~N_K%x
z?3!Vi?6!Sp|CQ_4iw{*ENiqZ-IJ-K0JyXWMehEp*gC|aKKqhz`e0_WGJl?c*WAgDs
zXU_QO)=p3V@!{c|;%&>8v7J15a*zD6AMcdEefy@hTkPx0%j{NGR&%oFDKV<8@|pVd
zc3An|{w-<g>FnX*;bDiex+hH%de*$tX4Nkn$0?6ryy&p2{iUF;-hQ?2-=9hzNh6ns
z=euHEGcq(*tzJFz^|Cd$ZbdCwwrta-S*=cqyXP;?zrU~d<KyG2-^^2*>Q(sail*Q0
zl`A#156*>74x_Jashs4oH0a(ee&5H^47*x8J2{`7o7=rP{k)Q;W#mJvz3LOUZZ*xX
zj*XRF{?F%XN_TPNvs=fm9aNb)bLN~w*^Lei{{H?u_p8<hZ8bGmvr0E=3&*u<*CI9~
zFs_~kI-L$wn1C*^t@@Io6SG4gFffqozu5oF{`RTo%(JtzbMEZecsHu4-~OKj=)BAj
zt)nk5F9+@I+sP=n_UDfuply3vYlSmFxx97S=Z_x`t_WOQ@asz^gF{e|(2}6c>1!K*
zzT5piATaQtkACE)C3hXmnwy&=kA75|$dP@0-O=jzdzW9Z>+R{;kbZuiUif$I=*N*!
zQKvW!JbiqQv~r8jcnKP|ug>wCV<8AyBp4JVBqc5V@%jAvq@SOjzWt`IsJQU1qsiH`
zXTdA4PEFDDxxLJH_7<UpNpt4(OqwK=R`u@A&RjitNlDK1^z=LX>*cRry$ZSx6|^yL
z>9<Ho&zS*Kq9&xIEU7szI$_eJCeO)g8{bXrVhdq7o2Y)j{(tT6>y7gDe<pr4kJ(YM
z@Xm)xVvUWB5gU_O|NVVm&z!ODeaz-G-mtY%M<c%-=@g#ep>n3Adi}*SGmSSU9AxTn
zQ4$dse|%$O@(i=wsM)W#m}Otn@vGpJudS`E`Tce~SMKMj;c*8qE%lyRwf6J#^V%{A
zmy8Z<-n)12oz%4R^UkiCylK-WCnqPT**`fpr=L$_ov~$Ic4q(N$-;i~Y&hNBkDG13
zFO<M!GXJ}Kzg+I;Uk26Ra>5!qjcS8HYY6(}?fLTa^LL*9^6swm<72(aue`jyy+8i=
zn0$|6LGkl*8()38ZSA&r(IQYLfAakK;yrt0KqE$<&)eTWn10#t)ygaHmbmxJZQbpY
zoUE)O)Okq0%g4t@KwNzJm9x85->zO=P+EF)^Le}5&y2o){rXm{g^iU}GbZG(%I0m`
z(pnw1l)bxS*<1JE+ow;5-rU^0J5=Dn-s<nSe4pp!<hYcUns#+}Pn<rz{m>z&)<fP-
zPEJqunY~KM&p$u=5~$BVYnD{l>=3P^e}8|sJgqf}Z@Gr7tn9tnprv+^`L94D1>YZr
zPnQ1@y3)O0ZqLdst*xy)N?uM9t6CBXTCw>5-`}U_)~{IMP*!FJn&kWN@UWS)lA7O~
z8_%RyEO&f=Z?7S!30Aq>fBv%;w-uKUG%|m@<gI`3!i9k3-*47fm%rQcd*0HG8wEo{
zLp8LtoZ{l-y1KeVxb!=FdQw<RGP*WzHm>^m>S*Tvf`?4c?d7DTr7Qm{A2@i>G4-#Z
zfkDIExw6au{`>oT%>&te*B$RVM%?{sr=+c<wCHf7c+$olr)%$3M19zMe$A>?uL^F=
zFx$#v{7H4wsl_LrzgV?O%ckznj?H(IV|JJE?%cU^&bNjJhOK|x(aQ%|+w794iK%Jk
zm-45dLPA2eNG2(Xa0yCEc7krBO-xKQFgL%R@O~GYv$ONPD&Yl{8*)lFZQt(RFK27<
zc2lW$4YNMepNH!HR=(`adw)FY-T^va``lda+S=N4e}b3$CI0&I60~^1Ece!xya&Fa
zp`hzGPWkA^><C!+`P|j3Q#Hk=doA_w@(Nn<Kl|F6z>E(mrJp~4PL`WKb*iGizJK@L
z%-iet|2t)4W@H4q`BNk+|Kp>h28M=-%gpoctoUGezxI3Vj$OO7?s@WV+^`|Rclxwx
zMbjep*V%sFQUCuR=&CQL+o0Cp=O2H5e&$-M{60!I`_YlkH5Zn*w6LtbGg;oI;=ruD
zTDcRKtwbLE`uf`I{pTkqC;Kp*e{yp2)VTe+H*ekqHHaQPdL$qqa6l@i>`)75M`veX
zMfCl;-@5NjL&IKw4vdeN|Np)I|MCmp?$><w4P!VDa<b$JnSg($mo8sEe4vqeW@f6B
zL5q_j=yrkD>ETmm&XkOaiJ6gk)A9IiA!+H`X%(CdezKV^E-telsxmxy`0(H=@jw;p
zMMuxfG``KF|L}EiK|#Uphi-m;erv4iQhzP!$-KNwGo)Jkx13*G{S;d_Rwl-5$x_y>
zTb6pW&3N+s`RbBt&`Bod`Ek3|C#?B)NODW!hX)5c`uf6NEYk6IcV|yN*5eovF+-~A
znk_3U>%l8mrd+;vP2<_BE9>L!LEF-votYW?$hpC&>gy}k`uh5*VivP!%t*MkCG+hv
z!BxWXj@h}nx}fzRVY73(GPy&==AFJBS6geldO?VE>+`p*d?l%lj*fd))~Nf>3(-he
zZhiUU#e-`iHyf0^xWJe1tRa&0>&we1&UU7Mi|4}D0=xhnb6UCn{?n&Vv+9%81vnnO
zdD8>B5BTyj-{!`~#;EVhvub~RX<Wa4z1QWUvuDm26hHInkuY>hy&WQUzt%-Ztk`K%
zQBhIF`lYLQ4l(_Bubi||f|Zr^jLH4!+e_pFeb&eAHORiUhL7DqL`-be4tE#9xVX4I
z@gL^f*YAt&lTr}i5D*h<+p)u9>fiQ-djwgm7A;%G#>vS!r%YK{nT3UAMUFj=X-bZX
z?~il}?{VF|cIJ#3pd~c<d%udMot<@5t0h#l(V@ZoeogShdSNx6fJ*rvzf3AWrASCh
zems}2{l``G3G0LtY%@;qb=*00^XATI-nLt@UteG6e|>#DXu%F>G~~m-JacVrZqUj9
zp!H`m89%?gyu9ZAmGd(Uogdb1k-PEl*4FH|diDhm99-PowD#1NPLeg)wq}iww{7O_
zxz^<ou1|#3d;)%y-%3kM>*(rAS|)E((NO*U-PYan_U!{5+O?u4-PGaRJ;i9{OINP6
z9692WW@Tj+^)PDTwd2KJUS8@|Czq~X-92G~K-#WVtGHgie5rM}T`A>ty2#GB?dw8=
zQxq~H!99sT<`v&=rcaIge`%@rhAmrC{=UAsS)GN6QASqQF!hv3&fQ&8L+b_Q<oaTF
zmuc<+^;~*nEH~YK3L269{w_AnN=d0n)aSC8va)iRho7S(W8R$|2P6F^ufMn^a`TjP
zRskWevvuMxOjxyTtwwBY?6vHruWrTebKE~Q*8ld`Bb&}U#?@~rlzq9Tk5_zM+GI7~
zruKIBclY*ouUVs`_R>>Qm($I;o$u|1PR4@#HL<Pz{rqp<zAb!n!w|Fzd|{oHl~vN6
z9fh+0qHR|4@bG|Eyxo})?d|1tXo8}1ME;69cke2Sfoq*lpFWjc7D$~rbLPQo*TnSn
z^g!b!`BrJ=iFtW_Cnu{b+t|pM=ih@44Oo@ji-?FgaQ;01;WpmORTH|~+u3z=buG<b
zfMyo2?q9P;=ib-Q*ou4W<L&Q#1G&}FN4oX-)~#E$Ztq+66|}vAo&Ol9Xa08U)~%rZ
zJ)lnJ)PH|>Ny*B}_Q>1I-Me?s!^bDYLe)<};K1d}!oq4k4|waUq9i3H6TiH;*wNqr
z{0wOF{Li015%RliZEY`JxNzW(`xM`IZ!Ruo&&kbw`0N>5et!OpnKMg&S!Q%EU8)M|
zR&;c5JhQuWQNY^U+nYzqgu}U=@9Hn{^>%i49v&VKY7#uWyqp{y7=)dcul(K7+{_GW
zsK1Sjj6Cz(DVHU&^!e`&9dmQ@J>PC+gIw@Oz0t<D`diET_4<3wuM5e_%CfMrJ-V?m
zdCj*|r@Ufzm#w|smbGK&&WF9`_YOQgJ^kZ(`~MCqLYiCm&6_6|6BA>QaY3P?s%n)^
z!mAS#l|hRwx3ssmp8VTy=Y*qjTM<@PW(K++{K10<Wz%z4%76Is#ig*&aMI+-6DLhN
z6utkFpl$WHkc!CCYx*24Ognb&1cg>ncjwZem8ZI2rG8|cVPa}p*cANg_3Mdq=klhf
zr-$ucw@&ZZ_xI<cr}&1Pzj;$KzW%Q%=-T>6{r3M3+}fILxsW3>GZWO|1npqa3|>~S
zt?=C)%V!%`uGF-#u@Sjf|2pZzqeqX*rk58L1y$T$6%-%ef8|QZpU>y*K}!rln}B+H
zc%D3awrSdBH^;3?dNDf=%z7sMVw<kAThD=OYojA?7nhgk7t1CmC*QbrOKYpV@5H~c
zyOu6h&HnZ6?QIQB&BSHw{BmnPY>VdKv+~5pH9G$O{?|&}+}M`;-i^v~h_<QuvElCL
zO{KYAn@ZJ#R!&(tUCuD6<xryhT2m7f4H<)!%*;;ERYu%mIssV)39jpXS6RrL=iE5p
zqpqrY@cQ-bXZL|toZ8vh<>qZ)yndqAx|5=!qC0AS8i5Aou3QO8NlQ~wR&Fj`7Zx5~
zUS+>FG9tnuJUsm6tg7tn>}7EQSDO>LTb*XioT(}6l$4x&cu(CexdqW>9}+A7KHS~6
zrTqMhGo>z~yHXlD`}+7kE3#+!1)V;7)-^9rkBgfdv=RE%t1J%{p%*V-I%<eGX^1QW
z^$E9cZ*Oj928~ZKGdKHvRkpB*czZNkR(I3eo14|s&dzF`G)ZX5(xnd{9&Xpr(`$24
zY7Eh8UARzj&Dyn~VbF@|YJ0(>6Zh@gS5RF1cuV=V7r7S}I2P&u+LS2s?%lgJ=G|AX
zUR|+nU0Z}sTZB#;*XLKSUoTw0o_}Eg2QxD>N2^mrbhQ0M)+#kMHPAVG2?+{W+1V3k
z&+eWxN9M`Xr;aK@pk+wByu2&cuTTFc=H}+MVcRyh^>KSad$Yd0y}jL;b<(a~yDC1P
zHMe{_m(x*@gJp(sI$wU`)_M2->&*l$iTm4h;LxE(hkrkN{OHl4-!jqh_dz3cJHxiV
z%TD*5Z#Va|>f~+AOjg=DIy~F+?miN^oR*&c_{qu19Q^#@FaN!H^QI!+J=DO^@a2W7
zzP>)t5Itza_U`icpwqH6G&MmdjurD}TZYTZ%07Jh^ytrqn|FESY$Wd8yEmsS)lTLk
zCkKba|9^igpL;G1y7u+#>C@di%RH6_bsS9!2@N&;F4*b9#IWZ2f~R#!$;peqPEap3
zFg8B?;o)J!njZxoDnd`5JW)_rXaD*0r$DF6iZyFe-YK`WwHcV0v~1jH_}cE$a{u{!
zcinq>dMeJJJ$Gk)X=y2Fqx3y~p0&Rv1OyoD?d{Ligw`K?_w?yeknfKlK780P>x#y;
zKhqY7hIVvzCN5od>fL|OgzW5YP^-b!)%C=gGcJC9e4ph4-QC&M)YM*FT+IIK+gomS
zcJ_1ZK9z1g5{>EeD%&pKo7gZ@Jg%bgv#Vpey?&;biwjFrQ&U9lT;A)T`Q!KE{i`g#
zB_}6a9^a#Ne&x0oFJC6!*pLW{=e#^U(7?o;IWkkGO<S~SlhD_%UoTv}+8UtI0!mwJ
z)+D5-x8K`aefZ|h$ftkz)ciDhU*EQs<&+?fBFm*1)HjQbjqQ=K40>3)X6;(T#6v7C
zZEcT0E08NbF1mDd^{po_UUWzrr){{!!^4x1lEM-leY>pQy7KikT@g{ym22zG%*-}y
z+Vp74^CwR}{8O_vHl8e;z-012Zw`}>$>}p^c=GprWCP8^yt%($etz9AO}*G%N6xHY
zz1le^M`zOH$%X|F9IowJ%U&<qeU$6}J{gA9VypJ-*&}@3VJmbg)0=yHrQ7-C!&WTV
zqs+WA+sV<9F?-kE4}y`KPM4Q#xW8^usRic&UW19Xb^81N7=iXuw{E*zmGI)%ud0rt
zNfOf1<r|jAY-0U)ice@2mvb9WVyg~l>7SyaV$t;aFE0eMAACzZ+@`s8|LN)apzEj^
z3@Sf8;rp^9_t>#x1;xdOjnCUO7d}3wsHNq#_G{iO3wifG8BSYU+hu$y_xIK2vdy@&
zqmWrrQu54}P3r^Qr%aiW@cP=?8@tQ(&&{#C{I1$CG(Mh{iLs=lWJ(?Xic^f+LbukI
ze)p8@`j-0R!$SeCR-d;o_tpNsb!PvG6DJb(>R&lxsI}UgZN`aLH#e(SeS32=FKObc
ztt^X6Qp3W+IJmeTiF~o`jOv;e>Z>52G4;;PS)HAp?T4A?xwN&l6_k}d`>U{qZ*Jw=
zTS+-Nciu_Ix=ssZjg7rqHh=N1-;2&|iOMxJGIDZpVFAyam%qDX`Q`2H@ReUKebe}4
zmDSzb>)Sp_WVdqZ-Rq?#C01X4aj`J%>OUdC)ml(m+PZr6YPWC8*ZuBLTEBW(-0yV-
z@`lF7!MC^VmI{pz?(OLb5o@@<*qwiBj=S`g!k$&1@7)pYt88>=u&e#Gz<<77)NALs
zIJrJK+f$k194s>o5}lSiXW*zz1s3gTX<>Qt>{-&A8ymg;?%T4I?=a|kv+{Q?g@qfX
zs#jWxiHXU|t=X|>kIcu9AGO{IO5cBQiebXksYh?mn>n+yql3e5_w3oyU%q~|WR?*A
z3hEJDSs4s!7ykM4`FzB#5>4R{g^3;;Dn2Hi%g>5#e`I26x^T^!HO{}^aqW+01Mk}e
zja~o!{XOz6QzL_%oE-FSMk8b6jk&kYbiW1_Zn|!sx?XV;qx>r#$4j8gca8gbd3X}i
z(~r;6|NTdVbN$1`%a<?zv`hbH70<?qHJ9FMA3Ae}=e+%Y8_<Rth6BI8zBVj>7jw^X
z7b9q<&}Ty1)~%+;dL$QL`3K&Y)z{VaDqub{6H`StqmQqzso9R~?sN0{H<c>aJWmFV
z3zWVJ0iE>D@ZszA_{Xi{aSr?I{#u+iGc$YicKiLbWpn4u0WHm2`fEwgt5;cTVs;AI
z|M|eYYSpTU&pbRl58l7$mzS5{v3qy&?{9C{e4c7!siUiFSp3W<=hhZZ2G9lIXXe>T
z=jG+iNnIMGd9UtwuG*1f_wLCpcJIHIQqEX1nL*fzL(%0bXo7C$%+4)aOwR4OySrRj
zPmj;f&u`Xy2~fA+!(3gc6LfXVv+m2+nwpy*K6tR8H4ayi#KLgt(xnOW=Jho+F!V^7
zdaZ1H23qZqeop4kzu)gQG&BN|^|yMf2qk`gc6P<Obz!gTp0LhHNlW{*O<Y98K}W1O
z&bYR=cE_$=kIv1t)_SiT*yEsZ;Lp#`51&78pD;l{&F9&TjmZ^%ei;7x_V%>SZ7YTY
z2M#bCJa|y{R(e80!gH&;o~EXzph@_R)!*}$ojq`X0d%Do=m<+WxpQ3n5!>@(w{sXw
z<jr{S+qWb-rMbmK_QwLRojZ4)IC(O0+26l^Eftlks@@ot*4NiZL`G`vT`y-_<>2nV
zJXv<Cv)PA(ckaY2y&Zn#xO{z2?eA}j`uhAy8zlq<1ws3M4jno)Bh|~x>%+C^{Eg?9
z_uKvQczJO0_xJbt7ySJ9=-s<}3;(@(`LcB8!8_K~cBl08-`D(kwR$~hHRhD*(-&{q
zBC>GdLeN4P&^@F&lc!H_|M~g(<0GBIKDVdG*Kx+i#xDJ}WW|>+B|bBaShwfjPrH?q
zlk?%v=kv;1T3m<Qc$*h4R5aGt)a+#PnU?@s<Mr@xdtgjVPgfUL3uI~tv_5DWXx&T`
zD>vwDj%9B*pSJ^bmXH1RW>jktaGK}E)Ck&~qM@VnMCBuBwb|`$xfL&$PEW|sU%yli
zylbt*9yGSOr_xwUOUvRjXjVx`Xc6uNv1Dso8yje5WV&ALp$0}~gOV2kU*6q~URc`d
zq?nYP{PA(W{i1E#!dCwES{f9lm{%=lU$^GUH*0ULsgItWoees|AwnnY^*$XPoeQhO
z_5G@Ib9J>19JbYi)`c1*Fr?3$K3$x3MhWBLcK+j^&)fIkulwDbxx3&YQ`(ss2Yqhe
zxM9%0G)VK&<HuLS7}ooJes(swRTmV3pdp!GUtcdj8dn<k`Z_y<m$&!SsQpWpw3y~*
zXWxElmw9@gZFR(DWw)LOI?BJlNA0OFoLBwMa_cwmz}D8*HJRDj*=xTXzH~{b{{LTd
zC1qvMRgQc1*tE2_A3lAWJ1#CxLto!LC`c$PD{Dq6=t@G+%=gy$Yu4z1>Kjlcl`_?i
zJ@?|3pD!LfXsG@D4YVC##kzHFVPRrz{PLjVn0M^ny?DnC330s`huB!z&F8A$?*&~P
zqJ34~wbMn(XO4y7_jh-hFUV+pzE}M|@#CYTUhTIgs5j4@D+^li{PFQ|&@d}#hcF-C
zu?9xw3;XNqLC07eYUKtE9$SG<5a-t4vta7KpaxFGmI=$JH8wJW79sFTn-yHr1<m%P
zo)+8l;Sl$pcn(O0-}dTN7APan(f`@-Y|E<`FETh-m~_AN;FwlWtdWwE0u6OfnId9g
zVUh6S!a~q30DXOavtQ4gJv;fzia=0Lv}*qDvbV1?%CCCqh&?`U|KFvqZlBw?=PzHL
zyd4)E-MwLh!Oqt+XU+Pw?fd)t@{s+UA)fy|j`zyh&Js;fs`mN%_V)D3nE3eqo*tfx
zii(Ui^{Wa#K63r@^ZEQUUqEMn_DY*)ZFFDt_`!n%v-TA}W?Qs)v1r_WRfk2c<$NWe
z5y0%KOG`ZGq^A6ji`DedR8?&?ef#X$u}HUX-`{RBZCjO;naL?FEgi;i{O#@SmJ8#i
zO`8Tfg%5N+xc1(DW_CV<{>6(HS>3y-*Ydt5q|NC0V(7li*x0jMmM&YSWNJEf>zuiB
zW%vDhrG4b+QO&F3sWqR^n)_66GJtL+G)_Mka{Hgh_k`SBUTtmdDbuGL=bGo=J92im
zx#j8FZ#UCt7^n9w+kIjIxWx81jgF3Xad!tTVxOa*c_hiO?*HHNBgc*%x_B|r+g1fM
z?)36kS9kZu)YD=eE=uS2Oq(dy)6=u%f-#PkWQ)e5i;LYWzPu3ZleKPJ=-jSkU?A}8
z*RP`K@-`I)e)DWPmn~D{{T5`Ys;XM?;Q{07vnNk-hJ}UAN$u_JP0Yzzvv3|`TwL6q
zx3*PZ4xE^%JoVnZ0F9Q(lZB0pjjeB+Uh;HWIKebGBjdy@K3?9VpbZp0@|HzQZnMtF
zxw)yeQb&aA<5BVWjE&~2M1_QyWMyTa-70%^MRVyj`@%;opCjDe*%cKPSG}2c?9aE`
z`D;F~$H&LFw6zsYD=sW-T)bFW&aQ@I!Ox1gokdHJ{nGS@tp1yk>F(}+@0Y{P&s$fl
z@OWCQsjKVi;=*ENY@C>w*a+HNc&u02qVkhUQBhGsLPA5`-(QM0HZsQP=UQgYjBNk5
zx&D70!&ye@#>U1~HC$1~Sywb(ynMM3v>5C8IrjyY30>zOAMXc^PyP8*^X1)L>D^^-
zoq~ddKtl+7_SkT=I$2m-D;pUJUA%ZPYkhA<Z7(k$-?9%vpz|eK+S@?~ux{A6@!-3=
zy9=M55}jjJ%C&RnPEZGD@?>Gq%|Xe>cxKF)k+F5ZNP-iG;**uv_t)2hBK`Wh*g5*=
zva++m6I8dhWPbSe?OG5&C#bUCweI)#_n>4k!9!(EC1?#!Z*S||xpT#;+;BA1GWz@a
z_*j@2mjtccwtLZ(Q>VOC)YKkbTIxN+Bva_lojVoNjg5?)*2nFgFnjjuhjLo)K0ZGF
z<M;dhk-4C5;m@bjE2qm_m+92~da1s3f7-HT%L)n#0)Ce5-Lq$27sKRjO{F1ASFYrg
zHqSfq=H}*w%a_MU=DohazQEFC`PRh4Z3hn>YLc}0a9qCr$e~v5g{xQJUTK#d^!o9c
zyLV-$O`8_=rZ?;6ty_;~rq4V0^z?K_2GH$;d#k@cc=zt!yIqlyk!udLG&C^WJFsM(
z9_UcQJ)ikj=U!aoS~OkWJWr<X-_LXg(AZGn!$Yi~eWhz_bI!lJyE`y0?wpUio7*Qn
zP;2*EiKC<A?%UJ6mhPziz3otK<jx}1;&V0M@0Np(Xw1maxL5Ppw{`o)d6zB)&9N@$
zV=yRu<nrRhixoMyZ>8kr^$9AwJvcMdm|<4``YTsLe*F5iZFioZA0MB*-5DQ#84H2h
z-`}3bmfhTxdgA<fc7{K{Uayz1EK+gnlj&6Tp0?saq{i}%8z+kH`?jRz;)HXR|Nnjm
zAKq~Gy>wG^v!IO3nVn(fqW;H3I|Q6KUaI)}`}@o`>-~PVGC5hfPu~9C(%?pL#BW)+
zaid`M_jgmJ<AlV;+w1=R%3PS<g1uPoDC1;dl8}(d*exv^78uwF+Q-Jaw<aei$K;0c
z)rub<6fa%AT>1Rwty@VS9vsYi-`w8L&cf7qYWwS#FIP@`TV^`TVm;`fxa)D%yu#{!
zDXj`ymM>bwwEyonY2)0qw6+Hi60RBj`t>VfLjt4m+<Ei**6;hZ>hs)d3$E>#UAKC5
zc6sH>kgh3HL`us%mx3Cl&o+i=9o_wY-|7oh@Av)ITm5g%YO!hCpPrhk4QjB+et&$t
z|9H3lK8^CZ=J#tRhfe-}Ejk}`36bvKV3h<f9Wl_l>^0lW?^QIHM;aR&UrU%fT|Yjr
zTpn~1<-ull(HFU!@9r))?sxBzSoopp6zB*RDJdxiP(vr{X8X1+cJhtSKKo33obd9}
z(lhs2Ce+()yW+CtLfH?{e%ICayJC`El>|3!+H~cn?xIxCT9(fdvDXDd7lF&-C;vec
z(qCR)w)9+MWo1=#*cY79=B4f0wQEm&0avRNv|Q%itAryycCiHq2j`YA3<fROdwa`t
z=jT?Zg>2P}tvWk9i@N7KJ3C+fw`b3uJy$lx3JXtGuX|wG=&<11=U2Pm?>jupG@F6J
zy<e_%`EvET|9`)iaX&kK>Xbq5Et4lto*3j7KRff#cHX_p=duw|QAU?RAp%}08XX)g
z926WZTC0_H`Im*azyEY;E|x#<-)|~>?AE&d{;qA_(#%1}j~qF0{CN9JyNVAA>H^N!
z+U4syYJYz-yu5GUKF|f3w|=e2s;sO8t#WPSm+w1t$Z6T$^7r>Z>!NP)xP$IU%*oL)
zu6=n)6?9z1p5~NOyDC4cNl8nKzI%RUW$?t=v$f0XVq;~Kl0fN<dD+{W>GNCX&!2y%
zw2epdkj=TXXOB+PjjouUos)Cq(b4XYFPG2Px)Z-Lq-)V4r8Lm!CD;1ZJ>cC+J-xkx
zf`SXD)n=TYq8S|VFo~0sGh$as=IrZFuC4~}U^%m;y`6nt{lCh4soL7wfx*FteOA9V
z4VtoWp`vz(x}DuT(F`SRQ&Z8##>O3`ucxW)a^JFG+cq(!i5)YqeKTCevFZq@eH``i
z+qYwLEQ=HJ^3H8(ZErt(@StNiBwk<ciiwSl<Xksx+BDEm+?=^{x8BgkQQNxwUbAM+
zmb<KO_xIH%=I5{fQk5&ZKs#v8JyB6HG0?=~p3fj3$;hnPR?FS$v~&N)J;l%Y*2U~x
zbiuyz=$Ths?k}~@oH>(_kg(udZA)wGMkXuJL4noZaxAQ^lW%THwJ3chB4<<4@atFA
zlxfo*9ctzN@!>H4!<R2RL9;cs?(XiO-ClcsZ`icy(6h6%XC9m;EhY8gQTPA;z1IBQ
zyYBqA|0l(EQ&3RkXsponGqq<!&IB1>zjOJ@mQQo0-Cvnp6?NWnuG#+kITz2onyoua
zbD7%Aolk?ZX6@E=;>zRT=ur4=wcq}aRs3<u1c!tJ^ZH+Z+V!mX{`}wj?r-Lgy}SOr
zi0?d`o6n9tIdjHmZNx^WySqv+-z~qt)_c0%)c14smO3`G&CH+eqt+{F?B?Dlv(Z9b
zSJzj*{?Ep!ty!spZxZ{fzP_57@9yrdZEXDc8ke5x;)^S$YKKR)JOxc2NZHlw;FGmV
zDSUUZnccMJN5S9M@&ApsS5{YNAMFwieU)@;<;s;&TeGJAynj8uel6%2%=7mD_v|Wt
zy{wH_I_u$~)>EfX8~0~kSuqh*sdXE)F4BqF5m0`ou>I$c+xh!Ludj<06%$J{Twe0l
z6x2rWoo(hTYgKY#lB)Ncee%|2Zvs|_t^IPzTVGR4>(rgNh=>*Q>wbCKR(-kf{eFFZ
z-ul?x+wA`Rc%1ZH#<pt9QBeP9-O+CG*RQUwp0sZ7w8MuEU0LogzxVSwYqR4bM-vPp
zYV_>C-AMlRs9Rq|S~_~wgK3Xa($ljqFY}$W<oCPX{_ozsduo&)nrI;L<*fPrh&SK=
zy#N0%pI6ezW&huAvybj{@0Yte!!X$-{hUnk?A^O}hpmgrEWP;qb=K8YOWAm(X7sE3
z&RQ~6J6y}o?w%r}*CdmQ4+)>&o;cy*JKOB6QiR8(bMx)j@Bjbz{i{n$y*DZbt@sxc
z8!IXzl43W{EO*wvf4@MxSS;U|MhT_6i!(4dgbE7?EI2M#?Xz&<!lJ^$!1MELWn+aH
z7#yaWB^+RwYhNFimzO7HTUD}k?;<7!6!3Iq-QQoKNx>`o`}>de%j=t)o9Euxa4?Ix
zt}yS;mFmr}XYXFU`0efOt7CVU6_stfmvnP&w7INBfy2p@C!g-iD=64-HlVqwiD_-@
zZqRuGWoI8hew-{QRuH>7Z0(l9$H$`AZC<s@@W!G=Te7eFReyg63YRU_-}8!p?<{_9
zl7G+U>}>P(M=W1mUA_G5Z1d=x9s6%SIM}?k;$za^r~37Qb#?oE)Fw~Ujb4^|dfLj!
z&1qS;wyeB!=Z=WH{QAeo`=eVN{=AO=e`%3xci!8+drj?fRUV*|RSq3Ktm=8ZPd0eD
z-`p#^O0!M#?nHpjX{o5#VPs^a63fj2+P(bc#p3>3ru6{<6Sn2w*You9@(L;_*x=SL
z2TGy)lip3>&Aq+t>Z;JyCTV9RmM&lJJ?YS)Ln2~gYW4N?SJy^|b8>Qed3kM;c>eb7
z+R)Wup*sy07C%3i`R2yPvbnFHJXuos_}I&4e!B_#_wSEQ2F3l?*VnU8Oi=9V>zk$`
zYhM?0xSc=z>@3r(>te01t_t;DxpHM!N5_Syr>CDyj<5Y1>O03GaNfLmN7r3k=*)if
z_;GDJySVlH|Lp<|4PRX!AHOyGdYF$-Pf&2M?z!*ZzFm8Db#?b&xyeg9h1Fl3HNSra
zbcahUH_t57>}hFdXQ}4r=PzBlG;+@WSF6`&y}Gh8YH!un*#5I~EQ?JFAGvr2#l*~6
z<~v*M<*mm#uZ<7gycyXmWg2vQTdrx!34vZY+g&H7UvpZ>0KFsN1Fz?;ZMn05np)-D
zFxZ{7DlckF#=@=H*R!sy2n1d4sFHhUN1(KM-jw<C=QA-eO_?!c#gQW}-G%e!&5PPs
zv-91q*Xxp=*Z=$Z{OcLx^B%jzW|`Fesqnmhs3+^%n#|I=UMbTnI|`Gx=HHKVZs)tY
zA@OjEiPY)G>%4Y-oAvYA?EEQ{Co6kKZOfT?ZB69jZMnBkoj>m{t`~FR<Ye`;4@KYJ
z-hTbWL}lHkDFxLtjnn(m&dt$$8C7xiFu%Rd${*J=7Q6M9JfB<ss*zppLWiJo&cA1C
zHA2<*aWgb%9XWj1d9u3ywHFr`ry5Ae#PWf1(X%H{mT(HIWjs34*)km^`!IaiKg%TZ
z(F>s`j~*=ots}mCIoNG+Aiv#@1<QPAhdpY`dl^;Xx!iAV&bOz}p1nHM%KbDpZ|Tme
zudBYjy`8@Ke1^%ZeZSwWo>1D&W!ll%xzT!$%cMn%7UgXF{o{v*fx!l!t)c9`v(45{
zDSdT){rdR2pRT8;>xVx+*6VFr_T$4ttD+|zP0h{THs#OG%)GTFb8@J}*_p=aTWWuo
z{r&N{->T-v2G<JD`F6Eu7&-bLy?L`{Yxeb3iHF;snN2>q<im#oP$d2S{@%QOI*+uO
zPdmT-wJ$F(hwd)R-TiF7Rq3jub?dst^|M}ITl=(H{S9b(_wB8%r?vhlXli;seE2Zz
zp(>~lUKhK&<p1CA;b}9U9=m)wnBVrx1U^}-B~MRJzbzYA6nlD_?$-SKcD*u|mlpkf
zb#?Wv&FTGSIX4#E-CZ8tGM$Bm<;B(T_^q%1JIY&?tl*QgS;5H6HskiAM~_M#9pPO4
zVbX&K34gy__J4JKeSGKVUAuN=Jv}w`)7P(CU+p&BbL95zXz%HISMC4*^uM|?c=?ga
z^|K8Uo6dfid+3l;?9QU2ui}%E7J*!|)O&i?p%%`ptE;B+$=k&|`IDHKIB8vNIj^kM
zm3O;V&HnfIclP&pcVAsv+U@%L>wzV+4}0I*n!S9kb@?sPSD&r~`@eiTJ$_r3zJ|tz
zpE9Z{DlZN+GDmGn>2&LrTFNJDH6=R%RN{R(Djt90=+UEhrp=tW^6&5O*^iI)S`|KO
z;o|0g`s&px%i?Dl@9*uEGD`8-xwd~*`mr9#s>i+NYi@N{_sZE+1jN^TYy}Nvm%Y99
z@<^xf)Uf=gu1gsh0?tbG9xL+Q$IQU6V{T<dg~cuw)I_*yid(PL$+KsDZ{EDg7kNLy
zAmho2iCi2U8#40m?ARz*`z0`TPeq`*-<*Jwk}W~O!BZzsR$hE@1!&z_?(ML<yGpe`
zWxW*?6g+kQynd<gT<dbZ%e9?7Jt0+9RWpx?rCwhb`|8Td$#?GFUHdC)Th7X~v$I~F
znQ8oVTU@V{sfdV3%I5Ve940LiDX)8dZLO%ZboTd{bLY;bR>kSX>{!s!(h}6aTl8B?
z(-iUMg9|{}=*o(~Tf0hEUt1Tu`s?fKuP-h24tow-Td1Pq;&1cOW#U46S58jOz>10;
zprM=AwzjP2=jNU|d2*x0^2p6;QU(bPX=i3Ee0O)ZxOM#gy1!>0Dw?zBPgxSU*lpMM
zd(~%;+u7N<&XbmrS#!9Z|F!-9pZ(MHVplzRl2SZ>`SRs%eKIR&8mGUSSN+a#d%v9R
ztv~a$^4{IsTb+Gzk!#hzpU=-S3N81W8&p<SHdBAwjphFG#RYE1`()qBm0yo7pUG?s
zs*Gf<%OY&-*R5Ok>iYWmYX0-qfU^F{lPBL*Zr-#>CANBxmeYK@TAg{*r6qgauC5Gr
z|M%}77Y9c`zntxr)#3Wx2U<3L`2PL+EYs{Q<?rKaKb=&+wIQ+jYW1<(x1+z`Degbk
zC%d}v@v)OvuWmi@GiqB-W}WZ1S696o8ymp^w?2M7zx|(p=<Ru1f9Qdt2IPdu&1s_6
z@6TG5y;%YB_fhfqE9LiV)9d&>C#_$<ewqLLb<5{fos#i+_VVRQMd!8|&C9!@wRLrU
z_y76Sy(GK8db!_R5kbL3!M>n5FJ5Hat^fZQlyXB0x=yATvCsJO=H}**gIeahJ{B+b
zoo$vnYq1J58;^l~c=^4`^qJ2xE-&k?`~B9uwXN;d>h=3BZOgr_Q<uDR$Bq^G_xH^*
z$($rt_akxl_qMowH8*9lo;`ZBX!pBa-k=njmbNVRalgF%I>%<Vmp3*hfBN*vXnS=<
zMMTXqv;2E^*8Nn;{PW`@DBu43dA>gD@v&a9`PRJBW>;D`g-x=r>6m6;J7e?x>(;zA
z57ScDuGBdn-!EqyvOVvv(DlO7(yc3AJ_}gCXv)*y>$0z}dv<*JjsxcD>FM3GqPFEk
z>OH@wp`dUeDW-5?pr)oKs9>tx+b3(SWn**a(dJba6DLmG_5a`R(my{6udWI`z0Pp^
zp#-CuKBD`$P_rL|S8w$C`ugh!o7rVIm3eq{{QB}T`TNhGKYzNiO}kTbuU)=w#gr)`
zv;Ts&3+*m@`zG$X-2D1~JI~Fx&%c^yBK7r>xBg9;;x8`(Yro$uKYH%==5+tN<@amN
ze(S~VTGDU-FTyqV;F}8zo7?#1^ET(-+>{!osJu3M`?VVzlXK_&f4O}AG_4YsNuVuv
zmDSbJTjTfDL~@JkZONK%l-gCfxVZAhj>5&2hs#qlE-YwFJ2N9N^R=j|rlzO3ejMm_
zR?vAk0s;#0@%M{n+gn>lPuGhL3JRKZ=k8rm0RaVj`~5|;_bZ8riOp)B@aoFS#caG%
zQ%<`s-Mo3TsGuO|I3v^CTOnJsuj{pE<?mhAEv~Pns_MFL-##uL9-ZP9r{+5*CN2~b
z5}Gn$!h%DGoPPfPy*h4hRax!z8_Kq}vFYdMO)YtAyvXKWx22_}RrR+umo8tvy1<e7
z>gw?K)1HCyG{|VlUboucZ?{VsCbg(&8XI5MTBBiV8v60$M^Kgk9aSy(@6)&2`LBOI
zpTFIr{{Ft&R~Hwzt7P8WQ#s4Fx@>0l+P+PjH;amkFMskR<>!wdD;%5I%$!elO`bMw
z+3xrIqL25<PM$q`cHN(k?q6SD_rJ9DdU#yiyrVzE*Tn?p<g78vzqf{!TP)&_*snL6
z&zsc#`Vze_-u(2bQ$ZyqTRwgIbY+2Kvl08%1y!d`ow{WE{mx=$cD@rwkGdu%CW6wC
zs;8u+<THh(uY-buM8w6H>qc+OczCGQ%gf8?yKck=2Y<VtDXrII?B;)fBqmhyfYbAH
zb4y=bSg7P|pmpi%gjOljtQ)2K_DY{J&%YOwQsG$&>J*i}zZYv~XBSq>$jJEW%F5uK
ztQWRqT|JdnotC!j(W6IRw(%h$Q>;o}BwT&>{P}XL(pMUWh8wRGho#Q7E-x$LoTO4;
zU;p#>@9-Oc^78VsE-mStWs(_`m_5Z@U0wZd;c?lgcI#))o_+TE4&|LYcWP>AoVb`8
zBJJnrw<>)7J>Av@k>jUNufD^)IVLvt>Za7wMKfP-y&iXYUF>cZ&&}!Q&Dy7XOlog$
zx3RI&IrshR*U-z$e6KEc=P#CsNK9O)^723<bJ*wh*4CN%{L*G?VzSox-MMq;%9_Z{
z(Ol1G*;a4sleJd!tor-)`q_u7m$qKNezvBz_UfL>;=8rq@9uiP@3&6Vqi^r;$15_b
zy?ggA>-M(Xo#(q>Jv=HNZ?gY?eBIB~;)+g{%BreUmoHy_R1+T`Z<>A0XK&TlOU?Xt
z86SUV{{Q!PYS8B3rEAc-N8orkFyH6zudmuE$@^`Ul$F2Q|Nm^itK?<S&a*p{kN0`q
z{u3ej>GS8UwZFe9{r>&^y?%K3_2{_c875j57B|xF&ooXyB~l<PDjJ#+|N7cmZ`=6L
zu+?FpCegi%sSFKwi;9c4CLCn?{88B7CUDiqwb9$dK0iBq_PC{`W!UpI(cAqlZEaZd
zi7WP}v8SKkwdeEe^<Lik{w2BJHf+_$^82;hT^XYC^73|GV_&j-`Rm91_Ga?azZEYD
zUhcOle*eCoJ2u5FW|;x@1sW0H_-^m_ILThO_BC@SOjzJ=|2HIhTTURT+IxQT)TyA1
zj1^_??nL%o4dp%FC#!Ar<mlzg!Qbx`pVwV~aZ6_K&Ye4NzR}j}SYmPU;zd`s`FHXd
z)tK3M3T{+$Fq~4-(((#lA2(G+l84PS<HCZF$DcoanlfWXhTT3(me*fiUIx`HDw#Jn
zByNv*JO6U0u=<%sKGW=LQ>IT3UwJHkZ&m2amoJ|^Uet7|VN+L6Pe@wYG8Its=HI`6
zOQq&dow`&zeBF$G?boJW4V-A+0&_)|<lWu%>fYYnhp*{tXk3_QTm9wT?)O=jm-%+}
z_iwMxadT_imVbX8E4SE-CnqP1Ml5|i!$&Rm?yjvT{=K`qdv)2{Tids|6*elR@*12x
zb4KUW&Nbod=Ve`86}qf)^{i)SXM;M!eR|9cUPo`<yjgQQ#pvaQh0aT*{-0EzuVHF>
zwZ<m#5KH&J4I2zT=Q8=6dUou&hN`OT#ful0O4--{s}U6u@t8Dc&K#4xJ3ETj^6&U)
zI&1FSTt3}R*PB?m&oH*JH9I~&-micCS67mOsOUy^u$Rz?yvVw`ebaOz7wy<#;XYl-
zb5-c-X|v37S5<v|wX*E(t)k-M$&)8fHZnGzI&<dAmKK(|*5!VMg@sx=IyztPfQB!k
z-akD(9dv2z=Jj=df0^ChylK;vNt2SkOMQKHb@IW44L8fbz6woENr~99bN6m>Nufz|
z=B$}BN9Oa!{rmT4U0IP>I`3qPR_KB=XS=G`tdH55bZ?86XI))gQDLFx=P2{dUuR4)
zFE1~*{rBVXr;i_3UMOW)u;=O1rz=5iw33&TR8|&0KX+?WYIjX-t+&kYv*!0RZf(hY
z_I{%0WVOtjn^MJ|gO=FX|Npc3)wQ*&ckHmRw6vW1f9{U6OP4OyG%yHw`SRtYB@-qH
zw6?aMynK1{k&WGAx|c5d+voBbR6d)T{^efv`_PQNKR%y4cP=a;VZpkXol2gs?(W_W
z>UV&;!xm*HC#hCF>QtXHeY(2mEX(3$c0Zp?=34vRipd8pq`}-32`5jUjM|jq+1hT$
zu$_7F#TA{x>Z>Y0KkL(DWjK}c@6XSwcRQb-Io>N}dg;#2V$-TG8LTWU5p!nGoVgM-
z5+z^vW1(5@t(3g?S65Fr%e$kIpPyeG9Thdps{GxWrY5Fd2}7s%dp`Rey+8Bz70~>!
z`Td&9HFp-da-W@R9e%i-e>&)%pq-hSnV?Rd-H!*%e?OhpfA;P7`~9FoW%BCP*-NkX
z+V}te^W47b=hNwDkDr}odKu)Bq9-0#R|X${bmz;LlH9wyLP2+}Y|Fo&m-qhq`uTM~
z9<o<fRD^h)#Zg9Z>c#C@vDACImb&`!i%S_oryWcHb(pX0tF3mQ&cu+KW;FB5^!<Na
zyT$dly;>c=e;*SwbE<*Flv%S@8K<Aqu(!W|=lzo>OI}`H{u(q8vU_)R>a@ShC(WO~
zzFod9LOXojmRH#~HY{XfVoEWPm@;S1n$79wS8dpE;m-RvZ`LfISLKzz|L-=?kiyK=
z$Noz;YzP1yS35nvF7v9mgv5$pUtgb2FnDolsy3+6z{SON=C9l0z<&FGJD#1NAHR~(
z8i%hulaiCS*8D6=O-ZrXC9>d@p;RxZRdH);_VX7(3=3jF6H&ju@BhCR6z~=6cJJN|
z>NM>C`!*jm9;X_@KKUf5cl-M5_4w;2C#!qg+`oN08r1CtFILFCy-i4qWyysL0e_#{
z|G)Tt|Npp0JLk=tCuLi;<=?mM`&T-*^GywytBNC~xtu(C^4GW9`J&?D&tC*JXe~}V
zJ4?zmYYKRnA&6nYow-(}Ue;xAKtmm%*36eLC6yHwC$3))_nl=DI9)IH%3^o^%Ia$C
zU03Ya3ak6Qm>ypj=;G4y=<(yJ6DKPA`}_a=^=nn+=CoJW*3RBl_EyW^-`{<Dm;K6)
z4vxQnKA*R${IulJ<Hx#o?x6A{@9wUZ(cAMrefm@s(TgKEPeN+HvbT44hqt!2_UW+~
ztk{-&JL|)PgE?I63=AudaTqXyvk@wBz!B86&Aq+t<&~AeNxS9$<w%)iESNAsz%>8f
zor_Bu7#JRi2_`V1Y69~bnvWho{`$f~XREqDJ2q|FBooUQkeGF4#lmU2(W{)>`M9{a
zib^aQ7#K9vak$x4L_|bGP0cO++?+rsrzXAleQUOCF?ssz*{TH#4qSZ7SY|B211dy!
z@813A&!3R(d9kLMmt1^jnM~~N?p}PFnSsH<5_GIT*g2Sl!%R!dU6{f!k*ng2YA`ki
zeX55+7();ykm`oL#skSW7~yph_Mil5WLR(pdkldk1JbaEAy`tw7<)1XOHPp-0B>4a
zV-NTb`+a@}9kbKSZJ$yaa>`Qm=`pWX$)Ln#i&ryy9gpxfs`Ao1tFnFCq;&q1yZ1l2
zb?4$#Mh1ojb0mG#CZD|M3ib~g@nQM2QYWupE?#kpPt~n<Ni9gKESZ$$Kkd(Q&ttRt
z*0C`#Fg$Hwm~3P;(`Q%B&rOpiO`0-y?%Jj%rky)?f?6|iadE4nx3A-2b6$ESC?aBo
z_jEl?Tie)~GiPe)=uCmMm7lzRt*x)W-fJcEidCOJf1WyH#tQB5bsE~*-jklZd#4v4
z9}gN`ICt(G-#P&_=P@ua)JNS^U)rtjrI|R1OE#7_U}w+1pu5YLR&7>Q=XVchW?*QD
zF1XDyBW7Psq@bYSvt)jL{?a!$HpW~xnCbKDald`ZpC5&w;>Oa_(skbJM~@aAIN)%%
z^7-7X`}=Blva7_bfBNF$;;z0vy=`Ll_V!z|ulwEIRXVxd{p(*wd3pKuD^_T%{st;R
z+<K)_XMO&DzyA8w)!}PzF*7lh9G5M>Ap`1r?bu-fI)MG<%a>l>-oasE(?E@u$&(lV
z`BURL>0(AmuaxN-M@i67_upS%ukI*Jmh3%dbT#^FN=k}`nc1~R8&8}$6A~6St*EF7
zT$vY@l}%f{dUZ@}?9<1O7aus_z{<v^rJ&&8=jSIHH2Y*qkc&$T=-@x&^m8-jPoHgR
zZM_;)7+zU988jsD?1AFslS^!?zeQ{<e{*AF$ot(*O-yg^?!Lb2@4DUZlzKQY0{KB%
z(y6IQ|21Q)+>M@E?vgsNF=m!WuehgOvurG=aeC^-HV%WGH9t3j&S+h_bm`37OiWB)
zjtKitIsHd%vZs5W%tihEe->$nubWb}XZP;iY<w~id5v12!R%wb(xRa0r$W#`)790}
ztG>UB)nzvM_Wu5QUTL$4t>@?2?)EvTBPb{swX<kx=<e?B?s*lDIDh{774<du-k!+)
z|9)k!yuK?CGD^23Zf_N+{k7d>y7JpQJA<vu-t1Uv37X?x=*(XF>dMJyk7L8q&&|2m
zZ~t$_kt0WfdRGT8?_=YaTa$Kn*3_!AtHam7x?6sKYZhpn)~ftn&Uc&T{`0S0kFU?Y
zYL|G3g_WIs`Yt_;@L>pXv`k-O{CG(ZbKg3a6;3=sd!H{kV6Ni)GcH7K`+WJjACBVs
zaZ^+(D=J<*Y?m)9a9wc@bP!_g?{72v-TUQq?d|Q^!&n%u25<e(I(^QZ9MQO-c|yX%
zThq=;9X)=0dL`(P?$*}Umw$eKmNLtk!NcY}^ZBja<?FZQ++1|%(4nCIvnNkp{Py;?
zsI2T-(3slYyL-=+hLme+YDR6(n|pTO!De=G$z>Dg&#yn7{ru@uO(i8KK|#S?kNd2@
z9AM^O5w<pJyG?$ocK>nEAw;{&-d=ilclXt$-r~G676GPNS9UD5tpE2j{q2p7&Z#HU
zynKAFgvZw|wX6NLqW=HCrB&<W_Eud@t9Eg5S;^$1q@?6!YL6L2t7fiwd}*a)P~1zs
z0^U3Se1iVed*7TGv^ig8`K9<Ddv;kAK579S#>vmm?>pBj^y{mutG`HrYTcZhMy@U{
zE2_W0ld>#IS$e%d8+14ysGT<{WPO}1lTU#+XyD@c{Q7$}clK77gKkvkSykHLnUk|7
zY)wR9;zQNt{`12!GFE*0^yyUUK4tg56IZW>HnZ_+UH&n@{$J$n?fLtkTAiC~y<C6)
zpP+ubUoUjqT|?YkTU$Z1N1HZpUi<6TmdwR`vQ{Bcx}fB6T)uvd=VY~&iHF;!Zp#Zz
zHk!Gm{(l{)`@wJjXTzSodrzC3pQanVCH?%o=ylJh$JYghg-w&Ic)+;(_>yJIZsph)
zKkF$fDthwjRn#LHwaK0nCr(^COCB@Gu6jI6eAzFsvSF{1!^EI{)BX4-NBvQd^tv}a
z^lnRg`)cp$de3b8K;42)Vf9mc)~{P5SO2F_H*(XF8XM58<2>8lLD>uewyv(OpytP}
zl9!VvO`iPp_3PDUxwlpnKR;(A)!V1X-@qJtn_)6&B>(a<Uo8!d6%&3=o-_$G>$_sZ
zh7Bi*LERHJUa1qOPkWy`cka}wQ$aa7Ym$<Zx@5NJ-?uZ(zZY}x;K8M<o<BJ`*|lvt
zXmgzJY%|c<%AP%YKuz9h)0Vw>k<r@Tew*hNXn*^)_3`m<g+87-d~I#CsIYMI)ws=R
zzPz$lTYQSItq62}_wJpMR4=HA+q`-6r%#`zOr9K^bil8yY}+*b_;sM6hU?e2`@9Y}
zbz2;0nssHu<jIp`Vq>SypTB<29GR!jo{3rODJnX~*Zo|Yc4mg6x%u{>wUs|UJXAXD
z-Q%{nsi_H+Xh1WOtgNhFo}L$vc8iz3yJI=iM{TtsJD*Iz+gn?&Zcg{#eNA60Vab98
z4xn-J-DPjR<~)9MwA;(ye>=F>xce1mbUBDl71o_A=TyO&(7z@3(oD^u&!UrfMEAuw
zIW<LX%?eG~zj^cKKY#u_dH#I)fddX--`);qX5-N)^9j7RHadOd`_G43xo_>Q-p<A=
z6|(HsX)P0zD~~FUc8Rjg_~UtYwz+@)-mlYs-nf1}eB#83MP=)@-M$bAI*@Wp!a?xN
zw4k7%+4;;13mVmYXDtC8H`v(NI5kGGVby|LwZ)*R{lCAyS`|KWX<hgD{rmL~9we;h
z4_JJ0#kaS&SErw!w<>sf-`R~TSFZf^a{2r(zu)h_{pS9@+TBrGG8CH+?vp=TSy}n(
z<8k@iZ>8_<L^8AUO<BFVv@7BEw%pS9d%tI$o~8?$hYS6`G5PqFt=ZwGIX5n>v&v&v
z_n&uV{r-PhSKmE(vSgyN`>DHk_g*Qks;qpu^Z7jOP4?#I;f98Wpb6oJhuf#lpPygq
z7Zx^c-~WHrzB7%MUU?mETKw#crcsTGt!->!VIio#2DwdJUH$m0Ij5)VXaD{6wd%#f
z_BV0HmX<qDeD^3Q*wDr!sU$BiKl^WIXXmefzu%WWJjA+s-`eQypuQ{@2ZzSSwnt2E
zN=iy^xC}abdUQ6eU(q0f8Ji)@%VadG=1eI+d2#BDr%$|&FZQxKe>U{f*J(A`Uhl5m
zzHurxtWQKPwxr(If2Hf=u1M?s4!^$6*z&qVWO71K&Y~$3bSigve*Lp_ca((5hTSFM
zFW2SACHDO*T$>gxb!F<SpEu3@tCopWo-3O_z5U82&zrAyr-p}levDmORlokjQZ8=p
z(x<1UCY|^6@iDm{w>4|3%FA=s@2{+0zi(CGVz--n)32OA|Eu%k_wV|yTb~|2fByWV
zraP{0XYSS0)bz~0wq|0<+on&CkN2;?@M~2QwA(Xj$+NSwU*D^KUs~WQnhY9(SpQ!;
zd|k%vZMmS~MVScERb6-P#DLa_fTrwp?2L1ER(xCpIvVF_xA<$&bo-jf&2RqYxLn;<
z{yt9Dy3FU&)|%#XbFHm+D20SxRXYIczOwVlT<DXvo-%c6sAjg^j|a_Not=jDGt4qC
zxhT8$=@@Z5w33&X@0Bw3Dt&e3;<nt|Ykoa`{8&_2c(Gfr)XmW2|Nj1-I&E6o)qBhR
z<y%`?M69pfy&HSDjd$|y-MhcNxtV+wbRJ-@wE4MpR;zX&IpPAEOECNG<m7Z^OXg*+
z$m>Usx}KeF9{%~+*{jR_<w3*gR`vh(T&)CE`=Dz>b`-My{Tk!h<$dMzr%yrMV!Brr
zxpIRt<Lm3|w@cnCd~}4f^zE%s-&r@Bzeyc|tp)f#{cRhs^pxq-)34s!S)6YB;Q;f|
ze>+wNFYjCCH+R+5)#2JUHg^`S->@OT{?CWzW&ZQyl6a4@_RO&=_4@hqr|L3Zv8fi}
zm;PX;vlWk$;wKvMTkYcF7T5EPRh#W)dhBxSt4mS4b~l%lvp4@LpBNK+YWupY_MVgD
zHFvGswRP!@UN*_Or}EG4P<eUxsaoyUxLs3XzEqwrS-b9=?h?y>36qC)Cnx^iB);A(
z^JCWS+P_xbx9zvB-?4q4!OO3z+kXFhE!iC9r<dILRPmeZ%4d5gxwEs21#Y=t|34Pg
z!3Pc3tl$4HN;i6&PT`p+Cns+$c^UNf)>iLHCdtQmN?%@Dy2yL0QT@Lf-+4BXGiS~O
zweLYE$%t3iRaEQ%)j*y>0Rb20D;-FAe607^?fd`KJf*D5-sDOq2+7H<yI=qR?kZao
zlPL_s8n(8v%I<wvuC0w;`|Hk~J0bh)YJdLtp`oYeH(l><yvOaUtHZxu-~TTZwAN^m
zYj=u?l=kMFkcRX2|6}IYeCkwrc{My<^#F^j*75l-L=UGJY1-JtfT}~#R8r<c)k#kt
zK3piM>~<o-U`71?x~eA=-Mx79cLvV4tL^%;QBpS6hvkWHPVGnYtScUWe}CUz-B<m7
z@Ab5VQ!g(s2Ng!&ZLWrvm2C@K6S45lotV}8uC0w;4I1(dYTv$n`!b)Ii`salZ@t<6
zHRk@hJ$v?;<lV8@ntAzH+W&idtKZIg{^#fCuC7geRcoWSuVdqv%LzA{J$dqEw;qW^
z<DH)lwQ^gPz6$9qj@esv_0f&Hckk9%o12HHpPQpu_6Ia-Ib}+UU0Gq_#vhK;rcG0u
zyt3rKBWAmtA=Kd-=gUjged`v*q@;LS^Lwt>pU7sP8`OMI?d;D3OO{Oe6rFtb+oSIn
zR8+io_f0t;Rr&M!JMRkxlmES5{phfFUdfv&CNEVd|FX@y#QA$W*R<W?^2R4lA1=G!
z*Zj@aPcrh7`~6$*vPBeZU%q&~eD<d$pZmSF)?7(-@0VM<Vui-%{U=U%yuG>Eec{4|
zpn=9UdMR}u9yoq|aq;l8)))ED-o0Bl*Sh>wzx}@pKR-YJ`f~aFuq$^pu7U1z6c=Bf
ze7x`Fo137)&*+WM)zxqRWZT&rv#;jnMb(fU7cK;Re(Nq*d8DTL?X9h5`ZoRc{adz}
zw6?TFv`+7lG<K6V&kKo)nzd;0;?f@<5<w#+XJ#7zy1xIPYJPtH=bfv=)?PZ=Ev~)0
zB&5Oq@N>me?o)XUPM$q`bzkjoaD5rIb=3*+(!0A#uP$(G=31?+q2aMP?QGEfeYJ17
zoOVRs-&dQvZN7c|y>%bM*T;p{)a(hZ{{HT+cWD2?gn;+=_O8A4`SWK`+vU5>)rlul
zF3mE{&iQBY?epi$A08e){pHTIsTVV@tO#73v##>pot<8*7i$?v@JLyetgx|J^WUql
zuP@Be(Xq2wM6|@H=EsL1)lFAd1Uf6b^=Mp`GWYWJHN9^p!IO1&*H+hh7Z;a}kMrN{
zf81yN<jtELJ3S4JfU2sh&Qi>hWI@-?AN|>iJlhwZUU_NH`X$zGGrrv16+K_yIQrI?
z?32&e-Yk19&ei8V>6d-pCGT#ZQ>Qd<%h=0L+GU?~>AU^?BFogE^Zr$3K^On7*Vp`6
z_$z1bl$xt$_gD8zK6w^&?9r*<V|6c2&GL%9bo+Mn+1cji|GD}2!p_gLHBCDsQTyeh
zdskQ2B~a72p@HG^j44w@c;)TxtULS5&(AOG;-c2G+}FdG%`(k?b<X<zmK_Vq1ON3f
zs@1ps-c$6{>+@UCLcnKxC!Rcc5;S7I_>`0AhbNQ$v;P14`|R<q($}DA4K7~ZtAD@W
z&)>)%HVHIr7amvX`tadH(2)0>xpTK>UDaBBKt062zU{p8lzuJggiZPP?Q-wz2n=5r
zqxoqLpR85Ju^vhAKz$Tw=J46ZudlCzR;I1J^_EvjLu<!U9ec0lrly>>v^x@e3aoE!
zOm6p^Yn6KS-J?f~Kz*vKSGQiu{`B>0=;vo=*WQ{ud2*`J-Cy$OuXgU<z1ynnO~%!E
zvu8&q?eKGRYg1BIUVCe{Y4)-M2Mz>XzqBFInU$3_5_IQ}o2I7g@dMAEKi5`PK3wzW
z$&)2!xwj(b2un&vzA3IQZt#44ZS7j7h;?zgkM^T2fB{ALf~-?kYD@n;c%h{gleNp_
zvFYTrJ!wI4bvK{i-0?iB!_)Ix-t@dw>1(atmu!uFZ`E#jQyepWqH6D--JXK!`L*jd
z{rH{I%#?Ne-R&LjRswNfZv0_-dH3ly`4eHjOIPyWtEzpf_K(*yH2wYD&6_vNRlhNO
zdwaY8+NiBY+tpQ7GcPUiEQ`IfdzWU`{?~8cl<hx%yieBneQwUBC7rjnW-njp+&=4f
zK9Bjq`KM1!)&6=lJbq^X-@kvimc9-H&GM`E<=)t^&@BJnnhhHacqI%LD4lju-F4TV
zKd^39P6KEq<65)#@!{*^Y<=h3#e$X%_DY#*?c8+f^VhFivreBmvn4wxDr(l*vg%83
z@}9kU13J}X^|v{5jE*^nG4KEXZ+G3ln`JdmKRi5~uQ}&g*wyv%_gAf5u)yKx&+Q+?
zt4yzMO7))ocH_p4NBe$1?zaz#h{(8lZ>jfmqwAN}Mw_oTn|v}w)Szhb?EA~z76+c4
zWxBaye`-p~i$ks4X2+K=Umm?AORCpxYsSSUEF+f<uk;Ext_phL<oY{juF2o~%Z%E)
z*W69Cy>RyEuRYw;m;61-QY@lw8Y}f@is$m&{I44yJyg57W8IF{<;UZ>{}iy~^S^v5
z=_>x?*mGBV$@~9Q=ISPKUw>V1cp_qI*@85=iI=`x?c&n*on-=QE<JhvJU#FB&f?{u
z<1E?3LO}<K$i_M?-F^4{=Uzrtewz;sDv>NR)<kcAx9wgt&uuPlZqUMu$St7#Ub{Y@
zvwl18@ZrPG&FuVo?=L-Y*#7&u;;H`4i@7zrrca+9wLNd`<Kz9aZ-Z7q?5q8~%6GPz
z(UdRU`?(4WH+~eKG&iT!*dr(`ENtcBXdku7XXUxpty`D6YVE4s1rM7J9Xgcrt+l0P
zh3{;$sWB6mE^^A4GiTMM_|mD1%W`iE&R1pqJIAW@)T*;LZ|*$dAX2?0<DyeuUf!v5
z+j_G8KJK>%jq1-%HZn5O>Fae{JZH|FE1OciWo>`e8?F%)6wJD_W8>8yCr)_G%=@w4
z=<ICs>8n?-4sGb%d(a(}HBj*iCLhb7Pp2lGU)_{utMa#YljBd;OH)^0|0ip$`?u)E
z65st^l}BR^SKefMxlZiTef8;iXYbf#{?)(s_J7Tt1>$xlFQ2U~%iccw%G%tQ-zDw-
zwRx&9>V8*l<|WMTIhjrR%G$Ldr+-J~rY9{8jb7RxK3in+hx+IIZ}k3N|6ly3?)Y&x
z&-d#m_|4t^?sr~$iH%p5c*@=H@$onL%wJv$le)RTCR<1R<Y|@l^ZM2u^7{MhD`<Ay
zcaFuyJ7)F&YI>#3*PSr5E`JAFw4!qI{{47atC9`bYkPWl)<$jh0?lBTlx$fSw|7-T
z14HSH3yyz(eVyFi-hQ@_t=W;8jb}qfcW39u9UscCuZw;9_;GUKxv!?6^|Rl8r=_N5
zzP`3L?Ddadzg87LKj(UF{)`zbK${q!pPRd@;^U&Eq@*XWUak7|^|iK&ip%5U{o5-)
z{x~&h^5n%cW=JeuvIMjm<@x#l_h*A9iOk*?Pge82vdFbN>3MH=_vKxsueX%G4m*16
zn3kz&C?g{ys0Nd(`QX^v(sJig+>=dQyu7CO_sJz(S{<%`bzN-q$&)9&e0{Gj^PO!1
zT44Lky8PXo%KPb$kM)Ym$mG1!*3r2F8mBYOzV_nF%gbI~UO{uMN<oRl_R|UFth>8P
zSH3=f?%cILS?ev8pVM4jT{X?j!fxKY32Kpo*4=MRKE5jXc;C`_+jS;Qnj|77w(RU|
z^Vf%3xxG9+C+^?BKWb~%Qbp&s7yo|0pFVqb^vq}H&Yrzme!q5kue7<Akx`JQrsk*5
zpM!Uoy){WVz_9xJ+umPaUIxFaee(L++RHC5FF$)+*}ZSeZ_@(pO`A7w&AhCZdt-y6
zpr9bgrE8<Mf)@9J2GBr#m;L+q-~H_B=Jx7PYj$Sp!Gj0Iepi3~^l3}g*DR2xz`#H+
zU*FKZRbNZa+kVe@b!Da5cP8&3FRv~>8H)tFeLqX%CY?Fs^Y-TE<25zKvD@C<-5tI<
zeEqeHi``2<K61UfCNj9Ou@SV2$TaJU1}h88lpT3NL6iDqER{Szeg3?;B7VuTWuTGG
ztJ8F&L35A?4mj9;zf-*H`Mhe-Qk^STLY6LB^5WCe)6WbqUc6{#&wqPM=Hdef4kTq;
zR(@LI<m~+QcK&|Q@Z+=hpko^{zPz}|#kJ{U^Ha6R$jDoJtG9#KE`Zi*?9?|m4+rh4
z0Igd7@uTAB&!3sEuB@D8nC#a1c~MQsO$K34(6rp4!-q?c%a*SQUhc=m$G0x*pz8Id
zOP5A&t*oxTZMtoR{^Hm221_SSnv`TLurzFK)Y4hYtvozEFLsG)Pnn<pcY49^Z*O(&
zI%HIBZSSr+d-?KZtu2qvA2@v2nXUPt(h+AZ%MFi@$^XA@nsMR5G&$$ygA3GrXK5H2
zU0P(Trsme#+G@s}mcu&3<NCggd_IGn@Av&)bL{?}u+?E}b)N0i)7D-s@*PX{%QtnO
zyVj0JFSJe_*}m+`p2pPM3*s()4(93doNzB9>C&UClTMcXYmJLZx%6Ql+g6P_|8=do
zzn6-<URxnmynaj3=8_vl+<n(_Cf}>M^zWx?=G}AI#iC0~jWcg%vz2D0-h3D2oORQs
z>Sf@||Gow<miGHp{g+<pnw<G`Hk+hujqhuzbC;y+O*78OyjDMwvg=!oZvEY&{Ab(#
zURubp`m(BLzHMs2)H|nU?uxtA-nZ`1vckv5Knr@qLPDmfyxe}j?()HA_HLff5|%|v
z*2V1n_7k*azV`p$@2cxQzFa>4RjYVhKv2*m*XoLj9iWvXpvXM2@!Yv{&kjs^edy4k
zFW2|~yIQj+{k+`QH$Uqc4MEHP@>KeJd#@g7WL|sg_xJbfb8l~p+?s!XU+m}S=dZW%
zO6R;Qp1K6I{B>%0+{Nhpy{UoWsa8c#JSK`e-QQWfyzJeb%&T_Q-*V2*Hb4Ii)MVWI
z?N;`$4~O}uPM(~6vHWjk^p=c?O-)T-u0`j+T-YwR>#KF*@@97aS<YHEHa1uG|KEB=
zDLp-%SIWfW^mP5{Dr;kQUV8VT>%xTq+y8$)Pg=4vc=@Z(=k2GffJUzSZNJSp+kNZ(
zot?oT=k5RhH~;Kh>+9=E7cE-!<zDssm)-jNHtY-!pR_Ia_Ok8w>!SN@K6Tjrda>B3
zy?u&`v2k$z-mlZ1ou8k-^?Jx8&>m3GlGdyn8y12NV+EB+OK)lK&%0}7`}IojGlf2B
z(CUR>FBbQA$;t~0FJ|MF5~)6SR!l!Gr|{34&F80O)nv}}QLFv=bUJ7;1E?=?b$|MK
zInc(XdGqE~eY=@%TK?{i(&1ToTM8aJ>Bj5`nDph<>h-VY|NpaGCG+d6t5v^VE*F)S
z&My4dDXjkGvcLVyx7+VubC<7Oq8Yp_;%ugg6lj;y=YP-d?XAwfzAm=x{`IS?!=umq
ze!YIbm}ElHn;V9<pU)VB+PP={nPy+h`1a;z)yJdars?NoX8)eQ{`T(j^`O#w^{o0I
z57~X^T3vlqt*WHt#BcXwfsl}pN$xF^*`IY|cZGOQ*V~%)AF^VwWOg!WLG;bd>DneH
zSF-GPmb|ro09vNICUWzaXS4H9UB0~e#P8zA<)Cravk$f0`(!S@xVTtUHg{&o^>wk<
zOg>r@o9o5I*9R_k1BXH4A(pK<H#bGKO;1Tr*H%<KxN5K8T&uEPeJ##c$Cg-C&$TQ*
zw(9K3lP4EumWV2<tGl0`uD@Nf?&69-WnO8sHC}tB>Ba5IxO#0xpfY>NqYAajC!bC4
zUCS^Fv`8`M-wbWd%rkPnv(2_<oj!d!xTa>$+0XfPYh(H4IJvksc`Vyq^t4Mac2`Pa
zUS8h1qv8t>CMX=hEEgV>O~~7O@o(9M4ePdKtaH@9XK-R^+uP!z&+A%eOgVN-_S$oE
z-aTSVgf3nE^~e64_wmJV=I>t+Fzd79MboXBdT)Q+u-fw^El%!I^?AuJSNHQqeeZMJ
zw{*8(WvisDQfYqrZvB#Ok<!caKCo)%+KYYvI^kEj=JQ9Vyx*~EKHsu<^@futPkQ#-
z{aWEVd+mnqO;w*xs(-za+#i`^v_5!wA7}tqUw?g3^zuER-8jr_JOLga9iSojl!}w3
zFJHa{s|T$m3ThQq*V6I=Z7BQm^Yhw6-Z^uv)6PiP{{3<pG$}CUmy@&e+3n6wPEX#w
z%d?ZSDp~RK8)%o?vc0_<H*PeV=~MNvRUA}N&VHzR{pr)EFXjLLXrHDN8T4k($&)8R
z)?8f`s;wKdW5bCLlV1C%P2Tt85jSYh&5`SIkw=alTjf9BuIla9>pAbr_Xhg-^epq8
zy-YKB*_0nuJM!-Bsg$xTTH;#Kxqkh6&@P;)tyy=2-nyPVdv+_w6AnJUYj?}<$0}xf
zUjNqOKhwzd@-pAel5s_gdwO_4Marwo%lkurczA+V`rNq_1KL@~Z~G-+<6~oEW7FJQ
zCb>5^9bI+)_U&k8w;lue|G!?ZU%D#w>Z;IZw;dfFL2K;Jeg@TM@9ypvmy9clb#rTr
zt9Z!jJJaasyYqdo?<?Q0{XQ2o|0~+1>Unop>E>*`>c8J^=fAqMb2DgLT(SMn(w{$n
zMr}xFWaE`uvO0YIEz@!@udYv@KbL-Z0BRmZv`+VUT3;VvlkP4aFzL~y!d1;5J`~K3
z&srP3eOvaP`Sa)7*xIh$x5ICq&B`A?Dz2^$KfkWhM{P2wb#PTqMn*?mTzvPl6`(~S
zB2rSTjvR4Wy)SBOR_2`@g<%T?`atI$e|~;Gdh7kt>#=+*j(yB&J?pXQ$H8jj=<^#@
zSXo%^6xq7A{!&p<(J(N$u<Gx#@6W$ppK&oGq@Z8}=m?17co&xz*WTs+^SAv7ys)D%
zx%kuVvzh6xwtlFsZV+!plM%o5t|l(ivIQd3Q!f0kKK{+^is|ho#v6l-U%#~o<KkXw
zARWoi{Lg&HlKAxIdy#2-&&|pW+O6>W74L0L*Lj=oK7XaOc3yhG-CN(zs(Matzfqr;
zY9O)Xf7P)C)oD@oeypvR>h(=uF0PN+ZSdn~#mnFGbI*T#Ho0$qMa4#=evftK7Q47+
zJ2^S&^p(HAw>Eu#?YC*q|2}Bu|MIY1epdhPl9!A4?S44eR)3pPqWdTD>?~8z-Q{P*
zALQNGuu#o+R*GEl=Qz`92_CjyN#kQRdvb4^#qO(#ob=@B)1?QS*`s?iZ*N<B^y9U)
z(OYwGn|<Ec-{0THBe|%NnSGV#WVKIUzFfJvIelx&Nuk_(dv4a;yR)<SD`<+<wOefI
zy5C_}*2Ug_WVb$U@2x%VI|3KGf!1$do$>AM?dYvXj~#pUZuk3bJ62RBBrHffH)mzs
z-l~(wkGnrVKmYozt=XbdQd#$scO)ESN=;9HJ=xz*^Zo9$gDFOlEHi9A9AFmv+swv0
z2{dK)`Sa9i)0Xi{n`L}?adBzX<1;gjK|`NgN?rzeUXL?=e7ryW_qVs9o6~$<-Q2QH
zPEr*U@11X)-gm5DKL1{F<>nhVB6Q>S-1t)gS~n2CzwX&}F9(MPAt9kHb$_dBf4y9O
z>iqfXDxhZT{Mv6b)6UI_T=hF(&Xg%4ph5KI{{Q1wOxnMHKWIk|NT9B+4%D+abm-8Q
znx92apFQ)M1lnB!>deILjbd}YIDb1R`#d{0H=D0I<Km)LF`bA7jm+$)PM-8+Wn~2o
z2hFSb<mu`f>;3uD$B!2u_uJ<guHU}BeC50Ajm+#i-!^@Fe}8|-WADQ$Mwy3NIHPu#
zt=)O{=uuZ;b-ybc5)WTl;K&S$K<n~%S0<@?pZVRzFKe}=`rS@<c0QR6)+az!nsYm!
zY5SxfKYwOEI?@U1wcNRLrv$W3;or~a&o1;FI^+bZDM1T*uYUgW;V^&p&reUEeGXe6
zw|4ows#Qm%K)oxw=W2d)GCrFMh>0!Rn0$Oz{PTD3-htL(f;Ky)ot>qrt?dokIeV}E
ze=TUtbkdiv*W*{`-rn}>xc$GtB-zf+PS6U!Wj-^L>SFn1ECOP8mrdQgc{6C80BFC4
zx%u@!l{4neTPI)t=c0}KY_r@ocJEa|+eO22LAyXbJUS}%w_VJ*a+u$Kjb`w&6``xc
zv~+Z?Y)n4><)r%jjJvx^CoPHHUH0;%`h3vzedwdVnmRgHKs!{+-b8?wr%bxCH9H&>
zW%usg>+0wLjdOa>VSl>(6#I;j^w!o^P%}StcYAyLyB&x3$)8|rb_8u5&ENkw?P8wM
z%q?Yaqilb@SX{<BLB^uMp|G$p?CsvFubWo)y?XE~IZ0dc<lVcmlhu4z2{l?sN=ky3
z|E<0C`uh6y({!V)7APIx{m=b0Xu*58%;Y(9ayIX^33}WWbv>+WMo39RXNm5b7snVT
zPgeI|m4AQVv&S7B9Ninu+obQxYzv+?#R*jIpkfP;Z}NTX796s*jf>hEdaL%zuJsE7
zqBeT|I=*Gn^P9CHUE4Pv)mZX+YwzCgC6ng#2GupD{-5<$ZLiVgeFu8~|2$WAp-W}2
z&EW-MzHetO^Ll+bQ0kU@)c@|%`{MV#*Pog4>bG}y`0S8`+Ph`FvKpmXp&v`{O?u<u
z9v-j+wC6`pPwyG;!*)K|T~941PoDhsl=k`={nn+gmdv#-k7BX8vLev=@v+|E<9)JM
z*G8K!UA9b1P0h`=`r8%I=<%Ly7c;hS?0j)`^>onXtDe{OT<VhJ1ONTHzCR0e7L$(;
zc=haYx#}}o0SiIPBFyvVJUcgcHK@%xY0Biui$S$Ax4528@!!;oi(I+8e?NWoDyz<}
z`rDh8Q?<jVS-3koHXiGf%@&L^N;<+(`|+swr;i^Ew}bXpBp>U!c-h~6?Zd<E+KP&f
zlfJxMK7UpD`+J}Q<kaiD$e(Yw-!J+0Ci3&gvy5u{_U!|WzLve)GfhWSN-F9V!{p%Q
zexRiWla_!MIUj6d4XZZ)|84vJmF4g6{hz<ry1(z`yZ;RT=AGQ9t|BPp-PEFxF`;8_
zSC{T05ywo;T>)302F}Zym$f=HRzBLh+s=hUDNEctNAa4MlVG+o=cfG0DbK#U*X=xe
z_Rh>RDwBQhuP>fseE<F5d+-0=vA*3~yzjl>G25yy9D#v>66Sexp3IT8E;|A`rwMdg
z!>=zdE8g$@uEH$b)YN29^(BKx+Kk85)s>+^fBzpL(4t!@sYU&o!OJ=hd9(4!bex@S
ze)!}`Pm{baFD}k7&zE!Sl~RrQ{Py;C(9CJY@3-4kpX+I99g5E1tJ*SsOU_Lpb-y_R
zXLD0hTAt6V=2Q2d=dwNTZo&I|wkc_8ht8h$U2eeZtF<ou{l&%ZQ=hLo6CPiy%B7!q
zaS^MMvhu~9#pxG!EOc&9`uFGO42wb~J~<l>h8>lk)#7SCx+;EHWMpV)$l!JT?fJRZ
z;`8f%t&9pd_j>()&}n#z8mfwlj2ky@{P6j+aIdsYg~2S7Or@6hId^x3F3;YVeO*sP
zOpNO-Xf1c|&f@2M%lzhQwM?(5s7Uz!?rz3)zduj!tP0ick+l}f-}A9epy2Dr<MPTT
zCL+2~TP{SoS5;Xp^O@Q7=1tC)tgBr6|NYYb_3iCyvvu|V|Gl`s-@f6}>sUMK#5XrK
zf{v}yvVA^hj!ciVxnD&4+XoLC-rnBceJzrC>B4A7N5>!ke!mCZ(8h3}jaRzGVZo_A
ze?FZC9o7Hl&6^EXU$c7WD~4Eq>Gx5dJJ+T%$SCFD{rmFAj_pc6{^iZhVBHf83_-!c
z8|(g7ZT-;FB_u4ovHX49)_>>bS}(5r{LJcl;QW;#TA&j_LDMz2(~^>!I)&8_UA(xF
zPwV$=uce2+zP`RO>#Ek)>#Z9%8oKq#WNwh2-?r?{vrS6o=H|V>Q_|DDzey_{ICAWm
z+b7%UGiPdA?yH$4qrfMZd3hPHkB?7FnU@!rk&zL@ls1`Ao9~~@1$hh<m9T@X16^0@
zC;ZA(p3IovniVH3S{hTF;ZZ4g@zvuLqXdWTmyT}>b1={U`d2TOJ@4N7ntx|x9$big
znJbodVD<UeA!*GYeo7ljc&?Gr4PdyR7ql>d@y{0L+TERo8!Ez>BkqU&+3?A*^vIn%
zGV9i@bBeyqpY<AaPUE7|-1{}3dv7iJZ8UG*JkZwvma?A@Chtm0N^0_*ZKh~wDERsL
z`EYK1P0;NHiwwFxeE4un<KlxuhYl4yI>Nc|?&@&;me$tJL*A!8fB$}bo^5qPR+iQm
z&@DlxyXI}E5$Nvk?|%~Y_~GGpZqT7*TCt~fT-7E&1f3RhtXEpKzT)1=lb#%FHHBqm
z*Os31xBJPmapT5_okdGiDm-U`h8~;}{{8vvAG4<-@VxPavIhqk-`v{jol*Ygh9GFH
zlUrZ&@#DwMe}8}Pj{7fP|Hn|yewxQSrh+do0##I1Ip2ad?>xS9?%cT_UoQK%etUGZ
zyY<4fRT|uvG%s(<y{&bA>Dk5Z{U1Iam*>va*4BP=d%M5xo+Uk#CkvOoyVI!`yNjcC
z;>3wg3p(|De0?{jo)*)I-xu?#c#H3Bvx@(Jzq{6gj*^v5&&lce`1m;Y+Zi(?0uv^x
zJ+;3K+Joif$&eL$H<bZ;E&%9EP7i;7c7_|bZY7<cXFKU}!=>-n&F|MJ$80`y$m!3Q
z%l=cZEeu*&@aIRNg|+qL7Z(>#dZ^m=>2CS`hqty~dSJLSrtiatg0+n*phIxy)&F}x
z+bGs~O`n`Cm$9+&o4dQGKUDq7!0eNC;&3~E;gb`BTkE8yrT1Q5_U7%|)|N$Gpd(o1
z>;DKA78W|q3ab40@#BqMrP@=x3S}0}o;~};vxN)0`}*8sV&+8ckI_4RV`K7Gw!|w-
z-n_|CQB_s6vXc7$_kI1w%*$$9AMnofX?u9M{qWJFOZ~FeWdHp6bCP-Ow{PDvuC1AQ
z?C+@{?$eV`Kb89b<5Ihi+T=gZ9+!E`j@Iq`^S(b!SXg+g^p+z>To?|#y}dm!AVA@Z
zdG<A*FYX-7J{>rKl$Pj%EA<=8olRERC#37{)zuRW2-(yZwUlX__nPqh_k1S0-)CQI
z{CDZM`-=6tVZz0N8X@t0EDRF13<Vq3*7UV4YG(hisBLMp_O@yNyuHKkfBU4dAh&zg
z+OrB?OX?+d@6-6teAm*_a?<MuUkbmx2z*#LS<Uyt?(+P#k5B9W*;n(^=-r*2!D}B&
zJ6&HFYuctiB|Ryr>EdE{?zdO2gxuL(zFy6HwV?Mj9YHy1Ny)^oudXgC5Yjwv^O@(_
z+1ct_f`fuexRh3KEe+D-3X(9*n(}1FL}hob{?DI235bd={k{>j(*$&9aMW=YR@TmS
z=dZ2~-`ZDRQgX!jyv^dvAGO&e=UA8fE&r<({LhlDK~y{Jz^$mm;t&64-`=)XBSb@8
zo&A2@@3l{Ee0pD<oSfWyK5*uP2MH3=(#)W<PeJz*t$n<8rNpYBf5vAg?EC%B`r@rS
zt=!^SJg+p8Gc!A<YKM3II@P{CB<=RL+(qX-G!Gs;xM<t5>yMXsPHs8wwNyw@P%!HG
z*)wO3?5q9VQkIdi;?|7l?RlUBQ=NYQ{eHiF`SRu0Dtmi-KR%nC&y`!-G(T)zOsAM`
z*1K+deSLmV*>Yi?O{EcNb=u21(4LhK71!6rE-Jlo3v}quhws-5HhXOCVpKC#u(y{_
zOiY~AsO0GAXkcu7x%yn(-l~Pc%l)MK#YIJ1pPrun_`$*E9p&%kxVX7N_q=@gP_WhN
z&D*zzb$==zo?fxgy7ZMupS-=^&fF_20!^pA3so~W7Y7|2aBDy4HmCUdzoysL$M+{6
z@AF)yI_+*iwiiqFt*KL{Bs@PichW(HySqx8eU@2n+`M5!z}oXij<~$G`!(TLvx2_9
ze^JiSe_aQa@7;S;alNI5g`u8(=9J9)`}SU|G?AT;BiVMmk_;7G5ELK(&BSODv#pg!
zzIF%$r{}Hj_VYRJc!s@~zY=?g@5}T!^DTcnR$Y=xUY{jrykK_XHRY@7^5-WVbV`y;
z4%0JupZzsEF_W*xU~yv%d+OhR6EmWt3#I(r+}yT40}aWw9G8=mo4Rg(_T61uGtQiy
zZN9qn&#i0Ae5C_-FT6T`!UP2_8ws0=4Yz(d`93={Q#tDU?$Xy`&DYr()cxlj`TP5O
zD`-RZ6AOQT|G>A2iHTM6;H4^khQ`Lulhu4%%A%rX-8+79N$Klri?%7o`DbQkT9mz+
zapBw7uWL;rR-6G{T&k_Dy>RVIOTGX5@-Hp%T>4PM%*?Eyuu$;URm=10{_{F+iP~T0
zS^8(^?Af!EudRu+di(tObM>lN&^oZ^*L(ENPo6zn`pKvLkHt;S-d!7Q9{9j3_5JnO
z-DRAw7xnh^7}Wi#*lHNPJ<qkU(6Hgs_oHWK8f&i=X8^6&v)NbnR_fAa)u2;a92^`1
ztZr997wC1ayMJeAap|q~?)`EF1qBQNyQcklbhLZwyT^|nHEq9FwK}VH(m}%mM-GT^
zv4S?{pPYTlZ?0A7tba>7ebk%_3Jj{gyjWQ1lb5IGH^-uJYxea=-TM0uv~r7IIcAc7
zPv-J+fAQLbrX_}khLirDxBIPAQ&W@m=ZDr*E>>37tp8e<R|cz}nP(fFY;g86=y<{#
zI|`N8#qM6V?d-jKa&>ieQQxO~%`-{S=<n?8jEcW0UhgW(9HGV5za{r}Sjg?Y)!#u!
z8<xEjwU^gAH+lYi{;8`z{SUy^Xi!?^dw0v4^ZRuL{etd&%Xs<Kh<SH+v(z6erZS=I
z9sco*a!a!8kA1bCwf(1k>*?Kh<}~gUE|Iq{XS#4@<Fi*k)lZ%mXI~Q$6&03k$IZ?C
zaO1MCxlcvK#k;R9kbK2{I6KPGk#SwzUM;R`46EcBf^YN5SSVz%v$Mb6lfOCb?1T63
z^|$!XwQ8L+N2d8|Sla1nx`#j;B}!gia(#T`)7SSmH?v1ZMzXDEZ_ubYEbu%gD5z=4
z5|zLiJPavmX<^mxn%ViCR)%op*3L_gj*bT1Rh^-(qOxM|GseI7zcU1cgs9l)$sbs#
zZ){xnEA;4j6XzZE|Luf?gj&k(@2hP+z!f`%|8AhxREvra3l3%(o0+vOetbW^<5pb%
zWHnzQIeF_c9!*V6spD<!?cDwBJQ5Add}puf)%^eS;_mYN8@F%24k^C8%(r!;)>N;e
zyJeu!zss5LUTM_Zty{P5#jUNY{eGWJF}hgw`qO$*Up2ouE56-Yx+{6d)qgFI9wp`6
z+QP{%XA^My+K$3x9(lVxQJ+sgE#i^25|NXWyRol!_k=Afu3AqH+`K6nyv)Zi<Aif<
z+3Rb%CGYRaE?c&&G`4HWZ1em>hYm3@GBR%1ym|HOqO6#>I5{IDqYn=bGK0?Kt^fCP
z`IFaIPMqLSR8*Y0&u?km|Dc7+p{XYrgoA^Fx8&W8`f(|IWr#)5la3c@cTb-5ED2^_
zabHDis+WkU=+)cTO$2d(zs8o<Cm1}~C)(7kslDHk@zqY*^1}V_JLx$rJTKVZSSY;<
zU+MKbPI~!IiE_EDd)I<$c|Qg}j1NwY*c{t>eCnF(`6=9ctd}OX#F(%=Wj6Qm^-avx
zow#dpyIJlnj{fzryW18mQd;}^1!!w&mU;fYJyFNkb9yZm0^Rk!G5L7Gvon%MjvfWw
zo;v9@Z|TpCmARije-@ONUw`?AUhJ+FYk9APAANm)ZM6B`Z}0EzwN6S(Vwl1fq@tp-
zp!)l}L*J%M5jlCFyKBvwHCO5iWHord-Pl#S`huQ3i=wK9g@pGs9marPF)nUyT~5+G
zN3UHA3t7A`@7|tHW_CUWGc&P`8#n&=eBORxfX0<$q2Ir<tgt`+biRBnC|<0~-Uyt1
z{_L5W)a6~J*$)e|vb2JNf-Wra6z(lvwq%Kd>DTuv>$^U`TwM70*rIKUPVrhsM@-jP
z+;8EmT2dBz=-fHK9rJF*^)Fnw@W=Q4|9Pi+wN9EOlyiTdENF?C^z@lCJ8OS`>-;vk
z=;I^ThZ`3!Rt6p9v+m}hLry>bdHVaWFR3ZrKf45UI_SfVvuDqadme08<30WJ#*G^<
zuD4hf_`gS`J1QV1rswQz^T*%b-p;yx=Iq&zhq(16R7xBc1}NCs#bsA?s;ykPGGcQY
zZyUdSoPNF)@7rr@qa*g$**ZBpyJjYTb&ZRYOG-`_6c=v?9iyLre;=>f*?`%pr>Aw^
z(wge^{QBw`J@<lw4Sws-f8s1n<*EF;MCjR)zQ~Y}C1uP?U){U5Z{M!5b<HF3wO8bs
zgFcIhi5VSe!C3){R_nfYEB<Vn@9m-WH~gaU+a=F=zD!R%F8Fmqb4P|~ob>X_+`zED
zlKmS66Jq~Qn<v>a*L1^&RLOh4qO2m8ov98^jhb(NX|C7OLx<bzmp?Vhy0YR{aa&8v
zgW37}7#UJhQx%nznDqC2Xgc=s^|iIaa=Ul$?q&*jb!%<(_6;>Zi*jyn<2`xu<kq4y
z(&l+DWRxb&o5xpO{X0umUsu=n$~AM3MUQ@TeO?>CU+(?B-+4<v|M>ay;g^?}v;H3M
zmlu!yy=99@&BvqSQqKcdh8P$cItB&`G9;XyrfVvc5Hxk`!kag5f^I_u)gUqZYHmI-
z%?$czSy)<nHT!?p`NE$MCK??)co5X#Ul^jbFlgn5y1!L>KA*Fedj99>^!OGA1#N9@
zP#<;utW&Fh><s;9d^RBKvDCG;u(eSO%irI#sQY8V0J{2N5~JGgvbRFlBBLWBJlNPp
z#l;_=oUHC-t)s(}n3x#4O4~mEbZ@w>)_<G%mc?%G9hMt?eOlvD&SPNM07`y0H?f-M
z-wU~|HvP0=-W>}IOUuyTpe^H|V=-0i-^9kog0h0$7HuzI-=q5b|1>o+vo8u?A9r=#
zO1l?#cbogov(c2)16_Z)CVD&HWOe^_8^5Rs3k(1F@ngl;=~JeFQl7cFxc@vG$Fj0*
zPyVT@s#+91;Q-wPBpz4cnEfl!Ip8Xbm9epLOH0dv%a?<fe+*KTJ9_kJsMWS9o1|ZT
z>gl~|Z?yDK<dQ@FHnz5jDJd!~b3=TZbMEikd&_PXlg|tmHy0e>Yv<CP&vLoGrdl<<
zy?E(w^Iy|1zdgUpTl3qTVvsRS;eV3-qc%;O`+?>U->lv(t;eUld>{R}^iMG8Anp^V
zP6^!#vaedZ-mdl+=z6R4b8{FO&dfIFXJllYWUsWZ{C(V-xV=#s-nvWHb5~YY&akhy
z1D(KlQOZGCS-IrpC05(&Z!Xu@#a`T&8+~V2DR=O4zqPxQR)h8_Ub$ATyI}3wwJT!n
zE*uchVp9U0vs?9cfBpZul$4YZ>laIRfm+F}+~TWZ<@x#fSy)&=W!r~OpPF{>w%)U6
z4^P#bTNQnG@7^^`J0sE3-p<Tm_w$J`kED@Hk?!YKZt)EjACnf^mc9y!hzPNrdHV2S
z=PP#g|7_fPr9z+nToUqK>ekJhowwTR=D$e3w8Yb?;pD}|?h~g?TQ*HI;F}H8fe#N4
zUyWmCm@sjo;!eMPS~4;+JVySdlCLUP>OXhhmE7QIsyWpQbSU(B`~M-g)h3@55E5c4
zFaMq;udc7p4;s#qv#nBjWo~Hb7!V*}RsN1=rcc|PIWnMY8>j2XAG^D|-1J(_hX;-#
zVq!@T4m4g}w|3pvH#ddf-rj!v+S=%=`?fS(YFV~5`+Cx+CnwoFb=I6XbB5<|JOBEU
zn7lkaP-(qmhsDX~&z_x~ePc_eu$u2I70HH=CZ9iiIM5-e{AE|>+VhNRK?jweJ$v@y
z!-olf)@<0kxw*T$+wZf62v@JEupka_we^h5+1om2O!9A+MX27izu|8cy2Q8mz+TA-
zU#9Qazk{X2hHZ~Y&@T%$sj#4DPZ+hXUY1OnG>xxjXWXw})3!fg7v)=9!KLpYYf<}a
z%L-WmfrJT_*Vjh3%h^_eZU;Jf^5lolpAV<cuWd6-K6c>NEh*6PykYC(de7Va_W8m1
z?%Z7K<a2W@*(~cyZR-9=fNndNum7X?rLw9j>E5174o=R-&6_u8)TE^?bL_vrB2anH
zr&HQiy;Gw$uUOx8kY(r2og21nxl;N6&YhUGpFulnmVcfYbv-5~rYHCIwwE#8Qw|++
zdUIpr;&V=EAzGqwbw5)<r=+~tynXxe?Dc!wKx13CZ%3Qln~?2y+QatvuM;N)>l4Fx
z9&3F5`~CjoA0HosPFpT2D!Q;eKVBzpkHo@-3p1{)5R|j8>*19)d(g~pCy<qKZ;z$j
zuNTUDU#(nG{{G&gZ#OrmuQr`OrR%zZzP|tZzomQIwt`0XK*!F4uDptg>5;WAOE}ge
zc?fhp+?(6m{WIFz+PuysXJ>QI^kJL2>PvO?fd)ni`?{K`ptBc)r+zawiH?q5vUDk<
z2Je?y=J|0`pGg`dG$@{46m@`Ma#n!WRM5Z$xJ~V=HaYRiioh2a7B)Nf3Cqc?6N^jA
z%<MclS-rc7f6dyp4`09Lj*pLDvSi7F8yk~5`unHP`TpbM<ASm>(7|P^W0PaEudR^;
z-7;`?wz+p(b4p4|!rfh^Gt6?MdRu0^ICSb1mz|y6hmRi*Zq2^Fq4>Gqljq&aI+G_&
z5|EYcb!=w4>e*YGc%Xst#qI6u@BN-RbLIc@tsyTwLOsu>=B<-sjSdJ{a7|s*hKb?r
z?d{Wf3^MQUvrQ5DfBGPUF!n(}C8aEmEvz$cM0kF`@5!dOLjP>@R91lpi!1jX{CD6L
z$Jc)yhqd;Y1X*<)j&iPZ=oC6}l0B#7ym*Fz*#9L?)A(M$;-Am@Z7x&Wmo-0U%`1~O
z%MsYhE1Ga=Uv2f9o1590*?2$~--GT+Dt#5=GuKLV+O%m|-T$r2-gMmEUGBZEeRb}_
zg$tc3I(^g*tIw}#V&xXgh-psGShsFn#MZ3PwKCicbLPx(c{^o_$X2`DNs}kLzU^Yv
zZ)|Mj;Ne*llzZ{wMW-1I410dPS`C_#^ZQ-*?Pj{u4xfmKh`FpYK==MG`Y=gQ*$ouL
z8FzLRuDz=8RVJLr@8YwEhufo`YhPaCDJ)}GBLON|)6&$8jEzA<zh`C|yML;^zsQvv
zbk{>cNy(L+Vw&&Xy#w8*^!N97Muv7i*+Y+y_w!cuYR@Y^njJK=>#_De|E$T)&CG4Q
z(rq0bm!v1>-rm;9<g;keqJW49js+$GnJ+FZob-9dtXYSyT??z2|5A8gNW7(`<-=!Z
zXEQMDjJfyVe0#}phRIq%T2nhZIvkvwnx25}bpoAY%4Qkn<HM78f1mCv&|&l$87nmQ
zELo)HJ1gPMjg6q8X(eT4)ydDly}8-EE%&xpo1=+|n3&iMn@XdyH#Ztrhp%6id;a9f
zgKfOhpo6iumaMz=?CI0imzS3(pPglz#VE1dZ?03noNYpKa<Kc=(EbpK_87hPnKLCp
zCozce6g@p9`sLMC@Avi=OD^$rcXtPdgs=z;3;*R_@1V8OSL@}5H^&y*_&&e1F4o$`
z)zxujNY}61+w=7;<Fe#dKE_cn3JP9bx|=^#YWvQth~4{br2;(Pq@^<M`MC7i&qw*5
z-{pH)Hx)5PcOICM=I1cyOOS(#Ekn(%ESs3-lE-ozyp*1}PA=aU`Y_U7vge6u_~pxb
zhK7Ree6m8fd}o;)+<e|Hd&17CUaHsD#dbe>l*F*K`)hD;Fk{E{gEw#91Yel=`~7}?
zZf@>oncY_B=2$k@{{F`K_WQkR{%$edRfoH>=1reIeTA&Jczd6$^{YMgF)?#KMCeUF
zeEIU_gsr(ZH@Q~iBquk6_8vXodUU#8?4f18vl*`VENIme;bOJ>|EGB2+vm^Qb8l~x
zOtD>Qw`AU9MrO7bd+L8am(YkUUv={Tzwh>mxjUA9-`m>C3Mw;e{(L;1ab?BCbEO%e
zTNeKOc-+t6wf^_9UTM(nO3i0@SHvIw{QUgut@TH<BMSH3GRwTAqIf{X%1TO7QgXxg
z?d%M1?(7Vf`2OefdGB?-dXJwzZM|_Lg5g*E<X<OFpXOffKc9^O)WM64j4a)^Z+;eg
zzWQp1r9p|mzrCHLD9K=uazfz8uU}G6B4*B<X;JrQN7VlVjm#I<L>kWp)piF?>+jc@
zd1&hN>FPBzY<YWndqHi4-s|?t%FNPcISzGob-Llp{DOnRJUuz}Vs-?ui%PnAcyJu+
zlhyuZo_0opN8T>R=q6}B>5%vYJCnbRQzuSb_&o-6*tgd{w<S)gUpNgmZrE@DbiY;Q
zr<9BPpPilU-8X%f`@(>bFgsicC~&RS=k{m0a_cVrz1{E8K4pm=W0-r!Kk?$gs(ntZ
z8?4>-OEH{1sK$Hq(En8nG=kpGmr=3(cZ&DH^jOpA%a?sth9n*9kqnsX{bZ(X^|pg`
z75^Uh+aKFi`nu)#$&)8L`udKU->+$A<raJJdj0-m|Nj1-IA>1J(QfhUUKO2QTD2>h
z?$`g1t<af#^24{=`PWlCO&9&?-}}1gTr)er*jCVjj?WwC*;F>on6cmfNKI`mub4+*
zNQerH4ueBLz=XK<=K~kJWzJc>?a0xiimIxv8RzF(Z@+ffyWy4XaaLB=8~f|`U&y<<
zO7zyYseTuJy<9&3!~Fk$*cm>2I;{_y*s!SmWdhoKy66AD-#=chUN0ai**Rs3NX`Gh
z-`T3yG8~v=S*$SqzpUeil#@bBmM@pi`L`|i_M*_$VNTXoR#H26?zDO@FDa>+6<*_)
z6&(;Tq2RA57we)$ix{S?v%j}Fz2893#3bak&C~PBnwp&A`dK?3u4H~{&&_z(j{kIf
zg{BDC#d0RwyAlaOtkvJ&9hI;5`0x7l&F1rm?%%(kaJ;L#TR7<BsT;R$9XfyBe|;tB
z{;Rw@7AGBAPEXelUw!PCo7!a1jet_~+ui%+6m@iXR8>{C#?0K+Cu{B1mZYMpdeza?
z^!)Yf;YJ_d-`JRZ;?${2*?R2k>?i+iGTHg+LW#0!Df4pw22KXh;Fz48+@gBX{X4dv
zRW7x`RmH7JPf=^|`7AYgxo4SN!N*-+%&fB)^d8Cozs!cw@5+H)cRCJV;?A0%slK<4
zouO~u`WnGJXQ66Q4*M1N?%&{x__>dVdAIlb?+3j^i(daLKdi03{$~MS?TQesJ>TzD
zFM7~<tXDeu+nbwgGwn@HMZKr%u`=w~wJYi3BG(D0pT4-i-~QRTx!tPX(-Q9Osg$s(
zDClLM9uXDA)nEEk@l*Bpcbxri-@d)LqwulR%GGL9_b=PUVgVY^5;-FvDXF=O@79{g
z&1|f!tWMSz77^c_v<p8xaI~rX<dV@ZXB)NtZ#$o?7MIP<O{v`nvo41oeSKq@@9e1c
zj2f}ZuU@~_-qJ5;+oc`8?!}h(`TPH>Rmqvy9_MOh>K4;wVwf>=X5!CJPbZvA0W~5)
z)3pBfe?>k&KYzSKP+8@=M)>sQ%hla_Bowy<2M2>nqPb4mr@H(5-JP0Bydr)UpFef#
zP#dpw$t+_-LqT>v8G&2-_U+5K7xTz%vDnO+GeK=Kr|RF|-ZC^exAQ4lTT3%sSmeqL
zy8P<3&C}*4h6kU|+nX0G4GsVJ+jaW+!-~#r9p9pNm1s`!T6!>h@vnA9wJNK^M=VLn
z$*SAGzP~TOx9Y3Wi;qj1f~-nkEiqMa6n1xaxA}a=IO}h}ob4s;nX42hoJ^50O5xa5
zKK)<zt8;U$tCr5XDzY<1Z<nO*=NA_j-_l<ub|S^7N5)bpEG%qMU8|GguEYzi%k0DC
z?CWBl{?eL#_~OODwd?=Lv!t&2^lwU#-NJP}P74iA+`-WwbP1W9(r{<hr$qn8_%g;W
zrI)$2yO@IZ|CO#3(OB7Nx~AHn@u$#!`8%sOKdV*ZTb#&J{^G^m{Ll$e$#&U137LF4
zGt^|CeF~TQaJ7w1;8{}2kE6drr_P+&IX$k5Grsog)D{1i&#!CRym_-@pP;m~_L{`(
zYinjcnYH=WqbE;PZ2bKF*MB*F;xv0)N_u+uu0B(1Yw6WtYgffhWDEN@2eiETWyQ{z
zzVG*{{WHYH#2#(E9=E#W;=i@g+dsTqKA$Vs+S(e_aQY>_#xWvd#)lhc&hR)oI##{S
z&(7{{WM=1j`{G5$l4Z-J*4V{Pskdc3aJZd+YhU=vkce$Lk-b+oB^+eBSeSNxUhg6$
z-uRaP?;jp+2hC8nZkst%^4a<M`j%#fhJu=!nhait>$8-WEHMJzI0l*-{MN=R4JtKX
z%On*&J0tn!^>uznM@J7ozp&f?u0`h`ymBQZLqBQ@NB!Tg)2~@}cXu0Bf6JLNWeP{_
z)AgCLpaX0_RJ^~p_r&SbhtJKmZr#TztQPX?=iR;4<u<?HY<8+XJx!N`pWnP@W9Wqy
zfyx(eWyad^gKiS6{Z+EC_TeE`oybi~)J`p~YGYKZ^6>IHw9vU-W&6+HzZb{vuVb@~
z%gbAr!W4LVn(k_w<=eM!PpQ8te)DqLiwg^-&i_2r%572n%ttqT$+>IS!q)2B|JVH0
zy`4#0TboD9#AEIMe*1q1=31AR%sYPbW~7nElYf7IUtPuDaLfvH5a%y0?yLXZ4+k)+
z1${QaIf%8Q(I7MGy6BZ1OspU7rk(Ac>HcLR-|3Eybu$<A%&|%MpZWFQwLAxQ{+G3z
zJ~zxS_sY-CSk%Ytetz}$*|Qkd_iESb&3nuE<%PoD|KZY&Pk#Noedm~7X)Ne&@J7)3
zk=$Eb4(jj!qjbwG|DFvCJG=Coh^Ni^>*Dry%{I@M%E_xOeRajNVolJ>E9dquDtmj2
zv%kB$`{U>H_SrJk-`+(2`2Aa1OUvtdm5#1%>v7Yq@7DdXyuYK6+0f8%>O14yTP7uM
zZUkn$zqOTnbK2QSG2I*t*Vn}!esHjP;@r8qUuu6mY+v-D<CTVvjtHwJD7Hemj%fVf
zrKhQRa9i$eo}l^bPVJw^kZ^TXsMKMTpr9awvNsXnO9d+Hw6zOg%-DAQ%8QGOL8Ivl
zYaboqY-wxD;(58V`nw(zGqdYLeb7bnckbL#IX=Dq{_-VDuAGc|F-<r6(Q)~Dk*~FX
zzh0Lx$q-l<zkglf{yB4GbYgZ0)c*Q%aIt%T!S8RmJ#w~DZ+B+h+hYlyMU}U&>rr%W
z%ZRx@d-m*Z&&g^JPfS#Hil1*+3!1Ibnltwy=&JE|@7^&q?Ac=j>g!CLIPuW8PGR*|
zCg(vXgSLEK5uydUXiwTaZ%xVm6)Q9@ZZ$M9Ha4!Ps^WTE`}><G+vO0@9^XKLE9~+$
z4gU6jw_FNXe&a?&;0Ga7onxi34$c#2&+hK%;5eyooS&c1!p0``XU42c&!tSWLY`Wh
zF8yY^wo%e(CXb?`;)#<d58mBfes$aX`}^g6XPdcpi|M{vAk@BQF9UQfz^<Sm`AuzH
z2Ue`#Rr0cFbNcyJwU%#hZe|Bv_vND%wv{P4IeEv99S;sRvoETvbqX+<==Be@lkEln
zETgTm35#C#i{P$Z&)7CLWtYaf_E!Ct7R|de`CeKs=N^TPZ}gO<Eo#E5=1;6;6nDSd
zC%aAl#F@bN{T6Eut*CqTda@ep$qf(KUmkrYzb@!utApgM7duPzm8Caaw`X7AHbrCM
z$3Mr|nS4*jUT3|WBJp?IuN!l09yCwYS`!)a^Vd47<aeRk?Ut3FRMO7P(cEHeWHe#Y
zq^8~F@0Bz)J#+W?s2x7k%Kh=A`h1BkeR8%{2d-QZ;c8{7tgPhV;5gu|zqf@?)(SLP
zQnWM1<ld!ALf5Wc`|#mI!`7`^9kV4Zi&Vt)Vl=jh>&0+zb8~}gjAzfDdHDDo*_wU*
z!=r9}CJo*_ptUOjAt5XbpfT6N|Nm;w%rInL8@1J`tjr8_xp(R7Yl)Ya`D$otHZEPN
z%EiT{6?=z|;p{9^VLAKCPb{~$=eN(FKYzu2f#))Uf{I(zeP^}g@Bb@S`}><~V4$F0
z>@Jp8r^dv?ZJfzx&Yanhd)w^Gi;K<?>U+}8N*y_J<iXbKan9@G_9i4JH&=gumw3ES
zHezqp){Nf#f&v53on6gy5AUn}4H|NrwO`AvPp0$c=5+4!z7Y`;Y3JwVPLL{n`1C2O
zyu5tOz8Xn}4b|WC9-7`<8LWQdX;IAnI@!d;#E6|ms+TTbW@NZ_?b?Zx6Mt-4vEb3`
zw9CtUK|?g44VY$OdefD4ba?jd+XouQVNkHKk$HY@?qN_<qVDgng9i^X^2^yAcz1XA
z#-yWMDXFQPzrVk}?*BU7b$8j@2QOZ9xc7SrFJ)q8{`ja{e^K=Iyn?c_wv8Jt<PO}q
zBXjNAwT!E)rXFm{Z@6@!cgq%&GqcV8BjV*{WqZrs-cnRhU}$V?%(%Hp6*MVvJ-+_o
zot?!ub`~$!IC1pM86IwNy(ux~e?YC~<^J=JU0m$W$WZ_1BfC}UtCpLa)02OEcvw(c
z>RMH01-kH0zU~L(_Po17-%1M$4?a6PyELjlMmohvQq6Z(%h7IeW`=)X*Vl8d@AaE&
zb@2Fc_vMu}wY4ALZoi*&ZA~OYLsJuz&paE+*Von_2Cd-(4euU3%G%o6x}*3xU!R<9
z*VgRoN@iwavQ{MrKvy5+^#1A)RGu(l0>c862kA#T1S7WPNY1N#CYh3!_UO&c%>{*p
zj_2puw${!v%k4Tl+dTQi1Vzv->|RR`EpqJ^kdx~(zgNNB%*NZadbRcxFV#ttCkqM-
zH}^`LC;k8Tcf<DW#~&PQUOjcSLuoUkn$@lC`SYKMhjfeSf(kCFpADC%oJ-Bhih63P
ztD~bZ`Q(+Rh?1Q%vsd)=^cdvbu~-wi*-cl(ZDmN(>uYO4*Pip#8LwOY$y_#7OKq!d
zZi<m)8=ox5M_s>ygMtLa#oP1l?s{qB|N7e6t4uzdHgBFdZJL_blS`l#d6zC-Qt4M+
zx{cW<ON(<7u1Oo7Gn=$0Y+Su=^$I~P(GMr3MC<M>syy>0;ecP#$!qT<90Hfz%g<q1
z^WQ~nXaAI*9MNqu0q^gZ%4le@`Dm?~S5qnSVgCHan9lo5=TERTJzrh$z+H09)q3X0
zOVgMSyg46YvBRlt-PXw~7hYW-ctGBK>GreSqU-BrZi>Hnz!<Z4sa;vDib1-~g_XX%
zBAFc1VzZtaTwfo5{OjxMrBbiozwbY9|6k_sudl`xvU+-YpsT*@{(Nv|aLCHi0(JD~
ze*60E+p!&mj}6k#$yiuegzTQyCu^;wqT<5w<;2;uprr$@j{4K4O_Q*%vpI9-%!N&<
z-e>09$FJDFVg*Nh-A`4}L3F*Kv$hot3<7fRE|{Vhdt`m<gb4yAZ*B;NuZvmvN^_N@
zeVxrTok*oUV(;$kTr9?LX|X$hU;`&ZMOD?K3k#h=*XjNH^;)07!O4jUbREsw<I?7N
zGIc+niZ`!|ytnD;d;TnCW#t|j%S~RNckI}4;QV?1<$iOS7-a10WKNzunQ?2&O2=1M
zj(&Q2T2MlwW6~rc28WOkkwuFZsT{v`^CoEL!Hw<t@^$}yKKFY5?#|B58GpZidU|?e
z&CjAcyUY1O=aWC4ZJOPt?B17fV?*MO%FSO6n`>%vf;O*J%~5o2Q_#`z(QR2`Q(RoE
z6T3@9fA1HehD)U<?$`gXUHY7X;oZA;9Gsj7|NQ*S`{~Y^xz^%-ett7dv&A-T-pt6L
zHI+-<Z_a^EVf8KVUO#%&1WM!=7C272-P_v>T9H%u_*mloeYFf;*E#fKcZqmU*Sl(w
z|N7cmK~d4v3mcT2Ie2+RnSAo@>`;7l{rH)g#tTEVKqGu2;^NE<eDZcZhuitH@4kO^
zbv4L~pdEZ`V$AdR{Zs>;@V2JAzq{M{|G&Sk$)MG(pdjawu@JB>e|MyXQ@Ev8KXzBk
z%gf8NZR4t{tgfw%4u4tQ^-8|-sq>3(Z*NaB*9i*?lQ7Slb4|bV)di7|AUjXr_}13e
ztcR)&FMS_gK6C067icE&N%7RVb9+Ix{Ocg;Q+al$SFbjhdh5!b%3@GcYVH3I4-ac-
zXk5tT^Y`~Z`46--a_73@=jS}XRabic*KZ10;Ni<Q!-I910FHr@K--kN``2l&5PUA&
zxL~JN&6cRoGu*ZvI5d5U_yczr@AZ#Az1EPeSme22|Cc{6BOSIJ5mHoVPq^oD_Ve6*
zOgweIt*^_s%A1?Z&-lKTOIU2x2NiA!OaIpWSL*$DhCLN!kY6)p-@5ax46#}|hbNtG
ztoNV3uTItL!QJ<-($>Z<^@(Ok`>GtdH1qPZ8AhpGixw>^cy(o^6sNxC=Y#C>9FA<i
zI{N#MyUW+I$ji&CsHjLRnKr-f7iV2voz(W{PoF+~a&ofM@5}!7N3+-OT~_KB9UWcs
z?Pj_~^*5b8d-q;k6{<Zqi<6f(RC@M|87n^ja)||XX+dkN7{yW_J$f`@-n@0!-oJj`
zy*d4S(xoMy6Haf{e_mErcC6q2A9&gHp+k#ql}<l-{=9oi%90E3uC5lJGk5N4oA{p}
z#Fhqie)#Yq>+16Ljm+#xhue5JY}$0m!cA}b<D=s7N3O08H!OP-u_fnb(DI$2S+l}L
zzos8q>OI}$9cc8;IQ?A0vokZNt~1@fef#lCOT7g}MOm$_cYD2_X_hMm+N<exJao#G
zDJ`j|r!91D=j-U~yjWeYDXi{y<m>C}hPk&)=3YBLYsQQRQ^VsNot&DEeVAmlZQHhv
zuC7Dk@imOq)zxd0dwY99SDnwXEM|LqYwP9LGFi>jr;As8d7=1f^695D3=*5}6`!4F
zEA8Gd=j!0l;P;rBi7Cru4~xd%d)*x!4ZXd+#|+u|<)*yh=i+k8$<YB_o^yHQt?l{!
zUteE;ymtG&RY7Y*wr8nTKGt0P@~lzO6OXm=MOT-;<o)yDV6)bJg*&^;{WtxeFE9gi
z0zHqcmB{Y0mCL88sj7l1;urV!R<FHQ^7mKiN$KF&{0^yIjLd8bc6M@JOM_mVK7aoB
z$;s-51rH8*eb2wPMpDW=ujhEbeD^O<j%s9PKXl}X%lax2E>_SM&1?DD+1%yj<-NZ{
zLMAh+1szw$(GFcybz+x#!W|Bcx}fV*U+Df66!`wXl6|J7LzY#+%UxXVj~a~Y8K(Z7
z_GMM8k%iY9=X2T&-{wxb=N_!ksn%?ouA%T~gICc$*2^h3iX4hPPQKK3n9ix?BgeMK
zAc8HQ|G-ki4;I2ZD&=p;tv&SXt^n(_JN~S0`<5QMc-1IEQm@=W|9&2m+!C++>iSt<
zN@aiRfNCZCyjA(PtA#8I+<u#`6aIEMJ0~kTI(kjiR<G9*?Ck6o*4BrQ9(8@ppY}TI
z=clKK`eV0eTy%PUBlYyO#J|73GBhL}Zd+LU`<sV{heK7>u3P+R>1k<?4mPu&IDcOJ
z*Sq`s`#XizAN~3HdBVwmb+%vL-;Xaj2U?tW4Ya6TSlut-a2qdl;;QY;8J`_HcOJZa
zS-6>vSLpADoiTdH`R)HSoSdxwc=`OgLnkMzPn<Q2OI=-kOXg*^#csWaW*8>B9AuTR
z`M{WWe;+SH)b*OE=;+5MCMrj4$q)oJYYrW9GReOu0~&mhvRJgf?CmW@J3Be;ur&wf
z*;W_4zNRZ8D!MTB^t2D(zPTkND4aQaR`q-CwKbAvIX4=<->;Xyy)F0fLg)5^|Nm-J
zQd1A!yeWC_-aQGs8jGgp=B;f^A)#SmVxUWh7T(=i{5<QdIcRLSIP{~bu!MvL*YgWs
zD=R*qH3wxwhK8j}mtNZ_tmflze_t)Attn$s!0`Ru-R7AyC8M@xwKg)dE18&tgj@$*
zkgn!Ci-Ez$*4EUQdx6P<<9F}Mf*f+Vo&VwzPhk;p@$9?H3m+c?HGc2aevfTwZ|63(
zt^CB|JIkbT`Eqs8o{Y3J5*8K~FN!P~82<mh|Np~L@puLe-sLZ@ua|%H`0>XdACoWs
zmSzC8h33rZdGjV`p}wuHEa(>3udlCb?_IX5ps?`Zt*zM`OI`-KxVa_W-&eb%`nw(|
zKAW1DEUc^!oj%QdxQ*A@!-GT0Ja5hCJI9V4tN4Dm+%WkV4`_+W{{R21*TwJeyK*JO
z!op%f<>zM{JUmA}pSNFs`FY4p(7oru%l(|9ufGP(+NY$YF*V$K{d52Cch-R~de^Sa
zT{{2cEEX1)2S+-EJ32cLu8ZAW@ac)Cin_Y8v9Yk9pC71Uyua?RLCuc>&^YAl7&|+=
zMdyF7TDM#t)PIiM-3D6J&CV|eTF$9B{q)66soo`TZ;3j$@iclZ6{@{H<>RMMhx%l#
z3x0k|eRF50@WqQ4J^cLKva+;fWMv;ddejuRw<__(1Vzvs<`bDz&;;M}$FE;UFa5l5
zmSXTqt>3{5|8ev4yVun0S+U-8vf2#O?69rR_f>z_yS6rZ`L+LNjL#<==@7g+Z@*D|
z{ok!GxS1JZVq*<!e|^z9yFK%=TFm~s*emIId41*gYr|hl@3aF|7@+;3TmO~ct8`zl
ze}2OT0~Iy3RbOY%n33@9&CRHM29Wd|+v>0@>AAVRKR-WzUGvAt($X?wYnEtHQPGuc
zpo`y5#d~ahdSRjSq?g&;;(BXLG}rApal&Kk1%cq;V9=c5@`eS$%l#7n|NEQu_us#N
z5=JQ<=SsnisYj0<UHSF<>+AM^e}8+w+g$gzN<~$*^A~8c5Y&7w&Cv{B7vt#S(z0TG
z>gj1StV*-CK3Bt4&P5e`4^_xbjSW|PdCYdf+l<5d`Y~UOHdJi;61Da1MTZmCmyX+P
z^<(?*H)*y>*8e?Ro!hVej+J8O|8_!Q`s#e^`5a&7E_BM<_iNiL4oQxj=&0Y>U*u95
za+^X=gv2jv+jpM9Jv@6|=4-`-H`SNUyQlj<_~Z66J0g9L-xN0Hzs-OCd_I4u>Jq5o
zb$OZZgz!&GL_|bDdvq$kUJai(>sR@vvp+vSzqmE~y42d~9jo%+-`fky(_UU)pcU?*
zEqBQtels6EN|LcE;aI=-n^fMtKh`s|et&z*!N<4m<)qFImai|bZH(*c?G1fxY-V=s
zKqGVZ(;x5Nz00Zvt$*acc)``lsVS<0GhkLh*!{!aJefy21UGEk7WP_SOUo%GMI}r5
zvbwFUth8Cq1Rnj3+qau%?250wzCAx)LQ=Bxmk3vDibdCyyt}(R+2+o%EOzsVyyBXa
zv?!&bbLLFRKYvWzTeU>Ew(dLikKxMHD>kCShMgVQ!3w$JS*#D{Z!GgxW44>8d08Tk
ziQ)F*rPuQ;Z!q1peo=qMq5kE+_Ws7n)0b|yz0Ak)+lS3K_;3Gm-}~!IKim9&p8oQK
z5JSX|N#ABUu`$@?F5Moxi|>zA=-Ed+CpT#)tbNE??*%G&K0iCl9PrEe4d|@6%(t_4
z?zBACBiRf(0{Dvl)_qetUQJ)LNa@TROJP-2)d{DcM(i%jT?%Sr-ukZS-1gx4{Ccsk
zpKJYHw)QfrMQKd+3Op4ub6f6hFE+I+EpoP19^c;I-7Wt7+}z8R^IBS1a_;YoU7u{T
zR!3LYFz1HB$=vPv_m5p&9iIK>#?GBPK?|+I*2n33>FMMjXkcXHK9Irj=IvY6VCnO7
zt=reES>yE`v_$9szrR<1g=&eK<=@l!DYp)ETnlK)<dbcnuJNHmPLKBmF{+6&N3QaE
zRjPnz)@Hd*4a4t;pmC+_XDlwY%7@vFP5L#p*ve$5-!t1Foe<Kh8rt}87PFNSU-rL+
zuM_t++TK6;;K_pjhT2AEOkw&{65qAFI=^&%G=GEWrPGTp+>I_i;4QgR=En=sv)4b|
z*A6|Qy~3@r?a3#*f0~I7soV1IcD;F%!{G4$-(S$R#Ml45y|q<%tFEptZ<w^;)gI?|
zzK8Gb?q+D{leJ!y8_la3EcKz*-=*~Ij&<BCe0+R(CQX{OrO(sTGw`*yzyI+zUTKqe
zmsf>qe|dS?{q-JxIU5JZ#$R{8#@GK{TAEk8CGV~jBO{~K_T9U7E%KdhwxjTI+lu&=
zAxYog-R<b_cYl9xFQ{PMdVytWP$xUT+=DACgFQSvCd}ENdwW~P%}uFa{g*UmUSB7B
zYioA<ks~f!bJ_W18m3Pd_wn&5nYDVu27%*!vdwen&b?*F)yiaPX?fzri35Lse+Sj_
zQ@uXR?|XZDdwYL>f1Ubgkr$Vj^Pih<&%ZQC^9yLb-;IsQ5_Wq&{a^6$>(`_5^?w?z
z%ineU;^yYwSoqkjqPqI<_3Pq#dU_kSY-#aY>g4Cg2dcX^r=QRI)025?i)PigH!Hv1
z2x?Sn<64l|z=@+{axr+p&2)!naSov&*QZL%S#A8`R)plU9`-dR|Jw{09(;&YP>!ye
zy-h(V_m?g6j9Cm^o!-)dygIYlPnh`FE|4yGXfAp0M^NkAi=kFFd!m?L+f7-RF00EK
z{Uv_tlby^5e(S$1^KJgk9J{xH`}&pbwjQk0a#{Y_?tNt{)l$mvKp^P2>y>?<?BC^P
zWv%-DuduN2Q1Z^0zH@V}rI+X_t+H&ZxzFryeO>J8SYg45cCTt1JhQU2^6u_h`n`^;
z)#-JenAp@mrYsLGE_R>vcjnBQC(fL?vRh4a+qP{}`y@@XM8eiYH164Bvo+V#)6>Jt
ztEsb-Q_3`pg`1oE#M7cD&!0d3`1p9#VLs5@Xws36tgH7Y@XA_=czSw*hQ`09r=}{Z
zsj)G$@m$E9w`h@)i+lJ-{VPRx?%p-5`tl;{{AGcgw{9(RZs*%k^t5Zm|3^o=U)<iF
zzx2KEOrN&r^XuiZudQ(m3!8T9+m9a=M~)w7X7KUxSrDQX7!<Uq)K6Pmd(VeM+*8{o
ziiocK-<rRIVRF|(7ltcw>s@ewkn@oh%)ZYU`KMniRlTY-nX&gR!~AUy`_oe-F7Up1
z$t<y2zj5Lg+o;d{&g{R!*Q#ZED;!|A5L&+Pt)EeWo#2Pu^_BJE=?ag$CH-QU_WhjC
zRqe;L^XF9g>#J1_()aKfyD_VkZt?mYW3!=h|CeojYa0XqmdtinW45btZF}(Z()sh3
zzG|J3&~5g9tR)r|Yb3njXFtO#v7*ZpEUm1#`WG)=JaOVgP^W0_H(yWBgOgOfTfP;a
zw`~{Gjgr{orew6{)BE4u;`&OOnw;<6y|a1?8qjCu7UOu!Cu^mkpm5-UsgPi1@Ox&T
zS3!Asd9l+O7&dI%cI-%}@W#r|X-}R!@#xdk(sJ_h>N-~(6%mnesD*RG#*Ky{GkN>g
zuGRhZ?QJ(RJKu_2>*8lTRo~ul78ie(TJNkj8MH67nT>Z6&zc|0U)<chJgULd(~~nP
zDM>&?B;@74YuB!Udc@b($LmWb1-WSzxLl4YD=VAYH<gRiD5RnDijAwQYrx8o37K7W
zs<>JLzn0%jQur+~p?cRkZNV)$TzBrQye%av?S0_lK9e_#R@u!^JiJ?f)%VjW4y)5b
z=bQiGmfU2b!&*{wA-6AXZe!fsRE-dZ<9ZCo&#f-77xnOFmrI>8Z~toJ3mdocG*>ai
z+N>_u<yp8@x*)l|M6m4IudC*p)_=R+RQhzkdVF!rbcShjUvFsGWt?-vV9)P&yBQk3
zd@1RXvz2=I@Zq8cX3dQoH*)au9tAI$Dl01k?W@h+6Q{IlpJOxI!8><kSXo&$^z_^c
z3Jl8L-RTTl8<lxi-_TGnc$v?^r>CbgGN`Gk{rLHO{!X!}9a*x>K3h(lKE3+25X-uC
z>t+}xvneSl6+AyTH|y-vXU{-sK5ltI+w!^d=gXg)Yu*0kOG#jTVxnSFa`MIP`S+!)
zx2;^M2`VS!_EsIdd2{EnzRLk7xwk}gqql`r*T(NCV66T1<)UT|sNsL;w~D6bO0Uu_
zSy#Cf6&0;y{g(zU+_58K?S3_8pN2~pM2wA%n`N4@HwijAvKr5@6#VDiagAG}D&qQ8
z1_qxVM*i!!tmBNA&zgDt;=V8Q6=%$3YW~}Bu<mR9!R^htFYTQtoXq;Zb-`x0#|>)v
zS4%}pkKMj4ZJd7Y$g0rQ3=HmlGLEmWtu;(NCBnkScIfhD;l94U01XijPtSulH>Ynb
zeH{ks?PyKqVz{s(P}#-J?a<-Fi}n0lJ4&9sc+pY+|Mz{+uqDHTPft&0+}~%b<};&V
z!2*Sn7Z(^o25C+8@b*6Z^YinK$;bIzTwNEgSi!-NkeJwbzwS40U0q#irIyPV{-X@S
zy04;FO<B8EcbVVZF8lv~ppE)#+4bh;=0AS_UR?Y88yj~-#*3bw9svo7jtv_Ow&tdv
zo8x$Xo^4`MlG2x-KYoDbU{0PqdE&$ghqAJ5A6nxijg5^#o#2}{CFSJgK79GoveEE<
z)6=hSZU*ZfSh8b>1ZeE9_`L1%%b@81(1Nx{j~{~$zMgwu9W=|eK5p-Ww{O>eu8v<A
z;PLHxNrPu%q9QZyeVtOq<qOW{J^1CYKxOl~)rza`=ddxYtz!+?f35P`w)gvf^SQaX
z{diyhpPS*tsZ)nQ-DA*YVV7##`Q`ia_x)r89g+OfsPjaFm`+5)qen?KpH8Z4Xlgn-
zIx=2c8{J;|`da9&{Pl5rKOE+_UjRC8DnL_kqSee*puv?n$NS|$%V{(<HBX#9>snW5
z_v!QJg+VJ55)&DVi;HjEym|2KS>Cg=&D;0xZA?<}bXgdnps&xrbLUPC9i5h-l`esS
zf@jX0Nk~g$6BZVZh=@3F?AWq(-hbV_yuA;foox<UpQP?T&tYMJ!_uIGXU_2SN|`!c
zUgmpoS829|<<)=|Z5;KmU|{9XdIs}0rY`o<Sk9{rUvv`g?9VE@`D}as=?8BE7q_p7
z{-(_E-M8V+rghpY&CkuV?FQ|P{C>aQJ#E=Dh9%2<XD2;5F>!`juGF7Df3h|@DH&}!
za>PX^dK-^*`8$`Ws9DDfd!@~ffr{jn!ON2_EO4A~^54ya{w^WgB@&!))HyCLE+MnI
z@|is!H{Q9iYh4SE&Qs0@LJ^x!oB6Mqs(4_z8-JjCO2g^h4x9fo7%kqVw=7OeOY2at
zw0XhbU!_ZyFLz!TaNyW6wq9xTw(Z-^@7%fbYL|<W(S}Krgg~2%4GjfB8wea78P}{?
z^Web)27P_~EqQl$t@Bn<62d(<-_g;rV%tg)hfhfl9!_7{|8nI4hRIq+#q3dk#5c$W
zU7rdXgAEit`Fa-vjuKl*Noi5N%uLM-Iff5vISV)#r~kfaKdDf8!Oi0h-{pDqLA&m<
z9;9eZU6r=@53VAnqoc!P_n(Rf7qcFmOj}^Fb=~TPT3Ufj<&(0%Nt~U-P<(loty}Nr
zFRW7jY*PNrJvpy-Nr9YW#K1NK<UkzB;HvnlB!%xf6KW++>}L`A$EhL5a7xA@GT{1E
z!I#HRY%^JK<ch4pccwLe7-u^+M6TYot_S2ko*qUu+%X812}%95ORoW>950sA!|OnZ
zy91{h;#@j`Fntwq&cb~*0w}=1c#&2z&K4}hMIbU%5_hQsch!nhc#}IcutJaFUaAdp
z(W3v!@6R1xr1SlM<No&Ac#$ctEQQL2t}a&s1g4+48+19y*mQHT&TW&|bKY!OX}>u+
zEi-M|%*b^r$9Fcs)&jU6jSVm;cL)h!yeTLkkRqQj?Y?}?T$!}Qgfxi@-(T-~*7dyZ
z-S0X(V>_EOKE?anK|Yv8Oo(1dAtprChzU_sqC)f}F(K-kmh^%N<Odvh#k}a92hQdw
ze6*Vo%@lHt;ZT%wxa*aYV{Q#|RWBUldhv$mO9AsATgKpI=Wy`WAgcp-qsV!(M`MTe
zfpe!1bh0R{zj8rT@a6oimIhn24erX%c*K5VhV(8_L@H$|HHK(SmD<Gt=3ylkEf3nt
zaifkgqFBg7)1buEr7by~QHP7|o+RUz&88)$pfq#E18<-kwHS9EurFuaUd$WI8F)G|
zmv4_fSHwS=gtVj=S)dT{aK@`Y%kNOsgTsFh{Niv9ce+x<`+=$KEc>3hys_YZU1kH`
z{C`$;y@<qjS%KM^FT6UU_L*Hf(CF$A5bhlA<ZrPur0dhCq8qnvN$r}l+$}Rx^Ua$#
zJh5!Hj;mI$W@LEw>>1m-mKQHmQ}D*!Jg%4g4GaDs{~)B~D;mmhzLvY?u0e_F7na}m
z|Nmo8PfrKctM~8AM@B}r>AmbM`}?c3<n=Y)Z{NPXxUo@LFJ?!=i%BmyKY*5<9XrN$
z?b<a^TWLwq%7xxaRa%@&{=CIC+n}VRbZPyeB83dz2{Y0`o|88gR(Lc2Ku0=H(T^`*
zN<ibD6DLjtEg5NM=TFGZ<rNnf|MBBT!krz3pvhp+7N{V3)4486jguz}cXfBC<`zFc
zcl6rYXx@ma4^vW79`xJ)3%Gs!$Pt!p+qP}kyxDns-rWa}A2VxfYxnjGN=bEfba31(
zdw*|l;oo0h)vn)>@tbP}TK2v68R%S|nwpxD5J6i#8ygvAx1I^v+}zxUZ){BF4H3L}
z`Sg(stavH{+lyI84=j<73a{vNU??eIxOIymcWooP=z+hNcFk_NzuNEY8aEc7`#di7
zJS9b0+YXC~izlC)q<Uj#vHFpujd%8Sb#Z|@xW{^>Z|to$*U`}dtwPp`-zQU6R(3W_
zIdl1<MNItic2lx<m%pFaxXN(P?(+AK4)fdRT#*nK7G_~*Pd?ToIm5Qv%*W@7e*F6X
zKen|U|NY=#GpGZxb=Kk2r@I-|susPG$>M!3dU0|G-t_nD%lqa7ts>6h7Y&Ss6SC?P
zyzCP)w(oi{=~v6v12<I^-mn!I@a^~>u<^XI{x8PhzhA@OE3-dtxW8UwTmEeBh*?>7
z{VrTnLKv5ZIuzLzXtQ^mV_4<7YxUQujR$_%t@<AC%f8R<=9Znyzc4T3zp$r%t%SyU
zwl1xPC%+w>_ynfMii=$m5)Eh4|I0Gx_kwpZS2u%}Cz+Ut%$zw>>Z>?cD`<3iTkh?)
z+TY(2KRh_7^?TQj9SfE%V`Bi#p6uAM<HeG+EE~{9by+Ksi4!Mo+E)1ZnB;~<*W6Wv
zK>J2P%fPR#iENg&E<12P{_EEIH#atV`1nl8{rqv+@x6aOowg`@Bf*exxQ%y)WpP?_
zvXhfjLT+wvR~HvULu)H5=(OZ0bwSPJcuTX|&XWw+<{6cU^3JxF_)(+u;MszG^IJ7P
z%*ns|cJ|5x{m&cL_c49<7XAILU^TbP#qCp=p1z&@n`xWat+TOeEPcnArOz`3p1gII
zmEnC4%dg56_vBwO*GR{S>s^YljoDhi$9q+SvU%hD|4ipp%<k;p8SBgbuUabN+nhN5
z;Gm!;(5)z~({J3onfU6;O3>QgJ9q8`L`HVLd6VPf=Jx2v$H$vmKZ6!^@$$M>RP4AU
zFuALX>(2iA_-(oqJ-$@MuSjI)lR0o}Yxcxx)7mav2mmd3ZPQzMRKlV_;n$Zyo>(ni
zUC=6^ynA~zt-muqI5*cCG+Ny!Yu%>k+@>+N`01&sFD@)(UbJ}e#ns{Zd;WgAU9~zs
z{#cJBv$XVVx89E*0*c?N&pdO+2fU<U)#}xzQjZ@#Y+SKI1GHg3XeDSpwfpmPbH7Ha
z39iInZ`4lkYBaBBKcZ`~;J_)K8y}?%cE&$GK5HgJw{ydFHs;gcnC<6Wt*m5A&t~-b
zzJ9mtKE^#Cr6)vR+OpHiawWe$V}sc>hXV5lSKcm@b&mcv?ZBCaUAH$@Bz)9U*m}WW
z>xxfD10OtXbYOSiEBolOzrCxQTU(B`g@wfKvbRm$-Q7<2k9LbMUb2KmJAB=dU8S!B
zVq<yj?d`w3UvJ~{>|ir{)#}-^j$OPc2s++m;pvQt%Y0@wE%lzh>P~!YY_G7o--F5i
zb_c({zRt*ynwkpAzIpfdaB6F7w;HCUrGb{peF-Zr25k)ARq`_Fh0#0@S65eGsprq1
zw}TEl-yx-xrK9XD?f|OMu;VW-T)P=#e9cQlS4GZXV!xLYRdMq1nzN0(#trkIGpPB0
z*mU&c-p2jYnC{*(&;9dcpVYU{*|+}eGFzrz@X-0d{mU1oo>;wtZJ*uB?JrlaUj6a3
z{{9o&?%ugm@Zo{u(ub=3H*VifzPc(DG{^qnVDrZM|8+BF&(?l>`^wRuF1izU?z9AT
zoV&&KlYV@7xar%KD<L^|cU^6m8kl`_g8HIsZ#nB!@wh$3A%4D53G1s`Lr#gGJ@1}L
z-;>?2{mR`M-9UBq2N&!aye}W?pSvV6;LH)bhKUP4etzw29sS^m(1E)LFHAl0`=!i>
z1y1_G@q4R8RaI3ty^Y+QcJSOezr`CF85u3=|JmHy9xhvSm_fKoC^9PQ(ewHBZ4)ov
z_rCu9{r&s{T`RUeGM%)d)Y!0u5qr3TMg8aO{&^t2oHw>L%l2-=_O{jUi_PVC%w>Nv
zl_4yx!ChM60QZIfp?iUm%sw|)Y!Bd^yJ`)i-jWmBBWE$5Gjpik-R2yzYb*OdQ?VaE
z>SxJcKFTL?CvxN8Fue<hL-(D%Dkt%TcaDGHoBJW=n;QRY+Q0p*4@0)`fx8>mnU%_{
zX?UN`G`a3VtnIB;t60n2nY-Iw*1W3z{_bRMb!FwtlDb;mbL&^FI`s4N^NG`^v%9;y
zv#_$R<c(XoYSp2;yUQm|o!a{7Q4(k()O)(#i+g)_`@Qz^^>qyj66)&edhqI1SNgn4
zHa$H(tJ(2N6CYe#8|~rg*%+YFvU|66)%SO63t#lC^IRGPn*LN(Wj%WIXhB)ou?9xw
z2M;cM5m49|(X(TRMM`Sw!bOXi-o1MV8Y!2Nl`W0f`EAdhJpuv(4c^oB7#Wh1lV?BO
zar5R)4=*pLxH!2tZ{J?ro*%zs_ippk8>4s6nIi-0b*ihgmz9;hxVzijs_e~*uX~Oj
zJqjA>kBgIIIB_mAJ3D*p<5Q<j1w==${`zsYmaZ-@WIVWK?_OIQTic79)BQPEcJYc%
z_E7Qg@o~w@(gIDY?W?V3VPiA<@nc0$SXkSQ8xc>QK6TU)TkPD<_u}GW_BnIrlth_N
zRKwd)UXr~(o^eT#bNIqre-sWJ@%XuKPWyp3@eLi;UBB0yX(-&=*nf;+ul1k1|9<g3
zh?-V&|NNm>dAyo`*fJKUT+I8$eBk%uw&Uj4_O>5bQM&5;?i-B3znM?Z50`znu|VU)
z%ftm?Yi=5<e`D==rQ0ygt5LO{NqxG;xA||D-)5M6{!qi;>r>umr*r$f;;yk^`;fJI
z&-oU+0}T2PvUa`8x^!)wb`__Ap}G0=+viT6yjXQkR6Fd!t*zOhVVAVDWq0-&CLcR+
zCB#nT#E~N|VoV=B932@!r85Jl$>id~(y;45k8bp~gri-eC(fRo`c>Yx$^>*|lX-i9
z#*uZgyEo+Dw{vlES+HuA*TQS-Vs}4^|Nl!o?d+_p4;KABp1o<ymLofhpEEEhP2`B)
zo_BPa@9cuNv;I`3r=+wjSfH>bVk48HqGHx__J-o;=N`^2zsJb%<L6J%Syc?L#NMor
z-p&`jJ<qkOYS$eJ&@y6KYq9vcpG(~ub!MCAPdm%a0GhICZ+CC5O+P!U6?86U+5GJ}
zH=961QQPzGPLfW}%IeCzyzJrY_51TeDo+3X{e5HFS*bstPU~|WG(UFi*oUuQLoLeX
zK7ROcpplu~#BSO;(2RZAyJ=IVELgRQYudC=3j_N9&t^JsYO1zj(G!oQpKb45zkgqT
zwps3^x7H;u1or)WChg+pcB)s9gN1{S@7VVHb=`4$t6n~-dwIA=(s;t0IXnyAeb2kT
zE|#}%XXR(LXXoZ>-;UdsBMG`qZp-_ttHU>DTvTFkI6u#JWA1IUoBJLg?@xYvYbyso
zfBTku#Zy6n6uq6VuCA_kmwnJmk?L=64uZzjK0iP2tRi&s?e<NZ4(%v>ydmi*7ie|!
zwSD#f>p)FsRaI3D4UGxXpKqqmfB5_T{&0(HpzV+e2N-s4TV^xQ;cn^2-|zPyzqU47
zw62`-z}d6BmzVh-{`B<p#dWdPz0YFyR+)Z#bCa2&;`Q3?2G!qk7#vDVO+g2rf%eFG
zcuxE;ou8Q4Xj%L$;pwTVQtiUAyGl4g>oNP}?bm&%kd~HKHZTzA7SlcCt-qHgIXSua
znaU+GW}G979UUDdZ@=U^hcCD{rS8=2r9lag_#J%OKK-3)df;6~LO#!jDuE4UQXl@#
z+;w1@x@(-~hr2U(9q8XbjcJ~jlkKet=EJoO!kn|tT1K9HEIXgM<vt_VDTeghReygo
zy?>us^VWA_JX?+(`<p&Szdf<yA&btK{GTS8P^2lUA<9%HW;J)4_jJ9Y+x!21lLjqM
zjfjjitvokb-Cv7kl1<U$W4x_qsS8E6Zr$3^*~u6n&ZH#Ptti0p;h1#(gXQz<f?nL;
zUtfRoywgH~*Von_-c|Y<v?6EgRyB2X(AfbU9UTX*t&L7hS)%k}MVv3_kfavS@Lt3Q
z22RdX_2w!<oJz{dpbiOW18w%THG$FR54ZED9<LC2v@!d-9%yRd#Oc$)R&E+1prtOL
zIb^fEJ00QiwV`hfLD$Q^b1yC3>Q*b?YM`R3n)vO_%^fvAH(fH^x^*k4PoWpTuV=*y
zjUBsoty;?t8doz&KF0Ip`E%{N`eNNv=UMkpnKH$sf~R(cJVQuq>{@|@Pe1l+GPD+m
zh1SZmz7r7@O}x0s^~T=n?UxLLR*Ha*1loMwt~+?SpQ3`o0?+TR_w(-VQvGedX6@Rm
z89tSjJMSbffAxo<;nJm`$ouU4attf1^~Ln#Kt~F!kSTw6$C8DW_2G|?k2$!wF0EL1
z<w}Upd^_2T7cXl44hahb&E4MEUvCdOt^iavxVgFQD16NJ?fw1rB|cSEyPO;Z1H=<T
z;)CVRYlp8(`1R$bSN}&3KfgX5otL}c@0;8@amD1RQ&p?qtdHN%$I#K;eRxgeW&wHm
z^(8$48b?5@7Ee#te|%=9aX~>rKy{C4_O*ncpPmYIPi0@(c{FK`eZAcC^Yf3NnyL-T
zi$8w<Hjl8LxGls!TR{mYSaeMI8dLZsP{luOS;OwG){UGyR~`12Q=iB*dr^bke8$uK
zFShNQ_UNAT*YCLv%hNtvL@+Ae6}_$e?h5NM7d7p7ub;5|D7}(X7h4&@dFJ-Is`>@x
zpRX?BoXE0c!lKWa)!*J|iYHB)Hmz-@ar&Y?dt#m+&(i92X=3M>OL%!{Y0*PfH#fHp
z8&+_aREpeE5bHKfIKTip@ltQkkwb@={{H@c{Kv<~hG}Ocwq#%Tdna*wd;an3@%49C
z>;fH6%_D0SA{LjFmDRPc_BUt@8dN*?^!BFKE)CM$_wQHspWpZYU#s}HW{u9CZ@02%
zSQanS*>mLBF*Zg<Mh;$H*X?<CpZwx(bviTOUjFyDx7k<zUI_8?;{(kg9XQ|+S<&gB
z(6D>A^{(>wdcU_<Jb8C_cg63w+ok7xKh(+%TG^{J=g^TOEc*NZ7=b!*w$<MrbnEX6
z;JB5kDQAED%-OS`MFg9778eywm^ZKQU^Dya*69|OmY^L34<nW?T?%R>XJuuTggIwV
zojtpI%^Drhj;NxCs=2qfwf6V-J4LvqrmBJt(c|t7eE#X_X$gyh1x^*6vu8`Y^-8sJ
z3ag#?o7d%{v?g}9SY~Es)IIIDGL}Uwii(Ow4^@vHI|kb5^5o=XK@ky_?Ck8D`z~Dy
zIy2LleSZDF%Ef(?Cr@tPu)zRy!i!j3Qc4O7KR<uT>ubJ>8?^NF_~h&VY`kSz{`OYu
zQt#=f4te+V_6o|#^nmsqcu&_m+9PRvVcXmL53@NrIklXVI!byO@r?rSnlgv~N(WDD
zYu4L042=#y_pNf%`?7B~e~0R=>sNwgcdo38ujUnh*8iS&hLrZU`JQWjzrX47^s(Ca
z%Q<ziUFTQs)?BRh<=6zFkSnW}{{QpbzUVePznn|Iob86{?|B|7z4rINzq{K#Wr_&s
z)Qzv#<EP&)|M<xD=05lBM_fdoA4&f9{(k@ef8X~rG~C-;{rJYlWDRX?=g?45BO@aL
zDJiZ6d5OQLXa=V|1}(?hTm5~}h7AH2FJ81Lc_9E=<~V1LOwISZ<wc6h^J~9Jc6E1~
z?wh~=&nIpdB|*^E6VNfl%F4{3ZEhzgtAozDI&;S7%v|g6yfde!Y70tBufF(4X(9(m
zN5ifQUGMk*m$S6A+)?w>$Zx(~?~x-eM~)v)zOf;3lVQ?EiEc4nr@+98$G$rUhp&q{
zxFT?IKuin|Xxa1EtKk|N8V+S;X7BFoY(8|z2~@r`9bdP-`ujWAtgKb1EVHw+49efd
zL>9C(H#09<wCKa_{QZgN=2%vIJSzSX<Vr<FM*aPNHs!?ZulpMi7|6IXgllC;*OL_0
zgC13CV%>$HFe{s`7yIPh?rm~*H65T;lZJ+Z$BrF~*i&H`6ciK?5YTXYd;a1L8wB?M
z`=za;tDBlEBrII`;)3Gbs~4g|!^02Xzc2ss<3|G{qeF*UxhGDU(sJmK)6L}X&*#@4
zx^^whOifppxBA<gK<oUnGBeQbnnQ=2BBRgGvn_meMKdKe_2H3DVT+0n3LsM-9%AK@
zFkoQVka}9I<lP-f2GE|-)9Y&c+gCFjcy)EP=(>JQO-%`tj0s`=$LCs?gX)Elu&`6N
zKzmYqdU#^?)kyyS{@y(#M5L&=_~X;*@rUl*iMjTEvcFyChr-G`pe4wapHf1?!VaB0
z$q71ZHZUfp=gb)&6*aX*3l=bVPt%zwy*c%?*wpJf8zXu^moaPuEv#J~zW&jfnZ`GE
z6e@#G+PPo<Uv}rtoj3MW8qb+K_v4$*=O1l8Z+Ce|no=&_i6oEdlio@1V*2W}I^_N9
z%L`N4LM6Or3TUhk+qZu2+_Yk!SF3NRO=FnoS!zE&(~(h)VM5S?J$GFX|Gquv%a`3|
z#m{^|`=Qq9YHM>}Uhd!C-_H+PR=a7FQSbBO^78iW+s*gv-TUx?!vEh_HzvD-@`B%7
zD^rW-xAXV&cDgjpG)`AiQ)4@C`(0+unl&lKw{F}x@k=jum&oCE{^Kt%FE9M|CK9wt
zWW%;?(`KK)aYF)>??9>O^ertdEl|GeeXq{&<JT`GJw3konvbk8v9V9T?cBLD5wvaS
z_uK8Mxk(!(<ZHhKF75*@(FL7XmA~)jvX}>l7C)YERSKF~-?Xi%iD^yj?rnj`FStZT
zO13yD{`&g5J^T7P(6;o9+uPRW?BBZ8)b8(>V4a8!4%gJCdKEr6z&N$|-ObJHo}QkY
z-ttPDY4Bzn7#oAGXur7FouA>r*6iykjb?3|a&Md2RD5vQW}A1%Vy?Why}kUpb?ZQF
znO|RDKYaUE_crKE-N?;piFbFE7J*8L^`EVx7XSHEV_|Lm_(-QP=oqM7WpA}^gN|Cx
zyu2*&@v+{bWT~n*puPNi_SoF~_Tu8=!mqDFdn62*+}u7HvNf~ug8HZ%^Y7d3`Etp7
zQ<=NF`^~NE|Ct`Xc{B3iuNQCM>WT+ljtE*Q0@@n8yRH7yN%b51YOU|wz5Ddnty{Mq
zE$+8F)X2=9kd~&FJ>R~5Ura`~m8+|(K&J}_7nf5^jLbBhNG9vu`~T0ob^G??{r~^2
zkGT-y>&tuS(4i^k%AcMR1ue<n_V;Rd{K9zqqtCgQEn60`A%PKex)o@`UQJC+>Z<n=
zUA&WQFM|?yF4PWqpC}p-v$AIXOwJAY6Q4bl@wZA=K5!}Ir(I(1;m2#wG+f-*_4cBq
z!^!`wC-0nOE|Syw_VOXuj~y9ttJis`oVv~0v@6>C(*mdb;QV`gB;W7*t;h29U2##7
z5vV1_Cu@~(a+0ctpWn4;-d9(yTv<^6|KE?N)8nOLX5{7O_I~(K(9+gsX7PTKs&_)x
zukV)ff`SVReVyBQ4z_ZOKY09j@wWS`LRUX&V)C1Br@LJte(v?SYF>7Jxt7hFH=nXw
zwrtstm&@lrk((}SUFNXp)tzfj0RaM_S?hCityjO<T=6k!=iBV->sG$0{_w!@=6O9m
zy%~ndZKw97rKJ@W|Nry({H!T!#6jn1-K%^qdlS5y{oLHupC4CLRw`;~aXGj1h2Bg*
zH^;JwQLwPE&}#kTe*1q1o}Ha-x@+l@B`^N`@O}91UEhfl9z7C<PO0;!$5na0EBC&e
zEG{Y8d3m}2>1})W?AefhUM?acVueg{R+g6dl|+u?eX`CaC0oGbaiC-KZy6>Z>pA%8
z>FLzlOP4O?a<qKaBW=#7?msVt!=rM}vg@5+zLf0DO=WcN&%VFU_RgI<CfZXx*zx!A
zy+yCKt#hzlDPmC@{q-M%zQV`i2algKT3_X!IG?Ld_O+AG6itonia*8sN)^?<y59Nu
zJAI{yMWy%8ADVxq?Aq2<ZV9|MFFYtb+dD|@%Izy|Zf+5~%XF2LlmsLsR&3b6Ws3-C
zgMUp;jX~ifm%S}2E0hH|Kno!bobfsNb1AF4yZcUtNwdxKvuw&vOi(O3D7Y#jA_8<I
z#-`kj5k1Q8eHkS^fs5S^-ng;jVBK8n@?$S9E>68285x<?>^v*$^fX=Gd+G7<@iS)6
zKE3VorAr~-e7(FT{gn|AU{F^6>U~h2U*E&q+qtf;&RO+!kB7>krQXv&{Cd4!*}_61
zHMKro_<r?!+miS9VxJ%X^J?|_3roGlx7MCHd-mb$-{l1%Sy`*jy#}44*$X<Vx}@4h
z=kSDopXdL7Ff)B#;O*l#Zb;Pr`Z6&$JuS^iMM(2)wEY3l*-0C=ZoRrM!1njQ-|wGp
z1MSum2w8e&Q|jpp%g)}fmp9M5!?7`9%|*ldzhA?*9@Jxa@cg;@_O-995|fjax96@9
z&{Yb(;=XEPkWeSf&!0a*TWC+6J{=es$T-o1#oOB(w8rD$K}K1tk_$g4@4M!tHFeQ~
z1rFaNI9p5g8FX}X5;8M6-QC@H?A&Quu~7Bxlqpj{XTlvldUVCARo;(k{(RiNeY<%<
zs|yRm(W6H}r&w!gYb%Oy1x816YinyqL`ELGbxR7=)@*KWcJpuOEO~hG^PD?(VnRYf
z95h4@UAZD6CMLFF!-j_LZth!KvyT@~>WJ$3^r`5{lP3#Stl$U@4V~bjvMGC7b2Iau
zJ9iQ?Gc#Wpt(-Y^>eQ3xxEBU+tPJ5QE-t=V`S9Jlyb0HrT)lb~v`f92oj)Kju<_Qd
zsGYlFVq-<``KVy@O%{c%a@)+hmTjvg*Nj{7U+b*7AAIgSu<3cj{q+pe=b5f=p1pRD
z*yH(%tG*viHMOam)WtB#xbxHP<@wC(`NH0q@09;=bz@uqVr@S&hj{*{zu(#B?6Wcn
zU0jp6SC5sQ{qdut-4<0}G{8e2E-ntgA|`aZC>;dtMEUU{5p+h`>+9>?e}8-XH7-0O
zLxYKl>5I|!*|TTs>{zm3frI{W3EL_YyWek&Z<gictcmOUSYhDh<HPgodwB8P?4~v*
zw}xFCW`28nTiMuH*dg{uuU7y2%PKsJ{zYAU^eAad_VslK3uoQhl*;Wl*GlzzSX^A+
zr%y#Hs;Uc@Eptme1KK|fx-~xC)W&b}ap{IT?-NQ(O;@d6{nROCo||vwn<YV-r%s=K
z_~3!U_2t{Pi9LMya8qu0c(~6j6HoKjSAnIarb^1nskiU$E)SOqSlY96sp>NS`F*|8
z=1dG-U0t9v<QkdTdjf^wcLbPOgiStv@7y`Qu&}TdYu2zV_+@2S@W5fltXYe;Z4+bo
z@NW0}L)Wj1gKk@UQ77>7wy<PEP;@ltRDzrO_mn{+qSx1FW;O?{6w%bw+)?*;*D3oI
z{lXk9piRvC>;8fc_M0(lmf6c4Yds-HJ9mLvkbCyT<i<BTFqD^<gPL}Ke|^1d;p40!
z^61~+-zUzWcMl8%T}~Ph7S?v^l-HGO*FbJDH8q{!p<-ZU)U<S|s*bL1Vs0*Pd3kw7
zRn?;8<9$*3A=+A6hg!MCx6E>$`S0)V!&k3vJ^460D@#CHy8FhB8*K3+7S`6FGd@0i
z{#^ZPeo5fmSFf^MTwF9%_LaW5A-K2tyIDY}|1x%dxd)$~o|cN$XFPD`4A0wJTb-xt
z#eO(reBR_2Yf5P7)H_=@Z`l&^bnE3CHzLF=Qgd^8L0zXeHw0y^%dY&2nmB)czjpY#
z4AXWaMn*=f+Q7eCy!`#$V`5}L4fj`BUp?=qrKNrN^vTJ=fnm?yy^?8*SSNb4JU-s9
zz2*0>UyFj5`}xi@x3rY(?Cj)vn|!?Q>Z|+Owzje#KYsN3p7}ZE_rzPbqMkf`3c5p3
zOe`WStZmgQt(&H=FaFF-OJgf8E(R5lPFi>F+<EZw<;^G0t5Q=_i}IaJ+9xWzf7%%#
z91<1=+KkT0$$8@R>Ff>rCr=js_2nhAy}dnX*vPrnzuh?f+=4}moR$|`SzBj+c{bNb
zR8(}+XHeAeek(63a=O2-_TlsA%dbzEed|`#ojsMp*Vo6pmz9~R2zB22_wC!aif1#^
zFKkZt-?4l5>$Q3qxm!u8<vwHI9hPI?g6^L`CR1U%;+@!3o|<~LAMr8)x4E36wro`q
zsc=1-E`4;;uHyl+#=;46CLP}%#WH8V_WiP7W(pIT+`ig<etTW;Lk@R}&4oRAxqqr<
z5*8&bEOq|=ofC8l+T)+k=eyU`*nke-zhC#;_uJFQ4tK4t+}&NStfj?uykFjZzFqB?
zsQ&r$=leaY{P2KrUChp=*Vor8tE#eUYHD`$^-X)LudRLgWZ|pNU%yVhy|483w0r%9
zzrW?qm3Iz4ckbLK2H}MPD>lt<Z)d-B=@Ns(;`6T0pFBB{Yi((n8Mt)OlP4)E>gw57
zuHU;S2O3or(~VkE7}2)xN_@VW2v_N@y5tWJ4oa=}&**bdj$QTtMrdfLCd-T?M~<9`
zm2Tsg=M$bhO+H#cSXg;G-=mx9^K-BKNIcwjlF5fbK}&1Z$!vuwg=J-KZf<N0SFd-L
zy}gzA@KEcG4T;PQ3f9)re}8>F3_5!gG#VGXtK?#&t&8u)PwQEFRm8eK9+$6IFf|QL
zjQ92RT`V5jbu{V7v15-uJw09V!Qr#|kD!$zJ9q8`ZCt;(IURJ#!H*w5OkUks3p$VD
z(BZ?<U!MeMO;xhCmcDuOrbYQXnX2#adM8W}xN-C5O4;qTzsq{XG?+?Pwu*|1u2`|c
zAu&<W$jGSR;UQKDY3aq~@9%N&@Z@}I`o3wC(UBuZOfuJ4-Me?sm(O5l-CrxexmHU*
zG97AaVwz)9DFkYLIXOF*eoJbNQlIG261%(X<h&bKjxz|~U9oN*=ro7I$H#izdRMPp
zIWgAw{5)IG2GN$5mIcMn&q?+E|M`5r=|5>Tv2M|Ia~TqnlA7#le<>IkY&fZ(<n8VK
zwdn1edwZ>!eYSuO4EgY(;K{RRSvJd-En|bO)t^0E8noZr!piE^##8FkBXq)kRX=?4
zWJzd)XI|dAOO?m_WN$yQY}_S&wf`Q=>i6g7TEDowygw}80CXYHJ72%jtgNhn;Na#>
zn~X%n#2&r7yUYB&uaD1z*RQ$j>+4HiTv!-*eEq6bmrj>@&3*77fo+C~Q);T}qD6}Y
zgoT+WdVF5;<<KFgmiBgKBO@VY_r5F9r+!>kQ&e0SxPG$f#ht~^-S$_8M@Dv@IN@>R
z*fFzTdq8KyzS$#Tkl>JfI@DWf;)7FDwJplu&Cy|u1nmjhQSwp<beKqZcsP%|-JE;{
z&<z`)MQaE=@!y_pvKISAUMza}{8M|`+TC}nIdZyK%-on<cl~uTX)fNv<g|-9pN;wO
z)is<pQv6SBLhQpm$`3f6Wctpn=`i(=_zva$JRPT3aqCphabWOy$GwL8`iehl#%4@*
zHGB~=i*}v=7xDMn1+On}ZVJyf&p!qlqD(x@1|C<LzxwRy(}!0CE(YEHcvXDf>+TS(
zqdz}C2le$@T3Z!C$GQA(+jn67$~SM{Cg$eqMhi#A#H{(8e5L-+*FqlOnX_hPUC~!i
zU<eEhWN7FX*I%?|4bQf1+q8bqx2X*JR@}}fdtsTc^jof6mFnv1AHRPmzq+z=hF$G0
zrwgqMGk#T=U;Xy>_WT>?E3-e{NKH>ao%{Xm?eO@gFRtvZ{{Cd!>vkE_C3XLQ^*3)b
zvCY4}CbId<my(v&R>l?4>7c8$L5DShCQh1IxeZcJiL8rMYOYws<g+A5^V{3o%T4wy
z(d6Rd`tW>yeb!!u)tfd6)&Kjc4jN~A@E~FCm1{vR?(UDDoSeL3?b_TOo4JHKSqcja
zLC1#NtA200S3RfmXj07XGT!U!Vx2)J52c-%5mw7M&1)$KH@9<6&gHm2p<!W<K0G`O
zTEo4>b8<pX&YH(uE0<38Pyvm2pZXwlskf<#33Pvvx_;67ySv*TAMbxG|NlojpVs9b
z4;3dLAD*P7qzBKRw_jZBe)!CpH8=bGcd3hT35toewY0FTeRlHX$%CMAXV5tZqB|UQ
z?;mdGpEz&cx}thlSJp|BCtuuK{r#D?7w1Heme<$UKmPUg^@p!tkKWjroS2!Jd101^
zdEVV!t%uwBSNqP&>+n!Hv@!YkgsD?oHG`KqC<vI?bVO}wX<=z;ZOtr=yK?Q?qZbz!
zpE!5!*b>jlB}H)}qN0iS_tkP`KI;XIkIuC&2hF{M2HtmJt5sN8QxAN|Z`e@Jv{(8g
zYtuWv1J8vUQ_nNT&u6(dCxGWk#>qXmn9BEu<ZR#0ax2Q*CQgOX&hA3N{*zk!Cj31k
z`}FPdJZ-iaHnZGsGYDsY-c>N|xMc*R>}`hTJ&lo#2aK~0nfcviTlczbVOjR|ZMo5)
z@i$P<cA9Q<o9}EhN3E$$44*!K25stnb7SM-1EHsGZ%*gm_u~=w()bHGsi~~;^75cV
zybB8pdD&*aIP{oNZRygbRWtt={<3IWcXqZp=;|6?6(LU0_)6AQt(u=pC%qPZWtYDv
z@i5!XZ`}HO7JNQ`Qa@q?!{ueZle3LYO<VWwwY{}1x0_Ga>ci%r{tKI$n0CJ1mU~-j
z#iU~^<I9uxU)f#f5b*cstnSuURz6v)mbKB_A06hmcS%fCY}jS`95fd)(>VRXn>RhK
z-D05G%S^+APG3qu=@)d{7O1*Ao1UHB{pnND+_U16lAO`e(V$)C>BUlAAzDW-E_N4`
zm0i2p($?1Yt6W^r{jaaD7rwt|duEm?cUf84*{Yn_30_Mr3LY@z-P^PBYs|-wA6Kkg
zdC*&b?-BKGf5DX@UH|{SulMltGb_>b-!f^E(4TL&^Q~$dvro7jx^W}o=GM*sx+}6|
zy}Z3Yf-ZG`!x~gtYFhUGUT@{+X9rK7^i(enIxQ?Nu3oJiI`#GS_0l#6o)m(bH78FV
zTobuj>Tes<R-M4WK#SsMJ?EZv_xHE=_VT**%dOpPx$@^++iJ0i6DL~Det)c2dc($z
z2Tx2?-a1QNTbp}#*;}X3(5Zb|%r-VQC1&D?QWD0R*z_hT;euAe(TaqR1qUvLeBNmG
z?7;HJjpDzV_4Ak}y?edhFV@JEZO_&pe}4b2Zur5r@5LDp2A?;JYwl}`zE<$R%QQ{%
zXV2>idJWyO6P6#nHRWybY`d@s?mv&eFYB*Abo17&NA2=;2Ob=3Hq5@J6Zspo0WW|5
z->}4kyA`KQn+7_#`^N6_^=r<aIKkoQ=s3e9QwUU|fNo*ER<ZBPCGWFB37>wX=jG<)
zl-Sk()%Ut`+_2>A@#F0Oe;l{}aJT$EBSYBQs8&$J;p3yD21Z7czIuCmAAWLjGU(KO
zhK9LwWkIuubFW`s>Maf$#d!WX=(U<q=aX%{y}i64o{v3Lgm%6?UccNVaR2@Yool<6
zEfeBk0bM-^x@|b;?k-W#^m4RzOh7=xdAr{{_J6+!gAO9Ta3P@is+a$Cb+rReE-m%$
z=<U7wa*mjo7zYneNQ8i@0LOz@uekjE{cqg3ap2S{z0wVP_Q=efIn%?_GjK<PE$ANb
zit6g^uUMx9trSU2Ow5wc&(6;N@#DvV!-tu_efwr$WCW^5y}Z08%$o<=8-L}>l@q-$
zulu{sN@4El=}AaUWd${lXU=3?;hk@6WYiR(;Zj+-^OnLa&?)A3b_#=bBcC~Yc6Lbf
z!arZH$7>z-UbAKmxFx$|$AN<f8Iv|j@XOn|`1$b(2?>eF)iZ!j4_q0%+#u_UM(uPz
z-IiU&9VO0MQ$f>!T8F*QoH_I0@ndFxe}4-L3s7GoG&FR@s#Q*bfr6lR(ffP0SFZh=
z>!c&V0oob8_LY&D*|b<|UtizUtqi65XSB7nuEbftzrVkKu66mNtKsoedlz4Od|{z;
z)?x2k+w=KBTNW}evrU^eZN<u!j)8%KLBYWjr%zuFo-6$K_xHwxgG_9Rwv9`IG#@>B
zB=u(clqoH%R%t~<MZNm+<Jz@r8@6nj61!eUM<*aUy8G3uED>>W?L99)?s)Vl33Piv
z#D;{%H<i{~^)fRvvkrTMMoQkk<ux}qkBE*weBuO$sHiAtOkvXG$xr{a*}c28)ceJ?
zwbE9lua>O8<k|o3-rm(_;5oc|_wE&xmgZim1l=<NT6;Th-aOw`ukY=x{_%GE{VDtI
zRUJ8bk`tt=sHmy6l@-)@3Jh$#b0;PxHT9&>6ZwssH)j{wx?lpS)vH+T?(o-$Gycie
zF-R9kxY(gEd0w8wliv;>t~(@Ya~fuHtrUr<V~CKySa4r4w&9!CzLMQLggVXz*gg9b
zyI>RBhE?0c4ui5L_aBL?KW1$W)n<$PDY;|z{XfU^QsXM0ih^!xZ0DC}3)p_(|DT_q
zCG6|=IKCF@K03p$)(W(WBpY<nQrOxk*7*4N=BuH>!OGj~R_5N`W@UeDaRGm=oU=SA
zr~UX*F~_o)O{kN_dz#L{XJ==FCNyu{zO8I$C)ds=JBfA6j2SZ?e7|4c-re2ZsJ(o-
z>tFqYdRkgW0jj-^-@MV;{`bSf!*0F$dV14t=Urbn_nK+u>4OIuLA4KPjIyP@J^Ayq
zvp2Tq&)0daU~Vpc-u}N0Xa(cL!|l>LqN=291R2#dH8m|NKP`!SCTEf%pclW7XJG(`
zwY4?qB8dF^`!;Ob7G}9@&mI{;LBSnmZ)Y8{+ZfSP{QO+vp%%`nmD?@n*w@FUR&;iD
za=P_MFxJ=CPtA;EX6I{(&^dN?wt3;tPpMCyK0SEtnpo`avfLosySqvce|dTN>Nib&
z{o{9cmlr-gCHmyqGp#r0&!0cOulBb=@iU*^zLyUlHm07Qw(`#W>C@Za-rlagW&e*y
z-7oI!+<dCAU+ig?lDWBf`uTaGyFh!*B@B~VP6adyD!V;^oU0#x12oA8N>FieaZ=Zv
z)?S`#U4BK6P3<n|xD>y>q($o-6dV!~6xw*DuO(DW@=!VS_V)I|x3^4}EM2<Ld%7NI
z@NSh}e0;pmJe$be`I|Nwsi><zJ~dT)M}7Rqvxo28iIK6X5C~rGclE`Ld-v{Tt)Dw{
z=FA&gv!^@#2F-tNOm?68SYpAYiiHaodieWK_pT7(VEORz<G}@v%?}<vTv(J-Rb|B|
zXS3qV(a5|!Jy2U|ZM6B`E52=$r%h{{G)ZWuS$cZ<lqpkA=w1@<KI-A&(XfC2{&Rh~
zNl8thi*cXUb-FbD`BMX0IA&!fm71E$RSTMx+pxjFXSSK|+l_PP&b=D9{MGG^$?b<s
z@7=x~{rI&~Lzwu2bdI>VxEHs!u8!f-3HZ+DosgjL>+9>~pYj_6G>*Kyyj)ONcyY=9
zo14=m6Bf0ya*H`=O<i?of9`Fw*5?ATyUUJF(F_jhyJ)g^NAdG>FYfF#4hjl-a!XcL
z7IZk+zS`fbZ1h*HT2=7sissVwHyd|-PC7ToQtIl*9h){8f!dj=6`k9+n>#r<U0CSM
zKDF3mX;4Z^ih`aV-^Y(11-g&ExVc&V@IlbF15~`?=bdT}om-qWMI1B!>wGw7aKQPn
z{^z`W_BWNx5+76p*8cM5ie9_q_kr2_nFY&DUfZu+|LI$Ybwk8Y@fC}sSX@+@&uel{
zopERVPiCJk?Z)tWM!x$Q_a1LcdVIWpI_nGu(1t_C)hj>0UcdiT>-3rr2iZY~B_6b2
zEF~|m|GhG$^mY5JRsW{fuZ}jpJSieF^5NR;_a;UEFMoYa_s*_T?}hp8e6k;2uivkv
zqO!!&TSd0IW^Q<PfW3~oqT)e^sV04^SFgVFZLYP{Ki~iM+w<>FyIodXe0i5ztRM%A
zgkchkTaQHJj~^8}k(*c^K77dVifQq)v$NZGm%m>X^WT4o_FB6GPYyP-gKG6#uEDnq
z%+1{k3JjJ6X)-Y}nMC=dCMP#@3acHsdR5fDUoP}U{pV-CJ(9-D0ux1bUCYY0ojSmr
zo}TVA*D6%8)=M%uIr+=m+v2sqzBrbYn1EI!$E~;~VrFKx>2d6i0>+0AA96kSDJn9$
zbm@{w)PanY6wt2pslP*Yrx+U>2V1W*?31(A^4?z+Q&3>g#w)$7Y|YfEqM(}n#*G^f
zE-m%u`rR*M*<^md=JEr52akHt)_-Ppz87zAdDic)__)Yvwu8cfZvA~7a<)|&CheV_
zoK;_6wZ`qOQna?-ee>VloZQ@p&!4x~{r#n=rR9~GacOPz_6c+6t}Ro1r_38`9jg22
z`qQnGU+vhnOG!nA1$=frXld@LDVkDyFM<x&`uX{J^6hQ88ag^5H{^wd4>L?w5BO{T
zhGBvKd^-&djRRj_Uw?Y*@#Dv(QVEv?l$Di1N8TMh%G%i22wHlScPF5x_|Lbuw@;in
z(Xf2^@>4rmm>d_cGe0$Nzm&A}=UGdWnHm{D2XP(il?DyPGk}iP=@3+ws<{kWk@EOh
zZ}Z~Ci{H%pz5}%8TTDz#<^QBKDXs^B->RI#_bW3sGE7$UJp|Gm8Ohn`(BRn2miXht
zL*9Af)22<EVUWlqBP%N?xbVkY_LnbTYG`RW%{I$5S?8`bHR=7my_<@^6dpTvtm5C#
z=b#a`i+?|T`qVUiy10{*lYppb>%G0z*)i;}W+;N5cur&rqjo=IwjYD=Z>Ikoj7_FL
z)>QbLKlrNfV7K}k@ACatY-=o*SXC^sYh0jL;39c`+ks`_A^oKrgYU^*k}cS>id*!e
z`9zi*m68$L_)moYndBLC_F|yjhvlkk?%&!~y86v?z1Ur#Q+aih-agn_{QSwb`L*97
z_sT14Xm~t7exY4h-S5P{n6Ed}=O5jYd3i(ndAU3LYNa7-Y1`({msj(f({Xcida<mt
z_SYZjpQf(8oOSZg-@l1jSzWhoMKP4dgD#PaKC;zSw!XeTA|k>;LxhRp+<g1{D?Zl$
z{W|^5HoJAvyFd-GITnSW>$jLd*G@0UTYF?@@pAzgnVcJsUUV+sf21P~)ReLR|0lR?
zV#SfWcV*+^;;gLC9cW}0l#sabqM?_OnN1`1fVNQQgqbr}uKqNuH$>~`L}m9WZD|%(
zR-h)<RgFDQ3Yi)inAvzTwsCK9P&hC_(HV3Q($e2kb<gE@PMSP<s+xY;n;U}8?R-}&
z=1o*~*W#50CB<C<Gw1PKy?PbY?>=OHxVow;OT@`>*6I~29P;wkIaUAv_t%t9f8~1T
zcD}RozGw<?806eAn0kHswW7BwmCfw@ZPTZV?<#xSWqz+>aiHc_$ngMOm&B(?N=kao
z*A95CD%2@*$&vBE_3Pm;7yUYO#%Id(>E`a4TxZUlG0426GPV2f`nbKf&WKK27ZDwu
z{OCyMh7B7IoSA8CSoP(Fo9aG3Nh6lI*5zTlKv$84rv@2s-njALkB^TN6B8S!$Ja?J
zyZ7Z>sT33uSz>fx)5hmVw`O0TvhSQY2TR4nR&f(9{gvnM-IIHKydN|%B5gYjwe$w@
zq8g^{tqU(!;@qGwCb3WK!*8Y=rJ@-c6CUz@jX!rsNhF+Uwf~9x-;S(!Xa7jj;Zlb}
zSDjo#c=XfXe{5en#f9AcwJO3qDT}A)@?-JEQ#l(?EZKEoQs3!@oww(``Y`GAbba&8
zn5?W-ceZW%8l|SDR&@L7)vLZ%)0PPd38mP#x3#_cdisU*<LmMDQ*ZNea$bD-Cp9(I
zqToS8&h3K-8UOxT$sv~IsHLR^I;XS4Maja_^5KVvha>h>7=mtS2?$`A=+OeI@hyv3
z*6;skb=W(~P+D60=K0pvR)OxLynUIPj_TXCZIduaXvq2f?(Xi6o}MdJ_kLYJ{_AzZ
z*3{Hg)$Pmv9_y9nihsApD>qjcbeh!7ZFA?!GBGokM$Olgl$L&c+24L@wzrRuiI3rz
zkW9(*Mzda=n5Ya|<(gewP;j6}(pW?<pl#8slRj~AamL|`_DY-QX{`NyG09L{TbnuL
zs)=(OkK^vLw<5QAcRtu=xGrYrq6=v$DJ`7BY9?B9&zv~HF<H$w=vR~TO~V%_LAx46
zL`6?--I{w_?DBH|{3}iVSrKVz%Pvj1^6&3&=><}6S=rea`_4AwdYhS<$(5LN<r60h
zlh153UgNYg8JDC**R5Ok;oG;cjP>i*g;mtKtp&{~iQeORdto87jEu~MmBH#e&Al6T
zUDzGHJ<l|~vxtQWyzV+XJG-@3Q&Uq{Y45CA%d)Sp1BLOfvbVREd~|N(3B0vVM`A)0
zzr4J>PTZb|R0m(@lESzvSFR}7*u=ctH&NOB(aiLDnL)Xjt^F&fW^V8KnrkIGopsM1
zR*6sl8$wLESIjSDjd?qJ{kmluI_%TlPv3v`)~a81tQCywd9Kv_J6Xl$c_HoIdVi+N
z=BMu;Tf@$_mTA{t>4F%hmNl%`=CFM7Dh=PfFLKtanp2=tCmS0ZE8g$@F7;J)z0yPv
zy(xzw2jX-6&B@Ju3OZT){+A?ag{fYFQNO<LU#^y&uPVg(>GS8WVZsb=Zg1z`xN+mA
zw+|j9faaK&ACK5sq^hN*m2&&@v$NTT+5J~7i=K46nFG3UtGT(kQCq3@<EKxP{_2Qz
z7d}5HyY+8ya4@LDW*feA=g-g2Pv_QuILI#0=@NA|Gd*2>``Z4mKl1l{Y`gRAxP1MZ
zi#tHW0q?48>;KivnDy#k{sg_N^){WeoLBQ2boTa!dYDv+ELoVdanZsZJ9ld4u3xhz
z=b6_Q<*8mDugBMG-ZiiJQLrU<wG!{9Rv``+35$TA+{bp8zc(v3?G28K>Y6e|r1jgn
z*xhC??=Q@~z0FG;G;iYnUf*cN&)9u6lAzX2_U28S4xQHD&*Saw%^dpmiI#ToJfqb*
z4l7LsI9ND1I07=Jd#G@|+;GJzA}Y#E>&Gg)P(`Nx{X3o4#@E#Bahkn;y?(>4*G}u>
z_KJLyHaftvqB?fL8oh-99dqW$Fo(G8TI8FtX!&yWGiT0-+=_N?P+YnEY~{t3!Rkx@
z3okN!?pji^<<j*Zvesos7C1J~ijhXtgfQ0DBD3EAi%y0;4$?BHl2up}diVJ8r9WR?
zoGK;wVg3J=_x?XsIdCgx^Ug1#2}ZZVKTEyZJ%#H{=fwSUJs9+sGnRj5^wj>l$s_vi
zzjdvxtq;$d-)CW{`Fz$Kv<}C|$EW$RiV)|$s@J+IDk>*#E%TYl<nHd?y6@}$J^DsQ
zL8n)R3Ujbz+~2o1=l7kR#aa6$wk%n~0%{e^G)|vYvIn#lXS!Z&&~0^1P0w!<_MZ;2
z%V*T|<nRA0CMhYI^;^cej0beAUC!-8hnVvBew}vgxWSSyUrKJCk9qtv<@M#|{dc}S
zJ3Bk{+uqXGVs3phE3Y3|e5~r})bIx{Uuxd&>+3tV$hBLFr;dxC|M<PV)l=WSzO!@l
zohtL%7<qO7c{<zQfr_1o-DPWU83qOh{&+IkKjn5<SXl3_yqA}HrOiQu87XOLW;e{W
zw7l|myZ6ie((3kD7RojQw5#*R#^j=0H#axXX%BPe%;5={TC_?m=<1a#CdI0^JiWc0
z6Bi~`Edk9bet)0e(6!|{DAwNU)&^z=1x>mn&T;FHwFb8e!-a&X*;+v>MIs|3K^vGr
z3p7DF@b&fe$7h*lZ>aj3wI*(_6o~um>}=4i6{yp<qw1?xP;hW`><<6zNs}ix2QT+K
zxpn4@84s3Dj|=+cv}0peSJ#BuvsV`ci#}Soa?&KBrJuvX!?R;I@6)uN-`m@pm~uty
z{~xA|z1RIN@rQD*3k?m;I&NF>!Qtimt=klt_~q?Ftn#y~?_He)Dv&faJ=ggv2%KQ@
zVR)(^V{B}^b>F{i@6ZE&-c^g+W=)?saiUX@<%JKXt9R{+db!p0wn+R$k0mAd7A;a*
z`)uj4%vY5kJ3_RMPSp+<xy8!F2pV@Rt;JHRb?v+*y^HCumnMVX{jk0FH@=JyNDHWU
zV>Z-k611{ldf%T_!6z@ipnY}T>#8G{L?j;HF4(`kvpcW;x{46znX~`-I(HU4WMX1s
zGDtkc^5)LY;D?|0rKYBWjx%OrW(J+t6}fxuTHUbqacjRwG_&(hi;mw?_qPf(w(?c5
z(`8qS{MMxm&^rQlSTi&{c#v@Oym{W816`up0nys>4k|*O8?vwKeR*+_xt(7=@6$#j
zBO`;77Xg1h&;K97AvqB|)nMM#)bymuGVR=)&gb*%;~po+?5Pl}{r&Ce^!U2Yc7FL&
zZ&$Bcb!e7pHfWAy=kFh&HEPMn`+WC=pMCw&N?BR?<JItZ$(mlam&cEE3O_w$1zODb
z_4RdU9Wls)!@9p!JW?hcD_5=rRZ2UTt=>6v)~ux8-`*C*Ywb!sE!HDt$_2W1^u_#n
z^ZHu3#go3gxEQgcVBsZGJII!+?K!{S+}vzY^<{;VeeSx6Zf<TjHYT^nupI#1y<mR7
zCOA=dZ-B-T(Eb<0<YOn+8vl6MF8|=sr9X+ePoF*oC3nBMR-kUo!_VjK-90@!FYN;@
z`Q4OyI_37fdGkQm`V>#~@;5xXUNZ0Dkt9RVn*V~t%6B`Thv=;`Qwi;!r=t@U-jo&-
zGw0H`#KUb{Z?*pD>+3TxH4Uv;6dM?rxS-2q@|-zqE~I5;t(vgwhJ>7)+=h)C10yWv
z&6(4)(78R!rr$;B;L&bz&{^+~9wlw9ZFN#)P%t+SPmJGP_V&XeZv6$ZyUV2HXJ1*p
zcJ0wdX7(rZb}${du`&7K!-oqeCyR)SCqF+omy6N5tgH+aG^ZTYOHZ9TwW0EJTC0LU
zdV2bvf4^QwUCq`=+9=_)aKqKVvK2>e-jrl&ba;4w=hAp<Py3$U-l^NnzuZ}{VS_;Z
zpO5WMyPKPt#q?rsEV<tg8ovMWxPQ}r{r(+0b|n1!^Rste|0@-Bb#0sQS2s2;zLQj6
zUS59V)~!=}CDo>SO`I`<qrU!s+Ul)#q4~!Qbl$#P_GZ`B3#O-U+>mJJlMRxJFv`2L
zLyesibTdz;5O~C8neS}1v!1?}r+j`iamo~trTO1LX9}G?>-+i^r~!(KSBSp8cJG2{
z#<3$DGoJCk*~O*t^HS>8t}8WW+kIA4#e1twWs-l#?zeYw&42dA4QuNeBmd9eYu(@d
zYTx(c|7S_I)k>S)EO&Kq6bLW4UoL3ct>$~{%8fhUo?X9p`&r%PFW)BKcAx$2-uv9i
zcV^F4%e|B>wAQtE_aY^&MIBsSN_uOW8k*kxHZtCC|HDi6yyT3=n-i{o{`lZy$NS=Q
z&p)?W7N@m+sGRF~%}@1s=k?vc8=Qac`o2k#Z$jrE-{c~j4d(ve3+I&!^Xz8JeS2#w
z==9QSYopBz4#!XR0!^mzvs7DHTOYoCTYB!?xhvMK6I*k0)5eVl|NZ^Fl`Rdl|Lo_d
zr_9}-R<B+yC@b45svUOV_HF6Z)YKDa&bTBdE_D2-_Ep{fCuiCFd%RP<SQ&m?U0>G<
znq9lMr}D#x51^e=Mn*<#*M9BXwJYiIvECn_=l@^xJtk<S$lkqsLG{H4`~RQqJ9>Lv
zU0hhKtgI$XpWeP|l~(WH$B!R_F5Gxw>mD2|44T0N-A@J@DrI73zIfwC$D21f2k(F1
z_v2AFXdlJbe{pA0-`?8#;p0ci3Y)rrpXWcm|L^Vn2d`gi|JweHtCgv&tPIp)PCGlR
z_37#9hYub+cqR9;0Sh}jXqiU!_jjxp>ep8Oe!KnSzu)gc9iEKbT-U<Fj|ZZ@E?A%d
zx>xh<t*uQT<cepS=gWb1<otQzZZEat*c`iBDMLd;&=qe#K0a2Qd@>*?sOit2KaHiG
zyu7?W?!K>UzyJT=_a?*r-}k<MDF6SXJmZ)3fl-^&ctNXIJB8I3ty{-;^XAPTPxb3N
zug6vA-l#o(>{!zAK3ULN%e!{(UKqCe<ICmqA9d^R1GVZOyno-{*2WgItHiUw_vg*?
zb#3o!o?9QDSFHltXtHUO5rc!bH}}7<@&85l|NFWg)C%;OWx{D^XP1$m@9yWvcj?k4
zwz&CAf;8>^{YYN>nz557^9t*XIhMt46IPfc9%9+7*C*4nZFhQgRn@E=lOG1J4B1is
ze%^w-+}z$yVf9%Hl@D*+yjfW1)Yd1iYqPdSO<2Og@bBM0Wv)pRJybaO_}m;F8{PKq
z+9kDj@7@WgpE~yiMn`wo{{EJ!BF`6|oBMXdAw7@XU%r$$eu^$BF<Is_Giih6p+kp2
zdkyATm-{Wgcj;0S=m3M)*Vam9HaG{az6$DhJ+RcAd~(91NsA_)N?*C9_JX#)zWmnf
z{+%vN(b3V44&ux{$JBCP_V~9)cXW1i9C&kcGid)oZ&h%x@V>v_qCqRDtK#*)y}z%|
zp+E8TQx8wihwQ5bchpAD=&;MYq|#gOts(?E0RXgAtF)MXMn<)M;>q`4PyC3AielNi
za9w0rSQuzcK4_(0NqKp8j<>gW^ZNDrH8o$nPwcP$zAmHU<d)3Kpjvb9u|*RDS6^N9
zymj;D&3?!4?<{uTA}1|vy=Wh5kpkkquoQU3XmOiKS4{57$KPiU@QZ(G&#NhKuREw*
z*nB6Xd_x1jclj^A31!?7a=LfY@_GNLNme}detSHd+u)=YTilPB?{<3on9uNtUJLhS
z%USb_Igq2n^vv10^QTRi0NPyf*nIy_UQlX1Sk*dhn%Kqtj;z0~`_%mXdVPjj?yUvI
zH9sD<@2L6t>A<Y@*RF*vS+*?eP4TZUnR`B+(pLWA_se&#m8g8p2gZAq&*wHqWoBx6
zd3&?|)&t$9_3QHd3s<g~tYMfu|L>dh6>HYW><Ih@nzH@-tMp>+biLTFD_255hfbIt
zUp~LCOV+yV!K0(yFW$aA+R7~sTE%m)PN<W`{?9}HkL~t<5?x;F`<}gb4>W;s=-1cR
z>`d{ycJB@h3o{dlF_7Tr=l}C<`~IWf_kFib-tNWr;i9{|qPcna<Bho)83Jo|&oWNu
zD|>s3wZ6W-J9_ay(D5tBkF($Zeee5)8$Z5Z{~x_Q@8Pwz(M^9<g*fk3Jm&rL>-v5%
z+5F$%-g@}@x`u^`HT)}mr|v)R$jQm-?B6{7{pCToGvwUaAs81ISMhS`bT+2dRaI35
z|Nc~7{QLIp+mG}A|D1ngU+wRXXR@84tHT~%TIvnr9*A1^?p@xJrArlcb$!1`NJ~qD
z?&1VBjy0o~8s>c2^N4B1iWLGe1+ucT8}sg3?G@WO>(bfT=B%cjE=?0A2pE?b+f1E0
zwW+m=K|oT{Qj3X&O}Xq|#3$*CZEb9h84L_-J$rs}@bQUV3DLTGp!;2doNZN$taX`$
z${v;%@j5SFyvUfaamD|`Pd0a-ij9c@HGG@To95rMx%fIdGgI^29LvSmBP=Z~qwHDw
zrOmB^I*tnIGJ*zSnLQg9PrR{pGNWK}aAoDr1!|K|K6q+cQuT3>Yqv}M{;sYrHoKTt
zTH4y&-{0RCzcO7fmW!XCfA6tH`(M9)?Hm|5(al$Ds*;wL*M|I*lqCzo!ot*k$z2Nh
z_3KEzr2VY*`%R2YO--Br7cw|3{~*}v)L8oZ8t1Fp+FB1^U(wqBb-vNj(tNU3Dl4k1
zs*+w_T58qr+!h!c+dFTboa5cwx1*Oo?(XhpHLb3$ZfS4t-(ilq2vF*2N{~Y4o}IfT
z?(jeR+CH7Z!ON!LckP4f&cA#4pZ2OGY?}XL8+-48yY7!}yLJEnth?aSr|rk}{l)pk
z7#keS6IM;z8uzmG*Vlre)BnzGJFw_tWpZru=Iw0D*rii5($mwy$#1T8`G?o>|D`xN
zIis#`Je6Vu+N=p$koW2H=XM@_#)glNkAv3fa*OE*+<o`#nHq=Z#!Z`?GBREqn7(bR
zcT(NA&GQrQ@2g#89y7&jDd^mLJ~^8X&;p>A76l87iUhgZYlm;$y!mi;{=S1VjnfV4
z|J7XlItz4!<+-`mg^!MK?mg_y0J?Amv@i2|e7)`tPwfl;D|BLZ2+W*0^T&_J{iRXg
zmjq~-)NO0ND-t)qcK);1udNGw91c7<XsxHG$80YxEiJwGT7Z4sABp@uAK5_bN#^!f
z&YC-S?y>LBU%j$gQ^@xC!Gi^c#}i(Ae!clU^WD35QpbBs-hSBp_~ox1{70`}7YEsW
ztXJCg{M8K`3~IhybO#N6@853^T1}X>p#R`J=ks>cobNJx<1{xn?|ocS$)~EW4mt_s
z|0n(bi%QRKZf<5a%e~dIXOB(Izn{-HY~Cz<*I#csXd~T?eYLw^oWFVO7@O8quYm90
zzstY)dGdUg2IwfGz1818td9Td^?K_$&>8#N^N;VX{$9eTFZu4LxPX8`LC^a2>tEOv
z78Zh*g?9?8Z%91MwzhwDZ!d3L)l1bU&z>dS-j-{1)<1<~v0Ck-_3QcB`Q=1(EMoT8
z?Y*{p_3UV0U*1ojKeK-A=-`;E|7qHSO`C$Y$O#H2KJw#Pzj(28z~(ETIS)9@dbF8m
z;<RPD0-##k(a|xg|MlzFhv(T=yVOtfKk>Ba#_ijO@7<FFbrRmabIZ@ykBW|V6|c^!
z4pja7^~;wB4-Pg<figR<wAq1c*RDPI?5QFI+Ge=<yq$A)_UdEX)~wNCVPQ%5^J8KC
z&u=d-Dlb{Socq<ng$qHuO%MJu-S*%?LPT^lx7g8p`|IVOpPPI5&(F_iFW=x;aW(7W
z^R=q+)+a4??b=oF{+_L)t%-@qwQJX$<@Bd|fqHI#KK9p(>}dnd9oN;>aqwRK#C>;p
zNO<_;H#avo{c7P9HYj~{MX_J~EvS&czJ9_4fs4<p0|ErzynSmb=e;zj^U<Ru7x(TZ
zeX|?3eOJ3xx6|>w{l)@M2b%`>+jYk2=fD@1yz=$+1?^dmt9rRqv0igc*lN(iyMsS9
zC!gGqc(^T4UcgeS_sJem<EprL^8z_JxpM_r^7E_hHc}R9|F&nPZ7)#z@Q{0!X?*wt
z|Mg7ob=b>d*}gqvDwkub{hvQ^gA0?(ZwC7r{Ch0Jf8VGsYP?wY_~0M*1LtHOh)yik
z5#s#t+t=aIe(wF}pX~VeHfam%q>RaR(m%p=%?<qe*!x6ZnBV)HQK*uTduRVaUM{Xf
zyWj8YF27$Z4qBMu=*XCrm386fP0sZ6^dCQdfTkVKojX_6FDoh8+0(-l5)z`Iug_mv
zS_)cz?cu?(Xz^m!`pK`JK5d;eX;NanzO-46Ls5|tXvb7j6H`fPDd?K9$!fkrcO-%q
z2JmFByLT^+;lQ7tpAGB()qo=6)z#H2)~-Feqwq0kerCgl4T<&q{?8_OExoa;RC`<A
z-7f3$cMBFQU|73$?T3#a9cya#_?bViy>&Z(fA9ADb+;e<w#&W0uh!~q`Ri-CpiKZP
zS8^sMCR)_}vDmYBZ(vYR)3IZ28dFa-)`n_{N=Zo-{Qj1^WZAMu=jK{7-v+msw_cCC
z{5yYk`uTabi$42^bBpU;spPBuR(tFB`~Cf(Y2^2heN69N{`2P#XjbOR)vKVIZ^hcR
ztxgLaA|fQz{O9R#><5)YpuK(kmhTGWPnX}TWPiWsbKkw=nj&1FnbIE*n)w3)0va}L
zGP-i@+M#>*<QN$lJv=-vRK~8JJXsjDKkv`G^8JTfxy3)cxTt*N#tj7v3kgF*!-9eW
z0h!`2F9P>gv;Arg1@{QP->cTp(Qzp(G|bA*e)#HD*MS2Lpqb0}&o367pWf5MGxvM!
zt`f~@da+&e=E*&I{(SMST~b@OZY?M&k$G`j;&n%7n^9Jndum$RqJ;|`7n@~YTO+tX
z&~VzUSyFHA?Ts#YUcNKN?$x_he?L5QzW6JHe`ZF0zI=u89~1Ammj7>xA8<OW+yGr*
zTvc29cfs-4eKnCK^4ZzhpsV{PtNXXLx3^zAItSFPTD{siHB}X~Atx+M?Z*b^!{yJ;
zNIG76HpjAfi`oszrsihmprD`+SHt5om)ux+HS5j&{h%97q`%C0`}#HL<~<WT55~Xe
z&whP<{q<C_%siu+Jd@S^-SYC*CEVUw{QSb*yP&N`QaZU8MP|*O&6=3hkP0dbHf`R_
z`cTZFo@?E@IdkSrm^7&=f8S5H$9sZSUj>cn+^hL~*0H|v`t94@pfTVHGhV)U(NX&P
zTJNgYt*X0fe{Wl`EZ1?ri;|;@3(LCL-OB<&P2HPJK3Un>uCL#{d#CoUMaQwa+In5w
zUab|sfBt+a%C;lrq>xR;2L^sQn+q$%MMWR}`T2Q<b@_z<g6;plpG(^RCwfbU;GVsE
zOW!r~EMB|T_e*UQ=suzAUGDuy-t!zhj^$!EwmlOV{#=$@5N`Qp-!hYX+#Yw?PHfdV
z#{2yh|G6L6ul{|g8rtj7FZ7{^DW+}5!h~Y=5AW4^?r*mI^I9?Ca>#+Ol)J~z1Uz{9
z@~@)0fAspN`LD908(;Gu*`8UvQY7Og(;QbZ`Ssnb+q@Z<dhN*7xoLEG$>qxGYU!u>
zuFTBLy}Rzc&J^lo0rl}ZI}K0$IKS@Zm#<%s-rAboYXur!GAw-L(tIva&(_v9VtbzK
ztXZ=Zrk~ze|Nmd3bQk~DwC8)j-#gqTs$KBwOD4nL`u8=@&&h6H`&!{|WmQ$u*;%H~
z@(wG2wk~^4R_m>hNl#B-6S46SgX~K+EiJCVz(BRx=LOcRU2B+o%cOX_qltsn7rkfU
z;o<Gw;`&)vY;0{eW?WP<E?p8^Tx{$&&!$s<|DPZMDF%ku*VbN^5=mSsXJ4nY;^yt!
zhmRgT%5zu3ud;Gy#@$Kcv$t;F-hGW%Fd->FUtemGLYbVsuDyMHz~;@H4{yu8y`kWt
zQ$<x3->!x`=g#ppHa3FJ9h{~c{o(xoKj%BTyD$HjR%o0xOX|s!jDJE$jvr_L{Oqjp
zuRD&8j-X{;3+~;#*?Hwkh~tjSmqDXkyLMSQ)}EbZT2NGElreu9$nYCCJO3Af7I}gC
z{{`RQ#R`|3)-3*b%d_qKkB`X*tBn~xeE4uds$ijSM#hR4P5=A)_}<*y>@MK<Y0H)^
zCKm<PmcG7b7?R!+qBZr!)|V&s_a1R^apA~vb#-mFYdaPa5~32t&%t3(sGh<JT300%
zXOVtRX790yUQ2K6C|vv^`}fVw>48yEtG?d2bt?){#RjX)oZs{A#>V7D@4ZWH^^e$T
zGauMd_}J|VmSvl^?lyC`ut&|9ym{`sg<4@j3Mcm3e@R*KL5ShUbK3)p4_;U9mHPg=
z(f?f5{eQDl4&3|o{{Ockrb&m6ezy(f=(rP57Er6D@VM`X8NYkNx^Mg6%LyN|WX|pp
zKIC{<z3g#{v+;E+*5DgEi=Q9xH4a}F(|K~T`s<oCF?z>euiw8eP&%ttLr`$y!pNG2
z&ZxD=9v*IA7?M?|5Vg0;G{s1lvtMn({Q3Rd;(8D6>?{VA|KHx+Z1%VRD<WU_LlIOa
zbT3#Eq&aEwWcSpd$n5OZ3%=RtoY+<OcUOk3iOH2Cb6>1mzT7=vvWE&=<PzP99xjI!
zx3n&^dAWSswy*$yAD=5P`<^D{<mS4kdbBRBEP7k>i+R3_(!p0(S1V4P_3YC888b9?
zUD&&98Czy%=Az>w;^L1#Jw4s@>&nVt_gt=Jd-vJ~1qE&ScW3tO*&D0B=l%J4zTPb{
zaiOQ(lKvxGv#+y&8c5*Ykn^((*RQw#{r$aL??>F8ijNBxhTa10Q~x4U_2B`d-#i=5
zsxxz~%O^~quD;^@3`6FJ52NZHdRuAh>$|6?FLyh8`?mDCbLXP^IeB?STNaj<mOlLV
z_qW^2LW9!M(jBF*r!A0^kg$01-QoOlY4f}cTX{8~84JEw=;`Ts`1y&&yuXrV`t9v)
z^<Uig_U*HKb9=jg!P_mHHy;M=DldJzWFlyzN#6Z^x+~b(*<b&$Qu-Dt`GP-26-(#j
zLwy*-v~Sy+c7AW1xt~>UibUC+@BIw%F$QmDJo|RAaKTFFn&<|mAJ3Q8|Nnj~!eLqJ
zUB6u)-iwtQ-6%Yn{73DQeH_mXuKX9iCbMF9eE6RIqTt%)(vpn0^-WDpZg+$Q1t;3+
z*d0*O*XN%)b*j|XA3rKs*w|*RTwG^qY3bqbfBfd=bkLeQ5izkYHcN)TiSnSPe^QcL
z{H*ywD@FDsGA2woz*DTHr{`8!xN*U|moGWR#l?+Fmdt+lF3-_dZ@P5O!N;4s`xqZe
zUt69Tz2W)e$H^1wGJX^l6$JzbFAkh-S8G*MTkCtR*+t2*sA$uRVl8uX@t;3`N^Sl2
ztqgQU&xZB8cUw=>jZWKQ=c}lr!}I$3dU=zI)vH!<ReyVPu>SA$`iHNsu3q#|;8|Ei
zL`PQ_m*d^z$J4Lu*PD=cCCe0aYR0QqSqHbRSfSzK;=+?1)9KPQWs1l}hShWC$T)s*
z$j;X0leg2kasBjZ?rw2?xiJ1Eo;iX4104B5xAAhkJ148#dEf2Qy?cGNzrS%Z2{0x+
zJ2O-5ZR?r!%a*aZ_sIxeNi~wZwkFc}&G(C-H3>;cix%9wc(Kv8`Wwf&{a?P6Ts+^M
zeSKYO#eB(-(9nl3E-r4`HFfILxaY0g&O4WtS>1_k0uAP%;$wZ9j1FFVcJ3C~70-X>
z|NaC0!HsTjU$>WBy2iWbqv(fyAKveA-`iI9VEZHUPpk}oN;Ds=fARnQ*C-~}D_IY&
z7%=<ziDlj2R@e2k_3@0Z`Pv_@)fAUIrWC}+#xnnp4O$d`Vv5(&L-GGUO>eB9U1h5%
zC@7flkWno+H`l}8|N06`3k%S;__S9Z^?rVSpuXmwy?f8zJ+<M>w{Kn7a&vNg?sPs3
z2?<F!KhJj2?IU7}QIkNu?X#y&ol1Dz%{qfeY|(<;#Q5Og$p@>H{%+l}<-wVm#!{x~
z>FGK#J1#ug3pzvd@-p8=2W8#+<&G|P?`QbZt^~S+>FwLMQom267%f?{q+{Of#b-h5
zz<<47&o4RY%8eTxi{1M{dj^jD{QTV1u4GnlW~L@+P;Qs5rsl~bcPH!womBhl>+7an
zlP3#@t&6c-v{6<@X2PUNOe;fveEV`?p>xHbABGM8UV|niSQw+j!ooZ}Jq=&HeiX4Z
zY_+SidmEPlqk>dY@%MMJ&0kDKwnp_XTBKC-@u)cSdVPOxE-tCCUk1H#U%!3@-R=7#
zeb&)#@xzA?C%Zh>kJ#W~();URGrL9QrzZ#YdwY3Jm^@kehQ6KMyyr_KZR-9=>@IsN
z^moqYl#@a`cJ6#>GwsGs)yXG+L}AXtxj5~=&tehvph{;c*N+z_0{@C1JZEn><@UGl
z{X6D;I~aU^nm;(reeC5$p+Dhm-{$u=^M06}a^NUm#FD4^&fKdSUnQ>FuC<QUOTIh*
zb2!80=63UU8Q<rN{hFgBweaL*b^br!4>q$;oH}*s<wCEeLZBhEiF4=jE~tO|T)+OO
z_u?-eE-oe#-EpDCkB)F2JoFYc+I{WXH6PiR>$h$d-Cgz;d_-E!&mtCf_Sw5t_hxXf
zm+<XBD9p>t3+g*h)ec_}wwm>}t&NR<uyAtQxsvO5@9M6QG`it<pFuc1J>6qz(25YP
z-m0`TwPXGA=Xal+eR5;+ah61L?eKLiTeohF{Ppqk=fjg!y(dgtHq-3(?c3d;<1KG*
z<2BE}cVut%cb4ON5gQon?Ch3hU48NA&z}$1qVpfVxw&~q%}=8#UQ4gl-oAZ%;>3xK
zYu4z1woey7JJUFK?p)5@Z$WK?l=O6EeSQCu-TnRi;_>~0&(F^n|GTt3M9bC7i%UjE
z#?8h(AV2_gp~B_m{@GWmtEwi<ngv=0#avlgsiCVYDziJ~q)<g=W$zC5SN!oA+1Zy@
zSXx=VnzG9}@eqrLics(OsIzC!R{Z$zu!HIEyuUsR!d73rdbRc2w=xrR^TnGs38|{8
zGCP`|FDfW-C@R`??SpC6KNC~ahpX4`6KYw^_}9_eIPHwYN133NBGTr0N96zia6f1>
zT|eH<!GXca*%{m$-uUj_yNG=?KRc=w{+gJXJ$k)<zgSBGqeDuH$}<1?>#kQM&7bO4
zd_x_!{s2KsPTbG*;|1%3>iC(vg$sLS53nC^yuXxj^Wg^7K!+p=frq?5cK)l~e@$<}
zGRYk=d@1*s`|dEvZIf8mUVn@EMu$#$j_kwU#Q*#EGZsDUt-N?=<!_0(dk;K2-w;v%
z@og5vx^D+=?>@R+{OT*a=`-YOm|HS-R>mJUHa}xmCA=b6^#1p#rzd`G5ScCfYk$W)
z=leg;m47(MF27*sPRYG{_eSh0(X9K}9iMP}TW&#lx%iv=*RQv4*<u2kw%Jkj^_9cl
zyXE&~Kc4OC?C5AaoW$${I-N2gU_l@^C+EQ>o|Dg9xp=~+>I+AF?N?FIde)uA&--Q_
zot)$-&){~aJ~(*t3#At?FE4++_s5Q{TSZ%2Tbru<{rN$|#L>~+vt~(MxpE~#7PMdD
z?ygd?|2s0OZFpSozrTO#6jx(oqlUiz^%dsk=8r$0w?DqfwOc@1I{Tyj_2(z|R(}UI
zKznbsa0&|u3MMY=`*n7PA+xBcXw&m7XJ_WJ_xE~Nt<pMZc<|uC8Mf8iRz{gfW@l&X
z#O?weymDx%_w)&~XKPFOeR1*k=ijt>bK&1#r8;qYBtCxp$o6va%9Wn4w{Bj&n!B{L
zbj7MwhZei{Z|O@+PCo3=VEE|K(e4u`P6*uHmUGjHg_Tt@XWfw_E+HWy3s$V~SR5A~
z-hOv?`Qk;3oC<s@DlC@y&Q9APcWl?~?fKkUkB|3Xf4TGBg9i<TkB>ckc(`5a>+bUR
zeAWk+tY6Q+|M%VZZKXO4H*Vg1_;h-FTX*;A4aXN;T)K0oq;=UF2k-6=^=*}vm6Bh!
zp1ycdP*YR$$FJAxS>Ipfm$&1QmzQ@`m=L0Mw2fDqN6N*+IXf%sQdL}!v^n4F>+7#q
z`)oX)UK5X{$cx%Lk0WI&L;cQ#cYa%fS2nJB^l$x&56@w10oE_qeAD<%Zh`yn-bwB`
z?%N8F{XOk^xMy<kwg09w&Yzb~TbDjp=wI*lu<Kg$=PwX46yDotzc=ZfUPlk;_8RN*
zcSn}_&c1N-X6LzcexM@&e;n1XYt#&0rl6z4vu@qG7q4D9m6n>Wi`(0^Y}vBL$GN$=
zA7|hH!)E{QWB=J7u>yh@Bhn@^s%34JdinBY)2~CV+-EQJ?#R8p&2ecEZ%Ya&XYbo5
zCn_qcp{FON6U6*$|N718=NGMB&3$^BuCep=Uz;}x*}GO%Rk^(0_3Fh7&>GAIcA#@f
zn0;2QTD2kl{Jg~PN)tUm=Udj->vGNzb9s|@FRA>m9B7Eg(N|5_Q=--@C}@(x0TzZ^
zw{C%!)1{=QCO$hev!k=KaqHHt3!_v8v$jet_n$9zMO-H$p)IfF+Pc{8c7A#AxP)HW
zzZ*Ai+I~MM0jkV5rEoqwGqV|Va@41%r!#V|PAcGDuz9m^JHPy~W_JD!Syxvn&Y$hP
za>WV(-lhvvL$p8#jXrq!(sGgAiBC_TJOSPPw&*r!b;Zle%cV>9sjoi`I*V-9?AfN<
zrcULozxn#XgNCoKuiIb0&K+EBX2bS^|L~>Ih=>^q2bQc@!SVUoS?R+3Uq$8R$Df^@
z{k5*%b8&cfwszT@8w)>j-%yv4mHqhXw0`%#<#L@9CJ2B|!%IIm=i-X*U%ou}_xE?x
zUvZrX2G9nVZw}4bnVARsWUX1&Ydid}-ZVYFt}<eN=n*@8elZ_+%tY2=pT{U?#(bQ+
z?cViCCS@~rGb<gqE^6_uzhUy)oz{v*t3p?YDOy`ggJPZipI_|C5G8Z-@RC@)3;X5t
zRaIHv@BeS-<m~KwQ%_KEB3n0)!Oq&>W}p@ASq~pR6caa4oa&XBoy{E`9lc}64g~`P
zfx^PVfYn!bl)e@N&8;5qm*?)=UGh@s&fU8cCrn6aTlY124TG@v!v_x<o;*ouX>Fak
zTXb%R?keN5hR$up4>~t&FaTXZK6B>GMYmtSeqH$GMIdN9dSGB+M{lodL4kqzEa`*2
z(&nHedIP(AdRn$`-#*joQc7}iv+r!Phu!-7BtGql-CJckXYO3zD>Ex^-ns?4b!>C`
z`D1TyZ=X1Ma`P##x1QTU+j-N|)y?wn<!pOCaq(j1pr9boGUjPNPnLjAA^`Q6b2o0>
z7_qBlW#F@|n>Qa`<~#et^!<NWy_ObTsJ*@}mYbcOeeoAVF;i1h&U^b$r5Nq4s}vOz
zYvUF-34XYG_3DckFM=*aYyM&>GSjCGbbQsrL#-1|KUJGK`ONyYYk5J%N^<hzgxP!d
z+Jg2u?bxwHBK4hR@v{Ys7BQ)+sy4q9myzi?a>Qlv7l%h|+*>P);&{H-E{|9c6CW=h
zq9wW{=;elESPpJ^J|~84NglIV9ow88sqgYS-1;5NAN;UqI{5C{yOwzm-@aX2csM&c
z`Y`($&>@e>eH%CQshF98*1c)y=p1=?xE-`VXUf#6ylZ|I6cshKx3jDH&+7rX|LLiz
z1*N5?#n)Y2T*M?27KN>zIB}xliu3dB?|(VVGucH6R3Qln3N|{o^DSK9Fr%aL(-Y4g
zdHZ`A+%I@s^`<-PP3LaX-L-4inJW_$Z`{18sHey0>FK#)^Je36Yb)X1(R(6ZoG9q*
zU3&U_`oSjF2`5vUcAvAiE`!|D1iG~L#*K(0M~{B=-Poux)eCf0>|(Wv9y;%Cy?px?
zw8rAWhlhuwzRxrQ-*WDAV`}OIucaM*eQqTsCR$orpuwb&kdTgd)z8n#g4QNnT;!_u
z_Ts&Javwi_^ziZ$+ADYQv#P#6|M5Oq;k#n8vc09RuSuG^96x`a-+P+QMX3c$pnboG
zTR4S#t{sjDiHXr!!OG6w-L@iASU^Cb;{S@U)u8d>latk@mz-a?CTc5JVPT=#%x)d$
z>S}Ay?#o}lst%e(M@NJ9XU4_Fxq(i@23-yC<IU#t7cN~=+SR{yt?s1BlO>;|JNY~1
z&iglC)c?k<TaTuO$2Bfr{(Qsn>td&_+`VhN$}Szt0Ro+tHyGIOGi`g%^6&eiox2q`
z)qHF`(72tUzICUyqF~TU5w6xkdFh=od0#AbLPJ8X%!tW$cX3%f{V3}U5iv0?vAMo8
z3>fR`>e60i{CHAi30nSj?wsGjxjU+>t3h31oybi`eD1zHckyCifq3yo)`V$(3j;tC
zYl(@8pbfBV*66(ZB0uTIqr|CRt?Sn5HLD13+rFJUYu7Ttb91f5K?kK*d{CG*dp7&s
z?K^i$&YU?DwC>Q!$!Wrj866icTuA)t^OuW@i=}*Oe^-~$E2p~;yZZZ&KRrGD<BN;R
z7vC~6GOE2h@ri|v?a|ijan5;pdZ4ikDZP@9k6e9b8nM26cg(l1w7k51{d)aFhYt(N
z%JR<iNxSm%gi*}?I$2PU^{$wpU?Z=z*^Cs%e_vi+2JMKu=)lDA;rn;<D*j~Oz`%(M
zmgRf&Or0v))YQb1sB!e@(ZgH@6TOzsFwLH}KyRW4=;nqsYjnPR`I3>dyWk;HQc_aI
zSt(^JE2|C3$NL&pUM`P}j!r&3P4~mckA_w9-@bjDVV*zl+5)ri@Nf$&E2+KwugoJ>
zfOhb1%e%{!pZ{L)?83Jnb22lr-q6W=?iSaNPu2(K6g+slpE39Dvv(aQK6$7di2mI8
zf4ATU$=Ym2(6zY7l)9_0mwjAhU}~hH!2#OO-h27tMa30cw{GP;R#;lvI(zo)I^S0h
zPtM)(|3ka|g7xeDlcVeE{;l9J2-Fa1Vwn8vSCz(8ukHwuS8w0;wzRPH&I-|LUAy+}
zf$6JPzb@X`;B)&sXwkx>qvf%&u`gb|61p;X&YTiCWfc{c{~!4OH|*JC6SJd$aqZf*
z&F|KStqzQe>bi6(h=q+U>FKGdpfg(U?d>nk+A1Zk7b9?mnThGkzOu5iGOjFLUEQX_
zJ9q9pc=c*k{Nn%qadGpmeGp=>D15}y)YQ}?cP8<riV&xekkEs-Z+l~RmvPETPxWdA
z9S*6k&YxXlZ*PC(=+Vq8DMpexxw(nS$;{Ew(HbIL%`M6oUle_Q<||`W!jZK#YJ;wg
zjm&Jb+@=sMQ&0Wr`tjGK;+Pmfr@bX4JlL?_eTnDFkVR|O_ynw9x6ZAqYFAux=icQS
zdU|b9Yp+@VanqWb^zqTrsO{EPR*x<$be7us>sJ-1Kc%VZxqfHHmzQte90`xFZQZrY
z>Y&-qn7--pbvIKI-DPEELC1ewdkdNqb8|bk;JLBnvB{sEbgn!*S((@|Aw*nU{Nk^}
z?fgG?wxJGzfOsXJtCTjVaQ#?rd*Ggp!;|+rI*%>UWIRy6mqVp(_HJR&VA-W+SJoLJ
zp`i<R?TQMpFMTz|@tD50wy@4AA0Ho+Ura{T)zvQU?#lM|@r&=>yVuv&#<rMkg+$Zz
z>C+YVI4liXxNo0aTwGk*t5@$q*LIh_3Mt;6D0J(bs58q98|k3WE&CLOigwBvr=4+d
za$<USZ!c&pXW^11E+vY8E^BFNeOPY)mlJe0_nDc-U*qoBObZPO>Cn67>+NlP;)koN
ztA>`=r4?uA+sl7`cJ^}hnpdx~WbEr|F4R_4Rc$DLAGhb@F=;WuNhx{%{{8dt^gL*O
zzef2++4pyM6Wcv^?%v%$Gh6-Tx+P0k*!g4x_NKMBv^;1Pk2ARWdDEs%LhAnWWJ>10
zdzbg-?r!n>f8Uk+imgh@xE1$)ir3SQW3uNyet&=8JwJc_f`4zSZ#)DwJWETrIyy1W
z6B8G2U$jW+&c52{#q(y)?3^(}!ou2Gy2NgiOl@r~Xwy)J!7R`|yPA)#EUc_EmxynT
z>fKxYebLgTsTcn0#qH^sFhKy+U|F($<BILu#dnvzb;`|Mn=l)sr|xGe3mcnMik`o}
z|HUd_U*4qTWL_h7L?;x+>Sg@L^&tOt!|SOB@-H_qUvHeZZ(+Z3mE2h#*1BCH5$3ED
zifSbV1qCl=BnN8S9({M^-yRM=KC!jkcLi@<%HTd$VRogZ$3J?8M{Vujj^kq72N)Rm
z`TG-l)hC|>&421fZ+ie*SU62Tp0B?Czhi%()>MniPb!x#Uv4*j9&z>N&CGXVC6^$R
z4PU<U{`KC{&Mz;ev*%T%fS6d@j2RM+dw1`a78Mmud(kn^9h7{tva~|9rY1xuBq)GZ
z1w=&7RQtVd?_SyJZ*K(OK8*|w4Lxz<gn?uDF~#YpU0)|TD*bx#?w#1&><tYY9zA*_
zcy=Xs^4X1PXQeExtg^0DRadw399($Odu`a`+xh!NYh|aLOaUzt1GO=)`MbHbDd+_E
zM6Es6$jpA>-o3o0b;stZKR?>c&d+i?#Yhr#DA3yZXWI{7z8w5zS5#<d>IO?tjzPs4
zJTrwD-u$x*`1<~Ux;}Gu5~H|vak*<sOp)XS5xze~rU5_f3O>pzSoS?s1+|zLPst2h
zIO&@8{{FTHjJe!<xVX3sil6yhHZwj}SyknvH=SF|G(03k!O*bKCHemT`gqVN|A)_?
zr7!Mac<|yyhoo^@!m%F7jI1p1?T1fKiEi1twewy5$49OfR#r*Z)<i1Lo2_$r^3f${
z&z^0{T^+Xe(9O;1tlX8wMMVNqQeB+FYBN^(c7v9mNt@?!y!!g}D+ed1p|krJo0sq2
z9h+xcec|$D<r`*scP#e&`E)v}*^I|`X;9+(dwVl-bFZ%ORuKX%)d%&`zWa;o$GLcT
za2z^x$mh~xMNbtW(8`CpZ%O^Fc1QZQZ`~^UWyYdKiv-WE?0)np>C9~N^A8^1x_J|H
zK)Xf7hXrnbudR*t@bECmNMMX?^PaBv@Y~zlO}oHj)JDhp<?}bifeM2)YjhlKb#!>R
zTA9Mv$6Z~qee2f5|Ns8p*pzyD!9u4c`@6;UK@;R4jR!%U;(u14lj7pz;~f)DHna0z
zxN(D{)hY49Pt<4w@iKY}${Fem*8lfj$@K0z^Y^UAS!xT`O23e}d0$F+=F}KAi(3qF
z=Nx9J8zjmk98O&aioWyQ`!*X3&h$}>3fG#d_RghVPfxF)yxhIEcCXvsRjasseSJag
z*5LHy{t&I!`SayZojz^)YU<Rf0jsYnM=@xY9k1~BKd&fm{rdFPtD?ov&$%WgDS^7h
zJv}@ZU9T<opAWi;c;}1vmWA)`Sc-^?bH4&9a&lt2bNBAYuh-+9*M?>1*jIc|*p`2v
zPhDL-cx%?iJ$v`MzCO>kUx4@cL}m927cMBQu(q}aH4Zjx+-Ml759+n<ImdXQiIrPG
zUY<WaJsq@l`*GF6F!17!ocsG^`S|$MUSAE!$;n|^-|Fk@t1K1#=A+D;!koOkW1t~-
zljVA=R;>c9wXn86tbXwLv15-;P1RnpZr!yN%a<+%ZJ9|4I8wZ1*Dg>8e$nk|I+0B;
zUSv%Edg;Q224;3Xj#ul}tpi=evUMxycth6bsh*ykn>KGYtp1i0y!F?e>JJYXjf{+3
zw(CZ3;|UB5ben0eqT(Wuz{CJrb$_UpyVpn^R;nTBUPU8Kfmb*GyMkiICFP-x)`26}
zuZyqW^Qp`6m{sksEeR7NJUloiO`2qqwT$b2Ms~LF+Wu*-+b&+bc;d_%kt^rt+xMGh
zUz@RT@kVVMo0tt7c5mJ+92y$>;rn;_YcsZP-I|e;BQp1NM2eAQ+L;-R9UUBRZfymP
z6iMBl>ZSVW)29s?7nK%&{ji6FhsWf`*3U;eg;%Uydv!&xyuF-p`nfABcJAEy(k3l1
zaN>)v$~HDKpP!#+zffNrw;`c1;bNw{J3Dyk>#tX<lj|PtjL~b~x^=6<lLfnX-}aHc
z_<7Na6&$RrtWCStuGQU^cQ@-2!$Rxwcc3+zO}~zG3bWrk+}hp_y0M|@wO4es^tbo-
z`*owY_3U~LTI-RWz1r>V&FikUE3RhQRDJO%k<0Ds>SEctV1WYYX#B(P7B61R{Qsl;
zf5jJTA-k2NzU{c>p(3OczfT5yXUX4-i`_vxa6rRaA1qIP3DFYeleJ=*>ZN+aEcqDE
znOUZ%Q}%xO_D#vuR5Ug=R;qMoOrLmMMWVur^v}=Ef_oV^Z?4>UA9MnNhzN_lz5V2`
zfA$2e46&&BvEfA}=%|}BGYk)B6#LII;f#!oZ2I-}^>xGab22BM7A-#O3yx7NM2aUU
zlFyyvTexr`o20h2b#y>+Nr}mgAHS+TJZQ|gd-3AMBXfEDeSCO87u;`+S{t~(?ypta
z*;%ao{QSnHX5U;~TsrO*+L@b|-(XY=Ul${|)_;ygVZ`H?hp%20)!+L?=-==C|D!iN
z*sy8Sr3ar^hG<QhJ{@#>`-W}XKqJI=?%w6K>({(_`?mC(Ti;R^zP&tW?%a0Uy5L}8
z&^*bGvK_m2DXFTuDyJxDYH~h(`cy+#_v(%9kfUv8nCIWyP*oAPB1G%Uw{KjplKLej
z+k#fQR90HPdi^>vH@Ek|0f)VZs@<CR?X#1yuZt<U{p#xKhc7dCO?mh0R~2ZcE}*=;
z{P?f0uT9s9e|~=c_}|~(3;+MC?XC6p@+$cF$W=v6O=@qv^QUj$++1B--PSH#$S5l-
zyJ7qG>(zTe)BFpV7<#15{azcYs;V~KD!3nRlbD~+UtV5*<@)vPE8X4Qy+R3042+D7
zGi)kB>!MZ$+800LQS+Y%I+T9#nQTodX=#v!U%q@faQCk4!Gi}UoJ@I^cY49Pn4L;e
z7al)<-oDg(`m8O}7rXa&ecM#^HLIe!n*Y!3qeodmmyNu;yW8|z@X8SA(iYzvH*QGm
zz5hJY&#zCRh5yBVHBi5AMRC8hIiH=K-HMefFRs|WZQG+eJBuUsRBQ}<F2Am=jqT3<
zdilM3_ky-AfKN?Wx$`!tm5L273Ouuj$!A`;*HR(SaP+Piz3UM-(oWvFdsk3Su5ZyI
zrQTg$OAk#{cK`5d_4=ZXlRGOaDnPx=(9lq+uhHA{5>HN2t<o=f_u|EYUTJfdQgid|
zg8DJnraCQbSigR~!i(j5_ugIbIV3DB>HojK896yuRvbTaB;oC?t>^DD#TN%_O$9Aq
z2F-NeJ#~s}wt2poj?#1w70|6{pjA`{4QI}r$-&F(>fq3D@%Oe6etA0)mV*q7)j6`a
zXzJ@9KiJHE@yeAYf&Kmc$5(}}o;UmYp4ZpcbFb@k_+M&hWpyj17MlO=-n|RXe`jZ#
zbBlfRRuKZ7Y|>x<XR*QxWo2b%MMcFAU%#4G-EUJ8(^(X>612DrG)`}OZ}UUh=Chwu
z)@|Bk<ak%$Ju?#%6APo-dA3l=TYr9jE_{7Ww>M$SxpRIg>FLP_n^@iE-i`q+v;Om=
z@X7P%*?Yo3TYoMu^ZoGovvG2H+vV%m+dn@)&;6=sr;M~&j={^VmXLX7@X7)~VPWMJ
z?k+9~udb{-arW%h73OAUpabA;Y)EXrSXF!P>$h)R^Te-Ry9PQboa2Dew8+hA4{zu1
z7rnB1^Jc@!Pfr|~m-wvRy<6J7UruySn1%>f&b>XASN`;2ncD@`?j0RE=Ra@!b?p%7
zt{+`p-KMIHj2A1od_djgjKBZ>{<bK4Goy32<ZU4#A(pN8?!|#J-207vGL}vA=E+^O
z^x1ghJ?F;fO^WYb;$vfb*YEq~RkHA3ueAAuY17g+>|7D==GOMW?+e3*oSQ~Je*EZ=
zd;H`{i)r>Xj#pY!xj+|I#K+G+_*+JIUF>ePsOL(-hgYvza|G1+;Lv9T^<(E)m7d~>
zm7Eu~)~&2;+k$s*-t<h>4xhDUdhl|;g`jmD@jHuD_w3o@(qC9uDERjC$*)c;L!|cj
zCrjGb?Rk-%=jYdV@A}?z=lm|dZuL=fj)<7?!tm<Vt4$vy7}z*_g`^j6-74BIZ!h=p
z#;qMYcPg5hg$3*{c{%Ce;fp$rQEQLg|M$&2W`A9*K*`lRcY5YpmoHko_N>oc$*{V*
zeJ_%Cl)Mbuv2*9lHT}o?<w57;H|^^0=bxq@zwYaf)YH=r-n|<eu)p%N+PgbDlP|~}
zpOk%l9p|C<4gcnEcUoxR$$#<U#YO#Vy_Oz2H`m(LzIjG-)Y@a~Vt2bVualCN{&?2>
z{({Ae5A)1L)a0nFi=P`9)tUperb?CP$%C?KN=iycp73tt?W&(Ye+Hdg=DPjqvu8@W
zy17T}^)LDQ`0&KU#<G5GYGM)*5qV*A?&|7r(CMv?cMl$PG*NLqvo?CW+a8T=Tepga
zhK4rn>h3<>ajZ6~s_NH*?gPce#l5>`RISm}*B9q?n_*M=X~Od`&_tilOr;gquU~)s
z<>h6z*B3>mc&UO~D9&rXfJPne+=+3#d-LW@Mm4vBS65a#9@Z}^D$+?){NyoZ>ePh`
z7di&`dwCgUG+YVj>h1=O{y5s|>G^$$`mp8XWcB1rOFWyZa&vXh&9lv3A=Z2D<Vj9N
zMa8BnXXoa)`|VL{-J+sqWgGyF{w1WRt5?NDM$TNYEI{MIg9i&f-?^2+?Wn1%EBo<A
z^GxgVbqX?TmoI0JjEr=fdtK(;y}i~i&TrnlS$O8mnQCuNRDc)$X^L<iIevWh8uqDP
zt)P9!d-v{@DwUR&23=Vh78VxOKlSue(1Ef`f*v0KpzPjfV39QA$UWtqJ9jGT>77fl
z^;jCTCSs#gNi<{@p>fx)U5UMSuU~I(=a=tWvX^mt-d!hG*Vb!q-@bi&{%I+e6@riq
z>C?=p)~unWb?ANl|7y@k`_`>nt7LCqyx17L-0$J~`oF6)R)DUyP*PUry}Ifos4ddh
z*SF|)QBl!{{r`XOU$K6@d0}{Re~8x6OG~|7x4*r=Uw-G#odK(_M)ilUz6u)R>yx!s
z+f@r0{dWEaYT*9(kO<mDb7ONl|GPUojWawtX8ih9_2$mb;4eEqd??s^?9#I3%h|ub
zzb{`Rzcos?O1<b(e0aDxpNxfq1v_YyM%GoWxyK^5<;;8mx+5$7g6s5Y&+hH52H6JM
zxbx=j?r@V8=>}R;xu)yKAB+G0EBxZ~l9(776`{_Bw^YCAe_6j~jSR@_wc!y{mTGBf
z39WT^cb~ncy|0f?#-<`5pd55|kiefv?XWchyw7%2d{kPsdbRtV#VbJzWw+ElJj6Q3
zuD0qzfb4?$#@`ngyB9t_#(VK?GpkKUYy6Mjzxl1^ud}hSagmo#W}mTR*RHNM@tD0;
zrAHP9O>?_l{4>)$|DMd3y$>@kT)U<w^+-TcQd5c}NhkgMJXc@e-Ua)Lo_cABbSd_K
z|N8alnVH6{UqNev?Cb6**!HRF>gq0<e|7PqMLz%JG<9@*UT@vDbEo9|`hS+73l`R`
z)0=xNJ2w}!Vd%rdc6m@G$o4Yu`fFCy?2O=DEXdezYqD_DCZV@)-<~*k&aJG>?9Sc0
z51&70x3{+ko!oQm7~8gO+ZY<&y~`^pD+8Sa9vT{|p{aRs*M$(Z$%#k1L>Cub+_`tJ
zty%7^mi7DpMVS;V+O$b%e$6M&Lx&E5ws%!jS0BE35i|zvwN&Wr*|RIwt&{uOy$E!c
zmUBB_=G}j9WN*&*@b*4D(>Q&L-1d}{LM<&VFRnPJq^K-fyck^PK^q02jgBjWmmj))
zTYBBPbpcvaGqSRrLPJGC*US9)n0&F&+1a^tUvy<{t?jPeyBQf;TU#}BbXvA<HEn8Y
zdhqrwZ+?D0=mMx~*Tk+}yY}MsYv=TIbt@~Y3l}bc?i&*k7w^^s4V{`sobb=iUY#-F
z!sa7lizod9o#poISz7NbNLM%~C#OW}@U?4Vr>E;5zqhyA^i|eYDRzFjBm8wAm?I)1
z|9MB$)!8-td;WB7^mfoq!Wtr6EUc`G78VkDd3hT)Z*HDDS9Z;sH48$tE?&IYxNDbH
zNLbjTYipyU#Bc51u|vVo@ZyyF=Q={e!uWPs>|VayeM{Yw6M_-Z(b=|nN4rEhI5;E<
z>ls*{uQN;Pe&IfQ(j=jazs&E~ByX^ctN;7ekr`ZNZrf%C8q0MpD%#}d80GN4dUERN
zX%7!HGE0?C^=f5i=X-G0{C<m%+U5O~!l0S7{rm0ZY$_CPOq)8jwW*0oMMXtHLxV$4
zPY=}2_V?$XHER~=IQTnvV%A>o-mt-7?ZSk;d-pC{XxqkRFwsNh!}ssvI<xfk_1nFc
z8fATO2?`SW^y!nyJ?1Z8zk(JtTd`;Lvh9l5zH8U63s<fz2|m!a^itVbEe#Ea$jF(F
z&pP`1-JP78uDzW)b?S*zr-ZI72A{^f__NLD=jYuM6BTF8nq~5em6f%lt4k`>ar(-Y
zE1TXw&P;kZ?dj8}KmL3^zg13HKwv>}$JA|~A3ZxeJ8Jt&ZAHbz3j!;auZ`Hq)Guc%
z#Jd)>@nmQ5bI_(V&@I=0etZnj5Gg1rY4K5W4i6WPijD^DyzJ`Y3JDA2tMSXq&v&n_
zwY_uquKSn0FN*eNWM?~PXKT-yGsn$D9Fc`kS-rN?_W!!wGcVR5Dn7pd*RQIz<=d{e
zx+op|_4PIHwhOmpK!*ZkURDDw&NVsWvNmk-jvW$5j~-2Xan5Ad?%nO8Wfw18FnICp
zT(Z;GNwBp5=lu2_i{4$PD`#KV<K8dFxh*t2eDSVbQR_e6xpQYj;bXVChf9x$MSlPC
zWx<LS9?N%E^QVD!ATv5DFU`(q+h<=dq@}4T$g45SG+V5xsp*T9ww0CC&!0b=idQaN
z$awSS%^Ak&=Q^rPxApb$U3~7CoU9D$Rs8++HL+iJ`suG+6&pkj?=9=nt*eU)55Haz
zEhOQ6z5CcPw~M<J56?Nmv})dt>hF4apoN|4s;Vz#=Ye*}|M^qn*x?u(D+{_mFmiL+
zOVfFl9x6gPH#RWV|GGTi<^1|(%hZ-EU;f&5U2`+@wYAa9ORHU7TQgqFQ@p>LjfI6{
zUHjd;pwq_9A_BT3#Kpy3+}yYh-CGyCyUnur*@2rkZ)OzFo@94@?M0b{MQ>+ay>w}j
z=^pp^wQJW#ZMWs*togR<*^3t)S67F>HtmnmJO1kGYFFmPese4uKR!O*-?hMuVa3|D
zvY$$SMaIU)Ht)N3<M!>>Hq*9!UbJ&(<nw?{3wg@oY)+p##TC6h?`U{@?b5H+AuB^P
zbah=bGgrpdf=<`+^z^Kf{j5{FPMpU;5nEpeBvvc=e%kZJbAnc0vHp{&5f&B(>T0O@
z&PusZcouZFW5w62;SXQD$aoia%p^NI8+1GNhi~8HK1RsN$yL1FdOaaMefej@q;fIy
z7FKRC1v9g236CwUtPWkhT6*H|m!J1MJywQ*F5zz4HG8(Sm`;Sj8pG-O@q9CV)K;XY
zrY>B&Ha8-9)~UC*w=WD@$z!)JM(=pH{=OCE3Op~5UA-E*{JNPltIkaC^78E&95Yvb
z`T7;K4Kv{TmoG=|>@5B&=dUy|;pwTV6TDjUbB&FSFJ8Q8xW>-ccVR%n>1n!b)wV??
zB}cT^?=gCzRI-uvOVLi5$H#h&J@^~G8Hm)1zvpj{sOSw^d8CzFyvJ_)$`?{h#<%W2
z-?DxC?9zX8=Ez*Rc8%-R>aev^*Up>i=<o=u`-xncJ$v@VxpQsT$Q@TIo-YnsF#Yk@
z>-EZ7TBjB~784WetLWKSv{wNXu-NeDgoaMBw{PFF?R{KOQDLzy|9;<$84}ICnR$$i
zj6V+Y*ClLt@2NDgXO?wuv`}?*b<OwP_g!mh{%knj(c63U`~Ls6d(T(4IxV~|d#O}1
z|MRo6hokn`O*wMph~oFc!a~Czdy+lN%FJH9e$D#z>gsU*-#gzvd)6jtoW}9W*4Ead
z_ScsU$4sW~*kQ3Iem`h_g-zPn#zrQ8?^iJ=XJ=kBwaiH#Dl=@WzfJhv`|Y)BdiwIn
z=jTtIataQf?B=U9G2!d0tBV%8?)vcIgM*V((}H_fueNSZKhKx#Q~crc=ffb^v9PiA
zWz6~Tp&;k>w%ij6LK_7H<KyEm8q9e3>GNk{+4CZdYISvWi|kMD*<-V1+cv4%y5Nrf
zetDxD2d$}6UpDtz&M@v+v34!*^K)~BuP7@ixj1{2Y)v^iDNy=Knx>BF0x!Mk$(NV;
zf)0fCc(Hu?^ywK2llKV;2_+;a8^5qKn%U#H6w3e*Sja@@d~Q_B;>F4$T&-?r4<2-U
z{&?=(xgQtH|K;G9vvKhB<n;3P4h#+kjibyxUQkrz1ZvRx&*v*IFQ3~l?fd5K+lh1L
z^h9n>Q&d-HZ*6UT@$%)xpB3)z?k%mYyfwU{Z4ckP>3R1q@1Vr8wA55pi~T$YZ{4bj
zIDYbJ(VEE3Y#%><+)?llG*`tv)ywn+=%!IYK|#>!vvcK->aM-Hx!ExJ7>|g!_~I2S
zIG#Rzx`<J%dE>TiZWR?4YJPJ%UcAU?)|*jx>&nXD!0_<))6?~{@2ab)9MLH5SM&4p
zYbuVOK4I3mbAEUBR0bF1R8;)vs9y&f1@`ppd~ho$FtG91F}KAw;=GPpQ<coj#5Qi+
zSn=b7B4``ircFjRRbMhrJb!+9&DynsqN1Rq*A+B0G9va`SX*;HGfDX|VcnCWoq=-t
zJ7e-Ld<3mA`t_>{bS1*w^eyrFJzuT9>2$g%t=PJK`{E570u1V1T#j@&TR%HLzkkyv
zql3S<Ub+;tWy_WWH*Z$DJf7X<wD17v@(Iwu<fWzFE7q)OiCQc7$)eMx>B5D8GqX&&
z6B84i-`&4^7qnIQV)k~$lTV9U+S?beTjvLwE96@mv{LXvLVmvfi}WRo<(-|KixO4M
z^Y2~J+>l|Aw0`!oy8Nu<<Yw`>3dZX1@2*N!J$(P({#7&6+_`gm>+Wvax>a=T^CwRZ
z+`AX|cx$lQ<iw|^rYg@mfA%b|r>EzR!pCh1x38`aH?05nN3b`aOHWU)YVZ1st#;=X
zi|2{&>georOi5As^yyQ<<72!b;o+}q)=Zu(47&FH#0ig<wzjT)%U+#6ca9Hqfx*7o
z-&@-Dv#_&Er(ipa9$Y*~RjXvhhB*r{faW~6Z38XV0W}z_tA8Ij<Q*M-yHQ_XU!R4A
z<-pOSNAKv)o)fgvB{fxb)#}xO@$voZ*6Ed$mL5EIjP2UBYa6z0Yumipc+Z|a26=aO
z82&UiYF)QZZ_4!Pi<d29>+S7*@#+=Rh5ZLY7X}=-eqH?F!Gp?CJ<EOF-PvEgetq%6
zg@$e0%t}g27p`B=Ut3!%^}KQRY-t-Cn+LC6Wo@}2WZ2u=yQA)}m65Tr=_{j|JobNI
z`nT^<w!G-^_3PJ#%a*Z$=HY^ag`=XPK$|<}&6DfBF2v8z|KrDx1D7ucCl}h!^mBG*
z28G+hL#(~KV)Tyt*Z&G`W?wFldHLG4w%_01gT_l=ym;Z@?#{kz*RF*0baR1K51u}4
zJ#fHbbBplAR8UhmGgA}R&dv3nrXyJx!7bPu6CEwBrKJTr*74Xex03R5{u;kcn>RN%
zH!~mWm1fV+&({#)TFlz{<=eMKTegUR7Fw{#gIZjdm;0Na+5;{dun=Err0;HjXlA%F
zgeyNkzoNQ&_HNN`)yXFXWMq0CJV+?sZnW&?ty@Wtj&#njC|q>%dEKT7RtgFSo)o`!
zS{T3~_L9*dCr9V7_X(9XYt{$|2qbJgFZj#a+}wQ2wryOm3JVK)^c5!;m6W)Ylx*2~
zTY)=0HI-FdTzt!xEg4sy7Fj-e^ythLQ9;|Y7cUBemX>vO8D+~C?Ud>3>uWmiYG!8E
z(c5bp9FFO3lNsmoRHLk>zIYS3XmxbzyD~Rf>763mt_4}#jy`yBn)yudRu&^MwiyB!
zXB54?W%}gl)66SNf;5GMh0k6Q6pUP@9lq|tv0iB@)0sYPH#euxUa734^foFwdSm)|
zxfNHldO<sW64TSum#ynKA!KT9p8Wpa-lkt$GA~QK@_@VNzkT(0S+S#A_cQ*9-K8We
z=;Gv~BjU;`trgaFkfmv(>amEtoEwXdNh~(Z>e6-VJs5YXM=E(uM1W)RdJeB64IDu(
zE152pfB(*Iuio?KP!o6ev%fa}^Q@nru`J%VdAIRy^Y7=lVXfM$%tkY1uD^fwC@P0f
z=}}SP`$Wb~pS(<BuX!I{v5+rrYgWUy^=3`c+{q<bsXVr_y1vuFb3b2#5*j!K|EfQE
z{#@C_MCAIq*wq`>=ilFFU~YchA=D*A{^`@FiY6u^4<9}h{Z?67dGN>)7v@kwK~1&k
zr$2tbU;p^V#^e)c&x*d?ykUdGe7jnc5J|zS=0!VYw&&di-C^<J$w}dhcG}w7UtV4H
zcAg4zEfUSJ#9r^%`*it7AFh@xvDdp+VyVCO&Yz$=J?D>}{Sou0>=k2=)T;x#n_1hw
zZ8@gh%WD!V2hx3!8+4WKmrJM4ojdmT_jgcB_Qi{gDbuEfNnBnPstvlKm-(t-VC|%t
zGdq8Of3Iw2CU)`S#R*<ZMUPonSuHAleoksdUx&w<9XljWo;(RUpncJzMH6Puj7;pA
zH&2d@SBk~f)|NNK!{w`MVWHuqNs|P`#oPD)|0f+887X?~#p~C}7Zx~PxcG2CxCBEb
zF16hG6O>~!t>>?}+`=6p%U%}!D=zx%z47@S=Qp<h1>$6N3}5<MN6h^6zu6m<SVDw_
zcE;#kFA;Qcc~$n|fg@<={v|`*s4WLBEOh?4K<;Awo%!|uI%k{bhgmHveSJ;Brov#$
z)~&BsXelWj4GIq4n0Z<4M9QiE$2DzjZ9!|&H*DU#`tYfa75hBBybfJk8y$Fa|2IPe
zg99Cc$``g|Ubb4(0~uCACg*W=pE$C~_T!0D+80YSzx<bak)3>r!J6mQMVHG<1wcW*
zx8TPWJHfqEq|EbTUe<+&hyVEX%c!TJW7VGcl2=za|Nj2oK5bf<Y^aONk~vG4rY`+`
z_Uze@=d9lwfYkiyP0q~h1Z|nVcI{ee2*^A%Y^yr;<i@Q3wQuYuuX-8uLXy=rsOERN
z&APj15B^D9zp&A6zAZSIgGA>aQC&2B(%Q9a57h++2ZKCZ@p|oci8v=0hK97WvoznB
zo0}g$F;V&9>({402q~>HFDWUxu*CDINx81BZpqtQqQYuE2^E}zj0|7Ceidz#%goMR
zT>br>gngaOVQ=Ixfv`;$><DSAv_EdNXURP7?h`H#Zrz3il8eiiNu0dAt?ljXpd+GI
zhOBy7)UiU$#l_`8Gr!$|RiUd*V!h^0KJm0@=dx}ErJ(JXE(Pht?U68=$rBY7wPEvS
z=XO5X3)^y|*#re9dISavPScC!+8M*AtE+qC_U*;a?R*7gWzYULb-Y@7xSbz#;yMF^
zu&^-bcDCT<eg>wdR|`^ILhge$RGa7BVF(a=_TtT(o^x}p58t>EaTrTx`)fYc>*<e_
z*Y+0m*3p-jPUwo;p4strvP|NY0C#XCH{7`s<KphVxbpKeuKy2`Yr~_WxWdE3L3fw6
zwY7Eh_CA$grc!nC#M7dZ7Z(@>1qBVv%#O{qF8>#N-ICd-<Hb@@Nl8v)W8)h)ZaBEN
z|DV**F{QhsqoK8xb<NtfmHQPIRlPsh%nsV=l#`pAn3A#t6ku}RetvFoadJ7ixffRi
zD*H}%24xBq{AK?358HQJ6q&|eP7N^Kxy|6%EKa@)*Cu7`n(}|jq)9@c%@w<L?E>Aw
zxNY0EW!_3kyw=6fc>etTJ8|k%R%T}AoO^pD54ZDQFNwUmDf6-#Xw^T%hJ=Gmpbb<~
z>pD7CeR^?GdCHV22QFO_`t|FV)>%u)(E^MNkB{{pZsV2C+I*y{l@Z_N-CHx>|7?%=
z<zCbK{Cjpj<6^c|>=sYNJOV>>jz0bqbi`iACC_o?sp8$%GZ$^_jPpGe5?STPdCo00
zG`nx>Ogo!fGZwC`RgReb^57j0akVxpjj5+5e%m2osQGh;#9xW@#hU^Gbb_<@D*rY;
zdW5ko%Qnr|)y+*wLu19M!l<Yy14F~c-d^50bLU=M>OI}-f5W4_)!#RyoD?dZ#>D_S
zSxiPoW|hqJi4z-{+4&Og@2lNW@=^$N#?JEo{bo5g1m3-S2ReS8jZbF9G<%krbLaNn
z+?*b6dG5jmfws1`ioaj4KYa6sCp<j7ZRMT^ixw~5SoG9u>F@b%&mtls4&1vZx3}tR
z)5?{ZvSA*lzP!H9zi{C~r`yMlv1w{*O08K@)z#g7aaE|cii!#-d_nhKo0zaLoSA9N
zK6B<w1_oJK*_!`<znkv6Ui0l{`iT=K7#L>Eo}K*h(a}S8D?_>t9B^1#tSZ#`;pg^k
z+uGXO+26d$`uF$y^ZE6UZfs2U`fi?cBOqeE?`*RdmzHvW`Eup6w2R*K#}5y;d-(ae
zg@uVpnP#z6S6AP-aU<k+1ZW6W&bBJ#r9^FQt%Q^mc-d}qGqY9ct1mJ29a|PGU;r&m
z%gWMvQe>&4qx0aw1BTexyHfJOb65S+nVO!H!((i045~tcm-}U0TNAnTvHh<X$|52n
zD;E1S_V@F%@ySFy1>FrIV_zrp``g>Yox<v%(+M6uN@7U8zHIVj;Wj?mE<t6tkjmUI
zZ*PkyCMI6EdiCgB>+%bGDvP(y@vc420A4%@F6=OfMNyOH1h#yi=DKLbl4lF0cH5OU
z?hS30I`3Z{)5E=evtXGq_w+@Z6<0r5dB{{)=EBOUp1s$Dj()u%!?JGg+Dj4J#g0k5
zyeT3ZJ<Gv6=<AO?PMUT9wMFgQmn{hJbySNIO1PV%z9swLpM#R;Uq3k5{NeNG)!%HG
znVG-5zYkg^*gSi7bn9Pn{kWFhyLVf8iC7jsVgcQmP*R_ms2H{`rt@gGxU#wV_EV1|
zqoR_Ic8P)#m5Pw4oq*SpB})!mySDAtXB}N#K>>jV%i?E$(&b$0Zi1#W=FOX@)qnlk
zwYJr(we5a9VD6E%7W?(<*VYKx&}H7!^>)<!+;qXr%*?H<>|60&?pK$V`OY@TyJNv{
zKs>&tk(FDF<F{L{RO|e@U!EEBZL7uZ?k->dO{%lAbHn!S;!F$N`eZug>;DAahz|-1
zdfPA|Y;BaHf&zna`Z<@!$9h+rmVbM56Esb6>M<`b@5R;O`k<A{e}8{pe=W-Y?(TAa
z&~CSNvAYZ2-`mUeJHGa7C}^L~43o@Br|vWBMsIV;$;sLJ%D}*&Vf%J-&>?(swpA-k
zKqu8-Ul$9yyG1}qsA<w9p^N|6c%>GUzrQ!bAknF}j(bJ0ubsC;q=(=0b8`)IZ<+8&
zoB2Hanw^!^b-Z7G^<tlc>ho)wmU>SQvr4<aulC1}$Nh!h-`&;fU%q&8bHCj$4$xst
zO&#+}zq|+pE!AXb;J5!HFxxD5Roz2<1zlfp2b3Zdh4W?8ue|&}#jVp<I429+{wUpg
z=+wrwA0PLa6=Wx_xmXpFc+ErH+ij~$zyf8f?LoSGSQw-vGm?9@>z36#YRc<dmbKDV
zjeXx;VgAh2llos{5)&1_y}jLjZmu<GS<RutZ)cUfzh}E8|GwP(+HW(x9;z~cZW@}X
z?4I=E!a@x#tyNFCMAz@nysQQ~O@8<LeXBozUHQ&)X;940BG%w#K91dDx*KwDoB2-v
zGXLvAcKMKu{TdHdi+0Ma4qwj}AeLiT`6=b%zeZ;Eu3PPVva2py9Xxn&(eG*p2Z!Fi
z;CuG}|1>Z4p1!E^^E1$5nyjz)em^-WEMr##J{M|N>1#EvH7mUw9T}gUo6D`PuC5cg
z$tAIZli|qm<Dep^ps483`u+b_t-GWR+G^3r%>Llv!^Vlq?qNT7fiA-Wou>TZ;bB1;
znHa@AEE?9wmEHRe+`lisZ{NNXXU?oy`zgCOM(;T2PUU;m?-$1JuRC$>+_e%<kXa87
zHVX;}EC{OLWSBB-+N0a~`&(zvmKG8c66yQ+@nhrW&BhE5uE*EAR#ok~m9_4CiAgL2
zS{n(8d-3#(FekZlf7kwGH$I)6n%!Y4EW5EN-==JS?TVL0B1Kh81*i39a(XB4m6AVv
zEJpr*-3_VL-_;YY$FDpe8|>p{*VmrDVE^o=#q!>B+jynh>}r2?{QC6yb6`kF%abQ5
zF0QViovRvpdTb0QQj9<saun^9@t&q5_{=2tmdNJx^Xp31zIc)G=KlWp4A6C~xwp4X
zJ-2cD_V63>l9HYO{{DV^u$kRyzKc?0dpmm@k0g`0xVTB?CC~-Vpi#W}_5V8eR)1f#
zVS@m}hU)Kmpb^!GZ8?!kU$0&jy**FDvS`VLX{Voprn)>mLF>x}Bqcjnhp%^1)8<yz
z($YF~W~Ol~`?HrvO$#14{P^*ML4#ZS<cSjwRaI7x9z6oxx)Qj<FDOXpSdS#={Nu#a
z({wLfe3*QzH1pCD&y1U!R6(np+}+)I<ZL1?tFF}1(E+WVV_>kiw~vVG+V8z*&z=h_
z0+pXUeagrHI?L>6w|ICp=oZSv+ZQef+`D&gYF~L_;lU-IlUvHd!o)6Jx&$iZgO~et
zzPso@&*tExquqi+LQRL;`468uwd&Sa&@yY#{M;!g<#}=WpmT$to}L~U6{Xd)x8NaD
z)t48IrLV6&tpEQze(7;vPtV5v`|Uw9(66>{+vc`9Y;8hXTH6uOQ6Mf3p!@TRii%o5
zmuc@`|H%?`3Cn5y{UTqVK6$cW%NCK7Cr^To?A%%WJRl%I;m!Y_&*x8^Hm%LMozKzR
zd-Wm1{r~?}pP6Ckyn>hE%a<<?UcBI_uC504|CE%NGBYy|{R1WF+qb3D&&_dcX5$T6
zw||?>??|SGNt1*?x9M72OP9a9bMWQm<*p006B83ZeEW86XYum|t5<7(ssD1({m}Ql
zO0KT15nHpSUMMRlXxP8Me(Be*udaG0*8BPK{rUU1@YNN~!1~o;YYlR47=TVo_ML48
zI>Av$Sh(=b4MWhHN`Coif7|vIKL;rnl#`274DeK%m~du>;S9@SH7;)Mjg_C%YJR<3
zKK0s9qX{QoJNtmUgh-hKiFwgG?b$QyEKY-)UsrO!S$pMw!K+30-#z*e`Z2ya-uNKn
z+^Cr=YS(^Rcl?<`!Q0%{-!ZeK6R+;Lma$^}+G$(8yiz5$nFyVfbUk0Y=K31xgx@;i
zHlJ&<=2}&JQ26ubPs=yZQO%W~o_IY^NlSaQdi}mbt3p?Q_%bmlH#awCUybCtb?da&
z@6Eoh2P)h%^6%~vUF_b!?wRD2tC!csTC1q4a@O+k@qv~QRDFB1vLr4iN5}5Z2WQaH
zt7m7MgNl(0I|?6Xt>>R&`{v&l#VQ8SrP|x_?nXVG<Jv8jc({$%X?|ZHA7~wH+1p!J
zSMaT>R`;LRvV8gS3vs(jH0^#q5pGTP_Vxzt&;#vPeE9I;qT1wRJqM@hMrUmetE%jg
zFl5^Q@0WJNrU`=a@%Oos+4$vp?En36&NzPb=)%g+&$QMD1_Us0b8{<NJf2&APf(U$
zgL}$_%fHQK-mKkz?@%K%`xLp)x3*^gc(r={hWh_?Q~Fg33JXE!FR$h~2O8Mb$k0+!
zV$##o<2r6v_eaA1-w)+|Kc7j17FWKQ?xAvHV={XipX{oVx&8M4BtSFyx9;7$H^Vrc
zuj=b7Rj#QXetyT+L~h=Ye4KCL`6EYIE?&I2VcWK_sz1|oqd{Z13>Ox;avwQzB&6tC
zYNGz@>+6p{pI@)XWfZwRPgc!mhJw`W88bN4)zuaE96NJ{2Xx-viHXXtj^;))dG`PR
zXT8j4X4981_4T{Y&Ng4~w7@HN#k+J)jor)t{rP+z)NTglw121G9qvj=Pd|L-j86u?
ztd)p$`MWi4U;j&46exUqcUOB$Z*T9$ijPS?GYlLPZ}2cYdG;*n-JPAFgRvJZUfeuk
zg20z|ccUNP0PT5=+?)oQojN^D_v3l{|5sL=6YqQ!-V5nyVkNV5-WD3_x!A9}YMNqX
zS;Xz-`d?)FsgQa0wg=><9orSkzef424)2B<pVeB2y;F=V<<i8JwG{b3@^c4-Ec!EN
z`uomsZ&2;FRO~@o&AO<*(CKH+p8a^Y{C=lg!8EU>5&P@*y1kM#&zqyMXG!pKza14H
zla@YIb-3yL_;|nk@gE-_7d|-9DAhjwO33A9z8mZQR_R1-@pz%Ft1D`2;;%0*D=WL_
z=d;;6%HB$e>BVSpIe`vztNZy>oHxu}zw6K;C&e2Fj~ro%i;Lqr&MRXPaK*0VMZnf;
zmX)8DXy_;_C@h#YHSEc=XKj0{zk^mm7?_xd{8Cm{{&>+{-uC;))5eB|2e)Ki23`1@
zpP#=lUT=ExogIZcs=u$hw6j}W-|has+J)=a_vhZ;_VC8W<QI2$Z+|h1l>xMS@BThn
z=QbX}U!b|z`E|cM*FI0m$mp19oUUYH5h2pFvE=0?uH?6G-fSp-?w66B4Z81qN9}L3
zv~zPbx%3$sbai!kq|JET`{i2u`uZ;HFMAs`Wy+KlTmRi!w0Lo|Ve+vDH#R1Vo?BSs
z;1_#yOXg&aJx8uw0o}I9!NU^*+PmcD=Jw;?@An%M53{X_-5r)$!N~xs{^aE37#e2G
zkcin`=9~NVdbm|6Kh8->C8b5LEUI*6jUwOL^+-;SYWTi?Z{))Ljr+`WdP**C%5>&=
zk<ux5E{!XV*^Rg4!?tSS9J_D%GeDy_25XcYmh7IadF)&MvV!}oYB_fZhF6|&uba5V
zY5ulpEZz6=8HJsn_S>dCo%-PUWK9dXd5vG@)XQJHdiA1Hxw|mW`^zG^@wqBr-v81T
zW!GC88s%LoyL%qv^k;5awrR05ZL7_$t%+=I=a*+%@$c}*R|Q{Q1cGMDGt9HEfy1n`
zv(xKyX=$mc*q%>U=2#YQNIfm4qN2i}Q7!B3?d{5+eEGDi(!_*+e|~0MSs@4t^e>?0
z%=`B3+puB7g@n?O`>ic43hL_Y44~y8v9U)FChps}@51%#?ty`kFRm?gZU-HZKlM5%
zAD`H^uV20xBphgXz9I@-ByCJSeqp)4yrNF><72%NMkySi9?G^-h69iz(+`0T6+GO|
z&&*I%R0Qfp%(1BqdMFbc8~f(wX7<3qz!&%SRxdpcT5h^2g%fl^%|d+@6_(BE=fm!M
z{@HI=`zztag@vGEi$TH8PR=~<j>GS7Z(Sd=@kpqA@+yU`1!z!q?^_VQKJLQh%d5Z4
z$ji$Exuov*TXP17v^2GKvAf&W#qM6U_us8cTeHJ2TB@k1Ja~3?c0pm`%FR-sG}~|g
zFCrs5GZS>IYC&mf=ue5{<9(r-cV_4B18u)%IPmW7?uXBwh3!p>H~3?U(z-|GEJ+hz
zET5h8wn<5IQr8j>FMXGY6g9SzO-J@5u6I^iX|XNex;U`GGbt)@>hb!syBaUmdcJJ!
z@T&@XJB$5$2GjCzo~iHbrKh&)mmhohaq=au-(Fs+7Ny4A%kxtc6Sk}Uc#&J(a{uhX
z@9giwclWJ|={Xnn+wgT)UmxGEFE5+tT9-31$k|jh96IDAAt7-kk{49MZ>|6FkbTDN
z+1GFWdbMEjV&?ex_%+en`4~Vq9#5Gf0y?8P^qjAk*P)k}mrtBDsY%^`-ho@Uq;hX<
zY23ZrddpUAe!eQfBS(%r`1AAgj{5(0TefVuuq88i$L`&S4<2;XJ?`)6dGKH}JLv3u
zV`Jlr>gvV0x3^_kZqr)kKfiCn1Od>^Aq*2{&+g`xHhZx7yxr<+g_kZ}5)cz>d-5bD
zB{lWnsZ(5ieSIH3d{|+$XTh#>^X>a*o98QOYI2H+iM_b7QF&MCYc^e7-KE8#Tbnm*
zFtDllAs{9umT`NVZq?UUOHC>kYZdL3nK*G`M_1P&&`r=&r?wvJl|Fp(B&Tilw>2LN
z=ePT)f!0wKJU=I^qON}U$`uhkJ-w|#{vIA38{R&CytrgeXD8>cZ*RMm-TN3A{N~&B
z-nkPaAsH$=OLh8bS4OqkUtbzmu6$V>5*zsa-Ce`_e>I>ZXPxeEzhAfd8-wryoe3$o
zx8-JBUdDUr(y68sPR`DSe}9!OWfWevY*}dAbepStDvM3Bukm<#rtYtw_b)y7!{^V!
zOg^BaZdW-qa57X>R<5k^;pgX9{KL#3BrF`if<bt}o0`+}5AUu1{>tP)%H?IgP8$Rm
zdgSdvgFmaLZmp@QY5B1F@$vrTlao}pZt|-=h;JN2$y96NsX}c<|I4WyP3xB|o;_Le
z*Vfe%A|Gd!GE10WarCP@nlNG4rGR+p#d~w6zO(;bZuabtM6=M!J(nJzczR%7F~8vC
zN&P?CStp#*l8+ZYDe3BQR;y|2%zd}|W5s8gWGZDXU%K?*xpV9MuI(#*Ee6_!yv4fg
z4d^ZftH|iPZ{EIjeS77~6)$EVCnu*5N5$hoheb~~tzD<5tE+2R_{inVEYsDOHZ*Na
zKA!aX*;yxROG`=L*=B3ETsv^UK{1Dw0d#Ic-rZfHR_V95<w_W*@h~_<M@wgBW*Qh9
z2V4C+F;RJjdA{7b`2Fh&>SvqfZYX&f^yAmBuwCySAMbCyz-nu2D<UT5q%?8Ck|iwM
z;(A9;P1T+_f4+Xt``g>szc3EHts=y^@Ao@v(ByNiqoX5eceB?*anM4^J(ZsYq@=i3
zhD0Uq-?-5bG+qK~+Vx7Chpk)&YZVE|$?35u%UBdJfEH%CxVW@h_VxAM*j1X{dZ1a_
zJP(xY4_{pDu3h6d+cdjv!2*RJKYy+a5oh@G_xpWN%LUYyTe4({hD>r|Vk2lxi-Ez0
zO97$`pnZxqwzjR`uC0v*U74nJyzJc_$?1BrObi}NgIHKuL37C+{r&3=)<<qm1DSNC
zDqrir<XWu+Wd#KX4g*asEhi5T4$#5tTGu;zdR&r{7QL|8n)vO_P0+PLSy@^Ppt==Q
z8OzAZUfnls>QqtCqJPC7j0|CGqgv<J|BKW;o`2!NeFHPs@2RDMUur+@Id%QtqM$F;
zOV*u8F<KM3*)8Mst5-??{`}m!ZQkO=%4g1;0TnIM=6MRr%FJS7Vq3S(TNYZUu8uLh
z1{YYA<>{mC64>c;Iklt3Ek)~YdS=Ym=I>iiZlA2`!z22C@3${=gmmuIZ9ny4(kG?&
zPp@Suc;|T4U2T4~^3I)@z}<<5+e){U6%=fEq4<&C{?CSU*TS}^H;YZN{Sy}v(eeFW
zHNTym-HwWni!K$ueEIUnr_=fuca>%<W;hDU%gYB^o0x1l73Dw2LNTkor6t5tT}Q{~
z#=9FE7hn1?Y0)Aj9(g;Nef#!#9rkY6^kEhwGuwm5{q|v&8Vh#pkg&A01T7S{e!r&~
zw8~Q?j%f;O@D)>ab@hsh3XZo^riiq(w})GShNpggdHLejR_#7{`*j9;SU}a`hr|5#
z3sO%{<KW|4SC*@(si~o-2ijKm@csMsASHSC_x0|p{SDf|=5&8o>FWpY-t{TF_i5Dh
zPntBzpx}YSo12@LpR!uCc=5+;(fJE~XPZTA&zpPcgAl`s6DJN#(F`^ydvha-dt$||
ze|xLHgDxucnQi8qSiu=kHt+qO&wOR?@2#D-b@Qf80<yBa3v|{jEq#4$YTx(o-`lrs
z+jhaO<i!N9*Hh$|FI^g%{V-tHu3b($1Ov+6S4-^(l6LEp;bdlJURe9%L*mvNzfYe(
zyEf|UMs2Bhm#nq;)pys@J3EWrudF-!E4y2*z8`cW!oR=2ovIHsFmBkkZQa(dpgLr!
zw>U%UL(QqR=lAnSBsihgqsY7^Zk?H|v-B1=wMV*oeUFsLG&}I*?77~l@1l!8*cEYS
z>Gv#Ad$(LPYgdbuw!9H&qQhjyBC|hVug5RiHh+Hn+_h`-PM$ouXxk$8`P^Jwpc#Hy
z>#~ktckkRW02MuREQOib`C1k(T(|)=U-IJea(+-G72K`+`^(Y&`TY&^S26hr2?+@Z
z3oE~>HoM?5@e`vOxQPwAyyidy<Bzx7@3+_$7Z-yDQdftsKlbYCYQw}sEGBt>-hbVj
zbd;;+@7L?0>;8vSRat@7)iks7bJdoWl@$~gHg4Rw(T&N6;lbPO_r<oJpKrguWQ~v7
z;R_3$H)dVc3M^<`yjb~IpKN#J=Cp@*%kPWEcK6HMx9#6=U-$Fr^sK9*^78$T&1{K(
ze|=>*bx6&s{2h<Iy}gB{W#=(55s`#XPfjv`hJF<c3<O$RTPJv^WL#e-`{&P}2hX0V
zam7#YS~|m`P-)ZV%~P*Um^Y6vJUm>+s>GvY-`m^Uk9P<v8)RS8VPRuCbn|AUN&f3=
zYj12y_1=0eJapyCm7pzmpuxR8;cjkj1?A=K`}f<&#KvmRNl!>n*tBWWyy~|nPIx5V
zzIjtpsB_7sk6~e9FYfK#eZj8ghe67wRm>MpvESRVd-wG$iNl-c|1W-i?&_^5F)^`4
z2Nv}7@F)sAtNiorcD{zrpYOZ>oHf5+^DbFy@{}nmS@!R%g98E-e#KQ*`PW>uk*@lB
zN_+j4o402DunqcW8ziRpbrWcY9ce%Ul{rx=_37312Y4AW7A*f$cqnLQ%*%bZ(sGxz
zU)$Ek^*#03G=(p2ZnEJaTaWv{y8nB17q_@xhuo~MA3g}!Zi%0rVkCKPo~`zlw{PAg
zBqs-}XJ2odtnSZsTTM+Z<JOkURzuL4+;fXhPtz^@_9ilBZ<T2F^>s%<cQ@Hqe^XFZ
zWqo|SU;LP;h{%Jx<@a5koSa&dXU&}1>12J1y;md1Zq1PsCpZ`iUS3kQsrwW0a?Xqy
z5*L}j&zm=o>v-*-kH;5XPyF)YVn=uP;bXnhhNZ7UK!@7BzP8pmCr5{kUrwjz_ovhP
zf}*0KnRosF{&?JfV_U8?18Ct5XaET`X)h?)*we%F<JYfMB{HS2udJNBqW0k-)}_hf
zx=}5*)!#UBv$L~7RapK1zvgCncRD~TqqpC$bN2G$vitw1I3qioS%dqcgn3>}Yx^JV
z&nMOAb0q5j|9$^I=-jiIT_v2qzrS}62@&Cwx6|P|v$N)>(Y>0_zM!#8h70@a>+kHT
z6b6mN{rmg7@awD4nB8T(+qP{xG-t~elfaC#n{{+`LHCa{q+UM;y65A^kBXM|_Q%iX
z*B{%IdRjn4qy@Ck?eDLzi>fc|sr(!e6tw8m&sD3oY!Q)@lk@QPZC$ufF>Fml<C7;T
zbL{KoKvO|mv#%F?eHD7Ka@q3b;Z^fiX~`#C+Eto8^%)Bb3&-t#Ia|=7Yg)4Nr%h9n
z3a+cm1!c#5`}SQ}_vZ6@zVmVU;`(tl>mIkZw?CfjZzp)`>}>PnD*_kKdp%>SX8nAY
z07ah_R!f33kM+y<|M*d{F#q45pNDE6yH1=wy*<AEZ)k>j&W#O+e#gu{H^)*r>$<DN
zwC3jK4YB|BeK1OD;6zQ9$h?VCPsKe=W1U#n&er7PWHgc9ap|9FvWH67_tuv51um<0
z7Ko<KyK?yZcCF6NPSAwUlTY>W=l}nGUthYduB^-qG=#FPyW1O7>ec`Ish)Rtm+F?<
z+S-MyS8GcN3kfN)<TD&ty?$TU<>mgMd3e#j^qicYudlCzCKH_E-Q3vJ{O7GHsFjzO
zPqenPlPfGN^vbT4N=VAf>+2L&XVTy<wkUly<&x!7=RhgbESB=}?_40Q&7eJHZ##w6
zlU`q2YhY-&(%{;S8xq!KZycuU#WFA)J$m%VyWQ`ntc$-F9$(AKFvBpJt*N;gG*Ov2
zzpt-P!)2k~*4*1+SN#0^!YuT(w75XqdoP%oo4aRZXxyuMy_PGPmxl+mlbMB;m9w_B
zwN=76t>?wAwPz-)`!86(z8`c|)aPesLH9tst$*BW-g5oR$_Eb;JXC~gzFrNtsQF<q
zXYO3r-?z8tgEk;{{Nj_b2*{KLH3nNag$0C#n?YxI-n$p~a0lr64FiLK4EvfN0*Z=?
zq4UyxMa0Ao9X!YwzCP|~kEC&n!~Eq|B`+G*MsM%>waUsrbPE40(5!9fEMWlw2G5=P
z$DG^wLaqLNczAfi$rPvGZ@1rH7dP?hlJ)ELcZtc{)o`rb@@=1Z=-zv)CQX{u#L6wU
zz`bAY#HmwE0cG{S{(irIaYN$a=j(zewzRPP`EuFc>GrvEe6m(0E4~#j3DWG7v*ju;
zFaPuDw7%2-6BCtRf7u-)>*eKTkab1l;&0F>$n}?h|NQ&=`_Q&|^W<b?WwUF~is?pi
z+<y9=TVI)N26%M|a*9K+R|eK{-@R~k+JXJ6ryi<hJ!*8vUwh5tu76LzbbU&g+Ogw~
z)f$&l)umrw|6O~gnVo+_&CjAO+1L5X-`^AcRsH>4>}&p=)2GjzshJfW5pm__tydyq
zVr>@}yL0F2>gxK;Hd}jW$ESs&3>zvxr-7!2tKR7E|05)8T_$qt;K74C>i$->7CvS6
zVNftJ33>Q2#Yoa`o((6%i+g*mtG>O_d}CerXU8S0Q|vRoytye{RaGT=YzqHD(A+}U
z+Nh;pDi{{5U8_55bMbRO5fPCPtLH24?X6D!`RS=v?^<m&HMI-Zu8G|`U$<}muV=IK
zT@DIqhpk!h$?@mM$H%+Zo$cu00L`o{-Sy?`SJ0X>9$Bl9mop|RyF0nNyJvvTl8D(U
zRQ&v$XlvS(=WpNkrk$PDnYF5?wUzbS+UWLUz0%>4pO<(}c6kdLwy<2Tc58cn|K;WW
zpziTY34MM2z!%;rDNl;mN82q~xT^X<@V9T@3Q9{wZ-uhXU}0zHzOARHr^UY1hQGMD
zI5ApnGU!V3YuBp2{dT(f_1l`M+To8b``aH~5xDrlt5;ms*48>PI|P3I{K>!&9v(i&
zzCNzxe(3TaKPrCw`o;B{@qoL0?UFB6+V3wd_5SgwTi+o07|)mY_vNo$yH@eI*Sz5A
zDNzQ8!)?5vs|^!hUt6msyWUPiL*u}?xz-mKI<teum0p;en;-x4^YiO1(|US%5^rC*
zA`%s~ReopSzhC}dUaP)-HSt{jN)fq*hQ|J)bm{8FL(dP#HOD41xBgy#^qGU&<roEb
zWACG-j1E`+?y*|)<mi^t*J0o`+P<bHrYFyyDcRY{adL8sJ_Aitf;!fd*~{i@{oh~^
z@a@2dZqRT5s5|!U?d^@_@8eE9{U4{_*x2~u($emXKXa|iT@-n2tG~JIulu_y#yvV(
z`t$Si?epi$GdSo?PyYPuEa>i}jF{tnvWa<ldNxPorKGy}?f+~z^ifGkX~MK=YzuS_
zEUEtf?!u)@O+ISDQVB}aPlIMo7QTJ@G&IpCCPv1|$*JYro12?O+veD;&cDCU>F&>;
zKRNjM-M8o6)tak3(PKl}*;!V9*Q|0<nt0&I5tj=7O`A4p^_)C;^5DC>yIadXKRat!
z^u%Lo-~NJ!PM|ZuGxG24iClVMA)l;O!hr_HseOjV#?F_Q`GU5sGc;`6xbcv{yiY1Z
zoO9;RZEb%S92^`N6vPx8dsi!aRabK}GY=0>KtzPt5>ZjnuXm1zq`bPaa>J$|nI~VT
zxF|JFo-8aREX=s#xsAL{g+h*b<|UV>m5hvxpmF1dO$t+6T3Bw}z8x+R9u%asOOBa|
zDJv$s)TWyM{FyUrwkBu^3s2_CUYYdpP;14XABC;|j`d1|R=|Jw{5iP#hkIC<*rCIR
zKR%yd54s6w(FY-Ob92xRz@?8t^C;b7x<NbgLDyXFsVLlP=U@8p*4AtZqm+&n>$hwX
z*|~EkXqkwQ5096(x9e|SUS80_?Kf`Sx|X_9l*#9n)6ehPrlz7rJO8wD&R?mAx3Jpl
zq9U|l<xaahvc85#4oj`q;M8Yq_$w}VH8E8*a;65K-GtMPU*=4*TKDXzu$)}qhYtl)
zkMm2L@i;m<8kn1}Ke|e*>f6Gnzn=Bm|2qJhU#qpWv^;V8v~ZK?Jky#V1#6<Vu5$Xn
z`Jux5eZSY8Dh18?Z`iWMrK)Pzp=8EXNA<Y4xEouu#TgWIbbKB*Ur_g(Be1Rd%L~Tf
z;NUHpm)RyxocQDU{CW{K(BVqbD_5>`x_$Zb=0m@p9v0fNbt`D0-ingEsHmun`}=I2
zoShjRmNE#-%gb-cyzI90@pbd%esi5XPwxM|q5OVr_|x{Qu`w|h*2P-8xVSKAa2spr
z>4j-(xQSl7cFn1wbJaXv?-OUwhTg6{a_kt}_jh-h7gSle=5E}!O>FD@?>48|BTTZc
zcz_cCXjAzGyOI|IYQD2V67S43PIpn1Efq}&vOBSIoo)UL=cp*DWqxzJPMq)n-MM}2
z*s-g#=1-W=a6P_0_R946^ZWPgv3c@TlP@m&`Z`%qMI<}-d4JiBeYMt?E?+jR{+3hn
z{@&l6{mb<<H8mGqShfmOJJ|pIB7AFWc6fKF=CaQFD!o#sO)g4}F?#NqnVMZ)T?q*b
z{(S%0-Gg_vm%hSpHQo*BdDVgO%(l8FSqpe=W!GvwZ@+)`=*|6`vsT+oHMwv-?8f|f
zl~$i+JK2}StMy8oA3M;<Y*_cFqU6N|M`cqRX@&`N=dPV-HRa^lv#xo0>%5ZJu3fva
z<YiEggrU>J<}aWVptr8(da2>>?#@2fx*T*F0wV)x)54b*f@{{Sae2IF@7`91$ycs~
zfHpe$`S~p}^k??@^7ZS*jmho|4ejmhO3KQNQ(6~;_VF&VOiWBXRCalp@5485Viq3T
zoPM6`wr=#cmX#}4o_c<LM`3cJwXW{kQy+DswgmjVQR=BTz1vAygf+(Iw`D<j`TA>8
zcXyQvGx>b_^hrQcQgcuL`O}v!ZMs!_YJWLHKuAc)+vF$Do;|v?H5;_F3^Xo!<3_}t
zz187gA_K%20>kIk=4KVmdnzg-!f_k4!tQ)=Q4#2Fm_>^hGcp`Jc#w<Pr>VKQ_3ibz
z>b2(%DV(bR$9VL5!!DcOwF_TGy}rKQ9dyCt<;#WN-^GHO;m3NVC!Br?8vF(Au<)I2
zmiYYK+^f6%r%#!ppr_}zbR!!Z8)&xp*}1vhY`jt{_JF#mKEA%7<qb!UxPZbd{ro)F
zvNAK!HuDb;96<-sH8wVa=B=Ze0$(-l+h@ndBhm2iaQox8+wZqc3%j~MG`qRAwY6aV
z%GLLkg*sV&{rcsk5#{K}$n1l4<_;pb;vcB_a?R;0`=ZmQPv{<Odb@E#wuQ1w{PrXU
z76y^&r(W%tBz}2@VKS&k5*VMBrpCm~tT=h<-nOu?FwpRs$*+dZt*xyq=FXhCa-r8M
zP+H*Q<0~jGZr;D&o{dL>!PeGx>EqzwVAr={YokK5_g-5Y&CRIh-~T<Qp|iiAUqy)X
z$^UxB_O`YzCLb<t?!sqhBpDo*`^{~6&?0AB1=>C8aFtOF)T?8Tk^_~_>MAM^zFv<H
z|9R&Wd+3uVPgdBh-*@udxwa53(OX?iqE|jzu6R>%-Z?tDuwcrr=L`oHyZ3{pXW!i2
zEuMaUp6K4Zt`nwzmWEvZ9I|Z55|<n6-q~6xC@^%3>$5S;u`1<aWn~q0GC0LPgN22~
z#(nA4$rC3k=45APhH9U9QF)Dt!PwY%>N8$xvo%ifK|w-c>*IRm>wYk{wzhis__R!)
zF77wSBJk}5#nf5m`Je%UimIxl8ygZ$t8$~Z=fysh1Km=p?B4ePbp3EjiprBB%ciEL
z3Dc&v&9yGq+7o|W)!f|t%skuOPX9sctA6~bU`W0G{n63x)wT8^=EcRu;AyJe^G~O2
zvf>QBc=f6%lh3L9(s5>Zb`L5k{o?mLsdMN{Z}|s<-4U0UE?D96@$joQwpX<se^Re5
zbY|y~v)SSFf2sF$(7GlDhma7Frlux?+*@0A>G>z*<?(@rgT<%UKFhniYw5-)5lNE_
zfoXcNTCYGSgLHOsN||PbtW93Jd^z`RHa0c`1A`UU{-n#FtN-#Mu+?zewrvGvWnyv1
zH*7HQnP(GuqaJhsmWT)g184^Q%lCJ8qdDv>D?crHu`qY0Puu0?{@ls7wzi_z!tGj?
zELgx$SXg+~YX5Q`Ufyhz^>!USJtA9Yn`Vb4`ux1k>9EzAC*-HhmGsES$cP;UilEKo
zfBw{5w2O_61+DMu>+8$7x=Iw(=zQ`dg*P;6_o?{*uCA_EXGPl`02vNiA@cRB=(poX
zjyyOw*Lu;%(uEr~2>k!^x&OkpjT-~2KX_N3kIOGBD>JnV+njb5)PUdf_uFky!w@t<
z^XE?uXt7;KUtieEy4?Ky{tFiZ0_ShrX6EDLlVy6sH9TCruCDIG$Bzd;JUk3)C^H;*
zzyCj<zW#cy#*osrnU|Mw)%TxxTEru3CBhI86VvnZ^78Jcaud*gp@$D2I{E(p^O;{p
zMkcHF?(&DK46FX$e&Bit-@L`5{|!PbWq#}19NKlbvm!|2YKbL7LzB|c(ibl?9R1z7
zk1pM0weH2!4_~jxKkm2x=a84D$B=NaiM8VW-tQN76ejmxS-g00bDymBqdz}CGc^48
zQIV38a^TP*C*`j;r%#;VSikq%tf;=we~xuC*Zi6vzcQr8_r(j1I*}X4kGpdiSeCw;
zqS5o@NT=|j9s6p3bKSmn?HXu~2egB&r-ui0hN`S}84Ckw{~JgAL=P1&W}j2@=WpC-
zXjT3$=58<x!<Ovp>)bxS0v)m4b?e=`ccRB^e($sWy)Vr5>Uqan5jnZOMrL*;JG;0S
zn>TJexcmJ+ZhL$Cl9!iUzkK-je*gb}m)K^QWL$8#u`aK{6V!N3Pj5eR#D(F&L}hmu
zMzyET3TxJ`6|LjTc6M=T5pZMG`1fb^<;~Zludj=p|9i&W-Q~y4@7FYI1}|e^5E2sl
za9V$V!kZf#L(g5kdNuU+cURvRuU{wM-j)j*7%#Y6^ZBg#kNf}sv3I&G+PG_qq)mmv
zwKb8=o72xTG4RRT^*FclJv?iE|4M{!?5>i74-dDue%qRTJ<Ilhi`LXdOP07~Oy6(5
zCua-ZWpsj9^>)fg?6%^%|4%YL|ByGsgT%6pmukO->A#O(zCPE?%xs2ndf$a}=gu9w
zv$NPVLh!-Ehl*L#>nnbwCZ(pT=7@`nE9>j8kNRwEWHd!?y$yJf!q`|?P*Bk6_mh*8
z8BWPfcz12>?2LKSr%&Hd`{zet;_oXfgAZ-nyxBM>Cr4ymv>nUwJ9lJ`_sg%pXy44n
z8}v=+N_F-3ccNS8*Y+}oaB!bGb!yc$sa17+uVz1ak^<^dJyiYm>sQ3S8qfx*4M|72
zKznOM;y!IMHZ&C6W^8P{+B95gqJn~gLx#L%k;|6-e{8SZzaP(GuqyZWx3|JuMQi_E
zRkgL1O+PnB@Yb|x(=x8Eni|#j_aM8xgTKFjhP+jYhwkyU+-`1e5@tCwF6=9RKTjYd
z^uC9R(3+^NUSEFBF-&&b%3OP8W%~Jfi@t5X9+s<7?{98m(z0${-rDsmHSrddLCT)8
zYbSr(A>mziU-)nFi=tVNW~n$hZ2$G0p{B@f;iX!>vbNHQlc&>veR-L2Z_myP_co<+
zgDz;>SoQ1cYxS)EUoQJgty)rMntjdZ%D&3aX<MI7mtVhhDQk3ebn9aq8=DIo5}g;;
zethK0;Na)Sw=RA^AE?7#-MXRU6Qdfa1@!Ib=jWn*m0>?WdwY2unyl`xWjlYmZ%By9
zxw+QrTXJ)AFM@K`<10Tc85pdscW0fwK82NAOu^JtlmWDw=fQ&n(ABs9S6-O(=~VoF
z|M=;zG~^SCzQ2pTv$L2TJgdC_-!JcnMZfyOVQT?)+zJT_YRbL6jWf5?g(*J%epK}P
z=kx2uSYvr43>btutLjoErKP*qU7j&RVyn#dbrx1uUAMmOtTQ(^2i+^^WUZ#grX9ZS
zN`!6fu9C)y6DMA{x4Rs4ZcbL|*-zK^Z+icAIxF5r$Q6(H?Rj!{tN$z!`K@Oo^!M}I
z`5!&1W7ZV>iJmLHcxtY5>u-~%Ws5$2Xg;^r=hX(GtCBDFO7y2mNk}Bz+?47Rtu{IF
z)|Si(r=Lo#JbwAIFdrYEleLZxkGNjU1rOb=E6d;CTlDSa<>jICW>25qzB+t8*IPbW
zs{=<|K9(jVBs9eBt>S#E9lnl%;oMwn_LU)A3@>hP&u^`?t^U@sZ=YSmrVEoMO%h@d
z*egD7-aM~to%*_^OP5*{K5_|N{`Jy?(@#NjpDXkY3<RvKtVEA}dwJRY%DQvU9n>aw
z9y8Cp#Ny}YcXiD+(E4G}*)$pal159M3NF_B{%q)(GG$8E`R^Y-I6OYq+xqQbGdm*#
zs9V%z>*MRIU2`w%^rxq%KYn=VyzuV+`uZ(-cXx$d^YZov-SFa48@${v^tF`HOrINd
zRr)o7Hos%zqM}wU^a}Y5I)*85v76KH*X#GMyJ)(Qk5|g%z>ABETg&R|>ejNaQc+ju
zzI~o8W^YbhPy9)=kqBh2K8G`NZtvRI2%W>r7JG7i&&>2RID3CzpZ2PlA9rJx{;t|;
z+8oGycJH)P8K3^HUFX=$wlMwtJg47xb{2y!ly%FR=%F&hEO*w0X(v-Scz9e2H$FNr
z_f$%H`s&RlTR(mI(z5N_{`nI@tDnA1s7VDKZm#bCkN4}#`}^ycKCZ2)X?c5kx;`_*
zzhAHQ7y1WQxEyZdy|^~ooZ-M^b$`&XjEb6?lA)m>!-D0@)w$d%r%j(e{l%Ya>tdrb
zd-W%8&A$HV#6)GM-GPhUKnF-40^R*$U}h$EYj@dOr@Fd*Ua#j^6f$vgays3<eOp?n
zb4gq1^||c)atiwT{u#S>@6O&Z>(|22)nSLe&9yFHWg8zIEnQbv=k)u+LT84C!|nXs
zwajch4fE#RD-KyXYjybgq>GDO7wwZYPP=j{Drlw1<72(fQBkulT;E-uzhl=fE!p_H
z1?zfxcvMvX{;ocG?b^1qqpKW!54kHTDY@kOUR%#4EiHX!rm=g*^QTWilg(1A(_dX#
zdEwG8^DNMcg^te7mEQ_O{@Mop`=wtWUm<CDpas%`$3}YeuJOtK@A&AH%&tj&JFYOb
z{=O3>vA8^Xv(-9}ombW<{h9p7<)NLetS-;n%-G|ip=VFIY<{0#x)xM`PI&j`=4Mw#
z=F-e7D*`iaZ(Dm|U*Ti6d-eZoJ(dPd?f>|C{r*L+-C{c`Kd0qR`Ee&FC&wV=gup^s
zS=rvRv(3XT_07#e_m_&?`t|D<Xe+_e;#2H1KpmQ$J9j!Ybgo>fdFRd@k#nCveG=N{
zKi8_2TU?JLx4gVuLP|<2_Vdlppi61)?XA{c`#E(((Niy<nMSTxwpV@4iinERl3Ble
zd3&d@I@jAXXM8~QZ|J(<s3@(f75{HOnEz|d0*60)7kg<OKHSdlswk>2EiNvexLb`;
zjX^*_Kp|(obvd7;q~s!o$)A2_dq+e_fbNr9v`A@T{*@JhAHIAE`5nc|$|_-!App93
z?u%*G6%J{$oB*rzZ*Oi&SeNB&-REtVcSqw_PgO<5l{F8Zi-?Q2o8{h8u(64GYB_V}
z%o`h%+b@`zn7Fj_$!0CK**eQGnJupNYv{tgwZF^eSeN@LZ{73n*J}<Q9+6wEt*sxv
zem&aE&L3ju77`*dXYSmMg^!PE9ly7)Hu^^1^>wjdyJ`;_;E&@sYo#(uYG?ZNZ9UlO
z_1*ttHR~>`ug^aoYMy?1>bu_y;)8FPnyvU|7{5L9hmC6JE78@jt}phKwJL!W23}rV
z`~LmP?!A(fkkIh<_IBs^`1lvM_g0(Vt9lK(#5UCG`^m}bphc#j4Jwd{urN#a;AdxN
zv&Y89F0`%vRRX#`;pGp|l)sb-$H|i?o$l`_e0*U|<Yuqyg#`r-d-vKhIH*m2xPJe?
zLswUaGcthoVS(nbDyOo}m~wylnLU-C7cBptKjHj}z{Lf>zP!|W?zuGR$gyK#mh0?x
z7Cq$x#gL?NnuFeS?!V4$JO^hOCTq>LPCmvnW5x`Qx2oRLK)0xQ9Y3971e!@U&$}b=
z>(8G*Q`jzEF$XQ%1}%-$li#%PL@T%Wg^kI_vsl^oWXQ<KBqRiUn+w_>9L`Z0*t&eV
zdQVRe!<5!Tpxuv}nwks^pq()F|Np(x{vp}f+4<wcVg83tpSI4KBeQUS=<2YD&1t<+
z*C%-`1+B6J&5=A*W%%&-`~AhCtHZdSzXcsBUi)2kTh2|U{QUeQM~{Z?49m#S5YvrP
z*|K%(R>PVfAD&w`N<p_=6h1#E`{mVDZfUa|fxGEb&Pv+VSQr@@wd?~Gr-_Ge{l2?c
zkByBDv;hdT<6wqWsaA^7Ot)8&+j1o5%$d_tmXo7nV`I~zV37Kx$Z}im?KV)aSyh#F
zvYM|`K|#UNV$eZ_Ir}*hjn6Os_s5(EzJ>&Yv1q!3aIkH}tQVoS8^q@Jo;uXKBc}Ct
zjxLYEmBpU2;Y;p3)XqF{Qa^NuzrQ>8>SJ5mmTp{k=<oSS9u1!Pw;n#9nS0^t!6mOa
zuP#}u>X;qvyj6btw%V^(!w)fkU;yRhBS(&8ESa_~_cmz4Yte#c&_e!`Cpm@Hd=8wP
ztp4%ALFN-FMxb@-udc2JEl!Hsp4S_?I*gOw>h#kho61iv%FhEt)z#HON7iLLfByXN
z<;%j|V!BSCQdWPe7ie{U$(tL3ii(O(`@6fjr|Cp4x)gQq-n~QLCaHP{#KiD0ytux8
z{w2$G>(*`9uz`UAH0^o3Utav%N}+^LZ+<>~^5nqn+tQ#D$AW@`wR_H=KYx7v{(oJd
zro!#p(yp$qq4OhTJ9~SNb_%N(JUYVJ($bRf``g=yy;Y{5+fBrDqZSlDKgYq#D|!}m
z51YUJ-;k#p*REOf;c>sclhQ;6jq3gFJd#bIy-}T=|J!^{J}m+{VQ=;KWBvC3G`@fq
zr%IdWg`Dra#^~(qT=M>2Y=*pjoy_NFXPxWn_GQGx#K?dytd+B^x^i1Usr2II%gwuY
zTQh)`XoatfS^3QnbV%0g*V<c7$5-FGchA6N&Cl|nsHj;Ve%cp4VgcQ!wP1k)Xj|i4
ztI|WD8BN{jZ4O#fxr#v{{rGtQ;=sjjSL5D4I@*0G>fphHKRzCp-&pgr2(-{REG!Jv
zMFd@Mp15b)G%?Tt$AKKzH~Y=8P;9AdX=^)l^eF3Ob^l{iwZpYq8jl=3ns}^7^25iE
zj){p2FW6UpO0lr82>D$z@A}={<*f&%-nkRwGsA!}c6Zs)Yipxj8x0*I3r^0nt$y(A
zS=(awey+c2YHB~8&CY+d<=u0`iVq3k#X+yHuLn&{NUdDz*v$6halbuiRpr9>@9yq?
zad)>l=x*%d=YDr~m-B-z575wXC@C>%YHGT$vpBs+(wOb$&6^Aioi0s#_Sh_aZBzM)
zMNm+Xfk9bWdB?6@*WPtz&hWeHjIAz(imkA++LPAu_@SiK+K27U-#2EiGXD4fX63|-
zaoafdP3l{-XVNbHH<JEbOK+6fuwMQXAGqWGwL=WEms>ub9s9lD=ltVd{hz&(na@aG
zl97!wXJe@O>ge6`+m5SnC2Q8|t1qXz8JJuMyZ!N1*Ve73pix24rLmxa%N9xFH1O^9
zD?t|;H*ef%*v2E-)YP=;ySll#xU^Z$fi_<0Rdep|sVoMyXV&li7L_|aDmi$W&%wXH
zzkhtY{XUaM_1XPD9&y+Fd^$bj-X2RSlZ=KVM_f`;Q#+q+&ABP```cUR!)?5wQOA!T
zXP<4B%ftXG)?cjGIpE^$&0YKZ+tGJ-cYl0xQrN}Sm674hnKKWbJzI8Z7w8u3qM}U#
zTY_R@dY+!1o_w@R6tu!LuJWm<hl<dWWy>BN>y>uez{LPsb$6^sQfqDSZL{24Dtqce
z4b9AsrO&Tzi`<;%=<V&j)G~knUo+5p!ZUL$g^gzN7|rAXEeo1unw^lJ&mSBdtfH#g
z*_7L`DZA|dzrPzcZCdrsGV{`%oy8xo$JcWn6pXL`YkF;cJioZOxP+vnqM{<>#EBCR
z{aY8i`_S35ypE2JvvhWcRaR9g>FDq<6g)d4`Q^>c&9{zASQIFfy}cE>&|X2|!OpDR
z6(1LQEp!D<jP`<d13o=9)xgYb-NmZM$NR%8b3ohv(#}eKd4K=^{~NnMf7tfQy8cVP
z?zEKCyPv9-?Rj68WZk`aLd%*IWo_#%UoM%oZkxileQ8Nrp0#)SGo#pdTT)LMlsqtR
z-6X=q*`m_oAhhY>5yd`P^^J2XI=|P(t3+=*_gA_9?uq9f(^4WQ&HetmvO?~Q<@1{J
z$D__!cKxlDpZ)spL;m`P_3QQjJ+}XsY;)t)(&=%By!H38Y>n!@aU+6-m3869je@?u
zzKh;&&$-zY|L@auzW+MwCd{4NJ6YZT(Y@;TvizSlb#z=36BYOUeVebWq{MXb;zbEL
zIk(i*r5b-uUcWB>``g>i91mu2)_vc7U(w#a-e$s^bo<|uay1_uTUuIn?45q*jL#g)
zVz$|4xl;UP!YqvP^?x?TUiXmdWdkpfdwVOjbZ%1<Q%}zwu2;K%zuW!radN!IeV^3(
zHzz`~5;p2h*>{`o{)gtg@bb0ar}1`5%(AN*AFfQ>nfLC*uJ3;4kE7Op-F@A?b;ZZu
z%Z)yqGLEb$2o(`q&ZcB}O1wLWX=8CDOWpSrtAC#^&-wU4h~dL^jSsVJUvhjbzw2^w
z_jA_WIXdOl-)^SsGTDQ6%N=g#uU<1Bv@7G&)6<}4+uhqIo)+1BK4Yw*srm8Mhe?L}
z|9xHm(f<Eudk(&TuYaedq_BWi;ygV)-Swd==u*6$#m^_qn33__4wUMa24x1$Hcsa=
zGB(c5Qx}cekayQgL*yI#mpva2af5~m7hHaMEIVzpq^hdw570i@2L~8M#KfXnrsv$)
zaPZv$mV7};$<F8Vs`;i)o%-XYe|=VY#mO1z^J~RGt8(U87K1fky?S*=$;(L^ds42h
z3bm;JXCtN;^J3D!yD#TezdN}9-|PKOWzj`p?(Xb<b1WK}+4(@#LX(2S>Z_0D|Nl83
zG&#E_ZttyTS^xc@<K+MUU+COEN6vZi#fU3Yyi~X4-Zoo$@6E!iSsza*_k;H7fkyf+
zKUDp8>eQ)2+Uxf;WnW+C3)(mW+L-k7Y<|I?AB8C?DG@r-Qc_N?uB>`-do;N812se{
z{{4KuvHpMEimO@E|MB#JE;hZoI{f2d`F{Z=e{yqkLFbi#S|nWhGtKkmK-ZL)zP`3|
zbL@1``0c!kN1Y#!=jP`ASYH22z5nav88bS%#q}Tkd_KSY#oi5&T`o6x^ci*RzejJ+
zE8TT|rjzAQEth*obId>|-{<D$X5{9&CL}!Q*~6iX(ZGQUEV`Nf^^X9{53P&o5+5_<
z_2pL`UiC&mL)7TvCRy*p9}nIXyOSaF#UXu~+gYZ%Z*Ht{)n>P|9(4GyJyBy*FgHB#
zu5hvQ)gRB-t3Pi4zjl66f05*d%!PTMM3)CvR9Kkh+%WiOVP<yiUGCK^Q_x)_f8Lev
zmtHSxRdV9p$t@EnP89py*VnhL`u?>gOO`xX+;0cE$K&I>-S0v7^SZ>w&du1{(!yf%
z=fmNOKOc`zoIBU{>EBgXv%2T2YHMeoN{-r`eqQd)y}i==|Gv%t2pSbzzr9AEjfExQ
z^Ru%Rzg{k%%T>g|#|OIbBOox)FfMv$(NfojmMOlo%_42s89uyN+;6q#|8e<x8BjX*
z*5BJw`}^C&M@PE_SPmx5ZE0c2xwAvi-|nZ1m~K=`sm{`%%!|QQRl5%V^-(i13Hefd
z-%oEk=*|PHxqO9%g%R8HWQ&T6)obn4K`TkX$1?snEdK$txp>8j6G=PW7K4tg+?alT
zo~QcZ`|sB6e&^)m#Khnu6=keuZZ6K&%y?jJ0ax{sB}*b~^0%q|{Qvj<e_Ju#sFwIY
zkHj@JG&WR#ZfJVA@wnXK%l`JgJB#yMGg8yj`}=dXXJkCePJb=&<ixJ+#ZR7Zx!%Oe
z4Vp)JeSQ7n4I2d3u3g*F(NU1m)6l^1=K;IDLt){^3SDDk;l#v5zFy_YCv*1wXH-y8
z0W||UdU}qm3SC`rJ+|C&X^`cX`G&&t&v#zQGA*%^J#_f+#HmwTtKaQR|5N*Lg=zM+
z2cSY@f4%*^%IC76QxrhwmwufzdGf~G+h#U@zg+h4_1&8N=C*zMI*aeVA`%iE_y7O<
z4mvlmAw0fT6m)`kWaP{j5v#6dfm&CfT|M9Lmdn@F#E4&bwxaX>(mQuz+PD4RUjN(t
z%Ju7qbIh0-*2VAd>+9p&eebgHdC||$&zEQ14`O0s`fxh_pAhKwBG77P(A_DE9-DwG
z+w1FME52NG-&pwAZTC4|c78dT_rDw2<z^JEzvrjsQ}bM?awEtozP`SX*_9t$>%2X&
z#TA-2uu$bc4j;7IQ@N+`)Z;zBw_A4fe-OQ@Eye!v>-{NyyZ(OWS9!2+x034g+S0}1
z_7ywNEUeq6ckQ9PocFYtZ+BKdwJ2VDd*R2t>4xFm_id*(CaleVci%3>=<&|*(}fS)
zDugyKzV^KJ;r)FRA2qEzG40$rKNC~ag-e&R{`>c@qr2NVBxK6++eI^{O%pRQF-b^B
zU<eEh^ziWb@Is{|{PnwcZqClkQPI(YQc_(V9UNz78Xv!$TRFF{kI%%!WWnmy+!H5G
z^ziU#a9jMbBwFwKy?cFKU0gkVeM*Lgg;9s()0*o49Irp3U-yxl;Xt?kzK-;HmB$Xt
zo~>(ASg>pv+uF5jU%Y+W>bKmvq-4wChlcYm-M`;|>XcVWdAak-5U1sr6)i0#y_ROL
z>(3}^Zf?%V$Z#kwHhxm{^M_^h!hjpLZi$JCpfhtGgcaPFsO-LMb?o|s<r-%--oAY+
z_D~ghqz#pQ@72Ytfj6pmNjj^YKi66H_A*;e<dWv~Q8o{Y3bPc#&hsBUc}b7IL~Yr6
z`2)fKD|z*8CUz~+D9q?q-u273;@|%m_m^k?X?|Co%=rI$Rhz*M=Zp*uCuir0bLYN&
z8Me$dB}GL^c`0*iTJwVk2`udF=Wks<AA0D}AptS5XD`i`&GlQ}?6>@LiL~7JE5ZH`
zTgBrVPNp1sy?*~W24V9FCsRB;JRF>ynwCcwcJ1G9UsPOdd-s^^+4JZ5SFT*?;p<yk
z)dM<t?(zTsd*9cdXN|42-?>~G=UJOdO0#+oG1YwN{d#d;9<yw%+Mchjo3B1SpVQym
z@AT|gU(V`G(+AP}cQ;+{H$7zXDCWoM&eL;$+*<D)D-_4XaC^F&g09=^NgF#lUYrw>
zmF<0ddpk1&=$5U|&(BxyP@Z+Rs;cV3)vHf0{cme)v-z8R)?)A8y%oRTZf9ip`0?Y7
zZMn1Ct&8}Vf*d$YuerH-#p>10!NJ16e*aE1k$U*}F>|jQbFW+Ti4z`2jvP@?P)N8{
zZ8*~h6w%Jk%xr9I2_{m8Ha4Io<UfA?bX<KElqQsvn4)z5D<)g<^71C8q_7-5d^kWu
zBw+Q`fYn#$<#l)DC7Vbknn*1STKVAhYwnq6s{aYz32tj^Q{Z6gaZ_e-1hwx>q<WX%
zR{A96?CcD(EIC=3jh#KwK*GStNNLx#uAZKj_3y6){ZJQTN&NHcP>PY`!T^V*L5^#~
z?r%K4e&R&IE7z_qTDg+*?%lfvQoR#Srd-G{;o#<W_VM9KN=kaS<GH&4i;0;TNJ(yP
zu7OmqgrsDn*U~1hrA`F}21-gw0^;KA^78Wj+r3d!CWxo^<;O0|AA5E%Up>p#|Lx;9
zao-*9*KxG4b^Q0sUFX-_{;uy(wE8TY3o}g~Z;%Alt@kdUtw=~!G1I-0=(pmnrNS~n
zW53v!hvNOVF8Go*|8y1S$L|NfZ#!3dv%<xt<oVB&{&h{YzrQgu)O}qY|FD_g?n8mQ
zNwjX<9tlxVQ9aqu{PjPW=hgknoZe@7`|tPq|K?RyRSXQEt7jJmXxQADSbc)UQNZTz
zkr@vkCW0ns^X`H=PTdzS1Z;mddCvFu|Np&T)Uu3~TP)#tpRC-gj;N?8(EiZr{kyBa
zW*s?t)N;?<n>nC<ENEf*l`B^c%yXXOw;VL+K4JE3?x|i+eRfY`adapxH3e<F>+0f~
zarWENy;)nMmMmGKU~DXW^5n??t(m4zIUEI`=N)d@vSq>k{qmp_eIz6r4km2)W%c9d
zPen-M8+2S{RMf30^Q$MHY}x<kss5r}i=WRsc+l~rzH;>TJlBYb8Bfgq{{4GnfBpWy
zXLlV~7rXn85Qm90=x~Gsjm(RF-7UZ0`{PH&_OGBO-jyp?d`{nZ`SNANrj*XBPi<{&
zSFB&}?(NMDI`#3|wKkBsDsH`Q%xlA}|4I6KdOD`0JXtgAN1llk=)}@#)5NxH-@bVF
zZt1;y_ew}e9Qg2I!_~JnwY8vYRd(#KICAu;qNe7_hx$gWtgMUlmlQucbFht9dd{y%
zHLIE*23A&9I$1Mk&IDcR^5hp=GvoXH|M#ufSNz<Mg^lgj-uw6N#npVd=)UMzpRBcj
zh)BwJi}Fo}4mnMkK0W%%l`K=asuzmOkBhJ{=I{HtY{k6k)7yW3er|1ZtykK-;NPFh
zknr%^rFYpG7#SHoe0^Qh($pqRnxruOwEEq&k`fW~{Ch6R$;!8G-@bVJcK5%3bv%50
zNd*NLUX?|y6$71O^s>am$H%3pXwzxtkUgH&)z(~GTmey0T$4|x6vwU&>jtHWo10Sk
z*niBmC}jHj^=okERYgfj$rI<#mskB>w@wdqL8Ypys@Z-0WDzdbM~@zXHf^zTi`_B&
z?*Kln5R^OM*yMJosq}}n_hTCiZ|wW2s-mkG)7%rGdx)uK0e6Vw>c9gTMvK>`ONjP1
zYpi@%{IghRI^+IYBWCZ*Kg&<JxR{tmZ_7D2QQ2K#`su=-pHfrO)2nx>&T0(`4wg)K
zl-S(d3<`qeWaXr!q=3M{!sB-?+*zG=w7;)!(W+Ia*8ZL{OU2veo3RAX<xe}enytJk
z<tPAJcp|Lsw_yAB>kD&l-@aY=<3l27z03Fe_4YzSLNd4FyyD~KzrDTPKHEIsYR}sP
z2N=A(yg<4d8W`3@ZRP3~*Pj<E{B`-{lPQPh|NElezFk^I<_Kt&f4p(8Tl1VbGCHxl
zuDo2Z`rf^`ljq$dBPGMuL?nK<xV}Dqx(w(>ovenFCr)(SKEHCZZ^*L!Ml*dTtv`RL
zmHX~3_w4M~TlV^|*=v3rwD)!C(xqj+so+xb;>C-Nn>HDNL=_bkBQ_*3e){}5{b*}-
zWaP}06=zd;*qF1jvjd}}xfwou|L$H_XD6l~2P%(u9|PSox|iS0-Cg$G(OJ88S(%ud
zM_)-wN?Nn-{@uH}KlfdE{ngC5P)$o;f4U6l%pyj$vR5x&2-voN+qXVvVpXgRZ~m({
zZ;tG%{e9uWg$E!0{r>eUAS9$^(IO=lcJ}16vrJE%J-c<MZ*}$Vln<v;AnRTlZrzF!
z5fyb*o2+PSE1P|7jblp6lEaTHS6{ps2-*Ovp`)|KdP{yn0t4vylEg$s(1L-~)6;I&
z?!A5I&YNqmLB}#L-)1bqV^Q`-LN9h#%J<JqcdG1GuU;J(8`~Sa-0$OW%tLoB>P!@Q
z+CATPQcL}hV%9Tp#onK0F5h;x<CfXt=<h%ORwqlwIk~v#ee90^!!*C{m*$x?<GN3i
z=YwuKo|o5|wop92M)2?7zk0I82b);+Wb?QEew$z4ee9SU!-4bl|2{_=vR{ge6HRb(
zdD648rS;Cb{rlzf_k3jAmVe)Fsc>d&tSqP{EWy*J`IY%kY17+~cR&2j8A|nn2Dp!Q
zi*Ky@nzbfo=cR|9i*0RfCzbAvdmqry8MnSXqh^t{V|ciDpS*ovQxg;D{N<lNf6lql
z8~uC}D4{M`z!1GH$I;L4+>+ZXLbL+UPVD?Pd7_ke*8JogS!-ENgN<cxN=#n#?D2PX
zW&QT<Zui574>kL*-o4v9Y0@N5W}g^W0hSkEtENn!4!YwAbU$QGP0gK6?_VYvNPM^!
zoo^|s#>{Z|@L`LpFB)0d*@gfAes^9uNA|xDD5z_HfAjq*|L51QUj;utB(4b2+P>Gn
z6Jy{a<5$iJZs+p{IO;aPS7T|LafTy4+L}E+Ui|G#vyP68X(!H~KmNGizR&z#1+%KE
zYDP|uONq&O<0nzk+j2gZaF?4n3KTp!AqZXz@a@gb#}E7Nc)xqe*3q$S(cZnX>-T=U
zHRZ7PF^;B&W_JEXyLR1L`S$j$TOYpN&fl%FC&ec&Zr<r*O2>Qq`aoy5|9H^MFEj5#
zey&hmZLRIEU%%c+9ZoS?xN4PGk)--V;k&ae{-0Ez|6uL*drcQ#+!M*oPcxAMb<}G<
zP7=)VgRKQPDn5Cgw&*+qE2~$V;+7oSB$|-)_C{E6aPs$`S2Ika_L?R9xO^roKED6^
zz3TI-4^@+G3fHP~Fm-ixeRyvF|K?Kr?%lln{Exq0k1w~{^Q5e5uiX26zx7%oKit0Y
z=ur~rEDk+y?J%vW9{&F2CnMmcC7ki3^85OZBlb44c$PMq7ko)GlH8DfImTwQ?YYZq
z1q3hZd_Kgj|6po(oMULH=wa`UG{u=dZNba^KsQoUJe?Z8AV9<B?xg6-t805xjU-K^
zdhfpG=jZQMn|wOOXvNj6-Nz@Kp83$pM6_t<ooCOl<(PT<oeEhQVrF0eO|GY3-afBX
zX_Jo{Xakp!u&|(*7+bF!^W>8)>(=Rogoit?zwXTzG~;X<s1B=mHZxtuN^{29v^RHm
zUw_5&>%oJBCr_Rz*xAW}uI2jpvGHQYkp~YHcJ0~~5FFe*+dO~K>ebmb(ydO7KR-Xe
zeU~}%`TO_w|Li2HW3OhJwzai^&Sc)U&208V_VD#_t!|4CZp*#>=HBwP4HG|oD$<GD
zQ*p^~)v8qqMl)5W-<;L*zN>gujNW!hBLl(nD>pYUz8-YVqczFLZDoj(m6cS~+Oj{z
zx9;EXKX}lwq^v9{CFRJgZJ@EG%k%%WfV%!sYp=cBx7XLjg=I^W?v<>sKhk~Hh9y^2
zNVqK)eEasTSwAc2n4bCb<)`UHCY8$Oa~o{@_IbwHw3z*MvO9O~oc!+dv0mvg=j9R!
zM#a57Jqhpc?F~EMotT(-;^axkoE)8|=4Mdqx%nVN^TCF`KE5kgt}NKK>(-+`Yr<Af
zoH_GliT}ij6FIoKo7b<`Z-_o__#liSvb@|pDmps1E#k`6tKjH-(8xaL-NDIre?B;G
z*|Nn$ue-C;F)t5vOgHF!=Z6myOUla^uUp6G>gp;XAt8_(92nSm-u}PL_dCV?XaBAW
z(b~PfculQ*;OeUrPQLkl^!<(3S^cM{>pwow$Q;%jVIsx*?Ck9JCr?sZ+S{Gih8@l@
zNlHjy;N|6Av0{aTuW#>BLmh4H(+gi)VRnf>)kTZF77$-}@cg|M4#CeSEWf>wbBh$~
zzi$U!?rc^#14*eOva-GE^J^|$&K0<5GU;RrXi3EK+aEaAa~WLBF!=!*=KKB&lsUds
z?RC{PG7|E){W@iJw6c=+qeqW&>hh$eq&~b_y}s)ezugaoprD{-d;XuDZT|S#+1UmX
zJdaJ626cjtSbBMBDF-L##5;K(A02)1?%lC{wZ8+x!_}kiUB2AxJzejnsDa_K9Xlj)
zb8{E%3R-!jjaPcY{Q3G^6(7ETXD@hNDKmRQY<zsb_jJ95OO~*#T)FbY=g*sWvv10K
zc&HV$1>|h$tl6_c*Ia?N%@}Eb#)&`;kE*I&vA?&Ndd984e*5dcSrzj(m;YI?K%xEI
zN>IhHYV~T}EYLdeN1f_#<eJmi=lZq3umAsB?q+#FfWW?=XY;-Eq$MRCeSLXPojx5H
z6r^M+xp(POR?sBCyoyJh%b7y<T)e*Tn<=Q(7_)r)cJZS}kAg-#+1S}#Pxs4MHdz)w
zQ!q0NE2>^;An4CF;|5p#rPp7}SZCa@D!U~$f6wim#m`mZ?WcORo}F#3tgr7c;!*f}
z>$N6UZUqjetgI|hJ-#}8y^^(cwb$|Pt=ZT8s$wtPxzocfuD4*vjtHZO=dZ4=K5_bV
z@yV?ltz-AqNT#Nyf`f1G_j}!U?!;Vt4QdZxxe@|u7P<GyI0gnz%=q2Z#I$7ja%H`9
zzwUCq+yB3A_wOsOzgB#|TkiTbzwYzwj-H+^)iTv4CMGv{^dtAxSc0zfwPO4A`?vG*
z%Zhe(a^-hR#ee<!_2FuG{KG##KTAkS9Xiy?9eWGQ1*w(oZ!GHny!=0}{r{gGV(ofc
z4xXAnf8y-5r}z%`zwdSrIdLVQ#|u=ZmMov>zmH3B;&(0{o+I0GZy%F)cXNAmQholB
zXJ==xZJXZ1$;WrheBVc26*V<4z5O*mH#zSW5fkgmD%vU2Z~xB%w91!De`DIaJ3B#}
z7V3T+miLp|;kZszRJ0XzI?3<*|Lsbw=035SU;l6CRnL{eH@PHMu3Oi3F=NZly$T#V
z>i+J!`gBf<f4R`opw1^xQgZI@5<PGCTj$fKPb$~5b8?O>bZ)<MXKp$x8{4CIyWbxx
z-~T)I%v|g6EinQtGS+2hUVRIC$Qz`{eQuJJ_u6g$`hRZgn>%&tRD+p5X5Y=Nth&0o
zxRxJNe_!_S5NqJs<Hy<W|9NJ<G2tLnU__h9OrN%v7M45Z_iHPDy<EOA>1fx>jH^x|
zAtIm~J=Et_Fh#8mE1J7G{k&hb{JIpQnV??a$y9#ZFB4K`oOxSQQ?sG=cbQK7zL+gO
z0xUJ3PO6v1=T~x1KH2j9eto>r7SLo#{O?=WHxxd0o6YE#%*4b58lVP^0D>m#&l-qh
z796u~Hf{0x^Jb#TpY!~iH`*xQxcv6c#b-x<KepdDxi7xnx)(Yu<OkaEdbT1mGV;Xf
z)6Q{ma{E5deXn3+bLU;|R4>)Cx3^fA25ClJyKtf5;lsq;$6mgE?d<K{y~1uPXM1B~
zBWT<+D|*(f2@?cXPwu&W`*vV(aPoDF?d&}#QjEF-WH;aJkv7k}acAGQZDP&M&5!#*
z2NMKn9Fzb4_3KWPl!lCDptULI=30YBG*5DV0(E*0*Qc#+Xkf7Ub|aaCPwfArMaz~Q
zd$rM9>wrrZ)4t71j%_k+{Qs>1bUMV3-@p6q&1U+nShHr!&i$)aX?1`8e#F6;ZN?d&
zwQJW-IvBe;e7##p$dusZwzf7U6O)ovYj5hBnThq=eCkM95eq7LE$`n3EgS%q>Q_I1
z{ycHktgP=A(q=ghB_&%{+`Dt9=hLT8nqOb!E%%@AR$jh+#kv5E4=0rS6;xG^J~U)z
zV%m^-S#9^BN{r@OM@HIg@%R1r?Pm6w&!64z9)8}j;=&X2GmBPoU((u`UC9#n(@`w$
z@9dmAQ%?#=f}(HHN`dn?)Rks6Zp*!$Civz-$AJS5DXFOsKRrDyR=W9S&$DM~yO}&*
zy?UkcdgsoaeqUYYEx(!t8h3qje}DXzHJdgGadL7_?koJQQn@pxZ_OH=IkwehdzM{)
z4LTBM_3hVRtGbU%N=j<z>B;dk8_YiY;{AK~goFo6_6nSJ>lV{(I+=24`TRPqsIo6F
z0+%dV;=#sxCT-uoeV`NhKr6B?8tsh(ZKe*4)$%zK%&3;OS+cga_HqAIFI6LB<HCoB
zT0hQ;Tkr1X)^_!;FOThsbLWoT+?=k+!PF3~sKM6ExNqM+zP~b0A~!#c%6@leCn&K6
z22OO16<{$jHC42<yy-mmroRA7&DX2pi+0VQFK?D}<H3c9qMb6k%ibP3t-s&qpQLPX
zL`25t&F_5K*w{cPI_}Il-Y4tFE+r(04ld4BSG~nwzuA}%gs+}un-cPU;j*h8x6GK?
zdKMeZst^uIUpb}dN47`@U$C-WO!J&03`>q>C_b+}29C*?Hbyl)BO4o@%{O^=#^inO
z`&7PY;zYroo}Ldo7iK=qsW>^~$&-}822KVZKE7L9_g;~G!Kk34ljBu8F+DXs{qco`
z&JuER+g5~!hJwz2Fxze_!DBGf=W)L%7psx6u`ZL3mX?-*krC6<pkF06h6hxPjfIyk
zT`IP9-aI+B85d-8Z*EH6QTch9#+F5k7c+;ii*fYx>ub0AJZH@sos6wf7k92)w1{c8
zS+3C9_m3YdubO#w-S4AqS0b*h<NW>WmyQ#U2p8+7O`CL>eAdP9x2wBrJ5hmS(RZh`
zG_`Yct=lI~ocJ*+KVP5OCvC>Re|3SrYr_uTzki?ku8*&uU!TSS7KUBBciUd*eVmn@
zeevc^%~j8zKDGQ>t8Zf?qp7J0x)a59@2*`^wzjq$TwF!F!pmn?^hi#gGNr_QUOPDS
zP>2(zLW^rAN*vu^3BGD#(adH>HNRJH-ne9DYJ#o<zjcdi@kNV$K5N53Q^cO0o}l$O
zC027U|CW@Kb8~fVT_Gnd{P=^*x^3IcK-bj2l9ZI3B<vuYY9Ij`^SX5_>dMut3wQ69
zW@|o}q%_?}4YV1ksi|qf<(C3-a(z3CpMy>y41Tq6>sHaJQ>TK)IIF9zckSM7Xkx<B
z>cnVoZ~x=xPteT{oSd8|&Yf!uTRr#FdGF2M4h{_|cM}Y5Y~35u(CMRAd@{Y;#(iOc
zf}$eh_4V=FS8U(D-G5hZe*XH5H7{OdfF{J3FK0inHn}D=RP@rNOD?y!Z`l&zlk)BJ
zXXl!lJsNA4uU~)u-Td~9ZMXJR8iS(W$|@`H|EtyO-<{}uY&4Unu&_`=TYEFe+~ksy
zkP?}RTn00L#8`O?u$<hO!#d-R-@*V;o4>BE?(xDTwq{0CQ&SHgACcVq7cL|SmIz8n
zbXXQY>o|A3wzjsTr>Eq{bH(!$xu(v}YM8q`f_ukoi5bt<s<pB7MsCTNcsW@wa+8Zl
zg3-41s@~HqY}Z-OIGc9TL29Otnxquw028QscX4qsi8efN#BuG~wV-QnGmL(}ZEI@_
z2oG=HwaW^0boI%TCnI*3=_Vy5$=tht-~hw7cXzc{-7mjiJHx(ypL25T&LY<3eshJc
z{(txW-?^36sm$BemWG9dEZDF?AT%`8VD{O`>+WB_-o9_2-IeRt`>%&;iGpg+%FoX%
z?>KvUa_YtIQrVePQc_Y=udA!8p{)%%v}xkx$<14{uSfB&U0~hsqc(Ysx9_WIi$c2i
zmp3VZrf~lK`xpGG*GAjGARt6qPHq|x<Bq#WI<IlHG8xU}nK^T&Mftls6|tb+){GaR
z0`ld{mlIB=EULXFy~){RHY+>3vaYVL$PLhdWnUlP>O{uPGq*DAJ$TUZ;@AEwr3<u~
zeU?P*{x(N~Lv8wL#mOfpOq`e~D6ruAYgJ|+H92czBO{gmxj~5%Pwp-`x09_o@zUpw
z=96~iv8<`r+vA&>x^%^|%P$3_q+WfQ;pyoaurg$k!1S&zuJ!x|I}0DTJuy^OR%R9y
z6qI{`lB1A0Cybv=Uhf1x;~_k*@@QH`=af^Yyg>J}|M+s*U!C{I49{7!W_`Goz5e0b
z?f2bWU5`$w+xGBbA`2_4<<_-}f6L0s9tEAy9RL4o{E8JT3bN*#{4Oak_rCU)cjv{d
zt&>Vua?Uf^{Nv|O&ui+l|JW4@{k!qx)tNIs-Bp#9JD;%p|MaP-`*`wg!vifIQF(dm
zQfeQizw~?f`n7iCbgQzJSF-}ohBB%JJwEZYXf<PE&_jRF!FH*E*I$2~bo^W=qnb_G
zIk}+gQB4YGPGqmWcQ5W_m4`>iZ0o`~7c*R<qi3&>6BjpMTKKeR=M#z2($cWz342<%
ze)jS6>zi$j^Q_2EI&3p;I0~@H*wsiJ?~^UITH-9gGRL}{FMr=pH6OLf-PR@hi=Ur+
zcr`rU)!Dh(`&jVms~w%4g(oAv8A<h4JfB;h_GF2Bk?qRwjZO<4LPDm*-fnMi_r7+1
zp6%;Ro)4Z#9zJ~7FE>3`s4gc*=g;52y4O~(UAr}6`|{=NpjpoTt68R#CQV|vGwVTi
zw!KUFswq=MGEAfb{~qg=mV0sR^P1SrT2s9OeYFm_2(V0VVe^>FyfkjP;k85ag@lE5
zog%BMt9AP(GhDcLudlDK@8j{hy1I`3{_PU!Jj_06a@p6Tmiy2D_N$@0bBUA4R4>(}
z<Ye0my~$G2(yH^{uVkCS0Gcpck!B)w@!mbVryG|~zVdqI#f%BFX1!|6Lryp-Y@2pQ
zwK9v67Xo@QI}%EFLdsAjC8Y=N-}BG(Nh`hk>Q&aCr~37URvbq!vp62OxY+&U%jNTL
zeKlTjHH(FvU0F+u>)^qI0V_i$y*_&Uc(>Y9Ywv{t2hN}8cXV_N`)+<L$L#T8e)}UA
zE==(L=4*WU!2^YL@%!~wsjI4b`n{SaBrMFlHcWff_N`kVKJK@lS16qQa{U_CmOFM6
z<GQwb{(xjvvD06w_8xr<PH`(&u6%sESjcXoNvl&MsMLGq>+4(o#PG(gjR()4_Ye8}
z@#Dljb)~Kh(-$+UT{|@YNs;BH%a?Vh`P!8E)y$bU&+cFG#~YTPRaI3F9zX6LvVQ&g
z;};jZ+g_Mh+~cOq#m(*db<P}_lk?Btz9T18vU|gZ4VwMAx=W7DX7;J7uD*Evy80@0
zHMOoj(4KE-*@#AMp8G@WP0GS8TSUb5<EF%jNl0{rt`1YQw!WRDwEJMf0nqt3&(27e
zl$UpJTfJ%(=z^ev^S0l8qVHdRdRl+Ki=$)X)u&voOfzTB^ziq02aR(yHMzW=aW?JC
zw{MHKZWS#pE!EK1cMl4hblLXjj~@z_mXey9njO8pt$xclb2v-N$hf$=vT|{8UAS{c
z=hnXc`{kGW&7C!IJ^RjM)8p$pA3jVBti8C%wX9!p^2rSu7nSB%m3nPivt$X2+hRe`
zTu?&7gDF+2-?Ou_gswU{J1-2mW!LJ*W3cn@jww^8rV92fz5W_>*-rQI?Wa$ikoaHk
zcSwDco{^Ez)vH&<wk}+#SW;T5Xkv23IkvJb<U~V^-gF-Ri6>J)MVy0qILkZF-bC#K
zN1}cRGo+-YE!wf8;?Kso^~ZOWzSfbu|L)s{6`jZZvLA*#**nEc71V!gRy{x0y1lWH
zG3VA6Poscy(LB7o5BGk*=j`v_?;5)_DDms7t8%YS8P1(Mchc7f4<2at=jQU{^BGM1
zRmaJ2@#4k2cQ|)2ocJt}kmOumZq6rbrLt4U*jU)Q{9Q}bS~1<vU%wt*<l1cjI#Ke^
z$KyMSo_1x-ZE9jlNl!n&qSLpuv=meiUVZ94P3PdNtE(SAf1X|}vood-GS#iDtIPZP
z`ucVS4!`fF`S)zz+}L>dRgt~D{gWq8K&QR_crw{vMcp=TM*(B@wKX#Z%Wc)KXXWKh
z<9XWI(cuskHOo19ZOl%g>H6{0c=WXN_1#NLO|PwqY*zK2_Mz{Mu}gTk_^n&FT)ytu
zvBPuwTno#8->%!(*~x)g2d_b+RXcY|1_lNiNcFB*xl%Gdd}WA|scC4DOar5u%l7V`
zo+)eYXELfaDMZM)A9HbccUGJ1nYTD>wJW3A;>C+6y?%FhxA^sSv71+{jo!|;I&7`b
zT5Z#|D_=iLL^G<LJb6;AcH7pi3l}eDPE1S$-Ncrhy!fbH9{-8mwk})`HWn|7+Fho*
zE^e=uq(g926sYICCVsyh=$3}P&*r6=%?6z@C1YO~^U134^fX;#wI_bBc7|(B)#L2j
zD3);P`gQZC8<%&7M2H-~z5jHVvEhLuZJX22cc~RIZCCTZSO5R-WHx~nAzGkbxP+vn
z;9bEu0T$4)7ofvLysPKwH7S4=w@z|YwzIRVc(Jg3!lX%$zWlhRc6rw%AGO2NbfYia
zx}`PiO19BV&~1Jxsj0rz@=t8r+S@ng-?y7_Htpgj-`QrCfA)R(`0?Oje)}HK`k|vA
zK5TgMuTRdltEq`eCw7-ex48Z`%g)(0?>C>fo4n@vlP5mA)~*E?VW7U3mX_4|mtU(u
zR|@?4`daM$$t6ovR)lDsEM$1udBi2y(8NTAYk2|a61c0LFD{?GRaaeIefLghdhE_3
zSEB`wzd7`GE;;8O^iWw@S$V~Z6#`dJpE~u14>ZUZ_Ircqza;@0pk+yyE?olk#g2E0
zY6rx{<rU7IHEWjEt#4&K1~X^Y)Yg9daG3vbulc<RHTjY}Y%(?#0_o@G9Q^e3^u~mP
zO_}@}Z{ECd2@am@np;vL(%jtq;>8Px<YeVlt5&U<w?2GbOy{0Gdotf%oVsM6eD>C;
z={56%SB8M{_3Ia%*F)|dx%E@k#^%o1xj2t9s+42)StB7K;ZRt(amBi@)f=n7zw<oo
zee6Vv(VIIvg-c6I7j=d|efsppt5;4Q9v$9Q^Zdfs$GK)_uU?@y{q)BJ%=|u@dydRa
zF_Hvj2hiykTh{E^Glx;FT)<IaL;e3cP%mNH(`V0a&3TgR9TFlUSN+Ct&-Z)PVd|^C
zef|3I^LhK@FE20Om~l}_CwdzXBO{~V+x}(eUtV4w7#60s>ikS&c2Gw;FJJor3j?GV
zb?Vfq4QXek0w08?r7b&}yfY^6<BZ84PF}65t_B@=vwZvgt=ZF$Gx_B4|K2&*+`q1T
z>%oJLpafnN85K3_>f0quK1-PPty;B8#d+7PS+g$Oy{lXGcImMVq6tPHx6Z0KbNbY&
zO;QO(yL)<gx{veJ&$4~==+TD@&itSy2@`7cnH<W?&Fy|Z5w7`oR2($Vb7`sf!{^V<
zb^prPR$W>7c8ZtkyPePFbRst$IV$U`zw&v^%96YG+CP5$==k>V>~*Va=k)jO+lRLd
zd@^}`QM#6v)}a$8I#z)0bI;fs)qd<!h6(7@$`yJXOnPy9UX=8|3yFx(h>YJ=vhwW7
z4fizc?Ba@;lD)mV*>@@W3$QS@^T`Uax-vL;cyO5I-?Lfz@$uuwALqWWVK07uZtKo_
z7cL0w`}4{B&%f{ck2f;2U$}SAZt34i*;}@62VELCiIKr*CeLj1{5Bu8*(Gy2CqGvA
zo9FN2vt`DS`?qd&ZQEuR5*F5X9a5F&_9YugC~zEF@>k$4=MpCi29LPQXWc+6ZeFk5
z4hr9>X;Y@O%$Omu`nH#C`QpWk7tIRUaCt`d^>sH*+txBnKG`={Q&aQ9$B&ZrcP?CL
z`1Y+VBs{$T`V=qKpy1%#zQ<=9IZSqL*<$kM=4SSZ6DOKo2hEd~z7nbXef$2S4-XH&
zc=f6%xP9Bp5-ZS^ymJd5svcPT`g&*He;>c8S0e7!@R-l^Sv1ROVL|2!_{D@6gA_go
zBTd8Z*l`y1_^3I@#mx(Te0ILQ{QSCKD_`VYnmTprjSY#-!O6S4%gfDQy?W(R+UwRF
zx;m_K!Qzz@Po{MA_lx@;c>Cf-g91kxtMG+0pmCd%9~4@h8rkJ44m>-ORn5xI{y6&n
zFR^{UUTM#<sl4>+?#;&N$-DJqceOlvl(b~|^5ny9yd2!zvy1psR_@;~@9XO;w)Nu0
zK#5+rFJHcZj-$SM^=d|D=0+)wO?h{%jvPJeyGwubO`TaX_JyDRL|AxwdY-I!`{ChX
zvFDwTGp=sQ9M3U3oMPm-G|2as_{E&^<!m!RMlD&w5?}XoY03@;hBdLfuRW9a#xi5Z
z*)-5<4B5qN*6@_yEuDVWaLrq8hPL*0*Y#JAB;Sj$I2jRfDnjGt+uxpEUP7|M>V3v0
zCP!ZHlhm`ZkpZn5<>KNh`1U4p_CgcT&WeJEpfuX?=1mT$u5om9%zJY!sJhzv-;d+=
zpyQJKSW~Jl9eKZ*Ax7$&;bkVDB~_ctdT_4Wo%L2CLFr(Q+2Vcs;zIiS``h>L-yfX(
z>&FiTU0vSrbuk-PY~QlwK!QPs+KOu7l?LJu!Zf<gzvp)QEf>D(=H_<c{{8-j1_u5T
zmv^6jKA->i&d%aVr$M_;U%bee{?=P<vZB4cJhzyR#QcbRH*aQ^);fYZjfIbo@#@6y
zlgYlmt~ExlJkq{=*P=yABBG*}d;fxp=cJ=tyRS{<5|~h>yBR#XlXq`V=0+Q1<KQi4
zk9ht_{+-;wDY&MM|7?o5UW@>1HfNK8+`cP!?%2p3N;}&ns%=pIE@t-cjp_%MEL(O=
zNhRsr9LpDP-pJTLyL$cl;_chT8yg$Ljx!{fYMjY1>B<T^zGuyvH6Iy-5ByAi{^5f`
zGh3R)&X_(??Jxy<dwEw^R}Bpfhy48YSHGT3GxqZKUU>aA=v-9L{Cl#Z8ECS*{GE)K
zmltSg`{Z}syN}K~I$timXIb?{qpGS(Cu`%zjS<^&Zf<$gkJ1-G;+znbNKjh1bEl-*
zWY3WKSsNUEe0nrM-KHzot|{5t)_NuTFK=sOJ6RPKHEXtY;oJug5>D>AB6~FRn?>Ox
zmUHuLwRh&cy|wkk$&)ju{neW4r4zM<gIiqBB{EWyi;GLedD5|-zP?9iW*TQ?WE^nj
zw@oQsWWKZAY2g9e?{}J)dQZQ#w>PAr^U9N-PoAW#xSDnHE2Dz4^5J!b6>pTnxi~lu
zyt=x2?!CHA3wmCryxqJc<lG(ad&cSKd@_H}nIp3%et+GiuS?FErft6Ys4y~e=F!J%
z*63{6vLzzs{<Nu6BW3i}`x0~G8~z?YcjZcm##FDKo}P|rC!ZFbe4VvYVCBMvifl8^
z2x(2_Iz3Gnv>+@XDypma`MHHVciw#UOKmde@qT&t<YeWt_xEg<3T*iEr^dz2%}Woo
zLcYA*{MM~o0rBzrKj)cB@Kn6t`+Y;^<z<?!!GAvX*H7VLoYmvE{BUx=ZQA!=LGvY7
zzCQ<=@pxtNKzGSG{dGI^R<Bv(lAXQU_3Z5C7^KKRWiqhM@Yqy#Juh4M@*7c6QPs%#
z73rz@mqDY2CsT}6R8)5CmlQ8dd8BieZ@J&xLo0)qt4!C8-o{gYzxMl<?+TMoPMA9N
z_l6E0*jj+rHEVQC%*;SXf$XUIs^#YHu6lj_x^>4uXZ)+rt4MP5-#7oHkgzbQ&(Yrh
z|C`^Ta19X;Z*S+!%#|6DK0Z85OiV7N*^@tX#<(uNm~e5C>%6?fn%C^O?d<IG-W~ZY
z!o><|Er@D|-7tN5_xknlklla(sBkcWx|E-KdU#q|S|V6x#Oy9Rt8~ESmCW+1S*q0&
zxZ)>RJzE)~wPeYXj$e$R6G~3bZ++-r&bBkA@6Mf=C(oWO+O|#X`T6;v1xPH86Jp}m
zUw^#!`#n(Ls{M@H>|Ru~DK>Emq^$<pc&K_f6m)*~kDos+WmjCkdzZKQ;DZlkeQiHH
zTK9UeZnp5&I&ft6`sStQ^p%yB4Q8M9+rJzs*fYwE`?e%xY>{33jB$qB(*J%FPe^M%
z*%xqXYk=mV2djJ9e4gz!R|2npodq76i;wSr_b%_t_wT#ExTS3Fbz10<kf6ZC%q%D?
zoBQ?s4DcG06Qz5~)h4h<&i-L~RbTVkw(_(^Gp)aV{o0u&)q8BU`Xt|Dw_MV~{q`xp
zFMM`Ja*jozQ_;;wN4qx`K6W!NXK`_NPyYVyE@;@#Z=Ox(qen?6ze-6-efW4>9weUk
zZo;3xe?Q(x?zb#mGkI2vzG<Z#gORbZDzguWy#8FJM(On$)){v^|6h3X_%V20SNuMi
z#Kgq1{O8Y~tFO8%XLsqwjf_HH2{AFYxqj^j4mfCtbbTy+{p!_)`}g_l>+3H{B(K>k
z_pQyIaeLpyAV#%58EeUZCcBRwJ*udu$0sW*Yf<;d0<;NaXIyHks@?B5#yPjPWJdiC
z)S7zY1n82iUq80KJd!ZAnVnxrPmk~5!Go7?oeuF}owwtY`23(`Pucl<TGu+L<-ePa
z6ccxx8zkQ{r(ZDoAbE>zpTqeJqBGp~{!UAG`8MJ76^?-Aj?cFXJ*>+XkS)*`Df(9j
zzGF6Hmx;MKXh8tz;78CJL(qE99JA_OYb7(^-PswjB|{LDLS?PX6bub7Ue*P-7S383
zn>Qv&MRJQ2etCCAIMYPx<gW)09!xnlH!o=NiL_rX4`#~jbL!L7&^WL$`MApTr%#`P
z&W)UKG9~ZbtMyII%^QoK`<<C>&j0)S`{M@=G-S*@JzXEV$N!^4`)2p7EUinIFT0j5
z4eDIBOl^*R{k=u^?%(g<oPIv(>#M7L@4d5v_QdE-k1<zOWwo=jTa>KJ?9(B0{j&1k
z_PEBz#=Lh&YEz6P4;?-%C@Txv7nYKqZe4m-%k<*EZ}B-(rcRC2ISsnRaz%)iimK|v
zW4+Q042}W;VPS2cqmv|(V+0c>&6}4eILBzCe)X}38$X`|T|L1rUn7v3nrcz-pdsZ%
zL}H?%n10-wfEWFnQ;a0T)<&^1Sk(R5anxw?$rj`Ea|yS%<zBwmzBxo|>IyRh0|rNd
zWi`IGCMGIBcYb;HeqM5-ukhCG+m-e7&YiuB)F+v^T|(}ylk0Qu74NEeo0m!XZ+CuD
zl$OY0do1XSgm>W0pGGxL8asHaI5HFMof@Kkeg6g?;d!#-yxnge{e3@_KpFYohMTUh
zUcUxiz7E=IYyazFKWO(cXb;GNzu)iYm!4w>N26t%CZEufcOv`|^K0_-vu{`bp6;>o
zdGa#$h6<w%O?Q@W*dXBEFE=#?)My5c6J+1xK6&!wk8j)e_kxyl-MxEv(NlH*c}J4_
zZJ#xsOY65Reg-PyCY>%SDgqsgIomux>dN^!md$tW#IUflTW`^KS9|#T$Bze~707Sp
zqO)XH{uR92IcxT8)z^xOih1vjl!8_b1n%hYTH55cSn~gQ(d(%}jB4BCnWMN3B!B<k
z$S`?h>2W5XCF_)zeq*&LdlRzy>W`b}>(qAoa54L6K(@C0_&ooA&%b|l-KlAtC71ip
zKL%PaeC_<HsoJ1b99y<+i@LHtW@ppd=<QW+^$#vN<l^S;ei7U-YS8S}E#>7&IQ7_X
z`GpGsC#$lvwNXxOdFQaWN$_dzey7Ug|JwzN=P$plSR_4pr+8@W`bE25|5q@3k@&>r
zAJ;y+J(1#|5T3Xhv_Lw2er;IE<gg-LM}dN0Uot^`e@RKnA7}IHnn8}(r3;>BmCR3D
z9^fO~>!utz{}oGN_U-7|M>4y&PMG>q!Bq2Fg29g5|1Rf1l~A9Ir4o2RXm|PhZ?is3
zGE`JltoZS;{Ud0pjNRkV&`=3ExoLY|+xpJ+Q9BIUxccd|{^1OhzU%I8ZlJYxHlI!?
z^YuPIp;F^sC}cOWG>B0xYwN9t0!sNp;^OTG4jjn5-@le&^0jMWC1quO*Z=<gD=7T=
zy1j{)zyI-r&FqRCObnpCA<fO8+ed}xp1+c{_3DACxBK@eFZ+Ds<OlWVK3}UlwtjFc
zj{#j_{-BXv?!fEy`|bYK$p**8@om2OX4?aSnLcetyTu=a8tGpbE>tuzH&?c@y0!3Q
z*}FS0uVg2`-M!xQ8WU(bY`KidrK?v}Bd@<K36?6ia&>X>xTel_87a$Ld~-d~qW{pZ
z`~~$tjy=&9J{!bzX2sh|_TF0diNZg%Rod;IzMKXwCDTL}U+kFw=ZSj7&!^K9&1T!)
zJtynB{yOM9tBMDW>>o~PuRrrbIs-g!TPeltqw?d|FRyFMtxjHydeOd?K{#9Z#Twr~
zv-$Sz+qY<UB0nGBuH64FeXCZlKK$?RZ&%@9Mo=sK`~CX;*Y91m)6(Ml`SYhm`MWu;
zwIwAYSFc|6@b~{7kiI!SAwgkV-rcU+-`^syoIZUzFfg!j$`p~^$BVwJ)UeGExNGI-
z#X7^q-Mu<CVXFBi(S)F|u(UvbfB)?jep{n-laiCci+v4dpS|$<Ys8L%g&F~ltFK1A
zZG7l|&wXuJch=#<hXq&;zC1s5>+`#@in$*@ew<-nZ>JZ(FDKAksuwiVn3J<6`WHij
z>5?V8ci(=<AY2}+9K|i1nVmiRQ*pZP7iAlp8ZSs5SaCJ$;>XpC79Dby1tn-Go~VB3
zMTOw>=sKp&37<-|UE&gt+-YC5?ES*p4=Q5r``KD!e&rW|>+u)sSFK)Mc)#}h!X-<N
zTwZ(UB52MYw2WN7<^v;W`{v6sNYtpjpL6hi;x#7MTeog4Gs&y2-tGLGd5!;*;^!@=
z7c5W+Jey(^x!2ijqPipx+n)dbeorc2(BIp8w3*-T#io-NF01P6`)@jT{?3=#_Vsp;
z9zS;ds_fq9v2XdB!tW}7R<h*?o@IOb^y#GQ?tLx%cTX;1`g3g3?XOjPU2T<>owvL@
zax3D+$s=FN^SKNjZY(Ye0*yfWX!=~d^?BXJj5%_b1G&X?Cal^0J4#zY!C{l0Xv;I*
zHLXs)tP;LQ&(1b?HI0vtZ)t1ut9<iPY5HkFadGuk<)x(yH*UPhj1p?qoICD(3KlW9
z2VHv3xz)D*;LBTQ4SLJ`_Zfi#_M+^XEn7rZhpkPj=$yV{<;sJ%wq}ElbnxHq1S;fB
zlnoEK9GYWUtn&Ko*|Wh?+gGmi+$1L~oLnls(zE%%+TBIFySG}$eO`CzNw3|X56)k{
zed~Ian3!1c<)Zt-5G~saQ<D!JKCG(V#>dB3wP3dO`DbTmyPmIicV|C0-#-7l#JhPd
z@6QEjE9HmA#OOr&`}>y{s~b;_(GzF&=;`ZQw0iaFM^X_>gA@%71GoG=!Z3N&DlLg#
zx4<8h%~@xBxM69TecyGN(3eErD;IC=TLwB^F6Hjs>rvO5yzWRod!#YdtM$YQkHFeh
z;E~)Ft5*wOef;Q=%KGlTo<&8QQuc1yas_2@ZsP9Pyr0oiw*S9%Iai=^>$b+r7NMIZ
zm7mo?L*vO*EiJ7Lg^%6tnVdfT<?GkP-{0O^)c)GCJQ_R$H>(iTQNDgX+-S?<Rja&A
zI4{RFDLnY~_4T4%`}f-)I&^4Fp8E9Dpc%nc<z;17SKEz~l9N?mhp&$-jpldxrlGAp
z`Oloptx+|9U&l}Xqf@E8((?&}dem;vz@3;*gu<%%R;65j|9<<cbocJ$4@<wfm#AlE
zXFG%DPUWPfvp-vP>-_xrGtx#*R<<>6{q_}0mo4*>Yj<*T(sANFlV*JC^y$572VC^T
z>)$@CEG@cbXP=v!>(`&DD{^V>{Lt*{E${05JzC!}ZnIavr=Y6p8uI$pE2r%2)t8g+
z?I>hcR#skAm6f&Xa`G<ku&`+<Cr%yh7Js|1Oa)YtK=7iO%NIT7=h0W(6uf+)!1LGp
z*&IHUXoHfGOWe}Edu64~^IW{WyO&2Ra=I-R++Fr|(wyaBS(j^?ws#x0cXf9Q`<^kD
z>IJQ<c)|Di+ltkzC+`WabaFbhq<jh=Kfn0hi@O#sWK7!}S!A?qwW^w$)6$?$wJ%q%
zTv@Pb)1_Ck%U@3W^{Xl*EG#J_gX7@AgD1|MadB{HSblp}sgIg4xDLyCer_%YA75Fq
z`#Iy;XAPu!7yUZY`7{``f+8%e?c2Aq6(L$jjvZ6d)I9n6ebIZq*Von_o~j+L(^u{6
z><sEkgO=aF{08cU&pyX6`KATu{%zaDAoZVHMuvuwk<o+q@87@Nc7mI;slmCO?_iEu
z_q3<apI0wfJoEJV^XHXR&gYmdUbE&*(%dg!N><-aPf3aR!}Rpl*6fb%?#&U$!wj0Q
zY|L5KV$aLNvtZ2{p1E`92CNM6fb9M|eeC;`+s>JJ;laVpZ{FlAKengx^RgAoLbUEm
zB_tV0sJvdc@7gS%(9o$Vwgv_l*4A2RDJwIBPV~E~AGfDNH+q|eX<B09!WC+hPv*!K
z?{Rf-V3;&{a$sO!Vxaj<AB)OQD)07wkK->*o2$UFV%<77UteAyHQ^E~StDcPbe{*x
zpb`UuCoV6Q(p#|Psipt+he27X7DCPYQ%fsj-^cOrc>k}<HgcTxbH?NSS6_XSp8LNu
z@biMJPd7I5JFfN;x$54kc<05BxrhI1JpI?fd8e1-tyIe|z1Ap6#;s26fd@Grdl>U9
zW81<%&n@}BV~Nx`XMs7pU(VfH>(2hhWyyalmQ|Y<1iCpd?rDfwcI-oj_^<Z$i)%mV
zNLAT8{eJLf*Xi=)`^PVA|1TxE>$&Y+E<r)T%9+oerOmOe7F)Y^?S-tZ9esVrK0Q6X
z_n%vUORy>j)3-M_m4B8`?ep^RIIu2u_lBgSTq)`4%8H7Kf0pg4t*u?LW{pc>p&@8m
zgPEN#q2R)=@(rCeH8md=%m4K#0xh48t9&ZjURC>Q<#Lth-$6T*#r0w~?23(wk^+rL
zy!;Ux8~ftT8_*=xtXZ>E@=v_zShr5k=Es9(i}H6e|Bv;7>Y@{VJO&$;^!540_2WdY
z`p>iJ{PLxwUF`>VQ^Vuq{oZ<~&z_xIQoWKvc=5%KTeqUN`}BlpO$8-yPtVSbo1i0W
zZL7ca)Nfq6-$<$#bZ}B&TwGq@|39D4Z_K@I_T<TviWQr0zPz;5ds6wv_$?V1dv+B6
zek&y<rNHrMx9<+4Jr7@9U2ReEVS$E*s-hxezuhm55Ur`FznKbWZjAy><t+D){-@|r
zSZD~kyX3-!fZ4ZqR}1~i;W99k-~sJ`2#Ac#4E+CQ^Z5<g*Y#4;(yCS%e+rAQ{VJN3
zmE}@8*RQ?u^RvnYi)UshWjKL`a9_VZE`R!I(d_3}dU|-~*i;t%DGUu2EwP$=)M}g4
zowQdQH}BXXF~8<h=g|sv|9LK1Sz4f7Y8q3GziUsQKVQD7sp-Py%gKTJi=J|s<=%So
z;q~R~*VTV^Z|msb*v?|yw{rFB$!m5SYpmYBUEI~xby1av2ZxiB)17PW#z{#@3ogIB
zaPMAT;QpGQM%UIvKK`KpV%Dr#0kN^VtClZWa%RSdO;1lx?`HC0Sg>LRM`UEAhmXjA
z$F<A9eEpjE{@&h2=MRF;Pyuz!JUu<-UV(eGpg8R4$VfBbKCF@RgYC?rH$S6!87^on
zHn9K1y886hQw38@ti^9llKUp}s9Apdu06Yc*XOd$P-(Gg)cAjP(XNwsUI#RE2EFS)
z^Wi`HNk#vI?uzqtmQToB@YS>7nmVJ^e$f*b{_659W1F(||Na&4szlQqYn+v<fBrh-
z+V-weg{5BDYv&i2n5jxE3-@^ozS=DU>Z<i`6j9YZzi{b)<K^F9=dRoKPo|jZo$G{K
zJEhaklr%Rt=k4Ek%tt_4y1TKFk>S9#wb37+&CZXC{r=qkzhzw2%cUQWKYjX?gP(u?
zH@TPRuH3i*nzm<T*!O+!`-eN9r-fHYTCQKTh{=1Jj%58G{r{izD}KFPZhPb6nX6Z>
zw4~3gWCNWm`uFV~x5WqB<?A|pXPZ^7*nPAAy4t+&$L;?Kvh&HzxFjKMo_FN)dHa6Q
z!lk*-#RLQzz(=<~eb}i!&%xiHzwZC<`;Wu-|C$=>sHQcQOMg$o-``20p`v!b&-{C@
zd*1f@oF~0o>i;~Jzs+NC^4z&?H``73?%fNzIqiS_w|Ca-I)DFX{-LedVmnoL#e$}g
zKta(v(E&1Bvt)O;uP(iomEC^d>ei~Q>$0}q+NI?uWAW;cQq&zMR#zDX=fn4;oj(0;
zmJjb!DQKLqpw?cVU!Fg&_TA))ox7jd&A-lG|NpOfpPcQgf)6`qxwyF{ot<S0y47Ur
zy=elaKfc}02j#ppD?Pn+7x`Csa45D+D4+eSs&jAZEYs|^XJ==hKI8A_cWkb8`4lZ}
z8=IKC<5Aq)+&klUtqQ)<s9|Cfva;%md%v9Rle(E_Pn-Y^X()(wUk#hSy)i`V=*HyZ
zDTllpx+d;mW@c6t>NE-1Ts}EO>*(9t+f$#-o;7RVRQo8qiVqI&{-m9qwQ|Xy88am2
z*i;6o?O|E*W0I7F#EMCO_q^Rz{+>@(R`!}rr%Ti8>+7%Y%5^R~H2wO)-Ak6ZsHSGm
z3eh_H@Nj!7$e!<Co}8TQ;p=<V;jBlpsGwkDx48bPShI`^3QL)ub0j1s9h%kG)s<u`
zvS!vXz5cCRO|=DMb;OjdtY&TX^R;i8Hua?0x1i7!uFkA8TwGlh4GaSEBK70;9GGAK
zFY<kD#;oq{?lXH9Em|ZcFQi%Y`I+xd#oSNdE=~}+n|<@<&6TPDLFtf#V?y=cyvxga
zqh1BX$L=bbI5RvZrpJ4_o@QuYgwC;-mzP_<U%auXq@<;}x%o^@r%RKtx}SovaWM1N
zNvdMqACJq|pWywdsi$`g6naeE9EvRhPH^JTH=V!gPo|#O##w#ca)u8>|MHsK;=23n
z-t@SeI`mFSUU!|hdG5bP@5|?(woTVqv^<x+e75X|ysskH+DbFqk2$|q<9>Koi)-zf
z=h{5_6OX%Wx2-bY&!hi4Ss=@F<>7tO@||0F{;TL-C^5aFr>4gC?%g{B0|ST6X=e-G
z-ZJ$KUm1Av+&Q<fFtJUWHqB5FcJ1owno+uW(<X(99#=xVKgE~4yJHDzmYA7|&6_uG
z);hjSms6)tM?P1oe7n)}t&x$@h1KEupeW9py=l@UAt{4xjdymHa_dHKYiVp`ytOsE
zeZ>k5-|(0AnzpvG@wHz==WgG=dGq0&#m_<8t-rj#AHUM<vYMJ&#LgnsMT-_0<lNX`
zb$#KbU8S$DSar<Z)YIGh@a@~)t=ZQf{rvpgqWBrlt?l{iODt!b<xa{J_w`5){JVS7
zo@{MUkak#^-pl9cbx6%BDg{keyST6{H=1Wx3%aE2MC>vRktMsXt&Mh$j*d?IcY3=1
z>nnvD^mKG|Kqn}dN5;g+)cyS$zNhYQlx}II^pRu7PRYjZo8+Q&Fuwlp(tTWeAII&j
zYJKx2XXa1a>Tgqi-^}CyjgHm++H&Vy!>Nv*o+;IJhQ`LtOP8kZJ+-dn?X9g+`+MA6
zT@^JoJym~K&3^gn)uGd;z0>|ZKHi_rdvU_`iLs&fr%r0Si_ZNZ-JE`Y-qi|SO?`d$
zf`ScF*)CG6FI@_X*;667+<*SGYP;7rHa?CPX1XvVgx}!gsZ&Y5#hf!&?DPBT_uG_p
z#){u}R(5?@eoIQUwY^<gS$Xlj-xrtg$y%M5D=#C{vt^6Pxu+oC@bW$USTRS=L|jY^
zG~4oZpZm`8_i}OjYBY`SU%Mve=H~WQYj*daKQ%HI1r85wlb8F=mD<C%>cP8rdf)$c
zb#yqSq^K-6S`wuB@6TudoyRAxU8@_lH7oRe)vC)A6rG>c?bp}RTJ`aN%v>cUrK~@9
zrcImn=vc3G)*3-j)WB2wr!vjSPaZ`c>z}o*&FuwOPC}|dz{|Hey>1Q%@_#%pFwI<a
zU$!<XrnNEPpF>fM1c&U!)j#KFWFOqyyim+v{O()-1&hCmar|g2y;pAhc;k!r5>e}a
znX9d2y*_c$`P!1Q(2kCd1HZn$j{JY=^5xet_wMd4Pd&9-vm*Iumna86KRd&o%Fk@Z
z>F3sb-p8r<D%etDL2GO4oo!359zAm8!S46_nzwH^kJ_5WT3lRw<MwUP?O!v@a;2D<
znFB*Yu3WgP_GB&S2$yRO?O|bIpv}pk12sWs&F!uF+SJ?I%a;A)-LDsm`)BOa^PgvP
z@X}Im)98i&SDc+~e!Vhb&A!^-N;Woo?mblI<KyGt;W@H=eqGf1BCFC@Eu6w?S61_s
zKK%R>bYYpCO+`cg{=Z=>9kaZ>y*E~UeZ{sW_HajM=fP)ZXB#FR;Q-w%eC?XpvuDpT
zE-qqi<B@Fgoo#lJ;V!sbae2xzYn?;#vnNkl{N`F2^7CnVE)4<=!xa`5zPP@A{++&P
z(9JxYoPid*%2$W2wNO8lm7Tq~_V+gqZtlsEVK*PH&c6@3+j{-RIlt6;`6UcMcYG9C
zCoWsQ9JEBBproXwy`6o|oH-V(?o*~uS5{PH)Q{Wau)FMSLUwladMh)rjT<-4xu&V7
z*S2omI;pHLd6TbmiZaZZJNIf>`->MDE-o$#N=i)Iwr%_H>66p#ZMl~J7X-${^vpKT
zfAsC`?V{=0TmnI1fq{a{`}X_Kvsox#%UDrW_2}K*-D}$2f>w&u|NSa{tY3b8!R}3)
zjAmA@dex%;enwR|lg}!<j({geyTt{%j|y<S5PP<N*_t&xot>SaBNr+vb{uNoxoz7v
z39FJ7v$DVE8JMoEoT90BJycv=9CR1w!=hAXpDC3F0h8M}>Q9|J_w37u7cVa_e{pkj
z`rdC#J<ZI_Hf-HGwbCLmDhf21^{|=Wu3_@z$%o!94bq%vQ`vOjfWyv4=e5z>r*WR2
z`26GJ;}u_C2+G-3wLCjJ8+3AI?yW5kYif0MbX*DwHXM4N9=ogLVTfO>hl)^#i;|0*
zo05%9%)45qfR6&_Pn}wI@YO;urbdQlcK%~0C#$DUn`>FjR#{mII<@x4|KNy-j^gL%
zPRjN+9DfX2JGoL&QHnV_IvRBHdLDyEUY_2!_xJnv)&5=-y**EWt5s@+;`a9|0|Ns;
zeEnMc`d&Sv_Hp7+bdgOmDqFNBrfkB}|6R|P)p?xTzvhY=pW3XqN0w=CaPn{8{FO`K
zr#SyPU%SJr*X-30yME_i*ZIqi=bt@K$TV<Z{mt6bl6&D+jp9GgxHXeLndn;mWsi{L
z3%dR9-QC^o`ulz~nfk}agC^Qn1XpT@uRAhTJ3Qj^GT+&3%*@O?Ux&-TaZnLjxMxpH
zYOWH8;;QM>ryu7DvCO%#LCSvp%9Sf4b`&W3&9P9t9A>Yr&AmQ;|FO5Xw--J*z&K;p
ztVgHy_a8ab%Dr&$;>!!xH%>UFV{I+n&M%*~EH@`dKu+%8wJme2ZintS&*Wh?{(BvC
zA<Xpnx|Nr=+1c4yRDN1=>X+ijpEWgqzh1Yf`C%|=^5oYs=VqB^3kV1-m~@c!s$+Dt
zw08J9m*ai1A0M{M7p?o=DXhLB>#Ek4yt}&^vm@%u-`_jBDfM&#sNrxLbWN<he7|=1
zx`dyfo`SAmHp{*B<=mIo%HV7{%XM#kHmELZX<^y9Q1;=&hoI|^9z1x!z|GD5;^j-w
zJrplrzVz_$m~h*Xe?`Ry!=fi1ORZSGzP~RY7#OIbr#CIK?Ek-7(B0l=XPGuHU8?%!
z>sQ5z9szN2eTNP?J$e3I+1OY(GBWZ`{0<o_D=P{6IvddG4u=jo&3qcPQpC{Eu%ok+
zasK)CrAt*m?|bp`rK64*Xx&F@YO02&rej)~T2OHCO!;hIAD??O^{px^E4Qvwp6WGm
z)+{b|c6QS%D;}z-s603^QJHJHHrF}J!bdK>vVQmL|JQEGyxbNnD^hyo_QquP<!^U_
zwi+B_?{PS)!8_GONf2~PU86%o+SyqPD?dNWxU_`xbEE)Qt3dbB6X(ynyScFm2@8Mx
z^Ru|)XwuG9^W0k^cXyQrpL~7d{Q2iw;=H`NyuN+kcKPB($Ls521%-qT&HDf5rm>2u
zswPk6#Os=Ip^R#uPE|(Ny;#jVy*RzH((=-!OZRRz%sp_x0knrzHMO#$BH;kTQ|UvX
zwKji$ebrjY%%BsuXU6Bl*Ve4j`Sa)V`3qOCwys;Jw`I!~&_+>ESU!2OV9%aC$KI}8
zyB2i$wx42_OPH^s(6(*cOxyZHiV6xE_U+qur`omAfx*_+w)M7I%8y{@IoAKZuZQI4
z=fAnV-T&Ed-@rgYK3OXkc6N3PYwN?eZb`ARu}$z=dgA=~b`KS&l9DZlKA1E*G&nZz
zF!ieb@<Q-)c}<PYqsNaGMYv{G>lPOmgQ6%rT-<3PXd(`@&?72J>e1uJg2KX!Kge8K
z6KP!X;zHx&-3P@)L|RUq@OYNEVA?dX3LCj2NrqfpToWcwZtm&niDE9+(bY9fIWfWN
zs$(#yLAKm~zLJ(!mubAx#0RgguCDm;LD8z@1%tQu@$`4)u(bf*GiJ;HjRJvsp&lLw
z9v|-)-3PkTE92UlnO1R4r@p?t%zpCZ$%=n}cAhcnbZOfE?-%#>yt_`XudRLf-~s5;
zoM#ofnwpMTSz7aKtJ|(zxx%(metPxVM~{-8JbPBeC8h+<6)@so_M@V2*}J%;QnO9C
znD!|i5z0I7)f(lSko)59fvu}%&c4dVvGt6o-gK{{C-iGO4{dV!P<iWuV8lU>8*Dc7
za@<QbRd#$&^IH2*mEpqCcjkT%Ra;X#HFUb&cP<gAx^*@|rDWRf_dScOJ3M~wx%TOv
z7^uY%{z=Bo>dq~8vli!ezN?xCR4gqeudj;@&XSgwm%o-^(9F)i?1PY#)Xvk>^^J48
z-TGu!7VJH7!h=W3q@(!vf;Vq+K<k96zr8tlb94H`M~@aw`X%&f+s@kGW~<}R+}T;I
zxn~KVlatejf4|=|Gu*jzr{M3eQoq|jfBbmx;^N{pnTz5;%SZhD`YzqxxqJ8HA0HoY
zZJQqQ?X8!Wmy@F-<C`~cE-Z58-q~E<eKe^@-hN*k$Zv~WxobY1RKKw$GkEW*m8+YY
zn3nl2TDVa0`L-v@ZaoeA_uC)ql|G(%;lrm-MWCx{v#+mP8(u3N<mt%?I%M|m@9)}g
zu1CaHR$BJSTDN&m*Gs&=ulCH&R&a-8!mdROlcP9VoqT4QaMu6%*nWpWU}eauk_C^Q
z;^XD(>go(kLi8?zb`{;bch92uS<juPLY*v}oSYsW9s#RjQcZJji3BhA19jfA{~Xep
z=rLi=oHbXb-)MWaWGUybU%%#DTfJ8K@ofjCi6?lkt@O=ZzjvG8t58iVvDZQRu35hx
z&6_{Jf5r@nnLm>@N)#3rc64{I{#^I<%NK*RGZIs6H>}ZYS-PrRRlr$vSINt!3l{=r
zHq4wbL7+$8KJJ~_D?Wot@pGyS-yeUDt=#)5gspaE)1rVSw?Jpu&$FMZIMHLm%$bqP
zb8m0U?G9Y*=BOdEYDd_AS<}+6=f5`0IsW+I&6|=BA3iiX-P7AE%J#!^=_NMX@>9F}
zu6>U=^tJAN?2cu(Zr@&<e}5kbAK$dyd)D1|uBoZHuqE?y)OBxf?`98`Ni*Z4qPlL}
zh-ghLi;<9&O#JfVqF1YT*wlIR`o4VmV)b60Va=K~51v2&9@e+Uxaf&TN?O{fzxSrk
zoVoJDjKC$Oudhj16f9V^YI#|WoqY1Ko`WABAOHC2srSy;BI4r8Mn*ytCr->-cenm^
zwU#0**KjDd2rSBybS<A4{>kU^)e9Po_ZiBLEf$<#JK^%LZ)(X0pJ(PV2+20G%J`^h
z#QalA=3aDZpL3>Vb%FK5FyR|gyzRx8&nK*TeCka7q+hx&mCv*8=5t@pEHIe4q+q9r
z(4JGjWDRHTSJ?eSFni{@15#&wmoLb@tiNDwDi?!>R&{SQr@Vtw?eF=v;ZtW6i>#Zb
zZMyA$_4juVk9LcD_0OsM@*;5QEi<MA)8p$ng@uLx{QZ6(bUDy8-RNakzO@K^<>ujG
z3Aor6e({0L$&)7~ED97>|J}WErRK3-X?A~q|A?q4C2MPGrHLGlj*c9Bd}+7X_Emgj
z0$tj(HhR0pk(NK|w$;b>t$%lO^YXT=Pi5Yoo{7IKo<4h4bT9AxJlle@vSW{r_k%8w
z(23fzV&N(e5sR818!p|Jkdgvj6k)n;`}s3xKnEm%_JPkdo4ae*t`Fb7fre-wzI=J|
z3}{Rdbm_#>*UIOo$Jcf4t^TfLZ5^%pR1>t(Yfa-!UmqXPee-s;zY?yki8STgW?S_o
zqvqGk<u`T|Dlf17`TMu|Er!W&-sFHL@QfPWs;a6!eEa5hex7Y&ZZ5C0v-6(1zfysL
zfgBth35RYJ6%`qjy@>#ww7YNLKB)>;a2!90T{ugw@x6tyv9Zs5JK1T|rhU~qe&h&?
zaoU-N-d^9i+umPT=)Cv`Q$l8Dr)BZ816QwZ{Wf*#2R+sqTQV*-U9O6;o*;Pi)alcv
z*Dmf0%E{4ro)VNQAt8})YKo?o@04rTueZ0hvM#Tk%*DpWmT`aI-ZOvF&(Aygc8&H_
zucvGQE3{hN0vkM?Wtv~PJ@*R|KX&YxglU$@v0iEShpJzfEMLC-gKfw&$DNBxdwY9D
z^Md2z^uF6%n{jylnKNgycxqRESvO~M)%SO6H?beJk>kI2?_NQ9`SUIN_AIanH83<h
zcx7d9Vp`fYg{Rls&Ocuqy*+P+W%060jMIBt12m3I(F{&VPY-{;DJCZ7!^3v@YnDFC
zHeR@P?N|$^@P)0};lAOnY<IH-QChO4(<hZjUJlI=nKk=YVchkDDM`%NmXwvbEk5x0
zr2OOesn5#(O#ZXdr-GAV%CvL^y=wb)drF)mE~#rw7kO0r&eO*C_quDfTwBjvJorn!
z^|beC<AT4T_BJB5D#CG03`ZZO*m&P>@YcVrr21d$l&UL-uS{=JVbI#&b+?y@#9S>A
zEqHN3aq0Gt-@k`fNjEw)xOR&@Jklu)y3{!#D{EDWWQ)L8!S16!KA*Q|WMF3J3%N1x
z+vf9j$y;mX&2l7?l9E2WUcW!-*O!+PW;qg|bKg@>PXp~c@96J8{^sW9nPonp>uB0F
z1V61?VONnE`}_Kz>sLz;I5;~y*Zh9For8npz^2sGE8ec1B`PNN=-S$7ul(;{ug71n
zxC<KYkBN!dka(DFC-Wsyaq-7zW*Wb^xR_l`C!%4~CL_@4vbVS82Jh1AnlXF!<8J+Z
z0g;toLAyFZw+sD#yS<>K<jAL|r?X{bO0KR7Ehs2>5K>lCv&TmuI9Wlg`{C=?r@8b6
zxmthx`Fwujq)APn^LaoQ@*e3F2K81!OP_9U&p-b9`g+jFq=cj-Bg3sNnay!~t1@4N
zLTa9JR@NB>DJdx}H#es*_MdMj!12WXN>I!B=Z8<9<}QAI&ULby@2k-Mb91c^pFhw4
z?Af!gTFWPG+g3K$s^jJB*U4{gY@A_~$~9-soRFaDyZ$v?lCZS4F6NrMfIaZ*@|Pck
z7z&Du4}W=i`QkEP>8Yh#-rd=0{OtUE{_O1RsZ+v3-{0Gt9oydLYo@QSzw>kcogIqC
z{yJi-_X^uF>|CgsKl}T=>h;%NOZOjtEF$4>uNKsC{rdH26D#+Hh0g50;m_wPzW<z>
zmv>I{&#Fm_7caiU9%WivCfeF*@?_`cHEVc;I+vVF{ZwJ&XMZ7EOJ=bmkAwk3^6|d4
z;WyfL?zCLyGqWl0?ykan$1YzMuB)pnC@Ko_+~NB4`{v5e&#wOd9T_`g)~rS8=jZ)+
zGTHyZ+qb;Axo3N=mUC5ARn4%gwc4|1&#NypMY&o*W!H|v$01@rmSxu1$=li4%`nLn
znq`(7_5M>x>Ho*?-o?Fs9<Cu0)WC^Se<-<EUG()0Ul_RI%6oR(x3><z{knDb;+1v$
zrdK=+m1WagPbY1zTU}bMsnT)sPUq^4ay$N~SvA~Z7ca`&#p9&=^L)o?m7N@&(mh`e
z-RfVORLGU5#&h`Vj=B?CRROPm<u5+7s9IyX$g0}?&TTx2|LkghYzS(0v#tKd!!H-|
zr@rL<y}2(RxN}r)zq6-ua^_{bq$3<VU#Fy`JoxeP@tG}~HyiuSvx!Xp?Jg}X4N9h<
zb)Mhf-7S1_Vq*ESxh#sOwDk4UeP6$Lk+DK8e|!1L|7YtxGcs0OV*X&7eT|1(TrXsY
zje-J0^06Mrs;a8Bsh&%N-rU&8Y+L>9NE0jflvVDfpO_rQbRrn4tAAHbU7fXb=~7Vf
zy=U)U&@naTvbMIipzh(E(`%%JE=Bx#U;iI;xT<k(T3Va5d0xWZU8SaV<$@e6puwPb
zcXonr(z~;>_)2^;I9*?vUF0d#+cS0Q)HCAS+ukT>2yk53o*!TG;sRs&`+Ke-AtIkX
zeG*xhpOC;19v)uu_ExCs+-X{tmX?Y4_Ec7Uc)+NntgI;1X<_Sf@!B=F$!fj{+1cFI
z*48&}-aL5d(4sh5=jd%Yozrxql}t@V`{it%l9H5MlqR0(_xkkVXH7&z#DQzq#MVY_
zby^*^HtX&(*KRSRxnHKf42bsh_vi2H>ofXXT3R|)&s$EeznxQ9?ZK0ilRbQVrtI$9
zy7jB|MMIy9)sgXCLZ??>zIH8d!r$=l+s;g&?u>;6XumjUh--ED`VY^}N`sp8_u6;v
zv;<x3-6v~pmeJs`yX-CK%EZ^#*K70a4G1-usP^G!&CcU4wd?rB#Kc})TPuC((xr&c
z-rnAU5fLYT>3FLM?fm_`%IEsA0|y-Pe#V^JZMt#e#)&UQ&Z%~IPW@412PzXmMa$XQ
z=0(>xZr@(7K55_8!gr4@Y2LqdNyydJl{bpt^}D2<o!yHY8<m5Cf+ozG)wN}diHMlk
zq7^GTME#boUd>%wTl?bm>%*r`ag~*o6_k|JJg<{5H8Pr1?V}+*Cp<p))|QDsC+_l{
zZRRyqQGnyZ+Gz8c=L>yLJ_%YG^6qu`)xDDzE?ju1IKB2=>)pF|Cr+Q<e&Iqu>&Z8-
zcK8RXhlhu6$-2swn3xFa+E17?=}@M1b#*mpwC?QLwSMn+PM$10XU?1n^XK;;@0VBB
z)8os(x5u%r&hEJpXdL?4Gd6Q`a|vl_?XC6R-rk^#JCr7JWM*c9j_HVtlPkWbrITX5
z=JCgh3l}do_Vw}k`1mAbW^#Iad*8Tq>(I4pVXBTgy`9shiLvp^^_-h){rKEmYtRMN
zYaN@99XkdJlwD<SS8e*OQYmuRdgbG~MWL(13Q9^`LPA9T{d_Ke<ml1Ded)%grmc$?
zE6<rT=fR5?D<-{Pb?erx51&6DUKzYRVzEQ$)lI3V%isM_0XI)zM2O<@9~+mgUQia~
zF(FKV$Ge&FjE$T>H=mmDN1eaNrM8zE%w%Zzd*-3<yUZJs`|k^cPW297u;Xrb#G)N{
z(@QH=FV4Ak`O)jc7jw29dMbGG^u$=1bCvspR!Yot{cf@T|F(%9rzb@J;z`>z_sXvL
z=;-JjyLT(==<w*r?>jQrx?F@WFLdty{q~=~&oE3b`2Fo|+bT6hmu4nrX2y^$)t|q9
zox0oa>$mNj)6YMXIq=}|V`h2z`M<)aWb~|Jd#bc#pT>bFZ@>K5`02i`{l6c{t#6Mf
zB_|suALCid?!34D|GrCKSAbfRpkd%IU%t$!tg5Pt*qSApc4kK4`%j^7*YE##XjAHG
z&^4+%PpkXRY5|RRT~625((<}`b@lWQ9}3n)Z||FV?c&9QQ?<h%JbZX?Cr@~IxJ}KE
z3G0gUHM72Zg68LrJzL9X@bdQd^={v?)6&@T^YbgJtD&PgC(fTwx7sKzC3Wb^6_IDp
zp7EA3uUNXYHSg}Oh0)vdG<0=c!@|V4xVZxZ0vaYw5_<9CMZ@{$&f($WyLRm|Fg4A+
zuz|<h+nYzqgu}tLD=jNa3v>)B<Xp>+qe(Aby=prD{P2w%5^8E{2FAw0R+d$Netgtg
zxqj+YQ8oX0YbI?14ICZpku;t#Z(d(R1H;U7bM^G}cz4y81|F}D6kZsx;^N=%<?Gk?
z>&5O`;5}WBq2bS;8WnYQWo>Ql%F0R&UES6QoiwX0uU@@6bm$P%wQJYb$mdB#eSdfN
z;lqcG8#Wlk?5ml%)yLhP9dyxibZm&Pf`G{h!-sF*p3StCm7U9Gt0w)*IJ}bYx=C?y
z@tIks+?kn~ptZ+7LR&U(esr<$o|>APTJNJfS9h1^_rBe2#NZvc19VhHi_^pUXU9#}
zCFb$wJ~+^*rMbNR|39y_`3VUZ7R=|gw%*OAIsf?Mh57gQefaX_$lmJj0x~jZqVh5_
zIzUsGHT!3&iEur9`I6J$-~Y+er;aK@ist6iIX^QTVBw!RYZfTGElo6;`kSrc&Yc*L
zf32;hLH^a&PTp4?axXhFD(cX!Tf5?vOFvZD+_-V$z_DX)53PhcS(YwcD!{>##V?<w
zGs`5iDe-Vy;)@Fl1v*{M{P!&^G_0_Z`|{;WLR#9fmdsVnd-v{jTfei$PX6t!t<Jm4
z-hx(bgYI%kNl{Q&XIE8K^||5uw7i^~n>!*ZYL!mRW-D!NZP0~~9=^Uu7dp46I5pgx
z`hF!Wqk=k&P90iPJ&OW$o{7ErulKOAf6AZz5sYdK7w)74y=7EeCY<_gsaQ;Sc0*^x
zq6!0+?8Ay3C+{r1^!KI|Z+pP$n0K4jEMo6Cdu#Efzk9hqdCyyIdq727oBQ$ce)ot7
ziH5EKAw5R5pp_!+{PJu87wvKnG%(I#lUuX?&!3u>)>hCdsZmi;8#Zln`u*+gYf}%G
z%1TSn=(&0RJy4Yr78X`eR<`c4am>buo)afLKwYG#PoHksvZZDAY-t`|-q$hv+onyL
z)b!&=g^Iemv)0r@mo5p-wJHsIX&kjO1l0XLa^whTYt*!9(>{Fou;RPjsZ*x}1O*u<
zda!i5FnN1>gDyK)%{7{5U*Ff#!jh7jdhpO8Cf%ql723BZs;R3#J~>(a#F;aoiy%QG
zF#Bq&m)>3;Ui$4#B!k2Dyt@gxxw_?Zudk2ayzHv!fxyg6&0-z~(Ol5*PRONy7M7Nh
z`tkcft42ynOF`pc;o;Y<N|Vl=IN?xIViFV-v;efR`@guWi;`g6o{GjRS3*oOFR{$E
zDqZ!xVTY=!DrnMR(xgcXmM(2gJ3DJ5TW-+N^mV^>o;Y=iOV+w9<mFBcMMcKM#KZ|+
zOAE@%+E%Y#ed^RdeJx$xqo1Fj|M=>vw#U+-8#iw*3|{W{_1z2osa}Gzvb{%+xIB6C
z<iM#@Tz!3gb8g9|rKDWRzW)_8=hD%^aqa7svuD>jvTZtb?i}bA_7A_lW`nB8t5-$O
z&Ng3PTzP(;t#eL}&Zp0x6VuYz*xA{avj18Q8mL)%?fK`QGptHi9eT<wrW25*U=jN0
zW5tc_`SQ=s&OSa1bPH6@%}uO=f`U>j!+k+J?<|X-Er{J+W_0??moEl2KMG_l3Km=|
znrB~sPvGk6&AifP4oVXZF5j>Fy*B8f>eLXyxJff-c3PLe1Eq~`-@d)LwA6d;)3AHb
z)l^j%u35taN-m|PxfdE2N_R!*9Q*wIyr8sn_oq)qYA&1ieRuTq^sM;z$FlhR<2P@3
ztgWrne(p9nU<GRZ-qZbmHZD{vB`=S!xcDdk+$*jcB8N_Seav8dr6$0Uke$8yWtNH5
z)2C037DsclG+EV3s^rT%J0Etts2D4^FrZ_{4vU#T<>ci4-}KwQ<fDeJ?o>`t2dJRD
z{CYrd$F8gD84UuZmoHwNSnd1v*4Ee7@`sXBQkGmS&`eHFmXMat&iNl2%H}bti+yrg
zS=pL)WtI!quB|iN;~iUJBUe;hoGKS1Eg^BD*1#K_VPV9d>r=ZfXUD&kof=ufFO<po
zV^973hqGVoIvBE@c~iIi$-Bo~uJfu{y-DYbbmb4w)6KcCD{OlFFRzD2=BvM+(5`H}
z(v+=rd;Z*u9<8V2(%!LL_>d@`KYLQq*YaIw&z(C4S}OxOPcvwx$niee!_UsnUbuE`
z?BlZX_xDn*W`BEqef_nstE;}e5KKEa=cG^l$D`sB#%Vsix9{vIWVZkFfw`%vNkObT
z@^nc_$%Xat_Bs(880_rq=G<0wadk~R+{SBB|8I{^d%E5H{<ytWi7ziLm9VR+Sex4E
zqEz$!Zg~;=ic43o9$nzr44Ppnd9~zTgOn>MkL<1f{^(FEH)x7IGA|*a!7%w4XsY({
zmpRpUca?H*a4>*|^Cjx)>KL?c?Rk4^EBF3CpSb7QR;z99kKCLFI+em}d$EU)&yiWC
z*#)1Tc&4PKZJPG-<;#P&Z%eNZUmy0XGT+aS&n)*AOMQL)&bce^SHHLQnQg}V`T6<h
zSL7CL*&=dxcX|3U_g<;i_51(ry7m^dB(GQ6+~_hpzuX$b3`ec0j~*OszOk!R`_SRT
zsncf9o}K*T!^4POC7QRk=f}VPx4NsN<G|{0(d+$!%5EAl{u&~imQ9{CY09nsO`t^u
zrrFmXe0h2K#JO{6x|gqCKfWRH@P?|dSxeb<HFb55&a<rs?Web?`4ONt<K(epY{Ke(
zN4i9{FD&t#EOmO4*HX~pNzfTh`~Uxwe){z3ny0?AOb(uysQmHi^!P(3Pj&|XJvYY^
zbUqUk18AoB{l4FQk!6pLaOT|ICAx6o!Zo=pOpI>5Qmwtx=324^6K2fl$lw2047B*o
z&yO#AW^XU=vokZBQ%_I3YPrDi>hneNbw3!@{pYbTfX2FJSQILKwgRoqJKWB{`JcbD
zvoom9l$V!(W|fegeY)jaL10{5-@m`V7cW@AzyKP_1?``ovu$t5OCiu1&TH1_*i?RM
z*_v~tLvW4R;(7DtfzF*Yj{O?J&~SHmd2yD%P3kET@J(d1%=6FfiT~6iZO*rG<3@%C
zW_G>@d%xdfW>~UpS<>ZYzCZqczn{9U^4hg)pjB8OPpZ$?xckyxQIQdJY1+%n%V!2G
zTD7a>Wz)~k&kvtJ-><oQ!2$-*(1M>IUr}-K#}^m(e}8;_p6%q@_Dl2c?^{!>6Y%}J
zFau~Z{_E@Oj~^ZFK2sRr86Gaq%+7aYQ|f68{tXiH^8NgFKNuWbH7>Vui_b{?{_gJK
zW4+RazrJM7{Jn5p>~4^|KqD>7|B8r+BwSwRdt-0)b{`H=hAkNvndIw!C{ELfy!4=U
z^D24wtuJqFU45w7siee2FLu|GuB@w_Q>Ti8Hp`uvY21GGKj?BcP&RAhm0q@Sm!{HG
zuZ^Xz!`|FfwokZp`}XYMhR#j@`*~kpT^)XAuVz5uzTa;)pO?z1e|~Q6;Z>ol88)mx
zUs+lC<6*n}hSbwyX$CF~H#Vhmi|IzGY+tk7fBvK2@An`7`T2S3yTUD7w_aTCFAtt0
z+gS4TRp^?CjZHJ}?Wr`b`uZyLby@NAb4UOF{?5oCCME{D8U0Y{a{u|~Vvd);yK|DK
zZtl#PouG4Tx8JXGE-Et0p1sU>_9M`7508#^Pkpx<RFmf1*&zr@c@w1M`avVTYhrc^
z-Me>>S4hDXRMZ8@f9*e}+@djM?%dww<9#RpEO`CyonJg(hnwfpAQpD^(>5x?T&*9z
ze7O>^mSg3Fi4z+iAMZbX=KZa$+NC_|Ehbh$D@CU3$EQi@hg`aRIk|3%TFZoEpvj%|
zb8{xnyuY`)oXZHc|MEm*az>iT>thbx>)W6F(Kh-l>!YT5=h(rNrZan5<|JPbUSa;n
zPWAt)L#a&r1b=PW!E`>&J#o$DFxB7LSql3nFLR0NI&vpj>*n#@ZZY##f2)1=<jH}9
z2OD3$nKf@--|6Z4*LOiWC@q}ADNZU`ljhIwZ|9dc`hV%trL36$v-9^k-rrYS`0|qK
z%yYXKKqv5nCT4DINPKa1wRqf~iooQ`rAwEBh8RGzNDmG$&io+6Fu_BGgOl@MhoG`S
z&5sXK@%P{F|Ie46p8n_4Y5gMWJTY<c$9HxXzqquNd*A<mzolMZyC7#@*Yo{;y}X{D
z9_T=cI|mpREDHYI$jtuW*|W9{8#Y9p_Vw^c_-C)Iq{I-y5?}K25^J}Z?xf7=kvsd>
zMsH7gaG>$T>C=z@NR_?0!6+^+{^sUp_jmuj0|N#9=G*o9&9zEAJxzDcY1`^=I#FA*
zTCc7SKh3Mp*r4t|FX85<)Pl0IX`G!C+?6J7===KPM}=Rhr>AFPZunm3now6)SI`Nh
zTQV;{X`9X<I@g_F#-f2w)+*uInVCk8BBq=?JSqRyX&zYe>p<J@@9(E`z6qE*zwQ_3
zx^?SrY|o$Xb3Bd#bohLyusX;qvAfF(^~_C7M9!T%2iglHXH%hY`I_tsj<laIm(Rbj
zt27&Q&QfBe(nJo>U7R;ICJPD)DSh92;>3vq_x4sleD$ge<o3Jqr7vH;JW~j|u$4hH
zSFWbE)-dmm#m?hPBXryx92oZO+4JGk)6-Gk12gaMs|DSJ`0d?Y?e8-@y}S;s3SIr-
zUiJHjA0Ho|bDFi`#0ifcDO0bN#S<4j-o0wo^F=RSWH5+6->Vn9>%jf{^S{bvXJ#He
zdzKf{&QIQEUH(o+&ZgqP&#ia%R0^Bt-AULMo)&QE!-oRUm5+{&jz$aZ`{nJ^=CZGf
zzr9M1n_u4UNsU}@Utij`m2$I!VnaeiHs_^IIJq)-`Gs|{)@$PT$GtPvx3rYx7S}s+
zT)zIyN;?PF>cghl*B1EBHUnLVcjto;!;bp@cFX+ccFnV`R#H@CbU14It>6CNft#Dt
z3;+HqO-W5Pd@U{}w&~vDQ}v(Deay_v^x8jPRaJF{ZME61vbS9g4GcS<zk2j233SP6
z?XNEfcN9KOVGEzMe8-L%E8PPE1eOG8f=(i+`B_v^SqT~%FM8h&S|U>S_g5j;gU-&*
z#@)NE!`8)Un(tv@c=YJehPuC1TXJp+Nt@^8Y$&#3@O$qaYT9~G#-?Jz<)2#?MnpzF
zyt+EvqUy_vGe+|A@}RYZ%v)F8ooSpdvM)b&ciGbrx4d<~_Mg@WvVF3=YC+GcP+Rrz
zIA<ec<BR+2>;HT>%)jP?5W|Zb8yEXXK7IN$Vqc9VD1W`Upt$q9MQUm)2Nze<`t|y3
z{BmbBP1KByCzsYu4qs=ZAGc@1&i&y_UTt0asjBqjBiAkY_vNy$ubaxL&!}~8bL#17
ziKnJ$&avOj%E~HXTV(>eO?kF?{-#6T4PCEKzP-Ku;p4~6oWg1+bksrJvWq5M28v4<
zJB}uSZZh3n{yy!m0ZWLAI-iV1fU~Lcl1GXC`}f=D-PxhIIp@ZPL<19(D-LTpR{ogy
z^4whO8=KSn&-7P?g@wJiyu80H%Z)?vQ>Tj(Xy&*4{k^G?W<^gtxMG!BOte&0Rd*CV
zW&>5Zhn&7~w4a@A-adW$bg&kXGeE6k4#gIeyr9gP%T_NiRM-A>1-2HTib-1K*$F<U
z#|c(~HuI*Psge6(#HbeJ@xki5#g{F)QfuaYN)c~YUi_hqH~T|Ez7d~ul&#x*vFjJk
zROnRf*;V@KlJE^D|Af^W<epA)+IjllYn4kuTi<W~WO=iN^S|8kc0Sovh0+@%dXkT8
zIc1cTlz?W;Put`NPknoPd-B^`TYZ+BH99oxtNjf+ECaMh+pS09pp=ciiHXSbb8~|u
z;^N}uKto<{Z*Sjh^$0Z3aQU*Zb30$_?%mcu{?yN&Jm0>4Ugh4aYh!ndZB9FzRJ!Nw
zm6gKF{O9-e+y9gJ`}=!)fCfvzMa_?^*Y7*j#w-2mTiTUi2L}eL(pR9(%^R#fM@C04
zcJG%1&CFPpz2T7SKdy87%$b(;>(>W0iYraz5Z8}$`Tp*1<XqXcYr*RubalV&{Pged
zZ_u*V<(tCSM1XDqFg`Bbf4sT9ojvW$j7HF2<=WrhQmvME9Zk}S+{9vC_GZP_J9Dke
zlfJyTxW;dR(?Wr}yGjpVSm=ClXK{MiUST02gMtSKq?mQCq~6++37SWmnVFoN%p+?h
z0?OCw^J|*!?X5O0o$j^NqT++XqD6}=rpMnD+*kVgT0v=P=#IGe_x2{Hr5*FRzrSAo
z^Ru(gku$U2OM>p+18t{1dh{rRR$n8i&GPKbOi-q-`ughVo_m`%8G$Bnet&zrdg~o!
z_r8P!4U8S#-N|RmOG=I`aBRM?zrH>qBEsPF=1rS6)ch=(GG)q%DWbBny#D_Fpef%q
zKi5WYKL+x}>TvyQ)uB;QUH|{Sub*L4xhY6C_x_&B=H>qL7e#N++fne4$@u=AJ2HKJ
zeP?zq4+;tr0(CT2PX2IhZM0$WGoP6bZ0YIgU*6xBm$fcy*|yD$0dx{8GaJu?nD@f!
zeh2Q}m2GTn^qSv2<)zI0Y17(3V+!&6>pVO?6Q708yB`}HJM-Ja&FSaU-oAfuuzAk+
z;IB3bsi{k^RDU!R>~sMgpKz>4@-Rz3CkxY!+qVxNbNe>0?EF02Ip-!OZIl4D)xy@r
zocv|O$--1oQIYWC!a~p(cJUs@18;9{-&p+IPjt_!U8m2VKR!Xx`NQq}{TuCq&CJYR
z+~04{#w*2AU0r?6Ox<se!}_?rS-g3xS8dq>8d&@A@#DdM`+p~D(m?k+y?DWqoSb~^
zS88hN47=K0cM7(7wYIiO7^QH`v#&pQX7l##$Jym;8vO15iWsM#bNT)4?aWkHS65I&
z?)io0T>;;sKuM+bbl$x^k@sI+>7F`Ol;Oc~`T8l<`(n4}$-b_+9FdZeqQS$Mb90mG
z@_#0)_C33P{OjxMk(WdFzc$&jWsAv_sZ$T$zCByCBee4G#Y>kaS+<=%b?U=Gc6pF7
zDXi;Fa&L+3t^VG&eY?4gtZd}%n7vh^adB}*-}Ppx33Y;6mOp;|GHMKoii*m(wnp;J
zn-u4mei_R{FLy;(-m|U!Ws<$Gv5^tf3ct6vdU5LMX=nZ{cJF`mdj0-&&sT%Xpg>(N
z14S2CBV*%_FD@#xu(2h5es&hr%=9T*vTmK;u|C<;zXCfaw1q`Qb%n2wQ&dr5+5i8a
zb=lins^-2si=Uq>C@#M2z<aVj(#?$xG^`C;`a0Vz_t4YR(^KV&ptFU%vsipM6l11L
znWCVk#&&&u{PA~pcW+ETFSm2?(JwD9GM_tlPHKgsV#^<It*J`7y1a>riJ%GAXJ=;%
z%E;(^{&3~S4T;6>{drUPyHTgp7Deu2%I^4dZc)skJoe@48(Nn(=Cog3_RDtR`nLyW
zO%IglI<(2<1=khn1SW?5AiL%eE$bv}Y5r+!e;=gQ^Bj)a?-bp=exde;pe%bfC->IV
zM&0kUL&Y*9raB6Q-d37xTfOa=-=pw#F^N|9fBpDz;L4SdWw|S~L_|b3Sk1k8;|6G9
z?ZJZwe|)_jzcKZ+7z-PllBz1}>uYP97cNw+sjc0Za#CpLQ_rPAK69-^6%`fF*eEM2
z|M_y+-^0`MAZTIb!$Yi~6^85M_8z*jGMF)Bk2&bRU!O{Kzc~lY@7Emm*`9x2uKe8{
z$A}0CP-QaLy8O|tt=SbnKdG|uN*!7A{jB+Y1tX(P_ult!`t|iSyRxz}gXsEd(6trZ
z+|EHkLjV5#&Ih#+9zJ~7(btz&y2{7P>(H;SuPxs{KQ&cb!m>z(i;F8EFRzbR+DyUN
zSlH9kv!lP?-OG#1?$-<DYi8Ev@79>Ar2hZ+H)4C9tnu4-@A}yJ<sSU|``gF*!h;71
zHueAJm>S&JlzLjE>;!AWf&~gX5gQsfw_Ln*2{cl#Ak<m#{G2RkQ#QYxjYCb1P1@O6
zM{V5o^z@EBIXO97cH%z8yZdUTkN5wVUIiLbK63Qv!$YmyH+Ge3gL>H$CI}okejKy}
z<iW=ZP?_=kpiSKVy54qvc_s$89*MxmyR59NA~q(mX5V{vclX7O$?hzyteQVhJ^B4~
zdOT>JAnn%W%fkI~wukQSF8_Ete}CflcXvTm^E|s+E`NW22GRMyUAx6j=AIAHG%*pm
zyv#Rw>tz{>0tGp{nvNMWBw}_Jv0h&n+w7szw12<-n>TM3EMMN<(7^EG#fuH6PMtn|
zctzmi2{UG#IP?16UTct^=jZ1?KGez$vSQMtN#K&H$>-1CzZ<K*W}SQQ9up%|_3ce(
zOAAXzc6Rd1OG`nwaJsp%B_$<+?mP3HZMN}HdET8JjnUilu137;l{Vi{@-isw`0t6z
z?x4G8E?&I2qwKBJp~HtK&YIPgdwbi#OP7R}F1^FN<5iWOP^XL6-0n-4E`7M@E)N>~
zWol#q)m5LLpAQTRYddtv>00{nqeofyR)0@h)-Pv!YNhhN5Ury#jnikm+?ag)REx>g
zly`S_f);T5`0zYCKmUA`n2^vRo$k)gga7{iww!)jAZ&eHZ~nfYY(XnUa&K<~tvv(H
zgtWA<fR<IeyKlbd%&?|-o09i*y`!DN>N7GI26U|7|4&M3BFFdl_m8)7i-VE_Xj_2y
zG@Zt2)5NO2yf|1B=Hu%d`9ApdwY4)h#l*%&p4R&R_SV+b_uhk6Vnluy{`T#gMe#Ep
zAz|Udx3^3|QS$NQM-DEortWU;&G+p8|7q?NR^Q}wCF}BXe|Z*mc4h{*e!1S=<?k15
z*dSnNXn5kxnIkthr(fKX8Jza_%o(3I_x467R@(pnW4!u4XhAb*7_*^)0hBR+yxo3Z
zKv1yp_xJaU>;L}~;9vo*Ri0&%d1&W3-m@o9dcLdK7;z?MyU9|c11d&FLeJ07pC0+{
z;loCL`#%9`b*To^)vlKK2is0qZaCRPWsQQgw6t{C23KcqfB)m(@7MSL{;s|6d!K|M
z)A#rH-2(#!k0co$I&>(7DRG)^blZUg4r#Xz9b&5g^O4;}Nzlp3so>)y*CR)cJoxtZ
z_L}U+r>E<Kt|T_;dc6G7v$L~7rHhA(5NHzg_xJap+u1-%dw+e+K62zp!iNV3*W~Vq
z(HGN;>9}wqAT26BUf%xi7vV{hCl|iIXWP=!qF`nw2AWiUa&q#)=bxwUvWHX%?5{X|
zI=G%ZdGg@-{Q7l;vazwTKYso^c<EA*?^dNHhg!MCvuZQ0tPED?kv8-3HC0;T1e)qs
zwtMmVb@Hhxn!T^u6P!-eUk6QKdj9!TQB?)%$!4t*RBX|hHe*J_>l0qbjvbp}mOJYV
zhbmH27&L*;uwZQ}(?%8klRw21(`{yLU9<C~%91DXiD!!q=4u4HIi1_swdsc%Z+IZ9
z5m)}>`A?R<NZCB~@~^5}Wf|!^rPhhXD;hp$nU|j9RQAzcW?S~Mg2;^)t;MyThgb6$
zY}~Nnzyw9-f`^A#MMOm(URfCoa>Je6KY#zu-2eB_pNOX`f&u~rw67%H-j<tjd)wMG
zRcvf*pfxszWp5&8%$T7evm)X8y4W>>yLEMSLFsTy_I1CsSax>yH~06;FLvuabfA$r
z^^}jN=fO3Rn`eOf3y;_D|2OIPoQwDF$vr<m-+g`D-h%h{Y^O|{1|I&IsO+9qFC4PM
zbFvy}8=;`6XzTm^|K*-NdscKk`|>hgy|_Ib;^N{dX=zLhd@>ddrrFmDUd@P?%)7j|
zx?IM#DrDK=?8$1rpq;pTDnGZqyb&D~)Wj{Wm+;8tX0aLrX!ZDHf4jtG)n8sTo}R9M
z7?is1PScHk^yp~!hfkjlEq3n@2nlH^eSPiW_xttJBhBsYL90%E+>7ky_y7I<-S~KE
zXjxg=jm_!&pjBZv)8{j;uy_ZWb#?ETYdjzRUt*QI|Gboc&p!XOD0;%7EwFgf+_|!#
zZCz*P*-F2A_ioN<`|@`(!bySA4V>WNOAbE1V@JEiXI2IV21=M@2w0WB>p9vjo_uFV
zp#WFwoYw&_k9Ldy_;T5Q=F5M7e}jtA3s<jBjoe=P`WonP8XFs%4{vT7KY98z@$s?V
zqT5?Ro2w4<+ozNk#O|puG|RoE@_DB?2McJFl#N%aWy1!8k~cR3m+b*9?Yg-+{mhpS
z4-Xf<x}rJr;H#375`*GrJ{6Uf3(Mc%I{`YdX-(v2wtf5df#$Kk+G=WQI(m9?&N9#M
zdwjfqarX6fYo7l4^($gi3g@QHn<EcuEccu11lqPaEix*qYi02AO@~CM>BV;SN}Hcr
zlbw~-1-kF@&ySCwx%{cx;VIW9F3-HY?5mx4;m<vD?d#=KRaFg4OpeU2|JNC}x5^MS
zLld!3hyhe^8#an$W`a8$hDA?KNPRE-|F1SI;%p12aMs%J&}GY(8JL=~GR!=`Ztvc`
zQPy{^yQv5<GNhfI)tY;Io1?#f|JFM<Z%RHtKffJRI_5q7y;$SNgF~&{YXX#*nVDmD
z6f}xDg`PZg2y~amp$iM0Ki;c;Z`k}iD>L)p#gF$N>{<0(9JE{1DD>m^@1PUHXJ)Fa
ztGBeZ866azT45u{#v{?NyZn99fd)p<ikXJ4-?Qh}|C8(%*MGLfexe6UZEfwFTU)s&
ztNW+vUcPkc5Gcr>oDd9)xb^b#@>Hj#TA_Q(cI?`9ibXc`(}xcZ0RaMXb~Ptn&ROEu
z)wlA@nKM$&GA&LE4=u2+1eH_|4lpi#m6njepsTA3x@qw5udfnzH9O8&WnW)+6ja1q
zpSNd^&C+j|1+>m@{S*-q@!;j<<ymWd?=D@oOv&1M_RO&FAAdhPE4?Omx0sC_|NcLp
zx_tzazA{d0Zfe?4`g;HU^J~|x{rLTU{b}A;AHRHY$;i;CsjZ#auw%mp1JLbL_J2M&
zGw+dl8XCu}<~OG!c6XWK!qllUva+D7C(7R5GEDTkc=2LKS69>O)vNCq>BsImlJz|^
zC8cG-0)?5?@(UjADf{ri5mbJjKi~f|&j~c(dP!o%|Le|9_Z-#K)Qnb62)%jZM#8Zk
z$qkz~2Pd!PSQ&7+aQV`ut&GfU2|qqOG<jqdxLeJ4)(MqQ;aAs08lRbA=={t*&xzyW
zl(e%V=2n-lT?6$F+IS=v9g`At>PRv(Gcz?y%DlNrHSOFS&Fzlj;8Gnye8_*{k#w$b
zW@_27_s-ql^WC%L{2S7a$#1we(d%f%T<L(oY17h}uEwYR>uF!quQ+j9!M(QgmmQ0P
z?Rkp0ny3FQe35N^WyijT^*i1sWLAnj|2wHIJS61EpV+OzIaeo4TJ`Dk=b0A|o;`Es
z!Ry!B!F{XtRDJC-UAy9Nt*X1bduy|ksJJ+2kl~EU{PV{*CLe#&Ha)~N>x#zC+(h&I
zdp&pV#4w1;K4fNM%92rW)DQs;=%4wrGI;rn15Bk+I|>xb-ribjV6b3PYb$HonHdLt
zx?Pl9+}(@soxiZqSx`h|$%f{_)Yw&A{QTiN-hq00El(sQB_ICy__*k>x7N#-FCQM4
zuTNRlFKZ1tjcw-FvbVQdr%b7Lp8D*}Ol9*uOI9uQp8n|X_xtI~<n8Nv8X6j;wr6UD
z+AH_<^=;U?b!}lSKR^G{rZ6r0*S@pO)_(oW9<pV>ZRx8icNAu|^UEiFdUCR$py0s&
zf8Xs@R8<Stu`{fR-p;40DtcYl*w|Rcy38l9!c*1R*?CR;{&_R)N?r(Tt_`&=e|KcI
zdH#%-iq35(c=cDVGWxJ`S4#^^*z>69=;$B6f1hrd9`f|ntFF7d%Z)D!b+(9_1<l@;
zdt1rGBqWdhp4aE+=hIt-uY8HLuKJ?!=+UDYFYRi7ZLsqOWrqz;8ar0J-udF}Z1Xwi
zU8nxPU;XV(V(WAbqpB|%Cb_q!%>4Jb-#+W^vnwlu&)nCI+R`w6y7=;4d)J1oi|Mqj
z{&u2edWeyc(V;UljUzvc$mR#F6uDpXnK%31y4c;|m@9bTaO1`ejlk@ylRQ+`{N~iv
z)s?ZW+H$Py?y+OXI5;>O_U*GX&j0)C>zwy<dwP2dKR$Au`C-y3Ha?k-@As<vXZH2<
zv_$Ak+nsmy{Ep?z(|aGL*vPHF*gBmdpn`wG)X>l0c@_qA$k+X7{JekF!_1hE6*kZA
zeZ00dy6Es+8ChAw@^>-U_8b#P2r~V$c-N}q`N`pb<)ZKY)l(7TJd$Jxnr#t|Q}X}%
z`rp3V-yrv1x_I&6#^mD(iHQf#+}>Ba+ihR8#-@~$LNZn*9%_4*Oj@^Y-I?m(%YQw;
z7EF74d;9f@_sk5SO@UutUbeh81Jp!uvDG-xA|N_ZTxj9)<?a9e{!YHOCUT9wPs@tQ
zi_TpG-PY?aU)wUzwmPVS^CE{_zxww(D_5`Xc5G%#Jk}%0CBI47sY6YJi?z6@=+JTb
z`kuVIyH@UWYY|v9W7{?}9bMhjXRlwsK79SU_+)kebsGZ}5g8Z6@<@Hrq48hll*-OE
zsZ9G6*YNz8{dvb}zj;g4n=&~~*6=_jzrX*#J}rM1*nVTp-5p}DTc`Y4?UjG~Oa%{{
zW$WQv7os0p)yxZcXw<nS<e|}`I-$;%pVdb?1Pu&Va=hf^<4bcpzfQ}*K!BB%m7$^V
z@iD_@)2Y*^uile)wb?l-Ir(+WwU3XFN3Ku*^W)=-+uQT!o&qg}I5*dN=1b601J`b`
zt$EiMyYp|!xj9Mm@wK(lrMLF)0<AeUm6en{S$X?#JHPgu2XQN_+FzU!ys;WIdh>q&
z|8qX)=iBeUwt$a8!XSa+^2xmm7BGB&cXx7R`td&5Gxwbq3S?hfvvO<9f<=!jubM5p
zy*>Z=mbt4!|Mo0dw(Jyd=E~KO69AbR+IXeIlG(qn0xbr4{~mN0@s1rkPU!f1dV=mM
zxVXrb+h?xT)XUGUjEyIYs)1V1VHaAI4!7|(uUx6w(B*gYs`W9ir9nA&cTJu7?DNkX
z8<XAV-sXRQZ?E*yrT^m|@B8&iyH&P)wUlj@iH)u8%$J{^pWn>HmbIz&_qQl^;jJ4s
zG&CRHe=xbrF5AJi!6kIIdH%JE>Q}FxFY4&vICq;*&PL+#@&4yq*7f!AE%Tdu%4fcP
zz1+;1Gfne?O%J5}`SDSze!W!C?{9B6W?fwsb^Z07oyOTw7t{Y7>y=(}KIQy8+iczm
zSv*ZmO%aM#$;bPiihQ`Zr?U9WZ1et^etv$>Wa_r2oD}-<?(XhuUsvt>e)Q<kqW6y(
z%6_=lzFTYJsWIh$?BZ9J5tCQV`yIX};^40P>%LqKk2m~&mtjVNjc<@h6|=)i1{2@a
za!&#)^#dlaSfRnf%6j$3`&(PH=e!2ZEpu51J-N8peMjYIHRHSM<LxV|wg1hFJ$dJj
z%>4R)md11E&p*!<czMY*-RNslZ0rU5<3K0=AM2Gqvt{@0>fS~_a9h9k=I!EeUk~MQ
zNuh;Hm$Ft@SO56+E9vAU)fZP+UyuIEI&Dw&nl)=?xD+QRCzrgrA$WPY|M4xEmo*~V
zGh&_|R%vu#U}tBqsIE@FxXAUzy}iG!{}wb0d@9?td2{kP-(|~|y|}Z}IPL5#R(t#X
zQSK)cS_FJo{F%3E?b=>3-KYcCuZwq!>$^QaH}_>+Hz+fModhPfUV0W@Vx&D?<YDPK
z&Y4fkjxApG$2KUfGUnTU*$rEN&f*O_ulJAL{877tN}fUx_dh0ur+d~0oaV8WId|Yz
zLC2k^LYW&6<!aw|zVze8%a@5~W*9PPF?sgMSSoGq11**;cP^Lt{OMDYZ~d2x?iGK3
zmCil2tKy?l_O2}Tq}02+O1rO~EV;DAbI$g)RzW`wxAVV_VJ}_5^MA#ZY158XM(ZVt
zFI%?Ehk<Xwj>mZ(9vq-kBQn>$H=ln#y;Q6I!vn_bpP!$fk5m*q+{XJ@q>GVZZS;1x
z^Yd(HzP!CXKYPjJ!mA1GckaZTnPJ%cHSX&1rQXwL^gU2^KNWXA>oaJu@#Ev;79}qx
z_^^jASTy<P!DjY{j~+FF*2Dk!7rVQRH#If&jLG#0%#98V<>lpRyM7sdcydx$MNQ4<
zvU3|x<K)T0%QrpUS@e|a^Y#FZBQ2c57Wvk-ze=9vuMFv09ln#br;vBr#%<fu{+&C0
zdh%{RKR>>A_xGRoDSvlIa;{bBqmVl1Rp)nR9PJYIdYk?2%}t-%6DLg)0#%j|cTJo)
zvEt(+R^zp2{(rx{V$<E)+%;>~L|pE&yS-|U-s<41=Pen+Uijv&syp{|>QawbyXOs$
zzVCar_3^K-uYY_zE^j&Y{tVCv`P};vZ0lA@8HmZr^(}VqKeguamds$C$W1LX!%FhP
zmd|Rk<KpJN8Zr6T$~yfe8XuOe>XkN6y0E~}^xx-?A0NiFw{nYbI@BbxvQ7@P@8Nl^
z&rGA%(z*v#ewi6D=Obg*i#s|xu6Y@`IW5rIAJoR%vvo)9X0?_pr_P?`1)a^Yb*t%f
zeZ`g)&C{ldf!0;4`OYfvGFNw*d*|-mhmRgHWoKt|RV%faR9RVB&9JF7($Uqm{CmTX
zLvhx#moGW_`S~LvA};I|162W_79_|D0jDX;)_%?Z;a2laJ|oj?^42@YGAt@=7?)fs
zx*^q@q^mvoiPIGE6F%HOdKcdf$~qYDq5FgTnAQ7*Q-7*w<h^2Nyuabv+aETHyKc!I
zc{-y^LvXXT@bszL?;6yvEMk~^Ea%gclb{tIj12Ak^2aVM^`4pf^5sjP<yGqH>S63R
z+CcNIpgngMrLRO9x;8X!%e|d+u!%KdLqem^@^7<P*x8NirKP10U%tHg+}Bl6)7Gt9
z7bN>9H#c|Y{>hUjy^3KEo$R#~v|Q}n{r&yv=jT0qdU`r&fO75PSAAP;<oLzJ#C$Y-
z3pf6Guz1z`?VX*RF|o0h?-wuo{`=S0*K1zJ?X4=*6KDAK<t6CuXC{UtNrq0&&Qo9A
zSj9D2%@;Jl30j@UaG+CI9W>xn^YiKS88($gdvASWVGD~{Us76XSn=V3)zrY7Vda;W
zcyjRa9=*0U8nlq4<7iUaT+l9^J3ECP9UVda&ROR9dcl5I|7&MwXM?J?V%aP!wpDV`
z46puJF@jb<CMG7HDf#{FEoi!@@;9jUwanSc$)Nh%8>{Qft-QUxpXIwMns3j)pZ51Y
zkA#6k>hI@XSD!ChrRWx8VQmfC=6Ggf;fDu~psQKm?V5UBZNa0er_Y`(yRz?IXlTD_
z!|k1Ok3UYlu)vWwN<Wm7lQZ$(wM&;ky-$n$*RNi2d3$?<s=_Htxvt)?cAfwA>FMdp
z3JMLJD_70=_iT2)LCK2?+ZWk}=H;!slO5yBDDx_0Z~ZCr`!&sm$;VExWS*ICFAqAh
zudc3cF+b>VrLbh*SId8W4Hs4{j#+Pi^*r<5>hI6?@N;u>@7T3V$;e2E;lua)^^5oH
z`Lp)r?&Dvp0xS2&uB`w6k2g#mlrkr@xiPA>tmxRdv2d}cq3V)dV!HqO_x|q7Uv=j{
z!#~eUYImyxtrjfRUCrYi>AK7)McHe$g2H329bdb67+tSa?~QX<U&P3o8uKl#OXEb|
z!5}y8l7L%I-|uBke)gT+zR!2^mdx2^tak6OpT4er-tv6qIrEc|d#692Y<5hq(L>wX
zdbikT`vpRRFBjYW*J$WCaYIH{wl|gua-1EQv^{i0Y32v3)n9nLwB8*EdZny0*>lc=
zl#BeQRtZJSs9Kd<y*|NwN@%^Wib!{Ah9}q4iyc0*yI;@bzHlth>Xzl1=BZb<U&~EV
zJNKcyM*O<5*a}_!wLaH&_HJF%?D%TwGSGB4XhFHACg;S76Fa)Qo9EA$XGr+}@9&`}
z-!y}lnVi;-umAt|J7~@D(Qa`@8xBs;FcWA2S<;ge6KB{~o3-)F$GuLu-POgFxXIvy
zLc{_?;om_)K`qynCa#EED9Xvnc_=&CpXKc7(}x#2w}Td}&9SN6bgpWO*V2R82BxNK
zH=jS;ApF2Fz@yelEh#y<^}6Z(_^hl|QM-$upR4L$z4rg#-``(v-Kz+i)j!b4EMZlm
zaq049MjH#e=VxX%|NQ)1Sx1LwbNcyX!Tz?P>kGBDwF|$z2xQ=Q(&72I*iBJUk%N=d
zv8c%C-{1H3kAJ`4@9yc@xxr3PkI%WC@95Lh(@oXt!tI}Xd3(PWEdia^@UZl3@`7I*
zSr^15x|l9qx^(4SWzZ_z>)-zU`!~UBsnY_7v$v$Y=NGSiW+)>ek#Rw)B$M;{qE~6>
z=jpa&gHGnzxN+l$@87S#2)8|;Vq&tzGrMZai{dqmua5749F8(;l}hufx_K3ql~;ea
zhgg@sQn8u5WZAMst5%&#XjD{F`{mpE`qozMx<4P?edbz;PMtcHp`oLLqesqGDlRUr
z;_KCL&@P0EiVBG(>z08wQk$MQckP;(oSdB1`h{9kxhg9wrB15~bviz`y}Bn~O-(K7
z>@3rY*K4<5nPzQak#MX>GGcF)>88z_dAI#<<Kp1Buyft7y*rk!{`sEyYvr?V-@ds8
z1WY*gY0VlP74_HuZg1PTDn3|8N9Wbw_ZzLt-|4W-m@;*$qPn`fvcwXR>#2KTYXO#C
z`d%0K*VxF|_;QuMnv#-IRfxfX7RV`dD5S^gW&FAoCMza{Y><?lJAIXIZmum~*Q%u6
zd!DSbXRqGiwlYLaK`&kOQSrXE-DfRWcGa<EuYBj}l>27c!>VIW3|fhig|2(f{o{M~
z>#x+;$tQn2pXQ-*=*h{+8<UQ5F&yZVwcb$iF^S>8JlpCkzf9PxtE=Z&m2%Cm`NRq8
zDsI}uuIRwk%EZnma{#o$>FwLz?f0s<i=UlooH=vmF^QWuZw9RVXJsdC?P;a0?OhQY
z7S<-L?q`xAGxLmvq8sSM>gV?VJGW+EU&ZQS^W@pHwuS}<3oENtz8B1=y?SV@s;bKN
zd(Z0n{sYa)YwcuYWUk!0`Z~w2v9WPS(NnH_Rj+m5+}i4GagCdsdt=$#D9~un!Gi}u
zOSq2pN-q!paN*_U<*g_8B_HoI&Da|k7YEu?0@{svJ-%Lcclmp<Ye$bAOFG&m3Oc9$
z%C?pNZi<PCNxhL+@pG=}vs)K#JoZ!(I(YA%oTQ{=RCYF>srq^I(giNwd&PR??d8s$
zJ9nsjSLNq4o%nq*YyE3#Y}Uo@W_xh3TwF}-TFzHnz7Vacw=6%eXqmnuL~HBkCHtOR
zE|6QZAVh28?Ah5<zRQb=vDMet@A-Bsdq>UBO&e@1EhSG+(>?s@>1jjI4(Bfy-M{i3
z%<A~n_UP!*qYJ~=$3<QL`r@K<dV{B@XXiEf{hz*nKfX44`>Rmr+%2t_YQEh}2Tf+X
z1)Q>ezo+^AzTbWvO2%Tv#l<BrFS)+n_2x~^lP6EESh^LrNWVIK^QNTIM2`x!RdQ*|
zPG4H;y|LtFQ18?Gb-#7v>i?EDU;h#CHGARSy|sJo56?PY92Ry>SvX<Q`d8Ou+1cC0
zisyhzQ`45jN7~@ym{HPWM~9rTS`v5i^b1KUPxBqWKHy{cu%S{eZrj4F(_UKdl~z9~
zF%G*{p%wD5?qQrv|NEvNcmBV4lb-g7D|=?u0nb(=c2&{xE#I~qd~NGp)9jdC8#BXW
zO;0Qn186h#q1SV*%b6HHefk8NUt?tW_3bTpeEj{i)$VGO6OVR@g7)xEQuTiD?%ld=
zcAA=;@Av)I+g0|q>%<9<-nXJ$tx?fR6HQjhEe+D#Bi4O%!}jg@7wYBY<a$>vRs;=S
zm%O~h`v2ee{jCQW+}+*x{Cc(e#@1|c(AudjTTH;ozV=(>=IhIQ7uvnQwl?~;%=d>k
zz6O4_SY;VkTvS|qxKGv^w3QvSd1l(QX<4uJV|Rg$oB|E!NjXa20xcIh(0o4S%8EeW
zpv|jSYl8-%&fEWw$^Ch2YqsgRo3G}tbx|_BVVH0t+xhJK{ffz<_H4a{Hlbl*tF}s4
zuU+Hoy-)09ijmJ;tI&-6o10v9S-2ab7I+mD6l}gHEYGerl`Awf)M>Y7zp1m4%U#p=
zrl#wi&uVIDa0m(tT2y_}aO;&?TF85Af4zNEbMwb{yWg8t&VBam+1FR`wk1oK2`amp
zY@4Gtaq868`oFK^rB3hNv&SIwlFE{$OC=Ys+Rr0nA+T)OvZ(7<zg32ZfBtzmA}1&3
z!TbN$?=Qc;KE6Fh&pgR>*VUSHYuC@ZE%CW>%gT`b|7OgXA+b?NNl9tZvE&9$P^v-0
z6UEe$vO#G@BwR&d_m?@hjEXN`+c4$V3SIAOLM5M8tOyEK(0ZHuWNJ2>vrS6ktEC%t
zHb0qi?%%z#;F5LKleSJN)>cqpu&w^a@*&|+ypInLpPY?`Pu_aDf=hGm+`aqp<8k@N
z@9ypfO=Zlh{T8|P>&A^6K@$+`Vs|gww&$7t<mXSHny%tgS66?yb>~jYqT*udFY(3x
zr|j$h*?<;npE={hz^_)mE^e=srluxnRj&c)Jf4R3X$yWmfBWLajR)s{FYdPslD>ZP
zX5`wr^XJE}-&IsxeD#*@!|U&Mm%Z%*O|ty^`}@cF`hTEJtE<-9*Zr{oje;#&v?%Jh
zWyJ@D2KIwIYooSiZK`5S`1j}Mi;IifFPuAn-aRB_O4R&U#~a$)-JAOxzu&9&f4-yP
zS$UMaY5(%JnDkZo$vuxxo;&BaHuieqrGWlJTQjb$i4^E`VE~QNgN~lddj0+Vef>Rr
z+}zpMZppFpA6_As^`>^`&W@u=ThqIK-7{zS`dv$`+jO1tSzi^Q#3LPopj%OegoHL^
zTvXcn+CMZ@6ja1#US4LJDQjkC_Vrc$rzf6sUpqNFNBc~0^VJStcSS1X)4$*Em6eqb
zbBO*;eRpT4)%Cyse!s8k4ZQz;qvqH5_v0&K0|Of`FON=}k@59;`?0v-tiJC%R{X08
ziipTK;sq)?r1}}vT(E$s88de{Dj6A<N$MWE`^UHRo9C(fmw2X{$cnC-5LXiNyh?cE
z)MJ~jENZs;{rkp$UZcs!^NT{0BWG<hEaPl?rKk!TUY%!K%>cS-O@H5yMH^2sG0d1X
zE9p=Rr$yZ#3(#u)<@2h%BElmgI&N-GU;TCamMtw)uf`wG@bU3k{4L)0!onp>Twc3e
znYL`zDz4z=ey*;rtPSi3d8g~e9-5uMkF&VASUEg=_pABkpsj&iTs%hWX3w4-_50h~
z+h1?}yS6quE4Q}EZi-jx-ftHJwr$%6y6k&h{QkbPv&|1*y&4)JE-c*aZ}-#X`L@8o
zKo2i3CWana>uo2qMLS(2Y^%21+B9W~$kwv2=fC~?`&&a_-~7bB)%AJ~kJs_$<>fg&
zU=8^H_~pC1yR+V}UfG<yrLdqNAX{BcO{zw||J2qK_wUO$v+)YuvMzfg5SN~kqF`eq
z!=NzHqo>ZlX2q&ir*5cT@&5W*UsID)RaMn(ja&WI_p+wvqiaL<mxE4G0!<`uH4U3>
zmiyu5^7)`;s`B-J43`A0+>rPB+FFZ}7Xg#s-ahSZ%(Kz#`uceHn3y@&N<kX}e&7F}
z*RhFb9Vp;zcX&_NdvR^;Y(cH61?BJWNf;)zTr1U@%Eitnb0J$MKR@4j+EtCK>mM>~
zD17Xu92&Iy)%7Wh7AY-Rw(MH=?^oAFf`fziGWp1D{q6eo`Q$%;{<y1s>FVg{@Q`Mk
zfpk*?yhO=V6!J{a{AvhFFMAKg282z088bh)Owd(y<JpM7w@k72?d@leROPD+d6ulx
z4$t_PR8jTOaEj&@{{xe}-dw!;b#>MC1l{ca5$y9LPXFnRZBj5X5m~lu8AAhTU&4=%
zj~N;Q7rPz2ckkYer7K@vUoU@du64Uz?JthghYlY$J*2v7{rM9o4xF8BF1_dcgb4y$
zzjX?$OWA}KTh{(EdGz>k>o@WE8pitn(~9?8UAEHhecj(*E4QAXYaPD+?dtF1-A7-5
z_NB_N3|S?XHF56T*z;P_?mA-0pProDQSnh}&YU?dPwoGHnS3sHm4A?&ahlKMYu_g<
zUc5MJ_p>9nUL9|6T6o~(WOd$6_g`ISWw0oH71Dfs)8@_2%l+oIe4DBr9uO6^>if6!
z^YcQpuiMzocAl;md*#-|i4)oGA75OeyGpKYYxVa$4G}Je0~3|qTarr-G%yyFmz#Ul
z8qM@sd-u-u>Bm;p{nHfT>MdTdbX8qmSXh{nl9JQ=+{u$BU16HlQ#cR2)f;p<?7h9!
zSKlRWy=yJCTJd_LeBBSn=et<B#S}C&Rv4<9&IAc$pSUWWzbCOJOYYA8ZFzUOHb(po
zId#AOe{6b$kFV~_D!aNr6<Zf9sr~(J<=y(Iu46X+Vxpp;1FW5PgIYn(6Xm}Cc0K!i
zvUd17iIsS37d}2Q+um5G?!c8g4p|f5#V_?cb^lV&)hp+&C-U90KI<-jUiQVSZ~8Mj
zbidy6V==t5X5QtEVXc$8SbCR+uJStayk>E+PyX(cFP>})S^t;0p}A6@C#zaYao%qQ
z!I>}j-d%j?%o0%@pV!}CfA&3j@}%bv)o)j>gq(O<#BgAWW^hmBw6L_aw1`b9owqj4
z5_SgdV!HP4-|zR*d-gXnvvWPvW7v>*xQ(s<YE0gp9Sg6?ndQuwsI_vxqI25{-&Lkp
zp5I;SExt8=uYJJ-hOVxzFSkJDK$fG{-QDHk+#Ho2I%0<p9dgP@PfL4cT9=o%F7EG_
ztIK?)w;HsqS)=ph$&-w?)gK->GC1rmdwYe+^2@~w2fB|OaoM`9y}do^_s#VAq1pL&
zc5HO~y>eyw`+HgU&)?fyE&cT-zpPaVxS4KS{q4oxx66EIm-JnYu_}4NpslUFu=dM~
zz=yZ;HTo}Y&G_@<V?kM+z^rLAXKJ!M2hF6s5Ec_ln{ta`MQ!+j=7M#*G^Toqh=`bk
zdVWnh@w=$>s``8BUq4t)&Y#td{!)J~pYwTTZI6s)kgmh3G>bWkU*AOj->-XpeSH6(
zJvM7!`}q2PJgvW9!NOw4#-);ToE9Ef<l1dAt^D1coj0>Te*Fqsy>ww)ZuHz*(B7TB
z$6sGvJzepX5r?s{F=#j?WBT;zkGEcrYxY`dloUEks@V7Dwp?i~Ev=HiuK{O&x7wXw
ztTol^`Om9&vgRHC{q3!BkSeGS>OGGA8eZ8L9X83`En-je{-v!wy*fnHLlblmcE<B0
zOP0HL!v5BKv(z6iH$0>-X7_EgqG0rkJAOJwuHoD351w1I`r22^)Q1}38S_n~r~l^l
z(hlCTj=7=locG1k$=WGGXFLD%dma&c@#YgJ+g4lNnMXML#A+`t{`#H4#cF${$j&I<
zb-RO&S4)Nk*<M+)bmQjD!P(d6%&|y4C9*YMK7Mmr@4fwM@soRddE=^HsxGX3bwyM0
z%fh9n&Yus@_Fj6)YI~;U{&VjhJ!;|<R^xaJS_OJNzCQQM4yB16x>pwO*dY;L^RYGV
zwqEQm5w2FJjQ!tkWn2BOs;=f<pMQVf+HG^q_W%F4`(Ei4_t@tg3@YmC-21ca)6UGO
z>ivIIJYK=VLIQN!@ZN3Oy1GZt&9!dbws)`XuJZTmt{p#pn)|%%_wbHu^K7dN-rd<*
z_10Z_rcc|+$?Dv1H*GS~iQBW|;N!EiOucn;o?rI2zpCx<@X5)^S&bIVY&;IXzrB@?
zad-Aq5$ch(4$FA{{P}BHEkRMyrQ!SCUq-1+^)k%8WwLN@@^QW?)2DM^mtPsu^?ZK)
zJ&mo5uda(RboBMDE1q5X`I(}b*|wEltEO*EKF-Bxc%Yd<(Rt4GYuBzF%C2=@{3`iK
zhv0`#zqAYTE-&+~s$CWt85yxPYwCq<+qWNI;yIZoZvMj1{pBX9ADkT=7^1f4#jel&
z^yw35_4VA>vNAFSudZl<`hLm>7A||n$A5EszPw)Co*Qd^uQ_-0DC_*XU!XI5&qp0T
z1=_IEVt)1Ll`A5De|<F$>16x(>-GA>ckjk#{Qq`4A2gZ}71H6kK5j4QAdH2zKRzVx
z?dzR1NoZ?<<V>HomzS4kzm5J}7ijF`Gn?P;$AW_gOWMq8eiY1@J)8Tj?`*S|vbReA
z{`$I1r?;b{W5qp*1Se2ZM#D>-wO>yZ=uRmuuW?G5BICYO$v3$&>Y`wXMsZKTL@Vu;
z^1mwHHAJMW+IHv6649nR|GNztC11S#XuqYng8ALG#Sc?1^1r*5eBorOX4}@?jP}R3
zm-fw_vEA{xRcff_KcBh04&PM_^=}*WeA(X}Cl`J3+P}~pk-W{TpBiUm+cVqVxt?6&
zpk-yDAGZ4L>2InfCI3AB^FI)LkY{`EhH3_A1IL@UZ(F}D@tpi+R!*Kq`uTZBk8}!8
zoE-e!vgFwr$*pB)PyPq3aKExLxV0=YQWCT(W6hd1QO7}tr`!Mg$lv>vTU@WDv$ONU
zJhR+c0)GOgPnt9->Uuc8!;0*t)UW%t78Vx=XV15--gfODXa%5KzuemEH_j%0d~`JH
zed(tsC#!s~v1k3?bHD1f?u}cwxZdjT|08s~Pj+?bp0l&flMlD;Uss)bdt0dWwyamT
zzOMhU{Lh~n(0ao3`|<UEML`?$U0q$*n%aP7*Fc7rwk=|K^}M6In_EU!*7TQ*O+|pk
zvsc0in^I4U>BQ_12n`Lb`2Y7isIR}5sY!&3HSOG-&M8y&H?33ipSR|#)#r=u@{TH1
z0x_YXp{<^i)n3Xvh1@m-tr1@__cUl}|Hs4p_E#*QeZOD7zK~~I{(U)6BlkjIZ|~7L
zmc?1N{gWq824#}1cHYzV))xQwO?`G|X4YHKehBmYduvK(zrDTv@zn6Ri`jqN-$t2a
zU(<QG<M#G^`MQ5U(;rqy+12d0WxHu->5B`FZ)0w5&7SV&aK_ndsZjp@zh>9g#oms2
zdKI*mD1ZOo>z`9YLq!iAI#lrd+}x<`+FDxR3GP*^wAQ|^t*L3bZfR-R(b;L}bMU{v
z*3?Ib`Rzq+744K+xNxC{hQ@`Ry)k;nz4iCD+_@8zc=LAt{<UTQGxfBla;@L<iECT_
z{kZh_oiTkK9UKeqE_7~Rro;RA`1SvhKW69eyI8@t=G>h-GTmajPFY!6W$*8SFOYkD
ztk-#e-Cu)}7Xf>IKAR0*qMdzx-LWZg`C3!G-dbd7ftKw3`T5zf{$CB~WXbI7>p&+2
z1qBChEO_X2<Hn5_cfQ@*TRp=#z3<*{DXWr<xsHZs&mKI;INLlwth(*bv)TCusi#Et
z9@@BS)vAKGx3(_R5mcJUAz%CD`u(k;p`oCeqDz-Am*y=F(K0N4=A)vj%6U5N%nU|;
ze*U$8Yinz-9-7N1YqiAqf#=d7P)hl6egD7E``a(2ym|W;bPVdk*ocUZ$jxbvD??u0
zS+-@1$ijsSOYN=;3knLFnqzPKzEqfMao}#%l#Qn|3`4Y3Cw<zUrQ?6<eojkPme9if
z=VczMd{)&nI&>dqN_V|m8>W2ZH3QpL+g^e7e_y=VBN7&5Klk?2sqT;R{vC_@J}>SM
zchV-im0SB=av1e*8+<AFFXvw^@BH8F_{GDuwzqDbZ&(@e`^YXoJ@1Dpf<do$^mDB|
zBKPi^a&K%K+f1J}&ERDR?%k97_U&7he}H+*n>RTvt*wdY=h?ovvQqfp=lTB^?Aa5O
zegE_G^PuCxopx7$e<#JL#_-{&c>IFg+uNLe-`biD+K~wgBSXPmTegT~Ut8liT`v}N
zK3&rNeYIJy|Ni}ZwaNF>r%#|=F`$E^tPZOuB_|tJf6HNEV|!Jj&+y>Q8=XD->i_RM
zS7-YB+O_%v4UAcD_y7O<zN5eY`itq)rnN~Lr#;yDe4cY$T-@5<d493G%Rpxgx0I!&
zsew)tz5oATczT7qj}Ol>-`Q;o7AS;-g=M{c{NMqoH^9xvI(6#Q83u_=`~H0Lo-%dn
z%CEXQI!6w*avRqEDpAY<ogp*ZEVpUp%9Y1%@b}7Ehpn|Oe-|^yqR=TfGA&IFv>E96
zylTGI)>aN4o-3C3oS&bcf4qs68+1Dj3oGlx6BCuK)W58c+|1U_FE4frbQn_gx_1u_
zHZy=mroOzszW$t)oR+?RyNi<Gt#*ESw}b=*HUD`%&h2~)w`>VnTVGgcSoZEtr<`pS
z=+4MPMdIS(Ti@^8b#HHV^1nYnoqqrO`}@V^<@{zjHx?8#z22IA{lllz`k)CZtKUC<
z{d%<dyq)kZt*Km~nSec&pSSqE+gtTj>sXIuGia;-u^vgO$8~?dUe6NlFweWwu`&7h
zDqkZuIiCQ#iVq6EzP;^!@+2kk=j-+R`y89uGS_ak<dLxm&^1ue*XIYVs%d0qH))EP
zG<h;8v|3tQU&`+Kydt*y&!0aA6(1599P;w??o~YIO^l6*n6dE`(+7naprc!ytku=o
z&)fgExpe6Y^H(J$B~TV$6Sr4NX`;va*WSgI@ArbvmeJV~929h6xxakQtu3C9cY%f<
za&K?r{N9|u@2A`A8H$Saw$gTUI^sXu1>Rm#Ui;^5e*NJMiHE`6Bmp6zrq9pMXMX|t
zmW@YZLD^k?KEANs^Gugd)eZ;kkm2CwKK$b1;?g$b6Hklwe7lvMb^YKnyJyRNW(K{_
zo#LhH<m_Dd{oUQD-;t4#iHBM^L6ZZZ{Tr8;`#*j@zy8>&(A5ShCj{1hKeDXs*O$z#
z)y2UeBcIQ&?*p9)(JiKXXieni3roGHTQPt5^y!m9)|C}j&Hq--wy7*iKAkJn%+4RS
z`#dw~G8aJsfrg{qpfgK@l4rkplLI<v0JPC|SLy3ndya7mtF5T5`}pxAD4OejJ{9k+
z&X0+aaqE#-DCYF!{ri5<z~l2DNgE{=yZ!yT|E`FrXyTtAAG6NOA85|Lxgv0J%l_3-
zm;OF_+;88ubm`IypfzitD)VE_(x8<Ee|{8}yuY{i+64#D&0xufD|d6l`{4-2#mT4d
ze~i7OeJA;iQB=>8rn4E@_RbmMVWJ9af2<JHuJUNL4}Pw6BwPNB&mA7KRWTD=KUC{G
zFI`nFlu`0b-9YsA;qxDTo8Q`N)*Baj=}Y9;B!4QM!M)KV?TyivsJ&IDVe8}WzWHri
z@<JdeIGB+^Qc|+waj*G?f`?8vzu#;I6*n=lu@h&{?&cQPdoVq|POwSZ$Jcjb)>W;w
z$+vFb2Hn~#VU{!F!|K<aot>bQ#G|(7^)8=R#l^?R2im2p7qbI&)>Gnb(BT8g$NNHO
zfB1RM`u&4zYojCf*V#6(FXYMJ`&A6If**7pPVVh(tv+hbQBhJ#N=l$ph!ce#U5~Ht
z<+uCckUcjpF3!WlgMlGtUybDBW4(tzpSNFMnzVlU^yyK*mrjp!`v32*sao`}pFb0?
ztOz{hauakMOY-qP3CkjtTif&bcgFO+c#-kv-|zQ_T;3-hZc|iLbj;q-V5k$dg=6E!
zji9}03=2RfEj&AO@X^ukk7ta}FYujhW?*XSnw6!cq@*MuE2~>`543#t_4@tmO7Dor
zRWO?8-#c<?sW+ny$79eXPoUDLrKRP-$&;KfU%mvLJRG&6(?#jv_WO0w=@*XQ*q98u
z+pcDLWo2c>x0~spQy#bE-WHRTl<es47FK)x{q=SJ-{0O|=2*Tm^KcvQA+zi2VnO?4
zK<BqUJluZx_HF6DzCO_O=Xv}8Ys@UShprC$@nUhm$uVsWjRW%ae;64gEQ^*zDR{=F
zotwky@9z&fAsMtLP0pw8K4@o9Uai2pr>|adnVXwGdH($Iy}i{^j7-<AU9+h9VIU(@
z(w<xU>*ex}{(f<_CC{Eb0ng5DNMHn=$6=Ox%Rxu%@xQ;nJ32ZXe0+K~y!E&L+Y%mM
z8~S?3`~Cmz)`3Un<XieeLqi|#e!uVVuF}__OILpU__1Kg5*9;4!yTosr)`L>sIUNy
z+h4d4kT`SmW@Aw1et5WD+1y<GK=bRH6P4XBY)<$8@$=`x9Xli@PMjz;Ij@~px^4Zw
zU#q_H@0J7|!P3#wBf>QC(&fvbeeM<2)u8(?Hf-DGR#Rhh=<wmz?ELfdY$wj0+iP9^
z?uym7#TB}<Y^%-ce!n$mIIy?+I|Bn~ZoyIi*r#{9->+g-03`{~1rO8pViQtRTaO%Z
zS+Zma$LsxnK7o#_OS-lu@|Z?=vya;0b91c?D?TKssHrhk2)r;UeHF6j_q*LM?(Q}R
z9hNt7V&jJo1zQbfr=Fe$TCuoc)21Nl;zvh1K?$QJ`{KUZ-=JeSLAzkp)YLlq`rI-z
zS6<s7Slf9t2~_elv-68FIV@VdSWrl)iBHx_!N5R3s1qD)RbN-#0$l}gV{f&2%BE-a
z?^dr^aiEP?y5-x$!|jDXJ|vdByCccW&eyVhx%!ziXC_RT&;T0yk+pVi<2l&EDLiY-
zz6TEyzP!H9pMHMc+UsSRnVF#E2O1qXaQyi31*TU^eY4lJa*HP&=@9(7>$%xh>+*LA
zXJ!~?eZQ~^v=8OakB`0)p^ri99r*b8W>}Z6E66{2_UzFvQEgC?KapazW7n=j=g#rn
zym|A`eTAztXUupI|NmF`<f}W%-bUToTODrk@BO{K-Jmpl{knMU?y}a_R@S_`yISr4
z{|VN;a^&n;-s<n~T6=rHT{z!<ukyL<n;RRQcjSZC`GJl}ytC8z&6_t9rc7BP#<C^l
zq)^GLE1Z+ne2xCh&TRm#pSij!bcSv9wh#aMWv$sjTkPN56b2ncR#<4bE^e>Z9e>a<
zRy7}8LDwbESPE(fu1sveHk}fvE2I1Cz|A6tO<w;D$~1MI9DkO|?0A~-#%RkaUGC!_
zTk>8!+{gFsTC$XF+)O3W=aY^t@TiMEuN%_gRWGeNwfy4Iukr%jKGGY@Me|bs3tu-D
zV+y!>bN5nX!RW*1Kk6n=zxW7rJ~C(s)I5KlfJ8t@NXy>p?@90P?Ty+F+GxXX|EJ;K
z-`}rgzOP(9542^-pzcq_ogIbF5q1Cn)h2GL^NrnAa`4;R+opAE<5Ywa@9rx7@csMo
zM@PFAr=MoD;aG8FYxeYWQZccy7gvR9&wV|={$C~N)}su0ivk9&R;TQSlbg@mac5^|
zi-?LcGUVOg*L!<=K4?2##@$_8qwbf!z6LsJ?$DDXr%rjjxxYU?*+*MjTPJ!O&-;D9
z_0)W3Tu5T_Ig(^(mV2wEp@9L^{1+7!Wsqx$xMF5_@$Ow&Jw3gxeS1?*3W2Ud={3J6
z(3H)^#Z~ZS#Ww*hc6RnZUoQJ+?N3|ZJ#(g{S>BzFhlkr2Z`l$OQTP2_?AFdj3<i~-
zQr1LnW(x}o%eueX?Dh5a$AkTCTbFuI=W4WBxpHOJ<jdKgK7Bg0(7FA=lP60yzI$<T
z@u769G@rlkg%7v!9)5d!`^Ss!@`;DbL?(ZStp#Y~m10ztl$1Pi;>3krx!2dlg0`HN
zyt}jWTCInQ5a^s$(7-FG51c4el$NHpE%)}aVrzeYe+#Qu`|P`2lt8Wq?SSqQ)ov*i
z<zfX5To*q-mzkqH)oWwUO`|<O9(7B-Zfb5We0Ye}XNCde#fuji<XRSi)?bM0$6a}$
zFV+oOat%5_MosP5{8Nt}K5U$<?w@pHL*gNo1O^W;uS*=Uj14P;mxESEaBy>9&ffHY
zaha}^d7ey6Ow5FtGc|RjjnjB^bai`!{7akJcn^VkdSZ8$254My>TY0f)CSExgHFX@
zX6G|0pSd*)v=1s~M}v5Ljo@<s`C`+aKY0SW6T@oz&-?%XEf<Vqve{v`K4zzoaoQOH
zwVlV0A73qNpR`fJ($aEkocOCpFJ5$PPCx%>YIt0rbzT0wJ)N`7^Rw=zU0C3FV`uU5
zYuN?G6TFs!ZZT?N<^BL_>+g7We@CJ7+nFntEuUW}RsHQvqlZe?Cn<5Ah=z&E?$@e!
zx3sW)d3#&j{@)MfHh%egFRVhe!1H7L_J1~9OuqW;Sg-VrEt#O>4(=`aeX%`g<&j@s
zUmMo{`x7<ae#_4fhxrw!dd*&8ba;kowixKdgYtWopbOKpUOy?aoHTjz#5r@;l-|y}
zyDRbPs!$1o1c%92(-RXLh1LBM&dsp|t!Zq19q#1RB+wKd91tMz?cLqgf*C7(3knQC
zor$NXr*og4;<eQ6#H5)sCHMV$rF~|ub@<!&6Q_aBcA0ScX~pxo<t+mCvFF3Teft)%
zIgNK-<ugfeUox;;Y29w@t+%ziZ(kSa?6JQ&?Uh=1%A=T17IQqMI`@1!vCI5|S8H|a
z?gE>A+0Dl~PDi#1mp4ret=jeOT$D)ok;f&MIAYF6G#ppl!@^)?rQhgtX^(JZs*&WI
zw{H{k^ZBi<t(*HZ^YhmWehZx2+1VKtKhtN~*82|*HiM4QleI1b?fN$`Hoko8{FyU6
zpn-rzixvq;Nkyfv1r>`SAtKk-$M@&m-Ie)PS*TM$M5M)cwwa=lk&vua$py=Mzu)ig
zzi}f1)Uv;9sTrvw2C87eJMHA<*PHe{S$K1EdiI~L+K`Yb*Y@%8@%{Ms`+Z_!Vqp6J
zu(eSSFD><+VU*f+Z32tBx;khCp`*9=X!ZNO>=Qj&zP-K8eSh-KojcFX($&$qvM;z+
z-SYOWTU@szqNA_hj8_o?b?0}Kz7~tC{TgavVUh7xU94MBMy6+L_H`vaJ-_S|F20wS
z`@6@)$UHkYcXe@4_3E&-2KE1HjvPP!S~Tv{h0Ff-y_41bl{7RwUjJIKK;g}uox-!t
z^TpJj{QmWeYku#x_ueW(iSO?01f8=M9$(ukXIu5c=KY*Gb3m=$nB8T(vAaqx-g*w|
zDay_9KitN9`S;$?=dWIYC!%j{%?2%v0bT93dA*C0<9xf?4XLNaVs@3RJojNz`;jC=
zyT4z8UEJNl<3g3ZlRZ>G&4aoh5800#JC^k3#>TCE+CrTha&8*AxVwYqrZ#Ncc=6Wx
zg9jNmr=NGr$<YzhiCFO2`1|+o?x09o6WQ!H*DCXEa#~s&=s3AcOTB+Qo1OoKOMhkM
z+N<Utj$FF5Deii$y}do?Y`bnT-AhsoDngwG85b1hSQIjWvf7!mXD=>vW>1vgweGsZ
z={;gs-L$4A-P)3wb^6euLsGVRzG-P`RrlRj|Ng%Je{bmOu!HyR#U;-T(K-qmQnLU5
zM>u%7AM1w)pX+z<#~%ObY-VOw^}W^ubn1Bjt-jXwnAlj*zCh5C*R{XCT>N>@y6jB{
zXqz+Wj+Oa#wIzM#wZBSo?(dV8laq_OUR_a<!Qx^1<j$sT+m7w4{r%yz{{Dmq2O1}M
zs7TcwNiwYZ{;t=y`rCu=_v^1~?{QI@xZ-NiZNvE3v&kN}t2b=eaNyO|)e|R7X!w4w
znt$KEeOAZ0IXDhLkITDp>(;AK=j2`q!$ppaY6qGPR!>xRPkMD_rH7|yW&!VV|M|xj
zI5vaMY~gMU^Ub`uDOE#XKmXI;7eN654WRU8U?5QZ{M_2|3eV@~<{B11JEOMh+y+o*
zyjxs9>H50Z83u_>*94Zd=j7&o{PX#I^7(nT9X&m3jQ1>gW_skxmVb?Njb`$I&TzZA
zIo+`4N5R~M26uOr9`3jQ*U{0zvG<U-+^;8-{Wp}ojk2(|&R%0|Xn2rYe-CIe-I=-8
z;s=_uKOg=ceBJcGty{b9ednI&5%NC!?w-oe0+N!QpdGJ&dvbGgLA40ztfk3nzD<i4
zE8E!E@cfE#aB*?DBB6Bk@CqwXZxS6}dKq=>exdbm?d0i+0cM-}B(8kxIrfR^XXzX-
znT!dwJ-PE)bNBE3UL3>l<W$bw+h0H4;S@iuD0Nyi)YU@hw%hx^*3o<o+uxqfNVSzp
zQ(L$7+f?mM6T)gFHd?L@2&jvFUwdU&efPhNY<uB%X2}U!*KALEwrV|@*7n%%-gghZ
z8%<iFOC7)67rHUK^mxMjZh`Js_6Og3h6DvQX@{?SaBpul=%S&iQ$_de-76>~v*tQW
zW-MsM(CYB@O2)>*UQ31Y^71&ixIjmPzp|Ycw9+LdMFmvePo2u@?d`o|#|{Mz4UhGn
zr?0lQw?BS$b+thE(GQ<LuP%L*QdMOIYW0hViXOapQP8=K=c430MuwX=Z-S0+2?`EQ
zOig8tkB?_zWi`#%wA4^@su!qldGh4R6DLnLE?v6x!{4jl{(Y7Ferc)qj_U7vTwGkB
zYp~+u<3U~bi^B5x_xJUlIN>28CU)rRRZ&Jp#;t5muDH9ov4M^uxN;?A%9JUffjn8O
z5{KvK=4SIcuUN67p}U)#i;L^So#OMLK`OSD><mJ}!h*uW%~!63XiW9GapT5;vuAm2
ztG-;QZpzLT;bPT`-PJN>ipY~^&kmhB<t4G-kkMCERP@ls(0~Aj=;-JlKYoA$Alt(+
zR!B%lKvuT*%a@WFGiM&WdslXE_4jq9pGv$xez5WO@o{l<WCV54*TwEWbouh;i^=v{
z*B7aJPfPgu=_!L;%Z(*Vm%f}6k*70t>QvB844~s(12iry^Oa^{W6R=Qkoj`crcDJu
zKc%Lmr8((MKYaEqZ)0O)#_esndylPLwaUrGh2_zsM*(4BY~|(UEG#Ss&YxfJ`Rd%s
zla4MfEJj8~SLUhTxpQY$N`0G<ynO%d?fJ^Kwz8q2p#?=nPT$|%1$BlOUnzcmP8Jlp
z_Z+3J&YU$X>Cur+(D07&d7I$p#YtXXTzzu3U9#3?53Z~Xu6hfazfBJ~wWIKH!Ly!c
z_b2TFAN6RQ-gm9ETU`IxEYs|gJnNz-9yzzRtUOl>St!bGX=w>MK@GHl7<5Yesj1ol
zT2rg8N6qc*<ox&JaeowZYt*JspNeAk*U7$o`O?GRzkTIO%{g=DK79AC@4x|vz0QYb
zc{w^Vf=-f{Hm$9zi)+WuoeRCE>wWn4E$_+>u2v>-y%>k2Bqc2^tp{)4_8vHJK&*c4
zDouTT{)Z1AdieXZGk`k%w$<ORSbqVn|2rXpW5TIjD^%6*u58DgOWeowTBS}zU6b3k
z$sxjPuj14j&P#)w)}3)}HIlAO4G+-hXS`tYe@mE(QRCb-+&WA585kEf&+Ig2Fw~l2
zsj;fVIWN-UN!J>+o7)X%cC7u-<Il1t^=)q~m!R!K(7HWPr<4IyFrArad;5f_;8q<_
z!F6?YI3ojS0Q1(??A{o`i;r_bSHtu2nx2RVS_!)R%z3t1?t@2<nAFwPPox+<dG-u+
zhKqULoddnn<~*C$tDo%>)!vYBkSTe(BWNz|%ZUW6ovw-VytIQ0j5f-9X>a|{Wh(gB
zRmI4$<GJ0IO>&uUf;u`3^6%Mzy8Qy3E*_qqj<2t+?Tr-*>;`R#{POa$dq(`e8c9b-
zN4GT{FHVAL@tTiE#gFMVmw@&rOw)~45bFl{R8UaxqH?qUd5}xcan&Y+uSYK5JD!mC
zDC<p7N0iA#k0!Zy_l@_obVRXC^=fr)=VN4OYHpT{a|&_(%Fw!ee%-8xsxD_!j&_NH
zI-VO(E9kcI%lFCG|C#s@JPq#h^@w@~dO-|Y$5*vsV(F0u+tL$MznYe5y68@FNoli_
zv%YxjooMoOCl?k5(7N29pdbbY(3;yKQy1OSpo2Oe9AI4d_uK7!>5Wp0)Vn=Y4$U&n
z2DN*Vr#oHU^XJp)8~f|+mjtcc=&cB{wCV}=wazQ%ty%K+L(lotiW@#AAlti^ZsBFy
zV%vGm>@g^eCN8M5I6T8JxhH~iVxi_#uZLTm79IfYceox`?HgfM@W7!*{(QAXV6jlA
z3uxv2#_a2QH*VgP+&xEqR%a(CXdD0hx?i2pAmCLAS{b61EDnx*v>^YI5u|9C&%7>O
zry*u$?wh2J9yb-E#`%X|zj*S=(C5gtV|wi!9=_Z2?iPG~75d}XFC{y>dpDj6NS*~9
z{@cvXf9U2-Nkc=!6X*WD{(1H0P08tcu}#~zZx_^7soHdRXEA&JzMpD+a<*A-g63K5
zt@?VX{C+Ly3_t1JBB1bD<SxbR(}4v@t#q2%ePhnlj`M%{wWhKj(`#RGv%^KG;?|yq
zZ|Axbv|p#ZDeCCha_aPHX3$c&L#IxiI&oD%(to~PE$G0J-ly;0y#o!UslOB6Dsa3{
z_HdV|cEP_tmC4gT-FSUvrLdSzM8ky(0Ubw^lBYX^g5=8y9P2t8L&8KK#U0F35zlcg
zdl?zBQVW#mCvPx)&BOm%{6Vfc>$FQ|pit`Qc%?A?^us4lS{^-0N}M@&u54W0&s0#4
z-Ota@ZB1Xt7EXTt<I{AbH<Z7R11&|}J?D5^b2BsOpqJ_Kb&}2O{AmT?v5<+3h6k{%
zkYB;6vC3;gY!x5t)9ZmTlI>isd|IoydSb-__s;ClO;p;}I5pEc;`FV<H#f<j@rjb$
zt)rx*v}*aJNkX8ON^5ItL1}60{{8kozP`P&VuCLpK07;`gP-3$Cr9Vqy}jLs4mpK{
zgh=dOBX<7C5f(Euvkzasw1BR#Z*IQ0H9Nd*8hEXmsUWzsg%}&h#tLjU)S7@LT2Y0h
zda$pT1jPp&UrFFG0Ouu8dclPkv0;xrRJWN*U{7o)u3B->rze&{P%tn!U}XsC4#l)I
zwN0BgO_({8)7;$r%gf8hZ!86sU=B-z6z%Qf-`YKT`V`c8k=Sj5%XLahi^SSNUi}jB
z3$#h#)2E`XsYWx;cwEg04+?5pvqr~bY0!?HI~{ezq<5<*DKRYw(fZh5|A%?%)Tvpg
zb8~ZhLnfBFy1If|Lq2NFvu8`YC{5hxjmJ855s*(`Yz!&BROuZQ8QBS1E%WN?>VTCY
z3=G-X**#LGT>t+4b6eNf(a|uiR(|5?r=TUXixw|#O$A+fYn;YYQ&ZCuA&DA*$UNJX
zM~>+=bacG%++6(J&&Ac1^Pwt3KuAc7taX`!rsm0xse*!m-phklf{w7-`ay_6Lqh|6
ztiYZ9_4hrdA{&LuzBu{JksGW67auR*vqz@0vvWuJd%2>bqJX$KzE&qjV`F1bo9fy%
zv3Kv@efaR9VeQ(r8&B6Jf!Y*`ii{^up48CObIZ)s4ABzR(a`~2cft<dZ+rOeU0J1x
zCvH5o+cs(PWI=iP^`)_)p`w2CY&t;;gYyIZSDZTKHD&sAXFV`l7;xawA*N@~o*9^%
zx4S4AmUZenrKYNa8oZMxHNAP0GiBPeMSJ$d>{xdD=FNqntHUzx?lP5;k?D!mGi99W
z)q3Sh2<VarTU*(qM~`ag>$it!wa%O=dFJfdhp%37@$>WV*tzrLoy;UoPEM=C>!x_A
z{`>Kmf6tdo-e+S(CA+<rI#pKg{4hU8uRTOd^j*5q%riGs7cE-E<mu@N3Xn~kHwT7=
zsoilubN1}jcgo+seLJQ%9VHzjbEH<dvd)+?eR}fUU8QGtoxgA)V8@Of9Jxz_IzhKa
zFTP)V-nPB$?Jd))`k6Cl-q=^W``D-OxJuTtvNB#NV=F7E{eQpBzE=9~-MbkUg-OlF
z)@quXita9dZ+0T$YOjPLQ(avhoBZ@y@kvQahYlYWl$YmU8np7dSzKHkX!hHx<i&vt
zJ!+GtO=}BY?x(1y$EP)Q)wzG5)A{f3x8GIv_SE|&oJ*E0xw12EX^`aG&FfdJXb90V
zJ+*K4B&UU-TM&$lj9UJCd3j~sJ$C98*V?G9P20Dd|M~m(;hQ&ibhd_th9>^~^>xDO
zr%~6h*OX;yNlHqB7Md<vyf`p2a^-cibLY;zxU<uESLtguY3bQ&>pq;EHh+HqT<daB
z>_wOrK62Tyd$)9sysD}y2S5MutE<BUBO+E@Hxm;R1NC+a3Jlh)UCSHB{nvH=?~aWt
zLbNnQxMs|nCAF3<nVX;Ay`o~rwbFn8{z=%?R4hKWzx=)2yL)@J@0<oD+0f9XoA<jY
zHFkG%+t}DVc>S6?K0bcN43qQ!c_z%7)%D>+!I2|J92N$=*xI{#_38rojhi-QJ>mj2
zMUi6<&OR|ADx{&)YpGLQT-@e&o6}A-xhOf-)$Kc`^8eLjXK81>>DjgYy)#|PUS3k2
zJ3qRv&JJ`kUUv5F2Os5wG(>zq{RNfpH9lE!pkv4N_y1|C{{HT2_3bB5QdHE{4<A3y
zF0AI$uykpvaLA98APo`FnMjKkEqb*zHZD#Mbbb?PrNg5moo9und{9}L&6FP+D!OXb
zDusz2v-V5_T{4oE#`QlnHFcqTzg)$$nd!4??w?(|Vg<+V@9)=NH#>UtDCnfPm>3zq
zITnp!Yoin`EF@xgm$gRd<Sp`Qym2F9$@1l|W8_6eTNgUFo8A29?dA31^LhKn$9ko|
z-ZRtI=2rKgcjV>e<rf#b^Melc6cZEk4R|_P*WO+pG{C~e#dT%cYiWT1@trY!#_8u2
zKv$<HgRYf7Gt(F}Kzd_iGH3**`HD;ZO6>rT`v(-AcN9P8Gcq!oFm<Zx9d{=urwjY*
z|EH~9s2aF3q@$zb!cX(dQ?<hlDn2}LV{M&lUCy^X@9w4D`-4`xL`6wmx^$`F<t5b<
zDMp~(Hj0XhY(J#~XCFG`Bx7B+Ca%=(i@}Vi{r3Mr=XVMS2{9EHe^y&D2_Bc|44$>F
ztTVQNR%uHul-l}tRcY-DspShN-}v<D6KJ}nc(2#eL!iYCUoQKbXVfgZwIW1oj!mUd
z`uTZRIsUF(51J>syQ_4DVKQ4zP7Y7V!^x{xtl;?n`~LqdUdI*QVPRrsIX4<WGo}0X
z?PFW>?qphie*EjI=;+&NocfFnxwp5OzIOTU9vc-U#V2Re0gC7|GYmg``I0l~Z_Li3
zrPscKj=VHJZ*y5iQHzt46SNQI)TvWarhP#xT`DRp7(iQt+BACq&0qIH$l24^_vpIV
z-4o`|zrUjJNs%RJ0Y~EDwuR;I@3F1wV>oc|;KIPyysk@w5<fpXdv?=$ch{mKqoU&C
z(sk=stN<-MzqmE~dfFPVxiNa6t^S~a7tmq82O1dJYTtoICBMDD&%ZO~-iksI@Eid9
z#)zJS&Fs?Hhh4z+WR@3?!9^#nsaY&DG^Tnr_pHs92@bx@)*F6ZC7q$8tIKJB-CqTv
zPN^;YN}$yb-`?Nvmp0Fn$T@T9kW<d>ZM^IE{mN=S&&i~vt-Ue#_O__Q-b;csb#!$X
z2CWQ;iQ#E=TDWz7jNb7+S!;vhXFfZ2>@W#E=|82RfgvIyV!@UzA+LYEySv-G*fk{n
z=FOX+8{<Gzxf3P`H21~E#Pt05@x$u3ii*mC^XJbm_`R>_DHor-UCxFJW(+Ux?A(0t
zn9>92-k+}S?%64Se*CC-b7$w}1qa=Z_sh38H#7hF`<K`3+2nP}$NNCb#7zIiRd#$A
ze0=eHzHu_!44Wk(T7}QfNUEr)fOZ00yLPQt&R9u_$^QSJ;>FFps~^`Qw>IU}wU!EX
z{i)G7eQLp~6%JGT{-5t(p(-?UhC@mgSLaSkpEqw5@*ebm1J~Mtk2Q^q17}WRN{y3S
z)z!W5QU9!0Dw8}Ewry-Ya*R#w-8+M?9}LPo!L7Oey<(yXN@Crh39-GupFe#Hy2Cwp
zCa6z8XU-Qn=V*_nkkkJ+UYf$FwrtrlUM_J^F6`=BwK+a7Pw(B`-R%DU=d0c?wptky
z_4<2oWMt=?H#xme`S|!IoJ_IWZftIz9}=4)Q(0NLqw@2zb6@Apn+LkV?9Sc0py4H9
zVc{v$rh!go1#R<4N?LU7?WN0?L0wmyzh5r<hW<)^e`8~^hqw3T2tBcGP!Ut|{+?`J
zUf!Xisa~y9rig$>q^_@zzkXxgrcFY-%ibQEV_B>q);)X6H}yszwZotR#J9J%JL^qf
zz4r6>@6R{hKNGb*kGH(M++%5whl<dNr$wL!!-fq4-{0TAF8OY8(8_{GM>wZUnF5+3
zU|X%OrRBArVdCoW^-?AWo*e6ywkUZq;hg95w6rvkFKTLQAHI3RGt;LH)JT~&P07|)
z_T<Tv9o^l**2~_$eS2|NX?F9~A1c8sLoBMl>G;jF$-I!zFiS6f-x}jRNABE_iQQf1
zI@>I_C4Kj)Q(mBZ?a$4%?&#{eRH0WN0XmrzR5^9JTuRw$@2R7s^WhM;KIo`GDMhup
zR;5nw@9pgkxjETaZ@RLY+Ol(Xo}Qi>8XBOc*THX~n+-w9JSxgbX(9(>>C&Z3Pn<a6
z;ON+RE;l$hcw^#WHqdruP+MZ%!&6hWEy~`^IQRA0vu7`^tQ4-Psd@0`4bRFDtvl|Q
zE?t^1WlGDB9~E1ZZ(Y4Qm9Yw(Y9PcHk6_KI8heY`pLTX?`1`q~=IMp7{RtFQN;cZK
zt!?IV^)q|+BnS#HaQ>Io042=8$tyd$oe$pIt6^KpmHO~uz_aJlyO+36yKzbAnWN(d
z8553c$;S@#*voi;%ugxM)jHs!HaYRzo10bN?{7?I&%3*8>9#W$FK&!W&RDE_<wyXd
z+ATHJY;K>6?oLijU0q#Qrfto-$`u+Kdg8>1fatonx3;>m&)BhZ=ha^~mn~finhusa
z-Oek`R$u?$?d|L+Idye)9!VpX<NfmC(Q*O;4RwEi9d!2ATG`vnd*{xb3wx`}j~qP;
zx?5XATl?~h@`s05zr4D-`rz|plXaApowGMgT)I^C(4j+H+BiF0lqxDK51u~F4H_Fd
zH`m&<3AAgw@bNL;l9!j3p3JJBv?cR0+vjIzol{a&Hf`FJkd?({Z*O1n;=)45#;_{|
zpaHMSnDDT$NAK?L1|7w^Xz}8$Z0?{FZl_I~#=*&H=wTbaKJIG7wYAaay`O)5dwYAr
z>8D%ST3%|~+RB3VJpKBoBE$)*F1P2$ul-$AQUY4=(A3<#FhHZ=^D|%2X}vFBzU1KH
zdGav_G|X#J_D15}ot>AT{FXA!5(x?l3W$o*(%HOi+cD5I5or3W)~&3h1k~C5_5FQ+
z?eA}jdU}3~{Sy-v*Tw8?lC!Nc$^7d-sqF2oM9|@`Jv}aEWo9Wxl1xlY58l5&|M{H9
zqQ#3%nHv85`2%WKO`0T>I1^G|@<>Ib<>&VoK0fv`X8zQvt+%)5KfbioTSG_ZO2qv6
z^Fh~CJh~blpBu0v#mfs+=&mUR4L^chac^(+>pg81RaKz7R9CE6;o#%L16oIQ=8O*u
z8{4(rV&HlOLM)o*5E#;O$a{J~&0ni2QU7v9E<Of{JenaPa{P$Hm)GkzWL)Rlwztah
z*}J?qm%x?39Diu2#*MwwJLBtnFMWRA8+$f+@v0>(s>}TsKlzfGQuoL3j8%Et-`DF8
z*S!kq;Q5gM8Qd^j(F$rO+)@k6<d)0i$aU1<om*4$_!w_*>RjvcHm{|ZI1D;FI}dgU
zDl3R}OK;Iv$_35k{P<CEXJ;|H(M+E6w%_O6V-&Bes{<|XHOsrR!tmziHEVb}J3Bcz
zI5N66$!9-5H}^7!BIw5D)B5{+!q!Gz-MP2FpC5GWi*EF`jF|6-4j-0GNOHJ#?V5x^
zLc_+>3!-dzrhWYU8MIs(bd<xA<;%0b{C>Or{)3k<Ira6|yS>%7wUxbj)3Q0(mVrTm
z!PCVt<Yw0CoSYnkoErw9DKoBCr-*d{8lc-4-R4jBS}L@={C$}8?}fLT`nMPw8agH<
zD1eUIjNYDi@aomAfm>}~o;r03v~3|~U(L;g^9xHiZrXHchGFuC+TUdi4()uh2321&
z_A>FFIeS)6N~-Ja?d{pThMj$VX$_r?H*eiay0GAX^80;<XIcIJ-?-oSMs=4G-;_;r
zINn9Zga&TRh+TW@R#x`!kkw_;yT5<Ve*G>v_jg2eZNTe!JGN_db@MiD`p%`&qO#v!
z<L9#{b0!}>cK-FQ9ePF2d#oosnKSv${O`8QmhN`^cd#_~+V1jv3u|l8X+AyQcI?>U
z#%pl#_}R0djgJyG6$a<#+n=x87ZDNB;oQ!bcx_FjTkh^<%h;;Fzk6CUf7ABu$M5Vc
z=CzZXF?;sn`2BS+Zg1C@v#Gf7;4$ir?oJ-X!KYF*_Lguy-Ja)o)kAoh;3csYB3vFq
z!it_gEnByn&pF=LI&*WecX>DX(5MM!t3N&Qe4-c6H}l$(`%6B0zQ6B&?$T0?KW~h8
z)c-Y=d47&H!^jbI5{iJ6RLdnDivrde1+4uunzF5*J$vSszkJ&^F-{rrMU0G$phcP4
z&%Ul&rInJBBC%KAsYH;21$56aD7vP{*WG;K^s7(SI_brQg>$~!*8JFDxa)^Ypw`qm
zu8%=Y=GN&~Uf<hm{p;)N<5}lVo^%Wi4Q>AA;Sqgxp))&ZF~^6G9~18`4_djQ{{KI=
z`Pv1d``KAo4qUo4$@qe%p58jg-^>l()AbgvSkZAcFD<QYXYq3>nYcxs3IYf2-<LmU
zB5+g%G>KCDjOW_g==K*cGR_4wEaO@7`Ri9#4-bxG{qp^ho6{sk;uhUpzhQ&Hx#E{+
z&iI^LAmena`P3<|CCir^-#P<62J&=e-JIF8Pyf7k`wHZo9?)|5bKfWa_)%d~@!`OV
z+<Er(a;d4QYs$E}xzEftKflC4yV0Q`Zf_N6m*tC6PSkUcqP)HyZa;BnmuRYaUO)wB
z<)YA~OBJ(kn@x$^d+SmxMD3EZfzzfdXaB27@tNcCQ1z_Oys52gp3iqb_T%G<v*+?&
zz5~akz@=q@4V>)j941~9OPDlg4$n-VV;P@6eFDu%g03T68*P5gsyFb3PluVcwKZsX
zp`ftPF!L`XGusBH@`hc9{F3Ipd6VO@G$^bZRLkEB3kVQc?YlHcQC<D`l6``g<YvsA
z2}+oA7J?3Z-BI|s?d0vSl_7H&)%I3>WnwtT^kd2tk!w2}3_)86o}Lmt_ZxIqh2LDO
znR{}RY*vPJfiB%TE?<A-Xt%iK{qu|qil3jGVO5$n`CICxC7u#SDIK1#Z{584aOLuO
zNn5X9yS8Y<h7Aj2m6wEeb$2&=Elt|;^T&?^ckal5j@h#D&pVlITwh<`(%M>hul(1S
z%ySP^^qxL_x})x|)#_LUfrM*oA`8mP^8@VB0{m9jB=6}Hq$N3BQ&YXmTPK7$E)7`l
z<WJ?3xA%BcnU8IQgykodiARqrnp#LKt^a%VQf%d-(0O*fR~9IE=*48bTqodkOJmlL
zsT0~3Ul&x&m1mt%@L-ndy$ecuwL7*Ydo^%|Pb^MISn#WS-2u>LlVORm)v8my0wW?i
z{`{%&P?@CutZ=()Sy|Z}*SS}(Ue&!Yd)wMQd**Dud-m+v7rCXcu5daj{uT(l$;TcA
zYAQ~hs%UO5zH{f!6)RR`ywsZ*=A$F__-6Wi(AB7S%YS}Koy>gR$k;eAEbLfDaY;!?
zd&ieIH-*E(!g_v-a<K{t3;W)ZX8^6DFf}z@Q)X{(|KsP+nR{ZBq>77+mn>WM$quwe
z!mU@TwUt}^(7k*6W>%-qd3Ser@wV{LP}5@nS?w`;?wOgIMMXsurcb}F*FV)|d-eBs
z8*ja0UcvA#dow$~oJr>VFQC1{i~GNNd3jmL^H0|fUstd%{p-8C(xAJ!-YG-UG5B!0
z76B)Z)ysnxe)v&1C2kkXg&!tP5vziNC;q-3AK;;)dsh@v)<kVxm3{p~!4r=wOO|XY
z3Fm0I^#_#vJ3iI^j@qT&V)HR6IT<uVJ7b2#k}ZwjPu$&I4jQ$v|NA9)_uBaizN>fb
ziuyaJzq8ZP(b3Vnd}XApZIuXUlgy>1-qE|XTPCn2h2IxC=O7r&J&E^b-$q6?Q&Uq9
zFR!F6oGeT%EG#SXfB*dX@WaEyJqJWOU7EgpDY>`k(l#HZi3*UR#fl#v6jv)mYls{=
zeVW_0`WvXh5)&I6y<&Mw_uRR%T-@A}xxbivQj8???(I2Q8DCIfprfPX^U6CkR5b7Y
zzOz~7B_$~>EL+`#=IK|lGBsYjEyTex=e23rj9~B6Cr=*y`}_OH4-cK6JbSjusSmVZ
zWNUUf=tc$ug9*lKoaR4ylJeyFbLqYFrcM=YYHI3<>-TqaV>2=~wtWBiSAAMq+M`cT
zPrJQ6eD$j6zJ2@DzOL6TDk?hk;9xW8rZBha)Kpa=At9ft^$)nzKzmGom1>A^J$(JT
z`^JrkV@8FAg`g{eF8&VInhNS-uZ~p_O1!h9&@I2;WKMv_kp@QQf_HZ;-Kzgu-UF?l
ze(~al(Olz6YuD<gS66eXpFVZ!P%}IKglW@2$I@OaJaXs|)7@RA&g<j$K6wA0f1*dq
z7ds&#p@5K(lrL4=wrvA#62JKRqo=pGv!5T|>bd#~A1*F-cawLwDtXZ`&$fEjmHpGg
z!orSOotrg#_Tl5l-D|BC6dJzXI(PcCb6}ug`h@smN%K6JM~@#zUSDCJcjv-ynMtRg
zu1OXO5NDH;lDf6xuL>;XLC%}YT-)V8-;MQnxmwGF|H`LNJHJ~O`@$k$u4URZ-Mg~T
z^e6jrZ*_%9rICoLs_tFUMUJXdm5RURRJ^^-zT0zh)Gq6mE!wH6sh|_%Ky8<@HxYA9
zLHGQG`HRVjiM2Je^P7d6_lCvB_Fi2buB@!g3_4d5bXk0M_Umcy#4?jXBhNB2YxeC;
zJj|vOy=@I^^_4w!|NoYQ+TNhU7%naKmaOM?^0@89s3vpf%$bPXwVDS&H_>g~y0vE;
zXuZI>bAGkAPo3fdg>6)nRPxT2mX<QngrL~i-qX|dm94C#igwN^w_F<3+0(<5l9B?t
zDDuV4&FaT`rP<5Nzo)&?eR%lmt_$K0Nr{P#U0qx;`|IYG#)pN8rJb9T8B}n5p>z9$
z2@?)v2y?YYY{{5-@pe{Tjd;$}r%wxtij1<Njb`?I{(tG3{+y!XV$f}ZDe392W7aKO
z#&+`LNe@52V=pf+7nG99Dlx2xiIGW9TyLkRr`Ic$FlpATu5NLCsXaA+tCt!wF)__s
z!63XqPs7vt01LyrJ3Et0z~h=VH8!hbtF8b2`?uzKNLH5ClOoIKJG=EfJw4|vbZ=~I
zEGR28%Zgs|kw?OSL0m7UA!ua?`}7_e%S~tJuKzICJbGJmqX%dNds8a+r%#_s^wcMx
z1YJ*g<cN!fg+&4=G4D4AU7A%`Sm^eBWAgDnkkh72Ia0arsJf}C=*pEV-QI%kOvp7m
z(DM54?epjR3*(+Wd&U+X9v+qu@8rbP#w&g8N$r#5{CxiS`1os|b+om;^LKdF)YzmL
zNv__Te}5n7D4s9-gdph&lJXQ=wwNsqU$>wq{gbK_N3gFW<EQU$n~%S_*}$3n3!)@*
zeb(m96AcrYTBmOb(%LCA^So{QyXkrdHwhkpCiF?=^x3nn1qBA1Hf>^H04=V)xjDUe
zU1w(RwYAa9*By`AU6wn0=7DJwu02`3e&3-+X7+&K;O5ZPVH?#ZskUs96-hYMsBPi6
zGQ{lEww+v7y}HkyXia*3b+!2Fv-j`M7fqNnV@5}(u=*^KHy3U#S-Ldw{5;zg>(-f7
z-JLQ;WXaN{4`-&&TPU(FY(dN8!(z@{^2d9n+t;koxwhu}$B!RD-N!Z_$)phbq@<*X
zhpG$)Sywbl-rc#mB6llGbaeE&Z(FvQ@JJXOSdshm*|VZ;<u5KAd{MVmtzX{WtZHso
z7Z>Q}0Z&g)4u1aYGv9d5li}mzdvR;4w)UH+4-dDyv3I4UrY>BxsOjP}$fSu|bibT!
zLSo`U4T<$@*Mc^L{Q2{z=T&`BkWhN{e7oA7TYQ-@pcyQi3IiQo-HYqv?cFS5qYstF
zuwO`%?_c)iOUdHvn%dfj=h;?Im@}tm!v=#6mqo|kOJo|hu>>%dUQfH#nAF+XsVkMh
zbY<`RV%DcBYHCR@E-c*h`lGD7l(9`aq^SUl-z8fo+12$3DXUGs=$eqmmYts;QSy#w
z<62!8GqZqeR~Bqr!(+<IIzdInL38S>yKPICtFPX>YyksT-$`Gd)Mt;FHeUO_M{B9j
zCHMX>>#}by<z{hGTpc@WD(lp~&Qr7II52qo`$v?%=i9i~*2T<BpyTL@wQE|Olp1x6
zg|G6<J4FU3UrB2f6Wj3O#>A^}ljrlhhEDyL*Xgq1%crERr;CafT#-;$+P1lQW?v_V
z&%zb!+<NDE+DJK<y0Llb$2L9g5cJ)r5An$@mZd_G++qu+EiXG<`!<S$XN`GqSm@Qi
zQ>HC?_R#snqem6nSNmq<^Kbut@9`f0s^@&C%HCeu&ueYHWAA^v)qB-UMOF9zSyW!z
z*vfjx{@;wx`zEc84qO~6{d`A(qRtne1FKf8Y+STOq-&CpMpt*><XK#iF)|B+UcT*D
zTk6tu+&F#F@w2l9wr%3Pw=Q;fn`!p77qREgo#QJjEBo;IvvWd%f|IjzVsi3j9$OV(
zRU;#z=<Rt|ch8B?X`4G&c30_Z&{=Ds6K9UTeq8qE#zH=Q#)i|=^&fwFdRoG^s^oO(
zD#4Jjut&e&?`LNyd3lM|dzy}6#@<z{w2mA*retj`ee~$j4I4K$PM<E`)ZF~l&*|S$
z@pywnve(wf=a=LL?gec$4qqR~%D}<G1iGMXPiYrdE7Qh}8&8}%<rEhu2b$7*_^@%p
z1c6xrJLlfsRjRF|tbBF*^)->r6P4X(ZCMLCiuM1$zprlF|NmpWXYXFn=%P-{4uSta
z&)0(%CCsrbX7jiIThjd7k0Y}#r1fm0_JNjswaVl|)`b$n35x<WCd`?022>=^Q5XOB
z@1I507mW}p@$l5t)Dx#qCyTmnH@$fAqDA2&mgn~`U%o6H7Z<l-^XBFN4bWxjn>KF-
z-HUbXzSGK(M<*sKYiMX>m@m}J4b02aTU{W}u&eCts`A*09xWXm9Dn|NKEFm`cJOk)
zgO@K0$L=aITp{o3>IyP>_1)8_xs`97n7*v$p^|z2J(qxh34!Me*CoZcyB}A#`fI4C
z$0yXu^7;As<pRP?3-oM!tPd>NwhgqU>c!2?%Mac*-0~w<Md;x1<Luwx-%sBHI^gH8
zqH|W3*6Op@u8G~dch4=i-DF?k<6~P(#HD<G$A~hlS-bY(vuD?s_Ga3?yR(zI)1}F>
z_?g2A!+`!Rwo|80T~lD<?d|>L#l_~WI^hkTX=!RILZ01qoL4rd`-fSG1(eTuz-<t?
zGGxsH9|q9X=jz7~L_iWdq|8-pnefdeG`hP<*}X@v;*wffLBr(^!3`fjH#;1+5Sd>1
zIAH3OmPf_U1ERx@?d+M^%xsf(K5eVGj8)4ic7C6Ci)#xE-u(WazD09sP|BYli_d+1
z^Xq&2>lV&6Wu8t<t9)meEHdOcl4QZcez@*|Lq~~deM^hO(g24^6B;IcejXSdmv`aY
z*_arM|Lm3Z|9iFOon$oO)YY-Le*WG**-dY9zUF4j%kSus&kvZ-6FPTVTTJhv=4By8
zPr24qeQ9uA?ss<6{%0k>zvZ&9vaZYroy8fkvnZAO+ls<W`+dH%%^rdVwGPS&f;_yX
zw$=V$$EnN9E8myL?UPYrXP>-X-{0T;=e}Bvzn}d*^6x&1^^1(;e11Kyc|!7{L#wpI
zdAJNV%9-)3d%x#!*7~#O-A``Ity;hEY;BFjb@qlwz0#4n-_F}{?>;&C>o@P&i*`ta
zPS;=j>5Ar*zhA{gTwU4LhEJZ<^v5*&!N<$~Ztpj1ii(JU)(N_;Pfty4T^YRm(Pe-8
zqrv{RS6OV8eRXYZ?=Jbj*FoVxhoJI@pU>xSk60^n-Qw3bgKc$}m-%Yw=&&%XiP-4$
ze#wdO^>IgkeSHl&Xx77mspIUKGXi2_ZC6)^Cx3WwaL#SeK>6cJ&;S%@KbYJ1z1y~l
zy}rI4)RAFGxUj%+&O_DA%*-G4|KI-y-Jx~j{Q2~|`T`uFd*yZF_sJNioiW%YzvShf
z@As;I{CqyYH!lCliHSWE1oQLrj}@;=KR-{6eMZi`J(B$Ye!kfiyxb3TB-F2cQ?<h%
zO^>f@3|e_)`TROBMzxkLfw})*++&$#bf6{MI_CG|$+Kp4Nv$pU59(lv?Y*kLF4Nn`
z$E2cu?ZvOJuNS_#Vdz%T8KB|f;lTkq2T~_)kA$$A&w&dIok6?YdgSfpKsR8m3SA9y
zXxInPlz5+<?X5ff&3}~D)Y>-Ry^vJH&d%P_-oE+PR4-M~@d2k!dF{O&pf&Z!@Avx^
zug|)B_|PFH<Fqpw#t+TDefw5WUY@@7`Lkz_zP-K8mcM+_B2Zzr=3Cw0U#2VS*G_a$
zXjr{kdsq4UzInFQhwk2uO}FrLb7SL^wYt({tFksyecnNln^Mf~JO@P+F0BsNKbQLV
z@88H=PfyRD2EAGpA<k2lY&S|?Ut4>2&;5zlR&UrK&~K4;`_t#o+0)Oj|Ml3T_R?zb
z5*EStpENZ!Ey~_R7=N2!vb3dz<=XG{`}f;FFJ6#*yl;(y#Z<3W6=pVVGu4S6M<ko3
zPo8|ZI!9AeGqIJOsr35Nw;xOWU^y95DKA?2=2hsGf5tQJhx9qOFZz61|M0eO{kacS
z859IM6CS_sKi4gOI8NDS!B(U19~!(fG*-vPg|r+JlUkg9aiy@;{!d(U-1@J{#(m;%
z^kBJtz@en>spyUN787Uw`3hR1T|OEcl)!z8C3{z%J?VH*eZI*{yED5=n@@L%z9@Xm
zX7&CStMR^*jZ?imEMK`Z9B4{@V<rAN@vz11qwn5rFi=o9tfbJeIW{nar7~@qW355U
ziJOvTiHR?MT=xG^`$s~~{tv^%)vFy}i{;-s^1D1Md)4aIANT+N%fGkk>!E47(NVjs
zmq@M*(E{}ql->J|RKMSw9wO_NJkva1Zn0SUjSY!=ChKhz<!WV`ZI;Uv5Po}m#mA(3
zsoh;&;MtrT8xn8qELKmi;AA-Qv<Os>fi5S#SO35E-2barRt8I&7A(8AJ9b}9q--2h
zL+EnN>8CfQos|OJr}+3-@0^FK4tGDlesr`Ov|$l+(CoR7&z7WuT4zg^9C;!CcGn%y
zkzz-Wy4L>w@bIwO-hR;i^RjVF450hySR`$~UI_+`H#0o=^YinZ(seBpuK9o89`CP_
z%<SXk?Jb$V#c81cpN;19Sqr7V>gek7zLO50xOx40{r8{t?c29T=~7DzOOKT4sRy;&
z)FdS(K{e9ivllN47C$@lkSFg#N^WlNg$n^JtgH{$@BbIH{1zi<7Wv`JmpAp8rJ^=p
zx)gLSp?6*E?pJ^7vp#+Nc<{r+!|*=ww>LMN#p5a*)1@BY+?;O7%&z7??~Im7?%QAA
z-=DAQ1)sqE;Mucdl37bU7X~EU-&Z@~WJ*t2c6K(8l*x*~-?t{snKK8p(*v~B+D}_E
zLTf5$V#T8VpUtXOt0G?C+gmMeXJ@yEQTQw9C|7gW4@WwMedV-FQ%(qcxju_``MqVn
zvjd`|PiIIQBrvpntZ6uL{LY;_PyTI9efRF200+yO?zMOB#58Z8IDLBiq)9?<v%9;w
zV=C=9-rn4-?xH04c+ZkmtGN2*Y@M#Ji{-tg9{=CQ#)jvOsp6k=^K4K5WOVVcmcH`z
z(W6CneHrYWVWFW9&&{<4Excb6q?vtpwt4=c<Hz0elYTDooNNH<(VmvED&gRlw=?<2
zC;{5RJ?A-t)>N+7*Vm_S<(IROU}ont$&x?DVzo_eS<LL%{dIFMPMa{{K=qtFJvlkK
zHQC2ry~>(0eR^@+^=D6?e#}E}FWUx(g)e?{jCb;N@eY@Qxh9<38XJ$T&rV~T{_(Nm
zrj3p#k9MnlU#Q8ct9vo=S4o&g_oiiRmA}6^t~4!-F5d9&BJ;b;%bgdbUyIgb+9;v7
zaG}8M+lzmkk=$$CCVcqBrp<v<=kR39&!6^=Yl@fZqQ#3h*8i`YV_Pj285s%M-4LVK
zzI?fQQ**On`Z*b&*=A=~6z*H{^UnTy`RecQj-H&X4r(fu3Qpa<+ZuG`=*P#$laKXC
zzPP))ocsF}a3Qnu!|wMB)~v{wH<y#8V1_BTnX<c5@+lFI{JTlILAAfl*0}d1Z0(*i
zN8#NK!L62-R^^F@H|E*Cet1~%a<FmYL1V^EU(U(SeQnxu;F6GD{yxrj%i;-tFL|%9
zC~|rJNvoBKb$$)g`r6;K*7);&{q=f%@~thIuWoBi<yyLQ=>)H(paCe*o(ALeb1Pn_
zJSnmSZO`gBnl!hOd&$?|-)`qeKAyOG_3FUT(AMMq@{iBWwFXVSb#--J`Ck9`>-7!W
zw;!*5zxVo@+P4=LGK0>oU$H_XA~G`Z(UDFo^+kEye6m(8Jv}@O2hPkiPR!0ey)z~z
zMrN7c+^#EELP}>lC>%J@$o%m6bN2A?@RYPP(Ak_C8X61%-)|lbkFRB&=+ScC?sv~d
z+wk!49tlIH^z-vr89=M|Sy@>Nii?d`{cq=&PrGxC$3Rm{%gM!s<=kBB;}OTspXYaU
zbOcr2TwGiQKR=}&dwgqqzC7sYfgc|dXDMtJy|6CYcxr@>TSSBeXtadEAuUZUDLJ`!
zUAx7i(lb~2&N4Q*c8fg(?G<a_l{N#NkYKp>a?1p<%iH?j`L?WX=+mxXVK{aA^vBEo
z_8V_a*N;CJ`R1r-OVSH*X|JV|ireyHkM`Hq)pc}rC2e{7?Af9%Teh5KHP)Ew1-d&t
zP~`SPXLg(ae?G4{6c{^a&YTaAy7eD{miF`=bN%x1@$rX`A17bg*6}h#OO#K}=ETog
z5(^(6=C(^d)^qUj@&2pof4&+S85KM`BYBVMK~E1)%)XkLSMPz=&;49_6*R2&_gAUg
zCq;%USFSwhxBquwiRa`C+w<ekO|GBn)w;L(`zEf1tW1oD4jsC6boz#*jS`@9feH!?
z@>ldOU8>5)C&N)+U+?1PrZic3<M$^gCx7_-`EupNoZMXAY}?J-Ox!=TPn{~dX3ZLl
z_m8XOBBG)Wojkd6<?gF`9Y>RP?AT$zw2@&$T>Y*B(fzNjK&O5#uKxZGbOSQDg)WnD
zsQjU4>+>ZGL3?Aw#gAuw|M)S}{Jg%gv9Zq_3&Fp?zd!%0aQ4<MDd#pGM+XOnvbVR6
zN=lXd`BC`g&CTHS1G9R2d+&X|G|i^(gX+_$$Vgkk;}c)K$^uWV97!_Vvv+Uh^^c!F
zC$r92vUI7V-t@y~S{NtyE_H6_oAY+*(xr2*Z#jDOs9P?2DY93iyE8L@qkZK=)hsR1
zC6STK*55yJN6o)&MzT-R!;Q%kvU}HN@I8C?u7ICEopqJOX+;$lu1=QJ>+4K|&U@V4
znyo9BQ1t6d=9-9&OyA$#eZ0qBTbnyFGSZ^p0R!l!z_;7)CtY0R8d7rE>&WrrkI$Ol
zPwDMnH+|;J&NF9xK(}|w*Z(m*)+gIt`uf_z`}g<Hto8ymMGh^~&~rO^ZSC28@f+LO
zcg?lyy;ApA;rgoG7ez&q9=>01e843kkx^S#_<kh6Y}cgR+a=%5g4+aA(yNR29#beQ
zcc0G8KH>AT*&6qD1U}#Nl%3z{+XF@&siNHbEj6{ZU;XAqgoL#4+y4=W-j)-%eQnH6
zp~-5#PRsq~&f3+zq?3h}Rnf#G<hhYhCrf<IN7jA+er12P_yD^8d2{-Cx9{)n&R#q_
z%g@hmhG}-#=69PlbMNnq{rkI#mAhiPb={vGR!^K21QISTas?fg5b^kYs*&Wr-|wtz
zzFc&F_5Uj91dyAX)0G2W|5dlKiIGiM6rfS?=7!;(4~MwjzQ!9LP%$u=5O`TcTKe>i
z0y`5Ek@(uLqS;N+Q@vVacb7e!8Xo7EnySk1;Kjwopq9w9b91vp>OCG`UZXtQD3#0Z
z-;d<xYnSJl$gQY8ca?nxL+N?>WM&_e`Ne*IexOs;vS*&0tPUF6Zf$Mt=;;A%O0ImZ
z%&E9mxc=xJ;U4V+E!ruJ4Cxcq0?a3yO>bkFv1Ix3)xmtPOJ7`Q+`MAVyv>`9V`5_?
z-^Ms<tc}gd(ODdE?$RZp^S0k*7H`<RX_L^-ojW~zeL+J?a`tsSuU=(c+qP!S8iVR@
zIc_@|eAEvA{QP|OH%Ec3#m~=eY%*%t#r;gqwn}2J?ZN=iuEKLp_fJpPFW#rNG)VK?
z+uO&r4wROZ9C>nba_>9m?1Z#5(Ajs+Dnc9IO+Nh;l*&Nmn2M^Zp<H=ts_MT#pZ(7n
zv~Em3eyCsl;<mM*c@;K3nH8H8_RO0*SN7SNnTI1=VgmyY{{H7bPbWq^`RUWAZ0qxL
z8aNrwT~A&#FC@!X)F$)pxpU{(@|y*6L0$HO2Mpj5{69ZF>Rwp9%&_2r0}Cswq=~}G
zg9jOlpPy^pyVv&hzDbiNnN`~P{qqkB64HLMsrvgnt7eZ~B`*){`nG!Q+SDb!+ga8n
zOCG4VS^OB3zCpc7a4jg{G%sZ8_xH2+tgHS1Z_h*3txK0`bafqie0KK4e{Z*Y{Qp;-
z^8cUpsr-8_tG0#hjrn+U^9nz2<DLAzClfCyoO9^<G(+N>-hpSZwE!L#$J|Uz8zXqW
zuMFOK*gHgP%Kd%4Z~p%ie|f*Y|4aV<qmOl?18Sb}hzM~$|2D_1r@>Ww#*W3m9y&jH
zfB*b%<)<@Ncm{?pEuMR6b@=SRg&vzX1$;j5bLgzE+T@2npU(#!_fmP-dyA;3=)<Mc
z;|?wHoP5RAV#!m`VFI8j_52FX>A}nW7UtjIH%B;Zo61x#R%2sh4i+X37N#dppKdLg
zJ}dV9y}eia<E!2Boj4Si?A5xxmD_7xHovpR>C=I-!iRrMw5@1}Vm_zp!pHYwiC|2i
zf7NfZ_f|CzmA<ZNYF4}uD4w2sfaSQDjbrhp-Q{1`on8>MP)(QDG&6I;^5xEfVQDw2
zoD{9rMYA9O`T1+!{xAFgo38U;+tc06ZI*wpC-wBSmA6lwJ}r6l#gf`h8#f-D9$(ja
zb#?ga+e?DL2Q!Mj3B4U27uT13ypNIL&fU9)IX4XMrGk$C1MNrxUFY}l@$rqhx6RI-
zG}hJ80i8bfXm0tv!0lJBT}zU7mk6n-uvom!(OBY;z{-^?duE;f@S)(?--Qbo-q?`H
z?4l$HnmZ3(?zi!fcf&4+X_m#$9&Eo~m%QcwpU>yrzP6k2o@Ee@kB<k9@-C2H_iJ0>
z<6{S}T??zdedBpdYO3nvU-hS^XwET}NJ~otbpaZ7{c2Tq?~~Xn@8ofMF@rE)45Qku
zqnTfSG<p5tx-Bh~a47W2o7b;bm)ovO?a?gB;{|QKjM;G@qx#v*^eYFMuCI$dTz<c{
zz5f62`=D<6#^mFCpra%9|NEuA@9($hoI5)NLHC{i`TO?mTf@><A;-+}@9#Uy)v4I4
zZ)P^_>wlJ4an+zhODcD7+qMnVow4lh`u_g@`B}REK0G|Earu{nlY)SPjm@0TwF}mQ
z2BQxhK5Xgi!|>qZVs}u%RrlwkyNq3p1ZYL<v$L};yVKiwB%45MmP@D4?%imd5D^`{
z+P`e;-Cd=t4R^WRvRL<>Yuy7Ky`x8uf`%NnL`Fp|@}90|b^Y-!1|2;;x5h?hYZV*$
zitSIo+g{qVYSpR_*W>F8?Y_JB$()p2c0Ek8T4v+s&4-Q8+Z?Wxmvz5o7R<Dw#YwTo
zf-QI3m#vcbf7{<L6}(?~<ihJHqzuZT*fL?8$FCoTS>E2hQQ;}c%<1zY3$)+gcYn4m
zSEIkvF*i~&#7i|~>(&WRpDlWEMKdM$cH68!H6izQw{Lp!qRpm7E&1k7<2i1<Nn1~E
z+7wXp%!m66#|D0`CduRFSG{KPSl0jRTqLZnaQbB9s%>IgONBs%KzE<pwQac*Qd2ix
z6Yg-?^Z)QO6@AS{6~)Hy%cmtzVwxJWu2}Zv<Kwy?JT535Gy@$yXOzlS_U6XHjQ1B7
zGJ~#c$hp5y7PLkD<YaZw1e4EfGu~&<p1pe7CvV?(b91_R`S#8>&;etor|Y-J=!I_w
zt>*dn=jRX5t=FQWtt(b&{P}h}e};X%U9ywS&X~TZr>8%@>~Ejjxvp4CU*CPLTfo)H
z9@R1WiY)@4R5Why-0b)|Ja%u_mI(sK{Jq}a^LTSZkW)|Z#2jn!Alc-QTy>v@s|y@^
z%pzlCLX0Gze-f)wJG@oSF6Q~)XSUT&Ym^0o6vPfUrT<y_<(%x?+t-$@S>;r8exAp>
zo5G&=?s*gxIqg}jY^3Jv^zm5luI6MGrjk3GT;D&|y}eWT!Yr4ay1yQE>q}g>X6Kj7
zIe2fvvoHUCzu&yBwDV=3oGsVN5H5xpCYh7&ac(!yz18yKMMkq)XYKR3<q`+^o}Zte
zu6ucBak|@r6P?290l~q^8Q&ux3g2Q>W7v>#QV6uzD}T?&wtH_~U0e**a`)Bz{3Kj|
zH(SRrT%njblMS>~(KI6(v|vDL=4|tPC3ExZ55D@(wPKxl%#!_j@w$0wzR&ONt?qrJ
zskmgR>A&5P)(1il92K=un&|Q2#YN?Fxi)owBt%6;*W6sQvnhZ_^GndmkU5E(zq+0@
z>|&UFdb+;xtxK0LD^B&g?K3gb$%#oh1GF`JZ}s=E`+Az17bR_iA|g6gtkAHj_`q=9
z{{Nm|h4x>s1b_JOAwXUwJ3AY6!8gyPT@vcO>bACX%_DVnba=jf`^I~#?)$sDhE-oO
z=GazGyQnw$Bxr5;(Qa{P9WhXE2Xvor_Fq9|w->zp8Qe_F%!%3A-FvIQFIu#ysd(n6
zPen(L94WY`F4SpI`6=bg`}_Mfci&V49bA=tecg!@Cla=#r=%>{vPGn?uTS@i@g=Db
zt@AXedhM0BDG=TN{l!J+_f=(OWuS$tn>KHje9Otn$rkJJDfUlr1E-;DZm#aX@B9B3
z@~OSJw3NH;_0OP3o)2EX?(UPdR#I1Qzc_EwB&JT6LlQd9x7udSk~;Um+<E=kE$JV<
zyu6ycmKs?pEZ>+>$GNcceZ|46dP1EQhd-lLxwn`zt9G4yZN($Q!Fc>Yv1gJJSD(zq
z$R8^DnvUoCWCIF&;&XUiu3ambZN|&Ab|YWcDy=8)@8382E5?yvpTO`u_9r`^!>pMn
zcduHsifd=}w*$o&l{&T_+Zb6@dGOF-W+P>`C)-8S{QNe&zCHb_-s!WgE$Nf&_m!$}
za<cvHU3K~LLzAK<ALp7*^jdo8&dy@cX%nThw{A5BHQd%jY;4+Wk@E4;Q4eqL!<UwN
z3yO+@D$!#;SC>@&{rP-;#O5^K#kv3f{EXP1H@C{j#g|)L&!w=?@ZZ<<^@eF8@w>}(
z_w3yZI%G!e{boCndye(YP8^E<a;dJYtJcToZ+ffk<rT0kTm01bH;vEh|8uun7F$f;
zT>mZ7%|67`bb@UK!|4SI*EWeUGFp9KsefQe-ONw6)fVrK-(O^A>MMM+YL?UqDa9WF
zk#T*e9v=^^{A2OS{-4C$Z8?p9H=i%k)84Yp?fBQ%6YcV3-hX=%89CwT(Su3`8xGcH
zd-Cz|Ntk2^=*8{fVDRwsGt1cf>Qxr>UdR)Fp8vXa`LgiAg9jz->ulDnUHdgp+155T
zHa;^kk<s7ZfA8xjPoJ(-e<0lH^5WLk)%QxhyuGhJpUu?BaCdk4_1%7{sj7VPc0Hgi
z_}13akR6vtW*8=e&V$^$RnFn={S|e0c1)crYE|~;#E$<bCMtslzPPx#A3l88So!%`
zBE$LT621oy9%QWj_2uB%+2)K_t{#wbS{U%))z#IYlg-l7)INRs1Uf81Utiy6j>W|l
zzl_g5Z`iuk)TX3GW~P><rKGz5JeQgpo38HehYubw`1||!$k|FcxAA0dDLfw-82IY`
z@s}0vSE!41^GX%-G4%EIefap%F(yWaVMA8OtJd~*<zMq3JO=I3-%-E_+9{nO@7^a9
z`2XJ8X!CpjlNSiSuT)f2d}Wo<>eRSrk4<yj^R`o`Pai%xS$*QHSzVB&XFGQ8R8&!6
z5mxsz*>P_Do;@<Ht*s0U)z#J4j_ieY%7TJ|Cd{ADFD@?5BWEKqS>4}k=f6<B>B?GK
zT;c0tK;7)bygWXAeSMqHXN)=c_}Uy4GA8{JI?EtjUjCgeU*E<?W_S5}wt#Tw@+T(*
zLF?ey)~^0J2ebsag;Tg<x~z4XPK%S`6faf3`F3{~nTodvJO(YSb7uAt5*A+g=;x<^
zr9p~@hJptV9<17)>~XLlElo{JTU#>M%*^b?m6en4m0Fj-<H^p>c014>w9>`Pi>vDE
ztEJ_CuQ^y}faZ_YWOFuc-dy<OL!yg|3&V=t43btQ8vp+N&Of$K<G_;4l(e*@=jZ0m
zS>HTig1}<Gv{FgKBo;Z_sv}xDpexcQD!UsLJ@JsSF6-GE_x#*k!>(kr3ENg>Utd@8
z@8@&S`Ee3c=W#IT>FN0vG2RIK`s!-8Xaduf))@f}Cnxu=e-W)W{k84BV%8ZFzZ{PQ
z``aG<^#SA=Ww)LSyY<2!?u^h`cBnYXq}8eM#0igc4))U0(k?D85?>T^tJMWK1SBL*
zaDk@MD!#lB{PXv3^osN&A)1<+YrbFNleLog;t0Ch^{V`$tE*S7I`sH>f3%KE|NDwm
zp9ap>1n>+Lw9f!)I<Gd{FvEHFg+okbGR*%)uU^%#s=Kowa`sfWzTcT<OpJF99a6Y9
z>j|%xC>Nici|+X)-o9sV-Ih*bXAj%0VkmeuGqdV?cv$%2Cx0q;w6<=1xB2ybd859<
z^xV07wunrN-F3hz+h&!QUb~60FxT3Rs~H|xlxXCbsx4$@a7|V9S|4MWF@Mt>8I9~L
zg(s5Lmv4ZY*Us&HEAy?btdz90x=fFS&)&Y>9MskT-5dnEA$Ye`{EcZTsi_;&s{Z}?
zeE#D>cKH`E=WpJWv@UzouztP1-LDtQrN5=~_cUHy?7q18`8nT9@y?>6qFZ15i=O48
z6nH)aG)rNlxk@j-tt&kzE;;DxHKpHI!xOFRY+Us8*8I*r-sd_mEc)x)+jkh%b{*Tv
z)w)5>DkQ&tO*`LHeuIZM_vzTlt#aEZ7bYV5@Z*}u4?n&|?^qLaa%YckhDOe@o<^7K
zpj6*U#m{fmG;lJwEpYJk<jl&-s(7so8t*!5e*eMp`E^0;of)9C{(AlXKF|d`>2uHS
zsr+2<bbhvbdV0Euh{y}sV!OOM7GGJKoE8Sisx3HuYO40f*X#E)fo`S(EfBkxs;#93
znw?Aj`|In9b?ctR9J_s6+WyZ6=4F0!R~7FMUl$YD?#?4)A#nXaC%2cM-?2rm-4T<o
z+`e(cB)fr=;n;n@`=y>WH8!Bu^P8KS+szw3{QZ9a_=}5+KYl)MFC8L$d40V7SC{XJ
ziHQ~!9~KDiy{@aP%X@m7?%_^h^@`VZ)}^mnKvQj3!{b}0P7Q7T23r65^}RE1g}uqN
zw7LB=XG%Uddid~R#rwVAuWaX+x627=@N{)$JvZNe{XW~;Utiof+b`7Fe%`xYV)3$N
zY@i)H&(6*kl$AXz(Y^lUwQFMXwO<6o)<!M;zA*<hDiV44&(F^vkIUCHtXORyx3fs~
z+nbw*rOfx|-L=}Wdw25ZXJ=;^Cbu2@8?H6=#<pB(yFVYCpFDrQ`5mY#b8>R}aM|Df
z;PK<fAH0=Xv}@O_!ne66j@<m^GtWj+OiXOT$rOfH^NQP8W~>O&a%(u*!YN$B7H?@`
z0Xl2)`@6f&j*g7)?(PQN$zrnOf6Ihtj-stHJiG>;7rdtNU+|i`#^3z%c3J1Hy<5Js
zGT7PKvCS3vu#`njP3=|ecGG~BA!{Bm)UrQHJw5H=-12(|H>IAAVBf^fFSo$y@##Q$
zdHG|Vfni}{Pl_s)zs|dI`rNr=eX`aT%_g7<xbV>tx7*Vl6b|%A8e4RGBqt|-yq&*)
zrT>IiGiT2RjfKBmb-_wim39BWU#l-ZRAra|-9z!?<KsO?SNjX?`!3@=+0FC!(ejI{
z-|t<rXc1FnWMq$7qeH@n*0g>(+lbuA$jCJtjGaH)@;Uv`nCkWB-rm{9xzRde$=}}G
z+;CZL$v2kAzZJ}akDrNK^7Rqdf=^$+nr6gub90|#4A8C2Jyy>1VE45rS<BJKBW_t&
zIyQQ~jx2k5Nb*8J;cGDw8&<>I*2fzXH$0M<9#Qm=Y1QS+v-dmy-|%E+>&`#(XSVVx
zcJ{Y7Emk;vszGwzZI!89t;hSFmww$l|G*iZb25#xN!8Ui3eFsgt9du)VWYK{=o6b(
z|6b5$)79bY!|sc9x>!_vSa9#dq$;O{0@7wV2TtqnzY`LxQU#hm?z!0{t{1bye2>fJ
zS*F>bqgTGZy>uzatuWmCq4vM(Ae)!{^97tvO!i!5y0bVqXxj9}pN?>z`+Y>}py<~n
zHV^q8@yS{^2QVDi6t3SfXO2Yf)+phBj16BuJlykl%aa}37#Lp8wchjEq{FLqPx<}U
zCwDCGxz35N_I<9FBJ<eew$j-s#f1SUtQBAV{r&yoa({Wy<*|D}Gk7g^pwkJfzP@U`
zy*>Z4o_XRSmap%R9zAN+?8=~EZZ7`){r&L!VOmo`C+40jWq7d0jiYy+LHmy%6<^-n
zl?Lg}uiy+2?*SdhU-Rjtde!&X^&2(_IK=k8ToJf9;-RWT><Q1}%X{`clKwn@;>5<t
z&1s4T2H=G*U*_$fZ(Yu(?B4feO=GT}dEOm|fB=C$dHZwHaZG>W9bEta`)hf;Ra#45
z-#_;At&Pd<C9kiYeUe)UI?~9?tLvB9{Ua;)?c3Mm`4p77FMRW#XLE9eB@aKp`Nriw
zUlW}jVk6pCuU>ufcF@X@8~bXl_w3!fG2tLn%<eMZ=R3ZhI_0(J@3-3#+j3?G{$9EM
zJ!poZ>ifIi*xh9xuLVDQ{yh2Gnn;VPFDo2xuUoh7*p|%8A5LknFKC;7Wq09YHn$#$
z#?sf<B(Ij&Zi(Oh?%g}yd&~CjwRLiKzPf$!qD4Gh8oiyJi9S3zCyMhvJUIC3{%hui
z9E!QkJC<5skm780nlW>xp_9&*X7>~$$x9}eejH6QRP&qDapZ{0*G-a=k}FoNN@_{Z
zkXHb8bGUpi*xX!^?x7UBSI)NTLF2X7ysRv(5UtR~DvM2*ZrWrN5*oTPfA`Lvph1@B
zR(yPX2FAwCOP8v~#KtBjCpYi^|1Y|>J}qt8uO(+MT@so%Z{8~frlmohckaYgR92cE
zTwH1N^vM&@OhZCz8$+qO?dG(zSzjIqWM^l)xVV5$d`sW^PRk<gJ7^2{gC$=NdPbLh
ze-|rbQPA-9Ms98{sQ2}?I-;t|Dt&`cK>4KlzrRXB&6j(7DtW!8-r11Y?75ls#_ijn
zGx62lZ{KKPVR7KpsjjbyEoBU>m7fasu4gQL&bq6h)vltlQu2@0=PzGcmM&F&&7`lY
z%KG=$*ULNg!tYP<QhicnnXja+IBSZRDyZm{+@T=AAs{Dr?}hP|Kfmw)H`81I+DNnh
z<xio7mOFOsa?%moY<FZ4!{lx5OM?_mO{ZSXJF|7>_U-1NR#b+!pWm?^g^#7~*au5g
z>pcF|bZW{08}!i<C(Ws|WXukUR|GCJoUmVa)2nN|euvvO-dY_L6j1dwi~Gxq{}Dw!
zzk@?U9kY&n->kJ%DD>pX4VR^w70XImZk*%WD)adKtzDoolsmgvtJenb-;UcGAST>A
z>rPDR?86Hj1u|;$HBO&&T<YdHQ}M~sqZ>YaFxY#U?be=3<7A#!pt@O5+0Eo<oiC{O
zyJXoiC3|~$&{FAJTeaEvWNu_6S7~W$gASI2G@DCaTwrW$Z2a);Ti%qn=B<17*tod4
zt;)Bywg%m2YhGo2zy7~1=<Wf%JDoi}N50>$@8^@XGKq@sy*h<auKe8{(Dk=o-rmt~
z|IcLd;ZSU`>3kxyHPLsa+v0b=lW$xVWimEiVe;zP5-TQkoj-pAOJ54DzB}vjo?R8E
z#dc(~+C+SN&AxE1>=c>nLC@;y=KRjt#30O|)ylLpe_yBE#*GZ_zH{$R(G<9K%ju+X
z+0M4bVheOH&B?iQ_H1u)&5OC#<)EdaQ>IQ`d3(;>xq^a%jRy`maIi3ewn3hsXZvbH
z-<mZ#Ju;R;>F4G+dU$YT&ju}uxwSR>>h|+<ESncBP`Fn&&#rcssGFduXzNVl^iS(1
z&zslR&M&_z|8wuf-v0jM9fHadU;RL9C5q46vghaLpGYwRorD7#DcrPqGb00N76-gf
zDXyxs{Qp-jF0O#c$j%KL3`#HVYj0=&_4PG7H#hg4z17=qGW)0qalX5^clExrraSc*
zbRsvgsGB%VXmL_x<Cp6ZRCYUX`LZxmBg4m!A3^7`S_!D?>+^Gq=^VJaI(&9*Q(>n|
zlcaH)!MxSN>V7URE-Y1FUNo*+r3IRLwl04c(*8_CgsY;6#Y*y3-?86Q(i%LHe}26l
zFIk#%-tM=~`%MoYK74iS;gu^PM~)s<Y*1HNb#J1w`<4B>ckfP?IG$d6Y**1!F69Fn
zHa2@4x1KgMG>q6$p!nGKz}2gwpaTl~`}yzOy&D)4(*rsO=F!paSE-<uZ{g!(k}{_z
z&7Io|nlwFYem~@T(zo~b<^TTr+PrwN@}x<V3O+sYEZw`)Y2ktF^?Tcn9C3+=i1?5f
zzAzx+)|O20Y$-b%o05(WkDQ#GhMwNBrQXv)3mP><xN5%LOlSLF%d=22g2lwIfivLy
z{<Zvt6FpQwC)%m`%~??_d-nO9nKLDq`OI8YZa-_iZf#?D%Y<vKOg<G6(b2|!5nG%Y
zCQX_o;rjpHy?dbLjN7+w-=z_`GDJyHv9VBSt*l5wa`NKs`cI!eT~nev(c?&U(}~vX
zo3CDFrKF~sRyAfOU$*m@^(nQn>_KPQ!SdsMvR4_^zW!dqF!>m0A%*?FAI-+DXOA9b
z1&uzP6W-beI(j@KL*uoIe{@2^f_qK>x2YH!PBh+g<o0c8K|#S+4J`|u+nuzgD(UI*
zUA%bl#Oc$I@5F_LiIu&%(dgPO_L4U><9tkPtmJ!P1|O|u>TkKjFK&;}xmMkH_d<eE
zqeH{HySq1Eiu2_)V0_heUh_c9i^V}JLAQ{9R^x4NZGHK7!D~+y0geZ6-kh;ozWlMr
z?a5Q89_2FGym6!Ba=*De_uTsBYzzFfckW-XfFU(CwV<FNqbE<QRsTTC`xytW`Z-2`
zmnOl9%=13H`iu<TeH$ycii)n#)y?&o9yR5}HL<+l<(s<pglyfaVNlR^eObymLyrAw
z=HeF&KkJD{`tfNWU|~38U6L`KQH>#>=%Z53pFawhWb!oy4pg3zc=GNJCxbv#<iU0M
z@z-{_Rvmj$7-;rjYpTXfpElpwW-IffBO@O^?zhkT^jB)}s#RQ|?!mU)+s8CEtbYFB
zL4%}m+JnXYc1D$E&$-3*9=u+^|JY39bc_AU@2;<xzgPD=_sl%o-51qdV|JJ6g4Xfw
z`+F@qU(%M@h#}|pw%&`+&F@t(>*?va<sZL#RdoISe^#JFUKvW0mu}0u+r@AHXF~DM
zoyE^rrGI;SW23TOp~#yoZ*T8p5w~>_8<{}LlV@IC9sc;*+Gq`J?PT9Nql^m*VHa1l
zwz58Y^hhGt($Z4GuEwHa*Ud|>xhs|gX@ZW$o?riOW^vQn2M-cz{(L+>!=`f6z2l!Q
zy30R2Z~s5!{=V|}a>-8qc6N4luQsj@Uha34-~P{m9rb^IeYL3gpy1`@74bOZ*}1u=
zEg5h8{QNxnZ$!BhhvJcdu4_UMmIiHHH*rb%dnPZ{1A<lwf&vF*6AlHwiIbD$-2VMu
z^MOl2chv;C6HPM&RF?Z~oVNXmWci&bjA{%Dd&~JJeSV&3TxIgwuCbMMjeDQVQ~TDN
zw?x!@-rc_S<muCg*VabAx*cQ6v2-cuVCaM^;pgVt%S)T(B=na5eYgAlhNPohe?Fbo
zXLxnY<NO>;VM9a1HJ`sfc#yDT$Bq@w&gbUYc89JG`}l3^KD9Ob%s|KI=g+-yb94ID
z{m~H-1#J;tDne)GSO(wamzI_WjkT{yn38#U8Mv$Q=H}+BN55-_uXBlrm~l^`p{t8)
z&&OlZ9^T%~Q>Ti8uDAR1I{tsw#gE%&o8=~5`C<F_%jG$zYrkF%@964knmSb!w4OyL
ze%~D9H;)hV+aLMy@p0k*`2m+-yvUHTEMiGaO!WQCP?2+g-(16;FF@zvZNFbPd*hiU
zo|89Jea(7vcel89__`zi|9!W=ar^e{J?DQ*Ij#e3h01R~y)t<D2hcqO`M-bve%vY^
z_aN5J#ztm-{lA^RzCAqLUV5!mW2#r_50-%PzsE$AQhKIL5jiu{*j?5vDL=pe`~CX;
zj<<RE_>P^KX)Guy+4<l>!k+*Ce$T0`{eHI`bc#9X29;NT*T?R@_JCpXks~f3Z!<K2
zZmBsvO&4@Iee%re@9z@d+}QXk`({rMkBoht%;jaikMF*_9$$a9V*jSCTaPaDo&Dj@
z=kvwiKqqHg+&M9Seb)7~-8*+WYE6Cg>FH??A0L;}Qd7_Yn2#TW#)+C=*DUv&+qKkt
z`l{DY`DLw^m>+QYys=l#R?5%Muj>2b_wU#L`x__C&#L~!^YWg+wA_ww?Q3owROaO5
z?73a{U&ZcMrmB6Gc=;@$ghO8yi?-+8O~}hzSAMq&v_`bF)HLJvTHn@d(`(ym7}n`(
zYj+n$TVHUgo*m+I%i`1L&l_uhmxWDKXRxreeAp@;m+)6#>h=Uh=aM*<8@F#uPq}t2
zOhjBf`ToAzH6MiP>+8?VHt+xXv~THB)uyH<&=kd)dA6WSH0Insd+yw^latkFueqPg
zc)gncdhu+V$Q}DGT>rjrS%}ueV-wSIeHu6q$ofs2HS1K>U+G)+>lSD_nXC-adUJcb
z|J*aHb1yCNd~tt&z47-|Zy#8_2bG<NOaDFrEy`h7=Qr2tV9?|4omDXp!_GE>O3R9a
z<-Di2Lw9_^hS(=;^DB1CO767SSG@A!%#;<r0$dO6a;02k9%ry58Lp|ViCPf+-#sId
zk<oo)>z$TIM*B*4$W>P_oN_Xt<d@0nyQ{LpBmN4{NxZ*ZpCxMY^ANiVhMV@rfzn&|
z&yt$_E3-#Ce4T+4=!VaV<0rPZXos(R0J>J7UB2#wWE>NyJO|BRJ$U}SUB3R$#T9SE
zLqZgkl$bzU7dIv!uh@URx3~A`ot?#kQc|a^1!oy5DJy@xnLb}pSC=<4GZS?2z@??$
zzPGMzOg?^PKQ{~0IVE}Ly&n#7_q_jZx_zy#y1M(_`nL-N?TU8B?DdO^l3MM-v4Z=t
zMe#G9q@<*PfPe!#^p%yHH`YZ(Nj?9(Xxp~1+W&K{%LAgKx>l^vU}0fNxVkEIPx4{V
z@$;I&%MxyGN?jxQW~-=}n9;9=`94v$XG^y*d%gNy@al@@kt0Vos7<;2XLk0#6Ve4T
zYApgzQPQc#*R^JrzCCp_E;@iAG*@@AZ)7B=<oU{$R=1BE)UusdmVJY*1y~!vky>e)
z;^{e|sK<2MLk{c40FL6dR(q;^WfPbfM6J4xtZizpd>_1}Ip8$E-H(RA#}>7}O0F4!
z*1II<ynb_YGbmx6JNYXoHy1R42$}+awXLUz2h?9(lj^D@c&tx$^}gDVk6h<IuUY<o
zr=P5G8qcvFNoEEQe}DI&AffkGvl!J5xA8t+!~W~p?EEW_AGs<Cmc74smP`L)P0hrK
z6F+?W#uiXMcU$glvwMHDfBpS_KQS+_Z?SuS($iB@b*18p9vom?6S>)~_V$@GJl*2@
z&tkUK|NjR%Q~%MUM<4E%-!E*N&QRLeZ(a5#Atw9p*X!}Uw+or)T;lNf^x?ySS65eC
zP8a520p0H6<;B(1)Fid#d`}P0*Y|gKm*-#D_9}LNovi-eFG6ZQGZ;Eum=?Ut-;;me
z?%c=cUz?hmBo;3J<zxWbe!AnIxyg%W@1i0jyB`mjzr4L2Ui&vEGqW>xciBSi^MxlQ
z?$><g1=XA{USzbiw|{0^s}s9x%15bv<?rWRY!v_e?CjyMudhdf`t%!4mfx>Eo^ko>
zPN%T2X;v<xD`xlnI?%|xXMQ&5j;#j=n|n&7nxCZ$KYRA<$FJAxLB~b*$XbhmM(<XI
zt_H1_1Kns+P*!$q_4<8T7oID;d-qOaSz*rg?{iL{Jn87;)AMWF!t*<SeUD{etG9FJ
z$duJM(9-^`bLBJk^`Nbf{N=1nj5Ys$K015-`t-s>Q>RTkrr~3vdZ1<XgtIr4(i?VP
z*txXpNl)PF(!euQ*R9osoQ?xJE1FN%>d1_TF*;(0PoM7IxaZsd*>-R8c7P6by1x%}
z=<%B0Z{EKBc!*oyL}TfN0H#KU#>U1y-%qD(DhuASK4@jZiwla^ruWENm4HUX6rOk-
zTB|O=0h-pk9#_p<`|HcYm}k$<&R(N`W}ZsS!a%OprhEGH3S#1oZr{B5GUoZm$H&)P
zUpaZQ@SQt%dTwoh<{DwUGUSv;@6$u!6XNbf3GMY<y(DO5!Gi;g_xKAy#}Q1JFd^+-
z=<P$LG84U)R<XBCxVF@A-Psl=#pmr;bW3xOmFh4bs9xuH9CcW|#U?X^O)R%qut?;D
zhQ+bqt)foF#SvM(doMq+sWNF{J9p`(NQ+G}x2RgnNA1dEQ$D_3ym!Kp<BMk{C&?|p
zxL8quD{*<~oyC(*2NwO?<M}%%vv+wem$+U`!ku}B$!?S1Uk+&JlXc3-&`55wD=sbu
z%@BQle*X9r&0q=Rsi#wnK+EV(PuDlk_+439399VAy}Nrlqr9~A=#!I^LAMiv&RFXC
z$di74UTV*F)1!BHmw$ZJt-tEHGYbpLgZ2CW8D*-a&-7`VZJxg>pPhxJps&>|q+iY!
zbZgPqw=-tUC^M`pIXOvnhDG5bt2akZo#Hy&&VPLKdAsg~&h49yt;xByh4cNM&wkz|
zQw5wjDj#LGx0$Fm?zGG?by6}pxwYxYE6@D<&vKq~85q95Cz}@4$aZOWIpfqW<C-H?
zKMKB??J9e^CvRGMnp2{az|xJY*2g{Fdp^irR_Im%Z)b?s(N|YjOFop2-Boh%&(F`2
zr$t3Y6HiameRccYyLUIXWKO=v`M>VRL-vxFmt1RqPmiy2%*)fu-U+(4tbYB96`(Vi
zEw+ox%dcP8FJYD=;g-?z%*EC9<2PsH11WcQ6t4Mw`t<3IiHF&~z7>zJ5j=16ndkkt
zhF!M~hprA=ng9OAM(5|BX4(CGBHSZqd+Whd>0nn^R?z&!OyhJV8=E<Sr$7Ds{oeRr
z{H<v^k&8b6tE&C|Ew!aFW_Q`z#JOgU6OUE9ZO^;=#V%Z0*~9H~)xE=q4=>3D-8Hv4
z?d+iyfr}r!c>_8+?eX>a`qrS8Ee;9?wq#x|czld^?&RIqFY~m3PC<U0zsT1(=g_@-
zatjwOWcyzE_*m}@+iEjV`Qz{JZ}as^@Q+WY^{<*PQB+jiQSx%qz3WpJf_CK{?G~3d
zdH7<HYq!Mq-by{a$W1J_x94Av+$|$0$jIG$-tPVV{pWYT*;V>FV6ou6-9=BmK<UKl
zcff!9e4klcnM_ShL5CY#GP^S_Shb2PdRva;e7o8W_5bVk-oEx{&fANN-9cIW{U-N*
zxzPGB6%j7px;eAfuYL0-r<pm7Q&HD{P5ngm$z=;#(>{1)Woa!=*jxPk+$$wLX=&+-
z%F30O=S=ZZoiu3@XtnLv+}Ph2mxX9qUf#TT@nS(~>FguQOz9I`{QUS-ggPA^wRDe8
zY3^FLWZ%JN_RT`ieSRjje9+d^JXrt#cYNuk`D)S8(K-<u7TioT1oeY2E_SbcKmBCN
zjosz?V!BaFj2|r4_3-m^tE#eEUHj_FN`Y?P>fPqX#)rSWysRkHSrGmDu=-T5))y}_
zeCFBgG~9Lj*@xH{0S|vp_Ews>ph?;G=FOXt&#PisUtPU=^~d@8f5|2CEKH2AEoV%c
zwCJ<5lDfM3xo>yw#FQ#XE8gmpv23!o@qCtitmohaMdw*N-CIoTJ6)RQ%#jKEy|ef^
z=zQeG+m4q00kz7V7G`|Q7G9^{#_;d4<o!Ywb@k&5^fh6vA_2$<**p;^Zf*{XW6CRU
z6)c==rz9<H!6)DMs6Nd-FVAV-BjMnG&%EXxa#B40MD(ri#g)MyYF?^xnC#oV<->=D
z*HbhFvVB_us@_UvojyH#cQ@PRe|qH?7C7o&5nlG=M+K-^C^&Cp#m6MjAa#%DgsiMA
z(2232!P*sT*03;uR_SqYa2(KHzvs~ITF4EmZi>C_?d<#h|EoST%d|UiMQB7s$JXrY
zplb~yw&h69tA1xWSw1{4P;i<5{B?5HuO2;WYG&u3WpnfH+uPeE>lZUJv(30;em3`t
z{{!X8CktL*(>*tH>g-c5FE76;Y`rdWGn=$|Uda9FGiIEa#d3NA)7ld!JQzwJ7u)~&
z;H(q5sm0K3`;HwF+1J(_T;@CbO78!E-}eg&3N|(}vzxv6D3N`6nJ?&;8%BouKOfoe
z)qM8-TFcHacch^2P#QaXd)jMx#TJ1}^LDI@<1IYiH|Kk(oc+0*dcD1^hu_>>Q`X(U
z5H@?O+k}>9zZfi-eb%t?w>jvfwd|Nt%(D2y+WR6)thmmfEomtSZ}fTk^eO1H+oB>P
zy_g*hvesn}Ho7(RM(7-yrW+km+WPz3+u-<Sh69(DdRHFr&jKwSoSna~bE<YY(~8xT
zZ|to$2VG8itmyIa{`4zOb1aM7KJWQ+Wo7WI`|bSl=T`jg>gqZKnml@~qONYN)+&2i
z@X6-<`*x*)`yCVvEFR?F+LBrEcI$P9E3wz7PMh{>ZU5_QYo$S3*qXQHueu&r-D@hC
zpPH(A>h$S}vuB@<{JtgOAk&)2&C4$S5)cq*m@z|w!NJXqZPn`4yt9t%+nCWNb7yb0
zcw}Vchbvr>Svi%Jm9OsKy?fX9*0K5Z|4v%k-Mx8JvikcwQ>`CrHa0T$e?Blb?7IGc
zWAgEchb~|HWGol`tG%?uvnPPB7IeU<b35P0Tdqoi+j4F;feNBMYmbSo5Ve~+VM4-(
zUEJb&SE8e{a&vk8{r#8x75;bn>;Bc>pU<yfRlj}9mLs?G_vaSGOHD5G-8p@_c-px+
zoppbI9XxlA&(+lxR3L)(_rCv~nwko_0;x~ddYSQ^v|nFdMr=%K{bl>?!b0a4mzVQD
z-!$v|PRC}pg~7}H*uLJsc1_I8%xr>(%7oLPNCQn(IKCEgiV|a;@!^7Kf{?uY`5oua
zpYJc-ZFgWv-OpbP!mVLRHuv9L{R$eu_Sm+1xi;fj39YGID_5@E!`^ny!TRF5UAt~Q
z$^H8JI)C!9p2V%$@*UF3uJ1iVLql6-t;-DbLSEmzaU<bi6KhrXZ|UwBJ@=H9CHGqX
zoH^q&$F};~iY*7Ot@!8UAKWiz%VW22wYmVuhcm|K6?AoZQ&UrWem{Ej$RP8QO7lLE
z%U|vkpI^DZ#MmvHOZ-ulT&IiDwKptJP96;ZaChSK=6h8qPo7+3wlZYZ=R;Q|G&MD?
zf-Sf1f3oiQ_X-Zn@^>=N4cQpn`eZ<Nr<hgBKRZ7^KWN3=g^Y1$8(&)_rKYBSF`T+(
z&Xp@6=lDPT6zb>=4GwO0@0VLx{rz3<CR^viz5lJPtUlFc9{A2^E$fa}G|l+oWX$rm
zCTG^)2F4Y8irGzDThH#xS3Mr#-C%#iMSNfBk8c;}{i*+U&RVByb?yJ}?+(2STDn4n
zb!oCItLi~1mQG&fX&F79CKoe=dZmQxm;F#XX71bD8MyeE`9||aO~?9Ha0+INh`2a7
zc3oPkf4jb3;q%>_b8q??KQE50-dLRWY|iF4Z_dmyK3{8psf#Nlb{|js!RE}T+p-q9
zMuv*6S{IXfa-F2l<OM9CZ3QLAzHSi#4MgdFJSrYv(<rJPmXUM(Ir#o&(9(S)qe)$*
zwV<oC)6PhgyuCGb<3G?1KAxVQS2p$c^Pih<&(F^$n0CBRc4OgVH_&pPB@zNNecCcF
zFAMaP*45P&l$Pd}mzQ7sIz%*#$pLg6!n*FYeS7xo5i>Oi6ct^ip8V#*!sfU|0cvb~
zG95Q=M3lU~=9@fs@?>GNygMAy($b)YfkSf9Nq_slBI)Pm7_PES-nen&!Xq1BZTwYM
zR_0b;$JFScAi(jT{rDvz+3C8@&(GVZ-(B|Wg5t4HY+F@!_(qhyWLme^Rz&Mr>$R-M
ztPB|*zPW!+CpaA1y0LLXeSOEe*u|$>c#di0{5EIrnkA*NH0W5N)q2^k#o{^<3lc>Z
z@oH;p=iJ{XyV$+|TEy}!8KwgYix0oNygZmq&9`*r_toCh^*|RnrRvR?F{8uZ{_m8n
z@=T2kii(O43M@8k+vZkVYYPgdnLf(|_3QrqseH9}^JZhv{kMVdZ*ERs`Mvh{x2x56
z9=&_l*C%VeXw4cPucboe@9rd;JPdyNcKiLjvb%w4Y0K{2wz9MY4Z_SY&!2bm(G680
z&a*7;D?=7-+O)})*9X*4XJ+SP$hczGCuPdDyZpV||9^jHuk{VJUA2pI!pe}45CttQ
zuHa=p2cOTc=ZlYzpZmL|we{f9qpe0^KOgtoOYr(|adT&So>%vqlQGTi^wXj<bFIbM
z`D6}&uFpNlbG`G~u|tQN()vOoBQw95#l*y{_^GyR$uft>`I|Oum=GmrU6#}RGV^NX
z@3-3*255W$t@2phZ<l1Fz87>+__y2nAAh}G|M*C!FoRU-&dq6Oozl{l9sA=d3_3Bg
zfst8b??w6gKaKu&KV6coH%9nazn7{yV=6g=VU|?^Q{#oQi+P-1_1n%Ka9J3Tapwvv
z3(JLR)hjF=($dp|)l^=wsl9r;;;>4QnYr%8Hq90H*GOe2Bqb*|8zvt!uv%yudmv=H
zszhIm-tm34zXJjT7j8Uv>J-=dz2Bm`t>(zu*UfpBc7tWI=CS+r|9z_?Zr%&f5V_K9
zA6m7^=f#Udmo7~*jCQQ8-5Y5Bey&w%)9l%^59%k&YRqO{R@}d?*y7<$x4(>)!nb0g
zva_-z&U-(5^6~NU9<?Cf8#iwn%I&VKtn4{db7=qUD_25d_EbzPjE#tpSZo+md_lw|
z<wf_|4a-dvj13gG$Zy)bd48u^h+wCSMly%Y)wG7^Po5n4q0k!R&cVV2PU0xk3k^{&
zjTu7EHn7xeH=h!u*~Ks47Nn~->G0D-nns&Ke;xVqpN(Oi;Q6$h-zFL#5zvejvVN({
zl613g?Y(IWj4UOCWDAo-pP%2JCI8jYG%_Lj<hiO>S2SaS1#|i2?PAiez230F;LrE{
z|CdgamXZRE5E$k~M@DwO-~WGJ)U(e&L1*(XuI$tj6ckkJd^Jrs+D+IJbVH8X@u@40
zFPi22W^tX2!O`8@%nuzt3_8-*?XyrQ=sxdTg$3{KSVpB)LA>;qdERE@93`a;{oOAz
zEcSgByJMEuQXeO0wLXT^AY(bhf?p>D!<q#IyBj$zWH_#DDZ1v|o|SX0;I$Zo!<<P>
z21kTf&7Sw+s!&((R~u8OOwK1dkLBJOuMvG%w6mkH@7UYh+ri82bJxY~_1gRX!op^^
zPvyBgcJ93R&NuXRkgAqeSJnJEbJhrE>rOsd@bC~TLvLFxQzJu-oqRJJFB3yZc=%(k
z=9SA<HF|<JB=mjw^z`(VYPDwJTnlUK;P+oW1KvM+loasyEa>b$(EQb%J27YG+uzUl
zJPEYf@x#NzpvIq)vhu^XZ+Ww`vvcn4nYk_2dp3{HY%^Zx&~x4|U%uqv<8$-z;SmxN
z>hW5(iu-DEn1X;r=<$n--3!0HiIlOa5CCmj0$to;VPV0LVbXSUb2>k0z%u)~-rUlU
z6*fLI3>u^CYJZs|8-03wyg%6RzSF`97ms*IgPMakH>V5A%lB{1zW(T}`TZq4VN<<8
zM{a=*xzvf@x94Wk=~N@hb#Z&Uc%{t}o}HP=!O7XUc(L-GyLU5lS7o=IZG3g7Wy;Y5
zQKk3T9ahiSX>#ys(Z_eY-z!0;5)<bBetBb~@}ozOGHTDBKYx7v{(q~s{+lsF;?>`)
ztHT4MqE>A@+sZATVP)>j>l4Bo($UD-c%e>#O-*M7clGSNprYd9Or>vrbFD7s*)$%@
zxw>jm_0AZ-nJp`%XS^^vmBGm<9j*3po6}|AaA6-N>(XgDkxig0bU!^g84?*AEBo))
zYyD$yufA5{yLW8jgb4?J7=TU{xV+pyKhU`A_4W12t%*TP<M-EXdAx{oX;7!Kd!Nba
z-c0X+sHjsFmsk7Ntm3w}w?Fnt-G81$Y<jip$`GS_4(9DQ1HI?<pM5&*SH8>25T&V!
zNmp*&idx<1>CJf=)H~eOclhCg>hJHQo^IW`HR`+apWhnV+K1)q{~X+*r=h_iC@83V
zXYsdgr-cb~7N{+&e9OKx=%&*16VuELcGmtjd)#7kyH??XMd!<xFINV}1qL3>dgrPj
zfSJWV<hP!Db7&K<>KDV-O_S9F=g;hX_4>N$wMfvV0nA5ypE)T`G?2=QSar1G74!U~
zZ=4PasI0G;^}tWIFG?)KY=_Pv#%)#6OiO**q|81lHMISyxssZ)C83|kU2Ezkqlc@G
zFWM#sI{YQ~=j!$QE@}6@-uwOD;-k#}e!X5FQsf$1_U?|ScaT~6yBHQ$)|nTQ@4mUW
zcXryWPv@-PC;a>KQ|<a{xz#roI<rrH9b(TnkCl1yg$n_DC%xccVLCI<c6L;lhDb<S
zDm0I?ubv=KVqe_$?Nd*8^Y3eG3uf8Ni$$FgdJ-C{QT4y}+t<|837d{Ea{c+c^7|e>
zS%m;^wsljyE*3oJyV}>HcyPnj1C47+S1F|#Mr4ZJ@Zp^&xVCleTHReGFPrRYe?6EQ
z9(Qn8>FW<49y%X6e*Ez9<L#yPp?`h0=iQa?b=dOo?OWfy`r6vbJ)xnd2ALTd2bOwI
z&v?B)W@po@S6K`PCMY_uC<>k2wK@I#rEh^+Q>VP-WN_Iev1XOp(!X!F-#_rM;7i@z
z-R1qa!b{KGob~6==kq)2{#w1=TKl`~mYLH+(5-;2bLY-I_;vc!si2#!oij2tKrZu~
ztOn*fIWZL#6`6e5<ZwD`af91u(3mV}kmOpsvU{I`k&)28efvP;lYt>2Dcj6K?ahNX
zmDX}_a)K^KTjn#f>FMd|$^ZZT)zH*DxGnd##^>3;epT)H_v`hI?fLW1{R-(-)Y8@l
zU2nRv_mzc#lG33E$%pRWmlqTi1QmaiRJ}nRSI`99larG{t(1miAD@9HsZvi*lMLCe
zCnPLvSp6+$$F5yUCMF`FwE^$$?gky(yjW<PbhF)a=ThE9+dk)dFFb!|^3tWM*Vf1T
zYj^keU*FaL%5ZsrM!~NynZ3Co{X6Yye;v4fJv===B=B#o;oN)<7N^@S5;Ha|$V<3X
zl5{$t`oW=R3OAh3MjF}L$}*Vb?bzBW2HF%J6y&7+xM=5xZ{N&*9euJ+SEw@}BI3lY
z{%gl>-jo#6;{Vju)g@tkW3`e9m!b&Q#ns{Z6_u5NPp9j}UJ~d(l>)j~Ea<chAN#s>
z>z=**v%llbo19t9slqaR?1qMhR(F4&^-N4u^qXt7H1OTKcYPa^k1H7%2qY#ZO1;j`
z&K49GzrKvO_C`W+|K_b*O?UZiYp>l^SASkfR8+KQ{_T)pId5<8-c8f?Ox%{hF)5+w
zx=O~R>C=yAJOj;Ql?EJF@p*q`<z&z6Wy|hYPA-&^&S~B|JBrDl<G-E=7b|EprCYI1
zety1-ySuQk3bTfuUYgDRS+7>yo%Otsul=ya#b0aU+~sVmmK5$k`uwx6RlTuf+|(&k
z0{Ek&nA8s2>rLmbpVr>wJK;44X64Vp(p2Yh<<WnJ1D6gm?kSsha_6sOyjSdcJJ;+f
z;Vf!f66p8v;RAys$4ty09q%_i#j<YQ0|||7LOXW8jJ2PAkt1BydWG2zony>vGZPMN
z+|p88VDP$X+50_f6~($UH#QvW>O9jKqO~-Y`TNI@i9M+)hahLQESUEC)hp2Yfb5**
zdLlE;^XE<6d$nKMJTKwhot;;TDk>~MgN~c8td;Xl?|UDxx37Nohtw-80=GP^|MzqG
z)G8-%Ik#}>#PCqX{4)|Bl9R+%Un+PlmTVdCTB9pt;BffC;)l<CH9}3qzw#`q)ZS{y
zHeXRJFfg2bV_!r?@u6hThP4^&$#SK2zh0_qO!d08df75IR#sLIU*DtiY^yh9TvRG~
zdn+{CmY0`z#oDz?r}Y{(hun2nn{1e+-^L^9bU9y5P3_V(brqF>_wD@hetYX5wu-O#
z{)$bl{QbS9k|74FZ$kdpEKA7G&!1N1bM*Xq{(}b(Zn^$?{r<kf$HxM1tEj5JOl?@$
z6`^zN)6>%rpFV8`t!I68b@dgC+XoLa>hJrZWcTNTbI#peQ_bRXb!B8^3ckIG%(=TO
z^s&YHlP3=zm#^;uT|)ft&rc0)ZR4G`3s3Fox7=DbZQ8Vo&u7gGe|}2!>R%b6_3_*7
zd}FoeVX8JZbC$8&RDM#)-5a5^?C-Xav+6#LhaWyTDjx4rRAh8ECFATY)1G4SwxXw}
zL|a;06Q7)z2%5Fis5O{=+V%WA+mFYj^TCT6-tYf^ZpFro%qw3{_vu`pwe3U$BlCsT
z;rdyYnwp-kzu8uOS&;eWYQH6eMcp5ZulHso`+fbsblq=t0gl}1*X*UY2VR-G;%SlP
z6ff0x_x5^gryCn^^6-ET&|Ucyvhu69GcT7-%||J{yuAF(9LwPJ|2G4)rbg_oGIhzC
zDZ6R&=2AX~C~moac5`!ct=ZdyR=VWn>An6RH+RJfjhvgCSiP1C744KsKR@s2mdwj5
zzV6()(`4b&)vL9C=t%N%oH>zV6ej*HaIssa#4i)|uV24*^!8r;u{JU~I{DR=l~;UU
zoS3K_7!c5~XOGRTvYR(=dieQW`@JwBy78^ztc7~ZR~gLAW;m1dGF>*bJtWk|*4B5`
z^q2K#Qp7IA7;M#_=n=K%?>C;?47=+8|6B80LxjsFp<q&9U!U1ashW?ETxWS3Fo5=i
zc`coEHDQr^znn$kqn5Ud2liHf4+slu>(hyB;rK5%Y4YUEbC-Ne-rbQ5UhZf5^4F*Q
zmbX?(s}4p-@90}`zu9K>bwRac4S9KapSf07UsxSYG6Zc6<^8<p&6^z1M%5QpUscuB
z+56>eFKO^|a9pt5czt!a{v69<x5EoQpPOqfVOLWz`(%t8I1`~22^Vge*wk=HZ(VbR
zA>s07b<qB#R=Jse&WVaz=jJY+CYoe8@6S(lt3Em3+vg75ljA#Y->+W(@8+hz+8PZ3
zZzFZWHCi@An|BlyeOc9f`0>G8=lvJQL<KThIxo^}jo@i@VOke;XW`P#o8#UZ<}RP$
z5q0&z5k(yyv8a{^v&O~^-@dxqI?u_DK6ve#SdHEMs=nCJ(5t6xney)Lay@-v?JU<A
z`8Gb;uB)rVgHPB0{W{&PEc5D(RC9ClSuc*<nKEUHf|^=em*=-{-`sL?bh6(pT)2X}
z=FCUgRp}{ZMMXwC&wX<_KhHMv^s7!=PH-2<X12+aWs3@~>6pBjxMa=4XTCRj<<|$E
z3zt;pluVLw4PSR*`sB$EKfGG~#j2+E;MVQ!i*`xHL`O#$s4$7#-^aV+sG6C0Om=ob
z#FykEw!^*k+%<OcHgf%4f@0E!W})}pW0!N9%(Cy1Fl@TCc%$Tu4?k;WDLO?&NaW<?
z1cZmTuMS_oXw|ANqnrTKo-bd&E>(3+|6K#hL09uRbXQI{ZUZ&8&&)Kwvg60%emkd<
zk}Yv3H_6-A^=wQ&erb|)*}FTE#m~+-`uOnt`u^Vk@@f$=v049_B^allK03#;*dY6w
z&XMECA3vX8@0OILB)VRAqQ{2H&uO5=CLce3<lyBs-KBf=@h;0rt>y3U$-ch6emRdk
zXoR}*a~f!c+nV1We%ACzoAXtFd&9^8y6PF!ec1Z%P%HO}>Z}V#9)C2L_pm0PYumPM
zH#R1-|M~Mr!}c5K#>k2f35#Ff*_6sHrW4_C+0(_<HSt)Fq=a?Znqxcm>8iX6oiCp0
z+1qXj>aRpaNj12w%_}Y48g_UYsJU-pUHi-ANs(o$!t99?8-IU)AADOXIbqSN*7RNT
z1UOo@aR$n5T9Bu+C_p11Ai$yc#^%kNo29!??_0fE+jooVRIiD1=jKjm?0nU^lQY=Y
z%|eDRS=J|atLl}rUV5>+mVDo*r>Dok#kFYK`@6f{XD(zo@bvWb%-gH|&&_UfT6kct
zb-94NJm^|-(6NR6l12tw%0c^>+{}IK?d>P$J>hj-8S?1DLT4%dl@>C5YQD2viUpn&
z?VMqfDfHO)^v>ev5=ZCcN}5ev`RlNmbHeTL+m){)T~>xXvhqIAA@96EW9rvGu(be9
ziUu=PuU@~NJ;TdH+~@7~R`##Cb9a}&H{!Y(8ymZI)-4e+u`C}ilbIzmnI<zfd8k~n
zVpI{~l3ZV2v{UAIzx;K9%iCF>6j=rZ1qq0Yx8JxCp`xO)phYoQ^k7L=R@Mh~X9mgs
z<A;}cPF4`$h*}u_R=m~e;Ec6xr=K30e$eusz>IT`O-)U8ze)cyk9D7M%zK&C1r8Rb
zl6Q9^*Ka%1>!Y^VQgStD71`Y1w{P7#bpQVRjd5z%Qy>j-aOQz`HCpPm7u|_DR`mNp
zLcu(?!tLr)iY&bzJz5YVJo)O9WloDGJ>1dBw{YQxoQFJ%dHLmyrrmCDc@f*5`~Kd8
zRVf#9o8JCz2|D@X=hfbj8yk{3%qNP7Gp`ldpZM}c2Vd5C-l;qvea<a*%bc-oi|L%u
zGl?^jWTK_M{s?qFn)m9X-K)aB(9qB+0-OxLzP-&(;Q#8bH8ttf6wNIvMbG*o1H=_)
z3i01`admCIW;U->Mn)zh^3d6j_NrjFUnrZHlDaVCqLK{<=f%@|SQuQk=NV30Ej1&;
zP-4cF)tQ@L%`AzJ(OWZ5jpym_9}GN7pWCL0?ERI=#}f7K_)@K1o9m@x^ro9l)6&*9
z-qCmIQqZftYuD<oex?Z;3;?Yh&$0=Qj_%g>_bqgCcFwd?YjkKxJlw{Z(Gwl&%eMNL
zosrR`jlO!*y`|Yf%TP{F({<bHb5+FD{NKNS72ofcuY7vwkW<ayuh*@<Pxe|m!=}<G
zHSW;UqK!2_i=I4r0$R2rVUXZ3+o1D8TWc#T=mv|H78cMEz}(_`OI|8;b$1JjiY}cf
zaaSP3*ZlP9)4s3tr5_*bUHnqff4<$?V)@YKjw@F}Zry3jV*0J<+_oTixnJ6=m;WC=
zed=ngV_E%8C;L%Z>>R67uJ?OB^QAI8dj7oq$&(b2fN}b{oXyEqUsD#m&3%*mqNeAS
zA?S>T?Ca|SPp_KAs;{sA<@NRR3-);|4f0xi=wX4!qEM!VvW`4H5eY>tSw+2BN(Kf2
zug^}~^%68|_%`YE<Bt*f2c~+d7D>vL&D5Hdyt>&l<nA=kOoNV&&Wfjh{?yo1d~kUG
zH@@N_>#cv!=cP4N{P|(%tB{eH=xA(h*!t>KR?h8hyzP9lht@`KpD=G;-;*aPpml&A
zUS3At(z%SCE{hVGm`$XzT-@Eazi4>!=xBG(@uMFe9)9@t?b^V+{QUln$;Y#%Xp3;k
zSe2}Z-FbWC-I|$74XH*M7p`5~d}?d<bqV>n-@kunm-1g>zv{R|>zL1n8LR(-&KSvz
zyBM}&<;q0SwEZ6raYubmwX)y2b7$bXNyjd2%?>|SymsB|l!yq4<jTA}y}Ua+5`*TS
z@pW}&1<l>;*kQ3`$r1%yTiN>mf6ce$+;oz@A#~>O)6>&6r>BOx^~s#f*yeEI9H^st
zbMh?ES)(W4t@n9exHINnl4H2fcb4;uHcp7pNi*4Qd^JWWL2mZbCr?a%Z~bv+XK|14
z)4RLN-M_!P`*l_GSx#$XW8sx6S1v2*2Muwf=3f@3hcg|c0vQFH7q%^3tSr;Ub8$5v
z-*oQTW|J<4Yfg1K_u-GQm+Gnc$DXV_^zh>YlcE&vFK_+}JbmVL>VwXiTgTb2RdIAz
zT)S3~a&k}1V%HDqX$A%l%U`iHu3mlZ+YTqiHIkFq4X$1fvgnsunz$kO&+qqA_xHB$
zwUue-H{Z8VtV1`Xw^&0%BcZ15{-hOMKNxo1@RYy8s`Bdmi>uQ^UE80feSCCOinGYe
z+Z(h&amHHS@U8d#tEzULEM0XyG3(RHZyl?CY~HnNmuNM(UvOyugtT4kVW*x>m_FTk
z($v;j$;Sge{d|5x(u^mvu~8#_|GbM6Ch(dq7M|7US+L<))x=rrJZhfviST^Ce`xvd
zPmz-t%(f)_S$MVh{Kj>{=_woD-#FGQeWo!>C)3Zb&+&V&(afG@2fuv!lyo=j>H!z6
zsX?B~`mwuQGIzNdozZr2aS3>Te!ji`UVlHov^#FHSI?I}KPP+b?L5}7H4%+{verST
zv#+nay3*9T=7)jq&p+Gm*LAPo_p2+E{r0twpFbb&xBu61=8O-h&7ie@)v80MrfT=D
z3pbs%XT{8Cg*rMq8OOCJ-;0<l9$z!@lBUK~uUVO$t7f*WdfBq`<HwH+?_IxoHS<jS
zi_@D@PcNv*TJq-M!^R~`RBV<%y>mA#VE*|N7s`Ayn^#Crdoe4Xi;r)aDoeQSxsd+-
z)8nd6KG-KBE*^ZVt54SYl20Tji_`5ki5VLdM7T^honGx9#m>T#vDW$S0TpB8$!Q%4
z>FLL_-UWn&wEX&2)%!^=c2`Dju>1^{qMSC(Tvlsq>t3G+$NOX#`-HRcO0~>1P7l%#
z-7K`=;tKHK;Wd6~GoGZ45+6T)-0~K5{Be4EdQrV77wflocUM20#&7a({rS1p*Og{o
zjc%H4o^LekevhOv+qP}nbg%U{H8K79dOcq1shyqOl+9|wd#k=CnXFy8V#R`<yj#rI
zu3hUfZw_A{*BYT?w!>~^h?n#Z^M|iqc~w_@T@xG<(y}@IywSR3;kQyux0zo|v$8kX
z8Xq0qedy33vCRE@10y3l=USH=u^ClVS0A3QIKxF$%~`NmV)DnIH9L0f$e8l{$&-w`
z=Z_v`1=$)?{^&@jnX#by<dYlH&&wU-<Zg9poUHD@Xu*O7qE+8=l*GCvd2?)RY;GNO
z@sC!vx1ay)$=WW<b;>z?2iI20u3WLA;+c<6QE~Cg&hu&&HuEBzX4ps?t?YDBI#$?X
z8K5=Q!^bDZMBz!%P6^YjDfdcC-`<*f)zZ$+PVW1=yT-fbqvv99Q$Ck--O{C=zrziW
zJYZ-z{Q3Oi<|v;zRyNt$CG$);=c@ZO*gChp-sa+5XZPyey{j7AzkO}p+Lf_Tbw!%z
zolBX2Dmb<rNhn&o=7CYAQ3X$7{-QfE9$PweUq!TVoC^$mutC;YhHs90FH^W~m?*=m
z=$DnVx9+!JbLB`XZ)K&x(`S!3oonX(ZD17Gv0M78*!1(}S@zBn76l4l;}!-4B<<MN
zw2<@BmF?mFeGB*9iQ#-v_U=w+ue5p4>Ba8-%hno)zez19FwnJ}V!6-$s#S%JoRgE2
z&$`Wf7fQ{~>zk1YX?y%SY}))||F<uhOA2>x3E#C;)yS&UDa?W4lbVmi%TrTV_<J$+
zcq~(^{UPwFi>tRNuAOhgi#w7r)z!S81tS9mRkAj|_Sz}4NITr*)y68TZBIA%2ulYA
z@x0r-@kUnX%$y681g6|>iduQi>8gp#!T<$B!@&2olP68e_&&#nO~sdmh2_E-&@eX_
zgURM2A3hZH{#8;|Uin>IKaPdr$<wESQ4(_f$9KpF&j-!Iyqpov&dxr|vpquR*d$f&
zE$@myJaBxqclBy*G2N&uIe)V~ZES4||NJQYv1-oYK3VIulG;^lYG+qw242m5WqfY?
z#*GV)wwTu*>*?X~N<Z+hVAj<GF0rRiJeAT*K7ZoG0@bTAn^HV?d!ATrcYQ$?#}zq`
zz@1{&R#vaBOe(UFnPusD*)Tjd*7x#nsp2zFpFa<Ne|BQSGzWz(GDi-$aKDl~8_If`
zsnH=lEz95Ef7a$XE=mhiH>aPPagSy4iwoz@`MtLL1**YrwbTjkYB{&|>;y&UjAces
zr%nako%*E660}$wG$=YF?^sN1?8>ikadDvABf7e~SAKO`ctOW0hyiq+@7g@I8%Nf>
z?G<S|$(Wv={^iZh%}0MJO!O%D@gb2napl~(vPnrvCHLm^%h}HQxV`l2t5BPi6AhQb
zULKr~xpdn$vBJVassGZs8dE{X)fvw+d0~`SHSNT?bH~2Dy{(vBApPyjmlP2h>8|c>
z?#CZ1zrG5c^>C`$6?rRZrr95?3=J<XsPcX3T<x$j<k7XY(KmLLYM(lF%H$e%tCP<R
z1IKJxq0W{<r$aH#>T1eU{`{$#d;H>xz{LmBIoJZVz#d%}w>Rs`_voOYq-_oT*5&UO
zG$jh{;anQz>1!qA13E^g=UBLNJ74a$1=G@}?k<0ybbVdygws!@Uf0ytn#Pp&Hm>ah
zofxxibzjg*lb15*uKn9wCYxxqps2L;s)4Two0+oqGBe+$ixx5ME`Oh9@|PLZMwHAs
z_32T!zR^E<5iVBHX^{KGL_|eFn;+cXdSmOiC*;jIqsrqrWp?+kH#x^j{T@Cnm}@6{
zZQs5JD{RU)78HPsg45CYfzRaq1O+#I`gU!1?CCz)#H)LE$LV{^Mw)zG`sh#Pu`~Dl
z1O*=$9MLfoH`UafU~uGp;m?{KXJ;@j7msUL>UD@?T>!`Ky1y4nzvZ|Y^DT|(<C0C%
z{kYhDf`Ll4z>b{<bC2<Wj`a7N9MOEZ@xWc#b-~LHOjA7P7Zujl7UuB`G(>3JykX6!
zl_wTG`<8q5{E3GP9>2KgR=Zy}F~O+hMZhhiXrtBB76mW&+wv4NnX+Yn6;JQ30(aBZ
zW|zM`b28051{(TW?B2g9et#W<R5HV}v$NSJdZZLtgU+tGy<LB6&FgErlP9g3GHu$U
zXJ=<$DSCfzZ(@Faevtfa>91eEZh7w(E(V=Vc-DH`@13nw$h(;#4}bqMlbW!C^Wy8s
z9_!ct|3xqMk&w9)AwIdW)2We7bYoR<(#^frImdevW0p@j8BqSu=Jmd}PpeH@4YU5w
zUK_pr)!z5d&d%O?ZE4@Ci%q*4JJ+t&b#it#{r2+iZgbJkvu4fe>gwW(5_&#if`EmE
z#fEJw?=3HVeJ%5Ca&`K<J3B$m+^scVUIfmuD(x!$edkWhtJ?SX_MR0oz8kh-+qPp@
zRtB$pI%$&7Vxe|shlB)$uW|CibK2V2nvb7KO-(hKyK$fAl;otO72i2IIR!dhKm%`~
zW(fxv_Ldg5or`5SAS%kNy)a;fq5LBLS5fK9Sia?o>g(%AEqVp23twHFCA~E0<cjVq
z$L{Vf&n*0N%V$MMpzSlzp(N9%w;QLQ3)p2QE-t=!%WX-mWfy&JMS>>L71`9HE~JS)
zdj9-)2Gb(0_QMyozFjwac{W8YNpIrj)>hWHOgCEeCeCqM=-}+k{M!5K99Pj!mqn%a
zwMV8hB&4P;ohWEyY%FYD{%(n-@hc~#i4P7mGD|h>c<~}5A~N!2Y`@tT!@Zyj>SJT)
zM&8QSef8>9KuE}vz;`cSa&C-R^R@c=_oe-vpv4oC`EBYxGaQTslbjU<4EQ=`_t<<f
zos^Nw#w&HCBJR|Q69?Yi-3_`ddvo8cSyG@~G?|&1Qm<Q_6dxbhZ>uQOxutHt*HR%?
zR@NK)>+M0CaV<EWeyjkERz&_vPEKYnZ(Gp*>Q&a8TU)!oG8X0L>aL65-=`bB?ZL;#
z$KAHS2Zeyggvpbe|Nj2Ic+Z|WrSVIHI@hexIdbfnl9}1H7j|1hQ;Z~wii$v&we(7x
zE7{r2D_qoY{Bh!|D=V$!Q|xPgOt|Q=!jjkLNzu-8uP1_zF8sJAK%?N(6VE@tUa#L#
z{e9iJ;)NkvpoPVt6Mu8=?U77BH|OGSsr9^9PwJb=*;HJ}J9l;0h0^`0r);O&sR`cX
zaV(bMW6#UWOWV2b_3i#`UbVG*uW`yO4eH#p$L7t=&Ft*_aw#@?y1Kfhen(z+H#ajs
zPKk4MWd)rUy=s-#vA?TUuP%IgN;K!*p2*ib<3QIk^gIP!tNnie|8-yQIWG)&aBpw5
zMZp7xM~@%(zH|0IVB%+V{U>PXdK-`5pJzq}n)>?3d!@}mi@$U3?3lRqo}6t}!i^1y
zY}emEdD60Cg~qW`&?rWq?BV?Vf7{NS@tHe$zECGiW@aYn^5tzgH=96L|J3foR@8lX
zb71qvg)_S)oL|b<I~@D;=gg{T^Bq3(dfs_YKUDnCsU&`vh}`FA2Md1`d<aRJZxN$s
z<v)YL+ueQdt&)m=l{@@qFT1|FIVvn5d17ez;x5I*+m<d?w&IaWnP&FIQFHp@CpQe;
zj79mTck?Y=_`<4OZ<l^-SKj;m{dwJD3m<puH>IZ^kGMbC{(p*z`o$Z4s*K$Su8OX^
zylmm^Nva=WHZa_^|H1HX{oZ3)9-muOH64o|fB5rxLqPXzQTsZcz~DD+L7iM|g7W)=
z)k_SN)}3+co^d7y)YzZ)wEX(IST<E=WAj&@s+TTb=DihP`&%z|*M(`ava*?-Oz-dP
zOitkEef)HK{IOM`s}m9v8$nH{jTtv@-UKaCK6|Mx>srZ7pSHihze~qn-&gxPW24M1
zqfM)mR@_*wTm1W5?k&(Rs4ut9%M>O+nvM+n`dn`1vI@>_?3^#(!pxSD_y0<X)7&c2
z$Gg>7>gpccy4m>t_3Dj&pB^xZY~9NC?V3eQ*xDr1q&3#{az(m^8*22|KYJB6JMqK>
z#fo=3pRag2S>6B9kxpT&@4r8vw=ewgz%grQ{r`U*9UT{T^=HYvy1F`CQK(ZxdGbQ%
zb|bZ%rv(;MR>Um~cyQkS{}Ra=E^cmFxy3IoEHtUTvVQ-+Q?nF4L^d3M{P6et{mZB7
zMs4W`oxZ>-Z{5|$=8@sy?fWHpx}zq6?gBWjyUOq#Q)9zNiOcMv&b*<MS<UWMzqbY5
zu(-zXpU<BUhxxY{u3UFNSora=-sYuCRU6!RU6PWN&K^j4bfmND>gUhr?UgMoW(1}m
za*K(PIa{J?V{>Ok%C1+R&40;sKR-7&TljG}UwgBpaazD>p-z|el|rpfjl9xkGuF!A
zul+6y+VH#mThzjUgp-q0w@Cc+oUHb8>w8dR>DDyRPTaCHuI}!apS}3<^xfUvSAKs>
z0hLq@>Bs-Ak-U(Wu;|r<WxWRuILwOPu9cGn+9<GRk4<k;t?Z>Q2M-@+?w7M&G<E9K
zsS9`Qnzc2am6a7VE5nob`ocozsO$doY$W$qeZ91L9V0W_f(;ucOgm|<ug?!Uuwz5w
zVS|DP4q?fXtxk=g8=iL*FkZcSbxY~tHeTb^%+vRYf8Dgn=*Ep3GuGan_Uz%|_MSzD
zW}D}4lKb8!BqP&P`1shyb?48VNjdYzuHb>g4+G0hn;yJ>-#^c`I?Luk^`|GCLc+q4
ztuu2ut*xzjWUWNR^<pkWOrJctnOE9uLHYZ8A3lBrZSB=47N6+RGHH^~lP6Cee0zI)
z4gc*ne)&AJ$@8y0IycuEv?=NNxw#LYJYmt+){cmZa#9gmxNn~vD=VwjU7h1Sl8Yzq
zJS6h#%gg3Nhn#vp{rOXqb7KQzUS3{7Sy@}qN*8BmW-o8=%;u}0qvM4|YBy}%+B$u@
z_~IFs#>T=kXU;4rD|0*EC#xvHu^>cCajI8fY-}%RoGx*lS^BMQ=O!w<gYK#30H22H
zu{7w)_3NAcj;sLP9_Be&?Vxu*r^mAY8~5(rd()_5!(HVkPo5l@o>&w<bzkl8MLTv#
zOrMu_I&k@d1q|%`a-dTlc9p;9Q&(5NaqAXnnlowR3@f>=uC5Gz(1{pwHWdu^_V$nM
zCBE!lrX|8PW%~5PSFc`Ovh5brv3vQ92j<yUZ&~;M#p3>wdB<n+Bv0{Dy|ykkJ7oTh
zA5SLx-&)K4+5Z2Z=IHHt2ag_Q_4D%+;A*{6x@6rtK2}!NjEsy6QO8?2g&(X)cUWi#
zI?Uv`B-4?iqM{9Tf2(%v-hKGuMM1BnLP`@kmM&eorTXEeOF_LnKEED4dD5~jcK4zN
z#n0hYRaT(sxZQmkB3vFzgF-?>7jD@yW!H0q=cQNggoKA1?~<KeowLkpBb&)R_7f>a
zd+W6O<?TV`(2DGtt*xxDUcU~Ek6%BX(Zj)kAt@=TXO;w;RP3wn?(V|Bze<mNt*op(
zar!j#{PXS8r;E$T$Rwnvv&;3jx3#f_goiI)vV`U6(W6^_U)Z(F>dDimFJ*PGE@Zio
zQ(&>7q@-oZmMbr`M0j~M{{1cA;WL+uTX!RqjqJ%;F8p#1X$>b9ny%PWBe|{i_aUdV
zJfPX7t(ln<Rvvw4Dt>8`(G(fWrgQpxS<VF?Y_pQ#=AQe^<m&bH#<MmV1lIqz%gVdk
z6uZA}&D)P9Tf%40>$9@m^lg^3x4XNWuu!S7XrLe8t9N&sd!vf%+cy|oNlkG$HEBcV
zMqhRH$5z=4^XAP19p$V#<HYIHhZ~vM4QhXVNz0!NUS56g-n^>3`BSE(T=?f3d15wb
z8&U4e(@!7$d_I49636GypC?Y8np*USPdG6#5p=%G*EN<pIy{@x&mRNr_hmQ$npUa(
zRT4EVKY506Iv;3vz^k9%+jyl7^6%L+v!*3&l(7H%MR@C(hXn@Z?_#dK4ed=hb^7$e
z5Ut+2b@!(2Sdq46Nga>r!e2idkNptJE&K|p0KOcaq*@pgz1UGVu|&8gKHlwfUzO-%
zj!>8Ibqrjr3$!Ah6)C>CKmX!^C5oy?ckoGf99|Ro;=?KJHLvIA++0*ze>!c){=Dur
zQCqntPMmmU?~fiy;|UWcG(32aaO`dV{e8VBC#whFF1C<a6SdXrdF_`I6O|Ja6B%dv
zwB5NA^XKDn`4FR|+-1!ZCr$*d*JpTesFmA<S-93mE^KX7Yv5wHK&zRalhqXM?Bqb_
z7+m`+XIIm4>sHj>trK!vJ32UA+}$6)xVV@>N;qs?{C+v_>3UahTswWb+e@bY@iAV|
zMC&~rwKe7M?;ZW}^76z>KKtXZZseS8*czkf?&HI=BuKOD&5eV%!WRV2UzBxBSV}7E
zOT_u>*Tu`q%2upgd2ny__bsoAw&&mX>z&@*+zi@oId|Et-{0OIHosrvto!+A&6zot
z!Rz-~T3ROl`0&uf!-Ik0&5e!CX6y_58&7_HeI2y#qvL22=-9CA>+6oLiQK&9-+s^q
z2j=%{CWkHCw?_X})Y=<2B6{TQ=M_fpjOhc-_D%M;%M5)S75ePl-0rWhuLpnpC~cPG
zkddJgm$>s^NLX0XxjB|U{(irI_EKF?kPzsMfD<W3JW?hcx3}dkmJD90JozN(L?%#A
zLW`S=>(CU<;4fMI#~&+NS<SLK$1iW^V|?xEbrbiwpt1V*>;^Md2y(P+>wY-R^}o^$
zwWvy)d47fk!gh9cYbHO*F;@YtIb~ydCU(+r;^fK6+stNlZ%jVEsQ&-IEk+YPS}rg5
zPyYJqD#$&c=Him&%R%=-hOduvjfs)DwkEQ9v3q~kjOiffDZBL;WXr#eFfv@RSnEq(
z|BC<m(NZfzx+bgpXHBuTwtii5Iwk4Li;GhHu?=qQ{%Q}iqEl{cNL-`jzcZ$9$`lb9
zyBdk;Z8@OzSsU{1T7eqD?fmk`&dxTEJnQ}I%S-2C@!azoB3vS(qKdY*vgUbrKr?$2
zCrxTvvqop`Gu4R`C#LPc$;-)^xc8pMR4<#VFC5$R?;o3MT|Qy%+_ew4L@shK6VL6D
zGWB}>VB?-WGT-0b1>N73cYj}RPY;hx)t8R4f2-E4xpMl$;<byi4lR72URY9cL^^-Z
z!tDzsCpUV6t|xh?E$y3BP<ty?NlA$*F)=Y}`$Vs$Cr+I@G*vqsv{rSFU9FV3Ud#bd
zQU2#o&9UrRyA<wA{L{UDWm`kg$}6X*e!Ji2wD7>=<NXt-O>^7bmy({IZL0sUzyj16
zxv9Q-e)T)cFlU=qr^coxrdL))|NqtY{x&a;ala9uHC01f+u6;HEhs2x#p@G~kN0PO
zmwEd1X>Qu00NHIHCt99=IB(uOsnnch({fHcExL03`s0(6)irc=U1MYC`h6DSYj0L`
zZhP=_dc4`qkc=}k3^^`Noa(PM5!B8HZ3+<*5&|vJirG^k2)Z9FF;Vex?F!3v%8+6N
zZO!2`hYL%)PnLR|I`tvrIG>4u%C3v;ucXZbioR$}$^CLOO4w_qh`+=ng907hhfADi
zB<8((f8YILBl865k2*0c10I}g<<_Xz`f_3VC*$;h$+NNwsu=>xzw4a}F`B$h<=n)H
zQa6tu?U!>rB2XPv_)ca@R-u#(H+M<RN7uc#H*eT}-C$>?o|t}|PxQYB&HOy4%I>sS
zCI##0>Vh`H2Aux>{{HpbM_ja~UYd0K#;sdPA08Z(y1kNnLEX=%;>y*h`?ha4fAr{)
zf(TdUQ_vpbIdkW({C94y_4Owe4Gj$pvwj$8YjeN8w$^yZJo&mGjnfRPo}8E%mApSB
zd76q4r>?WPH0bun75=Zzznbkb>uhV#$|L9ITCYsyYj?Jm3k~eQc}acWk`*gF*1Kr?
zMy#6YZTkJWI%qO-p>D!jSBpE-G7>y9&V2vcIyGv|f*>tdW^X2w%2ZXUOP5Set!3wL
zQ$1|4Tb0L0=J~nS-D1s?+HP+TloemTl`mVCP5e9;=ro|?^7THt;bCDQkNx=ZxPRi*
zsjgG)D?TuQF60xClIjW){e1msw|MfI8HQH3UtU<q>>Kj`sCfK^UkBV=Tv(R2T2_70
zNZpZ`oxS>U%aY9ctLMX`qPhf?-5&h?e*d~hpYHV2g>P?}f-WI@ad9y_=%RxQd-J0c
z&(1P6nfn@adi$b9O1*DGe3h02X&&pBU!T}EW9rn_rQXv)LpEpA;+Pon^75|yzH%kR
zZSP^wPLa>g&ns(ca@tmXIq>`a{_`_t*lKHYgXSq!Yv<b6@4Hz0_+!Ns%_U9?K{+~d
z``Q&N7W7^J{r$bNk`fcB>e!sl@9TZ%!i9#<&(9~Hnxa|pbZU6UGF|!FFB2WvmKquw
zUip3FMnqPevVsDGZS}V+JL@YeEqD0yuF%rf{`hQmKBzbY?P&vrRPVzlMV6p4`uqKQ
z`NYJ;6#<6ZWo@fW*2=eC*qrV^tF8L_y4W8t7WaR6a#DDekJ7{k7Zy58m}Ce{(~Um1
zsym05iHQkx1bxtHu2!b?`+jLXJ2Mm1YzuroVbUZa(00EUmzVe7JmcNq)~BBOg@HkV
z!PCVtgn8Do$LhMeyv^+Vpp(1=q@}x?nwYX;LqkQsy}#c-VS)f?z4xvAw{A)8|MQ8v
zBI|SOtpHO^%kp<JUESS`Ci9+eoqPV~gp(;#8ao{nF08Cp7U0O`PD)tBYUT*q<+b=E
zqwuXWem8i0X1EmD$nmdRx2|gIN`4<DONaV}#o33R775DA_JWqCnLGM+98FrXbm_w@
zD}y_Fdyh6Uvx9~rmMmG4At79_Gp0w*R%)?(zu9i>UHjO~bCNE9bBc|PUA=AolqpAk
z1Z4dA@llH3><efC&*3)S%NpStA{NEZdID>6GA(5I($36C3@a?TzpqwMR`#z?3crC^
zqeH{W;N@ngd-eK{JNx+b1RmE(*!AJg(W6IKI5t=<RZEe~@{fp!P|(rg`TXpxv$$>Z
z<gDy$$^GiZQj<4c4TnrX&HY_uA>-oamUO6vlPz8SqFY+pvXjEazv6;(b8~&O+Aq9N
zyCbI_belOWENq5d?JmD&_T&eje}cALUt|+m7UynbV<Yi?K98f`^u>Gj+*x8Zi+kC}
ziF4=9joi$&F_wQ;an7}^+2LpA*-C>~e%r=Pc051BFu7;n@<b(L<I6dvf@nn`xLlmk
zG(q*=xqv67r4@Us&As~NT0{5^Z5TYdx;|7~*PAlmmV3+O^j%wDzU*<+1+9Kc@;rAX
z#zaJ9LBi{>5H<De8F?E(jZ&`dxz0<)9&$>1wKAou`z`p=Z?ACqv-Py=R~EdvqB-Tr
zap#khe0NxG{Pw+F)Vb`Ddi~#{JNB;GB{g-rUgi{TTie9z>*vSiMwPzL3y}9sd~#x<
z33Jc!etBgzHMi_ZLZwDVMxdn4dvKZ|C{u5F+He0aVtqxgeElCmQ15dZ=&prh5zitw
zr(JwhZ<cc-;amE8`I--mR;90&1m4@2>|XQrYWS5;Pft(Zn0Z-k^6luYS)#gnNk_Xx
z*^ZXXv#XVwU;9mRYffTf<Ntr(_eXsXJpW~l_k`~s9y*_yVd(tcj&WAu6Q4tl#ha?X
z=Pg;u(Xn{ZA``oG;kLSevt~*4$XZ`paAWbbe}BM1x`p+}y?YyS9vV(G^e{4Bn9$+4
zUD8gbX6uc2ZC65$<<1sRRnMMcx%aQxfvZzY%%(ST9={}1_W1bW-<MQ(<lp1ri$1f~
zsd15OH-oNPjm$!UYdmgE=e0nmYuu}RE}IppBlh_9`u%PD_uH>ovnC-omseh1eof5I
zNy~1}wyib;t+LyDyR)ln(LM9Ko6FwZ5Oj2OT=RR!?%ly^JeHQ0AxgI&9&UfVw)4lM
zZhcTIEGtrJV#42FUte5ZEe<-0ZNUPCFE1`K^FfZ?Hp{)mGSQ>Od%E7k7Z(>-)$iNZ
zG=IMQ+s|R);mJQgJ(aqBc7`D{Xf@ch%a<=3CLQ4@d3A-;(b2J>xVU-$e*0_dV!1nA
znCk26kGwSaXE?2)f#FrHqa!28qE>G4OWQVX-@bg`=Vk8;4m2<pl$N??WN0WUD+@|U
zbTl+D%n3KVJJ%?c3$z<#@~`Dq_ZQ@z1C3w&_<B7)F*lcY!Nmk4MMcK-`+jNdDt*nS
zt*vcgX?gI}DXxbPA4<82fyC|p|0!<%WtMn|h4-zlgZa!0ZXqEe=jK>C8&CA~^gOu8
zwHtIf`oaJXb#-+P7N(Y#7EoAhX}QGA&Ua*A?Qfn}o2^!dtzD$MK5nm+o}S)^uU}n3
z=OQe0W(OT5`~S~pehV4CX?n3;k(<+IURh=txiN`VH*rnS$|KuyZ(rD7U(dn91nO)b
zJ<19?aoy38(L#oA-;YP!UoIEd`AT<-=^pBnwbuB%$!Xz%kB^Uo_U}|wR5)meEOKt=
z1Kk|*<>lqf$93A;+MtV?L3h8cINQ;|;db^9C~sd{6}!8v_maN-_dCT`-nTm_Y~lCu
z-u$QM@q-5kBG#QPoSj=;`rNkRu0pHlif7NBr4@zcgwAp)f2H?{U(Ti>Xl0JL8|%S?
z2S0rI;^O4gbdWzBbOdeI6^$J`c9?kI-?L}Wg}v3~vy|ss$?&oF_4S>-ROg*|g4w1x
zI54o$n}^@=_xJbxd1^i{TH4wk{rdXa#N2Md#ng}g{{H^(@uT6cche4Cx+DZT|8Dwp
zalN=b9kXUhEq=9e<3`7d3JW$KiG*iz+j!2MJEzvYX=jYyuWxU=Cn~#}t+s4hzFa-+
z%#225_dba^cbhW}GBujn`9W6=gD%v2;kJrfT3UM6>h$O%S6<KByxF*^sR<O)&Hb!u
z$wmtTZSwrUMWwl%O$F!xsMn$H`|JKbc>1(;bNYEDTid%C#@urK?F$wt@W|QRc=EqC
zAwl8JojY67G&XM7kYL)T{K7vw?)q&h89sJDKR=W2@yQQ9R=l{rUjESG!?Q~_9XWoS
z{qizj=a`r|2cH)f-}w$&QL|zDcK4*DMRChKU){KQbEazW)SZD^Q+tw)i|6l;jg3uA
zOkDWz$C)eJH1AJex>S{kiOC@00K+u~m0(GW0)?8I8qnorcXpSbe^I5QqXY8Hv7AJ3
zVFGG*f#=MjytR#6`}r-VO{<bl$Z%chl3Qh!_5NP#fvcj|?Cc)w-qn<z%sg+Z=o4Pv
z3D>VV1;zC2>f!MyQJFgN>a|60u4qo)rIPAl5iork+sVs1GefTPcJOOj*Uh>4W2tD8
zu&5B{yqG;5r@W^pynV~74Z2DD1;f0xx)wHaPfANCT)(zRQJ?>7WaI=%$^4~WZ|7RC
z@b+)tP+cBT`kHNDH+RLgYY#sC4DeVQaOJvlP!v~So}SCjodL5HopW-tw4^?L%1HGR
zeaN9*wDXwZk|`$@k~%9H8&<6jR}A;oVrSs8P3B+o_wUzR=VEg1?~`?ObPOr#J#xea
zRF&`l`%QY+YlC3Rf(HzsQPU|?r-Clb^YHSzbRs0j!|c|H6CN$Ct$`o=>;HZgxBK}-
zc-F^utLNwEAMX;?UXhxeoejD`tLJvv+gspM>*{_!6=!JhP&ss@Q+VQx87oZF%(S(+
zt;^nA5MVc4`1a=4=={B{@%4X2!`H<yGSqxJsb2AN>2#l}YjznI6l#7vYzJ*&VKm{o
z1X|8^cDDIz6W*I!v&EmCpYPx89kHuKlZ{tuNvVD5#tX}QXB#9P;W(CSY-D6m_orgk
z!5+I6>Sb2t@8+DVGu&AG+^<K<v}<d<!{QTf{(ir|eCkG7=Z0s`?{7-w2Ax`0v1a-d
z(0XCE|9?LBJN`}k^=JM5f4dw@!HMF6+)IN>qf^(`<-X0!aMhgdJZBcy>gV$oPmMNE
zc_#MKpl*%7U)$q5JGU5li%kv)=Jm0tv5T2^&$#J$bL(bfo!zC)SBuX#u6CEnzxnFw
zieN+YghP2}BnsB9@p+YA-E{nM;^Skzpi~dKUSi7Bse!L&B%Pl-XU>MAr(V2|-C|u_
zT`&5uGbSAA5VZPgG;!iYlgV}sc^V5rS?lZT>&g}u5~ru@FV7SM-7YHp*UG{o;pL^J
zCc#bLj-=18ZHwJq7Fe}f*19a=-kwShUf!kK9)A95QT0V5uI8ibo&ELmwe+>M7t1m;
zH8OCE>mBJ5)lNuFJu1PUs|9Ld<>crr%@yo)*-`h`DtGo$@99cfT3qw%erfi}TD#>&
z$Hep`ZQZH6pwP!U|DMg7=<Vm8MEojzd@S+gBvpn6`+q;2S4Tbroft2u?3VEGP%G$;
z#@x9+YL_n<G4*!V?f>;k8`R8Tdwu-Q-MfNPQe7#g%9^#jJ`4#bCMfQx{;mfa(*W&`
zlDcKM%<glAjZVY{hW~%x*ZW=z03COA;>?*N_5VK0zp9?<wRFp4AqLRsuzcMQ#)l6d
zMm-OYl3Ezh0XlkPzP-G4*_#EKTb2ZA=B`_meSID1jH+Y(^8Hh$h}_v#diu$?^mB7M
zL9YDx=%_`>3jvTTol8r%9<%%V>+9ijbFD$AOE=#Z=3tR9PUHFZ{=UDq`I8yJPk(%T
zeC7AY$H%2Z*&7`)Y%NZe%}M+F>+5T&ywl&leN#(k$X~Q?pIm2Wr_@u>sE5ZMP~W7b
zg{Ak?L}m9wUbz=QSId2R;>mk(!}8_ozrMX)T|WC)!P{G=$7UNWt7ClACb&#UM#iT&
z$rv<Dwq)s2MQdy6sXCF|p!F8dpSR!JTfNwOx}MtB<@~(7ycU(8R4!e*B+>d;PEKxy
zZFSk^?~5%x{r&T=o%z6UVQsYeG3j}?x92~8c(`5aY0mNWicg+A$>2#~1g-Ym!WdcY
zpf>s8v0mvNwZF|kTZk_AG@O5a`0icV+TY(?=iAku$(nOT>dN)&%J%m1ph4X8=iMtS
zclsroPCvc$jze=(Q^eV2vzTZ4v}uR0d+_e=?lt$rga7Z@vqwNeBIDZUnIT$7L8BdK
z&iIIkh+LSXf3>inz~TG5yBAl7>;L%iV+;3V?TryVlO_pGnKEU;iWMAFr%uht$Y_Yr
zadUQNeo|!llqn}Qm6e^HeaFt73!}H^sY&`RUAok8){GuG+gl4Bu*OcAI`yH^VU`Ws
zw{Lg5(6aCA(q+q(l$DzcANk5gM@LswRVgVbFx1u6sm<>WUAcPo;Z9-o2@@wWvNkW?
zx_<rogOWbCw9c09XEpJA6BQM;X`Ohdi$(dnn9W<(o|<8pd?sn%6`?CvuPW;6^H)|@
zg65+uD=p8;&f(OX&Rt$!&cepFDF6Px4VyP-FT7{Q_9A9qjijWcq=uGO(w@E#6*fC|
z?mT$=_G}{#qx9d`*T=hug^6)-b8nqB$->ey@Ovfb$g|1U1-IRA*}vcZ&siCt@7Lq&
zGiS^ww2<kMvz_&=I#6rsiWMsy3JVRryu3gM*8Tcb^{Prus8d0JW5w&4y}i6KF)<gG
zdW%<7RLuCgYjO9aNkX9Yq{haRzinvZwYIh{d3}wSk&*Gk*RQPs8aa(|LfHB#FZ^F#
zT)ZOHL&r%$fTuY<m$(1>J?7=D$?Se}ty*WykhoP`9~~XN=j*lT8FsZ+zrMb9Pi<bi
zX3ddKVf7FD|Nre5a|bo<_f~%gFTCE>-QE3gmD01C_j|v809{G?P1V|3nwgz%$<f_@
zv(0!xqbj<M(Z0UCX1TXo&fEW=qsDh<V={YO^;^?xzqGZr1!ZJ>y5E<Smmdd>dS_lz
ziMn<h)Or5%`8;SB(5qLkKnIr{IdbH}tKF5K)pP}KfvSS~e>K;>{r~w~o=3{0qigP5
zgT$tjH+O)}BKMimaCy1^<x`6nE&A~7cD^#`B#O7|)~-D|(>Q%Y>S;01*)ZGwt_WOQ
z@a07y2Mg2Mx1nKSpbMRnHqOwB-j*W?I@(jKy3p5`7gW2giP<R>8XEfI+FI!)L7J&4
zn?QxO;4-a#Ioqc8c6L$zr>|ahEm@)xwP^3JUsb#Z!|UqoY_7WOw~^xqwVFX2+)q!@
zo9MA2`?_AuhlA`}cC_p)ex7uCn(ms~V6CYizI|J!S~SNjSL)jO_<p~+R)MAOZ*S+<
z4qM|87bo}T?c0YBA37erzwgs2ZO~MCwzSbqo_Fuwh2+d~P&lx&_<6=jKNTU)9Wi;k
z`%}To+#RR3T?x4pZp@vm^x>rN2Z=2_TbKJke)!_z*^8!9dD7;GJWt!k3$q%hFY-EV
zI{*E1c6(c)MJMOmIJRxx99R3<ri`a7`S`1?Yxjk`z1`k4)0nX>qBPWoPrmK1xBkqn
zxyhcszDJMsO0RqhIw!SNJT7C~w^gfFZOFZCcI4>Mhqtz7U)gIk|Gc}02Zx%^j0Vf%
zXA(>I255*xY)D`{`zPtr5>G2%r**Nr+j4JjyLf7vZZundetz@sfcW_Sxz^>6UR+%4
z;pMeRb@IC#8<jzOe>Nr`Pr9`w^U92d&Ym8gHPPGqqU!#By)GywmR3-|rSR96Oc}eH
z8BuY2Dh!#JnZMq%x3iN|_nWg|+VAi0`zt>`%ghOnjqNRceJ%0*y}coyD!IA2fBgKJ
zcxs9!=)9Y=A|*FBrCzc4ep-LO%ky({C2z-X$q+O(dw+ZTdcVW7=USI1{rvRwO2q2y
z>+3-G-QD?iZmu<Gm;_X=Oq=F5n;F!Lsi?33^(R?aSu=Al3p6!1YdRmlb0=o6(B|b!
zmL$Btx7VWloy?_6mok#;qNAg2zTYX9urAZNSMiwF!oou0?)Du!Eauo$PKpxaYW?xB
zUB0L5?)mfQkApVUzPh5hWXX~X$7W2MHjRUm^Wcez%Anhxdkt5wR8dt;{QByuhmX$^
zp?zg9E-)&)^&D8eeqUFouzFD8r|EjJpxzJz=sXe76jJis=jZ1ym(2aM|Nr;@U%Z5N
z6+U)bvTPYshRKZ3zk9PEzu*7=*tXo;p!v~L4jt#8D{E+Q7^j~*vL<r#ipt)<zrR2J
z6YRY9<>lqsraD)rZ`oq<=H6auPEJm#{k@<|!IYGk*6;bmb*xu9ebTna>-YaV^zQEN
z%+&1b>rAya*4*D$Tlo81Zo$r&C(oW8I(+!>i#kD$mTAjlrDq6m_*}ViWx=v#Y+JW(
z1s!~{b!+S1y?d`6bSzey=&_;pciAj%<qJOqp8R}1KYyy7;J>*ZD&X2<-#$5|i5<Hx
zig2|~iFAH`Ztm?R4L9a^s0f|f;iNX%QAf;qWr&l4z=3n;`1<<#qFDdwx;i^EYiVn1
z25#EA)pX6;wGW>>xuV4XScHppo=qjwM30uXHZ~6xA&yojj#j6V7Z(;@J-4#unxl%)
z!X-;uzTFn&U=iS8nPRa|wU2XSM9<pj?Vy|3!sKLSd;k6YZC?GGh3P_tOju~Bql%ED
z-t^$ftxgLk?CRUnx`1<{N6V^JT34=Kb<`0HzAl)a{#?v(V}OPTsI+%>23<?JBuKMV
zwy>bU;HK})3;R~AUhSNjsaYyJ@$^#xuGTHDIV{z%mE>DWj~qQ(@#S{@+Pl5!OzRvN
zW*EA8YEE=m>73%0VQs-9%jGWG+%)aUdHeq^B_&(jnmW~DVq*it!`+2fnI3%pd1Lwe
zIG<T2p2>5a7B<YCD?2sj^r1uGlUhGLJ#CnBLg3go&<V;jW=MEdFq^3PzP!C%-^Ru!
zATY3Twt0S*%9~$LCi`#5x~esIzNxAzYhYlYR41RTtn9_z<@pv?R-iNgSFT*SMWwd(
z_qU^Kqqk=iwzNsjVCYrTTb1OcmMr2d*nM<{RjF2=ob9O{_fDSVWH3qUo&~ypEGap;
zbk=l}jRg;#c$K9V25`vB%bS>(Ja~AxeaeAN+1J<YsQ9P^I-bibWy$FSEEzr3L1*{q
zif|bgJ@MGFV+ZK|kCP`)o;Y`|ZTD{Lt-ZS%JFBJ@$H&Kms_=E|_%t;&rT+JWra-Q&
z47Pf_*DUwe5=E6KA1gk5{><Ed_+T?TzsAK?YuD<6szgvtcX^pFLy7bZhF+%Q@Av)g
z3;Vwz@$iGUZ+j0Na#B%OfBfO$VGe%&>rwpR{^i@=_K6c$T%B05VJokX%=0siyTuM~
zR@?OFkHXIS`L)b^?2N9i8!EDzj=9}!<vwxs^Q`<ZX5pnmPhVeK2wD*^Yx;-Ung`Y2
z^(=A~{C4ODL`88e4LX?>bnzajMKf95|H8&(_eoRud)+36hK3dt7G_S3s9YM<`RGwn
z!OocGM-OM0M4mf$uBxAvH}&i+(;puW^D{E64qJOjeSS^Sg?~jmWv*Vmx?<I;rp=p+
zyVU|rTTh+x3JDKCeC!z8xhkoEnO!k@?vas_KWg@QcCLz+p6Jn{?mzFq)vH@WCoyY_
zaDf&J?Aj$Y*QzvYa^W9MP0bhIuYAZo(jj;yhP%-r!(M<{m}%k6lV{H^jk!HbfP*Ds
zPetM8yFb89kq<hPCQfW*X6L(bDkmprL&n8LW{DDx*j9akwym_J&wkX*9{B%(V|MxC
zyO&Gf#YEVdN*S;pZRcBPr+qr-tKcmDbpagxKR-+R=0tV={{H@PGryffP0gNrzgybc
zl3rh1`{MR?{nuuo^C7>zy`7o5tHpbJ-rYl2Rt8U8di-N{dU`vkE3rBK{I%WpckbK?
zN{j1acQ3pCO;Awq#>Qm!vpUQM=MF5{v`MJ3v2jXc*Y4fcmo8tv*yz}j%~7;dX0}=G
zq4fE+$Ff`&`?d4Qg8Fmd&W>s==%Sa33X7?pvwIbt+Y;X2+xy|e2hg=TJ<aU=Oc%}{
zP*GQBPfSb%wH@!KJwG>hhGntZ)-`zvo05)lfv%&xy)Cy{FY>^XlaoPr!tOodS+rAT
zvYPLupV1$`e?Q*H%zj~gynW5TpU**qj|?x;6M|x6K~{lR-Q3oR-zO7a`*rHMf8b!h
zFmJ`~3c;QFdlr<=zGh~yk&CnO`_<J^+b2$)@?hTT)#rBEJbsiQF1xmL_9yvzmy3^%
zR((Ai!=^UrjE_y+7LKjU{a$X}`+NQVLmzw1ee$L|DA+`U*0UTw%&at#<KMr3Cr+HG
zcs99PnB(kO(7_RTcdZx>fEGlQzPb|jPO#CzV9K=Z=}H3sTt&phl+4V+7XSJAe7^cK
zRq!~B#DT-@{DR`*%LDC7UIZk?f%o)4mi~j~!5wsPY7jf9sl+71eB?a~Q)A!b4-eO7
z#W8_yjOys_KHSPJ4!YgC<jswVh1PcS`#(ND4mz$Ibb@EtXCVeqLlU$nFI7`hGwS=x
z>+9t&UAhEntp-M>UM(yyKfcJddje=DX(cB^$@_b<pnLfC)&2$@cH{P$uhF4l#R?73
zbZ+|jc~=eeGjAQceS3D*&D*zM=YSSLg6<~S+8>~C<h=d=oPhr`AAGC;HFu1Rj6h}M
zwg1u#EUc^#K}`%dH#RZ7n2ZUPoEI``ir(F^-1GUI^@dHGE=9--2sD6huK4rw^M?-~
z7#LXC*n;Lq&d<3J7Z>N@<#p)B#$?IOdes#b4oVX<);6Dip8WdSS`R<JV>dP?CuU}P
zMxTFLWLWYdK*qX^XXD0=Rq0{RK30GZ?hjiR!^zIh-upE#FE3(ek!s$Z9gem9tB!j<
zKR35@TVj5G|B)juXJ(ml*Vx4;@7=uFxRX~|fP>|bap&0&4>!!W*|~N1!l`Z6<qM{G
zZOv2ORTH^>*Q?2sOSey-wJJPz*`g^Y1LjX@IdnbFxoo~&)$HjJtt|&WZoNKhXE_Vg
zLfc1g{`|kad;X0z+=u%g&tI;)bm<f??Ru}%^QQ%HDAg}Ic_XRk@?oRNy)O?+%vBV)
znOHn?qD!;)1n!CyJ?`mummR4{n69d4Sk>giV^LO^(sRryyJA6hE0b&Ew*7}c6(?&w
zaDI5YdHwa3wfpYdo&SBod2-$U`T5cFYCfG*IXO|;{nI(?_aZSYSKr>*SsdTPQeIN>
zWaDu;Z8MG)9+{7#f=?eXFMD@q=br!ne*b*X%x`37R(5pbxpU`oZftm{{r@5ZLri8$
zipuYAZ%?<&*Uk9&@uPO1ZrmOVfBU~%N~0JcAaCa7-`}2IuKnG0ZbjBy``?kvwrume
z^?UA}&FYK)|9QS-ue`atb9(x%`E^!1&#wC{AuWCS;$rt;z3Ctn96b5lxpQ}l&)Z%%
zz4Gz?vE#>!9~@`|Z4F<zP%-=3nv+ee-0OZn|NZ-S@s}4DdHDF!etmfvxuYO)ntr@p
z=JjJd{QS>9JUnb!`YL2n%DFj~kz2DuXU&?W_VjOeklys-H#auUu_#m$78cIT&p*G&
zwcDut-5t;0Jr^%tl(8sKQ1_pArbp8F(%rjrRlTSAyejo>Zf>?Lc@f|@-)`=<ZQDvp
zOPB86{oDKb*YDrsKURM|rM*7o_O{&k8haa?InM2TsTmm>o72yqyR_8%^1XX?&bia|
zVox1xW-oqpr1Q$vt4nw9w)UQ`_xDo7sa}ifZ#jH&HZu+$JZNHWzI^p+ZChL0b=%n<
z^p(Dx?0;!@Rq3&|wtb&|JaTRix_sx)((CTu-<?&LHoNm?kIKnI_Wv!vdQYo)`*Gp@
zKWc~f|GsN_e|h2CTP6EG9t%DHvi{G<*K&q4zyH3!{N?Za`=3=NA3iK8Ep_U~g#bNS
z`+1*#e@iWSf3Ii0ZFTJY&;PxGmoNLRU+;N%mg)T$&l~dl54ZEDAMFyAl$Sq$nBRWR
z_j}drU#P5zvMzsjhFgEnhojfe+yAdQ=<1-#Gvj~?DEc-gAHQ_}{``IW_Q}}S{qZ)B
zRR15Be1Aitb5v9m*9w+~+xMTIo__iI_34d`ji8G*UcP^SKK$>_Teoh_>XkMR`^zc<
zNjVH5Gdnw{+^^CW|Mja&Z)H@eahl5H3g=%pety1QV`Oo3Rc40A@iyL-#cx&aZ1^v0
zQ2F!e^v$)uzcF<)G<eOe{ry(v|HXcx?ceTRd$#Xe)UCRorxzJF+`bd+Z#&ieevPr`
zrt<gqY(5-dW)*k*y0hS+Q&m-!k%7U4Z{NOs`Sxwu#*G_a=qz9=b!9&=_rd1#cBfyj
z-(PpN7&IzU_qXb?Dno&2`nfqL-`(B4zRE8;I{MoB`20OA5SKSZuMau3ru22uqh9l(
zm)Y~CoV^+=C#h-G7`-ASdiG8GpPe6tc6i#H7GYQw{&{hK+P6Mg%dM&27d2~oXU;a0
z)Ms3GdRy-8P3h<7#q6mtoNb<e?%&_v!CF(h&NZ#tRQ&uL4-b!u=eE4NS$kMk-FV`A
z<M8%~;NZ)l?Vi*0VrQk#uQfAHKewkflp&xtDmwb|g$p0H9uHp=F|k+LeA&*OKgGfr
zA<jHdf5pr!?VYf{L`p-p#?@<S*LIa=#%x*fLWF@~hwj;`mrKu7y<ED;_y?D+zs<yN
zvAes@F|2a&_xGPy{cfkqf4NyY(@%o}Pf|j{BR4lUY+cMu-`QrObD8fn>{`V9!0+PC
zn=_5m&&7Pab+`QfTz2^ygYWmM^BqGO0%E<E23c8IUAld{`snN8XJ<}2^V?2IJv~h{
zgbnPpRkk`?85mgZfz|>rF#Hd^erZzWd7H_fqVu0VdXR9@vf%d0nO3Ho<?C&Fxy8li
zGBGf0-+FWXzFD(o8W$Ixo|cld=!MLrE&m>gXV$;ny5!jA$BnPIm%hGc^XtXp$|n=u
zyZjngZOOjAF6Z7J%jf6k`{(B7UbH;GYmmS+dCB6%%JQ{e0^jX=z3$9>d;8U4YrV?L
z%e|HcUCd+%2(_}dzI^-k>}%JqfhEJ&pHuRG1P#syX2I6ARnOMO&wp5c|LlqT|H4Z6
z?wBn*H*<32>uafA+1VF085jaY-_?CQYI3JM-mdc5%ox4t-RFK@(=s(lIk$TKvbW*;
zwX9fIIO*!@9`k;{rW?0s#|xGOp($!=KE{Vqb`(5xI(Gc{<ttZ0O1Kz8wqCq=af;Vc
z6Eib#0D!~o`qMuXl_l%G-;Dt!H&(9TRja*Em+zmw``S9+lfgj`m%VuZ{(KWF_r4!>
zr>E)O+?ed%=*n;)Wmk;e^C#W<&%V67+Zp{YZ{<t-AC9-`f8V~M9~o4_#lR4<6&#-r
z)v_68fG#r8wt{+@Vc*1M^XB=yes$_Z{Qp_T?0hM2?(AGN`N1^Jt5=s+K0UQ%P3-Jl
zlEz)<7#SK?g_@V=S^fLae&)~5^Pkthy<Pn6?RMUocTz6z`@Z+i-`DZWf41A}Sg|rN
zyyIZ=0ec5b<OO7&nzE(lx%JG#|9>UlzCHW1-|kfFzI{FQ|0*wL8ocx}HJy3u;>2aC
zr!Q@(sm!uv;bUM>JG*6T_T~rv^{1Zy|KWb_&Aqu3?f)6h|Nr;BYx-ToSG#vz`tw+R
z`P1e0zK?6ai_T?cU?`t*=}3#D8`wq=(co!rIPv`Hr!h9ATGQ?Snk0+sNti6ux_agM
z@@4z%N{!RgyrQF*otr&<)~{cSHZw3hh<;qObI!%Tzl%Sfm>6SKrt?@?dFGCajW5>R
zj*pGaN<ZTfo1Xrvy6RHJ|Gz8WztY;p#lY|`0@<G+TNxM{x~_`ILYPQoh(5C#5*N&L
zILb2v%s?hYjT4xV`5<=4nFdY}jf?{fM-60PU>LwKeDj|nrnfP)Yo^>`P{eq;`njxg
HN@xNAO$doY

diff --git a/docs/en/hw-reference/esp32s2/user-guide-s2-devkitc-1.rst b/docs/en/hw-reference/esp32s2/user-guide-s2-devkitc-1.rst
index 229978a062..78d2e478e4 100644
--- a/docs/en/hw-reference/esp32s2/user-guide-s2-devkitc-1.rst
+++ b/docs/en/hw-reference/esp32s2/user-guide-s2-devkitc-1.rst
@@ -6,9 +6,7 @@ ESP32-S2-DevKitC-1
 
 This user guide will help you get started with ESP32-S2-DevKitC-1 and will also provide more in-depth information.
 
-ESP32-S2-DevKitC-1 is an entry-level development board based on ESP32-S2-SOLO (on-board PCB antenna) or ESP32-S2-SOLO-U (external antenna connector), which are two general-purpose modules with a 4 MB SPI flash. This board integrates complete Wi-Fi functions.
-
-Most of the I/O pins are broken out to the pin headers on both sides for easy interfacing. Developers can either connect peripherals with jumper wires or mount ESP32-S2-DevKitC-1 on a breadboard.
+ESP32-S2-DevKitC-1 is an entry-level development board. This board integrates complete Wi-Fi functions. Most of the I/O pins are broken out to the pin headers on both sides for easy interfacing. Developers can either connect peripherals with jumper wires or mount ESP32-S2-DevKitC-1 on a breadboard.
 
 .. figure:: ../../../_static/esp32-s2-devkitc-1-v1-isometric.png
     :align: center
@@ -49,8 +47,8 @@ The key components of the board are described in a clockwise direction.
 
    * - Key Component
      - Description
-   * - ESP32-S2-SOLO or ESP32-S2-SOLO-U
-     - ESP32-S2-SOLO and ESP32-S2-SOLO-U are two general-purpose Wi-Fi modules. ESP32-S2-SOLO comes with an on-board PCB antenna and ESP32-S2-SOLO-U comes with a connector for an external antenna. ESP32-S2-SOLO or ESP32-S2-SOLO-U on the board may come either with a 4 MB flash, or a 4 MB flash plus a 2 MB PSRAM embedded in the chip.
+   * - On-board module (ESP32-S2-SOLO or ESP32-S2-SOLO-U in the above figure)
+     - ESP32-S2-SOLO series modules with an on-board PCB antenna or a connector for an external antenna. This series of modules have multiple options for flash and PSRAM size. For more information, please refer to :ref:`user-guide-s2-devkitc-1-v1-ordering-info`.
    * - 3.3 V Power On LED
      - Turns on when the USB power is connected to the board.
    * - USB-to-UART Bridge
@@ -100,6 +98,59 @@ Please proceed to `ESP-IDF Get Started <https://docs.espressif.com/projects/esp-
 Contents and Packaging
 ----------------------
 
+.. _user-guide-s2-devkitc-1-v1-ordering-info:
+
+Ordering Information
+^^^^^^^^^^^^^^^^^^^^
+
+The development board has a variety of variants to choose from, as shown in the table below.
+
+.. list-table::
+   :header-rows: 1
+   :widths: 41 24 9 8 18
+
+   * - Ordering Code
+     - On-board Module [#]_
+     - Flash
+     - PSRAM
+     - Antenna
+   * - ESP32-S2-DevKitC-1-N8R2
+     - ESP32-S2-SOLO-2
+
+       (Recommended)
+     - 8 MB
+     - 2 MB
+     - PCB on-board antenna
+   * - ESP32-S2-DevKitC-1U-N8R2
+     - ESP32-S2-SOLO-2U
+
+       (Recommended)
+     - 8 MB
+     - 2 MB
+     - External antenna connector
+   * - ESP32-S2-DevKitC-1
+     - ESP32-S2-SOLO
+     - 4 MB
+     - ---
+     - PCB on-board antenna
+   * - ESP32-S2-DevKitC-1U
+     - ESP32-S2-SOLO-U
+     - 4 MB
+     - ---
+     - External antenna connector
+   * - ESP32-S2-DevKitC-1R
+     - ESP32-S2-SOLO
+     - 4 MB
+     - 2 MB
+     - PCB on-board antenna     
+   * - ESP32-S2-DevKitC-1RU
+     - ESP32-S2-SOLO-U
+     - 4 MB
+     - 2 MB
+     - External antenna connector
+
+.. [#] The ESP32-S2-SOLO-2 and ESP32-S2-SOLO-2U modules use chip revision v1.0, and the rest use chip revision v0.0. For more information about chip revisions, please refer to `ESP32-S2 Series SoC Errata`_.
+
 Retail orders
 ^^^^^^^^^^^^^
 
@@ -144,36 +195,36 @@ There are three mutually exclusive ways to provide power to the board:
 Header Block
 -------------
 
-The two tables below provide the **Name** and **Function** of the pin headers on both sides of the board (J1 and J3). The pin header names are shown in :ref:`user-guide-s2-devkitc-1-v1-board-front`. The numbering is the same as in the `ESP32-S2-DevKitC-1 Schematic <https://dl.espressif.com/dl/schematics/SCH_ESP32-S2-DEVKITC-1_V1_20210508.pdf>`_ (PDF).
+The two tables below provide the **Name** and **Function** of the pin headers on both sides of the board (J1 and J3). The pin header names are shown in :ref:`user-guide-s2-devkitc-1-v1-board-front`. The numbering is the same as in the `ESP32-S2-DevKitC-1 Schematic`_ (PDF).
 
 J1
 ^^^
-===  ====  ==========  ==========================================================================
-No.  Name  Type [#]_    Function
-===  ====  ==========  ==========================================================================
-1    3V3    P           3.3 V power supply
-2    3V3    P           3.3 V power supply
-3    RST    I           CHIP_PU
-4    4      I/O/T       RTC_GPIO4, GPIO4, TOUCH4, ADC1_CH3
-5    5      I/O/T       RTC_GPIO5, GPIO5, TOUCH5, ADC1_CH4
-6    6      I/O/T       RTC_GPIO6, GPIO6, TOUCH6, ADC1_CH5
-7    7      I/O/T       RTC_GPIO7, GPIO7, TOUCH7, ADC1_CH6
-8    15     I/O/T       RTC_GPIO15, GPIO15, U0RTS, ADC2_CH4, XTAL_32K_P
-9    16     I/O/T       RTC_GPIO16, GPIO16, U0CTS, ADC2_CH5, XTAL_32K_N
-10   17     I/O/T       RTC_GPIO17, GPIO17, U1TXD, ADC2_CH6, DAC_1
-11   18     I/O/T       RTC_GPIO18, GPIO18, U1RXD, ADC2_CH7, DAC_2, CLK_OUT3, RGB LED
-12   8      I/O/T       RTC_GPIO8, GPIO8, TOUCH8, ADC1_CH7
-13   3      I/O/T       RTC_GPIO3, GPIO3, TOUCH3, ADC1_CH2
-14   46     I           GPIO46
-15   9      I/O/T       RTC_GPIO9, GPIO9, TOUCH9, ADC1_CH8, FSPIHD
-16   10     I/O/T       RTC_GPIO10, GPIO10, TOUCH10, ADC1_CH9, FSPICS0, FSPIIO4
-17   11     I/O/T       RTC_GPIO11, GPIO11, TOUCH11, ADC2_CH0, FSPID, FSPIIO5
-18   12     I/O/T       RTC_GPIO12, GPIO12, TOUCH12, ADC2_CH1, FSPICLK, FSPIIO6
-19   13     I/O/T       RTC_GPIO13, GPIO13, TOUCH13, ADC2_CH2, FSPIQ, FSPIIO7
-20   14     I/O/T       RTC_GPIO14, GPIO14, TOUCH14, ADC2_CH3, FSPIWP, FSPIDQS
-21   5V     P           5 V power supply
-22   G      G           Ground
-===  ====  ==========  ==========================================================================
+===  =========  ==========  ==========================================================================
+No.  Name       Type [#]_    Function
+===  =========  ==========  ==========================================================================
+1    3V3         P           3.3 V power supply
+2    3V3         P           3.3 V power supply
+3    RST         I           CHIP_PU
+4    4           I/O/T       RTC_GPIO4, GPIO4, TOUCH4, ADC1_CH3
+5    5           I/O/T       RTC_GPIO5, GPIO5, TOUCH5, ADC1_CH4
+6    6           I/O/T       RTC_GPIO6, GPIO6, TOUCH6, ADC1_CH5
+7    7           I/O/T       RTC_GPIO7, GPIO7, TOUCH7, ADC1_CH6
+8    15          I/O/T       RTC_GPIO15, GPIO15, U0RTS, ADC2_CH4, XTAL_32K_P
+9    16          I/O/T       RTC_GPIO16, GPIO16, U0CTS, ADC2_CH5, XTAL_32K_N
+10   17          I/O/T       RTC_GPIO17, GPIO17, U1TXD, ADC2_CH6, DAC_1
+11   18 [#]_     I/O/T       RTC_GPIO18, GPIO18, U1RXD, ADC2_CH7, DAC_2, CLK_OUT3, RGB LED
+12   8           I/O/T       RTC_GPIO8, GPIO8, TOUCH8, ADC1_CH7
+13   3           I/O/T       RTC_GPIO3, GPIO3, TOUCH3, ADC1_CH2
+14   46          I           GPIO46
+15   9           I/O/T       RTC_GPIO9, GPIO9, TOUCH9, ADC1_CH8, FSPIHD
+16   10          I/O/T       RTC_GPIO10, GPIO10, TOUCH10, ADC1_CH9, FSPICS0, FSPIIO4
+17   11          I/O/T       RTC_GPIO11, GPIO11, TOUCH11, ADC2_CH0, FSPID, FSPIIO5
+18   12          I/O/T       RTC_GPIO12, GPIO12, TOUCH12, ADC2_CH1, FSPICLK, FSPIIO6
+19   13          I/O/T       RTC_GPIO13, GPIO13, TOUCH13, ADC2_CH2, FSPIQ, FSPIIO7
+20   14          I/O/T       RTC_GPIO14, GPIO14, TOUCH14, ADC2_CH3, FSPIWP, FSPIDQS
+21   5V          P           5 V power supply
+22   G           G           Ground
+===  =========  ==========  ==========================================================================
 
 
 J3
@@ -206,12 +257,13 @@ No.  Name  Type    Function
 ===  ====  =====   ============================================================
 
 .. [#] P: Power supply; I: Input; O: Output; T: High impedance.
+.. [#] GPIO18 is not pulled up on boards with an ESP32-S2-SOLO-2 or ESP32-S2-SOLO-2U module.
 
 Pin Layout
 ^^^^^^^^^^^
 .. figure:: ../../../_static/esp32-s2-devkitc-1-v1-pinout.png
     :align: center
-    :scale: 15%
+    :scale: 45%
     :alt: ESP32-S2-DevKitC-1 (click to enlarge)
     :figclass: align-center
 
@@ -224,11 +276,20 @@ This is the first revision of this board released.
 
 Related Documents
 =================
-* `ESP32-S2 Series Chip Datasheet <https://www.espressif.com/sites/default/files/documentation/esp32-s2_datasheet_en.pdf>`_ (PDF)
+
+* `ESP32-S2 Series Chip Revision v1.0 Datasheet`_ (PDF)
+* `ESP32-S2 Series Chip Revision v0.0 Datasheet <https://www.espressif.com/sites/default/files/documentation/esp32-s2_datasheet_en.pdf>`_ (PDF)
+* `ESP32-S2 Series SoC Errata`_ (PDF)
+* `ESP32-S2-SOLO-2 & ESP32-S2-SOLO-2U Module Datasheet <https://www.espressif.com/sites/default/files/documentation/esp32-s2-solo-2_esp32-s2-solo-2u_datasheet_en.pdf>`_ (PDF)
 * `ESP32-S2-SOLO & ESP32-S2-SOLO-U Module Datasheet <https://www.espressif.com/sites/default/files/documentation/esp32-s2-solo_esp32-s2-solo-u_datasheet_en.pdf>`_ (PDF)
-* `ESP32-S2-DevKitC-1 Schematic <https://dl.espressif.com/dl/schematics/SCH_ESP32-S2-DEVKITC-1_V1_20210508.pdf>`_ (PDF)
+* `ESP32-S2-DevKitC-1 Schematic`_ (PDF)
 * `ESP32-S2-DevKitC-1 PCB Layout <https://dl.espressif.com/dl/schematics/PCB_ESP32-S2-DevKitC-1_V1_20210508.pdf>`_ (PDF)
 * `ESP32-S2-DevKitC-1 Dimensions <https://dl.espressif.com/dl/schematics/DXF_ESP32-S2-DevKitC-1_V1_20210511.pdf>`_ (PDF)
 * `ESP32-S2-DevKitC-1 Dimensions source file <https://dl.espressif.com/dl/schematics/DXF_ESP32-S2-DevKitC-1_V1_20210511.dxf>`_ (DXF) - You can view it with `Autodesk Viewer <https://viewer.autodesk.com/>`_ online
 
 For further design documentation for the board, please contact us at `sales@espressif.com <sales@espressif.com>`_.
+
+.. _NRND: https://www.espressif.com/en/products/longevity-commitment?id=nrnd
+.. _ESP32-S2 Series Chip Revision v1.0 Datasheet: https://www.espressif.com/sites/default/files/documentation/esp32-s2-v1.0_datasheet_en.pdf
+.. _ESP32-S2 Series SoC Errata: https://espressif.com/sites/default/files/documentation/esp32-s2_errata_en.pdf
+.. _ESP32-S2-DevKitC-1 Schematic: https://dl.espressif.com/dl/schematics/esp-idf/SCH_ESP32-S2-DEVKITC-1_V1_20220817.pdf
diff --git a/docs/zh_CN/hw-reference/esp32s2/user-guide-s2-devkitc-1.rst b/docs/zh_CN/hw-reference/esp32s2/user-guide-s2-devkitc-1.rst
index 2306ad219c..774abbb8d1 100644
--- a/docs/zh_CN/hw-reference/esp32s2/user-guide-s2-devkitc-1.rst
+++ b/docs/zh_CN/hw-reference/esp32s2/user-guide-s2-devkitc-1.rst
@@ -1,14 +1,12 @@
-===================
+==================
 ESP32-S2-DevKitC-1
-===================
+==================
 
 :link_to_translation:`en: [English]`
 
 本指南将帮助您快速上手 ESP32-S2-DevKitC-1，并提供该款开发板的详细信息。
 
-ESP32-S2-DevKitC-1 是一款入门级开发板，使用带有 4 MB SPI flash 的 ESP32-S2-SOLO（板载 PCB 天线）或 ESP32-S2-SOLO-U（外部天线连接器）模组。该款开发板具备完整的 Wi-Fi 功能。
-
-板上模组大部分管脚均已引出至两侧排针，开发人员可根据实际需求，轻松通过跳线连接多种外围设备，同时也可将开发板插在面包板上使用。
+ESP32-S2-DevKitC-1 是一款入门级开发板，具备完整的 Wi-Fi 功能。板上模组大部分管脚均已引出至两侧排针，开发人员可根据实际需求，轻松通过跳线连接多种外围设备，同时也可将开发板插在面包板上使用。
 
 .. figure:: ../../../_static/esp32-s2-devkitc-1-v1-isometric.png
     :align: center
@@ -49,8 +47,8 @@ ESP32-S2-DevKitC-1 是一款入门级开发板，使用带有 4 MB SPI flash 的
 
    * - 主要组件
      - 介绍
-   * - ESP32-S2-SOLO 或 ESP32-S2-SOLO-U
-     - ESP32-S2-SOLO 和 ESP32-S2-SOLO-U 是两款通用型 Wi-Fi 模组。ESP32-S2-SOLO 采用 PCB 板载天线，ESP32-S2-SOLO-U 采用连接器连接外部天线。开发板上的 ESP32-S2-SOLO 或 ESP32-S2-SOLO-U 模组可配置 4 MB flash，也可配置 4 MB flash 加 2 MB PSRAM（芯片内置）。
+   * - 板载模组（上图中为 ESP32-S2-SOLO 或 ESP32-S2-SOLO-U）
+     - ESP32-S2-SOLO 系列模组，可搭载 PCB 板载天线或外部天线连接器，支持多种 flash 和 PSRAM 大小。更多信息，详见 :ref:`user-guide-s2-devkitc-1-v1-ordering-info`。
    * - 3.3 V Power On LED（3.3 V 电源指示灯）
      - 开发板连接 USB 电源后，该指示灯亮起。
    * - USB-to-UART Bridge（USB 转 UART 桥接器）
@@ -100,6 +98,59 @@ ESP32-S2-DevKitC-1 是一款入门级开发板，使用带有 4 MB SPI flash 的
 内含组件和包装
 --------------
 
+.. _user-guide-s2-devkitc-1-v1-ordering-info:
+
+订购信息
+^^^^^^^^
+
+该开发板有多种型号可供选择，详见下表。
+
+.. list-table::
+   :header-rows: 1
+   :widths: 35 25 10 10 20
+
+   * - 订购代码
+     - 搭载模组 [#]_
+     - Flash
+     - PSRAM
+     - 天线
+   * - ESP32-S2-DevKitC-1-N8R2
+     - ESP32-S2-SOLO-2
+
+       （推荐）
+     - 8 MB
+     - 2 MB
+     - PCB 板载天线
+   * - ESP32-S2-DevKitC-1U-N8R2
+     - ESP32-S2-SOLO-2U
+
+       （推荐）
+     - 8 MB
+     - 2 MB
+     - 外部天线连接器
+   * - ESP32-S2-DevKitC-1
+     - ESP32-S2-SOLO
+     - 4 MB
+     - ---
+     - PCB 板载天线
+   * - ESP32-S2-DevKitC-1U
+     - ESP32-S2-SOLO-U
+     - 4 MB
+     - ---
+     - 外部天线连接器
+   * - ESP32-S2-DevKitC-1R
+     - ESP32-S2-SOLO
+     - 4 MB
+     - 2 MB
+     - PCB 板载天线     
+   * - ESP32-S2-DevKitC-1RU
+     - ESP32-S2-SOLO-U
+     - 4 MB
+     - 2 MB
+     - 外部天线连接器
+
+.. [#] ESP32-S2-SOLO-2 和 ESP32-S2-SOLO-2U 模组使用 v1.0 版本芯片，其余模组使用 v0.0 版本芯片。更多关于芯片版本的信息，请参考 `《ESP32-S2 系列芯片勘误表》`_。
+
 零售订单
 ^^^^^^^^
 
@@ -144,36 +195,36 @@ ESP32-S2-DevKitC-1 的主要组件和连接方式如下图所示。
 排针 
 ---- 
  
-下表列出了开发板两侧排针（J1 和 J3）的 **名称** 和 **功能**，排针的名称如图 :ref:`user-guide-s2-devkitc-1-v1-board-front` 所示，排针的序号与 `ESP32-S2-DevKitC-1 原理图 <https://dl.espressif.com/dl/schematics/SCH_ESP32-S2-DEVKITC-1_V1_20210508.pdf>`_ (PDF) 一致。 
+下表列出了开发板两侧排针（J1 和 J3）的 **名称** 和 **功能**，排针的名称如图 :ref:`user-guide-s2-devkitc-1-v1-board-front` 所示，排针的序号与 `ESP32-S2-DevKitC-1 原理图`_ (PDF) 一致。 
 
 J1 
 ^^^ 
-==== ====  =========   =========================================================================
-序号 名称  类型 [#]_    功能
-==== ====  =========   =========================================================================
-1    3V3    P          3.3 V 电源
-2    3V3    P          3.3 V 电源
-3    RST    I          CHIP_PU
-4    4      I/O/T      RTC_GPIO4, GPIO4, TOUCH4, ADC1_CH3
-5    5      I/O/T      RTC_GPIO5, GPIO5, TOUCH5, ADC1_CH4
-6    6      I/O/T      RTC_GPIO6, GPIO6, TOUCH6, ADC1_CH5
-7    7      I/O/T      RTC_GPIO7, GPIO7, TOUCH7, ADC1_CH6
-8    15     I/O/T      RTC_GPIO15, GPIO15, U0RTS, ADC2_CH4, XTAL_32K_P
-9    16     I/O/T      RTC_GPIO16, GPIO16, U0CTS, ADC2_CH5, XTAL_32K_N
-10   17     I/O/T      RTC_GPIO17, GPIO17, U1TXD, ADC2_CH6, DAC_1
-11   18     I/O/T      RTC_GPIO18, GPIO18, U1RXD, ADC2_CH7, DAC_2, CLK_OUT3, RGB LED
-12   8      I/O/T      RTC_GPIO8, GPIO8, TOUCH8, ADC1_CH7
-13   3      I/O/T      RTC_GPIO3, GPIO3, TOUCH3, ADC1_CH2
-14   46     I          GPIO46
-15   9      I/O/T      RTC_GPIO9, GPIO9, TOUCH9, ADC1_CH8, FSPIHD
-16   10     I/O/T      RTC_GPIO10, GPIO10, TOUCH10, ADC1_CH9, FSPICS0, FSPIIO4
-17   11     I/O/T      RTC_GPIO11, GPIO11, TOUCH11, ADC2_CH0, FSPID, FSPIIO5
-18   12     I/O/T      RTC_GPIO12, GPIO12, TOUCH12, ADC2_CH1, FSPICLK, FSPIIO6
-19   13     I/O/T      RTC_GPIO13, GPIO13, TOUCH13, ADC2_CH2, FSPIQ, FSPIIO7
-20   14     I/O/T      RTC_GPIO14, GPIO14, TOUCH14, ADC2_CH3, FSPIWP, FSPIDQS
-21   5V     P          5 V 电源
-22   G      G          接地
-==== ====  =========   =========================================================================
+==== =========  =========   =========================================================================
+序号 名称       类型 [#]_    功能
+==== =========  =========   =========================================================================
+1    3V3         P          3.3 V 电源
+2    3V3         P          3.3 V 电源
+3    RST         I          CHIP_PU
+4    4           I/O/T      RTC_GPIO4, GPIO4, TOUCH4, ADC1_CH3
+5    5           I/O/T      RTC_GPIO5, GPIO5, TOUCH5, ADC1_CH4
+6    6           I/O/T      RTC_GPIO6, GPIO6, TOUCH6, ADC1_CH5
+7    7           I/O/T      RTC_GPIO7, GPIO7, TOUCH7, ADC1_CH6
+8    15          I/O/T      RTC_GPIO15, GPIO15, U0RTS, ADC2_CH4, XTAL_32K_P
+9    16          I/O/T      RTC_GPIO16, GPIO16, U0CTS, ADC2_CH5, XTAL_32K_N
+10   17          I/O/T      RTC_GPIO17, GPIO17, U1TXD, ADC2_CH6, DAC_1
+11   18 [#]_     I/O/T      RTC_GPIO18, GPIO18[#]_, U1RXD, ADC2_CH7, DAC_2, CLK_OUT3, RGB LED
+12   8           I/O/T      RTC_GPIO8, GPIO8, TOUCH8, ADC1_CH7
+13   3           I/O/T      RTC_GPIO3, GPIO3, TOUCH3, ADC1_CH2
+14   46          I          GPIO46
+15   9           I/O/T      RTC_GPIO9, GPIO9, TOUCH9, ADC1_CH8, FSPIHD
+16   10          I/O/T      RTC_GPIO10, GPIO10, TOUCH10, ADC1_CH9, FSPICS0, FSPIIO4
+17   11          I/O/T      RTC_GPIO11, GPIO11, TOUCH11, ADC2_CH0, FSPID, FSPIIO5
+18   12          I/O/T      RTC_GPIO12, GPIO12, TOUCH12, ADC2_CH1, FSPICLK, FSPIIO6
+19   13          I/O/T      RTC_GPIO13, GPIO13, TOUCH13, ADC2_CH2, FSPIQ, FSPIIO7
+20   14          I/O/T      RTC_GPIO14, GPIO14, TOUCH14, ADC2_CH3, FSPIWP, FSPIDQS
+21   5V          P          5 V 电源
+22   G           G          接地
+==== =========  =========   =========================================================================
  
 J3 
 ^^^ 
@@ -205,13 +256,14 @@ J3
 22    G     G      接地
 ====  ====  =====  ================================================================ 
 
-.. [#] P：电源；I：输入；O：输出；T：可设置为高阻。 
+.. [#] P：电源；I：输入；O：输出；T：可设置为高阻。
+.. [#] 搭载 ESP32-S2-SOLO-2 或 ESP32-S2-SOLO-2U 的开发板未上拉 GPIO18。
 
 管脚布局
 ^^^^^^^^
 .. figure:: ../../../_static/esp32-s2-devkitc-1-v1-pinout.png
     :align: center
-    :scale: 15%
+    :scale: 45%
     :alt: ESP32-S2-DevKitC-1 管脚布局（点击放大）
     :figclass: align-center
 
@@ -224,11 +276,20 @@ J3
 
 相关文档
 ========
-* `ESP32-S2 系列芯片规格书 <https://www.espressif.com/sites/default/files/documentation/esp32-s2_datasheet_cn.pdf>`_ (PDF)
-* `ESP32-S2-SOLO & ESP32-S2-SOLO-U 模组技术规格书 <https://www.espressif.com/sites/default/files/documentation/esp32-s2-solo_esp32-s2-solo-u_datasheet_cn.pdf>`_ (PDF)
-* `ESP32-S2-DevKitC-1 原理图 <https://dl.espressif.com/dl/schematics/SCH_ESP32-S2-DEVKITC-1_V1_20210508.pdf>`_ (PDF)
+
+* `ESP32-S2 系列芯片 v1.0 版本技术规格书`_ (PDF)
+* `ESP32-S2 系列芯片 v0.0 版本技术规格书 <https://www.espressif.com/sites/default/files/documentation/esp32-s2_datasheet_cn.pdf>`_ (PDF)
+* `《ESP32-S2 系列芯片勘误表》`_ (PDF)
+* `《ESP32-S2-SOLO-2 & ESP32-S2-SOLO-2U 模组技术规格书》 <https://www.espressif.com/sites/default/files/documentation/esp32-s2-solo-2_esp32-s2-solo-2u_datasheet_cn.pdf>`_ (PDF)
+* `《ESP32-S2-SOLO & ESP32-S2-SOLO-U 模组技术规格书》 <https://www.espressif.com/sites/default/files/documentation/esp32-s2-solo_esp32-s2-solo-u_datasheet_cn.pdf>`_ (PDF)
+* `ESP32-S2-DevKitC-1 原理图`_ (PDF)
 * `ESP32-S2-DevKitC-1 PCB 布局图 <https://dl.espressif.com/dl/schematics/PCB_ESP32-S2-DevKitC-1_V1_20210508.pdf>`_ (PDF)
 * `ESP32-S2-DevKitC-1 尺寸图 <https://dl.espressif.com/dl/schematics/DXF_ESP32-S2-DevKitC-1_V1_20210511.pdf>`_ (PDF)
 * `ESP32-S2-DevKitC-1 尺寸图源文件 <https://dl.espressif.com/dl/schematics/DXF_ESP32-S2-DevKitC-1_V1_20210511.dxf>`_ (DXF) - 可使用 `Autodesk Viewer <https://viewer.autodesk.com/>`_ 查看
 
 有关本开发板的更多设计文档，请联系我们的商务部门 `sales@espressif.com <sales@espressif.com>`_。
+
+.. _不推荐用于新设计: https://www.espressif.com/zh-hans/products/longevity-commitment
+.. _ESP32-S2 系列芯片 v1.0 版本技术规格书: https://www.espressif.com/sites/default/files/documentation/esp32-s2-v1.0_datasheet_cn.pdf
+.. _《ESP32-S2 系列芯片勘误表》: https://espressif.com/sites/default/files/documentation/esp32-s2_errata_cn.pdf
+.. _ESP32-S2-DevKitC-1 原理图: https://dl.espressif.com/dl/schematics/esp-idf/SCH_ESP32-S2-DEVKITC-1_V1_20220817.pdf

From c40fcb10897d51b779543d3c743c88740265bc99 Mon Sep 17 00:00:00 2001
From: Rahul Tank <rahul.tank@espressif.com>
Date: Tue, 13 Sep 2022 15:48:57 +0530
Subject: [PATCH 519/665] Nimble: Re-ordered the function sequence in stack
 deinit to be reverse of stack init process

---
 components/bt/host/nimble/nimble | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/bt/host/nimble/nimble b/components/bt/host/nimble/nimble
index eb1314cfd3..f90ff3ae39 160000
--- a/components/bt/host/nimble/nimble
+++ b/components/bt/host/nimble/nimble
@@ -1 +1 @@
-Subproject commit eb1314cfd3d04a6cc6b64e7500fec90718366025
+Subproject commit f90ff3ae39a75ffef708c02cfe3b1e0b5068fc2c

From cd5f621368301f6b3764d3f61472dfce1c853125 Mon Sep 17 00:00:00 2001
From: Mahavir Jain <mahavir@espressif.com>
Date: Wed, 21 Sep 2022 14:39:32 +0530
Subject: [PATCH 520/665] ci: optimize UT job counts, increase for S3
 (quad_psram) and remove redundant ones

---
 .gitlab/ci/target-test.yml | 31 ++++++-------------------------
 1 file changed, 6 insertions(+), 25 deletions(-)

diff --git a/.gitlab/ci/target-test.yml b/.gitlab/ci/target-test.yml
index cf145e0fcd..633eff7fdf 100644
--- a/.gitlab/ci/target-test.yml
+++ b/.gitlab/ci/target-test.yml
@@ -890,7 +890,7 @@ test_app_test_esp32_generic:
 
 UT_001:
   extends: .unit_test_esp32_template
-  parallel: 44
+  parallel: 42
   tags:
     - ESP32_IDF
     - UT_T1_1
@@ -899,7 +899,7 @@ UT_001:
 
 UT_002:
   extends: .unit_test_esp32_template
-  parallel: 16
+  parallel: 15
   tags:
     - ESP32_IDF
     - UT_T1_1
@@ -932,12 +932,6 @@ UT_006:
     - UT_T1_SPIMODE
     - psram
 
-UT_007:
-  extends: .unit_test_esp32_template
-  tags:
-    - ESP32_IDF
-    - UT_T1_1
-
 UT_014:
   extends: .unit_test_esp32_template
   tags:
@@ -995,7 +989,7 @@ UT_034:
 
 UT_035:
   extends: .unit_test_esp32s2_template
-  parallel: 44
+  parallel: 43
   tags:
     - ESP32S2_IDF
     - UT_T1_1
@@ -1044,19 +1038,6 @@ UT_045:
     - UT_SDIO
     - psram
 
-UT_046:
-  extends: .unit_test_esp32_template
-  tags:
-    - ESP32_IDF
-    - UT_T1_GPIO
-
-UT_047:
-  extends: .unit_test_esp32s2_template
-  parallel: 6
-  tags:
-    - ESP32S2_IDF
-    - UT_T1_1
-
 UT_S2_SPI_DUAL:
   extends: .unit_test_esp32s2_template
   tags:
@@ -1128,7 +1109,7 @@ UT_C2_FLASH:
 
 UT_C3:
   extends: .unit_test_esp32c3_template
-  parallel: 27
+  parallel: 26
   tags:
     - ESP32C3_IDF
     - UT_T1_1
@@ -1165,14 +1146,14 @@ UT_C3_SDSPI:
 
 UT_S3:
   extends: .unit_test_esp32s3_template
-  parallel: 25
+  parallel: 24
   tags:
     - ESP32S3_IDF
     - UT_T1_1
 
 UT_S3_QUAD_PSRAM:
   extends: .unit_test_esp32s3_template
-  parallel: 2
+  parallel: 3
   tags:
     - ESP32S3_IDF
     - UT_T1_1

From dc558a13cb4d78ac58140f74f499ba97a8ca4f63 Mon Sep 17 00:00:00 2001
From: Mahavir Jain <mahavir@espressif.com>
Date: Wed, 21 Sep 2022 14:46:23 +0530
Subject: [PATCH 521/665] ci: remove redundant test_apps and example_tests jobs

---
 .gitlab/ci/target-test.yml | 39 --------------------------------------
 1 file changed, 39 deletions(-)

diff --git a/.gitlab/ci/target-test.yml b/.gitlab/ci/target-test.yml
index 633eff7fdf..3ea869be3b 100644
--- a/.gitlab/ci/target-test.yml
+++ b/.gitlab/ci/target-test.yml
@@ -630,7 +630,6 @@ example_test_001B_V3:
 
 example_test_001C:
   extends: .example_test_esp32_template
-  parallel: 2
   tags:
     - ESP32
     - Example_GENERIC
@@ -740,7 +739,6 @@ example_test_017:
 
 example_test_C3_GENERIC:
   extends: .example_test_esp32c3_template
-  parallel: 2
   tags:
     - ESP32C3
     - Example_GENERIC
@@ -817,43 +815,6 @@ test_app_test_eth:
     - ESP32
     - ethernet_router
 
-test_app_test_004:
-  extends: .test_app_esp32s2_template
-  tags:
-    - ESP32S2
-    - Example_GENERIC
-
-test_app_test_esp32c2_generic:
-  extends: .test_app_esp32c2_template
-  tags:
-    - ESP32C2
-    - Example_GENERIC
-    - xtal_40mhz
-
-test_app_test_esp32c2_26mhz:
-  extends: .test_app_esp32c2_template
-  tags:
-    - ESP32C2
-    - xtal_26mhz
-
-test_app_test_005:
-  extends: .test_app_esp32c3_template
-  tags:
-    - ESP32C3
-    - Example_GENERIC
-
-test_app_test_006:
-  extends: .test_app_esp32s3_template
-  tags:
-    - ESP32S3
-    - Example_GENERIC
-
-test_app_test_esp32_generic:
-  extends: .test_app_esp32_template
-  tags:
-    - ESP32
-    - Example_GENERIC
-
 .unit_test_template:
   extends: .target_test_job_template
   needs: # the assign already needs all the build jobs

From 04530d7112cbc4d784bae74ec3020e960a8784e3 Mon Sep 17 00:00:00 2001
From: jingli <jingli@espressif.com>
Date: Fri, 2 Sep 2022 11:46:39 +0800
Subject: [PATCH 522/665] esp_hw_support/esp32c2/rtc: take a safer xtal buf
 wait

---
 components/soc/esp32c2/include/soc/rtc.h | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/soc/esp32c2/include/soc/rtc.h b/components/soc/esp32c2/include/soc/rtc.h
index af35fc8441..0b63443d55 100644
--- a/components/soc/esp32c2/include/soc/rtc.h
+++ b/components/soc/esp32c2/include/soc/rtc.h
@@ -90,7 +90,7 @@ extern "C" {
 #define RTC_CNTL_SCK_DCAP_DEFAULT   255
 
 /* Various delays to be programmed into power control state machines */
-#define RTC_CNTL_XTL_BUF_WAIT_SLP_US            (250)
+#define RTC_CNTL_XTL_BUF_WAIT_SLP_US            (1000)
 #define RTC_CNTL_PLL_BUF_WAIT_SLP_CYCLES        (1)
 #define RTC_CNTL_CK8M_WAIT_SLP_CYCLES           (4)
 #define RTC_CNTL_WAKEUP_DELAY_CYCLES            (5)

From b345e89b4a9474e4b00d92fdc99abc6a91255521 Mon Sep 17 00:00:00 2001
From: cjin <jinchen@espressif.com>
Date: Thu, 25 Aug 2022 21:15:35 +0800
Subject: [PATCH 523/665] fix on data len change cmd malfunction

---
 components/bt/host/bluedroid/stack/btm/btm_ble_gap.c | 7 ++++---
 1 file changed, 4 insertions(+), 3 deletions(-)

diff --git a/components/bt/host/bluedroid/stack/btm/btm_ble_gap.c b/components/bt/host/bluedroid/stack/btm/btm_ble_gap.c
index 329ecd3e60..2b17741b39 100644
--- a/components/bt/host/bluedroid/stack/btm/btm_ble_gap.c
+++ b/components/bt/host/bluedroid/stack/btm/btm_ble_gap.c
@@ -4301,10 +4301,11 @@ void btm_ble_read_remote_features_complete(UINT8 *p)
                     btsnd_hcic_rmt_ver_req (p_acl_cb->hci_handle);
                 }
                 else{
+                    uint16_t data_length = controller_get_interface()->get_ble_default_data_packet_length();
+                    uint16_t data_txtime = controller_get_interface()->get_ble_default_data_packet_txtime();
                     if (p_acl_cb->transport == BT_TRANSPORT_LE) {
-                        if (HCI_LE_DATA_LEN_EXT_SUPPORTED(p_acl_cb->peer_le_features)) {
-                            uint16_t data_length = controller_get_interface()->get_ble_default_data_packet_length();
-                            uint16_t data_txtime = controller_get_interface()->get_ble_default_data_packet_txtime();
+                        if (HCI_LE_DATA_LEN_EXT_SUPPORTED(p_acl_cb->peer_le_features) &&
+                            (p_acl_cb->data_length_params.tx_len != data_length)) {
                             p_acl_cb->data_len_updating = true;
                             btsnd_hcic_ble_set_data_length(p_acl_cb->hci_handle, data_length, data_txtime);
                         }

From 872baad9b9971ec1986516a8f51cd2514ae8d89d Mon Sep 17 00:00:00 2001
From: cjin <jinchen@espressif.com>
Date: Thu, 25 Aug 2022 21:16:04 +0800
Subject: [PATCH 524/665] mbuf copy hci data error fix

---
 components/bt/controller/esp32c2/bt.c         |  6 ++----
 components/bt/host/bluedroid/hci/hci_hal_h4.c | 15 +++++----------
 2 files changed, 7 insertions(+), 14 deletions(-)

diff --git a/components/bt/controller/esp32c2/bt.c b/components/bt/controller/esp32c2/bt.c
index 1b42a55ffa..70867dc47a 100644
--- a/components/bt/controller/esp32c2/bt.c
+++ b/components/bt/controller/esp32c2/bt.c
@@ -307,11 +307,9 @@ void esp_vhci_host_send_packet(uint8_t *data, uint16_t len)
     }
 
     if (*(data) == DATA_TYPE_ACL) {
-        struct os_mbuf *om = os_msys_get_pkthdr(0, ACL_DATA_MBUF_LEADINGSPCAE);
+        struct os_mbuf *om = os_msys_get_pkthdr(len, ACL_DATA_MBUF_LEADINGSPCAE);
         assert(om);
-        memcpy(om->om_data, &data[1], len - 1);
-        om->om_len = len - 1;
-        OS_MBUF_PKTHDR(om)->omp_len = len - 1;
+        os_mbuf_append(om, &data[1], len - 1);
         ble_hci_trans_hs_acl_tx(om);
     }
 
diff --git a/components/bt/host/bluedroid/hci/hci_hal_h4.c b/components/bt/host/bluedroid/hci/hci_hal_h4.c
index b99bd429e5..1bf02aa1e3 100644
--- a/components/bt/host/bluedroid/hci/hci_hal_h4.c
+++ b/components/bt/host/bluedroid/hci/hci_hal_h4.c
@@ -598,7 +598,7 @@ ble_hs_hci_rx_evt(uint8_t *hci_ev, void *arg)
     if(esp_bluedroid_get_status() == ESP_BLUEDROID_STATUS_UNINITIALIZED) {
 	return 0;
     }
-    uint8_t len = hci_ev[1] + 3;
+    uint16_t len = hci_ev[1] + 3;
     uint8_t *data = (uint8_t *)malloc(len);
     data[0] = 0x04;
     memcpy(&data[1], hci_ev, len - 1);
@@ -608,22 +608,17 @@ ble_hs_hci_rx_evt(uint8_t *hci_ev, void *arg)
     return 0;
 }
 
-static void *trans_om;
-void hci_trans_free_mbuf(void)
-{
-    os_mbuf_free_chain(trans_om);
-}
+
 int
 ble_hs_rx_data(struct os_mbuf *om, void *arg)
 {
-    uint8_t len = om->om_len + 1;
+    uint16_t len = om->om_len + 1;
     uint8_t *data = (uint8_t *)malloc(len);
     data[0] = 0x02;
-    memcpy(&data[1], om->om_data, len - 1);
+    os_mbuf_copydata(om, 0, len - 1, &data[1]);
     host_recv_pkt_cb(data, len);
-    trans_om = om;
     free(data);
-    hci_trans_free_mbuf();
+    os_mbuf_free_chain(om);
     return 0;
 }
 

From 42a07cf16b4adf7ad2e6164f239ff128332c7119 Mon Sep 17 00:00:00 2001
From: cjin <jinchen@espressif.com>
Date: Thu, 8 Sep 2022 15:44:31 +0800
Subject: [PATCH 525/665] fix err using rpa for confirmation calculation

---
 components/bt/host/bluedroid/stack/btm/btm_ble.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/bt/host/bluedroid/stack/btm/btm_ble.c b/components/bt/host/bluedroid/stack/btm/btm_ble.c
index 6cac0fd793..962a3ef961 100644
--- a/components/bt/host/bluedroid/stack/btm/btm_ble.c
+++ b/components/bt/host/bluedroid/stack/btm/btm_ble.c
@@ -1990,7 +1990,7 @@ void btm_ble_conn_complete(UINT8 *p, UINT16 evt_len, BOOLEAN enhanced)
         }
 #if (BLE_PRIVACY_SPT == TRUE )
         peer_addr_type = bda_type;
-        match = btm_identity_addr_to_random_pseudo (bda, &bda_type, TRUE);
+        match = btm_identity_addr_to_random_pseudo (bda, &bda_type, FALSE);
 
         /* possiblly receive connection complete with resolvable random on
            slave role while the device has been paired */

From 8e348c3f63dc3f66734331040a522c61ea6dafe5 Mon Sep 17 00:00:00 2001
From: cjin <jinchen@espressif.com>
Date: Tue, 6 Sep 2022 21:35:51 +0800
Subject: [PATCH 526/665] update ble controller lib for bugfix on esp32c2

---
 components/bt/controller/lib_esp32c2/esp32c2-bt-lib |  2 +-
 components/bt/include/esp32c2/include/esp_bt.h      |  2 +-
 components/esp_rom/esp32c2/ld/esp32c2.rom.ld        | 11 -----------
 3 files changed, 2 insertions(+), 13 deletions(-)

diff --git a/components/bt/controller/lib_esp32c2/esp32c2-bt-lib b/components/bt/controller/lib_esp32c2/esp32c2-bt-lib
index 09e1db0eec..c039a68dcf 160000
--- a/components/bt/controller/lib_esp32c2/esp32c2-bt-lib
+++ b/components/bt/controller/lib_esp32c2/esp32c2-bt-lib
@@ -1 +1 @@
-Subproject commit 09e1db0eec6bc41d1742c9ab3ebba3884f9277f1
+Subproject commit c039a68dcf49082c37318568b2e147b61265e772
diff --git a/components/bt/include/esp32c2/include/esp_bt.h b/components/bt/include/esp32c2/include/esp_bt.h
index a428321f11..6489741282 100644
--- a/components/bt/include/esp32c2/include/esp_bt.h
+++ b/components/bt/include/esp32c2/include/esp_bt.h
@@ -145,7 +145,7 @@ esp_err_t esp_ble_tx_power_set_enhanced(esp_ble_enhanced_power_type_t power_type
  */
 esp_power_level_t esp_ble_tx_power_get_enhanced(esp_ble_enhanced_power_type_t power_type, uint16_t handle);
 
-#define CONFIG_VERSION  0x20220729
+#define CONFIG_VERSION  0x20220824
 #define CONFIG_MAGIC    0x5A5AA5A5
 
 /**
diff --git a/components/esp_rom/esp32c2/ld/esp32c2.rom.ld b/components/esp_rom/esp32c2/ld/esp32c2.rom.ld
index 531a345a01..6254205e5a 100644
--- a/components/esp_rom/esp32c2/ld/esp32c2.rom.ld
+++ b/components/esp_rom/esp32c2/ld/esp32c2.rom.ld
@@ -1137,7 +1137,6 @@ r_ble_lll_aux_scan_cb = 0x400014b8;
 r_ble_lll_aux_scan_drop = 0x400014bc;
 r_ble_lll_aux_scan_drop_event_cb = 0x400014c0;
 r_ble_lll_calc_us_convert_tick_unit = 0x400014c4;
-r_ble_lll_conn_append_tx_buffer = 0x400014c8;
 r_ble_lll_conn_can_send_next_pdu = 0x400014cc;
 r_ble_lll_conn_check_opcode_matched = 0x400014d0;
 r_ble_lll_conn_coex_dpc_process = 0x400014d4;
@@ -1172,7 +1171,6 @@ r_ble_lll_conn_reset_pending_sched = 0x4000155c;
 r_ble_lll_conn_rx_pkt_isr = 0x40001560;
 r_ble_lll_conn_sched_next_anchor = 0x40001564;
 r_ble_lll_conn_sched_next_event = 0x40001568;
-r_ble_lll_conn_set_slave_flow_control = 0x4000156c;
 r_ble_lll_conn_sm_new = 0x40001574;
 r_ble_lll_conn_sm_npl_deinit = 0x40001578;
 r_ble_lll_conn_sm_npl_init = 0x4000157c;
@@ -1224,21 +1222,13 @@ r_ble_lll_per_adv_coex_dpc_update_on_scheduled = 0x4000163c;
 r_ble_lll_per_adv_coex_dpc_update_on_start = 0x40001640;
 r_ble_lll_reset = 0x40001644;
 r_ble_lll_rfmgmt_controller_sleep_en = 0x40001648;
-r_ble_lll_rfmgmt_deinit = 0x4000164c;
-r_ble_lll_rfmgmt_disable = 0x40001650;
-r_ble_lll_rfmgmt_enable = 0x40001654;
 r_ble_lll_rfmgmt_enable_now = 0x40001658;
-r_ble_lll_rfmgmt_init = 0x4000165c;
 r_ble_lll_rfmgmt_is_enabled = 0x40001660;
-r_ble_lll_rfmgmt_release = 0x40001664;
 r_ble_lll_rfmgmt_release_ev = 0x40001668;
-r_ble_lll_rfmgmt_reset = 0x4000166c;
 r_ble_lll_rfmgmt_scan_changed = 0x40001670;
 r_ble_lll_rfmgmt_sched_changed = 0x40001674;
 r_ble_lll_rfmgmt_set_sleep_cb = 0x40001678;
 r_ble_lll_rfmgmt_ticks_to_enabled = 0x4000167c;
-r_ble_lll_rfmgmt_timer_exp = 0x40001680;
-r_ble_lll_rfmgmt_timer_reschedule = 0x40001684;
 r_ble_lll_rx_pdu_in = 0x40001688;
 r_ble_lll_rx_pkt_in = 0x4000168c;
 r_ble_lll_rx_pkt_isr = 0x40001690;
@@ -1410,7 +1400,6 @@ r_get_peer_irk_offset = 0x40001958;
 r_get_peer_rpa_offset = 0x4000195c;
 r_hal_rtc_intr_init = 0x40001960;
 r_hal_rtc_irq_handler = 0x40001964;
-r_hal_timer_deinit = 0x40001968;
 r_hal_timer_disable_irq = 0x4000196c;
 r_hal_timer_env_init = 0x40001970;
 r_hal_timer_process = 0x40001978;

From b187fad076f84e9abd6fe7da749f6f2700ce2c9a Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Martin=20Ga=C5=88o?= <martin.gano@espressif.com>
Date: Wed, 14 Sep 2022 12:26:25 +0200
Subject: [PATCH 527/665] fatfsgen.py: Increase number of files in directory

By starting the ID at the value 1, instead of ord('1') we increase the possible number of files by 49.
---
 .../fatfs/fatfs_utils/long_filename_utils.py  | 11 +++-
 .../fatfs/test_fatfsgen/test_fatfsgen.py      | 56 +++++++++----------
 2 files changed, 36 insertions(+), 31 deletions(-)

diff --git a/components/fatfs/fatfs_utils/long_filename_utils.py b/components/fatfs/fatfs_utils/long_filename_utils.py
index 0e1521c612..649312aead 100644
--- a/components/fatfs/fatfs_utils/long_filename_utils.py
+++ b/components/fatfs/fatfs_utils/long_filename_utils.py
@@ -3,6 +3,7 @@
 from typing import List
 
 from .entry import Entry
+from .exceptions import NoFreeClusterException
 from .utils import build_name, convert_to_utf16_and_pad
 
 #  File name with long filenames support can be as long as memory allows. It is split into entries
@@ -11,6 +12,8 @@ from .utils import build_name, convert_to_utf16_and_pad
 #  For creating long name entries we need to split the name by 13 characters using `split_name_to_lfn_entries`
 #  and in every entry into three blocks with sizes 5, 6 and 2 characters using `split_name_to_lfn_entry`.
 
+MAXIMAL_FILES_SAME_PREFIX: int = 127
+
 
 def get_required_lfn_entries_count(lfn_full_name: str) -> int:
     """
@@ -68,16 +71,18 @@ def build_lfn_unique_entry_name_order(entities: list, lfn_entry_name: str) -> in
     The short entry contains only the first 6 characters of the file name,
     and we have to distinguish it from other names within the directory starting with the same 6 characters.
     To make it unique, we add its order in relation to other names such that lfn_entry_name[:6] == other[:6].
-    The order is specified by the character, starting with '1'.
+    The order is specified by the character, starting with chr(1).
 
     E.g. the file in directory 'thisisverylongfilenama.txt' will be named 'THISIS~1TXT' in its short entry.
     If we add another file 'thisisverylongfilenamax.txt' its name in the short entry will be 'THISIS~2TXT'.
     """
-    preceding_entries: int = 0
+    preceding_entries: int = 1
     for entity in entities:
         if entity.name[:6] == lfn_entry_name[:6]:
             preceding_entries += 1
-    return preceding_entries + ord('1')
+    if preceding_entries > MAXIMAL_FILES_SAME_PREFIX:
+        raise NoFreeClusterException('Maximal number of files with the same prefix is 127')
+    return preceding_entries
 
 
 def build_lfn_full_name(name: str, extension: str) -> str:
diff --git a/components/fatfs/test_fatfsgen/test_fatfsgen.py b/components/fatfs/test_fatfsgen/test_fatfsgen.py
index 1f7d3b2983..7d1f702390 100755
--- a/components/fatfs/test_fatfsgen/test_fatfsgen.py
+++ b/components/fatfs/test_fatfsgen/test_fatfsgen.py
@@ -311,11 +311,11 @@ class FatFSGen(unittest.TestCase):
         fatfs.create_file('HELLOHELLOHELLO', extension='TXT')
         fatfs.write_filesystem(CFG['output_file'])
         file_system = read_filesystem(CFG['output_file'])
-        self.assertEqual(file_system[0x2000: 0x2010], b'Bl\x00o\x00.\x00t\x00x\x00\x0f\x00\xb3t\x00')
+        self.assertEqual(file_system[0x2000: 0x2010], b'Bl\x00o\x00.\x00t\x00x\x00\x0f\x00\xadt\x00')
         self.assertEqual(file_system[0x2012: 0x2020], b'\xff\xff\xff\xff\xff\xff\xff\xff\x00\x00\xff\xff\xff\xff')
-        self.assertEqual(file_system[0x2020: 0x2030], b'\x01h\x00e\x00l\x00l\x00o\x00\x0f\x00\xb3h\x00')
+        self.assertEqual(file_system[0x2020: 0x2030], b'\x01h\x00e\x00l\x00l\x00o\x00\x0f\x00\xadh\x00')
         self.assertEqual(file_system[0x2030: 0x2040], b'e\x00l\x00l\x00o\x00h\x00\x00\x00e\x00l\x00')
-        self.assertEqual(file_system[0x2040: 0x2050], b'HELLOH~1TXT \x00\x00\x00\x00')
+        self.assertEqual(file_system[0x2040: 0x2050], b'HELLOH~\x01TXT \x00\x00\x00\x00')
         self.assertEqual(file_system[0x2050: 0x2060], b'!\x00!\x00\x00\x00\x00\x00!\x00\x02\x00\x00\x00\x00\x00')
 
     def test_lfn_plain_name(self) -> None:
@@ -324,11 +324,11 @@ class FatFSGen(unittest.TestCase):
         fatfs.write_content(path_from_root=['HELLOHELLOHELLO.TXT'], content=b'this is a test')
         fatfs.write_filesystem(CFG['output_file'])
         file_system = read_filesystem(CFG['output_file'])
-        self.assertEqual(file_system[0x2000: 0x2010], b'Bl\x00o\x00.\x00t\x00x\x00\x0f\x00\xb3t\x00')
+        self.assertEqual(file_system[0x2000: 0x2010], b'Bl\x00o\x00.\x00t\x00x\x00\x0f\x00\xadt\x00')
         self.assertEqual(file_system[0x2012: 0x2020], b'\xff\xff\xff\xff\xff\xff\xff\xff\x00\x00\xff\xff\xff\xff')
-        self.assertEqual(file_system[0x2020: 0x2030], b'\x01h\x00e\x00l\x00l\x00o\x00\x0f\x00\xb3h\x00')
+        self.assertEqual(file_system[0x2020: 0x2030], b'\x01h\x00e\x00l\x00l\x00o\x00\x0f\x00\xadh\x00')
         self.assertEqual(file_system[0x2030: 0x2040], b'e\x00l\x00l\x00o\x00h\x00\x00\x00e\x00l\x00')
-        self.assertEqual(file_system[0x2040: 0x2050], b'HELLOH~1TXT \x00\x00\x00\x00')
+        self.assertEqual(file_system[0x2040: 0x2050], b'HELLOH~\x01TXT \x00\x00\x00\x00')
         self.assertEqual(file_system[0x2050: 0x2060], b'!\x00!\x00\x00\x00\x00\x00!\x00\x02\x00\x0e\x00\x00\x00')
         self.assertEqual(file_system[0x6000: 0x6010], b'this is a test\x00\x00')
 
@@ -338,11 +338,11 @@ class FatFSGen(unittest.TestCase):
         fatfs.write_content(path_from_root=['HELLOHELLOHELLO'], content=b'this is a test')
         fatfs.write_filesystem(CFG['output_file'])
         file_system = read_filesystem(CFG['output_file'])
-        self.assertEqual(file_system[0x2000: 0x2010], b'Bl\x00o\x00\x00\x00\xff\xff\xff\xff\x0f\x00V\xff\xff')
+        self.assertEqual(file_system[0x2000: 0x2010], b'Bl\x00o\x00\x00\x00\xff\xff\xff\xff\x0f\x00P\xff\xff')
         self.assertEqual(file_system[0x2012: 0x2020], b'\xff\xff\xff\xff\xff\xff\xff\xff\x00\x00\xff\xff\xff\xff')
-        self.assertEqual(file_system[0x2020: 0x2030], b'\x01h\x00e\x00l\x00l\x00o\x00\x0f\x00Vh\x00')
+        self.assertEqual(file_system[0x2020: 0x2030], b'\x01h\x00e\x00l\x00l\x00o\x00\x0f\x00Ph\x00')
         self.assertEqual(file_system[0x2030: 0x2040], b'e\x00l\x00l\x00o\x00h\x00\x00\x00e\x00l\x00')
-        self.assertEqual(file_system[0x2040: 0x2050], b'HELLOH~1    \x00\x00\x00\x00')
+        self.assertEqual(file_system[0x2040: 0x2050], b'HELLOH~\x01    \x00\x00\x00\x00')
         self.assertEqual(file_system[0x2050: 0x2060], b'!\x00!\x00\x00\x00\x00\x00!\x00\x02\x00\x0e\x00\x00\x00')
         self.assertEqual(file_system[0x6000: 0x6010], b'this is a test\x00\x00')
 
@@ -356,11 +356,11 @@ class FatFSGen(unittest.TestCase):
         fatfs.create_file('HELLO', extension='TXT', path_from_root=['VERYLONGTESTFOLD'])
         fatfs.write_filesystem(CFG['output_file'])
         file_system = read_filesystem(CFG['output_file'])
-        self.assertEqual(file_system[0x2000: 0x2010], b'Bo\x00l\x00d\x00\x00\x00\xff\xff\x0f\x00\xa6\xff\xff')
+        self.assertEqual(file_system[0x2000: 0x2010], b'Bo\x00l\x00d\x00\x00\x00\xff\xff\x0f\x00\xa0\xff\xff')
         self.assertEqual(file_system[0x2012: 0x2020], b'\xff\xff\xff\xff\xff\xff\xff\xff\x00\x00\xff\xff\xff\xff')
-        self.assertEqual(file_system[0x2020: 0x2030], b'\x01v\x00e\x00r\x00y\x00l\x00\x0f\x00\xa6o\x00')
+        self.assertEqual(file_system[0x2020: 0x2030], b'\x01v\x00e\x00r\x00y\x00l\x00\x0f\x00\xa0o\x00')
         self.assertEqual(file_system[0x2030: 0x2040], b'n\x00g\x00t\x00e\x00s\x00\x00\x00t\x00f\x00')
-        self.assertEqual(file_system[0x2040: 0x2050], b'VERYLO~1   \x10\x00\x00\x00\x00')
+        self.assertEqual(file_system[0x2040: 0x2050], b'VERYLO~\x01   \x10\x00\x00\x00\x00')
         self.assertEqual(file_system[0x2050: 0x2060], b'!\x00!\x00\x00\x00\x00\x00!\x00\x02\x00\x00\x00\x00\x00')
 
         self.assertEqual(file_system[0x6000: 0x6010], b'.          \x10\x00\x00\x00\x00')
@@ -377,18 +377,18 @@ class FatFSGen(unittest.TestCase):
         fatfs.write_filesystem(CFG['output_file'])
 
         file_system = read_filesystem(CFG['output_file'])
-        self.assertEqual(file_system[0x2000: 0x2010], b'Bo\x00l\x00d\x00\x00\x00\xff\xff\x0f\x00\x10\xff\xff')
+        self.assertEqual(file_system[0x2000: 0x2010], b'Bo\x00l\x00d\x00\x00\x00\xff\xff\x0f\x00\n\xff\xff')
         self.assertEqual(file_system[0x2012: 0x2020], b'\xff\xff\xff\xff\xff\xff\xff\xff\x00\x00\xff\xff\xff\xff')
-        self.assertEqual(file_system[0x2020: 0x2030], b'\x01v\x00e\x00r\x00y\x00l\x00\x0f\x00\x10o\x00')
+        self.assertEqual(file_system[0x2020: 0x2030], b'\x01v\x00e\x00r\x00y\x00l\x00\x0f\x00\no\x00')
         self.assertEqual(file_system[0x2030: 0x2040], b'n\x00g\x00t\x00e\x00s\x00\x00\x00t\x00f\x00')
-        self.assertEqual(file_system[0x2040: 0x2050], b'verylo~1   \x10\x00\x00\x00\x00')
+        self.assertEqual(file_system[0x2040: 0x2050], b'verylo~\x01   \x10\x00\x00\x00\x00')
         self.assertEqual(file_system[0x2050: 0x2060], b'!\x00!\x00\x00\x00\x00\x00!\x00\x02\x00\x00\x00\x00\x00')
 
         self.assertEqual(file_system[0x6000: 0x6010], b'.          \x10\x00\x00\x00\x00')
         self.assertEqual(file_system[0x6012: 0x6020], b'!\x00\x00\x00\x00\x00!\x00\x02\x00\x00\x00\x00\x00')
         self.assertEqual(file_system[0x6020: 0x6030], b'..         \x10\x00\x00\x00\x00')
         self.assertEqual(file_system[0x6030: 0x6040], b'!\x00!\x00\x00\x00\x00\x00!\x00\x01\x00\x00\x00\x00\x00')
-        self.assertEqual(file_system[0x6040: 0x6050], b'Bl\x00o\x00.\x00t\x00x\x00\x0f\x00\xd5t\x00')
+        self.assertEqual(file_system[0x6040: 0x6050], b'Bl\x00o\x00.\x00t\x00x\x00\x0f\x00\xcft\x00')
         self.assertEqual(file_system[0x6050: 0x6060],
                          b'\x00\x00\xff\xff\xff\xff\xff\xff\xff\xff\x00\x00\xff\xff\xff\xff')
 
@@ -399,11 +399,11 @@ class FatFSGen(unittest.TestCase):
         fatfs.write_content(path_from_root=['VERYLONGTESTFOLD', 'HELLO.TXT'], content=b'this is a test')
         fatfs.write_filesystem(CFG['output_file'])
         file_system = read_filesystem(CFG['output_file'])
-        self.assertEqual(file_system[0x2000: 0x2010], b'Bo\x00l\x00d\x00\x00\x00\xff\xff\x0f\x00\xa6\xff\xff')
+        self.assertEqual(file_system[0x2000: 0x2010], b'Bo\x00l\x00d\x00\x00\x00\xff\xff\x0f\x00\xa0\xff\xff')
         self.assertEqual(file_system[0x2012: 0x2020], b'\xff\xff\xff\xff\xff\xff\xff\xff\x00\x00\xff\xff\xff\xff')
-        self.assertEqual(file_system[0x2020: 0x2030], b'\x01v\x00e\x00r\x00y\x00l\x00\x0f\x00\xa6o\x00')
+        self.assertEqual(file_system[0x2020: 0x2030], b'\x01v\x00e\x00r\x00y\x00l\x00\x0f\x00\xa0o\x00')
         self.assertEqual(file_system[0x2030: 0x2040], b'n\x00g\x00t\x00e\x00s\x00\x00\x00t\x00f\x00')
-        self.assertEqual(file_system[0x2040: 0x2050], b'VERYLO~1   \x10\x00\x00\x00\x00')
+        self.assertEqual(file_system[0x2040: 0x2050], b'VERYLO~\x01   \x10\x00\x00\x00\x00')
         self.assertEqual(file_system[0x2050: 0x2060], b'!\x00!\x00\x00\x00\x00\x00!\x00\x02\x00\x00\x00\x00\x00')
 
         self.assertEqual(file_system[0x6000: 0x6010], b'.          \x10\x00\x00\x00\x00')
@@ -447,31 +447,31 @@ class FatFSGen(unittest.TestCase):
         fatfs.write_filesystem(CFG['output_file'])
         file_system = read_filesystem(CFG['output_file'])
 
-        self.assertEqual(file_system[0x2000: 0x2010], b'Bo\x00l\x00d\x00\x00\x00\xff\xff\x0f\x00\xa6\xff\xff')
+        self.assertEqual(file_system[0x2000: 0x2010], b'Bo\x00l\x00d\x00\x00\x00\xff\xff\x0f\x00\xa0\xff\xff')
         self.assertEqual(file_system[0x2011: 0x2020], b'\xff\xff\xff\xff\xff\xff\xff\xff\xff\x00\x00\xff\xff\xff\xff')
-        self.assertEqual(file_system[0x2020: 0x2030], b'\x01v\x00e\x00r\x00y\x00l\x00\x0f\x00\xa6o\x00')
+        self.assertEqual(file_system[0x2020: 0x2030], b'\x01v\x00e\x00r\x00y\x00l\x00\x0f\x00\xa0o\x00')
         self.assertEqual(file_system[0x2030: 0x2040], b'n\x00g\x00t\x00e\x00s\x00\x00\x00t\x00f\x00')
-        self.assertEqual(file_system[0x2040: 0x2050], b'VERYLO~1   \x10\x00\x00\x00\x00')
+        self.assertEqual(file_system[0x2040: 0x2050], b'VERYLO~\x01   \x10\x00\x00\x00\x00')
         self.assertEqual(file_system[0x2050: 0x2060], b'!\x00!\x00\x00\x00\x00\x00!\x00\x02\x00\x00\x00\x00\x00')
 
         self.assertEqual(file_system[0x6000: 0x6010], b'.          \x10\x00\x00\x00\x00')
         self.assertEqual(file_system[0x6011: 0x6020], b'\x00!\x00\x00\x00\x00\x00!\x00\x02\x00\x00\x00\x00\x00')
         self.assertEqual(file_system[0x6020: 0x6030], b'..         \x10\x00\x00\x00\x00')
         self.assertEqual(file_system[0x6030: 0x6040], b'!\x00!\x00\x00\x00\x00\x00!\x00\x01\x00\x00\x00\x00\x00')
-        self.assertEqual(file_system[0x6040: 0x6050], b'Bl\x00o\x00o\x00o\x00o\x00\x0f\x00\xb3o\x00')
+        self.assertEqual(file_system[0x6040: 0x6050], b'Bl\x00o\x00o\x00o\x00o\x00\x0f\x00\xado\x00')
         self.assertEqual(file_system[0x6050: 0x6060], b'o\x00o\x00.\x00t\x00x\x00\x00\x00t\x00\x00\x00')
 
         self.assertEqual(file_system[0x6050: 0x6060], b'o\x00o\x00.\x00t\x00x\x00\x00\x00t\x00\x00\x00')
-        self.assertEqual(file_system[0x6060: 0x6070], b'\x01h\x00e\x00l\x00l\x00o\x00\x0f\x00\xb3h\x00')
+        self.assertEqual(file_system[0x6060: 0x6070], b'\x01h\x00e\x00l\x00l\x00o\x00\x0f\x00\xadh\x00')
         self.assertEqual(file_system[0x6070: 0x6080], b'e\x00l\x00l\x00o\x00h\x00\x00\x00e\x00l\x00')
-        self.assertEqual(file_system[0x6080: 0x6090], b'HELLOH~1TXT \x00\x00\x00\x00')
+        self.assertEqual(file_system[0x6080: 0x6090], b'HELLOH~\x01TXT \x00\x00\x00\x00')
         self.assertEqual(file_system[0x6090: 0x60a0], b'!\x00!\x00\x00\x00\x00\x00!\x00\x03\x00\x10\x00\x00\x00')
-        self.assertEqual(file_system[0x60a0: 0x60b0], b'Bl\x00o\x00o\x00o\x00o\x00\x0f\x00\x93o\x00')
+        self.assertEqual(file_system[0x60a0: 0x60b0], b'Bl\x00o\x00o\x00o\x00o\x00\x0f\x00\x8do\x00')
 
         self.assertEqual(file_system[0x60b0: 0x60c0], b'o\x00b\x00.\x00t\x00x\x00\x00\x00t\x00\x00\x00')
-        self.assertEqual(file_system[0x60c0: 0x60d0], b'\x01h\x00e\x00l\x00l\x00o\x00\x0f\x00\x93h\x00')
+        self.assertEqual(file_system[0x60c0: 0x60d0], b'\x01h\x00e\x00l\x00l\x00o\x00\x0f\x00\x8dh\x00')
         self.assertEqual(file_system[0x60d0: 0x60e0], b'e\x00l\x00l\x00o\x00h\x00\x00\x00e\x00l\x00')
-        self.assertEqual(file_system[0x60e0: 0x60f0], b'HELLOH~2TXT \x00\x00\x00\x00')
+        self.assertEqual(file_system[0x60e0: 0x60f0], b'HELLOH~\x02TXT \x00\x00\x00\x00')
 
 
 if __name__ == '__main__':

From c99edc6715c9c1398c41e50efdaaad8b36dae7c5 Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Tue, 20 Sep 2022 15:34:45 +0800
Subject: [PATCH 528/665] mcpwm: make set_compare_value iram safe

Closes https://github.com/espressif/esp-idf/issues/9793
---
 components/driver/Kconfig                     |  8 ++
 .../deprecated/driver/mcpwm_types_legacy.h    |  2 +
 components/driver/deprecated/mcpwm_legacy.c   |  3 +-
 components/driver/linker.lf                   |  2 +
 components/driver/mcpwm/mcpwm_cap.c           |  2 +-
 components/driver/mcpwm/mcpwm_cmpr.c          |  9 +-
 components/driver/mcpwm/mcpwm_fault.c         |  2 +-
 components/driver/mcpwm/mcpwm_private.h       |  2 +-
 .../test_apps/mcpwm/main/test_mcpwm_iram.c    | 88 ++++++++++++++++++-
 .../test_apps/mcpwm/sdkconfig.ci.iram_safe    |  1 +
 docs/en/api-reference/peripherals/mcpwm.rst   | 11 ++-
 11 files changed, 118 insertions(+), 12 deletions(-)

diff --git a/components/driver/Kconfig b/components/driver/Kconfig
index 8def437f13..7888cd5380 100644
--- a/components/driver/Kconfig
+++ b/components/driver/Kconfig
@@ -352,6 +352,14 @@ menu "Driver Configurations"
                 cache misses, and also be able to run whilst the cache is disabled.
                 (e.g. SPI Flash write)
 
+        config MCPWM_CTRL_FUNC_IN_IRAM
+            bool "Place MCPWM control functions into IRAM"
+            default n
+            help
+                Place MCPWM control functions (like set_compare_value) into IRAM,
+                so that these functions can be IRAM-safe and able to be called in the other IRAM interrupt context.
+                Enabling this option can improve driver performance as well.
+
         config MCPWM_SUPPRESS_DEPRECATE_WARN
             bool "Suppress leagcy driver deprecated warning"
             default n
diff --git a/components/driver/deprecated/driver/mcpwm_types_legacy.h b/components/driver/deprecated/driver/mcpwm_types_legacy.h
index 38f94dddfe..44fd55bd09 100644
--- a/components/driver/deprecated/driver/mcpwm_types_legacy.h
+++ b/components/driver/deprecated/driver/mcpwm_types_legacy.h
@@ -68,7 +68,9 @@ typedef struct {
  */
 typedef enum {
     MCPWM_UNIT_0,   /*!<MCPWM unit0 selected*/
+#if SOC_MCPWM_GROUPS > 1
     MCPWM_UNIT_1,   /*!<MCPWM unit1 selected*/
+#endif
     MCPWM_UNIT_MAX, /*!<Max number of MCPWM units*/
 } mcpwm_unit_t;
 
diff --git a/components/driver/deprecated/mcpwm_legacy.c b/components/driver/deprecated/mcpwm_legacy.c
index f2e52fa4b3..1d9577b8c0 100644
--- a/components/driver/deprecated/mcpwm_legacy.c
+++ b/components/driver/deprecated/mcpwm_legacy.c
@@ -8,7 +8,6 @@
 #include "sdkconfig.h"
 #include "freertos/FreeRTOS.h"
 #include "freertos/semphr.h"
-#include "freertos/xtensa_api.h"
 #include "freertos/task.h"
 #include "esp_log.h"
 #include "esp_err.h"
@@ -104,6 +103,7 @@ static mcpwm_context_t context[SOC_MCPWM_GROUPS] = {
         .mcpwm_intr_handle = NULL,
         .cap_isr_func = {[0 ... SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER - 1] = {NULL, NULL}},
     },
+#if SOC_MCPWM_GROUPS > 1
     [1] = {
         .hal = {MCPWM_LL_GET_HW(1)},
         .spinlock = portMUX_INITIALIZER_UNLOCKED,
@@ -116,6 +116,7 @@ static mcpwm_context_t context[SOC_MCPWM_GROUPS] = {
         .mcpwm_intr_handle = NULL,
         .cap_isr_func = {[0 ... SOC_MCPWM_CAPTURE_CHANNELS_PER_TIMER - 1] = {NULL, NULL}},
     }
+#endif
 };
 
 typedef void (*mcpwm_ll_gen_set_event_action_t)(mcpwm_dev_t *mcpwm, int op, int gen, int action);
diff --git a/components/driver/linker.lf b/components/driver/linker.lf
index 36e884f64d..46980ee0c6 100644
--- a/components/driver/linker.lf
+++ b/components/driver/linker.lf
@@ -17,3 +17,5 @@ entries:
         gpio: gpio_intr_disable (noflash)
     if SDM_CTRL_FUNC_IN_IRAM = y:
         sdm: sdm_channel_set_duty (noflash)
+    if MCPWM_CTRL_FUNC_IN_IRAM = y:
+        mcpwm_cmpr: mcpwm_comparator_set_compare_value (noflash)
diff --git a/components/driver/mcpwm/mcpwm_cap.c b/components/driver/mcpwm/mcpwm_cap.c
index 75bb74045f..ef6e3b2c2a 100644
--- a/components/driver/mcpwm/mcpwm_cap.c
+++ b/components/driver/mcpwm/mcpwm_cap.c
@@ -112,7 +112,7 @@ esp_err_t mcpwm_new_capture_timer(const mcpwm_capture_timer_config_t *config, mc
     cap_timer->spinlock = (portMUX_TYPE)portMUX_INITIALIZER_UNLOCKED;
     cap_timer->fsm = MCPWM_CAP_TIMER_FSM_INIT;
     *ret_cap_timer = cap_timer;
-    ESP_LOGD(TAG, "new capture timer at %p, in group (%d)", cap_timer, group_id);
+    ESP_LOGD(TAG, "new capture timer at %p, in group (%d), resolution %"PRIu32, cap_timer, group_id, cap_timer->resolution_hz);
     return ESP_OK;
 
 err:
diff --git a/components/driver/mcpwm/mcpwm_cmpr.c b/components/driver/mcpwm/mcpwm_cmpr.c
index f1e7969b3f..4c5b130ea5 100644
--- a/components/driver/mcpwm/mcpwm_cmpr.c
+++ b/components/driver/mcpwm/mcpwm_cmpr.c
@@ -124,12 +124,12 @@ esp_err_t mcpwm_del_comparator(mcpwm_cmpr_handle_t cmpr)
 
 esp_err_t mcpwm_comparator_set_compare_value(mcpwm_cmpr_handle_t cmpr, uint32_t cmp_ticks)
 {
-    ESP_RETURN_ON_FALSE(cmpr, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
+    ESP_RETURN_ON_FALSE_ISR(cmpr, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
     mcpwm_oper_t *oper = cmpr->oper;
     mcpwm_group_t *group = oper->group;
     mcpwm_timer_t *timer = oper->timer;
-    ESP_RETURN_ON_FALSE(timer, ESP_ERR_INVALID_STATE, TAG, "timer and operator are not connected");
-    ESP_RETURN_ON_FALSE(cmp_ticks < timer->peak_ticks, ESP_ERR_INVALID_ARG, TAG, "compare value out of range");
+    ESP_RETURN_ON_FALSE_ISR(timer, ESP_ERR_INVALID_STATE, TAG, "timer and operator are not connected");
+    ESP_RETURN_ON_FALSE_ISR(cmp_ticks < timer->peak_ticks, ESP_ERR_INVALID_ARG, TAG, "compare value out of range");
 
     portENTER_CRITICAL_SAFE(&cmpr->spinlock);
     mcpwm_ll_operator_set_compare_value(group->hal.dev, oper->oper_id, cmpr->cmpr_id, cmp_ticks);
@@ -181,6 +181,7 @@ static void IRAM_ATTR mcpwm_comparator_default_isr(void *args)
 {
     mcpwm_cmpr_t *cmpr = (mcpwm_cmpr_t *)args;
     mcpwm_oper_t *oper = cmpr->oper;
+    mcpwm_timer_t *timer = oper->timer;
     mcpwm_group_t *group = oper->group;
     mcpwm_hal_context_t *hal = &group->hal;
     int oper_id = oper->oper_id;
@@ -192,7 +193,7 @@ static void IRAM_ATTR mcpwm_comparator_default_isr(void *args)
 
     mcpwm_compare_event_data_t edata = {
         .compare_ticks = cmpr->compare_ticks,
-        // .direction = TODO
+        .direction = mcpwm_ll_timer_get_count_direction(hal->dev, timer->timer_id),
     };
 
     if (status & MCPWM_LL_EVENT_CMP_EQUAL(oper_id, cmpr_id)) {
diff --git a/components/driver/mcpwm/mcpwm_fault.c b/components/driver/mcpwm/mcpwm_fault.c
index 956288b745..0344d2e55d 100644
--- a/components/driver/mcpwm/mcpwm_fault.c
+++ b/components/driver/mcpwm/mcpwm_fault.c
@@ -274,7 +274,7 @@ static void IRAM_ATTR mcpwm_gpio_fault_default_isr(void *args)
     mcpwm_ll_intr_clear_status(hal->dev, status & MCPWM_LL_EVENT_FAULT_MASK(fault_id));
 
     mcpwm_fault_event_data_t edata = {
-        // TODO
+        // TBD
     };
 
     if (status & MCPWM_LL_EVENT_FAULT_ENTER(fault_id)) {
diff --git a/components/driver/mcpwm/mcpwm_private.h b/components/driver/mcpwm/mcpwm_private.h
index 7e39067dc9..912b0a9c92 100644
--- a/components/driver/mcpwm/mcpwm_private.h
+++ b/components/driver/mcpwm/mcpwm_private.h
@@ -22,7 +22,7 @@
 extern "C" {
 #endif
 
-#if CONFIG_MCPWM_ISR_IRAM_SAFE
+#if CONFIG_MCPWM_ISR_IRAM_SAFE || CONFIG_MCPWM_CTRL_FUNC_IN_IRAM
 #define MCPWM_MEM_ALLOC_CAPS      (MALLOC_CAP_INTERNAL | MALLOC_CAP_8BIT)
 #else
 #define MCPWM_MEM_ALLOC_CAPS      MALLOC_CAP_DEFAULT
diff --git a/components/driver/test_apps/mcpwm/main/test_mcpwm_iram.c b/components/driver/test_apps/mcpwm/main/test_mcpwm_iram.c
index 12227242ba..6cd422e5c3 100644
--- a/components/driver/test_apps/mcpwm/main/test_mcpwm_iram.c
+++ b/components/driver/test_apps/mcpwm/main/test_mcpwm_iram.c
@@ -12,8 +12,7 @@
 #include "unity_test_utils.h"
 #include "soc/soc_caps.h"
 #include "esp_private/esp_clk.h"
-#include "driver/mcpwm_cap.h"
-#include "driver/mcpwm_sync.h"
+#include "driver/mcpwm_prelude.h"
 #include "driver/gpio.h"
 #include "test_mcpwm_utils.h"
 
@@ -90,3 +89,88 @@ TEST_CASE("mcpwm_capture_iram_safe", "[mcpwm]")
     TEST_ESP_OK(mcpwm_capture_timer_disable(cap_timer));
     TEST_ESP_OK(mcpwm_del_capture_timer(cap_timer));
 }
+
+static bool IRAM_ATTR test_compare_on_reach(mcpwm_cmpr_handle_t cmpr, const mcpwm_compare_event_data_t *ev_data, void *user_data)
+{
+    uint32_t cmp_val = ev_data->compare_ticks;
+    cmp_val += 10;
+    // compare ticks can't exceed the timer's period ticks
+    if (cmp_val >= 50) {
+        cmp_val = 0;
+    }
+    mcpwm_comparator_set_compare_value(cmpr, cmp_val);
+    return false;
+}
+
+static void IRAM_ATTR test_delay_post_cache_disable(void *args)
+{
+    esp_rom_delay_us(1000);
+}
+
+TEST_CASE("mcpwm_comparator_iram_safe", "[mcpwm]")
+{
+    mcpwm_timer_handle_t timer;
+    mcpwm_oper_handle_t oper;
+    mcpwm_cmpr_handle_t comparator;
+    mcpwm_gen_handle_t gen;
+
+    mcpwm_timer_config_t timer_config = {
+        .group_id = 0,
+        .clk_src = MCPWM_TIMER_CLK_SRC_DEFAULT,
+        .resolution_hz = 1 * 1000 * 1000,
+        .period_ticks = 50, // 50us <-> 20KHz
+        .count_mode = MCPWM_TIMER_COUNT_MODE_UP,
+    };
+    mcpwm_operator_config_t operator_config = {
+        .group_id = 0,
+    };
+    mcpwm_comparator_config_t comparator_config = {
+        .flags.update_cmp_on_tep = true,
+        .flags.update_cmp_on_tez = true,
+    };
+    printf("install timer, operator and comparator\r\n");
+    TEST_ESP_OK(mcpwm_new_timer(&timer_config, &timer));
+    TEST_ESP_OK(mcpwm_new_operator(&operator_config, &oper));
+    TEST_ESP_OK(mcpwm_new_comparator(oper, &comparator_config, &comparator));
+
+    printf("connect MCPWM timer and operators\r\n");
+    TEST_ESP_OK(mcpwm_operator_connect_timer(oper, timer));
+    TEST_ESP_OK(mcpwm_comparator_set_compare_value(comparator, 10));
+
+    printf("install MCPWM generator\r\n");
+    mcpwm_generator_config_t gen_config = {
+        .gen_gpio_num = 0,
+    };
+    TEST_ESP_OK(mcpwm_new_generator(oper, &gen_config, &gen));
+
+    printf("set generator actions on timer and compare events\r\n");
+    TEST_ESP_OK(mcpwm_generator_set_actions_on_timer_event(gen,
+                MCPWM_GEN_TIMER_EVENT_ACTION(MCPWM_TIMER_DIRECTION_UP, MCPWM_TIMER_EVENT_EMPTY, MCPWM_GEN_ACTION_HIGH),
+                MCPWM_GEN_TIMER_EVENT_ACTION_END()));
+    TEST_ESP_OK(mcpwm_generator_set_actions_on_compare_event(gen,
+                MCPWM_GEN_COMPARE_EVENT_ACTION(MCPWM_TIMER_DIRECTION_UP, comparator, MCPWM_GEN_ACTION_LOW),
+                MCPWM_GEN_COMPARE_EVENT_ACTION_END()));
+
+    printf("register compare event callback\r\n");
+    mcpwm_comparator_event_callbacks_t cbs = {
+        .on_reach = test_compare_on_reach,
+    };
+    TEST_ESP_OK(mcpwm_comparator_register_event_callbacks(comparator, &cbs, NULL));
+
+    printf("start timer\r\n");
+    TEST_ESP_OK(mcpwm_timer_enable(timer));
+    TEST_ESP_OK(mcpwm_timer_start_stop(timer, MCPWM_TIMER_START_NO_STOP));
+
+    printf("disable flash cache and check the compare events are still in working\r\n");
+    for (int i = 0; i < 50; i++) {
+        unity_utils_run_cache_disable_stub(test_delay_post_cache_disable, NULL);
+    }
+
+    printf("uninstall timer, operator and comparator\r\n");
+    TEST_ESP_OK(mcpwm_timer_start_stop(timer, MCPWM_TIMER_STOP_EMPTY));
+    TEST_ESP_OK(mcpwm_timer_disable(timer));
+    TEST_ESP_OK(mcpwm_del_generator(gen));
+    TEST_ESP_OK(mcpwm_del_comparator(comparator));
+    TEST_ESP_OK(mcpwm_del_operator(oper));
+    TEST_ESP_OK(mcpwm_del_timer(timer));
+}
diff --git a/components/driver/test_apps/mcpwm/sdkconfig.ci.iram_safe b/components/driver/test_apps/mcpwm/sdkconfig.ci.iram_safe
index 9f7355c8cb..bf0d2b89c0 100644
--- a/components/driver/test_apps/mcpwm/sdkconfig.ci.iram_safe
+++ b/components/driver/test_apps/mcpwm/sdkconfig.ci.iram_safe
@@ -1,5 +1,6 @@
 CONFIG_COMPILER_DUMP_RTL_FILES=y
 CONFIG_MCPWM_ISR_IRAM_SAFE=y
+CONFIG_MCPWM_CTRL_FUNC_IN_IRAM=y
 CONFIG_GPIO_CTRL_FUNC_IN_IRAM=y
 CONFIG_COMPILER_OPTIMIZATION_NONE=y
 # silent the error check, as the error string are stored in rodata, causing RTL check failure
diff --git a/docs/en/api-reference/peripherals/mcpwm.rst b/docs/en/api-reference/peripherals/mcpwm.rst
index f33cdf94bf..44f84c4f40 100644
--- a/docs/en/api-reference/peripherals/mcpwm.rst
+++ b/docs/en/api-reference/peripherals/mcpwm.rst
@@ -861,19 +861,26 @@ There's a Kconfig option :ref:`CONFIG_MCPWM_ISR_IRAM_SAFE` that will:
 
 This will allow the interrupt to run while the cache is disabled but will come at the cost of increased IRAM consumption.
 
+There is another Kconfig option :ref:`CONFIG_MCPWM_CTRL_FUNC_IN_IRAM` that can put commonly used IO control functions into IRAM as well. So, these functions can also be executable when the cache is disabled. These IO control functions are as follows:
+
+- :cpp:func:`mcpwm_comparator_set_compare_value`
+
 Thread Safety
 ^^^^^^^^^^^^^
 
 The factory functions like :cpp:func:`mcpwm_new_timer` are guaranteed to be thread safe by the driver, which means, you can call it from different RTOS tasks without protection by extra locks.
 
-No functions are allowed to run within ISR environment.
+The following functions are allowed to run under ISR context, as the driver uses a critical section to prevent them being called concurrently in the task and ISR.
 
-Functions that are not related to `Resource Allocation <#resource-allocation-and-initialization>`__, are not thread safe. Thus, you should avoid calling them in different tasks without mutex protection.
+- :cpp:func:`mcpwm_comparator_set_compare_value`
+
+Other functions that are not related to `Resource Allocation <#resource-allocation-and-initialization>`__, are not thread safe. Thus, you should avoid calling them in different tasks without mutex protection.
 
 Kconfig Options
 ^^^^^^^^^^^^^^^
 
 - :ref:`CONFIG_MCPWM_ISR_IRAM_SAFE` controls whether the default ISR handler can work when cache is disabled, see `IRAM Safe <#iram-safe>`__ for more information.
+- :ref:`CONFIG_MCPWM_CTRL_FUNC_IN_IRAM` controls where to place the MCPWM control functions (IRAM or flash), see `IRAM Safe <#iram-safe>`__ for more information.
 - :ref:`CONFIG_MCPWM_ENABLE_DEBUG_LOG` is used to enabled the debug log output. Enable this option will increase the firmware binary size.
 
 Application Examples

From 567f5f963ca0012c3499e7ecacff2d14f7021112 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Martin=20Ga=C5=88o?= <martin.gano@espressif.com>
Date: Wed, 14 Sep 2022 12:26:25 +0200
Subject: [PATCH 529/665] fatfsgen.py: use lfn record when forbidden character
 detected in the file name

The file name is recorded as a LFN when it doesn't fit 8.3 pattern or if it contains characters prohibited in SFN
---
 components/fatfs/fatfs_utils/fs_object.py | 16 +++++++++++-----
 components/fatfs/fatfs_utils/utils.py     |  4 ++++
 2 files changed, 15 insertions(+), 5 deletions(-)

diff --git a/components/fatfs/fatfs_utils/fs_object.py b/components/fatfs/fatfs_utils/fs_object.py
index 00de17676c..836d988ee3 100644
--- a/components/fatfs/fatfs_utils/fs_object.py
+++ b/components/fatfs/fatfs_utils/fs_object.py
@@ -12,8 +12,9 @@ from .fatfs_state import FATFSState
 from .long_filename_utils import (build_lfn_full_name, build_lfn_unique_entry_name_order,
                                   get_required_lfn_entries_count, split_name_to_lfn_entries,
                                   split_name_to_lfn_entry_blocks)
-from .utils import (DATETIME, MAX_EXT_SIZE, MAX_NAME_SIZE, FATDefaults, build_lfn_short_entry_name, build_name,
-                    lfn_checksum, required_clusters_count, split_content_into_sectors, split_to_name_and_extension)
+from .utils import (DATETIME, INVALID_SFN_CHARS_PATTERN, MAX_EXT_SIZE, MAX_NAME_SIZE, FATDefaults,
+                    build_lfn_short_entry_name, build_name, lfn_checksum, required_clusters_count,
+                    split_content_into_sectors, split_to_name_and_extension)
 
 
 class File:
@@ -235,6 +236,13 @@ class Directory:
                                   time=time)
         return free_cluster, free_entry, target_dir
 
+    @staticmethod
+    def _is_valid_sfn(name: str, extension: str) -> bool:
+        if INVALID_SFN_CHARS_PATTERN.search(name) or INVALID_SFN_CHARS_PATTERN.search(name):
+            return False
+        ret: bool = len(name) <= MAX_NAME_SIZE and len(extension) <= MAX_EXT_SIZE
+        return ret
+
     def allocate_object(self,
                         name,
                         entity_type,
@@ -251,12 +259,10 @@ class Directory:
         target_dir: Directory = self if not path_from_root else self.recursive_search(path_from_root, self)
         free_entry: Entry = target_dir.find_free_entry() or target_dir.chain_directory()
 
-        name_fits_short_struct: bool = len(name) <= MAX_NAME_SIZE and len(extension) <= MAX_EXT_SIZE
-
         fatfs_date_ = (object_timestamp_.year, object_timestamp_.month, object_timestamp_.day)
         fatfs_time_ = (object_timestamp_.hour, object_timestamp_.minute, object_timestamp_.second)
 
-        if not self.fatfs_state.long_names_enabled or name_fits_short_struct:
+        if not self.fatfs_state.long_names_enabled or self._is_valid_sfn(name, extension):
             free_entry.allocate_entry(first_cluster_id=free_cluster.id,
                                       entity_name=name,
                                       entity_extension=extension,
diff --git a/components/fatfs/fatfs_utils/utils.py b/components/fatfs/fatfs_utils/utils.py
index 06beb6c752..839dedbfe0 100644
--- a/components/fatfs/fatfs_utils/utils.py
+++ b/components/fatfs/fatfs_utils/utils.py
@@ -4,12 +4,16 @@
 import argparse
 import binascii
 import os
+import re
 import uuid
 from datetime import datetime
 from typing import List, Optional, Tuple
 
 from construct import BitsInteger, BitStruct, Int16ul
 
+# the regex pattern defines symbols that are allowed by long file names but not by short file names
+INVALID_SFN_CHARS_PATTERN = re.compile(r'[.+,;=\[\]]')
+
 FAT12_MAX_CLUSTERS: int = 4085
 FAT16_MAX_CLUSTERS: int = 65525
 RESERVED_CLUSTERS_COUNT: int = 2

From 0d8487badb89698968652c0156d35cd68eaabc10 Mon Sep 17 00:00:00 2001
From: Tomas Borcin <tomas.borcin@espressif.com>
Date: Wed, 21 Sep 2022 17:29:52 +0200
Subject: [PATCH 530/665] Fix numbered list

---
 docs/en/api-reference/template.rst | 16 ++++++++--------
 1 file changed, 8 insertions(+), 8 deletions(-)

diff --git a/docs/en/api-reference/template.rst b/docs/en/api-reference/template.rst
index d4929f0af9..7eb70fac43 100644
--- a/docs/en/api-reference/template.rst
+++ b/docs/en/api-reference/template.rst
@@ -61,9 +61,9 @@ API Reference
 
     1. This repository provides for automatic update of API reference documentation using :doc:`code markup retrieved by Doxygen from header files <../contribute/documenting-code>`.
 
-    1. Update is done on each documentation build by invoking Sphinx extension :`esp_extensions/run_doxygen.py` for all header files listed in the ``INPUT`` statement of :idf_file:`docs/doxygen/Doxyfile`.
+    2. Update is done on each documentation build by invoking Sphinx extension :`esp_extensions/run_doxygen.py` for all header files listed in the ``INPUT`` statement of :idf_file:`docs/doxygen/Doxyfile`.
 
-    1. Each line of the ``INPUT`` statement  (other than a comment that begins with ``##``) contains a path to header file ``*.h`` that will be used to generate corresponding ``*.inc`` files::
+    3. Each line of the ``INPUT`` statement  (other than a comment that begins with ``##``) contains a path to header file ``*.h`` that will be used to generate corresponding ``*.inc`` files::
 
         ##
         ## Wi-Fi - API Reference
@@ -71,17 +71,17 @@ API Reference
         ../components/esp32/include/esp_wifi.h \
         ../components/esp32/include/esp_smartconfig.h \
 
-    1. When the headers are expanded, any macros defined by default in ``sdkconfig.h`` as well as any macros defined in SOC-specific ``include/soc/*_caps.h`` headers will be expanded. This allows the headers to include/exclude material based on the ``IDF_TARGET`` value.
+    4. When the headers are expanded, any macros defined by default in ``sdkconfig.h`` as well as any macros defined in SOC-specific ``include/soc/*_caps.h`` headers will be expanded. This allows the headers to include/exclude material based on the ``IDF_TARGET`` value.
 
-    1. The ``*.inc`` files contain formatted reference of API members generated automatically on each documentation build. All ``*.inc`` files are placed in Sphinx ``_build`` directory. To see directives generated for e.g. ``esp_wifi.h``, run ``python gen-dxd.py esp32/include/esp_wifi.h``.
+    5. The ``*.inc`` files contain formatted reference of API members generated automatically on each documentation build. All ``*.inc`` files are placed in Sphinx ``_build`` directory. To see directives generated for e.g. ``esp_wifi.h``, run ``python gen-dxd.py esp32/include/esp_wifi.h``.
 
-    1. To show contents of ``*.inc`` file in documentation, include it as follows::
+    6. To show contents of ``*.inc`` file in documentation, include it as follows::
 
        .. include-build-file:: inc/esp_wifi.inc
 
        For example see :idf_file:`docs/en/api-reference/network/esp_wifi.rst`
 
-    1. Optionally, rather that using ``*.inc`` files, you may want to describe API in you own way. See :idf_file:`docs/en/api-reference/storage/fatfs.rst` for example.
+    7. Optionally, rather that using ``*.inc`` files, you may want to describe API in you own way. See :idf_file:`docs/en/api-reference/storage/fatfs.rst` for example.
 
        Below is the list of common ``.. doxygen...::`` directives:
 
@@ -98,6 +98,6 @@ API Reference
 
        * :component_file:`path_to/header_file.h`
 
-    1. In any case, to generate API reference, the file :idf_file:`docs/doxygen/Doxyfile` should be updated with paths to ``*.h`` headers that are being documented.
+    8. In any case, to generate API reference, the file :idf_file:`docs/doxygen/Doxyfile` should be updated with paths to ``*.h`` headers that are being documented.
 
-    1. When changes are committed and documentation is build, check how this section has been rendered. :doc:`Correct annotations <../contribute/documenting-code>` in respective header files, if required.
+    9. When changes are committed and documentation is build, check how this section has been rendered. :doc:`Correct annotations <../contribute/documenting-code>` in respective header files, if required.

From a0bf87ee5dfd1e77bbc394f4cc4fe0088c01fe8e Mon Sep 17 00:00:00 2001
From: "Michael (XIAO Xufeng)" <xiaoxufeng@espressif.com>
Date: Mon, 12 Sep 2022 03:18:04 +0800
Subject: [PATCH 531/665] usb_serial_jtag: fixed the docs that we can use usj
 in sleep modes

Related to: https://github.com/espressif/esp-idf/issues/8507, https://github.com/espressif/esp-idf/issues/8884
---
 components/esp_hw_support/Kconfig             | 24 ++++++++++++++-----
 .../en/api-guides/usb-serial-jtag-console.rst | 14 ++++++++++-
 2 files changed, 31 insertions(+), 7 deletions(-)

diff --git a/components/esp_hw_support/Kconfig b/components/esp_hw_support/Kconfig
index 640a3cda96..65d4719f02 100644
--- a/components/esp_hw_support/Kconfig
+++ b/components/esp_hw_support/Kconfig
@@ -114,12 +114,24 @@ menu "Hardware Settings"
             depends on ESP_CONSOLE_USB_SERIAL_JTAG || ESP_CONSOLE_SECONDARY_USB_SERIAL_JTAG
             default y
             help
-                When the chip goes sleep or software reset, the clock source would change to XTAL
-                and switch off the BBPLL clock for saving power. However, this might make the
-                USB_SERIAL_JTAG down which depends on BBPLL as its unique clock source.
-                Therefore, this is used for keeping bbpll clock always on when USB_SERIAL_JTAG PORT is using.
-                If you want to use USB_SERIAL_JTAG under sw_reset case or sleep-wakeup case, you shoule select
-                this option. But be aware that this might increase the power consumption.
+                When software switches the CPU clock source from BBPLL clock to XTAL, usually the BBPLL will be
+                switched off. This helps to save some power consumption in sleep modes. However this may also happen
+                during the software reset, resulting in the inactive (disconnected from host) of the USB_SERIAL_JTAG
+                device during software reset.
+
+                When USB_SERIAL_JTAG is being used, whether to turn off the clock source during software reset and in
+                sleep modes is determined by RTC_CLOCK_BBPLL_POWER_ON_WITH_USB.
+
+                  - When RTC_CLOCK_BBPLL_POWER_ON_WITH_USB is enabled, the clock will be kept, so that the
+                    USB_SERIAL_JTAG will keep alive during software reset. The side-effect is the increasing of power
+                    consumption during sleep modes, even though USB_SERIAL_JTAG will not work in sleep modes.
+
+                  - When RTC_CLOCK_BBPLL_POWER_ON_WITH_USB is disabled, the clock will be turned off. USB_SERIAL_JTAG
+                    will be inactive during software reset and in sleep modes. This saves some power consumption in
+                    sleep modes.
+
+                When USB_SERIAL_JTAG is not being used, software will always turn off BBPLL regardless of
+                RTC_CLOCK_BBPLL_POWER_ON_WITH_USB is set or not.
     endmenu
 
     menu "Peripheral Control"
diff --git a/docs/en/api-guides/usb-serial-jtag-console.rst b/docs/en/api-guides/usb-serial-jtag-console.rst
index 650c56fa1a..6d64aa4547 100644
--- a/docs/en/api-guides/usb-serial-jtag-console.rst
+++ b/docs/en/api-guides/usb-serial-jtag-console.rst
@@ -63,4 +63,16 @@ There are several limitations to the USB console feature. These may or may not b
 
 3. The behavior between an actual USB-to-serial bridge chip and the USB Serial/JTAG Controller is slightly different if the ESP-IDF application does not listen for incoming bytes. An USB-to-serial bridge chip will just send the bytes to a (not listening) chip, while the USB Serial/JTAG Controller will block until the application reads the bytes. This can lead to a non-responsive looking terminal program.
 
-4. If the application enters light-sleep (including automatic light-sleep) or software reset, etc. The USB CDC device will still work on the system. But be aware that this might increase the power consumption, if you don't need USB CDC in sleep and want to keep low power consumption, please disable the menuconfig ``CONFIG_RTC_CLOCK_BBPLL_POWER_ON_WITH_USB``. Moreover, the power consumption will only increase when your USB CDC port is really in use (like data transaction), therefore, if your USB CDC just connects with power bank or battery, rather than something like computer, you don't need to care about the increasing power consumption mentioned above.
+4. The USB CDC device won't work in sleep modes as normal due to the lack of APB clock in sleep modes. This includes deep-sleep, light-sleep (automataic light-sleep as well).
+
+5. The power consumption in sleep modes will be higher if the USB CDC device is in use.
+
+   This is because we want to keep the USB CDC device alive during software reset by default.
+
+   However there is an issue that this might also increase the power consumption in sleep modes. This is because the software keeps a clock source on during the reset to keep the USB CDC device alive. As a side-effect, the clock is also kept on during sleep modes. There is one exception: the clock will only be kept on when your USB CDC port is really in use (like data transaction), therefore, if your USB CDC is connected to power bank or battery, etc., instead of a valid USB host (for example, a PC), the power consumption will not increase.
+
+   If you still want to keep low power consumption in sleep modes:
+
+    1. If you are not using the USB CDC port, you don't need to do anything. Software will detect if the CDC device is connected to a valid host before going to sleep, and keep the clocks only when the host is connected. Otherwise the clocks will be turned off as normal.
+
+    2. If you are using the USB CDC port, please disable the menuconfig option ``CONFIG_RTC_CLOCK_BBPLL_POWER_ON_WITH_USB``. The clock will be switched off as normal during software reset and in sleep modes. In these cases, the USB CDC device may be unplugged from the host.

From fd2846c95ee1b597eb11008884186abfa7e9a8f8 Mon Sep 17 00:00:00 2001
From: Alexey Lapshin <alexey.lapshin@espressif.com>
Date: Mon, 15 Aug 2022 18:47:24 +0400
Subject: [PATCH 532/665] tools: add esp-rom-elfs version '20220823'

---
 docs/en/api-guides/tools/idf-tools-notes.inc  |  5 ++
 .../api-guides/tools/idf-tools-notes.inc      |  5 ++
 tools/idf_tools.py                            | 89 ++++++++++---------
 tools/test_idf_tools/test_idf_tools.py        | 32 +++++--
 tools/tools.json                              | 34 +++++++
 tools/tools_schema.json                       |  4 +
 6 files changed, 123 insertions(+), 46 deletions(-)

diff --git a/docs/en/api-guides/tools/idf-tools-notes.inc b/docs/en/api-guides/tools/idf-tools-notes.inc
index 3f5fa241a0..4aee6e2d39 100644
--- a/docs/en/api-guides/tools/idf-tools-notes.inc
+++ b/docs/en/api-guides/tools/idf-tools-notes.inc
@@ -72,6 +72,11 @@ On Linux and macOS, it is recommended to install ninja using the OS-specific pac
 .. tool-dfu-util-notes
 
 
+---
+
+.. tool-esp-rom-elfs-notes
+
+
 ---
 
 .. tool-idf-python-notes
diff --git a/docs/zh_CN/api-guides/tools/idf-tools-notes.inc b/docs/zh_CN/api-guides/tools/idf-tools-notes.inc
index 6f03f311af..ec7bb478c0 100644
--- a/docs/zh_CN/api-guides/tools/idf-tools-notes.inc
+++ b/docs/zh_CN/api-guides/tools/idf-tools-notes.inc
@@ -74,6 +74,11 @@ On Linux and macOS, it is recommended to install ninja using the OS package mana
 .. tool-dfu-util-notes
 
 
+---
+
+.. tool-esp-rom-elfs-notes
+
+
 ---
 
 .. tool-idf-python-notes
diff --git a/tools/idf_tools.py b/tools/idf_tools.py
index 8e0dd745e2..18eb3c87d8 100755
--- a/tools/idf_tools.py
+++ b/tools/idf_tools.py
@@ -163,6 +163,9 @@ class Platforms:
         if platform_alias is None:
             return None
 
+        if platform_alias == 'any' and CURRENT_PLATFORM:
+            platform_alias = CURRENT_PLATFORM
+
         platform_name = Platforms.PLATFORM_FROM_NAME.get(platform_alias, None)
 
         # ARM platform may run on armhf hardware but having armel installed packages.
@@ -448,7 +451,7 @@ def rename_with_retry(path_from, path_to):  # type: (str, str) -> None
             time.sleep(0.5)
 
 
-def strip_container_dirs(path, levels):  # type: (str, int) -> None
+def do_strip_container_dirs(path, levels):  # type: (str, int) -> None
     assert levels > 0
     # move the original directory out of the way (add a .tmp suffix)
     tmp_path = path + '.tmp'
@@ -545,6 +548,7 @@ IDFToolOptions = namedtuple('IDFToolOptions', [
     'version_cmd',
     'version_regex',
     'version_regex_replace',
+    'is_executable',
     'export_paths',
     'export_vars',
     'install',
@@ -561,8 +565,8 @@ class IDFTool(object):
     INSTALL_NEVER = 'never'
 
     def __init__(self, name, description, install, info_url, license, version_cmd, version_regex, supported_targets, version_regex_replace=None,
-                 strip_container_dirs=0):
-        # type: (str, str, str, str, str, List[str], str, List[str], Optional[str], int) -> None
+                 strip_container_dirs=0, is_executable=True):
+        # type: (str, str, str, str, str, List[str], str, List[str], Optional[str], int, bool) -> None
         self.name = name
         self.description = description
         self.drop_versions()
@@ -570,11 +574,12 @@ class IDFTool(object):
         self.versions_installed = []  # type: List[str]
         if version_regex_replace is None:
             version_regex_replace = VERSION_REGEX_REPLACE_DEFAULT
-        self.options = IDFToolOptions(version_cmd, version_regex, version_regex_replace,
+        self.options = IDFToolOptions(version_cmd, version_regex, version_regex_replace, is_executable,
                                       [], OrderedDict(), install, info_url, license, strip_container_dirs, supported_targets)  # type: ignore
         self.platform_overrides = []  # type: List[Dict[str, str]]
         self._platform = CURRENT_PLATFORM
         self._update_current_options()
+        self.is_executable = is_executable
 
     def copy_for_platform(self, platform):  # type: (str) -> IDFTool
         result = copy.deepcopy(self)
@@ -621,7 +626,9 @@ class IDFTool(object):
             v_repl = re.sub(SUBST_TOOL_PATH_REGEX, replace_path, v)
             if v_repl != v:
                 v_repl = to_shell_specific_paths([v_repl])[0]
-            result[k] = v_repl
+            old_v = os.environ.get(k)
+            if old_v is None or old_v != v_repl:
+                result[k] = v_repl
         return result
 
     def check_version(self, extra_paths=None):  # type: (Optional[List[str]]) -> str
@@ -712,6 +719,9 @@ class IDFTool(object):
             if not os.path.exists(tool_path):
                 # version not installed
                 continue
+            if not self.is_executable:
+                self.versions_installed.append(version)
+                continue
             try:
                 ver_str = self.check_version(self.get_export_paths(version))
             except ToolNotFound:
@@ -777,7 +787,7 @@ class IDFTool(object):
         mkdir_p(dest_dir)
         unpack(archive_path, dest_dir)
         if self._current_options.strip_container_dirs:  # type: ignore
-            strip_container_dirs(dest_dir, self._current_options.strip_container_dirs)  # type: ignore
+            do_strip_container_dirs(dest_dir, self._current_options.strip_container_dirs)  # type: ignore
 
     @staticmethod
     def check_download_file(download_obj, local_path):  # type: (IDFToolDownload, str) -> bool
@@ -794,28 +804,29 @@ class IDFTool(object):
 
     @classmethod
     def from_json(cls, tool_dict):  # type: (Dict[str, Union[str, List[str], Dict[str, str]]]) -> IDFTool
-        # json.load will return 'str' types in Python 3 and 'unicode' in Python 2
-        expected_str_type = type(u'')
-
         # Validate json fields
         tool_name = tool_dict.get('name')  # type: ignore
-        if type(tool_name) is not expected_str_type:
+        if not isinstance(tool_name, str):
             raise RuntimeError('tool_name is not a string')
 
         description = tool_dict.get('description')  # type: ignore
-        if type(description) is not expected_str_type:
+        if not isinstance(description, str):
             raise RuntimeError('description is not a string')
 
+        is_executable = tool_dict.get('is_executable', True)  # type: ignore
+        if not isinstance(is_executable, bool):
+            raise RuntimeError('is_executable for tool %s is not a bool' % tool_name)
+
         version_cmd = tool_dict.get('version_cmd')
         if type(version_cmd) is not list:
             raise RuntimeError('version_cmd for tool %s is not a list of strings' % tool_name)
 
         version_regex = tool_dict.get('version_regex')
-        if type(version_regex) is not expected_str_type or not version_regex:
+        if not isinstance(version_regex, str) or (not version_regex and is_executable):
             raise RuntimeError('version_regex for tool %s is not a non-empty string' % tool_name)
 
         version_regex_replace = tool_dict.get('version_regex_replace')
-        if version_regex_replace and type(version_regex_replace) is not expected_str_type:
+        if version_regex_replace and not isinstance(version_regex_replace, str):
             raise RuntimeError('version_regex_replace for tool %s is not a string' % tool_name)
 
         export_paths = tool_dict.get('export_paths')
@@ -831,15 +842,15 @@ class IDFTool(object):
             raise RuntimeError('versions for tool %s is not an array' % tool_name)
 
         install = tool_dict.get('install', False)  # type: ignore
-        if type(install) is not expected_str_type:
+        if not isinstance(install, str):
             raise RuntimeError('install for tool %s is not a string' % tool_name)
 
         info_url = tool_dict.get('info_url', False)  # type: ignore
-        if type(info_url) is not expected_str_type:
+        if not isinstance(info_url, str):
             raise RuntimeError('info_url for tool %s is not a string' % tool_name)
 
         license = tool_dict.get('license', False)  # type: ignore
-        if type(license) is not expected_str_type:
+        if not isinstance(license, str):
             raise RuntimeError('license for tool %s is not a string' % tool_name)
 
         strip_container_dirs = tool_dict.get('strip_container_dirs', 0)
@@ -857,7 +868,7 @@ class IDFTool(object):
         # Create the object
         tool_obj = cls(tool_name, description, install, info_url, license,  # type: ignore
                        version_cmd, version_regex, supported_targets, version_regex_replace,  # type: ignore
-                       strip_container_dirs)  # type: ignore
+                       strip_container_dirs, is_executable)  # type: ignore
 
         for path in export_paths:  # type: ignore
             tool_obj.options.export_paths.append(path)  # type: ignore
@@ -871,7 +882,7 @@ class IDFTool(object):
                 raise RuntimeError('platforms for override %d of tool %s is not a list' % (index, tool_name))
 
             install = override.get('install')  # type: ignore
-            if install is not None and type(install) is not expected_str_type:
+            if install is not None and not isinstance(install, str):
                 raise RuntimeError('install for override %d of tool %s is not a string' % (index, tool_name))
 
             version_cmd = override.get('version_cmd')  # type: ignore
@@ -880,12 +891,12 @@ class IDFTool(object):
                                    (index, tool_name))
 
             version_regex = override.get('version_regex')  # type: ignore
-            if version_regex is not None and (type(version_regex) is not expected_str_type or not version_regex):
+            if version_regex is not None and (not isinstance(version_regex, str) or not version_regex):
                 raise RuntimeError('version_regex for override %d of tool %s is not a non-empty string' %
                                    (index, tool_name))
 
             version_regex_replace = override.get('version_regex_replace')  # type: ignore
-            if version_regex_replace is not None and type(version_regex_replace) is not expected_str_type:
+            if version_regex_replace is not None and not isinstance(version_regex_replace, str):
                 raise RuntimeError('version_regex_replace for override %d of tool %s is not a string' %
                                    (index, tool_name))
 
@@ -901,11 +912,11 @@ class IDFTool(object):
         recommended_versions = {}  # type: dict[str, list[str]]
         for version_dict in versions:  # type: ignore
             version = version_dict.get('name')  # type: ignore
-            if type(version) is not expected_str_type:
+            if not isinstance(version, str):
                 raise RuntimeError('version name for tool {} is not a string'.format(tool_name))
 
             version_status = version_dict.get('status')  # type: ignore
-            if type(version_status) is not expected_str_type and version_status not in IDFToolVersion.STATUS_VALUES:
+            if not isinstance(version_status, str) and version_status not in IDFToolVersion.STATUS_VALUES:
                 raise RuntimeError('tool {} version {} status is not one of {}', tool_name, version,
                                    IDFToolVersion.STATUS_VALUES)
 
@@ -972,6 +983,8 @@ class IDFTool(object):
             tool_json['platform_overrides'] = overrides_array
         if self.options.strip_container_dirs:
             tool_json['strip_container_dirs'] = self.options.strip_container_dirs
+        if self.options.is_executable is False:
+            tool_json['is_executable'] = self.options.is_executable
         return tool_json
 
 
@@ -1514,10 +1527,22 @@ def action_export(args):  # type: ignore
     all_tools_found = True
     export_vars = {}
     paths_to_export = []
+
+    self_restart_cmd = f'{sys.executable} {__file__}{(" --tools-json " + args.tools_json) if args.tools_json else ""}'
+    self_restart_cmd = to_shell_specific_paths([self_restart_cmd])[0]
+    prefer_system_hint = '' if IDF_TOOLS_EXPORT_CMD else f' To use it, run \'{self_restart_cmd} export --prefer-system\''
+    install_cmd = to_shell_specific_paths([IDF_TOOLS_INSTALL_CMD])[0] if IDF_TOOLS_INSTALL_CMD else self_restart_cmd + ' install'
+
     for name, tool in tools_info.items():
         if tool.get_install_type() == IDFTool.INSTALL_NEVER:
             continue
         tool.find_installed_versions()
+        version_to_use = tool.get_preferred_installed_version()
+
+        if not tool.is_executable and version_to_use:
+            tool_export_vars = tool.get_export_vars(version_to_use)
+            export_vars = {**export_vars, **tool_export_vars}
+            continue
 
         if tool.version_in_path:
             if tool.version_in_path not in tool.versions:
@@ -1541,20 +1566,6 @@ def action_export(args):  # type: ignore
                     warn('using a deprecated version of tool {} found in PATH: {}'.format(name, tool.version_in_path))
                 continue
 
-        self_restart_cmd = '{} {}{}'.format(sys.executable, __file__,
-                                            (' --tools-json ' + args.tools_json) if args.tools_json else '')
-        self_restart_cmd = to_shell_specific_paths([self_restart_cmd])[0]
-
-        if IDF_TOOLS_EXPORT_CMD:
-            prefer_system_hint = ''
-        else:
-            prefer_system_hint = ' To use it, run \'{} export --prefer-system\''.format(self_restart_cmd)
-
-        if IDF_TOOLS_INSTALL_CMD:
-            install_cmd = to_shell_specific_paths([IDF_TOOLS_INSTALL_CMD])[0]
-        else:
-            install_cmd = self_restart_cmd + ' install'
-
         if not tool.versions_installed:
             if tool.get_install_type() == IDFTool.INSTALL_ALWAYS:
                 all_tools_found = False
@@ -1573,15 +1584,11 @@ def action_export(args):  # type: ignore
             info('Not using an unsupported version of tool {} found in PATH: {}.'.format(
                  tool.name, tool.version_in_path) + prefer_system_hint, f=sys.stderr)
 
-        version_to_use = tool.get_preferred_installed_version()
         export_paths = tool.get_export_paths(version_to_use)
         if export_paths:
             paths_to_export += export_paths
         tool_export_vars = tool.get_export_vars(version_to_use)
-        for k, v in tool_export_vars.items():
-            old_v = os.environ.get(k)
-            if old_v is None or old_v != v:
-                export_vars[k] = v
+        export_vars = {**export_vars, **tool_export_vars}
 
     current_path = os.getenv('PATH')
     idf_python_env_path, idf_python_export_path, virtualenv_python, _ = get_python_env_path()
diff --git a/tools/test_idf_tools/test_idf_tools.py b/tools/test_idf_tools/test_idf_tools.py
index 5a9e5b165b..0dc00d973f 100755
--- a/tools/test_idf_tools/test_idf_tools.py
+++ b/tools/test_idf_tools/test_idf_tools.py
@@ -45,6 +45,7 @@ XTENSA_ESP32S2_ELF = 'xtensa-esp32s2-elf'
 XTENSA_ESP32S3_ELF = 'xtensa-esp32s3-elf'
 XTENSA_ESP_GDB = 'xtensa-esp-elf-gdb'
 RISCV_ESP_GDB = 'riscv32-esp-elf-gdb'
+ESP_ROM_ELFS = 'esp-rom-elfs'
 
 
 def get_version_dict():
@@ -70,6 +71,7 @@ XTENSA_ESP32S2_ELF_VERSION = version_dict[XTENSA_ESP32S2_ELF]
 XTENSA_ESP32S3_ELF_VERSION = version_dict[XTENSA_ESP32S3_ELF]
 XTENSA_ESP_GDB_VERSION = version_dict[XTENSA_ESP_GDB]
 RISCV_ESP_GDB_VERSION = version_dict[RISCV_ESP_GDB]
+ESP_ROM_ELFS_VERSION = version_dict[ESP_ROM_ELFS]
 
 
 class TestUsage(unittest.TestCase):
@@ -143,7 +145,7 @@ class TestUsage(unittest.TestCase):
         self.assertIn('* %s:' % XTENSA_ESP32S3_ELF, output)
         self.assertIn('- %s (recommended)' % XTENSA_ESP32S3_ELF_VERSION, output)
 
-        required_tools_installed = 8
+        required_tools_installed = 9
         output = self.run_idf_tools_with_action(['install'])
         self.assert_tool_installed(output, OPENOCD, OPENOCD_VERSION)
         self.assert_tool_installed(output, RISCV_ELF, RISCV_ELF_VERSION)
@@ -153,6 +155,7 @@ class TestUsage(unittest.TestCase):
         self.assert_tool_installed(output, ESP32ULP, ESP32ULP_VERSION)
         self.assert_tool_installed(output, XTENSA_ESP_GDB, XTENSA_ESP_GDB_VERSION)
         self.assert_tool_installed(output, RISCV_ESP_GDB, RISCV_ESP_GDB_VERSION)
+        self.assert_tool_installed(output, ESP_ROM_ELFS, ESP_ROM_ELFS_VERSION)
         self.assertIn('Destination: {}'.format(os.path.join(self.temp_tools_dir, 'dist')), output)
         self.assertEqual(required_tools_installed, output.count('Done'))
 
@@ -165,6 +168,7 @@ class TestUsage(unittest.TestCase):
         self.assertIn('version installed in tools directory: ' + XTENSA_ESP32S3_ELF_VERSION, output)
         self.assertIn('version installed in tools directory: ' + XTENSA_ESP_GDB_VERSION, output)
         self.assertIn('version installed in tools directory: ' + RISCV_ESP_GDB_VERSION, output)
+        self.assertIn('version installed in tools directory: ' + ESP_ROM_ELFS_VERSION, output)
 
         output = self.run_idf_tools_with_action(['export'])
         self.assertIn('%s/tools/esp32ulp-elf/%s/esp32ulp-elf/bin' %
@@ -183,9 +187,11 @@ class TestUsage(unittest.TestCase):
                       (self.temp_tools_dir, XTENSA_ESP_GDB_VERSION), output)
         self.assertIn('%s/tools/riscv32-esp-elf-gdb/%s/riscv32-esp-elf-gdb/bin' %
                       (self.temp_tools_dir, RISCV_ESP_GDB_VERSION), output)
+        self.assertIn('%s/tools/esp-rom-elfs/%s/' %
+                      (self.temp_tools_dir, ESP_ROM_ELFS_VERSION), output)
 
     def test_tools_for_esp32(self):
-        required_tools_installed = 4
+        required_tools_installed = 5
         output = self.run_idf_tools_with_action(['install', '--targets=esp32'])
         self.assert_tool_installed(output, XTENSA_ESP32_ELF, XTENSA_ESP32_ELF_VERSION)
         self.assert_tool_installed(output, OPENOCD, OPENOCD_VERSION)
@@ -195,6 +201,7 @@ class TestUsage(unittest.TestCase):
         self.assert_tool_not_installed(output, XTENSA_ESP32S2_ELF, XTENSA_ESP32S2_ELF_VERSION)
         self.assert_tool_not_installed(output, XTENSA_ESP32S3_ELF, XTENSA_ESP32S3_ELF_VERSION)
         self.assert_tool_not_installed(output, RISCV_ESP_GDB, RISCV_ESP_GDB_VERSION)
+        self.assert_tool_installed(output, ESP_ROM_ELFS, ESP_ROM_ELFS_VERSION)
         self.assertIn('Destination: {}'.format(os.path.join(self.temp_tools_dir, 'dist')), output)
         self.assertEqual(required_tools_installed, output.count('Done'))
 
@@ -203,6 +210,7 @@ class TestUsage(unittest.TestCase):
         self.assertIn('version installed in tools directory: ' + XTENSA_ESP32_ELF_VERSION, output)
         self.assertIn('version installed in tools directory: ' + OPENOCD_VERSION, output)
         self.assertIn('version installed in tools directory: ' + XTENSA_ESP_GDB_VERSION, output)
+        self.assertIn('version installed in tools directory: ' + ESP_ROM_ELFS_VERSION, output)
 
         output = self.run_idf_tools_with_action(['export'])
         self.assertIn('%s/tools/esp32ulp-elf/%s/esp32ulp-elf/bin' %
@@ -221,9 +229,11 @@ class TestUsage(unittest.TestCase):
                          (self.temp_tools_dir, XTENSA_ESP32S3_ELF_VERSION), output)
         self.assertNotIn('%s/tools/riscv32-esp-elf-gdb/%s/riscv32-esp-elf-gdb/bin' %
                          (self.temp_tools_dir, RISCV_ESP_GDB_VERSION), output)
+        self.assertIn('%s/tools/esp-rom-elfs/%s/' %
+                      (self.temp_tools_dir, ESP_ROM_ELFS_VERSION), output)
 
     def test_tools_for_esp32c3(self):
-        required_tools_installed = 3
+        required_tools_installed = 4
         output = self.run_idf_tools_with_action(['install', '--targets=esp32c3'])
         self.assert_tool_installed(output, OPENOCD, OPENOCD_VERSION)
         self.assert_tool_installed(output, RISCV_ELF, RISCV_ELF_VERSION)
@@ -233,6 +243,7 @@ class TestUsage(unittest.TestCase):
         self.assert_tool_not_installed(output, XTENSA_ESP32S3_ELF, XTENSA_ESP32S3_ELF_VERSION)
         self.assert_tool_not_installed(output, ESP32ULP, ESP32ULP_VERSION)
         self.assert_tool_not_installed(output, XTENSA_ESP_GDB_VERSION, XTENSA_ESP_GDB_VERSION)
+        self.assert_tool_installed(output, ESP_ROM_ELFS, ESP_ROM_ELFS_VERSION)
         self.assertIn('Destination: {}'.format(os.path.join(self.temp_tools_dir, 'dist')), output)
         self.assertEqual(required_tools_installed, output.count('Done'))
 
@@ -240,6 +251,7 @@ class TestUsage(unittest.TestCase):
         self.assertIn('version installed in tools directory: ' + OPENOCD_VERSION, output)
         self.assertIn('version installed in tools directory: ' + RISCV_ELF_VERSION, output)
         self.assertIn('version installed in tools directory: ' + RISCV_ESP_GDB_VERSION, output)
+        self.assertIn('version installed in tools directory: ' + ESP_ROM_ELFS_VERSION, output)
 
         output = self.run_idf_tools_with_action(['export'])
         self.assertIn('%s/tools/openocd-esp32/%s/openocd-esp32/bin' %
@@ -256,15 +268,18 @@ class TestUsage(unittest.TestCase):
                          (self.temp_tools_dir, XTENSA_ESP32S3_ELF_VERSION), output)
         self.assertNotIn('%s/tools/xtensa-esp-elf-gdb/%s/xtensa-esp-elf-gdb/bin' %
                          (self.temp_tools_dir, XTENSA_ESP_GDB_VERSION), output)
+        self.assertIn('%s/tools/esp-rom-elfs/%s/' %
+                      (self.temp_tools_dir, ESP_ROM_ELFS_VERSION), output)
 
     def test_tools_for_esp32s2(self):
-        required_tools_installed = 5
+        required_tools_installed = 6
         output = self.run_idf_tools_with_action(['install', '--targets=esp32s2'])
         self.assert_tool_installed(output, XTENSA_ESP32S2_ELF, XTENSA_ESP32S2_ELF_VERSION)
         self.assert_tool_installed(output, OPENOCD, OPENOCD_VERSION)
         self.assert_tool_installed(output, RISCV_ELF, RISCV_ELF_VERSION)
         self.assert_tool_installed(output, ESP32ULP, ESP32ULP_VERSION)
         self.assert_tool_installed(output, XTENSA_ESP_GDB, XTENSA_ESP_GDB_VERSION)
+        self.assert_tool_installed(output, ESP_ROM_ELFS, ESP_ROM_ELFS_VERSION)
         self.assert_tool_not_installed(output, RISCV_ESP_GDB, RISCV_ESP_GDB_VERSION)
         self.assert_tool_not_installed(output, XTENSA_ESP32_ELF, XTENSA_ESP32_ELF_VERSION)
         self.assert_tool_not_installed(output, XTENSA_ESP32S3_ELF, XTENSA_ESP32S3_ELF_VERSION)
@@ -275,6 +290,7 @@ class TestUsage(unittest.TestCase):
         self.assertIn('version installed in tools directory: ' + OPENOCD_VERSION, output)
         self.assertIn('version installed in tools directory: ' + XTENSA_ESP32S2_ELF_VERSION, output)
         self.assertIn('version installed in tools directory: ' + XTENSA_ESP_GDB_VERSION, output)
+        self.assertIn('version installed in tools directory: ' + ESP_ROM_ELFS_VERSION, output)
 
         output = self.run_idf_tools_with_action(['export'])
         self.assertIn('%s/tools/xtensa-esp32s2-elf/%s/xtensa-esp32s2-elf/bin' %
@@ -293,15 +309,18 @@ class TestUsage(unittest.TestCase):
                       (self.temp_tools_dir, XTENSA_ESP_GDB_VERSION), output)
         self.assertNotIn('%s/tools/riscv32-esp-elf-gdb/%s/riscv32-esp-elf-gdb/bin' %
                          (self.temp_tools_dir, RISCV_ESP_GDB_VERSION), output)
+        self.assertIn('%s/tools/esp-rom-elfs/%s/' %
+                      (self.temp_tools_dir, ESP_ROM_ELFS_VERSION), output)
 
     def test_tools_for_esp32s3(self):
-        required_tools_installed = 5
+        required_tools_installed = 6
         output = self.run_idf_tools_with_action(['install', '--targets=esp32s3'])
         self.assert_tool_installed(output, XTENSA_ESP32S3_ELF, XTENSA_ESP32S3_ELF_VERSION)
         self.assert_tool_installed(output, OPENOCD, OPENOCD_VERSION)
         self.assert_tool_installed(output, RISCV_ELF, RISCV_ELF_VERSION)
         self.assert_tool_installed(output, ESP32ULP, ESP32ULP_VERSION)
         self.assert_tool_installed(output, XTENSA_ESP_GDB, XTENSA_ESP_GDB_VERSION)
+        self.assert_tool_installed(output, ESP_ROM_ELFS, ESP_ROM_ELFS_VERSION)
         self.assert_tool_not_installed(output, RISCV_ESP_GDB, RISCV_ESP_GDB_VERSION)
         self.assert_tool_not_installed(output, XTENSA_ESP32_ELF, XTENSA_ESP32_ELF_VERSION)
         self.assert_tool_not_installed(output, XTENSA_ESP32S2_ELF, XTENSA_ESP32S2_ELF_VERSION)
@@ -313,6 +332,7 @@ class TestUsage(unittest.TestCase):
         self.assertIn('version installed in tools directory: ' + XTENSA_ESP32S3_ELF_VERSION, output)
         self.assertIn('version installed in tools directory: ' + XTENSA_ESP_GDB_VERSION, output)
         self.assertIn('version installed in tools directory: ' + RISCV_ESP_GDB_VERSION, output)
+        self.assertIn('version installed in tools directory: ' + ESP_ROM_ELFS_VERSION, output)
 
         output = self.run_idf_tools_with_action(['export'])
         self.assertIn('%s/tools/openocd-esp32/%s/openocd-esp32/bin' %
@@ -331,6 +351,8 @@ class TestUsage(unittest.TestCase):
                       (self.temp_tools_dir, XTENSA_ESP_GDB_VERSION), output)
         self.assertNotIn('%s/tools/riscv32-esp-elf-gdb/%s/riscv32-esp-elf-gdb/bin' %
                          (self.temp_tools_dir, RISCV_ESP_GDB_VERSION), output)
+        self.assertIn('%s/tools/esp-rom-elfs/%s/' %
+                      (self.temp_tools_dir, ESP_ROM_ELFS_VERSION), output)
 
     def test_uninstall_option(self):
         self.run_idf_tools_with_action(['install', '--targets=esp32,esp32c3'])
diff --git a/tools/tools.json b/tools/tools.json
index 4f5ec16ad8..726336314c 100644
--- a/tools/tools.json
+++ b/tools/tools.json
@@ -950,6 +950,40 @@
           }
         }
       ]
+    },
+    {
+      "description": "ESP ROM ELFs",
+      "export_paths": [
+        [
+          ""
+        ]
+      ],
+      "export_vars": {
+        "ESP_ROM_ELF_DIR": "${TOOL_PATH}/"
+      },
+      "info_url": "https://github.com/espressif/esp-rom-elfs",
+      "install": "always",
+      "is_executable": false,
+      "license": "Apache-2.0",
+      "name": "esp-rom-elfs",
+      "supported_targets": [
+        "all"
+      ],
+      "version_cmd": [
+        ""
+      ],
+      "version_regex": "",
+      "versions": [
+        {
+          "any": {
+            "sha256": "add4bedbdd950c8409ff45bbf5610316e7d14c4635ea6906f057f2183ab3e3e9",
+            "size": 2454730,
+            "url": "https://github.com/espressif/esp-rom-elfs/releases/download/20220823/esp-rom-elfs-20220823.tar.gz"
+          },
+          "name": "20220823",
+          "status": "recommended"
+        }
+      ]
     }
   ],
   "version": 1
diff --git a/tools/tools_schema.json b/tools/tools_schema.json
index f09044d622..51775970f6 100644
--- a/tools/tools_schema.json
+++ b/tools/tools_schema.json
@@ -47,6 +47,10 @@
           "$ref": "#/definitions/installRequirementInfo",
           "description": "If 'always', the tool will be installed by default. If 'on_request', tool will be installed when specifically requested. If 'never', tool will not be considered for installation."
         },
+        "is_executable": {
+          "description": "If false - tool does not contain executables. The version will not be checked but export_vars applied.",
+          "type": "boolean"
+        },
         "license": {
           "description": "License name. Use SPDX license identifier if it exists, short name of the license otherwise.",
           "type": "string"

From 29655fe22a0a9ba31d948933e52e804b4b039a7c Mon Sep 17 00:00:00 2001
From: Alexey Lapshin <alexey.lapshin@espressif.com>
Date: Sat, 20 Aug 2022 13:36:14 +0400
Subject: [PATCH 533/665] tools: fixed elf symbols load if gdbinit specified

ROM and bootloader symbols add to use in GDB (via 'idf.py gdb')
---
 components/bootloader/project_include.cmake |   3 +-
 tools/cmake/project_description.json.in     |   1 +
 tools/idf_py_actions/debug_ext.py           | 180 ++++++++++++++++----
 tools/idf_py_actions/roms.json              |  47 +++++
 tools/idf_py_actions/roms_schema.json       |  29 ++++
 tools/test_idf_py/test_idf_py.py            |  47 ++++-
 6 files changed, 276 insertions(+), 31 deletions(-)
 create mode 100644 tools/idf_py_actions/roms.json
 create mode 100644 tools/idf_py_actions/roms_schema.json

diff --git a/components/bootloader/project_include.cmake b/components/bootloader/project_include.cmake
index 5dcb18cd48..2f3b3eb8a8 100644
--- a/components/bootloader/project_include.cmake
+++ b/components/bootloader/project_include.cmake
@@ -11,8 +11,9 @@ endif()
 #
 idf_build_get_property(build_dir BUILD_DIR)
 set(BOOTLOADER_BUILD_DIR "${build_dir}/bootloader")
+set(BOOTLOADER_ELF_FILE "${BOOTLOADER_BUILD_DIR}/bootloader.elf")
 set(bootloader_binary_files
-    "${BOOTLOADER_BUILD_DIR}/bootloader.elf"
+    "${BOOTLOADER_ELF_FILE}"
     "${BOOTLOADER_BUILD_DIR}/bootloader.bin"
     "${BOOTLOADER_BUILD_DIR}/bootloader.map"
     )
diff --git a/tools/cmake/project_description.json.in b/tools/cmake/project_description.json.in
index 2145d0fa5f..8ed6c197ce 100644
--- a/tools/cmake/project_description.json.in
+++ b/tools/cmake/project_description.json.in
@@ -4,6 +4,7 @@
     "build_dir":          "${BUILD_DIR}",
     "config_file":        "${SDKCONFIG}",
     "config_defaults":    "${SDKCONFIG_DEFAULTS}",
+    "bootloader_elf":     "${BOOTLOADER_ELF_FILE}",
     "app_elf":            "${PROJECT_EXECUTABLE}",
     "app_bin":            "${PROJECT_BIN}",
     "git_revision":       "${IDF_VER}",
diff --git a/tools/idf_py_actions/debug_ext.py b/tools/idf_py_actions/debug_ext.py
index 53bdfb3d36..734b19fa16 100644
--- a/tools/idf_py_actions/debug_ext.py
+++ b/tools/idf_py_actions/debug_ext.py
@@ -4,10 +4,12 @@ import json
 import os
 import re
 import shlex
+import shutil
 import subprocess
 import sys
 import threading
 import time
+from textwrap import indent
 from threading import Thread
 from typing import Any, Dict, List, Optional
 
@@ -16,6 +18,45 @@ from idf_py_actions.errors import FatalError
 from idf_py_actions.tools import PropertyDict, ensure_build_directory
 
 PYTHON = sys.executable
+ESP_ROM_INFO_FILE = 'roms.json'
+GDBINIT_PYTHON_TEMPLATE = '''
+# Add Python GDB extensions
+python
+import sys
+sys.path = {sys_path}
+import freertos_gdb
+end
+'''
+GDBINIT_PYTHON_NOT_SUPPORTED = '''
+# Python scripting is not supported in this copy of GDB.
+# Please make sure that your Python distribution contains Python shared library.
+'''
+GDBINIT_BOOTLOADER_ADD_SYMBOLS = '''
+# Load bootloader symbols
+set confirm off
+  add-symbol-file {boot_elf}
+set confirm on
+'''
+GDBINIT_BOOTLOADER_NOT_FOUND = '''
+# Bootloader elf was not found
+'''
+GDBINIT_APP_ADD_SYMBOLS = '''
+# Load application file
+file {app_elf}
+'''
+GDBINIT_CONNECT = '''
+# Connect to the default openocd-esp port and break on app_main()
+target remote :3333
+monitor reset halt
+flushregs
+thbreak app_main
+continue
+'''
+GDBINIT_MAIN = '''
+source {py_extensions}
+source {symbols}
+source {connect}
+'''
 
 
 def action_extensions(base_actions: Dict, project_path: str) -> Dict:
@@ -91,22 +132,111 @@ def action_extensions(base_actions: Dict, project_path: str) -> Dict:
         # execute simple python command to check is it supported
         return subprocess.run([gdb, '--batch-silent', '--ex', 'python import os'], stderr=subprocess.DEVNULL).returncode == 0
 
-    def create_local_gdbinit(gdb: str, gdbinit: str, elf_file: str) -> None:
-        with open(gdbinit, 'w') as f:
+    def get_normalized_path(path: str) -> str:
+        if os.name == 'nt':
+            return os.path.normpath(path).replace('\\','\\\\')
+        return path
+
+    def get_rom_if_condition_str(date_addr: int, date_str: str) -> str:
+        r = []
+        for i in range(0, len(date_str), 4):
+            value = hex(int.from_bytes(bytes(date_str[i:i + 4], 'utf-8'), 'little'))
+            r.append(f'(*(int*) {hex(date_addr + i)}) == {value}')
+        return 'if ' + ' && '.join(r)
+
+    def generate_gdbinit_rom_add_symbols(target: str) -> str:
+        base_ident = '  '
+        rom_elfs_dir = os.getenv('ESP_ROM_ELF_DIR')
+        if not rom_elfs_dir:
+            raise FatalError('ESP_ROM_ELF_DIR environment variable is not defined. Please try to run IDF "install" and "export" scripts.')
+        with open(os.path.join(os.path.dirname(os.path.realpath(__file__)), ESP_ROM_INFO_FILE), 'r') as f:
+            roms = json.load(f)
+            if target not in roms:
+                msg_body = f'Target "{target}" was not found in "{ESP_ROM_INFO_FILE}". Please check IDF integrity.'
+                if os.getenv('ESP_IDF_GDB_TESTING'):
+                    raise FatalError(msg_body)
+                print(f'Warning: {msg_body}')
+                return f'# {msg_body}'
+            r = ['', f'# Load {target} ROM ELF symbols']
+            is_one_revision = len(roms[target]) == 1
+            if not is_one_revision:
+                r.append('define target hookpost-remote')
+            r.append('set confirm off')
+            # Workaround for reading ROM data on xtensa chips
+            # This should be deleted after the new openocd-esp release (newer than v0.11.0-esp32-20220706)
+            xtensa_chips = ['esp32', 'esp32s2', 'esp32s3']
+            if target in xtensa_chips:
+                r.append('monitor xtensa set_permissive 1')
+            # Since GDB does not have 'else if' statement than we use nested 'if..else' instead.
+            for i, k in enumerate(roms[target], 1):
+                indent_str = base_ident * i
+                rom_file = get_normalized_path(os.path.join(rom_elfs_dir, f'{target}_rev{k["rev"]}_rom.elf'))
+                build_date_addr = int(k['build_date_str_addr'], base=16)
+                r.append(indent(f'# if $_streq((char *) {hex(build_date_addr)}, "{k["build_date_str"]}")', indent_str))
+                r.append(indent(get_rom_if_condition_str(build_date_addr, k['build_date_str']), indent_str))
+                r.append(indent(f'add-symbol-file {rom_file}', indent_str + base_ident))
+                r.append(indent('else', indent_str))
+                if i == len(roms[target]):
+                    # In case no one known ROM ELF fits - print error and exit with error code 1
+                    indent_str += base_ident
+                    msg_body = f'unknown {target} ROM revision.'
+                    if os.getenv('ESP_IDF_GDB_TESTING'):
+                        r.append(indent(f'echo Error: {msg_body}\\n', indent_str))
+                        r.append(indent('quit 1', indent_str))
+                    else:
+                        r.append(indent(f'echo Warning: {msg_body}\\n', indent_str))
+            # Close 'else' operators
+            for i in range(len(roms[target]), 0, -1):
+                r.append(indent('end', base_ident * i))
+            if target in xtensa_chips:
+                r.append('monitor xtensa set_permissive 0')
+            r.append('set confirm on')
+            if not is_one_revision:
+                r.append('end')
+            r.append('')
+            return os.linesep.join(r)
+        raise FatalError(f'{ESP_ROM_INFO_FILE} file not found. Please check IDF integrity.')
+
+    def generate_gdbinit_files(gdb: str, gdbinit: Optional[str], project_desc: Dict[str, Any]) -> None:
+        app_elf = get_normalized_path(os.path.join(project_desc['build_dir'], project_desc['app_elf']))
+        if not os.path.exists(app_elf):
+            raise FatalError('ELF file not found. You need to build & flash the project before running debug targets')
+
+        # Recreate empty 'gdbinit' directory
+        gdbinit_dir = os.path.join(project_desc['build_dir'], 'gdbinit')
+        if os.path.isfile(gdbinit_dir):
+            os.remove(gdbinit_dir)
+        elif os.path.isdir(gdbinit_dir):
+            shutil.rmtree(gdbinit_dir)
+        os.mkdir(gdbinit_dir)
+
+        # Prepare gdbinit for Python GDB extensions import
+        py_extensions = os.path.join(gdbinit_dir, 'py_extensions')
+        with open(py_extensions, 'w') as f:
             if is_gdb_with_python(gdb):
-                f.write('python\n')
-                f.write('import sys\n')
-                f.write(f'sys.path = {sys.path}\n')
-                f.write('import freertos_gdb\n')
-                f.write('end\n')
-            if os.name == 'nt':
-                elf_file = elf_file.replace('\\','\\\\')
-            f.write('file {}\n'.format(elf_file))
-            f.write('target remote :3333\n')
-            f.write('mon reset halt\n')
-            f.write('flushregs\n')
-            f.write('thb app_main\n')
-            f.write('c\n')
+                f.write(GDBINIT_PYTHON_TEMPLATE.format(sys_path=sys.path))
+            else:
+                f.write(GDBINIT_PYTHON_NOT_SUPPORTED)
+
+        # Prepare gdbinit for related ELFs symbols load
+        symbols = os.path.join(gdbinit_dir, 'symbols')
+        with open(symbols, 'w') as f:
+            boot_elf = get_normalized_path(project_desc['bootloader_elf']) if 'bootloader_elf' in project_desc else None
+            if boot_elf and os.path.exists(boot_elf):
+                f.write(GDBINIT_BOOTLOADER_ADD_SYMBOLS.format(boot_elf=boot_elf))
+            else:
+                f.write(GDBINIT_BOOTLOADER_NOT_FOUND)
+            f.write(generate_gdbinit_rom_add_symbols(project_desc['target']))
+            f.write(GDBINIT_APP_ADD_SYMBOLS.format(app_elf=app_elf))
+
+        # Generate the gdbinit for target connect if no custom gdbinit is present
+        if not gdbinit:
+            gdbinit = os.path.join(gdbinit_dir, 'connect')
+            with open(gdbinit, 'w') as f:
+                f.write(GDBINIT_CONNECT)
+
+        with open(os.path.join(gdbinit_dir, 'gdbinit'), 'w') as f:
+            f.write(GDBINIT_MAIN.format(py_extensions=py_extensions, symbols=symbols, connect=gdbinit))
 
     def debug_cleanup() -> None:
         print('cleaning up debug targets')
@@ -191,7 +321,8 @@ def action_extensions(base_actions: Dict, project_path: str) -> Dict:
         processes['openocd_outfile_name'] = openocd_out_name
         print('OpenOCD started as a background task {}'.format(process.pid))
 
-    def get_gdb_args(gdbinit: str, project_desc: Dict[str, Any]) -> List:
+    def get_gdb_args(project_desc: Dict[str, Any]) -> List:
+        gdbinit = os.path.join(project_desc['build_dir'], 'gdbinit', 'gdbinit')
         args = ['-x={}'.format(gdbinit)]
         debug_prefix_gdbinit = project_desc.get('debug_prefix_map_gdbinit')
         if debug_prefix_gdbinit:
@@ -205,16 +336,14 @@ def action_extensions(base_actions: Dict, project_path: str) -> Dict:
         project_desc = get_project_desc(args, ctx)
         local_dir = project_desc['build_dir']
         gdb = project_desc['monitor_toolprefix'] + 'gdb'
-        if gdbinit is None:
-            gdbinit = os.path.join(local_dir, 'gdbinit')
-            create_local_gdbinit(gdb, gdbinit, os.path.join(args.build_dir, project_desc['app_elf']))
+        generate_gdbinit_files(gdb, gdbinit, project_desc)
 
         # this is a workaround for gdbgui
         # gdbgui is using shlex.split for the --gdb-args option. When the input is:
         # - '"-x=foo -x=bar"', would return ['foo bar']
         # - '-x=foo', would return ['-x', 'foo'] and mess up the former option '--gdb-args'
         # so for one item, use extra double quotes. for more items, use no extra double quotes.
-        gdb_args_list = get_gdb_args(gdbinit, project_desc)
+        gdb_args_list = get_gdb_args(project_desc)
         gdb_args = '"{}"'.format(' '.join(gdb_args_list)) if len(gdb_args_list) == 1 else ' '.join(gdb_args_list)
         args = ['gdbgui', '-g', gdb, '--gdb-args', gdb_args]
         print(args)
@@ -286,16 +415,9 @@ def action_extensions(base_actions: Dict, project_path: str) -> Dict:
         watch_openocd.start()
         processes['threads_to_join'].append(watch_openocd)
         project_desc = get_project_desc(args, ctx)
-
-        elf_file = os.path.join(args.build_dir, project_desc['app_elf'])
-        if not os.path.exists(elf_file):
-            raise FatalError('ELF file not found. You need to build & flash the project before running debug targets', ctx)
         gdb = project_desc['monitor_toolprefix'] + 'gdb'
-        local_dir = project_desc['build_dir']
-        if gdbinit is None:
-            gdbinit = os.path.join(local_dir, 'gdbinit')
-            create_local_gdbinit(gdb, gdbinit, elf_file)
-        args = [gdb, *get_gdb_args(gdbinit, project_desc)]
+        generate_gdbinit_files(gdb, gdbinit, project_desc)
+        args = [gdb, *get_gdb_args(project_desc)]
         if gdb_tui is not None:
             args += ['-tui']
         t = Thread(target=run_gdb, args=(args,))
diff --git a/tools/idf_py_actions/roms.json b/tools/idf_py_actions/roms.json
new file mode 100644
index 0000000000..16df8b7c18
--- /dev/null
+++ b/tools/idf_py_actions/roms.json
@@ -0,0 +1,47 @@
+{
+  "esp32": [
+    {
+      "rev": 0,
+      "build_date_str_addr": "0x3ff9ea80",
+      "build_date_str": "Jun  8 2016"
+    },
+    {
+      "rev": 3,
+      "build_date_str_addr": "0x3ff9e986",
+      "build_date_str": "Jul 29 2019"
+    }
+  ],
+  "esp32s2": [
+    {
+      "rev": 0,
+      "build_date_str_addr": "0x3ffaf34b",
+      "build_date_str": "Oct 25 2019"
+    }
+  ],
+  "esp32s3": [
+    {
+      "rev": 0,
+      "build_date_str_addr": "0x3ff194ad",
+      "build_date_str": "Mar  1 2021"
+    }
+  ],
+  "esp32c2": [
+    {
+      "rev": 0,
+      "build_date_str_addr": "0x3ff47874",
+      "build_date_str": "Jan 27 2022"
+    }
+  ],
+  "esp32c3": [
+    {
+      "rev": 0,
+      "build_date_str_addr": "0x3ff1b878",
+      "build_date_str": "Sep 18 2020"
+    },
+    {
+      "rev": 3,
+      "build_date_str_addr": "0x3ff1a374",
+      "build_date_str": "Feb  7 2021"
+    }
+  ]
+}
diff --git a/tools/idf_py_actions/roms_schema.json b/tools/idf_py_actions/roms_schema.json
new file mode 100644
index 0000000000..b4ab4c5f47
--- /dev/null
+++ b/tools/idf_py_actions/roms_schema.json
@@ -0,0 +1,29 @@
+{
+  "$schema": "http://json-schema.org/draft-07/schema#",
+  "type": "object",
+  "patternProperties": {
+    "^esp32.*$": {
+      "anyOf": [
+        {
+          "type": "array",
+          "items": {
+            "type": "object",
+            "properties": {
+              "rev": {
+                "type": "integer",
+                "minimum": 0,
+                "description": "Chip revision/ROM revision number"
+              },
+              "build_date_str_addr": {
+                "type": "string",
+                "description": "The ROM build date string address to compare between ROM elf file and chip ROM memory",
+                "pattern": "^0x[0-9a-fA-F]{8}$"
+              }
+            },
+            "required": ["rev", "build_date_str_addr"]
+          }
+        }
+      ]
+    }
+  }
+}
diff --git a/tools/test_idf_py/test_idf_py.py b/tools/test_idf_py/test_idf_py.py
index 4a14faa687..edc63bfec7 100755
--- a/tools/test_idf_py/test_idf_py.py
+++ b/tools/test_idf_py/test_idf_py.py
@@ -9,7 +9,9 @@ import subprocess
 import sys
 from unittest import TestCase, main, mock
 
+import elftools.common.utils as ecu
 import jsonschema
+from elftools.elf.elffile import ELFFile
 
 try:
     from StringIO import StringIO
@@ -25,7 +27,8 @@ except ImportError:
 current_dir = os.path.dirname(os.path.realpath(__file__))
 idf_py_path = os.path.join(current_dir, '..', 'idf.py')
 extension_path = os.path.join(current_dir, 'test_idf_extensions', 'test_ext')
-link_path = os.path.join(current_dir, '..', 'idf_py_actions', 'test_ext')
+py_actions_path = os.path.join(current_dir, '..', 'idf_py_actions')
+link_path = os.path.join(py_actions_path, 'test_ext')
 
 
 class TestWithoutExtensions(TestCase):
@@ -246,5 +249,47 @@ class TestHelpOutput(TestWithoutExtensions):
         action_test(['idf.py', 'help', '--json', '--add-options'], schema_json)
 
 
+class TestROMs(TestWithoutExtensions):
+    def get_string_from_elf_by_addr(self, filename: str, address: int) -> str:
+        result = ''
+        with open(filename, 'rb') as stream:
+            elf_file = ELFFile(stream)
+            ro = elf_file.get_section_by_name('.rodata')
+            ro_addr_delta = ro['sh_addr'] - ro['sh_offset']
+            cstring = ecu.parse_cstring_from_stream(ro.stream, address - ro_addr_delta)
+            if cstring:
+                result = str(cstring.decode('utf-8'))
+        return result
+
+    def test_roms_validate_json(self):
+        with open(os.path.join(py_actions_path, 'roms.json'), 'r') as f:
+            roms_json = json.load(f)
+
+        with open(os.path.join(py_actions_path, 'roms_schema.json'), 'r') as f:
+            schema_json = json.load(f)
+        jsonschema.validate(roms_json, schema_json)
+
+    def test_roms_check_supported_chips(self):
+        from idf_py_actions.constants import SUPPORTED_TARGETS
+        with open(os.path.join(py_actions_path, 'roms.json'), 'r') as f:
+            roms_json = json.load(f)
+        for chip in SUPPORTED_TARGETS:
+            self.assertTrue(chip in roms_json, msg=f'Have no ROM data for chip {chip}')
+
+    def test_roms_validate_build_date(self):
+        sys.path.append(py_actions_path)
+
+        rom_elfs_dir = os.getenv('ESP_ROM_ELF_DIR')
+        with open(os.path.join(py_actions_path, 'roms.json'), 'r') as f:
+            roms_json = json.load(f)
+
+        for chip in roms_json:
+            for k in roms_json[chip]:
+                rom_file = os.path.join(rom_elfs_dir, f'{chip}_rev{k["rev"]}_rom.elf')
+                build_date_str = self.get_string_from_elf_by_addr(rom_file, int(k['build_date_str_addr'], base=16))
+                self.assertTrue(len(build_date_str) == 11)
+                self.assertTrue(build_date_str == k['build_date_str'])
+
+
 if __name__ == '__main__':
     main()

From b9ed89228d6bcb0e86b2fae3d2dc1cf0e9a7012f Mon Sep 17 00:00:00 2001
From: Alexey Lapshin <alexey.lapshin@espressif.com>
Date: Sat, 10 Sep 2022 23:25:24 +0400
Subject: [PATCH 534/665] test_apps: fix monitor_ide_integration test

---
 .../pytest_monitor_ide_integration.py         | 35 ++++++++++---------
 1 file changed, 18 insertions(+), 17 deletions(-)

diff --git a/tools/test_apps/system/monitor_ide_integration/pytest_monitor_ide_integration.py b/tools/test_apps/system/monitor_ide_integration/pytest_monitor_ide_integration.py
index 6ddd1778e7..7c893e5207 100644
--- a/tools/test_apps/system/monitor_ide_integration/pytest_monitor_ide_integration.py
+++ b/tools/test_apps/system/monitor_ide_integration/pytest_monitor_ide_integration.py
@@ -67,26 +67,27 @@ class WebSocketServer(object):
 
 
 @pytest.mark.esp32
-@pytest.mark.test_jtag_arm
+@pytest.mark.generic
 @pytest.mark.parametrize('config', ['gdb_stub', 'coredump'], indirect=True)
 def test_monitor_ide_integration(config: str, dut: Dut) -> None:
     # The port needs to be closed because idf_monitor.py will connect to it
     dut.serial.stop_redirect_thread()
 
     monitor_py = os.path.join(os.environ['IDF_PATH'], 'tools', 'idf_monitor.py')
-    with open(f'monitor_{config}.log', 'w') as log:
-        monitor_cmd = ' '.join([sys.executable, monitor_py, os.path.join(dut.app.binary_path, 'panic.elf'),
-                                '--port', str(dut.serial.port),
-                                '--ws', f'ws://{WebSocketServer.HOST}:{WebSocketServer.PORT}'])
-        with WebSocketServer(), pexpect.spawn(monitor_cmd,
-                                              logfile=log,
-                                              timeout=60,
-                                              encoding='utf-8',
-                                              codec_errors='ignore') as p:
-            p.expect(re.compile(r'Guru Meditation Error'), timeout=10)
-            p.expect_exact('Communicating through WebSocket', timeout=5)
-            # The elements of dictionary can be printed in different order depending on the Python version.
-            p.expect(re.compile(r"WebSocket sent: \{.*'event': '" + config + "'"), timeout=5)
-            p.expect_exact('Waiting for debug finished event', timeout=5)
-            p.expect(re.compile(r"WebSocket received: \{'event': 'debug_finished'\}"), timeout=5)
-            p.expect_exact('Communications through WebSocket is finished', timeout=5)
+    monitor_cmd = ' '.join([sys.executable, monitor_py, os.path.join(dut.app.binary_path, 'panic.elf'),
+                            '--port', str(dut.serial.port),
+                            '--ws', f'ws://{WebSocketServer.HOST}:{WebSocketServer.PORT}'])
+    monitor_log_path = os.path.join(dut.logdir, 'monitor.log')
+
+    with open(monitor_log_path, 'w') as log, WebSocketServer(), pexpect.spawn(monitor_cmd,
+                                                                              logfile=log,
+                                                                              timeout=5,
+                                                                              encoding='utf-8',
+                                                                              codec_errors='ignore') as p:
+        p.expect(re.compile(r'Guru Meditation Error'), timeout=10)
+        p.expect_exact('Communicating through WebSocket')
+        # The elements of dictionary can be printed in different order depending on the Python version.
+        p.expect(re.compile(r"WebSocket sent: \{.*'event': '" + config + "'"))
+        p.expect_exact('Waiting for debug finished event')
+        p.expect(re.compile(r"WebSocket received: \{'event': 'debug_finished'\}"))
+        p.expect_exact('Communications through WebSocket is finished')

From 0fd4b09a467829f6d04836e4cf875962d0bbfc36 Mon Sep 17 00:00:00 2001
From: Alexey Lapshin <alexey.lapshin@espressif.com>
Date: Thu, 8 Sep 2022 00:45:04 +0400
Subject: [PATCH 535/665] tools: add test for ROM symbols in GDB

---
 .gitlab/ci/build.yml                          |  2 +
 tools/idf_py_actions/constants.py             |  8 +++
 tools/idf_py_actions/debug_ext.py             | 34 +++++++-----
 tools/test_apps/system/gdb/CMakeLists.txt     |  6 +++
 tools/test_apps/system/gdb/README.md          |  6 +++
 .../test_apps/system/gdb/main/CMakeLists.txt  |  3 ++
 .../system/gdb/main/hello_world_main.c        | 46 ++++++++++++++++
 tools/test_apps/system/gdb/pytest_gdb.py      | 53 +++++++++++++++++++
 8 files changed, 144 insertions(+), 14 deletions(-)
 create mode 100644 tools/test_apps/system/gdb/CMakeLists.txt
 create mode 100644 tools/test_apps/system/gdb/README.md
 create mode 100644 tools/test_apps/system/gdb/main/CMakeLists.txt
 create mode 100644 tools/test_apps/system/gdb/main/hello_world_main.c
 create mode 100644 tools/test_apps/system/gdb/pytest_gdb.py

diff --git a/.gitlab/ci/build.yml b/.gitlab/ci/build.yml
index 1cc046d2c9..149cb8d354 100644
--- a/.gitlab/ci/build.yml
+++ b/.gitlab/ci/build.yml
@@ -235,8 +235,10 @@ build_non_test_components_apps:
       - "**/build*/flasher_args.json"
       - "**/build*/flash_project_args"
       - "**/build*/config/sdkconfig.json"
+      - "**/build*/bootloader/*.elf"
       - "**/build*/bootloader/*.bin"
       - "**/build*/partition_table/*.bin"
+      - "**/build*/project_description.json"
       - list_job_*.json
       - size_info.txt
     when: always
diff --git a/tools/idf_py_actions/constants.py b/tools/idf_py_actions/constants.py
index 19e9e99587..5311d8c7d5 100644
--- a/tools/idf_py_actions/constants.py
+++ b/tools/idf_py_actions/constants.py
@@ -34,3 +34,11 @@ URL_TO_DOC = 'https://docs.espressif.com/projects/esp-idf'
 
 SUPPORTED_TARGETS = ['esp32', 'esp32s2', 'esp32c3', 'esp32s3', 'esp32c2']
 PREVIEW_TARGETS = ['linux', 'esp32h2', 'esp32c6']
+
+OPENOCD_TAGET_CONFIG_DEFAULT = '-f interface/ftdi/esp32_devkitj_v1.cfg -f target/{target}.cfg'
+OPENOCD_TAGET_CONFIG: Dict[str, str] = {
+    'esp32': '-f board/esp32-wrover-kit-3.3v.cfg',
+    'esp32s2': '-f board/esp32s2-kaluga-1.cfg',
+    'esp32c3': '-f board/esp32c3-builtin.cfg',
+    'esp32s3': '-f board/esp32s3-builtin.cfg',
+}
diff --git a/tools/idf_py_actions/debug_ext.py b/tools/idf_py_actions/debug_ext.py
index 734b19fa16..313adb18db 100644
--- a/tools/idf_py_actions/debug_ext.py
+++ b/tools/idf_py_actions/debug_ext.py
@@ -14,6 +14,7 @@ from threading import Thread
 from typing import Any, Dict, List, Optional
 
 from click.core import Context
+from idf_py_actions.constants import OPENOCD_TAGET_CONFIG, OPENOCD_TAGET_CONFIG_DEFAULT
 from idf_py_actions.errors import FatalError
 from idf_py_actions.tools import PropertyDict, ensure_build_directory
 
@@ -59,6 +60,11 @@ source {connect}
 '''
 
 
+def get_openocd_arguments(target: str) -> str:
+    default_args = OPENOCD_TAGET_CONFIG_DEFAULT.format(target=target)
+    return str(OPENOCD_TAGET_CONFIG.get(target, default_args))
+
+
 def action_extensions(base_actions: Dict, project_path: str) -> Dict:
     OPENOCD_OUT_FILE = 'openocd_out.txt'
     GDBGUI_OUT_FILE = 'gdbgui_out.txt'
@@ -286,12 +292,6 @@ def action_extensions(base_actions: Dict, project_path: str) -> Dict:
         """
         Execute openocd as external tool
         """
-        OPENOCD_TAGET_CONFIG = {
-            'esp32': '-f board/esp32-wrover-kit-3.3v.cfg',
-            'esp32s2': '-f board/esp32s2-kaluga-1.cfg',
-            'esp32c3': '-f board/esp32c3-builtin.cfg',
-            'esp32s3': '-f board/esp32s3-builtin.cfg',
-        }
         if os.getenv('OPENOCD_SCRIPTS') is None:
             raise FatalError('OPENOCD_SCRIPTS not found in the environment: Please run export.sh/export.bat', ctx)
         openocd_arguments = os.getenv('OPENOCD_COMMANDS') if openocd_commands is None else openocd_commands
@@ -299,8 +299,7 @@ def action_extensions(base_actions: Dict, project_path: str) -> Dict:
         if openocd_arguments is None:
             # use default value if commands not defined in the environment nor command line
             target = project_desc['target']
-            default_args = '-f interface/ftdi/esp32_devkitj_v1.cfg -f target/{}.cfg'.format(target)
-            openocd_arguments = OPENOCD_TAGET_CONFIG.get(target, default_args)
+            openocd_arguments = get_openocd_arguments(target)
             print('Note: OpenOCD cfg not found (via env variable OPENOCD_COMMANDS nor as a --openocd-commands argument)\n'
                   'OpenOCD arguments default to: "{}"'.format(openocd_arguments))
         # script directory is taken from the environment by OpenOCD, update only if command line arguments to override
@@ -405,9 +404,9 @@ def action_extensions(base_actions: Dict, project_path: str) -> Dict:
         """
         Synchronous GDB target with text ui mode
         """
-        gdb(action, ctx, args, 1, gdbinit, require_openocd)
+        gdb(action, ctx, args, False, 1, gdbinit, require_openocd)
 
-    def gdb(action: str, ctx: Context, args: PropertyDict, gdb_tui: Optional[int], gdbinit: Optional[str], require_openocd: bool) -> None:
+    def gdb(action: str, ctx: Context, args: PropertyDict, batch: bool, gdb_tui: Optional[int], gdbinit: Optional[str], require_openocd: bool) -> None:
         """
         Synchronous GDB target
         """
@@ -420,6 +419,8 @@ def action_extensions(base_actions: Dict, project_path: str) -> Dict:
         args = [gdb, *get_gdb_args(project_desc)]
         if gdb_tui is not None:
             args += ['-tui']
+        if batch:
+            args += ['--batch']
         t = Thread(target=run_gdb, args=(args,))
         t.start()
         while True:
@@ -476,12 +477,17 @@ def action_extensions(base_actions: Dict, project_path: str) -> Dict:
                 'callback': gdb,
                 'help': 'Run the GDB.',
                 'options': [
+                    {
+                        'names': ['--batch'],
+                        'help': ('exit after processing gdbinit.\n'),
+                        'hidden': True,
+                        'is_flag': True,
+                        'default': False,
+                    },
                     {
                         'names': ['--gdb-tui', '--gdb_tui'],
-                        'help':
-                        ('run gdb in TUI mode\n'),
-                        'default':
-                        None,
+                        'help': ('run gdb in TUI mode\n'),
+                        'default': None,
                     }, gdbinit, fail_if_openocd_failed
                 ],
                 'order_dependencies': ['all', 'flash'],
diff --git a/tools/test_apps/system/gdb/CMakeLists.txt b/tools/test_apps/system/gdb/CMakeLists.txt
new file mode 100644
index 0000000000..1c0bd70903
--- /dev/null
+++ b/tools/test_apps/system/gdb/CMakeLists.txt
@@ -0,0 +1,6 @@
+# The following lines of boilerplate have to be in your project's
+# CMakeLists in this exact order for cmake to work correctly
+cmake_minimum_required(VERSION 3.16)
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+project(gdb)
diff --git a/tools/test_apps/system/gdb/README.md b/tools/test_apps/system/gdb/README.md
new file mode 100644
index 0000000000..0b4b22e8c3
--- /dev/null
+++ b/tools/test_apps/system/gdb/README.md
@@ -0,0 +1,6 @@
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- |
+
+# IDF GDB test application
+
+This project tests if `idf.py gdb` works correct
diff --git a/tools/test_apps/system/gdb/main/CMakeLists.txt b/tools/test_apps/system/gdb/main/CMakeLists.txt
new file mode 100644
index 0000000000..69def7bc1d
--- /dev/null
+++ b/tools/test_apps/system/gdb/main/CMakeLists.txt
@@ -0,0 +1,3 @@
+idf_component_register(SRCS "hello_world_main.c"
+                    INCLUDE_DIRS "")
+target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/tools/test_apps/system/gdb/main/hello_world_main.c b/tools/test_apps/system/gdb/main/hello_world_main.c
new file mode 100644
index 0000000000..915866a4c2
--- /dev/null
+++ b/tools/test_apps/system/gdb/main/hello_world_main.c
@@ -0,0 +1,46 @@
+/*
+ * SPDX-FileCopyrightText: 2010-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: CC0-1.0
+ */
+
+#include <stdio.h>
+#include "sdkconfig.h"
+#include "freertos/FreeRTOS.h"
+#include "freertos/task.h"
+#include "esp_chip_info.h"
+#include "esp_flash.h"
+
+void app_main(void)
+{
+    printf("Hello world!\n");
+
+    /* Print chip information */
+    esp_chip_info_t chip_info;
+    uint32_t flash_size;
+    esp_chip_info(&chip_info);
+    printf("This is %s chip with %d CPU core(s), WiFi%s%s, ",
+           CONFIG_IDF_TARGET,
+           chip_info.cores,
+           (chip_info.features & CHIP_FEATURE_BT) ? "/BT" : "",
+           (chip_info.features & CHIP_FEATURE_BLE) ? "/BLE" : "");
+
+    printf("silicon revision %d, ", chip_info.revision);
+    if(esp_flash_get_size(NULL, &flash_size) != ESP_OK) {
+        printf("Get flash size failed");
+        return;
+    }
+
+    printf("%uMB %s flash\n", flash_size / (1024 * 1024),
+           (chip_info.features & CHIP_FEATURE_EMB_FLASH) ? "embedded" : "external");
+
+    printf("Minimum free heap size: %d bytes\n", esp_get_minimum_free_heap_size());
+
+    for (int i = 10; i >= 0; i--) {
+        printf("Restarting in %d seconds...\n", i);
+        vTaskDelay(1000 / portTICK_PERIOD_MS);
+    }
+    printf("Restarting now.\n");
+    fflush(stdout);
+    esp_restart();
+}
diff --git a/tools/test_apps/system/gdb/pytest_gdb.py b/tools/test_apps/system/gdb/pytest_gdb.py
new file mode 100644
index 0000000000..0bb16d8e81
--- /dev/null
+++ b/tools/test_apps/system/gdb/pytest_gdb.py
@@ -0,0 +1,53 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: Unlicense OR CC0-1.0
+import os
+import re
+import signal
+import subprocess
+import sys
+
+import pexpect
+import pytest
+from pytest_embedded import Dut
+
+try:
+    from idf_py_actions.debug_ext import get_openocd_arguments
+except ModuleNotFoundError:
+    sys.path.append(os.path.join(os.path.dirname(__file__), '..', '..', '..'))
+    from idf_py_actions.debug_ext import get_openocd_arguments
+
+
+@pytest.mark.supported_targets
+@pytest.mark.test_jtag_arm
+def test_idf_gdb(dut: Dut) -> None:
+    # Need to wait a moment to connect via OpenOCD after the hard reset happened.
+    # Along with this check that app runs ok
+    dut.expect('Hello world!')
+
+    # Don't need to have output from UART any more
+    dut.serial.stop_redirect_thread()
+
+    with open(os.path.join(dut.logdir, 'ocd.log'), 'w') as ocd_log:
+        ocd = subprocess.Popen(f'openocd {get_openocd_arguments(dut.target)}', stdout=ocd_log, stderr=ocd_log, shell=True)
+
+        try:
+            gdb_env = os.environ.copy()
+            gdb_env['ESP_IDF_GDB_TESTING'] = '1'
+
+            with open(os.path.join(dut.logdir, 'gdb.log'), 'w') as gdb_log, \
+                 pexpect.spawn(f'idf.py -B {dut.app.binary_path} gdb --batch',
+                               env=gdb_env,
+                               timeout=60,
+                               logfile=gdb_log,
+                               encoding='utf-8',
+                               codec_errors='ignore') as p:
+                p.expect(re.compile(r'add symbol table from file.*bootloader.elf'))
+                p.expect(re.compile(r'add symbol table from file.*rom.elf'))
+                p.expect_exact('hit Temporary breakpoint 1, app_main ()')
+        finally:
+            try:
+                ocd.send_signal(signal.SIGINT)
+                ocd.communicate(timeout=15)
+            except subprocess.TimeoutExpired:
+                ocd.kill()
+                ocd.communicate()

From c17a7f446cad6c1139d1d951b613f25153865019 Mon Sep 17 00:00:00 2001
From: Alexey Lapshin <alexey.lapshin@espressif.com>
Date: Sat, 10 Sep 2022 00:59:45 +0400
Subject: [PATCH 536/665] tools: move cmake executable check into function uses
 it

Before this change idf.py could exit with reason cmake does not exist in PATH
even cmake will not be executed by idf.py (e.g., 'idf.py gdb').
---
 tools/idf.py                  | 35 +++--------------------------------
 tools/idf_py_actions/tools.py | 26 ++++++++++++++++++++++++++
 2 files changed, 29 insertions(+), 32 deletions(-)

diff --git a/tools/idf.py b/tools/idf.py
index 0b91e13ff0..1d05593aed 100755
--- a/tools/idf.py
+++ b/tools/idf.py
@@ -27,7 +27,7 @@ from collections import Counter, OrderedDict, _OrderedDictKeysView
 from importlib import import_module
 from pkgutil import iter_modules
 from types import FrameType
-from typing import Any, Callable, Dict, List, Optional, TextIO, Union
+from typing import Any, Callable, Dict, List, Optional, Union
 
 # pyc files remain in the filesystem when switching between branches which might raise errors for incompatible
 # idf.py extensions. Therefore, pyc file generation is turned off:
@@ -37,8 +37,8 @@ import python_version_checker  # noqa: E402
 
 try:
     from idf_py_actions.errors import FatalError  # noqa: E402
-    from idf_py_actions.tools import (PropertyDict, executable_exists, get_target, idf_version,  # noqa: E402
-                                      merge_action_lists, realpath)
+    from idf_py_actions.tools import (PROG, SHELL_COMPLETE_RUN, SHELL_COMPLETE_VAR, PropertyDict,  # noqa: E402
+                                      debug_print_idf_version, get_target, merge_action_lists, print_warning, realpath)
     if os.getenv('IDF_COMPONENT_MANAGER') != '0':
         from idf_component_manager import idf_extensions
 except ImportError:
@@ -53,23 +53,6 @@ PYTHON = sys.executable
 # you have to pass env=os.environ explicitly anywhere that we create a process
 os.environ['PYTHON'] = sys.executable
 
-# Name of the program, normally 'idf.py'.
-# Can be overridden from idf.bat using IDF_PY_PROGRAM_NAME
-PROG = os.getenv('IDF_PY_PROGRAM_NAME', 'idf.py')
-
-# environment variable used during click shell completion run
-SHELL_COMPLETE_VAR = '_IDF.PY_COMPLETE'
-
-# was shell completion invoked?
-SHELL_COMPLETE_RUN = SHELL_COMPLETE_VAR in os.environ
-
-
-# function prints warning when autocompletion is not being performed
-# set argument stream to sys.stderr for errors and exceptions
-def print_warning(message: str, stream: TextIO=None) -> None:
-    if not SHELL_COMPLETE_RUN:
-        print(message, file=stream or sys.stderr)
-
 
 def check_environment() -> List:
     """
@@ -79,10 +62,6 @@ def check_environment() -> List:
     """
     checks_output = []
 
-    if not executable_exists(['cmake', '--version']):
-        debug_print_idf_version()
-        raise FatalError("'cmake' must be available on the PATH to use %s" % PROG)
-
     # verify that IDF_PATH env variable is set
     # find the directory idf.py is in, then the parent directory of this, and assume this is IDF_PATH
     detected_idf_path = realpath(os.path.join(os.path.dirname(__file__), '..'))
@@ -137,14 +116,6 @@ def _safe_relpath(path: str, start: Optional[str]=None) -> str:
         return os.path.abspath(path)
 
 
-def debug_print_idf_version() -> None:
-    version = idf_version()
-    if version:
-        print_warning('ESP-IDF %s' % version)
-    else:
-        print_warning('ESP-IDF version unknown')
-
-
 def init_cli(verbose_output: List=None) -> Any:
     # Click is imported here to run it after check_environment()
     import click
diff --git a/tools/idf_py_actions/tools.py b/tools/idf_py_actions/tools.py
index 9a3713ad4b..8d0cdc2489 100644
--- a/tools/idf_py_actions/tools.py
+++ b/tools/idf_py_actions/tools.py
@@ -16,6 +16,16 @@ import yaml
 from .constants import GENERATORS
 from .errors import FatalError
 
+# Name of the program, normally 'idf.py'.
+# Can be overridden from idf.bat using IDF_PY_PROGRAM_NAME
+PROG = os.getenv('IDF_PY_PROGRAM_NAME', 'idf.py')
+
+# environment variable used during click shell completion run
+SHELL_COMPLETE_VAR = '_IDF.PY_COMPLETE'
+
+# was shell completion invoked?
+SHELL_COMPLETE_RUN = SHELL_COMPLETE_VAR in os.environ
+
 
 def executable_exists(args: List) -> bool:
     try:
@@ -78,6 +88,13 @@ def idf_version() -> Optional[str]:
     return version
 
 
+# function prints warning when autocompletion is not being performed
+# set argument stream to sys.stderr for errors and exceptions
+def print_warning(message: str, stream: TextIO=None) -> None:
+    if not SHELL_COMPLETE_RUN:
+        print(message, file=stream or sys.stderr)
+
+
 def color_print(message: str, color: str, newline: Optional[str]='\n') -> None:
     """ Print a message to stderr with colored highlighting """
     ansi_normal = '\033[0m'
@@ -95,6 +112,10 @@ def red_print(message: str, newline: Optional[str]='\n') -> None:
     color_print(message, ansi_red, newline)
 
 
+def debug_print_idf_version() -> None:
+    print_warning(f'ESP-IDF {idf_version() or "version unknown"}')
+
+
 def generate_hints(*filenames: str) -> Generator:
     """Getting output files and printing hints on how to resolve errors based on the output."""
     with open(os.path.join(os.path.dirname(__file__), 'hints.yml'), 'r') as file:
@@ -383,6 +404,11 @@ def ensure_build_directory(args: 'PropertyDict', prog_name: str, always_run_cmak
     the build directory, an error is raised. If the parameter is None, this function will set it to
     an auto-detected default generator or to the value already configured in the build directory.
     """
+
+    if not executable_exists(['cmake', '--version']):
+        debug_print_idf_version()
+        raise FatalError(f'"cmake" must be available on the PATH to use {PROG}')
+
     project_dir = args.project_dir
     # Verify the project directory
     if not os.path.isdir(project_dir):

From 4539020dac09145410d1213ef10713fe2fbcc5ec Mon Sep 17 00:00:00 2001
From: Alexey Lapshin <alexey.lapshin@espressif.com>
Date: Thu, 15 Sep 2022 15:45:02 +0400
Subject: [PATCH 537/665] tools: fix openocd old logs print

---
 tools/idf_py_actions/debug_ext.py | 10 ++++------
 1 file changed, 4 insertions(+), 6 deletions(-)

diff --git a/tools/idf_py_actions/debug_ext.py b/tools/idf_py_actions/debug_ext.py
index 53bdfb3d36..c3a708db4d 100644
--- a/tools/idf_py_actions/debug_ext.py
+++ b/tools/idf_py_actions/debug_ext.py
@@ -78,10 +78,8 @@ def action_extensions(base_actions: Dict, project_path: str) -> Dict:
                         time.sleep(0.1)
                     else:
                         p.kill()
-                if target + '_outfile_name' in processes:
-                    if target == 'openocd':
-                        print(_check_for_common_openocd_issues(processes[target + '_outfile_name'], print_all=False))
-                    os.unlink(processes[target + '_outfile_name'])
+                if target + '_outfile_name' in processes and target == 'openocd':
+                    print(_check_for_common_openocd_issues(processes[target + '_outfile_name'], print_all=False))
             except Exception as e:
                 print(e)
                 print('Failed to close/kill {}'.format(target))
@@ -179,7 +177,7 @@ def action_extensions(base_actions: Dict, project_path: str) -> Dict:
         local_dir = project_desc['build_dir']
         args = ['openocd'] + shlex.split(openocd_arguments)
         openocd_out_name = os.path.join(local_dir, OPENOCD_OUT_FILE)
-        openocd_out = open(openocd_out_name, 'a+')
+        openocd_out = open(openocd_out_name, 'w')
         try:
             process = subprocess.Popen(args, stdout=openocd_out, stderr=subprocess.STDOUT, bufsize=1)
         except Exception as e:
@@ -222,7 +220,7 @@ def action_extensions(base_actions: Dict, project_path: str) -> Dict:
         if gdbgui_port is not None:
             args += ['--port', gdbgui_port]
         gdbgui_out_name = os.path.join(local_dir, GDBGUI_OUT_FILE)
-        gdbgui_out = open(gdbgui_out_name, 'a+')
+        gdbgui_out = open(gdbgui_out_name, 'w')
         env = os.environ.copy()
         # The only known solution for https://github.com/cs01/gdbgui/issues/359 is to set the following environment
         # variable. The greenlet package cannot be downgraded for compatibility with other requirements (gdbgui,

From ff6855c4b11eb2b66a1a21d808d55ea3a28655ba Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Wed, 21 Sep 2022 22:30:20 +0800
Subject: [PATCH 538/665] gdma: migrate ut to pytest

---
 .../esp_hw_support/.build-test-rules.yml      |  7 +++
 .../test_apps/dma/CMakeLists.txt              |  7 +++
 .../esp_hw_support/test_apps/dma/README.md    |  2 +
 .../test_apps/dma/main/CMakeLists.txt         | 14 +++++
 .../test_apps/dma/main/test_app_main.c        | 51 +++++++++++++++++++
 .../dma/main}/test_async_memcpy.c             | 13 ++---
 .../{test => test_apps/dma/main}/test_gdma.c  |  4 --
 .../test_apps/dma/pytest_dma.py               | 23 +++++++++
 .../test_apps/dma/sdkconfig.ci.release        |  6 +++
 .../test_apps/dma/sdkconfig.defaults          |  2 +
 10 files changed, 117 insertions(+), 12 deletions(-)
 create mode 100644 components/esp_hw_support/.build-test-rules.yml
 create mode 100644 components/esp_hw_support/test_apps/dma/CMakeLists.txt
 create mode 100644 components/esp_hw_support/test_apps/dma/README.md
 create mode 100644 components/esp_hw_support/test_apps/dma/main/CMakeLists.txt
 create mode 100644 components/esp_hw_support/test_apps/dma/main/test_app_main.c
 rename components/esp_hw_support/{test => test_apps/dma/main}/test_async_memcpy.c (97%)
 rename components/esp_hw_support/{test => test_apps/dma/main}/test_gdma.c (98%)
 create mode 100644 components/esp_hw_support/test_apps/dma/pytest_dma.py
 create mode 100644 components/esp_hw_support/test_apps/dma/sdkconfig.ci.release
 create mode 100644 components/esp_hw_support/test_apps/dma/sdkconfig.defaults

diff --git a/components/esp_hw_support/.build-test-rules.yml b/components/esp_hw_support/.build-test-rules.yml
new file mode 100644
index 0000000000..01b0ede9a7
--- /dev/null
+++ b/components/esp_hw_support/.build-test-rules.yml
@@ -0,0 +1,7 @@
+# Documentation: .gitlab/ci/README.md#manifest-file-to-control-the-buildtest-apps
+
+components/esp_hw_support/test_apps/dma:
+  disable_test:
+    - if: IDF_TARGET in ["esp32"]
+      temporary: false
+      reason: Neither GDMA nor CPDMA is supported on ESP32
diff --git a/components/esp_hw_support/test_apps/dma/CMakeLists.txt b/components/esp_hw_support/test_apps/dma/CMakeLists.txt
new file mode 100644
index 0000000000..349909489f
--- /dev/null
+++ b/components/esp_hw_support/test_apps/dma/CMakeLists.txt
@@ -0,0 +1,7 @@
+# This is the project CMakeLists.txt file for the test subproject
+cmake_minimum_required(VERSION 3.16)
+
+set(EXTRA_COMPONENT_DIRS "$ENV{IDF_PATH}/tools/unit-test-app/components")
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+project(dma_test)
diff --git a/components/esp_hw_support/test_apps/dma/README.md b/components/esp_hw_support/test_apps/dma/README.md
new file mode 100644
index 0000000000..b5be4985c5
--- /dev/null
+++ b/components/esp_hw_support/test_apps/dma/README.md
@@ -0,0 +1,2 @@
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- |
diff --git a/components/esp_hw_support/test_apps/dma/main/CMakeLists.txt b/components/esp_hw_support/test_apps/dma/main/CMakeLists.txt
new file mode 100644
index 0000000000..0fb8a69f50
--- /dev/null
+++ b/components/esp_hw_support/test_apps/dma/main/CMakeLists.txt
@@ -0,0 +1,14 @@
+set(srcs "test_app_main.c")
+
+if(CONFIG_SOC_ASYNC_MEMCPY_SUPPORTED)
+    list(APPEND srcs "test_async_memcpy.c")
+endif()
+
+if(CONFIG_SOC_GDMA_SUPPORTED)
+    list(APPEND srcs "test_gdma.c")
+endif()
+
+# In order for the cases defined by `TEST_CASE` to be linked into the final elf,
+# the component can be registered as WHOLE_ARCHIVE
+idf_component_register(SRCS ${srcs}
+                       WHOLE_ARCHIVE)
diff --git a/components/esp_hw_support/test_apps/dma/main/test_app_main.c b/components/esp_hw_support/test_apps/dma/main/test_app_main.c
new file mode 100644
index 0000000000..311f7bbb72
--- /dev/null
+++ b/components/esp_hw_support/test_apps/dma/main/test_app_main.c
@@ -0,0 +1,51 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "unity.h"
+#include "unity_test_runner.h"
+#include "esp_heap_caps.h"
+
+// Some resources are lazy allocated in pulse_cnt driver, the threshold is left for that case
+#define TEST_MEMORY_LEAK_THRESHOLD (-300)
+
+static size_t before_free_8bit;
+static size_t before_free_32bit;
+
+static void check_leak(size_t before_free, size_t after_free, const char *type)
+{
+    ssize_t delta = after_free - before_free;
+    printf("MALLOC_CAP_%s: Before %u bytes free, After %u bytes free (delta %d)\n", type, before_free, after_free, delta);
+    TEST_ASSERT_MESSAGE(delta >= TEST_MEMORY_LEAK_THRESHOLD, "memory leak");
+}
+
+void setUp(void)
+{
+    before_free_8bit = heap_caps_get_free_size(MALLOC_CAP_8BIT);
+    before_free_32bit = heap_caps_get_free_size(MALLOC_CAP_32BIT);
+}
+
+void tearDown(void)
+{
+    size_t after_free_8bit = heap_caps_get_free_size(MALLOC_CAP_8BIT);
+    size_t after_free_32bit = heap_caps_get_free_size(MALLOC_CAP_32BIT);
+    check_leak(before_free_8bit, after_free_8bit, "8BIT");
+    check_leak(before_free_32bit, after_free_32bit, "32BIT");
+}
+
+void app_main(void)
+{
+    //  ____  __  __    _      _____         _
+    // |  _ \|  \/  |  / \    |_   _|__  ___| |_
+    // | | | | |\/| | / _ \     | |/ _ \/ __| __|
+    // | |_| | |  | |/ ___ \    | |  __/\__ \ |_
+    // |____/|_|  |_/_/   \_\   |_|\___||___/\__|
+    printf(" ____  __  __    _      _____         _\r\n");
+    printf("|  _ \\|  \\/  |  / \\    |_   _|__  ___| |_\r\n");
+    printf("| | | | |\\/| | / _ \\     | |/ _ \\/ __| __|\r\n");
+    printf("| |_| | |  | |/ ___ \\    | |  __/\\__ \\ |_\r\n");
+    printf("|____/|_|  |_/_/   \\_\\   |_|\\___||___/\\__|\r\n");
+    unity_run_menu();
+}
diff --git a/components/esp_hw_support/test/test_async_memcpy.c b/components/esp_hw_support/test_apps/dma/main/test_async_memcpy.c
similarity index 97%
rename from components/esp_hw_support/test/test_async_memcpy.c
rename to components/esp_hw_support/test_apps/dma/main/test_async_memcpy.c
index 60e84cca79..8d05e7ae6e 100644
--- a/components/esp_hw_support/test/test_async_memcpy.c
+++ b/components/esp_hw_support/test_apps/dma/main/test_async_memcpy.c
@@ -1,11 +1,12 @@
 /*
- * SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
  *
  * SPDX-License-Identifier: Apache-2.0
  */
 #include <stdio.h>
 #include <stdlib.h>
 #include <string.h>
+#include <inttypes.h>
 #include <sys/param.h>
 #include "esp_heap_caps.h"
 #include "esp_rom_sys.h"
@@ -19,14 +20,12 @@
 #include "soc/soc_caps.h"
 #include "hal/dma_types.h"
 
-#if SOC_CP_DMA_SUPPORTED || SOC_GDMA_SUPPORTED
-
 #define ALIGN_UP(addr, align) (((addr) + (align)-1) & ~((align)-1))
 #define ALIGN_DOWN(size, align)  ((size) & ~((align) - 1))
 
 typedef struct {
     uint32_t seed;
-    uint32_t buffer_size;
+    size_t buffer_size;
     uint8_t *src_buf;
     uint8_t *dst_buf;
     uint8_t *from_addr;
@@ -41,7 +40,7 @@ static void async_memcpy_setup_testbench(memcpy_testbench_context_t *test_contex
 {
     srand(test_context->seed);
     printf("allocating memory buffer...\r\n");
-    uint32_t buffer_size = test_context->buffer_size;
+    size_t buffer_size = test_context->buffer_size;
     uint8_t *src_buf = NULL;
     uint8_t *dst_buf = NULL;
     uint8_t *from_addr = NULL;
@@ -75,7 +74,7 @@ static void async_memcpy_setup_testbench(memcpy_testbench_context_t *test_contex
     to_addr += test_context->offset;
     buffer_size -= test_context->offset;
 
-    printf("...size %d Bytes, src@%p, dst@%p\r\n", buffer_size, from_addr, to_addr);
+    printf("...size %zu Bytes, src@%p, dst@%p\r\n", buffer_size, from_addr, to_addr);
     printf("fill src buffer with random data\r\n");
     for (int i = 0; i < buffer_size; i++) {
         from_addr[i] = rand() % 256;
@@ -332,5 +331,3 @@ TEST_CASE("memory copy performance test 4KB", "[async mcp]")
 {
     memcpy_performance_test(4 * 1024);
 }
-
-#endif //SOC_CP_DMA_SUPPORTED || SOC_GDMA_SUPPORTED
diff --git a/components/esp_hw_support/test/test_gdma.c b/components/esp_hw_support/test_apps/dma/main/test_gdma.c
similarity index 98%
rename from components/esp_hw_support/test/test_gdma.c
rename to components/esp_hw_support/test_apps/dma/main/test_gdma.c
index 6dc447ddcb..8d4e74fd6f 100644
--- a/components/esp_hw_support/test/test_gdma.c
+++ b/components/esp_hw_support/test_apps/dma/main/test_gdma.c
@@ -7,8 +7,6 @@
 #include "esp_private/gdma.h"
 #include "soc/soc_caps.h"
 
-#if SOC_GDMA_SUPPORTED
-
 TEST_CASE("GDMA channel allocation", "[gdma]")
 {
     gdma_channel_alloc_config_t channel_config = {};
@@ -69,5 +67,3 @@ TEST_CASE("GDMA channel allocation", "[gdma]")
     }
 #endif
 }
-
-#endif
diff --git a/components/esp_hw_support/test_apps/dma/pytest_dma.py b/components/esp_hw_support/test_apps/dma/pytest_dma.py
new file mode 100644
index 0000000000..d15a0ea289
--- /dev/null
+++ b/components/esp_hw_support/test_apps/dma/pytest_dma.py
@@ -0,0 +1,23 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: CC0-1.0
+
+import pytest
+from pytest_embedded import Dut
+
+
+@pytest.mark.esp32s2
+@pytest.mark.esp32s3
+@pytest.mark.esp32c2
+@pytest.mark.esp32c3
+@pytest.mark.generic
+@pytest.mark.parametrize(
+    'config',
+    [
+        'release',
+    ],
+    indirect=True,
+)
+def test_dma(dut: Dut) -> None:
+    dut.expect_exact('Press ENTER to see the list of tests')
+    dut.write('*')
+    dut.expect_unity_test_output()
diff --git a/components/esp_hw_support/test_apps/dma/sdkconfig.ci.release b/components/esp_hw_support/test_apps/dma/sdkconfig.ci.release
new file mode 100644
index 0000000000..22bd3f16c0
--- /dev/null
+++ b/components/esp_hw_support/test_apps/dma/sdkconfig.ci.release
@@ -0,0 +1,6 @@
+# set compilier optimization level
+CONFIG_COMPILER_OPTIMIZATION_SIZE=y
+CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE=y
+
+# we can silent the assertion to save the binary footprint
+CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_SILENT=y
diff --git a/components/esp_hw_support/test_apps/dma/sdkconfig.defaults b/components/esp_hw_support/test_apps/dma/sdkconfig.defaults
new file mode 100644
index 0000000000..b308cb2ddd
--- /dev/null
+++ b/components/esp_hw_support/test_apps/dma/sdkconfig.defaults
@@ -0,0 +1,2 @@
+CONFIG_FREERTOS_HZ=1000
+CONFIG_ESP_TASK_WDT=n

From 723f74a8d16a73325f2392a0c1db6737d7f80df6 Mon Sep 17 00:00:00 2001
From: Shang Zhou <shangzhou@espressif.com>
Date: Wed, 7 Sep 2022 16:06:31 +0800
Subject: [PATCH 539/665] docs: provide translation for protocols in migration
 guides

---
 .../release-5.x/protocols.rst                 |  75 +++----
 .../release-5.x/protocols.rst                 | 206 +++++++++++++++++-
 2 files changed, 243 insertions(+), 38 deletions(-)

diff --git a/docs/en/migration-guides/release-5.x/protocols.rst b/docs/en/migration-guides/release-5.x/protocols.rst
index 30158dad67..842ee4e8b6 100644
--- a/docs/en/migration-guides/release-5.x/protocols.rst
+++ b/docs/en/migration-guides/release-5.x/protocols.rst
@@ -1,6 +1,8 @@
 Protocols
 =========
 
+:link_to_translation:`zh_CN:[中文]`
+
 .. _migration_guide_mbedtls:
 
 Mbed TLS
@@ -8,7 +10,7 @@ Mbed TLS
 
 For ESP-IDF v5.0, `Mbed TLS <https://github.com/Mbed-TLS/mbedtls>`_ has been updated from v2.x to v3.1.0.
 
-The official guide for Mbed TLS to migrate from version 2.x to version 3.0 or greater can be found `here <https://github.com/espressif/mbedtls/blob/9bb5effc3298265f829878825d9bd38478e67514/docs/3.0-migration-guide.md>`__.
+For more details about Mbed TLS's migration from version 2.x to version 3.0 or greater, please refer to the `official guide <https://github.com/espressif/mbedtls/blob/9bb5effc3298265f829878825d9bd38478e67514/docs/3.0-migration-guide.md>`__.
 
 Breaking Changes (Summary)
 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~
@@ -18,19 +20,19 @@ Most structure fields are now private
 
 - Direct access to fields of structures (``struct`` types) declared in public headers is no longer supported.
 - Appropriate accessor functions (getter/setter) must be used for the same. A temporary workaround would be to use ``MBEDTLS_PRIVATE`` macro (**not recommended**).
-- For more details, refer to the official guide `here <https://github.com/espressif/mbedtls/blob/9bb5effc3298265f829878825d9bd38478e67514/docs/3.0-migration-guide.md#most-structure-fields-are-now-private>`__.
+- For more details, refer to the `official guide <https://github.com/espressif/mbedtls/blob/9bb5effc3298265f829878825d9bd38478e67514/docs/3.0-migration-guide.md#most-structure-fields-are-now-private>`__.
 
 
 SSL
 ^^^
-- Removed support for TLS 1.0, 1.1 and DTLS 1.0
+- Removed support for TLS 1.0, 1.1, and DTLS 1.0
 - Removed support for SSL 3.0
 
-Deprecated functions were removed from cryptography modules
+Deprecated Functions Were Removed from Cryptography Modules
 ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
 
 - The functions ``mbedtls_*_ret()`` (related to MD, SHA, RIPEMD, RNG, HMAC modules) was renamed to replace the corresponding functions without ``_ret`` appended and updated return value.
-- For more details, refer to the official guide `here <https://github.com/espressif/mbedtls/blob/9bb5effc3298265f829878825d9bd38478e67514/docs/3.0-migration-guide.md#deprecated-functions-were-removed-from-hashing-modules>`__.
+- For more details, refer to the `official guide <https://github.com/espressif/mbedtls/blob/9bb5effc3298265f829878825d9bd38478e67514/docs/3.0-migration-guide.md#deprecated-functions-were-removed-from-hashing-modules>`__.
 
 
 Deprecated Config Options
@@ -44,13 +46,13 @@ Following are some of the important config options deprecated by this update. Th
 - ``MBEDTLS_DES_C``           : Support for 3DES ciphersuites
 - ``MBEDTLS_RC4_MODE``        : Support for RC4-based ciphersuites
 
-.. note:: This list includes only major options configurable through ``idf.py menuconfig``. For more details on deprecated options, refer to the official migration guide.
+.. note:: This list includes only major options configurable through ``idf.py menuconfig``. For more details on deprecated options, refer to the `official guide <https://github.com/espressif/mbedtls/blob/9bb5effc3298265f829878825d9bd38478e67514/docs/3.0-migration-guide.md#most-structure-fields-are-now-private>`__.
 
 
 Miscellaneous
 -------------
 
-Disabled Diffie-Hellman Key Exchange modes
+Disabled Diffie-Hellman Key Exchange Modes
 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 
 The Diffie-Hellman Key Exchange modes have now been disabled by default due to security risks (see warning text `here <https://github.com/espressif/mbedtls/blob/9bb5effc3298265f829878825d9bd38478e67514/include/mbedtls/dhm.h#L20>`__). Related configs are given below:
@@ -61,17 +63,17 @@ The Diffie-Hellman Key Exchange modes have now been disabled by default due to s
 
 .. note:: During the initial step of the handshake (i.e. ``client_hello``), the server selects a cipher from the list that the client publishes. As the DHE_PSK/DHE_RSA ciphers have now been disabled by the above change, the server would fall back to an alternative cipher; if in a rare case, it does not support any other cipher, the handshake would fail. To retrieve the list of ciphers supported by the server, one must attempt to connect with the server with a specific cipher from the client-side. Few utilities can help do this, e.g. ``sslscan``.
 
-Remove ``certs`` module from X509 library
+Remove ``certs`` Module from X509 Library
 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 
-- The ``mbedtls/certs.h`` header is no longer available in mbedtls 3.1, most applications can safely remove it from the list of includes.
+- The ``mbedtls/certs.h`` header is no longer available in mbedtls 3.1. Most applications can safely remove it from the list of includes.
 
-Breaking change for ``esp_crt_bundle_set`` API
+Breaking Change for ``esp_crt_bundle_set`` API
 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 
 - The :cpp:func:`esp_crt_bundle_set()` API now requires one additional argument named ``bundle_size``. The return type of the API has also been changed to :cpp:type:`esp_err_t` from ``void``.
 
-Breaking change for ``esp_ds_rsa_sign`` API
+Breaking Change for ``esp_ds_rsa_sign`` API
 ~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
 
 - The :cpp:func:`esp_ds_rsa_sign()` API now requires one less argument. The argument ``mode`` is no longer required.
@@ -85,10 +87,10 @@ Breaking Changes (Summary)
 Names of variables holding different certs in :cpp:type:`httpd_ssl_config_t` structure have been updated.
 
 .. list::
-    * :cpp:member:`httpd_ssl_config::servercert` variable inherits role of `cacert_pem` variable.
-    * :cpp:member:`httpd_ssl_config::servercert_len` variable inherits role of `cacert_len` variable
-    * :cpp:member:`httpd_ssl_config::cacert_pem` variable inherits role of `client_verify_cert_pem` variable
-    * :cpp:member:`httpd_ssl_config::cacert_len` variable inherits role of `client_verify_cert_len` variable
+    * :cpp:member:`httpd_ssl_config::servercert` variable inherits role of ``cacert_pem`` variable.
+    * :cpp:member:`httpd_ssl_config::servercert_len` variable inherits role of ``cacert_len`` variable
+    * :cpp:member:`httpd_ssl_config::cacert_pem` variable inherits role of ``client_verify_cert_pem`` variable
+    * :cpp:member:`httpd_ssl_config::cacert_len` variable inherits role of ``client_verify_cert_len`` variable
 
 The return type of the :cpp:func:`httpd_ssl_stop` API has been changed to :cpp:type:`esp_err_t` from ``void``.
 
@@ -107,30 +109,33 @@ ESP-TLS
 Breaking Changes (Summary)
 ~~~~~~~~~~~~~~~~~~~~~~~~~~
 
-``esp_tls_t`` structure is now private
+``esp_tls_t`` Structure is Now Private
 ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
 
-The :cpp:type:`esp_tls_t` has now been made completely private. You cannot access its internal structures directly. Any necessary data that needs to be obtained from the esp-tls handle can be done through respective getter/setter functions. If there is a requirement of a specific getter/setter function please raise an issue on ESP-IDF.
+The :cpp:type:`esp_tls_t` has now been made completely private. You cannot access its internal structures directly. Any necessary data that needs to be obtained from the ESP-TLS handle can be done through respective getter/setter functions. If there is a requirement of a specific getter/setter function, please raise an `issue <https://github.com/espressif/esp-adf/issues>`__ on ESP-IDF.
 
 
 The list of newly added getter/setter function is as as follows:
 
 .. list::
-    * :cpp:func:`esp_tls_get_ssl_context` - Obtain the ssl context of the underlying ssl stack from the esp-tls handle.
+    * :cpp:func:`esp_tls_get_ssl_context` - Obtain the ssl context of the underlying ssl stack from the ESP-TLS handle.
 
-Function deprecations and recommended alternatives
+Function Deprecations And Recommended Alternatives
 ^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
 Following table summarizes the deprecated functions removed and their alternatives to be used from ESP-IDF v5.0 onwards.
 
-+-----------------------------------+----------------------------------------+
-| Function                          | Alternative                            |
-+===================================+========================================+
-| :cpp:func:`esp_tls_conn_new`      | :cpp:func:`esp_tls_conn_new_sync`      |
-+-----------------------------------+----------------------------------------+
-| :cpp:func:`esp_tls_conn_delete`   | :cpp:func:`esp_tls_conn_destroy`       |
-+-----------------------------------+----------------------------------------+
+.. list-table::
+   :widths: 50 50
+   :header-rows: 1
 
-- The function :cpp:func:`esp_tls_conn_http_new` has now been termed as deprecated. Please use the alternative function :cpp:func:`esp_tls_conn_http_new_sync` (or its asynchronous :cpp:func:`esp_tls_conn_http_new_async`). Note that the alternatives need an additional parameter :cpp:type:`esp_tls_t` which has to be initialized using the :cpp:func:`esp_tls_init` function.
+   * - Deprecated Function
+     - Alternative
+   * - ``esp_tls_conn_new()``
+     - :cpp:func:`esp_tls_conn_new_sync`
+   * - ``esp_tls_conn_delete()``
+     - :cpp:func:`esp_tls_conn_destroy`
+
+- The function :cpp:func:`esp_tls_conn_http_new` has now been termed as deprecated. Please use the alternative function :cpp:func:`esp_tls_conn_http_new_sync` (or its asynchronous :cpp:func:`esp_tls_conn_http_new_async`). Note that the alternatives need an additional parameter :cpp:type:`esp_tls_t`, which has to be initialized using the :cpp:func:`esp_tls_init` function.
 
 HTTP Server
 -----------
@@ -179,15 +184,13 @@ ESP-Modbus
 Breaking Changes (Summary)
 ~~~~~~~~~~~~~~~~~~~~~~~~~~
 
-The ESP-IDF component ``freemodbus`` has been removed from ESP-IDF and will be supported as a separate component. Additional information for the ``ESP-Modbus`` component can be found in the separate repository:
+The ESP-IDF component ``freemodbus`` has been removed from ESP-IDF and is supported as a separate component. Additional information for the ``ESP-Modbus`` component can be found in the separate repository:
 
 * `ESP-Modbus component on GitHub <https://www.github.com/espressif/esp-modbus>`__
 
-The ``main`` component folder of the new application shall include the component manager manifest file ``idf_component.yml`` as in example below:
+The ``main`` component folder of the new application shall include the component manager manifest file ``idf_component.yml`` as in the example below:
 
-.. highlight:: none
-
-::
+.. code-block:: text
 
   dependencies:
     espressif/esp-modbus:
@@ -195,10 +198,8 @@ The ``main`` component folder of the new application shall include the component
 
 The ``esp-modbus`` component can be found in `component manager registry <https://components.espressif.com/component/espressif/esp-modbus>`__. Refer to `component manager documentation <https://docs.espressif.com/projects/esp-idf/en/latest/esp32/api-guides/tools/idf-component-manager.html>`__ for more information on how to set up the component manager.
 
-Applications targeting v4.x releases of ESP-IDF which use the new ``esp-modbus`` component should exclude the legacy ``freemodbus`` component from the build. This can be achieved using the below statement in project ``CMakeLists.txt``:
+For applications targeting v4.x releases of ESP-IDF that need to use new ``esp-modbus`` component, adding the component manager manifest file ``idf_component.yml`` will be sufficient to pull in the new component. However, users should also exclude the legacy ``freemodbus`` component from the build. This can be achieved using the statement below in the project's ``CMakeLists.txt``:
 
-.. highlight:: none
+.. code-block:: cmake
 
-::
-
-  set(EXCLUDE_COMPONENTS freemodbus)
\ No newline at end of file
+  set(EXCLUDE_COMPONENTS freemodbus)
diff --git a/docs/zh_CN/migration-guides/release-5.x/protocols.rst b/docs/zh_CN/migration-guides/release-5.x/protocols.rst
index 47b0509019..87bcec3621 100644
--- a/docs/zh_CN/migration-guides/release-5.x/protocols.rst
+++ b/docs/zh_CN/migration-guides/release-5.x/protocols.rst
@@ -1 +1,205 @@
-.. include:: ../../../en/migration-guides/release-5.x/protocols.rst
+协议
+=========
+
+:link_to_translation:`en:[English]`
+
+.. _migration_guide_mbedtls:
+
+Mbed TLS
+--------
+
+在 ESP-IDF v5.0 版本中，`Mbed TLS <https://github.com/Mbed-TLS/mbedtls>`_ 已从 v2.x 版本更新到 v3.1.0 版本。
+
+更多有关 Mbed TLS 从 v2.x 版本迁移到 v3.0 或更高版本的详细信息，请参考 `官方指南 <https://github.com/espressif/mbedtls/blob/9bb5effc3298265f829878825d9bd38478e67514/docs/3.0-migration-guide.md>`__。
+
+重大更新（概述）
+~~~~~~~~~~~~~~~~~~~~
+
+增加私有结构体字段数量
+^^^^^^^^^^^^^^^^^^^^^^^^^^
+
+- 不再支持直接访问公共头文件中声明的结构体（ ``struct`` 类型）字段。
+- 当前版本下，访问公共头文件中声明的结构体字段需要使用特定的访问函数 (getter/setter)。另外，也可以用 ``MBEDTLS_PRIVATE`` 宏暂时代替，但不建议使用此种方法。
+- 更多详细信息，请参考 `官方指南 <https://github.com/espressif/mbedtls/blob/9bb5effc3298265f829878825d9bd38478e67514/docs/3.0-migration-guide.md#most-structure-fields-are-now-private>`__。
+
+
+SSL
+^^^
+- 不再支持 TLS 1.0、TLS 1.1 和 DTLS 1.0
+- 不再支持 SSL 3.0
+
+移除密码模块中的废弃函数
+^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
+
+- 更新了与 MD、SHA、RIPEMD、RNG、HMAC 模块相关的函数 ``mbedtls_*_ret()`` 的返回值，并将其重新命名，以取代未附加 ``_ret`` 的相应函数。
+- 更多详细信息，请参考 `官方指南 <https://github.com/espressif/mbedtls/blob/9bb5effc3298265f829878825d9bd38478e67514/docs/3.0-migration-guide.md#deprecated-functions-were-removed-from-hashing-modules>`__。
+
+
+废弃配置选项
+^^^^^^^^^^^^^^^^^^^^^^^^^
+下列为在此次更新中废弃的重要配置选项。与以下配置有关或是依赖于下列配置的相关配置也已相应废弃。
+
+- ``MBEDTLS_SSL_PROTO_SSL3``：原用于支持 SSL 3.0
+- ``MBEDTLS_SSL_PROTO_TLS1``：原用于支持 TLS 1.0
+- ``MBEDTLS_SSL_PROTO_TLS1_1``：原用于支持 TLS 1.1
+- ``MBEDTLS_SSL_PROTO_DTLS``：原用于支持 DTLS 1.1（当前版本仅支持 DTLS 1.2）
+- ``MBEDTLS_DES_C``：原用于支持 3DES 密码套件
+- ``MBEDTLS_RC4_MODE``：原用于支持基于 RC4 的密码套件
+
+.. note:: 上述仅列出了可通过 ``idf.py menuconfig`` 配置的主要选项。更多有关废弃选项的信息，请参考 `官方指南 <https://github.com/espressif/mbedtls/blob/9bb5effc3298265f829878825d9bd38478e67514/docs/3.0-migration-guide.md>`__。
+
+
+其他更新
+-------------
+
+禁用 Diffie-Hellman 密码交换模式
+~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
+
+为避免 `安全风险 <https://github.com/espressif/mbedtls/blob/9bb5effc3298265f829878825d9bd38478e67514/include/mbedtls/dhm.h#L20>`__，当前版本已默认禁用 Diffie-Hellman 密码交换模式。以下为相应的禁用配置项：
+
+- ``MBEDTLS_DHM_C``：原用于支持 Diffie-Hellman-Merkle 模块
+- ``MBEDTLS_KEY_EXCHANGE_DHE_PSK``：原用于支持 Diffie-Hellman 预共享密钥 (PSK) TLS 认证模式
+- ``MBEDTLS_KEY_EXCHANGE_DHE_RSA``：原用于支持带有前缀的密码套件 ``TLS-DHE-RSA-WITH-``
+
+.. note:: 在信号交换的初始步骤（即 ``client_hello``）中，服务器会在客户端提供的列表中选择一个密码。由于 DHE_PSK/DHE_RSA 密码已在本次更新中禁用，服务器将退回到一个替代密码。在极个别情况中，服务器不支持任何其他的代码，此时，初始步骤将失败。若要检索服务器所支持的密码列表，需要首先在客户端使用特定的密码连接服务器，可以使用 ``sslscan`` 等工具完成连接。
+
+从 X509 库中移除 ``certs`` 模块
+~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
+
+- mbedtls 3.1 不再支持 ``mbedtls/certs.h`` 头文件。大多数应用程序支持从包含列表中安全删除该头文件。
+
+对 ``esp_crt_bundle_set`` API 的重大更新
+~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
+
+- 更新后，调用 :cpp:func:`esp_crt_bundle_set()` API 需要一个额外的参数 ``bundle_size``。该 API 的返回类型也从 ``void`` 变为了 :cpp:type:`esp_err_t`。
+
+对 ``esp_ds_rsa_sign`` API 的重大更新
+~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
+
+- 更新后，调用 :cpp:func:`esp_ds_rsa_sign()` API 无需再使用参数 ``mode``。
+
+HTTPS 服务器
+------------
+
+重大更新（概述）
+~~~~~~~~~~~~~~~~~~~~~~~~~~
+
+更新 :cpp:type:`httpd_ssl_config_t` 结构体中持有不同证书的变量名。
+
+.. list::
+    * :cpp:member:`httpd_ssl_config::servercert`：原 ``cacert_pem``
+    * :cpp:member:`httpd_ssl_config::servercert_len`：原 ``cacert_len``
+    * :cpp:member:`httpd_ssl_config::cacert_pem`：原 ``client_verify_cert_pem``
+    * :cpp:member:`httpd_ssl_config::cacert_len`：原 ``client_verify_cert_len``
+
+:cpp:func:`httpd_ssl_stop` API 的返回类型从 ``void`` 变为了 :cpp:type:`esp_err_t`。
+
+ESP HTTPS OTA
+--------------
+
+重大更新（概述）
+~~~~~~~~~~~~~~~~~~~~~~~~~~
+
+- 函数 :cpp:func:`esp_https_ota` 现需以指向 :cpp:type:`esp_https_ota_config_t` 的指针作为参数，而非之前的指向 :cpp:type:`esp_http_client_config_t` 的指针。
+
+
+ESP-TLS
+--------------
+
+重大更新（概述）
+~~~~~~~~~~~~~~~~~~~~~~~~~~
+
+私有化 ``esp_tls_t`` 结构体
+^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
+
+更新后，:cpp:type:`esp_tls_t` 已完全私有化，用户无法直接访问其内部结构。之前需要通过 ESP-TLS 句柄获得的必要数据，现在可由对应的 getter/setter 函数获取。如需特定功能的 getter/setter 函数，请在 ESP-IDF 的 `Issue 板块 <https://github.com/espressif/esp-adf/issues>`__ 提出。
+
+
+下列为新增的 getter/setter 函数：
+
+.. list::
+    * :cpp:func:`esp_tls_get_ssl_context`：从 ESP-TLS 句柄获取底层 ssl 栈的 ssl 上下文。
+
+废弃函数及推荐的替代函数
+^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^
+下表总结了在 ESP-IDF v5.0 中废弃的函数以及相应的替代函数。
+
+.. list-table::
+   :widths: 50 50
+   :header-rows: 1
+
+   * - 废弃函数
+     - 替代函数
+   * - ``esp_tls_conn_new()``
+     - :cpp:func:`esp_tls_conn_new_sync`
+   * - ``esp_tls_conn_delete()``
+     - :cpp:func:`esp_tls_conn_destroy`
+
+- 函数 :cpp:func:`esp_tls_conn_http_new` 现已废弃。请使用替代函数 :cpp:func:`esp_tls_conn_http_new_sync` （或其异步函数 :cpp:func:`esp_tls_conn_http_new_async` ）。请注意，使用替代函数时，需要额外的参数 :cpp:type:`esp_tls_t`，此参数必须首先通过 :cpp:func:`esp_tls_init` 函数进行初始化。
+
+HTTP 服务器
+-----------
+
+重大更新（概述）
+~~~~~~~~~~~~~~~~~~~~~~~~~~
+
+-  ``esp_http_server`` 现不再支持 ``http_server.h`` 头文件。请使用 ``esp_http_server.h``。
+
+ESP HTTP 客户端
+---------------
+
+重大更新（概述）
+~~~~~~~~~~~~~~~~~~~~~~~~~~
+
+- 函数 :cpp:func:`esp_http_client_read` 和 :cpp:func:`esp_http_client_fetch_headers` 现在会返回额外的返回值 ``-ESP_ERR_HTTP_EAGAIN`` 用于处理超时错误，即数据准备好前就已调用超时的情况。
+
+
+TCP 传输
+-------------
+
+重大更新（概述）
+~~~~~~~~~~~~~~~~~~~~~~~~~~
+
+- 更新后，出现连接超时的情况时，函数 :cpp:func:`esp_transport_read` 将返回 ``0``，对其他错误则返回 ``< 0``。请参考 :cpp:enum:`esp_tcp_transport_err_t`，查看所有可能的返回值。
+
+
+MQTT 客户端
+-----------
+
+重大更新（概述）
+~~~~~~~~~~~~~~~~~~~~~~~~~~
+
+- :cpp:type:`esp_mqtt_client_config_t` 的所有字段都分组存放在子结构体中。
+
+以下为较为常用的配置选项：
+
+- 通过 :cpp:member:`esp_mqtt_client_config_t::broker::address::uri` 配置 MQTT Broker
+- 通过 :cpp:member:`esp_mqtt_client_config_t::broker::verification` 配置 MQTT Broker 身份验证的相关安全问题
+- 通过 :cpp:member:`esp_mqtt_client_config_t::credentials::username` 配置客户端用户名
+
+
+ESP-Modbus
+----------
+
+重大更新（概述）
+~~~~~~~~~~~~~~~~~~~~~~~~~~
+
+本次更新从 ESP-IDF 中移除了组件 ``freemodbus``，该组件已作为一个独立组件受到支持。可前往如下的独立仓库，查看更多有关 ``ESP-Modbus`` 的信息：
+
+* `GitHub 中的 ESP-Modbus 组件 <https://www.github.com/espressif/esp-modbus>`__
+
+在新版应用程序中， ``main`` 组件文件夹应包括组件管理器清单文件 ``idf_component.yml``，如下所示：
+
+.. code-block:: text
+
+  dependencies:
+    espressif/esp-modbus:
+      version: "^1.0"
+
+可以前往 `组件管理器注册表 <https://components.espressif.com/component/espressif/esp-modbus>`__ 找到 ``ESP-Modbus`` 组件。更多有关如何设置组件管理器的信息，请参考 `组件管理器文档 <https://docs.espressif.com/projects/esp-idf/en/latest/esp32/api-guides/tools/idf-component-manager.html>`__。
+
+对于使用 ESP-IDF v4.x 及以后版本的应用程序，需要通过添加组件管理器清单文件 ``idf_component.yml`` 拉取新版 ``ESP-Modbus`` 组件。同时，在编译时，应去掉已过时的 ``freemodbus`` 组件。此项操作可通过项目 ``CMakeLists.txt`` 中的以下语句实现：
+
+.. code-block:: cmake
+
+  set(EXCLUDE_COMPONENTS freemodbus)

From e03a33733710923ad308104c1537e90abbb9c15d Mon Sep 17 00:00:00 2001
From: daiziyan <daiziyan@madcowdeMacBook-Air-96.local>
Date: Wed, 21 Sep 2022 14:46:55 +0800
Subject: [PATCH 540/665] docs: updated CN trans for building-openocd-macos

---
 .../api-guides/jtag-debugging/building-openocd-macos.rst     | 5 +++++
 1 file changed, 5 insertions(+)

diff --git a/docs/zh_CN/api-guides/jtag-debugging/building-openocd-macos.rst b/docs/zh_CN/api-guides/jtag-debugging/building-openocd-macos.rst
index e6060607f5..96f0868be1 100644
--- a/docs/zh_CN/api-guides/jtag-debugging/building-openocd-macos.rst
+++ b/docs/zh_CN/api-guides/jtag-debugging/building-openocd-macos.rst
@@ -41,6 +41,11 @@ MacOS 环境下从源码编译 OpenOCD
 .. note::
 
     * 如果发生错误，请解决后再次尝试编译，直到 ``make`` 成功为止。
+    * 发生 ``Unknown command 'raggedright'`` 错误可能是因为安装的 ``texinfo`` 版本不对，或是由于没有将其添加到 PATH 路径。为了解决该问题，在运行 ``./bootstrap`` 前，请先运行如下命令确保安装合适版本的 ``texinfo`` 并将其添加到 PATH 路径::
+
+        brew install texinfo
+        export PATH=/usr/local/opt/texinfo/bin:$PATH
+
     * 如果 OpenOCD 存在子模块问题，请 ``cd`` 到 ``openocd-esp32`` 目录，并输入 ``git submodule update --init`` 命令。
     * 如果 ``./configure`` 成功运行，JTAG 被使能的信息会被打印在 ``OpenOCD configuration summary`` 下面。
     * 如果您的设备信息未显示在日志中，请根据 ``../openocd-esp32/doc/INSTALL.txt`` 文中的描述使用 ``./configure`` 启用它。

From 0d9d4f60df699612e4cb73cb10984add38a71c43 Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Wed, 21 Sep 2022 13:20:19 +0800
Subject: [PATCH 541/665] freertos: Add unit test utilities

This commit adds "freertos_test_utils.h/c" that contains utility functions
used in FreeRTOS unit tests.
---
 components/freertos/test/CMakeLists.txt       |  3 +-
 .../test/integration/freertos_test_utils.c    | 72 +++++++++++++++++++
 .../test/integration/freertos_test_utils.h    | 32 +++++++++
 3 files changed, 106 insertions(+), 1 deletion(-)
 create mode 100644 components/freertos/test/integration/freertos_test_utils.c
 create mode 100644 components/freertos/test/integration/freertos_test_utils.h

diff --git a/components/freertos/test/CMakeLists.txt b/components/freertos/test/CMakeLists.txt
index f7958de644..ac4364d633 100644
--- a/components/freertos/test/CMakeLists.txt
+++ b/components/freertos/test/CMakeLists.txt
@@ -1,7 +1,8 @@
 # For refactored FreeRTOS unit tests, we need to support #include "xxx.h" of FreeRTOS headers
 idf_component_get_property(FREERTOS_ORIG_INCLUDE_PATH freertos ORIG_INCLUDE_PATH)
 
-idf_component_register(SRC_DIRS integration/event_groups
+idf_component_register(SRC_DIRS integration     # For freertos_test_utils.c
+                                integration/event_groups
                                 integration/queue
                                 integration/stream_buffer
                                 integration/tasks
diff --git a/components/freertos/test/integration/freertos_test_utils.c b/components/freertos/test/integration/freertos_test_utils.c
new file mode 100644
index 0000000000..80ba37c788
--- /dev/null
+++ b/components/freertos/test/integration/freertos_test_utils.c
@@ -0,0 +1,72 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "FreeRTOS.h"
+#include "semphr.h"
+#include "freertos_test_utils.h"
+
+#if ( configNUM_CORES > 1 )
+
+    typedef struct {
+        const TestFunction_t pxTestCode;
+        void * const pvTestCodeArg;
+        const SemaphoreHandle_t xTaskDoneSem;
+    } TestArgs_t;
+
+    static void test_func_task( void * pvParameters )
+    {
+        TestArgs_t * pxTestArgs = ( TestArgs_t * ) pvParameters;
+        /* Call the test function */
+        pxTestArgs->pxTestCode( pxTestArgs->pvTestCodeArg );
+        /* Indicate completion to the creation task and wait to be deleted. */
+        xSemaphoreGive( pxTestArgs->xTaskDoneSem );
+        vTaskSuspend( NULL );
+    }
+
+    void vTestOnAllCores( TestFunction_t pxTestCode, void * pvTestCodeArg, uint32_t ulStackDepth, UBaseType_t uxPriority )
+    {
+        SemaphoreHandle_t xTaskDoneSem = xSemaphoreCreateCounting( configNUM_CORES, 0 );
+        TaskHandle_t xTaskHandles[ configNUM_CORES ];
+        TestArgs_t xTestArgs = {
+            .pxTestCode = pxTestCode,
+            .pvTestCodeArg = pvTestCodeArg,
+            .xTaskDoneSem = xTaskDoneSem,
+        };
+
+        /* Create a separate task on each core to run the test function */
+        for( BaseType_t xCoreID = 0; xCoreID < configNUM_CORES; xCoreID++ ) {
+            #if ( CONFIG_FREERTOS_SMP == 1 )
+                xTaskCreateAffinitySet( test_func_task,
+                                        "task",
+                                        ulStackDepth,
+                                        ( void * ) &xTestArgs,
+                                        uxPriority,
+                                        ( UBaseType_t ) ( 1 << xCoreID ),
+                                        &( xTaskHandles[ xCoreID ] ) );
+            #else
+                xTaskCreatePinnedToCore( test_func_task,
+                                         "task",
+                                         ulStackDepth,
+                                         ( void * ) &xTestArgs,
+                                         uxPriority,
+                                         &( xTaskHandles[ xCoreID ] ),
+                                         xCoreID );
+            #endif
+        }
+
+        /* Wait for each tasks to complete test */
+        for( BaseType_t xCoreID = 0; xCoreID < configNUM_CORES; xCoreID++ ) {
+            xSemaphoreTake( xTaskDoneSem, portMAX_DELAY );
+        }
+
+        /* Cleanup */
+        for( BaseType_t xCoreID = 0; xCoreID < configNUM_CORES; xCoreID++ ) {
+            vTaskDelete( xTaskHandles[ xCoreID ] );
+        }
+        vSemaphoreDelete( xTaskDoneSem );
+    }
+
+#endif /* ( configNUM_CORES > 1 ) */
diff --git a/components/freertos/test/integration/freertos_test_utils.h b/components/freertos/test/integration/freertos_test_utils.h
new file mode 100644
index 0000000000..fee7259d21
--- /dev/null
+++ b/components/freertos/test/integration/freertos_test_utils.h
@@ -0,0 +1,32 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <stdint.h>
+#include "FreeRTOS.h"
+
+#if ( configNUM_CORES > 1 )
+
+    /**
+     * @brief Prototype for test function.
+     *
+     * A test function can be passed to vTestOnAllCores() which will run the test function from a task on each core.
+     */
+    typedef void (* TestFunction_t)( void * );
+
+    /**
+     * @brief Run a test function on each core
+     *
+     * This function will internally create a task pinned to each core, where each task will call the provided test
+     * function. This function will block until all cores finish executing the test function.
+     *
+     * @param pxTestCode Test function
+     * @param pvTestCodeArg Argument provided to test function
+     * @param ulStackDepth Stack depth of the created tasks
+     * @param uxPriority Priority of the created tasks
+     */
+    void vTestOnAllCores( TestFunction_t pxTestCode, void * pvTestCodeArg, uint32_t ulStackDepth, UBaseType_t uxPriority );
+
+#endif /* ( configNUM_CORES > 1 ) */

From 193e30bbf7cb452caadcee3cd38cb0232ebb6e9f Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Wed, 21 Sep 2022 13:24:14 +0800
Subject: [PATCH 542/665] freertos: Rename vTaskDelayUntil unit test file

---
 .../tasks/{test_freertos_task_delay_until.c => test_task_delay.c} | 0
 1 file changed, 0 insertions(+), 0 deletions(-)
 rename components/freertos/test/integration/tasks/{test_freertos_task_delay_until.c => test_task_delay.c} (100%)

diff --git a/components/freertos/test/integration/tasks/test_freertos_task_delay_until.c b/components/freertos/test/integration/tasks/test_task_delay.c
similarity index 100%
rename from components/freertos/test/integration/tasks/test_freertos_task_delay_until.c
rename to components/freertos/test/integration/tasks/test_task_delay.c

From aaf7547665d1c03a0cade4bbbbd6023718100603 Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Wed, 21 Sep 2022 13:25:05 +0800
Subject: [PATCH 543/665] freertos: Refactor vTaskDelay() and vTaskDelayUntil()
 unit tests

This commit refactors the existing vTaskDelayUntil() unit test according to
the FreeRTOS unit test guidelines, and adds a new vTaskDelay() unit test.
---
 .../freertos/test/integration/portTestMacro.h |   7 +-
 .../test/integration/tasks/test_task_delay.c  | 198 +++++++++++++-----
 2 files changed, 146 insertions(+), 59 deletions(-)

diff --git a/components/freertos/test/integration/portTestMacro.h b/components/freertos/test/integration/portTestMacro.h
index 42bfb2662c..f46a2048aa 100644
--- a/components/freertos/test/integration/portTestMacro.h
+++ b/components/freertos/test/integration/portTestMacro.h
@@ -5,9 +5,12 @@
  */
 
 #include "test_utils.h"
-#include "esp_cpu.h"
 
 #define configTEST_DEFAULT_STACK_SIZE               4096
 #define configTEST_UNITY_TASK_PRIORITY              UNITY_FREERTOS_PRIORITY
 
-#define portTEST_GET_TIME()                         ((UBaseType_t) esp_cpu_get_cycle_count())
+#define portTEST_REF_CLOCK_TYPE                     uint32_t
+#define portTEST_REF_CLOCK_INIT()                   ref_clock_init()
+#define portTEST_REF_CLOCK_DEINIT()                 ref_clock_deinit()
+#define portTEST_REF_CLOCK_GET_TIME()               ((uint32_t) ref_clock_get())
+#define portTEST_TICKS_TO_REF_CLOCK(ticks)          ((ticks) * (1000000/configTICK_RATE_HZ))
diff --git a/components/freertos/test/integration/tasks/test_task_delay.c b/components/freertos/test/integration/tasks/test_task_delay.c
index 921427e8ea..9a54db40b5 100644
--- a/components/freertos/test/integration/tasks/test_task_delay.c
+++ b/components/freertos/test/integration/tasks/test_task_delay.c
@@ -4,76 +4,160 @@
  * SPDX-License-Identifier: Apache-2.0
  */
 
+#include "FreeRTOS.h"
+#include "task.h"
+#include "semphr.h"
+#include "unity.h"
+#include "freertos_test_utils.h"
+#include "portTestMacro.h"
+
+/* ------------------------------------------------------------------------------------------------------------------ */
+
 /*
- Test for FreeRTOS vTaskDelayUntil() function by comparing the delay period of
- the function to comparing it to ref clock.
+Test vTaskDelay
+
+Purpose:
+    - Test that vTaskDelay is accurate
+Procedure:
+    - The test contains TEST_VTASKDELAY_ITERATIONS number of iterations. For each iteration...
+        - vTaskDelay(1) to align to next tick boundary
+        - Store current tick count and current time (using ref clock)
+        - vTaskDelay for TEST_VTASKDELAY_TICKS
+        - Get post delay tick count and ref clock time
+    - For single core, run the test directly from the UnityTask
+    - For SMP, run the test once on each core (using vTestOnAllCores())
+Expected:
+    - The elapsed ticks should be TEST_VTASKDELAY_TICKS, with 1 tick of error allowed (in case ref clock functions last
+      long enough to cross a tick boundary).
+    - The elapsed time should be equivalent to TEST_VTASKDELAY_TICKS tick periods, with 1 tick period of error allowed
+      (in case ref clock functions last longer that a tick period).
 */
 
-#include <stdio.h>
-#include <stdlib.h>
-#include "freertos/FreeRTOS.h"
-#include "freertos/task.h"
-#include "freertos/semphr.h"
-#include "unity.h"
-#include "test_utils.h"
+#if ( INCLUDE_vTaskDelay == 1 )
 
-#define TSK_PRIORITY    (UNITY_FREERTOS_PRIORITY + 1)
+#define TEST_VTASKDELAY_TICKS           5   // Number of ticks to delay in test
+#define TEST_VTASKDELAY_ITERATIONS      5   // Number of iterations in test
 
-#define NO_OF_CYCLES    5
-#define NO_OF_TASKS_PER_CORE 2
-#define TICKS_TO_DELAY 10
-#define TICK_RATE   configTICK_RATE_HZ
-#define TICK_PERIOD_US (1000000/TICK_RATE)
-#define IDEAL_DELAY_PERIOD_MS  ((1000*TICKS_TO_DELAY)/TICK_RATE)
-#define IDEAL_DELAY_PERIOD_US   (IDEAL_DELAY_PERIOD_MS*1000)
-
-#define TICKS_TO_MS(x)  (((x)*1000)/TICK_RATE)
-#define REF_TO_ROUND_MS(x)    (((x)+500)/1000)
-
-static SemaphoreHandle_t task_delete_semphr;
-
-static void delaying_task(void* arg)
+static void test_vTaskDelay(void *arg)
 {
-    uint64_t ref_prev, ref_current;
-    TickType_t last_wake_time;
-    TickType_t ticks_before_delay;
+    for (int i = 0; i < TEST_VTASKDELAY_ITERATIONS; i++) {
+        TickType_t tick_start, tick_end;
+        portTEST_REF_CLOCK_TYPE ref_clock_start, ref_clock_end;
 
-    vTaskDelay(1);  //Delay until next tick to synchronize operations to tick boundaries
+        /* Delay until the next tick boundary */
+        vTaskDelay(1);
 
-    last_wake_time = xTaskGetTickCount();
-    ticks_before_delay = last_wake_time;
-    ref_prev = ref_clock_get();
+        /* Get the current tick count and ref clock time */
+        tick_start = xTaskGetTickCount();
+        ref_clock_start = portTEST_REF_CLOCK_GET_TIME();
 
-    for(int i = 0; i < NO_OF_CYCLES; i++){
-        //Delay of TICKS_TO_DELAY
-        vTaskDelayUntil(&last_wake_time, TICKS_TO_DELAY);
-        //Get current ref clock
-        TEST_ASSERT_EQUAL(IDEAL_DELAY_PERIOD_MS, TICKS_TO_MS(xTaskGetTickCount() - ticks_before_delay));
-        ref_current = ref_clock_get();
-        TEST_ASSERT_UINT32_WITHIN(TICK_PERIOD_US, IDEAL_DELAY_PERIOD_US, (uint32_t)(ref_current - ref_prev));
-        ref_prev = ref_current;
-        ticks_before_delay = last_wake_time;
+        vTaskDelay(TEST_VTASKDELAY_TICKS);
+
+        /* Get the post delay tick count and ref clock time */
+        tick_end = xTaskGetTickCount();
+        ref_clock_end = portTEST_REF_CLOCK_GET_TIME();
+
+        /* Check that elapsed ticks and ref clock is accurate. We allow 1 tick of error in case vTaskDelay() was called
+         * right before/after the tick boundary. */
+        #if ( configUSE_16_BIT_TICKS == 1 )
+            TEST_ASSERT_UINT16_WITHIN(1, TEST_VTASKDELAY_TICKS, tick_end - tick_start);
+        #else
+            TEST_ASSERT_UINT32_WITHIN(1, TEST_VTASKDELAY_TICKS, tick_end - tick_start);
+        #endif
+        TEST_ASSERT_UINT32_WITHIN(portTEST_TICKS_TO_REF_CLOCK(1),
+                                  portTEST_TICKS_TO_REF_CLOCK(TEST_VTASKDELAY_TICKS),
+                                  ref_clock_end - ref_clock_start);
     }
-
-    //Delete Task after prescribed number of cycles
-    xSemaphoreGive(task_delete_semphr);
-    vTaskDelete(NULL);
 }
 
-TEST_CASE("Test vTaskDelayUntil", "[freertos]")
+TEST_CASE("Tasks: Test vTaskDelay", "[freertos]")
 {
-    task_delete_semphr = xQueueCreateCountingSemaphore(NO_OF_TASKS_PER_CORE*portNUM_PROCESSORS, 0);
-    ref_clock_init();
+    portTEST_REF_CLOCK_INIT();
 
-    for(int i = 0; i < portNUM_PROCESSORS; i++){
-        xTaskCreatePinnedToCore(delaying_task, "delay_pinned", 1024, NULL, TSK_PRIORITY, NULL, i);
-        xTaskCreatePinnedToCore(delaying_task, "delay_no_aff", 1024, NULL, TSK_PRIORITY, NULL, tskNO_AFFINITY);
-    }
+    #if ( configNUM_CORES > 1 )
+        vTestOnAllCores(test_vTaskDelay, NULL, configTEST_DEFAULT_STACK_SIZE, configTEST_UNITY_TASK_PRIORITY - 1);
+    #else
+        /* Test vTaskDelay directly on the current core */
+        test_vTaskDelay(NULL);
+    #endif
 
-    for(int i = 0; i < NO_OF_TASKS_PER_CORE*portNUM_PROCESSORS; i++){
-        xSemaphoreTake(task_delete_semphr, portMAX_DELAY);
-    }
-    //Cleanup
-    vSemaphoreDelete(task_delete_semphr);
-    ref_clock_deinit();
+    portTEST_REF_CLOCK_DEINIT();
 }
+
+#endif /* ( INCLUDE_vTaskDelay == 1 ) */
+
+/* ------------------------------------------------------------------------------------------------------------------ */
+
+/*
+Test vTaskDelayUntil
+
+Purpose:
+    - Test that vTaskDelayUntil is accurate
+Procedure:
+    - The test contains TEST_VTASKDELAYUNTIL_ITERATIONS number of iterations. For each iteration...
+        - vTaskDelay(1) to align to next tick boundary
+        - Store current tick count and current time (using ref clock)
+        - Call vTaskDelayUntil() for TEST_VTASKDELAYUNTIL_TICKS, using the stored tick count as the previous wake time
+        - Get post delay tick count and ref clock time
+    - For single core, run the test directly from the UnityTask
+    - For SMP, run the test once on each core (using vTestOnAllCores())
+Expected:
+    - The elapsed ticks should be exactly TEST_VTASKDELAYUNTIL_TICKS since vTaskDelayUntil() is relative to the previous
+      wake time
+    - The elapsed time should be equivalent to TEST_VTASKDELAYUNTIL_TICKS tick periods, with 1 tick period of error
+      allowed (in case ref clock functions last longer that a tick period).
+*/
+
+#if ( INCLUDE_xTaskDelayUntil == 1 )
+
+#define TEST_VTASKDELAYUNTIL_TICKS              5   // Number of ticks to delay in test
+#define TEST_VTASKDELAYUNTIL_ITERATIONS         5   // Number of iterations in test
+
+static void test_vTaskDelayUntil(void *arg)
+{
+    /* Delay until the next tick boundary */
+    vTaskDelay(1);
+
+    for (int i = 0; i < TEST_VTASKDELAYUNTIL_ITERATIONS; i++) {
+        TickType_t tick_start, tick_end, last_wake_tick;
+        portTEST_REF_CLOCK_TYPE ref_clock_start, ref_clock_end;
+
+        /* Get the current tick count and ref clock time */
+        tick_start = xTaskGetTickCount();
+        last_wake_tick = tick_start;
+        ref_clock_start = portTEST_REF_CLOCK_GET_TIME();
+
+        vTaskDelayUntil(&last_wake_tick, TEST_VTASKDELAYUNTIL_TICKS);
+
+        /* Get the post delay tick count and ref clock time */
+        tick_end = xTaskGetTickCount();
+        ref_clock_end = portTEST_REF_CLOCK_GET_TIME();
+
+        /* Check that the elapsed ticks is accurate. Elapsed ticks should be exact as vTaskDelayUntil() executes a
+         * delay relative to last_wake_tick. */
+        TEST_ASSERT_EQUAL(TEST_VTASKDELAYUNTIL_TICKS, tick_end - tick_start);
+        TEST_ASSERT_EQUAL(tick_end, last_wake_tick);
+
+        /* Check that the elapsed ref clock time is accurate. We allow 1 tick time worth of error to account for the
+         * the execution time of the ref clock functions. */
+        TEST_ASSERT_UINT32_WITHIN(portTEST_TICKS_TO_REF_CLOCK(1),
+                                  portTEST_TICKS_TO_REF_CLOCK(TEST_VTASKDELAYUNTIL_TICKS),
+                                  ref_clock_end - ref_clock_start);
+    }
+}
+
+TEST_CASE("Tasks: Test vTaskDelayUntil", "[freertos]")
+{
+    portTEST_REF_CLOCK_INIT();
+
+    #if ( configNUM_CORES > 1 )
+        vTestOnAllCores(test_vTaskDelayUntil, NULL, configTEST_DEFAULT_STACK_SIZE, configTEST_UNITY_TASK_PRIORITY - 1);
+    #else
+        /* Test vTaskDelay directly on the current core */
+        test_vTaskDelayUntil(NULL);
+    #endif
+
+    portTEST_REF_CLOCK_DEINIT();
+}
+
+#endif /* ( INCLUDE_xTaskDelayUntil == 1 ) */

From a3fd6d1070312ae111003a04f50a56efbaab1769 Mon Sep 17 00:00:00 2001
From: Harshit Malpani <harshit.malpani@espressif.com>
Date: Wed, 14 Sep 2022 11:06:40 +0530
Subject: [PATCH 544/665] esp_http_server: Add linger in httpd_config_t

Closes: https://github.com/espressif/esp-idf/issues/9514
---
 components/esp_http_server/include/esp_http_server.h | 5 +++++
 components/esp_http_server/src/httpd_sess.c          | 7 +++++++
 2 files changed, 12 insertions(+)

diff --git a/components/esp_http_server/include/esp_http_server.h b/components/esp_http_server/include/esp_http_server.h
index be9d0d9cd3..9523918c1b 100644
--- a/components/esp_http_server/include/esp_http_server.h
+++ b/components/esp_http_server/include/esp_http_server.h
@@ -40,6 +40,8 @@ initializer that should be kept in sync
         .global_user_ctx_free_fn = NULL,                \
         .global_transport_ctx = NULL,                   \
         .global_transport_ctx_free_fn = NULL,           \
+        .enable_so_linger = false,                      \
+        .linger_timeout = 0,                            \
         .open_fn = NULL,                                \
         .close_fn = NULL,                               \
         .uri_match_fn = NULL                            \
@@ -185,6 +187,9 @@ typedef struct httpd_config {
      */
     httpd_free_ctx_fn_t global_transport_ctx_free_fn;
 
+    bool enable_so_linger;  /*!< bool to enable/disable linger */
+    int linger_timeout;     /*!< linger timeout (in seconds) */
+
     /**
      * Custom session opening callback.
      *
diff --git a/components/esp_http_server/src/httpd_sess.c b/components/esp_http_server/src/httpd_sess.c
index 04aa8d937c..2681ca19f6 100644
--- a/components/esp_http_server/src/httpd_sess.c
+++ b/components/esp_http_server/src/httpd_sess.c
@@ -354,6 +354,13 @@ void httpd_sess_delete(struct httpd_data *hd, struct sock_db *session)
     }
 
     ESP_LOGD(TAG, LOG_FMT("fd = %d"), session->fd);
+    if (hd->config.enable_so_linger) {
+        struct linger so_linger = {
+            .l_onoff = true,
+            .l_linger = hd->config.linger_timeout,
+        };
+        setsockopt(session->fd, SOL_SOCKET, SO_LINGER, &so_linger, sizeof(struct linger));
+    }
 
     // Call close function if defined
     if (hd->config.close_fn) {

From 10eacf0360f897a7712ea68cb3fa3af9717a3513 Mon Sep 17 00:00:00 2001
From: Roshan Bangar <roshan.bangar@espressif.com>
Date: Tue, 6 Sep 2022 18:49:28 +0530
Subject: [PATCH 545/665] Nimble: Add example for periodic adv/sync

---
 examples/bluetooth/.build-test-rules.yml      |  12 +
 .../nimble/ble_periodic_adv/CMakeLists.txt    |   7 +
 .../nimble/ble_periodic_adv/README.md         |  75 ++++++
 .../ble_periodic_adv/main/CMakeLists.txt      |   4 +
 .../ble_periodic_adv/main/Kconfig.projbuild   |  15 ++
 .../nimble/ble_periodic_adv/main/main.c       | 221 ++++++++++++++++++
 .../nimble/ble_periodic_adv/main/patterns.h   | 173 ++++++++++++++
 .../ble_periodic_adv/main/periodic_adv.h      |  25 ++
 .../ble_periodic_adv/sdkconfig.defaults       |  15 ++
 .../nimble/ble_periodic_sync/CMakeLists.txt   |   6 +
 .../nimble/ble_periodic_sync/README.md        |  84 +++++++
 .../ble_periodic_sync/main/CMakeLists.txt     |   2 +
 .../ble_periodic_sync/main/Kconfig.projbuild  |   8 +
 .../nimble/ble_periodic_sync/main/main.c      | 204 ++++++++++++++++
 .../ble_periodic_sync/main/periodic_sync.h    |  26 +++
 .../ble_periodic_sync/sdkconfig.defaults      |  15 ++
 16 files changed, 892 insertions(+)
 create mode 100644 examples/bluetooth/nimble/ble_periodic_adv/CMakeLists.txt
 create mode 100644 examples/bluetooth/nimble/ble_periodic_adv/README.md
 create mode 100644 examples/bluetooth/nimble/ble_periodic_adv/main/CMakeLists.txt
 create mode 100644 examples/bluetooth/nimble/ble_periodic_adv/main/Kconfig.projbuild
 create mode 100644 examples/bluetooth/nimble/ble_periodic_adv/main/main.c
 create mode 100644 examples/bluetooth/nimble/ble_periodic_adv/main/patterns.h
 create mode 100644 examples/bluetooth/nimble/ble_periodic_adv/main/periodic_adv.h
 create mode 100644 examples/bluetooth/nimble/ble_periodic_adv/sdkconfig.defaults
 create mode 100644 examples/bluetooth/nimble/ble_periodic_sync/CMakeLists.txt
 create mode 100644 examples/bluetooth/nimble/ble_periodic_sync/README.md
 create mode 100644 examples/bluetooth/nimble/ble_periodic_sync/main/CMakeLists.txt
 create mode 100644 examples/bluetooth/nimble/ble_periodic_sync/main/Kconfig.projbuild
 create mode 100644 examples/bluetooth/nimble/ble_periodic_sync/main/main.c
 create mode 100644 examples/bluetooth/nimble/ble_periodic_sync/main/periodic_sync.h
 create mode 100644 examples/bluetooth/nimble/ble_periodic_sync/sdkconfig.defaults

diff --git a/examples/bluetooth/.build-test-rules.yml b/examples/bluetooth/.build-test-rules.yml
index 217d571da1..e3e0f2458e 100644
--- a/examples/bluetooth/.build-test-rules.yml
+++ b/examples/bluetooth/.build-test-rules.yml
@@ -99,6 +99,18 @@ examples/bluetooth/nimble/ble_l2cap_coc:
       temporary: true
       reason: the other targets are not tested yet
 
+examples/bluetooth/nimble/ble_periodic_adv:
+  enable:
+    - if: IDF_TARGET in ["esp32c2", "esp32c3", "esp32s3"]
+      temporary: true
+      reason: the other targets are not tested yet
+
+examples/bluetooth/nimble/ble_periodic_sync:
+  enable:
+    - if: IDF_TARGET in ["esp32c2", "esp32c3", "esp32s3"]
+      temporary: true
+      reason: the other targets are not tested yet
+
 examples/bluetooth/nimble/ble_phy:
   enable:
     - if: IDF_TARGET in ["esp32c2", "esp32c3", "esp32s3"]
diff --git a/examples/bluetooth/nimble/ble_periodic_adv/CMakeLists.txt b/examples/bluetooth/nimble/ble_periodic_adv/CMakeLists.txt
new file mode 100644
index 0000000000..a143c9dd24
--- /dev/null
+++ b/examples/bluetooth/nimble/ble_periodic_adv/CMakeLists.txt
@@ -0,0 +1,7 @@
+# The following lines of boilerplate have to be in your project's
+# CMakeLists in this exact order for cmake to work correctly
+cmake_minimum_required(VERSION 3.16)
+set(EXTRA_COMPONENT_DIRS ${CMAKE_CURRENT_LIST_DIR}/../common/nimble_peripheral_utils)
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+project(ble_periodic_adv)
diff --git a/examples/bluetooth/nimble/ble_periodic_adv/README.md b/examples/bluetooth/nimble/ble_periodic_adv/README.md
new file mode 100644
index 0000000000..58d6b24d7e
--- /dev/null
+++ b/examples/bluetooth/nimble/ble_periodic_adv/README.md
@@ -0,0 +1,75 @@
+| Supported Targets | ESP32-C2 | ESP32-C3 | ESP32-S3 |
+| ----------------- | -------- | -------- | -------- |
+
+# BLE Periodic Advertiser Example
+
+(See the README.md file in the upper level 'examples' directory for more information about examples.)
+
+This example starts periodic advertising with non resolvable private address.
+
+It uses Bluetooth controller and NimBLE stack based BLE host.
+
+This example aims at understanding periodic advertisement and  related NimBLE APIs.
+
+
+To test this demo, any BLE Periodic Sync app can be used.
+
+
+Note :
+
+* Make sure to run `python -m pip install --user -r $IDF_PATH/requirements.txt -r $IDF_PATH/tools/ble/requirements.txt` to install the dependency packages needed.
+* Currently this Python utility is only supported on Linux (BLE communication is via BLuez + DBus).
+
+## How to Use Example
+
+Before project configuration and build, be sure to set the correct chip target using:
+
+```bash
+idf.py set-target <chip_name>
+```
+
+### Configure the project
+
+Open the project configuration menu: 
+
+```bash
+idf.py menuconfig
+```
+
+In the `Example Configuration` menu:
+
+* Select I/O capabilities of device from `Example Configuration --> I/O Capability`, default is `Just_works`.
+
+### Build and Flash
+
+Run `idf.py -p PORT flash monitor` to build, flash and monitor the project.
+
+(To exit the serial monitor, type ``Ctrl-]``.)
+
+See the [Getting Started Guide](https://idf.espressif.com/) for full steps to configure and use ESP-IDF to build projects.
+
+## Example Output
+
+There is this console output when periodic_adv is started:
+
+```
+I (313) BTDM_INIT: BT controller compile version [2ee0168]
+I (313) phy_init: phy_version 912,d001756,Jun  2 2022,16:28:07
+I (353) system_api: Base MAC address is not set
+I (353) system_api: read default base MAC address from EFUSE
+I (353) BTDM_INIT: Bluetooth MAC: 84:f7:03:08:14:8e
+
+I (363) NimBLE_BLE_PERIODIC_ADV: BLE Host Task Started
+I (373) NimBLE: Device Address: 
+I (373) NimBLE: d0:42:3a:95:84:05
+I (373) NimBLE: 
+
+I (383) NimBLE: instance 1 started (periodic)
+```
+
+## Note
+* Periodic sync transfer is not implemented for now.
+
+## Troubleshooting
+
+For any technical queries, please open an [issue](https://github.com/espressif/esp-idf/issues) on GitHub. We will get back to you soon.
diff --git a/examples/bluetooth/nimble/ble_periodic_adv/main/CMakeLists.txt b/examples/bluetooth/nimble/ble_periodic_adv/main/CMakeLists.txt
new file mode 100644
index 0000000000..023dd5e462
--- /dev/null
+++ b/examples/bluetooth/nimble/ble_periodic_adv/main/CMakeLists.txt
@@ -0,0 +1,4 @@
+set(srcs "main.c")
+
+idf_component_register(SRCS "${srcs}"
+                    INCLUDE_DIRS ".")
diff --git a/examples/bluetooth/nimble/ble_periodic_adv/main/Kconfig.projbuild b/examples/bluetooth/nimble/ble_periodic_adv/main/Kconfig.projbuild
new file mode 100644
index 0000000000..3dca6ecbf7
--- /dev/null
+++ b/examples/bluetooth/nimble/ble_periodic_adv/main/Kconfig.projbuild
@@ -0,0 +1,15 @@
+menu "Example Configuration"
+
+    config EXAMPLE_EXTENDED_ADV
+        bool
+        default y if SOC_ESP_NIMBLE_CONTROLLER
+        prompt "Enable Extended Adv"
+        help
+            Use this option to enable extended advertising in the example
+
+    config EXAMPLE_RANDOM_ADDR
+        bool
+        prompt "Advertise RANDOM Address"
+        help
+            Use this option to advertise a random address instead of public address
+endmenu
diff --git a/examples/bluetooth/nimble/ble_periodic_adv/main/main.c b/examples/bluetooth/nimble/ble_periodic_adv/main/main.c
new file mode 100644
index 0000000000..3b2be3b720
--- /dev/null
+++ b/examples/bluetooth/nimble/ble_periodic_adv/main/main.c
@@ -0,0 +1,221 @@
+/*
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+
+#include "esp_log.h"
+#include "nvs_flash.h"
+/* BLE */
+#include "nimble/nimble_port.h"
+#include "nimble/nimble_port_freertos.h"
+#include "host/ble_hs.h"
+#include "host/util/util.h"
+#include "console/console.h"
+#include "services/gap/ble_svc_gap.h"
+#include "periodic_adv.h"
+#include "host/ble_gap.h"
+#include "host/ble_hs_adv.h"
+#include "patterns.h"
+
+#if CONFIG_EXAMPLE_EXTENDED_ADV
+static uint8_t periodic_adv_raw_data[] = {'E', 'S', 'P', '_', 'P', 'E', 'R', 'I', 'O', 'D', 'I', 'C', '_', 'A', 'D', 'V'};
+static uint8_t id_addr_type;
+#endif
+
+static const char *tag = "NimBLE_BLE_PERIODIC_ADV";
+#if CONFIG_EXAMPLE_RANDOM_ADDR
+static uint8_t own_addr_type = BLE_OWN_ADDR_RANDOM;
+#else
+static uint8_t own_addr_type;
+#endif
+
+void ble_store_config_init(void);
+
+#if CONFIG_EXAMPLE_EXTENDED_ADV
+/**
+ * Enables advertising with the following parameters:
+ *     o General discoverable mode.
+ *     o Undirected connectable mode.
+ */
+static void
+start_periodic_adv(void)
+{
+    int rc = ble_hs_util_ensure_addr(0);
+    assert(rc == 0);
+    /* configure global address */
+    rc = ble_hs_id_infer_auto(0, &id_addr_type);
+    assert(rc == 0);
+
+    struct ble_gap_periodic_adv_params pparams;
+    struct ble_gap_ext_adv_params params;
+    struct ble_hs_adv_fields adv_fields;
+    struct os_mbuf *data;
+    uint8_t instance = 1;
+    ble_addr_t addr;
+
+    /* For periodic we use instance with non-connectable advertising */
+    memset (&params, 0, sizeof(params));
+
+    /* advertise using random addr */
+    params.own_addr_type = BLE_OWN_ADDR_RANDOM;
+    params.primary_phy = BLE_HCI_LE_PHY_1M;
+    params.secondary_phy = BLE_HCI_LE_PHY_2M;
+    params.sid = 2;
+
+    /* configure instance 1 */
+    rc = ble_gap_ext_adv_configure(instance, &params, NULL, NULL, NULL);
+    assert (rc == 0);
+
+    /* set random (NRPA) address for instance */
+    rc = ble_hs_id_gen_rnd(1, &addr);
+    assert (rc == 0);
+
+    rc = ble_gap_ext_adv_set_addr(instance, &addr );
+    assert (rc == 0);
+
+    memset(&adv_fields, 0, sizeof(adv_fields));
+    adv_fields.name = (const uint8_t *)"Periodic ADV";
+    adv_fields.name_len = strlen((char *)adv_fields.name);
+
+    /* Default to legacy PDUs size, mbuf chain will be increased if needed
+     */
+    data = os_msys_get_pkthdr(BLE_HCI_MAX_ADV_DATA_LEN, 0);
+    assert(data);
+
+    rc = ble_hs_adv_set_fields_mbuf(&adv_fields, data);
+    assert(rc == 0);
+
+    rc = ble_gap_ext_adv_set_data(instance, data);
+    assert(rc == 0);
+
+    /* configure periodic advertising */
+    memset(&pparams, 0, sizeof(pparams));
+    pparams.include_tx_power = 0;
+    pparams.itvl_min = 160;
+    pparams.itvl_max = 240;
+
+    rc = ble_gap_periodic_adv_configure(instance, &pparams);
+    assert(rc == 0);
+
+    /* get mbuf for periodic data */
+    data = os_msys_get_pkthdr(sizeof(ext_adv_pattern_1), 0);
+    assert(data);
+
+    /* fill mbuf with periodic data */
+
+    rc = os_mbuf_append(data, ext_adv_pattern_1, sizeof(ext_adv_pattern_1));
+    assert(rc == 0);
+
+    data = os_msys_get_pkthdr(sizeof(periodic_adv_raw_data), 0);
+    assert(data);
+
+    rc = os_mbuf_append(data, periodic_adv_raw_data, sizeof(periodic_adv_raw_data));
+    assert(rc == 0);
+    rc = ble_gap_periodic_adv_set_data(instance, data);
+    assert (rc == 0);
+
+    /* start periodic advertising */
+    rc = ble_gap_periodic_adv_start(instance);
+    assert (rc == 0);
+
+    /* start advertising */
+    rc = ble_gap_ext_adv_start(instance, 0, 0);
+    assert (rc == 0);
+
+    MODLOG_DFLT(INFO, "instance %u started (periodic)\n", instance);
+}
+#endif
+static void
+periodic_adv_on_reset(int reason)
+{
+    MODLOG_DFLT(ERROR, "Resetting state; reason=%d\n", reason);
+}
+
+#if CONFIG_EXAMPLE_RANDOM_ADDR
+static void
+periodic_adv_set_addr(void)
+{
+    ble_addr_t addr;
+    int rc;
+
+    /* generate new non-resolvable private address */
+    rc = ble_hs_id_gen_rnd(0, &addr);
+    assert(rc == 0);
+
+    /* set generated address */
+    rc = ble_hs_id_set_rnd(addr.val);
+
+    assert(rc == 0);
+}
+#endif
+
+static void
+periodic_adv_on_sync(void)
+{
+    int rc;
+
+#if CONFIG_EXAMPLE_RANDOM_ADDR
+    /* Generate a non-resolvable private address. */
+    periodic_adv_set_addr();
+    /* Make sure we have proper identity address set (public preferred) */
+    rc = ble_hs_util_ensure_addr(1);
+#else
+    rc = ble_hs_util_ensure_addr(0);
+#endif
+    assert(rc == 0);
+
+    /* Figure out address to use while advertising (no privacy for now) */
+    rc = ble_hs_id_infer_auto(0, &own_addr_type);
+    if (rc != 0) {
+        MODLOG_DFLT(ERROR, "error determining address type; rc=%d\n", rc);
+        return;
+    }
+
+    /* Printing ADDR */
+    uint8_t addr_val[6] = {0};
+    rc = ble_hs_id_copy_addr(own_addr_type, addr_val, NULL);
+
+    MODLOG_DFLT(INFO, "Device Address: ");
+    print_addr(addr_val);
+    MODLOG_DFLT(INFO, "\n");
+    /* Begin advertising. */
+#if CONFIG_EXAMPLE_EXTENDED_ADV
+    start_periodic_adv();
+#endif
+}
+
+void periodic_adv_host_task(void *param)
+{
+    ESP_LOGI(tag, "BLE Host Task Started");
+    /* This function will return only when nimble_port_stop() is executed */
+    nimble_port_run();
+
+    nimble_port_freertos_deinit();
+}
+
+void
+app_main(void)
+{
+    int rc;
+    /* Initialize NVS — it is used to store PHY calibration data */
+    esp_err_t ret = nvs_flash_init();
+    if (ret == ESP_ERR_NVS_NO_FREE_PAGES || ret == ESP_ERR_NVS_NEW_VERSION_FOUND) {
+        ESP_ERROR_CHECK(nvs_flash_erase());
+        ret = nvs_flash_init();
+    }
+    ESP_ERROR_CHECK(ret);
+    nimble_port_init();
+    /* Initialize the NimBLE host configuration. */
+    ble_hs_cfg.reset_cb = periodic_adv_on_reset;
+    ble_hs_cfg.sync_cb = periodic_adv_on_sync;
+    ble_hs_cfg.store_status_cb = ble_store_util_status_rr;
+    /* Set the default device name. */
+    rc = ble_svc_gap_device_name_set("nimble_periodic_adv");
+    assert(rc == 0);
+
+    /* XXX Need to have template for store */
+    ble_store_config_init();
+
+    nimble_port_freertos_init(periodic_adv_host_task);
+}
diff --git a/examples/bluetooth/nimble/ble_periodic_adv/main/patterns.h b/examples/bluetooth/nimble/ble_periodic_adv/main/patterns.h
new file mode 100644
index 0000000000..94b85f72c6
--- /dev/null
+++ b/examples/bluetooth/nimble/ble_periodic_adv/main/patterns.h
@@ -0,0 +1,173 @@
+/*
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+
+static const uint8_t ext_adv_pattern_1[] = {
+    0x00, 0x02, 0x00, 0x04, 0x00, 0x06, 0x00, 0x08, 0x00, 0x0a,
+    0x00, 0x0c, 0x00, 0x0e, 0x00, 0x10, 0x00, 0x12, 0x00, 0x14,
+    0x00, 0x16, 0x00, 0x18, 0x00, 0x1a, 0x00, 0x1c, 0x00, 0x1e,
+    0x00, 0x20, 0x00, 0x22, 0x00, 0x24, 0x00, 0x26, 0x00, 0x28,
+    0x00, 0x2a, 0x00, 0x2c, 0x00, 0x2e, 0x00, 0x30, 0x00, 0x32,
+    0x00, 0x34, 0x00, 0x36, 0x00, 0x38, 0x00, 0x3a, 0x00, 0x3c,
+    0x00, 0x3e, 0x00, 0x40, 0x00, 0x42, 0x00, 0x44, 0x00, 0x46,
+    0x00, 0x48, 0x00, 0x4a, 0x00, 0x4c, 0x00, 0x4e, 0x00, 0x50,
+    0x00, 0x52, 0x00, 0x54, 0x00, 0x56, 0x00, 0x58, 0x00, 0x5a,
+    0x00, 0x5c, 0x00, 0x5e, 0x00, 0x60, 0x00, 0x62, 0x00, 0x64,
+    0x00, 0x66, 0x00, 0x68, 0x00, 0x6a, 0x00, 0x6c, 0x00, 0x6e,
+    0x00, 0x70, 0x00, 0x72, 0x00, 0x74, 0x00, 0x76, 0x00, 0x78,
+    0x00, 0x7a, 0x00, 0x7c, 0x00, 0x7e, 0x00, 0x80, 0x00, 0x82,
+    0x00, 0x84, 0x00, 0x86, 0x00, 0x88, 0x00, 0x8a, 0x00, 0x8c,
+    0x00, 0x8e, 0x00, 0x90, 0x00, 0x92, 0x00, 0x94, 0x00, 0x96,
+    0x00, 0x98, 0x00, 0x9a, 0x00, 0x9c, 0x00, 0x9e, 0x00, 0xa0,
+    0x00, 0xa2, 0x00, 0xa4, 0x00, 0xa6, 0x00, 0xa8, 0x00, 0xaa,
+    0x00, 0xac, 0x00, 0xae, 0x00, 0xb0, 0x00, 0xb2, 0x00, 0xb4,
+    0x00, 0xb6, 0x00, 0xb8, 0x00, 0xba, 0x00, 0xbc, 0x00, 0xbe,
+    0x00, 0xc0, 0x00, 0xc2, 0x00, 0xc4, 0x00, 0xc6, 0x00, 0xc8,
+    0x00, 0xca, 0x00, 0xcc, 0x00, 0xce, 0x00, 0xd0, 0x00, 0xd2,
+    0x00, 0xd4, 0x00, 0xd6, 0x00, 0xd8, 0x00, 0xda, 0x00, 0xdc,
+    0x00, 0xde, 0x00, 0xe0, 0x00, 0xe2, 0x00, 0xe4, 0x00, 0xe6,
+    0x00, 0xe8, 0x00, 0xea, 0x00, 0xec, 0x00, 0xee, 0x00, 0xf0,
+    0x00, 0xf2, 0x00, 0xf4, 0x00, 0xf6, 0x00, 0xf8, 0x00, 0xfa,
+    0x00, 0xfc, 0x00, 0xfe, 0x01, 0x01, 0x01, 0x03, 0x01, 0x05,
+    0x01, 0x07, 0x01, 0x09, 0x01, 0x0b, 0x01, 0x0d, 0x01, 0x0f,
+    0x01, 0x11, 0x01, 0x13, 0x01, 0x15, 0x01, 0x17, 0x01, 0x19,
+    0x01, 0x1b, 0x01, 0x1d, 0x01, 0x1f, 0x01, 0x21, 0x01, 0x23,
+    0x01, 0x25, 0x01, 0x27, 0x01, 0x29, 0x01, 0x2b, 0x01, 0x2d,
+    0x01, 0x2f, 0x01, 0x31, 0x01, 0x33, 0x01, 0x35, 0x01, 0x37,
+    0x01, 0x39, 0x01, 0x3b, 0x01, 0x3d, 0x01, 0x3f, 0x01, 0x41,
+    0x01, 0x43, 0x01, 0x45, 0x01, 0x47, 0x01, 0x49, 0x01, 0x4b,
+    0x01, 0x4d, 0x01, 0x4f, 0x01, 0x51, 0x01, 0x53, 0x01, 0x55,
+    0x01, 0x57, 0x01, 0x59, 0x01, 0x5b, 0x01, 0x5d, 0x01, 0x5f,
+    0x01, 0x61, 0x01, 0x63, 0x01, 0x65, 0x01, 0x67, 0x01, 0x69,
+    0x01, 0x6b, 0x01, 0x6d, 0x01, 0x6f, 0x01, 0x71, 0x01, 0x73,
+    0x01, 0x75, 0x01, 0x77, 0x01, 0x79, 0x01, 0x7b, 0x01, 0x7d,
+    0x01, 0x7f, 0x01, 0x81, 0x01, 0x83, 0x01, 0x85, 0x01, 0x87,
+    0x01, 0x89, 0x01, 0x8b, 0x01, 0x8d, 0x01, 0x8f, 0x01, 0x91,
+    0x01, 0x93, 0x01, 0x95, 0x01, 0x97, 0x01, 0x99, 0x01, 0x9b,
+    0x01, 0x9d, 0x01, 0x9f, 0x01, 0xa1, 0x01, 0xa3, 0x01, 0xa5,
+    0x01, 0xa7, 0x01, 0xa9, 0x01, 0xab, 0x01, 0xad, 0x01, 0xaf,
+    0x01, 0xb1, 0x01, 0xb3, 0x01, 0xb5, 0x01, 0xb7, 0x01, 0xb9,
+    0x01, 0xbb, 0x01, 0xbd, 0x01, 0xbf, 0x01, 0xc1, 0x01, 0xc3,
+    0x01, 0xc5, 0x01, 0xc7, 0x01, 0xc9, 0x01, 0xcb, 0x01, 0xcd,
+    0x01, 0xcf, 0x01, 0xd1, 0x01, 0xd3, 0x01, 0xd5, 0x01, 0xd7,
+    0x01, 0xd9, 0x01, 0xdb, 0x01, 0xdd, 0x01, 0xdf, 0x01, 0xe1,
+    0x01, 0xe3, 0x01, 0xe5, 0x01, 0xe7, 0x01, 0xe9, 0x01, 0xeb,
+    0x01, 0xed, 0x01, 0xef, 0x01, 0xf1, 0x01, 0xf3, 0x01, 0xf5,
+    0x01, 0xf7, 0x01, 0xf9, 0x01, 0xfb, 0x01, 0xfd, 0x02, 0x00,
+    0x02, 0x02, 0x02, 0x04, 0x02, 0x06, 0x02, 0x08, 0x02, 0x0a,
+    0x02, 0x0c, 0x02, 0x0e, 0x02, 0x10, 0x02, 0x12, 0x02, 0x14,
+    0x02, 0x16, 0x02, 0x18, 0x02, 0x1a, 0x02, 0x1c, 0x02, 0x1e,
+    0x02, 0x20, 0x02, 0x22, 0x02, 0x24, 0x02, 0x26, 0x02, 0x28,
+    0x02, 0x2a, 0x02, 0x2c, 0x02, 0x2e, 0x02, 0x30, 0x02, 0x32,
+    0x02, 0x34, 0x02, 0x36, 0x02, 0x38, 0x02, 0x3a, 0x02, 0x3c,
+    0x02, 0x3e, 0x02, 0x40, 0x02, 0x42, 0x02, 0x44, 0x02, 0x46,
+    0x02, 0x48, 0x02, 0x4a, 0x02, 0x4c, 0x02, 0x4e, 0x02, 0x50,
+    0x02, 0x52, 0x02, 0x54, 0x02, 0x56, 0x02, 0x58, 0x02, 0x5a,
+    0x02, 0x5c, 0x02, 0x5e, 0x02, 0x60, 0x02, 0x62, 0x02, 0x64,
+    0x02, 0x66, 0x02, 0x68, 0x02, 0x6a, 0x02, 0x6c, 0x02, 0x6e,
+    0x02, 0x70, 0x02, 0x72, 0x02, 0x74, 0x02, 0x76, 0x02, 0x78,
+    0x02, 0x7a, 0x02, 0x7c, 0x02, 0x7e, 0x02, 0x80, 0x02, 0x82,
+    0x02, 0x84, 0x02, 0x86, 0x02, 0x88, 0x02, 0x8a, 0x02, 0x8c,
+    0x02, 0x8e, 0x02, 0x90, 0x02, 0x92, 0x02, 0x94, 0x02, 0x96,
+    0x02, 0x98, 0x02, 0x9a, 0x02, 0x9c, 0x02, 0x9e, 0x02, 0xa0,
+    0x02, 0xa2, 0x02, 0xa4, 0x02, 0xa6, 0x02, 0xa8, 0x02, 0xaa,
+    0x02, 0xac, 0x02, 0xae, 0x02, 0xb0, 0x02, 0xb2, 0x02, 0xb4,
+    0x02, 0xb6, 0x02, 0xb8, 0x02, 0xba, 0x02, 0xbc, 0x02, 0xbe,
+    0x02, 0xc0, 0x02, 0xc2, 0x02, 0xc4, 0x02, 0xc6, 0x02, 0xc8,
+    0x02, 0xca, 0x02, 0xcc, 0x02, 0xce, 0x02, 0xd0, 0x02, 0xd2,
+    0x02, 0xd4, 0x02, 0xd6, 0x02, 0xd8, 0x02, 0xda, 0x02, 0xdc,
+    0x02, 0xde, 0x02, 0xe0, 0x02, 0xe2, 0x02, 0xe4, 0x02, 0xe6,
+    0x02, 0xe8, 0x02, 0xea, 0x02, 0xec, 0x02, 0xee, 0x02, 0xf0,
+    0x02, 0xf2, 0x02, 0xf4, 0x02, 0xf6, 0x02, 0xf8, 0x02, 0xfa,
+    0x02, 0xfc, 0x02, 0xfe, 0x03, 0x01, 0x03, 0x03, 0x03, 0x05,
+    0x03, 0x07, 0x03, 0x09, 0x03, 0x0b, 0x03, 0x0d, 0x03, 0x0f,
+    0x03, 0x11, 0x03, 0x13, 0x03, 0x15, 0x03, 0x17, 0x03, 0x19,
+    0x03, 0x1b, 0x03, 0x1d, 0x03, 0x1f, 0x03, 0x21, 0x03, 0x23,
+    0x03, 0x25, 0x03, 0x27, 0x03, 0x29, 0x03, 0x2b, 0x03, 0x2d,
+    0x03, 0x2f, 0x03, 0x31, 0x03, 0x33, 0x03, 0x35, 0x03, 0x37,
+    0x03, 0x39, 0x03, 0x3b, 0x03, 0x3d, 0x03, 0x3f, 0x03, 0x41,
+    0x03, 0x43, 0x03, 0x45, 0x03, 0x47, 0x03, 0x49, 0x03, 0x4b,
+    0x03, 0x4d, 0x03, 0x4f, 0x03, 0x51, 0x03, 0x53, 0x03, 0x55,
+    0x03, 0x57, 0x03, 0x59, 0x03, 0x5b, 0x03, 0x5d, 0x03, 0x5f,
+    0x03, 0x61, 0x03, 0x63, 0x03, 0x65, 0x03, 0x67, 0x03, 0x69,
+    0x03, 0x6b, 0x03, 0x6d, 0x03, 0x6f, 0x03, 0x71, 0x03, 0x73,
+    0x03, 0x75, 0x03, 0x77, 0x03, 0x79, 0x03, 0x7b, 0x03, 0x7d,
+    0x03, 0x7f, 0x03, 0x81, 0x03, 0x83, 0x03, 0x85, 0x03, 0x87,
+    0x03, 0x89, 0x03, 0x8b, 0x03, 0x8d, 0x03, 0x8f, 0x03, 0x91,
+    0x03, 0x93, 0x03, 0x95, 0x03, 0x97, 0x03, 0x99, 0x03, 0x9b,
+    0x03, 0x9d, 0x03, 0x9f, 0x03, 0xa1, 0x03, 0xa3, 0x03, 0xa5,
+    0x03, 0xa7, 0x03, 0xa9, 0x03, 0xab, 0x03, 0xad, 0x03, 0xaf,
+    0x03, 0xb1, 0x03, 0xb3, 0x03, 0xb5, 0x03, 0xb7, 0x03, 0xb9,
+    0x03, 0xbb, 0x03, 0xbd, 0x03, 0xbf, 0x03, 0xc1, 0x03, 0xc3,
+    0x03, 0xc5, 0x03, 0xc7, 0x03, 0xc9, 0x03, 0xcb, 0x03, 0xcd,
+    0x03, 0xcf, 0x03, 0xd1, 0x03, 0xd3, 0x03, 0xd5, 0x03, 0xd7,
+    0x03, 0xd9, 0x03, 0xdb, 0x03, 0xdd, 0x03, 0xdf, 0x03, 0xe1,
+    0x03, 0xe3, 0x03, 0xe5, 0x03, 0xe7, 0x03, 0xe9, 0x03, 0xeb,
+    0x03, 0xed, 0x03, 0xef, 0x03, 0xf1, 0x03, 0xf3, 0x03, 0xf5,
+    0x03, 0xf7, 0x03, 0xf9, 0x03, 0xfb, 0x03, 0xfd, 0x04, 0x00,
+    0x04, 0x02, 0x04, 0x04, 0x04, 0x06, 0x04, 0x08, 0x04, 0x0a,
+    0x04, 0x0c, 0x04, 0x0e, 0x04, 0x10, 0x04, 0x12, 0x04, 0x14,
+    0x04, 0x16, 0x04, 0x18, 0x04, 0x1a, 0x04, 0x1c, 0x04, 0x1e,
+    0x04, 0x20, 0x04, 0x22, 0x04, 0x24, 0x04, 0x26, 0x04, 0x28,
+    0x04, 0x2a, 0x04, 0x2c, 0x04, 0x2e, 0x04, 0x30, 0x04, 0x32,
+    0x04, 0x34, 0x04, 0x36, 0x04, 0x38, 0x04, 0x3a, 0x04, 0x3c,
+    0x04, 0x3e, 0x04, 0x40, 0x04, 0x42, 0x04, 0x44, 0x04, 0x46,
+    0x04, 0x48, 0x04, 0x4a, 0x04, 0x4c, 0x04, 0x4e, 0x04, 0x50,
+    0x04, 0x52, 0x04, 0x54, 0x04, 0x56, 0x04, 0x58, 0x04, 0x5a,
+    0x04, 0x5c, 0x04, 0x5e, 0x04, 0x60, 0x04, 0x62, 0x04, 0x64,
+    0x04, 0x66, 0x04, 0x68, 0x04, 0x6a, 0x04, 0x6c, 0x04, 0x6e,
+    0x04, 0x70, 0x04, 0x72, 0x04, 0x74, 0x04, 0x76, 0x04, 0x78,
+    0x04, 0x7a, 0x04, 0x7c, 0x04, 0x7e, 0x04, 0x80, 0x04, 0x82,
+    0x04, 0x84, 0x04, 0x86, 0x04, 0x88, 0x04, 0x8a, 0x04, 0x8c,
+    0x04, 0x8e, 0x04, 0x90, 0x04, 0x92, 0x04, 0x94, 0x04, 0x96,
+    0x04, 0x98, 0x04, 0x9a, 0x04, 0x9c, 0x04, 0x9e, 0x04, 0xa0,
+    0x04, 0xa2, 0x04, 0xa4, 0x04, 0xa6, 0x04, 0xa8, 0x04, 0xaa,
+    0x04, 0xac, 0x04, 0xae, 0x04, 0xb0, 0x04, 0xb2, 0x04, 0xb4,
+    0x04, 0xb6, 0x04, 0xb8, 0x04, 0xba, 0x04, 0xbc, 0x04, 0xbe,
+    0x04, 0xc0, 0x04, 0xc2, 0x04, 0xc4, 0x04, 0xc6, 0x04, 0xc8,
+    0x04, 0xca, 0x04, 0xcc, 0x04, 0xce, 0x04, 0xd0, 0x04, 0xd2,
+    0x04, 0xd4, 0x04, 0xd6, 0x04, 0xd8, 0x04, 0xda, 0x04, 0xdc,
+    0x04, 0xde, 0x04, 0xe0, 0x04, 0xe2, 0x04, 0xe4, 0x04, 0xe6,
+    0x04, 0xe8, 0x04, 0xea, 0x04, 0xec, 0x04, 0xee, 0x04, 0xf0,
+    0x04, 0xf2, 0x04, 0xf4, 0x04, 0xf6, 0x04, 0xf8, 0x04, 0xfa,
+    0x04, 0xfc, 0x04, 0xfe, 0x05, 0x01, 0x05, 0x03, 0x05, 0x05,
+    0x05, 0x07, 0x05, 0x09, 0x05, 0x0b, 0x05, 0x0d, 0x05, 0x0f,
+    0x05, 0x11, 0x05, 0x13, 0x05, 0x15, 0x05, 0x17, 0x05, 0x19,
+    0x05, 0x1b, 0x05, 0x1d, 0x05, 0x1f, 0x05, 0x21, 0x05, 0x23,
+    0x05, 0x25, 0x05, 0x27, 0x05, 0x29, 0x05, 0x2b, 0x05, 0x2d,
+    0x05, 0x2f, 0x05, 0x31, 0x05, 0x33, 0x05, 0x35, 0x05, 0x37,
+    0x05, 0x39, 0x05, 0x3b, 0x05, 0x3d, 0x05, 0x3f, 0x05, 0x41,
+    0x05, 0x43, 0x05, 0x45, 0x05, 0x47, 0x05, 0x49, 0x05, 0x4b,
+    0x05, 0x4d, 0x05, 0x4f, 0x05, 0x51, 0x05, 0x53, 0x05, 0x55,
+    0x05, 0x57, 0x05, 0x59, 0x05, 0x5b, 0x05, 0x5d, 0x05, 0x5f,
+    0x05, 0x61, 0x05, 0x63, 0x05, 0x65, 0x05, 0x67, 0x05, 0x69,
+    0x05, 0x6b, 0x05, 0x6d, 0x05, 0x6f, 0x05, 0x71, 0x05, 0x73,
+    0x05, 0x75, 0x05, 0x77, 0x05, 0x79, 0x05, 0x7b, 0x05, 0x7d,
+    0x05, 0x7f, 0x05, 0x81, 0x05, 0x83, 0x05, 0x85, 0x05, 0x87,
+    0x05, 0x89, 0x05, 0x8b, 0x05, 0x8d, 0x05, 0x8f, 0x05, 0x91,
+    0x05, 0x93, 0x05, 0x95, 0x05, 0x97, 0x05, 0x99, 0x05, 0x9b,
+    0x05, 0x9d, 0x05, 0x9f, 0x05, 0xa1, 0x05, 0xa3, 0x05, 0xa5,
+    0x05, 0xa7, 0x05, 0xa9, 0x05, 0xab, 0x05, 0xad, 0x05, 0xaf,
+    0x05, 0xb1, 0x05, 0xb3, 0x05, 0xb5, 0x05, 0xb7, 0x05, 0xb9,
+    0x05, 0xbb, 0x05, 0xbd, 0x05, 0xbf, 0x05, 0xc1, 0x05, 0xc3,
+    0x05, 0xc5, 0x05, 0xc7, 0x05, 0xc9, 0x05, 0xcb, 0x05, 0xcd,
+    0x05, 0xcf, 0x05, 0xd1, 0x05, 0xd3, 0x05, 0xd5, 0x05, 0xd7,
+    0x05, 0xd9, 0x05, 0xdb, 0x05, 0xdd, 0x05, 0xdf, 0x05, 0xe1,
+    0x05, 0xe3, 0x05, 0xe5, 0x05, 0xe7, 0x05, 0xe9, 0x05, 0xeb,
+    0x05, 0xed, 0x05, 0xef, 0x05, 0xf1, 0x05, 0xf3, 0x05, 0xf5,
+    0x05, 0xf7, 0x05, 0xf9, 0x05, 0xfb, 0x05, 0xfd, 0x06, 0x00,
+    0x06, 0x02, 0x06, 0x04, 0x06, 0x06, 0x06, 0x08, 0x06, 0x0a,
+    0x06, 0x0c, 0x06, 0x0e, 0x06, 0x10, 0x06, 0x12, 0x06, 0x14,
+    0x06, 0x16, 0x06, 0x18, 0x06, 0x1a, 0x06, 0x1c, 0x06, 0x1e,
+    0x06, 0x20, 0x06, 0x22, 0x06, 0x24, 0x06, 0x26, 0x06, 0x28,
+    0x06, 0x2a, 0x06, 0x2c, 0x06, 0x2e, 0x06, 0x30, 0x06, 0x32,
+    0x06, 0x34, 0x06, 0x36, 0x06, 0x38, 0x06, 0x3a, 0x06, 0x3c,
+    0x06, 0x3e, 0x06, 0x40, 0x06, 0x42, 0x06, 0x44, 0x06, 0x46,
+    0x06, 0x48, 0x06, 0x4a, 0x06, 0x4c, 0x06, 0x4e, 0x06, 0x50,
+    0x06, 0x52, 0x06, 0x54, 0x06, 0x56, 0x06, 0x58, 0x06, 0x5a,
+    0x06, 0x5c, 0x06, 0x5e, 0x06, 0x60, 0x06, 0x62, 0x06, 0x64,
+    0x06, 0x66, 0x06, 0x68, 0x06, 0x6a, 0x06, 0x6c, 0x06, 0x6e,
+    0x06, 0x70, 0x06, 0x72, 0x06, 0x74, 0x06, 0x76, 0x06, 0x78
+};
diff --git a/examples/bluetooth/nimble/ble_periodic_adv/main/periodic_adv.h b/examples/bluetooth/nimble/ble_periodic_adv/main/periodic_adv.h
new file mode 100644
index 0000000000..bb1bdad298
--- /dev/null
+++ b/examples/bluetooth/nimble/ble_periodic_adv/main/periodic_adv.h
@@ -0,0 +1,25 @@
+/*
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+
+#ifndef H_BLE_PERIODIC_ADV_
+#define H_BLE_PERIODIC_ADV_
+
+#include <stdbool.h>
+#include "nimble/ble.h"
+#include "modlog/modlog.h"
+#include "esp_peripheral.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+struct ble_hs_cfg;
+struct ble_gatt_register_ctxt;
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif
diff --git a/examples/bluetooth/nimble/ble_periodic_adv/sdkconfig.defaults b/examples/bluetooth/nimble/ble_periodic_adv/sdkconfig.defaults
new file mode 100644
index 0000000000..60f9e68480
--- /dev/null
+++ b/examples/bluetooth/nimble/ble_periodic_adv/sdkconfig.defaults
@@ -0,0 +1,15 @@
+# Override some defaults so BT stack is enabled
+# in this example
+
+#
+# BT config
+#
+CONFIG_BT_ENABLED=y
+CONFIG_BTDM_CTRL_MODE_BLE_ONLY=y
+CONFIG_BTDM_CTRL_MODE_BR_EDR_ONLY=n
+CONFIG_BTDM_CTRL_MODE_BTDM=n
+CONFIG_BT_BLUEDROID_ENABLED=n
+CONFIG_BT_NIMBLE_ENABLED=y
+CONFIG_EXAMPLE_EXTENDED_ADV=y
+CONFIG_BT_NIMBLE_EXT_ADV=y
+CONFIG_BT_NIMBLE_MAX_PERIODIC_SYNCS=1
diff --git a/examples/bluetooth/nimble/ble_periodic_sync/CMakeLists.txt b/examples/bluetooth/nimble/ble_periodic_sync/CMakeLists.txt
new file mode 100644
index 0000000000..12971ca736
--- /dev/null
+++ b/examples/bluetooth/nimble/ble_periodic_sync/CMakeLists.txt
@@ -0,0 +1,6 @@
+# The following lines of boilerplate have to be in your project's
+# CMakeLists in this exact order for cmake to work correctly
+cmake_minimum_required(VERSION 3.16)
+set(EXTRA_COMPONENT_DIRS ${CMAKE_CURRENT_LIST_DIR}/../common/nimble_central_utils)
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+project(ble_periodic_sync)
diff --git a/examples/bluetooth/nimble/ble_periodic_sync/README.md b/examples/bluetooth/nimble/ble_periodic_sync/README.md
new file mode 100644
index 0000000000..11923e7ef9
--- /dev/null
+++ b/examples/bluetooth/nimble/ble_periodic_sync/README.md
@@ -0,0 +1,84 @@
+| Supported Targets | ESP32-C2 | ESP32-C3 | ESP32-S3 |
+| ----------------- | -------- | -------- | -------- |
+
+# BLE Periodic Sync Example
+
+(See the README.md file in the upper level 'examples' directory for more information about examples.)
+
+This example performs passive scan for non-connectable non-scannable extended advertisement, it then establishes the periodic sync with the advertiser and then listens to the periodic advertisements.
+
+
+It uses ESP32C3's Bluetooth controller and NimBLE stack based BLE host.
+
+This example aims at understanding BLE periodic sync establishment and periodic advertisement reports.
+
+To test this demo, use any periodic advertiser with uses extended adv data as "ESP_PERIODIC_ADV".
+
+
+Note :
+
+* Make sure to run `python -m pip install --user -r $IDF_PATH/requirements.txt -r $IDF_PATH/tools/ble/requirements.txt` to install the dependency packages needed.
+* Currently this Python utility is only supported on Linux (BLE communication is via BLuez + DBus).
+
+## How to Use Example
+
+Before project configuration and build, be sure to set the correct chip target using:
+
+```bash
+idf.py set-target <chip_name>
+```
+
+### Hardware Required
+
+* A development board with ESP32/ESP32-C3 SoC (e.g., ESP32-DevKitC, ESP-WROVER-KIT, etc.)
+* A USB cable for Power supply and programming
+
+See [Development Boards](https://www.espressif.com/en/products/devkits) for more information about it.
+
+### Configure the Project
+
+Open the project configuration menu: 
+
+```bash
+idf.py menuconfig
+```
+
+In the `Example Configuration` menu:
+
+* Change the `Peer Address` option if needed.
+
+### Build and Flash
+
+Run `idf.py -p PORT flash monitor` to build, flash and monitor the project.
+
+(To exit the serial monitor, type ``Ctrl-]``.)
+
+See the [Getting Started Guide](https://idf.espressif.com/) for full steps to configure and use ESP-IDF to build projects.
+
+## Example Output
+
+This is the console output on successful periodic sync:
+
+```
+I (311) BTDM_INIT: BT controller compile version [3a49744]
+I (311) phy_init: phy_version 912,d001756,Jun  2 2022,16:28:07
+I (351) system_api: Base MAC address is not set
+I (351) system_api: read default base MAC address from EFUSE
+I (351) BTDM_INIT: Bluetooth MAC: 84:f7:03:08:14:8e
+
+I (361) NimBLE_BLE_PERIODIC_SYNC: BLE Host Task Started
+I (941) NimBLE: Periodic sync event : 
+
+I (941) NimBLE: Periodic adv report event: 
+
+I (4241) NimBLE: Periodic adv report event: 
+
+I (7541) NimBLE: Periodic adv report event: 
+
+I (10841) NimBLE: Periodic adv report event: 
+```
+
+
+## Troubleshooting
+
+For any technical queries, please open an [issue](https://github.com/espressif/esp-idf/issues) on GitHub. We will get back to you soon.
diff --git a/examples/bluetooth/nimble/ble_periodic_sync/main/CMakeLists.txt b/examples/bluetooth/nimble/ble_periodic_sync/main/CMakeLists.txt
new file mode 100644
index 0000000000..cf2c455cb5
--- /dev/null
+++ b/examples/bluetooth/nimble/ble_periodic_sync/main/CMakeLists.txt
@@ -0,0 +1,2 @@
+idf_component_register(SRCS "main.c"
+                    INCLUDE_DIRS ".")
diff --git a/examples/bluetooth/nimble/ble_periodic_sync/main/Kconfig.projbuild b/examples/bluetooth/nimble/ble_periodic_sync/main/Kconfig.projbuild
new file mode 100644
index 0000000000..86199b5d91
--- /dev/null
+++ b/examples/bluetooth/nimble/ble_periodic_sync/main/Kconfig.projbuild
@@ -0,0 +1,8 @@
+menu "Example Configuration"
+    config EXAMPLE_EXTENDED_ADV
+        bool
+        default y if SOC_ESP_NIMBLE_CONTROLLER
+        prompt "Enable Extended Adv"
+        help
+            Use this option to enable extended advertising in the example
+endmenu
diff --git a/examples/bluetooth/nimble/ble_periodic_sync/main/main.c b/examples/bluetooth/nimble/ble_periodic_sync/main/main.c
new file mode 100644
index 0000000000..8d7cb55531
--- /dev/null
+++ b/examples/bluetooth/nimble/ble_periodic_sync/main/main.c
@@ -0,0 +1,204 @@
+/*
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+
+#include "esp_log.h"
+#include "nvs_flash.h"
+/* BLE */
+#include "nimble/nimble_port.h"
+#include "nimble/nimble_port_freertos.h"
+#include "host/ble_hs.h"
+#include "host/util/util.h"
+#include "console/console.h"
+#include "services/gap/ble_svc_gap.h"
+#include "periodic_sync.h"
+#include "host/ble_gap.h"
+
+static const char *tag = "NimBLE_BLE_PERIODIC_SYNC";
+static int synced = 0;
+static int periodic_sync_gap_event(struct ble_gap_event *event, void *arg);
+
+void ble_store_config_init(void);
+
+static void
+periodic_sync_scan(void)
+{
+    uint8_t own_addr_type;
+    struct ble_gap_disc_params disc_params;
+    int rc;
+
+    /* Figure out address to use while advertising (no privacy for now) */
+    rc = ble_hs_id_infer_auto(0, &own_addr_type);
+    if (rc != 0) {
+        MODLOG_DFLT(ERROR, "error determining address type; rc=%d\n", rc);
+        return;
+    }
+
+    /* Tell the controller to filter duplicates; we don't want to process
+     * repeated advertisements from the same device.
+     */
+    disc_params.filter_duplicates = 0;
+
+    /**
+     * Perform a passive scan.  I.e., don't send follow-up scan requests to
+     * each advertiser.
+     */
+    disc_params.passive = 1;
+
+    /* Use defaults for the rest of the parameters. */
+    disc_params.itvl = 0;
+    disc_params.window = 0;
+    disc_params.filter_policy = 0;
+    disc_params.limited = 0;
+
+    rc = ble_gap_disc(own_addr_type, BLE_HS_FOREVER, &disc_params,
+                      periodic_sync_gap_event, NULL);
+    if (rc != 0) {
+        MODLOG_DFLT(ERROR, "Error initiating GAP discovery procedure; rc=%d\n",
+                    rc);
+    }
+}
+
+void print_periodic_sync_data(struct ble_gap_event *event)
+{
+    MODLOG_DFLT(DEBUG, "status : %d\nperiodic_sync_handle : %d\nsid : %d\n", event->periodic_sync.status, event->periodic_sync.sync_handle, event->periodic_sync.sid);
+    MODLOG_DFLT(DEBUG, "adv addr : ");
+    for (int i = 0; i < 6; i++) {
+        MODLOG_DFLT(DEBUG, "%d ", event->periodic_sync.adv_addr.val[i]);
+    }
+    MODLOG_DFLT(DEBUG, "\nadv_phy : %s\n", event->periodic_sync.adv_phy == 1 ? "1m" : (event->periodic_sync.adv_phy == 2 ? "2m" : "coded"));
+    MODLOG_DFLT(DEBUG, "per_adv_ival : %d\n", event->periodic_sync.per_adv_ival);
+    MODLOG_DFLT(DEBUG, "adv_clk_accuracy : %d\n", event->periodic_sync.adv_clk_accuracy);
+}
+void print_periodic_adv_data(struct ble_gap_event *event)
+{
+    MODLOG_DFLT(DEBUG, "sync_handle : %d\n", event->periodic_report.sync_handle);
+    MODLOG_DFLT(DEBUG, "tx_power : %d\n", event->periodic_report.tx_power);
+    MODLOG_DFLT(DEBUG, "rssi : %d\n", event->periodic_report.rssi);
+    MODLOG_DFLT(DEBUG, "data_status : %d\n", event->periodic_report.data_status);
+    MODLOG_DFLT(DEBUG, "data_length : %d\n", event->periodic_report.data_length);
+    MODLOG_DFLT(DEBUG, "data : ");
+    for (int i = 0; i < event->periodic_report.data_length; i++) {
+        MODLOG_DFLT(DEBUG, "%c", ((char *)event->periodic_report.data)[i]);
+    }
+    MODLOG_DFLT(DEBUG, "\n");
+}
+void print_periodic_sync_lost_data(struct ble_gap_event *event)
+{
+    MODLOG_DFLT(DEBUG, "sync_handle : %d\n", event->periodic_sync_lost.sync_handle);
+    MODLOG_DFLT(DEBUG, "reason : %s\n", event->periodic_sync_lost.reason == 13 ? "timeout" : (event->periodic_sync_lost.reason == 14 ? "terminated locally" : "Unknown reason"));
+}
+/**
+ * The nimble host executes this callback when a GAP event occurs.  The
+ * application associates a GAP event callback with each connection that is
+ * established.  periodic_sync uses the same callback for all connections.
+ *
+ * @param event                 The event being signalled.
+ * @param arg                   Application-specified argument; unused by
+ *                                  periodic_sync.
+ *
+ * @return                      0 if the application successfully handled the
+ *                                  event; nonzero on failure.  The semantics
+ *                                  of the return code is specific to the
+ *                                  particular GAP event being signalled.
+ */
+static int
+periodic_sync_gap_event(struct ble_gap_event *event, void *arg)
+{
+    switch (event->type) {
+#if CONFIG_EXAMPLE_EXTENDED_ADV
+    case BLE_GAP_EVENT_EXT_DISC:
+        /* An advertisment report was received during GAP discovery. */
+        struct ble_gap_ext_disc_desc *disc = ((struct ble_gap_ext_disc_desc *)(&event->disc));
+        if (disc->sid == 2 && synced == 0) {
+            synced++;
+            const ble_addr_t addr;
+            uint8_t adv_sid;
+            struct ble_gap_periodic_sync_params params;
+            int rc;
+            memcpy((void *)&addr, (void *)&disc->addr, sizeof(disc->addr));
+            memcpy(&adv_sid, &disc->sid, sizeof(disc->sid));
+            params.skip = 10;
+            params.sync_timeout = 1000;
+            rc = ble_gap_periodic_adv_sync_create(&addr, adv_sid, &params, periodic_sync_gap_event, NULL);
+            assert(rc == 0);
+        }
+        return 0;
+    case BLE_GAP_EVENT_PERIODIC_REPORT:
+        MODLOG_DFLT(INFO, "Periodic adv report event: \n");
+        print_periodic_adv_data(event);
+        return 0;
+    case BLE_GAP_EVENT_PERIODIC_SYNC_LOST:
+        MODLOG_DFLT(INFO, "Periodic sync lost\n");
+        print_periodic_sync_lost_data(event);
+        synced = 0;
+        return 0;
+    case  BLE_GAP_EVENT_PERIODIC_SYNC:
+        MODLOG_DFLT(INFO, "Periodic sync event : \n");
+        print_periodic_sync_data(event);
+        return 0;
+#endif
+    default:
+        return 0;
+    }
+}
+
+static void
+periodic_sync_on_reset(int reason)
+{
+    MODLOG_DFLT(ERROR, "Resetting state; reason=%d\n", reason);
+}
+
+static void
+periodic_sync_on_sync(void)
+{
+    int rc;
+    /* Make sure we have proper identity address set (public preferred) */
+    rc = ble_hs_util_ensure_addr(0);
+    assert(rc == 0);
+
+    /* Begin scanning for a peripheral to connect to. */
+    periodic_sync_scan();
+}
+
+void periodic_sync_host_task(void *param)
+{
+    ESP_LOGI(tag, "BLE Host Task Started");
+    /* This function will return only when nimble_port_stop() is executed */
+    nimble_port_run();
+
+    nimble_port_freertos_deinit();
+}
+
+void
+app_main(void)
+{
+    int rc;
+    /* Initialize NVS — it is used to store PHY calibration data */
+    esp_err_t ret = nvs_flash_init();
+    if  (ret == ESP_ERR_NVS_NO_FREE_PAGES || ret == ESP_ERR_NVS_NEW_VERSION_FOUND) {
+        ESP_ERROR_CHECK(nvs_flash_erase());
+        ret = nvs_flash_init();
+    }
+    ESP_ERROR_CHECK(ret);
+
+    nimble_port_init();
+    /* Configure the host. */
+    ble_hs_cfg.reset_cb = periodic_sync_on_reset;
+    ble_hs_cfg.sync_cb = periodic_sync_on_sync;
+    ble_hs_cfg.store_status_cb = ble_store_util_status_rr;
+
+    /* Initialize data structures to track connected peers. */
+    rc = peer_init(MYNEWT_VAL(BLE_MAX_CONNECTIONS), 64, 64, 64);
+    assert(rc == 0);
+
+    /* Set the default device name. */
+    rc = ble_svc_gap_device_name_set("nimble_periodic_sync");
+    assert(rc == 0);
+
+    /* XXX Need to have template for store */
+    ble_store_config_init();
+    nimble_port_freertos_init(periodic_sync_host_task);
+}
diff --git a/examples/bluetooth/nimble/ble_periodic_sync/main/periodic_sync.h b/examples/bluetooth/nimble/ble_periodic_sync/main/periodic_sync.h
new file mode 100644
index 0000000000..5da9f33399
--- /dev/null
+++ b/examples/bluetooth/nimble/ble_periodic_sync/main/periodic_sync.h
@@ -0,0 +1,26 @@
+/*
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+
+#ifndef H_BLE_PERIODIC_SYNC_
+#define H_BLE_PERIODIC_SYNC_
+
+#include "modlog/modlog.h"
+#include "esp_central.h"
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+struct ble_hs_adv_fields;
+struct ble_gap_conn_desc;
+struct ble_hs_cfg;
+union ble_store_value;
+union ble_store_key;
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif
diff --git a/examples/bluetooth/nimble/ble_periodic_sync/sdkconfig.defaults b/examples/bluetooth/nimble/ble_periodic_sync/sdkconfig.defaults
new file mode 100644
index 0000000000..60f9e68480
--- /dev/null
+++ b/examples/bluetooth/nimble/ble_periodic_sync/sdkconfig.defaults
@@ -0,0 +1,15 @@
+# Override some defaults so BT stack is enabled
+# in this example
+
+#
+# BT config
+#
+CONFIG_BT_ENABLED=y
+CONFIG_BTDM_CTRL_MODE_BLE_ONLY=y
+CONFIG_BTDM_CTRL_MODE_BR_EDR_ONLY=n
+CONFIG_BTDM_CTRL_MODE_BTDM=n
+CONFIG_BT_BLUEDROID_ENABLED=n
+CONFIG_BT_NIMBLE_ENABLED=y
+CONFIG_EXAMPLE_EXTENDED_ADV=y
+CONFIG_BT_NIMBLE_EXT_ADV=y
+CONFIG_BT_NIMBLE_MAX_PERIODIC_SYNCS=1

From 701e49278a85e3fbd8e49a29a4745274184160f7 Mon Sep 17 00:00:00 2001
From: Song Ruo Jing <songruojing@espressif.com>
Date: Thu, 22 Sep 2022 14:21:01 +0800
Subject: [PATCH 546/665] uart: Fix unwanted processing of TX_DONE interrupt
 immediately after calling uart_wait_tx_done()

In previous transmission(s), the TX_DONE interrupt raw bit may be raised, but never been cleared.
TX_DONE interrrupt status bit should be cleared before enabling it to check the new transmission.

Introduced in 4e09d147b11ed8a094b5858642c9f60d658ef656
---
 components/driver/uart.c | 3 +++
 1 file changed, 3 insertions(+)

diff --git a/components/driver/uart.c b/components/driver/uart.c
index 4c89025289..faa9677d56 100644
--- a/components/driver/uart.c
+++ b/components/driver/uart.c
@@ -1142,6 +1142,9 @@ esp_err_t uart_wait_tx_done(uart_port_t uart_num, TickType_t ticks_to_wait)
         xSemaphoreGive(p_uart_obj[uart_num]->tx_mux);
         return ESP_OK;
     }
+    if (!UART_IS_MODE_SET(uart_num, UART_MODE_RS485_HALF_DUPLEX)) {
+        uart_hal_clr_intsts_mask(&(uart_context[uart_num].hal), UART_INTR_TX_DONE);
+    }
     UART_ENTER_CRITICAL(&(uart_context[uart_num].spinlock));
     uart_hal_ena_intr_mask(&(uart_context[uart_num].hal), UART_INTR_TX_DONE);
     UART_EXIT_CRITICAL(&(uart_context[uart_num].spinlock));

From 48fd5bcda45659182c874accb38f0b020a93ea6d Mon Sep 17 00:00:00 2001
From: Shreyas Sheth <shreyas.sheth@espressif.com>
Date: Thu, 8 Sep 2022 17:29:45 +0530
Subject: [PATCH 547/665] esp_wifi: Set AP rsnxe while connection

---
 components/esp_wifi/lib | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/esp_wifi/lib b/components/esp_wifi/lib
index c327dc40f2..c5f9eb52e0 160000
--- a/components/esp_wifi/lib
+++ b/components/esp_wifi/lib
@@ -1 +1 @@
-Subproject commit c327dc40f2fa708c0b0c535465a08496ff92eed2
+Subproject commit c5f9eb52e0213eba23d03daf25c8e0ccec8f314d

From 1b3e440f7c4cd5b61fd334a532bfd7b5866ae1de Mon Sep 17 00:00:00 2001
From: Shang Zhou <shangzhou@espressif.com>
Date: Fri, 23 Sep 2022 15:37:45 +0800
Subject: [PATCH 548/665] docs: update CN translation for Storage

---
 docs/en/migration-guides/release-5.x/storage.rst    | 9 ++++-----
 docs/zh_CN/migration-guides/release-5.x/storage.rst | 9 ++++++++-
 2 files changed, 12 insertions(+), 6 deletions(-)

diff --git a/docs/en/migration-guides/release-5.x/storage.rst b/docs/en/migration-guides/release-5.x/storage.rst
index 0109f98e2b..54454fe79f 100644
--- a/docs/en/migration-guides/release-5.x/storage.rst
+++ b/docs/en/migration-guides/release-5.x/storage.rst
@@ -4,10 +4,9 @@ Storage
 SDMMC/SDSPI
 -----------
 
-SD card frequency on SDMMC/SDSPI interface can be now configured to a specific value, not only ``SDMMC_FREQ_PROBING`` (400 kHz), ``SDMMC_FREQ_DEFAULT`` (20 MHz) or ``SDMMC_FREQ_HIGHSPEED`` (40 MHz).
-The frequency setting is available through ``sdmmc_host_t.max_freq_khz``. Previously, in case you have specified a custom frequency other than any of the above-mentioned values, the closest lower-or-equal one was selected anyway.
-Now, the underlaying drivers calculate the nearest fitting value, given by available frequency dividers instead of an enumeration item selection. This could cause troubles in communication with your SD card without a change of the existing application code.
-If you encounter such an issue, please, keep trying different frequencies around your desired value unless you find the one working well. To check the frequency value calculated and actually applied, use ``void sdmmc_card_print_info(FILE* stream, const sdmmc_card_t* card)`` function.
+SD card frequency on SDMMC/SDSPI interface can be now configured through ``sdmmc_host_t.max_freq_khz`` to a specific value, not only ``SDMMC_FREQ_PROBING`` (400 kHz), ``SDMMC_FREQ_DEFAULT`` (20 MHz), or ``SDMMC_FREQ_HIGHSPEED`` (40 MHz). Previously, in case you have specified a custom frequency other than any of the above-mentioned values, the closest lower-or-equal one was selected anyway.
+
+Now, the underlaying drivers calculate the nearest fitting value, given by available frequency dividers instead of an enumeration item selection. This could cause troubles in communication with your SD card without a change of the existing application code.If you encounter such an issue, please, keep trying different frequencies around your desired value unless you find the one working well. To check the frequency value calculated and actually applied, use ``void sdmmc_card_print_info(FILE* stream, const sdmmc_card_t* card)`` function.
 
 FatFs
 -----
@@ -17,7 +16,7 @@ FatFs is now updated to v0.14. As a result, the function signature of ``f_mkfs()
 Partition Table
 ---------------
 
-The partition table generator no longer supports misaligned partitions. When generating a partition table, ``esp-idf`` only accepts partitions with offsets that align to 4 KB. This change only affects generating new partition tables. Reading and writing to already existing partitions remains unchanged.
+The partition table generator no longer supports misaligned partitions. When generating a partition table, ``ESP-IDF`` only accepts partitions with offsets that align to 4 KB. This change only affects generating new partition tables. Reading and writing to already existing partitions remains unchanged.
 
 
 VFS
diff --git a/docs/zh_CN/migration-guides/release-5.x/storage.rst b/docs/zh_CN/migration-guides/release-5.x/storage.rst
index d3e963a804..7e759515ab 100644
--- a/docs/zh_CN/migration-guides/release-5.x/storage.rst
+++ b/docs/zh_CN/migration-guides/release-5.x/storage.rst
@@ -1,6 +1,13 @@
 存储
 =======
 
+SDMMC/SDSPI
+-----------
+
+用户现可通过 ``sdmmc_host_t.max_freq_khz`` 将 SDMMC/SDSPI 接口上的 SD 卡频率配置为特定值，不再局限于之前的 ``SDMMC_FREQ_PROBING`` (400 kHz)、 ``SDMMC_FREQ_DEFAULT`` (20 MHz) 或是 ``SDMMC_FREQ_HIGHSPEED`` (40 MHz)。此前，如果用户配置了上述三个给定频率之外的值，用户所选频率将自动调整为与其最为接近的给定值。
+
+更新后，底层驱动将计算与用户配置的特定值最为接近的合适频率。相对于枚举项选择，该频率现由可用的分频器提供。不过，如果尚未更新现有的应用代码，可能会导致与 SD 卡的通信过程出现问题。如发现上述问题，请继续尝试配置与期望值接近的不同频率，直到找到合适的频率。如需查看底层驱动的计算结果以及实际应用的频率，请使用 ``void sdmmc_card_print_info(FILE* stream, const sdmmc_card_t* card)`` 函数。
+
 FatFs
 -----
 
@@ -9,7 +16,7 @@ FatFs 已更新至 v0.14， ``f_mkfs()`` 函数签名也已变更。新签名为
 分区表
 ---------------
 
-分区表生成器不再支持未对齐的分区。生成分区表时， ``esp-idf`` 将只接受偏移量与 4 KB 对齐的分区。此变更仅影响新生成的分区表，不影响读写现有分区。
+分区表生成器不再支持未对齐的分区。生成分区表时， ``ESP-IDF`` 将只接受偏移量与 4 KB 对齐的分区。此变更仅影响新生成的分区表，不影响读写现有分区。
 
 
 VFS

From 405c26da6df482ce68f30a7af3b3c5293e84c31c Mon Sep 17 00:00:00 2001
From: Guillaume Souchere <guillaume.souchere@espressif.com>
Date: Mon, 19 Sep 2022 11:46:55 +0200
Subject: [PATCH 549/665] heap: migrate unit tests to pytest

---
 components/heap/test/CMakeLists.txt           |  4 --
 components/heap/test_apps/CMakeLists.txt      |  6 +++
 components/heap/test_apps/README.md           |  2 +
 components/heap/test_apps/main/CMakeLists.txt | 15 +++++++
 .../main}/test_aligned_alloc_caps.c           | 22 ++++++----
 .../main}/test_allocator_timings.c            | 12 ++++--
 .../heap/test_apps/main/test_app_main.c       | 41 +++++++++++++++++++
 .../main}/test_corruption_check.c             |  5 +++
 .../{test => test_apps/main}/test_diram.c     |  7 ++++
 .../main}/test_heap_trace.c                   |  5 +++
 .../heap/{test => test_apps/main}/test_leak.c |  5 +++
 .../{test => test_apps/main}/test_malloc.c    |  5 +++
 .../main}/test_malloc_caps.c                  | 11 ++++-
 .../{test => test_apps/main}/test_realloc.c   |  7 +++-
 .../main}/test_runtime_heap_reg.c             | 10 ++++-
 components/heap/test_apps/pytest_heap.py      | 13 ++++++
 components/heap/test_apps/sdkconfig.defaults  |  2 +
 tools/unit-test-app/configs/default           |  2 +-
 tools/unit-test-app/configs/default_2         |  2 +-
 tools/unit-test-app/configs/default_2_c3      |  2 +-
 tools/unit-test-app/configs/default_2_s2      |  2 +-
 tools/unit-test-app/configs/default_2_s3      |  2 +-
 tools/unit-test-app/configs/default_3_c2      |  2 +-
 tools/unit-test-app/configs/default_c2        |  2 +-
 tools/unit-test-app/configs/default_c3        |  2 +-
 tools/unit-test-app/configs/default_s2_1      |  2 +-
 tools/unit-test-app/configs/default_s3        |  2 +-
 tools/unit-test-app/configs/heap_light_poison |  4 --
 .../configs/heap_light_poison_c2              |  4 --
 .../configs/heap_light_poison_c3              |  4 --
 tools/unit-test-app/configs/psram             |  2 +-
 tools/unit-test-app/configs/psram_2           |  2 +-
 tools/unit-test-app/configs/psram_all_ext_2   |  2 +-
 tools/unit-test-app/configs/release           |  2 +-
 tools/unit-test-app/configs/release_2         |  2 +-
 tools/unit-test-app/configs/release_2_s2      |  2 +-
 tools/unit-test-app/configs/release_c2        |  2 +-
 tools/unit-test-app/configs/release_c3        |  2 +-
 tools/unit-test-app/configs/release_s2        |  2 +-
 tools/unit-test-app/configs/release_s3        |  2 +-
 tools/unit-test-app/configs/single_core       |  2 +-
 tools/unit-test-app/configs/single_core_2     |  2 +-
 tools/unit-test-app/configs/single_core_2_s2  |  2 +-
 tools/unit-test-app/configs/single_core_s2    |  2 +-
 44 files changed, 175 insertions(+), 57 deletions(-)
 delete mode 100644 components/heap/test/CMakeLists.txt
 create mode 100644 components/heap/test_apps/CMakeLists.txt
 create mode 100644 components/heap/test_apps/README.md
 create mode 100644 components/heap/test_apps/main/CMakeLists.txt
 rename components/heap/{test => test_apps/main}/test_aligned_alloc_caps.c (83%)
 rename components/heap/{test => test_apps/main}/test_allocator_timings.c (93%)
 create mode 100644 components/heap/test_apps/main/test_app_main.c
 rename components/heap/{test => test_apps/main}/test_corruption_check.c (93%)
 rename components/heap/{test => test_apps/main}/test_diram.c (90%)
 rename components/heap/{test => test_apps/main}/test_heap_trace.c (97%)
 rename components/heap/{test => test_apps/main}/test_leak.c (90%)
 rename components/heap/{test => test_apps/main}/test_malloc.c (97%)
 rename components/heap/{test => test_apps/main}/test_malloc_caps.c (97%)
 rename components/heap/{test => test_apps/main}/test_realloc.c (91%)
 rename components/heap/{test => test_apps/main}/test_runtime_heap_reg.c (92%)
 create mode 100644 components/heap/test_apps/pytest_heap.py
 create mode 100644 components/heap/test_apps/sdkconfig.defaults
 delete mode 100644 tools/unit-test-app/configs/heap_light_poison
 delete mode 100644 tools/unit-test-app/configs/heap_light_poison_c2
 delete mode 100644 tools/unit-test-app/configs/heap_light_poison_c3

diff --git a/components/heap/test/CMakeLists.txt b/components/heap/test/CMakeLists.txt
deleted file mode 100644
index 3ccce3753e..0000000000
--- a/components/heap/test/CMakeLists.txt
+++ /dev/null
@@ -1,4 +0,0 @@
-idf_component_register(SRC_DIRS "."
-                    PRIV_INCLUDE_DIRS "."
-                    PRIV_REQUIRES cmock test_utils heap)
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/components/heap/test_apps/CMakeLists.txt b/components/heap/test_apps/CMakeLists.txt
new file mode 100644
index 0000000000..df2d30eeb0
--- /dev/null
+++ b/components/heap/test_apps/CMakeLists.txt
@@ -0,0 +1,6 @@
+# The following lines of boilerplate have to be in your project's
+# CMakeLists in this exact order for cmake to work correctly
+cmake_minimum_required(VERSION 3.16)
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+project(test_heap)
diff --git a/components/heap/test_apps/README.md b/components/heap/test_apps/README.md
new file mode 100644
index 0000000000..284564238d
--- /dev/null
+++ b/components/heap/test_apps/README.md
@@ -0,0 +1,2 @@
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- |
\ No newline at end of file
diff --git a/components/heap/test_apps/main/CMakeLists.txt b/components/heap/test_apps/main/CMakeLists.txt
new file mode 100644
index 0000000000..96118e2e7b
--- /dev/null
+++ b/components/heap/test_apps/main/CMakeLists.txt
@@ -0,0 +1,15 @@
+set(src_test "test_app_main.c"
+             "test_aligned_alloc_caps.c"
+             "test_allocator_timings.c"
+             "test_corruption_check.c"
+             "test_diram.c"
+             "test_heap_trace.c"
+             "test_leak.c"
+             "test_malloc_caps.c"
+             "test_malloc.c"
+             "test_realloc.c"
+             "test_runtime_heap_reg.c")
+
+idf_component_register(SRCS ${src_test}
+                       INCLUDE_DIRS "."
+                       WHOLE_ARCHIVE)
diff --git a/components/heap/test/test_aligned_alloc_caps.c b/components/heap/test_apps/main/test_aligned_alloc_caps.c
similarity index 83%
rename from components/heap/test/test_aligned_alloc_caps.c
rename to components/heap/test_apps/main/test_aligned_alloc_caps.c
index 60b8866f12..4da12332ef 100644
--- a/components/heap/test/test_aligned_alloc_caps.c
+++ b/components/heap/test_apps/main/test_aligned_alloc_caps.c
@@ -1,3 +1,8 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
 /*
  Tests for the capabilities-based memory allocator.
 */
@@ -12,6 +17,7 @@
 #include <sys/param.h>
 #include <string.h>
 #include <malloc.h>
+#include <inttypes.h>
 
 TEST_CASE("Capabilities aligned allocator test", "[heap]")
 {
@@ -23,10 +29,10 @@ TEST_CASE("Capabilities aligned allocator test", "[heap]")
         uint8_t *buf = (uint8_t *)memalign(alignments, (alignments + 137));
         if(((alignments & (alignments - 1)) != 0) || (!alignments)) {
             TEST_ASSERT( buf == NULL );
-            //printf("[ALIGNED_ALLOC] alignment: %u is not a power of two, don't allow allocation \n", aligments);
+            //printf("[ALIGNED_ALLOC] alignment: %"PRIu32" is not a power of two, don't allow allocation \n", aligments);
         } else {
             TEST_ASSERT( buf != NULL );
-            printf("[ALIGNED_ALLOC] alignment required: %u \n", alignments);
+            printf("[ALIGNED_ALLOC] alignment required: %"PRIu32" \n", alignments);
             printf("[ALIGNED_ALLOC] address of allocated memory: %p \n\n", (void *)buf);
             //Address of obtained block must be aligned with selected value
             TEST_ASSERT(((intptr_t)buf & (alignments - 1)) == 0);
@@ -52,10 +58,10 @@ TEST_CASE("Capabilities aligned allocator test", "[heap]")
         uint8_t *buf = (uint8_t *)heap_caps_aligned_alloc(alignments, 10*1024, MALLOC_CAP_SPIRAM);
         if(((alignments & (alignments - 1)) != 0) || (!alignments)) {
             TEST_ASSERT( buf == NULL );
-            //printf("[ALIGNED_ALLOC] alignment: %u is not a power of two, don't allow allocation \n", aligments);
+            //printf("[ALIGNED_ALLOC] alignment: %"PRIu32" is not a power of two, don't allow allocation \n", aligments);
         } else {
             TEST_ASSERT( buf != NULL );
-            printf("[ALIGNED_ALLOC] alignment required: %u \n", alignments);
+            printf("[ALIGNED_ALLOC] alignment required: %"PRIu32" \n", alignments);
             printf("[ALIGNED_ALLOC] address of allocated memory: %p \n\n", (void *)buf);
             //Address of obtained block must be aligned with selected value
             TEST_ASSERT(((intptr_t)buf & (alignments - 1)) == 0);
@@ -80,10 +86,10 @@ TEST_CASE("Capabilities aligned calloc test", "[heap]")
         uint8_t *buf = (uint8_t *)heap_caps_aligned_calloc(alignments, 1, (alignments + 137), MALLOC_CAP_DEFAULT);
         if(((alignments & (alignments - 1)) != 0) || (!alignments)) {
             TEST_ASSERT( buf == NULL );
-            //printf("[ALIGNED_ALLOC] alignment: %u is not a power of two, don't allow allocation \n", aligments);
+            //printf("[ALIGNED_ALLOC] alignment: %"PRIu32" is not a power of two, don't allow allocation \n", aligments);
         } else {
             TEST_ASSERT( buf != NULL );
-            printf("[ALIGNED_ALLOC] alignment required: %u \n", alignments);
+            printf("[ALIGNED_ALLOC] alignment required: %"PRIu32" \n", alignments);
             printf("[ALIGNED_ALLOC] address of allocated memory: %p \n\n", (void *)buf);
             //Address of obtained block must be aligned with selected value
             TEST_ASSERT(((intptr_t)buf & (alignments - 1)) == 0);
@@ -120,10 +126,10 @@ TEST_CASE("Capabilities aligned calloc test", "[heap]")
         uint8_t *buf = (uint8_t *)(uint8_t *)heap_caps_aligned_calloc(alignments, 1, 10*1024, MALLOC_CAP_SPIRAM);
         if(((alignments & (alignments - 1)) != 0) || (!alignments)) {
             TEST_ASSERT( buf == NULL );
-            //printf("[ALIGNED_ALLOC] alignment: %u is not a power of two, don't allow allocation \n", aligments);
+            //printf("[ALIGNED_ALLOC] alignment: %"PRIu32" is not a power of two, don't allow allocation \n", aligments);
         } else {
             TEST_ASSERT( buf != NULL );
-            printf("[ALIGNED_ALLOC] alignment required: %u \n", alignments);
+            printf("[ALIGNED_ALLOC] alignment required: %"PRIu32" \n", alignments);
             printf("[ALIGNED_ALLOC] address of allocated memory: %p \n\n", (void *)buf);
             //Address of obtained block must be aligned with selected value
             TEST_ASSERT(((intptr_t)buf & (alignments - 1)) == 0);
diff --git a/components/heap/test/test_allocator_timings.c b/components/heap/test_apps/main/test_allocator_timings.c
similarity index 93%
rename from components/heap/test/test_allocator_timings.c
rename to components/heap/test_apps/main/test_allocator_timings.c
index 0e130c95b6..af9acd5838 100644
--- a/components/heap/test/test_allocator_timings.c
+++ b/components/heap/test_apps/main/test_allocator_timings.c
@@ -1,3 +1,8 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
 #include "freertos/FreeRTOS.h"
 #include <esp_types.h>
 #include <stdio.h>
@@ -7,7 +12,6 @@
 #include <stdlib.h>
 #include <sys/param.h>
 #include <string.h>
-#include <test_utils.h>
 
 //This test only makes sense with poisoning disabled (light or comprehensive)
 #if !defined(CONFIG_HEAP_POISONING_COMPREHENSIVE) && !defined(CONFIG_HEAP_POISONING_LIGHT)
@@ -26,13 +30,13 @@ TEST_CASE("Heap many random allocations timings", "[heap]")
     uint64_t realloc_time_average = 0;
 
     for (int i = 0; i < ITERATIONS; i++) {
-        uint8_t n = esp_random() % NUM_POINTERS;
+        uint8_t n = (uint32_t)rand() % NUM_POINTERS;
 
-        if (esp_random() % 4 == 0) {
+        if (ITERATIONS % 4 == 0) {
             /* 1 in 4 iterations, try to realloc the buffer instead
                of using malloc/free
             */
-            size_t new_size = esp_random() % 1024;
+            size_t new_size = (uint32_t)rand() % 1024;
 
             cycles_before = portGET_RUN_TIME_COUNTER_VALUE();
             void *new_p = heap_caps_realloc(p[n], new_size, MALLOC_CAP_DEFAULT);
diff --git a/components/heap/test_apps/main/test_app_main.c b/components/heap/test_apps/main/test_app_main.c
new file mode 100644
index 0000000000..fdae5be5fb
--- /dev/null
+++ b/components/heap/test_apps/main/test_app_main.c
@@ -0,0 +1,41 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "unity.h"
+#include "unity_test_runner.h"
+#include "esp_heap_caps.h"
+
+#define TEST_MEMORY_LEAK_THRESHOLD (-1024)
+
+static size_t before_free_8bit;
+static size_t before_free_32bit;
+
+static void check_leak(size_t before_free, size_t after_free, const char *type)
+{
+    ssize_t delta = after_free - before_free;
+    printf("MALLOC_CAP_%s: Before %u bytes free, After %u bytes free (delta %d)\n", type, before_free, after_free, delta);
+    TEST_ASSERT_MESSAGE(delta >= TEST_MEMORY_LEAK_THRESHOLD, "memory leak");
+}
+
+void setUp(void)
+{
+    before_free_8bit = heap_caps_get_free_size(MALLOC_CAP_8BIT);
+    before_free_32bit = heap_caps_get_free_size(MALLOC_CAP_32BIT);
+}
+
+void tearDown(void)
+{
+    size_t after_free_8bit = heap_caps_get_free_size(MALLOC_CAP_8BIT);
+    size_t after_free_32bit = heap_caps_get_free_size(MALLOC_CAP_32BIT);
+    check_leak(before_free_8bit, after_free_8bit, "8BIT");
+    check_leak(before_free_32bit, after_free_32bit, "32BIT");
+}
+
+void app_main(void)
+{
+    printf("Running heap component tests\n");
+    unity_run_menu();
+}
diff --git a/components/heap/test/test_corruption_check.c b/components/heap/test_apps/main/test_corruption_check.c
similarity index 93%
rename from components/heap/test/test_corruption_check.c
rename to components/heap/test_apps/main/test_corruption_check.c
index 9c4dd47eb2..d7dc8125ac 100644
--- a/components/heap/test/test_corruption_check.c
+++ b/components/heap/test_apps/main/test_corruption_check.c
@@ -8,6 +8,9 @@
 
 #include "esp_heap_caps.h"
 
+//This test only makes sense with poisoning enabled (light or comprehensive)
+#if defined(CONFIG_HEAP_POISONING_COMPREHENSIVE) || defined(CONFIG_HEAP_POISONING_LIGHT)
+
 /* executing multi_heap_internal_check_block_poisoning()
  * takes longer on external RAM and therefore the timeout
  * in the test of 30 seconds is exceeded. Execute the test
@@ -66,3 +69,5 @@ TEST_CASE("multi_heap poisoning detection", "[heap]")
         TEST_ASSERT_TRUE(is_heap_ok);
     }
 }
+
+#endif
diff --git a/components/heap/test/test_diram.c b/components/heap/test_apps/main/test_diram.c
similarity index 90%
rename from components/heap/test/test_diram.c
rename to components/heap/test_apps/main/test_diram.c
index f31aecb673..569139f93b 100644
--- a/components/heap/test/test_diram.c
+++ b/components/heap/test_apps/main/test_diram.c
@@ -1,3 +1,8 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
 /*
  Tests for D/IRAM support in heap capability allocator
 */
@@ -12,6 +17,7 @@
 
 #if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)
 //IDF-5167
+#ifndef CONFIG_ESP_SYSTEM_MEMPROT_FEATURE
 static void *malloc_block_diram(uint32_t caps)
 {
     void *attempts[256] = { 0 }; // Allocate up to 256 ALLOC_SZ blocks to exhaust all non-D/IRAM memory temporarily
@@ -74,4 +80,5 @@ TEST_CASE("Allocate D/IRAM as IRAM", "[heap]")
 
     free(iram);
 }
+#endif // CONFIG_ESP_SYSTEM_MEMPROT_FEATURE
 #endif //!TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)
diff --git a/components/heap/test/test_heap_trace.c b/components/heap/test_apps/main/test_heap_trace.c
similarity index 97%
rename from components/heap/test/test_heap_trace.c
rename to components/heap/test_apps/main/test_heap_trace.c
index 909aa31b5c..b88e270b18 100644
--- a/components/heap/test/test_heap_trace.c
+++ b/components/heap/test_apps/main/test_heap_trace.c
@@ -1,3 +1,8 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
 /*
  Generic test for heap tracing support
 
diff --git a/components/heap/test/test_leak.c b/components/heap/test_apps/main/test_leak.c
similarity index 90%
rename from components/heap/test/test_leak.c
rename to components/heap/test_apps/main/test_leak.c
index 0144cd937e..46f2082ecc 100644
--- a/components/heap/test/test_leak.c
+++ b/components/heap/test_apps/main/test_leak.c
@@ -1,3 +1,8 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
 /*
  Tests for a leak tag
 */
diff --git a/components/heap/test/test_malloc.c b/components/heap/test_apps/main/test_malloc.c
similarity index 97%
rename from components/heap/test/test_malloc.c
rename to components/heap/test_apps/main/test_malloc.c
index 995a64da33..0fe523a7a0 100644
--- a/components/heap/test/test_malloc.c
+++ b/components/heap/test_apps/main/test_malloc.c
@@ -1,3 +1,8 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
 /*
  Generic test for malloc/free
 */
diff --git a/components/heap/test/test_malloc_caps.c b/components/heap/test_apps/main/test_malloc_caps.c
similarity index 97%
rename from components/heap/test/test_malloc_caps.c
rename to components/heap/test_apps/main/test_malloc_caps.c
index 0010327441..2eb69625db 100644
--- a/components/heap/test/test_malloc_caps.c
+++ b/components/heap/test_apps/main/test_malloc_caps.c
@@ -1,3 +1,8 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
 /*
  Tests for the capabilities-based memory allocator.
 */
@@ -106,7 +111,7 @@ TEST_CASE("Capabilities allocator test", "[heap]")
     free(m1);
     printf("Done.\n");
 }
-#endif
+#endif // CONFIG_ESP_SYSTEM_MEMPROT_FEATURE
 #endif //!TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)
 
 #ifdef CONFIG_ESP32_IRAM_AS_8BIT_ACCESSIBLE_MEMORY
@@ -175,6 +180,7 @@ TEST_CASE("heap_caps metadata test", "[heap]")
 /* Small function runs from IRAM to check that malloc/free/realloc
    all work OK when cache is disabled...
 */
+#ifndef CONFIG_ESP_SYSTEM_MEMPROT_FEATURE
 static IRAM_ATTR __attribute__((noinline)) bool iram_malloc_test(void)
 {
     spi_flash_guard_get()->start(); // Disables flash cache
@@ -196,6 +202,7 @@ TEST_CASE("heap_caps_xxx functions work with flash cache disabled", "[heap]")
 {
     TEST_ASSERT( iram_malloc_test() );
 }
+#endif // CONFIG_ESP_SYSTEM_MEMPROT_FEATURE
 #endif //!TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)
 
 #ifdef CONFIG_HEAP_ABORT_WHEN_ALLOCATION_FAILS
@@ -212,7 +219,7 @@ static bool called_user_failed_hook = false;
 
 void heap_caps_alloc_failed_hook(size_t requested_size, uint32_t caps, const char *function_name)
 {
-    printf("%s was called but failed to allocate %d bytes with 0x%X capabilities. \n",function_name, requested_size, caps);
+    printf("%s was called but failed to allocate %d bytes with 0x%lX capabilities. \n",function_name, requested_size, caps);
     called_user_failed_hook = true;
 }
 
diff --git a/components/heap/test/test_realloc.c b/components/heap/test_apps/main/test_realloc.c
similarity index 91%
rename from components/heap/test/test_realloc.c
rename to components/heap/test_apps/main/test_realloc.c
index c106c57f19..d6e91e940d 100644
--- a/components/heap/test/test_realloc.c
+++ b/components/heap/test_apps/main/test_realloc.c
@@ -1,3 +1,8 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
 /*
  Generic test for realloc
 */
@@ -64,5 +69,5 @@ TEST_CASE("realloc move data to a new heap type", "[heap]")
 
     free(c);
 }
-#endif
+#endif // CONFIG_ESP_SYSTEM_MEMPROT_FEATURE
 #endif //!TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)
diff --git a/components/heap/test/test_runtime_heap_reg.c b/components/heap/test_apps/main/test_runtime_heap_reg.c
similarity index 92%
rename from components/heap/test/test_runtime_heap_reg.c
rename to components/heap/test_apps/main/test_runtime_heap_reg.c
index c7a9dc493c..c2729708f4 100644
--- a/components/heap/test/test_runtime_heap_reg.c
+++ b/components/heap/test_apps/main/test_runtime_heap_reg.c
@@ -1,9 +1,15 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
 /*
  Tests for registering new heap memory at runtime
 */
 
 #include <stdio.h>
 #include <stdlib.h>
+#include <inttypes.h>
 #include "unity.h"
 #include "esp_heap_caps_init.h"
 #include "esp_system.h"
@@ -20,7 +26,7 @@ TEST_CASE("Allocate new heap at runtime", "[heap][ignore]")
     uint32_t before_free = esp_get_free_heap_size();
     TEST_ESP_OK( heap_caps_add_region((intptr_t)buffer, (intptr_t)buffer + BUF_SZ) );
     uint32_t after_free = esp_get_free_heap_size();
-    printf("Before %u after %u\n", before_free, after_free);
+    printf("Before %"PRIu32" after %"PRIu32"\n", before_free, after_free);
     /* allow for some 'heap overhead' from accounting structures */
     TEST_ASSERT(after_free >= before_free + BUF_SZ - HEAP_OVERHEAD_MAX);
 }
@@ -64,7 +70,7 @@ TEST_CASE("Add .bss memory to heap region runtime", "[heap][ignore]")
     uint32_t before_free = esp_get_free_heap_size();
     TEST_ESP_OK( heap_caps_add_region((intptr_t)s_buffer, (intptr_t)s_buffer + BUF_SZ) );
     uint32_t after_free = esp_get_free_heap_size();
-    printf("Before %u after %u\n", before_free, after_free);
+    printf("Before %"PRIu32" after %"PRIu32"\n", before_free, after_free);
     /* allow for some 'heap overhead' from accounting structures */
     TEST_ASSERT(after_free >= before_free + BUF_SZ - HEAP_OVERHEAD_MAX);
 
diff --git a/components/heap/test_apps/pytest_heap.py b/components/heap/test_apps/pytest_heap.py
new file mode 100644
index 0000000000..4ba00be49d
--- /dev/null
+++ b/components/heap/test_apps/pytest_heap.py
@@ -0,0 +1,13 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: CC0-1.0
+
+import pytest
+from pytest_embedded import Dut
+
+
+@pytest.mark.generic
+@pytest.mark.supported_targets
+def test_heap(dut: Dut) -> None:
+    dut.expect_exact('Press ENTER to see the list of tests')
+    dut.write('*')
+    dut.expect_unity_test_output(timeout=300)
diff --git a/components/heap/test_apps/sdkconfig.defaults b/components/heap/test_apps/sdkconfig.defaults
new file mode 100644
index 0000000000..0e8a2c2557
--- /dev/null
+++ b/components/heap/test_apps/sdkconfig.defaults
@@ -0,0 +1,2 @@
+CONFIG_ESP_TASK_WDT_CHECK_IDLE_TASK_CPU0=n
+CONFIG_ESP_SYSTEM_MEMPROT_FEATURE=n # memory protection needs to be disabled for certain tests
diff --git a/tools/unit-test-app/configs/default b/tools/unit-test-app/configs/default
index b3048b444d..8738fb2b14 100644
--- a/tools/unit-test-app/configs/default
+++ b/tools/unit-test-app/configs/default
@@ -1,5 +1,5 @@
 # This config is split between targets since different component needs to be included (esp32, esp32s2)
 # IRAM is full... split some component to default_32_2
 CONFIG_IDF_TARGET="esp32"
-TEST_COMPONENTS=freertos esp_hw_support esp_ipc esp_system esp_timer driver heap
+TEST_COMPONENTS=freertos esp_hw_support esp_ipc esp_system esp_timer driver
 CONFIG_ESP_TIMER_SUPPORTS_ISR_DISPATCH_METHOD=y
diff --git a/tools/unit-test-app/configs/default_2 b/tools/unit-test-app/configs/default_2
index bbf1475f3e..4d29040218 100644
--- a/tools/unit-test-app/configs/default_2
+++ b/tools/unit-test-app/configs/default_2
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be excluded (esp32, esp32s2)
 CONFIG_IDF_TARGET="esp32"
-TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_ipc esp_pm esp_system esp_timer driver heap soc spi_flash vfs test_utils experimental_cpp_component
+TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_ipc esp_pm esp_system esp_timer driver soc spi_flash vfs test_utils experimental_cpp_component
diff --git a/tools/unit-test-app/configs/default_2_c3 b/tools/unit-test-app/configs/default_2_c3
index 01cf74a066..00c6c1f926 100644
--- a/tools/unit-test-app/configs/default_2_c3
+++ b/tools/unit-test-app/configs/default_2_c3
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be excluded
 CONFIG_IDF_TARGET="esp32c3"
-TEST_EXCLUDE_COMPONENTS=bt app_update esp_pm freertos esp_hw_support esp_ipc esp_system esp_timer driver heap soc spi_flash vfs lwip spiffs experimental_cpp_component perfmon test_utils
+TEST_EXCLUDE_COMPONENTS=bt app_update esp_pm freertos esp_hw_support esp_ipc esp_system esp_timer driver soc spi_flash vfs lwip spiffs experimental_cpp_component perfmon test_utils
diff --git a/tools/unit-test-app/configs/default_2_s2 b/tools/unit-test-app/configs/default_2_s2
index 2a34eb0c6b..0654e9e024 100644
--- a/tools/unit-test-app/configs/default_2_s2
+++ b/tools/unit-test-app/configs/default_2_s2
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be excluded (esp32, esp32s2)
 CONFIG_IDF_TARGET="esp32s2"
-TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_ipc esp_pm esp_system esp_timer driver heap soc spi_flash vfs experimental_cpp_component
+TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_ipc esp_pm esp_system esp_timer driver soc spi_flash vfs experimental_cpp_component
diff --git a/tools/unit-test-app/configs/default_2_s3 b/tools/unit-test-app/configs/default_2_s3
index 0cf5359969..dd1a42050f 100644
--- a/tools/unit-test-app/configs/default_2_s3
+++ b/tools/unit-test-app/configs/default_2_s3
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be excluded (esp32, esp32s2)
 CONFIG_IDF_TARGET="esp32s3"
-TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp32s3 esp_ipc esp_pm esp_system esp_timer driver heap soc spi_flash vfs experimental_cpp_component test_utils
+TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp32s3 esp_ipc esp_pm esp_system esp_timer driver soc spi_flash vfs experimental_cpp_component test_utils
diff --git a/tools/unit-test-app/configs/default_3_c2 b/tools/unit-test-app/configs/default_3_c2
index 475aaf583a..a4d0073792 100644
--- a/tools/unit-test-app/configs/default_3_c2
+++ b/tools/unit-test-app/configs/default_3_c2
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be included
 CONFIG_IDF_TARGET="esp32c2"
-TEST_EXCLUDE_COMPONENTS=app_trace console efuse esp_common esp_eth esp_event esp_hid esp_netif esp_phy esp_ringbuf esp_wifi espcoredump hal lwip mdns mqtt newlib nvs_flash partition_table sdmmc spiffs freertos esp_hw_support esp_ipc esp_system esp_timer driver heap soc spi_flash vfs
+TEST_EXCLUDE_COMPONENTS=app_trace console efuse esp_common esp_eth esp_event esp_hid esp_netif esp_phy esp_ringbuf esp_wifi espcoredump hal lwip mdns mqtt newlib nvs_flash partition_table sdmmc spiffs freertos esp_hw_support esp_ipc esp_system esp_timer driver soc spi_flash vfs
diff --git a/tools/unit-test-app/configs/default_c2 b/tools/unit-test-app/configs/default_c2
index 3033b1cef8..7009dfe166 100644
--- a/tools/unit-test-app/configs/default_c2
+++ b/tools/unit-test-app/configs/default_c2
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be included
 CONFIG_IDF_TARGET="esp32c2"
-TEST_COMPONENTS=freertos esp_hw_support esp_ipc esp_system esp_timer driver heap soc spi_flash vfs
+TEST_COMPONENTS=freertos esp_hw_support esp_ipc esp_system esp_timer driver soc spi_flash vfs
diff --git a/tools/unit-test-app/configs/default_c3 b/tools/unit-test-app/configs/default_c3
index fe48965abf..67c9a75f90 100644
--- a/tools/unit-test-app/configs/default_c3
+++ b/tools/unit-test-app/configs/default_c3
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be included
 CONFIG_IDF_TARGET="esp32c3"
-TEST_COMPONENTS=freertos esp_hw_support esp_ipc esp_system esp_timer driver heap
+TEST_COMPONENTS=freertos esp_hw_support esp_ipc esp_system esp_timer driver
diff --git a/tools/unit-test-app/configs/default_s2_1 b/tools/unit-test-app/configs/default_s2_1
index 3ef5b19050..ec990e29a4 100644
--- a/tools/unit-test-app/configs/default_s2_1
+++ b/tools/unit-test-app/configs/default_s2_1
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be included (esp32, esp32s2)
 CONFIG_IDF_TARGET="esp32s2"
-TEST_COMPONENTS=freertos esp_hw_support esp_system esp_timer driver heap
+TEST_COMPONENTS=freertos esp_hw_support esp_system esp_timer driver
diff --git a/tools/unit-test-app/configs/default_s3 b/tools/unit-test-app/configs/default_s3
index d39dd39f8e..0d78b2ff2a 100644
--- a/tools/unit-test-app/configs/default_s3
+++ b/tools/unit-test-app/configs/default_s3
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be included
 CONFIG_IDF_TARGET="esp32s3"
-TEST_COMPONENTS=freertos esp_hw_support esp_ipc esp_system esp_timer driver heap soc spi_flash vfs
+TEST_COMPONENTS=freertos esp_hw_support esp_ipc esp_system esp_timer driver soc spi_flash vfs
diff --git a/tools/unit-test-app/configs/heap_light_poison b/tools/unit-test-app/configs/heap_light_poison
deleted file mode 100644
index 540d65168b..0000000000
--- a/tools/unit-test-app/configs/heap_light_poison
+++ /dev/null
@@ -1,4 +0,0 @@
-CONFIG_IDF_TARGET="esp32"
-TEST_COMPONENTS=heap
-CONFIG_HEAP_POISONING_COMPREHENSIVE=n
-CONFIG_HEAP_POISONING_LIGHT=y
diff --git a/tools/unit-test-app/configs/heap_light_poison_c2 b/tools/unit-test-app/configs/heap_light_poison_c2
deleted file mode 100644
index 1c165b4765..0000000000
--- a/tools/unit-test-app/configs/heap_light_poison_c2
+++ /dev/null
@@ -1,4 +0,0 @@
-CONFIG_IDF_TARGET="esp32c2"
-TEST_COMPONENTS=heap
-CONFIG_HEAP_POISONING_COMPREHENSIVE=n
-CONFIG_HEAP_POISONING_LIGHT=y
diff --git a/tools/unit-test-app/configs/heap_light_poison_c3 b/tools/unit-test-app/configs/heap_light_poison_c3
deleted file mode 100644
index 270ffb6109..0000000000
--- a/tools/unit-test-app/configs/heap_light_poison_c3
+++ /dev/null
@@ -1,4 +0,0 @@
-CONFIG_IDF_TARGET="esp32c3"
-TEST_COMPONENTS=heap
-CONFIG_HEAP_POISONING_COMPREHENSIVE=n
-CONFIG_HEAP_POISONING_LIGHT=y
diff --git a/tools/unit-test-app/configs/psram b/tools/unit-test-app/configs/psram
index b5d8dc18b5..0b5da79b5c 100644
--- a/tools/unit-test-app/configs/psram
+++ b/tools/unit-test-app/configs/psram
@@ -1,5 +1,5 @@
 CONFIG_IDF_TARGET="esp32"
-TEST_EXCLUDE_COMPONENTS=bt app_update driver esp_hw_support esp_ipc esp_pm esp_system esp_timer spi_flash test_utils heap soc experimental_cpp_component esp-tls freertos sdmmc
+TEST_EXCLUDE_COMPONENTS=bt app_update driver esp_hw_support esp_ipc esp_pm esp_system esp_timer spi_flash test_utils soc experimental_cpp_component esp-tls freertos sdmmc
 CONFIG_SPIRAM=y
 CONFIG_ESP_INT_WDT_TIMEOUT_MS=800
 CONFIG_SPIRAM_OCCUPY_NO_HOST=y
diff --git a/tools/unit-test-app/configs/psram_2 b/tools/unit-test-app/configs/psram_2
index 69f028cacf..c95fbb5015 100644
--- a/tools/unit-test-app/configs/psram_2
+++ b/tools/unit-test-app/configs/psram_2
@@ -1,5 +1,5 @@
 CONFIG_IDF_TARGET="esp32"
-TEST_COMPONENTS=esp_hw_support esp_ipc esp_system esp_timer spi_flash heap soc
+TEST_COMPONENTS=esp_hw_support esp_ipc esp_system esp_timer spi_flash soc
 CONFIG_SPIRAM=y
 CONFIG_ESP_INT_WDT_TIMEOUT_MS=800
 CONFIG_SPIRAM_OCCUPY_NO_HOST=y
diff --git a/tools/unit-test-app/configs/psram_all_ext_2 b/tools/unit-test-app/configs/psram_all_ext_2
index dd3db07122..9106054015 100644
--- a/tools/unit-test-app/configs/psram_all_ext_2
+++ b/tools/unit-test-app/configs/psram_all_ext_2
@@ -1,5 +1,5 @@
 CONFIG_IDF_TARGET="esp32"
-TEST_COMPONENTS=heap soc spi_flash
+TEST_COMPONENTS=soc spi_flash
 CONFIG_SPIRAM=y
 CONFIG_ESP_INT_WDT_TIMEOUT_MS=800
 CONFIG_SPIRAM_OCCUPY_NO_HOST=y
diff --git a/tools/unit-test-app/configs/release b/tools/unit-test-app/configs/release
index d6739ff95f..c48959fc34 100644
--- a/tools/unit-test-app/configs/release
+++ b/tools/unit-test-app/configs/release
@@ -1,5 +1,5 @@
 CONFIG_IDF_TARGET="esp32"
-TEST_COMPONENTS=freertos esp_hw_support esp_system esp_ipc esp_timer driver heap soc spi_flash vfs
+TEST_COMPONENTS=freertos esp_hw_support esp_system esp_ipc esp_timer driver soc spi_flash vfs
 CONFIG_COMPILER_OPTIMIZATION_SIZE=y
 CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE=y
 CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_SILENT=y
diff --git a/tools/unit-test-app/configs/release_2 b/tools/unit-test-app/configs/release_2
index bfe8572019..da9ea704a4 100644
--- a/tools/unit-test-app/configs/release_2
+++ b/tools/unit-test-app/configs/release_2
@@ -1,6 +1,6 @@
 # This config is split between targets since different component needs to be included (esp32, esp32s2)
 CONFIG_IDF_TARGET="esp32"
-TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_ipc esp_pm esp_system esp_timer driver heap soc spi_flash vfs test_utils experimental_cpp_component
+TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_ipc esp_pm esp_system esp_timer driver soc spi_flash vfs test_utils experimental_cpp_component
 CONFIG_COMPILER_OPTIMIZATION_SIZE=y
 CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE=y
 CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_SILENT=y
diff --git a/tools/unit-test-app/configs/release_2_s2 b/tools/unit-test-app/configs/release_2_s2
index 8cefb25eba..baf847dfed 100644
--- a/tools/unit-test-app/configs/release_2_s2
+++ b/tools/unit-test-app/configs/release_2_s2
@@ -1,6 +1,6 @@
 # This config is split between targets since different component needs to be excluded (esp32, esp32s2)
 CONFIG_IDF_TARGET="esp32s2"
-TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_ipc esp_pm esp_system esp_timer driver heap soc spi_flash vfs test_utils experimental_cpp_component
+TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_ipc esp_pm esp_system esp_timer driver soc spi_flash vfs test_utils experimental_cpp_component
 CONFIG_COMPILER_OPTIMIZATION_SIZE=y
 CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE=y
 CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_SILENT=y
diff --git a/tools/unit-test-app/configs/release_c2 b/tools/unit-test-app/configs/release_c2
index 7005427151..e836324554 100644
--- a/tools/unit-test-app/configs/release_c2
+++ b/tools/unit-test-app/configs/release_c2
@@ -1,5 +1,5 @@
 CONFIG_IDF_TARGET="esp32c2"
-TEST_COMPONENTS=freertos esp_hw_support esp_system esp_ipc esp_timer driver heap soc spi_flash vfs sdmmc
+TEST_COMPONENTS=freertos esp_hw_support esp_system esp_ipc esp_timer driver soc spi_flash vfs sdmmc
 CONFIG_COMPILER_OPTIMIZATION_SIZE=y
 CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_SILENT=y
 CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE=y
diff --git a/tools/unit-test-app/configs/release_c3 b/tools/unit-test-app/configs/release_c3
index 4f96f6e161..e5cc761843 100644
--- a/tools/unit-test-app/configs/release_c3
+++ b/tools/unit-test-app/configs/release_c3
@@ -1,5 +1,5 @@
 CONFIG_IDF_TARGET="esp32c3"
-TEST_COMPONENTS=freertos esp_hw_support esp_ipc esp_system esp_timer driver heap
+TEST_COMPONENTS=freertos esp_hw_support esp_ipc esp_system esp_timer driver
 CONFIG_COMPILER_OPTIMIZATION_SIZE=y
 CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_SILENT=y
 CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE=y
diff --git a/tools/unit-test-app/configs/release_s2 b/tools/unit-test-app/configs/release_s2
index 8ef561462d..71e26b6e8f 100644
--- a/tools/unit-test-app/configs/release_s2
+++ b/tools/unit-test-app/configs/release_s2
@@ -1,6 +1,6 @@
 # This config is split between targets since different component needs to be included (esp32, esp32s2)
 CONFIG_IDF_TARGET="esp32s2"
-TEST_COMPONENTS=freertos esp_hw_support esp_system esp_timer driver heap soc spi_flash vfs
+TEST_COMPONENTS=freertos esp_hw_support esp_system esp_timer driver soc spi_flash vfs
 CONFIG_COMPILER_OPTIMIZATION_SIZE=y
 CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE=y
 CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_SILENT=y
diff --git a/tools/unit-test-app/configs/release_s3 b/tools/unit-test-app/configs/release_s3
index 022c6665f4..bb50ddbf3f 100644
--- a/tools/unit-test-app/configs/release_s3
+++ b/tools/unit-test-app/configs/release_s3
@@ -1,5 +1,5 @@
 CONFIG_IDF_TARGET="esp32s3"
-TEST_COMPONENTS=freertos esp_hw_support esp_system esp_ipc esp_timer driver heap soc spi_flash vfs
+TEST_COMPONENTS=freertos esp_hw_support esp_system esp_ipc esp_timer driver soc spi_flash vfs
 CONFIG_COMPILER_OPTIMIZATION_SIZE=y
 CONFIG_BOOTLOADER_COMPILER_OPTIMIZATION_SIZE=y
 CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_SILENT=y
diff --git a/tools/unit-test-app/configs/single_core b/tools/unit-test-app/configs/single_core
index fc734c5df7..ef974638b8 100644
--- a/tools/unit-test-app/configs/single_core
+++ b/tools/unit-test-app/configs/single_core
@@ -1,6 +1,6 @@
 # This config is split between targets since different component needs to be included (esp32, esp32s2)
 CONFIG_IDF_TARGET="esp32"
-TEST_COMPONENTS=freertos esp_hw_support esp_system esp_timer driver heap soc spi_flash vfs
+TEST_COMPONENTS=freertos esp_hw_support esp_system esp_timer driver soc spi_flash vfs
 CONFIG_MEMMAP_SMP=n
 CONFIG_FREERTOS_UNICORE=y
 CONFIG_ESP32_IRAM_AS_8BIT_ACCESSIBLE_MEMORY=y
diff --git a/tools/unit-test-app/configs/single_core_2 b/tools/unit-test-app/configs/single_core_2
index 4df28be5ea..bfa9e19bba 100644
--- a/tools/unit-test-app/configs/single_core_2
+++ b/tools/unit-test-app/configs/single_core_2
@@ -1,6 +1,6 @@
 # This config is split between targets since different component needs to be excluded (esp32, esp32s2)
 CONFIG_IDF_TARGET="esp32"
-TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_system esp_pm esp_ipc esp_timer driver heap soc spi_flash vfs test_utils experimental_cpp_component
+TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_system esp_pm esp_ipc esp_timer driver soc spi_flash vfs test_utils experimental_cpp_component
 CONFIG_MEMMAP_SMP=n
 CONFIG_FREERTOS_UNICORE=y
 CONFIG_ESP32_RTCDATA_IN_FAST_MEM=y
diff --git a/tools/unit-test-app/configs/single_core_2_s2 b/tools/unit-test-app/configs/single_core_2_s2
index 241a56affb..f8ca87e765 100644
--- a/tools/unit-test-app/configs/single_core_2_s2
+++ b/tools/unit-test-app/configs/single_core_2_s2
@@ -1,6 +1,6 @@
 # This config is split between targets since different component needs to be excluded (esp32, esp32s2)
 CONFIG_IDF_TARGET="esp32s2"
-TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_ipc esp_system esp_pm esp_timer driver heap soc spi_flash vfs experimental_cpp_component
+TEST_EXCLUDE_COMPONENTS=bt app_update freertos esp_hw_support esp_ipc esp_system esp_pm esp_timer driver soc spi_flash vfs experimental_cpp_component
 CONFIG_MEMMAP_SMP=n
 CONFIG_FREERTOS_UNICORE=y
 CONFIG_ESP32S2_RTCDATA_IN_FAST_MEM=y
diff --git a/tools/unit-test-app/configs/single_core_s2 b/tools/unit-test-app/configs/single_core_s2
index 3e9e6dd08e..687e6da57b 100644
--- a/tools/unit-test-app/configs/single_core_s2
+++ b/tools/unit-test-app/configs/single_core_s2
@@ -1,4 +1,4 @@
 # This config is split between targets since different component needs to be included (esp32, esp32s2)
 CONFIG_IDF_TARGET="esp32s2"
-TEST_COMPONENTS=esp_hw_support esp_system esp_timer driver heap soc spi_flash test_utils
+TEST_COMPONENTS=esp_hw_support esp_system esp_timer driver soc spi_flash test_utils
 CONFIG_ESP32S2_RTCDATA_IN_FAST_MEM=y

From 82c98c7f48f91c4f46b490d0ba3142d8b79c0776 Mon Sep 17 00:00:00 2001
From: Guillaume Souchere <guillaume.souchere@espressif.com>
Date: Tue, 20 Sep 2022 11:17:15 +0200
Subject: [PATCH 550/665] heap: Add test_apps configs

---
 components/heap/test_apps/pytest_heap.py      | 55 ++++++++++++++++++-
 .../heap/test_apps/sdkconfig.ci.8bit_access   |  2 +
 .../test_apps/sdkconfig.ci.abort_alloc_fail   |  1 +
 .../sdkconfig.ci.comprehensive_poisoning      |  3 +
 .../test_apps/sdkconfig.ci.light_poisoning    |  3 +
 .../heap/test_apps/sdkconfig.ci.no_poisoning  |  3 +
 components/heap/test_apps/sdkconfig.ci.psram  |  1 +
 .../heap/test_apps/sdkconfig.ci.psram_all_ext |  2 +
 8 files changed, 69 insertions(+), 1 deletion(-)
 create mode 100644 components/heap/test_apps/sdkconfig.ci.8bit_access
 create mode 100644 components/heap/test_apps/sdkconfig.ci.abort_alloc_fail
 create mode 100644 components/heap/test_apps/sdkconfig.ci.comprehensive_poisoning
 create mode 100644 components/heap/test_apps/sdkconfig.ci.light_poisoning
 create mode 100644 components/heap/test_apps/sdkconfig.ci.no_poisoning
 create mode 100644 components/heap/test_apps/sdkconfig.ci.psram
 create mode 100644 components/heap/test_apps/sdkconfig.ci.psram_all_ext

diff --git a/components/heap/test_apps/pytest_heap.py b/components/heap/test_apps/pytest_heap.py
index 4ba00be49d..8c43daa550 100644
--- a/components/heap/test_apps/pytest_heap.py
+++ b/components/heap/test_apps/pytest_heap.py
@@ -7,7 +7,60 @@ from pytest_embedded import Dut
 
 @pytest.mark.generic
 @pytest.mark.supported_targets
+@pytest.mark.parametrize(
+    'config',
+    [
+        'no_poisoning',
+        'light_poisoning',
+        'comprehensive_poisoning'
+    ]
+)
+def test_heap_poisoning(dut: Dut) -> None:
+    dut.expect_exact('Press ENTER to see the list of tests')
+    dut.write('![ignore]')
+    dut.expect_unity_test_output(timeout=300)
+
+
+@pytest.mark.generic
+@pytest.mark.esp32
+@pytest.mark.esp32s2
+@pytest.mark.esp32s3
+@pytest.mark.parametrize(
+    'config',
+    [
+        'psram',
+        'psram_all_ext'
+    ]
+)
 def test_heap(dut: Dut) -> None:
     dut.expect_exact('Press ENTER to see the list of tests')
-    dut.write('*')
+    dut.write('![ignore]')
+    dut.expect_unity_test_output(timeout=300)
+
+
+@pytest.mark.generic
+@pytest.mark.esp32
+@pytest.mark.parametrize(
+    'config',
+    [
+        'abort_alloc_fail'
+    ]
+)
+def test_heap_abort_on_alloc_failure(dut: Dut) -> None:
+    dut.expect_exact('Press ENTER to see the list of tests')
+    dut.write('"When enabled, allocation operation failure generates an abort"')
+    dut.expect('Backtrace: ')
+
+
+@pytest.mark.generic
+@pytest.mark.esp32
+@pytest.mark.parametrize(
+    'config',
+    [
+        '8bit_access'
+    ]
+)
+def test_heap_8bit_access(dut: Dut) -> None:
+    dut.expect_exact('Press ENTER to see the list of tests')
+    dut.write('"IRAM_8BIT capability test"')
     dut.expect_unity_test_output(timeout=300)
diff --git a/components/heap/test_apps/sdkconfig.ci.8bit_access b/components/heap/test_apps/sdkconfig.ci.8bit_access
new file mode 100644
index 0000000000..c8710c4043
--- /dev/null
+++ b/components/heap/test_apps/sdkconfig.ci.8bit_access
@@ -0,0 +1,2 @@
+CONFIG_FREERTOS_UNICORE=y
+CONFIG_ESP32_IRAM_AS_8BIT_ACCESSIBLE_MEMORY=y
diff --git a/components/heap/test_apps/sdkconfig.ci.abort_alloc_fail b/components/heap/test_apps/sdkconfig.ci.abort_alloc_fail
new file mode 100644
index 0000000000..1dd2c31d33
--- /dev/null
+++ b/components/heap/test_apps/sdkconfig.ci.abort_alloc_fail
@@ -0,0 +1 @@
+CONFIG_HEAP_ABORT_WHEN_ALLOCATION_FAILS=y
diff --git a/components/heap/test_apps/sdkconfig.ci.comprehensive_poisoning b/components/heap/test_apps/sdkconfig.ci.comprehensive_poisoning
new file mode 100644
index 0000000000..864e4213dd
--- /dev/null
+++ b/components/heap/test_apps/sdkconfig.ci.comprehensive_poisoning
@@ -0,0 +1,3 @@
+CONFIG_HEAP_POISONING_DISABLED=n
+CONFIG_HEAP_POISONING_LIGHT=n
+CONFIG_HEAP_POISONING_COMPREHENSIVE=y
diff --git a/components/heap/test_apps/sdkconfig.ci.light_poisoning b/components/heap/test_apps/sdkconfig.ci.light_poisoning
new file mode 100644
index 0000000000..0e2c3bc1d2
--- /dev/null
+++ b/components/heap/test_apps/sdkconfig.ci.light_poisoning
@@ -0,0 +1,3 @@
+CONFIG_HEAP_POISONING_DISABLED=n
+CONFIG_HEAP_POISONING_LIGHT=y
+CONFIG_HEAP_POISONING_COMPREHENSIVE=n
diff --git a/components/heap/test_apps/sdkconfig.ci.no_poisoning b/components/heap/test_apps/sdkconfig.ci.no_poisoning
new file mode 100644
index 0000000000..657a760928
--- /dev/null
+++ b/components/heap/test_apps/sdkconfig.ci.no_poisoning
@@ -0,0 +1,3 @@
+CONFIG_HEAP_POISONING_DISABLED=y
+CONFIG_HEAP_POISONING_LIGHT=n
+CONFIG_HEAP_POISONING_COMPREHENSIVE=n
diff --git a/components/heap/test_apps/sdkconfig.ci.psram b/components/heap/test_apps/sdkconfig.ci.psram
new file mode 100644
index 0000000000..cc641ea603
--- /dev/null
+++ b/components/heap/test_apps/sdkconfig.ci.psram
@@ -0,0 +1 @@
+CONFIG_SPIRAM=y
diff --git a/components/heap/test_apps/sdkconfig.ci.psram_all_ext b/components/heap/test_apps/sdkconfig.ci.psram_all_ext
new file mode 100644
index 0000000000..db575808cf
--- /dev/null
+++ b/components/heap/test_apps/sdkconfig.ci.psram_all_ext
@@ -0,0 +1,2 @@
+CONFIG_SPIRAM=y
+CONFIG_SPIRAM_MALLOC_ALWAYSINTERNAL=0

From bf18a05a5f13ca90a7a1bc1d0e051dc08f341ba2 Mon Sep 17 00:00:00 2001
From: Guillaume Souchere <guillaume.souchere@espressif.com>
Date: Thu, 22 Sep 2022 09:36:06 +0200
Subject: [PATCH 551/665] unit-tests: Move the leak related tests from the heap
 component to test_utils

---
 components/heap/test_apps/main/CMakeLists.txt    |  1 -
 .../components/test_utils/test/leak_test.c       | 16 ++++++++--------
 2 files changed, 8 insertions(+), 9 deletions(-)
 rename components/heap/test_apps/main/test_leak.c => tools/unit-test-app/components/test_utils/test/leak_test.c (63%)

diff --git a/components/heap/test_apps/main/CMakeLists.txt b/components/heap/test_apps/main/CMakeLists.txt
index 96118e2e7b..25d6596721 100644
--- a/components/heap/test_apps/main/CMakeLists.txt
+++ b/components/heap/test_apps/main/CMakeLists.txt
@@ -4,7 +4,6 @@ set(src_test "test_app_main.c"
              "test_corruption_check.c"
              "test_diram.c"
              "test_heap_trace.c"
-             "test_leak.c"
              "test_malloc_caps.c"
              "test_malloc.c"
              "test_realloc.c"
diff --git a/components/heap/test_apps/main/test_leak.c b/tools/unit-test-app/components/test_utils/test/leak_test.c
similarity index 63%
rename from components/heap/test_apps/main/test_leak.c
rename to tools/unit-test-app/components/test_utils/test/leak_test.c
index 46f2082ecc..46b783507c 100644
--- a/components/heap/test_apps/main/test_leak.c
+++ b/tools/unit-test-app/components/test_utils/test/leak_test.c
@@ -1,7 +1,7 @@
 /*
  * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
  *
- * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ * SPDX-License-Identifier: Apache-2.0
  */
 /*
  Tests for a leak tag
@@ -21,23 +21,23 @@ static char* check_calloc(int size)
     return arr;
 }
 
-TEST_CASE("Check for leaks (no leak)", "[heap]")
+TEST_CASE("Check for leaks (no leak)", "[test_utils]")
 {
     char *arr = check_calloc(1000);
     free(arr);
 }
 
-TEST_CASE("Check for leaks (leak)", "[heap][ignore]")
+TEST_CASE("Check for leaks (leak)", "[test_utils][ignore]")
 {
     check_calloc(1000);
 }
 
-TEST_CASE("Not check for leaks", "[heap][leaks]")
+TEST_CASE("Not check for leaks", "[test_utils][leaks]")
 {
     check_calloc(1000);
 }
 
-TEST_CASE("Set a leak level = 7016", "[heap][leaks=7016]")
+TEST_CASE("Set a leak level = 7016", "[test_utils][leaks=7016]")
 {
     check_calloc(7000);
 }
@@ -47,9 +47,9 @@ static void test_fn(void)
     check_calloc(1000);
 }
 
-TEST_CASE_MULTIPLE_STAGES("Not check for leaks in MULTIPLE_STAGES mode", "[heap][leaks]", test_fn, test_fn, test_fn);
+TEST_CASE_MULTIPLE_STAGES("Not check for leaks in MULTIPLE_STAGES mode", "[test_utils][leaks]", test_fn, test_fn, test_fn);
 
-TEST_CASE_MULTIPLE_STAGES("Check for leaks in MULTIPLE_STAGES mode (leak)", "[heap][ignore]", test_fn, test_fn, test_fn);
+TEST_CASE_MULTIPLE_STAGES("Check for leaks in MULTIPLE_STAGES mode (leak)", "[test_utils][ignore]", test_fn, test_fn, test_fn);
 
 static void test_fn2(void)
 {
@@ -62,4 +62,4 @@ static void test_fn3(void)
     check_calloc(1000);
 }
 
-TEST_CASE_MULTIPLE_STAGES("Check for leaks in MULTIPLE_STAGES mode (manual reset)", "[heap][leaks][reset=SW_CPU_RESET, SW_CPU_RESET]", test_fn2, test_fn2, test_fn3);
+TEST_CASE_MULTIPLE_STAGES("Check for leaks in MULTIPLE_STAGES mode (manual reset)", "[test_utils][leaks][reset=SW_CPU_RESET, SW_CPU_RESET]", test_fn2, test_fn2, test_fn3);

From db6d9fb638fe8dc113852d6ed5b5b66baff82844 Mon Sep 17 00:00:00 2001
From: Linda <zhangxiaoyan@espressif.com>
Date: Wed, 17 Aug 2022 19:48:19 +0800
Subject: [PATCH 552/665] docs: remove rarely used items from the home page

---
 docs/_static/contribute.png   | Bin 6437 -> 0 bytes
 docs/_static/hw-reference.png | Bin 6567 -> 0 bytes
 docs/_static/resources.png    | Bin 4482 -> 0 bytes
 docs/en/index.rst             |  19 ++-----------------
 docs/zh_CN/index.rst          |  19 ++-----------------
 5 files changed, 4 insertions(+), 34 deletions(-)
 delete mode 100644 docs/_static/contribute.png
 delete mode 100644 docs/_static/hw-reference.png
 delete mode 100644 docs/_static/resources.png

diff --git a/docs/_static/contribute.png b/docs/_static/contribute.png
deleted file mode 100644
index 1984736545fb6090fddeb65c71e57aac2e075d57..0000000000000000000000000000000000000000
GIT binary patch
literal 0
HcmV?d00001

literal 6437
zcmeAS@N?(olHy`uVBq!ia0y~yU^ouK9Bd2>3~O24k1;SXFct^7J29*~C-ahlLE^rr
zi(^Oy<J-Asx2l-(x4o}<?#<xTplf|&Q*ziEMHUW5rv?E95GCOx;nX0|RwZ@MdRNx&
zQ|s(+U;SixwQOffbd~PSO|O^FpQpsa)aalfz%j7Y8n*{mUrmw~ulfA!>~8!2e?Gr_
zzyJTf!k-7(<!uW0)cvjUsI33_bb9%TCZ7|IKVB^EpSSPduh)uCcXApWIKTA3--qq;
z^Lm}Ume@UzdFr&X?$5{L@1Fj9yZ!#XzrS9uPx_xGBEeB~;>FGrKgHu~4A(rg=f07+
zs9II?V9!KRSEr9_9|f2#^^xG@`ucYJ{W8t}<@amLXKSu`GwJa0MT+$-i^caVABoj+
z=PfuRCedQb)x*LZ@L(1XyQ)&hzvuJo-*GkP@B8^|?vLhh$-}*w-;>u*bbFRL;f0sn
z@lOHEotaPGN(y=>{lJK0N{fN!&CAE->uV;zzbmpV@N1et(b^Q53*U_%{rhs+|NXxo
zkNc(nhke}t>(y%O?V75;*FN}idG^8X^%oy4>~&te#^Jbw+Vm$cuZm20o*X0gDMe<9
z`qDYN%x5JTE7t^0kyvM{QL%)_;>#<ed5w?ba{uJ7?>e`xy_Bsh;qatHhtoO>i!?6Q
zS8m_&l;6wmx6v)3!wquE4tyt_D$m-*^ly-BOzdU;?$OoqV}9MQ%#Sbr|NVadewx@?
zZ;|!wh1H(xFXTu}VSDn?=t0@kY5coPn4G2CMLSL1d?)-441UHF_2bcsz3R#7{6DTl
zz2TX+{?@S##~xaz<jsAUY3a`RHskm8_<B?6%$o)R{b$<B+(P~Zoq3S()NvojZGj*E
zw>^66b^3VT@q=}`)yWZyZ^+mEc&NQ?>-Wc6SyE-s4!EZ;xe|DLYPCj6?rh5{k=t>f
z_uS0hxkYYfWVided+z7tuUTw6Cllo0micN`>FK@zsfvqh5@Xj++LqKC*c2ptcEhp8
z89^$SvSYb=j=UEMynmB1@`0<H^;-wg%?ahpS~|;~bZK)QvSw*B<=fA2bgqVM?sDsM
z=J#b>A3gZz@w&k#C?~1s$=lo8U9&mTc&9F%b7^g=)ZV{|z0K~<Pofs`$Xw>#c=X?c
zH0h@c+$S2WI&b&;P3!sn5hod0s;;=!Tx99rqtm+8oPYYO-q-&Aho#u(n(quc@3l^_
zIP=?&zu)iAzbh_Mxa;!0Ub%wra+X<4dWuB_0$F)-*S37_*y1eRE_QJi=ZgbNTURc1
zT^Qo7KQ}-9u#mGO8!yk2?0mUzO6C1ECOgj`?6xUcVawpYc)r!`;}<5lPY7DU_w=sb
zxj!pxRCa{ebiBCzbXNZDdBw4BCx->t&gqW3UbJ!f;~2-bMW1&{L}tYIe^~#p)#!@z
zg17GV6&pL(pKY3vzL4Wp&+U_E_+`^Y)!n_8pL=^{$-Gl%uWohU7yfUK%)GvBC!?$E
zlcP@Tub5P>dtP(jiPujH|7|VG)x3UWZIJsEDK;iO$u_shqs0p@{EIxeed^@HmlfO3
zpZ>@btC_p5@5Fxh1)YTl+QNmZ=XpneD>m_#mv!hYN-h4WS*NRSm;3tT^(9A&P4=C+
zv-4H+v1>b3ZLi-`j?I1)_K=I?iK@9riS4m(xi%loH`&<KWair?RXhw^nJ#^#>`C^8
zKg-mrci3<8Y|yajb}-(aHEngHUetHiZGV3{EV}ddK(EeexgG6=IW8B^*ZiwV{<>W3
zxP;Dsvsx|Xxh7)AHf~h@^TKMAQ}3DI$MSr{_#b;53Yu4`+Pdmyl)igL%qfGu-rDEs
zeD(V_{?fQ7&}h)t`{4IX<(_2a1+t?2k8j+NyeF||W6qj=nT7h%!D&(^a>q6be$kd}
zZhv%YQ)OiE^F$fV5VI$?zcO|+?t0f{X4t2#ePMC`w!4`>*xF`Ew1+OZ$eUX7?|I4d
zQ=877T$}A1R~Gd6$hCl+e;O|>|NXqNHSY9On<|mocXNd=ZtHuVl705J<Xdy|KJ7lg
zU&}RlniHn-R9aRT&73iPpPPZm69>IKk)i|EZGKVj*T%m+d+^z@MA3FW30sd!uP04x
zRXnZdnO}0N>`h$oU)@L2+UUjZ_$uv>TKzlCBa3gGOJ|X?d~@{wl7OT4?^<!|r##-8
zRJ(=A`N53Ik*U-6F%?haiN2MYClfv6{X(5nn?x4O6nP`sZl^v)>u~w@s$i`tvfod#
zNpf6Q*`HCe);)3!kLt^3d7+$>Z7+LB7TF{Te4F(*!$f}8grd%4`#P8JF;3RBd?)Al
zN%P#!`l6L7K2!2_Plw%^bzUaUavN7kS>=?2Y$uy1RUY0@vLrZO?Bmy;M(*=AKbsi1
zLiXfg%TG_PxyCrBy~vf_d$wiLYL&b^8QrN1Sr(|ydRaWjd^_{egy)?z_FR(Hs9kho
z+hL{~^XAW-W}{)bNg&|QBv-TDp<kBsbeUwY40PTRDqXGj^{C6Ax0f269!`p=di(Fj
zp3RpuE3<CROF1|r&oxEG^l9~?T)W~Pz6Wx1R|-azMs9bhTzur)V&O9~%BL^gv2ZJ2
z{Vm|ufdqb$@9P)uEIe|i@czm=wVlg5<`@fP<jELj-7EimV%>?oCXb()nD@=Fe7C>U
z^wXJ#+w<Jt-G6q>@ZFA0{LfeZx0k<Zv8A*-@Wl=Gm7lXSH%;x<HvQC*wA-`1t*~_h
z=gno-_x-))w}i<Csm&FhK5c92H=oz`b_PKyO51h^?A-Qdd)ZUH&0DQs&Hbcid_0uL
z*(<46_GU%ZRCnhu^|gyW8}fhk?EJGe?D>b@g@?u2Hx=A(a!l}(%Zo{3*_QA5{N0M}
zlh!Z0t9C5#@PidwG}z2P2bkS!-cYn4MI-u@!4BuUMj6{0*!LSY*nG%+s_1*~i^iGW
z+>}YtCyFDK+tu=}1~xq8yU<wnWmE3T#}z4$b*{6<Nz?`^e4MnKxzBprSH7*cBBYn|
zh^0<n7*Tm*`}>L&I$I|1@&BfHdh4GpI^~@+os|vePBP|kcqS$5(f;VtkGWH)$u=f_
z`H?>TOv*Kb6b3o%r^25j>P|`>y?*ib&kx5MCp~w2WVzwx5#@W94kwpt6u*5fwPlCA
ztrVM$(d3U09?pq5qj2Kj>rFP9Hotln?vuQ=_K-nQmxrBkYZ~`l?}DR~tCv2}Gkm*H
z;f&WCm#24ZejNOIK;y~!_lFKRPCZdEv3q9tW|KC>@&XpitOt_UEFw5g-QUWzc#h9&
z&HJ(MovN#Pa)O?S>#Ii2nzg0p>h}JilMbc1E~!HAO=t9YS+9wnYQ!UUOQUifv*h0b
z!J71iTQt_6k1y^kT*hScFz-o)_tea}(<d)AjZfcdzou{r!=t+$A^XmIOLA2I6pT|^
z5cwhX-QzjDnKC&yf9V~XdQ0e<&a3TPu4hMH6ZrOG>UrZIQblJMu65-Oc+1DBcX)As
zkC^?^;2W=QEk5dePG;ZaYd?;yEZ_b;s=VT#n{9ma>lK@p{gAt4@u%bc`QWBsHt*ez
z`aBZcRX^q5yhpbzou!V;DbF%z<5_df)O+PIxjjo?_3rsBC~?VRk9SMb^}2IyM%5ah
zW<|dKlh-G9UBO^UVMVLU$?UupOW&<oZ#re`(`zNyZl<o&iRPT<Eam>LIaA~Bqzg7n
zW-NLb*thne^xJE{qNeYkWwW)y?B*%fl3uTD>xNJJ*4X<uJ`{g+At0}RdXY--s=I-o
z)+rp0i!h&QnZtggq&Hya?7FSl{I||r4Ly85G(%G3O`+({YbOG~>^M5B>-ni0;`IwA
zH(t>6n!LXFs9k@t{EpqTi+3;hnmc*9ndoX;X=nEax1TGe)3)R{zsQX{pQ$ap=lxfQ
zwDU&KE3zMjRi*`)vCdZWf8Lcl?^I52==P-BZD(hn7UvJ!IpunFPmh$u5pB13sn@r<
zch24s>fZF)`sQ}gx$guk?Tc?|D@*NsTHpWWX;1RYlXvc%cCT)z+-kL_yTbJ6v?rPG
z!VE8cR+CgTe|5WNC&Q`BSK_P6t9QwNdiD19_U-4-FF6pncV+gYz+9o<zqM7P4{cGj
zoc2gYerL_c^;HW$XMS>VpQSKwikjTZyTU*2T9+isr0?(9e|+0ot0bd0;`Om*+jJf&
zKl&@UV@~u|dzZk+i<K_ivH0`FF3P><-2aS<`6u&>A0LpHv+Ozd|HKXXv(=ML+hY~v
zbRS&&I^VQ-!?wil9lBxrE2cF*`*b}i;q~XzGqInytSmlN{H12{#?C^9t|njY{3Snl
zoVU+c6pHIQxJqTOSa9_A^~vvME&uvl!s_;`6J^(yN80jxKR<hSl`32H{(Y{FSt+}3
zo%LoD-8bPzaYm9%5i`TFWz}q}RPz(2RLzR8S;`Z#L#r(;Q~q|gS*(})%%ux<xwKcG
zc=)+=Z@a~vRdQ7e8`$rzb(<M<|E|`GMbbiY|EAd7HJF;Pq_a@vhlJVbzFTH{mpiNq
z|2VI7`-*H4%R?4sS?#6VIaSG9^}B-C+s4Jnd^qwb<?`OnODShBN^?a2u-skjE?N5A
zVC#&pI{p&JWAw#hv|q;j@88(}@8b@kGh7So=cwFS)hl4k^~@@|zS7|Ci(PvgIb^^5
zQRk3vj`;jNyX?x{6IJ3ztEZ`__4R5^GU7?&Dod%DV_RC!wAexO+MmBstM>LPndsiz
zY?CM>9eTLG=8V|4`t4tLwC5h1rg+xpQLMhV{7W;AmcpDPcl&G3u$>C_5k4b!>-O=4
zoQA&t?3$6?5r;RG_RM$}J1wF(=Zcoq4XMVr1+m_?G0*2uKa}u;`FzNNx~r+Ty)O1m
zFz?byl#$+gQfqY@+bS2vAh(6jDsK3(F|9piQ2pb2@KPTw>#7{X*OAi-R-1k6<8hMp
z+mj-ZCB(e(smJp){;4~o)-*13-<kC6#trRa`3c%9XWeX_yLR5xB`$qZQr5y*1uHb`
z#d0N%M|zy!qRgt8_V(bp(3jUkeoW%(t`za}T0X;<VPD&$yIUl~{C28TX7a>U^Crs3
ze(4c$xxKHre|fjqwwZ-H4ti|hT5j@ngYOyn9zS#0-Nr)a&7bGr+f%71oVWVJgTMVt
z-%koW9;euotgm8zrI~5Lm#(FER$Y=}xo*If^r?1@(G}HX<zpUIoR6gIRA%=yMP4|S
zpJ^!c_w127X~*M=jy2Ul^&OB2nzr**iogYr$^e;9rM<g2f=rTnUQN6C!`<c}+n>*M
zHvYml{>XG+D4wI}J$a_H>@4O7f}bT{awZ&(I>>fbBPQ5kqQyUH-^u^=56OQ$q1qVc
zb@f-O=I#Gp(KjcE@B1pXmW}tM0*}E2<<v~0Vuh5J?;HyxtWJF8&e-X3B+l{2p3HaL
zeLtQD$!RKn-OQ$#C#uqZYr5S8{`oa>VmlwqXBOwO-0`mYj?Vo3$15k#JZ!`#q0FB5
z<m6IEKC4}67dsY3iEFg7&zCr=etog#7Q^0INB`GZpH<lYTYXjZW>4)qdm9gnvm2{L
zKi(0sl40GOb2oiCPEDLHtq}Be$}`iSpQV1+Ml!4nTo!cj+@j0hmn^Bs5@(HwGC8#&
zC(`Zg_4V=Z@97&k{ZM+aN#<hT6MLg;lUcJKYshB33yVBDVT1C~I*}=#6vf*n7bQx(
zEMT9(x#rK3{-B7vYnJfx-I6oCq0T+wp+@Aa-J#WG6Y@F&mrvod7v1jqPv_%A<Egh=
z*?C&GZQZOC_eAW4Ow=J0rA_yKe1GyFerFN8d2z&7x#!AKSw_VXjwY9G?YU*b|9WAA
zhU|jE6>*InMiY+RZ=1Gq=eD^*Rr@cyNS^P0wUNu}tU)<<;l;P2+}y8({j0Cmmf7;?
zxVJw$mS~;RyJ1g^$yt{3u2)}r8wMAidRn<|g~7w0>0zI&wdWlx)5(0{EibN_qV4Gx
z{a}%@r-{ci$xSBaeY&*=`TFkP+|adROVX_%sRGHJ+w)jYaqN}(@#Brq#XkNm-j?gK
zbsuE*SzLd^$yRpFYSG%oua7W0@X5Mwxn6U2V(>cE#KNU-dKmYL$Su9Rmnqxk*8|2}
zFH45)&m8T~i$5(k>R^v|dmdH&;?D~SyMq~h&lgwTSY7w4U)EgmWZc(VRkO~^lw6r*
zuv6*$W`?IPEB@5ROqmn3N%%<VR?Vf~+`<m?pK`Me+B0iY`X!^&m*%DQU%B<dr*7Mp
zqsO=_Ue}!s++;G}@>&y%K~UbS6*spZcPLoCX5t2i^zIGQ<gYqf&R)0nc}7*5=2@vN
zuDe2Kq<woXJwL(CK50vi*OWVFX2)EVem&{=relesd$w$52w&WG>dHNNhKN@R%aX6X
zo4UIA=<&dh)8p%YzWaRMzW&?BgSkOJl#;K7Z8E(#t^SSXoumAl3Lfwt&~6Urb6@A3
z9<p!S`{L5ye-!U(X)bY?mBy%l{gLHvFM&jf=%$JrLC1q4*_!?Bem-$iyV)5yWv8t9
zwV;)}?C%b3=lP)bozLzH`xD^_-1}ypEo6_>E^@wl%1LsAeb6+uys1_a3fDBmpR%fy
zPVqT<;b+3_Wp-jecYf{CUtO%-{i&~GDbJPMRCW2IiEKyqPFQ_VL+AV9Pt0cnmDlE`
z>*W@<`#nE2X-4zSIoYSe=gv`9KR$7j$xKU@wwATMn)&^=J}naeFlV)M$y$?pTBqgS
zF8C0nCgSzl@VxY?C6b%B++F<g0q6GsBL()xV(A5sXZ`9ieRgq^i6Ni%msuu@mrj}a
z<<^2effsQzuU)Gyv8*Z56wa;WDbf46;NV}2&-1u)ud$dpSNO;(D`fDlunU~8Y+mAi
zPU6w-&giAbt{-Di*}!sd)~+?50`^^78g=>EHKRu}11FoZzMI^0@H+3?C;RWm@V}_y
z{IIkxSm)jv#?7hPm0KGV-bb%I6Zmn$F~$TY-h_x1Q{UZ*P{=+0MC8n+<(IZC4!-{V
z+-95K?tT$_UhTS;n64GPa?K;bs@whh_N09HnLgLNaP>0=O~E^TdKcEO?2nZ@mC1If
zJytl!eZA)XbV;{xkyTrRbWf)IUakJe=Du%Fa=ycg{<rq}ckb*=<NCO%tT5fWYTe!)
z-{cq*{rt}VFg5J^Zm`z>p?CI2wGAH+dS`9<{q(}>d6PEHbIbkx$Kt$l0`H>qKeN_b
zGIagsX6g~V%e1WK(-gL{bEdym`@CFq`I>XAM0?({o7q{DUuSuLIdb7v%_k)t<%Hkm
zGk3|l7C&~_sW$!DvJ5$sDd(R*UC?w*tE{iDMssh*mfRJ^M_2L7O%01Y=Uo|Go1J_s
zaCi3Wj-sy|C6B|Fis(*l?+Ch5Rrp``pijUfubbaIe;41b%bdH-$M=_)@szjrv)3Jb
z%yUca7^A|S)f#~pL^#4c-+sOH>yLByHop07;ak&1L*}kBdutkhT<-a!#Qt4T*Ar7W
zzPwiR^V{qlp?B6!HDc@&DbQ;xycnf8#r@6p3f;NB#qBfOe=fPP%T3m-;G9@~m;S}V
z-YSD{#_w*ey4%qY8o^jonV*!eaV_ueyR*lYuPr~gto-I|3HSF4z8sS`o-zMw)#HtA
z^4i>Om$Eq?zu2126R#0)-YX?ytzVS$O1+wbMm6qF&8fRmzOKn$XVe_wy#3`pE4{S7
zdsQk2`MH+x^5_+}*Y^ufw=&o@sh7pf;KAW-*2{1FlX^O3xkO}6?VRr-hb*dI^*Y4`
z=&ep@J^Jp10nfZ!Pff2_GC%Zn-u<`NDS3@)*WAbE)9a7tH1`y&mTHK*t>U#}@wPWI
zdqwV?^U|!^S@JEaH}OW1S#68Ywts718uYE@m=`c_ZT|WLQia8aIWKR?bT2iTc5Yc{
zxt9O+j^OJPS3cMMTCh5YziiI4s~7g(c)VJ!Y97zhr)<xHHW(kBC4PF^tM?zP&dAt)
zJ9W_Jq(KJT^p!^}-khkvBL0eBZ1=8T27Os4j_DnEbla;Td-Iofd+tp-;$Tr#^Yz-P
zE#X$6MgjZE<JxBPAH;C2sWd6h5d6!r*<IrJq_mh9yX@3-CkFhu^!==Q@($6-6C<ws
ze2vxRd%Pp6|J;ek<$IRR?liuluOE5cyZiI%^KywY`lSyprC(c`#CBo(0<YF%tdkQ1
zj$I3nI_^=DD5L!KTHl^1RsFTs>eaJ-WtZlDbr3&x(OG}ak>=2}wX#{WkC_HX9^G2n
z<0OB~(98erf#soT*&3#y>vh8~yXkL9l-c{`2xm>f{-)V=Ts7TcFDFHC7x1(+U!S{P
z=8(m@JG=eNL~gx{@a=E3==vF)d*6t;Fv5AZzU8y427QLVb49QJOOu=WqgsAvS7pxJ
z>}zXR-F<uN>fP)*3HSB3#RBoWwlBOm|7}EE$|=+Kj|md9R73o}J~<VuSifD}c0I$f
z#U~mzW#4Vsbo#E+F^-Zx?qilFET23#Uz<^F`AW;8tuSV(y7totq0yRqyOKC0T6!Ed
zt`q*u_<r^7;7R6pv=l!k6uz3vldmJe?r11~xLV|}!@C)l4i6id<99rN{pF2I=CcXf
ut$_s(+@{(s_;Dbh?FD`32YT8M*r#vS<CuL|crOD31B0ilpUXO@geCw@S72=b

diff --git a/docs/_static/hw-reference.png b/docs/_static/hw-reference.png
deleted file mode 100644
index ec31ab52b9796f9adcc0eb88086b4c3bfc5a5839..0000000000000000000000000000000000000000
GIT binary patch
literal 0
HcmV?d00001

literal 6567
zcmeAS@N?(olHy`uVBq!ia0y~yU^ouK9Bd2>3~O24k1;SXFct^7J29*~C-ahlK{C<P
z#WAFU@olVagtYawc{S(5XYg6=xcdCI<=lMsXx;7HvbQI`o5Z*4g5#=|zLE<Q*P2av
z=OMn!cbE6}ck8xum0UPFcmL<CXIJM;Jbp}|NB8NA%ACw4i<Mv6{<2(r(SO=ZLlz!J
z=K}%;BZg{xbMt)9!Jj{WF1Y>Hk|Szu+O~}wAAYp3vz7ajzj@8Z8L7M1m+k%k@_2vq
z?bXua>G|uwsM|7a+3)B4yZPOV7ZnWEm$tlL#I8U0*orOgQynk2S2DeyfA-J&^I;FN
zDyt*6SHIkIfn&?gJp%t*b)w^9uHBQAVtf3e;q-b-`M2!l?^k&|u9lcoY1ggoJ=Nh;
zmWh<;|6L`H7xunM`&+l)sk?pk?b|lJ3c2xZ2kt))ebiRLWB8xb=HGL5jmIaH;_iAa
z)zR`;9ly3CL!xxq{r#&x@4LOeFMeX#XSEeeS+^hE&?c6$@cW7*zwdt*%nONJ*JQ)U
zJcX~fh@(HSQ{~P4n8!c<)f#Bjo1a?yw|M*H)gb~Q9rrFdg&mW&D0R>BEYsdK^;`K@
z-#__P=8xh(UEf>dH^1G{bn(wWKkwVw2P6h$PAuDgas3j<U$1XxzyCjf|31sAmb-EB
zmGw(pt8Q53zU}`K(HFP=byL`qjg9)J8F|7~SQZC#v_JE<Te$YJ_rbTNFK=)+cU^xu
zC-rRF>DAihQ$539SZ!r_So*JTeT(OV0HNf^ELX}e-V>GEF#CsKO`_Yh+$6ulE%J6X
z9?Sexjf>{Y{ad_dL!{ysi$KdCm;WtsmAHFOPfOHI<hsERor#|1^SPG)RIdHBz&Ebu
zTIHI>{D%*xe`36E@OHwrsev|<>OA~^fA(~CPB6RnTt$lgN>kWs-NnZ?as2gm6%(1Y
zj^~SX>T560?cMPO-}2Ruo?x_FqU=B6lI^)`A77MZit?`SGyi$@;_E|``?fvfw)*QM
zl`r1&D&x?OioC7SMz61xX~hegR%y??xvEHQdClpT1(A(gX4fswxwI)MLt5zi`6aFY
zHMaY?U(T?*C3~r5&&mFhEv9q7UEZ^`T7>sUOXiiImQn{RcHTd$x4%hAck+=Fj1vo{
zxpucRwaqVE9CYD=Z}jE1sqV)W?QiwC+ufR9w`Aqx#fJsLk6%o@H9ylL`c%t?uK6x1
zwtr3a-!A_v>HhnmZ*Zr2<=(t45>uwkJ#*rsj#k?`h2zJU-#m0^^F;lQ`ThRv>8{h;
z#VhL^nrCg>z5BU)$K=Vv=abXZ(+`{~-16Tn`qx)+@ojtezAedZc{x3(X2;_d+qQmn
z|MvTReestWwy#R8))_g<Cf@qMp#Q-!a>lo_@$=cM+tc;@e|#(Y@vlI`e}<gI)Njw8
zE&G3B=l`nuhM5Kuv21(vA4qdw%3HrpTi#x_@Wb<u!oNg%*)5(O+Iecv-sg6=UKYLR
zTJ-nqUki>0-oLMRcPpl?d@!#gN_GDB?r`3<LOh;lZRF$`CGRE#9kHEwOfmje*ZSij
zm2&&VB#uY1aDCNxy(63{qhuy+nf3aeiEX%8zSd-h%Rbp+doE|nuvTe)OW3?ZV)ByC
zt(kvk|4F@bWtFGEY);>uOUzsq&$3+d6xMZnBVxVO#jUTXG``De)|Pqan)>DnzKwj6
z7?r7Z$-=85NF*q7*U#dO#*1w0Eo&<JgfeB8MonEbK~C@9%i}KTNBBCweF?6eC9>!*
zN5@{4PoX#Ur(Y;=^vF=za63Eu=IZJCi*=XlUANh}F{t4ur?raNq#GOitDY<f(BR?d
z=51~|T(WrParXu4bI&i*u~@=0f$1rO{U5it1vP)}__QZq>2016;E;IufXU+9T;5Kb
z<#`$3NL=CObAB^Xpv>Y}&ZGeI1xat;?fX=;U_nsi<Hy`)>3s#cp;<fB4U0~!%L>m`
zkdf$9d3W&NvOb4ZJJc^(6#d*B7!VP>UUZtnQ(1k}JBveCFYv1UQSoS%y5Eln^EhMU
zH~KHSoA=vR#Oll)`!<GeMI}$p=$Ck8h`gC`K(yL%)~BFL8Ap0+ugsoX@k8>c3>PQw
zvZ>G1OvNhGzE$5;X`B8@pg4u2Xy=sBORJ@?9)6WJ?Iye0oIO!j5C4la?(bueV&ie=
z+o7E`b<NIC?WYtCoP^g#E!}u*W~jw1^*2YqTnq5ce|OyR!QI_|9oJ9K-+omlc&4gP
z(vyhj>USxNs|_n&G%wux;mltP4juFPzb`H_%Ch16J+s(zQDMr=wQFaU`f^z>i+ujv
z@KS%++Cw>4e}8A^W1bU#`m)KEtkz(wYuB#luvGTU68dm}Q_aGCMlX{YFW>cSld!gR
zVF?vFWmh(bmi}5N7IrV8YU2r|RW+N8otBwCt2p<xNcOKOTjz>U0Z+^5N7aTi{kCik
zwKTi@=lbHWCYLL-?p<6JDy1Q_`2W8TzVB4!mu%=@;Z>O$DI9yPvgo(--7cSv6PGkq
zU&#{H_9|Arf5PYClw10mXXddn?Ktc#ZJ(5VzT>Xv%FvaZ>dUHH`!r33w?-Y^t&nv+
z?Bwrb&rWYUGwaCSed%%9G8^{4irYDR{UN{1(pua5FI2M2E6hIZnU);0Z&B##L$)&O
zCcLU;Zr@XCHGLCDUd%_`Hw!sp=ESCW>qfc+`8*6-%4$Dnez)?b@>zx2J3Lp0)(Bo_
z%GWuv_lNKF)OmNj&kBX#HJIVPW^Y$*Z1k31=5X$ulN%ZoWxSUpTI>n_U+TSl`v3E-
zH}5}IV#t}^ot^u-pxiunt%<z(MfGQ5U#;0Ut_t0#VlY+Hbz1SgH=jQz?@WGDlyNX!
zYlpjaQHZwJK3}mq8Pin{znSo|{Air2eB9*H4At{0Qtt0p?WlK{;1e3Kd5y~AOV@sz
z2ECcGD0H>fDv?`mA8oa2EL-yS{LV7JRn)g?#^!JLWA4kmnEq+upAMf}uM3msA30&T
zDltJgVfFlb$5$@wvS8-FYhaOeq3q_$I-B{9eDyXbGxirRcrin;@#WWD=i0oEPGl~V
z-mDpX&!w+hXMf3WquiUPEpqQnk=(TW$B$Oo3434vPqVl>@z?()nU4?owa-2E{no4d
zo1Y(LUBGw2us&j1-_`9$q?d$bYEEBvHmuk2LuXS#;<J1A8pZi0%bI5w)qRQbJFgM{
zL~{ALytVtzev5m${g~05?Ynoqz80c?^4{f8kwD$3*YzHE{;)+JyJ~*vlK*Xqk6|kB
zULC7?Yq?*(d>fnmZ|-*u%;NqTb0^j))Yj~byIo~FMK5F9_HFFpPVMgnM1wy#+{i9{
zo!hEbaiM+JOE)9F?+r&|?3XPJ<2>?aYlP){m%Uf#RHUuGyXGBdVeiKWI{r?kJQWJ^
zXSlEKHPE+67L(qn<+j$hNHqLM*%R;2+hlI^eAo89EzES`$0j9ySGx&jA@kl{uTQfs
zs_E-%uW8O(k=U@}L8HN&<Mvj6!#Y?0%rO7lQ1bHHL&M#R!&ZAekl*0DEqd*T6>GF3
z_!QaRYuY>)eZB41r3qVhT2wyQR{oPO_4?-V#o|TJe@?3Y_`j^q%Hoeox|L{n)5{$N
z_fIYT_V<xoL5Rj2H@;GiXOAwc?_a%9xAM@kMSJ<>V<i6X>$cjw_3O4pyY8OY^mp;(
z$)}>0@00OuX%oG7wC?imllSJzRg0dA4b}a=F8lJ|U(3waEsKndIkQhI^jbOBERCe{
zEt@R_e(i3qnXOa4bm5|n?2G?CI@*0Jchmhod%k-y)5<f<T}rJuLzV{?)qc<O_PeXG
zE6elq;gcslWL|4M|M%_J0og-3qTJ7Z{0Nb{W_<qfv-Ot`-aB}G6XU&!Y@b(ZTW-9t
zN3bvR{jTp^veW;V-QRcCtZwD1$vo1_rHVpw{(ajMrmNClxqWfi>I)h%hbNq3K0I%A
zR=7I{*ON_=alQ>*C70JPSKhmA|9z9Mk0Z9P`!cVfP;{p3$~Kd*ZKvBFD*HZ)_+lf=
z#;VuTIdSc}L<O0|1B~|R8PENl{~ww0<<`Dw55EPaB!>&|95iF*551_N@~mmIMa{Qu
zD?*pFE|@MgIsC_SN9RL{%rh*x?(^0}Eqom2#%j1GA@PIre0{%fS~k&d*PiMy>C^w*
zXJZ+2Brg8c)iZ@3BiN1=pBEB0JbX6b@sBgfGvrS_H!Pm~tW%4z#Vb+q-Hu4%wPCFv
zwO(?a56FEqYZ2Gnx(OE1v!kb$Gs*TGYZ2^!nRS)D<bK~a_WWI`J<^#w=1y)_jO?`v
z;Wd=rr13fB`_+Isld`Wq4cU2k&qXDcRTm%rKD_Z`C-Z5?zQ+aXzC2}DvO+lwq}f_Z
zr@!1~d1Fpij?GI}=gk{8{$6u)%1-}f&a+#D*p2OO-@e`aIp1`%UDgwaxWZcLjJy76
z%S#S3oZkBF{z=OXr!TG-Qm`?ft*;gLSk6GVwj|=rKG7ET_bHbi@*NJW)Tt}~Fyr}y
zB~t8-%QpOoN&g;xDsED5=f@v!wCW>1a;LGgr=P#KZ$keBj&R-+M^j}sTDP|!KKXdA
zGf&1uwacaRy2LN@@1Ja8_5J#n!rFNc`;XnMRKC3N|Gr`?GkL>ve{_8%3_mEv{azQM
z7E@^W*2_{$q|mNM*6jICj|&s`pAb?15~b6??H}WQZ{xaESJ&KETit(wJvY1bN3!f6
zb<=g<ZFjElS!(p|+A^Qrc~dsq<!#f--j!fB;ey-YjI_6J9z3yIb@BPZgTMRo4LlO=
z^h};F%A9EU)2vS}#pI6K>6uPHHuKD$oxA;FrpUJ^hVRR++_$XY*~d1Msp<aHqp8<w
zRywcFyL<Vs<r>@2&i55jzrL2=zxZJ8!wup4{>PjW>b+nv{{*wt`TVtc-<BUa`ODXG
zY2nj2Tk}d~{;8R1oG<E<GOixmE@2+KC#0|D;ckCZx38QxHaWiB)UfLFMxNEjx?XF(
zIu>X?z3G%&qGQFCZs(0(o@$%ENDz2#w>h-*zMjedrE?drk*^84{BY)q&_5g;|MwV9
zQTA^AHjn@9>ie7G!uFgMf65)1aHZzz#NVa{Q64u9y=3KO@2__hQ|7IB?RRWxXiMSR
znV-8q=-(>mdvRoj=t2H)-UBaA^`+-5JQ{w->hd(!P5~{po~QS|SJys&@n-LtxD(ta
ze3Mr{zI*d_;k^^*r|!7*kZI4O);)UfV(S9#TfCLJlyq&Ka_>FqkU!Jvi}==PT2Jmy
zcllUYk*N0O9<Q?nWBH!>0>!sHT8cXV{wrV4W${Gm@8b}?&HRoFA31w`;eLB6v-U+|
z;KUTBQ!BYPBwk?d+PyJst{88qxX$s6t<hWGOD70FYmPr*n5Q`ZdtmwkzPEL|#A;uj
zf3y8-SX(y31;(0}d(OLbp1JP3(I)A27yq1pipsO33%RA*MW^jtF_EFtZE>9aB-ZKP
zi``B3eh?_kIP~d~y_t2^)+~`5&WCGw6|ZRJFKOE4_2`)3$E%{Qcfw;=_M9?V`s~Ga
z4w=Bk@jjkf-Mcm~wg1<8&2jymV>wf6o*!88RbX>V|Aa|u(|Vq_n>BkIXD>R`o%qxI
z`}g(`)%9JAj1|`Et^X{V_u%XNM-Tb5kDoK#-E6e(LB>@r-p|wZmx?HA%*uaWe{Gd5
zM|%`2bJekh(q`A$55{HcT1WlcYhziwN+#{_os8fRleWXh=Cyr2Tc288zxrjR>)KC$
zw9on!uPE0)q2w_=&v#aa$PdS}F7Iu#VyEam*VyiDyI**Po${mV>e9*OS|_^y9MD!Z
z4thJ|yOY!Vdw1)mrf**MT-Y-;e1*oRdxE>)S@&-`!0!EwySHia)X&;if^MsMx1=R5
z4qVZ8aNg;gmkd5!%1ryku^~~QUR`*i_nXb3f%}UszB;A!&&|K^Q&Z&@_u0_>{z<<=
zpFH<s%u?Q_&YayRb7b!A6!)_t$C^U6WKCteu`*)!&MsF+MH^^yuJ~c%jO8H({*PK?
z;&}Jg+^DYPFZSVO{M&eSbx5%H+n18+mn^Qd?>my_GjE@ljm}XK>!lf2wbpuN7G`bb
z%6oHu+fA+B3y*hLM!W9GY_`5*urXQw{|UvW1qKQN`xGwq8qYoB!_WBW?8N3?mh;<u
z%c^$xAB${pU{qvkeXMl4X7{yj_2i6@$w~+OJRhHTW0KqETNb3U+{4`Ks8{N>l&%YZ
z1+v$y-Sy|wQU8UTlf78K|G289ey?a-*WR1_o_Ce}dk(A!Oip4e_L<@FSVQpIA+6f8
zrn)Q^Q9j-Ob$+_pMt^<yxbtvd{0V2r-rH){-WP&BtnZ|)*~tFRH}c=@jz4PmS4{73
z`F-rCk%yzAjFZvl9~>`qPaT=PlHt4eOrFTQ5sSj7loe%#YOJ`CZ!-6K)Y9KFcQt?h
zId#an_VeWL{U-$1MlCfw7AriLFK^#DUTKbRra3t|DuHg(a_7BSy!f$WIN$0v#b*V#
zb3_AX2yfmuPd<T-@!$sa&25IUj4!JjJARe~*F?SRToL*+B(IC9>ej1*{a3!Qhn4w!
ze{697il<3mcelP=s;)}h+o#NDKd#_Nn62a6B^$ium&LxW|IXhEUWhw$dEK_C<xjtz
zWncW?f@z0c?{0&yzuTVcY!2P#du{Q@FMS&l3$85am3g`F|I6YT1zlOyM((`5*3y1w
zI9&eDZBF0xD9h-~tN@QK8)GM5?>wrrr1Ffl-Is^eZ0@|bPH6L8K5U|Q?o{thm4$f^
zHW=MgTirV4)Raei!ZuvtFZF)ZDl@fxdT`N|8P~a{M(tbSb<uBSO{WRpO||G32Q;}d
z=V{AWDceS!FOGXZdwa&!Re{wO3=Lw_&W7FH?&aeqpEsGe@c8FxF?+xLwp|xDTj%NW
z#a<~-PB1=Ru`pD7_S#uNsgqVl-Q~<Q5ALZ|Pq@;{%#_&N;9zki*dooJzfs$CYIlgq
zw<xvCrw@LybYC5onXw|Nb?@}EVVP6p?w`H6Dx|Q#>WRkD*x2Z)Ugtxn<=4gLNN6U_
z^LTtho1b;beamOtqmIruuKnWIHADTXg@%IJq#vvA*GxZf_lb7!P6M#Y3GZc2ZJ4N`
zU+gE@C}QZpr0~gmnF;k>wl}7{{>r~m{oa=Pj+=8_{gxC?S+VR!^VFrY?ZrPXgY>E=
zWy>@u9gTbQP-$MCPlE5BOn>vE%OB74c)X#!Z~1DYR4<Dq(#oJfR&~9zZpHWFDHp=;
zTdIi)ZM#@EQFj}6(H^09pRa|BzS)0IUT5u-+bh3)J2kiE`10e-Z{&CG+;xiYzWlHL
z6&9V$bsdXeeq6|N+taz~iEQSTrM6wyEq>Mg*P5&=GSy~djfeMh(aKkUXWl=s`mbmF
zboCD$z0tFjPkU^5A-wq5k{#_e&%WN|E{`*|@Z7gyesZ|p{OfJbHJfh=Eqp4<E;?OQ
z!mMYXz0B;z5Bg69-g`ece)gFPn=ZD(!dRn<Ci|CnpMGPNZ)yF~!TxW>37^^5^$yFo
z?Rk(U<uU)uhxr=oi_+((@ICpL_1wV!?6Xa$yFZ72=~#T(q0Z4+CgJc48%zG5-l?fh
zlX{b<?Y*(-PD1ru(@6iiGsgm*U7!9lbi3TY*3f@xp~~NL2QNN8x2n<WhsU#B7gs$$
zVv=z^IJEYnfyv&oaLwcPhH|;Sv5(DLqIrAM7|XM?L{Clec<c~Z#BADlsFX?g;HR76
zCS1EW)L!QJV{02R*=)nZ_dlEaZ1;XDfB5CP=)MQ8_ZG%>ve!NEFLuA<wQok+ME3dj
z8`S?cO5fG<cim%9Z^i3>{*P*c`b7&dv3ZqWH(b;>uTsb)d~j3v=c(O?^xqiFDY@t7
z%9Bycs`X=YQAM;C`_HPVkIC~g7V{a(E_0my(KGsCb4QZI_H%rXjq~UEPbhz{U$b|&
z#`hIlX0RPf?E7~ASs%;4$r&;en7_oBXNhdywT5HE$Dq~ox6VGaR6f4%;N@_ELgPK>
z++;pA`pRuFU4Qi0qQ|Y*Q$8ih*eK8WvcZ#C+J2d{ouchu*~v<Fk9r<4*B`t1$Md|=
zhn?rz<SX_}Yuotcwf?@vNpeYBCu^Q?W;yVeqeD7x`BSq1lO4^?ucqjxFZj~^{M@;7
z4Wi+{m3iZMm;Ifnc3EPonbxv-S*o^uM{m}K`spWkP2cQh)%*E#vSq^Wpk>FFe75-g
zAhmbpqj_h16!({YS@C9V+3HDbpMGzinc~*h&T;OpNq1$H;o@zVlemJVeQsZqG~@ZU
zX34>yzC4TNbBm;=e$%yEkrDjF^vgaz+b)ZLzgiQn%Qe0JbmYAlNA}m1D_-*aiFr4F
zSK*FR4PDAp-^G=CdYrGi%pK($nEy&kw&~T2ySFdaUe>#G@mlQF8NCw<ZyY#mW68t9
qf8qGP|Fcs~Z;zz808ham^}pQb{<->qYa;^#1B0ilpUXO@geCwr8+4Qa

diff --git a/docs/_static/resources.png b/docs/_static/resources.png
deleted file mode 100644
index 8989b6298721f7c1213039efd338b8684028dedc..0000000000000000000000000000000000000000
GIT binary patch
literal 0
HcmV?d00001

literal 4482
zcmeAS@N?(olHy`uVBq!ia0y~yU^ouK9Bd2>3~O24k1;SXFct^7J29*~C-ahlLD0t2
z#WAFU@$KCG{i3@?kEfqxc3HsiWr_O5gIc~`3p%IpWdwaz_7Z-n$z9?pbz|+MkUuY!
zT>bxKTyo*k`OmmJNJLXMr`2O?z%phbS0$TyMaK6PpBG)Lt|@<ZPUd{YyX%+M*~<O@
zbL05&ZxzqPSa~@oFbrE%;+(K@cFHdQ)Sy|<&(9bCQT_E*=*MqwZ);5sUhWrq{dk}3
z>OTpGAN;ea6Uq;hihUj_`s4q9mHLh8Q=MO}I-Ie6YTLg49|@ezRuA8wnQ46V)2B}f
zza2ww%=^d7cIw-=Zz;94dtW`tcrrtfvE%Od5AUtco4u?&-nt=XZ`IZatzP!ib1uCR
zJuurmUv2g3)y>bZE_05W`r67?oBy=G$%4}JpPCoM>?&DlQTL}}{of;6(OmoEw0Lzl
zZrc_nV_UVQQ1<tWh!dZ`zP?^O_4=xW*;W-t?|K*H-QTyjz-dy5#jUKa^7r>d)&1wq
zS!chd@A<>)%bcU0z66_|AGUAvyO&$!Y$_&fIsal$@b1Z>U!I+vExdQy4AY?2?-vS^
zUYRXw+5X0$ciHu@S-yV`{kqz#Eo0)|DSgfH&(UMGe@-^Z{0p-ZvP(;DuquBSQ~37Q
z)|6WHFtPmqDxx~#6_a;~Iv&@&uIN3Zs!)8X-qyTBi456BwKBWK3dQ>(n-mw%<!~|g
zJrlA^Az+=MT6A>u#mqHZ?#^I65^BK^vAXbXM!<P(ZSAA2+~P5(7kpl_+p_WZ_xJv0
z=H`oM3nt6m_-1-M)ZWd<V1w(AA0Hp9a=Fz`t8G1Uiz$~?al;v#*J9dp6@TsIbmuH#
zy2`C=cISq9e9KXpS5|7xr3$zFdh&v|Z2i%H^53D=M*j0`R)%am<7@cofN$<Y*E{yH
zTV$6-UJ#ohy1;g0!}0qPy|bSkV73$F*=RU-(aG5iw*pw0O%E0?uatZC%;BJKal%2}
zv@@TBRz6;IbC+*vbbn{_>}L|fD%YMGGwO=WuRZ>9Q9;k<*t=P+nnh<Gm^RNicu~>t
z7VrLus@mVXeOIsPI?I&Zy8QkJj)+;z*?cyawaOJ&GbPVrwV#>S8GV~W<KdGG!C&nE
z&ds-v-<y8v`^KM34kb3q#(m!GvYF$G<O2m3gQV>87wun`#2+{o|MSY;uKvrSHyB>L
z{ww6SdR5wk{kvF}C|~EjZzl7p+3k>6(d{j>jx8@RQQh|7;p>b(wGO95?#t7I#VTT}
zu37F?tGveR{cweM*F!C)#PoMk-WoEAzozTQ`z>>vw9fKS*C#7`rm*Kn4@tddlDH$z
z$aQx|zw5Sp3!Ne|T6=qW@7(*iud}bedXl+`N7v;8o~_PW?Om6icsrEMEa9ECCp|7*
zoa^~kmxKxZVj??&IXo_9PVLc<(z^Ro@Pf5p+*1AJ{@xe(Zmd1D)8?ghl*b-^8#Pfr
z{RuwivWzd6tSmahnP)k9IV<zeWUFVHlepNm+$WneuIAlq%IU}a_}~IDAHgZ<=jZLz
zy)c=peO=7G*p{W&S)O?A`1bl%Z{{>V;o6hd_m>=6sO?_9k7bW_YOK+Ph<VI<t&8)#
z4em^7_->LlEAYXFWhK+%1#;hca~;3)LZXm^Wrbzi1uh+D*8`i4`FIUYk6(yNdGPe(
zoMUH#OZ^jlwPc)`t^JdAs$|Zev*3?DZ#Ol>qK&O=-m!=;7W3v7>Tg^5xy(Acb$w8a
zTIth6e=6_tHg1qT{5r4b=G-pR9Z_|=lg~YWtR{1fz0+3PDE_Ntwj5KU^|GpWjEX#;
zzloe#a(PvyR8wJ_tHPT(wbS^VUPj7sxzAraJMrE;<<el8d;H3ixsFdbV3y0#_TS||
z@sfG%8`CTAT$2fNwbf2~YJU2?e*KTLPiF7`x7VWLNk-w1<NLMV)&4y!%YIws-IM$O
zXT<#cHT~+-C#U5_U*G?8i!XfNy|SmLrfS`}B;MX-|Nmvbas9-v&+UJI+4cPQ`>sb9
z7rUq3xc~pr^2z)EzTSUy;ijqU{=5tPI9dM7fA00Qd<9|mrp@0H8*RO^V2f_f@{iwT
zSJ=rmpZobV+<lR!|GxSKLJB1pzO#RKKm4#Q?DPLSkE2uLW$j}2MBj>k^Z$q4tY`n2
z*-xAByS@KjnC!tU^Xh%1ocY58VR}oXTCbPM^IB>9m;8EfS2IU+$&YXL@?FmEyWTCC
zALsnz$3th6_x<;$eg9TEH{WD;l=+2epVH>_+?pr5C2ZjwrkTMldY=x3D}C|kGWjU<
z@8;(8yPw`Hy5o~<#<(X&MLu@&gd3(>@sXwZ;WfLpYJT(Qb5{Mm=Y5HF=Yb`2%^O3`
zn>u+dTDfKa@@tC<GA@-|R}whKk>z^IK%iCmu-oh1Cu%eMu6*^=l9?9e6Px(#`aFmD
zS<0pVJ(XmPE>)c4zin<Ayux|Gd$TF~LYA+|J-j3L>8p!Jtrp(i_Mqp!Jmb%ssXtF_
z&dYuuwDinr-{J?>&PfaS3?JRuTfP0py?bT9&rNvZe!Km^<>mhB{PK2d_NA{j?Wid^
ztA73F%2!2a_-_7Lx4NK3naAYBT<h|xpKDv6Wk@&+A6T!ycK!PB{c_y(cQwDhpZwZl
z=kB{L%<^LQZrz&oN$@Qr|If9oJua6SN_ZwQv@pr%iX}G4>h;X7aoOdodbsBHl2G+^
zvkMf8ZA_0cd2zStP2u3Q<5*+wz5eipx$_v<bU9f5t-0gsaABKf9oGS^<{zCGPL)pI
z_FK9BPtl97udkQOoN{JmFpG&f`2Nn$;;Z~>diwgir?2&%V7a`tRAHIVrUUDur(bDG
zl#M-jAlmP0?5{5GMPhdfM7lDCj~tD1mGWxgsOxC9KU4Vn&#~svzGZbUEF#nw$|NaV
zDbmf`DCl-4DcgR>#&3tRkKDS?6@7hup4G;h)lDWpp5IhV7d<S**YaKHQp%x5uL$<z
z59DV>HYq2bp8rjE&+}cEBuY;yKV6kvJ~wWzji4L9Rq11eIePkRYBgW?c>Y;;$g8^L
zWhH0(?c%--OgpAsp8Vr%)<vE$i`S2NINC4%`ttJfRX@&US@+nY&r9q*o^<QX`K8R$
zzAY$lDA?;0^l*aLnsw{^+~s~YmhEJ>zNYw4--*>+>|@+zZCkIcFGF_4?c8C=k;uj7
ztIT{$;8Y%GlaIgcsq5VZFS=eF6*1v@m&k3QreL*h&$Ly4cNO*fW;b-tlgspT7G;Y)
zW_M>Vcl)|6*EAmW=elNa|7lg;G5y;F*Bw(Fb9$C+GF)(4X|7(Hcg;rCIWguNOJfR;
zzcGkyIedS@7RQKVin07&7CHu1AJg~7Mwo38T|4#uty{BJ?$mjhJ5^Abe^$e5=L74q
z>png@x^D8FsdDp9M+EQMC^zv2Yr+A!3ssw1=PjBM$;n<Pey&N_&N-9$+$~n;c~Q+<
zJ?9tR7TmzLu1xb-a=NO_3buI*swLN$>ip0&nHE0x*pxiWwR6MRqmJB8QJ0DEsmkQH
z;pFH2#8rRNgy(Q}J=3PinwE*qEKE($<Kon;A2M*fIT*d{>_gWKUTt50-_)n>`|q+S
zNK};vI6aVTf3D^^?a;#cy&M`huANx_{(RB#M@6@b#Z2#4OT5`IZ%Xc;0<Eo^Ha&`J
z&}n6MaSHe_dHM4KbHf`8HywIBlg-zj<%5*-4&U`#*>4@Io~#o6u%k3aCNJmKoT`QD
zg&VJZ2)Q|l|Lt6sC$W=ydwb`aUlC<HCXzdOZNZUc)(@X6i3VSmyeze`w09<lZM2|3
z;{g$__fy}bCS88D_mSydds~JZCXWOT9ryeG=rLbu`HZCV9v?28pSA1gtF@u~MBVPY
z@A_rM)Bn44S%-)7rAZdQtoG<%=Ma{TIkc&yuy-r7-{(^YSl9OG7H?d7ruu2?O((8i
z#iu8tECM)J7c-a5y~x@tb}pOM=gc&=-n-lXJnu|idbxFeiOUqtqsQkjoVhkL`|d6W
z1%rSuALTr^UDj&sKE}tp?Z<*u&i_AD&2!r<C)D<`?fT~<oR?pGk~$Nx?8dj!>6H(U
zFn-#6Yh|8Y#q=Z9A9JUwRzKWe!Xj07t;x^f%&c1;GdA8_vH6NLyN+$|oZ!oq*Us|a
zKhzYkWR6>Fs`Q_gcQzcjX6mMzS+G++u6zHD()gQGKO}E)t*)p&bLiIwx1Pl{5_(Ug
zG{VF_p07KrD7x{Q+-9+Yu!=K>Q>SZ*=m|Q^lzUM3LOu23HonD|c`iH3cm^Mze_Xdx
zY26d%@6Vn+TetW}Tz3DBDCVb)3RmtLIPUyywD^LIVa2b-MOHmaO)q%9ySw}Ozl&_K
zeOL1SzFPl;_iba}ov+8WlA;dJV)Kq{OH1GXOkhE3yZG}fZil1!SyR0Wr8bl(<Xo3^
zS#Hl_URT7|?2xf0`B&l$wd)%%pEWAYniMua(Op^Q$AzY=A7*%EBy)1Vn|@hGHfKxT
zYa1c9Ha*{*h4xFny3GC6=VlQQ`Db2v#)S_S%a#94yVek(dy2m@$@_|w%No-e2H8o;
zuhKZ9^P-qb<)#)K+0vf#I!o~)Z(i@RU;l30xpq2w+JQ5{?{Ac^ExIhV;`fRcX3;~7
zZW+z+>zwf7_Y09)n}kcL9&fkBnIFrzA69)tZqG5k&SmS$FaL2<mx&08UcA6`F4G#<
z%TkvdlkzV-^yqEL%sS4;J5Byw_N*%khx+|29KIgwmEQV5Z_zaYgN^Fveb3MGtTJ5N
z_*^P3e(97wd*1|dx#yfVYRNde_pm|ozCPdbXBXwJO%Z)_YVzfqN-|3e7MOmUrRSLa
z<inI}o6{YuBZ4n{a*TbPlYD>8+0bl;0~xK#+fp^x?t2mCY;mGca%WrY^H?ESIeF&o
z+w#}4Z??L3;qGElzJ`8IhONh*=Sf<h6RhKUUfgq6uQtu+{@KXv1#*kU`fhCLoPYab
zY{m13E<1z6s~xgEWOARcGYyy?$jz?RVSeJv9;w~xmUa`IV)yje?Ogr2Lw4)MM4h!0
zKl4ppcl$*vb2k6p<^A7JXO;<d<i0*OkJt0fjB6dfS5@NlzOCqA<E{MSSifxkgbm$U
zr+42<{9E`$&CIqpv)7<EX1)7*%c9&FSDs#D?l@=t?a!f0QZx4Txn?&owmN@rVJ$x{
z#}yT^=DAeWudJgd&*qz~KlzNUZpG8BeDX<+YfYK9w3#kF#4gwtwZ8I{>sdqot%Aol
zmaW^O@PKFPJ~0vBEqzBMclkb)sNz=Dn}1DUlIb;}PXQOKD!YGgH0@q8ak1~i6C1Az
zO_y|c{t#eL_Ni<Qf2g~uyU(3;x7o6OPovzgFH}5a9P+{YW8_7<gy7;Yj<pXekHwku
zu`*wkSbfdmu7=D4ht1s$UpICc2y8hvqyJHW#UZihrLGFgY)$6fSeY)XmTumv{QO$6
z-tV>1+ZS0nWFP69>Y|)l)_iDUWb;xTJv#$l#SLd}Y-M}p^Ke7dyt-hfsOl5Uhg>g6
zF*rP&QO0bg0}`10(e;8<!be+fj=vrb!WADM9nFv5R})z|*P<}#ign1YdnJ>HOZQ(#
dtnokN#*dCcGj}|!VPIfj@O1TaS?83{1OQ9ZG^PLm

diff --git a/docs/en/index.rst b/docs/en/index.rst
index cc036883cf..79845b00ca 100644
--- a/docs/en/index.rst
+++ b/docs/en/index.rst
@@ -19,13 +19,9 @@ This is the documentation for Espressif IoT Development Framework (`esp-idf <htt
     This document describes using ESP-IDF with the {IDF_TARGET_NAME} SoC.
 
 ==================  ==================  ==================
-|Get Started|_      |API Reference|_    |H/W Reference|_
+|Get Started|_      |API Reference|_    |API Guides|_
 ------------------  ------------------  ------------------
-`Get Started`_      `API Reference`_    `H/W Reference`_
-------------------  ------------------  ------------------
-|API Guides|_       |Contribute|_       |Resources|_
-------------------  ------------------  ------------------
-`API Guides`_       `Contribute`_       `Resources`_
+`Get Started`_      `API Reference`_    `API Guides`_
 ==================  ==================  ==================
 
 .. |Get Started| image:: ../_static/get-started.png
@@ -34,20 +30,11 @@ This is the documentation for Espressif IoT Development Framework (`esp-idf <htt
 .. |API Reference| image:: ../_static/api-reference.png
 .. _API Reference: api-reference/index.html
 
-.. |H/W Reference| image:: ../_static/hw-reference.png
-.. _H/W Reference: hw-reference/index.html
-
 .. |API Guides| image:: ../_static/api-guides.png
 .. _API Guides: api-guides/index.html
 
 .. _Libraries and Frameworks: libraries-and-frameworks/index.html
 
-.. |Contribute| image:: ../_static/contribute.png
-.. _Contribute: contribute/index.html
-
-.. |Resources| image:: ../_static/resources.png
-.. _Resources: resources.html
-
 
 .. toctree::
    :hidden:
@@ -64,5 +51,3 @@ This is the documentation for Espressif IoT Development Framework (`esp-idf <htt
    COPYRIGHT
    about
    languages
-
-* :ref:`genindex`
diff --git a/docs/zh_CN/index.rst b/docs/zh_CN/index.rst
index d6d4bf945e..b8563a09d0 100644
--- a/docs/zh_CN/index.rst
+++ b/docs/zh_CN/index.rst
@@ -19,13 +19,9 @@ ESP-IDF 编程指南
     本文档仅包含针对 {IDF_TARGET_NAME} 芯片的 ESP-IDF 使用。
 
 ==================  ==================  ==================
-|快速入门|_          |API 参考|_         |H/W 参考|_
+|快速入门|_          |API 参考|_         |API 指南|_
 ------------------  ------------------  ------------------
-`快速入门`_          `API 参考`_         `H/W 参考`_
-------------------  ------------------  ------------------
-|API 指南|_          |贡献代码|_         |相关资源|_
-------------------  ------------------  ------------------
-`API 指南`_          `贡献代码`_         `相关资源`_
+`快速入门`_          `API 参考`_         `API 指南`_
 ==================  ==================  ==================
 
 .. |快速入门| image:: ../_static/get-started.png
@@ -34,20 +30,11 @@ ESP-IDF 编程指南
 .. |API 参考| image:: ../_static/api-reference.png
 .. _API 参考: api-reference/index.html
 
-.. |H/W 参考| image:: ../_static/hw-reference.png
-.. _H/W 参考: hw-reference/index.html
-
 .. |API 指南| image:: ../_static/api-guides.png
 .. _API 指南: api-guides/index.html
 
 .. _Libraries and Frameworks: libraries-and-frameworks/index.html
 
-.. |贡献代码| image:: ../_static/contribute.png
-.. _贡献代码: contribute/index.html
-
-.. |相关资源| image:: ../_static/resources.png
-.. _相关资源: resources.html
-
 
 .. toctree::
    :hidden:
@@ -64,5 +51,3 @@ ESP-IDF 编程指南
    COPYRIGHT
    about
    languages
-
-* :ref:`genindex`

From da44fc9cbefa208eaea45e105c3a9dc36959417f Mon Sep 17 00:00:00 2001
From: Jin Cheng <jincheng@espressif.com>
Date: Mon, 19 Sep 2022 14:23:19 +0800
Subject: [PATCH 553/665] fixed the issue iOS devices cannot initiate
 connection to ESP32 while there is a BLE connection to this ESP32

Closes https://github.com/espressif/esp-idf/issues/6557
---
 components/bt/host/bluedroid/stack/btm/btm_acl.c    | 4 ----
 components/bt/host/bluedroid/stack/btm/btm_sec.c    | 4 +++-
 components/bt/host/bluedroid/stack/l2cap/l2c_link.c | 3 ++-
 3 files changed, 5 insertions(+), 6 deletions(-)

diff --git a/components/bt/host/bluedroid/stack/btm/btm_acl.c b/components/bt/host/bluedroid/stack/btm/btm_acl.c
index 1fe596ada3..021a80da40 100644
--- a/components/bt/host/bluedroid/stack/btm/btm_acl.c
+++ b/components/bt/host/bluedroid/stack/btm/btm_acl.c
@@ -347,10 +347,6 @@ void btm_acl_created (BD_ADDR bda, DEV_CLASS dc, UINT8 bdn[BTM_MAX_REM_BD_NAME_L
                         btm_establish_continue (p);
                         return;
                     }
-                } else {
-                    /* If remote features indicated secure connection (SC) mode, check the remote feautres again*/
-                    /* this is to prevent from BIAS attack where attacker can downgrade SC mode*/
-                    btm_read_remote_features (p->hci_handle);
                 }
             }
 
diff --git a/components/bt/host/bluedroid/stack/btm/btm_sec.c b/components/bt/host/bluedroid/stack/btm/btm_sec.c
index cd61d6388d..f99a78c899 100644
--- a/components/bt/host/bluedroid/stack/btm/btm_sec.c
+++ b/components/bt/host/bluedroid/stack/btm/btm_sec.c
@@ -4024,7 +4024,9 @@ void btm_sec_auth_complete (UINT16 handle, UINT8 status)
         return;
     }
 
-    p_dev_rec->sec_flags |= BTM_SEC_AUTHENTICATED;
+    if (!(p_dev_rec->sm4 & BTM_SM4_UPGRADE)) {
+        p_dev_rec->sec_flags |= BTM_SEC_AUTHENTICATED;
+    }
 
     if (p_dev_rec->pin_code_length >= 16 ||
             p_dev_rec->link_key_type == BTM_LKEY_TYPE_AUTH_COMB ||
diff --git a/components/bt/host/bluedroid/stack/l2cap/l2c_link.c b/components/bt/host/bluedroid/stack/l2cap/l2c_link.c
index 4b81b4b3b2..5471e66bb8 100644
--- a/components/bt/host/bluedroid/stack/l2cap/l2c_link.c
+++ b/components/bt/host/bluedroid/stack/l2cap/l2c_link.c
@@ -87,7 +87,8 @@ BOOLEAN l2c_link_hci_conn_req (BD_ADDR bd_addr)
 
             if (p_lcb_cur->in_use) {
                 no_links = FALSE;
-                p_lcb->link_role = HCI_ROLE_MASTER;
+                // p_lcb->link_role = HCI_ROLE_MASTER;
+                p_lcb->link_role = HCI_ROLE_SLAVE;
                 break;
             }
         }

From 82c8b01650e2c644630a7ff5a697eb4ad0553913 Mon Sep 17 00:00:00 2001
From: Jakob Hasse <jakob.hasse@espressif.com>
Date: Fri, 23 Sep 2022 10:32:01 +0200
Subject: [PATCH 554/665] refactor(editorconfig): Removed FreeRTOS tab rule

FreeRTOS used tabs before, but changed to spaces now.
This hasn't been reflected in the editorconfig file
and is fixed now.
---
 .editorconfig | 8 --------
 1 file changed, 8 deletions(-)

diff --git a/.editorconfig b/.editorconfig
index b02e738da7..4fd7122fef 100644
--- a/.editorconfig
+++ b/.editorconfig
@@ -19,14 +19,6 @@ trim_trailing_whitespace = false
 indent_style = tab
 indent_size = 2
 
-[*/freertos/**]
-indent_style = tab
-indent_size = 4
-
-[{*/freertos/**.S,**/FreeRTOSConfig.h}]
-indent_style = space
-indent_size = 4
-
 [*.pem]
 insert_final_newline = false
 

From e2c66520dbd72faef5f47a9e6cfd3ad825de4da7 Mon Sep 17 00:00:00 2001
From: Roland Dobai <roland@espressif.com>
Date: Thu, 22 Sep 2022 16:14:17 +0200
Subject: [PATCH 555/665] Tools: Improve download error messages coming from
 idf_tools.py

Closes https://github.com/espressif/esp-idf/issues/9618
---
 tools/idf_tools.py | 43 +++++++++++++++++++++++++++++++------------
 1 file changed, 31 insertions(+), 12 deletions(-)

diff --git a/tools/idf_tools.py b/tools/idf_tools.py
index 8e0dd745e2..bee0da95a4 100755
--- a/tools/idf_tools.py
+++ b/tools/idf_tools.py
@@ -245,6 +245,25 @@ def info(text, f=None, *args):  # type: (str, Optional[IO[str]], str) -> None
         f.write(text + '\n', *args)
 
 
+def print_hints_on_download_error(err):  # type: (str) -> None
+    info('Please make sure you have a working Internet connection.')
+
+    if 'CERTIFICATE' in err:
+        info('Certificate issues are usually caused by an outdated certificate database on your computer.')
+        info('Please check the documentation of your operating system for how to upgrade it.')
+
+        if sys.platform == 'darwin':
+            info('Running "./Install\\ Certificates.command" might be able to fix this issue.')
+
+        info('Running "{} -m pip install --upgrade certifi" can also resolve this issue in some cases.'.format(sys.executable))
+
+    # Certificate issue on Windows can be hidden under different errors which might be even translated,
+    # e.g. "[WinError -2146881269] ASN1 valor de tag inválido encontrado"
+    if sys.platform == 'win32':
+        info('By downloading and using the offline installer from https://dl.espressif.com/dl/esp-idf '
+             'you might be able to work around this issue.')
+
+
 def run_cmd_check_output(cmd, input_text=None, extra_paths=None):
     # type: (List[str], Optional[str], Optional[List[str]]) -> bytes
     # If extra_paths is given, locate the executable in one of these directories.
@@ -401,7 +420,7 @@ def urlretrieve_ctx(url, filename, reporthook=None, data=None, context=None):
     return result
 
 
-def download(url, destination):  # type: (str, str) -> None
+def download(url, destination):  # type: (str, str) -> Optional[Exception]
     info(f'Downloading {url}')
     info(f'Destination: {destination}')
     try:
@@ -419,10 +438,10 @@ def download(url, destination):  # type: (str, str) -> None
 
         urlretrieve_ctx(url, destination, report_progress if not global_non_interactive else None, context=ctx)
         sys.stdout.write('\rDone\n')
+        return None
     except Exception as e:
         # urlretrieve could throw different exceptions, e.g. IOError when the server is down
-        # Errors are ignored because the downloaded file is checked a couple of lines later.
-        warn('Download failure {}'.format(e))
+        return e
     finally:
         sys.stdout.flush()
 
@@ -482,10 +501,6 @@ class ToolExecError(RuntimeError):
     pass
 
 
-class DownloadError(RuntimeError):
-    pass
-
-
 class IDFToolDownload(object):
     def __init__(self, platform_name, url, size, sha256):  # type: (str, str, int, str) -> None
         self.platform_name = platform_name
@@ -732,7 +747,7 @@ class IDFTool(object):
         download_obj = self.versions[version].get_download_for_platform(self._platform)
         if not download_obj:
             fatal('No packages for tool {} platform {}!'.format(self.name, self._platform))
-            raise DownloadError()
+            raise SystemExit(1)
 
         url = download_obj.url
         archive_name = os.path.basename(url)
@@ -750,8 +765,9 @@ class IDFTool(object):
         downloaded = False
         local_temp_path = local_path + '.tmp'
         for retry in range(DOWNLOAD_RETRY_COUNT):
-            download(url, local_temp_path)
+            err = download(url, local_temp_path)
             if not os.path.isfile(local_temp_path) or not self.check_download_file(download_obj, local_temp_path):
+                warn('Download failure: {}'.format(err))
                 warn('Failed to download {} to {}'.format(url, local_temp_path))
                 continue
             rename_with_retry(local_temp_path, local_path)
@@ -759,7 +775,8 @@ class IDFTool(object):
             break
         if not downloaded:
             fatal('Failed to download, and retry count has expired')
-            raise DownloadError()
+            print_hints_on_download_error(str(err))
+            raise SystemExit(1)
 
     def install(self, version):  # type: (str) -> None
         # Currently this is called after calling 'download' method, so here are a few asserts
@@ -1873,8 +1890,9 @@ def get_constraints(idf_version):  # type: (str) -> str
         pass
 
     for _ in range(DOWNLOAD_RETRY_COUNT):
-        download(constraint_url, temp_path)
+        err = download(constraint_url, temp_path)
         if not os.path.isfile(temp_path):
+            warn('Download failure: {}'.format(err))
             warn('Failed to download {} to {}'.format(constraint_url, temp_path))
             continue
         if os.path.isfile(constraint_path):
@@ -1888,8 +1906,9 @@ def get_constraints(idf_version):  # type: (str) -> str
         return constraint_path
     else:
         fatal('Failed to download, and retry count has expired')
+        print_hints_on_download_error(str(err))
         info('See the help on how to disable constraints in order to work around this issue.')
-        raise DownloadError()
+        raise SystemExit(1)
 
 
 def install_legacy_python_virtualenv(path):  # type: (str) -> None

From a440b4cfb36c3f76a4cd9f9e0411fd04f0676d58 Mon Sep 17 00:00:00 2001
From: Marius Vikhammer <marius.vikhammer@espressif.com>
Date: Sun, 25 Sep 2022 12:35:46 +0800
Subject: [PATCH 556/665] docs: remove old and dead BT video example link

---
 docs/zh_CN/api-guides/esp-ble-mesh/ble-mesh-index.rst | 1 -
 1 file changed, 1 deletion(-)

diff --git a/docs/zh_CN/api-guides/esp-ble-mesh/ble-mesh-index.rst b/docs/zh_CN/api-guides/esp-ble-mesh/ble-mesh-index.rst
index 37d1f2fdc3..34ed2ccf3f 100644
--- a/docs/zh_CN/api-guides/esp-ble-mesh/ble-mesh-index.rst
+++ b/docs/zh_CN/api-guides/esp-ble-mesh/ble-mesh-index.rst
@@ -230,7 +230,6 @@ ESP-BLE-MESH 示例
 ESP-BLE-MESH 演示视频
 ======================
 
-* `Provisioning of ESP-BLE-MESH nodes using Smartphone App <https://download.espressif.com/BLE_MESH/Docs4Customers/esp-ble-mesh-demo.mp4>`_
 * `Espressif Fast Provisioning using ESP-BLE-MESH App <https://dl.espressif.com/BLE/public/ESP32_BLE_Mesh_Fast_Provision.mp4>`_
 * `Espressif ESP-BLE-MESH and Wi-Fi Coexistence <https://dl.espressif.com/BLE/public/ESP_BLE_MESH_WIFI_Coexistence.mp4>`_
 

From 179bda52bee2cec0faa590acf0d8f208559bca45 Mon Sep 17 00:00:00 2001
From: laokaiyao <laokaiyao@espressif.com>
Date: Fri, 23 Sep 2022 17:09:19 +0800
Subject: [PATCH 557/665] i2s_example: fixed i2s_adc_dac output gap

Closes: https://github.com/espressif/esp-idf/issues/9389
---
 examples/peripherals/i2s/i2s_adc_dac/main/app_main.c | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/examples/peripherals/i2s/i2s_adc_dac/main/app_main.c b/examples/peripherals/i2s/i2s_adc_dac/main/app_main.c
index 79606b5c37..7fa073b51e 100644
--- a/examples/peripherals/i2s/i2s_adc_dac/main/app_main.c
+++ b/examples/peripherals/i2s/i2s_adc_dac/main/app_main.c
@@ -78,8 +78,8 @@ void example_i2s_init(void)
         .communication_format = I2S_COMM_FORMAT_STAND_MSB,
         .channel_format = EXAMPLE_I2S_FORMAT,
         .intr_alloc_flags = 0,
-        .dma_desc_num = 2,
-        .dma_frame_num = 1024,
+        .dma_buf_count = 6,
+        .dma_buf_len = 256,
         .use_apll = 1,
      };
      //install and start i2s driver

From 02a9de904a026db36da673488a2b0c42f1c23bad Mon Sep 17 00:00:00 2001
From: "Michael (XIAO Xufeng)" <xiaoxufeng@espressif.com>
Date: Mon, 19 Sep 2022 14:23:37 +0800
Subject: [PATCH 558/665] essl: move from esp-idf component to extra component

---
 .gitlab/CODEOWNERS                            |   1 -
 components/driver/test/CMakeLists.txt         |   5 +-
 .../test/esp_serial_slave_link/CMakeLists.txt |  11 +
 .../driver/test/esp_serial_slave_link/LICENSE | 202 ++++++++++++++++++
 .../test/esp_serial_slave_link/README.md      |  16 ++
 .../test}/esp_serial_slave_link/essl.c        |  18 +-
 .../esp_serial_slave_link/essl_internal.h     |  19 +-
 .../test}/esp_serial_slave_link/essl_sdio.c   |   2 +-
 .../test}/esp_serial_slave_link/essl_spi.c    |   2 +-
 .../include/esp_serial_slave_link/essl.h      |  18 +-
 .../include/esp_serial_slave_link/essl_sdio.h |  18 +-
 .../include/esp_serial_slave_link/essl_spi.h  |  18 +-
 .../include/essl_spi/esp32c2_defs.h           |  30 +++
 .../include/essl_spi/esp32c3_defs.h           |  29 +++
 .../include/essl_spi/esp32s2_defs.h           |  29 +++
 .../include/essl_spi/esp32s3_defs.h           |  29 +++
 components/driver/test/test_sdio.c            |  10 +-
 .../esp_serial_slave_link/CMakeLists.txt      |  11 -
 docs/doxygen/Doxyfile                         |   6 +-
 .../release-5.x/removed-components.rst        |   1 +
 .../i2s/i2s_codec/i2s_es8311/README.md        |   2 +-
 examples/peripherals/sdio/README.md           |  14 +-
 .../peripherals/sdio/host/main/app_main.c     |   3 +
 .../sdio/host/main/idf_component.yml          |   3 +
 .../spi_slave_hd/append_mode/README.md        |  11 +
 .../append_mode/master/main/app_main.c        |   2 +
 .../append_mode/master/main/idf_component.yml |   3 +
 .../append_mode/slave/main/app_main.c         |   1 -
 .../seg_master/main/idf_component.yml         |   3 +
 29 files changed, 425 insertions(+), 92 deletions(-)
 create mode 100644 components/driver/test/esp_serial_slave_link/CMakeLists.txt
 create mode 100644 components/driver/test/esp_serial_slave_link/LICENSE
 create mode 100644 components/driver/test/esp_serial_slave_link/README.md
 rename components/{ => driver/test}/esp_serial_slave_link/essl.c (91%)
 rename components/{ => driver/test}/esp_serial_slave_link/essl_internal.h (69%)
 rename components/{ => driver/test}/esp_serial_slave_link/essl_sdio.c (99%)
 rename components/{ => driver/test}/esp_serial_slave_link/essl_spi.c (99%)
 rename components/{ => driver/test}/esp_serial_slave_link/include/esp_serial_slave_link/essl.h (93%)
 rename components/{ => driver/test}/esp_serial_slave_link/include/esp_serial_slave_link/essl_sdio.h (93%)
 rename components/{ => driver/test}/esp_serial_slave_link/include/esp_serial_slave_link/essl_spi.h (96%)
 create mode 100644 components/driver/test/esp_serial_slave_link/include/essl_spi/esp32c2_defs.h
 create mode 100644 components/driver/test/esp_serial_slave_link/include/essl_spi/esp32c3_defs.h
 create mode 100644 components/driver/test/esp_serial_slave_link/include/essl_spi/esp32s2_defs.h
 create mode 100644 components/driver/test/esp_serial_slave_link/include/essl_spi/esp32s3_defs.h
 delete mode 100644 components/esp_serial_slave_link/CMakeLists.txt
 create mode 100644 examples/peripherals/sdio/host/main/idf_component.yml
 create mode 100644 examples/peripherals/spi_slave_hd/append_mode/master/main/idf_component.yml
 create mode 100644 examples/peripherals/spi_slave_hd/segment_mode/seg_master/main/idf_component.yml

diff --git a/.gitlab/CODEOWNERS b/.gitlab/CODEOWNERS
index 21af3d87db..46154a806a 100644
--- a/.gitlab/CODEOWNERS
+++ b/.gitlab/CODEOWNERS
@@ -97,7 +97,6 @@
 /components/esp_psram/                @esp-idf-codeowners/peripherals @esp-idf-codeowners/system
 /components/esp_ringbuf/              @esp-idf-codeowners/system
 /components/esp_rom/                  @esp-idf-codeowners/system @esp-idf-codeowners/bluetooth @esp-idf-codeowners/wifi
-/components/esp_serial_slave_link/    @esp-idf-codeowners/peripherals
 /components/esp_system/               @esp-idf-codeowners/system
 /components/esp_timer/                @esp-idf-codeowners/system
 /components/esp-tls/                  @esp-idf-codeowners/app-utilities
diff --git a/components/driver/test/CMakeLists.txt b/components/driver/test/CMakeLists.txt
index ae79c8d854..f609fd6ca1 100644
--- a/components/driver/test/CMakeLists.txt
+++ b/components/driver/test/CMakeLists.txt
@@ -1,5 +1,8 @@
 idf_component_register(SRC_DIRS . param_test dac_dma_test
                        PRIV_INCLUDE_DIRS include param_test/include
-                       PRIV_REQUIRES cmock test_utils driver nvs_flash esp_serial_slave_link
+                       PRIV_REQUIRES cmock test_utils driver nvs_flash
                                      esp_timer esp_adc esp_event esp_wifi)
 target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
+
+# A local copy of idf-extra-components esp_serial_slave_link, for stabilities of the SDIO test
+add_subdirectory(esp_serial_slave_link)
diff --git a/components/driver/test/esp_serial_slave_link/CMakeLists.txt b/components/driver/test/esp_serial_slave_link/CMakeLists.txt
new file mode 100644
index 0000000000..40ffefb5d9
--- /dev/null
+++ b/components/driver/test/esp_serial_slave_link/CMakeLists.txt
@@ -0,0 +1,11 @@
+set(srcs "essl.c" "essl_sdio.c" "essl_spi.c")
+set(include "include")
+set(priv_include "." "include/esp_serial_slave_link")
+set(priv_req idf::sdmmc idf::driver)
+
+add_prefix(srcs "${CMAKE_CURRENT_LIST_DIR}/" "${srcs}")
+
+target_sources(${COMPONENT_LIB} PRIVATE "${srcs}")
+target_include_directories(${COMPONENT_LIB} PUBLIC ${include})
+target_include_directories(${COMPONENT_LIB} PRIVATE ${priv_include})
+target_link_libraries(${COMPONENT_LIB} PRIVATE ${priv_req})
diff --git a/components/driver/test/esp_serial_slave_link/LICENSE b/components/driver/test/esp_serial_slave_link/LICENSE
new file mode 100644
index 0000000000..d645695673
--- /dev/null
+++ b/components/driver/test/esp_serial_slave_link/LICENSE
@@ -0,0 +1,202 @@
+
+                                 Apache License
+                           Version 2.0, January 2004
+                        http://www.apache.org/licenses/
+
+   TERMS AND CONDITIONS FOR USE, REPRODUCTION, AND DISTRIBUTION
+
+   1. Definitions.
+
+      "License" shall mean the terms and conditions for use, reproduction,
+      and distribution as defined by Sections 1 through 9 of this document.
+
+      "Licensor" shall mean the copyright owner or entity authorized by
+      the copyright owner that is granting the License.
+
+      "Legal Entity" shall mean the union of the acting entity and all
+      other entities that control, are controlled by, or are under common
+      control with that entity. For the purposes of this definition,
+      "control" means (i) the power, direct or indirect, to cause the
+      direction or management of such entity, whether by contract or
+      otherwise, or (ii) ownership of fifty percent (50%) or more of the
+      outstanding shares, or (iii) beneficial ownership of such entity.
+
+      "You" (or "Your") shall mean an individual or Legal Entity
+      exercising permissions granted by this License.
+
+      "Source" form shall mean the preferred form for making modifications,
+      including but not limited to software source code, documentation
+      source, and configuration files.
+
+      "Object" form shall mean any form resulting from mechanical
+      transformation or translation of a Source form, including but
+      not limited to compiled object code, generated documentation,
+      and conversions to other media types.
+
+      "Work" shall mean the work of authorship, whether in Source or
+      Object form, made available under the License, as indicated by a
+      copyright notice that is included in or attached to the work
+      (an example is provided in the Appendix below).
+
+      "Derivative Works" shall mean any work, whether in Source or Object
+      form, that is based on (or derived from) the Work and for which the
+      editorial revisions, annotations, elaborations, or other modifications
+      represent, as a whole, an original work of authorship. For the purposes
+      of this License, Derivative Works shall not include works that remain
+      separable from, or merely link (or bind by name) to the interfaces of,
+      the Work and Derivative Works thereof.
+
+      "Contribution" shall mean any work of authorship, including
+      the original version of the Work and any modifications or additions
+      to that Work or Derivative Works thereof, that is intentionally
+      submitted to Licensor for inclusion in the Work by the copyright owner
+      or by an individual or Legal Entity authorized to submit on behalf of
+      the copyright owner. For the purposes of this definition, "submitted"
+      means any form of electronic, verbal, or written communication sent
+      to the Licensor or its representatives, including but not limited to
+      communication on electronic mailing lists, source code control systems,
+      and issue tracking systems that are managed by, or on behalf of, the
+      Licensor for the purpose of discussing and improving the Work, but
+      excluding communication that is conspicuously marked or otherwise
+      designated in writing by the copyright owner as "Not a Contribution."
+
+      "Contributor" shall mean Licensor and any individual or Legal Entity
+      on behalf of whom a Contribution has been received by Licensor and
+      subsequently incorporated within the Work.
+
+   2. Grant of Copyright License. Subject to the terms and conditions of
+      this License, each Contributor hereby grants to You a perpetual,
+      worldwide, non-exclusive, no-charge, royalty-free, irrevocable
+      copyright license to reproduce, prepare Derivative Works of,
+      publicly display, publicly perform, sublicense, and distribute the
+      Work and such Derivative Works in Source or Object form.
+
+   3. Grant of Patent License. Subject to the terms and conditions of
+      this License, each Contributor hereby grants to You a perpetual,
+      worldwide, non-exclusive, no-charge, royalty-free, irrevocable
+      (except as stated in this section) patent license to make, have made,
+      use, offer to sell, sell, import, and otherwise transfer the Work,
+      where such license applies only to those patent claims licensable
+      by such Contributor that are necessarily infringed by their
+      Contribution(s) alone or by combination of their Contribution(s)
+      with the Work to which such Contribution(s) was submitted. If You
+      institute patent litigation against any entity (including a
+      cross-claim or counterclaim in a lawsuit) alleging that the Work
+      or a Contribution incorporated within the Work constitutes direct
+      or contributory patent infringement, then any patent licenses
+      granted to You under this License for that Work shall terminate
+      as of the date such litigation is filed.
+
+   4. Redistribution. You may reproduce and distribute copies of the
+      Work or Derivative Works thereof in any medium, with or without
+      modifications, and in Source or Object form, provided that You
+      meet the following conditions:
+
+      (a) You must give any other recipients of the Work or
+          Derivative Works a copy of this License; and
+
+      (b) You must cause any modified files to carry prominent notices
+          stating that You changed the files; and
+
+      (c) You must retain, in the Source form of any Derivative Works
+          that You distribute, all copyright, patent, trademark, and
+          attribution notices from the Source form of the Work,
+          excluding those notices that do not pertain to any part of
+          the Derivative Works; and
+
+      (d) If the Work includes a "NOTICE" text file as part of its
+          distribution, then any Derivative Works that You distribute must
+          include a readable copy of the attribution notices contained
+          within such NOTICE file, excluding those notices that do not
+          pertain to any part of the Derivative Works, in at least one
+          of the following places: within a NOTICE text file distributed
+          as part of the Derivative Works; within the Source form or
+          documentation, if provided along with the Derivative Works; or,
+          within a display generated by the Derivative Works, if and
+          wherever such third-party notices normally appear. The contents
+          of the NOTICE file are for informational purposes only and
+          do not modify the License. You may add Your own attribution
+          notices within Derivative Works that You distribute, alongside
+          or as an addendum to the NOTICE text from the Work, provided
+          that such additional attribution notices cannot be construed
+          as modifying the License.
+
+      You may add Your own copyright statement to Your modifications and
+      may provide additional or different license terms and conditions
+      for use, reproduction, or distribution of Your modifications, or
+      for any such Derivative Works as a whole, provided Your use,
+      reproduction, and distribution of the Work otherwise complies with
+      the conditions stated in this License.
+
+   5. Submission of Contributions. Unless You explicitly state otherwise,
+      any Contribution intentionally submitted for inclusion in the Work
+      by You to the Licensor shall be under the terms and conditions of
+      this License, without any additional terms or conditions.
+      Notwithstanding the above, nothing herein shall supersede or modify
+      the terms of any separate license agreement you may have executed
+      with Licensor regarding such Contributions.
+
+   6. Trademarks. This License does not grant permission to use the trade
+      names, trademarks, service marks, or product names of the Licensor,
+      except as required for reasonable and customary use in describing the
+      origin of the Work and reproducing the content of the NOTICE file.
+
+   7. Disclaimer of Warranty. Unless required by applicable law or
+      agreed to in writing, Licensor provides the Work (and each
+      Contributor provides its Contributions) on an "AS IS" BASIS,
+      WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or
+      implied, including, without limitation, any warranties or conditions
+      of TITLE, NON-INFRINGEMENT, MERCHANTABILITY, or FITNESS FOR A
+      PARTICULAR PURPOSE. You are solely responsible for determining the
+      appropriateness of using or redistributing the Work and assume any
+      risks associated with Your exercise of permissions under this License.
+
+   8. Limitation of Liability. In no event and under no legal theory,
+      whether in tort (including negligence), contract, or otherwise,
+      unless required by applicable law (such as deliberate and grossly
+      negligent acts) or agreed to in writing, shall any Contributor be
+      liable to You for damages, including any direct, indirect, special,
+      incidental, or consequential damages of any character arising as a
+      result of this License or out of the use or inability to use the
+      Work (including but not limited to damages for loss of goodwill,
+      work stoppage, computer failure or malfunction, or any and all
+      other commercial damages or losses), even if such Contributor
+      has been advised of the possibility of such damages.
+
+   9. Accepting Warranty or Additional Liability. While redistributing
+      the Work or Derivative Works thereof, You may choose to offer,
+      and charge a fee for, acceptance of support, warranty, indemnity,
+      or other liability obligations and/or rights consistent with this
+      License. However, in accepting such obligations, You may act only
+      on Your own behalf and on Your sole responsibility, not on behalf
+      of any other Contributor, and only if You agree to indemnify,
+      defend, and hold each Contributor harmless for any liability
+      incurred by, or claims asserted against, such Contributor by reason
+      of your accepting any such warranty or additional liability.
+
+   END OF TERMS AND CONDITIONS
+
+   APPENDIX: How to apply the Apache License to your work.
+
+      To apply the Apache License to your work, attach the following
+      boilerplate notice, with the fields enclosed by brackets "[]"
+      replaced with your own identifying information. (Don't include
+      the brackets!)  The text should be enclosed in the appropriate
+      comment syntax for the file format. We also recommend that a
+      file or class name and description of purpose be included on the
+      same "printed page" as the copyright notice for easier
+      identification within third-party archives.
+
+   Copyright [yyyy] [name of copyright owner]
+
+   Licensed under the Apache License, Version 2.0 (the "License");
+   you may not use this file except in compliance with the License.
+   You may obtain a copy of the License at
+
+       http://www.apache.org/licenses/LICENSE-2.0
+
+   Unless required by applicable law or agreed to in writing, software
+   distributed under the License is distributed on an "AS IS" BASIS,
+   WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
+   See the License for the specific language governing permissions and
+   limitations under the License.
diff --git a/components/driver/test/esp_serial_slave_link/README.md b/components/driver/test/esp_serial_slave_link/README.md
new file mode 100644
index 0000000000..f3b1e69ee7
--- /dev/null
+++ b/components/driver/test/esp_serial_slave_link/README.md
@@ -0,0 +1,16 @@
+# Espressif Serial Slave Link (ESSL) component
+
+This component used to reside in [esp-idf](https://github.com/espressif/esp-idf) project as its component.
+
+It's used on the HOST, to communicate with ESP chips as SLAVE via SDIO/SPI slave HD mode.
+
+The port layer (`essl_sdio.c/essl_spi.c`) are currently only written to run on ESP chips in master mode, but you may also modify them to work on more platforms.
+
+See more documentation: https://docs.espressif.com/projects/esp-idf/en/latest/esp32/api-reference/protocols/esp_serial_slave_link.html
+
+But it's going to be an idf-extra-component, and should be pulled-in by an idf_component.yml (See `examples/peripherals/sdio/host/main/idf_component.yml`).
+
+This folder is here for two purposes:
+
+1. Fix a version for tests, to make them stable and not affected by external factors such as network, changes in idf-extra-components, etc.
+2. Build Programming Guide from ESP-IDF before ESSL actually have a place to put the documents.
diff --git a/components/esp_serial_slave_link/essl.c b/components/driver/test/esp_serial_slave_link/essl.c
similarity index 91%
rename from components/esp_serial_slave_link/essl.c
rename to components/driver/test/esp_serial_slave_link/essl.c
index cfbe459f82..15944c205b 100644
--- a/components/esp_serial_slave_link/essl.c
+++ b/components/driver/test/esp_serial_slave_link/essl.c
@@ -1,16 +1,8 @@
-// Copyright 2015-2019 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 #include "essl.h"
 #include "essl_internal.h"
diff --git a/components/esp_serial_slave_link/essl_internal.h b/components/driver/test/esp_serial_slave_link/essl_internal.h
similarity index 69%
rename from components/esp_serial_slave_link/essl_internal.h
rename to components/driver/test/esp_serial_slave_link/essl_internal.h
index 0070e53212..4c5c859e41 100644
--- a/components/esp_serial_slave_link/essl_internal.h
+++ b/components/driver/test/esp_serial_slave_link/essl_internal.h
@@ -1,18 +1,11 @@
-// Copyright 2015-2019 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 #pragma once
+
 #include <esp_types.h>
 #include <esp_err.h>
 
diff --git a/components/esp_serial_slave_link/essl_sdio.c b/components/driver/test/esp_serial_slave_link/essl_sdio.c
similarity index 99%
rename from components/esp_serial_slave_link/essl_sdio.c
rename to components/driver/test/esp_serial_slave_link/essl_sdio.c
index 31f70313df..20c3278978 100644
--- a/components/esp_serial_slave_link/essl_sdio.c
+++ b/components/driver/test/esp_serial_slave_link/essl_sdio.c
@@ -1,5 +1,5 @@
 /*
- * SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
  *
  * SPDX-License-Identifier: Apache-2.0
  */
diff --git a/components/esp_serial_slave_link/essl_spi.c b/components/driver/test/esp_serial_slave_link/essl_spi.c
similarity index 99%
rename from components/esp_serial_slave_link/essl_spi.c
rename to components/driver/test/esp_serial_slave_link/essl_spi.c
index 00f933e34d..93ddba0e78 100644
--- a/components/esp_serial_slave_link/essl_spi.c
+++ b/components/driver/test/esp_serial_slave_link/essl_spi.c
@@ -1,5 +1,5 @@
 /*
- * SPDX-FileCopyrightText: 2015-2021 Espressif Systems (Shanghai) CO LTD
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
  *
  * SPDX-License-Identifier: Apache-2.0
  */
diff --git a/components/esp_serial_slave_link/include/esp_serial_slave_link/essl.h b/components/driver/test/esp_serial_slave_link/include/esp_serial_slave_link/essl.h
similarity index 93%
rename from components/esp_serial_slave_link/include/esp_serial_slave_link/essl.h
rename to components/driver/test/esp_serial_slave_link/include/esp_serial_slave_link/essl.h
index f03274a401..fca5e37aeb 100644
--- a/components/esp_serial_slave_link/include/esp_serial_slave_link/essl.h
+++ b/components/driver/test/esp_serial_slave_link/include/esp_serial_slave_link/essl.h
@@ -1,16 +1,8 @@
-// Copyright 2015-2019 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 #pragma once
 
diff --git a/components/esp_serial_slave_link/include/esp_serial_slave_link/essl_sdio.h b/components/driver/test/esp_serial_slave_link/include/esp_serial_slave_link/essl_sdio.h
similarity index 93%
rename from components/esp_serial_slave_link/include/esp_serial_slave_link/essl_sdio.h
rename to components/driver/test/esp_serial_slave_link/include/esp_serial_slave_link/essl_sdio.h
index c98ae0344f..8d9b7194c8 100644
--- a/components/esp_serial_slave_link/include/esp_serial_slave_link/essl_sdio.h
+++ b/components/driver/test/esp_serial_slave_link/include/esp_serial_slave_link/essl_sdio.h
@@ -1,16 +1,8 @@
-// Copyright 2015-2019 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 // ESP SDIO slave link used by the ESP host to communicate with ESP SDIO slave.
 
diff --git a/components/esp_serial_slave_link/include/esp_serial_slave_link/essl_spi.h b/components/driver/test/esp_serial_slave_link/include/esp_serial_slave_link/essl_spi.h
similarity index 96%
rename from components/esp_serial_slave_link/include/esp_serial_slave_link/essl_spi.h
rename to components/driver/test/esp_serial_slave_link/include/esp_serial_slave_link/essl_spi.h
index 22721d17ec..21e9a92593 100644
--- a/components/esp_serial_slave_link/include/esp_serial_slave_link/essl_spi.h
+++ b/components/driver/test/esp_serial_slave_link/include/esp_serial_slave_link/essl_spi.h
@@ -1,16 +1,8 @@
-// Copyright 2010-2020 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 #pragma once
 
diff --git a/components/driver/test/esp_serial_slave_link/include/essl_spi/esp32c2_defs.h b/components/driver/test/esp_serial_slave_link/include/essl_spi/esp32c2_defs.h
new file mode 100644
index 0000000000..0ef2000194
--- /dev/null
+++ b/components/driver/test/esp_serial_slave_link/include/essl_spi/esp32c2_defs.h
@@ -0,0 +1,30 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+
+#pragma once
+
+// NOTE: From the view of master
+#define CMD_HD_WRBUF_REG    0x01
+#define CMD_HD_RDBUF_REG    0x02
+#define CMD_HD_WRDMA_REG    0x03
+#define CMD_HD_RDDMA_REG    0x04
+
+#define CMD_HD_ONEBIT_MODE  0x00
+#define CMD_HD_DOUT_MODE    0x10
+#define CMD_HD_QOUT_MODE    0x20
+#define CMD_HD_DIO_MODE     0x50
+#define CMD_HD_QIO_MODE     0xA0
+
+#define CMD_HD_SEG_END_REG  0x05
+#define CMD_HD_EN_QPI_REG   0x06
+#define CMD_HD_WR_END_REG   0x07
+#define CMD_HD_INT0_REG     0x08
+#define CMD_HD_INT1_REG     0x09
+#define CMD_HD_INT2_REG     0x0A
+#define CMD_HD_EX_QPI_REG   0xDD
+
+#define SPI_SLAVE_HD_BUFFER_SIZE 64
diff --git a/components/driver/test/esp_serial_slave_link/include/essl_spi/esp32c3_defs.h b/components/driver/test/esp_serial_slave_link/include/essl_spi/esp32c3_defs.h
new file mode 100644
index 0000000000..a237137121
--- /dev/null
+++ b/components/driver/test/esp_serial_slave_link/include/essl_spi/esp32c3_defs.h
@@ -0,0 +1,29 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+// NOTE: From the view of master
+#define CMD_HD_WRBUF_REG    0x01
+#define CMD_HD_RDBUF_REG    0x02
+#define CMD_HD_WRDMA_REG    0x03
+#define CMD_HD_RDDMA_REG    0x04
+
+#define CMD_HD_ONEBIT_MODE  0x00
+#define CMD_HD_DOUT_MODE    0x10
+#define CMD_HD_QOUT_MODE    0x20
+#define CMD_HD_DIO_MODE     0x50
+#define CMD_HD_QIO_MODE     0xA0
+
+#define CMD_HD_SEG_END_REG  0x05
+#define CMD_HD_EN_QPI_REG   0x06
+#define CMD_HD_WR_END_REG   0x07
+#define CMD_HD_INT0_REG     0x08
+#define CMD_HD_INT1_REG     0x09
+#define CMD_HD_INT2_REG     0x0A
+#define CMD_HD_EX_QPI_REG   0xDD
+
+#define SPI_SLAVE_HD_BUFFER_SIZE 64
diff --git a/components/driver/test/esp_serial_slave_link/include/essl_spi/esp32s2_defs.h b/components/driver/test/esp_serial_slave_link/include/essl_spi/esp32s2_defs.h
new file mode 100644
index 0000000000..d5f872f8a9
--- /dev/null
+++ b/components/driver/test/esp_serial_slave_link/include/essl_spi/esp32s2_defs.h
@@ -0,0 +1,29 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+// NOTE: From the view of master
+#define CMD_HD_WRBUF_REG    0x01
+#define CMD_HD_RDBUF_REG    0x02
+#define CMD_HD_WRDMA_REG    0x03
+#define CMD_HD_RDDMA_REG    0x04
+
+#define CMD_HD_ONEBIT_MODE  0x00
+#define CMD_HD_DOUT_MODE    0x10
+#define CMD_HD_QOUT_MODE    0x20
+#define CMD_HD_DIO_MODE     0x50
+#define CMD_HD_QIO_MODE     0xA0
+
+#define CMD_HD_SEG_END_REG  0x05
+#define CMD_HD_EN_QPI_REG   0x06
+#define CMD_HD_WR_END_REG   0x07
+#define CMD_HD_INT0_REG     0x08
+#define CMD_HD_INT1_REG     0x09
+#define CMD_HD_INT2_REG     0x0A
+#define CMD_HD_EX_QPI_REG   0xDD
+
+#define SPI_SLAVE_HD_BUFFER_SIZE 72
diff --git a/components/driver/test/esp_serial_slave_link/include/essl_spi/esp32s3_defs.h b/components/driver/test/esp_serial_slave_link/include/essl_spi/esp32s3_defs.h
new file mode 100644
index 0000000000..a237137121
--- /dev/null
+++ b/components/driver/test/esp_serial_slave_link/include/essl_spi/esp32s3_defs.h
@@ -0,0 +1,29 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+// NOTE: From the view of master
+#define CMD_HD_WRBUF_REG    0x01
+#define CMD_HD_RDBUF_REG    0x02
+#define CMD_HD_WRDMA_REG    0x03
+#define CMD_HD_RDDMA_REG    0x04
+
+#define CMD_HD_ONEBIT_MODE  0x00
+#define CMD_HD_DOUT_MODE    0x10
+#define CMD_HD_QOUT_MODE    0x20
+#define CMD_HD_DIO_MODE     0x50
+#define CMD_HD_QIO_MODE     0xA0
+
+#define CMD_HD_SEG_END_REG  0x05
+#define CMD_HD_EN_QPI_REG   0x06
+#define CMD_HD_WR_END_REG   0x07
+#define CMD_HD_INT0_REG     0x08
+#define CMD_HD_INT1_REG     0x09
+#define CMD_HD_INT2_REG     0x0A
+#define CMD_HD_EX_QPI_REG   0xDD
+
+#define SPI_SLAVE_HD_BUFFER_SIZE 64
diff --git a/components/driver/test/test_sdio.c b/components/driver/test/test_sdio.c
index 3e02bf7c18..669331dcde 100644
--- a/components/driver/test/test_sdio.c
+++ b/components/driver/test/test_sdio.c
@@ -5,15 +5,19 @@
  */
 
 #include "unity.h"
-#include "esp_serial_slave_link/essl_sdio.h"
-#include "driver/sdspi_host.h"
 #include "test_utils.h"
 #include "param_test.h"
 #include "esp_log.h"
 #include "esp_timer.h"
-#include "driver/spi_common.h"
 #include "soc/soc_caps.h"
 #include "ccomp_timer.h"
+#include "freertos/FreeRTOS.h"
+#include "freertos/task.h"
+
+#include "driver/spi_common.h"
+#include "driver/sdspi_host.h"
+#include "esp_serial_slave_link/essl_sdio.h"
+#include "sdmmc_cmd.h"
 
 #if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32S3)
 
diff --git a/components/esp_serial_slave_link/CMakeLists.txt b/components/esp_serial_slave_link/CMakeLists.txt
deleted file mode 100644
index 5375d478ee..0000000000
--- a/components/esp_serial_slave_link/CMakeLists.txt
+++ /dev/null
@@ -1,11 +0,0 @@
-idf_component_register(SRCS "essl.c"
-                "essl_sdio.c"
-                "essl_spi.c"
-            INCLUDE_DIRS "include"
-            REQUIRES "sdmmc"
-                "driver"
-            PRIV_INCLUDE_DIRS "."
-                "include/esp_serial_slave_link"
-)
-
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/docs/doxygen/Doxyfile b/docs/doxygen/Doxyfile
index 6ef69491fc..d8ebc4ab5e 100644
--- a/docs/doxygen/Doxyfile
+++ b/docs/doxygen/Doxyfile
@@ -80,6 +80,9 @@ INPUT = \
     $(PROJECT_PATH)/components/driver/include/driver/touch_sensor_common.h \
     $(PROJECT_PATH)/components/driver/include/driver/twai.h \
     $(PROJECT_PATH)/components/driver/include/driver/uart.h \
+    $(PROJECT_PATH)/components/driver/test/esp_serial_slave_link/include/esp_serial_slave_link/essl.h \
+    $(PROJECT_PATH)/components/driver/test/esp_serial_slave_link/include/esp_serial_slave_link/essl_sdio.h \
+    $(PROJECT_PATH)/components/driver/test/esp_serial_slave_link/include/esp_serial_slave_link/essl_spi.h \
     $(PROJECT_PATH)/components/efuse/$(IDF_TARGET)/include/esp_efuse_chip.h \
     $(PROJECT_PATH)/components/efuse/include/esp_efuse.h \
     $(PROJECT_PATH)/components/esp_adc/include/esp_adc/adc_cali_scheme.h \
@@ -127,9 +130,6 @@ INPUT = \
     $(PROJECT_PATH)/components/esp_pm/include/esp_pm.h \
     $(PROJECT_PATH)/components/esp_ringbuf/include/freertos/ringbuf.h \
     $(PROJECT_PATH)/components/esp_rom/include/esp_rom_sys.h \
-    $(PROJECT_PATH)/components/esp_serial_slave_link/include/esp_serial_slave_link/essl.h \
-    $(PROJECT_PATH)/components/esp_serial_slave_link/include/esp_serial_slave_link/essl_sdio.h \
-    $(PROJECT_PATH)/components/esp_serial_slave_link/include/esp_serial_slave_link/essl_spi.h \
     $(PROJECT_PATH)/components/esp_system/include/esp_expression_with_stack.h \
     $(PROJECT_PATH)/components/esp_system/include/esp_freertos_hooks.h \
     $(PROJECT_PATH)/components/esp_system/include/esp_system.h \
diff --git a/docs/en/migration-guides/release-5.x/removed-components.rst b/docs/en/migration-guides/release-5.x/removed-components.rst
index a33aef1904..20af737f8a 100644
--- a/docs/en/migration-guides/release-5.x/removed-components.rst
+++ b/docs/en/migration-guides/release-5.x/removed-components.rst
@@ -23,6 +23,7 @@ Following components are removed from ESP-IDF and moved to `IDF Component Regist
 * `esp-cryptoauthlib <https://components.espressif.com/component/espressif/esp-cryptoauthlib>`_
 * `qrcode <https://components.espressif.com/component/espressif/qrcode>`_
 * `tjpgd <https://components.espressif.com/component/espressif/esp_jpeg>`_
+* `esp_serial_slave_link <https://components.espressif.com/components/espressif/esp_serial_slave_link>`_
 
 .. note::
     Please note that http parser functionality which was previously part of ``nghttp`` component is now part of :component:`http_parser <http_parser>` component.
diff --git a/examples/peripherals/i2s/i2s_codec/i2s_es8311/README.md b/examples/peripherals/i2s/i2s_codec/i2s_es8311/README.md
index f10fbe7154..9caaf6a1ec 100644
--- a/examples/peripherals/i2s/i2s_codec/i2s_es8311/README.md
+++ b/examples/peripherals/i2s/i2s_codec/i2s_es8311/README.md
@@ -65,7 +65,7 @@ The component can be installed by esp component manager. Since this example alre
 idf.py add-dependency espressif/es8311==0.0.2-alpha
 ```
 
-If the dependency is added, you can check `idf_component.yml` for more detail. When building this example or other project with managed component in it, the component manager will search the component online and download it under the `managed_componets` folder.
+If the dependency is added, you can check `idf_component.yml` for more detail. When building this example or other projects with managed components, the component manager will search for the required components online and download them into the `managed_componets` folder.
 
 ### Configure the Project
 
diff --git a/examples/peripherals/sdio/README.md b/examples/peripherals/sdio/README.md
index 162c6963e4..845dd9a1bd 100644
--- a/examples/peripherals/sdio/README.md
+++ b/examples/peripherals/sdio/README.md
@@ -104,8 +104,14 @@ and ``api_reference/peripherals/sd_pullup_requirements`` to see more
 descriptions about pullups and MTDI requirements and solutions of official
 modules and devkits.
 
-## About `esp_serial_slave_link` component used in this example
+## About `esp_serial_slave_link` component used in the host example
 
-`esp_serial_slave_link` component in the IDF is used to communicate to a ESP slave device.
-When the `esp_serial_slave_link` device is initialized with an `essl_sdio_config_t` structure,
-the `esp_serial_slave_link` can be used to communicate with an ESP32 SDIO slave.
+The host example is based on [esp_serial_slave_link component](https://components.espressif.com/components/espressif/esp_serial_slave_link), which is used to communicate to a ESP slave device.
+
+The component can be installed by esp component manager. Since this example already installed it, no need to re-installed it again, but if you want to install this component in your own project, you can input the following command:
+
+```
+idf.py add-dependency espressif/esp_serial_slave_link
+```
+
+If the dependency is added, you can check `idf_component.yml` for more detail. When building this example or other projects with managed components, the component manager will search for the required components online and download them into the `managed_componets` folder.
diff --git a/examples/peripherals/sdio/host/main/app_main.c b/examples/peripherals/sdio/host/main/app_main.c
index 0ff49aec61..c8e213c421 100644
--- a/examples/peripherals/sdio/host/main/app_main.c
+++ b/examples/peripherals/sdio/host/main/app_main.c
@@ -10,6 +10,7 @@
 #include <stdint.h>
 #include <stddef.h>
 #include <string.h>
+#include <inttypes.h>
 
 #include "freertos/FreeRTOS.h"
 #include "freertos/task.h"
@@ -24,6 +25,8 @@
 #include "sdkconfig.h"
 #include "driver/sdmmc_host.h"
 #include "driver/sdspi_host.h"
+#include "sdmmc_cmd.h"
+
 
 #define TIMEOUT_MAX   UINT32_MAX
 
diff --git a/examples/peripherals/sdio/host/main/idf_component.yml b/examples/peripherals/sdio/host/main/idf_component.yml
new file mode 100644
index 0000000000..0816ab2f91
--- /dev/null
+++ b/examples/peripherals/sdio/host/main/idf_component.yml
@@ -0,0 +1,3 @@
+dependencies:
+  idf: ">=5.0"
+  espressif/esp_serial_slave_link: ">=1.0.0"
diff --git a/examples/peripherals/spi_slave_hd/append_mode/README.md b/examples/peripherals/spi_slave_hd/append_mode/README.md
index 8580aeca86..d28b9f27aa 100644
--- a/examples/peripherals/spi_slave_hd/append_mode/README.md
+++ b/examples/peripherals/spi_slave_hd/append_mode/README.md
@@ -31,6 +31,17 @@ This example requires 2 targets. Here we use 2 ESP32S2 DevKits to act as the SPI
 
 Feel free to modify the pin setting defined on the top of the ``app_main.c``.
 
+### Dependency
+
+The master example is based on [esp_serial_slave_link component](https://components.espressif.com/components/espressif/esp_serial_slave_link), which is used to communicate to a ESP slave device.
+
+The component can be installed by esp component manager. Since this example already installed it, no need to re-installed it again, but if you want to install this component in your own project, you can input the following command:
+```
+idf.py add-dependency espressif/esp_serial_slave_link
+```
+
+If the dependency is added, you can check `idf_component.yml` for more detail. When building this example or other projects with managed components, the component manager will search for the required components online and download them into the `managed_componets` folder.
+
 ### Configure the project
 
 * Set the target of the build (where `{IDF_TARGET}` stands for the target chip such as `esp32s2`).
diff --git a/examples/peripherals/spi_slave_hd/append_mode/master/main/app_main.c b/examples/peripherals/spi_slave_hd/append_mode/master/main/app_main.c
index 58c0b6ccec..855d7cc9fd 100644
--- a/examples/peripherals/spi_slave_hd/append_mode/master/main/app_main.c
+++ b/examples/peripherals/spi_slave_hd/append_mode/master/main/app_main.c
@@ -8,6 +8,8 @@
 */
 #include "esp_log.h"
 #include "esp_err.h"
+#include "freertos/FreeRTOS.h"
+#include "freertos/task.h"
 #include "driver/spi_common.h"
 #include "driver/spi_master.h"
 #include "esp_serial_slave_link/essl.h"
diff --git a/examples/peripherals/spi_slave_hd/append_mode/master/main/idf_component.yml b/examples/peripherals/spi_slave_hd/append_mode/master/main/idf_component.yml
new file mode 100644
index 0000000000..0816ab2f91
--- /dev/null
+++ b/examples/peripherals/spi_slave_hd/append_mode/master/main/idf_component.yml
@@ -0,0 +1,3 @@
+dependencies:
+  idf: ">=5.0"
+  espressif/esp_serial_slave_link: ">=1.0.0"
diff --git a/examples/peripherals/spi_slave_hd/append_mode/slave/main/app_main.c b/examples/peripherals/spi_slave_hd/append_mode/slave/main/app_main.c
index 672fd283f6..9e6d1ef578 100644
--- a/examples/peripherals/spi_slave_hd/append_mode/slave/main/app_main.c
+++ b/examples/peripherals/spi_slave_hd/append_mode/slave/main/app_main.c
@@ -14,7 +14,6 @@
 #include "freertos/task.h"
 #include "freertos/semphr.h"
 #include "driver/spi_slave_hd.h"
-#include "esp_serial_slave_link/essl_spi.h"
 
 #define GPIO_MOSI           11
 #define GPIO_MISO           13
diff --git a/examples/peripherals/spi_slave_hd/segment_mode/seg_master/main/idf_component.yml b/examples/peripherals/spi_slave_hd/segment_mode/seg_master/main/idf_component.yml
new file mode 100644
index 0000000000..0816ab2f91
--- /dev/null
+++ b/examples/peripherals/spi_slave_hd/segment_mode/seg_master/main/idf_component.yml
@@ -0,0 +1,3 @@
+dependencies:
+  idf: ">=5.0"
+  espressif/esp_serial_slave_link: ">=1.0.0"

From f21f0ac3a650886c240314fa9919c5e4cdbc990a Mon Sep 17 00:00:00 2001
From: "Michael (XIAO Xufeng)" <xiaoxufeng@espressif.com>
Date: Mon, 1 Aug 2022 19:47:30 +0800
Subject: [PATCH 559/665] sdio/example: fixed the essl return type issue

---
 examples/peripherals/sdio/host/main/app_main.c | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/examples/peripherals/sdio/host/main/app_main.c b/examples/peripherals/sdio/host/main/app_main.c
index c8e213c421..055b52e4fe 100644
--- a/examples/peripherals/sdio/host/main/app_main.c
+++ b/examples/peripherals/sdio/host/main/app_main.c
@@ -414,8 +414,8 @@ void job_fifo(essl_handle_t handle)
         const int wait_ms = 50;
         int length = packet_len[i];
         ret = essl_send_packet(handle, send_buffer + pointer, length, wait_ms);
-        if (ret == ESP_ERR_TIMEOUT) {
-            ESP_LOGD(TAG, "several packets are expected to timeout.");
+        if (ret == ESP_ERR_TIMEOUT || ret == ESP_ERR_NOT_FOUND) {
+            ESP_LOGD(TAG, "slave not ready to receive packet %d", i); // And there are several packets expected to timeout.
         } else {
             ESP_ERROR_CHECK(ret);
             ESP_LOGI(TAG, "send packet length: %d", length);

From 57108a7ab11bf1b84c53ba8c332ab842db37e3ea Mon Sep 17 00:00:00 2001
From: Isha Pardikar <isha.pardikar@espressif.com>
Date: Mon, 26 Sep 2022 15:04:57 +0530
Subject: [PATCH 560/665] wifi_provisioning : Increased 1 byte of BLE
 advertising device name to store '\0', at the end, to ensure we adhere to the
 max name length as per spec.

---
 components/protocomm/include/transports/protocomm_ble.h | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/protocomm/include/transports/protocomm_ble.h b/components/protocomm/include/transports/protocomm_ble.h
index d684e7e921..0efb31c213 100644
--- a/components/protocomm/include/transports/protocomm_ble.h
+++ b/components/protocomm/include/transports/protocomm_ble.h
@@ -52,7 +52,7 @@ typedef struct protocomm_ble_config {
     /**
      * BLE device name being broadcast at the time of provisioning
      */
-    char         device_name[MAX_BLE_DEVNAME_LEN];
+    char         device_name[MAX_BLE_DEVNAME_LEN + 1];
 
     /**
      * 128 bit UUID of the provisioning service

From c37ccfb84e216d43718a811df00590ed328f5dc2 Mon Sep 17 00:00:00 2001
From: Zim Kalinowski <zim.kalinowski@zoho.com>
Date: Mon, 26 Sep 2022 12:02:11 +0200
Subject: [PATCH 561/665] console: migrate console tests to pytest

---
 components/console/test/CMakeLists.txt        |  4 --
 .../console/test_apps/console/CMakeLists.txt  |  8 ++++
 .../console/test_apps/console/README.md       |  2 +
 .../test_apps/console/main/CMakeLists.txt     |  4 ++
 .../test_apps/console/main/test_app_main.c    | 45 +++++++++++++++++++
 .../console/main}/test_console.c              |  3 +-
 .../test_apps/console/pytest_console.py       | 13 ++++++
 tools/unit-test-app/configs/default_2_c2      |  2 +-
 tools/unit-test-app/configs/default_3_c2      |  2 +-
 9 files changed, 75 insertions(+), 8 deletions(-)
 delete mode 100644 components/console/test/CMakeLists.txt
 create mode 100644 components/console/test_apps/console/CMakeLists.txt
 create mode 100644 components/console/test_apps/console/README.md
 create mode 100644 components/console/test_apps/console/main/CMakeLists.txt
 create mode 100644 components/console/test_apps/console/main/test_app_main.c
 rename components/console/{test => test_apps/console/main}/test_console.c (95%)
 create mode 100644 components/console/test_apps/console/pytest_console.py

diff --git a/components/console/test/CMakeLists.txt b/components/console/test/CMakeLists.txt
deleted file mode 100644
index 4378949ec0..0000000000
--- a/components/console/test/CMakeLists.txt
+++ /dev/null
@@ -1,4 +0,0 @@
-idf_component_register(SRC_DIRS .
-                       PRIV_INCLUDE_DIRS .
-                       PRIV_REQUIRES cmock test_utils console)
- target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/components/console/test_apps/console/CMakeLists.txt b/components/console/test_apps/console/CMakeLists.txt
new file mode 100644
index 0000000000..a2cde6ec34
--- /dev/null
+++ b/components/console/test_apps/console/CMakeLists.txt
@@ -0,0 +1,8 @@
+# The following lines of boilerplate have to be in your project's
+# CMakeLists in this exact order for cmake to work correctly
+cmake_minimum_required(VERSION 3.16)
+
+set(EXTRA_COMPONENT_DIRS "$ENV{IDF_PATH}/tools/unit-test-app/components")
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+project(test_console)
diff --git a/components/console/test_apps/console/README.md b/components/console/test_apps/console/README.md
new file mode 100644
index 0000000000..b5be4985c5
--- /dev/null
+++ b/components/console/test_apps/console/README.md
@@ -0,0 +1,2 @@
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- |
diff --git a/components/console/test_apps/console/main/CMakeLists.txt b/components/console/test_apps/console/main/CMakeLists.txt
new file mode 100644
index 0000000000..b253135b6c
--- /dev/null
+++ b/components/console/test_apps/console/main/CMakeLists.txt
@@ -0,0 +1,4 @@
+idf_component_register(SRCS "test_app_main.c" "test_console.c"
+                       INCLUDE_DIRS "."
+                       PRIV_REQUIRES unity console
+                       WHOLE_ARCHIVE)
diff --git a/components/console/test_apps/console/main/test_app_main.c b/components/console/test_apps/console/main/test_app_main.c
new file mode 100644
index 0000000000..cc9ee8d9cc
--- /dev/null
+++ b/components/console/test_apps/console/main/test_app_main.c
@@ -0,0 +1,45 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "unity.h"
+#include "unity_test_runner.h"
+#include "esp_heap_caps.h"
+
+
+// Some resources are lazy allocated (newlib locks) in the console code, the threshold is left for that case
+#define TEST_MEMORY_LEAK_THRESHOLD (-100)
+
+static size_t before_free_8bit;
+static size_t before_free_32bit;
+
+static void check_leak(size_t before_free, size_t after_free, const char *type)
+{
+    ssize_t delta = after_free - before_free;
+    printf("MALLOC_CAP_%s: Before %u bytes free, After %u bytes free (delta %d)\n", type, before_free, after_free, delta);
+    TEST_ASSERT_MESSAGE(delta >= TEST_MEMORY_LEAK_THRESHOLD, "memory leak");
+}
+
+void setUp(void)
+{
+    before_free_8bit = heap_caps_get_free_size(MALLOC_CAP_8BIT);
+    before_free_32bit = heap_caps_get_free_size(MALLOC_CAP_32BIT);
+}
+
+
+
+void tearDown(void)
+{
+    size_t after_free_8bit = heap_caps_get_free_size(MALLOC_CAP_8BIT);
+    size_t after_free_32bit = heap_caps_get_free_size(MALLOC_CAP_32BIT);
+    check_leak(before_free_8bit, after_free_8bit, "8BIT");
+    check_leak(before_free_32bit, after_free_32bit, "32BIT");
+}
+
+void app_main(void)
+{
+    printf("Running console component tests\n");
+    unity_run_menu();
+}
diff --git a/components/console/test/test_console.c b/components/console/test_apps/console/main/test_console.c
similarity index 95%
rename from components/console/test/test_console.c
rename to components/console/test_apps/console/main/test_console.c
index eab793dce7..08861a72e9 100644
--- a/components/console/test/test_console.c
+++ b/components/console/test_apps/console/main/test_console.c
@@ -1,5 +1,5 @@
 /*
- * SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
  *
  * SPDX-License-Identifier: Apache-2.0
  */
@@ -7,7 +7,6 @@
 #include <string.h>
 #include "sdkconfig.h"
 #include "unity.h"
-#include "test_utils.h"
 #include "esp_console.h"
 #include "argtable3/argtable3.h"
 #include "freertos/FreeRTOS.h"
diff --git a/components/console/test_apps/console/pytest_console.py b/components/console/test_apps/console/pytest_console.py
new file mode 100644
index 0000000000..937a80cd67
--- /dev/null
+++ b/components/console/test_apps/console/pytest_console.py
@@ -0,0 +1,13 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: CC0-1.0
+
+import pytest
+from pytest_embedded import Dut
+
+
+@pytest.mark.generic
+@pytest.mark.supported_targets
+def test_console(dut: Dut) -> None:
+    dut.expect_exact('Press ENTER to see the list of tests')
+    dut.write('![ignore]')
+    dut.expect_unity_test_output()
diff --git a/tools/unit-test-app/configs/default_2_c2 b/tools/unit-test-app/configs/default_2_c2
index 1bc68a1ce6..f7639af24c 100644
--- a/tools/unit-test-app/configs/default_2_c2
+++ b/tools/unit-test-app/configs/default_2_c2
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be included
 CONFIG_IDF_TARGET="esp32c2"
-TEST_COMPONENTS=app_trace console efuse esp_common esp_eth esp_event esp_hid esp_netif esp_phy esp_ringbuf esp_wifi espcoredump hal lwip mdns mqtt newlib nvs_flash partition_table sdmmc spiffs
+TEST_COMPONENTS=app_trace efuse esp_common esp_eth esp_event esp_hid esp_netif esp_phy esp_ringbuf esp_wifi espcoredump hal lwip mdns mqtt newlib nvs_flash partition_table sdmmc spiffs
diff --git a/tools/unit-test-app/configs/default_3_c2 b/tools/unit-test-app/configs/default_3_c2
index a4d0073792..7658b217ad 100644
--- a/tools/unit-test-app/configs/default_3_c2
+++ b/tools/unit-test-app/configs/default_3_c2
@@ -1,3 +1,3 @@
 # This config is split between targets since different component needs to be included
 CONFIG_IDF_TARGET="esp32c2"
-TEST_EXCLUDE_COMPONENTS=app_trace console efuse esp_common esp_eth esp_event esp_hid esp_netif esp_phy esp_ringbuf esp_wifi espcoredump hal lwip mdns mqtt newlib nvs_flash partition_table sdmmc spiffs freertos esp_hw_support esp_ipc esp_system esp_timer driver soc spi_flash vfs
+TEST_EXCLUDE_COMPONENTS=app_trace efuse esp_common esp_eth esp_event esp_hid esp_netif esp_phy esp_ringbuf esp_wifi espcoredump hal lwip mdns mqtt newlib nvs_flash partition_table sdmmc spiffs freertos esp_hw_support esp_ipc esp_system esp_timer driver soc spi_flash vfs

From 9a97cfbffcf36261f79f798c59ab23d90f466aa5 Mon Sep 17 00:00:00 2001
From: Yuan Jian Min <yuanjianmin@espressif.com>
Date: Mon, 26 Sep 2022 19:15:04 +0800
Subject: [PATCH 562/665] esp-tls: socket will be set to -1 and will not be
 closed

Closes https://github.com/espressif/esp-idf/issues/9847
---
 components/esp-tls/esp_tls_mbedtls.c | 7 +++++--
 1 file changed, 5 insertions(+), 2 deletions(-)

diff --git a/components/esp-tls/esp_tls_mbedtls.c b/components/esp-tls/esp_tls_mbedtls.c
index e719e472e8..ad2386d7d8 100644
--- a/components/esp-tls/esp_tls_mbedtls.c
+++ b/components/esp-tls/esp_tls_mbedtls.c
@@ -270,8 +270,11 @@ void esp_mbedtls_conn_delete(esp_tls_t *tls)
     if (tls != NULL) {
         esp_mbedtls_cleanup(tls);
         if (tls->is_tls) {
-            mbedtls_net_free(&tls->server_fd);
-            tls->sockfd = tls->server_fd.fd;
+            if (tls->server_fd.fd != -1) {
+                mbedtls_net_free(&tls->server_fd);
+                /* Socket is already closed by `mbedtls_net_free` and hence also change assignment of its copy to an invalid value */
+                tls->sockfd = -1;
+            }
         }
     }
 }

From 1c820b0a6d1eccedbfd5e671fd0d5a0162269549 Mon Sep 17 00:00:00 2001
From: wuzhenghui <wuzhenghui@espressif.com>
Date: Fri, 8 Jul 2022 16:46:11 +0800
Subject: [PATCH 563/665] esp32c6: add bootloader support

---
 .../subproject/main/ld/esp32c6/bootloader.ld  | 200 ++++++++++
 .../main/ld/esp32c6/bootloader.rom.ld         |   6 +
 .../bootloader_flash/src/bootloader_flash.c   |  20 +-
 .../src/bootloader_flash_config_esp32c6.c     |  69 ++++
 .../bootloader_flash/src/flash_qio_mode.c     |   4 +-
 .../include/esp_app_format.h                  |   1 +
 .../private_include/bootloader_signature.h    |   2 +
 .../src/bootloader_clock_init.c               |  27 ++
 .../src/bootloader_console.c                  |   3 +
 .../bootloader_support/src/bootloader_efuse.c |   3 +
 .../bootloader_support/src/bootloader_init.c  |  30 +-
 .../bootloader_support/src/bootloader_mem.c   |  13 +
 .../src/bootloader_random_esp32c6.c           |  22 ++
 .../src/bootloader_utility.c                  |   7 +
 .../src/esp32c6/bootloader_esp32c6.c          | 344 ++++++++++++++++++
 .../src/esp32c6/bootloader_sha.c              |  40 ++
 .../src/esp32c6/bootloader_soc.c              |  28 ++
 .../flash_encryption_secure_features.c        |  50 +++
 .../src/esp32c6/secure_boot_secure_features.c |  70 ++++
 .../bootloader_support/src/esp_image_format.c |   3 +
 .../bootloader_support/src/flash_encrypt.c    |   4 +-
 .../src/flash_encryption/flash_encrypt.c      |   4 +
 22 files changed, 922 insertions(+), 28 deletions(-)
 create mode 100644 components/bootloader/subproject/main/ld/esp32c6/bootloader.ld
 create mode 100644 components/bootloader/subproject/main/ld/esp32c6/bootloader.rom.ld
 create mode 100644 components/bootloader_support/src/esp32c6/bootloader_esp32c6.c
 create mode 100644 components/bootloader_support/src/esp32c6/bootloader_sha.c
 create mode 100644 components/bootloader_support/src/esp32c6/bootloader_soc.c
 create mode 100644 components/bootloader_support/src/esp32c6/flash_encryption_secure_features.c
 create mode 100644 components/bootloader_support/src/esp32c6/secure_boot_secure_features.c

diff --git a/components/bootloader/subproject/main/ld/esp32c6/bootloader.ld b/components/bootloader/subproject/main/ld/esp32c6/bootloader.ld
new file mode 100644
index 0000000000..05a420d03f
--- /dev/null
+++ b/components/bootloader/subproject/main/ld/esp32c6/bootloader.ld
@@ -0,0 +1,200 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+/** Simplified memory map for the bootloader.
+ *  Make sure the bootloader can load into main memory without overwriting itself.
+ *  We put 2nd bootloader in the high address space (before ROM stack/data/bss).
+ *  See memory usage for ROM bootloader at the end of this file.
+ */
+
+MEMORY
+{
+  iram_seg (RWX) :                  org = 0x4086E000, len = 0x2000
+  iram_loader_seg (RWX) :           org = 0x40870000, len = 0x6000
+  dram_seg (RW) :                   org = 0x40876000, len = 0x4000
+}
+
+/* Default entry point: */
+ENTRY(call_start_cpu0);
+
+SECTIONS
+{
+
+  .iram_loader.text :
+  {
+    . = ALIGN (16);
+    _loader_text_start = ABSOLUTE(.);
+    *(.stub .gnu.warning .gnu.linkonce.literal.* .gnu.linkonce.t.*.literal .gnu.linkonce.t.*)
+    *(.iram1 .iram1.*) /* catch stray IRAM_ATTR */
+    *liblog.a:(.literal .text .literal.* .text.*)
+    *libgcc.a:(.literal .text .literal.* .text.*)
+    *libbootloader_support.a:bootloader_clock_loader.*(.literal .text .literal.* .text.*)
+    *libbootloader_support.a:bootloader_common_loader.*(.literal .text .literal.* .text.*)
+    *libbootloader_support.a:bootloader_flash.*(.literal .text .literal.* .text.*)
+    *libbootloader_support.a:bootloader_random.*(.literal .text .literal.* .text.*)
+    *libbootloader_support.a:bootloader_random*.*(.literal.bootloader_random_disable .text.bootloader_random_disable)
+    *libbootloader_support.a:bootloader_random*.*(.literal.bootloader_random_enable .text.bootloader_random_enable)
+    *libbootloader_support.a:bootloader_efuse.*(.literal .text .literal.* .text.*)
+    *libbootloader_support.a:bootloader_utility.*(.literal .text .literal.* .text.*)
+    *libbootloader_support.a:bootloader_sha.*(.literal .text .literal.* .text.*)
+    *libbootloader_support.a:bootloader_console_loader.*(.literal .text .literal.* .text.*)
+    *libbootloader_support.a:bootloader_panic.*(.literal .text .literal.* .text.*)
+    *libbootloader_support.a:bootloader_soc.*(.literal .text .literal.* .text.*)
+    *libbootloader_support.a:esp_image_format.*(.literal .text .literal.* .text.*)
+    *libbootloader_support.a:flash_encrypt.*(.literal .text .literal.* .text.*)
+    *libbootloader_support.a:flash_encryption_secure_features.*(.literal .text .literal.* .text.*)
+    *libbootloader_support.a:flash_partitions.*(.literal .text .literal.* .text.*)
+    *libbootloader_support.a:secure_boot.*(.literal .text .literal.* .text.*)
+    *libbootloader_support.a:secure_boot_secure_features.*(.literal .text .literal.* .text.*)
+    *libbootloader_support.a:secure_boot_signatures_bootloader.*(.literal .text .literal.* .text.*)
+    *libmicro-ecc.a:*.*(.literal .text .literal.* .text.*)
+    *libspi_flash.a:*.*(.literal .text .literal.* .text.*)
+    *libhal.a:wdt_hal_iram.*(.literal .text .literal.* .text.*)
+    *libhal.a:mmu_hal.*(.literal .text .literal.* .text.*)
+    *libhal.a:cache_hal.*(.literal .text .literal.* .text.*)
+    *libhal.a:efuse_hal.*(.literal .text .literal.* .text.*)
+    *libesp_hw_support.a:rtc_clk.*(.literal .text .literal.* .text.*)
+    *libesp_hw_support.a:rtc_time.*(.literal .text .literal.* .text.*)
+    *libesp_hw_support.a:regi2c_ctrl.*(.literal .text .literal.* .text.*)
+    *libefuse.a:*.*(.literal .text .literal.* .text.*)
+    *(.fini.literal)
+    *(.fini)
+    *(.gnu.version)
+    _loader_text_end = ABSOLUTE(.);
+  } > iram_loader_seg
+
+  .iram.text :
+  {
+    . = ALIGN (16);
+    *(.entry.text)
+    *(.init.literal)
+    *(.init)
+  } > iram_seg
+
+
+  /* Shared RAM */
+  .dram0.bss (NOLOAD) :
+  {
+    . = ALIGN (8);
+    _dram_start = ABSOLUTE(.);
+    _bss_start = ABSOLUTE(.);
+    *(.dynsbss)
+    *(.sbss)
+    *(.sbss.*)
+    *(.gnu.linkonce.sb.*)
+    *(.scommon)
+    *(.sbss2)
+    *(.sbss2.*)
+    *(.gnu.linkonce.sb2.*)
+    *(.dynbss)
+    *(.bss)
+    *(.bss.*)
+    *(.gnu.linkonce.b.*)
+    *(COMMON)
+    . = ALIGN (8);
+    _bss_end = ABSOLUTE(.);
+  } > dram_seg
+
+  .dram0.data :
+  {
+    _data_start = ABSOLUTE(.);
+    *(.data)
+    *(.data.*)
+    *(.gnu.linkonce.d.*)
+    *(.data1)
+    *(.sdata)
+    *(.sdata.*)
+    *(.gnu.linkonce.s.*)
+    *(.gnu.linkonce.s2.*)
+    *(.jcr)
+    _data_end = ABSOLUTE(.);
+  } > dram_seg
+
+  .dram0.rodata :
+  {
+    _rodata_start = ABSOLUTE(.);
+    *(.rodata)
+    *(.rodata.*)
+    *(.gnu.linkonce.r.*)
+    *(.rodata1)
+    *(.sdata2 .sdata2.* .srodata .srodata.*)
+    __XT_EXCEPTION_TABLE_ = ABSOLUTE(.);
+    *(.xt_except_table)
+    *(.gcc_except_table)
+    *(.gnu.linkonce.e.*)
+    *(.gnu.version_r)
+    *(.eh_frame)
+    . = (. + 3) & ~ 3;
+    /* C++ constructor and destructor tables, properly ordered: */
+    __init_array_start = ABSOLUTE(.);
+    KEEP (*crtbegin.*(.ctors))
+    KEEP (*(EXCLUDE_FILE (*crtend.*) .ctors))
+    KEEP (*(SORT(.ctors.*)))
+    KEEP (*(.ctors))
+    __init_array_end = ABSOLUTE(.);
+    KEEP (*crtbegin.*(.dtors))
+    KEEP (*(EXCLUDE_FILE (*crtend.*) .dtors))
+    KEEP (*(SORT(.dtors.*)))
+    KEEP (*(.dtors))
+    /*  C++ exception handlers table:  */
+    __XT_EXCEPTION_DESCS_ = ABSOLUTE(.);
+    *(.xt_except_desc)
+    *(.gnu.linkonce.h.*)
+    __XT_EXCEPTION_DESCS_END__ = ABSOLUTE(.);
+    *(.xt_except_desc_end)
+    *(.dynamic)
+    *(.gnu.version_d)
+    _rodata_end = ABSOLUTE(.);
+    /* Literals are also RO data. */
+    _lit4_start = ABSOLUTE(.);
+    *(*.lit4)
+    *(.lit4.*)
+    *(.gnu.linkonce.lit4.*)
+    _lit4_end = ABSOLUTE(.);
+    . = ALIGN(4);
+    _dram_end = ABSOLUTE(.);
+  } > dram_seg
+
+  .iram.text :
+  {
+    _stext = .;
+    _text_start = ABSOLUTE(.);
+    *(.literal .text .literal.* .text.* .stub .gnu.warning .gnu.linkonce.literal.* .gnu.linkonce.t.*.literal .gnu.linkonce.t.*)
+    *(.iram .iram.*) /* catch stray IRAM_ATTR */
+    *(.fini.literal)
+    *(.fini)
+    *(.gnu.version)
+
+    /** CPU will try to prefetch up to 16 bytes of
+      * of instructions. This means that any configuration (e.g. MMU, PMS) must allow
+      * safe access to up to 16 bytes after the last real instruction, add
+      * dummy bytes to ensure this
+      */
+    . += 16;
+
+    _text_end = ABSOLUTE(.);
+    _etext = .;
+  } > iram_seg
+
+}
+
+
+/**
+ *  Appendix: Memory Usage of ROM bootloader
+ *
+ *  +--------+--------------+------+ 0x3FCC_AE00
+ *  |        ^              |
+ *  |        |              |
+ *  |        | data/bss     |
+ *  |        |              |
+ *  |        v              |
+ *  +------------------------------+ 0x3FCD_C710
+ *  |        ^              |
+ *  |        |              |
+ *  |        | stack        |
+ *  |        |              |
+ *  |        v              |
+ *  +------------------------------+ 0x3FCD_E710
+ */
diff --git a/components/bootloader/subproject/main/ld/esp32c6/bootloader.rom.ld b/components/bootloader/subproject/main/ld/esp32c6/bootloader.rom.ld
new file mode 100644
index 0000000000..239eb438b4
--- /dev/null
+++ b/components/bootloader/subproject/main/ld/esp32c6/bootloader.rom.ld
@@ -0,0 +1,6 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+/* No definition for ESP32-C6 target */
diff --git a/components/bootloader_support/bootloader_flash/src/bootloader_flash.c b/components/bootloader_support/bootloader_flash/src/bootloader_flash.c
index da282577a8..321010fba7 100644
--- a/components/bootloader_support/bootloader_flash/src/bootloader_flash.c
+++ b/components/bootloader_support/bootloader_flash/src/bootloader_flash.c
@@ -128,9 +128,9 @@ static const char *TAG = "bootloader_flash";
    50th block for bootloader_flash_read
 */
 #define MMU_BLOCK0_VADDR  SOC_DROM_LOW
-#define MMU_SIZE          (0x320000)
-#define MMU_BLOCK50_VADDR (MMU_BLOCK0_VADDR + MMU_SIZE)
-#define FLASH_READ_VADDR MMU_BLOCK50_VADDR
+#define MMAP_MMU_SIZE     (0x320000)
+#define MMU_BLOCK50_VADDR (MMU_BLOCK0_VADDR + MMAP_MMU_SIZE)
+#define FLASH_READ_VADDR  MMU_BLOCK50_VADDR
 
 #else // !CONFIG_IDF_TARGET_ESP32
 
@@ -139,15 +139,15 @@ static const char *TAG = "bootloader_flash";
 */
 #define MMU_BLOCK0_VADDR  SOC_DROM_LOW
 #ifdef SOC_MMU_PAGE_SIZE_CONFIGURABLE
-#define MMU_SIZE          (DRAM0_CACHE_ADDRESS_HIGH(SPI_FLASH_MMU_PAGE_SIZE) - DRAM0_CACHE_ADDRESS_LOW - SPI_FLASH_MMU_PAGE_SIZE) // This mmu size means that the mmu size to be mapped
+#define MMAP_MMU_SIZE     (DRAM0_CACHE_ADDRESS_HIGH(SPI_FLASH_MMU_PAGE_SIZE) - DRAM0_CACHE_ADDRESS_LOW - SPI_FLASH_MMU_PAGE_SIZE) // This mmu size means that the mmu size to be mapped
 #else
-#define MMU_SIZE          (DRAM0_CACHE_ADDRESS_HIGH - DRAM0_CACHE_ADDRESS_LOW - SPI_FLASH_MMU_PAGE_SIZE) // This mmu size means that the mmu size to be mapped
+#define MMAP_MMU_SIZE     (DRAM0_CACHE_ADDRESS_HIGH - DRAM0_CACHE_ADDRESS_LOW - SPI_FLASH_MMU_PAGE_SIZE) // This mmu size means that the mmu size to be mapped
 #endif
-#define MMU_BLOCK63_VADDR (MMU_BLOCK0_VADDR + MMU_SIZE)
+#define MMU_BLOCK63_VADDR (MMU_BLOCK0_VADDR + MMAP_MMU_SIZE)
 #define FLASH_READ_VADDR MMU_BLOCK63_VADDR
 #endif
 
-#define MMU_FREE_PAGES    (MMU_SIZE / FLASH_BLOCK_SIZE)
+#define MMU_FREE_PAGES    (MMAP_MMU_SIZE / CONFIG_MMU_PAGE_SIZE)
 
 static bool mapped;
 
@@ -169,7 +169,7 @@ const void *bootloader_mmap(uint32_t src_paddr, uint32_t size)
         ESP_EARLY_LOGE(TAG, "tried to bootloader_mmap twice");
         return NULL; /* can't map twice */
     }
-    if (size > MMU_SIZE) {
+    if (size > MMAP_MMU_SIZE) {
         ESP_EARLY_LOGE(TAG, "bootloader_mmap excess size %x", size);
         return NULL;
     }
@@ -769,10 +769,8 @@ esp_err_t IRAM_ATTR bootloader_flash_reset_chip(void)
     bootloader_execute_flash_command(0x05, 0, 0, 0);
 #if CONFIG_IDF_TARGET_ESP32
     if (SPI1.ext2.st != 0)
-#elif CONFIG_IDF_TARGET_ESP32S2 || CONFIG_IDF_TARGET_ESP32S3
-    if (SPIMEM1.fsm.st != 0)
 #else
-    if (SPIMEM1.fsm.spi0_mst_st != 0)
+    if (!spimem_flash_ll_host_idle(&SPIMEM1))
 #endif
     {
         return ESP_FAIL;
diff --git a/components/bootloader_support/bootloader_flash/src/bootloader_flash_config_esp32c6.c b/components/bootloader_support/bootloader_flash/src/bootloader_flash_config_esp32c6.c
index e69de29bb2..7220370f7b 100644
--- a/components/bootloader_support/bootloader_flash/src/bootloader_flash_config_esp32c6.c
+++ b/components/bootloader_support/bootloader_flash/src/bootloader_flash_config_esp32c6.c
@@ -0,0 +1,69 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#include <stdbool.h>
+#include <assert.h>
+#include "string.h"
+#include "sdkconfig.h"
+#include "esp_err.h"
+#include "esp_log.h"
+#include "esp32c6/rom/gpio.h"
+#include "esp32c6/rom/spi_flash.h"
+#include "esp32c6/rom/efuse.h"
+#include "soc/gpio_periph.h"
+#include "soc/efuse_reg.h"
+#include "soc/spi_reg.h"
+#include "soc/spi_mem_reg.h"
+#include "soc/soc_caps.h"
+#include "flash_qio_mode.h"
+#include "bootloader_flash_config.h"
+#include "bootloader_common.h"
+
+void bootloader_flash_update_id()
+{
+    esp_rom_spiflash_chip_t *chip = &rom_spiflash_legacy_data->chip;
+    chip->device_id = bootloader_read_flash_id();
+}
+
+void IRAM_ATTR bootloader_flash_cs_timing_config()
+{
+    SET_PERI_REG_MASK(SPI_MEM_USER_REG(0), SPI_MEM_CS_HOLD_M | SPI_MEM_CS_SETUP_M);
+    SET_PERI_REG_BITS(SPI_MEM_CTRL2_REG(0), SPI_MEM_CS_HOLD_TIME_V, 0, SPI_MEM_CS_HOLD_TIME_S);
+    SET_PERI_REG_BITS(SPI_MEM_CTRL2_REG(0), SPI_MEM_CS_SETUP_TIME_V, 0, SPI_MEM_CS_SETUP_TIME_S);
+}
+
+void IRAM_ATTR bootloader_flash_clock_config(const esp_image_header_t *pfhdr)
+{
+    uint32_t spi_clk_div = 0;
+    switch (pfhdr->spi_speed) {
+    case ESP_IMAGE_SPI_SPEED_DIV_1:
+        spi_clk_div = 1;
+        break;
+    case ESP_IMAGE_SPI_SPEED_DIV_2:
+        spi_clk_div = 2;
+        break;
+    case ESP_IMAGE_SPI_SPEED_DIV_3:
+        spi_clk_div = 3;
+        break;
+    case ESP_IMAGE_SPI_SPEED_DIV_4:
+        spi_clk_div = 4;
+        break;
+    default:
+        break;
+    }
+    esp_rom_spiflash_config_clk(spi_clk_div, 0);
+}
+
+void IRAM_ATTR bootloader_flash_set_dummy_out(void)
+{
+    REG_SET_BIT(SPI_MEM_CTRL_REG(0), /*SPI_MEM_FDUMMY_OUT |*/ SPI_MEM_D_POL | SPI_MEM_Q_POL); // TODO: IDF-5631 ESP32C6 not have SPI_MEM_FDUMMY_OUT
+    REG_SET_BIT(SPI_MEM_CTRL_REG(1), /*SPI_MEM_FDUMMY_OUT |*/ SPI_MEM_D_POL | SPI_MEM_Q_POL); // TODO: idf-5631 ESP32C6 not have SPI_MEM_FDUMMY_OUT
+}
+
+void IRAM_ATTR bootloader_flash_dummy_config(const esp_image_header_t *pfhdr)
+{
+    bootloader_configure_spi_pins(1);
+    bootloader_flash_set_dummy_out();
+}
diff --git a/components/bootloader_support/bootloader_flash/src/flash_qio_mode.c b/components/bootloader_support/bootloader_flash/src/flash_qio_mode.c
index 59dfcfc0ef..a448a0fb6b 100644
--- a/components/bootloader_support/bootloader_flash/src/flash_qio_mode.c
+++ b/components/bootloader_support/bootloader_flash/src/flash_qio_mode.c
@@ -106,8 +106,8 @@ static void s_flash_set_qio_pins(void)
     const uint32_t spiconfig = esp_rom_efuse_get_flash_gpio_info();
     int wp_pin = bootloader_flash_get_wp_pin();
     esp_rom_spiflash_select_qio_pins(wp_pin, spiconfig);
-#elif CONFIG_IDF_TARGET_ESP32C2
-    // ESP32C2 doesn't support configure mspi pins. So the second
+#elif CONFIG_IDF_TARGET_ESP32C2 || CONFIG_IDF_TARGET_ESP32C6 // TODO: IDF-5649 Add a soc_caps
+    // ESP32C2/ESP32C6 doesn't support configure mspi pins. So the second
     // parameter is set to 0, means that chip uses default SPI pins
     // and wp_gpio_num parameter(the first parameter) is ignored.
     esp_rom_spiflash_select_qio_pins(0, 0);
diff --git a/components/bootloader_support/include/esp_app_format.h b/components/bootloader_support/include/esp_app_format.h
index 5fa0975ee1..7bed35186c 100644
--- a/components/bootloader_support/include/esp_app_format.h
+++ b/components/bootloader_support/include/esp_app_format.h
@@ -22,6 +22,7 @@ typedef enum {
 #elif CONFIG_IDF_TARGET_ESP32H2_BETA_VERSION_1
     ESP_CHIP_ID_ESP32H2 = 0x000A, /*!< chip ID: ESP32-H2 Beta1 */
 #endif
+    ESP_CHIP_ID_ESP32C6 = 0x000D, /*!< chip ID: ESP32-C6 */
     ESP_CHIP_ID_INVALID = 0xFFFF /*!< Invalid chip ID (we defined it to make sure the esp_chip_id_t is 2 bytes size) */
 } __attribute__((packed)) esp_chip_id_t;
 
diff --git a/components/bootloader_support/private_include/bootloader_signature.h b/components/bootloader_support/private_include/bootloader_signature.h
index fceb9eb49a..9bea96ff7c 100644
--- a/components/bootloader_support/private_include/bootloader_signature.h
+++ b/components/bootloader_support/private_include/bootloader_signature.h
@@ -21,6 +21,8 @@
 #include "esp32h2/rom/secure_boot.h"
 #elif CONFIG_IDF_TARGET_ESP32C2
 #include "esp32c2/rom/secure_boot.h"
+#elif CONFIG_IDF_TARGET_ESP32C6
+#include "esp32c6/rom/secure_boot.h"
 #endif
 
 #if !CONFIG_IDF_TARGET_ESP32 || CONFIG_ESP32_REV_MIN_3
diff --git a/components/bootloader_support/src/bootloader_clock_init.c b/components/bootloader_support/src/bootloader_clock_init.c
index 35b1e08952..943b597e74 100644
--- a/components/bootloader_support/src/bootloader_clock_init.c
+++ b/components/bootloader_support/src/bootloader_clock_init.c
@@ -7,7 +7,16 @@
 #include "soc/soc.h"
 #include "soc/rtc.h"
 #include "hal/efuse_hal.h"
+
+#if !CONFIG_IDF_TARGET_ESP32C6 // TODO: IDF-5645
 #include "soc/rtc_cntl_reg.h"
+#else
+#include "soc/lp_wdt_reg.h"
+#include "soc/lp_timer_reg.h"
+#include "soc/lp_analog_peri_reg.h"
+#include "soc/pmu_reg.h"
+#endif
+
 #if CONFIG_IDF_TARGET_ESP32
 #include "hal/clk_tree_ll.h"
 #endif
@@ -65,6 +74,24 @@ __attribute__((weak)) void bootloader_clock_configure(void)
     }
 #endif // CONFIG_ESP_SYSTEM_RTC_EXT_XTAL
 
+// TODO: IDF-5645
+#if CONFIG_IDF_TARGET_ESP32C6
+    // CLR ENA
+    CLEAR_PERI_REG_MASK(LP_WDT_INT_ENA_REG, LP_WDT_SUPER_WDT_INT_ENA);                                      /* SWD */
+    CLEAR_PERI_REG_MASK(LP_TIMER_LP_INT_ENA_REG, LP_TIMER_MAIN_TIMER_LP_INT_ENA);                           /* MAIN_TIMER */
+    CLEAR_PERI_REG_MASK(LP_ANALOG_PERI_LP_ANA_LP_INT_ENA_REG, LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_ENA);  /* BROWN_OUT */
+    CLEAR_PERI_REG_MASK(LP_WDT_INT_ENA_REG, LP_WDT_LP_WDT_INT_ENA);                                         /* WDT */
+    CLEAR_PERI_REG_MASK(PMU_HP_INT_ENA_REG, PMU_SOC_WAKEUP_INT_ENA);                                        /* SLP_REJECT */
+    CLEAR_PERI_REG_MASK(PMU_SOC_SLEEP_REJECT_INT_ENA, PMU_SOC_SLEEP_REJECT_INT_ENA);                        /* SLP_WAKEUP */
+    // SET CLR
+    SET_PERI_REG_MASK(LP_WDT_INT_CLR_REG, LP_WDT_SUPER_WDT_INT_CLR);                                        /* SWD */
+    SET_PERI_REG_MASK(LP_TIMER_LP_INT_CLR_REG, LP_TIMER_MAIN_TIMER_LP_INT_CLR);                             /* MAIN_TIMER */
+    SET_PERI_REG_MASK(LP_ANALOG_PERI_LP_ANA_LP_INT_CLR_REG, LP_ANALOG_PERI_LP_ANA_BOD_MODE0_LP_INT_CLR);    /* BROWN_OUT */
+    SET_PERI_REG_MASK(LP_WDT_INT_CLR_REG, LP_WDT_LP_WDT_INT_CLR);                                           /* WDT */
+    SET_PERI_REG_MASK(PMU_HP_INT_CLR_REG, PMU_SOC_WAKEUP_INT_CLR);                                          /* SLP_REJECT */
+    SET_PERI_REG_MASK(PMU_SOC_SLEEP_REJECT_INT_CLR, PMU_SOC_SLEEP_REJECT_INT_CLR);                          /* SLP_WAKEUP */
+#else
     REG_WRITE(RTC_CNTL_INT_ENA_REG, 0);
     REG_WRITE(RTC_CNTL_INT_CLR_REG, UINT32_MAX);
+#endif
 }
diff --git a/components/bootloader_support/src/bootloader_console.c b/components/bootloader_support/src/bootloader_console.c
index 85e4aa8027..d63e63a638 100644
--- a/components/bootloader_support/src/bootloader_console.c
+++ b/components/bootloader_support/src/bootloader_console.c
@@ -28,6 +28,9 @@
 #elif CONFIG_IDF_TARGET_ESP32C2
 #include "esp32c2/rom/ets_sys.h"
 #include "esp32c2/rom/uart.h"
+#elif CONFIG_IDF_TARGET_ESP32C6
+#include "esp32c6/rom/ets_sys.h"
+#include "esp32c6/rom/uart.h"
 #endif
 #include "esp_rom_gpio.h"
 #include "esp_rom_uart.h"
diff --git a/components/bootloader_support/src/bootloader_efuse.c b/components/bootloader_support/src/bootloader_efuse.c
index ea22a524a6..cf3e49ed76 100644
--- a/components/bootloader_support/src/bootloader_efuse.c
+++ b/components/bootloader_support/src/bootloader_efuse.c
@@ -30,6 +30,9 @@ int bootloader_clock_get_rated_freq_mhz(void)
 #elif CONFIG_IDF_TARGET_ESP32H2
     return 96;
 
+#elif CONFIG_IDF_TARGET_ESP32C6
+    return 160;
+
 #elif CONFIG_IDF_TARGET_ESP32S2
     return 240;
 
diff --git a/components/bootloader_support/src/bootloader_init.c b/components/bootloader_support/src/bootloader_init.c
index 7567511180..511de79b40 100644
--- a/components/bootloader_support/src/bootloader_init.c
+++ b/components/bootloader_support/src/bootloader_init.c
@@ -58,27 +58,31 @@ void bootloader_config_wdt(void)
      * protect the remainder of the bootloader process.
      */
     //Disable RWDT flashboot protection.
-    wdt_hal_context_t rtc_wdt_ctx = {.inst = WDT_RWDT, .rwdt_dev = &RTCCNTL};
-    wdt_hal_write_protect_disable(&rtc_wdt_ctx);
-    wdt_hal_set_flashboot_en(&rtc_wdt_ctx, false);
-    wdt_hal_write_protect_enable(&rtc_wdt_ctx);
+#if CONFIG_IDF_TARGET_ESP32C6 // TODO: IDF-5653
+    wdt_hal_context_t rwdt_ctx = {.inst = WDT_RWDT, .rwdt_dev = &LP_WDT};
+#else
+    wdt_hal_context_t rwdt_ctx = {.inst = WDT_RWDT, .rwdt_dev = &RTCCNTL};
+#endif
+    wdt_hal_write_protect_disable(&rwdt_ctx);
+    wdt_hal_set_flashboot_en(&rwdt_ctx, false);
+    wdt_hal_write_protect_enable(&rwdt_ctx);
 
 #ifdef CONFIG_BOOTLOADER_WDT_ENABLE
     //Initialize and start RWDT to protect the  for bootloader if configured to do so
     ESP_LOGD(TAG, "Enabling RTCWDT(%d ms)", CONFIG_BOOTLOADER_WDT_TIME_MS);
-    wdt_hal_init(&rtc_wdt_ctx, WDT_RWDT, 0, false);
+    wdt_hal_init(&rwdt_ctx, WDT_RWDT, 0, false);
     uint32_t stage_timeout_ticks = (uint32_t)((uint64_t)CONFIG_BOOTLOADER_WDT_TIME_MS * rtc_clk_slow_freq_get_hz() / 1000);
-    wdt_hal_write_protect_disable(&rtc_wdt_ctx);
-    wdt_hal_config_stage(&rtc_wdt_ctx, WDT_STAGE0, stage_timeout_ticks, WDT_STAGE_ACTION_RESET_RTC);
-    wdt_hal_enable(&rtc_wdt_ctx);
-    wdt_hal_write_protect_enable(&rtc_wdt_ctx);
+    wdt_hal_write_protect_disable(&rwdt_ctx);
+    wdt_hal_config_stage(&rwdt_ctx, WDT_STAGE0, stage_timeout_ticks, WDT_STAGE_ACTION_RESET_RTC);
+    wdt_hal_enable(&rwdt_ctx);
+    wdt_hal_write_protect_enable(&rwdt_ctx);
 #endif
 
     //Disable MWDT0 flashboot protection. But only after we've enabled the RWDT first so that there's not gap in WDT protection.
-    wdt_hal_context_t wdt_ctx = {.inst = WDT_MWDT0, .mwdt_dev = &TIMERG0};
-    wdt_hal_write_protect_disable(&wdt_ctx);
-    wdt_hal_set_flashboot_en(&wdt_ctx, false);
-    wdt_hal_write_protect_enable(&wdt_ctx);
+    wdt_hal_context_t mwdt_ctx = {.inst = WDT_MWDT0, .mwdt_dev = &TIMERG0};
+    wdt_hal_write_protect_disable(&mwdt_ctx);
+    wdt_hal_set_flashboot_en(&mwdt_ctx, false);
+    wdt_hal_write_protect_enable(&mwdt_ctx);
 }
 
 void bootloader_enable_random(void)
diff --git a/components/bootloader_support/src/bootloader_mem.c b/components/bootloader_support/src/bootloader_mem.c
index 1b45c2b5c7..397d1b47d7 100644
--- a/components/bootloader_support/src/bootloader_mem.c
+++ b/components/bootloader_support/src/bootloader_mem.c
@@ -12,8 +12,21 @@
 #include "bootloader_mem.h"
 #include "esp_cpu.h"
 
+#if CONFIG_IDF_TARGET_ESP32C6
+#include "soc/hp_apm_reg.h"
+#include "soc/lp_apm_reg.h"
+#include "soc/lp_apm0_reg.h"
+#endif
+
 void bootloader_init_mem(void)
 {
+#if CONFIG_IDF_TARGET_ESP32C6
+    // disable apm filter // TODO: IDF-5909
+    REG_WRITE(LP_APM_FUNC_CTRL_REG, 0);
+    REG_WRITE(LP_APM0_FUNC_CTRL_REG, 0);
+    REG_WRITE(HP_APM_FUNC_CTRL_REG, 0);
+#endif
+
 #ifdef CONFIG_BOOTLOADER_REGION_PROTECTION_ENABLE
     // protect memory region
     esp_cpu_configure_region_protection();
diff --git a/components/bootloader_support/src/bootloader_random_esp32c6.c b/components/bootloader_support/src/bootloader_random_esp32c6.c
index e69de29bb2..378e84744e 100644
--- a/components/bootloader_support/src/bootloader_random_esp32c6.c
+++ b/components/bootloader_support/src/bootloader_random_esp32c6.c
@@ -0,0 +1,22 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#include "sdkconfig.h"
+#include "bootloader_random.h"
+#include "esp_log.h"
+
+static const char *TAG = "bootloader_random";
+
+void bootloader_random_enable(void)
+{
+    // TODO: IDF-5352
+    ESP_EARLY_LOGW(TAG, "bootloader_random_enable() has not been implemented yet");
+}
+
+void bootloader_random_disable(void)
+{
+    // TODO: IDF-5352
+    ESP_EARLY_LOGW(TAG, "bootloader_random_enable() has not been implemented yet");
+}
diff --git a/components/bootloader_support/src/bootloader_utility.c b/components/bootloader_support/src/bootloader_utility.c
index ba059f54b4..7e094426bd 100644
--- a/components/bootloader_support/src/bootloader_utility.c
+++ b/components/bootloader_support/src/bootloader_utility.c
@@ -41,6 +41,13 @@
 #include "esp32c2/rom/uart.h"
 #include "esp32c2/rom/gpio.h"
 #include "esp32c2/rom/secure_boot.h"
+#elif CONFIG_IDF_TARGET_ESP32C6
+#include "esp32c6/rom/efuse.h"
+#include "esp32c6/rom/crc.h"
+#include "esp32c6/rom/rtc.h"
+#include "esp32c6/rom/uart.h"
+#include "esp32c6/rom/gpio.h"
+#include "esp32c6/rom/secure_boot.h"
 
 #else // CONFIG_IDF_TARGET_*
 #error "Unsupported IDF_TARGET"
diff --git a/components/bootloader_support/src/esp32c6/bootloader_esp32c6.c b/components/bootloader_support/src/esp32c6/bootloader_esp32c6.c
new file mode 100644
index 0000000000..8c104aa34a
--- /dev/null
+++ b/components/bootloader_support/src/esp32c6/bootloader_esp32c6.c
@@ -0,0 +1,344 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#include <stdint.h>
+#include "sdkconfig.h"
+#include "esp_attr.h"
+#include "esp_log.h"
+#include "esp_image_format.h"
+#include "flash_qio_mode.h"
+#include "esp_rom_gpio.h"
+#include "esp_rom_efuse.h"
+#include "esp_rom_uart.h"
+#include "esp_rom_sys.h"
+#include "esp_rom_spiflash.h"
+#include "soc/gpio_sig_map.h"
+#include "soc/io_mux_reg.h"
+#include "soc/assist_debug_reg.h"
+#include "esp_cpu.h"
+#include "soc/rtc.h"
+#include "soc/spi_periph.h"
+#include "soc/extmem_reg.h"
+#include "soc/io_mux_reg.h"
+#include "soc/pcr_reg.h"
+#include "esp32c6/rom/efuse.h"
+#include "esp32c6/rom/ets_sys.h"
+#include "bootloader_common.h"
+#include "bootloader_init.h"
+#include "bootloader_clock.h"
+#include "bootloader_flash_config.h"
+#include "bootloader_mem.h"
+#include "esp_private/regi2c_ctrl.h"
+#include "soc/regi2c_lp_bias.h"
+#include "soc/regi2c_bias.h"
+#include "bootloader_console.h"
+#include "bootloader_flash_priv.h"
+#include "bootloader_soc.h"
+#include "esp_efuse.h"
+#include "hal/mmu_hal.h"
+#include "hal/cache_hal.h"
+#include "soc/lp_wdt_reg.h"
+#include "hal/efuse_hal.h"
+
+static const char *TAG = "boot.esp32c6";
+
+void IRAM_ATTR bootloader_configure_spi_pins(int drv)
+{
+    // TODO: IDF-5649
+    const uint32_t spiconfig = 0;
+    uint8_t clk_gpio_num = SPI_CLK_GPIO_NUM;
+    uint8_t q_gpio_num   = SPI_Q_GPIO_NUM;
+    uint8_t d_gpio_num   = SPI_D_GPIO_NUM;
+    uint8_t cs0_gpio_num = SPI_CS0_GPIO_NUM;
+    uint8_t hd_gpio_num  = SPI_HD_GPIO_NUM;
+    uint8_t wp_gpio_num  = SPI_WP_GPIO_NUM;
+    if (spiconfig == 0) {
+
+    }
+    esp_rom_gpio_pad_set_drv(clk_gpio_num, drv);
+    esp_rom_gpio_pad_set_drv(q_gpio_num,   drv);
+    esp_rom_gpio_pad_set_drv(d_gpio_num,   drv);
+    esp_rom_gpio_pad_set_drv(cs0_gpio_num, drv);
+    if (hd_gpio_num <= MAX_PAD_GPIO_NUM) {
+        esp_rom_gpio_pad_set_drv(hd_gpio_num, drv);
+    }
+    if (wp_gpio_num <= MAX_PAD_GPIO_NUM) {
+        esp_rom_gpio_pad_set_drv(wp_gpio_num, drv);
+    }
+}
+
+static void update_flash_config(const esp_image_header_t *bootloader_hdr)
+{
+    uint32_t size;
+    switch (bootloader_hdr->spi_size) {
+    case ESP_IMAGE_FLASH_SIZE_1MB:
+        size = 1;
+        break;
+    case ESP_IMAGE_FLASH_SIZE_2MB:
+        size = 2;
+        break;
+    case ESP_IMAGE_FLASH_SIZE_4MB:
+        size = 4;
+        break;
+    case ESP_IMAGE_FLASH_SIZE_8MB:
+        size = 8;
+        break;
+    case ESP_IMAGE_FLASH_SIZE_16MB:
+        size = 16;
+        break;
+    default:
+        size = 2;
+    }
+    cache_hal_disable(CACHE_TYPE_ALL);
+    // Set flash chip size
+    esp_rom_spiflash_config_param(rom_spiflash_legacy_data->chip.device_id, size * 0x100000, 0x10000, 0x1000, 0x100, 0xffff);    // TODO: set mode
+    cache_hal_enable(CACHE_TYPE_ALL);
+}
+
+static void print_flash_info(const esp_image_header_t *bootloader_hdr)
+{
+    ESP_LOGD(TAG, "magic %02x", bootloader_hdr->magic);
+    ESP_LOGD(TAG, "segments %02x", bootloader_hdr->segment_count);
+    ESP_LOGD(TAG, "spi_mode %02x", bootloader_hdr->spi_mode);
+    ESP_LOGD(TAG, "spi_speed %02x", bootloader_hdr->spi_speed);
+    ESP_LOGD(TAG, "spi_size %02x", bootloader_hdr->spi_size);
+
+    const char *str;
+    switch (bootloader_hdr->spi_speed) {
+    case ESP_IMAGE_SPI_SPEED_DIV_2:
+        str = "40MHz";
+        break;
+    case ESP_IMAGE_SPI_SPEED_DIV_3:
+        str = "26.7MHz";
+        break;
+    case ESP_IMAGE_SPI_SPEED_DIV_4:
+        str = "20MHz";
+        break;
+    case ESP_IMAGE_SPI_SPEED_DIV_1:
+        str = "80MHz";
+        break;
+    default:
+        str = "20MHz";
+        break;
+    }
+    ESP_LOGI(TAG, "SPI Speed      : %s", str);
+
+    /* SPI mode could have been set to QIO during boot already,
+       so test the SPI registers not the flash header */
+    uint32_t spi_ctrl = REG_READ(SPI_MEM_CTRL_REG(0));
+    if (spi_ctrl & SPI_MEM_FREAD_QIO) {
+        str = "QIO";
+    } else if (spi_ctrl & SPI_MEM_FREAD_QUAD) {
+        str = "QOUT";
+    } else if (spi_ctrl & SPI_MEM_FREAD_DIO) {
+        str = "DIO";
+    } else if (spi_ctrl & SPI_MEM_FREAD_DUAL) {
+        str = "DOUT";
+    } else if (spi_ctrl & SPI_MEM_FASTRD_MODE) {
+        str = "FAST READ";
+    } else {
+        str = "SLOW READ";
+    }
+    ESP_LOGI(TAG, "SPI Mode       : %s", str);
+
+    switch (bootloader_hdr->spi_size) {
+    case ESP_IMAGE_FLASH_SIZE_1MB:
+        str = "1MB";
+        break;
+    case ESP_IMAGE_FLASH_SIZE_2MB:
+        str = "2MB";
+        break;
+    case ESP_IMAGE_FLASH_SIZE_4MB:
+        str = "4MB";
+        break;
+    case ESP_IMAGE_FLASH_SIZE_8MB:
+        str = "8MB";
+        break;
+    case ESP_IMAGE_FLASH_SIZE_16MB:
+        str = "16MB";
+        break;
+    default:
+        str = "2MB";
+        break;
+    }
+    ESP_LOGI(TAG, "SPI Flash Size : %s", str);
+}
+
+static void IRAM_ATTR bootloader_init_flash_configure(void)
+{
+    bootloader_flash_dummy_config(&bootloader_image_hdr);
+    bootloader_flash_cs_timing_config();
+}
+
+static void bootloader_spi_flash_resume(void)
+{
+    bootloader_execute_flash_command(CMD_RESUME, 0, 0, 0);
+    esp_rom_spiflash_wait_idle(&g_rom_flashchip);
+}
+
+static esp_err_t bootloader_init_spi_flash(void)
+{
+    bootloader_init_flash_configure();
+// TODO: IDF-5649
+// #ifndef CONFIG_SPI_FLASH_ROM_DRIVER_PATCH
+//     const uint32_t spiconfig = esp_rom_efuse_get_flash_gpio_info();
+//     if (spiconfig != ESP_ROM_EFUSE_FLASH_DEFAULT_SPI && spiconfig != ESP_ROM_EFUSE_FLASH_DEFAULT_HSPI) {
+//         ESP_LOGE(TAG, "SPI flash pins are overridden. Enable CONFIG_SPI_FLASH_ROM_DRIVER_PATCH in menuconfig");
+//         return ESP_FAIL;
+//     }
+// #endif
+
+    bootloader_spi_flash_resume();
+    bootloader_flash_unlock();
+
+#if CONFIG_ESPTOOLPY_FLASHMODE_QIO || CONFIG_ESPTOOLPY_FLASHMODE_QOUT
+    bootloader_enable_qio_mode();
+#endif
+
+    print_flash_info(&bootloader_image_hdr);
+    update_flash_config(&bootloader_image_hdr);
+    //ensure the flash is write-protected
+    bootloader_enable_wp();
+    return ESP_OK;
+}
+
+static void wdt_reset_cpu0_info_enable(void)
+{
+    REG_SET_BIT(PCR_ASSIST_CONF_REG, PCR_ASSIST_CLK_EN);
+    REG_CLR_BIT(PCR_ASSIST_CONF_REG, PCR_ASSIST_RST_EN);
+    REG_WRITE(ASSIST_DEBUG_CORE_0_RCD_EN_REG, ASSIST_DEBUG_CORE_0_RCD_PDEBUGEN | ASSIST_DEBUG_CORE_0_RCD_RECORDEN);
+}
+
+static void wdt_reset_info_dump(int cpu)
+{
+    (void) cpu;
+    // saved PC was already printed by the ROM bootloader.
+    // nothing to do here.
+}
+
+static void bootloader_check_wdt_reset(void)
+{
+    int wdt_rst = 0;
+    soc_reset_reason_t rst_reason = esp_rom_get_reset_reason(0);
+    if (rst_reason == RESET_REASON_CORE_RTC_WDT || rst_reason == RESET_REASON_CORE_MWDT0 || rst_reason == RESET_REASON_CORE_MWDT1 ||
+        rst_reason == RESET_REASON_CPU0_MWDT0 || rst_reason == RESET_REASON_CPU0_MWDT1 || rst_reason == RESET_REASON_CPU0_RTC_WDT) {
+        ESP_LOGW(TAG, "PRO CPU has been reset by WDT.");
+        wdt_rst = 1;
+    }
+    if (wdt_rst) {
+        // if reset by WDT dump info from trace port
+        wdt_reset_info_dump(0);
+    }
+    wdt_reset_cpu0_info_enable();
+}
+
+static void bootloader_super_wdt_auto_feed(void)
+{
+    REG_WRITE(LP_WDT_WPROTECT_REG, RTC_CNTL_SWD_WKEY_VALUE);
+    REG_SET_BIT(LP_WDT_SWD_CONFIG_REG, LP_WDT_SWD_AUTO_FEED_EN);
+    REG_WRITE(LP_WDT_WPROTECT_REG, 0);
+}
+
+static inline void bootloader_hardware_init(void)
+{
+    // TODO: IDF-5990 copied from C3, need update
+    // This check is always included in the bootloader so it can
+    // print the minimum revision error message later in the boot
+    if (efuse_hal_get_minor_chip_version() < 3) {
+        REGI2C_WRITE_MASK(I2C_ULP, I2C_ULP_IR_FORCE_XPD_IPH, 1);
+        REGI2C_WRITE_MASK(I2C_BIAS, I2C_BIAS_DREG_1P1_PVT, 12);
+    }
+}
+
+static inline void bootloader_ana_reset_config(void)
+{
+    // TODO: IDF-5990 copied from C3, need update
+    /*
+      esp32c6 has removed super wdt!
+      For origin chip & ECO1: only support swt reset;
+      For ECO2: fix brownout reset bug, support swt & brownout reset;
+      For ECO3: fix clock glitch reset bug, support all reset, include: swt & brownout & clock glitch reset.
+    */
+    uint8_t chip_version = efuse_hal_get_minor_chip_version();
+    switch (chip_version) {
+        case 0:
+        case 1:
+            //Disable BOR and GLITCH reset
+            bootloader_ana_bod_reset_config(false);
+            bootloader_ana_clock_glitch_reset_config(false);
+            break;
+        case 2:
+            //Enable BOR reset. Disable GLITCH reset
+            bootloader_ana_bod_reset_config(true);
+            bootloader_ana_clock_glitch_reset_config(false);
+            break;
+        case 3:
+        default:
+            //Enable BOR, and GLITCH reset
+            bootloader_ana_bod_reset_config(true);
+            bootloader_ana_clock_glitch_reset_config(true);
+            break;
+    }
+}
+
+esp_err_t bootloader_init(void)
+{
+    esp_err_t ret = ESP_OK;
+
+    bootloader_hardware_init();
+    bootloader_ana_reset_config();
+    bootloader_super_wdt_auto_feed();
+    // protect memory region
+    bootloader_init_mem();
+    /* check that static RAM is after the stack */
+    assert(&_bss_start <= &_bss_end);
+    assert(&_data_start <= &_data_end);
+    // clear bss section
+    bootloader_clear_bss_section();
+    // init eFuse virtual mode (read eFuses to RAM)
+#ifdef CONFIG_EFUSE_VIRTUAL
+    ESP_LOGW(TAG, "eFuse virtual mode is enabled. If Secure boot or Flash encryption is enabled then it does not provide any security. FOR TESTING ONLY!");
+#ifndef CONFIG_EFUSE_VIRTUAL_KEEP_IN_FLASH
+    esp_efuse_init_virtual_mode_in_ram();
+#endif
+#endif
+    //init cache hal
+    cache_hal_init();
+    //reset mmu
+    mmu_hal_init();
+    // config clock
+    bootloader_clock_configure();
+    // initialize console, from now on, we can use esp_log
+    bootloader_console_init();
+    /* print 2nd bootloader banner */
+    bootloader_print_banner();
+    // update flash ID
+    bootloader_flash_update_id();
+    // Check and run XMC startup flow
+    if ((ret = bootloader_flash_xmc_startup()) != ESP_OK) {
+        ESP_LOGE(TAG, "failed when running XMC startup flow, reboot!");
+        goto err;
+    }
+    // read bootloader header
+    if ((ret = bootloader_read_bootloader_header()) != ESP_OK) {
+        goto err;
+    }
+    // read chip revision and check if it's compatible to bootloader
+    if ((ret = bootloader_check_bootloader_validity()) != ESP_OK) {
+        goto err;
+    }
+    // initialize spi flash
+    if ((ret = bootloader_init_spi_flash()) != ESP_OK) {
+        goto err;
+    }
+    // check whether a WDT reset happend
+    bootloader_check_wdt_reset();
+    // config WDT
+    bootloader_config_wdt();
+    // enable RNG early entropy source
+    bootloader_enable_random();
+err:
+    return ret;
+}
diff --git a/components/bootloader_support/src/esp32c6/bootloader_sha.c b/components/bootloader_support/src/esp32c6/bootloader_sha.c
new file mode 100644
index 0000000000..716f143cb0
--- /dev/null
+++ b/components/bootloader_support/src/esp32c6/bootloader_sha.c
@@ -0,0 +1,40 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#include "bootloader_sha.h"
+#include <stdbool.h>
+#include <string.h>
+#include <assert.h>
+#include <sys/param.h>
+
+#include "esp32c6/rom/sha.h"
+
+static SHA_CTX ctx;
+
+bootloader_sha256_handle_t bootloader_sha256_start()
+{
+    // Enable SHA hardware
+    ets_sha_enable();
+    ets_sha_init(&ctx, SHA2_256);
+    return &ctx; // Meaningless non-NULL value
+}
+
+void bootloader_sha256_data(bootloader_sha256_handle_t handle, const void *data, size_t data_len)
+{
+    assert(handle != NULL);
+    assert(data_len % 4 == 0);
+    ets_sha_update(&ctx, data, data_len, false);
+}
+
+void bootloader_sha256_finish(bootloader_sha256_handle_t handle, uint8_t *digest)
+{
+    assert(handle != NULL);
+
+    if (digest == NULL) {
+        bzero(&ctx, sizeof(ctx));
+        return;
+    }
+    ets_sha_finish(&ctx, digest);
+}
diff --git a/components/bootloader_support/src/esp32c6/bootloader_soc.c b/components/bootloader_support/src/esp32c6/bootloader_soc.c
new file mode 100644
index 0000000000..77a8d2176a
--- /dev/null
+++ b/components/bootloader_support/src/esp32c6/bootloader_soc.c
@@ -0,0 +1,28 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+#include <stdbool.h>
+#include "soc/soc.h"
+#include "soc/lp_analog_peri_reg.h"
+
+void bootloader_ana_bod_reset_config(bool enable)
+{
+    REG_CLR_BIT(LP_ANALOG_PERI_LP_ANA_FIB_ENABLE_REG, LP_ANALOG_PERI_LP_ANA_FIB_BOR_RST);
+    if (enable) {
+        REG_SET_BIT(LP_ANALOG_PERI_LP_ANA_BOD_MODE1_CNTL_REG, LP_ANALOG_PERI_LP_ANA_BOD_MODE1_RESET_ENA);
+    } else {
+        REG_CLR_BIT(LP_ANALOG_PERI_LP_ANA_BOD_MODE1_CNTL_REG, LP_ANALOG_PERI_LP_ANA_BOD_MODE1_RESET_ENA);
+    }
+}
+
+void bootloader_ana_clock_glitch_reset_config(bool enable)
+{
+    REG_CLR_BIT(LP_ANALOG_PERI_LP_ANA_FIB_ENABLE_REG, LP_ANALOG_PERI_LP_ANA_FIB_GLITCH_RST);
+    if (enable) {
+        REG_SET_BIT(LP_ANALOG_PERI_LP_ANA_CK_GLITCH_CNTL_REG, LP_ANALOG_PERI_LP_ANA_CK_GLITCH_RESET_ENA);
+    } else {
+        REG_CLR_BIT(LP_ANALOG_PERI_LP_ANA_CK_GLITCH_CNTL_REG, LP_ANALOG_PERI_LP_ANA_CK_GLITCH_RESET_ENA);
+    }
+}
diff --git a/components/bootloader_support/src/esp32c6/flash_encryption_secure_features.c b/components/bootloader_support/src/esp32c6/flash_encryption_secure_features.c
new file mode 100644
index 0000000000..3f64dbfd3d
--- /dev/null
+++ b/components/bootloader_support/src/esp32c6/flash_encryption_secure_features.c
@@ -0,0 +1,50 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <strings.h>
+#include "esp_flash_encrypt.h"
+#include "esp_secure_boot.h"
+#include "esp_efuse.h"
+#include "esp_efuse_table.h"
+#include "esp_log.h"
+#include "sdkconfig.h"
+
+static __attribute__((unused)) const char *TAG = "flash_encrypt";
+
+esp_err_t esp_flash_encryption_enable_secure_features(void)
+{
+#ifndef CONFIG_SECURE_FLASH_UART_BOOTLOADER_ALLOW_ENC
+    ESP_LOGI(TAG, "Disable UART bootloader encryption...");
+    esp_efuse_write_field_bit(ESP_EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT);
+#else
+    ESP_LOGW(TAG, "Not disabling UART bootloader encryption");
+#endif
+
+#ifndef CONFIG_SECURE_FLASH_UART_BOOTLOADER_ALLOW_CACHE
+    ESP_LOGI(TAG, "Disable UART bootloader cache...");
+    esp_efuse_write_field_bit(ESP_EFUSE_DIS_DOWNLOAD_ICACHE);
+#else
+    ESP_LOGW(TAG, "Not disabling UART bootloader cache - SECURITY COMPROMISED");
+#endif
+
+#ifndef CONFIG_SECURE_BOOT_ALLOW_JTAG
+    ESP_LOGI(TAG, "Disable JTAG...");
+    esp_efuse_write_field_bit(ESP_EFUSE_DIS_PAD_JTAG);
+    esp_efuse_write_field_bit(ESP_EFUSE_DIS_USB_JTAG);
+#else
+    ESP_LOGW(TAG, "Not disabling JTAG - SECURITY COMPROMISED");
+#endif
+
+    esp_efuse_write_field_bit(ESP_EFUSE_DIS_DIRECT_BOOT);
+
+#if defined(CONFIG_SECURE_BOOT_V2_ENABLED) && !defined(CONFIG_SECURE_BOOT_V2_ALLOW_EFUSE_RD_DIS)
+    // This bit is set when enabling Secure Boot V2, but we can't enable it until this later point in the first boot
+    // otherwise the Flash Encryption key cannot be read protected
+    esp_efuse_write_field_bit(ESP_EFUSE_WR_DIS_RD_DIS);
+#endif
+
+    return ESP_OK;
+}
diff --git a/components/bootloader_support/src/esp32c6/secure_boot_secure_features.c b/components/bootloader_support/src/esp32c6/secure_boot_secure_features.c
new file mode 100644
index 0000000000..9ea0f69e4b
--- /dev/null
+++ b/components/bootloader_support/src/esp32c6/secure_boot_secure_features.c
@@ -0,0 +1,70 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <strings.h>
+#include "esp_flash_encrypt.h"
+#include "esp_secure_boot.h"
+#include "esp_efuse.h"
+#include "esp_efuse_table.h"
+#include "esp_log.h"
+#include "sdkconfig.h"
+
+static __attribute__((unused)) const char *TAG = "secure_boot";
+
+esp_err_t esp_secure_boot_enable_secure_features(void)
+{
+    esp_efuse_write_field_bit(ESP_EFUSE_DIS_DIRECT_BOOT);
+
+#ifdef CONFIG_SECURE_ENABLE_SECURE_ROM_DL_MODE
+    ESP_LOGI(TAG, "Enabling Security download mode...");
+    esp_err_t err = esp_efuse_enable_rom_secure_download_mode();
+    if (err != ESP_OK) {
+        ESP_LOGE(TAG, "Could not enable Security download mode...");
+        return err;
+    }
+#elif CONFIG_SECURE_DISABLE_ROM_DL_MODE
+    ESP_LOGI(TAG, "Disable ROM Download mode...");
+    esp_err_t err = esp_efuse_disable_rom_download_mode();
+    if (err != ESP_OK) {
+        ESP_LOGE(TAG, "Could not disable ROM Download mode...");
+        return err;
+    }
+#else
+    ESP_LOGW(TAG, "UART ROM Download mode kept enabled - SECURITY COMPROMISED");
+#endif
+
+#ifndef CONFIG_SECURE_BOOT_ALLOW_JTAG
+    ESP_LOGI(TAG, "Disable hardware & software JTAG...");
+    esp_efuse_write_field_bit(ESP_EFUSE_DIS_PAD_JTAG);
+    esp_efuse_write_field_bit(ESP_EFUSE_DIS_USB_JTAG);
+    esp_efuse_write_field_cnt(ESP_EFUSE_SOFT_DIS_JTAG, ESP_EFUSE_SOFT_DIS_JTAG[0]->bit_count);
+#else
+    ESP_LOGW(TAG, "Not disabling JTAG - SECURITY COMPROMISED");
+#endif
+
+#ifdef CONFIG_SECURE_BOOT_ENABLE_AGGRESSIVE_KEY_REVOKE
+    esp_efuse_write_field_bit(ESP_EFUSE_SECURE_BOOT_AGGRESSIVE_REVOKE);
+#endif
+
+    esp_efuse_write_field_bit(ESP_EFUSE_SECURE_BOOT_EN);
+
+#ifndef CONFIG_SECURE_BOOT_V2_ALLOW_EFUSE_RD_DIS
+    bool rd_dis_now = true;
+#ifdef CONFIG_SECURE_FLASH_ENC_ENABLED
+    /* If flash encryption is not enabled yet then don't read-disable efuses yet, do it later in the boot
+       when Flash Encryption is being enabled */
+    rd_dis_now = esp_flash_encryption_enabled();
+#endif
+    if (rd_dis_now) {
+        ESP_LOGI(TAG, "Prevent read disabling of additional efuses...");
+        esp_efuse_write_field_bit(ESP_EFUSE_WR_DIS_RD_DIS);
+    }
+#else
+    ESP_LOGW(TAG, "Allowing read disabling of additional efuses - SECURITY COMPROMISED");
+#endif
+
+    return ESP_OK;
+}
diff --git a/components/bootloader_support/src/esp_image_format.c b/components/bootloader_support/src/esp_image_format.c
index 67105299ff..c46e698eed 100644
--- a/components/bootloader_support/src/esp_image_format.c
+++ b/components/bootloader_support/src/esp_image_format.c
@@ -34,6 +34,9 @@
 #elif CONFIG_IDF_TARGET_ESP32C2
 #include "esp32c2/rom/rtc.h"
 #include "esp32c2/rom/secure_boot.h"
+#elif CONFIG_IDF_TARGET_ESP32C6
+#include "esp32c6/rom/rtc.h"
+#include "esp32c6/rom/secure_boot.h"
 #endif
 
 #define ALIGN_UP(num, align) (((num) + ((align) - 1)) & ~((align) - 1))
diff --git a/components/bootloader_support/src/flash_encrypt.c b/components/bootloader_support/src/flash_encrypt.c
index 9405e5ac68..e6f789f1ef 100644
--- a/components/bootloader_support/src/flash_encrypt.c
+++ b/components/bootloader_support/src/flash_encrypt.c
@@ -142,7 +142,7 @@ esp_flash_enc_mode_t esp_get_flash_encryption_mode(void)
             if (dis_dl_enc && dis_dl_icache && dis_dl_dcache) {
                 mode = ESP_FLASH_ENC_MODE_RELEASE;
             }
-#elif CONFIG_IDF_TARGET_ESP32C2 || CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32H2
+#elif CONFIG_IDF_TARGET_ESP32C2 || CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32H2 || CONFIG_IDF_TARGET_ESP32C6
             bool dis_dl_enc = esp_efuse_read_field_bit(ESP_EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT);
             bool dis_dl_icache = esp_efuse_read_field_bit(ESP_EFUSE_DIS_DOWNLOAD_ICACHE);
             if (dis_dl_enc && dis_dl_icache) {
@@ -191,7 +191,7 @@ void esp_flash_encryption_set_release_mode(void)
     esp_efuse_write_field_bit(ESP_EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT);
     esp_efuse_write_field_bit(ESP_EFUSE_DIS_DOWNLOAD_ICACHE);
     esp_efuse_write_field_bit(ESP_EFUSE_DIS_DOWNLOAD_DCACHE);
-#elif CONFIG_IDF_TARGET_ESP32C2 || CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32H2
+#elif CONFIG_IDF_TARGET_ESP32C2 || CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32H2 || CONFIG_IDF_TARGET_ESP32C6
     esp_efuse_write_field_bit(ESP_EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT);
     esp_efuse_write_field_bit(ESP_EFUSE_DIS_DOWNLOAD_ICACHE);
 #ifdef CONFIG_SOC_FLASH_ENCRYPTION_XTS_AES_128_DERIVED
diff --git a/components/bootloader_support/src/flash_encryption/flash_encrypt.c b/components/bootloader_support/src/flash_encryption/flash_encrypt.c
index 0256a6ebdd..8ff0e27a3d 100644
--- a/components/bootloader_support/src/flash_encryption/flash_encrypt.c
+++ b/components/bootloader_support/src/flash_encryption/flash_encrypt.c
@@ -429,7 +429,11 @@ esp_err_t esp_flash_encrypt_region(uint32_t src_addr, size_t data_length)
         return ESP_FAIL;
     }
 
+#if CONFIG_IDF_TARGET_ESP32C6 // TODO: IDF-5653
+    wdt_hal_context_t rtc_wdt_ctx = {.inst = WDT_RWDT, .rwdt_dev = &LP_WDT};
+#else
     wdt_hal_context_t rtc_wdt_ctx = {.inst = WDT_RWDT, .rwdt_dev = &RTCCNTL};
+#endif
     for (size_t i = 0; i < data_length; i += FLASH_SECTOR_SIZE) {
         wdt_hal_write_protect_disable(&rtc_wdt_ctx);
         wdt_hal_feed(&rtc_wdt_ctx);

From 68159feb1053656dabb1c2f8b0a83b2bdeb39a3b Mon Sep 17 00:00:00 2001
From: wuzhenghui <wuzhenghui@espressif.com>
Date: Tue, 12 Jul 2022 20:28:06 +0800
Subject: [PATCH 564/665] esp32c6: add esp_rom support (rom version:
 esp32c6-20220901)

---
 components/esp_rom/CMakeLists.txt             |  35 +-
 .../esp_rom/esp32c2/Kconfig.soc_caps.in       |   8 +
 components/esp_rom/esp32c2/esp_rom_caps.h     |   2 +
 .../esp_rom/esp32c3/Kconfig.soc_caps.in       |   8 +
 components/esp_rom/esp32c3/esp_rom_caps.h     |   2 +
 .../esp_rom/esp32c6/Kconfig.soc_caps.in       |  16 +
 components/esp_rom/esp32c6/esp_rom_caps.h     |   4 +
 .../esp_rom/esp32c6/ld/esp32c6.rom.coexist.ld |  47 ++
 .../esp_rom/esp32c6/ld/esp32c6.rom.eco3.ld    | 138 +++++
 .../esp_rom/esp32c6/ld/esp32c6.rom.heap.ld    |  80 +++
 components/esp_rom/esp32c6/ld/esp32c6.rom.ld  | 476 ++++++++++++++++++
 .../esp_rom/esp32c6/ld/esp32c6.rom.libgcc.ld  | 112 +++++
 .../esp32c6/ld/esp32c6.rom.net80211.ld        |  65 +++
 .../esp32c6/ld/esp32c6.rom.newlib-nano.ld     |  32 ++
 .../esp32c6/ld/esp32c6.rom.newlib-normal.ld   |  41 ++
 .../esp32c6/ld/esp32c6.rom.newlib-time.ld     |  15 +
 .../esp_rom/esp32c6/ld/esp32c6.rom.newlib.ld  |  99 ++++
 .../esp_rom/esp32c6/ld/esp32c6.rom.phy.ld     | 196 ++++++++
 .../esp_rom/esp32c6/ld/esp32c6.rom.pp.ld      | 263 ++++++++++
 .../esp_rom/esp32c6/ld/esp32c6.rom.rvfp.ld    | 118 +++++
 .../esp32c6/ld/esp32c6.rom.spiflash.ld        | 166 ++++++
 .../esp_rom/esp32c6/ld/esp32c6.rom.version.ld |  13 +
 .../esp_rom/esp32h2/Kconfig.soc_caps.in       |   4 +
 components/esp_rom/esp32h2/esp_rom_caps.h     |   1 +
 .../esp_rom/esp32s3/Kconfig.soc_caps.in       |   8 +
 components/esp_rom/esp32s3/esp_rom_caps.h     |   2 +
 26 files changed, 1942 insertions(+), 9 deletions(-)
 create mode 100644 components/esp_rom/esp32c6/ld/esp32c6.rom.coexist.ld
 create mode 100644 components/esp_rom/esp32c6/ld/esp32c6.rom.eco3.ld
 create mode 100644 components/esp_rom/esp32c6/ld/esp32c6.rom.heap.ld
 create mode 100644 components/esp_rom/esp32c6/ld/esp32c6.rom.ld
 create mode 100644 components/esp_rom/esp32c6/ld/esp32c6.rom.libgcc.ld
 create mode 100644 components/esp_rom/esp32c6/ld/esp32c6.rom.net80211.ld
 create mode 100644 components/esp_rom/esp32c6/ld/esp32c6.rom.newlib-nano.ld
 create mode 100644 components/esp_rom/esp32c6/ld/esp32c6.rom.newlib-normal.ld
 create mode 100644 components/esp_rom/esp32c6/ld/esp32c6.rom.newlib-time.ld
 create mode 100644 components/esp_rom/esp32c6/ld/esp32c6.rom.newlib.ld
 create mode 100644 components/esp_rom/esp32c6/ld/esp32c6.rom.phy.ld
 create mode 100644 components/esp_rom/esp32c6/ld/esp32c6.rom.pp.ld
 create mode 100644 components/esp_rom/esp32c6/ld/esp32c6.rom.rvfp.ld
 create mode 100644 components/esp_rom/esp32c6/ld/esp32c6.rom.spiflash.ld
 create mode 100644 components/esp_rom/esp32c6/ld/esp32c6.rom.version.ld

diff --git a/components/esp_rom/CMakeLists.txt b/components/esp_rom/CMakeLists.txt
index de4858f7e1..8861f70abb 100644
--- a/components/esp_rom/CMakeLists.txt
+++ b/components/esp_rom/CMakeLists.txt
@@ -69,6 +69,16 @@ if(target STREQUAL "linux")
 else()
     target_linker_script(${COMPONENT_LIB} INTERFACE "${target}/${ld_folder}/${target}.rom.ld")
     rom_linker_script("api")
+
+    # esp32c6.rom.api.ld has been split to several lds by components
+    if(target STREQUAL "esp32c6")
+        rom_linker_script("phy")
+        rom_linker_script("coexist")
+        rom_linker_script("net80211")
+        rom_linker_script("pp")
+        # rom_linker_script("spiflash") # TODO: IDF-5632 (Supports more rom components)
+    endif()
+
     if(CONFIG_COMPILER_FLOAT_LIB_FROM_GCCLIB)
         rom_linker_script("libgcc")
     else()
@@ -104,6 +114,9 @@ if(BOOTLOADER_BUILD)
     elseif(target STREQUAL "esp32c2")
         rom_linker_script("newlib")
         rom_linker_script("mbedtls")
+
+    elseif(target STREQUAL "esp32c6")
+        rom_linker_script("newlib")
     endif()
 
 else() # Regular app build
@@ -217,17 +230,21 @@ else() # Regular app build
             endif()
         endif()
 
-        if(CONFIG_HEAP_TLSF_USE_ROM_IMPL)
-            # After registering the component, set the tlsf_set_rom_patches symbol as undefined
-            # to force the linker to integrate the whole `esp_rom_tlsf.c` object file inside the
-            # final binary. This is necessary because tlsf_set_rom_patches is a constructor, thus,
-            # there as no explicit reference/call to it in IDF.
-            if(CONFIG_ESP_ROM_TLSF_CHECK_PATCH)
-                target_link_libraries(${COMPONENT_LIB} PRIVATE "-u tlsf_set_rom_patches")
-            endif()
+    elseif(target STREQUAL "esp32c6")
+        rom_linker_script("newlib")
+        rom_linker_script("version")
+    endif()
 
-            rom_linker_script("heap")
+    if(CONFIG_HEAP_TLSF_USE_ROM_IMPL)
+        # After registering the component, set the tlsf_set_rom_patches symbol as undefined
+        # to force the linker to integrate the whole `esp_rom_tlsf.c` object file inside the
+        # final binary. This is necessary because tlsf_set_rom_patches is a constructor, thus,
+        # there as no explicit reference/call to it in IDF.
+        if(CONFIG_ESP_ROM_TLSF_CHECK_PATCH)
+            target_link_libraries(${COMPONENT_LIB} PRIVATE "-u tlsf_set_rom_patches")
         endif()
+
+        rom_linker_script("heap")
     endif()
 
     if(CONFIG_IDF_TARGET_ARCH_XTENSA)
diff --git a/components/esp_rom/esp32c2/Kconfig.soc_caps.in b/components/esp_rom/esp32c2/Kconfig.soc_caps.in
index d676d6ce03..295c811d1c 100644
--- a/components/esp_rom/esp32c2/Kconfig.soc_caps.in
+++ b/components/esp_rom/esp32c2/Kconfig.soc_caps.in
@@ -42,3 +42,11 @@ config ESP_ROM_HAS_HEAP_TLSF
 config ESP_ROM_TLSF_CHECK_PATCH
     bool
     default y
+
+config ESP_ROM_HAS_LAYOUT_TABLE
+    bool
+    default y
+
+config ESP_ROM_HAS_SPI_FLASH
+    bool
+    default y
diff --git a/components/esp_rom/esp32c2/esp_rom_caps.h b/components/esp_rom/esp32c2/esp_rom_caps.h
index 60706ac706..39db7a94f6 100644
--- a/components/esp_rom/esp32c2/esp_rom_caps.h
+++ b/components/esp_rom/esp32c2/esp_rom_caps.h
@@ -16,3 +16,5 @@
 #define ESP_ROM_HAS_HAL_SYSTIMER            (1) // ROM has the implementation of Systimer HAL driver
 #define ESP_ROM_HAS_HEAP_TLSF               (1) // ROM has the implementation of the tlsf and multi-heap library
 #define ESP_ROM_TLSF_CHECK_PATCH            (1) // ROM does not contain the patch of tlsf_check()
+#define ESP_ROM_HAS_LAYOUT_TABLE            (1) // ROM has the layout table
+#define ESP_ROM_HAS_SPI_FLASH               (1) // ROM has the implementation of SPI Flash driver
diff --git a/components/esp_rom/esp32c3/Kconfig.soc_caps.in b/components/esp_rom/esp32c3/Kconfig.soc_caps.in
index 5d8515d9f0..7c5297eaae 100644
--- a/components/esp_rom/esp32c3/Kconfig.soc_caps.in
+++ b/components/esp_rom/esp32c3/Kconfig.soc_caps.in
@@ -38,3 +38,11 @@ config ESP_ROM_GET_CLK_FREQ
 config ESP_ROM_NEEDS_SWSETUP_WORKAROUND
     bool
     default y
+
+config ESP_ROM_HAS_LAYOUT_TABLE
+    bool
+    default y
+
+config ESP_ROM_HAS_SPI_FLASH
+    bool
+    default y
diff --git a/components/esp_rom/esp32c3/esp_rom_caps.h b/components/esp_rom/esp32c3/esp_rom_caps.h
index d95eae7478..e8b86ff7e5 100644
--- a/components/esp_rom/esp32c3/esp_rom_caps.h
+++ b/components/esp_rom/esp32c3/esp_rom_caps.h
@@ -15,3 +15,5 @@
 #define ESP_ROM_HAS_ERASE_0_REGION_BUG      (1) // ROM has esp_flash_erase_region(size=0) bug
 #define ESP_ROM_GET_CLK_FREQ                (1) // Get clk frequency with rom function `ets_get_cpu_frequency`
 #define ESP_ROM_NEEDS_SWSETUP_WORKAROUND    (1) // ROM uses 32-bit time_t. A workaround is required to prevent printf functions from crashing
+#define ESP_ROM_HAS_LAYOUT_TABLE            (1) // ROM has the layout table
+#define ESP_ROM_HAS_SPI_FLASH               (1) // ROM has the implementation of SPI Flash driver
diff --git a/components/esp_rom/esp32c6/Kconfig.soc_caps.in b/components/esp_rom/esp32c6/Kconfig.soc_caps.in
index 157ee04b80..abb7f8fe10 100644
--- a/components/esp_rom/esp32c6/Kconfig.soc_caps.in
+++ b/components/esp_rom/esp32c6/Kconfig.soc_caps.in
@@ -30,3 +30,19 @@ config ESP_ROM_HAS_RETARGETABLE_LOCKING
 config ESP_ROM_GET_CLK_FREQ
     bool
     default y
+
+config ESP_ROM_HAS_HEAP_TLSF
+    bool
+    default y
+
+config ESP_ROM_HAS_LAYOUT_TABLE
+    bool
+    default y
+
+config ESP_ROM_HAS_RVFPLIB
+    bool
+    default y
+
+config ESP_ROM_HAS_SPI_FLASH
+    bool
+    default y
diff --git a/components/esp_rom/esp32c6/esp_rom_caps.h b/components/esp_rom/esp32c6/esp_rom_caps.h
index 76073921ec..4305caa9a0 100644
--- a/components/esp_rom/esp32c6/esp_rom_caps.h
+++ b/components/esp_rom/esp32c6/esp_rom_caps.h
@@ -13,3 +13,7 @@
 #define ESP_ROM_USB_SERIAL_DEVICE_NUM       (3) // UART uses USB_SERIAL_JTAG port in ROM.
 #define ESP_ROM_HAS_RETARGETABLE_LOCKING    (1) // ROM was built with retargetable locking
 #define ESP_ROM_GET_CLK_FREQ                (1) // Get clk frequency with rom function `ets_get_cpu_frequency`
+#define ESP_ROM_HAS_HEAP_TLSF               (1) // ROM has the implementation of the tlsf and multi-heap library
+#define ESP_ROM_HAS_LAYOUT_TABLE            (1) // ROM has the layout table
+#define ESP_ROM_HAS_RVFPLIB                 (1) // ROM has the rvfplib
+#define ESP_ROM_HAS_SPI_FLASH               (1) // ROM has the implementation of SPI Flash driver
diff --git a/components/esp_rom/esp32c6/ld/esp32c6.rom.coexist.ld b/components/esp_rom/esp32c6/ld/esp32c6.rom.coexist.ld
new file mode 100644
index 0000000000..74e084416e
--- /dev/null
+++ b/components/esp_rom/esp32c6/ld/esp32c6.rom.coexist.ld
@@ -0,0 +1,47 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+/* ROM function interface esp32c6.rom.coexist.ld for esp32c6
+ *
+ *
+ * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 49b5eec776610e08f2ed989e3ffc2ba0
+ *
+ * Compatible with ROM where ECO version equal or greater to 0.
+ *
+ * THIS FILE WAS AUTOMATICALLY GENERATED. DO NOT EDIT.
+ */
+
+/***************************************
+ Group rom_coexist
+ ***************************************/
+
+/* Functions */
+esp_coex_rom_version_get = 0x40000afc;
+coex_bt_release = 0x40000b00;
+coex_bt_request = 0x40000b04;
+coex_core_ble_conn_dyn_prio_get = 0x40000b08;
+coex_core_event_duration_get = 0x40000b0c;
+coex_core_pti_get = 0x40000b10;
+coex_core_release = 0x40000b14;
+coex_core_request = 0x40000b18;
+coex_core_status_get = 0x40000b1c;
+coex_core_timer_idx_get = 0x40000b20;
+coex_event_duration_get = 0x40000b24;
+coex_hw_timer_disable = 0x40000b28;
+coex_hw_timer_enable = 0x40000b2c;
+coex_hw_timer_set = 0x40000b30;
+coex_schm_interval_set = 0x40000b34;
+coex_schm_lock = 0x40000b38;
+coex_schm_unlock = 0x40000b3c;
+coex_status_get = 0x40000b40;
+coex_wifi_release = 0x40000b44;
+esp_coex_ble_conn_dynamic_prio_get = 0x40000b48;
+/* Data (.data, .bss, .rodata) */
+coex_env_ptr = 0x4087ffc4;
+coex_pti_tab_ptr = 0x4087ffc0;
+coex_schm_env_ptr = 0x4087ffbc;
+coexist_funcs = 0x4087ffb8;
+g_coa_funcs_p = 0x4087ffb4;
+g_coex_param_ptr = 0x4087ffb0;
diff --git a/components/esp_rom/esp32c6/ld/esp32c6.rom.eco3.ld b/components/esp_rom/esp32c6/ld/esp32c6.rom.eco3.ld
new file mode 100644
index 0000000000..c7f10134f2
--- /dev/null
+++ b/components/esp_rom/esp32c6/ld/esp32c6.rom.eco3.ld
@@ -0,0 +1,138 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+/*
+ESP32C6 ECO3 ROM address table
+Version 3 API's imported from the ROM
+*/
+
+esf_buf_alloc_dynamic = 0x400015c0;
+esf_buf_recycle = 0x400015c4;
+/*lmacTxDone = 0x4000162c;*/
+/*ppMapTxQueue = 0x400016d8;*/
+rcGetSched = 0x40001764;
+wDevCheckBlockError = 0x400017b4;
+/*ppProcTxDone = 0x40001804;*/
+sta_input = rom_sta_input;
+
+/***************************************
+ Group rom_phy
+ ***************************************/
+
+/* Functions */
+rom_index_to_txbbgain = 0x40001964;
+rom_pbus_xpd_tx_on = 0x400019b0;
+rom_set_tx_dig_gain = 0x400019f0;
+rom_set_txcap_reg = 0x400019f4;
+rom_txbbgain_to_index = 0x40001a0c;
+rom_agc_reg_init = 0x40001a54;
+rom_bb_reg_init = 0x40001a58;
+rom_set_pbus_reg = 0x40001a70;
+rom_phy_xpd_rf = 0x40001a78;
+rom_write_txrate_power_offset = 0x40001a8c;
+rom_temp_to_power = 0x40001ab4;
+rom_open_i2c_xpd = 0x40001af8;
+rom_tsens_read_init = 0x40001b00;
+rom_tsens_code_read = 0x40001b04;
+rom_tsens_dac_cal = 0x40001b10;
+rom_pll_vol_cal = 0x40001b28;
+
+/***************************************
+   Group eco3_wifi
+ ***************************************/
+
+/* Functions */
+wdev_is_data_in_rxlist = 0x40001b2c;
+ppProcTxCallback = 0x40001b30;
+ieee80211_gettid = 0x40001b34;
+
+
+/***************************************
+   Group eco3_bluetooth
+ ***************************************/
+
+/* Functions */
+r_lld_legacy_adv_dynamic_pti_get = 0x40001b38;
+r_lld_legacy_adv_dynamic_pti_process = 0x40001b3c;
+r_lld_ext_adv_dynamic_pti_get = 0x40001b40;
+r_lld_ext_adv_dynamic_aux_pti_process = 0x40001b44;
+r_lld_ext_adv_dynamic_pti_process = 0x40001b48;
+r_lld_adv_ext_pkt_prepare_set = 0x40001b4c;
+r_lld_adv_ext_chain_none_construct = 0x40001b50;
+r_lld_adv_ext_chain_connectable_construct = 0x40001b54;
+r_lld_adv_ext_chain_scannable_construct = 0x40001b58;
+r_lld_adv_pkt_rx_connect_post = 0x40001b5c;
+r_lld_adv_start_init_evt_param = 0x40001b60;
+r_lld_adv_start_set_cs = 0x40001b64;
+r_lld_adv_start_update_filter_policy = 0x40001b68;
+r_lld_adv_start_schedule_asap = 0x40001b6c;
+r_lld_con_tx_prog_new_packet_coex = 0x40001b70;
+r_lld_con_tx_prog_new_packet = 0x40001b74;
+r_lld_per_adv_dynamic_pti_get = 0x40001b78;
+r_lld_per_adv_evt_start_chm_upd = 0x40001b7c;
+r_lld_ext_scan_dynamic_pti_get = 0x40001b80;
+r_lld_scan_try_sched = 0x40001b84;
+r_lld_sync_insert = 0x40001b88;
+r_sch_prog_ble_push = 0x40001b8c;
+r_sch_prog_bt_push = 0x40001b90;
+r_lld_init_evt_end_type_set = 0x40001b94;
+r_lld_init_evt_end_type_get = 0x40001b98;
+r_lld_adv_direct_adv_use_rpa_addr_state_set = 0x40001b9c;
+r_lld_adv_direct_adv_use_rpa_addr_state_get = 0x40001ba0;
+r_lld_init_evt_end_type_check_state_set = 0x40001ba4;
+r_lld_init_evt_end_type_check_state_get = 0x40001ba8;
+
+
+/***************************************
+   Group eco3_phy
+ ***************************************/
+
+/* Functions */
+rom_wrtie_pll_cap = 0x40001bac;
+rom_set_tx_gain_mem = 0x40001bb0;
+rom_bt_tx_dig_gain = 0x40001bb4;
+rom_bt_get_tx_gain = 0x40001bb8;
+rom_get_chan_target_power = 0x40001bbc;
+rom_get_tx_gain_value = 0x40001bc0;
+rom_wifi_tx_dig_gain = 0x40001bc4;
+rom_wifi_get_tx_gain = 0x40001bc8;
+rom_fe_i2c_reg_renew = 0x40001bcc;
+rom_wifi_agc_sat_gain = 0x40001bd0;
+rom_i2c_master_reset = 0x40001bd4;
+rom_bt_filter_reg = 0x40001bd8;
+rom_phy_bbpll_cal = 0x40001bdc;
+rom_i2c_sar2_init_code = 0x40001be0;
+rom_phy_param_addr = 0x40001be4;
+rom_phy_reg_init = 0x40001be8;
+rom_set_chan_reg = 0x40001bec;
+rom_phy_wakeup_init = 0x40001bf0;
+rom_phy_i2c_init1 = 0x40001bf4;
+rom_tsens_temp_read = 0x40001bf8;
+rom_bt_track_pll_cap = 0x40001bfc;
+rom_wifi_track_pll_cap = 0x40001c00;
+rom_wifi_set_tx_gain = 0x40001c04;
+rom_txpwr_cal_track = 0x40001c08;
+rom_tx_pwctrl_background = 0x40001c0c;
+rom_bt_set_tx_gain = 0x40001c10;
+rom_noise_check_loop = 0x40001c14;
+rom_phy_close_rf = 0x40001c18;
+rom_phy_xpd_tsens = 0x40001c1c;
+rom_phy_freq_mem_backup = 0x40001c20;
+rom_phy_ant_init = 0x40001c24;
+rom_bt_track_tx_power = 0x40001c28;
+rom_wifi_track_tx_power = 0x40001c2c;
+rom_phy_dig_reg_backup = 0x40001c30;
+chip726_phyrom_version_num = 0x40001c34;
+/* Data (.data, .bss, .rodata) */
+phy_param_rom = 0x3fcdf830;
+
+/***************************************
+   Group eco3_esp_flash
+ ***************************************/
+
+/* Functions */
+PROVIDE( esp_flash_read_chip_id = 0x40001c38 );
+PROVIDE( detect_spi_flash_chip = 0x40001c3c );
+PROVIDE( esp_rom_spiflash_write_disable = 0x40001c40 );
diff --git a/components/esp_rom/esp32c6/ld/esp32c6.rom.heap.ld b/components/esp_rom/esp32c6/ld/esp32c6.rom.heap.ld
new file mode 100644
index 0000000000..f230f9395f
--- /dev/null
+++ b/components/esp_rom/esp32c6/ld/esp32c6.rom.heap.ld
@@ -0,0 +1,80 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+/* ROM function interface esp32c6.rom.heap.ld for esp32c6
+ *
+ *
+ * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 49b5eec776610e08f2ed989e3ffc2ba0
+ *
+ * Compatible with ROM where ECO version equal or greater to 0.
+ *
+ * THIS FILE WAS AUTOMATICALLY GENERATED. DO NOT EDIT.
+ */
+
+/***************************************
+ Group heap
+ ***************************************/
+
+/* Functions */
+tlsf_create = 0x400003fc;
+tlsf_create_with_pool = 0x40000400;
+tlsf_get_pool = 0x40000404;
+tlsf_add_pool = 0x40000408;
+tlsf_remove_pool = 0x4000040c;
+tlsf_malloc = 0x40000410;
+tlsf_memalign = 0x40000414;
+tlsf_memalign_offs = 0x40000418;
+tlsf_realloc = 0x4000041c;
+tlsf_free = 0x40000420;
+tlsf_block_size = 0x40000424;
+tlsf_size = 0x40000428;
+tlsf_align_size = 0x4000042c;
+tlsf_block_size_min = 0x40000430;
+tlsf_block_size_max = 0x40000434;
+tlsf_pool_overhead = 0x40000438;
+tlsf_alloc_overhead = 0x4000043c;
+tlsf_walk_pool = 0x40000440;
+tlsf_check = 0x40000444;
+tlsf_check_pool = 0x40000448;
+tlsf_poison_fill_pfunc_set = 0x4000044c;
+tlsf_poison_check_pfunc_set = 0x40000450;
+multi_heap_get_block_address_impl = 0x40000454;
+multi_heap_get_allocated_size_impl = 0x40000458;
+multi_heap_register_impl = 0x4000045c;
+multi_heap_set_lock = 0x40000460;
+multi_heap_os_funcs_init = 0x40000464;
+multi_heap_internal_lock = 0x40000468;
+multi_heap_internal_unlock = 0x4000046c;
+multi_heap_get_first_block = 0x40000470;
+multi_heap_get_next_block = 0x40000474;
+multi_heap_is_free = 0x40000478;
+multi_heap_malloc_impl = 0x4000047c;
+multi_heap_free_impl = 0x40000480;
+multi_heap_realloc_impl = 0x40000484;
+multi_heap_aligned_alloc_impl_offs = 0x40000488;
+multi_heap_aligned_alloc_impl = 0x4000048c;
+multi_heap_check = 0x40000490;
+multi_heap_dump = 0x40000494;
+multi_heap_free_size_impl = 0x40000498;
+multi_heap_minimum_free_size_impl = 0x4000049c;
+multi_heap_get_info_impl = 0x400004a0;
+/* Data (.data, .bss, .rodata) */
+heap_tlsf_table_ptr = 0x4087ffd8;
+
+PROVIDE (multi_heap_malloc = multi_heap_malloc_impl);
+PROVIDE (multi_heap_free = multi_heap_free_impl);
+PROVIDE (multi_heap_realloc = multi_heap_realloc_impl);
+PROVIDE (multi_heap_get_allocated_size = multi_heap_get_allocated_size_impl);
+PROVIDE (multi_heap_register = multi_heap_register_impl);
+PROVIDE (multi_heap_get_info = multi_heap_get_info_impl);
+PROVIDE (multi_heap_free_size = multi_heap_free_size_impl);
+PROVIDE (multi_heap_minimum_free_size = multi_heap_minimum_free_size_impl);
+PROVIDE (multi_heap_get_block_address = multi_heap_get_block_address_impl);
+PROVIDE (multi_heap_aligned_alloc = multi_heap_aligned_alloc_impl);
+PROVIDE (multi_heap_aligned_free = multi_heap_aligned_free_impl);
+PROVIDE (multi_heap_check = multi_heap_check);
+PROVIDE (multi_heap_set_lock = multi_heap_set_lock);
+PROVIDE (multi_heap_internal_lock = multi_heap_internal_lock);
+PROVIDE (multi_heap_internal_unlock = multi_heap_internal_unlock);
diff --git a/components/esp_rom/esp32c6/ld/esp32c6.rom.ld b/components/esp_rom/esp32c6/ld/esp32c6.rom.ld
new file mode 100644
index 0000000000..b2ef4bb339
--- /dev/null
+++ b/components/esp_rom/esp32c6/ld/esp32c6.rom.ld
@@ -0,0 +1,476 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+/* ROM function interface esp32c6.rom.ld for esp32c6
+ *
+ *
+ * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 49b5eec776610e08f2ed989e3ffc2ba0
+ *
+ * Compatible with ROM where ECO version equal or greater to 0.
+ *
+ * THIS FILE WAS AUTOMATICALLY GENERATED. DO NOT EDIT.
+ */
+
+/***************************************
+ Group common
+ ***************************************/
+
+/* Functions */
+rtc_get_reset_reason = 0x40000018;
+analog_super_wdt_reset_happened = 0x4000001c;
+rtc_get_wakeup_cause = 0x40000020;
+rtc_unhold_all_pads = 0x40000024;
+ets_printf = 0x40000028;
+ets_install_putc1 = 0x4000002c;
+ets_install_putc2 = 0x40000030;
+ets_install_uart_printf = 0x40000034;
+ets_install_usb_printf = 0x40000038;
+ets_get_printf_channel = 0x4000003c;
+ets_delay_us = 0x40000040;
+ets_get_cpu_frequency = 0x40000044;
+ets_update_cpu_frequency = 0x40000048;
+ets_install_lock = 0x4000004c;
+UartRxString = 0x40000050;
+UartGetCmdLn = 0x40000054;
+uart_tx_one_char = 0x40000058;
+uart_tx_one_char2 = 0x4000005c;
+uart_rx_one_char = 0x40000060;
+uart_rx_one_char_block = 0x40000064;
+uart_rx_intr_handler = 0x40000068;
+uart_rx_readbuff = 0x4000006c;
+uartAttach = 0x40000070;
+uart_tx_flush = 0x40000074;
+uart_tx_wait_idle = 0x40000078;
+uart_div_modify = 0x4000007c;
+ets_write_char_uart = 0x40000080;
+uart_tx_switch = 0x40000084;
+roundup2 = 0x40000088;
+multofup = 0x4000008c;
+software_reset = 0x40000090;
+software_reset_cpu = 0x40000094;
+ets_clk_assist_debug_clock_enable = 0x40000098;
+clear_super_wdt_reset_flag = 0x4000009c;
+disable_default_watchdog = 0x400000a0;
+esp_rom_set_rtc_wake_addr = 0x400000a4;
+esp_rom_get_rtc_wake_addr = 0x400000a8;
+send_packet = 0x400000ac;
+recv_packet = 0x400000b0;
+GetUartDevice = 0x400000b4;
+UartDwnLdProc = 0x400000b8;
+GetSecurityInfoProc = 0x400000bc;
+Uart_Init = 0x400000c0;
+ets_set_user_start = 0x400000c4;
+/* Data (.data, .bss, .rodata) */
+ets_rom_layout_p = 0x4004fffc;
+ets_ops_table_ptr = 0x4087fff8;
+g_saved_pc = 0x4087fffc;
+
+
+/***************************************
+ Group miniz
+ ***************************************/
+
+/* Functions */
+mz_adler32 = 0x400000c8;
+mz_free = 0x400000cc;
+tdefl_compress = 0x400000d0;
+tdefl_compress_buffer = 0x400000d4;
+tdefl_compress_mem_to_heap = 0x400000d8;
+tdefl_compress_mem_to_mem = 0x400000dc;
+tdefl_compress_mem_to_output = 0x400000e0;
+tdefl_get_adler32 = 0x400000e4;
+tdefl_get_prev_return_status = 0x400000e8;
+tdefl_init = 0x400000ec;
+tdefl_write_image_to_png_file_in_memory = 0x400000f0;
+tdefl_write_image_to_png_file_in_memory_ex = 0x400000f4;
+tinfl_decompress = 0x400000f8;
+tinfl_decompress_mem_to_callback = 0x400000fc;
+tinfl_decompress_mem_to_heap = 0x40000100;
+tinfl_decompress_mem_to_mem = 0x40000104;
+
+
+/***************************************
+ Group tjpgd
+ ***************************************/
+
+/* Functions */
+jd_prepare = 0x40000108;
+jd_decomp = 0x4000010c;
+
+
+/***************************************
+ Group spiflash_legacy
+ ***************************************/
+
+/* Functions */
+esp_rom_spiflash_wait_idle = 0x40000110;
+esp_rom_spiflash_write_encrypted = 0x40000114;
+esp_rom_spiflash_write_encrypted_dest = 0x40000118;
+esp_rom_spiflash_write_encrypted_enable = 0x4000011c;
+esp_rom_spiflash_write_encrypted_disable = 0x40000120;
+esp_rom_spiflash_erase_chip = 0x40000124;
+_esp_rom_spiflash_erase_sector = 0x40000128;
+_esp_rom_spiflash_erase_block = 0x4000012c;
+_esp_rom_spiflash_write = 0x40000130;
+_esp_rom_spiflash_read = 0x40000134;
+_esp_rom_spiflash_unlock = 0x40000138;
+_SPIEraseArea = 0x4000013c;
+_SPI_write_enable = 0x40000140;
+esp_rom_spiflash_erase_sector = 0x40000144;
+esp_rom_spiflash_erase_block = 0x40000148;
+esp_rom_spiflash_write = 0x4000014c;
+esp_rom_spiflash_read = 0x40000150;
+esp_rom_spiflash_unlock = 0x40000154;
+SPIEraseArea = 0x40000158;
+SPI_write_enable = 0x4000015c;
+esp_rom_spiflash_config_param = 0x40000160;
+esp_rom_spiflash_read_user_cmd = 0x40000164;
+esp_rom_spiflash_select_qio_pins = 0x40000168;
+esp_rom_spi_flash_auto_sus_res = 0x4000016c;
+esp_rom_spi_flash_send_resume = 0x40000170;
+esp_rom_spi_flash_update_id = 0x40000174;
+esp_rom_spiflash_config_clk = 0x40000178;
+esp_rom_spiflash_config_readmode = 0x4000017c;
+esp_rom_spiflash_read_status = 0x40000180;
+esp_rom_spiflash_read_statushigh = 0x40000184;
+esp_rom_spiflash_write_status = 0x40000188;
+spi_cache_mode_switch = 0x4000018c;
+spi_common_set_dummy_output = 0x40000190;
+spi_common_set_flash_cs_timing = 0x40000194;
+esp_rom_spi_set_address_bit_len = 0x40000198;
+SPILock = 0x4000019c;
+SPIMasterReadModeCnfig = 0x400001a0;
+SPI_Common_Command = 0x400001a4;
+SPI_WakeUp = 0x400001a8;
+SPI_block_erase = 0x400001ac;
+SPI_chip_erase = 0x400001b0;
+SPI_init = 0x400001b4;
+SPI_page_program = 0x400001b8;
+SPI_read_data = 0x400001bc;
+SPI_sector_erase = 0x400001c0;
+SelectSpiFunction = 0x400001c4;
+SetSpiDrvs = 0x400001c8;
+Wait_SPI_Idle = 0x400001cc;
+spi_dummy_len_fix = 0x400001d0;
+Disable_QMode = 0x400001d4;
+Enable_QMode = 0x400001d8;
+spi_flash_attach = 0x400001dc;
+spi_flash_get_chip_size = 0x400001e0;
+spi_flash_guard_set = 0x400001e4;
+spi_flash_guard_get = 0x400001e8;
+spi_flash_read_encrypted = 0x400001ec;
+/* Data (.data, .bss, .rodata) */
+rom_spiflash_legacy_funcs = 0x4087fff0;
+rom_spiflash_legacy_data = 0x4087ffec;
+g_flash_guard_ops = 0x4087fff4;
+
+
+/***************************************
+ Group hal_wdt
+ ***************************************/
+
+/* Functions */
+wdt_hal_init = 0x40000394;
+wdt_hal_deinit = 0x40000398;
+wdt_hal_config_stage = 0x4000039c;
+wdt_hal_write_protect_disable = 0x400003a0;
+wdt_hal_write_protect_enable = 0x400003a4;
+wdt_hal_enable = 0x400003a8;
+wdt_hal_disable = 0x400003ac;
+wdt_hal_handle_intr = 0x400003b0;
+wdt_hal_feed = 0x400003b4;
+wdt_hal_set_flashboot_en = 0x400003b8;
+wdt_hal_is_enabled = 0x400003bc;
+
+
+/***************************************
+ Group hal_systimer
+ ***************************************/
+
+/* Functions */
+systimer_hal_init = 0x400003c0;
+systimer_hal_deinit = 0x400003c4;
+systimer_hal_set_tick_rate_ops = 0x400003c8;
+systimer_hal_get_counter_value = 0x400003cc;
+systimer_hal_get_time = 0x400003d0;
+systimer_hal_set_alarm_target = 0x400003d4;
+systimer_hal_set_alarm_period = 0x400003d8;
+systimer_hal_get_alarm_value = 0x400003dc;
+systimer_hal_enable_alarm_int = 0x400003e0;
+systimer_hal_on_apb_freq_update = 0x400003e4;
+systimer_hal_counter_value_advance = 0x400003e8;
+systimer_hal_enable_counter = 0x400003ec;
+systimer_hal_select_alarm_mode = 0x400003f0;
+systimer_hal_connect_alarm_counter = 0x400003f4;
+systimer_hal_counter_can_stall_by_cpu = 0x400003f8;
+
+
+/***************************************
+ Group cache
+ ***************************************/
+
+/* Functions */
+Cache_Get_ICache_Line_Size = 0x40000628;
+Cache_Get_Mode = 0x4000062c;
+Cache_Address_Through_Cache = 0x40000630;
+ROM_Boot_Cache_Init = 0x40000634;
+MMU_Set_Page_Mode = 0x40000638;
+MMU_Get_Page_Mode = 0x4000063c;
+Cache_Invalidate_ICache_Items = 0x40000640;
+Cache_Op_Addr = 0x40000644;
+Cache_Invalidate_Addr = 0x40000648;
+Cache_Invalidate_ICache_All = 0x4000064c;
+Cache_Mask_All = 0x40000650;
+Cache_UnMask_Dram0 = 0x40000654;
+Cache_Suspend_ICache_Autoload = 0x40000658;
+Cache_Resume_ICache_Autoload = 0x4000065c;
+Cache_Start_ICache_Preload = 0x40000660;
+Cache_ICache_Preload_Done = 0x40000664;
+Cache_End_ICache_Preload = 0x40000668;
+Cache_Config_ICache_Autoload = 0x4000066c;
+Cache_Enable_ICache_Autoload = 0x40000670;
+Cache_Disable_ICache_Autoload = 0x40000674;
+Cache_Enable_ICache_PreLock = 0x40000678;
+Cache_Disable_ICache_PreLock = 0x4000067c;
+Cache_Lock_ICache_Items = 0x40000680;
+Cache_Unlock_ICache_Items = 0x40000684;
+Cache_Lock_Addr = 0x40000688;
+Cache_Unlock_Addr = 0x4000068c;
+Cache_Disable_ICache = 0x40000690;
+Cache_Enable_ICache = 0x40000694;
+Cache_Suspend_ICache = 0x40000698;
+Cache_Resume_ICache = 0x4000069c;
+Cache_Freeze_ICache_Enable = 0x400006a0;
+Cache_Freeze_ICache_Disable = 0x400006a4;
+Cache_Set_IDROM_MMU_Size = 0x400006a8;
+Cache_Get_IROM_MMU_End = 0x400006ac;
+Cache_Get_DROM_MMU_End = 0x400006b0;
+Cache_MMU_Init = 0x400006b4;
+Cache_MSPI_MMU_Set = 0x400006b8;
+Cache_Travel_Tag_Memory = 0x400006bc;
+Cache_Get_Virtual_Addr = 0x400006c0;
+/* Data (.data, .bss, .rodata) */
+rom_cache_op_cb = 0x4087ffcc;
+rom_cache_internal_table_ptr = 0x4087ffc8;
+
+
+/***************************************
+ Group clock
+ ***************************************/
+
+/* Functions */
+ets_clk_get_xtal_freq = 0x400006c4;
+ets_clk_get_cpu_freq = 0x400006c8;
+ets_clk_apb_wait_ready = 0x400006cc;
+ets_clk_mspi_apb_wait_ready = 0x400006d0;
+
+
+/***************************************
+ Group gpio
+ ***************************************/
+
+/* Functions */
+gpio_input_get = 0x400006d4;
+gpio_matrix_in = 0x400006d8;
+gpio_matrix_out = 0x400006dc;
+gpio_output_disable = 0x400006e0;
+gpio_output_enable = 0x400006e4;
+gpio_output_set = 0x400006e8;
+gpio_pad_hold = 0x400006ec;
+gpio_pad_input_disable = 0x400006f0;
+gpio_pad_input_enable = 0x400006f4;
+gpio_pad_pulldown = 0x400006f8;
+gpio_pad_pullup = 0x400006fc;
+gpio_pad_select_gpio = 0x40000700;
+gpio_pad_set_drv = 0x40000704;
+gpio_pad_unhold = 0x40000708;
+gpio_pin_wakeup_disable = 0x4000070c;
+gpio_pin_wakeup_enable = 0x40000710;
+gpio_bypass_matrix_in = 0x40000714;
+
+
+/***************************************
+ Group interrupts
+ ***************************************/
+
+/* Functions */
+esprv_intc_int_set_priority = 0x40000718;
+esprv_intc_int_set_threshold = 0x4000071c;
+esprv_intc_int_enable = 0x40000720;
+esprv_intc_int_disable = 0x40000724;
+esprv_intc_int_set_type = 0x40000728;
+PROVIDE( intr_handler_set = 0x4000072c );
+intr_matrix_set = 0x40000730;
+ets_intr_lock = 0x40000734;
+ets_intr_unlock = 0x40000738;
+ets_isr_attach = 0x4000073c;
+ets_isr_mask = 0x40000740;
+ets_isr_unmask = 0x40000744;
+
+
+/***************************************
+ Group crypto
+ ***************************************/
+
+/* Functions */
+md5_vector = 0x40000748;
+MD5Init = 0x4000074c;
+MD5Update = 0x40000750;
+MD5Final = 0x40000754;
+crc32_le = 0x40000758;
+crc16_le = 0x4000075c;
+crc8_le = 0x40000760;
+crc32_be = 0x40000764;
+crc16_be = 0x40000768;
+crc8_be = 0x4000076c;
+esp_crc8 = 0x40000770;
+ets_sha_enable = 0x40000774;
+ets_sha_disable = 0x40000778;
+ets_sha_get_state = 0x4000077c;
+ets_sha_init = 0x40000780;
+ets_sha_process = 0x40000784;
+ets_sha_starts = 0x40000788;
+ets_sha_update = 0x4000078c;
+ets_sha_finish = 0x40000790;
+ets_sha_clone = 0x40000794;
+ets_hmac_enable = 0x40000798;
+ets_hmac_disable = 0x4000079c;
+ets_hmac_calculate_message = 0x400007a0;
+ets_hmac_calculate_downstream = 0x400007a4;
+ets_hmac_invalidate_downstream = 0x400007a8;
+ets_jtag_enable_temporarily = 0x400007ac;
+ets_aes_enable = 0x400007b0;
+ets_aes_disable = 0x400007b4;
+ets_aes_setkey = 0x400007b8;
+ets_aes_block = 0x400007bc;
+ets_aes_setkey_dec = 0x400007c0;
+ets_aes_setkey_enc = 0x400007c4;
+ets_bigint_enable = 0x400007c8;
+ets_bigint_disable = 0x400007cc;
+ets_bigint_multiply = 0x400007d0;
+ets_bigint_modmult = 0x400007d4;
+ets_bigint_modexp = 0x400007d8;
+ets_bigint_wait_finish = 0x400007dc;
+ets_bigint_getz = 0x400007e0;
+ets_ds_enable = 0x400007e4;
+ets_ds_disable = 0x400007e8;
+ets_ds_start_sign = 0x400007ec;
+ets_ds_is_busy = 0x400007f0;
+ets_ds_finish_sign = 0x400007f4;
+ets_ds_encrypt_params = 0x400007f8;
+ets_mgf1_sha256 = 0x400007fc;
+/* Data (.data, .bss, .rodata) */
+crc32_le_table_ptr = 0x4004fff8;
+crc16_le_table_ptr = 0x4004fff4;
+crc8_le_table_ptr = 0x4004fff0;
+crc32_be_table_ptr = 0x4004ffec;
+crc16_be_table_ptr = 0x4004ffe8;
+crc8_be_table_ptr = 0x4004ffe4;
+
+
+/***************************************
+ Group efuse
+ ***************************************/
+
+/* Functions */
+ets_efuse_read = 0x40000800;
+ets_efuse_program = 0x40000804;
+ets_efuse_clear_program_registers = 0x40000808;
+ets_efuse_write_key = 0x4000080c;
+ets_efuse_get_read_register_address = 0x40000810;
+ets_efuse_get_key_purpose = 0x40000814;
+ets_efuse_key_block_unused = 0x40000818;
+ets_efuse_find_unused_key_block = 0x4000081c;
+ets_efuse_rs_calculate = 0x40000820;
+ets_efuse_count_unused_key_blocks = 0x40000824;
+ets_efuse_secure_boot_enabled = 0x40000828;
+ets_efuse_secure_boot_aggressive_revoke_enabled = 0x4000082c;
+ets_efuse_cache_encryption_enabled = 0x40000830;
+ets_efuse_download_modes_disabled = 0x40000834;
+ets_efuse_find_purpose = 0x40000838;
+ets_efuse_force_send_resume = 0x4000083c;
+ets_efuse_get_flash_delay_us = 0x40000840;
+ets_efuse_get_mac = 0x40000844;
+ets_efuse_get_uart_print_control = 0x40000848;
+ets_efuse_direct_boot_mode_disabled = 0x4000084c;
+ets_efuse_security_download_modes_enabled = 0x40000850;
+ets_efuse_set_timing = 0x40000854;
+ets_efuse_jtag_disabled = 0x40000858;
+ets_efuse_usb_print_is_disabled = 0x4000085c;
+ets_efuse_usb_download_mode_disabled = 0x40000860;
+ets_efuse_usb_device_disabled = 0x40000864;
+ets_efuse_secure_boot_fast_wake_enabled = 0x40000868;
+
+
+/***************************************
+ Group secureboot
+ ***************************************/
+
+/* Functions */
+ets_emsa_pss_verify = 0x4000086c;
+ets_rsa_pss_verify = 0x40000870;
+ets_secure_boot_verify_bootloader_with_keys = 0x40000874;
+ets_secure_boot_verify_signature = 0x40000878;
+ets_secure_boot_read_key_digests = 0x4000087c;
+ets_secure_boot_revoke_public_key_digest = 0x40000880;
+
+
+/***************************************
+ Group usb_device_uart
+ ***************************************/
+
+/* Functions */
+usb_serial_device_rx_one_char = 0x40000a80;
+usb_serial_device_rx_one_char_block = 0x40000a84;
+usb_serial_device_tx_flush = 0x40000a88;
+usb_serial_device_tx_one_char = 0x40000a8c;
+
+
+/***************************************
+ Group lldesc
+ ***************************************/
+
+/* Functions */
+lldesc_build_chain = 0x40000a90;
+
+
+/***************************************
+ Group sip
+ ***************************************/
+
+/* Functions */
+sip_after_tx_complete = 0x40000a94;
+sip_alloc_to_host_evt = 0x40000a98;
+sip_download_begin = 0x40000a9c;
+sip_get_ptr = 0x40000aa0;
+sip_get_state = 0x40000aa4;
+sip_init_attach = 0x40000aa8;
+sip_install_rx_ctrl_cb = 0x40000aac;
+sip_install_rx_data_cb = 0x40000ab0;
+sip_is_active = 0x40000ab4;
+sip_post_init = 0x40000ab8;
+sip_reclaim_from_host_cmd = 0x40000abc;
+sip_reclaim_tx_data_pkt = 0x40000ac0;
+sip_send = 0x40000ac4;
+sip_to_host_chain_append = 0x40000ac8;
+sip_to_host_evt_send_done = 0x40000acc;
+
+
+/***************************************
+ Group slc
+ ***************************************/
+
+/* Functions */
+slc_add_credits = 0x40000ad0;
+slc_enable = 0x40000ad4;
+slc_from_host_chain_fetch = 0x40000ad8;
+slc_from_host_chain_recycle = 0x40000adc;
+slc_has_pkt_to_host = 0x40000ae0;
+slc_init_attach = 0x40000ae4;
+slc_init_credit = 0x40000ae8;
+slc_reattach = 0x40000aec;
+slc_send_to_host_chain = 0x40000af0;
+slc_set_host_io_max_window = 0x40000af4;
+slc_to_host_chain_recycle = 0x40000af8;
diff --git a/components/esp_rom/esp32c6/ld/esp32c6.rom.libgcc.ld b/components/esp_rom/esp32c6/ld/esp32c6.rom.libgcc.ld
new file mode 100644
index 0000000000..cef6efcb2a
--- /dev/null
+++ b/components/esp_rom/esp32c6/ld/esp32c6.rom.libgcc.ld
@@ -0,0 +1,112 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+/* ROM function interface esp32c6.rom.libgcc.ld for esp32c6
+ *
+ *
+ * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 49b5eec776610e08f2ed989e3ffc2ba0
+ *
+ * Compatible with ROM where ECO version equal or greater to 0.
+ *
+ * THIS FILE WAS AUTOMATICALLY GENERATED. DO NOT EDIT.
+ */
+
+/***************************************
+ Group libgcc
+ ***************************************/
+
+/* Functions */
+__absvdi2 = 0x40000884;
+__absvsi2 = 0x40000888;
+__adddf3 = 0x4000088c;
+__addsf3 = 0x40000890;
+__addvdi3 = 0x40000894;
+__addvsi3 = 0x40000898;
+__ashldi3 = 0x4000089c;
+__ashrdi3 = 0x400008a0;
+__bswapdi2 = 0x400008a4;
+__bswapsi2 = 0x400008a8;
+__clear_cache = 0x400008ac;
+__clrsbdi2 = 0x400008b0;
+__clrsbsi2 = 0x400008b4;
+__clzdi2 = 0x400008b8;
+__clzsi2 = 0x400008bc;
+__cmpdi2 = 0x400008c0;
+__ctzdi2 = 0x400008c4;
+__ctzsi2 = 0x400008c8;
+__divdc3 = 0x400008cc;
+__divdf3 = 0x400008d0;
+__divdi3 = 0x400008d4;
+__divsc3 = 0x400008d8;
+__divsf3 = 0x400008dc;
+__divsi3 = 0x400008e0;
+__eqdf2 = 0x400008e4;
+__eqsf2 = 0x400008e8;
+__extendsfdf2 = 0x400008ec;
+__ffsdi2 = 0x400008f0;
+__ffssi2 = 0x400008f4;
+__fixdfdi = 0x400008f8;
+__fixdfsi = 0x400008fc;
+__fixsfdi = 0x40000900;
+__fixsfsi = 0x40000904;
+__fixunsdfsi = 0x40000908;
+__fixunssfdi = 0x4000090c;
+__fixunssfsi = 0x40000910;
+__floatdidf = 0x40000914;
+__floatdisf = 0x40000918;
+__floatsidf = 0x4000091c;
+__floatsisf = 0x40000920;
+__floatundidf = 0x40000924;
+__floatundisf = 0x40000928;
+__floatunsidf = 0x4000092c;
+__floatunsisf = 0x40000930;
+__gcc_bcmp = 0x40000934;
+__gedf2 = 0x40000938;
+__gesf2 = 0x4000093c;
+__gtdf2 = 0x40000940;
+__gtsf2 = 0x40000944;
+__ledf2 = 0x40000948;
+__lesf2 = 0x4000094c;
+__lshrdi3 = 0x40000950;
+__ltdf2 = 0x40000954;
+__ltsf2 = 0x40000958;
+__moddi3 = 0x4000095c;
+__modsi3 = 0x40000960;
+__muldc3 = 0x40000964;
+__muldf3 = 0x40000968;
+__muldi3 = 0x4000096c;
+__mulsc3 = 0x40000970;
+__mulsf3 = 0x40000974;
+__mulsi3 = 0x40000978;
+__mulvdi3 = 0x4000097c;
+__mulvsi3 = 0x40000980;
+__nedf2 = 0x40000984;
+__negdf2 = 0x40000988;
+__negdi2 = 0x4000098c;
+__negsf2 = 0x40000990;
+__negvdi2 = 0x40000994;
+__negvsi2 = 0x40000998;
+__nesf2 = 0x4000099c;
+__paritysi2 = 0x400009a0;
+__popcountdi2 = 0x400009a4;
+__popcountsi2 = 0x400009a8;
+__powidf2 = 0x400009ac;
+__powisf2 = 0x400009b0;
+__subdf3 = 0x400009b4;
+__subsf3 = 0x400009b8;
+__subvdi3 = 0x400009bc;
+__subvsi3 = 0x400009c0;
+__truncdfsf2 = 0x400009c4;
+__ucmpdi2 = 0x400009c8;
+__udivdi3 = 0x400009cc;
+__udivmoddi4 = 0x400009d0;
+__udivsi3 = 0x400009d4;
+__udiv_w_sdiv = 0x400009d8;
+__umoddi3 = 0x400009dc;
+__umodsi3 = 0x400009e0;
+__unorddf2 = 0x400009e4;
+__unordsf2 = 0x400009e8;
+__extenddftf2 = 0x400009ec;
+__trunctfdf2 = 0x400009f0;
diff --git a/components/esp_rom/esp32c6/ld/esp32c6.rom.net80211.ld b/components/esp_rom/esp32c6/ld/esp32c6.rom.net80211.ld
new file mode 100644
index 0000000000..2266dea1d8
--- /dev/null
+++ b/components/esp_rom/esp32c6/ld/esp32c6.rom.net80211.ld
@@ -0,0 +1,65 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+/* ROM function interface esp32c6.rom.net80211.ld for esp32c6
+ *
+ *
+ * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 49b5eec776610e08f2ed989e3ffc2ba0
+ *
+ * Compatible with ROM where ECO version equal or greater to 0.
+ *
+ * THIS FILE WAS AUTOMATICALLY GENERATED. DO NOT EDIT.
+ */
+
+/***************************************
+ Group rom_net80211
+ ***************************************/
+
+/* Functions */
+esp_net80211_rom_version_get = 0x40000b4c;
+ampdu_dispatch = 0x40000b50;
+ampdu_dispatch_all = 0x40000b54;
+ampdu_dispatch_as_many_as_possible = 0x40000b58;
+ampdu_dispatch_movement = 0x40000b5c;
+ampdu_dispatch_upto = 0x40000b60;
+chm_is_at_home_channel = 0x40000b64;
+cnx_node_is_existing = 0x40000b68;
+cnx_node_search = 0x40000b6c;
+ic_ebuf_recycle_rx = 0x40000b70;
+ic_ebuf_recycle_tx = 0x40000b74;
+ic_reset_rx_ba = 0x40000b78;
+ieee80211_align_eb = 0x40000b7c;
+ieee80211_ampdu_reorder = 0x40000b80;
+ieee80211_ampdu_start_age_timer = 0x40000b84;
+ieee80211_encap_esfbuf = 0x40000b88;
+ieee80211_is_tx_allowed = 0x40000b8c;
+ieee80211_output_pending_eb = 0x40000b90;
+ieee80211_output_process = 0x40000b94;
+ieee80211_set_tx_desc = 0x40000b98;
+sta_input = 0x40000b9c;
+wifi_get_macaddr = 0x40000ba0;
+wifi_rf_phy_disable = 0x40000ba4;
+wifi_rf_phy_enable = 0x40000ba8;
+ic_ebuf_alloc = 0x40000bac;
+ieee80211_classify = 0x40000bb0;
+ieee80211_copy_eb_header = 0x40000bb4;
+ieee80211_recycle_cache_eb = 0x40000bb8;
+ieee80211_search_node = 0x40000bbc;
+ieee80211_crypto_encap = 0x40000bc0;
+ieee80211_crypto_decap = 0x40000bc4;
+ieee80211_decap = 0x40000bc8;
+ieee80211_set_tx_pti = 0x40000bcc;
+wifi_is_started = 0x40000bd0;
+ieee80211_gettid = 0x40000bd4;
+/* Data (.data, .bss, .rodata) */
+net80211_funcs = 0x4087ffac;
+g_scan = 0x4087ffa8;
+g_chm = 0x4087ffa4;
+g_ic_ptr = 0x4087ffa0;
+g_hmac_cnt_ptr = 0x4087ff9c;
+g_tx_cacheq_ptr = 0x4087ff98;
+s_netstack_free = 0x4087ff94;
+mesh_rxcb = 0x4087ff90;
+sta_rxcb = 0x4087ff8c;
diff --git a/components/esp_rom/esp32c6/ld/esp32c6.rom.newlib-nano.ld b/components/esp_rom/esp32c6/ld/esp32c6.rom.newlib-nano.ld
new file mode 100644
index 0000000000..ceb70b0fd5
--- /dev/null
+++ b/components/esp_rom/esp32c6/ld/esp32c6.rom.newlib-nano.ld
@@ -0,0 +1,32 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+/* ROM function interface esp32c6.rom.newlib-nano.ld for esp32c6
+ *
+ *
+ * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum ff3b116f1987b5a5433645b8f7947f32
+ *
+ * Compatible with ROM where ECO version equal or greater to 0.
+ *
+ * THIS FILE WAS AUTOMATICALLY GENERATED. DO NOT EDIT.
+ */
+
+/***************************************
+ Group newlib_nano_format
+ ***************************************/
+
+/* Functions */
+__sprint_r = 0x400005c8;
+_fiprintf_r = 0x400005cc;
+_fprintf_r = 0x400005d0;
+_printf_common = 0x400005d4;
+_printf_i = 0x400005d8;
+_vfiprintf_r = 0x400005dc;
+_vfprintf_r = 0x400005e0;
+fiprintf = 0x400005e4;
+fprintf = 0x400005e8;
+printf = 0x400005ec;
+vfiprintf = 0x400005f0;
+vfprintf = 0x400005f4;
diff --git a/components/esp_rom/esp32c6/ld/esp32c6.rom.newlib-normal.ld b/components/esp_rom/esp32c6/ld/esp32c6.rom.newlib-normal.ld
new file mode 100644
index 0000000000..34ecf22bcc
--- /dev/null
+++ b/components/esp_rom/esp32c6/ld/esp32c6.rom.newlib-normal.ld
@@ -0,0 +1,41 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+/* ROM function interface esp32c6.rom.newlib-normal.ld for esp32c6
+ *
+ *
+ * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 49b5eec776610e08f2ed989e3ffc2ba0
+ *
+ * Compatible with ROM where ECO version equal or greater to 0.
+ *
+ * THIS FILE WAS AUTOMATICALLY GENERATED. DO NOT EDIT.
+ */
+
+/***************************************
+ Group newlib_normal_format
+ ***************************************/
+
+/* Functions */
+__sprint_r = 0x400005d4;
+_fiprintf_r = 0x400005d8;
+_fprintf_r = 0x400005dc;
+_vfiprintf_r = 0x400005e0;
+_vfprintf_r = 0x400005e4;
+fiprintf = 0x400005e8;
+fprintf = 0x400005ec;
+printf = 0x400005f0;
+vfiprintf = 0x400005f4;
+vfprintf = 0x400005f8;
+asprintf = 0x400005fc;
+sprintf = 0x40000600;
+snprintf = 0x40000604;
+siprintf = 0x40000608;
+sniprintf = 0x4000060c;
+vprintf = 0x40000610;
+viprintf = 0x40000614;
+vsnprintf = 0x40000618;
+vsniprintf = 0x4000061c;
+sscanf = 0x40000620;
+siscanf = 0x40000624;
diff --git a/components/esp_rom/esp32c6/ld/esp32c6.rom.newlib-time.ld b/components/esp_rom/esp32c6/ld/esp32c6.rom.newlib-time.ld
new file mode 100644
index 0000000000..27734ced89
--- /dev/null
+++ b/components/esp_rom/esp32c6/ld/esp32c6.rom.newlib-time.ld
@@ -0,0 +1,15 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+/* These are the newlib functions and the .bss/.data symbols which are related to 'time_t'
+   or other structures which include 'time_t' (like 'struct stat').
+   These ROM functions were compiled with sizeof(time_t) == 4.
+   When compiling with sizeof(time_t) == 8, these functions should be excluded from the build.
+ */
+
+_isatty_r = 0x40000380;
+PROVIDE( __smakebuf_r = 0x4000046c );
+PROVIDE( __swhatbuf_r = 0x40000470 );
+PROVIDE( __swsetup_r = 0x4000047c );
diff --git a/components/esp_rom/esp32c6/ld/esp32c6.rom.newlib.ld b/components/esp_rom/esp32c6/ld/esp32c6.rom.newlib.ld
new file mode 100644
index 0000000000..b90d323d4a
--- /dev/null
+++ b/components/esp_rom/esp32c6/ld/esp32c6.rom.newlib.ld
@@ -0,0 +1,99 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+/* ROM function interface esp32c6.rom.newlib.ld for esp32c6
+ *
+ *
+ * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 49b5eec776610e08f2ed989e3ffc2ba0
+ *
+ * Compatible with ROM where ECO version equal or greater to 0.
+ *
+ * THIS FILE WAS AUTOMATICALLY GENERATED. DO NOT EDIT.
+ */
+
+/***************************************
+ Group newlib
+ ***************************************/
+
+/* Functions */
+esp_rom_newlib_init_common_mutexes = 0x400004a4;
+memset = 0x400004a8;
+memcpy = 0x400004ac;
+memmove = 0x400004b0;
+memcmp = 0x400004b4;
+strcpy = 0x400004b8;
+strncpy = 0x400004bc;
+strcmp = 0x400004c0;
+strncmp = 0x400004c4;
+strlen = 0x400004c8;
+strstr = 0x400004cc;
+bzero = 0x400004d0;
+_isatty_r = 0x400004d4;
+sbrk = 0x400004d8;
+isalnum = 0x400004dc;
+isalpha = 0x400004e0;
+isascii = 0x400004e4;
+isblank = 0x400004e8;
+iscntrl = 0x400004ec;
+isdigit = 0x400004f0;
+islower = 0x400004f4;
+isgraph = 0x400004f8;
+isprint = 0x400004fc;
+ispunct = 0x40000500;
+isspace = 0x40000504;
+isupper = 0x40000508;
+toupper = 0x4000050c;
+tolower = 0x40000510;
+toascii = 0x40000514;
+memccpy = 0x40000518;
+memchr = 0x4000051c;
+memrchr = 0x40000520;
+strcasecmp = 0x40000524;
+strcasestr = 0x40000528;
+strcat = 0x4000052c;
+strdup = 0x40000530;
+strchr = 0x40000534;
+strcspn = 0x40000538;
+strcoll = 0x4000053c;
+strlcat = 0x40000540;
+strlcpy = 0x40000544;
+strlwr = 0x40000548;
+strncasecmp = 0x4000054c;
+strncat = 0x40000550;
+strndup = 0x40000554;
+strnlen = 0x40000558;
+strrchr = 0x4000055c;
+strsep = 0x40000560;
+strspn = 0x40000564;
+strtok_r = 0x40000568;
+strupr = 0x4000056c;
+longjmp = 0x40000570;
+setjmp = 0x40000574;
+abs = 0x40000578;
+div = 0x4000057c;
+labs = 0x40000580;
+ldiv = 0x40000584;
+qsort = 0x40000588;
+rand_r = 0x4000058c;
+rand = 0x40000590;
+srand = 0x40000594;
+utoa = 0x40000598;
+itoa = 0x4000059c;
+atoi = 0x400005a0;
+atol = 0x400005a4;
+strtol = 0x400005a8;
+strtoul = 0x400005ac;
+fflush = 0x400005b0;
+_fflush_r = 0x400005b4;
+_fwalk = 0x400005b8;
+_fwalk_reent = 0x400005bc;
+__smakebuf_r = 0x400005c0;
+__swhatbuf_r = 0x400005c4;
+__swbuf_r = 0x400005c8;
+__swbuf = 0x400005cc;
+__swsetup_r = 0x400005d0;
+/* Data (.data, .bss, .rodata) */
+syscall_table_ptr = 0x4087ffd4;
+_global_impure_ptr = 0x4087ffd0;
diff --git a/components/esp_rom/esp32c6/ld/esp32c6.rom.phy.ld b/components/esp_rom/esp32c6/ld/esp32c6.rom.phy.ld
new file mode 100644
index 0000000000..987316fe71
--- /dev/null
+++ b/components/esp_rom/esp32c6/ld/esp32c6.rom.phy.ld
@@ -0,0 +1,196 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+/* ROM function interface esp32c6.rom.phy.ld for esp32c6
+ *
+ *
+ * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 49b5eec776610e08f2ed989e3ffc2ba0
+ *
+ * Compatible with ROM where ECO version equal or greater to 0.
+ *
+ * THIS FILE WAS AUTOMATICALLY GENERATED. DO NOT EDIT.
+ */
+
+/***************************************
+ Group rom_phy
+ ***************************************/
+
+/* Functions */
+phy_get_romfuncs = 0x40000e48;
+rom_abs_temp = 0x40000e4c;
+rom_bb_bss_cbw40_dig = 0x40000e50;
+rom_bb_wdg_test_en = 0x40000e54;
+rom_bb_wdt_get_status = 0x40000e58;
+rom_bb_wdt_int_enable = 0x40000e5c;
+rom_bb_wdt_rst_enable = 0x40000e60;
+rom_bb_wdt_timeout_clear = 0x40000e64;
+rom_cbw2040_cfg = 0x40000e68;
+rom_check_noise_floor = 0x40000e6c;
+rom_chip_i2c_readReg = 0x40000e70;
+rom_chip_i2c_writeReg = 0x40000e74;
+rom_correct_rf_ana_gain = 0x40000e78;
+rom_dc_iq_est = 0x40000e7c;
+rom_disable_agc = 0x40000e80;
+rom_en_pwdet = 0x40000e84;
+rom_enable_agc = 0x40000e88;
+rom_get_bbgain_db = 0x40000e8c;
+rom_get_data_sat = 0x40000e90;
+rom_get_i2c_read_mask = 0x40000e94;
+rom_get_pwctrl_correct = 0x40000e98;
+rom_get_rf_gain_qdb = 0x40000e9c;
+rom_i2c_readReg = 0x40000ea0;
+rom_i2c_readReg_Mask = 0x40000ea4;
+rom_i2c_writeReg = 0x40000ea8;
+rom_i2c_writeReg_Mask = 0x40000eac;
+rom_index_to_txbbgain = 0x40000eb0;
+rom_iq_est_disable = 0x40000eb4;
+rom_iq_est_enable = 0x40000eb8;
+rom_linear_to_db = 0x40000ebc;
+rom_loopback_mode_en = 0x40000ec0;
+rom_mhz2ieee = 0x40000ec4;
+rom_noise_floor_auto_set = 0x40000ec8;
+rom_pbus_debugmode = 0x40000ecc;
+rom_pbus_force_mode = 0x40000ed0;
+rom_pbus_force_test = 0x40000ed4;
+rom_pbus_rd = 0x40000ed8;
+rom_pbus_rd_addr = 0x40000edc;
+rom_pbus_rd_shift = 0x40000ee0;
+rom_pbus_set_dco = 0x40000ee4;
+rom_pbus_set_rxgain = 0x40000ee8;
+rom_pbus_workmode = 0x40000eec;
+rom_pbus_xpd_rx_off = 0x40000ef0;
+rom_pbus_xpd_rx_on = 0x40000ef4;
+rom_pbus_xpd_tx_off = 0x40000ef8;
+rom_pbus_xpd_tx_on = 0x40000efc;
+rom_phy_byte_to_word = 0x40000f00;
+rom_phy_disable_cca = 0x40000f04;
+rom_phy_enable_cca = 0x40000f08;
+rom_phy_get_noisefloor = 0x40000f0c;
+rom_phy_get_rx_freq = 0x40000f10;
+rom_phy_set_bbfreq_init = 0x40000f14;
+rom_pow_usr = 0x40000f18;
+rom_pwdet_sar2_init = 0x40000f1c;
+rom_read_hw_noisefloor = 0x40000f20;
+rom_read_sar_dout = 0x40000f24;
+rom_set_cal_rxdc = 0x40000f28;
+rom_set_chan_cal_interp = 0x40000f2c;
+rom_set_loopback_gain = 0x40000f30;
+rom_set_noise_floor = 0x40000f34;
+rom_set_rxclk_en = 0x40000f38;
+rom_set_tx_dig_gain = 0x40000f3c;
+rom_set_txcap_reg = 0x40000f40;
+rom_set_txclk_en = 0x40000f44;
+rom_spur_cal = 0x40000f48;
+rom_spur_reg_write_one_tone = 0x40000f4c;
+rom_target_power_add_backoff = 0x40000f50;
+rom_tx_pwctrl_bg_init = 0x40000f54;
+rom_txbbgain_to_index = 0x40000f58;
+rom_wifi_11g_rate_chg = 0x40000f5c;
+rom_write_gain_mem = 0x40000f60;
+chip726_phyrom_version = 0x40000f64;
+rom_disable_wifi_agc = 0x40000f68;
+rom_enable_wifi_agc = 0x40000f6c;
+rom_set_tx_gain_table = 0x40000f70;
+rom_bt_index_to_bb = 0x40000f74;
+rom_bt_bb_to_index = 0x40000f78;
+rom_wr_bt_tx_atten = 0x40000f7c;
+rom_wr_bt_tx_gain_mem = 0x40000f80;
+rom_spur_coef_cfg = 0x40000f84;
+rom_bb_bss_cbw40 = 0x40000f88;
+rom_set_cca = 0x40000f8c;
+rom_tx_paon_set = 0x40000f90;
+rom_i2cmst_reg_init = 0x40000f94;
+rom_iq_corr_enable = 0x40000f98;
+rom_fe_reg_init = 0x40000f9c;
+rom_agc_reg_init = 0x40000fa0;
+rom_bb_reg_init = 0x40000fa4;
+rom_mac_enable_bb = 0x40000fa8;
+rom_bb_wdg_cfg = 0x40000fac;
+rom_force_txon = 0x40000fb0;
+rom_fe_txrx_reset = 0x40000fb4;
+rom_set_rx_comp = 0x40000fb8;
+rom_set_pbus_reg = 0x40000fbc;
+rom_write_chan_freq = 0x40000fc0;
+rom_phy_xpd_rf = 0x40000fc4;
+rom_set_xpd_sar = 0x40000fc8;
+rom_write_dac_gain2 = 0x40000fcc;
+rom_get_target_power_offset = 0x40000fd0;
+rom_write_txrate_power_offset = 0x40000fd4;
+rom_get_rate_fcc_index = 0x40000fd8;
+rom_get_rate_target_power = 0x40000fdc;
+rom_write_wifi_dig_gain = 0x40000fe0;
+rom_bt_correct_rf_ana_gain = 0x40000fe4;
+rom_pkdet_vol_start = 0x40000fe8;
+rom_read_sar2_code = 0x40000fec;
+rom_get_sar2_vol = 0x40000ff0;
+rom_get_pll_vol = 0x40000ff4;
+rom_get_phy_target_power = 0x40000ff8;
+rom_temp_to_power = 0x40000ffc;
+rom_phy_track_pll_cap = 0x40001000;
+rom_phy_pwdet_always_en = 0x40001004;
+rom_phy_pwdet_onetime_en = 0x40001008;
+rom_get_i2c_mst0_mask = 0x4000100c;
+rom_get_i2c_hostid = 0x40001010;
+rom_enter_critical_phy = 0x40001014;
+rom_exit_critical_phy = 0x40001018;
+rom_chip_i2c_readReg_org = 0x4000101c;
+rom_i2c_paral_set_mst0 = 0x40001020;
+rom_i2c_paral_set_read = 0x40001024;
+rom_i2c_paral_read = 0x40001028;
+rom_i2c_paral_write = 0x4000102c;
+rom_i2c_paral_write_num = 0x40001030;
+rom_i2c_paral_write_mask = 0x40001034;
+rom_bb_bss_cbw40_ana = 0x40001038;
+rom_chan_to_freq = 0x4000103c;
+rom_open_i2c_xpd = 0x40001040;
+rom_dac_rate_set = 0x40001044;
+rom_tsens_read_init = 0x40001048;
+rom_tsens_code_read = 0x4000104c;
+rom_tsens_index_to_dac = 0x40001050;
+rom_tsens_index_to_offset = 0x40001054;
+rom_tsens_dac_cal = 0x40001058;
+rom_code_to_temp = 0x4000105c;
+rom_write_pll_cap_mem = 0x40001060;
+rom_pll_correct_dcap = 0x40001064;
+rom_phy_en_hw_set_freq = 0x40001068;
+rom_phy_dis_hw_set_freq = 0x4000106c;
+rom_pll_vol_cal = 0x40001070;
+rom_wrtie_pll_cap = 0x40001074;
+rom_set_tx_gain_mem = 0x40001078;
+rom_bt_tx_dig_gain = 0x4000107c;
+rom_bt_get_tx_gain = 0x40001080;
+rom_get_chan_target_power = 0x40001084;
+rom_get_tx_gain_value = 0x40001088;
+rom_wifi_tx_dig_gain = 0x4000108c;
+rom_wifi_get_tx_gain = 0x40001090;
+rom_fe_i2c_reg_renew = 0x40001094;
+rom_wifi_agc_sat_gain = 0x40001098;
+rom_i2c_master_reset = 0x4000109c;
+rom_bt_filter_reg = 0x400010a0;
+rom_phy_bbpll_cal = 0x400010a4;
+rom_i2c_sar2_init_code = 0x400010a8;
+rom_phy_param_addr = 0x400010ac;
+rom_phy_reg_init = 0x400010b0;
+rom_set_chan_reg = 0x400010b4;
+rom_phy_wakeup_init = 0x400010b8;
+rom_phy_i2c_init1 = 0x400010bc;
+rom_tsens_temp_read = 0x400010c0;
+rom_bt_track_pll_cap = 0x400010c4;
+rom_wifi_track_pll_cap = 0x400010c8;
+rom_wifi_set_tx_gain = 0x400010cc;
+rom_txpwr_cal_track = 0x400010d0;
+rom_tx_pwctrl_background = 0x400010d4;
+rom_bt_set_tx_gain = 0x400010d8;
+rom_noise_check_loop = 0x400010dc;
+rom_phy_close_rf = 0x400010e0;
+rom_phy_xpd_tsens = 0x400010e4;
+rom_phy_freq_mem_backup = 0x400010e8;
+rom_phy_ant_init = 0x400010ec;
+rom_bt_track_tx_power = 0x400010f0;
+rom_wifi_track_tx_power = 0x400010f4;
+rom_phy_dig_reg_backup = 0x400010f8;
+chip726_phyrom_version_num = 0x400010fc;
+/* Data (.data, .bss, .rodata) */
+phy_param_rom = 0x4087fcd8;
diff --git a/components/esp_rom/esp32c6/ld/esp32c6.rom.pp.ld b/components/esp_rom/esp32c6/ld/esp32c6.rom.pp.ld
new file mode 100644
index 0000000000..717b9ae50a
--- /dev/null
+++ b/components/esp_rom/esp32c6/ld/esp32c6.rom.pp.ld
@@ -0,0 +1,263 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+/* ROM function interface esp32c6.rom.pp.ld for esp32c6
+ *
+ *
+ * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 49b5eec776610e08f2ed989e3ffc2ba0
+ *
+ * Compatible with ROM where ECO version equal or greater to 0.
+ *
+ * THIS FILE WAS AUTOMATICALLY GENERATED. DO NOT EDIT.
+ */
+
+/***************************************
+ Group rom_pp
+ ***************************************/
+
+/* Functions */
+esp_pp_rom_version_get = 0x40000bd8;
+RC_GetBlockAckTime = 0x40000bdc;
+ebuf_list_remove = 0x40000be0;
+esf_buf_alloc = 0x40000be4;
+esf_buf_alloc_dynamic = 0x40000be8;
+esf_buf_recycle = 0x40000bec;
+GetAccess = 0x40000bf0;
+hal_mac_is_low_rate_enabled = 0x40000bf4;
+hal_mac_tx_get_blockack = 0x40000bf8;
+hal_mac_tx_set_ppdu = 0x40000bfc;
+ic_get_trc = 0x40000c00;
+ic_mac_deinit = 0x40000c04;
+ic_mac_init = 0x40000c08;
+ic_interface_enabled = 0x40000c0c;
+is_lmac_idle = 0x40000c10;
+lmacAdjustTimestamp = 0x40000c14;
+lmacDiscardAgedMSDU = 0x40000c18;
+lmacDiscardMSDU = 0x40000c1c;
+lmacEndFrameExchangeSequence = 0x40000c20;
+lmacIsIdle = 0x40000c24;
+lmacIsLongFrame = 0x40000c28;
+lmacMSDUAged = 0x40000c2c;
+lmacPostTxComplete = 0x40000c30;
+lmacProcessAllTxTimeout = 0x40000c34;
+lmacProcessCollisions = 0x40000c38;
+lmacProcessRxSucData = 0x40000c3c;
+lmacReachLongLimit = 0x40000c40;
+lmacReachShortLimit = 0x40000c44;
+lmacRecycleMPDU = 0x40000c48;
+lmacRxDone = 0x40000c4c;
+lmacSetTxFrame = 0x40000c50;
+lmacTxDone = 0x40000c54;
+lmacTxFrame = 0x40000c58;
+mac_tx_set_duration = 0x40000c5c;
+mac_tx_set_plcp0 = 0x40000c60;
+mac_tx_set_plcp1 = 0x40000c64;
+mac_tx_set_plcp2 = 0x40000c68;
+pm_check_state = 0x40000c6c;
+pm_disable_dream_timer = 0x40000c70;
+pm_disable_sleep_delay_timer = 0x40000c74;
+pm_dream = 0x40000c78;
+pm_mac_wakeup = 0x40000c7c;
+pm_mac_sleep = 0x40000c80;
+pm_enable_active_timer = 0x40000c84;
+pm_enable_sleep_delay_timer = 0x40000c88;
+pm_local_tsf_process = 0x40000c8c;
+pm_set_beacon_filter = 0x40000c90;
+pm_is_in_wifi_slice_threshold = 0x40000c94;
+pm_is_waked = 0x40000c98;
+pm_keep_alive = 0x40000c9c;
+pm_on_beacon_rx = 0x40000ca0;
+pm_on_data_rx = 0x40000ca4;
+pm_on_tbtt = 0x40000ca8;
+pm_parse_beacon = 0x40000cac;
+pm_process_tim = 0x40000cb0;
+pm_rx_beacon_process = 0x40000cb4;
+pm_rx_data_process = 0x40000cb8;
+pm_sleep = 0x40000cbc;
+pm_sleep_for = 0x40000cc0;
+pm_tbtt_process = 0x40000cc4;
+ppAMPDU2Normal = 0x40000cc8;
+ppAssembleAMPDU = 0x40000ccc;
+ppCalFrameTimes = 0x40000cd0;
+ppCalSubFrameLength = 0x40000cd4;
+ppCalTxAMPDULength = 0x40000cd8;
+ppCheckTxAMPDUlength = 0x40000cdc;
+ppDequeueRxq_Locked = 0x40000ce0;
+ppDequeueTxQ = 0x40000ce4;
+ppEmptyDelimiterLength = 0x40000ce8;
+ppEnqueueRxq = 0x40000cec;
+ppEnqueueTxDone = 0x40000cf0;
+ppGetTxframe = 0x40000cf4;
+ppMapTxQueue = 0x40000cf8;
+ppProcTxSecFrame = 0x40000cfc;
+ppProcessRxPktHdr = 0x40000d00;
+ppProcessTxQ = 0x40000d04;
+ppRecordBarRRC = 0x40000d08;
+ppRecycleAmpdu = 0x40000d0c;
+ppRecycleRxPkt = 0x40000d10;
+ppResortTxAMPDU = 0x40000d14;
+ppResumeTxAMPDU = 0x40000d18;
+ppRxFragmentProc = 0x40000d1c;
+ppRxPkt = 0x40000d20;
+ppRxProtoProc = 0x40000d24;
+ppSearchTxQueue = 0x40000d28;
+ppSearchTxframe = 0x40000d2c;
+ppSelectNextQueue = 0x40000d30;
+ppSubFromAMPDU = 0x40000d34;
+ppTask = 0x40000d38;
+ppTxPkt = 0x40000d3c;
+ppTxProtoProc = 0x40000d40;
+ppTxqUpdateBitmap = 0x40000d44;
+pp_coex_tx_request = 0x40000d48;
+pp_hdrsize = 0x40000d4c;
+pp_post = 0x40000d50;
+pp_process_hmac_waiting_txq = 0x40000d54;
+rcGetAmpduSched = 0x40000d58;
+rcUpdateRxDone = 0x40000d5c;
+rc_get_trc = 0x40000d60;
+rc_get_trc_by_index = 0x40000d64;
+rcAmpduLowerRate = 0x40000d68;
+rcampduuprate = 0x40000d6c;
+rcClearCurAMPDUSched = 0x40000d70;
+rcClearCurSched = 0x40000d74;
+rcClearCurStat = 0x40000d78;
+rcGetSched = 0x40000d7c;
+rcLowerSched = 0x40000d80;
+rcSetTxAmpduLimit = 0x40000d84;
+rcTxUpdatePer = 0x40000d88;
+rcUpdateAckSnr = 0x40000d8c;
+rcUpdateRate = 0x40000d90;
+rcUpdateTxDone = 0x40000d94;
+rcUpdateTxDoneAmpdu2 = 0x40000d98;
+rcUpSched = 0x40000d9c;
+rssi_margin = 0x40000da0;
+rx11NRate2AMPDULimit = 0x40000da4;
+TRC_AMPDU_PER_DOWN_THRESHOLD = 0x40000da8;
+TRC_AMPDU_PER_UP_THRESHOLD = 0x40000dac;
+trc_calc_duration = 0x40000db0;
+trc_isTxAmpduOperational = 0x40000db4;
+trc_onAmpduOp = 0x40000db8;
+TRC_PER_IS_GOOD = 0x40000dbc;
+trc_SetTxAmpduState = 0x40000dc0;
+trc_tid_isTxAmpduOperational = 0x40000dc4;
+trcAmpduSetState = 0x40000dc8;
+wDevCheckBlockError = 0x40000dcc;
+wDev_AppendRxBlocks = 0x40000dd0;
+wDev_DiscardFrame = 0x40000dd4;
+wDev_GetNoiseFloor = 0x40000dd8;
+wDev_IndicateAmpdu = 0x40000ddc;
+wDev_IndicateFrame = 0x40000de0;
+wdev_mac_reg_load = 0x40000de4;
+wdev_mac_reg_store = 0x40000de8;
+wdev_mac_special_reg_load = 0x40000dec;
+wdev_mac_special_reg_store = 0x40000df0;
+wdev_mac_wakeup = 0x40000df4;
+wdev_mac_sleep = 0x40000df8;
+hal_mac_is_dma_enable = 0x40000dfc;
+wDev_ProcessFiq = 0x40000e00;
+wDev_ProcessRxSucData = 0x40000e04;
+wdevProcessRxSucDataAll = 0x40000e08;
+wdev_csi_len_align = 0x40000e0c;
+ppDequeueTxDone_Locked = 0x40000e10;
+ppProcTxDone = 0x40000e14;
+pm_tx_data_done_process = 0x40000e18;
+config_is_cache_tx_buf_enabled = 0x40000e1c;
+ppMapWaitTxq = 0x40000e20;
+ppProcessWaitingQueue = 0x40000e24;
+ppDisableQueue = 0x40000e28;
+pm_allow_tx = 0x40000e2c;
+wdev_is_data_in_rxlist = 0x40000e30;
+ppProcTxCallback = 0x40000e34;
+mac_tx_set_hesig = 0x40000e38;
+ppCalPreFecPaddingFactor = 0x40000e3c;
+mac_tx_set_tb = 0x40000e40;
+mac_tx_set_mplen = 0x40000e44;
+/* Data (.data, .bss, .rodata) */
+our_instances_ptr = 0x4004ffe0;
+pTxRx = 0x4087ff88;
+lmacConfMib_ptr = 0x4087ff84;
+our_wait_eb = 0x4087ff80;
+our_tx_eb = 0x4087ff7c;
+pp_wdev_funcs = 0x4087ff78;
+g_osi_funcs_p = 0x4087ff74;
+wDevCtrl_ptr = 0x4087ff70;
+g_wdev_last_desc_reset_ptr = 0x4004ffdc;
+wDevMacSleep_ptr = 0x4087ff6c;
+g_lmac_cnt_ptr = 0x4087ff68;
+our_controls_ptr = 0x4004ffd8;
+pp_sig_cnt_ptr = 0x4087ff64;
+g_eb_list_desc_ptr = 0x4087ff60;
+s_fragment_ptr = 0x4087ff5c;
+if_ctrl_ptr = 0x4087ff58;
+g_intr_lock_mux = 0x4087ff54;
+g_wifi_global_lock = 0x4087ff50;
+s_wifi_queue = 0x4087ff4c;
+pp_task_hdl = 0x4087ff48;
+s_pp_task_create_sem = 0x4087ff44;
+s_pp_task_del_sem = 0x4087ff40;
+g_wifi_menuconfig_ptr = 0x4087ff3c;
+xphyQueue = 0x4087ff38;
+ap_no_lr_ptr = 0x4087ff34;
+rc11BSchedTbl_ptr = 0x4087ff30;
+rc11NSchedTbl_ptr = 0x4087ff2c;
+rcLoRaSchedTbl_ptr = 0x4087ff28;
+BasicOFDMSched_ptr = 0x4087ff24;
+trc_ctl_ptr = 0x4087ff20;
+g_pm_cnt_ptr = 0x4087ff1c;
+g_pm_ptr = 0x4087ff18;
+g_pm_cfg_ptr = 0x4087ff14;
+g_esp_mesh_quick_funcs_ptr = 0x4087ff10;
+g_txop_queue_status_ptr = 0x4087ff0c;
+g_mac_sleep_en_ptr = 0x4087ff08;
+g_mesh_is_root_ptr = 0x4087ff04;
+g_mesh_topology_ptr = 0x4087ff00;
+g_mesh_init_ps_type_ptr = 0x4087fefc;
+g_mesh_is_started_ptr = 0x4087fef8;
+g_config_func = 0x4087fef4;
+g_net80211_tx_func = 0x4087fef0;
+g_timer_func = 0x4087feec;
+s_michael_mic_failure_cb = 0x4087fee8;
+wifi_sta_rx_probe_req = 0x4087fee4;
+g_tx_done_cb_func = 0x4087fee0;
+g_per_conn_trc = 0x4087fe94;
+s_encap_amsdu_func = 0x4087fe90;
+s_mplen_high_bitmap = 0x4087fce8;
+s_mplen_low_bitmap = 0x4087fcf8;
+rx_beacon_count = 0x4087fe8c;
+rx_beacon_sw_parse = 0x4087fe88;
+rx_beacon_hw_parse = 0x4087fe84;
+rx_beacon_tim_count = 0x4087fe80;
+rx_beacon_tim_udata = 0x4087fe7c;
+rx_beacon_tim_udata_bitmap = 0x4087fe78;
+rx_beacon_tim_bdata = 0x4087fe74;
+rx_beacon_tim_bdata_bitmapctl = 0x4087fe70;
+rx_beacon_tim_bdata_bitmap_trans = 0x4087fe6c;
+rx_beacon_tim_bdata_bitmap_mbssid_self = 0x4087fe68;
+rx_beacon_tim_bdata_bitmap_mbssid_other = 0x4087fe64;
+rx_beacon_dtim_tim = 0x4087fe60;
+rx_beacon_dtim_tim_mcast = 0x4087fe5c;
+amdpu_delay_time_ms = 0x4087fce4;
+ampdu_delay_packet = 0x4087fce0;
+ampdu_delay = 0x4087fe59;
+first_ampdu = 0x4087fe58;
+s_ht_ampdu_density_us = 0x4087fcde;
+s_ht_ampdu_density = 0x4087fcdd;
+s_running_phy_type = 0x4087fcdc;
+complete_ena_tb_seqno = 0x4087fe54;
+complete_ena_tb_final = 0x4087fe50;
+complete_ena_tb_count = 0x4087fe4c;
+s_itwt_state = 0x4087fe48;
+g_dbg_interp_tsf = 0x4087fe44;
+g_dbg_interp_tsf_end = 0x4087fe40;
+g_dbg_closrf_tsf = 0x4087fe3c;
+g_dbg_closrf_idx = 0x4087fe38;
+g_dbg_closrf_blk = 0x4087fe34;
+queue_history = 0x4087fd6c;
+queue_history_idx = 0x4087fd68;
+s_he_min_len_bytes = 0x4087fd2c;
+s_he_dcm_min_len_bytes = 0x4087fd0c;
+s_mplen_vi_bitmap = 0x4087fd08;
+s_mplen_low_bitmap = 0x4087fcf8;
+s_mplen_high_bitmap = 0x4087fce8;
diff --git a/components/esp_rom/esp32c6/ld/esp32c6.rom.rvfp.ld b/components/esp_rom/esp32c6/ld/esp32c6.rom.rvfp.ld
new file mode 100644
index 0000000000..3a0edde6ec
--- /dev/null
+++ b/components/esp_rom/esp32c6/ld/esp32c6.rom.rvfp.ld
@@ -0,0 +1,118 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+/* ROM function interface esp32c6.rom.rvfp.ld for esp32c6
+ *
+ *
+ * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 49b5eec776610e08f2ed989e3ffc2ba0
+ *
+ * Compatible with ROM where ECO version equal or greater to 0.
+ *
+ * THIS FILE WAS AUTOMATICALLY GENERATED. DO NOT EDIT.
+ */
+
+/***************************************
+ Group rvfplib
+ ***************************************/
+
+/* Functions */
+__adddf3 = 0x400009f4;
+__addsf3 = 0x400009f8;
+__eqdf2 = 0x400009fc;
+__eqsf2 = 0x40000a00;
+__extendsfdf2 = 0x40000a04;
+__fixdfdi = 0x40000a08;
+__fixdfsi = 0x40000a0c;
+__fixsfdi = 0x40000a10;
+__fixsfsi = 0x40000a14;
+__fixunsdfsi = 0x40000a18;
+__fixunssfdi = 0x40000a1c;
+__fixunssfsi = 0x40000a20;
+__floatdidf = 0x40000a24;
+__floatdisf = 0x40000a28;
+__floatsidf = 0x40000a2c;
+__floatsisf = 0x40000a30;
+__floatundidf = 0x40000a34;
+__floatundisf = 0x40000a38;
+__floatunsidf = 0x40000a3c;
+__floatunsisf = 0x40000a40;
+__gedf2 = 0x40000a44;
+__gesf2 = 0x40000a48;
+__gtdf2 = 0x40000a4c;
+__gtsf2 = 0x40000a50;
+__ledf2 = 0x40000a54;
+__lesf2 = 0x40000a58;
+__ltdf2 = 0x40000a5c;
+__ltsf2 = 0x40000a60;
+__muldf3 = 0x40000a64;
+__mulsf3 = 0x40000a68;
+__nedf2 = 0x40000a6c;
+__nesf2 = 0x40000a70;
+__subdf3 = 0x40000a74;
+__subsf3 = 0x40000a78;
+__truncdfsf2 = 0x40000a7c;
+
+/***************************************
+ Group libgcc
+***************************************/
+
+/* Functions */
+__absvdi2 = 0x40000884;
+__absvsi2 = 0x40000888;
+__addvdi3 = 0x40000894;
+__addvsi3 = 0x40000898;
+__ashldi3 = 0x4000089c;
+__ashrdi3 = 0x400008a0;
+__bswapdi2 = 0x400008a4;
+__bswapsi2 = 0x400008a8;
+__clear_cache = 0x400008ac;
+__clrsbdi2 = 0x400008b0;
+__clrsbsi2 = 0x400008b4;
+__clzdi2 = 0x400008b8;
+__clzsi2 = 0x400008bc;
+__cmpdi2 = 0x400008c0;
+__ctzdi2 = 0x400008c4;
+__ctzsi2 = 0x400008c8;
+__divdc3 = 0x400008cc;
+__divdf3 = 0x400008d0;
+__divdi3 = 0x400008d4;
+__divsc3 = 0x400008d8;
+__divsf3 = 0x400008dc;
+__divsi3 = 0x400008e0;
+__ffsdi2 = 0x400008f0;
+__ffssi2 = 0x400008f4;
+__gcc_bcmp = 0x40000934;
+__lshrdi3 = 0x40000950;
+__moddi3 = 0x4000095c;
+__modsi3 = 0x40000960;
+__muldc3 = 0x40000964;
+__muldi3 = 0x4000096c;
+__mulsc3 = 0x40000970;
+__mulsi3 = 0x40000978;
+__mulvdi3 = 0x4000097c;
+__mulvsi3 = 0x40000980;
+__negdf2 = 0x40000988;
+__negdi2 = 0x4000098c;
+__negsf2 = 0x40000990;
+__negvdi2 = 0x40000994;
+__negvsi2 = 0x40000998;
+__paritysi2 = 0x400009a0;
+__popcountdi2 = 0x400009a4;
+__popcountsi2 = 0x400009a8;
+__powidf2 = 0x400009ac;
+__powisf2 = 0x400009b0;
+__subvdi3 = 0x400009bc;
+__subvsi3 = 0x400009c0;
+__ucmpdi2 = 0x400009c8;
+__udivdi3 = 0x400009cc;
+__udivmoddi4 = 0x400009d0;
+__udivsi3 = 0x400009d4;
+__udiv_w_sdiv = 0x400009d8;
+__umoddi3 = 0x400009dc;
+__umodsi3 = 0x400009e0;
+__unorddf2 = 0x400009e4;
+__unordsf2 = 0x400009e8;
+__extenddftf2 = 0x400009ec;
+__trunctfdf2 = 0x400009f0;
diff --git a/components/esp_rom/esp32c6/ld/esp32c6.rom.spiflash.ld b/components/esp_rom/esp32c6/ld/esp32c6.rom.spiflash.ld
new file mode 100644
index 0000000000..bad952bd7d
--- /dev/null
+++ b/components/esp_rom/esp32c6/ld/esp32c6.rom.spiflash.ld
@@ -0,0 +1,166 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+/* ROM function interface esp32c6.rom.spiflash.ld for esp32c6
+ *
+ *
+ * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 49b5eec776610e08f2ed989e3ffc2ba0
+ *
+ * Compatible with ROM where ECO version equal or greater to 0.
+ *
+ * THIS FILE WAS AUTOMATICALLY GENERATED. DO NOT EDIT.
+ */
+
+/***************************************
+ Group spi_flash_cache
+ ***************************************/
+
+/* Functions */
+spi_flash_disable_cache = 0x400001f0;
+spi_flash_restore_cache = 0x400001f4;
+spi_flash_cache_enabled = 0x400001f8;
+spi_flash_enable_cache = 0x400001fc;
+esp_enable_cache_flash_wrap = 0x40000200;
+
+
+/***************************************
+ Group spi_flash_mmap
+ ***************************************/
+
+/* Functions */
+spi_flash_mmap_os_func_set = 0x40000204;
+spi_flash_mmap_page_num_init = 0x40000208;
+spi_flash_mmap = 0x4000020c;
+spi_flash_mmap_pages = 0x40000210;
+spi_flash_munmap = 0x40000214;
+spi_flash_mmap_dump = 0x40000218;
+spi_flash_check_and_flush_cache = 0x4000021c;
+spi_flash_mmap_get_free_pages = 0x40000220;
+spi_flash_cache2phys = 0x40000224;
+spi_flash_phys2cache = 0x40000228;
+
+
+/***************************************
+ Group esp_flash
+ ***************************************/
+
+/* Functions */
+esp_flash_chip_driver_initialized = 0x4000022c;
+esp_flash_read_id = 0x40000230;
+esp_flash_get_size = 0x40000234;
+esp_flash_erase_chip = 0x40000238;
+esp_flash_erase_region = 0x4000023c;
+esp_flash_get_chip_write_protect = 0x40000240;
+esp_flash_set_chip_write_protect = 0x40000244;
+esp_flash_get_protectable_regions = 0x40000248;
+esp_flash_get_protected_region = 0x4000024c;
+esp_flash_set_protected_region = 0x40000250;
+esp_flash_read = 0x40000254;
+esp_flash_write = 0x40000258;
+esp_flash_write_encrypted = 0x4000025c;
+esp_flash_read_encrypted = 0x40000260;
+esp_flash_get_io_mode = 0x40000264;
+esp_flash_set_io_mode = 0x40000268;
+spi_flash_boot_attach = 0x4000026c;
+esp_flash_read_chip_id = 0x40000270;
+detect_spi_flash_chip = 0x40000274;
+esp_rom_spiflash_write_disable = 0x40000278;
+esp_flash_suspend_cmd_init = 0x4000027c;
+/* Data (.data, .bss, .rodata) */
+esp_flash_default_chip = 0x4087ffe8;
+esp_flash_api_funcs = 0x4087ffe4;
+
+
+/***************************************
+ Group spi_flash_chips
+ ***************************************/
+
+/* Functions */
+spi_flash_chip_generic_probe = 0x40000280;
+spi_flash_chip_generic_detect_size = 0x40000284;
+spi_flash_chip_generic_write = 0x40000288;
+spi_flash_chip_generic_write_encrypted = 0x4000028c;
+spi_flash_chip_generic_set_write_protect = 0x40000290;
+spi_flash_common_write_status_16b_wrsr = 0x40000294;
+spi_flash_chip_generic_reset = 0x40000298;
+spi_flash_chip_generic_erase_chip = 0x4000029c;
+spi_flash_chip_generic_erase_sector = 0x400002a0;
+spi_flash_chip_generic_erase_block = 0x400002a4;
+spi_flash_chip_generic_page_program = 0x400002a8;
+spi_flash_chip_generic_get_write_protect = 0x400002ac;
+spi_flash_common_read_status_16b_rdsr_rdsr2 = 0x400002b0;
+spi_flash_chip_generic_read_reg = 0x400002b4;
+spi_flash_chip_generic_yield = 0x400002b8;
+spi_flash_generic_wait_host_idle = 0x400002bc;
+spi_flash_chip_generic_wait_idle = 0x400002c0;
+spi_flash_chip_generic_config_host_io_mode = 0x400002c4;
+spi_flash_chip_generic_read = 0x400002c8;
+spi_flash_common_read_status_8b_rdsr2 = 0x400002cc;
+spi_flash_chip_generic_get_io_mode = 0x400002d0;
+spi_flash_common_read_status_8b_rdsr = 0x400002d4;
+spi_flash_common_write_status_8b_wrsr = 0x400002d8;
+spi_flash_common_write_status_8b_wrsr2 = 0x400002dc;
+spi_flash_common_set_io_mode = 0x400002e0;
+spi_flash_chip_generic_set_io_mode = 0x400002e4;
+spi_flash_chip_generic_read_unique_id = 0x400002e8;
+spi_flash_chip_generic_get_caps = 0x400002ec;
+spi_flash_chip_generic_suspend_cmd_conf = 0x400002f0;
+spi_flash_chip_gd_get_io_mode = 0x400002f4;
+spi_flash_chip_gd_probe = 0x400002f8;
+spi_flash_chip_gd_set_io_mode = 0x400002fc;
+/* Data (.data, .bss, .rodata) */
+spi_flash_chip_generic_config_data = 0x4087ffe0;
+spi_flash_encryption = 0x4087ffdc;
+
+
+/***************************************
+ Group memspi_host
+ ***************************************/
+
+/* Functions */
+memspi_host_read_id_hs = 0x40000300;
+memspi_host_read_status_hs = 0x40000304;
+memspi_host_flush_cache = 0x40000308;
+memspi_host_erase_chip = 0x4000030c;
+memspi_host_erase_sector = 0x40000310;
+memspi_host_erase_block = 0x40000314;
+memspi_host_program_page = 0x40000318;
+memspi_host_read = 0x4000031c;
+memspi_host_set_write_protect = 0x40000320;
+memspi_host_set_max_read_len = 0x40000324;
+memspi_host_read_data_slicer = 0x40000328;
+memspi_host_write_data_slicer = 0x4000032c;
+
+
+/***************************************
+ Group hal_spiflash
+ ***************************************/
+
+/* Functions */
+spi_flash_hal_poll_cmd_done = 0x40000330;
+spi_flash_hal_device_config = 0x40000334;
+spi_flash_hal_configure_host_io_mode = 0x40000338;
+spi_flash_hal_common_command = 0x4000033c;
+spi_flash_hal_read = 0x40000340;
+spi_flash_hal_erase_chip = 0x40000344;
+spi_flash_hal_erase_sector = 0x40000348;
+spi_flash_hal_erase_block = 0x4000034c;
+spi_flash_hal_program_page = 0x40000350;
+spi_flash_hal_set_write_protect = 0x40000354;
+spi_flash_hal_host_idle = 0x40000358;
+spi_flash_hal_check_status = 0x4000035c;
+spi_flash_hal_setup_read_suspend = 0x40000360;
+spi_flash_hal_setup_auto_suspend_mode = 0x40000364;
+spi_flash_hal_setup_auto_resume_mode = 0x40000368;
+spi_flash_hal_disable_auto_suspend_mode = 0x4000036c;
+spi_flash_hal_disable_auto_resume_mode = 0x40000370;
+spi_flash_hal_resume = 0x40000374;
+spi_flash_hal_suspend = 0x40000378;
+spi_flash_encryption_hal_enable = 0x4000037c;
+spi_flash_encryption_hal_disable = 0x40000380;
+spi_flash_encryption_hal_prepare = 0x40000384;
+spi_flash_encryption_hal_done = 0x40000388;
+spi_flash_encryption_hal_destroy = 0x4000038c;
+spi_flash_encryption_hal_check = 0x40000390;
diff --git a/components/esp_rom/esp32c6/ld/esp32c6.rom.version.ld b/components/esp_rom/esp32c6/ld/esp32c6.rom.version.ld
new file mode 100644
index 0000000000..ad4d15d00f
--- /dev/null
+++ b/components/esp_rom/esp32c6/ld/esp32c6.rom.version.ld
@@ -0,0 +1,13 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+/* ROM version variables for esp32c6
+ *
+ * These addresses should be compatible with any ROM version for this chip.
+ *
+ * THIS FILE WAS AUTOMATICALLY GENERATED. DO NOT EDIT.
+ */
+_rom_chip_id = 0x40000010;
+_rom_eco_version = 0x40000014;
diff --git a/components/esp_rom/esp32h2/Kconfig.soc_caps.in b/components/esp_rom/esp32h2/Kconfig.soc_caps.in
index c6beb32f11..b11f70e542 100644
--- a/components/esp_rom/esp32h2/Kconfig.soc_caps.in
+++ b/components/esp_rom/esp32h2/Kconfig.soc_caps.in
@@ -34,3 +34,7 @@ config ESP_ROM_HAS_ERASE_0_REGION_BUG
 config ESP_ROM_GET_CLK_FREQ
     bool
     default y
+
+config ESP_ROM_HAS_LAYOUT_TABLE
+    bool
+    default y
diff --git a/components/esp_rom/esp32h2/esp_rom_caps.h b/components/esp_rom/esp32h2/esp_rom_caps.h
index 151fb44e08..60660e37a2 100644
--- a/components/esp_rom/esp32h2/esp_rom_caps.h
+++ b/components/esp_rom/esp32h2/esp_rom_caps.h
@@ -14,3 +14,4 @@
 #define ESP_ROM_HAS_RETARGETABLE_LOCKING    (1) // ROM was built with retargetable locking
 #define ESP_ROM_HAS_ERASE_0_REGION_BUG      (1) // ROM has esp_flash_erase_region(size=0) bug
 #define ESP_ROM_GET_CLK_FREQ                (1) // Get clk frequency with rom function `ets_get_cpu_frequency`
+#define ESP_ROM_HAS_LAYOUT_TABLE            (1) // ROM has the layout table
diff --git a/components/esp_rom/esp32s3/Kconfig.soc_caps.in b/components/esp_rom/esp32s3/Kconfig.soc_caps.in
index 9788a68b77..7383c90099 100644
--- a/components/esp_rom/esp32s3/Kconfig.soc_caps.in
+++ b/components/esp_rom/esp32s3/Kconfig.soc_caps.in
@@ -46,3 +46,11 @@ config ESP_ROM_HAS_HAL_WDT
 config ESP_ROM_NEEDS_SWSETUP_WORKAROUND
     bool
     default y
+
+config ESP_ROM_HAS_LAYOUT_TABLE
+    bool
+    default y
+
+config ESP_ROM_HAS_SPI_FLASH
+    bool
+    default y
diff --git a/components/esp_rom/esp32s3/esp_rom_caps.h b/components/esp_rom/esp32s3/esp_rom_caps.h
index a5362a68e4..88d85003a4 100644
--- a/components/esp_rom/esp32s3/esp_rom_caps.h
+++ b/components/esp_rom/esp32s3/esp_rom_caps.h
@@ -17,3 +17,5 @@
 #define ESP_ROM_GET_CLK_FREQ                (1) // Get clk frequency with rom function `ets_get_cpu_frequency`
 #define ESP_ROM_HAS_HAL_WDT                 (1) // ROM has the implementation of Watchdog HAL driver
 #define ESP_ROM_NEEDS_SWSETUP_WORKAROUND    (1) // ROM uses 32-bit time_t. A workaround is required to prevent printf functions from crashing
+#define ESP_ROM_HAS_LAYOUT_TABLE            (1) // ROM has the layout table
+#define ESP_ROM_HAS_SPI_FLASH               (1) // ROM has the implementation of SPI Flash driver

From 21663bd0b92e56ea5fef602882a060b5dca8f2c5 Mon Sep 17 00:00:00 2001
From: wuzhenghui <wuzhenghui@espressif.com>
Date: Fri, 8 Jul 2022 17:33:19 +0800
Subject: [PATCH 565/665] esp32c6: add efuse support

---
 components/efuse/efuse_table_gen.py           |    2 +-
 components/efuse/esp32c6/esp_efuse_fields.c   |   55 +
 .../efuse/esp32c6/esp_efuse_rtc_calib.c       |   95 ++
 components/efuse/esp32c6/esp_efuse_table.c    | 1121 +++++++++++++++++
 components/efuse/esp32c6/esp_efuse_table.csv  |  178 +++
 components/efuse/esp32c6/esp_efuse_utility.c  |  215 ++++
 .../efuse/esp32c6/include/esp_efuse_chip.h    |   79 ++
 .../esp32c6/include/esp_efuse_rtc_calib.h     |   59 +
 .../efuse/esp32c6/include/esp_efuse_table.h   |  144 +++
 .../private_include/esp_efuse_utility.h       |   21 +
 components/efuse/esp32c6/sources.cmake        |    4 +
 components/efuse/src/esp_efuse_fields.c       |    1 -
 12 files changed, 1972 insertions(+), 2 deletions(-)
 create mode 100644 components/efuse/esp32c6/esp_efuse_fields.c
 create mode 100644 components/efuse/esp32c6/esp_efuse_rtc_calib.c
 create mode 100644 components/efuse/esp32c6/esp_efuse_table.c
 create mode 100644 components/efuse/esp32c6/esp_efuse_table.csv
 create mode 100644 components/efuse/esp32c6/esp_efuse_utility.c
 create mode 100644 components/efuse/esp32c6/include/esp_efuse_chip.h
 create mode 100644 components/efuse/esp32c6/include/esp_efuse_rtc_calib.h
 create mode 100644 components/efuse/esp32c6/include/esp_efuse_table.h
 create mode 100644 components/efuse/esp32c6/private_include/esp_efuse_utility.h
 create mode 100644 components/efuse/esp32c6/sources.cmake

diff --git a/components/efuse/efuse_table_gen.py b/components/efuse/efuse_table_gen.py
index 0d6ea61394..df97626615 100755
--- a/components/efuse/efuse_table_gen.py
+++ b/components/efuse/efuse_table_gen.py
@@ -488,7 +488,7 @@ def main():
 
     parser = argparse.ArgumentParser(description='ESP32 eFuse Manager')
     parser.add_argument('--idf_target', '-t', help='Target chip type', choices=['esp32', 'esp32s2', 'esp32s3', 'esp32c3',
-                        'esp32h2', 'esp32c2'], default='esp32')
+                        'esp32h2', 'esp32c2', 'esp32c6'], default='esp32')
     parser.add_argument('--quiet', '-q', help="Don't print non-critical status messages to stderr", action='store_true')
     parser.add_argument('--debug', help='Create header file with debug info', default=False, action='store_false')
     parser.add_argument('--info', help='Print info about range of used bits', default=False, action='store_true')
diff --git a/components/efuse/esp32c6/esp_efuse_fields.c b/components/efuse/esp32c6/esp_efuse_fields.c
new file mode 100644
index 0000000000..ba55a94411
--- /dev/null
+++ b/components/efuse/esp32c6/esp_efuse_fields.c
@@ -0,0 +1,55 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "esp_efuse.h"
+#include "esp_efuse_utility.h"
+#include "esp_efuse_table.h"
+#include "stdlib.h"
+#include "esp_types.h"
+#include "esp32c6/rom/efuse.h"
+#include "assert.h"
+#include "esp_err.h"
+#include "esp_log.h"
+#include "soc/efuse_periph.h"
+#include "bootloader_random.h"
+#include "sys/param.h"
+
+static __attribute__((unused)) const char *TAG = "efuse";
+
+// Contains functions that provide access to efuse fields which are often used in IDF.
+
+// Returns chip package from efuse
+uint32_t esp_efuse_get_pkg_ver(void)
+{
+    uint32_t pkg_ver = 0;
+    esp_efuse_read_field_blob(ESP_EFUSE_PKG_VERSION, &pkg_ver, ESP_EFUSE_PKG_VERSION[0]->bit_count);
+    return pkg_ver;
+}
+
+
+esp_err_t esp_efuse_set_rom_log_scheme(esp_efuse_rom_log_scheme_t log_scheme)
+{
+    int cur_log_scheme = 0;
+    esp_efuse_read_field_blob(ESP_EFUSE_UART_PRINT_CONTROL, &cur_log_scheme, 2);
+    if (!cur_log_scheme) { // not burned yet
+        return esp_efuse_write_field_blob(ESP_EFUSE_UART_PRINT_CONTROL, &log_scheme, 2);
+    } else {
+        return ESP_ERR_INVALID_STATE;
+    }
+}
+
+esp_err_t esp_efuse_disable_rom_download_mode(void)
+{
+    return esp_efuse_write_field_bit(ESP_EFUSE_DIS_DOWNLOAD_MODE);
+}
+
+esp_err_t esp_efuse_enable_rom_secure_download_mode(void)
+{
+    if (esp_efuse_read_field_bit(ESP_EFUSE_DIS_DOWNLOAD_MODE)) {
+        return ESP_ERR_INVALID_STATE;
+    }
+    return esp_efuse_write_field_bit(ESP_EFUSE_ENABLE_SECURITY_DOWNLOAD);
+}
diff --git a/components/efuse/esp32c6/esp_efuse_rtc_calib.c b/components/efuse/esp32c6/esp_efuse_rtc_calib.c
new file mode 100644
index 0000000000..4673a93995
--- /dev/null
+++ b/components/efuse/esp32c6/esp_efuse_rtc_calib.c
@@ -0,0 +1,95 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <esp_bit_defs.h>
+#include "esp_efuse.h"
+#include "esp_efuse_table.h"
+
+int esp_efuse_rtc_calib_get_ver(void)
+{
+    uint32_t result = 0;
+    esp_efuse_read_field_blob(ESP_EFUSE_BLK_VERSION_MAJOR, &result, ESP_EFUSE_BLK_VERSION_MAJOR[0]->bit_count); // IDF-5366
+    return result;
+}
+
+uint32_t esp_efuse_rtc_calib_get_init_code(int version, uint32_t adc_unit, int atten)
+{
+    assert(version == 1);
+    (void) adc_unit;
+    const esp_efuse_desc_t** init_code_efuse;
+    assert(atten < 4);
+    if (atten == 0) {
+        init_code_efuse = ESP_EFUSE_ADC1_INIT_CODE_ATTEN0;
+    } else if (atten == 1) {
+        init_code_efuse = ESP_EFUSE_ADC1_INIT_CODE_ATTEN1;
+    } else if (atten == 2) {
+        init_code_efuse = ESP_EFUSE_ADC1_INIT_CODE_ATTEN2;
+    } else {
+        init_code_efuse = ESP_EFUSE_ADC1_INIT_CODE_ATTEN3;
+    }
+
+    int init_code_size = esp_efuse_get_field_size(init_code_efuse);
+    assert(init_code_size == 10);
+
+    uint32_t init_code = 0;
+    ESP_ERROR_CHECK(esp_efuse_read_field_blob(init_code_efuse, &init_code, init_code_size));
+    return init_code + 1000;    // version 1 logic
+}
+
+esp_err_t esp_efuse_rtc_calib_get_cal_voltage(int version, int atten, uint32_t* out_digi, uint32_t* out_vol_mv)
+{
+    const esp_efuse_desc_t** cal_vol_efuse;
+    uint32_t calib_vol_expected_mv;
+    if (version != 1) {
+        return ESP_ERR_INVALID_ARG;
+    }
+    if (atten >= 4) {
+        return ESP_ERR_INVALID_ARG;
+    }
+    if (atten == 0) {
+        cal_vol_efuse = ESP_EFUSE_ADC1_CAL_VOL_ATTEN0;
+        calib_vol_expected_mv = 400;
+    } else if (atten == 1) {
+        cal_vol_efuse = ESP_EFUSE_ADC1_CAL_VOL_ATTEN1;
+        calib_vol_expected_mv = 550;
+    } else if (atten == 2) {
+        cal_vol_efuse = ESP_EFUSE_ADC1_CAL_VOL_ATTEN2;
+        calib_vol_expected_mv = 750;
+    } else {
+        cal_vol_efuse = ESP_EFUSE_ADC1_CAL_VOL_ATTEN3;
+        calib_vol_expected_mv = 1370;
+    }
+
+    assert(cal_vol_efuse[0]->bit_count == 10);
+
+    uint32_t cal_vol = 0;
+    ESP_ERROR_CHECK(esp_efuse_read_field_blob(cal_vol_efuse, &cal_vol, cal_vol_efuse[0]->bit_count));
+
+    *out_digi = 2000 + ((cal_vol & BIT(9))? -(cal_vol & ~BIT9): cal_vol);
+    *out_vol_mv = calib_vol_expected_mv;
+    return ESP_OK;
+}
+
+esp_err_t esp_efuse_rtc_calib_get_tsens_val(float* tsens_cal)
+{
+    uint32_t version = esp_efuse_rtc_calib_get_ver();
+    if (version != 1) {
+        *tsens_cal = 0.0;
+        return ESP_ERR_NOT_SUPPORTED;
+    }
+    const esp_efuse_desc_t** cal_temp_efuse;
+    cal_temp_efuse = ESP_EFUSE_TEMP_CALIB;
+    int cal_temp_size = esp_efuse_get_field_size(cal_temp_efuse);
+    assert(cal_temp_size == 9);
+
+    uint32_t cal_temp = 0;
+    esp_err_t err = esp_efuse_read_field_blob(cal_temp_efuse, &cal_temp, cal_temp_size);
+    assert(err == ESP_OK);
+    (void)err;
+    // BIT(8) stands for sign: 1: negtive, 0: positive
+    *tsens_cal = ((cal_temp & BIT(8)) != 0)? -(uint8_t)cal_temp: (uint8_t)cal_temp;
+    return ESP_OK;
+}
diff --git a/components/efuse/esp32c6/esp_efuse_table.c b/components/efuse/esp32c6/esp_efuse_table.c
new file mode 100644
index 0000000000..a1f3859807
--- /dev/null
+++ b/components/efuse/esp32c6/esp_efuse_table.c
@@ -0,0 +1,1121 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "sdkconfig.h"
+#include "esp_efuse.h"
+#include <assert.h>
+#include "esp_efuse_table.h"
+
+// md5_digest_table 5b3b6e026d28aacca6dc3b96be8bd280
+// This file was generated from the file esp_efuse_table.csv. DO NOT CHANGE THIS FILE MANUALLY.
+// If you want to change some fields, you need to change esp_efuse_table.csv file
+// then run `efuse_common_table` or `efuse_custom_table` command it will generate this file.
+// To show efuse_table run the command 'show_efuse_table'.
+
+static const esp_efuse_desc_t WR_DIS[] = {
+    {EFUSE_BLK0, 0, 32}, 	 // Write protection,
+};
+
+static const esp_efuse_desc_t WR_DIS_RD_DIS[] = {
+    {EFUSE_BLK0, 0, 1}, 	 // Write protection for RD_DIS_KEY0 RD_DIS_KEY1 RD_DIS_KEY2 RD_DIS_KEY3 RD_DIS_KEY4 RD_DIS_KEY5 RD_DIS_SYS_DATA_PART2,
+};
+
+static const esp_efuse_desc_t WR_DIS_SWAP_UART_SDIO_EN[] = {
+    {EFUSE_BLK0, 1, 1}, 	 // Write protection for SWAP_UART_SDIO_EN,
+};
+
+static const esp_efuse_desc_t WR_DIS_GROUP_1[] = {
+    {EFUSE_BLK0, 2, 1}, 	 // Write protection for DIS_ICACHE DIS_USB_JTAG DIS_DOWNLOAD_ICACHE DIS_USB_SERIAL_JTAG DIS_FORCE_DOWNLOAD DIS_TWAI DIS_JTAG_SEL_ENABLE SOFT_DIS_JTAG DIS_PADJTAG DIS_DOWNLOAD_MANUAL_ENCRYPT,
+};
+
+static const esp_efuse_desc_t WR_DIS_GROUP_2[] = {
+    {EFUSE_BLK0, 3, 1}, 	 // Write protection for WDT_DELAY_SEL,
+};
+
+static const esp_efuse_desc_t WR_DIS_SPI_BOOT_CRYPT_CNT[] = {
+    {EFUSE_BLK0, 4, 1}, 	 // Write protection for SPI_BOOT_CRYPT_CNT,
+};
+
+static const esp_efuse_desc_t WR_DIS_SECURE_BOOT_KEY_REVOKE0[] = {
+    {EFUSE_BLK0, 5, 1}, 	 // Write protection for SECURE_BOOT_KEY_REVOKE0,
+};
+
+static const esp_efuse_desc_t WR_DIS_SECURE_BOOT_KEY_REVOKE1[] = {
+    {EFUSE_BLK0, 6, 1}, 	 // Write protection for SECURE_BOOT_KEY_REVOKE1,
+};
+
+static const esp_efuse_desc_t WR_DIS_SECURE_BOOT_KEY_REVOKE2[] = {
+    {EFUSE_BLK0, 7, 1}, 	 // Write protection for SECURE_BOOT_KEY_REVOKE2,
+};
+
+static const esp_efuse_desc_t WR_DIS_KEY0_PURPOSE[] = {
+    {EFUSE_BLK0, 8, 1}, 	 // Write protection for key_purpose. KEY0,
+};
+
+static const esp_efuse_desc_t WR_DIS_KEY1_PURPOSE[] = {
+    {EFUSE_BLK0, 9, 1}, 	 // Write protection for key_purpose. KEY1,
+};
+
+static const esp_efuse_desc_t WR_DIS_KEY2_PURPOSE[] = {
+    {EFUSE_BLK0, 10, 1}, 	 // Write protection for key_purpose. KEY2,
+};
+
+static const esp_efuse_desc_t WR_DIS_KEY3_PURPOSE[] = {
+    {EFUSE_BLK0, 11, 1}, 	 // Write protection for key_purpose. KEY3,
+};
+
+static const esp_efuse_desc_t WR_DIS_KEY4_PURPOSE[] = {
+    {EFUSE_BLK0, 12, 1}, 	 // Write protection for key_purpose. KEY4,
+};
+
+static const esp_efuse_desc_t WR_DIS_KEY5_PURPOSE[] = {
+    {EFUSE_BLK0, 13, 1}, 	 // Write protection for key_purpose. KEY5,
+};
+
+static const esp_efuse_desc_t WR_DIS_SEC_DPA_LEVEL[] = {
+    {EFUSE_BLK0, 14, 1}, 	 // Write protection for SEC_DPA_LEVEL,
+};
+
+static const esp_efuse_desc_t WR_DIS_SECURE_BOOT_EN[] = {
+    {EFUSE_BLK0, 15, 1}, 	 // Write protection for SECURE_BOOT_EN,
+};
+
+static const esp_efuse_desc_t WR_DIS_SECURE_BOOT_AGGRESSIVE_REVOKE[] = {
+    {EFUSE_BLK0, 16, 1}, 	 // Write protection for SECURE_BOOT_AGGRESSIVE_REVOKE,
+};
+
+static const esp_efuse_desc_t WR_DIS_GROUP_3[] = {
+    {EFUSE_BLK0, 18, 1}, 	 // Write protection for FLASH_TPUW DIS_DOWNLOAD_MODE DIS_DIRECT_BOOT DIS_USB_PRINT DIS_USB_DOWNLOAD_MODE ENABLE_SECURITY_DOWNLOAD UART_PRINT_CONTROLFLASH_TYPE FORCE_SEND_RESUME SECURE_VERSION,
+};
+
+static const esp_efuse_desc_t WR_DIS_SECURE_BOOT_DISABLE_FAST_WAKE[] = {
+    {EFUSE_BLK0, 19, 1}, 	 // Write protection for SECURE_BOOT_DISABLE_FAST_WAKE,
+};
+
+static const esp_efuse_desc_t WR_DIS_BLK1[] = {
+    {EFUSE_BLK0, 20, 1}, 	 // Write protection for EFUSE_BLK1.  MAC_SPI_8M_SYS,
+};
+
+static const esp_efuse_desc_t WR_DIS_SYS_DATA_PART1[] = {
+    {EFUSE_BLK0, 21, 1}, 	 // Write protection for EFUSE_BLK2.  SYS_DATA_PART1,
+};
+
+static const esp_efuse_desc_t WR_DIS_USER_DATA[] = {
+    {EFUSE_BLK0, 22, 1}, 	 // Write protection for EFUSE_BLK3.  USER_DATA,
+};
+
+static const esp_efuse_desc_t WR_DIS_KEY0[] = {
+    {EFUSE_BLK0, 23, 1}, 	 // Write protection for EFUSE_BLK4.  KEY0,
+};
+
+static const esp_efuse_desc_t WR_DIS_KEY1[] = {
+    {EFUSE_BLK0, 24, 1}, 	 // Write protection for EFUSE_BLK5.  KEY1,
+};
+
+static const esp_efuse_desc_t WR_DIS_KEY2[] = {
+    {EFUSE_BLK0, 25, 1}, 	 // Write protection for EFUSE_BLK6.  KEY2,
+};
+
+static const esp_efuse_desc_t WR_DIS_KEY3[] = {
+    {EFUSE_BLK0, 26, 1}, 	 // Write protection for EFUSE_BLK7.  KEY3,
+};
+
+static const esp_efuse_desc_t WR_DIS_KEY4[] = {
+    {EFUSE_BLK0, 27, 1}, 	 // Write protection for EFUSE_BLK8.  KEY4,
+};
+
+static const esp_efuse_desc_t WR_DIS_KEY5[] = {
+    {EFUSE_BLK0, 28, 1}, 	 // Write protection for EFUSE_BLK9.  KEY5,
+};
+
+static const esp_efuse_desc_t WR_DIS_SYS_DATA_PART2[] = {
+    {EFUSE_BLK0, 29, 1}, 	 // Write protection for EFUSE_BLK10. SYS_DATA_PART2,
+};
+
+static const esp_efuse_desc_t RD_DIS[] = {
+    {EFUSE_BLK0, 32, 7}, 	 // Read protection,
+};
+
+static const esp_efuse_desc_t RD_DIS_KEY0[] = {
+    {EFUSE_BLK0, 32, 1}, 	 // Read protection for EFUSE_BLK4.  KEY0,
+};
+
+static const esp_efuse_desc_t RD_DIS_KEY1[] = {
+    {EFUSE_BLK0, 33, 1}, 	 // Read protection for EFUSE_BLK5.  KEY1,
+};
+
+static const esp_efuse_desc_t RD_DIS_KEY2[] = {
+    {EFUSE_BLK0, 34, 1}, 	 // Read protection for EFUSE_BLK6.  KEY2,
+};
+
+static const esp_efuse_desc_t RD_DIS_KEY3[] = {
+    {EFUSE_BLK0, 35, 1}, 	 // Read protection for EFUSE_BLK7.  KEY3,
+};
+
+static const esp_efuse_desc_t RD_DIS_KEY4[] = {
+    {EFUSE_BLK0, 36, 1}, 	 // Read protection for EFUSE_BLK8.  KEY4,
+};
+
+static const esp_efuse_desc_t RD_DIS_KEY5[] = {
+    {EFUSE_BLK0, 37, 1}, 	 // Read protection for EFUSE_BLK9.  KEY5,
+};
+
+static const esp_efuse_desc_t RD_DIS_SYS_DATA_PART2[] = {
+    {EFUSE_BLK0, 38, 1}, 	 // Read protection for EFUSE_BLK10. SYS_DATA_PART2,
+};
+
+static const esp_efuse_desc_t SWAP_UART_SDIO_EN[] = {
+    {EFUSE_BLK0, 39, 1}, 	 // Swap pad of uart and sdio.,
+};
+
+static const esp_efuse_desc_t DIS_ICACHE[] = {
+    {EFUSE_BLK0, 40, 1}, 	 // Disable Icache,
+};
+
+static const esp_efuse_desc_t DIS_USB_JTAG[] = {
+    {EFUSE_BLK0, 41, 1}, 	 // Disable USB JTAG,
+};
+
+static const esp_efuse_desc_t DIS_DOWNLOAD_ICACHE[] = {
+    {EFUSE_BLK0, 42, 1}, 	 // Disable Icache in download mode,
+};
+
+static const esp_efuse_desc_t DIS_USB_SERIAL_JTAG[] = {
+    {EFUSE_BLK0, 43, 1}, 	 // Disable USB_SERIAL_JTAG,
+};
+
+static const esp_efuse_desc_t DIS_FORCE_DOWNLOAD[] = {
+    {EFUSE_BLK0, 44, 1}, 	 // Disable force chip go to download mode function,
+};
+
+static const esp_efuse_desc_t DIS_TWAI[] = {
+    {EFUSE_BLK0, 46, 1}, 	 // Disable TWAI function,
+};
+
+static const esp_efuse_desc_t JTAG_SEL_ENABLE[] = {
+    {EFUSE_BLK0, 47, 1}, 	 // Set this bit to enable selection between usb_to_jtag and pad_to_jtag through strapping gpio10 when both reg_dis_usb_jtag and reg_dis_pad_jtag are equal to 0.,
+};
+
+static const esp_efuse_desc_t SOFT_DIS_JTAG[] = {
+    {EFUSE_BLK0, 48, 3}, 	 // Set these bits to disable JTAG in the soft way (odd number 1 means disable). JTAG can be enabled in HMAC module.,
+};
+
+static const esp_efuse_desc_t DIS_PAD_JTAG[] = {
+    {EFUSE_BLK0, 51, 1}, 	 // Disable JTAG in the hard way. JTAG is disabled permanently.,
+};
+
+static const esp_efuse_desc_t DIS_DOWNLOAD_MANUAL_ENCRYPT[] = {
+    {EFUSE_BLK0, 52, 1}, 	 // Disable flash encryption when in download boot modes.,
+};
+
+static const esp_efuse_desc_t USB_DREFH[] = {
+    {EFUSE_BLK0, 53, 2}, 	 // Controls single-end input threshold vrefh 1.76 V to 2 V with step of 80 mV stored in eFuse.,
+};
+
+static const esp_efuse_desc_t USB_DREFL[] = {
+    {EFUSE_BLK0, 55, 2}, 	 // Controls single-end input threshold vrefl 0.8 V to 1.04 V with step of 80 mV stored in eFuse.,
+};
+
+static const esp_efuse_desc_t USB_EXCHG_PINS[] = {
+    {EFUSE_BLK0, 57, 1}, 	 // Exchange D+ D- pins,
+};
+
+static const esp_efuse_desc_t VDD_SPI_AS_GPIO[] = {
+    {EFUSE_BLK0, 58, 1}, 	 // Set this bit to vdd spi pin function as gpio,
+};
+
+static const esp_efuse_desc_t WDT_DELAY_SEL[] = {
+    {EFUSE_BLK0, 80, 2}, 	 // Select RTC WDT time out threshold,
+};
+
+static const esp_efuse_desc_t SPI_BOOT_CRYPT_CNT[] = {
+    {EFUSE_BLK0, 82, 3}, 	 // SPI boot encrypt decrypt enable. odd number 1 enable. even number 1 disable,
+};
+
+static const esp_efuse_desc_t SECURE_BOOT_KEY_REVOKE0[] = {
+    {EFUSE_BLK0, 85, 1}, 	 // Enable revoke first secure boot key,
+};
+
+static const esp_efuse_desc_t SECURE_BOOT_KEY_REVOKE1[] = {
+    {EFUSE_BLK0, 86, 1}, 	 // Enable revoke second secure boot key,
+};
+
+static const esp_efuse_desc_t SECURE_BOOT_KEY_REVOKE2[] = {
+    {EFUSE_BLK0, 87, 1}, 	 // Enable revoke third secure boot key,
+};
+
+static const esp_efuse_desc_t KEY_PURPOSE_0[] = {
+    {EFUSE_BLK0, 88, 4}, 	 // Key0 purpose,
+};
+
+static const esp_efuse_desc_t KEY_PURPOSE_1[] = {
+    {EFUSE_BLK0, 92, 4}, 	 // Key1 purpose,
+};
+
+static const esp_efuse_desc_t KEY_PURPOSE_2[] = {
+    {EFUSE_BLK0, 96, 4}, 	 // Key2 purpose,
+};
+
+static const esp_efuse_desc_t KEY_PURPOSE_3[] = {
+    {EFUSE_BLK0, 100, 4}, 	 // Key3 purpose,
+};
+
+static const esp_efuse_desc_t KEY_PURPOSE_4[] = {
+    {EFUSE_BLK0, 104, 4}, 	 // Key4 purpose,
+};
+
+static const esp_efuse_desc_t KEY_PURPOSE_5[] = {
+    {EFUSE_BLK0, 108, 4}, 	 // Key5 purpose,
+};
+
+static const esp_efuse_desc_t SEC_DPA_LEVEL[] = {
+    {EFUSE_BLK0, 112, 2}, 	 // Configures the clock random divide mode to determine the spa secure level,
+};
+
+static const esp_efuse_desc_t SECURE_BOOT_EN[] = {
+    {EFUSE_BLK0, 116, 1}, 	 // Secure boot enable,
+};
+
+static const esp_efuse_desc_t SECURE_BOOT_AGGRESSIVE_REVOKE[] = {
+    {EFUSE_BLK0, 117, 1}, 	 // Enable aggressive secure boot revoke,
+};
+
+static const esp_efuse_desc_t FLASH_TPUW[] = {
+    {EFUSE_BLK0, 124, 4}, 	 // Flash wait time after power up. (unit is ms). When value is 15. the time is 30 ms,
+};
+
+static const esp_efuse_desc_t DIS_DOWNLOAD_MODE[] = {
+    {EFUSE_BLK0, 128, 1}, 	 // Disble download mode include boot_mode[3:0] is 0 1 2 3 6 7,
+};
+
+static const esp_efuse_desc_t DIS_DIRECT_BOOT[] = {
+    {EFUSE_BLK0, 129, 1}, 	 // Disable direct boot mode,
+};
+
+static const esp_efuse_desc_t DIS_USB_PRINT[] = {
+    {EFUSE_BLK0, 130, 1}, 	 // Disable USB Print,
+};
+
+static const esp_efuse_desc_t DIS_USB_DOWNLOAD_MODE[] = {
+    {EFUSE_BLK0, 132, 1}, 	 // Disable download through USB,
+};
+
+static const esp_efuse_desc_t ENABLE_SECURITY_DOWNLOAD[] = {
+    {EFUSE_BLK0, 133, 1}, 	 // Enable security download mode,
+};
+
+static const esp_efuse_desc_t UART_PRINT_CONTROL[] = {
+    {EFUSE_BLK0, 134, 2}, 	 // b00:force print. b01:control by GPIO8 - low level print. b10:control by GPIO8 - high level print. b11:force disable print.,
+};
+
+static const esp_efuse_desc_t FORCE_SEND_RESUME[] = {
+    {EFUSE_BLK0, 141, 1}, 	 // Force ROM code to send a resume command during SPI boot,
+};
+
+static const esp_efuse_desc_t SECURE_VERSION[] = {
+    {EFUSE_BLK0, 142, 16}, 	 // Secure version for anti-rollback,
+};
+
+static const esp_efuse_desc_t DISABLE_WAFER_VERSION_MAJOR[] = {
+    {EFUSE_BLK0, 160, 1}, 	 // Disables check of wafer version major,
+};
+
+static const esp_efuse_desc_t DISABLE_BLK_VERSION_MAJOR[] = {
+    {EFUSE_BLK0, 161, 1}, 	 // Disables check of blk version major,
+};
+
+static const esp_efuse_desc_t MAC_FACTORY[] = {
+    {EFUSE_BLK1, 40, 8}, 	 // Factory MAC addr [0],
+    {EFUSE_BLK1, 32, 8}, 	 // Factory MAC addr [1],
+    {EFUSE_BLK1, 24, 8}, 	 // Factory MAC addr [2],
+    {EFUSE_BLK1, 16, 8}, 	 // Factory MAC addr [3],
+    {EFUSE_BLK1, 8, 8}, 	 // Factory MAC addr [4],
+    {EFUSE_BLK1, 0, 8}, 	 // Factory MAC addr [5],
+};
+
+static const esp_efuse_desc_t SPI_PAD_CONFIG_CLK[] = {
+    {EFUSE_BLK1, 48, 6}, 	 // SPI_PAD_configure CLK,
+};
+
+static const esp_efuse_desc_t SPI_PAD_CONFIG_Q_D1[] = {
+    {EFUSE_BLK1, 54, 6}, 	 // SPI_PAD_configure Q(D1),
+};
+
+static const esp_efuse_desc_t SPI_PAD_CONFIG_D_D0[] = {
+    {EFUSE_BLK1, 60, 6}, 	 // SPI_PAD_configure D(D0),
+};
+
+static const esp_efuse_desc_t SPI_PAD_CONFIG_CS[] = {
+    {EFUSE_BLK1, 66, 6}, 	 // SPI_PAD_configure CS,
+};
+
+static const esp_efuse_desc_t SPI_PAD_CONFIG_HD_D3[] = {
+    {EFUSE_BLK1, 72, 6}, 	 // SPI_PAD_configure HD(D3),
+};
+
+static const esp_efuse_desc_t SPI_PAD_CONFIG_WP_D2[] = {
+    {EFUSE_BLK1, 78, 6}, 	 // SPI_PAD_configure WP(D2),
+};
+
+static const esp_efuse_desc_t SPI_PAD_CONFIG_DQS[] = {
+    {EFUSE_BLK1, 84, 6}, 	 // SPI_PAD_configure DQS,
+};
+
+static const esp_efuse_desc_t SPI_PAD_CONFIG_D4[] = {
+    {EFUSE_BLK1, 90, 6}, 	 // SPI_PAD_configure D4,
+};
+
+static const esp_efuse_desc_t SPI_PAD_CONFIG_D5[] = {
+    {EFUSE_BLK1, 96, 6}, 	 // SPI_PAD_configure D5,
+};
+
+static const esp_efuse_desc_t SPI_PAD_CONFIG_D6[] = {
+    {EFUSE_BLK1, 102, 6}, 	 // SPI_PAD_configure D6,
+};
+
+static const esp_efuse_desc_t SPI_PAD_CONFIG_D7[] = {
+    {EFUSE_BLK1, 108, 6}, 	 // SPI_PAD_configure D7,
+};
+
+static const esp_efuse_desc_t WAFER_VERSION_MINOR[] = {
+    {EFUSE_BLK1, 114, 3}, 	 // WAFER_VERSION_MINOR least significant bits,
+    {EFUSE_BLK1, 183, 1}, 	 // WAFER_VERSION_MINOR most significant bit,
+};
+
+static const esp_efuse_desc_t PKG_VERSION[] = {
+    {EFUSE_BLK1, 117, 3}, 	 // Package version 0:ESP32C3,
+};
+
+static const esp_efuse_desc_t BLK_VERSION_MINOR[] = {
+    {EFUSE_BLK1, 120, 3}, 	 // BLK_VERSION_MINOR,
+};
+
+static const esp_efuse_desc_t WAFER_VERSION_MAJOR[] = {
+    {EFUSE_BLK1, 184, 2}, 	 // WAFER_VERSION_MAJOR,
+};
+
+static const esp_efuse_desc_t OPTIONAL_UNIQUE_ID[] = {
+    {EFUSE_BLK2, 0, 128}, 	 // Optional unique 128-bit ID,
+};
+
+static const esp_efuse_desc_t BLK_VERSION_MAJOR[] = {
+    {EFUSE_BLK2, 128, 2}, 	 // BLK_VERSION_MAJOR of BLOCK2,
+};
+
+static const esp_efuse_desc_t TEMP_CALIB[] = {
+    {EFUSE_BLK2, 131, 9}, 	 // Temperature calibration data,
+};
+
+static const esp_efuse_desc_t OCODE[] = {
+    {EFUSE_BLK2, 140, 8}, 	 // ADC OCode,
+};
+
+static const esp_efuse_desc_t ADC1_INIT_CODE_ATTEN0[] = {
+    {EFUSE_BLK2, 148, 10}, 	 // ADC1 init code at atten0,
+};
+
+static const esp_efuse_desc_t ADC1_INIT_CODE_ATTEN1[] = {
+    {EFUSE_BLK2, 158, 10}, 	 // ADC1 init code at atten1,
+};
+
+static const esp_efuse_desc_t ADC1_INIT_CODE_ATTEN2[] = {
+    {EFUSE_BLK2, 168, 10}, 	 // ADC1 init code at atten2,
+};
+
+static const esp_efuse_desc_t ADC1_INIT_CODE_ATTEN3[] = {
+    {EFUSE_BLK2, 178, 10}, 	 // ADC1 init code at atten3,
+};
+
+static const esp_efuse_desc_t ADC1_CAL_VOL_ATTEN0[] = {
+    {EFUSE_BLK2, 188, 10}, 	 // ADC1 calibration voltage at atten0,
+};
+
+static const esp_efuse_desc_t ADC1_CAL_VOL_ATTEN1[] = {
+    {EFUSE_BLK2, 198, 10}, 	 // ADC1 calibration voltage at atten1,
+};
+
+static const esp_efuse_desc_t ADC1_CAL_VOL_ATTEN2[] = {
+    {EFUSE_BLK2, 208, 10}, 	 // ADC1 calibration voltage at atten2,
+};
+
+static const esp_efuse_desc_t ADC1_CAL_VOL_ATTEN3[] = {
+    {EFUSE_BLK2, 218, 10}, 	 // ADC1 calibration voltage at atten3,
+};
+
+static const esp_efuse_desc_t USER_DATA[] = {
+    {EFUSE_BLK3, 0, 256}, 	 // User data,
+};
+
+static const esp_efuse_desc_t USER_DATA_MAC_CUSTOM[] = {
+    {EFUSE_BLK3, 200, 48}, 	 // Custom MAC,
+};
+
+static const esp_efuse_desc_t KEY0[] = {
+    {EFUSE_BLK4, 0, 256}, 	 // Key0 or user data,
+};
+
+static const esp_efuse_desc_t KEY1[] = {
+    {EFUSE_BLK5, 0, 256}, 	 // Key1 or user data,
+};
+
+static const esp_efuse_desc_t KEY2[] = {
+    {EFUSE_BLK6, 0, 256}, 	 // Key2 or user data,
+};
+
+static const esp_efuse_desc_t KEY3[] = {
+    {EFUSE_BLK7, 0, 256}, 	 // Key3 or user data,
+};
+
+static const esp_efuse_desc_t KEY4[] = {
+    {EFUSE_BLK8, 0, 256}, 	 // Key4 or user data,
+};
+
+static const esp_efuse_desc_t KEY5[] = {
+    {EFUSE_BLK9, 0, 256}, 	 // Key5 or user data,
+};
+
+static const esp_efuse_desc_t SYS_DATA_PART2[] = {
+    {EFUSE_BLK10, 0, 256}, 	 // System configuration,
+};
+
+static const esp_efuse_desc_t K_RTC_LDO[] = {
+    {EFUSE_BLK1, 135, 7}, 	 // BLOCK1 K_RTC_LDO,
+};
+
+static const esp_efuse_desc_t K_DIG_LDO[] = {
+    {EFUSE_BLK1, 142, 7}, 	 // BLOCK1 K_DIG_LDO,
+};
+
+static const esp_efuse_desc_t V_RTC_DBIAS20[] = {
+    {EFUSE_BLK1, 149, 8}, 	 // BLOCK1 voltage of rtc dbias20,
+};
+
+static const esp_efuse_desc_t V_DIG_DBIAS20[] = {
+    {EFUSE_BLK1, 157, 8}, 	 // BLOCK1 voltage of digital dbias20,
+};
+
+static const esp_efuse_desc_t DIG_DBIAS_HVT[] = {
+    {EFUSE_BLK1, 165, 5}, 	 // BLOCK1 digital dbias when hvt,
+};
+
+static const esp_efuse_desc_t THRES_HVT[] = {
+    {EFUSE_BLK1, 170, 10}, 	 // BLOCK1 pvt threshold when hvt,
+};
+
+
+
+
+
+const esp_efuse_desc_t* ESP_EFUSE_WR_DIS[] = {
+    &WR_DIS[0],    		// Write protection
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_RD_DIS[] = {
+    &WR_DIS_RD_DIS[0],    		// Write protection for RD_DIS_KEY0 RD_DIS_KEY1 RD_DIS_KEY2 RD_DIS_KEY3 RD_DIS_KEY4 RD_DIS_KEY5 RD_DIS_SYS_DATA_PART2
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SWAP_UART_SDIO_EN[] = {
+    &WR_DIS_SWAP_UART_SDIO_EN[0],    		// Write protection for SWAP_UART_SDIO_EN
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_GROUP_1[] = {
+    &WR_DIS_GROUP_1[0],    		// Write protection for DIS_ICACHE DIS_USB_JTAG DIS_DOWNLOAD_ICACHE DIS_USB_SERIAL_JTAG DIS_FORCE_DOWNLOAD DIS_TWAI DIS_JTAG_SEL_ENABLE SOFT_DIS_JTAG DIS_PADJTAG DIS_DOWNLOAD_MANUAL_ENCRYPT
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_GROUP_2[] = {
+    &WR_DIS_GROUP_2[0],    		// Write protection for WDT_DELAY_SEL
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SPI_BOOT_CRYPT_CNT[] = {
+    &WR_DIS_SPI_BOOT_CRYPT_CNT[0],    		// Write protection for SPI_BOOT_CRYPT_CNT
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SECURE_BOOT_KEY_REVOKE0[] = {
+    &WR_DIS_SECURE_BOOT_KEY_REVOKE0[0],    		// Write protection for SECURE_BOOT_KEY_REVOKE0
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SECURE_BOOT_KEY_REVOKE1[] = {
+    &WR_DIS_SECURE_BOOT_KEY_REVOKE1[0],    		// Write protection for SECURE_BOOT_KEY_REVOKE1
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SECURE_BOOT_KEY_REVOKE2[] = {
+    &WR_DIS_SECURE_BOOT_KEY_REVOKE2[0],    		// Write protection for SECURE_BOOT_KEY_REVOKE2
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY0_PURPOSE[] = {
+    &WR_DIS_KEY0_PURPOSE[0],    		// Write protection for key_purpose. KEY0
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY1_PURPOSE[] = {
+    &WR_DIS_KEY1_PURPOSE[0],    		// Write protection for key_purpose. KEY1
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY2_PURPOSE[] = {
+    &WR_DIS_KEY2_PURPOSE[0],    		// Write protection for key_purpose. KEY2
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY3_PURPOSE[] = {
+    &WR_DIS_KEY3_PURPOSE[0],    		// Write protection for key_purpose. KEY3
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY4_PURPOSE[] = {
+    &WR_DIS_KEY4_PURPOSE[0],    		// Write protection for key_purpose. KEY4
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY5_PURPOSE[] = {
+    &WR_DIS_KEY5_PURPOSE[0],    		// Write protection for key_purpose. KEY5
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SEC_DPA_LEVEL[] = {
+    &WR_DIS_SEC_DPA_LEVEL[0],    		// Write protection for SEC_DPA_LEVEL
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SECURE_BOOT_EN[] = {
+    &WR_DIS_SECURE_BOOT_EN[0],    		// Write protection for SECURE_BOOT_EN
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SECURE_BOOT_AGGRESSIVE_REVOKE[] = {
+    &WR_DIS_SECURE_BOOT_AGGRESSIVE_REVOKE[0],    		// Write protection for SECURE_BOOT_AGGRESSIVE_REVOKE
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_GROUP_3[] = {
+    &WR_DIS_GROUP_3[0],    		// Write protection for FLASH_TPUW DIS_DOWNLOAD_MODE DIS_DIRECT_BOOT DIS_USB_PRINT DIS_USB_DOWNLOAD_MODE ENABLE_SECURITY_DOWNLOAD UART_PRINT_CONTROLFLASH_TYPE FORCE_SEND_RESUME SECURE_VERSION
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SECURE_BOOT_DISABLE_FAST_WAKE[] = {
+    &WR_DIS_SECURE_BOOT_DISABLE_FAST_WAKE[0],    		// Write protection for SECURE_BOOT_DISABLE_FAST_WAKE
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_BLK1[] = {
+    &WR_DIS_BLK1[0],    		// Write protection for EFUSE_BLK1.  MAC_SPI_8M_SYS
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SYS_DATA_PART1[] = {
+    &WR_DIS_SYS_DATA_PART1[0],    		// Write protection for EFUSE_BLK2.  SYS_DATA_PART1
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_USER_DATA[] = {
+    &WR_DIS_USER_DATA[0],    		// Write protection for EFUSE_BLK3.  USER_DATA
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY0[] = {
+    &WR_DIS_KEY0[0],    		// Write protection for EFUSE_BLK4.  KEY0
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY1[] = {
+    &WR_DIS_KEY1[0],    		// Write protection for EFUSE_BLK5.  KEY1
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY2[] = {
+    &WR_DIS_KEY2[0],    		// Write protection for EFUSE_BLK6.  KEY2
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY3[] = {
+    &WR_DIS_KEY3[0],    		// Write protection for EFUSE_BLK7.  KEY3
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY4[] = {
+    &WR_DIS_KEY4[0],    		// Write protection for EFUSE_BLK8.  KEY4
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY5[] = {
+    &WR_DIS_KEY5[0],    		// Write protection for EFUSE_BLK9.  KEY5
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SYS_DATA_PART2[] = {
+    &WR_DIS_SYS_DATA_PART2[0],    		// Write protection for EFUSE_BLK10. SYS_DATA_PART2
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_RD_DIS[] = {
+    &RD_DIS[0],    		// Read protection
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_RD_DIS_KEY0[] = {
+    &RD_DIS_KEY0[0],    		// Read protection for EFUSE_BLK4.  KEY0
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_RD_DIS_KEY1[] = {
+    &RD_DIS_KEY1[0],    		// Read protection for EFUSE_BLK5.  KEY1
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_RD_DIS_KEY2[] = {
+    &RD_DIS_KEY2[0],    		// Read protection for EFUSE_BLK6.  KEY2
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_RD_DIS_KEY3[] = {
+    &RD_DIS_KEY3[0],    		// Read protection for EFUSE_BLK7.  KEY3
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_RD_DIS_KEY4[] = {
+    &RD_DIS_KEY4[0],    		// Read protection for EFUSE_BLK8.  KEY4
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_RD_DIS_KEY5[] = {
+    &RD_DIS_KEY5[0],    		// Read protection for EFUSE_BLK9.  KEY5
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_RD_DIS_SYS_DATA_PART2[] = {
+    &RD_DIS_SYS_DATA_PART2[0],    		// Read protection for EFUSE_BLK10. SYS_DATA_PART2
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_SWAP_UART_SDIO_EN[] = {
+    &SWAP_UART_SDIO_EN[0],    		// Swap pad of uart and sdio.
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_DIS_ICACHE[] = {
+    &DIS_ICACHE[0],    		// Disable Icache
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_DIS_USB_JTAG[] = {
+    &DIS_USB_JTAG[0],    		// Disable USB JTAG
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_DIS_DOWNLOAD_ICACHE[] = {
+    &DIS_DOWNLOAD_ICACHE[0],    		// Disable Icache in download mode
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_DIS_USB_SERIAL_JTAG[] = {
+    &DIS_USB_SERIAL_JTAG[0],    		// Disable USB_SERIAL_JTAG
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_DIS_FORCE_DOWNLOAD[] = {
+    &DIS_FORCE_DOWNLOAD[0],    		// Disable force chip go to download mode function
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_DIS_TWAI[] = {
+    &DIS_TWAI[0],    		// Disable TWAI function
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_JTAG_SEL_ENABLE[] = {
+    &JTAG_SEL_ENABLE[0],    		// Set this bit to enable selection between usb_to_jtag and pad_to_jtag through strapping gpio10 when both reg_dis_usb_jtag and reg_dis_pad_jtag are equal to 0.
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_SOFT_DIS_JTAG[] = {
+    &SOFT_DIS_JTAG[0],    		// Set these bits to disable JTAG in the soft way (odd number 1 means disable). JTAG can be enabled in HMAC module.
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_DIS_PAD_JTAG[] = {
+    &DIS_PAD_JTAG[0],    		// Disable JTAG in the hard way. JTAG is disabled permanently.
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT[] = {
+    &DIS_DOWNLOAD_MANUAL_ENCRYPT[0],    		// Disable flash encryption when in download boot modes.
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_USB_DREFH[] = {
+    &USB_DREFH[0],    		// Controls single-end input threshold vrefh 1.76 V to 2 V with step of 80 mV stored in eFuse.
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_USB_DREFL[] = {
+    &USB_DREFL[0],    		// Controls single-end input threshold vrefl 0.8 V to 1.04 V with step of 80 mV stored in eFuse.
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_USB_EXCHG_PINS[] = {
+    &USB_EXCHG_PINS[0],    		// Exchange D+ D- pins
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_VDD_SPI_AS_GPIO[] = {
+    &VDD_SPI_AS_GPIO[0],    		// Set this bit to vdd spi pin function as gpio
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WDT_DELAY_SEL[] = {
+    &WDT_DELAY_SEL[0],    		// Select RTC WDT time out threshold
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_SPI_BOOT_CRYPT_CNT[] = {
+    &SPI_BOOT_CRYPT_CNT[0],    		// SPI boot encrypt decrypt enable. odd number 1 enable. even number 1 disable
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_SECURE_BOOT_KEY_REVOKE0[] = {
+    &SECURE_BOOT_KEY_REVOKE0[0],    		// Enable revoke first secure boot key
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_SECURE_BOOT_KEY_REVOKE1[] = {
+    &SECURE_BOOT_KEY_REVOKE1[0],    		// Enable revoke second secure boot key
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_SECURE_BOOT_KEY_REVOKE2[] = {
+    &SECURE_BOOT_KEY_REVOKE2[0],    		// Enable revoke third secure boot key
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_KEY_PURPOSE_0[] = {
+    &KEY_PURPOSE_0[0],    		// Key0 purpose
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_KEY_PURPOSE_1[] = {
+    &KEY_PURPOSE_1[0],    		// Key1 purpose
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_KEY_PURPOSE_2[] = {
+    &KEY_PURPOSE_2[0],    		// Key2 purpose
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_KEY_PURPOSE_3[] = {
+    &KEY_PURPOSE_3[0],    		// Key3 purpose
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_KEY_PURPOSE_4[] = {
+    &KEY_PURPOSE_4[0],    		// Key4 purpose
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_KEY_PURPOSE_5[] = {
+    &KEY_PURPOSE_5[0],    		// Key5 purpose
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_SEC_DPA_LEVEL[] = {
+    &SEC_DPA_LEVEL[0],    		// Configures the clock random divide mode to determine the spa secure level
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_SECURE_BOOT_EN[] = {
+    &SECURE_BOOT_EN[0],    		// Secure boot enable
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_SECURE_BOOT_AGGRESSIVE_REVOKE[] = {
+    &SECURE_BOOT_AGGRESSIVE_REVOKE[0],    		// Enable aggressive secure boot revoke
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_FLASH_TPUW[] = {
+    &FLASH_TPUW[0],    		// Flash wait time after power up. (unit is ms). When value is 15. the time is 30 ms
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_DIS_DOWNLOAD_MODE[] = {
+    &DIS_DOWNLOAD_MODE[0],    		// Disble download mode include boot_mode[3:0] is 0 1 2 3 6 7
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_DIS_DIRECT_BOOT[] = {
+    &DIS_DIRECT_BOOT[0],    		// Disable direct boot mode
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_DIS_USB_PRINT[] = {
+    &DIS_USB_PRINT[0],    		// Disable USB Print
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_DIS_USB_DOWNLOAD_MODE[] = {
+    &DIS_USB_DOWNLOAD_MODE[0],    		// Disable download through USB
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_ENABLE_SECURITY_DOWNLOAD[] = {
+    &ENABLE_SECURITY_DOWNLOAD[0],    		// Enable security download mode
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_UART_PRINT_CONTROL[] = {
+    &UART_PRINT_CONTROL[0],    		// b00:force print. b01:control by GPIO8 - low level print. b10:control by GPIO8 - high level print. b11:force disable print.
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_FORCE_SEND_RESUME[] = {
+    &FORCE_SEND_RESUME[0],    		// Force ROM code to send a resume command during SPI boot
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_SECURE_VERSION[] = {
+    &SECURE_VERSION[0],    		// Secure version for anti-rollback
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_DISABLE_WAFER_VERSION_MAJOR[] = {
+    &DISABLE_WAFER_VERSION_MAJOR[0],    		// Disables check of wafer version major
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_DISABLE_BLK_VERSION_MAJOR[] = {
+    &DISABLE_BLK_VERSION_MAJOR[0],    		// Disables check of blk version major
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_MAC_FACTORY[] = {
+    &MAC_FACTORY[0],    		// Factory MAC addr [0]
+    &MAC_FACTORY[1],    		// Factory MAC addr [1]
+    &MAC_FACTORY[2],    		// Factory MAC addr [2]
+    &MAC_FACTORY[3],    		// Factory MAC addr [3]
+    &MAC_FACTORY[4],    		// Factory MAC addr [4]
+    &MAC_FACTORY[5],    		// Factory MAC addr [5]
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_CLK[] = {
+    &SPI_PAD_CONFIG_CLK[0],    		// SPI_PAD_configure CLK
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_Q_D1[] = {
+    &SPI_PAD_CONFIG_Q_D1[0],    		// SPI_PAD_configure Q(D1)
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_D_D0[] = {
+    &SPI_PAD_CONFIG_D_D0[0],    		// SPI_PAD_configure D(D0)
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_CS[] = {
+    &SPI_PAD_CONFIG_CS[0],    		// SPI_PAD_configure CS
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_HD_D3[] = {
+    &SPI_PAD_CONFIG_HD_D3[0],    		// SPI_PAD_configure HD(D3)
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_WP_D2[] = {
+    &SPI_PAD_CONFIG_WP_D2[0],    		// SPI_PAD_configure WP(D2)
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_DQS[] = {
+    &SPI_PAD_CONFIG_DQS[0],    		// SPI_PAD_configure DQS
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_D4[] = {
+    &SPI_PAD_CONFIG_D4[0],    		// SPI_PAD_configure D4
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_D5[] = {
+    &SPI_PAD_CONFIG_D5[0],    		// SPI_PAD_configure D5
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_D6[] = {
+    &SPI_PAD_CONFIG_D6[0],    		// SPI_PAD_configure D6
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_D7[] = {
+    &SPI_PAD_CONFIG_D7[0],    		// SPI_PAD_configure D7
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WAFER_VERSION_MINOR[] = {
+    &WAFER_VERSION_MINOR[0],    		// WAFER_VERSION_MINOR least significant bits
+    &WAFER_VERSION_MINOR[1],    		// WAFER_VERSION_MINOR most significant bit
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_PKG_VERSION[] = {
+    &PKG_VERSION[0],    		// Package version 0:ESP32C3
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_BLK_VERSION_MINOR[] = {
+    &BLK_VERSION_MINOR[0],    		// BLK_VERSION_MINOR
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_WAFER_VERSION_MAJOR[] = {
+    &WAFER_VERSION_MAJOR[0],    		// WAFER_VERSION_MAJOR
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_OPTIONAL_UNIQUE_ID[] = {
+    &OPTIONAL_UNIQUE_ID[0],    		// Optional unique 128-bit ID
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_BLK_VERSION_MAJOR[] = {
+    &BLK_VERSION_MAJOR[0],    		// BLK_VERSION_MAJOR of BLOCK2
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_TEMP_CALIB[] = {
+    &TEMP_CALIB[0],    		// Temperature calibration data
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_OCODE[] = {
+    &OCODE[0],    		// ADC OCode
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_ADC1_INIT_CODE_ATTEN0[] = {
+    &ADC1_INIT_CODE_ATTEN0[0],    		// ADC1 init code at atten0
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_ADC1_INIT_CODE_ATTEN1[] = {
+    &ADC1_INIT_CODE_ATTEN1[0],    		// ADC1 init code at atten1
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_ADC1_INIT_CODE_ATTEN2[] = {
+    &ADC1_INIT_CODE_ATTEN2[0],    		// ADC1 init code at atten2
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_ADC1_INIT_CODE_ATTEN3[] = {
+    &ADC1_INIT_CODE_ATTEN3[0],    		// ADC1 init code at atten3
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_ADC1_CAL_VOL_ATTEN0[] = {
+    &ADC1_CAL_VOL_ATTEN0[0],    		// ADC1 calibration voltage at atten0
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_ADC1_CAL_VOL_ATTEN1[] = {
+    &ADC1_CAL_VOL_ATTEN1[0],    		// ADC1 calibration voltage at atten1
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_ADC1_CAL_VOL_ATTEN2[] = {
+    &ADC1_CAL_VOL_ATTEN2[0],    		// ADC1 calibration voltage at atten2
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_ADC1_CAL_VOL_ATTEN3[] = {
+    &ADC1_CAL_VOL_ATTEN3[0],    		// ADC1 calibration voltage at atten3
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_USER_DATA[] = {
+    &USER_DATA[0],    		// User data
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_USER_DATA_MAC_CUSTOM[] = {
+    &USER_DATA_MAC_CUSTOM[0],    		// Custom MAC
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_KEY0[] = {
+    &KEY0[0],    		// Key0 or user data
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_KEY1[] = {
+    &KEY1[0],    		// Key1 or user data
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_KEY2[] = {
+    &KEY2[0],    		// Key2 or user data
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_KEY3[] = {
+    &KEY3[0],    		// Key3 or user data
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_KEY4[] = {
+    &KEY4[0],    		// Key4 or user data
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_KEY5[] = {
+    &KEY5[0],    		// Key5 or user data
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_SYS_DATA_PART2[] = {
+    &SYS_DATA_PART2[0],    		// System configuration
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_K_RTC_LDO[] = {
+    &K_RTC_LDO[0],    		// BLOCK1 K_RTC_LDO
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_K_DIG_LDO[] = {
+    &K_DIG_LDO[0],    		// BLOCK1 K_DIG_LDO
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_V_RTC_DBIAS20[] = {
+    &V_RTC_DBIAS20[0],    		// BLOCK1 voltage of rtc dbias20
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_V_DIG_DBIAS20[] = {
+    &V_DIG_DBIAS20[0],    		// BLOCK1 voltage of digital dbias20
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_DIG_DBIAS_HVT[] = {
+    &DIG_DBIAS_HVT[0],    		// BLOCK1 digital dbias when hvt
+    NULL
+};
+
+const esp_efuse_desc_t* ESP_EFUSE_THRES_HVT[] = {
+    &THRES_HVT[0],    		// BLOCK1 pvt threshold when hvt
+    NULL
+};
diff --git a/components/efuse/esp32c6/esp_efuse_table.csv b/components/efuse/esp32c6/esp_efuse_table.csv
new file mode 100644
index 0000000000..c7a34c4308
--- /dev/null
+++ b/components/efuse/esp32c6/esp_efuse_table.csv
@@ -0,0 +1,178 @@
+# field_name,       |    efuse_block, | bit_start, | bit_count, |comment #
+#                   |    (EFUSE_BLK0  | (0..255)   | (1..-)     |        #
+#                   |     EFUSE_BLK1  |            |MAX_BLK_LEN*|        #
+#                   |        ...      |            |            |        #
+#                   |     EFUSE_BLK10)|            |            |        #
+##########################################################################
+# *) The value MAX_BLK_LEN depends on CONFIG_EFUSE_MAX_BLK_LEN, will be replaced with "None" - 256. "3/4" - 192. "REPEAT" - 128.
+# !!!!!!!!!!! #
+# After editing this file, run the command manually "make efuse_common_table" or "idf.py efuse-common-table"
+# this will generate new source files, next rebuild all the sources.
+# !!!!!!!!!!! #
+
+# EFUSE_RD_REPEAT_DATA BLOCK #
+##############################
+    # EFUSE_RD_WR_DIS_REG #
+        WR_DIS,                           EFUSE_BLK0,   0,    32,     Write protection
+            WR_DIS.RD_DIS,                EFUSE_BLK0,   0,    1,      Write protection for RD_DIS_KEY0 RD_DIS_KEY1 RD_DIS_KEY2 RD_DIS_KEY3 RD_DIS_KEY4 RD_DIS_KEY5 RD_DIS_SYS_DATA_PART2
+            WR_DIS.SWAP_UART_SDIO_EN,     EFUSE_BLK0,   1,    1,      Write protection for SWAP_UART_SDIO_EN
+            WR_DIS.GROUP_1,               EFUSE_BLK0,   2,    1,      Write protection for DIS_ICACHE DIS_USB_JTAG DIS_DOWNLOAD_ICACHE DIS_USB_SERIAL_JTAG DIS_FORCE_DOWNLOAD DIS_TWAI DIS_JTAG_SEL_ENABLE SOFT_DIS_JTAG DIS_PADJTAG DIS_DOWNLOAD_MANUAL_ENCRYPT
+            WR_DIS.GROUP_2,               EFUSE_BLK0,   3,    1,      Write protection for WDT_DELAY_SEL
+            WR_DIS.SPI_BOOT_CRYPT_CNT,    EFUSE_BLK0,   4,    1,      Write protection for SPI_BOOT_CRYPT_CNT
+            WR_DIS.SECURE_BOOT_KEY_REVOKE0,EFUSE_BLK0,  5,    1,      Write protection for SECURE_BOOT_KEY_REVOKE0
+            WR_DIS.SECURE_BOOT_KEY_REVOKE1,EFUSE_BLK0,  6,    1,      Write protection for SECURE_BOOT_KEY_REVOKE1
+            WR_DIS.SECURE_BOOT_KEY_REVOKE2,EFUSE_BLK0,  7,    1,      Write protection for SECURE_BOOT_KEY_REVOKE2
+            WR_DIS.KEY0_PURPOSE,          EFUSE_BLK0,   8,    1,      Write protection for key_purpose. KEY0
+            WR_DIS.KEY1_PURPOSE,          EFUSE_BLK0,   9,    1,      Write protection for key_purpose. KEY1
+            WR_DIS.KEY2_PURPOSE,          EFUSE_BLK0,  10,    1,      Write protection for key_purpose. KEY2
+            WR_DIS.KEY3_PURPOSE,          EFUSE_BLK0,  11,    1,      Write protection for key_purpose. KEY3
+            WR_DIS.KEY4_PURPOSE,          EFUSE_BLK0,  12,    1,      Write protection for key_purpose. KEY4
+            WR_DIS.KEY5_PURPOSE,          EFUSE_BLK0,  13,    1,      Write protection for key_purpose. KEY5
+            WR_DIS.SEC_DPA_LEVEL,         EFUSE_BLK0,  14,    1,      Write protection for SEC_DPA_LEVEL
+            WR_DIS.SECURE_BOOT_EN,        EFUSE_BLK0,  15,    1,      Write protection for SECURE_BOOT_EN
+            WR_DIS.SECURE_BOOT_AGGRESSIVE_REVOKE,EFUSE_BLK0, 16, 1,   Write protection for SECURE_BOOT_AGGRESSIVE_REVOKE
+            WR_DIS.GROUP_3,               EFUSE_BLK0,  18,    1,      Write protection for FLASH_TPUW DIS_DOWNLOAD_MODE DIS_DIRECT_BOOT DIS_USB_PRINT DIS_USB_DOWNLOAD_MODE ENABLE_SECURITY_DOWNLOAD UART_PRINT_CONTROLFLASH_TYPE FORCE_SEND_RESUME SECURE_VERSION
+            WR_DIS.SECURE_BOOT_DISABLE_FAST_WAKE,EFUSE_BLK0, 19, 1,   Write protection for SECURE_BOOT_DISABLE_FAST_WAKE
+            WR_DIS.BLK1,                  EFUSE_BLK0,  20,    1,      Write protection for EFUSE_BLK1.  MAC_SPI_8M_SYS
+            WR_DIS.SYS_DATA_PART1,        EFUSE_BLK0,  21,    1,      Write protection for EFUSE_BLK2.  SYS_DATA_PART1
+            WR_DIS.USER_DATA,             EFUSE_BLK0,  22,    1,      Write protection for EFUSE_BLK3.  USER_DATA
+            WR_DIS.KEY0,                  EFUSE_BLK0,  23,    1,      Write protection for EFUSE_BLK4.  KEY0
+            WR_DIS.KEY1,                  EFUSE_BLK0,  24,    1,      Write protection for EFUSE_BLK5.  KEY1
+            WR_DIS.KEY2,                  EFUSE_BLK0,  25,    1,      Write protection for EFUSE_BLK6.  KEY2
+            WR_DIS.KEY3,                  EFUSE_BLK0,  26,    1,      Write protection for EFUSE_BLK7.  KEY3
+            WR_DIS.KEY4,                  EFUSE_BLK0,  27,    1,      Write protection for EFUSE_BLK8.  KEY4
+            WR_DIS.KEY5,                  EFUSE_BLK0,  28,    1,      Write protection for EFUSE_BLK9.  KEY5
+            WR_DIS.SYS_DATA_PART2,        EFUSE_BLK0,  29,    1,      Write protection for EFUSE_BLK10. SYS_DATA_PART2
+
+    # EFUSE_RD_REPEAT_DATA0_REG #
+        RD_DIS,                           EFUSE_BLK0,   32,    7,     Read protection
+            RD_DIS.KEY0,                  EFUSE_BLK0,   32,    1,     Read protection for EFUSE_BLK4.  KEY0
+            RD_DIS.KEY1,                  EFUSE_BLK0,   33,    1,     Read protection for EFUSE_BLK5.  KEY1
+            RD_DIS.KEY2,                  EFUSE_BLK0,   34,    1,     Read protection for EFUSE_BLK6.  KEY2
+            RD_DIS.KEY3,                  EFUSE_BLK0,   35,    1,     Read protection for EFUSE_BLK7.  KEY3
+            RD_DIS.KEY4,                  EFUSE_BLK0,   36,    1,     Read protection for EFUSE_BLK8.  KEY4
+            RD_DIS.KEY5,                  EFUSE_BLK0,   37,    1,     Read protection for EFUSE_BLK9.  KEY5
+            RD_DIS.SYS_DATA_PART2,        EFUSE_BLK0,   38,    1,     Read protection for EFUSE_BLK10. SYS_DATA_PART2
+        SWAP_UART_SDIO_EN,                EFUSE_BLK0,   39,    1,     Swap pad of uart and sdio.
+        DIS_ICACHE,                       EFUSE_BLK0,   40,    1,     Disable Icache
+        DIS_USB_JTAG,                     EFUSE_BLK0,   41,    1,     Disable USB JTAG
+        DIS_DOWNLOAD_ICACHE,              EFUSE_BLK0,   42,    1,     Disable Icache in download mode
+        DIS_USB_SERIAL_JTAG,              EFUSE_BLK0,   43,    1,     Disable USB_SERIAL_JTAG
+        DIS_FORCE_DOWNLOAD,               EFUSE_BLK0,   44,    1,     Disable force chip go to download mode function
+        DIS_TWAI,                         EFUSE_BLK0,   46,    1,     Disable TWAI function
+        JTAG_SEL_ENABLE,                  EFUSE_BLK0,   47,    1,     Set this bit to enable selection between usb_to_jtag and pad_to_jtag through strapping gpio10 when both reg_dis_usb_jtag and reg_dis_pad_jtag are equal to 0.
+        SOFT_DIS_JTAG,                    EFUSE_BLK0,   48,    3,     Set these bits to disable JTAG in the soft way (odd number 1 means disable). JTAG can be enabled in HMAC module.
+        DIS_PAD_JTAG,                     EFUSE_BLK0,   51,    1,     Disable JTAG in the hard way. JTAG is disabled permanently.
+        DIS_DOWNLOAD_MANUAL_ENCRYPT,      EFUSE_BLK0,   52,    1,     Disable flash encryption when in download boot modes.
+        USB_DREFH,                        EFUSE_BLK0,   53,    2,     Controls single-end input threshold vrefh 1.76 V to 2 V with step of 80 mV stored in eFuse.
+        USB_DREFL,                        EFUSE_BLK0,   55,    2,     Controls single-end input threshold vrefl 0.8 V to 1.04 V with step of 80 mV stored in eFuse.
+        USB_EXCHG_PINS,                   EFUSE_BLK0,   57,    1,     Exchange D+ D- pins
+        VDD_SPI_AS_GPIO,                  EFUSE_BLK0,   58,    1,     Set this bit to vdd spi pin function as gpio
+
+
+    # EFUSE_RD_REPEAT_DATA1_REG #
+        WDT_DELAY_SEL,                    EFUSE_BLK0,   80,    2,     Select RTC WDT time out threshold
+        SPI_BOOT_CRYPT_CNT,               EFUSE_BLK0,   82,    3,     SPI boot encrypt decrypt enable. odd number 1 enable. even number 1 disable
+        SECURE_BOOT_KEY_REVOKE0,          EFUSE_BLK0,   85,    1,     Enable revoke first secure boot key
+        SECURE_BOOT_KEY_REVOKE1,          EFUSE_BLK0,   86,    1,     Enable revoke second secure boot key
+        SECURE_BOOT_KEY_REVOKE2,          EFUSE_BLK0,   87,    1,     Enable revoke third secure boot key
+        KEY_PURPOSE_0,                    EFUSE_BLK0,   88,    4,     Key0 purpose
+        KEY_PURPOSE_1,                    EFUSE_BLK0,   92,    4,     Key1 purpose
+
+    # EFUSE_RD_REPEAT_DATA2_REG #
+        KEY_PURPOSE_2,                    EFUSE_BLK0,   96,    4,     Key2 purpose
+        KEY_PURPOSE_3,                    EFUSE_BLK0,  100,    4,     Key3 purpose
+        KEY_PURPOSE_4,                    EFUSE_BLK0,  104,    4,     Key4 purpose
+        KEY_PURPOSE_5,                    EFUSE_BLK0,  108,    4,     Key5 purpose
+        SEC_DPA_LEVEL,                    EFUSE_BLK0,  112,    2,     Configures the clock random divide mode to determine the spa secure level
+        SECURE_BOOT_EN,                   EFUSE_BLK0,  116,    1,     Secure boot enable
+        SECURE_BOOT_AGGRESSIVE_REVOKE,    EFUSE_BLK0,  117,    1,     Enable aggressive secure boot revoke
+        FLASH_TPUW,                       EFUSE_BLK0,  124,    4,     Flash wait time after power up. (unit is ms). When value is 15. the time is 30 ms
+
+    # EFUSE_RD_REPEAT_DATA3_REG #
+        DIS_DOWNLOAD_MODE,                EFUSE_BLK0,  128,    1,     Disble download mode include boot_mode[3:0] is 0 1 2 3 6 7
+        DIS_DIRECT_BOOT,                  EFUSE_BLK0,  129,    1,     Disable direct boot mode
+        DIS_USB_PRINT,                    EFUSE_BLK0,  130,    1,     Disable USB Print
+        DIS_USB_DOWNLOAD_MODE,            EFUSE_BLK0,  132,    1,     Disable download through USB
+        ENABLE_SECURITY_DOWNLOAD,         EFUSE_BLK0,  133,    1,     Enable security download mode
+        UART_PRINT_CONTROL,               EFUSE_BLK0,  134,    2,     b00:force print. b01:control by GPIO8 - low level print. b10:control by GPIO8 - high level print. b11:force disable print.
+        FORCE_SEND_RESUME,                EFUSE_BLK0,  141,    1,     Force ROM code to send a resume command during SPI boot
+        SECURE_VERSION,                   EFUSE_BLK0,  142,   16,     Secure version for anti-rollback
+
+    # EFUSE_RD_REPEAT_DATA4_REG #
+        DISABLE_WAFER_VERSION_MAJOR,      EFUSE_BLK0,  160,    1,      Disables check of wafer version major
+        DISABLE_BLK_VERSION_MAJOR,        EFUSE_BLK0,  161,    1,      Disables check of blk version major
+
+# MAC_SPI_SYS BLOCK#
+#######################
+    # RD_MAC_SPI_SYS_0 - RD_MAC_SPI_SYS_2
+        MAC_FACTORY,                          EFUSE_BLK1,   40,    8,     Factory MAC addr [0]
+        ,                                     EFUSE_BLK1,   32,    8,     Factory MAC addr [1]
+        ,                                     EFUSE_BLK1,   24,    8,     Factory MAC addr [2]
+        ,                                     EFUSE_BLK1,   16,    8,     Factory MAC addr [3]
+        ,                                     EFUSE_BLK1,    8,    8,     Factory MAC addr [4]
+        ,                                     EFUSE_BLK1,    0,    8,     Factory MAC addr [5]
+        SPI_PAD_CONFIG_CLK,                   EFUSE_BLK1,   48,    6,     SPI_PAD_configure CLK
+        SPI_PAD_CONFIG_Q_D1,                  EFUSE_BLK1,   54,    6,     SPI_PAD_configure Q(D1)
+        SPI_PAD_CONFIG_D_D0,                  EFUSE_BLK1,   60,    6,     SPI_PAD_configure D(D0)
+        SPI_PAD_CONFIG_CS,                    EFUSE_BLK1,   66,    6,     SPI_PAD_configure CS
+        SPI_PAD_CONFIG_HD_D3,                 EFUSE_BLK1,   72,    6,     SPI_PAD_configure HD(D3)
+        SPI_PAD_CONFIG_WP_D2,                 EFUSE_BLK1,   78,    6,     SPI_PAD_configure WP(D2)
+        SPI_PAD_CONFIG_DQS,                   EFUSE_BLK1,   84,    6,     SPI_PAD_configure DQS
+        SPI_PAD_CONFIG_D4,                    EFUSE_BLK1,   90,    6,     SPI_PAD_configure D4
+        SPI_PAD_CONFIG_D5,                    EFUSE_BLK1,   96,    6,     SPI_PAD_configure D5
+
+    # RD_MAC_SPI_SYS_3
+        SPI_PAD_CONFIG_D6,                    EFUSE_BLK1,  102,    6,     SPI_PAD_configure D6
+        SPI_PAD_CONFIG_D7,                    EFUSE_BLK1,  108,    6,     SPI_PAD_configure D7
+        WAFER_VERSION_MINOR,                  EFUSE_BLK1,  114,    3,     WAFER_VERSION_MINOR least significant bits
+        ,                                     EFUSE_BLK1,  183,    1,     WAFER_VERSION_MINOR most significant bit
+        # WAFER_VERSION_MINOR most significant bit is from RD_MAC_SPI_SYS_5
+        PKG_VERSION,                          EFUSE_BLK1,  117,    3,     Package version 0:ESP32C3
+        BLK_VERSION_MINOR,                    EFUSE_BLK1,  120,    3,     BLK_VERSION_MINOR
+
+    # RD_MAC_SPI_SYS_5
+        # WAFER_VERSION_MINOR most significant bit
+        WAFER_VERSION_MAJOR,                  EFUSE_BLK1,  184,    2,     WAFER_VERSION_MAJOR
+
+# SYS_DATA_PART1 BLOCK# - System configuration
+#######################
+    # RD_SYS_PART1_DATA0 - rd_sys_part1_data3
+        OPTIONAL_UNIQUE_ID,                   EFUSE_BLK2,    0,  128,     Optional unique 128-bit ID
+
+    # RD_SYS_PART1_DATA4
+        BLK_VERSION_MAJOR,                    EFUSE_BLK2,  128,    2,     BLK_VERSION_MAJOR of BLOCK2
+        TEMP_CALIB,                           EFUSE_BLK2,  131,    9,     Temperature calibration data
+        OCODE,                                EFUSE_BLK2,  140,    8,     ADC OCode
+        ADC1_INIT_CODE_ATTEN0,                EFUSE_BLK2,  148,   10,     ADC1 init code at atten0
+        ADC1_INIT_CODE_ATTEN1,                EFUSE_BLK2,  158,   10,     ADC1 init code at atten1
+
+    # RD_SYS_PART1_DATA5
+        ADC1_INIT_CODE_ATTEN2,                EFUSE_BLK2,  168,   10,     ADC1 init code at atten2
+        ADC1_INIT_CODE_ATTEN3,                EFUSE_BLK2,  178,   10,     ADC1 init code at atten3
+        ADC1_CAL_VOL_ATTEN0,                  EFUSE_BLK2,  188,   10,     ADC1 calibration voltage at atten0
+        ADC1_CAL_VOL_ATTEN1,                  EFUSE_BLK2,  198,   10,     ADC1 calibration voltage at atten1
+        ADC1_CAL_VOL_ATTEN2,                  EFUSE_BLK2,  208,   10,     ADC1 calibration voltage at atten2
+        ADC1_CAL_VOL_ATTEN3,                  EFUSE_BLK2,  218,   10,     ADC1 calibration voltage at atten3
+
+################
+USER_DATA,                                EFUSE_BLK3,    0,  256,     User data
+USER_DATA.MAC_CUSTOM,                     EFUSE_BLK3,  200,   48,     Custom MAC
+
+################
+KEY0,                                     EFUSE_BLK4,    0,  256,     Key0 or user data
+KEY1,                                     EFUSE_BLK5,    0,  256,     Key1 or user data
+KEY2,                                     EFUSE_BLK6,    0,  256,     Key2 or user data
+KEY3,                                     EFUSE_BLK7,    0,  256,     Key3 or user data
+KEY4,                                     EFUSE_BLK8,    0,  256,     Key4 or user data
+KEY5,                                     EFUSE_BLK9,    0,  256,     Key5 or user data
+SYS_DATA_PART2,                           EFUSE_BLK10,   0,  256,     System configuration
+
+# AUTO CONFIG DIG&RTC DBIAS#
+################
+K_RTC_LDO,                              EFUSE_BLK1,    135,    7,      BLOCK1 K_RTC_LDO
+K_DIG_LDO,                              EFUSE_BLK1,    142,    7,      BLOCK1 K_DIG_LDO
+V_RTC_DBIAS20,                          EFUSE_BLK1,    149,    8,      BLOCK1 voltage of rtc dbias20
+V_DIG_DBIAS20,                          EFUSE_BLK1,    157,    8,      BLOCK1 voltage of digital dbias20
+DIG_DBIAS_HVT,                          EFUSE_BLK1,    165,    5,      BLOCK1 digital dbias when hvt
+THRES_HVT,                              EFUSE_BLK1,    170,    10,     BLOCK1 pvt threshold when hvt
diff --git a/components/efuse/esp32c6/esp_efuse_utility.c b/components/efuse/esp32c6/esp_efuse_utility.c
new file mode 100644
index 0000000000..689a8ca9cb
--- /dev/null
+++ b/components/efuse/esp32c6/esp_efuse_utility.c
@@ -0,0 +1,215 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <sys/param.h>
+#include "sdkconfig.h"
+#include "esp_log.h"
+#include "assert.h"
+#include "esp_efuse_utility.h"
+#include "soc/efuse_periph.h"
+#include "hal/efuse_hal.h"
+
+static const char *TAG = "efuse";
+
+#ifdef CONFIG_EFUSE_VIRTUAL
+extern uint32_t virt_blocks[EFUSE_BLK_MAX][COUNT_EFUSE_REG_PER_BLOCK];
+#endif // CONFIG_EFUSE_VIRTUAL
+
+/*Range addresses to read blocks*/
+const esp_efuse_range_addr_t range_read_addr_blocks[] = {
+    {EFUSE_RD_WR_DIS_REG,       EFUSE_RD_REPEAT_DATA4_REG},      // range address of EFUSE_BLK0  REPEAT
+    {EFUSE_RD_MAC_SPI_SYS_0_REG, EFUSE_RD_MAC_SPI_SYS_5_REG},      // range address of EFUSE_BLK1  MAC_SPI_8M
+    {EFUSE_RD_SYS_PART1_DATA0_REG,    EFUSE_RD_SYS_PART1_DATA7_REG},         // range address of EFUSE_BLK2  SYS_DATA
+    {EFUSE_RD_USR_DATA0_REG,    EFUSE_RD_USR_DATA7_REG},         // range address of EFUSE_BLK3  USR_DATA
+    {EFUSE_RD_KEY0_DATA0_REG,   EFUSE_RD_KEY0_DATA7_REG},        // range address of EFUSE_BLK4  KEY0
+    {EFUSE_RD_KEY1_DATA0_REG,   EFUSE_RD_KEY1_DATA7_REG},        // range address of EFUSE_BLK5  KEY1
+    {EFUSE_RD_KEY2_DATA0_REG,   EFUSE_RD_KEY2_DATA7_REG},        // range address of EFUSE_BLK6  KEY2
+    {EFUSE_RD_KEY3_DATA0_REG,   EFUSE_RD_KEY3_DATA7_REG},        // range address of EFUSE_BLK7  KEY3
+    {EFUSE_RD_KEY4_DATA0_REG,   EFUSE_RD_KEY4_DATA7_REG},        // range address of EFUSE_BLK8  KEY4
+    {EFUSE_RD_KEY5_DATA0_REG,   EFUSE_RD_KEY5_DATA7_REG},        // range address of EFUSE_BLK9  KEY5
+    {EFUSE_RD_SYS_PART2_DATA0_REG,   EFUSE_RD_SYS_PART2_DATA7_REG}         // range address of EFUSE_BLK10 KEY6
+};
+
+static uint32_t write_mass_blocks[EFUSE_BLK_MAX][COUNT_EFUSE_REG_PER_BLOCK] = { 0 };
+
+/*Range addresses to write blocks (it is not real regs, it is buffer) */
+const esp_efuse_range_addr_t range_write_addr_blocks[] = {
+    {(uint32_t) &write_mass_blocks[EFUSE_BLK0][0],  (uint32_t) &write_mass_blocks[EFUSE_BLK0][5]},
+    {(uint32_t) &write_mass_blocks[EFUSE_BLK1][0],  (uint32_t) &write_mass_blocks[EFUSE_BLK1][5]},
+    {(uint32_t) &write_mass_blocks[EFUSE_BLK2][0],  (uint32_t) &write_mass_blocks[EFUSE_BLK2][7]},
+    {(uint32_t) &write_mass_blocks[EFUSE_BLK3][0],  (uint32_t) &write_mass_blocks[EFUSE_BLK3][7]},
+    {(uint32_t) &write_mass_blocks[EFUSE_BLK4][0],  (uint32_t) &write_mass_blocks[EFUSE_BLK4][7]},
+    {(uint32_t) &write_mass_blocks[EFUSE_BLK5][0],  (uint32_t) &write_mass_blocks[EFUSE_BLK5][7]},
+    {(uint32_t) &write_mass_blocks[EFUSE_BLK6][0],  (uint32_t) &write_mass_blocks[EFUSE_BLK6][7]},
+    {(uint32_t) &write_mass_blocks[EFUSE_BLK7][0],  (uint32_t) &write_mass_blocks[EFUSE_BLK7][7]},
+    {(uint32_t) &write_mass_blocks[EFUSE_BLK8][0],  (uint32_t) &write_mass_blocks[EFUSE_BLK8][7]},
+    {(uint32_t) &write_mass_blocks[EFUSE_BLK9][0],  (uint32_t) &write_mass_blocks[EFUSE_BLK9][7]},
+    {(uint32_t) &write_mass_blocks[EFUSE_BLK10][0], (uint32_t) &write_mass_blocks[EFUSE_BLK10][7]},
+};
+
+#ifndef CONFIG_EFUSE_VIRTUAL
+// Update Efuse timing configuration
+static esp_err_t esp_efuse_set_timing(void)
+{
+    // efuse clock is fixed.
+    // An argument (0) is for compatibility and will be ignored.
+    efuse_hal_set_timing(0);
+    return ESP_OK;
+}
+#endif // ifndef CONFIG_EFUSE_VIRTUAL
+
+// Efuse read operation: copies data from physical efuses to efuse read registers.
+void esp_efuse_utility_clear_program_registers(void)
+{
+    efuse_hal_read();
+    efuse_hal_clear_program_registers();
+}
+
+esp_err_t esp_efuse_utility_check_errors(void)
+{
+    return ESP_OK;
+}
+
+// Burn values written to the efuse write registers
+esp_err_t esp_efuse_utility_burn_chip(void)
+{
+    esp_err_t error = ESP_OK;
+#ifdef CONFIG_EFUSE_VIRTUAL
+    ESP_LOGW(TAG, "Virtual efuses enabled: Not really burning eFuses");
+    for (int num_block = EFUSE_BLK_MAX - 1; num_block >= EFUSE_BLK0; num_block--) {
+        int subblock = 0;
+        for (uint32_t addr_wr_block = range_write_addr_blocks[num_block].start; addr_wr_block <= range_write_addr_blocks[num_block].end; addr_wr_block += 4) {
+            virt_blocks[num_block][subblock++] |= REG_READ(addr_wr_block);
+        }
+    }
+#ifdef CONFIG_EFUSE_VIRTUAL_KEEP_IN_FLASH
+    esp_efuse_utility_write_efuses_to_flash();
+#endif
+#else // CONFIG_EFUSE_VIRTUAL
+    if (esp_efuse_set_timing() != ESP_OK) {
+        ESP_LOGE(TAG, "Efuse fields are not burnt");
+    } else {
+        // Permanently update values written to the efuse write registers
+        // It is necessary to process blocks in the order from MAX-> EFUSE_BLK0, because EFUSE_BLK0 has protection bits for other blocks.
+        for (int num_block = EFUSE_BLK_MAX - 1; num_block >= EFUSE_BLK0; num_block--) {
+            bool need_burn_block = false;
+            for (uint32_t addr_wr_block = range_write_addr_blocks[num_block].start; addr_wr_block <= range_write_addr_blocks[num_block].end; addr_wr_block += 4) {
+                if (REG_READ(addr_wr_block) != 0) {
+                    need_burn_block = true;
+                    break;
+                }
+            }
+            if (!need_burn_block) {
+                continue;
+            }
+            if (error) {
+                // It is done for a use case: BLOCK2 (Flash encryption key) could have an error (incorrect written data)
+                // in this case we can not burn any data into BLOCK0 because it might set read/write protections of BLOCK2.
+                ESP_LOGE(TAG, "BLOCK%d can not be burned because a previous block got an error, skipped.", num_block);
+                continue;
+            }
+            efuse_hal_clear_program_registers();
+            if (esp_efuse_get_coding_scheme(num_block) == EFUSE_CODING_SCHEME_RS) {
+                uint8_t block_rs[12];
+                efuse_hal_rs_calculate((void *)range_write_addr_blocks[num_block].start, block_rs);
+#pragma GCC diagnostic push
+#pragma GCC diagnostic ignored "-Wstringop-overflow"
+#pragma GCC diagnostic ignored "-Warray-bounds"
+                memcpy((void *)EFUSE_PGM_CHECK_VALUE0_REG, block_rs, sizeof(block_rs));
+#pragma GCC diagnostic pop
+            }
+            unsigned r_data_len = (range_read_addr_blocks[num_block].end - range_read_addr_blocks[num_block].start) + sizeof(uint32_t);
+            unsigned data_len = (range_write_addr_blocks[num_block].end - range_write_addr_blocks[num_block].start) + sizeof(uint32_t);
+            memcpy((void *)EFUSE_PGM_DATA0_REG, (void *)range_write_addr_blocks[num_block].start, data_len);
+
+            uint32_t backup_write_data[8 + 3]; // 8 words are data and 3 words are RS coding data
+#pragma GCC diagnostic push
+#if     __GNUC__ >= 11
+#pragma GCC diagnostic ignored "-Wstringop-overread"
+#endif
+#pragma GCC diagnostic ignored "-Warray-bounds"
+            memcpy(backup_write_data, (void *)EFUSE_PGM_DATA0_REG, sizeof(backup_write_data));
+#pragma GCC diagnostic pop
+            int repeat_burn_op = 1;
+            bool correct_written_data;
+            bool coding_error_before = efuse_hal_is_coding_error_in_block(num_block);
+            if (coding_error_before) {
+                ESP_LOGW(TAG, "BLOCK%d already has a coding error", num_block);
+            }
+            bool coding_error_occurred;
+
+            do {
+                ESP_LOGI(TAG, "BURN BLOCK%d", num_block);
+                efuse_hal_program(num_block); // BURN a block
+
+                bool coding_error_after;
+                for (unsigned i = 0; i < 5; i++) {
+                    efuse_hal_read();
+                    coding_error_after = efuse_hal_is_coding_error_in_block(num_block);
+                    if (coding_error_after == true) {
+                        break;
+                    }
+                }
+                coding_error_occurred = (coding_error_before != coding_error_after) && coding_error_before == false;
+                if (coding_error_occurred) {
+                    ESP_LOGW(TAG, "BLOCK%d got a coding error", num_block);
+                }
+
+                correct_written_data = esp_efuse_utility_is_correct_written_data(num_block, r_data_len);
+                if (!correct_written_data || coding_error_occurred) {
+                    ESP_LOGW(TAG, "BLOCK%d: next retry to fix an error [%d/3]...", num_block, repeat_burn_op);
+#pragma GCC diagnostic push
+#pragma GCC diagnostic ignored "-Wstringop-overflow"
+#pragma GCC diagnostic ignored "-Warray-bounds"
+                    memcpy((void *)EFUSE_PGM_DATA0_REG, (void *)backup_write_data, sizeof(backup_write_data));
+#pragma GCC diagnostic pop
+                }
+
+            } while ((!correct_written_data || coding_error_occurred) && repeat_burn_op++ < 3);
+
+            if (coding_error_occurred) {
+                ESP_LOGW(TAG, "Coding error was not fixed");
+                if (num_block == 0) {
+                    ESP_LOGE(TAG, "BLOCK0 got a coding error, which might be critical for security");
+                    error = ESP_FAIL;
+                }
+            }
+            if (!correct_written_data) {
+                ESP_LOGE(TAG, "Written data are incorrect");
+                error = ESP_FAIL;
+            }
+        }
+    }
+#endif // CONFIG_EFUSE_VIRTUAL
+    esp_efuse_utility_reset();
+    return error;
+}
+
+// After esp_efuse_write.. functions EFUSE_BLKx_WDATAx_REG were filled is not coded values.
+// This function reads EFUSE_BLKx_WDATAx_REG registers, and checks possible to write these data with RS coding scheme.
+// The RS coding scheme does not require data changes for the encoded data. esp32s2 has special registers for this.
+// They will be filled during the burn operation.
+esp_err_t esp_efuse_utility_apply_new_coding_scheme()
+{
+    // start with EFUSE_BLK1. EFUSE_BLK0 - always uses EFUSE_CODING_SCHEME_NONE.
+    for (int num_block = EFUSE_BLK1; num_block < EFUSE_BLK_MAX; num_block++) {
+        if (esp_efuse_get_coding_scheme(num_block) == EFUSE_CODING_SCHEME_RS) {
+            for (uint32_t addr_wr_block = range_write_addr_blocks[num_block].start; addr_wr_block <= range_write_addr_blocks[num_block].end; addr_wr_block += 4) {
+                if (REG_READ(addr_wr_block)) {
+                    int num_reg = 0;
+                    for (uint32_t addr_rd_block = range_read_addr_blocks[num_block].start; addr_rd_block <= range_read_addr_blocks[num_block].end; addr_rd_block += 4, ++num_reg) {
+                        if (esp_efuse_utility_read_reg(num_block, num_reg)) {
+                            ESP_LOGE(TAG, "Bits are not empty. Write operation is forbidden.");
+                            return ESP_ERR_CODING;
+                        }
+                    }
+                    break;
+                }
+            }
+        }
+    }
+    return ESP_OK;
+}
diff --git a/components/efuse/esp32c6/include/esp_efuse_chip.h b/components/efuse/esp32c6/include/esp_efuse_chip.h
new file mode 100644
index 0000000000..85eb5d8362
--- /dev/null
+++ b/components/efuse/esp32c6/include/esp_efuse_chip.h
@@ -0,0 +1,79 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/**
+ * @brief Type of eFuse blocks ESP32C6
+ */
+typedef enum {
+    EFUSE_BLK0                 = 0,   /**< Number of eFuse BLOCK0. REPEAT_DATA */
+
+    EFUSE_BLK1                 = 1,   /**< Number of eFuse BLOCK1. MAC_SPI_8M_SYS */
+
+    EFUSE_BLK2                 = 2,   /**< Number of eFuse BLOCK2. SYS_DATA_PART1 */
+    EFUSE_BLK_SYS_DATA_PART1   = 2,   /**< Number of eFuse BLOCK2. SYS_DATA_PART1 */
+
+    EFUSE_BLK3                 = 3,   /**< Number of eFuse BLOCK3. USER_DATA*/
+    EFUSE_BLK_USER_DATA        = 3,   /**< Number of eFuse BLOCK3. USER_DATA*/
+
+    EFUSE_BLK4                 = 4,   /**< Number of eFuse BLOCK4. KEY0 */
+    EFUSE_BLK_KEY0             = 4,   /**< Number of eFuse BLOCK4. KEY0 */
+
+    EFUSE_BLK5                 = 5,   /**< Number of eFuse BLOCK5. KEY1 */
+    EFUSE_BLK_KEY1             = 5,   /**< Number of eFuse BLOCK5. KEY1 */
+
+    EFUSE_BLK6                 = 6,   /**< Number of eFuse BLOCK6. KEY2 */
+    EFUSE_BLK_KEY2             = 6,   /**< Number of eFuse BLOCK6. KEY2 */
+
+    EFUSE_BLK7                 = 7,   /**< Number of eFuse BLOCK7. KEY3 */
+    EFUSE_BLK_KEY3             = 7,   /**< Number of eFuse BLOCK7. KEY3 */
+
+    EFUSE_BLK8                 = 8,   /**< Number of eFuse BLOCK8. KEY4 */
+    EFUSE_BLK_KEY4             = 8,   /**< Number of eFuse BLOCK8. KEY4 */
+
+    EFUSE_BLK9                 = 9,   /**< Number of eFuse BLOCK9. KEY5 */
+    EFUSE_BLK_KEY5             = 9,   /**< Number of eFuse BLOCK9. KEY5 */
+    EFUSE_BLK_KEY_MAX          = 10,
+
+    EFUSE_BLK10                = 10,  /**< Number of eFuse BLOCK10. SYS_DATA_PART2 */
+    EFUSE_BLK_SYS_DATA_PART2   = 10,  /**< Number of eFuse BLOCK10. SYS_DATA_PART2 */
+
+    EFUSE_BLK_MAX
+} esp_efuse_block_t;
+
+/**
+ * @brief Type of coding scheme
+ */
+typedef enum {
+    EFUSE_CODING_SCHEME_NONE    = 0,    /**< None */
+    EFUSE_CODING_SCHEME_RS      = 3,    /**< Reed-Solomon coding */
+} esp_efuse_coding_scheme_t;
+
+/**
+ * @brief Type of key purpose
+ */
+typedef enum {
+    ESP_EFUSE_KEY_PURPOSE_USER = 0,                         /**< User purposes (software-only use) */
+    ESP_EFUSE_KEY_PURPOSE_RESERVED = 1,                     /**< Reserved */
+    ESP_EFUSE_KEY_PURPOSE_XTS_AES_128_KEY = 4,              /**< XTS_AES_128_KEY (flash/PSRAM encryption) */
+    ESP_EFUSE_KEY_PURPOSE_HMAC_DOWN_ALL = 5,                /**< HMAC Downstream mode */
+    ESP_EFUSE_KEY_PURPOSE_HMAC_DOWN_JTAG = 6,               /**< JTAG soft enable key (uses HMAC Downstream mode) */
+    ESP_EFUSE_KEY_PURPOSE_HMAC_DOWN_DIGITAL_SIGNATURE = 7,  /**< Digital Signature peripheral key (uses HMAC Downstream mode) */
+    ESP_EFUSE_KEY_PURPOSE_HMAC_UP = 8,                      /**< HMAC Upstream mode */
+    ESP_EFUSE_KEY_PURPOSE_SECURE_BOOT_DIGEST0 = 9,          /**< SECURE_BOOT_DIGEST0 (Secure Boot key digest) */
+    ESP_EFUSE_KEY_PURPOSE_SECURE_BOOT_DIGEST1 = 10,         /**< SECURE_BOOT_DIGEST1 (Secure Boot key digest) */
+    ESP_EFUSE_KEY_PURPOSE_SECURE_BOOT_DIGEST2 = 11,         /**< SECURE_BOOT_DIGEST2 (Secure Boot key digest) */
+    ESP_EFUSE_KEY_PURPOSE_MAX,                              /**< MAX PURPOSE */
+} esp_efuse_purpose_t;
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/efuse/esp32c6/include/esp_efuse_rtc_calib.h b/components/efuse/esp32c6/include/esp_efuse_rtc_calib.h
new file mode 100644
index 0000000000..c8029ffc63
--- /dev/null
+++ b/components/efuse/esp32c6/include/esp_efuse_rtc_calib.h
@@ -0,0 +1,59 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <esp_types.h>
+#include <esp_err.h>
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+//This is the ADC calibration value version burnt in efuse
+#define ESP_EFUSE_ADC_CALIB_VER     1
+
+/**
+ * @brief Get the RTC calibration efuse version
+ *
+ * @return Version of the stored efuse
+ */
+int esp_efuse_rtc_calib_get_ver(void);
+
+/**
+ * @brief Get the init code in the efuse, for the corresponding attenuation.
+ *
+ * @param version   Version of the stored efuse
+ * @param adc_unit  ADC unit. Not used, for compatibility. On esp32c6, for calibration v1, both ADC units use the same init code (calibrated by ADC1)
+ * @param atten     Attenuation of the init code
+ * @return The init code stored in efuse
+ */
+uint32_t esp_efuse_rtc_calib_get_init_code(int version, uint32_t adc_unit, int atten);
+
+/**
+ * @brief Get the calibration digits stored in the efuse, and the corresponding voltage.
+ *
+ * @param version Version of the stored efuse
+ * @param atten         Attenuation to use
+ * @param out_digi      Output buffer of the digits
+ * @param out_vol_mv    Output of the voltage, in mV
+ * @return
+ *      - ESP_ERR_INVALID_ARG: If efuse version or attenuation is invalid
+ *      - ESP_OK: if success
+ */
+esp_err_t esp_efuse_rtc_calib_get_cal_voltage(int version, int atten, uint32_t* out_digi, uint32_t* out_vol_mv);
+
+/**
+ * @brief Get the temperature sensor calibration number delta_T stored in the efuse.
+ *
+ * @param tsens_cal Pointer of the specification of temperature sensor calibration number in efuse.
+ *
+ * @return ESP_OK if get the calibration value successfully.
+ *         ESP_ERR_INVALID_ARG if can't get the calibration value.
+ */
+esp_err_t esp_efuse_rtc_calib_get_tsens_val(float* tsens_cal);
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/efuse/esp32c6/include/esp_efuse_table.h b/components/efuse/esp32c6/include/esp_efuse_table.h
new file mode 100644
index 0000000000..f82e1c3d51
--- /dev/null
+++ b/components/efuse/esp32c6/include/esp_efuse_table.h
@@ -0,0 +1,144 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#include "esp_efuse.h"
+
+// md5_digest_table 5b3b6e026d28aacca6dc3b96be8bd280
+// This file was generated from the file esp_efuse_table.csv. DO NOT CHANGE THIS FILE MANUALLY.
+// If you want to change some fields, you need to change esp_efuse_table.csv file
+// then run `efuse_common_table` or `efuse_custom_table` command it will generate this file.
+// To show efuse_table run the command 'show_efuse_table'.
+
+
+extern const esp_efuse_desc_t* ESP_EFUSE_WR_DIS[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_RD_DIS[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SWAP_UART_SDIO_EN[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_GROUP_1[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_GROUP_2[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SPI_BOOT_CRYPT_CNT[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SECURE_BOOT_KEY_REVOKE0[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SECURE_BOOT_KEY_REVOKE1[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SECURE_BOOT_KEY_REVOKE2[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY0_PURPOSE[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY1_PURPOSE[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY2_PURPOSE[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY3_PURPOSE[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY4_PURPOSE[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY5_PURPOSE[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SEC_DPA_LEVEL[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SECURE_BOOT_EN[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SECURE_BOOT_AGGRESSIVE_REVOKE[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_GROUP_3[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SECURE_BOOT_DISABLE_FAST_WAKE[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_BLK1[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SYS_DATA_PART1[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_USER_DATA[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY0[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY1[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY2[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY3[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY4[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_KEY5[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WR_DIS_SYS_DATA_PART2[];
+extern const esp_efuse_desc_t* ESP_EFUSE_RD_DIS[];
+extern const esp_efuse_desc_t* ESP_EFUSE_RD_DIS_KEY0[];
+extern const esp_efuse_desc_t* ESP_EFUSE_RD_DIS_KEY1[];
+extern const esp_efuse_desc_t* ESP_EFUSE_RD_DIS_KEY2[];
+extern const esp_efuse_desc_t* ESP_EFUSE_RD_DIS_KEY3[];
+extern const esp_efuse_desc_t* ESP_EFUSE_RD_DIS_KEY4[];
+extern const esp_efuse_desc_t* ESP_EFUSE_RD_DIS_KEY5[];
+extern const esp_efuse_desc_t* ESP_EFUSE_RD_DIS_SYS_DATA_PART2[];
+extern const esp_efuse_desc_t* ESP_EFUSE_SWAP_UART_SDIO_EN[];
+extern const esp_efuse_desc_t* ESP_EFUSE_DIS_ICACHE[];
+extern const esp_efuse_desc_t* ESP_EFUSE_DIS_USB_JTAG[];
+extern const esp_efuse_desc_t* ESP_EFUSE_DIS_DOWNLOAD_ICACHE[];
+extern const esp_efuse_desc_t* ESP_EFUSE_DIS_USB_SERIAL_JTAG[];
+extern const esp_efuse_desc_t* ESP_EFUSE_DIS_FORCE_DOWNLOAD[];
+extern const esp_efuse_desc_t* ESP_EFUSE_DIS_TWAI[];
+extern const esp_efuse_desc_t* ESP_EFUSE_JTAG_SEL_ENABLE[];
+extern const esp_efuse_desc_t* ESP_EFUSE_SOFT_DIS_JTAG[];
+extern const esp_efuse_desc_t* ESP_EFUSE_DIS_PAD_JTAG[];
+extern const esp_efuse_desc_t* ESP_EFUSE_DIS_DOWNLOAD_MANUAL_ENCRYPT[];
+extern const esp_efuse_desc_t* ESP_EFUSE_USB_DREFH[];
+extern const esp_efuse_desc_t* ESP_EFUSE_USB_DREFL[];
+extern const esp_efuse_desc_t* ESP_EFUSE_USB_EXCHG_PINS[];
+extern const esp_efuse_desc_t* ESP_EFUSE_VDD_SPI_AS_GPIO[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WDT_DELAY_SEL[];
+extern const esp_efuse_desc_t* ESP_EFUSE_SPI_BOOT_CRYPT_CNT[];
+extern const esp_efuse_desc_t* ESP_EFUSE_SECURE_BOOT_KEY_REVOKE0[];
+extern const esp_efuse_desc_t* ESP_EFUSE_SECURE_BOOT_KEY_REVOKE1[];
+extern const esp_efuse_desc_t* ESP_EFUSE_SECURE_BOOT_KEY_REVOKE2[];
+extern const esp_efuse_desc_t* ESP_EFUSE_KEY_PURPOSE_0[];
+extern const esp_efuse_desc_t* ESP_EFUSE_KEY_PURPOSE_1[];
+extern const esp_efuse_desc_t* ESP_EFUSE_KEY_PURPOSE_2[];
+extern const esp_efuse_desc_t* ESP_EFUSE_KEY_PURPOSE_3[];
+extern const esp_efuse_desc_t* ESP_EFUSE_KEY_PURPOSE_4[];
+extern const esp_efuse_desc_t* ESP_EFUSE_KEY_PURPOSE_5[];
+extern const esp_efuse_desc_t* ESP_EFUSE_SEC_DPA_LEVEL[];
+extern const esp_efuse_desc_t* ESP_EFUSE_SECURE_BOOT_EN[];
+extern const esp_efuse_desc_t* ESP_EFUSE_SECURE_BOOT_AGGRESSIVE_REVOKE[];
+extern const esp_efuse_desc_t* ESP_EFUSE_FLASH_TPUW[];
+extern const esp_efuse_desc_t* ESP_EFUSE_DIS_DOWNLOAD_MODE[];
+extern const esp_efuse_desc_t* ESP_EFUSE_DIS_DIRECT_BOOT[];
+extern const esp_efuse_desc_t* ESP_EFUSE_DIS_USB_PRINT[];
+extern const esp_efuse_desc_t* ESP_EFUSE_DIS_USB_DOWNLOAD_MODE[];
+extern const esp_efuse_desc_t* ESP_EFUSE_ENABLE_SECURITY_DOWNLOAD[];
+extern const esp_efuse_desc_t* ESP_EFUSE_UART_PRINT_CONTROL[];
+extern const esp_efuse_desc_t* ESP_EFUSE_FORCE_SEND_RESUME[];
+extern const esp_efuse_desc_t* ESP_EFUSE_SECURE_VERSION[];
+extern const esp_efuse_desc_t* ESP_EFUSE_DISABLE_WAFER_VERSION_MAJOR[];
+extern const esp_efuse_desc_t* ESP_EFUSE_DISABLE_BLK_VERSION_MAJOR[];
+extern const esp_efuse_desc_t* ESP_EFUSE_MAC_FACTORY[];
+extern const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_CLK[];
+extern const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_Q_D1[];
+extern const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_D_D0[];
+extern const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_CS[];
+extern const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_HD_D3[];
+extern const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_WP_D2[];
+extern const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_DQS[];
+extern const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_D4[];
+extern const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_D5[];
+extern const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_D6[];
+extern const esp_efuse_desc_t* ESP_EFUSE_SPI_PAD_CONFIG_D7[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WAFER_VERSION_MINOR[];
+extern const esp_efuse_desc_t* ESP_EFUSE_PKG_VERSION[];
+extern const esp_efuse_desc_t* ESP_EFUSE_BLK_VERSION_MINOR[];
+extern const esp_efuse_desc_t* ESP_EFUSE_WAFER_VERSION_MAJOR[];
+extern const esp_efuse_desc_t* ESP_EFUSE_OPTIONAL_UNIQUE_ID[];
+extern const esp_efuse_desc_t* ESP_EFUSE_BLK_VERSION_MAJOR[];
+extern const esp_efuse_desc_t* ESP_EFUSE_TEMP_CALIB[];
+extern const esp_efuse_desc_t* ESP_EFUSE_OCODE[];
+extern const esp_efuse_desc_t* ESP_EFUSE_ADC1_INIT_CODE_ATTEN0[];
+extern const esp_efuse_desc_t* ESP_EFUSE_ADC1_INIT_CODE_ATTEN1[];
+extern const esp_efuse_desc_t* ESP_EFUSE_ADC1_INIT_CODE_ATTEN2[];
+extern const esp_efuse_desc_t* ESP_EFUSE_ADC1_INIT_CODE_ATTEN3[];
+extern const esp_efuse_desc_t* ESP_EFUSE_ADC1_CAL_VOL_ATTEN0[];
+extern const esp_efuse_desc_t* ESP_EFUSE_ADC1_CAL_VOL_ATTEN1[];
+extern const esp_efuse_desc_t* ESP_EFUSE_ADC1_CAL_VOL_ATTEN2[];
+extern const esp_efuse_desc_t* ESP_EFUSE_ADC1_CAL_VOL_ATTEN3[];
+extern const esp_efuse_desc_t* ESP_EFUSE_USER_DATA[];
+extern const esp_efuse_desc_t* ESP_EFUSE_USER_DATA_MAC_CUSTOM[];
+extern const esp_efuse_desc_t* ESP_EFUSE_KEY0[];
+extern const esp_efuse_desc_t* ESP_EFUSE_KEY1[];
+extern const esp_efuse_desc_t* ESP_EFUSE_KEY2[];
+extern const esp_efuse_desc_t* ESP_EFUSE_KEY3[];
+extern const esp_efuse_desc_t* ESP_EFUSE_KEY4[];
+extern const esp_efuse_desc_t* ESP_EFUSE_KEY5[];
+extern const esp_efuse_desc_t* ESP_EFUSE_SYS_DATA_PART2[];
+extern const esp_efuse_desc_t* ESP_EFUSE_K_RTC_LDO[];
+extern const esp_efuse_desc_t* ESP_EFUSE_K_DIG_LDO[];
+extern const esp_efuse_desc_t* ESP_EFUSE_V_RTC_DBIAS20[];
+extern const esp_efuse_desc_t* ESP_EFUSE_V_DIG_DBIAS20[];
+extern const esp_efuse_desc_t* ESP_EFUSE_DIG_DBIAS_HVT[];
+extern const esp_efuse_desc_t* ESP_EFUSE_THRES_HVT[];
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/efuse/esp32c6/private_include/esp_efuse_utility.h b/components/efuse/esp32c6/private_include/esp_efuse_utility.h
new file mode 100644
index 0000000000..4720cb0a8f
--- /dev/null
+++ b/components/efuse/esp32c6/private_include/esp_efuse_utility.h
@@ -0,0 +1,21 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#define COUNT_EFUSE_REG_PER_BLOCK 8      /* The number of registers per block. */
+
+#define ESP_EFUSE_SECURE_VERSION_NUM_BLOCK EFUSE_BLK0
+
+#define ESP_EFUSE_FIELD_CORRESPONDS_CODING_SCHEME(scheme, max_num_bit)
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/efuse/esp32c6/sources.cmake b/components/efuse/esp32c6/sources.cmake
new file mode 100644
index 0000000000..9dffd72008
--- /dev/null
+++ b/components/efuse/esp32c6/sources.cmake
@@ -0,0 +1,4 @@
+set(EFUSE_SOC_SRCS  "esp_efuse_table.c"
+                    "esp_efuse_fields.c"
+                    "esp_efuse_rtc_calib.c"
+                    "esp_efuse_utility.c")
diff --git a/components/efuse/src/esp_efuse_fields.c b/components/efuse/src/esp_efuse_fields.c
index 9898563a75..b443ff91b1 100644
--- a/components/efuse/src/esp_efuse_fields.c
+++ b/components/efuse/src/esp_efuse_fields.c
@@ -16,7 +16,6 @@
 #include "esp_log.h"
 #include "soc/efuse_periph.h"
 #include "bootloader_random.h"
-#include "soc/syscon_reg.h"
 #include "sys/param.h"
 
 static __attribute__((unused)) const char *TAG = "efuse";

From 23e37393a700dbc5bc6cb5562d2ffb6f785c4fd9 Mon Sep 17 00:00:00 2001
From: wuzhenghui <wuzhenghui@espressif.com>
Date: Tue, 12 Jul 2022 19:46:23 +0800
Subject: [PATCH 566/665] esp32c6: add esp_hw_support

---
 components/esp_hw_support/CMakeLists.txt      |   7 +
 components/esp_hw_support/Kconfig             |   4 +-
 components/esp_hw_support/cpu.c               | 103 +++++++-
 components/esp_hw_support/esp_clk.c           |   5 +-
 .../esp_hw_support/include/esp_chip_info.h    |   1 +
 components/esp_hw_support/include/esp_mac.h   |   2 +
 .../include/soc/esp32c6/esp_crypto_lock.h     |  68 ++++++
 .../include/soc/esp32c6/esp_ds.h              | 220 +++++++++++++++++
 .../include/soc/esp32c6/esp_hmac.h            |  92 +++++++
 .../esp_hw_support/include/soc/esp32c6/rtc.h  |  32 +++
 .../include/soc/esp32c6/soc_memprot_types.h   | 175 ++++++++++++++
 components/esp_hw_support/linker.lf           |   7 +-
 .../port/esp32c6/CMakeLists.txt               |  25 ++
 .../port/esp32c6/Kconfig.hw_support           |  15 ++
 .../esp_hw_support/port/esp32c6/Kconfig.mac   |  43 ++++
 .../esp_hw_support/port/esp32c6/Kconfig.rtc   |  40 ++++
 .../esp_hw_support/port/esp32c6/chip_info.c   |  18 ++
 .../port/esp32c6/esp_crypto_lock.c            |  75 ++++++
 .../esp_hw_support/port/esp32c6/esp_ds.c      | 224 +++++++++++++++++
 .../esp_hw_support/port/esp32c6/esp_hmac.c    | 182 ++++++++++++++
 .../esp_hw_support/port/esp32c6/esp_memprot.c |   9 +
 .../esp_hw_support/port/esp32c6/rtc_clk.c     | 226 ++++++++++++++++++
 .../port/esp32c6/rtc_clk_init.c               |  84 +++++++
 .../esp_hw_support/port/esp32c6/rtc_init.c    |   7 +
 .../esp_hw_support/port/esp32c6/rtc_pm.c      |   7 +
 .../esp_hw_support/port/esp32c6/rtc_sleep.c   |   7 +
 .../esp_hw_support/port/esp32c6/rtc_time.c    | 103 ++++++++
 .../esp_hw_support/port/esp32c6/systimer.c    |  22 ++
 components/esp_hw_support/rtc_module.c        |  24 ++
 components/esp_hw_support/sleep_modes.c       |  15 ++
 30 files changed, 1836 insertions(+), 6 deletions(-)
 create mode 100644 components/esp_hw_support/include/soc/esp32c6/esp_crypto_lock.h
 create mode 100644 components/esp_hw_support/include/soc/esp32c6/esp_ds.h
 create mode 100644 components/esp_hw_support/include/soc/esp32c6/esp_hmac.h
 create mode 100644 components/esp_hw_support/include/soc/esp32c6/rtc.h
 create mode 100644 components/esp_hw_support/include/soc/esp32c6/soc_memprot_types.h
 create mode 100644 components/esp_hw_support/port/esp32c6/Kconfig.hw_support
 create mode 100644 components/esp_hw_support/port/esp32c6/Kconfig.rtc
 create mode 100644 components/esp_hw_support/port/esp32c6/chip_info.c
 create mode 100644 components/esp_hw_support/port/esp32c6/esp_crypto_lock.c
 create mode 100644 components/esp_hw_support/port/esp32c6/esp_ds.c
 create mode 100644 components/esp_hw_support/port/esp32c6/esp_hmac.c
 create mode 100644 components/esp_hw_support/port/esp32c6/esp_memprot.c
 create mode 100644 components/esp_hw_support/port/esp32c6/rtc_clk.c
 create mode 100644 components/esp_hw_support/port/esp32c6/rtc_clk_init.c
 create mode 100644 components/esp_hw_support/port/esp32c6/rtc_init.c
 create mode 100644 components/esp_hw_support/port/esp32c6/rtc_pm.c
 create mode 100644 components/esp_hw_support/port/esp32c6/rtc_sleep.c
 create mode 100644 components/esp_hw_support/port/esp32c6/rtc_time.c
 create mode 100644 components/esp_hw_support/port/esp32c6/systimer.c

diff --git a/components/esp_hw_support/CMakeLists.txt b/components/esp_hw_support/CMakeLists.txt
index 71e063471c..d002f21150 100644
--- a/components/esp_hw_support/CMakeLists.txt
+++ b/components/esp_hw_support/CMakeLists.txt
@@ -45,6 +45,13 @@ if(NOT BOOTLOADER_BUILD)
         list(APPEND srcs "port/${target}/systimer.c")
     endif()
 
+    # ESP32C6-TODO
+    if(CONFIG_IDF_TARGET_ESP32C6)
+        list(REMOVE_ITEM srcs
+                "adc_share_hw_ctrl.c" # TODO: IDF-5312
+            )
+    endif()
+
 else()
     # Requires "_esp_error_check_failed()" function
     list(APPEND priv_requires "esp_system")
diff --git a/components/esp_hw_support/Kconfig b/components/esp_hw_support/Kconfig
index 65d4719f02..34db231dec 100644
--- a/components/esp_hw_support/Kconfig
+++ b/components/esp_hw_support/Kconfig
@@ -40,7 +40,7 @@ menu "Hardware Settings"
 
         config ESP_SLEEP_GPIO_RESET_WORKAROUND
             bool "light sleep GPIO reset workaround"
-            default y if IDF_TARGET_ESP32C2 || IDF_TARGET_ESP32C3 || IDF_TARGET_ESP32S3
+            default y if IDF_TARGET_ESP32C2 || IDF_TARGET_ESP32C3 || IDF_TARGET_ESP32S3 # TODO: IDF-5641 (esp32c6)
             select PM_SLP_DISABLE_GPIO if FREERTOS_USE_TICKLESS_IDLE
             help
                 esp32c2, esp32c3 and esp32s3 will reset at wake-up if GPIO is received a small electrostatic
@@ -165,6 +165,7 @@ menu "Hardware Settings"
 
         config MMU_PAGE_MODE
             string
+            default "8KB" if MMU_PAGE_SIZE_8KB
             default "16KB" if MMU_PAGE_SIZE_16KB
             default "32KB" if MMU_PAGE_SIZE_32KB
             default "64KB" if MMU_PAGE_SIZE_64KB
@@ -176,6 +177,7 @@ menu "Hardware Settings"
             # use of small flash sizes (reducing the wasted space due to alignment), we
             # need to use the smallest possible MMU page size for the given flash size.
             hex
+            default 0x2000 if MMU_PAGE_SIZE_8KB
             default 0x4000 if MMU_PAGE_SIZE_16KB
             default 0x8000 if MMU_PAGE_SIZE_32KB
             default 0x10000 if MMU_PAGE_SIZE_64KB
diff --git a/components/esp_hw_support/cpu.c b/components/esp_hw_support/cpu.c
index fb67935002..929aa32ff5 100644
--- a/components/esp_hw_support/cpu.c
+++ b/components/esp_hw_support/cpu.c
@@ -9,7 +9,17 @@
 #include <assert.h>
 #include "soc/soc.h"
 #include "soc/soc_caps.h"
+
+// TODO: IDF-5645
+#if CONFIG_IDF_TARGET_ESP32C6
+#include "soc/lp_aon_reg.h"
+#include "soc/pcr_reg.h"
+#define SYSTEM_CPU_PER_CONF_REG PCR_CPU_WAITI_CONF_REG
+#define SYSTEM_CPU_WAIT_MODE_FORCE_ON PCR_CPU_WAIT_MODE_FORCE_ON
+#else
 #include "soc/rtc_cntl_reg.h"
+#endif
+
 #include "hal/soc_hal.h"
 #include "hal/mpu_hal.h"
 #include "esp_bit_defs.h"
@@ -81,6 +91,9 @@ void esp_cpu_unstall(int core_id)
 
 void esp_cpu_reset(int core_id)
 {
+#if CONFIG_IDF_TARGET_ESP32C6 // TODO: IDF-5645
+    SET_PERI_REG_MASK(LP_AON_CPUCORE0_CFG_REG, LP_AON_CPU_CORE0_SW_RESET);
+#else
     assert(core_id >= 0 && core_id < SOC_CPU_CORES_NUM);
 #if SOC_CPU_CORES_NUM > 1
     /*
@@ -93,6 +106,7 @@ void esp_cpu_reset(int core_id)
     int rtc_cntl_rst_m = RTC_CNTL_SW_PROCPU_RST_M;
 #endif // SOC_CPU_CORES_NUM > 1
     SET_PERI_REG_MASK(RTC_CNTL_OPTIONS0_REG, rtc_cntl_rst_m);
+#endif
 }
 
 void esp_cpu_wait_for_intr(void)
@@ -100,6 +114,7 @@ void esp_cpu_wait_for_intr(void)
 #if __XTENSA__
     xt_utils_wait_for_intr();
 #else
+    // TODO: IDF-5645 (better to implement with ll) C6 register names converted in the #include section at the top
     if (esp_cpu_dbgr_is_attached() && DPORT_REG_GET_BIT(SYSTEM_CPU_PER_CONF_REG, SYSTEM_CPU_WAIT_MODE_FORCE_ON) == 0) {
         /* when SYSTEM_CPU_WAIT_MODE_FORCE_ON is disabled in WFI mode SBA access to memory does not work for debugger,
            so do not enter that mode when debugger is connected */
@@ -125,7 +140,13 @@ static bool is_intr_num_resv(int intr_num)
 {
     // Workaround to reserve interrupt number 1 for Wi-Fi, 5,8 for Bluetooth, 6 for "permanently disabled interrupt"
     // [TODO: IDF-2465]
-    const uint32_t reserved = BIT(1) | BIT(5) | BIT(6) | BIT(8);
+    uint32_t reserved = BIT(1) | BIT(5) | BIT(6) | BIT(8);
+
+    // int_num 0,3,4,7 are inavaliable for PULP cpu
+#if CONFIG_IDF_TARGET_ESP32C6 // TODO: IDF-5728 replace with a better macro name
+    reserved |= BIT(0) | BIT(3) | BIT(4) | BIT(7);
+#endif
+
     if (reserved & BIT(intr_num)) {
         return true;
     }
@@ -501,6 +522,86 @@ void esp_cpu_configure_region_protection(void)
     PMP_ENTRY_CFG_SET(14, NONE);
     PMP_ENTRY_CFG_SET(15, PMP_TOR | NONE);
 }
+#elif CONFIG_IDF_TARGET_ESP32C6 // TODO: IDF-5642
+void esp_cpu_configure_region_protection(void)
+{
+    /* Notes on implementation:
+     *
+     * 1) Note: ESP32-C6 CPU doesn't support overlapping PMP regions
+     *
+     * 2) Therefore, we use TOR (top of range) entries to map the whole address
+     * space, bottom to top.
+     *
+     * 3) There are not enough entries to describe all the memory regions 100% accurately.
+     *
+     * 4) This means some gaps (invalid memory) are accessible. Priority for extending regions
+     * to cover gaps is to extend read-only or read-execute regions or read-only regions only
+     * (executing unmapped addresses should always fault with invalid instruction, read-only means
+     * stores will correctly fault even if reads may return some invalid value.)
+     *
+     * 5) Entries are grouped in order with some static asserts to try and verify everything is
+     * correct.
+     */
+    const unsigned NONE = PMP_L | PMP_TOR;
+    const unsigned RW      = PMP_L | PMP_TOR | PMP_R | PMP_W;
+    const unsigned RX      = PMP_L | PMP_TOR | PMP_R | PMP_X;
+    const unsigned RWX     = PMP_L | PMP_TOR | PMP_R | PMP_W | PMP_X;
+
+    // 1. Gap at bottom of address space
+    PMP_ENTRY_SET(0, SOC_DEBUG_LOW, NONE);
+
+    // 2. Debug region
+    PMP_ENTRY_SET(1, SOC_DEBUG_HIGH, RWX);
+    _Static_assert(SOC_DEBUG_LOW < SOC_DEBUG_HIGH, "Invalid CPU debug region");
+
+    // 3. Gap between debug region & IROM
+    PMP_ENTRY_SET(2, SOC_IROM_MASK_LOW, NONE);
+    _Static_assert(SOC_DEBUG_HIGH < SOC_IROM_MASK_LOW, "Invalid PMP entry order");
+
+    // 4. ROM
+    PMP_ENTRY_SET(3, SOC_DROM_MASK_HIGH, RX);
+    _Static_assert(SOC_IROM_MASK_LOW < SOC_DROM_MASK_HIGH, "Invalid ROM region");
+
+    // 5. Gap between ROM & RAM
+    PMP_ENTRY_SET(4, SOC_IRAM_LOW, NONE);
+    _Static_assert(SOC_DROM_MASK_HIGH < SOC_IRAM_LOW, "Invalid PMP entry order");
+
+    // 6. RAM
+    PMP_ENTRY_SET(5, SOC_IRAM_HIGH, RWX);
+    _Static_assert(SOC_IRAM_LOW < SOC_IRAM_HIGH, "Invalid RAM region");
+
+    // 7. Gap between DRAM and I_Cache
+    PMP_ENTRY_SET(6, SOC_IROM_LOW, NONE);
+    _Static_assert(SOC_IRAM_HIGH < SOC_IROM_LOW, "Invalid PMP entry order");
+
+    // 8. I_Cache (flash)
+    PMP_ENTRY_SET(7, SOC_IROM_HIGH, RWX);
+    _Static_assert(SOC_IROM_LOW < SOC_IROM_HIGH, "Invalid I_Cache region");
+
+    // 9. D_Cache (flash)
+    PMP_ENTRY_SET(8, SOC_DROM_HIGH, RW);
+    _Static_assert(SOC_DROM_LOW < SOC_DROM_HIGH, "Invalid D_Cache region");
+
+    // 10. Gap between D_Cache & LP_RAM
+    PMP_ENTRY_SET(9, SOC_RTC_IRAM_LOW, NONE);
+    _Static_assert(SOC_DROM_HIGH < SOC_RTC_IRAM_LOW, "Invalid PMP entry order");
+
+    // 16. LP memory
+    PMP_ENTRY_SET(10, SOC_RTC_IRAM_HIGH, RWX);
+    _Static_assert(SOC_RTC_IRAM_LOW < SOC_RTC_IRAM_HIGH, "Invalid RTC IRAM region");
+
+    // 17. Gap between LP memory & peripheral addresses
+    PMP_ENTRY_SET(11, SOC_PERIPHERAL_LOW, NONE);
+    _Static_assert(SOC_RTC_IRAM_HIGH < SOC_PERIPHERAL_LOW, "Invalid PMP entry order");
+
+    // 18. Peripheral addresses
+    PMP_ENTRY_SET(12, SOC_PERIPHERAL_HIGH, RW);
+    _Static_assert(SOC_PERIPHERAL_LOW < SOC_PERIPHERAL_HIGH, "Invalid peripheral region");
+
+    // 19. End of address space
+    PMP_ENTRY_SET(13, UINT32_MAX, NONE); // all but last 4 bytes
+    PMP_ENTRY_SET(14, UINT32_MAX, PMP_L | PMP_NA4);  // last 4 bytes
+}
 #endif
 
 /* ---------------------------------------------------- Debugging ------------------------------------------------------
diff --git a/components/esp_hw_support/esp_clk.c b/components/esp_hw_support/esp_clk.c
index 2421196646..f15b269721 100644
--- a/components/esp_hw_support/esp_clk.c
+++ b/components/esp_hw_support/esp_clk.c
@@ -35,6 +35,9 @@
 #elif CONFIG_IDF_TARGET_ESP32C2
 #include "esp32c2/rom/rtc.h"
 #include "esp32c2/rtc.h"
+#elif CONFIG_IDF_TARGET_ESP32C6
+#include "esp32c6/rom/rtc.h"
+#include "esp32c6/rtc.h"
 #endif
 
 #define MHZ (1000000)
@@ -76,7 +79,7 @@ int IRAM_ATTR esp_clk_xtal_freq(void)
     return rtc_clk_xtal_freq_get() * MHZ;
 }
 
-#if !CONFIG_IDF_TARGET_ESP32C3 && !CONFIG_IDF_TARGET_ESP32H2 && !CONFIG_IDF_TARGET_ESP32C2
+#if CONFIG_IDF_TARGET_ESP32 || CONFIG_IDF_TARGET_ESP32S2 || CONFIG_IDF_TARGET_ESPS3
 void IRAM_ATTR ets_update_cpu_frequency(uint32_t ticks_per_us)
 {
     /* Update scale factors used by esp_rom_delay_us */
diff --git a/components/esp_hw_support/include/esp_chip_info.h b/components/esp_hw_support/include/esp_chip_info.h
index 8f92e226b1..227d55a0fa 100644
--- a/components/esp_hw_support/include/esp_chip_info.h
+++ b/components/esp_hw_support/include/esp_chip_info.h
@@ -26,6 +26,7 @@ typedef enum {
     CHIP_ESP32C3 = 5, //!< ESP32-C3
     CHIP_ESP32H2 = 6, //!< ESP32-H2
     CHIP_ESP32C2 = 12, //!< ESP32-C2
+    CHIP_ESP32C6 = 13, //!< ESP32-C6
 } esp_chip_model_t;
 
 /* Chip feature flags, used in esp_chip_info_t */
diff --git a/components/esp_hw_support/include/esp_mac.h b/components/esp_hw_support/include/esp_mac.h
index 6a7224a317..e4eb06cd09 100644
--- a/components/esp_hw_support/include/esp_mac.h
+++ b/components/esp_hw_support/include/esp_mac.h
@@ -41,6 +41,8 @@ typedef enum {
 #define UNIVERSAL_MAC_ADDR_NUM CONFIG_ESP32H2_UNIVERSAL_MAC_ADDRESSES
 #elif CONFIG_IDF_TARGET_ESP32C2
 #define UNIVERSAL_MAC_ADDR_NUM CONFIG_ESP32C2_UNIVERSAL_MAC_ADDRESSES
+#elif CONFIG_IDF_TARGET_ESP32C6
+#define UNIVERSAL_MAC_ADDR_NUM CONFIG_ESP32C6_UNIVERSAL_MAC_ADDRESSES
 #endif
 /** @endcond */
 
diff --git a/components/esp_hw_support/include/soc/esp32c6/esp_crypto_lock.h b/components/esp_hw_support/include/soc/esp32c6/esp_crypto_lock.h
new file mode 100644
index 0000000000..67a08741b5
--- /dev/null
+++ b/components/esp_hw_support/include/soc/esp32c6/esp_crypto_lock.h
@@ -0,0 +1,68 @@
+/*
+ * SPDX-FileCopyrightText: 2015-2021 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/**
+ * @brief Acquire lock for HMAC cryptography peripheral
+ *
+ * Internally also locks the SHA peripheral, as the HMAC depends on the SHA peripheral
+ */
+void esp_crypto_hmac_lock_acquire(void);
+
+/**
+ * @brief Release lock for HMAC cryptography peripheral
+ *
+ * Internally also releases the SHA peripheral, as the HMAC depends on the SHA peripheral
+ */
+void esp_crypto_hmac_lock_release(void);
+
+/**
+ * @brief Acquire lock for DS cryptography peripheral
+ *
+ * Internally also locks the HMAC (which locks SHA), AES and MPI  peripheral, as the DS depends on these peripherals
+ */
+void esp_crypto_ds_lock_acquire(void);
+
+/**
+ * @brief Release lock for DS cryptography peripheral
+ *
+ * Internally also releases the HMAC (which locks SHA), AES and MPI  peripheral, as the DS depends on these peripherals
+ */
+void esp_crypto_ds_lock_release(void);
+
+/**
+ * @brief Acquire lock for the SHA and AES cryptography peripheral.
+ *
+ */
+void esp_crypto_sha_aes_lock_acquire(void);
+
+/**
+ * @brief Release lock for the SHA and AES cryptography peripheral.
+ *
+ */
+void esp_crypto_sha_aes_lock_release(void);
+
+
+/**
+ * @brief Acquire lock for the mpi cryptography peripheral.
+ *
+ */
+void esp_crypto_mpi_lock_acquire(void);
+
+/**
+ * @brief Release lock for the mpi/rsa cryptography peripheral.
+ *
+ */
+void esp_crypto_mpi_lock_release(void);
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/esp_hw_support/include/soc/esp32c6/esp_ds.h b/components/esp_hw_support/include/soc/esp32c6/esp_ds.h
new file mode 100644
index 0000000000..6393edda6b
--- /dev/null
+++ b/components/esp_hw_support/include/soc/esp32c6/esp_ds.h
@@ -0,0 +1,220 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#include "esp_hmac.h"
+#include "esp_err.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#define ESP32C6_ERR_HW_CRYPTO_DS_HMAC_FAIL           ESP_ERR_HW_CRYPTO_BASE + 0x1 /*!< HMAC peripheral problem */
+#define ESP32C6_ERR_HW_CRYPTO_DS_INVALID_KEY         ESP_ERR_HW_CRYPTO_BASE + 0x2 /*!< given HMAC key isn't correct,
+                                                                                HMAC peripheral problem */
+#define ESP32C6_ERR_HW_CRYPTO_DS_INVALID_DIGEST      ESP_ERR_HW_CRYPTO_BASE + 0x4 /*!< message digest check failed,
+                                                                                result is invalid */
+#define ESP32C6_ERR_HW_CRYPTO_DS_INVALID_PADDING     ESP_ERR_HW_CRYPTO_BASE + 0x5 /*!< padding check failed, but result
+                                                                                   is produced anyway and can be read*/
+
+#define ESP_DS_IV_BIT_LEN 128
+#define ESP_DS_IV_LEN (ESP_DS_IV_BIT_LEN / 8)
+#define ESP_DS_SIGNATURE_MAX_BIT_LEN 3072
+#define ESP_DS_SIGNATURE_MD_BIT_LEN 256
+#define ESP_DS_SIGNATURE_M_PRIME_BIT_LEN 32
+#define ESP_DS_SIGNATURE_L_BIT_LEN 32
+#define ESP_DS_SIGNATURE_PADDING_BIT_LEN 64
+
+/* Length of parameter 'C' stored in flash, in bytes
+   - Operands Y, M and r_bar; each 3072 bits
+   - Operand MD (message digest); 256 bits
+   - Operands M' and L; each 32 bits
+   - Operand beta (padding value; 64 bits
+*/
+#define ESP_DS_C_LEN (((ESP_DS_SIGNATURE_MAX_BIT_LEN * 3 \
+        + ESP_DS_SIGNATURE_MD_BIT_LEN   \
+        + ESP_DS_SIGNATURE_M_PRIME_BIT_LEN   \
+        + ESP_DS_SIGNATURE_L_BIT_LEN   \
+        + ESP_DS_SIGNATURE_PADDING_BIT_LEN) / 8))
+
+typedef struct esp_ds_context esp_ds_context_t;
+
+typedef enum {
+    ESP_DS_RSA_1024 = (1024 / 32) - 1,
+    ESP_DS_RSA_2048 = (2048 / 32) - 1,
+    ESP_DS_RSA_3072 = (3072 / 32) - 1
+} esp_digital_signature_length_t;
+
+/**
+ * Encrypted private key data. Recommended to store in flash in this format.
+ *
+ * @note This struct has to match to one from the ROM code! This documentation is mostly taken from there.
+ */
+typedef struct esp_digital_signature_data {
+    /**
+     * RSA LENGTH register parameters
+     * (number of words in RSA key & operands, minus one).
+     *
+     * Max value 127 (for RSA 3072).
+     *
+     * This value must match the length field encrypted and stored in 'c',
+     * or invalid results will be returned. (The DS peripheral will
+     * always use the value in 'c', not this value, so an attacker can't
+     * alter the DS peripheral results this way, it will just truncate or
+     * extend the message and the resulting signature in software.)
+     *
+     * @note In IDF, the enum type length is the same as of type unsigned, so they can be used interchangably.
+     *       See the ROM code for the original declaration of struct \c ets_ds_data_t.
+     */
+    esp_digital_signature_length_t rsa_length;
+
+    /**
+     * IV value used to encrypt 'c'
+     */
+    uint32_t iv[ESP_DS_IV_BIT_LEN / 32];
+
+    /**
+     * Encrypted Digital Signature parameters. Result of AES-CBC encryption
+     * of plaintext values. Includes an encrypted message digest.
+     */
+    uint8_t c[ESP_DS_C_LEN];
+} esp_ds_data_t;
+
+/**
+ * Plaintext parameters used by Digital Signature.
+ *
+ * This is only used for encrypting the RSA parameters by calling esp_ds_encrypt_params().
+ * Afterwards, the result can be stored in flash or in other persistent memory.
+ * The encryption is a prerequisite step before any signature operation can be done.
+ */
+typedef struct {
+    uint32_t  Y[ESP_DS_SIGNATURE_MAX_BIT_LEN / 32]; //!< RSA exponent
+    uint32_t  M[ESP_DS_SIGNATURE_MAX_BIT_LEN / 32]; //!< RSA modulus
+    uint32_t Rb[ESP_DS_SIGNATURE_MAX_BIT_LEN / 32]; //!< RSA r inverse operand
+    uint32_t M_prime;                               //!< RSA M prime operand
+    uint32_t length;                                //!< RSA length in words (32 bit)
+} esp_ds_p_data_t;
+
+/**
+ * @brief Sign the message with a hardware key from specific key slot.
+ * The function calculates a plain RSA signature with help of the DS peripheral.
+ * The RSA encryption operation is as follows:
+ * Z = XY mod M where,
+ * Z is the signature, X is the input message,
+ * Y and M are the RSA private key parameters.
+ *
+ * This function is a wrapper around \c esp_ds_finish_sign() and \c esp_ds_start_sign(), so do not use them
+ * in parallel.
+ * It blocks until the signing is finished and then returns the signature.
+ *
+ * @note This function locks the HMAC, SHA, AES and RSA components during its entire execution time.
+ *
+ * @param message the message to be signed; its length should be (data->rsa_length + 1)*4 bytes
+ * @param data the encrypted signing key data (AES encrypted RSA key + IV)
+ * @param key_id the HMAC key ID determining the HMAC key of the HMAC which will be used to decrypt the
+ *        signing key data
+ * @param signature the destination of the signature, should be (data->rsa_length + 1)*4 bytes long
+ *
+ * @return
+ *      - ESP_OK if successful, the signature was written to the parameter \c signature.
+ *      - ESP_ERR_INVALID_ARG if one of the parameters is NULL or data->rsa_length is too long or 0
+ *      - ESP_ERR_HW_CRYPTO_DS_HMAC_FAIL if there was an HMAC failure during retrieval of the decryption key
+ *      - ESP_ERR_NO_MEM if there hasn't been enough memory to allocate the context object
+ *      - ESP_ERR_HW_CRYPTO_DS_INVALID_KEY if there's a problem with passing the HMAC key to the DS component
+ *      - ESP_ERR_HW_CRYPTO_DS_INVALID_DIGEST if the message digest didn't match; the signature is invalid.
+ *      - ESP_ERR_HW_CRYPTO_DS_INVALID_PADDING if the message padding is incorrect, the signature can be read though
+ *        since the message digest matches.
+ */
+esp_err_t esp_ds_sign(const void *message,
+        const esp_ds_data_t *data,
+        hmac_key_id_t key_id,
+        void *signature);
+
+/**
+ * @brief Start the signing process.
+ *
+ * This function yields a context object which needs to be passed to \c esp_ds_finish_sign() to finish the signing
+ * process.
+ * The function calculates a plain RSA signature with help of the DS peripheral.
+ * The RSA encryption operation is as follows:
+ * Z = XY mod M where,
+ * Z is the signature, X is the input message,
+ * Y and M are the RSA private key parameters.
+ *
+ * @note This function locks the HMAC, SHA, AES and RSA components, so the user has to ensure to call
+ *       \c esp_ds_finish_sign() in a timely manner.
+ *
+ * @param message the message to be signed; its length should be (data->rsa_length + 1)*4 bytes
+ * @param data the encrypted signing key data (AES encrypted RSA key + IV)
+ * @param key_id the HMAC key ID determining the HMAC key of the HMAC which will be used to decrypt the
+ *        signing key data
+ * @param esp_ds_ctx the context object which is needed for finishing the signing process later
+ *
+ * @return
+ *      - ESP_OK if successful, the ds operation was started now and has to be finished with \c esp_ds_finish_sign()
+ *      - ESP_ERR_INVALID_ARG if one of the parameters is NULL or data->rsa_length is too long or 0
+ *      - ESP_ERR_HW_CRYPTO_DS_HMAC_FAIL if there was an HMAC failure during retrieval of the decryption key
+ *      - ESP_ERR_NO_MEM if there hasn't been enough memory to allocate the context object
+ *      - ESP_ERR_HW_CRYPTO_DS_INVALID_KEY if there's a problem with passing the HMAC key to the DS component
+ */
+esp_err_t esp_ds_start_sign(const void *message,
+        const esp_ds_data_t *data,
+        hmac_key_id_t key_id,
+        esp_ds_context_t **esp_ds_ctx);
+
+/**
+ * Return true if the DS peripheral is busy, otherwise false.
+ *
+ * @note Only valid if \c esp_ds_start_sign() was called before.
+ */
+bool esp_ds_is_busy(void);
+
+/**
+ * @brief Finish the signing process.
+ *
+ * @param signature the destination of the signature, should be (data->rsa_length + 1)*4 bytes long
+ * @param esp_ds_ctx the context object retreived by \c esp_ds_start_sign()
+ *
+ * @return
+ *      - ESP_OK if successful, the ds operation has been finished and the result is written to signature.
+ *      - ESP_ERR_INVALID_ARG if one of the parameters is NULL
+ *      - ESP_ERR_HW_CRYPTO_DS_INVALID_DIGEST if the message digest didn't match; the signature is invalid.
+ *        This means that the encrypted RSA key parameters are invalid, indicating that they may have been tampered
+ *        with or indicating a flash error, etc.
+ *      - ESP_ERR_HW_CRYPTO_DS_INVALID_PADDING if the message padding is incorrect, the signature can be read though
+ *        since the message digest matches (see TRM for more details).
+ */
+esp_err_t esp_ds_finish_sign(void *signature, esp_ds_context_t *esp_ds_ctx);
+
+/**
+ * @brief Encrypt the private key parameters.
+ *
+ * The encryption is a prerequisite step before any signature operation can be done.
+ * It is not strictly necessary to use this encryption function, the encryption could also happen on an external
+ * device.
+ *
+ * @param data Output buffer to store encrypted data, suitable for later use generating signatures.
+ *        The allocated memory must be in internal memory and word aligned since it's filled by DMA. Both is asserted
+ *        at run time.
+ * @param iv Pointer to 16 byte IV buffer, will be copied into 'data'. Should be randomly generated bytes each time.
+ * @param p_data Pointer to input plaintext key data. The expectation is this data will be deleted after this process
+ *        is done and 'data' is stored.
+ * @param key Pointer to 32 bytes of key data. Type determined by key_type parameter. The expectation is the
+ *        corresponding HMAC key will be stored to efuse and then permanently erased.
+ *
+ * @return
+ *      - ESP_OK if successful, the ds operation has been finished and the result is written to signature.
+ *      - ESP_ERR_INVALID_ARG if one of the parameters is NULL or p_data->rsa_length is too long
+ */
+esp_err_t esp_ds_encrypt_params(esp_ds_data_t *data,
+        const void *iv,
+        const esp_ds_p_data_t *p_data,
+        const void *key);
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/esp_hw_support/include/soc/esp32c6/esp_hmac.h b/components/esp_hw_support/include/soc/esp32c6/esp_hmac.h
new file mode 100644
index 0000000000..635834d594
--- /dev/null
+++ b/components/esp_hw_support/include/soc/esp32c6/esp_hmac.h
@@ -0,0 +1,92 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#ifndef _ESP_HMAC_H_
+#define _ESP_HMAC_H_
+
+#include <stdbool.h>
+#include "esp_err.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/**
+ * The possible efuse keys for the HMAC peripheral
+ */
+typedef enum {
+    HMAC_KEY0 = 0,
+    HMAC_KEY1,
+    HMAC_KEY2,
+    HMAC_KEY3,
+    HMAC_KEY4,
+    HMAC_KEY5,
+    HMAC_KEY_MAX
+} hmac_key_id_t;
+
+/**
+ * @brief
+ * Calculate the HMAC of a given message.
+ *
+ * Calculate the HMAC \c hmac of a given message \c message with length \c message_len.
+ * SHA256 is used for the calculation (fixed on ESP32S2).
+ *
+ * @note Uses the HMAC peripheral in "upstream" mode.
+ *
+ * @param key_id Determines which of the 6 key blocks in the efuses should be used for the HMAC calcuation.
+ *        The corresponding purpose field of the key block in the efuse must be set to the HMAC upstream purpose value.
+ * @param message the message for which to calculate the HMAC
+ * @param message_len message length
+ *             return ESP_ERR_INVALID_STATE if unsuccessful
+ * @param [out] hmac the hmac result; the buffer behind the provided pointer must be a writeable buffer of 32 bytes
+ *
+ * @return
+ *      * ESP_OK, if the calculation was successful,
+ *      * ESP_ERR_INVALID_ARG if message or hmac is a nullptr or if key_id out of range
+ *      * ESP_FAIL, if the hmac calculation failed
+ */
+esp_err_t esp_hmac_calculate(hmac_key_id_t key_id,
+        const void *message,
+        size_t message_len,
+        uint8_t *hmac);
+
+/**
+ * @brief Use HMAC peripheral in Downstream mode to re-enable the JTAG, if it is not permanently disabled by HW.
+ *        In downstream mode, HMAC calculations performed by peripheral are used internally and not provided back to user.
+ *
+ * @param key_id Determines which of the 6 key blocks in the efuses should be used for the HMAC calculation.
+ *        The corresponding purpose field of the key block in the efuse must be set to HMAC downstream purpose.
+ *
+ * @param token Pre calculated HMAC value of the 32-byte 0x00 using SHA-256 and the known private HMAC key. The key is already
+ *        programmed to a eFuse key block. The key block number is provided as the first parameter to this function.
+ *
+ * @return
+ *      * ESP_OK, if the key_purpose of the key_id matches to HMAC downstread mode,
+ *                The API returns success even if calculated HMAC does not match with the provided token.
+ *                However, The JTAG will be re-enabled only if the calculated HMAC value matches with provided token,
+ *                otherwise JTAG will remain disabled.
+ *      * ESP_FAIL, if the key_purpose of the key_id is not set to HMAC downstream purpose
+ *                  or JTAG is permanently disabled by EFUSE_HARD_DIS_JTAG eFuse parameter.
+ *      * ESP_ERR_INVALID_ARG, invalid input arguments
+ *
+ * @note  Return value of the API does not indicate the JTAG status.
+ */
+esp_err_t esp_hmac_jtag_enable(hmac_key_id_t key_id, const uint8_t *token);
+
+/**
+ *  @brief Disable the JTAG which might be enabled using the HMAC downstream mode. This function just clears the result generated
+ *         by calling esp_hmac_jtag_enable() API.
+ *
+ *  @return
+ *       * ESP_OK return ESP_OK after writing the HMAC_SET_INVALIDATE_JTAG_REG with value 1.
+ */
+esp_err_t esp_hmac_jtag_disable(void);
+
+#ifdef __cplusplus
+}
+#endif
+
+#endif // _ESP_HMAC_H_
diff --git a/components/esp_hw_support/include/soc/esp32c6/rtc.h b/components/esp_hw_support/include/soc/esp32c6/rtc.h
new file mode 100644
index 0000000000..dec61ee9cf
--- /dev/null
+++ b/components/esp_hw_support/include/soc/esp32c6/rtc.h
@@ -0,0 +1,32 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+#include <stdint.h>
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/**
+ * @file esp32c6/rtc.h
+ *
+ * This file contains declarations of rtc related functions.
+ */
+
+/**
+ * @brief Get current value of RTC counter in microseconds
+ *
+ * Note: this function may take up to 1 RTC_SLOW_CLK cycle to execute
+ *
+ * @return current value of RTC counter in microseconds
+ */
+uint64_t esp_rtc_get_time_us(void);
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/esp_hw_support/include/soc/esp32c6/soc_memprot_types.h b/components/esp_hw_support/include/soc/esp32c6/soc_memprot_types.h
new file mode 100644
index 0000000000..c45dc31dc9
--- /dev/null
+++ b/components/esp_hw_support/include/soc/esp32c6/soc_memprot_types.h
@@ -0,0 +1,175 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+//////////////////////////////////////////////////////////
+// ESP32-C6 PMS memory protection types
+//
+
+#pragma once
+
+#include <stdint.h>
+#include <stdbool.h>
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+/**
+ * @brief Memory types recognized by PMS
+ */
+typedef enum {
+    MEMPROT_TYPE_NONE                           = 0x00000000,
+    MEMPROT_TYPE_IRAM0_SRAM                     = 0x00000001,
+    MEMPROT_TYPE_DRAM0_SRAM                     = 0x00000002,
+    MEMPROT_TYPE_IRAM0_RTCFAST                  = 0x00000004,
+    MEMPROT_TYPE_ALL                            = 0x7FFFFFFF,
+    MEMPROT_TYPE_INVALID                        = 0x80000000,
+    MEMPROT_TYPE_IRAM0_ANY                      = MEMPROT_TYPE_IRAM0_SRAM | MEMPROT_TYPE_IRAM0_RTCFAST
+} esp_mprot_mem_t;
+
+/**
+ * @brief Splitting address (line) type
+ */
+typedef enum {
+    MEMPROT_SPLIT_ADDR_NONE                     = 0x00000000,
+    MEMPROT_SPLIT_ADDR_IRAM0_DRAM0              = 0x00000001,
+    MEMPROT_SPLIT_ADDR_IRAM0_LINE_0             = 0x00000002,
+    MEMPROT_SPLIT_ADDR_IRAM0_LINE_1             = 0x00000004,
+    MEMPROT_SPLIT_ADDR_DRAM0_DMA_LINE_0         = 0x00000008,
+    MEMPROT_SPLIT_ADDR_DRAM0_DMA_LINE_1         = 0x00000010,
+    MEMPROT_SPLIT_ADDR_ALL                      = 0x7FFFFFFF,
+    MEMPROT_SPLIT_ADDR_INVALID                  = 0x80000000,
+    MEMPROT_SPLIT_ADDR_MAIN                     = MEMPROT_SPLIT_ADDR_IRAM0_DRAM0
+} esp_mprot_split_addr_t;
+
+/**
+ * @brief PMS area type (memory space between adjacent splitting addresses or above/below the main splt.address)
+ */
+typedef enum {
+    MEMPROT_PMS_AREA_NONE                       = 0x00000000,
+    MEMPROT_PMS_AREA_IRAM0_0                    = 0x00000001,
+    MEMPROT_PMS_AREA_IRAM0_1                    = 0x00000002,
+    MEMPROT_PMS_AREA_IRAM0_2                    = 0x00000004,
+    MEMPROT_PMS_AREA_IRAM0_3                    = 0x00000008,
+    MEMPROT_PMS_AREA_DRAM0_0                    = 0x00000010,
+    MEMPROT_PMS_AREA_DRAM0_1                    = 0x00000020,
+    MEMPROT_PMS_AREA_DRAM0_2                    = 0x00000040,
+    MEMPROT_PMS_AREA_DRAM0_3                    = 0x00000080,
+    MEMPROT_PMS_AREA_IRAM0_RTCFAST_LO           = 0x00000100,
+    MEMPROT_PMS_AREA_IRAM0_RTCFAST_HI           = 0x00000200,
+    MEMPROT_PMS_AREA_ALL                        = 0x7FFFFFFF,
+    MEMPROT_PMS_AREA_INVALID                    = 0x80000000
+} esp_mprot_pms_area_t;
+
+/**
+* @brief Memory protection configuration
+*/
+typedef struct {
+    bool invoke_panic_handler;  /*!< Register PMS violation interrupt for panic-handling */
+    bool lock_feature;          /*!< Lock all PMS settings */
+    void *split_addr;           /*!< Main I/D splitting address */
+    uint32_t mem_type_mask;     /*!< Memory types required to protect. See esp_mprot_mem_t enum */
+} esp_memp_config_t;
+
+#define ESP_MEMPROT_DEFAULT_CONFIG() { \
+    .invoke_panic_handler = true, \
+    .lock_feature = true, \
+    .split_addr = NULL, \
+    .mem_type_mask = MEMPROT_TYPE_ALL \
+}
+
+/**
+ * @brief Converts Memory protection type to string
+ *
+ * @param mem_type Memory protection type
+ */
+static inline const char *esp_mprot_mem_type_to_str(const esp_mprot_mem_t mem_type)
+{
+    switch (mem_type) {
+    case MEMPROT_TYPE_NONE:
+        return "NONE";
+    case MEMPROT_TYPE_IRAM0_SRAM:
+        return "IRAM0_SRAM";
+    case MEMPROT_TYPE_DRAM0_SRAM:
+        return "DRAM0_SRAM";
+    case MEMPROT_TYPE_IRAM0_RTCFAST:
+        return "IRAM0_RTCFAST";
+    case MEMPROT_TYPE_IRAM0_ANY:
+        return "IRAM0_ANY";
+    case MEMPROT_TYPE_ALL:
+        return "ALL";
+    default:
+        return "INVALID";
+    }
+}
+
+/**
+ * @brief Converts Splitting address type to string
+ *
+ * @param line_type Split line type
+ */
+static inline const char *esp_mprot_split_addr_to_str(const esp_mprot_split_addr_t line_type)
+{
+    switch (line_type) {
+    case MEMPROT_SPLIT_ADDR_NONE:
+        return "SPLIT_ADDR_NONE";
+    case MEMPROT_SPLIT_ADDR_IRAM0_DRAM0:
+        return "SPLIT_ADDR_IRAM0_DRAM0";
+    case MEMPROT_SPLIT_ADDR_IRAM0_LINE_0:
+        return "SPLIT_ADDR_IRAM0_LINE_0";
+    case MEMPROT_SPLIT_ADDR_IRAM0_LINE_1:
+        return "SPLIT_ADDR_IRAM0_LINE_1";
+    case MEMPROT_SPLIT_ADDR_DRAM0_DMA_LINE_0:
+        return "SPLIT_ADDR_DRAM0_DMA_LINE_0";
+    case MEMPROT_SPLIT_ADDR_DRAM0_DMA_LINE_1:
+        return "SPLIT_ADDR_DRAM0_DMA_LINE_1";
+    case MEMPROT_SPLIT_ADDR_ALL:
+        return "SPLIT_ADDR_ALL";
+    default:
+        return "SPLIT_ADDR_INVALID";
+    }
+}
+
+/**
+ * @brief Converts PMS Area type to string
+ *
+ * @param area_type PMS Area type
+ */
+static inline const char *esp_mprot_pms_area_to_str(const esp_mprot_pms_area_t area_type)
+{
+    switch (area_type) {
+    case MEMPROT_PMS_AREA_NONE:
+        return "PMS_AREA_NONE";
+    case MEMPROT_PMS_AREA_IRAM0_0:
+        return "PMS_AREA_IRAM0_0";
+    case MEMPROT_PMS_AREA_IRAM0_1:
+        return "PMS_AREA_IRAM0_1";
+    case MEMPROT_PMS_AREA_IRAM0_2:
+        return "PMS_AREA_IRAM0_2";
+    case MEMPROT_PMS_AREA_IRAM0_3:
+        return "PMS_AREA_IRAM0_3";
+    case MEMPROT_PMS_AREA_DRAM0_0:
+        return "PMS_AREA_DRAM0_0";
+    case MEMPROT_PMS_AREA_DRAM0_1:
+        return "PMS_AREA_DRAM0_1";
+    case MEMPROT_PMS_AREA_DRAM0_2:
+        return "PMS_AREA_DRAM0_2";
+    case MEMPROT_PMS_AREA_DRAM0_3:
+        return "PMS_AREA_DRAM0_3";
+    case MEMPROT_PMS_AREA_IRAM0_RTCFAST_LO:
+        return "PMS_AREA_IRAM0_RTCFAST_LO";
+    case MEMPROT_PMS_AREA_IRAM0_RTCFAST_HI:
+        return "PMS_AREA_IRAM0_RTCFAST_HI";
+    case MEMPROT_PMS_AREA_ALL:
+        return "PMS_AREA_ALL";
+    default:
+        return "PMS_AREA_INVALID";
+    }
+}
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/esp_hw_support/linker.lf b/components/esp_hw_support/linker.lf
index c63173bf35..005ecf9198 100644
--- a/components/esp_hw_support/linker.lf
+++ b/components/esp_hw_support/linker.lf
@@ -13,9 +13,10 @@ entries:
     cpu: esp_cpu_compare_and_set (noflash)
     esp_memory_utils (noflash)
     rtc_clk (noflash)
-    rtc_init:rtc_vddsdio_set_config (noflash)
-    rtc_pm (noflash_text)
-    rtc_sleep (noflash_text)
+    if IDF_TARGET_ESP32C6 = n: # TODO: IDF-5645
+        rtc_init:rtc_vddsdio_set_config (noflash)
+        rtc_pm (noflash_text)
+        rtc_sleep (noflash_text)
     rtc_time (noflash_text)
     if IDF_TARGET_ESP32 = y || IDF_TARGET_ESP32S2 = y:
         rtc_wdt (noflash_text)
diff --git a/components/esp_hw_support/port/esp32c6/CMakeLists.txt b/components/esp_hw_support/port/esp32c6/CMakeLists.txt
index e69de29bb2..95caea4b5e 100644
--- a/components/esp_hw_support/port/esp32c6/CMakeLists.txt
+++ b/components/esp_hw_support/port/esp32c6/CMakeLists.txt
@@ -0,0 +1,25 @@
+set(srcs "rtc_clk_init.c"
+         "rtc_clk.c"
+        #  "rtc_init.c" // TODO: IDF-5645
+        #  "rtc_pm.c" // TODO: IDF-5645
+        #  "rtc_sleep.c" // TODO: IDF-5645
+         "rtc_time.c"
+         "chip_info.c"
+         )
+
+if(NOT BOOTLOADER_BUILD)
+    # list(APPEND srcs "esp_hmac.c" // TODO: IDF-5355
+    #                  "esp_crypto_lock.c"
+    #                  "esp_ds.c") // TODO: IDF-5360
+
+    if(CONFIG_ESP_SYSTEM_MEMPROT_FEATURE)
+        list(APPEND srcs "esp_memprot.c" "../esp_memprot_conv.c")
+    endif()
+
+endif()
+
+add_prefix(srcs "${CMAKE_CURRENT_LIST_DIR}/" "${srcs}")
+
+target_sources(${COMPONENT_LIB} PRIVATE "${srcs}")
+target_include_directories(${COMPONENT_LIB} PUBLIC . private_include)
+target_include_directories(${COMPONENT_LIB} PRIVATE ../hal)
diff --git a/components/esp_hw_support/port/esp32c6/Kconfig.hw_support b/components/esp_hw_support/port/esp32c6/Kconfig.hw_support
new file mode 100644
index 0000000000..a47942369f
--- /dev/null
+++ b/components/esp_hw_support/port/esp32c6/Kconfig.hw_support
@@ -0,0 +1,15 @@
+choice ESP32C6_REV_MIN
+    prompt "Minimum Supported ESP32-C6 Revision"
+    default ESP32C6_REV_MIN_0
+    help
+        Minimum revision that ESP-IDF would support.
+
+        Only supporting higher chip revisions can reduce binary size.
+
+    config ESP32C6_REV_MIN_0
+        bool "Rev 0"
+endchoice
+
+config ESP32C6_REV_MIN
+    int
+    default 0 if ESP32C6_REV_MIN_0
diff --git a/components/esp_hw_support/port/esp32c6/Kconfig.mac b/components/esp_hw_support/port/esp32c6/Kconfig.mac
index e69de29bb2..2556598e5f 100644
--- a/components/esp_hw_support/port/esp32c6/Kconfig.mac
+++ b/components/esp_hw_support/port/esp32c6/Kconfig.mac
@@ -0,0 +1,43 @@
+choice ESP32C6_UNIVERSAL_MAC_ADDRESSES
+    bool "Number of universally administered (by IEEE) MAC address"
+    default ESP32C6_UNIVERSAL_MAC_ADDRESSES_FOUR
+    help
+        Configure the number of universally administered (by IEEE) MAC addresses.
+
+        During initialization, MAC addresses for each network interface are generated or derived from a
+        single base MAC address.
+
+        If the number of universal MAC addresses is four, all four interfaces (WiFi station, WiFi softap,
+        Bluetooth and Ethernet) receive a universally administered MAC address. These are generated
+        sequentially by adding 0, 1, 2 and 3 (respectively) to the final octet of the base MAC address.
+
+        If the number of universal MAC addresses is two, only two interfaces (WiFi station and Bluetooth)
+        receive a universally administered MAC address. These are generated sequentially by adding 0
+        and 1 (respectively) to the base MAC address. The remaining two interfaces (WiFi softap and Ethernet)
+        receive local MAC addresses. These are derived from the universal WiFi station and Bluetooth MAC
+        addresses, respectively.
+
+        When using the default (Espressif-assigned) base MAC address, either setting can be used. When using
+        a custom universal MAC address range, the correct setting will depend on the allocation of MAC
+        addresses in this range (either 2 or 4 per device.)
+
+        Note that ESP32-C6 has no integrated Ethernet MAC. Although it's possible to use the esp_read_mac()
+        API to return a MAC for Ethernet, this can only be used with an external MAC peripheral.
+
+    config ESP32C6_UNIVERSAL_MAC_ADDRESSES_TWO
+        bool "Two"
+        select ESP_MAC_ADDR_UNIVERSE_WIFI_STA
+        select ESP_MAC_ADDR_UNIVERSE_BT
+
+    config ESP32C6_UNIVERSAL_MAC_ADDRESSES_FOUR
+        bool "Four"
+        select ESP_MAC_ADDR_UNIVERSE_WIFI_STA
+        select ESP_MAC_ADDR_UNIVERSE_WIFI_AP
+        select ESP_MAC_ADDR_UNIVERSE_BT
+        select ESP_MAC_ADDR_UNIVERSE_ETH
+endchoice
+
+config ESP32C6_UNIVERSAL_MAC_ADDRESSES
+    int
+    default 2 if ESP32C6_UNIVERSAL_MAC_ADDRESSES_TWO
+    default 4 if ESP32C6_UNIVERSAL_MAC_ADDRESSES_FOUR
diff --git a/components/esp_hw_support/port/esp32c6/Kconfig.rtc b/components/esp_hw_support/port/esp32c6/Kconfig.rtc
new file mode 100644
index 0000000000..4dcb829249
--- /dev/null
+++ b/components/esp_hw_support/port/esp32c6/Kconfig.rtc
@@ -0,0 +1,40 @@
+choice RTC_CLK_SRC
+    # TODO: IDF-5346
+    prompt "RTC clock source"
+    default RTC_CLK_SRC_INT_RC
+    help
+        Choose which clock is used as RTC clock source.
+
+    config RTC_CLK_SRC_INT_RC
+        bool "Internal 136kHz RC oscillator"
+    config RTC_CLK_SRC_EXT_CRYS
+        bool "External 32kHz crystal"
+        select ESP_SYSTEM_RTC_EXT_XTAL
+    config RTC_CLK_SRC_EXT_OSC
+        bool "External 32kHz oscillator at 32K_XP pin"
+        select ESP_SYSTEM_RTC_EXT_OSC
+    config RTC_CLK_SRC_INT_8MD256
+        bool "Internal 17.5MHz oscillator, divided by 256"
+endchoice
+
+config RTC_CLK_CAL_CYCLES
+    int "Number of cycles for RTC_SLOW_CLK calibration"
+    default 3000 if RTC_CLK_SRC_EXT_CRYS || RTC_CLK_SRC_EXT_OSC || RTC_CLK_SRC_INT_8MD256
+    default 1024 if RTC_CLK_SRC_INT_RC
+    range 0 27000 if RTC_CLK_SRC_EXT_CRYS || RTC_CLK_SRC_EXT_OSC || RTC_CLK_SRC_INT_8MD256
+    range 0 32766 if RTC_CLK_SRC_INT_RC
+    help
+        When the startup code initializes RTC_SLOW_CLK, it can perform
+        calibration by comparing the RTC_SLOW_CLK frequency with main XTAL
+        frequency. This option sets the number of RTC_SLOW_CLK cycles measured
+        by the calibration routine. Higher numbers increase calibration
+        precision, which may be important for applications which spend a lot of
+        time in deep sleep. Lower numbers reduce startup time.
+
+        When this option is set to 0, clock calibration will not be performed at
+        startup, and approximate clock frequencies will be assumed:
+
+        - 150000 Hz if internal RC oscillator is used as clock source. For this use value 1024.
+        - 32768 Hz if the 32k crystal oscillator is used. For this use value 3000 or more.
+            In case more value will help improve the definition of the launch of the crystal.
+            If the crystal could not start, it will be switched to internal RC.
diff --git a/components/esp_hw_support/port/esp32c6/chip_info.c b/components/esp_hw_support/port/esp32c6/chip_info.c
new file mode 100644
index 0000000000..4be74f04bf
--- /dev/null
+++ b/components/esp_hw_support/port/esp32c6/chip_info.c
@@ -0,0 +1,18 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <string.h>
+#include "esp_chip_info.h"
+#include "hal/efuse_hal.h"
+
+void esp_chip_info(esp_chip_info_t *out_info)
+{
+    memset(out_info, 0, sizeof(*out_info));
+    out_info->model = CHIP_ESP32C6;
+    out_info->revision = efuse_hal_chip_revision();
+    out_info->cores = 1;
+    out_info->features = CHIP_FEATURE_WIFI_BGN | CHIP_FEATURE_BLE;
+}
diff --git a/components/esp_hw_support/port/esp32c6/esp_crypto_lock.c b/components/esp_hw_support/port/esp32c6/esp_crypto_lock.c
new file mode 100644
index 0000000000..34f307b54c
--- /dev/null
+++ b/components/esp_hw_support/port/esp32c6/esp_crypto_lock.c
@@ -0,0 +1,75 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <sys/lock.h>
+
+#include "esp_crypto_lock.h"
+
+/* Lock overview:
+SHA: peripheral independent, but DMA is shared with AES
+AES: peripheral independent, but DMA is shared with SHA
+MPI/RSA: independent
+HMAC: needs SHA
+DS: needs HMAC (which needs SHA), AES and MPI
+*/
+
+/* Lock for DS peripheral */
+static _lock_t s_crypto_ds_lock;
+
+/* Lock for HMAC peripheral */
+static _lock_t s_crypto_hmac_lock;
+
+/* Lock for the MPI/RSA peripheral, also used by the DS peripheral */
+static _lock_t s_crypto_mpi_lock;
+
+/* Single lock for SHA and AES, sharing a reserved GDMA channel */
+static _lock_t s_crypto_sha_aes_lock;
+
+void esp_crypto_hmac_lock_acquire(void)
+{
+    _lock_acquire(&s_crypto_hmac_lock);
+    esp_crypto_sha_aes_lock_acquire();
+}
+
+void esp_crypto_hmac_lock_release(void)
+{
+    esp_crypto_sha_aes_lock_release();
+    _lock_release(&s_crypto_hmac_lock);
+}
+
+void esp_crypto_ds_lock_acquire(void)
+{
+    _lock_acquire(&s_crypto_ds_lock);
+    esp_crypto_hmac_lock_acquire();
+    esp_crypto_mpi_lock_acquire();
+}
+
+void esp_crypto_ds_lock_release(void)
+{
+    esp_crypto_mpi_lock_release();
+    esp_crypto_hmac_lock_release();
+    _lock_release(&s_crypto_ds_lock);
+}
+
+void esp_crypto_sha_aes_lock_acquire(void)
+{
+    _lock_acquire(&s_crypto_sha_aes_lock);
+}
+
+void esp_crypto_sha_aes_lock_release(void)
+{
+    _lock_release(&s_crypto_sha_aes_lock);
+}
+
+void esp_crypto_mpi_lock_acquire(void)
+{
+    _lock_acquire(&s_crypto_mpi_lock);
+}
+
+void esp_crypto_mpi_lock_release(void)
+{
+    _lock_release(&s_crypto_mpi_lock);
+}
diff --git a/components/esp_hw_support/port/esp32c6/esp_ds.c b/components/esp_hw_support/port/esp32c6/esp_ds.c
new file mode 100644
index 0000000000..7d9228c0a6
--- /dev/null
+++ b/components/esp_hw_support/port/esp32c6/esp_ds.c
@@ -0,0 +1,224 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <stdlib.h>
+#include <string.h>
+#include <assert.h>
+
+#include "freertos/FreeRTOS.h"
+#include "freertos/task.h"
+#include "esp_private/periph_ctrl.h"
+#include "esp_crypto_lock.h"
+#include "hal/ds_hal.h"
+#include "hal/ds_ll.h"
+#include "hal/hmac_hal.h"
+#include "esp32c6/rom/digital_signature.h"
+#include "esp_timer.h"
+#include "esp_ds.h"
+
+struct esp_ds_context {
+    const esp_ds_data_t *data;
+};
+
+/**
+ * The vtask delay \c esp_ds_sign() is using while waiting for completion of the signing operation.
+ */
+#define ESP_DS_SIGN_TASK_DELAY_MS 10
+
+#define RSA_LEN_MAX 127
+
+/*
+ * esp_digital_signature_length_t is used in esp_ds_data_t in contrast to ets_ds_data_t, where unsigned is used.
+ * Check esp_digital_signature_length_t's width here because it's converted to unsigned using raw casts.
+ */
+_Static_assert(sizeof(esp_digital_signature_length_t) == sizeof(unsigned),
+        "The size of esp_digital_signature_length_t and unsigned has to be the same");
+
+/*
+ * esp_ds_data_t is used in the encryption function but casted to ets_ds_data_t.
+ * Check esp_ds_data_t's width here because it's converted using raw casts.
+ */
+_Static_assert(sizeof(esp_ds_data_t) == sizeof(ets_ds_data_t),
+        "The size of esp_ds_data_t and ets_ds_data_t has to be the same");
+
+static void ds_acquire_enable(void)
+{
+    esp_crypto_ds_lock_acquire();
+
+    // We also enable SHA and HMAC here. SHA is used by HMAC, HMAC is used by DS.
+    periph_module_enable(PERIPH_HMAC_MODULE);
+    periph_module_enable(PERIPH_SHA_MODULE);
+    periph_module_enable(PERIPH_DS_MODULE);
+
+    hmac_hal_start();
+}
+
+static void ds_disable_release(void)
+{
+    ds_hal_finish();
+
+    periph_module_disable(PERIPH_DS_MODULE);
+    periph_module_disable(PERIPH_SHA_MODULE);
+    periph_module_disable(PERIPH_HMAC_MODULE);
+
+    esp_crypto_ds_lock_release();
+}
+
+esp_err_t esp_ds_sign(const void *message,
+        const esp_ds_data_t *data,
+        hmac_key_id_t key_id,
+        void *signature)
+{
+    // Need to check signature here, otherwise the signature is only checked when the signing has finished and fails
+    // but the signing isn't uninitialized and the mutex is still locked.
+    if (!signature) {
+        return ESP_ERR_INVALID_ARG;
+    }
+
+    esp_ds_context_t *context;
+    esp_err_t result = esp_ds_start_sign(message, data, key_id, &context);
+    if (result != ESP_OK) {
+        return result;
+    }
+
+    while (esp_ds_is_busy())
+        vTaskDelay(ESP_DS_SIGN_TASK_DELAY_MS / portTICK_PERIOD_MS);
+
+    return esp_ds_finish_sign(signature, context);
+}
+
+esp_err_t esp_ds_start_sign(const void *message,
+        const esp_ds_data_t *data,
+        hmac_key_id_t key_id,
+        esp_ds_context_t **esp_ds_ctx)
+{
+    if (!message || !data || !esp_ds_ctx) {
+        return ESP_ERR_INVALID_ARG;
+    }
+
+    if (key_id >= HMAC_KEY_MAX) {
+        return ESP_ERR_INVALID_ARG;
+    }
+
+    if (!(data->rsa_length == ESP_DS_RSA_1024
+            || data->rsa_length == ESP_DS_RSA_2048
+            || data->rsa_length == ESP_DS_RSA_3072)) {
+        return ESP_ERR_INVALID_ARG;
+    }
+
+    ds_acquire_enable();
+
+    // initiate hmac
+    uint32_t conf_error = hmac_hal_configure(HMAC_OUTPUT_DS, key_id);
+    if (conf_error) {
+        ds_disable_release();
+        return ESP32C6_ERR_HW_CRYPTO_DS_HMAC_FAIL;
+    }
+
+    ds_hal_start();
+
+    // check encryption key from HMAC
+    int64_t start_time = esp_timer_get_time();
+    while (ds_ll_busy() != 0) {
+        if ((esp_timer_get_time() - start_time) > SOC_DS_KEY_CHECK_MAX_WAIT_US) {
+            ds_disable_release();
+            return ESP32C6_ERR_HW_CRYPTO_DS_INVALID_KEY;
+        }
+    }
+
+    esp_ds_context_t *context = malloc(sizeof(esp_ds_context_t));
+    if (!context) {
+        ds_disable_release();
+        return ESP_ERR_NO_MEM;
+    }
+
+    size_t rsa_len = (data->rsa_length + 1) * 4;
+    ds_hal_write_private_key_params(data->c);
+    ds_hal_configure_iv(data->iv);
+    ds_hal_write_message(message, rsa_len);
+
+    // initiate signing
+    ds_hal_start_sign();
+
+    context->data = data;
+    *esp_ds_ctx = context;
+
+    return ESP_OK;
+}
+
+bool esp_ds_is_busy(void)
+{
+    return ds_hal_busy();
+}
+
+esp_err_t esp_ds_finish_sign(void *signature, esp_ds_context_t *esp_ds_ctx)
+{
+    if (!signature || !esp_ds_ctx) {
+        return ESP_ERR_INVALID_ARG;
+    }
+
+    const esp_ds_data_t *data = esp_ds_ctx->data;
+    unsigned rsa_len = (data->rsa_length + 1) * 4;
+
+    while (ds_hal_busy()) { }
+
+    ds_signature_check_t sig_check_result = ds_hal_read_result((uint8_t*) signature, (size_t) rsa_len);
+
+    esp_err_t return_value = ESP_OK;
+
+    if (sig_check_result == DS_SIGNATURE_MD_FAIL || sig_check_result == DS_SIGNATURE_PADDING_AND_MD_FAIL) {
+        return_value = ESP32C6_ERR_HW_CRYPTO_DS_INVALID_DIGEST;
+    }
+
+    if (sig_check_result == DS_SIGNATURE_PADDING_FAIL) {
+        return_value = ESP32C6_ERR_HW_CRYPTO_DS_INVALID_PADDING;
+    }
+
+    free(esp_ds_ctx);
+
+    hmac_hal_clean();
+
+    ds_disable_release();
+
+    return return_value;
+}
+
+esp_err_t esp_ds_encrypt_params(esp_ds_data_t *data,
+        const void *iv,
+        const esp_ds_p_data_t *p_data,
+        const void *key)
+{
+    if (!p_data) {
+        return ESP_ERR_INVALID_ARG;
+    }
+
+    esp_err_t result = ESP_OK;
+
+    esp_crypto_ds_lock_acquire();
+    periph_module_enable(PERIPH_AES_MODULE);
+    periph_module_enable(PERIPH_DS_MODULE);
+    periph_module_enable(PERIPH_SHA_MODULE);
+    periph_module_enable(PERIPH_HMAC_MODULE);
+    periph_module_enable(PERIPH_RSA_MODULE);
+
+    ets_ds_data_t *ds_data = (ets_ds_data_t*) data;
+    const ets_ds_p_data_t *ds_plain_data = (const ets_ds_p_data_t*) p_data;
+
+    ets_ds_result_t ets_result = ets_ds_encrypt_params(ds_data, iv, ds_plain_data, key, ETS_DS_KEY_HMAC);
+
+    if (ets_result == ETS_DS_INVALID_PARAM) {
+        result = ESP_ERR_INVALID_ARG;
+    }
+
+    periph_module_disable(PERIPH_RSA_MODULE);
+    periph_module_disable(PERIPH_HMAC_MODULE);
+    periph_module_disable(PERIPH_SHA_MODULE);
+    periph_module_disable(PERIPH_DS_MODULE);
+    periph_module_disable(PERIPH_AES_MODULE);
+    esp_crypto_ds_lock_release();
+
+    return result;
+}
diff --git a/components/esp_hw_support/port/esp32c6/esp_hmac.c b/components/esp_hw_support/port/esp32c6/esp_hmac.c
new file mode 100644
index 0000000000..99a7d95088
--- /dev/null
+++ b/components/esp_hw_support/port/esp32c6/esp_hmac.c
@@ -0,0 +1,182 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+// TODO: IDF-5355 Copy frome C3
+
+#include <string.h>
+#include "esp_private/periph_ctrl.h"
+#include "esp32c6/rom/hmac.h"
+#include "esp32c6/rom/ets_sys.h"
+#include "esp_efuse.h"
+#include "esp_efuse_table.h"
+#include "esp_hmac.h"
+#include "esp_log.h"
+#include "esp_crypto_lock.h"
+#include "soc/hwcrypto_reg.h"
+
+#include "hal/hmac_hal.h"
+
+#define SHA256_BLOCK_SZ 64
+#define SHA256_PAD_SZ 8
+
+static const char *TAG = "esp_hmac";
+
+/**
+ * @brief Apply the HMAC padding without the embedded length.
+ *
+ * @note This function does not check the data length, it is the responsibility of the other functions in this
+ * module to make sure that \c data_len is at most SHA256_BLOCK_SZ - 1 so the padding fits in.
+ * Otherwise, this function has undefined behavior.
+ * Note however, that for the actual HMAC implementation on ESP32C6, the length also needs to be applied at the end
+ * of the block. This function alone deosn't do that.
+ */
+static void write_and_padd(uint8_t *block, const uint8_t *data, uint16_t data_len)
+{
+    memcpy(block, data, data_len);
+    // Apply a one bit, followed by zero bits (refer to the ESP32C6 TRM).
+    block[data_len] = 0x80;
+    bzero(block + data_len + 1, SHA256_BLOCK_SZ - data_len - 1);
+}
+
+esp_err_t esp_hmac_calculate(hmac_key_id_t key_id,
+                             const void *message,
+                             size_t message_len,
+                             uint8_t *hmac)
+{
+    const uint8_t *message_bytes = (const uint8_t *)message;
+
+    if (!message || !hmac) {
+        return ESP_ERR_INVALID_ARG;
+    }
+    if (key_id >= HMAC_KEY_MAX) {
+        return ESP_ERR_INVALID_ARG;
+    }
+
+    esp_crypto_hmac_lock_acquire();
+
+    // We also enable SHA and DS here. SHA is used by HMAC, DS will otherwise hold SHA in reset state.
+    periph_module_enable(PERIPH_HMAC_MODULE);
+    periph_module_enable(PERIPH_SHA_MODULE);
+    periph_module_enable(PERIPH_DS_MODULE);
+
+    hmac_hal_start();
+
+    uint32_t conf_error = hmac_hal_configure(HMAC_OUTPUT_USER, key_id);
+    if (conf_error) {
+        esp_crypto_hmac_lock_release();
+        return ESP_FAIL;
+    }
+
+    if (message_len + 1 + SHA256_PAD_SZ <= SHA256_BLOCK_SZ) {
+        // If message including padding is only one block...
+        // Last message block, so apply SHA-256 padding rules in software
+        uint8_t block[SHA256_BLOCK_SZ];
+        uint64_t bit_len = __builtin_bswap64(message_len * 8 + 512);
+
+        write_and_padd(block, message_bytes, message_len);
+        // Final block: append the bit length in this block and signal padding to peripheral
+        memcpy(block + SHA256_BLOCK_SZ - sizeof(bit_len),
+               &bit_len, sizeof(bit_len));
+        hmac_hal_write_one_block_512(block);
+    } else {
+        // If message including padding is needs more than one block
+
+        // write all blocks without padding except the last one
+        size_t remaining_blocks = message_len / SHA256_BLOCK_SZ;
+        for (int i = 1; i < remaining_blocks; i++) {
+            hmac_hal_write_block_512(message_bytes);
+            message_bytes += SHA256_BLOCK_SZ;
+            hmac_hal_next_block_normal();
+        }
+
+        // If message fits into one block but without padding, we must not write another block.
+        if (remaining_blocks) {
+            hmac_hal_write_block_512(message_bytes);
+            message_bytes += SHA256_BLOCK_SZ;
+        }
+
+        size_t remaining = message_len % SHA256_BLOCK_SZ;
+        // Last message block, so apply SHA-256 padding rules in software
+        uint8_t block[SHA256_BLOCK_SZ];
+        uint64_t bit_len = __builtin_bswap64(message_len * 8 + 512);
+
+        // If the remaining message and appended padding doesn't fit into a single block, we have to write an
+        // extra block with the rest of the message and potential padding first.
+        if (remaining >= SHA256_BLOCK_SZ - SHA256_PAD_SZ) {
+            write_and_padd(block, message_bytes, remaining);
+            hmac_hal_next_block_normal();
+            hmac_hal_write_block_512(block);
+            bzero(block, SHA256_BLOCK_SZ);
+        } else {
+            write_and_padd(block, message_bytes, remaining);
+        }
+        memcpy(block + SHA256_BLOCK_SZ - sizeof(bit_len),
+               &bit_len, sizeof(bit_len));
+        hmac_hal_next_block_padding();
+        hmac_hal_write_block_512(block);
+    }
+
+    // Read back result (bit swapped)
+    hmac_hal_read_result_256(hmac);
+
+    periph_module_disable(PERIPH_DS_MODULE);
+    periph_module_disable(PERIPH_SHA_MODULE);
+    periph_module_disable(PERIPH_HMAC_MODULE);
+
+    esp_crypto_hmac_lock_release();
+
+    return ESP_OK;
+}
+
+static ets_efuse_block_t convert_key_type(hmac_key_id_t key_id) {
+    return ETS_EFUSE_BLOCK_KEY0 + (ets_efuse_block_t) key_id;
+}
+
+esp_err_t esp_hmac_jtag_enable(hmac_key_id_t key_id, const uint8_t *token)
+{
+    int ets_status;
+    esp_err_t err = ESP_OK;
+
+    if ((!token) || (key_id >= HMAC_KEY_MAX))
+        return ESP_ERR_INVALID_ARG;
+
+    /* Check if JTAG is permanently disabled by HW Disable eFuse */
+    if (esp_efuse_read_field_bit(ESP_EFUSE_DIS_PAD_JTAG)) {
+        ESP_LOGE(TAG, "JTAG disabled permanently.");
+        return ESP_FAIL;
+    }
+
+    esp_crypto_hmac_lock_acquire();
+
+    ets_status = ets_jtag_enable_temporarily(token, convert_key_type(key_id));
+
+    if (ets_status != ETS_OK) {
+        // ets_jtag_enable_temporarily returns either ETS_OK or ETS_FAIL
+        err = ESP_FAIL;
+        ESP_LOGE(TAG, "JTAG re-enabling failed (%d)", err);
+    }
+
+    ESP_LOGD(TAG, "HMAC computation in downstream mode is completed.");
+
+    ets_hmac_disable();
+
+    esp_crypto_hmac_lock_release();
+
+    return err;
+}
+
+esp_err_t esp_hmac_jtag_disable()
+{
+    esp_crypto_hmac_lock_acquire();
+
+    REG_SET_BIT(HMAC_SET_INVALIDATE_JTAG_REG, HMAC_SET_INVALIDATE_JTAG);
+
+    esp_crypto_hmac_lock_release();
+
+    ESP_LOGD(TAG, "Invalidate JTAG result register. JTAG disabled.");
+
+    return ESP_OK;
+}
diff --git a/components/esp_hw_support/port/esp32c6/esp_memprot.c b/components/esp_hw_support/port/esp32c6/esp_memprot.c
new file mode 100644
index 0000000000..8bb37b54c4
--- /dev/null
+++ b/components/esp_hw_support/port/esp32c6/esp_memprot.c
@@ -0,0 +1,9 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+// TODO: IDF-5684
+// ESP32C6 has no memory permission management mechanism based on dividing lines,
+// TEE-based implementation can be added here
diff --git a/components/esp_hw_support/port/esp32c6/rtc_clk.c b/components/esp_hw_support/port/esp32c6/rtc_clk.c
new file mode 100644
index 0000000000..fe7aa35b84
--- /dev/null
+++ b/components/esp_hw_support/port/esp32c6/rtc_clk.c
@@ -0,0 +1,226 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <stdbool.h>
+#include <stdint.h>
+#include <stddef.h>
+#include <assert.h>
+#include <stdlib.h>
+#include "sdkconfig.h"
+#include "esp32c6/rom/ets_sys.h"
+#include "esp32c6/rom/rtc.h"
+#include "soc/rtc.h"
+#include "esp_hw_log.h"
+#include "esp_rom_sys.h"
+#include "hal/usb_serial_jtag_ll.h"
+#include "hal/clk_tree_ll.h"
+#include "hal/regi2c_ctrl_ll.h"
+#include "soc/lp_clkrst_reg.h"
+
+static const char *TAG = "rtc_clk";
+
+void rtc_clk_32k_enable(bool enable)
+{
+    // TODO: IDF-5645
+}
+
+void rtc_clk_32k_enable_external(void)
+{
+    // TODO: IDF-5645
+}
+
+void rtc_clk_32k_bootstrap(uint32_t cycle)
+{
+    // TODO: IDF-5645
+}
+
+bool rtc_clk_32k_enabled(void)
+{
+    // TODO: IDF-5645
+    return 0;
+}
+
+void rtc_clk_8m_enable(bool clk_8m_en, bool d256_en)
+{
+    // TODO: IDF-5645
+}
+
+bool rtc_clk_8m_enabled(void)
+{
+    // TODO: IDF-5645
+    return 0;
+}
+
+bool rtc_clk_8md256_enabled(void)
+{
+    // TODO: IDF-5645
+    return 0;
+}
+
+void rtc_clk_slow_src_set(soc_rtc_slow_clk_src_t clk_src)
+{
+    // TODO: IDF-5645
+}
+
+soc_rtc_slow_clk_src_t rtc_clk_slow_src_get(void)
+{
+    // TODO: IDF-5645
+    return REG_GET_FIELD(LP_CLKRST_LP_CLK_CONF_REG, LP_CLKRST_SLOW_CLK_SEL);
+}
+
+uint32_t rtc_clk_slow_freq_get_hz(void)
+{
+    // TODO: IDF-5645
+    switch (rtc_clk_slow_freq_get()) {
+        case RTC_SLOW_FREQ_RTC: return RTC_SLOW_CLK_FREQ_150K;
+        case RTC_SLOW_FREQ_32K_XTAL: return RTC_SLOW_CLK_FREQ_32K;
+        case RTC_SLOW_FREQ_8MD256: return RTC_SLOW_CLK_FREQ_8MD256;
+        default: return 0;
+    }
+}
+
+void rtc_clk_fast_src_set(soc_rtc_fast_clk_src_t clk_src)
+{
+    // TODO: IDF-5645
+}
+
+soc_rtc_fast_clk_src_t rtc_clk_fast_src_get(void)
+{
+    // TODO: IDF-5645
+    return 0;
+}
+
+#if 0
+static void rtc_clk_bbpll_disable(void)
+{
+    // TODO: IDF-5645
+}
+
+static void rtc_clk_bbpll_enable(void)
+{
+    // TODO: IDF-5645
+}
+
+static void rtc_clk_bbpll_configure(rtc_xtal_freq_t xtal_freq, int pll_freq)
+{
+    // TODO: IDF-5645
+}
+
+/**
+ * Switch to one of PLL-based frequencies. Current frequency can be XTAL or PLL.
+ * PLL must already be enabled.
+ * @param cpu_freq new CPU frequency
+ */
+static void rtc_clk_cpu_freq_to_pll_mhz(int cpu_freq_mhz)
+{
+    // TODO: IDF-5645
+}
+#endif
+
+bool rtc_clk_cpu_freq_mhz_to_config(uint32_t freq_mhz, rtc_cpu_freq_config_t *out_config)
+{
+    // TODO: IDF-5645
+    return 0;
+}
+
+void rtc_clk_cpu_freq_set_config(const rtc_cpu_freq_config_t *config)
+{
+    // TODO: IDF-5645
+}
+
+void rtc_clk_cpu_freq_get_config(rtc_cpu_freq_config_t *out_config)
+{
+    // TODO: IDF-5645
+}
+
+void rtc_clk_cpu_freq_set_config_fast(const rtc_cpu_freq_config_t *config)
+{
+    // TODO: IDF-5645
+}
+
+void rtc_clk_cpu_freq_set_xtal(void)
+{
+    ESP_EARLY_LOGW(TAG, "rtc_clk_cpu_freq_set_xtal() has not been implemented yet");
+    // TODO: IDF-5645
+}
+
+#if 0
+/**
+ * Switch to XTAL frequency. Does not disable the PLL.
+ */
+static void rtc_clk_cpu_freq_to_xtal(int freq, int div)
+{
+    // TODO: IDF-5645
+}
+
+static void rtc_clk_cpu_freq_to_8m(void)
+{
+    // TODO: IDF-5645
+}
+#endif
+
+rtc_xtal_freq_t rtc_clk_xtal_freq_get(void)
+{
+    ESP_EARLY_LOGW(TAG, "rtc_clk_xtal_freq_get() has not been implemented yet");
+    // TODO: IDF-5645
+    return 40;
+}
+
+void rtc_clk_xtal_freq_update(rtc_xtal_freq_t xtal_freq)
+{
+    // TODO: IDF-5645
+}
+
+void rtc_clk_apb_freq_update(uint32_t apb_freq)
+{
+    // TODO: IDF-5645
+}
+
+uint32_t rtc_clk_apb_freq_get(void)
+{
+    ESP_EARLY_LOGW(TAG, "rtc_clk_apb_freq_get() has not been implemented yet");
+    // TODO: IDF-5645
+    return 0;
+}
+
+void rtc_clk_divider_set(uint32_t div)
+{
+    // TODO: IDF-5645
+}
+
+void rtc_clk_8m_divider_set(uint32_t div)
+{
+    // TODO: IDF-5645
+}
+
+void rtc_dig_clk8m_enable(void)
+{
+    // TODO: IDF-5645
+}
+
+void rtc_dig_clk8m_disable(void)
+{
+    // TODO: IDF-5645
+}
+
+bool rtc_dig_8m_enabled(void)
+{
+    // TODO: IDF-5645
+    return 0;
+}
+
+#if 0
+static bool rtc_clk_set_bbpll_always_on(void)
+{
+    // TODO: IDF-5645
+    return 0;
+}
+#endif
+
+/* Name used in libphy.a:phy_chip_v7.o
+ * TODO: update the library to use rtc_clk_xtal_freq_get
+ */
+rtc_xtal_freq_t rtc_get_xtal(void) __attribute__((alias("rtc_clk_xtal_freq_get")));
diff --git a/components/esp_hw_support/port/esp32c6/rtc_clk_init.c b/components/esp_hw_support/port/esp32c6/rtc_clk_init.c
new file mode 100644
index 0000000000..73a950930f
--- /dev/null
+++ b/components/esp_hw_support/port/esp32c6/rtc_clk_init.c
@@ -0,0 +1,84 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <stdbool.h>
+#include <stdint.h>
+#include <stddef.h>
+#include <stdlib.h>
+#include "esp32c6/rom/ets_sys.h"
+#include "esp32c6/rom/rtc.h"
+#include "esp32c6/rom/uart.h"
+#include "soc/rtc.h"
+#include "soc/efuse_periph.h"
+#include "esp_cpu.h"
+#include "hal/regi2c_ctrl_ll.h"
+#include "esp_hw_log.h"
+#include "sdkconfig.h"
+#include "esp_rom_uart.h"
+
+static const char *TAG = "rtc_clk_init";
+
+void rtc_clk_init(rtc_clk_config_t cfg)
+{
+    ESP_HW_LOGW(TAG, "rtc_clk_init() has not been implemented yet");
+#if 0 // TODO: IDF-5645
+    rtc_cpu_freq_config_t old_config, new_config;
+
+    /* Set tuning parameters for 8M and 150k clocks.
+     * Note: this doesn't attempt to set the clocks to precise frequencies.
+     * Instead, we calibrate these clocks against XTAL frequency later, when necessary.
+     * - SCK_DCAP value controls tuning of 150k clock.
+     *   The higher the value of DCAP is, the lower is the frequency.
+     * - CK8M_DFREQ value controls tuning of 8M clock.
+     *   CLK_8M_DFREQ constant gives the best temperature characteristics.
+     */
+    REG_SET_FIELD(RTC_CNTL_REG, RTC_CNTL_SCK_DCAP, cfg.slow_clk_dcap);
+    REG_SET_FIELD(RTC_CNTL_CLK_CONF_REG, RTC_CNTL_CK8M_DFREQ, cfg.clk_8m_dfreq);
+
+    /* Configure 150k clock division */
+    rtc_clk_divider_set(cfg.clk_rtc_clk_div);
+
+    /* Configure 8M clock division */
+    rtc_clk_8m_divider_set(cfg.clk_8m_clk_div);
+
+    /* Reset (disable) i2c internal bus for all regi2c registers */
+    regi2c_ctrl_ll_i2c_reset(); // TODO: This should be move out from rtc_clk_init
+    /* Enable the internal bus used to configure BBPLL */
+    regi2c_ctrl_ll_i2c_bbpll_enable(); // TODO: This should be moved to bbpll_set_config
+
+    rtc_xtal_freq_t xtal_freq = cfg.xtal_freq;
+    esp_rom_uart_tx_wait_idle(0);
+    rtc_clk_xtal_freq_update(xtal_freq);
+    rtc_clk_apb_freq_update(xtal_freq * MHZ);
+
+    /* Set CPU frequency */
+    rtc_clk_cpu_freq_get_config(&old_config);
+    uint32_t freq_before = old_config.freq_mhz;
+    bool res = rtc_clk_cpu_freq_mhz_to_config(cfg.cpu_freq_mhz, &new_config);
+    if (!res) {
+        ESP_HW_LOGE(TAG, "invalid CPU frequency value");
+        abort();
+    }
+    rtc_clk_cpu_freq_set_config(&new_config);
+
+    /* Re-calculate the ccount to make time calculation correct. */
+    esp_cpu_set_cycle_count( (uint64_t)esp_cpu_get_cycle_count() * cfg.cpu_freq_mhz / freq_before );
+
+    /* Slow & fast clocks setup */
+    // We will not power off RC_FAST in bootloader stage even if it is not being used as any
+    // cpu / rtc_fast / rtc_slow clock sources, this is because RNG always needs it in the bootloader stage.
+    bool need_rc_fast_en = true;
+    bool need_rc_fast_d256_en = false;
+    if (cfg.slow_clk_src == SOC_RTC_SLOW_CLK_SRC_XTAL32K) {
+        rtc_clk_32k_enable(true);
+    } else if (cfg.slow_clk_src == SOC_RTC_SLOW_CLK_SRC_RC_FAST_D256) {
+        need_rc_fast_d256_en = true;
+    }
+    rtc_clk_8m_enable(need_rc_fast_en, need_rc_fast_d256_en);
+    rtc_clk_fast_src_set(cfg.fast_clk_src);
+    rtc_clk_slow_src_set(cfg.slow_clk_src);
+#endif
+}
diff --git a/components/esp_hw_support/port/esp32c6/rtc_init.c b/components/esp_hw_support/port/esp32c6/rtc_init.c
new file mode 100644
index 0000000000..8a5daa4517
--- /dev/null
+++ b/components/esp_hw_support/port/esp32c6/rtc_init.c
@@ -0,0 +1,7 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+// TODO: IDF-5645
diff --git a/components/esp_hw_support/port/esp32c6/rtc_pm.c b/components/esp_hw_support/port/esp32c6/rtc_pm.c
new file mode 100644
index 0000000000..8a5daa4517
--- /dev/null
+++ b/components/esp_hw_support/port/esp32c6/rtc_pm.c
@@ -0,0 +1,7 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+// TODO: IDF-5645
diff --git a/components/esp_hw_support/port/esp32c6/rtc_sleep.c b/components/esp_hw_support/port/esp32c6/rtc_sleep.c
new file mode 100644
index 0000000000..8a5daa4517
--- /dev/null
+++ b/components/esp_hw_support/port/esp32c6/rtc_sleep.c
@@ -0,0 +1,7 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+// TODO: IDF-5645
diff --git a/components/esp_hw_support/port/esp32c6/rtc_time.c b/components/esp_hw_support/port/esp32c6/rtc_time.c
new file mode 100644
index 0000000000..b5bfa6e7d2
--- /dev/null
+++ b/components/esp_hw_support/port/esp32c6/rtc_time.c
@@ -0,0 +1,103 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <stdint.h>
+#include "esp32c6/rom/ets_sys.h"
+#include "soc/rtc.h"
+// #include "soc/rtc_cntl_reg.h"
+#include "hal/clk_tree_ll.h"
+#include "soc/timer_group_reg.h"
+#include "esp_rom_sys.h"
+
+/* Calibration of RTC_SLOW_CLK is performed using a special feature of TIMG0.
+ * This feature counts the number of XTAL clock cycles within a given number of
+ * RTC_SLOW_CLK cycles.
+ *
+ * Slow clock calibration feature has two modes of operation: one-off and cycling.
+ * In cycling mode (which is enabled by default on SoC reset), counting of XTAL
+ * cycles within RTC_SLOW_CLK cycle is done continuously. Cycling mode is enabled
+ * using TIMG_RTC_CALI_START_CYCLING bit. In one-off mode counting is performed
+ * once, and TIMG_RTC_CALI_RDY bit is set when counting is done. One-off mode is
+ * enabled using TIMG_RTC_CALI_START bit.
+ */
+
+/**
+ * @brief Clock calibration function used by rtc_clk_cal and rtc_clk_cal_ratio
+ * @param cal_clk which clock to calibrate
+ * @param slowclk_cycles number of slow clock cycles to count
+ * @return number of XTAL clock cycles within the given number of slow clock cycles
+ */
+// TODO: IDF-5645
+static const char *TAG = "rtc_time";
+
+uint32_t rtc_clk_cal_internal(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles)
+{
+    // TODO: IDF-5645
+    ESP_EARLY_LOGW(TAG, "rtc_clk_cal_internal() has not been implemented yet");
+    return 0;
+}
+
+uint32_t rtc_clk_cal_ratio(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles)
+{
+    // TODO: IDF-5645
+    ESP_EARLY_LOGW(TAG, "rtc_clk_cal_ratio() has not been implemented yet");
+    return 0;
+}
+
+uint32_t rtc_clk_cal(rtc_cal_sel_t cal_clk, uint32_t slowclk_cycles)
+{
+    // TODO: IDF-5645
+    ESP_EARLY_LOGW(TAG, "rtc_clk_cal() has not been implemented yet");
+    return 0;
+}
+
+uint64_t rtc_time_us_to_slowclk(uint64_t time_in_us, uint32_t period)
+{
+    // TODO: IDF-5645
+    ESP_EARLY_LOGW(TAG, "rtc_time_us_to_slowclk() has not been implemented yet");
+    return 0;
+}
+
+uint64_t rtc_time_slowclk_to_us(uint64_t rtc_cycles, uint32_t period)
+{
+    // TODO: IDF-5645
+    ESP_EARLY_LOGW(TAG, "rtc_time_slowclk_to_us() has not been implemented yet");
+    return 0;
+}
+
+uint64_t rtc_time_get(void)
+{
+    // TODO: IDF-5645
+    ESP_EARLY_LOGW(TAG, "rtc_time_get() has not been implemented yet");
+    return 0;
+}
+
+uint64_t rtc_light_slp_time_get(void)
+{
+    // TODO: IDF-5645
+    ESP_EARLY_LOGW(TAG, "rtc_light_slp_time_get() has not been implemented yet");
+    return 0;
+}
+
+uint64_t rtc_deep_slp_time_get(void)
+{
+    // TODO: IDF-5645
+    ESP_EARLY_LOGW(TAG, "rtc_deep_slp_time_get() has not been implemented yet");
+    return 0;
+}
+
+void rtc_clk_wait_for_slow_cycle(void) //This function may not by useful any more
+{
+    // TODO: IDF-5645
+    ESP_EARLY_LOGW(TAG, "rtc_clk_wait_for_slow_cycle() has not been implemented yet");
+}
+
+uint32_t rtc_clk_freq_cal(uint32_t cal_val)
+{
+    // TODO: IDF-5645
+    ESP_EARLY_LOGW(TAG, "rtc_clk_freq_cal() has not been implemented yet");
+    return 0;
+}
diff --git a/components/esp_hw_support/port/esp32c6/systimer.c b/components/esp_hw_support/port/esp32c6/systimer.c
new file mode 100644
index 0000000000..d5ea58b1aa
--- /dev/null
+++ b/components/esp_hw_support/port/esp32c6/systimer.c
@@ -0,0 +1,22 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include "esp_private/systimer.h"
+
+/**
+ * @brief systimer's clock source is fixed to XTAL (40MHz), and has a fixed fractional divider (2.5).
+ *        So the resolution of the systimer is 40MHz/2.5 = 16MHz.
+ */
+
+uint64_t systimer_ticks_to_us(uint64_t ticks)
+{
+    return ticks / 16;
+}
+
+uint64_t systimer_us_to_ticks(uint64_t us)
+{
+    return us * 16;
+}
diff --git a/components/esp_hw_support/rtc_module.c b/components/esp_hw_support/rtc_module.c
index 640f4c1db6..8a8637c9e3 100644
--- a/components/esp_hw_support/rtc_module.c
+++ b/components/esp_hw_support/rtc_module.c
@@ -27,6 +27,12 @@
 #endif
 #include "sys/queue.h"
 
+#if CONFIG_IDF_TARGET_ESP32C6 // TODO: IDF-5645
+static const char *TAG = "rtc_module";
+#endif
+
+#if !CONFIG_IDF_TARGET_ESP32C6 // TODO: IDF-5645
+
 #define NOT_REGISTERED      (-1)
 
 portMUX_TYPE rtc_spinlock = portMUX_INITIALIZER_UNLOCKED;
@@ -90,9 +96,14 @@ out:
     portEXIT_CRITICAL(&s_rtc_isr_handler_list_lock);
     return err;
 }
+#endif // !CONFIG_IDF_TARGET_ESP32C6 TODO: IDF-5645
 
 esp_err_t rtc_isr_register(intr_handler_t handler, void* handler_arg, uint32_t rtc_intr_mask, uint32_t flags)
 {
+#if CONFIG_IDF_TARGET_ESP32C6 // TODO: IDF-5645
+    ESP_LOGW(TAG, "rtc_isr_register() has not been implemented yet");
+    return ESP_OK;
+#else
     esp_err_t err = rtc_isr_ensure_installed();
     if (err != ESP_OK) {
         return err;
@@ -115,10 +126,15 @@ esp_err_t rtc_isr_register(intr_handler_t handler, void* handler_arg, uint32_t r
     SLIST_INSERT_HEAD(&s_rtc_isr_handler_list, item, next);
     portEXIT_CRITICAL(&s_rtc_isr_handler_list_lock);
     return ESP_OK;
+#endif
 }
 
 esp_err_t rtc_isr_deregister(intr_handler_t handler, void* handler_arg)
 {
+#if CONFIG_IDF_TARGET_ESP32C6 // TODO: IDF-5645
+    ESP_LOGW(TAG, "rtc_isr_deregister() has not been implemented yet");
+    return ESP_OK;
+#else
     rtc_isr_handler_t* it;
     rtc_isr_handler_t* prev = NULL;
     bool found = false;
@@ -141,8 +157,10 @@ esp_err_t rtc_isr_deregister(intr_handler_t handler, void* handler_arg)
     }
     portEXIT_CRITICAL(&s_rtc_isr_handler_list_lock);
     return found ? ESP_OK : ESP_ERR_INVALID_STATE;
+#endif
 }
 
+#if !CONFIG_IDF_TARGET_ESP32C6 // TODO: IDF-5645
 /**
  * @brief This helper function can be used to avoid the interrupt to be triggered with cache disabled.
  *        There are lots of different signals on RTC module (i.e. sleep_wakeup, wdt, brownout_detect, etc.)
@@ -160,19 +178,25 @@ static void s_rtc_isr_noniram_hook_relieve(uint32_t rtc_intr_mask)
 {
     rtc_intr_cache &= ~rtc_intr_mask;
 }
+#endif
+
 
 IRAM_ATTR void rtc_isr_noniram_disable(uint32_t cpu)
 {
+#if !CONFIG_IDF_TARGET_ESP32C6 // TODO: IDF-5645
     if (rtc_isr_cpu == cpu) {
         rtc_intr_enabled |= RTCCNTL.int_ena.val;
         RTCCNTL.int_ena.val &= rtc_intr_cache;
     }
+#endif
 }
 
 IRAM_ATTR void rtc_isr_noniram_enable(uint32_t cpu)
 {
+#if !CONFIG_IDF_TARGET_ESP32C6 // TODO: IDF-5645
     if (rtc_isr_cpu == cpu) {
         RTCCNTL.int_ena.val = rtc_intr_enabled;
         rtc_intr_enabled = 0;
     }
+#endif
 }
diff --git a/components/esp_hw_support/sleep_modes.c b/components/esp_hw_support/sleep_modes.c
index e2c35afa0c..a1f59dfb5b 100644
--- a/components/esp_hw_support/sleep_modes.c
+++ b/components/esp_hw_support/sleep_modes.c
@@ -78,6 +78,10 @@
 #include "esp32c2/rom/cache.h"
 #include "esp32c2/rom/rtc.h"
 #include "soc/extmem_reg.h"
+#elif CONFIG_IDF_TARGET_ESP32C6
+#include "esp32c6/rom/cache.h"
+#include "esp32c6/rom/rtc.h"
+#include "soc/extmem_reg.h"
 #endif
 
 // If light sleep time is less than that, don't power down flash
@@ -107,6 +111,9 @@
 #elif CONFIG_IDF_TARGET_ESP32C2
 #define DEFAULT_SLEEP_OUT_OVERHEAD_US       (118)
 #define DEFAULT_HARDWARE_OUT_OVERHEAD_US    (9)
+#elif CONFIG_IDF_TARGET_ESP32C6
+#define DEFAULT_SLEEP_OUT_OVERHEAD_US       (118)// TODO: IDF-5348
+#define DEFAULT_HARDWARE_OUT_OVERHEAD_US    (9)
 #endif
 
 #define LIGHT_SLEEP_TIME_OVERHEAD_US        DEFAULT_HARDWARE_OUT_OVERHEAD_US
@@ -789,7 +796,11 @@ esp_err_t esp_light_sleep_start(void)
     rtc_vddsdio_config_t vddsdio_config = rtc_vddsdio_get_config();
 
     // Safety net: enable WDT in case exit from light sleep fails
+#if CONFIG_IDF_TARGET_ESP32C6 // TODO: IDF-5653
+    wdt_hal_context_t rtc_wdt_ctx = {.inst = WDT_RWDT, .rwdt_dev = &LP_WDT};
+#else
     wdt_hal_context_t rtc_wdt_ctx = {.inst = WDT_RWDT, .rwdt_dev = &RTCCNTL};
+#endif
     bool wdt_was_enabled = wdt_hal_is_enabled(&rtc_wdt_ctx);    // If WDT was enabled in the user code, then do not change it here.
     if (!wdt_was_enabled) {
         wdt_hal_init(&rtc_wdt_ctx, WDT_RWDT, 0, false);
@@ -1231,6 +1242,9 @@ esp_err_t esp_sleep_disable_bt_wakeup(void)
 
 esp_sleep_wakeup_cause_t esp_sleep_get_wakeup_cause(void)
 {
+#if CONFIG_IDF_TARGET_ESP32C6 // TODO: IDF-5645
+    return ESP_SLEEP_WAKEUP_UNDEFINED;
+#else
     if (esp_rom_get_reset_reason(0) != RESET_REASON_CORE_DEEP_SLEEP && !s_light_sleep_wakeup) {
         return ESP_SLEEP_WAKEUP_UNDEFINED;
     }
@@ -1278,6 +1292,7 @@ esp_sleep_wakeup_cause_t esp_sleep_get_wakeup_cause(void)
     } else {
         return ESP_SLEEP_WAKEUP_UNDEFINED;
     }
+#endif
 }
 
 esp_err_t esp_sleep_pd_config(esp_sleep_pd_domain_t domain,

From ff8dd1e1a8d40b86cdab62eed07158cd04441cc4 Mon Sep 17 00:00:00 2001
From: wuzhenghui <wuzhenghui@espressif.com>
Date: Tue, 12 Jul 2022 21:19:35 +0800
Subject: [PATCH 567/665] esp32c6: add spi_flash support

---
 components/esptool_py/project_include.cmake   |  5 +-
 .../esp32c6/include/soc/Kconfig.soc_caps.in   |  4 -
 components/soc/esp32c6/include/soc/soc_caps.h |  3 -
 components/spi_flash/Kconfig                  |  7 +-
 components/spi_flash/cache_utils.c            | 28 +++++-
 .../spi_flash/esp32c6/flash_ops_esp32c6.c     | 91 +++++++++++++++++++
 components/spi_flash/esp_flash_spi_init.c     |  4 +-
 components/spi_flash/flash_mmap.c             |  2 +
 components/spi_flash/flash_ops.c              |  2 +
 components/spi_flash/spi_flash_os_func_noos.c |  9 +-
 .../ble/ble_ancs/sdkconfig.defaults.esp32c2   |  1 -
 .../sdkconfig.defaults.esp32c2                |  1 -
 .../ble_eddystone/sdkconfig.defaults.esp32c2  |  1 -
 .../sdkconfig.defaults.esp32c2                |  1 -
 .../ble_ibeacon/sdkconfig.defaults.esp32c2    |  1 -
 .../ble_spp_client/sdkconfig.defaults.esp32c2 |  1 -
 .../ble_spp_server/sdkconfig.defaults.esp32c2 |  1 -
 .../sdkconfig.defaults.esp32c2                |  1 -
 .../sdkconfig.defaults.esp32c2                |  1 -
 .../gatt_client/sdkconfig.defaults.esp32c2    |  1 -
 .../sdkconfig.defaults.esp32c2                |  1 -
 .../sdkconfig.defaults.esp32c2                |  1 -
 .../gatt_server/sdkconfig.defaults.esp32c2    |  1 -
 .../sdkconfig.defaults.esp32c2                |  1 -
 .../sdkconfig.defaults.esp32c2                |  1 -
 .../sdkconfig.defaults.esp32c2                |  1 -
 .../sdkconfig.defaults.esp32c2                |  1 -
 .../multi-adv/sdkconfig.defaults.esp32c2      |  1 -
 .../peroidic_adv/sdkconfig.defaults.esp32c2   |  1 -
 .../peroidic_sync/sdkconfig.defaults.esp32c2  |  1 -
 30 files changed, 133 insertions(+), 42 deletions(-)

diff --git a/components/esptool_py/project_include.cmake b/components/esptool_py/project_include.cmake
index 9fa153a96c..61bb1954f7 100644
--- a/components/esptool_py/project_include.cmake
+++ b/components/esptool_py/project_include.cmake
@@ -46,7 +46,10 @@ set(MMU_PAGE_SIZE ${CONFIG_MMU_PAGE_MODE})
 
 if(NOT BOOTLOADER_BUILD)
     list(APPEND esptool_elf2image_args --elf-sha256-offset 0xb0)
-    if(CONFIG_IDF_TARGET_ESP32C2)
+    # For chips that support configurable MMU page size feature
+    # If page size is configured to values other than the default "64KB" in menuconfig,
+    # then we need to pass the actual size to flash-mmu-page-size arg
+    if(NOT MMU_PAGE_SIZE STREQUAL "64KB")
         list(APPEND esptool_elf2image_args --flash-mmu-page-size ${MMU_PAGE_SIZE})
     endif()
 endif()
diff --git a/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in b/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
index 3b2894c0ed..0822801ca6 100644
--- a/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
@@ -523,10 +523,6 @@ config SOC_SPI_SUPPORT_SLAVE_HD_VER2
     bool
     default y
 
-config SOC_SPI_PERIPH_SUPPORT_CONTROL_DUMMY_OUT
-    bool
-    default y
-
 config SOC_MEMSPI_IS_INDEPENDENT
     bool
     default y
diff --git a/components/soc/esp32c6/include/soc/soc_caps.h b/components/soc/esp32c6/include/soc/soc_caps.h
index 5ef41b3666..e12158cb92 100644
--- a/components/soc/esp32c6/include/soc/soc_caps.h
+++ b/components/soc/esp32c6/include/soc/soc_caps.h
@@ -289,9 +289,6 @@
 // host_id = 0 -> SPI0/SPI1, host_id = 1 -> SPI2,
 #define SOC_SPI_PERIPH_SUPPORT_MULTILINE_MODE(host_id)  ({(void)host_id; 1;})
 
-// Peripheral supports output given level during its "dummy phase"
-#define SOC_SPI_PERIPH_SUPPORT_CONTROL_DUMMY_OUT 1
-
 #define SOC_MEMSPI_IS_INDEPENDENT 1
 #define SOC_SPI_MAX_PRE_DIVIDER 16
 
diff --git a/components/spi_flash/Kconfig b/components/spi_flash/Kconfig
index 260c7d146b..209d6e1cd4 100644
--- a/components/spi_flash/Kconfig
+++ b/components/spi_flash/Kconfig
@@ -53,14 +53,9 @@ menu "SPI Flash driver"
             to flash on ESP32-D2WD; (2) main SPI flash is connected to non-default pins; (3) main
             SPI flash chip is manufactured by ISSI.
 
-    config SPI_FLASH_HAS_ROM_IMPL
-        bool
-        depends on IDF_TARGET_ESP32S3 || IDF_TARGET_ESP32C3 || IDF_TARGET_ESP32C2
-        default y if IDF_TARGET_ESP32S3 || IDF_TARGET_ESP32C3 || IDF_TARGET_ESP32C2
-
     config SPI_FLASH_ROM_IMPL
         bool "Use esp_flash implementation in ROM"
-        depends on SPI_FLASH_HAS_ROM_IMPL
+        depends on ESP_ROM_HAS_SPI_FLASH
         default n
         help
             Enable this flag to use new SPI flash driver functions from ROM instead of ESP-IDF.
diff --git a/components/spi_flash/cache_utils.c b/components/spi_flash/cache_utils.c
index d2021dc27d..3b17f5e9d5 100644
--- a/components/spi_flash/cache_utils.c
+++ b/components/spi_flash/cache_utils.c
@@ -36,6 +36,10 @@
 #include "esp32c2/rom/cache.h"
 #include "soc/extmem_reg.h"
 #include "soc/ext_mem_defs.h"
+#elif CONFIG_IDF_TARGET_ESP32C6
+#include "esp32c6/rom/cache.h"
+#include "soc/extmem_reg.h"
+#include "soc/ext_mem_defs.h"
 #endif
 #include "esp_rom_spiflash.h"
 #include <soc/soc.h>
@@ -70,6 +74,14 @@ static void spi_flash_restore_cache(uint32_t cpuid, uint32_t saved_state);
 
 static uint32_t s_flash_op_cache_state[2];
 
+#if CONFIG_IDF_TARGET_ESP32C6
+/* esp32c6 does not has a register indicating if cache is enabled
+ * so we use s static data to store to state of cache, every time
+ * disable/restore api is called, the state will be updated
+ */
+static volatile DRAM_ATTR bool s_cache_enabled = 1;
+#endif
+
 #ifndef CONFIG_FREERTOS_UNICORE
 static SemaphoreHandle_t s_flash_op_mutex;
 static volatile bool s_flash_op_can_start = false;
@@ -372,6 +384,11 @@ static void IRAM_ATTR spi_flash_disable_cache(uint32_t cpuid, uint32_t *saved_st
     uint32_t icache_state;
     icache_state = Cache_Suspend_ICache() << 16;
     *saved_state = icache_state;
+#elif CONFIG_IDF_TARGET_ESP32C6
+    uint32_t icache_state;
+    icache_state = Cache_Suspend_ICache();
+    *saved_state = icache_state;
+    s_cache_enabled = 0;
 #endif
 }
 
@@ -396,6 +413,9 @@ static void IRAM_ATTR spi_flash_restore_cache(uint32_t cpuid, uint32_t saved_sta
     Cache_Resume_ICache(saved_state >> 16);
 #elif CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32H2 || CONFIG_IDF_TARGET_ESP32C2
     Cache_Resume_ICache(saved_state >> 16);
+#elif CONFIG_IDF_TARGET_ESP32C6
+    Cache_Resume_ICache(saved_state);
+    s_cache_enabled = 1;
 #endif
 }
 
@@ -410,6 +430,8 @@ IRAM_ATTR bool spi_flash_cache_enabled(void)
     bool result = (REG_GET_BIT(EXTMEM_PRO_ICACHE_CTRL_REG, EXTMEM_PRO_ICACHE_ENABLE) != 0);
 #elif CONFIG_IDF_TARGET_ESP32S3 || CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32H2 || CONFIG_IDF_TARGET_ESP32C2
     bool result = (REG_GET_BIT(EXTMEM_ICACHE_CTRL_REG, EXTMEM_ICACHE_ENABLE) != 0);
+#elif CONFIG_IDF_TARGET_ESP32C6
+    bool result = s_cache_enabled;
 #endif
     return result;
 }
@@ -523,7 +545,7 @@ esp_err_t esp_enable_cache_wrap(bool icache_wrap_enable, bool dcache_wrap_enable
     int i;
     bool flash_spiram_wrap_together, flash_support_wrap = true, spiram_support_wrap = true;
     uint32_t drom0_in_icache = 1;//always 1 in esp32s2
-#if CONFIG_IDF_TARGET_ESP32S3 || CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32H2 || CONFIG_IDF_TARGET_ESP32C2
+#if CONFIG_IDF_TARGET_ESP32S3 || CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32H2 || CONFIG_IDF_TARGET_ESP32C2 || CONFIG_IDF_TARGET_ESP32C6
     drom0_in_icache = 0;
 #endif
 
@@ -912,7 +934,7 @@ esp_err_t esp_enable_cache_wrap(bool icache_wrap_enable, bool dcache_wrap_enable
 }
 #endif
 
-#if CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32H2 || CONFIG_IDF_TARGET_ESP32C2
+#if CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32H2 || CONFIG_IDF_TARGET_ESP32C2 || CONFIG_IDF_TARGET_ESP32C6
 
 static IRAM_ATTR void esp_enable_cache_flash_wrap(bool icache)
 {
@@ -954,7 +976,7 @@ esp_err_t esp_enable_cache_wrap(bool icache_wrap_enable)
     }
     return ESP_OK;
 }
-#endif // CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32H2 || CONFIG_IDF_TARGET_ESP32C2
+#endif // CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32H2 || CONFIG_IDF_TARGET_ESP32C2 || CONFIG_IDF_TARGET_ESP32C6
 
 void IRAM_ATTR spi_flash_enable_cache(uint32_t cpuid)
 {
diff --git a/components/spi_flash/esp32c6/flash_ops_esp32c6.c b/components/spi_flash/esp32c6/flash_ops_esp32c6.c
index e69de29bb2..98bca81ae0 100644
--- a/components/spi_flash/esp32c6/flash_ops_esp32c6.c
+++ b/components/spi_flash/esp32c6/flash_ops_esp32c6.c
@@ -0,0 +1,91 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <string.h>
+#include <sys/param.h>
+
+#include "spi_flash_mmap.h"
+#include "soc/soc_memory_layout.h"
+#include "esp32c6/rom/cache.h"
+#include "hal/spi_flash_hal.h"
+#include "esp_flash.h"
+#include "esp_log.h"
+#include "esp_attr.h"
+#include "esp_rom_spiflash.h"
+#include "esp_private/spi_flash_os.h"
+
+#define SPICACHE SPIMEM0
+#define SPIFLASH SPIMEM1
+
+#define FLASH_WRAP_CMD   0x77
+esp_err_t spi_flash_wrap_set(spi_flash_wrap_mode_t mode)
+{
+    uint32_t reg_bkp_ctrl = SPIFLASH.ctrl.val;
+    uint32_t reg_bkp_usr  = SPIFLASH.user.val;
+    SPIFLASH.user.fwrite_dio = 0;
+    SPIFLASH.user.fwrite_dual = 0;
+    SPIFLASH.user.fwrite_qio = 1;
+    SPIFLASH.user.fwrite_quad = 0;
+    // SPIFLASH.ctrl.fcmd_dual = 0; // TODO: IDF-5333
+    SPIFLASH.ctrl.fcmd_quad = 0;
+    SPIFLASH.user.usr_dummy = 0;
+    SPIFLASH.user.usr_addr = 1;
+    SPIFLASH.user.usr_command = 1;
+    SPIFLASH.user2.usr_command_bitlen = 7;
+    SPIFLASH.user2.usr_command_value = FLASH_WRAP_CMD;
+    SPIFLASH.user1.usr_addr_bitlen = 23;
+    SPIFLASH.addr = 0;
+    SPIFLASH.user.usr_miso = 0;
+    SPIFLASH.user.usr_mosi = 1;
+    SPIFLASH.mosi_dlen.usr_mosi_bit_len = 7;
+    SPIFLASH.data_buf[0] = (uint32_t) mode << 4;;
+    SPIFLASH.cmd.usr = 1;
+    while (SPIFLASH.cmd.usr != 0)
+    { }
+
+    SPIFLASH.ctrl.val = reg_bkp_ctrl;
+    SPIFLASH.user.val = reg_bkp_usr;
+    return ESP_OK;
+}
+
+esp_err_t spi_flash_enable_wrap(uint32_t wrap_size)
+{
+    CLEAR_PERI_REG_MASK(SPI_MEM_CTRL2_REG(0), SPI_MEM_SPLIT_TRANS_EN_M); // TODO: IDF-5333 Newly added
+    switch (wrap_size) {
+    case 8:
+        return spi_flash_wrap_set(FLASH_WRAP_MODE_8B);
+    case 16:
+        return spi_flash_wrap_set(FLASH_WRAP_MODE_16B);
+    case 32:
+        return spi_flash_wrap_set(FLASH_WRAP_MODE_32B);
+    case 64:
+        return spi_flash_wrap_set(FLASH_WRAP_MODE_64B);
+    default:
+        return ESP_FAIL;
+    }
+}
+
+void spi_flash_disable_wrap(void)
+{
+    spi_flash_wrap_set(FLASH_WRAP_MODE_DISABLE);
+}
+
+bool spi_flash_support_wrap_size(uint32_t wrap_size)
+{
+    if (!REG_GET_BIT(SPI_MEM_CTRL_REG(0), SPI_MEM_FREAD_QIO) || !REG_GET_BIT(SPI_MEM_CTRL_REG(0), SPI_MEM_FASTRD_MODE)) {
+        return ESP_FAIL;
+    }
+    switch (wrap_size) {
+    case 0:
+    case 8:
+    case 16:
+    case 32:
+    case 64:
+        return true;
+    default:
+        return false;
+    }
+}
diff --git a/components/spi_flash/esp_flash_spi_init.c b/components/spi_flash/esp_flash_spi_init.c
index 23ec3763fd..4b946737cb 100644
--- a/components/spi_flash/esp_flash_spi_init.c
+++ b/components/spi_flash/esp_flash_spi_init.c
@@ -104,7 +104,7 @@ esp_flash_t *esp_flash_default_chip = NULL;
     .input_delay_ns = 0,\
     .cs_setup = 1,\
 }
-#elif CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32C2
+#elif CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32C2 || CONFIG_IDF_TARGET_ESP32C6
 #if !CONFIG_SPI_FLASH_AUTO_SUSPEND
 #define ESP_FLASH_HOST_CONFIG_DEFAULT()  (memspi_host_config_t){ \
     .host_id = SPI1_HOST,\
@@ -332,7 +332,7 @@ esp_err_t esp_flash_init_default_chip(void)
     const esp_rom_spiflash_chip_t *legacy_chip = &g_rom_flashchip;
     memspi_host_config_t cfg = ESP_FLASH_HOST_CONFIG_DEFAULT();
 
-    #if !CONFIG_IDF_TARGET_ESP32 && !CONFIG_IDF_TARGET_ESP32C2
+    #if !CONFIG_IDF_TARGET_ESP32 && !CONFIG_IDF_TARGET_ESP32C2 && !CONFIG_IDF_TARGET_ESP32C6
     // For esp32s2 spi IOs are configured as from IO MUX by default
     cfg.iomux = esp_rom_efuse_get_flash_gpio_info() == 0 ?  true : false;
     #endif
diff --git a/components/spi_flash/flash_mmap.c b/components/spi_flash/flash_mmap.c
index e5ee1250bc..daed070fa8 100644
--- a/components/spi_flash/flash_mmap.c
+++ b/components/spi_flash/flash_mmap.c
@@ -38,6 +38,8 @@
 #include "esp32h2/rom/cache.h"
 #elif CONFIG_IDF_TARGET_ESP32C2
 #include "esp32c2/rom/cache.h"
+#elif CONFIG_IDF_TARGET_ESP32C6
+#include "esp32c6/rom/cache.h"
 #endif
 
 #if CONFIG_SPIRAM
diff --git a/components/spi_flash/flash_ops.c b/components/spi_flash/flash_ops.c
index c4a203abed..e17c8b3aab 100644
--- a/components/spi_flash/flash_ops.c
+++ b/components/spi_flash/flash_ops.c
@@ -40,6 +40,8 @@
 #include "esp32h2/rom/cache.h"
 #elif CONFIG_IDF_TARGET_ESP32C2
 #include "esp32c2/rom/cache.h"
+#elif CONFIG_IDF_TARGET_ESP32C6
+#include "esp32c6/rom/cache.h"
 #endif
 #include "esp_rom_spiflash.h"
 #include "esp_flash_partitions.h"
diff --git a/components/spi_flash/spi_flash_os_func_noos.c b/components/spi_flash/spi_flash_os_func_noos.c
index f1ce890d3d..c0e15d12e8 100644
--- a/components/spi_flash/spi_flash_os_func_noos.c
+++ b/components/spi_flash/spi_flash_os_func_noos.c
@@ -26,6 +26,9 @@
 #elif CONFIG_IDF_TARGET_ESP32C2
 #include "esp32c2/rom/ets_sys.h"
 #include "esp32c2/rom/cache.h"
+#elif CONFIG_IDF_TARGET_ESP32C6
+#include "esp32c6/rom/ets_sys.h"
+#include "esp32c6/rom/cache.h"
 #endif
 
 #include "esp_attr.h"
@@ -37,7 +40,7 @@ typedef struct {
 } spi_noos_arg_t;
 
 static DRAM_ATTR spi_noos_arg_t spi_arg = { 0 };
-#elif CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32H2 || CONFIG_IDF_TARGET_ESP32C2
+#elif CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32H2 || CONFIG_IDF_TARGET_ESP32C2 || CONFIG_IDF_TARGET_ESP32C6
 typedef struct {
     uint32_t icache_autoload;
 } spi_noos_arg_t;
@@ -54,7 +57,7 @@ static IRAM_ATTR esp_err_t start(void *arg)
     spi_noos_arg_t *spi_arg = arg;
     spi_arg->icache_autoload = Cache_Suspend_ICache();
     spi_arg->dcache_autoload = Cache_Suspend_DCache();
-#elif CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32H2 || CONFIG_IDF_TARGET_ESP32C2
+#elif CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32H2 || CONFIG_IDF_TARGET_ESP32C2 || CONFIG_IDF_TARGET_ESP32C6
     spi_noos_arg_t *spi_arg = arg;
     spi_arg->icache_autoload = Cache_Suspend_ICache();
 #endif
@@ -73,7 +76,7 @@ static IRAM_ATTR esp_err_t end(void *arg)
     Cache_Invalidate_ICache_All();
     Cache_Resume_ICache(spi_arg->icache_autoload);
     Cache_Resume_DCache(spi_arg->dcache_autoload);
-#elif CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32H2 || CONFIG_IDF_TARGET_ESP32C2
+#elif CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32H2 || CONFIG_IDF_TARGET_ESP32C2 || CONFIG_IDF_TARGET_ESP32C6
     spi_noos_arg_t *spi_arg = arg;
     Cache_Invalidate_ICache_All();
     Cache_Resume_ICache(spi_arg->icache_autoload);
diff --git a/examples/bluetooth/bluedroid/ble/ble_ancs/sdkconfig.defaults.esp32c2 b/examples/bluetooth/bluedroid/ble/ble_ancs/sdkconfig.defaults.esp32c2
index 3ced84aa32..4ea4190667 100644
--- a/examples/bluetooth/bluedroid/ble/ble_ancs/sdkconfig.defaults.esp32c2
+++ b/examples/bluetooth/bluedroid/ble/ble_ancs/sdkconfig.defaults.esp32c2
@@ -1442,7 +1442,6 @@ CONFIG_PTHREAD_TASK_NAME_DEFAULT="pthread"
 # CONFIG_SPI_FLASH_VERIFY_WRITE is not set
 # CONFIG_SPI_FLASH_ENABLE_COUNTERS is not set
 CONFIG_SPI_FLASH_ROM_DRIVER_PATCH=y
-CONFIG_SPI_FLASH_HAS_ROM_IMPL=y
 # CONFIG_SPI_FLASH_ROM_IMPL is not set
 CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS=y
 # CONFIG_SPI_FLASH_DANGEROUS_WRITE_FAILS is not set
diff --git a/examples/bluetooth/bluedroid/ble/ble_compatibility_test/sdkconfig.defaults.esp32c2 b/examples/bluetooth/bluedroid/ble/ble_compatibility_test/sdkconfig.defaults.esp32c2
index 3ced84aa32..4ea4190667 100644
--- a/examples/bluetooth/bluedroid/ble/ble_compatibility_test/sdkconfig.defaults.esp32c2
+++ b/examples/bluetooth/bluedroid/ble/ble_compatibility_test/sdkconfig.defaults.esp32c2
@@ -1442,7 +1442,6 @@ CONFIG_PTHREAD_TASK_NAME_DEFAULT="pthread"
 # CONFIG_SPI_FLASH_VERIFY_WRITE is not set
 # CONFIG_SPI_FLASH_ENABLE_COUNTERS is not set
 CONFIG_SPI_FLASH_ROM_DRIVER_PATCH=y
-CONFIG_SPI_FLASH_HAS_ROM_IMPL=y
 # CONFIG_SPI_FLASH_ROM_IMPL is not set
 CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS=y
 # CONFIG_SPI_FLASH_DANGEROUS_WRITE_FAILS is not set
diff --git a/examples/bluetooth/bluedroid/ble/ble_eddystone/sdkconfig.defaults.esp32c2 b/examples/bluetooth/bluedroid/ble/ble_eddystone/sdkconfig.defaults.esp32c2
index 3ced84aa32..4ea4190667 100644
--- a/examples/bluetooth/bluedroid/ble/ble_eddystone/sdkconfig.defaults.esp32c2
+++ b/examples/bluetooth/bluedroid/ble/ble_eddystone/sdkconfig.defaults.esp32c2
@@ -1442,7 +1442,6 @@ CONFIG_PTHREAD_TASK_NAME_DEFAULT="pthread"
 # CONFIG_SPI_FLASH_VERIFY_WRITE is not set
 # CONFIG_SPI_FLASH_ENABLE_COUNTERS is not set
 CONFIG_SPI_FLASH_ROM_DRIVER_PATCH=y
-CONFIG_SPI_FLASH_HAS_ROM_IMPL=y
 # CONFIG_SPI_FLASH_ROM_IMPL is not set
 CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS=y
 # CONFIG_SPI_FLASH_DANGEROUS_WRITE_FAILS is not set
diff --git a/examples/bluetooth/bluedroid/ble/ble_hid_device_demo/sdkconfig.defaults.esp32c2 b/examples/bluetooth/bluedroid/ble/ble_hid_device_demo/sdkconfig.defaults.esp32c2
index 3ced84aa32..4ea4190667 100644
--- a/examples/bluetooth/bluedroid/ble/ble_hid_device_demo/sdkconfig.defaults.esp32c2
+++ b/examples/bluetooth/bluedroid/ble/ble_hid_device_demo/sdkconfig.defaults.esp32c2
@@ -1442,7 +1442,6 @@ CONFIG_PTHREAD_TASK_NAME_DEFAULT="pthread"
 # CONFIG_SPI_FLASH_VERIFY_WRITE is not set
 # CONFIG_SPI_FLASH_ENABLE_COUNTERS is not set
 CONFIG_SPI_FLASH_ROM_DRIVER_PATCH=y
-CONFIG_SPI_FLASH_HAS_ROM_IMPL=y
 # CONFIG_SPI_FLASH_ROM_IMPL is not set
 CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS=y
 # CONFIG_SPI_FLASH_DANGEROUS_WRITE_FAILS is not set
diff --git a/examples/bluetooth/bluedroid/ble/ble_ibeacon/sdkconfig.defaults.esp32c2 b/examples/bluetooth/bluedroid/ble/ble_ibeacon/sdkconfig.defaults.esp32c2
index b6016b1abd..3b3c04af09 100644
--- a/examples/bluetooth/bluedroid/ble/ble_ibeacon/sdkconfig.defaults.esp32c2
+++ b/examples/bluetooth/bluedroid/ble/ble_ibeacon/sdkconfig.defaults.esp32c2
@@ -1450,7 +1450,6 @@ CONFIG_PTHREAD_TASK_NAME_DEFAULT="pthread"
 # CONFIG_SPI_FLASH_VERIFY_WRITE is not set
 # CONFIG_SPI_FLASH_ENABLE_COUNTERS is not set
 CONFIG_SPI_FLASH_ROM_DRIVER_PATCH=y
-CONFIG_SPI_FLASH_HAS_ROM_IMPL=y
 # CONFIG_SPI_FLASH_ROM_IMPL is not set
 CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS=y
 # CONFIG_SPI_FLASH_DANGEROUS_WRITE_FAILS is not set
diff --git a/examples/bluetooth/bluedroid/ble/ble_spp_client/sdkconfig.defaults.esp32c2 b/examples/bluetooth/bluedroid/ble/ble_spp_client/sdkconfig.defaults.esp32c2
index 3ced84aa32..4ea4190667 100644
--- a/examples/bluetooth/bluedroid/ble/ble_spp_client/sdkconfig.defaults.esp32c2
+++ b/examples/bluetooth/bluedroid/ble/ble_spp_client/sdkconfig.defaults.esp32c2
@@ -1442,7 +1442,6 @@ CONFIG_PTHREAD_TASK_NAME_DEFAULT="pthread"
 # CONFIG_SPI_FLASH_VERIFY_WRITE is not set
 # CONFIG_SPI_FLASH_ENABLE_COUNTERS is not set
 CONFIG_SPI_FLASH_ROM_DRIVER_PATCH=y
-CONFIG_SPI_FLASH_HAS_ROM_IMPL=y
 # CONFIG_SPI_FLASH_ROM_IMPL is not set
 CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS=y
 # CONFIG_SPI_FLASH_DANGEROUS_WRITE_FAILS is not set
diff --git a/examples/bluetooth/bluedroid/ble/ble_spp_server/sdkconfig.defaults.esp32c2 b/examples/bluetooth/bluedroid/ble/ble_spp_server/sdkconfig.defaults.esp32c2
index 3ced84aa32..4ea4190667 100644
--- a/examples/bluetooth/bluedroid/ble/ble_spp_server/sdkconfig.defaults.esp32c2
+++ b/examples/bluetooth/bluedroid/ble/ble_spp_server/sdkconfig.defaults.esp32c2
@@ -1442,7 +1442,6 @@ CONFIG_PTHREAD_TASK_NAME_DEFAULT="pthread"
 # CONFIG_SPI_FLASH_VERIFY_WRITE is not set
 # CONFIG_SPI_FLASH_ENABLE_COUNTERS is not set
 CONFIG_SPI_FLASH_ROM_DRIVER_PATCH=y
-CONFIG_SPI_FLASH_HAS_ROM_IMPL=y
 # CONFIG_SPI_FLASH_ROM_IMPL is not set
 CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS=y
 # CONFIG_SPI_FLASH_DANGEROUS_WRITE_FAILS is not set
diff --git a/examples/bluetooth/bluedroid/ble/ble_throughput/throughput_client/sdkconfig.defaults.esp32c2 b/examples/bluetooth/bluedroid/ble/ble_throughput/throughput_client/sdkconfig.defaults.esp32c2
index 94d6666cbc..99112fa4fa 100644
--- a/examples/bluetooth/bluedroid/ble/ble_throughput/throughput_client/sdkconfig.defaults.esp32c2
+++ b/examples/bluetooth/bluedroid/ble/ble_throughput/throughput_client/sdkconfig.defaults.esp32c2
@@ -1449,7 +1449,6 @@ CONFIG_PTHREAD_TASK_NAME_DEFAULT="pthread"
 # CONFIG_SPI_FLASH_VERIFY_WRITE is not set
 # CONFIG_SPI_FLASH_ENABLE_COUNTERS is not set
 CONFIG_SPI_FLASH_ROM_DRIVER_PATCH=y
-CONFIG_SPI_FLASH_HAS_ROM_IMPL=y
 # CONFIG_SPI_FLASH_ROM_IMPL is not set
 CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS=y
 # CONFIG_SPI_FLASH_DANGEROUS_WRITE_FAILS is not set
diff --git a/examples/bluetooth/bluedroid/ble/ble_throughput/throughput_server/sdkconfig.defaults.esp32c2 b/examples/bluetooth/bluedroid/ble/ble_throughput/throughput_server/sdkconfig.defaults.esp32c2
index 36b4dbfd80..2bd735e94f 100644
--- a/examples/bluetooth/bluedroid/ble/ble_throughput/throughput_server/sdkconfig.defaults.esp32c2
+++ b/examples/bluetooth/bluedroid/ble/ble_throughput/throughput_server/sdkconfig.defaults.esp32c2
@@ -1450,7 +1450,6 @@ CONFIG_PTHREAD_TASK_NAME_DEFAULT="pthread"
 # CONFIG_SPI_FLASH_VERIFY_WRITE is not set
 # CONFIG_SPI_FLASH_ENABLE_COUNTERS is not set
 CONFIG_SPI_FLASH_ROM_DRIVER_PATCH=y
-CONFIG_SPI_FLASH_HAS_ROM_IMPL=y
 # CONFIG_SPI_FLASH_ROM_IMPL is not set
 CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS=y
 # CONFIG_SPI_FLASH_DANGEROUS_WRITE_FAILS is not set
diff --git a/examples/bluetooth/bluedroid/ble/gatt_client/sdkconfig.defaults.esp32c2 b/examples/bluetooth/bluedroid/ble/gatt_client/sdkconfig.defaults.esp32c2
index 60f0f062eb..317489106f 100644
--- a/examples/bluetooth/bluedroid/ble/gatt_client/sdkconfig.defaults.esp32c2
+++ b/examples/bluetooth/bluedroid/ble/gatt_client/sdkconfig.defaults.esp32c2
@@ -1448,7 +1448,6 @@ CONFIG_PTHREAD_TASK_NAME_DEFAULT="pthread"
 # CONFIG_SPI_FLASH_VERIFY_WRITE is not set
 # CONFIG_SPI_FLASH_ENABLE_COUNTERS is not set
 CONFIG_SPI_FLASH_ROM_DRIVER_PATCH=y
-CONFIG_SPI_FLASH_HAS_ROM_IMPL=y
 # CONFIG_SPI_FLASH_ROM_IMPL is not set
 CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS=y
 # CONFIG_SPI_FLASH_DANGEROUS_WRITE_FAILS is not set
diff --git a/examples/bluetooth/bluedroid/ble/gatt_security_client/sdkconfig.defaults.esp32c2 b/examples/bluetooth/bluedroid/ble/gatt_security_client/sdkconfig.defaults.esp32c2
index 3ced84aa32..4ea4190667 100644
--- a/examples/bluetooth/bluedroid/ble/gatt_security_client/sdkconfig.defaults.esp32c2
+++ b/examples/bluetooth/bluedroid/ble/gatt_security_client/sdkconfig.defaults.esp32c2
@@ -1442,7 +1442,6 @@ CONFIG_PTHREAD_TASK_NAME_DEFAULT="pthread"
 # CONFIG_SPI_FLASH_VERIFY_WRITE is not set
 # CONFIG_SPI_FLASH_ENABLE_COUNTERS is not set
 CONFIG_SPI_FLASH_ROM_DRIVER_PATCH=y
-CONFIG_SPI_FLASH_HAS_ROM_IMPL=y
 # CONFIG_SPI_FLASH_ROM_IMPL is not set
 CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS=y
 # CONFIG_SPI_FLASH_DANGEROUS_WRITE_FAILS is not set
diff --git a/examples/bluetooth/bluedroid/ble/gatt_security_server/sdkconfig.defaults.esp32c2 b/examples/bluetooth/bluedroid/ble/gatt_security_server/sdkconfig.defaults.esp32c2
index 3ced84aa32..4ea4190667 100644
--- a/examples/bluetooth/bluedroid/ble/gatt_security_server/sdkconfig.defaults.esp32c2
+++ b/examples/bluetooth/bluedroid/ble/gatt_security_server/sdkconfig.defaults.esp32c2
@@ -1442,7 +1442,6 @@ CONFIG_PTHREAD_TASK_NAME_DEFAULT="pthread"
 # CONFIG_SPI_FLASH_VERIFY_WRITE is not set
 # CONFIG_SPI_FLASH_ENABLE_COUNTERS is not set
 CONFIG_SPI_FLASH_ROM_DRIVER_PATCH=y
-CONFIG_SPI_FLASH_HAS_ROM_IMPL=y
 # CONFIG_SPI_FLASH_ROM_IMPL is not set
 CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS=y
 # CONFIG_SPI_FLASH_DANGEROUS_WRITE_FAILS is not set
diff --git a/examples/bluetooth/bluedroid/ble/gatt_server/sdkconfig.defaults.esp32c2 b/examples/bluetooth/bluedroid/ble/gatt_server/sdkconfig.defaults.esp32c2
index fddf75c47f..1ec9a5a466 100644
--- a/examples/bluetooth/bluedroid/ble/gatt_server/sdkconfig.defaults.esp32c2
+++ b/examples/bluetooth/bluedroid/ble/gatt_server/sdkconfig.defaults.esp32c2
@@ -1448,7 +1448,6 @@ CONFIG_PTHREAD_TASK_NAME_DEFAULT="pthread"
 # CONFIG_SPI_FLASH_VERIFY_WRITE is not set
 # CONFIG_SPI_FLASH_ENABLE_COUNTERS is not set
 CONFIG_SPI_FLASH_ROM_DRIVER_PATCH=y
-CONFIG_SPI_FLASH_HAS_ROM_IMPL=y
 # CONFIG_SPI_FLASH_ROM_IMPL is not set
 CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS=y
 # CONFIG_SPI_FLASH_DANGEROUS_WRITE_FAILS is not set
diff --git a/examples/bluetooth/bluedroid/ble/gatt_server_service_table/sdkconfig.defaults.esp32c2 b/examples/bluetooth/bluedroid/ble/gatt_server_service_table/sdkconfig.defaults.esp32c2
index 3ced84aa32..4ea4190667 100644
--- a/examples/bluetooth/bluedroid/ble/gatt_server_service_table/sdkconfig.defaults.esp32c2
+++ b/examples/bluetooth/bluedroid/ble/gatt_server_service_table/sdkconfig.defaults.esp32c2
@@ -1442,7 +1442,6 @@ CONFIG_PTHREAD_TASK_NAME_DEFAULT="pthread"
 # CONFIG_SPI_FLASH_VERIFY_WRITE is not set
 # CONFIG_SPI_FLASH_ENABLE_COUNTERS is not set
 CONFIG_SPI_FLASH_ROM_DRIVER_PATCH=y
-CONFIG_SPI_FLASH_HAS_ROM_IMPL=y
 # CONFIG_SPI_FLASH_ROM_IMPL is not set
 CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS=y
 # CONFIG_SPI_FLASH_DANGEROUS_WRITE_FAILS is not set
diff --git a/examples/bluetooth/bluedroid/ble/gattc_multi_connect/sdkconfig.defaults.esp32c2 b/examples/bluetooth/bluedroid/ble/gattc_multi_connect/sdkconfig.defaults.esp32c2
index 3ced84aa32..4ea4190667 100644
--- a/examples/bluetooth/bluedroid/ble/gattc_multi_connect/sdkconfig.defaults.esp32c2
+++ b/examples/bluetooth/bluedroid/ble/gattc_multi_connect/sdkconfig.defaults.esp32c2
@@ -1442,7 +1442,6 @@ CONFIG_PTHREAD_TASK_NAME_DEFAULT="pthread"
 # CONFIG_SPI_FLASH_VERIFY_WRITE is not set
 # CONFIG_SPI_FLASH_ENABLE_COUNTERS is not set
 CONFIG_SPI_FLASH_ROM_DRIVER_PATCH=y
-CONFIG_SPI_FLASH_HAS_ROM_IMPL=y
 # CONFIG_SPI_FLASH_ROM_IMPL is not set
 CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS=y
 # CONFIG_SPI_FLASH_DANGEROUS_WRITE_FAILS is not set
diff --git a/examples/bluetooth/bluedroid/ble_50/ble50_security_client/sdkconfig.defaults.esp32c2 b/examples/bluetooth/bluedroid/ble_50/ble50_security_client/sdkconfig.defaults.esp32c2
index 3693470834..309bf4683c 100644
--- a/examples/bluetooth/bluedroid/ble_50/ble50_security_client/sdkconfig.defaults.esp32c2
+++ b/examples/bluetooth/bluedroid/ble_50/ble50_security_client/sdkconfig.defaults.esp32c2
@@ -1446,7 +1446,6 @@ CONFIG_PTHREAD_TASK_NAME_DEFAULT="pthread"
 # CONFIG_SPI_FLASH_VERIFY_WRITE is not set
 # CONFIG_SPI_FLASH_ENABLE_COUNTERS is not set
 CONFIG_SPI_FLASH_ROM_DRIVER_PATCH=y
-CONFIG_SPI_FLASH_HAS_ROM_IMPL=y
 # CONFIG_SPI_FLASH_ROM_IMPL is not set
 CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS=y
 # CONFIG_SPI_FLASH_DANGEROUS_WRITE_FAILS is not set
diff --git a/examples/bluetooth/bluedroid/ble_50/ble50_security_server/sdkconfig.defaults.esp32c2 b/examples/bluetooth/bluedroid/ble_50/ble50_security_server/sdkconfig.defaults.esp32c2
index ee53002529..83c8be61f5 100644
--- a/examples/bluetooth/bluedroid/ble_50/ble50_security_server/sdkconfig.defaults.esp32c2
+++ b/examples/bluetooth/bluedroid/ble_50/ble50_security_server/sdkconfig.defaults.esp32c2
@@ -1450,7 +1450,6 @@ CONFIG_PTHREAD_TASK_NAME_DEFAULT="pthread"
 # CONFIG_SPI_FLASH_VERIFY_WRITE is not set
 # CONFIG_SPI_FLASH_ENABLE_COUNTERS is not set
 CONFIG_SPI_FLASH_ROM_DRIVER_PATCH=y
-CONFIG_SPI_FLASH_HAS_ROM_IMPL=y
 # CONFIG_SPI_FLASH_ROM_IMPL is not set
 CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS=y
 # CONFIG_SPI_FLASH_DANGEROUS_WRITE_FAILS is not set
diff --git a/examples/bluetooth/bluedroid/ble_50/multi-adv/sdkconfig.defaults.esp32c2 b/examples/bluetooth/bluedroid/ble_50/multi-adv/sdkconfig.defaults.esp32c2
index ca72372602..c19f030c28 100644
--- a/examples/bluetooth/bluedroid/ble_50/multi-adv/sdkconfig.defaults.esp32c2
+++ b/examples/bluetooth/bluedroid/ble_50/multi-adv/sdkconfig.defaults.esp32c2
@@ -1426,7 +1426,6 @@ CONFIG_PTHREAD_TASK_NAME_DEFAULT="pthread"
 # CONFIG_SPI_FLASH_VERIFY_WRITE is not set
 # CONFIG_SPI_FLASH_ENABLE_COUNTERS is not set
 CONFIG_SPI_FLASH_ROM_DRIVER_PATCH=y
-CONFIG_SPI_FLASH_HAS_ROM_IMPL=y
 # CONFIG_SPI_FLASH_ROM_IMPL is not set
 CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS=y
 # CONFIG_SPI_FLASH_DANGEROUS_WRITE_FAILS is not set
diff --git a/examples/bluetooth/bluedroid/ble_50/peroidic_adv/sdkconfig.defaults.esp32c2 b/examples/bluetooth/bluedroid/ble_50/peroidic_adv/sdkconfig.defaults.esp32c2
index ca72372602..c19f030c28 100644
--- a/examples/bluetooth/bluedroid/ble_50/peroidic_adv/sdkconfig.defaults.esp32c2
+++ b/examples/bluetooth/bluedroid/ble_50/peroidic_adv/sdkconfig.defaults.esp32c2
@@ -1426,7 +1426,6 @@ CONFIG_PTHREAD_TASK_NAME_DEFAULT="pthread"
 # CONFIG_SPI_FLASH_VERIFY_WRITE is not set
 # CONFIG_SPI_FLASH_ENABLE_COUNTERS is not set
 CONFIG_SPI_FLASH_ROM_DRIVER_PATCH=y
-CONFIG_SPI_FLASH_HAS_ROM_IMPL=y
 # CONFIG_SPI_FLASH_ROM_IMPL is not set
 CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS=y
 # CONFIG_SPI_FLASH_DANGEROUS_WRITE_FAILS is not set
diff --git a/examples/bluetooth/bluedroid/ble_50/peroidic_sync/sdkconfig.defaults.esp32c2 b/examples/bluetooth/bluedroid/ble_50/peroidic_sync/sdkconfig.defaults.esp32c2
index ca72372602..c19f030c28 100644
--- a/examples/bluetooth/bluedroid/ble_50/peroidic_sync/sdkconfig.defaults.esp32c2
+++ b/examples/bluetooth/bluedroid/ble_50/peroidic_sync/sdkconfig.defaults.esp32c2
@@ -1426,7 +1426,6 @@ CONFIG_PTHREAD_TASK_NAME_DEFAULT="pthread"
 # CONFIG_SPI_FLASH_VERIFY_WRITE is not set
 # CONFIG_SPI_FLASH_ENABLE_COUNTERS is not set
 CONFIG_SPI_FLASH_ROM_DRIVER_PATCH=y
-CONFIG_SPI_FLASH_HAS_ROM_IMPL=y
 # CONFIG_SPI_FLASH_ROM_IMPL is not set
 CONFIG_SPI_FLASH_DANGEROUS_WRITE_ABORTS=y
 # CONFIG_SPI_FLASH_DANGEROUS_WRITE_FAILS is not set

From 62f9ddcb821ae24ce81aabc1e32a61146cfc956e Mon Sep 17 00:00:00 2001
From: wuzhenghui <wuzhenghui@espressif.com>
Date: Tue, 12 Jul 2022 21:10:16 +0800
Subject: [PATCH 568/665] esp32c6: add newlib support

---
 components/newlib/locks.c              | 2 +-
 components/newlib/newlib_init.c        | 8 ++++++--
 components/newlib/port/esp_time_impl.c | 3 +++
 components/newlib/test/test_newlib.c   | 3 ++-
 components/newlib/test/test_time.c     | 2 ++
 5 files changed, 14 insertions(+), 4 deletions(-)

diff --git a/components/newlib/locks.c b/components/newlib/locks.c
index b11c07017e..15f5bd8062 100644
--- a/components/newlib/locks.c
+++ b/components/newlib/locks.c
@@ -384,7 +384,7 @@ void esp_newlib_locks_init(void)
     __sinit_recursive_mutex = (_lock_t) &s_common_recursive_mutex;
     extern _lock_t __sfp_recursive_mutex;
     __sfp_recursive_mutex = (_lock_t) &s_common_recursive_mutex;
-#elif defined(CONFIG_IDF_TARGET_ESP32C3) || defined(CONFIG_IDF_TARGET_ESP32S3) || defined(CONFIG_IDF_TARGET_ESP32H2) || defined(CONFIG_IDF_TARGET_ESP32C2)
+#elif ESP_ROM_HAS_RETARGETABLE_LOCKING
     /* Newlib 3.3.0 is used in ROM, built with _RETARGETABLE_LOCKING.
      * No access to lock variables for the purpose of ECO forward compatibility,
      * however we have an API to initialize lock variables used in the ROM.
diff --git a/components/newlib/newlib_init.c b/components/newlib/newlib_init.c
index bfb0c81143..c59c6d3572 100644
--- a/components/newlib/newlib_init.c
+++ b/components/newlib/newlib_init.c
@@ -33,6 +33,8 @@
 #include "esp32h2/rom/libc_stubs.h"
 #elif CONFIG_IDF_TARGET_ESP32C2
 #include "esp32c2/rom/libc_stubs.h"
+#elif CONFIG_IDF_TARGET_ESP32C6
+#include "esp32c6/rom/libc_stubs.h"
 #endif
 
 static struct _reent s_reent;
@@ -109,7 +111,8 @@ static struct syscall_stub_table s_stub_table = {
     ._printf_float = NULL,
     ._scanf_float = NULL,
 #endif
-#if CONFIG_IDF_TARGET_ESP32S3 || CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32H2 || CONFIG_IDF_TARGET_ESP32C2
+#if CONFIG_IDF_TARGET_ESP32S3 || CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32H2 \
+    || CONFIG_IDF_TARGET_ESP32C2 || CONFIG_IDF_TARGET_ESP32C6
     /* TODO IDF-2570 : mark that this assert failed in ROM, to avoid confusion between IDF & ROM
        assertion failures (as function names & source file names will be similar)
     */
@@ -132,7 +135,8 @@ void esp_newlib_init(void)
     syscall_table_ptr_pro = syscall_table_ptr_app = &s_stub_table;
 #elif CONFIG_IDF_TARGET_ESP32S2
     syscall_table_ptr_pro = &s_stub_table;
-#elif CONFIG_IDF_TARGET_ESP32S3 || CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32H2 || CONFIG_IDF_TARGET_ESP32C2
+#elif CONFIG_IDF_TARGET_ESP32S3 || CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32H2 \
+    || CONFIG_IDF_TARGET_ESP32C2 || CONFIG_IDF_TARGET_ESP32C6
     syscall_table_ptr = &s_stub_table;
 #endif
 
diff --git a/components/newlib/port/esp_time_impl.c b/components/newlib/port/esp_time_impl.c
index 77485e971a..ec8f8c0b41 100644
--- a/components/newlib/port/esp_time_impl.c
+++ b/components/newlib/port/esp_time_impl.c
@@ -39,6 +39,9 @@
 #elif CONFIG_IDF_TARGET_ESP32C2
 #include "esp32c2/rom/rtc.h"
 #include "esp32c2/rtc.h"
+#elif CONFIG_IDF_TARGET_ESP32C6
+#include "esp32c6/rom/rtc.h"
+#include "esp32c6/rtc.h"
 #endif
 
 
diff --git a/components/newlib/test/test_newlib.c b/components/newlib/test/test_newlib.c
index f58151d3a6..3bf451dec6 100644
--- a/components/newlib/test/test_newlib.c
+++ b/components/newlib/test/test_newlib.c
@@ -146,7 +146,8 @@ TEST_CASE("check if ROM or Flash is used for functions", "[newlib]")
 #if defined(CONFIG_IDF_TARGET_ESP32) && !defined(CONFIG_SPIRAM)
     TEST_ASSERT(fn_in_rom(atoi));
     TEST_ASSERT(fn_in_rom(strtol));
-#elif defined(CONFIG_IDF_TARGET_ESP32C3) || defined(CONFIG_IDF_TARGET_ESP32S3) || defined(CONFIG_IDF_TARGET_ESP32H2) || defined(CONFIG_IDF_TARGET_ESP32C2)
+#elif defined(CONFIG_IDF_TARGET_ESP32C3) || defined(CONFIG_IDF_TARGET_ESP32S3) || defined(CONFIG_IDF_TARGET_ESP32H2)\
+    || defined(CONFIG_IDF_TARGET_ESP32C2) || defined(CONFIG_IDF_TARGET_ESP32C6)
     /* S3 and C3 always use these from ROM */
     TEST_ASSERT(fn_in_rom(atoi));
     TEST_ASSERT(fn_in_rom(strtol));
diff --git a/components/newlib/test/test_time.c b/components/newlib/test/test_time.c
index a72ffbe6d7..e43944523d 100644
--- a/components/newlib/test/test_time.c
+++ b/components/newlib/test/test_time.c
@@ -40,6 +40,8 @@
 #include "esp32h2/rtc.h"
 #elif CONFIG_IDF_TARGET_ESP32C2
 #include "esp32c2/rtc.h"
+#elif CONFIG_IDF_TARGET_ESP32C6
+#include "esp32c6/rtc.h"
 #endif
 
 #if portNUM_PROCESSORS == 2

From a7b549accadef5b83d2ff37f161b99717c748775 Mon Sep 17 00:00:00 2001
From: wuzhenghui <wuzhenghui@espressif.com>
Date: Wed, 13 Jul 2022 14:39:51 +0800
Subject: [PATCH 569/665] esp32c6: add esp_pm support

---
 components/esp_pm/include/esp32c6/pm.h | 32 ++++++++++++++++++++++++++
 components/esp_pm/include/esp_pm.h     |  2 ++
 components/esp_pm/pm_impl.c            | 13 ++++++++++-
 components/esp_pm/test/test_pm.c       |  6 +++++
 4 files changed, 52 insertions(+), 1 deletion(-)
 create mode 100644 components/esp_pm/include/esp32c6/pm.h

diff --git a/components/esp_pm/include/esp32c6/pm.h b/components/esp_pm/include/esp32c6/pm.h
new file mode 100644
index 0000000000..6255cccad1
--- /dev/null
+++ b/components/esp_pm/include/esp32c6/pm.h
@@ -0,0 +1,32 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+
+#pragma once
+#include <stdint.h>
+#include <stdbool.h>
+#include "esp_err.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+
+/**
+ * @brief Power management config for ESP32C6
+ *
+ * Pass a pointer to this structure as an argument to esp_pm_configure function.
+ */
+typedef struct {
+    int max_freq_mhz;   /*!< Maximum CPU frequency, in MHz */
+    int min_freq_mhz;   /*!< Minimum CPU frequency to use when no locks are taken, in MHz */
+    bool light_sleep_enable;        /*!< Enter light sleep when no locks are taken */
+} esp_pm_config_esp32c6_t;
+
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/esp_pm/include/esp_pm.h b/components/esp_pm/include/esp_pm.h
index 64ef7b36ff..32f711e520 100644
--- a/components/esp_pm/include/esp_pm.h
+++ b/components/esp_pm/include/esp_pm.h
@@ -21,6 +21,8 @@
 #include "esp32h2/pm.h"
 #elif CONFIG_IDF_TARGET_ESP32C2
 #include "esp32c2/pm.h"
+#elif CONFIG_IDF_TARGET_ESP32C6
+#include "esp32c6/pm.h"
 #endif
 
 #ifdef __cplusplus
diff --git a/components/esp_pm/pm_impl.c b/components/esp_pm/pm_impl.c
index 36ece69223..0d4094aceb 100644
--- a/components/esp_pm/pm_impl.c
+++ b/components/esp_pm/pm_impl.c
@@ -56,6 +56,9 @@
 #elif CONFIG_IDF_TARGET_ESP32C2
 #include "esp32c2/pm.h"
 #include "driver/gpio.h"
+#elif CONFIG_IDF_TARGET_ESP32C6
+#include "esp32c6/pm.h"
+#include "driver/gpio.h"
 #endif
 
 #define MHZ (1000000)
@@ -85,13 +88,15 @@
 #define REF_CLK_DIV_MIN 2
 #elif CONFIG_IDF_TARGET_ESP32S3
 /* Minimal divider at which REF_CLK_FREQ can be obtained */
-#define REF_CLK_DIV_MIN 2
+#define REF_CLK_DIV_MIN 2         // TODO: IDF-5660
 #elif CONFIG_IDF_TARGET_ESP32C3
 #define REF_CLK_DIV_MIN 2
 #elif CONFIG_IDF_TARGET_ESP32H2
 #define REF_CLK_DIV_MIN 2
 #elif CONFIG_IDF_TARGET_ESP32C2
 #define REF_CLK_DIV_MIN 2
+#elif CONFIG_IDF_TARGET_ESP32C6
+#define REF_CLK_DIV_MIN 2
 #endif
 
 #ifdef CONFIG_PM_PROFILING
@@ -228,6 +233,8 @@ esp_err_t esp_pm_configure(const void* vconfig)
     const esp_pm_config_esp32h2_t* config = (const esp_pm_config_esp32h2_t*) vconfig;
 #elif CONFIG_IDF_TARGET_ESP32C2
     const esp_pm_config_esp32c2_t* config = (const esp_pm_config_esp32c2_t*) vconfig;
+#elif CONFIG_IDF_TARGET_ESP32C6
+    const esp_pm_config_esp32c6_t* config = (const esp_pm_config_esp32c6_t*) vconfig;
 #endif
 
 #ifndef CONFIG_FREERTOS_USE_TICKLESS_IDLE
@@ -338,6 +345,8 @@ esp_err_t esp_pm_get_configuration(void* vconfig)
     esp_pm_config_esp32h2_t* config = (esp_pm_config_esp32h2_t*) vconfig;
 #elif CONFIG_IDF_TARGET_ESP32C2
     esp_pm_config_esp32c2_t* config = (esp_pm_config_esp32c2_t*) vconfig;
+#elif CONFIG_IDF_TARGET_ESP32C6
+    esp_pm_config_esp32c6_t* config = (esp_pm_config_esp32c6_t*) vconfig;
 #endif
 
     portENTER_CRITICAL(&s_switch_lock);
@@ -782,6 +791,8 @@ void esp_pm_impl_init(void)
     esp_pm_config_esp32h2_t cfg = {
 #elif CONFIG_IDF_TARGET_ESP32C2
     esp_pm_config_esp32c2_t cfg = {
+#elif CONFIG_IDF_TARGET_ESP32C6
+    esp_pm_config_esp32c6_t cfg = {
 #endif
         .max_freq_mhz = CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ,
         .min_freq_mhz = xtal_freq_mhz,
diff --git a/components/esp_pm/test/test_pm.c b/components/esp_pm/test/test_pm.c
index ca4b913f99..83f4d8bcd8 100644
--- a/components/esp_pm/test/test_pm.c
+++ b/components/esp_pm/test/test_pm.c
@@ -54,6 +54,8 @@ static void switch_freq(int mhz)
     esp_pm_config_esp32c3_t pm_config = {
 #elif CONFIG_IDF_TARGET_ESP32H2
     esp_pm_config_esp32h2_t pm_config = {
+#elif CONFIG_IDF_TARGET_ESP32C6
+    esp_pm_config_esp32c6_t pm_config = {
 #endif
         .max_freq_mhz = mhz,
         .min_freq_mhz = MIN(mhz, xtal_freq_mhz),
@@ -109,6 +111,8 @@ static void light_sleep_enable(void)
     esp_pm_config_esp32c3_t pm_config = {
 #elif CONFIG_IDF_TARGET_ESP32H2
     esp_pm_config_esp32h2_t pm_config = {
+#elif CONFIG_IDF_TARGET_ESP32C6
+    esp_pm_config_esp32c6_t pm_config = {
 #endif
         .max_freq_mhz = cur_freq_mhz,
         .min_freq_mhz = xtal_freq,
@@ -133,6 +137,8 @@ static void light_sleep_disable(void)
     esp_pm_config_esp32c3_t pm_config = {
 #elif CONFIG_IDF_TARGET_ESP32H2
     esp_pm_config_esp32h2_t pm_config = {
+#elif CONFIG_IDF_TARGET_ESP32C6
+    esp_pm_config_esp32c6_t pm_config = {
 #endif
         .max_freq_mhz = cur_freq_mhz,
         .min_freq_mhz = cur_freq_mhz,

From 4a86a6a258e1588ed8ff363113bee2f94b411509 Mon Sep 17 00:00:00 2001
From: wuzhenghui <wuzhenghui@espressif.com>
Date: Tue, 12 Jul 2022 21:04:29 +0800
Subject: [PATCH 570/665] esp32c6: add heap support

---
 components/heap/port/esp32c6/memory_layout.c | 86 ++++++++++++++++++++
 components/heap/port/memory_layout_utils.c   | 15 ++--
 2 files changed, 93 insertions(+), 8 deletions(-)

diff --git a/components/heap/port/esp32c6/memory_layout.c b/components/heap/port/esp32c6/memory_layout.c
index e69de29bb2..ff8efbfc64 100644
--- a/components/heap/port/esp32c6/memory_layout.c
+++ b/components/heap/port/esp32c6/memory_layout.c
@@ -0,0 +1,86 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <stdint.h>
+#include <stdlib.h>
+#include "esp_attr.h"
+#include "sdkconfig.h"
+#include "soc/soc.h"
+#include "heap_memory_layout.h"
+#include "esp_heap_caps.h"
+
+/**
+ * @brief Memory type descriptors. These describe the capabilities of a type of memory in the SoC.
+ * Each type of memory map consists of one or more regions in the address space.
+ * Each type contains an array of prioritized capabilities.
+ * Types with later entries are only taken if earlier ones can't fulfill the memory request.
+ *
+ * - For a normal malloc (MALLOC_CAP_DEFAULT), give away the DRAM-only memory first, then pass off any dual-use IRAM regions, finally eat into the application memory.
+ * - For a malloc where 32-bit-aligned-only access is okay, first allocate IRAM, then DRAM, finally application IRAM.
+ * - Application mallocs (PIDx) will allocate IRAM first, if possible, then DRAM.
+ * - Most other malloc caps only fit in one region anyway.
+ *
+ */
+const soc_memory_type_desc_t soc_memory_types[] = {
+    // Type 0: DRAM
+    { "DRAM", { MALLOC_CAP_8BIT | MALLOC_CAP_DEFAULT, MALLOC_CAP_INTERNAL | MALLOC_CAP_DMA | MALLOC_CAP_32BIT, 0 }, false, false},
+    // Type 1: DRAM used for startup stacks
+    { "STACK/DRAM", { MALLOC_CAP_8BIT | MALLOC_CAP_DEFAULT,  MALLOC_CAP_INTERNAL | MALLOC_CAP_DMA | MALLOC_CAP_32BIT, MALLOC_CAP_RETENTION }, false, true},
+    // Type 2: DRAM which has an alias on the I-port
+    { "D/IRAM", { 0, MALLOC_CAP_DMA | MALLOC_CAP_8BIT | MALLOC_CAP_INTERNAL | MALLOC_CAP_DEFAULT, MALLOC_CAP_32BIT | MALLOC_CAP_EXEC }, true, false},
+    // Type 3: IRAM
+    { "IRAM", { MALLOC_CAP_EXEC | MALLOC_CAP_32BIT | MALLOC_CAP_INTERNAL, 0, 0 }, false, false},
+    // Type 4: RTCRAM // TODO: IDF-5667 Better to rename to LPRAM
+    { "RTCRAM", { MALLOC_CAP_RTCRAM, MALLOC_CAP_8BIT | MALLOC_CAP_DEFAULT, MALLOC_CAP_INTERNAL | MALLOC_CAP_32BIT }, false, false},
+};
+
+#ifdef CONFIG_ESP_SYSTEM_MEMPROT_FEATURE
+#define SOC_MEMORY_TYPE_DEFAULT 0
+#else
+#define SOC_MEMORY_TYPE_DEFAULT 2
+#endif
+
+const size_t soc_memory_type_count = sizeof(soc_memory_types) / sizeof(soc_memory_type_desc_t);
+
+/**
+ * @brief Region descriptors. These describe all regions of memory available, and map them to a type in the above type.
+ *
+ * @note Because of requirements in the coalescing code which merges adjacent regions,
+ *       this list should always be sorted from low to high by start address.
+ *
+ */
+const soc_memory_region_t soc_memory_regions[] = {
+    { 0x40800000, 0x20000, SOC_MEMORY_TYPE_DEFAULT, 0x40800000}, //Block 4,  can be remapped to ROM, can be used as trace memory
+    { 0x40820000, 0x20000, SOC_MEMORY_TYPE_DEFAULT, 0x40820000}, //Block 5,  can be remapped to ROM, can be used as trace memory
+    { 0x40840000, 0x20000, SOC_MEMORY_TYPE_DEFAULT, 0x40840000}, //Block 6,  can be remapped to ROM, can be used as trace memory
+    { 0x40860000, 0x20000, 1, 0x40860000}, //Block 9,  can be used as trace memory
+#ifdef CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP
+    { 0x50000000, 0x4000,  4, 0}, //Fast RTC memory
+#endif
+
+};
+
+const size_t soc_memory_region_count = sizeof(soc_memory_regions) / sizeof(soc_memory_region_t);
+
+
+extern int _data_start, _heap_start, _iram_start, _iram_end, _rtc_force_slow_end;
+
+/**
+ * Reserved memory regions.
+ * These are removed from the soc_memory_regions array when heaps are created.
+ *
+ */
+
+// Static data region. DRAM used by data+bss and possibly rodata
+SOC_RESERVE_MEMORY_REGION((intptr_t)&_data_start, (intptr_t)&_heap_start, dram_data);
+
+// Target has a shared D/IRAM virtual address, no need to calculate I_D_OFFSET like previous chips
+SOC_RESERVE_MEMORY_REGION((intptr_t)&_iram_start, (intptr_t)&_iram_end, iram_code);
+
+#ifdef CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP
+// TODO: IDF-6019 check reserved lp mem region
+SOC_RESERVE_MEMORY_REGION(SOC_RTC_DRAM_LOW, (intptr_t)&_rtc_force_slow_end, rtcram_data);
+#endif
diff --git a/components/heap/port/memory_layout_utils.c b/components/heap/port/memory_layout_utils.c
index bf4c4bc9a4..1f934b50fe 100644
--- a/components/heap/port/memory_layout_utils.c
+++ b/components/heap/port/memory_layout_utils.c
@@ -8,22 +8,21 @@
 #include "sdkconfig.h"
 #include "esp_log.h"
 #include "soc/soc_memory_layout.h"
+#include "esp_rom_caps.h"
 
+#if ESP_ROM_HAS_LAYOUT_TABLE
 #ifdef CONFIG_IDF_TARGET_ESP32C3
 #include "esp32c3/rom/rom_layout.h"
-#define ROM_HAS_LAYOUT_TABLE 1
 #elif CONFIG_IDF_TARGET_ESP32S3
 #include "esp32s3/rom/rom_layout.h"
-#define ROM_HAS_LAYOUT_TABLE 1
 #elif CONFIG_IDF_TARGET_ESP32H2
 #include "esp32h2/rom/rom_layout.h"
-#define ROM_HAS_LAYOUT_TABLE 1
 #elif CONFIG_IDF_TARGET_ESP32C2
 #include "esp32c2/rom/rom_layout.h"
-#define ROM_HAS_LAYOUT_TABLE 1
-#else
-#define ROM_HAS_LAYOUT_TABLE 0
+#elif CONFIG_IDF_TARGET_ESP32C6
+#include "esp32c6/rom/rom_layout.h"
 #endif
+#endif // ESP_ROM_HAS_LAYOUT_TABLE
 
 static const char *TAG = "memory_layout";
 
@@ -38,7 +37,7 @@ static size_t s_get_num_reserved_regions(void)
 {
     size_t result = ( &soc_reserved_memory_region_end
              - &soc_reserved_memory_region_start );
-#if ROM_HAS_LAYOUT_TABLE
+#if ESP_ROM_HAS_LAYOUT_TABLE
     return result + 1; // ROM table means one entry needs to be added at runtime
 #else
     return result;
@@ -66,7 +65,7 @@ static int s_compare_reserved_regions(const void *a, const void *b)
 */
 static void s_prepare_reserved_regions(soc_reserved_region_t *reserved, size_t count)
 {
-#if ROM_HAS_LAYOUT_TABLE
+#if ESP_ROM_HAS_LAYOUT_TABLE
     /* Get the ROM layout to find which part of DRAM is reserved */
     const ets_rom_layout_t *layout = ets_rom_layout_p;
     reserved[0].start = (intptr_t)layout->dram0_rtos_reserved_start;

From 22862d7eb2949b5ed48afd89465df19799dfa13d Mon Sep 17 00:00:00 2001
From: wuzhenghui <wuzhenghui@espressif.com>
Date: Tue, 12 Jul 2022 21:36:21 +0800
Subject: [PATCH 571/665] esp32c6: add esp_gdb_stub support

---
 .../esp_gdbstub/esp32c6/gdbstub_esp32c6.c     | 140 ++++++++++++++++++
 .../esp32c6/gdbstub_target_config.h           |   7 +
 components/esp_gdbstub/src/gdbstub.c          |   4 +
 3 files changed, 151 insertions(+)
 create mode 100644 components/esp_gdbstub/esp32c6/gdbstub_target_config.h

diff --git a/components/esp_gdbstub/esp32c6/gdbstub_esp32c6.c b/components/esp_gdbstub/esp32c6/gdbstub_esp32c6.c
index e69de29bb2..34f3c687e5 100644
--- a/components/esp_gdbstub/esp32c6/gdbstub_esp32c6.c
+++ b/components/esp_gdbstub/esp32c6/gdbstub_esp32c6.c
@@ -0,0 +1,140 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+
+#include "soc/uart_periph.h"
+#include "soc/gpio_periph.h"
+#include "soc/soc.h"
+#include "soc/usb_serial_jtag_struct.h"
+#include "hal/usb_serial_jtag_ll.h"
+#include "esp_gdbstub_common.h"
+#include "sdkconfig.h"
+
+#define UART_NUM CONFIG_ESP_CONSOLE_UART_NUM
+
+#define GDBSTUB_MEM_REGION_COUNT 9
+
+#define UART_REG_FIELD_LEN 0x84
+
+typedef struct {
+    intptr_t lower;
+    intptr_t upper;
+} mem_bound_t;
+
+static const mem_bound_t mem_region_table [GDBSTUB_MEM_REGION_COUNT] =
+{
+    {SOC_DROM_LOW, SOC_DROM_HIGH},
+    {SOC_IROM_LOW, SOC_IROM_HIGH},
+    {SOC_IRAM_LOW, SOC_IRAM_HIGH},
+    {SOC_DRAM_LOW, SOC_DRAM_HIGH},
+    {SOC_IROM_MASK_LOW, SOC_IROM_MASK_HIGH},
+    {SOC_DROM_MASK_LOW, SOC_DROM_MASK_HIGH},
+    {SOC_RTC_IRAM_LOW, SOC_RTC_IRAM_HIGH},
+    // RTC DRAM and RTC DATA are identical with RTC IRAM, hence we skip them
+    // We shouldn't read the uart registers since it will disturb the debugging via UART,
+    // so skip UART part of the peripheral registers.
+    {DR_REG_UART_BASE + UART_REG_FIELD_LEN, SOC_PERIPHERAL_HIGH},
+    {SOC_DEBUG_LOW, SOC_DEBUG_HIGH},
+};
+
+static inline bool check_inside_valid_region(intptr_t addr)
+{
+    for (size_t i = 0; i < GDBSTUB_MEM_REGION_COUNT; i++) {
+        if (addr >= mem_region_table[i].lower && addr < mem_region_table[i].upper) {
+            return true;
+        }
+    }
+
+    return false;
+}
+
+void esp_gdbstub_target_init()
+{
+}
+
+#if CONFIG_ESP_CONSOLE_USB_SERIAL_JTAG
+
+int esp_gdbstub_getchar()
+{
+    uint8_t c;
+    //retry the read until we succeed
+    while (usb_serial_jtag_ll_read_rxfifo(&c, 1)==0) ;
+    return c;
+}
+
+void esp_gdbstub_putchar(int c)
+{
+    uint8_t cc=c;
+    //retry the write until we succeed
+    while (usb_serial_jtag_ll_write_txfifo(&cc, 1)<1) ;
+}
+
+void esp_gdbstub_flush()
+{
+    usb_serial_jtag_ll_txfifo_flush();
+}
+
+
+#else
+
+//assume UART gdbstub channel
+
+int esp_gdbstub_getchar()
+{
+    while (REG_GET_FIELD(UART_STATUS_REG(UART_NUM), UART_RXFIFO_CNT) == 0) {
+        ;
+    }
+    return REG_READ(UART_FIFO_AHB_REG(UART_NUM));
+}
+
+void esp_gdbstub_putchar(int c)
+{
+    while (REG_GET_FIELD(UART_STATUS_REG(UART_NUM), UART_TXFIFO_CNT) >= 126) {
+        ;
+    }
+    REG_WRITE(UART_FIFO_AHB_REG(UART_NUM), c);
+}
+
+void esp_gdbstub_flush()
+{
+    //not needed for uart
+}
+
+#endif
+
+int esp_gdbstub_readmem(intptr_t addr)
+{
+    if (!check_inside_valid_region(addr)) {
+        /* see esp_cpu_configure_region_protection */
+        return -1;
+    }
+    uint32_t val_aligned = *(uint32_t *)(addr & (~3));
+    uint32_t shift = (addr & 3) * 8;
+    return (val_aligned >> shift) & 0xff;
+}
+
+int esp_gdbstub_writemem(unsigned int addr, unsigned char data)
+{
+    if (!check_inside_valid_region(addr)) {
+        /* see esp_cpu_configure_region_protection */
+        return -1;
+    }
+
+    int *i = (int *)(addr & (~3));
+    if ((addr & 3) == 0) {
+        *i = (*i & 0xffffff00) | (data << 0);
+    }
+    if ((addr & 3) == 1) {
+        *i = (*i & 0xffff00ff) | (data << 8);
+    }
+    if ((addr & 3) == 2) {
+        *i = (*i & 0xff00ffff) | (data << 16);
+    }
+    if ((addr & 3) == 3) {
+        *i = (*i & 0x00ffffff) | (data << 24);
+    }
+    return 0;
+}
diff --git a/components/esp_gdbstub/esp32c6/gdbstub_target_config.h b/components/esp_gdbstub/esp32c6/gdbstub_target_config.h
new file mode 100644
index 0000000000..e9b4a08c59
--- /dev/null
+++ b/components/esp_gdbstub/esp32c6/gdbstub_target_config.h
@@ -0,0 +1,7 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
diff --git a/components/esp_gdbstub/src/gdbstub.c b/components/esp_gdbstub/src/gdbstub.c
index cc5288aafd..bd859faa14 100644
--- a/components/esp_gdbstub/src/gdbstub.c
+++ b/components/esp_gdbstub/src/gdbstub.c
@@ -114,7 +114,11 @@ static uint32_t gdbstub_hton(uint32_t i)
     return __builtin_bswap32(i);
 }
 
+#if !CONFIG_IDF_TARGET_ESP32C6 // TODO: IDF-5653
 static wdt_hal_context_t rtc_wdt_ctx = {.inst = WDT_RWDT, .rwdt_dev = &RTCCNTL};
+#else
+static wdt_hal_context_t rtc_wdt_ctx = {.inst = WDT_RWDT, .rwdt_dev = &LP_WDT};
+#endif
 static wdt_hal_context_t wdt0_context = {.inst = WDT_MWDT0, .mwdt_dev = &TIMERG0};
 static wdt_hal_context_t wdt1_context = {.inst = WDT_MWDT1, .mwdt_dev = &TIMERG1};
 

From 6b6bb3a321395ec8b57703c343f03378dff99552 Mon Sep 17 00:00:00 2001
From: wuzhenghui <wuzhenghui@espressif.com>
Date: Tue, 12 Jul 2022 22:00:58 +0800
Subject: [PATCH 572/665] esp32c6: add wpa_supplicant support

---
 .../wpa_supplicant/esp_supplicant/src/esp_wps.c    | 14 +-------------
 components/wpa_supplicant/src/utils/includes.h     |  2 ++
 2 files changed, 3 insertions(+), 13 deletions(-)

diff --git a/components/wpa_supplicant/esp_supplicant/src/esp_wps.c b/components/wpa_supplicant/esp_supplicant/src/esp_wps.c
index 1c1b5037a5..90b1bb2144 100644
--- a/components/wpa_supplicant/esp_supplicant/src/esp_wps.c
+++ b/components/wpa_supplicant/esp_supplicant/src/esp_wps.c
@@ -29,19 +29,7 @@
 #include "eap_common/eap_wsc_common.h"
 #include "esp_wpas_glue.h"
 
-#if CONFIG_IDF_TARGET_ESP32
-const char *wps_model_number = "ESP32";
-#elif CONFIG_IDF_TARGET_ESP32S2
-const char *wps_model_number = "ESP32S2";
-#elif CONFIG_IDF_TARGET_ESP32S3
-const char *wps_model_number = "ESP32S3";
-#elif CONFIG_IDF_TARGET_ESP32C3
-const char *wps_model_number = "ESP32C3";
-#elif CONFIG_IDF_TARGET_ESP32C2
-const char *wps_model_number = "ESP32C2";
-#elif CONFIG_IDF_TARGET_ESP32H2
-const char *wps_model_number = "ESP32H2";
-#endif
+const char *wps_model_number = CONFIG_IDF_TARGET;
 
 void *s_wps_api_lock = NULL;  /* Used in WPS public API only, never be freed */
 void *s_wps_api_sem = NULL;   /* Sync semaphore used between WPS publi API caller task and WPS task */
diff --git a/components/wpa_supplicant/src/utils/includes.h b/components/wpa_supplicant/src/utils/includes.h
index 45a2da95ce..f9c4c41599 100644
--- a/components/wpa_supplicant/src/utils/includes.h
+++ b/components/wpa_supplicant/src/utils/includes.h
@@ -71,6 +71,8 @@
 #include "esp32c2/rom/ets_sys.h"
 #elif CONFIG_IDF_TARGET_ESP32H2
 #include "esp32h2/rom/ets_sys.h"
+#elif CONFIG_IDF_TARGET_ESP32C6
+#include "esp32c6/rom/ets_sys.h"
 #endif
 
 #endif /* !__ets__ */

From a8b43d197f9ac84817e941af7718790d377a173a Mon Sep 17 00:00:00 2001
From: songruojing <songruojing@espressif.com>
Date: Fri, 29 Jul 2022 12:24:20 +0800
Subject: [PATCH 573/665] esp32c6: skip esp_phy and esp_wifi support

---
 components/esp_phy/CMakeLists.txt                      | 5 +++++
 components/soc/esp32c6/include/soc/Kconfig.soc_caps.in | 4 ----
 components/soc/esp32c6/include/soc/soc_caps.h          | 2 +-
 3 files changed, 6 insertions(+), 5 deletions(-)

diff --git a/components/esp_phy/CMakeLists.txt b/components/esp_phy/CMakeLists.txt
index cd35c9b460..46e9abde13 100644
--- a/components/esp_phy/CMakeLists.txt
+++ b/components/esp_phy/CMakeLists.txt
@@ -1,5 +1,10 @@
 idf_build_get_property(idf_target IDF_TARGET)
 
+if(IDF_TARGET STREQUAL "esp32c6")
+    # TODO : IDF-5680
+    return()
+endif()
+
 set(srcs "src/phy_override.c" "src/lib_printf.c")
 
 if(CONFIG_APP_NO_BLOBS)
diff --git a/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in b/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
index 0822801ca6..af30553da9 100644
--- a/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
@@ -27,10 +27,6 @@ config SOC_USB_SERIAL_JTAG_SUPPORTED
     bool
     default y
 
-config SOC_WIFI_SUPPORTED
-    bool
-    default y
-
 config SOC_SUPPORTS_SECURE_DL_MODE
     bool
     default y
diff --git a/components/soc/esp32c6/include/soc/soc_caps.h b/components/soc/esp32c6/include/soc/soc_caps.h
index e12158cb92..53de8f529a 100644
--- a/components/soc/esp32c6/include/soc/soc_caps.h
+++ b/components/soc/esp32c6/include/soc/soc_caps.h
@@ -34,7 +34,7 @@
 #define SOC_ASYNC_MEMCPY_SUPPORTED      1
 #define SOC_USB_SERIAL_JTAG_SUPPORTED   1
 // #define SOC_TEMP_SENSOR_SUPPORTED       1 // TODO: IDF-5322
-#define SOC_WIFI_SUPPORTED              1
+// #define SOC_WIFI_SUPPORTED              1 // TODO: IDF-5679
 #define SOC_SUPPORTS_SECURE_DL_MODE     1
 //#define SOC_RISCV_COPROC_SUPPORTED       1 // TODO: IDF-5816
 #define SOC_EFUSE_KEY_PURPOSE_FIELD     1

From fbc19fad703aa867b2a9d4d62da86b28fd529282 Mon Sep 17 00:00:00 2001
From: wuzhenghui <wuzhenghui@espressif.com>
Date: Mon, 18 Jul 2022 11:38:05 +0800
Subject: [PATCH 574/665] memory_utils: Modify esp_ptr_in_diram_iram to be
 compatible with esp32c6

---
 .../bootloader_support/include/bootloader_memory_utils.h     | 5 +++++
 components/esp_hw_support/include/esp_memory_utils.h         | 5 +++++
 2 files changed, 10 insertions(+)

diff --git a/components/bootloader_support/include/bootloader_memory_utils.h b/components/bootloader_support/include/bootloader_memory_utils.h
index f2df0ed227..988749593c 100644
--- a/components/bootloader_support/include/bootloader_memory_utils.h
+++ b/components/bootloader_support/include/bootloader_memory_utils.h
@@ -69,7 +69,12 @@ inline static bool esp_ptr_in_diram_dram(const void *p) {
  */
 __attribute__((always_inline))
 inline static bool esp_ptr_in_diram_iram(const void *p) {
+// TODO: IDF-5980 esp32c6 D/I RAM share the same address
+#if SOC_DIRAM_IRAM_LOW == SOC_DIRAM_DRAM_LOW
+    return false;
+#else
     return ((intptr_t)p >= SOC_DIRAM_IRAM_LOW && (intptr_t)p < SOC_DIRAM_IRAM_HIGH);
+#endif
 }
 
 /**
diff --git a/components/esp_hw_support/include/esp_memory_utils.h b/components/esp_hw_support/include/esp_memory_utils.h
index e66e917b87..330fc114bf 100644
--- a/components/esp_hw_support/include/esp_memory_utils.h
+++ b/components/esp_hw_support/include/esp_memory_utils.h
@@ -69,7 +69,12 @@ inline static bool esp_ptr_in_diram_dram(const void *p) {
  */
 __attribute__((always_inline))
 inline static bool esp_ptr_in_diram_iram(const void *p) {
+// TODO: IDF-5980 esp32c6 D/I RAM share the same address
+#if SOC_DIRAM_IRAM_LOW == SOC_DIRAM_DRAM_LOW
+    return false;
+#else
     return ((intptr_t)p >= SOC_DIRAM_IRAM_LOW && (intptr_t)p < SOC_DIRAM_IRAM_HIGH);
+#endif
 }
 
 /**

From 5115e3117575f2eca77c68815377c8a3c43fc168 Mon Sep 17 00:00:00 2001
From: wuzhenghui <wuzhenghui@espressif.com>
Date: Fri, 8 Jul 2022 17:09:16 +0800
Subject: [PATCH 575/665] driver: Minor update for esp32c6

Leave TODO for esp_adc and legacy adc driver
HAL/SOC update for spi and i2s
---
 .../deprecated/driver/adc_types_legacy.h      |  4 +--
 components/esp_adc/CMakeLists.txt             |  9 ++++++
 .../esp32c6/include/adc_cali_schemes.h        | 15 ++++++++++
 components/hal/esp32c6/include/hal/i2s_ll.h   | 28 +++++++++----------
 components/hal/esp32c6/include/hal/timer_ll.h |  3 --
 .../esp32c6/include/soc/Kconfig.soc_caps.in   |  8 +++---
 .../soc/esp32c6/include/soc/clk_tree_defs.h   |  2 ++
 components/soc/esp32c6/include/soc/soc_caps.h |  2 +-
 components/soc/esp32c6/spi_periph.c           |  2 +-
 9 files changed, 48 insertions(+), 25 deletions(-)
 create mode 100644 components/esp_adc/esp32c6/include/adc_cali_schemes.h

diff --git a/components/driver/deprecated/driver/adc_types_legacy.h b/components/driver/deprecated/driver/adc_types_legacy.h
index ec2a9fa1e3..8336bff9ba 100644
--- a/components/driver/deprecated/driver/adc_types_legacy.h
+++ b/components/driver/deprecated/driver/adc_types_legacy.h
@@ -61,7 +61,7 @@ typedef enum {
     ADC1_CHANNEL_9,     /*!< ADC1 channel 9 is GPIO10 */
     ADC1_CHANNEL_MAX,
 } adc1_channel_t;
-#elif CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32C2 || CONFIG_IDF_TARGET_ESP32H2
+#elif CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32C2 || CONFIG_IDF_TARGET_ESP32H2 || CONFIG_IDF_TARGET_ESP32C6 // TODO: IDF-5310
 typedef enum {
     ADC1_CHANNEL_0 = 0, /*!< ADC1 channel 0 is GPIO0 */
     ADC1_CHANNEL_1,     /*!< ADC1 channel 1 is GPIO1 */
@@ -86,7 +86,7 @@ typedef enum {
     ADC2_CHANNEL_9,     /*!< ADC2 channel 9 is GPIO26 (ESP32), GPIO20 (ESP32-S2) */
     ADC2_CHANNEL_MAX,
 } adc2_channel_t;
-#elif CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32C2 || CONFIG_IDF_TARGET_ESP32H2
+#elif CONFIG_IDF_TARGET_ESP32C3 || CONFIG_IDF_TARGET_ESP32C2 || CONFIG_IDF_TARGET_ESP32H2 || CONFIG_IDF_TARGET_ESP32C6 // TODO: IDF-5310
 typedef enum {
     ADC2_CHANNEL_0 = 0, /*!< ADC2 channel 0 is GPIO5 */
     ADC2_CHANNEL_MAX,
diff --git a/components/esp_adc/CMakeLists.txt b/components/esp_adc/CMakeLists.txt
index 35d5a68737..b52dffa1d0 100644
--- a/components/esp_adc/CMakeLists.txt
+++ b/components/esp_adc/CMakeLists.txt
@@ -27,6 +27,15 @@ if(EXISTS "${CMAKE_CURRENT_SOURCE_DIR}/deprecated/${target}/esp_adc_cal_legacy.c
     list(APPEND srcs "deprecated/${target}/esp_adc_cal_legacy.c")
 endif()
 
+# ESP32C6-TODO
+if(CONFIG_IDF_TARGET_ESP32C6)
+    list(REMOVE_ITEM srcs
+            "adc_cali_curve_fitting.c" # TODO: IDF-5312
+            "adc_oneshot.c"            # TODO: IDF-5310
+            "adc_common.c"
+        )
+endif()
+
 idf_component_register(SRCS ${srcs}
                        INCLUDE_DIRS ${includes}
                        PRIV_REQUIRES driver efuse
diff --git a/components/esp_adc/esp32c6/include/adc_cali_schemes.h b/components/esp_adc/esp32c6/include/adc_cali_schemes.h
new file mode 100644
index 0000000000..cfdd5ad0d5
--- /dev/null
+++ b/components/esp_adc/esp32c6/include/adc_cali_schemes.h
@@ -0,0 +1,15 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#pragma once
+
+/**
+ * @file adc_cali_schemes.h
+ *
+ * @brief Supported calibration schemes
+ */
+
+//Now no scheme supported
diff --git a/components/hal/esp32c6/include/hal/i2s_ll.h b/components/hal/esp32c6/include/hal/i2s_ll.h
index 0d8786eae4..aac0bcbddd 100644
--- a/components/hal/esp32c6/include/hal/i2s_ll.h
+++ b/components/hal/esp32c6/include/hal/i2s_ll.h
@@ -48,7 +48,7 @@ typedef struct {
 static inline void i2s_ll_enable_clock(i2s_dev_t *hw)
 {
     // The clock gate enabling is moved to `periph_module_enable`
-    (void *)hw;
+    (void)hw;
 }
 
 /**
@@ -59,7 +59,7 @@ static inline void i2s_ll_enable_clock(i2s_dev_t *hw)
 static inline void i2s_ll_disable_clock(i2s_dev_t *hw)
 {
     // The clock gate disabling is moved to `periph_module_disable`
-    (void *)hw;
+    (void)hw;
 }
 
 /**
@@ -69,7 +69,7 @@ static inline void i2s_ll_disable_clock(i2s_dev_t *hw)
  */
 static inline void i2s_ll_tx_enable_clock(i2s_dev_t *hw)
 {
-    (void *)hw;
+    (void)hw;
     PCR.i2s_tx_clkm_conf.i2s_tx_clkm_en = 1;
 }
 
@@ -80,7 +80,7 @@ static inline void i2s_ll_tx_enable_clock(i2s_dev_t *hw)
  */
 static inline void i2s_ll_rx_enable_clock(i2s_dev_t *hw)
 {
-    (void *)hw;
+    (void)hw;
     PCR.i2s_rx_clkm_conf.i2s_rx_clkm_en = 1;
 }
 
@@ -91,7 +91,7 @@ static inline void i2s_ll_rx_enable_clock(i2s_dev_t *hw)
  */
 static inline void i2s_ll_tx_disable_clock(i2s_dev_t *hw)
 {
-    (void *)hw;
+    (void)hw;
     PCR.i2s_tx_clkm_conf.i2s_tx_clkm_en = 0;
 }
 
@@ -102,7 +102,7 @@ static inline void i2s_ll_tx_disable_clock(i2s_dev_t *hw)
  */
 static inline void i2s_ll_rx_disable_clock(i2s_dev_t *hw)
 {
-    (void *)hw;
+    (void)hw;
     PCR.i2s_rx_clkm_conf.i2s_rx_clkm_en = 0;
 }
 
@@ -113,7 +113,7 @@ static inline void i2s_ll_rx_disable_clock(i2s_dev_t *hw)
  */
 static inline void i2s_ll_mclk_bind_to_tx_clk(i2s_dev_t *hw)
 {
-    (void *)hw;
+    (void)hw;
     PCR.i2s_rx_clkm_conf.i2s_mclk_sel = 0;
 }
 
@@ -124,7 +124,7 @@ static inline void i2s_ll_mclk_bind_to_tx_clk(i2s_dev_t *hw)
  */
 static inline void i2s_ll_mclk_bind_to_rx_clk(i2s_dev_t *hw)
 {
-    (void *)hw;
+    (void)hw;
     PCR.i2s_rx_clkm_conf.i2s_mclk_sel = 1;
 }
 
@@ -202,7 +202,7 @@ static inline void i2s_ll_rx_reset_fifo(i2s_dev_t *hw)
  */
 static inline void i2s_ll_tx_clk_set_src(i2s_dev_t *hw, i2s_clock_src_t src)
 {
-    (void *)hw;
+    (void)hw;
     switch (src)
     {
     case I2S_CLK_SRC_XTAL:
@@ -225,7 +225,7 @@ static inline void i2s_ll_tx_clk_set_src(i2s_dev_t *hw, i2s_clock_src_t src)
  */
 static inline void i2s_ll_rx_clk_set_src(i2s_dev_t *hw, i2s_clock_src_t src)
 {
-    (void *)hw;
+    (void)hw;
     switch (src)
     {
     case I2S_CLK_SRC_XTAL:
@@ -262,7 +262,7 @@ static inline void i2s_ll_tx_set_bck_div_num(i2s_dev_t *hw, uint32_t val)
  */
 static inline void i2s_ll_tx_set_raw_clk_div(i2s_dev_t *hw, uint32_t x, uint32_t y, uint32_t z, uint32_t yn1)
 {
-    (void *)hw;
+    (void)hw;
     PCR.i2s_tx_clkm_div_conf.i2s_tx_clkm_div_x = x;
     PCR.i2s_tx_clkm_div_conf.i2s_tx_clkm_div_y = y;
     PCR.i2s_tx_clkm_div_conf.i2s_tx_clkm_div_z = z;
@@ -280,7 +280,7 @@ static inline void i2s_ll_tx_set_raw_clk_div(i2s_dev_t *hw, uint32_t x, uint32_t
  */
 static inline void i2s_ll_rx_set_raw_clk_div(i2s_dev_t *hw, uint32_t x, uint32_t y, uint32_t z, uint32_t yn1)
 {
-    (void *)hw;
+    (void)hw;
     PCR.i2s_rx_clkm_div_conf.i2s_rx_clkm_div_x = x;
     PCR.i2s_rx_clkm_div_conf.i2s_rx_clkm_div_y = y;
     PCR.i2s_rx_clkm_div_conf.i2s_rx_clkm_div_z = z;
@@ -297,7 +297,7 @@ static inline void i2s_ll_rx_set_raw_clk_div(i2s_dev_t *hw, uint32_t x, uint32_t
  */
 static inline void i2s_ll_tx_set_mclk(i2s_dev_t *hw, uint32_t sclk, uint32_t mclk, uint32_t mclk_div)
 {
-    (void *)hw;
+    (void)hw;
     int ma = 0;
     int mb = 0;
     int denominator = 1;
@@ -372,7 +372,7 @@ static inline void i2s_ll_rx_set_bck_div_num(i2s_dev_t *hw, uint32_t val)
  */
 static inline void i2s_ll_rx_set_mclk(i2s_dev_t *hw, uint32_t sclk, uint32_t mclk, uint32_t mclk_div)
 {
-    (void *)hw;
+    (void)hw;
     int ma = 0;
     int mb = 0;
     int denominator = 1;
diff --git a/components/hal/esp32c6/include/hal/timer_ll.h b/components/hal/esp32c6/include/hal/timer_ll.h
index 1b4eb005b7..96c5490a57 100644
--- a/components/hal/esp32c6/include/hal/timer_ll.h
+++ b/components/hal/esp32c6/include/hal/timer_ll.h
@@ -41,9 +41,6 @@ static inline void timer_ll_set_clock_source(timg_dev_t *hw, uint32_t timer_num,
     case GPTIMER_CLK_SRC_APB:
         clk_id = 1;
         break;
-    case GPTIMER_CLK_SRC_RC_FAST:
-        clk_id = 2;
-        break;
     default:
         HAL_ASSERT(false);
         break;
diff --git a/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in b/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
index af30553da9..35b5fd7c98 100644
--- a/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
@@ -183,10 +183,6 @@ config SOC_CPU_HAS_FLEXIBLE_INTC
     bool
     default y
 
-config SOC_RV32A_SUPPORTED
-    bool
-    default y
-
 config SOC_INT_PLIC_SUPPORTED
     bool
     default y
@@ -495,6 +491,10 @@ config SOC_SPI_PERIPH_NUM
     int
     default 2
 
+config SOC_SPI_MAX_CS_NUM
+    int
+    default 6
+
 config SOC_SPI_MAXIMUM_BUFFER_SIZE
     int
     default 64
diff --git a/components/soc/esp32c6/include/soc/clk_tree_defs.h b/components/soc/esp32c6/include/soc/clk_tree_defs.h
index 220706dc38..1343a8cddd 100644
--- a/components/soc/esp32c6/include/soc/clk_tree_defs.h
+++ b/components/soc/esp32c6/include/soc/clk_tree_defs.h
@@ -5,6 +5,8 @@
  */
 #pragma once
 
+#include "sdkconfig.h" // TODO: IDF-5973
+
 #ifdef __cplusplus
 extern "C" {
 #endif
diff --git a/components/soc/esp32c6/include/soc/soc_caps.h b/components/soc/esp32c6/include/soc/soc_caps.h
index 53de8f529a..f13f0044a6 100644
--- a/components/soc/esp32c6/include/soc/soc_caps.h
+++ b/components/soc/esp32c6/include/soc/soc_caps.h
@@ -112,7 +112,6 @@
 #define SOC_CPU_CORES_NUM               (1U)
 #define SOC_CPU_INTR_NUM                32
 #define SOC_CPU_HAS_FLEXIBLE_INTC       1
-#define SOC_RV32A_SUPPORTED             1
 #define SOC_INT_PLIC_SUPPORTED          1       //riscv platform-level interrupt controller
 
 #define SOC_CPU_BREAKPOINTS_NUM         4
@@ -276,6 +275,7 @@
 /*-------------------------- SPI CAPS ----------------------------------------*/
 #define SOC_SPI_PERIPH_NUM          2
 #define SOC_SPI_PERIPH_CS_NUM(i)    6
+#define SOC_SPI_MAX_CS_NUM          6
 
 #define SOC_SPI_MAXIMUM_BUFFER_SIZE     64
 
diff --git a/components/soc/esp32c6/spi_periph.c b/components/soc/esp32c6/spi_periph.c
index c4f4b08e40..2f292bfdeb 100644
--- a/components/soc/esp32c6/spi_periph.c
+++ b/components/soc/esp32c6/spi_periph.c
@@ -36,7 +36,7 @@ const spi_signal_conn_t spi_periph_signal[SOC_SPI_PERIPH_NUM] = {
         .spiq_in = FSPIQ_IN_IDX,
         .spiwp_in = FSPIWP_IN_IDX,
         .spihd_in = FSPIHD_IN_IDX,
-        .spics_out = {FSPICS0_OUT_IDX},
+        .spics_out = {FSPICS0_OUT_IDX, FSPICS1_OUT_IDX, FSPICS2_OUT_IDX, FSPICS3_OUT_IDX, FSPICS4_OUT_IDX, FSPICS5_OUT_IDX},
         .spics_in = FSPICS0_IN_IDX,
         .spiclk_iomux_pin = SPI2_IOMUX_PIN_NUM_CLK,
         .spid_iomux_pin = SPI2_IOMUX_PIN_NUM_MOSI,

From 1eb9a24a48c8c0498b1c4ef63bf8308bd4b2a807 Mon Sep 17 00:00:00 2001
From: Song Ruo Jing <songruojing@espressif.com>
Date: Mon, 19 Sep 2022 14:32:54 +0800
Subject: [PATCH 576/665] esp_system: Minor update for esp32c6

---
 components/esp_system/include/esp_private/crosscore_int.h | 2 +-
 components/esp_system/port/soc/esp32c6/system_internal.c  | 5 ++---
 components/riscv/include/riscv/rv_utils.h                 | 4 +++-
 components/soc/esp32c6/include/soc/soc.h                  | 3 +++
 4 files changed, 9 insertions(+), 5 deletions(-)

diff --git a/components/esp_system/include/esp_private/crosscore_int.h b/components/esp_system/include/esp_private/crosscore_int.h
index ea2737513c..1325c2a055 100644
--- a/components/esp_system/include/esp_private/crosscore_int.h
+++ b/components/esp_system/include/esp_private/crosscore_int.h
@@ -75,7 +75,7 @@ void esp_crosscore_int_send_print_backtrace(int core_id);
 void esp_crosscore_int_send_twdt_abort(int core_id);
 
 #endif // CONFIG_ESP_TASK_WDT_EN
-#endif // !CONFIG_IDF_TARGET_ESP32C3 && !CONFIG_IDF_TARGET_ESP32H2 && !CONFIG_IDF_TARGET_ESP32C2
+#endif // !CONFIG_IDF_TARGET_ESP32C3 && !CONFIG_IDF_TARGET_ESP32H2 && !CONFIG_IDF_TARGET_ESP32C2 && !CONFIG_IDF_TARGET_ESP32C6
 
 #ifdef __cplusplus
 }
diff --git a/components/esp_system/port/soc/esp32c6/system_internal.c b/components/esp_system/port/soc/esp32c6/system_internal.c
index 274460853e..0522220e77 100644
--- a/components/esp_system/port/soc/esp32c6/system_internal.c
+++ b/components/esp_system/port/soc/esp32c6/system_internal.c
@@ -11,8 +11,7 @@
 #include "esp_attr.h"
 #include "esp_log.h"
 #include "esp_rom_sys.h"
-#include "riscv/riscv_interrupts.h"
-#include "riscv/interrupt.h"
+#include "riscv/rv_utils.h"
 #include "esp_rom_uart.h"
 #include "soc/gpio_reg.h"
 #include "esp_cpu.h"
@@ -33,7 +32,7 @@
 void IRAM_ATTR esp_restart_noos(void)
 {
     // Disable interrupts
-    riscv_global_interrupts_disable();
+    rv_utils_intr_global_disable();
     // Enable RTC watchdog for 1 second
     wdt_hal_context_t rtc_wdt_ctx;
     wdt_hal_init(&rtc_wdt_ctx, WDT_RWDT, 0, false);
diff --git a/components/riscv/include/riscv/rv_utils.h b/components/riscv/include/riscv/rv_utils.h
index 335ed00b41..cff0fa2786 100644
--- a/components/riscv/include/riscv/rv_utils.h
+++ b/components/riscv/include/riscv/rv_utils.h
@@ -195,7 +195,9 @@ FORCE_INLINE_ATTR void rv_utils_dbgr_break(void)
 
 FORCE_INLINE_ATTR bool rv_utils_compare_and_set(volatile uint32_t *addr, uint32_t compare_value, uint32_t new_value)
 {
-    // Single core target has no atomic CAS instruction. We can achieve atomicity by disabling interrupts
+    // ESP32C6 starts to support atomic CAS instructions, but it is still a single core target, no need to implement
+    // through lr and sc instructions for now
+    // For an RV target has no atomic CAS instruction, we can achieve atomicity by disabling interrupts
     unsigned old_mstatus;
     old_mstatus = RV_CLEAR_CSR(mstatus, MSTATUS_MIE);
     // Compare and set
diff --git a/components/soc/esp32c6/include/soc/soc.h b/components/soc/esp32c6/include/soc/soc.h
index 641ddce136..230ce59ec0 100644
--- a/components/soc/esp32c6/include/soc/soc.h
+++ b/components/soc/esp32c6/include/soc/soc.h
@@ -241,3 +241,6 @@
 
 //Interrupt medium level, used for INT WDT for example
 #define SOC_INTERRUPT_LEVEL_MEDIUM              4
+
+// Interrupt number for the Interrupt watchdog
+#define ETS_INT_WDT_INUM                         (ETS_T1_WDT_INUM)

From fca7d70e0550fc78d16eb9b69e72a403c771635e Mon Sep 17 00:00:00 2001
From: wuzhenghui <wuzhenghui@espressif.com>
Date: Fri, 8 Jul 2022 16:15:49 +0800
Subject: [PATCH 577/665] esp32c6: add minimal ci support

- enable build_template_app
- enable check public headers
- enable g0 components dependency check
---
 .gitlab/ci/pre_check.yml                         |  1 +
 components/esp_adc/esp32c6/include/.gitkeep      |  0
 .../esp_hw_support/include/soc/esp32c6/.gitkeep  |  0
 components/esp_rom/esp32c6/.gitkeep              |  0
 components/esp_rom/include/esp32c6/.gitkeep      |  0
 components/hal/esp32c6/include/.gitkeep          |  0
 .../env_caps/esp32c6/Kconfig.env_caps            | 16 ++++++++++++++++
 tools/ci/build_template_app.sh                   |  4 ++--
 tools/test_apps/.build-test-rules.yml            |  2 +-
 ...plib => sdkconfig.ci.esp32c2_without_rvfplib} |  0
 ...sdkconfig.ci.esp32c6_with_rom_impl_components |  5 +++++
 ...config.ci.esp32c6_without_rom_impl_components |  5 +++++
 .../sdkconfig.ci.esp32c6_without_rvfplib         |  2 ++
 .../system/g0_components/CMakeLists.txt          |  2 +-
 tools/test_apps/system/g0_components/README.md   |  4 ++--
 15 files changed, 35 insertions(+), 6 deletions(-)
 delete mode 100644 components/esp_adc/esp32c6/include/.gitkeep
 delete mode 100644 components/esp_hw_support/include/soc/esp32c6/.gitkeep
 delete mode 100644 components/esp_rom/esp32c6/.gitkeep
 delete mode 100644 components/esp_rom/include/esp32c6/.gitkeep
 delete mode 100644 components/hal/esp32c6/include/.gitkeep
 create mode 100644 examples/common_components/env_caps/esp32c6/Kconfig.env_caps
 rename tools/test_apps/system/build_test/{sdkconfig.ci.rvfplib => sdkconfig.ci.esp32c2_without_rvfplib} (100%)
 create mode 100644 tools/test_apps/system/build_test/sdkconfig.ci.esp32c6_with_rom_impl_components
 create mode 100644 tools/test_apps/system/build_test/sdkconfig.ci.esp32c6_without_rom_impl_components
 create mode 100644 tools/test_apps/system/build_test/sdkconfig.ci.esp32c6_without_rvfplib

diff --git a/.gitlab/ci/pre_check.yml b/.gitlab/ci/pre_check.yml
index 1c0cfa1c1d..cb811ea57a 100644
--- a/.gitlab/ci/pre_check.yml
+++ b/.gitlab/ci/pre_check.yml
@@ -92,6 +92,7 @@ check_public_headers:
     - IDF_TARGET=esp32s3 python tools/ci/check_public_headers.py --jobs 4 --prefix xtensa-esp32s3-elf-
     - IDF_TARGET=esp32c3 python tools/ci/check_public_headers.py --jobs 4 --prefix riscv32-esp-elf-
     - IDF_TARGET=esp32c2 python tools/ci/check_public_headers.py --jobs 4 --prefix riscv32-esp-elf-
+    - IDF_TARGET=esp32c6 python tools/ci/check_public_headers.py --jobs 4 --prefix riscv32-esp-elf-
 
 check_chip_support_components:
   extends:
diff --git a/components/esp_adc/esp32c6/include/.gitkeep b/components/esp_adc/esp32c6/include/.gitkeep
deleted file mode 100644
index e69de29bb2..0000000000
diff --git a/components/esp_hw_support/include/soc/esp32c6/.gitkeep b/components/esp_hw_support/include/soc/esp32c6/.gitkeep
deleted file mode 100644
index e69de29bb2..0000000000
diff --git a/components/esp_rom/esp32c6/.gitkeep b/components/esp_rom/esp32c6/.gitkeep
deleted file mode 100644
index e69de29bb2..0000000000
diff --git a/components/esp_rom/include/esp32c6/.gitkeep b/components/esp_rom/include/esp32c6/.gitkeep
deleted file mode 100644
index e69de29bb2..0000000000
diff --git a/components/hal/esp32c6/include/.gitkeep b/components/hal/esp32c6/include/.gitkeep
deleted file mode 100644
index e69de29bb2..0000000000
diff --git a/examples/common_components/env_caps/esp32c6/Kconfig.env_caps b/examples/common_components/env_caps/esp32c6/Kconfig.env_caps
new file mode 100644
index 0000000000..39167df4f9
--- /dev/null
+++ b/examples/common_components/env_caps/esp32c6/Kconfig.env_caps
@@ -0,0 +1,16 @@
+config ENV_GPIO_RANGE_MIN
+    int
+    default 0
+
+config ENV_GPIO_RANGE_MAX
+    int
+    default 30
+    # GPIOs 16/17 are always used by UART in examples
+
+config ENV_GPIO_IN_RANGE_MAX
+    int
+    default ENV_GPIO_RANGE_MAX
+
+config ENV_GPIO_OUT_RANGE_MAX
+    int
+    default ENV_GPIO_RANGE_MAX
diff --git a/tools/ci/build_template_app.sh b/tools/ci/build_template_app.sh
index b79d94fa28..274c87675e 100755
--- a/tools/ci/build_template_app.sh
+++ b/tools/ci/build_template_app.sh
@@ -62,7 +62,7 @@ build_stage2() {
         --build-log ${BUILD_LOG_CMAKE} \
         --size-file size.json \
         --collect-size-info size_info.txt \
-        --default-build-targets esp32,esp32s2,esp32s3,esp32c2,esp32c3 # add esp32h2 back after IDF-5541
+        --default-build-targets esp32,esp32s2,esp32s3,esp32c2,esp32c3,esp32c6 # add esp32h2 back after IDF-5541
 }
 
 build_stage1() {
@@ -76,7 +76,7 @@ build_stage1() {
         --build-log ${BUILD_LOG_CMAKE} \
         --size-file size.json \
         --collect-size-info size_info.txt \
-        --default-build-targets esp32,esp32s2,esp32s3,esp32c2,esp32c3,esp32h2
+        --default-build-targets esp32,esp32s2,esp32s3,esp32c2,esp32c3,esp32h2,esp32c6
 }
 
 # Default arguments
diff --git a/tools/test_apps/.build-test-rules.yml b/tools/test_apps/.build-test-rules.yml
index 8bc316fe55..b2c2adbf98 100644
--- a/tools/test_apps/.build-test-rules.yml
+++ b/tools/test_apps/.build-test-rules.yml
@@ -95,7 +95,7 @@ tools/test_apps/system/flash_psram:
 
 tools/test_apps/system/g0_components:
   enable:
-    - if: INCLUDE_DEFAULT == 1 or IDF_TARGET == "esp32h2"
+    - if: INCLUDE_DEFAULT == 1 or IDF_TARGET in ["esp32h2", "esp32c6"] # preview targets
 
 tools/test_apps/system/g1_components:
   disable:
diff --git a/tools/test_apps/system/build_test/sdkconfig.ci.rvfplib b/tools/test_apps/system/build_test/sdkconfig.ci.esp32c2_without_rvfplib
similarity index 100%
rename from tools/test_apps/system/build_test/sdkconfig.ci.rvfplib
rename to tools/test_apps/system/build_test/sdkconfig.ci.esp32c2_without_rvfplib
diff --git a/tools/test_apps/system/build_test/sdkconfig.ci.esp32c6_with_rom_impl_components b/tools/test_apps/system/build_test/sdkconfig.ci.esp32c6_with_rom_impl_components
new file mode 100644
index 0000000000..cb561f4977
--- /dev/null
+++ b/tools/test_apps/system/build_test/sdkconfig.ci.esp32c6_with_rom_impl_components
@@ -0,0 +1,5 @@
+CONFIG_IDF_TARGET="esp32c6"
+CONFIG_HAL_WDT_USE_ROM_IMPL=y
+CONFIG_HAL_SYSTIMER_USE_ROM_IMPL=y
+CONFIG_HEAP_TLSF_USE_ROM_IMPL=y
+CONFIG_SPI_FLASH_ROM_IMPL=y
diff --git a/tools/test_apps/system/build_test/sdkconfig.ci.esp32c6_without_rom_impl_components b/tools/test_apps/system/build_test/sdkconfig.ci.esp32c6_without_rom_impl_components
new file mode 100644
index 0000000000..ee55ffa744
--- /dev/null
+++ b/tools/test_apps/system/build_test/sdkconfig.ci.esp32c6_without_rom_impl_components
@@ -0,0 +1,5 @@
+CONFIG_IDF_TARGET="esp32c6"
+CONFIG_HAL_WDT_USE_ROM_IMPL=n
+CONFIG_HAL_SYSTIMER_USE_ROM_IMPL=n
+CONFIG_HEAP_TLSF_USE_ROM_IMPL=n
+CONFIG_SPI_FLASH_ROM_IMPL=n
diff --git a/tools/test_apps/system/build_test/sdkconfig.ci.esp32c6_without_rvfplib b/tools/test_apps/system/build_test/sdkconfig.ci.esp32c6_without_rvfplib
new file mode 100644
index 0000000000..e82ca0e1f0
--- /dev/null
+++ b/tools/test_apps/system/build_test/sdkconfig.ci.esp32c6_without_rvfplib
@@ -0,0 +1,2 @@
+CONFIG_IDF_TARGET="esp32c6"
+CONFIG_COMPILER_FLOAT_LIB_FROM_GCCLIB=y
diff --git a/tools/test_apps/system/g0_components/CMakeLists.txt b/tools/test_apps/system/g0_components/CMakeLists.txt
index f5fd24076a..d6433b7fce 100644
--- a/tools/test_apps/system/g0_components/CMakeLists.txt
+++ b/tools/test_apps/system/g0_components/CMakeLists.txt
@@ -28,7 +28,7 @@ project(g0_components)
 
 # As a workaround for ESP32-C2, we need to define the MMU page size here, until MMU hal-driver
 # is refactored
-if(CONFIG_IDF_TARGET_ESP32C2)
+if(CONFIG_IDF_TARGET_ESP32C2 OR CONFIG_IDF_TARGET_ESP32C6)
     idf_build_set_property(C_COMPILE_OPTIONS "-DCONFIG_MMU_PAGE_SIZE=64" APPEND)
 endif()
 
diff --git a/tools/test_apps/system/g0_components/README.md b/tools/test_apps/system/g0_components/README.md
index 420e59a67a..bea7ca0e46 100644
--- a/tools/test_apps/system/g0_components/README.md
+++ b/tools/test_apps/system/g0_components/README.md
@@ -1,5 +1,5 @@
-| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-H2 | ESP32-S2 | ESP32-S3 |
-| ----------------- | ----- | -------- | -------- | -------- | -------- | -------- |
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-C6 | ESP32-H2 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- | -------- | -------- |
 
 # "G0"-components-only app
 

From f289710ccf6f4fa182fe5b56822c50ee43051583 Mon Sep 17 00:00:00 2001
From: cjin <jinchen@espressif.com>
Date: Mon, 26 Sep 2022 15:18:54 +0800
Subject: [PATCH 578/665] fix ble compilation error

---
 components/bt/controller/esp32c2/bt.c | 1 -
 1 file changed, 1 deletion(-)

diff --git a/components/bt/controller/esp32c2/bt.c b/components/bt/controller/esp32c2/bt.c
index 70867dc47a..01a9154f0e 100644
--- a/components/bt/controller/esp32c2/bt.c
+++ b/components/bt/controller/esp32c2/bt.c
@@ -568,7 +568,6 @@ void controller_sleep_deinit(void)
         if (s_pm_lock != NULL) {
             esp_pm_lock_release(s_pm_lock);
         }
-        s_pm_lock_acquired = false;
     }
 
     if (!s_btdm_allow_light_sleep) {

From 0d113fb6095c496977b461f1da155d5cf3060b1b Mon Sep 17 00:00:00 2001
From: cjin <jinchen@espressif.com>
Date: Mon, 26 Sep 2022 15:29:33 +0800
Subject: [PATCH 579/665] update controller lib for bugfix on light-sleep

---
 components/bt/controller/lib_esp32c2/esp32c2-bt-lib | 2 +-
 components/esp_rom/esp32c2/ld/esp32c2.rom.ld        | 1 +
 2 files changed, 2 insertions(+), 1 deletion(-)

diff --git a/components/bt/controller/lib_esp32c2/esp32c2-bt-lib b/components/bt/controller/lib_esp32c2/esp32c2-bt-lib
index c039a68dcf..64bf394280 160000
--- a/components/bt/controller/lib_esp32c2/esp32c2-bt-lib
+++ b/components/bt/controller/lib_esp32c2/esp32c2-bt-lib
@@ -1 +1 @@
-Subproject commit c039a68dcf49082c37318568b2e147b61265e772
+Subproject commit 64bf3942806c2b3be17ef20fb7df6dc63ddf6340
diff --git a/components/esp_rom/esp32c2/ld/esp32c2.rom.ld b/components/esp_rom/esp32c2/ld/esp32c2.rom.ld
index 6254205e5a..b6dd1b211a 100644
--- a/components/esp_rom/esp32c2/ld/esp32c2.rom.ld
+++ b/components/esp_rom/esp32c2/ld/esp32c2.rom.ld
@@ -1224,6 +1224,7 @@ r_ble_lll_reset = 0x40001644;
 r_ble_lll_rfmgmt_controller_sleep_en = 0x40001648;
 r_ble_lll_rfmgmt_enable_now = 0x40001658;
 r_ble_lll_rfmgmt_is_enabled = 0x40001660;
+r_ble_lll_rfmgmt_release = 0x40001664;
 r_ble_lll_rfmgmt_release_ev = 0x40001668;
 r_ble_lll_rfmgmt_scan_changed = 0x40001670;
 r_ble_lll_rfmgmt_sched_changed = 0x40001674;

From 2a0ea8703de2658003f54a3413944c4cb3f7b648 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Martin=20Ga=C5=88o?= <martin.gano@espressif.com>
Date: Mon, 26 Sep 2022 13:23:59 +0200
Subject: [PATCH 580/665] fatfsgen.py: enabled 512 sized sectors

---
 components/fatfs/fatfs_utils/utils.py | 6 +++++-
 components/fatfs/fatfsgen.py          | 2 ++
 components/fatfs/wl_fatfsgen.py       | 4 +++-
 3 files changed, 10 insertions(+), 2 deletions(-)

diff --git a/components/fatfs/fatfs_utils/utils.py b/components/fatfs/fatfs_utils/utils.py
index 839dedbfe0..837f9443d3 100644
--- a/components/fatfs/fatfs_utils/utils.py
+++ b/components/fatfs/fatfs_utils/utils.py
@@ -47,7 +47,10 @@ FATFS_SECONDS_GRANULARITY: int = 2
 LONG_NAMES_ENCODING: str = 'utf-16'
 SHORT_NAMES_ENCODING: str = 'utf-8'
 
-ALLOWED_SECTOR_SIZES: List[int] = [4096]
+# compatible with WL_SECTOR_SIZE
+# choices are WL_SECTOR_SIZE_512 and WL_SECTOR_SIZE_4096
+ALLOWED_SECTOR_SIZES: List[int] = [512, 4096]
+
 ALLOWED_SECTORS_PER_CLUSTER: List[int] = [1, 2, 4, 8, 16, 32, 64, 128]
 
 
@@ -286,4 +289,5 @@ class FATDefaults:
     TEMP_BUFFER_SIZE: int = 32
     UPDATE_RATE: int = 16
     WR_SIZE: int = 16
+    # wear leveling metadata (config sector) contains always sector size 4096
     WL_SECTOR_SIZE: int = 4096
diff --git a/components/fatfs/fatfsgen.py b/components/fatfs/fatfsgen.py
index 8976b1567b..d70fb7ec60 100755
--- a/components/fatfs/fatfsgen.py
+++ b/components/fatfs/fatfsgen.py
@@ -161,6 +161,8 @@ class FATFS:
 
 def main() -> None:
     args = get_args_for_partition_generator('Create a FAT filesystem and populate it with directory content')
+    if args.sector_size != 0x1000:
+        raise NotImplementedError('The sector size not equal to 4096 is currently not supported for read-only mode!')
     fatfs = FATFS(sector_size=args.sector_size,
                   sectors_per_cluster=args.sectors_per_cluster,
                   size=args.partition_size,
diff --git a/components/fatfs/wl_fatfsgen.py b/components/fatfs/wl_fatfsgen.py
index 827dfe72a1..b6c5dd4fe7 100755
--- a/components/fatfs/wl_fatfsgen.py
+++ b/components/fatfs/wl_fatfsgen.py
@@ -82,6 +82,7 @@ class WLFATFS:
 
     def __init__(self,
                  size: int = FATDefaults.SIZE,
+                 sector_size: int = FATDefaults.SECTOR_SIZE,
                  reserved_sectors_cnt: int = FATDefaults.RESERVED_SECTORS_COUNT,
                  fat_tables_cnt: int = FATDefaults.FAT_TABLES_COUNT,
                  sectors_per_cluster: int = FATDefaults.SECTORS_PER_CLUSTER,
@@ -122,7 +123,7 @@ class WLFATFS:
             reserved_sectors_cnt=reserved_sectors_cnt,
             fat_tables_cnt=fat_tables_cnt,
             sectors_per_cluster=sectors_per_cluster,
-            sector_size=FATDefaults.WL_SECTOR_SIZE,
+            sector_size=sector_size,
             root_entry_count=root_entry_count,
             hidden_sectors=hidden_sectors,
             long_names_enabled=long_names_enabled,
@@ -221,6 +222,7 @@ if __name__ == '__main__':
 
     wl_fatfs = WLFATFS(sectors_per_cluster=args.sectors_per_cluster,
                        size=args.partition_size,
+                       sector_size=args.sector_size,
                        root_entry_count=args.root_entry_count,
                        explicit_fat_type=args.fat_type,
                        long_names_enabled=args.long_name_support,

From 1327a82b6509f4122b763cb4e6e1fc7666924491 Mon Sep 17 00:00:00 2001
From: Marius Vikhammer <marius.vikhammer@espressif.com>
Date: Tue, 27 Sep 2022 16:51:54 +0800
Subject: [PATCH 581/665] heap: fix random alloc test timing out in CI

---
 .../heap/test_apps/main/test_allocator_timings.c    | 13 ++++++++-----
 1 file changed, 8 insertions(+), 5 deletions(-)

diff --git a/components/heap/test_apps/main/test_allocator_timings.c b/components/heap/test_apps/main/test_allocator_timings.c
index af9acd5838..7fe740a7a8 100644
--- a/components/heap/test_apps/main/test_allocator_timings.c
+++ b/components/heap/test_apps/main/test_allocator_timings.c
@@ -9,6 +9,7 @@
 #include "unity.h"
 #include "esp_attr.h"
 #include "esp_heap_caps.h"
+#include "esp_log.h"
 #include <stdlib.h>
 #include <sys/param.h>
 #include <string.h>
@@ -17,7 +18,9 @@
 #if !defined(CONFIG_HEAP_POISONING_COMPREHENSIVE) && !defined(CONFIG_HEAP_POISONING_LIGHT)
 
 #define NUM_POINTERS 128
-#define ITERATIONS 10000
+#define ITERATIONS 5000
+
+static const char *TAG = "test_heap";
 
 TEST_CASE("Heap many random allocations timings", "[heap]")
 {
@@ -32,7 +35,7 @@ TEST_CASE("Heap many random allocations timings", "[heap]")
     for (int i = 0; i < ITERATIONS; i++) {
         uint8_t n = (uint32_t)rand() % NUM_POINTERS;
 
-        if (ITERATIONS % 4 == 0) {
+        if (i % 4 == 0) {
             /* 1 in 4 iterations, try to realloc the buffer instead
                of using malloc/free
             */
@@ -42,7 +45,7 @@ TEST_CASE("Heap many random allocations timings", "[heap]")
             void *new_p = heap_caps_realloc(p[n], new_size, MALLOC_CAP_DEFAULT);
             realloc_time_average = portGET_RUN_TIME_COUNTER_VALUE() - cycles_before;
 
-            printf("realloc %p -> %p (%zu -> %zu) time spent cycles: %lld \n", p[n], new_p, s[n], new_size, realloc_time_average);
+            ESP_LOGD(TAG, "realloc %p -> %p (%zu -> %zu) time spent cycles: %lld \n", p[n], new_p, s[n], new_size, realloc_time_average);
             heap_caps_check_integrity(MALLOC_CAP_DEFAULT, true);
             if (new_size == 0 || new_p != NULL) {
                 p[n] = new_p;
@@ -67,7 +70,7 @@ TEST_CASE("Heap many random allocations timings", "[heap]")
             heap_caps_free(p[n]);
             free_time_average = portGET_RUN_TIME_COUNTER_VALUE() - cycles_before;
 
-            printf("freed %p (%zu) time spent cycles: %lld\n", p[n], s[n], free_time_average);
+           ESP_LOGD(TAG, "freed %p (%zu) time spent cycles: %lld\n", p[n], s[n], free_time_average);
 
             if (!heap_caps_check_integrity(MALLOC_CAP_DEFAULT, true)) {
                 printf("FAILED iteration %d after freeing %p\n", i, p[n]);
@@ -82,7 +85,7 @@ TEST_CASE("Heap many random allocations timings", "[heap]")
         p[n] = heap_caps_malloc(s[n], MALLOC_CAP_DEFAULT);
         alloc_time_average = portGET_RUN_TIME_COUNTER_VALUE() - cycles_before;
 
-        printf("malloc %p (%zu) time spent cycles: %lld \n", p[n], s[n], alloc_time_average);
+        ESP_LOGD(TAG, "malloc %p (%zu) time spent cycles: %lld \n", p[n], s[n], alloc_time_average);
 
         if (!heap_caps_check_integrity(MALLOC_CAP_DEFAULT, true)) {
             printf("FAILED iteration %d after mallocing %p (%zu bytes)\n", i, p[n], s[n]);

From 56a54afae95708d771f9b94d3c5244a62ed67347 Mon Sep 17 00:00:00 2001
From: Euripedes Rocha <rocha.euripedes@espressif.com>
Date: Tue, 27 Sep 2022 11:00:37 +0200
Subject: [PATCH 582/665] [tcp_transport] Bugfix: Remove unecessary mask_key
 check

- In the processing of WS payload the check for a valid mask_key was
  made by checking for a valid address. The address is always valid and
  the test is meaningless.
- Mask key is initialized in the process of header reading and set to 0
  in case of mask not set.
---
 components/tcp_transport/transport_ws.c | 6 ++----
 1 file changed, 2 insertions(+), 4 deletions(-)

diff --git a/components/tcp_transport/transport_ws.c b/components/tcp_transport/transport_ws.c
index c0d91a1579..daea861390 100644
--- a/components/tcp_transport/transport_ws.c
+++ b/components/tcp_transport/transport_ws.c
@@ -363,10 +363,8 @@ static int ws_read_payload(esp_transport_handle_t t, char *buffer, int len, int
     }
     ws->frame_state.bytes_remaining -= rlen;
 
-    if (ws->frame_state.mask_key) {
-        for (int i = 0; i < bytes_to_read; i++) {
-            buffer[i] = (buffer[i] ^ ws->frame_state.mask_key[i % 4]);
-        }
+    for (int i = 0; i < bytes_to_read; i++) {
+        buffer[i] = (buffer[i] ^ ws->frame_state.mask_key[i % 4]);
     }
     return rlen;
 }

From c91f693408db36d32b0a73717b418dd766063fda Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Tue, 27 Sep 2022 18:02:27 +0800
Subject: [PATCH 583/665] test: fix rmt iram case random failure

---
 components/driver/test_apps/rmt/main/test_rmt_iram.c | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/components/driver/test_apps/rmt/main/test_rmt_iram.c b/components/driver/test_apps/rmt/main/test_rmt_iram.c
index d0e150fab6..2efd2103ee 100644
--- a/components/driver/test_apps/rmt/main/test_rmt_iram.c
+++ b/components/driver/test_apps/rmt/main/test_rmt_iram.c
@@ -159,6 +159,8 @@ static void test_rmt_rx_iram_safe(size_t mem_block_symbols, bool with_dma, rmt_c
 
     // disable the flash cache, and simulate input signal by GPIO
     unity_utils_run_cache_disable_stub(test_simulate_input_post_cache_disable, 0);
+
+    TEST_ASSERT_NOT_EQUAL(0, ulTaskNotifyTake(pdFALSE, pdMS_TO_TICKS(1000)));
     TEST_ASSERT_EQUAL(1, test_user_data.received_symbol_num);
 
     printf("disable rx channels\r\n");

From 943f96422ba451022f3b1f2898fbb80275057842 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Martin=20Ga=C5=88o?= <martin.gano@espressif.com>
Date: Tue, 6 Sep 2022 12:01:52 +0200
Subject: [PATCH 584/665] fatfs: add test coverage and comments to the
 fatfsgen.py related code

---
 components/fatfs/fatfs_utils/boot_sector.py   | 26 +++++---
 components/fatfs/fatfs_utils/cluster.py       | 63 +++++++++++++++----
 components/fatfs/fatfs_utils/exceptions.py    |  3 +
 components/fatfs/fatfs_utils/fat.py           | 40 +++++++++---
 components/fatfs/fatfsgen.py                  | 25 +++++++-
 .../fatfs/test_fatfsgen/test_fatfsgen.py      | 57 +++++++++++++++++
 .../fatfs/test_fatfsgen/test_fatfsparse.py    | 26 ++++++++
 .../fatfs/test_fatfsgen/test_wl_fatfsgen.py   | 12 ++--
 components/fatfs/wl_fatfsgen.py               | 19 +-----
 9 files changed, 215 insertions(+), 56 deletions(-)

diff --git a/components/fatfs/fatfs_utils/boot_sector.py b/components/fatfs/fatfs_utils/boot_sector.py
index e8f25bf398..615dd06511 100644
--- a/components/fatfs/fatfs_utils/boot_sector.py
+++ b/components/fatfs/fatfs_utils/boot_sector.py
@@ -3,7 +3,7 @@
 from inspect import getmembers, isroutine
 from typing import Optional
 
-from construct import Const, Int8ul, Int16ul, Int32ul, PaddedString, Struct
+from construct import Const, Int8ul, Int16ul, Int32ul, PaddedString, Struct, core
 
 from .exceptions import InconsistentFATAttributes, NotInitialized
 from .fatfs_state import BootSectorState
@@ -56,7 +56,7 @@ class BootSector:
     assert BOOT_SECTOR_HEADER.sizeof() == BOOT_HEADER_SIZE
 
     def __init__(self, boot_sector_state: Optional[BootSectorState] = None) -> None:
-        self._parsed_header = None
+        self._parsed_header: dict = {}
         self.boot_sector_state: BootSectorState = boot_sector_state
 
     def generate_boot_sector(self) -> None:
@@ -97,8 +97,12 @@ class BootSector:
         )
 
     def parse_boot_sector(self, binary_data: bytes) -> None:
-        self._parsed_header = BootSector.BOOT_SECTOR_HEADER.parse(binary_data)
-        if self._parsed_header is None:
+        """
+        Checks the validity of the boot sector and derives the metadata from boot sector to the structured shape.
+        """
+        try:
+            self._parsed_header = BootSector.BOOT_SECTOR_HEADER.parse(binary_data)
+        except core.StreamError:
             raise NotInitialized('The boot sector header is not parsed successfully!')
 
         if self._parsed_header['BPB_TotSec16'] != 0x00:
@@ -141,9 +145,14 @@ class BootSector:
         assert self.boot_sector_state.file_sys_type in (f'FAT{self.boot_sector_state.fatfs_type}   ', 'FAT     ')
 
     def __str__(self) -> str:
-        if self._parsed_header is None:
+        """
+        FATFS properties parser (internal helper tool for fatfsgen.py/fatfsparse.py)
+        Provides all the properties of given FATFS instance by parsing its boot sector (returns formatted string)
+        """
+
+        if self._parsed_header == {}:
             return 'Boot sector is not initialized!'
-        res: str = 'Properties of the FATFS:\n'
+        res: str = 'FATFS properties:\n'
         for member in getmembers(self.boot_sector_state, lambda a: not (isroutine(a))):
             prop_ = getattr(self.boot_sector_state, member[0])
             if isinstance(prop_, int) or isinstance(prop_, str) and not member[0].startswith('_'):
@@ -152,7 +161,8 @@ class BootSector:
 
     @property
     def binary_image(self) -> bytes:
-        if len(self.boot_sector_state.binary_image) == 0:
-            raise NotInitialized('Boot sector is not generated nor initialized!')
+        # when BootSector is not instantiated, self.boot_sector_state might be None
+        if self.boot_sector_state is None or len(self.boot_sector_state.binary_image) == 0:
+            raise NotInitialized('Boot sector is not initialized!')
         bin_image_: bytes = self.boot_sector_state.binary_image
         return bin_image_
diff --git a/components/fatfs/fatfs_utils/cluster.py b/components/fatfs/fatfs_utils/cluster.py
index 4ea6c315e6..ced9b1f5c3 100644
--- a/components/fatfs/fatfs_utils/cluster.py
+++ b/components/fatfs/fatfs_utils/cluster.py
@@ -30,6 +30,14 @@ class Cluster:
                  cluster_id: int,
                  boot_sector_state: BootSectorState,
                  init_: bool) -> None:
+        """
+        Initially, if init_ is False, the cluster is virtual and is not allocated (doesn't do changes in the FAT).
+        :param cluster_id: the cluster ID - a key value linking the file's cluster,
+          the corresponding physical cluster (data region) and the FAT table cluster.
+        :param boot_sector_state: auxiliary structure holding the file-system's metadata
+        :param init_: True for allocation the cluster on instantiation, otherwise False.
+        :returns: None
+        """
         self.id: int = cluster_id
         self.boot_sector_state: BootSectorState = boot_sector_state
 
@@ -50,8 +58,19 @@ class Cluster:
     def next_cluster(self, value):  # type: (Optional[Cluster]) -> None
         self._next_cluster = value
 
-    def _cluster_id_to_logical_position_in_bits(self, _id: int) -> int:
-        # computes address of the cluster in fat table
+    def _cluster_id_to_fat_position_in_bits(self, _id: int) -> int:
+        """
+        This private method calculates the position of the memory block (cluster) in the FAT table.
+
+        :param _id: the cluster ID - a key value linking the file's cluster,
+          the corresponding physical cluster (data region) and the FAT table cluster.
+        :returns: bit offset of the cluster in FAT
+          e.g.:
+          00003000: 42 65 00 2E 00 74 00 78 00 74 00 0F 00 43 FF FF
+
+          For FAT12 the third cluster has value = 0x02E and ID = 2.
+          Its bit-address is 24 (24 bits preceding, 0-indexed), because 0x2E starts at the bit-offset 24.
+        """
         logical_position_: int = self.boot_sector_state.fatfs_type * _id
         return logical_position_
 
@@ -73,18 +92,10 @@ class Cluster:
     def _compute_cluster_data_address(self) -> int:
         return self.compute_cluster_data_address(self.boot_sector_state, self.id)
 
-    def _set_left_half_byte(self, address: int, value: int) -> None:
-        self.boot_sector_state.binary_image[address] &= 0x0f
-        self.boot_sector_state.binary_image[address] |= value << 4
-
-    def _set_right_half_byte(self, address: int, value: int) -> None:
-        self.boot_sector_state.binary_image[address] &= 0xf0
-        self.boot_sector_state.binary_image[address] |= value
-
     @property
     def fat_cluster_address(self) -> int:
         """Determines how many bits precede the first bit of the cluster in FAT"""
-        return self._cluster_id_to_logical_position_in_bits(self.id)
+        return self._cluster_id_to_fat_position_in_bits(self.id)
 
     @property
     def real_cluster_address(self) -> int:
@@ -141,6 +152,27 @@ class Cluster:
         2. if the cluster index is odd, we set the first half of the computed byte and the full consequent byte.
         Order of half bytes is 1, 3, 2.
         """
+
+        def _set_msb_half_byte(address: int, value_: int) -> None:
+            """
+            Sets 4 most significant bits (msb half-byte) of 'boot_sector_state.binary_image' at given
+            'address' to 'value_' (size of variable 'value_' is half byte)
+
+            If a byte contents is 0b11110000, the msb half-byte would be 0b1111
+            """
+            self.boot_sector_state.binary_image[address] &= 0x0f
+            self.boot_sector_state.binary_image[address] |= value_ << 4
+
+        def _set_lsb_half_byte(address: int, value_: int) -> None:
+            """
+            Sets 4 least significant bits (lsb half-byte) of 'boot_sector_state.binary_image' at given
+            'address' to 'value_' (size of variable 'value_' is half byte)
+
+            If a byte contents is 0b11110000, the lsb half-byte would be 0b0000
+            """
+            self.boot_sector_state.binary_image[address] &= 0xf0
+            self.boot_sector_state.binary_image[address] |= value_
+
         # value must fit into number of bits of the fat (12, 16 or 32)
         assert value <= (1 << self.boot_sector_state.fatfs_type) - 1
         half_bytes = split_by_half_byte_12_bit_little_endian(value)
@@ -151,10 +183,10 @@ class Cluster:
             if self.fat_cluster_address % 8 == 0:
                 # even block
                 bin_img_[self.real_cluster_address] = build_byte(half_bytes[1], half_bytes[0])
-                self._set_right_half_byte(self.real_cluster_address + 1, half_bytes[2])
+                _set_lsb_half_byte(self.real_cluster_address + 1, half_bytes[2])
             elif self.fat_cluster_address % 8 != 0:
                 # odd block
-                self._set_left_half_byte(self.real_cluster_address, half_bytes[0])
+                _set_msb_half_byte(self.real_cluster_address, half_bytes[0])
                 bin_img_[self.real_cluster_address + 1] = build_byte(half_bytes[2], half_bytes[1])
         elif self.boot_sector_state.fatfs_type == FAT16:
             bin_img_[self.real_cluster_address:self.real_cluster_address + 2] = Int16ul.build(value)
@@ -162,6 +194,11 @@ class Cluster:
 
     @property
     def is_root(self) -> bool:
+        """
+        The FAT12/FAT16 contains only one root directory,
+        the root directory allocates the first cluster with the ID `ROOT_BLOCK_ID`.
+        The method checks if the cluster belongs to the root directory.
+        """
         return self.id == Cluster.ROOT_BLOCK_ID
 
     def allocate_cluster(self) -> None:
diff --git a/components/fatfs/fatfs_utils/exceptions.py b/components/fatfs/fatfs_utils/exceptions.py
index b27c760770..a3a27df5d6 100644
--- a/components/fatfs/fatfs_utils/exceptions.py
+++ b/components/fatfs/fatfs_utils/exceptions.py
@@ -48,4 +48,7 @@ class FatalError(Exception):
 
 
 class InconsistentFATAttributes(Exception):
+    """
+    Caused by e.g. wrong number of clusters for given FAT type
+    """
     pass
diff --git a/components/fatfs/fatfs_utils/fat.py b/components/fatfs/fatfs_utils/fat.py
index 80a5fb4842..396075dd08 100644
--- a/components/fatfs/fatfs_utils/fat.py
+++ b/components/fatfs/fatfs_utils/fat.py
@@ -22,7 +22,7 @@ class FAT:
         self.clusters[Cluster.ROOT_BLOCK_ID].allocate_cluster()
 
     def __init__(self, boot_sector_state: BootSectorState, init_: bool) -> None:
-        self._first_free_cluster_id = 0
+        self._first_free_cluster_id = 1
         self.boot_sector_state = boot_sector_state
         self.clusters: List[Cluster] = [Cluster(cluster_id=i,
                                                 boot_sector_state=self.boot_sector_state,
@@ -31,10 +31,22 @@ class FAT:
             self.allocate_root_dir()
 
     def get_cluster_value(self, cluster_id_: int) -> int:
+        """
+        The method retrieves the values of the FAT memory block.
+        E.g. in case of FAT12:
+        00000000: F8 FF FF 55 05 00 00 00 00 00 00 00 00 00 00 00
+
+        The reserved value is 0xFF8, the value of first cluster if 0xFFF, thus is last in chain,
+        and the value of the second cluster is 0x555, so refers to the cluster number 0x555.
+        """
         fat_cluster_value_: int = self.clusters[cluster_id_].get_from_fat()
         return fat_cluster_value_
 
     def is_cluster_last(self, cluster_id_: int) -> bool:
+        """
+        Checks if the cluster is last in its cluster chain. If the value of the cluster is
+        0xFFF for FAT12, 0xFFFF for FAT16 or 0xFFFFFFFF for FAT32, the cluster is the last.
+        """
         value_ = self.get_cluster_value(cluster_id_)
         is_cluster_last_: bool = value_ == (1 << self.boot_sector_state.fatfs_type) - 1
         return is_cluster_last_
@@ -60,16 +72,26 @@ class FAT:
         return content_[:size]
 
     def find_free_cluster(self) -> Cluster:
-        # finds first empty cluster and allocates it
-        for cluster_id, cluster in enumerate(self.clusters[self._first_free_cluster_id:],
-                                             start=self._first_free_cluster_id):
-            if cluster.is_empty:
-                cluster.allocate_cluster()
-                self._first_free_cluster_id = cluster_id
-                return cluster
-        raise NoFreeClusterException('No free cluster available!')
+        """
+        Returns the first free cluster and increments value of `self._first_free_cluster_id`.
+        The method works only in context of creating a partition from scratch.
+        In situations where the clusters are allocated and freed during the run of the program,
+        might the method cause `Out of space` error despite there would be free clusters.
+        """
+
+        if self._first_free_cluster_id + 1 >= len(self.clusters):
+            raise NoFreeClusterException('No free cluster available!')
+        cluster = self.clusters[self._first_free_cluster_id + 1]
+        if not cluster.is_empty:
+            raise NoFreeClusterException('No free cluster available!')
+        cluster.allocate_cluster()
+        self._first_free_cluster_id += 1
+        return cluster
 
     def allocate_chain(self, first_cluster: Cluster, size: int) -> None:
+        """
+        Allocates the linked list of clusters needed for the given file or directory.
+        """
         current = first_cluster
         for _ in range(size - 1):
             free_cluster = self.find_free_cluster()
diff --git a/components/fatfs/fatfsgen.py b/components/fatfs/fatfsgen.py
index 8976b1567b..908b855610 100755
--- a/components/fatfs/fatfsgen.py
+++ b/components/fatfs/fatfsgen.py
@@ -79,7 +79,17 @@ class FATFS:
                     extension: str = '',
                     path_from_root: Optional[List[str]] = None,
                     object_timestamp_: datetime = FATFS_INCEPTION) -> None:
-        # when path_from_root is None the dir is root
+        """
+        Root directory recursively finds the parent directory of the new file, allocates cluster,
+        entry and appends a new file into the parent directory.
+
+        When path_from_root is None the dir is root.
+
+        :param name: The name of the file.
+        :param extension: The extension of the file.
+        :param path_from_root: List of strings containing names of the ancestor directories in the given order.
+        :param object_timestamp_: is not None, this will be propagated to the file's entry
+        """
         self.root_directory.new_file(name=name,
                                      extension=extension,
                                      path_from_root=path_from_root,
@@ -88,7 +98,18 @@ class FATFS:
     def create_directory(self, name: str,
                          path_from_root: Optional[List[str]] = None,
                          object_timestamp_: datetime = FATFS_INCEPTION) -> None:
-        # when path_from_root is None the dir is root
+        """
+        Initially recursively finds a parent of the new directory
+        and then create a new directory inside the parent.
+
+        When path_from_root is None the parent dir is root.
+
+        :param name: The full name of the directory (excluding its path)
+        :param path_from_root: List of strings containing names of the ancestor directories in the given order.
+        :param object_timestamp_: in case the user preserves the timestamps, this will be propagated to the
+        metadata of the directory (to the corresponding entry)
+        :returns: None
+        """
         parent_dir = self.root_directory
         if path_from_root:
             parent_dir = self.root_directory.recursive_search(path_from_root, self.root_directory)
diff --git a/components/fatfs/test_fatfsgen/test_fatfsgen.py b/components/fatfs/test_fatfsgen/test_fatfsgen.py
index 7d1f702390..5816991c0e 100755
--- a/components/fatfs/test_fatfsgen/test_fatfsgen.py
+++ b/components/fatfs/test_fatfsgen/test_fatfsgen.py
@@ -12,10 +12,15 @@ from test_utils import CFG, fill_sector, generate_test_dir_1, generate_test_dir_
 
 sys.path.append(os.path.join(os.path.dirname(__file__), '..'))
 import fatfsgen  # noqa E402  # pylint: disable=C0413
+from fatfs_utils.boot_sector import BootSector  # noqa E402  # pylint: disable=C0413
+from fatfs_utils.cluster import Cluster  # noqa E402  # pylint: disable=C0413
+from fatfs_utils.entry import Entry  # noqa E402  # pylint: disable=C0413
 from fatfs_utils.exceptions import InconsistentFATAttributes  # noqa E402  # pylint: disable=C0413
+from fatfs_utils.exceptions import NotInitialized  # noqa E402  # pylint: disable=C0413
 from fatfs_utils.exceptions import TooLongNameException  # noqa E402  # pylint: disable=C0413
 from fatfs_utils.exceptions import WriteDirectoryException  # noqa E402  # pylint: disable=C0413
 from fatfs_utils.exceptions import LowerCaseException, NoFreeClusterException  # noqa E402  # pylint: disable=C0413
+from fatfs_utils.utils import right_strip_string  # noqa E402  # pylint: disable=C0413
 from fatfs_utils.utils import FAT12, read_filesystem  # noqa E402  # pylint: disable=C0413
 
 
@@ -473,6 +478,58 @@ class FatFSGen(unittest.TestCase):
         self.assertEqual(file_system[0x60d0: 0x60e0], b'e\x00l\x00l\x00o\x00h\x00\x00\x00e\x00l\x00')
         self.assertEqual(file_system[0x60e0: 0x60f0], b'HELLOH~\x02TXT \x00\x00\x00\x00')
 
+    def test_bs_not_initialized(self) -> None:
+        self.assertEqual(str(BootSector()), 'Boot sector is not initialized!')
+        self.assertRaises(NotInitialized, BootSector().generate_boot_sector)
+        self.assertRaises(NotInitialized, lambda: BootSector().binary_image)  # encapsulate property to callable
+
+    def test_bs_str(self) -> None:
+        fatfs = fatfsgen.FATFS()
+        bs = BootSector(fatfs.state.boot_sector_state)
+        bs.generate_boot_sector()
+        bs.parse_boot_sector(bs.binary_image)
+        x = 'FATFS properties:,clusters: 252,data_region_start: 24576,data_sectors: ' \
+            '250,entries_root_count: 512,fat_table_start_address: 4096,fat_tables_cnt: 1,' \
+            'fatfs_type: 12,file_sys_type: FAT     ,hidden_sectors: 0,media_type: 248,' \
+            'non_data_sectors: 6,num_heads: 255,oem_name: MSDOS5.0,reserved_sectors_cnt: 1,' \
+            'root_dir_sectors_cnt: 4,root_directory_start: 8192,sec_per_track: 63,sector_size: 4096,' \
+            'sectors_count: 256,sectors_per_cluster: 1,sectors_per_fat_cnt: 1,size: 1048576,' \
+            'volume_label: Espressif  ,volume_uuid: 1144419653,'
+        self.assertEqual(x.split(',')[:-2], str(bs).split('\n')[:-2])  # except for volume id
+
+    def test_parsing_error(self) -> None:
+        self.assertRaises(NotInitialized, BootSector().parse_boot_sector, b'')
+
+    def test_not_implemented_fat32(self) -> None:
+        self.assertEqual(
+            Entry.get_cluster_id(
+                Entry.ENTRY_FORMAT_SHORT_NAME.parse(
+                    bytearray(b'AHOJ        \x18\x00\xb0[&U&U\x00\x00\xb0[&U\x02\x00\x08\x00\x00\x00'))),
+            2)
+
+    def test_get_cluster_value_from_fat(self) -> None:
+        fatfs = fatfsgen.FATFS()
+        self.assertEqual(fatfs.fat.get_cluster_value(1), 0xFFF)
+
+    def test_is_cluster_last(self) -> None:
+        fatfs = fatfsgen.FATFS()
+        self.assertEqual(fatfs.fat.is_cluster_last(2), False)
+
+    def test_chain_in_fat(self) -> None:
+        fatfs = fatfsgen.FATFS()
+        self.assertEqual(fatfs.fat.get_chained_content(1), b'\x00' * 0x1000)
+
+    def test_retrieve_file_chaining(self) -> None:
+        fatfs = fatfsgen.FATFS()
+        fatfs.create_file('WRITEF', extension='TXT')
+        fatfs.write_content(path_from_root=['WRITEF.TXT'], content=CFG['sector_size'] * b'a' + b'a')
+        fatfs.write_filesystem(CFG['output_file'])
+        self.assertEqual(fatfs.fat.get_chained_content(1)[:15], b'WRITEF  TXT \x00\x00\x00')
+        self.assertEqual(fatfs.fat.get_chained_content(2)[:15], b'aaaaaaaaaaaaaaa')
+
+    def test_lstrip(self) -> None:
+        self.assertEqual(right_strip_string('\x20\x20\x20thisistest\x20\x20\x20'), '   thisistest')
+
 
 if __name__ == '__main__':
     unittest.main()
diff --git a/components/fatfs/test_fatfsgen/test_fatfsparse.py b/components/fatfs/test_fatfsgen/test_fatfsparse.py
index aa5f28dfb7..15a7f3d866 100755
--- a/components/fatfs/test_fatfsgen/test_fatfsparse.py
+++ b/components/fatfs/test_fatfsgen/test_fatfsparse.py
@@ -12,6 +12,7 @@ from test_utils import compare_folders, fill_sector, generate_local_folder_struc
 
 sys.path.append(os.path.join(os.path.dirname(__file__), '..'))
 import fatfsgen  # noqa E402  # pylint: disable=C0413
+from fatfs_utils.entry import Entry  # noqa E402  # pylint: disable=C0413
 
 
 class FatFSGen(unittest.TestCase):
@@ -323,6 +324,31 @@ class FatFSGen(unittest.TestCase):
         run(['python', '../fatfsparse.py', 'fatfs_image.img'], stderr=STDOUT)
         assert compare_folders('testf', 'Espressif')
 
+    def test_parse_long_name(self) -> None:
+        self.assertEqual(
+            Entry.parse_entry_long(
+                b'\x01t\x00h\x00i\x00s\x00_\x00\x0f\x00\xfbi\x00s\x00_\x00l\x00o\x00n\x00\x00\x00g\x00_\x00', 251),
+            {
+                'order': 1,
+                'name1': b't\x00h\x00i\x00s\x00_\x00',
+                'name2': b'i\x00s\x00_\x00l\x00o\x00n\x00',
+                'name3': b'g\x00_\x00',
+                'is_last': False
+            }
+        )
+        self.assertEqual(
+            Entry.parse_entry_long(
+                b'\x01t\x00h\x00i\x00s\x00_\x00\x0f\x00\xfbi\x00s\x00_\x00l\x00o\x00n\x00\x00\x00g\x00_\x00', 252
+            ),
+            {}
+        )
+        self.assertEqual(
+            Entry.parse_entry_long(
+                b'\x01t\x00h\x00i\x00s\x00_\x00\x0f\x01\xfbi\x00s\x00_\x00l\x00o\x00n\x00\x00\x00g\x00_\x00', 251
+            ),
+            {}
+        )
+
 
 if __name__ == '__main__':
     unittest.main()
diff --git a/components/fatfs/test_fatfsgen/test_wl_fatfsgen.py b/components/fatfs/test_fatfsgen/test_wl_fatfsgen.py
index e39d7cd8c4..2b3e28c7eb 100755
--- a/components/fatfs/test_fatfsgen/test_wl_fatfsgen.py
+++ b/components/fatfs/test_fatfsgen/test_wl_fatfsgen.py
@@ -25,7 +25,7 @@ class WLFatFSGen(unittest.TestCase):
 
     def test_empty_file_sn_fat12(self) -> None:
         fatfs = wl_fatfsgen.WLFATFS()
-        fatfs.wl_create_file('TESTFILE')
+        fatfs.plain_fatfs.create_file('TESTFILE')
         fatfs.init_wl()
         fatfs.wl_write_filesystem(CFG['output_file'])
         with open(CFG['output_file'], 'rb') as fs_file:
@@ -36,7 +36,7 @@ class WLFatFSGen(unittest.TestCase):
 
     def test_directory_sn_fat12(self) -> None:
         fatfs = wl_fatfsgen.WLFATFS(device_id=3750448905)
-        fatfs.wl_create_directory('TESTFOLD')
+        fatfs.plain_fatfs.create_directory('TESTFOLD')
         fatfs.init_wl()
 
         fatfs.wl_write_filesystem(CFG['output_file'])
@@ -73,7 +73,7 @@ class WLFatFSGen(unittest.TestCase):
 
     def test_directory_sn_fat122mb(self) -> None:
         fatfs = wl_fatfsgen.WLFATFS(device_id=3750448905, size=2 * 1024 * 1024)
-        fatfs.wl_create_directory('TESTFOLD')
+        fatfs.plain_fatfs.create_directory('TESTFOLD')
         fatfs.init_wl()
 
         fatfs.wl_write_filesystem(CFG['output_file'])
@@ -102,12 +102,12 @@ class WLFatFSGen(unittest.TestCase):
 
     def test_write_not_initialized_wlfatfs(self) -> None:
         fatfs = wl_fatfsgen.WLFATFS()
-        fatfs.wl_create_directory('TESTFOLD')
+        fatfs.plain_fatfs.create_directory('TESTFOLD')
         self.assertRaises(WLNotInitialized, fatfs.wl_write_filesystem, CFG['output_file'])
 
     def test_e2e_deep_folder_into_image_ext(self) -> None:
         fatfs = wl_fatfsgen.WLFATFS()
-        fatfs.wl_generate(CFG['test_dir2'])
+        fatfs.plain_fatfs.generate(CFG['test_dir2'])
         fatfs.init_wl()
         fatfs.wl_write_filesystem(CFG['output_file'])
         with open(CFG['output_file'], 'rb') as fs_file:
@@ -124,7 +124,7 @@ class WLFatFSGen(unittest.TestCase):
 
     def test_e2e_deep_folder_into_image(self) -> None:
         fatfs = wl_fatfsgen.WLFATFS()
-        fatfs.wl_generate(CFG['test_dir'])
+        fatfs.plain_fatfs.generate(CFG['test_dir'])
         fatfs.init_wl()
         fatfs.wl_write_filesystem(CFG['output_file'])
         with open(CFG['output_file'], 'rb') as fs_file:
diff --git a/components/fatfs/wl_fatfsgen.py b/components/fatfs/wl_fatfsgen.py
index 827dfe72a1..cbb56ff07c 100755
--- a/components/fatfs/wl_fatfsgen.py
+++ b/components/fatfs/wl_fatfsgen.py
@@ -2,8 +2,6 @@
 # SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
 # SPDX-License-Identifier: Apache-2.0
 
-from typing import List, Optional
-
 from construct import Const, Int32ul, Struct
 from fatfs_utils.exceptions import WLNotInitialized
 from fatfs_utils.utils import (FULL_BYTE, UINT32_MAX, FATDefaults, crc32, generate_4bytes_random,
@@ -199,21 +197,6 @@ class WLFATFS:
         with open(output_path, 'wb') as output:
             output.write(bytearray(self.fatfs_binary_image))
 
-    def wl_generate(self, input_directory: str) -> None:
-        """
-        Normalize path to folder and recursively encode folder to binary image
-        """
-        self.plain_fatfs.generate(input_directory=input_directory)
-
-    def wl_create_file(self, name: str, extension: str = '', path_from_root: Optional[List[str]] = None) -> None:
-        self.plain_fatfs.create_file(name, extension, path_from_root)
-
-    def wl_create_directory(self, name: str, path_from_root: Optional[List[str]] = None) -> None:
-        self.plain_fatfs.create_directory(name, path_from_root)
-
-    def wl_write_content(self, path_from_root: List[str], content: bytes) -> None:
-        self.plain_fatfs.write_content(path_from_root, content)
-
 
 if __name__ == '__main__':
     desc = 'Create a FAT filesystem with support for wear levelling and populate it with directory content'
@@ -226,6 +209,6 @@ if __name__ == '__main__':
                        long_names_enabled=args.long_name_support,
                        use_default_datetime=args.use_default_datetime)
 
-    wl_fatfs.wl_generate(args.input_directory)
+    wl_fatfs.plain_fatfs.generate(args.input_directory)
     wl_fatfs.init_wl()
     wl_fatfs.wl_write_filesystem(args.output_file)

From 507864c4f16859a175c7170dcdfabcdda7ed6ee6 Mon Sep 17 00:00:00 2001
From: "Michael (XIAO Xufeng)" <xiaoxufeng@espressif.com>
Date: Fri, 23 Sep 2022 15:51:43 +0800
Subject: [PATCH 585/665] sdio_slave: allow disabling highspeed mode

---
 components/driver/include/driver/sdio_slave.h |  3 +++
 components/driver/sdio_slave.c                |  2 +-
 components/hal/include/hal/sdio_slave_hal.h   | 23 ++++++++-----------
 components/hal/include/hal/sdio_slave_types.h |  7 +++++-
 components/hal/sdio_slave_hal.c               |  2 +-
 tools/ci/check_copyright_ignore.txt           |  1 -
 6 files changed, 21 insertions(+), 17 deletions(-)

diff --git a/components/driver/include/driver/sdio_slave.h b/components/driver/include/driver/sdio_slave.h
index f9ec3f9c72..6d05406bb7 100644
--- a/components/driver/include/driver/sdio_slave.h
+++ b/components/driver/include/driver/sdio_slave.h
@@ -48,6 +48,9 @@ typedef struct {
         the internal pull-ups are not sufficient for stable communication, please do connect external pull-ups on the
         bus. This is only for example and debug use.
         */
+#define SDIO_SLAVE_FLAG_DEFAULT_SPEED       BIT(3)      /**< Disable the highspeed support of the hardware. */
+#define SDIO_SLAVE_FLAG_HIGH_SPEED          0           /**< Enable the highspeed support of the hardware. This is the
+        default option. The host will see highspeed capability, but the mode actually used is determined by the host. */
 } sdio_slave_config_t;
 
 /** Handle of a receive buffer, register a handle by calling ``sdio_slave_recv_register_buf``. Use the handle to load the buffer to the
diff --git a/components/driver/sdio_slave.c b/components/driver/sdio_slave.c
index e0e848b51e..8234716791 100644
--- a/components/driver/sdio_slave.c
+++ b/components/driver/sdio_slave.c
@@ -230,6 +230,7 @@ static esp_err_t init_context(const sdio_slave_config_t *config)
 
     context.hal->sending_mode = config->sending_mode;
     context.hal->timing = config->timing;
+    context.hal->no_highspeed = (config->flags & SDIO_SLAVE_FLAG_DEFAULT_SPEED) == SDIO_SLAVE_FLAG_DEFAULT_SPEED;
     context.hal->send_queue_size = config->send_queue_size;
     context.hal->recv_buffer_size = config->recv_buffer_size;
     //initialize ringbuffer resources
@@ -312,7 +313,6 @@ static inline esp_err_t sdio_slave_hw_init(sdio_slave_config_t *config)
     periph_module_enable(PERIPH_SDIO_SLAVE_MODULE);
 
     sdio_slave_hal_hw_init(context.hal);
-
     return ESP_OK;
 }
 
diff --git a/components/hal/include/hal/sdio_slave_hal.h b/components/hal/include/hal/sdio_slave_hal.h
index 5b252ea9ba..210cedd4bd 100644
--- a/components/hal/include/hal/sdio_slave_hal.h
+++ b/components/hal/include/hal/sdio_slave_hal.h
@@ -1,16 +1,8 @@
-// Copyright 2015-2019 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 /*******************************************************************************
  * NOTICE
@@ -210,6 +202,10 @@ typedef struct {
                                              * configured before using the HAL. `SDIO_SLAVE_TIMING_PSEND_PSAMPLE` is
                                              * recommended by default.
                                              */
+    //some boolean flags
+    struct {
+        uint32_t no_highspeed: 1;           /**< Disable the highspeed support */
+    };
     int                 send_queue_size;    /**< Max buffers that can be queued before sending. Should be manually
                                              * configured before using the HAL.
                                              */
@@ -220,6 +216,7 @@ typedef struct {
     sdio_ringbuf_t      send_desc_queue;            /**< The ring buffer used to hold queued descriptors. Should be manually
                                              * initialized before using the HAL.
                                              */
+
     //Internal status, no need to touch.
     send_state_t        send_state;         // Current state of sending part.
     uint32_t            tail_pkt_len;       // The accumulated send length of the tail packet.
diff --git a/components/hal/include/hal/sdio_slave_types.h b/components/hal/include/hal/sdio_slave_types.h
index dc48dbeb66..56eaa2a334 100644
--- a/components/hal/include/hal/sdio_slave_types.h
+++ b/components/hal/include/hal/sdio_slave_types.h
@@ -25,9 +25,14 @@ typedef enum {
 /// Timing of SDIO slave
 typedef enum {
     SDIO_SLAVE_TIMING_PSEND_PSAMPLE = 0,/**< Send at posedge, and sample at posedge. Default value for HS mode.
+                                         *   If :c:macro:`SDIO_SLAVE_FLAG_HIGH_SPEED` is specified in
+                                         *   :cpp:class:`sdio_slave_config_t`, this should be selected.
                                          *   Normally there's no problem using this to work in DS mode.
                                          */
-    SDIO_SLAVE_TIMING_NSEND_PSAMPLE    ,///< Send at negedge, and sample at posedge. Default value for DS mode and below.
+    SDIO_SLAVE_TIMING_NSEND_PSAMPLE,    /**< Send at negedge, and sample at posedge. Default value for DS mode and
+                                         *   below. If :c:macro:`SDIO_SLAVE_FLAG_DEFAULT_SPEED` is specified in
+                                         *   :cpp:class:`sdio_slave_config_t`, this should be selected.
+                                         */
     SDIO_SLAVE_TIMING_PSEND_NSAMPLE,    ///< Send at posedge, and sample at negedge
     SDIO_SLAVE_TIMING_NSEND_NSAMPLE,    ///< Send at negedge, and sample at negedge
 } sdio_slave_timing_t;
diff --git a/components/hal/sdio_slave_hal.c b/components/hal/sdio_slave_hal.c
index efa28fab7d..1e71cbf953 100644
--- a/components/hal/sdio_slave_hal.c
+++ b/components/hal/sdio_slave_hal.c
@@ -168,7 +168,7 @@ void sdio_slave_hal_init(sdio_slave_context_t *hal)
 void sdio_slave_hal_hw_init(sdio_slave_context_t *hal)
 {
     sdio_slave_ll_init(hal->slc);
-    sdio_slave_ll_enable_hs(hal->hinf, true);
+    sdio_slave_ll_enable_hs(hal->hinf, !hal->no_highspeed);
     sdio_slave_ll_set_timing(hal->host, hal->timing);
     sdio_slave_ll_slvint_t intr_ena = 0xff;
     sdio_slave_ll_slvint_set_ena(hal->slc, &intr_ena);
diff --git a/tools/ci/check_copyright_ignore.txt b/tools/ci/check_copyright_ignore.txt
index 7160ebc59e..d3cd710ce1 100644
--- a/tools/ci/check_copyright_ignore.txt
+++ b/tools/ci/check_copyright_ignore.txt
@@ -745,7 +745,6 @@ components/hal/include/hal/esp_flash_err.h
 components/hal/include/hal/mpu_hal.h
 components/hal/include/hal/mpu_types.h
 components/hal/include/hal/rtc_io_types.h
-components/hal/include/hal/sdio_slave_hal.h
 components/hal/include/hal/sdio_slave_ll.h
 components/hal/include/hal/sha_hal.h
 components/hal/include/hal/spi_flash_encrypt_hal.h

From 09e61e8a2367a58aec93a188b6c34907e23350ee Mon Sep 17 00:00:00 2001
From: Djordje Nedic <djordje.nedic@espressif.com>
Date: Mon, 26 Sep 2022 20:06:00 +0200
Subject: [PATCH 586/665] tools: Add --output-file argument to idf.py size
 commands

This commit ads the corresponding --output-file option from idf_size.py to idf.py.

This is needed because piping the idf.py size output to a file would result in CMake output being present in the file as well.
---
 docs/en/api-guides/tools/idf-py.rst | 8 ++++++--
 tools/cmake/run_size_tool.cmake     | 4 ++++
 tools/idf_py_actions/core_ext.py    | 9 +++++++--
 3 files changed, 17 insertions(+), 4 deletions(-)

diff --git a/docs/en/api-guides/tools/idf-py.rst b/docs/en/api-guides/tools/idf-py.rst
index 733896458b..fd02b2eeec 100644
--- a/docs/en/api-guides/tools/idf-py.rst
+++ b/docs/en/api-guides/tools/idf-py.rst
@@ -191,7 +191,7 @@ Will print app size information including occupied RAM and FLASH and section siz
 
 .. code-block:: bash
 
-  idf.py size
+  idf.py size-components
 
 Similarly, this will print the same information for each component used in the project.
 
@@ -201,7 +201,11 @@ Similarly, this will print the same information for each component used in the p
 
 Will print size information per source file in the project.
 
-If you define the ``OUTPUT_FORMAT`` variable as ``csv`` or ``json`` when running CMake (or ``idf.py``), the output will be formatted in the specified format and not as human readable text. See ``idf.py-size`` for more information.
+Options
+^^^^^^^
+
+- ``--format`` specifies the output format with available options: ``text``, ``csv``, ``json``, default being ``text``.
+- ``--output-file`` optionally specifies the name of the file to print the command output to instead of the standard output.
 
 Reconfigure the project: reconfigure
 ------------------------------------
diff --git a/tools/cmake/run_size_tool.cmake b/tools/cmake/run_size_tool.cmake
index 648f8bcc0b..27be3977e7 100644
--- a/tools/cmake/run_size_tool.cmake
+++ b/tools/cmake/run_size_tool.cmake
@@ -24,6 +24,10 @@ elseif(DEFINED ENV{SIZE_OUTPUT_FORMAT})
     list(APPEND IDF_SIZE_CMD "--format=$ENV{SIZE_OUTPUT_FORMAT}")
 endif()
 
+if(DEFINED ENV{SIZE_OUTPUT_FILE})
+    list(APPEND IDF_SIZE_CMD "--output-file=$ENV{SIZE_OUTPUT_FILE}")
+endif()
+
 if(DEFINED IDF_SIZE_MODE)
     list(APPEND IDF_SIZE_CMD ${IDF_SIZE_MODE})
 endif()
diff --git a/tools/idf_py_actions/core_ext.py b/tools/idf_py_actions/core_ext.py
index f6abf137b7..aa085c74a5 100644
--- a/tools/idf_py_actions/core_ext.py
+++ b/tools/idf_py_actions/core_ext.py
@@ -33,7 +33,7 @@ def action_extensions(base_actions: Dict, project_path: str) -> Any:
         ensure_build_directory(args, ctx.info_name)
         run_target(target_name, args, force_progression=GENERATORS[args.generator].get('force_progression', False))
 
-    def size_target(target_name: str, ctx: Context, args: PropertyDict, output_format: str) -> None:
+    def size_target(target_name: str, ctx: Context, args: PropertyDict, output_format: str, output_file: str) -> None:
         """
         Builds the app and then executes a size-related target passed in 'target_name'.
         `tool_error_handler` handler is used to suppress errors during the build,
@@ -45,6 +45,9 @@ def action_extensions(base_actions: Dict, project_path: str) -> Any:
                 yellow_print(hint)
 
         os.environ['SIZE_OUTPUT_FORMAT'] = output_format
+        if output_file:
+            os.environ['SIZE_OUTPUT_FILE'] = os.path.abspath(output_file)
+
         ensure_build_directory(args, ctx.info_name)
         run_target('all', args, force_progression=GENERATORS[args.generator].get('force_progression', False),
                    custom_error_handler=tool_error_handler)
@@ -343,7 +346,9 @@ def action_extensions(base_actions: Dict, project_path: str) -> Any:
     size_options = [{'names': ['--format', 'output_format'],
                      'type': click.Choice(['default', 'text', 'csv', 'json']),
                      'help': 'Specify output format: text (same as "default"), csv or json.',
-                     'default': 'default'}]
+                     'default': 'default'},
+                    {'names': ['--output-file', 'output_file'],
+                     'help': 'Print output to the specified file instead of to the standard output'}]
 
     build_actions = {
         'actions': {

From bfbbd9d7901eca8bbed824919482605f2ee03219 Mon Sep 17 00:00:00 2001
From: Jakob Hasse <jakob.hasse@espressif.com>
Date: Tue, 6 Sep 2022 16:09:23 +0200
Subject: [PATCH 587/665] feat(freertos): Added FreeRTOS POSIX/Linux Simulator

* Added port layer from the FreeRTOS POSIX port, added
  additional port code for ESP-IDF.
* Created another hello world example using that POSIX
  port in tools/test_apps.
* Removed old linux app
---
 .gitlab/ci/host-test.yml                      |  17 +-
 components/freertos/CMakeLists.txt            |  37 ++
 .../linux/include/freertos/portmacro.h        | 145 ++++-
 .../linux/include/freertos/portmacro_idf.h    |  98 +++
 .../portable/linux/include/spinlock.h         |  59 ++
 .../FreeRTOS-Kernel/portable/linux/port.c     | 564 ++++++++++++++++++
 .../FreeRTOS-Kernel/portable/linux/port_idf.c | 164 +++++
 .../portable/linux/utils/wait_for_event.c     | 109 ++++
 .../portable/linux/utils/wait_for_event.h     |  51 ++
 components/freertos/Kconfig                   |   3 +-
 .../include/freertos/FreeRTOSConfig.h         |  30 +-
 docs/en/api-guides/linux-host-testing.rst     |   7 +-
 examples/build_system/.build-test-rules.yml   |   5 -
 .../cmake/linux_host_app/CMakeLists.txt       |  10 -
 .../cmake/linux_host_app/README.md            |  38 --
 .../cmake/linux_host_app/main/CMakeLists.txt  |   1 -
 .../linux_host_app/main/linux_host_app.cpp    |  30 -
 .../cmake/linux_host_app/sdkconfig.defaults   |   3 -
 tools/ci/check_copyright_ignore.txt           |   1 -
 tools/mocks/freertos/CMakeLists.txt           |  13 +-
 tools/mocks/freertos/Kconfig                  |  29 +-
 tools/mocks/freertos/include/FreeRTOSConfig.h |  25 -
 tools/test_apps/.build-test-rules.yml         |   8 +
 .../CMakeLists.txt                            |   7 +
 .../hello_world_linux_compatible/README.md    |  45 ++
 .../main/CMakeLists.txt                       |   4 +
 .../main/hello_world_main.c                   |  24 +
 .../pytest_hello_world_linux_compatible.py    |  15 +
 28 files changed, 1377 insertions(+), 165 deletions(-)
 create mode 100644 components/freertos/FreeRTOS-Kernel/portable/linux/include/freertos/portmacro_idf.h
 create mode 100644 components/freertos/FreeRTOS-Kernel/portable/linux/include/spinlock.h
 create mode 100644 components/freertos/FreeRTOS-Kernel/portable/linux/port.c
 create mode 100644 components/freertos/FreeRTOS-Kernel/portable/linux/port_idf.c
 create mode 100644 components/freertos/FreeRTOS-Kernel/portable/linux/utils/wait_for_event.c
 create mode 100644 components/freertos/FreeRTOS-Kernel/portable/linux/utils/wait_for_event.h
 delete mode 100644 examples/build_system/cmake/linux_host_app/CMakeLists.txt
 delete mode 100644 examples/build_system/cmake/linux_host_app/README.md
 delete mode 100644 examples/build_system/cmake/linux_host_app/main/CMakeLists.txt
 delete mode 100644 examples/build_system/cmake/linux_host_app/main/linux_host_app.cpp
 delete mode 100644 examples/build_system/cmake/linux_host_app/sdkconfig.defaults
 delete mode 100644 tools/mocks/freertos/include/FreeRTOSConfig.h
 create mode 100644 tools/test_apps/linux_compatible/hello_world_linux_compatible/CMakeLists.txt
 create mode 100644 tools/test_apps/linux_compatible/hello_world_linux_compatible/README.md
 create mode 100644 tools/test_apps/linux_compatible/hello_world_linux_compatible/main/CMakeLists.txt
 create mode 100644 tools/test_apps/linux_compatible/hello_world_linux_compatible/main/hello_world_main.c
 create mode 100644 tools/test_apps/linux_compatible/hello_world_linux_compatible/pytest_hello_world_linux_compatible.py

diff --git a/.gitlab/ci/host-test.yml b/.gitlab/ci/host-test.yml
index 10096fce8f..f335a389c9 100644
--- a/.gitlab/ci/host-test.yml
+++ b/.gitlab/ci/host-test.yml
@@ -380,6 +380,15 @@ test_esp_event:
     - idf.py build
     - build/test_esp_event_host.elf
 
+test_hello_world_linux_compatible_example:
+  extends: .host_test_template
+  script:
+    - cd ${IDF_PATH}/tools/test_apps/linux_compatible/hello_world_linux_compatible
+    - idf.py --preview set-target linux
+    - idf.py build
+    - timeout 15 build/hello_world.elf > test.log
+    - grep "Hello world!" test.log
+
 test_esp_timer_cxx:
   extends: .host_test_template
   script:
@@ -429,14 +438,6 @@ test_system_cxx:
     - idf.py build
     - build/test_system_cxx_host.elf
 
-test_linux_example:
-  extends: .host_test_template
-  script:
-    - cd ${IDF_PATH}/examples/build_system/cmake/linux_host_app
-    - idf.py build
-    - timeout 5 ./build/linux_host_app.elf >test.log || true
-    - grep "Restarting" test.log
-
 test_partition_api_host:
   extends: .host_test_template
   script:
diff --git a/components/freertos/CMakeLists.txt b/components/freertos/CMakeLists.txt
index 78a8e4ae4e..8eda6517a7 100644
--- a/components/freertos/CMakeLists.txt
+++ b/components/freertos/CMakeLists.txt
@@ -6,6 +6,43 @@ endif()
 
 idf_build_get_property(target IDF_TARGET)
 
+if(${target} STREQUAL "linux")
+    set(kernel_dir "FreeRTOS-Kernel")
+    set(srcs
+        "${kernel_dir}/portable/linux/port.c"
+        "${kernel_dir}/portable/linux/port_idf.c"
+        "${kernel_dir}/portable/linux/utils/wait_for_event.c"
+        "${kernel_dir}/list.c"
+        "${kernel_dir}/queue.c"
+        "${kernel_dir}/tasks.c"
+        "${kernel_dir}/timers.c"
+        )
+
+    set(include_dirs
+        ${kernel_dir}/include
+        ${kernel_dir}/portable/linux/include  # For arch-specific FreeRTOSConfig_arch.h in portable/<arch>/include
+        ${kernel_dir}/portable/linux/include/freertos
+        "esp_additions/include/freertos" # For config via #include "FreeRTOSConfig.h"
+        "esp_additions/include" # For #include "freertos/task_snapshot.h" and #include "freertos/FreeRTOSConfig.h"
+        )
+
+    set(private_include_dirs
+        ${kernel_dir}/portable/linux
+        ${kernel_dir}/portable/priv_include
+        ${kernel_dir}/include/freertos
+        .
+        )
+
+    idf_component_register(SRCS "${srcs}"
+                        INCLUDE_DIRS ${include_dirs}
+                        PRIV_INCLUDE_DIRS  ${private_include_dirs})
+
+    target_compile_definitions(${COMPONENT_LIB} PUBLIC "projCOVERAGE_TEST=0")
+    target_link_libraries(${COMPONENT_LIB} PUBLIC pthread)
+
+    return()
+endif()
+
 if(CONFIG_FREERTOS_SMP)
     set(ldfragments linker_smp.lf)
     if(CONFIG_IDF_TARGET_ARCH_XTENSA)
diff --git a/components/freertos/FreeRTOS-Kernel/portable/linux/include/freertos/portmacro.h b/components/freertos/FreeRTOS-Kernel/portable/linux/include/freertos/portmacro.h
index bbd9d43c17..085967281b 100644
--- a/components/freertos/FreeRTOS-Kernel/portable/linux/include/freertos/portmacro.h
+++ b/components/freertos/FreeRTOS-Kernel/portable/linux/include/freertos/portmacro.h
@@ -1,42 +1,141 @@
 /*
- * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ * FreeRTOS Kernel V10.4.6
+ * Copyright 2020 Cambridge Consultants Ltd.
  *
- * SPDX-License-Identifier: Apache-2.0
+ * SPDX-FileCopyrightText: 2020 Cambridge Consultants Ltd.
+ *
+ * SPDX-License-Identifier: MIT
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining a copy of
+ * this software and associated documentation files (the "Software"), to deal in
+ * the Software without restriction, including without limitation the rights to
+ * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
+ * the Software, and to permit persons to whom the Software is furnished to do so,
+ * subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice shall be included in all
+ * copies or substantial portions of the Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
+ * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
+ * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
+ * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
+ * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
+ *
+ * https://www.FreeRTOS.org
+ * https://github.com/FreeRTOS
  */
 
-#pragma once
 
-#include "esp_attr.h"
-#include <stdint.h>
+#ifndef PORTMACRO_H
+#define PORTMACRO_H
+
+#include <limits.h>
 
 #ifdef __cplusplus
 extern "C" {
 #endif
 
-#define portBYTE_ALIGNMENT			16
-#define portTICK_TYPE_IS_ATOMIC		1
+/*-----------------------------------------------------------
+ * Port specific definitions.
+ *
+ * The settings in this file configure FreeRTOS correctly for the
+ * given hardware and compiler.
+ *
+ * These settings should not be altered.
+ *-----------------------------------------------------------
+ */
 
 /* Type definitions. */
-#define portCHAR		uint8_t
-#define portFLOAT		float
-#define portDOUBLE		double
-#define portLONG		int32_t
-#define portSHORT		int16_t
-#define portSTACK_TYPE	uint8_t
-#define portBASE_TYPE	int
-// interrupt module will mask interrupt with priority less than threshold
-#define RVHAL_EXCM_LEVEL    4
+#define portCHAR        char
+#define portFLOAT       float
+#define portDOUBLE      double
+#define portLONG        long
+#define portSHORT       short
+#define portSTACK_TYPE  unsigned long
+#define portBASE_TYPE   long
+#define portPOINTER_SIZE_TYPE intptr_t
 
-typedef portSTACK_TYPE			StackType_t;
-typedef portBASE_TYPE			BaseType_t;
-typedef unsigned portBASE_TYPE	UBaseType_t;
-typedef uint32_t TickType_t;
-#define portMAX_DELAY ( TickType_t ) 0xffffffffUL
+typedef portSTACK_TYPE StackType_t;
+typedef long BaseType_t;
+typedef unsigned long UBaseType_t;
 
-typedef int portMUX_TYPE;
+typedef unsigned long TickType_t;
+#define portMAX_DELAY ( TickType_t ) ULONG_MAX
 
-#define portTICK_PERIOD_MS			( ( TickType_t ) 1 )
+#define portTICK_TYPE_IS_ATOMIC 1
+
+/*-----------------------------------------------------------*/
+
+/* Architecture specifics. */
+#define portSTACK_GROWTH            ( -1 )
+#define portHAS_STACK_OVERFLOW_CHECKING ( 1 )
+#define portTICK_PERIOD_MS          ( ( TickType_t ) 1000 / configTICK_RATE_HZ )
+#define portTICK_RATE_MICROSECONDS  ( ( TickType_t ) 1000000 / configTICK_RATE_HZ )
+#define portBYTE_ALIGNMENT          8
+/*-----------------------------------------------------------*/
+
+/* Scheduler utilities. */
+extern void vPortYield( void );
+
+#define portYIELD() vPortYield()
+
+#define portEND_SWITCHING_ISR( xSwitchRequired ) if( xSwitchRequired != pdFALSE ) vPortYield()
+#define portYIELD_FROM_ISR( x ) portEND_SWITCHING_ISR( x )
+/*-----------------------------------------------------------*/
+
+/* Critical section management. */
+extern void vPortDisableInterrupts( void );
+extern void vPortEnableInterrupts( void );
+#define portSET_INTERRUPT_MASK()        ( vPortDisableInterrupts() )
+#define portCLEAR_INTERRUPT_MASK()      ( vPortEnableInterrupts() )
+
+extern portBASE_TYPE xPortSetInterruptMask( void );
+extern void vPortClearInterruptMask( portBASE_TYPE xMask );
+
+extern void vPortEnterCritical( void );
+extern void vPortExitCritical( void );
+#define portSET_INTERRUPT_MASK_FROM_ISR()       xPortSetInterruptMask()
+#define portCLEAR_INTERRUPT_MASK_FROM_ISR(x)    vPortClearInterruptMask(x)
+#define portDISABLE_INTERRUPTS()                portSET_INTERRUPT_MASK()
+#define portENABLE_INTERRUPTS()                 portCLEAR_INTERRUPT_MASK()
+#define portENTER_CRITICAL(mux)                 {(void)mux;  vPortEnterCritical();}
+#define portEXIT_CRITICAL(mux)                  {(void)mux;  vPortExitCritical();}
+#define portENTER_CRITICAL_ISR(mux)             portENTER_CRITICAL(mux)
+#define portEXIT_CRITICAL_ISR(mux)              portEXIT_CRITICAL(mux)
+
+/*-----------------------------------------------------------*/
+
+extern void vPortThreadDying( void *pxTaskToDelete, volatile BaseType_t *pxPendYield );
+extern void vPortCancelThread( void *pxTaskToDelete );
+#define portPRE_TASK_DELETE_HOOK( pvTaskToDelete, pxPendYield ) vPortThreadDying( ( pvTaskToDelete ), ( pxPendYield ) )
+#define portCLEAN_UP_TCB( pxTCB )   vPortCancelThread( pxTCB )
+/*-----------------------------------------------------------*/
+
+#define portTASK_FUNCTION_PROTO( vFunction, pvParameters ) void vFunction( void *pvParameters )
+#define portTASK_FUNCTION( vFunction, pvParameters ) void vFunction( void *pvParameters )
+/*-----------------------------------------------------------*/
+
+/*
+ * Tasks run in their own pthreads and context switches between them
+ * are always a full memory barrier. ISRs are emulated as signals
+ * which also imply a full memory barrier.
+ *
+ * Thus, only a compilier barrier is needed to prevent the compiler
+ * reordering.
+ */
+#define portMEMORY_BARRIER() __asm volatile( "" ::: "memory" )
+
+extern unsigned long ulPortGetRunTime( void );
+#define portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() /* no-op */
+#define portGET_RUN_TIME_COUNTER_VALUE()         ulPortGetRunTime()
 
 #ifdef __cplusplus
 }
 #endif
+
+// We need additional definitions for ESP-IDF code
+#include "portmacro_idf.h"
+
+#endif /* PORTMACRO_H */
diff --git a/components/freertos/FreeRTOS-Kernel/portable/linux/include/freertos/portmacro_idf.h b/components/freertos/FreeRTOS-Kernel/portable/linux/include/freertos/portmacro_idf.h
new file mode 100644
index 0000000000..c00c8c6d2e
--- /dev/null
+++ b/components/freertos/FreeRTOS-Kernel/portable/linux/include/freertos/portmacro_idf.h
@@ -0,0 +1,98 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+/*
+ * This is the "IDF-part" of the POSIX portmacro.
+ * We need additional definitions for code in ESP-IDF which is kept here to separate the original
+ * FreeRTOS POSIX port code from the additional IDF POSIX port code.
+ */
+
+#pragma once
+
+#include <stdint.h>
+#include "sdkconfig.h"
+#include "esp_attr.h"
+#include "spinlock.h"
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+// TODO: IDF-5983 From esp_task.h, should later be used from there
+// or be refactored in IDF (e.g. move esp_task.h to freertos)
+// See also configMINIMAL_STACK_SIZE for more information.
+#define CONFIG_ESP_MAIN_TASK_STACK_SIZE ( ( unsigned short ) (0x4000 + 40) / sizeof(portSTACK_TYPE) ) // should be in Kconfig again
+#define CONFIG_ESP_MAIN_TASK_AFFINITY   0
+
+#define ESP_TASK_PRIO_MAX (configMAX_PRIORITIES)
+#define ESP_TASK_PRIO_MIN (0)
+#define ESP_TASK_MAIN_PRIO            (ESP_TASK_PRIO_MIN + 1)
+#define ESP_TASK_MAIN_STACK           (CONFIG_ESP_MAIN_TASK_STACK_SIZE)
+#define ESP_TASK_MAIN_CORE            CONFIG_ESP_MAIN_TASK_AFFINITY
+
+// interrupt module will mask interrupt with priority less than threshold
+#define RVHAL_EXCM_LEVEL    4
+
+typedef spinlock_t portMUX_TYPE;
+
+/**< Spinlock initializer */
+#define portMUX_INITIALIZER_UNLOCKED {                      \
+            .owner = portMUX_FREE_VAL,                      \
+            .count = 0,                                     \
+        }
+#define portMUX_FREE_VAL                    SPINLOCK_FREE           /**< Spinlock is free. [refactor-todo] check if this is still required */
+
+void vPortYieldFromISR(void);
+void vPortYieldOtherCore(BaseType_t coreid);
+
+#define portMUX_INITIALIZE(mux)             spinlock_initialize(mux)    /*< Initialize a spinlock to its unlocked state */
+
+/**
+ * @brief Get the current core's ID
+ *
+ * @note dummy function for freertos simulator, always returns 0.
+ @ return BaseType_t 0
+ */
+static inline BaseType_t IRAM_ATTR xPortGetCoreID(void)
+{
+    return (BaseType_t) 0;
+}
+
+static inline bool portVALID_TCB_MEM(const void *ptr)
+{
+    return true;
+}
+
+static inline bool portVALID_STACK_MEM(const void *ptr)
+{
+    return true;
+}
+
+#define pvPortMallocTcbMem(size)        pvPortMalloc(size)
+#define pvPortMallocStackMem(size)      pvPortMalloc(size)
+
+BaseType_t xPortCheckIfInISR(void);
+
+/**
+ * @brief Checks if the current core is in an ISR context
+ *
+ * - ISR context consist of Low/Mid priority ISR, or time tick ISR
+ * - High priority ISRs aren't detected here, but they normally cannot call C code, so that should not be an issue anyway.
+ *
+ * @note [refactor-todo] Check if this should be inlined
+ * @return
+ *  - pdTRUE if in ISR
+ *  - pdFALSE otherwise
+ */
+static inline BaseType_t xPortInIsrContext(void)
+{
+    //Just call the FreeRTOS port interface version
+    return xPortCheckIfInISR();
+}
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/freertos/FreeRTOS-Kernel/portable/linux/include/spinlock.h b/components/freertos/FreeRTOS-Kernel/portable/linux/include/spinlock.h
new file mode 100644
index 0000000000..54d2072af0
--- /dev/null
+++ b/components/freertos/FreeRTOS-Kernel/portable/linux/include/spinlock.h
@@ -0,0 +1,59 @@
+/*
+ * SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+/*
+ * This file provides only very simple stubs to build IDF-based FreeRTOSes which use spinlocks on Linux.
+ */
+#pragma once
+
+#include <stdint.h>
+#include <stdbool.h>
+
+#ifdef __cplusplus
+extern "C" {
+#endif
+
+#define SPINLOCK_FREE          0xB33FFFFF
+#define SPINLOCK_WAIT_FOREVER  (-1)
+#define SPINLOCK_NO_WAIT        0
+#define SPINLOCK_INITIALIZER   {.owner = SPINLOCK_FREE,.count = 0}
+#define CORE_ID_REGVAL_XOR_SWAP (0xCDCD ^ 0xABAB)
+
+/**
+ * @brief Spinlock object
+ * Owner:
+ *  - Set to 0 if uninitialized
+ *  - Set to portMUX_FREE_VAL when free
+ *  - Set to CORE_ID_REGVAL_PRO or CORE_ID_REGVAL_AP when locked
+ *  - Any other value indicates corruption
+ * Count:
+ *  - 0 if unlocked
+ *  - Recursive count if locked
+ *
+ * @note Not a true spinlock as single core RISC-V does not have atomic compare and set instruction
+ * @note Keep portMUX_INITIALIZER_UNLOCKED in sync with this struct
+ */
+typedef struct {
+    uint32_t owner;
+    uint32_t count;
+}spinlock_t;
+
+static inline void __attribute__((always_inline)) spinlock_initialize(spinlock_t *lock)
+{
+}
+
+static inline bool __attribute__((always_inline)) spinlock_acquire(spinlock_t *lock, int32_t timeout)
+{
+    return true;
+}
+
+static inline void __attribute__((always_inline)) spinlock_release(spinlock_t *lock)
+{
+}
+
+#ifdef __cplusplus
+}
+#endif
diff --git a/components/freertos/FreeRTOS-Kernel/portable/linux/port.c b/components/freertos/FreeRTOS-Kernel/portable/linux/port.c
new file mode 100644
index 0000000000..6727ce3f1e
--- /dev/null
+++ b/components/freertos/FreeRTOS-Kernel/portable/linux/port.c
@@ -0,0 +1,564 @@
+/*
+ * SPDX-FileCopyrightText: 2020 Amazon.com, Inc. or its affiliates
+ *
+ * SPDX-License-Identifier: MIT
+ */
+/*
+ * FreeRTOS Kernel V10.4.3
+ * Copyright (C) 2020 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining a copy of
+ * this software and associated documentation files (the "Software"), to deal in
+ * the Software without restriction, including without limitation the rights to
+ * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
+ * the Software, and to permit persons to whom the Software is furnished to do so,
+ * subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice shall be included in all
+ * copies or substantial portions of the Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
+ * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
+ * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
+ * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
+ * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
+ *
+ * https://www.FreeRTOS.org
+ * https://github.com/FreeRTOS
+ *
+ */
+
+/*-----------------------------------------------------------
+ * Implementation of functions defined in portable.h for the Posix port.
+ *
+ * Each task has a pthread which eases use of standard debuggers
+ * (allowing backtraces of tasks etc). Threads for tasks that are not
+ * running are blocked in sigwait().
+ *
+ * Task switch is done by resuming the thread for the next task by
+ * signaling the condition variable and then waiting on a condition variable
+ * with the current thread.
+ *
+ * The timer interrupt uses SIGALRM and care is taken to ensure that
+ * the signal handler runs only on the thread for the current task.
+ *
+ * Use of part of the standard C library requires care as some
+ * functions can take pthread mutexes internally which can result in
+ * deadlocks as the FreeRTOS kernel can switch tasks while they're
+ * holding a pthread mutex.
+ *
+ * stdio (printf() and friends) should be called from a single task
+ * only or serialized with a FreeRTOS primitive such as a binary
+ * semaphore or mutex.
+ *----------------------------------------------------------*/
+
+#include <errno.h>
+#include <pthread.h>
+#include <signal.h>
+#include <stdio.h>
+#include <stdlib.h>
+#include <string.h>
+#include <sys/time.h>
+#include <sys/times.h>
+#include <time.h>
+
+/* Scheduler includes. */
+#include "FreeRTOS.h"
+#include "task.h"
+#include "timers.h"
+#include "utils/wait_for_event.h"
+/*-----------------------------------------------------------*/
+
+#define SIG_RESUME SIGUSR1
+
+typedef struct THREAD
+{
+    pthread_t pthread;
+    TaskFunction_t pxCode;
+    void *pvParams;
+    BaseType_t xDying;
+    struct event *ev;
+} Thread_t;
+
+/*
+ * The additional per-thread data is stored at the beginning of the
+ * task's stack.
+ */
+static inline Thread_t *prvGetThreadFromTask(TaskHandle_t xTask)
+{
+StackType_t *pxTopOfStack = *(StackType_t **)xTask;
+
+    return (Thread_t *)(pxTopOfStack + 1);
+}
+
+/*-----------------------------------------------------------*/
+
+static pthread_once_t hSigSetupThread = PTHREAD_ONCE_INIT;
+static sigset_t xAllSignals;
+static sigset_t xSchedulerOriginalSignalMask;
+static pthread_t hMainThread = ( pthread_t )NULL;
+static volatile portBASE_TYPE uxCriticalNesting;
+/*-----------------------------------------------------------*/
+
+static portBASE_TYPE xSchedulerEnd = pdFALSE;
+/*-----------------------------------------------------------*/
+
+static void prvSetupSignalsAndSchedulerPolicy( void );
+static void prvSetupTimerInterrupt( void );
+static void *prvWaitForStart( void * pvParams );
+static void prvSwitchThread( Thread_t * xThreadToResume,
+                             Thread_t *xThreadToSuspend );
+static void prvSuspendSelf( Thread_t * thread);
+static void prvResumeThread( Thread_t * xThreadId );
+static void vPortSystemTickHandler( int sig );
+static void vPortStartFirstTask( void );
+/*-----------------------------------------------------------*/
+
+static void prvFatalError( const char *pcCall, int iErrno )
+{
+    fprintf( stderr, "%s: %s\n", pcCall, strerror( iErrno ) );
+    abort();
+}
+
+/*
+ * See header file for description.
+ */
+portSTACK_TYPE *pxPortInitialiseStack( portSTACK_TYPE *pxTopOfStack,
+                                       portSTACK_TYPE *pxEndOfStack,
+                                       TaskFunction_t pxCode, void *pvParameters )
+{
+Thread_t *thread;
+pthread_attr_t xThreadAttributes;
+size_t ulStackSize;
+int iRet;
+
+    (void)pthread_once( &hSigSetupThread, prvSetupSignalsAndSchedulerPolicy );
+
+    /*
+     * Store the additional thread data at the start of the stack.
+     */
+    thread = (Thread_t *)(pxTopOfStack + 1) - 1;
+    pxTopOfStack = (portSTACK_TYPE *)thread - 1;
+    ulStackSize = (pxTopOfStack + 1 - pxEndOfStack) * sizeof(*pxTopOfStack);
+
+    thread->pxCode = pxCode;
+    thread->pvParams = pvParameters;
+    thread->xDying = pdFALSE;
+
+    pthread_attr_init( &xThreadAttributes );
+    pthread_attr_setstack( &xThreadAttributes, pxEndOfStack, ulStackSize );
+
+    thread->ev = event_create();
+
+    vPortEnterCritical();
+
+    iRet = pthread_create( &thread->pthread, &xThreadAttributes,
+                           prvWaitForStart, thread );
+    if ( iRet )
+    {
+        prvFatalError( "pthread_create", iRet );
+    }
+
+    vPortExitCritical();
+
+    return pxTopOfStack;
+}
+/*-----------------------------------------------------------*/
+
+void vPortStartFirstTask( void )
+{
+Thread_t *pxFirstThread = prvGetThreadFromTask( xTaskGetCurrentTaskHandle() );
+
+    /* Start the first task. */
+    prvResumeThread( pxFirstThread );
+}
+/*-----------------------------------------------------------*/
+
+/*
+ * See header file for description.
+ */
+portBASE_TYPE xPortStartScheduler( void )
+{
+int iSignal;
+sigset_t xSignals;
+
+    hMainThread = pthread_self();
+
+    /* Start the timer that generates the tick ISR(SIGALRM).
+       Interrupts are disabled here already. */
+    prvSetupTimerInterrupt();
+
+    /* Start the first task. */
+    vPortStartFirstTask();
+
+    /* Wait until signaled by vPortEndScheduler(). */
+    sigemptyset( &xSignals );
+    sigaddset( &xSignals, SIG_RESUME );
+
+    while ( !xSchedulerEnd )
+    {
+        sigwait( &xSignals, &iSignal );
+    }
+
+    /* Cancel the Idle task and free its resources */
+#if ( INCLUDE_xTaskGetIdleTaskHandle == 1 )
+    vPortCancelThread( xTaskGetIdleTaskHandle() );
+#endif
+
+#if ( configUSE_TIMERS == 1 )
+    /* Cancel the Timer task and free its resources */
+    vPortCancelThread( xTimerGetTimerDaemonTaskHandle() );
+#endif /* configUSE_TIMERS */
+
+    /* Restore original signal mask. */
+    (void)pthread_sigmask( SIG_SETMASK, &xSchedulerOriginalSignalMask,  NULL );
+
+    return 0;
+}
+/*-----------------------------------------------------------*/
+
+void vPortEndScheduler( void )
+{
+struct itimerval itimer;
+struct sigaction sigtick;
+Thread_t *xCurrentThread;
+
+    /* Stop the timer and ignore any pending SIGALRMs that would end
+     * up running on the main thread when it is resumed. */
+    itimer.it_value.tv_sec = 0;
+    itimer.it_value.tv_usec = 0;
+
+    itimer.it_interval.tv_sec = 0;
+    itimer.it_interval.tv_usec = 0;
+    (void)setitimer( ITIMER_REAL, &itimer, NULL );
+
+    sigtick.sa_flags = 0;
+    sigtick.sa_handler = SIG_IGN;
+    sigemptyset( &sigtick.sa_mask );
+    sigaction( SIGALRM, &sigtick, NULL );
+
+    /* Signal the scheduler to exit its loop. */
+    xSchedulerEnd = pdTRUE;
+    (void)pthread_kill( hMainThread, SIG_RESUME );
+
+    xCurrentThread = prvGetThreadFromTask( xTaskGetCurrentTaskHandle() );
+    prvSuspendSelf(xCurrentThread);
+}
+/*-----------------------------------------------------------*/
+
+void vPortEnterCritical( void )
+{
+    if ( uxCriticalNesting == 0 )
+    {
+        vPortDisableInterrupts();
+    }
+    uxCriticalNesting++;
+}
+/*-----------------------------------------------------------*/
+
+void vPortExitCritical( void )
+{
+    uxCriticalNesting--;
+
+    /* If we have reached 0 then re-enable the interrupts. */
+    if( uxCriticalNesting == 0 )
+    {
+        vPortEnableInterrupts();
+    }
+}
+/*-----------------------------------------------------------*/
+
+void vPortYieldFromISR( void )
+{
+Thread_t *xThreadToSuspend;
+Thread_t *xThreadToResume;
+
+    xThreadToSuspend = prvGetThreadFromTask( xTaskGetCurrentTaskHandle() );
+
+    vTaskSwitchContext();
+
+    xThreadToResume = prvGetThreadFromTask( xTaskGetCurrentTaskHandle() );
+
+    prvSwitchThread( xThreadToResume, xThreadToSuspend );
+}
+/*-----------------------------------------------------------*/
+
+void vPortYield( void )
+{
+    vPortEnterCritical();
+
+    vPortYieldFromISR();
+
+    vPortExitCritical();
+}
+/*-----------------------------------------------------------*/
+
+void vPortDisableInterrupts( void )
+{
+    pthread_sigmask( SIG_BLOCK, &xAllSignals, NULL );
+}
+/*-----------------------------------------------------------*/
+
+void vPortEnableInterrupts( void )
+{
+    pthread_sigmask( SIG_UNBLOCK, &xAllSignals, NULL );
+}
+/*-----------------------------------------------------------*/
+
+portBASE_TYPE xPortSetInterruptMask( void )
+{
+    /* Interrupts are always disabled inside ISRs (signals
+       handlers). */
+    return pdTRUE;
+}
+/*-----------------------------------------------------------*/
+
+void vPortClearInterruptMask( portBASE_TYPE xMask )
+{
+}
+/*-----------------------------------------------------------*/
+
+static uint64_t prvGetTimeNs(void)
+{
+struct timespec t;
+
+    clock_gettime(CLOCK_MONOTONIC, &t);
+
+    return t.tv_sec * 1000000000ull + t.tv_nsec;
+}
+
+static uint64_t prvStartTimeNs;
+/* commented as part of the code below in vPortSystemTickHandler,
+ * to adjust timing according to full demo requirements */
+/* static uint64_t prvTickCount; */
+
+/*
+ * Setup the systick timer to generate the tick interrupts at the required
+ * frequency.
+ */
+void prvSetupTimerInterrupt( void )
+{
+struct itimerval itimer;
+int iRet;
+
+    /* Initialise the structure with the current timer information. */
+    iRet = getitimer( ITIMER_REAL, &itimer );
+    if ( iRet )
+    {
+        prvFatalError( "getitimer", errno );
+    }
+
+    /* Set the interval between timer events. */
+    itimer.it_interval.tv_sec = 0;
+    itimer.it_interval.tv_usec = portTICK_RATE_MICROSECONDS;
+
+    /* Set the current count-down. */
+    itimer.it_value.tv_sec = 0;
+    itimer.it_value.tv_usec = portTICK_RATE_MICROSECONDS;
+
+    /* Set-up the timer interrupt. */
+    iRet = setitimer( ITIMER_REAL, &itimer, NULL );
+    if ( iRet )
+    {
+        prvFatalError( "setitimer", errno );
+    }
+
+    prvStartTimeNs = prvGetTimeNs();
+}
+/*-----------------------------------------------------------*/
+
+static void vPortSystemTickHandler( int sig )
+{
+Thread_t *pxThreadToSuspend;
+Thread_t *pxThreadToResume;
+/* uint64_t xExpectedTicks; */
+
+    uxCriticalNesting++; /* Signals are blocked in this signal handler. */
+
+#if ( configUSE_PREEMPTION == 1 )
+    pxThreadToSuspend = prvGetThreadFromTask( xTaskGetCurrentTaskHandle() );
+#endif
+
+    /* Tick Increment, accounting for any lost signals or drift in
+     * the timer. */
+/*
+ *      Comment code to adjust timing according to full demo requirements
+ *      xExpectedTicks = (prvGetTimeNs() - prvStartTimeNs)
+ *        / (portTICK_RATE_MICROSECONDS * 1000);
+ * do { */
+        xTaskIncrementTick();
+/*        prvTickCount++;
+ *    } while (prvTickCount < xExpectedTicks);
+*/
+
+#if ( configUSE_PREEMPTION == 1 )
+    /* Select Next Task. */
+    vTaskSwitchContext();
+
+    pxThreadToResume = prvGetThreadFromTask( xTaskGetCurrentTaskHandle() );
+
+    prvSwitchThread(pxThreadToResume, pxThreadToSuspend);
+#endif
+
+    uxCriticalNesting--;
+}
+/*-----------------------------------------------------------*/
+
+void vPortThreadDying( void *pxTaskToDelete, volatile BaseType_t *pxPendYield )
+{
+Thread_t *pxThread = prvGetThreadFromTask( pxTaskToDelete );
+
+    pxThread->xDying = pdTRUE;
+}
+
+void vPortCancelThread( void *pxTaskToDelete )
+{
+Thread_t *pxThreadToCancel = prvGetThreadFromTask( pxTaskToDelete );
+
+    /*
+     * The thread has already been suspended so it can be safely cancelled.
+     */
+    pthread_cancel( pxThreadToCancel->pthread );
+    pthread_join( pxThreadToCancel->pthread, NULL );
+    event_delete( pxThreadToCancel->ev );
+}
+/*-----------------------------------------------------------*/
+
+static void *prvWaitForStart( void * pvParams )
+{
+Thread_t *pxThread = pvParams;
+
+    prvSuspendSelf(pxThread);
+
+    /* Resumed for the first time, unblocks all signals. */
+    uxCriticalNesting = 0;
+    vPortEnableInterrupts();
+
+    /* Call the task's entry point. */
+    pxThread->pxCode( pxThread->pvParams );
+
+    /* A function that implements a task must not exit or attempt to return to
+    * its caller as there is nothing to return to. If a task wants to exit it
+    * should instead call vTaskDelete( NULL ). Artificially force an assert()
+    * to be triggered if configASSERT() is defined, so application writers can
+        * catch the error. */
+    configASSERT( pdFALSE );
+
+    return NULL;
+}
+/*-----------------------------------------------------------*/
+
+static void prvSwitchThread( Thread_t *pxThreadToResume,
+                             Thread_t *pxThreadToSuspend )
+{
+BaseType_t uxSavedCriticalNesting;
+
+    if ( pxThreadToSuspend != pxThreadToResume )
+    {
+        /*
+         * Switch tasks.
+         *
+         * The critical section nesting is per-task, so save it on the
+         * stack of the current (suspending thread), restoring it when
+         * we switch back to this task.
+         */
+        uxSavedCriticalNesting = uxCriticalNesting;
+
+        prvResumeThread( pxThreadToResume );
+        if ( pxThreadToSuspend->xDying )
+        {
+            pthread_exit( NULL );
+        }
+        prvSuspendSelf( pxThreadToSuspend );
+
+        uxCriticalNesting = uxSavedCriticalNesting;
+    }
+}
+/*-----------------------------------------------------------*/
+
+static void prvSuspendSelf( Thread_t *thread )
+{
+    /*
+     * Suspend this thread by waiting for a pthread_cond_signal event.
+     *
+     * A suspended thread must not handle signals (interrupts) so
+     * all signals must be blocked by calling this from:
+     *
+     * - Inside a critical section (vPortEnterCritical() /
+     *   vPortExitCritical()).
+     *
+     * - From a signal handler that has all signals masked.
+     *
+     * - A thread with all signals blocked with pthread_sigmask().
+        */
+    event_wait(thread->ev);
+}
+
+/*-----------------------------------------------------------*/
+
+static void prvResumeThread( Thread_t *xThreadId )
+{
+    if ( pthread_self() != xThreadId->pthread )
+    {
+        event_signal(xThreadId->ev);
+    }
+}
+/*-----------------------------------------------------------*/
+
+static void prvSetupSignalsAndSchedulerPolicy( void )
+{
+struct sigaction sigresume, sigtick;
+int iRet;
+
+    hMainThread = pthread_self();
+
+    /* Initialise common signal masks. */
+    sigfillset( &xAllSignals );
+    /* Don't block SIGINT so this can be used to break into GDB while
+     * in a critical section. */
+    sigdelset( &xAllSignals, SIGINT );
+
+    /*
+     * Block all signals in this thread so all new threads
+     * inherits this mask.
+     *
+     * When a thread is resumed for the first time, all signals
+     * will be unblocked.
+     */
+    (void)pthread_sigmask( SIG_SETMASK, &xAllSignals,
+                           &xSchedulerOriginalSignalMask );
+
+    /* SIG_RESUME is only used with sigwait() so doesn't need a
+       handler. */
+    sigresume.sa_flags = 0;
+    sigresume.sa_handler = SIG_IGN;
+    sigfillset( &sigresume.sa_mask );
+
+    sigtick.sa_flags = 0;
+    sigtick.sa_handler = vPortSystemTickHandler;
+    sigfillset( &sigtick.sa_mask );
+
+    iRet = sigaction( SIG_RESUME, &sigresume, NULL );
+    if ( iRet )
+    {
+        prvFatalError( "sigaction", errno );
+    }
+
+    iRet = sigaction( SIGALRM, &sigtick, NULL );
+    if ( iRet )
+    {
+        prvFatalError( "sigaction", errno );
+    }
+}
+/*-----------------------------------------------------------*/
+
+unsigned long ulPortGetRunTime( void )
+{
+struct tms xTimes;
+
+    times( &xTimes );
+
+    return ( unsigned long ) xTimes.tms_utime;
+}
+/*-----------------------------------------------------------*/
diff --git a/components/freertos/FreeRTOS-Kernel/portable/linux/port_idf.c b/components/freertos/FreeRTOS-Kernel/portable/linux/port_idf.c
new file mode 100644
index 0000000000..bb4db35dcb
--- /dev/null
+++ b/components/freertos/FreeRTOS-Kernel/portable/linux/port_idf.c
@@ -0,0 +1,164 @@
+/*
+ * SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+/*
+ * This file contains most of the code located in the demo application in the
+ * upstream FreeRTOS repository. It is put here so that IDF applications can
+ * seamlessly switch between Linux and chip targets without the need to provide
+ * or implement additional functionality if the target is the Linux target.
+ */
+
+#include <string.h>
+#include <stdlib.h>
+#include <stdio.h>
+#include <assert.h>
+#include <time.h>
+#include <unistd.h>
+
+/* Scheduler includes. */
+#include "FreeRTOS.h"
+#include "task.h"
+#include "utils/wait_for_event.h"
+#include "esp_log.h"
+
+static const char *TAG = "port";
+
+static volatile UBaseType_t uxInterruptNesting = 0;
+
+/* When configSUPPORT_STATIC_ALLOCATION is set to 1 the application writer can
+ * use a callback function to optionally provide the memory required by the idle
+ * and timer tasks.  This is the stack that will be used by the timer task.  It is
+ * declared here, as a global, so it can be checked by a test that is implemented
+ * in a different file. */
+StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];
+
+BaseType_t xPortCheckIfInISR(void)
+{
+    return uxInterruptNesting;
+}
+
+void app_main(void);
+
+static void main_task(void* args)
+{
+    app_main();
+    vTaskDelete(NULL);
+}
+
+int main(int argc, const char **argv)
+{
+    // This makes sure that stdio is flushed after each '\n' so that idf.py monitor
+    // reads the program output on time.
+    setvbuf(stdout, NULL, _IOLBF, 0);
+
+    usleep(1000);
+    portBASE_TYPE res = xTaskCreatePinnedToCore(&main_task, "main",
+                                                ESP_TASK_MAIN_STACK, NULL,
+                                                ESP_TASK_MAIN_PRIO, NULL, ESP_TASK_MAIN_CORE);
+    assert(res == pdTRUE);
+    (void)res;
+
+    ESP_LOGI(TAG, "Starting scheduler.");
+    vTaskStartScheduler();
+
+    // This line should never be reached
+    assert(false);
+}
+
+void esp_vApplicationIdleHook(void)
+{
+    /* vApplicationIdleHook() will only be called if configUSE_IDLE_HOOK is set
+     * to 1 in FreeRTOSConfig.h.  It will be called on each iteration of the idle
+     * task.  It is essential that code added to this hook function never attempts
+     * to block in any way (for example, call xQueueReceive() with a block time
+     * specified, or call vTaskDelay()).  If application tasks make use of the
+     * vTaskDelete() API function to delete themselves then it is also important
+     * that vApplicationIdleHook() is permitted to return to its calling function,
+     * because it is the responsibility of the idle task to clean up memory
+     * allocated by the kernel to any task that has since deleted itself. */
+
+
+    usleep( 15000 );
+}
+
+void esp_vApplicationTickHook( void ) { }
+
+#if  (  configUSE_TICK_HOOK > 0 )
+void vApplicationTickHook( void )
+{
+    esp_vApplicationTickHook();
+}
+#endif
+
+void vPortYieldOtherCore( BaseType_t coreid ) { } // trying to skip for now
+
+/* configUSE_STATIC_ALLOCATION is set to 1, so the application must provide an
+ * implementation of vApplicationGetIdleTaskMemory() to provide the memory that is
+ * used by the Idle task. */
+void vApplicationGetIdleTaskMemory( StaticTask_t ** ppxIdleTaskTCBBuffer,
+                                    StackType_t ** ppxIdleTaskStackBuffer,
+                                    uint32_t * pulIdleTaskStackSize )
+{
+/* If the buffers to be provided to the Idle task are declared inside this
+ * function then they must be declared static - otherwise they will be allocated on
+ * the stack and so not exists after this function exits. */
+    static StaticTask_t xIdleTaskTCB;
+    static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];
+
+    /* Pass out a pointer to the StaticTask_t structure in which the Idle task's
+     * state will be stored. */
+    *ppxIdleTaskTCBBuffer = &xIdleTaskTCB;
+
+    /* Pass out the array that will be used as the Idle task's stack. */
+    *ppxIdleTaskStackBuffer = uxIdleTaskStack;
+
+    /* Pass out the size of the array pointed to by *ppxIdleTaskStackBuffer.
+     * Note that, as the array is necessarily of type StackType_t,
+     * configMINIMAL_STACK_SIZE is specified in words, not bytes. */
+    *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
+}
+/*-----------------------------------------------------------*/
+
+/* configUSE_STATIC_ALLOCATION and configUSE_TIMERS are both set to 1, so the
+ * application must provide an implementation of vApplicationGetTimerTaskMemory()
+ * to provide the memory that is used by the Timer service task. */
+void vApplicationGetTimerTaskMemory( StaticTask_t ** ppxTimerTaskTCBBuffer,
+                                     StackType_t ** ppxTimerTaskStackBuffer,
+                                     uint32_t * pulTimerTaskStackSize )
+{
+/* If the buffers to be provided to the Timer task are declared inside this
+ * function then they must be declared static - otherwise they will be allocated on
+ * the stack and so not exists after this function exits. */
+    static StaticTask_t xTimerTaskTCB;
+
+    /* Pass out a pointer to the StaticTask_t structure in which the Timer
+     * task's state will be stored. */
+    *ppxTimerTaskTCBBuffer = &xTimerTaskTCB;
+
+    /* Pass out the array that will be used as the Timer task's stack. */
+    *ppxTimerTaskStackBuffer = uxTimerTaskStack;
+
+    /* Pass out the size of the array pointed to by *ppxTimerTaskStackBuffer.
+     * Note that, as the array is necessarily of type StackType_t,
+     * configMINIMAL_STACK_SIZE is specified in words, not bytes. */
+    *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
+}
+
+void __attribute__((weak)) vApplicationStackOverflowHook(TaskHandle_t xTask, char *pcTaskName)
+{
+#define ERR_STR1 "***ERROR*** A stack overflow in task "
+#define ERR_STR2 " has been detected."
+    const char *str[] = {ERR_STR1, pcTaskName, ERR_STR2};
+
+    char buf[sizeof(ERR_STR1) + CONFIG_FREERTOS_MAX_TASK_NAME_LEN + sizeof(ERR_STR2) + 1 /* null char */] = {0};
+
+    char *dest = buf;
+    for (int i = 0; i < sizeof(str) / sizeof(str[0]); i++) {
+        dest = strcat(dest, str[i]);
+    }
+	printf("%s\n", buf);
+    abort();
+}
diff --git a/components/freertos/FreeRTOS-Kernel/portable/linux/utils/wait_for_event.c b/components/freertos/FreeRTOS-Kernel/portable/linux/utils/wait_for_event.c
new file mode 100644
index 0000000000..d3e5f03226
--- /dev/null
+++ b/components/freertos/FreeRTOS-Kernel/portable/linux/utils/wait_for_event.c
@@ -0,0 +1,109 @@
+/*
+ * SPDX-FileCopyrightText: 2021 Amazon.com, Inc. or its affiliates
+ *
+ * SPDX-License-Identifier: MIT
+ */
+/*
+ * FreeRTOS Kernel V10.4.6
+ * Copyright (C) 2021 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
+ *
+ * SPDX-License-Identifier: MIT
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining a copy of
+ * this software and associated documentation files (the "Software"), to deal in
+ * the Software without restriction, including without limitation the rights to
+ * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
+ * the Software, and to permit persons to whom the Software is furnished to do so,
+ * subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice shall be included in all
+ * copies or substantial portions of the Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
+ * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
+ * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
+ * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
+ * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
+ *
+ * https://www.FreeRTOS.org
+ * https://github.com/FreeRTOS
+ *
+ */
+
+#include <pthread.h>
+#include <stdlib.h>
+#include <errno.h>
+
+#include "wait_for_event.h"
+
+struct event
+{
+    pthread_mutex_t mutex;
+    pthread_cond_t cond;
+    bool event_triggered;
+};
+
+struct event * event_create()
+{
+    struct event * ev = malloc( sizeof( struct event ) );
+
+    ev->event_triggered = false;
+    pthread_mutex_init( &ev->mutex, NULL );
+    pthread_cond_init( &ev->cond, NULL );
+    return ev;
+}
+
+void event_delete( struct event * ev )
+{
+    pthread_mutex_destroy( &ev->mutex );
+    pthread_cond_destroy( &ev->cond );
+    free( ev );
+}
+
+bool event_wait( struct event * ev )
+{
+    pthread_mutex_lock( &ev->mutex );
+
+    while( ev->event_triggered == false )
+    {
+        pthread_cond_wait( &ev->cond, &ev->mutex );
+    }
+
+    ev->event_triggered = false;
+    pthread_mutex_unlock( &ev->mutex );
+    return true;
+}
+bool event_wait_timed( struct event * ev,
+                       time_t ms )
+{
+    struct timespec ts;
+    int ret = 0;
+
+    clock_gettime( CLOCK_REALTIME, &ts );
+    ts.tv_sec += ms / 1000;
+    ts.tv_nsec += ((ms % 1000) * 1000000);
+    pthread_mutex_lock( &ev->mutex );
+
+    while( (ev->event_triggered == false) && (ret == 0) )
+    {
+        ret = pthread_cond_timedwait( &ev->cond, &ev->mutex, &ts );
+
+        if( ( ret == -1 ) && ( errno == ETIMEDOUT ) )
+        {
+            return false;
+        }
+    }
+
+    ev->event_triggered = false;
+    pthread_mutex_unlock( &ev->mutex );
+    return true;
+}
+
+void event_signal( struct event * ev )
+{
+    pthread_mutex_lock( &ev->mutex );
+    ev->event_triggered = true;
+    pthread_cond_signal( &ev->cond );
+    pthread_mutex_unlock( &ev->mutex );
+}
diff --git a/components/freertos/FreeRTOS-Kernel/portable/linux/utils/wait_for_event.h b/components/freertos/FreeRTOS-Kernel/portable/linux/utils/wait_for_event.h
new file mode 100644
index 0000000000..45336238c5
--- /dev/null
+++ b/components/freertos/FreeRTOS-Kernel/portable/linux/utils/wait_for_event.h
@@ -0,0 +1,51 @@
+/*
+ * SPDX-FileCopyrightText: 2021 Amazon.com, Inc. or its affiliates
+ *
+ * SPDX-License-Identifier: MIT
+ */
+/*
+ * FreeRTOS Kernel V10.4.6
+ * Copyright (C) 2021 Amazon.com, Inc. or its affiliates.  All Rights Reserved.
+ *
+ * SPDX-License-Identifier: MIT
+ *
+ * Permission is hereby granted, free of charge, to any person obtaining a copy of
+ * this software and associated documentation files (the "Software"), to deal in
+ * the Software without restriction, including without limitation the rights to
+ * use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of
+ * the Software, and to permit persons to whom the Software is furnished to do so,
+ * subject to the following conditions:
+ *
+ * The above copyright notice and this permission notice shall be included in all
+ * copies or substantial portions of the Software.
+ *
+ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
+ * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS
+ * FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR
+ * COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER
+ * IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN
+ * CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.
+ *
+ * https://www.FreeRTOS.org
+ * https://github.com/FreeRTOS
+ *
+ */
+
+#ifndef _WAIT_FOR_EVENT_H_
+#define _WAIT_FOR_EVENT_H_
+
+#include <stdbool.h>
+#include <time.h>
+
+struct event;
+
+struct event * event_create();
+void event_delete( struct event * );
+bool event_wait( struct event * ev );
+bool event_wait_timed( struct event * ev,
+                       time_t ms );
+void event_signal( struct event * ev );
+
+
+
+#endif /* ifndef _WAIT_FOR_EVENT_H_ */
diff --git a/components/freertos/Kconfig b/components/freertos/Kconfig
index a97e5ad06e..8e578c9982 100644
--- a/components/freertos/Kconfig
+++ b/components/freertos/Kconfig
@@ -21,7 +21,7 @@ menu "FreeRTOS"
         config FREERTOS_UNICORE
             # Todo: Replace with CONFIG_NUM_CORES (IDF-4986)
             bool "Run FreeRTOS only on first core"
-            default "y" if IDF_TARGET_ESP32S2
+            default "y" if IDF_TARGET_ESP32S2 || IDF_TARGET_LINUX
             select ESP_SYSTEM_SINGLE_CORE_MODE
             help
                 This version of FreeRTOS normally takes control of all cores of the CPU. Select this if you only want
@@ -169,6 +169,7 @@ menu "FreeRTOS"
         config FREERTOS_TIMER_TASK_STACK_DEPTH
             int "configTIMER_TASK_STACK_DEPTH"
             range 1536 32768
+            default 2053 if IDF_TARGET_LINUX
             default 2048
             help
                 Set the timer task's stack size (see configTIMER_TASK_STACK_DEPTH documentation for more details).
diff --git a/components/freertos/esp_additions/include/freertos/FreeRTOSConfig.h b/components/freertos/esp_additions/include/freertos/FreeRTOSConfig.h
index c9651b0b18..7d8e19f308 100644
--- a/components/freertos/esp_additions/include/freertos/FreeRTOSConfig.h
+++ b/components/freertos/esp_additions/include/freertos/FreeRTOSConfig.h
@@ -102,8 +102,17 @@ This file get's pulled into assembly sources. Therefore, some includes need to b
 #endif //configUSE_TICKLESS_IDLE
 #define configCPU_CLOCK_HZ                              (CONFIG_ESP_DEFAULT_CPU_FREQ_MHZ * 1000000)
 #define configTICK_RATE_HZ                              CONFIG_FREERTOS_HZ
+#ifdef CONFIG_IDF_TARGET_LINUX
+#define configMAX_PRIORITIES                            ( 7 ) // Default in upstream simulator
+/* The stack allocated by FreeRTOS will be passed passed to a pthread.
+   pthread has a minimal stack size which currently is 16KB.
+   The rest is for additional structures of the POSIX/Linux port.
+   This is a magic number since PTHREAD_STACK_MIN seems to not be a constant. */
+#define configMINIMAL_STACK_SIZE                        ( ( unsigned short ) (0x4000 + 40) / sizeof(portSTACK_TYPE) )
+#else
 #define configMAX_PRIORITIES                            ( 25 )  //This has impact on speed of search for highest priority
 #define configMINIMAL_STACK_SIZE                        ( 768 + configSTACK_OVERHEAD_TOTAL )
+#endif
 #define configUSE_TIME_SLICING                          1
 #define configUSE_16_BIT_TICKS                          0
 #define configIDLE_SHOULD_YIELD                         0
@@ -123,9 +132,12 @@ This file get's pulled into assembly sources. Therefore, some includes need to b
 
 #define configMAX_TASK_NAME_LEN                         CONFIG_FREERTOS_MAX_TASK_NAME_LEN
 #define configNUM_THREAD_LOCAL_STORAGE_POINTERS         CONFIG_FREERTOS_THREAD_LOCAL_STORAGE_POINTERS
-#ifndef CONFIG_IDF_TARGET_LINUX
 #define configSTACK_DEPTH_TYPE                          uint32_t
+#ifndef CONFIG_IDF_TARGET_LINUX
 #define configUSE_NEWLIB_REENTRANT                      1
+#define configINCLUDE_FREERTOS_TASK_C_ADDITIONS_H       1
+#else
+#define configINCLUDE_FREERTOS_TASK_C_ADDITIONS_H       0 // Default in upstream simulator
 #endif
 #if CONFIG_FREERTOS_ENABLE_BACKWARD_COMPATIBILITY
 #define configENABLE_BACKWARD_COMPATIBILITY             1
@@ -133,15 +145,18 @@ This file get's pulled into assembly sources. Therefore, some includes need to b
 #define configENABLE_BACKWARD_COMPATIBILITY             0
 #endif
 #define configASSERT(a)                                 assert(a)
-#define configINCLUDE_FREERTOS_TASK_C_ADDITIONS_H       1
 
 // ----------------------- Memory  -------------------------
 
 #define configSUPPORT_STATIC_ALLOCATION                 1
 #define configSUPPORT_DYNAMIC_ALLOCATION                1
+#ifdef CONFIG_IDF_TARGET_LINUX
+#define configTOTAL_HEAP_SIZE                           ( ( size_t ) ( 65 * 1024 ) ) // Default in upstream simulator
+#else
 //We define the heap to span all of the non-statically-allocated shared RAM. ToDo: Make sure there
 //is some space left for the app and main cpu when running outside of a thread.
 #define configTOTAL_HEAP_SIZE                           (&_heap_end - &_heap_start)//( ( size_t ) (64 * 1024) )
+#endif
 #define configAPPLICATION_ALLOCATED_HEAP                1
 #define configSTACK_ALLOCATION_FROM_SEPARATE_HEAP       0
 
@@ -163,9 +178,13 @@ This file get's pulled into assembly sources. Therefore, some includes need to b
 #ifdef CONFIG_FREERTOS_GENERATE_RUN_TIME_STATS
 #define configGENERATE_RUN_TIME_STATS                   1   /* Used by vTaskGetRunTimeStats() */
 #endif
+#ifdef CONFIG_IDF_TARGET_LINUX
+#define configUSE_TRACE_FACILITY                        1
+#else
 #ifdef CONFIG_FREERTOS_USE_TRACE_FACILITY
 #define configUSE_TRACE_FACILITY                        1   /* Used by uxTaskGetSystemState(), and other trace facility functions */
 #endif
+#endif
 #ifdef CONFIG_FREERTOS_USE_STATS_FORMATTING_FUNCTIONS
 #define configUSE_STATS_FORMATTING_FUNCTIONS            1   /* Used by vTaskList() */
 #endif
@@ -194,7 +213,6 @@ This file get's pulled into assembly sources. Therefore, some includes need to b
 #define INCLUDE_uxTaskPriorityGet                       1
 #define INCLUDE_vTaskDelete                             1
 #define INCLUDE_vTaskSuspend                            1
-#define INCLUDE_xTaskDelayUntil                         1
 #define INCLUDE_vTaskDelay                              1
 #define INCLUDE_xTaskGetIdleTaskHandle                  1
 #define INCLUDE_xTaskAbortDelay                         1
@@ -206,7 +224,13 @@ This file get's pulled into assembly sources. Therefore, some includes need to b
 #define INCLUDE_xTaskResumeFromISR                      1
 #define INCLUDE_xTimerPendFunctionCall                  1
 #define INCLUDE_xTaskGetSchedulerState                  1
+#ifdef CONFIG_IDF_TARGET_LINUX
+#define INCLUDE_xTaskGetCurrentTaskHandle               0 // not defined in POSIX simulator
+#define INCLUDE_vTaskDelayUntil                         1
+#else
+#define INCLUDE_xTaskDelayUntil                         1
 #define INCLUDE_xTaskGetCurrentTaskHandle               1
+#endif
 //Unlisted
 #define INCLUDE_pxTaskGetStackStart                     1
 
diff --git a/docs/en/api-guides/linux-host-testing.rst b/docs/en/api-guides/linux-host-testing.rst
index 57ae25382d..ba9dad1381 100644
--- a/docs/en/api-guides/linux-host-testing.rst
+++ b/docs/en/api-guides/linux-host-testing.rst
@@ -36,10 +36,11 @@ The current focus of the Linux host tests is on creating isolated unit tests of
 
 A complete implementation of IDF to run on Linux does not exist currently.
 
-There are currently two examples for running IDF-built code on Linux host: 
+Examples for running IDF-built code on Linux host include (non-exhaustive list): 
 
-- An example :example_file:`hello-world application <build_system/cmake/linux_host_app/README.md>` 
-- A :component_file:`unit test for NVS <nvs_flash/host_test/nvs_page_test/README.md>`.
+- :component_file:`unit test for the NVS Page class <nvs_flash/host_test/nvs_page_test/README.md>`.
+- :component_file:`unit test for esp_event <esp_event/host_test/esp_event_unit_test/main/esp_event_test.cpp>`.
+- :component_file:`unit test for mqtt <mqtt/host_test/README.md>`.
 
 Inside the component which should be tested, there is a separate directory ``host_test``, besides the "traditional" ``test`` directory or the ``test_apps`` directory. It has one or more subdirectories::
 
diff --git a/examples/build_system/.build-test-rules.yml b/examples/build_system/.build-test-rules.yml
index 67ee6592c2..6388351100 100644
--- a/examples/build_system/.build-test-rules.yml
+++ b/examples/build_system/.build-test-rules.yml
@@ -6,11 +6,6 @@ examples/build_system/cmake/import_lib:
       temporary: true
       reason: lack of runners
 
-examples/build_system/cmake/linux_host_app:
-  enable:
-    - if: IDF_TARGET == "linux"
-      reason: only test on linux
-
 examples/build_system/cmake/plugins:
   disable_test:
     - if: IDF_TARGET not in ["esp32", "esp32c3"]
diff --git a/examples/build_system/cmake/linux_host_app/CMakeLists.txt b/examples/build_system/cmake/linux_host_app/CMakeLists.txt
deleted file mode 100644
index 060c9e4250..0000000000
--- a/examples/build_system/cmake/linux_host_app/CMakeLists.txt
+++ /dev/null
@@ -1,10 +0,0 @@
-cmake_minimum_required(VERSION 3.16)
-
-include($ENV{IDF_PATH}/tools/cmake/project.cmake)
-set(COMPONENTS main)
-
-# Freertos is included via common components, however, currently only the mock component is compatible with linux
-# target.
-list(APPEND EXTRA_COMPONENT_DIRS "$ENV{IDF_PATH}/tools/mocks/freertos/")
-
-project(linux_host_app)
diff --git a/examples/build_system/cmake/linux_host_app/README.md b/examples/build_system/cmake/linux_host_app/README.md
deleted file mode 100644
index 02fbd5b5bd..0000000000
--- a/examples/build_system/cmake/linux_host_app/README.md
+++ /dev/null
@@ -1,38 +0,0 @@
-| Supported Targets | Linux |
-| ----------------- | ----- |
-
-This hello-world example builds a simple hello-world application for Linux.
-The compiler used is the Linux-gcc.
-
-There are two major differences to an IDF application built for an ESP chip compared to an application build for Linux:
-
-1. The entry-point on Linux is `int main(int argc, char **argv)`, instead of `void app_main(void)` on an ESP chip.
-   In this example for Linux, the `void app_main(void)` function is still included to make the connection to the IDF entry point clearer.
-   However, it is simply called by `int main(int argc, char **argv)`.
-   Refer to the source file [linux_host_app.cpp](main/linux_host_app.cpp) to see how it is used.
-
-2. The project-level [CMakeLists.txt](CMakeLists.txt) for Linux is different from that of a normal IDF application for an ESP chip.
-   On Linux, there is an additional line `set(COMPONENTS main)`, which clears the common requirements (default dependencies usually included in all IDF applications).
-   This is currently necessary as the Linux-host feature is still under development.
-   Otherwise, a lot of hardware-dependent code would be pulled in.
-
-# Requirements
-Currently, Ruby is required for the mock override of FreeRTOS.
-
-# Build
-Source the IDF environment as usual, then set the Linux target:
-```bash
-idf.py --preview set-target linux
-```
-sdkconfig.defaults sets the Linux target by default, so this not strictly necessary.
-
-Once this is done, build the application:
-```bash
-idf.py build
-```
-Since this application runs on host, the flashing step is unnecessary.
-
-# Run
-```bash
-`build/linux_host_app.elf`
-```
diff --git a/examples/build_system/cmake/linux_host_app/main/CMakeLists.txt b/examples/build_system/cmake/linux_host_app/main/CMakeLists.txt
deleted file mode 100644
index 25db9e0ab7..0000000000
--- a/examples/build_system/cmake/linux_host_app/main/CMakeLists.txt
+++ /dev/null
@@ -1 +0,0 @@
-idf_component_register(SRCS "linux_host_app.cpp")
diff --git a/examples/build_system/cmake/linux_host_app/main/linux_host_app.cpp b/examples/build_system/cmake/linux_host_app/main/linux_host_app.cpp
deleted file mode 100644
index 7c646d1743..0000000000
--- a/examples/build_system/cmake/linux_host_app/main/linux_host_app.cpp
+++ /dev/null
@@ -1,30 +0,0 @@
-/* Hello World Example
-
-   This example code is in the Public Domain (or CC0 licensed, at your option.)
-
-   Unless required by applicable law or agreed to in writing, this
-   software is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
-   CONDITIONS OF ANY KIND, either express or implied.
-*/
-
-#include "stdio.h"
-#include <unistd.h>
-
-void app_main() {
-    while(1) {
-        printf("Hello, Host!\n");
-
-        for (int i = 10; i >= 0; i--) {
-            printf("Restarting in %d seconds...\n", i);
-            sleep(1);
-        }
-    }
-}
-
-int main(int argc, char **argv)
-{
-    setbuf(stdout, NULL);
-    app_main();
-
-    return 0;
-}
diff --git a/examples/build_system/cmake/linux_host_app/sdkconfig.defaults b/examples/build_system/cmake/linux_host_app/sdkconfig.defaults
deleted file mode 100644
index f14d0b8caa..0000000000
--- a/examples/build_system/cmake/linux_host_app/sdkconfig.defaults
+++ /dev/null
@@ -1,3 +0,0 @@
-CONFIG_UNITY_ENABLE_IDF_TEST_RUNNER=n
-CONFIG_IDF_TARGET="linux"
-CONFIG_COMPILER_CXX_EXCEPTIONS=y
diff --git a/tools/ci/check_copyright_ignore.txt b/tools/ci/check_copyright_ignore.txt
index 7160ebc59e..a7f8d1eba0 100644
--- a/tools/ci/check_copyright_ignore.txt
+++ b/tools/ci/check_copyright_ignore.txt
@@ -1582,7 +1582,6 @@ examples/build_system/cmake/import_prebuilt/main/main.c
 examples/build_system/cmake/import_prebuilt/prebuilt/components/prebuilt/prebuilt.c
 examples/build_system/cmake/import_prebuilt/prebuilt/components/prebuilt/prebuilt.h
 examples/build_system/cmake/import_prebuilt/prebuilt/main/main.c
-examples/build_system/cmake/linux_host_app/main/linux_host_app.cpp
 examples/build_system/cmake/multi_config/main/func.h
 examples/build_system/cmake/multi_config/main/func_dev.c
 examples/build_system/cmake/multi_config/main/func_prod.c
diff --git a/tools/mocks/freertos/CMakeLists.txt b/tools/mocks/freertos/CMakeLists.txt
index 410855eace..a72dee3577 100644
--- a/tools/mocks/freertos/CMakeLists.txt
+++ b/tools/mocks/freertos/CMakeLists.txt
@@ -4,13 +4,15 @@ message(STATUS "building FREERTOS MOCKS (only task, event-groups and queue)")
 
 idf_component_get_property(original_freertos_dir freertos COMPONENT_OVERRIDEN_DIR)
 
+set(kernel_dir "${original_freertos_dir}/FreeRTOS-Kernel")
+
 set(include_dirs
-    "include"
-    "${original_freertos_dir}/FreeRTOS-Kernel/include"
+    "${kernel_dir}/include"
     "${original_freertos_dir}/esp_additions/include"
     "${original_freertos_dir}/esp_additions/include/freertos"
-    "${original_freertos_dir}/FreeRTOS-Kernel/include/freertos" # this is due to the way includes are generated in CMock
-    "${original_freertos_dir}/FreeRTOS-Kernel/portable/linux/include")
+    "${kernel_dir}/portable/linux/include" # For FreeRTOSConfig_arch.h
+    "${kernel_dir}/include/freertos" # this is due to the way includes are generated in CMock (without freertos prefix)
+)
 
 idf_component_mock(INCLUDE_DIRS ${include_dirs}
     REQUIRES esp_common
@@ -18,3 +20,6 @@ idf_component_mock(INCLUDE_DIRS ${include_dirs}
     ${original_freertos_dir}/FreeRTOS-Kernel/include/freertos/task.h
     ${original_freertos_dir}/FreeRTOS-Kernel/include/freertos/event_groups.h
     ${original_freertos_dir}/FreeRTOS-Kernel/include/freertos/queue.h)
+
+idf_component_get_property(freertos_lib freertos COMPONENT_LIB)
+target_compile_definitions(${freertos_lib} PUBLIC "projCOVERAGE_TEST=0")
diff --git a/tools/mocks/freertos/Kconfig b/tools/mocks/freertos/Kconfig
index ddb265003a..3a2d4786a7 100644
--- a/tools/mocks/freertos/Kconfig
+++ b/tools/mocks/freertos/Kconfig
@@ -1,13 +1,22 @@
 menu "FreeRTOS"
-    config FREERTOS_MAX_TASK_NAME_LEN
-        int "Maximum task name length"
-        range 1 256
-        default 16
-        help
-            Changes the maximum task name length. Each task allocated will
-            include this many bytes for a task name. Using a shorter value
-            saves a small amount of RAM, a longer value allows more complex
-            names.
 
-            For most uses, the default of 16 is OK.
+    menu "Kernel"
+        config FREERTOS_HZ
+            int "configTICK_RATE_HZ"
+            range 1 1000
+            default 1000
+            help
+                Sets the FreeRTOS tick interrupt frequency in Hz (see configTICK_RATE_HZ documentation for more
+                details).
+
+        config FREERTOS_MAX_TASK_NAME_LEN
+            int "configMAX_TASK_NAME_LEN"
+            range 1 256
+            default 16
+            help
+                Sets the maximum number of characters for task names (see configMAX_TASK_NAME_LEN documentation for
+                more details).
+
+                Note: For most uses, the default of 16 characters is sufficient.
+    endmenu
 endmenu
diff --git a/tools/mocks/freertos/include/FreeRTOSConfig.h b/tools/mocks/freertos/include/FreeRTOSConfig.h
deleted file mode 100644
index eb1f4defe2..0000000000
--- a/tools/mocks/freertos/include/FreeRTOSConfig.h
+++ /dev/null
@@ -1,25 +0,0 @@
-/*
- * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
- *
- * SPDX-License-Identifier: Apache-2.0
- */
-#define STACK_OVERHEAD_CHECKER                          256
-#define STACK_OVERHEAD_OPTIMIZATION                     320
-#define STACK_OVERHEAD_APPTRACE                         1280
-#define STACK_OVERHEAD_WATCHPOINT                       60
-#define configSTACK_OVERHEAD_TOTAL (                              \
-                                    STACK_OVERHEAD_CHECKER +      \
-                                    STACK_OVERHEAD_OPTIMIZATION + \
-                                    STACK_OVERHEAD_APPTRACE +     \
-                                    STACK_OVERHEAD_WATCHPOINT     \
-                                                            )
-#define configMINIMAL_STACK_SIZE                        ( 768 + configSTACK_OVERHEAD_TOTAL )
-#define configMAX_PRIORITIES                            ( 25 )  //This has impact on speed of search for highest priority
-#define configUSE_PREEMPTION                            1
-#define configUSE_IDLE_HOOK                             CONFIG_FREERTOS_USE_IDLE_HOOK
-#define configUSE_TICK_HOOK                             CONFIG_FREERTOS_USE_TICK_HOOK
-#define configUSE_16_BIT_TICKS                          0
-#define configUSE_TRACE_FACILITY 1
-#define configSUPPORT_DYNAMIC_ALLOCATION                1
-#define configUSE_MUTEXES                               1
-#define configUSE_RECURSIVE_MUTEXES                     1
diff --git a/tools/test_apps/.build-test-rules.yml b/tools/test_apps/.build-test-rules.yml
index 8bc316fe55..8722fd678e 100644
--- a/tools/test_apps/.build-test-rules.yml
+++ b/tools/test_apps/.build-test-rules.yml
@@ -11,6 +11,14 @@ tools/test_apps/build_system/ldgen_test:
       temporary: true
       reason: target esp32c2 is not supported yet
 
+tools/test_apps/linux_compatible/hello_world_linux_compatible:
+  enable:
+    - if: INCLUDE_DEFAULT == 1 or IDF_TARGET == "linux"
+  disable_test:
+    - if: IDF_TARGET not in ["esp32", "esp32c3"]
+      temporary: true
+      reason: pytest doesn't support linux target yet, hence, it's tested independenly in the host_tests stage
+
 tools/test_apps/peripherals/usb:
   enable:
     - if: IDF_TARGET in ["esp32s2", "esp32s3"]
diff --git a/tools/test_apps/linux_compatible/hello_world_linux_compatible/CMakeLists.txt b/tools/test_apps/linux_compatible/hello_world_linux_compatible/CMakeLists.txt
new file mode 100644
index 0000000000..827441ca4c
--- /dev/null
+++ b/tools/test_apps/linux_compatible/hello_world_linux_compatible/CMakeLists.txt
@@ -0,0 +1,7 @@
+# The following lines of boilerplate have to be in your project's
+# CMakeLists in this exact order for cmake to work correctly
+cmake_minimum_required(VERSION 3.16)
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+set(COMPONENTS main)
+project(hello_world)
diff --git a/tools/test_apps/linux_compatible/hello_world_linux_compatible/README.md b/tools/test_apps/linux_compatible/hello_world_linux_compatible/README.md
new file mode 100644
index 0000000000..2a5c7d4293
--- /dev/null
+++ b/tools/test_apps/linux_compatible/hello_world_linux_compatible/README.md
@@ -0,0 +1,45 @@
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 | Linux |
+| ----------------- | ----- | -------- | -------- | -------- | -------- | ----- |
+
+# Hello World Example Compatible with POSIX-port
+
+This is a version of the "Hello World" example compatible with the linux target. Just by using `idf.py (--preview) set-target <target>`, it can be compiled for chip targets as well as for the [FreeRTOS POSIX/Linux simulator](https://www.freertos.org/FreeRTOS-simulator-for-Linux.html), i.e., for running it on Linux. The applications can then be run on the chosen target.
+
+## Requirements
+
+If you want to use this example on Linux, you need a Linux machine as host. The remaining requirements are the same requirements as for [Unit Testing on Linux (using cmock)](https://docs.espressif.com/projects/esp-idf/en/stable/esp32/api-guides/linux-host-testing.html#requirements), except you do not need Ruby.
+
+## How to use example
+
+### Configure the project
+
+No special configuration is required, we also do not recommend changing configuration when compiled for the POSIX/Linux simulator as this is still in preview. If you have to configure something, use the usual IDF menuconfig:
+```
+idf.py menuconfig
+```
+
+### Build and Flash
+
+You can compile this example for chip targets, e.g. ESP32 and then run it by using:
+```
+idf.py set-target esp32
+idf.py build
+idf.py -p <port> flash monitor
+```
+
+If you want to build this example for the linux target and run it, use the same commands except setting the linux target and omitting the flash command:
+```
+idf.py --preview set-target linux
+idf.by build
+idf.py monitor
+```
+The linux target is still in preview, hence the necessary `--preview` argument. Flashing can be omitted on Linux.
+
+
+## Example folder contents
+
+The files in this project have the same structure as the files in the [original Hello World application](../../../../examples/get-started/hello_world/).
+
+## Example Output
+
+The output is similar to the output of the [original Hello World application](../../../../examples/get-started/hello_world/), except that no chip information is printed and there won't be any bootloader output on the linux target.
diff --git a/tools/test_apps/linux_compatible/hello_world_linux_compatible/main/CMakeLists.txt b/tools/test_apps/linux_compatible/hello_world_linux_compatible/main/CMakeLists.txt
new file mode 100644
index 0000000000..392c049cbf
--- /dev/null
+++ b/tools/test_apps/linux_compatible/hello_world_linux_compatible/main/CMakeLists.txt
@@ -0,0 +1,4 @@
+idf_component_register(SRCS "hello_world_main.c"
+                    INCLUDE_DIRS "")
+
+target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/tools/test_apps/linux_compatible/hello_world_linux_compatible/main/hello_world_main.c b/tools/test_apps/linux_compatible/hello_world_linux_compatible/main/hello_world_main.c
new file mode 100644
index 0000000000..988ea320fc
--- /dev/null
+++ b/tools/test_apps/linux_compatible/hello_world_linux_compatible/main/hello_world_main.c
@@ -0,0 +1,24 @@
+/*
+ * SPDX-FileCopyrightText: 2010-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: CC0-1.0
+ */
+
+#include <stdio.h>
+#include <stdlib.h>
+#include "sdkconfig.h"
+#include "freertos/FreeRTOS.h"
+#include "freertos/task.h"
+
+void app_main(void)
+{
+    printf("Hello world!\n");
+
+    for (int i = 10; i >= 0; i--) {
+        printf("Restarting in %d seconds...\n", i);
+        vTaskDelay(1000 / portTICK_PERIOD_MS);
+    }
+    printf("Restarting now.\n");
+    fflush(stdout);
+    exit(0);
+}
diff --git a/tools/test_apps/linux_compatible/hello_world_linux_compatible/pytest_hello_world_linux_compatible.py b/tools/test_apps/linux_compatible/hello_world_linux_compatible/pytest_hello_world_linux_compatible.py
new file mode 100644
index 0000000000..08e67cea7a
--- /dev/null
+++ b/tools/test_apps/linux_compatible/hello_world_linux_compatible/pytest_hello_world_linux_compatible.py
@@ -0,0 +1,15 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: CC0-1.0
+
+import pytest
+from pytest_embedded_idf.dut import IdfDut
+
+# Note that support for Linux target console applications hasn't been implemented for pytest-embedded yet
+# (https://github.com/espressif/pytest-embedded/issues/106)
+
+
+@pytest.mark.esp32
+@pytest.mark.esp32c3
+@pytest.mark.generic
+def test_hello_world_linux_compatible(dut: IdfDut) -> None:
+    dut.expect('Hello world!')

From 19f400a54701f28ab68bc1e0f508e60ef13f7a66 Mon Sep 17 00:00:00 2001
From: daiziyan <daiziyan@madcowdeMacBook-Air-96.local>
Date: Fri, 23 Sep 2022 11:31:49 +0800
Subject: [PATCH 588/665] docs: update CN trans for provisioning and system

---
 docs/zh_CN/migration-guides/release-5.x/provisioning.rst | 5 +++--
 docs/zh_CN/migration-guides/release-5.x/system.rst       | 2 ++
 2 files changed, 5 insertions(+), 2 deletions(-)

diff --git a/docs/zh_CN/migration-guides/release-5.x/provisioning.rst b/docs/zh_CN/migration-guides/release-5.x/provisioning.rst
index a723e49b37..91ff8e5ccc 100644
--- a/docs/zh_CN/migration-guides/release-5.x/provisioning.rst
+++ b/docs/zh_CN/migration-guides/release-5.x/provisioning.rst
@@ -13,9 +13,10 @@ Protocomm
 Wi-Fi 配置
 -------------
 
-:cpp:func:`wifi_prov_mgr_start_provisioning`  API 中的 ``pop`` 字段现已弃用。请使用 ``wifi_prov_sec_params`` 字段来代替 ``pop``。此参数应包含所使用的协议版本所要求的结构（包括安全参数）。
+.. list::
+    * :cpp:func:`wifi_prov_mgr_start_provisioning` API 中的 ``pop`` 字段现已弃用。请使用 ``wifi_prov_sec_params`` 字段来代替 ``pop``。此参数应包含所使用的协议版本所要求的结构（包括安全参数）。例如，当使用安全版本 2 时，``wifi_prov_sec_params`` 参数应包含指向 :cpp:type:`wifi_prov_security2_params_t` 结构体类型的指针。
 
-例如，当使用安全版本 2 时，``wifi_prov_sec_params`` 参数应包含指向 :cpp:type:`wifi_prov_security2_params_t` 类型结构的指针。
+    * :cpp:func:`wifi_prov_mgr_is_provisioned` API 不再返回 :c:macro:`ESP_ERR_INVALID_STATE` 错误。此 API 现在可以在不依赖配置管理器初始化状态的情况下工作。
 
 ESP 本地控制
 -----------------
diff --git a/docs/zh_CN/migration-guides/release-5.x/system.rst b/docs/zh_CN/migration-guides/release-5.x/system.rst
index 342052b249..d5e76bb59d 100644
--- a/docs/zh_CN/migration-guides/release-5.x/system.rst
+++ b/docs/zh_CN/migration-guides/release-5.x/system.rst
@@ -115,6 +115,8 @@ ESP 镜像中关于 SPI 速度的枚举成员已重新更名：
     - 以结构体的形式传递配置。
     - 可将该函数配置为订阅空闲任务。
 
+- 原先的配置选项 ``CONFIG_ESP_TASK_WDT`` 被重新命名为 :ref:`CONFIG_ESP_TASK_WDT_INIT` 并引入了一个新选项 :ref:`CONFIG_ESP_TASK_WDT_EN`。
+
 FreeRTOS
 --------
 

From 1d826c7a2bbe858b6ffb03fe5ddecbd33bb6a881 Mon Sep 17 00:00:00 2001
From: WanqQixiang <wangqixiang@espressif.com>
Date: Tue, 27 Sep 2022 14:30:46 +0800
Subject: [PATCH 589/665] openthread: Add some flash optimization options for
 openthread component

openthread: use a certain version of esp_openthread_cli_extension managed component
---
 components/ieee802154/lib                     |  2 +-
 components/openthread/CMakeLists.txt          | 13 ++++--
 components/openthread/Kconfig                 | 45 +++++++++++++++++++
 components/openthread/lib                     |  2 +-
 components/openthread/openthread              |  2 +-
 .../openthread-core-esp32x-ftd-config.h       | 26 ++++++-----
 .../openthread-core-esp32x-mtd-config.h       | 20 +++++----
 .../openthread/src/esp_openthread_stubs.c     | 31 +++++++++++++
 .../openthread/ot_br/main/idf_component.yml   |  2 +-
 examples/openthread/ot_cli/main/esp_ot_cli.c  | 10 ++---
 .../openthread/ot_cli/main/idf_component.yml  |  2 +-
 11 files changed, 120 insertions(+), 35 deletions(-)
 create mode 100644 components/openthread/src/esp_openthread_stubs.c

diff --git a/components/ieee802154/lib b/components/ieee802154/lib
index a35ccebb0d..2b52a261fe 160000
--- a/components/ieee802154/lib
+++ b/components/ieee802154/lib
@@ -1 +1 @@
-Subproject commit a35ccebb0d6f30879367a795efca1586ec6bbfc3
+Subproject commit 2b52a261fef2ad7b630e11866dca567d17170401
diff --git a/components/openthread/CMakeLists.txt b/components/openthread/CMakeLists.txt
index 1ed80f5dec..0b91fd9b3b 100644
--- a/components/openthread/CMakeLists.txt
+++ b/components/openthread/CMakeLists.txt
@@ -34,16 +34,20 @@ if(CONFIG_OPENTHREAD_ENABLED)
     if(CONFIG_OPENTHREAD_FTD OR CONFIG_OPENTHREAD_MTD)
         list(APPEND src_dirs
             "src"
-            "openthread/examples/apps/cli"
             "openthread/src/core/backbone_router"
             "openthread/src/core/coap"
             "openthread/src/core/meshcop"
             "openthread/src/core/net"
-            "openthread/src/cli"
             "openthread/src/lib/platform")
 
-        list(APPEND exclude_srcs
-            "openthread/examples/apps/cli/main.c")
+        if(CONFIG_OPENTHREAD_CLI)
+            list(APPEND src_dirs
+                "openthread/examples/apps/cli"
+                "openthread/src/cli")
+
+            list(APPEND exclude_srcs
+                "openthread/examples/apps/cli/main.c")
+        endif()
 
     elseif(CONFIG_OPENTHREAD_RADIO)
         list(APPEND src_dirs
@@ -61,6 +65,7 @@ if(CONFIG_OPENTHREAD_ENABLED)
             "openthread/src/core/api/ip6_api.cpp"
             "openthread/src/core/api/link_api.cpp"
             "openthread/src/core/api/message_api.cpp"
+            "openthread/src/core/api/nat64_api.cpp"
             "openthread/src/core/api/netdata_api.cpp"
             "openthread/src/core/api/random_crypto_api.cpp"
             "openthread/src/core/api/tcp_api.cpp"
diff --git a/components/openthread/Kconfig b/components/openthread/Kconfig
index e6e962be94..b5e86b104a 100644
--- a/components/openthread/Kconfig
+++ b/components/openthread/Kconfig
@@ -6,6 +6,44 @@ menu "OpenThread"
         help
             Select this option to enable OpenThread and show the submenu with OpenThread configuration choices.
 
+    config OPENTHREAD_LOG_LEVEL_DYNAMIC
+        bool "Enable dynamic log level control"
+        depends on OPENTHREAD_ENABLED
+        default y
+        help
+            Select this option to enable dynamic log level control for OpenThread
+
+    choice OPENTHREAD_LOG_LEVEL
+        prompt "OpenThread log verbosity"
+        depends on OPENTHREAD_ENABLED && !OPENTHREAD_LOG_LEVEL_DYNAMIC
+        default OPENTHREAD_LOG_LEVEL_INFO
+        help
+            Select OpenThread log level.
+
+        config OPENTHREAD_LOG_LEVEL_NONE
+            bool "No logs"
+        config OPENTHREAD_LOG_LEVEL_CRIT
+            bool "Error logs"
+        config OPENTHREAD_LOG_LEVEL_WARN
+            bool "Warning logs"
+        config OPENTHREAD_LOG_LEVEL_NOTE
+            bool "Notice logs"
+        config OPENTHREAD_LOG_LEVEL_INFO
+            bool "Info logs"
+        config OPENTHREAD_LOG_LEVEL_DEBG
+            bool "Debug logs"
+    endchoice #OPENTHREAD_LOG_LEVEL
+
+    config OPENTHREAD_LOG_LEVEL
+        int
+        depends on OPENTHREAD_ENABLED && !OPENTHREAD_LOG_LEVEL_DYNAMIC
+        default 0 if OPENTHREAD_LOG_LEVEL_NONE
+        default 1 if OPENTHREAD_LOG_LEVEL_CRIT
+        default 2 if OPENTHREAD_LOG_LEVEL_WARN
+        default 3 if OPENTHREAD_LOG_LEVEL_NOTE
+        default 4 if OPENTHREAD_LOG_LEVEL_INFO
+        default 5 if OPENTHREAD_LOG_LEVEL_DEBG
+
     choice OPENTHREAD_RADIO_TYPE
         prompt "Config the Thread radio type"
         depends on OPENTHREAD_ENABLED
@@ -51,6 +89,13 @@ menu "OpenThread"
                 radio only device.
     endchoice
 
+    config OPENTHREAD_CLI
+        bool "Enable Openthread Command-Line Interface"
+        depends on OPENTHREAD_ENABLED
+        default y
+        help
+            Select this option to enable Command-Line Interface in OpenThread.
+
     config OPENTHREAD_DIAG
         bool "Enable diag"
         depends on OPENTHREAD_ENABLED
diff --git a/components/openthread/lib b/components/openthread/lib
index 0758f50523..698e8386c3 160000
--- a/components/openthread/lib
+++ b/components/openthread/lib
@@ -1 +1 @@
-Subproject commit 0758f50523b25f75a4a24f8687946fa4eaf7661e
+Subproject commit 698e8386c31f2c34e167b65f72a6b2553e838dd9
diff --git a/components/openthread/openthread b/components/openthread/openthread
index 1b5298eb76..e64ba13faa 160000
--- a/components/openthread/openthread
+++ b/components/openthread/openthread
@@ -1 +1 @@
-Subproject commit 1b5298eb7663a8fb48402e73a17f6e47db89648c
+Subproject commit e64ba13faa865aa7febd5cb7dc7eb52ff19a2c5c
diff --git a/components/openthread/private_include/openthread-core-esp32x-ftd-config.h b/components/openthread/private_include/openthread-core-esp32x-ftd-config.h
index 49be86e632..ad015fba3d 100644
--- a/components/openthread/private_include/openthread-core-esp32x-ftd-config.h
+++ b/components/openthread/private_include/openthread-core-esp32x-ftd-config.h
@@ -41,6 +41,14 @@
  */
 #define OPENTHREAD_CONFIG_LOG_OUTPUT OPENTHREAD_CONFIG_LOG_OUTPUT_PLATFORM_DEFINED
 
+/**
+ * @def OPENTHREAD_CONFIG_LOG_LEVEL_DYNAMIC_ENABLE
+ *
+ * Configuration option to enable dynamic log level control.
+ *
+ */
+#define OPENTHREAD_CONFIG_LOG_LEVEL_DYNAMIC_ENABLE CONFIG_OPENTHREAD_LOG_LEVEL_DYNAMIC
+
 /**
  * @def OPENTHREAD_CONFIG_LOG_LEVEL
  *
@@ -48,15 +56,11 @@
  * verbose log level possible. See `OPENTHREAD_CONFIG_LOG_LEVEL_INIT` to set the initial log level.
  *
  */
+#if OPENTHREAD_CONFIG_LOG_LEVEL_DYNAMIC_ENABLE
 #define OPENTHREAD_CONFIG_LOG_LEVEL OT_LOG_LEVEL_DEBG
-
-/**
- * @def OPENTHREAD_CONFIG_LOG_LEVEL_DYNAMIC_ENABLE
- *
- * Define as 1 to enable dynamic log level control.
- *
- */
-#define OPENTHREAD_CONFIG_LOG_LEVEL_DYNAMIC_ENABLE 1
+#else
+#define OPENTHREAD_CONFIG_LOG_LEVEL CONFIG_OPENTHREAD_LOG_LEVEL
+#endif
 
 #define OPENTHREAD_CONFIG_LOG_CLI 1
 #define OPENTHREAD_CONFIG_LOG_PKT_DUMP 1
@@ -150,13 +154,13 @@
 #endif
 
 /**
- * @def OPENTHREAD_CONFIG_BORDER_ROUTING_NAT64_ENABLE
+ * @def OPENTHREAD_CONFIG_NAT64_BORDER_ROUTING_ENABLE
  *
  * Define to 1 to enable Border Routing NAT64 support.
  *
  */
-#ifndef OPENTHREAD_CONFIG_BORDER_ROUTING_NAT64_ENABLE
-#define OPENTHREAD_CONFIG_BORDER_ROUTING_NAT64_ENABLE 1
+#ifndef OPENTHREAD_CONFIG_NAT64_BORDER_ROUTING_ENABLE
+#define OPENTHREAD_CONFIG_NAT64_BORDER_ROUTING_ENABLE 1
 #endif
 
 /**
diff --git a/components/openthread/private_include/openthread-core-esp32x-mtd-config.h b/components/openthread/private_include/openthread-core-esp32x-mtd-config.h
index f2131e46e6..a675e00853 100644
--- a/components/openthread/private_include/openthread-core-esp32x-mtd-config.h
+++ b/components/openthread/private_include/openthread-core-esp32x-mtd-config.h
@@ -41,6 +41,14 @@
  */
 #define OPENTHREAD_CONFIG_LOG_OUTPUT OPENTHREAD_CONFIG_LOG_OUTPUT_PLATFORM_DEFINED
 
+/**
+ * @def OPENTHREAD_CONFIG_LOG_LEVEL_DYNAMIC_ENABLE
+ *
+ * Configuration option to enable dynamic log level control.
+ *
+ */
+#define OPENTHREAD_CONFIG_LOG_LEVEL_DYNAMIC_ENABLE CONFIG_OPENTHREAD_LOG_LEVEL_DYNAMIC
+
 /**
  * @def OPENTHREAD_CONFIG_LOG_LEVEL
  *
@@ -48,15 +56,11 @@
  * verbose log level possible. See `OPENTHREAD_CONFIG_LOG_LEVEL_INIT` to set the initial log level.
  *
  */
+#if OPENTHREAD_CONFIG_LOG_LEVEL_DYNAMIC_ENABLE
 #define OPENTHREAD_CONFIG_LOG_LEVEL OT_LOG_LEVEL_DEBG
-
-/**
- * @def OPENTHREAD_CONFIG_LOG_LEVEL_DYNAMIC_ENABLE
- *
- * Define as 1 to enable dynamic log level control.
- *
- */
-#define OPENTHREAD_CONFIG_LOG_LEVEL_DYNAMIC_ENABLE 1
+#else
+#define OPENTHREAD_CONFIG_LOG_LEVEL CONFIG_OPENTHREAD_LOG_LEVEL
+#endif
 
 #define OPENTHREAD_CONFIG_LOG_CLI 1
 #define OPENTHREAD_CONFIG_LOG_PKT_DUMP 1
diff --git a/components/openthread/src/esp_openthread_stubs.c b/components/openthread/src/esp_openthread_stubs.c
new file mode 100644
index 0000000000..c129d04e85
--- /dev/null
+++ b/components/openthread/src/esp_openthread_stubs.c
@@ -0,0 +1,31 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <esp_openthread.h>
+#include <openthread/platform/radio.h>
+#include <openthread/platform/toolchain.h>
+#include <stdint.h>
+#include <utils/uart.h>
+
+OT_TOOL_WEAK void otPlatUartReceived(const uint8_t *, uint16_t)
+{
+}
+
+OT_TOOL_WEAK void otPlatUartSendDone(void)
+{
+}
+
+OT_TOOL_WEAK void otPlatDiagRadioTransmitDone(otInstance *, otRadioFrame *, otError)
+{
+}
+
+OT_TOOL_WEAK void otPlatDiagRadioReceiveDone(otInstance *, otRadioFrame *, otError)
+{
+}
+
+OT_TOOL_WEAK void otPlatDiagAlarmFired(otInstance *)
+{
+}
diff --git a/examples/openthread/ot_br/main/idf_component.yml b/examples/openthread/ot_br/main/idf_component.yml
index 6bcf90f97a..2f9c0f6440 100644
--- a/examples/openthread/ot_br/main/idf_component.yml
+++ b/examples/openthread/ot_br/main/idf_component.yml
@@ -1,6 +1,6 @@
 ## IDF Component Manager Manifest File
 dependencies:
-  espressif/esp_ot_cli_extension: "*"
+  espressif/esp_ot_cli_extension: "~0.1.0"
   espressif/mdns: "^1.0.3"
   ## Required IDF version
   idf:
diff --git a/examples/openthread/ot_cli/main/esp_ot_cli.c b/examples/openthread/ot_cli/main/esp_ot_cli.c
index 863664a585..0d4e3ad379 100644
--- a/examples/openthread/ot_cli/main/esp_ot_cli.c
+++ b/examples/openthread/ot_cli/main/esp_ot_cli.c
@@ -43,7 +43,6 @@
 
 #define TAG "ot_esp_cli"
 
-#if CONFIG_OPENTHREAD_CLI_ESP_EXTENSION
 static esp_netif_t *init_openthread_netif(const esp_openthread_platform_config_t *config)
 {
     esp_netif_config_t cfg = ESP_NETIF_DEFAULT_OPENTHREAD();
@@ -53,7 +52,6 @@ static esp_netif_t *init_openthread_netif(const esp_openthread_platform_config_t
 
     return netif;
 }
-#endif // CONFIG_OPENTHREAD_CLI_ESP_EXTENSION
 
 static void ot_task_worker(void *aContext)
 {
@@ -66,16 +64,18 @@ static void ot_task_worker(void *aContext)
     // Initialize the OpenThread stack
     ESP_ERROR_CHECK(esp_openthread_init(&config));
 
+#if CONFIG_OPENTHREAD_LOG_LEVEL_DYNAMIC
     // The OpenThread log level directly matches ESP log level
     (void)otLoggingSetLevel(CONFIG_LOG_DEFAULT_LEVEL);
+#endif
     // Initialize the OpenThread cli
     esp_openthread_cli_init();
 
-#if CONFIG_OPENTHREAD_CLI_ESP_EXTENSION
     esp_netif_t *openthread_netif;
     // Initialize the esp_netif bindings
     openthread_netif = init_openthread_netif(&config);
 
+#if CONFIG_OPENTHREAD_CLI_ESP_EXTENSION
     esp_cli_custom_command_init();
 #endif // CONFIG_OPENTHREAD_CLI_ESP_EXTENSION
 
@@ -84,10 +84,8 @@ static void ot_task_worker(void *aContext)
     esp_openthread_launch_mainloop();
 
     // Clean up
-#if CONFIG_OPENTHREAD_CLI_ESP_EXTENSION
     esp_netif_destroy(openthread_netif);
     esp_openthread_netif_glue_deinit();
-#endif // CONFIG_OPENTHREAD_CLI_ESP_EXTENSION
 
     esp_vfs_eventfd_unregister();
     vTaskDelete(NULL);
@@ -104,9 +102,7 @@ void app_main(void)
     };
 
     ESP_ERROR_CHECK(esp_event_loop_create_default());
-#if CONFIG_OPENTHREAD_CLI_ESP_EXTENSION
     ESP_ERROR_CHECK(esp_netif_init());
-#endif // CONFIG_OPENTHREAD_CLI_ESP_EXTENSION
     ESP_ERROR_CHECK(esp_vfs_eventfd_register(&eventfd_config));
     xTaskCreate(ot_task_worker, "ot_cli_main", 10240, xTaskGetCurrentTaskHandle(), 5, NULL);
 }
diff --git a/examples/openthread/ot_cli/main/idf_component.yml b/examples/openthread/ot_cli/main/idf_component.yml
index 1d7d5f4a23..2246fc9a0e 100644
--- a/examples/openthread/ot_cli/main/idf_component.yml
+++ b/examples/openthread/ot_cli/main/idf_component.yml
@@ -1,5 +1,5 @@
 ## IDF Component Manager Manifest File
 dependencies:
-  espressif/esp_ot_cli_extension: "*"
+  espressif/esp_ot_cli_extension: "~0.1.0"
   idf:
     version: ">=4.1.0"

From 8fba04638b45197e218d6394093b6f38cfb4e840 Mon Sep 17 00:00:00 2001
From: Harshit Malpani <harshit.malpani@espressif.com>
Date: Wed, 21 Sep 2022 11:57:00 +0530
Subject: [PATCH 590/665] espcoredump: Add support for esp32c2

This commit puts some code under SOC_RTC_MEM_SUPPORTED. This enables use of coredump in targets with no RTC memory support.
---
 .../espcoredump/include_core_dump/esp_core_dump_common.h  | 2 ++
 components/espcoredump/src/core_dump_common.c             | 8 ++++++++
 2 files changed, 10 insertions(+)

diff --git a/components/espcoredump/include_core_dump/esp_core_dump_common.h b/components/espcoredump/include_core_dump/esp_core_dump_common.h
index 8915db228e..61772eb9d8 100644
--- a/components/espcoredump/include_core_dump/esp_core_dump_common.h
+++ b/components/espcoredump/include_core_dump/esp_core_dump_common.h
@@ -22,8 +22,10 @@ extern "C" {
 typedef enum {
     COREDUMP_MEMORY_DRAM,
     COREDUMP_MEMORY_IRAM,
+#if SOC_RTC_MEM_SUPPORTED
     COREDUMP_MEMORY_RTC,
     COREDUMP_MEMORY_RTC_FAST,
+#endif
     COREDUMP_MEMORY_MAX,
     COREDUMP_MEMORY_START = COREDUMP_MEMORY_DRAM
 } coredump_region_t;
diff --git a/components/espcoredump/src/core_dump_common.c b/components/espcoredump/src/core_dump_common.c
index a1ea9261b0..24607d1b65 100644
--- a/components/espcoredump/src/core_dump_common.c
+++ b/components/espcoredump/src/core_dump_common.c
@@ -28,10 +28,12 @@ extern int _coredump_dram_start;
 extern int _coredump_dram_end;
 extern int _coredump_iram_start;
 extern int _coredump_iram_end;
+#if SOC_RTC_MEM_SUPPORTED
 extern int _coredump_rtc_start;
 extern int _coredump_rtc_end;
 extern int _coredump_rtc_fast_start;
 extern int _coredump_rtc_fast_end;
+#endif
 
 /**
  * @brief In the menconfig, it is possible to specify a specific stack size for
@@ -226,8 +228,10 @@ uint32_t esp_core_dump_get_user_ram_segments(void)
 
     // count number of memory segments to insert into ELF structure
     total_sz += COREDUMP_GET_MEMORY_SIZE(&_coredump_dram_end, &_coredump_dram_start) > 0 ? 1 : 0;
+#if SOC_RTC_MEM_SUPPORTED
     total_sz += COREDUMP_GET_MEMORY_SIZE(&_coredump_rtc_end, &_coredump_rtc_start) > 0 ? 1 : 0;
     total_sz += COREDUMP_GET_MEMORY_SIZE(&_coredump_rtc_fast_end, &_coredump_rtc_fast_start) > 0 ? 1 : 0;
+#endif
     total_sz += COREDUMP_GET_MEMORY_SIZE(&_coredump_iram_end, &_coredump_iram_start) > 0 ? 1 : 0;
 
     return total_sz;
@@ -238,8 +242,10 @@ uint32_t esp_core_dump_get_user_ram_size(void)
     uint32_t total_sz = 0;
 
     total_sz += COREDUMP_GET_MEMORY_SIZE(&_coredump_dram_end, &_coredump_dram_start);
+#if SOC_RTC_MEM_SUPPORTED
     total_sz += COREDUMP_GET_MEMORY_SIZE(&_coredump_rtc_end, &_coredump_rtc_start);
     total_sz += COREDUMP_GET_MEMORY_SIZE(&_coredump_rtc_fast_end, &_coredump_rtc_fast_start);
+#endif
     total_sz += COREDUMP_GET_MEMORY_SIZE(&_coredump_iram_end, &_coredump_iram_start);
 
     return total_sz;
@@ -262,6 +268,7 @@ int esp_core_dump_get_user_ram_info(coredump_region_t region, uint32_t *start)
             total_sz = (uint8_t *)&_coredump_iram_end - (uint8_t *)&_coredump_iram_start;
             break;
 
+#if SOC_RTC_MEM_SUPPORTED
         case COREDUMP_MEMORY_RTC:
             *start = (uint32_t)&_coredump_rtc_start;
             total_sz = (uint8_t *)&_coredump_rtc_end - (uint8_t *)&_coredump_rtc_start;
@@ -271,6 +278,7 @@ int esp_core_dump_get_user_ram_info(coredump_region_t region, uint32_t *start)
             *start = (uint32_t)&_coredump_rtc_fast_start;
             total_sz = (uint8_t *)&_coredump_rtc_fast_end - (uint8_t *)&_coredump_rtc_fast_start;
             break;
+#endif
 
         default:
             break;

From 9e6d18155733a9d655176a874d88461e09f6840d Mon Sep 17 00:00:00 2001
From: Mahavir Jain <mahavir@espressif.com>
Date: Fri, 23 Sep 2022 11:26:46 +0530
Subject: [PATCH 591/665] espcoredump: re-enable test_app build for esp32c2

---
 components/espcoredump/.build-test-rules.yml | 7 -------
 components/espcoredump/test_apps/README.md   | 4 ++--
 2 files changed, 2 insertions(+), 9 deletions(-)
 delete mode 100644 components/espcoredump/.build-test-rules.yml

diff --git a/components/espcoredump/.build-test-rules.yml b/components/espcoredump/.build-test-rules.yml
deleted file mode 100644
index 8f546a13dc..0000000000
--- a/components/espcoredump/.build-test-rules.yml
+++ /dev/null
@@ -1,7 +0,0 @@
-# Documentation: .gitlab/ci/README.md#manifest-file-to-control-the-buildtest-apps
-
-components/espcoredump/test_apps:
-  disable:
-    - if: IDF_TARGET == "esp32c2"
-      temporary: true
-      reason: target esp32c2 is not supported yet
diff --git a/components/espcoredump/test_apps/README.md b/components/espcoredump/test_apps/README.md
index 2159d40a70..f0bf02b571 100644
--- a/components/espcoredump/test_apps/README.md
+++ b/components/espcoredump/test_apps/README.md
@@ -1,5 +1,5 @@
-| Supported Targets | ESP32 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
-| ----------------- | ----- | -------- | -------- | -------- |
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- |
 
 # ESP Core Dump Tests
 

From a2db79eb266e2f3ee00ac802355e603210cb8997 Mon Sep 17 00:00:00 2001
From: Mahavir Jain <mahavir@espressif.com>
Date: Sat, 24 Sep 2022 22:40:23 +0530
Subject: [PATCH 592/665] espcoredump: add esp32c2 target in test_app

---
 components/espcoredump/test_apps/build_espcoredump.sh | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/espcoredump/test_apps/build_espcoredump.sh b/components/espcoredump/test_apps/build_espcoredump.sh
index 9f7ac84d3f..4964aa2e6c 100755
--- a/components/espcoredump/test_apps/build_espcoredump.sh
+++ b/components/espcoredump/test_apps/build_espcoredump.sh
@@ -11,7 +11,7 @@ else
   output_dir=$1
 fi
 
-SUPPORTED_TARGETS=("esp32" "esp32s2" "esp32c3" "esp32s3")
+SUPPORTED_TARGETS=("esp32" "esp32s2" "esp32c3" "esp32s3" "esp32c2")
 for chip in "${SUPPORTED_TARGETS[@]}"; do
   {
     echo "--------------------------"

From ed884fece61a9bb9a89caf89624019fdf1257728 Mon Sep 17 00:00:00 2001
From: Mahavir Jain <mahavir@espressif.com>
Date: Sat, 24 Sep 2022 22:41:17 +0530
Subject: [PATCH 593/665] espcoredump: enable tests for esp32c2 target

---
 .../espcoredump/test/esp32c2/coredump.b64     | 124 +++++++
 .../espcoredump/test/esp32c2/expected_output  | 314 ++++++++++++++++++
 .../espcoredump/test/test_espcoredump.py      |   2 +-
 .../espcoredump/test/test_espcoredump.sh      |   2 +-
 components/espcoredump/test/test_sections.c   |  11 +-
 5 files changed, 446 insertions(+), 7 deletions(-)
 create mode 100644 components/espcoredump/test/esp32c2/coredump.b64
 create mode 100644 components/espcoredump/test/esp32c2/expected_output

diff --git a/components/espcoredump/test/esp32c2/coredump.b64 b/components/espcoredump/test/esp32c2/coredump.b64
new file mode 100644
index 0000000000..524d741774
--- /dev/null
+++ b/components/espcoredump/test/esp32c2/coredump.b64
@@ -0,0 +1,124 @@
+tBEAAAABBQAAAAAAAAAAAAAAAAA=
+f0VMRgEBAQAAAAAAAAAAAAQA8wABAAAAAAAAADQAAAAAAAAAAAAAADQAIAAMACgA
+AAAAAA==
+BAAAALQBAAAAAAAAAAAAAGAEAABgBAAABgAAAAAAAAA=
+AQAAABQGAACw6M0/sOjNP1QBAABUAQAABgAAAAAAAAA=
+AQAAAGgHAABw580/cOfNPzABAAAwAQAABgAAAAAAAAA=
+AQAAAJgIAAD83s0//N7NP1QBAABUAQAABgAAAAAAAAA=
+AQAAAOwJAAAg3s0/IN7NP9AAAADQAAAABgAAAAAAAAA=
+AQAAALwKAABo68o/aOvKP1QBAABUAQAABgAAAAAAAAA=
+AQAAABAMAACg6so/oOrKP8AAAADAAAAABgAAAAAAAAA=
+AQAAANAMAAAM8s0/DPLNP1QBAABUAQAABgAAAAAAAAA=
+AQAAACQOAAAw8c0/MPHNP9AAAADQAAAABgAAAAAAAAA=
+AQAAAPQOAABw1Mo/cNTKP1QBAABUAQAABgAAAAAAAAA=
+AQAAAEgQAACQ08o/kNPKP9AAAADQAAAABgAAAAAAAAA=
+BAAAABgRAAAAAAAAAAAAAIQAAACEAAAABgAAAAAAAAA=
+CAAAAMwAAAABAAAA
+Q09SRQAAAAA=
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAsOjNPwAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAEm0AQgxtAEIQ6M0/EJLKP6zFzT/I4wVA
+AAAAAAAAAAAAAAAAAAAAACAAAAAs580/AAAAAAcAAACt////BQAAADBAAEIAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAA
+CAAAAMwAAAABAAAA
+Q09SRQAAAAA=
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA/N7NPwAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA6jA4QDhjOECg3s0/EJLKP/y7zT/I4wVA
+4P///wAAAABkAAAAAAAAAAEAAAABAAAAZAAAAAQAAAABAAAAAAAMYDBAAEIAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAA
+CAAAAMwAAAABAAAA
+Q09SRQAAAAA=
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAaOvKPwAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAsjE4QMyGAEIg68o/EJLKP2zIyj/whgVA
+4P///wAAAAAIAAAAAQAAAAEAAAAAAAAAAADw/wAwAmAcAAAAAAAAAAEAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAA
+CAAAAMwAAAABAAAA
+Q09SRQAAAAA=
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAADPLNPwAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA6jA4QDhjOECw8c0/EJLKPwzPzT/I4wVA
+AAAAAAAAAABkAAAAAAAAAAEAAAABAAAAyAAAAAQAAAABAAAAAAAMYDBAAEIAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAA
+CAAAAMwAAAABAAAA
+Q09SRQAAAAA=
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAcNTKPwAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA1mI4QABjOEAQ1Mo/EJLKP2yxyj8AAAAA
+AAAAAAAAAAAAAAAA/////wEAAAABAAAA/////wQAAAAAsMo/ACAMYAAAAAAAAAAA
+AQAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAA
+0OfNP2QAAAAQr8o/EK/KP7DozT8Ir8o/EgAAAN2eyrERRsypsOjNPwAAAAAHAAAA
+rODNP3VuYWxpZ25lZF9wdHJfdAAAAAAAoOjNPwcAAAAAAAAAAAAAAAAAAAAAAAAA
+NMHKP5zByj8Ewso/AAAAAAAAAAABAAAAAAAAAAAAAAAAAAAAUMQAQgAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAPw==
+Em0AQgxtAEIQ6M0/EJLKP6zFzT/I4wVAAAAAAAAAAAAAAAAAAAAAACAAAAAs580/
+AAAAAAcAAACt////BQAAADBAAEIAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACBGAAAAQA4QAcAAAAFAAAA
+AAAAAAIAAAAwQABCAAAAAAAAAAAAAAAAAAAAAAMAAAAAAAAACgAAAJzByj/sbABC
+AAAAAAAAAAAAAAAAAwAAAAAAAABQ6M0/AgAAAOxsAEJ8EwE8HgAAAGDX9D8DAAAA
+AAAAAAAAAAAAAAAAVG0AQgAAAAAAAAAAAAAAAJhiOEAAAAAAAAAAAAAAAAAAAAAA
+AAAAAKWlpaWlpaWlpaWlpQ==
+IN7NP2QAAADorso/6K7KP/zezT/grso/FAAAAKAIGVMM7tYn/N7NPwAAAAAFAAAA
++NbNP2JhZF9wdHJfdGFzawBtlwAAAAAA8N7NPwUAAAAAAAAAAAAAAAAAAAAAAAAA
+NMHKP5zByj8Ewso/AAAAAAAAAAABAAAAAAAAAAAAAAAAAAAAUMQAQgAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAPw==
+6jA4QDhjOECg3s0/EJLKP/y7zT/I4wVA4P///wAAAABkAAAAAAAAAAEAAAABAAAA
+ZAAAAAQAAAABAAAAAAAMYDBAAEIAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAGQAAABQWzhA
+AAAAAAAAAAAAAAAAoGwAQgAAAAAAAAAAAAAAAJhiOEAAAAAAAAAAAAAAAAAAAAAA
+AAAAAKWlpaWlpaWlpaWlpQ==
+oOrKP8S4yj+Erso/hK7KP2jryj98rso/GQAAAAMk+yNvI8eMaOvKPwAAAAAAAAAA
+ZOXKP0lETEUAfTKrVqNZpcRE7gAAAAAAYOvKPwAAAAAAAAAAAAAAAAAAAAAAAAAA
+NMHKP5zByj8Ewso/AAAAAAAAAAABAAAAAAAAAAAAAAAAAAAAUMQAQgAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAIAPw==
+sjE4QMyGAEIg68o/EJLKP2zIyj/whgVA4P///wAAAAAIAAAAAQAAAAEAAAAAAAAA
+AADw/wAwAmAcAAAAAAAAAAEAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAD+UThA
+AAAAAAAAAAAAAAAAmGI4QAAAAAAAAAAAAAAAAAAAAAAAAAAApaWlpaWlpaWlpaWl
+MPHNP8gAAAB4sMo/eLDKPwzyzT9wsMo/DwAAAAAAAAAAAAAADPLNPwAAAAAKAAAA
+COrNP2ZhaWxlZF9hc3NlcnRfdAAAAAAAAPLNPwoAAAAAAAAAAAAAAAAAAAAAAAAA
+NMHKP5zByj8Ewso/AAAAAAAAAAABAAAAAAAAAAAAAAAAAAAAUMQAQgAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAPw==
+6jA4QDhjOECw8c0/EJLKPwzPzT/I4wVAAAAAAAAAAABkAAAAAAAAAAEAAAABAAAA
+yAAAAAQAAAABAAAAAAAMYDBAAEIAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAGQAAABQWzhA
+AAAAAAAAAAAAAAAAemsAQgAAAAAAAAAAAAAAAJhiOEAAAAAAAAAAAAAAAAAAAAAA
+AAAAAKWlpaWlpaWlpaWlpQ==
+kNPKP8S4yj+0sMo/tLDKP3DUyj+ssMo/AwAAAIac8nZ7wz/FcNTKPwAAAAAWAAAA
+bMbKP2VzcF90aW1lcgDNe0h6JgAAAAAAYNTKPxYAAAAAAAAAAAAAAAAAAAAAAAAA
+NMHKP5zByj8Ewso/AAAAAAAAAAABAAAAAAAAAAAAAAAAAAAAUMQAQgAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AQAAPw==
+1mI4QABjOEAQ1Mo/EJLKP2yxyj8AAAAAAAAAAAAAAAAAAAAA/////wEAAAABAAAA
+/////wQAAAAAsMo/ACAMYAAAAAAAAAAAAQAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABAAAA/////wAAAADyXThA
+AAAAAAAAAAAAAAAAZDIAQgAAAAAAAAAAAAAAAJhiOEAAAAAAAAAAAAAAAAAAAAAA
+AAAAAKWlpaWlpaWlpaWlpQ==
+FAAAAEgAAABKIAAA
+RVNQX0NPUkVfRFVNUF9JTkZPAAA=
+AAEFADUzMjk1N2QzOThiYmJkMWMAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA
+DAAAAAQAAAClAgAA
+RVhUUkFfSU5GTwAA
+sOjNPw==
+TI3Lgg==
diff --git a/components/espcoredump/test/esp32c2/expected_output b/components/espcoredump/test/esp32c2/expected_output
new file mode 100644
index 0000000000..ed78f3f1a3
--- /dev/null
+++ b/components/espcoredump/test/esp32c2/expected_output
@@ -0,0 +1,314 @@
+espcoredump.py v1.4
+===============================================================
+==================== ESP32 CORE DUMP START ====================
+
+Crashed task handle: 0x3fcde8b0, name: 'unaligned_ptr_t', GDB name: 'process 1070459056'
+
+================== CURRENT THREAD REGISTERS ===================
+ra             0x42006d0c	0x42006d0c <recur_func+86>
+sp             0x3fcde810	0x3fcde810
+gp             0x3fca9210	0x3fca9210 <__c.48>
+tp             0x3fcdc5ac	0x3fcdc5ac
+t0             0x4005e3c8	1074127816
+t1             0x0	0
+t2             0x0	0
+fp             0x0	0x0
+s1             0x0	0
+a0             0x20	32
+a1             0x3fcde72c	1070458668
+a2             0x0	0
+a3             0x7	7
+a4             0xffffffad	-83
+a5             0x5	5
+a6             0x42004030	1107312688
+a7             0x0	0
+s2             0x0	0
+s3             0x0	0
+s4             0x0	0
+s5             0x0	0
+s6             0x0	0
+s7             0x0	0
+s8             0x0	0
+s9             0x0	0
+s10            0x0	0
+s11            0x0	0
+t3             0x0	0
+t4             0x0	0
+t5             0x0	0
+t6             0x0	0
+pc             0x42006d12	0x42006d12 <recur_func+92>
+
+==================== CURRENT THREAD STACK =====================
+#0  0x42006d12 in recur_func () at /builds/espressif/esp-idf/components/espcoredump/test_apps/main/test_core_dump.c:75
+#1  0x42006cec in recur_func () at /builds/espressif/esp-idf/components/espcoredump/test_apps/main/test_core_dump.c:68
+#2  0x42006cec in recur_func () at /builds/espressif/esp-idf/components/espcoredump/test_apps/main/test_core_dump.c:68
+#3  0x42006d54 in unaligned_ptr_task (pvParameter=<optimized out>) at /builds/espressif/esp-idf/components/espcoredump/test_apps/main/test_core_dump.c:85
+#4  0x40386298 in prvTaskExitError () at /builds/espressif/esp-idf/components/freertos/FreeRTOS-Kernel/portable/riscv/port.c:132
+Backtrace stopped: frame did not save the PC
+
+======================== THREADS INFO =========================
+  Id   Target Id          Frame 
+* 1    process 1070459056 0x42006d12 in recur_func () at /builds/espressif/esp-idf/components/espcoredump/test_apps/main/test_core_dump.c:75
+  2    process 1070456572 0x403830ea in esp_crosscore_int_send_yield (core_id=core_id@entry=0) at /builds/espressif/esp-idf/components/esp_system/crosscore_int.c:158
+  3    process 1070263144 0x403831b2 in esp_cpu_wait_for_intr () at /builds/espressif/esp-idf/components/esp_hw_support/cpu.c:110
+  4    process 1070461452 0x403830ea in esp_crosscore_int_send_yield (core_id=core_id@entry=0) at /builds/espressif/esp-idf/components/esp_system/crosscore_int.c:158
+  5    process 1070257264 0x403862d6 in vPortClearInterruptMask (mask=1) at /builds/espressif/esp-idf/components/freertos/FreeRTOS-Kernel/portable/riscv/port.c:305
+
+==================== THREAD 1 (TCB: 0x3fcde8b0, name: 'unaligned_ptr_t') =====================
+#0  0x42006d12 in recur_func () at /builds/espressif/esp-idf/components/espcoredump/test_apps/main/test_core_dump.c:75
+#1  0x42006cec in recur_func () at /builds/espressif/esp-idf/components/espcoredump/test_apps/main/test_core_dump.c:68
+#2  0x42006cec in recur_func () at /builds/espressif/esp-idf/components/espcoredump/test_apps/main/test_core_dump.c:68
+#3  0x42006d54 in unaligned_ptr_task (pvParameter=<optimized out>) at /builds/espressif/esp-idf/components/espcoredump/test_apps/main/test_core_dump.c:85
+#4  0x40386298 in prvTaskExitError () at /builds/espressif/esp-idf/components/freertos/FreeRTOS-Kernel/portable/riscv/port.c:132
+Backtrace stopped: frame did not save the PC
+
+==================== THREAD 2 (TCB: 0x3fcddefc, name: 'bad_ptr_task') =====================
+#0  0x403830ea in esp_crosscore_int_send_yield (core_id=core_id@entry=0) at /builds/espressif/esp-idf/components/esp_system/crosscore_int.c:158
+#1  0x40386338 in vPortYield () at /builds/espressif/esp-idf/components/freertos/FreeRTOS-Kernel/portable/riscv/port.c:313
+#2  0x40385b50 in vTaskDelay (xTicksToDelay=xTicksToDelay@entry=100) at /builds/espressif/esp-idf/components/freertos/FreeRTOS-Kernel/tasks.c:1661
+#3  0x42006ca0 in bad_ptr_task (pvParameter=<optimized out>) at /builds/espressif/esp-idf/components/espcoredump/test_apps/main/test_core_dump.c:48
+#4  0x40386298 in prvTaskExitError () at /builds/espressif/esp-idf/components/freertos/FreeRTOS-Kernel/portable/riscv/port.c:132
+Backtrace stopped: frame did not save the PC
+
+==================== THREAD 3 (TCB: 0x3fcaeb68, name: 'IDLE') =====================
+#0  0x403831b2 in esp_cpu_wait_for_intr () at /builds/espressif/esp-idf/components/esp_hw_support/cpu.c:110
+#1  0x420086cc in esp_vApplicationIdleHook () at /builds/espressif/esp-idf/components/esp_system/freertos_hooks.c:59
+#2  0x403851fe in prvIdleTask (pvParameters=<optimized out>) at /builds/espressif/esp-idf/components/freertos/FreeRTOS-Kernel/tasks.c:4243
+#3  0x40386298 in prvTaskExitError () at /builds/espressif/esp-idf/components/freertos/FreeRTOS-Kernel/portable/riscv/port.c:132
+Backtrace stopped: frame did not save the PC
+
+==================== THREAD 4 (TCB: 0x3fcdf20c, name: 'failed_assert_t') =====================
+#0  0x403830ea in esp_crosscore_int_send_yield (core_id=core_id@entry=0) at /builds/espressif/esp-idf/components/esp_system/crosscore_int.c:158
+#1  0x40386338 in vPortYield () at /builds/espressif/esp-idf/components/freertos/FreeRTOS-Kernel/portable/riscv/port.c:313
+#2  0x40385b50 in vTaskDelay (xTicksToDelay=xTicksToDelay@entry=100) at /builds/espressif/esp-idf/components/freertos/FreeRTOS-Kernel/tasks.c:1661
+#3  0x42006b7a in failed_assert_task (pvParameter=<optimized out>) at /builds/espressif/esp-idf/components/espcoredump/test_apps/main/test_core_dump.c:94
+#4  0x40386298 in prvTaskExitError () at /builds/espressif/esp-idf/components/freertos/FreeRTOS-Kernel/portable/riscv/port.c:132
+Backtrace stopped: frame did not save the PC
+
+==================== THREAD 5 (TCB: 0x3fcad470, name: 'esp_timer') =====================
+#0  0x403862d6 in vPortClearInterruptMask (mask=1) at /builds/espressif/esp-idf/components/freertos/FreeRTOS-Kernel/portable/riscv/port.c:305
+#1  0x40386300 in vPortExitCritical () at /builds/espressif/esp-idf/components/freertos/FreeRTOS-Kernel/portable/riscv/port.c:256
+#2  0x40385df2 in ulTaskGenericNotifyTake (uxIndexToWait=uxIndexToWait@entry=0, xClearCountOnExit=xClearCountOnExit@entry=1, xTicksToWait=xTicksToWait@entry=4294967295) at /builds/espressif/esp-idf/components/freertos/FreeRTOS-Kernel/tasks.c:5651
+#3  0x42003264 in timer_task (arg=<optimized out>) at /builds/espressif/esp-idf/components/esp_timer/src/esp_timer.c:430
+#4  0x40386298 in prvTaskExitError () at /builds/espressif/esp-idf/components/freertos/FreeRTOS-Kernel/portable/riscv/port.c:132
+Backtrace stopped: frame did not save the PC
+
+
+======================= ALL MEMORY REGIONS ========================
+Name   Address   Size   Attrs
+.iram0.text 0x40380000 0x8a0c R XA
+.dram0.data 0x3fca8a10 0x1ab0 RW A
+.noinit 0x3fcaa4c0 0x0 RW  
+.flash.text 0x42000020 0xe39e R XA
+.flash.appdesc 0x3c010020 0x100 R  A
+.flash.rodata 0x3c010120 0x22f8 RW A
+.eh_frame 0x3c012418 0x7e8 R  A
+.flash.rodata_noload 0x3c012c00 0x0 RW  
+.iram0.text_end 0x40388a0c 0x0 RW  
+.iram0.bss 0x40388a10 0x0 RW  
+.coredump.tasks.data 0x3fcde8b0 0x154 RW 
+.coredump.tasks.data 0x3fcde770 0x130 RW 
+.coredump.tasks.data 0x3fcddefc 0x154 RW 
+.coredump.tasks.data 0x3fcdde20 0xd0 RW 
+.coredump.tasks.data 0x3fcaeb68 0x154 RW 
+.coredump.tasks.data 0x3fcaeaa0 0xc0 RW 
+.coredump.tasks.data 0x3fcdf20c 0x154 RW 
+.coredump.tasks.data 0x3fcdf130 0xd0 RW 
+.coredump.tasks.data 0x3fcad470 0x154 RW 
+.coredump.tasks.data 0x3fcad390 0xd0 RW 
+
+====================== CORE DUMP MEMORY CONTENTS ========================
+.coredump.tasks.data 0x3fcde8b0 0x154 RW 
+0x3fcde8b0:	0x3fcde7d0	0x00000064	0x3fcaaf10	0x3fcaaf10
+0x3fcde8c0:	0x3fcde8b0	0x3fcaaf08	0x00000012	0xb1ca9edd
+0x3fcde8d0:	0xa9cc4611	0x3fcde8b0	0x00000000	0x00000007
+0x3fcde8e0:	0x3fcde0ac	0x6c616e75	0x656e6769	0x74705f64
+0x3fcde8f0:	0x00745f72	0x00000000	0x3fcde8a0	0x00000007
+0x3fcde900:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcde910:	0x3fcac134	0x3fcac19c	0x3fcac204	0x00000000
+0x3fcde920:	0x00000000	0x00000001	0x00000000	0x00000000
+0x3fcde930:	0x00000000	0x4200c450	0x00000000	0x00000000
+0x3fcde940:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcde950:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcde960:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcde970:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcde980:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcde990:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcde9a0:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcde9b0:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcde9c0:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcde9d0:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcde9e0:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcde9f0:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcdea00:	0x3f000000
+.coredump.tasks.data 0x3fcde770 0x130 RW 
+0x3fcde770:	0x42006d12	0x42006d0c	0x3fcde810	0x3fca9210
+0x3fcde780:	0x3fcdc5ac	0x4005e3c8	0x00000000	0x00000000
+0x3fcde790:	0x00000000	0x00000000	0x00000020	0x3fcde72c
+0x3fcde7a0:	0x00000000	0x00000007	0xffffffad	0x00000005
+0x3fcde7b0:	0x42004030	0x00000000	0x00000000	0x00000000
+0x3fcde7c0:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcde7d0:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcde7e0:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcde7f0:	0x00001881	0x40380001	0x00000007	0x00000005
+0x3fcde800:	0x00000000	0x00000002	0x42004030	0x00000000
+0x3fcde810:	0x00000000	0x00000000	0x00000000	0x00000003
+0x3fcde820:	0x00000000	0x0000000a	0x3fcac19c	0x42006cec
+0x3fcde830:	0x00000000	0x00000000	0x00000000	0x00000003
+0x3fcde840:	0x00000000	0x3fcde850	0x00000002	0x42006cec
+0x3fcde850:	0x3c01137c	0x0000001e	0x3ff4d760	0x00000003
+0x3fcde860:	0x00000000	0x00000000	0x00000000	0x42006d54
+0x3fcde870:	0x00000000	0x00000000	0x00000000	0x40386298
+0x3fcde880:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcde890:	0x00000000	0xa5a5a5a5	0xa5a5a5a5	0xa5a5a5a5
+.coredump.tasks.data 0x3fcddefc 0x154 RW 
+0x3fcddefc:	0x3fcdde20	0x00000064	0x3fcaaee8	0x3fcaaee8
+0x3fcddf0c:	0x3fcddefc	0x3fcaaee0	0x00000014	0x531908a0
+0x3fcddf1c:	0x27d6ee0c	0x3fcddefc	0x00000000	0x00000005
+0x3fcddf2c:	0x3fcdd6f8	0x5f646162	0x5f727470	0x6b736174
+0x3fcddf3c:	0x00976d00	0x00000000	0x3fcddef0	0x00000005
+0x3fcddf4c:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcddf5c:	0x3fcac134	0x3fcac19c	0x3fcac204	0x00000000
+0x3fcddf6c:	0x00000000	0x00000001	0x00000000	0x00000000
+0x3fcddf7c:	0x00000000	0x4200c450	0x00000000	0x00000000
+0x3fcddf8c:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcddf9c:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcddfac:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcddfbc:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcddfcc:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcddfdc:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcddfec:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcddffc:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcde00c:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcde01c:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcde02c:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcde03c:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcde04c:	0x3f000000
+.coredump.tasks.data 0x3fcdde20 0xd0 RW 
+0x3fcdde20:	0x403830ea	0x40386338	0x3fcddea0	0x3fca9210
+0x3fcdde30:	0x3fcdbbfc	0x4005e3c8	0xffffffe0	0x00000000
+0x3fcdde40:	0x00000064	0x00000000	0x00000001	0x00000001
+0x3fcdde50:	0x00000064	0x00000004	0x00000001	0x600c0000
+0x3fcdde60:	0x42004030	0x00000000	0x00000000	0x00000000
+0x3fcdde70:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcdde80:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcdde90:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcddea0:	0x00000000	0x00000000	0x00000064	0x40385b50
+0x3fcddeb0:	0x00000000	0x00000000	0x00000000	0x42006ca0
+0x3fcddec0:	0x00000000	0x00000000	0x00000000	0x40386298
+0x3fcdded0:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcddee0:	0x00000000	0xa5a5a5a5	0xa5a5a5a5	0xa5a5a5a5
+.coredump.tasks.data 0x3fcaeb68 0x154 RW 
+0x3fcaeb68:	0x3fcaeaa0	0x3fcab8c4	0x3fcaae84	0x3fcaae84
+0x3fcaeb78:	0x3fcaeb68	0x3fcaae7c	0x00000019	0x23fb2403
+0x3fcaeb88:	0x8cc7236f	0x3fcaeb68	0x00000000	0x00000000
+0x3fcaeb98:	0x3fcae564	0x454c4449	0xab327d00	0xa559a356
+0x3fcaeba8:	0x00ee44c4	0x00000000	0x3fcaeb60	0x00000000
+0x3fcaebb8:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcaebc8:	0x3fcac134	0x3fcac19c	0x3fcac204	0x00000000
+0x3fcaebd8:	0x00000000	0x00000001	0x00000000	0x00000000
+0x3fcaebe8:	0x00000000	0x4200c450	0x00000000	0x00000000
+0x3fcaebf8:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcaec08:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcaec18:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcaec28:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcaec38:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcaec48:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcaec58:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcaec68:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcaec78:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcaec88:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcaec98:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcaeca8:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcaecb8:	0x3f000200
+.coredump.tasks.data 0x3fcaeaa0 0xc0 RW 
+0x3fcaeaa0:	0x403831b2	0x420086cc	0x3fcaeb20	0x3fca9210
+0x3fcaeab0:	0x3fcac86c	0x400586f0	0xffffffe0	0x00000000
+0x3fcaeac0:	0x00000008	0x00000001	0x00000001	0x00000000
+0x3fcaead0:	0xfff00000	0x60023000	0x0000001c	0x00000000
+0x3fcaeae0:	0x00000001	0x00000000	0x00000000	0x00000000
+0x3fcaeaf0:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcaeb00:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcaeb10:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcaeb20:	0x00000000	0x00000000	0x00000000	0x403851fe
+0x3fcaeb30:	0x00000000	0x00000000	0x00000000	0x40386298
+0x3fcaeb40:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcaeb50:	0x00000000	0xa5a5a5a5	0xa5a5a5a5	0xa5a5a5a5
+.coredump.tasks.data 0x3fcdf20c 0x154 RW 
+0x3fcdf20c:	0x3fcdf130	0x000000c8	0x3fcab078	0x3fcab078
+0x3fcdf21c:	0x3fcdf20c	0x3fcab070	0x0000000f	0x00000000
+0x3fcdf22c:	0x00000000	0x3fcdf20c	0x00000000	0x0000000a
+0x3fcdf23c:	0x3fcdea08	0x6c696166	0x615f6465	0x72657373
+0x3fcdf24c:	0x00745f74	0x00000000	0x3fcdf200	0x0000000a
+0x3fcdf25c:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcdf26c:	0x3fcac134	0x3fcac19c	0x3fcac204	0x00000000
+0x3fcdf27c:	0x00000000	0x00000001	0x00000000	0x00000000
+0x3fcdf28c:	0x00000000	0x4200c450	0x00000000	0x00000000
+0x3fcdf29c:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcdf2ac:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcdf2bc:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcdf2cc:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcdf2dc:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcdf2ec:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcdf2fc:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcdf30c:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcdf31c:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcdf32c:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcdf33c:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcdf34c:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcdf35c:	0x3f000000
+.coredump.tasks.data 0x3fcdf130 0xd0 RW 
+0x3fcdf130:	0x403830ea	0x40386338	0x3fcdf1b0	0x3fca9210
+0x3fcdf140:	0x3fcdcf0c	0x4005e3c8	0x00000000	0x00000000
+0x3fcdf150:	0x00000064	0x00000000	0x00000001	0x00000001
+0x3fcdf160:	0x000000c8	0x00000004	0x00000001	0x600c0000
+0x3fcdf170:	0x42004030	0x00000000	0x00000000	0x00000000
+0x3fcdf180:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcdf190:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcdf1a0:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcdf1b0:	0x00000000	0x00000000	0x00000064	0x40385b50
+0x3fcdf1c0:	0x00000000	0x00000000	0x00000000	0x42006b7a
+0x3fcdf1d0:	0x00000000	0x00000000	0x00000000	0x40386298
+0x3fcdf1e0:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcdf1f0:	0x00000000	0xa5a5a5a5	0xa5a5a5a5	0xa5a5a5a5
+.coredump.tasks.data 0x3fcad470 0x154 RW 
+0x3fcad470:	0x3fcad390	0x3fcab8c4	0x3fcab0b4	0x3fcab0b4
+0x3fcad480:	0x3fcad470	0x3fcab0ac	0x00000003	0x76f29c86
+0x3fcad490:	0xc53fc37b	0x3fcad470	0x00000000	0x00000016
+0x3fcad4a0:	0x3fcac66c	0x5f707365	0x656d6974	0x7bcd0072
+0x3fcad4b0:	0x00267a48	0x00000000	0x3fcad460	0x00000016
+0x3fcad4c0:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcad4d0:	0x3fcac134	0x3fcac19c	0x3fcac204	0x00000000
+0x3fcad4e0:	0x00000000	0x00000001	0x00000000	0x00000000
+0x3fcad4f0:	0x00000000	0x4200c450	0x00000000	0x00000000
+0x3fcad500:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcad510:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcad520:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcad530:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcad540:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcad550:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcad560:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcad570:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcad580:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcad590:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcad5a0:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcad5b0:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcad5c0:	0x3f000001
+.coredump.tasks.data 0x3fcad390 0xd0 RW 
+0x3fcad390:	0x403862d6	0x40386300	0x3fcad410	0x3fca9210
+0x3fcad3a0:	0x3fcab16c	0x00000000	0x00000000	0x00000000
+0x3fcad3b0:	0x00000000	0xffffffff	0x00000001	0x00000001
+0x3fcad3c0:	0xffffffff	0x00000004	0x3fcab000	0x600c2000
+0x3fcad3d0:	0x00000000	0x00000000	0x00000001	0x00000000
+0x3fcad3e0:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcad3f0:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcad400:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcad410:	0x00000001	0xffffffff	0x00000000	0x40385df2
+0x3fcad420:	0x00000000	0x00000000	0x00000000	0x42003264
+0x3fcad430:	0x00000000	0x00000000	0x00000000	0x40386298
+0x3fcad440:	0x00000000	0x00000000	0x00000000	0x00000000
+0x3fcad450:	0x00000000	0xa5a5a5a5	0xa5a5a5a5	0xa5a5a5a5
+
+===================== ESP32 CORE DUMP END =====================
+===============================================================
+Done!
diff --git a/components/espcoredump/test/test_espcoredump.py b/components/espcoredump/test/test_espcoredump.py
index 819586bc85..9b5f074a35 100755
--- a/components/espcoredump/test/test_espcoredump.py
+++ b/components/espcoredump/test/test_espcoredump.py
@@ -14,7 +14,7 @@ except ImportError:
     raise ModuleNotFoundError('No module named "esp_coredump" please install esp_coredump by running '
                               '"python -m pip install esp-coredump"')
 
-SUPPORTED_TARGET = ['esp32', 'esp32s2', 'esp32c3', 'esp32s3']
+SUPPORTED_TARGET = ['esp32', 'esp32s2', 'esp32c3', 'esp32s3', 'esp32c2']
 
 
 class TestESPCoreDumpElfFile(unittest.TestCase):
diff --git a/components/espcoredump/test/test_espcoredump.sh b/components/espcoredump/test/test_espcoredump.sh
index fa3045a2a1..0b3d11a9d8 100755
--- a/components/espcoredump/test/test_espcoredump.sh
+++ b/components/espcoredump/test/test_espcoredump.sh
@@ -13,7 +13,7 @@ fi
 
 COREDUMP_VERSION="espcoredump.py v$(python -c "import pkg_resources; print(pkg_resources.get_distribution('esp-coredump').version)")"
 COREDUMP_VERSION_REGEX="espcoredump.py v([0-9])+.([0-9a-z-])+(.[0-9a-z-])?"
-SUPPORTED_TARGETS=("esp32" "esp32s2" "esp32c3" "esp32s3" )
+SUPPORTED_TARGETS=("esp32" "esp32s2" "esp32c3" "esp32s3" "esp32c2")
 res=0
 for chip in "${SUPPORTED_TARGETS[@]}"; do
   {
diff --git a/components/espcoredump/test/test_sections.c b/components/espcoredump/test/test_sections.c
index 175369e1b6..0ec31b9dba 100644
--- a/components/espcoredump/test/test_sections.c
+++ b/components/espcoredump/test/test_sections.c
@@ -8,24 +8,25 @@
 #include "esp_attr.h"
 #include "test_utils.h"
 
-#if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)
-//IDF-5050
-
 /* Global variables that should be part of the coredump */
 COREDUMP_IRAM_DATA_ATTR uint32_t var_iram = 0x42;
 COREDUMP_DRAM_ATTR uint32_t var_dram = 0x43;
+#if SOC_RTC_MEM_SUPPORTED
 COREDUMP_RTC_DATA_ATTR uint32_t var_rtc = 0x44;
 COREDUMP_RTC_FAST_ATTR uint32_t var_rtcfast = 0x45;
+#endif // SOC_RTC_MEM_SUPPORTED
 
 /* Memory regions to dump, defined at compile time. */
 extern int _coredump_dram_start;
 extern int _coredump_dram_end;
 extern int _coredump_iram_start;
 extern int _coredump_iram_end;
+#if SOC_RTC_MEM_SUPPORTED
 extern int _coredump_rtc_start;
 extern int _coredump_rtc_end;
 extern int _coredump_rtc_fast_start;
 extern int _coredump_rtc_fast_end;
+#endif // SOC_RTC_MEM_SUPPORTED
 
 static inline bool is_addr_in_region(void* addr, uint8_t* region, int region_size)
 {
@@ -51,6 +52,7 @@ TEST_CASE("test variables presence in core dump sections", "[espcoredump]")
     TEST_ASSERT(section_size > 0);
     TEST_ASSERT(is_addr_in_region(&var_iram, (uint8_t*) section_start, section_size));
 #endif
+#if SOC_RTC_MEM_SUPPORTED
     /* Check RTC coredump section */
     section_start = (uint32_t)&_coredump_rtc_start;
     section_size = (uint8_t *)&_coredump_rtc_end - (uint8_t *)&_coredump_rtc_start;
@@ -61,6 +63,5 @@ TEST_CASE("test variables presence in core dump sections", "[espcoredump]")
     section_size = (uint8_t *)&_coredump_rtc_fast_end - (uint8_t *)&_coredump_rtc_fast_start;
     TEST_ASSERT(section_size > 0);
     TEST_ASSERT(is_addr_in_region(&var_rtcfast, (uint8_t*) section_start, section_size));
+#endif // SOC_RTC_MEM_SUPPORTED
 }
-
-#endif //!TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)

From 56c04a4188d4f6a93876f7ce8bd4d9f9afc15eb3 Mon Sep 17 00:00:00 2001
From: Mahavir Jain <mahavir@espressif.com>
Date: Mon, 26 Sep 2022 10:45:27 +0530
Subject: [PATCH 594/665] docs: update coredump guide to make stack size config
 generic

---
 docs/en/api-guides/core_dump.rst | 8 +++-----
 1 file changed, 3 insertions(+), 5 deletions(-)

diff --git a/docs/en/api-guides/core_dump.rst b/docs/en/api-guides/core_dump.rst
index 7e8928004c..e4b47d39a4 100644
--- a/docs/en/api-guides/core_dump.rst
+++ b/docs/en/api-guides/core_dump.rst
@@ -65,12 +65,10 @@ There are a number of core dump related configuration options which user can cho
    * Decode and show summary (info_corefile)
    * Don't decode
 
-.. only:: esp32c3
+**Reserved stack size (Components -> Core dump -> Reserved stack size)**
 
-   **Reserved stack size (Components -> Core dump -> Reserved stack size)**
-
-      Size of the memory to be reserved for core dump stack. If 0 core dump process will run on the stack of crashed task/ISR, otherwise special stack will be allocated.
-      To ensure that core dump itself will not overflow task/ISR stack set this to the value above 800.
+   Size of the memory to be reserved for core dump stack. If 0 core dump process will run on the stack of crashed task/ISR, otherwise special stack will be allocated.
+   To ensure that core dump itself will not overflow task/ISR stack set this to the value above 800.
 
 Save core dump to flash
 -----------------------

From 3afa68fe19637ebe29360a52467b8b0a9227bd81 Mon Sep 17 00:00:00 2001
From: Mahavir Jain <mahavir@espressif.com>
Date: Wed, 28 Sep 2022 12:29:52 +0530
Subject: [PATCH 595/665] ci: update coredump elf repository tag

---
 .gitlab/ci/host-test.yml | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/.gitlab/ci/host-test.yml b/.gitlab/ci/host-test.yml
index 10096fce8f..51fe245102 100644
--- a/.gitlab/ci/host-test.yml
+++ b/.gitlab/ci/host-test.yml
@@ -275,7 +275,7 @@ test_espcoredump:
     expire_in: 1 week
   variables:
     IDF_COREDUMP_ELF_REPO: "https://gitlab-ci-token:${BOT_TOKEN}@${CI_SERVER_HOST}:${CI_SERVER_PORT}/idf/idf-coredump-elf.git"
-    IDF_COREDUMP_ELF_TAG: idf-20210915
+    IDF_COREDUMP_ELF_TAG: idf-20220928
     # install CMake version specified in tools.json
     SETUP_TOOLS_LIST: "all"
   script:

From 5d67d1d85be28b010877ea79f95b4adf65840d0b Mon Sep 17 00:00:00 2001
From: "Michael (XIAO Xufeng)" <xiaoxufeng@espressif.com>
Date: Tue, 27 Sep 2022 17:44:42 +0800
Subject: [PATCH 596/665] example: fixed spi_slave_hd and sdio hosts should
 pull essl package of compatible versions

---
 examples/peripherals/sdio/host/main/idf_component.yml          | 3 +--
 .../spi_slave_hd/append_mode/master/main/idf_component.yml     | 3 +--
 .../segment_mode/seg_master/main/idf_component.yml             | 3 +--
 3 files changed, 3 insertions(+), 6 deletions(-)

diff --git a/examples/peripherals/sdio/host/main/idf_component.yml b/examples/peripherals/sdio/host/main/idf_component.yml
index 0816ab2f91..d693bfe039 100644
--- a/examples/peripherals/sdio/host/main/idf_component.yml
+++ b/examples/peripherals/sdio/host/main/idf_component.yml
@@ -1,3 +1,2 @@
 dependencies:
-  idf: ">=5.0"
-  espressif/esp_serial_slave_link: ">=1.0.0"
+  espressif/esp_serial_slave_link: "^1.0.0"
diff --git a/examples/peripherals/spi_slave_hd/append_mode/master/main/idf_component.yml b/examples/peripherals/spi_slave_hd/append_mode/master/main/idf_component.yml
index 0816ab2f91..d693bfe039 100644
--- a/examples/peripherals/spi_slave_hd/append_mode/master/main/idf_component.yml
+++ b/examples/peripherals/spi_slave_hd/append_mode/master/main/idf_component.yml
@@ -1,3 +1,2 @@
 dependencies:
-  idf: ">=5.0"
-  espressif/esp_serial_slave_link: ">=1.0.0"
+  espressif/esp_serial_slave_link: "^1.0.0"
diff --git a/examples/peripherals/spi_slave_hd/segment_mode/seg_master/main/idf_component.yml b/examples/peripherals/spi_slave_hd/segment_mode/seg_master/main/idf_component.yml
index 0816ab2f91..d693bfe039 100644
--- a/examples/peripherals/spi_slave_hd/segment_mode/seg_master/main/idf_component.yml
+++ b/examples/peripherals/spi_slave_hd/segment_mode/seg_master/main/idf_component.yml
@@ -1,3 +1,2 @@
 dependencies:
-  idf: ">=5.0"
-  espressif/esp_serial_slave_link: ">=1.0.0"
+  espressif/esp_serial_slave_link: "^1.0.0"

From cf21dfa6a50f0a7992e8347ad9999d9ac07c9a25 Mon Sep 17 00:00:00 2001
From: wuzhenghui <wuzhenghui@espressif.com>
Date: Wed, 28 Sep 2022 14:24:31 +0800
Subject: [PATCH 597/665] rom: update freeze rom and ld (20220919)

---
 .../esp_rom/esp32c6/ld/esp32c6.rom.coexist.ld |   2 +-
 .../esp_rom/esp32c6/ld/esp32c6.rom.heap.ld    |   5 +-
 components/esp_rom/esp32c6/ld/esp32c6.rom.ld  |   2 +-
 .../esp_rom/esp32c6/ld/esp32c6.rom.libgcc.ld  |   2 +-
 .../esp32c6/ld/esp32c6.rom.net80211.ld        |  10 +-
 .../esp32c6/ld/esp32c6.rom.newlib-normal.ld   |   2 +-
 .../esp_rom/esp32c6/ld/esp32c6.rom.newlib.ld  |   2 +-
 .../esp_rom/esp32c6/ld/esp32c6.rom.phy.ld     | 405 ++++++-----
 .../esp_rom/esp32c6/ld/esp32c6.rom.pp.ld      | 674 +++++++++++-------
 .../esp_rom/esp32c6/ld/esp32c6.rom.rvfp.ld    |   2 +-
 .../esp32c6/ld/esp32c6.rom.spiflash.ld        |   2 +-
 11 files changed, 680 insertions(+), 428 deletions(-)

diff --git a/components/esp_rom/esp32c6/ld/esp32c6.rom.coexist.ld b/components/esp_rom/esp32c6/ld/esp32c6.rom.coexist.ld
index 74e084416e..cec4b9f6e8 100644
--- a/components/esp_rom/esp32c6/ld/esp32c6.rom.coexist.ld
+++ b/components/esp_rom/esp32c6/ld/esp32c6.rom.coexist.ld
@@ -6,7 +6,7 @@
 /* ROM function interface esp32c6.rom.coexist.ld for esp32c6
  *
  *
- * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 49b5eec776610e08f2ed989e3ffc2ba0
+ * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 06c13e133e0743d09b87aba30d3e213b
  *
  * Compatible with ROM where ECO version equal or greater to 0.
  *
diff --git a/components/esp_rom/esp32c6/ld/esp32c6.rom.heap.ld b/components/esp_rom/esp32c6/ld/esp32c6.rom.heap.ld
index f230f9395f..1e95388383 100644
--- a/components/esp_rom/esp32c6/ld/esp32c6.rom.heap.ld
+++ b/components/esp_rom/esp32c6/ld/esp32c6.rom.heap.ld
@@ -6,7 +6,7 @@
 /* ROM function interface esp32c6.rom.heap.ld for esp32c6
  *
  *
- * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 49b5eec776610e08f2ed989e3ffc2ba0
+ * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 06c13e133e0743d09b87aba30d3e213b
  *
  * Compatible with ROM where ECO version equal or greater to 0.
  *
@@ -44,7 +44,7 @@ multi_heap_get_block_address_impl = 0x40000454;
 multi_heap_get_allocated_size_impl = 0x40000458;
 multi_heap_register_impl = 0x4000045c;
 multi_heap_set_lock = 0x40000460;
-multi_heap_os_funcs_init = 0x40000464;
+multi_heap_mutex_init = 0x40000464;
 multi_heap_internal_lock = 0x40000468;
 multi_heap_internal_unlock = 0x4000046c;
 multi_heap_get_first_block = 0x40000470;
@@ -76,5 +76,6 @@ PROVIDE (multi_heap_aligned_alloc = multi_heap_aligned_alloc_impl);
 PROVIDE (multi_heap_aligned_free = multi_heap_aligned_free_impl);
 PROVIDE (multi_heap_check = multi_heap_check);
 PROVIDE (multi_heap_set_lock = multi_heap_set_lock);
+PROVIDE (multi_heap_os_funcs_init = multi_heap_mutex_init);
 PROVIDE (multi_heap_internal_lock = multi_heap_internal_lock);
 PROVIDE (multi_heap_internal_unlock = multi_heap_internal_unlock);
diff --git a/components/esp_rom/esp32c6/ld/esp32c6.rom.ld b/components/esp_rom/esp32c6/ld/esp32c6.rom.ld
index b2ef4bb339..d43d88553c 100644
--- a/components/esp_rom/esp32c6/ld/esp32c6.rom.ld
+++ b/components/esp_rom/esp32c6/ld/esp32c6.rom.ld
@@ -6,7 +6,7 @@
 /* ROM function interface esp32c6.rom.ld for esp32c6
  *
  *
- * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 49b5eec776610e08f2ed989e3ffc2ba0
+ * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 06c13e133e0743d09b87aba30d3e213b
  *
  * Compatible with ROM where ECO version equal or greater to 0.
  *
diff --git a/components/esp_rom/esp32c6/ld/esp32c6.rom.libgcc.ld b/components/esp_rom/esp32c6/ld/esp32c6.rom.libgcc.ld
index cef6efcb2a..b434970400 100644
--- a/components/esp_rom/esp32c6/ld/esp32c6.rom.libgcc.ld
+++ b/components/esp_rom/esp32c6/ld/esp32c6.rom.libgcc.ld
@@ -6,7 +6,7 @@
 /* ROM function interface esp32c6.rom.libgcc.ld for esp32c6
  *
  *
- * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 49b5eec776610e08f2ed989e3ffc2ba0
+ * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 06c13e133e0743d09b87aba30d3e213b
  *
  * Compatible with ROM where ECO version equal or greater to 0.
  *
diff --git a/components/esp_rom/esp32c6/ld/esp32c6.rom.net80211.ld b/components/esp_rom/esp32c6/ld/esp32c6.rom.net80211.ld
index 2266dea1d8..7ce7b8309f 100644
--- a/components/esp_rom/esp32c6/ld/esp32c6.rom.net80211.ld
+++ b/components/esp_rom/esp32c6/ld/esp32c6.rom.net80211.ld
@@ -6,7 +6,7 @@
 /* ROM function interface esp32c6.rom.net80211.ld for esp32c6
  *
  *
- * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 49b5eec776610e08f2ed989e3ffc2ba0
+ * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 06c13e133e0743d09b87aba30d3e213b
  *
  * Compatible with ROM where ECO version equal or greater to 0.
  *
@@ -50,9 +50,9 @@ ieee80211_search_node = 0x40000bbc;
 ieee80211_crypto_encap = 0x40000bc0;
 ieee80211_crypto_decap = 0x40000bc4;
 ieee80211_decap = 0x40000bc8;
-ieee80211_set_tx_pti = 0x40000bcc;
-wifi_is_started = 0x40000bd0;
-ieee80211_gettid = 0x40000bd4;
+wifi_is_started = 0x40000bcc;
+ieee80211_gettid = 0x40000bd0;
+ieee80211_encap_esfbuf_htc = 0x40000bd4;
 /* Data (.data, .bss, .rodata) */
 net80211_funcs = 0x4087ffac;
 g_scan = 0x4087ffa8;
@@ -63,3 +63,5 @@ g_tx_cacheq_ptr = 0x4087ff98;
 s_netstack_free = 0x4087ff94;
 mesh_rxcb = 0x4087ff90;
 sta_rxcb = 0x4087ff8c;
+g_itwt_fid = 0x4087ff88;
+esp_test_tx_addba_request = 0x4087ff84;
diff --git a/components/esp_rom/esp32c6/ld/esp32c6.rom.newlib-normal.ld b/components/esp_rom/esp32c6/ld/esp32c6.rom.newlib-normal.ld
index 34ecf22bcc..0a7101b10b 100644
--- a/components/esp_rom/esp32c6/ld/esp32c6.rom.newlib-normal.ld
+++ b/components/esp_rom/esp32c6/ld/esp32c6.rom.newlib-normal.ld
@@ -6,7 +6,7 @@
 /* ROM function interface esp32c6.rom.newlib-normal.ld for esp32c6
  *
  *
- * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 49b5eec776610e08f2ed989e3ffc2ba0
+ * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 06c13e133e0743d09b87aba30d3e213b
  *
  * Compatible with ROM where ECO version equal or greater to 0.
  *
diff --git a/components/esp_rom/esp32c6/ld/esp32c6.rom.newlib.ld b/components/esp_rom/esp32c6/ld/esp32c6.rom.newlib.ld
index b90d323d4a..fcc63288a8 100644
--- a/components/esp_rom/esp32c6/ld/esp32c6.rom.newlib.ld
+++ b/components/esp_rom/esp32c6/ld/esp32c6.rom.newlib.ld
@@ -6,7 +6,7 @@
 /* ROM function interface esp32c6.rom.newlib.ld for esp32c6
  *
  *
- * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 49b5eec776610e08f2ed989e3ffc2ba0
+ * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 06c13e133e0743d09b87aba30d3e213b
  *
  * Compatible with ROM where ECO version equal or greater to 0.
  *
diff --git a/components/esp_rom/esp32c6/ld/esp32c6.rom.phy.ld b/components/esp_rom/esp32c6/ld/esp32c6.rom.phy.ld
index 987316fe71..6dba9fd819 100644
--- a/components/esp_rom/esp32c6/ld/esp32c6.rom.phy.ld
+++ b/components/esp_rom/esp32c6/ld/esp32c6.rom.phy.ld
@@ -6,7 +6,7 @@
 /* ROM function interface esp32c6.rom.phy.ld for esp32c6
  *
  *
- * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 49b5eec776610e08f2ed989e3ffc2ba0
+ * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 06c13e133e0743d09b87aba30d3e213b
  *
  * Compatible with ROM where ECO version equal or greater to 0.
  *
@@ -18,179 +18,232 @@
  ***************************************/
 
 /* Functions */
-phy_get_romfuncs = 0x40000e48;
-rom_abs_temp = 0x40000e4c;
-rom_bb_bss_cbw40_dig = 0x40000e50;
-rom_bb_wdg_test_en = 0x40000e54;
-rom_bb_wdt_get_status = 0x40000e58;
-rom_bb_wdt_int_enable = 0x40000e5c;
-rom_bb_wdt_rst_enable = 0x40000e60;
-rom_bb_wdt_timeout_clear = 0x40000e64;
-rom_cbw2040_cfg = 0x40000e68;
-rom_check_noise_floor = 0x40000e6c;
-rom_chip_i2c_readReg = 0x40000e70;
-rom_chip_i2c_writeReg = 0x40000e74;
-rom_correct_rf_ana_gain = 0x40000e78;
-rom_dc_iq_est = 0x40000e7c;
-rom_disable_agc = 0x40000e80;
-rom_en_pwdet = 0x40000e84;
-rom_enable_agc = 0x40000e88;
-rom_get_bbgain_db = 0x40000e8c;
-rom_get_data_sat = 0x40000e90;
-rom_get_i2c_read_mask = 0x40000e94;
-rom_get_pwctrl_correct = 0x40000e98;
-rom_get_rf_gain_qdb = 0x40000e9c;
-rom_i2c_readReg = 0x40000ea0;
-rom_i2c_readReg_Mask = 0x40000ea4;
-rom_i2c_writeReg = 0x40000ea8;
-rom_i2c_writeReg_Mask = 0x40000eac;
-rom_index_to_txbbgain = 0x40000eb0;
-rom_iq_est_disable = 0x40000eb4;
-rom_iq_est_enable = 0x40000eb8;
-rom_linear_to_db = 0x40000ebc;
-rom_loopback_mode_en = 0x40000ec0;
-rom_mhz2ieee = 0x40000ec4;
-rom_noise_floor_auto_set = 0x40000ec8;
-rom_pbus_debugmode = 0x40000ecc;
-rom_pbus_force_mode = 0x40000ed0;
-rom_pbus_force_test = 0x40000ed4;
-rom_pbus_rd = 0x40000ed8;
-rom_pbus_rd_addr = 0x40000edc;
-rom_pbus_rd_shift = 0x40000ee0;
-rom_pbus_set_dco = 0x40000ee4;
-rom_pbus_set_rxgain = 0x40000ee8;
-rom_pbus_workmode = 0x40000eec;
-rom_pbus_xpd_rx_off = 0x40000ef0;
-rom_pbus_xpd_rx_on = 0x40000ef4;
-rom_pbus_xpd_tx_off = 0x40000ef8;
-rom_pbus_xpd_tx_on = 0x40000efc;
-rom_phy_byte_to_word = 0x40000f00;
-rom_phy_disable_cca = 0x40000f04;
-rom_phy_enable_cca = 0x40000f08;
-rom_phy_get_noisefloor = 0x40000f0c;
-rom_phy_get_rx_freq = 0x40000f10;
-rom_phy_set_bbfreq_init = 0x40000f14;
-rom_pow_usr = 0x40000f18;
-rom_pwdet_sar2_init = 0x40000f1c;
-rom_read_hw_noisefloor = 0x40000f20;
-rom_read_sar_dout = 0x40000f24;
-rom_set_cal_rxdc = 0x40000f28;
-rom_set_chan_cal_interp = 0x40000f2c;
-rom_set_loopback_gain = 0x40000f30;
-rom_set_noise_floor = 0x40000f34;
-rom_set_rxclk_en = 0x40000f38;
-rom_set_tx_dig_gain = 0x40000f3c;
-rom_set_txcap_reg = 0x40000f40;
-rom_set_txclk_en = 0x40000f44;
-rom_spur_cal = 0x40000f48;
-rom_spur_reg_write_one_tone = 0x40000f4c;
-rom_target_power_add_backoff = 0x40000f50;
-rom_tx_pwctrl_bg_init = 0x40000f54;
-rom_txbbgain_to_index = 0x40000f58;
-rom_wifi_11g_rate_chg = 0x40000f5c;
-rom_write_gain_mem = 0x40000f60;
-chip726_phyrom_version = 0x40000f64;
-rom_disable_wifi_agc = 0x40000f68;
-rom_enable_wifi_agc = 0x40000f6c;
-rom_set_tx_gain_table = 0x40000f70;
-rom_bt_index_to_bb = 0x40000f74;
-rom_bt_bb_to_index = 0x40000f78;
-rom_wr_bt_tx_atten = 0x40000f7c;
-rom_wr_bt_tx_gain_mem = 0x40000f80;
-rom_spur_coef_cfg = 0x40000f84;
-rom_bb_bss_cbw40 = 0x40000f88;
-rom_set_cca = 0x40000f8c;
-rom_tx_paon_set = 0x40000f90;
-rom_i2cmst_reg_init = 0x40000f94;
-rom_iq_corr_enable = 0x40000f98;
-rom_fe_reg_init = 0x40000f9c;
-rom_agc_reg_init = 0x40000fa0;
-rom_bb_reg_init = 0x40000fa4;
-rom_mac_enable_bb = 0x40000fa8;
-rom_bb_wdg_cfg = 0x40000fac;
-rom_force_txon = 0x40000fb0;
-rom_fe_txrx_reset = 0x40000fb4;
-rom_set_rx_comp = 0x40000fb8;
-rom_set_pbus_reg = 0x40000fbc;
-rom_write_chan_freq = 0x40000fc0;
-rom_phy_xpd_rf = 0x40000fc4;
-rom_set_xpd_sar = 0x40000fc8;
-rom_write_dac_gain2 = 0x40000fcc;
-rom_get_target_power_offset = 0x40000fd0;
-rom_write_txrate_power_offset = 0x40000fd4;
-rom_get_rate_fcc_index = 0x40000fd8;
-rom_get_rate_target_power = 0x40000fdc;
-rom_write_wifi_dig_gain = 0x40000fe0;
-rom_bt_correct_rf_ana_gain = 0x40000fe4;
-rom_pkdet_vol_start = 0x40000fe8;
-rom_read_sar2_code = 0x40000fec;
-rom_get_sar2_vol = 0x40000ff0;
-rom_get_pll_vol = 0x40000ff4;
-rom_get_phy_target_power = 0x40000ff8;
-rom_temp_to_power = 0x40000ffc;
-rom_phy_track_pll_cap = 0x40001000;
-rom_phy_pwdet_always_en = 0x40001004;
-rom_phy_pwdet_onetime_en = 0x40001008;
-rom_get_i2c_mst0_mask = 0x4000100c;
-rom_get_i2c_hostid = 0x40001010;
-rom_enter_critical_phy = 0x40001014;
-rom_exit_critical_phy = 0x40001018;
-rom_chip_i2c_readReg_org = 0x4000101c;
-rom_i2c_paral_set_mst0 = 0x40001020;
-rom_i2c_paral_set_read = 0x40001024;
-rom_i2c_paral_read = 0x40001028;
-rom_i2c_paral_write = 0x4000102c;
-rom_i2c_paral_write_num = 0x40001030;
-rom_i2c_paral_write_mask = 0x40001034;
-rom_bb_bss_cbw40_ana = 0x40001038;
-rom_chan_to_freq = 0x4000103c;
-rom_open_i2c_xpd = 0x40001040;
-rom_dac_rate_set = 0x40001044;
-rom_tsens_read_init = 0x40001048;
-rom_tsens_code_read = 0x4000104c;
-rom_tsens_index_to_dac = 0x40001050;
-rom_tsens_index_to_offset = 0x40001054;
-rom_tsens_dac_cal = 0x40001058;
-rom_code_to_temp = 0x4000105c;
-rom_write_pll_cap_mem = 0x40001060;
-rom_pll_correct_dcap = 0x40001064;
-rom_phy_en_hw_set_freq = 0x40001068;
-rom_phy_dis_hw_set_freq = 0x4000106c;
-rom_pll_vol_cal = 0x40001070;
-rom_wrtie_pll_cap = 0x40001074;
-rom_set_tx_gain_mem = 0x40001078;
-rom_bt_tx_dig_gain = 0x4000107c;
-rom_bt_get_tx_gain = 0x40001080;
-rom_get_chan_target_power = 0x40001084;
-rom_get_tx_gain_value = 0x40001088;
-rom_wifi_tx_dig_gain = 0x4000108c;
-rom_wifi_get_tx_gain = 0x40001090;
-rom_fe_i2c_reg_renew = 0x40001094;
-rom_wifi_agc_sat_gain = 0x40001098;
-rom_i2c_master_reset = 0x4000109c;
-rom_bt_filter_reg = 0x400010a0;
-rom_phy_bbpll_cal = 0x400010a4;
-rom_i2c_sar2_init_code = 0x400010a8;
-rom_phy_param_addr = 0x400010ac;
-rom_phy_reg_init = 0x400010b0;
-rom_set_chan_reg = 0x400010b4;
-rom_phy_wakeup_init = 0x400010b8;
-rom_phy_i2c_init1 = 0x400010bc;
-rom_tsens_temp_read = 0x400010c0;
-rom_bt_track_pll_cap = 0x400010c4;
-rom_wifi_track_pll_cap = 0x400010c8;
-rom_wifi_set_tx_gain = 0x400010cc;
-rom_txpwr_cal_track = 0x400010d0;
-rom_tx_pwctrl_background = 0x400010d4;
-rom_bt_set_tx_gain = 0x400010d8;
-rom_noise_check_loop = 0x400010dc;
-rom_phy_close_rf = 0x400010e0;
-rom_phy_xpd_tsens = 0x400010e4;
-rom_phy_freq_mem_backup = 0x400010e8;
-rom_phy_ant_init = 0x400010ec;
-rom_bt_track_tx_power = 0x400010f0;
-rom_wifi_track_tx_power = 0x400010f4;
-rom_phy_dig_reg_backup = 0x400010f8;
-chip726_phyrom_version_num = 0x400010fc;
+phy_param_addr = 0x40001104;
+phy_get_romfuncs = 0x40001108;
+chip761_phyrom_version = 0x4000110c;
+chip761_phyrom_version_num = 0x40001110;
+get_rc_dout = 0x40001114;
+rc_cal = 0x40001118;
+rom_enter_critical_phy = 0x4000111c;
+rom_exit_critical_phy = 0x40001120;
+rom_set_chan_cal_interp = 0x40001124;
+rom_loopback_mode_en = 0x40001128;
+rom_bb_bss_cbw40 = 0x4000112c;
+abs_temp = 0x40001130;
+get_data_sat = 0x40001134;
+phy_byte_to_word = 0x40001138;
+set_chan_reg = 0x4000113c;
+i2c_master_reset = 0x40001140;
+rom_set_chan_freq_sw_start = 0x40001144;
+freq_module_resetn = 0x40001148;
+freq_chan_en_sw = 0x4000114c;
+write_chan_freq = 0x40001150;
+get_freq_mem_param = 0x40001154;
+get_freq_mem_addr = 0x40001158;
+bt_txpwr_freq = 0x4000115c;
+wr_rf_freq_mem = 0x40001160;
+read_rf_freq_mem = 0x40001164;
+freq_i2c_mem_write = 0x40001168;
+freq_num_get_data = 0x4000116c;
+freq_i2c_num_addr = 0x40001170;
+freq_i2c_write_set = 0x40001174;
+pll_dac_mem_update = 0x40001178;
+pll_cap_mem_update = 0x4000117c;
+get_rf_freq_cap = 0x40001180;
+get_rf_freq_init = 0x40001184;
+phy_en_hw_set_freq = 0x40001188;
+phy_dis_hw_set_freq = 0x4000118c;
+rom_pwdet_sar2_init = 0x40001190;
+rom_en_pwdet = 0x40001194;
+rom_get_sar_sig_ref = 0x40001198;
+rom_pwdet_tone_start = 0x4000119c;
+rom_pwdet_wait_idle = 0x400011a0;
+rom_read_sar_dout = 0x400011a4;
+get_tone_sar_dout = 0x400011a8;
+get_fm_sar_dout = 0x400011ac;
+txtone_linear_pwr = 0x400011b0;
+linear_to_db = 0x400011b4;
+get_power_db = 0x400011b8;
+meas_tone_pwr_db = 0x400011bc;
+pkdet_vol_start = 0x400011c0;
+read_sar2_code = 0x400011c4;
+get_sar2_vol = 0x400011c8;
+get_pll_vol = 0x400011cc;
+tx_pwctrl_bg_init = 0x400011d0;
+phy_pwdet_always_en = 0x400011d4;
+phy_pwdet_onetime_en = 0x400011d8;
+esp_tx_state_out_rom = 0x400011dc;
+ant_dft_cfg_rom = 0x400011e0;
+ant_wifitx_cfg_rom = 0x400011e4;
+ant_wifirx_cfg_rom = 0x400011e8;
+ant_bttx_cfg_rom = 0x400011ec;
+ant_btrx_cfg_rom = 0x400011f0;
+phy_chan_dump_cfg_rom = 0x400011f4;
+phy_enable_low_rate = 0x400011f8;
+phy_disable_low_rate = 0x400011fc;
+phy_is_low_rate_enabled = 0x40001200;
+phy_dig_reg_backup_rom = 0x40001204;
+phy_chan_filt_set_rom = 0x40001208;
+phy_rx11blr_cfg = 0x4000120c;
+set_cca_rom = 0x40001210;
+set_rx_sense_rom = 0x40001214;
+rx_gain_force_rom = 0x40001218;
+rom_rfpll_set_freq = 0x4000121c;
+mhz2ieee = 0x40001220;
+chan_to_freq = 0x40001224;
+restart_cal = 0x40001228;
+write_rfpll_sdm = 0x4000122c;
+wait_rfpll_cal_end = 0x40001230;
+set_rf_freq_offset = 0x40001234;
+set_rfpll_freq = 0x40001238;
+set_channel_rfpll_freq = 0x4000123c;
+rfpll_cap_correct = 0x40001240;
+rfpll_cap_init_cal = 0x40001244;
+write_pll_cap = 0x40001248;
+read_pll_cap = 0x4000124c;
+chip_v7_set_chan_ana = 0x40001250;
+freq_set_reg = 0x40001254;
+gen_rx_gain_table = 0x40001258;
+bt_txdc_cal = 0x4000125c;
+bt_txiq_cal = 0x40001260;
+txiq_cal_init = 0x40001264;
+txdc_cal_init = 0x40001268;
+txdc_cal = 0x4000126c;
+txiq_get_mis_pwr = 0x40001270;
+txiq_cover = 0x40001274;
+rfcal_txiq = 0x40001278;
+get_power_atten = 0x4000127c;
+pwdet_ref_code = 0x40001280;
+pwdet_code_cal = 0x40001284;
+rfcal_txcap = 0x40001288;
+tx_cap_init = 0x4000128c;
+rfcal_pwrctrl = 0x40001290;
+tx_pwctrl_init_cal = 0x40001294;
+tx_pwctrl_init = 0x40001298;
+bt_tx_pwctrl_init = 0x4000129c;
+rom_i2c_enter_critical = 0x400012a0;
+rom_i2c_exit_critical = 0x400012a4;
+rom_get_i2c_read_mask = 0x400012a8;
+rom_get_i2c_mst0_mask = 0x400012ac;
+rom_get_i2c_hostid = 0x400012b0;
+rom_chip_i2c_readReg_org = 0x400012b4;
+rom_chip_i2c_readReg = 0x400012b8;
+rom_i2c_readReg = 0x400012bc;
+rom_chip_i2c_writeReg = 0x400012c0;
+rom_i2c_writeReg = 0x400012c4;
+rom_i2c_readReg_Mask = 0x400012c8;
+rom_i2c_writeReg_Mask = 0x400012cc;
+rom_set_txcap_reg = 0x400012d0;
+i2c_paral_set_mst0 = 0x400012d4;
+i2c_paral_set_read = 0x400012d8;
+i2c_paral_read = 0x400012dc;
+i2c_paral_write = 0x400012e0;
+i2c_paral_write_num = 0x400012e4;
+i2c_paral_write_mask = 0x400012e8;
+i2c_sar2_init_code = 0x400012ec;
+rom_pbus_force_mode = 0x400012f0;
+rom_pbus_rd_addr = 0x400012f4;
+rom_pbus_rd_shift = 0x400012f8;
+rom_pbus_force_test = 0x400012fc;
+rom_pbus_rd = 0x40001300;
+rom_pbus_set_rxgain = 0x40001304;
+rom_pbus_xpd_rx_off = 0x40001308;
+rom_pbus_xpd_rx_on = 0x4000130c;
+rom_pbus_xpd_tx_off = 0x40001310;
+rom_pbus_xpd_tx_on = 0x40001314;
+rom_set_loopback_gain = 0x40001318;
+rom_txcal_debuge_mode = 0x4000131c;
+pbus_debugmode = 0x40001320;
+pbus_workmode = 0x40001324;
+pbus_set_dco = 0x40001328;
+txcal_work_mode = 0x4000132c;
+rom_start_tx_tone_step = 0x40001330;
+rom_stop_tx_tone = 0x40001334;
+disable_agc = 0x40001338;
+enable_agc = 0x4000133c;
+phy_disable_cca = 0x40001340;
+phy_enable_cca = 0x40001344;
+write_gain_mem = 0x40001348;
+bb_bss_cbw40_dig = 0x4000134c;
+cbw2040_cfg = 0x40001350;
+mac_tx_chan_offset = 0x40001354;
+tx_paon_set = 0x40001358;
+pwdet_reg_init = 0x4000135c;
+i2cmst_reg_init = 0x40001360;
+bt_gain_offset = 0x40001364;
+fe_reg_init = 0x40001368;
+mac_enable_bb = 0x4000136c;
+bb_wdg_cfg = 0x40001370;
+fe_txrx_reset = 0x40001374;
+set_rx_comp = 0x40001378;
+agc_reg_init = 0x4000137c;
+bb_reg_init = 0x40001380;
+open_i2c_xpd = 0x40001384;
+txiq_set_reg = 0x40001388;
+rxiq_set_reg = 0x4000138c;
+set_txclk_en = 0x40001390;
+set_rxclk_en = 0x40001394;
+bb_wdg_test_en = 0x40001398;
+noise_floor_auto_set = 0x4000139c;
+read_hw_noisefloor = 0x400013a0;
+iq_corr_enable = 0x400013a4;
+wifi_agc_sat_gain = 0x400013a8;
+phy_bbpll_cal = 0x400013ac;
+phy_ant_init = 0x400013b0;
+phy_set_bbfreq_init = 0x400013b4;
+wifi_fbw_sel = 0x400013b8;
+bt_filter_reg = 0x400013bc;
+phy_rx_sense_set = 0x400013c0;
+tx_state_set = 0x400013c4;
+phy_close_pa = 0x400013c8;
+phy_freq_correct = 0x400013cc;
+set_pbus_reg = 0x400013d0;
+wifi_rifs_mode_en = 0x400013d4;
+nrx_freq_set = 0x400013d8;
+fe_adc_on = 0x400013dc;
+phy_force_pwr_index = 0x400013e0;
+rom_iq_est_enable = 0x400013e4;
+rom_iq_est_disable = 0x400013e8;
+rom_bb_gain_index = 0x400013ec;
+rom_rfrx_gain_index = 0x400013f0;
+dc_iq_est = 0x400013f4;
+set_cal_rxdc = 0x400013f8;
+rxiq_get_mis = 0x400013fc;
+rxiq_cover_mg_mp = 0x40001400;
+rfcal_rxiq = 0x40001404;
+get_rfcal_rxiq_data = 0x40001408;
+get_dco_comp = 0x4000140c;
+pbus_rx_dco_cal = 0x40001410;
+rxdc_est_min = 0x40001414;
+pbus_rx_dco_cal_1step = 0x40001418;
+set_lb_txiq = 0x4000141c;
+set_rx_gain_cal_iq = 0x40001420;
+set_rx_gain_cal_dc = 0x40001424;
+spur_reg_write_one_tone = 0x40001428;
+spur_cal = 0x4000142c;
+spur_coef_cfg = 0x40001430;
+tsens_power_up = 0x40001434;
+tsens_read_init = 0x40001438;
+code_to_temp = 0x4000143c;
+tsens_index_to_dac = 0x40001440;
+tsens_index_to_offset = 0x40001444;
+tsens_dac_cal = 0x40001448;
+tsens_code_read = 0x4000144c;
+tsens_temp_read = 0x40001450;
+temp_to_power = 0x40001454;
+get_temp_init = 0x40001458;
+txbbgain_to_index = 0x4000145c;
+index_to_txbbgain = 0x40001460;
+bt_index_to_bb = 0x40001464;
+bt_bb_to_index = 0x40001468;
+bt_get_tx_gain = 0x4000146c;
+dig_gain_check = 0x40001470;
+wifi_get_tx_gain = 0x40001474;
+wifi_11g_rate_chg = 0x40001478;
+bt_chan_pwr_interp = 0x4000147c;
+get_rate_fcc_index = 0x40001480;
+get_chan_target_power = 0x40001484;
+get_tx_gain_value = 0x40001488;
+wifi_get_target_power = 0x4000148c;
 /* Data (.data, .bss, .rodata) */
-phy_param_rom = 0x4087fcd8;
+phy_param_rom = 0x4087fce8;
diff --git a/components/esp_rom/esp32c6/ld/esp32c6.rom.pp.ld b/components/esp_rom/esp32c6/ld/esp32c6.rom.pp.ld
index 717b9ae50a..b29b5f95ce 100644
--- a/components/esp_rom/esp32c6/ld/esp32c6.rom.pp.ld
+++ b/components/esp_rom/esp32c6/ld/esp32c6.rom.pp.ld
@@ -6,7 +6,7 @@
 /* ROM function interface esp32c6.rom.pp.ld for esp32c6
  *
  *
- * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 49b5eec776610e08f2ed989e3ffc2ba0
+ * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 06c13e133e0743d09b87aba30d3e213b
  *
  * Compatible with ROM where ECO version equal or greater to 0.
  *
@@ -19,245 +19,441 @@
 
 /* Functions */
 esp_pp_rom_version_get = 0x40000bd8;
-RC_GetBlockAckTime = 0x40000bdc;
-ebuf_list_remove = 0x40000be0;
-esf_buf_alloc = 0x40000be4;
-esf_buf_alloc_dynamic = 0x40000be8;
-esf_buf_recycle = 0x40000bec;
-GetAccess = 0x40000bf0;
-hal_mac_is_low_rate_enabled = 0x40000bf4;
-hal_mac_tx_get_blockack = 0x40000bf8;
-hal_mac_tx_set_ppdu = 0x40000bfc;
-ic_get_trc = 0x40000c00;
-ic_mac_deinit = 0x40000c04;
-ic_mac_init = 0x40000c08;
-ic_interface_enabled = 0x40000c0c;
-is_lmac_idle = 0x40000c10;
-lmacAdjustTimestamp = 0x40000c14;
-lmacDiscardAgedMSDU = 0x40000c18;
-lmacDiscardMSDU = 0x40000c1c;
-lmacEndFrameExchangeSequence = 0x40000c20;
-lmacIsIdle = 0x40000c24;
-lmacIsLongFrame = 0x40000c28;
-lmacMSDUAged = 0x40000c2c;
-lmacPostTxComplete = 0x40000c30;
-lmacProcessAllTxTimeout = 0x40000c34;
-lmacProcessCollisions = 0x40000c38;
-lmacProcessRxSucData = 0x40000c3c;
-lmacReachLongLimit = 0x40000c40;
-lmacReachShortLimit = 0x40000c44;
-lmacRecycleMPDU = 0x40000c48;
-lmacRxDone = 0x40000c4c;
-lmacSetTxFrame = 0x40000c50;
-lmacTxDone = 0x40000c54;
-lmacTxFrame = 0x40000c58;
-mac_tx_set_duration = 0x40000c5c;
-mac_tx_set_plcp0 = 0x40000c60;
-mac_tx_set_plcp1 = 0x40000c64;
-mac_tx_set_plcp2 = 0x40000c68;
-pm_check_state = 0x40000c6c;
-pm_disable_dream_timer = 0x40000c70;
-pm_disable_sleep_delay_timer = 0x40000c74;
-pm_dream = 0x40000c78;
-pm_mac_wakeup = 0x40000c7c;
-pm_mac_sleep = 0x40000c80;
-pm_enable_active_timer = 0x40000c84;
-pm_enable_sleep_delay_timer = 0x40000c88;
-pm_local_tsf_process = 0x40000c8c;
-pm_set_beacon_filter = 0x40000c90;
-pm_is_in_wifi_slice_threshold = 0x40000c94;
-pm_is_waked = 0x40000c98;
-pm_keep_alive = 0x40000c9c;
-pm_on_beacon_rx = 0x40000ca0;
-pm_on_data_rx = 0x40000ca4;
-pm_on_tbtt = 0x40000ca8;
-pm_parse_beacon = 0x40000cac;
-pm_process_tim = 0x40000cb0;
-pm_rx_beacon_process = 0x40000cb4;
-pm_rx_data_process = 0x40000cb8;
-pm_sleep = 0x40000cbc;
-pm_sleep_for = 0x40000cc0;
-pm_tbtt_process = 0x40000cc4;
-ppAMPDU2Normal = 0x40000cc8;
-ppAssembleAMPDU = 0x40000ccc;
-ppCalFrameTimes = 0x40000cd0;
-ppCalSubFrameLength = 0x40000cd4;
-ppCalTxAMPDULength = 0x40000cd8;
-ppCheckTxAMPDUlength = 0x40000cdc;
-ppDequeueRxq_Locked = 0x40000ce0;
-ppDequeueTxQ = 0x40000ce4;
-ppEmptyDelimiterLength = 0x40000ce8;
-ppEnqueueRxq = 0x40000cec;
-ppEnqueueTxDone = 0x40000cf0;
-ppGetTxframe = 0x40000cf4;
-ppMapTxQueue = 0x40000cf8;
-ppProcTxSecFrame = 0x40000cfc;
-ppProcessRxPktHdr = 0x40000d00;
-ppProcessTxQ = 0x40000d04;
-ppRecordBarRRC = 0x40000d08;
-ppRecycleAmpdu = 0x40000d0c;
-ppRecycleRxPkt = 0x40000d10;
-ppResortTxAMPDU = 0x40000d14;
-ppResumeTxAMPDU = 0x40000d18;
-ppRxFragmentProc = 0x40000d1c;
-ppRxPkt = 0x40000d20;
-ppRxProtoProc = 0x40000d24;
-ppSearchTxQueue = 0x40000d28;
-ppSearchTxframe = 0x40000d2c;
-ppSelectNextQueue = 0x40000d30;
-ppSubFromAMPDU = 0x40000d34;
-ppTask = 0x40000d38;
-ppTxPkt = 0x40000d3c;
-ppTxProtoProc = 0x40000d40;
-ppTxqUpdateBitmap = 0x40000d44;
-pp_coex_tx_request = 0x40000d48;
-pp_hdrsize = 0x40000d4c;
-pp_post = 0x40000d50;
-pp_process_hmac_waiting_txq = 0x40000d54;
-rcGetAmpduSched = 0x40000d58;
-rcUpdateRxDone = 0x40000d5c;
-rc_get_trc = 0x40000d60;
-rc_get_trc_by_index = 0x40000d64;
-rcAmpduLowerRate = 0x40000d68;
-rcampduuprate = 0x40000d6c;
-rcClearCurAMPDUSched = 0x40000d70;
-rcClearCurSched = 0x40000d74;
-rcClearCurStat = 0x40000d78;
-rcGetSched = 0x40000d7c;
-rcLowerSched = 0x40000d80;
-rcSetTxAmpduLimit = 0x40000d84;
-rcTxUpdatePer = 0x40000d88;
-rcUpdateAckSnr = 0x40000d8c;
-rcUpdateRate = 0x40000d90;
-rcUpdateTxDone = 0x40000d94;
-rcUpdateTxDoneAmpdu2 = 0x40000d98;
-rcUpSched = 0x40000d9c;
-rssi_margin = 0x40000da0;
-rx11NRate2AMPDULimit = 0x40000da4;
-TRC_AMPDU_PER_DOWN_THRESHOLD = 0x40000da8;
-TRC_AMPDU_PER_UP_THRESHOLD = 0x40000dac;
-trc_calc_duration = 0x40000db0;
-trc_isTxAmpduOperational = 0x40000db4;
-trc_onAmpduOp = 0x40000db8;
-TRC_PER_IS_GOOD = 0x40000dbc;
-trc_SetTxAmpduState = 0x40000dc0;
-trc_tid_isTxAmpduOperational = 0x40000dc4;
-trcAmpduSetState = 0x40000dc8;
-wDevCheckBlockError = 0x40000dcc;
-wDev_AppendRxBlocks = 0x40000dd0;
-wDev_DiscardFrame = 0x40000dd4;
-wDev_GetNoiseFloor = 0x40000dd8;
-wDev_IndicateAmpdu = 0x40000ddc;
-wDev_IndicateFrame = 0x40000de0;
-wdev_mac_reg_load = 0x40000de4;
-wdev_mac_reg_store = 0x40000de8;
-wdev_mac_special_reg_load = 0x40000dec;
-wdev_mac_special_reg_store = 0x40000df0;
-wdev_mac_wakeup = 0x40000df4;
-wdev_mac_sleep = 0x40000df8;
-hal_mac_is_dma_enable = 0x40000dfc;
-wDev_ProcessFiq = 0x40000e00;
-wDev_ProcessRxSucData = 0x40000e04;
-wdevProcessRxSucDataAll = 0x40000e08;
-wdev_csi_len_align = 0x40000e0c;
-ppDequeueTxDone_Locked = 0x40000e10;
-ppProcTxDone = 0x40000e14;
-pm_tx_data_done_process = 0x40000e18;
-config_is_cache_tx_buf_enabled = 0x40000e1c;
-ppMapWaitTxq = 0x40000e20;
-ppProcessWaitingQueue = 0x40000e24;
-ppDisableQueue = 0x40000e28;
-pm_allow_tx = 0x40000e2c;
-wdev_is_data_in_rxlist = 0x40000e30;
-ppProcTxCallback = 0x40000e34;
-mac_tx_set_hesig = 0x40000e38;
-ppCalPreFecPaddingFactor = 0x40000e3c;
-mac_tx_set_tb = 0x40000e40;
-mac_tx_set_mplen = 0x40000e44;
+ppCalTxopRTSThreshold = 0x40000bdc;
+RC_GetBlockAckTime = 0x40000be0;
+ebuf_list_remove = 0x40000be4;
+esf_buf_alloc = 0x40000be8;
+esf_buf_alloc_dynamic = 0x40000bec;
+esf_buf_recycle = 0x40000bf0;
+GetAccess = 0x40000bf4;
+hal_mac_is_low_rate_enabled = 0x40000bf8;
+hal_mac_tx_get_blockack = 0x40000bfc;
+hal_mac_tx_set_ppdu = 0x40000c00;
+ic_get_trc = 0x40000c04;
+ic_mac_deinit = 0x40000c08;
+ic_mac_init = 0x40000c0c;
+ic_interface_enabled = 0x40000c10;
+is_lmac_idle = 0x40000c14;
+lmacAdjustTimestamp = 0x40000c18;
+lmacDiscardAgedMSDU = 0x40000c1c;
+lmacDiscardMSDU = 0x40000c20;
+lmacEndFrameExchangeSequence = 0x40000c24;
+lmacIsIdle = 0x40000c28;
+lmacIsLongFrame = 0x40000c2c;
+lmacMSDUAged = 0x40000c30;
+lmacPostTxComplete = 0x40000c34;
+lmacProcessAllTxTimeout = 0x40000c38;
+lmacProcessCollisions = 0x40000c3c;
+lmacProcessRxSucData = 0x40000c40;
+lmacReachLongLimit = 0x40000c44;
+lmacReachShortLimit = 0x40000c48;
+lmacRecycleMPDU = 0x40000c4c;
+lmacRxDone = 0x40000c50;
+lmacSetTxFrame = 0x40000c54;
+lmacTxDone = 0x40000c58;
+lmacTxFrame = 0x40000c5c;
+mac_tx_set_duration = 0x40000c60;
+mac_tx_set_plcp0 = 0x40000c64;
+mac_tx_set_plcp1 = 0x40000c68;
+mac_tx_set_plcp2 = 0x40000c6c;
+pm_check_state = 0x40000c70;
+pm_disable_dream_timer = 0x40000c74;
+pm_disable_sleep_delay_timer = 0x40000c78;
+pm_dream = 0x40000c7c;
+pm_mac_wakeup = 0x40000c80;
+pm_mac_sleep = 0x40000c84;
+pm_enable_active_timer = 0x40000c88;
+pm_enable_sleep_delay_timer = 0x40000c8c;
+pm_local_tsf_process = 0x40000c90;
+pm_set_beacon_filter = 0x40000c94;
+pm_is_in_wifi_slice_threshold = 0x40000c98;
+pm_is_waked = 0x40000c9c;
+pm_keep_alive = 0x40000ca0;
+pm_on_beacon_rx = 0x40000ca4;
+pm_on_data_rx = 0x40000ca8;
+pm_on_tbtt = 0x40000cac;
+pm_parse_beacon = 0x40000cb0;
+pm_process_tim = 0x40000cb4;
+pm_rx_beacon_process = 0x40000cb8;
+pm_rx_data_process = 0x40000cbc;
+pm_sleep = 0x40000cc0;
+pm_sleep_for = 0x40000cc4;
+pm_tbtt_process = 0x40000cc8;
+ppAMPDU2Normal = 0x40000ccc;
+ppAssembleAMPDU = 0x40000cd0;
+ppCalFrameTimes = 0x40000cd4;
+ppCalSubFrameLength = 0x40000cd8;
+ppCalTxAMPDULength = 0x40000cdc;
+ppCheckTxAMPDUlength = 0x40000ce0;
+ppDequeueRxq_Locked = 0x40000ce4;
+ppDequeueTxQ = 0x40000ce8;
+ppEmptyDelimiterLength = 0x40000cec;
+ppEnqueueRxq = 0x40000cf0;
+ppEnqueueTxDone = 0x40000cf4;
+ppGetTxframe = 0x40000cf8;
+ppMapTxQueue = 0x40000cfc;
+ppProcTxSecFrame = 0x40000d00;
+ppProcessRxPktHdr = 0x40000d04;
+ppProcessTxQ = 0x40000d08;
+ppRecordBarRRC = 0x40000d0c;
+ppRecycleAmpdu = 0x40000d10;
+ppRecycleRxPkt = 0x40000d14;
+ppResortTxAMPDU = 0x40000d18;
+ppResumeTxAMPDU = 0x40000d1c;
+ppRxFragmentProc = 0x40000d20;
+ppRxPkt = 0x40000d24;
+ppRxProtoProc = 0x40000d28;
+ppSearchTxQueue = 0x40000d2c;
+ppSearchTxframe = 0x40000d30;
+ppSelectNextQueue = 0x40000d34;
+ppSubFromAMPDU = 0x40000d38;
+ppTask = 0x40000d3c;
+ppTxPkt = 0x40000d40;
+ppTxProtoProc = 0x40000d44;
+ppTxqUpdateBitmap = 0x40000d48;
+pp_coex_tx_request = 0x40000d4c;
+pp_hdrsize = 0x40000d50;
+pp_post = 0x40000d54;
+pp_process_hmac_waiting_txq = 0x40000d58;
+rcGetAmpduSched = 0x40000d5c;
+rcUpdateRxDone = 0x40000d60;
+rc_get_trc = 0x40000d64;
+rc_get_trc_by_index = 0x40000d68;
+rcAmpduLowerRate = 0x40000d6c;
+rcampduuprate = 0x40000d70;
+rcClearCurAMPDUSched = 0x40000d74;
+rcClearCurSched = 0x40000d78;
+rcClearCurStat = 0x40000d7c;
+rcGetSched = 0x40000d80;
+rcLowerSched = 0x40000d84;
+rcSetTxAmpduLimit = 0x40000d88;
+rcTxUpdatePer = 0x40000d8c;
+rcUpdateAckSnr = 0x40000d90;
+rcUpdateRate = 0x40000d94;
+rcUpdateTxDone = 0x40000d98;
+rcUpdateTxDoneAmpdu2 = 0x40000d9c;
+rcUpSched = 0x40000da0;
+rssi_margin = 0x40000da4;
+rx11NRate2AMPDULimit = 0x40000da8;
+TRC_AMPDU_PER_DOWN_THRESHOLD = 0x40000dac;
+TRC_AMPDU_PER_UP_THRESHOLD = 0x40000db0;
+trc_calc_duration = 0x40000db4;
+trc_isTxAmpduOperational = 0x40000db8;
+trc_onAmpduOp = 0x40000dbc;
+TRC_PER_IS_GOOD = 0x40000dc0;
+trc_SetTxAmpduState = 0x40000dc4;
+trc_tid_isTxAmpduOperational = 0x40000dc8;
+trcAmpduSetState = 0x40000dcc;
+wDevCheckBlockError = 0x40000dd0;
+wDev_AppendRxBlocks = 0x40000dd4;
+wDev_DiscardFrame = 0x40000dd8;
+wDev_GetNoiseFloor = 0x40000ddc;
+wDev_IndicateAmpdu = 0x40000de0;
+wDev_IndicateFrame = 0x40000de4;
+wdev_mac_reg_load = 0x40000de8;
+wdev_mac_reg_store = 0x40000dec;
+wdev_mac_special_reg_load = 0x40000df0;
+wdev_mac_special_reg_store = 0x40000df4;
+wdev_mac_wakeup = 0x40000df8;
+wdev_mac_sleep = 0x40000dfc;
+hal_mac_is_dma_enable = 0x40000e00;
+wDev_ProcessFiq = 0x40000e04;
+wDev_ProcessRxSucData = 0x40000e08;
+wdevProcessRxSucDataAll = 0x40000e0c;
+wdev_csi_len_align = 0x40000e10;
+ppDequeueTxDone_Locked = 0x40000e14;
+ppProcTxDone = 0x40000e18;
+pm_tx_data_done_process = 0x40000e1c;
+config_is_cache_tx_buf_enabled = 0x40000e20;
+ppMapWaitTxq = 0x40000e24;
+ppProcessWaitingQueue = 0x40000e28;
+ppDisableQueue = 0x40000e2c;
+pm_allow_tx = 0x40000e30;
+wdev_is_data_in_rxlist = 0x40000e34;
+ppProcTxCallback = 0x40000e38;
+mac_tx_set_hesig = 0x40000e3c;
+ppCalPreFecPaddingFactor = 0x40000e40;
+mac_tx_set_tb = 0x40000e44;
+mac_tx_set_mplen = 0x40000e48;
+hal_get_tsf_timer = 0x40000e4c;
+ppTxPktForceWaked = 0x40000e50;
+lmacProcessLongFrameSuccess = 0x40000e54;
+lmacProcessShortFrameSuccess = 0x40000e58;
+lmacDiscardFrameExchangeSequence = 0x40000e5c;
+lmacProcessTBSuccess = 0x40000e60;
+lmacProcessTxSuccess = 0x40000e64;
+lmacProcessAckTimeout = 0x40000e68;
+lmacProcessTxComplete = 0x40000e6c;
+ppRemoveHTC = 0x40000e70;
+get_estimated_batime = 0x40000e74;
+is_use_muedca = 0x40000e78;
+hal_mac_tx_clr_mplen = 0x40000e7c;
+hal_mac_get_txq_state = 0x40000e80;
+hal_mac_clr_txq_state = 0x40000e84;
+hal_mac_get_txq_complete = 0x40000e88;
+ht_get_min_subframe_len = 0x40000e8c;
+rx11ACRate2AMPDULimit = 0x40000e90;
+pwr_hal_clear_intr_status = 0x40000e94;
+pwr_hal_clear_mac_modem_beacon_miss_intr_filter = 0x40000e98;
+pwr_hal_clear_mac_modem_rx_beacon_info = 0x40000e9c;
+pwr_hal_clear_mac_modem_rx_beacon_miss_counter = 0x40000ea0;
+pwr_hal_clear_mac_modem_rx_beacon_sleep_counter = 0x40000ea4;
+pwr_hal_clear_mac_modem_state_wakeup_protect_signal = 0x40000ea8;
+pwr_hal_get_intr_raw_signal = 0x40000eac;
+pwr_hal_get_intr_status = 0x40000eb0;
+pwr_hal_get_mac_modem_beacon_miss_limit_exceeded_status = 0x40000eb4;
+pwr_hal_get_mac_modem_rx_beacon_location_state = 0x40000eb8;
+pwr_hal_get_mac_modem_rx_beacon_valid_state = 0x40000ebc;
+pwr_hal_get_mac_modem_state_sleep_limit_exceeded_status = 0x40000ec0;
+pwr_hal_set_beacon_filter_abort_disable = 0x40000ec4;
+pwr_hal_set_beacon_filter_abort_enable = 0x40000ec8;
+pwr_hal_set_beacon_filter_abort_length = 0x40000ecc;
+pwr_hal_set_beacon_filter_broadcast_wakeup_disable = 0x40000ed0;
+pwr_hal_set_beacon_filter_broadcast_wakeup_enable = 0x40000ed4;
+pwr_hal_set_beacon_filter_disable = 0x40000ed8;
+pwr_hal_set_beacon_filter_enable = 0x40000edc;
+pwr_hal_set_beacon_filter_force_dump_disable = 0x40000ee0;
+pwr_hal_set_beacon_filter_force_dump_enable = 0x40000ee4;
+pwr_hal_set_beacon_filter_force_dump_limit = 0x40000ee8;
+pwr_hal_set_beacon_filter_force_sync_disable = 0x40000eec;
+pwr_hal_set_beacon_filter_force_sync_enable = 0x40000ef0;
+pwr_hal_set_beacon_filter_force_sync_limit = 0x40000ef4;
+pwr_hal_set_beacon_filter_frame_crc_state = 0x40000ef8;
+pwr_hal_set_beacon_filter_soc_wakeup_and_intr_disable = 0x40000efc;
+pwr_hal_set_beacon_filter_soc_wakeup_and_intr_enable = 0x40000f00;
+pwr_hal_set_beacon_filter_unicast_wakeup_disable = 0x40000f04;
+pwr_hal_set_beacon_filter_unicast_wakeup_enable = 0x40000f08;
+pwr_hal_set_lpclk_cycle_time = 0x40000f0c;
+pwr_hal_set_lpclk_sync_disable = 0x40000f10;
+pwr_hal_set_lpclk_sync_enable = 0x40000f14;
+pwr_hal_set_mac_modem_beacon_miss_intr_disable = 0x40000f18;
+pwr_hal_set_mac_modem_beacon_miss_intr_enable = 0x40000f1c;
+pwr_hal_set_mac_modem_beacon_miss_limit = 0x40000f20;
+pwr_hal_set_mac_modem_beacon_miss_limit_exceeded_wakeup_disable = 0x40000f24;
+pwr_hal_set_mac_modem_beacon_miss_limit_exceeded_wakeup_enable = 0x40000f28;
+pwr_hal_set_mac_modem_beacon_miss_timeout = 0x40000f2c;
+pwr_hal_set_mac_modem_state_sleep_limit = 0x40000f30;
+pwr_hal_set_mac_modem_state_sleep_limit_exceeded_wakeup_disable = 0x40000f34;
+pwr_hal_set_mac_modem_state_sleep_limit_exceeded_wakeup_enable = 0x40000f38;
+pwr_hal_set_mac_modem_state_wakeup_protect_disable = 0x40000f3c;
+pwr_hal_set_mac_modem_state_wakeup_protect_early_time = 0x40000f40;
+pwr_hal_set_mac_modem_state_wakeup_protect_enable = 0x40000f44;
+pwr_hal_set_mac_modem_tbtt_auto_period_disable = 0x40000f48;
+pwr_hal_set_mac_modem_tbtt_auto_period_enable = 0x40000f4c;
+pwr_hal_set_mac_modem_tbtt_auto_period_interval = 0x40000f50;
+pwr_hal_set_modem_state_interface = 0x40000f54;
+hal_tsf_clear_soc_wakeup_request = 0x40000f58;
+tsf_hal_clear_mac_modem_rf_power_state = 0x40000f5c;
+tsf_hal_clear_soc_wakeup_request = 0x40000f60;
+tsf_hal_get_counter_value = 0x40000f64;
+tsf_hal_get_mac_modem_rf_power_state = 0x40000f68;
+tsf_hal_get_tbtt_interval = 0x40000f6c;
+tsf_hal_get_time = 0x40000f70;
+tsf_hal_get_timer_target = 0x40000f74;
+tsf_hal_is_tsf_enabled = 0x40000f78;
+tsf_hal_map_tbtt_target_to_rx_frame = 0x40000f7c;
+tsf_hal_map_tsf_to_bssid = 0x40000f80;
+tsf_hal_set_counter_value = 0x40000f84;
+tsf_hal_set_modem_wakeup_early_time = 0x40000f88;
+tsf_hal_set_rx_beacon_abort_tsf_time_deviation_sync_disable = 0x40000f8c;
+tsf_hal_set_rx_beacon_abort_tsf_time_deviation_sync_enable = 0x40000f90;
+tsf_hal_set_rx_beacon_fail_tsf_time_deviation_sync_disable = 0x40000f94;
+tsf_hal_set_rx_beacon_fail_tsf_time_deviation_sync_enable = 0x40000f98;
+tsf_hal_set_rx_beacon_success_tsf_time_deviation_sync_disable = 0x40000f9c;
+tsf_hal_set_rx_beacon_success_tsf_time_deviation_sync_enable = 0x40000fa0;
+tsf_hal_set_tbtt_disable = 0x40000fa4;
+tsf_hal_set_tbtt_early_time = 0x40000fa8;
+tsf_hal_set_tbtt_enable = 0x40000fac;
+tsf_hal_set_tbtt_interval = 0x40000fb0;
+tsf_hal_set_tbtt_intr_disable = 0x40000fb4;
+tsf_hal_set_tbtt_intr_enable = 0x40000fb8;
+tsf_hal_set_tbtt_modem_wakeup_disable = 0x40000fbc;
+tsf_hal_set_tbtt_modem_wakeup_enable = 0x40000fc0;
+tsf_hal_set_tbtt_rf_ctrl_disable = 0x40000fc4;
+tsf_hal_set_tbtt_rf_ctrl_enable = 0x40000fc8;
+tsf_hal_set_tbtt_rf_ctrl_wait_cycles = 0x40000fcc;
+tsf_hal_set_tbtt_soc_wakeup_disable = 0x40000fd0;
+tsf_hal_set_tbtt_soc_wakeup_enable = 0x40000fd4;
+tsf_hal_set_tbtt_start_time = 0x40000fd8;
+tsf_hal_set_time = 0x40000fdc;
+tsf_hal_set_timer_disable = 0x40000fe0;
+tsf_hal_set_timer_enable = 0x40000fe4;
+tsf_hal_set_timer_intr_disable = 0x40000fe8;
+tsf_hal_set_timer_intr_enable = 0x40000fec;
+tsf_hal_set_timer_modem_wakeup_disable = 0x40000ff0;
+tsf_hal_set_timer_modem_wakeup_enable = 0x40000ff4;
+tsf_hal_set_timer_rf_ctrl_disable = 0x40000ff8;
+tsf_hal_set_timer_rf_ctrl_enable = 0x40000ffc;
+tsf_hal_set_timer_rf_ctrl_wait_cycles = 0x40001000;
+tsf_hal_set_timer_soc_wakeup_disable = 0x40001004;
+tsf_hal_set_timer_soc_wakeup_enable = 0x40001008;
+tsf_hal_set_timer_target = 0x4000100c;
+tsf_hal_set_tsf_disable = 0x40001010;
+tsf_hal_set_tsf_enable = 0x40001014;
+tsf_hal_set_tsf_time_deviation = 0x40001018;
+tsf_hal_set_tsf_time_deviation_sync_disable = 0x4000101c;
+tsf_hal_set_tsf_time_deviation_sync_enable = 0x40001020;
+tsf_hal_unmap_tbtt_target_to_rx_frame = 0x40001024;
+ppSelectTxFormat = 0x40001028;
+ppCertSetRate = 0x4000102c;
+ppHEAMPDU2Normal = 0x40001030;
+ppCalTxHEAMPDULength = 0x40001034;
+ppCalTxHESMPDULength = 0x40001038;
+rcGetRate = 0x4000103c;
+rcGetDCMMaxRate = 0x40001040;
+rcGetSMPDURate = 0x40001044;
+ppDirectRecycleAmpdu = 0x40001048;
+ppCheckTxHEAMPDUlength = 0x4000104c;
+rx11AXRate2AMPDULimit = 0x40001050;
+ppRegressAmpdu = 0x40001054;
+ppCalDeliNum = 0x40001058;
+ppAdd2AMPDUTail = 0x4000105c;
+esp_test_disable_tx_statistics = 0x40001060;
+esp_test_enable_tx_statistics = 0x40001064;
+esp_test_clr_tx_statistics = 0x40001068;
+esp_test_get_tx_statistics = 0x4000106c;
+esp_test_clr_tx_tb_statistics = 0x40001070;
+esp_test_get_tx_tb_statistics = 0x40001074;
+test_tx_fail_statistics = 0x40001078;
+test_tx_succ_statistics = 0x4000107c;
+esp_test_tx_process_complete = 0x40001080;
+esp_test_tx_process_txq_state = 0x40001084;
+esp_test_tx_enab_statistics = 0x40001088;
+esp_test_tx_tb_complete = 0x4000108c;
+esp_test_tx_count_retry = 0x40001090;
+esp_test_tx_count_collision = 0x40001094;
+esp_test_tx_count_timeout = 0x40001098;
+hal_enable_tx_statistics = 0x4000109c;
+test_rx_process_complete_noeb = 0x400010a0;
+test_rx_process_complete_retry = 0x400010a4;
+esp_test_rx_process_complete = 0x400010a8;
+esp_test_clr_rx_statistics = 0x400010ac;
+esp_test_get_rx_statistics = 0x400010b0;
+test_free_rx_statistics = 0x400010b4;
+esp_test_set_rx_error_occurs = 0x400010b8;
+esp_test_get_rx_error_occurs = 0x400010bc;
+esp_test_clr_rx_error_occurs = 0x400010c0;
+esp_test_disable_rx_statistics = 0x400010c4;
+esp_test_enable_rx_statistics = 0x400010c8;
+hal_enable_rx_statistics = 0x400010cc;
+get_user_num = 0x400010d0;
+mumimo_spatial_cfg_get_nsts = 0x400010d4;
+mumimo_spatial_cfg_get_nsts_tot = 0x400010d8;
+test_mumimo_get_heltf_num = 0x400010dc;
+test_mimo_update_user_info = 0x400010e0;
+test_parse_rx_mu_mimo = 0x400010e4;
+test_nonmimo_update_user_info = 0x400010e8;
+test_parse_rx_mu_nonmimo = 0x400010ec;
+esp_test_rx_parse_mu = 0x400010f0;
+esp_test_get_rx_mu_statistics = 0x400010f4;
+esp_test_clr_rx_mu_statistics = 0x400010f8;
+esp_test_enable_rx_mu_statistics = 0x400010fc;
+esp_test_disable_rx_mu_statistics = 0x40001100;
 /* Data (.data, .bss, .rodata) */
 our_instances_ptr = 0x4004ffe0;
-pTxRx = 0x4087ff88;
-lmacConfMib_ptr = 0x4087ff84;
-our_wait_eb = 0x4087ff80;
-our_tx_eb = 0x4087ff7c;
-pp_wdev_funcs = 0x4087ff78;
-g_osi_funcs_p = 0x4087ff74;
-wDevCtrl_ptr = 0x4087ff70;
+pTxRx = 0x4087ff80;
+lmacConfMib_ptr = 0x4087ff7c;
+our_wait_eb = 0x4087ff78;
+our_tx_eb = 0x4087ff74;
+pp_wdev_funcs = 0x4087ff70;
+g_osi_funcs_p = 0x4087ff6c;
+wDevCtrl_ptr = 0x4087ff68;
 g_wdev_last_desc_reset_ptr = 0x4004ffdc;
-wDevMacSleep_ptr = 0x4087ff6c;
-g_lmac_cnt_ptr = 0x4087ff68;
+wDevMacSleep_ptr = 0x4087ff64;
+g_lmac_cnt_ptr = 0x4087ff60;
 our_controls_ptr = 0x4004ffd8;
-pp_sig_cnt_ptr = 0x4087ff64;
-g_eb_list_desc_ptr = 0x4087ff60;
-s_fragment_ptr = 0x4087ff5c;
-if_ctrl_ptr = 0x4087ff58;
-g_intr_lock_mux = 0x4087ff54;
-g_wifi_global_lock = 0x4087ff50;
-s_wifi_queue = 0x4087ff4c;
-pp_task_hdl = 0x4087ff48;
-s_pp_task_create_sem = 0x4087ff44;
-s_pp_task_del_sem = 0x4087ff40;
-g_wifi_menuconfig_ptr = 0x4087ff3c;
-xphyQueue = 0x4087ff38;
-ap_no_lr_ptr = 0x4087ff34;
-rc11BSchedTbl_ptr = 0x4087ff30;
-rc11NSchedTbl_ptr = 0x4087ff2c;
-rcLoRaSchedTbl_ptr = 0x4087ff28;
-BasicOFDMSched_ptr = 0x4087ff24;
-trc_ctl_ptr = 0x4087ff20;
-g_pm_cnt_ptr = 0x4087ff1c;
-g_pm_ptr = 0x4087ff18;
-g_pm_cfg_ptr = 0x4087ff14;
-g_esp_mesh_quick_funcs_ptr = 0x4087ff10;
-g_txop_queue_status_ptr = 0x4087ff0c;
-g_mac_sleep_en_ptr = 0x4087ff08;
-g_mesh_is_root_ptr = 0x4087ff04;
-g_mesh_topology_ptr = 0x4087ff00;
-g_mesh_init_ps_type_ptr = 0x4087fefc;
-g_mesh_is_started_ptr = 0x4087fef8;
-g_config_func = 0x4087fef4;
-g_net80211_tx_func = 0x4087fef0;
-g_timer_func = 0x4087feec;
-s_michael_mic_failure_cb = 0x4087fee8;
-wifi_sta_rx_probe_req = 0x4087fee4;
-g_tx_done_cb_func = 0x4087fee0;
-g_per_conn_trc = 0x4087fe94;
-s_encap_amsdu_func = 0x4087fe90;
-s_mplen_high_bitmap = 0x4087fce8;
-s_mplen_low_bitmap = 0x4087fcf8;
-rx_beacon_count = 0x4087fe8c;
-rx_beacon_sw_parse = 0x4087fe88;
-rx_beacon_hw_parse = 0x4087fe84;
-rx_beacon_tim_count = 0x4087fe80;
-rx_beacon_tim_udata = 0x4087fe7c;
-rx_beacon_tim_udata_bitmap = 0x4087fe78;
-rx_beacon_tim_bdata = 0x4087fe74;
-rx_beacon_tim_bdata_bitmapctl = 0x4087fe70;
-rx_beacon_tim_bdata_bitmap_trans = 0x4087fe6c;
-rx_beacon_tim_bdata_bitmap_mbssid_self = 0x4087fe68;
-rx_beacon_tim_bdata_bitmap_mbssid_other = 0x4087fe64;
-rx_beacon_dtim_tim = 0x4087fe60;
-rx_beacon_dtim_tim_mcast = 0x4087fe5c;
-amdpu_delay_time_ms = 0x4087fce4;
-ampdu_delay_packet = 0x4087fce0;
-ampdu_delay = 0x4087fe59;
-first_ampdu = 0x4087fe58;
-s_ht_ampdu_density_us = 0x4087fcde;
-s_ht_ampdu_density = 0x4087fcdd;
-s_running_phy_type = 0x4087fcdc;
-complete_ena_tb_seqno = 0x4087fe54;
-complete_ena_tb_final = 0x4087fe50;
-complete_ena_tb_count = 0x4087fe4c;
-s_itwt_state = 0x4087fe48;
-g_dbg_interp_tsf = 0x4087fe44;
-g_dbg_interp_tsf_end = 0x4087fe40;
-g_dbg_closrf_tsf = 0x4087fe3c;
-g_dbg_closrf_idx = 0x4087fe38;
-g_dbg_closrf_blk = 0x4087fe34;
-queue_history = 0x4087fd6c;
-queue_history_idx = 0x4087fd68;
-s_he_min_len_bytes = 0x4087fd2c;
-s_he_dcm_min_len_bytes = 0x4087fd0c;
-s_mplen_vi_bitmap = 0x4087fd08;
-s_mplen_low_bitmap = 0x4087fcf8;
-s_mplen_high_bitmap = 0x4087fce8;
+pp_sig_cnt_ptr = 0x4087ff5c;
+g_eb_list_desc_ptr = 0x4087ff58;
+s_fragment_ptr = 0x4087ff54;
+if_ctrl_ptr = 0x4087ff50;
+g_intr_lock_mux = 0x4087ff4c;
+g_wifi_global_lock = 0x4087ff48;
+s_wifi_queue = 0x4087ff44;
+pp_task_hdl = 0x4087ff40;
+s_pp_task_create_sem = 0x4087ff3c;
+s_pp_task_del_sem = 0x4087ff38;
+g_wifi_menuconfig_ptr = 0x4087ff34;
+xphyQueue = 0x4087ff30;
+ap_no_lr_ptr = 0x4087ff2c;
+rc11BSchedTbl_ptr = 0x4087ff28;
+rc11NSchedTbl_ptr = 0x4087ff24;
+rcLoRaSchedTbl_ptr = 0x4087ff20;
+BasicOFDMSched_ptr = 0x4087ff1c;
+trc_ctl_ptr = 0x4087ff18;
+g_pm_cnt_ptr = 0x4087ff14;
+g_pm_ptr = 0x4087ff10;
+g_pm_cfg_ptr = 0x4087ff0c;
+g_esp_mesh_quick_funcs_ptr = 0x4087ff08;
+g_txop_queue_status_ptr = 0x4087ff04;
+g_mac_sleep_en_ptr = 0x4087ff00;
+g_mesh_is_root_ptr = 0x4087fefc;
+g_mesh_topology_ptr = 0x4087fef8;
+g_mesh_init_ps_type_ptr = 0x4087fef4;
+g_mesh_is_started_ptr = 0x4087fef0;
+g_config_func = 0x4087feec;
+g_net80211_tx_func = 0x4087fee8;
+g_timer_func = 0x4087fee4;
+s_michael_mic_failure_cb = 0x4087fee0;
+wifi_sta_rx_probe_req = 0x4087fedc;
+g_tx_done_cb_func = 0x4087fed8;
+g_per_conn_trc = 0x4087fe8c;
+s_encap_amsdu_func = 0x4087fe88;
+rx_beacon_count = 0x4087fe84;
+rx_beacon_sw_parse = 0x4087fe80;
+rx_beacon_hw_parse = 0x4087fe7c;
+rx_beacon_tim_count = 0x4087fe78;
+rx_beacon_tim_udata = 0x4087fe74;
+rx_beacon_tim_udata_bitmap = 0x4087fe70;
+rx_beacon_tim_bdata = 0x4087fe6c;
+rx_beacon_tim_bdata_bitmapctl = 0x4087fe68;
+rx_beacon_tim_bdata_bitmap_trans = 0x4087fe64;
+rx_beacon_tim_bdata_bitmap_mbssid_self = 0x4087fe60;
+rx_beacon_tim_bdata_bitmap_mbssid_other = 0x4087fe5c;
+rx_beacon_dtim_tim = 0x4087fe58;
+rx_beacon_dtim_tim_mcast = 0x4087fe54;
+amdpu_delay_time_ms = 0x4087fd08;
+ampdu_delay_packet = 0x4087fd04;
+ampdu_delay = 0x4087fe51;
+first_ampdu = 0x4087fe50;
+s_ht_ampdu_density_us = 0x4087fd02;
+s_ht_ampdu_density = 0x4087fd01;
+s_running_phy_type = 0x4087fd00;
+complete_ena_tb_seqno = 0x4087fe4c;
+complete_ena_tb_final = 0x4087fe48;
+complete_ena_tb_count = 0x4087fe44;
+s_itwt_state = 0x4087fe40;
+g_dbg_interp_tsf = 0x4087fe3c;
+g_dbg_interp_tsf_end = 0x4087fe38;
+g_dbg_closrf_tsf = 0x4087fe34;
+g_dbg_closrf_idx = 0x4087fe30;
+g_dbg_closrf_blk = 0x4087fe2c;
+s_he_min_len_bytes = 0x4087fdf0;
+s_he_dcm_min_len_bytes = 0x4087fdd0;
+s_mplen_low_bitmap = 0x4087fdc0;
+s_mplen_high_bitmap = 0x4087fdb0;
+s_mplen_vi_bitmap = 0x4087fdac;
+s_mplen_bk_bitmap = 0x4087fda8;
+esp_wifi_cert_tx_mcs = 0x4087fcfc;
+esp_wifi_cert_tx_bcc = 0x4087fcf8;
+esp_wifi_cert_tx_ltf = 0x4087fcf4;
+esp_wifi_cert_tx_gi = 0x4087fcf0;
+esp_wifi_cert_tx_nss = 0x4087fcec;
+esp_test_tx_statistics_aci_bitmap = 0x4087fda4;
+esp_test_tx_statistics = 0x4087fd94;
+esp_test_tx_tb_statistics = 0x4087fd84;
+esp_test_tx_fail_statistics = 0x4087fd24;
+esp_test_rx_statistics = 0x4087fd1c;
+esp_test_rx_mu_statistics = 0x4087fd18;
+esp_test_mu_print_ru_allocation = 0x4087fd14;
+sigb_ru_allocation_user_num = 0x4004ffc8;
+sigb_common_ru_allocation = 0x4004ff38;
+mu_mimo_special_cfg_user_num_2 = 0x4004fee8;
+mu_mimo_special_cfg_user_num_3 = 0x4004fe80;
+mu_mimo_special_cfg_user_num_4 = 0x4004fe28;
+mu_mimo_special_cfg_user_num_5 = 0x4004fdf0;
+mu_mimo_special_cfg_user_num_6 = 0x4004fdd0;
+mu_mimo_special_cfg_user_num_7 = 0x4004fdc0;
+mu_mimo_special_cfg_user_num_8 = 0x4004fdb8;
+esp_test_rx_error_occurs = 0x4087fd10;
+g_pp_tx_pkt_num = 0x4087fd0c;
+he_max_apep_length = 0x4004fd40;
diff --git a/components/esp_rom/esp32c6/ld/esp32c6.rom.rvfp.ld b/components/esp_rom/esp32c6/ld/esp32c6.rom.rvfp.ld
index 3a0edde6ec..26a82ad1c7 100644
--- a/components/esp_rom/esp32c6/ld/esp32c6.rom.rvfp.ld
+++ b/components/esp_rom/esp32c6/ld/esp32c6.rom.rvfp.ld
@@ -6,7 +6,7 @@
 /* ROM function interface esp32c6.rom.rvfp.ld for esp32c6
  *
  *
- * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 49b5eec776610e08f2ed989e3ffc2ba0
+ * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 06c13e133e0743d09b87aba30d3e213b
  *
  * Compatible with ROM where ECO version equal or greater to 0.
  *
diff --git a/components/esp_rom/esp32c6/ld/esp32c6.rom.spiflash.ld b/components/esp_rom/esp32c6/ld/esp32c6.rom.spiflash.ld
index bad952bd7d..3e35d56c60 100644
--- a/components/esp_rom/esp32c6/ld/esp32c6.rom.spiflash.ld
+++ b/components/esp_rom/esp32c6/ld/esp32c6.rom.spiflash.ld
@@ -6,7 +6,7 @@
 /* ROM function interface esp32c6.rom.spiflash.ld for esp32c6
  *
  *
- * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 49b5eec776610e08f2ed989e3ffc2ba0
+ * Generated from ./target/esp32c6/interface-esp32c6.yml md5sum 06c13e133e0743d09b87aba30d3e213b
  *
  * Compatible with ROM where ECO version equal or greater to 0.
  *

From 66fb86972d906de559803d48fb79c3675bb5a461 Mon Sep 17 00:00:00 2001
From: wuzhenghui <wuzhenghui@espressif.com>
Date: Wed, 28 Sep 2022 14:51:41 +0800
Subject: [PATCH 598/665] bootloader: update bootloader memory map

---
 .../subproject/main/ld/esp32c6/bootloader.ld  | 81 ++++++++++++++-----
 1 file changed, 62 insertions(+), 19 deletions(-)

diff --git a/components/bootloader/subproject/main/ld/esp32c6/bootloader.ld b/components/bootloader/subproject/main/ld/esp32c6/bootloader.ld
index 05a420d03f..5702fd715c 100644
--- a/components/bootloader/subproject/main/ld/esp32c6/bootloader.ld
+++ b/components/bootloader/subproject/main/ld/esp32c6/bootloader.ld
@@ -1,19 +1,45 @@
 /*
- * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
  *
  * SPDX-License-Identifier: Apache-2.0
  */
 /** Simplified memory map for the bootloader.
  *  Make sure the bootloader can load into main memory without overwriting itself.
- *  We put 2nd bootloader in the high address space (before ROM stack/data/bss).
- *  See memory usage for ROM bootloader at the end of this file.
+ *
+ *  ESP32-C6 ROM static data usage is as follows:
+ *  - 0x4086ad08 - 0x4087c610: Shared buffers, used in UART/USB/SPI download mode only
+ *  - 0x4087c610 - 0x4087e610: PRO CPU stack, can be reclaimed as heap after RTOS startup
+ *  - 0x4087e610 - 0x40880000: ROM .bss and .data (not easily reclaimable)
+ *
+ *  The 2nd stage bootloader can take space up to the end of ROM shared
+ *  buffers area (0x4087c610).
  */
 
+/* The offset between Dbus and Ibus. Used to convert between 0x403xxxxx and 0x3fcxxxxx addresses. */
+iram_dram_offset = 0x0;
+
+/* We consider 0x4087c610 to be the last usable address for 2nd stage bootloader stack overhead, dram_seg,
+ * and work out iram_seg and iram_loader_seg addresses from there, backwards.
+ */
+
+/* These lengths can be adjusted, if necessary: */
+bootloader_usable_dram_end = 0x4087c610;
+bootloader_stack_overhead = 0x2000; /* For safety margin between bootloader data section and startup stacks */
+bootloader_dram_seg_len = 0x5000;
+bootloader_iram_loader_seg_len = 0x7000;
+bootloader_iram_seg_len = 0x2000;
+
+/* Start of the lower region is determined by region size and the end of the higher region */
+bootloader_dram_seg_end = bootloader_usable_dram_end - bootloader_stack_overhead;
+bootloader_dram_seg_start = bootloader_dram_seg_end - bootloader_dram_seg_len;
+bootloader_iram_loader_seg_start = bootloader_dram_seg_start - bootloader_iram_loader_seg_len + iram_dram_offset;
+bootloader_iram_seg_start = bootloader_iram_loader_seg_start - bootloader_iram_seg_len;
+
 MEMORY
 {
-  iram_seg (RWX) :                  org = 0x4086E000, len = 0x2000
-  iram_loader_seg (RWX) :           org = 0x40870000, len = 0x6000
-  dram_seg (RW) :                   org = 0x40876000, len = 0x4000
+  iram_seg (RWX) :                  org = bootloader_iram_seg_start, len = bootloader_iram_seg_len
+  iram_loader_seg (RWX) :           org = bootloader_iram_loader_seg_start, len = bootloader_iram_loader_seg_len
+  dram_seg (RW) :                   org = bootloader_dram_seg_start, len = bootloader_dram_seg_len
 }
 
 /* Default entry point: */
@@ -184,17 +210,34 @@ SECTIONS
 /**
  *  Appendix: Memory Usage of ROM bootloader
  *
- *  +--------+--------------+------+ 0x3FCC_AE00
- *  |        ^              |
- *  |        |              |
- *  |        | data/bss     |
- *  |        |              |
- *  |        v              |
- *  +------------------------------+ 0x3FCD_C710
- *  |        ^              |
- *  |        |              |
- *  |        | stack        |
- *  |        |              |
- *  |        v              |
- *  +------------------------------+ 0x3FCD_E710
+ * 0x4086ad08 ------------------> _dram0_0_start
+ *            |               |
+ *            |               |
+ *            |               |   1. Large buffers that are only used in certain boot modes, see shared_buffers.h
+ *            |               |
+ *            |               |
+ * 0x4087c610 ------------------> __stack_sentry
+ *            |               |
+ *            |               |   2. Startup pro cpu stack (freed when IDF app is running)
+ *            |               |
+ * 0x4087e610 ------------------> __stack (pro cpu)
+ *            |               |
+ *            |               |
+ *            |               |   3. Shared memory only used in startup code or nonos/early boot*
+ *            |               |      (can be freed when IDF runs)
+ *            |               |
+ *            |               |
+ * 0x4087f564 ------------------> _dram0_rtos_reserved_start
+ *            |               |
+ *            |               |
+ *            |               |   4. Shared memory used in startup code and when IDF runs
+ *            |               |
+ *            |               |
+ * 0x4087fab0 ------------------> _dram0_rtos_reserved_end
+ *            |               |
+ * 0x4087fce8 ------------------> _data_start_interface
+ *            |               |
+ *            |               |   5. End of DRAM is the 'interface' data with constant addresses (ECO compatible)
+ *            |               |
+ * 0x40880000 ------------------> _data_end_interface
  */

From 357490267ad37a05374e39e1252112972bab7419 Mon Sep 17 00:00:00 2001
From: wuzhenghui <wuzhenghui@espressif.com>
Date: Wed, 28 Sep 2022 15:33:08 +0800
Subject: [PATCH 599/665] heap: update esp32c6 memory layout

---
 components/heap/port/esp32c6/memory_layout.c | 50 +++++++++++++-------
 components/soc/esp32c6/include/soc/soc.h     |  4 +-
 2 files changed, 34 insertions(+), 20 deletions(-)

diff --git a/components/heap/port/esp32c6/memory_layout.c b/components/heap/port/esp32c6/memory_layout.c
index ff8efbfc64..201059bfd6 100644
--- a/components/heap/port/esp32c6/memory_layout.c
+++ b/components/heap/port/esp32c6/memory_layout.c
@@ -24,23 +24,31 @@
  * - Most other malloc caps only fit in one region anyway.
  *
  */
-const soc_memory_type_desc_t soc_memory_types[] = {
+
+/* Index of memory in `soc_memory_types[]` */
+enum {
+    SOC_MEMORY_TYPE_DRAM        = 0,
+    SOC_MEMORY_TYPE_STACK_DRAM  = 1,
+    SOC_MEMORY_TYPE_DIRAM       = 2,
+    SOC_MEMORY_TYPE_RTCRAM      = 3,
+    SOC_MEMORY_TYPE_NUM,
+};
+
+const soc_memory_type_desc_t soc_memory_types[SOC_MEMORY_TYPE_NUM] = {
     // Type 0: DRAM
-    { "DRAM", { MALLOC_CAP_8BIT | MALLOC_CAP_DEFAULT, MALLOC_CAP_INTERNAL | MALLOC_CAP_DMA | MALLOC_CAP_32BIT, 0 }, false, false},
+    [SOC_MEMORY_TYPE_DRAM] = { "DRAM", { MALLOC_CAP_8BIT | MALLOC_CAP_DEFAULT, MALLOC_CAP_INTERNAL | MALLOC_CAP_DMA | MALLOC_CAP_32BIT, 0 }, false, false},
     // Type 1: DRAM used for startup stacks
-    { "STACK/DRAM", { MALLOC_CAP_8BIT | MALLOC_CAP_DEFAULT,  MALLOC_CAP_INTERNAL | MALLOC_CAP_DMA | MALLOC_CAP_32BIT, MALLOC_CAP_RETENTION }, false, true},
+    [SOC_MEMORY_TYPE_STACK_DRAM] = { "STACK/DRAM", { MALLOC_CAP_8BIT | MALLOC_CAP_DEFAULT, MALLOC_CAP_EXEC | MALLOC_CAP_INTERNAL | MALLOC_CAP_DMA | MALLOC_CAP_32BIT, MALLOC_CAP_RETENTION }, false, true},
     // Type 2: DRAM which has an alias on the I-port
-    { "D/IRAM", { 0, MALLOC_CAP_DMA | MALLOC_CAP_8BIT | MALLOC_CAP_INTERNAL | MALLOC_CAP_DEFAULT, MALLOC_CAP_32BIT | MALLOC_CAP_EXEC }, true, false},
-    // Type 3: IRAM
-    { "IRAM", { MALLOC_CAP_EXEC | MALLOC_CAP_32BIT | MALLOC_CAP_INTERNAL, 0, 0 }, false, false},
-    // Type 4: RTCRAM // TODO: IDF-5667 Better to rename to LPRAM
-    { "RTCRAM", { MALLOC_CAP_RTCRAM, MALLOC_CAP_8BIT | MALLOC_CAP_DEFAULT, MALLOC_CAP_INTERNAL | MALLOC_CAP_32BIT }, false, false},
+    [SOC_MEMORY_TYPE_DIRAM] = { "D/IRAM", { 0, MALLOC_CAP_DMA | MALLOC_CAP_8BIT | MALLOC_CAP_INTERNAL | MALLOC_CAP_DEFAULT, MALLOC_CAP_32BIT | MALLOC_CAP_EXEC }, true, false},
+    // Type 3: RTCRAM   // TODO: IDF-5667 Better to rename to LPRAM
+    [SOC_MEMORY_TYPE_RTCRAM] = { "RTCRAM", { MALLOC_CAP_RTCRAM, MALLOC_CAP_8BIT | MALLOC_CAP_DEFAULT, MALLOC_CAP_INTERNAL | MALLOC_CAP_32BIT }, false, false},
 };
 
 #ifdef CONFIG_ESP_SYSTEM_MEMPROT_FEATURE
-#define SOC_MEMORY_TYPE_DEFAULT 0
+#define SOC_MEMORY_TYPE_DEFAULT SOC_MEMORY_TYPE_DRAM
 #else
-#define SOC_MEMORY_TYPE_DEFAULT 2
+#define SOC_MEMORY_TYPE_DEFAULT SOC_MEMORY_TYPE_DIRAM
 #endif
 
 const size_t soc_memory_type_count = sizeof(soc_memory_types) / sizeof(soc_memory_type_desc_t);
@@ -52,15 +60,21 @@ const size_t soc_memory_type_count = sizeof(soc_memory_types) / sizeof(soc_memor
  *       this list should always be sorted from low to high by start address.
  *
  */
-const soc_memory_region_t soc_memory_regions[] = {
-    { 0x40800000, 0x20000, SOC_MEMORY_TYPE_DEFAULT, 0x40800000}, //Block 4,  can be remapped to ROM, can be used as trace memory
-    { 0x40820000, 0x20000, SOC_MEMORY_TYPE_DEFAULT, 0x40820000}, //Block 5,  can be remapped to ROM, can be used as trace memory
-    { 0x40840000, 0x20000, SOC_MEMORY_TYPE_DEFAULT, 0x40840000}, //Block 6,  can be remapped to ROM, can be used as trace memory
-    { 0x40860000, 0x20000, 1, 0x40860000}, //Block 9,  can be used as trace memory
-#ifdef CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP
-    { 0x50000000, 0x4000,  4, 0}, //Fast RTC memory
-#endif
 
+/**
+ * Register the shared buffer area of the last memory block into the heap during heap initialization
+ */
+#define APP_USABLE_DRAM_END           (SOC_ROM_STACK_START - SOC_ROM_STACK_SIZE)
+
+const soc_memory_region_t soc_memory_regions[] = {
+    { 0x40800000,           0x20000,                                   SOC_MEMORY_TYPE_DEFAULT,     0x40800000}, //D/IRAM level0, can be used as trace memory
+    { 0x40820000,           0x20000,                                   SOC_MEMORY_TYPE_DEFAULT,     0x40820000}, //D/IRAM level1, can be used as trace memory
+    { 0x40840000,           0x20000,                                   SOC_MEMORY_TYPE_DEFAULT,     0x40860000}, //D/IRAM level2, can be used as trace memory
+    { 0x40860000,           (APP_USABLE_DRAM_END-0x40860000),          SOC_MEMORY_TYPE_DEFAULT,     0x40860000}, //D/IRAM level3, can be used as trace memory
+    { APP_USABLE_DRAM_END,  (SOC_DIRAM_DRAM_HIGH-APP_USABLE_DRAM_END), SOC_MEMORY_TYPE_STACK_DRAM,  APP_USABLE_DRAM_END}, //D/IRAM level3, can be used as trace memory (ROM reserved area)
+#ifdef CONFIG_ESP_SYSTEM_ALLOW_RTC_FAST_MEM_AS_HEAP
+    { 0x50000000,           0x4000,                                    SOC_MEMORY_TYPE_RTCRAM,      0},          //LPRAM
+#endif
 };
 
 const size_t soc_memory_region_count = sizeof(soc_memory_regions) / sizeof(soc_memory_region_t);
diff --git a/components/soc/esp32c6/include/soc/soc.h b/components/soc/esp32c6/include/soc/soc.h
index 230ce59ec0..03aea5fb27 100644
--- a/components/soc/esp32c6/include/soc/soc.h
+++ b/components/soc/esp32c6/include/soc/soc.h
@@ -213,8 +213,8 @@
 #define SOC_DEBUG_HIGH 0x28000000
 
 // Start (highest address) of ROM boot stack, only relevant during early boot
-#define SOC_ROM_STACK_START         0x4087c770
-
+#define SOC_ROM_STACK_START         0x4087e610
+#define SOC_ROM_STACK_SIZE          0x2000
 
 //On RISC-V CPUs, the interrupt sources are all external interrupts, whose type, source and priority are configured by SW.
 //There is no HW NMI conception. SW should controlled the masked levels through INT_THRESH_REG.

From 9bc1cc706e394466dcd202b6c4a4586d8742bab2 Mon Sep 17 00:00:00 2001
From: Laukik Hase <laukik.hase@espressif.com>
Date: Thu, 8 Sep 2022 14:23:20 +0530
Subject: [PATCH 600/665] wifi_prov_mgr: Add support for re-provisioning

Closes https://github.com/espressif/esp-idf/issues/5978
---
 .../include/wifi_provisioning/manager.h       | 20 +++++++-
 components/wifi_provisioning/src/manager.c    | 49 +++++++++++++++++++
 .../wifi_prov_mgr/main/Kconfig.projbuild      |  7 +++
 .../wifi_prov_mgr/main/app_main.c             | 29 +++++++++--
 4 files changed, 100 insertions(+), 5 deletions(-)

diff --git a/components/wifi_provisioning/include/wifi_provisioning/manager.h b/components/wifi_provisioning/include/wifi_provisioning/manager.h
index 417ff3af8e..c65ed3dfde 100644
--- a/components/wifi_provisioning/include/wifi_provisioning/manager.h
+++ b/components/wifi_provisioning/include/wifi_provisioning/manager.h
@@ -556,7 +556,8 @@ esp_err_t wifi_prov_mgr_reset_provisioning(void);
 /**
  * @brief   Reset internal state machine and clear provisioned credentials.
  *
- * This API can be used to restart provisioning in case invalid credentials are entered.
+ * This API should be used to restart provisioning ONLY in the case
+ * of provisioning failures without rebooting the device.
  *
  * @return
  *  - ESP_OK      : Reset provisioning state machine successfully
@@ -565,6 +566,23 @@ esp_err_t wifi_prov_mgr_reset_provisioning(void);
  */
 esp_err_t wifi_prov_mgr_reset_sm_state_on_failure(void);
 
+/**
+ * @brief   Reset internal state machine and clear provisioned credentials.
+ *
+ * This API can be used to restart provisioning ONLY in case the device is
+ * to be provisioned again for new credentials after a previous successful
+ * provisioning without rebooting the device.
+ *
+ * @note   This API can be used only if provisioning auto-stop has been
+ *         disabled using wifi_prov_mgr_disable_auto_stop()
+ *
+ * @return
+ *  - ESP_OK      : Reset provisioning state machine successfully
+ *  - ESP_FAIL    : Failed to reset provisioning state machine
+ *  - ESP_ERR_INVALID_STATE : Manager not initialized
+ */
+esp_err_t wifi_prov_mgr_reset_sm_state_for_reprovision(void);
+
 #ifdef __cplusplus
 }
 #endif
diff --git a/components/wifi_provisioning/src/manager.c b/components/wifi_provisioning/src/manager.c
index 1d36a38b0a..64f445a475 100644
--- a/components/wifi_provisioning/src/manager.c
+++ b/components/wifi_provisioning/src/manager.c
@@ -1617,3 +1617,52 @@ exit:
     RELEASE_LOCK(prov_ctx_lock);
     return err;
 }
+
+esp_err_t wifi_prov_mgr_reset_sm_state_for_reprovision(void)
+{
+    if (!prov_ctx_lock) {
+        ESP_LOGE(TAG, "Provisioning manager not initialized");
+        return ESP_ERR_INVALID_STATE;
+    }
+
+    ACQUIRE_LOCK(prov_ctx_lock);
+
+    esp_err_t ret = ESP_OK;
+    wifi_config_t wifi_cfg_empty = {0};
+    uint8_t restore_wifi_flag = 0;
+
+    if (!prov_ctx->mgr_info.capabilities.no_auto_stop) {
+        ESP_LOGE(TAG, "Execute wifi_prov_mgr_disable_auto_stop() before calling this API");
+        ret = ESP_ERR_INVALID_STATE;
+        goto exit;
+    }
+
+    ret = esp_wifi_set_storage(WIFI_STORAGE_RAM);
+    if (ret != ESP_OK) {
+        ESP_LOGE(TAG, "Failed to set Wi-Fi storage to RAM");
+        goto exit;
+    }
+    restore_wifi_flag |= WIFI_PROV_STORAGE_BIT;
+
+    ret = esp_wifi_set_config(WIFI_IF_STA, &wifi_cfg_empty);
+    if (ret != ESP_OK) {
+        ESP_LOGE(TAG, "Failed to set empty Wi-Fi credentials, 0x%x", ret);
+        goto exit;
+    }
+
+    ret = esp_wifi_disconnect();
+    if (ret != ESP_OK) {
+        ESP_LOGE(TAG, "Failed to disconnect wifi, 0x%x", ret);
+        goto exit;
+    }
+
+    prov_ctx->prov_state = WIFI_PROV_STATE_STARTED;
+    execute_event_cb(WIFI_PROV_START, NULL, 0);
+
+exit:
+    if (restore_wifi_flag & WIFI_PROV_STORAGE_BIT) {
+        esp_wifi_set_storage(WIFI_STORAGE_FLASH);
+    }
+    RELEASE_LOCK(prov_ctx_lock);
+    return ret;
+}
diff --git a/examples/provisioning/wifi_prov_mgr/main/Kconfig.projbuild b/examples/provisioning/wifi_prov_mgr/main/Kconfig.projbuild
index 269ad1866c..edfee3d98a 100644
--- a/examples/provisioning/wifi_prov_mgr/main/Kconfig.projbuild
+++ b/examples/provisioning/wifi_prov_mgr/main/Kconfig.projbuild
@@ -96,4 +96,11 @@ menu "Example Configuration"
         default y
         help
             This enables BLE 4.2 features for Bluedroid.
+
+    config EXAMPLE_REPROVISIONING
+        bool "Re-provisioning"
+        help
+            Enable re-provisioning - allow the device to provision for new credentials
+            after previous successful provisioning.
+
 endmenu
diff --git a/examples/provisioning/wifi_prov_mgr/main/app_main.c b/examples/provisioning/wifi_prov_mgr/main/app_main.c
index 9f17dfe1b2..4a5816e0f1 100644
--- a/examples/provisioning/wifi_prov_mgr/main/app_main.c
+++ b/examples/provisioning/wifi_prov_mgr/main/app_main.c
@@ -415,8 +415,13 @@ void app_main(void)
          * This call must be made before starting the provisioning.
          */
         wifi_prov_mgr_endpoint_create("custom-data");
-        /* Start provisioning service */
 
+        /* Do not stop and de-init provisioning even after success,
+         * so that we can restart it later. */
+#ifdef CONFIG_EXAMPLE_REPROVISIONING
+        wifi_prov_mgr_disable_auto_stop(1000);
+#endif
+        /* Start provisioning service */
         ESP_ERROR_CHECK(wifi_prov_mgr_start_provisioning(security, (const void *) sec_params, service_name, service_key));
 
         /* The handler for the optional endpoint created above.
@@ -448,11 +453,27 @@ void app_main(void)
     }
 
     /* Wait for Wi-Fi connection */
-    xEventGroupWaitBits(wifi_event_group, WIFI_CONNECTED_EVENT, false, true, portMAX_DELAY);
+    xEventGroupWaitBits(wifi_event_group, WIFI_CONNECTED_EVENT, true, true, portMAX_DELAY);
 
     /* Start main application now */
+#if CONFIG_EXAMPLE_REPROVISIONING
     while (1) {
-        ESP_LOGI(TAG, "Hello World!");
-        vTaskDelay(1000 / portTICK_PERIOD_MS);
+        for (int i = 0; i < 10; i++) {
+            ESP_LOGI(TAG, "Hello World!");
+            vTaskDelay(1000 / portTICK_PERIOD_MS);
+        }
+
+        /* Resetting provisioning state machine to enable re-provisioning */
+        wifi_prov_mgr_reset_sm_state_for_reprovision();
+
+        /* Wait for Wi-Fi connection */
+        xEventGroupWaitBits(wifi_event_group, WIFI_CONNECTED_EVENT, true, true, portMAX_DELAY);
     }
+#else
+     while (1) {
+         ESP_LOGI(TAG, "Hello World!");
+         vTaskDelay(1000 / portTICK_PERIOD_MS);
+     }
+#endif
+
 }

From b7ae23856a5929fd3dbad75a0165489f7e8111ca Mon Sep 17 00:00:00 2001
From: Laukik Hase <laukik.hase@espressif.com>
Date: Thu, 15 Sep 2022 12:40:53 +0530
Subject: [PATCH 601/665] protocomm: `MBEDTLS_PRIVATE` &
 `MBEDTLS_ALLOW_PRIVATE_ACCESS`-related cleanup

---
 components/protocomm/src/security/security1.c | 28 +++++-------
 .../protocomm/test_apps/main/test_protocomm.c | 45 +++++++++++--------
 2 files changed, 37 insertions(+), 36 deletions(-)

diff --git a/components/protocomm/src/security/security1.c b/components/protocomm/src/security/security1.c
index 316747b673..f530055fab 100644
--- a/components/protocomm/src/security/security1.c
+++ b/components/protocomm/src/security/security1.c
@@ -10,23 +10,18 @@
 #include <esp_err.h>
 #include <esp_log.h>
 
-/* ToDo - Remove this once appropriate solution is available.
-We need to define this for the file as ssl_misc.h uses private structures from mbedtls,
-which are undefined if the following flag is not defined */
-/* Many APIs in the file make use of this flag instead of `MBEDTLS_PRIVATE` */
-/* ToDo - Replace them with proper getter-setter once they are added */
-#define MBEDTLS_ALLOW_PRIVATE_ACCESS
-
-/* ToDo - Remove this once appropriate solution is available.
- * Currently MBEDTLS_LEGACY_CONTEXT is enabled by default for MBEDTLS_ECP_RESTARTABLE
+/* TODO: Currently MBEDTLS_ECDH_LEGACY_CONTEXT is enabled by default
+ * when MBEDTLS_ECP_RESTARTABLE is enabled.
  * This is a temporary workaround to allow that.
- * The LEGACY option is soon going to be removed in future mbedtls
- * once it is removed we can remove the workaround.
+ *
+ * The legacy option is soon going to be removed in future mbedtls
+ * versions and this workaround will be removed once the appropriate
+ * solution is available.
  */
 #ifdef CONFIG_MBEDTLS_ECDH_LEGACY_CONTEXT
-#define ACCESS_ECDH(S, var) S->var
+#define ACCESS_ECDH(S, var) S->MBEDTLS_PRIVATE(var)
 #else
-#define ACCESS_ECDH(S, var) S->ctx.mbed_ecdh.var
+#define ACCESS_ECDH(S, var) S->MBEDTLS_PRIVATE(ctx).MBEDTLS_PRIVATE(mbed_ecdh).MBEDTLS_PRIVATE(var)
 #endif
 
 #include <mbedtls/aes.h>
@@ -36,7 +31,6 @@ which are undefined if the following flag is not defined */
 #include <mbedtls/ecdh.h>
 #include <mbedtls/error.h>
 #include <mbedtls/constant_time.h>
-#include <ssl_misc.h>
 
 #include <protocomm_security.h>
 #include <protocomm_security1.h>
@@ -249,7 +243,7 @@ static esp_err_t handle_session_command0(session_t *cur_session,
         goto exit_cmd0;
     }
 
-    mbed_err = mbedtls_mpi_write_binary(ACCESS_ECDH(&ctx_server, Q).X,
+    mbed_err = mbedtls_mpi_write_binary(ACCESS_ECDH(&ctx_server, Q).MBEDTLS_PRIVATE(X),
                                         cur_session->device_pubkey,
                                         PUBLIC_KEY_LEN);
     if (mbed_err != 0) {
@@ -266,7 +260,7 @@ static esp_err_t handle_session_command0(session_t *cur_session,
     hexdump("Device pubkey", dev_pubkey, PUBLIC_KEY_LEN);
     hexdump("Client pubkey", cli_pubkey, PUBLIC_KEY_LEN);
 
-    mbed_err = mbedtls_mpi_lset(ACCESS_ECDH(&ctx_server, Qp).Z, 1);
+    mbed_err = mbedtls_mpi_lset(ACCESS_ECDH(&ctx_server, Qp).MBEDTLS_PRIVATE(Z), 1);
     if (mbed_err != 0) {
         ESP_LOGE(TAG, "Failed at mbedtls_mpi_lset with error code : -0x%x", -mbed_err);
         ret = ESP_FAIL;
@@ -274,7 +268,7 @@ static esp_err_t handle_session_command0(session_t *cur_session,
     }
 
     flip_endian(cur_session->client_pubkey, PUBLIC_KEY_LEN);
-    mbed_err = mbedtls_mpi_read_binary(ACCESS_ECDH(&ctx_server, Qp).X, cli_pubkey, PUBLIC_KEY_LEN);
+    mbed_err = mbedtls_mpi_read_binary(ACCESS_ECDH(&ctx_server, Qp).MBEDTLS_PRIVATE(X), cli_pubkey, PUBLIC_KEY_LEN);
     flip_endian(cur_session->client_pubkey, PUBLIC_KEY_LEN);
     if (mbed_err != 0) {
         ESP_LOGE(TAG, "Failed at mbedtls_mpi_read_binary with error code : -0x%x", -mbed_err);
diff --git a/components/protocomm/test_apps/main/test_protocomm.c b/components/protocomm/test_apps/main/test_protocomm.c
index dbf7ea4057..bb8adf2d47 100644
--- a/components/protocomm/test_apps/main/test_protocomm.c
+++ b/components/protocomm/test_apps/main/test_protocomm.c
@@ -14,12 +14,19 @@
 #include <unistd.h>
 #include <unity.h>
 
-/* ToDo - Remove this once appropriate solution is available.
-We need to define this for the file as ssl_misc.h uses private structures from mbedtls,
-which are undefined if the following flag is not defined */
-/* Many APIs in the file make use of this flag instead of `MBEDTLS_PRIVATE()` */
-/* ToDo - Replace them with proper getter-setter once they are added */
-#define MBEDTLS_ALLOW_PRIVATE_ACCESS
+/* TODO: Currently MBEDTLS_ECDH_LEGACY_CONTEXT is enabled by default
+ * when MBEDTLS_ECP_RESTARTABLE is enabled.
+ * This is a temporary workaround to allow that.
+ *
+ * The legacy option is soon going to be removed in future mbedtls
+ * versions and this workaround will be removed once the appropriate
+ * solution is available.
+ */
+#ifdef CONFIG_MBEDTLS_ECDH_LEGACY_CONTEXT
+#define ACCESS_ECDH(S, var) S.MBEDTLS_PRIVATE(var)
+#else
+#define ACCESS_ECDH(S, var) S.MBEDTLS_PRIVATE(ctx).MBEDTLS_PRIVATE(mbed_ecdh).MBEDTLS_PRIVATE(var)
+#endif
 
 #include <mbedtls/aes.h>
 #include <mbedtls/sha256.h>
@@ -155,24 +162,24 @@ static esp_err_t verify_response0(session_t *session, SessionData *resp)
     hexdump("Device pubkey", dev_pubkey, PUBLIC_KEY_LEN);
     hexdump("Client pubkey", cli_pubkey, PUBLIC_KEY_LEN);
 
-    ret = mbedtls_mpi_lset(&session->ctx_client.ctx.mbed_ecdh.Qp.Z, 1);
+    ret = mbedtls_mpi_lset(ACCESS_ECDH(&session->ctx_client, Qp).MBEDTLS_PRIVATE(Z), 1);
     if (ret != 0) {
         ESP_LOGE(TAG, "Failed at mbedtls_mpi_lset with error code : %d", ret);
         return ESP_FAIL;
     }
 
     flip_endian(session->device_pubkey, PUBLIC_KEY_LEN);
-    ret = mbedtls_mpi_read_binary(&session->ctx_client.ctx.mbed_ecdh.Qp.X, dev_pubkey, PUBLIC_KEY_LEN);
+    ret = mbedtls_mpi_read_binary(ACCESS_ECDH(&session->ctx_client, Qp).MBEDTLS_PRIVATE(X), dev_pubkey, PUBLIC_KEY_LEN);
     flip_endian(session->device_pubkey, PUBLIC_KEY_LEN);
     if (ret != 0) {
         ESP_LOGE(TAG, "Failed at mbedtls_mpi_read_binary with error code : %d", ret);
         return ESP_FAIL;
     }
 
-    ret = mbedtls_ecdh_compute_shared(&session->ctx_client.ctx.mbed_ecdh.grp,
-                                      &session->ctx_client.ctx.mbed_ecdh.z,
-                                      &session->ctx_client.ctx.mbed_ecdh.Qp,
-                                      &session->ctx_client.ctx.mbed_ecdh.d,
+    ret = mbedtls_ecdh_compute_shared(ACCESS_ECDH(&session->ctx_client, grp),
+                                      ACCESS_ECDH(&session->ctx_client, z),
+                                      ACCESS_ECDH(&session->ctx_client, Qp),
+                                      ACCESS_ECDH(&session->ctx_client, d),
                                       mbedtls_ctr_drbg_random,
                                       &session->ctr_drbg);
     if (ret != 0) {
@@ -180,7 +187,7 @@ static esp_err_t verify_response0(session_t *session, SessionData *resp)
         return ESP_FAIL;
     }
 
-    ret = mbedtls_mpi_write_binary(&session->ctx_client.ctx.mbed_ecdh.z, session->sym_key, PUBLIC_KEY_LEN);
+    ret = mbedtls_mpi_write_binary(ACCESS_ECDH(&session->ctx_client, z), session->sym_key, PUBLIC_KEY_LEN);
     if (ret != 0) {
         ESP_LOGE(TAG, "Failed at mbedtls_mpi_write_binary with error code : %d", ret);
         return ESP_FAIL;
@@ -382,15 +389,15 @@ static esp_err_t test_sec_endpoint(session_t *session)
         goto abort_test_sec_endpoint;
     }
 
-    ret = mbedtls_ecp_group_load(&session->ctx_client.ctx.mbed_ecdh.grp, MBEDTLS_ECP_DP_CURVE25519);
+    ret = mbedtls_ecp_group_load(ACCESS_ECDH(&session->ctx_client, grp), MBEDTLS_ECP_DP_CURVE25519);
     if (ret != 0) {
         ESP_LOGE(TAG, "Failed at mbedtls_ecp_group_load with error code : %d", ret);
         goto abort_test_sec_endpoint;
     }
 
-    ret = mbedtls_ecdh_gen_public(&session->ctx_client.ctx.mbed_ecdh.grp,
-                                  &session->ctx_client.ctx.mbed_ecdh.d,
-                                  &session->ctx_client.ctx.mbed_ecdh.Q,
+    ret = mbedtls_ecdh_gen_public(ACCESS_ECDH(&session->ctx_client, grp),
+                                  ACCESS_ECDH(&session->ctx_client, d),
+                                  ACCESS_ECDH(&session->ctx_client, Q),
                                   mbedtls_ctr_drbg_random,
                                   &session->ctr_drbg);
     if (ret != 0) {
@@ -400,7 +407,7 @@ static esp_err_t test_sec_endpoint(session_t *session)
 
     if (session->weak) {
         /* Read zero client public key */
-        ret = mbedtls_mpi_read_binary(&session->ctx_client.ctx.mbed_ecdh.Q.X,
+        ret = mbedtls_mpi_read_binary(ACCESS_ECDH(&session->ctx_client, Q).MBEDTLS_PRIVATE(X),
                                       session->client_pubkey,
                                       PUBLIC_KEY_LEN);
         if (ret != 0) {
@@ -408,7 +415,7 @@ static esp_err_t test_sec_endpoint(session_t *session)
             goto abort_test_sec_endpoint;
         }
     }
-    ret = mbedtls_mpi_write_binary(&session->ctx_client.ctx.mbed_ecdh.Q.X,
+    ret = mbedtls_mpi_write_binary(ACCESS_ECDH(&session->ctx_client, Q).MBEDTLS_PRIVATE(X),
                                    session->client_pubkey,
                                    PUBLIC_KEY_LEN);
     if (ret != 0) {

From d7eb2c7b4e5d156e169498ceec264aa3714e6bb8 Mon Sep 17 00:00:00 2001
From: Laukik Hase <laukik.hase@espressif.com>
Date: Thu, 15 Sep 2022 12:42:12 +0530
Subject: [PATCH 602/665] mbedtls: `MBEDTLS_PRIVATE` &
 `MBEDTLS_ALLOW_PRIVATE_ACCESS`-related cleanup

---
 .../port/dynamic/esp_mbedtls_dynamic_impl.c   | 19 ++++----
 .../port/dynamic/esp_mbedtls_dynamic_impl.h   | 16 ++++---
 components/mbedtls/port/dynamic/esp_ssl_cli.c |  6 ++-
 components/mbedtls/port/dynamic/esp_ssl_srv.c | 10 ++--
 components/mbedtls/port/ecc/ecc_alt.c         | 23 ++++-----
 components/mbedtls/port/esp_timing.c          |  8 ++++
 components/mbedtls/test_apps/main/test_ecp.c  | 48 +++++++++++--------
 .../protocomm/test_apps/main/test_protocomm.c |  2 +-
 8 files changed, 77 insertions(+), 55 deletions(-)

diff --git a/components/mbedtls/port/dynamic/esp_mbedtls_dynamic_impl.c b/components/mbedtls/port/dynamic/esp_mbedtls_dynamic_impl.c
index a44723d33c..fb9c93bdcf 100644
--- a/components/mbedtls/port/dynamic/esp_mbedtls_dynamic_impl.c
+++ b/components/mbedtls/port/dynamic/esp_mbedtls_dynamic_impl.c
@@ -458,10 +458,10 @@ size_t esp_mbedtls_get_crt_size(mbedtls_x509_crt *cert, size_t *num)
     size_t bytes = 0;
 
     while (cert) {
-        bytes += cert->MBEDTLS_PRIVATE(raw).MBEDTLS_PRIVATE(len);
+        bytes += cert->raw.len;
         n++;
 
-        cert = cert->MBEDTLS_PRIVATE(next);
+        cert = cert->next;
     }
 
     *num = n;
@@ -473,14 +473,15 @@ size_t esp_mbedtls_get_crt_size(mbedtls_x509_crt *cert, size_t *num)
 void esp_mbedtls_free_dhm(mbedtls_ssl_context *ssl)
 {
 #ifdef CONFIG_MBEDTLS_DHM_C
-    mbedtls_mpi_free((mbedtls_mpi *)&ssl->MBEDTLS_PRIVATE(conf)->MBEDTLS_PRIVATE(dhm_P));
-    mbedtls_mpi_free((mbedtls_mpi *)&ssl->MBEDTLS_PRIVATE(conf)->MBEDTLS_PRIVATE(dhm_G));
+    const mbedtls_ssl_config *conf = mbedtls_ssl_context_get_config(ssl);
+    mbedtls_mpi_free((mbedtls_mpi *)conf->MBEDTLS_PRIVATE(dhm_P));
+    mbedtls_mpi_free((mbedtls_mpi *)conf->MBEDTLS_PRIVATE(dhm_G));
 #endif /* CONFIG_MBEDTLS_DHM_C */
 }
 
 void esp_mbedtls_free_keycert(mbedtls_ssl_context *ssl)
 {
-    mbedtls_ssl_config *conf = (mbedtls_ssl_config *)ssl->MBEDTLS_PRIVATE(conf);
+    mbedtls_ssl_config *conf = (mbedtls_ssl_config * )mbedtls_ssl_context_get_config(ssl);
     mbedtls_ssl_key_cert *keycert = conf->MBEDTLS_PRIVATE(key_cert), *next;
 
     while (keycert) {
@@ -498,7 +499,8 @@ void esp_mbedtls_free_keycert(mbedtls_ssl_context *ssl)
 
 void esp_mbedtls_free_keycert_key(mbedtls_ssl_context *ssl)
 {
-    mbedtls_ssl_key_cert *keycert = ssl->MBEDTLS_PRIVATE(conf)->MBEDTLS_PRIVATE(key_cert);
+    const mbedtls_ssl_config *conf = mbedtls_ssl_context_get_config(ssl);
+    mbedtls_ssl_key_cert *keycert = conf->MBEDTLS_PRIVATE(key_cert);
 
     while (keycert) {
         if (keycert->key) {
@@ -511,7 +513,8 @@ void esp_mbedtls_free_keycert_key(mbedtls_ssl_context *ssl)
 
 void esp_mbedtls_free_keycert_cert(mbedtls_ssl_context *ssl)
 {
-    mbedtls_ssl_key_cert *keycert = ssl->MBEDTLS_PRIVATE(conf)->MBEDTLS_PRIVATE(key_cert);
+    const mbedtls_ssl_config *conf = mbedtls_ssl_context_get_config(ssl);
+    mbedtls_ssl_key_cert *keycert = conf->MBEDTLS_PRIVATE(key_cert);
 
     while (keycert) {
         if (keycert->cert) {
@@ -527,7 +530,7 @@ void esp_mbedtls_free_keycert_cert(mbedtls_ssl_context *ssl)
 void esp_mbedtls_free_cacert(mbedtls_ssl_context *ssl)
 {
     if (ssl->MBEDTLS_PRIVATE(conf)->MBEDTLS_PRIVATE(ca_chain)) {
-        mbedtls_ssl_config *conf = (mbedtls_ssl_config *)ssl->MBEDTLS_PRIVATE(conf);
+        mbedtls_ssl_config *conf = (mbedtls_ssl_config * )mbedtls_ssl_context_get_config(ssl);
 
         mbedtls_x509_crt_free(conf->MBEDTLS_PRIVATE(ca_chain));
         conf->MBEDTLS_PRIVATE(ca_chain) = NULL;
diff --git a/components/mbedtls/port/dynamic/esp_mbedtls_dynamic_impl.h b/components/mbedtls/port/dynamic/esp_mbedtls_dynamic_impl.h
index 6adda7bb84..72641b3a54 100644
--- a/components/mbedtls/port/dynamic/esp_mbedtls_dynamic_impl.h
+++ b/components/mbedtls/port/dynamic/esp_mbedtls_dynamic_impl.h
@@ -9,15 +9,19 @@
 #include <stddef.h>
 #include <string.h>
 #include <stdbool.h>
-/* ToDo - Remove this once appropriate solution is available.
-We need to define this for the file as ssl_misc.h uses private structures from mbedtls,
-which are undefined if the following flag is not defined */
-/* Many APIs in the file make use of this flag instead of `MBEDTLS_PRIVATE` */
-/* ToDo - Replace them with proper getter-setter once they are added */
+
+/* TODO: Remove this once the appropriate solution is found
+ *
+ * ssl_misc.h header uses private elements from
+ * mbedtls, which become undefined if the following flag
+ * is not defined
+ */
 #define MBEDTLS_ALLOW_PRIVATE_ACCESS
 
+// located at mbedtls/library/ssl_misc.h
+#include "ssl_misc.h"
+
 #include "mbedtls/ssl.h"
-#include "ssl_misc.h" // located at mbedtls/library/ssl_misc.h
 #include "mbedtls/platform.h"
 #include "esp_log.h"
 
diff --git a/components/mbedtls/port/dynamic/esp_ssl_cli.c b/components/mbedtls/port/dynamic/esp_ssl_cli.c
index a38bb002f3..46178bf654 100644
--- a/components/mbedtls/port/dynamic/esp_ssl_cli.c
+++ b/components/mbedtls/port/dynamic/esp_ssl_cli.c
@@ -19,7 +19,7 @@ static int manage_resource(mbedtls_ssl_context *ssl, bool add)
 {
     int state = add ? ssl->MBEDTLS_PRIVATE(state) : ssl->MBEDTLS_PRIVATE(state) - 1;
 
-    if (ssl->MBEDTLS_PRIVATE(state) == MBEDTLS_SSL_HANDSHAKE_OVER || ssl->MBEDTLS_PRIVATE(handshake) == NULL) {
+    if (mbedtls_ssl_is_handshake_over(ssl) || ssl->MBEDTLS_PRIVATE(handshake) == NULL) {
         return 0;
     }
 
@@ -103,7 +103,9 @@ static int manage_resource(mbedtls_ssl_context *ssl, bool add)
         case MBEDTLS_SSL_CLIENT_CERTIFICATE:
             if (add) {
                 size_t buffer_len = 3;
-                mbedtls_ssl_key_cert *key_cert = ssl->MBEDTLS_PRIVATE(conf)->MBEDTLS_PRIVATE(key_cert);
+
+                const mbedtls_ssl_config *conf = mbedtls_ssl_context_get_config(ssl);
+                mbedtls_ssl_key_cert *key_cert = conf->MBEDTLS_PRIVATE(key_cert);
 
                 while (key_cert && key_cert->cert) {
                     size_t num;
diff --git a/components/mbedtls/port/dynamic/esp_ssl_srv.c b/components/mbedtls/port/dynamic/esp_ssl_srv.c
index ba1fa173b8..e49af1e489 100644
--- a/components/mbedtls/port/dynamic/esp_ssl_srv.c
+++ b/components/mbedtls/port/dynamic/esp_ssl_srv.c
@@ -18,8 +18,8 @@ static const char *TAG = "SSL Server";
  */
 static bool ssl_ciphersuite_uses_rsa_key_ex(mbedtls_ssl_context *ssl)
 {
-    const mbedtls_ssl_ciphersuite_t *ciphersuite_info =
-        ssl->MBEDTLS_PRIVATE(handshake)->ciphersuite_info;
+    int suite_id = mbedtls_ssl_get_ciphersuite_id_from_ssl(ssl);
+    const mbedtls_ssl_ciphersuite_t *ciphersuite_info = mbedtls_ssl_ciphersuite_from_id(suite_id);
 
     if (ciphersuite_info->MBEDTLS_PRIVATE(key_exchange) == MBEDTLS_KEY_EXCHANGE_RSA ||
         ciphersuite_info->MBEDTLS_PRIVATE(key_exchange) == MBEDTLS_KEY_EXCHANGE_RSA_PSK) {
@@ -34,7 +34,7 @@ static int manage_resource(mbedtls_ssl_context *ssl, bool add)
 {
     int state = add ? ssl->MBEDTLS_PRIVATE(state) : ssl->MBEDTLS_PRIVATE(state) - 1;
 
-    if (ssl->MBEDTLS_PRIVATE(state) == MBEDTLS_SSL_HANDSHAKE_OVER || ssl->MBEDTLS_PRIVATE(handshake) == NULL) {
+    if (mbedtls_ssl_is_handshake_over(ssl) || ssl->MBEDTLS_PRIVATE(handshake) == NULL) {
         return 0;
     }
 
@@ -66,7 +66,9 @@ static int manage_resource(mbedtls_ssl_context *ssl, bool add)
         case MBEDTLS_SSL_SERVER_CERTIFICATE:
             if (add) {
                 size_t buffer_len = 3;
-                mbedtls_ssl_key_cert *key_cert = ssl->MBEDTLS_PRIVATE(conf)->MBEDTLS_PRIVATE(key_cert);
+
+                const mbedtls_ssl_config *conf = mbedtls_ssl_context_get_config(ssl);
+                mbedtls_ssl_key_cert *key_cert = conf->MBEDTLS_PRIVATE(key_cert);
 
                 while (key_cert && key_cert->cert) {
                     size_t num;
diff --git a/components/mbedtls/port/ecc/ecc_alt.c b/components/mbedtls/port/ecc/ecc_alt.c
index 7b84d0818f..e78babc404 100644
--- a/components/mbedtls/port/ecc/ecc_alt.c
+++ b/components/mbedtls/port/ecc/ecc_alt.c
@@ -8,11 +8,6 @@
 #include "soc/hwcrypto_periph.h"
 #include "ecc_impl.h"
 
-/* TBD: Remove this and use proper getter/setter methods to access
- * private members of EC data structures once they are available
- * in mbedTLS stack */
-#define MBEDTLS_ALLOW_PRIVATE_ACCESS
-
 #include "mbedtls/ecp.h"
 #include "mbedtls/platform_util.h"
 
@@ -37,19 +32,19 @@ static int esp_mbedtls_ecp_point_multiply(const mbedtls_ecp_group *grp, mbedtls_
 
     p_pt.len = grp->pbits / 8;
 
-    memcpy(&p_pt.x, P->X.p, mbedtls_mpi_size(&P->X));
-    memcpy(&p_pt.y, P->Y.p, mbedtls_mpi_size(&P->Y));
+    memcpy(&p_pt.x, P->MBEDTLS_PRIVATE(X).MBEDTLS_PRIVATE(p), mbedtls_mpi_size(&P->MBEDTLS_PRIVATE(X)));
+    memcpy(&p_pt.y, P->MBEDTLS_PRIVATE(Y).MBEDTLS_PRIVATE(p), mbedtls_mpi_size(&P->MBEDTLS_PRIVATE(Y)));
 
-    ret = esp_ecc_point_multiply(&p_pt, (uint8_t *)m->p, &r_pt, false);
+    ret = esp_ecc_point_multiply(&p_pt, (uint8_t *)m->MBEDTLS_PRIVATE(p), &r_pt, false);
 
     for (int i = 0; i < MAX_SIZE; i++) {
         x_tmp[MAX_SIZE - i - 1] = r_pt.x[i];
         y_tmp[MAX_SIZE - i - 1] = r_pt.y[i];
     }
 
-    mbedtls_mpi_read_binary(&R->X, x_tmp, MAX_SIZE);
-    mbedtls_mpi_read_binary(&R->Y, y_tmp, MAX_SIZE);
-    mbedtls_mpi_lset(&R->Z, 1);
+    mbedtls_mpi_read_binary(&R->MBEDTLS_PRIVATE(X), x_tmp, MAX_SIZE);
+    mbedtls_mpi_read_binary(&R->MBEDTLS_PRIVATE(Y), y_tmp, MAX_SIZE);
+    mbedtls_mpi_lset(&R->MBEDTLS_PRIVATE(Z), 1);
     return ret;
 }
 
@@ -94,13 +89,13 @@ int mbedtls_ecp_check_pubkey( const mbedtls_ecp_group *grp,
     ECP_VALIDATE_RET( pt  != NULL );
 
     /* Must use affine coordinates */
-    if( mbedtls_mpi_cmp_int( &pt->Z, 1 ) != 0 )
+    if( mbedtls_mpi_cmp_int( &pt->MBEDTLS_PRIVATE(Z), 1 ) != 0 )
         return( MBEDTLS_ERR_ECP_INVALID_KEY );
 
     mbedtls_platform_zeroize((void *)&point, sizeof(ecc_point_t));
 
-    memcpy(&point.x, pt->X.p, mbedtls_mpi_size(&pt->X));
-    memcpy(&point.y, pt->Y.p, mbedtls_mpi_size(&pt->Y));
+    memcpy(&point.x, pt->MBEDTLS_PRIVATE(X).MBEDTLS_PRIVATE(p), mbedtls_mpi_size(&pt->MBEDTLS_PRIVATE(X)));
+    memcpy(&point.y, pt->MBEDTLS_PRIVATE(Y).MBEDTLS_PRIVATE(p), mbedtls_mpi_size(&pt->MBEDTLS_PRIVATE(Y)));
 
     point.len = grp->pbits / 8;
 
diff --git a/components/mbedtls/port/esp_timing.c b/components/mbedtls/port/esp_timing.c
index d310f75772..96858f765a 100644
--- a/components/mbedtls/port/esp_timing.c
+++ b/components/mbedtls/port/esp_timing.c
@@ -83,4 +83,12 @@ int mbedtls_timing_get_delay( void *data )
     return( 0 );
 }
 
+/*
+ * Get the final delay.
+ */
+uint32_t mbedtls_timing_get_final_delay( const mbedtls_timing_delay_context *data )
+{
+    return( data->MBEDTLS_PRIVATE(fin_ms) );
+}
+
 #endif /* MBEDTLS_ESP_TIMING_C */
diff --git a/components/mbedtls/test_apps/main/test_ecp.c b/components/mbedtls/test_apps/main/test_ecp.c
index 44a58e92cd..ce86dc97b5 100644
--- a/components/mbedtls/test_apps/main/test_ecp.c
+++ b/components/mbedtls/test_apps/main/test_ecp.c
@@ -12,13 +12,6 @@
 #include <stdbool.h>
 #include <esp_random.h>
 
-/* ToDo - Remove this once appropriate solution is available.
-We need to define this for the file as ssl_misc.h uses private structures from mbedtls,
-which are undefined if the following flag is not defined */
-/* Many APIs in the file make use of this flag instead of `MBEDTLS_PRIVATE` */
-/* ToDo - Replace them with proper getter-setter once they are added */
-#define MBEDTLS_ALLOW_PRIVATE_ACCESS
-
 #include <mbedtls/entropy.h>
 #include <mbedtls/ctr_drbg.h>
 #include <mbedtls/ecdh.h>
@@ -31,6 +24,20 @@ which are undefined if the following flag is not defined */
    error hex value (mbedTLS uses -N for error codes) */
 #define TEST_ASSERT_MBEDTLS_OK(X) TEST_ASSERT_EQUAL_HEX32(0, -(X))
 
+/* TODO: Currently MBEDTLS_ECDH_LEGACY_CONTEXT is enabled by default
+ * when MBEDTLS_ECP_RESTARTABLE is enabled.
+ * This is a temporary workaround to allow that.
+ *
+ * The legacy option is soon going to be removed in future mbedtls
+ * versions and this workaround will be removed once the appropriate
+ * solution is available.
+ */
+#ifdef CONFIG_MBEDTLS_ECDH_LEGACY_CONTEXT
+#define ACCESS_ECDH(S, var) S.MBEDTLS_PRIVATE(var)
+#else
+#define ACCESS_ECDH(S, var) S.MBEDTLS_PRIVATE(ctx).MBEDTLS_PRIVATE(mbed_ecdh).MBEDTLS_PRIVATE(var)
+#endif
+
 TEST_CASE("mbedtls ECDH Generate Key", "[mbedtls]")
 {
     mbedtls_ecdh_context ctx;
@@ -43,9 +50,9 @@ TEST_CASE("mbedtls ECDH Generate Key", "[mbedtls]")
     mbedtls_entropy_init(&entropy);
     TEST_ASSERT_MBEDTLS_OK( mbedtls_ctr_drbg_seed(&ctr_drbg, mbedtls_entropy_func, &entropy, NULL, 0) );
 
-    TEST_ASSERT_MBEDTLS_OK( mbedtls_ecp_group_load(&ctx.ctx.mbed_ecdh.grp, MBEDTLS_ECP_DP_CURVE25519) );
+    TEST_ASSERT_MBEDTLS_OK( mbedtls_ecp_group_load(ACCESS_ECDH(&ctx, grp), MBEDTLS_ECP_DP_CURVE25519) );
 
-    TEST_ASSERT_MBEDTLS_OK( mbedtls_ecdh_gen_public(&ctx.ctx.mbed_ecdh.grp, &ctx.ctx.mbed_ecdh.d, &ctx.ctx.mbed_ecdh.Q,
+    TEST_ASSERT_MBEDTLS_OK( mbedtls_ecdh_gen_public(ACCESS_ECDH(&ctx, grp), ACCESS_ECDH(&ctx, d), ACCESS_ECDH(&ctx, Q),
                                                     mbedtls_ctr_drbg_random, &ctr_drbg ) );
 
     mbedtls_ecdh_free(&ctx);
@@ -77,7 +84,8 @@ TEST_CASE("mbedtls ECP mul w/ koblitz", "[mbedtls]")
                                                  mbedtls_ctr_drbg_random, &ctxRandom) );
 
 
-    TEST_ASSERT_MBEDTLS_OK(mbedtls_ecp_mul(&ctxECDSA.grp, &ctxECDSA.Q, &ctxECDSA.d, &ctxECDSA.grp.G,
+    TEST_ASSERT_MBEDTLS_OK(mbedtls_ecp_mul(&ctxECDSA.MBEDTLS_PRIVATE(grp), &ctxECDSA.MBEDTLS_PRIVATE(Q),
+                                           &ctxECDSA.MBEDTLS_PRIVATE(d), &ctxECDSA.MBEDTLS_PRIVATE(grp).G,
                                            mbedtls_ctr_drbg_random, &ctxRandom) );
 
     mbedtls_ecdsa_free(&ctxECDSA);
@@ -184,20 +192,20 @@ static void test_ecp_mul(mbedtls_ecp_group_id id, const uint8_t *x_coord, const
 
     mbedtls_mpi_read_binary(&m, scalar, size);
 
-    mbedtls_mpi_read_binary(&P.X, x_coord, size);
-    mbedtls_mpi_read_binary(&P.Y, y_coord, size);
+    mbedtls_mpi_read_binary(&P.MBEDTLS_PRIVATE(X), x_coord, size);
+    mbedtls_mpi_read_binary(&P.MBEDTLS_PRIVATE(Y), y_coord, size);
 
-    mbedtls_mpi_lset(&P.Z, 1);
+    mbedtls_mpi_lset(&P.MBEDTLS_PRIVATE(Z), 1);
 
     ret = mbedtls_ecp_mul(&grp, &R, &m, &P, rng_wrapper, NULL);
 
     TEST_ASSERT_EQUAL(0, ret);
 
-    mbedtls_mpi_write_binary(&R.X, x, mbedtls_mpi_size(&R.X));
-    mbedtls_mpi_write_binary(&R.Y, y, mbedtls_mpi_size(&R.Y));
+    mbedtls_mpi_write_binary(&R.MBEDTLS_PRIVATE(X), x, mbedtls_mpi_size(&R.MBEDTLS_PRIVATE(X)));
+    mbedtls_mpi_write_binary(&R.MBEDTLS_PRIVATE(Y), y, mbedtls_mpi_size(&R.MBEDTLS_PRIVATE(Y)));
 
-    TEST_ASSERT_EQUAL(0, memcmp(x, result_x_coord, mbedtls_mpi_size(&R.X)));
-    TEST_ASSERT_EQUAL(0, memcmp(y, result_y_coord, mbedtls_mpi_size(&R.Y)));
+    TEST_ASSERT_EQUAL(0, memcmp(x, result_x_coord, mbedtls_mpi_size(&R.MBEDTLS_PRIVATE(X))));
+    TEST_ASSERT_EQUAL(0, memcmp(y, result_y_coord, mbedtls_mpi_size(&R.MBEDTLS_PRIVATE(Y))));
 
     mbedtls_ecp_point_free(&R);
     mbedtls_ecp_point_free(&P);
@@ -232,9 +240,9 @@ static void test_ecp_verify(mbedtls_ecp_group_id id, const uint8_t *x_coord, con
 
     size = grp.pbits / 8;
 
-    mbedtls_mpi_read_binary(&P.X, x_coord, size);
-    mbedtls_mpi_read_binary(&P.Y, y_coord, size);
-    mbedtls_mpi_lset(&P.Z, 1);
+    mbedtls_mpi_read_binary(&P.MBEDTLS_PRIVATE(X), x_coord, size);
+    mbedtls_mpi_read_binary(&P.MBEDTLS_PRIVATE(Y), y_coord, size);
+    mbedtls_mpi_lset(&P.MBEDTLS_PRIVATE(Z), 1);
 
     ret = mbedtls_ecp_check_pubkey(&grp, &P);
 
diff --git a/components/protocomm/test_apps/main/test_protocomm.c b/components/protocomm/test_apps/main/test_protocomm.c
index bb8adf2d47..7160d90817 100644
--- a/components/protocomm/test_apps/main/test_protocomm.c
+++ b/components/protocomm/test_apps/main/test_protocomm.c
@@ -564,7 +564,7 @@ static esp_err_t test_req_endpoint(session_t *session)
         // Check if the AES key is correctly set before calling the software encryption
         // API. Without this check, the code will crash, resulting in a test case failure.
         // For hardware AES, portability layer takes care of this.
-        if (session->ctx_aes.rk != NULL && session->ctx_aes.nr > 0) {
+        if (session->ctx_aes.MBEDTLS_PRIVATE(rk) != NULL && session->ctx_aes.MBEDTLS_PRIVATE(nr) > 0) {
 #endif
 
             mbedtls_aes_crypt_ctr(&session->ctx_aes, sizeof(rand_test_data), &session->nc_off,

From 1a73f5c1742d53af191392461c00af27f81ca498 Mon Sep 17 00:00:00 2001
From: tgotic <tgotic@users.noreply.github.com>
Date: Tue, 27 Sep 2022 09:37:06 +0200
Subject: [PATCH 603/665] intr_alloc: Fixed missing portEXIT_CRITICAL_SAFE

Closes https://github.com/espressif/esp-idf/pull/9867

[darian@espressif.com: Updated commit message]
Signed-off-by: Darian Leung <darian@espressif.com>
---
 components/esp_hw_support/intr_alloc.c | 1 +
 1 file changed, 1 insertion(+)

diff --git a/components/esp_hw_support/intr_alloc.c b/components/esp_hw_support/intr_alloc.c
index e97adc0953..314fe9db7d 100644
--- a/components/esp_hw_support/intr_alloc.c
+++ b/components/esp_hw_support/intr_alloc.c
@@ -801,6 +801,7 @@ esp_err_t IRAM_ATTR esp_intr_enable(intr_handle_t handle)
     } else {
         //Re-enable using cpu int ena reg
         if (handle->vector_desc->cpu != esp_cpu_get_core_id()) {
+            portEXIT_CRITICAL_SAFE(&spinlock);
             return ESP_ERR_INVALID_ARG; //Can only enable these ints on this cpu
         }
         ESP_INTR_ENABLE(handle->vector_desc->intno);

From 8a221f007304f24eeea17bdd68be67856cb3e487 Mon Sep 17 00:00:00 2001
From: zwl <zhaoweiliang@espressif.com>
Date: Thu, 29 Sep 2022 15:50:28 +0800
Subject: [PATCH 604/665] Fixed the issue that master sends retransmitted data
 incorrectly on ESP32C2

---
 components/bt/controller/lib_esp32c2/esp32c2-bt-lib | 2 +-
 components/esp_rom/esp32c2/ld/esp32c2.rom.ld        | 1 -
 2 files changed, 1 insertion(+), 2 deletions(-)

diff --git a/components/bt/controller/lib_esp32c2/esp32c2-bt-lib b/components/bt/controller/lib_esp32c2/esp32c2-bt-lib
index 64bf394280..90749ea1cb 160000
--- a/components/bt/controller/lib_esp32c2/esp32c2-bt-lib
+++ b/components/bt/controller/lib_esp32c2/esp32c2-bt-lib
@@ -1 +1 @@
-Subproject commit 64bf3942806c2b3be17ef20fb7df6dc63ddf6340
+Subproject commit 90749ea1cbbc568bc75a673b0d50b89322066a09
diff --git a/components/esp_rom/esp32c2/ld/esp32c2.rom.ld b/components/esp_rom/esp32c2/ld/esp32c2.rom.ld
index b6dd1b211a..950a08afae 100644
--- a/components/esp_rom/esp32c2/ld/esp32c2.rom.ld
+++ b/components/esp_rom/esp32c2/ld/esp32c2.rom.ld
@@ -1168,7 +1168,6 @@ r_ble_lll_conn_process_acked_pdu = 0x4000154c;
 r_ble_lll_conn_recv_ack = 0x40001554;
 r_ble_lll_conn_recv_valid_packet = 0x40001558;
 r_ble_lll_conn_reset_pending_sched = 0x4000155c;
-r_ble_lll_conn_rx_pkt_isr = 0x40001560;
 r_ble_lll_conn_sched_next_anchor = 0x40001564;
 r_ble_lll_conn_sched_next_event = 0x40001568;
 r_ble_lll_conn_sm_new = 0x40001574;

From a976dd1608a40502bb0e703fc8f0053da3d90594 Mon Sep 17 00:00:00 2001
From: "harshal.patil" <harshal.patil@espressif.com>
Date: Thu, 29 Sep 2022 15:35:19 +0530
Subject: [PATCH 605/665] protobuf-c: Update submodule to v1.4.1

---
 components/protobuf-c/protobuf-c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/protobuf-c/protobuf-c b/components/protobuf-c/protobuf-c
index f224ab2eeb..abc67a11c6 160000
--- a/components/protobuf-c/protobuf-c
+++ b/components/protobuf-c/protobuf-c
@@ -1 +1 @@
-Subproject commit f224ab2eeb648a818eb20687d7150a285442c907
+Subproject commit abc67a11c6db271bedbb9f58be85d6f4e2ea8389

From f995584a6d16fca7245e2cd1390d706d4c793fb4 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Martin=20Ga=C5=88o?= <martin.gano@espressif.com>
Date: Wed, 14 Sep 2022 11:20:31 +0200
Subject: [PATCH 606/665] fatfs: unittest fatfs ignores leading spaces

---
 components/fatfs/test/test_fatfs_common.c   |  9 +++++++++
 components/fatfs/test/test_fatfs_common.h   |  2 ++
 components/fatfs/test/test_fatfs_spiflash.c | 11 +++++++++++
 3 files changed, 22 insertions(+)

diff --git a/components/fatfs/test/test_fatfs_common.c b/components/fatfs/test/test_fatfs_common.c
index b9f79c9783..ddb8c5b242 100644
--- a/components/fatfs/test/test_fatfs_common.c
+++ b/components/fatfs/test/test_fatfs_common.c
@@ -891,6 +891,15 @@ void test_fatfs_concurrent(const char* filename_prefix)
     vSemaphoreDelete(args4.done);
 }
 
+void test_leading_spaces(void){
+    // fatfs should ignore leading and trailing whitespaces
+    // and files "/spiflash/        thelongfile.txt    " and "/spiflash/thelongfile.txt" should be equivalent
+    // this feature is currently not implemented
+    FILE* f = fopen( "/spiflash/        thelongfile.txt    ", "wb");
+    fclose(f);
+    TEST_ASSERT_NULL(fopen("/spiflash/thelongfile.txt", "r"));
+}
+
 void test_fatfs_rw_speed(const char* filename, void* buf, size_t buf_size, size_t file_size, bool is_write)
 {
     const size_t buf_count = file_size / buf_size;
diff --git a/components/fatfs/test/test_fatfs_common.h b/components/fatfs/test/test_fatfs_common.h
index 7d05da5680..8b2ed0ea32 100644
--- a/components/fatfs/test/test_fatfs_common.h
+++ b/components/fatfs/test/test_fatfs_common.h
@@ -65,6 +65,8 @@ void test_fatfs_opendir_readdir_rewinddir(const char* dir_prefix);
 
 void test_fatfs_opendir_readdir_rewinddir_utf_8(const char* dir_prefix);
 
+void test_leading_spaces(void);
+
 void test_fatfs_rw_speed(const char* filename, void* buf, size_t buf_size, size_t file_size, bool write);
 
 void test_fatfs_info(const char* base_path, const char* filepath);
diff --git a/components/fatfs/test/test_fatfs_spiflash.c b/components/fatfs/test/test_fatfs_spiflash.c
index 19c33c0440..b1631608a6 100644
--- a/components/fatfs/test/test_fatfs_spiflash.c
+++ b/components/fatfs/test/test_fatfs_spiflash.c
@@ -176,6 +176,17 @@ TEST_CASE("(WL) multiple tasks can use same volume", "[fatfs][wear_levelling]")
     test_teardown();
 }
 
+TEST_CASE("(WL) fatfs does not ignore leading spaces", "[fatfs][wear_levelling]")
+{
+    // the functionality of ignoring leading and trailing whitespaces is not implemented yet
+    // when the feature is implemented, this test will fail
+    // please, remove the test and implement the functionality in fatfsgen.py to preserve the consistency
+    test_setup();
+    test_leading_spaces();
+    test_teardown();
+}
+
+
 TEST_CASE("(WL) write/read speed test", "[fatfs][wear_levelling][timeout=60]")
 {
     /* Erase partition before running the test to get consistent results */

From 3ed2b844c5f3253cc65e2d50a91fec99f3dd94a4 Mon Sep 17 00:00:00 2001
From: Chen Yudong <chenyudong@espressif.com>
Date: Thu, 29 Sep 2022 21:33:03 +0800
Subject: [PATCH 607/665] CI: fix upload submodule cache for runners using
 mirror server

---
 .gitlab/ci/upload_cache.yml | 2 ++
 1 file changed, 2 insertions(+)

diff --git a/.gitlab/ci/upload_cache.yml b/.gitlab/ci/upload_cache.yml
index 8a512f8c75..191c0328a0 100644
--- a/.gitlab/ci/upload_cache.yml
+++ b/.gitlab/ci/upload_cache.yml
@@ -40,6 +40,8 @@ upload-submodules-cache:
       - .cache/submodule_archives
     policy: push
   script:
+    # use the default gitlab server
+    - unset LOCAL_GITLAB_HTTPS_HOST
     - rm -rf .cache/submodule_archives  # clear old submodule archives
     - add_gitlab_ssh_keys
     - fetch_submodules

From 41742c23698f5c0b09d920c51ed439be32d7fa1b Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Martin=20Ga=C5=88o?= <martin.gano@espressif.com>
Date: Wed, 28 Sep 2022 12:58:48 +0200
Subject: [PATCH 608/665] fatfs: enabled reading sector size and sectors count
 from boot sector in rawflash

---
 components/fatfs/diskio/diskio_rawflash.c | 71 ++++++++++++++++-------
 components/fatfs/fatfs_utils/utils.py     |  9 +--
 components/fatfs/fatfsgen.py              |  4 +-
 components/fatfs/wl_fatfsgen.py           |  3 +-
 tools/ci/check_copyright_ignore.txt       |  1 -
 5 files changed, 57 insertions(+), 31 deletions(-)

diff --git a/components/fatfs/diskio/diskio_rawflash.c b/components/fatfs/diskio/diskio_rawflash.c
index 382e532393..cbd03e0f31 100644
--- a/components/fatfs/diskio/diskio_rawflash.c
+++ b/components/fatfs/diskio/diskio_rawflash.c
@@ -1,16 +1,8 @@
-// Copyright 2015-2018 Espressif Systems (Shanghai) PTE LTD
-//
-// Licensed under the Apache License, Version 2.0 (the "License");
-// you may not use this file except in compliance with the License.
-// You may obtain a copy of the License at
-//
-//     http://www.apache.org/licenses/LICENSE-2.0
-//
-// Unless required by applicable law or agreed to in writing, software
-// distributed under the License is distributed on an "AS IS" BASIS,
-// WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
-// See the License for the specific language governing permissions and
-// limitations under the License.
+/*
+ * SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
 
 #include <string.h>
 #include "diskio_impl.h"
@@ -22,11 +14,48 @@
 
 static const char* TAG = "diskio_rawflash";
 
-const esp_partition_t* ff_raw_handles[FF_VOLUMES];
+static const esp_partition_t* s_ff_raw_handles[FF_VOLUMES];
+// Determine the sector size and sector count by parsing the boot sector
+static size_t s_sector_size[FF_VOLUMES];
+static size_t s_sectors_count[FF_VOLUMES];
+
+#define BPB_BytsPerSec 11
+#define BPB_TotSec16 19
+#define BPB_TotSec32 32
 
 
 DSTATUS ff_raw_initialize (BYTE pdrv)
 {
+
+    uint16_t sector_size_tmp;
+    uint16_t sectors_count_tmp_16;
+    uint32_t sectors_count_tmp_32;
+
+    const esp_partition_t* part = s_ff_raw_handles[pdrv];
+    assert(part);
+    esp_err_t err = esp_partition_read(part, BPB_BytsPerSec, &sector_size_tmp, sizeof(sector_size_tmp));
+    if (unlikely(err != ESP_OK)) {
+        ESP_LOGE(TAG, "esp_partition_read failed (0x%x)", err);
+        return RES_ERROR;
+    }
+    s_sector_size[pdrv] = sector_size_tmp;
+
+    err = esp_partition_read(part, BPB_TotSec16, &sectors_count_tmp_16, sizeof(sectors_count_tmp_16));
+    if (unlikely(err != ESP_OK)) {
+        ESP_LOGE(TAG, "esp_partition_read failed (0x%x)", err);
+        return RES_ERROR;
+    }
+    s_sectors_count[pdrv] = sectors_count_tmp_16;
+    // For FAT32, the number of sectors is stored in a different field
+    if (sectors_count_tmp_16 == 0){
+        err = esp_partition_read(part, BPB_TotSec32, &sectors_count_tmp_32, sizeof(sectors_count_tmp_32));
+        if (unlikely(err != ESP_OK)) {
+            ESP_LOGE(TAG, "esp_partition_read failed (0x%x)", err);
+            return RES_ERROR;
+        }
+        s_sectors_count[pdrv] = sectors_count_tmp_32;
+    }
+
     return 0;
 }
 
@@ -38,9 +67,9 @@ DSTATUS ff_raw_status (BYTE pdrv)
 DRESULT ff_raw_read (BYTE pdrv, BYTE *buff, DWORD sector, UINT count)
 {
     ESP_LOGV(TAG, "ff_raw_read - pdrv=%i, sector=%i, count=%in", (unsigned int)pdrv, (unsigned int)sector, (unsigned int)count);
-    const esp_partition_t* part = ff_raw_handles[pdrv];
+    const esp_partition_t* part = s_ff_raw_handles[pdrv];
     assert(part);
-    esp_err_t err = esp_partition_read(part, sector * SPI_FLASH_SEC_SIZE, buff, count * SPI_FLASH_SEC_SIZE);
+    esp_err_t err = esp_partition_read(part, sector * s_sector_size[pdrv], buff, count * s_sector_size[pdrv]);
     if (unlikely(err != ESP_OK)) {
         ESP_LOGE(TAG, "esp_partition_read failed (0x%x)", err);
         return RES_ERROR;
@@ -56,17 +85,17 @@ DRESULT ff_raw_write (BYTE pdrv, const BYTE *buff, DWORD sector, UINT count)
 
 DRESULT ff_raw_ioctl (BYTE pdrv, BYTE cmd, void *buff)
 {
-    const esp_partition_t* part = ff_raw_handles[pdrv];
+    const esp_partition_t* part = s_ff_raw_handles[pdrv];
     ESP_LOGV(TAG, "ff_raw_ioctl: cmd=%in", cmd);
     assert(part);
     switch (cmd) {
         case CTRL_SYNC:
             return RES_OK;
         case GET_SECTOR_COUNT:
-            *((DWORD *) buff) = part->size / SPI_FLASH_SEC_SIZE;
+            *((DWORD *) buff) = s_sectors_count[pdrv];
             return RES_OK;
         case GET_SECTOR_SIZE:
-            *((WORD *) buff) = SPI_FLASH_SEC_SIZE;
+            *((WORD *) buff) = s_sector_size[pdrv];
             return RES_OK;
         case GET_BLOCK_SIZE:
             return RES_ERROR;
@@ -88,7 +117,7 @@ esp_err_t ff_diskio_register_raw_partition(BYTE pdrv, const esp_partition_t* par
         .ioctl = &ff_raw_ioctl
     };
     ff_diskio_register(pdrv, &raw_impl);
-    ff_raw_handles[pdrv] = part_handle;
+    s_ff_raw_handles[pdrv] = part_handle;
     return ESP_OK;
 
 }
@@ -97,7 +126,7 @@ esp_err_t ff_diskio_register_raw_partition(BYTE pdrv, const esp_partition_t* par
 BYTE ff_diskio_get_pdrv_raw(const esp_partition_t* part_handle)
 {
     for (int i = 0; i < FF_VOLUMES; i++) {
-        if (part_handle == ff_raw_handles[i]) {
+        if (part_handle == s_ff_raw_handles[i]) {
             return i;
         }
     }
diff --git a/components/fatfs/fatfs_utils/utils.py b/components/fatfs/fatfs_utils/utils.py
index 837f9443d3..3b516a9920 100644
--- a/components/fatfs/fatfs_utils/utils.py
+++ b/components/fatfs/fatfs_utils/utils.py
@@ -48,8 +48,9 @@ LONG_NAMES_ENCODING: str = 'utf-16'
 SHORT_NAMES_ENCODING: str = 'utf-8'
 
 # compatible with WL_SECTOR_SIZE
-# choices are WL_SECTOR_SIZE_512 and WL_SECTOR_SIZE_4096
-ALLOWED_SECTOR_SIZES: List[int] = [512, 4096]
+# choices for WL are WL_SECTOR_SIZE_512 and WL_SECTOR_SIZE_4096
+ALLOWED_WL_SECTOR_SIZES: List[int] = [512, 4096]
+ALLOWED_SECTOR_SIZES: List[int] = [512, 1024, 2048, 4096]
 
 ALLOWED_SECTORS_PER_CLUSTER: List[int] = [1, 2, 4, 8, 16, 32, 64, 128]
 
@@ -164,7 +165,7 @@ def split_content_into_sectors(content: bytes, sector_size: int) -> List[bytes]:
     return result
 
 
-def get_args_for_partition_generator(desc: str) -> argparse.Namespace:
+def get_args_for_partition_generator(desc: str, wl: bool) -> argparse.Namespace:
     parser: argparse.ArgumentParser = argparse.ArgumentParser(description=desc)
     parser.add_argument('input_directory',
                         help='Path to the directory that will be encoded into fatfs image')
@@ -177,7 +178,7 @@ def get_args_for_partition_generator(desc: str) -> argparse.Namespace:
     parser.add_argument('--sector_size',
                         default=FATDefaults.SECTOR_SIZE,
                         type=int,
-                        choices=ALLOWED_SECTOR_SIZES,
+                        choices=ALLOWED_WL_SECTOR_SIZES if wl else ALLOWED_SECTOR_SIZES,
                         help='Size of the partition in bytes')
     parser.add_argument('--sectors_per_cluster',
                         default=1,
diff --git a/components/fatfs/fatfsgen.py b/components/fatfs/fatfsgen.py
index 11f8dd4545..6cd3045756 100755
--- a/components/fatfs/fatfsgen.py
+++ b/components/fatfs/fatfsgen.py
@@ -181,9 +181,7 @@ class FATFS:
 
 
 def main() -> None:
-    args = get_args_for_partition_generator('Create a FAT filesystem and populate it with directory content')
-    if args.sector_size != 0x1000:
-        raise NotImplementedError('The sector size not equal to 4096 is currently not supported for read-only mode!')
+    args = get_args_for_partition_generator('Create a FAT filesystem and populate it with directory content', wl=False)
     fatfs = FATFS(sector_size=args.sector_size,
                   sectors_per_cluster=args.sectors_per_cluster,
                   size=args.partition_size,
diff --git a/components/fatfs/wl_fatfsgen.py b/components/fatfs/wl_fatfsgen.py
index a70d00d6a7..4a685434a0 100755
--- a/components/fatfs/wl_fatfsgen.py
+++ b/components/fatfs/wl_fatfsgen.py
@@ -201,8 +201,7 @@ class WLFATFS:
 
 if __name__ == '__main__':
     desc = 'Create a FAT filesystem with support for wear levelling and populate it with directory content'
-    args = get_args_for_partition_generator(desc)
-
+    args = get_args_for_partition_generator(desc, wl=True)
     wl_fatfs = WLFATFS(sectors_per_cluster=args.sectors_per_cluster,
                        size=args.partition_size,
                        sector_size=args.sector_size,
diff --git a/tools/ci/check_copyright_ignore.txt b/tools/ci/check_copyright_ignore.txt
index a7f8d1eba0..e58934009e 100644
--- a/tools/ci/check_copyright_ignore.txt
+++ b/tools/ci/check_copyright_ignore.txt
@@ -649,7 +649,6 @@ components/esp_wifi/src/smartconfig.c
 components/esp_wifi/test/test_wifi_init.c
 components/fatfs/diskio/diskio.c
 components/fatfs/diskio/diskio_impl.h
-components/fatfs/diskio/diskio_rawflash.c
 components/fatfs/diskio/diskio_rawflash.h
 components/fatfs/diskio/diskio_wl.h
 components/fatfs/port/freertos/ffsystem.c

From 7fb62d41d56897e959af9e8294cda50a2ca58336 Mon Sep 17 00:00:00 2001
From: =?UTF-8?q?Martin=20Ga=C5=88o?= <martin.gano@espressif.com>
Date: Thu, 29 Sep 2022 14:54:23 +0200
Subject: [PATCH 609/665] fatfsgen.py: omit cluster allocation when the file is
 empty

---
 components/fatfs/fatfs_utils/fs_object.py | 47 ++++++++++++++---------
 components/fatfs/fatfsgen.py              | 10 +++--
 components/fatfs/fatfsparse.py            |  6 ++-
 3 files changed, 39 insertions(+), 24 deletions(-)

diff --git a/components/fatfs/fatfs_utils/fs_object.py b/components/fatfs/fatfs_utils/fs_object.py
index 836d988ee3..307087cfb3 100644
--- a/components/fatfs/fatfs_utils/fs_object.py
+++ b/components/fatfs/fatfs_utils/fs_object.py
@@ -201,11 +201,11 @@ class Directory:
                                   name,
                                   extension,
                                   target_dir,
-                                  free_cluster,
+                                  free_cluster_id,
                                   entity_type,
                                   date,
                                   time):
-        # type: (Entry, str, str, Directory, Cluster, int, DATETIME, DATETIME) -> Tuple[Cluster, Entry, Directory]
+        # type: (Entry, str, str, Directory, int, int, DATETIME, DATETIME) -> Entry
         lfn_full_name: str = build_lfn_full_name(name, extension)
         lfn_unique_entry_order: int = build_lfn_unique_entry_name_order(target_dir.entities, name)
         lfn_short_entry_name: str = build_lfn_short_entry_name(name, extension, lfn_unique_entry_order)
@@ -218,7 +218,7 @@ class Directory:
             order: int = i + 1
             blocks_: List[bytes] = split_name_to_lfn_entry_blocks(name_split_to_entry)
             lfn_names: List[bytes] = list(map(lambda x: x.lower(), blocks_))
-            free_entry.allocate_entry(first_cluster_id=free_cluster.id,
+            free_entry.allocate_entry(first_cluster_id=free_cluster_id,
                                       entity_name=name,
                                       entity_extension=extension,
                                       entity_type=entity_type,
@@ -227,14 +227,14 @@ class Directory:
                                       lfn_checksum_=checksum,
                                       lfn_is_last=order == entries_count)
             free_entry = target_dir.find_free_entry() or target_dir.chain_directory()
-        free_entry.allocate_entry(first_cluster_id=free_cluster.id,
+        free_entry.allocate_entry(first_cluster_id=free_cluster_id,
                                   entity_name=lfn_short_entry_name[:MAX_NAME_SIZE],
                                   entity_extension=lfn_short_entry_name[MAX_NAME_SIZE:],
                                   entity_type=entity_type,
                                   lfn_order=Entry.SHORT_ENTRY_LN,
                                   date=date,
                                   time=time)
-        return free_cluster, free_entry, target_dir
+        return free_entry
 
     @staticmethod
     def _is_valid_sfn(name: str, extension: str) -> bool:
@@ -248,14 +248,21 @@ class Directory:
                         entity_type,
                         object_timestamp_,
                         path_from_root=None,
-                        extension=''):
-        # type: (str, int, datetime, Optional[List[str]], str) -> Tuple[Cluster, Entry, Directory]
+                        extension='',
+                        is_empty=False):
+        # type: (str, int, datetime, Optional[List[str]], str, bool) -> Tuple[Cluster, Entry, Directory]
         """
         Method finds the target directory in the path
         and allocates cluster (both the record in FAT and cluster in the data region)
         and entry in the specified directory
         """
-        free_cluster: Cluster = self.fat.find_free_cluster()
+
+        free_cluster: Optional[Cluster] = None
+        free_cluster_id = 0x00
+        if not is_empty:
+            free_cluster = self.fat.find_free_cluster()
+            free_cluster_id = free_cluster.id
+
         target_dir: Directory = self if not path_from_root else self.recursive_search(path_from_root, self)
         free_entry: Entry = target_dir.find_free_entry() or target_dir.chain_directory()
 
@@ -263,7 +270,7 @@ class Directory:
         fatfs_time_ = (object_timestamp_.hour, object_timestamp_.minute, object_timestamp_.second)
 
         if not self.fatfs_state.long_names_enabled or self._is_valid_sfn(name, extension):
-            free_entry.allocate_entry(first_cluster_id=free_cluster.id,
+            free_entry.allocate_entry(first_cluster_id=free_cluster_id,
                                       entity_name=name,
                                       entity_extension=extension,
                                       date=fatfs_date_,
@@ -271,25 +278,27 @@ class Directory:
                                       fits_short=True,
                                       entity_type=entity_type)
             return free_cluster, free_entry, target_dir
-        return self.allocate_long_name_object(free_entry=free_entry,
-                                              name=name,
-                                              extension=extension,
-                                              target_dir=target_dir,
-                                              free_cluster=free_cluster,
-                                              entity_type=entity_type,
-                                              date=fatfs_date_,
-                                              time=fatfs_time_)
+        return free_cluster, self.allocate_long_name_object(free_entry=free_entry,
+                                                            name=name,
+                                                            extension=extension,
+                                                            target_dir=target_dir,
+                                                            free_cluster_id=free_cluster_id,
+                                                            entity_type=entity_type,
+                                                            date=fatfs_date_,
+                                                            time=fatfs_time_), target_dir
 
     def new_file(self,
                  name: str,
                  extension: str,
                  path_from_root: Optional[List[str]],
-                 object_timestamp_: datetime) -> None:
+                 object_timestamp_: datetime,
+                 is_empty: bool) -> None:
         free_cluster, free_entry, target_dir = self.allocate_object(name=name,
                                                                     extension=extension,
                                                                     entity_type=Directory.ATTR_ARCHIVE,
                                                                     path_from_root=path_from_root,
-                                                                    object_timestamp_=object_timestamp_)
+                                                                    object_timestamp_=object_timestamp_,
+                                                                    is_empty=is_empty)
 
         file: File = File(name=name,
                           fat=self.fat,
diff --git a/components/fatfs/fatfsgen.py b/components/fatfs/fatfsgen.py
index 11f8dd4545..9ba5b5e807 100755
--- a/components/fatfs/fatfsgen.py
+++ b/components/fatfs/fatfsgen.py
@@ -78,7 +78,8 @@ class FATFS:
     def create_file(self, name: str,
                     extension: str = '',
                     path_from_root: Optional[List[str]] = None,
-                    object_timestamp_: datetime = FATFS_INCEPTION) -> None:
+                    object_timestamp_: datetime = FATFS_INCEPTION,
+                    is_empty: bool = False) -> None:
         """
         Root directory recursively finds the parent directory of the new file, allocates cluster,
         entry and appends a new file into the parent directory.
@@ -89,11 +90,13 @@ class FATFS:
         :param extension: The extension of the file.
         :param path_from_root: List of strings containing names of the ancestor directories in the given order.
         :param object_timestamp_: is not None, this will be propagated to the file's entry
+        :param is_empty: True if there is no need to allocate any cluster, otherwise False
         """
         self.root_directory.new_file(name=name,
                                      extension=extension,
                                      path_from_root=path_from_root,
-                                     object_timestamp_=object_timestamp_)
+                                     object_timestamp_=object_timestamp_,
+                                     is_empty=is_empty)
 
     def create_directory(self, name: str,
                          path_from_root: Optional[List[str]] = None,
@@ -159,7 +162,8 @@ class FATFS:
             self.create_file(name=file_name,
                              extension=extension,
                              path_from_root=split_path[1:-1] or None,
-                             object_timestamp_=object_timestamp)
+                             object_timestamp_=object_timestamp,
+                             is_empty=len(content) == 0)
             self.write_content(split_path[1:], content)
         elif os.path.isdir(real_path):
             if not is_dir:
diff --git a/components/fatfs/fatfsparse.py b/components/fatfs/fatfsparse.py
index f9bc82bd39..c5d3716c56 100755
--- a/components/fatfs/fatfsparse.py
+++ b/components/fatfs/fatfsparse.py
@@ -69,8 +69,10 @@ def traverse_folder_tree(directory_bytes_: bytes,
                                       entry_position_=i,
                                       lfn_checksum_=lfn_checksum(obj_['DIR_Name'] + obj_['DIR_Name_ext']))
         if obj_['DIR_Attr'] == Entry.ATTR_ARCHIVE:
-            content_ = fat_.get_chained_content(cluster_id_=Entry.get_cluster_id(obj_),
-                                                size=obj_['DIR_FileSize'])
+            content_ = b''
+            if obj_['DIR_FileSize'] > 0:
+                content_ = fat_.get_chained_content(cluster_id_=Entry.get_cluster_id(obj_),
+                                                    size=obj_['DIR_FileSize'])
             with open(os.path.join(name, obj_name_), 'wb') as new_file:
                 new_file.write(content_)
         elif obj_['DIR_Attr'] == Entry.ATTR_DIRECTORY:

From a83912128555d0396f66547b01ca11fe119f2731 Mon Sep 17 00:00:00 2001
From: yuanjianmin <yuanjianmin@espressif.com>
Date: Thu, 29 Sep 2022 15:35:27 +0800
Subject: [PATCH 610/665] ci: Fix mqtt broker is not available

---
 examples/protocols/mqtt5/sdkconfig.ci | 1 +
 tools/unit-test-app/configs/mqtt      | 2 +-
 2 files changed, 2 insertions(+), 1 deletion(-)

diff --git a/examples/protocols/mqtt5/sdkconfig.ci b/examples/protocols/mqtt5/sdkconfig.ci
index 0673297b05..f4a0a7e403 100644
--- a/examples/protocols/mqtt5/sdkconfig.ci
+++ b/examples/protocols/mqtt5/sdkconfig.ci
@@ -7,3 +7,4 @@ CONFIG_EXAMPLE_ETH_MDIO_GPIO=18
 CONFIG_EXAMPLE_ETH_PHY_RST_GPIO=5
 CONFIG_EXAMPLE_ETH_PHY_ADDR=1
 CONFIG_MQTT_PROTOCOL_5=y
+CONFIG_BROKER_URL="mqtt://${EXAMPLE_MQTTV5_BROKER_TCP}"
diff --git a/tools/unit-test-app/configs/mqtt b/tools/unit-test-app/configs/mqtt
index 5a131e8de3..7608145d39 100644
--- a/tools/unit-test-app/configs/mqtt
+++ b/tools/unit-test-app/configs/mqtt
@@ -1,3 +1,3 @@
 TEST_COMPONENTS=mqtt
 CONFIG_MQTT_PROTOCOL_5=y
-CONFIG_MQTT5_TEST_BROKER_URI="mqtt://mqtt.eclipseprojects.io"
+CONFIG_MQTT5_TEST_BROKER_URI="mqtt://${EXAMPLE_MQTTV5_BROKER_TCP}"

From fd1195e18cf592f906b95daeb83beede5c813417 Mon Sep 17 00:00:00 2001
From: xieqinan <xieqinan@espressif.com>
Date: Wed, 21 Sep 2022 16:59:08 +0800
Subject: [PATCH 611/665] openthread: support Ethernet based Thread BR

---
 examples/openthread/ot_br/README.md        | 9 +++++++--
 examples/openthread/ot_br/main/esp_ot_br.c | 8 ++++++++
 2 files changed, 15 insertions(+), 2 deletions(-)

diff --git a/examples/openthread/ot_br/README.md b/examples/openthread/ot_br/README.md
index cae01d3114..60b9e25605 100644
--- a/examples/openthread/ot_br/README.md
+++ b/examples/openthread/ot_br/README.md
@@ -10,11 +10,11 @@ This example demonstrates an [OpenThread border router](https://openthread.io/gu
 ## How to use example
 
 ### Hardware Required
-
+#### **Wi-Fi based Thread Border Router**
 The following SoCs are required to run this example:
 * An ESP32 series Wi-Fi SoC (ESP32, ESP32-C, ESP32-S, etc) loaded with this ot_br example.
 * An ESP32-H2 802.15.4 SoC loaded with [ot_rcp](../ot_rcp) example.
-* Another ESP32-H2 SoC loaded with [ot_cli](../ot_cli) example. Enable `OPENTHREAD_JOINER` option in menuconfig before compiling the example.
+* Another ESP32-H2 SoC loaded with [ot_cli](../ot_cli) example.
 
 Connect the two SoCs via UART, below is an example setup with ESP32 DevKitC and ESP32-H2 DevKitC:
 ![thread_br](image/thread-border-router-esp32-esp32h2.jpg)
@@ -25,6 +25,9 @@ ESP32 pin | ESP32-H2 pin
    GPIO4  |      TX
    GPIO5  |      RX
 
+#### **Ethernet based Thread Border Router**
+Similar to the previous Wi-Fi based Thread Border Route setup, but a device with Ethernet interface is required, such as [ESP32-Ethernet-Kit](https://docs.espressif.com/projects/esp-idf/en/latest/esp32/hw-reference/esp32/get-started-ethernet-kit.html)
+
 ### Configure the project
 
 ```
@@ -39,6 +42,8 @@ The device will connect to Wi-Fi and form a Thread network automatically after b
 - Manual mode
 Disable `OPENTHREAD_BR_AUTO_START` and enable `OPENTHREAD_CLI_ESP_EXTENSION`. `wifi` command will be added for connecting the device to the Wi-Fi network.
 
+If the `CONFIG_EXAMPLE_CONNECT_ETHERNET` option is enabled, the device will connect to `Ethernet`, form a Thread network and act as a Ethernet based Thread Border Router.
+
 ### Build, Flash, and Run
 
 Build the project and flash it to the board, then run monitor tool to view serial output:
diff --git a/examples/openthread/ot_br/main/esp_ot_br.c b/examples/openthread/ot_br/main/esp_ot_br.c
index 348c0510d0..8bbb44ed86 100644
--- a/examples/openthread/ot_br/main/esp_ot_br.c
+++ b/examples/openthread/ot_br/main/esp_ot_br.c
@@ -213,6 +213,7 @@ void app_main(void)
     ESP_ERROR_CHECK(esp_netif_init());
     ESP_ERROR_CHECK(esp_event_loop_create_default());
 
+#if CONFIG_EXAMPLE_CONNECT_WIFI
 #if CONFIG_OPENTHREAD_BR_AUTO_START
     ESP_ERROR_CHECK(example_connect());
     ESP_ERROR_CHECK(esp_wifi_set_ps(WIFI_PS_NONE));
@@ -221,6 +222,13 @@ void app_main(void)
     esp_ot_wifi_netif_init();
     esp_openthread_set_backbone_netif(esp_netif_get_handle_from_ifkey("WIFI_STA_DEF"));
 #endif // CONFIG_OPENTHREAD_BR_AUTO_START
+#elif CONFIG_EXAMPLE_CONNECT_ETHERNET
+    ESP_ERROR_CHECK(example_connect());
+    esp_openthread_set_backbone_netif(get_example_netif());
+#else
+    ESP_LOGE(TAG, "ESP-Openthread has not set backbone netif");
+#endif // CONFIG_EXAMPLE_CONNECT_WIFI
+
     ESP_ERROR_CHECK(mdns_init());
     ESP_ERROR_CHECK(mdns_hostname_set("esp-ot-br"));
     xTaskCreate(ot_task_worker, "ot_br_main", 20480, xTaskGetCurrentTaskHandle(), 5, NULL);

From c89686647d5f514f9ce020fae2cd38eb47dd019d Mon Sep 17 00:00:00 2001
From: gauri patankar <gauri.patankar@espressif.com>
Date: Thu, 29 Sep 2022 16:50:23 +0530
Subject: [PATCH 612/665] esp_wifi:added hash key length validation

---
 .../esp_supplicant/src/crypto/crypto_mbedtls-rsa.c           | 5 ++++-
 1 file changed, 4 insertions(+), 1 deletion(-)

diff --git a/components/wpa_supplicant/esp_supplicant/src/crypto/crypto_mbedtls-rsa.c b/components/wpa_supplicant/esp_supplicant/src/crypto/crypto_mbedtls-rsa.c
index fd80e5b96a..450f78b8fe 100644
--- a/components/wpa_supplicant/esp_supplicant/src/crypto/crypto_mbedtls-rsa.c
+++ b/components/wpa_supplicant/esp_supplicant/src/crypto/crypto_mbedtls-rsa.c
@@ -339,8 +339,11 @@ int  crypto_public_key_decrypt_pkcs1(struct crypto_public_key *key,
 	size_t len;
 	u8 *pos;
 	mbedtls_pk_context *pkey = (mbedtls_pk_context *)key;
+	len = mbedtls_pk_rsa(*pkey)->MBEDTLS_PRIVATE(len);
+	if (len != crypt_len) {
+		return -1;
+	}
 
-	len = *plain_len;
 	if (mbedtls_rsa_public(mbedtls_pk_rsa(*pkey), crypt, plain) < 0)
 		return -1;
 

From 4ba1dd0a9cf35000767d56508c7143e561b0737b Mon Sep 17 00:00:00 2001
From: zwj <zhiweijian@espressif.com>
Date: Fri, 30 Sep 2022 15:07:24 +0800
Subject: [PATCH 613/665] Fixed ESP32 BLE assert(32 0)

---
 components/bt/controller/lib_esp32 | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/bt/controller/lib_esp32 b/components/bt/controller/lib_esp32
index eac5f09163..6ca6561fe5 160000
--- a/components/bt/controller/lib_esp32
+++ b/components/bt/controller/lib_esp32
@@ -1 +1 @@
-Subproject commit eac5f0916361e7809af4b65144a8a7f0cc44b9c8
+Subproject commit 6ca6561fe525171cbb96eb9d98b7db91137982dc

From 457006e04e03780f959e38b8c09ed91e5b3d93f1 Mon Sep 17 00:00:00 2001
From: zwj <zhiweijian@espressif.com>
Date: Fri, 30 Sep 2022 15:45:37 +0800
Subject: [PATCH 614/665] Fixed BLE lld_per_adv.c line 401 assert

---
 components/bt/controller/lib_esp32c3_family | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/bt/controller/lib_esp32c3_family b/components/bt/controller/lib_esp32c3_family
index 420ae1726d..43b48d75e7 160000
--- a/components/bt/controller/lib_esp32c3_family
+++ b/components/bt/controller/lib_esp32c3_family
@@ -1 +1 @@
-Subproject commit 420ae1726dede6bbd4f3393744a8f3a252330b6a
+Subproject commit 43b48d75e7e468c0cccd038721e1184dae6aabac

From 456d6a5d17c89632e6bed0a02e98f0382ff0c01e Mon Sep 17 00:00:00 2001
From: Euripedes Rocha <rocha.euripedes@espressif.com>
Date: Fri, 30 Sep 2022 09:59:08 +0200
Subject: [PATCH 615/665] [tcp_transport] - Change log level on socket reading
 timeout

- Log level set to VERBOSE to reduce noise on debug.
---
 components/tcp_transport/transport_ssl.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/tcp_transport/transport_ssl.c b/components/tcp_transport/transport_ssl.c
index 15753156d2..26f7557b59 100644
--- a/components/tcp_transport/transport_ssl.c
+++ b/components/tcp_transport/transport_ssl.c
@@ -169,7 +169,7 @@ static int base_poll_read(esp_transport_handle_t t, int timeout_ms)
         ESP_LOGE(TAG, "poll_read select error %d, errno = %s, fd = %d", sock_errno, strerror(sock_errno), ssl->sockfd);
         ret = -1;
     } else if (ret == 0) {
-        ESP_LOGD(TAG, "poll_read: select - Timeout before any socket was ready!");
+        ESP_LOGV(TAG, "poll_read: select - Timeout before any socket was ready!");
     }
     return ret;
 }

From 1d8e7fe2d7549714d9f7a5cba288b5275d8a0ce7 Mon Sep 17 00:00:00 2001
From: Aditya Patwardhan <aditya.patwardhan@espressif.com>
Date: Tue, 6 Sep 2022 16:30:12 +0530
Subject: [PATCH 616/665] wifi_prov: Update behaviour for
 wifi_prov_mgr_start_provisioning to avoid breaking the usage for sec1

---
 .../include/wifi_provisioning/manager.h       | 19 ++++++++++--
 components/wifi_provisioning/src/manager.c    | 30 +++++++++++++++++--
 .../provisioning/provisioning.rst             |  1 -
 .../release-5.x/provisioning.rst              |  3 +-
 .../wifi_prov_mgr/main/app_main.c             |  7 ++---
 5 files changed, 46 insertions(+), 14 deletions(-)

diff --git a/components/wifi_provisioning/include/wifi_provisioning/manager.h b/components/wifi_provisioning/include/wifi_provisioning/manager.h
index 417ff3af8e..a2870cff01 100644
--- a/components/wifi_provisioning/include/wifi_provisioning/manager.h
+++ b/components/wifi_provisioning/include/wifi_provisioning/manager.h
@@ -188,11 +188,13 @@ typedef struct {
  * These are same as the security modes provided by protocomm
  */
 typedef enum wifi_prov_security {
+#ifdef CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_0
     /**
      * No security (plain-text communication)
      */
     WIFI_PROV_SECURITY_0 = 0,
-
+#endif
+#ifdef CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_1
     /**
      * This secure communication mode consists of
      *   X25519 key exchange
@@ -200,16 +202,27 @@ typedef enum wifi_prov_security {
      * + AES-CTR encryption
      */
     WIFI_PROV_SECURITY_1,
-
+#endif
+#ifdef CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_2
     /**
      * This secure communication mode consists of
      *  SRP6a based authentication and key exchange
      *  + AES-GCM encryption/decryption
      */
     WIFI_PROV_SECURITY_2
+#endif
 } wifi_prov_security_t;
 
-typedef protocomm_security1_params_t wifi_prov_security1_params_t;
+/**
+ * @brief  Security 1 params structure
+ *         This needs to be passed when using WIFI_PROV_SECURITY_1
+ */
+typedef const char wifi_prov_security1_params_t;
+
+/**
+ * @brief  Security 2 params structure
+ *         This needs to be passed when using WIFI_PROV_SECURITY_2
+ */
 typedef protocomm_security2_params_t wifi_prov_security2_params_t;
 
 /**
diff --git a/components/wifi_provisioning/src/manager.c b/components/wifi_provisioning/src/manager.c
index 1d36a38b0a..13074a1fd0 100644
--- a/components/wifi_provisioning/src/manager.c
+++ b/components/wifi_provisioning/src/manager.c
@@ -600,6 +600,12 @@ static bool wifi_prov_mgr_stop_service(bool blocking)
 
     /* Free proof of possession */
     if (prov_ctx->protocomm_sec_params) {
+        if (prov_ctx->security == 1) {
+            // In case of security 1 we keep an internal copy of "pop".
+            // Hence free it at this point
+            uint8_t *pop = (uint8_t *)((protocomm_security1_params_t *) prov_ctx->protocomm_sec_params)->data;
+            free(pop);
+        }
         prov_ctx->protocomm_sec_params = NULL;
     }
 
@@ -1474,20 +1480,38 @@ esp_err_t wifi_prov_mgr_start_provisioning(wifi_prov_security_t security, const
         goto err;
     }
 
+#ifdef CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_0
     /* Initialize app data */
     if (security == WIFI_PROV_SECURITY_0) {
         prov_ctx->mgr_info.capabilities.no_sec = true;
-    } else if (security == WIFI_PROV_SECURITY_1) {
+    } else
+#endif
+#ifdef CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_1
+    if (security == WIFI_PROV_SECURITY_1) {
         if (wifi_prov_sec_params) {
-            prov_ctx->protocomm_sec_params = wifi_prov_sec_params;
+            static protocomm_security1_params_t sec1_params;
+            // Generate internal copy of "pop", that shall be freed at the end
+            char *pop = strdup(wifi_prov_sec_params);
+            if (pop == NULL) {
+                ESP_LOGE(TAG, "Failed to allocate memory for pop");
+                ret = ESP_ERR_NO_MEM;
+                goto err;
+            }
+            sec1_params.data = (const uint8_t *)pop;
+            sec1_params.len = strlen(pop);
+            prov_ctx->protocomm_sec_params = (const void *) &sec1_params;
         } else {
             prov_ctx->mgr_info.capabilities.no_pop = true;
         }
-    } else if (security == WIFI_PROV_SECURITY_2) {
+    } else
+#endif
+#ifdef CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_2
+    if (security == WIFI_PROV_SECURITY_2) {
         if (wifi_prov_sec_params) {
             prov_ctx->protocomm_sec_params = wifi_prov_sec_params;
         }
     }
+#endif
     prov_ctx->security = security;
 
 
diff --git a/docs/en/api-reference/provisioning/provisioning.rst b/docs/en/api-reference/provisioning/provisioning.rst
index 29d136992a..d4f373f943 100644
--- a/docs/en/api-reference/provisioning/provisioning.rst
+++ b/docs/en/api-reference/provisioning/provisioning.rst
@@ -146,7 +146,6 @@ Security1 scheme details are shown in the below sequence diagram -
         CLIENT -> CLIENT [label = "Verify Device", rightnote = "check (cli_pubkey == aes_ctr_dec(dev_verify...)"];
     }
 
-.. note:: We shall soon migrate to ``Security2 scheme`` as the default scheme in our examples as it provides enhanced security. This change shall be done once we have our phone apps (Android/iOS) upgraded to handle ``Security2 scheme``.
 
 Security2 Scheme
 >>>>>>>>>>>>>>>>
diff --git a/docs/en/migration-guides/release-5.x/provisioning.rst b/docs/en/migration-guides/release-5.x/provisioning.rst
index 84f51af72d..f9950203ce 100644
--- a/docs/en/migration-guides/release-5.x/provisioning.rst
+++ b/docs/en/migration-guides/release-5.x/provisioning.rst
@@ -14,8 +14,7 @@ Wi-Fi Provisioning
 ------------------
 
 .. list::
-    * The ``pop`` field in the :cpp:func:`wifi_prov_mgr_start_provisioning` API is now deprecated. Please use the ``wifi_prov_sec_params`` field instead of ``pop``. This parameter should contain the structure (containing the security parameters) as required by the protocol version used. For example, when using security version 2, the ``wifi_prov_sec_params`` parameter should contain the pointer to the structure of type :cpp:type:`wifi_prov_security2_params_t`.
-
+    * The ``pop`` field in the :cpp:func:`wifi_prov_mgr_start_provisioning` API is now deprecated. For backward compatibility, ``pop`` can be still passed as a string for security1. However for Security2 the ``wifi_prov_sec_params`` argument needs to be passed instead of ``pop``. This parameter should contain the structure (containing the security parameters) as required by the protocol version used. For example, when using security version 2, the ``wifi_prov_sec_params`` parameter should contain the pointer to the structure of type :cpp:type:`wifi_prov_security2_params_t`. For security 1 the behaviour and the usage of the API remains same.
     * The API :cpp:func:`wifi_prov_mgr_is_provisioned` does not return :c:macro:`ESP_ERR_INVALID_STATE` error any more. This API now works without any dependency on provisioning manager initialization state.
 
 ESP Local Control
diff --git a/examples/provisioning/wifi_prov_mgr/main/app_main.c b/examples/provisioning/wifi_prov_mgr/main/app_main.c
index 9f17dfe1b2..8b20a640da 100644
--- a/examples/provisioning/wifi_prov_mgr/main/app_main.c
+++ b/examples/provisioning/wifi_prov_mgr/main/app_main.c
@@ -343,11 +343,8 @@ void app_main(void)
          * for the protocomm security 1.
          * This does not need not be static i.e. could be dynamically allocated
          */
-        wifi_prov_security1_params_t sec1_params = {
-            .data = (const uint8_t *)pop,
-            .len = strlen(pop),
-        };
-        wifi_prov_security1_params_t *sec_params = &sec1_params;
+        wifi_prov_security1_params_t *sec_params = pop;
+
         const char *username  = NULL;
 
 #elif CONFIG_EXAMPLE_PROV_SECURITY_VERSION_2

From 0e3c630f9a6eb430815d8b0bac9c80f5e41b5f4c Mon Sep 17 00:00:00 2001
From: Aditya Patwardhan <aditya.patwardhan@espressif.com>
Date: Tue, 6 Sep 2022 19:30:16 +0530
Subject: [PATCH 617/665] wifi_prov_mgr: Add security version in the proto-ver
 endpoint.

---
 components/wifi_provisioning/src/manager.c | 1 +
 1 file changed, 1 insertion(+)

diff --git a/components/wifi_provisioning/src/manager.c b/components/wifi_provisioning/src/manager.c
index 13074a1fd0..7aa7353f4a 100644
--- a/components/wifi_provisioning/src/manager.c
+++ b/components/wifi_provisioning/src/manager.c
@@ -246,6 +246,7 @@ static cJSON* wifi_prov_get_info_json(void)
     /* Version field */
     cJSON_AddStringToObject(prov_info_json, "ver", prov_ctx->mgr_info.version);
 
+    cJSON_AddNumberToObject(prov_info_json, "sec_ver", prov_ctx->security);
     /* Capabilities field */
     cJSON_AddItemToObject(prov_info_json, "cap", prov_capabilities);
 

From 244f4ce1d9966e4b195993d5e7bfb05944667dd3 Mon Sep 17 00:00:00 2001
From: Aditya Patwardhan <aditya.patwardhan@espressif.com>
Date: Tue, 6 Sep 2022 19:32:12 +0530
Subject: [PATCH 618/665] protocomm: Enable security version 2 by default

---
 components/protocomm/Kconfig            | 2 +-
 docs/en/api-guides/performance/size.rst | 2 +-
 2 files changed, 2 insertions(+), 2 deletions(-)

diff --git a/components/protocomm/Kconfig b/components/protocomm/Kconfig
index d85a7336fe..312d10d679 100644
--- a/components/protocomm/Kconfig
+++ b/components/protocomm/Kconfig
@@ -20,7 +20,7 @@ menu "Protocomm"
 
     config ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_2
         bool "Support protocomm security version 2 (SRP6a-based key exchange + AES-GCM encryption/decryption)"
-        default n
+        default y
         help
             Enable support of security version 2.
             Disabling this option saves some code size.
diff --git a/docs/en/api-guides/performance/size.rst b/docs/en/api-guides/performance/size.rst
index 8c131fcbd1..19b36e9de9 100644
--- a/docs/en/api-guides/performance/size.rst
+++ b/docs/en/api-guides/performance/size.rst
@@ -304,7 +304,7 @@ The following configuration options will reduce the final binary size of almost
     - Disabling :ref:`CONFIG_ESP_ERR_TO_NAME_LOOKUP` will remove the lookup table to translate user-friendly names for error values (see :doc:`/api-guides/error-handling`) in error logs, etc. This saves some binary size, but error values will be printed as integers only.
     - Setting :ref:`CONFIG_ESP_SYSTEM_PANIC` to "Silent reboot" will save a small amount of binary size, however this is *only* recommended if no one will use UART output to debug the device.
     :CONFIG_IDF_TARGET_ARCH_RISCV: - Set :ref:`CONFIG_COMPILER_SAVE_RESTORE_LIBCALLS` to reduce binary size by replacing inlined prologues/epilogues with library calls.
-
+    - If the application binary uses only one of the security versions of the protocomm component, then the support for others can be disabled to save some code size. The support can be disabled through :ref:`CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_0`, :ref:`CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_1` or :ref:`CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_2` respectively.
 .. note::
 
    In addition to the many configuration items shown here, there are a number of configuration options where changing the option from the default will increase binary size. These are not noted here. Where the increase is significant, this is usually noted in the configuration item help text.

From 853715f3e2c8b9b29f8542db2eeb207c4a3ba275 Mon Sep 17 00:00:00 2001
From: Aditya Patwardhan <aditya.patwardhan@espressif.com>
Date: Tue, 13 Sep 2022 14:49:31 +0530
Subject: [PATCH 619/665] wifi_prov_mgr: Fix comments

---
 examples/provisioning/wifi_prov_mgr/main/app_main.c | 6 ++----
 1 file changed, 2 insertions(+), 4 deletions(-)

diff --git a/examples/provisioning/wifi_prov_mgr/main/app_main.c b/examples/provisioning/wifi_prov_mgr/main/app_main.c
index 8b20a640da..525850d0e7 100644
--- a/examples/provisioning/wifi_prov_mgr/main/app_main.c
+++ b/examples/provisioning/wifi_prov_mgr/main/app_main.c
@@ -336,12 +336,9 @@ void app_main(void)
          *      - NULL if not used
          */
         const char *pop = "abcd1234";
-        /* If the pop is allocated dynamically, then it should be valid till the provisioning process is running.
-         * it can be only freed when the WIFI_PROV_END event is triggered */
 
         /* This is the structure for passing security parameters
          * for the protocomm security 1.
-         * This does not need not be static i.e. could be dynamically allocated
          */
         wifi_prov_security1_params_t *sec_params = pop;
 
@@ -366,7 +363,8 @@ void app_main(void)
 #endif
         /* This is the structure for passing security parameters
          * for the protocomm security 2.
-         * This does not need not be static i.e. could be dynamically allocated
+         * If dynamically allocated, sec2_params pointer and its content
+         * must be valid till WIFI_PROV_END event is triggered.
          */
         wifi_prov_security2_params_t sec2_params = {};
 

From c8e1b741dd36430cdb55ecfaa82ecdb53255016c Mon Sep 17 00:00:00 2001
From: Aditya Patwardhan <aditya.patwardhan@espressif.com>
Date: Tue, 13 Sep 2022 16:00:57 +0530
Subject: [PATCH 620/665] wifi_prov_mgr_example: Set "wifiprov" as test
 username and "abcd1234" as test password.

---
 examples/provisioning/wifi_prov_mgr/README.md | 16 +++---
 .../wifi_prov_mgr/main/app_main.c             | 56 +++++++++----------
 2 files changed, 37 insertions(+), 35 deletions(-)

diff --git a/examples/provisioning/wifi_prov_mgr/README.md b/examples/provisioning/wifi_prov_mgr/README.md
index b0410bf7b1..3f7d33ef15 100644
--- a/examples/provisioning/wifi_prov_mgr/README.md
+++ b/examples/provisioning/wifi_prov_mgr/README.md
@@ -86,7 +86,7 @@ python esp_prov.py --transport ble --service_name PROV_261FCC --sec_ver 1 --pop
 
 For security version 2, the following command can be used:
 ```
-python esp_prov.py --transport ble --service_name PROV_261FCC --sec_ver 2 --sec2_username testuser --sec2_pwd testpassword --ssid myssid --passphrase mypassword
+python esp_prov.py --transport ble --service_name PROV_261FCC --sec_ver 2 --sec2_username wifiprov --sec2_pwd abcd1234 --ssid myssid --passphrase mypassword
 ```
 
 Above command will perform the provisioning steps, and the monitor log should display something like this :
@@ -123,17 +123,19 @@ I (55355) app: Hello World!
 The config option `CONFIG_EXAMPLE_PROV_SEC2_DEV_MODE` should be enabled for the example and in `main/app_main.c`, the macro `EXAMPLE_PROV_SEC2_USERNAME` should be set to the same username used in the salt-verifier generation.
 
 ```log
-$ python esp_prov.py --transport softap --sec_ver 2 --sec2_gen_cred --sec2_username testuser --sec2_pwd testpassword
+$ python esp_prov.py --transport softap --sec_ver 2 --sec2_gen_cred --sec2_username wifiprov --sec2_pwd abcd1234
 ==== Salt-verifier for security scheme 2 (SRP6a) ====
 static const char sec2_salt[] = {
-    0x14, 0xdf, 0x42, 0x50, 0x3d, 0xec, 0x54, 0xc3, 0xe5, 0x0e, 0x0c, 0x9d, 0xb4, 0x84, 0xd7, 0xe4
+    0x03, 0x6e, 0xe0, 0xc7, 0xbc, 0xb9, 0xed, 0xa8, 0x4c, 0x9e, 0xac, 0x97, 0xd9, 0x3d, 0xec, 0xf4
 };
 
 static const char sec2_verifier[] = {
-    0xd7, 0xc2, 0xdb, 0x68, 0x3b, 0x98, 0xf0, 0xbf, 0x4f, 0x02, 0x21, 0xf6, 0x07, 0xe6, 0xfc, 0x0d,
-    ...
-    ...
-    0x86, 0xf2, 0x78, 0xba, 0x1e, 0x12, 0xa9, 0x62, 0x9a, 0x47, 0x1b, 0x69, 0x42, 0xba, 0x37, 0xe2
+    0x7c, 0x7c, 0x85, 0x47, 0x65, 0x08, 0x94, 0x6d, 0xd6, 0x36, 0xaf, 0x37, 0xd7, 0xe8, 0x91, 0x43,
+    0x78, 0xcf, 0xfd, 0x61, 0x6c, 0x59, 0xd2, 0xf8, 0x39, 0x08, 0x12, 0x72, 0x38, 0xde, 0x9e, 0x24,
+    .
+    .
+    .
+    0xe6, 0xf6, 0x53, 0xc8, 0x31, 0xa8, 0x78, 0xde, 0x50, 0x40, 0xf7, 0x62, 0xde, 0x36, 0xb2, 0xba
 };
 
 ```
diff --git a/examples/provisioning/wifi_prov_mgr/main/app_main.c b/examples/provisioning/wifi_prov_mgr/main/app_main.c
index 525850d0e7..792b44d2c8 100644
--- a/examples/provisioning/wifi_prov_mgr/main/app_main.c
+++ b/examples/provisioning/wifi_prov_mgr/main/app_main.c
@@ -34,41 +34,41 @@ static const char *TAG = "app";
 
 #if CONFIG_EXAMPLE_PROV_SECURITY_VERSION_2
 #if CONFIG_EXAMPLE_PROV_SEC2_DEV_MODE
-#define EXAMPLE_PROV_SEC2_USERNAME          "testuser"
-#define EXAMPLE_PROV_SEC2_PWD               "testpassword"
+#define EXAMPLE_PROV_SEC2_USERNAME          "wifiprov"
+#define EXAMPLE_PROV_SEC2_PWD               "abcd1234"
 
-/* This salt,verifier has been generated for username = "testuser" and password = "testpassword"
+/* This salt,verifier has been generated for username = "wifiprov" and password = "abcd1234"
  * IMPORTANT NOTE: For production cases, this must be unique to every device
  * and should come from device manufacturing partition.*/
 static const char sec2_salt[] = {
-    0x2f, 0x3d, 0x3c, 0xf8, 0x0d, 0xbd, 0x0c, 0xa9, 0x6f, 0x30, 0xb4, 0x4d, 0x89, 0xd5, 0x2f, 0x0e
+    0x03, 0x6e, 0xe0, 0xc7, 0xbc, 0xb9, 0xed, 0xa8, 0x4c, 0x9e, 0xac, 0x97, 0xd9, 0x3d, 0xec, 0xf4
 };
 
 static const char sec2_verifier[] = {
-    0xf2, 0x9f, 0xc1, 0xf5, 0x28, 0x4a, 0x11, 0x74, 0xb4, 0x24, 0x09, 0x23, 0xd8, 0x27, 0xb7, 0x5a,
-    0x95, 0x3a, 0x99, 0xed, 0xf4, 0x6e, 0xe9, 0x8c, 0x4f, 0x07, 0xf2, 0xf5, 0x43, 0x3d, 0x7f, 0x9a,
-    0x11, 0x60, 0x66, 0xaf, 0xcd, 0xa5, 0xf6, 0xfa, 0xcb, 0x06, 0xe9, 0xc5, 0x3f, 0x4d, 0x77, 0x16,
-    0x4c, 0x68, 0x6d, 0x7f, 0x7c, 0xd7, 0xc7, 0x5a, 0x83, 0xc0, 0xfb, 0x94, 0x2d, 0xa9, 0x60, 0xf0,
-    0x09, 0x11, 0xa0, 0xe1, 0x95, 0x33, 0xd1, 0x30, 0x7f, 0x82, 0x1b, 0x1b, 0x0f, 0x6d, 0xf1, 0xdc,
-    0x93, 0x1c, 0x20, 0xa7, 0xc0, 0x8d, 0x48, 0x38, 0xff, 0x46, 0xb9, 0xaf, 0xf7, 0x93, 0x78, 0xae,
-    0xff, 0xb8, 0x3b, 0xdf, 0x99, 0x7b, 0x64, 0x47, 0x02, 0xba, 0x01, 0x39, 0x0f, 0x5c, 0xd8, 0x4e,
-    0x6f, 0xc8, 0xd0, 0x82, 0x7f, 0x2d, 0x33, 0x1a, 0x09, 0x65, 0x77, 0x85, 0xbc, 0x8a, 0x84, 0xe0,
-    0x46, 0x7e, 0x3b, 0x0e, 0x6e, 0x3b, 0xdf, 0x70, 0x17, 0x70, 0x0a, 0xbc, 0x84, 0x67, 0xfa, 0xf9,
-    0x84, 0x53, 0xda, 0xb4, 0xca, 0x38, 0x71, 0xe4, 0x06, 0xf6, 0x7d, 0xc8, 0x32, 0xbb, 0x91, 0x0c,
-    0xe7, 0xd3, 0x59, 0xb6, 0x03, 0xed, 0x8e, 0x0d, 0x91, 0x9c, 0x09, 0xd7, 0x6f, 0xd5, 0xca, 0x55,
-    0xc5, 0x58, 0x0f, 0x95, 0xb5, 0x83, 0x65, 0x6f, 0x2d, 0xbc, 0x94, 0x0f, 0xbb, 0x0f, 0xd3, 0x42,
-    0xa5, 0xfe, 0x15, 0x7f, 0xf9, 0xa8, 0x16, 0xe6, 0x58, 0x9b, 0x4c, 0x0f, 0xd3, 0x83, 0x2c, 0xac,
-    0xe4, 0xbf, 0xa3, 0x96, 0x1e, 0xb6, 0x6f, 0x59, 0xe6, 0xd1, 0x0e, 0xd4, 0x27, 0xb6, 0x05, 0x34,
-    0xec, 0x8c, 0xf8, 0x72, 0xbb, 0x04, 0x7b, 0xa4, 0x49, 0x3d, 0x6d, 0xa9, 0x99, 0xfc, 0x0a, 0x2b,
-    0xd8, 0x46, 0xa8, 0xd1, 0x46, 0x61, 0x5c, 0x96, 0xd2, 0x43, 0xcd, 0xea, 0x7f, 0x6a, 0x50, 0x59,
-    0x0d, 0x0e, 0xa1, 0xb3, 0x94, 0x5a, 0x34, 0xe0, 0x1e, 0x95, 0x56, 0x68, 0xb4, 0xbc, 0xf1, 0x08,
-    0x54, 0xcb, 0x42, 0x41, 0xc6, 0x78, 0xad, 0x71, 0x84, 0x1c, 0x29, 0xb8, 0x33, 0x79, 0x1c, 0x10,
-    0xdd, 0x07, 0xc8, 0x91, 0x21, 0x85, 0x89, 0x76, 0xd7, 0x37, 0xdf, 0x5b, 0x19, 0x33, 0x4e, 0x17,
-    0x67, 0x02, 0x0f, 0x1b, 0xb9, 0x2f, 0xa4, 0xdc, 0xdd, 0x75, 0x32, 0x96, 0x87, 0xdd, 0x66, 0xc3,
-    0x33, 0xc1, 0xfc, 0x4c, 0x27, 0x63, 0xb9, 0x14, 0x72, 0x76, 0x65, 0xb8, 0x90, 0x2b, 0xeb, 0x7a,
-    0xde, 0x71, 0x97, 0xf3, 0x6b, 0xc9, 0x8e, 0xdf, 0xfc, 0x6e, 0x13, 0xcc, 0x1b, 0x2b, 0x54, 0x1a,
-    0x6e, 0x3d, 0xe6, 0x1c, 0xec, 0x5d, 0xa1, 0xf1, 0xd4, 0x86, 0x9d, 0xcd, 0xb9, 0xe8, 0x98, 0xf1,
-    0xe5, 0x16, 0xa5, 0x48, 0xe5, 0xec, 0x12, 0xe8, 0x17, 0xe2, 0x55, 0xb5, 0xb3, 0x7c, 0xce, 0xfd
+    0x7c, 0x7c, 0x85, 0x47, 0x65, 0x08, 0x94, 0x6d, 0xd6, 0x36, 0xaf, 0x37, 0xd7, 0xe8, 0x91, 0x43,
+    0x78, 0xcf, 0xfd, 0x61, 0x6c, 0x59, 0xd2, 0xf8, 0x39, 0x08, 0x12, 0x72, 0x38, 0xde, 0x9e, 0x24,
+    0xa4, 0x70, 0x26, 0x1c, 0xdf, 0xa9, 0x03, 0xc2, 0xb2, 0x70, 0xe7, 0xb1, 0x32, 0x24, 0xda, 0x11,
+    0x1d, 0x97, 0x18, 0xdc, 0x60, 0x72, 0x08, 0xcc, 0x9a, 0xc9, 0x0c, 0x48, 0x27, 0xe2, 0xae, 0x89,
+    0xaa, 0x16, 0x25, 0xb8, 0x04, 0xd2, 0x1a, 0x9b, 0x3a, 0x8f, 0x37, 0xf6, 0xe4, 0x3a, 0x71, 0x2e,
+    0xe1, 0x27, 0x86, 0x6e, 0xad, 0xce, 0x28, 0xff, 0x54, 0x46, 0x60, 0x1f, 0xb9, 0x96, 0x87, 0xdc,
+    0x57, 0x40, 0xa7, 0xd4, 0x6c, 0xc9, 0x77, 0x54, 0xdc, 0x16, 0x82, 0xf0, 0xed, 0x35, 0x6a, 0xc4,
+    0x70, 0xad, 0x3d, 0x90, 0xb5, 0x81, 0x94, 0x70, 0xd7, 0xbc, 0x65, 0xb2, 0xd5, 0x18, 0xe0, 0x2e,
+    0xc3, 0xa5, 0xf9, 0x68, 0xdd, 0x64, 0x7b, 0xb8, 0xb7, 0x3c, 0x9c, 0xfc, 0x00, 0xd8, 0x71, 0x7e,
+    0xb7, 0x9a, 0x7c, 0xb1, 0xb7, 0xc2, 0xc3, 0x18, 0x34, 0x29, 0x32, 0x43, 0x3e, 0x00, 0x99, 0xe9,
+    0x82, 0x94, 0xe3, 0xd8, 0x2a, 0xb0, 0x96, 0x29, 0xb7, 0xdf, 0x0e, 0x5f, 0x08, 0x33, 0x40, 0x76,
+    0x52, 0x91, 0x32, 0x00, 0x9f, 0x97, 0x2c, 0x89, 0x6c, 0x39, 0x1e, 0xc8, 0x28, 0x05, 0x44, 0x17,
+    0x3f, 0x68, 0x02, 0x8a, 0x9f, 0x44, 0x61, 0xd1, 0xf5, 0xa1, 0x7e, 0x5a, 0x70, 0xd2, 0xc7, 0x23,
+    0x81, 0xcb, 0x38, 0x68, 0xe4, 0x2c, 0x20, 0xbc, 0x40, 0x57, 0x76, 0x17, 0xbd, 0x08, 0xb8, 0x96,
+    0xbc, 0x26, 0xeb, 0x32, 0x46, 0x69, 0x35, 0x05, 0x8c, 0x15, 0x70, 0xd9, 0x1b, 0xe9, 0xbe, 0xcc,
+    0xa9, 0x38, 0xa6, 0x67, 0xf0, 0xad, 0x50, 0x13, 0x19, 0x72, 0x64, 0xbf, 0x52, 0xc2, 0x34, 0xe2,
+    0x1b, 0x11, 0x79, 0x74, 0x72, 0xbd, 0x34, 0x5b, 0xb1, 0xe2, 0xfd, 0x66, 0x73, 0xfe, 0x71, 0x64,
+    0x74, 0xd0, 0x4e, 0xbc, 0x51, 0x24, 0x19, 0x40, 0x87, 0x0e, 0x92, 0x40, 0xe6, 0x21, 0xe7, 0x2d,
+    0x4e, 0x37, 0x76, 0x2f, 0x2e, 0xe2, 0x68, 0xc7, 0x89, 0xe8, 0x32, 0x13, 0x42, 0x06, 0x84, 0x84,
+    0x53, 0x4a, 0xb3, 0x0c, 0x1b, 0x4c, 0x8d, 0x1c, 0x51, 0x97, 0x19, 0xab, 0xae, 0x77, 0xff, 0xdb,
+    0xec, 0xf0, 0x10, 0x95, 0x34, 0x33, 0x6b, 0xcb, 0x3e, 0x84, 0x0f, 0xb9, 0xd8, 0x5f, 0xb8, 0xa0,
+    0xb8, 0x55, 0x53, 0x3e, 0x70, 0xf7, 0x18, 0xf5, 0xce, 0x7b, 0x4e, 0xbf, 0x27, 0xce, 0xce, 0xa8,
+    0xb3, 0xbe, 0x40, 0xc5, 0xc5, 0x32, 0x29, 0x3e, 0x71, 0x64, 0x9e, 0xde, 0x8c, 0xf6, 0x75, 0xa1,
+    0xe6, 0xf6, 0x53, 0xc8, 0x31, 0xa8, 0x78, 0xde, 0x50, 0x40, 0xf7, 0x62, 0xde, 0x36, 0xb2, 0xba
 };
 #endif
 

From ff424129168d536435d2c42598200d17cfc2ff02 Mon Sep 17 00:00:00 2001
From: Aditya Patwardhan <aditya.patwardhan@espressif.com>
Date: Thu, 22 Sep 2022 08:43:09 +0530
Subject: [PATCH 621/665] wifi_prov_mgr: Make security2 as default for the
 example

---
 examples/provisioning/wifi_prov_mgr/main/Kconfig.projbuild | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/examples/provisioning/wifi_prov_mgr/main/Kconfig.projbuild b/examples/provisioning/wifi_prov_mgr/main/Kconfig.projbuild
index 269ad1866c..ceaa4bbef1 100644
--- a/examples/provisioning/wifi_prov_mgr/main/Kconfig.projbuild
+++ b/examples/provisioning/wifi_prov_mgr/main/Kconfig.projbuild
@@ -17,7 +17,7 @@ menu "Example Configuration"
 
     choice EXAMPLE_PROV_SECURITY_VERSION
         bool "Protocomm security version"
-        default EXAMPLE_PROV_SECURITY_VERSION_1
+        default EXAMPLE_PROV_SECURITY_VERSION_2
         help
             Wi-Fi provisioning component offers 3 security versions.
             The example offers a choice between security version 1 and 2.

From 4dddb6d8e81ed0d7547c0fdab067df72f281d44d Mon Sep 17 00:00:00 2001
From: cje <chaijie@espressif.com>
Date: Fri, 30 Sep 2022 19:24:51 +0800
Subject: [PATCH 622/665] fix system not stable bug when dbias storing in efuse
 is bigger than 27

---
 components/esp_hw_support/port/esp32c3/rtc_init.c | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/components/esp_hw_support/port/esp32c3/rtc_init.c b/components/esp_hw_support/port/esp32c3/rtc_init.c
index 1ee73d879c..6884aff4d1 100644
--- a/components/esp_hw_support/port/esp32c3/rtc_init.c
+++ b/components/esp_hw_support/port/esp32c3/rtc_init.c
@@ -321,8 +321,8 @@ static void set_rtc_dig_dbias()
     if (chip_version >= 3) {
         dig_dbias = get_dig_dbias_by_efuse(chip_version);
         if (dig_dbias != 0) {
-            if (dig_dbias + 4 > 28) {
-                dig_dbias = 28;
+            if (dig_dbias + 4 > 31) {
+                dig_dbias = 31;
             } else {
                 dig_dbias += 4;
             }

From 4eab31cb82548a4c5bf2a57a1630d5c93076e1ab Mon Sep 17 00:00:00 2001
From: Song Ruo Jing <songruojing@espressif.com>
Date: Fri, 30 Sep 2022 20:45:16 +0800
Subject: [PATCH 623/665] esp_hw_support: Fix typo on esp32s3
 ets_update_cpu_frequency introduced in
 23e37393a700dbc5bc6cb5562d2ffb6f785c4fd9

---
 components/esp_hw_support/esp_clk.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/esp_hw_support/esp_clk.c b/components/esp_hw_support/esp_clk.c
index f15b269721..752a3e987e 100644
--- a/components/esp_hw_support/esp_clk.c
+++ b/components/esp_hw_support/esp_clk.c
@@ -79,7 +79,7 @@ int IRAM_ATTR esp_clk_xtal_freq(void)
     return rtc_clk_xtal_freq_get() * MHZ;
 }
 
-#if CONFIG_IDF_TARGET_ESP32 || CONFIG_IDF_TARGET_ESP32S2 || CONFIG_IDF_TARGET_ESPS3
+#if CONFIG_IDF_TARGET_ESP32 || CONFIG_IDF_TARGET_ESP32S2 || CONFIG_IDF_TARGET_ESP32S3
 void IRAM_ATTR ets_update_cpu_frequency(uint32_t ticks_per_us)
 {
     /* Update scale factors used by esp_rom_delay_us */

From aeb42ce3a789b906efa612302a04ddfa7b18667b Mon Sep 17 00:00:00 2001
From: Laukik Hase <laukik.hase@espressif.com>
Date: Fri, 30 Sep 2022 15:26:48 +0530
Subject: [PATCH 624/665] https_server: Fix example when
 `MBEDTLS_DYNAMIC_BUFFER` is enabled - While checking if ciphersuite uses RSA
 key exchange methods,   the APIs `mbedtls_ssl_get_ciphersuite_id_from_ssl`
 and   `mbedtls_ssl_ciphersuite_from_id` were used to get the ciphersuite  
 info. - However, this is incorrect as we need the ciphersuite info from the  
 handshake instance and not the ssl_session instance.

---
 .gitlab/ci/rules.yml                          | 1 +
 components/mbedtls/port/dynamic/esp_ssl_srv.c | 4 ++--
 2 files changed, 3 insertions(+), 2 deletions(-)

diff --git a/.gitlab/ci/rules.yml b/.gitlab/ci/rules.yml
index ed519a6f37..990235dfc3 100644
--- a/.gitlab/ci/rules.yml
+++ b/.gitlab/ci/rules.yml
@@ -219,6 +219,7 @@
   - "components/esp_wifi/**/*"
   - "components/esp_netif/**/*"
   - "components/lwip/**/*"
+  - "components/mbedtls/port/dynamic/*"
 
   # for cases with wifi_high_traffic marker
   - "examples/system/ota/**/*"
diff --git a/components/mbedtls/port/dynamic/esp_ssl_srv.c b/components/mbedtls/port/dynamic/esp_ssl_srv.c
index e49af1e489..5a657b56c7 100644
--- a/components/mbedtls/port/dynamic/esp_ssl_srv.c
+++ b/components/mbedtls/port/dynamic/esp_ssl_srv.c
@@ -18,8 +18,8 @@ static const char *TAG = "SSL Server";
  */
 static bool ssl_ciphersuite_uses_rsa_key_ex(mbedtls_ssl_context *ssl)
 {
-    int suite_id = mbedtls_ssl_get_ciphersuite_id_from_ssl(ssl);
-    const mbedtls_ssl_ciphersuite_t *ciphersuite_info = mbedtls_ssl_ciphersuite_from_id(suite_id);
+    const mbedtls_ssl_ciphersuite_t *ciphersuite_info =
+        ssl->MBEDTLS_PRIVATE(handshake)->ciphersuite_info;
 
     if (ciphersuite_info->MBEDTLS_PRIVATE(key_exchange) == MBEDTLS_KEY_EXCHANGE_RSA ||
         ciphersuite_info->MBEDTLS_PRIVATE(key_exchange) == MBEDTLS_KEY_EXCHANGE_RSA_PSK) {

From 48b50327a0931311f0979bbc301e3fb3bc56cb7b Mon Sep 17 00:00:00 2001
From: Akos Vandra-Meyer <axos88@users.noreply.github.com>
Date: Sun, 2 Oct 2022 18:46:46 +0200
Subject: [PATCH 625/665] Make esp_app_desc a weak symbol

By doing so, the application will be able to define its own esp_app_desc generated at their discretion, with help of whatever build process they use, and removes the necessity to rebuild esp-idf every time only to have the esp_app_desc updated.

Removes the patch necessary for https://github.com/esp-rs/esp-idf-sys/pull/136, where we are building esp-idf and basically linking it as a static library. The process building the library doesn't have access to the real application version or the build time, since we are only rebuilding esp-idf if the sdkconfig changes.
---
 components/esp_app_format/esp_app_desc.c | 2 +-
 1 file changed, 1 insertion(+), 1 deletion(-)

diff --git a/components/esp_app_format/esp_app_desc.c b/components/esp_app_format/esp_app_desc.c
index 909bb94a4c..edb22d0893 100644
--- a/components/esp_app_format/esp_app_desc.c
+++ b/components/esp_app_format/esp_app_desc.c
@@ -12,7 +12,7 @@
 
 
 // Application version info
-const __attribute__((section(".rodata_desc"))) esp_app_desc_t esp_app_desc = {
+const __attribute__((weak)) __attribute__((section(".rodata_desc")))  esp_app_desc_t esp_app_desc = {
     .magic_word = ESP_APP_DESC_MAGIC_WORD,
 #ifdef CONFIG_APP_EXCLUDE_PROJECT_VER_VAR
     .version = "",

From d50f574a316682954d93a98603bac9d0dd11d072 Mon Sep 17 00:00:00 2001
From: Roland Dobai <roland@espressif.com>
Date: Mon, 3 Oct 2022 10:59:31 +0200
Subject: [PATCH 626/665] Tools: The Python dependency checker should not
 update the constraint file

The Python dependency checker called from the export scripts and before
build remains offline, i.e. it will use the previously downloaded
constraint file but won't download a newer version.

Related to https://github.com/espressif/esp-idf/pull/9328
---
 docs/en/api-guides/tools/idf-tools.rst |  2 +-
 tools/idf_tools.py                     | 12 ++++++++++--
 2 files changed, 11 insertions(+), 3 deletions(-)

diff --git a/docs/en/api-guides/tools/idf-tools.rst b/docs/en/api-guides/tools/idf-tools.rst
index 5847423bec..291314ce34 100644
--- a/docs/en/api-guides/tools/idf-tools.rst
+++ b/docs/en/api-guides/tools/idf-tools.rst
@@ -111,7 +111,7 @@ Any mirror server can be used provided the URL matches the ``github.com`` downlo
 
 * ``install-python-env``: Create a Python virtual environment in the ``${IDF_TOOLS_PATH}/python_env`` directory and install there the required Python packages. An optional ``--features`` argument allows one to specify a comma-separated list of features to be added or removed. Feature that begins with ``-`` will be removed and features with ``+`` or without any sign will be added. Example syntax for removing feature ``XY`` is ``--features=-XY`` and for adding ``--features=+XY`` or ``--features=XY``. If both removing and adding options are provided with the same feature, no operation is performed. For each feature a requirements file must exist. For example, feature ``XY`` is a valid feature if ``${IDF_PATH}/tools/requirements/requirements.XY.txt`` is an existing file with a list of Python packages to be installed. There is one mandatory ``core`` feature ensuring core functionality of ESP-IDF (build, flash, monitor, debug in console). There can be an arbitrary number of optional features. The selected list of features is stored in ``idf-env.json``. The requirement files contain a list of the desired Python packages to be installed and ``espidf.constraints.*.txt`` downloaded from https://dl.espressif.com and stored in ``${IDF_TOOLS_PATH}`` the package version requirements for a given ESP-IDF version. Althought it is not recommended, the download and use of constraint files can be disabled with the ``--no-constraints`` argument or setting the ``IDF_PYTHON_CHECK_CONSTRAINTS`` environment variable to ``no``.
 
-* ``check-python-dependencies``: Checks if all required Python packages are installed. Packages from ``${IDF_PATH}/tools/requirements/requirements.*.txt`` files selected by the feature list of ``idf-env.json`` are checked with the package versions specified in the ``espidf.constraints.*.txt`` file. The constraint file will be downloaded from https://dl.espressif.com if this step hasn't been done already in the last day. The use of constraints files can be disabled similarly to the ``install-python-env`` command.
+* ``check-python-dependencies``: Checks if all required Python packages are installed. Packages from ``${IDF_PATH}/tools/requirements/requirements.*.txt`` files selected by the feature list of ``idf-env.json`` are checked with the package versions specified in the ``espidf.constraints.*.txt`` file. The constraint file is downloaded with ``install-python-env`` command. The use of constraints files can be disabled similarly to the ``install-python-env`` command.
 
 * ``uninstall``: Print and remove tools, that are currently not used by active ESP-IDF version.
 
diff --git a/tools/idf_tools.py b/tools/idf_tools.py
index bcf2f9e9fd..580d9d34ca 100755
--- a/tools/idf_tools.py
+++ b/tools/idf_tools.py
@@ -1879,12 +1879,20 @@ def get_requirements(new_features):  # type: (str) -> list[str]
     return [feature_to_requirements_path(feature) for feature in features]
 
 
-def get_constraints(idf_version):  # type: (str) -> str
+def get_constraints(idf_version, online=True):  # type: (str, bool) -> str
     constraint_file = 'espidf.constraints.v{}.txt'.format(idf_version)
     constraint_path = os.path.join(global_idf_tools_path or '', constraint_file)
     constraint_url = '/'.join([IDF_DL_URL, constraint_file])
     temp_path = constraint_path + '.tmp'
 
+    if not online:
+        if os.path.isfile(constraint_path):
+            return constraint_path
+        else:
+            fatal(f'{constraint_path} doesn\'t exist. Perhaps you\'ve forgotten to run the install scripts. '
+                  f'Please check the installation guide for more information.')
+            raise SystemExit(1)
+
     mkdir_p(os.path.dirname(temp_path))
 
     try:
@@ -2060,7 +2068,7 @@ def action_check_python_dependencies(args):  # type: ignore
         raise SystemExit(1)
 
     if use_constraints:
-        constr_path = get_constraints(idf_version)
+        constr_path = get_constraints(idf_version, online=False)  # keep offline for checking
         info('Constraint file: {}'.format(constr_path))
 
     info('Requirement files:')

From 93c332155d5baef5ee5b7d4a75af124484030ca4 Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Mon, 3 Oct 2022 12:01:57 +0200
Subject: [PATCH 627/665] docs: system: mention how to obtain esp_app_desc_t

---
 docs/en/api-reference/system/app_image_format.rst | 11 ++++++++---
 1 file changed, 8 insertions(+), 3 deletions(-)

diff --git a/docs/en/api-reference/system/app_image_format.rst b/docs/en/api-reference/system/app_image_format.rst
index 7582db0c6a..e779759607 100644
--- a/docs/en/api-reference/system/app_image_format.rst
+++ b/docs/en/api-reference/system/app_image_format.rst
@@ -80,7 +80,7 @@ You can also see the information on segments in the ESP-IDF logs while your appl
 Application Description
 -----------------------
 
-The ``DROM`` segment starts with the :cpp:type:`esp_app_desc_t` structure which carries specific fields describing the application:
+The ``DROM`` segment of the application binary starts with the :cpp:type:`esp_app_desc_t` structure which carries specific fields describing the application:
 
  * ``magic_word`` - the magic word for the esp_app_desc structure.
  * ``secure_version`` - see :doc:`Anti-rollback</api-reference/system/ota>`.
@@ -88,12 +88,17 @@ The ``DROM`` segment starts with the :cpp:type:`esp_app_desc_t` structure which
  * ``project_name`` is filled from ``PROJECT_NAME``. ``*``
  * ``time`` and ``date`` - compile time and date.
  * ``idf_ver`` - version of ESP-IDF. ``*``
- * ``app_elf_sha256`` - contains sha256 for the elf application file.
+ * ``app_elf_sha256`` - contains sha256 for the application ELF file.
 
-``*`` - The maximum length is 32 characters, including null-termination character. For example, if the length of ``PROJECT_NAME`` exceeds 32 characters, the excess characters will be disregarded.
+``*`` - The maximum length is 32 characters, including null-termination character. For example, if the length of ``PROJECT_NAME`` exceeds 31 characters, the excess characters will be disregarded.
 
 This structure is useful for identification of images uploaded OTA because it has a fixed offset = sizeof(:cpp:type:`esp_image_header_t`) + sizeof(:cpp:type:`esp_image_segment_header_t`). As soon as a device receives the first fragment containing this structure, it has all the information to determine whether the update should be continued or not.
 
+To obtain the :cpp:type:`esp_app_desc_t` structure for the currently running application, use :cpp:func:`esp_app_get_description`.
+
+To obtain the :cpp:type:`esp_app_desc_t` structure for another OTA partition, use :cpp:func:`esp_ota_get_partition_description`.
+
+
 Adding a Custom Structure to an Application
 -------------------------------------------
 

From e6f7b1a3a0ffa2e5f31371bd5f7d025cd8d22859 Mon Sep 17 00:00:00 2001
From: Alexey Lapshin <alexey.lapshin@espressif.com>
Date: Thu, 1 Sep 2022 00:59:15 +0400
Subject: [PATCH 628/665] tools: cmake: check tool supported version with
 idf_tools.py

---
 components/esp_common/project_include.cmake |  9 ++--
 components/ulp/cmake/CMakeLists.txt         | 23 +-------
 docs/conf_common.py                         |  1 -
 tools/ci/exclude_check_tools_files.txt      |  1 -
 tools/ci/ignore_build_warnings.txt          |  2 +-
 tools/cmake/crosstool_version_check.cmake   | 59 ---------------------
 tools/cmake/idf.cmake                       |  2 +-
 tools/cmake/tool_version_check.cmake        | 44 +++++++++++++++
 tools/idf_tools.py                          | 55 +++++++++++++++++--
 tools/toolchain_versions.mk                 |  6 ---
 10 files changed, 106 insertions(+), 96 deletions(-)
 delete mode 100644 tools/cmake/crosstool_version_check.cmake
 create mode 100644 tools/cmake/tool_version_check.cmake
 delete mode 100644 tools/toolchain_versions.mk

diff --git a/components/esp_common/project_include.cmake b/components/esp_common/project_include.cmake
index e7b1d65448..2665404c50 100644
--- a/components/esp_common/project_include.cmake
+++ b/components/esp_common/project_include.cmake
@@ -2,9 +2,12 @@
 # Warn if the toolchain version doesn't match
 #
 if(NOT (${target} STREQUAL "linux" OR CMAKE_C_COMPILER_ID MATCHES "Clang"))
-    get_expected_ctng_version(expected_toolchain expected_gcc)
-    gcc_version_check("${expected_gcc}")
-    crosstool_version_check("${expected_toolchain}")
+    execute_process(
+        COMMAND ${CMAKE_C_COMPILER} -dumpmachine
+        OUTPUT_VARIABLE toolchain_name
+        OUTPUT_STRIP_TRAILING_WHITESPACE
+        ERROR_QUIET)
+    check_expected_tool_version(${toolchain_name} ${CMAKE_C_COMPILER})
 endif()
 
 if(NOT ${target} STREQUAL "linux" AND CMAKE_C_COMPILER_ID MATCHES "Clang")
diff --git a/components/ulp/cmake/CMakeLists.txt b/components/ulp/cmake/CMakeLists.txt
index 93db9abd46..f1f5b88341 100644
--- a/components/ulp/cmake/CMakeLists.txt
+++ b/components/ulp/cmake/CMakeLists.txt
@@ -1,35 +1,16 @@
 cmake_minimum_required(VERSION 3.16)
 
-include(${IDF_PATH}/tools/cmake/utilities.cmake)
+include(${IDF_PATH}/tools/cmake/idf.cmake)
 project(${ULP_APP_NAME} ASM C)
 add_executable(${ULP_APP_NAME})
 
 option(ULP_COCPU_IS_RISCV "Use RISC-V based ULP" OFF)
 
-set(version_pattern "[a-z0-9\.-_]+")
-
-# Check assembler version
-execute_process(
-    COMMAND ${CMAKE_ASM_COMPILER} --version
-    OUTPUT_VARIABLE as_output
-    ERROR_QUIET)
-
-string(REGEX MATCH "\\(GNU Binutils\\) (${version_pattern})" as_version ${as_output})
-set(as_version ${CMAKE_MATCH_1})
-
-
 message(STATUS "Building ULP app ${ULP_APP_NAME}")
 
 # Check the supported assembler version
 if(NOT ULP_COCPU_IS_RISCV)
-    message(STATUS "ULP assembler version: ${as_version}")
-    set(as_supported_version 2.35_20220830)
-
-    if(NOT as_version STREQUAL as_supported_version)
-        message(WARNING "WARNING: ULP assembler version ${as_version} is not supported. Expected to see version: \
-                        ${as_supported_version}. Please check ESP-IDF ULP setup instructions and update \
-                        the toolchain, or proceed at your own risk.")
-    endif()
+    check_expected_tool_version("esp32ulp-elf" ${CMAKE_ASM_COMPILER})
 endif()
 
 
diff --git a/docs/conf_common.py b/docs/conf_common.py
index c0b54db4ff..a713c45923 100644
--- a/docs/conf_common.py
+++ b/docs/conf_common.py
@@ -190,7 +190,6 @@ extensions += ['sphinx_copybutton',
                # connected to another extension
                'esp_docs.idf_extensions.build_system',
                'esp_docs.idf_extensions.esp_err_definitions',
-               'esp_docs.idf_extensions.gen_toolchain_links',
                'esp_docs.idf_extensions.gen_defines',
                'esp_docs.idf_extensions.gen_version_specific_includes',
                'esp_docs.idf_extensions.kconfig_reference',
diff --git a/tools/ci/exclude_check_tools_files.txt b/tools/ci/exclude_check_tools_files.txt
index ceaa7f173e..a218ba6da7 100644
--- a/tools/ci/exclude_check_tools_files.txt
+++ b/tools/ci/exclude_check_tools_files.txt
@@ -39,4 +39,3 @@ tools/set-submodules-to-github.sh
 tools/templates/sample_component/CMakeLists.txt
 tools/templates/sample_component/include/main.h
 tools/templates/sample_component/main.c
-tools/toolchain_versions.mk
diff --git a/tools/ci/ignore_build_warnings.txt b/tools/ci/ignore_build_warnings.txt
index 92233a00aa..0f2daf214b 100644
--- a/tools/ci/ignore_build_warnings.txt
+++ b/tools/ci/ignore_build_warnings.txt
@@ -10,7 +10,7 @@ error\.d
 /.*error\S*.d
 reassigning to symbol
 changes choice state
-crosstool_version_check\.cmake
+tool_version_check\.cmake
 CryptographyDeprecationWarning
 Warning: \d+/\d+ app partitions are too small for binary
 CMake Deprecation Warning at main/lib/tinyxml2/CMakeLists\.txt:11 \(cmake_policy\)
diff --git a/tools/cmake/crosstool_version_check.cmake b/tools/cmake/crosstool_version_check.cmake
deleted file mode 100644
index 5f8aeaa116..0000000000
--- a/tools/cmake/crosstool_version_check.cmake
+++ /dev/null
@@ -1,59 +0,0 @@
-# Function to check the toolchain used the expected version
-# of crosstool, and warn otherwise
-
-set(ctng_version_warning "Check Getting Started documentation or proceed at own risk.\n")
-
-function(gcc_version_check expected_gcc_version)
-    if(NOT "${CMAKE_C_COMPILER_VERSION}" STREQUAL "${expected_gcc_version}")
-        message(WARNING "Toolchain ${CMAKE_C_COMPILER} version ${CMAKE_C_COMPILER_VERSION} "
-            "is not the supported version ${expected_gcc_version}. ${ctng_version_warning}")
-    endif()
-endfunction()
-
-function(crosstool_version_check expected_ctng_version)
-    execute_process(
-        COMMAND ${CMAKE_C_COMPILER} --version
-        OUTPUT_VARIABLE toolchain_version
-        ERROR_QUIET)
-
-    string(REGEX REPLACE ".*(crosstool-NG ([^\)]+)).*\n" "\\2" ctng_version "${toolchain_version}")
-    # We use FIND to match version instead of STREQUAL because some toolchains are built
-    # with longer git hash strings than others. This will match any version which starts with
-    # the expected version string.
-    string(FIND "${ctng_version}" "${expected_ctng_version}" found_expected_version)
-    if(NOT ctng_version)
-        message(WARNING "Toolchain ${CMAKE_C_COMPILER} does not appear to be built with crosstool-ng. "
-            "${ctng_version_warning}")
-    elseif(found_expected_version EQUAL -1)
-        set(wrong_compiler_msg "\nToolchain: ${CMAKE_C_COMPILER}, "
-            "crosstool-ng version ${ctng_version} doesn't match supported version ${expected_ctng_version}"
-            "\nPlease try to run 'idf.py fullclean' to solve it quickly.\n")
-        set(IDF_MAINTAINER $ENV{IDF_MAINTAINER})
-        if(IDF_MAINTAINER)
-            message(WARNING ${wrong_compiler_msg} ${ctng_version_warning})
-        else()
-            set(ctng_version_error "Check Getting Started documentation if the error continues."
-        "\nYou can override this error and proceed with build by defining the IDF_MAINTAINER environment variable.\n")
-            message(FATAL_ERROR ${wrong_compiler_msg} ${ctng_version_error})
-        endif()
-    endif()
-endfunction()
-
-function(get_expected_ctng_version _toolchain_ver _gcc_ver)
-    idf_build_get_property(idf_path IDF_PATH)
-    file(STRINGS ${idf_path}/tools/toolchain_versions.mk config_contents)
-    foreach(name_and_value ${config_contents})
-        # Strip spaces
-        string(REPLACE " " "" name_and_value ${name_and_value})
-        # Find variable name
-        string(REGEX MATCH "^[^=]+" name ${name_and_value})
-        # Find the value
-        string(REPLACE "${name}=" "" value ${name_and_value})
-        # Getting values
-        if("${name}" STREQUAL "SUPPORTED_TOOLCHAIN_COMMIT_DESC")
-            set("${_toolchain_ver}" "${value}" PARENT_SCOPE)
-        elseif("${name}" STREQUAL "SUPPORTED_TOOLCHAIN_GCC_VERSIONS")
-            set(${_gcc_ver} "${value}" PARENT_SCOPE)
-        endif()
-    endforeach()
-endfunction()
diff --git a/tools/cmake/idf.cmake b/tools/cmake/idf.cmake
index aad4475af5..71cf857369 100644
--- a/tools/cmake/idf.cmake
+++ b/tools/cmake/idf.cmake
@@ -39,7 +39,7 @@ if(NOT __idf_env_set)
     include(CheckCCompilerFlag)
     include(CheckCXXCompilerFlag)
     include(git_submodules)
-    include(crosstool_version_check)
+    include(tool_version_check)
     include(kconfig)
     include(component)
     include(utilities)
diff --git a/tools/cmake/tool_version_check.cmake b/tools/cmake/tool_version_check.cmake
new file mode 100644
index 0000000000..df68f59b9b
--- /dev/null
+++ b/tools/cmake/tool_version_check.cmake
@@ -0,0 +1,44 @@
+function(check_expected_tool_version tool_name tool_path)
+    # Function to check the tool used the expected version and warn otherwise
+    set(tool_version_warning "Check Getting Started documentation or proceed at own risk.\n")
+    set(tool_version_error "Check Getting Started documentation if the error continues.\n"
+        "You can override this error and proceed with build by defining the IDF_MAINTAINER environment variable.\n")
+    set(fixing_hint "Please try to run 'idf.py fullclean' to solve it.\n")
+
+    idf_build_get_property(python PYTHON)
+    idf_build_get_property(idf_path IDF_PATH)
+
+    set(ENV{IDF_TOOLS_VERSION_HELPER} "1")
+    # Use idf_tools.py to check if tool version is supported
+    execute_process(
+        COMMAND ${python} "${idf_path}/tools/idf_tools.py"
+        "check-tool-supported" "--tool-name" "${tool_name}"
+        "--exec-path" "${tool_path}"
+        OUTPUT_VARIABLE is_version_supported
+        OUTPUT_STRIP_TRAILING_WHITESPACE
+        ERROR_QUIET)
+
+    if(is_version_supported STREQUAL "False")
+        # Version is not supported. Need to get supported versions list to print them to user
+        execute_process(
+            COMMAND ${python} "${idf_path}/tools/idf_tools.py"
+            "get-tool-supported-versions" "--tool-name" "${tool_name}"
+            OUTPUT_VARIABLE tool_supported_versions
+            OUTPUT_STRIP_TRAILING_WHITESPACE
+            ERROR_QUIET)
+        # IDF maintainers can build projects with not supported versions with just a warning
+        if($ENV{IDF_MAINTAINER})
+            set(message_mode "WARNING")
+        else()
+            set(message_mode "FATAL_ERROR")
+        endif()
+
+        message(${message_mode} "\n"
+                 "Tool doesn't match supported version from list "
+                "${tool_supported_versions}: ${tool_path}\n"
+                 ${fixing_hint})
+    elseif(NOT is_version_supported STREQUAL "True")
+        message(WARNING "Can not get version for tool: ${tool_path}\n" ${tool_version_warning})
+    endif()
+    unset(ENV{IDF_TOOLS_VERSION_HELPER})
+endfunction()
diff --git a/tools/idf_tools.py b/tools/idf_tools.py
index bcf2f9e9fd..4f09ba8609 100755
--- a/tools/idf_tools.py
+++ b/tools/idf_tools.py
@@ -646,7 +646,7 @@ class IDFTool(object):
                 result[k] = v_repl
         return result
 
-    def check_version(self, extra_paths=None):  # type: (Optional[List[str]]) -> str
+    def get_version(self, extra_paths=None, executable_path=None):  # type: (Optional[List[str]], Optional[str]) -> str
         """
         Execute the tool, optionally prepending extra_paths to PATH,
         extract the version string and return it as a result.
@@ -658,6 +658,8 @@ class IDFTool(object):
         # this function can not be called for a different platform
         assert self._platform == CURRENT_PLATFORM
         cmd = self._current_options.version_cmd  # type: ignore
+        if executable_path:
+            cmd[0] = executable_path
         try:
             version_cmd_result = run_cmd_check_output(cmd, None, extra_paths)
         except OSError:
@@ -673,6 +675,10 @@ class IDFTool(object):
             return UNKNOWN_VERSION
         return re.sub(self._current_options.version_regex, self._current_options.version_regex_replace, match.group(0))  # type: ignore
 
+    def check_version(self, executable_path):  # type: (Optional[str]) -> bool
+        version = self.get_version(executable_path=executable_path)
+        return version in self.versions
+
     def get_install_type(self):  # type: () -> Callable[[str], None]
         return self._current_options.install  # type: ignore
 
@@ -715,7 +721,7 @@ class IDFTool(object):
         assert self._platform == CURRENT_PLATFORM
         # First check if the tool is in system PATH
         try:
-            ver_str = self.check_version()
+            ver_str = self.get_version()
         except ToolNotFound:
             # not in PATH
             pass
@@ -738,7 +744,7 @@ class IDFTool(object):
                 self.versions_installed.append(version)
                 continue
             try:
-                ver_str = self.check_version(self.get_export_paths(version))
+                ver_str = self.get_version(self.get_export_paths(version))
             except ToolNotFound:
                 warn('directory for tool {} version {} is present, but tool was not found'.format(
                     self.name, version))
@@ -2380,6 +2386,40 @@ More info: {info_url}
     print_out('')
 
 
+def action_check_tool_supported(args):  # type: (Any) -> None
+    """
+    Print "True"/"False" to stdout as a result that tool is supported in IDF
+    Print erorr message to stderr otherwise and set exit code to 1
+    """
+    try:
+        tools_info = load_tools_info()
+        for _, v in tools_info.items():
+            if v.name == args.tool_name:
+                print(v.check_version(args.exec_path))
+                break
+    except (RuntimeError, ToolNotFound, ToolExecError) as err:
+        fatal(f'Failed to check tool support: (name: {args.tool_name}, exec: {args.exec_path})')
+        fatal(f'{err}')
+        raise SystemExit(1)
+
+
+def action_get_tool_supported_versions(args):  # type: (Any) -> None
+    """
+    Print supported versions of a tool to stdout
+    Print erorr message to stderr otherwise and set exit code to 1
+    """
+    try:
+        tools_info = load_tools_info()
+        for _, v in tools_info.items():
+            if v.name == args.tool_name:
+                print(list(v.versions.keys()))
+                break
+    except RuntimeError as err:
+        fatal(f'Failed to get tool supported versions. (tool: {args.tool_name})')
+        fatal(f'{err}')
+        raise SystemExit(1)
+
+
 def main(argv):  # type: (list[str]) -> None
     parser = argparse.ArgumentParser()
 
@@ -2477,6 +2517,15 @@ def main(argv):  # type: (list[str]) -> None
                                                 'to manage package versions by yourself. It can be set with the IDF_PYTHON_CHECK_CONSTRAINTS '
                                                 'environment variable.')
 
+    if os.environ.get('IDF_TOOLS_VERSION_HELPER'):
+        check_tool_supported = subparsers.add_parser('check-tool-supported',
+                                                     help='Check that selected tool is compatible with IDF. Writes "True"/"False" to stdout in success.')
+        check_tool_supported.add_argument('--tool-name', required=True, help='Tool name (from tools.json)')
+        check_tool_supported.add_argument('--exec-path', required=True, help='Full path to executable under the test')
+
+        get_tool_supported_versions = subparsers.add_parser('get-tool-supported-versions', help='Prints a list of tool\'s supported versions')
+        get_tool_supported_versions.add_argument('--tool-name', required=True,  help='Tool name (from tools.json)')
+
     args = parser.parse_args(argv)
 
     if args.action is None:
diff --git a/tools/toolchain_versions.mk b/tools/toolchain_versions.mk
deleted file mode 100644
index ac6175da22..0000000000
--- a/tools/toolchain_versions.mk
+++ /dev/null
@@ -1,6 +0,0 @@
-SUPPORTED_TOOLCHAIN_COMMIT_DESC = esp-2022r1
-SUPPORTED_TOOLCHAIN_GCC_VERSIONS = 11.2.0
-
-CURRENT_TOOLCHAIN_COMMIT_DESC = esp-2022r1
-CURRENT_TOOLCHAIN_COMMIT_DESC_SHORT = esp-2022r1
-CURRENT_TOOLCHAIN_GCC_VERSION = 11.2.0

From 6872ff1080e03d1f4cc4f064904a1c4b399fa5fc Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Mon, 3 Oct 2022 16:19:52 +0200
Subject: [PATCH 629/665] ci: add missing target-test jobs for sdcard and
 extflash examples

---
 .gitlab/ci/target-test.yml | 70 ++++++++++++++++++++++----------------
 1 file changed, 40 insertions(+), 30 deletions(-)

diff --git a/.gitlab/ci/target-test.yml b/.gitlab/ci/target-test.yml
index 3ea869be3b..31a5e200c7 100644
--- a/.gitlab/ci/target-test.yml
+++ b/.gitlab/ci/target-test.yml
@@ -223,6 +223,46 @@ example_test_pytest_esp32s2_usb_device:
     - build_pytest_examples_esp32s2
   tags: [ esp32s2, usb_device ]
 
+example_test_pytest_esp32_sdmmc:
+  extends:
+    - .pytest_examples_dir_template
+    - .rules:test:example_test-esp32
+  needs:
+    - build_pytest_examples_esp32
+  tags: [ esp32, sdcard_sdmode ]
+
+example_test_pytest_esp32_sdspi:
+  extends:
+    - .pytest_examples_dir_template
+    - .rules:test:example_test-esp32
+  needs:
+    - build_pytest_examples_esp32
+  tags: [ esp32, sdcard_spimode ]
+
+example_test_pytest_esp32s2_sdspi:
+  extends:
+    - .pytest_examples_dir_template
+    - .rules:test:example_test-esp32s2
+  needs:
+    - build_pytest_examples_esp32s2
+  tags: [ esp32s2, sdcard_spimode ]
+
+example_test_pytest_esp32c3_sdspi:
+  extends:
+    - .pytest_examples_dir_template
+    - .rules:test:example_test-esp32c3
+  needs:
+    - build_pytest_examples_esp32c3
+  tags: [ esp32c3, sdcard_spimode ]
+
+example_test_pytest_esp32_extflash:
+  extends:
+    - .pytest_examples_dir_template
+    - .rules:test:example_test-esp32
+  needs:
+    - build_pytest_examples_esp32
+  tags: [ esp32, external_flash ]
+
 .pytest_components_dir_template:
   extends: .pytest_template
   variables:
@@ -707,24 +747,12 @@ example_test_009:
     SETUP_TOOLS: "1"
     PYTHON_VER: 3
 
-example_test_010:
-  extends: .example_test_esp32_template
-  tags:
-    - ESP32
-    - Example_ExtFlash
-
 example_test_011:
   extends: .example_test_esp32_template
   tags:
     - ESP32
     - Example_T2_RS485
 
-example_test_013:
-  extends: .example_test_esp32_template
-  tags:
-    - ESP32
-    - UT_T1_SDMODE
-
 example_test_016:
   extends: .example_test_esp32_template
   tags:
@@ -749,24 +777,6 @@ example_test_C2_GENERIC:
     - ESP32C2
     - Example_GENERIC
 
-example_test_ESP32_SDSPI:
-  extends: .example_test_esp32_template
-  tags:
-    - ESP32
-    - UT_T1_SPIMODE
-
-example_test_ESP32S2_SDSPI:
-  extends: .example_test_esp32s2_template
-  tags:
-    - ESP32S2
-    - UT_T1_SPIMODE
-
-example_test_ESP32C3_SDSPI:
-  extends: .example_test_esp32c3_template
-  tags:
-    - ESP32C3
-    - UT_T1_SPIMODE
-
 .test_app_template:
   extends: .target_test_job_template
   needs:

From 39319c07501e1b60b55a506ae05e492f0fae5203 Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Mon, 3 Oct 2022 21:44:28 +0200
Subject: [PATCH 630/665] test_apps: move PanicTestDut from conftest into a
 separate module

pytest_panic used to do 'from conftest import PanicTestDut'. This
stopped working when another conftest.py file was added in
tools/test_build_system/conftest.py.
In this case we can't rename conftest.py since both are necessary
for pytest to install the hooks in the respective test cases.
Fix by moving PanicTestDut into a separate module, then importing
it from there.
---
 tools/test_apps/system/panic/conftest.py      | 271 +----------------
 tools/test_apps/system/panic/pytest_panic.py  |   3 +-
 .../system/panic/test_panic_util/__init__.py  |   5 +
 .../system/panic/test_panic_util/panic_dut.py | 272 ++++++++++++++++++
 4 files changed, 279 insertions(+), 272 deletions(-)
 create mode 100644 tools/test_apps/system/panic/test_panic_util/__init__.py
 create mode 100644 tools/test_apps/system/panic/test_panic_util/panic_dut.py

diff --git a/tools/test_apps/system/panic/conftest.py b/tools/test_apps/system/panic/conftest.py
index e688deb9c7..dc43e48c82 100644
--- a/tools/test_apps/system/panic/conftest.py
+++ b/tools/test_apps/system/panic/conftest.py
@@ -3,279 +3,10 @@
 
 # pylint: disable=W0621  # redefined-outer-name
 
-import logging
-import os
-import subprocess
-import sys
-from typing import Any, Dict, List, TextIO
-
-import pexpect
 import pytest
 from _pytest.fixtures import FixtureRequest
 from _pytest.monkeypatch import MonkeyPatch
-from panic_utils import NoGdbProcessError, attach_logger, quote_string, sha256, verify_valid_gdb_subprocess
-from pygdbmi.gdbcontroller import GdbController
-from pytest_embedded_idf.app import IdfApp
-from pytest_embedded_idf.dut import IdfDut
-from pytest_embedded_idf.serial import IdfSerial
-
-
-class PanicTestDut(IdfDut):
-    BOOT_CMD_ADDR = 0x9000
-    BOOT_CMD_SIZE = 0x1000
-    DEFAULT_EXPECT_TIMEOUT = 10
-    COREDUMP_UART_START = '================= CORE DUMP START ================='
-    COREDUMP_UART_END = '================= CORE DUMP END ================='
-
-    app: IdfApp
-    serial: IdfSerial
-
-    def __init__(self, *args, **kwargs) -> None:  # type: ignore
-        super().__init__(*args, **kwargs)
-
-        self.gdb: GdbController = None  # type: ignore
-        # record this since pygdbmi is using logging.debug to generate some single character mess
-        self.log_level = logging.getLogger().level
-        # pygdbmi is using logging.debug to generate some single character mess
-        if self.log_level <= logging.DEBUG:
-            logging.getLogger().setLevel(logging.INFO)
-
-        self.coredump_output: TextIO = None  # type: ignore
-
-    def close(self) -> None:
-        if self.gdb:
-            self.gdb.exit()
-
-        super().close()
-
-    def revert_log_level(self) -> None:
-        logging.getLogger().setLevel(self.log_level)
-
-    def expect_test_func_name(self, test_func_name: str) -> None:
-        self.expect_exact('Enter test name:')
-        self.write(test_func_name)
-        self.expect_exact('Got test name: ' + test_func_name)
-
-    def expect_none(self, pattern, **kwargs) -> None:  # type: ignore
-        """like dut.expect_all, but with an inverse logic"""
-        if 'timeout' not in kwargs:
-            kwargs['timeout'] = 1
-
-        try:
-            res = self.expect(pattern, **kwargs)
-            raise AssertionError(f'Unexpected: {res.group().decode("utf8")}')
-        except pexpect.TIMEOUT:
-            pass
-
-    def expect_backtrace(self) -> None:
-        self.expect_exact('Backtrace:')
-        self.expect_none('CORRUPTED')
-
-    def expect_gme(self, reason: str) -> None:
-        """Expect method for Guru Meditation Errors"""
-        self.expect_exact(f"Guru Meditation Error: Core  0 panic'ed ({reason})")
-
-    def expect_reg_dump(self, core: int = 0) -> None:
-        """Expect method for the register dump"""
-        self.expect(r'Core\s+%d register dump:' % core)
-
-    def expect_elf_sha256(self) -> None:
-        """Expect method for ELF SHA256 line"""
-        elf_sha256 = sha256(self.app.elf_file)
-        elf_sha256_len = int(
-            self.app.sdkconfig.get('CONFIG_APP_RETRIEVE_LEN_ELF_SHA', '16')
-        )
-        self.expect_exact('ELF file SHA256: ' + elf_sha256[0:elf_sha256_len])
-
-    def _call_espcoredump(
-        self, extra_args: List[str], coredump_file_name: str, output_file_name: str
-    ) -> None:
-        # no "with" here, since we need the file to be open for later inspection by the test case
-        if not self.coredump_output:
-            self.coredump_output = open(output_file_name, 'w')
-
-        espcoredump_script = os.path.join(
-            os.environ['IDF_PATH'], 'components', 'espcoredump', 'espcoredump.py'
-        )
-        espcoredump_args = [
-            sys.executable,
-            espcoredump_script,
-            'info_corefile',
-            '--core',
-            coredump_file_name,
-        ]
-        espcoredump_args += extra_args
-        espcoredump_args.append(self.app.elf_file)
-        logging.info('Running %s', ' '.join(espcoredump_args))
-        logging.info('espcoredump output is written to %s', self.coredump_output.name)
-
-        subprocess.check_call(espcoredump_args, stdout=self.coredump_output)
-        self.coredump_output.flush()
-        self.coredump_output.seek(0)
-
-    def process_coredump_uart(self) -> None:
-        """Extract the core dump from UART output of the test, run espcoredump on it"""
-        self.expect(self.COREDUMP_UART_START)
-        res = self.expect('(.+)' + self.COREDUMP_UART_END)
-        coredump_base64 = res.group(1).decode('utf8')
-        with open(os.path.join(self.logdir, 'coredump_data.b64'), 'w') as coredump_file:
-            logging.info('Writing UART base64 core dump to %s', coredump_file.name)
-            coredump_file.write(coredump_base64)
-
-        output_file_name = os.path.join(self.logdir, 'coredump_uart_result.txt')
-        self._call_espcoredump(
-            ['--core-format', 'b64'], coredump_file.name, output_file_name
-        )
-
-    def process_coredump_flash(self) -> None:
-        """Extract the core dump from flash, run espcoredump on it"""
-        coredump_file_name = os.path.join(self.logdir, 'coredump_data.bin')
-        logging.info('Writing flash binary core dump to %s', coredump_file_name)
-        self.serial.dump_flash(partition='coredump', output=coredump_file_name)
-
-        output_file_name = os.path.join(self.logdir, 'coredump_flash_result.txt')
-        self._call_espcoredump(
-            ['--core-format', 'raw'], coredump_file_name, output_file_name
-        )
-
-    def gdb_write(self, command: str) -> Any:
-        """
-        Wrapper to write to gdb with a longer timeout, as test runner
-        host can be slow sometimes
-        """
-        return self.gdb.write(command, timeout_sec=10)
-
-    def start_gdb(self) -> None:
-        """
-        Runs GDB and connects it to the "serial" port of the DUT.
-        After this, the DUT expect methods can no longer be used to capture output.
-        """
-        gdb_path = self.toolchain_prefix + 'gdb'
-        try:
-            from pygdbmi.constants import GdbTimeoutError
-            default_gdb_args = ['--nx', '--quiet', '--interpreter=mi2']
-            gdb_command = [gdb_path] + default_gdb_args
-            self.gdb = GdbController(command=gdb_command)
-            pygdbmi_logger = attach_logger()
-        except ImportError:
-            # fallback for pygdbmi<0.10.0.0.
-            from pygdbmi.gdbcontroller import GdbTimeoutError
-            self.gdb = GdbController(gdb_path=gdb_path)
-            pygdbmi_logger = self.gdb.logger
-
-        # pygdbmi logs to console by default, make it log to a file instead
-        pygdbmi_log_file_name = os.path.join(self.logdir, 'pygdbmi_log.txt')
-        pygdbmi_logger.setLevel(logging.DEBUG)
-        while pygdbmi_logger.hasHandlers():
-            pygdbmi_logger.removeHandler(pygdbmi_logger.handlers[0])
-        log_handler = logging.FileHandler(pygdbmi_log_file_name)
-        log_handler.setFormatter(
-            logging.Formatter('%(asctime)s %(levelname)s: %(message)s')
-        )
-        pygdbmi_logger.addHandler(log_handler)
-        try:
-            gdb_command = self.gdb.command
-        except AttributeError:
-            # fallback for pygdbmi < 0.10
-            gdb_command = self.gdb.cmd
-
-        logging.info(f'Running command: "{" ".join(quote_string(c) for c in gdb_command)}"')
-        for _ in range(10):
-            try:
-                # GdbController creates a process with subprocess.Popen(). Is it really running? It is probable that
-                # an RPI under high load will get non-responsive during creating a lot of processes.
-                if not hasattr(self.gdb, 'verify_valid_gdb_subprocess'):
-                    # for pygdbmi >= 0.10.0.0
-                    verify_valid_gdb_subprocess(self.gdb.gdb_process)
-                resp = self.gdb.get_gdb_response(
-                    timeout_sec=10
-                )  # calls verify_valid_gdb_subprocess() internally for pygdbmi < 0.10.0.0
-                # it will be interesting to look up this response if the next GDB command fails (times out)
-                logging.info('GDB response: %s', resp)
-                break  # success
-            except GdbTimeoutError:
-                logging.warning(
-                    'GDB internal error: cannot get response from the subprocess'
-                )
-            except NoGdbProcessError:
-                logging.error('GDB internal error: process is not running')
-                break  # failure - TODO: create another GdbController
-            except ValueError:
-                logging.error(
-                    'GDB internal error: select() returned an unexpected file number'
-                )
-
-        # Set up logging for GDB remote protocol
-        gdb_remotelog_file_name = os.path.join(self.logdir, 'gdb_remote_log.txt')
-        self.gdb_write('-gdb-set remotelogfile ' + gdb_remotelog_file_name)
-
-        # Load the ELF file
-        self.gdb_write('-file-exec-and-symbols {}'.format(self.app.elf_file))
-
-        # Connect GDB to UART
-        self.serial.proc.close()
-        logging.info('Connecting to GDB Stub...')
-        self.gdb_write('-gdb-set serial baud 115200')
-        responses = self.gdb_write('-target-select remote ' + self.serial.port)
-
-        # Make sure we get the 'stopped' notification
-        stop_response = self.find_gdb_response('stopped', 'notify', responses)
-        if not stop_response:
-            responses = self.gdb_write('-exec-interrupt')
-            stop_response = self.find_gdb_response('stopped', 'notify', responses)
-            assert stop_response
-        frame = stop_response['payload']['frame']
-        if 'file' not in frame:
-            frame['file'] = '?'
-        if 'line' not in frame:
-            frame['line'] = '?'
-        logging.info('Stopped in {func} at {addr} ({file}:{line})'.format(**frame))
-
-        # Drain remaining responses
-        self.gdb.get_gdb_response(raise_error_on_timeout=False)
-
-    def gdb_backtrace(self) -> Any:
-        """
-        Returns the list of stack frames for the current thread.
-        Each frame is a dictionary, refer to pygdbmi docs for the format.
-        """
-        assert self.gdb
-
-        responses = self.gdb_write('-stack-list-frames')
-        return self.find_gdb_response('done', 'result', responses)['payload']['stack']
-
-    @staticmethod
-    def match_backtrace(
-        gdb_backtrace: List[Any], expected_functions_list: List[Any]
-    ) -> bool:
-        """
-        Returns True if the function names listed in expected_functions_list match the backtrace
-        given by gdb_backtrace argument. The latter is in the same format as returned by gdb_backtrace()
-        function.
-        """
-        return all(
-            [
-                frame['func'] == expected_functions_list[i]
-                for i, frame in enumerate(gdb_backtrace)
-            ]
-        )
-
-    @staticmethod
-    def find_gdb_response(
-        message: str, response_type: str, responses: List[Any]
-    ) -> Any:
-        """
-        Helper function which extracts one response from an array of GDB responses, filtering
-        by message and type. Returned message is a dictionary, refer to pygdbmi docs for the format.
-        """
-
-        def match_response(response: Dict[str, Any]) -> bool:
-            return response['message'] == message and response['type'] == response_type  # type: ignore
-
-        filtered_responses = [r for r in responses if match_response(r)]
-        if not filtered_responses:
-            return None
-        return filtered_responses[0]
+from test_panic_util import PanicTestDut
 
 
 @pytest.fixture(scope='module')
diff --git a/tools/test_apps/system/panic/pytest_panic.py b/tools/test_apps/system/panic/pytest_panic.py
index 76f9ff5cc8..f60f384eaf 100644
--- a/tools/test_apps/system/panic/pytest_panic.py
+++ b/tools/test_apps/system/panic/pytest_panic.py
@@ -6,8 +6,7 @@ from pprint import pformat
 from typing import List, Optional
 
 import pytest
-
-from conftest import PanicTestDut
+from test_panic_util import PanicTestDut
 
 CONFIGS = [
     pytest.param('coredump_flash_bin_crc', marks=[pytest.mark.esp32, pytest.mark.esp32s2]),
diff --git a/tools/test_apps/system/panic/test_panic_util/__init__.py b/tools/test_apps/system/panic/test_panic_util/__init__.py
new file mode 100644
index 0000000000..8079526734
--- /dev/null
+++ b/tools/test_apps/system/panic/test_panic_util/__init__.py
@@ -0,0 +1,5 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: Unlicense OR CC0-1.0
+from .panic_dut import PanicTestDut
+
+__all__ = ['PanicTestDut']
diff --git a/tools/test_apps/system/panic/test_panic_util/panic_dut.py b/tools/test_apps/system/panic/test_panic_util/panic_dut.py
new file mode 100644
index 0000000000..e956e0ec5f
--- /dev/null
+++ b/tools/test_apps/system/panic/test_panic_util/panic_dut.py
@@ -0,0 +1,272 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: Unlicense OR CC0-1.0
+import logging
+import os
+import subprocess
+import sys
+from typing import Any, Dict, List, TextIO
+
+import pexpect
+from panic_utils import NoGdbProcessError, attach_logger, quote_string, sha256, verify_valid_gdb_subprocess
+from pygdbmi.gdbcontroller import GdbController
+from pytest_embedded_idf.app import IdfApp
+from pytest_embedded_idf.dut import IdfDut
+from pytest_embedded_idf.serial import IdfSerial
+
+
+class PanicTestDut(IdfDut):
+    BOOT_CMD_ADDR = 0x9000
+    BOOT_CMD_SIZE = 0x1000
+    DEFAULT_EXPECT_TIMEOUT = 10
+    COREDUMP_UART_START = '================= CORE DUMP START ================='
+    COREDUMP_UART_END = '================= CORE DUMP END ================='
+
+    app: IdfApp
+    serial: IdfSerial
+
+    def __init__(self, *args, **kwargs) -> None:  # type: ignore
+        super().__init__(*args, **kwargs)
+
+        self.gdb: GdbController = None  # type: ignore
+        # record this since pygdbmi is using logging.debug to generate some single character mess
+        self.log_level = logging.getLogger().level
+        # pygdbmi is using logging.debug to generate some single character mess
+        if self.log_level <= logging.DEBUG:
+            logging.getLogger().setLevel(logging.INFO)
+
+        self.coredump_output: TextIO = None  # type: ignore
+
+    def close(self) -> None:
+        if self.gdb:
+            self.gdb.exit()
+
+        super().close()
+
+    def revert_log_level(self) -> None:
+        logging.getLogger().setLevel(self.log_level)
+
+    def expect_test_func_name(self, test_func_name: str) -> None:
+        self.expect_exact('Enter test name:')
+        self.write(test_func_name)
+        self.expect_exact('Got test name: ' + test_func_name)
+
+    def expect_none(self, pattern, **kwargs) -> None:  # type: ignore
+        """like dut.expect_all, but with an inverse logic"""
+        if 'timeout' not in kwargs:
+            kwargs['timeout'] = 1
+
+        try:
+            res = self.expect(pattern, **kwargs)
+            raise AssertionError(f'Unexpected: {res.group().decode("utf8")}')
+        except pexpect.TIMEOUT:
+            pass
+
+    def expect_backtrace(self) -> None:
+        self.expect_exact('Backtrace:')
+        self.expect_none('CORRUPTED')
+
+    def expect_gme(self, reason: str) -> None:
+        """Expect method for Guru Meditation Errors"""
+        self.expect_exact(f"Guru Meditation Error: Core  0 panic'ed ({reason})")
+
+    def expect_reg_dump(self, core: int = 0) -> None:
+        """Expect method for the register dump"""
+        self.expect(r'Core\s+%d register dump:' % core)
+
+    def expect_elf_sha256(self) -> None:
+        """Expect method for ELF SHA256 line"""
+        elf_sha256 = sha256(self.app.elf_file)
+        elf_sha256_len = int(
+            self.app.sdkconfig.get('CONFIG_APP_RETRIEVE_LEN_ELF_SHA', '16')
+        )
+        self.expect_exact('ELF file SHA256: ' + elf_sha256[0:elf_sha256_len])
+
+    def _call_espcoredump(
+        self, extra_args: List[str], coredump_file_name: str, output_file_name: str
+    ) -> None:
+        # no "with" here, since we need the file to be open for later inspection by the test case
+        if not self.coredump_output:
+            self.coredump_output = open(output_file_name, 'w')
+
+        espcoredump_script = os.path.join(
+            os.environ['IDF_PATH'], 'components', 'espcoredump', 'espcoredump.py'
+        )
+        espcoredump_args = [
+            sys.executable,
+            espcoredump_script,
+            'info_corefile',
+            '--core',
+            coredump_file_name,
+        ]
+        espcoredump_args += extra_args
+        espcoredump_args.append(self.app.elf_file)
+        logging.info('Running %s', ' '.join(espcoredump_args))
+        logging.info('espcoredump output is written to %s', self.coredump_output.name)
+
+        subprocess.check_call(espcoredump_args, stdout=self.coredump_output)
+        self.coredump_output.flush()
+        self.coredump_output.seek(0)
+
+    def process_coredump_uart(self) -> None:
+        """Extract the core dump from UART output of the test, run espcoredump on it"""
+        self.expect(self.COREDUMP_UART_START)
+        res = self.expect('(.+)' + self.COREDUMP_UART_END)
+        coredump_base64 = res.group(1).decode('utf8')
+        with open(os.path.join(self.logdir, 'coredump_data.b64'), 'w') as coredump_file:
+            logging.info('Writing UART base64 core dump to %s', coredump_file.name)
+            coredump_file.write(coredump_base64)
+
+        output_file_name = os.path.join(self.logdir, 'coredump_uart_result.txt')
+        self._call_espcoredump(
+            ['--core-format', 'b64'], coredump_file.name, output_file_name
+        )
+
+    def process_coredump_flash(self) -> None:
+        """Extract the core dump from flash, run espcoredump on it"""
+        coredump_file_name = os.path.join(self.logdir, 'coredump_data.bin')
+        logging.info('Writing flash binary core dump to %s', coredump_file_name)
+        self.serial.dump_flash(partition='coredump', output=coredump_file_name)
+
+        output_file_name = os.path.join(self.logdir, 'coredump_flash_result.txt')
+        self._call_espcoredump(
+            ['--core-format', 'raw'], coredump_file_name, output_file_name
+        )
+
+    def gdb_write(self, command: str) -> Any:
+        """
+        Wrapper to write to gdb with a longer timeout, as test runner
+        host can be slow sometimes
+        """
+        return self.gdb.write(command, timeout_sec=10)
+
+    def start_gdb(self) -> None:
+        """
+        Runs GDB and connects it to the "serial" port of the DUT.
+        After this, the DUT expect methods can no longer be used to capture output.
+        """
+        gdb_path = self.toolchain_prefix + 'gdb'
+        try:
+            from pygdbmi.constants import GdbTimeoutError
+            default_gdb_args = ['--nx', '--quiet', '--interpreter=mi2']
+            gdb_command = [gdb_path] + default_gdb_args
+            self.gdb = GdbController(command=gdb_command)
+            pygdbmi_logger = attach_logger()
+        except ImportError:
+            # fallback for pygdbmi<0.10.0.0.
+            from pygdbmi.gdbcontroller import GdbTimeoutError
+            self.gdb = GdbController(gdb_path=gdb_path)
+            pygdbmi_logger = self.gdb.logger
+
+        # pygdbmi logs to console by default, make it log to a file instead
+        pygdbmi_log_file_name = os.path.join(self.logdir, 'pygdbmi_log.txt')
+        pygdbmi_logger.setLevel(logging.DEBUG)
+        while pygdbmi_logger.hasHandlers():
+            pygdbmi_logger.removeHandler(pygdbmi_logger.handlers[0])
+        log_handler = logging.FileHandler(pygdbmi_log_file_name)
+        log_handler.setFormatter(
+            logging.Formatter('%(asctime)s %(levelname)s: %(message)s')
+        )
+        pygdbmi_logger.addHandler(log_handler)
+        try:
+            gdb_command = self.gdb.command
+        except AttributeError:
+            # fallback for pygdbmi < 0.10
+            gdb_command = self.gdb.cmd
+
+        logging.info(f'Running command: "{" ".join(quote_string(c) for c in gdb_command)}"')
+        for _ in range(10):
+            try:
+                # GdbController creates a process with subprocess.Popen(). Is it really running? It is probable that
+                # an RPI under high load will get non-responsive during creating a lot of processes.
+                if not hasattr(self.gdb, 'verify_valid_gdb_subprocess'):
+                    # for pygdbmi >= 0.10.0.0
+                    verify_valid_gdb_subprocess(self.gdb.gdb_process)
+                resp = self.gdb.get_gdb_response(
+                    timeout_sec=10
+                )  # calls verify_valid_gdb_subprocess() internally for pygdbmi < 0.10.0.0
+                # it will be interesting to look up this response if the next GDB command fails (times out)
+                logging.info('GDB response: %s', resp)
+                break  # success
+            except GdbTimeoutError:
+                logging.warning(
+                    'GDB internal error: cannot get response from the subprocess'
+                )
+            except NoGdbProcessError:
+                logging.error('GDB internal error: process is not running')
+                break  # failure - TODO: create another GdbController
+            except ValueError:
+                logging.error(
+                    'GDB internal error: select() returned an unexpected file number'
+                )
+
+        # Set up logging for GDB remote protocol
+        gdb_remotelog_file_name = os.path.join(self.logdir, 'gdb_remote_log.txt')
+        self.gdb_write('-gdb-set remotelogfile ' + gdb_remotelog_file_name)
+
+        # Load the ELF file
+        self.gdb_write('-file-exec-and-symbols {}'.format(self.app.elf_file))
+
+        # Connect GDB to UART
+        self.serial.proc.close()
+        logging.info('Connecting to GDB Stub...')
+        self.gdb_write('-gdb-set serial baud 115200')
+        responses = self.gdb_write('-target-select remote ' + self.serial.port)
+
+        # Make sure we get the 'stopped' notification
+        stop_response = self.find_gdb_response('stopped', 'notify', responses)
+        if not stop_response:
+            responses = self.gdb_write('-exec-interrupt')
+            stop_response = self.find_gdb_response('stopped', 'notify', responses)
+            assert stop_response
+        frame = stop_response['payload']['frame']
+        if 'file' not in frame:
+            frame['file'] = '?'
+        if 'line' not in frame:
+            frame['line'] = '?'
+        logging.info('Stopped in {func} at {addr} ({file}:{line})'.format(**frame))
+
+        # Drain remaining responses
+        self.gdb.get_gdb_response(raise_error_on_timeout=False)
+
+    def gdb_backtrace(self) -> Any:
+        """
+        Returns the list of stack frames for the current thread.
+        Each frame is a dictionary, refer to pygdbmi docs for the format.
+        """
+        assert self.gdb
+
+        responses = self.gdb_write('-stack-list-frames')
+        return self.find_gdb_response('done', 'result', responses)['payload']['stack']
+
+    @staticmethod
+    def match_backtrace(
+        gdb_backtrace: List[Any], expected_functions_list: List[Any]
+    ) -> bool:
+        """
+        Returns True if the function names listed in expected_functions_list match the backtrace
+        given by gdb_backtrace argument. The latter is in the same format as returned by gdb_backtrace()
+        function.
+        """
+        return all(
+            [
+                frame['func'] == expected_functions_list[i]
+                for i, frame in enumerate(gdb_backtrace)
+            ]
+        )
+
+    @staticmethod
+    def find_gdb_response(
+        message: str, response_type: str, responses: List[Any]
+    ) -> Any:
+        """
+        Helper function which extracts one response from an array of GDB responses, filtering
+        by message and type. Returned message is a dictionary, refer to pygdbmi docs for the format.
+        """
+
+        def match_response(response: Dict[str, Any]) -> bool:
+            return response['message'] == message and response['type'] == response_type  # type: ignore
+
+        filtered_responses = [r for r in responses if match_response(r)]
+        if not filtered_responses:
+            return None
+        return filtered_responses[0]

From ac830e04ac995fe06e58a7b9be014e5393008c36 Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Mon, 3 Oct 2022 13:22:19 +0200
Subject: [PATCH 631/665] fatfs: migrate unit tests to component test app,
 re-enable test for C2

---
 .gitlab/ci/target-test.yml                    |  32 ++++
 components/fatfs/.build-test-rules.yml        |   7 +
 components/fatfs/test/CMakeLists.txt          |   6 -
 components/fatfs/test/fatfs.img               | Bin 540672 -> 0 bytes
 .../fatfs/test_apps/flash_ro/CMakeLists.txt   |   8 +
 components/fatfs/test_apps/flash_ro/README.md |  14 ++
 .../test_apps/flash_ro/main/CMakeLists.txt    |  41 +++++
 .../flash_ro/main/test_fatfs_flash_ro.c}      |  75 ++------
 .../fatfs/test_apps/flash_ro/partitions.csv   |   3 +
 .../flash_ro/pytest_fatfs_flash_ro.py         |  15 ++
 .../test_apps/flash_ro/sdkconfig.defaults     |  14 ++
 .../fatfs/test_apps/flash_wl/CMakeLists.txt   |   8 +
 components/fatfs/test_apps/flash_wl/README.md |   8 +
 .../test_apps/flash_wl/main/CMakeLists.txt    |   4 +
 .../flash_wl/main/test_fatfs_flash_wl.c}      |  19 +-
 .../fatfs/test_apps/flash_wl/partitions.csv   |   3 +
 .../flash_wl/pytest_fatfs_flash_wl.py         |  39 ++++
 .../test_apps/flash_wl/sdkconfig.ci.default   |   0
 .../test_apps/flash_wl/sdkconfig.ci.fastseek  |   1 -
 .../test_apps/flash_wl/sdkconfig.ci.psram     |   3 +
 .../test_apps/flash_wl/sdkconfig.ci.release   |   2 +
 .../test_apps/flash_wl/sdkconfig.defaults     |  18 ++
 .../fatfs/test_apps/sdcard/CMakeLists.txt     |   8 +
 components/fatfs/test_apps/sdcard/README.md   |  14 ++
 .../test_apps/sdcard/main/CMakeLists.txt      |   8 +
 .../sdcard/main/test_fatfs_sdcard_main.c      |  11 ++
 .../sdcard/main}/test_fatfs_sdmmc.c           | 169 +++---------------
 .../test_apps/sdcard/main/test_fatfs_sdspi.c  | 165 +++++++++++++++++
 .../fatfs/test_apps/sdcard/partitions.csv     |   3 +
 .../test_apps/sdcard/pytest_fatfs_sdcard.py   |  75 ++++++++
 .../test_apps/sdcard/sdkconfig.ci.default     |   0
 .../fatfs/test_apps/sdcard/sdkconfig.ci.psram |   3 +
 .../test_apps/sdcard/sdkconfig.ci.release     |   2 +
 .../fatfs/test_apps/sdcard/sdkconfig.defaults |  19 ++
 .../test_fatfs_common/CMakeLists.txt          |   3 +
 .../test_fatfs_common}/test_fatfs_common.c    |  16 +-
 .../test_fatfs_common}/test_fatfs_common.h    |   0
 tools/unit-test-app/sdkconfig.defaults        |   1 -
 38 files changed, 588 insertions(+), 229 deletions(-)
 create mode 100644 components/fatfs/.build-test-rules.yml
 delete mode 100644 components/fatfs/test/CMakeLists.txt
 delete mode 100644 components/fatfs/test/fatfs.img
 create mode 100644 components/fatfs/test_apps/flash_ro/CMakeLists.txt
 create mode 100644 components/fatfs/test_apps/flash_ro/README.md
 create mode 100644 components/fatfs/test_apps/flash_ro/main/CMakeLists.txt
 rename components/fatfs/{test/test_fatfs_rawflash.c => test_apps/flash_ro/main/test_fatfs_flash_ro.c} (78%)
 create mode 100644 components/fatfs/test_apps/flash_ro/partitions.csv
 create mode 100644 components/fatfs/test_apps/flash_ro/pytest_fatfs_flash_ro.py
 create mode 100644 components/fatfs/test_apps/flash_ro/sdkconfig.defaults
 create mode 100644 components/fatfs/test_apps/flash_wl/CMakeLists.txt
 create mode 100644 components/fatfs/test_apps/flash_wl/README.md
 create mode 100644 components/fatfs/test_apps/flash_wl/main/CMakeLists.txt
 rename components/fatfs/{test/test_fatfs_spiflash.c => test_apps/flash_wl/main/test_fatfs_flash_wl.c} (95%)
 create mode 100644 components/fatfs/test_apps/flash_wl/partitions.csv
 create mode 100644 components/fatfs/test_apps/flash_wl/pytest_fatfs_flash_wl.py
 create mode 100644 components/fatfs/test_apps/flash_wl/sdkconfig.ci.default
 rename tools/unit-test-app/configs/fatfs_fast_seek => components/fatfs/test_apps/flash_wl/sdkconfig.ci.fastseek (75%)
 create mode 100644 components/fatfs/test_apps/flash_wl/sdkconfig.ci.psram
 create mode 100644 components/fatfs/test_apps/flash_wl/sdkconfig.ci.release
 create mode 100644 components/fatfs/test_apps/flash_wl/sdkconfig.defaults
 create mode 100644 components/fatfs/test_apps/sdcard/CMakeLists.txt
 create mode 100644 components/fatfs/test_apps/sdcard/README.md
 create mode 100644 components/fatfs/test_apps/sdcard/main/CMakeLists.txt
 create mode 100644 components/fatfs/test_apps/sdcard/main/test_fatfs_sdcard_main.c
 rename components/fatfs/{test => test_apps/sdcard/main}/test_fatfs_sdmmc.c (62%)
 create mode 100644 components/fatfs/test_apps/sdcard/main/test_fatfs_sdspi.c
 create mode 100644 components/fatfs/test_apps/sdcard/partitions.csv
 create mode 100644 components/fatfs/test_apps/sdcard/pytest_fatfs_sdcard.py
 create mode 100644 components/fatfs/test_apps/sdcard/sdkconfig.ci.default
 create mode 100644 components/fatfs/test_apps/sdcard/sdkconfig.ci.psram
 create mode 100644 components/fatfs/test_apps/sdcard/sdkconfig.ci.release
 create mode 100644 components/fatfs/test_apps/sdcard/sdkconfig.defaults
 create mode 100644 components/fatfs/test_apps/test_fatfs_common/CMakeLists.txt
 rename components/fatfs/{test => test_apps/test_fatfs_common}/test_fatfs_common.c (98%)
 rename components/fatfs/{test => test_apps/test_fatfs_common}/test_fatfs_common.h (100%)

diff --git a/.gitlab/ci/target-test.yml b/.gitlab/ci/target-test.yml
index 3ea869be3b..be1a509e4d 100644
--- a/.gitlab/ci/target-test.yml
+++ b/.gitlab/ci/target-test.yml
@@ -436,6 +436,38 @@ component_ut_pytest_esp32c3_flash_multi:
     - build_pytest_components_esp32c3
   tags: [ esp32c3, flash_mutli ]
 
+component_ut_pytest_esp32_sdmmc:
+  extends:
+    - .pytest_components_dir_template
+    - .rules:test:component_ut-esp32
+  needs:
+    - build_pytest_components_esp32
+  tags: [ esp32, sdcard_sdmode ]
+
+component_ut_pytest_esp32_sdspi:
+  extends:
+    - .pytest_components_dir_template
+    - .rules:test:component_ut-esp32
+  needs:
+    - build_pytest_components_esp32
+  tags: [ esp32, sdcard_spimode ]
+
+component_ut_pytest_esp32s2_sdspi:
+  extends:
+    - .pytest_components_dir_template
+    - .rules:test:component_ut-esp32s2
+  needs:
+    - build_pytest_components_esp32s2
+  tags: [ esp32s2, sdcard_spimode ]
+
+component_ut_pytest_esp32c3_sdspi:
+  extends:
+    - .pytest_components_dir_template
+    - .rules:test:component_ut-esp32c3
+  needs:
+    - build_pytest_components_esp32c3
+  tags: [ esp32c3, sdcard_spimode ]
+
 example_test_pytest_openthread_br:
   extends:
     - .pytest_examples_dir_template
diff --git a/components/fatfs/.build-test-rules.yml b/components/fatfs/.build-test-rules.yml
new file mode 100644
index 0000000000..c879f1132b
--- /dev/null
+++ b/components/fatfs/.build-test-rules.yml
@@ -0,0 +1,7 @@
+# Documentation: .gitlab/ci/README.md#manifest-file-to-control-the-buildtest-apps
+
+components/fatfs/test_apps/sdcard:
+  disable_test:
+    - if: IDF_TARGET in ["esp32s3", "esp32c2"]
+      temporary: true
+      reason: No sdspi runners for these targets
diff --git a/components/fatfs/test/CMakeLists.txt b/components/fatfs/test/CMakeLists.txt
deleted file mode 100644
index 518f57c83a..0000000000
--- a/components/fatfs/test/CMakeLists.txt
+++ /dev/null
@@ -1,6 +0,0 @@
-idf_component_register(SRC_DIRS .
-                       PRIV_INCLUDE_DIRS .
-                       PRIV_REQUIRES cmock test_utils vfs fatfs
-                       EMBED_TXTFILES fatfs.img
-                      )
-target_compile_options(${COMPONENT_LIB} PRIVATE "-Wno-format")
diff --git a/components/fatfs/test/fatfs.img b/components/fatfs/test/fatfs.img
deleted file mode 100644
index d602cc782cfb3cb8a51db927cc0059b653ccec10..0000000000000000000000000000000000000000
GIT binary patch
literal 0
HcmV?d00001

literal 540672
zcmaEDGa)xStynKDv4lZ@k%@tkfvJVz2P1<5g98H$G%#wOux0(@=da-B=<BMWprGL9
z7-DFoprF7fzc0FGjnaV<?yxO<yV)7e3dFtsVD#jy*jdTf|3We{ixo1974q^+6cQDZ
z^7Bg)lX6lOQZkFP^%N8Wa#9nEQx!7vic^bF<kNEU3koU~67y1cxeAI>i;EQ!^C}gx
zQ!5op@)b&oDispb6EpJ^^z`%;c)4Is9Hq$$fzVZCX&cov8UmvsFd71*Aut*OqaiRF
z0;3@?8UmvsFd71*Aut*OqaiRF0;3@?8UmvsFd71*Aut*OqaiRF0;3@?8UmvsFd71*
zAu#Ad;K%>}z90VoKhN+V2KYYw=VxFPRA3Z#U=&SY6mMXZT)-%OfKm1VqdWtXq5_k$
z1Cwe3lX?S_<^m?|15COPnDiN#4HcM;9hglMn9UoQEf+9bA7Hk9z--UJ;;6vl?7-rh
zz~bJ(;<<pu`@{eL?^*mASpV~bf+945HN1f}Qh_b{0Bh_6)_4ZC#1H?IKl}&DLGS^#
zTmg0vQ-QtMfxQ$-s`ddp6G&ndkA}c#2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mk
zz-R~%3IWFyhD?Sc1_p-z|M?mI!NveUG)U<Ge;3an(1L#u7GPk=Pdn>#)(1i}gN=Ub
z8XOYuUuPH`9-zRGBAyJ92hq$73<3-cju{N83^@!r4EYTF3?KCvN*F2_O2F1Z%=d8h
z@$pwsPzZ?#QD8`E?mYuGA4GF9@G&qjI2JRMFeEaRFz7MxGaNwZ{{J7MKRCoO1mrld
zeg?Nli2Wd%g@FsCzl0%`0c1uz13yD&K0^UR3IoIy3}APJfZZS90@1Gobw7w^W8ekp
zPXjv^6d?Qz`#}^8L+p10Sq{Mh3=H}i5c@$i2RM8jjTlTB%owu4?%$Qfkjan-H4viT
z$kfamq}|EWPk|w&brM8Bh-PJAU|?Z*n#_>QP{feOP{P2^@Hn0U<{gmXAeTIK4)P0$
zuQOCoP!M2XXh}HdbIu1s`+$@%I3nxc2(c5S4;FsTApIZ*fb^%-W<vCXXo!BWA)~}-
z2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1J
zhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kin
zXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mk0L??da1@M&
zz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By2n_oW(1V=)1|kI*QVgKy`+;c4
z`F?r`1!(e+p$SLOfp&QesSHI7{0uuV&zJM`^K*rsASl4V;0ZM!M00};a5RJ-#|Jv!
zt`k!~=wLgL<G|<hrC34rgJ^aJ(7gbTMo9WkV(K>nX@;FI$lwOm52Cri`k(4CBr)VO
z<b%)Wdk#6DPmiIPp`3w%p@4yb;i<pBlcyi-e8U{5eh|$AIo}YbJBfjx!4DJ|FgHMG
zCx6iCh6)Pc^ZiiHPvm6)o$v<^gi&HN1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$(Gz3ON
zU^E1190J89i6sgpsl_Fr!}4it*QoKMAut*OqaiRF0;3@?8UmvsFd71*Aut*OqaiRF
z0;3@?8Uh0o0*s?zGz3ONU^E0qLtr!nMnhmU1V%$(Gz3ONU^E0qLtr!nMnhoOhd@Yb
zafyO|L28~$X3^*pfPoo<8MSpZ1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$(Gz3ONU^E11
z9Rh~&ql^D(9mb>PkA}c#2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mkz(9up;&?v=
z0R{%1jI%yxeIPUk*l8%||Dni(r5Q*%zmGu`YCedD>L=;^K9D|;`#>~QzcJGJf1Hpr
z_x^(cgl&v+{vSvmntl@`{hkm#VD0}QY!gEIO_B6>LG&Q&HzlOs3`zefO#Nnr^qV8;
zx4_hIPDsB6l725t{T77uTO#S7jH%y}kbXl31E>l742dNS2ooSILj#Bb;PW4`r5{5E
z*a?#S3=gpAhaMma(XS6pe;^u~ehe94DUhEb35$N{0g`z1!%`qW!$U0kp$QO=epm|R
zXNbn4ADRI1=!d01euhU_^g|OM9{sQs$j^{~ML#qF;?WOFf&2`&vFL{;Ks@?kDUhEb
z6^njo0>q;qmIC=1o?y`rO@KJ{8zH4XMNIuhDCrNBZb0P+h=!z}QF1f{MnhmU1V%$(
zGz3ONU^E0qLtr!nhEfQ4q~_%0>nMch7v-cVj&1-LN>MlJ*3l3c4S~@R7!85Z5Eu=C
z(GVC7fzc2c4S~@R7!85Z5Fk1Pj7Hc06CGBg3P(d=Gz3ONU^E0qLtr!nMnhmU1V%$(
zGz3ONU^E0qLtv-^)b;<K(EIH{G&k5wsO$eh;-K}fAetF0KT3>-z-S1JhQMeDjE2By
z2#kinXb6mkz-S1JhQMeDjE2By2n_xZ81@$&jCyc11V%$(Gz3ONU^E0qLtr!nMnhmU
z1V%$(Gz3ONU^E0qLx6Gg^#8#>Ml<Td(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c
z4S~@Rpfm(Vhd@R{U^E0qLtr!nMnhmU1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$(Gz3ON
zU^E0qLtr!nMnhmU1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$(Gz3ONU^E0qLtr!nMnhmU
z1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$(Gz3ONU^E0q
zLtr!nMnhmU1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$(Gz3ONU^E0qLtr!nMnhmU1V+JV
z2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1J
zhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kin
zXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeD
zjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mk
zz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By
z2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1J
zhQKHo4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z
z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c
z4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C
z(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R
z7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7
zfzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z
z5Eu=C(GVB~qaiRF0;3@?8UmvsFd71*Aut*OqaiRF0;3@?8UmvsFd71*Aut*OqaiRF
z0;3@?8UmvsFd71*Aut*OqaiRF0;3@?8UmvsFd71*Aut*OqaiRF0;3@?8UmvsFd71*
zAut*OqaiRF0;3@?8UmvsFd71*Aut*OqaiRF0;3@?8UmvsFd71*Aut*OqaiRF0;3@?
z8UmvsFd71*Aut*OqaiRF0;3@?8UmvsFd71*Aut*OqaiRF0;3@?8UmvsFd71*Aut*O
zqaiRF0;3@?8UmvsFd71*Aut*OqaiRF0;3@?8UmvsFd71*Aut*OqaiRF0;3@?8Umvs
zFd71*Aut*OqaiRF0;3@?8UmvsFd71*Aut*OqaiRF0;3@?8UmvsFd71*Aut*OqaiRF
z0;3@?8UmvsFd71*U^E0qLtr!nMnhmU1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$(Gz3ON
zU^E0qLtr!nMnhmU1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$(Gz3ONU^E0qLtr!nMnhmU
z1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$(Gz3ONU^E0q
zLtr!nMnhmU1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$(
zGz3ONU^E0qLtr!nMnhmU1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$(Gz3ONU^E0qLtr!n
zMnhmU1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$(Gz3ON
zU^E0qLtr!nMnhmU1V%$(6pV(zXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeD
zjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mk
zz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By
z2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1J
zhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kin
zXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeD
zjE2By2#kinXb6mkz-S1JhQMeDjDpb+7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C
z(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R
z7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7
zfzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z
z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c
z4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C
z(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fl)9T0;3@?8UmvsFd71*Aut*OqaiRF0;3@?
z8UmvsFd71*Aut*OqaiRF0;3@?8UmvsFd71*Aut*OqaiRF0;3@?8UmvsFd71*Aut*O
zqaiRF0;3@?8UmvsFd71*Aut*OqaiRF0;3@?8UmvsFd71*Aut*OqaiRF0;3@?8Umvs
zFd71*Aut*OqaiRF0;3@?8UmvsFd71*Aut*OqaiRF0;3@?8UmvsFd71*Aut*OqaiRF
z0;3@?8UmvsFd71*Aut*OqaiRF0;3@?8UmvsFd71*Aut*OqaiRF0;3@?8UmvsFd71*
zAut*OqaiRF0;3@?8UmvsFd71*Aut*OqaiRF0;3@?8UmvsFd71*Aut*OqaiRF0;3@?
z8UmvsFd71*Aut*OqaiRF0;3@?8UmvsFd71*AutL?Ltr!nMnhmU1V%$(Gz3ONU^E0q
zLtr!nMnhmU1V%$(Gz3ONfZ8FTrvL{63=C7_&iS14fzUn-AfSg(fF=);WngeLV$fqK
zVW?mzVc=&t$-wX*4j^nJsPQ2YAqosBMVS!uL39+u$yx>mM?)n2oe(_`BOq);Wc>`;
zQ2ijf2BO~>Nk1n<53+t^6#W%Y{UACUqTd8bzbB@C6J-4<wNU*aIs~l$sU8E&1bznZ
z5(YhnVuo^t0&w7f-0?IdBBahxK_NIiK!G8p8mb>e2Qx4TFfcrY=>~;gR~-Yw1rXL#
zkY)u11xWaT>;=UShz46RN{oiUXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1Jh5%6^
zU^og!Ltr!nMnhmU1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$(Gz3ONU^E0qLtr!nMnhmU
z1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$(Gz3ONU^E0q
zLtr!nMnhmU1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$(Gz3ONU^E0qLtr!nMnhmU1gIJU
zTtw~m9#u3N0;nNC)kHXI*k}lhhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kin
zXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeDjD`TkAuu}sk2<eC$|DXW8H9QI
zDwyk;fRqa`Fi8AVjLzg>U`R7zU?|GZF98V?!o`W{iAB008JT(60f{NPAtvSqSheV9
z<maa9gH`LN78ii9Ze~iFesX?pL4ICpUP-ZjT4G6Bv3^NvafyCPQD#}HesXeAUWvYm
zUP%Q}PQhyLsNiS_jD`Rx1b7*YjSRt=Q&~w-L0BjhBshvkLtr!nMnhmU1V%$(Gz3ON
zU^E0qLtr!nMo0*ljDpb+7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c
z4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C
z(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R
z7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7
zfzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC70g6MwXcUZwz-S1J
zhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kW!5Eu=C(GVC7fzc2c4S~@R7!85Z
z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c
z4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C
z(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R
z7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7
zfzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fngQ`TnwXNGz3Tw
z0h3WM8UmvsFd71*Aut*OqaiRF0;3@?8UmvsFd71*Aut*OqaiQ~MnhmU1V%$(Gz3ON
zU^E0qLtr!nMnhmU1V%$(Gz3ONU{Hm?==?wFbKj#n7#Ivk!DtAKhQMeDjE2By2#kin
zXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeD
zjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mk
zz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By
z2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1J
zhQMeDjD`S82#lWpKYE%!IU$f_5a#KtV6JBZ(k#Hh!244%I)#IQA;pA&p(sDU1SCud
z7bm7C7U_m$WaecDB&O(wn3x-2)uNw~pPQ-=R;`~}TmZtlnJH=d$@#ej`FW{%CB^z_
zi6v>p`X#BwCHg5vnPsW^$;m}|CHlsCB^5+D1*^TIf}<fY8UmmY;AJp2G6ZK%WhF%g
zVWCiv;3ysqfzc2c4S~@R7!85Z5Eu=C(GVC7fzc2cA;5SPjE2By2#kinXb6mkz-S1J
zhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kin
zXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-R~z`VcS~
z1*0J_8UmvsFd71*Aut*OqaiRF0;3@?8UmvsFd71*Aut*OqaiRF0;3@?8UmvsFd71*
zAut*OqaiRF0;3@?8UmvsFd71*Aut*O!#)H?@0A!K2SJW{b2J1-Ltr!nMnhmU1V%$(
zGz3ONU^E0qLtr!nMnhm&hrpoUpfKvd(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c
z4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R7!85Z5Eu=C(GVC7fzc2c4S~@R7!83@Fd71*
zAut*OqaiRF0;3@?8UmvsFd71*Aut*OqaiRF0;3@?8UmvsFd71*Aut*OqaiRF0;3@?
z8UmvsFd71*Aut*OqaiRF0;3@?8UmvsFd71*Aut*OqaiRF0;3@?8UmvsFd71*Aut*O
zqaiTJLSXcq_F;WYAI&^xI0{BXU^E0qLtr!nMnhmU1V%$(Gz3ONU^E0qLtr!nMnhmU
z1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$(Gz3ONU^E0q
zLtr!nMnhmU1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$(
zGz3ONU^E0qLtr!nMnhmU1V%$(Gz3ONU^E0qLtr!nMnhmU1V%$(Gz3ONU^E0qLtr!n
zMnhmU1V+JV2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kin
zXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeD
zjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mkz-S1JhQMeDjE2By2#kinXb6mk
Nz-S1JhQJ620RRa!Po)3=

diff --git a/components/fatfs/test_apps/flash_ro/CMakeLists.txt b/components/fatfs/test_apps/flash_ro/CMakeLists.txt
new file mode 100644
index 0000000000..9a1f08ef13
--- /dev/null
+++ b/components/fatfs/test_apps/flash_ro/CMakeLists.txt
@@ -0,0 +1,8 @@
+cmake_minimum_required(VERSION 3.16)
+
+set(COMPONENTS main)
+set(EXTRA_COMPONENT_DIRS "${CMAKE_CURRENT_LIST_DIR}/../test_fatfs_common")
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+
+project(test_fatfs_flash_ro)
diff --git a/components/fatfs/test_apps/flash_ro/README.md b/components/fatfs/test_apps/flash_ro/README.md
new file mode 100644
index 0000000000..dd48f82c4d
--- /dev/null
+++ b/components/fatfs/test_apps/flash_ro/README.md
@@ -0,0 +1,14 @@
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- |
+
+This test app runs a few FATFS test cases in a read-only FAT partition.
+
+These tests should be possible to run on any ESP development board, not extra hardware is necessary.
+
+The initial FAT image is generated during the build process in [main/CMakeLists.txt](main/CMakeLists.txt):
+- `create_test_files` function creates a set of files expected by the test cases
+- `fatfs_create_rawflash_image` generates a FAT image from the set of files (via `fatfsgen.py`)
+
+The generated FAT image is flashed into `storage` partition when running `idf.py flash`.
+
+See [../README.md](../README.md) for more information about FATFS test apps.
diff --git a/components/fatfs/test_apps/flash_ro/main/CMakeLists.txt b/components/fatfs/test_apps/flash_ro/main/CMakeLists.txt
new file mode 100644
index 0000000000..87329220aa
--- /dev/null
+++ b/components/fatfs/test_apps/flash_ro/main/CMakeLists.txt
@@ -0,0 +1,41 @@
+idf_component_register(SRCS "test_fatfs_flash_ro.c"
+                       INCLUDE_DIRS "."
+                       PRIV_REQUIRES unity spi_flash fatfs vfs test_fatfs_common
+                       WHOLE_ARCHIVE)
+
+
+set(out_dir "${CMAKE_CURRENT_BINARY_DIR}/fatfs_image")
+
+# This helper function creates a set of files expected by the test case.
+# The files are then added into the FAT image by 'fatfs_create_rawflash_image' below.
+function(create_test_files)
+    message(STATUS "Generating source files for test_fatfs_flash_ro in ${out_dir}...")
+
+    # used in "(raw) can read file"
+    file(WRITE "${out_dir}/hello.txt" "Hello, World!\n")
+
+    # used in "(raw) can open maximum number of files"
+    foreach(i RANGE 1 32)
+        file(WRITE "${out_dir}/f/${i}.txt")
+    endforeach()
+
+    # used in "(raw) opendir, readdir, rewinddir, seekdir work as expected"
+    file(WRITE "${out_dir}/dir/1.txt")
+    file(WRITE "${out_dir}/dir/2.txt")
+    file(WRITE "${out_dir}/dir/boo.bin")
+    file(WRITE "${out_dir}/dir/inner/3.txt")
+
+    # used in "(raw) multiple tasks can use same volume"
+    foreach(i RANGE 1 4)
+        string(REPEAT "${i}" 32000 file_content)
+        file(WRITE "${out_dir}/ccrnt/${i}.txt" ${file_content})
+    endforeach()
+
+    # used in "(raw) read speed test"
+    string(REPEAT "a" 262144 file_content)
+    file(WRITE "${out_dir}/256k.bin" ${file_content})
+endfunction()
+
+create_test_files()
+
+fatfs_create_rawflash_image(storage ${out_dir} FLASH_IN_PROJECT PRESERVE_TIME)
diff --git a/components/fatfs/test/test_fatfs_rawflash.c b/components/fatfs/test_apps/flash_ro/main/test_fatfs_flash_ro.c
similarity index 78%
rename from components/fatfs/test/test_fatfs_rawflash.c
rename to components/fatfs/test_apps/flash_ro/main/test_fatfs_flash_ro.c
index efb7437198..61786bfe97 100644
--- a/components/fatfs/test/test_fatfs_rawflash.c
+++ b/components/fatfs/test_apps/flash_ro/main/test_fatfs_flash_ro.c
@@ -11,53 +11,30 @@
 #include <sys/time.h>
 #include <sys/unistd.h>
 #include "unity.h"
-#include "test_utils.h"
-#include "esp_log.h"
-#include "esp_system.h"
 #include "esp_vfs.h"
 #include "esp_vfs_fat.h"
 #include "freertos/FreeRTOS.h"
 #include "freertos/task.h"
 #include "test_fatfs_common.h"
-#include "esp_partition.h"
-#include "ff.h"
-#include "esp_rom_sys.h"
 
 
-#if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)
-//IDF-5136
+void app_main(void)
+{
+    unity_run_menu();
+}
+
 static void test_setup(size_t max_files)
 {
-    extern const char fatfs_start[] asm("_binary_fatfs_img_start");
-    extern const char fatfs_end[]   asm("_binary_fatfs_img_end");
     esp_vfs_fat_sdmmc_mount_config_t mount_config = {
         .format_if_mount_failed = false,
         .max_files = max_files
     };
-    const esp_partition_t* part = get_test_data_partition();
-
-    TEST_ASSERT(part->size == (fatfs_end - fatfs_start - 1));
-
-    spi_flash_mmap_handle_t mmap_handle;
-    const void* mmap_ptr;
-    TEST_ESP_OK(esp_partition_mmap(part, 0, part->size, SPI_FLASH_MMAP_DATA, &mmap_ptr, &mmap_handle));
-    bool content_valid = memcmp(fatfs_start, mmap_ptr, part->size) == 0;
-    spi_flash_munmap(mmap_handle);
-
-    if (!content_valid) {
-        printf("Copying fatfs.img into test partition...\n");
-        esp_partition_erase_range(part, 0, part->size);
-        for (int i = 0; i < part->size; i+= SPI_FLASH_SEC_SIZE) {
-            ESP_ERROR_CHECK( esp_partition_write(part, i, fatfs_start + i, SPI_FLASH_SEC_SIZE) );
-        }
-    }
-
-    TEST_ESP_OK(esp_vfs_fat_spiflash_mount_ro("/spiflash", "flash_test", &mount_config));
+    TEST_ESP_OK(esp_vfs_fat_spiflash_mount_ro("/spiflash", "storage", &mount_config));
 }
 
 static void test_teardown(void)
 {
-    TEST_ESP_OK(esp_vfs_fat_spiflash_unmount_ro("/spiflash","flash_test"));
+    TEST_ESP_OK(esp_vfs_fat_spiflash_unmount_ro("/spiflash", "storage"));
 }
 
 TEST_CASE("(raw) can read file", "[fatfs]")
@@ -94,7 +71,6 @@ TEST_CASE("(raw) can open maximum number of files", "[fatfs]")
 
 }
 
-
 TEST_CASE("(raw) can lseek", "[fatfs]")
 {
     test_setup(5);
@@ -129,7 +105,7 @@ TEST_CASE("(raw) stat returns correct values", "[fatfs]")
     printf("Reference time: %s", asctime(&tm));
 
     struct stat st;
-    TEST_ASSERT_EQUAL(0, stat("/spiflash/stat.txt", &st));
+    TEST_ASSERT_EQUAL(0, stat("/spiflash/hello.txt", &st));
 
     time_t mtime = st.st_mtime;
     struct tm mtm;
@@ -148,8 +124,6 @@ TEST_CASE("(raw) stat returns correct values", "[fatfs]")
     test_teardown();
 }
 
-
-
 TEST_CASE("(raw) can opendir root directory of FS", "[fatfs]")
 {
     test_setup(5);
@@ -161,7 +135,7 @@ TEST_CASE("(raw) can opendir root directory of FS", "[fatfs]")
         if (!de) {
             break;
         }
-        if (strcasecmp(de->d_name, "test_opd.txt") == 0) {
+        if (strcasecmp(de->d_name, "hello.txt") == 0) {
             found = true;
             break;
         }
@@ -171,6 +145,7 @@ TEST_CASE("(raw) can opendir root directory of FS", "[fatfs]")
 
     test_teardown();
 }
+
 TEST_CASE("(raw) opendir, readdir, rewinddir, seekdir work as expected", "[fatfs]")
 {
     test_setup(5);
@@ -229,20 +204,17 @@ TEST_CASE("(raw) opendir, readdir, rewinddir, seekdir work as expected", "[fatfs
     test_teardown();
 }
 
-
 typedef struct {
     const char* filename;
     size_t word_count;
-    int seed;
-    int val;
+    unsigned val;
     SemaphoreHandle_t done;
-    int result;
+    esp_err_t result;
 } read_test_arg_t;
 
-#define READ_TEST_ARG_INIT(name, seed_, val_) \
+#define READ_TEST_ARG_INIT(name, val_) \
         { \
             .filename = name, \
-            .seed = seed_, \
             .word_count = 8000, \
             .val = val_, \
             .done = xSemaphoreCreateBinary() \
@@ -257,12 +229,11 @@ static void read_task(void* param)
         goto done;
     }
 
-    srand(args->seed);
     for (size_t i = 0; i < args->word_count; ++i) {
-        uint32_t rval;
+        unsigned rval;
         int cnt = fread(&rval, sizeof(rval), 1, f);
         if (cnt != 1 || rval != args->val) {
-            esp_rom_printf("E(r): i=%d, cnt=%d rval=%d val=%d\n\n", i, cnt, rval, args->val);
+            printf("E(r): i=%d, cnt=%d rval=0x08%x val=0x%08x\n", i, cnt, rval, args->val);
             args->result = ESP_FAIL;
             goto close;
         }
@@ -278,7 +249,6 @@ done:
     vTaskDelete(NULL);
 }
 
-
 TEST_CASE("(raw) multiple tasks can use same volume", "[fatfs]")
 {
     test_setup(5);
@@ -287,10 +257,10 @@ TEST_CASE("(raw) multiple tasks can use same volume", "[fatfs]")
         snprintf(names[i], sizeof(names[i]), "/spiflash/ccrnt/%d.txt", i + 1);
     }
 
-    read_test_arg_t args1 = READ_TEST_ARG_INIT(names[0], 1, 0x31313131);
-    read_test_arg_t args2 = READ_TEST_ARG_INIT(names[1], 2, 0x32323232);
-    read_test_arg_t args3 = READ_TEST_ARG_INIT(names[2], 3, 0x33333333);
-    read_test_arg_t args4 = READ_TEST_ARG_INIT(names[3], 4, 0x34343434);
+    read_test_arg_t args1 = READ_TEST_ARG_INIT(names[0], 0x31313131);
+    read_test_arg_t args2 = READ_TEST_ARG_INIT(names[1], 0x32323232);
+    read_test_arg_t args3 = READ_TEST_ARG_INIT(names[2], 0x33333333);
+    read_test_arg_t args4 = READ_TEST_ARG_INIT(names[3], 0x34343434);
 
     const int cpuid_0 = 0;
     const int cpuid_1 = portNUM_PROCESSORS - 1;
@@ -339,10 +309,3 @@ TEST_CASE("(raw) read speed test", "[fatfs][timeout=60]")
     free(buf);
     test_teardown();
 }
-#else //!TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)
-TEST_CASE("FATFS dummy test", "[spi_flash]")
-{
-    printf("This test does nothing, just to make the UT build fatfs-fast-seek passed.\n");
-    printf("When any case above is supported, remove this test case\n");
-}
-#endif //!TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)
diff --git a/components/fatfs/test_apps/flash_ro/partitions.csv b/components/fatfs/test_apps/flash_ro/partitions.csv
new file mode 100644
index 0000000000..a929971141
--- /dev/null
+++ b/components/fatfs/test_apps/flash_ro/partitions.csv
@@ -0,0 +1,3 @@
+# Name,   Type, SubType, Offset,  Size, Flags
+factory,  app,  factory, 0x10000, 1M,
+storage,  data, fat,     ,        528k,
diff --git a/components/fatfs/test_apps/flash_ro/pytest_fatfs_flash_ro.py b/components/fatfs/test_apps/flash_ro/pytest_fatfs_flash_ro.py
new file mode 100644
index 0000000000..eda296ef2e
--- /dev/null
+++ b/components/fatfs/test_apps/flash_ro/pytest_fatfs_flash_ro.py
@@ -0,0 +1,15 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: CC0-1.0
+
+import pytest
+from pytest_embedded import Dut
+
+
+@pytest.mark.supported_targets
+@pytest.mark.generic
+def test_fatfs_flash_ro(dut: Dut) -> None:
+    dut.expect_exact('Press ENTER to see the list of tests')
+    dut.write('')
+    dut.expect_exact('Enter test for running.')
+    dut.write('*')
+    dut.expect_unity_test_output()
diff --git a/components/fatfs/test_apps/flash_ro/sdkconfig.defaults b/components/fatfs/test_apps/flash_ro/sdkconfig.defaults
new file mode 100644
index 0000000000..c679bc7b4d
--- /dev/null
+++ b/components/fatfs/test_apps/flash_ro/sdkconfig.defaults
@@ -0,0 +1,14 @@
+# General options for additional checks
+CONFIG_HEAP_POISONING_COMPREHENSIVE=y
+CONFIG_COMPILER_WARN_WRITE_STRINGS=y
+CONFIG_BOOTLOADER_LOG_LEVEL_WARN=y
+CONFIG_FREERTOS_WATCHPOINT_END_OF_STACK=y
+CONFIG_COMPILER_STACK_CHECK_MODE_STRONG=y
+CONFIG_COMPILER_STACK_CHECK=y
+
+# disable task watchdog since this app uses an interactive menu
+CONFIG_ESP_TASK_WDT_INIT=n
+
+# use custom partition table
+CONFIG_PARTITION_TABLE_CUSTOM=y
+CONFIG_PARTITION_TABLE_CUSTOM_FILENAME="partitions.csv"
diff --git a/components/fatfs/test_apps/flash_wl/CMakeLists.txt b/components/fatfs/test_apps/flash_wl/CMakeLists.txt
new file mode 100644
index 0000000000..3c63fc0c0c
--- /dev/null
+++ b/components/fatfs/test_apps/flash_wl/CMakeLists.txt
@@ -0,0 +1,8 @@
+cmake_minimum_required(VERSION 3.16)
+
+set(COMPONENTS main)
+set(EXTRA_COMPONENT_DIRS "${CMAKE_CURRENT_LIST_DIR}/../test_fatfs_common")
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+
+project(test_fatfs_flash_wl)
diff --git a/components/fatfs/test_apps/flash_wl/README.md b/components/fatfs/test_apps/flash_wl/README.md
new file mode 100644
index 0000000000..1a530524e6
--- /dev/null
+++ b/components/fatfs/test_apps/flash_wl/README.md
@@ -0,0 +1,8 @@
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- |
+
+This test app runs a few FATFS test cases in a wear levelling FAT partition.
+
+These tests should be possible to run on any ESP development board, not extra hardware is necessary.
+
+See [../README.md](../README.md) for more information about FATFS test apps.
diff --git a/components/fatfs/test_apps/flash_wl/main/CMakeLists.txt b/components/fatfs/test_apps/flash_wl/main/CMakeLists.txt
new file mode 100644
index 0000000000..20b600fca2
--- /dev/null
+++ b/components/fatfs/test_apps/flash_wl/main/CMakeLists.txt
@@ -0,0 +1,4 @@
+idf_component_register(SRCS "test_fatfs_flash_wl.c"
+                       INCLUDE_DIRS "."
+                       PRIV_REQUIRES unity spi_flash fatfs vfs test_fatfs_common
+                       WHOLE_ARCHIVE)
diff --git a/components/fatfs/test/test_fatfs_spiflash.c b/components/fatfs/test_apps/flash_wl/main/test_fatfs_flash_wl.c
similarity index 95%
rename from components/fatfs/test/test_fatfs_spiflash.c
rename to components/fatfs/test_apps/flash_wl/main/test_fatfs_flash_wl.c
index b1631608a6..a73c6b8aa5 100644
--- a/components/fatfs/test/test_fatfs_spiflash.c
+++ b/components/fatfs/test_apps/flash_wl/main/test_fatfs_flash_wl.c
@@ -11,7 +11,7 @@
 #include <sys/time.h>
 #include <sys/unistd.h>
 #include "unity.h"
-#include "test_utils.h"
+#include "esp_partition.h"
 #include "esp_log.h"
 #include "esp_random.h"
 #include "esp_vfs.h"
@@ -23,9 +23,11 @@
 #include "esp_partition.h"
 #include "esp_memory_utils.h"
 
+void app_main(void)
+{
+    unity_run_menu();
+}
 
-#if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)
-//IDF-5136
 static wl_handle_t s_test_wl_handle;
 static void test_setup(void)
 {
@@ -44,7 +46,8 @@ static void test_teardown(void)
 
 TEST_CASE("(WL) can format partition", "[fatfs][wear_levelling]")
 {
-    const esp_partition_t* part = get_test_data_partition();
+    const esp_partition_t* part = esp_partition_find_first(ESP_PARTITION_TYPE_DATA,
+            ESP_PARTITION_SUBTYPE_DATA_FAT, NULL);
     esp_partition_erase_range(part, 0, part->size);
     test_setup();
     test_teardown();
@@ -190,7 +193,8 @@ TEST_CASE("(WL) fatfs does not ignore leading spaces", "[fatfs][wear_levelling]"
 TEST_CASE("(WL) write/read speed test", "[fatfs][wear_levelling][timeout=60]")
 {
     /* Erase partition before running the test to get consistent results */
-    const esp_partition_t* part = get_test_data_partition();
+    const esp_partition_t* part = esp_partition_find_first(ESP_PARTITION_TYPE_DATA,
+            ESP_PARTITION_SUBTYPE_DATA_FAT, NULL);
     esp_partition_erase_range(part, 0, part->size);
 
     test_setup();
@@ -221,7 +225,6 @@ TEST_CASE("(WL) can get partition info", "[fatfs][wear_levelling]")
     test_fatfs_info("/spiflash", "/spiflash/test.txt");
     test_teardown();
 }
-#endif //!TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)
 
 /*
  * In FatFs menuconfig, set CONFIG_FATFS_API_ENCODING to UTF-8 and set the
@@ -229,9 +232,6 @@ TEST_CASE("(WL) can get partition info", "[fatfs][wear_levelling]")
  * Ensure that the text editor is UTF-8 compatible when compiling these tests.
  */
 #if defined(CONFIG_FATFS_API_ENCODING_UTF_8) && (CONFIG_FATFS_CODEPAGE == 936)
-
-#if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)
-//IDF-5136
 TEST_CASE("(WL) can read file with UTF-8 encoded strings", "[fatfs][wear_levelling]")
 {
     test_setup();
@@ -246,7 +246,6 @@ TEST_CASE("(WL) opendir, readdir, rewinddir, seekdir work as expected using UTF-
     test_fatfs_opendir_readdir_rewinddir_utf_8("/spiflash/目录");
     test_teardown();
 }
-#endif //!TEMPORARY_DISABLED_FOR_TARGETS(ESP32C2)
 #endif //defined(CONFIG_FATFS_API_ENCODING_UTF_8) && (CONFIG_FATFS_CODEPAGE == 936)
 
 #ifdef CONFIG_SPIRAM
diff --git a/components/fatfs/test_apps/flash_wl/partitions.csv b/components/fatfs/test_apps/flash_wl/partitions.csv
new file mode 100644
index 0000000000..a929971141
--- /dev/null
+++ b/components/fatfs/test_apps/flash_wl/partitions.csv
@@ -0,0 +1,3 @@
+# Name,   Type, SubType, Offset,  Size, Flags
+factory,  app,  factory, 0x10000, 1M,
+storage,  data, fat,     ,        528k,
diff --git a/components/fatfs/test_apps/flash_wl/pytest_fatfs_flash_wl.py b/components/fatfs/test_apps/flash_wl/pytest_fatfs_flash_wl.py
new file mode 100644
index 0000000000..70b46cbf25
--- /dev/null
+++ b/components/fatfs/test_apps/flash_wl/pytest_fatfs_flash_wl.py
@@ -0,0 +1,39 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: CC0-1.0
+
+import pytest
+from pytest_embedded import Dut
+
+
+@pytest.mark.supported_targets
+@pytest.mark.generic
+@pytest.mark.parametrize(
+    'config',
+    [
+        'default',
+        'release',
+        'fastseek',
+    ]
+)
+def test_fatfs_flash_wl_generic(dut: Dut) -> None:
+    dut.expect_exact('Press ENTER to see the list of tests')
+    dut.write('')
+    dut.expect_exact('Enter test for running.')
+    dut.write('*')
+    dut.expect_unity_test_output(timeout=120)
+
+
+@pytest.mark.supported_targets
+@pytest.mark.psram
+@pytest.mark.parametrize(
+    'config',
+    [
+        'psram',
+    ]
+)
+def test_fatfs_flash_wl_psram(dut: Dut) -> None:
+    dut.expect_exact('Press ENTER to see the list of tests')
+    dut.write('')
+    dut.expect_exact('Enter test for running.')
+    dut.write('*')
+    dut.expect_unity_test_output(timeout=120)
diff --git a/components/fatfs/test_apps/flash_wl/sdkconfig.ci.default b/components/fatfs/test_apps/flash_wl/sdkconfig.ci.default
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/tools/unit-test-app/configs/fatfs_fast_seek b/components/fatfs/test_apps/flash_wl/sdkconfig.ci.fastseek
similarity index 75%
rename from tools/unit-test-app/configs/fatfs_fast_seek
rename to components/fatfs/test_apps/flash_wl/sdkconfig.ci.fastseek
index 0a2037a670..6b1351cf77 100644
--- a/tools/unit-test-app/configs/fatfs_fast_seek
+++ b/components/fatfs/test_apps/flash_wl/sdkconfig.ci.fastseek
@@ -1,3 +1,2 @@
-TEST_COMPONENTS=fatfs
 CONFIG_FATFS_USE_FASTSEEK=y
 CONFIG_FATFS_FAST_SEEK_BUFFER_SIZE=64
diff --git a/components/fatfs/test_apps/flash_wl/sdkconfig.ci.psram b/components/fatfs/test_apps/flash_wl/sdkconfig.ci.psram
new file mode 100644
index 0000000000..b3b45db94a
--- /dev/null
+++ b/components/fatfs/test_apps/flash_wl/sdkconfig.ci.psram
@@ -0,0 +1,3 @@
+CONFIG_SPIRAM=y
+CONFIG_SPIRAM_MALLOC_ALWAYSINTERNAL=0
+CONFIG_FATFS_ALLOC_PREFER_EXTRAM=y
diff --git a/components/fatfs/test_apps/flash_wl/sdkconfig.ci.release b/components/fatfs/test_apps/flash_wl/sdkconfig.ci.release
new file mode 100644
index 0000000000..6a81ea9ab9
--- /dev/null
+++ b/components/fatfs/test_apps/flash_wl/sdkconfig.ci.release
@@ -0,0 +1,2 @@
+CONFIG_COMPILER_OPTIMIZATION_SIZE=y
+CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_SILENT=y
diff --git a/components/fatfs/test_apps/flash_wl/sdkconfig.defaults b/components/fatfs/test_apps/flash_wl/sdkconfig.defaults
new file mode 100644
index 0000000000..80df3c5ec0
--- /dev/null
+++ b/components/fatfs/test_apps/flash_wl/sdkconfig.defaults
@@ -0,0 +1,18 @@
+# General options for additional checks
+CONFIG_HEAP_POISONING_COMPREHENSIVE=y
+CONFIG_COMPILER_WARN_WRITE_STRINGS=y
+CONFIG_BOOTLOADER_LOG_LEVEL_WARN=y
+CONFIG_FREERTOS_WATCHPOINT_END_OF_STACK=y
+CONFIG_COMPILER_STACK_CHECK_MODE_STRONG=y
+CONFIG_COMPILER_STACK_CHECK=y
+
+# disable task watchdog since this app uses an interactive menu
+CONFIG_ESP_TASK_WDT_INIT=n
+
+# use custom partition table
+CONFIG_PARTITION_TABLE_CUSTOM=y
+CONFIG_PARTITION_TABLE_CUSTOM_FILENAME="partitions.csv"
+
+# some tests verify file name encoding
+CONFIG_FATFS_API_ENCODING_UTF_8=y
+CONFIG_FATFS_CODEPAGE_936=y
diff --git a/components/fatfs/test_apps/sdcard/CMakeLists.txt b/components/fatfs/test_apps/sdcard/CMakeLists.txt
new file mode 100644
index 0000000000..a01f216624
--- /dev/null
+++ b/components/fatfs/test_apps/sdcard/CMakeLists.txt
@@ -0,0 +1,8 @@
+cmake_minimum_required(VERSION 3.16)
+
+set(COMPONENTS main)
+set(EXTRA_COMPONENT_DIRS "${CMAKE_CURRENT_LIST_DIR}/../test_fatfs_common")
+
+include($ENV{IDF_PATH}/tools/cmake/project.cmake)
+
+project(test_fatfs_sdcard)
diff --git a/components/fatfs/test_apps/sdcard/README.md b/components/fatfs/test_apps/sdcard/README.md
new file mode 100644
index 0000000000..237e42a9d6
--- /dev/null
+++ b/components/fatfs/test_apps/sdcard/README.md
@@ -0,0 +1,14 @@
+| Supported Targets | ESP32 | ESP32-C2 | ESP32-C3 | ESP32-S2 | ESP32-S3 |
+| ----------------- | ----- | -------- | -------- | -------- | -------- |
+
+This test app runs a few FATFS test cases in a FAT-formatted SD card.
+
+These tests require a development board with an SD card slot:
+
+* ESP32-WROVER-KIT
+* ESP32-S2 USB_OTG
+* ESP32-C3-DevKit-C with an SD card breakout board
+
+The test cases are split between `[sdmmc]` and `[sdspi]`. Only a few tests are executed for sdspi, though. The app could be refactored to ensure that a similar set of tests runs for sdmmc and sdspi.
+
+See [../README.md](../README.md) for more information about FATFS test apps.
diff --git a/components/fatfs/test_apps/sdcard/main/CMakeLists.txt b/components/fatfs/test_apps/sdcard/main/CMakeLists.txt
new file mode 100644
index 0000000000..be2a969afb
--- /dev/null
+++ b/components/fatfs/test_apps/sdcard/main/CMakeLists.txt
@@ -0,0 +1,8 @@
+idf_component_register(SRCS "test_fatfs_sdcard_main.c" "test_fatfs_sdspi.c"
+                       INCLUDE_DIRS "."
+                       PRIV_REQUIRES unity fatfs vfs sdmmc driver test_fatfs_common
+                       WHOLE_ARCHIVE)
+
+if(CONFIG_SOC_SDMMC_HOST_SUPPORTED)
+    target_sources(${COMPONENT_LIB} PRIVATE "test_fatfs_sdmmc.c")
+endif()
diff --git a/components/fatfs/test_apps/sdcard/main/test_fatfs_sdcard_main.c b/components/fatfs/test_apps/sdcard/main/test_fatfs_sdcard_main.c
new file mode 100644
index 0000000000..1b61d31b58
--- /dev/null
+++ b/components/fatfs/test_apps/sdcard/main/test_fatfs_sdcard_main.c
@@ -0,0 +1,11 @@
+/*
+ * SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Unlicense OR CC0-1.0
+ */
+#include "unity.h"
+
+void app_main(void)
+{
+    unity_run_menu();
+}
diff --git a/components/fatfs/test/test_fatfs_sdmmc.c b/components/fatfs/test_apps/sdcard/main/test_fatfs_sdmmc.c
similarity index 62%
rename from components/fatfs/test/test_fatfs_sdmmc.c
rename to components/fatfs/test_apps/sdcard/main/test_fatfs_sdmmc.c
index a9504d0ace..d18359e121 100644
--- a/components/fatfs/test/test_fatfs_sdmmc.c
+++ b/components/fatfs/test_apps/sdcard/main/test_fatfs_sdmmc.c
@@ -47,12 +47,10 @@
 #endif //SPI_DMA_CHAN
 #define SDSPI_HOST_ID  SPI2_HOST
 
-#if SOC_SDMMC_HOST_SUPPORTED
 #if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32S3)
 // No runner
 #include "driver/sdmmc_host.h"
 
-
 static void test_setup_sdmmc(void)
 {
     sdmmc_host_t host = SDMMC_HOST_DEFAULT();
@@ -72,7 +70,7 @@ static void test_teardown_sdmmc(void)
 
 static const char* test_filename = "/sdcard/hello.txt";
 
-TEST_CASE("Mount fails cleanly without card inserted", "[fatfs][sd][ignore]")
+TEST_CASE("Mount fails cleanly without card inserted", "[fatfs][ignore]")
 {
     size_t heap_size;
     HEAP_SIZE_CAPTURE(heap_size);
@@ -92,14 +90,14 @@ TEST_CASE("Mount fails cleanly without card inserted", "[fatfs][sd][ignore]")
     HEAP_SIZE_CHECK(heap_size, 0);
 }
 
-TEST_CASE("(SD) can create and write file", "[fatfs][sd][test_env=UT_T1_SDMODE][timeout=60]")
+TEST_CASE("(SD) can create and write file", "[fatfs][sdmmc]")
 {
     test_setup_sdmmc();
     test_fatfs_create_file_with_text(test_filename, fatfs_test_hello_str);
     test_teardown_sdmmc();
 }
 
-TEST_CASE("(SD) can read file", "[fatfs][test_env=UT_T1_SDMODE][timeout=60]")
+TEST_CASE("(SD) can read file", "[fatfs][sdmmc]")
 {
     test_setup_sdmmc();
     test_fatfs_create_file_with_text(test_filename, fatfs_test_hello_str);
@@ -107,7 +105,7 @@ TEST_CASE("(SD) can read file", "[fatfs][test_env=UT_T1_SDMODE][timeout=60]")
     test_teardown_sdmmc();
 }
 
-TEST_CASE("(SD) can read file with pread()", "[fatfs][test_env=UT_T1_SDMODE][timeout=60]")
+TEST_CASE("(SD) can read file with pread()", "[fatfs][sdmmc]")
 {
     test_setup_sdmmc();
     test_fatfs_create_file_with_text(test_filename, fatfs_test_hello_str);
@@ -115,91 +113,91 @@ TEST_CASE("(SD) can read file with pread()", "[fatfs][test_env=UT_T1_SDMODE][tim
     test_teardown_sdmmc();
 }
 
-TEST_CASE("(SD) pwrite() works well", "[fatfs][test_env=UT_T1_SDMODE][timeout=60]")
+TEST_CASE("(SD) pwrite() works well", "[fatfs][sdmmc]")
 {
     test_setup_sdmmc();
     test_fatfs_pwrite_file(test_filename);
     test_teardown_sdmmc();
 }
 
-TEST_CASE("(SD) overwrite and append file", "[fatfs][sd][test_env=UT_T1_SDMODE][timeout=60]")
+TEST_CASE("(SD) overwrite and append file", "[fatfs][sdmmc]")
 {
     test_setup_sdmmc();
     test_fatfs_overwrite_append(test_filename);
     test_teardown_sdmmc();
 }
 
-TEST_CASE("(SD) can lseek", "[fatfs][sd][test_env=UT_T1_SDMODE][timeout=60]")
+TEST_CASE("(SD) can lseek", "[fatfs][sdmmc]")
 {
     test_setup_sdmmc();
     test_fatfs_lseek("/sdcard/seek.txt");
     test_teardown_sdmmc();
 }
 
-TEST_CASE("(SD) can truncate", "[fatfs][sd][test_env=UT_T1_SDMODE][timeout=60]")
+TEST_CASE("(SD) can truncate", "[fatfs][sdmmc]")
 {
     test_setup_sdmmc();
     test_fatfs_truncate_file("/sdcard/truncate.txt");
     test_teardown_sdmmc();
 }
 
-TEST_CASE("(SD) can ftruncate", "[fatfs][sd][test_env=UT_T1_SDMODE][timeout=60]")
+TEST_CASE("(SD) can ftruncate", "[fatfs][sdmmc]")
 {
     test_setup_sdmmc();
     test_fatfs_ftruncate_file("/sdcard/ftrunc.txt");
     test_teardown_sdmmc();
 }
 
-TEST_CASE("(SD) stat returns correct values", "[fatfs][test_env=UT_T1_SDMODE][timeout=60]")
+TEST_CASE("(SD) stat returns correct values", "[fatfs][sdmmc]")
 {
     test_setup_sdmmc();
     test_fatfs_stat("/sdcard/stat.txt", "/sdcard");
     test_teardown_sdmmc();
 }
 
-TEST_CASE("(SD) utime sets modification time", "[fatfs][test_env=UT_T1_SDMODE][timeout=60]")
+TEST_CASE("(SD) utime sets modification time", "[fatfs][sdmmc]")
 {
     test_setup_sdmmc();
     test_fatfs_utime("/sdcard/utime.txt", "/sdcard");
     test_teardown_sdmmc();
 }
 
-TEST_CASE("(SD) unlink removes a file", "[fatfs][test_env=UT_T1_SDMODE][timeout=60]")
+TEST_CASE("(SD) unlink removes a file", "[fatfs][sdmmc]")
 {
     test_setup_sdmmc();
     test_fatfs_unlink("/sdcard/unlink.txt");
     test_teardown_sdmmc();
 }
 
-TEST_CASE("(SD) link copies a file, rename moves a file", "[fatfs][test_env=UT_T1_SDMODE][timeout=60]")
+TEST_CASE("(SD) link copies a file, rename moves a file", "[fatfs][sdmmc]")
 {
     test_setup_sdmmc();
     test_fatfs_link_rename("/sdcard/link");
     test_teardown_sdmmc();
 }
 
-TEST_CASE("(SD) can create and remove directories", "[fatfs][test_env=UT_T1_SDMODE][timeout=60]")
+TEST_CASE("(SD) can create and remove directories", "[fatfs][sdmmc]")
 {
     test_setup_sdmmc();
     test_fatfs_mkdir_rmdir("/sdcard/dir");
     test_teardown_sdmmc();
 }
 
-TEST_CASE("(SD) can opendir root directory of FS", "[fatfs][test_env=UT_T1_SDMODE][timeout=60]")
+TEST_CASE("(SD) can opendir root directory of FS", "[fatfs][sdmmc]")
 {
     test_setup_sdmmc();
     test_fatfs_can_opendir("/sdcard");
     test_teardown_sdmmc();
 }
 
-TEST_CASE("(SD) opendir, readdir, rewinddir, seekdir work as expected", "[fatfs][test_env=UT_T1_SDMODE][timeout=60]")
+TEST_CASE("(SD) opendir, readdir, rewinddir, seekdir work as expected", "[fatfs][sdmmc]")
 {
     test_setup_sdmmc();
     test_fatfs_opendir_readdir_rewinddir("/sdcard/dir");
     test_teardown_sdmmc();
 }
 
-TEST_CASE("(SD) multiple tasks can use same volume", "[fatfs][test_env=UT_T1_SDMODE][timeout=60]")
+TEST_CASE("(SD) multiple tasks can use same volume", "[fatfs][sdmmc]")
 {
     test_setup_sdmmc();
     test_fatfs_concurrent("/sdcard/f");
@@ -208,7 +206,7 @@ TEST_CASE("(SD) multiple tasks can use same volume", "[fatfs][test_env=UT_T1_SDM
 
 static void sdmmc_speed_test(void *buf, size_t buf_size, size_t file_size, bool write);
 
-TEST_CASE("(SD) write/read speed test", "[fatfs][sd][test_env=UT_T1_SDMODE][timeout=60]")
+TEST_CASE("(SD) write/read speed test", "[fatfs][sdmmc]")
 {
     size_t heap_size;
     HEAP_SIZE_CAPTURE(heap_size);
@@ -248,7 +246,7 @@ static void sdmmc_speed_test(void *buf, size_t buf_size, size_t file_size, bool
     TEST_ESP_OK(esp_vfs_fat_sdmmc_unmount());
 }
 
-TEST_CASE("(SD) mount two FAT partitions, SDMMC and WL, at the same time", "[fatfs][sd][test_env=UT_T1_SDMODE][timeout=60]")
+TEST_CASE("(SD) mount two FAT partitions, SDMMC and WL, at the same time", "[fatfs][sdmmc]")
 {
     esp_vfs_fat_sdmmc_mount_config_t mount_config = {
         .format_if_mount_failed = true,
@@ -260,10 +258,10 @@ TEST_CASE("(SD) mount two FAT partitions, SDMMC and WL, at the same time", "[fat
     const char* str_sd = "this is sd\n";
     const char* str_wl = "this is spiflash\n";
 
-    /* Erase flash before the firs use */
-    const esp_partition_t *test_partition = esp_partition_find_first(ESP_PARTITION_TYPE_DATA, ESP_PARTITION_SUBTYPE_ANY, "flash_test");
+    /* Erase flash before the first use */
+    const esp_partition_t *test_partition = esp_partition_find_first(ESP_PARTITION_TYPE_DATA, ESP_PARTITION_SUBTYPE_DATA_FAT, NULL);
+    TEST_ASSERT_NOT_NULL(test_partition);
     esp_partition_erase_range(test_partition, 0, test_partition->size);
-    printf("Partition erased: addr- 0x%08x, size- 0x%08x\n", test_partition->address, test_partition->size);
 
     /* Mount FATFS in SD can WL at the same time. Create a file on each FS */
     wl_handle_t wl_handle = WL_INVALID_HANDLE;
@@ -307,7 +305,7 @@ TEST_CASE("(SD) mount two FAT partitions, SDMMC and WL, at the same time", "[fat
 
 static const char* test_filename_utf_8 = "/sdcard/测试文件.txt";
 
-TEST_CASE("(SD) can read file using UTF-8 encoded strings", "[fatfs][sd][test_env=UT_T1_SDMODE]")
+TEST_CASE("(SD) can read file using UTF-8 encoded strings", "[fatfs][sdmmc]")
 {
     test_setup_sdmmc();
     test_fatfs_create_file_with_text(test_filename_utf_8, fatfs_test_hello_str_utf);
@@ -323,7 +321,7 @@ TEST_CASE("(SD) opendir, readdir, rewinddir, seekdir work as expected using UTF-
 }
 #endif // CONFIG_FATFS_API_ENCODING_UTF_8 && CONFIG_FATFS_CODEPAGE == 936
 
-TEST_CASE("(SD) can get partition info", "[fatfs][sd][test_env=UT_T1_SDMODE][timeout=60]")
+TEST_CASE("(SD) can get partition info", "[fatfs][sdmmc]")
 {
     test_setup_sdmmc();
     test_fatfs_info("/sdcard", "/sdcard/test.txt");
@@ -331,122 +329,3 @@ TEST_CASE("(SD) can get partition info", "[fatfs][sd][test_env=UT_T1_SDMODE][tim
 }
 
 #endif //!TEMPORARY_DISABLED_FOR_TARGETS(ESP32S3)
-#endif  //SDMMC HOST SUPPORTED
-
-
-#if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32S3, ESP32C2)
-//no runners
-
-typedef struct sdspi_mem {
-    size_t heap_size;
-    uint32_t* buf;
-} sdspi_mem_t;
-
-static void sdspi_speed_test(void *buf, size_t buf_size, size_t file_size, bool write);
-
-static void test_setup_sdspi(sdspi_mem_t* mem)
-{
-    HEAP_SIZE_CAPTURE(mem->heap_size);
-
-    const size_t buf_size = 16 * 1024;
-    mem->buf = (uint32_t*) calloc(1, buf_size);
-    esp_fill_random(mem->buf, buf_size);
-
-    spi_bus_config_t bus_cfg = {
-        .mosi_io_num = SDSPI_MOSI_PIN,
-        .miso_io_num = SDSPI_MISO_PIN,
-        .sclk_io_num = SDSPI_CLK_PIN,
-        .quadwp_io_num = -1,
-        .quadhd_io_num = -1,
-        .max_transfer_sz = 4000,
-    };
-    esp_err_t err = spi_bus_initialize(SDSPI_HOST_ID, &bus_cfg, SPI_DMA_CHAN);
-    TEST_ESP_OK(err);
-}
-
-static void test_teardown_sdspi(sdspi_mem_t* mem)
-{
-    free(mem->buf);
-    spi_bus_free(SDSPI_HOST_ID);
-    HEAP_SIZE_CHECK(mem->heap_size, 0);
-}
-
-TEST_CASE("(SDSPI) write/read speed test", "[fatfs][sd][test_env=UT_T1_SPIMODE][timeout=60]")
-{
-    sdspi_mem_t mem;
-    size_t file_size = 1 * 1024 * 1024;
-
-    test_setup_sdspi(&mem);
-
-    sdspi_speed_test(mem.buf, 4 * 1024, file_size, true);
-    sdspi_speed_test(mem.buf, 8 * 1024, file_size, true);
-    sdspi_speed_test(mem.buf, 16 * 1024, file_size, true);
-
-    sdspi_speed_test(mem.buf, 4 * 1024, file_size, false);
-    sdspi_speed_test(mem.buf, 8 * 1024, file_size, false);
-    sdspi_speed_test(mem.buf, 16 * 1024, file_size, false);
-
-    test_teardown_sdspi(&mem);
-}
-
-static void sdspi_speed_test(void *buf, size_t buf_size, size_t file_size, bool write)
-{
-    const char path[] = "/sdcard";
-    sdmmc_card_t *card;
-    card = NULL;
-    sdspi_device_config_t device_cfg = {
-        .gpio_cs = SDSPI_CS_PIN,
-        .host_id = SDSPI_HOST_ID,
-        .gpio_cd = SDSPI_SLOT_NO_CD,
-        .gpio_wp = SDSPI_SLOT_NO_WP,
-        .gpio_int = SDSPI_SLOT_NO_INT,
-    };
-
-    sdmmc_host_t host = SDSPI_HOST_DEFAULT();
-    host.slot = SDSPI_HOST_ID;
-    esp_vfs_fat_sdmmc_mount_config_t mount_config = {
-        .format_if_mount_failed = write,
-        .max_files = 5,
-        .allocation_unit_size = 64 * 1024
-    };
-    TEST_ESP_OK(esp_vfs_fat_sdspi_mount(path, &host, &device_cfg, &mount_config, &card));
-
-    test_fatfs_rw_speed("/sdcard/4mb.bin", buf, buf_size, file_size, write);
-
-    TEST_ESP_OK(esp_vfs_fat_sdcard_unmount(path, card));
-}
-
-TEST_CASE("(SDSPI) can get partition info", "[fatfs][sd][test_env=UT_T1_SPIMODE][timeout=60]")
-{
-    sdspi_mem_t mem;
-
-    test_setup_sdspi(&mem);
-
-    const char path[] = "/sdcard";
-    sdmmc_card_t *card;
-    card = NULL;
-    sdspi_device_config_t device_cfg = {
-        .gpio_cs = SDSPI_CS_PIN,
-        .host_id = SDSPI_HOST_ID,
-        .gpio_cd = SDSPI_SLOT_NO_CD,
-        .gpio_wp = SDSPI_SLOT_NO_WP,
-        .gpio_int = SDSPI_SLOT_NO_INT,
-    };
-
-    sdmmc_host_t host = SDSPI_HOST_DEFAULT();
-    host.slot = SDSPI_HOST_ID;
-    esp_vfs_fat_sdmmc_mount_config_t mount_config = {
-        .format_if_mount_failed = true,
-        .max_files = 5,
-        .allocation_unit_size = 64 * 1024
-    };
-    TEST_ESP_OK(esp_vfs_fat_sdspi_mount(path, &host, &device_cfg, &mount_config, &card));
-
-    test_fatfs_info("/sdcard", "/sdcard/test.txt");
-
-    TEST_ESP_OK(esp_vfs_fat_sdcard_unmount(path, card));
-
-    test_teardown_sdspi(&mem);
-}
-
-#endif //TEMPORARY_DISABLED_FOR_TARGETS(ESP32S3)
diff --git a/components/fatfs/test_apps/sdcard/main/test_fatfs_sdspi.c b/components/fatfs/test_apps/sdcard/main/test_fatfs_sdspi.c
new file mode 100644
index 0000000000..d79da9f57b
--- /dev/null
+++ b/components/fatfs/test_apps/sdcard/main/test_fatfs_sdspi.c
@@ -0,0 +1,165 @@
+/*
+ * SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD
+ *
+ * SPDX-License-Identifier: Apache-2.0
+ */
+
+#include <stdio.h>
+#include <stdlib.h>
+#include <string.h>
+#include <time.h>
+#include <sys/time.h>
+#include <sys/unistd.h>
+#include "unity.h"
+#include "esp_log.h"
+#include "esp_random.h"
+#include "esp_vfs.h"
+#include "esp_vfs_fat.h"
+#include "freertos/FreeRTOS.h"
+#include "freertos/task.h"
+#include "driver/sdmmc_defs.h"
+#include "sdmmc_cmd.h"
+#include "ff.h"
+#include "test_fatfs_common.h"
+#include "soc/soc_caps.h"
+
+#if CONFIG_IDF_TARGET_ESP32
+#define SDSPI_MISO_PIN 2
+#define SDSPI_MOSI_PIN 15
+#define SDSPI_CLK_PIN  14
+#define SDSPI_CS_PIN   13
+#elif CONFIG_IDF_TARGET_ESP32S2
+// Adapted for internal test board ESP-32-S3-USB-OTG-Ev-BOARD_V1.0 (with ESP32-S2-MINI-1 module)
+#define SDSPI_MISO_PIN 37
+#define SDSPI_MOSI_PIN 35
+#define SDSPI_CLK_PIN  36
+#define SDSPI_CS_PIN   34
+#elif CONFIG_IDF_TARGET_ESP32C3
+#define SDSPI_MISO_PIN 6
+#define SDSPI_MOSI_PIN 4
+#define SDSPI_CLK_PIN  5
+#define SDSPI_CS_PIN   1
+#define SPI_DMA_CHAN   SPI_DMA_CH_AUTO
+#endif //CONFIG_IDF_TARGET_ESP32 || CONFIG_IDF_TARGET_ESP32S2 || CONFIG_IDF_TARGET_ESP32C3
+
+#ifndef SPI_DMA_CHAN
+#define SPI_DMA_CHAN   1
+#endif //SPI_DMA_CHAN
+#define SDSPI_HOST_ID  SPI2_HOST
+
+#if !TEMPORARY_DISABLED_FOR_TARGETS(ESP32S3, ESP32C2)
+//no runners
+
+typedef struct sdspi_mem {
+    size_t heap_size;
+    uint32_t* buf;
+} sdspi_mem_t;
+
+static void sdspi_speed_test(void *buf, size_t buf_size, size_t file_size, bool write);
+
+static void test_setup_sdspi(sdspi_mem_t* mem)
+{
+    HEAP_SIZE_CAPTURE(mem->heap_size);
+
+    const size_t buf_size = 16 * 1024;
+    mem->buf = (uint32_t*) calloc(1, buf_size);
+    esp_fill_random(mem->buf, buf_size);
+
+    spi_bus_config_t bus_cfg = {
+        .mosi_io_num = SDSPI_MOSI_PIN,
+        .miso_io_num = SDSPI_MISO_PIN,
+        .sclk_io_num = SDSPI_CLK_PIN,
+        .quadwp_io_num = -1,
+        .quadhd_io_num = -1,
+        .max_transfer_sz = 4000,
+    };
+    esp_err_t err = spi_bus_initialize(SDSPI_HOST_ID, &bus_cfg, SPI_DMA_CHAN);
+    TEST_ESP_OK(err);
+}
+
+static void test_teardown_sdspi(sdspi_mem_t* mem)
+{
+    free(mem->buf);
+    spi_bus_free(SDSPI_HOST_ID);
+    HEAP_SIZE_CHECK(mem->heap_size, 0);
+}
+
+TEST_CASE("(SDSPI) write/read speed test", "[fatfs][sdspi]")
+{
+    sdspi_mem_t mem;
+    size_t file_size = 1 * 1024 * 1024;
+
+    test_setup_sdspi(&mem);
+
+    sdspi_speed_test(mem.buf, 4 * 1024, file_size, true);
+    sdspi_speed_test(mem.buf, 8 * 1024, file_size, true);
+    sdspi_speed_test(mem.buf, 16 * 1024, file_size, true);
+
+    sdspi_speed_test(mem.buf, 4 * 1024, file_size, false);
+    sdspi_speed_test(mem.buf, 8 * 1024, file_size, false);
+    sdspi_speed_test(mem.buf, 16 * 1024, file_size, false);
+
+    test_teardown_sdspi(&mem);
+}
+
+static void sdspi_speed_test(void *buf, size_t buf_size, size_t file_size, bool write)
+{
+    const char path[] = "/sdcard";
+    sdmmc_card_t *card;
+    card = NULL;
+    sdspi_device_config_t device_cfg = {
+        .gpio_cs = SDSPI_CS_PIN,
+        .host_id = SDSPI_HOST_ID,
+        .gpio_cd = SDSPI_SLOT_NO_CD,
+        .gpio_wp = SDSPI_SLOT_NO_WP,
+        .gpio_int = SDSPI_SLOT_NO_INT,
+    };
+
+    sdmmc_host_t host = SDSPI_HOST_DEFAULT();
+    host.slot = SDSPI_HOST_ID;
+    esp_vfs_fat_sdmmc_mount_config_t mount_config = {
+        .format_if_mount_failed = write,
+        .max_files = 5,
+        .allocation_unit_size = 64 * 1024
+    };
+    TEST_ESP_OK(esp_vfs_fat_sdspi_mount(path, &host, &device_cfg, &mount_config, &card));
+
+    test_fatfs_rw_speed("/sdcard/4mb.bin", buf, buf_size, file_size, write);
+
+    TEST_ESP_OK(esp_vfs_fat_sdcard_unmount(path, card));
+}
+
+TEST_CASE("(SDSPI) can get partition info", "[fatfs][sdspi]")
+{
+    sdspi_mem_t mem;
+
+    test_setup_sdspi(&mem);
+
+    const char path[] = "/sdcard";
+    sdmmc_card_t *card;
+    card = NULL;
+    sdspi_device_config_t device_cfg = {
+        .gpio_cs = SDSPI_CS_PIN,
+        .host_id = SDSPI_HOST_ID,
+        .gpio_cd = SDSPI_SLOT_NO_CD,
+        .gpio_wp = SDSPI_SLOT_NO_WP,
+        .gpio_int = SDSPI_SLOT_NO_INT,
+    };
+
+    sdmmc_host_t host = SDSPI_HOST_DEFAULT();
+    host.slot = SDSPI_HOST_ID;
+    esp_vfs_fat_sdmmc_mount_config_t mount_config = {
+        .format_if_mount_failed = true,
+        .max_files = 5,
+        .allocation_unit_size = 64 * 1024
+    };
+    TEST_ESP_OK(esp_vfs_fat_sdspi_mount(path, &host, &device_cfg, &mount_config, &card));
+
+    test_fatfs_info("/sdcard", "/sdcard/test.txt");
+
+    TEST_ESP_OK(esp_vfs_fat_sdcard_unmount(path, card));
+
+    test_teardown_sdspi(&mem);
+}
+
+#endif //TEMPORARY_DISABLED_FOR_TARGETS(ESP32S3)
diff --git a/components/fatfs/test_apps/sdcard/partitions.csv b/components/fatfs/test_apps/sdcard/partitions.csv
new file mode 100644
index 0000000000..a929971141
--- /dev/null
+++ b/components/fatfs/test_apps/sdcard/partitions.csv
@@ -0,0 +1,3 @@
+# Name,   Type, SubType, Offset,  Size, Flags
+factory,  app,  factory, 0x10000, 1M,
+storage,  data, fat,     ,        528k,
diff --git a/components/fatfs/test_apps/sdcard/pytest_fatfs_sdcard.py b/components/fatfs/test_apps/sdcard/pytest_fatfs_sdcard.py
new file mode 100644
index 0000000000..4ec667dd14
--- /dev/null
+++ b/components/fatfs/test_apps/sdcard/pytest_fatfs_sdcard.py
@@ -0,0 +1,75 @@
+# SPDX-FileCopyrightText: 2022 Espressif Systems (Shanghai) CO LTD
+# SPDX-License-Identifier: CC0-1.0
+
+import pytest
+from pytest_embedded import Dut
+
+
+@pytest.mark.esp32
+@pytest.mark.sdcard_sdmode
+@pytest.mark.parametrize(
+    'config',
+    [
+        'default',
+        'release',
+    ]
+)
+def test_fatfs_sdcard_generic_sdmmc(dut: Dut) -> None:
+    dut.expect_exact('Press ENTER to see the list of tests')
+    dut.write('')
+    dut.expect_exact('Enter test for running.')
+    dut.write('[sdmmc]')
+    dut.expect_unity_test_output()
+
+
+@pytest.mark.esp32
+@pytest.mark.esp32s2
+@pytest.mark.esp32c3
+@pytest.mark.sdcard_spimode
+@pytest.mark.parametrize(
+    'config',
+    [
+        'default',
+        'release',
+    ]
+)
+def test_fatfs_sdcard_generic_sdspi(dut: Dut) -> None:
+    dut.expect_exact('Press ENTER to see the list of tests')
+    dut.write('')
+    dut.expect_exact('Enter test for running.')
+    dut.write('[sdspi]')
+    dut.expect_unity_test_output()
+
+
+@pytest.mark.esp32
+@pytest.mark.sdcard_sdmode
+@pytest.mark.psram
+@pytest.mark.parametrize(
+    'config',
+    [
+        'psram',
+    ]
+)
+def test_fatfs_sdcard_psram_sdmmc(dut: Dut) -> None:
+    dut.expect_exact('Press ENTER to see the list of tests')
+    dut.write('')
+    dut.expect_exact('Enter test for running.')
+    dut.write('[sdmmc]')
+    dut.expect_unity_test_output()
+
+
+@pytest.mark.esp32
+@pytest.mark.sdcard_spimode
+@pytest.mark.psram
+@pytest.mark.parametrize(
+    'config',
+    [
+        'psram',
+    ]
+)
+def test_fatfs_sdcard_psram_sdspi(dut: Dut) -> None:
+    dut.expect_exact('Press ENTER to see the list of tests')
+    dut.write('')
+    dut.expect_exact('Enter test for running.')
+    dut.write('[sdspi]')
+    dut.expect_unity_test_output()
diff --git a/components/fatfs/test_apps/sdcard/sdkconfig.ci.default b/components/fatfs/test_apps/sdcard/sdkconfig.ci.default
new file mode 100644
index 0000000000..e69de29bb2
diff --git a/components/fatfs/test_apps/sdcard/sdkconfig.ci.psram b/components/fatfs/test_apps/sdcard/sdkconfig.ci.psram
new file mode 100644
index 0000000000..b3b45db94a
--- /dev/null
+++ b/components/fatfs/test_apps/sdcard/sdkconfig.ci.psram
@@ -0,0 +1,3 @@
+CONFIG_SPIRAM=y
+CONFIG_SPIRAM_MALLOC_ALWAYSINTERNAL=0
+CONFIG_FATFS_ALLOC_PREFER_EXTRAM=y
diff --git a/components/fatfs/test_apps/sdcard/sdkconfig.ci.release b/components/fatfs/test_apps/sdcard/sdkconfig.ci.release
new file mode 100644
index 0000000000..6a81ea9ab9
--- /dev/null
+++ b/components/fatfs/test_apps/sdcard/sdkconfig.ci.release
@@ -0,0 +1,2 @@
+CONFIG_COMPILER_OPTIMIZATION_SIZE=y
+CONFIG_COMPILER_OPTIMIZATION_ASSERTIONS_SILENT=y
diff --git a/components/fatfs/test_apps/sdcard/sdkconfig.defaults b/components/fatfs/test_apps/sdcard/sdkconfig.defaults
new file mode 100644
index 0000000000..862b5bd85a
--- /dev/null
+++ b/components/fatfs/test_apps/sdcard/sdkconfig.defaults
@@ -0,0 +1,19 @@
+# General options for additional checks
+CONFIG_HEAP_POISONING_COMPREHENSIVE=y
+CONFIG_COMPILER_WARN_WRITE_STRINGS=y
+CONFIG_BOOTLOADER_LOG_LEVEL_WARN=y
+CONFIG_FREERTOS_WATCHPOINT_END_OF_STACK=y
+CONFIG_COMPILER_STACK_CHECK_MODE_STRONG=y
+CONFIG_COMPILER_STACK_CHECK=y
+
+# disable task watchdog since this app uses an interactive menu
+CONFIG_ESP_TASK_WDT_INIT=n
+
+# some tests verify file name encoding
+CONFIG_FATFS_API_ENCODING_UTF_8=y
+CONFIG_FATFS_CODEPAGE_936=y
+
+# some of the tests verify concurrent operation of FAT partitions in
+# an SD card and in Flash, so need to use a custom partition table.
+CONFIG_PARTITION_TABLE_CUSTOM=y
+CONFIG_PARTITION_TABLE_CUSTOM_FILENAME="partitions.csv"
diff --git a/components/fatfs/test_apps/test_fatfs_common/CMakeLists.txt b/components/fatfs/test_apps/test_fatfs_common/CMakeLists.txt
new file mode 100644
index 0000000000..8f06878d30
--- /dev/null
+++ b/components/fatfs/test_apps/test_fatfs_common/CMakeLists.txt
@@ -0,0 +1,3 @@
+idf_component_register(SRCS "test_fatfs_common.c"
+                       INCLUDE_DIRS "."
+                       PRIV_REQUIRES unity fatfs vfs unity)
diff --git a/components/fatfs/test/test_fatfs_common.c b/components/fatfs/test_apps/test_fatfs_common/test_fatfs_common.c
similarity index 98%
rename from components/fatfs/test/test_fatfs_common.c
rename to components/fatfs/test_apps/test_fatfs_common/test_fatfs_common.c
index ddb8c5b242..c9b578868e 100644
--- a/components/fatfs/test/test_fatfs_common.c
+++ b/components/fatfs/test_apps/test_fatfs_common/test_fatfs_common.c
@@ -15,15 +15,11 @@
 #include <errno.h>
 #include <utime.h>
 #include "unity.h"
-#include "esp_log.h"
-#include "esp_system.h"
 #include "esp_vfs.h"
 #include "esp_vfs_fat.h"
 #include "freertos/FreeRTOS.h"
 #include "freertos/task.h"
-#include "ff.h"
 #include "test_fatfs_common.h"
-#include "esp_rom_sys.h"
 
 const char* fatfs_test_hello_str = "Hello, World!\n";
 const char* fatfs_test_hello_str_utf = "世界，你好！\n";
@@ -780,9 +776,9 @@ typedef struct {
     const char* filename;
     bool write;
     size_t word_count;
-    int seed;
+    unsigned seed;
     SemaphoreHandle_t done;
-    int result;
+    esp_err_t result;
 } read_write_test_arg_t;
 
 #define READ_WRITE_TEST_ARG_INIT(name, seed_) \
@@ -805,19 +801,19 @@ static void read_write_task(void* param)
 
     srand(args->seed);
     for (size_t i = 0; i < args->word_count; ++i) {
-        uint32_t val = rand();
+        unsigned val = rand();
         if (args->write) {
             int cnt = fwrite(&val, sizeof(val), 1, f);
             if (cnt != 1) {
-                esp_rom_printf("E(w): i=%d, cnt=%d val=%d\n\n", i, cnt, val);
+                printf("E(w): i=%d, cnt=%d val=0x08%x\n", i, cnt, val);
                 args->result = ESP_FAIL;
                 goto close;
             }
         } else {
-            uint32_t rval;
+            unsigned rval;
             int cnt = fread(&rval, sizeof(rval), 1, f);
             if (cnt != 1 || rval != val) {
-                esp_rom_printf("E(r): i=%d, cnt=%d rval=%d val=%d\n\n", i, cnt, rval, val);
+                printf("E(r): i=%d, cnt=%d rval=0x08%x val=0x08%x\n", i, cnt, rval, val);
                 args->result = ESP_FAIL;
                 goto close;
             }
diff --git a/components/fatfs/test/test_fatfs_common.h b/components/fatfs/test_apps/test_fatfs_common/test_fatfs_common.h
similarity index 100%
rename from components/fatfs/test/test_fatfs_common.h
rename to components/fatfs/test_apps/test_fatfs_common/test_fatfs_common.h
diff --git a/tools/unit-test-app/sdkconfig.defaults b/tools/unit-test-app/sdkconfig.defaults
index 9623e9f19d..74cb32ef75 100644
--- a/tools/unit-test-app/sdkconfig.defaults
+++ b/tools/unit-test-app/sdkconfig.defaults
@@ -22,7 +22,6 @@ CONFIG_COMPILER_WARN_WRITE_STRINGS=y
 CONFIG_SPI_MASTER_IN_IRAM=y
 CONFIG_EFUSE_VIRTUAL=y
 CONFIG_SPIRAM_BANKSWITCH_ENABLE=n
-CONFIG_FATFS_ALLOC_PREFER_EXTRAM=y
 CONFIG_UNITY_ENABLE_BACKTRACE_ON_FAIL=y
 CONFIG_FREERTOS_TIMER_TASK_STACK_DEPTH=3000
 CONFIG_MQTT_TEST_BROKER_URI="mqtt://${EXAMPLE_MQTT_BROKER_TCP}"

From 12f4ea94aac377306613904cb3f80eb0fe1b30d3 Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Mon, 3 Oct 2022 17:59:34 +0200
Subject: [PATCH 632/665] docs: async_memcpy: use real function names in the
 example code

---
 docs/en/api-reference/system/async_memcpy.rst | 15 ++++++++-------
 1 file changed, 8 insertions(+), 7 deletions(-)

diff --git a/docs/en/api-reference/system/async_memcpy.rst b/docs/en/api-reference/system/async_memcpy.rst
index c04592db6e..3e3b343b7e 100644
--- a/docs/en/api-reference/system/async_memcpy.rst
+++ b/docs/en/api-reference/system/async_memcpy.rst
@@ -44,29 +44,30 @@ Send memory copy request
 
 :cpp:func:`esp_async_memcpy` is the API to send memory copy request to DMA engine. It must be called after driver is installed successfully. This API is thread safe, so it can be called from different tasks.
 
-Different from the libc version of `memcpy`, user should also pass a callback to :cpp:func:`esp_async_memcpy`, if it's necessary to be notified when the memory copy is done. The callback is executed in the ISR context, make sure you won't violate the the restriction applied to ISR handler.
+Different from the libc version of ``memcpy``, user should also pass a callback to :cpp:func:`esp_async_memcpy`, if it's necessary to be notified when the memory copy is done. The callback is executed in the ISR context, make sure you won't violate the the restriction applied to ISR handler.
 
-Besides that, the callback function should reside in IRAM space by applying `IRAM_ATTR` attribute. The prototype of the callback function is :cpp:type:`async_memcpy_isr_cb_t`, please note that, the callback function should return true if it wakes up a high priority task by some API like :cpp:func:`xSemaphoreGiveFromISR`.
+Besides that, the callback function should reside in IRAM space by applying ``IRAM_ATTR`` attribute. The prototype of the callback function is :cpp:type:`async_memcpy_isr_cb_t`, please note that, the callback function should return true if it wakes up a high priority task by some API like :cpp:func:`xSemaphoreGiveFromISR`.
 
 .. highlight:: c
 
 ::
 
-    Semphr_Handle_t semphr; //already initialized in somewhere
-
     // Callback implementation, running in ISR context
     static IRAM_ATTR bool my_async_memcpy_cb(async_memcpy_t mcp_hdl, async_memcpy_event_t *event, void *cb_args)
     {
         SemaphoreHandle_t sem = (SemaphoreHandle_t)cb_args;
         BaseType_t high_task_wakeup = pdFALSE;
-        SemphrGiveInISR(semphr, &high_task_wakeup); // high_task_wakeup set to pdTRUE if some high priority task unblocked
+        xSemaphoreGiveFromISR(semphr, &high_task_wakeup); // high_task_wakeup set to pdTRUE if some high priority task unblocked
         return high_task_wakeup == pdTRUE;
     }
 
+    // Create a semaphore used to report the completion of async memcpy
+    SemaphoreHandle_t semphr = xSemaphoreCreateBinary();
+
     // Called from user's context
     ESP_ERROR_CHECK(esp_async_memcpy(driver_handle, to, from, copy_len, my_async_memcpy_cb, my_semaphore));
-    //Do something else here
-    SemphrTake(my_semaphore, ...); //wait until the buffer copy is done
+    // Do something else here
+    xSemaphoreTake(my_semaphore, portMAX_DELAY); // Wait until the buffer copy is done
 
 Uninstall driver (optional)
 ---------------------------

From 8048d596a27cb7b74005e24ec971eae0c0a751fb Mon Sep 17 00:00:00 2001
From: Ivan Grokhotkov <ivan@espressif.com>
Date: Wed, 5 Oct 2022 11:57:52 +0200
Subject: [PATCH 633/665] docs: remove duplicate "the" articles

---
 docs/en/api-guides/bootloader.rst                           | 2 +-
 docs/en/api-guides/esp-wifi-mesh.rst                        | 2 +-
 docs/en/api-guides/wifi.rst                                 | 2 +-
 docs/en/api-reference/peripherals/mcpwm.rst                 | 2 +-
 docs/en/api-reference/peripherals/pcnt.rst                  | 2 +-
 docs/en/api-reference/peripherals/twai.rst                  | 2 +-
 docs/en/api-reference/storage/spi_flash_override_driver.rst | 2 +-
 docs/en/api-reference/system/async_memcpy.rst               | 2 +-
 docs/en/api-reference/system/ulp_instruction_set.rst        | 2 +-
 docs/en/api-reference/system/ulp_macros.rst                 | 2 +-
 docs/en/migration-guides/release-5.x/peripherals.rst        | 2 +-
 11 files changed, 11 insertions(+), 11 deletions(-)

diff --git a/docs/en/api-guides/bootloader.rst b/docs/en/api-guides/bootloader.rst
index ede6b483ed..2715e5d6d7 100644
--- a/docs/en/api-guides/bootloader.rst
+++ b/docs/en/api-guides/bootloader.rst
@@ -14,7 +14,7 @@ The ESP-IDF Software Bootloader performs the following functions:
 
 Bootloader is located at the address {IDF_TARGET_BOOTLOADER_OFFSET} in the flash.
 
-For a full description of the startup process including the the ESP-IDF bootloader, see :doc:`startup`.
+For a full description of the startup process including the ESP-IDF bootloader, see :doc:`startup`.
 
 .. _bootloader-compatibility:
 
diff --git a/docs/en/api-guides/esp-wifi-mesh.rst b/docs/en/api-guides/esp-wifi-mesh.rst
index 81e7599c1a..03284305a8 100644
--- a/docs/en/api-guides/esp-wifi-mesh.rst
+++ b/docs/en/api-guides/esp-wifi-mesh.rst
@@ -570,7 +570,7 @@ An ESP-WIFI-MESH network channel switch can be triggered by either the router or
 
 Root Node Triggered
 """""""""""""""""""
-**A root node triggered channel switch can only occur when the ESP-WIFI-MESH network is not connected to a router**. By calling :cpp:func:`esp_mesh_switch_channel`, the root node will set an initial Channel Switch Count value and begin including a CSA element in its beacon frames. Each CSA element is then received by second layer nodes, and forwarded downstream in the their own beacon frames.
+**A root node triggered channel switch can only occur when the ESP-WIFI-MESH network is not connected to a router**. By calling :cpp:func:`esp_mesh_switch_channel`, the root node will set an initial Channel Switch Count value and begin including a CSA element in its beacon frames. Each CSA element is then received by second layer nodes, and forwarded downstream in their own beacon frames.
 
 Router Triggered
 """"""""""""""""
diff --git a/docs/en/api-guides/wifi.rst b/docs/en/api-guides/wifi.rst
index 989403df1c..861a9b9e52 100644
--- a/docs/en/api-guides/wifi.rst
+++ b/docs/en/api-guides/wifi.rst
@@ -508,7 +508,7 @@ The scan type and other per-scan attributes are configured by :cpp:func:`esp_wif
        - min=0, max>0: scan dwells on each channel for ``max`` ms.
        - min>0, max>0: the minimum time the scan dwells on each channel is ``min`` ms. If no AP is found during this time frame, the scan switches to the next channel. Otherwise, the scan dwells on the channel for ``max`` ms.
 
-       If you want to improve the performance of the the scan, you can try to modify these two parameters.
+       If you want to improve the performance of the scan, you can try to modify these two parameters.
 
 
 There are also some global scan attributes which are configured by API :cpp:func:`esp_wifi_set_config()`, refer to `Station Basic Configuration`_
diff --git a/docs/en/api-reference/peripherals/mcpwm.rst b/docs/en/api-reference/peripherals/mcpwm.rst
index 44f84c4f40..017d934ac1 100644
--- a/docs/en/api-reference/peripherals/mcpwm.rst
+++ b/docs/en/api-reference/peripherals/mcpwm.rst
@@ -806,7 +806,7 @@ The MCPWM capture channel can inform the user when there's a valid edge detected
 
 - :cpp:member:`mcpwm_capture_event_callbacks_t::on_cap` sets callback function for the capture channel when a valid edge is detected.
 
-The callback function will provide event specific data of type :cpp:type:`mcpwm_capture_event_data_t`, so that you can get the the edge of the capture signal in :cpp:member:`mcpwm_capture_event_data_t::cap_edge` and the count value of that moment in :cpp:member:`mcpwm_capture_event_data_t::cap_value`.
+The callback function will provide event specific data of type :cpp:type:`mcpwm_capture_event_data_t`, so that you can get the edge of the capture signal in :cpp:member:`mcpwm_capture_event_data_t::cap_edge` and the count value of that moment in :cpp:member:`mcpwm_capture_event_data_t::cap_value`.
 
 The callback function is called within the ISR context, so is should **not** attempt to block (e.g., make sure that only FreeRTOS APIs with ``ISR`` suffix is called within the function).
 
diff --git a/docs/en/api-reference/peripherals/pcnt.rst b/docs/en/api-reference/peripherals/pcnt.rst
index accee48fb6..1892b5ed61 100644
--- a/docs/en/api-reference/peripherals/pcnt.rst
+++ b/docs/en/api-reference/peripherals/pcnt.rst
@@ -173,7 +173,7 @@ The PCNT unit features filters to ignore possible short glitches in the signals.
 
 You can enable the glitch filter for PCNT unit by calling :cpp:func:`pcnt_unit_set_glitch_filter` with the filter configuration provided above. Particularly, you can disable the glitch filter later by calling :cpp:func:`pcnt_unit_set_glitch_filter` with a `NULL` filter configuration.
 
-This function should be called when the the unit is in the init state. Otherwise, it will return :c:macro:`ESP_ERR_INVALID_STATE` error.
+This function should be called when the unit is in the init state. Otherwise, it will return :c:macro:`ESP_ERR_INVALID_STATE` error.
 
 .. note::
 
diff --git a/docs/en/api-reference/peripherals/twai.rst b/docs/en/api-reference/peripherals/twai.rst
index 2667b27058..3988210c06 100644
--- a/docs/en/api-reference/peripherals/twai.rst
+++ b/docs/en/api-reference/peripherals/twai.rst
@@ -329,7 +329,7 @@ Message Fields and Flags
 
 The TWAI driver distinguishes different types of messages by using the various bit field members of the :cpp:type:`twai_message_t` structure. These bit field members determine whether a message is in standard or extended format, a remote frame, and the type of transmission to use when transmitting such a message.
 
-These bit field members can also be toggled using the the `flags` member of :cpp:type:`twai_message_t` and the following message flags:
+These bit field members can also be toggled using the `flags` member of :cpp:type:`twai_message_t` and the following message flags:
 
 .. list-table::
     :widths: 30 70
diff --git a/docs/en/api-reference/storage/spi_flash_override_driver.rst b/docs/en/api-reference/storage/spi_flash_override_driver.rst
index 8f3e7a84b2..c1da0dbc23 100644
--- a/docs/en/api-reference/storage/spi_flash_override_driver.rst
+++ b/docs/en/api-reference/storage/spi_flash_override_driver.rst
@@ -32,7 +32,7 @@ Steps For Creating Custom Chip Drivers and Overriding the IDF Default Driver Lis
       
       1. Please check whether your flash chip have the capabilities listed in `spi_flash_caps_t` by checking the flash datasheet.
       2. Write a function named `spi_flash_chip_***(vendor)_get_caps`. Take the example below as a reference. (if the flash support `suspend` and `read unique id`).
-      3. Points the the pointer `get_chip_caps` (in `spi_flash_chip_t`) to the function mentioned above.
+      3. Points the pointer `get_chip_caps` (in `spi_flash_chip_t`) to the function mentioned above.
 
       .. code-block:: c
 
diff --git a/docs/en/api-reference/system/async_memcpy.rst b/docs/en/api-reference/system/async_memcpy.rst
index 3e3b343b7e..d5a4813571 100644
--- a/docs/en/api-reference/system/async_memcpy.rst
+++ b/docs/en/api-reference/system/async_memcpy.rst
@@ -44,7 +44,7 @@ Send memory copy request
 
 :cpp:func:`esp_async_memcpy` is the API to send memory copy request to DMA engine. It must be called after driver is installed successfully. This API is thread safe, so it can be called from different tasks.
 
-Different from the libc version of ``memcpy``, user should also pass a callback to :cpp:func:`esp_async_memcpy`, if it's necessary to be notified when the memory copy is done. The callback is executed in the ISR context, make sure you won't violate the the restriction applied to ISR handler.
+Different from the libc version of ``memcpy``, user should also pass a callback to :cpp:func:`esp_async_memcpy`, if it's necessary to be notified when the memory copy is done. The callback is executed in the ISR context, make sure you won't violate the restriction applied to ISR handler.
 
 Besides that, the callback function should reside in IRAM space by applying ``IRAM_ATTR`` attribute. The prototype of the callback function is :cpp:type:`async_memcpy_isr_cb_t`, please note that, the callback function should return true if it wakes up a high priority task by some API like :cpp:func:`xSemaphoreGiveFromISR`.
 
diff --git a/docs/en/api-reference/system/ulp_instruction_set.rst b/docs/en/api-reference/system/ulp_instruction_set.rst
index 5b0be07f77..abe268a9f3 100644
--- a/docs/en/api-reference/system/ulp_instruction_set.rst
+++ b/docs/en/api-reference/system/ulp_instruction_set.rst
@@ -1225,7 +1225,7 @@ The detailed description of all instructions is presented below:
 
 .. only:: esp32s2 or esp32s3
 
-  This instruction can access registers in RTC_CNTL, RTC_IO, SENS, and RTC_I2C peripherals. Address of the the register, as seen from the ULP, can be calculated from the address of the same register on the PeriBUS1 as follows::
+  This instruction can access registers in RTC_CNTL, RTC_IO, SENS, and RTC_I2C peripherals. Address of the register, as seen from the ULP, can be calculated from the address of the same register on the PeriBUS1 as follows::
 
     addr_ulp = (addr_peribus1 - DR_REG_RTCCNTL_BASE) / 4
 
diff --git a/docs/en/api-reference/system/ulp_macros.rst b/docs/en/api-reference/system/ulp_macros.rst
index 22a5b5eb2b..150f2a2921 100644
--- a/docs/en/api-reference/system/ulp_macros.rst
+++ b/docs/en/api-reference/system/ulp_macros.rst
@@ -28,7 +28,7 @@ The ``program`` array is an array of ``ulp_insn_t``, i.e. ULP coprocessor instru
 
 To generate branch instructions, special ``M_`` preprocessor defines are used. ``M_LABEL`` define can be used to define a branch target. Label identifier is a 16-bit integer. ``M_Bxxx`` defines can be used to generate branch instructions with target set to a particular label.
 
-Implementation note: these ``M_`` preprocessor defines will be translated into two ulp_insn_t values: one is a token value which contains label number, and the other is the actual instruction. ``ulp_process_macros_and_load`` function resolves the label number to the address, modifies the branch instruction to use the correct address, and removes the the extra ``ulp_insn_t`` token which contains the label numer.
+Implementation note: these ``M_`` preprocessor defines will be translated into two ulp_insn_t values: one is a token value which contains label number, and the other is the actual instruction. ``ulp_process_macros_and_load`` function resolves the label number to the address, modifies the branch instruction to use the correct address, and removes the extra ``ulp_insn_t`` token which contains the label numer.
 
 Here is an example of using labels and branches::
 
diff --git a/docs/en/migration-guides/release-5.x/peripherals.rst b/docs/en/migration-guides/release-5.x/peripherals.rst
index 495649109b..f421466359 100644
--- a/docs/en/migration-guides/release-5.x/peripherals.rst
+++ b/docs/en/migration-guides/release-5.x/peripherals.rst
@@ -119,7 +119,7 @@ Timer Group Driver
 
 Timer Group driver has been redesigned into :doc:`GPTimer <../../api-reference/peripherals/gptimer>`, which aims to unify and simplify the usage of general purpose timer. 
 
-Although it's recommended to use the the new driver APIs, the legacy driver is still available in the previous include path ``driver/timer.h``. However, by default, including ``driver/timer.h`` will trigger the build warning below. The warning can be suppressed by the Kconfig option :ref:`CONFIG_GPTIMER_SUPPRESS_DEPRECATE_WARN`.
+Although it's recommended to use the new driver APIs, the legacy driver is still available in the previous include path ``driver/timer.h``. However, by default, including ``driver/timer.h`` will trigger the build warning below. The warning can be suppressed by the Kconfig option :ref:`CONFIG_GPTIMER_SUPPRESS_DEPRECATE_WARN`.
 
 .. code-block:: text
 

From a29627f59d9c88ffdce9d6762078b90c84f9b025 Mon Sep 17 00:00:00 2001
From: Guillaume Souchere <guillaume.souchere@espressif.com>
Date: Wed, 5 Oct 2022 12:00:21 +0200
Subject: [PATCH 634/665] heap: fix the size of buffers in ignored tests

the ignored tests are updated with the minimum required buffer size to create
a new heap using the tlsf heap callocator.
---
 components/heap/test_apps/main/CMakeLists.txt |  2 +-
 .../{test_app_main.c => test_heap_main.c}     |  2 +-
 .../test_apps/main/test_runtime_heap_reg.c    | 27 ++++++++++---------
 components/heap/test_apps/pytest_heap.py      |  4 +--
 4 files changed, 18 insertions(+), 17 deletions(-)
 rename components/heap/test_apps/main/{test_app_main.c => test_heap_main.c} (96%)

diff --git a/components/heap/test_apps/main/CMakeLists.txt b/components/heap/test_apps/main/CMakeLists.txt
index 25d6596721..d823d12c98 100644
--- a/components/heap/test_apps/main/CMakeLists.txt
+++ b/components/heap/test_apps/main/CMakeLists.txt
@@ -1,4 +1,4 @@
-set(src_test "test_app_main.c"
+set(src_test "test_heap_main.c"
              "test_aligned_alloc_caps.c"
              "test_allocator_timings.c"
              "test_corruption_check.c"
diff --git a/components/heap/test_apps/main/test_app_main.c b/components/heap/test_apps/main/test_heap_main.c
similarity index 96%
rename from components/heap/test_apps/main/test_app_main.c
rename to components/heap/test_apps/main/test_heap_main.c
index fdae5be5fb..c5f5dce532 100644
--- a/components/heap/test_apps/main/test_app_main.c
+++ b/components/heap/test_apps/main/test_heap_main.c
@@ -8,7 +8,7 @@
 #include "unity_test_runner.h"
 #include "esp_heap_caps.h"
 
-#define TEST_MEMORY_LEAK_THRESHOLD (-1024)
+#define TEST_MEMORY_LEAK_THRESHOLD (-3000)
 
 static size_t before_free_8bit;
 static size_t before_free_32bit;
diff --git a/components/heap/test_apps/main/test_runtime_heap_reg.c b/components/heap/test_apps/main/test_runtime_heap_reg.c
index c2729708f4..b1bc832a0a 100644
--- a/components/heap/test_apps/main/test_runtime_heap_reg.c
+++ b/components/heap/test_apps/main/test_runtime_heap_reg.c
@@ -15,13 +15,17 @@
 #include "esp_system.h"
 #include "heap_memory_layout.h"
 
+#include "../tlsf/tlsf.h"
 
 /* NOTE: This is not a well-formed unit test, it leaks memory */
 TEST_CASE("Allocate new heap at runtime", "[heap][ignore]")
 {
-    const size_t BUF_SZ = 1000;
-    const size_t HEAP_OVERHEAD_MAX = 200;
+    // 60 bytes of overhead in multi_heap + size of control_t from tlsf
+    const size_t HEAP_OVERHEAD_MAX = tlsf_size() + 60;
+    const size_t MIN_HEAP_SIZE = HEAP_OVERHEAD_MAX + tlsf_block_size_min();
+    const size_t BUF_SZ = MIN_HEAP_SIZE;
     void *buffer = malloc(BUF_SZ);
+
     TEST_ASSERT_NOT_NULL(buffer);
     uint32_t before_free = esp_get_free_heap_size();
     TEST_ESP_OK( heap_caps_add_region((intptr_t)buffer, (intptr_t)buffer + BUF_SZ) );
@@ -36,12 +40,12 @@ TEST_CASE("Allocate new heap at runtime", "[heap][ignore]")
 */
 TEST_CASE("Allocate new heap with new capability", "[heap][ignore]")
 {
-    const size_t BUF_SZ = 100;
-#ifdef CONFIG_ESP_SYSTEM_MEMPROT_FEATURE
-    const size_t ALLOC_SZ = 32;
-#else
-    const size_t ALLOC_SZ = 64; // More than half of BUF_SZ
-#endif
+    // 60 bytes of multi_heap structures overhead + size of control_t from tlsf
+    const size_t HEAP_OVERHEAD = tlsf_size() + 60;
+    const size_t MIN_HEAP_SIZE = HEAP_OVERHEAD + tlsf_block_size_min();
+    const size_t BUF_SZ = MIN_HEAP_SIZE;
+    const size_t ALLOC_SZ = tlsf_block_size_min();
+
     const uint32_t MALLOC_CAP_INVENTED = (1 << 30); /* this must be unused in esp_heap_caps.h */
 
     /* no memory exists to provide this capability */
@@ -62,8 +66,8 @@ TEST_CASE("Allocate new heap with new capability", "[heap][ignore]")
 
 TEST_CASE("Add .bss memory to heap region runtime", "[heap][ignore]")
 {
-#define BUF_SZ 1000
-#define HEAP_OVERHEAD_MAX 200
+#define HEAP_OVERHEAD_MAX 3248
+#define BUF_SZ 3260
     static uint8_t s_buffer[BUF_SZ];
 
     printf("s_buffer start %08x end %08x\n", (intptr_t)s_buffer, (intptr_t)s_buffer + BUF_SZ);
@@ -73,9 +77,6 @@ TEST_CASE("Add .bss memory to heap region runtime", "[heap][ignore]")
     printf("Before %"PRIu32" after %"PRIu32"\n", before_free, after_free);
     /* allow for some 'heap overhead' from accounting structures */
     TEST_ASSERT(after_free >= before_free + BUF_SZ - HEAP_OVERHEAD_MAX);
-
-    /* Twice add must be failed */
-    TEST_ASSERT( (heap_caps_add_region((intptr_t)s_buffer, (intptr_t)s_buffer + BUF_SZ) != ESP_OK) );
 }
 
 extern esp_err_t heap_caps_check_add_region_allowed(intptr_t heap_start, intptr_t heap_end, intptr_t start, intptr_t end);
diff --git a/components/heap/test_apps/pytest_heap.py b/components/heap/test_apps/pytest_heap.py
index 8c43daa550..377e595c43 100644
--- a/components/heap/test_apps/pytest_heap.py
+++ b/components/heap/test_apps/pytest_heap.py
@@ -17,7 +17,7 @@ from pytest_embedded import Dut
 )
 def test_heap_poisoning(dut: Dut) -> None:
     dut.expect_exact('Press ENTER to see the list of tests')
-    dut.write('![ignore]')
+    dut.write('*')
     dut.expect_unity_test_output(timeout=300)
 
 
@@ -34,7 +34,7 @@ def test_heap_poisoning(dut: Dut) -> None:
 )
 def test_heap(dut: Dut) -> None:
     dut.expect_exact('Press ENTER to see the list of tests')
-    dut.write('![ignore]')
+    dut.write('*')
     dut.expect_unity_test_output(timeout=300)
 
 

From 2cce5e98b1760880e4cbd0d9dcd4f9c96e909f0f Mon Sep 17 00:00:00 2001
From: Guillaume Souchere <guillaume.souchere@espressif.com>
Date: Wed, 5 Oct 2022 15:03:05 +0200
Subject: [PATCH 635/665] heap: add dynamic poisoning threshold in pytest env
 to allow test with known memory leak to pass

---
 .../heap/test_apps/main/test_heap_main.c      | 11 +++++++--
 .../test_apps/main/test_runtime_heap_reg.c    | 24 +++++++++++++------
 2 files changed, 26 insertions(+), 9 deletions(-)

diff --git a/components/heap/test_apps/main/test_heap_main.c b/components/heap/test_apps/main/test_heap_main.c
index c5f5dce532..c271df754f 100644
--- a/components/heap/test_apps/main/test_heap_main.c
+++ b/components/heap/test_apps/main/test_heap_main.c
@@ -8,7 +8,12 @@
 #include "unity_test_runner.h"
 #include "esp_heap_caps.h"
 
-#define TEST_MEMORY_LEAK_THRESHOLD (-3000)
+#define TEST_MEMORY_LEAK_THRESHOLD_DEFAULT -100
+static int leak_threshold = TEST_MEMORY_LEAK_THRESHOLD_DEFAULT;
+void set_leak_threshold(int threshold)
+{
+    leak_threshold = threshold;
+}
 
 static size_t before_free_8bit;
 static size_t before_free_32bit;
@@ -17,7 +22,7 @@ static void check_leak(size_t before_free, size_t after_free, const char *type)
 {
     ssize_t delta = after_free - before_free;
     printf("MALLOC_CAP_%s: Before %u bytes free, After %u bytes free (delta %d)\n", type, before_free, after_free, delta);
-    TEST_ASSERT_MESSAGE(delta >= TEST_MEMORY_LEAK_THRESHOLD, "memory leak");
+    TEST_ASSERT_MESSAGE(delta >= leak_threshold, "memory leak");
 }
 
 void setUp(void)
@@ -32,6 +37,8 @@ void tearDown(void)
     size_t after_free_32bit = heap_caps_get_free_size(MALLOC_CAP_32BIT);
     check_leak(before_free_8bit, after_free_8bit, "8BIT");
     check_leak(before_free_32bit, after_free_32bit, "32BIT");
+
+    leak_threshold = TEST_MEMORY_LEAK_THRESHOLD_DEFAULT;
 }
 
 void app_main(void)
diff --git a/components/heap/test_apps/main/test_runtime_heap_reg.c b/components/heap/test_apps/main/test_runtime_heap_reg.c
index b1bc832a0a..2dd56a1f93 100644
--- a/components/heap/test_apps/main/test_runtime_heap_reg.c
+++ b/components/heap/test_apps/main/test_runtime_heap_reg.c
@@ -17,11 +17,14 @@
 
 #include "../tlsf/tlsf.h"
 
+extern void set_leak_threshold(int threshold);
+
 /* NOTE: This is not a well-formed unit test, it leaks memory */
-TEST_CASE("Allocate new heap at runtime", "[heap][ignore]")
+TEST_CASE("Allocate new heap at runtime", "[heap]")
 {
-    // 60 bytes of overhead in multi_heap + size of control_t from tlsf
-    const size_t HEAP_OVERHEAD_MAX = tlsf_size() + 60;
+    // 84 bytes of overhead to account for multi_heap structs and eventual
+    // poisoning bytes + size of control_t from tlsf
+    const size_t HEAP_OVERHEAD_MAX = tlsf_size() + 84;
     const size_t MIN_HEAP_SIZE = HEAP_OVERHEAD_MAX + tlsf_block_size_min();
     const size_t BUF_SZ = MIN_HEAP_SIZE;
     void *buffer = malloc(BUF_SZ);
@@ -33,15 +36,19 @@ TEST_CASE("Allocate new heap at runtime", "[heap][ignore]")
     printf("Before %"PRIu32" after %"PRIu32"\n", before_free, after_free);
     /* allow for some 'heap overhead' from accounting structures */
     TEST_ASSERT(after_free >= before_free + BUF_SZ - HEAP_OVERHEAD_MAX);
+
+    // set the leak threshold to a bigger value as this test leaks memory
+    set_leak_threshold(-3000);
 }
 
 /* NOTE: This is not a well-formed unit test, it leaks memory and
    may fail if run twice in a row without a reset.
 */
-TEST_CASE("Allocate new heap with new capability", "[heap][ignore]")
+TEST_CASE("Allocate new heap with new capability", "[heap]")
 {
-    // 60 bytes of multi_heap structures overhead + size of control_t from tlsf
-    const size_t HEAP_OVERHEAD = tlsf_size() + 60;
+    // 84 bytes of overhead to account for multi_heap structs and eventual
+    // poisoning bytes + size of control_t from tlsf
+    const size_t HEAP_OVERHEAD = tlsf_size() + 84;
     const size_t MIN_HEAP_SIZE = HEAP_OVERHEAD + tlsf_block_size_min();
     const size_t BUF_SZ = MIN_HEAP_SIZE;
     const size_t ALLOC_SZ = tlsf_block_size_min();
@@ -58,13 +65,16 @@ TEST_CASE("Allocate new heap with new capability", "[heap][ignore]")
 
     /* ta-da, it's now possible! */
     TEST_ASSERT_NOT_NULL( heap_caps_malloc(ALLOC_SZ, MALLOC_CAP_INVENTED) );
+
+    // set the leak threshold to a bigger value as this test leaks memory
+    set_leak_threshold(-3000);
 }
 
 /* NOTE: This is not a well-formed unit test.
  * If run twice without a reset, it will failed.
  */
 
-TEST_CASE("Add .bss memory to heap region runtime", "[heap][ignore]")
+TEST_CASE("Add .bss memory to heap region runtime", "[heap]")
 {
 #define HEAP_OVERHEAD_MAX 3248
 #define BUF_SZ 3260

From 2b5a844640816971d3d0d4f73b2f110d967aed8c Mon Sep 17 00:00:00 2001
From: Guillaume Souchere <guillaume.souchere@espressif.com>
Date: Wed, 5 Oct 2022 15:05:08 +0200
Subject: [PATCH 636/665] heap: fix the boundary checks when adding a new
 region

---
 components/heap/heap_caps_init.c                       | 4 ++--
 components/heap/test_apps/main/test_runtime_heap_reg.c | 5 ++++-
 2 files changed, 6 insertions(+), 3 deletions(-)

diff --git a/components/heap/heap_caps_init.c b/components/heap/heap_caps_init.c
index 75556dd155..5a7beb3a7c 100644
--- a/components/heap/heap_caps_init.c
+++ b/components/heap/heap_caps_init.c
@@ -189,14 +189,14 @@ bool heap_caps_check_add_region_allowed(intptr_t heap_start, intptr_t heap_end,
      *  3.add region  (s3>=s && e3<e)                             |---------------|                      correct: bool condition_3 = start >= heap_start && end < heap_end;
      *                                                                  |--------------|                 correct
      *
-     *  4.add region  (s4<e && e4>e)                              |------------------------|             wrong:   bool condition_4 = start < heap_end && end > heap_end;
+     *  4.add region  (s4<e && e4>=e)                              |------------------------|            wrong:   bool condition_4 = start < heap_end && end >= heap_end;
      *                                                                  |---------------------|          wrong
      *
      *  5.add region  (s5>=e)                                                            |----|          correct: bool condition_5 = start >= heap_end;
      */
 
     bool condition_2 = start < heap_start && end > heap_start;        // if true then region not allowed
-    bool condition_4 = start < heap_end && end > heap_end;            // if true then region not allowed
+    bool condition_4 = start < heap_end && end >= heap_end;            // if true then region not allowed
 
     return (condition_2 || condition_4) ? false: true;
 }
diff --git a/components/heap/test_apps/main/test_runtime_heap_reg.c b/components/heap/test_apps/main/test_runtime_heap_reg.c
index 2dd56a1f93..8e54973ede 100644
--- a/components/heap/test_apps/main/test_runtime_heap_reg.c
+++ b/components/heap/test_apps/main/test_runtime_heap_reg.c
@@ -87,6 +87,9 @@ TEST_CASE("Add .bss memory to heap region runtime", "[heap]")
     printf("Before %"PRIu32" after %"PRIu32"\n", before_free, after_free);
     /* allow for some 'heap overhead' from accounting structures */
     TEST_ASSERT(after_free >= before_free + BUF_SZ - HEAP_OVERHEAD_MAX);
+
+    /* Twice add must be failed */
+    TEST_ASSERT( (heap_caps_add_region((intptr_t)s_buffer, (intptr_t)s_buffer + BUF_SZ) != ESP_OK) );
 }
 
 extern esp_err_t heap_caps_check_add_region_allowed(intptr_t heap_start, intptr_t heap_end, intptr_t start, intptr_t end);
@@ -98,10 +101,10 @@ TEST_CASE("Add heap region address range checks", "[heap]")
 
     TEST_ASSERT_TRUE(heap_caps_check_add_region_allowed(heap_start, heap_end, 0x0, 0x1000));
     TEST_ASSERT_TRUE(heap_caps_check_add_region_allowed(heap_start, heap_end, 0x1000, 0x2000));
-    TEST_ASSERT_TRUE(heap_caps_check_add_region_allowed(heap_start, heap_end, 0x1000, 0x3000));
     TEST_ASSERT_TRUE(heap_caps_check_add_region_allowed(heap_start, heap_end, 0x3000, 0x4000));
     TEST_ASSERT_FALSE(heap_caps_check_add_region_allowed(heap_start, heap_end, 0x0, 0x2000));
     TEST_ASSERT_FALSE(heap_caps_check_add_region_allowed(heap_start, heap_end, 0x0, 0x4000));
     TEST_ASSERT_FALSE(heap_caps_check_add_region_allowed(heap_start, heap_end, 0x1000, 0x4000));
     TEST_ASSERT_FALSE(heap_caps_check_add_region_allowed(heap_start, heap_end, 0x2000, 0x4000));
+    TEST_ASSERT_FALSE(heap_caps_check_add_region_allowed(heap_start, heap_end, 0x1000, 0x3000));
 }

From 93153bdfe110294d5fb8ad7a89d46ca816d270bb Mon Sep 17 00:00:00 2001
From: Sudeep Mohanty <sudeep.mohanty@espressif.com>
Date: Mon, 3 Oct 2022 16:11:15 +0200
Subject: [PATCH 637/665] ulp: add all 'ignore' tests to pytest framework

This commit adds a way to run all 'ignore' tests for ulp using the
pytest framework.
---
 .../ulp/test_apps/ulp_fsm/main/test_ulp.c     | 10 ++--
 .../test_apps/ulp_fsm/pytest_ulp_fsm_app.py   | 53 ++++++++++++++++++-
 .../test_apps/ulp_riscv/main/test_ulp_riscv.c |  2 +-
 .../test_apps/ulp_riscv/pytest_ulp_riscv.py   | 13 ++++-
 4 files changed, 70 insertions(+), 8 deletions(-)

diff --git a/components/ulp/test_apps/ulp_fsm/main/test_ulp.c b/components/ulp/test_apps/ulp_fsm/main/test_ulp.c
index e3386e584f..7f1efad04a 100644
--- a/components/ulp/test_apps/ulp_fsm/main/test_ulp.c
+++ b/components/ulp/test_apps/ulp_fsm/main/test_ulp.c
@@ -205,7 +205,7 @@ TEST_CASE("ULP FSM light-sleep wakeup test", "[ulp]")
     TEST_ASSERT(esp_sleep_get_wakeup_cause() == ESP_SLEEP_WAKEUP_ULP);
 }
 
-TEST_CASE("ULP FSM deep-sleep wakeup test", "[ulp][reset=SW_CPU_RESET][ignore]")
+TEST_CASE("ULP FSM deep-sleep wakeup test", "[ulp][ulp_deep_sleep_wakeup]")
 {
     assert(CONFIG_ULP_COPROC_RESERVE_MEM >= 260 && "this test needs ULP_COPROC_RESERVE_MEM option set in menuconfig");
 
@@ -389,7 +389,7 @@ TEST_CASE("ULP FSM I_WR_REG instruction test", "[ulp]")
 }
 
 
-TEST_CASE("ULP FSM controls RTC_IO", "[ulp][ignore]")
+TEST_CASE("ULP FSM controls RTC_IO", "[ulp][ulp_deep_sleep_wakeup]")
 {
     assert(CONFIG_ULP_COPROC_RESERVE_MEM >= 260 && "this test needs ULP_COPROC_RESERVE_MEM option set in menuconfig");
 
@@ -455,7 +455,7 @@ TEST_CASE("ULP FSM controls RTC_IO", "[ulp][ignore]")
     UNITY_TEST_FAIL(__LINE__, "Should not get here!");
 }
 
-TEST_CASE("ULP FSM power consumption in deep sleep", "[ulp][ignore]")
+TEST_CASE("ULP FSM power consumption in deep sleep", "[ulp][ulp_deep_sleep_wakeup]")
 {
     assert(CONFIG_ULP_COPROC_RESERVE_MEM >= 4 && "this test needs ULP_COPROC_RESERVE_MEM option set in menuconfig");
 
@@ -555,7 +555,7 @@ TEST_CASE("ULP FSM timer setting", "[ulp]")
 }
 
 #if !DISABLED_FOR_TARGETS(ESP32)
-TEST_CASE("ULP FSM can use temperature sensor (TSENS) in deep sleep", "[ulp][ignore]")
+TEST_CASE("ULP FSM can use temperature sensor (TSENS) in deep sleep", "[ulp][ulp_deep_sleep_wakeup]")
 {
     assert(CONFIG_ULP_COPROC_RESERVE_MEM >= 260 && "this test needs ULP_COPROC_RESERVE_MEM option set in menuconfig");
 
@@ -622,7 +622,7 @@ TEST_CASE("ULP FSM can use temperature sensor (TSENS) in deep sleep", "[ulp][ign
 }
 #endif //#if !DISABLED_FOR_TARGETS(ESP32)
 
-TEST_CASE("ULP FSM can use ADC in deep sleep", "[ulp][ignore]")
+TEST_CASE("ULP FSM can use ADC in deep sleep", "[ulp][ulp_deep_sleep_wakeup]")
 {
     assert(CONFIG_ULP_COPROC_RESERVE_MEM >= 260 && "this test needs ULP_COPROC_RESERVE_MEM option set in menuconfig");
 
diff --git a/components/ulp/test_apps/ulp_fsm/pytest_ulp_fsm_app.py b/components/ulp/test_apps/ulp_fsm/pytest_ulp_fsm_app.py
index c6f683587a..0377e470e6 100644
--- a/components/ulp/test_apps/ulp_fsm/pytest_ulp_fsm_app.py
+++ b/components/ulp/test_apps/ulp_fsm/pytest_ulp_fsm_app.py
@@ -11,5 +11,56 @@ from pytest_embedded import Dut
 @pytest.mark.generic
 def test_ulp_fsm(dut: Dut) -> None:
     dut.expect('Press ENTER to see the list of tests')
-    dut.write('![ignore]')
+    dut.write('![ulp_deep_sleep_wakeup]')
     dut.expect_unity_test_output()
+
+
+# Run all deepsleep wakeup tests one after the other instead of running them all with the `ulp_deep_sleep_wakeup` tag.
+# This makes sure that all tests are run even after one test causes a system reset.
+@pytest.mark.esp32
+@pytest.mark.esp32s2
+@pytest.mark.esp32s3
+@pytest.mark.generic
+def test_ulp_fsm_deep_sleep_wakeup(dut: Dut) -> None:
+    dut.expect('Press ENTER to see the list of tests')
+    dut.write('"ULP FSM deep-sleep wakeup test"')
+    dut.expect('rst:0x5')
+
+
+@pytest.mark.esp32
+@pytest.mark.esp32s2
+@pytest.mark.esp32s3
+@pytest.mark.generic
+def test_ulp_fsm_rtc_io(dut: Dut) -> None:
+    dut.expect('Press ENTER to see the list of tests')
+    dut.write('"ULP FSM controls RTC_IO"')
+    dut.expect('rst:0x5')
+
+
+@pytest.mark.esp32
+@pytest.mark.esp32s2
+@pytest.mark.esp32s3
+@pytest.mark.generic
+def test_ulp_fsm_deep_sleep_power_consumption(dut: Dut) -> None:
+    dut.expect('Press ENTER to see the list of tests')
+    dut.write('"ULP FSM power consumption in deep sleep"')
+    dut.expect('rst:0x5')
+
+
+@pytest.mark.esp32s2
+@pytest.mark.esp32s3
+@pytest.mark.generic
+def test_ulp_fsm_tsens(dut: Dut) -> None:
+    dut.expect('Press ENTER to see the list of tests')
+    dut.write('"ULP FSM can use temperature sensor (TSENS) in deep sleep"')
+    dut.expect('rst:0x5')
+
+
+@pytest.mark.esp32
+@pytest.mark.esp32s2
+@pytest.mark.esp32s3
+@pytest.mark.generic
+def test_ulp_fsm_adc(dut: Dut) -> None:
+    dut.expect('Press ENTER to see the list of tests')
+    dut.write('"ULP FSM can use ADC in deep sleep"')
+    dut.expect('rst:0x5')
diff --git a/components/ulp/test_apps/ulp_riscv/main/test_ulp_riscv.c b/components/ulp/test_apps/ulp_riscv/main/test_ulp_riscv.c
index 4f49eb7596..95484f13bb 100644
--- a/components/ulp/test_apps/ulp_riscv/main/test_ulp_riscv.c
+++ b/components/ulp/test_apps/ulp_riscv/main/test_ulp_riscv.c
@@ -184,7 +184,7 @@ TEST_CASE("ULP-RISC-V can stop itself and be resumed from the main CPU", "[ulp]"
 * Keep this test case as the last test case in this suite as a CPU reset occurs.
 * Add new test cases above in order to ensure they run when all test cases are run together.
 */
-TEST_CASE("ULP-RISC-V is able to wakeup main CPU from deep sleep", "[ulp][reset=SW_CPU_RESET][ignore]")
+TEST_CASE("ULP-RISC-V is able to wakeup main CPU from deep sleep", "[ulp][ulp_deep_sleep_wakeup]")
 {
     /* Load ULP RISC-V firmware and start the ULP RISC-V Coprocessor */
     load_and_start_ulp_firmware();
diff --git a/components/ulp/test_apps/ulp_riscv/pytest_ulp_riscv.py b/components/ulp/test_apps/ulp_riscv/pytest_ulp_riscv.py
index b006e0f341..692c6d55ec 100644
--- a/components/ulp/test_apps/ulp_riscv/pytest_ulp_riscv.py
+++ b/components/ulp/test_apps/ulp_riscv/pytest_ulp_riscv.py
@@ -10,5 +10,16 @@ from pytest_embedded import Dut
 @pytest.mark.generic
 def test_ulp_riscv(dut: Dut) -> None:
     dut.expect('Press ENTER to see the list of tests')
-    dut.write('![ignore]')
+    dut.write('![ulp_deep_sleep_wakeup]')
     dut.expect_unity_test_output()
+
+
+# Run all deepsleep wakeup tests one after the other instead of running them all with the `ulp_deep_sleep_wakeup` tag.
+# This makes sure that all tests are run even after one test causes a system reset.
+@pytest.mark.esp32s2
+@pytest.mark.esp32s3
+@pytest.mark.generic
+def test_ulp_deep_sleep_wakeup(dut: Dut) -> None:
+    dut.expect('Press ENTER to see the list of tests')
+    dut.write('"ULP-RISC-V is able to wakeup main CPU from deep sleep"')
+    dut.expect('rst:0x5')

From 05092e2f8208a576e3a94934e972d3ee302dd9e8 Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Thu, 22 Sep 2022 17:52:52 +0800
Subject: [PATCH 638/665] rgb_lcd: support restart dma transmission manually

When doing Flash operations (e.g. OTA), LCD's DMA bandwidth will be not
sufficient, causing the desync between the LCD controller and DMA.

Added a restart function to help the user to make them sync again.
---
 .../esp_lcd/include/esp_lcd_panel_rgb.h       | 30 ++++++++--
 components/esp_lcd/src/esp_lcd_rgb_panel.c    | 56 ++++++++++++++-----
 .../test_apps/rgb_lcd/main/test_rgb_panel.c   | 25 +++++++++
 .../test_apps/rgb_lcd/sdkconfig.ci.iram_safe  |  1 +
 docs/en/api-reference/peripherals/lcd.rst     |  2 +-
 5 files changed, 92 insertions(+), 22 deletions(-)

diff --git a/components/esp_lcd/include/esp_lcd_panel_rgb.h b/components/esp_lcd/include/esp_lcd_panel_rgb.h
index a4ec006fa2..b23090693b 100644
--- a/components/esp_lcd/include/esp_lcd_panel_rgb.h
+++ b/components/esp_lcd/include/esp_lcd_panel_rgb.h
@@ -79,7 +79,7 @@ typedef struct {
 /**
  * @brief RGB LCD VSYNC event callback prototype
  *
- * @param[in] panel LCD panel handle, returned from `esp_lcd_new_rgb_panel()`
+ * @param[in] panel LCD panel handle, returned from `esp_lcd_new_rgb_panel`
  * @param[in] edata Panel event data, fed by driver
  * @param[in] user_ctx User data, passed from `esp_lcd_rgb_panel_register_event_callbacks()`
  * @return Whether a high priority task has been waken up by this function
@@ -89,7 +89,7 @@ typedef bool (*esp_lcd_rgb_panel_vsync_cb_t)(esp_lcd_panel_handle_t panel, const
 /**
  * @brief Prototype for function to re-fill a bounce buffer, rather than copying from the frame buffer
  *
- * @param[in] panel LCD panel handle, returned from `esp_lcd_new_rgb_panel()`
+ * @param[in] panel LCD panel handle, returned from `esp_lcd_new_rgb_panel`
  * @param[in] bounce_buf Bounce buffer to write data into
  * @param[in] pos_px How many pixels already were sent to the display in this frame, in other words,
  *                   at what pixel the routine should start putting data into bounce_buf
@@ -157,7 +157,7 @@ esp_err_t esp_lcd_new_rgb_panel(const esp_lcd_rgb_panel_config_t *rgb_panel_conf
 /**
  * @brief Register LCD RGB panel event callbacks
  *
- * @param[in] panel LCD panel handle, returned from `esp_lcd_new_rgb_panel()`
+ * @param[in] panel LCD panel handle, returned from `esp_lcd_new_rgb_panel`
  * @param[in] callbacks Group of callback functions
  * @param[in] user_ctx User data, which will be passed to the callback functions directly
  * @return
@@ -176,7 +176,7 @@ esp_err_t esp_lcd_rgb_panel_register_event_callbacks(esp_lcd_panel_handle_t pane
  * @note This function doesn't cause the hardware to update the PCLK immediately but to record the new frequency and set a flag internally.
  *       Only in the next VSYNC event handler, will the driver attempt to update the PCLK frequency.
  *
- * @param[in] panel LCD panel handle, returned from `esp_lcd_new_rgb_panel()`
+ * @param[in] panel LCD panel handle, returned from `esp_lcd_new_rgb_panel`
  * @param[in] freq_hz Frequency of pixel clock, in Hz
  * @return
  *      - ESP_ERR_INVALID_ARG: Set PCLK frequency failed because of invalid argument
@@ -184,10 +184,28 @@ esp_err_t esp_lcd_rgb_panel_register_event_callbacks(esp_lcd_panel_handle_t pane
  */
 esp_err_t esp_lcd_rgb_panel_set_pclk(esp_lcd_panel_handle_t panel, uint32_t freq_hz);
 
+/**
+ * @brief Restart the LCD transmission
+ *
+ * @note This function can be useful when the LCD controller is out of sync with the DMA because of insufficient bandwidth.
+ *       To save the screen from a permanent shift, you can call this function to restart the LCD DMA.
+ * @note This function doesn't restart the DMA immediately but to set a flag internally.
+ *       Only in the next VSYNC event handler, will the driver attempt to do the restart job.
+ * @note If CONFIG_LCD_RGB_RESTART_IN_VSYNC is enabled, you don't need to call this function manually,
+ *       because the restart job will be done automatically in the VSYNC event handler.
+ *
+ * @param[in] panel panel LCD panel handle, returned from `esp_lcd_new_rgb_panel`
+ * @return
+ *      - ESP_ERR_INVALID_ARG: Restart the LCD failed because of invalid argument
+ *      - ESP_ERR_INVALID_STATE: Restart the LCD failed because the LCD diver is working in refresh-on-demand mode
+ *      - ESP_OK: Restart the LCD successfully
+ */
+esp_err_t esp_lcd_rgb_panel_restart(esp_lcd_panel_handle_t panel);
+
 /**
  * @brief Get the address of the frame buffer(s) that allocated by the driver
  *
- * @param[in] panel LCD panel handle, returned from `esp_lcd_new_rgb_panel()`
+ * @param[in] panel LCD panel handle, returned from `esp_lcd_new_rgb_panel`
  * @param[in] fb_num Number of frame buffer(s) to get. This value must be the same as the number of the following parameters.
  * @param[out] fb0 Returned address of the frame buffer 0
  * @param[out] ... List of other frame buffer addresses
@@ -202,7 +220,7 @@ esp_err_t esp_lcd_rgb_panel_get_frame_buffer(esp_lcd_panel_handle_t panel, uint3
  *
  * @note This function should only be called when the RGB panel is working under the `refresh_on_demand` mode.
  *
- * @param[in] panel LCD panel handle, returned from `esp_lcd_new_rgb_panel()`
+ * @param[in] panel LCD panel handle, returned from `esp_lcd_new_rgb_panel`
  * @return
  *      - ESP_ERR_INVALID_ARG: Start a refresh failed because of invalid argument
  *      - ESP_ERR_INVALID_STATE: Start a refresh failed because the LCD panel is not created with the `refresh_on_demand` flag enabled.
diff --git a/components/esp_lcd/src/esp_lcd_rgb_panel.c b/components/esp_lcd/src/esp_lcd_rgb_panel.c
index 4b42cd0dbc..9979b2fbcc 100644
--- a/components/esp_lcd/src/esp_lcd_rgb_panel.c
+++ b/components/esp_lcd/src/esp_lcd_rgb_panel.c
@@ -115,6 +115,7 @@ struct esp_rgb_panel_t {
         uint32_t no_fb: 1;               // No frame buffer allocated in the driver
         uint32_t fb_in_psram: 1;         // Whether the frame buffer is in PSRAM
         uint32_t need_update_pclk: 1;    // Whether to update the PCLK before start a new transaction
+        uint32_t need_restart: 1;        // Whether to restart the LCD controller and the DMA
         uint32_t bb_invalidate_cache: 1; // Whether to do cache invalidation in bounce buffer mode
     } flags;
     dma_descriptor_t *dma_links[2];    // fbs[0] <-> dma_links[0], fbs[1] <-> dma_links[1]
@@ -362,6 +363,19 @@ esp_err_t esp_lcd_rgb_panel_set_pclk(esp_lcd_panel_handle_t panel, uint32_t freq
     return ESP_OK;
 }
 
+esp_err_t esp_lcd_rgb_panel_restart(esp_lcd_panel_handle_t panel)
+{
+    ESP_RETURN_ON_FALSE(panel, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
+    esp_rgb_panel_t *rgb_panel = __containerof(panel, esp_rgb_panel_t, base);
+    ESP_RETURN_ON_FALSE(rgb_panel->flags.stream_mode, ESP_ERR_INVALID_STATE, TAG, "not in stream mode");
+
+    // the underlying restart job will be done in the `LCD_LL_EVENT_VSYNC_END` event handler
+    portENTER_CRITICAL(&rgb_panel->spinlock);
+    rgb_panel->flags.need_restart = true;
+    portEXIT_CRITICAL(&rgb_panel->spinlock);
+    return ESP_OK;
+}
+
 esp_err_t esp_lcd_rgb_panel_get_frame_buffer(esp_lcd_panel_handle_t panel, uint32_t fb_num, void **fb0, ...)
 {
     ESP_RETURN_ON_FALSE(panel, ESP_ERR_INVALID_ARG, TAG, "invalid argument");
@@ -996,16 +1010,15 @@ static esp_err_t lcd_rgb_panel_create_trans_link(esp_rgb_panel_t *panel)
         }
     }
 
-#if CONFIG_LCD_RGB_RESTART_IN_VSYNC
     // On restart, the data sent to the LCD peripheral needs to start LCD_FIFO_PRESERVE_SIZE_PX pixels after the FB start
     // so we use a dedicated DMA node to restart the DMA transaction
+    // see also `lcd_rgb_panel_try_restart_transmission`
     memcpy(&panel->dma_restart_node, &panel->dma_nodes[0], sizeof(panel->dma_restart_node));
     int restart_skip_bytes = LCD_FIFO_PRESERVE_SIZE_PX * sizeof(uint16_t);
     uint8_t *p = (uint8_t *)panel->dma_restart_node.buffer;
     panel->dma_restart_node.buffer = &p[restart_skip_bytes];
     panel->dma_restart_node.dw0.length -= restart_skip_bytes;
     panel->dma_restart_node.dw0.size -= restart_skip_bytes;
-#endif
 
     // alloc DMA channel and connect to LCD peripheral
     gdma_channel_alloc_config_t dma_chan_config = {
@@ -1030,9 +1043,31 @@ static esp_err_t lcd_rgb_panel_create_trans_link(esp_rgb_panel_t *panel)
     return ESP_OK;
 }
 
-#if CONFIG_LCD_RGB_RESTART_IN_VSYNC
-static IRAM_ATTR void lcd_rgb_panel_restart_transmission_in_isr(esp_rgb_panel_t *panel)
+// reset the GDMA channel every VBlank to stop permanent desyncs from happening.
+// Note that this fix can lead to single-frame desyncs itself, as in: if this interrupt
+// is late enough, the display will shift as the LCD controller already read out the
+// first data bytes, and resetting DMA will re-send those. However, the single-frame
+// desync this leads to is preferable to the permanent desync that could otherwise
+// happen. It's also not super-likely as this interrupt has the entirety of the VBlank
+// time to reset DMA.
+static IRAM_ATTR void lcd_rgb_panel_try_restart_transmission(esp_rgb_panel_t *panel)
 {
+    bool do_restart = false;
+#if CONFIG_LCD_RGB_RESTART_IN_VSYNC
+    do_restart = true;
+#else
+    portENTER_CRITICAL_ISR(&panel->spinlock);
+    if (panel->flags.need_restart) {
+        panel->flags.need_restart = false;
+        do_restart = true;
+    }
+    portEXIT_CRITICAL_ISR(&panel->spinlock);
+#endif // CONFIG_LCD_RGB_RESTART_IN_VSYNC
+
+    if (!do_restart) {
+        return;
+    }
+
     if (panel->bb_size) {
         // Catch de-synced frame buffer and reset if needed.
         if (panel->bounce_pos_px > panel->bb_size) {
@@ -1055,7 +1090,6 @@ static IRAM_ATTR void lcd_rgb_panel_restart_transmission_in_isr(esp_rgb_panel_t
         }
     }
 }
-#endif
 
 static void lcd_rgb_panel_start_transmission(esp_rgb_panel_t *rgb_panel)
 {
@@ -1109,16 +1143,8 @@ IRAM_ATTR static void lcd_default_isr_handler(void *args)
         lcd_rgb_panel_try_update_pclk(rgb_panel);
 
         if (rgb_panel->flags.stream_mode) {
-#if CONFIG_LCD_RGB_RESTART_IN_VSYNC
-            // reset the GDMA channel every VBlank to stop permanent desyncs from happening.
-            // Note that this fix can lead to single-frame desyncs itself, as in: if this interrupt
-            // is late enough, the display will shift as the LCD controller already read out the
-            // first data bytes, and resetting DMA will re-send those. However, the single-frame
-            // desync this leads to is preferable to the permanent desync that could otherwise
-            // happen. It's also not super-likely as this interrupt has the entirety of the VBlank
-            // time to reset DMA.
-            lcd_rgb_panel_restart_transmission_in_isr(rgb_panel);
-#endif
+            // check whether to restart the transmission
+            lcd_rgb_panel_try_restart_transmission(rgb_panel);
         }
 
     }
diff --git a/components/esp_lcd/test_apps/rgb_lcd/main/test_rgb_panel.c b/components/esp_lcd/test_apps/rgb_lcd/main/test_rgb_panel.c
index 24194076fb..a10d2e215c 100644
--- a/components/esp_lcd/test_apps/rgb_lcd/main/test_rgb_panel.c
+++ b/components/esp_lcd/test_apps/rgb_lcd/main/test_rgb_panel.c
@@ -214,6 +214,31 @@ TEST_CASE("lcd_rgb_panel_update_pclk", "[lcd]")
     free(img);
 }
 
+TEST_CASE("lcd_rgb_panel_restart", "[lcd]")
+{
+    uint8_t *img = malloc(TEST_IMG_SIZE);
+    TEST_ASSERT_NOT_NULL(img);
+
+    printf("initialize RGB panel with stream mode\r\n");
+    esp_lcd_panel_handle_t panel_handle = test_rgb_panel_initialization(16, 16, 0, false, NULL, NULL);
+    printf("flush one clock block to the LCD\r\n");
+    uint8_t color_byte = esp_random() & 0xFF;
+    int x_start = esp_random() % (TEST_LCD_H_RES - 100);
+    int y_start = esp_random() % (TEST_LCD_V_RES - 100);
+    memset(img, color_byte, TEST_IMG_SIZE);
+    esp_lcd_panel_draw_bitmap(panel_handle, x_start, y_start, x_start + 100, y_start + 100, img);
+    printf("The LCD driver should keep flushing the color block in the background (as it's in stream mode)\r\n");
+    vTaskDelay(pdMS_TO_TICKS(1000));
+
+    printf("Restart the DMA transmission in the background\r\n");
+    TEST_ESP_OK(esp_lcd_rgb_panel_restart(panel_handle));
+    vTaskDelay(pdMS_TO_TICKS(1000));
+
+    printf("delete RGB panel\r\n");
+    TEST_ESP_OK(esp_lcd_panel_del(panel_handle));
+    free(img);
+}
+
 TEST_CASE("lcd_rgb_panel_rotate", "[lcd]")
 {
     const int w = 200;
diff --git a/components/esp_lcd/test_apps/rgb_lcd/sdkconfig.ci.iram_safe b/components/esp_lcd/test_apps/rgb_lcd/sdkconfig.ci.iram_safe
index 8f2476a932..d37073719a 100644
--- a/components/esp_lcd/test_apps/rgb_lcd/sdkconfig.ci.iram_safe
+++ b/components/esp_lcd/test_apps/rgb_lcd/sdkconfig.ci.iram_safe
@@ -1,5 +1,6 @@
 CONFIG_COMPILER_DUMP_RTL_FILES=y
 CONFIG_LCD_RGB_ISR_IRAM_SAFE=y
+CONFIG_GDMA_CTRL_FUNC_IN_IRAM=y
 CONFIG_COMPILER_OPTIMIZATION_NONE=y
 # silent the error check, as the error string are stored in rodata, causing RTL check failure
 CONFIG_COMPILER_OPTIMIZATION_CHECKS_SILENT=y
diff --git a/docs/en/api-reference/peripherals/lcd.rst b/docs/en/api-reference/peripherals/lcd.rst
index e742c276b0..57947b2431 100644
--- a/docs/en/api-reference/peripherals/lcd.rst
+++ b/docs/en/api-reference/peripherals/lcd.rst
@@ -218,7 +218,7 @@ After we get the LCD handle, the remaining LCD operations are the same for diffe
     .. note::
 
         It should never happen in a well-designed embedded application, but it can in theory be possible that the DMA cannot deliver data as fast as the LCD consumes it. In the {IDF_TARGET_NAME} hardware, this leads to the LCD simply outputting dummy bytes while DMA waits for data. If we were to run DMA in a stream fashion, this would mean a de-sync between the LCD address the DMA reads the data for and the LCD address the LCD peripheral thinks it outputs data for, leading to a **permanently** shifted image.
-        In order to stop this from happening, you can enable the :ref:`CONFIG_LCD_RGB_RESTART_IN_VSYNC` option, so the driver will restart the DMA in the VBlank interrupt; this way we always know where it starts.
+        In order to stop this from happening, you can either enable the :ref:`CONFIG_LCD_RGB_RESTART_IN_VSYNC` option, so the driver can restart the DMA in the VBlank interrupt automatically or call :cpp:func:`esp_lcd_rgb_panel_restart` to restart the DMA manually. Note :cpp:func:`esp_lcd_rgb_panel_restart` doesn't restart the DMA immediately, the DMA will still be restarted in the next VSYNC event.
 
 Application Example
 -------------------

From 68947b594411f8e8a94047c561a7991fdc5e140f Mon Sep 17 00:00:00 2001
From: Aditya Patwardhan <aditya.patwardhan@espressif.com>
Date: Mon, 3 Oct 2022 09:02:04 +0530
Subject: [PATCH 639/665] protocommm/esp_srp: Fix small issues reported by
 coverity.

---
 components/protocomm/src/crypto/srp6a/esp_srp.c      |  3 ++-
 components/protocomm/src/crypto/srp6a/esp_srp_mpi.c  |  3 +++
 .../protocomm/src/crypto/srp6a/include/esp_srp.h     |  2 +-
 components/protocomm/src/security/security2.c        | 12 +++++++++---
 4 files changed, 15 insertions(+), 5 deletions(-)

diff --git a/components/protocomm/src/crypto/srp6a/esp_srp.c b/components/protocomm/src/crypto/srp6a/esp_srp.c
index 79159bc41f..36fbc08342 100644
--- a/components/protocomm/src/crypto/srp6a/esp_srp.c
+++ b/components/protocomm/src/crypto/srp6a/esp_srp.c
@@ -388,7 +388,7 @@ error:
     return ESP_FAIL;
 }
 
-esp_err_t esp_srp_get_session_key(esp_srp_handle_t *hd, char *bytes_A, int len_A, char **bytes_key, int *len_key)
+esp_err_t esp_srp_get_session_key(esp_srp_handle_t *hd, char *bytes_A, int len_A, char **bytes_key, uint16_t *len_key)
 {
     esp_mpi_t *u = NULL;
     esp_mpi_t *vu = NULL;
@@ -524,6 +524,7 @@ esp_err_t esp_srp_exchange_proofs(esp_srp_handle_t *hd, char *username, uint16_t
     ESP_LOG_BUFFER_HEX_LEVEL(TAG, (char *)digest, sizeof(digest), ESP_LOG_DEBUG);
 
     if (memcmp(bytes_user_proof, digest, SHA512_HASH_SZ) != 0) {
+        free(s);
         return ESP_FAIL;
     }
 
diff --git a/components/protocomm/src/crypto/srp6a/esp_srp_mpi.c b/components/protocomm/src/crypto/srp6a/esp_srp_mpi.c
index c02cbab000..2cb60e4ee9 100644
--- a/components/protocomm/src/crypto/srp6a/esp_srp_mpi.c
+++ b/components/protocomm/src/crypto/srp6a/esp_srp_mpi.c
@@ -26,6 +26,7 @@ esp_mpi_t *esp_mpi_new_from_hex(const char *hex)
     int ret = mbedtls_mpi_read_string(a, 16, hex);
     if (ret != 0) {
         printf("mbedtls_mpi_read_string() failed, returned %x\n", ret);
+        esp_mpi_free(a);
         return NULL;
     }
     return a;
@@ -41,6 +42,7 @@ esp_mpi_t *esp_mpi_new_from_bin(const char *str, int str_len)
     int ret = mbedtls_mpi_read_binary(a, (unsigned char *)str, str_len);
     if (ret != 0) {
         printf("mbedtls_mpi_read_binary() failed, returned %x\n", ret);
+        esp_mpi_free(a);
         return NULL;
     }
     return a;
@@ -81,6 +83,7 @@ char *esp_mpi_to_bin(esp_mpi_t *bn, int *len)
     int ret = mbedtls_mpi_write_binary(bn, (unsigned char *)p, *len);
     if (ret != 0) {
         printf("mbedtls_mpi_read_string() failed, returned %x\n", ret);
+        free(p);
         return NULL;
     }
     return p;
diff --git a/components/protocomm/src/crypto/srp6a/include/esp_srp.h b/components/protocomm/src/crypto/srp6a/include/esp_srp.h
index 388fab7acb..972704f038 100644
--- a/components/protocomm/src/crypto/srp6a/include/esp_srp.h
+++ b/components/protocomm/src/crypto/srp6a/include/esp_srp.h
@@ -88,7 +88,7 @@ esp_err_t esp_srp_srv_pubkey_from_salt_verifier(esp_srp_handle_t *hd, char **byt
 /* Returns bytes_key
  * *bytes_key MUST NOT BE FREED BY THE CALLER
  */
-esp_err_t esp_srp_get_session_key(esp_srp_handle_t *hd, char *bytes_A, int len_A, char **bytes_key, int *len_key);
+esp_err_t esp_srp_get_session_key(esp_srp_handle_t *hd, char *bytes_A, int len_A, char **bytes_key, uint16_t *len_key);
 
 /* Exchange proofs
  * Returns 1 if user's proof is ok. Also 1 when is returned, bytes_host_proof contains our proof.
diff --git a/components/protocomm/src/security/security2.c b/components/protocomm/src/security/security2.c
index e13d2a7d09..aff063da65 100644
--- a/components/protocomm/src/security/security2.c
+++ b/components/protocomm/src/security/security2.c
@@ -90,6 +90,11 @@ static esp_err_t handle_session_command0(session_t *cur_session,
         return ESP_ERR_INVALID_ARG;
     }
 
+    if (sv == NULL) {
+        ESP_LOGE(TAG, "Invalid security params");
+        return ESP_ERR_INVALID_ARG;
+    }
+
     cur_session->username_len = in->sc0->client_username.len;
     cur_session->username = calloc(cur_session->username_len, sizeof(char));
     if (!cur_session->username) {
@@ -129,7 +134,7 @@ static esp_err_t handle_session_command0(session_t *cur_session,
     cur_session->verifier_len = sv->verifier_len;
     ESP_LOGI(TAG, "Using salt and verifier to generate public key...");
 
-    if (sv != NULL && sv->salt != NULL && sv->salt_len != 0 && sv->verifier != NULL && sv->verifier_len != 0) {
+    if (sv->salt != NULL && sv->salt_len != 0 && sv->verifier != NULL && sv->verifier_len != 0) {
         if (esp_srp_set_salt_verifier(cur_session->srp_hd, cur_session->salt, cur_session->salt_len, cur_session->verifier, cur_session->verifier_len) != ESP_OK) {
             ESP_LOGE(TAG, "Failed to set salt and verifier!");
             return ESP_FAIL;
@@ -141,9 +146,8 @@ static esp_err_t handle_session_command0(session_t *cur_session,
     }
 
     hexdump("Device Public Key", device_pubkey, device_pubkey_len);
-
     if (esp_srp_get_session_key(cur_session->srp_hd, cur_session->client_pubkey, cur_session->client_pubkey_len,
-                                &cur_session->session_key, (int *)&cur_session->session_key_len) != ESP_OK) {
+                                &cur_session->session_key, &cur_session->session_key_len) != ESP_OK) {
         ESP_LOGE(TAG, "Failed to generate device session key!");
         return ESP_FAIL;
     }
@@ -225,6 +229,7 @@ static esp_err_t handle_session_command1(session_t *cur_session,
     mbed_err = mbedtls_gcm_setkey(&cur_session->ctx_gcm, MBEDTLS_CIPHER_ID_AES, (unsigned char *)cur_session->session_key, AES_GCM_KEY_LEN);
     if (mbed_err != 0) {
         ESP_LOGE(TAG, "Failure at mbedtls_gcm_setkey_enc with error code : -0x%x", -mbed_err);
+        free(device_proof);
         mbedtls_gcm_free(&cur_session->ctx_gcm);
         return ESP_FAIL;
     }
@@ -233,6 +238,7 @@ static esp_err_t handle_session_command1(session_t *cur_session,
     S2SessionResp1 *out_resp = (S2SessionResp1 *) malloc(sizeof(S2SessionResp1));
     if (!out || !out_resp) {
         ESP_LOGE(TAG, "Error allocating memory for response1");
+        free(device_proof);
         free(out);
         free(out_resp);
         mbedtls_gcm_free(&cur_session->ctx_gcm);

From acc3dc8bd2b8843740eb2d730da17e49f324dde8 Mon Sep 17 00:00:00 2001
From: Aditya Patwardhan <aditya.patwardhan@espressif.com>
Date: Mon, 3 Oct 2022 10:50:02 +0530
Subject: [PATCH 640/665] protocomm/esp_srp: Allocate memory for username only
 when the verification is successful

---
 components/protocomm/src/security/security2.c | 41 +++++++++----------
 1 file changed, 20 insertions(+), 21 deletions(-)

diff --git a/components/protocomm/src/security/security2.c b/components/protocomm/src/security/security2.c
index aff063da65..19e33f8ee2 100644
--- a/components/protocomm/src/security/security2.c
+++ b/components/protocomm/src/security/security2.c
@@ -48,8 +48,6 @@ typedef struct session {
     uint16_t salt_len;
     char *verifier;
     uint16_t verifier_len;
-    char *client_pubkey;
-    uint16_t client_pubkey_len;
     char *session_key;
     uint16_t session_key_len;
     uint8_t iv[AES_GCM_IV_SIZE];
@@ -95,23 +93,11 @@ static esp_err_t handle_session_command0(session_t *cur_session,
         return ESP_ERR_INVALID_ARG;
     }
 
-    cur_session->username_len = in->sc0->client_username.len;
-    cur_session->username = calloc(cur_session->username_len, sizeof(char));
-    if (!cur_session->username) {
-        ESP_LOGE(TAG, "Failed to allocate memory!");
-        return ESP_ERR_NO_MEM;
-    }
-    memcpy(cur_session->username, in->sc0->client_username.data, in->sc0->client_username.len);
-    ESP_LOGD(TAG, "Username: %.*s", cur_session->username_len, cur_session->username);
 
-    cur_session->client_pubkey = calloc(PUBLIC_KEY_LEN, sizeof(char));
-    if (!cur_session->client_pubkey ) {
-        ESP_LOGE(TAG, "Failed to allocate memory!");
-        return ESP_ERR_NO_MEM;
-    }
-    memcpy(cur_session->client_pubkey, in->sc0->client_pubkey.data, PUBLIC_KEY_LEN);
-    cur_session->client_pubkey_len = PUBLIC_KEY_LEN;
-    hexdump("Client Public Key", cur_session->client_pubkey, PUBLIC_KEY_LEN);
+    ESP_LOGD(TAG, "Username: %.*s", in->sc0->client_username.len, in->sc0->client_username.data);
+
+
+    hexdump("Client Public Key", (char *) in->sc0->client_pubkey.data, PUBLIC_KEY_LEN);
 
     /* Initialize mu srp context */
     cur_session->srp_hd = calloc(1, sizeof(esp_srp_handle_t));
@@ -122,6 +108,7 @@ static esp_err_t handle_session_command0(session_t *cur_session,
 
     if (esp_srp_init(cur_session->srp_hd, ESP_NG_3072) != ESP_OK) {
         ESP_LOGE(TAG, "Failed to initialise security context!");
+        free(cur_session->srp_hd);
         return ESP_FAIL;
     }
 
@@ -137,27 +124,30 @@ static esp_err_t handle_session_command0(session_t *cur_session,
     if (sv->salt != NULL && sv->salt_len != 0 && sv->verifier != NULL && sv->verifier_len != 0) {
         if (esp_srp_set_salt_verifier(cur_session->srp_hd, cur_session->salt, cur_session->salt_len, cur_session->verifier, cur_session->verifier_len) != ESP_OK) {
             ESP_LOGE(TAG, "Failed to set salt and verifier!");
+            free(cur_session->srp_hd);
             return ESP_FAIL;
         }
         if (esp_srp_srv_pubkey_from_salt_verifier(cur_session->srp_hd, &device_pubkey, &device_pubkey_len) != ESP_OK) {
             ESP_LOGE(TAG, "Failed to device public key!");
+            free(cur_session->srp_hd);
             return ESP_FAIL;
         }
     }
 
     hexdump("Device Public Key", device_pubkey, device_pubkey_len);
-    if (esp_srp_get_session_key(cur_session->srp_hd, cur_session->client_pubkey, cur_session->client_pubkey_len,
+    if (esp_srp_get_session_key(cur_session->srp_hd, (char *) in->sc0->client_pubkey.data, PUBLIC_KEY_LEN,
                                 &cur_session->session_key, &cur_session->session_key_len) != ESP_OK) {
         ESP_LOGE(TAG, "Failed to generate device session key!");
+        free(cur_session->srp_hd);
         return ESP_FAIL;
     }
     hexdump("Session Key", cur_session->session_key, cur_session->session_key_len);
 
-
     Sec2Payload *out = (Sec2Payload *) malloc(sizeof(Sec2Payload));
     S2SessionResp0 *out_resp = (S2SessionResp0 *) malloc(sizeof(S2SessionResp0));
     if (!out || !out_resp) {
         ESP_LOGE(TAG, "Error allocating memory for response0");
+        free(cur_session->srp_hd);
         free(out);
         free(out_resp);
         return ESP_ERR_NO_MEM;
@@ -182,6 +172,15 @@ static esp_err_t handle_session_command0(session_t *cur_session,
     resp->proto_case = SESSION_DATA__PROTO_SEC2;
     resp->sec2 = out;
 
+    cur_session->username_len = in->sc0->client_username.len;
+    cur_session->username = malloc(cur_session->username_len);
+    if (!cur_session->username) {
+        ESP_LOGE(TAG, "Failed to allocate memory!");
+        free(cur_session->srp_hd);
+        return ESP_ERR_NO_MEM;
+    }
+    memcpy(cur_session->username, in->sc0->client_username.data, in->sc0->client_username.len);
+
     cur_session->state = SESSION_STATE_CMD1;
 
     ESP_LOGD(TAG, "Session setup phase1 done");
@@ -213,6 +212,7 @@ static esp_err_t handle_session_command1(session_t *cur_session,
 
     if (esp_srp_exchange_proofs(cur_session->srp_hd, cur_session->username, cur_session->username_len, (char * ) in->sc1->client_proof.data, device_proof) != ESP_OK) {
         ESP_LOGE(TAG, "Failed to authenticate client proof!");
+        free(device_proof);
         return ESP_FAIL;
     }
     hexdump("Device proof", device_proof, CLIENT_PROOF_LEN);
@@ -347,7 +347,6 @@ static esp_err_t sec2_close_session(protocomm_security_handle_t handle, uint32_t
     }
 
     free(cur_session->username);
-    free(cur_session->client_pubkey);
 
     if (cur_session->srp_hd) {
         esp_srp_free(cur_session->srp_hd);

From 7cb55e6f0b638fb8da06a3f74f47e53ff0ca046a Mon Sep 17 00:00:00 2001
From: Aditya Patwardhan <aditya.patwardhan@espressif.com>
Date: Fri, 7 Oct 2022 14:51:01 +0530
Subject: [PATCH 641/665] pytest_wifi_prov_mgr.py: Update example test to
 enable sec1 and sec2 testing

---
 .../wifi_prov_mgr/pytest_wifi_prov_mgr.py     | 37 +++++++++++++++----
 .../wifi_prov_mgr/sdkconfig.ci.security1      |  1 +
 2 files changed, 30 insertions(+), 8 deletions(-)
 create mode 100644 examples/provisioning/wifi_prov_mgr/sdkconfig.ci.security1

diff --git a/examples/provisioning/wifi_prov_mgr/pytest_wifi_prov_mgr.py b/examples/provisioning/wifi_prov_mgr/pytest_wifi_prov_mgr.py
index cea11131c2..45704df07f 100644
--- a/examples/provisioning/wifi_prov_mgr/pytest_wifi_prov_mgr.py
+++ b/examples/provisioning/wifi_prov_mgr/pytest_wifi_prov_mgr.py
@@ -25,11 +25,7 @@ logging.basicConfig(level=logging.INFO)
 esp_prov.config_throw_except = True
 
 
-@pytest.mark.esp32
-@pytest.mark.generic
-@pytest.mark.xfail(reason='Runner unable to connect to target over Bluetooth', run=False)
-def test_examples_wifi_prov_mgr(dut: Dut) -> None:
-
+def test_wifi_prov_mgr(dut: Dut,  sec_ver: int) -> None:
     # Check if BT memory is released before provisioning starts
     dut.expect('wifi_prov_scheme_ble: BT memory released', timeout=60)
 
@@ -40,14 +36,22 @@ def test_examples_wifi_prov_mgr(dut: Dut) -> None:
     logging.info('Starting Provisioning')
     verbose = False
     protover = 'v1.1'
-    secver = 1
-    pop = 'abcd1234'
     provmode = 'ble'
     ap_ssid = 'myssid'
     ap_password = 'mypassword'
 
     logging.info('Getting security')
-    security = esp_prov.get_security(secver, pop, verbose)
+    if (sec_ver == 1):
+        pop = 'abcd1234'
+        sec2_username = None
+        sec2_password = None
+        security = esp_prov.get_security(sec_ver, sec2_username, sec2_password, pop, verbose)
+    elif (sec_ver == 2):
+        pop = None
+        sec2_username = 'wifiprov'
+        sec2_password = 'abcd1234'
+        security = esp_prov.get_security(sec_ver, sec2_username, sec2_password, pop, verbose)
+
     if security is None:
         raise RuntimeError('Failed to get security')
 
@@ -85,3 +89,20 @@ def test_examples_wifi_prov_mgr(dut: Dut) -> None:
 
     # Check if BTDM memory is released after provisioning finishes
     dut.expect('wifi_prov_scheme_ble: BTDM memory released', timeout=30)
+
+
+@pytest.mark.esp32
+@pytest.mark.generic
+@pytest.mark.parametrize('config', ['security1',], indirect=True)
+@pytest.mark.xfail(reason='Runner unable to connect to target over Bluetooth', run=False)
+def test_examples_wifi_prov_mgr_sec1(dut: Dut) -> None:
+
+    test_wifi_prov_mgr(dut, 1)
+
+
+@pytest.mark.esp32
+@pytest.mark.generic
+@pytest.mark.xfail(reason='Runner unable to connect to target over Bluetooth', run=False)
+def test_examples_wifi_prov_mgr_sec2(dut: Dut) -> None:
+
+    test_wifi_prov_mgr(dut, 2)
diff --git a/examples/provisioning/wifi_prov_mgr/sdkconfig.ci.security1 b/examples/provisioning/wifi_prov_mgr/sdkconfig.ci.security1
new file mode 100644
index 0000000000..760cddbe95
--- /dev/null
+++ b/examples/provisioning/wifi_prov_mgr/sdkconfig.ci.security1
@@ -0,0 +1 @@
+CONFIG_EXAMPLE_PROV_SECURITY_VERSION_1=y

From 6328afdce66237cf43d8cc7a3769b4f8d45abdc8 Mon Sep 17 00:00:00 2001
From: Aditya Patwardhan <aditya.patwardhan@espressif.com>
Date: Fri, 7 Oct 2022 18:25:47 +0530
Subject: [PATCH 642/665] wifi_provisioning/manager.c: Fix small bug introduced
 in recent MR.

---
 components/wifi_provisioning/src/manager.c | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/components/wifi_provisioning/src/manager.c b/components/wifi_provisioning/src/manager.c
index 343c9865df..27adb38141 100644
--- a/components/wifi_provisioning/src/manager.c
+++ b/components/wifi_provisioning/src/manager.c
@@ -1485,7 +1485,7 @@ esp_err_t wifi_prov_mgr_start_provisioning(wifi_prov_security_t security, const
     /* Initialize app data */
     if (security == WIFI_PROV_SECURITY_0) {
         prov_ctx->mgr_info.capabilities.no_sec = true;
-    } else
+    }
 #endif
 #ifdef CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_1
     if (security == WIFI_PROV_SECURITY_1) {
@@ -1504,7 +1504,7 @@ esp_err_t wifi_prov_mgr_start_provisioning(wifi_prov_security_t security, const
         } else {
             prov_ctx->mgr_info.capabilities.no_pop = true;
         }
-    } else
+    }
 #endif
 #ifdef CONFIG_ESP_PROTOCOMM_SUPPORT_SECURITY_VERSION_2
     if (security == WIFI_PROV_SECURITY_2) {

From 01faa7b664a1ad0e81e53319f1e2d9b43e1f4185 Mon Sep 17 00:00:00 2001
From: zwj <zhiweijian@espressif.com>
Date: Thu, 22 Sep 2022 22:01:58 +0800
Subject: [PATCH 643/665] allow bluedroid host to report adv_ind separately

---
 components/bt/host/bluedroid/Kconfig.in       |  2 +-
 .../bt/host/bluedroid/stack/btm/btm_ble_gap.c | 29 +++++++++----------
 2 files changed, 15 insertions(+), 16 deletions(-)

diff --git a/components/bt/host/bluedroid/Kconfig.in b/components/bt/host/bluedroid/Kconfig.in
index dd65fdca3e..b1f943a90b 100644
--- a/components/bt/host/bluedroid/Kconfig.in
+++ b/components/bt/host/bluedroid/Kconfig.in
@@ -1037,7 +1037,7 @@ config BT_SMP_ENABLE
 
 config BT_BLE_ACT_SCAN_REP_ADV_SCAN
     bool "Report adv data and scan response individually when BLE active scan"
-    depends on BT_BLUEDROID_ENABLED && (BTDM_CTRL_MODE_BTDM || BTDM_CTRL_MODE_BLE_ONLY)
+    depends on BT_BLUEDROID_ENABLED && BT_BLE_ENABLED
     default n
     help
         Originally, when doing BLE active scan, Bluedroid will not report adv to application layer
diff --git a/components/bt/host/bluedroid/stack/btm/btm_ble_gap.c b/components/bt/host/bluedroid/stack/btm/btm_ble_gap.c
index 2b17741b39..f8624b3f1b 100644
--- a/components/bt/host/bluedroid/stack/btm/btm_ble_gap.c
+++ b/components/bt/host/bluedroid/stack/btm/btm_ble_gap.c
@@ -3673,21 +3673,20 @@ static void btm_ble_process_adv_pkt_cont(BD_ADDR bda, UINT8 addr_type, UINT8 evt
         0x04 Scan Response (SCAN_RSP)
         0x05-0xFF Reserved for future use
     */
-   //if scan duplicate is enabled, the adv packet without scan response is allowed to report to higher layer
-   if(p_le_inq_cb->scan_duplicate_filter == BTM_BLE_SCAN_DUPLICATE_ENABLE) {
-       /*
-        Bluedroid will put the advertising packet and scan response into a packet and send it to the higher layer.
-        If two advertising packets are not with the same address, or can't be combined into a packet, then the first advertising
-        packet will be discarded. So we added the following judgment:
-        1. For different addresses, send the last advertising packet to higher layer
-        2. For same address and same advertising type (not scan response), send the last advertising packet to higher layer
-        3. For same address and scan response, do nothing
-        */
-       int same_addr = memcmp(bda, p_le_inq_cb->adv_addr, BD_ADDR_LEN);
-       if (same_addr != 0 || (same_addr == 0 && evt_type != BTM_BLE_SCAN_RSP_EVT)) {
-            btm_ble_process_last_adv_pkt();
-       }
-   }
+    // The adv packet without scan response is allowed to report to higher layer
+    /*
+    Bluedroid will put the advertising packet and scan response into a packet and send it to the higher layer.
+    If two advertising packets are not with the same address, or can't be combined into a packet, then the first advertising
+    packet will be discarded. So we added the following judgment:
+    1. For different addresses, send the last advertising packet to higher layer
+    2. For same address and same advertising type (not scan response), send the last advertising packet to higher layer
+    3. For same address and scan response, do nothing
+    */
+    int same_addr = memcmp(bda, p_le_inq_cb->adv_addr, BD_ADDR_LEN);
+    if (same_addr != 0 || (same_addr == 0 && evt_type != BTM_BLE_SCAN_RSP_EVT)) {
+        btm_ble_process_last_adv_pkt();
+    }
+
 
     p_i = btm_inq_db_find (bda);
 

From a165d5b3ef4e071e0a081787b894346cb37a368e Mon Sep 17 00:00:00 2001
From: zhangyanjiao <zhangyanjiao@espressif.com>
Date: Sat, 8 Oct 2022 15:49:02 +0800
Subject: [PATCH 644/665] esp_wifi: fix connect fail when enable SPIRAM

Closes IDFGH-8189
---
 components/esp_rom/esp32s3/ld/esp32s3.rom.ld | 2 +-
 components/esp_wifi/lib                      | 2 +-
 2 files changed, 2 insertions(+), 2 deletions(-)

diff --git a/components/esp_rom/esp32s3/ld/esp32s3.rom.ld b/components/esp_rom/esp32s3/ld/esp32s3.rom.ld
index 20f0464b19..2b01287b07 100644
--- a/components/esp_rom/esp32s3/ld/esp32s3.rom.ld
+++ b/components/esp_rom/esp32s3/ld/esp32s3.rom.ld
@@ -1804,7 +1804,7 @@ RC_GetBlockAckTime = 0x4000525c;
 ebuf_list_remove = 0x40005268;
 esf_buf_alloc = 0x40005274;
 esf_buf_alloc_dynamic = 0x40005280;
-esf_buf_recycle = 0x4000528c;
+/*esf_buf_recycle = 0x4000528c;*/
 GetAccess = 0x40005298;
 hal_mac_is_low_rate_enabled = 0x400052a4;
 hal_mac_tx_get_blockack = 0x400052b0;
diff --git a/components/esp_wifi/lib b/components/esp_wifi/lib
index c5f9eb52e0..7bd8d12bd5 160000
--- a/components/esp_wifi/lib
+++ b/components/esp_wifi/lib
@@ -1 +1 @@
-Subproject commit c5f9eb52e0213eba23d03daf25c8e0ccec8f314d
+Subproject commit 7bd8d12bd5b49596b651db72b7b4e9dc609c5981

From b03cc11a92fd97656c5a3c2fc3adb058fa56bca7 Mon Sep 17 00:00:00 2001
From: Mo Fei Fei <mofeifei@espressif.com>
Date: Sat, 8 Oct 2022 15:49:34 +0800
Subject: [PATCH 645/665] Docs: Update CN trans for build-system.rst

---
 docs/en/api-guides/build-system.rst    |  6 +++---
 docs/zh_CN/api-guides/build-system.rst | 15 +++++++++++++++
 2 files changed, 18 insertions(+), 3 deletions(-)

diff --git a/docs/en/api-guides/build-system.rst b/docs/en/api-guides/build-system.rst
index 4d901e4c37..551df6435a 100644
--- a/docs/en/api-guides/build-system.rst
+++ b/docs/en/api-guides/build-system.rst
@@ -654,7 +654,7 @@ Take care when adding configuration values in this file, as they will be include
 
 ``project_include.cmake`` files are used inside ESP-IDF, for defining project-wide build features such as ``esptool.py`` command line arguments and the ``bootloader`` "special app".
 
-Wrappers to redefine or extend existing functions
+Wrappers to Redefine or Extend Existing Functions
 -------------------------------------------------
 
 Thanks to the linker's wrap feature, it is possible to redefine or extend the behavior of an existing ESP-IDF function. To do so, you will need to provide the following CMake declaration in your project's ``CMakeLists.txt`` file:
@@ -663,11 +663,11 @@ Thanks to the linker's wrap feature, it is possible to redefine or extend the be
 
     target_link_libraries(${COMPONENT_LIB} INTERFACE "-Wl,--wrap=function_to_redefine")
 
-Where ``function_to_redefine`` is the name of the function to redefine or extend. This option will let the linker replace all the calls to ``function_to_redefine`` functions in the binary libraries be changed to calls to ``__wrap_function_to_redefine`` function. Thus, you must define this new symbol in your application.
+Where ``function_to_redefine`` is the name of the function to redefine or extend. This option will let the linker replace all the calls to ``function_to_redefine`` functions in the binary libraries with calls to ``__wrap_function_to_redefine`` function. Thus, you must define this new symbol in your application.
 
 The linker will provide a new symbol named ``__real_function_to_redefine`` which points to the former implementation of the function to redefine. It can be called from the new implementation, making it an extension of the former one.
 
-This mechanism is shown in the example :example:`build_system/wrappers`. Check its ``README.md`` for more details.
+This mechanism is shown in the example :example:`build_system/wrappers`. Check :idf_file:`examples/build_system/wrappers/README.md` for more details.
 
 .. _config_only_component:
 
diff --git a/docs/zh_CN/api-guides/build-system.rst b/docs/zh_CN/api-guides/build-system.rst
index df5b52a40a..26a798387b 100644
--- a/docs/zh_CN/api-guides/build-system.rst
+++ b/docs/zh_CN/api-guides/build-system.rst
@@ -654,6 +654,21 @@ KConfig.projbuild
 
 ``project_include.cmake`` 文件在 ESP-IDF 内部使用，以定义项目范围内的构建功能，比如 ``esptool.py`` 的命令行参数和 ``bootloader`` 这个特殊的应用程序。
 
+通过封装对现有函数进行重新定义或扩展
+-------------------------------------
+
+链接器具有封装功能，可以重新定义或扩展现有 ESP-IDF 函数的行为。如需封装函数，您需要在项目的 ``CMakeLists.txt`` 文件中提供以下 CMake 声明：
+
+.. code-block:: cmake
+
+    target_link_libraries(${COMPONENT_LIB} INTERFACE "-Wl,--wrap=function_to_redefine")
+
+其中，``function_to_redefine`` 为需要被重新定义或扩展的函数名称。启用此选项后，链接器将把二进制库中所有对 ``function_to_redefine`` 函数的调用改为对 ``__wrap_function_to_redefine`` 函数的调用。因此，您必须在应用程序中定义这一符号。
+
+链接器会提供一个名为 ``__real_function_to_redefine`` 的新符号，指向将被重新定义的函数的原有实现。由此，可以从新的实现中调用该函数，从而对原有实现进行扩展。
+
+请参考 :example:`build_system/wrappers` 示例，了解其详细原理。更多细节请参阅 :idf_file:`examples/build_system/wrappers/README.md`。
+
 .. _config_only_component:
 
 仅配置组件

From 137a7cb5922e636fad1ce1d347b1f402ed926de5 Mon Sep 17 00:00:00 2001
From: chenjianhua <chenjianhua@espressif.com>
Date: Sat, 8 Oct 2022 11:36:43 +0800
Subject: [PATCH 646/665] bluedroid: configurable max gattc cache
 characteristic count

---
 components/bt/host/bluedroid/Kconfig.in       |  8 ++++++++
 .../bt/host/bluedroid/api/esp_gatts_api.c     |  2 +-
 .../host/bluedroid/bta/gatt/bta_gattc_cache.c | 20 +++++++++++--------
 .../bta/gatt/include/bta_gattc_int.h          |  7 +++----
 .../include/common/bluedroid_user_config.h    |  6 ++++++
 .../common/include/common/bt_target.h         |  4 ++++
 6 files changed, 34 insertions(+), 13 deletions(-)

diff --git a/components/bt/host/bluedroid/Kconfig.in b/components/bt/host/bluedroid/Kconfig.in
index dd65fdca3e..52eb211e4d 100644
--- a/components/bt/host/bluedroid/Kconfig.in
+++ b/components/bt/host/bluedroid/Kconfig.in
@@ -215,6 +215,14 @@ config BT_GATTC_ENABLE
     help
         This option can be close when the app work only on gatt server mode
 
+config BT_GATTC_MAX_CACHE_CHAR
+    int "Max gattc cache characteristic for discover"
+    depends on BT_GATTC_ENABLE
+    range 1 500
+    default 40
+    help
+        Maximum GATTC cache characteristic count
+
 config BT_GATTC_CACHE_NVS_FLASH
     bool "Save gattc cache data to nvs flash"
     depends on BT_GATTC_ENABLE
diff --git a/components/bt/host/bluedroid/api/esp_gatts_api.c b/components/bt/host/bluedroid/api/esp_gatts_api.c
index cbeabf6485..10b82a1c7d 100644
--- a/components/bt/host/bluedroid/api/esp_gatts_api.c
+++ b/components/bt/host/bluedroid/api/esp_gatts_api.c
@@ -94,7 +94,7 @@ esp_err_t esp_ble_gatts_create_attr_tab(const esp_gatts_attr_db_t *gatts_attr_db
     ESP_BLUEDROID_STATUS_CHECK(ESP_BLUEDROID_STATUS_ENABLED);
 
     if (max_nb_attr > ESP_GATT_ATTR_HANDLE_MAX) {
-        LOG_ERROR("%s the number of attribute should not be greater than CONFIG_BT_GATT_MAX_SR_ATTRIBUTES\n");
+        LOG_ERROR("The number of attribute should not be greater than CONFIG_BT_GATT_MAX_SR_ATTRIBUTES\n");
         return ESP_ERR_INVALID_ARG;
     }
 
diff --git a/components/bt/host/bluedroid/bta/gatt/bta_gattc_cache.c b/components/bt/host/bluedroid/bta/gatt/bta_gattc_cache.c
index ba232cb1d1..d8af854525 100644
--- a/components/bt/host/bluedroid/bta/gatt/bta_gattc_cache.c
+++ b/components/bt/host/bluedroid/bta/gatt/bta_gattc_cache.c
@@ -541,7 +541,6 @@ void bta_gattc_start_disc_char_dscp(UINT16 conn_id, tBTA_GATTC_SERV *p_srvc_cb)
     if (bta_gattc_discover_procedure(conn_id, p_srvc_cb, GATT_DISC_CHAR_DSCPT) != 0) {
         bta_gattc_char_dscpt_disc_cmpl(conn_id, p_srvc_cb);
     }
-
 }
 
 void bta_gattc_update_include_service(const list_t *services) {
@@ -693,7 +692,9 @@ static void bta_gattc_char_dscpt_disc_cmpl(UINT16 conn_id, tBTA_GATTC_SERV *p_sr
 {
     tBTA_GATTC_ATTR_REC *p_rec = NULL;
 
-    if (--p_srvc_cb->total_char > 0) {
+    /* Recursive function will cause BTU stack overflow when there are a large number of characteristic
+     * without descriptor to discover. So replace it with while function */
+    while (--p_srvc_cb->total_char > 0) {
         p_rec = p_srvc_cb->p_srvc_list + (++ p_srvc_cb->cur_char_idx);
         /* add the next characteristic into cache */
         bta_gattc_add_char_to_cache (p_srvc_cb,
@@ -701,11 +702,14 @@ static void bta_gattc_char_dscpt_disc_cmpl(UINT16 conn_id, tBTA_GATTC_SERV *p_sr
                                      p_rec->s_handle,
                                      &p_rec->uuid,
                                      p_rec->property);
+        /* start to discover next characteristic for descriptor */
+        if (bta_gattc_discover_procedure(conn_id, p_srvc_cb, GATT_DISC_CHAR_DSCPT) == 0) {
+            /* send att req and wait for att rsp */
+            break;
+        }
+    }
 
-        /* start discoverying next characteristic for char descriptor */
-        bta_gattc_start_disc_char_dscp(conn_id, p_srvc_cb);
-    } else
-        /* all characteristic has been explored, start with next service if any */
+    if (p_srvc_cb->total_char == 0) /* all characteristic has been explored, start with next service if any */
     {
 #if (defined BTA_GATT_DEBUG && BTA_GATT_DEBUG == TRUE)
         APPL_TRACE_ERROR("all char has been explored");
@@ -772,7 +776,7 @@ static tBTA_GATT_STATUS bta_gattc_add_srvc_to_list(tBTA_GATTC_SERV *p_srvc_cb,
         /* allocate bigger buffer ?? */
         status = GATT_DB_FULL;
 
-        APPL_TRACE_ERROR("service not added, no resources or wrong state");
+        APPL_TRACE_ERROR("service not added, no resources or wrong state, see CONFIG_BT_GATTC_MAX_CACHE_CHAR");
     }
     return status;
 }
@@ -814,7 +818,7 @@ static tBTA_GATT_STATUS bta_gattc_add_char_to_list(tBTA_GATTC_SERV *p_srvc_cb,
         }
         p_srvc_cb->next_avail_idx ++;
     } else {
-        APPL_TRACE_ERROR("char not added, no resources");
+        APPL_TRACE_ERROR("char not added, no resources, see CONFIG_BT_GATTC_MAX_CACHE_CHAR");
         /* allocate bigger buffer ?? */
         status = BTA_GATT_DB_FULL;
     }
diff --git a/components/bt/host/bluedroid/bta/gatt/include/bta_gattc_int.h b/components/bt/host/bluedroid/bta/gatt/include/bta_gattc_int.h
index 06a8f5f187..4262f20b70 100644
--- a/components/bt/host/bluedroid/bta/gatt/include/bta_gattc_int.h
+++ b/components/bt/host/bluedroid/bta/gatt/include/bta_gattc_int.h
@@ -270,7 +270,6 @@ typedef struct {
 } tBTA_GATTC_ATTR_REC;
 
 
-#define BTA_GATTC_MAX_CACHE_CHAR    40
 #define BTA_GATTC_ATTR_LIST_SIZE    (BTA_GATTC_MAX_CACHE_CHAR * sizeof(tBTA_GATTC_ATTR_REC))
 
 #ifndef BTA_GATTC_CACHE_SRVR_SIZE
@@ -305,10 +304,10 @@ typedef struct {
 
     tBTA_GATTC_ATTR_REC *p_srvc_list;
     UINT8               cur_srvc_idx;
-    UINT8               cur_char_idx;
-    UINT8               next_avail_idx;
+    UINT16               cur_char_idx;
+    UINT16               next_avail_idx;
     UINT8               total_srvc;
-    UINT8               total_char;
+    UINT16               total_char;
     UINT16              total_attr;
     UINT8               srvc_hdl_chg;   /* service handle change indication pending */
     UINT16              attr_index;     /* cahce NV saving/loading attribute index */
diff --git a/components/bt/host/bluedroid/common/include/common/bluedroid_user_config.h b/components/bt/host/bluedroid/common/include/common/bluedroid_user_config.h
index 6cafa6e41e..4362cd10fd 100644
--- a/components/bt/host/bluedroid/common/include/common/bluedroid_user_config.h
+++ b/components/bt/host/bluedroid/common/include/common/bluedroid_user_config.h
@@ -134,6 +134,12 @@
 #endif
 
 //GATTC CACHE
+#ifdef CONFIG_BT_GATTC_MAX_CACHE_CHAR
+#define UC_BT_GATTC_MAX_CACHE_CHAR      CONFIG_BT_GATTC_MAX_CACHE_CHAR
+#else
+#define UC_BT_GATTC_MAX_CACHE_CHAR      40
+#endif
+
 #ifdef CONFIG_BT_GATTC_CACHE_NVS_FLASH
 #define UC_BT_GATTC_CACHE_NVS_FLASH_ENABLED    CONFIG_BT_GATTC_CACHE_NVS_FLASH
 #else
diff --git a/components/bt/host/bluedroid/common/include/common/bt_target.h b/components/bt/host/bluedroid/common/include/common/bt_target.h
index e86e1380d2..83abc9ba8c 100644
--- a/components/bt/host/bluedroid/common/include/common/bt_target.h
+++ b/components/bt/host/bluedroid/common/include/common/bt_target.h
@@ -2247,6 +2247,10 @@ The maximum number of payload octets that the local device can receive in a sing
 #define BTA_DM_AVOID_A2DP_ROLESWITCH_ON_INQUIRY FALSE
 #endif
 
+#ifndef BTA_GATTC_MAX_CACHE_CHAR
+#define BTA_GATTC_MAX_CACHE_CHAR UC_BT_GATTC_MAX_CACHE_CHAR
+#endif
+
 /******************************************************************************
 **
 ** Tracing:  Include trace header file here.

From 5fd4dbad12082f83708d4d7478e4ac953d2cdfd9 Mon Sep 17 00:00:00 2001
From: Armando <douyiwen@espressif.com>
Date: Fri, 9 Sep 2022 17:37:26 +0800
Subject: [PATCH 647/665] esp_adc: improve adc continuous iram test aim

This commit increases adc continuous iram test period of cache disabling
time. Now time is: 1 second

- The aim of this test is to make sure the continuous mode driver ISR
callbacks can run in an IRAM-Safe context.
- Closing cache takes time. WHereas the code to close the cache is
updated. This time gets changed.
---
 .../test_apps/adc/main/test_adc_driver_iram.c    | 16 ++++++++--------
 1 file changed, 8 insertions(+), 8 deletions(-)

diff --git a/components/esp_adc/test_apps/adc/main/test_adc_driver_iram.c b/components/esp_adc/test_apps/adc/main/test_adc_driver_iram.c
index e1d7949a68..c48fc746a1 100644
--- a/components/esp_adc/test_apps/adc/main/test_adc_driver_iram.c
+++ b/components/esp_adc/test_apps/adc/main/test_adc_driver_iram.c
@@ -215,13 +215,11 @@ TEST_CASE("ADC continuous work with ISR and Flash", "[adc_oneshot]")
     };
     TEST_ESP_OK(adc_continuous_register_event_callbacks(handle, &cbs, &isr_test_ctx));
 
-#if CONFIG_IDF_TARGET_ESP32
-    //This may need to be bigger, when the sampling freq is low
-    uint32_t overhead_us = 150;
-#else
-    uint32_t overhead_us = 50;
-#endif
-    uint32_t wait_time_us = (1000 * 1000 / ADC_TEST_FREQ_HZ * ADC_TEST_PKG_SIZE / SOC_ADC_DIGI_RESULT_BYTES) + overhead_us;
+    /**
+     * Ideal time consumption for one conversion_frame done is `(1000 * 1000 / ADC_TEST_FREQ_HZ * ADC_TEST_PKG_SIZE / SOC_ADC_DIGI_RESULT_BYTES)`
+     * Here we just wait for 1 second
+     */
+    uint32_t wait_time_us = 1 * 1000 * 1000;
     printf("period is %"PRId32" us\n", wait_time_us);
 
     //ADC IO tile low
@@ -233,6 +231,7 @@ TEST_CASE("ADC continuous work with ISR and Flash", "[adc_oneshot]")
     //Checks
     TEST_ASSERT_INT_WITHIN(ADC_TEST_LOW_THRESH, ADC_TEST_LOW_VAL, isr_test_ctx.adc_raw_low);
     esp_rom_printf("callback runs %d times when $ disabled\n", isr_test_ctx.cb_exe_times_low);
+    //At least 1 time conv_done callback happens during this period is ok
     TEST_ASSERT_GREATER_OR_EQUAL(1, isr_test_ctx.cb_exe_times_low);
 
     vTaskDelay(10);
@@ -245,8 +244,9 @@ TEST_CASE("ADC continuous work with ISR and Flash", "[adc_oneshot]")
     s_test_cache_disable_period_us(&isr_test_ctx, wait_time_us);
     TEST_ESP_OK(adc_continuous_stop(handle));
     //Checks
-    // TEST_ASSERT_INT_WITHIN(ADC_TEST_HIGH_THRESH, ADC_TEST_HIGH_VAL_DMA, isr_test_ctx.adc_raw_high);
+    TEST_ASSERT_INT_WITHIN(ADC_TEST_HIGH_THRESH, ADC_TEST_HIGH_VAL_DMA, isr_test_ctx.adc_raw_high);
     esp_rom_printf("callback runs %d times when $ disabled\n", isr_test_ctx.cb_exe_times_high);
+    //At least 1 time conv_done callback happens during this period is ok
     TEST_ASSERT_GREATER_OR_EQUAL(1, isr_test_ctx.cb_exe_times_high);
 
     TEST_ESP_OK(adc_continuous_deinit(handle));

From 54ee184a957cce08d6542cabd0bd135c9485d3b7 Mon Sep 17 00:00:00 2001
From: Evan Neidler <evan.neidler@glitchd.net>
Date: Mon, 3 Oct 2022 14:01:27 -0400
Subject: [PATCH 648/665] Update #define BT_CONTROLLER_INIT_CONFIG_DEFAULT().
 Corrects header names in string from "bt.h" to "esp_bt.h".

---
 components/bt/include/esp32/include/esp_bt.h   | 2 +-
 components/bt/include/esp32c3/include/esp_bt.h | 2 +-
 components/bt/include/esp32s3/include/esp_bt.h | 2 +-
 3 files changed, 3 insertions(+), 3 deletions(-)

diff --git a/components/bt/include/esp32/include/esp_bt.h b/components/bt/include/esp32/include/esp_bt.h
index f74c3df7bf..f78a5a88d6 100644
--- a/components/bt/include/esp32/include/esp_bt.h
+++ b/components/bt/include/esp32/include/esp_bt.h
@@ -186,7 +186,7 @@ the adv packet will be discarded until the memory is restored. */
 }
 
 #else
-#define BT_CONTROLLER_INIT_CONFIG_DEFAULT() {0}; _Static_assert(0, "please enable bluetooth in menuconfig to use bt.h");
+#define BT_CONTROLLER_INIT_CONFIG_DEFAULT() {0}; _Static_assert(0, "please enable bluetooth in menuconfig to use esp_bt.h");
 #endif
 
 /**
diff --git a/components/bt/include/esp32c3/include/esp_bt.h b/components/bt/include/esp32c3/include/esp_bt.h
index 2fd4c24885..be9de3d88b 100644
--- a/components/bt/include/esp32c3/include/esp_bt.h
+++ b/components/bt/include/esp32c3/include/esp_bt.h
@@ -184,7 +184,7 @@ typedef void (* esp_bt_hci_tl_callback_t) (void *arg, uint8_t status);
 }
 
 #else
-#define BT_CONTROLLER_INIT_CONFIG_DEFAULT() {0}; _Static_assert(0, "please enable bluetooth in menuconfig to use bt.h");
+#define BT_CONTROLLER_INIT_CONFIG_DEFAULT() {0}; _Static_assert(0, "please enable bluetooth in menuconfig to use esp_bt.h");
 #endif
 
 /**
diff --git a/components/bt/include/esp32s3/include/esp_bt.h b/components/bt/include/esp32s3/include/esp_bt.h
index d0e1a434bf..e72e5111b7 100644
--- a/components/bt/include/esp32s3/include/esp_bt.h
+++ b/components/bt/include/esp32s3/include/esp_bt.h
@@ -183,7 +183,7 @@ typedef void (* esp_bt_hci_tl_callback_t) (void *arg, uint8_t status);
 }
 
 #else
-#define BT_CONTROLLER_INIT_CONFIG_DEFAULT() {0}; _Static_assert(0, "please enable bluetooth in menuconfig to use bt.h");
+#define BT_CONTROLLER_INIT_CONFIG_DEFAULT() {0}; _Static_assert(0, "please enable bluetooth in menuconfig to use esp_bt.h");
 #endif
 
 /**

From 282f10d1bc96b88391ba0b84341908e70106d0cb Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Thu, 22 Sep 2022 20:17:44 +0800
Subject: [PATCH 649/665] freertos: Refactor xtensa port stack initialization
 code

This commit refactors the pxPortInitialiseStack() function of the xtensa
FreeRTOS ports (both IDF and SMP FreeRTOS).

- Each stack area is now separated into their own functions
- Each function will individually
    - Push the stack pointer to allocate the stack area
    - Initiaze the allocated stack area
- Each stack area's size and usage is now clearly documented in code
---
 .../portable/xtensa/port.c                    | 360 ++++++++++++-----
 .../FreeRTOS-Kernel/portable/xtensa/port.c    | 363 +++++++++++++-----
 2 files changed, 530 insertions(+), 193 deletions(-)

diff --git a/components/freertos/FreeRTOS-Kernel-SMP/portable/xtensa/port.c b/components/freertos/FreeRTOS-Kernel-SMP/portable/xtensa/port.c
index 0cb2482f6b..75c48ebd7b 100644
--- a/components/freertos/FreeRTOS-Kernel-SMP/portable/xtensa/port.c
+++ b/components/freertos/FreeRTOS-Kernel-SMP/portable/xtensa/port.c
@@ -20,6 +20,7 @@
 #include "esp_private/esp_int_wdt.h"
 #include "esp_private/systimer.h"
 #include "esp_private/periph_ctrl.h"
+#include "esp_attr.h"
 #include "esp_heap_caps.h"
 #include "esp_system.h"
 #include "esp_task.h"
@@ -598,6 +599,240 @@ const DRAM_ATTR uint32_t offset_uxCoreAffinityMask = offsetof(StaticTask_t, uxDu
 #endif // ( configUSE_CORE_AFFINITY == 1 && configNUM_CORES > 1 )
 const DRAM_ATTR uint32_t offset_cpsa = XT_CP_SIZE;
 
+/**
+ * @brief Align stack pointer in a downward growing stack
+ *
+ * This macro is used to round a stack pointer downwards to the nearest n-byte boundary, where n is a power of 2.
+ * This macro is generally used when allocating aligned areas on a downward growing stack.
+ */
+#define STACKPTR_ALIGN_DOWN(n, ptr)     ((ptr) & (~((n)-1)))
+
+#if XCHAL_CP_NUM > 0
+/**
+ * @brief Allocate and initialize coprocessor save area on the stack
+ *
+ * This function allocates the coprocessor save area on the stack (sized XT_CP_SIZE) which includes...
+ *  - Individual save areas for each coprocessor (size XT_CPx_SA, inclusive of each area's alignment)
+ *  - Coprocessor context switching flags (e.g., XT_CPENABLE, XT_CPSTORED, XT_CP_CS_ST, XT_CP_ASA).
+ *
+ * The coprocessor save area is aligned to a 16-byte boundary.
+ * The coprocessor context switching flags are then initialized
+ *
+ * @param[in] uxStackPointer Current stack pointer address
+ * @return Stack pointer that points to allocated and initialized the coprocessor save area
+ */
+FORCE_INLINE_ATTR UBaseType_t uxInitialiseStackCPSA(UBaseType_t uxStackPointer)
+{
+    /*
+    HIGH ADDRESS
+    |-------------------|      XT_CP_SIZE
+    | CPn SA            |           ^
+    | ...               |           |
+    | CP0 SA            |           |
+    | ----------------- |           |       ---- XCHAL_TOTAL_SA_ALIGN aligned
+    |-------------------|           |   12 bytes
+    | XT_CP_ASA         |           |       ^
+    | XT_CP_CS_ST       |           |       |
+    | XT_CPSTORED       |           |       |
+    | XT_CPENABLE       |           |       |
+    |-------------------| ---------------------- 16 byte aligned
+    LOW ADDRESS
+    */
+
+    // Allocate overall coprocessor save area, aligned down to 16 byte boundary
+    uxStackPointer = STACKPTR_ALIGN_DOWN(16, uxStackPointer - XT_CP_SIZE);
+    // Initialize the coprocessor context switching flags.
+    uint32_t *p = (uint32_t *)uxStackPointer;
+    p[0] = 0;   // Clear XT_CPENABLE and XT_CPSTORED
+    p[1] = 0;   // Clear XT_CP_CS_ST
+    // XT_CP_ASA points to the aligned start of the individual CP save areas (i.e., start of CP0 SA)
+    p[2] = (uint32_t)ALIGNUP(XCHAL_TOTAL_SA_ALIGN, (uint32_t)uxStackPointer + 12);
+    return uxStackPointer;
+}
+#endif /* XCHAL_CP_NUM > 0 */
+
+/**
+ * @brief Allocate and initialize GCC TLS area
+ *
+ * This function allocates and initializes the area on the stack used to store GCC TLS (Thread Local Storage) variables.
+ * - The area's size is derived from the TLS section's linker variables, and rounded up to a multiple of 16 bytes
+ * - The allocated area is aligned to a 16-byte aligned address
+ * - The TLS variables in the area are then initialized
+ *
+ * Each task access the TLS variables using the THREADPTR register plus an offset to obtain the address of the variable.
+ * The value for the THREADPTR register is also calculated by this function, and that value should be use to initialize
+ * the THREADPTR register.
+ *
+ * @param[in] uxStackPointer Current stack pointer address
+ * @param[out] ret_threadptr_reg_init Calculated THREADPTR register initialization value
+ * @return Stack pointer that points to the TLS area
+ */
+FORCE_INLINE_ATTR UBaseType_t uxInitialiseStackTLS(UBaseType_t uxStackPointer, uint32_t *ret_threadptr_reg_init)
+{
+    /*
+    TLS layout at link-time, where 0xNNN is the offset that the linker calculates to a particular TLS variable.
+
+    LOW ADDRESS
+            |---------------------------|   Linker Symbols
+            | Section                   |   --------------
+            | .flash.rodata             |
+         0x0|---------------------------| <- _flash_rodata_start
+          ^ | Other Data                |
+          | |---------------------------| <- _thread_local_start
+          | | .tbss                     | ^
+          V |                           | |
+      0xNNN | int example;              | | tls_area_size
+            |                           | |
+            | .tdata                    | V
+            |---------------------------| <- _thread_local_end
+            | Other data                |
+            | ...                       |
+            |---------------------------|
+    HIGH ADDRESS
+    */
+    // Calculate the TLS area's size (rounded up to multiple of 16 bytes).
+    extern int _thread_local_start, _thread_local_end, _flash_rodata_start, _flash_rodata_align;
+    const uint32_t tls_area_size = ALIGNUP(16, (uint32_t)&_thread_local_end - (uint32_t)&_thread_local_start);
+    // TODO: check that TLS area fits the stack
+
+    // Allocate space for the TLS area on the stack. The area must be allocated at a 16-byte aligned address
+    uxStackPointer = STACKPTR_ALIGN_DOWN(16, uxStackPointer - (UBaseType_t)tls_area_size);
+    // Initialize the TLS area with the initialization values of each TLS variable
+    memcpy((void *)uxStackPointer, &_thread_local_start, tls_area_size);
+
+    /*
+    Calculate the THREADPTR register's initialization value based on the link-time offset and the TLS area allocated on
+    the stack.
+
+    HIGH ADDRESS
+            |---------------------------|
+            | .tdata (*)                |
+          ^ | int example;              |
+          | |                           |
+          | | .tbss (*)                 |
+          | |---------------------------| <- uxStackPointer (start of TLS area)
+    0xNNN | |                           | ^
+          | |                           | |
+          |             ...               | (_thread_local_start - _flash_rodata_start) + align_up(TCB_SIZE, tls_section_alignment)
+          | |                           | |
+          | |                           | V
+          V |                           | <- threadptr register's value
+
+    LOW ADDRESS
+
+    Note: Xtensa is slightly different compared to the RISC-V port as there is an implicit aligned TCB_SIZE added to
+    the offset. (search for 'tpoff' in elf32-xtensa.c in BFD):
+        - "offset = address - tls_section_vma + align_up(TCB_SIZE, tls_section_alignment)"
+        - TCB_SIZE is hardcoded to 8
+    */
+    const uint32_t tls_section_align = (uint32_t)&_flash_rodata_align;  // ALIGN value of .flash.rodata section
+    #define TCB_SIZE 8
+    const uint32_t base = ALIGNUP(tls_section_align, TCB_SIZE);
+    *ret_threadptr_reg_init = (uint32_t)uxStackPointer - ((uint32_t)&_thread_local_start - (uint32_t)&_flash_rodata_start) - base;
+
+    return uxStackPointer;
+}
+
+/**
+ * @brief Initialize the task's starting interrupt stack frame
+ *
+ * This function initializes the task's starting interrupt stack frame. The dispatcher will use this stack frame in a
+ * context restore routine. Therefore, the starting stack frame must be initialized as if the task was interrupted right
+ * before its first instruction is called.
+ *
+ * - The stack frame is allocated to a 16-byte aligned address
+ * - The THREADPTR register is saved in the extra storage area of the stack frame. This is also initialized
+ *
+ * @param[in] uxStackPointer Current stack pointer address
+ * @param[in] pxCode Task function
+ * @param[in] pvParameters Task function's parameter
+ * @param[in] threadptr_reg_init THREADPTR register initialization value
+ * @return Stack pointer that points to the stack frame
+ */
+FORCE_INLINE_ATTR UBaseType_t uxInitialiseStackFrame(UBaseType_t uxStackPointer, TaskFunction_t pxCode, void *pvParameters, uint32_t threadptr_reg_init)
+{
+    /*
+    HIGH ADDRESS
+    |---------------------------|       ^ XT_STK_FRMSZ
+    |                           |       |
+    | Stack Frame Extra Storage |       |
+    |                           |       |
+    | ------------------------- |       |   ^ XT_STK_EXTRA
+    |                           |       |   |
+    | Intr/Exc Stack Frame      |       |   |
+    |                           |       V   V
+    | ------------------------- | ---------------------- 16 byte aligned
+    LOW ADDRESS
+    */
+
+    /*
+    Allocate space for the task's starting interrupt stack frame.
+    - The stack frame must be allocated to a 16-byte aligned address.
+    - We use XT_STK_FRMSZ (instead of sizeof(XtExcFrame)) as it...
+        - includes the size of the extra storage area
+        - includes the size for a base save area before the stack frame
+        - rounds up the total size to a multiple of 16
+    */
+    UBaseType_t uxStackPointerPrevious = uxStackPointer;
+    uxStackPointer = STACKPTR_ALIGN_DOWN(16, uxStackPointer - XT_STK_FRMSZ);
+
+    // Clear the entire interrupt stack frame
+    memset((void *)uxStackPointer, 0, (size_t)(uxStackPointerPrevious - uxStackPointer));
+
+    XtExcFrame *frame = (XtExcFrame *)uxStackPointer;
+
+    /*
+    Initialize common registers
+    */
+    frame->a0 = 0;                                          // Set the return address to 0 terminate GDB backtrace
+    frame->a1 = uxStackPointer + XT_STK_FRMSZ;              // Saved stack pointer should point to physical top of stack frame
+    frame->exit = (UBaseType_t) _xt_user_exit;              // User exception exit dispatcher
+
+    /*
+    Initialize the task's entry point. This will differ depending on
+    - Whether the task's entry point is the wrapper function or pxCode
+    - Whether Windowed ABI is used (for windowed, we mimic the task entry point being call4'd )
+    */
+    #if CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER
+        frame->pc = (UBaseType_t) vPortTaskWrapper;         // Task entry point is the wrapper function
+        #ifdef __XTENSA_CALL0_ABI__
+            frame->a2 = (UBaseType_t) pxCode;               // Wrapper function's argument 0 (which is the task function)
+            frame->a3 = (UBaseType_t) pvParameters;         // Wrapper function's argument 1 (which is the task function's argument)
+        #else // __XTENSA_CALL0_ABI__
+            frame->a6 = (UBaseType_t) pxCode;               // Wrapper function's argument 0 (which is the task function), passed as if we call4'd
+            frame->a7 = (UBaseType_t) pvParameters;         // Wrapper function's argument 1 (which is the task function's argument), passed as if we call4'd
+        #endif // __XTENSA_CALL0_ABI__
+    #else
+        frame->pc = (UBaseType_t) pxCode;                   // Task entry point is the provided task function
+        #ifdef __XTENSA_CALL0_ABI__
+            frame->a2 = (UBaseType_t) pvParameters;         // Task function's argument
+        #else // __XTENSA_CALL0_ABI__
+            frame->a6 = (UBaseType_t) pvParameters;         // Task function's argument, passed as if we call4'd
+        #endif // __XTENSA_CALL0_ABI__
+    #endif
+
+    /*
+    Set initial PS to int level 0, EXCM disabled ('rfe' will enable), user mode.
+    For windowed ABI also set WOE and CALLINC (pretend task was 'call4'd)
+    */
+    #ifdef __XTENSA_CALL0_ABI__
+        frame->ps = PS_UM | PS_EXCM;
+    #else // __XTENSA_CALL0_ABI__
+        frame->ps = PS_UM | PS_EXCM | PS_WOE | PS_CALLINC(1);
+    #endif // __XTENSA_CALL0_ABI__
+
+    #ifdef XT_USE_SWPRI
+        // Set the initial virtual priority mask value to all 1's.
+        frame->vpri = 0xFFFFFFFF;
+    #endif
+
+    // Initialize the threadptr register in the extra save area of the stack frame
+    uint32_t *threadptr_reg = (uint32_t *)(uxStackPointer + XT_STK_EXTRA);
+    *threadptr_reg = threadptr_reg_init;
+
+    return uxStackPointer;
+}
+
 #if ( portHAS_STACK_OVERFLOW_CHECKING == 1 )
 StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                      StackType_t * pxEndOfStack,
@@ -609,108 +844,41 @@ StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                      void * pvParameters )
 #endif
 {
-    StackType_t *sp, *tp;
-    XtExcFrame  *frame;
-#if XCHAL_CP_NUM > 0
-    uint32_t *p;
-#endif
-    uint32_t *threadptr;
-    void *task_thread_local_start;
-    extern int _thread_local_start, _thread_local_end, _flash_rodata_start, _flash_rodata_align;
-    // TODO: check that TLS area fits the stack
-    uint32_t thread_local_sz = (uint8_t *)&_thread_local_end - (uint8_t *)&_thread_local_start;
+    /*
+    HIGH ADDRESS
+    |---------------------------| <- pxTopOfStack on entry
+    | Coproc Save Area          |
+    | ------------------------- |
+    | TLS Variables             |
+    | ------------------------- | <- Start of useable stack
+    | Starting stack frame      |
+    | ------------------------- | <- pxTopOfStack on return (which is the tasks current SP)
+    |             |             |
+    |             |             |
+    |             V             |
+    ----------------------------- <- Bottom of stack
+    LOW ADDRESS
 
-    thread_local_sz = ALIGNUP(0x10, thread_local_sz);
+    - All stack areas are aligned to 16 byte boundary
+    - We use UBaseType_t for all of stack area initialization functions for more convenient pointer arithmetic
+    */
 
-    /* Initialize task's stack so that we have the following structure at the top:
-
-        ----LOW ADDRESSES ----------------------------------------HIGH ADDRESSES----------
-         task stack | interrupt stack frame | thread local vars | co-processor save area |
-        ----------------------------------------------------------------------------------
-                    |                                                                     |
-                    SP                                                                 pxTopOfStack
-
-        All parts are aligned to 16 byte boundary. */
-    sp = (StackType_t *) (((UBaseType_t)pxTopOfStack - XT_CP_SIZE - thread_local_sz - XT_STK_FRMSZ) & ~0xf);
-
-    /* Clear the entire frame (do not use memset() because we don't depend on C library) */
-    for (tp = sp; tp <= pxTopOfStack; ++tp) {
-        *tp = 0;
-    }
-
-    frame = (XtExcFrame *) sp;
-
-    /* Explicitly initialize certain saved registers */
-#if CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER
-    frame->pc    = (UBaseType_t) vPortTaskWrapper;    /* task wrapper                        */
-#else
-    frame->pc   = (UBaseType_t) pxCode;                /* task entrypoint                    */
-#endif
-    frame->a0    = 0;                                /* to terminate GDB backtrace        */
-    frame->a1    = (UBaseType_t) sp + XT_STK_FRMSZ;    /* physical top of stack frame        */
-    frame->exit = (UBaseType_t) _xt_user_exit;        /* user exception exit dispatcher    */
-
-    /* Set initial PS to int level 0, EXCM disabled ('rfe' will enable), user mode. */
-    /* Also set entry point argument parameter. */
-#ifdef __XTENSA_CALL0_ABI__
-#if CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER
-    frame->a2 = (UBaseType_t) pxCode;
-    frame->a3 = (UBaseType_t) pvParameters;
-#else
-    frame->a2 = (UBaseType_t) pvParameters;
-#endif
-    frame->ps = PS_UM | PS_EXCM;
-#else /* __XTENSA_CALL0_ABI__ */
-    /* + for windowed ABI also set WOE and CALLINC (pretend task was 'call4'd). */
-#if CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER
-    frame->a6 = (UBaseType_t) pxCode;
-    frame->a7 = (UBaseType_t) pvParameters;
-#else
-    frame->a6 = (UBaseType_t) pvParameters;
-#endif
-    frame->ps = PS_UM | PS_EXCM | PS_WOE | PS_CALLINC(1);
-#endif /* __XTENSA_CALL0_ABI__ */
-
-#ifdef XT_USE_SWPRI
-    /* Set the initial virtual priority mask value to all 1's. */
-    frame->vpri = 0xFFFFFFFF;
-#endif
-
-    /* Init threadptr register and set up TLS run-time area.
-     * The diagram in port/riscv/port.c illustrates the calculations below.
-     */
-    task_thread_local_start = (void *)(((uint32_t)pxTopOfStack - XT_CP_SIZE - thread_local_sz) & ~0xf);
-    memcpy(task_thread_local_start, &_thread_local_start, thread_local_sz);
-    threadptr = (uint32_t *)(sp + XT_STK_EXTRA);
-    /* Calculate THREADPTR value.
-     * The generated code will add THREADPTR value to a constant value determined at link time,
-     * to get the address of the TLS variable.
-     * The constant value is calculated by the linker as follows
-     * (search for 'tpoff' in elf32-xtensa.c in BFD):
-     *    offset = address - tls_section_vma + align_up(TCB_SIZE, tls_section_alignment)
-     * where TCB_SIZE is hardcoded to 8.
-     * Note this is slightly different compared to the RISC-V port, where offset = address - tls_section_vma.
-     */
-    const uint32_t tls_section_alignment = (uint32_t) &_flash_rodata_align;  /* ALIGN value of .flash.rodata section */
-    const uint32_t tcb_size = 8; /* Unrelated to FreeRTOS, this is the constant from BFD */
-    const uint32_t base = (tcb_size + tls_section_alignment - 1) & (~(tls_section_alignment - 1));
-    *threadptr = (uint32_t)task_thread_local_start - ((uint32_t)&_thread_local_start - (uint32_t)&_flash_rodata_start) - base;
+    UBaseType_t uxStackPointer = (UBaseType_t)pxTopOfStack;
 
 #if XCHAL_CP_NUM > 0
-    /* Init the coprocessor save area (see xtensa_context.h) */
-    /* No access to TCB here, so derive indirectly. Stack growth is top to bottom.
-     * //p = (uint32_t *) xMPUSettings->coproc_area;
-     */
-    p = (uint32_t *)(((uint32_t) pxTopOfStack - XT_CP_SIZE) & ~0xf);
-    configASSERT( ( uint32_t ) p >= frame->a1 );
-    p[0] = 0;
-    p[1] = 0;
-    p[2] = (((uint32_t) p) + 12 + XCHAL_TOTAL_SA_ALIGN - 1) & -XCHAL_TOTAL_SA_ALIGN;
-#endif /* XCHAL_CP_NUM */
+    // Initialize the coprocessor save area
+    uxStackPointer = uxInitialiseStackCPSA(uxStackPointer);
+#endif /* XCHAL_CP_NUM > 0 */
 
-    return sp;
+    // Initialize the GCC TLS area
+    uint32_t threadptr_reg_init;
+    uxStackPointer = uxInitialiseStackTLS(uxStackPointer, &threadptr_reg_init);
+
+    // Initialize the starting interrupt stack frame
+    uxStackPointer = uxInitialiseStackFrame(uxStackPointer, pxCode, pvParameters, threadptr_reg_init);
+    // Return the task's current stack pointer address which should point to the starting interrupt stack frame
+    return (StackType_t *)uxStackPointer;
 }
-
 // -------------------- Co-Processor -----------------------
 #if ( XCHAL_CP_NUM > 0 && configUSE_CORE_AFFINITY == 1 && configNUM_CORES > 1 )
 
diff --git a/components/freertos/FreeRTOS-Kernel/portable/xtensa/port.c b/components/freertos/FreeRTOS-Kernel/portable/xtensa/port.c
index 0a631d2172..004bf10bb3 100644
--- a/components/freertos/FreeRTOS-Kernel/portable/xtensa/port.c
+++ b/components/freertos/FreeRTOS-Kernel/portable/xtensa/port.c
@@ -64,6 +64,7 @@
 #include <xtensa/config/core.h>
 #include <xtensa/xtensa_context.h>
 #include "soc/soc_caps.h"
+#include "esp_attr.h"
 #include "esp_private/crosscore_int.h"
 #include "esp_private/esp_int_wdt.h"
 #include "esp_system.h"
@@ -156,112 +157,280 @@ static void vPortTaskWrapper(TaskFunction_t pxCode, void *pvParameters)
 }
 #endif
 
+/**
+ * @brief Align stack pointer in a downward growing stack
+ *
+ * This macro is used to round a stack pointer downwards to the nearest n-byte boundary, where n is a power of 2.
+ * This macro is generally used when allocating aligned areas on a downward growing stack.
+ */
+#define STACKPTR_ALIGN_DOWN(n, ptr)     ((ptr) & (~((n)-1)))
+
+#if XCHAL_CP_NUM > 0
+/**
+ * @brief Allocate and initialize coprocessor save area on the stack
+ *
+ * This function allocates the coprocessor save area on the stack (sized XT_CP_SIZE) which includes...
+ *  - Individual save areas for each coprocessor (size XT_CPx_SA, inclusive of each area's alignment)
+ *  - Coprocessor context switching flags (e.g., XT_CPENABLE, XT_CPSTORED, XT_CP_CS_ST, XT_CP_ASA).
+ *
+ * The coprocessor save area is aligned to a 16-byte boundary.
+ * The coprocessor context switching flags are then initialized
+ *
+ * @param[in] uxStackPointer Current stack pointer address
+ * @return Stack pointer that points to allocated and initialized the coprocessor save area
+ */
+FORCE_INLINE_ATTR UBaseType_t uxInitialiseStackCPSA(UBaseType_t uxStackPointer)
+{
+    /*
+    HIGH ADDRESS
+    |-------------------|      XT_CP_SIZE
+    | CPn SA            |           ^
+    | ...               |           |
+    | CP0 SA            |           |
+    | ----------------- |           |       ---- XCHAL_TOTAL_SA_ALIGN aligned
+    |-------------------|           |   12 bytes
+    | XT_CP_ASA         |           |       ^
+    | XT_CP_CS_ST       |           |       |
+    | XT_CPSTORED       |           |       |
+    | XT_CPENABLE       |           |       |
+    |-------------------| ---------------------- 16 byte aligned
+    LOW ADDRESS
+    */
+
+    // Allocate overall coprocessor save area, aligned down to 16 byte boundary
+    uxStackPointer = STACKPTR_ALIGN_DOWN(16, uxStackPointer - XT_CP_SIZE);
+    // Initialize the coprocessor context switching flags.
+    uint32_t *p = (uint32_t *)uxStackPointer;
+    p[0] = 0;   // Clear XT_CPENABLE and XT_CPSTORED
+    p[1] = 0;   // Clear XT_CP_CS_ST
+    // XT_CP_ASA points to the aligned start of the individual CP save areas (i.e., start of CP0 SA)
+    p[2] = (uint32_t)ALIGNUP(XCHAL_TOTAL_SA_ALIGN, (uint32_t)uxStackPointer + 12);
+    return uxStackPointer;
+}
+#endif /* XCHAL_CP_NUM > 0 */
+
+/**
+ * @brief Allocate and initialize GCC TLS area
+ *
+ * This function allocates and initializes the area on the stack used to store GCC TLS (Thread Local Storage) variables.
+ * - The area's size is derived from the TLS section's linker variables, and rounded up to a multiple of 16 bytes
+ * - The allocated area is aligned to a 16-byte aligned address
+ * - The TLS variables in the area are then initialized
+ *
+ * Each task access the TLS variables using the THREADPTR register plus an offset to obtain the address of the variable.
+ * The value for the THREADPTR register is also calculated by this function, and that value should be use to initialize
+ * the THREADPTR register.
+ *
+ * @param[in] uxStackPointer Current stack pointer address
+ * @param[out] ret_threadptr_reg_init Calculated THREADPTR register initialization value
+ * @return Stack pointer that points to the TLS area
+ */
+FORCE_INLINE_ATTR UBaseType_t uxInitialiseStackTLS(UBaseType_t uxStackPointer, uint32_t *ret_threadptr_reg_init)
+{
+    /*
+    TLS layout at link-time, where 0xNNN is the offset that the linker calculates to a particular TLS variable.
+
+    LOW ADDRESS
+            |---------------------------|   Linker Symbols
+            | Section                   |   --------------
+            | .flash.rodata             |
+         0x0|---------------------------| <- _flash_rodata_start
+          ^ | Other Data                |
+          | |---------------------------| <- _thread_local_start
+          | | .tbss                     | ^
+          V |                           | |
+      0xNNN | int example;              | | tls_area_size
+            |                           | |
+            | .tdata                    | V
+            |---------------------------| <- _thread_local_end
+            | Other data                |
+            | ...                       |
+            |---------------------------|
+    HIGH ADDRESS
+    */
+    // Calculate the TLS area's size (rounded up to multiple of 16 bytes).
+    extern int _thread_local_start, _thread_local_end, _flash_rodata_start, _flash_rodata_align;
+    const uint32_t tls_area_size = ALIGNUP(16, (uint32_t)&_thread_local_end - (uint32_t)&_thread_local_start);
+    // TODO: check that TLS area fits the stack
+
+    // Allocate space for the TLS area on the stack. The area must be allocated at a 16-byte aligned address
+    uxStackPointer = STACKPTR_ALIGN_DOWN(16, uxStackPointer - (UBaseType_t)tls_area_size);
+    // Initialize the TLS area with the initialization values of each TLS variable
+    memcpy((void *)uxStackPointer, &_thread_local_start, tls_area_size);
+
+    /*
+    Calculate the THREADPTR register's initialization value based on the link-time offset and the TLS area allocated on
+    the stack.
+
+    HIGH ADDRESS
+            |---------------------------|
+            | .tdata (*)                |
+          ^ | int example;              |
+          | |                           |
+          | | .tbss (*)                 |
+          | |---------------------------| <- uxStackPointer (start of TLS area)
+    0xNNN | |                           | ^
+          | |                           | |
+          |             ...               | (_thread_local_start - _flash_rodata_start) + align_up(TCB_SIZE, tls_section_alignment)
+          | |                           | |
+          | |                           | V
+          V |                           | <- threadptr register's value
+
+    LOW ADDRESS
+
+    Note: Xtensa is slightly different compared to the RISC-V port as there is an implicit aligned TCB_SIZE added to
+    the offset. (search for 'tpoff' in elf32-xtensa.c in BFD):
+        - "offset = address - tls_section_vma + align_up(TCB_SIZE, tls_section_alignment)"
+        - TCB_SIZE is hardcoded to 8
+    */
+    const uint32_t tls_section_align = (uint32_t)&_flash_rodata_align;  // ALIGN value of .flash.rodata section
+    #define TCB_SIZE 8
+    const uint32_t base = ALIGNUP(tls_section_align, TCB_SIZE);
+    *ret_threadptr_reg_init = (uint32_t)uxStackPointer - ((uint32_t)&_thread_local_start - (uint32_t)&_flash_rodata_start) - base;
+
+    return uxStackPointer;
+}
+
+/**
+ * @brief Initialize the task's starting interrupt stack frame
+ *
+ * This function initializes the task's starting interrupt stack frame. The dispatcher will use this stack frame in a
+ * context restore routine. Therefore, the starting stack frame must be initialized as if the task was interrupted right
+ * before its first instruction is called.
+ *
+ * - The stack frame is allocated to a 16-byte aligned address
+ * - The THREADPTR register is saved in the extra storage area of the stack frame. This is also initialized
+ *
+ * @param[in] uxStackPointer Current stack pointer address
+ * @param[in] pxCode Task function
+ * @param[in] pvParameters Task function's parameter
+ * @param[in] threadptr_reg_init THREADPTR register initialization value
+ * @return Stack pointer that points to the stack frame
+ */
+FORCE_INLINE_ATTR UBaseType_t uxInitialiseStackFrame(UBaseType_t uxStackPointer, TaskFunction_t pxCode, void *pvParameters, uint32_t threadptr_reg_init)
+{
+    /*
+    HIGH ADDRESS
+    |---------------------------|       ^ XT_STK_FRMSZ
+    |                           |       |
+    | Stack Frame Extra Storage |       |
+    |                           |       |
+    | ------------------------- |       |   ^ XT_STK_EXTRA
+    |                           |       |   |
+    | Intr/Exc Stack Frame      |       |   |
+    |                           |       V   V
+    | ------------------------- | ---------------------- 16 byte aligned
+    LOW ADDRESS
+    */
+
+    /*
+    Allocate space for the task's starting interrupt stack frame.
+    - The stack frame must be allocated to a 16-byte aligned address.
+    - We use XT_STK_FRMSZ (instead of sizeof(XtExcFrame)) as it...
+        - includes the size of the extra storage area
+        - includes the size for a base save area before the stack frame
+        - rounds up the total size to a multiple of 16
+    */
+    UBaseType_t uxStackPointerPrevious = uxStackPointer;
+    uxStackPointer = STACKPTR_ALIGN_DOWN(16, uxStackPointer - XT_STK_FRMSZ);
+
+    // Clear the entire interrupt stack frame
+    memset((void *)uxStackPointer, 0, (size_t)(uxStackPointerPrevious - uxStackPointer));
+
+    XtExcFrame *frame = (XtExcFrame *)uxStackPointer;
+
+    /*
+    Initialize common registers
+    */
+    frame->a0 = 0;                                          // Set the return address to 0 terminate GDB backtrace
+    frame->a1 = uxStackPointer + XT_STK_FRMSZ;              // Saved stack pointer should point to physical top of stack frame
+    frame->exit = (UBaseType_t) _xt_user_exit;              // User exception exit dispatcher
+
+    /*
+    Initialize the task's entry point. This will differ depending on
+    - Whether the task's entry point is the wrapper function or pxCode
+    - Whether Windowed ABI is used (for windowed, we mimic the task entry point being call4'd )
+    */
+    #if CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER
+        frame->pc = (UBaseType_t) vPortTaskWrapper;         // Task entry point is the wrapper function
+        #ifdef __XTENSA_CALL0_ABI__
+            frame->a2 = (UBaseType_t) pxCode;               // Wrapper function's argument 0 (which is the task function)
+            frame->a3 = (UBaseType_t) pvParameters;         // Wrapper function's argument 1 (which is the task function's argument)
+        #else // __XTENSA_CALL0_ABI__
+            frame->a6 = (UBaseType_t) pxCode;               // Wrapper function's argument 0 (which is the task function), passed as if we call4'd
+            frame->a7 = (UBaseType_t) pvParameters;         // Wrapper function's argument 1 (which is the task function's argument), passed as if we call4'd
+        #endif // __XTENSA_CALL0_ABI__
+    #else
+        frame->pc = (UBaseType_t) pxCode;                   // Task entry point is the provided task function
+        #ifdef __XTENSA_CALL0_ABI__
+            frame->a2 = (UBaseType_t) pvParameters;         // Task function's argument
+        #else // __XTENSA_CALL0_ABI__
+            frame->a6 = (UBaseType_t) pvParameters;         // Task function's argument, passed as if we call4'd
+        #endif // __XTENSA_CALL0_ABI__
+    #endif
+
+    /*
+    Set initial PS to int level 0, EXCM disabled ('rfe' will enable), user mode.
+    For windowed ABI also set WOE and CALLINC (pretend task was 'call4'd)
+    */
+    #ifdef __XTENSA_CALL0_ABI__
+        frame->ps = PS_UM | PS_EXCM;
+    #else // __XTENSA_CALL0_ABI__
+        frame->ps = PS_UM | PS_EXCM | PS_WOE | PS_CALLINC(1);
+    #endif // __XTENSA_CALL0_ABI__
+
+    #ifdef XT_USE_SWPRI
+        // Set the initial virtual priority mask value to all 1's.
+        frame->vpri = 0xFFFFFFFF;
+    #endif
+
+    // Initialize the threadptr register in the extra save area of the stack frame
+    uint32_t *threadptr_reg = (uint32_t *)(uxStackPointer + XT_STK_EXTRA);
+    *threadptr_reg = threadptr_reg_init;
+
+    return uxStackPointer;
+}
+
 #if portUSING_MPU_WRAPPERS
-StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters, BaseType_t xRunPrivileged )
+StackType_t *pxPortInitialiseStack(StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters, BaseType_t xRunPrivileged)
 #else
-StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
+StackType_t *pxPortInitialiseStack(StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
 #endif
 {
-    StackType_t *sp, *tp;
-    XtExcFrame  *frame;
-#if XCHAL_CP_NUM > 0
-    uint32_t *p;
-#endif
-    uint32_t *threadptr;
-    void *task_thread_local_start;
-    extern int _thread_local_start, _thread_local_end, _flash_rodata_start, _flash_rodata_align;
-    // TODO: check that TLS area fits the stack
-    uint32_t thread_local_sz = (uint8_t *)&_thread_local_end - (uint8_t *)&_thread_local_start;
+    /*
+    HIGH ADDRESS
+    |---------------------------| <- pxTopOfStack on entry
+    | Coproc Save Area          |
+    | ------------------------- |
+    | TLS Variables             |
+    | ------------------------- | <- Start of useable stack
+    | Starting stack frame      |
+    | ------------------------- | <- pxTopOfStack on return (which is the tasks current SP)
+    |             |             |
+    |             |             |
+    |             V             |
+    ----------------------------- <- Bottom of stack
+    LOW ADDRESS
 
-    thread_local_sz = ALIGNUP(0x10, thread_local_sz);
+    - All stack areas are aligned to 16 byte boundary
+    - We use UBaseType_t for all of stack area initialization functions for more convenient pointer arithmetic
+    */
 
-    /* Initialize task's stack so that we have the following structure at the top:
-
-        ----LOW ADDRESSES ----------------------------------------HIGH ADDRESSES----------
-         task stack | interrupt stack frame | thread local vars | co-processor save area |
-        ----------------------------------------------------------------------------------
-                    |                                                                     |
-                    SP                                                                 pxTopOfStack
-
-        All parts are aligned to 16 byte boundary. */
-    sp = (StackType_t *) (((UBaseType_t)pxTopOfStack - XT_CP_SIZE - thread_local_sz - XT_STK_FRMSZ) & ~0xf);
-
-    /* Clear the entire frame (do not use memset() because we don't depend on C library) */
-    for (tp = sp; tp <= pxTopOfStack; ++tp) {
-        *tp = 0;
-    }
-
-    frame = (XtExcFrame *) sp;
-
-    /* Explicitly initialize certain saved registers */
-#if CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER
-    frame->pc    = (UBaseType_t) vPortTaskWrapper;    /* task wrapper                        */
-#else
-    frame->pc   = (UBaseType_t) pxCode;                /* task entrypoint                    */
-#endif
-    frame->a0    = 0;                                /* to terminate GDB backtrace        */
-    frame->a1    = (UBaseType_t) sp + XT_STK_FRMSZ;    /* physical top of stack frame        */
-    frame->exit = (UBaseType_t) _xt_user_exit;        /* user exception exit dispatcher    */
-
-    /* Set initial PS to int level 0, EXCM disabled ('rfe' will enable), user mode. */
-    /* Also set entry point argument parameter. */
-#ifdef __XTENSA_CALL0_ABI__
-#if CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER
-    frame->a2 = (UBaseType_t) pxCode;
-    frame->a3 = (UBaseType_t) pvParameters;
-#else
-    frame->a2 = (UBaseType_t) pvParameters;
-#endif
-    frame->ps = PS_UM | PS_EXCM;
-#else /* __XTENSA_CALL0_ABI__ */
-    /* + for windowed ABI also set WOE and CALLINC (pretend task was 'call4'd). */
-#if CONFIG_FREERTOS_TASK_FUNCTION_WRAPPER
-    frame->a6 = (UBaseType_t) pxCode;
-    frame->a7 = (UBaseType_t) pvParameters;
-#else
-    frame->a6 = (UBaseType_t) pvParameters;
-#endif
-    frame->ps = PS_UM | PS_EXCM | PS_WOE | PS_CALLINC(1);
-#endif /* __XTENSA_CALL0_ABI__ */
-
-#ifdef XT_USE_SWPRI
-    /* Set the initial virtual priority mask value to all 1's. */
-    frame->vpri = 0xFFFFFFFF;
-#endif
-
-    /* Init threadptr register and set up TLS run-time area.
-     * The diagram in port/riscv/port.c illustrates the calculations below.
-     */
-    task_thread_local_start = (void *)(((uint32_t)pxTopOfStack - XT_CP_SIZE - thread_local_sz) & ~0xf);
-    memcpy(task_thread_local_start, &_thread_local_start, thread_local_sz);
-    threadptr = (uint32_t *)(sp + XT_STK_EXTRA);
-    /* Calculate THREADPTR value.
-     * The generated code will add THREADPTR value to a constant value determined at link time,
-     * to get the address of the TLS variable.
-     * The constant value is calculated by the linker as follows
-     * (search for 'tpoff' in elf32-xtensa.c in BFD):
-     *    offset = address - tls_section_vma + align_up(TCB_SIZE, tls_section_alignment)
-     * where TCB_SIZE is hardcoded to 8.
-     * Note this is slightly different compared to the RISC-V port, where offset = address - tls_section_vma.
-     */
-    const uint32_t tls_section_alignment = (uint32_t) &_flash_rodata_align;  /* ALIGN value of .flash.rodata section */
-    const uint32_t tcb_size = 8; /* Unrelated to FreeRTOS, this is the constant from BFD */
-    const uint32_t base = (tcb_size + tls_section_alignment - 1) & (~(tls_section_alignment - 1));
-    *threadptr = (uint32_t)task_thread_local_start - ((uint32_t)&_thread_local_start - (uint32_t)&_flash_rodata_start) - base;
+    UBaseType_t uxStackPointer = (UBaseType_t)pxTopOfStack;
 
 #if XCHAL_CP_NUM > 0
-    /* Init the coprocessor save area (see xtensa_context.h) */
-    /* No access to TCB here, so derive indirectly. Stack growth is top to bottom.
-     * //p = (uint32_t *) xMPUSettings->coproc_area;
-     */
-    p = (uint32_t *)(((uint32_t) pxTopOfStack - XT_CP_SIZE) & ~0xf);
-    configASSERT( ( uint32_t ) p >= frame->a1 );
-    p[0] = 0;
-    p[1] = 0;
-    p[2] = (((uint32_t) p) + 12 + XCHAL_TOTAL_SA_ALIGN - 1) & -XCHAL_TOTAL_SA_ALIGN;
-#endif /* XCHAL_CP_NUM */
+    // Initialize the coprocessor save area
+    uxStackPointer = uxInitialiseStackCPSA(uxStackPointer);
+#endif /* XCHAL_CP_NUM > 0 */
 
-    return sp;
+    // Initialize the GCC TLS area
+    uint32_t threadptr_reg_init;
+    uxStackPointer = uxInitialiseStackTLS(uxStackPointer, &threadptr_reg_init);
+
+    // Initialize the starting interrupt stack frame
+    uxStackPointer = uxInitialiseStackFrame(uxStackPointer, pxCode, pvParameters, threadptr_reg_init);
+    // Return the task's current stack pointer address which should point to the starting interrupt stack frame
+    return (StackType_t *)uxStackPointer;
 }
 
 

From fe0d4f28343460a3ff38ee78899bc61c9b08ed79 Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Tue, 27 Sep 2022 18:17:13 +0800
Subject: [PATCH 650/665] freertos: Refactor riscv port stack initialization
 code

This commit refactors the pxPortInitialiseStack() function of the riscv
FreeRTOS ports (both IDF and SMP FreeRTOS).

- Each stack area is now separated into their own functions
- Each function will individually
    - Push the stack pointer to allocate the stack area
    - Initiaze the allocated stack area
- Each stack area's size and usage is now clearly documented in code
---
 .../FreeRTOS-Kernel-SMP/portable/riscv/port.c | 205 ++++++++++++------
 .../FreeRTOS-Kernel/portable/riscv/port.c     | 205 ++++++++++++------
 2 files changed, 288 insertions(+), 122 deletions(-)

diff --git a/components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/port.c b/components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/port.c
index 0f045a05c9..32765d8a96 100644
--- a/components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/port.c
+++ b/components/freertos/FreeRTOS-Kernel-SMP/portable/riscv/port.c
@@ -538,78 +538,161 @@ __attribute__((naked)) static void prvTaskExitError(void)
     _prvTaskExitError();
 }
 
-StackType_t *pxPortInitialiseStack(StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters)
+/**
+ * @brief Align stack pointer in a downward growing stack
+ *
+ * This macro is used to round a stack pointer downwards to the nearest n-byte boundary, where n is a power of 2.
+ * This macro is generally used when allocating aligned areas on a downward growing stack.
+ */
+#define STACKPTR_ALIGN_DOWN(n, ptr)     ((ptr) & (~((n)-1)))
+
+/**
+ * @brief Allocate and initialize GCC TLS area
+ *
+ * This function allocates and initializes the area on the stack used to store GCC TLS (Thread Local Storage) variables.
+ * - The area's size is derived from the TLS section's linker variables, and rounded up to a multiple of 16 bytes
+ * - The allocated area is aligned to a 16-byte aligned address
+ * - The TLS variables in the area are then initialized
+ *
+ * Each task access the TLS variables using the THREADPTR register plus an offset to obtain the address of the variable.
+ * The value for the THREADPTR register is also calculated by this function, and that value should be use to initialize
+ * the THREADPTR register.
+ *
+ * @param[in] uxStackPointer Current stack pointer address
+ * @param[out] ret_threadptr_reg_init Calculated THREADPTR register initialization value
+ * @return Stack pointer that points to the TLS area
+ */
+FORCE_INLINE_ATTR UBaseType_t uxInitialiseStackTLS(UBaseType_t uxStackPointer, uint32_t *ret_threadptr_reg_init)
 {
-    extern uint32_t __global_pointer$;
-    uint8_t *task_thread_local_start;
-    uint8_t *threadptr;
+    /*
+    TLS layout at link-time, where 0xNNN is the offset that the linker calculates to a particular TLS variable.
+
+    LOW ADDRESS
+            |---------------------------|   Linker Symbols
+            | Section                   |   --------------
+            | .flash.rodata             |
+         0x0|---------------------------| <- _flash_rodata_start
+          ^ | Other Data                |
+          | |---------------------------| <- _thread_local_start
+          | | .tbss                     | ^
+          V |                           | |
+      0xNNN | int example;              | | tls_area_size
+            |                           | |
+            | .tdata                    | V
+            |---------------------------| <- _thread_local_end
+            | Other data                |
+            | ...                       |
+            |---------------------------|
+    HIGH ADDRESS
+    */
+    // Calculate TLS area size and round up to multiple of 16 bytes.
     extern char _thread_local_start, _thread_local_end, _flash_rodata_start;
+    const uint32_t tls_area_size = ALIGNUP(16, (uint32_t)&_thread_local_end - (uint32_t)&_thread_local_start);
+    // TODO: check that TLS area fits the stack
 
-    /* Byte pointer, so that subsequent calculations don't depend on sizeof(StackType_t). */
-    uint8_t *sp = (uint8_t *) pxTopOfStack;
+    // Allocate space for the TLS area on the stack. The area must be aligned to 16-bytes
+    uxStackPointer = STACKPTR_ALIGN_DOWN(16, uxStackPointer - (UBaseType_t)tls_area_size);
+    // Initialize the TLS area with the initialization values of each TLS variable
+    memcpy((void *)uxStackPointer, &_thread_local_start, tls_area_size);
 
-    /* Set up TLS area.
-     * The following diagram illustrates the layout of link-time and run-time
-     * TLS sections.
-     *
-     *          +-------------+
-     *          |Section:     |      Linker symbols:
-     *          |.flash.rodata|      ---------------
-     *       0x0+-------------+ <-- _flash_rodata_start
-     *        ^ |             |
-     *        | | Other data  |
-     *        | |     ...     |
-     *        | +-------------+ <-- _thread_local_start
-     *        | |.tbss        | ^
-     *        v |             | |
-     *    0xNNNN|int example; | | (thread_local_size)
-     *          |.tdata       | v
-     *          +-------------+ <-- _thread_local_end
-     *          | Other data  |
-     *          |     ...     |
-     *          |             |
-     *          +-------------+
-     *
-     *                                Local variables of
-     *                              pxPortInitialiseStack
-     *                             -----------------------
-     *          +-------------+ <-- pxTopOfStack
-     *          |.tdata (*)   |  ^
-     *        ^ |int example; |  |(thread_local_size
-     *        | |             |  |
-     *        | |.tbss (*)    |  v
-     *        | +-------------+ <-- task_thread_local_start
-     * 0xNNNN | |             |  ^
-     *        | |             |  |
-     *        | |             |  |_thread_local_start - _rodata_start
-     *        | |             |  |
-     *        | |             |  v
-     *        v +-------------+ <-- threadptr
-     *
-     *   (*) The stack grows downward!
-     */
+    /*
+    Calculate the THREADPTR register's initialization value based on the link-time offset and the TLS area allocated on
+    the stack.
 
-    uint32_t thread_local_sz = (uint32_t) (&_thread_local_end - &_thread_local_start);
-    thread_local_sz = ALIGNUP(0x10, thread_local_sz);
-    sp -= thread_local_sz;
-    task_thread_local_start = sp;
-    memcpy(task_thread_local_start, &_thread_local_start, thread_local_sz);
-    threadptr = task_thread_local_start - (&_thread_local_start - &_flash_rodata_start);
+    HIGH ADDRESS
+            |---------------------------|
+            | .tdata (*)                |
+          ^ | int example;              |
+          | |                           |
+          | | .tbss (*)                 |
+          | |---------------------------| <- uxStackPointer (start of TLS area)
+    0xNNN | |                           | ^
+          | |                           | |
+          |             ...               | _thread_local_start - _rodata_start
+          | |                           | |
+          | |                           | V
+          V |                           | <- threadptr register's value
 
-    /* Simulate the stack frame as it would be created by a context switch interrupt. */
-    sp -= RV_STK_FRMSZ;
-    RvExcFrame *frame = (RvExcFrame *)sp;
-    memset(frame, 0, sizeof(*frame));
-    /* Shifting RA into prvTaskExitError is necessary to make GDB backtrace ending inside that function.
-       Otherwise backtrace will end in the function laying just before prvTaskExitError in address space. */
-    frame->ra = (UBaseType_t)prvTaskExitError + 4/*size of the nop insruction at the beginning of prvTaskExitError*/;
+    LOW ADDRESS
+    */
+    *ret_threadptr_reg_init = (uint32_t)uxStackPointer - ((uint32_t)&_thread_local_start - (uint32_t)&_flash_rodata_start);
+    return uxStackPointer;
+}
+
+/**
+ * @brief Initialize the task's starting interrupt stack frame
+ *
+ * This function initializes the task's starting interrupt stack frame. The dispatcher will use this stack frame in a
+ * context restore routine. Therefore, the starting stack frame must be initialized as if the task was interrupted right
+ * before its first instruction is called.
+ *
+ * - The stack frame is allocated to a 16-byte aligned address
+ *
+ * @param[in] uxStackPointer Current stack pointer address
+ * @param[in] pxCode Task function
+ * @param[in] pvParameters Task function's parameter
+ * @param[in] threadptr_reg_init THREADPTR register initialization value
+ * @return Stack pointer that points to the stack frame
+ */
+FORCE_INLINE_ATTR UBaseType_t uxInitialiseStackFrame(UBaseType_t uxStackPointer, TaskFunction_t pxCode, void *pvParameters, uint32_t threadptr_reg_init)
+{
+    /*
+    Allocate space for the task's starting interrupt stack frame.
+    - The stack frame must be allocated to a 16-byte aligned address.
+    - We use RV_STK_FRMSZ (instead of sizeof(RvExcFrame)) as it rounds up the total size to a multiple of 16.
+    */
+    uxStackPointer = STACKPTR_ALIGN_DOWN(16, uxStackPointer - RV_STK_FRMSZ);
+
+    // Clear the entire interrupt stack frame
+    RvExcFrame *frame = (RvExcFrame *)uxStackPointer;
+    memset(frame, 0, sizeof(RvExcFrame));
+
+    /*
+    Initialize the stack frame.
+
+    Note: Shifting RA into prvTaskExitError is necessary to make the GDB backtrace terminate inside that function.
+    Otherwise, the backtrace will end in the function located just before prvTaskExitError in the address space.
+    */
+    extern uint32_t __global_pointer$;
+    frame->ra = (UBaseType_t)prvTaskExitError + 4; // size of the nop instruction at the beginning of prvTaskExitError
     frame->mepc = (UBaseType_t)pxCode;
     frame->a0 = (UBaseType_t)pvParameters;
     frame->gp = (UBaseType_t)&__global_pointer$;
-    frame->tp = (UBaseType_t)threadptr;
+    frame->tp = (UBaseType_t)threadptr_reg_init;
 
+    return uxStackPointer;
+}
+
+StackType_t *pxPortInitialiseStack(StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters)
+{
+    /*
+    HIGH ADDRESS
+    |---------------------------| <- pxTopOfStack on entry
+    | TLS Variables             |
+    | ------------------------- | <- Start of useable stack
+    | Starting stack frame      |
+    | ------------------------- | <- pxTopOfStack on return (which is the tasks current SP)
+    |             |             |
+    |             |             |
+    |             V             |
+    ----------------------------- <- Bottom of stack
+    LOW ADDRESS
+
+    - All stack areas are aligned to 16 byte boundary
+    - We use UBaseType_t for all of stack area initialization functions for more convenient pointer arithmetic
+    */
+
+    UBaseType_t uxStackPointer = (UBaseType_t)pxTopOfStack;
+
+    // Initialize GCC TLS area
+    uint32_t threadptr_reg_init;
+    uxStackPointer = uxInitialiseStackTLS(uxStackPointer, &threadptr_reg_init);
+
+    // Initialize the starting interrupt stack frame
+    uxStackPointer = uxInitialiseStackFrame(uxStackPointer, pxCode, pvParameters, threadptr_reg_init);
+    // Return the task's current stack pointer address which should point to the starting interrupt stack frame
+    return (StackType_t *)uxStackPointer;
     //TODO: IDF-2393
-    return (StackType_t *)frame;
 }
 
 // ------- Thread Local Storage Pointers Deletion Callbacks -------
diff --git a/components/freertos/FreeRTOS-Kernel/portable/riscv/port.c b/components/freertos/FreeRTOS-Kernel/portable/riscv/port.c
index f001259166..85b92fa2c8 100644
--- a/components/freertos/FreeRTOS-Kernel/portable/riscv/port.c
+++ b/components/freertos/FreeRTOS-Kernel/portable/riscv/port.c
@@ -139,78 +139,161 @@ __attribute__((naked)) static void prvTaskExitError(void)
     _prvTaskExitError();
 }
 
-StackType_t *pxPortInitialiseStack(StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters)
+/**
+ * @brief Align stack pointer in a downward growing stack
+ *
+ * This macro is used to round a stack pointer downwards to the nearest n-byte boundary, where n is a power of 2.
+ * This macro is generally used when allocating aligned areas on a downward growing stack.
+ */
+#define STACKPTR_ALIGN_DOWN(n, ptr)     ((ptr) & (~((n)-1)))
+
+/**
+ * @brief Allocate and initialize GCC TLS area
+ *
+ * This function allocates and initializes the area on the stack used to store GCC TLS (Thread Local Storage) variables.
+ * - The area's size is derived from the TLS section's linker variables, and rounded up to a multiple of 16 bytes
+ * - The allocated area is aligned to a 16-byte aligned address
+ * - The TLS variables in the area are then initialized
+ *
+ * Each task access the TLS variables using the THREADPTR register plus an offset to obtain the address of the variable.
+ * The value for the THREADPTR register is also calculated by this function, and that value should be use to initialize
+ * the THREADPTR register.
+ *
+ * @param[in] uxStackPointer Current stack pointer address
+ * @param[out] ret_threadptr_reg_init Calculated THREADPTR register initialization value
+ * @return Stack pointer that points to the TLS area
+ */
+FORCE_INLINE_ATTR UBaseType_t uxInitialiseStackTLS(UBaseType_t uxStackPointer, uint32_t *ret_threadptr_reg_init)
 {
-    extern uint32_t __global_pointer$;
-    uint8_t *task_thread_local_start;
-    uint8_t *threadptr;
+    /*
+    TLS layout at link-time, where 0xNNN is the offset that the linker calculates to a particular TLS variable.
+
+    LOW ADDRESS
+            |---------------------------|   Linker Symbols
+            | Section                   |   --------------
+            | .flash.rodata             |
+         0x0|---------------------------| <- _flash_rodata_start
+          ^ | Other Data                |
+          | |---------------------------| <- _thread_local_start
+          | | .tbss                     | ^
+          V |                           | |
+      0xNNN | int example;              | | tls_area_size
+            |                           | |
+            | .tdata                    | V
+            |---------------------------| <- _thread_local_end
+            | Other data                |
+            | ...                       |
+            |---------------------------|
+    HIGH ADDRESS
+    */
+    // Calculate TLS area size and round up to multiple of 16 bytes.
     extern char _thread_local_start, _thread_local_end, _flash_rodata_start;
+    const uint32_t tls_area_size = ALIGNUP(16, (uint32_t)&_thread_local_end - (uint32_t)&_thread_local_start);
+    // TODO: check that TLS area fits the stack
 
-    /* Byte pointer, so that subsequent calculations don't depend on sizeof(StackType_t). */
-    uint8_t *sp = (uint8_t *) pxTopOfStack;
+    // Allocate space for the TLS area on the stack. The area must be aligned to 16-bytes
+    uxStackPointer = STACKPTR_ALIGN_DOWN(16, uxStackPointer - (UBaseType_t)tls_area_size);
+    // Initialize the TLS area with the initialization values of each TLS variable
+    memcpy((void *)uxStackPointer, &_thread_local_start, tls_area_size);
 
-    /* Set up TLS area.
-     * The following diagram illustrates the layout of link-time and run-time
-     * TLS sections.
-     *
-     *          +-------------+
-     *          |Section:     |      Linker symbols:
-     *          |.flash.rodata|      ---------------
-     *       0x0+-------------+ <-- _flash_rodata_start
-     *        ^ |             |
-     *        | | Other data  |
-     *        | |     ...     |
-     *        | +-------------+ <-- _thread_local_start
-     *        | |.tbss        | ^
-     *        v |             | |
-     *    0xNNNN|int example; | | (thread_local_size)
-     *          |.tdata       | v
-     *          +-------------+ <-- _thread_local_end
-     *          | Other data  |
-     *          |     ...     |
-     *          |             |
-     *          +-------------+
-     *
-     *                                Local variables of
-     *                              pxPortInitialiseStack
-     *                             -----------------------
-     *          +-------------+ <-- pxTopOfStack
-     *          |.tdata (*)   |  ^
-     *        ^ |int example; |  |(thread_local_size
-     *        | |             |  |
-     *        | |.tbss (*)    |  v
-     *        | +-------------+ <-- task_thread_local_start
-     * 0xNNNN | |             |  ^
-     *        | |             |  |
-     *        | |             |  |_thread_local_start - _rodata_start
-     *        | |             |  |
-     *        | |             |  v
-     *        v +-------------+ <-- threadptr
-     *
-     *   (*) The stack grows downward!
-     */
+    /*
+    Calculate the THREADPTR register's initialization value based on the link-time offset and the TLS area allocated on
+    the stack.
 
-    uint32_t thread_local_sz = (uint32_t) (&_thread_local_end - &_thread_local_start);
-    thread_local_sz = ALIGNUP(0x10, thread_local_sz);
-    sp -= thread_local_sz;
-    task_thread_local_start = sp;
-    memcpy(task_thread_local_start, &_thread_local_start, thread_local_sz);
-    threadptr = task_thread_local_start - (&_thread_local_start - &_flash_rodata_start);
+    HIGH ADDRESS
+            |---------------------------|
+            | .tdata (*)                |
+          ^ | int example;              |
+          | |                           |
+          | | .tbss (*)                 |
+          | |---------------------------| <- uxStackPointer (start of TLS area)
+    0xNNN | |                           | ^
+          | |                           | |
+          |             ...               | _thread_local_start - _rodata_start
+          | |                           | |
+          | |                           | V
+          V |                           | <- threadptr register's value
 
-    /* Simulate the stack frame as it would be created by a context switch interrupt. */
-    sp -= RV_STK_FRMSZ;
-    RvExcFrame *frame = (RvExcFrame *)sp;
-    memset(frame, 0, sizeof(*frame));
-    /* Shifting RA into prvTaskExitError is necessary to make GDB backtrace ending inside that function.
-       Otherwise backtrace will end in the function laying just before prvTaskExitError in address space. */
-    frame->ra = (UBaseType_t)prvTaskExitError + 4/*size of the nop insruction at the beginning of prvTaskExitError*/;
+    LOW ADDRESS
+    */
+    *ret_threadptr_reg_init = (uint32_t)uxStackPointer - ((uint32_t)&_thread_local_start - (uint32_t)&_flash_rodata_start);
+    return uxStackPointer;
+}
+
+/**
+ * @brief Initialize the task's starting interrupt stack frame
+ *
+ * This function initializes the task's starting interrupt stack frame. The dispatcher will use this stack frame in a
+ * context restore routine. Therefore, the starting stack frame must be initialized as if the task was interrupted right
+ * before its first instruction is called.
+ *
+ * - The stack frame is allocated to a 16-byte aligned address
+ *
+ * @param[in] uxStackPointer Current stack pointer address
+ * @param[in] pxCode Task function
+ * @param[in] pvParameters Task function's parameter
+ * @param[in] threadptr_reg_init THREADPTR register initialization value
+ * @return Stack pointer that points to the stack frame
+ */
+FORCE_INLINE_ATTR UBaseType_t uxInitialiseStackFrame(UBaseType_t uxStackPointer, TaskFunction_t pxCode, void *pvParameters, uint32_t threadptr_reg_init)
+{
+    /*
+    Allocate space for the task's starting interrupt stack frame.
+    - The stack frame must be allocated to a 16-byte aligned address.
+    - We use XT_STK_FRMSZ (instead of sizeof(XtExcFrame)) as it rounds up the total size to a multiple of 16.
+    */
+    uxStackPointer = STACKPTR_ALIGN_DOWN(16, uxStackPointer - RV_STK_FRMSZ);
+
+    // Clear the entire interrupt stack frame
+    RvExcFrame *frame = (RvExcFrame *)uxStackPointer;
+    memset(frame, 0, sizeof(RvExcFrame));
+
+    /*
+    Initialize the stack frame.
+
+    Note: Shifting RA into prvTaskExitError is necessary to make the GDB backtrace terminate inside that function.
+    Otherwise, the backtrace will end in the function located just before prvTaskExitError in the address space.
+    */
+    extern uint32_t __global_pointer$;
+    frame->ra = (UBaseType_t)prvTaskExitError + 4; // size of the nop instruction at the beginning of prvTaskExitError
     frame->mepc = (UBaseType_t)pxCode;
     frame->a0 = (UBaseType_t)pvParameters;
     frame->gp = (UBaseType_t)&__global_pointer$;
-    frame->tp = (UBaseType_t)threadptr;
+    frame->tp = (UBaseType_t)threadptr_reg_init;
 
+    return uxStackPointer;
+}
+
+StackType_t *pxPortInitialiseStack(StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters)
+{
+    /*
+    HIGH ADDRESS
+    |---------------------------| <- pxTopOfStack on entry
+    | TLS Variables             |
+    | ------------------------- | <- Start of useable stack
+    | Starting stack frame      |
+    | ------------------------- | <- pxTopOfStack on return (which is the tasks current SP)
+    |             |             |
+    |             |             |
+    |             V             |
+    ----------------------------- <- Bottom of stack
+    LOW ADDRESS
+
+    - All stack areas are aligned to 16 byte boundary
+    - We use UBaseType_t for all of stack area initialization functions for more convenient pointer arithmetic
+    */
+
+    UBaseType_t uxStackPointer = (UBaseType_t)pxTopOfStack;
+
+    // Initialize GCC TLS area
+    uint32_t threadptr_reg_init;
+    uxStackPointer = uxInitialiseStackTLS(uxStackPointer, &threadptr_reg_init);
+
+    // Initialize the starting interrupt stack frame
+    uxStackPointer = uxInitialiseStackFrame(uxStackPointer, pxCode, pvParameters, threadptr_reg_init);
+    // Return the task's current stack pointer address which should point to the starting interrupt stack frame
+    return (StackType_t *)uxStackPointer;
     //TODO: IDF-2393
-    return (StackType_t *)frame;
 }
 
 

From b5250006a709eab3a57dc5c85248c86699e271ec Mon Sep 17 00:00:00 2001
From: Uday M S <69389442+naanu-udya@users.noreply.github.com>
Date: Sun, 9 Oct 2022 15:06:50 +0530
Subject: [PATCH 651/665] Update build-system.rst

Rearranged few lines of folder directory description
---
 docs/en/api-guides/build-system.rst | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/docs/en/api-guides/build-system.rst b/docs/en/api-guides/build-system.rst
index 551df6435a..8bae5dd366 100644
--- a/docs/en/api-guides/build-system.rst
+++ b/docs/en/api-guides/build-system.rst
@@ -178,9 +178,9 @@ This example "myProject" contains the following elements:
 
 - "sdkconfig" project configuration file. This file is created/updated when ``idf.py menuconfig`` runs, and holds configuration for all of the components in the project (including ESP-IDF itself). The "sdkconfig" file may or may not be added to the source control system of the project.
 
-- Optional "components" directory contains components that are part of the project. A project does not have to contain custom components of this kind, but it can be useful for structuring reusable code or including third party components that aren't part of ESP-IDF. Alternatively, ``EXTRA_COMPONENT_DIRS`` can be set in the top-level CMakeLists.txt to look for components in other places. See the :ref:`renaming main <rename-main>` section for more info. If you have a lot of source files in your project, we recommend grouping most into components instead of putting them all in "main".
+- Optional "components" directory contains components that are part of the project. A project does not have to contain custom components of this kind, but it can be useful for structuring reusable code or including third party components that aren't part of ESP-IDF. Alternatively, ``EXTRA_COMPONENT_DIRS`` can be set in the top-level CMakeLists.txt to look for components in other places.
 
-- "main" directory is a special component that contains source code for the project itself. "main" is a default name, the CMake variable ``COMPONENT_DIRS`` includes this component but you can modify this variable.
+- "main" directory is a special component that contains source code for the project itself. "main" is a default name, the CMake variable ``COMPONENT_DIRS`` includes this component but you can modify this variable. See the :ref:`renaming main <rename-main>` section for more info. If you have a lot of source files in your project, we recommend grouping most into components instead of putting them all in "main".
 
 - "build" directory is where build output is created. This directory is created by ``idf.py`` if it doesn't already exist. CMake configures the project and generates interim build files in this directory. Then, after the main build process is run, this directory will also contain interim object files and libraries as well as final binary output files. This directory is usually not added to source control or distributed with the project source code.
 

From c7f31f9a5c8b881b83f761b26def354ced1afd30 Mon Sep 17 00:00:00 2001
From: Uday M S <69389442+naanu-udya@users.noreply.github.com>
Date: Sun, 9 Oct 2022 20:46:06 +0530
Subject: [PATCH 652/665] Update build-system.rst

---
 docs/en/api-guides/build-system.rst | 3 +--
 1 file changed, 1 insertion(+), 2 deletions(-)

diff --git a/docs/en/api-guides/build-system.rst b/docs/en/api-guides/build-system.rst
index 8bae5dd366..360c52e2d6 100644
--- a/docs/en/api-guides/build-system.rst
+++ b/docs/en/api-guides/build-system.rst
@@ -342,13 +342,12 @@ The following are some project/build variables that are available as build prope
 - ``IDF_VERSION_MAJOR``, ``IDF_VERSION_MINOR``, ``IDF_VERSION_PATCH``: Components of ESP-IDF version, to be used in conditional expressions. Note that this information is less precise than that provided by ``IDF_VER`` variable. ``v4.0-dev-*``, ``v4.0-beta1``, ``v4.0-rc1`` and ``v4.0`` will all have the same values of ``IDF_VERSION_*`` variables, but different ``IDF_VER`` values.
 - ``IDF_TARGET``: Name of the target for which the project is being built.
 - ``PROJECT_VER``: Project version.
-- ``EXTRA_PARTITION_SUBTYPES``: CMake list of extra partition subtypes. Each subtype description is a comma separated string with ``type_name, subtype_name, numeric_value`` format. Components may add new subtypes by appending them to this list.
-
   * If :ref:`CONFIG_APP_PROJECT_VER_FROM_CONFIG` option is set, the value of :ref:`CONFIG_APP_PROJECT_VER` will be used.
   * Else, if ``PROJECT_VER`` variable is set in project CMakeLists.txt file, its value will be used.
   * Else, if the ``PROJECT_DIR/version.txt`` exists, its contents will be used as ``PROJECT_VER``.
   * Else, if the project is located inside a Git repository, the output of git describe will be used.
   * Otherwise, ``PROJECT_VER`` will be "1".
+- ``EXTRA_PARTITION_SUBTYPES``: CMake list of extra partition subtypes. Each subtype description is a comma separated string with ``type_name, subtype_name, numeric_value`` format. Components may add new subtypes by appending them to this list.
 
 Other build properties are listed :ref:`here<cmake-build-properties>`.
 

From 31fa04c45b726b9ed1ee5e1820f7574504b6b94d Mon Sep 17 00:00:00 2001
From: wanlei <wanlei@espressif.com>
Date: Mon, 26 Sep 2022 12:19:44 +0800
Subject: [PATCH 653/665] Doc/SPI Master: Added description for SPI clock and
 speed settings

---
 .../api-reference/peripherals/spi_master.rst  | 33 +++++++++++++++++--
 1 file changed, 31 insertions(+), 2 deletions(-)

diff --git a/docs/en/api-reference/peripherals/spi_master.rst b/docs/en/api-reference/peripherals/spi_master.rst
index 68639eb7f6..7f032066bc 100644
--- a/docs/en/api-reference/peripherals/spi_master.rst
+++ b/docs/en/api-reference/peripherals/spi_master.rst
@@ -98,8 +98,8 @@ Phase           Description
 ==============  =========================================================================================================
 **Command**     In this phase, a command (0-16 bit) is written to the bus by the Host.
 **Address**     In this phase, an address (0-{IDF_TARGET_ADDR_LEN} bit) is transmitted over the bus by the Host.
-**Write**       Host sends data to a Device. This data follows the optional command and address phases and is indistinguishable from them at the electrical level.
 **Dummy**       This phase is configurable and is used to meet the timing requirements.
+**Write**       Host sends data to a Device. This data follows the optional command and address phases and is indistinguishable from them at the electrical level.
 **Read**        Device sends data to its Host.
 ==============  =========================================================================================================
 
@@ -461,8 +461,37 @@ Typical transaction duration for one byte of data are given below.
 
 SPI Clock Frequency
 ^^^^^^^^^^^^^^^^^^^
+The driver support setting an SPI peripheral to different clock frequencies. Actual clock frequency may not be exactly equal to the number you set, it will be re-calculated by the driver to the nearest hardware compatible number, you can call :cpp:func:`spi_device_get_actual_freq` to get the actual frequency computed by driver.
 
-Transferring each byte takes eight times the clock period *8/fspi*.
+Theoretical maximum transfer speed of Write or Read phase can be calculated according to the table below:
+
+.. only:: not SOC_SPI_SUPPORT_OCT
+
+    +--------------------------------+------------------------+
+    | Line Width of Write/Read phase |      Speed (Bps)       |
+    +================================+========================+
+    |            1-Line              |  *SPI Frequency / 8*   |
+    +--------------------------------+------------------------+
+    |            2-Line              |  *SPI Frequency / 4*   |
+    +--------------------------------+------------------------+
+    |            4-Line              |  *SPI Frequency / 2*   |
+    +--------------------------------+------------------------+
+
+.. only:: SOC_SPI_SUPPORT_OCT
+
+    +--------------------------------+------------------------+
+    | Line Width of Write/Read phase |      Speed (Bps)       |
+    +================================+========================+
+    |            1-Line              |  *SPI Frequency / 8*   |
+    +--------------------------------+------------------------+
+    |            2-Line              |  *SPI Frequency / 4*   |
+    +--------------------------------+------------------------+
+    |            4-Line              |  *SPI Frequency / 2*   |
+    +--------------------------------+------------------------+
+    |            8-Line              |  *SPI Frequency*       |
+    +--------------------------------+------------------------+
+
+The transfer speed calculation of other phases(command, address, dummy) are similar.
 
 .. only:: esp32
 

From aa03ffdc1beb1b650453f3adfe4a89aab2e24c82 Mon Sep 17 00:00:00 2001
From: Roshan Bangar <roshan.bangar@espressif.com>
Date: Mon, 26 Sep 2022 14:53:10 +0530
Subject: [PATCH 654/665] Nimble/blufi: Added an API to stop Bluetooth / Blufi

---
 .../btc/profile/esp/blufi/include/esp_blufi.h |  3 +-
 .../profile/esp/blufi/nimble_host/esp_blufi.c |  6 ++-
 examples/bluetooth/blufi/main/blufi_example.h |  3 +-
 examples/bluetooth/blufi/main/blufi_init.c    | 50 +++++++++++++++++++
 4 files changed, 59 insertions(+), 3 deletions(-)

diff --git a/components/bt/common/btc/profile/esp/blufi/include/esp_blufi.h b/components/bt/common/btc/profile/esp/blufi/include/esp_blufi.h
index 9f17758661..ee9069059c 100644
--- a/components/bt/common/btc/profile/esp/blufi/include/esp_blufi.h
+++ b/components/bt/common/btc/profile/esp/blufi/include/esp_blufi.h
@@ -1,5 +1,5 @@
 /*
- * SPDX-FileCopyrightText: 2015-2021 Espressif Systems (Shanghai) CO LTD
+ * SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD
  *
  * SPDX-License-Identifier: Apache-2.0
  */
@@ -40,6 +40,7 @@ void esp_blufi_gatt_svr_register_cb(struct ble_gatt_register_ctxt *ctxt, void *a
 /* Initialise gatt server */
 int esp_blufi_gatt_svr_init(void);
 void esp_blufi_btc_init(void);
+void esp_blufi_btc_deinit(void);
 #endif
 
 #ifdef CONFIG_BT_BLUEDROID_ENABLED
diff --git a/components/bt/common/btc/profile/esp/blufi/nimble_host/esp_blufi.c b/components/bt/common/btc/profile/esp/blufi/nimble_host/esp_blufi.c
index 7e4ea095ff..d86bb607f0 100644
--- a/components/bt/common/btc/profile/esp/blufi/nimble_host/esp_blufi.c
+++ b/components/bt/common/btc/profile/esp/blufi/nimble_host/esp_blufi.c
@@ -1,5 +1,5 @@
 /*
- * SPDX-FileCopyrightText: 2015-2021 Espressif Systems (Shanghai) CO LTD
+ * SPDX-FileCopyrightText: 2015-2022 Espressif Systems (Shanghai) CO LTD
  *
  * SPDX-License-Identifier: Apache-2.0
  */
@@ -466,4 +466,8 @@ void esp_blufi_btc_init(void)
     assert(rc == 0);
 }
 
+void esp_blufi_btc_deinit(void)
+{
+    btc_deinit();
+}
 #endif
diff --git a/examples/bluetooth/blufi/main/blufi_example.h b/examples/bluetooth/blufi/main/blufi_example.h
index 207543fdc5..595f293beb 100644
--- a/examples/bluetooth/blufi/main/blufi_example.h
+++ b/examples/bluetooth/blufi/main/blufi_example.h
@@ -1,5 +1,5 @@
 /*
- * SPDX-FileCopyrightText: 2021 Espressif Systems (Shanghai) CO LTD
+ * SPDX-FileCopyrightText: 2021-2022 Espressif Systems (Shanghai) CO LTD
  *
  * SPDX-License-Identifier: Unlicense OR CC0-1.0
  */
@@ -21,3 +21,4 @@ void blufi_security_deinit(void);
 int esp_blufi_gap_register_callback(void);
 esp_err_t esp_blufi_host_init(void);
 esp_err_t esp_blufi_host_and_cb_init(esp_blufi_callbacks_t *callbacks);
+esp_err_t esp_blufi_host_deinit(void);
diff --git a/examples/bluetooth/blufi/main/blufi_init.c b/examples/bluetooth/blufi/main/blufi_init.c
index 46b3af3d85..da10642608 100644
--- a/examples/bluetooth/blufi/main/blufi_init.c
+++ b/examples/bluetooth/blufi/main/blufi_init.c
@@ -47,6 +47,37 @@ esp_err_t esp_blufi_host_init(void)
 
 }
 
+esp_err_t esp_blufi_host_deinit(void)
+{
+    int ret;
+    ret = esp_blufi_profile_deinit();
+    if(ret != ESP_OK) {
+        return ret;
+    }
+
+    ret = esp_bluedroid_disable();
+    if (ret) {
+        BLUFI_ERROR("%s deinit bluedroid failed: %s\n", __func__, esp_err_to_name(ret));
+        return ESP_FAIL;
+    }
+
+    ret = esp_bluedroid_deinit();
+    if (ret) {
+        BLUFI_ERROR("%s deinit bluedroid failed: %s\n", __func__, esp_err_to_name(ret));
+        return ESP_FAIL;
+    }
+
+    ESP_ERROR_CHECK(esp_bt_controller_disable());
+    ret = esp_bt_controller_deinit();
+    if (ret) {
+        BLUFI_ERROR("%s deinit bluedroid failed: %s\n", __func__, esp_err_to_name(ret));
+        return ESP_FAIL;
+    }
+
+    return ESP_OK;
+
+}
+
 esp_err_t esp_blufi_gap_register_callback(void)
 {
    int rc;
@@ -161,6 +192,25 @@ esp_err_t esp_blufi_host_init(void)
     return ESP_OK;
 }
 
+esp_err_t esp_blufi_host_deinit(void)
+{
+    esp_err_t ret = ESP_OK;
+
+    ret = esp_blufi_profile_deinit();
+    if(ret != ESP_OK) {
+        return ret;
+    }
+
+    esp_blufi_btc_deinit();
+
+    ret = nimble_port_stop();
+    if (ret == 0) {
+        nimble_port_deinit();
+    }
+
+    return ret;
+}
+
 esp_err_t esp_blufi_gap_register_callback(void)
 {
     return ESP_OK;

From 7903952281312d549c1d596a2ce80375355944c5 Mon Sep 17 00:00:00 2001
From: aleks <aleks@espressif.com>
Date: Thu, 29 Sep 2022 10:01:29 +0200
Subject: [PATCH 655/665] examples: fix the RS485 line driver in the readme

Closes https://github.com/espressif/esp-idf/issues/8132
---
 examples/peripherals/uart/uart_echo_rs485/README.md | 4 ++--
 1 file changed, 2 insertions(+), 2 deletions(-)

diff --git a/examples/peripherals/uart/uart_echo_rs485/README.md b/examples/peripherals/uart/uart_echo_rs485/README.md
index 887ca2ede4..a2203062c7 100644
--- a/examples/peripherals/uart/uart_echo_rs485/README.md
+++ b/examples/peripherals/uart/uart_echo_rs485/README.md
@@ -13,7 +13,7 @@ The approach demonstrated in this example can be used in user application to tra
 
 ### Hardware Required
 PC + USB Serial adapter connected to USB port + RS485 line drivers + Espressif development board.
-The MAX485 line driver is used for example below but other similar chips can be used as well.
+The MAX483 line driver is used for example below but other similar chips can be used as well.
 
 #### RS485 example connection circuit schematic:
 ```
@@ -22,7 +22,7 @@ The MAX485 line driver is used for example below but other similar chips can be
                     +-------x-------+               +-------x-------+
          RXD <------| RO            |               |             RO|-----> RXD
                     |              B|---------------|B              |
-         TXD ------>| DI  MAX485    |    \  /       |    MAX485   DI|<----- TXD
+         TXD ------>| DI  MAX483    |    \  /       |    MAX483   DI|<----- TXD
 ESP32 BOARD         |               |   RS-485 side |               |  SERIAL ADAPTER SIDE
          RTS --+--->| DE            |    /  \       |             DE|---+
                |    |              A|---------------|A              |   |

From 6f5beb70e4819b69f783886805e4fea89c79184e Mon Sep 17 00:00:00 2001
From: Marius Vikhammer <marius.vikhammer@espressif.com>
Date: Mon, 10 Oct 2022 16:23:03 +0800
Subject: [PATCH 656/665] ci: ignore build_test_app when checking
 build_test_rules

---
 tools/ci/check_build_test_rules.py | 3 ++-
 1 file changed, 2 insertions(+), 1 deletion(-)

diff --git a/tools/ci/check_build_test_rules.py b/tools/ci/check_build_test_rules.py
index aa61aea67a..7f24243150 100755
--- a/tools/ci/check_build_test_rules.py
+++ b/tools/ci/check_build_test_rules.py
@@ -433,7 +433,8 @@ if __name__ == '__main__':
 
         if check_all:
             check_dirs = {IDF_PATH}
-            _exclude_dirs = [os.path.join(IDF_PATH, 'tools', 'unit-test-app')]
+            _exclude_dirs = [os.path.join(IDF_PATH, 'tools', 'unit-test-app'),
+                             os.path.join(IDF_PATH, 'tools', 'test_build_system', 'build_test_app')]
         else:
             _exclude_dirs = []
 

From 27e199605a90a7fa844ab595adce9660ed83ecc3 Mon Sep 17 00:00:00 2001
From: Fu Hanxi <fuhanxi@espressif.com>
Date: Sun, 9 Oct 2022 13:10:59 +0800
Subject: [PATCH 657/665] ci: remove unused rules

---
 .gitlab/ci/dependencies/README.md             |    2 +-
 .gitlab/ci/rules.yml                          | 1919 -----------------
 .pre-commit-config.yaml                       |    2 +-
 tools/ci/check_rules_yml.py                   |    4 +
 tools/ci/exclude_check_tools_files.txt        |    1 +
 tools/ci/executable-list.txt                  |    2 +-
 .../ci}/generate_rules.py                     |    7 +-
 7 files changed, 13 insertions(+), 1924 deletions(-)
 rename {.gitlab/ci/dependencies => tools/ci}/generate_rules.py (97%)

diff --git a/.gitlab/ci/dependencies/README.md b/.gitlab/ci/dependencies/README.md
index c20c3373fe..db7afc5016 100644
--- a/.gitlab/ci/dependencies/README.md
+++ b/.gitlab/ci/dependencies/README.md
@@ -97,4 +97,4 @@ There are a few extra dependencies while generating the dependency tree graph, p
 
 ### CLI usage
 
-`python generate_rules.py --graph OUTPUT_PATH`
+`python $IDF_PATH/tools/ci/generate_rules.py --graph OUTPUT_PATH`
diff --git a/.gitlab/ci/rules.yml b/.gitlab/ci/rules.yml
index e5672bda3b..0900492745 100644
--- a/.gitlab/ci/rules.yml
+++ b/.gitlab/ci/rules.yml
@@ -605,28 +605,6 @@
     - <<: *if-dev-push
       changes: *patterns-downloadable-tools
 
-.rules:build:component_ut-esp32h2:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32h2
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32h2
-    - <<: *if-dev-push
-      changes: *patterns-build_components
-    - <<: *if-dev-push
-      changes: *patterns-build_system
-    - <<: *if-dev-push
-      changes: *patterns-component_ut
-    - <<: *if-dev-push
-      changes: *patterns-component_ut-adc
-    - <<: *if-dev-push
-      changes: *patterns-downloadable-tools
-
 .rules:build:component_ut-esp32s2:
   rules:
     - <<: *if-revert-branch
@@ -748,24 +726,6 @@
     - <<: *if-dev-push
       changes: *patterns-downloadable-tools
 
-.rules:build:custom_test-esp32h2:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32h2
-    - <<: *if-label-target_test
-    - <<: *if-dev-push
-      changes: *patterns-build_components
-    - <<: *if-dev-push
-      changes: *patterns-build_system
-    - <<: *if-dev-push
-      changes: *patterns-custom_test
-    - <<: *if-dev-push
-      changes: *patterns-downloadable-tools
-
 .rules:build:custom_test-esp32s2:
   rules:
     - <<: *if-revert-branch
@@ -1222,28 +1182,6 @@
     - <<: *if-dev-push
       changes: *patterns-unit_test-spi_multi
 
-.rules:build:unit_test-esp32h2:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32h2
-    - <<: *if-dev-push
-      changes: *patterns-build_components
-    - <<: *if-dev-push
-      changes: *patterns-build_system
-    - <<: *if-dev-push
-      changes: *patterns-downloadable-tools
-    - <<: *if-dev-push
-      changes: *patterns-unit_test
-    - <<: *if-dev-push
-      changes: *patterns-unit_test-sdio
-    - <<: *if-dev-push
-      changes: *patterns-unit_test-spi_multi
-
 .rules:build:unit_test-esp32s2:
   rules:
     - <<: *if-revert-branch
@@ -1288,18 +1226,6 @@
     - <<: *if-dev-push
       changes: *patterns-unit_test-spi_multi
 
-.rules:build:windows:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build
-    - <<: *if-label-windows
-    - <<: *if-dev-push
-      changes: *patterns-build_system
-    - <<: *if-dev-push
-      changes: *patterns-windows
-
 .rules:labels-protected:lan8720:
   rules:
     - <<: *if-revert-branch
@@ -1360,72 +1286,6 @@
     - <<: *if-dev-push
       changes: *patterns-component_ut-adc
 
-.rules:test:component_ut-esp32-bt:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32-ethernet:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32-sdio:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32-spi_multi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32-usb:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32-wifi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32
-    - <<: *if-label-target_test
-
 .rules:test:component_ut-esp32c2:
   rules:
     - <<: *if-revert-branch
@@ -1449,72 +1309,6 @@
     - <<: *if-dev-push
       changes: *patterns-component_ut-adc
 
-.rules:test:component_ut-esp32c2-bt:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32c2
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32c2-ethernet:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32c2
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32c2-sdio:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32c2
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32c2-spi_multi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32c2
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32c2-usb:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32c2
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32c2-wifi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32c2
-    - <<: *if-label-target_test
-
 .rules:test:component_ut-esp32c3:
   rules:
     - <<: *if-revert-branch
@@ -1543,166 +1337,6 @@
     - <<: *if-dev-push
       changes: *patterns-component_ut-adc
 
-.rules:test:component_ut-esp32c3-bt:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32c3
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32c3-ethernet:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32c3
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32c3-sdio:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32c3
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32c3-spi_multi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32c3
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32c3-usb:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32c3
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32c3-wifi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32c3
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32h2:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32h2
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32h2
-    - <<: *if-dev-push
-      changes: *patterns-component_ut
-
-.rules:test:component_ut-esp32h2-adc:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32h2
-    - <<: *if-label-target_test
-    - <<: *if-dev-push
-      changes: *patterns-component_ut-adc
-
-.rules:test:component_ut-esp32h2-bt:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32h2
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32h2-ethernet:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32h2
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32h2-sdio:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32h2
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32h2-spi_multi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32h2
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32h2-usb:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32h2
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32h2-wifi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32h2
-    - <<: *if-label-target_test
-
 .rules:test:component_ut-esp32s2:
   rules:
     - <<: *if-revert-branch
@@ -1731,72 +1365,6 @@
     - <<: *if-dev-push
       changes: *patterns-component_ut-adc
 
-.rules:test:component_ut-esp32s2-bt:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32s2
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32s2-ethernet:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32s2
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32s2-sdio:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32s2
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32s2-spi_multi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32s2
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32s2-usb:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32s2
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32s2-wifi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32s2
-    - <<: *if-label-target_test
-
 .rules:test:component_ut-esp32s3:
   rules:
     - <<: *if-revert-branch
@@ -1825,72 +1393,6 @@
     - <<: *if-dev-push
       changes: *patterns-component_ut-adc
 
-.rules:test:component_ut-esp32s3-bt:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32s3
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32s3-ethernet:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32s3
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32s3-sdio:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32s3
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32s3-spi_multi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32s3
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32s3-usb:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32s3
-    - <<: *if-label-target_test
-
-.rules:test:component_ut-esp32s3-wifi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-component_ut
-    - <<: *if-label-component_ut_esp32s3
-    - <<: *if-label-target_test
-
 .rules:test:custom_test-esp32:
   rules:
     - <<: *if-revert-branch
@@ -1904,83 +1406,6 @@
     - <<: *if-dev-push
       changes: *patterns-custom_test
 
-.rules:test:custom_test-esp32-adc:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32-bt:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32-ethernet:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32-sdio:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32-spi_multi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32-usb:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32-wifi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32
-    - <<: *if-label-target_test
-
 .rules:test:custom_test-esp32c2:
   rules:
     - <<: *if-revert-branch
@@ -1990,83 +1415,6 @@
       when: never
     - <<: *if-label-custom_test_esp32c2
 
-.rules:test:custom_test-esp32c2-adc:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32c2
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32c2-bt:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32c2
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32c2-ethernet:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32c2
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32c2-sdio:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32c2
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32c2-spi_multi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32c2
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32c2-usb:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32c2
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32c2-wifi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32c2
-    - <<: *if-label-target_test
-
 .rules:test:custom_test-esp32c3:
   rules:
     - <<: *if-revert-branch
@@ -2080,173 +1428,6 @@
     - <<: *if-dev-push
       changes: *patterns-custom_test
 
-.rules:test:custom_test-esp32c3-adc:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32c3
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32c3-bt:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32c3
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32c3-ethernet:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32c3
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32c3-sdio:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32c3
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32c3-spi_multi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32c3
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32c3-usb:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32c3
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32c3-wifi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32c3
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32h2:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32h2
-    - <<: *if-label-target_test
-    - <<: *if-dev-push
-      changes: *patterns-custom_test
-
-.rules:test:custom_test-esp32h2-adc:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32h2
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32h2-bt:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32h2
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32h2-ethernet:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32h2
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32h2-sdio:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32h2
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32h2-spi_multi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32h2
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32h2-usb:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32h2
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32h2-wifi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32h2
-    - <<: *if-label-target_test
-
 .rules:test:custom_test-esp32s2:
   rules:
     - <<: *if-revert-branch
@@ -2260,83 +1441,6 @@
     - <<: *if-dev-push
       changes: *patterns-custom_test
 
-.rules:test:custom_test-esp32s2-adc:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32s2
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32s2-bt:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32s2
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32s2-ethernet:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32s2
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32s2-sdio:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32s2
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32s2-spi_multi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32s2
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32s2-usb:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32s2
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32s2-wifi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32s2
-    - <<: *if-label-target_test
-
 .rules:test:custom_test-esp32s3:
   rules:
     - <<: *if-revert-branch
@@ -2350,83 +1454,6 @@
     - <<: *if-dev-push
       changes: *patterns-custom_test
 
-.rules:test:custom_test-esp32s3-adc:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32s3
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32s3-bt:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32s3
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32s3-ethernet:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32s3
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32s3-sdio:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32s3
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32s3-spi_multi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32s3
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32s3-usb:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32s3
-    - <<: *if-label-target_test
-
-.rules:test:custom_test-esp32s3-wifi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-custom_test
-    - <<: *if-label-custom_test_esp32s3
-    - <<: *if-label-target_test
-
 .rules:test:example_test-esp32:
   rules:
     - <<: *if-revert-branch
@@ -2442,17 +1469,6 @@
     - <<: *if-dev-push
       changes: *patterns-example_test
 
-.rules:test:example_test-esp32-adc:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32
-    - <<: *if-label-target_test
-
 .rules:test:example_test-esp32-bt:
   rules:
     - <<: *if-revert-branch
@@ -2488,41 +1504,6 @@
       when: never
     - <<: *if-example_test-ota-include_nightly_run-rule
 
-.rules:test:example_test-esp32-sdio:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32
-    - <<: *if-label-target_test
-
-.rules:test:example_test-esp32-spi_multi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32
-    - <<: *if-label-target_test
-
-.rules:test:example_test-esp32-usb:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32
-    - <<: *if-label-target_test
-    - <<: *if-dev-push
-      changes: *patterns-example_test-usb
-
 .rules:test:example_test-esp32-wifi:
   rules:
     - <<: *if-revert-branch
@@ -2545,91 +1526,6 @@
       when: never
     - <<: *if-label-example_test_esp32c2
 
-.rules:test:example_test-esp32c2-adc:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32c2
-    - <<: *if-label-target_test
-
-.rules:test:example_test-esp32c2-bt:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32c2
-    - <<: *if-label-target_test
-    - <<: *if-dev-push
-      changes: *patterns-example_test-bt
-
-.rules:test:example_test-esp32c2-ethernet:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32c2
-    - <<: *if-label-target_test
-    - <<: *if-dev-push
-      changes: *patterns-example_test-ethernet
-
-.rules:test:example_test-esp32c2-sdio:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32c2
-    - <<: *if-label-target_test
-
-.rules:test:example_test-esp32c2-spi_multi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32c2
-    - <<: *if-label-target_test
-
-.rules:test:example_test-esp32c2-usb:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32c2
-    - <<: *if-label-target_test
-    - <<: *if-dev-push
-      changes: *patterns-example_test-usb
-
-.rules:test:example_test-esp32c2-wifi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32c2
-    - <<: *if-label-target_test
-    - <<: *if-dev-push
-      changes: *patterns-example_test-wifi
-
 .rules:test:example_test-esp32c3:
   rules:
     - <<: *if-revert-branch
@@ -2645,43 +1541,6 @@
     - <<: *if-dev-push
       changes: *patterns-example_test
 
-.rules:test:example_test-esp32c3-adc:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32c3
-    - <<: *if-label-target_test
-
-.rules:test:example_test-esp32c3-bt:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32c3
-    - <<: *if-label-target_test
-    - <<: *if-dev-push
-      changes: *patterns-example_test-bt
-
-.rules:test:example_test-esp32c3-ethernet:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32c3
-    - <<: *if-label-target_test
-    - <<: *if-dev-push
-      changes: *patterns-example_test-ethernet
-
 .rules:test:example_test-esp32c3-include_nightly_run-rule:
   rules:
     - <<: *if-revert-branch
@@ -2691,154 +1550,6 @@
       when: never
     - <<: *if-example_test-ota-include_nightly_run-rule
 
-.rules:test:example_test-esp32c3-sdio:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32c3
-    - <<: *if-label-target_test
-
-.rules:test:example_test-esp32c3-spi_multi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32c3
-    - <<: *if-label-target_test
-
-.rules:test:example_test-esp32c3-usb:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32c3
-    - <<: *if-label-target_test
-    - <<: *if-dev-push
-      changes: *patterns-example_test-usb
-
-.rules:test:example_test-esp32c3-wifi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32c3
-    - <<: *if-label-target_test
-    - <<: *if-dev-push
-      changes: *patterns-example_test-wifi
-
-.rules:test:example_test-esp32h2:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32h2
-    - <<: *if-label-target_test
-    - <<: *if-dev-push
-      changes: *patterns-build-example_test
-    - <<: *if-dev-push
-      changes: *patterns-example_test
-
-.rules:test:example_test-esp32h2-adc:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32h2
-    - <<: *if-label-target_test
-
-.rules:test:example_test-esp32h2-bt:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32h2
-    - <<: *if-label-target_test
-    - <<: *if-dev-push
-      changes: *patterns-example_test-bt
-
-.rules:test:example_test-esp32h2-ethernet:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32h2
-    - <<: *if-label-target_test
-    - <<: *if-dev-push
-      changes: *patterns-example_test-ethernet
-
-.rules:test:example_test-esp32h2-sdio:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32h2
-    - <<: *if-label-target_test
-
-.rules:test:example_test-esp32h2-spi_multi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32h2
-    - <<: *if-label-target_test
-
-.rules:test:example_test-esp32h2-usb:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32h2
-    - <<: *if-label-target_test
-    - <<: *if-dev-push
-      changes: *patterns-example_test-usb
-
-.rules:test:example_test-esp32h2-wifi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32h2
-    - <<: *if-label-target_test
-    - <<: *if-dev-push
-      changes: *patterns-example_test-wifi
-
 .rules:test:example_test-esp32s2:
   rules:
     - <<: *if-revert-branch
@@ -2854,65 +1565,6 @@
     - <<: *if-dev-push
       changes: *patterns-example_test
 
-.rules:test:example_test-esp32s2-adc:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32s2
-    - <<: *if-label-target_test
-
-.rules:test:example_test-esp32s2-bt:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32s2
-    - <<: *if-label-target_test
-    - <<: *if-dev-push
-      changes: *patterns-example_test-bt
-
-.rules:test:example_test-esp32s2-ethernet:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32s2
-    - <<: *if-label-target_test
-    - <<: *if-dev-push
-      changes: *patterns-example_test-ethernet
-
-.rules:test:example_test-esp32s2-sdio:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32s2
-    - <<: *if-label-target_test
-
-.rules:test:example_test-esp32s2-spi_multi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32s2
-    - <<: *if-label-target_test
-
 .rules:test:example_test-esp32s2-usb:
   rules:
     - <<: *if-revert-branch
@@ -2926,19 +1578,6 @@
     - <<: *if-dev-push
       changes: *patterns-example_test-usb
 
-.rules:test:example_test-esp32s2-wifi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32s2
-    - <<: *if-label-target_test
-    - <<: *if-dev-push
-      changes: *patterns-example_test-wifi
-
 .rules:test:example_test-esp32s3:
   rules:
     - <<: *if-revert-branch
@@ -2954,91 +1593,6 @@
     - <<: *if-dev-push
       changes: *patterns-example_test
 
-.rules:test:example_test-esp32s3-adc:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32s3
-    - <<: *if-label-target_test
-
-.rules:test:example_test-esp32s3-bt:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32s3
-    - <<: *if-label-target_test
-    - <<: *if-dev-push
-      changes: *patterns-example_test-bt
-
-.rules:test:example_test-esp32s3-ethernet:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32s3
-    - <<: *if-label-target_test
-    - <<: *if-dev-push
-      changes: *patterns-example_test-ethernet
-
-.rules:test:example_test-esp32s3-sdio:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32s3
-    - <<: *if-label-target_test
-
-.rules:test:example_test-esp32s3-spi_multi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32s3
-    - <<: *if-label-target_test
-
-.rules:test:example_test-esp32s3-usb:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32s3
-    - <<: *if-label-target_test
-    - <<: *if-dev-push
-      changes: *patterns-example_test-usb
-
-.rules:test:example_test-esp32s3-wifi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-example_test
-    - <<: *if-label-example_test_esp32s3
-    - <<: *if-label-target_test
-    - <<: *if-dev-push
-      changes: *patterns-example_test-wifi
-
 .rules:test:example_test-i154:
   rules:
     - <<: *if-revert-branch
@@ -3098,39 +1652,6 @@
     - <<: *if-dev-push
       changes: *patterns-unit_test
 
-.rules:test:unit_test-esp32-adc:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32
-
-.rules:test:unit_test-esp32-bt:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32
-
-.rules:test:unit_test-esp32-ethernet:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32
-
 .rules:test:unit_test-esp32-sdio:
   rules:
     - <<: *if-revert-branch
@@ -3144,41 +1665,6 @@
     - <<: *if-dev-push
       changes: *patterns-unit_test-sdio
 
-.rules:test:unit_test-esp32-spi_multi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32
-    - <<: *if-dev-push
-      changes: *patterns-unit_test-spi_multi
-
-.rules:test:unit_test-esp32-usb:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32
-
-.rules:test:unit_test-esp32-wifi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32
-
 .rules:test:unit_test-esp32c2:
   rules:
     - <<: *if-revert-branch
@@ -3188,52 +1674,6 @@
       when: never
     - <<: *if-label-unit_test_esp32c2
 
-.rules:test:unit_test-esp32c2-adc:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32c2
-
-.rules:test:unit_test-esp32c2-bt:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32c2
-
-.rules:test:unit_test-esp32c2-ethernet:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32c2
-
-.rules:test:unit_test-esp32c2-sdio:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32c2
-    - <<: *if-dev-push
-      changes: *patterns-unit_test-sdio
-
 .rules:test:unit_test-esp32c2-spi_multi:
   rules:
     - <<: *if-revert-branch
@@ -3247,28 +1687,6 @@
     - <<: *if-dev-push
       changes: *patterns-unit_test-spi_multi
 
-.rules:test:unit_test-esp32c2-usb:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32c2
-
-.rules:test:unit_test-esp32c2-wifi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32c2
-
 .rules:test:unit_test-esp32c3:
   rules:
     - <<: *if-revert-branch
@@ -3282,181 +1700,6 @@
     - <<: *if-dev-push
       changes: *patterns-unit_test
 
-.rules:test:unit_test-esp32c3-adc:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32c3
-
-.rules:test:unit_test-esp32c3-bt:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32c3
-
-.rules:test:unit_test-esp32c3-ethernet:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32c3
-
-.rules:test:unit_test-esp32c3-sdio:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32c3
-    - <<: *if-dev-push
-      changes: *patterns-unit_test-sdio
-
-.rules:test:unit_test-esp32c3-spi_multi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32c3
-    - <<: *if-dev-push
-      changes: *patterns-unit_test-spi_multi
-
-.rules:test:unit_test-esp32c3-usb:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32c3
-
-.rules:test:unit_test-esp32c3-wifi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32c3
-
-.rules:test:unit_test-esp32h2:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32h2
-    - <<: *if-dev-push
-      changes: *patterns-unit_test
-
-.rules:test:unit_test-esp32h2-adc:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32h2
-
-.rules:test:unit_test-esp32h2-bt:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32h2
-
-.rules:test:unit_test-esp32h2-ethernet:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32h2
-
-.rules:test:unit_test-esp32h2-sdio:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32h2
-    - <<: *if-dev-push
-      changes: *patterns-unit_test-sdio
-
-.rules:test:unit_test-esp32h2-spi_multi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32h2
-    - <<: *if-dev-push
-      changes: *patterns-unit_test-spi_multi
-
-.rules:test:unit_test-esp32h2-usb:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32h2
-
-.rules:test:unit_test-esp32h2-wifi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32h2
-
 .rules:test:unit_test-esp32s2:
   rules:
     - <<: *if-revert-branch
@@ -3470,87 +1713,6 @@
     - <<: *if-dev-push
       changes: *patterns-unit_test
 
-.rules:test:unit_test-esp32s2-adc:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32s2
-
-.rules:test:unit_test-esp32s2-bt:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32s2
-
-.rules:test:unit_test-esp32s2-ethernet:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32s2
-
-.rules:test:unit_test-esp32s2-sdio:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32s2
-    - <<: *if-dev-push
-      changes: *patterns-unit_test-sdio
-
-.rules:test:unit_test-esp32s2-spi_multi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32s2
-    - <<: *if-dev-push
-      changes: *patterns-unit_test-spi_multi
-
-.rules:test:unit_test-esp32s2-usb:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32s2
-
-.rules:test:unit_test-esp32s2-wifi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32s2
-
 .rules:test:unit_test-esp32s3:
   rules:
     - <<: *if-revert-branch
@@ -3563,84 +1725,3 @@
     - <<: *if-label-unit_test_esp32s3
     - <<: *if-dev-push
       changes: *patterns-unit_test
-
-.rules:test:unit_test-esp32s3-adc:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32s3
-
-.rules:test:unit_test-esp32s3-bt:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32s3
-
-.rules:test:unit_test-esp32s3-ethernet:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32s3
-
-.rules:test:unit_test-esp32s3-sdio:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32s3
-    - <<: *if-dev-push
-      changes: *patterns-unit_test-sdio
-
-.rules:test:unit_test-esp32s3-spi_multi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32s3
-    - <<: *if-dev-push
-      changes: *patterns-unit_test-spi_multi
-
-.rules:test:unit_test-esp32s3-usb:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32s3
-
-.rules:test:unit_test-esp32s3-wifi:
-  rules:
-    - <<: *if-revert-branch
-      when: never
-    - <<: *if-protected
-    - <<: *if-label-build-only
-      when: never
-    - <<: *if-label-target_test
-    - <<: *if-label-unit_test
-    - <<: *if-label-unit_test_esp32s3
diff --git a/.pre-commit-config.yaml b/.pre-commit-config.yaml
index e938227d19..57cbf4ca4f 100644
--- a/.pre-commit-config.yaml
+++ b/.pre-commit-config.yaml
@@ -93,7 +93,7 @@ repos:
           - PyYAML == 5.3.1
       - id: check-generated-rules
         name: Check rules are generated (based on .gitlab/ci/dependencies/dependencies.yml)
-        entry: .gitlab/ci/dependencies/generate_rules.py
+        entry: tools/ci/generate_rules.py
         language: python
         files: '\.gitlab/ci/dependencies/.+|\.gitlab/ci/rules\.yml'
         pass_filenames: false
diff --git a/tools/ci/check_rules_yml.py b/tools/ci/check_rules_yml.py
index 36ebf4e03c..5a55132456 100755
--- a/tools/ci/check_rules_yml.py
+++ b/tools/ci/check_rules_yml.py
@@ -76,6 +76,10 @@ class YMLConfig:
 YML_CONFIG = YMLConfig(ROOT_YML_FP)
 
 
+def get_needed_rules() -> Set[str]:
+    return deepcopy(YML_CONFIG.all_extends)
+
+
 def validate_needed_rules(rules_yml: 'os.PathLike[str]') -> int:
     res = 0
     needed_rules = deepcopy(YML_CONFIG.all_extends)
diff --git a/tools/ci/exclude_check_tools_files.txt b/tools/ci/exclude_check_tools_files.txt
index a218ba6da7..028b79b88c 100644
--- a/tools/ci/exclude_check_tools_files.txt
+++ b/tools/ci/exclude_check_tools_files.txt
@@ -15,6 +15,7 @@ tools/ci/checkout_project_ref.py
 tools/ci/ci_fetch_submodule.py
 tools/ci/ci_get_mr_info.py
 tools/ci/configure_ci_environment.sh
+tools/ci/generate_rules.py
 tools/ci/deploy_docs.py
 tools/ci/envsubst.py
 tools/ci/*exclude*.txt
diff --git a/tools/ci/executable-list.txt b/tools/ci/executable-list.txt
index 67708ec6ba..af68794867 100644
--- a/tools/ci/executable-list.txt
+++ b/tools/ci/executable-list.txt
@@ -1,4 +1,3 @@
-.gitlab/ci/dependencies/generate_rules.py
 components/app_update/otatool.py
 components/efuse/efuse_table_gen.py
 components/efuse/test_efuse_host/efuse_tests.py
@@ -71,6 +70,7 @@ tools/ci/checkout_project_ref.py
 tools/ci/deploy_docs.py
 tools/ci/envsubst.py
 tools/ci/fix_empty_prototypes.sh
+tools/ci/generate_rules.py
 tools/ci/get-full-sources.sh
 tools/ci/get_supported_examples.sh
 tools/ci/mirror-submodule-update.sh
diff --git a/.gitlab/ci/dependencies/generate_rules.py b/tools/ci/generate_rules.py
similarity index 97%
rename from .gitlab/ci/dependencies/generate_rules.py
rename to tools/ci/generate_rules.py
index 2d8ef88018..1d37ac69c6 100755
--- a/.gitlab/ci/dependencies/generate_rules.py
+++ b/tools/ci/generate_rules.py
@@ -11,6 +11,8 @@ from collections import defaultdict
 from itertools import product
 
 import yaml
+from check_rules_yml import get_needed_rules
+from idf_ci_utils import IDF_PATH
 
 try:
     import pygraphviz as pgv
@@ -22,8 +24,6 @@ try:
 except ImportError:  # used for type hint
     pass
 
-IDF_PATH = os.path.abspath(os.getenv('IDF_PATH', os.path.join(os.path.dirname(__file__), '..', '..', '..')))
-
 
 def _list(str_or_list):  # type: (Union[str, list]) -> list
     if isinstance(str_or_list, str):
@@ -201,6 +201,9 @@ class RulesWriter:
     def new_rules_str(self):  # type: () -> str
         res = []
         for k, v in sorted(self.rules.items()):
+            if '.rules:' + k not in get_needed_rules():
+                print(f'WARNING: unused rule: {k}, skipping...')
+                continue
             res.append(self.RULES_TEMPLATE.format(k, self._format_rule(k, v)))
         return '\n\n'.join(res)
 

From 2d27e09b4f04e2f11830fa17f6df0a9c689bb6d2 Mon Sep 17 00:00:00 2001
From: Fu Hanxi <fuhanxi@espressif.com>
Date: Tue, 6 Sep 2022 14:58:16 +0800
Subject: [PATCH 658/665] ci: make bringup process for
 check_build_test_rules.py more friendly

---
 .gitlab/ci/build.yml                    |  1 +
 .gitlab/ci/default-build-test-rules.yml | 21 +++++++++
 .pre-commit-config.yaml                 |  2 +
 tools/ci/check_build_test_rules.py      | 62 ++++++++++++++++++++++---
 tools/ci/ci_build_apps.py               | 59 +++++++++++++++--------
 tools/ci/idf_ci_utils.py                |  8 ----
 6 files changed, 119 insertions(+), 34 deletions(-)
 create mode 100644 .gitlab/ci/default-build-test-rules.yml

diff --git a/.gitlab/ci/build.yml b/.gitlab/ci/build.yml
index e178a36e8c..c47cb5bad0 100644
--- a/.gitlab/ci/build.yml
+++ b/.gitlab/ci/build.yml
@@ -211,6 +211,7 @@ build_non_test_components_apps:
   extends:
     - .build_cmake_template
     - .rules:build:component_ut
+  parallel: 2
   script:
     - set_component_ut_vars
     # CI specific options start from "--collect-size-info xxx". could ignore when running locally
diff --git a/.gitlab/ci/default-build-test-rules.yml b/.gitlab/ci/default-build-test-rules.yml
new file mode 100644
index 0000000000..bc9930d069
--- /dev/null
+++ b/.gitlab/ci/default-build-test-rules.yml
@@ -0,0 +1,21 @@
+# this file support two keywords:
+# - extra_default_build_targets:
+#     besides of the SUPPORTED_TARGETS in IDF,
+#     enable build for the specified targets by default as well.
+# - bypass_check_test_targets:
+#     suppress the check_build_test_rules check-test-script warnings for the specified targets
+#
+# This file should ONLY be used during bringup. Should be reset to empty after the bringup process
+#
+# Take esp32c6 as an example:
+#
+#extra_default_build_targets:
+#  - esp32c6
+#
+#bypass_check_test_targets:
+#  - esp32c6
+#
+# These lines would
+# - enable the README.md check for esp32c6. Don't forget to add the build jobs in .gitlab/ci/build.yml
+# - disable the test script check with the manifest file.
+#
diff --git a/.pre-commit-config.yaml b/.pre-commit-config.yaml
index 57cbf4ca4f..704fb18d63 100644
--- a/.pre-commit-config.yaml
+++ b/.pre-commit-config.yaml
@@ -143,6 +143,7 @@ repos:
         language: python
         files: 'tools/test_apps/.+|examples/.+|components/.+'
         additional_dependencies:
+          - PyYAML == 5.3.1
           - idf_build_apps
       - id: sort-build-test-rules-ymls
         name: sort .build-test-rules.yml files
@@ -150,6 +151,7 @@ repos:
         language: python
         files: '\.build-test-rules\.yml'
         additional_dependencies:
+          - PyYAML == 5.3.1
           - ruamel.yaml
   - repo: https://github.com/pre-commit/pre-commit-hooks
     rev: v4.0.1
diff --git a/tools/ci/check_build_test_rules.py b/tools/ci/check_build_test_rules.py
index aa61aea67a..e20a42f22d 100755
--- a/tools/ci/check_build_test_rules.py
+++ b/tools/ci/check_build_test_rules.py
@@ -12,6 +12,7 @@ from io import StringIO
 from pathlib import Path
 from typing import Dict, List, Optional, Tuple
 
+import yaml
 from idf_ci_utils import IDF_PATH, get_pytest_cases, get_ttfw_cases
 
 YES = u'\u2713'
@@ -53,7 +54,11 @@ def doublequote(s: str) -> str:
     return f'"{s}"'
 
 
-def check_readme(paths: List[str], exclude_dirs: Optional[List[str]] = None) -> None:
+def check_readme(
+    paths: List[str],
+    exclude_dirs: Optional[List[str]] = None,
+    extra_default_build_targets: Optional[List[str]] = None,
+) -> None:
     from idf_build_apps import App, find_apps
     from idf_build_apps.constants import SUPPORTED_TARGETS
 
@@ -142,6 +147,7 @@ def check_readme(paths: List[str], exclude_dirs: Optional[List[str]] = None) ->
             manifest_files=[
                 str(p) for p in Path(IDF_PATH).glob('**/.build-test-rules.yml')
             ],
+            default_build_targets=SUPPORTED_TARGETS + extra_default_build_targets,
         )
     )
     exit_code = 0
@@ -199,7 +205,11 @@ def check_readme(paths: List[str], exclude_dirs: Optional[List[str]] = None) ->
     sys.exit(exit_code)
 
 
-def check_test_scripts(paths: List[str], exclude_dirs: Optional[List[str]] = None) -> None:
+def check_test_scripts(
+    paths: List[str],
+    exclude_dirs: Optional[List[str]] = None,
+    bypass_check_test_targets: Optional[List[str]] = None,
+) -> None:
     from idf_build_apps import App, find_apps
 
     # takes long time, run only in CI
@@ -245,7 +255,7 @@ def check_test_scripts(paths: List[str], exclude_dirs: Optional[List[str]] = Non
         actual_extra_tested_targets = set(actual_verified_targets) - set(
             _app.verified_targets
         )
-        if actual_extra_tested_targets:
+        if actual_extra_tested_targets - set(bypass_check_test_targets or []):
             print(
                 inspect.cleandoc(
                     f'''
@@ -401,9 +411,21 @@ if __name__ == '__main__':
 
     _check_readme = action.add_parser('check-readmes')
     _check_readme.add_argument('paths', nargs='+', help='check under paths')
+    _check_readme.add_argument(
+        '-c',
+        '--config',
+        default=os.path.join(IDF_PATH, '.gitlab', 'ci', 'default-build-test-rules.yml'),
+        help='default build test rules config file',
+    )
 
     _check_test_scripts = action.add_parser('check-test-scripts')
     _check_test_scripts.add_argument('paths', nargs='+', help='check under paths')
+    _check_test_scripts.add_argument(
+        '-c',
+        '--config',
+        default=os.path.join(IDF_PATH, '.gitlab', 'ci', 'default-build-test-rules.yml'),
+        help='default build test rules config file',
+    )
 
     _sort_yaml = action.add_parser('sort-yaml')
     _sort_yaml.add_argument('files', nargs='+', help='all specified yaml files')
@@ -411,7 +433,9 @@ if __name__ == '__main__':
     arg = parser.parse_args()
 
     # Since this script is executed from the pre-commit hook environment, make sure IDF_PATH is set
-    os.environ['IDF_PATH'] = os.path.realpath(os.path.join(os.path.dirname(__file__), '..', '..'))
+    os.environ['IDF_PATH'] = os.path.realpath(
+        os.path.join(os.path.dirname(__file__), '..', '..')
+    )
 
     if arg.action == 'sort-yaml':
         sort_yaml(arg.files)
@@ -420,7 +444,9 @@ if __name__ == '__main__':
 
         # check if *_caps.h files changed
         check_all = False
-        soc_caps_header_files = list((Path(IDF_PATH) / 'components' / 'soc').glob('**/*_caps.h'))
+        soc_caps_header_files = list(
+            (Path(IDF_PATH) / 'components' / 'soc').glob('**/*_caps.h')
+        )
         for p in arg.paths:
             if Path(p).resolve() in soc_caps_header_files:
                 check_all = True
@@ -437,7 +463,29 @@ if __name__ == '__main__':
         else:
             _exclude_dirs = []
 
+        extra_default_build_targets: List[str] = []
+        bypass_check_test_targets: List[str] = []
+        if arg.config:
+            with open(arg.config) as fr:
+                configs = yaml.safe_load(fr)
+
+            if configs:
+                extra_default_build_targets = (
+                    configs.get('extra_default_build_targets') or []
+                )
+                bypass_check_test_targets = (
+                    configs.get('bypass_check_test_targets') or []
+                )
+
         if arg.action == 'check-readmes':
-            check_readme(list(check_dirs), _exclude_dirs)
+            check_readme(
+                list(check_dirs),
+                exclude_dirs=_exclude_dirs,
+                extra_default_build_targets=extra_default_build_targets,
+            )
         elif arg.action == 'check-test-scripts':
-            check_test_scripts(list(check_dirs), _exclude_dirs)
+            check_test_scripts(
+                list(check_dirs),
+                exclude_dirs=_exclude_dirs,
+                bypass_check_test_targets=bypass_check_test_targets,
+            )
diff --git a/tools/ci/ci_build_apps.py b/tools/ci/ci_build_apps.py
index 8d9a8192f1..e06d8edf18 100644
--- a/tools/ci/ci_build_apps.py
+++ b/tools/ci/ci_build_apps.py
@@ -10,10 +10,12 @@ import os
 import sys
 from collections import defaultdict
 from pathlib import Path
-from typing import List, Set
+from typing import List, Optional, Set
 
+import yaml
 from idf_build_apps import LOGGER, App, build_apps, find_apps, setup_logging
-from idf_ci_utils import IDF_PATH, get_pytest_app_paths, get_pytest_cases, get_ttfw_app_paths
+from idf_build_apps.constants import SUPPORTED_TARGETS
+from idf_ci_utils import IDF_PATH, PytestApp, get_pytest_cases, get_ttfw_app_paths
 
 
 def get_pytest_apps(
@@ -22,6 +24,7 @@ def get_pytest_apps(
     config_rules_str: List[str],
     marker_expr: str,
     preserve_all: bool = False,
+    extra_default_build_targets: Optional[List[str]] = None,
 ) -> List[App]:
     pytest_cases = get_pytest_cases(paths, target, marker_expr)
 
@@ -55,9 +58,8 @@ def get_pytest_apps(
         build_log_path='build_log.txt',
         size_json_path='size.json',
         check_warnings=True,
-        manifest_files=[
-            str(p) for p in Path(IDF_PATH).glob('**/.build-test-rules.yml')
-        ],
+        manifest_files=[str(p) for p in Path(IDF_PATH).glob('**/.build-test-rules.yml')],
+        default_build_targets=SUPPORTED_TARGETS + extra_default_build_targets,
     )
 
     for app in apps:
@@ -73,6 +75,7 @@ def get_cmake_apps(
     target: str,
     config_rules_str: List[str],
     preserve_all: bool = False,
+    extra_default_build_targets: Optional[List[str]] = None,
 ) -> List[App]:
     ttfw_app_dirs = get_ttfw_app_paths(paths, target)
     apps = find_apps(
@@ -85,18 +88,17 @@ def get_cmake_apps(
         size_json_path='size.json',
         check_warnings=True,
         preserve=False,
-        manifest_files=[
-            str(p) for p in Path(IDF_PATH).glob('**/.build-test-rules.yml')
-        ],
+        manifest_files=[str(p) for p in Path(IDF_PATH).glob('**/.build-test-rules.yml')],
+        default_build_targets=SUPPORTED_TARGETS + extra_default_build_targets,
     )
 
     apps_for_build = []
-    pytest_app_dirs = get_pytest_app_paths(paths, target)
+    pytest_cases_apps = [app for case in get_pytest_cases(paths, target) for app in case.apps]
     for app in apps:
         if preserve_all or app.app_dir in ttfw_app_dirs:  # relpath
             app.preserve = True
 
-        if os.path.realpath(app.app_dir) in pytest_app_dirs:
+        if PytestApp(os.path.realpath(app.app_dir), app.target, app.config_name) in pytest_cases_apps:
             LOGGER.debug('Skipping build app with pytest scripts: %s', app)
             continue
 
@@ -109,14 +111,33 @@ APPS_BUILD_PER_JOB = 30
 
 
 def main(args: argparse.Namespace) -> None:
+    extra_default_build_targets: List[str] = []
+    if args.default_build_test_rules:
+        with open(args.default_build_test_rules) as fr:
+            configs = yaml.safe_load(fr)
+
+        if configs:
+            extra_default_build_targets = configs.get('extra_default_build_targets') or []
+
     if args.pytest_apps:
         LOGGER.info('Only build apps with pytest scripts')
         apps = get_pytest_apps(
-            args.paths, args.target, args.config, args.marker_expr, args.preserve_all
+            args.paths,
+            args.target,
+            args.config,
+            args.marker_expr,
+            args.preserve_all,
+            extra_default_build_targets,
         )
     else:
         LOGGER.info('build apps. will skip pytest apps with pytest scripts')
-        apps = get_cmake_apps(args.paths, args.target, args.config, args.preserve_all)
+        apps = get_cmake_apps(
+            args.paths,
+            args.target,
+            args.config,
+            args.preserve_all,
+            extra_default_build_targets,
+        )
 
     LOGGER.info('Found %d apps after filtering', len(apps))
     LOGGER.info(
@@ -131,10 +152,7 @@ def main(args: argparse.Namespace) -> None:
             for extra_preserve_dir in args.extra_preserve_dirs:
                 abs_extra_preserve_dir = Path(extra_preserve_dir).resolve()
                 abs_app_dir = Path(app.app_dir).resolve()
-                if (
-                    abs_extra_preserve_dir == abs_app_dir
-                    or abs_extra_preserve_dir in abs_app_dir.parents
-                ):
+                if abs_extra_preserve_dir == abs_app_dir or abs_extra_preserve_dir in abs_app_dir.parents:
                     app.preserve = True
 
     ret_code = build_apps(
@@ -193,9 +211,7 @@ if __name__ == '__main__':
         action='store_true',
         help='Preserve the binaries for all apps when specified.',
     )
-    parser.add_argument(
-        '--parallel-count', default=1, type=int, help='Number of parallel build jobs.'
-    )
+    parser.add_argument('--parallel-count', default=1, type=int, help='Number of parallel build jobs.')
     parser.add_argument(
         '--parallel-index',
         default=1,
@@ -247,6 +263,11 @@ if __name__ == '__main__':
         help='only build tests matching given mark expression. For example: -m "host_test and generic". Works only'
         'for pytest',
     )
+    parser.add_argument(
+        '--default-build-test-rules',
+        default=os.path.join(IDF_PATH, '.gitlab', 'ci', 'default-build-test-rules.yml'),
+        help='default build test rules config file',
+    )
 
     arguments = parser.parse_args()
 
diff --git a/tools/ci/idf_ci_utils.py b/tools/ci/idf_ci_utils.py
index 77cec5ccb1..050371b935 100644
--- a/tools/ci/idf_ci_utils.py
+++ b/tools/ci/idf_ci_utils.py
@@ -274,14 +274,6 @@ def get_pytest_cases(
     return cases
 
 
-def get_pytest_app_paths(
-    paths: Union[str, List[str]], target: str, marker_expr: Optional[str] = None
-) -> Set[str]:
-    cases = get_pytest_cases(paths, target, marker_expr)
-
-    return set({app.path for case in cases for app in case.apps})
-
-
 ##################
 # TTFW Utilities #
 ##################

From 6010064bfcfde45025aefa00029131fe7bd8a5e1 Mon Sep 17 00:00:00 2001
From: Marius Vikhammer <marius.vikhammer@espressif.com>
Date: Tue, 11 Oct 2022 10:03:44 +0800
Subject: [PATCH 659/665] docs: sync chinese translation of build-system.rst

---
 docs/en/api-guides/build-system.rst    | 1 +
 docs/zh_CN/api-guides/build-system.rst | 6 +++---
 2 files changed, 4 insertions(+), 3 deletions(-)

diff --git a/docs/en/api-guides/build-system.rst b/docs/en/api-guides/build-system.rst
index 360c52e2d6..c7d83fd760 100644
--- a/docs/en/api-guides/build-system.rst
+++ b/docs/en/api-guides/build-system.rst
@@ -342,6 +342,7 @@ The following are some project/build variables that are available as build prope
 - ``IDF_VERSION_MAJOR``, ``IDF_VERSION_MINOR``, ``IDF_VERSION_PATCH``: Components of ESP-IDF version, to be used in conditional expressions. Note that this information is less precise than that provided by ``IDF_VER`` variable. ``v4.0-dev-*``, ``v4.0-beta1``, ``v4.0-rc1`` and ``v4.0`` will all have the same values of ``IDF_VERSION_*`` variables, but different ``IDF_VER`` values.
 - ``IDF_TARGET``: Name of the target for which the project is being built.
 - ``PROJECT_VER``: Project version.
+
   * If :ref:`CONFIG_APP_PROJECT_VER_FROM_CONFIG` option is set, the value of :ref:`CONFIG_APP_PROJECT_VER` will be used.
   * Else, if ``PROJECT_VER`` variable is set in project CMakeLists.txt file, its value will be used.
   * Else, if the ``PROJECT_DIR/version.txt`` exists, its contents will be used as ``PROJECT_VER``.
diff --git a/docs/zh_CN/api-guides/build-system.rst b/docs/zh_CN/api-guides/build-system.rst
index 26a798387b..88805f721e 100644
--- a/docs/zh_CN/api-guides/build-system.rst
+++ b/docs/zh_CN/api-guides/build-system.rst
@@ -178,9 +178,9 @@ ESP-IDF 适用于 Python 3.7 以上版本。
 
 - "sdkconfig" 项目配置文件，执行 ``idf.py menuconfig`` 时会创建或更新此文件，文件中保存了项目中所有组件（包括 ESP-IDF 本身）的配置信息。 ``sdkconfig`` 文件可能会也可能不会被添加到项目的源码管理系统中。
 
-- 可选的 "components" 目录中包含了项目的部分自定义组件，并不是每个项目都需要这种自定义组件，但它有助于构建可复用的代码或者导入第三方（不属于 ESP-IDF）的组件。或者，您也可以在顶层 CMakeLists.txt 中设置 ``EXTRA_COMPONENT_DIRS`` 变量以查找其他指定位置处的组件。有关详细信息，请参阅 :ref:`重命名 main 组件 <rename-main>`。如果项目中源文件较多，建议将其归于组件中，而不是全部放在 "main" 中。
+- 可选的 "components" 目录中包含了项目的部分自定义组件，并不是每个项目都需要这种自定义组件，但它有助于构建可复用的代码或者导入第三方（不属于 ESP-IDF）的组件。或者，您也可以在顶层 CMakeLists.txt 中设置 ``EXTRA_COMPONENT_DIRS`` 变量以查找其他指定位置处的组件。
 
-- "main" 目录是一个特殊的组件，它包含项目本身的源代码。"main" 是默认名称，CMake 变量 ``COMPONENT_DIRS`` 默认包含此组件，但您可以修改此变量。
+- "main" 目录是一个特殊的组件，它包含项目本身的源代码。"main" 是默认名称，CMake 变量 ``COMPONENT_DIRS`` 默认包含此组件，但您可以修改此变量。有关详细信息，请参阅 :ref:`重命名 main 组件 <rename-main>`。如果项目中源文件较多，建议将其归于组件中，而不是全部放在 "main" 中。
 
 - "build" 目录是存放构建输出的地方，如果没有此目录，``idf.py`` 会自动创建。CMake 会配置项目，并在此目录下生成临时的构建文件。随后，在主构建进程的运行期间，该目录还会保存临时目标文件、库文件以及最终输出的二进制文件。此目录通常不会添加到项目的源码管理系统中，也不会随项目源码一同发布。
 
@@ -342,13 +342,13 @@ ESP-IDF 在搜索所有待构建的组件时，会按照 ``COMPONENT_DIRS`` 指
 - ``IDF_VERSION_MAJOR``、 ``IDF_VERSION_MINOR``、 ``IDF_VERSION_PATCH``: ESP-IDF 的组件版本，可用于条件表达式。请注意这些信息的精确度不如 ``IDF_VER`` 变量，版本号 ``v4.0-dev-*``， ``v4.0-beta1``， ``v4.0-rc1`` 和 ``v4.0`` 对应的 ``IDF_VERSION_*`` 变量值是相同的，但是 ``IDF_VER`` 的值是不同的。
 - ``IDF_TARGET``：项目的硬件目标名称。
 - ``PROJECT_VER``：项目版本号。
-- ``EXTRA_PARTITION_SUBTYPES``：CMake 列表，用于创建额外的分区子类型。子类型的描述由字符串组成，以逗号为分隔，格式为 ``type_name, subtype_name, numeric_value``。组件可通过此列表，添加新的子类型。
 
   * 如果设置 :ref:`CONFIG_APP_PROJECT_VER_FROM_CONFIG` 选项，将会使用 :ref:`CONFIG_APP_PROJECT_VER` 的值。
   * 或者，如果在项目 CMakeLists.txt 文件中设置了 ``PROJECT_VER`` 变量，则该变量值可以使用。
   * 或者，如果 ``PROJECT_DIR/version.txt`` 文件存在，其内容会用作 ``PROJECT_VER`` 的值。
   * 或者，如果项目位于某个 Git 仓库中，则使用 ``git describe`` 命令的输出作为 ``PROJECT_VER`` 的值。
   * 否则，``PROJECT_VER`` 的值为 1。
+- ``EXTRA_PARTITION_SUBTYPES``：CMake 列表，用于创建额外的分区子类型。子类型的描述由字符串组成，以逗号为分隔，格式为 ``type_name, subtype_name, numeric_value``。组件可通过此列表，添加新的子类型。
 
 其它与构建属性有关的信息请参考 :ref:`这里<cmake-build-properties>`。
 

From ad376e2d99759b9967747eae7c6b73edf47fabfd Mon Sep 17 00:00:00 2001
From: morris <maoshengrong@espressif.com>
Date: Mon, 10 Oct 2022 13:21:47 +0800
Subject: [PATCH 660/665] mcpwm: allow compare equals to period

---
 components/driver/mcpwm/mcpwm_cmpr.c          |  2 +-
 .../test_apps/mcpwm/main/test_mcpwm_gen.c     | 79 +++++++++++++++++++
 2 files changed, 80 insertions(+), 1 deletion(-)

diff --git a/components/driver/mcpwm/mcpwm_cmpr.c b/components/driver/mcpwm/mcpwm_cmpr.c
index 4c5b130ea5..455198699f 100644
--- a/components/driver/mcpwm/mcpwm_cmpr.c
+++ b/components/driver/mcpwm/mcpwm_cmpr.c
@@ -129,7 +129,7 @@ esp_err_t mcpwm_comparator_set_compare_value(mcpwm_cmpr_handle_t cmpr, uint32_t
     mcpwm_group_t *group = oper->group;
     mcpwm_timer_t *timer = oper->timer;
     ESP_RETURN_ON_FALSE_ISR(timer, ESP_ERR_INVALID_STATE, TAG, "timer and operator are not connected");
-    ESP_RETURN_ON_FALSE_ISR(cmp_ticks < timer->peak_ticks, ESP_ERR_INVALID_ARG, TAG, "compare value out of range");
+    ESP_RETURN_ON_FALSE_ISR(cmp_ticks <= timer->peak_ticks, ESP_ERR_INVALID_ARG, TAG, "compare value out of range");
 
     portENTER_CRITICAL_SAFE(&cmpr->spinlock);
     mcpwm_ll_operator_set_compare_value(group->hal.dev, oper->oper_id, cmpr->cmpr_id, cmp_ticks);
diff --git a/components/driver/test_apps/mcpwm/main/test_mcpwm_gen.c b/components/driver/test_apps/mcpwm/main/test_mcpwm_gen.c
index b24d6fe419..8efb4cece2 100644
--- a/components/driver/test_apps/mcpwm/main/test_mcpwm_gen.c
+++ b/components/driver/test_apps/mcpwm/main/test_mcpwm_gen.c
@@ -644,3 +644,82 @@ TEST_CASE("mcpwm_generator_deadtime_classical_configuration", "[mcpwm]")
     printf("Bypass A, RED + FED on B\r\n");
     mcpwm_deadtime_test_template(1000000, 500, 350, 350, 0, 2, redfedb_only_set_generator_actions, redfedb_only_set_dead_time);
 }
+
+TEST_CASE("mcpwm_duty_empty_full", "[mcpwm]")
+{
+    const int gen_gpio_num = 0;
+    mcpwm_timer_handle_t timer;
+    mcpwm_oper_handle_t oper;
+    mcpwm_cmpr_handle_t comparator;
+    mcpwm_gen_handle_t gen;
+
+    mcpwm_timer_config_t timer_config = {
+        .group_id = 0,
+        .clk_src = MCPWM_TIMER_CLK_SRC_DEFAULT,
+        .resolution_hz = 1 * 1000 * 1000,
+        .period_ticks = 50, // 50us <-> 20KHz
+        .count_mode = MCPWM_TIMER_COUNT_MODE_UP,
+    };
+    mcpwm_operator_config_t operator_config = {
+        .group_id = 0,
+    };
+    mcpwm_comparator_config_t comparator_config = {
+        .flags.update_cmp_on_tep = true,
+        .flags.update_cmp_on_tez = true,
+    };
+    printf("install timer, operator and comparator\r\n");
+    TEST_ESP_OK(mcpwm_new_timer(&timer_config, &timer));
+    TEST_ESP_OK(mcpwm_new_operator(&operator_config, &oper));
+    TEST_ESP_OK(mcpwm_new_comparator(oper, &comparator_config, &comparator));
+
+    printf("connect MCPWM timer and operators\r\n");
+    TEST_ESP_OK(mcpwm_operator_connect_timer(oper, timer));
+    TEST_ESP_OK(mcpwm_comparator_set_compare_value(comparator, 0));
+
+    printf("install MCPWM generator\r\n");
+    mcpwm_generator_config_t gen_config = {
+        .gen_gpio_num = gen_gpio_num,
+        .flags.io_loop_back = true, // we want to read the output level as well
+    };
+    TEST_ESP_OK(mcpwm_new_generator(oper, &gen_config, &gen));
+
+    printf("set generator actions on timer and compare events\r\n");
+    TEST_ESP_OK(mcpwm_generator_set_actions_on_timer_event(gen,
+                MCPWM_GEN_TIMER_EVENT_ACTION(MCPWM_TIMER_DIRECTION_UP, MCPWM_TIMER_EVENT_EMPTY, MCPWM_GEN_ACTION_HIGH),
+                MCPWM_GEN_TIMER_EVENT_ACTION_END()));
+    TEST_ESP_OK(mcpwm_generator_set_actions_on_compare_event(gen,
+                MCPWM_GEN_COMPARE_EVENT_ACTION(MCPWM_TIMER_DIRECTION_UP, comparator, MCPWM_GEN_ACTION_LOW),
+                MCPWM_GEN_COMPARE_EVENT_ACTION_END()));
+
+    printf("start timer\r\n");
+    TEST_ESP_OK(mcpwm_timer_enable(timer));
+    TEST_ESP_OK(mcpwm_timer_start_stop(timer, MCPWM_TIMER_START_NO_STOP));
+
+    // check if the output is a const low level
+    for (int i = 0; i < 100; i++) {
+        TEST_ASSERT_EQUAL(0, gpio_get_level(gen_gpio_num));
+        esp_rom_delay_us(1);
+    }
+
+    // set the compare equals to the period
+    TEST_ESP_OK(mcpwm_comparator_set_compare_value(comparator, 50));
+    vTaskDelay(pdMS_TO_TICKS(10));
+    // so the output should be a const high level
+    for (int i = 0; i < 100; i++) {
+        TEST_ASSERT_EQUAL(1, gpio_get_level(gen_gpio_num));
+        esp_rom_delay_us(1);
+    }
+
+    TEST_ESP_OK(mcpwm_comparator_set_compare_value(comparator, 49));
+    vTaskDelay(pdMS_TO_TICKS(100));
+    TEST_ESP_OK(mcpwm_comparator_set_compare_value(comparator, 1));
+    vTaskDelay(pdMS_TO_TICKS(100));
+
+    printf("uninstall timer, operator and comparator\r\n");
+    TEST_ESP_OK(mcpwm_timer_start_stop(timer, MCPWM_TIMER_STOP_EMPTY));
+    TEST_ESP_OK(mcpwm_timer_disable(timer));
+    TEST_ESP_OK(mcpwm_del_generator(gen));
+    TEST_ESP_OK(mcpwm_del_comparator(comparator));
+    TEST_ESP_OK(mcpwm_del_operator(oper));
+    TEST_ESP_OK(mcpwm_del_timer(timer));
+}

From b903a2253be2ff469ee399e227c3d700aaa0efad Mon Sep 17 00:00:00 2001
From: jingli <jingli@espressif.com>
Date: Fri, 16 Sep 2022 20:25:44 +0800
Subject: [PATCH 661/665] esp_hw_support/sleep: fix current leakage when hold
 digital io during deep sleep

---
 components/driver/include/driver/gpio.h       |  4 +-
 .../include/esp_private/esp_sleep_internal.h  | 10 +++
 components/esp_hw_support/sleep_gpio.c        | 43 ++++++++++++
 components/esp_hw_support/sleep_modes.c       |  6 ++
 components/hal/esp32/include/hal/gpio_ll.h    | 70 ++++++++++++++++++-
 components/hal/esp32c2/include/hal/gpio_ll.h  | 58 +++++++++++++--
 components/hal/esp32c3/include/hal/gpio_ll.h  | 62 ++++++++++++++--
 components/hal/esp32s2/include/hal/gpio_ll.h  | 60 ++++++++++++++--
 components/hal/esp32s3/include/hal/gpio_ll.h  | 63 +++++++++++++++--
 components/hal/include/hal/gpio_hal.h         | 40 ++++++++++-
 components/soc/esp32/gpio_periph.c            | 44 ++++++++++++
 .../soc/esp32/include/soc/Kconfig.soc_caps.in |  4 ++
 components/soc/esp32/include/soc/soc_caps.h   |  3 +
 .../esp32c2/include/soc/Kconfig.soc_caps.in   |  4 ++
 components/soc/esp32c2/include/soc/soc_caps.h |  3 +
 .../esp32c3/include/soc/Kconfig.soc_caps.in   |  4 ++
 components/soc/esp32c3/include/soc/soc_caps.h |  3 +
 .../esp32c6/include/soc/Kconfig.soc_caps.in   |  4 ++
 components/soc/esp32c6/include/soc/soc_caps.h |  3 +
 .../esp32h2/include/soc/Kconfig.soc_caps.in   |  4 ++
 components/soc/esp32h2/include/soc/soc_caps.h |  4 ++
 .../esp32s2/include/soc/Kconfig.soc_caps.in   |  4 ++
 components/soc/esp32s2/include/soc/soc_caps.h |  3 +
 .../esp32s3/include/soc/Kconfig.soc_caps.in   |  4 ++
 components/soc/esp32s3/include/soc/soc_caps.h |  2 +
 25 files changed, 485 insertions(+), 24 deletions(-)

diff --git a/components/driver/include/driver/gpio.h b/components/driver/include/driver/gpio.h
index 1da2d34a14..ad9083e2e2 100644
--- a/components/driver/include/driver/gpio.h
+++ b/components/driver/include/driver/gpio.h
@@ -25,7 +25,9 @@ extern "C" {
 /// Check whether it can be a valid GPIO number of output mode
 #define GPIO_IS_VALID_OUTPUT_GPIO(gpio_num) ((gpio_num >= 0) && \
                                               (((1ULL << (gpio_num)) & SOC_GPIO_VALID_OUTPUT_GPIO_MASK) != 0))
-
+/// Check whether it can be a valid digital I/O pad
+#define GPIO_IS_VALID_DIGITAL_IO_PAD(gpio_num) ((gpio_num >= 0) && \
+                                                 (((1ULL << (gpio_num)) & SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK) != 0))
 
 typedef intr_handle_t gpio_isr_handle_t;
 
diff --git a/components/esp_hw_support/include/esp_private/esp_sleep_internal.h b/components/esp_hw_support/include/esp_private/esp_sleep_internal.h
index ee0b72953f..359c3f5f75 100644
--- a/components/esp_hw_support/include/esp_private/esp_sleep_internal.h
+++ b/components/esp_hw_support/include/esp_private/esp_sleep_internal.h
@@ -6,6 +6,7 @@
 
 #pragma once
 #include <stdbool.h>
+#include "sdkconfig.h"
 
 #ifdef __cplusplus
 extern "C" {
@@ -20,6 +21,15 @@ extern "C" {
  */
 void esp_sleep_enable_adc_tsens_monitor(bool enable);
 
+// TODO: IDF-6051, IDF-6052
+#if !CONFIG_IDF_TARGET_ESP32H2 && !CONFIG_IDF_TARGET_ESP32C6
+/**
+ * @brief Isolate all digital IOs except those that are held during deep sleep
+ *
+ * Reduce digital IOs current leakage during deep sleep.
+ */
+void esp_sleep_isolate_digital_gpio(void);
+#endif
 
 #ifdef __cplusplus
 }
diff --git a/components/esp_hw_support/sleep_gpio.c b/components/esp_hw_support/sleep_gpio.c
index ae4cede0f0..ff4d47cfdf 100644
--- a/components/esp_hw_support/sleep_gpio.c
+++ b/components/esp_hw_support/sleep_gpio.c
@@ -12,11 +12,13 @@
 #include "esp_attr.h"
 #include "esp_sleep.h"
 #include "esp_log.h"
+#include "esp_memory_utils.h"
 #include "soc/soc_caps.h"
 
 #include "sdkconfig.h"
 
 #include "driver/gpio.h"
+#include "hal/gpio_hal.h"
 #include "esp_private/gpio.h"
 #include "esp_private/sleep_gpio.h"
 #include "esp_private/spi_flash_os.h"
@@ -94,3 +96,44 @@ void esp_sleep_enable_gpio_switch(bool enable)
 }
 
 #endif // SOC_GPIO_SUPPORT_SLP_SWITCH
+
+// TODO: IDF-6051, IDF-6052
+#if !CONFIG_IDF_TARGET_ESP32H2 && !CONFIG_IDF_TARGET_ESP32C6
+IRAM_ATTR void esp_sleep_isolate_digital_gpio(void)
+{
+    gpio_hal_context_t gpio_hal = {
+        .dev = GPIO_HAL_GET_HW(GPIO_PORT_0)
+    };
+
+    /* no need to do isolate if digital IOs are not being held in deep sleep */
+    if (!gpio_hal_deep_sleep_hold_is_en(&gpio_hal)) {
+        return;
+    }
+
+    /**
+     * there is a situation where we cannot isolate digital IO before deep sleep:
+     * - task stack is located in external ram(mspi ram), since we will isolate mspi io
+     *
+     * assert here instead of returning directly, because if digital IO is not isolated,
+     * the bottom current of deep sleep will be higher than light sleep, and there is no
+     * reason to use deep sleep at this time.
+     */
+    assert(esp_ptr_internal(&gpio_hal) && "If hold digital IO, the stack of the task calling esp_deep_sleep_start must be in internal ram!");
+
+    /* isolate digital IO that is not held(keep the configuration of digital IOs held by users) */
+    for (gpio_num_t gpio_num = GPIO_NUM_0; gpio_num < GPIO_NUM_MAX; gpio_num++) {
+        if (GPIO_IS_VALID_DIGITAL_IO_PAD(gpio_num) && !gpio_hal_is_digital_io_hold(&gpio_hal, gpio_num)) {
+            /* disable I/O */
+            gpio_hal_input_disable(&gpio_hal, gpio_num);
+            gpio_hal_output_disable(&gpio_hal, gpio_num);
+
+            /* disable pull up/down */
+            gpio_hal_pullup_dis(&gpio_hal, gpio_num);
+            gpio_hal_pulldown_dis(&gpio_hal, gpio_num);
+
+            /* make pad work as gpio(otherwise, deep sleep bottom current will rise) */
+            gpio_hal_func_sel(&gpio_hal, gpio_num, PIN_FUNC_GPIO);
+        }
+    }
+}
+#endif
diff --git a/components/esp_hw_support/sleep_modes.c b/components/esp_hw_support/sleep_modes.c
index a1f59dfb5b..b262485821 100644
--- a/components/esp_hw_support/sleep_modes.c
+++ b/components/esp_hw_support/sleep_modes.c
@@ -12,6 +12,7 @@
 #include "esp_attr.h"
 #include "esp_memory_utils.h"
 #include "esp_sleep.h"
+#include "esp_private/esp_sleep_internal.h"
 #include "esp_private/esp_timer_private.h"
 #include "esp_private/system_internal.h"
 #include "esp_log.h"
@@ -516,6 +517,11 @@ static uint32_t IRAM_ATTR esp_sleep_start(uint32_t pd_flags)
          */
         portENTER_CRITICAL(&spinlock_rtc_deep_sleep);
 
+// TODO: IDF-6051, IDF-6052
+#if !CONFIG_IDF_TARGET_ESP32H2 && !CONFIG_IDF_TARGET_ESP32C6
+        esp_sleep_isolate_digital_gpio();
+#endif
+
 #if SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY
         extern char _rtc_text_start[];
 #if CONFIG_ESP32S3_RTCDATA_IN_FAST_MEM
diff --git a/components/hal/esp32/include/hal/gpio_ll.h b/components/hal/esp32/include/hal/gpio_ll.h
index 841e0c9960..10e9cc910b 100644
--- a/components/hal/esp32/include/hal/gpio_ll.h
+++ b/components/hal/esp32/include/hal/gpio_ll.h
@@ -27,6 +27,9 @@
 extern "C" {
 #endif
 
+// the address of esp32's IO_MUX_GPIOx_REGs are not incremented as the gpio number increments(address are out of order)
+extern const uint8_t GPIO_PIN_MUX_REG_OFFSET[SOC_GPIO_PIN_COUNT];
+
 // Get GPIO hardware instance with giving gpio num
 #define GPIO_LL_GET_HW(num) (((num) == 0) ? (&GPIO) : NULL)
 
@@ -53,9 +56,10 @@ static inline void gpio_ll_pullup_en(gpio_dev_t *hw, uint32_t gpio_num)
   * @param hw Peripheral GPIO hardware instance address.
   * @param gpio_num GPIO number
   */
+__attribute__((always_inline))
 static inline void gpio_ll_pullup_dis(gpio_dev_t *hw, uint32_t gpio_num)
 {
-    REG_CLR_BIT(GPIO_PIN_MUX_REG[gpio_num], FUN_PU);
+    REG_CLR_BIT(DR_REG_IO_MUX_BASE + GPIO_PIN_MUX_REG_OFFSET[gpio_num], FUN_PU);
 }
 
 /**
@@ -87,9 +91,10 @@ static inline void gpio_ll_pulldown_en(gpio_dev_t *hw, uint32_t gpio_num)
   * @param hw Peripheral GPIO hardware instance address.
   * @param gpio_num GPIO number
   */
+__attribute__((always_inline))
 static inline void gpio_ll_pulldown_dis(gpio_dev_t *hw, uint32_t gpio_num)
 {
-    REG_CLR_BIT(GPIO_PIN_MUX_REG[gpio_num], FUN_PD);
+    REG_CLR_BIT(DR_REG_IO_MUX_BASE + GPIO_PIN_MUX_REG_OFFSET[gpio_num], FUN_PD);
 }
 
 /**
@@ -303,9 +308,10 @@ static inline void gpio_ll_intr_disable(gpio_dev_t *hw, uint32_t gpio_num)
   * @param hw Peripheral GPIO hardware instance address.
   * @param gpio_num GPIO number
   */
+__attribute__((always_inline))
 static inline void gpio_ll_input_disable(gpio_dev_t *hw, uint32_t gpio_num)
 {
-    PIN_INPUT_DISABLE(GPIO_PIN_MUX_REG[gpio_num]);
+    PIN_INPUT_DISABLE(DR_REG_IO_MUX_BASE + GPIO_PIN_MUX_REG_OFFSET[gpio_num]);
 }
 
 /**
@@ -325,6 +331,7 @@ static inline void gpio_ll_input_enable(gpio_dev_t *hw, uint32_t gpio_num)
   * @param hw Peripheral GPIO hardware instance address.
   * @param gpio_num GPIO number
   */
+__attribute__((always_inline))
 static inline void gpio_ll_output_disable(gpio_dev_t *hw, uint32_t gpio_num)
 {
     if (gpio_num < 32) {
@@ -419,6 +426,18 @@ static inline void gpio_ll_od_enable(gpio_dev_t *hw, uint32_t gpio_num)
     hw->pin[gpio_num].pad_driver = 1;
 }
 
+/**
+ * @brief  Select a function for the pin in the IOMUX
+ *
+ * @param  hw Peripheral GPIO hardware instance address.
+ * @param  gpio_num GPIO number
+ * @param  func Function to assign to the pin
+ */
+static inline __attribute__((always_inline)) void gpio_ll_func_sel(gpio_dev_t *hw, uint8_t gpio_num, uint32_t func)
+{
+    PIN_FUNC_SELECT(DR_REG_IO_MUX_BASE + GPIO_PIN_MUX_REG_OFFSET[gpio_num], func);
+}
+
 /**
  * @brief  GPIO set output level
  *
@@ -531,6 +550,21 @@ static inline void gpio_ll_deep_sleep_hold_dis(gpio_dev_t *hw)
     CLEAR_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_AUTOHOLD_EN_M);
 }
 
+/**
+ * @brief  Get deep sleep hold status
+ *
+ * @param  hw Peripheral GPIO hardware instance address.
+ *
+ * @return
+ *     - true  deep sleep hold is enabled
+ *     - false deep sleep hold is disabled
+ */
+__attribute__((always_inline))
+static inline bool gpio_ll_deep_sleep_hold_is_en(gpio_dev_t *hw)
+{
+    return !GET_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_FORCE_UNHOLD) && GET_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_AUTOHOLD_EN_M);
+}
+
 /**
   * @brief Enable gpio pad hold function.
   *
@@ -553,6 +587,36 @@ static inline void gpio_ll_hold_dis(gpio_dev_t *hw, uint32_t gpio_num)
     CLEAR_PERI_REG_MASK(RTC_IO_DIG_PAD_HOLD_REG, GPIO_HOLD_MASK[gpio_num]);
 }
 
+/**
+  * @brief Get digital gpio pad hold status.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num GPIO number, only support output GPIOs
+  *
+  * @note caller must ensure that gpio_num is a digital io pad
+  *
+  * @return
+  *     - true  digital gpio pad is held
+  *     - false digital gpio pad is unheld
+  */
+__attribute__((always_inline))
+static inline bool gpio_ll_is_digital_io_hold(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    uint32_t mask = 0;
+
+    switch (gpio_num) {
+    case 1: mask = BIT(1); break;
+    case 3: mask = BIT(0); break;
+    case 5: mask = BIT(8); break;
+    case 6 ... 11 : mask = BIT(gpio_num - 4); break;
+    case 16 ... 19:
+    case 21 ... 23: mask = BIT(gpio_num - 7); break;
+    default: break;
+    }
+
+    return GET_PERI_REG_MASK(RTC_IO_DIG_PAD_HOLD_REG, mask);
+}
+
 /**
   * @brief Set pad input to a peripheral signal through the IOMUX.
   *
diff --git a/components/hal/esp32c2/include/hal/gpio_ll.h b/components/hal/esp32c2/include/hal/gpio_ll.h
index eee81ebacc..6a3447e240 100644
--- a/components/hal/esp32c2/include/hal/gpio_ll.h
+++ b/components/hal/esp32c2/include/hal/gpio_ll.h
@@ -14,12 +14,13 @@
 
 #pragma once
 
+#include <stdlib.h>
+#include <stdbool.h>
 #include "soc/soc.h"
 #include "soc/gpio_periph.h"
 #include "soc/rtc_cntl_reg.h"
 #include "hal/gpio_types.h"
 #include "hal/assert.h"
-#include "stdlib.h"
 
 #ifdef __cplusplus
 extern "C" {
@@ -47,9 +48,10 @@ static inline void gpio_ll_pullup_en(gpio_dev_t *hw, uint32_t gpio_num)
   * @param hw Peripheral GPIO hardware instance address.
   * @param gpio_num GPIO number
   */
+__attribute__((always_inline))
 static inline void gpio_ll_pullup_dis(gpio_dev_t *hw, uint32_t gpio_num)
 {
-    REG_CLR_BIT(GPIO_PIN_MUX_REG[gpio_num], FUN_PU);
+    REG_CLR_BIT(IO_MUX_GPIO0_REG + (gpio_num * 4), FUN_PU);
 }
 
 /**
@@ -69,9 +71,10 @@ static inline void gpio_ll_pulldown_en(gpio_dev_t *hw, uint32_t gpio_num)
   * @param hw Peripheral GPIO hardware instance address.
   * @param gpio_num GPIO number
   */
+__attribute__((always_inline))
 static inline void gpio_ll_pulldown_dis(gpio_dev_t *hw, uint32_t gpio_num)
 {
-    REG_CLR_BIT(GPIO_PIN_MUX_REG[gpio_num], FUN_PD);
+    REG_CLR_BIT(IO_MUX_GPIO0_REG + (gpio_num * 4), FUN_PD);
 }
 
 /**
@@ -168,9 +171,10 @@ static inline void gpio_ll_intr_disable(gpio_dev_t *hw, uint32_t gpio_num)
   * @param hw Peripheral GPIO hardware instance address.
   * @param gpio_num GPIO number
   */
+__attribute__((always_inline))
 static inline void gpio_ll_input_disable(gpio_dev_t *hw, uint32_t gpio_num)
 {
-    PIN_INPUT_DISABLE(GPIO_PIN_MUX_REG[gpio_num]);
+    PIN_INPUT_DISABLE(IO_MUX_GPIO0_REG + (gpio_num * 4));
 }
 
 /**
@@ -190,6 +194,7 @@ static inline void gpio_ll_input_enable(gpio_dev_t *hw, uint32_t gpio_num)
   * @param hw Peripheral GPIO hardware instance address.
   * @param gpio_num GPIO number
   */
+__attribute__((always_inline))
 static inline void gpio_ll_output_disable(gpio_dev_t *hw, uint32_t gpio_num)
 {
     hw->enable_w1tc.enable_w1tc = (0x1 << gpio_num);
@@ -231,6 +236,18 @@ static inline void gpio_ll_od_enable(gpio_dev_t *hw, uint32_t gpio_num)
     hw->pin[gpio_num].pad_driver = 1;
 }
 
+/**
+ * @brief  Select a function for the pin in the IOMUX
+ *
+ * @param  hw Peripheral GPIO hardware instance address.
+ * @param  gpio_num GPIO number
+ * @param  func Function to assign to the pin
+ */
+static inline __attribute__((always_inline)) void gpio_ll_func_sel(gpio_dev_t *hw, uint8_t gpio_num, uint32_t func)
+{
+    PIN_FUNC_SELECT(IO_MUX_GPIO0_REG + (gpio_num * 4), func);
+}
+
 /**
  * @brief  GPIO set output level
  *
@@ -332,6 +349,21 @@ static inline void gpio_ll_deep_sleep_hold_dis(gpio_dev_t *hw)
     SET_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_CLR_DG_PAD_AUTOHOLD);
 }
 
+/**
+ * @brief  Get deep sleep hold status
+ *
+ * @param  hw Peripheral GPIO hardware instance address.
+ *
+ * @return
+ *     - true  deep sleep hold is enabled
+ *     - false deep sleep hold is disabled
+ */
+__attribute__((always_inline))
+static inline bool gpio_ll_deep_sleep_hold_is_en(gpio_dev_t *hw)
+{
+    return !GET_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_FORCE_UNHOLD) && GET_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_AUTOHOLD_EN_M);
+}
+
 /**
   * @brief Enable gpio pad hold function.
   *
@@ -362,6 +394,24 @@ static inline void gpio_ll_hold_dis(gpio_dev_t *hw, uint32_t gpio_num)
     }
 }
 
+/**
+  * @brief Get digital gpio pad hold status.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num GPIO number, only support output GPIOs
+  *
+  * @note caller must ensure that gpio_num is a digital io pad
+  *
+  * @return
+  *     - true  digital gpio pad is held
+  *     - false digital gpio pad is unheld
+  */
+__attribute__((always_inline))
+static inline bool gpio_ll_is_digital_io_hold(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    return GET_PERI_REG_MASK(RTC_CNTL_DIG_PAD_HOLD_REG, BIT(gpio_num));
+}
+
 /**
   * @brief Set pad input to a peripheral signal through the IOMUX.
   *
diff --git a/components/hal/esp32c3/include/hal/gpio_ll.h b/components/hal/esp32c3/include/hal/gpio_ll.h
index bf53824875..ca6511c6c0 100644
--- a/components/hal/esp32c3/include/hal/gpio_ll.h
+++ b/components/hal/esp32c3/include/hal/gpio_ll.h
@@ -14,6 +14,8 @@
 
 #pragma once
 
+#include <stdlib.h>
+#include <stdbool.h>
 #include "soc/soc.h"
 #include "soc/gpio_periph.h"
 #include "soc/gpio_struct.h"
@@ -21,7 +23,6 @@
 #include "soc/usb_serial_jtag_reg.h"
 #include "hal/gpio_types.h"
 #include "hal/assert.h"
-#include "stdlib.h"
 
 #ifdef __cplusplus
 extern "C" {
@@ -49,6 +50,7 @@ static inline void gpio_ll_pullup_en(gpio_dev_t *hw, uint32_t gpio_num)
   * @param hw Peripheral GPIO hardware instance address.
   * @param gpio_num GPIO number
   */
+__attribute__((always_inline))
 static inline void gpio_ll_pullup_dis(gpio_dev_t *hw, uint32_t gpio_num)
 {
     // The pull-up value of the USB pins are controlled by the pins’ pull-up value together with USB pull-up value
@@ -57,7 +59,7 @@ static inline void gpio_ll_pullup_dis(gpio_dev_t *hw, uint32_t gpio_num)
         SET_PERI_REG_MASK(USB_SERIAL_JTAG_CONF0_REG, USB_SERIAL_JTAG_PAD_PULL_OVERRIDE);
         CLEAR_PERI_REG_MASK(USB_SERIAL_JTAG_CONF0_REG, USB_SERIAL_JTAG_DP_PULLUP);
     }
-    REG_CLR_BIT(GPIO_PIN_MUX_REG[gpio_num], FUN_PU);
+    REG_CLR_BIT(IO_MUX_GPIO0_REG + (gpio_num * 4), FUN_PU);
 }
 
 /**
@@ -77,9 +79,10 @@ static inline void gpio_ll_pulldown_en(gpio_dev_t *hw, uint32_t gpio_num)
   * @param hw Peripheral GPIO hardware instance address.
   * @param gpio_num GPIO number
   */
+__attribute__((always_inline))
 static inline void gpio_ll_pulldown_dis(gpio_dev_t *hw, uint32_t gpio_num)
 {
-    REG_CLR_BIT(GPIO_PIN_MUX_REG[gpio_num], FUN_PD);
+    REG_CLR_BIT(IO_MUX_GPIO0_REG + (gpio_num * 4), FUN_PD);
 }
 
 /**
@@ -176,9 +179,10 @@ static inline void gpio_ll_intr_disable(gpio_dev_t *hw, uint32_t gpio_num)
   * @param hw Peripheral GPIO hardware instance address.
   * @param gpio_num GPIO number
   */
+__attribute__((always_inline))
 static inline void gpio_ll_input_disable(gpio_dev_t *hw, uint32_t gpio_num)
 {
-    PIN_INPUT_DISABLE(GPIO_PIN_MUX_REG[gpio_num]);
+    PIN_INPUT_DISABLE(IO_MUX_GPIO0_REG + (gpio_num * 4));
 }
 
 /**
@@ -198,6 +202,7 @@ static inline void gpio_ll_input_enable(gpio_dev_t *hw, uint32_t gpio_num)
   * @param hw Peripheral GPIO hardware instance address.
   * @param gpio_num GPIO number
   */
+__attribute__((always_inline))
 static inline void gpio_ll_output_disable(gpio_dev_t *hw, uint32_t gpio_num)
 {
     hw->enable_w1tc.enable_w1tc = (0x1 << gpio_num);
@@ -239,6 +244,22 @@ static inline void gpio_ll_od_enable(gpio_dev_t *hw, uint32_t gpio_num)
     hw->pin[gpio_num].pad_driver = 1;
 }
 
+/**
+ * @brief  Select a function for the pin in the IOMUX
+ *
+ * @param  hw Peripheral GPIO hardware instance address.
+ * @param  gpio_num GPIO number
+ * @param  func Function to assign to the pin
+ */
+static inline __attribute__((always_inline)) void gpio_ll_func_sel(gpio_dev_t *hw, uint8_t gpio_num, uint32_t func)
+{
+    // Disable USB Serial JTAG if pins 18 or pins 19 needs to select an IOMUX function
+    if (gpio_num == 18 || gpio_num == 19) {
+        CLEAR_PERI_REG_MASK(USB_SERIAL_JTAG_CONF0_REG, USB_SERIAL_JTAG_USB_PAD_ENABLE);
+    }
+    PIN_FUNC_SELECT(IO_MUX_GPIO0_REG + (gpio_num * 4), func);
+}
+
 /**
  * @brief  GPIO set output level
  *
@@ -340,6 +361,21 @@ static inline void gpio_ll_deep_sleep_hold_dis(gpio_dev_t *hw)
     SET_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_CLR_DG_PAD_AUTOHOLD);
 }
 
+/**
+ * @brief  Get deep sleep hold status
+ *
+ * @param  hw Peripheral GPIO hardware instance address.
+ *
+ * @return
+ *     - true  deep sleep hold is enabled
+ *     - false deep sleep hold is disabled
+ */
+__attribute__((always_inline))
+static inline bool gpio_ll_deep_sleep_hold_is_en(gpio_dev_t *hw)
+{
+    return !GET_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_FORCE_UNHOLD) && GET_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_AUTOHOLD_EN_M);
+}
+
 /**
   * @brief Enable gpio pad hold function.
   *
@@ -370,6 +406,24 @@ static inline void gpio_ll_hold_dis(gpio_dev_t *hw, uint32_t gpio_num)
     }
 }
 
+/**
+  * @brief Get digital gpio pad hold status.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num GPIO number, only support output GPIOs
+  *
+  * @note caller must ensure that gpio_num is a digital io pad
+  *
+  * @return
+  *     - true  digital gpio pad is held
+  *     - false digital gpio pad is unheld
+  */
+__attribute__((always_inline))
+static inline bool gpio_ll_is_digital_io_hold(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    return GET_PERI_REG_MASK(RTC_CNTL_DIG_PAD_HOLD_REG, BIT(gpio_num));
+}
+
 /**
   * @brief Set pad input to a peripheral signal through the IOMUX.
   *
diff --git a/components/hal/esp32s2/include/hal/gpio_ll.h b/components/hal/esp32s2/include/hal/gpio_ll.h
index dbae67ea86..da30a4395f 100644
--- a/components/hal/esp32s2/include/hal/gpio_ll.h
+++ b/components/hal/esp32s2/include/hal/gpio_ll.h
@@ -14,6 +14,7 @@
 
 #pragma once
 
+#include <stdbool.h>
 #include "soc/soc.h"
 #include "soc/gpio_periph.h"
 #include "soc/rtc_cntl_reg.h"
@@ -49,9 +50,10 @@ static inline void gpio_ll_pullup_en(gpio_dev_t *hw, uint32_t gpio_num)
   * @param hw Peripheral GPIO hardware instance address.
   * @param gpio_num GPIO number
   */
+__attribute__((always_inline))
 static inline void gpio_ll_pullup_dis(gpio_dev_t *hw, uint32_t gpio_num)
 {
-    REG_CLR_BIT(GPIO_PIN_MUX_REG[gpio_num], FUN_PU);
+    REG_CLR_BIT(IO_MUX_GPIO0_REG + (gpio_num * 4), FUN_PU);
 }
 
 /**
@@ -71,9 +73,10 @@ static inline void gpio_ll_pulldown_en(gpio_dev_t *hw, uint32_t gpio_num)
   * @param hw Peripheral GPIO hardware instance address.
   * @param gpio_num GPIO number
   */
+__attribute__((always_inline))
 static inline void gpio_ll_pulldown_dis(gpio_dev_t *hw, uint32_t gpio_num)
 {
-    REG_CLR_BIT(GPIO_PIN_MUX_REG[gpio_num], FUN_PD);
+    REG_CLR_BIT(IO_MUX_GPIO0_REG + (gpio_num * 4), FUN_PD);
 }
 
 /**
@@ -170,9 +173,10 @@ static inline void gpio_ll_intr_disable(gpio_dev_t *hw, uint32_t gpio_num)
   * @param hw Peripheral GPIO hardware instance address.
   * @param gpio_num GPIO number
   */
+__attribute__((always_inline))
 static inline void gpio_ll_input_disable(gpio_dev_t *hw, uint32_t gpio_num)
 {
-    PIN_INPUT_DISABLE(GPIO_PIN_MUX_REG[gpio_num]);
+    PIN_INPUT_DISABLE(IO_MUX_GPIO0_REG + (gpio_num * 4));
 }
 
 /**
@@ -192,6 +196,7 @@ static inline void gpio_ll_input_enable(gpio_dev_t *hw, uint32_t gpio_num)
   * @param hw Peripheral GPIO hardware instance address.
   * @param gpio_num GPIO number
   */
+__attribute__((always_inline))
 static inline void gpio_ll_output_disable(gpio_dev_t *hw, uint32_t gpio_num)
 {
     if (gpio_num < 32) {
@@ -242,6 +247,18 @@ static inline void gpio_ll_od_enable(gpio_dev_t *hw, uint32_t gpio_num)
     hw->pin[gpio_num].pad_driver = 1;
 }
 
+/**
+ * @brief  Select a function for the pin in the IOMUX
+ *
+ * @param  hw Peripheral GPIO hardware instance address.
+ * @param  gpio_num GPIO number
+ * @param  func Function to assign to the pin
+ */
+static inline __attribute__((always_inline)) void gpio_ll_func_sel(gpio_dev_t *hw, uint8_t gpio_num, uint32_t func)
+{
+    PIN_FUNC_SELECT(IO_MUX_GPIO0_REG + (gpio_num * 4), func);
+}
+
 /**
  * @brief  GPIO set output level
  *
@@ -354,6 +371,21 @@ static inline void gpio_ll_deep_sleep_hold_dis(gpio_dev_t *hw)
     SET_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_CLR_DG_PAD_AUTOHOLD);
 }
 
+/**
+ * @brief  Get deep sleep hold status
+ *
+ * @param  hw Peripheral GPIO hardware instance address.
+ *
+ * @return
+ *     - true  deep sleep hold is enabled
+ *     - false deep sleep hold is disabled
+ */
+__attribute__((always_inline))
+static inline bool gpio_ll_deep_sleep_hold_is_en(gpio_dev_t *hw)
+{
+    return !GET_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_FORCE_UNHOLD) && GET_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_AUTOHOLD_EN_M);
+}
+
 /**
   * @brief Enable gpio pad hold function.
   *
@@ -376,6 +408,24 @@ static inline void gpio_ll_hold_dis(gpio_dev_t *hw, uint32_t gpio_num)
     CLEAR_PERI_REG_MASK(RTC_CNTL_DIG_PAD_HOLD_REG, GPIO_HOLD_MASK[gpio_num]);
 }
 
+/**
+  * @brief Get digital gpio pad hold status.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num GPIO number, only support output GPIOs
+  *
+  * @note caller must ensure that gpio_num is a digital io pad
+  *
+  * @return
+  *     - true  digital gpio pad is held
+  *     - false digital gpio pad is unheld
+  */
+__attribute__((always_inline))
+static inline bool gpio_ll_is_digital_io_hold(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    return GET_PERI_REG_MASK(RTC_CNTL_DIG_PAD_HOLD_REG, BIT(gpio_num - 21));
+}
+
 /**
   * @brief Set pad input to a peripheral signal through the IOMUX.
   *
@@ -417,7 +467,7 @@ static inline void gpio_ll_iomux_out(gpio_dev_t *hw, uint8_t gpio_num, int func,
 }
 
 /**
-  * @brief Force hold digital and rtc gpio pad.
+  * @brief Force hold digital gpio pad.
   * @note GPIO force hold, whether the chip in sleep mode or wakeup mode.
   */
 static inline void gpio_ll_force_hold_all(void)
@@ -427,7 +477,7 @@ static inline void gpio_ll_force_hold_all(void)
 }
 
 /**
-  * @brief Force unhold digital and rtc gpio pad.
+  * @brief Force unhold digital gpio pad.
   * @note GPIO force unhold, whether the chip in sleep mode or wakeup mode.
   */
 static inline void gpio_ll_force_unhold_all(void)
diff --git a/components/hal/esp32s3/include/hal/gpio_ll.h b/components/hal/esp32s3/include/hal/gpio_ll.h
index 5fde3624f3..10e608881b 100644
--- a/components/hal/esp32s3/include/hal/gpio_ll.h
+++ b/components/hal/esp32s3/include/hal/gpio_ll.h
@@ -14,6 +14,7 @@
 
 #pragma once
 
+#include <stdbool.h>
 #include "soc/soc.h"
 #include "soc/gpio_periph.h"
 #include "soc/rtc_cntl_reg.h"
@@ -50,6 +51,7 @@ static inline void gpio_ll_pullup_en(gpio_dev_t *hw, uint32_t gpio_num)
   * @param hw Peripheral GPIO hardware instance address.
   * @param gpio_num GPIO number
   */
+__attribute__((always_inline))
 static inline void gpio_ll_pullup_dis(gpio_dev_t *hw, uint32_t gpio_num)
 {
     // The pull-up value of the USB pins are controlled by the pins’ pull-up value together with USB pull-up value
@@ -60,7 +62,7 @@ static inline void gpio_ll_pullup_dis(gpio_dev_t *hw, uint32_t gpio_num)
         SET_PERI_REG_MASK(USB_SERIAL_JTAG_CONF0_REG, USB_SERIAL_JTAG_PAD_PULL_OVERRIDE);
         CLEAR_PERI_REG_MASK(USB_SERIAL_JTAG_CONF0_REG, USB_SERIAL_JTAG_DP_PULLUP);
     }
-    REG_CLR_BIT(GPIO_PIN_MUX_REG[gpio_num], FUN_PU);
+    REG_CLR_BIT(IO_MUX_GPIO0_REG + (gpio_num * 4), FUN_PU);
 }
 
 /**
@@ -80,9 +82,10 @@ static inline void gpio_ll_pulldown_en(gpio_dev_t *hw, uint32_t gpio_num)
   * @param hw Peripheral GPIO hardware instance address.
   * @param gpio_num GPIO number
   */
+__attribute__((always_inline))
 static inline void gpio_ll_pulldown_dis(gpio_dev_t *hw, uint32_t gpio_num)
 {
-    REG_CLR_BIT(GPIO_PIN_MUX_REG[gpio_num], FUN_PD);
+    REG_CLR_BIT(IO_MUX_GPIO0_REG + (gpio_num * 4), FUN_PD);
 }
 
 /**
@@ -183,9 +186,10 @@ static inline void gpio_ll_intr_disable(gpio_dev_t *hw, uint32_t gpio_num)
   * @param hw Peripheral GPIO hardware instance address.
   * @param gpio_num GPIO number
   */
+__attribute__((always_inline))
 static inline void gpio_ll_input_disable(gpio_dev_t *hw, uint32_t gpio_num)
 {
-    PIN_INPUT_DISABLE(GPIO_PIN_MUX_REG[gpio_num]);
+    PIN_INPUT_DISABLE(IO_MUX_GPIO0_REG + (gpio_num * 4));
 }
 
 /**
@@ -205,6 +209,7 @@ static inline void gpio_ll_input_enable(gpio_dev_t *hw, uint32_t gpio_num)
   * @param hw Peripheral GPIO hardware instance address.
   * @param gpio_num GPIO number
   */
+__attribute__((always_inline))
 static inline void gpio_ll_output_disable(gpio_dev_t *hw, uint32_t gpio_num)
 {
     if (gpio_num < 32) {
@@ -255,6 +260,21 @@ static inline void gpio_ll_od_enable(gpio_dev_t *hw, uint32_t gpio_num)
     hw->pin[gpio_num].pad_driver = 1;
 }
 
+/**
+ * @brief  Select a function for the pin in the IOMUX
+ *
+ * @param  hw Peripheral GPIO hardware instance address.
+ * @param  gpio_num GPIO number
+ * @param  func Function to assign to the pin
+ */
+static inline __attribute__((always_inline)) void gpio_ll_func_sel(gpio_dev_t *hw, uint8_t gpio_num, uint32_t func)
+{
+    if (gpio_num == 19 || gpio_num == 20) {
+        CLEAR_PERI_REG_MASK(USB_SERIAL_JTAG_CONF0_REG, USB_SERIAL_JTAG_USB_PAD_ENABLE);
+    }
+    PIN_FUNC_SELECT(IO_MUX_GPIO0_REG + (gpio_num * 4), func);
+}
+
 /**
  * @brief  GPIO set output level
  *
@@ -367,6 +387,21 @@ static inline void gpio_ll_deep_sleep_hold_dis(gpio_dev_t *hw)
     SET_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_CLR_DG_PAD_AUTOHOLD);
 }
 
+/**
+ * @brief  Get deep sleep hold status
+ *
+ * @param  hw Peripheral GPIO hardware instance address.
+ *
+ * @return
+ *     - true  deep sleep hold is enabled
+ *     - false deep sleep hold is disabled
+ */
+__attribute__((always_inline))
+static inline bool gpio_ll_deep_sleep_hold_is_en(gpio_dev_t *hw)
+{
+    return !GET_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_FORCE_UNHOLD) && GET_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_AUTOHOLD_EN_M);
+}
+
 /**
   * @brief Enable gpio pad hold function.
   *
@@ -389,6 +424,24 @@ static inline void gpio_ll_hold_dis(gpio_dev_t *hw, uint32_t gpio_num)
     CLEAR_PERI_REG_MASK(RTC_CNTL_DIG_PAD_HOLD_REG, GPIO_HOLD_MASK[gpio_num]);
 }
 
+/**
+  * @brief Get gpio pad hold status.
+  *
+  * @param hw Peripheral GPIO hardware instance address.
+  * @param gpio_num GPIO number, only support output GPIOs
+  *
+  * @note caller must ensure that gpio_num is a digital io pad
+  *
+  * @return
+  *     - true  digital gpio pad is held
+  *     - false digital gpio pad is unheld
+  */
+__attribute__((always_inline))
+static inline bool gpio_ll_is_digital_io_hold(gpio_dev_t *hw, uint32_t gpio_num)
+{
+    return GET_PERI_REG_MASK(RTC_CNTL_DIG_PAD_HOLD_REG, BIT(gpio_num - 21));
+}
+
 /**
   * @brief Set pad input to a peripheral signal through the IOMUX.
   *
@@ -433,7 +486,7 @@ static inline void gpio_ll_iomux_out(gpio_dev_t *hw, uint8_t gpio_num, int func,
 }
 
 /**
-  * @brief Force hold digital and rtc gpio pad.
+  * @brief Force hold digital gpio pad.
   * @note GPIO force hold, whether the chip in sleep mode or wakeup mode.
   */
 static inline void gpio_ll_force_hold_all(void)
@@ -443,7 +496,7 @@ static inline void gpio_ll_force_hold_all(void)
 }
 
 /**
-  * @brief Force unhold digital and rtc gpio pad.
+  * @brief Force unhold digital gpio pad.
   * @note GPIO force unhold, whether the chip in sleep mode or wakeup mode.
   */
 static inline void gpio_ll_force_unhold_all(void)
diff --git a/components/hal/include/hal/gpio_hal.h b/components/hal/include/hal/gpio_hal.h
index e90bfb4d6b..2c9c08bfa9 100644
--- a/components/hal/include/hal/gpio_hal.h
+++ b/components/hal/include/hal/gpio_hal.h
@@ -168,6 +168,15 @@ void gpio_hal_intr_disable(gpio_hal_context_t *hal, uint32_t gpio_num);
   */
 #define gpio_hal_od_enable(hal, gpio_num) gpio_ll_od_enable((hal)->dev, gpio_num)
 
+/**
+ * @brief  Select a function for the pin in the IOMUX
+ *
+ * @param  hw Peripheral GPIO hardware instance address.
+ * @param  gpio_num GPIO number
+ * @param  func Function to assign to the pin
+ */
+#define gpio_hal_func_sel(hal, gpio_num, func)  gpio_ll_func_sel((hal)->dev, gpio_num, func)
+
 /**
  * @brief  GPIO set output level
  *
@@ -260,6 +269,22 @@ void gpio_hal_intr_disable(gpio_hal_context_t *hal, uint32_t gpio_num);
   */
 #define gpio_hal_hold_dis(hal, gpio_num) gpio_ll_hold_dis((hal)->dev, gpio_num)
 
+/**
+  * @brief Get wether digital gpio pad is held
+  *
+  * @param hal Context of the HAL layer
+  * @param gpio_num GPIO number, only support output GPIOs
+  *
+  * @note digital io means io pad powered by VDD3P3_CPU or VDD_SPI
+  *       rtc io means io pad powered by VDD3P3_RTC
+  *       caller must ensure that gpio_num is a digital io pad
+  *
+  * @return
+  *     - true  digital gpio pad is held
+  *     - false digital gpio pad is unheld
+  */
+#define gpio_hal_is_digital_io_hold(hal, gpio_num) gpio_ll_is_digital_io_hold((hal)->dev, gpio_num)
+
 /**
   * @brief Enable all digital gpio pad hold function during Deep-sleep.
   *
@@ -280,6 +305,17 @@ void gpio_hal_intr_disable(gpio_hal_context_t *hal, uint32_t gpio_num);
   */
 #define gpio_hal_deep_sleep_hold_dis(hal) gpio_ll_deep_sleep_hold_dis((hal)->dev)
 
+/**
+  * @brief Get whether all digital gpio pad hold function during Deep-sleep is enabled.
+  *
+  * @param hal Context of the HAL layer
+  *
+  * @return
+  *     - true  deep sleep hold is enabled
+  *     - false deep sleep hold is disabled
+  */
+#define gpio_hal_deep_sleep_hold_is_en(hal) gpio_ll_deep_sleep_hold_is_en((hal)->dev)
+
 /**
   * @brief Set pad input to a peripheral signal through the IOMUX.
   *
@@ -302,13 +338,13 @@ void gpio_hal_intr_disable(gpio_hal_context_t *hal, uint32_t gpio_num);
 
 #if SOC_GPIO_SUPPORT_FORCE_HOLD
 /**
-  * @brief Force hold digital and rtc gpio pad.
+  * @brief Force hold digital gpio pad.
   * @note GPIO force hold, whether the chip in sleep mode or wakeup mode.
   */
 #define gpio_hal_force_hold_all() gpio_ll_force_hold_all()
 
 /**
-  * @brief Force unhold digital and rtc gpio pad.
+  * @brief Force unhold digital gpio pad.
   * @note GPIO force unhold, whether the chip in sleep mode or wakeup mode.
   */
 #define gpio_hal_force_unhold_all() gpio_ll_force_unhold_all()
diff --git a/components/soc/esp32/gpio_periph.c b/components/soc/esp32/gpio_periph.c
index 97b1cefad4..b2940e378f 100644
--- a/components/soc/esp32/gpio_periph.c
+++ b/components/soc/esp32/gpio_periph.c
@@ -5,6 +5,7 @@
  */
 
 #include "soc/gpio_periph.h"
+#include "esp_attr.h"
 
 const uint32_t GPIO_PIN_MUX_REG[] = {
     IO_MUX_GPIO0_REG,
@@ -49,6 +50,49 @@ const uint32_t GPIO_PIN_MUX_REG[] = {
     IO_MUX_GPIO39_REG,
 };
 
+DRAM_ATTR const uint8_t GPIO_PIN_MUX_REG_OFFSET[] = {
+    0x44,
+    0x88,
+    0x40,
+    0x84,
+    0x48,
+    0x6c,
+    0x60,
+    0x64,
+    0x68,
+    0x54,
+    0x58,
+    0x5c,
+    0x34,
+    0x38,
+    0x30,
+    0x3c,
+    0x4c,
+    0x50,
+    0x70,
+    0x74,
+    0x78,
+    0x7c,
+    0x80,
+    0x8c,
+    0xFF, // 24
+    0x24,
+    0x28,
+    0x2c,
+    0xFF, // 28
+    0xFF, // 29
+    0xFF, // 30
+    0xFF, // 31
+    0x1c,
+    0x20,
+    0x14,
+    0x18,
+    0x04,
+    0x08,
+    0x0c,
+    0x10,
+};
+
 _Static_assert(sizeof(GPIO_PIN_MUX_REG) == SOC_GPIO_PIN_COUNT * sizeof(uint32_t), "Invalid size of GPIO_PIN_MUX_REG");
 
 const uint32_t GPIO_HOLD_MASK[] = {
diff --git a/components/soc/esp32/include/soc/Kconfig.soc_caps.in b/components/soc/esp32/include/soc/Kconfig.soc_caps.in
index 6042a66a83..d17400cf5e 100644
--- a/components/soc/esp32/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32/include/soc/Kconfig.soc_caps.in
@@ -263,6 +263,10 @@ config SOC_GPIO_VALID_GPIO_MASK
     hex
     default 0xFFFFFFFFFF
 
+config SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK
+    hex
+    default 0xEF0FEA
+
 config SOC_GPIO_SUPPORT_SLP_SWITCH
     bool
     default y
diff --git a/components/soc/esp32/include/soc/soc_caps.h b/components/soc/esp32/include/soc/soc_caps.h
index 5779264058..d783231fdd 100644
--- a/components/soc/esp32/include/soc/soc_caps.h
+++ b/components/soc/esp32/include/soc/soc_caps.h
@@ -165,6 +165,9 @@
 // GPIO >= 34 are input only
 #define SOC_GPIO_VALID_OUTPUT_GPIO_MASK (SOC_GPIO_VALID_GPIO_MASK & ~(0ULL | BIT34 | BIT35 | BIT36 | BIT37 | BIT38 | BIT39))
 
+// digital I/O pad powered by VDD3P3_CPU or VDD_SPI(GPIO_NUM: 1, 3, 5, 6, 7, 8, 9, 10, 11, 16, 17, 18, 19, 21, 22, 23)
+#define SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK 0xEF0FEAULL
+
 // Support to configure slept status
 #define SOC_GPIO_SUPPORT_SLP_SWITCH  (1)
 
diff --git a/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in b/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in
index 9278e15638..c2d20d1286 100644
--- a/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32c2/include/soc/Kconfig.soc_caps.in
@@ -223,6 +223,10 @@ config SOC_GPIO_DEEP_SLEEP_WAKE_VALID_GPIO_MASK
     int
     default 0
 
+config SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK
+    hex
+    default 0x00000000001FFFC0
+
 config SOC_GPIO_SUPPORT_SLP_SWITCH
     bool
     default y
diff --git a/components/soc/esp32c2/include/soc/soc_caps.h b/components/soc/esp32c2/include/soc/soc_caps.h
index 9d8cf560f0..430720e17c 100644
--- a/components/soc/esp32c2/include/soc/soc_caps.h
+++ b/components/soc/esp32c2/include/soc/soc_caps.h
@@ -115,6 +115,9 @@
 #define SOC_GPIO_VALID_OUTPUT_GPIO_MASK SOC_GPIO_VALID_GPIO_MASK
 #define SOC_GPIO_DEEP_SLEEP_WAKE_VALID_GPIO_MASK        (0ULL | BIT0 | BIT1 | BIT2 | BIT3 | BIT4 | BIT5)
 
+// digital I/O pad powered by VDD3P3_CPU or VDD_SPI(GPIO_NUM_6~GPIO_NUM_20)
+#define SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK 0x00000000001FFFC0ULL
+
 // Support to configure sleep status
 #define SOC_GPIO_SUPPORT_SLP_SWITCH  (1)
 
diff --git a/components/soc/esp32c3/include/soc/Kconfig.soc_caps.in b/components/soc/esp32c3/include/soc/Kconfig.soc_caps.in
index b144b3a2c2..84578d3cc0 100644
--- a/components/soc/esp32c3/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32c3/include/soc/Kconfig.soc_caps.in
@@ -315,6 +315,10 @@ config SOC_GPIO_DEEP_SLEEP_WAKE_VALID_GPIO_MASK
     int
     default 0
 
+config SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK
+    hex
+    default 0x00000000003FFFC0
+
 config SOC_GPIO_SUPPORT_SLP_SWITCH
     bool
     default y
diff --git a/components/soc/esp32c3/include/soc/soc_caps.h b/components/soc/esp32c3/include/soc/soc_caps.h
index 377714e7c0..90dd288885 100644
--- a/components/soc/esp32c3/include/soc/soc_caps.h
+++ b/components/soc/esp32c3/include/soc/soc_caps.h
@@ -155,6 +155,9 @@
 #define SOC_GPIO_VALID_OUTPUT_GPIO_MASK SOC_GPIO_VALID_GPIO_MASK
 #define SOC_GPIO_DEEP_SLEEP_WAKE_VALID_GPIO_MASK        (0ULL | BIT0 | BIT1 | BIT2 | BIT3 | BIT4 | BIT5)
 
+// digital I/O pad powered by VDD3P3_CPU or VDD_SPI(GPIO_NUM_6~GPIO_NUM_21)
+#define SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK 0x00000000003FFFC0ULL
+
 // Support to configure sleep status
 #define SOC_GPIO_SUPPORT_SLP_SWITCH  (1)
 
diff --git a/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in b/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
index 35b5fd7c98..73d0666948 100644
--- a/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32c6/include/soc/Kconfig.soc_caps.in
@@ -247,6 +247,10 @@ config SOC_GPIO_DEEP_SLEEP_WAKE_VALID_GPIO_MASK
     int
     default 0
 
+config SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK
+    hex
+    default 0x000000007FFFFF00
+
 config SOC_GPIO_SUPPORT_SLP_SWITCH
     bool
     default y
diff --git a/components/soc/esp32c6/include/soc/soc_caps.h b/components/soc/esp32c6/include/soc/soc_caps.h
index f13f0044a6..bdd7165252 100644
--- a/components/soc/esp32c6/include/soc/soc_caps.h
+++ b/components/soc/esp32c6/include/soc/soc_caps.h
@@ -157,6 +157,9 @@
 #define SOC_GPIO_VALID_OUTPUT_GPIO_MASK SOC_GPIO_VALID_GPIO_MASK
 #define SOC_GPIO_DEEP_SLEEP_WAKE_VALID_GPIO_MASK        (0ULL | BIT0 | BIT1 | BIT2 | BIT3 | BIT4 | BIT5)
 
+// digital I/O pad powered by VDD3P3_CPU or VDD_SPI(GPIO_NUM_8~GPIO_NUM_30)
+#define SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK 0x000000007FFFFF00ULL
+
 // Support to configure sleep status
 #define SOC_GPIO_SUPPORT_SLP_SWITCH  (1)
 
diff --git a/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in b/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in
index cbf87da64b..5fc424d9f5 100644
--- a/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32h2/include/soc/Kconfig.soc_caps.in
@@ -291,6 +291,10 @@ config SOC_GPIO_DEEP_SLEEP_WAKE_VALID_GPIO_MASK
     int
     default 0
 
+config SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK
+    hex
+    default 0x000001FFFFFFFFC0
+
 config SOC_GPIO_SUPPORT_SLP_SWITCH
     bool
     default y
diff --git a/components/soc/esp32h2/include/soc/soc_caps.h b/components/soc/esp32h2/include/soc/soc_caps.h
index 43d9d20bd1..1c7778c6f7 100644
--- a/components/soc/esp32h2/include/soc/soc_caps.h
+++ b/components/soc/esp32h2/include/soc/soc_caps.h
@@ -156,8 +156,12 @@
 #define SOC_GPIO_VALID_OUTPUT_GPIO_MASK SOC_GPIO_VALID_GPIO_MASK
 #if CONFIG_IDF_TARGET_ESP32H2_BETA_VERSION_1
 #define SOC_GPIO_DEEP_SLEEP_WAKE_VALID_GPIO_MASK        (0ULL | BIT0 | BIT1 | BIT2 | BIT3 | BIT4 | BIT5)
+// digital I/O pad powered by VDD3P3_CPU or VDD_SPI(GPIO_NUM_6~GPIO_NUM_40)
+#define SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK 0x000001FFFFFFFFC0ULL
 #elif CONFIG_IDF_TARGET_ESP32H2_BETA_VERSION_2
 #define SOC_GPIO_DEEP_SLEEP_WAKE_VALID_GPIO_MASK        (0ULL | BIT7 | BIT8 | BIT9 | BIT10 | BIT11 | BIT12)
+// digital I/O pad powered by VDD3P3_CPU or VDD_SPI(GPIO_NUM_0~6, GPIO_NUM_13~25)
+#define SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK 0x0000000003FFE07FULL
 #endif
 
 // Support to configure sleep status
diff --git a/components/soc/esp32s2/include/soc/Kconfig.soc_caps.in b/components/soc/esp32s2/include/soc/Kconfig.soc_caps.in
index 8c3ae2209f..b1970101cc 100644
--- a/components/soc/esp32s2/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32s2/include/soc/Kconfig.soc_caps.in
@@ -299,6 +299,10 @@ config SOC_GPIO_VALID_GPIO_MASK
     hex
     default 0x7FFFFFFFFFFF
 
+config SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK
+    hex
+    default 0x00007FFFFC000000
+
 config SOC_GPIO_SUPPORT_SLP_SWITCH
     bool
     default y
diff --git a/components/soc/esp32s2/include/soc/soc_caps.h b/components/soc/esp32s2/include/soc/soc_caps.h
index f9aeb82b25..aefedba59d 100644
--- a/components/soc/esp32s2/include/soc/soc_caps.h
+++ b/components/soc/esp32s2/include/soc/soc_caps.h
@@ -149,6 +149,9 @@
 // GPIO 46 is input only
 #define SOC_GPIO_VALID_OUTPUT_GPIO_MASK     (SOC_GPIO_VALID_GPIO_MASK & ~(0ULL | BIT46))
 
+// digital I/O pad powered by VDD3P3_CPU or VDD_SPI(GPIO_NUM_26~GPIO_NUM_46)
+#define SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK  0x00007FFFFC000000ULL
+
 // Support to configure slept status
 #define SOC_GPIO_SUPPORT_SLP_SWITCH  (1)
 
diff --git a/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in b/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
index 7ed70824f1..c1525cee68 100644
--- a/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
+++ b/components/soc/esp32s3/include/soc/Kconfig.soc_caps.in
@@ -383,6 +383,10 @@ config SOC_GPIO_VALID_GPIO_MASK
     hex
     default 0x1FFFFFFFFFFFF
 
+config SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK
+    hex
+    default 0x0001FFFFFC000000
+
 config SOC_GPIO_SUPPORT_SLP_SWITCH
     bool
     default y
diff --git a/components/soc/esp32s3/include/soc/soc_caps.h b/components/soc/esp32s3/include/soc/soc_caps.h
index df685cd925..e635328a5c 100644
--- a/components/soc/esp32s3/include/soc/soc_caps.h
+++ b/components/soc/esp32s3/include/soc/soc_caps.h
@@ -155,6 +155,8 @@
 #define SOC_GPIO_VALID_GPIO_MASK         (0x1FFFFFFFFFFFFULL & ~(0ULL | BIT22 | BIT23 | BIT24 | BIT25))
 // No GPIO is input only
 #define SOC_GPIO_VALID_OUTPUT_GPIO_MASK  (SOC_GPIO_VALID_GPIO_MASK)
+// digital I/O pad powered by VDD3P3_CPU or VDD_SPI(GPIO_NUM_26~GPIO_NUM_48)
+#define SOC_GPIO_VALID_DIGITAL_IO_PAD_MASK 0x0001FFFFFC000000ULL
 
 // Support to configure slept status
 #define SOC_GPIO_SUPPORT_SLP_SWITCH  (1)

From 128d82eaaa19753046bb922b86b181ccf06c9ebb Mon Sep 17 00:00:00 2001
From: jingli <jingli@espressif.com>
Date: Mon, 26 Sep 2022 14:22:17 +0800
Subject: [PATCH 662/665] hal/gpio_ll: fix digital gpio can not disable hold
 during deep sleep

---
 components/hal/esp32c2/include/hal/gpio_ll.h | 2 +-
 components/hal/esp32c3/include/hal/gpio_ll.h | 2 +-
 components/hal/esp32s2/include/hal/gpio_ll.h | 2 +-
 components/hal/esp32s3/include/hal/gpio_ll.h | 2 +-
 4 files changed, 4 insertions(+), 4 deletions(-)

diff --git a/components/hal/esp32c2/include/hal/gpio_ll.h b/components/hal/esp32c2/include/hal/gpio_ll.h
index 6a3447e240..0f7c6ad4be 100644
--- a/components/hal/esp32c2/include/hal/gpio_ll.h
+++ b/components/hal/esp32c2/include/hal/gpio_ll.h
@@ -346,7 +346,7 @@ static inline void gpio_ll_deep_sleep_hold_en(gpio_dev_t *hw)
   */
 static inline void gpio_ll_deep_sleep_hold_dis(gpio_dev_t *hw)
 {
-    SET_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_CLR_DG_PAD_AUTOHOLD);
+    CLEAR_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_AUTOHOLD_EN_M);
 }
 
 /**
diff --git a/components/hal/esp32c3/include/hal/gpio_ll.h b/components/hal/esp32c3/include/hal/gpio_ll.h
index ca6511c6c0..fae5f48ca5 100644
--- a/components/hal/esp32c3/include/hal/gpio_ll.h
+++ b/components/hal/esp32c3/include/hal/gpio_ll.h
@@ -358,7 +358,7 @@ static inline void gpio_ll_deep_sleep_hold_en(gpio_dev_t *hw)
   */
 static inline void gpio_ll_deep_sleep_hold_dis(gpio_dev_t *hw)
 {
-    SET_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_CLR_DG_PAD_AUTOHOLD);
+    CLEAR_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_AUTOHOLD_EN_M);
 }
 
 /**
diff --git a/components/hal/esp32s2/include/hal/gpio_ll.h b/components/hal/esp32s2/include/hal/gpio_ll.h
index da30a4395f..89152509bc 100644
--- a/components/hal/esp32s2/include/hal/gpio_ll.h
+++ b/components/hal/esp32s2/include/hal/gpio_ll.h
@@ -368,7 +368,7 @@ static inline void gpio_ll_deep_sleep_hold_en(gpio_dev_t *hw)
   */
 static inline void gpio_ll_deep_sleep_hold_dis(gpio_dev_t *hw)
 {
-    SET_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_CLR_DG_PAD_AUTOHOLD);
+    CLEAR_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_AUTOHOLD_EN_M);
 }
 
 /**
diff --git a/components/hal/esp32s3/include/hal/gpio_ll.h b/components/hal/esp32s3/include/hal/gpio_ll.h
index 10e608881b..312ddb325a 100644
--- a/components/hal/esp32s3/include/hal/gpio_ll.h
+++ b/components/hal/esp32s3/include/hal/gpio_ll.h
@@ -384,7 +384,7 @@ static inline void gpio_ll_deep_sleep_hold_en(gpio_dev_t *hw)
   */
 static inline void gpio_ll_deep_sleep_hold_dis(gpio_dev_t *hw)
 {
-    SET_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_CLR_DG_PAD_AUTOHOLD);
+    CLEAR_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_AUTOHOLD_EN_M);
 }
 
 /**

From 2b8c43df69b8ce095eeacb928b0f3b888c048913 Mon Sep 17 00:00:00 2001
From: jingli <jingli@espressif.com>
Date: Mon, 26 Sep 2022 14:35:34 +0800
Subject: [PATCH 663/665] hal/gpio_ll: fix digital gpio can not enable hold
 during deep sleep when force_unhold set(32/s2/s3)

---
 components/hal/esp32/include/hal/gpio_ll.h   | 1 +
 components/hal/esp32s2/include/hal/gpio_ll.h | 1 +
 components/hal/esp32s3/include/hal/gpio_ll.h | 1 +
 3 files changed, 3 insertions(+)

diff --git a/components/hal/esp32/include/hal/gpio_ll.h b/components/hal/esp32/include/hal/gpio_ll.h
index 10e9cc910b..7c139f73ff 100644
--- a/components/hal/esp32/include/hal/gpio_ll.h
+++ b/components/hal/esp32/include/hal/gpio_ll.h
@@ -537,6 +537,7 @@ static inline void gpio_ll_get_drive_capability(gpio_dev_t *hw, uint32_t gpio_nu
   */
 static inline void gpio_ll_deep_sleep_hold_en(gpio_dev_t *hw)
 {
+    CLEAR_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_FORCE_UNHOLD);
     SET_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_AUTOHOLD_EN_M);
 }
 
diff --git a/components/hal/esp32s2/include/hal/gpio_ll.h b/components/hal/esp32s2/include/hal/gpio_ll.h
index 89152509bc..75b7c4b0b4 100644
--- a/components/hal/esp32s2/include/hal/gpio_ll.h
+++ b/components/hal/esp32s2/include/hal/gpio_ll.h
@@ -358,6 +358,7 @@ static inline void gpio_ll_get_drive_capability(gpio_dev_t *hw, uint32_t gpio_nu
   */
 static inline void gpio_ll_deep_sleep_hold_en(gpio_dev_t *hw)
 {
+    CLEAR_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_FORCE_UNHOLD);
     SET_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_AUTOHOLD_EN_M);
 }
 
diff --git a/components/hal/esp32s3/include/hal/gpio_ll.h b/components/hal/esp32s3/include/hal/gpio_ll.h
index 312ddb325a..520707dd9c 100644
--- a/components/hal/esp32s3/include/hal/gpio_ll.h
+++ b/components/hal/esp32s3/include/hal/gpio_ll.h
@@ -374,6 +374,7 @@ static inline void gpio_ll_get_drive_capability(gpio_dev_t *hw, uint32_t gpio_nu
   */
 static inline void gpio_ll_deep_sleep_hold_en(gpio_dev_t *hw)
 {
+    CLEAR_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_FORCE_UNHOLD);
     SET_PERI_REG_MASK(RTC_CNTL_DIG_ISO_REG, RTC_CNTL_DG_PAD_AUTOHOLD_EN_M);
 }
 

From 5f60c4345e8a951cc24fc50c1ed472da5f3c83bc Mon Sep 17 00:00:00 2001
From: jingli <jingli@espressif.com>
Date: Mon, 26 Sep 2022 14:37:23 +0800
Subject: [PATCH 664/665] esp_hw_support/sleep: remove redundant spinlock
 protection for deep sleep

---
 components/esp_hw_support/sleep_modes.c | 10 ----------
 1 file changed, 10 deletions(-)

diff --git a/components/esp_hw_support/sleep_modes.c b/components/esp_hw_support/sleep_modes.c
index b262485821..3a6b94b3c1 100644
--- a/components/esp_hw_support/sleep_modes.c
+++ b/components/esp_hw_support/sleep_modes.c
@@ -509,14 +509,6 @@ static uint32_t IRAM_ATTR esp_sleep_start(uint32_t pd_flags)
 
     uint32_t result;
     if (deep_sleep) {
-        /* Disable interrupts in case another task writes to RTC memory while we
-         * calculate RTC memory CRC
-         *
-         * Note: for ESP32-S3 running in dual core mode this is currently not enough,
-         * see the assert at top of this function.
-         */
-        portENTER_CRITICAL(&spinlock_rtc_deep_sleep);
-
 // TODO: IDF-6051, IDF-6052
 #if !CONFIG_IDF_TARGET_ESP32H2 && !CONFIG_IDF_TARGET_ESP32C6
         esp_sleep_isolate_digital_gpio();
@@ -546,8 +538,6 @@ static uint32_t IRAM_ATTR esp_sleep_start(uint32_t pd_flags)
         result = rtc_deep_sleep_start(s_config.wakeup_triggers, reject_triggers);
 #endif
 #endif // SOC_PM_SUPPORT_DEEPSLEEP_CHECK_STUB_ONLY
-
-        portEXIT_CRITICAL(&spinlock_rtc_deep_sleep);
     } else {
         result = call_rtc_sleep_start(reject_triggers, config.lslp_mem_inf_fpu);
     }

From 7b1c0ef22cdf619c35e60fb8efbc050b40a104d1 Mon Sep 17 00:00:00 2001
From: Darian Leung <darian@espressif.com>
Date: Tue, 11 Oct 2022 14:24:39 +0800
Subject: [PATCH 665/665] freertos: Fix vTaskSuspendAll unit test falkiness

This commit fixes falkey unit tests (due to memory leaks) by adding a short
delay at the end of the test to allow the idle task to free task memory.
---
 .../integration/tasks/test_vTaskSuspendAll_xTaskResumeAll.c | 6 ++++++
 1 file changed, 6 insertions(+)

diff --git a/components/freertos/test/integration/tasks/test_vTaskSuspendAll_xTaskResumeAll.c b/components/freertos/test/integration/tasks/test_vTaskSuspendAll_xTaskResumeAll.c
index 34d5d96d33..4ef4f081e4 100644
--- a/components/freertos/test/integration/tasks/test_vTaskSuspendAll_xTaskResumeAll.c
+++ b/components/freertos/test/integration/tasks/test_vTaskSuspendAll_xTaskResumeAll.c
@@ -229,6 +229,8 @@ TEST_CASE("Test vTaskSuspendAll() and xTaskResumeAll() multicore", "[freertos]")
     }
 
     vSemaphoreDelete(done_sem);
+    // Add a short delay to allow the idle task to free any remaining task memory
+    vTaskDelay(10);
 }
 #endif  // !CONFIG_FREERTOS_UNICORE
 
@@ -387,6 +389,8 @@ TEST_CASE("Test vTaskSuspendAll allows scheduling on other cores", "[freertos]")
     }
 
     vSemaphoreDelete(test_unblk_done_sem);
+    // Add a short delay to allow the idle task to free any remaining task memory
+    vTaskDelay(10);
 }
 #endif  // !CONFIG_FREERTOS_UNICORE
 
@@ -504,5 +508,7 @@ TEST_CASE("Test xTaskResumeAll resumes pended tasks", "[freertos]")
         ulTaskNotifyTake(pdTRUE, portMAX_DELAY);
         vTaskDelete(susp_tsk_hdl);
     }
+    // Add a short delay to allow the idle task to free any remaining task memory
+    vTaskDelay(10);
 }
 #endif // !CONFIG_FREERTOS_SMP